-- Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.
-- --------------------------------------------------------------------------------
-- Tool Version: Vivado v.2016.1 (win64) Build 1538259 Fri Apr  8 15:45:27 MDT 2016
-- Date        : Thu Jun 23 17:39:21 2016
-- Host        : E265 running 64-bit Service Pack 1  (build 7601)
-- Command     : write_vhdl -force -mode funcsim -rename_top top_xbar_4 -prefix top_xbar_4_ top_xbar_4_sim_netlist.vhdl
-- Design      : top_xbar_4
-- Purpose     : This VHDL netlist is a functional simulation representation of the design and should not be modified or
--               synthesized. This netlist cannot be used for SDF annotated simulation.
-- Device      : xc7vx485tffg1761-2
-- --------------------------------------------------------------------------------
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \top_xbar_4_axis_register_slice_v1_1_8_axisc_register_slice\ is
  port (
    \m_axis_tdata[0]\ : out STD_LOGIC;
    \m_axis_tdata[1]\ : out STD_LOGIC;
    \m_axis_tdata[2]\ : out STD_LOGIC;
    \m_axis_tdata[3]\ : out STD_LOGIC;
    \m_axis_tdata[4]\ : out STD_LOGIC;
    \m_axis_tdata[5]\ : out STD_LOGIC;
    \m_axis_tdata[6]\ : out STD_LOGIC;
    \m_axis_tdata[7]\ : out STD_LOGIC;
    \m_axis_tdata[8]\ : out STD_LOGIC;
    \m_axis_tdata[9]\ : out STD_LOGIC;
    \m_axis_tdata[10]\ : out STD_LOGIC;
    \m_axis_tdata[11]\ : out STD_LOGIC;
    \m_axis_tdata[12]\ : out STD_LOGIC;
    \m_axis_tdata[13]\ : out STD_LOGIC;
    \m_axis_tdata[14]\ : out STD_LOGIC;
    \m_axis_tdata[15]\ : out STD_LOGIC;
    \m_axis_tdata[16]\ : out STD_LOGIC;
    \m_axis_tdata[17]\ : out STD_LOGIC;
    \m_axis_tdata[18]\ : out STD_LOGIC;
    \m_axis_tdata[19]\ : out STD_LOGIC;
    \m_axis_tdata[20]\ : out STD_LOGIC;
    \m_axis_tdata[21]\ : out STD_LOGIC;
    \m_axis_tdata[22]\ : out STD_LOGIC;
    \m_axis_tdata[23]\ : out STD_LOGIC;
    \m_axis_tdata[24]\ : out STD_LOGIC;
    \m_axis_tdata[25]\ : out STD_LOGIC;
    \m_axis_tdata[26]\ : out STD_LOGIC;
    \m_axis_tdata[27]\ : out STD_LOGIC;
    \m_axis_tdata[28]\ : out STD_LOGIC;
    \m_axis_tdata[29]\ : out STD_LOGIC;
    \m_axis_tdata[30]\ : out STD_LOGIC;
    \m_axis_tdata[31]\ : out STD_LOGIC;
    \m_axis_tkeep[0]\ : out STD_LOGIC;
    \m_axis_tkeep[1]\ : out STD_LOGIC;
    \m_axis_tkeep[2]\ : out STD_LOGIC;
    \m_axis_tkeep[3]\ : out STD_LOGIC;
    \m_axis_tlast[0]\ : out STD_LOGIC;
    \m_axis_tvalid[0]\ : out STD_LOGIC;
    \m_axis_tdata[32]\ : out STD_LOGIC;
    \m_axis_tdata[33]\ : out STD_LOGIC;
    \m_axis_tdata[34]\ : out STD_LOGIC;
    \m_axis_tdata[35]\ : out STD_LOGIC;
    \m_axis_tdata[36]\ : out STD_LOGIC;
    \m_axis_tdata[37]\ : out STD_LOGIC;
    \m_axis_tdata[38]\ : out STD_LOGIC;
    \m_axis_tdata[39]\ : out STD_LOGIC;
    \m_axis_tdata[40]\ : out STD_LOGIC;
    \m_axis_tdata[41]\ : out STD_LOGIC;
    \m_axis_tdata[42]\ : out STD_LOGIC;
    \m_axis_tdata[43]\ : out STD_LOGIC;
    \m_axis_tdata[44]\ : out STD_LOGIC;
    \m_axis_tdata[45]\ : out STD_LOGIC;
    \m_axis_tdata[46]\ : out STD_LOGIC;
    \m_axis_tdata[47]\ : out STD_LOGIC;
    \m_axis_tdata[48]\ : out STD_LOGIC;
    \m_axis_tdata[49]\ : out STD_LOGIC;
    \m_axis_tdata[50]\ : out STD_LOGIC;
    \m_axis_tdata[51]\ : out STD_LOGIC;
    \m_axis_tdata[52]\ : out STD_LOGIC;
    \m_axis_tdata[53]\ : out STD_LOGIC;
    \m_axis_tdata[54]\ : out STD_LOGIC;
    \m_axis_tdata[55]\ : out STD_LOGIC;
    \m_axis_tdata[56]\ : out STD_LOGIC;
    \m_axis_tdata[57]\ : out STD_LOGIC;
    \m_axis_tdata[58]\ : out STD_LOGIC;
    \m_axis_tdata[59]\ : out STD_LOGIC;
    \m_axis_tdata[60]\ : out STD_LOGIC;
    \m_axis_tdata[61]\ : out STD_LOGIC;
    \m_axis_tdata[62]\ : out STD_LOGIC;
    \m_axis_tdata[63]\ : out STD_LOGIC;
    \m_axis_tkeep[4]\ : out STD_LOGIC;
    \m_axis_tkeep[5]\ : out STD_LOGIC;
    \m_axis_tkeep[6]\ : out STD_LOGIC;
    \m_axis_tkeep[7]\ : out STD_LOGIC;
    \m_axis_tlast[1]\ : out STD_LOGIC;
    \m_axis_tvalid[1]\ : out STD_LOGIC;
    \m_axis_tdata[64]\ : out STD_LOGIC;
    \m_axis_tdata[65]\ : out STD_LOGIC;
    \m_axis_tdata[66]\ : out STD_LOGIC;
    \m_axis_tdata[67]\ : out STD_LOGIC;
    \m_axis_tdata[68]\ : out STD_LOGIC;
    \m_axis_tdata[69]\ : out STD_LOGIC;
    \m_axis_tdata[70]\ : out STD_LOGIC;
    \m_axis_tdata[71]\ : out STD_LOGIC;
    \m_axis_tdata[72]\ : out STD_LOGIC;
    \m_axis_tdata[73]\ : out STD_LOGIC;
    \m_axis_tdata[74]\ : out STD_LOGIC;
    \m_axis_tdata[75]\ : out STD_LOGIC;
    \m_axis_tdata[76]\ : out STD_LOGIC;
    \m_axis_tdata[77]\ : out STD_LOGIC;
    \m_axis_tdata[78]\ : out STD_LOGIC;
    \m_axis_tdata[79]\ : out STD_LOGIC;
    \m_axis_tdata[80]\ : out STD_LOGIC;
    \m_axis_tdata[81]\ : out STD_LOGIC;
    \m_axis_tdata[82]\ : out STD_LOGIC;
    \m_axis_tdata[83]\ : out STD_LOGIC;
    \m_axis_tdata[84]\ : out STD_LOGIC;
    \m_axis_tdata[85]\ : out STD_LOGIC;
    \m_axis_tdata[86]\ : out STD_LOGIC;
    \m_axis_tdata[87]\ : out STD_LOGIC;
    \m_axis_tdata[88]\ : out STD_LOGIC;
    \m_axis_tdata[89]\ : out STD_LOGIC;
    \m_axis_tdata[90]\ : out STD_LOGIC;
    \m_axis_tdata[91]\ : out STD_LOGIC;
    \m_axis_tdata[92]\ : out STD_LOGIC;
    \m_axis_tdata[93]\ : out STD_LOGIC;
    \m_axis_tdata[94]\ : out STD_LOGIC;
    \m_axis_tdata[95]\ : out STD_LOGIC;
    \m_axis_tkeep[8]\ : out STD_LOGIC;
    \m_axis_tkeep[9]\ : out STD_LOGIC;
    \m_axis_tkeep[10]\ : out STD_LOGIC;
    \m_axis_tkeep[11]\ : out STD_LOGIC;
    \m_axis_tlast[2]\ : out STD_LOGIC;
    \m_axis_tvalid[2]\ : out STD_LOGIC;
    \m_axis_tdata[96]\ : out STD_LOGIC;
    \m_axis_tdata[97]\ : out STD_LOGIC;
    \m_axis_tdata[98]\ : out STD_LOGIC;
    \m_axis_tdata[99]\ : out STD_LOGIC;
    \m_axis_tdata[100]\ : out STD_LOGIC;
    \m_axis_tdata[101]\ : out STD_LOGIC;
    \m_axis_tdata[102]\ : out STD_LOGIC;
    \m_axis_tdata[103]\ : out STD_LOGIC;
    \m_axis_tdata[104]\ : out STD_LOGIC;
    \m_axis_tdata[105]\ : out STD_LOGIC;
    \m_axis_tdata[106]\ : out STD_LOGIC;
    \m_axis_tdata[107]\ : out STD_LOGIC;
    \m_axis_tdata[108]\ : out STD_LOGIC;
    \m_axis_tdata[109]\ : out STD_LOGIC;
    \m_axis_tdata[110]\ : out STD_LOGIC;
    \m_axis_tdata[111]\ : out STD_LOGIC;
    \m_axis_tdata[112]\ : out STD_LOGIC;
    \m_axis_tdata[113]\ : out STD_LOGIC;
    \m_axis_tdata[114]\ : out STD_LOGIC;
    \m_axis_tdata[115]\ : out STD_LOGIC;
    \m_axis_tdata[116]\ : out STD_LOGIC;
    \m_axis_tdata[117]\ : out STD_LOGIC;
    \m_axis_tdata[118]\ : out STD_LOGIC;
    \m_axis_tdata[119]\ : out STD_LOGIC;
    \m_axis_tdata[120]\ : out STD_LOGIC;
    \m_axis_tdata[121]\ : out STD_LOGIC;
    \m_axis_tdata[122]\ : out STD_LOGIC;
    \m_axis_tdata[123]\ : out STD_LOGIC;
    \m_axis_tdata[124]\ : out STD_LOGIC;
    \m_axis_tdata[125]\ : out STD_LOGIC;
    \m_axis_tdata[126]\ : out STD_LOGIC;
    \m_axis_tdata[127]\ : out STD_LOGIC;
    \m_axis_tkeep[12]\ : out STD_LOGIC;
    \m_axis_tkeep[13]\ : out STD_LOGIC;
    \m_axis_tkeep[14]\ : out STD_LOGIC;
    \m_axis_tkeep[15]\ : out STD_LOGIC;
    \m_axis_tlast[3]\ : out STD_LOGIC;
    \m_axis_tvalid[3]\ : out STD_LOGIC;
    \m_axis_tdata[128]\ : out STD_LOGIC;
    \m_axis_tdata[129]\ : out STD_LOGIC;
    \m_axis_tdata[130]\ : out STD_LOGIC;
    \m_axis_tdata[131]\ : out STD_LOGIC;
    \m_axis_tdata[132]\ : out STD_LOGIC;
    \m_axis_tdata[133]\ : out STD_LOGIC;
    \m_axis_tdata[134]\ : out STD_LOGIC;
    \m_axis_tdata[135]\ : out STD_LOGIC;
    \m_axis_tdata[136]\ : out STD_LOGIC;
    \m_axis_tdata[137]\ : out STD_LOGIC;
    \m_axis_tdata[138]\ : out STD_LOGIC;
    \m_axis_tdata[139]\ : out STD_LOGIC;
    \m_axis_tdata[140]\ : out STD_LOGIC;
    \m_axis_tdata[141]\ : out STD_LOGIC;
    \m_axis_tdata[142]\ : out STD_LOGIC;
    \m_axis_tdata[143]\ : out STD_LOGIC;
    \m_axis_tdata[144]\ : out STD_LOGIC;
    \m_axis_tdata[145]\ : out STD_LOGIC;
    \m_axis_tdata[146]\ : out STD_LOGIC;
    \m_axis_tdata[147]\ : out STD_LOGIC;
    \m_axis_tdata[148]\ : out STD_LOGIC;
    \m_axis_tdata[149]\ : out STD_LOGIC;
    \m_axis_tdata[150]\ : out STD_LOGIC;
    \m_axis_tdata[151]\ : out STD_LOGIC;
    \m_axis_tdata[152]\ : out STD_LOGIC;
    \m_axis_tdata[153]\ : out STD_LOGIC;
    \m_axis_tdata[154]\ : out STD_LOGIC;
    \m_axis_tdata[155]\ : out STD_LOGIC;
    \m_axis_tdata[156]\ : out STD_LOGIC;
    \m_axis_tdata[157]\ : out STD_LOGIC;
    \m_axis_tdata[158]\ : out STD_LOGIC;
    \m_axis_tdata[159]\ : out STD_LOGIC;
    \m_axis_tkeep[16]\ : out STD_LOGIC;
    \m_axis_tkeep[17]\ : out STD_LOGIC;
    \m_axis_tkeep[18]\ : out STD_LOGIC;
    \m_axis_tkeep[19]\ : out STD_LOGIC;
    \m_axis_tlast[4]\ : out STD_LOGIC;
    \m_axis_tvalid[4]\ : out STD_LOGIC;
    \m_axis_tdata[160]\ : out STD_LOGIC;
    \m_axis_tdata[161]\ : out STD_LOGIC;
    \m_axis_tdata[162]\ : out STD_LOGIC;
    \m_axis_tdata[163]\ : out STD_LOGIC;
    \m_axis_tdata[164]\ : out STD_LOGIC;
    \m_axis_tdata[165]\ : out STD_LOGIC;
    \m_axis_tdata[166]\ : out STD_LOGIC;
    \m_axis_tdata[167]\ : out STD_LOGIC;
    \m_axis_tdata[168]\ : out STD_LOGIC;
    \m_axis_tdata[169]\ : out STD_LOGIC;
    \m_axis_tdata[170]\ : out STD_LOGIC;
    \m_axis_tdata[171]\ : out STD_LOGIC;
    \m_axis_tdata[172]\ : out STD_LOGIC;
    \m_axis_tdata[173]\ : out STD_LOGIC;
    \m_axis_tdata[174]\ : out STD_LOGIC;
    \m_axis_tdata[175]\ : out STD_LOGIC;
    \m_axis_tdata[176]\ : out STD_LOGIC;
    \m_axis_tdata[177]\ : out STD_LOGIC;
    \m_axis_tdata[178]\ : out STD_LOGIC;
    \m_axis_tdata[179]\ : out STD_LOGIC;
    \m_axis_tdata[180]\ : out STD_LOGIC;
    \m_axis_tdata[181]\ : out STD_LOGIC;
    \m_axis_tdata[182]\ : out STD_LOGIC;
    \m_axis_tdata[183]\ : out STD_LOGIC;
    \m_axis_tdata[184]\ : out STD_LOGIC;
    \m_axis_tdata[185]\ : out STD_LOGIC;
    \m_axis_tdata[186]\ : out STD_LOGIC;
    \m_axis_tdata[187]\ : out STD_LOGIC;
    \m_axis_tdata[188]\ : out STD_LOGIC;
    \m_axis_tdata[189]\ : out STD_LOGIC;
    \m_axis_tdata[190]\ : out STD_LOGIC;
    \m_axis_tdata[191]\ : out STD_LOGIC;
    \m_axis_tkeep[20]\ : out STD_LOGIC;
    \m_axis_tkeep[21]\ : out STD_LOGIC;
    \m_axis_tkeep[22]\ : out STD_LOGIC;
    \m_axis_tkeep[23]\ : out STD_LOGIC;
    \m_axis_tlast[5]\ : out STD_LOGIC;
    \gen_AB_reg_slice.sel_rd_reg_0\ : out STD_LOGIC;
    \m_axis_tvalid[5]\ : out STD_LOGIC;
    \m_axis_tdata[192]\ : out STD_LOGIC;
    \m_axis_tdata[193]\ : out STD_LOGIC;
    \m_axis_tdata[194]\ : out STD_LOGIC;
    \m_axis_tdata[195]\ : out STD_LOGIC;
    \m_axis_tdata[196]\ : out STD_LOGIC;
    \m_axis_tdata[197]\ : out STD_LOGIC;
    \m_axis_tdata[198]\ : out STD_LOGIC;
    \m_axis_tdata[199]\ : out STD_LOGIC;
    \m_axis_tdata[200]\ : out STD_LOGIC;
    \m_axis_tdata[201]\ : out STD_LOGIC;
    \m_axis_tdata[202]\ : out STD_LOGIC;
    \m_axis_tdata[203]\ : out STD_LOGIC;
    \m_axis_tdata[204]\ : out STD_LOGIC;
    \m_axis_tdata[205]\ : out STD_LOGIC;
    \m_axis_tdata[206]\ : out STD_LOGIC;
    \m_axis_tdata[207]\ : out STD_LOGIC;
    \m_axis_tdata[208]\ : out STD_LOGIC;
    \m_axis_tdata[209]\ : out STD_LOGIC;
    \m_axis_tdata[210]\ : out STD_LOGIC;
    \m_axis_tdata[211]\ : out STD_LOGIC;
    \m_axis_tdata[212]\ : out STD_LOGIC;
    \m_axis_tdata[213]\ : out STD_LOGIC;
    \m_axis_tdata[214]\ : out STD_LOGIC;
    \m_axis_tdata[215]\ : out STD_LOGIC;
    \m_axis_tdata[216]\ : out STD_LOGIC;
    \m_axis_tdata[217]\ : out STD_LOGIC;
    \m_axis_tdata[218]\ : out STD_LOGIC;
    \m_axis_tdata[219]\ : out STD_LOGIC;
    \m_axis_tdata[220]\ : out STD_LOGIC;
    \m_axis_tdata[221]\ : out STD_LOGIC;
    \m_axis_tdata[222]\ : out STD_LOGIC;
    \m_axis_tdata[223]\ : out STD_LOGIC;
    \m_axis_tkeep[24]\ : out STD_LOGIC;
    \m_axis_tkeep[25]\ : out STD_LOGIC;
    \m_axis_tkeep[26]\ : out STD_LOGIC;
    \m_axis_tkeep[27]\ : out STD_LOGIC;
    \m_axis_tlast[6]\ : out STD_LOGIC;
    \m_axis_tvalid[6]\ : out STD_LOGIC;
    \s_axis_tready[6]\ : out STD_LOGIC;
    \gen_AB_reg_slice.sel_rd_reg_1\ : out STD_LOGIC;
    \gen_AB_reg_slice.sel_rd_reg_2\ : out STD_LOGIC;
    ctrl_reg_synch : in STD_LOGIC_VECTOR ( 35 downto 0 );
    p_7_out : in STD_LOGIC_VECTOR ( 36 downto 0 );
    p_12_out : in STD_LOGIC_VECTOR ( 36 downto 0 );
    m_axis_tready : in STD_LOGIC_VECTOR ( 6 downto 0 );
    \gen_AB_reg_slice.state_reg[0]_0\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    aclken : in STD_LOGIC;
    areset_r : in STD_LOGIC;
    s_axis_tvalid : in STD_LOGIC_VECTOR ( 0 to 0 );
    aclk : in STD_LOGIC;
    S_AXIS_TPAYLOAD : in STD_LOGIC_VECTOR ( 36 downto 0 )
  );
end \top_xbar_4_axis_register_slice_v1_1_8_axisc_register_slice\;

architecture STRUCTURE of \top_xbar_4_axis_register_slice_v1_1_8_axisc_register_slice\ is
  signal dec_tready : STD_LOGIC_VECTOR ( 48 downto 42 );
  signal \gen_AB_reg_slice.payload_a[36]_i_1__5_n_0\ : STD_LOGIC;
  signal \gen_AB_reg_slice.sel_rd_i_1__5_n_0\ : STD_LOGIC;
  signal \gen_AB_reg_slice.sel_rd_i_2__5_n_0\ : STD_LOGIC;
  signal \gen_AB_reg_slice.sel_rd_i_3__5_n_0\ : STD_LOGIC;
  signal \^gen_ab_reg_slice.sel_rd_reg_0\ : STD_LOGIC;
  signal \^gen_ab_reg_slice.sel_rd_reg_1\ : STD_LOGIC;
  signal \^gen_ab_reg_slice.sel_rd_reg_2\ : STD_LOGIC;
  signal \gen_AB_reg_slice.sel_wr_i_1__5_n_0\ : STD_LOGIC;
  signal \gen_AB_reg_slice.state[0]_i_1__5_n_0\ : STD_LOGIC;
  signal \gen_AB_reg_slice.state[1]_i_1__5_n_0\ : STD_LOGIC;
  signal \gen_AB_reg_slice.state[1]_i_2__5_n_0\ : STD_LOGIC;
  signal \gen_AB_reg_slice.state[1]_i_3__5_n_0\ : STD_LOGIC;
  signal \gen_AB_reg_slice.state[1]_i_4__5_n_0\ : STD_LOGIC;
  signal mux_tvalid : STD_LOGIC_VECTOR ( 48 to 48 );
  signal p_2_out : STD_LOGIC_VECTOR ( 36 downto 0 );
  signal payload_a : STD_LOGIC_VECTOR ( 36 downto 0 );
  signal payload_b : STD_LOGIC_VECTOR ( 36 downto 0 );
  signal payload_b_0 : STD_LOGIC;
  signal \^s_axis_tready[6]\ : STD_LOGIC;
  signal sel : STD_LOGIC;
  signal sel_wr : STD_LOGIC;
  attribute FSM_ENCODING : string;
  attribute FSM_ENCODING of \gen_AB_reg_slice.state_reg[0]\ : label is "none";
  attribute FSM_ENCODING of \gen_AB_reg_slice.state_reg[1]\ : label is "none";
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \m_axis_tdata[192]_INST_0_i_7\ : label is "soft_lutpair109";
  attribute SOFT_HLUTNM of \m_axis_tdata[193]_INST_0_i_7\ : label is "soft_lutpair110";
  attribute SOFT_HLUTNM of \m_axis_tdata[194]_INST_0_i_7\ : label is "soft_lutpair111";
  attribute SOFT_HLUTNM of \m_axis_tdata[195]_INST_0_i_7\ : label is "soft_lutpair111";
  attribute SOFT_HLUTNM of \m_axis_tdata[196]_INST_0_i_7\ : label is "soft_lutpair112";
  attribute SOFT_HLUTNM of \m_axis_tdata[197]_INST_0_i_7\ : label is "soft_lutpair112";
  attribute SOFT_HLUTNM of \m_axis_tdata[198]_INST_0_i_7\ : label is "soft_lutpair113";
  attribute SOFT_HLUTNM of \m_axis_tdata[199]_INST_0_i_7\ : label is "soft_lutpair113";
  attribute SOFT_HLUTNM of \m_axis_tdata[200]_INST_0_i_7\ : label is "soft_lutpair114";
  attribute SOFT_HLUTNM of \m_axis_tdata[201]_INST_0_i_7\ : label is "soft_lutpair114";
  attribute SOFT_HLUTNM of \m_axis_tdata[202]_INST_0_i_7\ : label is "soft_lutpair115";
  attribute SOFT_HLUTNM of \m_axis_tdata[203]_INST_0_i_7\ : label is "soft_lutpair115";
  attribute SOFT_HLUTNM of \m_axis_tdata[204]_INST_0_i_7\ : label is "soft_lutpair116";
  attribute SOFT_HLUTNM of \m_axis_tdata[205]_INST_0_i_7\ : label is "soft_lutpair116";
  attribute SOFT_HLUTNM of \m_axis_tdata[206]_INST_0_i_7\ : label is "soft_lutpair117";
  attribute SOFT_HLUTNM of \m_axis_tdata[207]_INST_0_i_7\ : label is "soft_lutpair117";
  attribute SOFT_HLUTNM of \m_axis_tdata[208]_INST_0_i_7\ : label is "soft_lutpair118";
  attribute SOFT_HLUTNM of \m_axis_tdata[209]_INST_0_i_7\ : label is "soft_lutpair118";
  attribute SOFT_HLUTNM of \m_axis_tdata[210]_INST_0_i_7\ : label is "soft_lutpair110";
  attribute SOFT_HLUTNM of \m_axis_tdata[211]_INST_0_i_7\ : label is "soft_lutpair119";
  attribute SOFT_HLUTNM of \m_axis_tdata[212]_INST_0_i_7\ : label is "soft_lutpair120";
  attribute SOFT_HLUTNM of \m_axis_tdata[213]_INST_0_i_7\ : label is "soft_lutpair120";
  attribute SOFT_HLUTNM of \m_axis_tdata[214]_INST_0_i_7\ : label is "soft_lutpair121";
  attribute SOFT_HLUTNM of \m_axis_tdata[215]_INST_0_i_7\ : label is "soft_lutpair121";
  attribute SOFT_HLUTNM of \m_axis_tdata[216]_INST_0_i_7\ : label is "soft_lutpair122";
  attribute SOFT_HLUTNM of \m_axis_tdata[217]_INST_0_i_7\ : label is "soft_lutpair122";
  attribute SOFT_HLUTNM of \m_axis_tdata[218]_INST_0_i_7\ : label is "soft_lutpair123";
  attribute SOFT_HLUTNM of \m_axis_tdata[219]_INST_0_i_7\ : label is "soft_lutpair123";
  attribute SOFT_HLUTNM of \m_axis_tdata[220]_INST_0_i_7\ : label is "soft_lutpair124";
  attribute SOFT_HLUTNM of \m_axis_tdata[221]_INST_0_i_7\ : label is "soft_lutpair124";
  attribute SOFT_HLUTNM of \m_axis_tdata[222]_INST_0_i_7\ : label is "soft_lutpair125";
  attribute SOFT_HLUTNM of \m_axis_tdata[223]_INST_0_i_7\ : label is "soft_lutpair125";
  attribute SOFT_HLUTNM of \m_axis_tkeep[24]_INST_0_i_7\ : label is "soft_lutpair126";
  attribute SOFT_HLUTNM of \m_axis_tkeep[25]_INST_0_i_7\ : label is "soft_lutpair126";
  attribute SOFT_HLUTNM of \m_axis_tkeep[27]_INST_0_i_7\ : label is "soft_lutpair119";
  attribute SOFT_HLUTNM of \m_axis_tlast[6]_INST_0_i_7\ : label is "soft_lutpair109";
begin
  \gen_AB_reg_slice.sel_rd_reg_0\ <= \^gen_ab_reg_slice.sel_rd_reg_0\;
  \gen_AB_reg_slice.sel_rd_reg_1\ <= \^gen_ab_reg_slice.sel_rd_reg_1\;
  \gen_AB_reg_slice.sel_rd_reg_2\ <= \^gen_ab_reg_slice.sel_rd_reg_2\;
  \s_axis_tready[6]\ <= \^s_axis_tready[6]\;
\gen_AB_reg_slice.payload_a[36]_i_1__5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00B0"
    )
        port map (
      I0 => \^s_axis_tready[6]\,
      I1 => mux_tvalid(48),
      I2 => aclken,
      I3 => sel_wr,
      O => \gen_AB_reg_slice.payload_a[36]_i_1__5_n_0\
    );
\gen_AB_reg_slice.payload_a_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => \gen_AB_reg_slice.payload_a[36]_i_1__5_n_0\,
      D => S_AXIS_TPAYLOAD(0),
      Q => payload_a(0),
      R => '0'
    );
\gen_AB_reg_slice.payload_a_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => \gen_AB_reg_slice.payload_a[36]_i_1__5_n_0\,
      D => S_AXIS_TPAYLOAD(10),
      Q => payload_a(10),
      R => '0'
    );
\gen_AB_reg_slice.payload_a_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => \gen_AB_reg_slice.payload_a[36]_i_1__5_n_0\,
      D => S_AXIS_TPAYLOAD(11),
      Q => payload_a(11),
      R => '0'
    );
\gen_AB_reg_slice.payload_a_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => \gen_AB_reg_slice.payload_a[36]_i_1__5_n_0\,
      D => S_AXIS_TPAYLOAD(12),
      Q => payload_a(12),
      R => '0'
    );
\gen_AB_reg_slice.payload_a_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => \gen_AB_reg_slice.payload_a[36]_i_1__5_n_0\,
      D => S_AXIS_TPAYLOAD(13),
      Q => payload_a(13),
      R => '0'
    );
\gen_AB_reg_slice.payload_a_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => \gen_AB_reg_slice.payload_a[36]_i_1__5_n_0\,
      D => S_AXIS_TPAYLOAD(14),
      Q => payload_a(14),
      R => '0'
    );
\gen_AB_reg_slice.payload_a_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => \gen_AB_reg_slice.payload_a[36]_i_1__5_n_0\,
      D => S_AXIS_TPAYLOAD(15),
      Q => payload_a(15),
      R => '0'
    );
\gen_AB_reg_slice.payload_a_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => \gen_AB_reg_slice.payload_a[36]_i_1__5_n_0\,
      D => S_AXIS_TPAYLOAD(16),
      Q => payload_a(16),
      R => '0'
    );
\gen_AB_reg_slice.payload_a_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => \gen_AB_reg_slice.payload_a[36]_i_1__5_n_0\,
      D => S_AXIS_TPAYLOAD(17),
      Q => payload_a(17),
      R => '0'
    );
\gen_AB_reg_slice.payload_a_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => \gen_AB_reg_slice.payload_a[36]_i_1__5_n_0\,
      D => S_AXIS_TPAYLOAD(18),
      Q => payload_a(18),
      R => '0'
    );
\gen_AB_reg_slice.payload_a_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => \gen_AB_reg_slice.payload_a[36]_i_1__5_n_0\,
      D => S_AXIS_TPAYLOAD(19),
      Q => payload_a(19),
      R => '0'
    );
\gen_AB_reg_slice.payload_a_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => \gen_AB_reg_slice.payload_a[36]_i_1__5_n_0\,
      D => S_AXIS_TPAYLOAD(1),
      Q => payload_a(1),
      R => '0'
    );
\gen_AB_reg_slice.payload_a_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => \gen_AB_reg_slice.payload_a[36]_i_1__5_n_0\,
      D => S_AXIS_TPAYLOAD(20),
      Q => payload_a(20),
      R => '0'
    );
\gen_AB_reg_slice.payload_a_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => \gen_AB_reg_slice.payload_a[36]_i_1__5_n_0\,
      D => S_AXIS_TPAYLOAD(21),
      Q => payload_a(21),
      R => '0'
    );
\gen_AB_reg_slice.payload_a_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => \gen_AB_reg_slice.payload_a[36]_i_1__5_n_0\,
      D => S_AXIS_TPAYLOAD(22),
      Q => payload_a(22),
      R => '0'
    );
\gen_AB_reg_slice.payload_a_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => \gen_AB_reg_slice.payload_a[36]_i_1__5_n_0\,
      D => S_AXIS_TPAYLOAD(23),
      Q => payload_a(23),
      R => '0'
    );
\gen_AB_reg_slice.payload_a_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => \gen_AB_reg_slice.payload_a[36]_i_1__5_n_0\,
      D => S_AXIS_TPAYLOAD(24),
      Q => payload_a(24),
      R => '0'
    );
\gen_AB_reg_slice.payload_a_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => \gen_AB_reg_slice.payload_a[36]_i_1__5_n_0\,
      D => S_AXIS_TPAYLOAD(25),
      Q => payload_a(25),
      R => '0'
    );
\gen_AB_reg_slice.payload_a_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => \gen_AB_reg_slice.payload_a[36]_i_1__5_n_0\,
      D => S_AXIS_TPAYLOAD(26),
      Q => payload_a(26),
      R => '0'
    );
\gen_AB_reg_slice.payload_a_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => \gen_AB_reg_slice.payload_a[36]_i_1__5_n_0\,
      D => S_AXIS_TPAYLOAD(27),
      Q => payload_a(27),
      R => '0'
    );
\gen_AB_reg_slice.payload_a_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => \gen_AB_reg_slice.payload_a[36]_i_1__5_n_0\,
      D => S_AXIS_TPAYLOAD(28),
      Q => payload_a(28),
      R => '0'
    );
\gen_AB_reg_slice.payload_a_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => \gen_AB_reg_slice.payload_a[36]_i_1__5_n_0\,
      D => S_AXIS_TPAYLOAD(29),
      Q => payload_a(29),
      R => '0'
    );
\gen_AB_reg_slice.payload_a_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => \gen_AB_reg_slice.payload_a[36]_i_1__5_n_0\,
      D => S_AXIS_TPAYLOAD(2),
      Q => payload_a(2),
      R => '0'
    );
\gen_AB_reg_slice.payload_a_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => \gen_AB_reg_slice.payload_a[36]_i_1__5_n_0\,
      D => S_AXIS_TPAYLOAD(30),
      Q => payload_a(30),
      R => '0'
    );
\gen_AB_reg_slice.payload_a_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => \gen_AB_reg_slice.payload_a[36]_i_1__5_n_0\,
      D => S_AXIS_TPAYLOAD(31),
      Q => payload_a(31),
      R => '0'
    );
\gen_AB_reg_slice.payload_a_reg[32]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => \gen_AB_reg_slice.payload_a[36]_i_1__5_n_0\,
      D => S_AXIS_TPAYLOAD(32),
      Q => payload_a(32),
      R => '0'
    );
\gen_AB_reg_slice.payload_a_reg[33]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => \gen_AB_reg_slice.payload_a[36]_i_1__5_n_0\,
      D => S_AXIS_TPAYLOAD(33),
      Q => payload_a(33),
      R => '0'
    );
\gen_AB_reg_slice.payload_a_reg[34]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => \gen_AB_reg_slice.payload_a[36]_i_1__5_n_0\,
      D => S_AXIS_TPAYLOAD(34),
      Q => payload_a(34),
      R => '0'
    );
\gen_AB_reg_slice.payload_a_reg[35]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => \gen_AB_reg_slice.payload_a[36]_i_1__5_n_0\,
      D => S_AXIS_TPAYLOAD(35),
      Q => payload_a(35),
      R => '0'
    );
\gen_AB_reg_slice.payload_a_reg[36]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => \gen_AB_reg_slice.payload_a[36]_i_1__5_n_0\,
      D => S_AXIS_TPAYLOAD(36),
      Q => payload_a(36),
      R => '0'
    );
\gen_AB_reg_slice.payload_a_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => \gen_AB_reg_slice.payload_a[36]_i_1__5_n_0\,
      D => S_AXIS_TPAYLOAD(3),
      Q => payload_a(3),
      R => '0'
    );
\gen_AB_reg_slice.payload_a_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => \gen_AB_reg_slice.payload_a[36]_i_1__5_n_0\,
      D => S_AXIS_TPAYLOAD(4),
      Q => payload_a(4),
      R => '0'
    );
\gen_AB_reg_slice.payload_a_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => \gen_AB_reg_slice.payload_a[36]_i_1__5_n_0\,
      D => S_AXIS_TPAYLOAD(5),
      Q => payload_a(5),
      R => '0'
    );
\gen_AB_reg_slice.payload_a_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => \gen_AB_reg_slice.payload_a[36]_i_1__5_n_0\,
      D => S_AXIS_TPAYLOAD(6),
      Q => payload_a(6),
      R => '0'
    );
\gen_AB_reg_slice.payload_a_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => \gen_AB_reg_slice.payload_a[36]_i_1__5_n_0\,
      D => S_AXIS_TPAYLOAD(7),
      Q => payload_a(7),
      R => '0'
    );
\gen_AB_reg_slice.payload_a_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => \gen_AB_reg_slice.payload_a[36]_i_1__5_n_0\,
      D => S_AXIS_TPAYLOAD(8),
      Q => payload_a(8),
      R => '0'
    );
\gen_AB_reg_slice.payload_a_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => \gen_AB_reg_slice.payload_a[36]_i_1__5_n_0\,
      D => S_AXIS_TPAYLOAD(9),
      Q => payload_a(9),
      R => '0'
    );
\gen_AB_reg_slice.payload_b[36]_i_1__5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B000"
    )
        port map (
      I0 => \^s_axis_tready[6]\,
      I1 => mux_tvalid(48),
      I2 => aclken,
      I3 => sel_wr,
      O => payload_b_0
    );
\gen_AB_reg_slice.payload_b_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => payload_b_0,
      D => S_AXIS_TPAYLOAD(0),
      Q => payload_b(0),
      R => '0'
    );
\gen_AB_reg_slice.payload_b_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => payload_b_0,
      D => S_AXIS_TPAYLOAD(10),
      Q => payload_b(10),
      R => '0'
    );
\gen_AB_reg_slice.payload_b_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => payload_b_0,
      D => S_AXIS_TPAYLOAD(11),
      Q => payload_b(11),
      R => '0'
    );
\gen_AB_reg_slice.payload_b_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => payload_b_0,
      D => S_AXIS_TPAYLOAD(12),
      Q => payload_b(12),
      R => '0'
    );
\gen_AB_reg_slice.payload_b_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => payload_b_0,
      D => S_AXIS_TPAYLOAD(13),
      Q => payload_b(13),
      R => '0'
    );
\gen_AB_reg_slice.payload_b_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => payload_b_0,
      D => S_AXIS_TPAYLOAD(14),
      Q => payload_b(14),
      R => '0'
    );
\gen_AB_reg_slice.payload_b_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => payload_b_0,
      D => S_AXIS_TPAYLOAD(15),
      Q => payload_b(15),
      R => '0'
    );
\gen_AB_reg_slice.payload_b_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => payload_b_0,
      D => S_AXIS_TPAYLOAD(16),
      Q => payload_b(16),
      R => '0'
    );
\gen_AB_reg_slice.payload_b_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => payload_b_0,
      D => S_AXIS_TPAYLOAD(17),
      Q => payload_b(17),
      R => '0'
    );
\gen_AB_reg_slice.payload_b_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => payload_b_0,
      D => S_AXIS_TPAYLOAD(18),
      Q => payload_b(18),
      R => '0'
    );
\gen_AB_reg_slice.payload_b_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => payload_b_0,
      D => S_AXIS_TPAYLOAD(19),
      Q => payload_b(19),
      R => '0'
    );
\gen_AB_reg_slice.payload_b_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => payload_b_0,
      D => S_AXIS_TPAYLOAD(1),
      Q => payload_b(1),
      R => '0'
    );
\gen_AB_reg_slice.payload_b_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => payload_b_0,
      D => S_AXIS_TPAYLOAD(20),
      Q => payload_b(20),
      R => '0'
    );
\gen_AB_reg_slice.payload_b_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => payload_b_0,
      D => S_AXIS_TPAYLOAD(21),
      Q => payload_b(21),
      R => '0'
    );
\gen_AB_reg_slice.payload_b_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => payload_b_0,
      D => S_AXIS_TPAYLOAD(22),
      Q => payload_b(22),
      R => '0'
    );
\gen_AB_reg_slice.payload_b_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => payload_b_0,
      D => S_AXIS_TPAYLOAD(23),
      Q => payload_b(23),
      R => '0'
    );
\gen_AB_reg_slice.payload_b_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => payload_b_0,
      D => S_AXIS_TPAYLOAD(24),
      Q => payload_b(24),
      R => '0'
    );
\gen_AB_reg_slice.payload_b_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => payload_b_0,
      D => S_AXIS_TPAYLOAD(25),
      Q => payload_b(25),
      R => '0'
    );
\gen_AB_reg_slice.payload_b_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => payload_b_0,
      D => S_AXIS_TPAYLOAD(26),
      Q => payload_b(26),
      R => '0'
    );
\gen_AB_reg_slice.payload_b_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => payload_b_0,
      D => S_AXIS_TPAYLOAD(27),
      Q => payload_b(27),
      R => '0'
    );
\gen_AB_reg_slice.payload_b_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => payload_b_0,
      D => S_AXIS_TPAYLOAD(28),
      Q => payload_b(28),
      R => '0'
    );
\gen_AB_reg_slice.payload_b_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => payload_b_0,
      D => S_AXIS_TPAYLOAD(29),
      Q => payload_b(29),
      R => '0'
    );
\gen_AB_reg_slice.payload_b_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => payload_b_0,
      D => S_AXIS_TPAYLOAD(2),
      Q => payload_b(2),
      R => '0'
    );
\gen_AB_reg_slice.payload_b_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => payload_b_0,
      D => S_AXIS_TPAYLOAD(30),
      Q => payload_b(30),
      R => '0'
    );
\gen_AB_reg_slice.payload_b_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => payload_b_0,
      D => S_AXIS_TPAYLOAD(31),
      Q => payload_b(31),
      R => '0'
    );
\gen_AB_reg_slice.payload_b_reg[32]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => payload_b_0,
      D => S_AXIS_TPAYLOAD(32),
      Q => payload_b(32),
      R => '0'
    );
\gen_AB_reg_slice.payload_b_reg[33]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => payload_b_0,
      D => S_AXIS_TPAYLOAD(33),
      Q => payload_b(33),
      R => '0'
    );
\gen_AB_reg_slice.payload_b_reg[34]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => payload_b_0,
      D => S_AXIS_TPAYLOAD(34),
      Q => payload_b(34),
      R => '0'
    );
\gen_AB_reg_slice.payload_b_reg[35]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => payload_b_0,
      D => S_AXIS_TPAYLOAD(35),
      Q => payload_b(35),
      R => '0'
    );
\gen_AB_reg_slice.payload_b_reg[36]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => payload_b_0,
      D => S_AXIS_TPAYLOAD(36),
      Q => payload_b(36),
      R => '0'
    );
\gen_AB_reg_slice.payload_b_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => payload_b_0,
      D => S_AXIS_TPAYLOAD(3),
      Q => payload_b(3),
      R => '0'
    );
\gen_AB_reg_slice.payload_b_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => payload_b_0,
      D => S_AXIS_TPAYLOAD(4),
      Q => payload_b(4),
      R => '0'
    );
\gen_AB_reg_slice.payload_b_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => payload_b_0,
      D => S_AXIS_TPAYLOAD(5),
      Q => payload_b(5),
      R => '0'
    );
\gen_AB_reg_slice.payload_b_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => payload_b_0,
      D => S_AXIS_TPAYLOAD(6),
      Q => payload_b(6),
      R => '0'
    );
\gen_AB_reg_slice.payload_b_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => payload_b_0,
      D => S_AXIS_TPAYLOAD(7),
      Q => payload_b(7),
      R => '0'
    );
\gen_AB_reg_slice.payload_b_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => payload_b_0,
      D => S_AXIS_TPAYLOAD(8),
      Q => payload_b(8),
      R => '0'
    );
\gen_AB_reg_slice.payload_b_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => payload_b_0,
      D => S_AXIS_TPAYLOAD(9),
      Q => payload_b(9),
      R => '0'
    );
\gen_AB_reg_slice.sel_rd_i_1__5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FDFFFFFF02000000"
    )
        port map (
      I0 => mux_tvalid(48),
      I1 => \gen_AB_reg_slice.sel_rd_i_2__5_n_0\,
      I2 => \gen_AB_reg_slice.sel_rd_i_3__5_n_0\,
      I3 => \gen_AB_reg_slice.state[1]_i_4__5_n_0\,
      I4 => aclken,
      I5 => sel,
      O => \gen_AB_reg_slice.sel_rd_i_1__5_n_0\
    );
\gen_AB_reg_slice.sel_rd_i_2__5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00020000FFFFFFFF"
    )
        port map (
      I0 => ctrl_reg_synch(1),
      I1 => ctrl_reg_synch(3),
      I2 => ctrl_reg_synch(0),
      I3 => \^gen_ab_reg_slice.sel_rd_reg_1\,
      I4 => ctrl_reg_synch(2),
      I5 => dec_tready(43),
      O => \gen_AB_reg_slice.sel_rd_i_2__5_n_0\
    );
\gen_AB_reg_slice.sel_rd_i_3__5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00020000FFFFFFFF"
    )
        port map (
      I0 => ctrl_reg_synch(9),
      I1 => ctrl_reg_synch(11),
      I2 => ctrl_reg_synch(8),
      I3 => \^gen_ab_reg_slice.sel_rd_reg_2\,
      I4 => ctrl_reg_synch(10),
      I5 => dec_tready(45),
      O => \gen_AB_reg_slice.sel_rd_i_3__5_n_0\
    );
\gen_AB_reg_slice.sel_rd_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => m_axis_tready(0),
      I1 => ctrl_reg_synch(28),
      O => \^gen_ab_reg_slice.sel_rd_reg_1\
    );
\gen_AB_reg_slice.sel_rd_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => m_axis_tready(2),
      I1 => ctrl_reg_synch(30),
      O => \^gen_ab_reg_slice.sel_rd_reg_2\
    );
\gen_AB_reg_slice.sel_rd_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => \gen_AB_reg_slice.sel_rd_i_1__5_n_0\,
      Q => sel,
      R => \gen_AB_reg_slice.state[1]_i_1__5_n_0\
    );
\gen_AB_reg_slice.sel_wr_i_1__5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => aclken,
      I1 => s_axis_tvalid(0),
      I2 => \^s_axis_tready[6]\,
      I3 => sel_wr,
      O => \gen_AB_reg_slice.sel_wr_i_1__5_n_0\
    );
\gen_AB_reg_slice.sel_wr_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => \gen_AB_reg_slice.sel_wr_i_1__5_n_0\,
      Q => sel_wr,
      R => \gen_AB_reg_slice.state[1]_i_1__5_n_0\
    );
\gen_AB_reg_slice.state[0]_i_1__5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFAADF00FF00FF00"
    )
        port map (
      I0 => aclken,
      I1 => \gen_AB_reg_slice.state[1]_i_3__5_n_0\,
      I2 => \gen_AB_reg_slice.state[1]_i_4__5_n_0\,
      I3 => mux_tvalid(48),
      I4 => s_axis_tvalid(0),
      I5 => \^s_axis_tready[6]\,
      O => \gen_AB_reg_slice.state[0]_i_1__5_n_0\
    );
\gen_AB_reg_slice.state[1]_i_10__5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFF7FFFFFFFF"
    )
        port map (
      I0 => ctrl_reg_synch(26),
      I1 => ctrl_reg_synch(34),
      I2 => m_axis_tready(6),
      I3 => ctrl_reg_synch(24),
      I4 => ctrl_reg_synch(27),
      I5 => ctrl_reg_synch(25),
      O => dec_tready(48)
    );
\gen_AB_reg_slice.state[1]_i_11__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFF7FFFFFFFF"
    )
        port map (
      I0 => ctrl_reg_synch(18),
      I1 => ctrl_reg_synch(32),
      I2 => m_axis_tready(4),
      I3 => ctrl_reg_synch(16),
      I4 => ctrl_reg_synch(19),
      I5 => ctrl_reg_synch(17),
      O => dec_tready(46)
    );
\gen_AB_reg_slice.state[1]_i_1__5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => areset_r,
      I1 => ctrl_reg_synch(35),
      O => \gen_AB_reg_slice.state[1]_i_1__5_n_0\
    );
\gen_AB_reg_slice.state[1]_i_2__5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"75FFFFFF20AA20AA"
    )
        port map (
      I0 => aclken,
      I1 => \gen_AB_reg_slice.state[1]_i_3__5_n_0\,
      I2 => \gen_AB_reg_slice.state[1]_i_4__5_n_0\,
      I3 => mux_tvalid(48),
      I4 => s_axis_tvalid(0),
      I5 => \^s_axis_tready[6]\,
      O => \gen_AB_reg_slice.state[1]_i_2__5_n_0\
    );
\gen_AB_reg_slice.state[1]_i_3__5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7FFF"
    )
        port map (
      I0 => dec_tready(43),
      I1 => dec_tready(42),
      I2 => dec_tready(45),
      I3 => dec_tready(44),
      O => \gen_AB_reg_slice.state[1]_i_3__5_n_0\
    );
\gen_AB_reg_slice.state[1]_i_4__5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FDFF000000000000"
    )
        port map (
      I0 => ctrl_reg_synch(21),
      I1 => ctrl_reg_synch(23),
      I2 => \^gen_ab_reg_slice.sel_rd_reg_0\,
      I3 => ctrl_reg_synch(22),
      I4 => dec_tready(48),
      I5 => dec_tready(46),
      O => \gen_AB_reg_slice.state[1]_i_4__5_n_0\
    );
\gen_AB_reg_slice.state[1]_i_5__5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFF7FFFFFFFF"
    )
        port map (
      I0 => ctrl_reg_synch(6),
      I1 => ctrl_reg_synch(29),
      I2 => m_axis_tready(1),
      I3 => ctrl_reg_synch(4),
      I4 => ctrl_reg_synch(7),
      I5 => ctrl_reg_synch(5),
      O => dec_tready(43)
    );
\gen_AB_reg_slice.state[1]_i_6__5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFF7FFFFFFFF"
    )
        port map (
      I0 => ctrl_reg_synch(2),
      I1 => ctrl_reg_synch(28),
      I2 => m_axis_tready(0),
      I3 => ctrl_reg_synch(0),
      I4 => ctrl_reg_synch(3),
      I5 => ctrl_reg_synch(1),
      O => dec_tready(42)
    );
\gen_AB_reg_slice.state[1]_i_7__5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFF7FFFFFFFF"
    )
        port map (
      I0 => ctrl_reg_synch(14),
      I1 => ctrl_reg_synch(31),
      I2 => m_axis_tready(3),
      I3 => ctrl_reg_synch(12),
      I4 => ctrl_reg_synch(15),
      I5 => ctrl_reg_synch(13),
      O => dec_tready(45)
    );
\gen_AB_reg_slice.state[1]_i_8__5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFF7FFFFFFFF"
    )
        port map (
      I0 => ctrl_reg_synch(10),
      I1 => ctrl_reg_synch(30),
      I2 => m_axis_tready(2),
      I3 => ctrl_reg_synch(8),
      I4 => ctrl_reg_synch(11),
      I5 => ctrl_reg_synch(9),
      O => dec_tready(44)
    );
\gen_AB_reg_slice.state[1]_i_9__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FD"
    )
        port map (
      I0 => ctrl_reg_synch(33),
      I1 => m_axis_tready(5),
      I2 => ctrl_reg_synch(20),
      O => \^gen_ab_reg_slice.sel_rd_reg_0\
    );
\gen_AB_reg_slice.state_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => \gen_AB_reg_slice.state[0]_i_1__5_n_0\,
      Q => mux_tvalid(48),
      R => \gen_AB_reg_slice.state[1]_i_1__5_n_0\
    );
\gen_AB_reg_slice.state_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => \gen_AB_reg_slice.state[1]_i_2__5_n_0\,
      Q => \^s_axis_tready[6]\,
      R => \gen_AB_reg_slice.state[1]_i_1__5_n_0\
    );
\m_axis_tdata[0]_INST_0_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30BB3088"
    )
        port map (
      I0 => p_2_out(0),
      I1 => ctrl_reg_synch(1),
      I2 => p_7_out(0),
      I3 => ctrl_reg_synch(0),
      I4 => p_12_out(0),
      O => \m_axis_tdata[0]\
    );
\m_axis_tdata[100]_INST_0_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30BB3088"
    )
        port map (
      I0 => p_2_out(4),
      I1 => ctrl_reg_synch(13),
      I2 => p_7_out(4),
      I3 => ctrl_reg_synch(12),
      I4 => p_12_out(4),
      O => \m_axis_tdata[100]\
    );
\m_axis_tdata[101]_INST_0_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30BB3088"
    )
        port map (
      I0 => p_2_out(5),
      I1 => ctrl_reg_synch(13),
      I2 => p_7_out(5),
      I3 => ctrl_reg_synch(12),
      I4 => p_12_out(5),
      O => \m_axis_tdata[101]\
    );
\m_axis_tdata[102]_INST_0_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30BB3088"
    )
        port map (
      I0 => p_2_out(6),
      I1 => ctrl_reg_synch(13),
      I2 => p_7_out(6),
      I3 => ctrl_reg_synch(12),
      I4 => p_12_out(6),
      O => \m_axis_tdata[102]\
    );
\m_axis_tdata[103]_INST_0_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30BB3088"
    )
        port map (
      I0 => p_2_out(7),
      I1 => ctrl_reg_synch(13),
      I2 => p_7_out(7),
      I3 => ctrl_reg_synch(12),
      I4 => p_12_out(7),
      O => \m_axis_tdata[103]\
    );
\m_axis_tdata[104]_INST_0_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30BB3088"
    )
        port map (
      I0 => p_2_out(8),
      I1 => ctrl_reg_synch(13),
      I2 => p_7_out(8),
      I3 => ctrl_reg_synch(12),
      I4 => p_12_out(8),
      O => \m_axis_tdata[104]\
    );
\m_axis_tdata[105]_INST_0_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30BB3088"
    )
        port map (
      I0 => p_2_out(9),
      I1 => ctrl_reg_synch(13),
      I2 => p_7_out(9),
      I3 => ctrl_reg_synch(12),
      I4 => p_12_out(9),
      O => \m_axis_tdata[105]\
    );
\m_axis_tdata[106]_INST_0_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30BB3088"
    )
        port map (
      I0 => p_2_out(10),
      I1 => ctrl_reg_synch(13),
      I2 => p_7_out(10),
      I3 => ctrl_reg_synch(12),
      I4 => p_12_out(10),
      O => \m_axis_tdata[106]\
    );
\m_axis_tdata[107]_INST_0_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30BB3088"
    )
        port map (
      I0 => p_2_out(11),
      I1 => ctrl_reg_synch(13),
      I2 => p_7_out(11),
      I3 => ctrl_reg_synch(12),
      I4 => p_12_out(11),
      O => \m_axis_tdata[107]\
    );
\m_axis_tdata[108]_INST_0_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30BB3088"
    )
        port map (
      I0 => p_2_out(12),
      I1 => ctrl_reg_synch(13),
      I2 => p_7_out(12),
      I3 => ctrl_reg_synch(12),
      I4 => p_12_out(12),
      O => \m_axis_tdata[108]\
    );
\m_axis_tdata[109]_INST_0_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30BB3088"
    )
        port map (
      I0 => p_2_out(13),
      I1 => ctrl_reg_synch(13),
      I2 => p_7_out(13),
      I3 => ctrl_reg_synch(12),
      I4 => p_12_out(13),
      O => \m_axis_tdata[109]\
    );
\m_axis_tdata[10]_INST_0_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30BB3088"
    )
        port map (
      I0 => p_2_out(10),
      I1 => ctrl_reg_synch(1),
      I2 => p_7_out(10),
      I3 => ctrl_reg_synch(0),
      I4 => p_12_out(10),
      O => \m_axis_tdata[10]\
    );
\m_axis_tdata[110]_INST_0_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30BB3088"
    )
        port map (
      I0 => p_2_out(14),
      I1 => ctrl_reg_synch(13),
      I2 => p_7_out(14),
      I3 => ctrl_reg_synch(12),
      I4 => p_12_out(14),
      O => \m_axis_tdata[110]\
    );
\m_axis_tdata[111]_INST_0_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30BB3088"
    )
        port map (
      I0 => p_2_out(15),
      I1 => ctrl_reg_synch(13),
      I2 => p_7_out(15),
      I3 => ctrl_reg_synch(12),
      I4 => p_12_out(15),
      O => \m_axis_tdata[111]\
    );
\m_axis_tdata[112]_INST_0_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30BB3088"
    )
        port map (
      I0 => p_2_out(16),
      I1 => ctrl_reg_synch(13),
      I2 => p_7_out(16),
      I3 => ctrl_reg_synch(12),
      I4 => p_12_out(16),
      O => \m_axis_tdata[112]\
    );
\m_axis_tdata[113]_INST_0_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30BB3088"
    )
        port map (
      I0 => p_2_out(17),
      I1 => ctrl_reg_synch(13),
      I2 => p_7_out(17),
      I3 => ctrl_reg_synch(12),
      I4 => p_12_out(17),
      O => \m_axis_tdata[113]\
    );
\m_axis_tdata[114]_INST_0_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30BB3088"
    )
        port map (
      I0 => p_2_out(18),
      I1 => ctrl_reg_synch(13),
      I2 => p_7_out(18),
      I3 => ctrl_reg_synch(12),
      I4 => p_12_out(18),
      O => \m_axis_tdata[114]\
    );
\m_axis_tdata[115]_INST_0_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30BB3088"
    )
        port map (
      I0 => p_2_out(19),
      I1 => ctrl_reg_synch(13),
      I2 => p_7_out(19),
      I3 => ctrl_reg_synch(12),
      I4 => p_12_out(19),
      O => \m_axis_tdata[115]\
    );
\m_axis_tdata[116]_INST_0_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30BB3088"
    )
        port map (
      I0 => p_2_out(20),
      I1 => ctrl_reg_synch(13),
      I2 => p_7_out(20),
      I3 => ctrl_reg_synch(12),
      I4 => p_12_out(20),
      O => \m_axis_tdata[116]\
    );
\m_axis_tdata[117]_INST_0_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30BB3088"
    )
        port map (
      I0 => p_2_out(21),
      I1 => ctrl_reg_synch(13),
      I2 => p_7_out(21),
      I3 => ctrl_reg_synch(12),
      I4 => p_12_out(21),
      O => \m_axis_tdata[117]\
    );
\m_axis_tdata[118]_INST_0_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30BB3088"
    )
        port map (
      I0 => p_2_out(22),
      I1 => ctrl_reg_synch(13),
      I2 => p_7_out(22),
      I3 => ctrl_reg_synch(12),
      I4 => p_12_out(22),
      O => \m_axis_tdata[118]\
    );
\m_axis_tdata[119]_INST_0_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30BB3088"
    )
        port map (
      I0 => p_2_out(23),
      I1 => ctrl_reg_synch(13),
      I2 => p_7_out(23),
      I3 => ctrl_reg_synch(12),
      I4 => p_12_out(23),
      O => \m_axis_tdata[119]\
    );
\m_axis_tdata[11]_INST_0_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30BB3088"
    )
        port map (
      I0 => p_2_out(11),
      I1 => ctrl_reg_synch(1),
      I2 => p_7_out(11),
      I3 => ctrl_reg_synch(0),
      I4 => p_12_out(11),
      O => \m_axis_tdata[11]\
    );
\m_axis_tdata[120]_INST_0_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30BB3088"
    )
        port map (
      I0 => p_2_out(24),
      I1 => ctrl_reg_synch(13),
      I2 => p_7_out(24),
      I3 => ctrl_reg_synch(12),
      I4 => p_12_out(24),
      O => \m_axis_tdata[120]\
    );
\m_axis_tdata[121]_INST_0_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30BB3088"
    )
        port map (
      I0 => p_2_out(25),
      I1 => ctrl_reg_synch(13),
      I2 => p_7_out(25),
      I3 => ctrl_reg_synch(12),
      I4 => p_12_out(25),
      O => \m_axis_tdata[121]\
    );
\m_axis_tdata[122]_INST_0_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30BB3088"
    )
        port map (
      I0 => p_2_out(26),
      I1 => ctrl_reg_synch(13),
      I2 => p_7_out(26),
      I3 => ctrl_reg_synch(12),
      I4 => p_12_out(26),
      O => \m_axis_tdata[122]\
    );
\m_axis_tdata[123]_INST_0_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30BB3088"
    )
        port map (
      I0 => p_2_out(27),
      I1 => ctrl_reg_synch(13),
      I2 => p_7_out(27),
      I3 => ctrl_reg_synch(12),
      I4 => p_12_out(27),
      O => \m_axis_tdata[123]\
    );
\m_axis_tdata[124]_INST_0_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30BB3088"
    )
        port map (
      I0 => p_2_out(28),
      I1 => ctrl_reg_synch(13),
      I2 => p_7_out(28),
      I3 => ctrl_reg_synch(12),
      I4 => p_12_out(28),
      O => \m_axis_tdata[124]\
    );
\m_axis_tdata[125]_INST_0_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30BB3088"
    )
        port map (
      I0 => p_2_out(29),
      I1 => ctrl_reg_synch(13),
      I2 => p_7_out(29),
      I3 => ctrl_reg_synch(12),
      I4 => p_12_out(29),
      O => \m_axis_tdata[125]\
    );
\m_axis_tdata[126]_INST_0_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30BB3088"
    )
        port map (
      I0 => p_2_out(30),
      I1 => ctrl_reg_synch(13),
      I2 => p_7_out(30),
      I3 => ctrl_reg_synch(12),
      I4 => p_12_out(30),
      O => \m_axis_tdata[126]\
    );
\m_axis_tdata[127]_INST_0_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30BB3088"
    )
        port map (
      I0 => p_2_out(31),
      I1 => ctrl_reg_synch(13),
      I2 => p_7_out(31),
      I3 => ctrl_reg_synch(12),
      I4 => p_12_out(31),
      O => \m_axis_tdata[127]\
    );
\m_axis_tdata[128]_INST_0_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30BB3088"
    )
        port map (
      I0 => p_2_out(0),
      I1 => ctrl_reg_synch(17),
      I2 => p_7_out(0),
      I3 => ctrl_reg_synch(16),
      I4 => p_12_out(0),
      O => \m_axis_tdata[128]\
    );
\m_axis_tdata[129]_INST_0_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30BB3088"
    )
        port map (
      I0 => p_2_out(1),
      I1 => ctrl_reg_synch(17),
      I2 => p_7_out(1),
      I3 => ctrl_reg_synch(16),
      I4 => p_12_out(1),
      O => \m_axis_tdata[129]\
    );
\m_axis_tdata[12]_INST_0_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30BB3088"
    )
        port map (
      I0 => p_2_out(12),
      I1 => ctrl_reg_synch(1),
      I2 => p_7_out(12),
      I3 => ctrl_reg_synch(0),
      I4 => p_12_out(12),
      O => \m_axis_tdata[12]\
    );
\m_axis_tdata[130]_INST_0_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30BB3088"
    )
        port map (
      I0 => p_2_out(2),
      I1 => ctrl_reg_synch(17),
      I2 => p_7_out(2),
      I3 => ctrl_reg_synch(16),
      I4 => p_12_out(2),
      O => \m_axis_tdata[130]\
    );
\m_axis_tdata[131]_INST_0_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30BB3088"
    )
        port map (
      I0 => p_2_out(3),
      I1 => ctrl_reg_synch(17),
      I2 => p_7_out(3),
      I3 => ctrl_reg_synch(16),
      I4 => p_12_out(3),
      O => \m_axis_tdata[131]\
    );
\m_axis_tdata[132]_INST_0_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30BB3088"
    )
        port map (
      I0 => p_2_out(4),
      I1 => ctrl_reg_synch(17),
      I2 => p_7_out(4),
      I3 => ctrl_reg_synch(16),
      I4 => p_12_out(4),
      O => \m_axis_tdata[132]\
    );
\m_axis_tdata[133]_INST_0_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30BB3088"
    )
        port map (
      I0 => p_2_out(5),
      I1 => ctrl_reg_synch(17),
      I2 => p_7_out(5),
      I3 => ctrl_reg_synch(16),
      I4 => p_12_out(5),
      O => \m_axis_tdata[133]\
    );
\m_axis_tdata[134]_INST_0_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30BB3088"
    )
        port map (
      I0 => p_2_out(6),
      I1 => ctrl_reg_synch(17),
      I2 => p_7_out(6),
      I3 => ctrl_reg_synch(16),
      I4 => p_12_out(6),
      O => \m_axis_tdata[134]\
    );
\m_axis_tdata[135]_INST_0_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30BB3088"
    )
        port map (
      I0 => p_2_out(7),
      I1 => ctrl_reg_synch(17),
      I2 => p_7_out(7),
      I3 => ctrl_reg_synch(16),
      I4 => p_12_out(7),
      O => \m_axis_tdata[135]\
    );
\m_axis_tdata[136]_INST_0_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30BB3088"
    )
        port map (
      I0 => p_2_out(8),
      I1 => ctrl_reg_synch(17),
      I2 => p_7_out(8),
      I3 => ctrl_reg_synch(16),
      I4 => p_12_out(8),
      O => \m_axis_tdata[136]\
    );
\m_axis_tdata[137]_INST_0_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30BB3088"
    )
        port map (
      I0 => p_2_out(9),
      I1 => ctrl_reg_synch(17),
      I2 => p_7_out(9),
      I3 => ctrl_reg_synch(16),
      I4 => p_12_out(9),
      O => \m_axis_tdata[137]\
    );
\m_axis_tdata[138]_INST_0_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30BB3088"
    )
        port map (
      I0 => p_2_out(10),
      I1 => ctrl_reg_synch(17),
      I2 => p_7_out(10),
      I3 => ctrl_reg_synch(16),
      I4 => p_12_out(10),
      O => \m_axis_tdata[138]\
    );
\m_axis_tdata[139]_INST_0_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30BB3088"
    )
        port map (
      I0 => p_2_out(11),
      I1 => ctrl_reg_synch(17),
      I2 => p_7_out(11),
      I3 => ctrl_reg_synch(16),
      I4 => p_12_out(11),
      O => \m_axis_tdata[139]\
    );
\m_axis_tdata[13]_INST_0_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30BB3088"
    )
        port map (
      I0 => p_2_out(13),
      I1 => ctrl_reg_synch(1),
      I2 => p_7_out(13),
      I3 => ctrl_reg_synch(0),
      I4 => p_12_out(13),
      O => \m_axis_tdata[13]\
    );
\m_axis_tdata[140]_INST_0_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30BB3088"
    )
        port map (
      I0 => p_2_out(12),
      I1 => ctrl_reg_synch(17),
      I2 => p_7_out(12),
      I3 => ctrl_reg_synch(16),
      I4 => p_12_out(12),
      O => \m_axis_tdata[140]\
    );
\m_axis_tdata[141]_INST_0_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30BB3088"
    )
        port map (
      I0 => p_2_out(13),
      I1 => ctrl_reg_synch(17),
      I2 => p_7_out(13),
      I3 => ctrl_reg_synch(16),
      I4 => p_12_out(13),
      O => \m_axis_tdata[141]\
    );
\m_axis_tdata[142]_INST_0_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30BB3088"
    )
        port map (
      I0 => p_2_out(14),
      I1 => ctrl_reg_synch(17),
      I2 => p_7_out(14),
      I3 => ctrl_reg_synch(16),
      I4 => p_12_out(14),
      O => \m_axis_tdata[142]\
    );
\m_axis_tdata[143]_INST_0_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30BB3088"
    )
        port map (
      I0 => p_2_out(15),
      I1 => ctrl_reg_synch(17),
      I2 => p_7_out(15),
      I3 => ctrl_reg_synch(16),
      I4 => p_12_out(15),
      O => \m_axis_tdata[143]\
    );
\m_axis_tdata[144]_INST_0_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30BB3088"
    )
        port map (
      I0 => p_2_out(16),
      I1 => ctrl_reg_synch(17),
      I2 => p_7_out(16),
      I3 => ctrl_reg_synch(16),
      I4 => p_12_out(16),
      O => \m_axis_tdata[144]\
    );
\m_axis_tdata[145]_INST_0_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30BB3088"
    )
        port map (
      I0 => p_2_out(17),
      I1 => ctrl_reg_synch(17),
      I2 => p_7_out(17),
      I3 => ctrl_reg_synch(16),
      I4 => p_12_out(17),
      O => \m_axis_tdata[145]\
    );
\m_axis_tdata[146]_INST_0_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30BB3088"
    )
        port map (
      I0 => p_2_out(18),
      I1 => ctrl_reg_synch(17),
      I2 => p_7_out(18),
      I3 => ctrl_reg_synch(16),
      I4 => p_12_out(18),
      O => \m_axis_tdata[146]\
    );
\m_axis_tdata[147]_INST_0_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30BB3088"
    )
        port map (
      I0 => p_2_out(19),
      I1 => ctrl_reg_synch(17),
      I2 => p_7_out(19),
      I3 => ctrl_reg_synch(16),
      I4 => p_12_out(19),
      O => \m_axis_tdata[147]\
    );
\m_axis_tdata[148]_INST_0_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30BB3088"
    )
        port map (
      I0 => p_2_out(20),
      I1 => ctrl_reg_synch(17),
      I2 => p_7_out(20),
      I3 => ctrl_reg_synch(16),
      I4 => p_12_out(20),
      O => \m_axis_tdata[148]\
    );
\m_axis_tdata[149]_INST_0_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30BB3088"
    )
        port map (
      I0 => p_2_out(21),
      I1 => ctrl_reg_synch(17),
      I2 => p_7_out(21),
      I3 => ctrl_reg_synch(16),
      I4 => p_12_out(21),
      O => \m_axis_tdata[149]\
    );
\m_axis_tdata[14]_INST_0_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30BB3088"
    )
        port map (
      I0 => p_2_out(14),
      I1 => ctrl_reg_synch(1),
      I2 => p_7_out(14),
      I3 => ctrl_reg_synch(0),
      I4 => p_12_out(14),
      O => \m_axis_tdata[14]\
    );
\m_axis_tdata[150]_INST_0_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30BB3088"
    )
        port map (
      I0 => p_2_out(22),
      I1 => ctrl_reg_synch(17),
      I2 => p_7_out(22),
      I3 => ctrl_reg_synch(16),
      I4 => p_12_out(22),
      O => \m_axis_tdata[150]\
    );
\m_axis_tdata[151]_INST_0_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30BB3088"
    )
        port map (
      I0 => p_2_out(23),
      I1 => ctrl_reg_synch(17),
      I2 => p_7_out(23),
      I3 => ctrl_reg_synch(16),
      I4 => p_12_out(23),
      O => \m_axis_tdata[151]\
    );
\m_axis_tdata[152]_INST_0_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30BB3088"
    )
        port map (
      I0 => p_2_out(24),
      I1 => ctrl_reg_synch(17),
      I2 => p_7_out(24),
      I3 => ctrl_reg_synch(16),
      I4 => p_12_out(24),
      O => \m_axis_tdata[152]\
    );
\m_axis_tdata[153]_INST_0_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30BB3088"
    )
        port map (
      I0 => p_2_out(25),
      I1 => ctrl_reg_synch(17),
      I2 => p_7_out(25),
      I3 => ctrl_reg_synch(16),
      I4 => p_12_out(25),
      O => \m_axis_tdata[153]\
    );
\m_axis_tdata[154]_INST_0_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30BB3088"
    )
        port map (
      I0 => p_2_out(26),
      I1 => ctrl_reg_synch(17),
      I2 => p_7_out(26),
      I3 => ctrl_reg_synch(16),
      I4 => p_12_out(26),
      O => \m_axis_tdata[154]\
    );
\m_axis_tdata[155]_INST_0_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30BB3088"
    )
        port map (
      I0 => p_2_out(27),
      I1 => ctrl_reg_synch(17),
      I2 => p_7_out(27),
      I3 => ctrl_reg_synch(16),
      I4 => p_12_out(27),
      O => \m_axis_tdata[155]\
    );
\m_axis_tdata[156]_INST_0_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30BB3088"
    )
        port map (
      I0 => p_2_out(28),
      I1 => ctrl_reg_synch(17),
      I2 => p_7_out(28),
      I3 => ctrl_reg_synch(16),
      I4 => p_12_out(28),
      O => \m_axis_tdata[156]\
    );
\m_axis_tdata[157]_INST_0_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30BB3088"
    )
        port map (
      I0 => p_2_out(29),
      I1 => ctrl_reg_synch(17),
      I2 => p_7_out(29),
      I3 => ctrl_reg_synch(16),
      I4 => p_12_out(29),
      O => \m_axis_tdata[157]\
    );
\m_axis_tdata[158]_INST_0_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30BB3088"
    )
        port map (
      I0 => p_2_out(30),
      I1 => ctrl_reg_synch(17),
      I2 => p_7_out(30),
      I3 => ctrl_reg_synch(16),
      I4 => p_12_out(30),
      O => \m_axis_tdata[158]\
    );
\m_axis_tdata[159]_INST_0_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30BB3088"
    )
        port map (
      I0 => p_2_out(31),
      I1 => ctrl_reg_synch(17),
      I2 => p_7_out(31),
      I3 => ctrl_reg_synch(16),
      I4 => p_12_out(31),
      O => \m_axis_tdata[159]\
    );
\m_axis_tdata[15]_INST_0_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30BB3088"
    )
        port map (
      I0 => p_2_out(15),
      I1 => ctrl_reg_synch(1),
      I2 => p_7_out(15),
      I3 => ctrl_reg_synch(0),
      I4 => p_12_out(15),
      O => \m_axis_tdata[15]\
    );
\m_axis_tdata[160]_INST_0_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30BB3088"
    )
        port map (
      I0 => p_2_out(0),
      I1 => ctrl_reg_synch(21),
      I2 => p_7_out(0),
      I3 => ctrl_reg_synch(20),
      I4 => p_12_out(0),
      O => \m_axis_tdata[160]\
    );
\m_axis_tdata[161]_INST_0_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30BB3088"
    )
        port map (
      I0 => p_2_out(1),
      I1 => ctrl_reg_synch(21),
      I2 => p_7_out(1),
      I3 => ctrl_reg_synch(20),
      I4 => p_12_out(1),
      O => \m_axis_tdata[161]\
    );
\m_axis_tdata[162]_INST_0_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30BB3088"
    )
        port map (
      I0 => p_2_out(2),
      I1 => ctrl_reg_synch(21),
      I2 => p_7_out(2),
      I3 => ctrl_reg_synch(20),
      I4 => p_12_out(2),
      O => \m_axis_tdata[162]\
    );
\m_axis_tdata[163]_INST_0_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30BB3088"
    )
        port map (
      I0 => p_2_out(3),
      I1 => ctrl_reg_synch(21),
      I2 => p_7_out(3),
      I3 => ctrl_reg_synch(20),
      I4 => p_12_out(3),
      O => \m_axis_tdata[163]\
    );
\m_axis_tdata[164]_INST_0_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30BB3088"
    )
        port map (
      I0 => p_2_out(4),
      I1 => ctrl_reg_synch(21),
      I2 => p_7_out(4),
      I3 => ctrl_reg_synch(20),
      I4 => p_12_out(4),
      O => \m_axis_tdata[164]\
    );
\m_axis_tdata[165]_INST_0_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30BB3088"
    )
        port map (
      I0 => p_2_out(5),
      I1 => ctrl_reg_synch(21),
      I2 => p_7_out(5),
      I3 => ctrl_reg_synch(20),
      I4 => p_12_out(5),
      O => \m_axis_tdata[165]\
    );
\m_axis_tdata[166]_INST_0_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30BB3088"
    )
        port map (
      I0 => p_2_out(6),
      I1 => ctrl_reg_synch(21),
      I2 => p_7_out(6),
      I3 => ctrl_reg_synch(20),
      I4 => p_12_out(6),
      O => \m_axis_tdata[166]\
    );
\m_axis_tdata[167]_INST_0_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30BB3088"
    )
        port map (
      I0 => p_2_out(7),
      I1 => ctrl_reg_synch(21),
      I2 => p_7_out(7),
      I3 => ctrl_reg_synch(20),
      I4 => p_12_out(7),
      O => \m_axis_tdata[167]\
    );
\m_axis_tdata[168]_INST_0_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30BB3088"
    )
        port map (
      I0 => p_2_out(8),
      I1 => ctrl_reg_synch(21),
      I2 => p_7_out(8),
      I3 => ctrl_reg_synch(20),
      I4 => p_12_out(8),
      O => \m_axis_tdata[168]\
    );
\m_axis_tdata[169]_INST_0_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30BB3088"
    )
        port map (
      I0 => p_2_out(9),
      I1 => ctrl_reg_synch(21),
      I2 => p_7_out(9),
      I3 => ctrl_reg_synch(20),
      I4 => p_12_out(9),
      O => \m_axis_tdata[169]\
    );
\m_axis_tdata[16]_INST_0_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30BB3088"
    )
        port map (
      I0 => p_2_out(16),
      I1 => ctrl_reg_synch(1),
      I2 => p_7_out(16),
      I3 => ctrl_reg_synch(0),
      I4 => p_12_out(16),
      O => \m_axis_tdata[16]\
    );
\m_axis_tdata[170]_INST_0_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30BB3088"
    )
        port map (
      I0 => p_2_out(10),
      I1 => ctrl_reg_synch(21),
      I2 => p_7_out(10),
      I3 => ctrl_reg_synch(20),
      I4 => p_12_out(10),
      O => \m_axis_tdata[170]\
    );
\m_axis_tdata[171]_INST_0_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30BB3088"
    )
        port map (
      I0 => p_2_out(11),
      I1 => ctrl_reg_synch(21),
      I2 => p_7_out(11),
      I3 => ctrl_reg_synch(20),
      I4 => p_12_out(11),
      O => \m_axis_tdata[171]\
    );
\m_axis_tdata[172]_INST_0_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30BB3088"
    )
        port map (
      I0 => p_2_out(12),
      I1 => ctrl_reg_synch(21),
      I2 => p_7_out(12),
      I3 => ctrl_reg_synch(20),
      I4 => p_12_out(12),
      O => \m_axis_tdata[172]\
    );
\m_axis_tdata[173]_INST_0_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30BB3088"
    )
        port map (
      I0 => p_2_out(13),
      I1 => ctrl_reg_synch(21),
      I2 => p_7_out(13),
      I3 => ctrl_reg_synch(20),
      I4 => p_12_out(13),
      O => \m_axis_tdata[173]\
    );
\m_axis_tdata[174]_INST_0_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30BB3088"
    )
        port map (
      I0 => p_2_out(14),
      I1 => ctrl_reg_synch(21),
      I2 => p_7_out(14),
      I3 => ctrl_reg_synch(20),
      I4 => p_12_out(14),
      O => \m_axis_tdata[174]\
    );
\m_axis_tdata[175]_INST_0_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30BB3088"
    )
        port map (
      I0 => p_2_out(15),
      I1 => ctrl_reg_synch(21),
      I2 => p_7_out(15),
      I3 => ctrl_reg_synch(20),
      I4 => p_12_out(15),
      O => \m_axis_tdata[175]\
    );
\m_axis_tdata[176]_INST_0_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30BB3088"
    )
        port map (
      I0 => p_2_out(16),
      I1 => ctrl_reg_synch(21),
      I2 => p_7_out(16),
      I3 => ctrl_reg_synch(20),
      I4 => p_12_out(16),
      O => \m_axis_tdata[176]\
    );
\m_axis_tdata[177]_INST_0_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30BB3088"
    )
        port map (
      I0 => p_2_out(17),
      I1 => ctrl_reg_synch(21),
      I2 => p_7_out(17),
      I3 => ctrl_reg_synch(20),
      I4 => p_12_out(17),
      O => \m_axis_tdata[177]\
    );
\m_axis_tdata[178]_INST_0_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30BB3088"
    )
        port map (
      I0 => p_2_out(18),
      I1 => ctrl_reg_synch(21),
      I2 => p_7_out(18),
      I3 => ctrl_reg_synch(20),
      I4 => p_12_out(18),
      O => \m_axis_tdata[178]\
    );
\m_axis_tdata[179]_INST_0_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30BB3088"
    )
        port map (
      I0 => p_2_out(19),
      I1 => ctrl_reg_synch(21),
      I2 => p_7_out(19),
      I3 => ctrl_reg_synch(20),
      I4 => p_12_out(19),
      O => \m_axis_tdata[179]\
    );
\m_axis_tdata[17]_INST_0_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30BB3088"
    )
        port map (
      I0 => p_2_out(17),
      I1 => ctrl_reg_synch(1),
      I2 => p_7_out(17),
      I3 => ctrl_reg_synch(0),
      I4 => p_12_out(17),
      O => \m_axis_tdata[17]\
    );
\m_axis_tdata[180]_INST_0_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30BB3088"
    )
        port map (
      I0 => p_2_out(20),
      I1 => ctrl_reg_synch(21),
      I2 => p_7_out(20),
      I3 => ctrl_reg_synch(20),
      I4 => p_12_out(20),
      O => \m_axis_tdata[180]\
    );
\m_axis_tdata[181]_INST_0_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30BB3088"
    )
        port map (
      I0 => p_2_out(21),
      I1 => ctrl_reg_synch(21),
      I2 => p_7_out(21),
      I3 => ctrl_reg_synch(20),
      I4 => p_12_out(21),
      O => \m_axis_tdata[181]\
    );
\m_axis_tdata[182]_INST_0_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30BB3088"
    )
        port map (
      I0 => p_2_out(22),
      I1 => ctrl_reg_synch(21),
      I2 => p_7_out(22),
      I3 => ctrl_reg_synch(20),
      I4 => p_12_out(22),
      O => \m_axis_tdata[182]\
    );
\m_axis_tdata[183]_INST_0_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30BB3088"
    )
        port map (
      I0 => p_2_out(23),
      I1 => ctrl_reg_synch(21),
      I2 => p_7_out(23),
      I3 => ctrl_reg_synch(20),
      I4 => p_12_out(23),
      O => \m_axis_tdata[183]\
    );
\m_axis_tdata[184]_INST_0_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30BB3088"
    )
        port map (
      I0 => p_2_out(24),
      I1 => ctrl_reg_synch(21),
      I2 => p_7_out(24),
      I3 => ctrl_reg_synch(20),
      I4 => p_12_out(24),
      O => \m_axis_tdata[184]\
    );
\m_axis_tdata[185]_INST_0_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30BB3088"
    )
        port map (
      I0 => p_2_out(25),
      I1 => ctrl_reg_synch(21),
      I2 => p_7_out(25),
      I3 => ctrl_reg_synch(20),
      I4 => p_12_out(25),
      O => \m_axis_tdata[185]\
    );
\m_axis_tdata[186]_INST_0_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30BB3088"
    )
        port map (
      I0 => p_2_out(26),
      I1 => ctrl_reg_synch(21),
      I2 => p_7_out(26),
      I3 => ctrl_reg_synch(20),
      I4 => p_12_out(26),
      O => \m_axis_tdata[186]\
    );
\m_axis_tdata[187]_INST_0_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30BB3088"
    )
        port map (
      I0 => p_2_out(27),
      I1 => ctrl_reg_synch(21),
      I2 => p_7_out(27),
      I3 => ctrl_reg_synch(20),
      I4 => p_12_out(27),
      O => \m_axis_tdata[187]\
    );
\m_axis_tdata[188]_INST_0_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30BB3088"
    )
        port map (
      I0 => p_2_out(28),
      I1 => ctrl_reg_synch(21),
      I2 => p_7_out(28),
      I3 => ctrl_reg_synch(20),
      I4 => p_12_out(28),
      O => \m_axis_tdata[188]\
    );
\m_axis_tdata[189]_INST_0_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30BB3088"
    )
        port map (
      I0 => p_2_out(29),
      I1 => ctrl_reg_synch(21),
      I2 => p_7_out(29),
      I3 => ctrl_reg_synch(20),
      I4 => p_12_out(29),
      O => \m_axis_tdata[189]\
    );
\m_axis_tdata[18]_INST_0_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30BB3088"
    )
        port map (
      I0 => p_2_out(18),
      I1 => ctrl_reg_synch(1),
      I2 => p_7_out(18),
      I3 => ctrl_reg_synch(0),
      I4 => p_12_out(18),
      O => \m_axis_tdata[18]\
    );
\m_axis_tdata[190]_INST_0_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30BB3088"
    )
        port map (
      I0 => p_2_out(30),
      I1 => ctrl_reg_synch(21),
      I2 => p_7_out(30),
      I3 => ctrl_reg_synch(20),
      I4 => p_12_out(30),
      O => \m_axis_tdata[190]\
    );
\m_axis_tdata[191]_INST_0_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30BB3088"
    )
        port map (
      I0 => p_2_out(31),
      I1 => ctrl_reg_synch(21),
      I2 => p_7_out(31),
      I3 => ctrl_reg_synch(20),
      I4 => p_12_out(31),
      O => \m_axis_tdata[191]\
    );
\m_axis_tdata[192]_INST_0_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30BB3088"
    )
        port map (
      I0 => p_2_out(0),
      I1 => ctrl_reg_synch(25),
      I2 => p_7_out(0),
      I3 => ctrl_reg_synch(24),
      I4 => p_12_out(0),
      O => \m_axis_tdata[192]\
    );
\m_axis_tdata[192]_INST_0_i_7\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => payload_b(0),
      I1 => payload_a(0),
      I2 => sel,
      O => p_2_out(0)
    );
\m_axis_tdata[193]_INST_0_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30BB3088"
    )
        port map (
      I0 => p_2_out(1),
      I1 => ctrl_reg_synch(25),
      I2 => p_7_out(1),
      I3 => ctrl_reg_synch(24),
      I4 => p_12_out(1),
      O => \m_axis_tdata[193]\
    );
\m_axis_tdata[193]_INST_0_i_7\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => payload_b(1),
      I1 => payload_a(1),
      I2 => sel,
      O => p_2_out(1)
    );
\m_axis_tdata[194]_INST_0_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30BB3088"
    )
        port map (
      I0 => p_2_out(2),
      I1 => ctrl_reg_synch(25),
      I2 => p_7_out(2),
      I3 => ctrl_reg_synch(24),
      I4 => p_12_out(2),
      O => \m_axis_tdata[194]\
    );
\m_axis_tdata[194]_INST_0_i_7\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => payload_b(2),
      I1 => payload_a(2),
      I2 => sel,
      O => p_2_out(2)
    );
\m_axis_tdata[195]_INST_0_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30BB3088"
    )
        port map (
      I0 => p_2_out(3),
      I1 => ctrl_reg_synch(25),
      I2 => p_7_out(3),
      I3 => ctrl_reg_synch(24),
      I4 => p_12_out(3),
      O => \m_axis_tdata[195]\
    );
\m_axis_tdata[195]_INST_0_i_7\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => payload_b(3),
      I1 => payload_a(3),
      I2 => sel,
      O => p_2_out(3)
    );
\m_axis_tdata[196]_INST_0_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30BB3088"
    )
        port map (
      I0 => p_2_out(4),
      I1 => ctrl_reg_synch(25),
      I2 => p_7_out(4),
      I3 => ctrl_reg_synch(24),
      I4 => p_12_out(4),
      O => \m_axis_tdata[196]\
    );
\m_axis_tdata[196]_INST_0_i_7\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => payload_b(4),
      I1 => payload_a(4),
      I2 => sel,
      O => p_2_out(4)
    );
\m_axis_tdata[197]_INST_0_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30BB3088"
    )
        port map (
      I0 => p_2_out(5),
      I1 => ctrl_reg_synch(25),
      I2 => p_7_out(5),
      I3 => ctrl_reg_synch(24),
      I4 => p_12_out(5),
      O => \m_axis_tdata[197]\
    );
\m_axis_tdata[197]_INST_0_i_7\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => payload_b(5),
      I1 => payload_a(5),
      I2 => sel,
      O => p_2_out(5)
    );
\m_axis_tdata[198]_INST_0_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30BB3088"
    )
        port map (
      I0 => p_2_out(6),
      I1 => ctrl_reg_synch(25),
      I2 => p_7_out(6),
      I3 => ctrl_reg_synch(24),
      I4 => p_12_out(6),
      O => \m_axis_tdata[198]\
    );
\m_axis_tdata[198]_INST_0_i_7\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => payload_b(6),
      I1 => payload_a(6),
      I2 => sel,
      O => p_2_out(6)
    );
\m_axis_tdata[199]_INST_0_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30BB3088"
    )
        port map (
      I0 => p_2_out(7),
      I1 => ctrl_reg_synch(25),
      I2 => p_7_out(7),
      I3 => ctrl_reg_synch(24),
      I4 => p_12_out(7),
      O => \m_axis_tdata[199]\
    );
\m_axis_tdata[199]_INST_0_i_7\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => payload_b(7),
      I1 => payload_a(7),
      I2 => sel,
      O => p_2_out(7)
    );
\m_axis_tdata[19]_INST_0_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30BB3088"
    )
        port map (
      I0 => p_2_out(19),
      I1 => ctrl_reg_synch(1),
      I2 => p_7_out(19),
      I3 => ctrl_reg_synch(0),
      I4 => p_12_out(19),
      O => \m_axis_tdata[19]\
    );
\m_axis_tdata[1]_INST_0_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30BB3088"
    )
        port map (
      I0 => p_2_out(1),
      I1 => ctrl_reg_synch(1),
      I2 => p_7_out(1),
      I3 => ctrl_reg_synch(0),
      I4 => p_12_out(1),
      O => \m_axis_tdata[1]\
    );
\m_axis_tdata[200]_INST_0_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30BB3088"
    )
        port map (
      I0 => p_2_out(8),
      I1 => ctrl_reg_synch(25),
      I2 => p_7_out(8),
      I3 => ctrl_reg_synch(24),
      I4 => p_12_out(8),
      O => \m_axis_tdata[200]\
    );
\m_axis_tdata[200]_INST_0_i_7\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => payload_b(8),
      I1 => payload_a(8),
      I2 => sel,
      O => p_2_out(8)
    );
\m_axis_tdata[201]_INST_0_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30BB3088"
    )
        port map (
      I0 => p_2_out(9),
      I1 => ctrl_reg_synch(25),
      I2 => p_7_out(9),
      I3 => ctrl_reg_synch(24),
      I4 => p_12_out(9),
      O => \m_axis_tdata[201]\
    );
\m_axis_tdata[201]_INST_0_i_7\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => payload_b(9),
      I1 => payload_a(9),
      I2 => sel,
      O => p_2_out(9)
    );
\m_axis_tdata[202]_INST_0_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30BB3088"
    )
        port map (
      I0 => p_2_out(10),
      I1 => ctrl_reg_synch(25),
      I2 => p_7_out(10),
      I3 => ctrl_reg_synch(24),
      I4 => p_12_out(10),
      O => \m_axis_tdata[202]\
    );
\m_axis_tdata[202]_INST_0_i_7\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => payload_b(10),
      I1 => payload_a(10),
      I2 => sel,
      O => p_2_out(10)
    );
\m_axis_tdata[203]_INST_0_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30BB3088"
    )
        port map (
      I0 => p_2_out(11),
      I1 => ctrl_reg_synch(25),
      I2 => p_7_out(11),
      I3 => ctrl_reg_synch(24),
      I4 => p_12_out(11),
      O => \m_axis_tdata[203]\
    );
\m_axis_tdata[203]_INST_0_i_7\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => payload_b(11),
      I1 => payload_a(11),
      I2 => sel,
      O => p_2_out(11)
    );
\m_axis_tdata[204]_INST_0_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30BB3088"
    )
        port map (
      I0 => p_2_out(12),
      I1 => ctrl_reg_synch(25),
      I2 => p_7_out(12),
      I3 => ctrl_reg_synch(24),
      I4 => p_12_out(12),
      O => \m_axis_tdata[204]\
    );
\m_axis_tdata[204]_INST_0_i_7\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => payload_b(12),
      I1 => payload_a(12),
      I2 => sel,
      O => p_2_out(12)
    );
\m_axis_tdata[205]_INST_0_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30BB3088"
    )
        port map (
      I0 => p_2_out(13),
      I1 => ctrl_reg_synch(25),
      I2 => p_7_out(13),
      I3 => ctrl_reg_synch(24),
      I4 => p_12_out(13),
      O => \m_axis_tdata[205]\
    );
\m_axis_tdata[205]_INST_0_i_7\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => payload_b(13),
      I1 => payload_a(13),
      I2 => sel,
      O => p_2_out(13)
    );
\m_axis_tdata[206]_INST_0_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30BB3088"
    )
        port map (
      I0 => p_2_out(14),
      I1 => ctrl_reg_synch(25),
      I2 => p_7_out(14),
      I3 => ctrl_reg_synch(24),
      I4 => p_12_out(14),
      O => \m_axis_tdata[206]\
    );
\m_axis_tdata[206]_INST_0_i_7\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => payload_b(14),
      I1 => payload_a(14),
      I2 => sel,
      O => p_2_out(14)
    );
\m_axis_tdata[207]_INST_0_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30BB3088"
    )
        port map (
      I0 => p_2_out(15),
      I1 => ctrl_reg_synch(25),
      I2 => p_7_out(15),
      I3 => ctrl_reg_synch(24),
      I4 => p_12_out(15),
      O => \m_axis_tdata[207]\
    );
\m_axis_tdata[207]_INST_0_i_7\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => payload_b(15),
      I1 => payload_a(15),
      I2 => sel,
      O => p_2_out(15)
    );
\m_axis_tdata[208]_INST_0_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30BB3088"
    )
        port map (
      I0 => p_2_out(16),
      I1 => ctrl_reg_synch(25),
      I2 => p_7_out(16),
      I3 => ctrl_reg_synch(24),
      I4 => p_12_out(16),
      O => \m_axis_tdata[208]\
    );
\m_axis_tdata[208]_INST_0_i_7\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => payload_b(16),
      I1 => payload_a(16),
      I2 => sel,
      O => p_2_out(16)
    );
\m_axis_tdata[209]_INST_0_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30BB3088"
    )
        port map (
      I0 => p_2_out(17),
      I1 => ctrl_reg_synch(25),
      I2 => p_7_out(17),
      I3 => ctrl_reg_synch(24),
      I4 => p_12_out(17),
      O => \m_axis_tdata[209]\
    );
\m_axis_tdata[209]_INST_0_i_7\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => payload_b(17),
      I1 => payload_a(17),
      I2 => sel,
      O => p_2_out(17)
    );
\m_axis_tdata[20]_INST_0_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30BB3088"
    )
        port map (
      I0 => p_2_out(20),
      I1 => ctrl_reg_synch(1),
      I2 => p_7_out(20),
      I3 => ctrl_reg_synch(0),
      I4 => p_12_out(20),
      O => \m_axis_tdata[20]\
    );
\m_axis_tdata[210]_INST_0_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30BB3088"
    )
        port map (
      I0 => p_2_out(18),
      I1 => ctrl_reg_synch(25),
      I2 => p_7_out(18),
      I3 => ctrl_reg_synch(24),
      I4 => p_12_out(18),
      O => \m_axis_tdata[210]\
    );
\m_axis_tdata[210]_INST_0_i_7\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => payload_b(18),
      I1 => payload_a(18),
      I2 => sel,
      O => p_2_out(18)
    );
\m_axis_tdata[211]_INST_0_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30BB3088"
    )
        port map (
      I0 => p_2_out(19),
      I1 => ctrl_reg_synch(25),
      I2 => p_7_out(19),
      I3 => ctrl_reg_synch(24),
      I4 => p_12_out(19),
      O => \m_axis_tdata[211]\
    );
\m_axis_tdata[211]_INST_0_i_7\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => payload_b(19),
      I1 => payload_a(19),
      I2 => sel,
      O => p_2_out(19)
    );
\m_axis_tdata[212]_INST_0_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30BB3088"
    )
        port map (
      I0 => p_2_out(20),
      I1 => ctrl_reg_synch(25),
      I2 => p_7_out(20),
      I3 => ctrl_reg_synch(24),
      I4 => p_12_out(20),
      O => \m_axis_tdata[212]\
    );
\m_axis_tdata[212]_INST_0_i_7\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => payload_b(20),
      I1 => payload_a(20),
      I2 => sel,
      O => p_2_out(20)
    );
\m_axis_tdata[213]_INST_0_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30BB3088"
    )
        port map (
      I0 => p_2_out(21),
      I1 => ctrl_reg_synch(25),
      I2 => p_7_out(21),
      I3 => ctrl_reg_synch(24),
      I4 => p_12_out(21),
      O => \m_axis_tdata[213]\
    );
\m_axis_tdata[213]_INST_0_i_7\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => payload_b(21),
      I1 => payload_a(21),
      I2 => sel,
      O => p_2_out(21)
    );
\m_axis_tdata[214]_INST_0_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30BB3088"
    )
        port map (
      I0 => p_2_out(22),
      I1 => ctrl_reg_synch(25),
      I2 => p_7_out(22),
      I3 => ctrl_reg_synch(24),
      I4 => p_12_out(22),
      O => \m_axis_tdata[214]\
    );
\m_axis_tdata[214]_INST_0_i_7\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => payload_b(22),
      I1 => payload_a(22),
      I2 => sel,
      O => p_2_out(22)
    );
\m_axis_tdata[215]_INST_0_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30BB3088"
    )
        port map (
      I0 => p_2_out(23),
      I1 => ctrl_reg_synch(25),
      I2 => p_7_out(23),
      I3 => ctrl_reg_synch(24),
      I4 => p_12_out(23),
      O => \m_axis_tdata[215]\
    );
\m_axis_tdata[215]_INST_0_i_7\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => payload_b(23),
      I1 => payload_a(23),
      I2 => sel,
      O => p_2_out(23)
    );
\m_axis_tdata[216]_INST_0_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30BB3088"
    )
        port map (
      I0 => p_2_out(24),
      I1 => ctrl_reg_synch(25),
      I2 => p_7_out(24),
      I3 => ctrl_reg_synch(24),
      I4 => p_12_out(24),
      O => \m_axis_tdata[216]\
    );
\m_axis_tdata[216]_INST_0_i_7\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => payload_b(24),
      I1 => payload_a(24),
      I2 => sel,
      O => p_2_out(24)
    );
\m_axis_tdata[217]_INST_0_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30BB3088"
    )
        port map (
      I0 => p_2_out(25),
      I1 => ctrl_reg_synch(25),
      I2 => p_7_out(25),
      I3 => ctrl_reg_synch(24),
      I4 => p_12_out(25),
      O => \m_axis_tdata[217]\
    );
\m_axis_tdata[217]_INST_0_i_7\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => payload_b(25),
      I1 => payload_a(25),
      I2 => sel,
      O => p_2_out(25)
    );
\m_axis_tdata[218]_INST_0_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30BB3088"
    )
        port map (
      I0 => p_2_out(26),
      I1 => ctrl_reg_synch(25),
      I2 => p_7_out(26),
      I3 => ctrl_reg_synch(24),
      I4 => p_12_out(26),
      O => \m_axis_tdata[218]\
    );
\m_axis_tdata[218]_INST_0_i_7\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => payload_b(26),
      I1 => payload_a(26),
      I2 => sel,
      O => p_2_out(26)
    );
\m_axis_tdata[219]_INST_0_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30BB3088"
    )
        port map (
      I0 => p_2_out(27),
      I1 => ctrl_reg_synch(25),
      I2 => p_7_out(27),
      I3 => ctrl_reg_synch(24),
      I4 => p_12_out(27),
      O => \m_axis_tdata[219]\
    );
\m_axis_tdata[219]_INST_0_i_7\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => payload_b(27),
      I1 => payload_a(27),
      I2 => sel,
      O => p_2_out(27)
    );
\m_axis_tdata[21]_INST_0_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30BB3088"
    )
        port map (
      I0 => p_2_out(21),
      I1 => ctrl_reg_synch(1),
      I2 => p_7_out(21),
      I3 => ctrl_reg_synch(0),
      I4 => p_12_out(21),
      O => \m_axis_tdata[21]\
    );
\m_axis_tdata[220]_INST_0_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30BB3088"
    )
        port map (
      I0 => p_2_out(28),
      I1 => ctrl_reg_synch(25),
      I2 => p_7_out(28),
      I3 => ctrl_reg_synch(24),
      I4 => p_12_out(28),
      O => \m_axis_tdata[220]\
    );
\m_axis_tdata[220]_INST_0_i_7\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => payload_b(28),
      I1 => payload_a(28),
      I2 => sel,
      O => p_2_out(28)
    );
\m_axis_tdata[221]_INST_0_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30BB3088"
    )
        port map (
      I0 => p_2_out(29),
      I1 => ctrl_reg_synch(25),
      I2 => p_7_out(29),
      I3 => ctrl_reg_synch(24),
      I4 => p_12_out(29),
      O => \m_axis_tdata[221]\
    );
\m_axis_tdata[221]_INST_0_i_7\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => payload_b(29),
      I1 => payload_a(29),
      I2 => sel,
      O => p_2_out(29)
    );
\m_axis_tdata[222]_INST_0_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30BB3088"
    )
        port map (
      I0 => p_2_out(30),
      I1 => ctrl_reg_synch(25),
      I2 => p_7_out(30),
      I3 => ctrl_reg_synch(24),
      I4 => p_12_out(30),
      O => \m_axis_tdata[222]\
    );
\m_axis_tdata[222]_INST_0_i_7\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => payload_b(30),
      I1 => payload_a(30),
      I2 => sel,
      O => p_2_out(30)
    );
\m_axis_tdata[223]_INST_0_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30BB3088"
    )
        port map (
      I0 => p_2_out(31),
      I1 => ctrl_reg_synch(25),
      I2 => p_7_out(31),
      I3 => ctrl_reg_synch(24),
      I4 => p_12_out(31),
      O => \m_axis_tdata[223]\
    );
\m_axis_tdata[223]_INST_0_i_7\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => payload_b(31),
      I1 => payload_a(31),
      I2 => sel,
      O => p_2_out(31)
    );
\m_axis_tdata[22]_INST_0_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30BB3088"
    )
        port map (
      I0 => p_2_out(22),
      I1 => ctrl_reg_synch(1),
      I2 => p_7_out(22),
      I3 => ctrl_reg_synch(0),
      I4 => p_12_out(22),
      O => \m_axis_tdata[22]\
    );
\m_axis_tdata[23]_INST_0_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30BB3088"
    )
        port map (
      I0 => p_2_out(23),
      I1 => ctrl_reg_synch(1),
      I2 => p_7_out(23),
      I3 => ctrl_reg_synch(0),
      I4 => p_12_out(23),
      O => \m_axis_tdata[23]\
    );
\m_axis_tdata[24]_INST_0_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30BB3088"
    )
        port map (
      I0 => p_2_out(24),
      I1 => ctrl_reg_synch(1),
      I2 => p_7_out(24),
      I3 => ctrl_reg_synch(0),
      I4 => p_12_out(24),
      O => \m_axis_tdata[24]\
    );
\m_axis_tdata[25]_INST_0_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30BB3088"
    )
        port map (
      I0 => p_2_out(25),
      I1 => ctrl_reg_synch(1),
      I2 => p_7_out(25),
      I3 => ctrl_reg_synch(0),
      I4 => p_12_out(25),
      O => \m_axis_tdata[25]\
    );
\m_axis_tdata[26]_INST_0_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30BB3088"
    )
        port map (
      I0 => p_2_out(26),
      I1 => ctrl_reg_synch(1),
      I2 => p_7_out(26),
      I3 => ctrl_reg_synch(0),
      I4 => p_12_out(26),
      O => \m_axis_tdata[26]\
    );
\m_axis_tdata[27]_INST_0_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30BB3088"
    )
        port map (
      I0 => p_2_out(27),
      I1 => ctrl_reg_synch(1),
      I2 => p_7_out(27),
      I3 => ctrl_reg_synch(0),
      I4 => p_12_out(27),
      O => \m_axis_tdata[27]\
    );
\m_axis_tdata[28]_INST_0_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30BB3088"
    )
        port map (
      I0 => p_2_out(28),
      I1 => ctrl_reg_synch(1),
      I2 => p_7_out(28),
      I3 => ctrl_reg_synch(0),
      I4 => p_12_out(28),
      O => \m_axis_tdata[28]\
    );
\m_axis_tdata[29]_INST_0_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30BB3088"
    )
        port map (
      I0 => p_2_out(29),
      I1 => ctrl_reg_synch(1),
      I2 => p_7_out(29),
      I3 => ctrl_reg_synch(0),
      I4 => p_12_out(29),
      O => \m_axis_tdata[29]\
    );
\m_axis_tdata[2]_INST_0_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30BB3088"
    )
        port map (
      I0 => p_2_out(2),
      I1 => ctrl_reg_synch(1),
      I2 => p_7_out(2),
      I3 => ctrl_reg_synch(0),
      I4 => p_12_out(2),
      O => \m_axis_tdata[2]\
    );
\m_axis_tdata[30]_INST_0_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30BB3088"
    )
        port map (
      I0 => p_2_out(30),
      I1 => ctrl_reg_synch(1),
      I2 => p_7_out(30),
      I3 => ctrl_reg_synch(0),
      I4 => p_12_out(30),
      O => \m_axis_tdata[30]\
    );
\m_axis_tdata[31]_INST_0_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30BB3088"
    )
        port map (
      I0 => p_2_out(31),
      I1 => ctrl_reg_synch(1),
      I2 => p_7_out(31),
      I3 => ctrl_reg_synch(0),
      I4 => p_12_out(31),
      O => \m_axis_tdata[31]\
    );
\m_axis_tdata[32]_INST_0_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30BB3088"
    )
        port map (
      I0 => p_2_out(0),
      I1 => ctrl_reg_synch(5),
      I2 => p_7_out(0),
      I3 => ctrl_reg_synch(4),
      I4 => p_12_out(0),
      O => \m_axis_tdata[32]\
    );
\m_axis_tdata[33]_INST_0_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30BB3088"
    )
        port map (
      I0 => p_2_out(1),
      I1 => ctrl_reg_synch(5),
      I2 => p_7_out(1),
      I3 => ctrl_reg_synch(4),
      I4 => p_12_out(1),
      O => \m_axis_tdata[33]\
    );
\m_axis_tdata[34]_INST_0_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30BB3088"
    )
        port map (
      I0 => p_2_out(2),
      I1 => ctrl_reg_synch(5),
      I2 => p_7_out(2),
      I3 => ctrl_reg_synch(4),
      I4 => p_12_out(2),
      O => \m_axis_tdata[34]\
    );
\m_axis_tdata[35]_INST_0_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30BB3088"
    )
        port map (
      I0 => p_2_out(3),
      I1 => ctrl_reg_synch(5),
      I2 => p_7_out(3),
      I3 => ctrl_reg_synch(4),
      I4 => p_12_out(3),
      O => \m_axis_tdata[35]\
    );
\m_axis_tdata[36]_INST_0_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30BB3088"
    )
        port map (
      I0 => p_2_out(4),
      I1 => ctrl_reg_synch(5),
      I2 => p_7_out(4),
      I3 => ctrl_reg_synch(4),
      I4 => p_12_out(4),
      O => \m_axis_tdata[36]\
    );
\m_axis_tdata[37]_INST_0_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30BB3088"
    )
        port map (
      I0 => p_2_out(5),
      I1 => ctrl_reg_synch(5),
      I2 => p_7_out(5),
      I3 => ctrl_reg_synch(4),
      I4 => p_12_out(5),
      O => \m_axis_tdata[37]\
    );
\m_axis_tdata[38]_INST_0_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30BB3088"
    )
        port map (
      I0 => p_2_out(6),
      I1 => ctrl_reg_synch(5),
      I2 => p_7_out(6),
      I3 => ctrl_reg_synch(4),
      I4 => p_12_out(6),
      O => \m_axis_tdata[38]\
    );
\m_axis_tdata[39]_INST_0_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30BB3088"
    )
        port map (
      I0 => p_2_out(7),
      I1 => ctrl_reg_synch(5),
      I2 => p_7_out(7),
      I3 => ctrl_reg_synch(4),
      I4 => p_12_out(7),
      O => \m_axis_tdata[39]\
    );
\m_axis_tdata[3]_INST_0_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30BB3088"
    )
        port map (
      I0 => p_2_out(3),
      I1 => ctrl_reg_synch(1),
      I2 => p_7_out(3),
      I3 => ctrl_reg_synch(0),
      I4 => p_12_out(3),
      O => \m_axis_tdata[3]\
    );
\m_axis_tdata[40]_INST_0_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30BB3088"
    )
        port map (
      I0 => p_2_out(8),
      I1 => ctrl_reg_synch(5),
      I2 => p_7_out(8),
      I3 => ctrl_reg_synch(4),
      I4 => p_12_out(8),
      O => \m_axis_tdata[40]\
    );
\m_axis_tdata[41]_INST_0_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30BB3088"
    )
        port map (
      I0 => p_2_out(9),
      I1 => ctrl_reg_synch(5),
      I2 => p_7_out(9),
      I3 => ctrl_reg_synch(4),
      I4 => p_12_out(9),
      O => \m_axis_tdata[41]\
    );
\m_axis_tdata[42]_INST_0_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30BB3088"
    )
        port map (
      I0 => p_2_out(10),
      I1 => ctrl_reg_synch(5),
      I2 => p_7_out(10),
      I3 => ctrl_reg_synch(4),
      I4 => p_12_out(10),
      O => \m_axis_tdata[42]\
    );
\m_axis_tdata[43]_INST_0_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30BB3088"
    )
        port map (
      I0 => p_2_out(11),
      I1 => ctrl_reg_synch(5),
      I2 => p_7_out(11),
      I3 => ctrl_reg_synch(4),
      I4 => p_12_out(11),
      O => \m_axis_tdata[43]\
    );
\m_axis_tdata[44]_INST_0_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30BB3088"
    )
        port map (
      I0 => p_2_out(12),
      I1 => ctrl_reg_synch(5),
      I2 => p_7_out(12),
      I3 => ctrl_reg_synch(4),
      I4 => p_12_out(12),
      O => \m_axis_tdata[44]\
    );
\m_axis_tdata[45]_INST_0_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30BB3088"
    )
        port map (
      I0 => p_2_out(13),
      I1 => ctrl_reg_synch(5),
      I2 => p_7_out(13),
      I3 => ctrl_reg_synch(4),
      I4 => p_12_out(13),
      O => \m_axis_tdata[45]\
    );
\m_axis_tdata[46]_INST_0_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30BB3088"
    )
        port map (
      I0 => p_2_out(14),
      I1 => ctrl_reg_synch(5),
      I2 => p_7_out(14),
      I3 => ctrl_reg_synch(4),
      I4 => p_12_out(14),
      O => \m_axis_tdata[46]\
    );
\m_axis_tdata[47]_INST_0_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30BB3088"
    )
        port map (
      I0 => p_2_out(15),
      I1 => ctrl_reg_synch(5),
      I2 => p_7_out(15),
      I3 => ctrl_reg_synch(4),
      I4 => p_12_out(15),
      O => \m_axis_tdata[47]\
    );
\m_axis_tdata[48]_INST_0_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30BB3088"
    )
        port map (
      I0 => p_2_out(16),
      I1 => ctrl_reg_synch(5),
      I2 => p_7_out(16),
      I3 => ctrl_reg_synch(4),
      I4 => p_12_out(16),
      O => \m_axis_tdata[48]\
    );
\m_axis_tdata[49]_INST_0_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30BB3088"
    )
        port map (
      I0 => p_2_out(17),
      I1 => ctrl_reg_synch(5),
      I2 => p_7_out(17),
      I3 => ctrl_reg_synch(4),
      I4 => p_12_out(17),
      O => \m_axis_tdata[49]\
    );
\m_axis_tdata[4]_INST_0_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30BB3088"
    )
        port map (
      I0 => p_2_out(4),
      I1 => ctrl_reg_synch(1),
      I2 => p_7_out(4),
      I3 => ctrl_reg_synch(0),
      I4 => p_12_out(4),
      O => \m_axis_tdata[4]\
    );
\m_axis_tdata[50]_INST_0_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30BB3088"
    )
        port map (
      I0 => p_2_out(18),
      I1 => ctrl_reg_synch(5),
      I2 => p_7_out(18),
      I3 => ctrl_reg_synch(4),
      I4 => p_12_out(18),
      O => \m_axis_tdata[50]\
    );
\m_axis_tdata[51]_INST_0_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30BB3088"
    )
        port map (
      I0 => p_2_out(19),
      I1 => ctrl_reg_synch(5),
      I2 => p_7_out(19),
      I3 => ctrl_reg_synch(4),
      I4 => p_12_out(19),
      O => \m_axis_tdata[51]\
    );
\m_axis_tdata[52]_INST_0_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30BB3088"
    )
        port map (
      I0 => p_2_out(20),
      I1 => ctrl_reg_synch(5),
      I2 => p_7_out(20),
      I3 => ctrl_reg_synch(4),
      I4 => p_12_out(20),
      O => \m_axis_tdata[52]\
    );
\m_axis_tdata[53]_INST_0_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30BB3088"
    )
        port map (
      I0 => p_2_out(21),
      I1 => ctrl_reg_synch(5),
      I2 => p_7_out(21),
      I3 => ctrl_reg_synch(4),
      I4 => p_12_out(21),
      O => \m_axis_tdata[53]\
    );
\m_axis_tdata[54]_INST_0_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30BB3088"
    )
        port map (
      I0 => p_2_out(22),
      I1 => ctrl_reg_synch(5),
      I2 => p_7_out(22),
      I3 => ctrl_reg_synch(4),
      I4 => p_12_out(22),
      O => \m_axis_tdata[54]\
    );
\m_axis_tdata[55]_INST_0_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30BB3088"
    )
        port map (
      I0 => p_2_out(23),
      I1 => ctrl_reg_synch(5),
      I2 => p_7_out(23),
      I3 => ctrl_reg_synch(4),
      I4 => p_12_out(23),
      O => \m_axis_tdata[55]\
    );
\m_axis_tdata[56]_INST_0_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30BB3088"
    )
        port map (
      I0 => p_2_out(24),
      I1 => ctrl_reg_synch(5),
      I2 => p_7_out(24),
      I3 => ctrl_reg_synch(4),
      I4 => p_12_out(24),
      O => \m_axis_tdata[56]\
    );
\m_axis_tdata[57]_INST_0_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30BB3088"
    )
        port map (
      I0 => p_2_out(25),
      I1 => ctrl_reg_synch(5),
      I2 => p_7_out(25),
      I3 => ctrl_reg_synch(4),
      I4 => p_12_out(25),
      O => \m_axis_tdata[57]\
    );
\m_axis_tdata[58]_INST_0_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30BB3088"
    )
        port map (
      I0 => p_2_out(26),
      I1 => ctrl_reg_synch(5),
      I2 => p_7_out(26),
      I3 => ctrl_reg_synch(4),
      I4 => p_12_out(26),
      O => \m_axis_tdata[58]\
    );
\m_axis_tdata[59]_INST_0_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30BB3088"
    )
        port map (
      I0 => p_2_out(27),
      I1 => ctrl_reg_synch(5),
      I2 => p_7_out(27),
      I3 => ctrl_reg_synch(4),
      I4 => p_12_out(27),
      O => \m_axis_tdata[59]\
    );
\m_axis_tdata[5]_INST_0_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30BB3088"
    )
        port map (
      I0 => p_2_out(5),
      I1 => ctrl_reg_synch(1),
      I2 => p_7_out(5),
      I3 => ctrl_reg_synch(0),
      I4 => p_12_out(5),
      O => \m_axis_tdata[5]\
    );
\m_axis_tdata[60]_INST_0_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30BB3088"
    )
        port map (
      I0 => p_2_out(28),
      I1 => ctrl_reg_synch(5),
      I2 => p_7_out(28),
      I3 => ctrl_reg_synch(4),
      I4 => p_12_out(28),
      O => \m_axis_tdata[60]\
    );
\m_axis_tdata[61]_INST_0_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30BB3088"
    )
        port map (
      I0 => p_2_out(29),
      I1 => ctrl_reg_synch(5),
      I2 => p_7_out(29),
      I3 => ctrl_reg_synch(4),
      I4 => p_12_out(29),
      O => \m_axis_tdata[61]\
    );
\m_axis_tdata[62]_INST_0_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30BB3088"
    )
        port map (
      I0 => p_2_out(30),
      I1 => ctrl_reg_synch(5),
      I2 => p_7_out(30),
      I3 => ctrl_reg_synch(4),
      I4 => p_12_out(30),
      O => \m_axis_tdata[62]\
    );
\m_axis_tdata[63]_INST_0_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30BB3088"
    )
        port map (
      I0 => p_2_out(31),
      I1 => ctrl_reg_synch(5),
      I2 => p_7_out(31),
      I3 => ctrl_reg_synch(4),
      I4 => p_12_out(31),
      O => \m_axis_tdata[63]\
    );
\m_axis_tdata[64]_INST_0_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30BB3088"
    )
        port map (
      I0 => p_2_out(0),
      I1 => ctrl_reg_synch(9),
      I2 => p_7_out(0),
      I3 => ctrl_reg_synch(8),
      I4 => p_12_out(0),
      O => \m_axis_tdata[64]\
    );
\m_axis_tdata[65]_INST_0_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30BB3088"
    )
        port map (
      I0 => p_2_out(1),
      I1 => ctrl_reg_synch(9),
      I2 => p_7_out(1),
      I3 => ctrl_reg_synch(8),
      I4 => p_12_out(1),
      O => \m_axis_tdata[65]\
    );
\m_axis_tdata[66]_INST_0_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30BB3088"
    )
        port map (
      I0 => p_2_out(2),
      I1 => ctrl_reg_synch(9),
      I2 => p_7_out(2),
      I3 => ctrl_reg_synch(8),
      I4 => p_12_out(2),
      O => \m_axis_tdata[66]\
    );
\m_axis_tdata[67]_INST_0_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30BB3088"
    )
        port map (
      I0 => p_2_out(3),
      I1 => ctrl_reg_synch(9),
      I2 => p_7_out(3),
      I3 => ctrl_reg_synch(8),
      I4 => p_12_out(3),
      O => \m_axis_tdata[67]\
    );
\m_axis_tdata[68]_INST_0_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30BB3088"
    )
        port map (
      I0 => p_2_out(4),
      I1 => ctrl_reg_synch(9),
      I2 => p_7_out(4),
      I3 => ctrl_reg_synch(8),
      I4 => p_12_out(4),
      O => \m_axis_tdata[68]\
    );
\m_axis_tdata[69]_INST_0_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30BB3088"
    )
        port map (
      I0 => p_2_out(5),
      I1 => ctrl_reg_synch(9),
      I2 => p_7_out(5),
      I3 => ctrl_reg_synch(8),
      I4 => p_12_out(5),
      O => \m_axis_tdata[69]\
    );
\m_axis_tdata[6]_INST_0_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30BB3088"
    )
        port map (
      I0 => p_2_out(6),
      I1 => ctrl_reg_synch(1),
      I2 => p_7_out(6),
      I3 => ctrl_reg_synch(0),
      I4 => p_12_out(6),
      O => \m_axis_tdata[6]\
    );
\m_axis_tdata[70]_INST_0_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30BB3088"
    )
        port map (
      I0 => p_2_out(6),
      I1 => ctrl_reg_synch(9),
      I2 => p_7_out(6),
      I3 => ctrl_reg_synch(8),
      I4 => p_12_out(6),
      O => \m_axis_tdata[70]\
    );
\m_axis_tdata[71]_INST_0_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30BB3088"
    )
        port map (
      I0 => p_2_out(7),
      I1 => ctrl_reg_synch(9),
      I2 => p_7_out(7),
      I3 => ctrl_reg_synch(8),
      I4 => p_12_out(7),
      O => \m_axis_tdata[71]\
    );
\m_axis_tdata[72]_INST_0_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30BB3088"
    )
        port map (
      I0 => p_2_out(8),
      I1 => ctrl_reg_synch(9),
      I2 => p_7_out(8),
      I3 => ctrl_reg_synch(8),
      I4 => p_12_out(8),
      O => \m_axis_tdata[72]\
    );
\m_axis_tdata[73]_INST_0_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30BB3088"
    )
        port map (
      I0 => p_2_out(9),
      I1 => ctrl_reg_synch(9),
      I2 => p_7_out(9),
      I3 => ctrl_reg_synch(8),
      I4 => p_12_out(9),
      O => \m_axis_tdata[73]\
    );
\m_axis_tdata[74]_INST_0_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30BB3088"
    )
        port map (
      I0 => p_2_out(10),
      I1 => ctrl_reg_synch(9),
      I2 => p_7_out(10),
      I3 => ctrl_reg_synch(8),
      I4 => p_12_out(10),
      O => \m_axis_tdata[74]\
    );
\m_axis_tdata[75]_INST_0_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30BB3088"
    )
        port map (
      I0 => p_2_out(11),
      I1 => ctrl_reg_synch(9),
      I2 => p_7_out(11),
      I3 => ctrl_reg_synch(8),
      I4 => p_12_out(11),
      O => \m_axis_tdata[75]\
    );
\m_axis_tdata[76]_INST_0_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30BB3088"
    )
        port map (
      I0 => p_2_out(12),
      I1 => ctrl_reg_synch(9),
      I2 => p_7_out(12),
      I3 => ctrl_reg_synch(8),
      I4 => p_12_out(12),
      O => \m_axis_tdata[76]\
    );
\m_axis_tdata[77]_INST_0_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30BB3088"
    )
        port map (
      I0 => p_2_out(13),
      I1 => ctrl_reg_synch(9),
      I2 => p_7_out(13),
      I3 => ctrl_reg_synch(8),
      I4 => p_12_out(13),
      O => \m_axis_tdata[77]\
    );
\m_axis_tdata[78]_INST_0_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30BB3088"
    )
        port map (
      I0 => p_2_out(14),
      I1 => ctrl_reg_synch(9),
      I2 => p_7_out(14),
      I3 => ctrl_reg_synch(8),
      I4 => p_12_out(14),
      O => \m_axis_tdata[78]\
    );
\m_axis_tdata[79]_INST_0_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30BB3088"
    )
        port map (
      I0 => p_2_out(15),
      I1 => ctrl_reg_synch(9),
      I2 => p_7_out(15),
      I3 => ctrl_reg_synch(8),
      I4 => p_12_out(15),
      O => \m_axis_tdata[79]\
    );
\m_axis_tdata[7]_INST_0_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30BB3088"
    )
        port map (
      I0 => p_2_out(7),
      I1 => ctrl_reg_synch(1),
      I2 => p_7_out(7),
      I3 => ctrl_reg_synch(0),
      I4 => p_12_out(7),
      O => \m_axis_tdata[7]\
    );
\m_axis_tdata[80]_INST_0_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30BB3088"
    )
        port map (
      I0 => p_2_out(16),
      I1 => ctrl_reg_synch(9),
      I2 => p_7_out(16),
      I3 => ctrl_reg_synch(8),
      I4 => p_12_out(16),
      O => \m_axis_tdata[80]\
    );
\m_axis_tdata[81]_INST_0_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30BB3088"
    )
        port map (
      I0 => p_2_out(17),
      I1 => ctrl_reg_synch(9),
      I2 => p_7_out(17),
      I3 => ctrl_reg_synch(8),
      I4 => p_12_out(17),
      O => \m_axis_tdata[81]\
    );
\m_axis_tdata[82]_INST_0_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30BB3088"
    )
        port map (
      I0 => p_2_out(18),
      I1 => ctrl_reg_synch(9),
      I2 => p_7_out(18),
      I3 => ctrl_reg_synch(8),
      I4 => p_12_out(18),
      O => \m_axis_tdata[82]\
    );
\m_axis_tdata[83]_INST_0_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30BB3088"
    )
        port map (
      I0 => p_2_out(19),
      I1 => ctrl_reg_synch(9),
      I2 => p_7_out(19),
      I3 => ctrl_reg_synch(8),
      I4 => p_12_out(19),
      O => \m_axis_tdata[83]\
    );
\m_axis_tdata[84]_INST_0_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30BB3088"
    )
        port map (
      I0 => p_2_out(20),
      I1 => ctrl_reg_synch(9),
      I2 => p_7_out(20),
      I3 => ctrl_reg_synch(8),
      I4 => p_12_out(20),
      O => \m_axis_tdata[84]\
    );
\m_axis_tdata[85]_INST_0_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30BB3088"
    )
        port map (
      I0 => p_2_out(21),
      I1 => ctrl_reg_synch(9),
      I2 => p_7_out(21),
      I3 => ctrl_reg_synch(8),
      I4 => p_12_out(21),
      O => \m_axis_tdata[85]\
    );
\m_axis_tdata[86]_INST_0_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30BB3088"
    )
        port map (
      I0 => p_2_out(22),
      I1 => ctrl_reg_synch(9),
      I2 => p_7_out(22),
      I3 => ctrl_reg_synch(8),
      I4 => p_12_out(22),
      O => \m_axis_tdata[86]\
    );
\m_axis_tdata[87]_INST_0_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30BB3088"
    )
        port map (
      I0 => p_2_out(23),
      I1 => ctrl_reg_synch(9),
      I2 => p_7_out(23),
      I3 => ctrl_reg_synch(8),
      I4 => p_12_out(23),
      O => \m_axis_tdata[87]\
    );
\m_axis_tdata[88]_INST_0_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30BB3088"
    )
        port map (
      I0 => p_2_out(24),
      I1 => ctrl_reg_synch(9),
      I2 => p_7_out(24),
      I3 => ctrl_reg_synch(8),
      I4 => p_12_out(24),
      O => \m_axis_tdata[88]\
    );
\m_axis_tdata[89]_INST_0_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30BB3088"
    )
        port map (
      I0 => p_2_out(25),
      I1 => ctrl_reg_synch(9),
      I2 => p_7_out(25),
      I3 => ctrl_reg_synch(8),
      I4 => p_12_out(25),
      O => \m_axis_tdata[89]\
    );
\m_axis_tdata[8]_INST_0_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30BB3088"
    )
        port map (
      I0 => p_2_out(8),
      I1 => ctrl_reg_synch(1),
      I2 => p_7_out(8),
      I3 => ctrl_reg_synch(0),
      I4 => p_12_out(8),
      O => \m_axis_tdata[8]\
    );
\m_axis_tdata[90]_INST_0_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30BB3088"
    )
        port map (
      I0 => p_2_out(26),
      I1 => ctrl_reg_synch(9),
      I2 => p_7_out(26),
      I3 => ctrl_reg_synch(8),
      I4 => p_12_out(26),
      O => \m_axis_tdata[90]\
    );
\m_axis_tdata[91]_INST_0_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30BB3088"
    )
        port map (
      I0 => p_2_out(27),
      I1 => ctrl_reg_synch(9),
      I2 => p_7_out(27),
      I3 => ctrl_reg_synch(8),
      I4 => p_12_out(27),
      O => \m_axis_tdata[91]\
    );
\m_axis_tdata[92]_INST_0_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30BB3088"
    )
        port map (
      I0 => p_2_out(28),
      I1 => ctrl_reg_synch(9),
      I2 => p_7_out(28),
      I3 => ctrl_reg_synch(8),
      I4 => p_12_out(28),
      O => \m_axis_tdata[92]\
    );
\m_axis_tdata[93]_INST_0_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30BB3088"
    )
        port map (
      I0 => p_2_out(29),
      I1 => ctrl_reg_synch(9),
      I2 => p_7_out(29),
      I3 => ctrl_reg_synch(8),
      I4 => p_12_out(29),
      O => \m_axis_tdata[93]\
    );
\m_axis_tdata[94]_INST_0_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30BB3088"
    )
        port map (
      I0 => p_2_out(30),
      I1 => ctrl_reg_synch(9),
      I2 => p_7_out(30),
      I3 => ctrl_reg_synch(8),
      I4 => p_12_out(30),
      O => \m_axis_tdata[94]\
    );
\m_axis_tdata[95]_INST_0_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30BB3088"
    )
        port map (
      I0 => p_2_out(31),
      I1 => ctrl_reg_synch(9),
      I2 => p_7_out(31),
      I3 => ctrl_reg_synch(8),
      I4 => p_12_out(31),
      O => \m_axis_tdata[95]\
    );
\m_axis_tdata[96]_INST_0_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30BB3088"
    )
        port map (
      I0 => p_2_out(0),
      I1 => ctrl_reg_synch(13),
      I2 => p_7_out(0),
      I3 => ctrl_reg_synch(12),
      I4 => p_12_out(0),
      O => \m_axis_tdata[96]\
    );
\m_axis_tdata[97]_INST_0_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30BB3088"
    )
        port map (
      I0 => p_2_out(1),
      I1 => ctrl_reg_synch(13),
      I2 => p_7_out(1),
      I3 => ctrl_reg_synch(12),
      I4 => p_12_out(1),
      O => \m_axis_tdata[97]\
    );
\m_axis_tdata[98]_INST_0_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30BB3088"
    )
        port map (
      I0 => p_2_out(2),
      I1 => ctrl_reg_synch(13),
      I2 => p_7_out(2),
      I3 => ctrl_reg_synch(12),
      I4 => p_12_out(2),
      O => \m_axis_tdata[98]\
    );
\m_axis_tdata[99]_INST_0_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30BB3088"
    )
        port map (
      I0 => p_2_out(3),
      I1 => ctrl_reg_synch(13),
      I2 => p_7_out(3),
      I3 => ctrl_reg_synch(12),
      I4 => p_12_out(3),
      O => \m_axis_tdata[99]\
    );
\m_axis_tdata[9]_INST_0_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30BB3088"
    )
        port map (
      I0 => p_2_out(9),
      I1 => ctrl_reg_synch(1),
      I2 => p_7_out(9),
      I3 => ctrl_reg_synch(0),
      I4 => p_12_out(9),
      O => \m_axis_tdata[9]\
    );
\m_axis_tkeep[0]_INST_0_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30BB3088"
    )
        port map (
      I0 => p_2_out(32),
      I1 => ctrl_reg_synch(1),
      I2 => p_7_out(32),
      I3 => ctrl_reg_synch(0),
      I4 => p_12_out(32),
      O => \m_axis_tkeep[0]\
    );
\m_axis_tkeep[10]_INST_0_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30BB3088"
    )
        port map (
      I0 => p_2_out(34),
      I1 => ctrl_reg_synch(9),
      I2 => p_7_out(34),
      I3 => ctrl_reg_synch(8),
      I4 => p_12_out(34),
      O => \m_axis_tkeep[10]\
    );
\m_axis_tkeep[11]_INST_0_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30BB3088"
    )
        port map (
      I0 => p_2_out(35),
      I1 => ctrl_reg_synch(9),
      I2 => p_7_out(35),
      I3 => ctrl_reg_synch(8),
      I4 => p_12_out(35),
      O => \m_axis_tkeep[11]\
    );
\m_axis_tkeep[12]_INST_0_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30BB3088"
    )
        port map (
      I0 => p_2_out(32),
      I1 => ctrl_reg_synch(13),
      I2 => p_7_out(32),
      I3 => ctrl_reg_synch(12),
      I4 => p_12_out(32),
      O => \m_axis_tkeep[12]\
    );
\m_axis_tkeep[13]_INST_0_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30BB3088"
    )
        port map (
      I0 => p_2_out(33),
      I1 => ctrl_reg_synch(13),
      I2 => p_7_out(33),
      I3 => ctrl_reg_synch(12),
      I4 => p_12_out(33),
      O => \m_axis_tkeep[13]\
    );
\m_axis_tkeep[14]_INST_0_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30BB3088"
    )
        port map (
      I0 => p_2_out(34),
      I1 => ctrl_reg_synch(13),
      I2 => p_7_out(34),
      I3 => ctrl_reg_synch(12),
      I4 => p_12_out(34),
      O => \m_axis_tkeep[14]\
    );
\m_axis_tkeep[15]_INST_0_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30BB3088"
    )
        port map (
      I0 => p_2_out(35),
      I1 => ctrl_reg_synch(13),
      I2 => p_7_out(35),
      I3 => ctrl_reg_synch(12),
      I4 => p_12_out(35),
      O => \m_axis_tkeep[15]\
    );
\m_axis_tkeep[16]_INST_0_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30BB3088"
    )
        port map (
      I0 => p_2_out(32),
      I1 => ctrl_reg_synch(17),
      I2 => p_7_out(32),
      I3 => ctrl_reg_synch(16),
      I4 => p_12_out(32),
      O => \m_axis_tkeep[16]\
    );
\m_axis_tkeep[17]_INST_0_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30BB3088"
    )
        port map (
      I0 => p_2_out(33),
      I1 => ctrl_reg_synch(17),
      I2 => p_7_out(33),
      I3 => ctrl_reg_synch(16),
      I4 => p_12_out(33),
      O => \m_axis_tkeep[17]\
    );
\m_axis_tkeep[18]_INST_0_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30BB3088"
    )
        port map (
      I0 => p_2_out(34),
      I1 => ctrl_reg_synch(17),
      I2 => p_7_out(34),
      I3 => ctrl_reg_synch(16),
      I4 => p_12_out(34),
      O => \m_axis_tkeep[18]\
    );
\m_axis_tkeep[19]_INST_0_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30BB3088"
    )
        port map (
      I0 => p_2_out(35),
      I1 => ctrl_reg_synch(17),
      I2 => p_7_out(35),
      I3 => ctrl_reg_synch(16),
      I4 => p_12_out(35),
      O => \m_axis_tkeep[19]\
    );
\m_axis_tkeep[1]_INST_0_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30BB3088"
    )
        port map (
      I0 => p_2_out(33),
      I1 => ctrl_reg_synch(1),
      I2 => p_7_out(33),
      I3 => ctrl_reg_synch(0),
      I4 => p_12_out(33),
      O => \m_axis_tkeep[1]\
    );
\m_axis_tkeep[20]_INST_0_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30BB3088"
    )
        port map (
      I0 => p_2_out(32),
      I1 => ctrl_reg_synch(21),
      I2 => p_7_out(32),
      I3 => ctrl_reg_synch(20),
      I4 => p_12_out(32),
      O => \m_axis_tkeep[20]\
    );
\m_axis_tkeep[21]_INST_0_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30BB3088"
    )
        port map (
      I0 => p_2_out(33),
      I1 => ctrl_reg_synch(21),
      I2 => p_7_out(33),
      I3 => ctrl_reg_synch(20),
      I4 => p_12_out(33),
      O => \m_axis_tkeep[21]\
    );
\m_axis_tkeep[22]_INST_0_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30BB3088"
    )
        port map (
      I0 => p_2_out(34),
      I1 => ctrl_reg_synch(21),
      I2 => p_7_out(34),
      I3 => ctrl_reg_synch(20),
      I4 => p_12_out(34),
      O => \m_axis_tkeep[22]\
    );
\m_axis_tkeep[23]_INST_0_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30BB3088"
    )
        port map (
      I0 => p_2_out(35),
      I1 => ctrl_reg_synch(21),
      I2 => p_7_out(35),
      I3 => ctrl_reg_synch(20),
      I4 => p_12_out(35),
      O => \m_axis_tkeep[23]\
    );
\m_axis_tkeep[24]_INST_0_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30BB3088"
    )
        port map (
      I0 => p_2_out(32),
      I1 => ctrl_reg_synch(25),
      I2 => p_7_out(32),
      I3 => ctrl_reg_synch(24),
      I4 => p_12_out(32),
      O => \m_axis_tkeep[24]\
    );
\m_axis_tkeep[24]_INST_0_i_7\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => payload_b(32),
      I1 => payload_a(32),
      I2 => sel,
      O => p_2_out(32)
    );
\m_axis_tkeep[25]_INST_0_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30BB3088"
    )
        port map (
      I0 => p_2_out(33),
      I1 => ctrl_reg_synch(25),
      I2 => p_7_out(33),
      I3 => ctrl_reg_synch(24),
      I4 => p_12_out(33),
      O => \m_axis_tkeep[25]\
    );
\m_axis_tkeep[25]_INST_0_i_7\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => payload_b(33),
      I1 => payload_a(33),
      I2 => sel,
      O => p_2_out(33)
    );
\m_axis_tkeep[26]_INST_0_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30BB3088"
    )
        port map (
      I0 => p_2_out(34),
      I1 => ctrl_reg_synch(25),
      I2 => p_7_out(34),
      I3 => ctrl_reg_synch(24),
      I4 => p_12_out(34),
      O => \m_axis_tkeep[26]\
    );
\m_axis_tkeep[26]_INST_0_i_7\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => payload_b(34),
      I1 => payload_a(34),
      I2 => sel,
      O => p_2_out(34)
    );
\m_axis_tkeep[27]_INST_0_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30BB3088"
    )
        port map (
      I0 => p_2_out(35),
      I1 => ctrl_reg_synch(25),
      I2 => p_7_out(35),
      I3 => ctrl_reg_synch(24),
      I4 => p_12_out(35),
      O => \m_axis_tkeep[27]\
    );
\m_axis_tkeep[27]_INST_0_i_7\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => payload_b(35),
      I1 => payload_a(35),
      I2 => sel,
      O => p_2_out(35)
    );
\m_axis_tkeep[2]_INST_0_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30BB3088"
    )
        port map (
      I0 => p_2_out(34),
      I1 => ctrl_reg_synch(1),
      I2 => p_7_out(34),
      I3 => ctrl_reg_synch(0),
      I4 => p_12_out(34),
      O => \m_axis_tkeep[2]\
    );
\m_axis_tkeep[3]_INST_0_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30BB3088"
    )
        port map (
      I0 => p_2_out(35),
      I1 => ctrl_reg_synch(1),
      I2 => p_7_out(35),
      I3 => ctrl_reg_synch(0),
      I4 => p_12_out(35),
      O => \m_axis_tkeep[3]\
    );
\m_axis_tkeep[4]_INST_0_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30BB3088"
    )
        port map (
      I0 => p_2_out(32),
      I1 => ctrl_reg_synch(5),
      I2 => p_7_out(32),
      I3 => ctrl_reg_synch(4),
      I4 => p_12_out(32),
      O => \m_axis_tkeep[4]\
    );
\m_axis_tkeep[5]_INST_0_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30BB3088"
    )
        port map (
      I0 => p_2_out(33),
      I1 => ctrl_reg_synch(5),
      I2 => p_7_out(33),
      I3 => ctrl_reg_synch(4),
      I4 => p_12_out(33),
      O => \m_axis_tkeep[5]\
    );
\m_axis_tkeep[6]_INST_0_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30BB3088"
    )
        port map (
      I0 => p_2_out(34),
      I1 => ctrl_reg_synch(5),
      I2 => p_7_out(34),
      I3 => ctrl_reg_synch(4),
      I4 => p_12_out(34),
      O => \m_axis_tkeep[6]\
    );
\m_axis_tkeep[7]_INST_0_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30BB3088"
    )
        port map (
      I0 => p_2_out(35),
      I1 => ctrl_reg_synch(5),
      I2 => p_7_out(35),
      I3 => ctrl_reg_synch(4),
      I4 => p_12_out(35),
      O => \m_axis_tkeep[7]\
    );
\m_axis_tkeep[8]_INST_0_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30BB3088"
    )
        port map (
      I0 => p_2_out(32),
      I1 => ctrl_reg_synch(9),
      I2 => p_7_out(32),
      I3 => ctrl_reg_synch(8),
      I4 => p_12_out(32),
      O => \m_axis_tkeep[8]\
    );
\m_axis_tkeep[9]_INST_0_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30BB3088"
    )
        port map (
      I0 => p_2_out(33),
      I1 => ctrl_reg_synch(9),
      I2 => p_7_out(33),
      I3 => ctrl_reg_synch(8),
      I4 => p_12_out(33),
      O => \m_axis_tkeep[9]\
    );
\m_axis_tlast[0]_INST_0_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30BB3088"
    )
        port map (
      I0 => p_2_out(36),
      I1 => ctrl_reg_synch(1),
      I2 => p_7_out(36),
      I3 => ctrl_reg_synch(0),
      I4 => p_12_out(36),
      O => \m_axis_tlast[0]\
    );
\m_axis_tlast[1]_INST_0_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30BB3088"
    )
        port map (
      I0 => p_2_out(36),
      I1 => ctrl_reg_synch(5),
      I2 => p_7_out(36),
      I3 => ctrl_reg_synch(4),
      I4 => p_12_out(36),
      O => \m_axis_tlast[1]\
    );
\m_axis_tlast[2]_INST_0_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30BB3088"
    )
        port map (
      I0 => p_2_out(36),
      I1 => ctrl_reg_synch(9),
      I2 => p_7_out(36),
      I3 => ctrl_reg_synch(8),
      I4 => p_12_out(36),
      O => \m_axis_tlast[2]\
    );
\m_axis_tlast[3]_INST_0_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30BB3088"
    )
        port map (
      I0 => p_2_out(36),
      I1 => ctrl_reg_synch(13),
      I2 => p_7_out(36),
      I3 => ctrl_reg_synch(12),
      I4 => p_12_out(36),
      O => \m_axis_tlast[3]\
    );
\m_axis_tlast[4]_INST_0_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30BB3088"
    )
        port map (
      I0 => p_2_out(36),
      I1 => ctrl_reg_synch(17),
      I2 => p_7_out(36),
      I3 => ctrl_reg_synch(16),
      I4 => p_12_out(36),
      O => \m_axis_tlast[4]\
    );
\m_axis_tlast[5]_INST_0_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30BB3088"
    )
        port map (
      I0 => p_2_out(36),
      I1 => ctrl_reg_synch(21),
      I2 => p_7_out(36),
      I3 => ctrl_reg_synch(20),
      I4 => p_12_out(36),
      O => \m_axis_tlast[5]\
    );
\m_axis_tlast[6]_INST_0_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30BB3088"
    )
        port map (
      I0 => p_2_out(36),
      I1 => ctrl_reg_synch(25),
      I2 => p_7_out(36),
      I3 => ctrl_reg_synch(24),
      I4 => p_12_out(36),
      O => \m_axis_tlast[6]\
    );
\m_axis_tlast[6]_INST_0_i_7\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => payload_b(36),
      I1 => payload_a(36),
      I2 => sel,
      O => p_2_out(36)
    );
\m_axis_tvalid[0]_INST_0_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30BB3088"
    )
        port map (
      I0 => mux_tvalid(48),
      I1 => ctrl_reg_synch(1),
      I2 => \gen_AB_reg_slice.state_reg[0]_0\(1),
      I3 => ctrl_reg_synch(0),
      I4 => \gen_AB_reg_slice.state_reg[0]_0\(0),
      O => \m_axis_tvalid[0]\
    );
\m_axis_tvalid[1]_INST_0_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30BB3088"
    )
        port map (
      I0 => mux_tvalid(48),
      I1 => ctrl_reg_synch(5),
      I2 => \gen_AB_reg_slice.state_reg[0]_0\(1),
      I3 => ctrl_reg_synch(4),
      I4 => \gen_AB_reg_slice.state_reg[0]_0\(0),
      O => \m_axis_tvalid[1]\
    );
\m_axis_tvalid[2]_INST_0_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30BB3088"
    )
        port map (
      I0 => mux_tvalid(48),
      I1 => ctrl_reg_synch(9),
      I2 => \gen_AB_reg_slice.state_reg[0]_0\(1),
      I3 => ctrl_reg_synch(8),
      I4 => \gen_AB_reg_slice.state_reg[0]_0\(0),
      O => \m_axis_tvalid[2]\
    );
\m_axis_tvalid[3]_INST_0_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30BB3088"
    )
        port map (
      I0 => mux_tvalid(48),
      I1 => ctrl_reg_synch(13),
      I2 => \gen_AB_reg_slice.state_reg[0]_0\(1),
      I3 => ctrl_reg_synch(12),
      I4 => \gen_AB_reg_slice.state_reg[0]_0\(0),
      O => \m_axis_tvalid[3]\
    );
\m_axis_tvalid[4]_INST_0_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30BB3088"
    )
        port map (
      I0 => mux_tvalid(48),
      I1 => ctrl_reg_synch(17),
      I2 => \gen_AB_reg_slice.state_reg[0]_0\(1),
      I3 => ctrl_reg_synch(16),
      I4 => \gen_AB_reg_slice.state_reg[0]_0\(0),
      O => \m_axis_tvalid[4]\
    );
\m_axis_tvalid[5]_INST_0_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30BB3088"
    )
        port map (
      I0 => mux_tvalid(48),
      I1 => ctrl_reg_synch(21),
      I2 => \gen_AB_reg_slice.state_reg[0]_0\(1),
      I3 => ctrl_reg_synch(20),
      I4 => \gen_AB_reg_slice.state_reg[0]_0\(0),
      O => \m_axis_tvalid[5]\
    );
\m_axis_tvalid[6]_INST_0_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30BB3088"
    )
        port map (
      I0 => mux_tvalid(48),
      I1 => ctrl_reg_synch(25),
      I2 => \gen_AB_reg_slice.state_reg[0]_0\(1),
      I3 => ctrl_reg_synch(24),
      I4 => \gen_AB_reg_slice.state_reg[0]_0\(0),
      O => \m_axis_tvalid[6]\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \top_xbar_4_axis_register_slice_v1_1_8_axisc_register_slice_10\ is
  port (
    \s_axis_tready[1]\ : out STD_LOGIC;
    \gen_AB_reg_slice.payload_a_reg[36]_0\ : out STD_LOGIC;
    p_27_out : out STD_LOGIC_VECTOR ( 36 downto 0 );
    ctrl_reg_synch : in STD_LOGIC_VECTOR ( 33 downto 0 );
    m_axis_tready : in STD_LOGIC_VECTOR ( 5 downto 0 );
    aclken : in STD_LOGIC;
    areset_r : in STD_LOGIC;
    s_axis_tvalid : in STD_LOGIC_VECTOR ( 0 to 0 );
    aclk : in STD_LOGIC;
    S_AXIS_TPAYLOAD : in STD_LOGIC_VECTOR ( 36 downto 0 );
    \gen_static_router.gen_synch.ctrl_reg_synch_reg[30]\ : in STD_LOGIC;
    \gen_static_router.gen_synch.ctrl_reg_synch_reg[28]\ : in STD_LOGIC;
    \gen_static_router.gen_synch.ctrl_reg_synch_reg[21]\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \top_xbar_4_axis_register_slice_v1_1_8_axisc_register_slice_10\ : entity is "axis_register_slice_v1_1_8_axisc_register_slice";
end \top_xbar_4_axis_register_slice_v1_1_8_axisc_register_slice_10\;

architecture STRUCTURE of \top_xbar_4_axis_register_slice_v1_1_8_axisc_register_slice_10\ is
  signal dec_tready : STD_LOGIC_VECTOR ( 13 downto 7 );
  signal \gen_AB_reg_slice.payload_a[36]_i_1__0_n_0\ : STD_LOGIC;
  signal \^gen_ab_reg_slice.payload_a_reg[36]_0\ : STD_LOGIC;
  signal \gen_AB_reg_slice.sel_rd_i_1__0_n_0\ : STD_LOGIC;
  signal \gen_AB_reg_slice.sel_rd_i_2__0_n_0\ : STD_LOGIC;
  signal \gen_AB_reg_slice.sel_rd_i_3__0_n_0\ : STD_LOGIC;
  signal \gen_AB_reg_slice.sel_wr_i_1__0_n_0\ : STD_LOGIC;
  signal \gen_AB_reg_slice.state[0]_i_1__0_n_0\ : STD_LOGIC;
  signal \gen_AB_reg_slice.state[1]_i_1__0_n_0\ : STD_LOGIC;
  signal \gen_AB_reg_slice.state[1]_i_2__0_n_0\ : STD_LOGIC;
  signal \gen_AB_reg_slice.state[1]_i_3__0_n_0\ : STD_LOGIC;
  signal \gen_AB_reg_slice.state[1]_i_4__0_n_0\ : STD_LOGIC;
  signal payload_a : STD_LOGIC_VECTOR ( 36 downto 0 );
  signal payload_b : STD_LOGIC_VECTOR ( 36 downto 0 );
  signal payload_b_0 : STD_LOGIC;
  signal \^s_axis_tready[1]\ : STD_LOGIC;
  signal sel : STD_LOGIC;
  signal sel_wr : STD_LOGIC;
  attribute FSM_ENCODING : string;
  attribute FSM_ENCODING of \gen_AB_reg_slice.state_reg[0]\ : label is "none";
  attribute FSM_ENCODING of \gen_AB_reg_slice.state_reg[1]\ : label is "none";
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \m_axis_tdata[192]_INST_0_i_5\ : label is "soft_lutpair18";
  attribute SOFT_HLUTNM of \m_axis_tdata[193]_INST_0_i_5\ : label is "soft_lutpair18";
  attribute SOFT_HLUTNM of \m_axis_tdata[194]_INST_0_i_5\ : label is "soft_lutpair19";
  attribute SOFT_HLUTNM of \m_axis_tdata[195]_INST_0_i_5\ : label is "soft_lutpair19";
  attribute SOFT_HLUTNM of \m_axis_tdata[196]_INST_0_i_5\ : label is "soft_lutpair20";
  attribute SOFT_HLUTNM of \m_axis_tdata[197]_INST_0_i_5\ : label is "soft_lutpair20";
  attribute SOFT_HLUTNM of \m_axis_tdata[198]_INST_0_i_5\ : label is "soft_lutpair21";
  attribute SOFT_HLUTNM of \m_axis_tdata[199]_INST_0_i_5\ : label is "soft_lutpair21";
  attribute SOFT_HLUTNM of \m_axis_tdata[200]_INST_0_i_5\ : label is "soft_lutpair22";
  attribute SOFT_HLUTNM of \m_axis_tdata[201]_INST_0_i_5\ : label is "soft_lutpair22";
  attribute SOFT_HLUTNM of \m_axis_tdata[202]_INST_0_i_5\ : label is "soft_lutpair23";
  attribute SOFT_HLUTNM of \m_axis_tdata[203]_INST_0_i_5\ : label is "soft_lutpair23";
  attribute SOFT_HLUTNM of \m_axis_tdata[204]_INST_0_i_5\ : label is "soft_lutpair24";
  attribute SOFT_HLUTNM of \m_axis_tdata[205]_INST_0_i_5\ : label is "soft_lutpair24";
  attribute SOFT_HLUTNM of \m_axis_tdata[206]_INST_0_i_5\ : label is "soft_lutpair25";
  attribute SOFT_HLUTNM of \m_axis_tdata[207]_INST_0_i_5\ : label is "soft_lutpair25";
  attribute SOFT_HLUTNM of \m_axis_tdata[208]_INST_0_i_5\ : label is "soft_lutpair26";
  attribute SOFT_HLUTNM of \m_axis_tdata[209]_INST_0_i_5\ : label is "soft_lutpair26";
  attribute SOFT_HLUTNM of \m_axis_tdata[210]_INST_0_i_5\ : label is "soft_lutpair27";
  attribute SOFT_HLUTNM of \m_axis_tdata[211]_INST_0_i_5\ : label is "soft_lutpair27";
  attribute SOFT_HLUTNM of \m_axis_tdata[212]_INST_0_i_5\ : label is "soft_lutpair28";
  attribute SOFT_HLUTNM of \m_axis_tdata[213]_INST_0_i_5\ : label is "soft_lutpair28";
  attribute SOFT_HLUTNM of \m_axis_tdata[214]_INST_0_i_5\ : label is "soft_lutpair29";
  attribute SOFT_HLUTNM of \m_axis_tdata[215]_INST_0_i_5\ : label is "soft_lutpair29";
  attribute SOFT_HLUTNM of \m_axis_tdata[216]_INST_0_i_5\ : label is "soft_lutpair30";
  attribute SOFT_HLUTNM of \m_axis_tdata[217]_INST_0_i_5\ : label is "soft_lutpair30";
  attribute SOFT_HLUTNM of \m_axis_tdata[218]_INST_0_i_5\ : label is "soft_lutpair31";
  attribute SOFT_HLUTNM of \m_axis_tdata[219]_INST_0_i_5\ : label is "soft_lutpair31";
  attribute SOFT_HLUTNM of \m_axis_tdata[220]_INST_0_i_5\ : label is "soft_lutpair32";
  attribute SOFT_HLUTNM of \m_axis_tdata[221]_INST_0_i_5\ : label is "soft_lutpair32";
  attribute SOFT_HLUTNM of \m_axis_tdata[222]_INST_0_i_5\ : label is "soft_lutpair33";
  attribute SOFT_HLUTNM of \m_axis_tdata[223]_INST_0_i_5\ : label is "soft_lutpair33";
  attribute SOFT_HLUTNM of \m_axis_tkeep[24]_INST_0_i_5\ : label is "soft_lutpair34";
  attribute SOFT_HLUTNM of \m_axis_tkeep[25]_INST_0_i_5\ : label is "soft_lutpair34";
  attribute SOFT_HLUTNM of \m_axis_tkeep[26]_INST_0_i_5\ : label is "soft_lutpair35";
  attribute SOFT_HLUTNM of \m_axis_tkeep[27]_INST_0_i_5\ : label is "soft_lutpair35";
begin
  \gen_AB_reg_slice.payload_a_reg[36]_0\ <= \^gen_ab_reg_slice.payload_a_reg[36]_0\;
  \s_axis_tready[1]\ <= \^s_axis_tready[1]\;
\gen_AB_reg_slice.payload_a[36]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00B0"
    )
        port map (
      I0 => \^s_axis_tready[1]\,
      I1 => \^gen_ab_reg_slice.payload_a_reg[36]_0\,
      I2 => aclken,
      I3 => sel_wr,
      O => \gen_AB_reg_slice.payload_a[36]_i_1__0_n_0\
    );
\gen_AB_reg_slice.payload_a_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => \gen_AB_reg_slice.payload_a[36]_i_1__0_n_0\,
      D => S_AXIS_TPAYLOAD(0),
      Q => payload_a(0),
      R => '0'
    );
\gen_AB_reg_slice.payload_a_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => \gen_AB_reg_slice.payload_a[36]_i_1__0_n_0\,
      D => S_AXIS_TPAYLOAD(10),
      Q => payload_a(10),
      R => '0'
    );
\gen_AB_reg_slice.payload_a_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => \gen_AB_reg_slice.payload_a[36]_i_1__0_n_0\,
      D => S_AXIS_TPAYLOAD(11),
      Q => payload_a(11),
      R => '0'
    );
\gen_AB_reg_slice.payload_a_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => \gen_AB_reg_slice.payload_a[36]_i_1__0_n_0\,
      D => S_AXIS_TPAYLOAD(12),
      Q => payload_a(12),
      R => '0'
    );
\gen_AB_reg_slice.payload_a_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => \gen_AB_reg_slice.payload_a[36]_i_1__0_n_0\,
      D => S_AXIS_TPAYLOAD(13),
      Q => payload_a(13),
      R => '0'
    );
\gen_AB_reg_slice.payload_a_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => \gen_AB_reg_slice.payload_a[36]_i_1__0_n_0\,
      D => S_AXIS_TPAYLOAD(14),
      Q => payload_a(14),
      R => '0'
    );
\gen_AB_reg_slice.payload_a_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => \gen_AB_reg_slice.payload_a[36]_i_1__0_n_0\,
      D => S_AXIS_TPAYLOAD(15),
      Q => payload_a(15),
      R => '0'
    );
\gen_AB_reg_slice.payload_a_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => \gen_AB_reg_slice.payload_a[36]_i_1__0_n_0\,
      D => S_AXIS_TPAYLOAD(16),
      Q => payload_a(16),
      R => '0'
    );
\gen_AB_reg_slice.payload_a_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => \gen_AB_reg_slice.payload_a[36]_i_1__0_n_0\,
      D => S_AXIS_TPAYLOAD(17),
      Q => payload_a(17),
      R => '0'
    );
\gen_AB_reg_slice.payload_a_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => \gen_AB_reg_slice.payload_a[36]_i_1__0_n_0\,
      D => S_AXIS_TPAYLOAD(18),
      Q => payload_a(18),
      R => '0'
    );
\gen_AB_reg_slice.payload_a_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => \gen_AB_reg_slice.payload_a[36]_i_1__0_n_0\,
      D => S_AXIS_TPAYLOAD(19),
      Q => payload_a(19),
      R => '0'
    );
\gen_AB_reg_slice.payload_a_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => \gen_AB_reg_slice.payload_a[36]_i_1__0_n_0\,
      D => S_AXIS_TPAYLOAD(1),
      Q => payload_a(1),
      R => '0'
    );
\gen_AB_reg_slice.payload_a_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => \gen_AB_reg_slice.payload_a[36]_i_1__0_n_0\,
      D => S_AXIS_TPAYLOAD(20),
      Q => payload_a(20),
      R => '0'
    );
\gen_AB_reg_slice.payload_a_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => \gen_AB_reg_slice.payload_a[36]_i_1__0_n_0\,
      D => S_AXIS_TPAYLOAD(21),
      Q => payload_a(21),
      R => '0'
    );
\gen_AB_reg_slice.payload_a_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => \gen_AB_reg_slice.payload_a[36]_i_1__0_n_0\,
      D => S_AXIS_TPAYLOAD(22),
      Q => payload_a(22),
      R => '0'
    );
\gen_AB_reg_slice.payload_a_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => \gen_AB_reg_slice.payload_a[36]_i_1__0_n_0\,
      D => S_AXIS_TPAYLOAD(23),
      Q => payload_a(23),
      R => '0'
    );
\gen_AB_reg_slice.payload_a_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => \gen_AB_reg_slice.payload_a[36]_i_1__0_n_0\,
      D => S_AXIS_TPAYLOAD(24),
      Q => payload_a(24),
      R => '0'
    );
\gen_AB_reg_slice.payload_a_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => \gen_AB_reg_slice.payload_a[36]_i_1__0_n_0\,
      D => S_AXIS_TPAYLOAD(25),
      Q => payload_a(25),
      R => '0'
    );
\gen_AB_reg_slice.payload_a_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => \gen_AB_reg_slice.payload_a[36]_i_1__0_n_0\,
      D => S_AXIS_TPAYLOAD(26),
      Q => payload_a(26),
      R => '0'
    );
\gen_AB_reg_slice.payload_a_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => \gen_AB_reg_slice.payload_a[36]_i_1__0_n_0\,
      D => S_AXIS_TPAYLOAD(27),
      Q => payload_a(27),
      R => '0'
    );
\gen_AB_reg_slice.payload_a_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => \gen_AB_reg_slice.payload_a[36]_i_1__0_n_0\,
      D => S_AXIS_TPAYLOAD(28),
      Q => payload_a(28),
      R => '0'
    );
\gen_AB_reg_slice.payload_a_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => \gen_AB_reg_slice.payload_a[36]_i_1__0_n_0\,
      D => S_AXIS_TPAYLOAD(29),
      Q => payload_a(29),
      R => '0'
    );
\gen_AB_reg_slice.payload_a_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => \gen_AB_reg_slice.payload_a[36]_i_1__0_n_0\,
      D => S_AXIS_TPAYLOAD(2),
      Q => payload_a(2),
      R => '0'
    );
\gen_AB_reg_slice.payload_a_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => \gen_AB_reg_slice.payload_a[36]_i_1__0_n_0\,
      D => S_AXIS_TPAYLOAD(30),
      Q => payload_a(30),
      R => '0'
    );
\gen_AB_reg_slice.payload_a_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => \gen_AB_reg_slice.payload_a[36]_i_1__0_n_0\,
      D => S_AXIS_TPAYLOAD(31),
      Q => payload_a(31),
      R => '0'
    );
\gen_AB_reg_slice.payload_a_reg[32]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => \gen_AB_reg_slice.payload_a[36]_i_1__0_n_0\,
      D => S_AXIS_TPAYLOAD(32),
      Q => payload_a(32),
      R => '0'
    );
\gen_AB_reg_slice.payload_a_reg[33]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => \gen_AB_reg_slice.payload_a[36]_i_1__0_n_0\,
      D => S_AXIS_TPAYLOAD(33),
      Q => payload_a(33),
      R => '0'
    );
\gen_AB_reg_slice.payload_a_reg[34]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => \gen_AB_reg_slice.payload_a[36]_i_1__0_n_0\,
      D => S_AXIS_TPAYLOAD(34),
      Q => payload_a(34),
      R => '0'
    );
\gen_AB_reg_slice.payload_a_reg[35]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => \gen_AB_reg_slice.payload_a[36]_i_1__0_n_0\,
      D => S_AXIS_TPAYLOAD(35),
      Q => payload_a(35),
      R => '0'
    );
\gen_AB_reg_slice.payload_a_reg[36]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => \gen_AB_reg_slice.payload_a[36]_i_1__0_n_0\,
      D => S_AXIS_TPAYLOAD(36),
      Q => payload_a(36),
      R => '0'
    );
\gen_AB_reg_slice.payload_a_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => \gen_AB_reg_slice.payload_a[36]_i_1__0_n_0\,
      D => S_AXIS_TPAYLOAD(3),
      Q => payload_a(3),
      R => '0'
    );
\gen_AB_reg_slice.payload_a_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => \gen_AB_reg_slice.payload_a[36]_i_1__0_n_0\,
      D => S_AXIS_TPAYLOAD(4),
      Q => payload_a(4),
      R => '0'
    );
\gen_AB_reg_slice.payload_a_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => \gen_AB_reg_slice.payload_a[36]_i_1__0_n_0\,
      D => S_AXIS_TPAYLOAD(5),
      Q => payload_a(5),
      R => '0'
    );
\gen_AB_reg_slice.payload_a_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => \gen_AB_reg_slice.payload_a[36]_i_1__0_n_0\,
      D => S_AXIS_TPAYLOAD(6),
      Q => payload_a(6),
      R => '0'
    );
\gen_AB_reg_slice.payload_a_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => \gen_AB_reg_slice.payload_a[36]_i_1__0_n_0\,
      D => S_AXIS_TPAYLOAD(7),
      Q => payload_a(7),
      R => '0'
    );
\gen_AB_reg_slice.payload_a_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => \gen_AB_reg_slice.payload_a[36]_i_1__0_n_0\,
      D => S_AXIS_TPAYLOAD(8),
      Q => payload_a(8),
      R => '0'
    );
\gen_AB_reg_slice.payload_a_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => \gen_AB_reg_slice.payload_a[36]_i_1__0_n_0\,
      D => S_AXIS_TPAYLOAD(9),
      Q => payload_a(9),
      R => '0'
    );
\gen_AB_reg_slice.payload_b[36]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B000"
    )
        port map (
      I0 => \^s_axis_tready[1]\,
      I1 => \^gen_ab_reg_slice.payload_a_reg[36]_0\,
      I2 => aclken,
      I3 => sel_wr,
      O => payload_b_0
    );
\gen_AB_reg_slice.payload_b_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => payload_b_0,
      D => S_AXIS_TPAYLOAD(0),
      Q => payload_b(0),
      R => '0'
    );
\gen_AB_reg_slice.payload_b_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => payload_b_0,
      D => S_AXIS_TPAYLOAD(10),
      Q => payload_b(10),
      R => '0'
    );
\gen_AB_reg_slice.payload_b_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => payload_b_0,
      D => S_AXIS_TPAYLOAD(11),
      Q => payload_b(11),
      R => '0'
    );
\gen_AB_reg_slice.payload_b_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => payload_b_0,
      D => S_AXIS_TPAYLOAD(12),
      Q => payload_b(12),
      R => '0'
    );
\gen_AB_reg_slice.payload_b_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => payload_b_0,
      D => S_AXIS_TPAYLOAD(13),
      Q => payload_b(13),
      R => '0'
    );
\gen_AB_reg_slice.payload_b_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => payload_b_0,
      D => S_AXIS_TPAYLOAD(14),
      Q => payload_b(14),
      R => '0'
    );
\gen_AB_reg_slice.payload_b_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => payload_b_0,
      D => S_AXIS_TPAYLOAD(15),
      Q => payload_b(15),
      R => '0'
    );
\gen_AB_reg_slice.payload_b_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => payload_b_0,
      D => S_AXIS_TPAYLOAD(16),
      Q => payload_b(16),
      R => '0'
    );
\gen_AB_reg_slice.payload_b_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => payload_b_0,
      D => S_AXIS_TPAYLOAD(17),
      Q => payload_b(17),
      R => '0'
    );
\gen_AB_reg_slice.payload_b_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => payload_b_0,
      D => S_AXIS_TPAYLOAD(18),
      Q => payload_b(18),
      R => '0'
    );
\gen_AB_reg_slice.payload_b_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => payload_b_0,
      D => S_AXIS_TPAYLOAD(19),
      Q => payload_b(19),
      R => '0'
    );
\gen_AB_reg_slice.payload_b_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => payload_b_0,
      D => S_AXIS_TPAYLOAD(1),
      Q => payload_b(1),
      R => '0'
    );
\gen_AB_reg_slice.payload_b_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => payload_b_0,
      D => S_AXIS_TPAYLOAD(20),
      Q => payload_b(20),
      R => '0'
    );
\gen_AB_reg_slice.payload_b_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => payload_b_0,
      D => S_AXIS_TPAYLOAD(21),
      Q => payload_b(21),
      R => '0'
    );
\gen_AB_reg_slice.payload_b_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => payload_b_0,
      D => S_AXIS_TPAYLOAD(22),
      Q => payload_b(22),
      R => '0'
    );
\gen_AB_reg_slice.payload_b_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => payload_b_0,
      D => S_AXIS_TPAYLOAD(23),
      Q => payload_b(23),
      R => '0'
    );
\gen_AB_reg_slice.payload_b_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => payload_b_0,
      D => S_AXIS_TPAYLOAD(24),
      Q => payload_b(24),
      R => '0'
    );
\gen_AB_reg_slice.payload_b_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => payload_b_0,
      D => S_AXIS_TPAYLOAD(25),
      Q => payload_b(25),
      R => '0'
    );
\gen_AB_reg_slice.payload_b_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => payload_b_0,
      D => S_AXIS_TPAYLOAD(26),
      Q => payload_b(26),
      R => '0'
    );
\gen_AB_reg_slice.payload_b_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => payload_b_0,
      D => S_AXIS_TPAYLOAD(27),
      Q => payload_b(27),
      R => '0'
    );
\gen_AB_reg_slice.payload_b_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => payload_b_0,
      D => S_AXIS_TPAYLOAD(28),
      Q => payload_b(28),
      R => '0'
    );
\gen_AB_reg_slice.payload_b_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => payload_b_0,
      D => S_AXIS_TPAYLOAD(29),
      Q => payload_b(29),
      R => '0'
    );
\gen_AB_reg_slice.payload_b_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => payload_b_0,
      D => S_AXIS_TPAYLOAD(2),
      Q => payload_b(2),
      R => '0'
    );
\gen_AB_reg_slice.payload_b_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => payload_b_0,
      D => S_AXIS_TPAYLOAD(30),
      Q => payload_b(30),
      R => '0'
    );
\gen_AB_reg_slice.payload_b_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => payload_b_0,
      D => S_AXIS_TPAYLOAD(31),
      Q => payload_b(31),
      R => '0'
    );
\gen_AB_reg_slice.payload_b_reg[32]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => payload_b_0,
      D => S_AXIS_TPAYLOAD(32),
      Q => payload_b(32),
      R => '0'
    );
\gen_AB_reg_slice.payload_b_reg[33]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => payload_b_0,
      D => S_AXIS_TPAYLOAD(33),
      Q => payload_b(33),
      R => '0'
    );
\gen_AB_reg_slice.payload_b_reg[34]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => payload_b_0,
      D => S_AXIS_TPAYLOAD(34),
      Q => payload_b(34),
      R => '0'
    );
\gen_AB_reg_slice.payload_b_reg[35]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => payload_b_0,
      D => S_AXIS_TPAYLOAD(35),
      Q => payload_b(35),
      R => '0'
    );
\gen_AB_reg_slice.payload_b_reg[36]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => payload_b_0,
      D => S_AXIS_TPAYLOAD(36),
      Q => payload_b(36),
      R => '0'
    );
\gen_AB_reg_slice.payload_b_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => payload_b_0,
      D => S_AXIS_TPAYLOAD(3),
      Q => payload_b(3),
      R => '0'
    );
\gen_AB_reg_slice.payload_b_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => payload_b_0,
      D => S_AXIS_TPAYLOAD(4),
      Q => payload_b(4),
      R => '0'
    );
\gen_AB_reg_slice.payload_b_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => payload_b_0,
      D => S_AXIS_TPAYLOAD(5),
      Q => payload_b(5),
      R => '0'
    );
\gen_AB_reg_slice.payload_b_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => payload_b_0,
      D => S_AXIS_TPAYLOAD(6),
      Q => payload_b(6),
      R => '0'
    );
\gen_AB_reg_slice.payload_b_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => payload_b_0,
      D => S_AXIS_TPAYLOAD(7),
      Q => payload_b(7),
      R => '0'
    );
\gen_AB_reg_slice.payload_b_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => payload_b_0,
      D => S_AXIS_TPAYLOAD(8),
      Q => payload_b(8),
      R => '0'
    );
\gen_AB_reg_slice.payload_b_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => payload_b_0,
      D => S_AXIS_TPAYLOAD(9),
      Q => payload_b(9),
      R => '0'
    );
\gen_AB_reg_slice.sel_rd_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FDFFFFFF02000000"
    )
        port map (
      I0 => \^gen_ab_reg_slice.payload_a_reg[36]_0\,
      I1 => \gen_AB_reg_slice.sel_rd_i_2__0_n_0\,
      I2 => \gen_AB_reg_slice.sel_rd_i_3__0_n_0\,
      I3 => \gen_AB_reg_slice.state[1]_i_4__0_n_0\,
      I4 => aclken,
      I5 => sel,
      O => \gen_AB_reg_slice.sel_rd_i_1__0_n_0\
    );
\gen_AB_reg_slice.sel_rd_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00010000FFFFFFFF"
    )
        port map (
      I0 => ctrl_reg_synch(2),
      I1 => ctrl_reg_synch(3),
      I2 => \gen_static_router.gen_synch.ctrl_reg_synch_reg[28]\,
      I3 => ctrl_reg_synch(1),
      I4 => ctrl_reg_synch(0),
      I5 => dec_tready(8),
      O => \gen_AB_reg_slice.sel_rd_i_2__0_n_0\
    );
\gen_AB_reg_slice.sel_rd_i_3__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00010000FFFFFFFF"
    )
        port map (
      I0 => ctrl_reg_synch(10),
      I1 => ctrl_reg_synch(11),
      I2 => \gen_static_router.gen_synch.ctrl_reg_synch_reg[30]\,
      I3 => ctrl_reg_synch(9),
      I4 => ctrl_reg_synch(8),
      I5 => dec_tready(10),
      O => \gen_AB_reg_slice.sel_rd_i_3__0_n_0\
    );
\gen_AB_reg_slice.sel_rd_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => \gen_AB_reg_slice.sel_rd_i_1__0_n_0\,
      Q => sel,
      R => \gen_AB_reg_slice.state[1]_i_1__0_n_0\
    );
\gen_AB_reg_slice.sel_wr_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => aclken,
      I1 => s_axis_tvalid(0),
      I2 => \^s_axis_tready[1]\,
      I3 => sel_wr,
      O => \gen_AB_reg_slice.sel_wr_i_1__0_n_0\
    );
\gen_AB_reg_slice.sel_wr_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => \gen_AB_reg_slice.sel_wr_i_1__0_n_0\,
      Q => sel_wr,
      R => \gen_AB_reg_slice.state[1]_i_1__0_n_0\
    );
\gen_AB_reg_slice.state[0]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFAADF00FF00FF00"
    )
        port map (
      I0 => aclken,
      I1 => \gen_AB_reg_slice.state[1]_i_3__0_n_0\,
      I2 => \gen_AB_reg_slice.state[1]_i_4__0_n_0\,
      I3 => \^gen_ab_reg_slice.payload_a_reg[36]_0\,
      I4 => s_axis_tvalid(0),
      I5 => \^s_axis_tready[1]\,
      O => \gen_AB_reg_slice.state[0]_i_1__0_n_0\
    );
\gen_AB_reg_slice.state[1]_i_10__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFDF"
    )
        port map (
      I0 => ctrl_reg_synch(16),
      I1 => ctrl_reg_synch(17),
      I2 => ctrl_reg_synch(31),
      I3 => m_axis_tready(4),
      I4 => ctrl_reg_synch(19),
      I5 => ctrl_reg_synch(18),
      O => dec_tready(11)
    );
\gen_AB_reg_slice.state[1]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => areset_r,
      I1 => ctrl_reg_synch(33),
      O => \gen_AB_reg_slice.state[1]_i_1__0_n_0\
    );
\gen_AB_reg_slice.state[1]_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"75FFFFFF20AA20AA"
    )
        port map (
      I0 => aclken,
      I1 => \gen_AB_reg_slice.state[1]_i_3__0_n_0\,
      I2 => \gen_AB_reg_slice.state[1]_i_4__0_n_0\,
      I3 => \^gen_ab_reg_slice.payload_a_reg[36]_0\,
      I4 => s_axis_tvalid(0),
      I5 => \^s_axis_tready[1]\,
      O => \gen_AB_reg_slice.state[1]_i_2__0_n_0\
    );
\gen_AB_reg_slice.state[1]_i_3__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7FFF"
    )
        port map (
      I0 => dec_tready(8),
      I1 => dec_tready(7),
      I2 => dec_tready(10),
      I3 => dec_tready(9),
      O => \gen_AB_reg_slice.state[1]_i_3__0_n_0\
    );
\gen_AB_reg_slice.state[1]_i_4__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FEFF000000000000"
    )
        port map (
      I0 => ctrl_reg_synch(21),
      I1 => ctrl_reg_synch(22),
      I2 => \gen_static_router.gen_synch.ctrl_reg_synch_reg[21]\,
      I3 => ctrl_reg_synch(20),
      I4 => dec_tready(13),
      I5 => dec_tready(11),
      O => \gen_AB_reg_slice.state[1]_i_4__0_n_0\
    );
\gen_AB_reg_slice.state[1]_i_5__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFDF"
    )
        port map (
      I0 => ctrl_reg_synch(4),
      I1 => ctrl_reg_synch(5),
      I2 => ctrl_reg_synch(28),
      I3 => m_axis_tready(1),
      I4 => ctrl_reg_synch(7),
      I5 => ctrl_reg_synch(6),
      O => dec_tready(8)
    );
\gen_AB_reg_slice.state[1]_i_6__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFDF"
    )
        port map (
      I0 => ctrl_reg_synch(0),
      I1 => ctrl_reg_synch(1),
      I2 => ctrl_reg_synch(27),
      I3 => m_axis_tready(0),
      I4 => ctrl_reg_synch(3),
      I5 => ctrl_reg_synch(2),
      O => dec_tready(7)
    );
\gen_AB_reg_slice.state[1]_i_7__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFDF"
    )
        port map (
      I0 => ctrl_reg_synch(12),
      I1 => ctrl_reg_synch(13),
      I2 => ctrl_reg_synch(30),
      I3 => m_axis_tready(3),
      I4 => ctrl_reg_synch(15),
      I5 => ctrl_reg_synch(14),
      O => dec_tready(10)
    );
\gen_AB_reg_slice.state[1]_i_8__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFDF"
    )
        port map (
      I0 => ctrl_reg_synch(8),
      I1 => ctrl_reg_synch(9),
      I2 => ctrl_reg_synch(29),
      I3 => m_axis_tready(2),
      I4 => ctrl_reg_synch(11),
      I5 => ctrl_reg_synch(10),
      O => dec_tready(9)
    );
\gen_AB_reg_slice.state[1]_i_9__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFDF"
    )
        port map (
      I0 => ctrl_reg_synch(23),
      I1 => ctrl_reg_synch(24),
      I2 => ctrl_reg_synch(32),
      I3 => m_axis_tready(5),
      I4 => ctrl_reg_synch(26),
      I5 => ctrl_reg_synch(25),
      O => dec_tready(13)
    );
\gen_AB_reg_slice.state_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => \gen_AB_reg_slice.state[0]_i_1__0_n_0\,
      Q => \^gen_ab_reg_slice.payload_a_reg[36]_0\,
      R => \gen_AB_reg_slice.state[1]_i_1__0_n_0\
    );
\gen_AB_reg_slice.state_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => \gen_AB_reg_slice.state[1]_i_2__0_n_0\,
      Q => \^s_axis_tready[1]\,
      R => \gen_AB_reg_slice.state[1]_i_1__0_n_0\
    );
\m_axis_tdata[192]_INST_0_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => payload_b(0),
      I1 => payload_a(0),
      I2 => sel,
      O => p_27_out(0)
    );
\m_axis_tdata[193]_INST_0_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => payload_b(1),
      I1 => payload_a(1),
      I2 => sel,
      O => p_27_out(1)
    );
\m_axis_tdata[194]_INST_0_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => payload_b(2),
      I1 => payload_a(2),
      I2 => sel,
      O => p_27_out(2)
    );
\m_axis_tdata[195]_INST_0_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => payload_b(3),
      I1 => payload_a(3),
      I2 => sel,
      O => p_27_out(3)
    );
\m_axis_tdata[196]_INST_0_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => payload_b(4),
      I1 => payload_a(4),
      I2 => sel,
      O => p_27_out(4)
    );
\m_axis_tdata[197]_INST_0_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => payload_b(5),
      I1 => payload_a(5),
      I2 => sel,
      O => p_27_out(5)
    );
\m_axis_tdata[198]_INST_0_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => payload_b(6),
      I1 => payload_a(6),
      I2 => sel,
      O => p_27_out(6)
    );
\m_axis_tdata[199]_INST_0_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => payload_b(7),
      I1 => payload_a(7),
      I2 => sel,
      O => p_27_out(7)
    );
\m_axis_tdata[200]_INST_0_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => payload_b(8),
      I1 => payload_a(8),
      I2 => sel,
      O => p_27_out(8)
    );
\m_axis_tdata[201]_INST_0_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => payload_b(9),
      I1 => payload_a(9),
      I2 => sel,
      O => p_27_out(9)
    );
\m_axis_tdata[202]_INST_0_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => payload_b(10),
      I1 => payload_a(10),
      I2 => sel,
      O => p_27_out(10)
    );
\m_axis_tdata[203]_INST_0_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => payload_b(11),
      I1 => payload_a(11),
      I2 => sel,
      O => p_27_out(11)
    );
\m_axis_tdata[204]_INST_0_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => payload_b(12),
      I1 => payload_a(12),
      I2 => sel,
      O => p_27_out(12)
    );
\m_axis_tdata[205]_INST_0_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => payload_b(13),
      I1 => payload_a(13),
      I2 => sel,
      O => p_27_out(13)
    );
\m_axis_tdata[206]_INST_0_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => payload_b(14),
      I1 => payload_a(14),
      I2 => sel,
      O => p_27_out(14)
    );
\m_axis_tdata[207]_INST_0_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => payload_b(15),
      I1 => payload_a(15),
      I2 => sel,
      O => p_27_out(15)
    );
\m_axis_tdata[208]_INST_0_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => payload_b(16),
      I1 => payload_a(16),
      I2 => sel,
      O => p_27_out(16)
    );
\m_axis_tdata[209]_INST_0_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => payload_b(17),
      I1 => payload_a(17),
      I2 => sel,
      O => p_27_out(17)
    );
\m_axis_tdata[210]_INST_0_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => payload_b(18),
      I1 => payload_a(18),
      I2 => sel,
      O => p_27_out(18)
    );
\m_axis_tdata[211]_INST_0_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => payload_b(19),
      I1 => payload_a(19),
      I2 => sel,
      O => p_27_out(19)
    );
\m_axis_tdata[212]_INST_0_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => payload_b(20),
      I1 => payload_a(20),
      I2 => sel,
      O => p_27_out(20)
    );
\m_axis_tdata[213]_INST_0_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => payload_b(21),
      I1 => payload_a(21),
      I2 => sel,
      O => p_27_out(21)
    );
\m_axis_tdata[214]_INST_0_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => payload_b(22),
      I1 => payload_a(22),
      I2 => sel,
      O => p_27_out(22)
    );
\m_axis_tdata[215]_INST_0_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => payload_b(23),
      I1 => payload_a(23),
      I2 => sel,
      O => p_27_out(23)
    );
\m_axis_tdata[216]_INST_0_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => payload_b(24),
      I1 => payload_a(24),
      I2 => sel,
      O => p_27_out(24)
    );
\m_axis_tdata[217]_INST_0_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => payload_b(25),
      I1 => payload_a(25),
      I2 => sel,
      O => p_27_out(25)
    );
\m_axis_tdata[218]_INST_0_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => payload_b(26),
      I1 => payload_a(26),
      I2 => sel,
      O => p_27_out(26)
    );
\m_axis_tdata[219]_INST_0_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => payload_b(27),
      I1 => payload_a(27),
      I2 => sel,
      O => p_27_out(27)
    );
\m_axis_tdata[220]_INST_0_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => payload_b(28),
      I1 => payload_a(28),
      I2 => sel,
      O => p_27_out(28)
    );
\m_axis_tdata[221]_INST_0_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => payload_b(29),
      I1 => payload_a(29),
      I2 => sel,
      O => p_27_out(29)
    );
\m_axis_tdata[222]_INST_0_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => payload_b(30),
      I1 => payload_a(30),
      I2 => sel,
      O => p_27_out(30)
    );
\m_axis_tdata[223]_INST_0_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => payload_b(31),
      I1 => payload_a(31),
      I2 => sel,
      O => p_27_out(31)
    );
\m_axis_tkeep[24]_INST_0_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => payload_b(32),
      I1 => payload_a(32),
      I2 => sel,
      O => p_27_out(32)
    );
\m_axis_tkeep[25]_INST_0_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => payload_b(33),
      I1 => payload_a(33),
      I2 => sel,
      O => p_27_out(33)
    );
\m_axis_tkeep[26]_INST_0_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => payload_b(34),
      I1 => payload_a(34),
      I2 => sel,
      O => p_27_out(34)
    );
\m_axis_tkeep[27]_INST_0_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => payload_b(35),
      I1 => payload_a(35),
      I2 => sel,
      O => p_27_out(35)
    );
\m_axis_tlast[6]_INST_0_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => payload_b(36),
      I1 => payload_a(36),
      I2 => sel,
      O => p_27_out(36)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \top_xbar_4_axis_register_slice_v1_1_8_axisc_register_slice_11\ is
  port (
    \s_axis_tready[0]\ : out STD_LOGIC;
    \gen_AB_reg_slice.payload_a_reg[36]_0\ : out STD_LOGIC;
    p_32_out : out STD_LOGIC_VECTOR ( 36 downto 0 );
    ctrl_reg_synch : in STD_LOGIC_VECTOR ( 32 downto 0 );
    m_axis_tready : in STD_LOGIC_VECTOR ( 5 downto 0 );
    aclken : in STD_LOGIC;
    areset_r : in STD_LOGIC;
    s_axis_tvalid : in STD_LOGIC_VECTOR ( 0 to 0 );
    aclk : in STD_LOGIC;
    S_AXIS_TPAYLOAD : in STD_LOGIC_VECTOR ( 36 downto 0 );
    \gen_static_router.gen_synch.ctrl_reg_synch_reg[30]\ : in STD_LOGIC;
    \gen_static_router.gen_synch.ctrl_reg_synch_reg[28]\ : in STD_LOGIC;
    \gen_static_router.gen_synch.ctrl_reg_synch_reg[33]\ : in STD_LOGIC;
    \gen_static_router.gen_synch.ctrl_reg_synch_reg[21]\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \top_xbar_4_axis_register_slice_v1_1_8_axisc_register_slice_11\ : entity is "axis_register_slice_v1_1_8_axisc_register_slice";
end \top_xbar_4_axis_register_slice_v1_1_8_axisc_register_slice_11\;

architecture STRUCTURE of \top_xbar_4_axis_register_slice_v1_1_8_axisc_register_slice_11\ is
  signal dec_tready : STD_LOGIC_VECTOR ( 6 downto 0 );
  signal \gen_AB_reg_slice.payload_a[36]_i_1_n_0\ : STD_LOGIC;
  signal \^gen_ab_reg_slice.payload_a_reg[36]_0\ : STD_LOGIC;
  signal \gen_AB_reg_slice.sel_rd_i_1_n_0\ : STD_LOGIC;
  signal \gen_AB_reg_slice.sel_rd_i_2_n_0\ : STD_LOGIC;
  signal \gen_AB_reg_slice.sel_rd_i_3_n_0\ : STD_LOGIC;
  signal \gen_AB_reg_slice.sel_wr_i_1_n_0\ : STD_LOGIC;
  signal \gen_AB_reg_slice.state[0]_i_1_n_0\ : STD_LOGIC;
  signal \gen_AB_reg_slice.state[1]_i_1_n_0\ : STD_LOGIC;
  signal \gen_AB_reg_slice.state[1]_i_2_n_0\ : STD_LOGIC;
  signal \gen_AB_reg_slice.state[1]_i_3_n_0\ : STD_LOGIC;
  signal \gen_AB_reg_slice.state[1]_i_4_n_0\ : STD_LOGIC;
  signal payload_a : STD_LOGIC_VECTOR ( 36 downto 0 );
  signal payload_b : STD_LOGIC_VECTOR ( 36 downto 0 );
  signal payload_b_0 : STD_LOGIC;
  signal \^s_axis_tready[0]\ : STD_LOGIC;
  signal sel : STD_LOGIC;
  signal sel_wr : STD_LOGIC;
  attribute FSM_ENCODING : string;
  attribute FSM_ENCODING of \gen_AB_reg_slice.state_reg[0]\ : label is "none";
  attribute FSM_ENCODING of \gen_AB_reg_slice.state_reg[1]\ : label is "none";
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \m_axis_tdata[192]_INST_0_i_6\ : label is "soft_lutpair0";
  attribute SOFT_HLUTNM of \m_axis_tdata[193]_INST_0_i_6\ : label is "soft_lutpair0";
  attribute SOFT_HLUTNM of \m_axis_tdata[194]_INST_0_i_6\ : label is "soft_lutpair1";
  attribute SOFT_HLUTNM of \m_axis_tdata[195]_INST_0_i_6\ : label is "soft_lutpair1";
  attribute SOFT_HLUTNM of \m_axis_tdata[196]_INST_0_i_6\ : label is "soft_lutpair2";
  attribute SOFT_HLUTNM of \m_axis_tdata[197]_INST_0_i_6\ : label is "soft_lutpair2";
  attribute SOFT_HLUTNM of \m_axis_tdata[198]_INST_0_i_6\ : label is "soft_lutpair3";
  attribute SOFT_HLUTNM of \m_axis_tdata[199]_INST_0_i_6\ : label is "soft_lutpair3";
  attribute SOFT_HLUTNM of \m_axis_tdata[200]_INST_0_i_6\ : label is "soft_lutpair4";
  attribute SOFT_HLUTNM of \m_axis_tdata[201]_INST_0_i_6\ : label is "soft_lutpair4";
  attribute SOFT_HLUTNM of \m_axis_tdata[202]_INST_0_i_6\ : label is "soft_lutpair5";
  attribute SOFT_HLUTNM of \m_axis_tdata[203]_INST_0_i_6\ : label is "soft_lutpair5";
  attribute SOFT_HLUTNM of \m_axis_tdata[204]_INST_0_i_6\ : label is "soft_lutpair6";
  attribute SOFT_HLUTNM of \m_axis_tdata[205]_INST_0_i_6\ : label is "soft_lutpair6";
  attribute SOFT_HLUTNM of \m_axis_tdata[206]_INST_0_i_6\ : label is "soft_lutpair7";
  attribute SOFT_HLUTNM of \m_axis_tdata[207]_INST_0_i_6\ : label is "soft_lutpair7";
  attribute SOFT_HLUTNM of \m_axis_tdata[208]_INST_0_i_6\ : label is "soft_lutpair8";
  attribute SOFT_HLUTNM of \m_axis_tdata[209]_INST_0_i_6\ : label is "soft_lutpair8";
  attribute SOFT_HLUTNM of \m_axis_tdata[210]_INST_0_i_6\ : label is "soft_lutpair9";
  attribute SOFT_HLUTNM of \m_axis_tdata[211]_INST_0_i_6\ : label is "soft_lutpair9";
  attribute SOFT_HLUTNM of \m_axis_tdata[212]_INST_0_i_6\ : label is "soft_lutpair10";
  attribute SOFT_HLUTNM of \m_axis_tdata[213]_INST_0_i_6\ : label is "soft_lutpair10";
  attribute SOFT_HLUTNM of \m_axis_tdata[214]_INST_0_i_6\ : label is "soft_lutpair11";
  attribute SOFT_HLUTNM of \m_axis_tdata[215]_INST_0_i_6\ : label is "soft_lutpair11";
  attribute SOFT_HLUTNM of \m_axis_tdata[216]_INST_0_i_6\ : label is "soft_lutpair12";
  attribute SOFT_HLUTNM of \m_axis_tdata[217]_INST_0_i_6\ : label is "soft_lutpair12";
  attribute SOFT_HLUTNM of \m_axis_tdata[218]_INST_0_i_6\ : label is "soft_lutpair13";
  attribute SOFT_HLUTNM of \m_axis_tdata[219]_INST_0_i_6\ : label is "soft_lutpair13";
  attribute SOFT_HLUTNM of \m_axis_tdata[220]_INST_0_i_6\ : label is "soft_lutpair14";
  attribute SOFT_HLUTNM of \m_axis_tdata[221]_INST_0_i_6\ : label is "soft_lutpair14";
  attribute SOFT_HLUTNM of \m_axis_tdata[222]_INST_0_i_6\ : label is "soft_lutpair15";
  attribute SOFT_HLUTNM of \m_axis_tdata[223]_INST_0_i_6\ : label is "soft_lutpair15";
  attribute SOFT_HLUTNM of \m_axis_tkeep[24]_INST_0_i_6\ : label is "soft_lutpair16";
  attribute SOFT_HLUTNM of \m_axis_tkeep[25]_INST_0_i_6\ : label is "soft_lutpair16";
  attribute SOFT_HLUTNM of \m_axis_tkeep[26]_INST_0_i_6\ : label is "soft_lutpair17";
  attribute SOFT_HLUTNM of \m_axis_tkeep[27]_INST_0_i_6\ : label is "soft_lutpair17";
begin
  \gen_AB_reg_slice.payload_a_reg[36]_0\ <= \^gen_ab_reg_slice.payload_a_reg[36]_0\;
  \s_axis_tready[0]\ <= \^s_axis_tready[0]\;
\gen_AB_reg_slice.payload_a[36]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00B0"
    )
        port map (
      I0 => \^s_axis_tready[0]\,
      I1 => \^gen_ab_reg_slice.payload_a_reg[36]_0\,
      I2 => aclken,
      I3 => sel_wr,
      O => \gen_AB_reg_slice.payload_a[36]_i_1_n_0\
    );
\gen_AB_reg_slice.payload_a_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => \gen_AB_reg_slice.payload_a[36]_i_1_n_0\,
      D => S_AXIS_TPAYLOAD(0),
      Q => payload_a(0),
      R => '0'
    );
\gen_AB_reg_slice.payload_a_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => \gen_AB_reg_slice.payload_a[36]_i_1_n_0\,
      D => S_AXIS_TPAYLOAD(10),
      Q => payload_a(10),
      R => '0'
    );
\gen_AB_reg_slice.payload_a_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => \gen_AB_reg_slice.payload_a[36]_i_1_n_0\,
      D => S_AXIS_TPAYLOAD(11),
      Q => payload_a(11),
      R => '0'
    );
\gen_AB_reg_slice.payload_a_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => \gen_AB_reg_slice.payload_a[36]_i_1_n_0\,
      D => S_AXIS_TPAYLOAD(12),
      Q => payload_a(12),
      R => '0'
    );
\gen_AB_reg_slice.payload_a_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => \gen_AB_reg_slice.payload_a[36]_i_1_n_0\,
      D => S_AXIS_TPAYLOAD(13),
      Q => payload_a(13),
      R => '0'
    );
\gen_AB_reg_slice.payload_a_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => \gen_AB_reg_slice.payload_a[36]_i_1_n_0\,
      D => S_AXIS_TPAYLOAD(14),
      Q => payload_a(14),
      R => '0'
    );
\gen_AB_reg_slice.payload_a_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => \gen_AB_reg_slice.payload_a[36]_i_1_n_0\,
      D => S_AXIS_TPAYLOAD(15),
      Q => payload_a(15),
      R => '0'
    );
\gen_AB_reg_slice.payload_a_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => \gen_AB_reg_slice.payload_a[36]_i_1_n_0\,
      D => S_AXIS_TPAYLOAD(16),
      Q => payload_a(16),
      R => '0'
    );
\gen_AB_reg_slice.payload_a_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => \gen_AB_reg_slice.payload_a[36]_i_1_n_0\,
      D => S_AXIS_TPAYLOAD(17),
      Q => payload_a(17),
      R => '0'
    );
\gen_AB_reg_slice.payload_a_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => \gen_AB_reg_slice.payload_a[36]_i_1_n_0\,
      D => S_AXIS_TPAYLOAD(18),
      Q => payload_a(18),
      R => '0'
    );
\gen_AB_reg_slice.payload_a_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => \gen_AB_reg_slice.payload_a[36]_i_1_n_0\,
      D => S_AXIS_TPAYLOAD(19),
      Q => payload_a(19),
      R => '0'
    );
\gen_AB_reg_slice.payload_a_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => \gen_AB_reg_slice.payload_a[36]_i_1_n_0\,
      D => S_AXIS_TPAYLOAD(1),
      Q => payload_a(1),
      R => '0'
    );
\gen_AB_reg_slice.payload_a_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => \gen_AB_reg_slice.payload_a[36]_i_1_n_0\,
      D => S_AXIS_TPAYLOAD(20),
      Q => payload_a(20),
      R => '0'
    );
\gen_AB_reg_slice.payload_a_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => \gen_AB_reg_slice.payload_a[36]_i_1_n_0\,
      D => S_AXIS_TPAYLOAD(21),
      Q => payload_a(21),
      R => '0'
    );
\gen_AB_reg_slice.payload_a_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => \gen_AB_reg_slice.payload_a[36]_i_1_n_0\,
      D => S_AXIS_TPAYLOAD(22),
      Q => payload_a(22),
      R => '0'
    );
\gen_AB_reg_slice.payload_a_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => \gen_AB_reg_slice.payload_a[36]_i_1_n_0\,
      D => S_AXIS_TPAYLOAD(23),
      Q => payload_a(23),
      R => '0'
    );
\gen_AB_reg_slice.payload_a_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => \gen_AB_reg_slice.payload_a[36]_i_1_n_0\,
      D => S_AXIS_TPAYLOAD(24),
      Q => payload_a(24),
      R => '0'
    );
\gen_AB_reg_slice.payload_a_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => \gen_AB_reg_slice.payload_a[36]_i_1_n_0\,
      D => S_AXIS_TPAYLOAD(25),
      Q => payload_a(25),
      R => '0'
    );
\gen_AB_reg_slice.payload_a_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => \gen_AB_reg_slice.payload_a[36]_i_1_n_0\,
      D => S_AXIS_TPAYLOAD(26),
      Q => payload_a(26),
      R => '0'
    );
\gen_AB_reg_slice.payload_a_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => \gen_AB_reg_slice.payload_a[36]_i_1_n_0\,
      D => S_AXIS_TPAYLOAD(27),
      Q => payload_a(27),
      R => '0'
    );
\gen_AB_reg_slice.payload_a_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => \gen_AB_reg_slice.payload_a[36]_i_1_n_0\,
      D => S_AXIS_TPAYLOAD(28),
      Q => payload_a(28),
      R => '0'
    );
\gen_AB_reg_slice.payload_a_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => \gen_AB_reg_slice.payload_a[36]_i_1_n_0\,
      D => S_AXIS_TPAYLOAD(29),
      Q => payload_a(29),
      R => '0'
    );
\gen_AB_reg_slice.payload_a_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => \gen_AB_reg_slice.payload_a[36]_i_1_n_0\,
      D => S_AXIS_TPAYLOAD(2),
      Q => payload_a(2),
      R => '0'
    );
\gen_AB_reg_slice.payload_a_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => \gen_AB_reg_slice.payload_a[36]_i_1_n_0\,
      D => S_AXIS_TPAYLOAD(30),
      Q => payload_a(30),
      R => '0'
    );
\gen_AB_reg_slice.payload_a_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => \gen_AB_reg_slice.payload_a[36]_i_1_n_0\,
      D => S_AXIS_TPAYLOAD(31),
      Q => payload_a(31),
      R => '0'
    );
\gen_AB_reg_slice.payload_a_reg[32]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => \gen_AB_reg_slice.payload_a[36]_i_1_n_0\,
      D => S_AXIS_TPAYLOAD(32),
      Q => payload_a(32),
      R => '0'
    );
\gen_AB_reg_slice.payload_a_reg[33]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => \gen_AB_reg_slice.payload_a[36]_i_1_n_0\,
      D => S_AXIS_TPAYLOAD(33),
      Q => payload_a(33),
      R => '0'
    );
\gen_AB_reg_slice.payload_a_reg[34]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => \gen_AB_reg_slice.payload_a[36]_i_1_n_0\,
      D => S_AXIS_TPAYLOAD(34),
      Q => payload_a(34),
      R => '0'
    );
\gen_AB_reg_slice.payload_a_reg[35]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => \gen_AB_reg_slice.payload_a[36]_i_1_n_0\,
      D => S_AXIS_TPAYLOAD(35),
      Q => payload_a(35),
      R => '0'
    );
\gen_AB_reg_slice.payload_a_reg[36]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => \gen_AB_reg_slice.payload_a[36]_i_1_n_0\,
      D => S_AXIS_TPAYLOAD(36),
      Q => payload_a(36),
      R => '0'
    );
\gen_AB_reg_slice.payload_a_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => \gen_AB_reg_slice.payload_a[36]_i_1_n_0\,
      D => S_AXIS_TPAYLOAD(3),
      Q => payload_a(3),
      R => '0'
    );
\gen_AB_reg_slice.payload_a_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => \gen_AB_reg_slice.payload_a[36]_i_1_n_0\,
      D => S_AXIS_TPAYLOAD(4),
      Q => payload_a(4),
      R => '0'
    );
\gen_AB_reg_slice.payload_a_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => \gen_AB_reg_slice.payload_a[36]_i_1_n_0\,
      D => S_AXIS_TPAYLOAD(5),
      Q => payload_a(5),
      R => '0'
    );
\gen_AB_reg_slice.payload_a_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => \gen_AB_reg_slice.payload_a[36]_i_1_n_0\,
      D => S_AXIS_TPAYLOAD(6),
      Q => payload_a(6),
      R => '0'
    );
\gen_AB_reg_slice.payload_a_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => \gen_AB_reg_slice.payload_a[36]_i_1_n_0\,
      D => S_AXIS_TPAYLOAD(7),
      Q => payload_a(7),
      R => '0'
    );
\gen_AB_reg_slice.payload_a_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => \gen_AB_reg_slice.payload_a[36]_i_1_n_0\,
      D => S_AXIS_TPAYLOAD(8),
      Q => payload_a(8),
      R => '0'
    );
\gen_AB_reg_slice.payload_a_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => \gen_AB_reg_slice.payload_a[36]_i_1_n_0\,
      D => S_AXIS_TPAYLOAD(9),
      Q => payload_a(9),
      R => '0'
    );
\gen_AB_reg_slice.payload_b[36]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B000"
    )
        port map (
      I0 => \^s_axis_tready[0]\,
      I1 => \^gen_ab_reg_slice.payload_a_reg[36]_0\,
      I2 => aclken,
      I3 => sel_wr,
      O => payload_b_0
    );
\gen_AB_reg_slice.payload_b_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => payload_b_0,
      D => S_AXIS_TPAYLOAD(0),
      Q => payload_b(0),
      R => '0'
    );
\gen_AB_reg_slice.payload_b_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => payload_b_0,
      D => S_AXIS_TPAYLOAD(10),
      Q => payload_b(10),
      R => '0'
    );
\gen_AB_reg_slice.payload_b_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => payload_b_0,
      D => S_AXIS_TPAYLOAD(11),
      Q => payload_b(11),
      R => '0'
    );
\gen_AB_reg_slice.payload_b_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => payload_b_0,
      D => S_AXIS_TPAYLOAD(12),
      Q => payload_b(12),
      R => '0'
    );
\gen_AB_reg_slice.payload_b_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => payload_b_0,
      D => S_AXIS_TPAYLOAD(13),
      Q => payload_b(13),
      R => '0'
    );
\gen_AB_reg_slice.payload_b_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => payload_b_0,
      D => S_AXIS_TPAYLOAD(14),
      Q => payload_b(14),
      R => '0'
    );
\gen_AB_reg_slice.payload_b_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => payload_b_0,
      D => S_AXIS_TPAYLOAD(15),
      Q => payload_b(15),
      R => '0'
    );
\gen_AB_reg_slice.payload_b_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => payload_b_0,
      D => S_AXIS_TPAYLOAD(16),
      Q => payload_b(16),
      R => '0'
    );
\gen_AB_reg_slice.payload_b_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => payload_b_0,
      D => S_AXIS_TPAYLOAD(17),
      Q => payload_b(17),
      R => '0'
    );
\gen_AB_reg_slice.payload_b_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => payload_b_0,
      D => S_AXIS_TPAYLOAD(18),
      Q => payload_b(18),
      R => '0'
    );
\gen_AB_reg_slice.payload_b_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => payload_b_0,
      D => S_AXIS_TPAYLOAD(19),
      Q => payload_b(19),
      R => '0'
    );
\gen_AB_reg_slice.payload_b_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => payload_b_0,
      D => S_AXIS_TPAYLOAD(1),
      Q => payload_b(1),
      R => '0'
    );
\gen_AB_reg_slice.payload_b_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => payload_b_0,
      D => S_AXIS_TPAYLOAD(20),
      Q => payload_b(20),
      R => '0'
    );
\gen_AB_reg_slice.payload_b_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => payload_b_0,
      D => S_AXIS_TPAYLOAD(21),
      Q => payload_b(21),
      R => '0'
    );
\gen_AB_reg_slice.payload_b_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => payload_b_0,
      D => S_AXIS_TPAYLOAD(22),
      Q => payload_b(22),
      R => '0'
    );
\gen_AB_reg_slice.payload_b_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => payload_b_0,
      D => S_AXIS_TPAYLOAD(23),
      Q => payload_b(23),
      R => '0'
    );
\gen_AB_reg_slice.payload_b_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => payload_b_0,
      D => S_AXIS_TPAYLOAD(24),
      Q => payload_b(24),
      R => '0'
    );
\gen_AB_reg_slice.payload_b_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => payload_b_0,
      D => S_AXIS_TPAYLOAD(25),
      Q => payload_b(25),
      R => '0'
    );
\gen_AB_reg_slice.payload_b_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => payload_b_0,
      D => S_AXIS_TPAYLOAD(26),
      Q => payload_b(26),
      R => '0'
    );
\gen_AB_reg_slice.payload_b_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => payload_b_0,
      D => S_AXIS_TPAYLOAD(27),
      Q => payload_b(27),
      R => '0'
    );
\gen_AB_reg_slice.payload_b_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => payload_b_0,
      D => S_AXIS_TPAYLOAD(28),
      Q => payload_b(28),
      R => '0'
    );
\gen_AB_reg_slice.payload_b_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => payload_b_0,
      D => S_AXIS_TPAYLOAD(29),
      Q => payload_b(29),
      R => '0'
    );
\gen_AB_reg_slice.payload_b_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => payload_b_0,
      D => S_AXIS_TPAYLOAD(2),
      Q => payload_b(2),
      R => '0'
    );
\gen_AB_reg_slice.payload_b_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => payload_b_0,
      D => S_AXIS_TPAYLOAD(30),
      Q => payload_b(30),
      R => '0'
    );
\gen_AB_reg_slice.payload_b_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => payload_b_0,
      D => S_AXIS_TPAYLOAD(31),
      Q => payload_b(31),
      R => '0'
    );
\gen_AB_reg_slice.payload_b_reg[32]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => payload_b_0,
      D => S_AXIS_TPAYLOAD(32),
      Q => payload_b(32),
      R => '0'
    );
\gen_AB_reg_slice.payload_b_reg[33]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => payload_b_0,
      D => S_AXIS_TPAYLOAD(33),
      Q => payload_b(33),
      R => '0'
    );
\gen_AB_reg_slice.payload_b_reg[34]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => payload_b_0,
      D => S_AXIS_TPAYLOAD(34),
      Q => payload_b(34),
      R => '0'
    );
\gen_AB_reg_slice.payload_b_reg[35]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => payload_b_0,
      D => S_AXIS_TPAYLOAD(35),
      Q => payload_b(35),
      R => '0'
    );
\gen_AB_reg_slice.payload_b_reg[36]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => payload_b_0,
      D => S_AXIS_TPAYLOAD(36),
      Q => payload_b(36),
      R => '0'
    );
\gen_AB_reg_slice.payload_b_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => payload_b_0,
      D => S_AXIS_TPAYLOAD(3),
      Q => payload_b(3),
      R => '0'
    );
\gen_AB_reg_slice.payload_b_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => payload_b_0,
      D => S_AXIS_TPAYLOAD(4),
      Q => payload_b(4),
      R => '0'
    );
\gen_AB_reg_slice.payload_b_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => payload_b_0,
      D => S_AXIS_TPAYLOAD(5),
      Q => payload_b(5),
      R => '0'
    );
\gen_AB_reg_slice.payload_b_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => payload_b_0,
      D => S_AXIS_TPAYLOAD(6),
      Q => payload_b(6),
      R => '0'
    );
\gen_AB_reg_slice.payload_b_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => payload_b_0,
      D => S_AXIS_TPAYLOAD(7),
      Q => payload_b(7),
      R => '0'
    );
\gen_AB_reg_slice.payload_b_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => payload_b_0,
      D => S_AXIS_TPAYLOAD(8),
      Q => payload_b(8),
      R => '0'
    );
\gen_AB_reg_slice.payload_b_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => payload_b_0,
      D => S_AXIS_TPAYLOAD(9),
      Q => payload_b(9),
      R => '0'
    );
\gen_AB_reg_slice.sel_rd_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FDFFFFFF02000000"
    )
        port map (
      I0 => \^gen_ab_reg_slice.payload_a_reg[36]_0\,
      I1 => \gen_AB_reg_slice.sel_rd_i_2_n_0\,
      I2 => \gen_AB_reg_slice.sel_rd_i_3_n_0\,
      I3 => \gen_AB_reg_slice.state[1]_i_4_n_0\,
      I4 => aclken,
      I5 => sel,
      O => \gen_AB_reg_slice.sel_rd_i_1_n_0\
    );
\gen_AB_reg_slice.sel_rd_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000001FFFFFFFF"
    )
        port map (
      I0 => ctrl_reg_synch(2),
      I1 => \gen_static_router.gen_synch.ctrl_reg_synch_reg[28]\,
      I2 => ctrl_reg_synch(0),
      I3 => ctrl_reg_synch(1),
      I4 => ctrl_reg_synch(3),
      I5 => dec_tready(1),
      O => \gen_AB_reg_slice.sel_rd_i_2_n_0\
    );
\gen_AB_reg_slice.sel_rd_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000001FFFFFFFF"
    )
        port map (
      I0 => ctrl_reg_synch(10),
      I1 => \gen_static_router.gen_synch.ctrl_reg_synch_reg[30]\,
      I2 => ctrl_reg_synch(8),
      I3 => ctrl_reg_synch(9),
      I4 => ctrl_reg_synch(11),
      I5 => dec_tready(3),
      O => \gen_AB_reg_slice.sel_rd_i_3_n_0\
    );
\gen_AB_reg_slice.sel_rd_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => \gen_AB_reg_slice.sel_rd_i_1_n_0\,
      Q => sel,
      R => \gen_AB_reg_slice.state[1]_i_1_n_0\
    );
\gen_AB_reg_slice.sel_wr_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => aclken,
      I1 => s_axis_tvalid(0),
      I2 => \^s_axis_tready[0]\,
      I3 => sel_wr,
      O => \gen_AB_reg_slice.sel_wr_i_1_n_0\
    );
\gen_AB_reg_slice.sel_wr_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => \gen_AB_reg_slice.sel_wr_i_1_n_0\,
      Q => sel_wr,
      R => \gen_AB_reg_slice.state[1]_i_1_n_0\
    );
\gen_AB_reg_slice.state[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFAADF00FF00FF00"
    )
        port map (
      I0 => aclken,
      I1 => \gen_AB_reg_slice.state[1]_i_3_n_0\,
      I2 => \gen_AB_reg_slice.state[1]_i_4_n_0\,
      I3 => \^gen_ab_reg_slice.payload_a_reg[36]_0\,
      I4 => s_axis_tvalid(0),
      I5 => \^s_axis_tready[0]\,
      O => \gen_AB_reg_slice.state[0]_i_1_n_0\
    );
\gen_AB_reg_slice.state[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => areset_r,
      I1 => ctrl_reg_synch(32),
      O => \gen_AB_reg_slice.state[1]_i_1_n_0\
    );
\gen_AB_reg_slice.state[1]_i_10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFEFF"
    )
        port map (
      I0 => ctrl_reg_synch(19),
      I1 => ctrl_reg_synch(17),
      I2 => ctrl_reg_synch(16),
      I3 => ctrl_reg_synch(30),
      I4 => m_axis_tready(4),
      I5 => ctrl_reg_synch(18),
      O => dec_tready(4)
    );
\gen_AB_reg_slice.state[1]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"75FFFFFF20AA20AA"
    )
        port map (
      I0 => aclken,
      I1 => \gen_AB_reg_slice.state[1]_i_3_n_0\,
      I2 => \gen_AB_reg_slice.state[1]_i_4_n_0\,
      I3 => \^gen_ab_reg_slice.payload_a_reg[36]_0\,
      I4 => s_axis_tvalid(0),
      I5 => \^s_axis_tready[0]\,
      O => \gen_AB_reg_slice.state[1]_i_2_n_0\
    );
\gen_AB_reg_slice.state[1]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7FFF"
    )
        port map (
      I0 => dec_tready(1),
      I1 => dec_tready(0),
      I2 => dec_tready(3),
      I3 => dec_tready(2),
      O => \gen_AB_reg_slice.state[1]_i_3_n_0\
    );
\gen_AB_reg_slice.state[1]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFE000000000000"
    )
        port map (
      I0 => ctrl_reg_synch(20),
      I1 => \gen_static_router.gen_synch.ctrl_reg_synch_reg[33]\,
      I2 => \gen_static_router.gen_synch.ctrl_reg_synch_reg[21]\,
      I3 => ctrl_reg_synch(21),
      I4 => dec_tready(6),
      I5 => dec_tready(4),
      O => \gen_AB_reg_slice.state[1]_i_4_n_0\
    );
\gen_AB_reg_slice.state[1]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFEFF"
    )
        port map (
      I0 => ctrl_reg_synch(7),
      I1 => ctrl_reg_synch(5),
      I2 => ctrl_reg_synch(4),
      I3 => ctrl_reg_synch(27),
      I4 => m_axis_tready(1),
      I5 => ctrl_reg_synch(6),
      O => dec_tready(1)
    );
\gen_AB_reg_slice.state[1]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFEFF"
    )
        port map (
      I0 => ctrl_reg_synch(3),
      I1 => ctrl_reg_synch(1),
      I2 => ctrl_reg_synch(0),
      I3 => ctrl_reg_synch(26),
      I4 => m_axis_tready(0),
      I5 => ctrl_reg_synch(2),
      O => dec_tready(0)
    );
\gen_AB_reg_slice.state[1]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFEFF"
    )
        port map (
      I0 => ctrl_reg_synch(15),
      I1 => ctrl_reg_synch(13),
      I2 => ctrl_reg_synch(12),
      I3 => ctrl_reg_synch(29),
      I4 => m_axis_tready(3),
      I5 => ctrl_reg_synch(14),
      O => dec_tready(3)
    );
\gen_AB_reg_slice.state[1]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFEFF"
    )
        port map (
      I0 => ctrl_reg_synch(11),
      I1 => ctrl_reg_synch(9),
      I2 => ctrl_reg_synch(8),
      I3 => ctrl_reg_synch(28),
      I4 => m_axis_tready(2),
      I5 => ctrl_reg_synch(10),
      O => dec_tready(2)
    );
\gen_AB_reg_slice.state[1]_i_9__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFEFF"
    )
        port map (
      I0 => ctrl_reg_synch(25),
      I1 => ctrl_reg_synch(23),
      I2 => ctrl_reg_synch(22),
      I3 => ctrl_reg_synch(31),
      I4 => m_axis_tready(5),
      I5 => ctrl_reg_synch(24),
      O => dec_tready(6)
    );
\gen_AB_reg_slice.state_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => \gen_AB_reg_slice.state[0]_i_1_n_0\,
      Q => \^gen_ab_reg_slice.payload_a_reg[36]_0\,
      R => \gen_AB_reg_slice.state[1]_i_1_n_0\
    );
\gen_AB_reg_slice.state_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => \gen_AB_reg_slice.state[1]_i_2_n_0\,
      Q => \^s_axis_tready[0]\,
      R => \gen_AB_reg_slice.state[1]_i_1_n_0\
    );
\m_axis_tdata[192]_INST_0_i_6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => payload_b(0),
      I1 => payload_a(0),
      I2 => sel,
      O => p_32_out(0)
    );
\m_axis_tdata[193]_INST_0_i_6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => payload_b(1),
      I1 => payload_a(1),
      I2 => sel,
      O => p_32_out(1)
    );
\m_axis_tdata[194]_INST_0_i_6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => payload_b(2),
      I1 => payload_a(2),
      I2 => sel,
      O => p_32_out(2)
    );
\m_axis_tdata[195]_INST_0_i_6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => payload_b(3),
      I1 => payload_a(3),
      I2 => sel,
      O => p_32_out(3)
    );
\m_axis_tdata[196]_INST_0_i_6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => payload_b(4),
      I1 => payload_a(4),
      I2 => sel,
      O => p_32_out(4)
    );
\m_axis_tdata[197]_INST_0_i_6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => payload_b(5),
      I1 => payload_a(5),
      I2 => sel,
      O => p_32_out(5)
    );
\m_axis_tdata[198]_INST_0_i_6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => payload_b(6),
      I1 => payload_a(6),
      I2 => sel,
      O => p_32_out(6)
    );
\m_axis_tdata[199]_INST_0_i_6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => payload_b(7),
      I1 => payload_a(7),
      I2 => sel,
      O => p_32_out(7)
    );
\m_axis_tdata[200]_INST_0_i_6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => payload_b(8),
      I1 => payload_a(8),
      I2 => sel,
      O => p_32_out(8)
    );
\m_axis_tdata[201]_INST_0_i_6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => payload_b(9),
      I1 => payload_a(9),
      I2 => sel,
      O => p_32_out(9)
    );
\m_axis_tdata[202]_INST_0_i_6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => payload_b(10),
      I1 => payload_a(10),
      I2 => sel,
      O => p_32_out(10)
    );
\m_axis_tdata[203]_INST_0_i_6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => payload_b(11),
      I1 => payload_a(11),
      I2 => sel,
      O => p_32_out(11)
    );
\m_axis_tdata[204]_INST_0_i_6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => payload_b(12),
      I1 => payload_a(12),
      I2 => sel,
      O => p_32_out(12)
    );
\m_axis_tdata[205]_INST_0_i_6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => payload_b(13),
      I1 => payload_a(13),
      I2 => sel,
      O => p_32_out(13)
    );
\m_axis_tdata[206]_INST_0_i_6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => payload_b(14),
      I1 => payload_a(14),
      I2 => sel,
      O => p_32_out(14)
    );
\m_axis_tdata[207]_INST_0_i_6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => payload_b(15),
      I1 => payload_a(15),
      I2 => sel,
      O => p_32_out(15)
    );
\m_axis_tdata[208]_INST_0_i_6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => payload_b(16),
      I1 => payload_a(16),
      I2 => sel,
      O => p_32_out(16)
    );
\m_axis_tdata[209]_INST_0_i_6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => payload_b(17),
      I1 => payload_a(17),
      I2 => sel,
      O => p_32_out(17)
    );
\m_axis_tdata[210]_INST_0_i_6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => payload_b(18),
      I1 => payload_a(18),
      I2 => sel,
      O => p_32_out(18)
    );
\m_axis_tdata[211]_INST_0_i_6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => payload_b(19),
      I1 => payload_a(19),
      I2 => sel,
      O => p_32_out(19)
    );
\m_axis_tdata[212]_INST_0_i_6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => payload_b(20),
      I1 => payload_a(20),
      I2 => sel,
      O => p_32_out(20)
    );
\m_axis_tdata[213]_INST_0_i_6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => payload_b(21),
      I1 => payload_a(21),
      I2 => sel,
      O => p_32_out(21)
    );
\m_axis_tdata[214]_INST_0_i_6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => payload_b(22),
      I1 => payload_a(22),
      I2 => sel,
      O => p_32_out(22)
    );
\m_axis_tdata[215]_INST_0_i_6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => payload_b(23),
      I1 => payload_a(23),
      I2 => sel,
      O => p_32_out(23)
    );
\m_axis_tdata[216]_INST_0_i_6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => payload_b(24),
      I1 => payload_a(24),
      I2 => sel,
      O => p_32_out(24)
    );
\m_axis_tdata[217]_INST_0_i_6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => payload_b(25),
      I1 => payload_a(25),
      I2 => sel,
      O => p_32_out(25)
    );
\m_axis_tdata[218]_INST_0_i_6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => payload_b(26),
      I1 => payload_a(26),
      I2 => sel,
      O => p_32_out(26)
    );
\m_axis_tdata[219]_INST_0_i_6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => payload_b(27),
      I1 => payload_a(27),
      I2 => sel,
      O => p_32_out(27)
    );
\m_axis_tdata[220]_INST_0_i_6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => payload_b(28),
      I1 => payload_a(28),
      I2 => sel,
      O => p_32_out(28)
    );
\m_axis_tdata[221]_INST_0_i_6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => payload_b(29),
      I1 => payload_a(29),
      I2 => sel,
      O => p_32_out(29)
    );
\m_axis_tdata[222]_INST_0_i_6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => payload_b(30),
      I1 => payload_a(30),
      I2 => sel,
      O => p_32_out(30)
    );
\m_axis_tdata[223]_INST_0_i_6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => payload_b(31),
      I1 => payload_a(31),
      I2 => sel,
      O => p_32_out(31)
    );
\m_axis_tkeep[24]_INST_0_i_6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => payload_b(32),
      I1 => payload_a(32),
      I2 => sel,
      O => p_32_out(32)
    );
\m_axis_tkeep[25]_INST_0_i_6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => payload_b(33),
      I1 => payload_a(33),
      I2 => sel,
      O => p_32_out(33)
    );
\m_axis_tkeep[26]_INST_0_i_6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => payload_b(34),
      I1 => payload_a(34),
      I2 => sel,
      O => p_32_out(34)
    );
\m_axis_tkeep[27]_INST_0_i_6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => payload_b(35),
      I1 => payload_a(35),
      I2 => sel,
      O => p_32_out(35)
    );
\m_axis_tlast[6]_INST_0_i_6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => payload_b(36),
      I1 => payload_a(36),
      I2 => sel,
      O => p_32_out(36)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \top_xbar_4_axis_register_slice_v1_1_8_axisc_register_slice_6\ is
  port (
    \gen_AB_reg_slice.sel_rd_reg_0\ : out STD_LOGIC;
    \s_axis_tready[5]\ : out STD_LOGIC;
    \gen_AB_reg_slice.payload_a_reg[36]_0\ : out STD_LOGIC;
    p_7_out : out STD_LOGIC_VECTOR ( 36 downto 0 );
    ctrl_reg_synch : in STD_LOGIC_VECTOR ( 35 downto 0 );
    m_axis_tready : in STD_LOGIC_VECTOR ( 6 downto 0 );
    aclken : in STD_LOGIC;
    areset_r : in STD_LOGIC;
    s_axis_tvalid : in STD_LOGIC_VECTOR ( 0 to 0 );
    aclk : in STD_LOGIC;
    S_AXIS_TPAYLOAD : in STD_LOGIC_VECTOR ( 36 downto 0 );
    \gen_static_router.gen_synch.ctrl_reg_synch_reg[30]\ : in STD_LOGIC;
    \gen_static_router.gen_synch.ctrl_reg_synch_reg[28]\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \top_xbar_4_axis_register_slice_v1_1_8_axisc_register_slice_6\ : entity is "axis_register_slice_v1_1_8_axisc_register_slice";
end \top_xbar_4_axis_register_slice_v1_1_8_axisc_register_slice_6\;

architecture STRUCTURE of \top_xbar_4_axis_register_slice_v1_1_8_axisc_register_slice_6\ is
  signal dec_tready : STD_LOGIC_VECTOR ( 41 downto 35 );
  signal \gen_AB_reg_slice.payload_a[36]_i_1__4_n_0\ : STD_LOGIC;
  signal \^gen_ab_reg_slice.payload_a_reg[36]_0\ : STD_LOGIC;
  signal \gen_AB_reg_slice.sel_rd_i_1__4_n_0\ : STD_LOGIC;
  signal \gen_AB_reg_slice.sel_rd_i_2__4_n_0\ : STD_LOGIC;
  signal \gen_AB_reg_slice.sel_rd_i_3__4_n_0\ : STD_LOGIC;
  signal \^gen_ab_reg_slice.sel_rd_reg_0\ : STD_LOGIC;
  signal \gen_AB_reg_slice.sel_wr_i_1__4_n_0\ : STD_LOGIC;
  signal \gen_AB_reg_slice.state[0]_i_1__4_n_0\ : STD_LOGIC;
  signal \gen_AB_reg_slice.state[1]_i_1__4_n_0\ : STD_LOGIC;
  signal \gen_AB_reg_slice.state[1]_i_2__4_n_0\ : STD_LOGIC;
  signal \gen_AB_reg_slice.state[1]_i_3__4_n_0\ : STD_LOGIC;
  signal \gen_AB_reg_slice.state[1]_i_4__4_n_0\ : STD_LOGIC;
  signal payload_a : STD_LOGIC_VECTOR ( 36 downto 0 );
  signal payload_b : STD_LOGIC_VECTOR ( 36 downto 0 );
  signal payload_b_0 : STD_LOGIC;
  signal \^s_axis_tready[5]\ : STD_LOGIC;
  signal sel : STD_LOGIC;
  signal sel_wr : STD_LOGIC;
  attribute FSM_ENCODING : string;
  attribute FSM_ENCODING of \gen_AB_reg_slice.state_reg[0]\ : label is "none";
  attribute FSM_ENCODING of \gen_AB_reg_slice.state_reg[1]\ : label is "none";
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \m_axis_tdata[192]_INST_0_i_8\ : label is "soft_lutpair91";
  attribute SOFT_HLUTNM of \m_axis_tdata[193]_INST_0_i_8\ : label is "soft_lutpair91";
  attribute SOFT_HLUTNM of \m_axis_tdata[194]_INST_0_i_8\ : label is "soft_lutpair92";
  attribute SOFT_HLUTNM of \m_axis_tdata[195]_INST_0_i_8\ : label is "soft_lutpair92";
  attribute SOFT_HLUTNM of \m_axis_tdata[196]_INST_0_i_8\ : label is "soft_lutpair93";
  attribute SOFT_HLUTNM of \m_axis_tdata[197]_INST_0_i_8\ : label is "soft_lutpair93";
  attribute SOFT_HLUTNM of \m_axis_tdata[198]_INST_0_i_8\ : label is "soft_lutpair94";
  attribute SOFT_HLUTNM of \m_axis_tdata[199]_INST_0_i_8\ : label is "soft_lutpair94";
  attribute SOFT_HLUTNM of \m_axis_tdata[200]_INST_0_i_8\ : label is "soft_lutpair95";
  attribute SOFT_HLUTNM of \m_axis_tdata[201]_INST_0_i_8\ : label is "soft_lutpair95";
  attribute SOFT_HLUTNM of \m_axis_tdata[202]_INST_0_i_8\ : label is "soft_lutpair96";
  attribute SOFT_HLUTNM of \m_axis_tdata[203]_INST_0_i_8\ : label is "soft_lutpair96";
  attribute SOFT_HLUTNM of \m_axis_tdata[204]_INST_0_i_8\ : label is "soft_lutpair97";
  attribute SOFT_HLUTNM of \m_axis_tdata[205]_INST_0_i_8\ : label is "soft_lutpair97";
  attribute SOFT_HLUTNM of \m_axis_tdata[206]_INST_0_i_8\ : label is "soft_lutpair98";
  attribute SOFT_HLUTNM of \m_axis_tdata[207]_INST_0_i_8\ : label is "soft_lutpair98";
  attribute SOFT_HLUTNM of \m_axis_tdata[208]_INST_0_i_8\ : label is "soft_lutpair99";
  attribute SOFT_HLUTNM of \m_axis_tdata[209]_INST_0_i_8\ : label is "soft_lutpair99";
  attribute SOFT_HLUTNM of \m_axis_tdata[210]_INST_0_i_8\ : label is "soft_lutpair100";
  attribute SOFT_HLUTNM of \m_axis_tdata[211]_INST_0_i_8\ : label is "soft_lutpair100";
  attribute SOFT_HLUTNM of \m_axis_tdata[212]_INST_0_i_8\ : label is "soft_lutpair101";
  attribute SOFT_HLUTNM of \m_axis_tdata[213]_INST_0_i_8\ : label is "soft_lutpair101";
  attribute SOFT_HLUTNM of \m_axis_tdata[214]_INST_0_i_8\ : label is "soft_lutpair102";
  attribute SOFT_HLUTNM of \m_axis_tdata[215]_INST_0_i_8\ : label is "soft_lutpair102";
  attribute SOFT_HLUTNM of \m_axis_tdata[216]_INST_0_i_8\ : label is "soft_lutpair103";
  attribute SOFT_HLUTNM of \m_axis_tdata[217]_INST_0_i_8\ : label is "soft_lutpair103";
  attribute SOFT_HLUTNM of \m_axis_tdata[218]_INST_0_i_8\ : label is "soft_lutpair104";
  attribute SOFT_HLUTNM of \m_axis_tdata[219]_INST_0_i_8\ : label is "soft_lutpair104";
  attribute SOFT_HLUTNM of \m_axis_tdata[220]_INST_0_i_8\ : label is "soft_lutpair105";
  attribute SOFT_HLUTNM of \m_axis_tdata[221]_INST_0_i_8\ : label is "soft_lutpair105";
  attribute SOFT_HLUTNM of \m_axis_tdata[222]_INST_0_i_8\ : label is "soft_lutpair106";
  attribute SOFT_HLUTNM of \m_axis_tdata[223]_INST_0_i_8\ : label is "soft_lutpair106";
  attribute SOFT_HLUTNM of \m_axis_tkeep[24]_INST_0_i_8\ : label is "soft_lutpair107";
  attribute SOFT_HLUTNM of \m_axis_tkeep[25]_INST_0_i_8\ : label is "soft_lutpair107";
  attribute SOFT_HLUTNM of \m_axis_tkeep[26]_INST_0_i_8\ : label is "soft_lutpair108";
  attribute SOFT_HLUTNM of \m_axis_tkeep[27]_INST_0_i_8\ : label is "soft_lutpair108";
begin
  \gen_AB_reg_slice.payload_a_reg[36]_0\ <= \^gen_ab_reg_slice.payload_a_reg[36]_0\;
  \gen_AB_reg_slice.sel_rd_reg_0\ <= \^gen_ab_reg_slice.sel_rd_reg_0\;
  \s_axis_tready[5]\ <= \^s_axis_tready[5]\;
\gen_AB_reg_slice.payload_a[36]_i_1__4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00B0"
    )
        port map (
      I0 => \^s_axis_tready[5]\,
      I1 => \^gen_ab_reg_slice.payload_a_reg[36]_0\,
      I2 => aclken,
      I3 => sel_wr,
      O => \gen_AB_reg_slice.payload_a[36]_i_1__4_n_0\
    );
\gen_AB_reg_slice.payload_a_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => \gen_AB_reg_slice.payload_a[36]_i_1__4_n_0\,
      D => S_AXIS_TPAYLOAD(0),
      Q => payload_a(0),
      R => '0'
    );
\gen_AB_reg_slice.payload_a_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => \gen_AB_reg_slice.payload_a[36]_i_1__4_n_0\,
      D => S_AXIS_TPAYLOAD(10),
      Q => payload_a(10),
      R => '0'
    );
\gen_AB_reg_slice.payload_a_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => \gen_AB_reg_slice.payload_a[36]_i_1__4_n_0\,
      D => S_AXIS_TPAYLOAD(11),
      Q => payload_a(11),
      R => '0'
    );
\gen_AB_reg_slice.payload_a_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => \gen_AB_reg_slice.payload_a[36]_i_1__4_n_0\,
      D => S_AXIS_TPAYLOAD(12),
      Q => payload_a(12),
      R => '0'
    );
\gen_AB_reg_slice.payload_a_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => \gen_AB_reg_slice.payload_a[36]_i_1__4_n_0\,
      D => S_AXIS_TPAYLOAD(13),
      Q => payload_a(13),
      R => '0'
    );
\gen_AB_reg_slice.payload_a_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => \gen_AB_reg_slice.payload_a[36]_i_1__4_n_0\,
      D => S_AXIS_TPAYLOAD(14),
      Q => payload_a(14),
      R => '0'
    );
\gen_AB_reg_slice.payload_a_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => \gen_AB_reg_slice.payload_a[36]_i_1__4_n_0\,
      D => S_AXIS_TPAYLOAD(15),
      Q => payload_a(15),
      R => '0'
    );
\gen_AB_reg_slice.payload_a_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => \gen_AB_reg_slice.payload_a[36]_i_1__4_n_0\,
      D => S_AXIS_TPAYLOAD(16),
      Q => payload_a(16),
      R => '0'
    );
\gen_AB_reg_slice.payload_a_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => \gen_AB_reg_slice.payload_a[36]_i_1__4_n_0\,
      D => S_AXIS_TPAYLOAD(17),
      Q => payload_a(17),
      R => '0'
    );
\gen_AB_reg_slice.payload_a_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => \gen_AB_reg_slice.payload_a[36]_i_1__4_n_0\,
      D => S_AXIS_TPAYLOAD(18),
      Q => payload_a(18),
      R => '0'
    );
\gen_AB_reg_slice.payload_a_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => \gen_AB_reg_slice.payload_a[36]_i_1__4_n_0\,
      D => S_AXIS_TPAYLOAD(19),
      Q => payload_a(19),
      R => '0'
    );
\gen_AB_reg_slice.payload_a_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => \gen_AB_reg_slice.payload_a[36]_i_1__4_n_0\,
      D => S_AXIS_TPAYLOAD(1),
      Q => payload_a(1),
      R => '0'
    );
\gen_AB_reg_slice.payload_a_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => \gen_AB_reg_slice.payload_a[36]_i_1__4_n_0\,
      D => S_AXIS_TPAYLOAD(20),
      Q => payload_a(20),
      R => '0'
    );
\gen_AB_reg_slice.payload_a_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => \gen_AB_reg_slice.payload_a[36]_i_1__4_n_0\,
      D => S_AXIS_TPAYLOAD(21),
      Q => payload_a(21),
      R => '0'
    );
\gen_AB_reg_slice.payload_a_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => \gen_AB_reg_slice.payload_a[36]_i_1__4_n_0\,
      D => S_AXIS_TPAYLOAD(22),
      Q => payload_a(22),
      R => '0'
    );
\gen_AB_reg_slice.payload_a_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => \gen_AB_reg_slice.payload_a[36]_i_1__4_n_0\,
      D => S_AXIS_TPAYLOAD(23),
      Q => payload_a(23),
      R => '0'
    );
\gen_AB_reg_slice.payload_a_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => \gen_AB_reg_slice.payload_a[36]_i_1__4_n_0\,
      D => S_AXIS_TPAYLOAD(24),
      Q => payload_a(24),
      R => '0'
    );
\gen_AB_reg_slice.payload_a_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => \gen_AB_reg_slice.payload_a[36]_i_1__4_n_0\,
      D => S_AXIS_TPAYLOAD(25),
      Q => payload_a(25),
      R => '0'
    );
\gen_AB_reg_slice.payload_a_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => \gen_AB_reg_slice.payload_a[36]_i_1__4_n_0\,
      D => S_AXIS_TPAYLOAD(26),
      Q => payload_a(26),
      R => '0'
    );
\gen_AB_reg_slice.payload_a_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => \gen_AB_reg_slice.payload_a[36]_i_1__4_n_0\,
      D => S_AXIS_TPAYLOAD(27),
      Q => payload_a(27),
      R => '0'
    );
\gen_AB_reg_slice.payload_a_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => \gen_AB_reg_slice.payload_a[36]_i_1__4_n_0\,
      D => S_AXIS_TPAYLOAD(28),
      Q => payload_a(28),
      R => '0'
    );
\gen_AB_reg_slice.payload_a_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => \gen_AB_reg_slice.payload_a[36]_i_1__4_n_0\,
      D => S_AXIS_TPAYLOAD(29),
      Q => payload_a(29),
      R => '0'
    );
\gen_AB_reg_slice.payload_a_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => \gen_AB_reg_slice.payload_a[36]_i_1__4_n_0\,
      D => S_AXIS_TPAYLOAD(2),
      Q => payload_a(2),
      R => '0'
    );
\gen_AB_reg_slice.payload_a_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => \gen_AB_reg_slice.payload_a[36]_i_1__4_n_0\,
      D => S_AXIS_TPAYLOAD(30),
      Q => payload_a(30),
      R => '0'
    );
\gen_AB_reg_slice.payload_a_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => \gen_AB_reg_slice.payload_a[36]_i_1__4_n_0\,
      D => S_AXIS_TPAYLOAD(31),
      Q => payload_a(31),
      R => '0'
    );
\gen_AB_reg_slice.payload_a_reg[32]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => \gen_AB_reg_slice.payload_a[36]_i_1__4_n_0\,
      D => S_AXIS_TPAYLOAD(32),
      Q => payload_a(32),
      R => '0'
    );
\gen_AB_reg_slice.payload_a_reg[33]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => \gen_AB_reg_slice.payload_a[36]_i_1__4_n_0\,
      D => S_AXIS_TPAYLOAD(33),
      Q => payload_a(33),
      R => '0'
    );
\gen_AB_reg_slice.payload_a_reg[34]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => \gen_AB_reg_slice.payload_a[36]_i_1__4_n_0\,
      D => S_AXIS_TPAYLOAD(34),
      Q => payload_a(34),
      R => '0'
    );
\gen_AB_reg_slice.payload_a_reg[35]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => \gen_AB_reg_slice.payload_a[36]_i_1__4_n_0\,
      D => S_AXIS_TPAYLOAD(35),
      Q => payload_a(35),
      R => '0'
    );
\gen_AB_reg_slice.payload_a_reg[36]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => \gen_AB_reg_slice.payload_a[36]_i_1__4_n_0\,
      D => S_AXIS_TPAYLOAD(36),
      Q => payload_a(36),
      R => '0'
    );
\gen_AB_reg_slice.payload_a_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => \gen_AB_reg_slice.payload_a[36]_i_1__4_n_0\,
      D => S_AXIS_TPAYLOAD(3),
      Q => payload_a(3),
      R => '0'
    );
\gen_AB_reg_slice.payload_a_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => \gen_AB_reg_slice.payload_a[36]_i_1__4_n_0\,
      D => S_AXIS_TPAYLOAD(4),
      Q => payload_a(4),
      R => '0'
    );
\gen_AB_reg_slice.payload_a_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => \gen_AB_reg_slice.payload_a[36]_i_1__4_n_0\,
      D => S_AXIS_TPAYLOAD(5),
      Q => payload_a(5),
      R => '0'
    );
\gen_AB_reg_slice.payload_a_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => \gen_AB_reg_slice.payload_a[36]_i_1__4_n_0\,
      D => S_AXIS_TPAYLOAD(6),
      Q => payload_a(6),
      R => '0'
    );
\gen_AB_reg_slice.payload_a_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => \gen_AB_reg_slice.payload_a[36]_i_1__4_n_0\,
      D => S_AXIS_TPAYLOAD(7),
      Q => payload_a(7),
      R => '0'
    );
\gen_AB_reg_slice.payload_a_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => \gen_AB_reg_slice.payload_a[36]_i_1__4_n_0\,
      D => S_AXIS_TPAYLOAD(8),
      Q => payload_a(8),
      R => '0'
    );
\gen_AB_reg_slice.payload_a_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => \gen_AB_reg_slice.payload_a[36]_i_1__4_n_0\,
      D => S_AXIS_TPAYLOAD(9),
      Q => payload_a(9),
      R => '0'
    );
\gen_AB_reg_slice.payload_b[36]_i_1__4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B000"
    )
        port map (
      I0 => \^s_axis_tready[5]\,
      I1 => \^gen_ab_reg_slice.payload_a_reg[36]_0\,
      I2 => aclken,
      I3 => sel_wr,
      O => payload_b_0
    );
\gen_AB_reg_slice.payload_b_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => payload_b_0,
      D => S_AXIS_TPAYLOAD(0),
      Q => payload_b(0),
      R => '0'
    );
\gen_AB_reg_slice.payload_b_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => payload_b_0,
      D => S_AXIS_TPAYLOAD(10),
      Q => payload_b(10),
      R => '0'
    );
\gen_AB_reg_slice.payload_b_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => payload_b_0,
      D => S_AXIS_TPAYLOAD(11),
      Q => payload_b(11),
      R => '0'
    );
\gen_AB_reg_slice.payload_b_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => payload_b_0,
      D => S_AXIS_TPAYLOAD(12),
      Q => payload_b(12),
      R => '0'
    );
\gen_AB_reg_slice.payload_b_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => payload_b_0,
      D => S_AXIS_TPAYLOAD(13),
      Q => payload_b(13),
      R => '0'
    );
\gen_AB_reg_slice.payload_b_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => payload_b_0,
      D => S_AXIS_TPAYLOAD(14),
      Q => payload_b(14),
      R => '0'
    );
\gen_AB_reg_slice.payload_b_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => payload_b_0,
      D => S_AXIS_TPAYLOAD(15),
      Q => payload_b(15),
      R => '0'
    );
\gen_AB_reg_slice.payload_b_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => payload_b_0,
      D => S_AXIS_TPAYLOAD(16),
      Q => payload_b(16),
      R => '0'
    );
\gen_AB_reg_slice.payload_b_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => payload_b_0,
      D => S_AXIS_TPAYLOAD(17),
      Q => payload_b(17),
      R => '0'
    );
\gen_AB_reg_slice.payload_b_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => payload_b_0,
      D => S_AXIS_TPAYLOAD(18),
      Q => payload_b(18),
      R => '0'
    );
\gen_AB_reg_slice.payload_b_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => payload_b_0,
      D => S_AXIS_TPAYLOAD(19),
      Q => payload_b(19),
      R => '0'
    );
\gen_AB_reg_slice.payload_b_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => payload_b_0,
      D => S_AXIS_TPAYLOAD(1),
      Q => payload_b(1),
      R => '0'
    );
\gen_AB_reg_slice.payload_b_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => payload_b_0,
      D => S_AXIS_TPAYLOAD(20),
      Q => payload_b(20),
      R => '0'
    );
\gen_AB_reg_slice.payload_b_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => payload_b_0,
      D => S_AXIS_TPAYLOAD(21),
      Q => payload_b(21),
      R => '0'
    );
\gen_AB_reg_slice.payload_b_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => payload_b_0,
      D => S_AXIS_TPAYLOAD(22),
      Q => payload_b(22),
      R => '0'
    );
\gen_AB_reg_slice.payload_b_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => payload_b_0,
      D => S_AXIS_TPAYLOAD(23),
      Q => payload_b(23),
      R => '0'
    );
\gen_AB_reg_slice.payload_b_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => payload_b_0,
      D => S_AXIS_TPAYLOAD(24),
      Q => payload_b(24),
      R => '0'
    );
\gen_AB_reg_slice.payload_b_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => payload_b_0,
      D => S_AXIS_TPAYLOAD(25),
      Q => payload_b(25),
      R => '0'
    );
\gen_AB_reg_slice.payload_b_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => payload_b_0,
      D => S_AXIS_TPAYLOAD(26),
      Q => payload_b(26),
      R => '0'
    );
\gen_AB_reg_slice.payload_b_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => payload_b_0,
      D => S_AXIS_TPAYLOAD(27),
      Q => payload_b(27),
      R => '0'
    );
\gen_AB_reg_slice.payload_b_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => payload_b_0,
      D => S_AXIS_TPAYLOAD(28),
      Q => payload_b(28),
      R => '0'
    );
\gen_AB_reg_slice.payload_b_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => payload_b_0,
      D => S_AXIS_TPAYLOAD(29),
      Q => payload_b(29),
      R => '0'
    );
\gen_AB_reg_slice.payload_b_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => payload_b_0,
      D => S_AXIS_TPAYLOAD(2),
      Q => payload_b(2),
      R => '0'
    );
\gen_AB_reg_slice.payload_b_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => payload_b_0,
      D => S_AXIS_TPAYLOAD(30),
      Q => payload_b(30),
      R => '0'
    );
\gen_AB_reg_slice.payload_b_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => payload_b_0,
      D => S_AXIS_TPAYLOAD(31),
      Q => payload_b(31),
      R => '0'
    );
\gen_AB_reg_slice.payload_b_reg[32]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => payload_b_0,
      D => S_AXIS_TPAYLOAD(32),
      Q => payload_b(32),
      R => '0'
    );
\gen_AB_reg_slice.payload_b_reg[33]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => payload_b_0,
      D => S_AXIS_TPAYLOAD(33),
      Q => payload_b(33),
      R => '0'
    );
\gen_AB_reg_slice.payload_b_reg[34]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => payload_b_0,
      D => S_AXIS_TPAYLOAD(34),
      Q => payload_b(34),
      R => '0'
    );
\gen_AB_reg_slice.payload_b_reg[35]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => payload_b_0,
      D => S_AXIS_TPAYLOAD(35),
      Q => payload_b(35),
      R => '0'
    );
\gen_AB_reg_slice.payload_b_reg[36]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => payload_b_0,
      D => S_AXIS_TPAYLOAD(36),
      Q => payload_b(36),
      R => '0'
    );
\gen_AB_reg_slice.payload_b_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => payload_b_0,
      D => S_AXIS_TPAYLOAD(3),
      Q => payload_b(3),
      R => '0'
    );
\gen_AB_reg_slice.payload_b_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => payload_b_0,
      D => S_AXIS_TPAYLOAD(4),
      Q => payload_b(4),
      R => '0'
    );
\gen_AB_reg_slice.payload_b_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => payload_b_0,
      D => S_AXIS_TPAYLOAD(5),
      Q => payload_b(5),
      R => '0'
    );
\gen_AB_reg_slice.payload_b_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => payload_b_0,
      D => S_AXIS_TPAYLOAD(6),
      Q => payload_b(6),
      R => '0'
    );
\gen_AB_reg_slice.payload_b_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => payload_b_0,
      D => S_AXIS_TPAYLOAD(7),
      Q => payload_b(7),
      R => '0'
    );
\gen_AB_reg_slice.payload_b_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => payload_b_0,
      D => S_AXIS_TPAYLOAD(8),
      Q => payload_b(8),
      R => '0'
    );
\gen_AB_reg_slice.payload_b_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => payload_b_0,
      D => S_AXIS_TPAYLOAD(9),
      Q => payload_b(9),
      R => '0'
    );
\gen_AB_reg_slice.sel_rd_i_1__4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FDFFFFFF02000000"
    )
        port map (
      I0 => \^gen_ab_reg_slice.payload_a_reg[36]_0\,
      I1 => \gen_AB_reg_slice.sel_rd_i_2__4_n_0\,
      I2 => \gen_AB_reg_slice.sel_rd_i_3__4_n_0\,
      I3 => \gen_AB_reg_slice.state[1]_i_4__4_n_0\,
      I4 => aclken,
      I5 => sel,
      O => \gen_AB_reg_slice.sel_rd_i_1__4_n_0\
    );
\gen_AB_reg_slice.sel_rd_i_2__4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00020000FFFFFFFF"
    )
        port map (
      I0 => ctrl_reg_synch(0),
      I1 => ctrl_reg_synch(3),
      I2 => \gen_static_router.gen_synch.ctrl_reg_synch_reg[28]\,
      I3 => ctrl_reg_synch(1),
      I4 => ctrl_reg_synch(2),
      I5 => dec_tready(36),
      O => \gen_AB_reg_slice.sel_rd_i_2__4_n_0\
    );
\gen_AB_reg_slice.sel_rd_i_3__4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00020000FFFFFFFF"
    )
        port map (
      I0 => ctrl_reg_synch(8),
      I1 => ctrl_reg_synch(11),
      I2 => \gen_static_router.gen_synch.ctrl_reg_synch_reg[30]\,
      I3 => ctrl_reg_synch(9),
      I4 => ctrl_reg_synch(10),
      I5 => dec_tready(38),
      O => \gen_AB_reg_slice.sel_rd_i_3__4_n_0\
    );
\gen_AB_reg_slice.sel_rd_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => \gen_AB_reg_slice.sel_rd_i_1__4_n_0\,
      Q => sel,
      R => \gen_AB_reg_slice.state[1]_i_1__4_n_0\
    );
\gen_AB_reg_slice.sel_wr_i_1__4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => aclken,
      I1 => s_axis_tvalid(0),
      I2 => \^s_axis_tready[5]\,
      I3 => sel_wr,
      O => \gen_AB_reg_slice.sel_wr_i_1__4_n_0\
    );
\gen_AB_reg_slice.sel_wr_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => \gen_AB_reg_slice.sel_wr_i_1__4_n_0\,
      Q => sel_wr,
      R => \gen_AB_reg_slice.state[1]_i_1__4_n_0\
    );
\gen_AB_reg_slice.state[0]_i_1__4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFAADF00FF00FF00"
    )
        port map (
      I0 => aclken,
      I1 => \gen_AB_reg_slice.state[1]_i_3__4_n_0\,
      I2 => \gen_AB_reg_slice.state[1]_i_4__4_n_0\,
      I3 => \^gen_ab_reg_slice.payload_a_reg[36]_0\,
      I4 => s_axis_tvalid(0),
      I5 => \^s_axis_tready[5]\,
      O => \gen_AB_reg_slice.state[0]_i_1__4_n_0\
    );
\gen_AB_reg_slice.state[1]_i_10__4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFDFFFFFFFFF"
    )
        port map (
      I0 => ctrl_reg_synch(26),
      I1 => ctrl_reg_synch(25),
      I2 => ctrl_reg_synch(34),
      I3 => m_axis_tready(6),
      I4 => ctrl_reg_synch(27),
      I5 => ctrl_reg_synch(24),
      O => dec_tready(41)
    );
\gen_AB_reg_slice.state[1]_i_11__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFDFFFFFFFFF"
    )
        port map (
      I0 => ctrl_reg_synch(18),
      I1 => ctrl_reg_synch(17),
      I2 => ctrl_reg_synch(32),
      I3 => m_axis_tready(4),
      I4 => ctrl_reg_synch(19),
      I5 => ctrl_reg_synch(16),
      O => dec_tready(39)
    );
\gen_AB_reg_slice.state[1]_i_1__4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => areset_r,
      I1 => ctrl_reg_synch(35),
      O => \gen_AB_reg_slice.state[1]_i_1__4_n_0\
    );
\gen_AB_reg_slice.state[1]_i_2__4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"75FFFFFF20AA20AA"
    )
        port map (
      I0 => aclken,
      I1 => \gen_AB_reg_slice.state[1]_i_3__4_n_0\,
      I2 => \gen_AB_reg_slice.state[1]_i_4__4_n_0\,
      I3 => \^gen_ab_reg_slice.payload_a_reg[36]_0\,
      I4 => s_axis_tvalid(0),
      I5 => \^s_axis_tready[5]\,
      O => \gen_AB_reg_slice.state[1]_i_2__4_n_0\
    );
\gen_AB_reg_slice.state[1]_i_3__4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7FFF"
    )
        port map (
      I0 => dec_tready(36),
      I1 => dec_tready(35),
      I2 => dec_tready(38),
      I3 => dec_tready(37),
      O => \gen_AB_reg_slice.state[1]_i_3__4_n_0\
    );
\gen_AB_reg_slice.state[1]_i_4__4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FDFF000000000000"
    )
        port map (
      I0 => ctrl_reg_synch(20),
      I1 => ctrl_reg_synch(23),
      I2 => \^gen_ab_reg_slice.sel_rd_reg_0\,
      I3 => ctrl_reg_synch(22),
      I4 => dec_tready(41),
      I5 => dec_tready(39),
      O => \gen_AB_reg_slice.state[1]_i_4__4_n_0\
    );
\gen_AB_reg_slice.state[1]_i_5__4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFDFFFFFFFFF"
    )
        port map (
      I0 => ctrl_reg_synch(6),
      I1 => ctrl_reg_synch(5),
      I2 => ctrl_reg_synch(29),
      I3 => m_axis_tready(1),
      I4 => ctrl_reg_synch(7),
      I5 => ctrl_reg_synch(4),
      O => dec_tready(36)
    );
\gen_AB_reg_slice.state[1]_i_6__4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFDFFFFFFFFF"
    )
        port map (
      I0 => ctrl_reg_synch(2),
      I1 => ctrl_reg_synch(1),
      I2 => ctrl_reg_synch(28),
      I3 => m_axis_tready(0),
      I4 => ctrl_reg_synch(3),
      I5 => ctrl_reg_synch(0),
      O => dec_tready(35)
    );
\gen_AB_reg_slice.state[1]_i_7__4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFDFFFFFFFFF"
    )
        port map (
      I0 => ctrl_reg_synch(14),
      I1 => ctrl_reg_synch(13),
      I2 => ctrl_reg_synch(31),
      I3 => m_axis_tready(3),
      I4 => ctrl_reg_synch(15),
      I5 => ctrl_reg_synch(12),
      O => dec_tready(38)
    );
\gen_AB_reg_slice.state[1]_i_8__4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFDFFFFFFFFF"
    )
        port map (
      I0 => ctrl_reg_synch(10),
      I1 => ctrl_reg_synch(9),
      I2 => ctrl_reg_synch(30),
      I3 => m_axis_tready(2),
      I4 => ctrl_reg_synch(11),
      I5 => ctrl_reg_synch(8),
      O => dec_tready(37)
    );
\gen_AB_reg_slice.state[1]_i_9\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FB"
    )
        port map (
      I0 => ctrl_reg_synch(21),
      I1 => ctrl_reg_synch(33),
      I2 => m_axis_tready(5),
      O => \^gen_ab_reg_slice.sel_rd_reg_0\
    );
\gen_AB_reg_slice.state_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => \gen_AB_reg_slice.state[0]_i_1__4_n_0\,
      Q => \^gen_ab_reg_slice.payload_a_reg[36]_0\,
      R => \gen_AB_reg_slice.state[1]_i_1__4_n_0\
    );
\gen_AB_reg_slice.state_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => \gen_AB_reg_slice.state[1]_i_2__4_n_0\,
      Q => \^s_axis_tready[5]\,
      R => \gen_AB_reg_slice.state[1]_i_1__4_n_0\
    );
\m_axis_tdata[192]_INST_0_i_8\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => payload_b(0),
      I1 => payload_a(0),
      I2 => sel,
      O => p_7_out(0)
    );
\m_axis_tdata[193]_INST_0_i_8\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => payload_b(1),
      I1 => payload_a(1),
      I2 => sel,
      O => p_7_out(1)
    );
\m_axis_tdata[194]_INST_0_i_8\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => payload_b(2),
      I1 => payload_a(2),
      I2 => sel,
      O => p_7_out(2)
    );
\m_axis_tdata[195]_INST_0_i_8\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => payload_b(3),
      I1 => payload_a(3),
      I2 => sel,
      O => p_7_out(3)
    );
\m_axis_tdata[196]_INST_0_i_8\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => payload_b(4),
      I1 => payload_a(4),
      I2 => sel,
      O => p_7_out(4)
    );
\m_axis_tdata[197]_INST_0_i_8\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => payload_b(5),
      I1 => payload_a(5),
      I2 => sel,
      O => p_7_out(5)
    );
\m_axis_tdata[198]_INST_0_i_8\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => payload_b(6),
      I1 => payload_a(6),
      I2 => sel,
      O => p_7_out(6)
    );
\m_axis_tdata[199]_INST_0_i_8\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => payload_b(7),
      I1 => payload_a(7),
      I2 => sel,
      O => p_7_out(7)
    );
\m_axis_tdata[200]_INST_0_i_8\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => payload_b(8),
      I1 => payload_a(8),
      I2 => sel,
      O => p_7_out(8)
    );
\m_axis_tdata[201]_INST_0_i_8\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => payload_b(9),
      I1 => payload_a(9),
      I2 => sel,
      O => p_7_out(9)
    );
\m_axis_tdata[202]_INST_0_i_8\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => payload_b(10),
      I1 => payload_a(10),
      I2 => sel,
      O => p_7_out(10)
    );
\m_axis_tdata[203]_INST_0_i_8\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => payload_b(11),
      I1 => payload_a(11),
      I2 => sel,
      O => p_7_out(11)
    );
\m_axis_tdata[204]_INST_0_i_8\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => payload_b(12),
      I1 => payload_a(12),
      I2 => sel,
      O => p_7_out(12)
    );
\m_axis_tdata[205]_INST_0_i_8\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => payload_b(13),
      I1 => payload_a(13),
      I2 => sel,
      O => p_7_out(13)
    );
\m_axis_tdata[206]_INST_0_i_8\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => payload_b(14),
      I1 => payload_a(14),
      I2 => sel,
      O => p_7_out(14)
    );
\m_axis_tdata[207]_INST_0_i_8\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => payload_b(15),
      I1 => payload_a(15),
      I2 => sel,
      O => p_7_out(15)
    );
\m_axis_tdata[208]_INST_0_i_8\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => payload_b(16),
      I1 => payload_a(16),
      I2 => sel,
      O => p_7_out(16)
    );
\m_axis_tdata[209]_INST_0_i_8\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => payload_b(17),
      I1 => payload_a(17),
      I2 => sel,
      O => p_7_out(17)
    );
\m_axis_tdata[210]_INST_0_i_8\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => payload_b(18),
      I1 => payload_a(18),
      I2 => sel,
      O => p_7_out(18)
    );
\m_axis_tdata[211]_INST_0_i_8\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => payload_b(19),
      I1 => payload_a(19),
      I2 => sel,
      O => p_7_out(19)
    );
\m_axis_tdata[212]_INST_0_i_8\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => payload_b(20),
      I1 => payload_a(20),
      I2 => sel,
      O => p_7_out(20)
    );
\m_axis_tdata[213]_INST_0_i_8\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => payload_b(21),
      I1 => payload_a(21),
      I2 => sel,
      O => p_7_out(21)
    );
\m_axis_tdata[214]_INST_0_i_8\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => payload_b(22),
      I1 => payload_a(22),
      I2 => sel,
      O => p_7_out(22)
    );
\m_axis_tdata[215]_INST_0_i_8\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => payload_b(23),
      I1 => payload_a(23),
      I2 => sel,
      O => p_7_out(23)
    );
\m_axis_tdata[216]_INST_0_i_8\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => payload_b(24),
      I1 => payload_a(24),
      I2 => sel,
      O => p_7_out(24)
    );
\m_axis_tdata[217]_INST_0_i_8\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => payload_b(25),
      I1 => payload_a(25),
      I2 => sel,
      O => p_7_out(25)
    );
\m_axis_tdata[218]_INST_0_i_8\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => payload_b(26),
      I1 => payload_a(26),
      I2 => sel,
      O => p_7_out(26)
    );
\m_axis_tdata[219]_INST_0_i_8\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => payload_b(27),
      I1 => payload_a(27),
      I2 => sel,
      O => p_7_out(27)
    );
\m_axis_tdata[220]_INST_0_i_8\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => payload_b(28),
      I1 => payload_a(28),
      I2 => sel,
      O => p_7_out(28)
    );
\m_axis_tdata[221]_INST_0_i_8\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => payload_b(29),
      I1 => payload_a(29),
      I2 => sel,
      O => p_7_out(29)
    );
\m_axis_tdata[222]_INST_0_i_8\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => payload_b(30),
      I1 => payload_a(30),
      I2 => sel,
      O => p_7_out(30)
    );
\m_axis_tdata[223]_INST_0_i_8\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => payload_b(31),
      I1 => payload_a(31),
      I2 => sel,
      O => p_7_out(31)
    );
\m_axis_tkeep[24]_INST_0_i_8\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => payload_b(32),
      I1 => payload_a(32),
      I2 => sel,
      O => p_7_out(32)
    );
\m_axis_tkeep[25]_INST_0_i_8\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => payload_b(33),
      I1 => payload_a(33),
      I2 => sel,
      O => p_7_out(33)
    );
\m_axis_tkeep[26]_INST_0_i_8\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => payload_b(34),
      I1 => payload_a(34),
      I2 => sel,
      O => p_7_out(34)
    );
\m_axis_tkeep[27]_INST_0_i_8\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => payload_b(35),
      I1 => payload_a(35),
      I2 => sel,
      O => p_7_out(35)
    );
\m_axis_tlast[6]_INST_0_i_8\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => payload_b(36),
      I1 => payload_a(36),
      I2 => sel,
      O => p_7_out(36)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \top_xbar_4_axis_register_slice_v1_1_8_axisc_register_slice_7\ is
  port (
    \gen_AB_reg_slice.sel_rd_reg_0\ : out STD_LOGIC;
    \s_axis_tready[4]\ : out STD_LOGIC;
    \gen_AB_reg_slice.payload_a_reg[36]_0\ : out STD_LOGIC;
    \gen_AB_reg_slice.sel_rd_reg_1\ : out STD_LOGIC;
    p_12_out : out STD_LOGIC_VECTOR ( 36 downto 0 );
    ctrl_reg_synch : in STD_LOGIC_VECTOR ( 35 downto 0 );
    m_axis_tready : in STD_LOGIC_VECTOR ( 6 downto 0 );
    aclken : in STD_LOGIC;
    areset_r : in STD_LOGIC;
    s_axis_tvalid : in STD_LOGIC_VECTOR ( 0 to 0 );
    aclk : in STD_LOGIC;
    S_AXIS_TPAYLOAD : in STD_LOGIC_VECTOR ( 36 downto 0 );
    \gen_static_router.gen_synch.ctrl_reg_synch_reg[30]\ : in STD_LOGIC;
    \gen_static_router.gen_synch.ctrl_reg_synch_reg[28]\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \top_xbar_4_axis_register_slice_v1_1_8_axisc_register_slice_7\ : entity is "axis_register_slice_v1_1_8_axisc_register_slice";
end \top_xbar_4_axis_register_slice_v1_1_8_axisc_register_slice_7\;

architecture STRUCTURE of \top_xbar_4_axis_register_slice_v1_1_8_axisc_register_slice_7\ is
  signal dec_tready : STD_LOGIC_VECTOR ( 34 downto 28 );
  signal \gen_AB_reg_slice.payload_a[36]_i_1__3_n_0\ : STD_LOGIC;
  signal \^gen_ab_reg_slice.payload_a_reg[36]_0\ : STD_LOGIC;
  signal \gen_AB_reg_slice.sel_rd_i_1__3_n_0\ : STD_LOGIC;
  signal \gen_AB_reg_slice.sel_rd_i_2__3_n_0\ : STD_LOGIC;
  signal \gen_AB_reg_slice.sel_rd_i_3__3_n_0\ : STD_LOGIC;
  signal \^gen_ab_reg_slice.sel_rd_reg_0\ : STD_LOGIC;
  signal \^gen_ab_reg_slice.sel_rd_reg_1\ : STD_LOGIC;
  signal \gen_AB_reg_slice.sel_wr_i_1__3_n_0\ : STD_LOGIC;
  signal \gen_AB_reg_slice.state[0]_i_1__3_n_0\ : STD_LOGIC;
  signal \gen_AB_reg_slice.state[1]_i_1__3_n_0\ : STD_LOGIC;
  signal \gen_AB_reg_slice.state[1]_i_2__3_n_0\ : STD_LOGIC;
  signal \gen_AB_reg_slice.state[1]_i_3__3_n_0\ : STD_LOGIC;
  signal \gen_AB_reg_slice.state[1]_i_4__3_n_0\ : STD_LOGIC;
  signal payload_a : STD_LOGIC_VECTOR ( 36 downto 0 );
  signal payload_b : STD_LOGIC_VECTOR ( 36 downto 0 );
  signal payload_b_0 : STD_LOGIC;
  signal \^s_axis_tready[4]\ : STD_LOGIC;
  signal sel : STD_LOGIC;
  signal sel_wr : STD_LOGIC;
  attribute FSM_ENCODING : string;
  attribute FSM_ENCODING of \gen_AB_reg_slice.state_reg[0]\ : label is "none";
  attribute FSM_ENCODING of \gen_AB_reg_slice.state_reg[1]\ : label is "none";
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \m_axis_tdata[192]_INST_0_i_9\ : label is "soft_lutpair73";
  attribute SOFT_HLUTNM of \m_axis_tdata[193]_INST_0_i_9\ : label is "soft_lutpair74";
  attribute SOFT_HLUTNM of \m_axis_tdata[194]_INST_0_i_9\ : label is "soft_lutpair75";
  attribute SOFT_HLUTNM of \m_axis_tdata[195]_INST_0_i_9\ : label is "soft_lutpair75";
  attribute SOFT_HLUTNM of \m_axis_tdata[196]_INST_0_i_9\ : label is "soft_lutpair76";
  attribute SOFT_HLUTNM of \m_axis_tdata[197]_INST_0_i_9\ : label is "soft_lutpair76";
  attribute SOFT_HLUTNM of \m_axis_tdata[198]_INST_0_i_9\ : label is "soft_lutpair77";
  attribute SOFT_HLUTNM of \m_axis_tdata[199]_INST_0_i_9\ : label is "soft_lutpair77";
  attribute SOFT_HLUTNM of \m_axis_tdata[200]_INST_0_i_9\ : label is "soft_lutpair78";
  attribute SOFT_HLUTNM of \m_axis_tdata[201]_INST_0_i_9\ : label is "soft_lutpair78";
  attribute SOFT_HLUTNM of \m_axis_tdata[202]_INST_0_i_9\ : label is "soft_lutpair73";
  attribute SOFT_HLUTNM of \m_axis_tdata[203]_INST_0_i_9\ : label is "soft_lutpair79";
  attribute SOFT_HLUTNM of \m_axis_tdata[204]_INST_0_i_9\ : label is "soft_lutpair80";
  attribute SOFT_HLUTNM of \m_axis_tdata[205]_INST_0_i_9\ : label is "soft_lutpair80";
  attribute SOFT_HLUTNM of \m_axis_tdata[206]_INST_0_i_9\ : label is "soft_lutpair81";
  attribute SOFT_HLUTNM of \m_axis_tdata[207]_INST_0_i_9\ : label is "soft_lutpair81";
  attribute SOFT_HLUTNM of \m_axis_tdata[208]_INST_0_i_9\ : label is "soft_lutpair82";
  attribute SOFT_HLUTNM of \m_axis_tdata[209]_INST_0_i_9\ : label is "soft_lutpair82";
  attribute SOFT_HLUTNM of \m_axis_tdata[210]_INST_0_i_9\ : label is "soft_lutpair74";
  attribute SOFT_HLUTNM of \m_axis_tdata[211]_INST_0_i_9\ : label is "soft_lutpair79";
  attribute SOFT_HLUTNM of \m_axis_tdata[212]_INST_0_i_9\ : label is "soft_lutpair83";
  attribute SOFT_HLUTNM of \m_axis_tdata[213]_INST_0_i_9\ : label is "soft_lutpair84";
  attribute SOFT_HLUTNM of \m_axis_tdata[214]_INST_0_i_9\ : label is "soft_lutpair85";
  attribute SOFT_HLUTNM of \m_axis_tdata[215]_INST_0_i_9\ : label is "soft_lutpair85";
  attribute SOFT_HLUTNM of \m_axis_tdata[216]_INST_0_i_9\ : label is "soft_lutpair83";
  attribute SOFT_HLUTNM of \m_axis_tdata[217]_INST_0_i_9\ : label is "soft_lutpair86";
  attribute SOFT_HLUTNM of \m_axis_tdata[218]_INST_0_i_9\ : label is "soft_lutpair87";
  attribute SOFT_HLUTNM of \m_axis_tdata[219]_INST_0_i_9\ : label is "soft_lutpair87";
  attribute SOFT_HLUTNM of \m_axis_tdata[220]_INST_0_i_9\ : label is "soft_lutpair84";
  attribute SOFT_HLUTNM of \m_axis_tdata[221]_INST_0_i_9\ : label is "soft_lutpair86";
  attribute SOFT_HLUTNM of \m_axis_tdata[222]_INST_0_i_9\ : label is "soft_lutpair88";
  attribute SOFT_HLUTNM of \m_axis_tdata[223]_INST_0_i_9\ : label is "soft_lutpair88";
  attribute SOFT_HLUTNM of \m_axis_tkeep[24]_INST_0_i_9\ : label is "soft_lutpair89";
  attribute SOFT_HLUTNM of \m_axis_tkeep[25]_INST_0_i_9\ : label is "soft_lutpair89";
  attribute SOFT_HLUTNM of \m_axis_tkeep[26]_INST_0_i_9\ : label is "soft_lutpair90";
  attribute SOFT_HLUTNM of \m_axis_tkeep[27]_INST_0_i_9\ : label is "soft_lutpair90";
begin
  \gen_AB_reg_slice.payload_a_reg[36]_0\ <= \^gen_ab_reg_slice.payload_a_reg[36]_0\;
  \gen_AB_reg_slice.sel_rd_reg_0\ <= \^gen_ab_reg_slice.sel_rd_reg_0\;
  \gen_AB_reg_slice.sel_rd_reg_1\ <= \^gen_ab_reg_slice.sel_rd_reg_1\;
  \s_axis_tready[4]\ <= \^s_axis_tready[4]\;
\gen_AB_reg_slice.payload_a[36]_i_1__3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00B0"
    )
        port map (
      I0 => \^s_axis_tready[4]\,
      I1 => \^gen_ab_reg_slice.payload_a_reg[36]_0\,
      I2 => aclken,
      I3 => sel_wr,
      O => \gen_AB_reg_slice.payload_a[36]_i_1__3_n_0\
    );
\gen_AB_reg_slice.payload_a_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => \gen_AB_reg_slice.payload_a[36]_i_1__3_n_0\,
      D => S_AXIS_TPAYLOAD(0),
      Q => payload_a(0),
      R => '0'
    );
\gen_AB_reg_slice.payload_a_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => \gen_AB_reg_slice.payload_a[36]_i_1__3_n_0\,
      D => S_AXIS_TPAYLOAD(10),
      Q => payload_a(10),
      R => '0'
    );
\gen_AB_reg_slice.payload_a_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => \gen_AB_reg_slice.payload_a[36]_i_1__3_n_0\,
      D => S_AXIS_TPAYLOAD(11),
      Q => payload_a(11),
      R => '0'
    );
\gen_AB_reg_slice.payload_a_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => \gen_AB_reg_slice.payload_a[36]_i_1__3_n_0\,
      D => S_AXIS_TPAYLOAD(12),
      Q => payload_a(12),
      R => '0'
    );
\gen_AB_reg_slice.payload_a_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => \gen_AB_reg_slice.payload_a[36]_i_1__3_n_0\,
      D => S_AXIS_TPAYLOAD(13),
      Q => payload_a(13),
      R => '0'
    );
\gen_AB_reg_slice.payload_a_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => \gen_AB_reg_slice.payload_a[36]_i_1__3_n_0\,
      D => S_AXIS_TPAYLOAD(14),
      Q => payload_a(14),
      R => '0'
    );
\gen_AB_reg_slice.payload_a_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => \gen_AB_reg_slice.payload_a[36]_i_1__3_n_0\,
      D => S_AXIS_TPAYLOAD(15),
      Q => payload_a(15),
      R => '0'
    );
\gen_AB_reg_slice.payload_a_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => \gen_AB_reg_slice.payload_a[36]_i_1__3_n_0\,
      D => S_AXIS_TPAYLOAD(16),
      Q => payload_a(16),
      R => '0'
    );
\gen_AB_reg_slice.payload_a_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => \gen_AB_reg_slice.payload_a[36]_i_1__3_n_0\,
      D => S_AXIS_TPAYLOAD(17),
      Q => payload_a(17),
      R => '0'
    );
\gen_AB_reg_slice.payload_a_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => \gen_AB_reg_slice.payload_a[36]_i_1__3_n_0\,
      D => S_AXIS_TPAYLOAD(18),
      Q => payload_a(18),
      R => '0'
    );
\gen_AB_reg_slice.payload_a_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => \gen_AB_reg_slice.payload_a[36]_i_1__3_n_0\,
      D => S_AXIS_TPAYLOAD(19),
      Q => payload_a(19),
      R => '0'
    );
\gen_AB_reg_slice.payload_a_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => \gen_AB_reg_slice.payload_a[36]_i_1__3_n_0\,
      D => S_AXIS_TPAYLOAD(1),
      Q => payload_a(1),
      R => '0'
    );
\gen_AB_reg_slice.payload_a_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => \gen_AB_reg_slice.payload_a[36]_i_1__3_n_0\,
      D => S_AXIS_TPAYLOAD(20),
      Q => payload_a(20),
      R => '0'
    );
\gen_AB_reg_slice.payload_a_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => \gen_AB_reg_slice.payload_a[36]_i_1__3_n_0\,
      D => S_AXIS_TPAYLOAD(21),
      Q => payload_a(21),
      R => '0'
    );
\gen_AB_reg_slice.payload_a_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => \gen_AB_reg_slice.payload_a[36]_i_1__3_n_0\,
      D => S_AXIS_TPAYLOAD(22),
      Q => payload_a(22),
      R => '0'
    );
\gen_AB_reg_slice.payload_a_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => \gen_AB_reg_slice.payload_a[36]_i_1__3_n_0\,
      D => S_AXIS_TPAYLOAD(23),
      Q => payload_a(23),
      R => '0'
    );
\gen_AB_reg_slice.payload_a_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => \gen_AB_reg_slice.payload_a[36]_i_1__3_n_0\,
      D => S_AXIS_TPAYLOAD(24),
      Q => payload_a(24),
      R => '0'
    );
\gen_AB_reg_slice.payload_a_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => \gen_AB_reg_slice.payload_a[36]_i_1__3_n_0\,
      D => S_AXIS_TPAYLOAD(25),
      Q => payload_a(25),
      R => '0'
    );
\gen_AB_reg_slice.payload_a_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => \gen_AB_reg_slice.payload_a[36]_i_1__3_n_0\,
      D => S_AXIS_TPAYLOAD(26),
      Q => payload_a(26),
      R => '0'
    );
\gen_AB_reg_slice.payload_a_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => \gen_AB_reg_slice.payload_a[36]_i_1__3_n_0\,
      D => S_AXIS_TPAYLOAD(27),
      Q => payload_a(27),
      R => '0'
    );
\gen_AB_reg_slice.payload_a_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => \gen_AB_reg_slice.payload_a[36]_i_1__3_n_0\,
      D => S_AXIS_TPAYLOAD(28),
      Q => payload_a(28),
      R => '0'
    );
\gen_AB_reg_slice.payload_a_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => \gen_AB_reg_slice.payload_a[36]_i_1__3_n_0\,
      D => S_AXIS_TPAYLOAD(29),
      Q => payload_a(29),
      R => '0'
    );
\gen_AB_reg_slice.payload_a_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => \gen_AB_reg_slice.payload_a[36]_i_1__3_n_0\,
      D => S_AXIS_TPAYLOAD(2),
      Q => payload_a(2),
      R => '0'
    );
\gen_AB_reg_slice.payload_a_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => \gen_AB_reg_slice.payload_a[36]_i_1__3_n_0\,
      D => S_AXIS_TPAYLOAD(30),
      Q => payload_a(30),
      R => '0'
    );
\gen_AB_reg_slice.payload_a_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => \gen_AB_reg_slice.payload_a[36]_i_1__3_n_0\,
      D => S_AXIS_TPAYLOAD(31),
      Q => payload_a(31),
      R => '0'
    );
\gen_AB_reg_slice.payload_a_reg[32]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => \gen_AB_reg_slice.payload_a[36]_i_1__3_n_0\,
      D => S_AXIS_TPAYLOAD(32),
      Q => payload_a(32),
      R => '0'
    );
\gen_AB_reg_slice.payload_a_reg[33]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => \gen_AB_reg_slice.payload_a[36]_i_1__3_n_0\,
      D => S_AXIS_TPAYLOAD(33),
      Q => payload_a(33),
      R => '0'
    );
\gen_AB_reg_slice.payload_a_reg[34]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => \gen_AB_reg_slice.payload_a[36]_i_1__3_n_0\,
      D => S_AXIS_TPAYLOAD(34),
      Q => payload_a(34),
      R => '0'
    );
\gen_AB_reg_slice.payload_a_reg[35]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => \gen_AB_reg_slice.payload_a[36]_i_1__3_n_0\,
      D => S_AXIS_TPAYLOAD(35),
      Q => payload_a(35),
      R => '0'
    );
\gen_AB_reg_slice.payload_a_reg[36]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => \gen_AB_reg_slice.payload_a[36]_i_1__3_n_0\,
      D => S_AXIS_TPAYLOAD(36),
      Q => payload_a(36),
      R => '0'
    );
\gen_AB_reg_slice.payload_a_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => \gen_AB_reg_slice.payload_a[36]_i_1__3_n_0\,
      D => S_AXIS_TPAYLOAD(3),
      Q => payload_a(3),
      R => '0'
    );
\gen_AB_reg_slice.payload_a_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => \gen_AB_reg_slice.payload_a[36]_i_1__3_n_0\,
      D => S_AXIS_TPAYLOAD(4),
      Q => payload_a(4),
      R => '0'
    );
\gen_AB_reg_slice.payload_a_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => \gen_AB_reg_slice.payload_a[36]_i_1__3_n_0\,
      D => S_AXIS_TPAYLOAD(5),
      Q => payload_a(5),
      R => '0'
    );
\gen_AB_reg_slice.payload_a_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => \gen_AB_reg_slice.payload_a[36]_i_1__3_n_0\,
      D => S_AXIS_TPAYLOAD(6),
      Q => payload_a(6),
      R => '0'
    );
\gen_AB_reg_slice.payload_a_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => \gen_AB_reg_slice.payload_a[36]_i_1__3_n_0\,
      D => S_AXIS_TPAYLOAD(7),
      Q => payload_a(7),
      R => '0'
    );
\gen_AB_reg_slice.payload_a_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => \gen_AB_reg_slice.payload_a[36]_i_1__3_n_0\,
      D => S_AXIS_TPAYLOAD(8),
      Q => payload_a(8),
      R => '0'
    );
\gen_AB_reg_slice.payload_a_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => \gen_AB_reg_slice.payload_a[36]_i_1__3_n_0\,
      D => S_AXIS_TPAYLOAD(9),
      Q => payload_a(9),
      R => '0'
    );
\gen_AB_reg_slice.payload_b[36]_i_1__3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B000"
    )
        port map (
      I0 => \^s_axis_tready[4]\,
      I1 => \^gen_ab_reg_slice.payload_a_reg[36]_0\,
      I2 => aclken,
      I3 => sel_wr,
      O => payload_b_0
    );
\gen_AB_reg_slice.payload_b_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => payload_b_0,
      D => S_AXIS_TPAYLOAD(0),
      Q => payload_b(0),
      R => '0'
    );
\gen_AB_reg_slice.payload_b_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => payload_b_0,
      D => S_AXIS_TPAYLOAD(10),
      Q => payload_b(10),
      R => '0'
    );
\gen_AB_reg_slice.payload_b_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => payload_b_0,
      D => S_AXIS_TPAYLOAD(11),
      Q => payload_b(11),
      R => '0'
    );
\gen_AB_reg_slice.payload_b_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => payload_b_0,
      D => S_AXIS_TPAYLOAD(12),
      Q => payload_b(12),
      R => '0'
    );
\gen_AB_reg_slice.payload_b_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => payload_b_0,
      D => S_AXIS_TPAYLOAD(13),
      Q => payload_b(13),
      R => '0'
    );
\gen_AB_reg_slice.payload_b_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => payload_b_0,
      D => S_AXIS_TPAYLOAD(14),
      Q => payload_b(14),
      R => '0'
    );
\gen_AB_reg_slice.payload_b_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => payload_b_0,
      D => S_AXIS_TPAYLOAD(15),
      Q => payload_b(15),
      R => '0'
    );
\gen_AB_reg_slice.payload_b_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => payload_b_0,
      D => S_AXIS_TPAYLOAD(16),
      Q => payload_b(16),
      R => '0'
    );
\gen_AB_reg_slice.payload_b_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => payload_b_0,
      D => S_AXIS_TPAYLOAD(17),
      Q => payload_b(17),
      R => '0'
    );
\gen_AB_reg_slice.payload_b_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => payload_b_0,
      D => S_AXIS_TPAYLOAD(18),
      Q => payload_b(18),
      R => '0'
    );
\gen_AB_reg_slice.payload_b_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => payload_b_0,
      D => S_AXIS_TPAYLOAD(19),
      Q => payload_b(19),
      R => '0'
    );
\gen_AB_reg_slice.payload_b_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => payload_b_0,
      D => S_AXIS_TPAYLOAD(1),
      Q => payload_b(1),
      R => '0'
    );
\gen_AB_reg_slice.payload_b_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => payload_b_0,
      D => S_AXIS_TPAYLOAD(20),
      Q => payload_b(20),
      R => '0'
    );
\gen_AB_reg_slice.payload_b_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => payload_b_0,
      D => S_AXIS_TPAYLOAD(21),
      Q => payload_b(21),
      R => '0'
    );
\gen_AB_reg_slice.payload_b_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => payload_b_0,
      D => S_AXIS_TPAYLOAD(22),
      Q => payload_b(22),
      R => '0'
    );
\gen_AB_reg_slice.payload_b_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => payload_b_0,
      D => S_AXIS_TPAYLOAD(23),
      Q => payload_b(23),
      R => '0'
    );
\gen_AB_reg_slice.payload_b_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => payload_b_0,
      D => S_AXIS_TPAYLOAD(24),
      Q => payload_b(24),
      R => '0'
    );
\gen_AB_reg_slice.payload_b_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => payload_b_0,
      D => S_AXIS_TPAYLOAD(25),
      Q => payload_b(25),
      R => '0'
    );
\gen_AB_reg_slice.payload_b_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => payload_b_0,
      D => S_AXIS_TPAYLOAD(26),
      Q => payload_b(26),
      R => '0'
    );
\gen_AB_reg_slice.payload_b_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => payload_b_0,
      D => S_AXIS_TPAYLOAD(27),
      Q => payload_b(27),
      R => '0'
    );
\gen_AB_reg_slice.payload_b_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => payload_b_0,
      D => S_AXIS_TPAYLOAD(28),
      Q => payload_b(28),
      R => '0'
    );
\gen_AB_reg_slice.payload_b_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => payload_b_0,
      D => S_AXIS_TPAYLOAD(29),
      Q => payload_b(29),
      R => '0'
    );
\gen_AB_reg_slice.payload_b_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => payload_b_0,
      D => S_AXIS_TPAYLOAD(2),
      Q => payload_b(2),
      R => '0'
    );
\gen_AB_reg_slice.payload_b_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => payload_b_0,
      D => S_AXIS_TPAYLOAD(30),
      Q => payload_b(30),
      R => '0'
    );
\gen_AB_reg_slice.payload_b_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => payload_b_0,
      D => S_AXIS_TPAYLOAD(31),
      Q => payload_b(31),
      R => '0'
    );
\gen_AB_reg_slice.payload_b_reg[32]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => payload_b_0,
      D => S_AXIS_TPAYLOAD(32),
      Q => payload_b(32),
      R => '0'
    );
\gen_AB_reg_slice.payload_b_reg[33]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => payload_b_0,
      D => S_AXIS_TPAYLOAD(33),
      Q => payload_b(33),
      R => '0'
    );
\gen_AB_reg_slice.payload_b_reg[34]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => payload_b_0,
      D => S_AXIS_TPAYLOAD(34),
      Q => payload_b(34),
      R => '0'
    );
\gen_AB_reg_slice.payload_b_reg[35]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => payload_b_0,
      D => S_AXIS_TPAYLOAD(35),
      Q => payload_b(35),
      R => '0'
    );
\gen_AB_reg_slice.payload_b_reg[36]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => payload_b_0,
      D => S_AXIS_TPAYLOAD(36),
      Q => payload_b(36),
      R => '0'
    );
\gen_AB_reg_slice.payload_b_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => payload_b_0,
      D => S_AXIS_TPAYLOAD(3),
      Q => payload_b(3),
      R => '0'
    );
\gen_AB_reg_slice.payload_b_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => payload_b_0,
      D => S_AXIS_TPAYLOAD(4),
      Q => payload_b(4),
      R => '0'
    );
\gen_AB_reg_slice.payload_b_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => payload_b_0,
      D => S_AXIS_TPAYLOAD(5),
      Q => payload_b(5),
      R => '0'
    );
\gen_AB_reg_slice.payload_b_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => payload_b_0,
      D => S_AXIS_TPAYLOAD(6),
      Q => payload_b(6),
      R => '0'
    );
\gen_AB_reg_slice.payload_b_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => payload_b_0,
      D => S_AXIS_TPAYLOAD(7),
      Q => payload_b(7),
      R => '0'
    );
\gen_AB_reg_slice.payload_b_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => payload_b_0,
      D => S_AXIS_TPAYLOAD(8),
      Q => payload_b(8),
      R => '0'
    );
\gen_AB_reg_slice.payload_b_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => payload_b_0,
      D => S_AXIS_TPAYLOAD(9),
      Q => payload_b(9),
      R => '0'
    );
\gen_AB_reg_slice.sel_rd_i_1__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FDFFFFFF02000000"
    )
        port map (
      I0 => \^gen_ab_reg_slice.payload_a_reg[36]_0\,
      I1 => \gen_AB_reg_slice.sel_rd_i_2__3_n_0\,
      I2 => \gen_AB_reg_slice.sel_rd_i_3__3_n_0\,
      I3 => \gen_AB_reg_slice.state[1]_i_4__3_n_0\,
      I4 => aclken,
      I5 => sel,
      O => \gen_AB_reg_slice.sel_rd_i_1__3_n_0\
    );
\gen_AB_reg_slice.sel_rd_i_2__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00010000FFFFFFFF"
    )
        port map (
      I0 => \gen_static_router.gen_synch.ctrl_reg_synch_reg[28]\,
      I1 => ctrl_reg_synch(3),
      I2 => ctrl_reg_synch(0),
      I3 => ctrl_reg_synch(1),
      I4 => ctrl_reg_synch(2),
      I5 => dec_tready(29),
      O => \gen_AB_reg_slice.sel_rd_i_2__3_n_0\
    );
\gen_AB_reg_slice.sel_rd_i_3__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00010000FFFFFFFF"
    )
        port map (
      I0 => \gen_static_router.gen_synch.ctrl_reg_synch_reg[30]\,
      I1 => ctrl_reg_synch(11),
      I2 => ctrl_reg_synch(8),
      I3 => ctrl_reg_synch(9),
      I4 => ctrl_reg_synch(10),
      I5 => dec_tready(31),
      O => \gen_AB_reg_slice.sel_rd_i_3__3_n_0\
    );
\gen_AB_reg_slice.sel_rd_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => \gen_AB_reg_slice.sel_rd_i_1__3_n_0\,
      Q => sel,
      R => \gen_AB_reg_slice.state[1]_i_1__3_n_0\
    );
\gen_AB_reg_slice.sel_wr_i_1__3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => aclken,
      I1 => s_axis_tvalid(0),
      I2 => \^s_axis_tready[4]\,
      I3 => sel_wr,
      O => \gen_AB_reg_slice.sel_wr_i_1__3_n_0\
    );
\gen_AB_reg_slice.sel_wr_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => \gen_AB_reg_slice.sel_wr_i_1__3_n_0\,
      Q => sel_wr,
      R => \gen_AB_reg_slice.state[1]_i_1__3_n_0\
    );
\gen_AB_reg_slice.state[0]_i_1__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFAADF00FF00FF00"
    )
        port map (
      I0 => aclken,
      I1 => \gen_AB_reg_slice.state[1]_i_3__3_n_0\,
      I2 => \gen_AB_reg_slice.state[1]_i_4__3_n_0\,
      I3 => \^gen_ab_reg_slice.payload_a_reg[36]_0\,
      I4 => s_axis_tvalid(0),
      I5 => \^s_axis_tready[4]\,
      O => \gen_AB_reg_slice.state[0]_i_1__3_n_0\
    );
\gen_AB_reg_slice.state[1]_i_10__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => ctrl_reg_synch(21),
      I1 => ctrl_reg_synch(20),
      O => \^gen_ab_reg_slice.sel_rd_reg_0\
    );
\gen_AB_reg_slice.state[1]_i_11__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFDFFFF"
    )
        port map (
      I0 => ctrl_reg_synch(26),
      I1 => ctrl_reg_synch(25),
      I2 => ctrl_reg_synch(24),
      I3 => ctrl_reg_synch(27),
      I4 => ctrl_reg_synch(34),
      I5 => m_axis_tready(6),
      O => dec_tready(34)
    );
\gen_AB_reg_slice.state[1]_i_12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFDFFFF"
    )
        port map (
      I0 => ctrl_reg_synch(18),
      I1 => ctrl_reg_synch(17),
      I2 => ctrl_reg_synch(16),
      I3 => ctrl_reg_synch(19),
      I4 => ctrl_reg_synch(32),
      I5 => m_axis_tready(4),
      O => dec_tready(32)
    );
\gen_AB_reg_slice.state[1]_i_1__3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => areset_r,
      I1 => ctrl_reg_synch(35),
      O => \gen_AB_reg_slice.state[1]_i_1__3_n_0\
    );
\gen_AB_reg_slice.state[1]_i_2__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"75FFFFFF20AA20AA"
    )
        port map (
      I0 => aclken,
      I1 => \gen_AB_reg_slice.state[1]_i_3__3_n_0\,
      I2 => \gen_AB_reg_slice.state[1]_i_4__3_n_0\,
      I3 => \^gen_ab_reg_slice.payload_a_reg[36]_0\,
      I4 => s_axis_tvalid(0),
      I5 => \^s_axis_tready[4]\,
      O => \gen_AB_reg_slice.state[1]_i_2__3_n_0\
    );
\gen_AB_reg_slice.state[1]_i_3__3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7FFF"
    )
        port map (
      I0 => dec_tready(29),
      I1 => dec_tready(28),
      I2 => dec_tready(31),
      I3 => dec_tready(30),
      O => \gen_AB_reg_slice.state[1]_i_3__3_n_0\
    );
\gen_AB_reg_slice.state[1]_i_4__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FEFF000000000000"
    )
        port map (
      I0 => \^gen_ab_reg_slice.sel_rd_reg_1\,
      I1 => ctrl_reg_synch(23),
      I2 => \^gen_ab_reg_slice.sel_rd_reg_0\,
      I3 => ctrl_reg_synch(22),
      I4 => dec_tready(34),
      I5 => dec_tready(32),
      O => \gen_AB_reg_slice.state[1]_i_4__3_n_0\
    );
\gen_AB_reg_slice.state[1]_i_5__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFDFFFF"
    )
        port map (
      I0 => ctrl_reg_synch(6),
      I1 => ctrl_reg_synch(5),
      I2 => ctrl_reg_synch(4),
      I3 => ctrl_reg_synch(7),
      I4 => ctrl_reg_synch(29),
      I5 => m_axis_tready(1),
      O => dec_tready(29)
    );
\gen_AB_reg_slice.state[1]_i_6__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFDFFFF"
    )
        port map (
      I0 => ctrl_reg_synch(2),
      I1 => ctrl_reg_synch(1),
      I2 => ctrl_reg_synch(0),
      I3 => ctrl_reg_synch(3),
      I4 => ctrl_reg_synch(28),
      I5 => m_axis_tready(0),
      O => dec_tready(28)
    );
\gen_AB_reg_slice.state[1]_i_7__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFDFFFF"
    )
        port map (
      I0 => ctrl_reg_synch(14),
      I1 => ctrl_reg_synch(13),
      I2 => ctrl_reg_synch(12),
      I3 => ctrl_reg_synch(15),
      I4 => ctrl_reg_synch(31),
      I5 => m_axis_tready(3),
      O => dec_tready(31)
    );
\gen_AB_reg_slice.state[1]_i_8__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFDFFFF"
    )
        port map (
      I0 => ctrl_reg_synch(10),
      I1 => ctrl_reg_synch(9),
      I2 => ctrl_reg_synch(8),
      I3 => ctrl_reg_synch(11),
      I4 => ctrl_reg_synch(30),
      I5 => m_axis_tready(2),
      O => dec_tready(30)
    );
\gen_AB_reg_slice.state[1]_i_9__5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => m_axis_tready(5),
      I1 => ctrl_reg_synch(33),
      O => \^gen_ab_reg_slice.sel_rd_reg_1\
    );
\gen_AB_reg_slice.state_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => \gen_AB_reg_slice.state[0]_i_1__3_n_0\,
      Q => \^gen_ab_reg_slice.payload_a_reg[36]_0\,
      R => \gen_AB_reg_slice.state[1]_i_1__3_n_0\
    );
\gen_AB_reg_slice.state_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => \gen_AB_reg_slice.state[1]_i_2__3_n_0\,
      Q => \^s_axis_tready[4]\,
      R => \gen_AB_reg_slice.state[1]_i_1__3_n_0\
    );
\m_axis_tdata[192]_INST_0_i_9\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => payload_b(0),
      I1 => payload_a(0),
      I2 => sel,
      O => p_12_out(0)
    );
\m_axis_tdata[193]_INST_0_i_9\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => payload_b(1),
      I1 => payload_a(1),
      I2 => sel,
      O => p_12_out(1)
    );
\m_axis_tdata[194]_INST_0_i_9\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => payload_b(2),
      I1 => payload_a(2),
      I2 => sel,
      O => p_12_out(2)
    );
\m_axis_tdata[195]_INST_0_i_9\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => payload_b(3),
      I1 => payload_a(3),
      I2 => sel,
      O => p_12_out(3)
    );
\m_axis_tdata[196]_INST_0_i_9\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => payload_b(4),
      I1 => payload_a(4),
      I2 => sel,
      O => p_12_out(4)
    );
\m_axis_tdata[197]_INST_0_i_9\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => payload_b(5),
      I1 => payload_a(5),
      I2 => sel,
      O => p_12_out(5)
    );
\m_axis_tdata[198]_INST_0_i_9\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => payload_b(6),
      I1 => payload_a(6),
      I2 => sel,
      O => p_12_out(6)
    );
\m_axis_tdata[199]_INST_0_i_9\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => payload_b(7),
      I1 => payload_a(7),
      I2 => sel,
      O => p_12_out(7)
    );
\m_axis_tdata[200]_INST_0_i_9\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => payload_b(8),
      I1 => payload_a(8),
      I2 => sel,
      O => p_12_out(8)
    );
\m_axis_tdata[201]_INST_0_i_9\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => payload_b(9),
      I1 => payload_a(9),
      I2 => sel,
      O => p_12_out(9)
    );
\m_axis_tdata[202]_INST_0_i_9\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => payload_b(10),
      I1 => payload_a(10),
      I2 => sel,
      O => p_12_out(10)
    );
\m_axis_tdata[203]_INST_0_i_9\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => payload_b(11),
      I1 => payload_a(11),
      I2 => sel,
      O => p_12_out(11)
    );
\m_axis_tdata[204]_INST_0_i_9\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => payload_b(12),
      I1 => payload_a(12),
      I2 => sel,
      O => p_12_out(12)
    );
\m_axis_tdata[205]_INST_0_i_9\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => payload_b(13),
      I1 => payload_a(13),
      I2 => sel,
      O => p_12_out(13)
    );
\m_axis_tdata[206]_INST_0_i_9\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => payload_b(14),
      I1 => payload_a(14),
      I2 => sel,
      O => p_12_out(14)
    );
\m_axis_tdata[207]_INST_0_i_9\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => payload_b(15),
      I1 => payload_a(15),
      I2 => sel,
      O => p_12_out(15)
    );
\m_axis_tdata[208]_INST_0_i_9\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => payload_b(16),
      I1 => payload_a(16),
      I2 => sel,
      O => p_12_out(16)
    );
\m_axis_tdata[209]_INST_0_i_9\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => payload_b(17),
      I1 => payload_a(17),
      I2 => sel,
      O => p_12_out(17)
    );
\m_axis_tdata[210]_INST_0_i_9\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => payload_b(18),
      I1 => payload_a(18),
      I2 => sel,
      O => p_12_out(18)
    );
\m_axis_tdata[211]_INST_0_i_9\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => payload_b(19),
      I1 => payload_a(19),
      I2 => sel,
      O => p_12_out(19)
    );
\m_axis_tdata[212]_INST_0_i_9\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => payload_b(20),
      I1 => payload_a(20),
      I2 => sel,
      O => p_12_out(20)
    );
\m_axis_tdata[213]_INST_0_i_9\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => payload_b(21),
      I1 => payload_a(21),
      I2 => sel,
      O => p_12_out(21)
    );
\m_axis_tdata[214]_INST_0_i_9\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => payload_b(22),
      I1 => payload_a(22),
      I2 => sel,
      O => p_12_out(22)
    );
\m_axis_tdata[215]_INST_0_i_9\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => payload_b(23),
      I1 => payload_a(23),
      I2 => sel,
      O => p_12_out(23)
    );
\m_axis_tdata[216]_INST_0_i_9\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => payload_b(24),
      I1 => payload_a(24),
      I2 => sel,
      O => p_12_out(24)
    );
\m_axis_tdata[217]_INST_0_i_9\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => payload_b(25),
      I1 => payload_a(25),
      I2 => sel,
      O => p_12_out(25)
    );
\m_axis_tdata[218]_INST_0_i_9\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => payload_b(26),
      I1 => payload_a(26),
      I2 => sel,
      O => p_12_out(26)
    );
\m_axis_tdata[219]_INST_0_i_9\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => payload_b(27),
      I1 => payload_a(27),
      I2 => sel,
      O => p_12_out(27)
    );
\m_axis_tdata[220]_INST_0_i_9\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => payload_b(28),
      I1 => payload_a(28),
      I2 => sel,
      O => p_12_out(28)
    );
\m_axis_tdata[221]_INST_0_i_9\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => payload_b(29),
      I1 => payload_a(29),
      I2 => sel,
      O => p_12_out(29)
    );
\m_axis_tdata[222]_INST_0_i_9\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => payload_b(30),
      I1 => payload_a(30),
      I2 => sel,
      O => p_12_out(30)
    );
\m_axis_tdata[223]_INST_0_i_9\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => payload_b(31),
      I1 => payload_a(31),
      I2 => sel,
      O => p_12_out(31)
    );
\m_axis_tkeep[24]_INST_0_i_9\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => payload_b(32),
      I1 => payload_a(32),
      I2 => sel,
      O => p_12_out(32)
    );
\m_axis_tkeep[25]_INST_0_i_9\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => payload_b(33),
      I1 => payload_a(33),
      I2 => sel,
      O => p_12_out(33)
    );
\m_axis_tkeep[26]_INST_0_i_9\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => payload_b(34),
      I1 => payload_a(34),
      I2 => sel,
      O => p_12_out(34)
    );
\m_axis_tkeep[27]_INST_0_i_9\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => payload_b(35),
      I1 => payload_a(35),
      I2 => sel,
      O => p_12_out(35)
    );
\m_axis_tlast[6]_INST_0_i_9\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => payload_b(36),
      I1 => payload_a(36),
      I2 => sel,
      O => p_12_out(36)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \top_xbar_4_axis_register_slice_v1_1_8_axisc_register_slice_8\ is
  port (
    m_axis_tvalid : out STD_LOGIC_VECTOR ( 6 downto 0 );
    m_axis_tdata : out STD_LOGIC_VECTOR ( 223 downto 0 );
    m_axis_tkeep : out STD_LOGIC_VECTOR ( 27 downto 0 );
    m_axis_tlast : out STD_LOGIC_VECTOR ( 6 downto 0 );
    \s_axis_tready[3]\ : out STD_LOGIC;
    p_22_out : in STD_LOGIC_VECTOR ( 36 downto 0 );
    ctrl_reg_synch : in STD_LOGIC_VECTOR ( 35 downto 0 );
    p_27_out : in STD_LOGIC_VECTOR ( 36 downto 0 );
    p_32_out : in STD_LOGIC_VECTOR ( 36 downto 0 );
    \gen_AB_reg_slice.state_reg[0]_0\ : in STD_LOGIC;
    m_axis_tready : in STD_LOGIC_VECTOR ( 5 downto 0 );
    \gen_AB_reg_slice.state_reg[0]_1\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \gen_AB_reg_slice.state_reg[0]_2\ : in STD_LOGIC;
    \gen_AB_reg_slice.state_reg[0]_3\ : in STD_LOGIC;
    \gen_AB_reg_slice.state_reg[0]_4\ : in STD_LOGIC;
    \gen_AB_reg_slice.state_reg[0]_5\ : in STD_LOGIC;
    \gen_AB_reg_slice.state_reg[0]_6\ : in STD_LOGIC;
    \gen_AB_reg_slice.state_reg[0]_7\ : in STD_LOGIC;
    \gen_static_router.gen_synch.ctrl_reg_synch_reg[25]\ : in STD_LOGIC;
    \gen_static_router.gen_synch.ctrl_reg_synch_reg[21]\ : in STD_LOGIC;
    \gen_static_router.gen_synch.ctrl_reg_synch_reg[17]\ : in STD_LOGIC;
    \gen_static_router.gen_synch.ctrl_reg_synch_reg[13]\ : in STD_LOGIC;
    \gen_static_router.gen_synch.ctrl_reg_synch_reg[9]\ : in STD_LOGIC;
    \gen_static_router.gen_synch.ctrl_reg_synch_reg[5]\ : in STD_LOGIC;
    \gen_static_router.gen_synch.ctrl_reg_synch_reg[1]\ : in STD_LOGIC;
    \gen_static_router.gen_synch.ctrl_reg_synch_reg[25]_0\ : in STD_LOGIC;
    \gen_static_router.gen_synch.ctrl_reg_synch_reg[21]_0\ : in STD_LOGIC;
    \gen_static_router.gen_synch.ctrl_reg_synch_reg[17]_0\ : in STD_LOGIC;
    \gen_static_router.gen_synch.ctrl_reg_synch_reg[13]_0\ : in STD_LOGIC;
    \gen_static_router.gen_synch.ctrl_reg_synch_reg[9]_0\ : in STD_LOGIC;
    \gen_static_router.gen_synch.ctrl_reg_synch_reg[5]_0\ : in STD_LOGIC;
    \gen_static_router.gen_synch.ctrl_reg_synch_reg[1]_0\ : in STD_LOGIC;
    \gen_static_router.gen_synch.ctrl_reg_synch_reg[25]_1\ : in STD_LOGIC;
    \gen_static_router.gen_synch.ctrl_reg_synch_reg[21]_1\ : in STD_LOGIC;
    \gen_static_router.gen_synch.ctrl_reg_synch_reg[17]_1\ : in STD_LOGIC;
    \gen_static_router.gen_synch.ctrl_reg_synch_reg[13]_1\ : in STD_LOGIC;
    \gen_static_router.gen_synch.ctrl_reg_synch_reg[9]_1\ : in STD_LOGIC;
    \gen_static_router.gen_synch.ctrl_reg_synch_reg[5]_1\ : in STD_LOGIC;
    \gen_static_router.gen_synch.ctrl_reg_synch_reg[1]_1\ : in STD_LOGIC;
    \gen_static_router.gen_synch.ctrl_reg_synch_reg[25]_2\ : in STD_LOGIC;
    \gen_static_router.gen_synch.ctrl_reg_synch_reg[21]_2\ : in STD_LOGIC;
    \gen_static_router.gen_synch.ctrl_reg_synch_reg[17]_2\ : in STD_LOGIC;
    \gen_static_router.gen_synch.ctrl_reg_synch_reg[13]_2\ : in STD_LOGIC;
    \gen_static_router.gen_synch.ctrl_reg_synch_reg[9]_2\ : in STD_LOGIC;
    \gen_static_router.gen_synch.ctrl_reg_synch_reg[5]_2\ : in STD_LOGIC;
    \gen_static_router.gen_synch.ctrl_reg_synch_reg[1]_2\ : in STD_LOGIC;
    \gen_static_router.gen_synch.ctrl_reg_synch_reg[25]_3\ : in STD_LOGIC;
    \gen_static_router.gen_synch.ctrl_reg_synch_reg[21]_3\ : in STD_LOGIC;
    \gen_static_router.gen_synch.ctrl_reg_synch_reg[17]_3\ : in STD_LOGIC;
    \gen_static_router.gen_synch.ctrl_reg_synch_reg[13]_3\ : in STD_LOGIC;
    \gen_static_router.gen_synch.ctrl_reg_synch_reg[9]_3\ : in STD_LOGIC;
    \gen_static_router.gen_synch.ctrl_reg_synch_reg[5]_3\ : in STD_LOGIC;
    \gen_static_router.gen_synch.ctrl_reg_synch_reg[1]_3\ : in STD_LOGIC;
    \gen_static_router.gen_synch.ctrl_reg_synch_reg[25]_4\ : in STD_LOGIC;
    \gen_static_router.gen_synch.ctrl_reg_synch_reg[21]_4\ : in STD_LOGIC;
    \gen_static_router.gen_synch.ctrl_reg_synch_reg[17]_4\ : in STD_LOGIC;
    \gen_static_router.gen_synch.ctrl_reg_synch_reg[13]_4\ : in STD_LOGIC;
    \gen_static_router.gen_synch.ctrl_reg_synch_reg[9]_4\ : in STD_LOGIC;
    \gen_static_router.gen_synch.ctrl_reg_synch_reg[5]_4\ : in STD_LOGIC;
    \gen_static_router.gen_synch.ctrl_reg_synch_reg[1]_4\ : in STD_LOGIC;
    \gen_static_router.gen_synch.ctrl_reg_synch_reg[25]_5\ : in STD_LOGIC;
    \gen_static_router.gen_synch.ctrl_reg_synch_reg[21]_5\ : in STD_LOGIC;
    \gen_static_router.gen_synch.ctrl_reg_synch_reg[17]_5\ : in STD_LOGIC;
    \gen_static_router.gen_synch.ctrl_reg_synch_reg[13]_5\ : in STD_LOGIC;
    \gen_static_router.gen_synch.ctrl_reg_synch_reg[9]_5\ : in STD_LOGIC;
    \gen_static_router.gen_synch.ctrl_reg_synch_reg[5]_5\ : in STD_LOGIC;
    \gen_static_router.gen_synch.ctrl_reg_synch_reg[1]_5\ : in STD_LOGIC;
    \gen_static_router.gen_synch.ctrl_reg_synch_reg[25]_6\ : in STD_LOGIC;
    \gen_static_router.gen_synch.ctrl_reg_synch_reg[21]_6\ : in STD_LOGIC;
    \gen_static_router.gen_synch.ctrl_reg_synch_reg[17]_6\ : in STD_LOGIC;
    \gen_static_router.gen_synch.ctrl_reg_synch_reg[13]_6\ : in STD_LOGIC;
    \gen_static_router.gen_synch.ctrl_reg_synch_reg[9]_6\ : in STD_LOGIC;
    \gen_static_router.gen_synch.ctrl_reg_synch_reg[5]_6\ : in STD_LOGIC;
    \gen_static_router.gen_synch.ctrl_reg_synch_reg[1]_6\ : in STD_LOGIC;
    \gen_static_router.gen_synch.ctrl_reg_synch_reg[25]_7\ : in STD_LOGIC;
    \gen_static_router.gen_synch.ctrl_reg_synch_reg[21]_7\ : in STD_LOGIC;
    \gen_static_router.gen_synch.ctrl_reg_synch_reg[17]_7\ : in STD_LOGIC;
    \gen_static_router.gen_synch.ctrl_reg_synch_reg[13]_7\ : in STD_LOGIC;
    \gen_static_router.gen_synch.ctrl_reg_synch_reg[9]_7\ : in STD_LOGIC;
    \gen_static_router.gen_synch.ctrl_reg_synch_reg[5]_7\ : in STD_LOGIC;
    \gen_static_router.gen_synch.ctrl_reg_synch_reg[1]_7\ : in STD_LOGIC;
    \gen_static_router.gen_synch.ctrl_reg_synch_reg[25]_8\ : in STD_LOGIC;
    \gen_static_router.gen_synch.ctrl_reg_synch_reg[21]_8\ : in STD_LOGIC;
    \gen_static_router.gen_synch.ctrl_reg_synch_reg[17]_8\ : in STD_LOGIC;
    \gen_static_router.gen_synch.ctrl_reg_synch_reg[13]_8\ : in STD_LOGIC;
    \gen_static_router.gen_synch.ctrl_reg_synch_reg[9]_8\ : in STD_LOGIC;
    \gen_static_router.gen_synch.ctrl_reg_synch_reg[5]_8\ : in STD_LOGIC;
    \gen_static_router.gen_synch.ctrl_reg_synch_reg[1]_8\ : in STD_LOGIC;
    \gen_static_router.gen_synch.ctrl_reg_synch_reg[25]_9\ : in STD_LOGIC;
    \gen_static_router.gen_synch.ctrl_reg_synch_reg[21]_9\ : in STD_LOGIC;
    \gen_static_router.gen_synch.ctrl_reg_synch_reg[17]_9\ : in STD_LOGIC;
    \gen_static_router.gen_synch.ctrl_reg_synch_reg[13]_9\ : in STD_LOGIC;
    \gen_static_router.gen_synch.ctrl_reg_synch_reg[9]_9\ : in STD_LOGIC;
    \gen_static_router.gen_synch.ctrl_reg_synch_reg[5]_9\ : in STD_LOGIC;
    \gen_static_router.gen_synch.ctrl_reg_synch_reg[1]_9\ : in STD_LOGIC;
    \gen_static_router.gen_synch.ctrl_reg_synch_reg[25]_10\ : in STD_LOGIC;
    \gen_static_router.gen_synch.ctrl_reg_synch_reg[21]_10\ : in STD_LOGIC;
    \gen_static_router.gen_synch.ctrl_reg_synch_reg[17]_10\ : in STD_LOGIC;
    \gen_static_router.gen_synch.ctrl_reg_synch_reg[13]_10\ : in STD_LOGIC;
    \gen_static_router.gen_synch.ctrl_reg_synch_reg[9]_10\ : in STD_LOGIC;
    \gen_static_router.gen_synch.ctrl_reg_synch_reg[5]_10\ : in STD_LOGIC;
    \gen_static_router.gen_synch.ctrl_reg_synch_reg[1]_10\ : in STD_LOGIC;
    \gen_static_router.gen_synch.ctrl_reg_synch_reg[25]_11\ : in STD_LOGIC;
    \gen_static_router.gen_synch.ctrl_reg_synch_reg[21]_11\ : in STD_LOGIC;
    \gen_static_router.gen_synch.ctrl_reg_synch_reg[17]_11\ : in STD_LOGIC;
    \gen_static_router.gen_synch.ctrl_reg_synch_reg[13]_11\ : in STD_LOGIC;
    \gen_static_router.gen_synch.ctrl_reg_synch_reg[9]_11\ : in STD_LOGIC;
    \gen_static_router.gen_synch.ctrl_reg_synch_reg[5]_11\ : in STD_LOGIC;
    \gen_static_router.gen_synch.ctrl_reg_synch_reg[1]_11\ : in STD_LOGIC;
    \gen_static_router.gen_synch.ctrl_reg_synch_reg[25]_12\ : in STD_LOGIC;
    \gen_static_router.gen_synch.ctrl_reg_synch_reg[21]_12\ : in STD_LOGIC;
    \gen_static_router.gen_synch.ctrl_reg_synch_reg[17]_12\ : in STD_LOGIC;
    \gen_static_router.gen_synch.ctrl_reg_synch_reg[13]_12\ : in STD_LOGIC;
    \gen_static_router.gen_synch.ctrl_reg_synch_reg[9]_12\ : in STD_LOGIC;
    \gen_static_router.gen_synch.ctrl_reg_synch_reg[5]_12\ : in STD_LOGIC;
    \gen_static_router.gen_synch.ctrl_reg_synch_reg[1]_12\ : in STD_LOGIC;
    \gen_static_router.gen_synch.ctrl_reg_synch_reg[25]_13\ : in STD_LOGIC;
    \gen_static_router.gen_synch.ctrl_reg_synch_reg[21]_13\ : in STD_LOGIC;
    \gen_static_router.gen_synch.ctrl_reg_synch_reg[17]_13\ : in STD_LOGIC;
    \gen_static_router.gen_synch.ctrl_reg_synch_reg[13]_13\ : in STD_LOGIC;
    \gen_static_router.gen_synch.ctrl_reg_synch_reg[9]_13\ : in STD_LOGIC;
    \gen_static_router.gen_synch.ctrl_reg_synch_reg[5]_13\ : in STD_LOGIC;
    \gen_static_router.gen_synch.ctrl_reg_synch_reg[1]_13\ : in STD_LOGIC;
    \gen_static_router.gen_synch.ctrl_reg_synch_reg[25]_14\ : in STD_LOGIC;
    \gen_static_router.gen_synch.ctrl_reg_synch_reg[21]_14\ : in STD_LOGIC;
    \gen_static_router.gen_synch.ctrl_reg_synch_reg[17]_14\ : in STD_LOGIC;
    \gen_static_router.gen_synch.ctrl_reg_synch_reg[13]_14\ : in STD_LOGIC;
    \gen_static_router.gen_synch.ctrl_reg_synch_reg[9]_14\ : in STD_LOGIC;
    \gen_static_router.gen_synch.ctrl_reg_synch_reg[5]_14\ : in STD_LOGIC;
    \gen_static_router.gen_synch.ctrl_reg_synch_reg[1]_14\ : in STD_LOGIC;
    \gen_static_router.gen_synch.ctrl_reg_synch_reg[25]_15\ : in STD_LOGIC;
    \gen_static_router.gen_synch.ctrl_reg_synch_reg[21]_15\ : in STD_LOGIC;
    \gen_static_router.gen_synch.ctrl_reg_synch_reg[17]_15\ : in STD_LOGIC;
    \gen_static_router.gen_synch.ctrl_reg_synch_reg[13]_15\ : in STD_LOGIC;
    \gen_static_router.gen_synch.ctrl_reg_synch_reg[9]_15\ : in STD_LOGIC;
    \gen_static_router.gen_synch.ctrl_reg_synch_reg[5]_15\ : in STD_LOGIC;
    \gen_static_router.gen_synch.ctrl_reg_synch_reg[1]_15\ : in STD_LOGIC;
    \gen_static_router.gen_synch.ctrl_reg_synch_reg[25]_16\ : in STD_LOGIC;
    \gen_static_router.gen_synch.ctrl_reg_synch_reg[21]_16\ : in STD_LOGIC;
    \gen_static_router.gen_synch.ctrl_reg_synch_reg[17]_16\ : in STD_LOGIC;
    \gen_static_router.gen_synch.ctrl_reg_synch_reg[13]_16\ : in STD_LOGIC;
    \gen_static_router.gen_synch.ctrl_reg_synch_reg[9]_16\ : in STD_LOGIC;
    \gen_static_router.gen_synch.ctrl_reg_synch_reg[5]_16\ : in STD_LOGIC;
    \gen_static_router.gen_synch.ctrl_reg_synch_reg[1]_16\ : in STD_LOGIC;
    \gen_static_router.gen_synch.ctrl_reg_synch_reg[25]_17\ : in STD_LOGIC;
    \gen_static_router.gen_synch.ctrl_reg_synch_reg[21]_17\ : in STD_LOGIC;
    \gen_static_router.gen_synch.ctrl_reg_synch_reg[17]_17\ : in STD_LOGIC;
    \gen_static_router.gen_synch.ctrl_reg_synch_reg[13]_17\ : in STD_LOGIC;
    \gen_static_router.gen_synch.ctrl_reg_synch_reg[9]_17\ : in STD_LOGIC;
    \gen_static_router.gen_synch.ctrl_reg_synch_reg[5]_17\ : in STD_LOGIC;
    \gen_static_router.gen_synch.ctrl_reg_synch_reg[1]_17\ : in STD_LOGIC;
    \gen_static_router.gen_synch.ctrl_reg_synch_reg[25]_18\ : in STD_LOGIC;
    \gen_static_router.gen_synch.ctrl_reg_synch_reg[21]_18\ : in STD_LOGIC;
    \gen_static_router.gen_synch.ctrl_reg_synch_reg[17]_18\ : in STD_LOGIC;
    \gen_static_router.gen_synch.ctrl_reg_synch_reg[13]_18\ : in STD_LOGIC;
    \gen_static_router.gen_synch.ctrl_reg_synch_reg[9]_18\ : in STD_LOGIC;
    \gen_static_router.gen_synch.ctrl_reg_synch_reg[5]_18\ : in STD_LOGIC;
    \gen_static_router.gen_synch.ctrl_reg_synch_reg[1]_18\ : in STD_LOGIC;
    \gen_static_router.gen_synch.ctrl_reg_synch_reg[25]_19\ : in STD_LOGIC;
    \gen_static_router.gen_synch.ctrl_reg_synch_reg[21]_19\ : in STD_LOGIC;
    \gen_static_router.gen_synch.ctrl_reg_synch_reg[17]_19\ : in STD_LOGIC;
    \gen_static_router.gen_synch.ctrl_reg_synch_reg[13]_19\ : in STD_LOGIC;
    \gen_static_router.gen_synch.ctrl_reg_synch_reg[9]_19\ : in STD_LOGIC;
    \gen_static_router.gen_synch.ctrl_reg_synch_reg[5]_19\ : in STD_LOGIC;
    \gen_static_router.gen_synch.ctrl_reg_synch_reg[1]_19\ : in STD_LOGIC;
    \gen_static_router.gen_synch.ctrl_reg_synch_reg[25]_20\ : in STD_LOGIC;
    \gen_static_router.gen_synch.ctrl_reg_synch_reg[21]_20\ : in STD_LOGIC;
    \gen_static_router.gen_synch.ctrl_reg_synch_reg[17]_20\ : in STD_LOGIC;
    \gen_static_router.gen_synch.ctrl_reg_synch_reg[13]_20\ : in STD_LOGIC;
    \gen_static_router.gen_synch.ctrl_reg_synch_reg[9]_20\ : in STD_LOGIC;
    \gen_static_router.gen_synch.ctrl_reg_synch_reg[5]_20\ : in STD_LOGIC;
    \gen_static_router.gen_synch.ctrl_reg_synch_reg[1]_20\ : in STD_LOGIC;
    \gen_static_router.gen_synch.ctrl_reg_synch_reg[25]_21\ : in STD_LOGIC;
    \gen_static_router.gen_synch.ctrl_reg_synch_reg[21]_21\ : in STD_LOGIC;
    \gen_static_router.gen_synch.ctrl_reg_synch_reg[17]_21\ : in STD_LOGIC;
    \gen_static_router.gen_synch.ctrl_reg_synch_reg[13]_21\ : in STD_LOGIC;
    \gen_static_router.gen_synch.ctrl_reg_synch_reg[9]_21\ : in STD_LOGIC;
    \gen_static_router.gen_synch.ctrl_reg_synch_reg[5]_21\ : in STD_LOGIC;
    \gen_static_router.gen_synch.ctrl_reg_synch_reg[1]_21\ : in STD_LOGIC;
    \gen_static_router.gen_synch.ctrl_reg_synch_reg[25]_22\ : in STD_LOGIC;
    \gen_static_router.gen_synch.ctrl_reg_synch_reg[21]_22\ : in STD_LOGIC;
    \gen_static_router.gen_synch.ctrl_reg_synch_reg[17]_22\ : in STD_LOGIC;
    \gen_static_router.gen_synch.ctrl_reg_synch_reg[13]_22\ : in STD_LOGIC;
    \gen_static_router.gen_synch.ctrl_reg_synch_reg[9]_22\ : in STD_LOGIC;
    \gen_static_router.gen_synch.ctrl_reg_synch_reg[5]_22\ : in STD_LOGIC;
    \gen_static_router.gen_synch.ctrl_reg_synch_reg[1]_22\ : in STD_LOGIC;
    \gen_static_router.gen_synch.ctrl_reg_synch_reg[25]_23\ : in STD_LOGIC;
    \gen_static_router.gen_synch.ctrl_reg_synch_reg[21]_23\ : in STD_LOGIC;
    \gen_static_router.gen_synch.ctrl_reg_synch_reg[17]_23\ : in STD_LOGIC;
    \gen_static_router.gen_synch.ctrl_reg_synch_reg[13]_23\ : in STD_LOGIC;
    \gen_static_router.gen_synch.ctrl_reg_synch_reg[9]_23\ : in STD_LOGIC;
    \gen_static_router.gen_synch.ctrl_reg_synch_reg[5]_23\ : in STD_LOGIC;
    \gen_static_router.gen_synch.ctrl_reg_synch_reg[1]_23\ : in STD_LOGIC;
    \gen_static_router.gen_synch.ctrl_reg_synch_reg[25]_24\ : in STD_LOGIC;
    \gen_static_router.gen_synch.ctrl_reg_synch_reg[21]_24\ : in STD_LOGIC;
    \gen_static_router.gen_synch.ctrl_reg_synch_reg[17]_24\ : in STD_LOGIC;
    \gen_static_router.gen_synch.ctrl_reg_synch_reg[13]_24\ : in STD_LOGIC;
    \gen_static_router.gen_synch.ctrl_reg_synch_reg[9]_24\ : in STD_LOGIC;
    \gen_static_router.gen_synch.ctrl_reg_synch_reg[5]_24\ : in STD_LOGIC;
    \gen_static_router.gen_synch.ctrl_reg_synch_reg[1]_24\ : in STD_LOGIC;
    \gen_static_router.gen_synch.ctrl_reg_synch_reg[25]_25\ : in STD_LOGIC;
    \gen_static_router.gen_synch.ctrl_reg_synch_reg[21]_25\ : in STD_LOGIC;
    \gen_static_router.gen_synch.ctrl_reg_synch_reg[17]_25\ : in STD_LOGIC;
    \gen_static_router.gen_synch.ctrl_reg_synch_reg[13]_25\ : in STD_LOGIC;
    \gen_static_router.gen_synch.ctrl_reg_synch_reg[9]_25\ : in STD_LOGIC;
    \gen_static_router.gen_synch.ctrl_reg_synch_reg[5]_25\ : in STD_LOGIC;
    \gen_static_router.gen_synch.ctrl_reg_synch_reg[1]_25\ : in STD_LOGIC;
    \gen_static_router.gen_synch.ctrl_reg_synch_reg[25]_26\ : in STD_LOGIC;
    \gen_static_router.gen_synch.ctrl_reg_synch_reg[21]_26\ : in STD_LOGIC;
    \gen_static_router.gen_synch.ctrl_reg_synch_reg[17]_26\ : in STD_LOGIC;
    \gen_static_router.gen_synch.ctrl_reg_synch_reg[13]_26\ : in STD_LOGIC;
    \gen_static_router.gen_synch.ctrl_reg_synch_reg[9]_26\ : in STD_LOGIC;
    \gen_static_router.gen_synch.ctrl_reg_synch_reg[5]_26\ : in STD_LOGIC;
    \gen_static_router.gen_synch.ctrl_reg_synch_reg[1]_26\ : in STD_LOGIC;
    \gen_static_router.gen_synch.ctrl_reg_synch_reg[25]_27\ : in STD_LOGIC;
    \gen_static_router.gen_synch.ctrl_reg_synch_reg[21]_27\ : in STD_LOGIC;
    \gen_static_router.gen_synch.ctrl_reg_synch_reg[17]_27\ : in STD_LOGIC;
    \gen_static_router.gen_synch.ctrl_reg_synch_reg[13]_27\ : in STD_LOGIC;
    \gen_static_router.gen_synch.ctrl_reg_synch_reg[9]_27\ : in STD_LOGIC;
    \gen_static_router.gen_synch.ctrl_reg_synch_reg[5]_27\ : in STD_LOGIC;
    \gen_static_router.gen_synch.ctrl_reg_synch_reg[1]_27\ : in STD_LOGIC;
    \gen_static_router.gen_synch.ctrl_reg_synch_reg[25]_28\ : in STD_LOGIC;
    \gen_static_router.gen_synch.ctrl_reg_synch_reg[21]_28\ : in STD_LOGIC;
    \gen_static_router.gen_synch.ctrl_reg_synch_reg[17]_28\ : in STD_LOGIC;
    \gen_static_router.gen_synch.ctrl_reg_synch_reg[13]_28\ : in STD_LOGIC;
    \gen_static_router.gen_synch.ctrl_reg_synch_reg[9]_28\ : in STD_LOGIC;
    \gen_static_router.gen_synch.ctrl_reg_synch_reg[5]_28\ : in STD_LOGIC;
    \gen_static_router.gen_synch.ctrl_reg_synch_reg[1]_28\ : in STD_LOGIC;
    \gen_static_router.gen_synch.ctrl_reg_synch_reg[25]_29\ : in STD_LOGIC;
    \gen_static_router.gen_synch.ctrl_reg_synch_reg[21]_29\ : in STD_LOGIC;
    \gen_static_router.gen_synch.ctrl_reg_synch_reg[17]_29\ : in STD_LOGIC;
    \gen_static_router.gen_synch.ctrl_reg_synch_reg[13]_29\ : in STD_LOGIC;
    \gen_static_router.gen_synch.ctrl_reg_synch_reg[9]_29\ : in STD_LOGIC;
    \gen_static_router.gen_synch.ctrl_reg_synch_reg[5]_29\ : in STD_LOGIC;
    \gen_static_router.gen_synch.ctrl_reg_synch_reg[1]_29\ : in STD_LOGIC;
    \gen_static_router.gen_synch.ctrl_reg_synch_reg[25]_30\ : in STD_LOGIC;
    \gen_static_router.gen_synch.ctrl_reg_synch_reg[21]_30\ : in STD_LOGIC;
    \gen_static_router.gen_synch.ctrl_reg_synch_reg[17]_30\ : in STD_LOGIC;
    \gen_static_router.gen_synch.ctrl_reg_synch_reg[13]_30\ : in STD_LOGIC;
    \gen_static_router.gen_synch.ctrl_reg_synch_reg[9]_30\ : in STD_LOGIC;
    \gen_static_router.gen_synch.ctrl_reg_synch_reg[5]_30\ : in STD_LOGIC;
    \gen_static_router.gen_synch.ctrl_reg_synch_reg[1]_30\ : in STD_LOGIC;
    \gen_static_router.gen_synch.ctrl_reg_synch_reg[25]_31\ : in STD_LOGIC;
    \gen_static_router.gen_synch.ctrl_reg_synch_reg[21]_31\ : in STD_LOGIC;
    \gen_static_router.gen_synch.ctrl_reg_synch_reg[17]_31\ : in STD_LOGIC;
    \gen_static_router.gen_synch.ctrl_reg_synch_reg[13]_31\ : in STD_LOGIC;
    \gen_static_router.gen_synch.ctrl_reg_synch_reg[9]_31\ : in STD_LOGIC;
    \gen_static_router.gen_synch.ctrl_reg_synch_reg[5]_31\ : in STD_LOGIC;
    \gen_static_router.gen_synch.ctrl_reg_synch_reg[1]_31\ : in STD_LOGIC;
    \gen_static_router.gen_synch.ctrl_reg_synch_reg[25]_32\ : in STD_LOGIC;
    \gen_static_router.gen_synch.ctrl_reg_synch_reg[21]_32\ : in STD_LOGIC;
    \gen_static_router.gen_synch.ctrl_reg_synch_reg[17]_32\ : in STD_LOGIC;
    \gen_static_router.gen_synch.ctrl_reg_synch_reg[13]_32\ : in STD_LOGIC;
    \gen_static_router.gen_synch.ctrl_reg_synch_reg[9]_32\ : in STD_LOGIC;
    \gen_static_router.gen_synch.ctrl_reg_synch_reg[5]_32\ : in STD_LOGIC;
    \gen_static_router.gen_synch.ctrl_reg_synch_reg[1]_32\ : in STD_LOGIC;
    \gen_static_router.gen_synch.ctrl_reg_synch_reg[25]_33\ : in STD_LOGIC;
    \gen_static_router.gen_synch.ctrl_reg_synch_reg[21]_33\ : in STD_LOGIC;
    \gen_static_router.gen_synch.ctrl_reg_synch_reg[17]_33\ : in STD_LOGIC;
    \gen_static_router.gen_synch.ctrl_reg_synch_reg[13]_33\ : in STD_LOGIC;
    \gen_static_router.gen_synch.ctrl_reg_synch_reg[9]_33\ : in STD_LOGIC;
    \gen_static_router.gen_synch.ctrl_reg_synch_reg[5]_33\ : in STD_LOGIC;
    \gen_static_router.gen_synch.ctrl_reg_synch_reg[1]_33\ : in STD_LOGIC;
    \gen_static_router.gen_synch.ctrl_reg_synch_reg[25]_34\ : in STD_LOGIC;
    \gen_static_router.gen_synch.ctrl_reg_synch_reg[21]_34\ : in STD_LOGIC;
    \gen_static_router.gen_synch.ctrl_reg_synch_reg[17]_34\ : in STD_LOGIC;
    \gen_static_router.gen_synch.ctrl_reg_synch_reg[13]_34\ : in STD_LOGIC;
    \gen_static_router.gen_synch.ctrl_reg_synch_reg[9]_34\ : in STD_LOGIC;
    \gen_static_router.gen_synch.ctrl_reg_synch_reg[5]_34\ : in STD_LOGIC;
    \gen_static_router.gen_synch.ctrl_reg_synch_reg[1]_34\ : in STD_LOGIC;
    \gen_static_router.gen_synch.ctrl_reg_synch_reg[25]_35\ : in STD_LOGIC;
    \gen_static_router.gen_synch.ctrl_reg_synch_reg[21]_35\ : in STD_LOGIC;
    \gen_static_router.gen_synch.ctrl_reg_synch_reg[17]_35\ : in STD_LOGIC;
    \gen_static_router.gen_synch.ctrl_reg_synch_reg[13]_35\ : in STD_LOGIC;
    \gen_static_router.gen_synch.ctrl_reg_synch_reg[9]_35\ : in STD_LOGIC;
    \gen_static_router.gen_synch.ctrl_reg_synch_reg[5]_35\ : in STD_LOGIC;
    \gen_static_router.gen_synch.ctrl_reg_synch_reg[1]_35\ : in STD_LOGIC;
    aclken : in STD_LOGIC;
    areset_r : in STD_LOGIC;
    s_axis_tvalid : in STD_LOGIC_VECTOR ( 0 to 0 );
    aclk : in STD_LOGIC;
    S_AXIS_TPAYLOAD : in STD_LOGIC_VECTOR ( 36 downto 0 );
    \gen_static_router.gen_synch.ctrl_reg_synch_reg[30]\ : in STD_LOGIC;
    \gen_static_router.gen_synch.ctrl_reg_synch_reg[28]\ : in STD_LOGIC;
    \gen_static_router.gen_synch.ctrl_reg_synch_reg[33]\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \top_xbar_4_axis_register_slice_v1_1_8_axisc_register_slice_8\ : entity is "axis_register_slice_v1_1_8_axisc_register_slice";
end \top_xbar_4_axis_register_slice_v1_1_8_axisc_register_slice_8\;

architecture STRUCTURE of \top_xbar_4_axis_register_slice_v1_1_8_axisc_register_slice_8\ is
  signal dec_tready : STD_LOGIC_VECTOR ( 27 downto 21 );
  signal \gen_AB_reg_slice.payload_a[36]_i_1__2_n_0\ : STD_LOGIC;
  signal \gen_AB_reg_slice.sel_rd_i_1__2_n_0\ : STD_LOGIC;
  signal \gen_AB_reg_slice.sel_rd_i_2__2_n_0\ : STD_LOGIC;
  signal \gen_AB_reg_slice.sel_rd_i_3__2_n_0\ : STD_LOGIC;
  signal \gen_AB_reg_slice.sel_wr_i_1__2_n_0\ : STD_LOGIC;
  signal \gen_AB_reg_slice.state[0]_i_1__2_n_0\ : STD_LOGIC;
  signal \gen_AB_reg_slice.state[1]_i_1__2_n_0\ : STD_LOGIC;
  signal \gen_AB_reg_slice.state[1]_i_2__2_n_0\ : STD_LOGIC;
  signal \gen_AB_reg_slice.state[1]_i_3__2_n_0\ : STD_LOGIC;
  signal \gen_AB_reg_slice.state[1]_i_4__2_n_0\ : STD_LOGIC;
  signal \gen_AB_reg_slice.state[1]_i_9__4_n_0\ : STD_LOGIC;
  signal \m_axis_tdata[0]_INST_0_i_1_n_0\ : STD_LOGIC;
  signal \m_axis_tdata[100]_INST_0_i_1_n_0\ : STD_LOGIC;
  signal \m_axis_tdata[101]_INST_0_i_1_n_0\ : STD_LOGIC;
  signal \m_axis_tdata[102]_INST_0_i_1_n_0\ : STD_LOGIC;
  signal \m_axis_tdata[103]_INST_0_i_1_n_0\ : STD_LOGIC;
  signal \m_axis_tdata[104]_INST_0_i_1_n_0\ : STD_LOGIC;
  signal \m_axis_tdata[105]_INST_0_i_1_n_0\ : STD_LOGIC;
  signal \m_axis_tdata[106]_INST_0_i_1_n_0\ : STD_LOGIC;
  signal \m_axis_tdata[107]_INST_0_i_1_n_0\ : STD_LOGIC;
  signal \m_axis_tdata[108]_INST_0_i_1_n_0\ : STD_LOGIC;
  signal \m_axis_tdata[109]_INST_0_i_1_n_0\ : STD_LOGIC;
  signal \m_axis_tdata[10]_INST_0_i_1_n_0\ : STD_LOGIC;
  signal \m_axis_tdata[110]_INST_0_i_1_n_0\ : STD_LOGIC;
  signal \m_axis_tdata[111]_INST_0_i_1_n_0\ : STD_LOGIC;
  signal \m_axis_tdata[112]_INST_0_i_1_n_0\ : STD_LOGIC;
  signal \m_axis_tdata[113]_INST_0_i_1_n_0\ : STD_LOGIC;
  signal \m_axis_tdata[114]_INST_0_i_1_n_0\ : STD_LOGIC;
  signal \m_axis_tdata[115]_INST_0_i_1_n_0\ : STD_LOGIC;
  signal \m_axis_tdata[116]_INST_0_i_1_n_0\ : STD_LOGIC;
  signal \m_axis_tdata[117]_INST_0_i_1_n_0\ : STD_LOGIC;
  signal \m_axis_tdata[118]_INST_0_i_1_n_0\ : STD_LOGIC;
  signal \m_axis_tdata[119]_INST_0_i_1_n_0\ : STD_LOGIC;
  signal \m_axis_tdata[11]_INST_0_i_1_n_0\ : STD_LOGIC;
  signal \m_axis_tdata[120]_INST_0_i_1_n_0\ : STD_LOGIC;
  signal \m_axis_tdata[121]_INST_0_i_1_n_0\ : STD_LOGIC;
  signal \m_axis_tdata[122]_INST_0_i_1_n_0\ : STD_LOGIC;
  signal \m_axis_tdata[123]_INST_0_i_1_n_0\ : STD_LOGIC;
  signal \m_axis_tdata[124]_INST_0_i_1_n_0\ : STD_LOGIC;
  signal \m_axis_tdata[125]_INST_0_i_1_n_0\ : STD_LOGIC;
  signal \m_axis_tdata[126]_INST_0_i_1_n_0\ : STD_LOGIC;
  signal \m_axis_tdata[127]_INST_0_i_1_n_0\ : STD_LOGIC;
  signal \m_axis_tdata[128]_INST_0_i_1_n_0\ : STD_LOGIC;
  signal \m_axis_tdata[129]_INST_0_i_1_n_0\ : STD_LOGIC;
  signal \m_axis_tdata[12]_INST_0_i_1_n_0\ : STD_LOGIC;
  signal \m_axis_tdata[130]_INST_0_i_1_n_0\ : STD_LOGIC;
  signal \m_axis_tdata[131]_INST_0_i_1_n_0\ : STD_LOGIC;
  signal \m_axis_tdata[132]_INST_0_i_1_n_0\ : STD_LOGIC;
  signal \m_axis_tdata[133]_INST_0_i_1_n_0\ : STD_LOGIC;
  signal \m_axis_tdata[134]_INST_0_i_1_n_0\ : STD_LOGIC;
  signal \m_axis_tdata[135]_INST_0_i_1_n_0\ : STD_LOGIC;
  signal \m_axis_tdata[136]_INST_0_i_1_n_0\ : STD_LOGIC;
  signal \m_axis_tdata[137]_INST_0_i_1_n_0\ : STD_LOGIC;
  signal \m_axis_tdata[138]_INST_0_i_1_n_0\ : STD_LOGIC;
  signal \m_axis_tdata[139]_INST_0_i_1_n_0\ : STD_LOGIC;
  signal \m_axis_tdata[13]_INST_0_i_1_n_0\ : STD_LOGIC;
  signal \m_axis_tdata[140]_INST_0_i_1_n_0\ : STD_LOGIC;
  signal \m_axis_tdata[141]_INST_0_i_1_n_0\ : STD_LOGIC;
  signal \m_axis_tdata[142]_INST_0_i_1_n_0\ : STD_LOGIC;
  signal \m_axis_tdata[143]_INST_0_i_1_n_0\ : STD_LOGIC;
  signal \m_axis_tdata[144]_INST_0_i_1_n_0\ : STD_LOGIC;
  signal \m_axis_tdata[145]_INST_0_i_1_n_0\ : STD_LOGIC;
  signal \m_axis_tdata[146]_INST_0_i_1_n_0\ : STD_LOGIC;
  signal \m_axis_tdata[147]_INST_0_i_1_n_0\ : STD_LOGIC;
  signal \m_axis_tdata[148]_INST_0_i_1_n_0\ : STD_LOGIC;
  signal \m_axis_tdata[149]_INST_0_i_1_n_0\ : STD_LOGIC;
  signal \m_axis_tdata[14]_INST_0_i_1_n_0\ : STD_LOGIC;
  signal \m_axis_tdata[150]_INST_0_i_1_n_0\ : STD_LOGIC;
  signal \m_axis_tdata[151]_INST_0_i_1_n_0\ : STD_LOGIC;
  signal \m_axis_tdata[152]_INST_0_i_1_n_0\ : STD_LOGIC;
  signal \m_axis_tdata[153]_INST_0_i_1_n_0\ : STD_LOGIC;
  signal \m_axis_tdata[154]_INST_0_i_1_n_0\ : STD_LOGIC;
  signal \m_axis_tdata[155]_INST_0_i_1_n_0\ : STD_LOGIC;
  signal \m_axis_tdata[156]_INST_0_i_1_n_0\ : STD_LOGIC;
  signal \m_axis_tdata[157]_INST_0_i_1_n_0\ : STD_LOGIC;
  signal \m_axis_tdata[158]_INST_0_i_1_n_0\ : STD_LOGIC;
  signal \m_axis_tdata[159]_INST_0_i_1_n_0\ : STD_LOGIC;
  signal \m_axis_tdata[15]_INST_0_i_1_n_0\ : STD_LOGIC;
  signal \m_axis_tdata[160]_INST_0_i_1_n_0\ : STD_LOGIC;
  signal \m_axis_tdata[161]_INST_0_i_1_n_0\ : STD_LOGIC;
  signal \m_axis_tdata[162]_INST_0_i_1_n_0\ : STD_LOGIC;
  signal \m_axis_tdata[163]_INST_0_i_1_n_0\ : STD_LOGIC;
  signal \m_axis_tdata[164]_INST_0_i_1_n_0\ : STD_LOGIC;
  signal \m_axis_tdata[165]_INST_0_i_1_n_0\ : STD_LOGIC;
  signal \m_axis_tdata[166]_INST_0_i_1_n_0\ : STD_LOGIC;
  signal \m_axis_tdata[167]_INST_0_i_1_n_0\ : STD_LOGIC;
  signal \m_axis_tdata[168]_INST_0_i_1_n_0\ : STD_LOGIC;
  signal \m_axis_tdata[169]_INST_0_i_1_n_0\ : STD_LOGIC;
  signal \m_axis_tdata[16]_INST_0_i_1_n_0\ : STD_LOGIC;
  signal \m_axis_tdata[170]_INST_0_i_1_n_0\ : STD_LOGIC;
  signal \m_axis_tdata[171]_INST_0_i_1_n_0\ : STD_LOGIC;
  signal \m_axis_tdata[172]_INST_0_i_1_n_0\ : STD_LOGIC;
  signal \m_axis_tdata[173]_INST_0_i_1_n_0\ : STD_LOGIC;
  signal \m_axis_tdata[174]_INST_0_i_1_n_0\ : STD_LOGIC;
  signal \m_axis_tdata[175]_INST_0_i_1_n_0\ : STD_LOGIC;
  signal \m_axis_tdata[176]_INST_0_i_1_n_0\ : STD_LOGIC;
  signal \m_axis_tdata[177]_INST_0_i_1_n_0\ : STD_LOGIC;
  signal \m_axis_tdata[178]_INST_0_i_1_n_0\ : STD_LOGIC;
  signal \m_axis_tdata[179]_INST_0_i_1_n_0\ : STD_LOGIC;
  signal \m_axis_tdata[17]_INST_0_i_1_n_0\ : STD_LOGIC;
  signal \m_axis_tdata[180]_INST_0_i_1_n_0\ : STD_LOGIC;
  signal \m_axis_tdata[181]_INST_0_i_1_n_0\ : STD_LOGIC;
  signal \m_axis_tdata[182]_INST_0_i_1_n_0\ : STD_LOGIC;
  signal \m_axis_tdata[183]_INST_0_i_1_n_0\ : STD_LOGIC;
  signal \m_axis_tdata[184]_INST_0_i_1_n_0\ : STD_LOGIC;
  signal \m_axis_tdata[185]_INST_0_i_1_n_0\ : STD_LOGIC;
  signal \m_axis_tdata[186]_INST_0_i_1_n_0\ : STD_LOGIC;
  signal \m_axis_tdata[187]_INST_0_i_1_n_0\ : STD_LOGIC;
  signal \m_axis_tdata[188]_INST_0_i_1_n_0\ : STD_LOGIC;
  signal \m_axis_tdata[189]_INST_0_i_1_n_0\ : STD_LOGIC;
  signal \m_axis_tdata[18]_INST_0_i_1_n_0\ : STD_LOGIC;
  signal \m_axis_tdata[190]_INST_0_i_1_n_0\ : STD_LOGIC;
  signal \m_axis_tdata[191]_INST_0_i_1_n_0\ : STD_LOGIC;
  signal \m_axis_tdata[192]_INST_0_i_1_n_0\ : STD_LOGIC;
  signal \m_axis_tdata[193]_INST_0_i_1_n_0\ : STD_LOGIC;
  signal \m_axis_tdata[194]_INST_0_i_1_n_0\ : STD_LOGIC;
  signal \m_axis_tdata[195]_INST_0_i_1_n_0\ : STD_LOGIC;
  signal \m_axis_tdata[196]_INST_0_i_1_n_0\ : STD_LOGIC;
  signal \m_axis_tdata[197]_INST_0_i_1_n_0\ : STD_LOGIC;
  signal \m_axis_tdata[198]_INST_0_i_1_n_0\ : STD_LOGIC;
  signal \m_axis_tdata[199]_INST_0_i_1_n_0\ : STD_LOGIC;
  signal \m_axis_tdata[19]_INST_0_i_1_n_0\ : STD_LOGIC;
  signal \m_axis_tdata[1]_INST_0_i_1_n_0\ : STD_LOGIC;
  signal \m_axis_tdata[200]_INST_0_i_1_n_0\ : STD_LOGIC;
  signal \m_axis_tdata[201]_INST_0_i_1_n_0\ : STD_LOGIC;
  signal \m_axis_tdata[202]_INST_0_i_1_n_0\ : STD_LOGIC;
  signal \m_axis_tdata[203]_INST_0_i_1_n_0\ : STD_LOGIC;
  signal \m_axis_tdata[204]_INST_0_i_1_n_0\ : STD_LOGIC;
  signal \m_axis_tdata[205]_INST_0_i_1_n_0\ : STD_LOGIC;
  signal \m_axis_tdata[206]_INST_0_i_1_n_0\ : STD_LOGIC;
  signal \m_axis_tdata[207]_INST_0_i_1_n_0\ : STD_LOGIC;
  signal \m_axis_tdata[208]_INST_0_i_1_n_0\ : STD_LOGIC;
  signal \m_axis_tdata[209]_INST_0_i_1_n_0\ : STD_LOGIC;
  signal \m_axis_tdata[20]_INST_0_i_1_n_0\ : STD_LOGIC;
  signal \m_axis_tdata[210]_INST_0_i_1_n_0\ : STD_LOGIC;
  signal \m_axis_tdata[211]_INST_0_i_1_n_0\ : STD_LOGIC;
  signal \m_axis_tdata[212]_INST_0_i_1_n_0\ : STD_LOGIC;
  signal \m_axis_tdata[213]_INST_0_i_1_n_0\ : STD_LOGIC;
  signal \m_axis_tdata[214]_INST_0_i_1_n_0\ : STD_LOGIC;
  signal \m_axis_tdata[215]_INST_0_i_1_n_0\ : STD_LOGIC;
  signal \m_axis_tdata[216]_INST_0_i_1_n_0\ : STD_LOGIC;
  signal \m_axis_tdata[217]_INST_0_i_1_n_0\ : STD_LOGIC;
  signal \m_axis_tdata[218]_INST_0_i_1_n_0\ : STD_LOGIC;
  signal \m_axis_tdata[219]_INST_0_i_1_n_0\ : STD_LOGIC;
  signal \m_axis_tdata[21]_INST_0_i_1_n_0\ : STD_LOGIC;
  signal \m_axis_tdata[220]_INST_0_i_1_n_0\ : STD_LOGIC;
  signal \m_axis_tdata[221]_INST_0_i_1_n_0\ : STD_LOGIC;
  signal \m_axis_tdata[222]_INST_0_i_1_n_0\ : STD_LOGIC;
  signal \m_axis_tdata[223]_INST_0_i_1_n_0\ : STD_LOGIC;
  signal \m_axis_tdata[22]_INST_0_i_1_n_0\ : STD_LOGIC;
  signal \m_axis_tdata[23]_INST_0_i_1_n_0\ : STD_LOGIC;
  signal \m_axis_tdata[24]_INST_0_i_1_n_0\ : STD_LOGIC;
  signal \m_axis_tdata[25]_INST_0_i_1_n_0\ : STD_LOGIC;
  signal \m_axis_tdata[26]_INST_0_i_1_n_0\ : STD_LOGIC;
  signal \m_axis_tdata[27]_INST_0_i_1_n_0\ : STD_LOGIC;
  signal \m_axis_tdata[28]_INST_0_i_1_n_0\ : STD_LOGIC;
  signal \m_axis_tdata[29]_INST_0_i_1_n_0\ : STD_LOGIC;
  signal \m_axis_tdata[2]_INST_0_i_1_n_0\ : STD_LOGIC;
  signal \m_axis_tdata[30]_INST_0_i_1_n_0\ : STD_LOGIC;
  signal \m_axis_tdata[31]_INST_0_i_1_n_0\ : STD_LOGIC;
  signal \m_axis_tdata[32]_INST_0_i_1_n_0\ : STD_LOGIC;
  signal \m_axis_tdata[33]_INST_0_i_1_n_0\ : STD_LOGIC;
  signal \m_axis_tdata[34]_INST_0_i_1_n_0\ : STD_LOGIC;
  signal \m_axis_tdata[35]_INST_0_i_1_n_0\ : STD_LOGIC;
  signal \m_axis_tdata[36]_INST_0_i_1_n_0\ : STD_LOGIC;
  signal \m_axis_tdata[37]_INST_0_i_1_n_0\ : STD_LOGIC;
  signal \m_axis_tdata[38]_INST_0_i_1_n_0\ : STD_LOGIC;
  signal \m_axis_tdata[39]_INST_0_i_1_n_0\ : STD_LOGIC;
  signal \m_axis_tdata[3]_INST_0_i_1_n_0\ : STD_LOGIC;
  signal \m_axis_tdata[40]_INST_0_i_1_n_0\ : STD_LOGIC;
  signal \m_axis_tdata[41]_INST_0_i_1_n_0\ : STD_LOGIC;
  signal \m_axis_tdata[42]_INST_0_i_1_n_0\ : STD_LOGIC;
  signal \m_axis_tdata[43]_INST_0_i_1_n_0\ : STD_LOGIC;
  signal \m_axis_tdata[44]_INST_0_i_1_n_0\ : STD_LOGIC;
  signal \m_axis_tdata[45]_INST_0_i_1_n_0\ : STD_LOGIC;
  signal \m_axis_tdata[46]_INST_0_i_1_n_0\ : STD_LOGIC;
  signal \m_axis_tdata[47]_INST_0_i_1_n_0\ : STD_LOGIC;
  signal \m_axis_tdata[48]_INST_0_i_1_n_0\ : STD_LOGIC;
  signal \m_axis_tdata[49]_INST_0_i_1_n_0\ : STD_LOGIC;
  signal \m_axis_tdata[4]_INST_0_i_1_n_0\ : STD_LOGIC;
  signal \m_axis_tdata[50]_INST_0_i_1_n_0\ : STD_LOGIC;
  signal \m_axis_tdata[51]_INST_0_i_1_n_0\ : STD_LOGIC;
  signal \m_axis_tdata[52]_INST_0_i_1_n_0\ : STD_LOGIC;
  signal \m_axis_tdata[53]_INST_0_i_1_n_0\ : STD_LOGIC;
  signal \m_axis_tdata[54]_INST_0_i_1_n_0\ : STD_LOGIC;
  signal \m_axis_tdata[55]_INST_0_i_1_n_0\ : STD_LOGIC;
  signal \m_axis_tdata[56]_INST_0_i_1_n_0\ : STD_LOGIC;
  signal \m_axis_tdata[57]_INST_0_i_1_n_0\ : STD_LOGIC;
  signal \m_axis_tdata[58]_INST_0_i_1_n_0\ : STD_LOGIC;
  signal \m_axis_tdata[59]_INST_0_i_1_n_0\ : STD_LOGIC;
  signal \m_axis_tdata[5]_INST_0_i_1_n_0\ : STD_LOGIC;
  signal \m_axis_tdata[60]_INST_0_i_1_n_0\ : STD_LOGIC;
  signal \m_axis_tdata[61]_INST_0_i_1_n_0\ : STD_LOGIC;
  signal \m_axis_tdata[62]_INST_0_i_1_n_0\ : STD_LOGIC;
  signal \m_axis_tdata[63]_INST_0_i_1_n_0\ : STD_LOGIC;
  signal \m_axis_tdata[64]_INST_0_i_1_n_0\ : STD_LOGIC;
  signal \m_axis_tdata[65]_INST_0_i_1_n_0\ : STD_LOGIC;
  signal \m_axis_tdata[66]_INST_0_i_1_n_0\ : STD_LOGIC;
  signal \m_axis_tdata[67]_INST_0_i_1_n_0\ : STD_LOGIC;
  signal \m_axis_tdata[68]_INST_0_i_1_n_0\ : STD_LOGIC;
  signal \m_axis_tdata[69]_INST_0_i_1_n_0\ : STD_LOGIC;
  signal \m_axis_tdata[6]_INST_0_i_1_n_0\ : STD_LOGIC;
  signal \m_axis_tdata[70]_INST_0_i_1_n_0\ : STD_LOGIC;
  signal \m_axis_tdata[71]_INST_0_i_1_n_0\ : STD_LOGIC;
  signal \m_axis_tdata[72]_INST_0_i_1_n_0\ : STD_LOGIC;
  signal \m_axis_tdata[73]_INST_0_i_1_n_0\ : STD_LOGIC;
  signal \m_axis_tdata[74]_INST_0_i_1_n_0\ : STD_LOGIC;
  signal \m_axis_tdata[75]_INST_0_i_1_n_0\ : STD_LOGIC;
  signal \m_axis_tdata[76]_INST_0_i_1_n_0\ : STD_LOGIC;
  signal \m_axis_tdata[77]_INST_0_i_1_n_0\ : STD_LOGIC;
  signal \m_axis_tdata[78]_INST_0_i_1_n_0\ : STD_LOGIC;
  signal \m_axis_tdata[79]_INST_0_i_1_n_0\ : STD_LOGIC;
  signal \m_axis_tdata[7]_INST_0_i_1_n_0\ : STD_LOGIC;
  signal \m_axis_tdata[80]_INST_0_i_1_n_0\ : STD_LOGIC;
  signal \m_axis_tdata[81]_INST_0_i_1_n_0\ : STD_LOGIC;
  signal \m_axis_tdata[82]_INST_0_i_1_n_0\ : STD_LOGIC;
  signal \m_axis_tdata[83]_INST_0_i_1_n_0\ : STD_LOGIC;
  signal \m_axis_tdata[84]_INST_0_i_1_n_0\ : STD_LOGIC;
  signal \m_axis_tdata[85]_INST_0_i_1_n_0\ : STD_LOGIC;
  signal \m_axis_tdata[86]_INST_0_i_1_n_0\ : STD_LOGIC;
  signal \m_axis_tdata[87]_INST_0_i_1_n_0\ : STD_LOGIC;
  signal \m_axis_tdata[88]_INST_0_i_1_n_0\ : STD_LOGIC;
  signal \m_axis_tdata[89]_INST_0_i_1_n_0\ : STD_LOGIC;
  signal \m_axis_tdata[8]_INST_0_i_1_n_0\ : STD_LOGIC;
  signal \m_axis_tdata[90]_INST_0_i_1_n_0\ : STD_LOGIC;
  signal \m_axis_tdata[91]_INST_0_i_1_n_0\ : STD_LOGIC;
  signal \m_axis_tdata[92]_INST_0_i_1_n_0\ : STD_LOGIC;
  signal \m_axis_tdata[93]_INST_0_i_1_n_0\ : STD_LOGIC;
  signal \m_axis_tdata[94]_INST_0_i_1_n_0\ : STD_LOGIC;
  signal \m_axis_tdata[95]_INST_0_i_1_n_0\ : STD_LOGIC;
  signal \m_axis_tdata[96]_INST_0_i_1_n_0\ : STD_LOGIC;
  signal \m_axis_tdata[97]_INST_0_i_1_n_0\ : STD_LOGIC;
  signal \m_axis_tdata[98]_INST_0_i_1_n_0\ : STD_LOGIC;
  signal \m_axis_tdata[99]_INST_0_i_1_n_0\ : STD_LOGIC;
  signal \m_axis_tdata[9]_INST_0_i_1_n_0\ : STD_LOGIC;
  signal \m_axis_tkeep[0]_INST_0_i_1_n_0\ : STD_LOGIC;
  signal \m_axis_tkeep[10]_INST_0_i_1_n_0\ : STD_LOGIC;
  signal \m_axis_tkeep[11]_INST_0_i_1_n_0\ : STD_LOGIC;
  signal \m_axis_tkeep[12]_INST_0_i_1_n_0\ : STD_LOGIC;
  signal \m_axis_tkeep[13]_INST_0_i_1_n_0\ : STD_LOGIC;
  signal \m_axis_tkeep[14]_INST_0_i_1_n_0\ : STD_LOGIC;
  signal \m_axis_tkeep[15]_INST_0_i_1_n_0\ : STD_LOGIC;
  signal \m_axis_tkeep[16]_INST_0_i_1_n_0\ : STD_LOGIC;
  signal \m_axis_tkeep[17]_INST_0_i_1_n_0\ : STD_LOGIC;
  signal \m_axis_tkeep[18]_INST_0_i_1_n_0\ : STD_LOGIC;
  signal \m_axis_tkeep[19]_INST_0_i_1_n_0\ : STD_LOGIC;
  signal \m_axis_tkeep[1]_INST_0_i_1_n_0\ : STD_LOGIC;
  signal \m_axis_tkeep[20]_INST_0_i_1_n_0\ : STD_LOGIC;
  signal \m_axis_tkeep[21]_INST_0_i_1_n_0\ : STD_LOGIC;
  signal \m_axis_tkeep[22]_INST_0_i_1_n_0\ : STD_LOGIC;
  signal \m_axis_tkeep[23]_INST_0_i_1_n_0\ : STD_LOGIC;
  signal \m_axis_tkeep[24]_INST_0_i_1_n_0\ : STD_LOGIC;
  signal \m_axis_tkeep[25]_INST_0_i_1_n_0\ : STD_LOGIC;
  signal \m_axis_tkeep[26]_INST_0_i_1_n_0\ : STD_LOGIC;
  signal \m_axis_tkeep[27]_INST_0_i_1_n_0\ : STD_LOGIC;
  signal \m_axis_tkeep[2]_INST_0_i_1_n_0\ : STD_LOGIC;
  signal \m_axis_tkeep[3]_INST_0_i_1_n_0\ : STD_LOGIC;
  signal \m_axis_tkeep[4]_INST_0_i_1_n_0\ : STD_LOGIC;
  signal \m_axis_tkeep[5]_INST_0_i_1_n_0\ : STD_LOGIC;
  signal \m_axis_tkeep[6]_INST_0_i_1_n_0\ : STD_LOGIC;
  signal \m_axis_tkeep[7]_INST_0_i_1_n_0\ : STD_LOGIC;
  signal \m_axis_tkeep[8]_INST_0_i_1_n_0\ : STD_LOGIC;
  signal \m_axis_tkeep[9]_INST_0_i_1_n_0\ : STD_LOGIC;
  signal \m_axis_tlast[0]_INST_0_i_1_n_0\ : STD_LOGIC;
  signal \m_axis_tlast[1]_INST_0_i_1_n_0\ : STD_LOGIC;
  signal \m_axis_tlast[2]_INST_0_i_1_n_0\ : STD_LOGIC;
  signal \m_axis_tlast[3]_INST_0_i_1_n_0\ : STD_LOGIC;
  signal \m_axis_tlast[4]_INST_0_i_1_n_0\ : STD_LOGIC;
  signal \m_axis_tlast[5]_INST_0_i_1_n_0\ : STD_LOGIC;
  signal \m_axis_tlast[6]_INST_0_i_1_n_0\ : STD_LOGIC;
  signal \m_axis_tvalid[0]_INST_0_i_1_n_0\ : STD_LOGIC;
  signal \m_axis_tvalid[1]_INST_0_i_1_n_0\ : STD_LOGIC;
  signal \m_axis_tvalid[2]_INST_0_i_1_n_0\ : STD_LOGIC;
  signal \m_axis_tvalid[3]_INST_0_i_1_n_0\ : STD_LOGIC;
  signal \m_axis_tvalid[4]_INST_0_i_1_n_0\ : STD_LOGIC;
  signal \m_axis_tvalid[5]_INST_0_i_1_n_0\ : STD_LOGIC;
  signal \m_axis_tvalid[6]_INST_0_i_1_n_0\ : STD_LOGIC;
  signal mux_tvalid : STD_LOGIC_VECTOR ( 45 to 45 );
  signal p_17_out : STD_LOGIC_VECTOR ( 36 downto 0 );
  signal payload_a : STD_LOGIC_VECTOR ( 36 downto 0 );
  signal payload_b : STD_LOGIC_VECTOR ( 36 downto 0 );
  signal payload_b_0 : STD_LOGIC;
  signal \^s_axis_tready[3]\ : STD_LOGIC;
  signal sel : STD_LOGIC;
  signal sel_wr : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \gen_AB_reg_slice.state[1]_i_9__4\ : label is "soft_lutpair54";
  attribute FSM_ENCODING : string;
  attribute FSM_ENCODING of \gen_AB_reg_slice.state_reg[0]\ : label is "none";
  attribute FSM_ENCODING of \gen_AB_reg_slice.state_reg[1]\ : label is "none";
  attribute SOFT_HLUTNM of \m_axis_tdata[160]_INST_0\ : label is "soft_lutpair54";
  attribute SOFT_HLUTNM of \m_axis_tdata[192]_INST_0_i_3\ : label is "soft_lutpair55";
  attribute SOFT_HLUTNM of \m_axis_tdata[193]_INST_0_i_3\ : label is "soft_lutpair55";
  attribute SOFT_HLUTNM of \m_axis_tdata[194]_INST_0_i_3\ : label is "soft_lutpair56";
  attribute SOFT_HLUTNM of \m_axis_tdata[195]_INST_0_i_3\ : label is "soft_lutpair57";
  attribute SOFT_HLUTNM of \m_axis_tdata[196]_INST_0_i_3\ : label is "soft_lutpair57";
  attribute SOFT_HLUTNM of \m_axis_tdata[197]_INST_0_i_3\ : label is "soft_lutpair58";
  attribute SOFT_HLUTNM of \m_axis_tdata[198]_INST_0_i_3\ : label is "soft_lutpair58";
  attribute SOFT_HLUTNM of \m_axis_tdata[199]_INST_0_i_3\ : label is "soft_lutpair59";
  attribute SOFT_HLUTNM of \m_axis_tdata[200]_INST_0_i_3\ : label is "soft_lutpair59";
  attribute SOFT_HLUTNM of \m_axis_tdata[201]_INST_0_i_3\ : label is "soft_lutpair60";
  attribute SOFT_HLUTNM of \m_axis_tdata[202]_INST_0_i_3\ : label is "soft_lutpair60";
  attribute SOFT_HLUTNM of \m_axis_tdata[203]_INST_0_i_3\ : label is "soft_lutpair61";
  attribute SOFT_HLUTNM of \m_axis_tdata[204]_INST_0_i_3\ : label is "soft_lutpair61";
  attribute SOFT_HLUTNM of \m_axis_tdata[205]_INST_0_i_3\ : label is "soft_lutpair62";
  attribute SOFT_HLUTNM of \m_axis_tdata[206]_INST_0_i_3\ : label is "soft_lutpair62";
  attribute SOFT_HLUTNM of \m_axis_tdata[207]_INST_0_i_3\ : label is "soft_lutpair63";
  attribute SOFT_HLUTNM of \m_axis_tdata[208]_INST_0_i_3\ : label is "soft_lutpair63";
  attribute SOFT_HLUTNM of \m_axis_tdata[209]_INST_0_i_3\ : label is "soft_lutpair64";
  attribute SOFT_HLUTNM of \m_axis_tdata[210]_INST_0_i_3\ : label is "soft_lutpair56";
  attribute SOFT_HLUTNM of \m_axis_tdata[211]_INST_0_i_3\ : label is "soft_lutpair64";
  attribute SOFT_HLUTNM of \m_axis_tdata[212]_INST_0_i_3\ : label is "soft_lutpair65";
  attribute SOFT_HLUTNM of \m_axis_tdata[213]_INST_0_i_3\ : label is "soft_lutpair66";
  attribute SOFT_HLUTNM of \m_axis_tdata[214]_INST_0_i_3\ : label is "soft_lutpair66";
  attribute SOFT_HLUTNM of \m_axis_tdata[215]_INST_0_i_3\ : label is "soft_lutpair67";
  attribute SOFT_HLUTNM of \m_axis_tdata[216]_INST_0_i_3\ : label is "soft_lutpair67";
  attribute SOFT_HLUTNM of \m_axis_tdata[217]_INST_0_i_3\ : label is "soft_lutpair68";
  attribute SOFT_HLUTNM of \m_axis_tdata[218]_INST_0_i_3\ : label is "soft_lutpair68";
  attribute SOFT_HLUTNM of \m_axis_tdata[219]_INST_0_i_3\ : label is "soft_lutpair69";
  attribute SOFT_HLUTNM of \m_axis_tdata[220]_INST_0_i_3\ : label is "soft_lutpair65";
  attribute SOFT_HLUTNM of \m_axis_tdata[221]_INST_0_i_3\ : label is "soft_lutpair69";
  attribute SOFT_HLUTNM of \m_axis_tdata[222]_INST_0_i_3\ : label is "soft_lutpair70";
  attribute SOFT_HLUTNM of \m_axis_tdata[223]_INST_0_i_3\ : label is "soft_lutpair71";
  attribute SOFT_HLUTNM of \m_axis_tkeep[24]_INST_0_i_3\ : label is "soft_lutpair71";
  attribute SOFT_HLUTNM of \m_axis_tkeep[25]_INST_0_i_3\ : label is "soft_lutpair70";
  attribute SOFT_HLUTNM of \m_axis_tkeep[26]_INST_0_i_3\ : label is "soft_lutpair72";
  attribute SOFT_HLUTNM of \m_axis_tkeep[27]_INST_0_i_3\ : label is "soft_lutpair72";
begin
  \s_axis_tready[3]\ <= \^s_axis_tready[3]\;
\gen_AB_reg_slice.payload_a[36]_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00B0"
    )
        port map (
      I0 => \^s_axis_tready[3]\,
      I1 => mux_tvalid(45),
      I2 => aclken,
      I3 => sel_wr,
      O => \gen_AB_reg_slice.payload_a[36]_i_1__2_n_0\
    );
\gen_AB_reg_slice.payload_a_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => \gen_AB_reg_slice.payload_a[36]_i_1__2_n_0\,
      D => S_AXIS_TPAYLOAD(0),
      Q => payload_a(0),
      R => '0'
    );
\gen_AB_reg_slice.payload_a_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => \gen_AB_reg_slice.payload_a[36]_i_1__2_n_0\,
      D => S_AXIS_TPAYLOAD(10),
      Q => payload_a(10),
      R => '0'
    );
\gen_AB_reg_slice.payload_a_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => \gen_AB_reg_slice.payload_a[36]_i_1__2_n_0\,
      D => S_AXIS_TPAYLOAD(11),
      Q => payload_a(11),
      R => '0'
    );
\gen_AB_reg_slice.payload_a_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => \gen_AB_reg_slice.payload_a[36]_i_1__2_n_0\,
      D => S_AXIS_TPAYLOAD(12),
      Q => payload_a(12),
      R => '0'
    );
\gen_AB_reg_slice.payload_a_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => \gen_AB_reg_slice.payload_a[36]_i_1__2_n_0\,
      D => S_AXIS_TPAYLOAD(13),
      Q => payload_a(13),
      R => '0'
    );
\gen_AB_reg_slice.payload_a_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => \gen_AB_reg_slice.payload_a[36]_i_1__2_n_0\,
      D => S_AXIS_TPAYLOAD(14),
      Q => payload_a(14),
      R => '0'
    );
\gen_AB_reg_slice.payload_a_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => \gen_AB_reg_slice.payload_a[36]_i_1__2_n_0\,
      D => S_AXIS_TPAYLOAD(15),
      Q => payload_a(15),
      R => '0'
    );
\gen_AB_reg_slice.payload_a_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => \gen_AB_reg_slice.payload_a[36]_i_1__2_n_0\,
      D => S_AXIS_TPAYLOAD(16),
      Q => payload_a(16),
      R => '0'
    );
\gen_AB_reg_slice.payload_a_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => \gen_AB_reg_slice.payload_a[36]_i_1__2_n_0\,
      D => S_AXIS_TPAYLOAD(17),
      Q => payload_a(17),
      R => '0'
    );
\gen_AB_reg_slice.payload_a_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => \gen_AB_reg_slice.payload_a[36]_i_1__2_n_0\,
      D => S_AXIS_TPAYLOAD(18),
      Q => payload_a(18),
      R => '0'
    );
\gen_AB_reg_slice.payload_a_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => \gen_AB_reg_slice.payload_a[36]_i_1__2_n_0\,
      D => S_AXIS_TPAYLOAD(19),
      Q => payload_a(19),
      R => '0'
    );
\gen_AB_reg_slice.payload_a_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => \gen_AB_reg_slice.payload_a[36]_i_1__2_n_0\,
      D => S_AXIS_TPAYLOAD(1),
      Q => payload_a(1),
      R => '0'
    );
\gen_AB_reg_slice.payload_a_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => \gen_AB_reg_slice.payload_a[36]_i_1__2_n_0\,
      D => S_AXIS_TPAYLOAD(20),
      Q => payload_a(20),
      R => '0'
    );
\gen_AB_reg_slice.payload_a_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => \gen_AB_reg_slice.payload_a[36]_i_1__2_n_0\,
      D => S_AXIS_TPAYLOAD(21),
      Q => payload_a(21),
      R => '0'
    );
\gen_AB_reg_slice.payload_a_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => \gen_AB_reg_slice.payload_a[36]_i_1__2_n_0\,
      D => S_AXIS_TPAYLOAD(22),
      Q => payload_a(22),
      R => '0'
    );
\gen_AB_reg_slice.payload_a_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => \gen_AB_reg_slice.payload_a[36]_i_1__2_n_0\,
      D => S_AXIS_TPAYLOAD(23),
      Q => payload_a(23),
      R => '0'
    );
\gen_AB_reg_slice.payload_a_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => \gen_AB_reg_slice.payload_a[36]_i_1__2_n_0\,
      D => S_AXIS_TPAYLOAD(24),
      Q => payload_a(24),
      R => '0'
    );
\gen_AB_reg_slice.payload_a_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => \gen_AB_reg_slice.payload_a[36]_i_1__2_n_0\,
      D => S_AXIS_TPAYLOAD(25),
      Q => payload_a(25),
      R => '0'
    );
\gen_AB_reg_slice.payload_a_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => \gen_AB_reg_slice.payload_a[36]_i_1__2_n_0\,
      D => S_AXIS_TPAYLOAD(26),
      Q => payload_a(26),
      R => '0'
    );
\gen_AB_reg_slice.payload_a_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => \gen_AB_reg_slice.payload_a[36]_i_1__2_n_0\,
      D => S_AXIS_TPAYLOAD(27),
      Q => payload_a(27),
      R => '0'
    );
\gen_AB_reg_slice.payload_a_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => \gen_AB_reg_slice.payload_a[36]_i_1__2_n_0\,
      D => S_AXIS_TPAYLOAD(28),
      Q => payload_a(28),
      R => '0'
    );
\gen_AB_reg_slice.payload_a_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => \gen_AB_reg_slice.payload_a[36]_i_1__2_n_0\,
      D => S_AXIS_TPAYLOAD(29),
      Q => payload_a(29),
      R => '0'
    );
\gen_AB_reg_slice.payload_a_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => \gen_AB_reg_slice.payload_a[36]_i_1__2_n_0\,
      D => S_AXIS_TPAYLOAD(2),
      Q => payload_a(2),
      R => '0'
    );
\gen_AB_reg_slice.payload_a_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => \gen_AB_reg_slice.payload_a[36]_i_1__2_n_0\,
      D => S_AXIS_TPAYLOAD(30),
      Q => payload_a(30),
      R => '0'
    );
\gen_AB_reg_slice.payload_a_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => \gen_AB_reg_slice.payload_a[36]_i_1__2_n_0\,
      D => S_AXIS_TPAYLOAD(31),
      Q => payload_a(31),
      R => '0'
    );
\gen_AB_reg_slice.payload_a_reg[32]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => \gen_AB_reg_slice.payload_a[36]_i_1__2_n_0\,
      D => S_AXIS_TPAYLOAD(32),
      Q => payload_a(32),
      R => '0'
    );
\gen_AB_reg_slice.payload_a_reg[33]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => \gen_AB_reg_slice.payload_a[36]_i_1__2_n_0\,
      D => S_AXIS_TPAYLOAD(33),
      Q => payload_a(33),
      R => '0'
    );
\gen_AB_reg_slice.payload_a_reg[34]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => \gen_AB_reg_slice.payload_a[36]_i_1__2_n_0\,
      D => S_AXIS_TPAYLOAD(34),
      Q => payload_a(34),
      R => '0'
    );
\gen_AB_reg_slice.payload_a_reg[35]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => \gen_AB_reg_slice.payload_a[36]_i_1__2_n_0\,
      D => S_AXIS_TPAYLOAD(35),
      Q => payload_a(35),
      R => '0'
    );
\gen_AB_reg_slice.payload_a_reg[36]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => \gen_AB_reg_slice.payload_a[36]_i_1__2_n_0\,
      D => S_AXIS_TPAYLOAD(36),
      Q => payload_a(36),
      R => '0'
    );
\gen_AB_reg_slice.payload_a_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => \gen_AB_reg_slice.payload_a[36]_i_1__2_n_0\,
      D => S_AXIS_TPAYLOAD(3),
      Q => payload_a(3),
      R => '0'
    );
\gen_AB_reg_slice.payload_a_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => \gen_AB_reg_slice.payload_a[36]_i_1__2_n_0\,
      D => S_AXIS_TPAYLOAD(4),
      Q => payload_a(4),
      R => '0'
    );
\gen_AB_reg_slice.payload_a_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => \gen_AB_reg_slice.payload_a[36]_i_1__2_n_0\,
      D => S_AXIS_TPAYLOAD(5),
      Q => payload_a(5),
      R => '0'
    );
\gen_AB_reg_slice.payload_a_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => \gen_AB_reg_slice.payload_a[36]_i_1__2_n_0\,
      D => S_AXIS_TPAYLOAD(6),
      Q => payload_a(6),
      R => '0'
    );
\gen_AB_reg_slice.payload_a_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => \gen_AB_reg_slice.payload_a[36]_i_1__2_n_0\,
      D => S_AXIS_TPAYLOAD(7),
      Q => payload_a(7),
      R => '0'
    );
\gen_AB_reg_slice.payload_a_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => \gen_AB_reg_slice.payload_a[36]_i_1__2_n_0\,
      D => S_AXIS_TPAYLOAD(8),
      Q => payload_a(8),
      R => '0'
    );
\gen_AB_reg_slice.payload_a_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => \gen_AB_reg_slice.payload_a[36]_i_1__2_n_0\,
      D => S_AXIS_TPAYLOAD(9),
      Q => payload_a(9),
      R => '0'
    );
\gen_AB_reg_slice.payload_b[36]_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B000"
    )
        port map (
      I0 => \^s_axis_tready[3]\,
      I1 => mux_tvalid(45),
      I2 => aclken,
      I3 => sel_wr,
      O => payload_b_0
    );
\gen_AB_reg_slice.payload_b_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => payload_b_0,
      D => S_AXIS_TPAYLOAD(0),
      Q => payload_b(0),
      R => '0'
    );
\gen_AB_reg_slice.payload_b_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => payload_b_0,
      D => S_AXIS_TPAYLOAD(10),
      Q => payload_b(10),
      R => '0'
    );
\gen_AB_reg_slice.payload_b_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => payload_b_0,
      D => S_AXIS_TPAYLOAD(11),
      Q => payload_b(11),
      R => '0'
    );
\gen_AB_reg_slice.payload_b_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => payload_b_0,
      D => S_AXIS_TPAYLOAD(12),
      Q => payload_b(12),
      R => '0'
    );
\gen_AB_reg_slice.payload_b_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => payload_b_0,
      D => S_AXIS_TPAYLOAD(13),
      Q => payload_b(13),
      R => '0'
    );
\gen_AB_reg_slice.payload_b_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => payload_b_0,
      D => S_AXIS_TPAYLOAD(14),
      Q => payload_b(14),
      R => '0'
    );
\gen_AB_reg_slice.payload_b_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => payload_b_0,
      D => S_AXIS_TPAYLOAD(15),
      Q => payload_b(15),
      R => '0'
    );
\gen_AB_reg_slice.payload_b_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => payload_b_0,
      D => S_AXIS_TPAYLOAD(16),
      Q => payload_b(16),
      R => '0'
    );
\gen_AB_reg_slice.payload_b_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => payload_b_0,
      D => S_AXIS_TPAYLOAD(17),
      Q => payload_b(17),
      R => '0'
    );
\gen_AB_reg_slice.payload_b_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => payload_b_0,
      D => S_AXIS_TPAYLOAD(18),
      Q => payload_b(18),
      R => '0'
    );
\gen_AB_reg_slice.payload_b_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => payload_b_0,
      D => S_AXIS_TPAYLOAD(19),
      Q => payload_b(19),
      R => '0'
    );
\gen_AB_reg_slice.payload_b_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => payload_b_0,
      D => S_AXIS_TPAYLOAD(1),
      Q => payload_b(1),
      R => '0'
    );
\gen_AB_reg_slice.payload_b_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => payload_b_0,
      D => S_AXIS_TPAYLOAD(20),
      Q => payload_b(20),
      R => '0'
    );
\gen_AB_reg_slice.payload_b_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => payload_b_0,
      D => S_AXIS_TPAYLOAD(21),
      Q => payload_b(21),
      R => '0'
    );
\gen_AB_reg_slice.payload_b_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => payload_b_0,
      D => S_AXIS_TPAYLOAD(22),
      Q => payload_b(22),
      R => '0'
    );
\gen_AB_reg_slice.payload_b_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => payload_b_0,
      D => S_AXIS_TPAYLOAD(23),
      Q => payload_b(23),
      R => '0'
    );
\gen_AB_reg_slice.payload_b_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => payload_b_0,
      D => S_AXIS_TPAYLOAD(24),
      Q => payload_b(24),
      R => '0'
    );
\gen_AB_reg_slice.payload_b_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => payload_b_0,
      D => S_AXIS_TPAYLOAD(25),
      Q => payload_b(25),
      R => '0'
    );
\gen_AB_reg_slice.payload_b_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => payload_b_0,
      D => S_AXIS_TPAYLOAD(26),
      Q => payload_b(26),
      R => '0'
    );
\gen_AB_reg_slice.payload_b_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => payload_b_0,
      D => S_AXIS_TPAYLOAD(27),
      Q => payload_b(27),
      R => '0'
    );
\gen_AB_reg_slice.payload_b_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => payload_b_0,
      D => S_AXIS_TPAYLOAD(28),
      Q => payload_b(28),
      R => '0'
    );
\gen_AB_reg_slice.payload_b_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => payload_b_0,
      D => S_AXIS_TPAYLOAD(29),
      Q => payload_b(29),
      R => '0'
    );
\gen_AB_reg_slice.payload_b_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => payload_b_0,
      D => S_AXIS_TPAYLOAD(2),
      Q => payload_b(2),
      R => '0'
    );
\gen_AB_reg_slice.payload_b_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => payload_b_0,
      D => S_AXIS_TPAYLOAD(30),
      Q => payload_b(30),
      R => '0'
    );
\gen_AB_reg_slice.payload_b_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => payload_b_0,
      D => S_AXIS_TPAYLOAD(31),
      Q => payload_b(31),
      R => '0'
    );
\gen_AB_reg_slice.payload_b_reg[32]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => payload_b_0,
      D => S_AXIS_TPAYLOAD(32),
      Q => payload_b(32),
      R => '0'
    );
\gen_AB_reg_slice.payload_b_reg[33]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => payload_b_0,
      D => S_AXIS_TPAYLOAD(33),
      Q => payload_b(33),
      R => '0'
    );
\gen_AB_reg_slice.payload_b_reg[34]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => payload_b_0,
      D => S_AXIS_TPAYLOAD(34),
      Q => payload_b(34),
      R => '0'
    );
\gen_AB_reg_slice.payload_b_reg[35]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => payload_b_0,
      D => S_AXIS_TPAYLOAD(35),
      Q => payload_b(35),
      R => '0'
    );
\gen_AB_reg_slice.payload_b_reg[36]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => payload_b_0,
      D => S_AXIS_TPAYLOAD(36),
      Q => payload_b(36),
      R => '0'
    );
\gen_AB_reg_slice.payload_b_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => payload_b_0,
      D => S_AXIS_TPAYLOAD(3),
      Q => payload_b(3),
      R => '0'
    );
\gen_AB_reg_slice.payload_b_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => payload_b_0,
      D => S_AXIS_TPAYLOAD(4),
      Q => payload_b(4),
      R => '0'
    );
\gen_AB_reg_slice.payload_b_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => payload_b_0,
      D => S_AXIS_TPAYLOAD(5),
      Q => payload_b(5),
      R => '0'
    );
\gen_AB_reg_slice.payload_b_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => payload_b_0,
      D => S_AXIS_TPAYLOAD(6),
      Q => payload_b(6),
      R => '0'
    );
\gen_AB_reg_slice.payload_b_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => payload_b_0,
      D => S_AXIS_TPAYLOAD(7),
      Q => payload_b(7),
      R => '0'
    );
\gen_AB_reg_slice.payload_b_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => payload_b_0,
      D => S_AXIS_TPAYLOAD(8),
      Q => payload_b(8),
      R => '0'
    );
\gen_AB_reg_slice.payload_b_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => payload_b_0,
      D => S_AXIS_TPAYLOAD(9),
      Q => payload_b(9),
      R => '0'
    );
\gen_AB_reg_slice.sel_rd_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FDFFFFFF02000000"
    )
        port map (
      I0 => mux_tvalid(45),
      I1 => \gen_AB_reg_slice.sel_rd_i_2__2_n_0\,
      I2 => \gen_AB_reg_slice.sel_rd_i_3__2_n_0\,
      I3 => \gen_AB_reg_slice.state[1]_i_4__2_n_0\,
      I4 => aclken,
      I5 => sel,
      O => \gen_AB_reg_slice.sel_rd_i_1__2_n_0\
    );
\gen_AB_reg_slice.sel_rd_i_2__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00020000FFFFFFFF"
    )
        port map (
      I0 => ctrl_reg_synch(0),
      I1 => ctrl_reg_synch(3),
      I2 => \gen_static_router.gen_synch.ctrl_reg_synch_reg[28]\,
      I3 => ctrl_reg_synch(2),
      I4 => ctrl_reg_synch(1),
      I5 => dec_tready(22),
      O => \gen_AB_reg_slice.sel_rd_i_2__2_n_0\
    );
\gen_AB_reg_slice.sel_rd_i_3__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00020000FFFFFFFF"
    )
        port map (
      I0 => ctrl_reg_synch(8),
      I1 => ctrl_reg_synch(11),
      I2 => \gen_static_router.gen_synch.ctrl_reg_synch_reg[30]\,
      I3 => ctrl_reg_synch(10),
      I4 => ctrl_reg_synch(9),
      I5 => dec_tready(24),
      O => \gen_AB_reg_slice.sel_rd_i_3__2_n_0\
    );
\gen_AB_reg_slice.sel_rd_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => \gen_AB_reg_slice.sel_rd_i_1__2_n_0\,
      Q => sel,
      R => \gen_AB_reg_slice.state[1]_i_1__2_n_0\
    );
\gen_AB_reg_slice.sel_wr_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => aclken,
      I1 => s_axis_tvalid(0),
      I2 => \^s_axis_tready[3]\,
      I3 => sel_wr,
      O => \gen_AB_reg_slice.sel_wr_i_1__2_n_0\
    );
\gen_AB_reg_slice.sel_wr_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => \gen_AB_reg_slice.sel_wr_i_1__2_n_0\,
      Q => sel_wr,
      R => \gen_AB_reg_slice.state[1]_i_1__2_n_0\
    );
\gen_AB_reg_slice.state[0]_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFAADF00FF00FF00"
    )
        port map (
      I0 => aclken,
      I1 => \gen_AB_reg_slice.state[1]_i_3__2_n_0\,
      I2 => \gen_AB_reg_slice.state[1]_i_4__2_n_0\,
      I3 => mux_tvalid(45),
      I4 => s_axis_tvalid(0),
      I5 => \^s_axis_tready[3]\,
      O => \gen_AB_reg_slice.state[0]_i_1__2_n_0\
    );
\gen_AB_reg_slice.state[1]_i_10__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFDFFFFFFFFF"
    )
        port map (
      I0 => ctrl_reg_synch(25),
      I1 => ctrl_reg_synch(26),
      I2 => ctrl_reg_synch(34),
      I3 => m_axis_tready(5),
      I4 => ctrl_reg_synch(27),
      I5 => ctrl_reg_synch(24),
      O => dec_tready(27)
    );
\gen_AB_reg_slice.state[1]_i_11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFDFFFFFFFFF"
    )
        port map (
      I0 => ctrl_reg_synch(17),
      I1 => ctrl_reg_synch(18),
      I2 => ctrl_reg_synch(32),
      I3 => m_axis_tready(4),
      I4 => ctrl_reg_synch(19),
      I5 => ctrl_reg_synch(16),
      O => dec_tready(25)
    );
\gen_AB_reg_slice.state[1]_i_1__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => areset_r,
      I1 => ctrl_reg_synch(35),
      O => \gen_AB_reg_slice.state[1]_i_1__2_n_0\
    );
\gen_AB_reg_slice.state[1]_i_2__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"75FFFFFF20AA20AA"
    )
        port map (
      I0 => aclken,
      I1 => \gen_AB_reg_slice.state[1]_i_3__2_n_0\,
      I2 => \gen_AB_reg_slice.state[1]_i_4__2_n_0\,
      I3 => mux_tvalid(45),
      I4 => s_axis_tvalid(0),
      I5 => \^s_axis_tready[3]\,
      O => \gen_AB_reg_slice.state[1]_i_2__2_n_0\
    );
\gen_AB_reg_slice.state[1]_i_3__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7FFF"
    )
        port map (
      I0 => dec_tready(22),
      I1 => dec_tready(21),
      I2 => dec_tready(24),
      I3 => dec_tready(23),
      O => \gen_AB_reg_slice.state[1]_i_3__2_n_0\
    );
\gen_AB_reg_slice.state[1]_i_4__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FEFF000000000000"
    )
        port map (
      I0 => \gen_AB_reg_slice.state[1]_i_9__4_n_0\,
      I1 => \gen_static_router.gen_synch.ctrl_reg_synch_reg[33]\,
      I2 => ctrl_reg_synch(22),
      I3 => ctrl_reg_synch(21),
      I4 => dec_tready(27),
      I5 => dec_tready(25),
      O => \gen_AB_reg_slice.state[1]_i_4__2_n_0\
    );
\gen_AB_reg_slice.state[1]_i_5__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFDFFFFFFFFF"
    )
        port map (
      I0 => ctrl_reg_synch(5),
      I1 => ctrl_reg_synch(6),
      I2 => ctrl_reg_synch(29),
      I3 => m_axis_tready(1),
      I4 => ctrl_reg_synch(7),
      I5 => ctrl_reg_synch(4),
      O => dec_tready(22)
    );
\gen_AB_reg_slice.state[1]_i_6__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFDFFFFFFFFF"
    )
        port map (
      I0 => ctrl_reg_synch(1),
      I1 => ctrl_reg_synch(2),
      I2 => ctrl_reg_synch(28),
      I3 => m_axis_tready(0),
      I4 => ctrl_reg_synch(3),
      I5 => ctrl_reg_synch(0),
      O => dec_tready(21)
    );
\gen_AB_reg_slice.state[1]_i_7__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFDFFFFFFFFF"
    )
        port map (
      I0 => ctrl_reg_synch(13),
      I1 => ctrl_reg_synch(14),
      I2 => ctrl_reg_synch(31),
      I3 => m_axis_tready(3),
      I4 => ctrl_reg_synch(15),
      I5 => ctrl_reg_synch(12),
      O => dec_tready(24)
    );
\gen_AB_reg_slice.state[1]_i_8__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFDFFFFFFFFF"
    )
        port map (
      I0 => ctrl_reg_synch(9),
      I1 => ctrl_reg_synch(10),
      I2 => ctrl_reg_synch(30),
      I3 => m_axis_tready(2),
      I4 => ctrl_reg_synch(11),
      I5 => ctrl_reg_synch(8),
      O => dec_tready(23)
    );
\gen_AB_reg_slice.state[1]_i_9__4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => ctrl_reg_synch(23),
      I1 => ctrl_reg_synch(20),
      O => \gen_AB_reg_slice.state[1]_i_9__4_n_0\
    );
\gen_AB_reg_slice.state_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => \gen_AB_reg_slice.state[0]_i_1__2_n_0\,
      Q => mux_tvalid(45),
      R => \gen_AB_reg_slice.state[1]_i_1__2_n_0\
    );
\gen_AB_reg_slice.state_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => \gen_AB_reg_slice.state[1]_i_2__2_n_0\,
      Q => \^s_axis_tready[3]\,
      R => \gen_AB_reg_slice.state[1]_i_1__2_n_0\
    );
\m_axis_tdata[0]_INST_0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00E2"
    )
        port map (
      I0 => \m_axis_tdata[0]_INST_0_i_1_n_0\,
      I1 => ctrl_reg_synch(2),
      I2 => \gen_static_router.gen_synch.ctrl_reg_synch_reg[1]\,
      I3 => ctrl_reg_synch(3),
      O => m_axis_tdata(0)
    );
\m_axis_tdata[0]_INST_0_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_17_out(0),
      I1 => p_22_out(0),
      I2 => ctrl_reg_synch(1),
      I3 => p_27_out(0),
      I4 => ctrl_reg_synch(0),
      I5 => p_32_out(0),
      O => \m_axis_tdata[0]_INST_0_i_1_n_0\
    );
\m_axis_tdata[100]_INST_0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00E2"
    )
        port map (
      I0 => \m_axis_tdata[100]_INST_0_i_1_n_0\,
      I1 => ctrl_reg_synch(14),
      I2 => \gen_static_router.gen_synch.ctrl_reg_synch_reg[13]_3\,
      I3 => ctrl_reg_synch(15),
      O => m_axis_tdata(100)
    );
\m_axis_tdata[100]_INST_0_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_17_out(4),
      I1 => p_22_out(4),
      I2 => ctrl_reg_synch(13),
      I3 => p_27_out(4),
      I4 => ctrl_reg_synch(12),
      I5 => p_32_out(4),
      O => \m_axis_tdata[100]_INST_0_i_1_n_0\
    );
\m_axis_tdata[101]_INST_0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00E2"
    )
        port map (
      I0 => \m_axis_tdata[101]_INST_0_i_1_n_0\,
      I1 => ctrl_reg_synch(14),
      I2 => \gen_static_router.gen_synch.ctrl_reg_synch_reg[13]_4\,
      I3 => ctrl_reg_synch(15),
      O => m_axis_tdata(101)
    );
\m_axis_tdata[101]_INST_0_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_17_out(5),
      I1 => p_22_out(5),
      I2 => ctrl_reg_synch(13),
      I3 => p_27_out(5),
      I4 => ctrl_reg_synch(12),
      I5 => p_32_out(5),
      O => \m_axis_tdata[101]_INST_0_i_1_n_0\
    );
\m_axis_tdata[102]_INST_0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00E2"
    )
        port map (
      I0 => \m_axis_tdata[102]_INST_0_i_1_n_0\,
      I1 => ctrl_reg_synch(14),
      I2 => \gen_static_router.gen_synch.ctrl_reg_synch_reg[13]_5\,
      I3 => ctrl_reg_synch(15),
      O => m_axis_tdata(102)
    );
\m_axis_tdata[102]_INST_0_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_17_out(6),
      I1 => p_22_out(6),
      I2 => ctrl_reg_synch(13),
      I3 => p_27_out(6),
      I4 => ctrl_reg_synch(12),
      I5 => p_32_out(6),
      O => \m_axis_tdata[102]_INST_0_i_1_n_0\
    );
\m_axis_tdata[103]_INST_0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00E2"
    )
        port map (
      I0 => \m_axis_tdata[103]_INST_0_i_1_n_0\,
      I1 => ctrl_reg_synch(14),
      I2 => \gen_static_router.gen_synch.ctrl_reg_synch_reg[13]_6\,
      I3 => ctrl_reg_synch(15),
      O => m_axis_tdata(103)
    );
\m_axis_tdata[103]_INST_0_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_17_out(7),
      I1 => p_22_out(7),
      I2 => ctrl_reg_synch(13),
      I3 => p_27_out(7),
      I4 => ctrl_reg_synch(12),
      I5 => p_32_out(7),
      O => \m_axis_tdata[103]_INST_0_i_1_n_0\
    );
\m_axis_tdata[104]_INST_0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00E2"
    )
        port map (
      I0 => \m_axis_tdata[104]_INST_0_i_1_n_0\,
      I1 => ctrl_reg_synch(14),
      I2 => \gen_static_router.gen_synch.ctrl_reg_synch_reg[13]_7\,
      I3 => ctrl_reg_synch(15),
      O => m_axis_tdata(104)
    );
\m_axis_tdata[104]_INST_0_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_17_out(8),
      I1 => p_22_out(8),
      I2 => ctrl_reg_synch(13),
      I3 => p_27_out(8),
      I4 => ctrl_reg_synch(12),
      I5 => p_32_out(8),
      O => \m_axis_tdata[104]_INST_0_i_1_n_0\
    );
\m_axis_tdata[105]_INST_0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00E2"
    )
        port map (
      I0 => \m_axis_tdata[105]_INST_0_i_1_n_0\,
      I1 => ctrl_reg_synch(14),
      I2 => \gen_static_router.gen_synch.ctrl_reg_synch_reg[13]_8\,
      I3 => ctrl_reg_synch(15),
      O => m_axis_tdata(105)
    );
\m_axis_tdata[105]_INST_0_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_17_out(9),
      I1 => p_22_out(9),
      I2 => ctrl_reg_synch(13),
      I3 => p_27_out(9),
      I4 => ctrl_reg_synch(12),
      I5 => p_32_out(9),
      O => \m_axis_tdata[105]_INST_0_i_1_n_0\
    );
\m_axis_tdata[106]_INST_0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00E2"
    )
        port map (
      I0 => \m_axis_tdata[106]_INST_0_i_1_n_0\,
      I1 => ctrl_reg_synch(14),
      I2 => \gen_static_router.gen_synch.ctrl_reg_synch_reg[13]_9\,
      I3 => ctrl_reg_synch(15),
      O => m_axis_tdata(106)
    );
\m_axis_tdata[106]_INST_0_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_17_out(10),
      I1 => p_22_out(10),
      I2 => ctrl_reg_synch(13),
      I3 => p_27_out(10),
      I4 => ctrl_reg_synch(12),
      I5 => p_32_out(10),
      O => \m_axis_tdata[106]_INST_0_i_1_n_0\
    );
\m_axis_tdata[107]_INST_0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00E2"
    )
        port map (
      I0 => \m_axis_tdata[107]_INST_0_i_1_n_0\,
      I1 => ctrl_reg_synch(14),
      I2 => \gen_static_router.gen_synch.ctrl_reg_synch_reg[13]_10\,
      I3 => ctrl_reg_synch(15),
      O => m_axis_tdata(107)
    );
\m_axis_tdata[107]_INST_0_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_17_out(11),
      I1 => p_22_out(11),
      I2 => ctrl_reg_synch(13),
      I3 => p_27_out(11),
      I4 => ctrl_reg_synch(12),
      I5 => p_32_out(11),
      O => \m_axis_tdata[107]_INST_0_i_1_n_0\
    );
\m_axis_tdata[108]_INST_0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00E2"
    )
        port map (
      I0 => \m_axis_tdata[108]_INST_0_i_1_n_0\,
      I1 => ctrl_reg_synch(14),
      I2 => \gen_static_router.gen_synch.ctrl_reg_synch_reg[13]_11\,
      I3 => ctrl_reg_synch(15),
      O => m_axis_tdata(108)
    );
\m_axis_tdata[108]_INST_0_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_17_out(12),
      I1 => p_22_out(12),
      I2 => ctrl_reg_synch(13),
      I3 => p_27_out(12),
      I4 => ctrl_reg_synch(12),
      I5 => p_32_out(12),
      O => \m_axis_tdata[108]_INST_0_i_1_n_0\
    );
\m_axis_tdata[109]_INST_0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00E2"
    )
        port map (
      I0 => \m_axis_tdata[109]_INST_0_i_1_n_0\,
      I1 => ctrl_reg_synch(14),
      I2 => \gen_static_router.gen_synch.ctrl_reg_synch_reg[13]_12\,
      I3 => ctrl_reg_synch(15),
      O => m_axis_tdata(109)
    );
\m_axis_tdata[109]_INST_0_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_17_out(13),
      I1 => p_22_out(13),
      I2 => ctrl_reg_synch(13),
      I3 => p_27_out(13),
      I4 => ctrl_reg_synch(12),
      I5 => p_32_out(13),
      O => \m_axis_tdata[109]_INST_0_i_1_n_0\
    );
\m_axis_tdata[10]_INST_0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00E2"
    )
        port map (
      I0 => \m_axis_tdata[10]_INST_0_i_1_n_0\,
      I1 => ctrl_reg_synch(2),
      I2 => \gen_static_router.gen_synch.ctrl_reg_synch_reg[1]_9\,
      I3 => ctrl_reg_synch(3),
      O => m_axis_tdata(10)
    );
\m_axis_tdata[10]_INST_0_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_17_out(10),
      I1 => p_22_out(10),
      I2 => ctrl_reg_synch(1),
      I3 => p_27_out(10),
      I4 => ctrl_reg_synch(0),
      I5 => p_32_out(10),
      O => \m_axis_tdata[10]_INST_0_i_1_n_0\
    );
\m_axis_tdata[110]_INST_0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00E2"
    )
        port map (
      I0 => \m_axis_tdata[110]_INST_0_i_1_n_0\,
      I1 => ctrl_reg_synch(14),
      I2 => \gen_static_router.gen_synch.ctrl_reg_synch_reg[13]_13\,
      I3 => ctrl_reg_synch(15),
      O => m_axis_tdata(110)
    );
\m_axis_tdata[110]_INST_0_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_17_out(14),
      I1 => p_22_out(14),
      I2 => ctrl_reg_synch(13),
      I3 => p_27_out(14),
      I4 => ctrl_reg_synch(12),
      I5 => p_32_out(14),
      O => \m_axis_tdata[110]_INST_0_i_1_n_0\
    );
\m_axis_tdata[111]_INST_0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00E2"
    )
        port map (
      I0 => \m_axis_tdata[111]_INST_0_i_1_n_0\,
      I1 => ctrl_reg_synch(14),
      I2 => \gen_static_router.gen_synch.ctrl_reg_synch_reg[13]_14\,
      I3 => ctrl_reg_synch(15),
      O => m_axis_tdata(111)
    );
\m_axis_tdata[111]_INST_0_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_17_out(15),
      I1 => p_22_out(15),
      I2 => ctrl_reg_synch(13),
      I3 => p_27_out(15),
      I4 => ctrl_reg_synch(12),
      I5 => p_32_out(15),
      O => \m_axis_tdata[111]_INST_0_i_1_n_0\
    );
\m_axis_tdata[112]_INST_0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00E2"
    )
        port map (
      I0 => \m_axis_tdata[112]_INST_0_i_1_n_0\,
      I1 => ctrl_reg_synch(14),
      I2 => \gen_static_router.gen_synch.ctrl_reg_synch_reg[13]_15\,
      I3 => ctrl_reg_synch(15),
      O => m_axis_tdata(112)
    );
\m_axis_tdata[112]_INST_0_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_17_out(16),
      I1 => p_22_out(16),
      I2 => ctrl_reg_synch(13),
      I3 => p_27_out(16),
      I4 => ctrl_reg_synch(12),
      I5 => p_32_out(16),
      O => \m_axis_tdata[112]_INST_0_i_1_n_0\
    );
\m_axis_tdata[113]_INST_0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00E2"
    )
        port map (
      I0 => \m_axis_tdata[113]_INST_0_i_1_n_0\,
      I1 => ctrl_reg_synch(14),
      I2 => \gen_static_router.gen_synch.ctrl_reg_synch_reg[13]_16\,
      I3 => ctrl_reg_synch(15),
      O => m_axis_tdata(113)
    );
\m_axis_tdata[113]_INST_0_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_17_out(17),
      I1 => p_22_out(17),
      I2 => ctrl_reg_synch(13),
      I3 => p_27_out(17),
      I4 => ctrl_reg_synch(12),
      I5 => p_32_out(17),
      O => \m_axis_tdata[113]_INST_0_i_1_n_0\
    );
\m_axis_tdata[114]_INST_0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00E2"
    )
        port map (
      I0 => \m_axis_tdata[114]_INST_0_i_1_n_0\,
      I1 => ctrl_reg_synch(14),
      I2 => \gen_static_router.gen_synch.ctrl_reg_synch_reg[13]_17\,
      I3 => ctrl_reg_synch(15),
      O => m_axis_tdata(114)
    );
\m_axis_tdata[114]_INST_0_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_17_out(18),
      I1 => p_22_out(18),
      I2 => ctrl_reg_synch(13),
      I3 => p_27_out(18),
      I4 => ctrl_reg_synch(12),
      I5 => p_32_out(18),
      O => \m_axis_tdata[114]_INST_0_i_1_n_0\
    );
\m_axis_tdata[115]_INST_0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00E2"
    )
        port map (
      I0 => \m_axis_tdata[115]_INST_0_i_1_n_0\,
      I1 => ctrl_reg_synch(14),
      I2 => \gen_static_router.gen_synch.ctrl_reg_synch_reg[13]_18\,
      I3 => ctrl_reg_synch(15),
      O => m_axis_tdata(115)
    );
\m_axis_tdata[115]_INST_0_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_17_out(19),
      I1 => p_22_out(19),
      I2 => ctrl_reg_synch(13),
      I3 => p_27_out(19),
      I4 => ctrl_reg_synch(12),
      I5 => p_32_out(19),
      O => \m_axis_tdata[115]_INST_0_i_1_n_0\
    );
\m_axis_tdata[116]_INST_0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00E2"
    )
        port map (
      I0 => \m_axis_tdata[116]_INST_0_i_1_n_0\,
      I1 => ctrl_reg_synch(14),
      I2 => \gen_static_router.gen_synch.ctrl_reg_synch_reg[13]_19\,
      I3 => ctrl_reg_synch(15),
      O => m_axis_tdata(116)
    );
\m_axis_tdata[116]_INST_0_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_17_out(20),
      I1 => p_22_out(20),
      I2 => ctrl_reg_synch(13),
      I3 => p_27_out(20),
      I4 => ctrl_reg_synch(12),
      I5 => p_32_out(20),
      O => \m_axis_tdata[116]_INST_0_i_1_n_0\
    );
\m_axis_tdata[117]_INST_0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00E2"
    )
        port map (
      I0 => \m_axis_tdata[117]_INST_0_i_1_n_0\,
      I1 => ctrl_reg_synch(14),
      I2 => \gen_static_router.gen_synch.ctrl_reg_synch_reg[13]_20\,
      I3 => ctrl_reg_synch(15),
      O => m_axis_tdata(117)
    );
\m_axis_tdata[117]_INST_0_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_17_out(21),
      I1 => p_22_out(21),
      I2 => ctrl_reg_synch(13),
      I3 => p_27_out(21),
      I4 => ctrl_reg_synch(12),
      I5 => p_32_out(21),
      O => \m_axis_tdata[117]_INST_0_i_1_n_0\
    );
\m_axis_tdata[118]_INST_0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00E2"
    )
        port map (
      I0 => \m_axis_tdata[118]_INST_0_i_1_n_0\,
      I1 => ctrl_reg_synch(14),
      I2 => \gen_static_router.gen_synch.ctrl_reg_synch_reg[13]_21\,
      I3 => ctrl_reg_synch(15),
      O => m_axis_tdata(118)
    );
\m_axis_tdata[118]_INST_0_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_17_out(22),
      I1 => p_22_out(22),
      I2 => ctrl_reg_synch(13),
      I3 => p_27_out(22),
      I4 => ctrl_reg_synch(12),
      I5 => p_32_out(22),
      O => \m_axis_tdata[118]_INST_0_i_1_n_0\
    );
\m_axis_tdata[119]_INST_0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00E2"
    )
        port map (
      I0 => \m_axis_tdata[119]_INST_0_i_1_n_0\,
      I1 => ctrl_reg_synch(14),
      I2 => \gen_static_router.gen_synch.ctrl_reg_synch_reg[13]_22\,
      I3 => ctrl_reg_synch(15),
      O => m_axis_tdata(119)
    );
\m_axis_tdata[119]_INST_0_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_17_out(23),
      I1 => p_22_out(23),
      I2 => ctrl_reg_synch(13),
      I3 => p_27_out(23),
      I4 => ctrl_reg_synch(12),
      I5 => p_32_out(23),
      O => \m_axis_tdata[119]_INST_0_i_1_n_0\
    );
\m_axis_tdata[11]_INST_0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00E2"
    )
        port map (
      I0 => \m_axis_tdata[11]_INST_0_i_1_n_0\,
      I1 => ctrl_reg_synch(2),
      I2 => \gen_static_router.gen_synch.ctrl_reg_synch_reg[1]_10\,
      I3 => ctrl_reg_synch(3),
      O => m_axis_tdata(11)
    );
\m_axis_tdata[11]_INST_0_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_17_out(11),
      I1 => p_22_out(11),
      I2 => ctrl_reg_synch(1),
      I3 => p_27_out(11),
      I4 => ctrl_reg_synch(0),
      I5 => p_32_out(11),
      O => \m_axis_tdata[11]_INST_0_i_1_n_0\
    );
\m_axis_tdata[120]_INST_0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00E2"
    )
        port map (
      I0 => \m_axis_tdata[120]_INST_0_i_1_n_0\,
      I1 => ctrl_reg_synch(14),
      I2 => \gen_static_router.gen_synch.ctrl_reg_synch_reg[13]_23\,
      I3 => ctrl_reg_synch(15),
      O => m_axis_tdata(120)
    );
\m_axis_tdata[120]_INST_0_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_17_out(24),
      I1 => p_22_out(24),
      I2 => ctrl_reg_synch(13),
      I3 => p_27_out(24),
      I4 => ctrl_reg_synch(12),
      I5 => p_32_out(24),
      O => \m_axis_tdata[120]_INST_0_i_1_n_0\
    );
\m_axis_tdata[121]_INST_0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00E2"
    )
        port map (
      I0 => \m_axis_tdata[121]_INST_0_i_1_n_0\,
      I1 => ctrl_reg_synch(14),
      I2 => \gen_static_router.gen_synch.ctrl_reg_synch_reg[13]_24\,
      I3 => ctrl_reg_synch(15),
      O => m_axis_tdata(121)
    );
\m_axis_tdata[121]_INST_0_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_17_out(25),
      I1 => p_22_out(25),
      I2 => ctrl_reg_synch(13),
      I3 => p_27_out(25),
      I4 => ctrl_reg_synch(12),
      I5 => p_32_out(25),
      O => \m_axis_tdata[121]_INST_0_i_1_n_0\
    );
\m_axis_tdata[122]_INST_0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00E2"
    )
        port map (
      I0 => \m_axis_tdata[122]_INST_0_i_1_n_0\,
      I1 => ctrl_reg_synch(14),
      I2 => \gen_static_router.gen_synch.ctrl_reg_synch_reg[13]_25\,
      I3 => ctrl_reg_synch(15),
      O => m_axis_tdata(122)
    );
\m_axis_tdata[122]_INST_0_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_17_out(26),
      I1 => p_22_out(26),
      I2 => ctrl_reg_synch(13),
      I3 => p_27_out(26),
      I4 => ctrl_reg_synch(12),
      I5 => p_32_out(26),
      O => \m_axis_tdata[122]_INST_0_i_1_n_0\
    );
\m_axis_tdata[123]_INST_0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00E2"
    )
        port map (
      I0 => \m_axis_tdata[123]_INST_0_i_1_n_0\,
      I1 => ctrl_reg_synch(14),
      I2 => \gen_static_router.gen_synch.ctrl_reg_synch_reg[13]_26\,
      I3 => ctrl_reg_synch(15),
      O => m_axis_tdata(123)
    );
\m_axis_tdata[123]_INST_0_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_17_out(27),
      I1 => p_22_out(27),
      I2 => ctrl_reg_synch(13),
      I3 => p_27_out(27),
      I4 => ctrl_reg_synch(12),
      I5 => p_32_out(27),
      O => \m_axis_tdata[123]_INST_0_i_1_n_0\
    );
\m_axis_tdata[124]_INST_0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00E2"
    )
        port map (
      I0 => \m_axis_tdata[124]_INST_0_i_1_n_0\,
      I1 => ctrl_reg_synch(14),
      I2 => \gen_static_router.gen_synch.ctrl_reg_synch_reg[13]_27\,
      I3 => ctrl_reg_synch(15),
      O => m_axis_tdata(124)
    );
\m_axis_tdata[124]_INST_0_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_17_out(28),
      I1 => p_22_out(28),
      I2 => ctrl_reg_synch(13),
      I3 => p_27_out(28),
      I4 => ctrl_reg_synch(12),
      I5 => p_32_out(28),
      O => \m_axis_tdata[124]_INST_0_i_1_n_0\
    );
\m_axis_tdata[125]_INST_0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00E2"
    )
        port map (
      I0 => \m_axis_tdata[125]_INST_0_i_1_n_0\,
      I1 => ctrl_reg_synch(14),
      I2 => \gen_static_router.gen_synch.ctrl_reg_synch_reg[13]_28\,
      I3 => ctrl_reg_synch(15),
      O => m_axis_tdata(125)
    );
\m_axis_tdata[125]_INST_0_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_17_out(29),
      I1 => p_22_out(29),
      I2 => ctrl_reg_synch(13),
      I3 => p_27_out(29),
      I4 => ctrl_reg_synch(12),
      I5 => p_32_out(29),
      O => \m_axis_tdata[125]_INST_0_i_1_n_0\
    );
\m_axis_tdata[126]_INST_0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00E2"
    )
        port map (
      I0 => \m_axis_tdata[126]_INST_0_i_1_n_0\,
      I1 => ctrl_reg_synch(14),
      I2 => \gen_static_router.gen_synch.ctrl_reg_synch_reg[13]_29\,
      I3 => ctrl_reg_synch(15),
      O => m_axis_tdata(126)
    );
\m_axis_tdata[126]_INST_0_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_17_out(30),
      I1 => p_22_out(30),
      I2 => ctrl_reg_synch(13),
      I3 => p_27_out(30),
      I4 => ctrl_reg_synch(12),
      I5 => p_32_out(30),
      O => \m_axis_tdata[126]_INST_0_i_1_n_0\
    );
\m_axis_tdata[127]_INST_0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00E2"
    )
        port map (
      I0 => \m_axis_tdata[127]_INST_0_i_1_n_0\,
      I1 => ctrl_reg_synch(14),
      I2 => \gen_static_router.gen_synch.ctrl_reg_synch_reg[13]_30\,
      I3 => ctrl_reg_synch(15),
      O => m_axis_tdata(127)
    );
\m_axis_tdata[127]_INST_0_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_17_out(31),
      I1 => p_22_out(31),
      I2 => ctrl_reg_synch(13),
      I3 => p_27_out(31),
      I4 => ctrl_reg_synch(12),
      I5 => p_32_out(31),
      O => \m_axis_tdata[127]_INST_0_i_1_n_0\
    );
\m_axis_tdata[128]_INST_0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00E2"
    )
        port map (
      I0 => \m_axis_tdata[128]_INST_0_i_1_n_0\,
      I1 => ctrl_reg_synch(18),
      I2 => \gen_static_router.gen_synch.ctrl_reg_synch_reg[17]\,
      I3 => ctrl_reg_synch(19),
      O => m_axis_tdata(128)
    );
\m_axis_tdata[128]_INST_0_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_17_out(0),
      I1 => p_22_out(0),
      I2 => ctrl_reg_synch(17),
      I3 => p_27_out(0),
      I4 => ctrl_reg_synch(16),
      I5 => p_32_out(0),
      O => \m_axis_tdata[128]_INST_0_i_1_n_0\
    );
\m_axis_tdata[129]_INST_0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00E2"
    )
        port map (
      I0 => \m_axis_tdata[129]_INST_0_i_1_n_0\,
      I1 => ctrl_reg_synch(18),
      I2 => \gen_static_router.gen_synch.ctrl_reg_synch_reg[17]_0\,
      I3 => ctrl_reg_synch(19),
      O => m_axis_tdata(129)
    );
\m_axis_tdata[129]_INST_0_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_17_out(1),
      I1 => p_22_out(1),
      I2 => ctrl_reg_synch(17),
      I3 => p_27_out(1),
      I4 => ctrl_reg_synch(16),
      I5 => p_32_out(1),
      O => \m_axis_tdata[129]_INST_0_i_1_n_0\
    );
\m_axis_tdata[12]_INST_0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00E2"
    )
        port map (
      I0 => \m_axis_tdata[12]_INST_0_i_1_n_0\,
      I1 => ctrl_reg_synch(2),
      I2 => \gen_static_router.gen_synch.ctrl_reg_synch_reg[1]_11\,
      I3 => ctrl_reg_synch(3),
      O => m_axis_tdata(12)
    );
\m_axis_tdata[12]_INST_0_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_17_out(12),
      I1 => p_22_out(12),
      I2 => ctrl_reg_synch(1),
      I3 => p_27_out(12),
      I4 => ctrl_reg_synch(0),
      I5 => p_32_out(12),
      O => \m_axis_tdata[12]_INST_0_i_1_n_0\
    );
\m_axis_tdata[130]_INST_0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00E2"
    )
        port map (
      I0 => \m_axis_tdata[130]_INST_0_i_1_n_0\,
      I1 => ctrl_reg_synch(18),
      I2 => \gen_static_router.gen_synch.ctrl_reg_synch_reg[17]_1\,
      I3 => ctrl_reg_synch(19),
      O => m_axis_tdata(130)
    );
\m_axis_tdata[130]_INST_0_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_17_out(2),
      I1 => p_22_out(2),
      I2 => ctrl_reg_synch(17),
      I3 => p_27_out(2),
      I4 => ctrl_reg_synch(16),
      I5 => p_32_out(2),
      O => \m_axis_tdata[130]_INST_0_i_1_n_0\
    );
\m_axis_tdata[131]_INST_0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00E2"
    )
        port map (
      I0 => \m_axis_tdata[131]_INST_0_i_1_n_0\,
      I1 => ctrl_reg_synch(18),
      I2 => \gen_static_router.gen_synch.ctrl_reg_synch_reg[17]_2\,
      I3 => ctrl_reg_synch(19),
      O => m_axis_tdata(131)
    );
\m_axis_tdata[131]_INST_0_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_17_out(3),
      I1 => p_22_out(3),
      I2 => ctrl_reg_synch(17),
      I3 => p_27_out(3),
      I4 => ctrl_reg_synch(16),
      I5 => p_32_out(3),
      O => \m_axis_tdata[131]_INST_0_i_1_n_0\
    );
\m_axis_tdata[132]_INST_0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00E2"
    )
        port map (
      I0 => \m_axis_tdata[132]_INST_0_i_1_n_0\,
      I1 => ctrl_reg_synch(18),
      I2 => \gen_static_router.gen_synch.ctrl_reg_synch_reg[17]_3\,
      I3 => ctrl_reg_synch(19),
      O => m_axis_tdata(132)
    );
\m_axis_tdata[132]_INST_0_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_17_out(4),
      I1 => p_22_out(4),
      I2 => ctrl_reg_synch(17),
      I3 => p_27_out(4),
      I4 => ctrl_reg_synch(16),
      I5 => p_32_out(4),
      O => \m_axis_tdata[132]_INST_0_i_1_n_0\
    );
\m_axis_tdata[133]_INST_0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00E2"
    )
        port map (
      I0 => \m_axis_tdata[133]_INST_0_i_1_n_0\,
      I1 => ctrl_reg_synch(18),
      I2 => \gen_static_router.gen_synch.ctrl_reg_synch_reg[17]_4\,
      I3 => ctrl_reg_synch(19),
      O => m_axis_tdata(133)
    );
\m_axis_tdata[133]_INST_0_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_17_out(5),
      I1 => p_22_out(5),
      I2 => ctrl_reg_synch(17),
      I3 => p_27_out(5),
      I4 => ctrl_reg_synch(16),
      I5 => p_32_out(5),
      O => \m_axis_tdata[133]_INST_0_i_1_n_0\
    );
\m_axis_tdata[134]_INST_0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00E2"
    )
        port map (
      I0 => \m_axis_tdata[134]_INST_0_i_1_n_0\,
      I1 => ctrl_reg_synch(18),
      I2 => \gen_static_router.gen_synch.ctrl_reg_synch_reg[17]_5\,
      I3 => ctrl_reg_synch(19),
      O => m_axis_tdata(134)
    );
\m_axis_tdata[134]_INST_0_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_17_out(6),
      I1 => p_22_out(6),
      I2 => ctrl_reg_synch(17),
      I3 => p_27_out(6),
      I4 => ctrl_reg_synch(16),
      I5 => p_32_out(6),
      O => \m_axis_tdata[134]_INST_0_i_1_n_0\
    );
\m_axis_tdata[135]_INST_0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00E2"
    )
        port map (
      I0 => \m_axis_tdata[135]_INST_0_i_1_n_0\,
      I1 => ctrl_reg_synch(18),
      I2 => \gen_static_router.gen_synch.ctrl_reg_synch_reg[17]_6\,
      I3 => ctrl_reg_synch(19),
      O => m_axis_tdata(135)
    );
\m_axis_tdata[135]_INST_0_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_17_out(7),
      I1 => p_22_out(7),
      I2 => ctrl_reg_synch(17),
      I3 => p_27_out(7),
      I4 => ctrl_reg_synch(16),
      I5 => p_32_out(7),
      O => \m_axis_tdata[135]_INST_0_i_1_n_0\
    );
\m_axis_tdata[136]_INST_0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00E2"
    )
        port map (
      I0 => \m_axis_tdata[136]_INST_0_i_1_n_0\,
      I1 => ctrl_reg_synch(18),
      I2 => \gen_static_router.gen_synch.ctrl_reg_synch_reg[17]_7\,
      I3 => ctrl_reg_synch(19),
      O => m_axis_tdata(136)
    );
\m_axis_tdata[136]_INST_0_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_17_out(8),
      I1 => p_22_out(8),
      I2 => ctrl_reg_synch(17),
      I3 => p_27_out(8),
      I4 => ctrl_reg_synch(16),
      I5 => p_32_out(8),
      O => \m_axis_tdata[136]_INST_0_i_1_n_0\
    );
\m_axis_tdata[137]_INST_0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00E2"
    )
        port map (
      I0 => \m_axis_tdata[137]_INST_0_i_1_n_0\,
      I1 => ctrl_reg_synch(18),
      I2 => \gen_static_router.gen_synch.ctrl_reg_synch_reg[17]_8\,
      I3 => ctrl_reg_synch(19),
      O => m_axis_tdata(137)
    );
\m_axis_tdata[137]_INST_0_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_17_out(9),
      I1 => p_22_out(9),
      I2 => ctrl_reg_synch(17),
      I3 => p_27_out(9),
      I4 => ctrl_reg_synch(16),
      I5 => p_32_out(9),
      O => \m_axis_tdata[137]_INST_0_i_1_n_0\
    );
\m_axis_tdata[138]_INST_0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00E2"
    )
        port map (
      I0 => \m_axis_tdata[138]_INST_0_i_1_n_0\,
      I1 => ctrl_reg_synch(18),
      I2 => \gen_static_router.gen_synch.ctrl_reg_synch_reg[17]_9\,
      I3 => ctrl_reg_synch(19),
      O => m_axis_tdata(138)
    );
\m_axis_tdata[138]_INST_0_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_17_out(10),
      I1 => p_22_out(10),
      I2 => ctrl_reg_synch(17),
      I3 => p_27_out(10),
      I4 => ctrl_reg_synch(16),
      I5 => p_32_out(10),
      O => \m_axis_tdata[138]_INST_0_i_1_n_0\
    );
\m_axis_tdata[139]_INST_0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00E2"
    )
        port map (
      I0 => \m_axis_tdata[139]_INST_0_i_1_n_0\,
      I1 => ctrl_reg_synch(18),
      I2 => \gen_static_router.gen_synch.ctrl_reg_synch_reg[17]_10\,
      I3 => ctrl_reg_synch(19),
      O => m_axis_tdata(139)
    );
\m_axis_tdata[139]_INST_0_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_17_out(11),
      I1 => p_22_out(11),
      I2 => ctrl_reg_synch(17),
      I3 => p_27_out(11),
      I4 => ctrl_reg_synch(16),
      I5 => p_32_out(11),
      O => \m_axis_tdata[139]_INST_0_i_1_n_0\
    );
\m_axis_tdata[13]_INST_0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00E2"
    )
        port map (
      I0 => \m_axis_tdata[13]_INST_0_i_1_n_0\,
      I1 => ctrl_reg_synch(2),
      I2 => \gen_static_router.gen_synch.ctrl_reg_synch_reg[1]_12\,
      I3 => ctrl_reg_synch(3),
      O => m_axis_tdata(13)
    );
\m_axis_tdata[13]_INST_0_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_17_out(13),
      I1 => p_22_out(13),
      I2 => ctrl_reg_synch(1),
      I3 => p_27_out(13),
      I4 => ctrl_reg_synch(0),
      I5 => p_32_out(13),
      O => \m_axis_tdata[13]_INST_0_i_1_n_0\
    );
\m_axis_tdata[140]_INST_0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00E2"
    )
        port map (
      I0 => \m_axis_tdata[140]_INST_0_i_1_n_0\,
      I1 => ctrl_reg_synch(18),
      I2 => \gen_static_router.gen_synch.ctrl_reg_synch_reg[17]_11\,
      I3 => ctrl_reg_synch(19),
      O => m_axis_tdata(140)
    );
\m_axis_tdata[140]_INST_0_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_17_out(12),
      I1 => p_22_out(12),
      I2 => ctrl_reg_synch(17),
      I3 => p_27_out(12),
      I4 => ctrl_reg_synch(16),
      I5 => p_32_out(12),
      O => \m_axis_tdata[140]_INST_0_i_1_n_0\
    );
\m_axis_tdata[141]_INST_0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00E2"
    )
        port map (
      I0 => \m_axis_tdata[141]_INST_0_i_1_n_0\,
      I1 => ctrl_reg_synch(18),
      I2 => \gen_static_router.gen_synch.ctrl_reg_synch_reg[17]_12\,
      I3 => ctrl_reg_synch(19),
      O => m_axis_tdata(141)
    );
\m_axis_tdata[141]_INST_0_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_17_out(13),
      I1 => p_22_out(13),
      I2 => ctrl_reg_synch(17),
      I3 => p_27_out(13),
      I4 => ctrl_reg_synch(16),
      I5 => p_32_out(13),
      O => \m_axis_tdata[141]_INST_0_i_1_n_0\
    );
\m_axis_tdata[142]_INST_0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00E2"
    )
        port map (
      I0 => \m_axis_tdata[142]_INST_0_i_1_n_0\,
      I1 => ctrl_reg_synch(18),
      I2 => \gen_static_router.gen_synch.ctrl_reg_synch_reg[17]_13\,
      I3 => ctrl_reg_synch(19),
      O => m_axis_tdata(142)
    );
\m_axis_tdata[142]_INST_0_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_17_out(14),
      I1 => p_22_out(14),
      I2 => ctrl_reg_synch(17),
      I3 => p_27_out(14),
      I4 => ctrl_reg_synch(16),
      I5 => p_32_out(14),
      O => \m_axis_tdata[142]_INST_0_i_1_n_0\
    );
\m_axis_tdata[143]_INST_0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00E2"
    )
        port map (
      I0 => \m_axis_tdata[143]_INST_0_i_1_n_0\,
      I1 => ctrl_reg_synch(18),
      I2 => \gen_static_router.gen_synch.ctrl_reg_synch_reg[17]_14\,
      I3 => ctrl_reg_synch(19),
      O => m_axis_tdata(143)
    );
\m_axis_tdata[143]_INST_0_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_17_out(15),
      I1 => p_22_out(15),
      I2 => ctrl_reg_synch(17),
      I3 => p_27_out(15),
      I4 => ctrl_reg_synch(16),
      I5 => p_32_out(15),
      O => \m_axis_tdata[143]_INST_0_i_1_n_0\
    );
\m_axis_tdata[144]_INST_0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00E2"
    )
        port map (
      I0 => \m_axis_tdata[144]_INST_0_i_1_n_0\,
      I1 => ctrl_reg_synch(18),
      I2 => \gen_static_router.gen_synch.ctrl_reg_synch_reg[17]_15\,
      I3 => ctrl_reg_synch(19),
      O => m_axis_tdata(144)
    );
\m_axis_tdata[144]_INST_0_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_17_out(16),
      I1 => p_22_out(16),
      I2 => ctrl_reg_synch(17),
      I3 => p_27_out(16),
      I4 => ctrl_reg_synch(16),
      I5 => p_32_out(16),
      O => \m_axis_tdata[144]_INST_0_i_1_n_0\
    );
\m_axis_tdata[145]_INST_0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00E2"
    )
        port map (
      I0 => \m_axis_tdata[145]_INST_0_i_1_n_0\,
      I1 => ctrl_reg_synch(18),
      I2 => \gen_static_router.gen_synch.ctrl_reg_synch_reg[17]_16\,
      I3 => ctrl_reg_synch(19),
      O => m_axis_tdata(145)
    );
\m_axis_tdata[145]_INST_0_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_17_out(17),
      I1 => p_22_out(17),
      I2 => ctrl_reg_synch(17),
      I3 => p_27_out(17),
      I4 => ctrl_reg_synch(16),
      I5 => p_32_out(17),
      O => \m_axis_tdata[145]_INST_0_i_1_n_0\
    );
\m_axis_tdata[146]_INST_0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00E2"
    )
        port map (
      I0 => \m_axis_tdata[146]_INST_0_i_1_n_0\,
      I1 => ctrl_reg_synch(18),
      I2 => \gen_static_router.gen_synch.ctrl_reg_synch_reg[17]_17\,
      I3 => ctrl_reg_synch(19),
      O => m_axis_tdata(146)
    );
\m_axis_tdata[146]_INST_0_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_17_out(18),
      I1 => p_22_out(18),
      I2 => ctrl_reg_synch(17),
      I3 => p_27_out(18),
      I4 => ctrl_reg_synch(16),
      I5 => p_32_out(18),
      O => \m_axis_tdata[146]_INST_0_i_1_n_0\
    );
\m_axis_tdata[147]_INST_0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00E2"
    )
        port map (
      I0 => \m_axis_tdata[147]_INST_0_i_1_n_0\,
      I1 => ctrl_reg_synch(18),
      I2 => \gen_static_router.gen_synch.ctrl_reg_synch_reg[17]_18\,
      I3 => ctrl_reg_synch(19),
      O => m_axis_tdata(147)
    );
\m_axis_tdata[147]_INST_0_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_17_out(19),
      I1 => p_22_out(19),
      I2 => ctrl_reg_synch(17),
      I3 => p_27_out(19),
      I4 => ctrl_reg_synch(16),
      I5 => p_32_out(19),
      O => \m_axis_tdata[147]_INST_0_i_1_n_0\
    );
\m_axis_tdata[148]_INST_0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00E2"
    )
        port map (
      I0 => \m_axis_tdata[148]_INST_0_i_1_n_0\,
      I1 => ctrl_reg_synch(18),
      I2 => \gen_static_router.gen_synch.ctrl_reg_synch_reg[17]_19\,
      I3 => ctrl_reg_synch(19),
      O => m_axis_tdata(148)
    );
\m_axis_tdata[148]_INST_0_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_17_out(20),
      I1 => p_22_out(20),
      I2 => ctrl_reg_synch(17),
      I3 => p_27_out(20),
      I4 => ctrl_reg_synch(16),
      I5 => p_32_out(20),
      O => \m_axis_tdata[148]_INST_0_i_1_n_0\
    );
\m_axis_tdata[149]_INST_0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00E2"
    )
        port map (
      I0 => \m_axis_tdata[149]_INST_0_i_1_n_0\,
      I1 => ctrl_reg_synch(18),
      I2 => \gen_static_router.gen_synch.ctrl_reg_synch_reg[17]_20\,
      I3 => ctrl_reg_synch(19),
      O => m_axis_tdata(149)
    );
\m_axis_tdata[149]_INST_0_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_17_out(21),
      I1 => p_22_out(21),
      I2 => ctrl_reg_synch(17),
      I3 => p_27_out(21),
      I4 => ctrl_reg_synch(16),
      I5 => p_32_out(21),
      O => \m_axis_tdata[149]_INST_0_i_1_n_0\
    );
\m_axis_tdata[14]_INST_0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00E2"
    )
        port map (
      I0 => \m_axis_tdata[14]_INST_0_i_1_n_0\,
      I1 => ctrl_reg_synch(2),
      I2 => \gen_static_router.gen_synch.ctrl_reg_synch_reg[1]_13\,
      I3 => ctrl_reg_synch(3),
      O => m_axis_tdata(14)
    );
\m_axis_tdata[14]_INST_0_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_17_out(14),
      I1 => p_22_out(14),
      I2 => ctrl_reg_synch(1),
      I3 => p_27_out(14),
      I4 => ctrl_reg_synch(0),
      I5 => p_32_out(14),
      O => \m_axis_tdata[14]_INST_0_i_1_n_0\
    );
\m_axis_tdata[150]_INST_0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00E2"
    )
        port map (
      I0 => \m_axis_tdata[150]_INST_0_i_1_n_0\,
      I1 => ctrl_reg_synch(18),
      I2 => \gen_static_router.gen_synch.ctrl_reg_synch_reg[17]_21\,
      I3 => ctrl_reg_synch(19),
      O => m_axis_tdata(150)
    );
\m_axis_tdata[150]_INST_0_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_17_out(22),
      I1 => p_22_out(22),
      I2 => ctrl_reg_synch(17),
      I3 => p_27_out(22),
      I4 => ctrl_reg_synch(16),
      I5 => p_32_out(22),
      O => \m_axis_tdata[150]_INST_0_i_1_n_0\
    );
\m_axis_tdata[151]_INST_0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00E2"
    )
        port map (
      I0 => \m_axis_tdata[151]_INST_0_i_1_n_0\,
      I1 => ctrl_reg_synch(18),
      I2 => \gen_static_router.gen_synch.ctrl_reg_synch_reg[17]_22\,
      I3 => ctrl_reg_synch(19),
      O => m_axis_tdata(151)
    );
\m_axis_tdata[151]_INST_0_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_17_out(23),
      I1 => p_22_out(23),
      I2 => ctrl_reg_synch(17),
      I3 => p_27_out(23),
      I4 => ctrl_reg_synch(16),
      I5 => p_32_out(23),
      O => \m_axis_tdata[151]_INST_0_i_1_n_0\
    );
\m_axis_tdata[152]_INST_0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00E2"
    )
        port map (
      I0 => \m_axis_tdata[152]_INST_0_i_1_n_0\,
      I1 => ctrl_reg_synch(18),
      I2 => \gen_static_router.gen_synch.ctrl_reg_synch_reg[17]_23\,
      I3 => ctrl_reg_synch(19),
      O => m_axis_tdata(152)
    );
\m_axis_tdata[152]_INST_0_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_17_out(24),
      I1 => p_22_out(24),
      I2 => ctrl_reg_synch(17),
      I3 => p_27_out(24),
      I4 => ctrl_reg_synch(16),
      I5 => p_32_out(24),
      O => \m_axis_tdata[152]_INST_0_i_1_n_0\
    );
\m_axis_tdata[153]_INST_0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00E2"
    )
        port map (
      I0 => \m_axis_tdata[153]_INST_0_i_1_n_0\,
      I1 => ctrl_reg_synch(18),
      I2 => \gen_static_router.gen_synch.ctrl_reg_synch_reg[17]_24\,
      I3 => ctrl_reg_synch(19),
      O => m_axis_tdata(153)
    );
\m_axis_tdata[153]_INST_0_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_17_out(25),
      I1 => p_22_out(25),
      I2 => ctrl_reg_synch(17),
      I3 => p_27_out(25),
      I4 => ctrl_reg_synch(16),
      I5 => p_32_out(25),
      O => \m_axis_tdata[153]_INST_0_i_1_n_0\
    );
\m_axis_tdata[154]_INST_0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00E2"
    )
        port map (
      I0 => \m_axis_tdata[154]_INST_0_i_1_n_0\,
      I1 => ctrl_reg_synch(18),
      I2 => \gen_static_router.gen_synch.ctrl_reg_synch_reg[17]_25\,
      I3 => ctrl_reg_synch(19),
      O => m_axis_tdata(154)
    );
\m_axis_tdata[154]_INST_0_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_17_out(26),
      I1 => p_22_out(26),
      I2 => ctrl_reg_synch(17),
      I3 => p_27_out(26),
      I4 => ctrl_reg_synch(16),
      I5 => p_32_out(26),
      O => \m_axis_tdata[154]_INST_0_i_1_n_0\
    );
\m_axis_tdata[155]_INST_0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00E2"
    )
        port map (
      I0 => \m_axis_tdata[155]_INST_0_i_1_n_0\,
      I1 => ctrl_reg_synch(18),
      I2 => \gen_static_router.gen_synch.ctrl_reg_synch_reg[17]_26\,
      I3 => ctrl_reg_synch(19),
      O => m_axis_tdata(155)
    );
\m_axis_tdata[155]_INST_0_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_17_out(27),
      I1 => p_22_out(27),
      I2 => ctrl_reg_synch(17),
      I3 => p_27_out(27),
      I4 => ctrl_reg_synch(16),
      I5 => p_32_out(27),
      O => \m_axis_tdata[155]_INST_0_i_1_n_0\
    );
\m_axis_tdata[156]_INST_0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00E2"
    )
        port map (
      I0 => \m_axis_tdata[156]_INST_0_i_1_n_0\,
      I1 => ctrl_reg_synch(18),
      I2 => \gen_static_router.gen_synch.ctrl_reg_synch_reg[17]_27\,
      I3 => ctrl_reg_synch(19),
      O => m_axis_tdata(156)
    );
\m_axis_tdata[156]_INST_0_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_17_out(28),
      I1 => p_22_out(28),
      I2 => ctrl_reg_synch(17),
      I3 => p_27_out(28),
      I4 => ctrl_reg_synch(16),
      I5 => p_32_out(28),
      O => \m_axis_tdata[156]_INST_0_i_1_n_0\
    );
\m_axis_tdata[157]_INST_0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00E2"
    )
        port map (
      I0 => \m_axis_tdata[157]_INST_0_i_1_n_0\,
      I1 => ctrl_reg_synch(18),
      I2 => \gen_static_router.gen_synch.ctrl_reg_synch_reg[17]_28\,
      I3 => ctrl_reg_synch(19),
      O => m_axis_tdata(157)
    );
\m_axis_tdata[157]_INST_0_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_17_out(29),
      I1 => p_22_out(29),
      I2 => ctrl_reg_synch(17),
      I3 => p_27_out(29),
      I4 => ctrl_reg_synch(16),
      I5 => p_32_out(29),
      O => \m_axis_tdata[157]_INST_0_i_1_n_0\
    );
\m_axis_tdata[158]_INST_0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00E2"
    )
        port map (
      I0 => \m_axis_tdata[158]_INST_0_i_1_n_0\,
      I1 => ctrl_reg_synch(18),
      I2 => \gen_static_router.gen_synch.ctrl_reg_synch_reg[17]_29\,
      I3 => ctrl_reg_synch(19),
      O => m_axis_tdata(158)
    );
\m_axis_tdata[158]_INST_0_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_17_out(30),
      I1 => p_22_out(30),
      I2 => ctrl_reg_synch(17),
      I3 => p_27_out(30),
      I4 => ctrl_reg_synch(16),
      I5 => p_32_out(30),
      O => \m_axis_tdata[158]_INST_0_i_1_n_0\
    );
\m_axis_tdata[159]_INST_0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00E2"
    )
        port map (
      I0 => \m_axis_tdata[159]_INST_0_i_1_n_0\,
      I1 => ctrl_reg_synch(18),
      I2 => \gen_static_router.gen_synch.ctrl_reg_synch_reg[17]_30\,
      I3 => ctrl_reg_synch(19),
      O => m_axis_tdata(159)
    );
\m_axis_tdata[159]_INST_0_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_17_out(31),
      I1 => p_22_out(31),
      I2 => ctrl_reg_synch(17),
      I3 => p_27_out(31),
      I4 => ctrl_reg_synch(16),
      I5 => p_32_out(31),
      O => \m_axis_tdata[159]_INST_0_i_1_n_0\
    );
\m_axis_tdata[15]_INST_0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00E2"
    )
        port map (
      I0 => \m_axis_tdata[15]_INST_0_i_1_n_0\,
      I1 => ctrl_reg_synch(2),
      I2 => \gen_static_router.gen_synch.ctrl_reg_synch_reg[1]_14\,
      I3 => ctrl_reg_synch(3),
      O => m_axis_tdata(15)
    );
\m_axis_tdata[15]_INST_0_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_17_out(15),
      I1 => p_22_out(15),
      I2 => ctrl_reg_synch(1),
      I3 => p_27_out(15),
      I4 => ctrl_reg_synch(0),
      I5 => p_32_out(15),
      O => \m_axis_tdata[15]_INST_0_i_1_n_0\
    );
\m_axis_tdata[160]_INST_0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00E2"
    )
        port map (
      I0 => \m_axis_tdata[160]_INST_0_i_1_n_0\,
      I1 => ctrl_reg_synch(22),
      I2 => \gen_static_router.gen_synch.ctrl_reg_synch_reg[21]\,
      I3 => ctrl_reg_synch(23),
      O => m_axis_tdata(160)
    );
\m_axis_tdata[160]_INST_0_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_17_out(0),
      I1 => p_22_out(0),
      I2 => ctrl_reg_synch(21),
      I3 => p_27_out(0),
      I4 => ctrl_reg_synch(20),
      I5 => p_32_out(0),
      O => \m_axis_tdata[160]_INST_0_i_1_n_0\
    );
\m_axis_tdata[161]_INST_0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00E2"
    )
        port map (
      I0 => \m_axis_tdata[161]_INST_0_i_1_n_0\,
      I1 => ctrl_reg_synch(22),
      I2 => \gen_static_router.gen_synch.ctrl_reg_synch_reg[21]_0\,
      I3 => ctrl_reg_synch(23),
      O => m_axis_tdata(161)
    );
\m_axis_tdata[161]_INST_0_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_17_out(1),
      I1 => p_22_out(1),
      I2 => ctrl_reg_synch(21),
      I3 => p_27_out(1),
      I4 => ctrl_reg_synch(20),
      I5 => p_32_out(1),
      O => \m_axis_tdata[161]_INST_0_i_1_n_0\
    );
\m_axis_tdata[162]_INST_0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00E2"
    )
        port map (
      I0 => \m_axis_tdata[162]_INST_0_i_1_n_0\,
      I1 => ctrl_reg_synch(22),
      I2 => \gen_static_router.gen_synch.ctrl_reg_synch_reg[21]_1\,
      I3 => ctrl_reg_synch(23),
      O => m_axis_tdata(162)
    );
\m_axis_tdata[162]_INST_0_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_17_out(2),
      I1 => p_22_out(2),
      I2 => ctrl_reg_synch(21),
      I3 => p_27_out(2),
      I4 => ctrl_reg_synch(20),
      I5 => p_32_out(2),
      O => \m_axis_tdata[162]_INST_0_i_1_n_0\
    );
\m_axis_tdata[163]_INST_0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00E2"
    )
        port map (
      I0 => \m_axis_tdata[163]_INST_0_i_1_n_0\,
      I1 => ctrl_reg_synch(22),
      I2 => \gen_static_router.gen_synch.ctrl_reg_synch_reg[21]_2\,
      I3 => ctrl_reg_synch(23),
      O => m_axis_tdata(163)
    );
\m_axis_tdata[163]_INST_0_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_17_out(3),
      I1 => p_22_out(3),
      I2 => ctrl_reg_synch(21),
      I3 => p_27_out(3),
      I4 => ctrl_reg_synch(20),
      I5 => p_32_out(3),
      O => \m_axis_tdata[163]_INST_0_i_1_n_0\
    );
\m_axis_tdata[164]_INST_0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00E2"
    )
        port map (
      I0 => \m_axis_tdata[164]_INST_0_i_1_n_0\,
      I1 => ctrl_reg_synch(22),
      I2 => \gen_static_router.gen_synch.ctrl_reg_synch_reg[21]_3\,
      I3 => ctrl_reg_synch(23),
      O => m_axis_tdata(164)
    );
\m_axis_tdata[164]_INST_0_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_17_out(4),
      I1 => p_22_out(4),
      I2 => ctrl_reg_synch(21),
      I3 => p_27_out(4),
      I4 => ctrl_reg_synch(20),
      I5 => p_32_out(4),
      O => \m_axis_tdata[164]_INST_0_i_1_n_0\
    );
\m_axis_tdata[165]_INST_0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00E2"
    )
        port map (
      I0 => \m_axis_tdata[165]_INST_0_i_1_n_0\,
      I1 => ctrl_reg_synch(22),
      I2 => \gen_static_router.gen_synch.ctrl_reg_synch_reg[21]_4\,
      I3 => ctrl_reg_synch(23),
      O => m_axis_tdata(165)
    );
\m_axis_tdata[165]_INST_0_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_17_out(5),
      I1 => p_22_out(5),
      I2 => ctrl_reg_synch(21),
      I3 => p_27_out(5),
      I4 => ctrl_reg_synch(20),
      I5 => p_32_out(5),
      O => \m_axis_tdata[165]_INST_0_i_1_n_0\
    );
\m_axis_tdata[166]_INST_0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00E2"
    )
        port map (
      I0 => \m_axis_tdata[166]_INST_0_i_1_n_0\,
      I1 => ctrl_reg_synch(22),
      I2 => \gen_static_router.gen_synch.ctrl_reg_synch_reg[21]_5\,
      I3 => ctrl_reg_synch(23),
      O => m_axis_tdata(166)
    );
\m_axis_tdata[166]_INST_0_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_17_out(6),
      I1 => p_22_out(6),
      I2 => ctrl_reg_synch(21),
      I3 => p_27_out(6),
      I4 => ctrl_reg_synch(20),
      I5 => p_32_out(6),
      O => \m_axis_tdata[166]_INST_0_i_1_n_0\
    );
\m_axis_tdata[167]_INST_0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00E2"
    )
        port map (
      I0 => \m_axis_tdata[167]_INST_0_i_1_n_0\,
      I1 => ctrl_reg_synch(22),
      I2 => \gen_static_router.gen_synch.ctrl_reg_synch_reg[21]_6\,
      I3 => ctrl_reg_synch(23),
      O => m_axis_tdata(167)
    );
\m_axis_tdata[167]_INST_0_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_17_out(7),
      I1 => p_22_out(7),
      I2 => ctrl_reg_synch(21),
      I3 => p_27_out(7),
      I4 => ctrl_reg_synch(20),
      I5 => p_32_out(7),
      O => \m_axis_tdata[167]_INST_0_i_1_n_0\
    );
\m_axis_tdata[168]_INST_0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00E2"
    )
        port map (
      I0 => \m_axis_tdata[168]_INST_0_i_1_n_0\,
      I1 => ctrl_reg_synch(22),
      I2 => \gen_static_router.gen_synch.ctrl_reg_synch_reg[21]_7\,
      I3 => ctrl_reg_synch(23),
      O => m_axis_tdata(168)
    );
\m_axis_tdata[168]_INST_0_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_17_out(8),
      I1 => p_22_out(8),
      I2 => ctrl_reg_synch(21),
      I3 => p_27_out(8),
      I4 => ctrl_reg_synch(20),
      I5 => p_32_out(8),
      O => \m_axis_tdata[168]_INST_0_i_1_n_0\
    );
\m_axis_tdata[169]_INST_0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00E2"
    )
        port map (
      I0 => \m_axis_tdata[169]_INST_0_i_1_n_0\,
      I1 => ctrl_reg_synch(22),
      I2 => \gen_static_router.gen_synch.ctrl_reg_synch_reg[21]_8\,
      I3 => ctrl_reg_synch(23),
      O => m_axis_tdata(169)
    );
\m_axis_tdata[169]_INST_0_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_17_out(9),
      I1 => p_22_out(9),
      I2 => ctrl_reg_synch(21),
      I3 => p_27_out(9),
      I4 => ctrl_reg_synch(20),
      I5 => p_32_out(9),
      O => \m_axis_tdata[169]_INST_0_i_1_n_0\
    );
\m_axis_tdata[16]_INST_0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00E2"
    )
        port map (
      I0 => \m_axis_tdata[16]_INST_0_i_1_n_0\,
      I1 => ctrl_reg_synch(2),
      I2 => \gen_static_router.gen_synch.ctrl_reg_synch_reg[1]_15\,
      I3 => ctrl_reg_synch(3),
      O => m_axis_tdata(16)
    );
\m_axis_tdata[16]_INST_0_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_17_out(16),
      I1 => p_22_out(16),
      I2 => ctrl_reg_synch(1),
      I3 => p_27_out(16),
      I4 => ctrl_reg_synch(0),
      I5 => p_32_out(16),
      O => \m_axis_tdata[16]_INST_0_i_1_n_0\
    );
\m_axis_tdata[170]_INST_0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00E2"
    )
        port map (
      I0 => \m_axis_tdata[170]_INST_0_i_1_n_0\,
      I1 => ctrl_reg_synch(22),
      I2 => \gen_static_router.gen_synch.ctrl_reg_synch_reg[21]_9\,
      I3 => ctrl_reg_synch(23),
      O => m_axis_tdata(170)
    );
\m_axis_tdata[170]_INST_0_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_17_out(10),
      I1 => p_22_out(10),
      I2 => ctrl_reg_synch(21),
      I3 => p_27_out(10),
      I4 => ctrl_reg_synch(20),
      I5 => p_32_out(10),
      O => \m_axis_tdata[170]_INST_0_i_1_n_0\
    );
\m_axis_tdata[171]_INST_0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00E2"
    )
        port map (
      I0 => \m_axis_tdata[171]_INST_0_i_1_n_0\,
      I1 => ctrl_reg_synch(22),
      I2 => \gen_static_router.gen_synch.ctrl_reg_synch_reg[21]_10\,
      I3 => ctrl_reg_synch(23),
      O => m_axis_tdata(171)
    );
\m_axis_tdata[171]_INST_0_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_17_out(11),
      I1 => p_22_out(11),
      I2 => ctrl_reg_synch(21),
      I3 => p_27_out(11),
      I4 => ctrl_reg_synch(20),
      I5 => p_32_out(11),
      O => \m_axis_tdata[171]_INST_0_i_1_n_0\
    );
\m_axis_tdata[172]_INST_0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00E2"
    )
        port map (
      I0 => \m_axis_tdata[172]_INST_0_i_1_n_0\,
      I1 => ctrl_reg_synch(22),
      I2 => \gen_static_router.gen_synch.ctrl_reg_synch_reg[21]_11\,
      I3 => ctrl_reg_synch(23),
      O => m_axis_tdata(172)
    );
\m_axis_tdata[172]_INST_0_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_17_out(12),
      I1 => p_22_out(12),
      I2 => ctrl_reg_synch(21),
      I3 => p_27_out(12),
      I4 => ctrl_reg_synch(20),
      I5 => p_32_out(12),
      O => \m_axis_tdata[172]_INST_0_i_1_n_0\
    );
\m_axis_tdata[173]_INST_0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00E2"
    )
        port map (
      I0 => \m_axis_tdata[173]_INST_0_i_1_n_0\,
      I1 => ctrl_reg_synch(22),
      I2 => \gen_static_router.gen_synch.ctrl_reg_synch_reg[21]_12\,
      I3 => ctrl_reg_synch(23),
      O => m_axis_tdata(173)
    );
\m_axis_tdata[173]_INST_0_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_17_out(13),
      I1 => p_22_out(13),
      I2 => ctrl_reg_synch(21),
      I3 => p_27_out(13),
      I4 => ctrl_reg_synch(20),
      I5 => p_32_out(13),
      O => \m_axis_tdata[173]_INST_0_i_1_n_0\
    );
\m_axis_tdata[174]_INST_0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00E2"
    )
        port map (
      I0 => \m_axis_tdata[174]_INST_0_i_1_n_0\,
      I1 => ctrl_reg_synch(22),
      I2 => \gen_static_router.gen_synch.ctrl_reg_synch_reg[21]_13\,
      I3 => ctrl_reg_synch(23),
      O => m_axis_tdata(174)
    );
\m_axis_tdata[174]_INST_0_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_17_out(14),
      I1 => p_22_out(14),
      I2 => ctrl_reg_synch(21),
      I3 => p_27_out(14),
      I4 => ctrl_reg_synch(20),
      I5 => p_32_out(14),
      O => \m_axis_tdata[174]_INST_0_i_1_n_0\
    );
\m_axis_tdata[175]_INST_0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00E2"
    )
        port map (
      I0 => \m_axis_tdata[175]_INST_0_i_1_n_0\,
      I1 => ctrl_reg_synch(22),
      I2 => \gen_static_router.gen_synch.ctrl_reg_synch_reg[21]_14\,
      I3 => ctrl_reg_synch(23),
      O => m_axis_tdata(175)
    );
\m_axis_tdata[175]_INST_0_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_17_out(15),
      I1 => p_22_out(15),
      I2 => ctrl_reg_synch(21),
      I3 => p_27_out(15),
      I4 => ctrl_reg_synch(20),
      I5 => p_32_out(15),
      O => \m_axis_tdata[175]_INST_0_i_1_n_0\
    );
\m_axis_tdata[176]_INST_0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00E2"
    )
        port map (
      I0 => \m_axis_tdata[176]_INST_0_i_1_n_0\,
      I1 => ctrl_reg_synch(22),
      I2 => \gen_static_router.gen_synch.ctrl_reg_synch_reg[21]_15\,
      I3 => ctrl_reg_synch(23),
      O => m_axis_tdata(176)
    );
\m_axis_tdata[176]_INST_0_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_17_out(16),
      I1 => p_22_out(16),
      I2 => ctrl_reg_synch(21),
      I3 => p_27_out(16),
      I4 => ctrl_reg_synch(20),
      I5 => p_32_out(16),
      O => \m_axis_tdata[176]_INST_0_i_1_n_0\
    );
\m_axis_tdata[177]_INST_0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00E2"
    )
        port map (
      I0 => \m_axis_tdata[177]_INST_0_i_1_n_0\,
      I1 => ctrl_reg_synch(22),
      I2 => \gen_static_router.gen_synch.ctrl_reg_synch_reg[21]_16\,
      I3 => ctrl_reg_synch(23),
      O => m_axis_tdata(177)
    );
\m_axis_tdata[177]_INST_0_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_17_out(17),
      I1 => p_22_out(17),
      I2 => ctrl_reg_synch(21),
      I3 => p_27_out(17),
      I4 => ctrl_reg_synch(20),
      I5 => p_32_out(17),
      O => \m_axis_tdata[177]_INST_0_i_1_n_0\
    );
\m_axis_tdata[178]_INST_0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00E2"
    )
        port map (
      I0 => \m_axis_tdata[178]_INST_0_i_1_n_0\,
      I1 => ctrl_reg_synch(22),
      I2 => \gen_static_router.gen_synch.ctrl_reg_synch_reg[21]_17\,
      I3 => ctrl_reg_synch(23),
      O => m_axis_tdata(178)
    );
\m_axis_tdata[178]_INST_0_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_17_out(18),
      I1 => p_22_out(18),
      I2 => ctrl_reg_synch(21),
      I3 => p_27_out(18),
      I4 => ctrl_reg_synch(20),
      I5 => p_32_out(18),
      O => \m_axis_tdata[178]_INST_0_i_1_n_0\
    );
\m_axis_tdata[179]_INST_0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00E2"
    )
        port map (
      I0 => \m_axis_tdata[179]_INST_0_i_1_n_0\,
      I1 => ctrl_reg_synch(22),
      I2 => \gen_static_router.gen_synch.ctrl_reg_synch_reg[21]_18\,
      I3 => ctrl_reg_synch(23),
      O => m_axis_tdata(179)
    );
\m_axis_tdata[179]_INST_0_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_17_out(19),
      I1 => p_22_out(19),
      I2 => ctrl_reg_synch(21),
      I3 => p_27_out(19),
      I4 => ctrl_reg_synch(20),
      I5 => p_32_out(19),
      O => \m_axis_tdata[179]_INST_0_i_1_n_0\
    );
\m_axis_tdata[17]_INST_0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00E2"
    )
        port map (
      I0 => \m_axis_tdata[17]_INST_0_i_1_n_0\,
      I1 => ctrl_reg_synch(2),
      I2 => \gen_static_router.gen_synch.ctrl_reg_synch_reg[1]_16\,
      I3 => ctrl_reg_synch(3),
      O => m_axis_tdata(17)
    );
\m_axis_tdata[17]_INST_0_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_17_out(17),
      I1 => p_22_out(17),
      I2 => ctrl_reg_synch(1),
      I3 => p_27_out(17),
      I4 => ctrl_reg_synch(0),
      I5 => p_32_out(17),
      O => \m_axis_tdata[17]_INST_0_i_1_n_0\
    );
\m_axis_tdata[180]_INST_0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00E2"
    )
        port map (
      I0 => \m_axis_tdata[180]_INST_0_i_1_n_0\,
      I1 => ctrl_reg_synch(22),
      I2 => \gen_static_router.gen_synch.ctrl_reg_synch_reg[21]_19\,
      I3 => ctrl_reg_synch(23),
      O => m_axis_tdata(180)
    );
\m_axis_tdata[180]_INST_0_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_17_out(20),
      I1 => p_22_out(20),
      I2 => ctrl_reg_synch(21),
      I3 => p_27_out(20),
      I4 => ctrl_reg_synch(20),
      I5 => p_32_out(20),
      O => \m_axis_tdata[180]_INST_0_i_1_n_0\
    );
\m_axis_tdata[181]_INST_0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00E2"
    )
        port map (
      I0 => \m_axis_tdata[181]_INST_0_i_1_n_0\,
      I1 => ctrl_reg_synch(22),
      I2 => \gen_static_router.gen_synch.ctrl_reg_synch_reg[21]_20\,
      I3 => ctrl_reg_synch(23),
      O => m_axis_tdata(181)
    );
\m_axis_tdata[181]_INST_0_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_17_out(21),
      I1 => p_22_out(21),
      I2 => ctrl_reg_synch(21),
      I3 => p_27_out(21),
      I4 => ctrl_reg_synch(20),
      I5 => p_32_out(21),
      O => \m_axis_tdata[181]_INST_0_i_1_n_0\
    );
\m_axis_tdata[182]_INST_0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00E2"
    )
        port map (
      I0 => \m_axis_tdata[182]_INST_0_i_1_n_0\,
      I1 => ctrl_reg_synch(22),
      I2 => \gen_static_router.gen_synch.ctrl_reg_synch_reg[21]_21\,
      I3 => ctrl_reg_synch(23),
      O => m_axis_tdata(182)
    );
\m_axis_tdata[182]_INST_0_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_17_out(22),
      I1 => p_22_out(22),
      I2 => ctrl_reg_synch(21),
      I3 => p_27_out(22),
      I4 => ctrl_reg_synch(20),
      I5 => p_32_out(22),
      O => \m_axis_tdata[182]_INST_0_i_1_n_0\
    );
\m_axis_tdata[183]_INST_0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00E2"
    )
        port map (
      I0 => \m_axis_tdata[183]_INST_0_i_1_n_0\,
      I1 => ctrl_reg_synch(22),
      I2 => \gen_static_router.gen_synch.ctrl_reg_synch_reg[21]_22\,
      I3 => ctrl_reg_synch(23),
      O => m_axis_tdata(183)
    );
\m_axis_tdata[183]_INST_0_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_17_out(23),
      I1 => p_22_out(23),
      I2 => ctrl_reg_synch(21),
      I3 => p_27_out(23),
      I4 => ctrl_reg_synch(20),
      I5 => p_32_out(23),
      O => \m_axis_tdata[183]_INST_0_i_1_n_0\
    );
\m_axis_tdata[184]_INST_0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00E2"
    )
        port map (
      I0 => \m_axis_tdata[184]_INST_0_i_1_n_0\,
      I1 => ctrl_reg_synch(22),
      I2 => \gen_static_router.gen_synch.ctrl_reg_synch_reg[21]_23\,
      I3 => ctrl_reg_synch(23),
      O => m_axis_tdata(184)
    );
\m_axis_tdata[184]_INST_0_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_17_out(24),
      I1 => p_22_out(24),
      I2 => ctrl_reg_synch(21),
      I3 => p_27_out(24),
      I4 => ctrl_reg_synch(20),
      I5 => p_32_out(24),
      O => \m_axis_tdata[184]_INST_0_i_1_n_0\
    );
\m_axis_tdata[185]_INST_0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00E2"
    )
        port map (
      I0 => \m_axis_tdata[185]_INST_0_i_1_n_0\,
      I1 => ctrl_reg_synch(22),
      I2 => \gen_static_router.gen_synch.ctrl_reg_synch_reg[21]_24\,
      I3 => ctrl_reg_synch(23),
      O => m_axis_tdata(185)
    );
\m_axis_tdata[185]_INST_0_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_17_out(25),
      I1 => p_22_out(25),
      I2 => ctrl_reg_synch(21),
      I3 => p_27_out(25),
      I4 => ctrl_reg_synch(20),
      I5 => p_32_out(25),
      O => \m_axis_tdata[185]_INST_0_i_1_n_0\
    );
\m_axis_tdata[186]_INST_0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00E2"
    )
        port map (
      I0 => \m_axis_tdata[186]_INST_0_i_1_n_0\,
      I1 => ctrl_reg_synch(22),
      I2 => \gen_static_router.gen_synch.ctrl_reg_synch_reg[21]_25\,
      I3 => ctrl_reg_synch(23),
      O => m_axis_tdata(186)
    );
\m_axis_tdata[186]_INST_0_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_17_out(26),
      I1 => p_22_out(26),
      I2 => ctrl_reg_synch(21),
      I3 => p_27_out(26),
      I4 => ctrl_reg_synch(20),
      I5 => p_32_out(26),
      O => \m_axis_tdata[186]_INST_0_i_1_n_0\
    );
\m_axis_tdata[187]_INST_0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00E2"
    )
        port map (
      I0 => \m_axis_tdata[187]_INST_0_i_1_n_0\,
      I1 => ctrl_reg_synch(22),
      I2 => \gen_static_router.gen_synch.ctrl_reg_synch_reg[21]_26\,
      I3 => ctrl_reg_synch(23),
      O => m_axis_tdata(187)
    );
\m_axis_tdata[187]_INST_0_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_17_out(27),
      I1 => p_22_out(27),
      I2 => ctrl_reg_synch(21),
      I3 => p_27_out(27),
      I4 => ctrl_reg_synch(20),
      I5 => p_32_out(27),
      O => \m_axis_tdata[187]_INST_0_i_1_n_0\
    );
\m_axis_tdata[188]_INST_0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00E2"
    )
        port map (
      I0 => \m_axis_tdata[188]_INST_0_i_1_n_0\,
      I1 => ctrl_reg_synch(22),
      I2 => \gen_static_router.gen_synch.ctrl_reg_synch_reg[21]_27\,
      I3 => ctrl_reg_synch(23),
      O => m_axis_tdata(188)
    );
\m_axis_tdata[188]_INST_0_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_17_out(28),
      I1 => p_22_out(28),
      I2 => ctrl_reg_synch(21),
      I3 => p_27_out(28),
      I4 => ctrl_reg_synch(20),
      I5 => p_32_out(28),
      O => \m_axis_tdata[188]_INST_0_i_1_n_0\
    );
\m_axis_tdata[189]_INST_0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00E2"
    )
        port map (
      I0 => \m_axis_tdata[189]_INST_0_i_1_n_0\,
      I1 => ctrl_reg_synch(22),
      I2 => \gen_static_router.gen_synch.ctrl_reg_synch_reg[21]_28\,
      I3 => ctrl_reg_synch(23),
      O => m_axis_tdata(189)
    );
\m_axis_tdata[189]_INST_0_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_17_out(29),
      I1 => p_22_out(29),
      I2 => ctrl_reg_synch(21),
      I3 => p_27_out(29),
      I4 => ctrl_reg_synch(20),
      I5 => p_32_out(29),
      O => \m_axis_tdata[189]_INST_0_i_1_n_0\
    );
\m_axis_tdata[18]_INST_0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00E2"
    )
        port map (
      I0 => \m_axis_tdata[18]_INST_0_i_1_n_0\,
      I1 => ctrl_reg_synch(2),
      I2 => \gen_static_router.gen_synch.ctrl_reg_synch_reg[1]_17\,
      I3 => ctrl_reg_synch(3),
      O => m_axis_tdata(18)
    );
\m_axis_tdata[18]_INST_0_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_17_out(18),
      I1 => p_22_out(18),
      I2 => ctrl_reg_synch(1),
      I3 => p_27_out(18),
      I4 => ctrl_reg_synch(0),
      I5 => p_32_out(18),
      O => \m_axis_tdata[18]_INST_0_i_1_n_0\
    );
\m_axis_tdata[190]_INST_0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00E2"
    )
        port map (
      I0 => \m_axis_tdata[190]_INST_0_i_1_n_0\,
      I1 => ctrl_reg_synch(22),
      I2 => \gen_static_router.gen_synch.ctrl_reg_synch_reg[21]_29\,
      I3 => ctrl_reg_synch(23),
      O => m_axis_tdata(190)
    );
\m_axis_tdata[190]_INST_0_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_17_out(30),
      I1 => p_22_out(30),
      I2 => ctrl_reg_synch(21),
      I3 => p_27_out(30),
      I4 => ctrl_reg_synch(20),
      I5 => p_32_out(30),
      O => \m_axis_tdata[190]_INST_0_i_1_n_0\
    );
\m_axis_tdata[191]_INST_0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00E2"
    )
        port map (
      I0 => \m_axis_tdata[191]_INST_0_i_1_n_0\,
      I1 => ctrl_reg_synch(22),
      I2 => \gen_static_router.gen_synch.ctrl_reg_synch_reg[21]_30\,
      I3 => ctrl_reg_synch(23),
      O => m_axis_tdata(191)
    );
\m_axis_tdata[191]_INST_0_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_17_out(31),
      I1 => p_22_out(31),
      I2 => ctrl_reg_synch(21),
      I3 => p_27_out(31),
      I4 => ctrl_reg_synch(20),
      I5 => p_32_out(31),
      O => \m_axis_tdata[191]_INST_0_i_1_n_0\
    );
\m_axis_tdata[192]_INST_0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00E2"
    )
        port map (
      I0 => \m_axis_tdata[192]_INST_0_i_1_n_0\,
      I1 => ctrl_reg_synch(26),
      I2 => \gen_static_router.gen_synch.ctrl_reg_synch_reg[25]\,
      I3 => ctrl_reg_synch(27),
      O => m_axis_tdata(192)
    );
\m_axis_tdata[192]_INST_0_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_17_out(0),
      I1 => p_22_out(0),
      I2 => ctrl_reg_synch(25),
      I3 => p_27_out(0),
      I4 => ctrl_reg_synch(24),
      I5 => p_32_out(0),
      O => \m_axis_tdata[192]_INST_0_i_1_n_0\
    );
\m_axis_tdata[192]_INST_0_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => payload_b(0),
      I1 => payload_a(0),
      I2 => sel,
      O => p_17_out(0)
    );
\m_axis_tdata[193]_INST_0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00E2"
    )
        port map (
      I0 => \m_axis_tdata[193]_INST_0_i_1_n_0\,
      I1 => ctrl_reg_synch(26),
      I2 => \gen_static_router.gen_synch.ctrl_reg_synch_reg[25]_0\,
      I3 => ctrl_reg_synch(27),
      O => m_axis_tdata(193)
    );
\m_axis_tdata[193]_INST_0_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_17_out(1),
      I1 => p_22_out(1),
      I2 => ctrl_reg_synch(25),
      I3 => p_27_out(1),
      I4 => ctrl_reg_synch(24),
      I5 => p_32_out(1),
      O => \m_axis_tdata[193]_INST_0_i_1_n_0\
    );
\m_axis_tdata[193]_INST_0_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => payload_b(1),
      I1 => payload_a(1),
      I2 => sel,
      O => p_17_out(1)
    );
\m_axis_tdata[194]_INST_0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00E2"
    )
        port map (
      I0 => \m_axis_tdata[194]_INST_0_i_1_n_0\,
      I1 => ctrl_reg_synch(26),
      I2 => \gen_static_router.gen_synch.ctrl_reg_synch_reg[25]_1\,
      I3 => ctrl_reg_synch(27),
      O => m_axis_tdata(194)
    );
\m_axis_tdata[194]_INST_0_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_17_out(2),
      I1 => p_22_out(2),
      I2 => ctrl_reg_synch(25),
      I3 => p_27_out(2),
      I4 => ctrl_reg_synch(24),
      I5 => p_32_out(2),
      O => \m_axis_tdata[194]_INST_0_i_1_n_0\
    );
\m_axis_tdata[194]_INST_0_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => payload_b(2),
      I1 => payload_a(2),
      I2 => sel,
      O => p_17_out(2)
    );
\m_axis_tdata[195]_INST_0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00E2"
    )
        port map (
      I0 => \m_axis_tdata[195]_INST_0_i_1_n_0\,
      I1 => ctrl_reg_synch(26),
      I2 => \gen_static_router.gen_synch.ctrl_reg_synch_reg[25]_2\,
      I3 => ctrl_reg_synch(27),
      O => m_axis_tdata(195)
    );
\m_axis_tdata[195]_INST_0_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_17_out(3),
      I1 => p_22_out(3),
      I2 => ctrl_reg_synch(25),
      I3 => p_27_out(3),
      I4 => ctrl_reg_synch(24),
      I5 => p_32_out(3),
      O => \m_axis_tdata[195]_INST_0_i_1_n_0\
    );
\m_axis_tdata[195]_INST_0_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => payload_b(3),
      I1 => payload_a(3),
      I2 => sel,
      O => p_17_out(3)
    );
\m_axis_tdata[196]_INST_0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00E2"
    )
        port map (
      I0 => \m_axis_tdata[196]_INST_0_i_1_n_0\,
      I1 => ctrl_reg_synch(26),
      I2 => \gen_static_router.gen_synch.ctrl_reg_synch_reg[25]_3\,
      I3 => ctrl_reg_synch(27),
      O => m_axis_tdata(196)
    );
\m_axis_tdata[196]_INST_0_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_17_out(4),
      I1 => p_22_out(4),
      I2 => ctrl_reg_synch(25),
      I3 => p_27_out(4),
      I4 => ctrl_reg_synch(24),
      I5 => p_32_out(4),
      O => \m_axis_tdata[196]_INST_0_i_1_n_0\
    );
\m_axis_tdata[196]_INST_0_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => payload_b(4),
      I1 => payload_a(4),
      I2 => sel,
      O => p_17_out(4)
    );
\m_axis_tdata[197]_INST_0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00E2"
    )
        port map (
      I0 => \m_axis_tdata[197]_INST_0_i_1_n_0\,
      I1 => ctrl_reg_synch(26),
      I2 => \gen_static_router.gen_synch.ctrl_reg_synch_reg[25]_4\,
      I3 => ctrl_reg_synch(27),
      O => m_axis_tdata(197)
    );
\m_axis_tdata[197]_INST_0_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_17_out(5),
      I1 => p_22_out(5),
      I2 => ctrl_reg_synch(25),
      I3 => p_27_out(5),
      I4 => ctrl_reg_synch(24),
      I5 => p_32_out(5),
      O => \m_axis_tdata[197]_INST_0_i_1_n_0\
    );
\m_axis_tdata[197]_INST_0_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => payload_b(5),
      I1 => payload_a(5),
      I2 => sel,
      O => p_17_out(5)
    );
\m_axis_tdata[198]_INST_0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00E2"
    )
        port map (
      I0 => \m_axis_tdata[198]_INST_0_i_1_n_0\,
      I1 => ctrl_reg_synch(26),
      I2 => \gen_static_router.gen_synch.ctrl_reg_synch_reg[25]_5\,
      I3 => ctrl_reg_synch(27),
      O => m_axis_tdata(198)
    );
\m_axis_tdata[198]_INST_0_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_17_out(6),
      I1 => p_22_out(6),
      I2 => ctrl_reg_synch(25),
      I3 => p_27_out(6),
      I4 => ctrl_reg_synch(24),
      I5 => p_32_out(6),
      O => \m_axis_tdata[198]_INST_0_i_1_n_0\
    );
\m_axis_tdata[198]_INST_0_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => payload_b(6),
      I1 => payload_a(6),
      I2 => sel,
      O => p_17_out(6)
    );
\m_axis_tdata[199]_INST_0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00E2"
    )
        port map (
      I0 => \m_axis_tdata[199]_INST_0_i_1_n_0\,
      I1 => ctrl_reg_synch(26),
      I2 => \gen_static_router.gen_synch.ctrl_reg_synch_reg[25]_6\,
      I3 => ctrl_reg_synch(27),
      O => m_axis_tdata(199)
    );
\m_axis_tdata[199]_INST_0_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_17_out(7),
      I1 => p_22_out(7),
      I2 => ctrl_reg_synch(25),
      I3 => p_27_out(7),
      I4 => ctrl_reg_synch(24),
      I5 => p_32_out(7),
      O => \m_axis_tdata[199]_INST_0_i_1_n_0\
    );
\m_axis_tdata[199]_INST_0_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => payload_b(7),
      I1 => payload_a(7),
      I2 => sel,
      O => p_17_out(7)
    );
\m_axis_tdata[19]_INST_0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00E2"
    )
        port map (
      I0 => \m_axis_tdata[19]_INST_0_i_1_n_0\,
      I1 => ctrl_reg_synch(2),
      I2 => \gen_static_router.gen_synch.ctrl_reg_synch_reg[1]_18\,
      I3 => ctrl_reg_synch(3),
      O => m_axis_tdata(19)
    );
\m_axis_tdata[19]_INST_0_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_17_out(19),
      I1 => p_22_out(19),
      I2 => ctrl_reg_synch(1),
      I3 => p_27_out(19),
      I4 => ctrl_reg_synch(0),
      I5 => p_32_out(19),
      O => \m_axis_tdata[19]_INST_0_i_1_n_0\
    );
\m_axis_tdata[1]_INST_0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00E2"
    )
        port map (
      I0 => \m_axis_tdata[1]_INST_0_i_1_n_0\,
      I1 => ctrl_reg_synch(2),
      I2 => \gen_static_router.gen_synch.ctrl_reg_synch_reg[1]_0\,
      I3 => ctrl_reg_synch(3),
      O => m_axis_tdata(1)
    );
\m_axis_tdata[1]_INST_0_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_17_out(1),
      I1 => p_22_out(1),
      I2 => ctrl_reg_synch(1),
      I3 => p_27_out(1),
      I4 => ctrl_reg_synch(0),
      I5 => p_32_out(1),
      O => \m_axis_tdata[1]_INST_0_i_1_n_0\
    );
\m_axis_tdata[200]_INST_0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00E2"
    )
        port map (
      I0 => \m_axis_tdata[200]_INST_0_i_1_n_0\,
      I1 => ctrl_reg_synch(26),
      I2 => \gen_static_router.gen_synch.ctrl_reg_synch_reg[25]_7\,
      I3 => ctrl_reg_synch(27),
      O => m_axis_tdata(200)
    );
\m_axis_tdata[200]_INST_0_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_17_out(8),
      I1 => p_22_out(8),
      I2 => ctrl_reg_synch(25),
      I3 => p_27_out(8),
      I4 => ctrl_reg_synch(24),
      I5 => p_32_out(8),
      O => \m_axis_tdata[200]_INST_0_i_1_n_0\
    );
\m_axis_tdata[200]_INST_0_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => payload_b(8),
      I1 => payload_a(8),
      I2 => sel,
      O => p_17_out(8)
    );
\m_axis_tdata[201]_INST_0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00E2"
    )
        port map (
      I0 => \m_axis_tdata[201]_INST_0_i_1_n_0\,
      I1 => ctrl_reg_synch(26),
      I2 => \gen_static_router.gen_synch.ctrl_reg_synch_reg[25]_8\,
      I3 => ctrl_reg_synch(27),
      O => m_axis_tdata(201)
    );
\m_axis_tdata[201]_INST_0_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_17_out(9),
      I1 => p_22_out(9),
      I2 => ctrl_reg_synch(25),
      I3 => p_27_out(9),
      I4 => ctrl_reg_synch(24),
      I5 => p_32_out(9),
      O => \m_axis_tdata[201]_INST_0_i_1_n_0\
    );
\m_axis_tdata[201]_INST_0_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => payload_b(9),
      I1 => payload_a(9),
      I2 => sel,
      O => p_17_out(9)
    );
\m_axis_tdata[202]_INST_0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00E2"
    )
        port map (
      I0 => \m_axis_tdata[202]_INST_0_i_1_n_0\,
      I1 => ctrl_reg_synch(26),
      I2 => \gen_static_router.gen_synch.ctrl_reg_synch_reg[25]_9\,
      I3 => ctrl_reg_synch(27),
      O => m_axis_tdata(202)
    );
\m_axis_tdata[202]_INST_0_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_17_out(10),
      I1 => p_22_out(10),
      I2 => ctrl_reg_synch(25),
      I3 => p_27_out(10),
      I4 => ctrl_reg_synch(24),
      I5 => p_32_out(10),
      O => \m_axis_tdata[202]_INST_0_i_1_n_0\
    );
\m_axis_tdata[202]_INST_0_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => payload_b(10),
      I1 => payload_a(10),
      I2 => sel,
      O => p_17_out(10)
    );
\m_axis_tdata[203]_INST_0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00E2"
    )
        port map (
      I0 => \m_axis_tdata[203]_INST_0_i_1_n_0\,
      I1 => ctrl_reg_synch(26),
      I2 => \gen_static_router.gen_synch.ctrl_reg_synch_reg[25]_10\,
      I3 => ctrl_reg_synch(27),
      O => m_axis_tdata(203)
    );
\m_axis_tdata[203]_INST_0_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_17_out(11),
      I1 => p_22_out(11),
      I2 => ctrl_reg_synch(25),
      I3 => p_27_out(11),
      I4 => ctrl_reg_synch(24),
      I5 => p_32_out(11),
      O => \m_axis_tdata[203]_INST_0_i_1_n_0\
    );
\m_axis_tdata[203]_INST_0_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => payload_b(11),
      I1 => payload_a(11),
      I2 => sel,
      O => p_17_out(11)
    );
\m_axis_tdata[204]_INST_0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00E2"
    )
        port map (
      I0 => \m_axis_tdata[204]_INST_0_i_1_n_0\,
      I1 => ctrl_reg_synch(26),
      I2 => \gen_static_router.gen_synch.ctrl_reg_synch_reg[25]_11\,
      I3 => ctrl_reg_synch(27),
      O => m_axis_tdata(204)
    );
\m_axis_tdata[204]_INST_0_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_17_out(12),
      I1 => p_22_out(12),
      I2 => ctrl_reg_synch(25),
      I3 => p_27_out(12),
      I4 => ctrl_reg_synch(24),
      I5 => p_32_out(12),
      O => \m_axis_tdata[204]_INST_0_i_1_n_0\
    );
\m_axis_tdata[204]_INST_0_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => payload_b(12),
      I1 => payload_a(12),
      I2 => sel,
      O => p_17_out(12)
    );
\m_axis_tdata[205]_INST_0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00E2"
    )
        port map (
      I0 => \m_axis_tdata[205]_INST_0_i_1_n_0\,
      I1 => ctrl_reg_synch(26),
      I2 => \gen_static_router.gen_synch.ctrl_reg_synch_reg[25]_12\,
      I3 => ctrl_reg_synch(27),
      O => m_axis_tdata(205)
    );
\m_axis_tdata[205]_INST_0_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_17_out(13),
      I1 => p_22_out(13),
      I2 => ctrl_reg_synch(25),
      I3 => p_27_out(13),
      I4 => ctrl_reg_synch(24),
      I5 => p_32_out(13),
      O => \m_axis_tdata[205]_INST_0_i_1_n_0\
    );
\m_axis_tdata[205]_INST_0_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => payload_b(13),
      I1 => payload_a(13),
      I2 => sel,
      O => p_17_out(13)
    );
\m_axis_tdata[206]_INST_0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00E2"
    )
        port map (
      I0 => \m_axis_tdata[206]_INST_0_i_1_n_0\,
      I1 => ctrl_reg_synch(26),
      I2 => \gen_static_router.gen_synch.ctrl_reg_synch_reg[25]_13\,
      I3 => ctrl_reg_synch(27),
      O => m_axis_tdata(206)
    );
\m_axis_tdata[206]_INST_0_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_17_out(14),
      I1 => p_22_out(14),
      I2 => ctrl_reg_synch(25),
      I3 => p_27_out(14),
      I4 => ctrl_reg_synch(24),
      I5 => p_32_out(14),
      O => \m_axis_tdata[206]_INST_0_i_1_n_0\
    );
\m_axis_tdata[206]_INST_0_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => payload_b(14),
      I1 => payload_a(14),
      I2 => sel,
      O => p_17_out(14)
    );
\m_axis_tdata[207]_INST_0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00E2"
    )
        port map (
      I0 => \m_axis_tdata[207]_INST_0_i_1_n_0\,
      I1 => ctrl_reg_synch(26),
      I2 => \gen_static_router.gen_synch.ctrl_reg_synch_reg[25]_14\,
      I3 => ctrl_reg_synch(27),
      O => m_axis_tdata(207)
    );
\m_axis_tdata[207]_INST_0_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_17_out(15),
      I1 => p_22_out(15),
      I2 => ctrl_reg_synch(25),
      I3 => p_27_out(15),
      I4 => ctrl_reg_synch(24),
      I5 => p_32_out(15),
      O => \m_axis_tdata[207]_INST_0_i_1_n_0\
    );
\m_axis_tdata[207]_INST_0_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => payload_b(15),
      I1 => payload_a(15),
      I2 => sel,
      O => p_17_out(15)
    );
\m_axis_tdata[208]_INST_0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00E2"
    )
        port map (
      I0 => \m_axis_tdata[208]_INST_0_i_1_n_0\,
      I1 => ctrl_reg_synch(26),
      I2 => \gen_static_router.gen_synch.ctrl_reg_synch_reg[25]_15\,
      I3 => ctrl_reg_synch(27),
      O => m_axis_tdata(208)
    );
\m_axis_tdata[208]_INST_0_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_17_out(16),
      I1 => p_22_out(16),
      I2 => ctrl_reg_synch(25),
      I3 => p_27_out(16),
      I4 => ctrl_reg_synch(24),
      I5 => p_32_out(16),
      O => \m_axis_tdata[208]_INST_0_i_1_n_0\
    );
\m_axis_tdata[208]_INST_0_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => payload_b(16),
      I1 => payload_a(16),
      I2 => sel,
      O => p_17_out(16)
    );
\m_axis_tdata[209]_INST_0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00E2"
    )
        port map (
      I0 => \m_axis_tdata[209]_INST_0_i_1_n_0\,
      I1 => ctrl_reg_synch(26),
      I2 => \gen_static_router.gen_synch.ctrl_reg_synch_reg[25]_16\,
      I3 => ctrl_reg_synch(27),
      O => m_axis_tdata(209)
    );
\m_axis_tdata[209]_INST_0_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_17_out(17),
      I1 => p_22_out(17),
      I2 => ctrl_reg_synch(25),
      I3 => p_27_out(17),
      I4 => ctrl_reg_synch(24),
      I5 => p_32_out(17),
      O => \m_axis_tdata[209]_INST_0_i_1_n_0\
    );
\m_axis_tdata[209]_INST_0_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => payload_b(17),
      I1 => payload_a(17),
      I2 => sel,
      O => p_17_out(17)
    );
\m_axis_tdata[20]_INST_0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00E2"
    )
        port map (
      I0 => \m_axis_tdata[20]_INST_0_i_1_n_0\,
      I1 => ctrl_reg_synch(2),
      I2 => \gen_static_router.gen_synch.ctrl_reg_synch_reg[1]_19\,
      I3 => ctrl_reg_synch(3),
      O => m_axis_tdata(20)
    );
\m_axis_tdata[20]_INST_0_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_17_out(20),
      I1 => p_22_out(20),
      I2 => ctrl_reg_synch(1),
      I3 => p_27_out(20),
      I4 => ctrl_reg_synch(0),
      I5 => p_32_out(20),
      O => \m_axis_tdata[20]_INST_0_i_1_n_0\
    );
\m_axis_tdata[210]_INST_0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00E2"
    )
        port map (
      I0 => \m_axis_tdata[210]_INST_0_i_1_n_0\,
      I1 => ctrl_reg_synch(26),
      I2 => \gen_static_router.gen_synch.ctrl_reg_synch_reg[25]_17\,
      I3 => ctrl_reg_synch(27),
      O => m_axis_tdata(210)
    );
\m_axis_tdata[210]_INST_0_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_17_out(18),
      I1 => p_22_out(18),
      I2 => ctrl_reg_synch(25),
      I3 => p_27_out(18),
      I4 => ctrl_reg_synch(24),
      I5 => p_32_out(18),
      O => \m_axis_tdata[210]_INST_0_i_1_n_0\
    );
\m_axis_tdata[210]_INST_0_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => payload_b(18),
      I1 => payload_a(18),
      I2 => sel,
      O => p_17_out(18)
    );
\m_axis_tdata[211]_INST_0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00E2"
    )
        port map (
      I0 => \m_axis_tdata[211]_INST_0_i_1_n_0\,
      I1 => ctrl_reg_synch(26),
      I2 => \gen_static_router.gen_synch.ctrl_reg_synch_reg[25]_18\,
      I3 => ctrl_reg_synch(27),
      O => m_axis_tdata(211)
    );
\m_axis_tdata[211]_INST_0_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_17_out(19),
      I1 => p_22_out(19),
      I2 => ctrl_reg_synch(25),
      I3 => p_27_out(19),
      I4 => ctrl_reg_synch(24),
      I5 => p_32_out(19),
      O => \m_axis_tdata[211]_INST_0_i_1_n_0\
    );
\m_axis_tdata[211]_INST_0_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => payload_b(19),
      I1 => payload_a(19),
      I2 => sel,
      O => p_17_out(19)
    );
\m_axis_tdata[212]_INST_0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00E2"
    )
        port map (
      I0 => \m_axis_tdata[212]_INST_0_i_1_n_0\,
      I1 => ctrl_reg_synch(26),
      I2 => \gen_static_router.gen_synch.ctrl_reg_synch_reg[25]_19\,
      I3 => ctrl_reg_synch(27),
      O => m_axis_tdata(212)
    );
\m_axis_tdata[212]_INST_0_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_17_out(20),
      I1 => p_22_out(20),
      I2 => ctrl_reg_synch(25),
      I3 => p_27_out(20),
      I4 => ctrl_reg_synch(24),
      I5 => p_32_out(20),
      O => \m_axis_tdata[212]_INST_0_i_1_n_0\
    );
\m_axis_tdata[212]_INST_0_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => payload_b(20),
      I1 => payload_a(20),
      I2 => sel,
      O => p_17_out(20)
    );
\m_axis_tdata[213]_INST_0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00E2"
    )
        port map (
      I0 => \m_axis_tdata[213]_INST_0_i_1_n_0\,
      I1 => ctrl_reg_synch(26),
      I2 => \gen_static_router.gen_synch.ctrl_reg_synch_reg[25]_20\,
      I3 => ctrl_reg_synch(27),
      O => m_axis_tdata(213)
    );
\m_axis_tdata[213]_INST_0_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_17_out(21),
      I1 => p_22_out(21),
      I2 => ctrl_reg_synch(25),
      I3 => p_27_out(21),
      I4 => ctrl_reg_synch(24),
      I5 => p_32_out(21),
      O => \m_axis_tdata[213]_INST_0_i_1_n_0\
    );
\m_axis_tdata[213]_INST_0_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => payload_b(21),
      I1 => payload_a(21),
      I2 => sel,
      O => p_17_out(21)
    );
\m_axis_tdata[214]_INST_0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00E2"
    )
        port map (
      I0 => \m_axis_tdata[214]_INST_0_i_1_n_0\,
      I1 => ctrl_reg_synch(26),
      I2 => \gen_static_router.gen_synch.ctrl_reg_synch_reg[25]_21\,
      I3 => ctrl_reg_synch(27),
      O => m_axis_tdata(214)
    );
\m_axis_tdata[214]_INST_0_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_17_out(22),
      I1 => p_22_out(22),
      I2 => ctrl_reg_synch(25),
      I3 => p_27_out(22),
      I4 => ctrl_reg_synch(24),
      I5 => p_32_out(22),
      O => \m_axis_tdata[214]_INST_0_i_1_n_0\
    );
\m_axis_tdata[214]_INST_0_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => payload_b(22),
      I1 => payload_a(22),
      I2 => sel,
      O => p_17_out(22)
    );
\m_axis_tdata[215]_INST_0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00E2"
    )
        port map (
      I0 => \m_axis_tdata[215]_INST_0_i_1_n_0\,
      I1 => ctrl_reg_synch(26),
      I2 => \gen_static_router.gen_synch.ctrl_reg_synch_reg[25]_22\,
      I3 => ctrl_reg_synch(27),
      O => m_axis_tdata(215)
    );
\m_axis_tdata[215]_INST_0_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_17_out(23),
      I1 => p_22_out(23),
      I2 => ctrl_reg_synch(25),
      I3 => p_27_out(23),
      I4 => ctrl_reg_synch(24),
      I5 => p_32_out(23),
      O => \m_axis_tdata[215]_INST_0_i_1_n_0\
    );
\m_axis_tdata[215]_INST_0_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => payload_b(23),
      I1 => payload_a(23),
      I2 => sel,
      O => p_17_out(23)
    );
\m_axis_tdata[216]_INST_0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00E2"
    )
        port map (
      I0 => \m_axis_tdata[216]_INST_0_i_1_n_0\,
      I1 => ctrl_reg_synch(26),
      I2 => \gen_static_router.gen_synch.ctrl_reg_synch_reg[25]_23\,
      I3 => ctrl_reg_synch(27),
      O => m_axis_tdata(216)
    );
\m_axis_tdata[216]_INST_0_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_17_out(24),
      I1 => p_22_out(24),
      I2 => ctrl_reg_synch(25),
      I3 => p_27_out(24),
      I4 => ctrl_reg_synch(24),
      I5 => p_32_out(24),
      O => \m_axis_tdata[216]_INST_0_i_1_n_0\
    );
\m_axis_tdata[216]_INST_0_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => payload_b(24),
      I1 => payload_a(24),
      I2 => sel,
      O => p_17_out(24)
    );
\m_axis_tdata[217]_INST_0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00E2"
    )
        port map (
      I0 => \m_axis_tdata[217]_INST_0_i_1_n_0\,
      I1 => ctrl_reg_synch(26),
      I2 => \gen_static_router.gen_synch.ctrl_reg_synch_reg[25]_24\,
      I3 => ctrl_reg_synch(27),
      O => m_axis_tdata(217)
    );
\m_axis_tdata[217]_INST_0_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_17_out(25),
      I1 => p_22_out(25),
      I2 => ctrl_reg_synch(25),
      I3 => p_27_out(25),
      I4 => ctrl_reg_synch(24),
      I5 => p_32_out(25),
      O => \m_axis_tdata[217]_INST_0_i_1_n_0\
    );
\m_axis_tdata[217]_INST_0_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => payload_b(25),
      I1 => payload_a(25),
      I2 => sel,
      O => p_17_out(25)
    );
\m_axis_tdata[218]_INST_0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00E2"
    )
        port map (
      I0 => \m_axis_tdata[218]_INST_0_i_1_n_0\,
      I1 => ctrl_reg_synch(26),
      I2 => \gen_static_router.gen_synch.ctrl_reg_synch_reg[25]_25\,
      I3 => ctrl_reg_synch(27),
      O => m_axis_tdata(218)
    );
\m_axis_tdata[218]_INST_0_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_17_out(26),
      I1 => p_22_out(26),
      I2 => ctrl_reg_synch(25),
      I3 => p_27_out(26),
      I4 => ctrl_reg_synch(24),
      I5 => p_32_out(26),
      O => \m_axis_tdata[218]_INST_0_i_1_n_0\
    );
\m_axis_tdata[218]_INST_0_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => payload_b(26),
      I1 => payload_a(26),
      I2 => sel,
      O => p_17_out(26)
    );
\m_axis_tdata[219]_INST_0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00E2"
    )
        port map (
      I0 => \m_axis_tdata[219]_INST_0_i_1_n_0\,
      I1 => ctrl_reg_synch(26),
      I2 => \gen_static_router.gen_synch.ctrl_reg_synch_reg[25]_26\,
      I3 => ctrl_reg_synch(27),
      O => m_axis_tdata(219)
    );
\m_axis_tdata[219]_INST_0_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_17_out(27),
      I1 => p_22_out(27),
      I2 => ctrl_reg_synch(25),
      I3 => p_27_out(27),
      I4 => ctrl_reg_synch(24),
      I5 => p_32_out(27),
      O => \m_axis_tdata[219]_INST_0_i_1_n_0\
    );
\m_axis_tdata[219]_INST_0_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => payload_b(27),
      I1 => payload_a(27),
      I2 => sel,
      O => p_17_out(27)
    );
\m_axis_tdata[21]_INST_0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00E2"
    )
        port map (
      I0 => \m_axis_tdata[21]_INST_0_i_1_n_0\,
      I1 => ctrl_reg_synch(2),
      I2 => \gen_static_router.gen_synch.ctrl_reg_synch_reg[1]_20\,
      I3 => ctrl_reg_synch(3),
      O => m_axis_tdata(21)
    );
\m_axis_tdata[21]_INST_0_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_17_out(21),
      I1 => p_22_out(21),
      I2 => ctrl_reg_synch(1),
      I3 => p_27_out(21),
      I4 => ctrl_reg_synch(0),
      I5 => p_32_out(21),
      O => \m_axis_tdata[21]_INST_0_i_1_n_0\
    );
\m_axis_tdata[220]_INST_0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00E2"
    )
        port map (
      I0 => \m_axis_tdata[220]_INST_0_i_1_n_0\,
      I1 => ctrl_reg_synch(26),
      I2 => \gen_static_router.gen_synch.ctrl_reg_synch_reg[25]_27\,
      I3 => ctrl_reg_synch(27),
      O => m_axis_tdata(220)
    );
\m_axis_tdata[220]_INST_0_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_17_out(28),
      I1 => p_22_out(28),
      I2 => ctrl_reg_synch(25),
      I3 => p_27_out(28),
      I4 => ctrl_reg_synch(24),
      I5 => p_32_out(28),
      O => \m_axis_tdata[220]_INST_0_i_1_n_0\
    );
\m_axis_tdata[220]_INST_0_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => payload_b(28),
      I1 => payload_a(28),
      I2 => sel,
      O => p_17_out(28)
    );
\m_axis_tdata[221]_INST_0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00E2"
    )
        port map (
      I0 => \m_axis_tdata[221]_INST_0_i_1_n_0\,
      I1 => ctrl_reg_synch(26),
      I2 => \gen_static_router.gen_synch.ctrl_reg_synch_reg[25]_28\,
      I3 => ctrl_reg_synch(27),
      O => m_axis_tdata(221)
    );
\m_axis_tdata[221]_INST_0_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_17_out(29),
      I1 => p_22_out(29),
      I2 => ctrl_reg_synch(25),
      I3 => p_27_out(29),
      I4 => ctrl_reg_synch(24),
      I5 => p_32_out(29),
      O => \m_axis_tdata[221]_INST_0_i_1_n_0\
    );
\m_axis_tdata[221]_INST_0_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => payload_b(29),
      I1 => payload_a(29),
      I2 => sel,
      O => p_17_out(29)
    );
\m_axis_tdata[222]_INST_0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00E2"
    )
        port map (
      I0 => \m_axis_tdata[222]_INST_0_i_1_n_0\,
      I1 => ctrl_reg_synch(26),
      I2 => \gen_static_router.gen_synch.ctrl_reg_synch_reg[25]_29\,
      I3 => ctrl_reg_synch(27),
      O => m_axis_tdata(222)
    );
\m_axis_tdata[222]_INST_0_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_17_out(30),
      I1 => p_22_out(30),
      I2 => ctrl_reg_synch(25),
      I3 => p_27_out(30),
      I4 => ctrl_reg_synch(24),
      I5 => p_32_out(30),
      O => \m_axis_tdata[222]_INST_0_i_1_n_0\
    );
\m_axis_tdata[222]_INST_0_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => payload_b(30),
      I1 => payload_a(30),
      I2 => sel,
      O => p_17_out(30)
    );
\m_axis_tdata[223]_INST_0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00E2"
    )
        port map (
      I0 => \m_axis_tdata[223]_INST_0_i_1_n_0\,
      I1 => ctrl_reg_synch(26),
      I2 => \gen_static_router.gen_synch.ctrl_reg_synch_reg[25]_30\,
      I3 => ctrl_reg_synch(27),
      O => m_axis_tdata(223)
    );
\m_axis_tdata[223]_INST_0_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_17_out(31),
      I1 => p_22_out(31),
      I2 => ctrl_reg_synch(25),
      I3 => p_27_out(31),
      I4 => ctrl_reg_synch(24),
      I5 => p_32_out(31),
      O => \m_axis_tdata[223]_INST_0_i_1_n_0\
    );
\m_axis_tdata[223]_INST_0_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => payload_b(31),
      I1 => payload_a(31),
      I2 => sel,
      O => p_17_out(31)
    );
\m_axis_tdata[22]_INST_0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00E2"
    )
        port map (
      I0 => \m_axis_tdata[22]_INST_0_i_1_n_0\,
      I1 => ctrl_reg_synch(2),
      I2 => \gen_static_router.gen_synch.ctrl_reg_synch_reg[1]_21\,
      I3 => ctrl_reg_synch(3),
      O => m_axis_tdata(22)
    );
\m_axis_tdata[22]_INST_0_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_17_out(22),
      I1 => p_22_out(22),
      I2 => ctrl_reg_synch(1),
      I3 => p_27_out(22),
      I4 => ctrl_reg_synch(0),
      I5 => p_32_out(22),
      O => \m_axis_tdata[22]_INST_0_i_1_n_0\
    );
\m_axis_tdata[23]_INST_0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00E2"
    )
        port map (
      I0 => \m_axis_tdata[23]_INST_0_i_1_n_0\,
      I1 => ctrl_reg_synch(2),
      I2 => \gen_static_router.gen_synch.ctrl_reg_synch_reg[1]_22\,
      I3 => ctrl_reg_synch(3),
      O => m_axis_tdata(23)
    );
\m_axis_tdata[23]_INST_0_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_17_out(23),
      I1 => p_22_out(23),
      I2 => ctrl_reg_synch(1),
      I3 => p_27_out(23),
      I4 => ctrl_reg_synch(0),
      I5 => p_32_out(23),
      O => \m_axis_tdata[23]_INST_0_i_1_n_0\
    );
\m_axis_tdata[24]_INST_0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00E2"
    )
        port map (
      I0 => \m_axis_tdata[24]_INST_0_i_1_n_0\,
      I1 => ctrl_reg_synch(2),
      I2 => \gen_static_router.gen_synch.ctrl_reg_synch_reg[1]_23\,
      I3 => ctrl_reg_synch(3),
      O => m_axis_tdata(24)
    );
\m_axis_tdata[24]_INST_0_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_17_out(24),
      I1 => p_22_out(24),
      I2 => ctrl_reg_synch(1),
      I3 => p_27_out(24),
      I4 => ctrl_reg_synch(0),
      I5 => p_32_out(24),
      O => \m_axis_tdata[24]_INST_0_i_1_n_0\
    );
\m_axis_tdata[25]_INST_0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00E2"
    )
        port map (
      I0 => \m_axis_tdata[25]_INST_0_i_1_n_0\,
      I1 => ctrl_reg_synch(2),
      I2 => \gen_static_router.gen_synch.ctrl_reg_synch_reg[1]_24\,
      I3 => ctrl_reg_synch(3),
      O => m_axis_tdata(25)
    );
\m_axis_tdata[25]_INST_0_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_17_out(25),
      I1 => p_22_out(25),
      I2 => ctrl_reg_synch(1),
      I3 => p_27_out(25),
      I4 => ctrl_reg_synch(0),
      I5 => p_32_out(25),
      O => \m_axis_tdata[25]_INST_0_i_1_n_0\
    );
\m_axis_tdata[26]_INST_0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00E2"
    )
        port map (
      I0 => \m_axis_tdata[26]_INST_0_i_1_n_0\,
      I1 => ctrl_reg_synch(2),
      I2 => \gen_static_router.gen_synch.ctrl_reg_synch_reg[1]_25\,
      I3 => ctrl_reg_synch(3),
      O => m_axis_tdata(26)
    );
\m_axis_tdata[26]_INST_0_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_17_out(26),
      I1 => p_22_out(26),
      I2 => ctrl_reg_synch(1),
      I3 => p_27_out(26),
      I4 => ctrl_reg_synch(0),
      I5 => p_32_out(26),
      O => \m_axis_tdata[26]_INST_0_i_1_n_0\
    );
\m_axis_tdata[27]_INST_0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00E2"
    )
        port map (
      I0 => \m_axis_tdata[27]_INST_0_i_1_n_0\,
      I1 => ctrl_reg_synch(2),
      I2 => \gen_static_router.gen_synch.ctrl_reg_synch_reg[1]_26\,
      I3 => ctrl_reg_synch(3),
      O => m_axis_tdata(27)
    );
\m_axis_tdata[27]_INST_0_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_17_out(27),
      I1 => p_22_out(27),
      I2 => ctrl_reg_synch(1),
      I3 => p_27_out(27),
      I4 => ctrl_reg_synch(0),
      I5 => p_32_out(27),
      O => \m_axis_tdata[27]_INST_0_i_1_n_0\
    );
\m_axis_tdata[28]_INST_0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00E2"
    )
        port map (
      I0 => \m_axis_tdata[28]_INST_0_i_1_n_0\,
      I1 => ctrl_reg_synch(2),
      I2 => \gen_static_router.gen_synch.ctrl_reg_synch_reg[1]_27\,
      I3 => ctrl_reg_synch(3),
      O => m_axis_tdata(28)
    );
\m_axis_tdata[28]_INST_0_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_17_out(28),
      I1 => p_22_out(28),
      I2 => ctrl_reg_synch(1),
      I3 => p_27_out(28),
      I4 => ctrl_reg_synch(0),
      I5 => p_32_out(28),
      O => \m_axis_tdata[28]_INST_0_i_1_n_0\
    );
\m_axis_tdata[29]_INST_0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00E2"
    )
        port map (
      I0 => \m_axis_tdata[29]_INST_0_i_1_n_0\,
      I1 => ctrl_reg_synch(2),
      I2 => \gen_static_router.gen_synch.ctrl_reg_synch_reg[1]_28\,
      I3 => ctrl_reg_synch(3),
      O => m_axis_tdata(29)
    );
\m_axis_tdata[29]_INST_0_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_17_out(29),
      I1 => p_22_out(29),
      I2 => ctrl_reg_synch(1),
      I3 => p_27_out(29),
      I4 => ctrl_reg_synch(0),
      I5 => p_32_out(29),
      O => \m_axis_tdata[29]_INST_0_i_1_n_0\
    );
\m_axis_tdata[2]_INST_0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00E2"
    )
        port map (
      I0 => \m_axis_tdata[2]_INST_0_i_1_n_0\,
      I1 => ctrl_reg_synch(2),
      I2 => \gen_static_router.gen_synch.ctrl_reg_synch_reg[1]_1\,
      I3 => ctrl_reg_synch(3),
      O => m_axis_tdata(2)
    );
\m_axis_tdata[2]_INST_0_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_17_out(2),
      I1 => p_22_out(2),
      I2 => ctrl_reg_synch(1),
      I3 => p_27_out(2),
      I4 => ctrl_reg_synch(0),
      I5 => p_32_out(2),
      O => \m_axis_tdata[2]_INST_0_i_1_n_0\
    );
\m_axis_tdata[30]_INST_0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00E2"
    )
        port map (
      I0 => \m_axis_tdata[30]_INST_0_i_1_n_0\,
      I1 => ctrl_reg_synch(2),
      I2 => \gen_static_router.gen_synch.ctrl_reg_synch_reg[1]_29\,
      I3 => ctrl_reg_synch(3),
      O => m_axis_tdata(30)
    );
\m_axis_tdata[30]_INST_0_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_17_out(30),
      I1 => p_22_out(30),
      I2 => ctrl_reg_synch(1),
      I3 => p_27_out(30),
      I4 => ctrl_reg_synch(0),
      I5 => p_32_out(30),
      O => \m_axis_tdata[30]_INST_0_i_1_n_0\
    );
\m_axis_tdata[31]_INST_0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00E2"
    )
        port map (
      I0 => \m_axis_tdata[31]_INST_0_i_1_n_0\,
      I1 => ctrl_reg_synch(2),
      I2 => \gen_static_router.gen_synch.ctrl_reg_synch_reg[1]_30\,
      I3 => ctrl_reg_synch(3),
      O => m_axis_tdata(31)
    );
\m_axis_tdata[31]_INST_0_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_17_out(31),
      I1 => p_22_out(31),
      I2 => ctrl_reg_synch(1),
      I3 => p_27_out(31),
      I4 => ctrl_reg_synch(0),
      I5 => p_32_out(31),
      O => \m_axis_tdata[31]_INST_0_i_1_n_0\
    );
\m_axis_tdata[32]_INST_0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00E2"
    )
        port map (
      I0 => \m_axis_tdata[32]_INST_0_i_1_n_0\,
      I1 => ctrl_reg_synch(6),
      I2 => \gen_static_router.gen_synch.ctrl_reg_synch_reg[5]\,
      I3 => ctrl_reg_synch(7),
      O => m_axis_tdata(32)
    );
\m_axis_tdata[32]_INST_0_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_17_out(0),
      I1 => p_22_out(0),
      I2 => ctrl_reg_synch(5),
      I3 => p_27_out(0),
      I4 => ctrl_reg_synch(4),
      I5 => p_32_out(0),
      O => \m_axis_tdata[32]_INST_0_i_1_n_0\
    );
\m_axis_tdata[33]_INST_0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00E2"
    )
        port map (
      I0 => \m_axis_tdata[33]_INST_0_i_1_n_0\,
      I1 => ctrl_reg_synch(6),
      I2 => \gen_static_router.gen_synch.ctrl_reg_synch_reg[5]_0\,
      I3 => ctrl_reg_synch(7),
      O => m_axis_tdata(33)
    );
\m_axis_tdata[33]_INST_0_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_17_out(1),
      I1 => p_22_out(1),
      I2 => ctrl_reg_synch(5),
      I3 => p_27_out(1),
      I4 => ctrl_reg_synch(4),
      I5 => p_32_out(1),
      O => \m_axis_tdata[33]_INST_0_i_1_n_0\
    );
\m_axis_tdata[34]_INST_0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00E2"
    )
        port map (
      I0 => \m_axis_tdata[34]_INST_0_i_1_n_0\,
      I1 => ctrl_reg_synch(6),
      I2 => \gen_static_router.gen_synch.ctrl_reg_synch_reg[5]_1\,
      I3 => ctrl_reg_synch(7),
      O => m_axis_tdata(34)
    );
\m_axis_tdata[34]_INST_0_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_17_out(2),
      I1 => p_22_out(2),
      I2 => ctrl_reg_synch(5),
      I3 => p_27_out(2),
      I4 => ctrl_reg_synch(4),
      I5 => p_32_out(2),
      O => \m_axis_tdata[34]_INST_0_i_1_n_0\
    );
\m_axis_tdata[35]_INST_0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00E2"
    )
        port map (
      I0 => \m_axis_tdata[35]_INST_0_i_1_n_0\,
      I1 => ctrl_reg_synch(6),
      I2 => \gen_static_router.gen_synch.ctrl_reg_synch_reg[5]_2\,
      I3 => ctrl_reg_synch(7),
      O => m_axis_tdata(35)
    );
\m_axis_tdata[35]_INST_0_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_17_out(3),
      I1 => p_22_out(3),
      I2 => ctrl_reg_synch(5),
      I3 => p_27_out(3),
      I4 => ctrl_reg_synch(4),
      I5 => p_32_out(3),
      O => \m_axis_tdata[35]_INST_0_i_1_n_0\
    );
\m_axis_tdata[36]_INST_0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00E2"
    )
        port map (
      I0 => \m_axis_tdata[36]_INST_0_i_1_n_0\,
      I1 => ctrl_reg_synch(6),
      I2 => \gen_static_router.gen_synch.ctrl_reg_synch_reg[5]_3\,
      I3 => ctrl_reg_synch(7),
      O => m_axis_tdata(36)
    );
\m_axis_tdata[36]_INST_0_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_17_out(4),
      I1 => p_22_out(4),
      I2 => ctrl_reg_synch(5),
      I3 => p_27_out(4),
      I4 => ctrl_reg_synch(4),
      I5 => p_32_out(4),
      O => \m_axis_tdata[36]_INST_0_i_1_n_0\
    );
\m_axis_tdata[37]_INST_0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00E2"
    )
        port map (
      I0 => \m_axis_tdata[37]_INST_0_i_1_n_0\,
      I1 => ctrl_reg_synch(6),
      I2 => \gen_static_router.gen_synch.ctrl_reg_synch_reg[5]_4\,
      I3 => ctrl_reg_synch(7),
      O => m_axis_tdata(37)
    );
\m_axis_tdata[37]_INST_0_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_17_out(5),
      I1 => p_22_out(5),
      I2 => ctrl_reg_synch(5),
      I3 => p_27_out(5),
      I4 => ctrl_reg_synch(4),
      I5 => p_32_out(5),
      O => \m_axis_tdata[37]_INST_0_i_1_n_0\
    );
\m_axis_tdata[38]_INST_0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00E2"
    )
        port map (
      I0 => \m_axis_tdata[38]_INST_0_i_1_n_0\,
      I1 => ctrl_reg_synch(6),
      I2 => \gen_static_router.gen_synch.ctrl_reg_synch_reg[5]_5\,
      I3 => ctrl_reg_synch(7),
      O => m_axis_tdata(38)
    );
\m_axis_tdata[38]_INST_0_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_17_out(6),
      I1 => p_22_out(6),
      I2 => ctrl_reg_synch(5),
      I3 => p_27_out(6),
      I4 => ctrl_reg_synch(4),
      I5 => p_32_out(6),
      O => \m_axis_tdata[38]_INST_0_i_1_n_0\
    );
\m_axis_tdata[39]_INST_0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00E2"
    )
        port map (
      I0 => \m_axis_tdata[39]_INST_0_i_1_n_0\,
      I1 => ctrl_reg_synch(6),
      I2 => \gen_static_router.gen_synch.ctrl_reg_synch_reg[5]_6\,
      I3 => ctrl_reg_synch(7),
      O => m_axis_tdata(39)
    );
\m_axis_tdata[39]_INST_0_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_17_out(7),
      I1 => p_22_out(7),
      I2 => ctrl_reg_synch(5),
      I3 => p_27_out(7),
      I4 => ctrl_reg_synch(4),
      I5 => p_32_out(7),
      O => \m_axis_tdata[39]_INST_0_i_1_n_0\
    );
\m_axis_tdata[3]_INST_0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00E2"
    )
        port map (
      I0 => \m_axis_tdata[3]_INST_0_i_1_n_0\,
      I1 => ctrl_reg_synch(2),
      I2 => \gen_static_router.gen_synch.ctrl_reg_synch_reg[1]_2\,
      I3 => ctrl_reg_synch(3),
      O => m_axis_tdata(3)
    );
\m_axis_tdata[3]_INST_0_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_17_out(3),
      I1 => p_22_out(3),
      I2 => ctrl_reg_synch(1),
      I3 => p_27_out(3),
      I4 => ctrl_reg_synch(0),
      I5 => p_32_out(3),
      O => \m_axis_tdata[3]_INST_0_i_1_n_0\
    );
\m_axis_tdata[40]_INST_0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00E2"
    )
        port map (
      I0 => \m_axis_tdata[40]_INST_0_i_1_n_0\,
      I1 => ctrl_reg_synch(6),
      I2 => \gen_static_router.gen_synch.ctrl_reg_synch_reg[5]_7\,
      I3 => ctrl_reg_synch(7),
      O => m_axis_tdata(40)
    );
\m_axis_tdata[40]_INST_0_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_17_out(8),
      I1 => p_22_out(8),
      I2 => ctrl_reg_synch(5),
      I3 => p_27_out(8),
      I4 => ctrl_reg_synch(4),
      I5 => p_32_out(8),
      O => \m_axis_tdata[40]_INST_0_i_1_n_0\
    );
\m_axis_tdata[41]_INST_0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00E2"
    )
        port map (
      I0 => \m_axis_tdata[41]_INST_0_i_1_n_0\,
      I1 => ctrl_reg_synch(6),
      I2 => \gen_static_router.gen_synch.ctrl_reg_synch_reg[5]_8\,
      I3 => ctrl_reg_synch(7),
      O => m_axis_tdata(41)
    );
\m_axis_tdata[41]_INST_0_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_17_out(9),
      I1 => p_22_out(9),
      I2 => ctrl_reg_synch(5),
      I3 => p_27_out(9),
      I4 => ctrl_reg_synch(4),
      I5 => p_32_out(9),
      O => \m_axis_tdata[41]_INST_0_i_1_n_0\
    );
\m_axis_tdata[42]_INST_0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00E2"
    )
        port map (
      I0 => \m_axis_tdata[42]_INST_0_i_1_n_0\,
      I1 => ctrl_reg_synch(6),
      I2 => \gen_static_router.gen_synch.ctrl_reg_synch_reg[5]_9\,
      I3 => ctrl_reg_synch(7),
      O => m_axis_tdata(42)
    );
\m_axis_tdata[42]_INST_0_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_17_out(10),
      I1 => p_22_out(10),
      I2 => ctrl_reg_synch(5),
      I3 => p_27_out(10),
      I4 => ctrl_reg_synch(4),
      I5 => p_32_out(10),
      O => \m_axis_tdata[42]_INST_0_i_1_n_0\
    );
\m_axis_tdata[43]_INST_0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00E2"
    )
        port map (
      I0 => \m_axis_tdata[43]_INST_0_i_1_n_0\,
      I1 => ctrl_reg_synch(6),
      I2 => \gen_static_router.gen_synch.ctrl_reg_synch_reg[5]_10\,
      I3 => ctrl_reg_synch(7),
      O => m_axis_tdata(43)
    );
\m_axis_tdata[43]_INST_0_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_17_out(11),
      I1 => p_22_out(11),
      I2 => ctrl_reg_synch(5),
      I3 => p_27_out(11),
      I4 => ctrl_reg_synch(4),
      I5 => p_32_out(11),
      O => \m_axis_tdata[43]_INST_0_i_1_n_0\
    );
\m_axis_tdata[44]_INST_0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00E2"
    )
        port map (
      I0 => \m_axis_tdata[44]_INST_0_i_1_n_0\,
      I1 => ctrl_reg_synch(6),
      I2 => \gen_static_router.gen_synch.ctrl_reg_synch_reg[5]_11\,
      I3 => ctrl_reg_synch(7),
      O => m_axis_tdata(44)
    );
\m_axis_tdata[44]_INST_0_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_17_out(12),
      I1 => p_22_out(12),
      I2 => ctrl_reg_synch(5),
      I3 => p_27_out(12),
      I4 => ctrl_reg_synch(4),
      I5 => p_32_out(12),
      O => \m_axis_tdata[44]_INST_0_i_1_n_0\
    );
\m_axis_tdata[45]_INST_0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00E2"
    )
        port map (
      I0 => \m_axis_tdata[45]_INST_0_i_1_n_0\,
      I1 => ctrl_reg_synch(6),
      I2 => \gen_static_router.gen_synch.ctrl_reg_synch_reg[5]_12\,
      I3 => ctrl_reg_synch(7),
      O => m_axis_tdata(45)
    );
\m_axis_tdata[45]_INST_0_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_17_out(13),
      I1 => p_22_out(13),
      I2 => ctrl_reg_synch(5),
      I3 => p_27_out(13),
      I4 => ctrl_reg_synch(4),
      I5 => p_32_out(13),
      O => \m_axis_tdata[45]_INST_0_i_1_n_0\
    );
\m_axis_tdata[46]_INST_0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00E2"
    )
        port map (
      I0 => \m_axis_tdata[46]_INST_0_i_1_n_0\,
      I1 => ctrl_reg_synch(6),
      I2 => \gen_static_router.gen_synch.ctrl_reg_synch_reg[5]_13\,
      I3 => ctrl_reg_synch(7),
      O => m_axis_tdata(46)
    );
\m_axis_tdata[46]_INST_0_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_17_out(14),
      I1 => p_22_out(14),
      I2 => ctrl_reg_synch(5),
      I3 => p_27_out(14),
      I4 => ctrl_reg_synch(4),
      I5 => p_32_out(14),
      O => \m_axis_tdata[46]_INST_0_i_1_n_0\
    );
\m_axis_tdata[47]_INST_0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00E2"
    )
        port map (
      I0 => \m_axis_tdata[47]_INST_0_i_1_n_0\,
      I1 => ctrl_reg_synch(6),
      I2 => \gen_static_router.gen_synch.ctrl_reg_synch_reg[5]_14\,
      I3 => ctrl_reg_synch(7),
      O => m_axis_tdata(47)
    );
\m_axis_tdata[47]_INST_0_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_17_out(15),
      I1 => p_22_out(15),
      I2 => ctrl_reg_synch(5),
      I3 => p_27_out(15),
      I4 => ctrl_reg_synch(4),
      I5 => p_32_out(15),
      O => \m_axis_tdata[47]_INST_0_i_1_n_0\
    );
\m_axis_tdata[48]_INST_0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00E2"
    )
        port map (
      I0 => \m_axis_tdata[48]_INST_0_i_1_n_0\,
      I1 => ctrl_reg_synch(6),
      I2 => \gen_static_router.gen_synch.ctrl_reg_synch_reg[5]_15\,
      I3 => ctrl_reg_synch(7),
      O => m_axis_tdata(48)
    );
\m_axis_tdata[48]_INST_0_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_17_out(16),
      I1 => p_22_out(16),
      I2 => ctrl_reg_synch(5),
      I3 => p_27_out(16),
      I4 => ctrl_reg_synch(4),
      I5 => p_32_out(16),
      O => \m_axis_tdata[48]_INST_0_i_1_n_0\
    );
\m_axis_tdata[49]_INST_0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00E2"
    )
        port map (
      I0 => \m_axis_tdata[49]_INST_0_i_1_n_0\,
      I1 => ctrl_reg_synch(6),
      I2 => \gen_static_router.gen_synch.ctrl_reg_synch_reg[5]_16\,
      I3 => ctrl_reg_synch(7),
      O => m_axis_tdata(49)
    );
\m_axis_tdata[49]_INST_0_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_17_out(17),
      I1 => p_22_out(17),
      I2 => ctrl_reg_synch(5),
      I3 => p_27_out(17),
      I4 => ctrl_reg_synch(4),
      I5 => p_32_out(17),
      O => \m_axis_tdata[49]_INST_0_i_1_n_0\
    );
\m_axis_tdata[4]_INST_0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00E2"
    )
        port map (
      I0 => \m_axis_tdata[4]_INST_0_i_1_n_0\,
      I1 => ctrl_reg_synch(2),
      I2 => \gen_static_router.gen_synch.ctrl_reg_synch_reg[1]_3\,
      I3 => ctrl_reg_synch(3),
      O => m_axis_tdata(4)
    );
\m_axis_tdata[4]_INST_0_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_17_out(4),
      I1 => p_22_out(4),
      I2 => ctrl_reg_synch(1),
      I3 => p_27_out(4),
      I4 => ctrl_reg_synch(0),
      I5 => p_32_out(4),
      O => \m_axis_tdata[4]_INST_0_i_1_n_0\
    );
\m_axis_tdata[50]_INST_0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00E2"
    )
        port map (
      I0 => \m_axis_tdata[50]_INST_0_i_1_n_0\,
      I1 => ctrl_reg_synch(6),
      I2 => \gen_static_router.gen_synch.ctrl_reg_synch_reg[5]_17\,
      I3 => ctrl_reg_synch(7),
      O => m_axis_tdata(50)
    );
\m_axis_tdata[50]_INST_0_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_17_out(18),
      I1 => p_22_out(18),
      I2 => ctrl_reg_synch(5),
      I3 => p_27_out(18),
      I4 => ctrl_reg_synch(4),
      I5 => p_32_out(18),
      O => \m_axis_tdata[50]_INST_0_i_1_n_0\
    );
\m_axis_tdata[51]_INST_0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00E2"
    )
        port map (
      I0 => \m_axis_tdata[51]_INST_0_i_1_n_0\,
      I1 => ctrl_reg_synch(6),
      I2 => \gen_static_router.gen_synch.ctrl_reg_synch_reg[5]_18\,
      I3 => ctrl_reg_synch(7),
      O => m_axis_tdata(51)
    );
\m_axis_tdata[51]_INST_0_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_17_out(19),
      I1 => p_22_out(19),
      I2 => ctrl_reg_synch(5),
      I3 => p_27_out(19),
      I4 => ctrl_reg_synch(4),
      I5 => p_32_out(19),
      O => \m_axis_tdata[51]_INST_0_i_1_n_0\
    );
\m_axis_tdata[52]_INST_0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00E2"
    )
        port map (
      I0 => \m_axis_tdata[52]_INST_0_i_1_n_0\,
      I1 => ctrl_reg_synch(6),
      I2 => \gen_static_router.gen_synch.ctrl_reg_synch_reg[5]_19\,
      I3 => ctrl_reg_synch(7),
      O => m_axis_tdata(52)
    );
\m_axis_tdata[52]_INST_0_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_17_out(20),
      I1 => p_22_out(20),
      I2 => ctrl_reg_synch(5),
      I3 => p_27_out(20),
      I4 => ctrl_reg_synch(4),
      I5 => p_32_out(20),
      O => \m_axis_tdata[52]_INST_0_i_1_n_0\
    );
\m_axis_tdata[53]_INST_0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00E2"
    )
        port map (
      I0 => \m_axis_tdata[53]_INST_0_i_1_n_0\,
      I1 => ctrl_reg_synch(6),
      I2 => \gen_static_router.gen_synch.ctrl_reg_synch_reg[5]_20\,
      I3 => ctrl_reg_synch(7),
      O => m_axis_tdata(53)
    );
\m_axis_tdata[53]_INST_0_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_17_out(21),
      I1 => p_22_out(21),
      I2 => ctrl_reg_synch(5),
      I3 => p_27_out(21),
      I4 => ctrl_reg_synch(4),
      I5 => p_32_out(21),
      O => \m_axis_tdata[53]_INST_0_i_1_n_0\
    );
\m_axis_tdata[54]_INST_0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00E2"
    )
        port map (
      I0 => \m_axis_tdata[54]_INST_0_i_1_n_0\,
      I1 => ctrl_reg_synch(6),
      I2 => \gen_static_router.gen_synch.ctrl_reg_synch_reg[5]_21\,
      I3 => ctrl_reg_synch(7),
      O => m_axis_tdata(54)
    );
\m_axis_tdata[54]_INST_0_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_17_out(22),
      I1 => p_22_out(22),
      I2 => ctrl_reg_synch(5),
      I3 => p_27_out(22),
      I4 => ctrl_reg_synch(4),
      I5 => p_32_out(22),
      O => \m_axis_tdata[54]_INST_0_i_1_n_0\
    );
\m_axis_tdata[55]_INST_0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00E2"
    )
        port map (
      I0 => \m_axis_tdata[55]_INST_0_i_1_n_0\,
      I1 => ctrl_reg_synch(6),
      I2 => \gen_static_router.gen_synch.ctrl_reg_synch_reg[5]_22\,
      I3 => ctrl_reg_synch(7),
      O => m_axis_tdata(55)
    );
\m_axis_tdata[55]_INST_0_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_17_out(23),
      I1 => p_22_out(23),
      I2 => ctrl_reg_synch(5),
      I3 => p_27_out(23),
      I4 => ctrl_reg_synch(4),
      I5 => p_32_out(23),
      O => \m_axis_tdata[55]_INST_0_i_1_n_0\
    );
\m_axis_tdata[56]_INST_0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00E2"
    )
        port map (
      I0 => \m_axis_tdata[56]_INST_0_i_1_n_0\,
      I1 => ctrl_reg_synch(6),
      I2 => \gen_static_router.gen_synch.ctrl_reg_synch_reg[5]_23\,
      I3 => ctrl_reg_synch(7),
      O => m_axis_tdata(56)
    );
\m_axis_tdata[56]_INST_0_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_17_out(24),
      I1 => p_22_out(24),
      I2 => ctrl_reg_synch(5),
      I3 => p_27_out(24),
      I4 => ctrl_reg_synch(4),
      I5 => p_32_out(24),
      O => \m_axis_tdata[56]_INST_0_i_1_n_0\
    );
\m_axis_tdata[57]_INST_0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00E2"
    )
        port map (
      I0 => \m_axis_tdata[57]_INST_0_i_1_n_0\,
      I1 => ctrl_reg_synch(6),
      I2 => \gen_static_router.gen_synch.ctrl_reg_synch_reg[5]_24\,
      I3 => ctrl_reg_synch(7),
      O => m_axis_tdata(57)
    );
\m_axis_tdata[57]_INST_0_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_17_out(25),
      I1 => p_22_out(25),
      I2 => ctrl_reg_synch(5),
      I3 => p_27_out(25),
      I4 => ctrl_reg_synch(4),
      I5 => p_32_out(25),
      O => \m_axis_tdata[57]_INST_0_i_1_n_0\
    );
\m_axis_tdata[58]_INST_0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00E2"
    )
        port map (
      I0 => \m_axis_tdata[58]_INST_0_i_1_n_0\,
      I1 => ctrl_reg_synch(6),
      I2 => \gen_static_router.gen_synch.ctrl_reg_synch_reg[5]_25\,
      I3 => ctrl_reg_synch(7),
      O => m_axis_tdata(58)
    );
\m_axis_tdata[58]_INST_0_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_17_out(26),
      I1 => p_22_out(26),
      I2 => ctrl_reg_synch(5),
      I3 => p_27_out(26),
      I4 => ctrl_reg_synch(4),
      I5 => p_32_out(26),
      O => \m_axis_tdata[58]_INST_0_i_1_n_0\
    );
\m_axis_tdata[59]_INST_0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00E2"
    )
        port map (
      I0 => \m_axis_tdata[59]_INST_0_i_1_n_0\,
      I1 => ctrl_reg_synch(6),
      I2 => \gen_static_router.gen_synch.ctrl_reg_synch_reg[5]_26\,
      I3 => ctrl_reg_synch(7),
      O => m_axis_tdata(59)
    );
\m_axis_tdata[59]_INST_0_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_17_out(27),
      I1 => p_22_out(27),
      I2 => ctrl_reg_synch(5),
      I3 => p_27_out(27),
      I4 => ctrl_reg_synch(4),
      I5 => p_32_out(27),
      O => \m_axis_tdata[59]_INST_0_i_1_n_0\
    );
\m_axis_tdata[5]_INST_0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00E2"
    )
        port map (
      I0 => \m_axis_tdata[5]_INST_0_i_1_n_0\,
      I1 => ctrl_reg_synch(2),
      I2 => \gen_static_router.gen_synch.ctrl_reg_synch_reg[1]_4\,
      I3 => ctrl_reg_synch(3),
      O => m_axis_tdata(5)
    );
\m_axis_tdata[5]_INST_0_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_17_out(5),
      I1 => p_22_out(5),
      I2 => ctrl_reg_synch(1),
      I3 => p_27_out(5),
      I4 => ctrl_reg_synch(0),
      I5 => p_32_out(5),
      O => \m_axis_tdata[5]_INST_0_i_1_n_0\
    );
\m_axis_tdata[60]_INST_0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00E2"
    )
        port map (
      I0 => \m_axis_tdata[60]_INST_0_i_1_n_0\,
      I1 => ctrl_reg_synch(6),
      I2 => \gen_static_router.gen_synch.ctrl_reg_synch_reg[5]_27\,
      I3 => ctrl_reg_synch(7),
      O => m_axis_tdata(60)
    );
\m_axis_tdata[60]_INST_0_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_17_out(28),
      I1 => p_22_out(28),
      I2 => ctrl_reg_synch(5),
      I3 => p_27_out(28),
      I4 => ctrl_reg_synch(4),
      I5 => p_32_out(28),
      O => \m_axis_tdata[60]_INST_0_i_1_n_0\
    );
\m_axis_tdata[61]_INST_0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00E2"
    )
        port map (
      I0 => \m_axis_tdata[61]_INST_0_i_1_n_0\,
      I1 => ctrl_reg_synch(6),
      I2 => \gen_static_router.gen_synch.ctrl_reg_synch_reg[5]_28\,
      I3 => ctrl_reg_synch(7),
      O => m_axis_tdata(61)
    );
\m_axis_tdata[61]_INST_0_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_17_out(29),
      I1 => p_22_out(29),
      I2 => ctrl_reg_synch(5),
      I3 => p_27_out(29),
      I4 => ctrl_reg_synch(4),
      I5 => p_32_out(29),
      O => \m_axis_tdata[61]_INST_0_i_1_n_0\
    );
\m_axis_tdata[62]_INST_0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00E2"
    )
        port map (
      I0 => \m_axis_tdata[62]_INST_0_i_1_n_0\,
      I1 => ctrl_reg_synch(6),
      I2 => \gen_static_router.gen_synch.ctrl_reg_synch_reg[5]_29\,
      I3 => ctrl_reg_synch(7),
      O => m_axis_tdata(62)
    );
\m_axis_tdata[62]_INST_0_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_17_out(30),
      I1 => p_22_out(30),
      I2 => ctrl_reg_synch(5),
      I3 => p_27_out(30),
      I4 => ctrl_reg_synch(4),
      I5 => p_32_out(30),
      O => \m_axis_tdata[62]_INST_0_i_1_n_0\
    );
\m_axis_tdata[63]_INST_0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00E2"
    )
        port map (
      I0 => \m_axis_tdata[63]_INST_0_i_1_n_0\,
      I1 => ctrl_reg_synch(6),
      I2 => \gen_static_router.gen_synch.ctrl_reg_synch_reg[5]_30\,
      I3 => ctrl_reg_synch(7),
      O => m_axis_tdata(63)
    );
\m_axis_tdata[63]_INST_0_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_17_out(31),
      I1 => p_22_out(31),
      I2 => ctrl_reg_synch(5),
      I3 => p_27_out(31),
      I4 => ctrl_reg_synch(4),
      I5 => p_32_out(31),
      O => \m_axis_tdata[63]_INST_0_i_1_n_0\
    );
\m_axis_tdata[64]_INST_0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00E2"
    )
        port map (
      I0 => \m_axis_tdata[64]_INST_0_i_1_n_0\,
      I1 => ctrl_reg_synch(10),
      I2 => \gen_static_router.gen_synch.ctrl_reg_synch_reg[9]\,
      I3 => ctrl_reg_synch(11),
      O => m_axis_tdata(64)
    );
\m_axis_tdata[64]_INST_0_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_17_out(0),
      I1 => p_22_out(0),
      I2 => ctrl_reg_synch(9),
      I3 => p_27_out(0),
      I4 => ctrl_reg_synch(8),
      I5 => p_32_out(0),
      O => \m_axis_tdata[64]_INST_0_i_1_n_0\
    );
\m_axis_tdata[65]_INST_0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00E2"
    )
        port map (
      I0 => \m_axis_tdata[65]_INST_0_i_1_n_0\,
      I1 => ctrl_reg_synch(10),
      I2 => \gen_static_router.gen_synch.ctrl_reg_synch_reg[9]_0\,
      I3 => ctrl_reg_synch(11),
      O => m_axis_tdata(65)
    );
\m_axis_tdata[65]_INST_0_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_17_out(1),
      I1 => p_22_out(1),
      I2 => ctrl_reg_synch(9),
      I3 => p_27_out(1),
      I4 => ctrl_reg_synch(8),
      I5 => p_32_out(1),
      O => \m_axis_tdata[65]_INST_0_i_1_n_0\
    );
\m_axis_tdata[66]_INST_0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00E2"
    )
        port map (
      I0 => \m_axis_tdata[66]_INST_0_i_1_n_0\,
      I1 => ctrl_reg_synch(10),
      I2 => \gen_static_router.gen_synch.ctrl_reg_synch_reg[9]_1\,
      I3 => ctrl_reg_synch(11),
      O => m_axis_tdata(66)
    );
\m_axis_tdata[66]_INST_0_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_17_out(2),
      I1 => p_22_out(2),
      I2 => ctrl_reg_synch(9),
      I3 => p_27_out(2),
      I4 => ctrl_reg_synch(8),
      I5 => p_32_out(2),
      O => \m_axis_tdata[66]_INST_0_i_1_n_0\
    );
\m_axis_tdata[67]_INST_0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00E2"
    )
        port map (
      I0 => \m_axis_tdata[67]_INST_0_i_1_n_0\,
      I1 => ctrl_reg_synch(10),
      I2 => \gen_static_router.gen_synch.ctrl_reg_synch_reg[9]_2\,
      I3 => ctrl_reg_synch(11),
      O => m_axis_tdata(67)
    );
\m_axis_tdata[67]_INST_0_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_17_out(3),
      I1 => p_22_out(3),
      I2 => ctrl_reg_synch(9),
      I3 => p_27_out(3),
      I4 => ctrl_reg_synch(8),
      I5 => p_32_out(3),
      O => \m_axis_tdata[67]_INST_0_i_1_n_0\
    );
\m_axis_tdata[68]_INST_0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00E2"
    )
        port map (
      I0 => \m_axis_tdata[68]_INST_0_i_1_n_0\,
      I1 => ctrl_reg_synch(10),
      I2 => \gen_static_router.gen_synch.ctrl_reg_synch_reg[9]_3\,
      I3 => ctrl_reg_synch(11),
      O => m_axis_tdata(68)
    );
\m_axis_tdata[68]_INST_0_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_17_out(4),
      I1 => p_22_out(4),
      I2 => ctrl_reg_synch(9),
      I3 => p_27_out(4),
      I4 => ctrl_reg_synch(8),
      I5 => p_32_out(4),
      O => \m_axis_tdata[68]_INST_0_i_1_n_0\
    );
\m_axis_tdata[69]_INST_0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00E2"
    )
        port map (
      I0 => \m_axis_tdata[69]_INST_0_i_1_n_0\,
      I1 => ctrl_reg_synch(10),
      I2 => \gen_static_router.gen_synch.ctrl_reg_synch_reg[9]_4\,
      I3 => ctrl_reg_synch(11),
      O => m_axis_tdata(69)
    );
\m_axis_tdata[69]_INST_0_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_17_out(5),
      I1 => p_22_out(5),
      I2 => ctrl_reg_synch(9),
      I3 => p_27_out(5),
      I4 => ctrl_reg_synch(8),
      I5 => p_32_out(5),
      O => \m_axis_tdata[69]_INST_0_i_1_n_0\
    );
\m_axis_tdata[6]_INST_0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00E2"
    )
        port map (
      I0 => \m_axis_tdata[6]_INST_0_i_1_n_0\,
      I1 => ctrl_reg_synch(2),
      I2 => \gen_static_router.gen_synch.ctrl_reg_synch_reg[1]_5\,
      I3 => ctrl_reg_synch(3),
      O => m_axis_tdata(6)
    );
\m_axis_tdata[6]_INST_0_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_17_out(6),
      I1 => p_22_out(6),
      I2 => ctrl_reg_synch(1),
      I3 => p_27_out(6),
      I4 => ctrl_reg_synch(0),
      I5 => p_32_out(6),
      O => \m_axis_tdata[6]_INST_0_i_1_n_0\
    );
\m_axis_tdata[70]_INST_0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00E2"
    )
        port map (
      I0 => \m_axis_tdata[70]_INST_0_i_1_n_0\,
      I1 => ctrl_reg_synch(10),
      I2 => \gen_static_router.gen_synch.ctrl_reg_synch_reg[9]_5\,
      I3 => ctrl_reg_synch(11),
      O => m_axis_tdata(70)
    );
\m_axis_tdata[70]_INST_0_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_17_out(6),
      I1 => p_22_out(6),
      I2 => ctrl_reg_synch(9),
      I3 => p_27_out(6),
      I4 => ctrl_reg_synch(8),
      I5 => p_32_out(6),
      O => \m_axis_tdata[70]_INST_0_i_1_n_0\
    );
\m_axis_tdata[71]_INST_0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00E2"
    )
        port map (
      I0 => \m_axis_tdata[71]_INST_0_i_1_n_0\,
      I1 => ctrl_reg_synch(10),
      I2 => \gen_static_router.gen_synch.ctrl_reg_synch_reg[9]_6\,
      I3 => ctrl_reg_synch(11),
      O => m_axis_tdata(71)
    );
\m_axis_tdata[71]_INST_0_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_17_out(7),
      I1 => p_22_out(7),
      I2 => ctrl_reg_synch(9),
      I3 => p_27_out(7),
      I4 => ctrl_reg_synch(8),
      I5 => p_32_out(7),
      O => \m_axis_tdata[71]_INST_0_i_1_n_0\
    );
\m_axis_tdata[72]_INST_0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00E2"
    )
        port map (
      I0 => \m_axis_tdata[72]_INST_0_i_1_n_0\,
      I1 => ctrl_reg_synch(10),
      I2 => \gen_static_router.gen_synch.ctrl_reg_synch_reg[9]_7\,
      I3 => ctrl_reg_synch(11),
      O => m_axis_tdata(72)
    );
\m_axis_tdata[72]_INST_0_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_17_out(8),
      I1 => p_22_out(8),
      I2 => ctrl_reg_synch(9),
      I3 => p_27_out(8),
      I4 => ctrl_reg_synch(8),
      I5 => p_32_out(8),
      O => \m_axis_tdata[72]_INST_0_i_1_n_0\
    );
\m_axis_tdata[73]_INST_0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00E2"
    )
        port map (
      I0 => \m_axis_tdata[73]_INST_0_i_1_n_0\,
      I1 => ctrl_reg_synch(10),
      I2 => \gen_static_router.gen_synch.ctrl_reg_synch_reg[9]_8\,
      I3 => ctrl_reg_synch(11),
      O => m_axis_tdata(73)
    );
\m_axis_tdata[73]_INST_0_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_17_out(9),
      I1 => p_22_out(9),
      I2 => ctrl_reg_synch(9),
      I3 => p_27_out(9),
      I4 => ctrl_reg_synch(8),
      I5 => p_32_out(9),
      O => \m_axis_tdata[73]_INST_0_i_1_n_0\
    );
\m_axis_tdata[74]_INST_0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00E2"
    )
        port map (
      I0 => \m_axis_tdata[74]_INST_0_i_1_n_0\,
      I1 => ctrl_reg_synch(10),
      I2 => \gen_static_router.gen_synch.ctrl_reg_synch_reg[9]_9\,
      I3 => ctrl_reg_synch(11),
      O => m_axis_tdata(74)
    );
\m_axis_tdata[74]_INST_0_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_17_out(10),
      I1 => p_22_out(10),
      I2 => ctrl_reg_synch(9),
      I3 => p_27_out(10),
      I4 => ctrl_reg_synch(8),
      I5 => p_32_out(10),
      O => \m_axis_tdata[74]_INST_0_i_1_n_0\
    );
\m_axis_tdata[75]_INST_0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00E2"
    )
        port map (
      I0 => \m_axis_tdata[75]_INST_0_i_1_n_0\,
      I1 => ctrl_reg_synch(10),
      I2 => \gen_static_router.gen_synch.ctrl_reg_synch_reg[9]_10\,
      I3 => ctrl_reg_synch(11),
      O => m_axis_tdata(75)
    );
\m_axis_tdata[75]_INST_0_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_17_out(11),
      I1 => p_22_out(11),
      I2 => ctrl_reg_synch(9),
      I3 => p_27_out(11),
      I4 => ctrl_reg_synch(8),
      I5 => p_32_out(11),
      O => \m_axis_tdata[75]_INST_0_i_1_n_0\
    );
\m_axis_tdata[76]_INST_0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00E2"
    )
        port map (
      I0 => \m_axis_tdata[76]_INST_0_i_1_n_0\,
      I1 => ctrl_reg_synch(10),
      I2 => \gen_static_router.gen_synch.ctrl_reg_synch_reg[9]_11\,
      I3 => ctrl_reg_synch(11),
      O => m_axis_tdata(76)
    );
\m_axis_tdata[76]_INST_0_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_17_out(12),
      I1 => p_22_out(12),
      I2 => ctrl_reg_synch(9),
      I3 => p_27_out(12),
      I4 => ctrl_reg_synch(8),
      I5 => p_32_out(12),
      O => \m_axis_tdata[76]_INST_0_i_1_n_0\
    );
\m_axis_tdata[77]_INST_0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00E2"
    )
        port map (
      I0 => \m_axis_tdata[77]_INST_0_i_1_n_0\,
      I1 => ctrl_reg_synch(10),
      I2 => \gen_static_router.gen_synch.ctrl_reg_synch_reg[9]_12\,
      I3 => ctrl_reg_synch(11),
      O => m_axis_tdata(77)
    );
\m_axis_tdata[77]_INST_0_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_17_out(13),
      I1 => p_22_out(13),
      I2 => ctrl_reg_synch(9),
      I3 => p_27_out(13),
      I4 => ctrl_reg_synch(8),
      I5 => p_32_out(13),
      O => \m_axis_tdata[77]_INST_0_i_1_n_0\
    );
\m_axis_tdata[78]_INST_0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00E2"
    )
        port map (
      I0 => \m_axis_tdata[78]_INST_0_i_1_n_0\,
      I1 => ctrl_reg_synch(10),
      I2 => \gen_static_router.gen_synch.ctrl_reg_synch_reg[9]_13\,
      I3 => ctrl_reg_synch(11),
      O => m_axis_tdata(78)
    );
\m_axis_tdata[78]_INST_0_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_17_out(14),
      I1 => p_22_out(14),
      I2 => ctrl_reg_synch(9),
      I3 => p_27_out(14),
      I4 => ctrl_reg_synch(8),
      I5 => p_32_out(14),
      O => \m_axis_tdata[78]_INST_0_i_1_n_0\
    );
\m_axis_tdata[79]_INST_0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00E2"
    )
        port map (
      I0 => \m_axis_tdata[79]_INST_0_i_1_n_0\,
      I1 => ctrl_reg_synch(10),
      I2 => \gen_static_router.gen_synch.ctrl_reg_synch_reg[9]_14\,
      I3 => ctrl_reg_synch(11),
      O => m_axis_tdata(79)
    );
\m_axis_tdata[79]_INST_0_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_17_out(15),
      I1 => p_22_out(15),
      I2 => ctrl_reg_synch(9),
      I3 => p_27_out(15),
      I4 => ctrl_reg_synch(8),
      I5 => p_32_out(15),
      O => \m_axis_tdata[79]_INST_0_i_1_n_0\
    );
\m_axis_tdata[7]_INST_0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00E2"
    )
        port map (
      I0 => \m_axis_tdata[7]_INST_0_i_1_n_0\,
      I1 => ctrl_reg_synch(2),
      I2 => \gen_static_router.gen_synch.ctrl_reg_synch_reg[1]_6\,
      I3 => ctrl_reg_synch(3),
      O => m_axis_tdata(7)
    );
\m_axis_tdata[7]_INST_0_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_17_out(7),
      I1 => p_22_out(7),
      I2 => ctrl_reg_synch(1),
      I3 => p_27_out(7),
      I4 => ctrl_reg_synch(0),
      I5 => p_32_out(7),
      O => \m_axis_tdata[7]_INST_0_i_1_n_0\
    );
\m_axis_tdata[80]_INST_0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00E2"
    )
        port map (
      I0 => \m_axis_tdata[80]_INST_0_i_1_n_0\,
      I1 => ctrl_reg_synch(10),
      I2 => \gen_static_router.gen_synch.ctrl_reg_synch_reg[9]_15\,
      I3 => ctrl_reg_synch(11),
      O => m_axis_tdata(80)
    );
\m_axis_tdata[80]_INST_0_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_17_out(16),
      I1 => p_22_out(16),
      I2 => ctrl_reg_synch(9),
      I3 => p_27_out(16),
      I4 => ctrl_reg_synch(8),
      I5 => p_32_out(16),
      O => \m_axis_tdata[80]_INST_0_i_1_n_0\
    );
\m_axis_tdata[81]_INST_0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00E2"
    )
        port map (
      I0 => \m_axis_tdata[81]_INST_0_i_1_n_0\,
      I1 => ctrl_reg_synch(10),
      I2 => \gen_static_router.gen_synch.ctrl_reg_synch_reg[9]_16\,
      I3 => ctrl_reg_synch(11),
      O => m_axis_tdata(81)
    );
\m_axis_tdata[81]_INST_0_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_17_out(17),
      I1 => p_22_out(17),
      I2 => ctrl_reg_synch(9),
      I3 => p_27_out(17),
      I4 => ctrl_reg_synch(8),
      I5 => p_32_out(17),
      O => \m_axis_tdata[81]_INST_0_i_1_n_0\
    );
\m_axis_tdata[82]_INST_0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00E2"
    )
        port map (
      I0 => \m_axis_tdata[82]_INST_0_i_1_n_0\,
      I1 => ctrl_reg_synch(10),
      I2 => \gen_static_router.gen_synch.ctrl_reg_synch_reg[9]_17\,
      I3 => ctrl_reg_synch(11),
      O => m_axis_tdata(82)
    );
\m_axis_tdata[82]_INST_0_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_17_out(18),
      I1 => p_22_out(18),
      I2 => ctrl_reg_synch(9),
      I3 => p_27_out(18),
      I4 => ctrl_reg_synch(8),
      I5 => p_32_out(18),
      O => \m_axis_tdata[82]_INST_0_i_1_n_0\
    );
\m_axis_tdata[83]_INST_0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00E2"
    )
        port map (
      I0 => \m_axis_tdata[83]_INST_0_i_1_n_0\,
      I1 => ctrl_reg_synch(10),
      I2 => \gen_static_router.gen_synch.ctrl_reg_synch_reg[9]_18\,
      I3 => ctrl_reg_synch(11),
      O => m_axis_tdata(83)
    );
\m_axis_tdata[83]_INST_0_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_17_out(19),
      I1 => p_22_out(19),
      I2 => ctrl_reg_synch(9),
      I3 => p_27_out(19),
      I4 => ctrl_reg_synch(8),
      I5 => p_32_out(19),
      O => \m_axis_tdata[83]_INST_0_i_1_n_0\
    );
\m_axis_tdata[84]_INST_0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00E2"
    )
        port map (
      I0 => \m_axis_tdata[84]_INST_0_i_1_n_0\,
      I1 => ctrl_reg_synch(10),
      I2 => \gen_static_router.gen_synch.ctrl_reg_synch_reg[9]_19\,
      I3 => ctrl_reg_synch(11),
      O => m_axis_tdata(84)
    );
\m_axis_tdata[84]_INST_0_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_17_out(20),
      I1 => p_22_out(20),
      I2 => ctrl_reg_synch(9),
      I3 => p_27_out(20),
      I4 => ctrl_reg_synch(8),
      I5 => p_32_out(20),
      O => \m_axis_tdata[84]_INST_0_i_1_n_0\
    );
\m_axis_tdata[85]_INST_0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00E2"
    )
        port map (
      I0 => \m_axis_tdata[85]_INST_0_i_1_n_0\,
      I1 => ctrl_reg_synch(10),
      I2 => \gen_static_router.gen_synch.ctrl_reg_synch_reg[9]_20\,
      I3 => ctrl_reg_synch(11),
      O => m_axis_tdata(85)
    );
\m_axis_tdata[85]_INST_0_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_17_out(21),
      I1 => p_22_out(21),
      I2 => ctrl_reg_synch(9),
      I3 => p_27_out(21),
      I4 => ctrl_reg_synch(8),
      I5 => p_32_out(21),
      O => \m_axis_tdata[85]_INST_0_i_1_n_0\
    );
\m_axis_tdata[86]_INST_0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00E2"
    )
        port map (
      I0 => \m_axis_tdata[86]_INST_0_i_1_n_0\,
      I1 => ctrl_reg_synch(10),
      I2 => \gen_static_router.gen_synch.ctrl_reg_synch_reg[9]_21\,
      I3 => ctrl_reg_synch(11),
      O => m_axis_tdata(86)
    );
\m_axis_tdata[86]_INST_0_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_17_out(22),
      I1 => p_22_out(22),
      I2 => ctrl_reg_synch(9),
      I3 => p_27_out(22),
      I4 => ctrl_reg_synch(8),
      I5 => p_32_out(22),
      O => \m_axis_tdata[86]_INST_0_i_1_n_0\
    );
\m_axis_tdata[87]_INST_0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00E2"
    )
        port map (
      I0 => \m_axis_tdata[87]_INST_0_i_1_n_0\,
      I1 => ctrl_reg_synch(10),
      I2 => \gen_static_router.gen_synch.ctrl_reg_synch_reg[9]_22\,
      I3 => ctrl_reg_synch(11),
      O => m_axis_tdata(87)
    );
\m_axis_tdata[87]_INST_0_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_17_out(23),
      I1 => p_22_out(23),
      I2 => ctrl_reg_synch(9),
      I3 => p_27_out(23),
      I4 => ctrl_reg_synch(8),
      I5 => p_32_out(23),
      O => \m_axis_tdata[87]_INST_0_i_1_n_0\
    );
\m_axis_tdata[88]_INST_0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00E2"
    )
        port map (
      I0 => \m_axis_tdata[88]_INST_0_i_1_n_0\,
      I1 => ctrl_reg_synch(10),
      I2 => \gen_static_router.gen_synch.ctrl_reg_synch_reg[9]_23\,
      I3 => ctrl_reg_synch(11),
      O => m_axis_tdata(88)
    );
\m_axis_tdata[88]_INST_0_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_17_out(24),
      I1 => p_22_out(24),
      I2 => ctrl_reg_synch(9),
      I3 => p_27_out(24),
      I4 => ctrl_reg_synch(8),
      I5 => p_32_out(24),
      O => \m_axis_tdata[88]_INST_0_i_1_n_0\
    );
\m_axis_tdata[89]_INST_0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00E2"
    )
        port map (
      I0 => \m_axis_tdata[89]_INST_0_i_1_n_0\,
      I1 => ctrl_reg_synch(10),
      I2 => \gen_static_router.gen_synch.ctrl_reg_synch_reg[9]_24\,
      I3 => ctrl_reg_synch(11),
      O => m_axis_tdata(89)
    );
\m_axis_tdata[89]_INST_0_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_17_out(25),
      I1 => p_22_out(25),
      I2 => ctrl_reg_synch(9),
      I3 => p_27_out(25),
      I4 => ctrl_reg_synch(8),
      I5 => p_32_out(25),
      O => \m_axis_tdata[89]_INST_0_i_1_n_0\
    );
\m_axis_tdata[8]_INST_0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00E2"
    )
        port map (
      I0 => \m_axis_tdata[8]_INST_0_i_1_n_0\,
      I1 => ctrl_reg_synch(2),
      I2 => \gen_static_router.gen_synch.ctrl_reg_synch_reg[1]_7\,
      I3 => ctrl_reg_synch(3),
      O => m_axis_tdata(8)
    );
\m_axis_tdata[8]_INST_0_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_17_out(8),
      I1 => p_22_out(8),
      I2 => ctrl_reg_synch(1),
      I3 => p_27_out(8),
      I4 => ctrl_reg_synch(0),
      I5 => p_32_out(8),
      O => \m_axis_tdata[8]_INST_0_i_1_n_0\
    );
\m_axis_tdata[90]_INST_0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00E2"
    )
        port map (
      I0 => \m_axis_tdata[90]_INST_0_i_1_n_0\,
      I1 => ctrl_reg_synch(10),
      I2 => \gen_static_router.gen_synch.ctrl_reg_synch_reg[9]_25\,
      I3 => ctrl_reg_synch(11),
      O => m_axis_tdata(90)
    );
\m_axis_tdata[90]_INST_0_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_17_out(26),
      I1 => p_22_out(26),
      I2 => ctrl_reg_synch(9),
      I3 => p_27_out(26),
      I4 => ctrl_reg_synch(8),
      I5 => p_32_out(26),
      O => \m_axis_tdata[90]_INST_0_i_1_n_0\
    );
\m_axis_tdata[91]_INST_0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00E2"
    )
        port map (
      I0 => \m_axis_tdata[91]_INST_0_i_1_n_0\,
      I1 => ctrl_reg_synch(10),
      I2 => \gen_static_router.gen_synch.ctrl_reg_synch_reg[9]_26\,
      I3 => ctrl_reg_synch(11),
      O => m_axis_tdata(91)
    );
\m_axis_tdata[91]_INST_0_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_17_out(27),
      I1 => p_22_out(27),
      I2 => ctrl_reg_synch(9),
      I3 => p_27_out(27),
      I4 => ctrl_reg_synch(8),
      I5 => p_32_out(27),
      O => \m_axis_tdata[91]_INST_0_i_1_n_0\
    );
\m_axis_tdata[92]_INST_0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00E2"
    )
        port map (
      I0 => \m_axis_tdata[92]_INST_0_i_1_n_0\,
      I1 => ctrl_reg_synch(10),
      I2 => \gen_static_router.gen_synch.ctrl_reg_synch_reg[9]_27\,
      I3 => ctrl_reg_synch(11),
      O => m_axis_tdata(92)
    );
\m_axis_tdata[92]_INST_0_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_17_out(28),
      I1 => p_22_out(28),
      I2 => ctrl_reg_synch(9),
      I3 => p_27_out(28),
      I4 => ctrl_reg_synch(8),
      I5 => p_32_out(28),
      O => \m_axis_tdata[92]_INST_0_i_1_n_0\
    );
\m_axis_tdata[93]_INST_0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00E2"
    )
        port map (
      I0 => \m_axis_tdata[93]_INST_0_i_1_n_0\,
      I1 => ctrl_reg_synch(10),
      I2 => \gen_static_router.gen_synch.ctrl_reg_synch_reg[9]_28\,
      I3 => ctrl_reg_synch(11),
      O => m_axis_tdata(93)
    );
\m_axis_tdata[93]_INST_0_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_17_out(29),
      I1 => p_22_out(29),
      I2 => ctrl_reg_synch(9),
      I3 => p_27_out(29),
      I4 => ctrl_reg_synch(8),
      I5 => p_32_out(29),
      O => \m_axis_tdata[93]_INST_0_i_1_n_0\
    );
\m_axis_tdata[94]_INST_0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00E2"
    )
        port map (
      I0 => \m_axis_tdata[94]_INST_0_i_1_n_0\,
      I1 => ctrl_reg_synch(10),
      I2 => \gen_static_router.gen_synch.ctrl_reg_synch_reg[9]_29\,
      I3 => ctrl_reg_synch(11),
      O => m_axis_tdata(94)
    );
\m_axis_tdata[94]_INST_0_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_17_out(30),
      I1 => p_22_out(30),
      I2 => ctrl_reg_synch(9),
      I3 => p_27_out(30),
      I4 => ctrl_reg_synch(8),
      I5 => p_32_out(30),
      O => \m_axis_tdata[94]_INST_0_i_1_n_0\
    );
\m_axis_tdata[95]_INST_0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00E2"
    )
        port map (
      I0 => \m_axis_tdata[95]_INST_0_i_1_n_0\,
      I1 => ctrl_reg_synch(10),
      I2 => \gen_static_router.gen_synch.ctrl_reg_synch_reg[9]_30\,
      I3 => ctrl_reg_synch(11),
      O => m_axis_tdata(95)
    );
\m_axis_tdata[95]_INST_0_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_17_out(31),
      I1 => p_22_out(31),
      I2 => ctrl_reg_synch(9),
      I3 => p_27_out(31),
      I4 => ctrl_reg_synch(8),
      I5 => p_32_out(31),
      O => \m_axis_tdata[95]_INST_0_i_1_n_0\
    );
\m_axis_tdata[96]_INST_0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00E2"
    )
        port map (
      I0 => \m_axis_tdata[96]_INST_0_i_1_n_0\,
      I1 => ctrl_reg_synch(14),
      I2 => \gen_static_router.gen_synch.ctrl_reg_synch_reg[13]\,
      I3 => ctrl_reg_synch(15),
      O => m_axis_tdata(96)
    );
\m_axis_tdata[96]_INST_0_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_17_out(0),
      I1 => p_22_out(0),
      I2 => ctrl_reg_synch(13),
      I3 => p_27_out(0),
      I4 => ctrl_reg_synch(12),
      I5 => p_32_out(0),
      O => \m_axis_tdata[96]_INST_0_i_1_n_0\
    );
\m_axis_tdata[97]_INST_0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00E2"
    )
        port map (
      I0 => \m_axis_tdata[97]_INST_0_i_1_n_0\,
      I1 => ctrl_reg_synch(14),
      I2 => \gen_static_router.gen_synch.ctrl_reg_synch_reg[13]_0\,
      I3 => ctrl_reg_synch(15),
      O => m_axis_tdata(97)
    );
\m_axis_tdata[97]_INST_0_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_17_out(1),
      I1 => p_22_out(1),
      I2 => ctrl_reg_synch(13),
      I3 => p_27_out(1),
      I4 => ctrl_reg_synch(12),
      I5 => p_32_out(1),
      O => \m_axis_tdata[97]_INST_0_i_1_n_0\
    );
\m_axis_tdata[98]_INST_0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00E2"
    )
        port map (
      I0 => \m_axis_tdata[98]_INST_0_i_1_n_0\,
      I1 => ctrl_reg_synch(14),
      I2 => \gen_static_router.gen_synch.ctrl_reg_synch_reg[13]_1\,
      I3 => ctrl_reg_synch(15),
      O => m_axis_tdata(98)
    );
\m_axis_tdata[98]_INST_0_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_17_out(2),
      I1 => p_22_out(2),
      I2 => ctrl_reg_synch(13),
      I3 => p_27_out(2),
      I4 => ctrl_reg_synch(12),
      I5 => p_32_out(2),
      O => \m_axis_tdata[98]_INST_0_i_1_n_0\
    );
\m_axis_tdata[99]_INST_0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00E2"
    )
        port map (
      I0 => \m_axis_tdata[99]_INST_0_i_1_n_0\,
      I1 => ctrl_reg_synch(14),
      I2 => \gen_static_router.gen_synch.ctrl_reg_synch_reg[13]_2\,
      I3 => ctrl_reg_synch(15),
      O => m_axis_tdata(99)
    );
\m_axis_tdata[99]_INST_0_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_17_out(3),
      I1 => p_22_out(3),
      I2 => ctrl_reg_synch(13),
      I3 => p_27_out(3),
      I4 => ctrl_reg_synch(12),
      I5 => p_32_out(3),
      O => \m_axis_tdata[99]_INST_0_i_1_n_0\
    );
\m_axis_tdata[9]_INST_0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00E2"
    )
        port map (
      I0 => \m_axis_tdata[9]_INST_0_i_1_n_0\,
      I1 => ctrl_reg_synch(2),
      I2 => \gen_static_router.gen_synch.ctrl_reg_synch_reg[1]_8\,
      I3 => ctrl_reg_synch(3),
      O => m_axis_tdata(9)
    );
\m_axis_tdata[9]_INST_0_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_17_out(9),
      I1 => p_22_out(9),
      I2 => ctrl_reg_synch(1),
      I3 => p_27_out(9),
      I4 => ctrl_reg_synch(0),
      I5 => p_32_out(9),
      O => \m_axis_tdata[9]_INST_0_i_1_n_0\
    );
\m_axis_tkeep[0]_INST_0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00E2"
    )
        port map (
      I0 => \m_axis_tkeep[0]_INST_0_i_1_n_0\,
      I1 => ctrl_reg_synch(2),
      I2 => \gen_static_router.gen_synch.ctrl_reg_synch_reg[1]_31\,
      I3 => ctrl_reg_synch(3),
      O => m_axis_tkeep(0)
    );
\m_axis_tkeep[0]_INST_0_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_17_out(32),
      I1 => p_22_out(32),
      I2 => ctrl_reg_synch(1),
      I3 => p_27_out(32),
      I4 => ctrl_reg_synch(0),
      I5 => p_32_out(32),
      O => \m_axis_tkeep[0]_INST_0_i_1_n_0\
    );
\m_axis_tkeep[10]_INST_0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00E2"
    )
        port map (
      I0 => \m_axis_tkeep[10]_INST_0_i_1_n_0\,
      I1 => ctrl_reg_synch(10),
      I2 => \gen_static_router.gen_synch.ctrl_reg_synch_reg[9]_33\,
      I3 => ctrl_reg_synch(11),
      O => m_axis_tkeep(10)
    );
\m_axis_tkeep[10]_INST_0_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_17_out(34),
      I1 => p_22_out(34),
      I2 => ctrl_reg_synch(9),
      I3 => p_27_out(34),
      I4 => ctrl_reg_synch(8),
      I5 => p_32_out(34),
      O => \m_axis_tkeep[10]_INST_0_i_1_n_0\
    );
\m_axis_tkeep[11]_INST_0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00E2"
    )
        port map (
      I0 => \m_axis_tkeep[11]_INST_0_i_1_n_0\,
      I1 => ctrl_reg_synch(10),
      I2 => \gen_static_router.gen_synch.ctrl_reg_synch_reg[9]_34\,
      I3 => ctrl_reg_synch(11),
      O => m_axis_tkeep(11)
    );
\m_axis_tkeep[11]_INST_0_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_17_out(35),
      I1 => p_22_out(35),
      I2 => ctrl_reg_synch(9),
      I3 => p_27_out(35),
      I4 => ctrl_reg_synch(8),
      I5 => p_32_out(35),
      O => \m_axis_tkeep[11]_INST_0_i_1_n_0\
    );
\m_axis_tkeep[12]_INST_0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00E2"
    )
        port map (
      I0 => \m_axis_tkeep[12]_INST_0_i_1_n_0\,
      I1 => ctrl_reg_synch(14),
      I2 => \gen_static_router.gen_synch.ctrl_reg_synch_reg[13]_31\,
      I3 => ctrl_reg_synch(15),
      O => m_axis_tkeep(12)
    );
\m_axis_tkeep[12]_INST_0_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_17_out(32),
      I1 => p_22_out(32),
      I2 => ctrl_reg_synch(13),
      I3 => p_27_out(32),
      I4 => ctrl_reg_synch(12),
      I5 => p_32_out(32),
      O => \m_axis_tkeep[12]_INST_0_i_1_n_0\
    );
\m_axis_tkeep[13]_INST_0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00E2"
    )
        port map (
      I0 => \m_axis_tkeep[13]_INST_0_i_1_n_0\,
      I1 => ctrl_reg_synch(14),
      I2 => \gen_static_router.gen_synch.ctrl_reg_synch_reg[13]_32\,
      I3 => ctrl_reg_synch(15),
      O => m_axis_tkeep(13)
    );
\m_axis_tkeep[13]_INST_0_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_17_out(33),
      I1 => p_22_out(33),
      I2 => ctrl_reg_synch(13),
      I3 => p_27_out(33),
      I4 => ctrl_reg_synch(12),
      I5 => p_32_out(33),
      O => \m_axis_tkeep[13]_INST_0_i_1_n_0\
    );
\m_axis_tkeep[14]_INST_0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00E2"
    )
        port map (
      I0 => \m_axis_tkeep[14]_INST_0_i_1_n_0\,
      I1 => ctrl_reg_synch(14),
      I2 => \gen_static_router.gen_synch.ctrl_reg_synch_reg[13]_33\,
      I3 => ctrl_reg_synch(15),
      O => m_axis_tkeep(14)
    );
\m_axis_tkeep[14]_INST_0_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_17_out(34),
      I1 => p_22_out(34),
      I2 => ctrl_reg_synch(13),
      I3 => p_27_out(34),
      I4 => ctrl_reg_synch(12),
      I5 => p_32_out(34),
      O => \m_axis_tkeep[14]_INST_0_i_1_n_0\
    );
\m_axis_tkeep[15]_INST_0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00E2"
    )
        port map (
      I0 => \m_axis_tkeep[15]_INST_0_i_1_n_0\,
      I1 => ctrl_reg_synch(14),
      I2 => \gen_static_router.gen_synch.ctrl_reg_synch_reg[13]_34\,
      I3 => ctrl_reg_synch(15),
      O => m_axis_tkeep(15)
    );
\m_axis_tkeep[15]_INST_0_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_17_out(35),
      I1 => p_22_out(35),
      I2 => ctrl_reg_synch(13),
      I3 => p_27_out(35),
      I4 => ctrl_reg_synch(12),
      I5 => p_32_out(35),
      O => \m_axis_tkeep[15]_INST_0_i_1_n_0\
    );
\m_axis_tkeep[16]_INST_0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00E2"
    )
        port map (
      I0 => \m_axis_tkeep[16]_INST_0_i_1_n_0\,
      I1 => ctrl_reg_synch(18),
      I2 => \gen_static_router.gen_synch.ctrl_reg_synch_reg[17]_31\,
      I3 => ctrl_reg_synch(19),
      O => m_axis_tkeep(16)
    );
\m_axis_tkeep[16]_INST_0_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_17_out(32),
      I1 => p_22_out(32),
      I2 => ctrl_reg_synch(17),
      I3 => p_27_out(32),
      I4 => ctrl_reg_synch(16),
      I5 => p_32_out(32),
      O => \m_axis_tkeep[16]_INST_0_i_1_n_0\
    );
\m_axis_tkeep[17]_INST_0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00E2"
    )
        port map (
      I0 => \m_axis_tkeep[17]_INST_0_i_1_n_0\,
      I1 => ctrl_reg_synch(18),
      I2 => \gen_static_router.gen_synch.ctrl_reg_synch_reg[17]_32\,
      I3 => ctrl_reg_synch(19),
      O => m_axis_tkeep(17)
    );
\m_axis_tkeep[17]_INST_0_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_17_out(33),
      I1 => p_22_out(33),
      I2 => ctrl_reg_synch(17),
      I3 => p_27_out(33),
      I4 => ctrl_reg_synch(16),
      I5 => p_32_out(33),
      O => \m_axis_tkeep[17]_INST_0_i_1_n_0\
    );
\m_axis_tkeep[18]_INST_0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00E2"
    )
        port map (
      I0 => \m_axis_tkeep[18]_INST_0_i_1_n_0\,
      I1 => ctrl_reg_synch(18),
      I2 => \gen_static_router.gen_synch.ctrl_reg_synch_reg[17]_33\,
      I3 => ctrl_reg_synch(19),
      O => m_axis_tkeep(18)
    );
\m_axis_tkeep[18]_INST_0_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_17_out(34),
      I1 => p_22_out(34),
      I2 => ctrl_reg_synch(17),
      I3 => p_27_out(34),
      I4 => ctrl_reg_synch(16),
      I5 => p_32_out(34),
      O => \m_axis_tkeep[18]_INST_0_i_1_n_0\
    );
\m_axis_tkeep[19]_INST_0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00E2"
    )
        port map (
      I0 => \m_axis_tkeep[19]_INST_0_i_1_n_0\,
      I1 => ctrl_reg_synch(18),
      I2 => \gen_static_router.gen_synch.ctrl_reg_synch_reg[17]_34\,
      I3 => ctrl_reg_synch(19),
      O => m_axis_tkeep(19)
    );
\m_axis_tkeep[19]_INST_0_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_17_out(35),
      I1 => p_22_out(35),
      I2 => ctrl_reg_synch(17),
      I3 => p_27_out(35),
      I4 => ctrl_reg_synch(16),
      I5 => p_32_out(35),
      O => \m_axis_tkeep[19]_INST_0_i_1_n_0\
    );
\m_axis_tkeep[1]_INST_0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00E2"
    )
        port map (
      I0 => \m_axis_tkeep[1]_INST_0_i_1_n_0\,
      I1 => ctrl_reg_synch(2),
      I2 => \gen_static_router.gen_synch.ctrl_reg_synch_reg[1]_32\,
      I3 => ctrl_reg_synch(3),
      O => m_axis_tkeep(1)
    );
\m_axis_tkeep[1]_INST_0_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_17_out(33),
      I1 => p_22_out(33),
      I2 => ctrl_reg_synch(1),
      I3 => p_27_out(33),
      I4 => ctrl_reg_synch(0),
      I5 => p_32_out(33),
      O => \m_axis_tkeep[1]_INST_0_i_1_n_0\
    );
\m_axis_tkeep[20]_INST_0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00E2"
    )
        port map (
      I0 => \m_axis_tkeep[20]_INST_0_i_1_n_0\,
      I1 => ctrl_reg_synch(22),
      I2 => \gen_static_router.gen_synch.ctrl_reg_synch_reg[21]_31\,
      I3 => ctrl_reg_synch(23),
      O => m_axis_tkeep(20)
    );
\m_axis_tkeep[20]_INST_0_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_17_out(32),
      I1 => p_22_out(32),
      I2 => ctrl_reg_synch(21),
      I3 => p_27_out(32),
      I4 => ctrl_reg_synch(20),
      I5 => p_32_out(32),
      O => \m_axis_tkeep[20]_INST_0_i_1_n_0\
    );
\m_axis_tkeep[21]_INST_0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00E2"
    )
        port map (
      I0 => \m_axis_tkeep[21]_INST_0_i_1_n_0\,
      I1 => ctrl_reg_synch(22),
      I2 => \gen_static_router.gen_synch.ctrl_reg_synch_reg[21]_32\,
      I3 => ctrl_reg_synch(23),
      O => m_axis_tkeep(21)
    );
\m_axis_tkeep[21]_INST_0_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_17_out(33),
      I1 => p_22_out(33),
      I2 => ctrl_reg_synch(21),
      I3 => p_27_out(33),
      I4 => ctrl_reg_synch(20),
      I5 => p_32_out(33),
      O => \m_axis_tkeep[21]_INST_0_i_1_n_0\
    );
\m_axis_tkeep[22]_INST_0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00E2"
    )
        port map (
      I0 => \m_axis_tkeep[22]_INST_0_i_1_n_0\,
      I1 => ctrl_reg_synch(22),
      I2 => \gen_static_router.gen_synch.ctrl_reg_synch_reg[21]_33\,
      I3 => ctrl_reg_synch(23),
      O => m_axis_tkeep(22)
    );
\m_axis_tkeep[22]_INST_0_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_17_out(34),
      I1 => p_22_out(34),
      I2 => ctrl_reg_synch(21),
      I3 => p_27_out(34),
      I4 => ctrl_reg_synch(20),
      I5 => p_32_out(34),
      O => \m_axis_tkeep[22]_INST_0_i_1_n_0\
    );
\m_axis_tkeep[23]_INST_0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00E2"
    )
        port map (
      I0 => \m_axis_tkeep[23]_INST_0_i_1_n_0\,
      I1 => ctrl_reg_synch(22),
      I2 => \gen_static_router.gen_synch.ctrl_reg_synch_reg[21]_34\,
      I3 => ctrl_reg_synch(23),
      O => m_axis_tkeep(23)
    );
\m_axis_tkeep[23]_INST_0_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_17_out(35),
      I1 => p_22_out(35),
      I2 => ctrl_reg_synch(21),
      I3 => p_27_out(35),
      I4 => ctrl_reg_synch(20),
      I5 => p_32_out(35),
      O => \m_axis_tkeep[23]_INST_0_i_1_n_0\
    );
\m_axis_tkeep[24]_INST_0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00E2"
    )
        port map (
      I0 => \m_axis_tkeep[24]_INST_0_i_1_n_0\,
      I1 => ctrl_reg_synch(26),
      I2 => \gen_static_router.gen_synch.ctrl_reg_synch_reg[25]_31\,
      I3 => ctrl_reg_synch(27),
      O => m_axis_tkeep(24)
    );
\m_axis_tkeep[24]_INST_0_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_17_out(32),
      I1 => p_22_out(32),
      I2 => ctrl_reg_synch(25),
      I3 => p_27_out(32),
      I4 => ctrl_reg_synch(24),
      I5 => p_32_out(32),
      O => \m_axis_tkeep[24]_INST_0_i_1_n_0\
    );
\m_axis_tkeep[24]_INST_0_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => payload_b(32),
      I1 => payload_a(32),
      I2 => sel,
      O => p_17_out(32)
    );
\m_axis_tkeep[25]_INST_0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00E2"
    )
        port map (
      I0 => \m_axis_tkeep[25]_INST_0_i_1_n_0\,
      I1 => ctrl_reg_synch(26),
      I2 => \gen_static_router.gen_synch.ctrl_reg_synch_reg[25]_32\,
      I3 => ctrl_reg_synch(27),
      O => m_axis_tkeep(25)
    );
\m_axis_tkeep[25]_INST_0_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_17_out(33),
      I1 => p_22_out(33),
      I2 => ctrl_reg_synch(25),
      I3 => p_27_out(33),
      I4 => ctrl_reg_synch(24),
      I5 => p_32_out(33),
      O => \m_axis_tkeep[25]_INST_0_i_1_n_0\
    );
\m_axis_tkeep[25]_INST_0_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => payload_b(33),
      I1 => payload_a(33),
      I2 => sel,
      O => p_17_out(33)
    );
\m_axis_tkeep[26]_INST_0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00E2"
    )
        port map (
      I0 => \m_axis_tkeep[26]_INST_0_i_1_n_0\,
      I1 => ctrl_reg_synch(26),
      I2 => \gen_static_router.gen_synch.ctrl_reg_synch_reg[25]_33\,
      I3 => ctrl_reg_synch(27),
      O => m_axis_tkeep(26)
    );
\m_axis_tkeep[26]_INST_0_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_17_out(34),
      I1 => p_22_out(34),
      I2 => ctrl_reg_synch(25),
      I3 => p_27_out(34),
      I4 => ctrl_reg_synch(24),
      I5 => p_32_out(34),
      O => \m_axis_tkeep[26]_INST_0_i_1_n_0\
    );
\m_axis_tkeep[26]_INST_0_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => payload_b(34),
      I1 => payload_a(34),
      I2 => sel,
      O => p_17_out(34)
    );
\m_axis_tkeep[27]_INST_0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00E2"
    )
        port map (
      I0 => \m_axis_tkeep[27]_INST_0_i_1_n_0\,
      I1 => ctrl_reg_synch(26),
      I2 => \gen_static_router.gen_synch.ctrl_reg_synch_reg[25]_34\,
      I3 => ctrl_reg_synch(27),
      O => m_axis_tkeep(27)
    );
\m_axis_tkeep[27]_INST_0_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_17_out(35),
      I1 => p_22_out(35),
      I2 => ctrl_reg_synch(25),
      I3 => p_27_out(35),
      I4 => ctrl_reg_synch(24),
      I5 => p_32_out(35),
      O => \m_axis_tkeep[27]_INST_0_i_1_n_0\
    );
\m_axis_tkeep[27]_INST_0_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => payload_b(35),
      I1 => payload_a(35),
      I2 => sel,
      O => p_17_out(35)
    );
\m_axis_tkeep[2]_INST_0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00E2"
    )
        port map (
      I0 => \m_axis_tkeep[2]_INST_0_i_1_n_0\,
      I1 => ctrl_reg_synch(2),
      I2 => \gen_static_router.gen_synch.ctrl_reg_synch_reg[1]_33\,
      I3 => ctrl_reg_synch(3),
      O => m_axis_tkeep(2)
    );
\m_axis_tkeep[2]_INST_0_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_17_out(34),
      I1 => p_22_out(34),
      I2 => ctrl_reg_synch(1),
      I3 => p_27_out(34),
      I4 => ctrl_reg_synch(0),
      I5 => p_32_out(34),
      O => \m_axis_tkeep[2]_INST_0_i_1_n_0\
    );
\m_axis_tkeep[3]_INST_0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00E2"
    )
        port map (
      I0 => \m_axis_tkeep[3]_INST_0_i_1_n_0\,
      I1 => ctrl_reg_synch(2),
      I2 => \gen_static_router.gen_synch.ctrl_reg_synch_reg[1]_34\,
      I3 => ctrl_reg_synch(3),
      O => m_axis_tkeep(3)
    );
\m_axis_tkeep[3]_INST_0_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_17_out(35),
      I1 => p_22_out(35),
      I2 => ctrl_reg_synch(1),
      I3 => p_27_out(35),
      I4 => ctrl_reg_synch(0),
      I5 => p_32_out(35),
      O => \m_axis_tkeep[3]_INST_0_i_1_n_0\
    );
\m_axis_tkeep[4]_INST_0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00E2"
    )
        port map (
      I0 => \m_axis_tkeep[4]_INST_0_i_1_n_0\,
      I1 => ctrl_reg_synch(6),
      I2 => \gen_static_router.gen_synch.ctrl_reg_synch_reg[5]_31\,
      I3 => ctrl_reg_synch(7),
      O => m_axis_tkeep(4)
    );
\m_axis_tkeep[4]_INST_0_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_17_out(32),
      I1 => p_22_out(32),
      I2 => ctrl_reg_synch(5),
      I3 => p_27_out(32),
      I4 => ctrl_reg_synch(4),
      I5 => p_32_out(32),
      O => \m_axis_tkeep[4]_INST_0_i_1_n_0\
    );
\m_axis_tkeep[5]_INST_0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00E2"
    )
        port map (
      I0 => \m_axis_tkeep[5]_INST_0_i_1_n_0\,
      I1 => ctrl_reg_synch(6),
      I2 => \gen_static_router.gen_synch.ctrl_reg_synch_reg[5]_32\,
      I3 => ctrl_reg_synch(7),
      O => m_axis_tkeep(5)
    );
\m_axis_tkeep[5]_INST_0_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_17_out(33),
      I1 => p_22_out(33),
      I2 => ctrl_reg_synch(5),
      I3 => p_27_out(33),
      I4 => ctrl_reg_synch(4),
      I5 => p_32_out(33),
      O => \m_axis_tkeep[5]_INST_0_i_1_n_0\
    );
\m_axis_tkeep[6]_INST_0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00E2"
    )
        port map (
      I0 => \m_axis_tkeep[6]_INST_0_i_1_n_0\,
      I1 => ctrl_reg_synch(6),
      I2 => \gen_static_router.gen_synch.ctrl_reg_synch_reg[5]_33\,
      I3 => ctrl_reg_synch(7),
      O => m_axis_tkeep(6)
    );
\m_axis_tkeep[6]_INST_0_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_17_out(34),
      I1 => p_22_out(34),
      I2 => ctrl_reg_synch(5),
      I3 => p_27_out(34),
      I4 => ctrl_reg_synch(4),
      I5 => p_32_out(34),
      O => \m_axis_tkeep[6]_INST_0_i_1_n_0\
    );
\m_axis_tkeep[7]_INST_0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00E2"
    )
        port map (
      I0 => \m_axis_tkeep[7]_INST_0_i_1_n_0\,
      I1 => ctrl_reg_synch(6),
      I2 => \gen_static_router.gen_synch.ctrl_reg_synch_reg[5]_34\,
      I3 => ctrl_reg_synch(7),
      O => m_axis_tkeep(7)
    );
\m_axis_tkeep[7]_INST_0_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_17_out(35),
      I1 => p_22_out(35),
      I2 => ctrl_reg_synch(5),
      I3 => p_27_out(35),
      I4 => ctrl_reg_synch(4),
      I5 => p_32_out(35),
      O => \m_axis_tkeep[7]_INST_0_i_1_n_0\
    );
\m_axis_tkeep[8]_INST_0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00E2"
    )
        port map (
      I0 => \m_axis_tkeep[8]_INST_0_i_1_n_0\,
      I1 => ctrl_reg_synch(10),
      I2 => \gen_static_router.gen_synch.ctrl_reg_synch_reg[9]_31\,
      I3 => ctrl_reg_synch(11),
      O => m_axis_tkeep(8)
    );
\m_axis_tkeep[8]_INST_0_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_17_out(32),
      I1 => p_22_out(32),
      I2 => ctrl_reg_synch(9),
      I3 => p_27_out(32),
      I4 => ctrl_reg_synch(8),
      I5 => p_32_out(32),
      O => \m_axis_tkeep[8]_INST_0_i_1_n_0\
    );
\m_axis_tkeep[9]_INST_0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00E2"
    )
        port map (
      I0 => \m_axis_tkeep[9]_INST_0_i_1_n_0\,
      I1 => ctrl_reg_synch(10),
      I2 => \gen_static_router.gen_synch.ctrl_reg_synch_reg[9]_32\,
      I3 => ctrl_reg_synch(11),
      O => m_axis_tkeep(9)
    );
\m_axis_tkeep[9]_INST_0_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_17_out(33),
      I1 => p_22_out(33),
      I2 => ctrl_reg_synch(9),
      I3 => p_27_out(33),
      I4 => ctrl_reg_synch(8),
      I5 => p_32_out(33),
      O => \m_axis_tkeep[9]_INST_0_i_1_n_0\
    );
\m_axis_tlast[0]_INST_0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00E2"
    )
        port map (
      I0 => \m_axis_tlast[0]_INST_0_i_1_n_0\,
      I1 => ctrl_reg_synch(2),
      I2 => \gen_static_router.gen_synch.ctrl_reg_synch_reg[1]_35\,
      I3 => ctrl_reg_synch(3),
      O => m_axis_tlast(0)
    );
\m_axis_tlast[0]_INST_0_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_17_out(36),
      I1 => p_22_out(36),
      I2 => ctrl_reg_synch(1),
      I3 => p_27_out(36),
      I4 => ctrl_reg_synch(0),
      I5 => p_32_out(36),
      O => \m_axis_tlast[0]_INST_0_i_1_n_0\
    );
\m_axis_tlast[1]_INST_0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00E2"
    )
        port map (
      I0 => \m_axis_tlast[1]_INST_0_i_1_n_0\,
      I1 => ctrl_reg_synch(6),
      I2 => \gen_static_router.gen_synch.ctrl_reg_synch_reg[5]_35\,
      I3 => ctrl_reg_synch(7),
      O => m_axis_tlast(1)
    );
\m_axis_tlast[1]_INST_0_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_17_out(36),
      I1 => p_22_out(36),
      I2 => ctrl_reg_synch(5),
      I3 => p_27_out(36),
      I4 => ctrl_reg_synch(4),
      I5 => p_32_out(36),
      O => \m_axis_tlast[1]_INST_0_i_1_n_0\
    );
\m_axis_tlast[2]_INST_0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00E2"
    )
        port map (
      I0 => \m_axis_tlast[2]_INST_0_i_1_n_0\,
      I1 => ctrl_reg_synch(10),
      I2 => \gen_static_router.gen_synch.ctrl_reg_synch_reg[9]_35\,
      I3 => ctrl_reg_synch(11),
      O => m_axis_tlast(2)
    );
\m_axis_tlast[2]_INST_0_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_17_out(36),
      I1 => p_22_out(36),
      I2 => ctrl_reg_synch(9),
      I3 => p_27_out(36),
      I4 => ctrl_reg_synch(8),
      I5 => p_32_out(36),
      O => \m_axis_tlast[2]_INST_0_i_1_n_0\
    );
\m_axis_tlast[3]_INST_0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00E2"
    )
        port map (
      I0 => \m_axis_tlast[3]_INST_0_i_1_n_0\,
      I1 => ctrl_reg_synch(14),
      I2 => \gen_static_router.gen_synch.ctrl_reg_synch_reg[13]_35\,
      I3 => ctrl_reg_synch(15),
      O => m_axis_tlast(3)
    );
\m_axis_tlast[3]_INST_0_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_17_out(36),
      I1 => p_22_out(36),
      I2 => ctrl_reg_synch(13),
      I3 => p_27_out(36),
      I4 => ctrl_reg_synch(12),
      I5 => p_32_out(36),
      O => \m_axis_tlast[3]_INST_0_i_1_n_0\
    );
\m_axis_tlast[4]_INST_0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00E2"
    )
        port map (
      I0 => \m_axis_tlast[4]_INST_0_i_1_n_0\,
      I1 => ctrl_reg_synch(18),
      I2 => \gen_static_router.gen_synch.ctrl_reg_synch_reg[17]_35\,
      I3 => ctrl_reg_synch(19),
      O => m_axis_tlast(4)
    );
\m_axis_tlast[4]_INST_0_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_17_out(36),
      I1 => p_22_out(36),
      I2 => ctrl_reg_synch(17),
      I3 => p_27_out(36),
      I4 => ctrl_reg_synch(16),
      I5 => p_32_out(36),
      O => \m_axis_tlast[4]_INST_0_i_1_n_0\
    );
\m_axis_tlast[5]_INST_0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00E2"
    )
        port map (
      I0 => \m_axis_tlast[5]_INST_0_i_1_n_0\,
      I1 => ctrl_reg_synch(22),
      I2 => \gen_static_router.gen_synch.ctrl_reg_synch_reg[21]_35\,
      I3 => ctrl_reg_synch(23),
      O => m_axis_tlast(5)
    );
\m_axis_tlast[5]_INST_0_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_17_out(36),
      I1 => p_22_out(36),
      I2 => ctrl_reg_synch(21),
      I3 => p_27_out(36),
      I4 => ctrl_reg_synch(20),
      I5 => p_32_out(36),
      O => \m_axis_tlast[5]_INST_0_i_1_n_0\
    );
\m_axis_tlast[6]_INST_0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00E2"
    )
        port map (
      I0 => \m_axis_tlast[6]_INST_0_i_1_n_0\,
      I1 => ctrl_reg_synch(26),
      I2 => \gen_static_router.gen_synch.ctrl_reg_synch_reg[25]_35\,
      I3 => ctrl_reg_synch(27),
      O => m_axis_tlast(6)
    );
\m_axis_tlast[6]_INST_0_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => p_17_out(36),
      I1 => p_22_out(36),
      I2 => ctrl_reg_synch(25),
      I3 => p_27_out(36),
      I4 => ctrl_reg_synch(24),
      I5 => p_32_out(36),
      O => \m_axis_tlast[6]_INST_0_i_1_n_0\
    );
\m_axis_tlast[6]_INST_0_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => payload_b(36),
      I1 => payload_a(36),
      I2 => sel,
      O => p_17_out(36)
    );
\m_axis_tvalid[0]_INST_0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E200"
    )
        port map (
      I0 => \m_axis_tvalid[0]_INST_0_i_1_n_0\,
      I1 => ctrl_reg_synch(2),
      I2 => \gen_AB_reg_slice.state_reg[0]_0\,
      I3 => ctrl_reg_synch(28),
      O => m_axis_tvalid(0)
    );
\m_axis_tvalid[0]_INST_0_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => mux_tvalid(45),
      I1 => \gen_AB_reg_slice.state_reg[0]_1\(2),
      I2 => ctrl_reg_synch(1),
      I3 => \gen_AB_reg_slice.state_reg[0]_1\(1),
      I4 => ctrl_reg_synch(0),
      I5 => \gen_AB_reg_slice.state_reg[0]_1\(0),
      O => \m_axis_tvalid[0]_INST_0_i_1_n_0\
    );
\m_axis_tvalid[1]_INST_0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E200"
    )
        port map (
      I0 => \m_axis_tvalid[1]_INST_0_i_1_n_0\,
      I1 => ctrl_reg_synch(6),
      I2 => \gen_AB_reg_slice.state_reg[0]_2\,
      I3 => ctrl_reg_synch(29),
      O => m_axis_tvalid(1)
    );
\m_axis_tvalid[1]_INST_0_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => mux_tvalid(45),
      I1 => \gen_AB_reg_slice.state_reg[0]_1\(2),
      I2 => ctrl_reg_synch(5),
      I3 => \gen_AB_reg_slice.state_reg[0]_1\(1),
      I4 => ctrl_reg_synch(4),
      I5 => \gen_AB_reg_slice.state_reg[0]_1\(0),
      O => \m_axis_tvalid[1]_INST_0_i_1_n_0\
    );
\m_axis_tvalid[2]_INST_0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E200"
    )
        port map (
      I0 => \m_axis_tvalid[2]_INST_0_i_1_n_0\,
      I1 => ctrl_reg_synch(10),
      I2 => \gen_AB_reg_slice.state_reg[0]_3\,
      I3 => ctrl_reg_synch(30),
      O => m_axis_tvalid(2)
    );
\m_axis_tvalid[2]_INST_0_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => mux_tvalid(45),
      I1 => \gen_AB_reg_slice.state_reg[0]_1\(2),
      I2 => ctrl_reg_synch(9),
      I3 => \gen_AB_reg_slice.state_reg[0]_1\(1),
      I4 => ctrl_reg_synch(8),
      I5 => \gen_AB_reg_slice.state_reg[0]_1\(0),
      O => \m_axis_tvalid[2]_INST_0_i_1_n_0\
    );
\m_axis_tvalid[3]_INST_0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E200"
    )
        port map (
      I0 => \m_axis_tvalid[3]_INST_0_i_1_n_0\,
      I1 => ctrl_reg_synch(14),
      I2 => \gen_AB_reg_slice.state_reg[0]_4\,
      I3 => ctrl_reg_synch(31),
      O => m_axis_tvalid(3)
    );
\m_axis_tvalid[3]_INST_0_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => mux_tvalid(45),
      I1 => \gen_AB_reg_slice.state_reg[0]_1\(2),
      I2 => ctrl_reg_synch(13),
      I3 => \gen_AB_reg_slice.state_reg[0]_1\(1),
      I4 => ctrl_reg_synch(12),
      I5 => \gen_AB_reg_slice.state_reg[0]_1\(0),
      O => \m_axis_tvalid[3]_INST_0_i_1_n_0\
    );
\m_axis_tvalid[4]_INST_0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E200"
    )
        port map (
      I0 => \m_axis_tvalid[4]_INST_0_i_1_n_0\,
      I1 => ctrl_reg_synch(18),
      I2 => \gen_AB_reg_slice.state_reg[0]_5\,
      I3 => ctrl_reg_synch(32),
      O => m_axis_tvalid(4)
    );
\m_axis_tvalid[4]_INST_0_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => mux_tvalid(45),
      I1 => \gen_AB_reg_slice.state_reg[0]_1\(2),
      I2 => ctrl_reg_synch(17),
      I3 => \gen_AB_reg_slice.state_reg[0]_1\(1),
      I4 => ctrl_reg_synch(16),
      I5 => \gen_AB_reg_slice.state_reg[0]_1\(0),
      O => \m_axis_tvalid[4]_INST_0_i_1_n_0\
    );
\m_axis_tvalid[5]_INST_0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E200"
    )
        port map (
      I0 => \m_axis_tvalid[5]_INST_0_i_1_n_0\,
      I1 => ctrl_reg_synch(22),
      I2 => \gen_AB_reg_slice.state_reg[0]_6\,
      I3 => ctrl_reg_synch(33),
      O => m_axis_tvalid(5)
    );
\m_axis_tvalid[5]_INST_0_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => mux_tvalid(45),
      I1 => \gen_AB_reg_slice.state_reg[0]_1\(2),
      I2 => ctrl_reg_synch(21),
      I3 => \gen_AB_reg_slice.state_reg[0]_1\(1),
      I4 => ctrl_reg_synch(20),
      I5 => \gen_AB_reg_slice.state_reg[0]_1\(0),
      O => \m_axis_tvalid[5]_INST_0_i_1_n_0\
    );
\m_axis_tvalid[6]_INST_0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E200"
    )
        port map (
      I0 => \m_axis_tvalid[6]_INST_0_i_1_n_0\,
      I1 => ctrl_reg_synch(26),
      I2 => \gen_AB_reg_slice.state_reg[0]_7\,
      I3 => ctrl_reg_synch(34),
      O => m_axis_tvalid(6)
    );
\m_axis_tvalid[6]_INST_0_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => mux_tvalid(45),
      I1 => \gen_AB_reg_slice.state_reg[0]_1\(2),
      I2 => ctrl_reg_synch(25),
      I3 => \gen_AB_reg_slice.state_reg[0]_1\(1),
      I4 => ctrl_reg_synch(24),
      I5 => \gen_AB_reg_slice.state_reg[0]_1\(0),
      O => \m_axis_tvalid[6]_INST_0_i_1_n_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \top_xbar_4_axis_register_slice_v1_1_8_axisc_register_slice_9\ is
  port (
    \s_axis_tready[2]\ : out STD_LOGIC;
    \gen_AB_reg_slice.payload_a_reg[36]_0\ : out STD_LOGIC;
    p_22_out : out STD_LOGIC_VECTOR ( 36 downto 0 );
    ctrl_reg_synch : in STD_LOGIC_VECTOR ( 33 downto 0 );
    m_axis_tready : in STD_LOGIC_VECTOR ( 5 downto 0 );
    aclken : in STD_LOGIC;
    areset_r : in STD_LOGIC;
    s_axis_tvalid : in STD_LOGIC_VECTOR ( 0 to 0 );
    aclk : in STD_LOGIC;
    S_AXIS_TPAYLOAD : in STD_LOGIC_VECTOR ( 36 downto 0 );
    \gen_static_router.gen_synch.ctrl_reg_synch_reg[30]\ : in STD_LOGIC;
    \gen_static_router.gen_synch.ctrl_reg_synch_reg[28]\ : in STD_LOGIC;
    \gen_static_router.gen_synch.ctrl_reg_synch_reg[33]\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \top_xbar_4_axis_register_slice_v1_1_8_axisc_register_slice_9\ : entity is "axis_register_slice_v1_1_8_axisc_register_slice";
end \top_xbar_4_axis_register_slice_v1_1_8_axisc_register_slice_9\;

architecture STRUCTURE of \top_xbar_4_axis_register_slice_v1_1_8_axisc_register_slice_9\ is
  signal dec_tready : STD_LOGIC_VECTOR ( 20 downto 14 );
  signal \gen_AB_reg_slice.payload_a[36]_i_1__1_n_0\ : STD_LOGIC;
  signal \^gen_ab_reg_slice.payload_a_reg[36]_0\ : STD_LOGIC;
  signal \gen_AB_reg_slice.sel_rd_i_1__1_n_0\ : STD_LOGIC;
  signal \gen_AB_reg_slice.sel_rd_i_2__1_n_0\ : STD_LOGIC;
  signal \gen_AB_reg_slice.sel_rd_i_3__1_n_0\ : STD_LOGIC;
  signal \gen_AB_reg_slice.sel_wr_i_1__1_n_0\ : STD_LOGIC;
  signal \gen_AB_reg_slice.state[0]_i_1__1_n_0\ : STD_LOGIC;
  signal \gen_AB_reg_slice.state[1]_i_1__1_n_0\ : STD_LOGIC;
  signal \gen_AB_reg_slice.state[1]_i_2__1_n_0\ : STD_LOGIC;
  signal \gen_AB_reg_slice.state[1]_i_3__1_n_0\ : STD_LOGIC;
  signal \gen_AB_reg_slice.state[1]_i_4__1_n_0\ : STD_LOGIC;
  signal payload_a : STD_LOGIC_VECTOR ( 36 downto 0 );
  signal payload_b : STD_LOGIC_VECTOR ( 36 downto 0 );
  signal payload_b_0 : STD_LOGIC;
  signal \^s_axis_tready[2]\ : STD_LOGIC;
  signal sel : STD_LOGIC;
  signal sel_wr : STD_LOGIC;
  attribute FSM_ENCODING : string;
  attribute FSM_ENCODING of \gen_AB_reg_slice.state_reg[0]\ : label is "none";
  attribute FSM_ENCODING of \gen_AB_reg_slice.state_reg[1]\ : label is "none";
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \m_axis_tdata[192]_INST_0_i_4\ : label is "soft_lutpair36";
  attribute SOFT_HLUTNM of \m_axis_tdata[193]_INST_0_i_4\ : label is "soft_lutpair36";
  attribute SOFT_HLUTNM of \m_axis_tdata[194]_INST_0_i_4\ : label is "soft_lutpair37";
  attribute SOFT_HLUTNM of \m_axis_tdata[195]_INST_0_i_4\ : label is "soft_lutpair37";
  attribute SOFT_HLUTNM of \m_axis_tdata[196]_INST_0_i_4\ : label is "soft_lutpair38";
  attribute SOFT_HLUTNM of \m_axis_tdata[197]_INST_0_i_4\ : label is "soft_lutpair38";
  attribute SOFT_HLUTNM of \m_axis_tdata[198]_INST_0_i_4\ : label is "soft_lutpair39";
  attribute SOFT_HLUTNM of \m_axis_tdata[199]_INST_0_i_4\ : label is "soft_lutpair39";
  attribute SOFT_HLUTNM of \m_axis_tdata[200]_INST_0_i_4\ : label is "soft_lutpair40";
  attribute SOFT_HLUTNM of \m_axis_tdata[201]_INST_0_i_4\ : label is "soft_lutpair40";
  attribute SOFT_HLUTNM of \m_axis_tdata[202]_INST_0_i_4\ : label is "soft_lutpair41";
  attribute SOFT_HLUTNM of \m_axis_tdata[203]_INST_0_i_4\ : label is "soft_lutpair41";
  attribute SOFT_HLUTNM of \m_axis_tdata[204]_INST_0_i_4\ : label is "soft_lutpair42";
  attribute SOFT_HLUTNM of \m_axis_tdata[205]_INST_0_i_4\ : label is "soft_lutpair42";
  attribute SOFT_HLUTNM of \m_axis_tdata[206]_INST_0_i_4\ : label is "soft_lutpair43";
  attribute SOFT_HLUTNM of \m_axis_tdata[207]_INST_0_i_4\ : label is "soft_lutpair43";
  attribute SOFT_HLUTNM of \m_axis_tdata[208]_INST_0_i_4\ : label is "soft_lutpair44";
  attribute SOFT_HLUTNM of \m_axis_tdata[209]_INST_0_i_4\ : label is "soft_lutpair44";
  attribute SOFT_HLUTNM of \m_axis_tdata[210]_INST_0_i_4\ : label is "soft_lutpair45";
  attribute SOFT_HLUTNM of \m_axis_tdata[211]_INST_0_i_4\ : label is "soft_lutpair45";
  attribute SOFT_HLUTNM of \m_axis_tdata[212]_INST_0_i_4\ : label is "soft_lutpair46";
  attribute SOFT_HLUTNM of \m_axis_tdata[213]_INST_0_i_4\ : label is "soft_lutpair46";
  attribute SOFT_HLUTNM of \m_axis_tdata[214]_INST_0_i_4\ : label is "soft_lutpair47";
  attribute SOFT_HLUTNM of \m_axis_tdata[215]_INST_0_i_4\ : label is "soft_lutpair47";
  attribute SOFT_HLUTNM of \m_axis_tdata[216]_INST_0_i_4\ : label is "soft_lutpair48";
  attribute SOFT_HLUTNM of \m_axis_tdata[217]_INST_0_i_4\ : label is "soft_lutpair48";
  attribute SOFT_HLUTNM of \m_axis_tdata[218]_INST_0_i_4\ : label is "soft_lutpair49";
  attribute SOFT_HLUTNM of \m_axis_tdata[219]_INST_0_i_4\ : label is "soft_lutpair49";
  attribute SOFT_HLUTNM of \m_axis_tdata[220]_INST_0_i_4\ : label is "soft_lutpair50";
  attribute SOFT_HLUTNM of \m_axis_tdata[221]_INST_0_i_4\ : label is "soft_lutpair50";
  attribute SOFT_HLUTNM of \m_axis_tdata[222]_INST_0_i_4\ : label is "soft_lutpair51";
  attribute SOFT_HLUTNM of \m_axis_tdata[223]_INST_0_i_4\ : label is "soft_lutpair51";
  attribute SOFT_HLUTNM of \m_axis_tkeep[24]_INST_0_i_4\ : label is "soft_lutpair52";
  attribute SOFT_HLUTNM of \m_axis_tkeep[25]_INST_0_i_4\ : label is "soft_lutpair52";
  attribute SOFT_HLUTNM of \m_axis_tkeep[26]_INST_0_i_4\ : label is "soft_lutpair53";
  attribute SOFT_HLUTNM of \m_axis_tkeep[27]_INST_0_i_4\ : label is "soft_lutpair53";
begin
  \gen_AB_reg_slice.payload_a_reg[36]_0\ <= \^gen_ab_reg_slice.payload_a_reg[36]_0\;
  \s_axis_tready[2]\ <= \^s_axis_tready[2]\;
\gen_AB_reg_slice.payload_a[36]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00B0"
    )
        port map (
      I0 => \^s_axis_tready[2]\,
      I1 => \^gen_ab_reg_slice.payload_a_reg[36]_0\,
      I2 => aclken,
      I3 => sel_wr,
      O => \gen_AB_reg_slice.payload_a[36]_i_1__1_n_0\
    );
\gen_AB_reg_slice.payload_a_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => \gen_AB_reg_slice.payload_a[36]_i_1__1_n_0\,
      D => S_AXIS_TPAYLOAD(0),
      Q => payload_a(0),
      R => '0'
    );
\gen_AB_reg_slice.payload_a_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => \gen_AB_reg_slice.payload_a[36]_i_1__1_n_0\,
      D => S_AXIS_TPAYLOAD(10),
      Q => payload_a(10),
      R => '0'
    );
\gen_AB_reg_slice.payload_a_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => \gen_AB_reg_slice.payload_a[36]_i_1__1_n_0\,
      D => S_AXIS_TPAYLOAD(11),
      Q => payload_a(11),
      R => '0'
    );
\gen_AB_reg_slice.payload_a_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => \gen_AB_reg_slice.payload_a[36]_i_1__1_n_0\,
      D => S_AXIS_TPAYLOAD(12),
      Q => payload_a(12),
      R => '0'
    );
\gen_AB_reg_slice.payload_a_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => \gen_AB_reg_slice.payload_a[36]_i_1__1_n_0\,
      D => S_AXIS_TPAYLOAD(13),
      Q => payload_a(13),
      R => '0'
    );
\gen_AB_reg_slice.payload_a_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => \gen_AB_reg_slice.payload_a[36]_i_1__1_n_0\,
      D => S_AXIS_TPAYLOAD(14),
      Q => payload_a(14),
      R => '0'
    );
\gen_AB_reg_slice.payload_a_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => \gen_AB_reg_slice.payload_a[36]_i_1__1_n_0\,
      D => S_AXIS_TPAYLOAD(15),
      Q => payload_a(15),
      R => '0'
    );
\gen_AB_reg_slice.payload_a_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => \gen_AB_reg_slice.payload_a[36]_i_1__1_n_0\,
      D => S_AXIS_TPAYLOAD(16),
      Q => payload_a(16),
      R => '0'
    );
\gen_AB_reg_slice.payload_a_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => \gen_AB_reg_slice.payload_a[36]_i_1__1_n_0\,
      D => S_AXIS_TPAYLOAD(17),
      Q => payload_a(17),
      R => '0'
    );
\gen_AB_reg_slice.payload_a_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => \gen_AB_reg_slice.payload_a[36]_i_1__1_n_0\,
      D => S_AXIS_TPAYLOAD(18),
      Q => payload_a(18),
      R => '0'
    );
\gen_AB_reg_slice.payload_a_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => \gen_AB_reg_slice.payload_a[36]_i_1__1_n_0\,
      D => S_AXIS_TPAYLOAD(19),
      Q => payload_a(19),
      R => '0'
    );
\gen_AB_reg_slice.payload_a_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => \gen_AB_reg_slice.payload_a[36]_i_1__1_n_0\,
      D => S_AXIS_TPAYLOAD(1),
      Q => payload_a(1),
      R => '0'
    );
\gen_AB_reg_slice.payload_a_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => \gen_AB_reg_slice.payload_a[36]_i_1__1_n_0\,
      D => S_AXIS_TPAYLOAD(20),
      Q => payload_a(20),
      R => '0'
    );
\gen_AB_reg_slice.payload_a_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => \gen_AB_reg_slice.payload_a[36]_i_1__1_n_0\,
      D => S_AXIS_TPAYLOAD(21),
      Q => payload_a(21),
      R => '0'
    );
\gen_AB_reg_slice.payload_a_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => \gen_AB_reg_slice.payload_a[36]_i_1__1_n_0\,
      D => S_AXIS_TPAYLOAD(22),
      Q => payload_a(22),
      R => '0'
    );
\gen_AB_reg_slice.payload_a_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => \gen_AB_reg_slice.payload_a[36]_i_1__1_n_0\,
      D => S_AXIS_TPAYLOAD(23),
      Q => payload_a(23),
      R => '0'
    );
\gen_AB_reg_slice.payload_a_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => \gen_AB_reg_slice.payload_a[36]_i_1__1_n_0\,
      D => S_AXIS_TPAYLOAD(24),
      Q => payload_a(24),
      R => '0'
    );
\gen_AB_reg_slice.payload_a_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => \gen_AB_reg_slice.payload_a[36]_i_1__1_n_0\,
      D => S_AXIS_TPAYLOAD(25),
      Q => payload_a(25),
      R => '0'
    );
\gen_AB_reg_slice.payload_a_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => \gen_AB_reg_slice.payload_a[36]_i_1__1_n_0\,
      D => S_AXIS_TPAYLOAD(26),
      Q => payload_a(26),
      R => '0'
    );
\gen_AB_reg_slice.payload_a_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => \gen_AB_reg_slice.payload_a[36]_i_1__1_n_0\,
      D => S_AXIS_TPAYLOAD(27),
      Q => payload_a(27),
      R => '0'
    );
\gen_AB_reg_slice.payload_a_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => \gen_AB_reg_slice.payload_a[36]_i_1__1_n_0\,
      D => S_AXIS_TPAYLOAD(28),
      Q => payload_a(28),
      R => '0'
    );
\gen_AB_reg_slice.payload_a_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => \gen_AB_reg_slice.payload_a[36]_i_1__1_n_0\,
      D => S_AXIS_TPAYLOAD(29),
      Q => payload_a(29),
      R => '0'
    );
\gen_AB_reg_slice.payload_a_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => \gen_AB_reg_slice.payload_a[36]_i_1__1_n_0\,
      D => S_AXIS_TPAYLOAD(2),
      Q => payload_a(2),
      R => '0'
    );
\gen_AB_reg_slice.payload_a_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => \gen_AB_reg_slice.payload_a[36]_i_1__1_n_0\,
      D => S_AXIS_TPAYLOAD(30),
      Q => payload_a(30),
      R => '0'
    );
\gen_AB_reg_slice.payload_a_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => \gen_AB_reg_slice.payload_a[36]_i_1__1_n_0\,
      D => S_AXIS_TPAYLOAD(31),
      Q => payload_a(31),
      R => '0'
    );
\gen_AB_reg_slice.payload_a_reg[32]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => \gen_AB_reg_slice.payload_a[36]_i_1__1_n_0\,
      D => S_AXIS_TPAYLOAD(32),
      Q => payload_a(32),
      R => '0'
    );
\gen_AB_reg_slice.payload_a_reg[33]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => \gen_AB_reg_slice.payload_a[36]_i_1__1_n_0\,
      D => S_AXIS_TPAYLOAD(33),
      Q => payload_a(33),
      R => '0'
    );
\gen_AB_reg_slice.payload_a_reg[34]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => \gen_AB_reg_slice.payload_a[36]_i_1__1_n_0\,
      D => S_AXIS_TPAYLOAD(34),
      Q => payload_a(34),
      R => '0'
    );
\gen_AB_reg_slice.payload_a_reg[35]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => \gen_AB_reg_slice.payload_a[36]_i_1__1_n_0\,
      D => S_AXIS_TPAYLOAD(35),
      Q => payload_a(35),
      R => '0'
    );
\gen_AB_reg_slice.payload_a_reg[36]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => \gen_AB_reg_slice.payload_a[36]_i_1__1_n_0\,
      D => S_AXIS_TPAYLOAD(36),
      Q => payload_a(36),
      R => '0'
    );
\gen_AB_reg_slice.payload_a_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => \gen_AB_reg_slice.payload_a[36]_i_1__1_n_0\,
      D => S_AXIS_TPAYLOAD(3),
      Q => payload_a(3),
      R => '0'
    );
\gen_AB_reg_slice.payload_a_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => \gen_AB_reg_slice.payload_a[36]_i_1__1_n_0\,
      D => S_AXIS_TPAYLOAD(4),
      Q => payload_a(4),
      R => '0'
    );
\gen_AB_reg_slice.payload_a_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => \gen_AB_reg_slice.payload_a[36]_i_1__1_n_0\,
      D => S_AXIS_TPAYLOAD(5),
      Q => payload_a(5),
      R => '0'
    );
\gen_AB_reg_slice.payload_a_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => \gen_AB_reg_slice.payload_a[36]_i_1__1_n_0\,
      D => S_AXIS_TPAYLOAD(6),
      Q => payload_a(6),
      R => '0'
    );
\gen_AB_reg_slice.payload_a_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => \gen_AB_reg_slice.payload_a[36]_i_1__1_n_0\,
      D => S_AXIS_TPAYLOAD(7),
      Q => payload_a(7),
      R => '0'
    );
\gen_AB_reg_slice.payload_a_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => \gen_AB_reg_slice.payload_a[36]_i_1__1_n_0\,
      D => S_AXIS_TPAYLOAD(8),
      Q => payload_a(8),
      R => '0'
    );
\gen_AB_reg_slice.payload_a_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => \gen_AB_reg_slice.payload_a[36]_i_1__1_n_0\,
      D => S_AXIS_TPAYLOAD(9),
      Q => payload_a(9),
      R => '0'
    );
\gen_AB_reg_slice.payload_b[36]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B000"
    )
        port map (
      I0 => \^s_axis_tready[2]\,
      I1 => \^gen_ab_reg_slice.payload_a_reg[36]_0\,
      I2 => aclken,
      I3 => sel_wr,
      O => payload_b_0
    );
\gen_AB_reg_slice.payload_b_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => payload_b_0,
      D => S_AXIS_TPAYLOAD(0),
      Q => payload_b(0),
      R => '0'
    );
\gen_AB_reg_slice.payload_b_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => payload_b_0,
      D => S_AXIS_TPAYLOAD(10),
      Q => payload_b(10),
      R => '0'
    );
\gen_AB_reg_slice.payload_b_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => payload_b_0,
      D => S_AXIS_TPAYLOAD(11),
      Q => payload_b(11),
      R => '0'
    );
\gen_AB_reg_slice.payload_b_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => payload_b_0,
      D => S_AXIS_TPAYLOAD(12),
      Q => payload_b(12),
      R => '0'
    );
\gen_AB_reg_slice.payload_b_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => payload_b_0,
      D => S_AXIS_TPAYLOAD(13),
      Q => payload_b(13),
      R => '0'
    );
\gen_AB_reg_slice.payload_b_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => payload_b_0,
      D => S_AXIS_TPAYLOAD(14),
      Q => payload_b(14),
      R => '0'
    );
\gen_AB_reg_slice.payload_b_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => payload_b_0,
      D => S_AXIS_TPAYLOAD(15),
      Q => payload_b(15),
      R => '0'
    );
\gen_AB_reg_slice.payload_b_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => payload_b_0,
      D => S_AXIS_TPAYLOAD(16),
      Q => payload_b(16),
      R => '0'
    );
\gen_AB_reg_slice.payload_b_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => payload_b_0,
      D => S_AXIS_TPAYLOAD(17),
      Q => payload_b(17),
      R => '0'
    );
\gen_AB_reg_slice.payload_b_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => payload_b_0,
      D => S_AXIS_TPAYLOAD(18),
      Q => payload_b(18),
      R => '0'
    );
\gen_AB_reg_slice.payload_b_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => payload_b_0,
      D => S_AXIS_TPAYLOAD(19),
      Q => payload_b(19),
      R => '0'
    );
\gen_AB_reg_slice.payload_b_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => payload_b_0,
      D => S_AXIS_TPAYLOAD(1),
      Q => payload_b(1),
      R => '0'
    );
\gen_AB_reg_slice.payload_b_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => payload_b_0,
      D => S_AXIS_TPAYLOAD(20),
      Q => payload_b(20),
      R => '0'
    );
\gen_AB_reg_slice.payload_b_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => payload_b_0,
      D => S_AXIS_TPAYLOAD(21),
      Q => payload_b(21),
      R => '0'
    );
\gen_AB_reg_slice.payload_b_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => payload_b_0,
      D => S_AXIS_TPAYLOAD(22),
      Q => payload_b(22),
      R => '0'
    );
\gen_AB_reg_slice.payload_b_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => payload_b_0,
      D => S_AXIS_TPAYLOAD(23),
      Q => payload_b(23),
      R => '0'
    );
\gen_AB_reg_slice.payload_b_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => payload_b_0,
      D => S_AXIS_TPAYLOAD(24),
      Q => payload_b(24),
      R => '0'
    );
\gen_AB_reg_slice.payload_b_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => payload_b_0,
      D => S_AXIS_TPAYLOAD(25),
      Q => payload_b(25),
      R => '0'
    );
\gen_AB_reg_slice.payload_b_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => payload_b_0,
      D => S_AXIS_TPAYLOAD(26),
      Q => payload_b(26),
      R => '0'
    );
\gen_AB_reg_slice.payload_b_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => payload_b_0,
      D => S_AXIS_TPAYLOAD(27),
      Q => payload_b(27),
      R => '0'
    );
\gen_AB_reg_slice.payload_b_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => payload_b_0,
      D => S_AXIS_TPAYLOAD(28),
      Q => payload_b(28),
      R => '0'
    );
\gen_AB_reg_slice.payload_b_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => payload_b_0,
      D => S_AXIS_TPAYLOAD(29),
      Q => payload_b(29),
      R => '0'
    );
\gen_AB_reg_slice.payload_b_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => payload_b_0,
      D => S_AXIS_TPAYLOAD(2),
      Q => payload_b(2),
      R => '0'
    );
\gen_AB_reg_slice.payload_b_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => payload_b_0,
      D => S_AXIS_TPAYLOAD(30),
      Q => payload_b(30),
      R => '0'
    );
\gen_AB_reg_slice.payload_b_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => payload_b_0,
      D => S_AXIS_TPAYLOAD(31),
      Q => payload_b(31),
      R => '0'
    );
\gen_AB_reg_slice.payload_b_reg[32]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => payload_b_0,
      D => S_AXIS_TPAYLOAD(32),
      Q => payload_b(32),
      R => '0'
    );
\gen_AB_reg_slice.payload_b_reg[33]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => payload_b_0,
      D => S_AXIS_TPAYLOAD(33),
      Q => payload_b(33),
      R => '0'
    );
\gen_AB_reg_slice.payload_b_reg[34]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => payload_b_0,
      D => S_AXIS_TPAYLOAD(34),
      Q => payload_b(34),
      R => '0'
    );
\gen_AB_reg_slice.payload_b_reg[35]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => payload_b_0,
      D => S_AXIS_TPAYLOAD(35),
      Q => payload_b(35),
      R => '0'
    );
\gen_AB_reg_slice.payload_b_reg[36]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => payload_b_0,
      D => S_AXIS_TPAYLOAD(36),
      Q => payload_b(36),
      R => '0'
    );
\gen_AB_reg_slice.payload_b_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => payload_b_0,
      D => S_AXIS_TPAYLOAD(3),
      Q => payload_b(3),
      R => '0'
    );
\gen_AB_reg_slice.payload_b_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => payload_b_0,
      D => S_AXIS_TPAYLOAD(4),
      Q => payload_b(4),
      R => '0'
    );
\gen_AB_reg_slice.payload_b_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => payload_b_0,
      D => S_AXIS_TPAYLOAD(5),
      Q => payload_b(5),
      R => '0'
    );
\gen_AB_reg_slice.payload_b_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => payload_b_0,
      D => S_AXIS_TPAYLOAD(6),
      Q => payload_b(6),
      R => '0'
    );
\gen_AB_reg_slice.payload_b_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => payload_b_0,
      D => S_AXIS_TPAYLOAD(7),
      Q => payload_b(7),
      R => '0'
    );
\gen_AB_reg_slice.payload_b_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => payload_b_0,
      D => S_AXIS_TPAYLOAD(8),
      Q => payload_b(8),
      R => '0'
    );
\gen_AB_reg_slice.payload_b_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => payload_b_0,
      D => S_AXIS_TPAYLOAD(9),
      Q => payload_b(9),
      R => '0'
    );
\gen_AB_reg_slice.sel_rd_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FDFFFFFF02000000"
    )
        port map (
      I0 => \^gen_ab_reg_slice.payload_a_reg[36]_0\,
      I1 => \gen_AB_reg_slice.sel_rd_i_2__1_n_0\,
      I2 => \gen_AB_reg_slice.sel_rd_i_3__1_n_0\,
      I3 => \gen_AB_reg_slice.state[1]_i_4__1_n_0\,
      I4 => aclken,
      I5 => sel,
      O => \gen_AB_reg_slice.sel_rd_i_1__1_n_0\
    );
\gen_AB_reg_slice.sel_rd_i_2__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00010000FFFFFFFF"
    )
        port map (
      I0 => ctrl_reg_synch(2),
      I1 => ctrl_reg_synch(3),
      I2 => ctrl_reg_synch(0),
      I3 => \gen_static_router.gen_synch.ctrl_reg_synch_reg[28]\,
      I4 => ctrl_reg_synch(1),
      I5 => dec_tready(15),
      O => \gen_AB_reg_slice.sel_rd_i_2__1_n_0\
    );
\gen_AB_reg_slice.sel_rd_i_3__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00010000FFFFFFFF"
    )
        port map (
      I0 => ctrl_reg_synch(10),
      I1 => ctrl_reg_synch(11),
      I2 => ctrl_reg_synch(8),
      I3 => \gen_static_router.gen_synch.ctrl_reg_synch_reg[30]\,
      I4 => ctrl_reg_synch(9),
      I5 => dec_tready(17),
      O => \gen_AB_reg_slice.sel_rd_i_3__1_n_0\
    );
\gen_AB_reg_slice.sel_rd_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => \gen_AB_reg_slice.sel_rd_i_1__1_n_0\,
      Q => sel,
      R => \gen_AB_reg_slice.state[1]_i_1__1_n_0\
    );
\gen_AB_reg_slice.sel_wr_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => aclken,
      I1 => s_axis_tvalid(0),
      I2 => \^s_axis_tready[2]\,
      I3 => sel_wr,
      O => \gen_AB_reg_slice.sel_wr_i_1__1_n_0\
    );
\gen_AB_reg_slice.sel_wr_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => \gen_AB_reg_slice.sel_wr_i_1__1_n_0\,
      Q => sel_wr,
      R => \gen_AB_reg_slice.state[1]_i_1__1_n_0\
    );
\gen_AB_reg_slice.state[0]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFAADF00FF00FF00"
    )
        port map (
      I0 => aclken,
      I1 => \gen_AB_reg_slice.state[1]_i_3__1_n_0\,
      I2 => \gen_AB_reg_slice.state[1]_i_4__1_n_0\,
      I3 => \^gen_ab_reg_slice.payload_a_reg[36]_0\,
      I4 => s_axis_tvalid(0),
      I5 => \^s_axis_tready[2]\,
      O => \gen_AB_reg_slice.state[0]_i_1__1_n_0\
    );
\gen_AB_reg_slice.state[1]_i_10__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFF7"
    )
        port map (
      I0 => ctrl_reg_synch(17),
      I1 => ctrl_reg_synch(31),
      I2 => m_axis_tready(4),
      I3 => ctrl_reg_synch(16),
      I4 => ctrl_reg_synch(19),
      I5 => ctrl_reg_synch(18),
      O => dec_tready(18)
    );
\gen_AB_reg_slice.state[1]_i_1__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => areset_r,
      I1 => ctrl_reg_synch(33),
      O => \gen_AB_reg_slice.state[1]_i_1__1_n_0\
    );
\gen_AB_reg_slice.state[1]_i_2__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"75FFFFFF20AA20AA"
    )
        port map (
      I0 => aclken,
      I1 => \gen_AB_reg_slice.state[1]_i_3__1_n_0\,
      I2 => \gen_AB_reg_slice.state[1]_i_4__1_n_0\,
      I3 => \^gen_ab_reg_slice.payload_a_reg[36]_0\,
      I4 => s_axis_tvalid(0),
      I5 => \^s_axis_tready[2]\,
      O => \gen_AB_reg_slice.state[1]_i_2__1_n_0\
    );
\gen_AB_reg_slice.state[1]_i_3__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7FFF"
    )
        port map (
      I0 => dec_tready(15),
      I1 => dec_tready(14),
      I2 => dec_tready(17),
      I3 => dec_tready(16),
      O => \gen_AB_reg_slice.state[1]_i_3__1_n_0\
    );
\gen_AB_reg_slice.state[1]_i_4__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FEFF000000000000"
    )
        port map (
      I0 => ctrl_reg_synch(21),
      I1 => ctrl_reg_synch(22),
      I2 => \gen_static_router.gen_synch.ctrl_reg_synch_reg[33]\,
      I3 => ctrl_reg_synch(20),
      I4 => dec_tready(20),
      I5 => dec_tready(18),
      O => \gen_AB_reg_slice.state[1]_i_4__1_n_0\
    );
\gen_AB_reg_slice.state[1]_i_5__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFF7"
    )
        port map (
      I0 => ctrl_reg_synch(5),
      I1 => ctrl_reg_synch(28),
      I2 => m_axis_tready(1),
      I3 => ctrl_reg_synch(4),
      I4 => ctrl_reg_synch(7),
      I5 => ctrl_reg_synch(6),
      O => dec_tready(15)
    );
\gen_AB_reg_slice.state[1]_i_6__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFF7"
    )
        port map (
      I0 => ctrl_reg_synch(1),
      I1 => ctrl_reg_synch(27),
      I2 => m_axis_tready(0),
      I3 => ctrl_reg_synch(0),
      I4 => ctrl_reg_synch(3),
      I5 => ctrl_reg_synch(2),
      O => dec_tready(14)
    );
\gen_AB_reg_slice.state[1]_i_7__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFF7"
    )
        port map (
      I0 => ctrl_reg_synch(13),
      I1 => ctrl_reg_synch(30),
      I2 => m_axis_tready(3),
      I3 => ctrl_reg_synch(12),
      I4 => ctrl_reg_synch(15),
      I5 => ctrl_reg_synch(14),
      O => dec_tready(17)
    );
\gen_AB_reg_slice.state[1]_i_8__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFF7"
    )
        port map (
      I0 => ctrl_reg_synch(9),
      I1 => ctrl_reg_synch(29),
      I2 => m_axis_tready(2),
      I3 => ctrl_reg_synch(8),
      I4 => ctrl_reg_synch(11),
      I5 => ctrl_reg_synch(10),
      O => dec_tready(16)
    );
\gen_AB_reg_slice.state[1]_i_9__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFF7"
    )
        port map (
      I0 => ctrl_reg_synch(24),
      I1 => ctrl_reg_synch(32),
      I2 => m_axis_tready(5),
      I3 => ctrl_reg_synch(23),
      I4 => ctrl_reg_synch(26),
      I5 => ctrl_reg_synch(25),
      O => dec_tready(20)
    );
\gen_AB_reg_slice.state_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => \gen_AB_reg_slice.state[0]_i_1__1_n_0\,
      Q => \^gen_ab_reg_slice.payload_a_reg[36]_0\,
      R => \gen_AB_reg_slice.state[1]_i_1__1_n_0\
    );
\gen_AB_reg_slice.state_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => \gen_AB_reg_slice.state[1]_i_2__1_n_0\,
      Q => \^s_axis_tready[2]\,
      R => \gen_AB_reg_slice.state[1]_i_1__1_n_0\
    );
\m_axis_tdata[192]_INST_0_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => payload_b(0),
      I1 => payload_a(0),
      I2 => sel,
      O => p_22_out(0)
    );
\m_axis_tdata[193]_INST_0_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => payload_b(1),
      I1 => payload_a(1),
      I2 => sel,
      O => p_22_out(1)
    );
\m_axis_tdata[194]_INST_0_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => payload_b(2),
      I1 => payload_a(2),
      I2 => sel,
      O => p_22_out(2)
    );
\m_axis_tdata[195]_INST_0_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => payload_b(3),
      I1 => payload_a(3),
      I2 => sel,
      O => p_22_out(3)
    );
\m_axis_tdata[196]_INST_0_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => payload_b(4),
      I1 => payload_a(4),
      I2 => sel,
      O => p_22_out(4)
    );
\m_axis_tdata[197]_INST_0_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => payload_b(5),
      I1 => payload_a(5),
      I2 => sel,
      O => p_22_out(5)
    );
\m_axis_tdata[198]_INST_0_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => payload_b(6),
      I1 => payload_a(6),
      I2 => sel,
      O => p_22_out(6)
    );
\m_axis_tdata[199]_INST_0_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => payload_b(7),
      I1 => payload_a(7),
      I2 => sel,
      O => p_22_out(7)
    );
\m_axis_tdata[200]_INST_0_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => payload_b(8),
      I1 => payload_a(8),
      I2 => sel,
      O => p_22_out(8)
    );
\m_axis_tdata[201]_INST_0_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => payload_b(9),
      I1 => payload_a(9),
      I2 => sel,
      O => p_22_out(9)
    );
\m_axis_tdata[202]_INST_0_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => payload_b(10),
      I1 => payload_a(10),
      I2 => sel,
      O => p_22_out(10)
    );
\m_axis_tdata[203]_INST_0_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => payload_b(11),
      I1 => payload_a(11),
      I2 => sel,
      O => p_22_out(11)
    );
\m_axis_tdata[204]_INST_0_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => payload_b(12),
      I1 => payload_a(12),
      I2 => sel,
      O => p_22_out(12)
    );
\m_axis_tdata[205]_INST_0_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => payload_b(13),
      I1 => payload_a(13),
      I2 => sel,
      O => p_22_out(13)
    );
\m_axis_tdata[206]_INST_0_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => payload_b(14),
      I1 => payload_a(14),
      I2 => sel,
      O => p_22_out(14)
    );
\m_axis_tdata[207]_INST_0_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => payload_b(15),
      I1 => payload_a(15),
      I2 => sel,
      O => p_22_out(15)
    );
\m_axis_tdata[208]_INST_0_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => payload_b(16),
      I1 => payload_a(16),
      I2 => sel,
      O => p_22_out(16)
    );
\m_axis_tdata[209]_INST_0_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => payload_b(17),
      I1 => payload_a(17),
      I2 => sel,
      O => p_22_out(17)
    );
\m_axis_tdata[210]_INST_0_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => payload_b(18),
      I1 => payload_a(18),
      I2 => sel,
      O => p_22_out(18)
    );
\m_axis_tdata[211]_INST_0_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => payload_b(19),
      I1 => payload_a(19),
      I2 => sel,
      O => p_22_out(19)
    );
\m_axis_tdata[212]_INST_0_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => payload_b(20),
      I1 => payload_a(20),
      I2 => sel,
      O => p_22_out(20)
    );
\m_axis_tdata[213]_INST_0_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => payload_b(21),
      I1 => payload_a(21),
      I2 => sel,
      O => p_22_out(21)
    );
\m_axis_tdata[214]_INST_0_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => payload_b(22),
      I1 => payload_a(22),
      I2 => sel,
      O => p_22_out(22)
    );
\m_axis_tdata[215]_INST_0_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => payload_b(23),
      I1 => payload_a(23),
      I2 => sel,
      O => p_22_out(23)
    );
\m_axis_tdata[216]_INST_0_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => payload_b(24),
      I1 => payload_a(24),
      I2 => sel,
      O => p_22_out(24)
    );
\m_axis_tdata[217]_INST_0_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => payload_b(25),
      I1 => payload_a(25),
      I2 => sel,
      O => p_22_out(25)
    );
\m_axis_tdata[218]_INST_0_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => payload_b(26),
      I1 => payload_a(26),
      I2 => sel,
      O => p_22_out(26)
    );
\m_axis_tdata[219]_INST_0_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => payload_b(27),
      I1 => payload_a(27),
      I2 => sel,
      O => p_22_out(27)
    );
\m_axis_tdata[220]_INST_0_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => payload_b(28),
      I1 => payload_a(28),
      I2 => sel,
      O => p_22_out(28)
    );
\m_axis_tdata[221]_INST_0_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => payload_b(29),
      I1 => payload_a(29),
      I2 => sel,
      O => p_22_out(29)
    );
\m_axis_tdata[222]_INST_0_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => payload_b(30),
      I1 => payload_a(30),
      I2 => sel,
      O => p_22_out(30)
    );
\m_axis_tdata[223]_INST_0_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => payload_b(31),
      I1 => payload_a(31),
      I2 => sel,
      O => p_22_out(31)
    );
\m_axis_tkeep[24]_INST_0_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => payload_b(32),
      I1 => payload_a(32),
      I2 => sel,
      O => p_22_out(32)
    );
\m_axis_tkeep[25]_INST_0_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => payload_b(33),
      I1 => payload_a(33),
      I2 => sel,
      O => p_22_out(33)
    );
\m_axis_tkeep[26]_INST_0_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => payload_b(34),
      I1 => payload_a(34),
      I2 => sel,
      O => p_22_out(34)
    );
\m_axis_tkeep[27]_INST_0_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => payload_b(35),
      I1 => payload_a(35),
      I2 => sel,
      O => p_22_out(35)
    );
\m_axis_tlast[6]_INST_0_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => payload_b(36),
      I1 => payload_a(36),
      I2 => sel,
      O => p_22_out(36)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \top_xbar_4_axis_switch_v1_1_8_axi_ctrl_read\ is
  port (
    Q : out STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_ctrl_rvalid : out STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_ctrl_rdata : out STD_LOGIC_VECTOR ( 31 downto 0 );
    \gen_reg[3].reg_data_reg[127]\ : in STD_LOGIC;
    \gen_reg[6].reg_data_reg[223]\ : in STD_LOGIC;
    \gen_reg[0].reg_data_reg[31]\ : in STD_LOGIC_VECTOR ( 31 downto 0 );
    \gen_reg[3].reg_data_reg[96]\ : in STD_LOGIC;
    \gen_reg[3].reg_data_reg[97]\ : in STD_LOGIC;
    \gen_reg[3].reg_data_reg[98]\ : in STD_LOGIC;
    \gen_reg[3].reg_data_reg[99]\ : in STD_LOGIC;
    \gen_reg[3].reg_data_reg[100]\ : in STD_LOGIC;
    \gen_reg[3].reg_data_reg[101]\ : in STD_LOGIC;
    \gen_reg[3].reg_data_reg[102]\ : in STD_LOGIC;
    \gen_reg[3].reg_data_reg[103]\ : in STD_LOGIC;
    \gen_reg[3].reg_data_reg[104]\ : in STD_LOGIC;
    \gen_reg[3].reg_data_reg[105]\ : in STD_LOGIC;
    \gen_reg[3].reg_data_reg[106]\ : in STD_LOGIC;
    \gen_reg[3].reg_data_reg[107]\ : in STD_LOGIC;
    \gen_reg[3].reg_data_reg[108]\ : in STD_LOGIC;
    \gen_reg[3].reg_data_reg[109]\ : in STD_LOGIC;
    \gen_reg[3].reg_data_reg[110]\ : in STD_LOGIC;
    \gen_reg[3].reg_data_reg[111]\ : in STD_LOGIC;
    \gen_reg[3].reg_data_reg[112]\ : in STD_LOGIC;
    \gen_reg[3].reg_data_reg[113]\ : in STD_LOGIC;
    \gen_reg[3].reg_data_reg[114]\ : in STD_LOGIC;
    \gen_reg[3].reg_data_reg[115]\ : in STD_LOGIC;
    \gen_reg[3].reg_data_reg[116]\ : in STD_LOGIC;
    \gen_reg[3].reg_data_reg[117]\ : in STD_LOGIC;
    \gen_reg[3].reg_data_reg[118]\ : in STD_LOGIC;
    \gen_reg[3].reg_data_reg[119]\ : in STD_LOGIC;
    \gen_reg[3].reg_data_reg[120]\ : in STD_LOGIC;
    \gen_reg[3].reg_data_reg[121]\ : in STD_LOGIC;
    \gen_reg[3].reg_data_reg[122]\ : in STD_LOGIC;
    \gen_reg[3].reg_data_reg[123]\ : in STD_LOGIC;
    \gen_reg[3].reg_data_reg[124]\ : in STD_LOGIC;
    \gen_reg[3].reg_data_reg[125]\ : in STD_LOGIC;
    \gen_reg[3].reg_data_reg[126]\ : in STD_LOGIC;
    \gen_reg[4].reg_data_reg[158]\ : in STD_LOGIC_VECTOR ( 30 downto 0 );
    \gen_reg[5].reg_data_reg[190]\ : in STD_LOGIC_VECTOR ( 30 downto 0 );
    \gen_reg[6].reg_data_reg[222]\ : in STD_LOGIC_VECTOR ( 30 downto 0 );
    s_axi_ctrl_arvalid : in STD_LOGIC;
    s_axi_ctrl_rready : in STD_LOGIC;
    s_axi_ctrl_areset : in STD_LOGIC;
    s_axi_ctrl_aclk : in STD_LOGIC;
    s_axi_ctrl_araddr : in STD_LOGIC_VECTOR ( 4 downto 0 )
  );
end \top_xbar_4_axis_switch_v1_1_8_axi_ctrl_read\;

architecture STRUCTURE of \top_xbar_4_axis_switch_v1_1_8_axi_ctrl_read\ is
  signal \^q\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \addr_r_reg_n_0_[6]\ : STD_LOGIC;
  signal \data[0]_i_1_n_0\ : STD_LOGIC;
  signal \data[0]_i_2_n_0\ : STD_LOGIC;
  signal \data[10]_i_1_n_0\ : STD_LOGIC;
  signal \data[10]_i_2_n_0\ : STD_LOGIC;
  signal \data[11]_i_1_n_0\ : STD_LOGIC;
  signal \data[11]_i_2_n_0\ : STD_LOGIC;
  signal \data[12]_i_1_n_0\ : STD_LOGIC;
  signal \data[12]_i_2_n_0\ : STD_LOGIC;
  signal \data[13]_i_1_n_0\ : STD_LOGIC;
  signal \data[13]_i_2_n_0\ : STD_LOGIC;
  signal \data[14]_i_1_n_0\ : STD_LOGIC;
  signal \data[14]_i_2_n_0\ : STD_LOGIC;
  signal \data[15]_i_1_n_0\ : STD_LOGIC;
  signal \data[15]_i_2_n_0\ : STD_LOGIC;
  signal \data[16]_i_1_n_0\ : STD_LOGIC;
  signal \data[16]_i_2_n_0\ : STD_LOGIC;
  signal \data[17]_i_1_n_0\ : STD_LOGIC;
  signal \data[17]_i_2_n_0\ : STD_LOGIC;
  signal \data[18]_i_1_n_0\ : STD_LOGIC;
  signal \data[18]_i_2_n_0\ : STD_LOGIC;
  signal \data[19]_i_1_n_0\ : STD_LOGIC;
  signal \data[19]_i_2_n_0\ : STD_LOGIC;
  signal \data[1]_i_1_n_0\ : STD_LOGIC;
  signal \data[1]_i_2_n_0\ : STD_LOGIC;
  signal \data[20]_i_1_n_0\ : STD_LOGIC;
  signal \data[20]_i_2_n_0\ : STD_LOGIC;
  signal \data[21]_i_1_n_0\ : STD_LOGIC;
  signal \data[21]_i_2_n_0\ : STD_LOGIC;
  signal \data[22]_i_1_n_0\ : STD_LOGIC;
  signal \data[22]_i_2_n_0\ : STD_LOGIC;
  signal \data[23]_i_1_n_0\ : STD_LOGIC;
  signal \data[23]_i_2_n_0\ : STD_LOGIC;
  signal \data[24]_i_1_n_0\ : STD_LOGIC;
  signal \data[24]_i_2_n_0\ : STD_LOGIC;
  signal \data[25]_i_1_n_0\ : STD_LOGIC;
  signal \data[25]_i_2_n_0\ : STD_LOGIC;
  signal \data[26]_i_1_n_0\ : STD_LOGIC;
  signal \data[26]_i_2_n_0\ : STD_LOGIC;
  signal \data[27]_i_1_n_0\ : STD_LOGIC;
  signal \data[27]_i_2_n_0\ : STD_LOGIC;
  signal \data[28]_i_1_n_0\ : STD_LOGIC;
  signal \data[28]_i_2_n_0\ : STD_LOGIC;
  signal \data[29]_i_1_n_0\ : STD_LOGIC;
  signal \data[29]_i_2_n_0\ : STD_LOGIC;
  signal \data[2]_i_1_n_0\ : STD_LOGIC;
  signal \data[2]_i_2_n_0\ : STD_LOGIC;
  signal \data[30]_i_1_n_0\ : STD_LOGIC;
  signal \data[30]_i_2_n_0\ : STD_LOGIC;
  signal \data[30]_i_3_n_0\ : STD_LOGIC;
  signal \data[30]_i_4_n_0\ : STD_LOGIC;
  signal \data[31]_i_1_n_0\ : STD_LOGIC;
  signal \data[31]_i_4_n_0\ : STD_LOGIC;
  signal \data[3]_i_1_n_0\ : STD_LOGIC;
  signal \data[3]_i_2_n_0\ : STD_LOGIC;
  signal \data[4]_i_1_n_0\ : STD_LOGIC;
  signal \data[4]_i_2_n_0\ : STD_LOGIC;
  signal \data[5]_i_1_n_0\ : STD_LOGIC;
  signal \data[5]_i_2_n_0\ : STD_LOGIC;
  signal \data[6]_i_1_n_0\ : STD_LOGIC;
  signal \data[6]_i_2_n_0\ : STD_LOGIC;
  signal \data[7]_i_1_n_0\ : STD_LOGIC;
  signal \data[7]_i_2_n_0\ : STD_LOGIC;
  signal \data[8]_i_1_n_0\ : STD_LOGIC;
  signal \data[8]_i_2_n_0\ : STD_LOGIC;
  signal \data[9]_i_1_n_0\ : STD_LOGIC;
  signal \data[9]_i_2_n_0\ : STD_LOGIC;
  signal \^s_axi_ctrl_rvalid\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal sel0 : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal state : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \state[0]_i_1\ : label is "soft_lutpair127";
  attribute SOFT_HLUTNM of \state[1]_i_1\ : label is "soft_lutpair127";
begin
  Q(1 downto 0) <= \^q\(1 downto 0);
  s_axi_ctrl_rvalid(1 downto 0) <= \^s_axi_ctrl_rvalid\(1 downto 0);
\addr_r_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_ctrl_aclk,
      CE => '1',
      D => s_axi_ctrl_araddr(0),
      Q => \^q\(0),
      R => '0'
    );
\addr_r_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_ctrl_aclk,
      CE => '1',
      D => s_axi_ctrl_araddr(1),
      Q => \^q\(1),
      R => '0'
    );
\addr_r_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_ctrl_aclk,
      CE => '1',
      D => s_axi_ctrl_araddr(2),
      Q => sel0(2),
      R => '0'
    );
\addr_r_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_ctrl_aclk,
      CE => '1',
      D => s_axi_ctrl_araddr(3),
      Q => sel0(3),
      R => '0'
    );
\addr_r_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_ctrl_aclk,
      CE => '1',
      D => s_axi_ctrl_araddr(4),
      Q => \addr_r_reg_n_0_[6]\,
      R => '0'
    );
\data[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"444F4444444F444F"
    )
        port map (
      I0 => \data[30]_i_2_n_0\,
      I1 => \gen_reg[0].reg_data_reg[31]\(0),
      I2 => \data[30]_i_4_n_0\,
      I3 => \data[0]_i_2_n_0\,
      I4 => sel0(2),
      I5 => \gen_reg[3].reg_data_reg[96]\,
      O => \data[0]_i_1_n_0\
    );
\data[0]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A0A002A2AAAA02A2"
    )
        port map (
      I0 => sel0(2),
      I1 => \gen_reg[4].reg_data_reg[158]\(0),
      I2 => \^q\(0),
      I3 => \gen_reg[5].reg_data_reg[190]\(0),
      I4 => \^q\(1),
      I5 => \gen_reg[6].reg_data_reg[222]\(0),
      O => \data[0]_i_2_n_0\
    );
\data[10]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"444F4444444F444F"
    )
        port map (
      I0 => \data[30]_i_2_n_0\,
      I1 => \gen_reg[0].reg_data_reg[31]\(10),
      I2 => \data[30]_i_4_n_0\,
      I3 => \data[10]_i_2_n_0\,
      I4 => sel0(2),
      I5 => \gen_reg[3].reg_data_reg[106]\,
      O => \data[10]_i_1_n_0\
    );
\data[10]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A0A002A2AAAA02A2"
    )
        port map (
      I0 => sel0(2),
      I1 => \gen_reg[4].reg_data_reg[158]\(10),
      I2 => \^q\(0),
      I3 => \gen_reg[5].reg_data_reg[190]\(10),
      I4 => \^q\(1),
      I5 => \gen_reg[6].reg_data_reg[222]\(10),
      O => \data[10]_i_2_n_0\
    );
\data[11]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"444F4444444F444F"
    )
        port map (
      I0 => \data[30]_i_2_n_0\,
      I1 => \gen_reg[0].reg_data_reg[31]\(11),
      I2 => \data[30]_i_4_n_0\,
      I3 => \data[11]_i_2_n_0\,
      I4 => sel0(2),
      I5 => \gen_reg[3].reg_data_reg[107]\,
      O => \data[11]_i_1_n_0\
    );
\data[11]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A0A002A2AAAA02A2"
    )
        port map (
      I0 => sel0(2),
      I1 => \gen_reg[4].reg_data_reg[158]\(11),
      I2 => \^q\(0),
      I3 => \gen_reg[5].reg_data_reg[190]\(11),
      I4 => \^q\(1),
      I5 => \gen_reg[6].reg_data_reg[222]\(11),
      O => \data[11]_i_2_n_0\
    );
\data[12]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"444F4444444F444F"
    )
        port map (
      I0 => \data[30]_i_2_n_0\,
      I1 => \gen_reg[0].reg_data_reg[31]\(12),
      I2 => \data[30]_i_4_n_0\,
      I3 => \data[12]_i_2_n_0\,
      I4 => sel0(2),
      I5 => \gen_reg[3].reg_data_reg[108]\,
      O => \data[12]_i_1_n_0\
    );
\data[12]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A0A002A2AAAA02A2"
    )
        port map (
      I0 => sel0(2),
      I1 => \gen_reg[4].reg_data_reg[158]\(12),
      I2 => \^q\(0),
      I3 => \gen_reg[5].reg_data_reg[190]\(12),
      I4 => \^q\(1),
      I5 => \gen_reg[6].reg_data_reg[222]\(12),
      O => \data[12]_i_2_n_0\
    );
\data[13]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"444F4444444F444F"
    )
        port map (
      I0 => \data[30]_i_2_n_0\,
      I1 => \gen_reg[0].reg_data_reg[31]\(13),
      I2 => \data[30]_i_4_n_0\,
      I3 => \data[13]_i_2_n_0\,
      I4 => sel0(2),
      I5 => \gen_reg[3].reg_data_reg[109]\,
      O => \data[13]_i_1_n_0\
    );
\data[13]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A0A002A2AAAA02A2"
    )
        port map (
      I0 => sel0(2),
      I1 => \gen_reg[4].reg_data_reg[158]\(13),
      I2 => \^q\(0),
      I3 => \gen_reg[5].reg_data_reg[190]\(13),
      I4 => \^q\(1),
      I5 => \gen_reg[6].reg_data_reg[222]\(13),
      O => \data[13]_i_2_n_0\
    );
\data[14]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"444F4444444F444F"
    )
        port map (
      I0 => \data[30]_i_2_n_0\,
      I1 => \gen_reg[0].reg_data_reg[31]\(14),
      I2 => \data[30]_i_4_n_0\,
      I3 => \data[14]_i_2_n_0\,
      I4 => sel0(2),
      I5 => \gen_reg[3].reg_data_reg[110]\,
      O => \data[14]_i_1_n_0\
    );
\data[14]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A0A002A2AAAA02A2"
    )
        port map (
      I0 => sel0(2),
      I1 => \gen_reg[4].reg_data_reg[158]\(14),
      I2 => \^q\(0),
      I3 => \gen_reg[5].reg_data_reg[190]\(14),
      I4 => \^q\(1),
      I5 => \gen_reg[6].reg_data_reg[222]\(14),
      O => \data[14]_i_2_n_0\
    );
\data[15]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"444F4444444F444F"
    )
        port map (
      I0 => \data[30]_i_2_n_0\,
      I1 => \gen_reg[0].reg_data_reg[31]\(15),
      I2 => \data[30]_i_4_n_0\,
      I3 => \data[15]_i_2_n_0\,
      I4 => sel0(2),
      I5 => \gen_reg[3].reg_data_reg[111]\,
      O => \data[15]_i_1_n_0\
    );
\data[15]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A0A002A2AAAA02A2"
    )
        port map (
      I0 => sel0(2),
      I1 => \gen_reg[4].reg_data_reg[158]\(15),
      I2 => \^q\(0),
      I3 => \gen_reg[5].reg_data_reg[190]\(15),
      I4 => \^q\(1),
      I5 => \gen_reg[6].reg_data_reg[222]\(15),
      O => \data[15]_i_2_n_0\
    );
\data[16]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"444F4444444F444F"
    )
        port map (
      I0 => \data[30]_i_2_n_0\,
      I1 => \gen_reg[0].reg_data_reg[31]\(16),
      I2 => \data[30]_i_4_n_0\,
      I3 => \data[16]_i_2_n_0\,
      I4 => sel0(2),
      I5 => \gen_reg[3].reg_data_reg[112]\,
      O => \data[16]_i_1_n_0\
    );
\data[16]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A0A002A2AAAA02A2"
    )
        port map (
      I0 => sel0(2),
      I1 => \gen_reg[4].reg_data_reg[158]\(16),
      I2 => \^q\(0),
      I3 => \gen_reg[5].reg_data_reg[190]\(16),
      I4 => \^q\(1),
      I5 => \gen_reg[6].reg_data_reg[222]\(16),
      O => \data[16]_i_2_n_0\
    );
\data[17]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"444F4444444F444F"
    )
        port map (
      I0 => \data[30]_i_2_n_0\,
      I1 => \gen_reg[0].reg_data_reg[31]\(17),
      I2 => \data[30]_i_4_n_0\,
      I3 => \data[17]_i_2_n_0\,
      I4 => sel0(2),
      I5 => \gen_reg[3].reg_data_reg[113]\,
      O => \data[17]_i_1_n_0\
    );
\data[17]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A0A002A2AAAA02A2"
    )
        port map (
      I0 => sel0(2),
      I1 => \gen_reg[4].reg_data_reg[158]\(17),
      I2 => \^q\(0),
      I3 => \gen_reg[5].reg_data_reg[190]\(17),
      I4 => \^q\(1),
      I5 => \gen_reg[6].reg_data_reg[222]\(17),
      O => \data[17]_i_2_n_0\
    );
\data[18]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"444F4444444F444F"
    )
        port map (
      I0 => \data[30]_i_2_n_0\,
      I1 => \gen_reg[0].reg_data_reg[31]\(18),
      I2 => \data[30]_i_4_n_0\,
      I3 => \data[18]_i_2_n_0\,
      I4 => sel0(2),
      I5 => \gen_reg[3].reg_data_reg[114]\,
      O => \data[18]_i_1_n_0\
    );
\data[18]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A0A002A2AAAA02A2"
    )
        port map (
      I0 => sel0(2),
      I1 => \gen_reg[4].reg_data_reg[158]\(18),
      I2 => \^q\(0),
      I3 => \gen_reg[5].reg_data_reg[190]\(18),
      I4 => \^q\(1),
      I5 => \gen_reg[6].reg_data_reg[222]\(18),
      O => \data[18]_i_2_n_0\
    );
\data[19]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"444F4444444F444F"
    )
        port map (
      I0 => \data[30]_i_2_n_0\,
      I1 => \gen_reg[0].reg_data_reg[31]\(19),
      I2 => \data[30]_i_4_n_0\,
      I3 => \data[19]_i_2_n_0\,
      I4 => sel0(2),
      I5 => \gen_reg[3].reg_data_reg[115]\,
      O => \data[19]_i_1_n_0\
    );
\data[19]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A0A002A2AAAA02A2"
    )
        port map (
      I0 => sel0(2),
      I1 => \gen_reg[4].reg_data_reg[158]\(19),
      I2 => \^q\(0),
      I3 => \gen_reg[5].reg_data_reg[190]\(19),
      I4 => \^q\(1),
      I5 => \gen_reg[6].reg_data_reg[222]\(19),
      O => \data[19]_i_2_n_0\
    );
\data[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"444F4444444F444F"
    )
        port map (
      I0 => \data[30]_i_2_n_0\,
      I1 => \gen_reg[0].reg_data_reg[31]\(1),
      I2 => \data[30]_i_4_n_0\,
      I3 => \data[1]_i_2_n_0\,
      I4 => sel0(2),
      I5 => \gen_reg[3].reg_data_reg[97]\,
      O => \data[1]_i_1_n_0\
    );
\data[1]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A0A002A2AAAA02A2"
    )
        port map (
      I0 => sel0(2),
      I1 => \gen_reg[4].reg_data_reg[158]\(1),
      I2 => \^q\(0),
      I3 => \gen_reg[5].reg_data_reg[190]\(1),
      I4 => \^q\(1),
      I5 => \gen_reg[6].reg_data_reg[222]\(1),
      O => \data[1]_i_2_n_0\
    );
\data[20]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"444F4444444F444F"
    )
        port map (
      I0 => \data[30]_i_2_n_0\,
      I1 => \gen_reg[0].reg_data_reg[31]\(20),
      I2 => \data[30]_i_4_n_0\,
      I3 => \data[20]_i_2_n_0\,
      I4 => sel0(2),
      I5 => \gen_reg[3].reg_data_reg[116]\,
      O => \data[20]_i_1_n_0\
    );
\data[20]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A0A002A2AAAA02A2"
    )
        port map (
      I0 => sel0(2),
      I1 => \gen_reg[4].reg_data_reg[158]\(20),
      I2 => \^q\(0),
      I3 => \gen_reg[5].reg_data_reg[190]\(20),
      I4 => \^q\(1),
      I5 => \gen_reg[6].reg_data_reg[222]\(20),
      O => \data[20]_i_2_n_0\
    );
\data[21]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"444F4444444F444F"
    )
        port map (
      I0 => \data[30]_i_2_n_0\,
      I1 => \gen_reg[0].reg_data_reg[31]\(21),
      I2 => \data[30]_i_4_n_0\,
      I3 => \data[21]_i_2_n_0\,
      I4 => sel0(2),
      I5 => \gen_reg[3].reg_data_reg[117]\,
      O => \data[21]_i_1_n_0\
    );
\data[21]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A0A002A2AAAA02A2"
    )
        port map (
      I0 => sel0(2),
      I1 => \gen_reg[4].reg_data_reg[158]\(21),
      I2 => \^q\(0),
      I3 => \gen_reg[5].reg_data_reg[190]\(21),
      I4 => \^q\(1),
      I5 => \gen_reg[6].reg_data_reg[222]\(21),
      O => \data[21]_i_2_n_0\
    );
\data[22]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"444F4444444F444F"
    )
        port map (
      I0 => \data[30]_i_2_n_0\,
      I1 => \gen_reg[0].reg_data_reg[31]\(22),
      I2 => \data[30]_i_4_n_0\,
      I3 => \data[22]_i_2_n_0\,
      I4 => sel0(2),
      I5 => \gen_reg[3].reg_data_reg[118]\,
      O => \data[22]_i_1_n_0\
    );
\data[22]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A0A002A2AAAA02A2"
    )
        port map (
      I0 => sel0(2),
      I1 => \gen_reg[4].reg_data_reg[158]\(22),
      I2 => \^q\(0),
      I3 => \gen_reg[5].reg_data_reg[190]\(22),
      I4 => \^q\(1),
      I5 => \gen_reg[6].reg_data_reg[222]\(22),
      O => \data[22]_i_2_n_0\
    );
\data[23]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"444F4444444F444F"
    )
        port map (
      I0 => \data[30]_i_2_n_0\,
      I1 => \gen_reg[0].reg_data_reg[31]\(23),
      I2 => \data[30]_i_4_n_0\,
      I3 => \data[23]_i_2_n_0\,
      I4 => sel0(2),
      I5 => \gen_reg[3].reg_data_reg[119]\,
      O => \data[23]_i_1_n_0\
    );
\data[23]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A0A002A2AAAA02A2"
    )
        port map (
      I0 => sel0(2),
      I1 => \gen_reg[4].reg_data_reg[158]\(23),
      I2 => \^q\(0),
      I3 => \gen_reg[5].reg_data_reg[190]\(23),
      I4 => \^q\(1),
      I5 => \gen_reg[6].reg_data_reg[222]\(23),
      O => \data[23]_i_2_n_0\
    );
\data[24]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"444F4444444F444F"
    )
        port map (
      I0 => \data[30]_i_2_n_0\,
      I1 => \gen_reg[0].reg_data_reg[31]\(24),
      I2 => \data[30]_i_4_n_0\,
      I3 => \data[24]_i_2_n_0\,
      I4 => sel0(2),
      I5 => \gen_reg[3].reg_data_reg[120]\,
      O => \data[24]_i_1_n_0\
    );
\data[24]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A0A002A2AAAA02A2"
    )
        port map (
      I0 => sel0(2),
      I1 => \gen_reg[4].reg_data_reg[158]\(24),
      I2 => \^q\(0),
      I3 => \gen_reg[5].reg_data_reg[190]\(24),
      I4 => \^q\(1),
      I5 => \gen_reg[6].reg_data_reg[222]\(24),
      O => \data[24]_i_2_n_0\
    );
\data[25]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"444F4444444F444F"
    )
        port map (
      I0 => \data[30]_i_2_n_0\,
      I1 => \gen_reg[0].reg_data_reg[31]\(25),
      I2 => \data[30]_i_4_n_0\,
      I3 => \data[25]_i_2_n_0\,
      I4 => sel0(2),
      I5 => \gen_reg[3].reg_data_reg[121]\,
      O => \data[25]_i_1_n_0\
    );
\data[25]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A0A002A2AAAA02A2"
    )
        port map (
      I0 => sel0(2),
      I1 => \gen_reg[4].reg_data_reg[158]\(25),
      I2 => \^q\(0),
      I3 => \gen_reg[5].reg_data_reg[190]\(25),
      I4 => \^q\(1),
      I5 => \gen_reg[6].reg_data_reg[222]\(25),
      O => \data[25]_i_2_n_0\
    );
\data[26]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"444F4444444F444F"
    )
        port map (
      I0 => \data[30]_i_2_n_0\,
      I1 => \gen_reg[0].reg_data_reg[31]\(26),
      I2 => \data[30]_i_4_n_0\,
      I3 => \data[26]_i_2_n_0\,
      I4 => sel0(2),
      I5 => \gen_reg[3].reg_data_reg[122]\,
      O => \data[26]_i_1_n_0\
    );
\data[26]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A0A002A2AAAA02A2"
    )
        port map (
      I0 => sel0(2),
      I1 => \gen_reg[4].reg_data_reg[158]\(26),
      I2 => \^q\(0),
      I3 => \gen_reg[5].reg_data_reg[190]\(26),
      I4 => \^q\(1),
      I5 => \gen_reg[6].reg_data_reg[222]\(26),
      O => \data[26]_i_2_n_0\
    );
\data[27]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"444F4444444F444F"
    )
        port map (
      I0 => \data[30]_i_2_n_0\,
      I1 => \gen_reg[0].reg_data_reg[31]\(27),
      I2 => \data[30]_i_4_n_0\,
      I3 => \data[27]_i_2_n_0\,
      I4 => sel0(2),
      I5 => \gen_reg[3].reg_data_reg[123]\,
      O => \data[27]_i_1_n_0\
    );
\data[27]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A0A002A2AAAA02A2"
    )
        port map (
      I0 => sel0(2),
      I1 => \gen_reg[4].reg_data_reg[158]\(27),
      I2 => \^q\(0),
      I3 => \gen_reg[5].reg_data_reg[190]\(27),
      I4 => \^q\(1),
      I5 => \gen_reg[6].reg_data_reg[222]\(27),
      O => \data[27]_i_2_n_0\
    );
\data[28]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"444F4444444F444F"
    )
        port map (
      I0 => \data[30]_i_2_n_0\,
      I1 => \gen_reg[0].reg_data_reg[31]\(28),
      I2 => \data[30]_i_4_n_0\,
      I3 => \data[28]_i_2_n_0\,
      I4 => sel0(2),
      I5 => \gen_reg[3].reg_data_reg[124]\,
      O => \data[28]_i_1_n_0\
    );
\data[28]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A0A002A2AAAA02A2"
    )
        port map (
      I0 => sel0(2),
      I1 => \gen_reg[4].reg_data_reg[158]\(28),
      I2 => \^q\(0),
      I3 => \gen_reg[5].reg_data_reg[190]\(28),
      I4 => \^q\(1),
      I5 => \gen_reg[6].reg_data_reg[222]\(28),
      O => \data[28]_i_2_n_0\
    );
\data[29]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"444F4444444F444F"
    )
        port map (
      I0 => \data[30]_i_2_n_0\,
      I1 => \gen_reg[0].reg_data_reg[31]\(29),
      I2 => \data[30]_i_4_n_0\,
      I3 => \data[29]_i_2_n_0\,
      I4 => sel0(2),
      I5 => \gen_reg[3].reg_data_reg[125]\,
      O => \data[29]_i_1_n_0\
    );
\data[29]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A0A002A2AAAA02A2"
    )
        port map (
      I0 => sel0(2),
      I1 => \gen_reg[4].reg_data_reg[158]\(29),
      I2 => \^q\(0),
      I3 => \gen_reg[5].reg_data_reg[190]\(29),
      I4 => \^q\(1),
      I5 => \gen_reg[6].reg_data_reg[222]\(29),
      O => \data[29]_i_2_n_0\
    );
\data[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"444F4444444F444F"
    )
        port map (
      I0 => \data[30]_i_2_n_0\,
      I1 => \gen_reg[0].reg_data_reg[31]\(2),
      I2 => \data[30]_i_4_n_0\,
      I3 => \data[2]_i_2_n_0\,
      I4 => sel0(2),
      I5 => \gen_reg[3].reg_data_reg[98]\,
      O => \data[2]_i_1_n_0\
    );
\data[2]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A0A002A2AAAA02A2"
    )
        port map (
      I0 => sel0(2),
      I1 => \gen_reg[4].reg_data_reg[158]\(2),
      I2 => \^q\(0),
      I3 => \gen_reg[5].reg_data_reg[190]\(2),
      I4 => \^q\(1),
      I5 => \gen_reg[6].reg_data_reg[222]\(2),
      O => \data[2]_i_2_n_0\
    );
\data[30]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"444F4444444F444F"
    )
        port map (
      I0 => \data[30]_i_2_n_0\,
      I1 => \gen_reg[0].reg_data_reg[31]\(30),
      I2 => \data[30]_i_3_n_0\,
      I3 => \data[30]_i_4_n_0\,
      I4 => sel0(2),
      I5 => \gen_reg[3].reg_data_reg[126]\,
      O => \data[30]_i_1_n_0\
    );
\data[30]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
        port map (
      I0 => \^q\(1),
      I1 => \addr_r_reg_n_0_[6]\,
      I2 => sel0(2),
      I3 => sel0(3),
      I4 => \^q\(0),
      O => \data[30]_i_2_n_0\
    );
\data[30]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A0A002A2AAAA02A2"
    )
        port map (
      I0 => sel0(2),
      I1 => \gen_reg[4].reg_data_reg[158]\(30),
      I2 => \^q\(0),
      I3 => \gen_reg[5].reg_data_reg[190]\(30),
      I4 => \^q\(1),
      I5 => \gen_reg[6].reg_data_reg[222]\(30),
      O => \data[30]_i_3_n_0\
    );
\data[30]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => sel0(3),
      I1 => \addr_r_reg_n_0_[6]\,
      O => \data[30]_i_4_n_0\
    );
\data[31]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FEAEFFFFFEAE0000"
    )
        port map (
      I0 => sel0(3),
      I1 => \gen_reg[3].reg_data_reg[127]\,
      I2 => sel0(2),
      I3 => \gen_reg[6].reg_data_reg[223]\,
      I4 => \addr_r_reg_n_0_[6]\,
      I5 => \data[31]_i_4_n_0\,
      O => \data[31]_i_1_n_0\
    );
\data[31]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000100"
    )
        port map (
      I0 => sel0(3),
      I1 => sel0(2),
      I2 => \^q\(0),
      I3 => \gen_reg[0].reg_data_reg[31]\(31),
      I4 => \^q\(1),
      O => \data[31]_i_4_n_0\
    );
\data[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"444F4444444F444F"
    )
        port map (
      I0 => \data[30]_i_2_n_0\,
      I1 => \gen_reg[0].reg_data_reg[31]\(3),
      I2 => \data[30]_i_4_n_0\,
      I3 => \data[3]_i_2_n_0\,
      I4 => sel0(2),
      I5 => \gen_reg[3].reg_data_reg[99]\,
      O => \data[3]_i_1_n_0\
    );
\data[3]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A0A002A2AAAA02A2"
    )
        port map (
      I0 => sel0(2),
      I1 => \gen_reg[4].reg_data_reg[158]\(3),
      I2 => \^q\(0),
      I3 => \gen_reg[5].reg_data_reg[190]\(3),
      I4 => \^q\(1),
      I5 => \gen_reg[6].reg_data_reg[222]\(3),
      O => \data[3]_i_2_n_0\
    );
\data[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"444F4444444F444F"
    )
        port map (
      I0 => \data[30]_i_2_n_0\,
      I1 => \gen_reg[0].reg_data_reg[31]\(4),
      I2 => \data[30]_i_4_n_0\,
      I3 => \data[4]_i_2_n_0\,
      I4 => sel0(2),
      I5 => \gen_reg[3].reg_data_reg[100]\,
      O => \data[4]_i_1_n_0\
    );
\data[4]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A0A002A2AAAA02A2"
    )
        port map (
      I0 => sel0(2),
      I1 => \gen_reg[4].reg_data_reg[158]\(4),
      I2 => \^q\(0),
      I3 => \gen_reg[5].reg_data_reg[190]\(4),
      I4 => \^q\(1),
      I5 => \gen_reg[6].reg_data_reg[222]\(4),
      O => \data[4]_i_2_n_0\
    );
\data[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"444F4444444F444F"
    )
        port map (
      I0 => \data[30]_i_2_n_0\,
      I1 => \gen_reg[0].reg_data_reg[31]\(5),
      I2 => \data[30]_i_4_n_0\,
      I3 => \data[5]_i_2_n_0\,
      I4 => sel0(2),
      I5 => \gen_reg[3].reg_data_reg[101]\,
      O => \data[5]_i_1_n_0\
    );
\data[5]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A0A002A2AAAA02A2"
    )
        port map (
      I0 => sel0(2),
      I1 => \gen_reg[4].reg_data_reg[158]\(5),
      I2 => \^q\(0),
      I3 => \gen_reg[5].reg_data_reg[190]\(5),
      I4 => \^q\(1),
      I5 => \gen_reg[6].reg_data_reg[222]\(5),
      O => \data[5]_i_2_n_0\
    );
\data[6]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"444F4444444F444F"
    )
        port map (
      I0 => \data[30]_i_2_n_0\,
      I1 => \gen_reg[0].reg_data_reg[31]\(6),
      I2 => \data[30]_i_4_n_0\,
      I3 => \data[6]_i_2_n_0\,
      I4 => sel0(2),
      I5 => \gen_reg[3].reg_data_reg[102]\,
      O => \data[6]_i_1_n_0\
    );
\data[6]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A0A002A2AAAA02A2"
    )
        port map (
      I0 => sel0(2),
      I1 => \gen_reg[4].reg_data_reg[158]\(6),
      I2 => \^q\(0),
      I3 => \gen_reg[5].reg_data_reg[190]\(6),
      I4 => \^q\(1),
      I5 => \gen_reg[6].reg_data_reg[222]\(6),
      O => \data[6]_i_2_n_0\
    );
\data[7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"444F4444444F444F"
    )
        port map (
      I0 => \data[30]_i_2_n_0\,
      I1 => \gen_reg[0].reg_data_reg[31]\(7),
      I2 => \data[30]_i_4_n_0\,
      I3 => \data[7]_i_2_n_0\,
      I4 => sel0(2),
      I5 => \gen_reg[3].reg_data_reg[103]\,
      O => \data[7]_i_1_n_0\
    );
\data[7]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A0A002A2AAAA02A2"
    )
        port map (
      I0 => sel0(2),
      I1 => \gen_reg[4].reg_data_reg[158]\(7),
      I2 => \^q\(0),
      I3 => \gen_reg[5].reg_data_reg[190]\(7),
      I4 => \^q\(1),
      I5 => \gen_reg[6].reg_data_reg[222]\(7),
      O => \data[7]_i_2_n_0\
    );
\data[8]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"444F4444444F444F"
    )
        port map (
      I0 => \data[30]_i_2_n_0\,
      I1 => \gen_reg[0].reg_data_reg[31]\(8),
      I2 => \data[30]_i_4_n_0\,
      I3 => \data[8]_i_2_n_0\,
      I4 => sel0(2),
      I5 => \gen_reg[3].reg_data_reg[104]\,
      O => \data[8]_i_1_n_0\
    );
\data[8]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A0A002A2AAAA02A2"
    )
        port map (
      I0 => sel0(2),
      I1 => \gen_reg[4].reg_data_reg[158]\(8),
      I2 => \^q\(0),
      I3 => \gen_reg[5].reg_data_reg[190]\(8),
      I4 => \^q\(1),
      I5 => \gen_reg[6].reg_data_reg[222]\(8),
      O => \data[8]_i_2_n_0\
    );
\data[9]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"444F4444444F444F"
    )
        port map (
      I0 => \data[30]_i_2_n_0\,
      I1 => \gen_reg[0].reg_data_reg[31]\(9),
      I2 => \data[30]_i_4_n_0\,
      I3 => \data[9]_i_2_n_0\,
      I4 => sel0(2),
      I5 => \gen_reg[3].reg_data_reg[105]\,
      O => \data[9]_i_1_n_0\
    );
\data[9]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A0A002A2AAAA02A2"
    )
        port map (
      I0 => sel0(2),
      I1 => \gen_reg[4].reg_data_reg[158]\(9),
      I2 => \^q\(0),
      I3 => \gen_reg[5].reg_data_reg[190]\(9),
      I4 => \^q\(1),
      I5 => \gen_reg[6].reg_data_reg[222]\(9),
      O => \data[9]_i_2_n_0\
    );
\data_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_ctrl_aclk,
      CE => \^s_axi_ctrl_rvalid\(0),
      D => \data[0]_i_1_n_0\,
      Q => s_axi_ctrl_rdata(0),
      R => '0'
    );
\data_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_ctrl_aclk,
      CE => \^s_axi_ctrl_rvalid\(0),
      D => \data[10]_i_1_n_0\,
      Q => s_axi_ctrl_rdata(10),
      R => '0'
    );
\data_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_ctrl_aclk,
      CE => \^s_axi_ctrl_rvalid\(0),
      D => \data[11]_i_1_n_0\,
      Q => s_axi_ctrl_rdata(11),
      R => '0'
    );
\data_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_ctrl_aclk,
      CE => \^s_axi_ctrl_rvalid\(0),
      D => \data[12]_i_1_n_0\,
      Q => s_axi_ctrl_rdata(12),
      R => '0'
    );
\data_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_ctrl_aclk,
      CE => \^s_axi_ctrl_rvalid\(0),
      D => \data[13]_i_1_n_0\,
      Q => s_axi_ctrl_rdata(13),
      R => '0'
    );
\data_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_ctrl_aclk,
      CE => \^s_axi_ctrl_rvalid\(0),
      D => \data[14]_i_1_n_0\,
      Q => s_axi_ctrl_rdata(14),
      R => '0'
    );
\data_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_ctrl_aclk,
      CE => \^s_axi_ctrl_rvalid\(0),
      D => \data[15]_i_1_n_0\,
      Q => s_axi_ctrl_rdata(15),
      R => '0'
    );
\data_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_ctrl_aclk,
      CE => \^s_axi_ctrl_rvalid\(0),
      D => \data[16]_i_1_n_0\,
      Q => s_axi_ctrl_rdata(16),
      R => '0'
    );
\data_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_ctrl_aclk,
      CE => \^s_axi_ctrl_rvalid\(0),
      D => \data[17]_i_1_n_0\,
      Q => s_axi_ctrl_rdata(17),
      R => '0'
    );
\data_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_ctrl_aclk,
      CE => \^s_axi_ctrl_rvalid\(0),
      D => \data[18]_i_1_n_0\,
      Q => s_axi_ctrl_rdata(18),
      R => '0'
    );
\data_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_ctrl_aclk,
      CE => \^s_axi_ctrl_rvalid\(0),
      D => \data[19]_i_1_n_0\,
      Q => s_axi_ctrl_rdata(19),
      R => '0'
    );
\data_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_ctrl_aclk,
      CE => \^s_axi_ctrl_rvalid\(0),
      D => \data[1]_i_1_n_0\,
      Q => s_axi_ctrl_rdata(1),
      R => '0'
    );
\data_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_ctrl_aclk,
      CE => \^s_axi_ctrl_rvalid\(0),
      D => \data[20]_i_1_n_0\,
      Q => s_axi_ctrl_rdata(20),
      R => '0'
    );
\data_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_ctrl_aclk,
      CE => \^s_axi_ctrl_rvalid\(0),
      D => \data[21]_i_1_n_0\,
      Q => s_axi_ctrl_rdata(21),
      R => '0'
    );
\data_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_ctrl_aclk,
      CE => \^s_axi_ctrl_rvalid\(0),
      D => \data[22]_i_1_n_0\,
      Q => s_axi_ctrl_rdata(22),
      R => '0'
    );
\data_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_ctrl_aclk,
      CE => \^s_axi_ctrl_rvalid\(0),
      D => \data[23]_i_1_n_0\,
      Q => s_axi_ctrl_rdata(23),
      R => '0'
    );
\data_reg[24]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_ctrl_aclk,
      CE => \^s_axi_ctrl_rvalid\(0),
      D => \data[24]_i_1_n_0\,
      Q => s_axi_ctrl_rdata(24),
      R => '0'
    );
\data_reg[25]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_ctrl_aclk,
      CE => \^s_axi_ctrl_rvalid\(0),
      D => \data[25]_i_1_n_0\,
      Q => s_axi_ctrl_rdata(25),
      R => '0'
    );
\data_reg[26]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_ctrl_aclk,
      CE => \^s_axi_ctrl_rvalid\(0),
      D => \data[26]_i_1_n_0\,
      Q => s_axi_ctrl_rdata(26),
      R => '0'
    );
\data_reg[27]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_ctrl_aclk,
      CE => \^s_axi_ctrl_rvalid\(0),
      D => \data[27]_i_1_n_0\,
      Q => s_axi_ctrl_rdata(27),
      R => '0'
    );
\data_reg[28]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_ctrl_aclk,
      CE => \^s_axi_ctrl_rvalid\(0),
      D => \data[28]_i_1_n_0\,
      Q => s_axi_ctrl_rdata(28),
      R => '0'
    );
\data_reg[29]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_ctrl_aclk,
      CE => \^s_axi_ctrl_rvalid\(0),
      D => \data[29]_i_1_n_0\,
      Q => s_axi_ctrl_rdata(29),
      R => '0'
    );
\data_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_ctrl_aclk,
      CE => \^s_axi_ctrl_rvalid\(0),
      D => \data[2]_i_1_n_0\,
      Q => s_axi_ctrl_rdata(2),
      R => '0'
    );
\data_reg[30]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_ctrl_aclk,
      CE => \^s_axi_ctrl_rvalid\(0),
      D => \data[30]_i_1_n_0\,
      Q => s_axi_ctrl_rdata(30),
      R => '0'
    );
\data_reg[31]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_ctrl_aclk,
      CE => \^s_axi_ctrl_rvalid\(0),
      D => \data[31]_i_1_n_0\,
      Q => s_axi_ctrl_rdata(31),
      R => '0'
    );
\data_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_ctrl_aclk,
      CE => \^s_axi_ctrl_rvalid\(0),
      D => \data[3]_i_1_n_0\,
      Q => s_axi_ctrl_rdata(3),
      R => '0'
    );
\data_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_ctrl_aclk,
      CE => \^s_axi_ctrl_rvalid\(0),
      D => \data[4]_i_1_n_0\,
      Q => s_axi_ctrl_rdata(4),
      R => '0'
    );
\data_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_ctrl_aclk,
      CE => \^s_axi_ctrl_rvalid\(0),
      D => \data[5]_i_1_n_0\,
      Q => s_axi_ctrl_rdata(5),
      R => '0'
    );
\data_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_ctrl_aclk,
      CE => \^s_axi_ctrl_rvalid\(0),
      D => \data[6]_i_1_n_0\,
      Q => s_axi_ctrl_rdata(6),
      R => '0'
    );
\data_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_ctrl_aclk,
      CE => \^s_axi_ctrl_rvalid\(0),
      D => \data[7]_i_1_n_0\,
      Q => s_axi_ctrl_rdata(7),
      R => '0'
    );
\data_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_ctrl_aclk,
      CE => \^s_axi_ctrl_rvalid\(0),
      D => \data[8]_i_1_n_0\,
      Q => s_axi_ctrl_rdata(8),
      R => '0'
    );
\data_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_ctrl_aclk,
      CE => \^s_axi_ctrl_rvalid\(0),
      D => \data[9]_i_1_n_0\,
      Q => s_axi_ctrl_rdata(9),
      R => '0'
    );
\state[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"02"
    )
        port map (
      I0 => s_axi_ctrl_arvalid,
      I1 => \^s_axi_ctrl_rvalid\(0),
      I2 => \^s_axi_ctrl_rvalid\(1),
      O => state(0)
    );
\state[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"26"
    )
        port map (
      I0 => \^s_axi_ctrl_rvalid\(0),
      I1 => \^s_axi_ctrl_rvalid\(1),
      I2 => s_axi_ctrl_rready,
      O => state(1)
    );
\state_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_ctrl_aclk,
      CE => '1',
      D => state(0),
      Q => \^s_axi_ctrl_rvalid\(0),
      R => s_axi_ctrl_areset
    );
\state_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_ctrl_aclk,
      CE => '1',
      D => state(1),
      Q => \^s_axi_ctrl_rvalid\(1),
      R => s_axi_ctrl_areset
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \top_xbar_4_axis_switch_v1_1_8_axi_ctrl_write\ is
  port (
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \gen_reg[4].reg_data_reg[128]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \gen_reg[1].reg_data_reg[63]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \gen_reg[2].reg_data_reg[95]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \gen_reg[3].reg_data_reg[127]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \gen_reg[5].reg_data_reg[191]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \gen_reg[6].reg_data_reg[223]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \gen_reg[0].reg_data_reg[31]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    D : out STD_LOGIC_VECTOR ( 31 downto 0 );
    \gen_reg[0].reg_data_reg[31]_0\ : out STD_LOGIC_VECTOR ( 31 downto 0 );
    \gen_reg[0].reg_data_reg[1]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_ctrl_bready : in STD_LOGIC;
    s_axi_ctrl_awvalid : in STD_LOGIC;
    s_axi_ctrl_wvalid : in STD_LOGIC;
    out0 : in STD_LOGIC;
    s_axi_ctrl_wdata : in STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axi_ctrl_aclk : in STD_LOGIC;
    s_axi_ctrl_areset : in STD_LOGIC;
    s_axi_ctrl_awaddr : in STD_LOGIC_VECTOR ( 4 downto 0 )
  );
end \top_xbar_4_axis_switch_v1_1_8_axi_ctrl_write\;

architecture STRUCTURE of \top_xbar_4_axis_switch_v1_1_8_axi_ctrl_write\ is
  signal \^q\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \gen_reg[0].reg_data[31]_i_3_n_0\ : STD_LOGIC;
  signal \^gen_reg[0].reg_data_reg[31]_0\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal p_0_in : STD_LOGIC;
  signal state : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \state_reg_n_0_[2]\ : STD_LOGIC;
  signal write_addr : STD_LOGIC_VECTOR ( 3 downto 0 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \gen_reg[0].reg_data[0]_i_1\ : label is "soft_lutpair144";
  attribute SOFT_HLUTNM of \gen_reg[0].reg_data[10]_i_1\ : label is "soft_lutpair139";
  attribute SOFT_HLUTNM of \gen_reg[0].reg_data[11]_i_1\ : label is "soft_lutpair139";
  attribute SOFT_HLUTNM of \gen_reg[0].reg_data[12]_i_1\ : label is "soft_lutpair138";
  attribute SOFT_HLUTNM of \gen_reg[0].reg_data[13]_i_1\ : label is "soft_lutpair138";
  attribute SOFT_HLUTNM of \gen_reg[0].reg_data[14]_i_1\ : label is "soft_lutpair137";
  attribute SOFT_HLUTNM of \gen_reg[0].reg_data[15]_i_1\ : label is "soft_lutpair137";
  attribute SOFT_HLUTNM of \gen_reg[0].reg_data[16]_i_1\ : label is "soft_lutpair136";
  attribute SOFT_HLUTNM of \gen_reg[0].reg_data[17]_i_1\ : label is "soft_lutpair136";
  attribute SOFT_HLUTNM of \gen_reg[0].reg_data[18]_i_1\ : label is "soft_lutpair135";
  attribute SOFT_HLUTNM of \gen_reg[0].reg_data[19]_i_1\ : label is "soft_lutpair135";
  attribute SOFT_HLUTNM of \gen_reg[0].reg_data[1]_i_1\ : label is "soft_lutpair144";
  attribute SOFT_HLUTNM of \gen_reg[0].reg_data[20]_i_1\ : label is "soft_lutpair134";
  attribute SOFT_HLUTNM of \gen_reg[0].reg_data[21]_i_1\ : label is "soft_lutpair134";
  attribute SOFT_HLUTNM of \gen_reg[0].reg_data[22]_i_1\ : label is "soft_lutpair133";
  attribute SOFT_HLUTNM of \gen_reg[0].reg_data[23]_i_1\ : label is "soft_lutpair133";
  attribute SOFT_HLUTNM of \gen_reg[0].reg_data[24]_i_1\ : label is "soft_lutpair132";
  attribute SOFT_HLUTNM of \gen_reg[0].reg_data[25]_i_1\ : label is "soft_lutpair132";
  attribute SOFT_HLUTNM of \gen_reg[0].reg_data[26]_i_1\ : label is "soft_lutpair131";
  attribute SOFT_HLUTNM of \gen_reg[0].reg_data[27]_i_1\ : label is "soft_lutpair131";
  attribute SOFT_HLUTNM of \gen_reg[0].reg_data[28]_i_1\ : label is "soft_lutpair130";
  attribute SOFT_HLUTNM of \gen_reg[0].reg_data[29]_i_1\ : label is "soft_lutpair130";
  attribute SOFT_HLUTNM of \gen_reg[0].reg_data[2]_i_1\ : label is "soft_lutpair143";
  attribute SOFT_HLUTNM of \gen_reg[0].reg_data[30]_i_1\ : label is "soft_lutpair129";
  attribute SOFT_HLUTNM of \gen_reg[0].reg_data[31]_i_2\ : label is "soft_lutpair129";
  attribute SOFT_HLUTNM of \gen_reg[0].reg_data[3]_i_1\ : label is "soft_lutpair143";
  attribute SOFT_HLUTNM of \gen_reg[0].reg_data[4]_i_1\ : label is "soft_lutpair142";
  attribute SOFT_HLUTNM of \gen_reg[0].reg_data[5]_i_1\ : label is "soft_lutpair142";
  attribute SOFT_HLUTNM of \gen_reg[0].reg_data[6]_i_1\ : label is "soft_lutpair141";
  attribute SOFT_HLUTNM of \gen_reg[0].reg_data[7]_i_1\ : label is "soft_lutpair141";
  attribute SOFT_HLUTNM of \gen_reg[0].reg_data[8]_i_1\ : label is "soft_lutpair140";
  attribute SOFT_HLUTNM of \gen_reg[0].reg_data[9]_i_1\ : label is "soft_lutpair140";
  attribute SOFT_HLUTNM of \state[1]_i_1\ : label is "soft_lutpair128";
  attribute SOFT_HLUTNM of \state[2]_i_1\ : label is "soft_lutpair128";
  attribute FSM_ENCODING : string;
  attribute FSM_ENCODING of \state_reg[0]\ : label is "none";
  attribute FSM_ENCODING of \state_reg[1]\ : label is "none";
  attribute FSM_ENCODING of \state_reg[2]\ : label is "none";
begin
  Q(1 downto 0) <= \^q\(1 downto 0);
  \gen_reg[0].reg_data_reg[31]_0\(31 downto 0) <= \^gen_reg[0].reg_data_reg[31]_0\(31 downto 0);
\addr_r_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_ctrl_aclk,
      CE => '1',
      D => s_axi_ctrl_awaddr(0),
      Q => write_addr(0),
      R => '0'
    );
\addr_r_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_ctrl_aclk,
      CE => '1',
      D => s_axi_ctrl_awaddr(1),
      Q => write_addr(1),
      R => '0'
    );
\addr_r_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_ctrl_aclk,
      CE => '1',
      D => s_axi_ctrl_awaddr(2),
      Q => write_addr(2),
      R => '0'
    );
\addr_r_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_ctrl_aclk,
      CE => '1',
      D => s_axi_ctrl_awaddr(3),
      Q => write_addr(3),
      R => '0'
    );
\addr_r_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_ctrl_aclk,
      CE => '1',
      D => s_axi_ctrl_awaddr(4),
      Q => p_0_in,
      R => '0'
    );
\data_r_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_ctrl_aclk,
      CE => '1',
      D => s_axi_ctrl_wdata(0),
      Q => \^gen_reg[0].reg_data_reg[31]_0\(0),
      R => '0'
    );
\data_r_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_ctrl_aclk,
      CE => '1',
      D => s_axi_ctrl_wdata(10),
      Q => \^gen_reg[0].reg_data_reg[31]_0\(10),
      R => '0'
    );
\data_r_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_ctrl_aclk,
      CE => '1',
      D => s_axi_ctrl_wdata(11),
      Q => \^gen_reg[0].reg_data_reg[31]_0\(11),
      R => '0'
    );
\data_r_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_ctrl_aclk,
      CE => '1',
      D => s_axi_ctrl_wdata(12),
      Q => \^gen_reg[0].reg_data_reg[31]_0\(12),
      R => '0'
    );
\data_r_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_ctrl_aclk,
      CE => '1',
      D => s_axi_ctrl_wdata(13),
      Q => \^gen_reg[0].reg_data_reg[31]_0\(13),
      R => '0'
    );
\data_r_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_ctrl_aclk,
      CE => '1',
      D => s_axi_ctrl_wdata(14),
      Q => \^gen_reg[0].reg_data_reg[31]_0\(14),
      R => '0'
    );
\data_r_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_ctrl_aclk,
      CE => '1',
      D => s_axi_ctrl_wdata(15),
      Q => \^gen_reg[0].reg_data_reg[31]_0\(15),
      R => '0'
    );
\data_r_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_ctrl_aclk,
      CE => '1',
      D => s_axi_ctrl_wdata(16),
      Q => \^gen_reg[0].reg_data_reg[31]_0\(16),
      R => '0'
    );
\data_r_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_ctrl_aclk,
      CE => '1',
      D => s_axi_ctrl_wdata(17),
      Q => \^gen_reg[0].reg_data_reg[31]_0\(17),
      R => '0'
    );
\data_r_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_ctrl_aclk,
      CE => '1',
      D => s_axi_ctrl_wdata(18),
      Q => \^gen_reg[0].reg_data_reg[31]_0\(18),
      R => '0'
    );
\data_r_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_ctrl_aclk,
      CE => '1',
      D => s_axi_ctrl_wdata(19),
      Q => \^gen_reg[0].reg_data_reg[31]_0\(19),
      R => '0'
    );
\data_r_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_ctrl_aclk,
      CE => '1',
      D => s_axi_ctrl_wdata(1),
      Q => \^gen_reg[0].reg_data_reg[31]_0\(1),
      R => '0'
    );
\data_r_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_ctrl_aclk,
      CE => '1',
      D => s_axi_ctrl_wdata(20),
      Q => \^gen_reg[0].reg_data_reg[31]_0\(20),
      R => '0'
    );
\data_r_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_ctrl_aclk,
      CE => '1',
      D => s_axi_ctrl_wdata(21),
      Q => \^gen_reg[0].reg_data_reg[31]_0\(21),
      R => '0'
    );
\data_r_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_ctrl_aclk,
      CE => '1',
      D => s_axi_ctrl_wdata(22),
      Q => \^gen_reg[0].reg_data_reg[31]_0\(22),
      R => '0'
    );
\data_r_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_ctrl_aclk,
      CE => '1',
      D => s_axi_ctrl_wdata(23),
      Q => \^gen_reg[0].reg_data_reg[31]_0\(23),
      R => '0'
    );
\data_r_reg[24]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_ctrl_aclk,
      CE => '1',
      D => s_axi_ctrl_wdata(24),
      Q => \^gen_reg[0].reg_data_reg[31]_0\(24),
      R => '0'
    );
\data_r_reg[25]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_ctrl_aclk,
      CE => '1',
      D => s_axi_ctrl_wdata(25),
      Q => \^gen_reg[0].reg_data_reg[31]_0\(25),
      R => '0'
    );
\data_r_reg[26]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_ctrl_aclk,
      CE => '1',
      D => s_axi_ctrl_wdata(26),
      Q => \^gen_reg[0].reg_data_reg[31]_0\(26),
      R => '0'
    );
\data_r_reg[27]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_ctrl_aclk,
      CE => '1',
      D => s_axi_ctrl_wdata(27),
      Q => \^gen_reg[0].reg_data_reg[31]_0\(27),
      R => '0'
    );
\data_r_reg[28]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_ctrl_aclk,
      CE => '1',
      D => s_axi_ctrl_wdata(28),
      Q => \^gen_reg[0].reg_data_reg[31]_0\(28),
      R => '0'
    );
\data_r_reg[29]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_ctrl_aclk,
      CE => '1',
      D => s_axi_ctrl_wdata(29),
      Q => \^gen_reg[0].reg_data_reg[31]_0\(29),
      R => '0'
    );
\data_r_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_ctrl_aclk,
      CE => '1',
      D => s_axi_ctrl_wdata(2),
      Q => \^gen_reg[0].reg_data_reg[31]_0\(2),
      R => '0'
    );
\data_r_reg[30]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_ctrl_aclk,
      CE => '1',
      D => s_axi_ctrl_wdata(30),
      Q => \^gen_reg[0].reg_data_reg[31]_0\(30),
      R => '0'
    );
\data_r_reg[31]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_ctrl_aclk,
      CE => '1',
      D => s_axi_ctrl_wdata(31),
      Q => \^gen_reg[0].reg_data_reg[31]_0\(31),
      R => '0'
    );
\data_r_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_ctrl_aclk,
      CE => '1',
      D => s_axi_ctrl_wdata(3),
      Q => \^gen_reg[0].reg_data_reg[31]_0\(3),
      R => '0'
    );
\data_r_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_ctrl_aclk,
      CE => '1',
      D => s_axi_ctrl_wdata(4),
      Q => \^gen_reg[0].reg_data_reg[31]_0\(4),
      R => '0'
    );
\data_r_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_ctrl_aclk,
      CE => '1',
      D => s_axi_ctrl_wdata(5),
      Q => \^gen_reg[0].reg_data_reg[31]_0\(5),
      R => '0'
    );
\data_r_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_ctrl_aclk,
      CE => '1',
      D => s_axi_ctrl_wdata(6),
      Q => \^gen_reg[0].reg_data_reg[31]_0\(6),
      R => '0'
    );
\data_r_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_ctrl_aclk,
      CE => '1',
      D => s_axi_ctrl_wdata(7),
      Q => \^gen_reg[0].reg_data_reg[31]_0\(7),
      R => '0'
    );
\data_r_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_ctrl_aclk,
      CE => '1',
      D => s_axi_ctrl_wdata(8),
      Q => \^gen_reg[0].reg_data_reg[31]_0\(8),
      R => '0'
    );
\data_r_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_ctrl_aclk,
      CE => '1',
      D => s_axi_ctrl_wdata(9),
      Q => \^gen_reg[0].reg_data_reg[31]_0\(9),
      R => '0'
    );
\gen_reg[0].reg_data[0]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^gen_reg[0].reg_data_reg[31]_0\(0),
      I1 => out0,
      O => D(0)
    );
\gen_reg[0].reg_data[10]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^gen_reg[0].reg_data_reg[31]_0\(10),
      I1 => out0,
      O => D(10)
    );
\gen_reg[0].reg_data[11]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^gen_reg[0].reg_data_reg[31]_0\(11),
      I1 => out0,
      O => D(11)
    );
\gen_reg[0].reg_data[12]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^gen_reg[0].reg_data_reg[31]_0\(12),
      I1 => out0,
      O => D(12)
    );
\gen_reg[0].reg_data[13]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^gen_reg[0].reg_data_reg[31]_0\(13),
      I1 => out0,
      O => D(13)
    );
\gen_reg[0].reg_data[14]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^gen_reg[0].reg_data_reg[31]_0\(14),
      I1 => out0,
      O => D(14)
    );
\gen_reg[0].reg_data[15]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^gen_reg[0].reg_data_reg[31]_0\(15),
      I1 => out0,
      O => D(15)
    );
\gen_reg[0].reg_data[16]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^gen_reg[0].reg_data_reg[31]_0\(16),
      I1 => out0,
      O => D(16)
    );
\gen_reg[0].reg_data[17]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^gen_reg[0].reg_data_reg[31]_0\(17),
      I1 => out0,
      O => D(17)
    );
\gen_reg[0].reg_data[18]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^gen_reg[0].reg_data_reg[31]_0\(18),
      I1 => out0,
      O => D(18)
    );
\gen_reg[0].reg_data[19]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^gen_reg[0].reg_data_reg[31]_0\(19),
      I1 => out0,
      O => D(19)
    );
\gen_reg[0].reg_data[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^gen_reg[0].reg_data_reg[31]_0\(1),
      I1 => out0,
      O => D(1)
    );
\gen_reg[0].reg_data[20]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^gen_reg[0].reg_data_reg[31]_0\(20),
      I1 => out0,
      O => D(20)
    );
\gen_reg[0].reg_data[21]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^gen_reg[0].reg_data_reg[31]_0\(21),
      I1 => out0,
      O => D(21)
    );
\gen_reg[0].reg_data[22]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^gen_reg[0].reg_data_reg[31]_0\(22),
      I1 => out0,
      O => D(22)
    );
\gen_reg[0].reg_data[23]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^gen_reg[0].reg_data_reg[31]_0\(23),
      I1 => out0,
      O => D(23)
    );
\gen_reg[0].reg_data[24]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^gen_reg[0].reg_data_reg[31]_0\(24),
      I1 => out0,
      O => D(24)
    );
\gen_reg[0].reg_data[25]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^gen_reg[0].reg_data_reg[31]_0\(25),
      I1 => out0,
      O => D(25)
    );
\gen_reg[0].reg_data[26]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^gen_reg[0].reg_data_reg[31]_0\(26),
      I1 => out0,
      O => D(26)
    );
\gen_reg[0].reg_data[27]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^gen_reg[0].reg_data_reg[31]_0\(27),
      I1 => out0,
      O => D(27)
    );
\gen_reg[0].reg_data[28]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^gen_reg[0].reg_data_reg[31]_0\(28),
      I1 => out0,
      O => D(28)
    );
\gen_reg[0].reg_data[29]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^gen_reg[0].reg_data_reg[31]_0\(29),
      I1 => out0,
      O => D(29)
    );
\gen_reg[0].reg_data[2]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^gen_reg[0].reg_data_reg[31]_0\(2),
      I1 => out0,
      O => D(2)
    );
\gen_reg[0].reg_data[30]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^gen_reg[0].reg_data_reg[31]_0\(30),
      I1 => out0,
      O => D(30)
    );
\gen_reg[0].reg_data[31]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAAAAAAAAAB"
    )
        port map (
      I0 => out0,
      I1 => \gen_reg[0].reg_data[31]_i_3_n_0\,
      I2 => write_addr(1),
      I3 => p_0_in,
      I4 => write_addr(0),
      I5 => write_addr(2),
      O => \gen_reg[0].reg_data_reg[31]\(0)
    );
\gen_reg[0].reg_data[31]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000100000"
    )
        port map (
      I0 => write_addr(0),
      I1 => write_addr(2),
      I2 => p_0_in,
      I3 => write_addr(3),
      I4 => \^q\(0),
      I5 => write_addr(1),
      O => E(0)
    );
\gen_reg[0].reg_data[31]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^gen_reg[0].reg_data_reg[31]_0\(31),
      I1 => out0,
      O => D(31)
    );
\gen_reg[0].reg_data[31]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => write_addr(3),
      I1 => \^q\(0),
      O => \gen_reg[0].reg_data[31]_i_3_n_0\
    );
\gen_reg[0].reg_data[3]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^gen_reg[0].reg_data_reg[31]_0\(3),
      I1 => out0,
      O => D(3)
    );
\gen_reg[0].reg_data[4]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^gen_reg[0].reg_data_reg[31]_0\(4),
      I1 => out0,
      O => D(4)
    );
\gen_reg[0].reg_data[5]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^gen_reg[0].reg_data_reg[31]_0\(5),
      I1 => out0,
      O => D(5)
    );
\gen_reg[0].reg_data[6]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^gen_reg[0].reg_data_reg[31]_0\(6),
      I1 => out0,
      O => D(6)
    );
\gen_reg[0].reg_data[7]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^gen_reg[0].reg_data_reg[31]_0\(7),
      I1 => out0,
      O => D(7)
    );
\gen_reg[0].reg_data[8]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^gen_reg[0].reg_data_reg[31]_0\(8),
      I1 => out0,
      O => D(8)
    );
\gen_reg[0].reg_data[9]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^gen_reg[0].reg_data_reg[31]_0\(9),
      I1 => out0,
      O => D(9)
    );
\gen_reg[1].reg_data[63]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000200000"
    )
        port map (
      I0 => write_addr(0),
      I1 => write_addr(2),
      I2 => p_0_in,
      I3 => write_addr(3),
      I4 => \^q\(0),
      I5 => write_addr(1),
      O => \gen_reg[1].reg_data_reg[63]\(0)
    );
\gen_reg[2].reg_data[95]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000400000"
    )
        port map (
      I0 => write_addr(0),
      I1 => write_addr(1),
      I2 => \^q\(0),
      I3 => write_addr(3),
      I4 => p_0_in,
      I5 => write_addr(2),
      O => \gen_reg[2].reg_data_reg[95]\(0)
    );
\gen_reg[3].reg_data[127]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000800000"
    )
        port map (
      I0 => write_addr(0),
      I1 => write_addr(1),
      I2 => \^q\(0),
      I3 => write_addr(3),
      I4 => p_0_in,
      I5 => write_addr(2),
      O => \gen_reg[3].reg_data_reg[127]\(0)
    );
\gen_reg[4].reg_data[159]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000004000000"
    )
        port map (
      I0 => write_addr(0),
      I1 => p_0_in,
      I2 => write_addr(3),
      I3 => \^q\(0),
      I4 => write_addr(2),
      I5 => write_addr(1),
      O => \gen_reg[4].reg_data_reg[128]\(0)
    );
\gen_reg[5].reg_data[191]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000008000000"
    )
        port map (
      I0 => write_addr(0),
      I1 => p_0_in,
      I2 => write_addr(3),
      I3 => \^q\(0),
      I4 => write_addr(2),
      I5 => write_addr(1),
      O => \gen_reg[5].reg_data_reg[191]\(0)
    );
\gen_reg[6].reg_data[223]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000400000000000"
    )
        port map (
      I0 => write_addr(0),
      I1 => write_addr(1),
      I2 => write_addr(2),
      I3 => \^q\(0),
      I4 => write_addr(3),
      I5 => p_0_in,
      O => \gen_reg[6].reg_data_reg[223]\(0)
    );
\state[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000001000"
    )
        port map (
      I0 => \state_reg_n_0_[2]\,
      I1 => \^q\(0),
      I2 => s_axi_ctrl_awvalid,
      I3 => s_axi_ctrl_wvalid,
      I4 => \gen_reg[0].reg_data_reg[1]\(0),
      I5 => \^q\(1),
      O => state(0)
    );
\state[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000350"
    )
        port map (
      I0 => s_axi_ctrl_bready,
      I1 => \gen_reg[0].reg_data_reg[1]\(0),
      I2 => \^q\(1),
      I3 => \state_reg_n_0_[2]\,
      I4 => \^q\(0),
      O => state(1)
    );
\state[2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1140"
    )
        port map (
      I0 => \^q\(1),
      I1 => \state_reg_n_0_[2]\,
      I2 => \gen_reg[0].reg_data_reg[1]\(0),
      I3 => \^q\(0),
      O => state(2)
    );
\state_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_ctrl_aclk,
      CE => '1',
      D => state(0),
      Q => \^q\(0),
      R => s_axi_ctrl_areset
    );
\state_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_ctrl_aclk,
      CE => '1',
      D => state(1),
      Q => \^q\(1),
      R => s_axi_ctrl_areset
    );
\state_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_ctrl_aclk,
      CE => '1',
      D => state(2),
      Q => \state_reg_n_0_[2]\,
      R => s_axi_ctrl_areset
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \top_xbar_4_axis_switch_v1_1_8_reg_bank_16x32\ is
  port (
    Q : out STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axi_ctrl_areset : in STD_LOGIC;
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    D : in STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axi_ctrl_aclk : in STD_LOGIC
  );
end \top_xbar_4_axis_switch_v1_1_8_reg_bank_16x32\;

architecture STRUCTURE of \top_xbar_4_axis_switch_v1_1_8_reg_bank_16x32\ is
begin
\gen_reg[0].reg_data_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_ctrl_aclk,
      CE => E(0),
      D => D(0),
      Q => Q(0),
      R => s_axi_ctrl_areset
    );
\gen_reg[0].reg_data_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_ctrl_aclk,
      CE => E(0),
      D => D(10),
      Q => Q(10),
      R => s_axi_ctrl_areset
    );
\gen_reg[0].reg_data_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_ctrl_aclk,
      CE => E(0),
      D => D(11),
      Q => Q(11),
      R => s_axi_ctrl_areset
    );
\gen_reg[0].reg_data_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_ctrl_aclk,
      CE => E(0),
      D => D(12),
      Q => Q(12),
      R => s_axi_ctrl_areset
    );
\gen_reg[0].reg_data_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_ctrl_aclk,
      CE => E(0),
      D => D(13),
      Q => Q(13),
      R => s_axi_ctrl_areset
    );
\gen_reg[0].reg_data_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_ctrl_aclk,
      CE => E(0),
      D => D(14),
      Q => Q(14),
      R => s_axi_ctrl_areset
    );
\gen_reg[0].reg_data_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_ctrl_aclk,
      CE => E(0),
      D => D(15),
      Q => Q(15),
      R => s_axi_ctrl_areset
    );
\gen_reg[0].reg_data_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_ctrl_aclk,
      CE => E(0),
      D => D(16),
      Q => Q(16),
      R => s_axi_ctrl_areset
    );
\gen_reg[0].reg_data_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_ctrl_aclk,
      CE => E(0),
      D => D(17),
      Q => Q(17),
      R => s_axi_ctrl_areset
    );
\gen_reg[0].reg_data_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_ctrl_aclk,
      CE => E(0),
      D => D(18),
      Q => Q(18),
      R => s_axi_ctrl_areset
    );
\gen_reg[0].reg_data_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_ctrl_aclk,
      CE => E(0),
      D => D(19),
      Q => Q(19),
      R => s_axi_ctrl_areset
    );
\gen_reg[0].reg_data_reg[1]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => s_axi_ctrl_aclk,
      CE => E(0),
      D => D(1),
      Q => Q(1),
      S => s_axi_ctrl_areset
    );
\gen_reg[0].reg_data_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_ctrl_aclk,
      CE => E(0),
      D => D(20),
      Q => Q(20),
      R => s_axi_ctrl_areset
    );
\gen_reg[0].reg_data_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_ctrl_aclk,
      CE => E(0),
      D => D(21),
      Q => Q(21),
      R => s_axi_ctrl_areset
    );
\gen_reg[0].reg_data_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_ctrl_aclk,
      CE => E(0),
      D => D(22),
      Q => Q(22),
      R => s_axi_ctrl_areset
    );
\gen_reg[0].reg_data_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_ctrl_aclk,
      CE => E(0),
      D => D(23),
      Q => Q(23),
      R => s_axi_ctrl_areset
    );
\gen_reg[0].reg_data_reg[24]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_ctrl_aclk,
      CE => E(0),
      D => D(24),
      Q => Q(24),
      R => s_axi_ctrl_areset
    );
\gen_reg[0].reg_data_reg[25]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_ctrl_aclk,
      CE => E(0),
      D => D(25),
      Q => Q(25),
      R => s_axi_ctrl_areset
    );
\gen_reg[0].reg_data_reg[26]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_ctrl_aclk,
      CE => E(0),
      D => D(26),
      Q => Q(26),
      R => s_axi_ctrl_areset
    );
\gen_reg[0].reg_data_reg[27]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_ctrl_aclk,
      CE => E(0),
      D => D(27),
      Q => Q(27),
      R => s_axi_ctrl_areset
    );
\gen_reg[0].reg_data_reg[28]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_ctrl_aclk,
      CE => E(0),
      D => D(28),
      Q => Q(28),
      R => s_axi_ctrl_areset
    );
\gen_reg[0].reg_data_reg[29]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_ctrl_aclk,
      CE => E(0),
      D => D(29),
      Q => Q(29),
      R => s_axi_ctrl_areset
    );
\gen_reg[0].reg_data_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_ctrl_aclk,
      CE => E(0),
      D => D(2),
      Q => Q(2),
      R => s_axi_ctrl_areset
    );
\gen_reg[0].reg_data_reg[30]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_ctrl_aclk,
      CE => E(0),
      D => D(30),
      Q => Q(30),
      R => s_axi_ctrl_areset
    );
\gen_reg[0].reg_data_reg[31]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_ctrl_aclk,
      CE => E(0),
      D => D(31),
      Q => Q(31),
      R => s_axi_ctrl_areset
    );
\gen_reg[0].reg_data_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_ctrl_aclk,
      CE => E(0),
      D => D(3),
      Q => Q(3),
      R => s_axi_ctrl_areset
    );
\gen_reg[0].reg_data_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_ctrl_aclk,
      CE => E(0),
      D => D(4),
      Q => Q(4),
      R => s_axi_ctrl_areset
    );
\gen_reg[0].reg_data_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_ctrl_aclk,
      CE => E(0),
      D => D(5),
      Q => Q(5),
      R => s_axi_ctrl_areset
    );
\gen_reg[0].reg_data_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_ctrl_aclk,
      CE => E(0),
      D => D(6),
      Q => Q(6),
      R => s_axi_ctrl_areset
    );
\gen_reg[0].reg_data_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_ctrl_aclk,
      CE => E(0),
      D => D(7),
      Q => Q(7),
      R => s_axi_ctrl_areset
    );
\gen_reg[0].reg_data_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_ctrl_aclk,
      CE => E(0),
      D => D(8),
      Q => Q(8),
      R => s_axi_ctrl_areset
    );
\gen_reg[0].reg_data_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_ctrl_aclk,
      CE => E(0),
      D => D(9),
      Q => Q(9),
      R => s_axi_ctrl_areset
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \top_xbar_4_axis_switch_v1_1_8_reg_bank_16x32__parameterized0\ is
  port (
    \gen_mi_mux_in[0].mi_mux_en_in_reg[0]\ : out STD_LOGIC;
    \gen_mi_mux_in[1].mi_mux_en_in_reg[1]\ : out STD_LOGIC;
    \gen_mi_mux_in[2].mi_mux_en_in_reg[2]\ : out STD_LOGIC;
    \gen_mi_mux_in[3].mi_mux_en_in_reg[3]\ : out STD_LOGIC;
    \gen_mi_mux_in[4].mi_mux_en_in_reg[4]\ : out STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 30 downto 0 );
    \gen_mi_mux_in[5].mi_mux_en_in_reg[5]\ : out STD_LOGIC;
    \data_reg[30]\ : out STD_LOGIC_VECTOR ( 30 downto 0 );
    \gen_mi_mux_in[6].mi_mux_en_in_reg[6]\ : out STD_LOGIC;
    \data_reg[30]_0\ : out STD_LOGIC_VECTOR ( 30 downto 0 );
    \data_reg[31]\ : out STD_LOGIC;
    \data_reg[31]_0\ : out STD_LOGIC;
    \data_reg[30]_1\ : out STD_LOGIC;
    \data_reg[29]\ : out STD_LOGIC;
    \data_reg[28]\ : out STD_LOGIC;
    \data_reg[27]\ : out STD_LOGIC;
    \data_reg[26]\ : out STD_LOGIC;
    \data_reg[25]\ : out STD_LOGIC;
    \data_reg[24]\ : out STD_LOGIC;
    \data_reg[23]\ : out STD_LOGIC;
    \data_reg[22]\ : out STD_LOGIC;
    \data_reg[21]\ : out STD_LOGIC;
    \data_reg[20]\ : out STD_LOGIC;
    \data_reg[19]\ : out STD_LOGIC;
    \data_reg[18]\ : out STD_LOGIC;
    \data_reg[17]\ : out STD_LOGIC;
    \data_reg[16]\ : out STD_LOGIC;
    \data_reg[15]\ : out STD_LOGIC;
    \data_reg[14]\ : out STD_LOGIC;
    \data_reg[13]\ : out STD_LOGIC;
    \data_reg[12]\ : out STD_LOGIC;
    \data_reg[11]\ : out STD_LOGIC;
    \data_reg[10]\ : out STD_LOGIC;
    \data_reg[9]\ : out STD_LOGIC;
    \data_reg[8]\ : out STD_LOGIC;
    \data_reg[7]\ : out STD_LOGIC;
    \data_reg[6]\ : out STD_LOGIC;
    \data_reg[5]\ : out STD_LOGIC;
    \data_reg[4]\ : out STD_LOGIC;
    \data_reg[3]\ : out STD_LOGIC;
    \gen_mi_mux_in[3].mi_mux_in_reg[15]\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \gen_mi_mux_in[2].mi_mux_in_reg[11]\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \gen_mi_mux_in[1].mi_mux_in_reg[7]\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \gen_mi_mux_in[0].mi_mux_in_reg[3]\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \data_reg[2]\ : out STD_LOGIC;
    \data_reg[1]\ : out STD_LOGIC;
    \data_reg[0]\ : out STD_LOGIC;
    \addr_r_reg[3]\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_ctrl_areset : in STD_LOGIC;
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    D : in STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axi_ctrl_aclk : in STD_LOGIC;
    \addr_r_reg[2]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \addr_r_reg[2]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \addr_r_reg[2]_1\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \addr_r_reg[2]_2\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \addr_r_reg[2]_3\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \addr_r_reg[2]_4\ : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \top_xbar_4_axis_switch_v1_1_8_reg_bank_16x32__parameterized0\ : entity is "axis_switch_v1_1_8_reg_bank_16x32";
end \top_xbar_4_axis_switch_v1_1_8_reg_bank_16x32__parameterized0\;

architecture STRUCTURE of \top_xbar_4_axis_switch_v1_1_8_reg_bank_16x32__parameterized0\ is
  signal \^gen_mi_mux_in[0].mi_mux_in_reg[3]\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \^gen_mi_mux_in[1].mi_mux_in_reg[7]\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \^gen_mi_mux_in[2].mi_mux_in_reg[11]\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \^gen_mi_mux_in[3].mi_mux_in_reg[15]\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \gen_reg[0].reg_data_reg_n_0_[10]\ : STD_LOGIC;
  signal \gen_reg[0].reg_data_reg_n_0_[11]\ : STD_LOGIC;
  signal \gen_reg[0].reg_data_reg_n_0_[12]\ : STD_LOGIC;
  signal \gen_reg[0].reg_data_reg_n_0_[13]\ : STD_LOGIC;
  signal \gen_reg[0].reg_data_reg_n_0_[14]\ : STD_LOGIC;
  signal \gen_reg[0].reg_data_reg_n_0_[15]\ : STD_LOGIC;
  signal \gen_reg[0].reg_data_reg_n_0_[16]\ : STD_LOGIC;
  signal \gen_reg[0].reg_data_reg_n_0_[17]\ : STD_LOGIC;
  signal \gen_reg[0].reg_data_reg_n_0_[18]\ : STD_LOGIC;
  signal \gen_reg[0].reg_data_reg_n_0_[19]\ : STD_LOGIC;
  signal \gen_reg[0].reg_data_reg_n_0_[20]\ : STD_LOGIC;
  signal \gen_reg[0].reg_data_reg_n_0_[21]\ : STD_LOGIC;
  signal \gen_reg[0].reg_data_reg_n_0_[22]\ : STD_LOGIC;
  signal \gen_reg[0].reg_data_reg_n_0_[23]\ : STD_LOGIC;
  signal \gen_reg[0].reg_data_reg_n_0_[24]\ : STD_LOGIC;
  signal \gen_reg[0].reg_data_reg_n_0_[25]\ : STD_LOGIC;
  signal \gen_reg[0].reg_data_reg_n_0_[26]\ : STD_LOGIC;
  signal \gen_reg[0].reg_data_reg_n_0_[27]\ : STD_LOGIC;
  signal \gen_reg[0].reg_data_reg_n_0_[28]\ : STD_LOGIC;
  signal \gen_reg[0].reg_data_reg_n_0_[29]\ : STD_LOGIC;
  signal \gen_reg[0].reg_data_reg_n_0_[30]\ : STD_LOGIC;
  signal \gen_reg[0].reg_data_reg_n_0_[31]\ : STD_LOGIC;
  signal \gen_reg[0].reg_data_reg_n_0_[4]\ : STD_LOGIC;
  signal \gen_reg[0].reg_data_reg_n_0_[5]\ : STD_LOGIC;
  signal \gen_reg[0].reg_data_reg_n_0_[6]\ : STD_LOGIC;
  signal \gen_reg[0].reg_data_reg_n_0_[7]\ : STD_LOGIC;
  signal \gen_reg[0].reg_data_reg_n_0_[8]\ : STD_LOGIC;
  signal \gen_reg[0].reg_data_reg_n_0_[9]\ : STD_LOGIC;
  signal \gen_reg[1].reg_data_reg\ : STD_LOGIC_VECTOR ( 31 downto 4 );
  signal \gen_reg[2].reg_data_reg\ : STD_LOGIC_VECTOR ( 31 downto 4 );
  signal \gen_reg[3].reg_data_reg\ : STD_LOGIC_VECTOR ( 31 downto 4 );
  signal \gen_reg[4].reg_data_reg\ : STD_LOGIC_VECTOR ( 31 to 31 );
  signal \gen_reg[5].reg_data_reg\ : STD_LOGIC_VECTOR ( 31 to 31 );
  signal \gen_reg[6].reg_data_reg\ : STD_LOGIC_VECTOR ( 31 to 31 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \data[31]_i_3\ : label is "soft_lutpair145";
  attribute SOFT_HLUTNM of \gen_mi_mux_in[6].mi_mux_en_in[6]_i_1\ : label is "soft_lutpair145";
begin
  \gen_mi_mux_in[0].mi_mux_in_reg[3]\(3 downto 0) <= \^gen_mi_mux_in[0].mi_mux_in_reg[3]\(3 downto 0);
  \gen_mi_mux_in[1].mi_mux_in_reg[7]\(3 downto 0) <= \^gen_mi_mux_in[1].mi_mux_in_reg[7]\(3 downto 0);
  \gen_mi_mux_in[2].mi_mux_in_reg[11]\(3 downto 0) <= \^gen_mi_mux_in[2].mi_mux_in_reg[11]\(3 downto 0);
  \gen_mi_mux_in[3].mi_mux_in_reg[15]\(3 downto 0) <= \^gen_mi_mux_in[3].mi_mux_in_reg[15]\(3 downto 0);
\data[0]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"505F3030505F3F3F"
    )
        port map (
      I0 => \^gen_mi_mux_in[3].mi_mux_in_reg[15]\(0),
      I1 => \^gen_mi_mux_in[2].mi_mux_in_reg[11]\(0),
      I2 => \addr_r_reg[3]\(1),
      I3 => \^gen_mi_mux_in[1].mi_mux_in_reg[7]\(0),
      I4 => \addr_r_reg[3]\(0),
      I5 => \^gen_mi_mux_in[0].mi_mux_in_reg[3]\(0),
      O => \data_reg[0]\
    );
\data[10]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"505F3030505F3F3F"
    )
        port map (
      I0 => \gen_reg[3].reg_data_reg\(10),
      I1 => \gen_reg[2].reg_data_reg\(10),
      I2 => \addr_r_reg[3]\(1),
      I3 => \gen_reg[1].reg_data_reg\(10),
      I4 => \addr_r_reg[3]\(0),
      I5 => \gen_reg[0].reg_data_reg_n_0_[10]\,
      O => \data_reg[10]\
    );
\data[11]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"505F3030505F3F3F"
    )
        port map (
      I0 => \gen_reg[3].reg_data_reg\(11),
      I1 => \gen_reg[2].reg_data_reg\(11),
      I2 => \addr_r_reg[3]\(1),
      I3 => \gen_reg[1].reg_data_reg\(11),
      I4 => \addr_r_reg[3]\(0),
      I5 => \gen_reg[0].reg_data_reg_n_0_[11]\,
      O => \data_reg[11]\
    );
\data[12]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"505F3030505F3F3F"
    )
        port map (
      I0 => \gen_reg[3].reg_data_reg\(12),
      I1 => \gen_reg[2].reg_data_reg\(12),
      I2 => \addr_r_reg[3]\(1),
      I3 => \gen_reg[1].reg_data_reg\(12),
      I4 => \addr_r_reg[3]\(0),
      I5 => \gen_reg[0].reg_data_reg_n_0_[12]\,
      O => \data_reg[12]\
    );
\data[13]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"505F3030505F3F3F"
    )
        port map (
      I0 => \gen_reg[3].reg_data_reg\(13),
      I1 => \gen_reg[2].reg_data_reg\(13),
      I2 => \addr_r_reg[3]\(1),
      I3 => \gen_reg[1].reg_data_reg\(13),
      I4 => \addr_r_reg[3]\(0),
      I5 => \gen_reg[0].reg_data_reg_n_0_[13]\,
      O => \data_reg[13]\
    );
\data[14]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"505F3030505F3F3F"
    )
        port map (
      I0 => \gen_reg[3].reg_data_reg\(14),
      I1 => \gen_reg[2].reg_data_reg\(14),
      I2 => \addr_r_reg[3]\(1),
      I3 => \gen_reg[1].reg_data_reg\(14),
      I4 => \addr_r_reg[3]\(0),
      I5 => \gen_reg[0].reg_data_reg_n_0_[14]\,
      O => \data_reg[14]\
    );
\data[15]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"505F3030505F3F3F"
    )
        port map (
      I0 => \gen_reg[3].reg_data_reg\(15),
      I1 => \gen_reg[2].reg_data_reg\(15),
      I2 => \addr_r_reg[3]\(1),
      I3 => \gen_reg[1].reg_data_reg\(15),
      I4 => \addr_r_reg[3]\(0),
      I5 => \gen_reg[0].reg_data_reg_n_0_[15]\,
      O => \data_reg[15]\
    );
\data[16]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"505F3030505F3F3F"
    )
        port map (
      I0 => \gen_reg[3].reg_data_reg\(16),
      I1 => \gen_reg[2].reg_data_reg\(16),
      I2 => \addr_r_reg[3]\(1),
      I3 => \gen_reg[1].reg_data_reg\(16),
      I4 => \addr_r_reg[3]\(0),
      I5 => \gen_reg[0].reg_data_reg_n_0_[16]\,
      O => \data_reg[16]\
    );
\data[17]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"505F3030505F3F3F"
    )
        port map (
      I0 => \gen_reg[3].reg_data_reg\(17),
      I1 => \gen_reg[2].reg_data_reg\(17),
      I2 => \addr_r_reg[3]\(1),
      I3 => \gen_reg[1].reg_data_reg\(17),
      I4 => \addr_r_reg[3]\(0),
      I5 => \gen_reg[0].reg_data_reg_n_0_[17]\,
      O => \data_reg[17]\
    );
\data[18]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"505F3030505F3F3F"
    )
        port map (
      I0 => \gen_reg[3].reg_data_reg\(18),
      I1 => \gen_reg[2].reg_data_reg\(18),
      I2 => \addr_r_reg[3]\(1),
      I3 => \gen_reg[1].reg_data_reg\(18),
      I4 => \addr_r_reg[3]\(0),
      I5 => \gen_reg[0].reg_data_reg_n_0_[18]\,
      O => \data_reg[18]\
    );
\data[19]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"505F3030505F3F3F"
    )
        port map (
      I0 => \gen_reg[3].reg_data_reg\(19),
      I1 => \gen_reg[2].reg_data_reg\(19),
      I2 => \addr_r_reg[3]\(1),
      I3 => \gen_reg[1].reg_data_reg\(19),
      I4 => \addr_r_reg[3]\(0),
      I5 => \gen_reg[0].reg_data_reg_n_0_[19]\,
      O => \data_reg[19]\
    );
\data[1]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"505F3030505F3F3F"
    )
        port map (
      I0 => \^gen_mi_mux_in[3].mi_mux_in_reg[15]\(1),
      I1 => \^gen_mi_mux_in[2].mi_mux_in_reg[11]\(1),
      I2 => \addr_r_reg[3]\(1),
      I3 => \^gen_mi_mux_in[1].mi_mux_in_reg[7]\(1),
      I4 => \addr_r_reg[3]\(0),
      I5 => \^gen_mi_mux_in[0].mi_mux_in_reg[3]\(1),
      O => \data_reg[1]\
    );
\data[20]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"505F3030505F3F3F"
    )
        port map (
      I0 => \gen_reg[3].reg_data_reg\(20),
      I1 => \gen_reg[2].reg_data_reg\(20),
      I2 => \addr_r_reg[3]\(1),
      I3 => \gen_reg[1].reg_data_reg\(20),
      I4 => \addr_r_reg[3]\(0),
      I5 => \gen_reg[0].reg_data_reg_n_0_[20]\,
      O => \data_reg[20]\
    );
\data[21]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"505F3030505F3F3F"
    )
        port map (
      I0 => \gen_reg[3].reg_data_reg\(21),
      I1 => \gen_reg[2].reg_data_reg\(21),
      I2 => \addr_r_reg[3]\(1),
      I3 => \gen_reg[1].reg_data_reg\(21),
      I4 => \addr_r_reg[3]\(0),
      I5 => \gen_reg[0].reg_data_reg_n_0_[21]\,
      O => \data_reg[21]\
    );
\data[22]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"505F3030505F3F3F"
    )
        port map (
      I0 => \gen_reg[3].reg_data_reg\(22),
      I1 => \gen_reg[2].reg_data_reg\(22),
      I2 => \addr_r_reg[3]\(1),
      I3 => \gen_reg[1].reg_data_reg\(22),
      I4 => \addr_r_reg[3]\(0),
      I5 => \gen_reg[0].reg_data_reg_n_0_[22]\,
      O => \data_reg[22]\
    );
\data[23]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"505F3030505F3F3F"
    )
        port map (
      I0 => \gen_reg[3].reg_data_reg\(23),
      I1 => \gen_reg[2].reg_data_reg\(23),
      I2 => \addr_r_reg[3]\(1),
      I3 => \gen_reg[1].reg_data_reg\(23),
      I4 => \addr_r_reg[3]\(0),
      I5 => \gen_reg[0].reg_data_reg_n_0_[23]\,
      O => \data_reg[23]\
    );
\data[24]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"505F3030505F3F3F"
    )
        port map (
      I0 => \gen_reg[3].reg_data_reg\(24),
      I1 => \gen_reg[2].reg_data_reg\(24),
      I2 => \addr_r_reg[3]\(1),
      I3 => \gen_reg[1].reg_data_reg\(24),
      I4 => \addr_r_reg[3]\(0),
      I5 => \gen_reg[0].reg_data_reg_n_0_[24]\,
      O => \data_reg[24]\
    );
\data[25]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"505F3030505F3F3F"
    )
        port map (
      I0 => \gen_reg[3].reg_data_reg\(25),
      I1 => \gen_reg[2].reg_data_reg\(25),
      I2 => \addr_r_reg[3]\(1),
      I3 => \gen_reg[1].reg_data_reg\(25),
      I4 => \addr_r_reg[3]\(0),
      I5 => \gen_reg[0].reg_data_reg_n_0_[25]\,
      O => \data_reg[25]\
    );
\data[26]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"505F3030505F3F3F"
    )
        port map (
      I0 => \gen_reg[3].reg_data_reg\(26),
      I1 => \gen_reg[2].reg_data_reg\(26),
      I2 => \addr_r_reg[3]\(1),
      I3 => \gen_reg[1].reg_data_reg\(26),
      I4 => \addr_r_reg[3]\(0),
      I5 => \gen_reg[0].reg_data_reg_n_0_[26]\,
      O => \data_reg[26]\
    );
\data[27]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"505F3030505F3F3F"
    )
        port map (
      I0 => \gen_reg[3].reg_data_reg\(27),
      I1 => \gen_reg[2].reg_data_reg\(27),
      I2 => \addr_r_reg[3]\(1),
      I3 => \gen_reg[1].reg_data_reg\(27),
      I4 => \addr_r_reg[3]\(0),
      I5 => \gen_reg[0].reg_data_reg_n_0_[27]\,
      O => \data_reg[27]\
    );
\data[28]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"505F3030505F3F3F"
    )
        port map (
      I0 => \gen_reg[3].reg_data_reg\(28),
      I1 => \gen_reg[2].reg_data_reg\(28),
      I2 => \addr_r_reg[3]\(1),
      I3 => \gen_reg[1].reg_data_reg\(28),
      I4 => \addr_r_reg[3]\(0),
      I5 => \gen_reg[0].reg_data_reg_n_0_[28]\,
      O => \data_reg[28]\
    );
\data[29]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"505F3030505F3F3F"
    )
        port map (
      I0 => \gen_reg[3].reg_data_reg\(29),
      I1 => \gen_reg[2].reg_data_reg\(29),
      I2 => \addr_r_reg[3]\(1),
      I3 => \gen_reg[1].reg_data_reg\(29),
      I4 => \addr_r_reg[3]\(0),
      I5 => \gen_reg[0].reg_data_reg_n_0_[29]\,
      O => \data_reg[29]\
    );
\data[2]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"505F3030505F3F3F"
    )
        port map (
      I0 => \^gen_mi_mux_in[3].mi_mux_in_reg[15]\(2),
      I1 => \^gen_mi_mux_in[2].mi_mux_in_reg[11]\(2),
      I2 => \addr_r_reg[3]\(1),
      I3 => \^gen_mi_mux_in[1].mi_mux_in_reg[7]\(2),
      I4 => \addr_r_reg[3]\(0),
      I5 => \^gen_mi_mux_in[0].mi_mux_in_reg[3]\(2),
      O => \data_reg[2]\
    );
\data[30]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"505F3030505F3F3F"
    )
        port map (
      I0 => \gen_reg[3].reg_data_reg\(30),
      I1 => \gen_reg[2].reg_data_reg\(30),
      I2 => \addr_r_reg[3]\(1),
      I3 => \gen_reg[1].reg_data_reg\(30),
      I4 => \addr_r_reg[3]\(0),
      I5 => \gen_reg[0].reg_data_reg_n_0_[30]\,
      O => \data_reg[30]_1\
    );
\data[31]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \gen_reg[3].reg_data_reg\(31),
      I1 => \gen_reg[2].reg_data_reg\(31),
      I2 => \addr_r_reg[3]\(1),
      I3 => \gen_reg[1].reg_data_reg\(31),
      I4 => \addr_r_reg[3]\(0),
      I5 => \gen_reg[0].reg_data_reg_n_0_[31]\,
      O => \data_reg[31]_0\
    );
\data[31]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FCBBFC88"
    )
        port map (
      I0 => \gen_reg[6].reg_data_reg\(31),
      I1 => \addr_r_reg[3]\(1),
      I2 => \gen_reg[5].reg_data_reg\(31),
      I3 => \addr_r_reg[3]\(0),
      I4 => \gen_reg[4].reg_data_reg\(31),
      O => \data_reg[31]\
    );
\data[3]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"505F3030505F3F3F"
    )
        port map (
      I0 => \^gen_mi_mux_in[3].mi_mux_in_reg[15]\(3),
      I1 => \^gen_mi_mux_in[2].mi_mux_in_reg[11]\(3),
      I2 => \addr_r_reg[3]\(1),
      I3 => \^gen_mi_mux_in[1].mi_mux_in_reg[7]\(3),
      I4 => \addr_r_reg[3]\(0),
      I5 => \^gen_mi_mux_in[0].mi_mux_in_reg[3]\(3),
      O => \data_reg[3]\
    );
\data[4]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"505F3030505F3F3F"
    )
        port map (
      I0 => \gen_reg[3].reg_data_reg\(4),
      I1 => \gen_reg[2].reg_data_reg\(4),
      I2 => \addr_r_reg[3]\(1),
      I3 => \gen_reg[1].reg_data_reg\(4),
      I4 => \addr_r_reg[3]\(0),
      I5 => \gen_reg[0].reg_data_reg_n_0_[4]\,
      O => \data_reg[4]\
    );
\data[5]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"505F3030505F3F3F"
    )
        port map (
      I0 => \gen_reg[3].reg_data_reg\(5),
      I1 => \gen_reg[2].reg_data_reg\(5),
      I2 => \addr_r_reg[3]\(1),
      I3 => \gen_reg[1].reg_data_reg\(5),
      I4 => \addr_r_reg[3]\(0),
      I5 => \gen_reg[0].reg_data_reg_n_0_[5]\,
      O => \data_reg[5]\
    );
\data[6]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"505F3030505F3F3F"
    )
        port map (
      I0 => \gen_reg[3].reg_data_reg\(6),
      I1 => \gen_reg[2].reg_data_reg\(6),
      I2 => \addr_r_reg[3]\(1),
      I3 => \gen_reg[1].reg_data_reg\(6),
      I4 => \addr_r_reg[3]\(0),
      I5 => \gen_reg[0].reg_data_reg_n_0_[6]\,
      O => \data_reg[6]\
    );
\data[7]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"505F3030505F3F3F"
    )
        port map (
      I0 => \gen_reg[3].reg_data_reg\(7),
      I1 => \gen_reg[2].reg_data_reg\(7),
      I2 => \addr_r_reg[3]\(1),
      I3 => \gen_reg[1].reg_data_reg\(7),
      I4 => \addr_r_reg[3]\(0),
      I5 => \gen_reg[0].reg_data_reg_n_0_[7]\,
      O => \data_reg[7]\
    );
\data[8]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"505F3030505F3F3F"
    )
        port map (
      I0 => \gen_reg[3].reg_data_reg\(8),
      I1 => \gen_reg[2].reg_data_reg\(8),
      I2 => \addr_r_reg[3]\(1),
      I3 => \gen_reg[1].reg_data_reg\(8),
      I4 => \addr_r_reg[3]\(0),
      I5 => \gen_reg[0].reg_data_reg_n_0_[8]\,
      O => \data_reg[8]\
    );
\data[9]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"505F3030505F3F3F"
    )
        port map (
      I0 => \gen_reg[3].reg_data_reg\(9),
      I1 => \gen_reg[2].reg_data_reg\(9),
      I2 => \addr_r_reg[3]\(1),
      I3 => \gen_reg[1].reg_data_reg\(9),
      I4 => \addr_r_reg[3]\(0),
      I5 => \gen_reg[0].reg_data_reg_n_0_[9]\,
      O => \data_reg[9]\
    );
\gen_mi_mux_in[0].mi_mux_en_in[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \gen_reg[0].reg_data_reg_n_0_[31]\,
      O => \gen_mi_mux_in[0].mi_mux_en_in_reg[0]\
    );
\gen_mi_mux_in[1].mi_mux_en_in[1]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \gen_reg[1].reg_data_reg\(31),
      O => \gen_mi_mux_in[1].mi_mux_en_in_reg[1]\
    );
\gen_mi_mux_in[2].mi_mux_en_in[2]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \gen_reg[2].reg_data_reg\(31),
      O => \gen_mi_mux_in[2].mi_mux_en_in_reg[2]\
    );
\gen_mi_mux_in[3].mi_mux_en_in[3]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \gen_reg[3].reg_data_reg\(31),
      O => \gen_mi_mux_in[3].mi_mux_en_in_reg[3]\
    );
\gen_mi_mux_in[4].mi_mux_en_in[4]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \gen_reg[4].reg_data_reg\(31),
      O => \gen_mi_mux_in[4].mi_mux_en_in_reg[4]\
    );
\gen_mi_mux_in[5].mi_mux_en_in[5]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \gen_reg[5].reg_data_reg\(31),
      O => \gen_mi_mux_in[5].mi_mux_en_in_reg[5]\
    );
\gen_mi_mux_in[6].mi_mux_en_in[6]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \gen_reg[6].reg_data_reg\(31),
      O => \gen_mi_mux_in[6].mi_mux_en_in_reg[6]\
    );
\gen_reg[0].reg_data_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_ctrl_aclk,
      CE => E(0),
      D => D(0),
      Q => \^gen_mi_mux_in[0].mi_mux_in_reg[3]\(0),
      R => s_axi_ctrl_areset
    );
\gen_reg[0].reg_data_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_ctrl_aclk,
      CE => E(0),
      D => D(10),
      Q => \gen_reg[0].reg_data_reg_n_0_[10]\,
      R => s_axi_ctrl_areset
    );
\gen_reg[0].reg_data_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_ctrl_aclk,
      CE => E(0),
      D => D(11),
      Q => \gen_reg[0].reg_data_reg_n_0_[11]\,
      R => s_axi_ctrl_areset
    );
\gen_reg[0].reg_data_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_ctrl_aclk,
      CE => E(0),
      D => D(12),
      Q => \gen_reg[0].reg_data_reg_n_0_[12]\,
      R => s_axi_ctrl_areset
    );
\gen_reg[0].reg_data_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_ctrl_aclk,
      CE => E(0),
      D => D(13),
      Q => \gen_reg[0].reg_data_reg_n_0_[13]\,
      R => s_axi_ctrl_areset
    );
\gen_reg[0].reg_data_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_ctrl_aclk,
      CE => E(0),
      D => D(14),
      Q => \gen_reg[0].reg_data_reg_n_0_[14]\,
      R => s_axi_ctrl_areset
    );
\gen_reg[0].reg_data_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_ctrl_aclk,
      CE => E(0),
      D => D(15),
      Q => \gen_reg[0].reg_data_reg_n_0_[15]\,
      R => s_axi_ctrl_areset
    );
\gen_reg[0].reg_data_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_ctrl_aclk,
      CE => E(0),
      D => D(16),
      Q => \gen_reg[0].reg_data_reg_n_0_[16]\,
      R => s_axi_ctrl_areset
    );
\gen_reg[0].reg_data_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_ctrl_aclk,
      CE => E(0),
      D => D(17),
      Q => \gen_reg[0].reg_data_reg_n_0_[17]\,
      R => s_axi_ctrl_areset
    );
\gen_reg[0].reg_data_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_ctrl_aclk,
      CE => E(0),
      D => D(18),
      Q => \gen_reg[0].reg_data_reg_n_0_[18]\,
      R => s_axi_ctrl_areset
    );
\gen_reg[0].reg_data_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_ctrl_aclk,
      CE => E(0),
      D => D(19),
      Q => \gen_reg[0].reg_data_reg_n_0_[19]\,
      R => s_axi_ctrl_areset
    );
\gen_reg[0].reg_data_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_ctrl_aclk,
      CE => E(0),
      D => D(1),
      Q => \^gen_mi_mux_in[0].mi_mux_in_reg[3]\(1),
      R => s_axi_ctrl_areset
    );
\gen_reg[0].reg_data_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_ctrl_aclk,
      CE => E(0),
      D => D(20),
      Q => \gen_reg[0].reg_data_reg_n_0_[20]\,
      R => s_axi_ctrl_areset
    );
\gen_reg[0].reg_data_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_ctrl_aclk,
      CE => E(0),
      D => D(21),
      Q => \gen_reg[0].reg_data_reg_n_0_[21]\,
      R => s_axi_ctrl_areset
    );
\gen_reg[0].reg_data_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_ctrl_aclk,
      CE => E(0),
      D => D(22),
      Q => \gen_reg[0].reg_data_reg_n_0_[22]\,
      R => s_axi_ctrl_areset
    );
\gen_reg[0].reg_data_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_ctrl_aclk,
      CE => E(0),
      D => D(23),
      Q => \gen_reg[0].reg_data_reg_n_0_[23]\,
      R => s_axi_ctrl_areset
    );
\gen_reg[0].reg_data_reg[24]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_ctrl_aclk,
      CE => E(0),
      D => D(24),
      Q => \gen_reg[0].reg_data_reg_n_0_[24]\,
      R => s_axi_ctrl_areset
    );
\gen_reg[0].reg_data_reg[25]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_ctrl_aclk,
      CE => E(0),
      D => D(25),
      Q => \gen_reg[0].reg_data_reg_n_0_[25]\,
      R => s_axi_ctrl_areset
    );
\gen_reg[0].reg_data_reg[26]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_ctrl_aclk,
      CE => E(0),
      D => D(26),
      Q => \gen_reg[0].reg_data_reg_n_0_[26]\,
      R => s_axi_ctrl_areset
    );
\gen_reg[0].reg_data_reg[27]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_ctrl_aclk,
      CE => E(0),
      D => D(27),
      Q => \gen_reg[0].reg_data_reg_n_0_[27]\,
      R => s_axi_ctrl_areset
    );
\gen_reg[0].reg_data_reg[28]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_ctrl_aclk,
      CE => E(0),
      D => D(28),
      Q => \gen_reg[0].reg_data_reg_n_0_[28]\,
      R => s_axi_ctrl_areset
    );
\gen_reg[0].reg_data_reg[29]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_ctrl_aclk,
      CE => E(0),
      D => D(29),
      Q => \gen_reg[0].reg_data_reg_n_0_[29]\,
      R => s_axi_ctrl_areset
    );
\gen_reg[0].reg_data_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_ctrl_aclk,
      CE => E(0),
      D => D(2),
      Q => \^gen_mi_mux_in[0].mi_mux_in_reg[3]\(2),
      R => s_axi_ctrl_areset
    );
\gen_reg[0].reg_data_reg[30]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_ctrl_aclk,
      CE => E(0),
      D => D(30),
      Q => \gen_reg[0].reg_data_reg_n_0_[30]\,
      R => s_axi_ctrl_areset
    );
\gen_reg[0].reg_data_reg[31]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => s_axi_ctrl_aclk,
      CE => E(0),
      D => D(31),
      Q => \gen_reg[0].reg_data_reg_n_0_[31]\,
      S => s_axi_ctrl_areset
    );
\gen_reg[0].reg_data_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_ctrl_aclk,
      CE => E(0),
      D => D(3),
      Q => \^gen_mi_mux_in[0].mi_mux_in_reg[3]\(3),
      R => s_axi_ctrl_areset
    );
\gen_reg[0].reg_data_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_ctrl_aclk,
      CE => E(0),
      D => D(4),
      Q => \gen_reg[0].reg_data_reg_n_0_[4]\,
      R => s_axi_ctrl_areset
    );
\gen_reg[0].reg_data_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_ctrl_aclk,
      CE => E(0),
      D => D(5),
      Q => \gen_reg[0].reg_data_reg_n_0_[5]\,
      R => s_axi_ctrl_areset
    );
\gen_reg[0].reg_data_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_ctrl_aclk,
      CE => E(0),
      D => D(6),
      Q => \gen_reg[0].reg_data_reg_n_0_[6]\,
      R => s_axi_ctrl_areset
    );
\gen_reg[0].reg_data_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_ctrl_aclk,
      CE => E(0),
      D => D(7),
      Q => \gen_reg[0].reg_data_reg_n_0_[7]\,
      R => s_axi_ctrl_areset
    );
\gen_reg[0].reg_data_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_ctrl_aclk,
      CE => E(0),
      D => D(8),
      Q => \gen_reg[0].reg_data_reg_n_0_[8]\,
      R => s_axi_ctrl_areset
    );
\gen_reg[0].reg_data_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_ctrl_aclk,
      CE => E(0),
      D => D(9),
      Q => \gen_reg[0].reg_data_reg_n_0_[9]\,
      R => s_axi_ctrl_areset
    );
\gen_reg[1].reg_data_reg[32]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_ctrl_aclk,
      CE => \addr_r_reg[2]\(0),
      D => D(0),
      Q => \^gen_mi_mux_in[1].mi_mux_in_reg[7]\(0),
      R => s_axi_ctrl_areset
    );
\gen_reg[1].reg_data_reg[33]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_ctrl_aclk,
      CE => \addr_r_reg[2]\(0),
      D => D(1),
      Q => \^gen_mi_mux_in[1].mi_mux_in_reg[7]\(1),
      R => s_axi_ctrl_areset
    );
\gen_reg[1].reg_data_reg[34]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_ctrl_aclk,
      CE => \addr_r_reg[2]\(0),
      D => D(2),
      Q => \^gen_mi_mux_in[1].mi_mux_in_reg[7]\(2),
      R => s_axi_ctrl_areset
    );
\gen_reg[1].reg_data_reg[35]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_ctrl_aclk,
      CE => \addr_r_reg[2]\(0),
      D => D(3),
      Q => \^gen_mi_mux_in[1].mi_mux_in_reg[7]\(3),
      R => s_axi_ctrl_areset
    );
\gen_reg[1].reg_data_reg[36]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_ctrl_aclk,
      CE => \addr_r_reg[2]\(0),
      D => D(4),
      Q => \gen_reg[1].reg_data_reg\(4),
      R => s_axi_ctrl_areset
    );
\gen_reg[1].reg_data_reg[37]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_ctrl_aclk,
      CE => \addr_r_reg[2]\(0),
      D => D(5),
      Q => \gen_reg[1].reg_data_reg\(5),
      R => s_axi_ctrl_areset
    );
\gen_reg[1].reg_data_reg[38]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_ctrl_aclk,
      CE => \addr_r_reg[2]\(0),
      D => D(6),
      Q => \gen_reg[1].reg_data_reg\(6),
      R => s_axi_ctrl_areset
    );
\gen_reg[1].reg_data_reg[39]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_ctrl_aclk,
      CE => \addr_r_reg[2]\(0),
      D => D(7),
      Q => \gen_reg[1].reg_data_reg\(7),
      R => s_axi_ctrl_areset
    );
\gen_reg[1].reg_data_reg[40]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_ctrl_aclk,
      CE => \addr_r_reg[2]\(0),
      D => D(8),
      Q => \gen_reg[1].reg_data_reg\(8),
      R => s_axi_ctrl_areset
    );
\gen_reg[1].reg_data_reg[41]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_ctrl_aclk,
      CE => \addr_r_reg[2]\(0),
      D => D(9),
      Q => \gen_reg[1].reg_data_reg\(9),
      R => s_axi_ctrl_areset
    );
\gen_reg[1].reg_data_reg[42]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_ctrl_aclk,
      CE => \addr_r_reg[2]\(0),
      D => D(10),
      Q => \gen_reg[1].reg_data_reg\(10),
      R => s_axi_ctrl_areset
    );
\gen_reg[1].reg_data_reg[43]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_ctrl_aclk,
      CE => \addr_r_reg[2]\(0),
      D => D(11),
      Q => \gen_reg[1].reg_data_reg\(11),
      R => s_axi_ctrl_areset
    );
\gen_reg[1].reg_data_reg[44]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_ctrl_aclk,
      CE => \addr_r_reg[2]\(0),
      D => D(12),
      Q => \gen_reg[1].reg_data_reg\(12),
      R => s_axi_ctrl_areset
    );
\gen_reg[1].reg_data_reg[45]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_ctrl_aclk,
      CE => \addr_r_reg[2]\(0),
      D => D(13),
      Q => \gen_reg[1].reg_data_reg\(13),
      R => s_axi_ctrl_areset
    );
\gen_reg[1].reg_data_reg[46]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_ctrl_aclk,
      CE => \addr_r_reg[2]\(0),
      D => D(14),
      Q => \gen_reg[1].reg_data_reg\(14),
      R => s_axi_ctrl_areset
    );
\gen_reg[1].reg_data_reg[47]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_ctrl_aclk,
      CE => \addr_r_reg[2]\(0),
      D => D(15),
      Q => \gen_reg[1].reg_data_reg\(15),
      R => s_axi_ctrl_areset
    );
\gen_reg[1].reg_data_reg[48]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_ctrl_aclk,
      CE => \addr_r_reg[2]\(0),
      D => D(16),
      Q => \gen_reg[1].reg_data_reg\(16),
      R => s_axi_ctrl_areset
    );
\gen_reg[1].reg_data_reg[49]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_ctrl_aclk,
      CE => \addr_r_reg[2]\(0),
      D => D(17),
      Q => \gen_reg[1].reg_data_reg\(17),
      R => s_axi_ctrl_areset
    );
\gen_reg[1].reg_data_reg[50]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_ctrl_aclk,
      CE => \addr_r_reg[2]\(0),
      D => D(18),
      Q => \gen_reg[1].reg_data_reg\(18),
      R => s_axi_ctrl_areset
    );
\gen_reg[1].reg_data_reg[51]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_ctrl_aclk,
      CE => \addr_r_reg[2]\(0),
      D => D(19),
      Q => \gen_reg[1].reg_data_reg\(19),
      R => s_axi_ctrl_areset
    );
\gen_reg[1].reg_data_reg[52]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_ctrl_aclk,
      CE => \addr_r_reg[2]\(0),
      D => D(20),
      Q => \gen_reg[1].reg_data_reg\(20),
      R => s_axi_ctrl_areset
    );
\gen_reg[1].reg_data_reg[53]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_ctrl_aclk,
      CE => \addr_r_reg[2]\(0),
      D => D(21),
      Q => \gen_reg[1].reg_data_reg\(21),
      R => s_axi_ctrl_areset
    );
\gen_reg[1].reg_data_reg[54]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_ctrl_aclk,
      CE => \addr_r_reg[2]\(0),
      D => D(22),
      Q => \gen_reg[1].reg_data_reg\(22),
      R => s_axi_ctrl_areset
    );
\gen_reg[1].reg_data_reg[55]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_ctrl_aclk,
      CE => \addr_r_reg[2]\(0),
      D => D(23),
      Q => \gen_reg[1].reg_data_reg\(23),
      R => s_axi_ctrl_areset
    );
\gen_reg[1].reg_data_reg[56]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_ctrl_aclk,
      CE => \addr_r_reg[2]\(0),
      D => D(24),
      Q => \gen_reg[1].reg_data_reg\(24),
      R => s_axi_ctrl_areset
    );
\gen_reg[1].reg_data_reg[57]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_ctrl_aclk,
      CE => \addr_r_reg[2]\(0),
      D => D(25),
      Q => \gen_reg[1].reg_data_reg\(25),
      R => s_axi_ctrl_areset
    );
\gen_reg[1].reg_data_reg[58]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_ctrl_aclk,
      CE => \addr_r_reg[2]\(0),
      D => D(26),
      Q => \gen_reg[1].reg_data_reg\(26),
      R => s_axi_ctrl_areset
    );
\gen_reg[1].reg_data_reg[59]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_ctrl_aclk,
      CE => \addr_r_reg[2]\(0),
      D => D(27),
      Q => \gen_reg[1].reg_data_reg\(27),
      R => s_axi_ctrl_areset
    );
\gen_reg[1].reg_data_reg[60]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_ctrl_aclk,
      CE => \addr_r_reg[2]\(0),
      D => D(28),
      Q => \gen_reg[1].reg_data_reg\(28),
      R => s_axi_ctrl_areset
    );
\gen_reg[1].reg_data_reg[61]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_ctrl_aclk,
      CE => \addr_r_reg[2]\(0),
      D => D(29),
      Q => \gen_reg[1].reg_data_reg\(29),
      R => s_axi_ctrl_areset
    );
\gen_reg[1].reg_data_reg[62]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_ctrl_aclk,
      CE => \addr_r_reg[2]\(0),
      D => D(30),
      Q => \gen_reg[1].reg_data_reg\(30),
      R => s_axi_ctrl_areset
    );
\gen_reg[1].reg_data_reg[63]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => s_axi_ctrl_aclk,
      CE => \addr_r_reg[2]\(0),
      D => D(31),
      Q => \gen_reg[1].reg_data_reg\(31),
      S => s_axi_ctrl_areset
    );
\gen_reg[2].reg_data_reg[64]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_ctrl_aclk,
      CE => \addr_r_reg[2]_0\(0),
      D => D(0),
      Q => \^gen_mi_mux_in[2].mi_mux_in_reg[11]\(0),
      R => s_axi_ctrl_areset
    );
\gen_reg[2].reg_data_reg[65]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_ctrl_aclk,
      CE => \addr_r_reg[2]_0\(0),
      D => D(1),
      Q => \^gen_mi_mux_in[2].mi_mux_in_reg[11]\(1),
      R => s_axi_ctrl_areset
    );
\gen_reg[2].reg_data_reg[66]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_ctrl_aclk,
      CE => \addr_r_reg[2]_0\(0),
      D => D(2),
      Q => \^gen_mi_mux_in[2].mi_mux_in_reg[11]\(2),
      R => s_axi_ctrl_areset
    );
\gen_reg[2].reg_data_reg[67]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_ctrl_aclk,
      CE => \addr_r_reg[2]_0\(0),
      D => D(3),
      Q => \^gen_mi_mux_in[2].mi_mux_in_reg[11]\(3),
      R => s_axi_ctrl_areset
    );
\gen_reg[2].reg_data_reg[68]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_ctrl_aclk,
      CE => \addr_r_reg[2]_0\(0),
      D => D(4),
      Q => \gen_reg[2].reg_data_reg\(4),
      R => s_axi_ctrl_areset
    );
\gen_reg[2].reg_data_reg[69]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_ctrl_aclk,
      CE => \addr_r_reg[2]_0\(0),
      D => D(5),
      Q => \gen_reg[2].reg_data_reg\(5),
      R => s_axi_ctrl_areset
    );
\gen_reg[2].reg_data_reg[70]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_ctrl_aclk,
      CE => \addr_r_reg[2]_0\(0),
      D => D(6),
      Q => \gen_reg[2].reg_data_reg\(6),
      R => s_axi_ctrl_areset
    );
\gen_reg[2].reg_data_reg[71]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_ctrl_aclk,
      CE => \addr_r_reg[2]_0\(0),
      D => D(7),
      Q => \gen_reg[2].reg_data_reg\(7),
      R => s_axi_ctrl_areset
    );
\gen_reg[2].reg_data_reg[72]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_ctrl_aclk,
      CE => \addr_r_reg[2]_0\(0),
      D => D(8),
      Q => \gen_reg[2].reg_data_reg\(8),
      R => s_axi_ctrl_areset
    );
\gen_reg[2].reg_data_reg[73]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_ctrl_aclk,
      CE => \addr_r_reg[2]_0\(0),
      D => D(9),
      Q => \gen_reg[2].reg_data_reg\(9),
      R => s_axi_ctrl_areset
    );
\gen_reg[2].reg_data_reg[74]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_ctrl_aclk,
      CE => \addr_r_reg[2]_0\(0),
      D => D(10),
      Q => \gen_reg[2].reg_data_reg\(10),
      R => s_axi_ctrl_areset
    );
\gen_reg[2].reg_data_reg[75]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_ctrl_aclk,
      CE => \addr_r_reg[2]_0\(0),
      D => D(11),
      Q => \gen_reg[2].reg_data_reg\(11),
      R => s_axi_ctrl_areset
    );
\gen_reg[2].reg_data_reg[76]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_ctrl_aclk,
      CE => \addr_r_reg[2]_0\(0),
      D => D(12),
      Q => \gen_reg[2].reg_data_reg\(12),
      R => s_axi_ctrl_areset
    );
\gen_reg[2].reg_data_reg[77]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_ctrl_aclk,
      CE => \addr_r_reg[2]_0\(0),
      D => D(13),
      Q => \gen_reg[2].reg_data_reg\(13),
      R => s_axi_ctrl_areset
    );
\gen_reg[2].reg_data_reg[78]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_ctrl_aclk,
      CE => \addr_r_reg[2]_0\(0),
      D => D(14),
      Q => \gen_reg[2].reg_data_reg\(14),
      R => s_axi_ctrl_areset
    );
\gen_reg[2].reg_data_reg[79]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_ctrl_aclk,
      CE => \addr_r_reg[2]_0\(0),
      D => D(15),
      Q => \gen_reg[2].reg_data_reg\(15),
      R => s_axi_ctrl_areset
    );
\gen_reg[2].reg_data_reg[80]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_ctrl_aclk,
      CE => \addr_r_reg[2]_0\(0),
      D => D(16),
      Q => \gen_reg[2].reg_data_reg\(16),
      R => s_axi_ctrl_areset
    );
\gen_reg[2].reg_data_reg[81]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_ctrl_aclk,
      CE => \addr_r_reg[2]_0\(0),
      D => D(17),
      Q => \gen_reg[2].reg_data_reg\(17),
      R => s_axi_ctrl_areset
    );
\gen_reg[2].reg_data_reg[82]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_ctrl_aclk,
      CE => \addr_r_reg[2]_0\(0),
      D => D(18),
      Q => \gen_reg[2].reg_data_reg\(18),
      R => s_axi_ctrl_areset
    );
\gen_reg[2].reg_data_reg[83]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_ctrl_aclk,
      CE => \addr_r_reg[2]_0\(0),
      D => D(19),
      Q => \gen_reg[2].reg_data_reg\(19),
      R => s_axi_ctrl_areset
    );
\gen_reg[2].reg_data_reg[84]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_ctrl_aclk,
      CE => \addr_r_reg[2]_0\(0),
      D => D(20),
      Q => \gen_reg[2].reg_data_reg\(20),
      R => s_axi_ctrl_areset
    );
\gen_reg[2].reg_data_reg[85]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_ctrl_aclk,
      CE => \addr_r_reg[2]_0\(0),
      D => D(21),
      Q => \gen_reg[2].reg_data_reg\(21),
      R => s_axi_ctrl_areset
    );
\gen_reg[2].reg_data_reg[86]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_ctrl_aclk,
      CE => \addr_r_reg[2]_0\(0),
      D => D(22),
      Q => \gen_reg[2].reg_data_reg\(22),
      R => s_axi_ctrl_areset
    );
\gen_reg[2].reg_data_reg[87]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_ctrl_aclk,
      CE => \addr_r_reg[2]_0\(0),
      D => D(23),
      Q => \gen_reg[2].reg_data_reg\(23),
      R => s_axi_ctrl_areset
    );
\gen_reg[2].reg_data_reg[88]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_ctrl_aclk,
      CE => \addr_r_reg[2]_0\(0),
      D => D(24),
      Q => \gen_reg[2].reg_data_reg\(24),
      R => s_axi_ctrl_areset
    );
\gen_reg[2].reg_data_reg[89]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_ctrl_aclk,
      CE => \addr_r_reg[2]_0\(0),
      D => D(25),
      Q => \gen_reg[2].reg_data_reg\(25),
      R => s_axi_ctrl_areset
    );
\gen_reg[2].reg_data_reg[90]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_ctrl_aclk,
      CE => \addr_r_reg[2]_0\(0),
      D => D(26),
      Q => \gen_reg[2].reg_data_reg\(26),
      R => s_axi_ctrl_areset
    );
\gen_reg[2].reg_data_reg[91]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_ctrl_aclk,
      CE => \addr_r_reg[2]_0\(0),
      D => D(27),
      Q => \gen_reg[2].reg_data_reg\(27),
      R => s_axi_ctrl_areset
    );
\gen_reg[2].reg_data_reg[92]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_ctrl_aclk,
      CE => \addr_r_reg[2]_0\(0),
      D => D(28),
      Q => \gen_reg[2].reg_data_reg\(28),
      R => s_axi_ctrl_areset
    );
\gen_reg[2].reg_data_reg[93]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_ctrl_aclk,
      CE => \addr_r_reg[2]_0\(0),
      D => D(29),
      Q => \gen_reg[2].reg_data_reg\(29),
      R => s_axi_ctrl_areset
    );
\gen_reg[2].reg_data_reg[94]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_ctrl_aclk,
      CE => \addr_r_reg[2]_0\(0),
      D => D(30),
      Q => \gen_reg[2].reg_data_reg\(30),
      R => s_axi_ctrl_areset
    );
\gen_reg[2].reg_data_reg[95]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => s_axi_ctrl_aclk,
      CE => \addr_r_reg[2]_0\(0),
      D => D(31),
      Q => \gen_reg[2].reg_data_reg\(31),
      S => s_axi_ctrl_areset
    );
\gen_reg[3].reg_data_reg[100]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_ctrl_aclk,
      CE => \addr_r_reg[2]_1\(0),
      D => D(4),
      Q => \gen_reg[3].reg_data_reg\(4),
      R => s_axi_ctrl_areset
    );
\gen_reg[3].reg_data_reg[101]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_ctrl_aclk,
      CE => \addr_r_reg[2]_1\(0),
      D => D(5),
      Q => \gen_reg[3].reg_data_reg\(5),
      R => s_axi_ctrl_areset
    );
\gen_reg[3].reg_data_reg[102]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_ctrl_aclk,
      CE => \addr_r_reg[2]_1\(0),
      D => D(6),
      Q => \gen_reg[3].reg_data_reg\(6),
      R => s_axi_ctrl_areset
    );
\gen_reg[3].reg_data_reg[103]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_ctrl_aclk,
      CE => \addr_r_reg[2]_1\(0),
      D => D(7),
      Q => \gen_reg[3].reg_data_reg\(7),
      R => s_axi_ctrl_areset
    );
\gen_reg[3].reg_data_reg[104]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_ctrl_aclk,
      CE => \addr_r_reg[2]_1\(0),
      D => D(8),
      Q => \gen_reg[3].reg_data_reg\(8),
      R => s_axi_ctrl_areset
    );
\gen_reg[3].reg_data_reg[105]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_ctrl_aclk,
      CE => \addr_r_reg[2]_1\(0),
      D => D(9),
      Q => \gen_reg[3].reg_data_reg\(9),
      R => s_axi_ctrl_areset
    );
\gen_reg[3].reg_data_reg[106]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_ctrl_aclk,
      CE => \addr_r_reg[2]_1\(0),
      D => D(10),
      Q => \gen_reg[3].reg_data_reg\(10),
      R => s_axi_ctrl_areset
    );
\gen_reg[3].reg_data_reg[107]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_ctrl_aclk,
      CE => \addr_r_reg[2]_1\(0),
      D => D(11),
      Q => \gen_reg[3].reg_data_reg\(11),
      R => s_axi_ctrl_areset
    );
\gen_reg[3].reg_data_reg[108]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_ctrl_aclk,
      CE => \addr_r_reg[2]_1\(0),
      D => D(12),
      Q => \gen_reg[3].reg_data_reg\(12),
      R => s_axi_ctrl_areset
    );
\gen_reg[3].reg_data_reg[109]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_ctrl_aclk,
      CE => \addr_r_reg[2]_1\(0),
      D => D(13),
      Q => \gen_reg[3].reg_data_reg\(13),
      R => s_axi_ctrl_areset
    );
\gen_reg[3].reg_data_reg[110]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_ctrl_aclk,
      CE => \addr_r_reg[2]_1\(0),
      D => D(14),
      Q => \gen_reg[3].reg_data_reg\(14),
      R => s_axi_ctrl_areset
    );
\gen_reg[3].reg_data_reg[111]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_ctrl_aclk,
      CE => \addr_r_reg[2]_1\(0),
      D => D(15),
      Q => \gen_reg[3].reg_data_reg\(15),
      R => s_axi_ctrl_areset
    );
\gen_reg[3].reg_data_reg[112]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_ctrl_aclk,
      CE => \addr_r_reg[2]_1\(0),
      D => D(16),
      Q => \gen_reg[3].reg_data_reg\(16),
      R => s_axi_ctrl_areset
    );
\gen_reg[3].reg_data_reg[113]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_ctrl_aclk,
      CE => \addr_r_reg[2]_1\(0),
      D => D(17),
      Q => \gen_reg[3].reg_data_reg\(17),
      R => s_axi_ctrl_areset
    );
\gen_reg[3].reg_data_reg[114]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_ctrl_aclk,
      CE => \addr_r_reg[2]_1\(0),
      D => D(18),
      Q => \gen_reg[3].reg_data_reg\(18),
      R => s_axi_ctrl_areset
    );
\gen_reg[3].reg_data_reg[115]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_ctrl_aclk,
      CE => \addr_r_reg[2]_1\(0),
      D => D(19),
      Q => \gen_reg[3].reg_data_reg\(19),
      R => s_axi_ctrl_areset
    );
\gen_reg[3].reg_data_reg[116]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_ctrl_aclk,
      CE => \addr_r_reg[2]_1\(0),
      D => D(20),
      Q => \gen_reg[3].reg_data_reg\(20),
      R => s_axi_ctrl_areset
    );
\gen_reg[3].reg_data_reg[117]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_ctrl_aclk,
      CE => \addr_r_reg[2]_1\(0),
      D => D(21),
      Q => \gen_reg[3].reg_data_reg\(21),
      R => s_axi_ctrl_areset
    );
\gen_reg[3].reg_data_reg[118]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_ctrl_aclk,
      CE => \addr_r_reg[2]_1\(0),
      D => D(22),
      Q => \gen_reg[3].reg_data_reg\(22),
      R => s_axi_ctrl_areset
    );
\gen_reg[3].reg_data_reg[119]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_ctrl_aclk,
      CE => \addr_r_reg[2]_1\(0),
      D => D(23),
      Q => \gen_reg[3].reg_data_reg\(23),
      R => s_axi_ctrl_areset
    );
\gen_reg[3].reg_data_reg[120]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_ctrl_aclk,
      CE => \addr_r_reg[2]_1\(0),
      D => D(24),
      Q => \gen_reg[3].reg_data_reg\(24),
      R => s_axi_ctrl_areset
    );
\gen_reg[3].reg_data_reg[121]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_ctrl_aclk,
      CE => \addr_r_reg[2]_1\(0),
      D => D(25),
      Q => \gen_reg[3].reg_data_reg\(25),
      R => s_axi_ctrl_areset
    );
\gen_reg[3].reg_data_reg[122]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_ctrl_aclk,
      CE => \addr_r_reg[2]_1\(0),
      D => D(26),
      Q => \gen_reg[3].reg_data_reg\(26),
      R => s_axi_ctrl_areset
    );
\gen_reg[3].reg_data_reg[123]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_ctrl_aclk,
      CE => \addr_r_reg[2]_1\(0),
      D => D(27),
      Q => \gen_reg[3].reg_data_reg\(27),
      R => s_axi_ctrl_areset
    );
\gen_reg[3].reg_data_reg[124]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_ctrl_aclk,
      CE => \addr_r_reg[2]_1\(0),
      D => D(28),
      Q => \gen_reg[3].reg_data_reg\(28),
      R => s_axi_ctrl_areset
    );
\gen_reg[3].reg_data_reg[125]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_ctrl_aclk,
      CE => \addr_r_reg[2]_1\(0),
      D => D(29),
      Q => \gen_reg[3].reg_data_reg\(29),
      R => s_axi_ctrl_areset
    );
\gen_reg[3].reg_data_reg[126]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_ctrl_aclk,
      CE => \addr_r_reg[2]_1\(0),
      D => D(30),
      Q => \gen_reg[3].reg_data_reg\(30),
      R => s_axi_ctrl_areset
    );
\gen_reg[3].reg_data_reg[127]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => s_axi_ctrl_aclk,
      CE => \addr_r_reg[2]_1\(0),
      D => D(31),
      Q => \gen_reg[3].reg_data_reg\(31),
      S => s_axi_ctrl_areset
    );
\gen_reg[3].reg_data_reg[96]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_ctrl_aclk,
      CE => \addr_r_reg[2]_1\(0),
      D => D(0),
      Q => \^gen_mi_mux_in[3].mi_mux_in_reg[15]\(0),
      R => s_axi_ctrl_areset
    );
\gen_reg[3].reg_data_reg[97]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_ctrl_aclk,
      CE => \addr_r_reg[2]_1\(0),
      D => D(1),
      Q => \^gen_mi_mux_in[3].mi_mux_in_reg[15]\(1),
      R => s_axi_ctrl_areset
    );
\gen_reg[3].reg_data_reg[98]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_ctrl_aclk,
      CE => \addr_r_reg[2]_1\(0),
      D => D(2),
      Q => \^gen_mi_mux_in[3].mi_mux_in_reg[15]\(2),
      R => s_axi_ctrl_areset
    );
\gen_reg[3].reg_data_reg[99]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_ctrl_aclk,
      CE => \addr_r_reg[2]_1\(0),
      D => D(3),
      Q => \^gen_mi_mux_in[3].mi_mux_in_reg[15]\(3),
      R => s_axi_ctrl_areset
    );
\gen_reg[4].reg_data_reg[128]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_ctrl_aclk,
      CE => \addr_r_reg[2]_2\(0),
      D => D(0),
      Q => Q(0),
      R => s_axi_ctrl_areset
    );
\gen_reg[4].reg_data_reg[129]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_ctrl_aclk,
      CE => \addr_r_reg[2]_2\(0),
      D => D(1),
      Q => Q(1),
      R => s_axi_ctrl_areset
    );
\gen_reg[4].reg_data_reg[130]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_ctrl_aclk,
      CE => \addr_r_reg[2]_2\(0),
      D => D(2),
      Q => Q(2),
      R => s_axi_ctrl_areset
    );
\gen_reg[4].reg_data_reg[131]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_ctrl_aclk,
      CE => \addr_r_reg[2]_2\(0),
      D => D(3),
      Q => Q(3),
      R => s_axi_ctrl_areset
    );
\gen_reg[4].reg_data_reg[132]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_ctrl_aclk,
      CE => \addr_r_reg[2]_2\(0),
      D => D(4),
      Q => Q(4),
      R => s_axi_ctrl_areset
    );
\gen_reg[4].reg_data_reg[133]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_ctrl_aclk,
      CE => \addr_r_reg[2]_2\(0),
      D => D(5),
      Q => Q(5),
      R => s_axi_ctrl_areset
    );
\gen_reg[4].reg_data_reg[134]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_ctrl_aclk,
      CE => \addr_r_reg[2]_2\(0),
      D => D(6),
      Q => Q(6),
      R => s_axi_ctrl_areset
    );
\gen_reg[4].reg_data_reg[135]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_ctrl_aclk,
      CE => \addr_r_reg[2]_2\(0),
      D => D(7),
      Q => Q(7),
      R => s_axi_ctrl_areset
    );
\gen_reg[4].reg_data_reg[136]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_ctrl_aclk,
      CE => \addr_r_reg[2]_2\(0),
      D => D(8),
      Q => Q(8),
      R => s_axi_ctrl_areset
    );
\gen_reg[4].reg_data_reg[137]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_ctrl_aclk,
      CE => \addr_r_reg[2]_2\(0),
      D => D(9),
      Q => Q(9),
      R => s_axi_ctrl_areset
    );
\gen_reg[4].reg_data_reg[138]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_ctrl_aclk,
      CE => \addr_r_reg[2]_2\(0),
      D => D(10),
      Q => Q(10),
      R => s_axi_ctrl_areset
    );
\gen_reg[4].reg_data_reg[139]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_ctrl_aclk,
      CE => \addr_r_reg[2]_2\(0),
      D => D(11),
      Q => Q(11),
      R => s_axi_ctrl_areset
    );
\gen_reg[4].reg_data_reg[140]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_ctrl_aclk,
      CE => \addr_r_reg[2]_2\(0),
      D => D(12),
      Q => Q(12),
      R => s_axi_ctrl_areset
    );
\gen_reg[4].reg_data_reg[141]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_ctrl_aclk,
      CE => \addr_r_reg[2]_2\(0),
      D => D(13),
      Q => Q(13),
      R => s_axi_ctrl_areset
    );
\gen_reg[4].reg_data_reg[142]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_ctrl_aclk,
      CE => \addr_r_reg[2]_2\(0),
      D => D(14),
      Q => Q(14),
      R => s_axi_ctrl_areset
    );
\gen_reg[4].reg_data_reg[143]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_ctrl_aclk,
      CE => \addr_r_reg[2]_2\(0),
      D => D(15),
      Q => Q(15),
      R => s_axi_ctrl_areset
    );
\gen_reg[4].reg_data_reg[144]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_ctrl_aclk,
      CE => \addr_r_reg[2]_2\(0),
      D => D(16),
      Q => Q(16),
      R => s_axi_ctrl_areset
    );
\gen_reg[4].reg_data_reg[145]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_ctrl_aclk,
      CE => \addr_r_reg[2]_2\(0),
      D => D(17),
      Q => Q(17),
      R => s_axi_ctrl_areset
    );
\gen_reg[4].reg_data_reg[146]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_ctrl_aclk,
      CE => \addr_r_reg[2]_2\(0),
      D => D(18),
      Q => Q(18),
      R => s_axi_ctrl_areset
    );
\gen_reg[4].reg_data_reg[147]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_ctrl_aclk,
      CE => \addr_r_reg[2]_2\(0),
      D => D(19),
      Q => Q(19),
      R => s_axi_ctrl_areset
    );
\gen_reg[4].reg_data_reg[148]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_ctrl_aclk,
      CE => \addr_r_reg[2]_2\(0),
      D => D(20),
      Q => Q(20),
      R => s_axi_ctrl_areset
    );
\gen_reg[4].reg_data_reg[149]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_ctrl_aclk,
      CE => \addr_r_reg[2]_2\(0),
      D => D(21),
      Q => Q(21),
      R => s_axi_ctrl_areset
    );
\gen_reg[4].reg_data_reg[150]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_ctrl_aclk,
      CE => \addr_r_reg[2]_2\(0),
      D => D(22),
      Q => Q(22),
      R => s_axi_ctrl_areset
    );
\gen_reg[4].reg_data_reg[151]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_ctrl_aclk,
      CE => \addr_r_reg[2]_2\(0),
      D => D(23),
      Q => Q(23),
      R => s_axi_ctrl_areset
    );
\gen_reg[4].reg_data_reg[152]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_ctrl_aclk,
      CE => \addr_r_reg[2]_2\(0),
      D => D(24),
      Q => Q(24),
      R => s_axi_ctrl_areset
    );
\gen_reg[4].reg_data_reg[153]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_ctrl_aclk,
      CE => \addr_r_reg[2]_2\(0),
      D => D(25),
      Q => Q(25),
      R => s_axi_ctrl_areset
    );
\gen_reg[4].reg_data_reg[154]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_ctrl_aclk,
      CE => \addr_r_reg[2]_2\(0),
      D => D(26),
      Q => Q(26),
      R => s_axi_ctrl_areset
    );
\gen_reg[4].reg_data_reg[155]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_ctrl_aclk,
      CE => \addr_r_reg[2]_2\(0),
      D => D(27),
      Q => Q(27),
      R => s_axi_ctrl_areset
    );
\gen_reg[4].reg_data_reg[156]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_ctrl_aclk,
      CE => \addr_r_reg[2]_2\(0),
      D => D(28),
      Q => Q(28),
      R => s_axi_ctrl_areset
    );
\gen_reg[4].reg_data_reg[157]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_ctrl_aclk,
      CE => \addr_r_reg[2]_2\(0),
      D => D(29),
      Q => Q(29),
      R => s_axi_ctrl_areset
    );
\gen_reg[4].reg_data_reg[158]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_ctrl_aclk,
      CE => \addr_r_reg[2]_2\(0),
      D => D(30),
      Q => Q(30),
      R => s_axi_ctrl_areset
    );
\gen_reg[4].reg_data_reg[159]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => s_axi_ctrl_aclk,
      CE => \addr_r_reg[2]_2\(0),
      D => D(31),
      Q => \gen_reg[4].reg_data_reg\(31),
      S => s_axi_ctrl_areset
    );
\gen_reg[5].reg_data_reg[160]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_ctrl_aclk,
      CE => \addr_r_reg[2]_3\(0),
      D => D(0),
      Q => \data_reg[30]\(0),
      R => s_axi_ctrl_areset
    );
\gen_reg[5].reg_data_reg[161]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_ctrl_aclk,
      CE => \addr_r_reg[2]_3\(0),
      D => D(1),
      Q => \data_reg[30]\(1),
      R => s_axi_ctrl_areset
    );
\gen_reg[5].reg_data_reg[162]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_ctrl_aclk,
      CE => \addr_r_reg[2]_3\(0),
      D => D(2),
      Q => \data_reg[30]\(2),
      R => s_axi_ctrl_areset
    );
\gen_reg[5].reg_data_reg[163]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_ctrl_aclk,
      CE => \addr_r_reg[2]_3\(0),
      D => D(3),
      Q => \data_reg[30]\(3),
      R => s_axi_ctrl_areset
    );
\gen_reg[5].reg_data_reg[164]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_ctrl_aclk,
      CE => \addr_r_reg[2]_3\(0),
      D => D(4),
      Q => \data_reg[30]\(4),
      R => s_axi_ctrl_areset
    );
\gen_reg[5].reg_data_reg[165]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_ctrl_aclk,
      CE => \addr_r_reg[2]_3\(0),
      D => D(5),
      Q => \data_reg[30]\(5),
      R => s_axi_ctrl_areset
    );
\gen_reg[5].reg_data_reg[166]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_ctrl_aclk,
      CE => \addr_r_reg[2]_3\(0),
      D => D(6),
      Q => \data_reg[30]\(6),
      R => s_axi_ctrl_areset
    );
\gen_reg[5].reg_data_reg[167]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_ctrl_aclk,
      CE => \addr_r_reg[2]_3\(0),
      D => D(7),
      Q => \data_reg[30]\(7),
      R => s_axi_ctrl_areset
    );
\gen_reg[5].reg_data_reg[168]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_ctrl_aclk,
      CE => \addr_r_reg[2]_3\(0),
      D => D(8),
      Q => \data_reg[30]\(8),
      R => s_axi_ctrl_areset
    );
\gen_reg[5].reg_data_reg[169]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_ctrl_aclk,
      CE => \addr_r_reg[2]_3\(0),
      D => D(9),
      Q => \data_reg[30]\(9),
      R => s_axi_ctrl_areset
    );
\gen_reg[5].reg_data_reg[170]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_ctrl_aclk,
      CE => \addr_r_reg[2]_3\(0),
      D => D(10),
      Q => \data_reg[30]\(10),
      R => s_axi_ctrl_areset
    );
\gen_reg[5].reg_data_reg[171]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_ctrl_aclk,
      CE => \addr_r_reg[2]_3\(0),
      D => D(11),
      Q => \data_reg[30]\(11),
      R => s_axi_ctrl_areset
    );
\gen_reg[5].reg_data_reg[172]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_ctrl_aclk,
      CE => \addr_r_reg[2]_3\(0),
      D => D(12),
      Q => \data_reg[30]\(12),
      R => s_axi_ctrl_areset
    );
\gen_reg[5].reg_data_reg[173]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_ctrl_aclk,
      CE => \addr_r_reg[2]_3\(0),
      D => D(13),
      Q => \data_reg[30]\(13),
      R => s_axi_ctrl_areset
    );
\gen_reg[5].reg_data_reg[174]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_ctrl_aclk,
      CE => \addr_r_reg[2]_3\(0),
      D => D(14),
      Q => \data_reg[30]\(14),
      R => s_axi_ctrl_areset
    );
\gen_reg[5].reg_data_reg[175]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_ctrl_aclk,
      CE => \addr_r_reg[2]_3\(0),
      D => D(15),
      Q => \data_reg[30]\(15),
      R => s_axi_ctrl_areset
    );
\gen_reg[5].reg_data_reg[176]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_ctrl_aclk,
      CE => \addr_r_reg[2]_3\(0),
      D => D(16),
      Q => \data_reg[30]\(16),
      R => s_axi_ctrl_areset
    );
\gen_reg[5].reg_data_reg[177]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_ctrl_aclk,
      CE => \addr_r_reg[2]_3\(0),
      D => D(17),
      Q => \data_reg[30]\(17),
      R => s_axi_ctrl_areset
    );
\gen_reg[5].reg_data_reg[178]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_ctrl_aclk,
      CE => \addr_r_reg[2]_3\(0),
      D => D(18),
      Q => \data_reg[30]\(18),
      R => s_axi_ctrl_areset
    );
\gen_reg[5].reg_data_reg[179]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_ctrl_aclk,
      CE => \addr_r_reg[2]_3\(0),
      D => D(19),
      Q => \data_reg[30]\(19),
      R => s_axi_ctrl_areset
    );
\gen_reg[5].reg_data_reg[180]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_ctrl_aclk,
      CE => \addr_r_reg[2]_3\(0),
      D => D(20),
      Q => \data_reg[30]\(20),
      R => s_axi_ctrl_areset
    );
\gen_reg[5].reg_data_reg[181]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_ctrl_aclk,
      CE => \addr_r_reg[2]_3\(0),
      D => D(21),
      Q => \data_reg[30]\(21),
      R => s_axi_ctrl_areset
    );
\gen_reg[5].reg_data_reg[182]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_ctrl_aclk,
      CE => \addr_r_reg[2]_3\(0),
      D => D(22),
      Q => \data_reg[30]\(22),
      R => s_axi_ctrl_areset
    );
\gen_reg[5].reg_data_reg[183]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_ctrl_aclk,
      CE => \addr_r_reg[2]_3\(0),
      D => D(23),
      Q => \data_reg[30]\(23),
      R => s_axi_ctrl_areset
    );
\gen_reg[5].reg_data_reg[184]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_ctrl_aclk,
      CE => \addr_r_reg[2]_3\(0),
      D => D(24),
      Q => \data_reg[30]\(24),
      R => s_axi_ctrl_areset
    );
\gen_reg[5].reg_data_reg[185]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_ctrl_aclk,
      CE => \addr_r_reg[2]_3\(0),
      D => D(25),
      Q => \data_reg[30]\(25),
      R => s_axi_ctrl_areset
    );
\gen_reg[5].reg_data_reg[186]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_ctrl_aclk,
      CE => \addr_r_reg[2]_3\(0),
      D => D(26),
      Q => \data_reg[30]\(26),
      R => s_axi_ctrl_areset
    );
\gen_reg[5].reg_data_reg[187]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_ctrl_aclk,
      CE => \addr_r_reg[2]_3\(0),
      D => D(27),
      Q => \data_reg[30]\(27),
      R => s_axi_ctrl_areset
    );
\gen_reg[5].reg_data_reg[188]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_ctrl_aclk,
      CE => \addr_r_reg[2]_3\(0),
      D => D(28),
      Q => \data_reg[30]\(28),
      R => s_axi_ctrl_areset
    );
\gen_reg[5].reg_data_reg[189]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_ctrl_aclk,
      CE => \addr_r_reg[2]_3\(0),
      D => D(29),
      Q => \data_reg[30]\(29),
      R => s_axi_ctrl_areset
    );
\gen_reg[5].reg_data_reg[190]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_ctrl_aclk,
      CE => \addr_r_reg[2]_3\(0),
      D => D(30),
      Q => \data_reg[30]\(30),
      R => s_axi_ctrl_areset
    );
\gen_reg[5].reg_data_reg[191]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => s_axi_ctrl_aclk,
      CE => \addr_r_reg[2]_3\(0),
      D => D(31),
      Q => \gen_reg[5].reg_data_reg\(31),
      S => s_axi_ctrl_areset
    );
\gen_reg[6].reg_data_reg[192]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_ctrl_aclk,
      CE => \addr_r_reg[2]_4\(0),
      D => D(0),
      Q => \data_reg[30]_0\(0),
      R => s_axi_ctrl_areset
    );
\gen_reg[6].reg_data_reg[193]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_ctrl_aclk,
      CE => \addr_r_reg[2]_4\(0),
      D => D(1),
      Q => \data_reg[30]_0\(1),
      R => s_axi_ctrl_areset
    );
\gen_reg[6].reg_data_reg[194]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_ctrl_aclk,
      CE => \addr_r_reg[2]_4\(0),
      D => D(2),
      Q => \data_reg[30]_0\(2),
      R => s_axi_ctrl_areset
    );
\gen_reg[6].reg_data_reg[195]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_ctrl_aclk,
      CE => \addr_r_reg[2]_4\(0),
      D => D(3),
      Q => \data_reg[30]_0\(3),
      R => s_axi_ctrl_areset
    );
\gen_reg[6].reg_data_reg[196]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_ctrl_aclk,
      CE => \addr_r_reg[2]_4\(0),
      D => D(4),
      Q => \data_reg[30]_0\(4),
      R => s_axi_ctrl_areset
    );
\gen_reg[6].reg_data_reg[197]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_ctrl_aclk,
      CE => \addr_r_reg[2]_4\(0),
      D => D(5),
      Q => \data_reg[30]_0\(5),
      R => s_axi_ctrl_areset
    );
\gen_reg[6].reg_data_reg[198]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_ctrl_aclk,
      CE => \addr_r_reg[2]_4\(0),
      D => D(6),
      Q => \data_reg[30]_0\(6),
      R => s_axi_ctrl_areset
    );
\gen_reg[6].reg_data_reg[199]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_ctrl_aclk,
      CE => \addr_r_reg[2]_4\(0),
      D => D(7),
      Q => \data_reg[30]_0\(7),
      R => s_axi_ctrl_areset
    );
\gen_reg[6].reg_data_reg[200]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_ctrl_aclk,
      CE => \addr_r_reg[2]_4\(0),
      D => D(8),
      Q => \data_reg[30]_0\(8),
      R => s_axi_ctrl_areset
    );
\gen_reg[6].reg_data_reg[201]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_ctrl_aclk,
      CE => \addr_r_reg[2]_4\(0),
      D => D(9),
      Q => \data_reg[30]_0\(9),
      R => s_axi_ctrl_areset
    );
\gen_reg[6].reg_data_reg[202]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_ctrl_aclk,
      CE => \addr_r_reg[2]_4\(0),
      D => D(10),
      Q => \data_reg[30]_0\(10),
      R => s_axi_ctrl_areset
    );
\gen_reg[6].reg_data_reg[203]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_ctrl_aclk,
      CE => \addr_r_reg[2]_4\(0),
      D => D(11),
      Q => \data_reg[30]_0\(11),
      R => s_axi_ctrl_areset
    );
\gen_reg[6].reg_data_reg[204]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_ctrl_aclk,
      CE => \addr_r_reg[2]_4\(0),
      D => D(12),
      Q => \data_reg[30]_0\(12),
      R => s_axi_ctrl_areset
    );
\gen_reg[6].reg_data_reg[205]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_ctrl_aclk,
      CE => \addr_r_reg[2]_4\(0),
      D => D(13),
      Q => \data_reg[30]_0\(13),
      R => s_axi_ctrl_areset
    );
\gen_reg[6].reg_data_reg[206]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_ctrl_aclk,
      CE => \addr_r_reg[2]_4\(0),
      D => D(14),
      Q => \data_reg[30]_0\(14),
      R => s_axi_ctrl_areset
    );
\gen_reg[6].reg_data_reg[207]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_ctrl_aclk,
      CE => \addr_r_reg[2]_4\(0),
      D => D(15),
      Q => \data_reg[30]_0\(15),
      R => s_axi_ctrl_areset
    );
\gen_reg[6].reg_data_reg[208]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_ctrl_aclk,
      CE => \addr_r_reg[2]_4\(0),
      D => D(16),
      Q => \data_reg[30]_0\(16),
      R => s_axi_ctrl_areset
    );
\gen_reg[6].reg_data_reg[209]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_ctrl_aclk,
      CE => \addr_r_reg[2]_4\(0),
      D => D(17),
      Q => \data_reg[30]_0\(17),
      R => s_axi_ctrl_areset
    );
\gen_reg[6].reg_data_reg[210]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_ctrl_aclk,
      CE => \addr_r_reg[2]_4\(0),
      D => D(18),
      Q => \data_reg[30]_0\(18),
      R => s_axi_ctrl_areset
    );
\gen_reg[6].reg_data_reg[211]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_ctrl_aclk,
      CE => \addr_r_reg[2]_4\(0),
      D => D(19),
      Q => \data_reg[30]_0\(19),
      R => s_axi_ctrl_areset
    );
\gen_reg[6].reg_data_reg[212]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_ctrl_aclk,
      CE => \addr_r_reg[2]_4\(0),
      D => D(20),
      Q => \data_reg[30]_0\(20),
      R => s_axi_ctrl_areset
    );
\gen_reg[6].reg_data_reg[213]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_ctrl_aclk,
      CE => \addr_r_reg[2]_4\(0),
      D => D(21),
      Q => \data_reg[30]_0\(21),
      R => s_axi_ctrl_areset
    );
\gen_reg[6].reg_data_reg[214]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_ctrl_aclk,
      CE => \addr_r_reg[2]_4\(0),
      D => D(22),
      Q => \data_reg[30]_0\(22),
      R => s_axi_ctrl_areset
    );
\gen_reg[6].reg_data_reg[215]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_ctrl_aclk,
      CE => \addr_r_reg[2]_4\(0),
      D => D(23),
      Q => \data_reg[30]_0\(23),
      R => s_axi_ctrl_areset
    );
\gen_reg[6].reg_data_reg[216]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_ctrl_aclk,
      CE => \addr_r_reg[2]_4\(0),
      D => D(24),
      Q => \data_reg[30]_0\(24),
      R => s_axi_ctrl_areset
    );
\gen_reg[6].reg_data_reg[217]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_ctrl_aclk,
      CE => \addr_r_reg[2]_4\(0),
      D => D(25),
      Q => \data_reg[30]_0\(25),
      R => s_axi_ctrl_areset
    );
\gen_reg[6].reg_data_reg[218]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_ctrl_aclk,
      CE => \addr_r_reg[2]_4\(0),
      D => D(26),
      Q => \data_reg[30]_0\(26),
      R => s_axi_ctrl_areset
    );
\gen_reg[6].reg_data_reg[219]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_ctrl_aclk,
      CE => \addr_r_reg[2]_4\(0),
      D => D(27),
      Q => \data_reg[30]_0\(27),
      R => s_axi_ctrl_areset
    );
\gen_reg[6].reg_data_reg[220]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_ctrl_aclk,
      CE => \addr_r_reg[2]_4\(0),
      D => D(28),
      Q => \data_reg[30]_0\(28),
      R => s_axi_ctrl_areset
    );
\gen_reg[6].reg_data_reg[221]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_ctrl_aclk,
      CE => \addr_r_reg[2]_4\(0),
      D => D(29),
      Q => \data_reg[30]_0\(29),
      R => s_axi_ctrl_areset
    );
\gen_reg[6].reg_data_reg[222]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_ctrl_aclk,
      CE => \addr_r_reg[2]_4\(0),
      D => D(30),
      Q => \data_reg[30]_0\(30),
      R => s_axi_ctrl_areset
    );
\gen_reg[6].reg_data_reg[223]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => s_axi_ctrl_aclk,
      CE => \addr_r_reg[2]_4\(0),
      D => D(31),
      Q => \gen_reg[6].reg_data_reg\(31),
      S => s_axi_ctrl_areset
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \top_xbar_4_axis_switch_v1_1_8_static_router_config_dp\ is
  port (
    si_enable : out STD_LOGIC_VECTOR ( 6 downto 0 );
    done : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 62 downto 0 );
    Q : out STD_LOGIC_VECTOR ( 3 downto 0 );
    ctrl_req_r_reg : out STD_LOGIC;
    \out\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    s_axi_ctrl_aclk : in STD_LOGIC;
    \gen_reg[0].reg_data_reg[31]\ : in STD_LOGIC;
    \gen_reg[1].reg_data_reg[63]\ : in STD_LOGIC;
    \gen_reg[2].reg_data_reg[95]\ : in STD_LOGIC;
    \gen_reg[3].reg_data_reg[127]\ : in STD_LOGIC;
    \gen_reg[4].reg_data_reg[159]\ : in STD_LOGIC;
    \gen_reg[5].reg_data_reg[191]\ : in STD_LOGIC;
    \gen_reg[6].reg_data_reg[223]\ : in STD_LOGIC;
    src_rcv : in STD_LOGIC;
    src_send : in STD_LOGIC;
    \selector_reg[3]_0\ : in STD_LOGIC;
    \gen_reg[0].reg_data_reg[3]\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \gen_reg[1].reg_data_reg[35]\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \gen_reg[2].reg_data_reg[67]\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \gen_reg[3].reg_data_reg[99]\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \gen_reg[4].reg_data_reg[131]\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \gen_reg[5].reg_data_reg[163]\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \gen_reg[6].reg_data_reg[195]\ : in STD_LOGIC_VECTOR ( 3 downto 0 )
  );
end \top_xbar_4_axis_switch_v1_1_8_static_router_config_dp\;

architecture STRUCTURE of \top_xbar_4_axis_switch_v1_1_8_static_router_config_dp\ is
  signal \^d\ : STD_LOGIC_VECTOR ( 62 downto 0 );
  signal \^q\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \__3_n_0\ : STD_LOGIC;
  signal \__5_n_0\ : STD_LOGIC;
  signal \__6_n_0\ : STD_LOGIC;
  signal \^done\ : STD_LOGIC;
  signal \gen_mi_enable[0].mi_enable_r[0]_i_1_n_0\ : STD_LOGIC;
  signal \gen_mi_enable[0].mi_enable_r[0]_i_3_n_0\ : STD_LOGIC;
  signal \gen_mi_enable[0].mi_enable_r[0]_i_4_n_0\ : STD_LOGIC;
  signal \gen_mi_enable[0].mi_enable_r_reg[0]_i_2_n_0\ : STD_LOGIC;
  signal \gen_mi_enable[1].mi_enable_r[1]_i_1_n_0\ : STD_LOGIC;
  signal \gen_mi_enable[1].mi_enable_r[1]_i_2_n_0\ : STD_LOGIC;
  signal \gen_mi_enable[2].mi_enable_r[2]_i_1_n_0\ : STD_LOGIC;
  signal \gen_mi_enable[2].mi_enable_r[2]_i_2_n_0\ : STD_LOGIC;
  signal \gen_mi_enable[3].mi_enable_r[3]_i_1_n_0\ : STD_LOGIC;
  signal \gen_mi_enable[4].mi_enable_r[4]_i_1_n_0\ : STD_LOGIC;
  signal \gen_mi_enable[4].mi_enable_r[4]_i_2_n_0\ : STD_LOGIC;
  signal \gen_mi_enable[5].mi_enable_r[5]_i_1_n_0\ : STD_LOGIC;
  signal \gen_mi_enable[6].mi_enable_r[6]_i_1_n_0\ : STD_LOGIC;
  signal \gen_si_enable[0].si_enable_r[0]_i_2_n_0\ : STD_LOGIC;
  signal \gen_si_enable[0].si_enable_r[0]_i_3_n_0\ : STD_LOGIC;
  signal \gen_si_enable[0].si_enable_r[0]_i_4_n_0\ : STD_LOGIC;
  signal \gen_si_enable[0].si_enable_r[0]_i_5_n_0\ : STD_LOGIC;
  signal \gen_si_enable[2].si_enable_r[2]_i_2_n_0\ : STD_LOGIC;
  signal \gen_si_enable[4].si_enable_r[4]_i_2_n_0\ : STD_LOGIC;
  signal \gen_si_enable[6].si_enable_r[6]_i_2_n_0\ : STD_LOGIC;
  signal \gen_si_mux[0].si_mux_r[3]_i_1_n_0\ : STD_LOGIC;
  signal \gen_si_mux[1].si_mux_r[7]_i_1_n_0\ : STD_LOGIC;
  signal \gen_si_mux[2].si_mux_r[11]_i_1_n_0\ : STD_LOGIC;
  signal \gen_si_mux[3].si_mux_r[15]_i_1_n_0\ : STD_LOGIC;
  signal \gen_si_mux[4].si_mux_r[19]_i_1_n_0\ : STD_LOGIC;
  signal \gen_si_mux[5].si_mux_r[23]_i_1_n_0\ : STD_LOGIC;
  signal \gen_si_mux[6].si_mux_r[27]_i_1_n_0\ : STD_LOGIC;
  signal \mi_cntr[0]_i_1_n_0\ : STD_LOGIC;
  signal \mi_cntr[1]_i_1_n_0\ : STD_LOGIC;
  signal \mi_cntr_reg__0\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal mi_connectivity : STD_LOGIC_VECTOR ( 6 downto 0 );
  signal \mi_connectivity[0]_i_1_n_0\ : STD_LOGIC;
  signal \mi_connectivity[1]_i_1_n_0\ : STD_LOGIC;
  signal \mi_connectivity[2]_i_1_n_0\ : STD_LOGIC;
  signal \mi_connectivity[3]_i_1_n_0\ : STD_LOGIC;
  signal \mi_connectivity[6]_i_1_n_0\ : STD_LOGIC;
  signal \mi_connectivity[6]_i_2_n_0\ : STD_LOGIC;
  signal mi_mux_en_in : STD_LOGIC_VECTOR ( 6 downto 0 );
  signal p_0_in : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal p_0_in_0 : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal p_36_out : STD_LOGIC;
  signal p_38_out : STD_LOGIC;
  signal p_40_out : STD_LOGIC;
  signal p_43_out : STD_LOGIC;
  signal p_45_out : STD_LOGIC;
  signal p_47_out : STD_LOGIC;
  signal p_49_out : STD_LOGIC;
  signal sel : STD_LOGIC;
  signal \selectee[0]_i_2_n_0\ : STD_LOGIC;
  signal \selectee[0]_i_3_n_0\ : STD_LOGIC;
  signal \selectee[1]_i_2_n_0\ : STD_LOGIC;
  signal \selectee[1]_i_3_n_0\ : STD_LOGIC;
  signal \selectee[2]_i_2_n_0\ : STD_LOGIC;
  signal \selectee[2]_i_3_n_0\ : STD_LOGIC;
  signal \selectee[3]_i_2_n_0\ : STD_LOGIC;
  signal \selectee[3]_i_3_n_0\ : STD_LOGIC;
  signal \selectee_reg[0]_i_1_n_0\ : STD_LOGIC;
  signal \selectee_reg[1]_i_1_n_0\ : STD_LOGIC;
  signal \selectee_reg[2]_i_1_n_0\ : STD_LOGIC;
  signal \selectee_reg[3]_i_1_n_0\ : STD_LOGIC;
  signal selector_enable_i_2_n_0 : STD_LOGIC;
  signal selector_enable_i_3_n_0 : STD_LOGIC;
  signal selector_enable_reg_i_1_n_0 : STD_LOGIC;
  signal \^si_enable\ : STD_LOGIC_VECTOR ( 6 downto 0 );
  signal start_r : STD_LOGIC;
  signal stg1_done : STD_LOGIC;
  signal stg1_done_i_1_n_0 : STD_LOGIC;
  signal stg1_reset : STD_LOGIC;
  signal stg1_reset_i_1_n_0 : STD_LOGIC;
  signal stg2_done_i_1_n_0 : STD_LOGIC;
  signal stg2_reset : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \__3\ : label is "soft_lutpair150";
  attribute SOFT_HLUTNM of \__5\ : label is "soft_lutpair150";
  attribute SOFT_HLUTNM of \__6\ : label is "soft_lutpair151";
  attribute SOFT_HLUTNM of \gen_mi_enable[1].mi_enable_r[1]_i_2\ : label is "soft_lutpair151";
  attribute SOFT_HLUTNM of \gen_mi_enable[2].mi_enable_r[2]_i_2\ : label is "soft_lutpair152";
  attribute SOFT_HLUTNM of \gen_mi_enable[4].mi_enable_r[4]_i_2\ : label is "soft_lutpair152";
  attribute SOFT_HLUTNM of \gen_si_enable[0].si_enable_r[0]_i_1\ : label is "soft_lutpair149";
  attribute SOFT_HLUTNM of \gen_si_enable[0].si_enable_r[0]_i_2\ : label is "soft_lutpair154";
  attribute SOFT_HLUTNM of \gen_si_enable[1].si_enable_r[1]_i_1\ : label is "soft_lutpair149";
  attribute SOFT_HLUTNM of \gen_si_enable[2].si_enable_r[2]_i_1\ : label is "soft_lutpair148";
  attribute SOFT_HLUTNM of \gen_si_enable[2].si_enable_r[2]_i_2\ : label is "soft_lutpair153";
  attribute SOFT_HLUTNM of \gen_si_enable[3].si_enable_r[3]_i_1\ : label is "soft_lutpair148";
  attribute SOFT_HLUTNM of \gen_si_enable[4].si_enable_r[4]_i_1\ : label is "soft_lutpair147";
  attribute SOFT_HLUTNM of \gen_si_enable[4].si_enable_r[4]_i_2\ : label is "soft_lutpair153";
  attribute SOFT_HLUTNM of \gen_si_enable[5].si_enable_r[5]_i_1\ : label is "soft_lutpair147";
  attribute SOFT_HLUTNM of \gen_si_enable[6].si_enable_r[6]_i_2\ : label is "soft_lutpair154";
  attribute SOFT_HLUTNM of \mi_cntr[0]_i_1\ : label is "soft_lutpair157";
  attribute SOFT_HLUTNM of \mi_cntr[1]_i_1\ : label is "soft_lutpair157";
  attribute SOFT_HLUTNM of \mi_cntr[2]_i_1\ : label is "soft_lutpair156";
  attribute SOFT_HLUTNM of \mi_cntr[3]_i_2\ : label is "soft_lutpair156";
  attribute SOFT_HLUTNM of \mi_connectivity[1]_i_1\ : label is "soft_lutpair146";
  attribute SOFT_HLUTNM of \mi_connectivity[2]_i_1\ : label is "soft_lutpair155";
  attribute SOFT_HLUTNM of \mi_connectivity[6]_i_2\ : label is "soft_lutpair155";
  attribute SOFT_HLUTNM of stg1_done_i_1 : label is "soft_lutpair146";
begin
  D(62 downto 0) <= \^d\(62 downto 0);
  Q(3 downto 0) <= \^q\(3 downto 0);
  done <= \^done\;
  si_enable(6 downto 0) <= \^si_enable\(6 downto 0);
\__3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1000"
    )
        port map (
      I0 => \^q\(3),
      I1 => \^q\(2),
      I2 => \^q\(0),
      I3 => \^q\(1),
      O => \__3_n_0\
    );
\__5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1000"
    )
        port map (
      I0 => \^q\(3),
      I1 => \^q\(1),
      I2 => \^q\(0),
      I3 => \^q\(2),
      O => \__5_n_0\
    );
\__6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1000"
    )
        port map (
      I0 => \^q\(3),
      I1 => \^q\(0),
      I2 => \^q\(1),
      I3 => \^q\(2),
      O => \__6_n_0\
    );
ctrl_req_r_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8FFF8888"
    )
        port map (
      I0 => \^done\,
      I1 => \out\(1),
      I2 => src_rcv,
      I3 => \out\(2),
      I4 => src_send,
      O => ctrl_req_r_reg
    );
\gen_mi_enable[0].mi_enable_r[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF00080000"
    )
        port map (
      I0 => \gen_si_enable[0].si_enable_r[0]_i_2_n_0\,
      I1 => p_0_in_0(4),
      I2 => p_0_in_0(3),
      I3 => \gen_mi_enable[0].mi_enable_r_reg[0]_i_2_n_0\,
      I4 => \selector_reg[3]_0\,
      I5 => \^d\(28),
      O => \gen_mi_enable[0].mi_enable_r[0]_i_1_n_0\
    );
\gen_mi_enable[0].mi_enable_r[0]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \^si_enable\(3),
      I1 => \^si_enable\(2),
      I2 => p_0_in_0(1),
      I3 => \^si_enable\(1),
      I4 => p_0_in_0(0),
      I5 => \^si_enable\(0),
      O => \gen_mi_enable[0].mi_enable_r[0]_i_3_n_0\
    );
\gen_mi_enable[0].mi_enable_r[0]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FCBBFC88"
    )
        port map (
      I0 => \^si_enable\(6),
      I1 => p_0_in_0(1),
      I2 => \^si_enable\(5),
      I3 => p_0_in_0(0),
      I4 => \^si_enable\(4),
      O => \gen_mi_enable[0].mi_enable_r[0]_i_4_n_0\
    );
\gen_mi_enable[0].mi_enable_r_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_ctrl_aclk,
      CE => '1',
      D => \gen_mi_enable[0].mi_enable_r[0]_i_1_n_0\,
      Q => \^d\(28),
      R => stg2_reset
    );
\gen_mi_enable[0].mi_enable_r_reg[0]_i_2\: unisim.vcomponents.MUXF7
     port map (
      I0 => \gen_mi_enable[0].mi_enable_r[0]_i_3_n_0\,
      I1 => \gen_mi_enable[0].mi_enable_r[0]_i_4_n_0\,
      O => \gen_mi_enable[0].mi_enable_r_reg[0]_i_2_n_0\,
      S => p_0_in_0(2)
    );
\gen_mi_enable[1].mi_enable_r[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF00080000"
    )
        port map (
      I0 => \gen_si_enable[0].si_enable_r[0]_i_2_n_0\,
      I1 => p_0_in_0(4),
      I2 => p_0_in_0(3),
      I3 => \gen_mi_enable[0].mi_enable_r_reg[0]_i_2_n_0\,
      I4 => \gen_mi_enable[1].mi_enable_r[1]_i_2_n_0\,
      I5 => \^d\(29),
      O => \gen_mi_enable[1].mi_enable_r[1]_i_1_n_0\
    );
\gen_mi_enable[1].mi_enable_r[1]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0010"
    )
        port map (
      I0 => \^q\(3),
      I1 => \^q\(2),
      I2 => \^q\(0),
      I3 => \^q\(1),
      O => \gen_mi_enable[1].mi_enable_r[1]_i_2_n_0\
    );
\gen_mi_enable[1].mi_enable_r_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_ctrl_aclk,
      CE => '1',
      D => \gen_mi_enable[1].mi_enable_r[1]_i_1_n_0\,
      Q => \^d\(29),
      R => stg2_reset
    );
\gen_mi_enable[2].mi_enable_r[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF00080000"
    )
        port map (
      I0 => \gen_si_enable[0].si_enable_r[0]_i_2_n_0\,
      I1 => p_0_in_0(4),
      I2 => p_0_in_0(3),
      I3 => \gen_mi_enable[0].mi_enable_r_reg[0]_i_2_n_0\,
      I4 => \gen_mi_enable[2].mi_enable_r[2]_i_2_n_0\,
      I5 => \^d\(30),
      O => \gen_mi_enable[2].mi_enable_r[2]_i_1_n_0\
    );
\gen_mi_enable[2].mi_enable_r[2]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0010"
    )
        port map (
      I0 => \^q\(3),
      I1 => \^q\(2),
      I2 => \^q\(1),
      I3 => \^q\(0),
      O => \gen_mi_enable[2].mi_enable_r[2]_i_2_n_0\
    );
\gen_mi_enable[2].mi_enable_r_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_ctrl_aclk,
      CE => '1',
      D => \gen_mi_enable[2].mi_enable_r[2]_i_1_n_0\,
      Q => \^d\(30),
      R => stg2_reset
    );
\gen_mi_enable[3].mi_enable_r[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF00080000"
    )
        port map (
      I0 => \gen_si_enable[0].si_enable_r[0]_i_2_n_0\,
      I1 => p_0_in_0(4),
      I2 => p_0_in_0(3),
      I3 => \gen_mi_enable[0].mi_enable_r_reg[0]_i_2_n_0\,
      I4 => \__3_n_0\,
      I5 => \^d\(31),
      O => \gen_mi_enable[3].mi_enable_r[3]_i_1_n_0\
    );
\gen_mi_enable[3].mi_enable_r_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_ctrl_aclk,
      CE => '1',
      D => \gen_mi_enable[3].mi_enable_r[3]_i_1_n_0\,
      Q => \^d\(31),
      R => stg2_reset
    );
\gen_mi_enable[4].mi_enable_r[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF00080000"
    )
        port map (
      I0 => \gen_si_enable[0].si_enable_r[0]_i_2_n_0\,
      I1 => p_0_in_0(4),
      I2 => p_0_in_0(3),
      I3 => \gen_mi_enable[0].mi_enable_r_reg[0]_i_2_n_0\,
      I4 => \gen_mi_enable[4].mi_enable_r[4]_i_2_n_0\,
      I5 => \^d\(32),
      O => \gen_mi_enable[4].mi_enable_r[4]_i_1_n_0\
    );
\gen_mi_enable[4].mi_enable_r[4]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0010"
    )
        port map (
      I0 => \^q\(3),
      I1 => \^q\(0),
      I2 => \^q\(2),
      I3 => \^q\(1),
      O => \gen_mi_enable[4].mi_enable_r[4]_i_2_n_0\
    );
\gen_mi_enable[4].mi_enable_r_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_ctrl_aclk,
      CE => '1',
      D => \gen_mi_enable[4].mi_enable_r[4]_i_1_n_0\,
      Q => \^d\(32),
      R => stg2_reset
    );
\gen_mi_enable[5].mi_enable_r[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF00080000"
    )
        port map (
      I0 => \gen_si_enable[0].si_enable_r[0]_i_2_n_0\,
      I1 => p_0_in_0(4),
      I2 => p_0_in_0(3),
      I3 => \gen_mi_enable[0].mi_enable_r_reg[0]_i_2_n_0\,
      I4 => \__5_n_0\,
      I5 => \^d\(33),
      O => \gen_mi_enable[5].mi_enable_r[5]_i_1_n_0\
    );
\gen_mi_enable[5].mi_enable_r_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_ctrl_aclk,
      CE => '1',
      D => \gen_mi_enable[5].mi_enable_r[5]_i_1_n_0\,
      Q => \^d\(33),
      R => stg2_reset
    );
\gen_mi_enable[6].mi_enable_r[6]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF00080000"
    )
        port map (
      I0 => \gen_si_enable[0].si_enable_r[0]_i_2_n_0\,
      I1 => p_0_in_0(4),
      I2 => p_0_in_0(3),
      I3 => \gen_mi_enable[0].mi_enable_r_reg[0]_i_2_n_0\,
      I4 => \__6_n_0\,
      I5 => \^d\(34),
      O => \gen_mi_enable[6].mi_enable_r[6]_i_1_n_0\
    );
\gen_mi_enable[6].mi_enable_r_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_ctrl_aclk,
      CE => '1',
      D => \gen_mi_enable[6].mi_enable_r[6]_i_1_n_0\,
      Q => \^d\(34),
      R => stg2_reset
    );
\gen_mi_mux_in[0].mi_mux_en_in_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_ctrl_aclk,
      CE => stg1_reset,
      D => \gen_reg[0].reg_data_reg[31]\,
      Q => mi_mux_en_in(0),
      R => '0'
    );
\gen_mi_mux_in[0].mi_mux_in_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_ctrl_aclk,
      CE => stg1_reset,
      D => \gen_reg[0].reg_data_reg[3]\(0),
      Q => \^d\(0),
      R => '0'
    );
\gen_mi_mux_in[0].mi_mux_in_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_ctrl_aclk,
      CE => stg1_reset,
      D => \gen_reg[0].reg_data_reg[3]\(1),
      Q => \^d\(1),
      R => '0'
    );
\gen_mi_mux_in[0].mi_mux_in_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_ctrl_aclk,
      CE => stg1_reset,
      D => \gen_reg[0].reg_data_reg[3]\(2),
      Q => \^d\(2),
      R => '0'
    );
\gen_mi_mux_in[0].mi_mux_in_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_ctrl_aclk,
      CE => stg1_reset,
      D => \gen_reg[0].reg_data_reg[3]\(3),
      Q => \^d\(3),
      R => '0'
    );
\gen_mi_mux_in[1].mi_mux_en_in_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_ctrl_aclk,
      CE => stg1_reset,
      D => \gen_reg[1].reg_data_reg[63]\,
      Q => mi_mux_en_in(1),
      R => '0'
    );
\gen_mi_mux_in[1].mi_mux_in_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_ctrl_aclk,
      CE => stg1_reset,
      D => \gen_reg[1].reg_data_reg[35]\(0),
      Q => \^d\(4),
      R => '0'
    );
\gen_mi_mux_in[1].mi_mux_in_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_ctrl_aclk,
      CE => stg1_reset,
      D => \gen_reg[1].reg_data_reg[35]\(1),
      Q => \^d\(5),
      R => '0'
    );
\gen_mi_mux_in[1].mi_mux_in_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_ctrl_aclk,
      CE => stg1_reset,
      D => \gen_reg[1].reg_data_reg[35]\(2),
      Q => \^d\(6),
      R => '0'
    );
\gen_mi_mux_in[1].mi_mux_in_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_ctrl_aclk,
      CE => stg1_reset,
      D => \gen_reg[1].reg_data_reg[35]\(3),
      Q => \^d\(7),
      R => '0'
    );
\gen_mi_mux_in[2].mi_mux_en_in_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_ctrl_aclk,
      CE => stg1_reset,
      D => \gen_reg[2].reg_data_reg[95]\,
      Q => mi_mux_en_in(2),
      R => '0'
    );
\gen_mi_mux_in[2].mi_mux_in_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_ctrl_aclk,
      CE => stg1_reset,
      D => \gen_reg[2].reg_data_reg[67]\(2),
      Q => \^d\(10),
      R => '0'
    );
\gen_mi_mux_in[2].mi_mux_in_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_ctrl_aclk,
      CE => stg1_reset,
      D => \gen_reg[2].reg_data_reg[67]\(3),
      Q => \^d\(11),
      R => '0'
    );
\gen_mi_mux_in[2].mi_mux_in_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_ctrl_aclk,
      CE => stg1_reset,
      D => \gen_reg[2].reg_data_reg[67]\(0),
      Q => \^d\(8),
      R => '0'
    );
\gen_mi_mux_in[2].mi_mux_in_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_ctrl_aclk,
      CE => stg1_reset,
      D => \gen_reg[2].reg_data_reg[67]\(1),
      Q => \^d\(9),
      R => '0'
    );
\gen_mi_mux_in[3].mi_mux_en_in_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_ctrl_aclk,
      CE => stg1_reset,
      D => \gen_reg[3].reg_data_reg[127]\,
      Q => mi_mux_en_in(3),
      R => '0'
    );
\gen_mi_mux_in[3].mi_mux_in_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_ctrl_aclk,
      CE => stg1_reset,
      D => \gen_reg[3].reg_data_reg[99]\(0),
      Q => \^d\(12),
      R => '0'
    );
\gen_mi_mux_in[3].mi_mux_in_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_ctrl_aclk,
      CE => stg1_reset,
      D => \gen_reg[3].reg_data_reg[99]\(1),
      Q => \^d\(13),
      R => '0'
    );
\gen_mi_mux_in[3].mi_mux_in_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_ctrl_aclk,
      CE => stg1_reset,
      D => \gen_reg[3].reg_data_reg[99]\(2),
      Q => \^d\(14),
      R => '0'
    );
\gen_mi_mux_in[3].mi_mux_in_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_ctrl_aclk,
      CE => stg1_reset,
      D => \gen_reg[3].reg_data_reg[99]\(3),
      Q => \^d\(15),
      R => '0'
    );
\gen_mi_mux_in[4].mi_mux_en_in_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_ctrl_aclk,
      CE => stg1_reset,
      D => \gen_reg[4].reg_data_reg[159]\,
      Q => mi_mux_en_in(4),
      R => '0'
    );
\gen_mi_mux_in[4].mi_mux_in_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_ctrl_aclk,
      CE => stg1_reset,
      D => \gen_reg[4].reg_data_reg[131]\(0),
      Q => \^d\(16),
      R => '0'
    );
\gen_mi_mux_in[4].mi_mux_in_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_ctrl_aclk,
      CE => stg1_reset,
      D => \gen_reg[4].reg_data_reg[131]\(1),
      Q => \^d\(17),
      R => '0'
    );
\gen_mi_mux_in[4].mi_mux_in_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_ctrl_aclk,
      CE => stg1_reset,
      D => \gen_reg[4].reg_data_reg[131]\(2),
      Q => \^d\(18),
      R => '0'
    );
\gen_mi_mux_in[4].mi_mux_in_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_ctrl_aclk,
      CE => stg1_reset,
      D => \gen_reg[4].reg_data_reg[131]\(3),
      Q => \^d\(19),
      R => '0'
    );
\gen_mi_mux_in[5].mi_mux_en_in_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_ctrl_aclk,
      CE => stg1_reset,
      D => \gen_reg[5].reg_data_reg[191]\,
      Q => mi_mux_en_in(5),
      R => '0'
    );
\gen_mi_mux_in[5].mi_mux_in_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_ctrl_aclk,
      CE => stg1_reset,
      D => \gen_reg[5].reg_data_reg[163]\(0),
      Q => \^d\(20),
      R => '0'
    );
\gen_mi_mux_in[5].mi_mux_in_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_ctrl_aclk,
      CE => stg1_reset,
      D => \gen_reg[5].reg_data_reg[163]\(1),
      Q => \^d\(21),
      R => '0'
    );
\gen_mi_mux_in[5].mi_mux_in_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_ctrl_aclk,
      CE => stg1_reset,
      D => \gen_reg[5].reg_data_reg[163]\(2),
      Q => \^d\(22),
      R => '0'
    );
\gen_mi_mux_in[5].mi_mux_in_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_ctrl_aclk,
      CE => stg1_reset,
      D => \gen_reg[5].reg_data_reg[163]\(3),
      Q => \^d\(23),
      R => '0'
    );
\gen_mi_mux_in[6].mi_mux_en_in_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_ctrl_aclk,
      CE => stg1_reset,
      D => \gen_reg[6].reg_data_reg[223]\,
      Q => mi_mux_en_in(6),
      R => '0'
    );
\gen_mi_mux_in[6].mi_mux_in_reg[24]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_ctrl_aclk,
      CE => stg1_reset,
      D => \gen_reg[6].reg_data_reg[195]\(0),
      Q => \^d\(24),
      R => '0'
    );
\gen_mi_mux_in[6].mi_mux_in_reg[25]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_ctrl_aclk,
      CE => stg1_reset,
      D => \gen_reg[6].reg_data_reg[195]\(1),
      Q => \^d\(25),
      R => '0'
    );
\gen_mi_mux_in[6].mi_mux_in_reg[26]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_ctrl_aclk,
      CE => stg1_reset,
      D => \gen_reg[6].reg_data_reg[195]\(2),
      Q => \^d\(26),
      R => '0'
    );
\gen_mi_mux_in[6].mi_mux_in_reg[27]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_ctrl_aclk,
      CE => stg1_reset,
      D => \gen_reg[6].reg_data_reg[195]\(3),
      Q => \^d\(27),
      R => '0'
    );
\gen_si_enable[0].si_enable_r[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AAAE"
    )
        port map (
      I0 => \^si_enable\(0),
      I1 => \gen_si_enable[0].si_enable_r[0]_i_2_n_0\,
      I2 => \gen_si_enable[0].si_enable_r[0]_i_3_n_0\,
      I3 => p_0_in_0(0),
      O => p_49_out
    );
\gen_si_enable[0].si_enable_r[0]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00E2"
    )
        port map (
      I0 => \gen_si_enable[0].si_enable_r[0]_i_4_n_0\,
      I1 => p_0_in_0(2),
      I2 => \gen_si_enable[0].si_enable_r[0]_i_5_n_0\,
      I3 => p_0_in_0(3),
      O => \gen_si_enable[0].si_enable_r[0]_i_2_n_0\
    );
\gen_si_enable[0].si_enable_r[0]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFEF"
    )
        port map (
      I0 => p_0_in_0(1),
      I1 => p_0_in_0(2),
      I2 => p_0_in_0(4),
      I3 => p_0_in_0(3),
      O => \gen_si_enable[0].si_enable_r[0]_i_3_n_0\
    );
\gen_si_enable[0].si_enable_r[0]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => mi_connectivity(3),
      I1 => mi_connectivity(2),
      I2 => p_0_in_0(1),
      I3 => mi_connectivity(1),
      I4 => p_0_in_0(0),
      I5 => mi_connectivity(0),
      O => \gen_si_enable[0].si_enable_r[0]_i_4_n_0\
    );
\gen_si_enable[0].si_enable_r[0]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30BB3088"
    )
        port map (
      I0 => mi_connectivity(6),
      I1 => p_0_in_0(1),
      I2 => mi_connectivity(6),
      I3 => p_0_in_0(0),
      I4 => mi_connectivity(1),
      O => \gen_si_enable[0].si_enable_r[0]_i_5_n_0\
    );
\gen_si_enable[0].si_enable_r_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_ctrl_aclk,
      CE => '1',
      D => p_49_out,
      Q => \^si_enable\(0),
      R => stg2_reset
    );
\gen_si_enable[1].si_enable_r[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AAEA"
    )
        port map (
      I0 => \^si_enable\(1),
      I1 => \gen_si_enable[0].si_enable_r[0]_i_2_n_0\,
      I2 => p_0_in_0(0),
      I3 => \gen_si_enable[0].si_enable_r[0]_i_3_n_0\,
      O => p_47_out
    );
\gen_si_enable[1].si_enable_r_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_ctrl_aclk,
      CE => '1',
      D => p_47_out,
      Q => \^si_enable\(1),
      R => stg2_reset
    );
\gen_si_enable[2].si_enable_r[2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AAAE"
    )
        port map (
      I0 => \^si_enable\(2),
      I1 => \gen_si_enable[0].si_enable_r[0]_i_2_n_0\,
      I2 => \gen_si_enable[2].si_enable_r[2]_i_2_n_0\,
      I3 => p_0_in_0(0),
      O => p_45_out
    );
\gen_si_enable[2].si_enable_r[2]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFDF"
    )
        port map (
      I0 => p_0_in_0(1),
      I1 => p_0_in_0(2),
      I2 => p_0_in_0(4),
      I3 => p_0_in_0(3),
      O => \gen_si_enable[2].si_enable_r[2]_i_2_n_0\
    );
\gen_si_enable[2].si_enable_r_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_ctrl_aclk,
      CE => '1',
      D => p_45_out,
      Q => \^si_enable\(2),
      R => stg2_reset
    );
\gen_si_enable[3].si_enable_r[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AAEA"
    )
        port map (
      I0 => \^si_enable\(3),
      I1 => \gen_si_enable[0].si_enable_r[0]_i_2_n_0\,
      I2 => p_0_in_0(0),
      I3 => \gen_si_enable[2].si_enable_r[2]_i_2_n_0\,
      O => p_43_out
    );
\gen_si_enable[3].si_enable_r_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_ctrl_aclk,
      CE => '1',
      D => p_43_out,
      Q => \^si_enable\(3),
      R => stg2_reset
    );
\gen_si_enable[4].si_enable_r[4]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AAAE"
    )
        port map (
      I0 => \^si_enable\(4),
      I1 => \gen_si_enable[0].si_enable_r[0]_i_2_n_0\,
      I2 => \gen_si_enable[4].si_enable_r[4]_i_2_n_0\,
      I3 => p_0_in_0(0),
      O => p_40_out
    );
\gen_si_enable[4].si_enable_r[4]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FBFF"
    )
        port map (
      I0 => p_0_in_0(1),
      I1 => p_0_in_0(2),
      I2 => p_0_in_0(3),
      I3 => p_0_in_0(4),
      O => \gen_si_enable[4].si_enable_r[4]_i_2_n_0\
    );
\gen_si_enable[4].si_enable_r_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_ctrl_aclk,
      CE => '1',
      D => p_40_out,
      Q => \^si_enable\(4),
      R => stg2_reset
    );
\gen_si_enable[5].si_enable_r[5]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AAEA"
    )
        port map (
      I0 => \^si_enable\(5),
      I1 => \gen_si_enable[0].si_enable_r[0]_i_2_n_0\,
      I2 => p_0_in_0(0),
      I3 => \gen_si_enable[4].si_enable_r[4]_i_2_n_0\,
      O => p_38_out
    );
\gen_si_enable[5].si_enable_r_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_ctrl_aclk,
      CE => '1',
      D => p_38_out,
      Q => \^si_enable\(5),
      R => stg2_reset
    );
\gen_si_enable[6].si_enable_r[6]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAAAAEAA"
    )
        port map (
      I0 => \^si_enable\(6),
      I1 => \gen_si_enable[0].si_enable_r[0]_i_2_n_0\,
      I2 => \gen_si_enable[6].si_enable_r[6]_i_2_n_0\,
      I3 => p_0_in_0(1),
      I4 => p_0_in_0(0),
      O => p_36_out
    );
\gen_si_enable[6].si_enable_r[6]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"DF"
    )
        port map (
      I0 => p_0_in_0(2),
      I1 => p_0_in_0(3),
      I2 => p_0_in_0(4),
      O => \gen_si_enable[6].si_enable_r[6]_i_2_n_0\
    );
\gen_si_enable[6].si_enable_r_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_ctrl_aclk,
      CE => '1',
      D => p_36_out,
      Q => \^si_enable\(6),
      R => stg2_reset
    );
\gen_si_mux[0].si_mux_r[3]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^si_enable\(0),
      O => \gen_si_mux[0].si_mux_r[3]_i_1_n_0\
    );
\gen_si_mux[0].si_mux_r_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_ctrl_aclk,
      CE => \gen_si_mux[0].si_mux_r[3]_i_1_n_0\,
      D => \^q\(0),
      Q => \^d\(35),
      R => '0'
    );
\gen_si_mux[0].si_mux_r_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_ctrl_aclk,
      CE => \gen_si_mux[0].si_mux_r[3]_i_1_n_0\,
      D => \^q\(1),
      Q => \^d\(36),
      R => '0'
    );
\gen_si_mux[0].si_mux_r_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_ctrl_aclk,
      CE => \gen_si_mux[0].si_mux_r[3]_i_1_n_0\,
      D => \^q\(2),
      Q => \^d\(37),
      R => '0'
    );
\gen_si_mux[0].si_mux_r_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_ctrl_aclk,
      CE => \gen_si_mux[0].si_mux_r[3]_i_1_n_0\,
      D => \^q\(3),
      Q => \^d\(38),
      R => '0'
    );
\gen_si_mux[1].si_mux_r[7]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^si_enable\(1),
      O => \gen_si_mux[1].si_mux_r[7]_i_1_n_0\
    );
\gen_si_mux[1].si_mux_r_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_ctrl_aclk,
      CE => \gen_si_mux[1].si_mux_r[7]_i_1_n_0\,
      D => \^q\(0),
      Q => \^d\(39),
      R => '0'
    );
\gen_si_mux[1].si_mux_r_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_ctrl_aclk,
      CE => \gen_si_mux[1].si_mux_r[7]_i_1_n_0\,
      D => \^q\(1),
      Q => \^d\(40),
      R => '0'
    );
\gen_si_mux[1].si_mux_r_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_ctrl_aclk,
      CE => \gen_si_mux[1].si_mux_r[7]_i_1_n_0\,
      D => \^q\(2),
      Q => \^d\(41),
      R => '0'
    );
\gen_si_mux[1].si_mux_r_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_ctrl_aclk,
      CE => \gen_si_mux[1].si_mux_r[7]_i_1_n_0\,
      D => \^q\(3),
      Q => \^d\(42),
      R => '0'
    );
\gen_si_mux[2].si_mux_r[11]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^si_enable\(2),
      O => \gen_si_mux[2].si_mux_r[11]_i_1_n_0\
    );
\gen_si_mux[2].si_mux_r_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_ctrl_aclk,
      CE => \gen_si_mux[2].si_mux_r[11]_i_1_n_0\,
      D => \^q\(2),
      Q => \^d\(45),
      R => '0'
    );
\gen_si_mux[2].si_mux_r_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_ctrl_aclk,
      CE => \gen_si_mux[2].si_mux_r[11]_i_1_n_0\,
      D => \^q\(3),
      Q => \^d\(46),
      R => '0'
    );
\gen_si_mux[2].si_mux_r_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_ctrl_aclk,
      CE => \gen_si_mux[2].si_mux_r[11]_i_1_n_0\,
      D => \^q\(0),
      Q => \^d\(43),
      R => '0'
    );
\gen_si_mux[2].si_mux_r_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_ctrl_aclk,
      CE => \gen_si_mux[2].si_mux_r[11]_i_1_n_0\,
      D => \^q\(1),
      Q => \^d\(44),
      R => '0'
    );
\gen_si_mux[3].si_mux_r[15]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^si_enable\(3),
      O => \gen_si_mux[3].si_mux_r[15]_i_1_n_0\
    );
\gen_si_mux[3].si_mux_r_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_ctrl_aclk,
      CE => \gen_si_mux[3].si_mux_r[15]_i_1_n_0\,
      D => \^q\(0),
      Q => \^d\(47),
      R => '0'
    );
\gen_si_mux[3].si_mux_r_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_ctrl_aclk,
      CE => \gen_si_mux[3].si_mux_r[15]_i_1_n_0\,
      D => \^q\(1),
      Q => \^d\(48),
      R => '0'
    );
\gen_si_mux[3].si_mux_r_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_ctrl_aclk,
      CE => \gen_si_mux[3].si_mux_r[15]_i_1_n_0\,
      D => \^q\(2),
      Q => \^d\(49),
      R => '0'
    );
\gen_si_mux[3].si_mux_r_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_ctrl_aclk,
      CE => \gen_si_mux[3].si_mux_r[15]_i_1_n_0\,
      D => \^q\(3),
      Q => \^d\(50),
      R => '0'
    );
\gen_si_mux[4].si_mux_r[19]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^si_enable\(4),
      O => \gen_si_mux[4].si_mux_r[19]_i_1_n_0\
    );
\gen_si_mux[4].si_mux_r_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_ctrl_aclk,
      CE => \gen_si_mux[4].si_mux_r[19]_i_1_n_0\,
      D => \^q\(0),
      Q => \^d\(51),
      R => '0'
    );
\gen_si_mux[4].si_mux_r_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_ctrl_aclk,
      CE => \gen_si_mux[4].si_mux_r[19]_i_1_n_0\,
      D => \^q\(1),
      Q => \^d\(52),
      R => '0'
    );
\gen_si_mux[4].si_mux_r_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_ctrl_aclk,
      CE => \gen_si_mux[4].si_mux_r[19]_i_1_n_0\,
      D => \^q\(2),
      Q => \^d\(53),
      R => '0'
    );
\gen_si_mux[4].si_mux_r_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_ctrl_aclk,
      CE => \gen_si_mux[4].si_mux_r[19]_i_1_n_0\,
      D => \^q\(3),
      Q => \^d\(54),
      R => '0'
    );
\gen_si_mux[5].si_mux_r[23]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^si_enable\(5),
      O => \gen_si_mux[5].si_mux_r[23]_i_1_n_0\
    );
\gen_si_mux[5].si_mux_r_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_ctrl_aclk,
      CE => \gen_si_mux[5].si_mux_r[23]_i_1_n_0\,
      D => \^q\(0),
      Q => \^d\(55),
      R => '0'
    );
\gen_si_mux[5].si_mux_r_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_ctrl_aclk,
      CE => \gen_si_mux[5].si_mux_r[23]_i_1_n_0\,
      D => \^q\(1),
      Q => \^d\(56),
      R => '0'
    );
\gen_si_mux[5].si_mux_r_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_ctrl_aclk,
      CE => \gen_si_mux[5].si_mux_r[23]_i_1_n_0\,
      D => \^q\(2),
      Q => \^d\(57),
      R => '0'
    );
\gen_si_mux[5].si_mux_r_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_ctrl_aclk,
      CE => \gen_si_mux[5].si_mux_r[23]_i_1_n_0\,
      D => \^q\(3),
      Q => \^d\(58),
      R => '0'
    );
\gen_si_mux[6].si_mux_r[27]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^si_enable\(6),
      O => \gen_si_mux[6].si_mux_r[27]_i_1_n_0\
    );
\gen_si_mux[6].si_mux_r_reg[24]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_ctrl_aclk,
      CE => \gen_si_mux[6].si_mux_r[27]_i_1_n_0\,
      D => \^q\(0),
      Q => \^d\(59),
      R => '0'
    );
\gen_si_mux[6].si_mux_r_reg[25]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_ctrl_aclk,
      CE => \gen_si_mux[6].si_mux_r[27]_i_1_n_0\,
      D => \^q\(1),
      Q => \^d\(60),
      R => '0'
    );
\gen_si_mux[6].si_mux_r_reg[26]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_ctrl_aclk,
      CE => \gen_si_mux[6].si_mux_r[27]_i_1_n_0\,
      D => \^q\(2),
      Q => \^d\(61),
      R => '0'
    );
\gen_si_mux[6].si_mux_r_reg[27]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_ctrl_aclk,
      CE => \gen_si_mux[6].si_mux_r[27]_i_1_n_0\,
      D => \^q\(3),
      Q => \^d\(62),
      R => '0'
    );
\mi_cntr[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \mi_cntr_reg__0\(0),
      O => \mi_cntr[0]_i_1_n_0\
    );
\mi_cntr[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mi_cntr_reg__0\(1),
      I1 => \mi_cntr_reg__0\(0),
      O => \mi_cntr[1]_i_1_n_0\
    );
\mi_cntr[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => \mi_cntr_reg__0\(0),
      I1 => \mi_cntr_reg__0\(1),
      I2 => \mi_cntr_reg__0\(2),
      O => p_0_in(2)
    );
\mi_cntr[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFF7"
    )
        port map (
      I0 => \mi_cntr_reg__0\(1),
      I1 => \mi_cntr_reg__0\(2),
      I2 => \mi_cntr_reg__0\(0),
      I3 => \mi_cntr_reg__0\(3),
      O => sel
    );
\mi_cntr[3]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => \mi_cntr_reg__0\(1),
      I1 => \mi_cntr_reg__0\(0),
      I2 => \mi_cntr_reg__0\(2),
      I3 => \mi_cntr_reg__0\(3),
      O => p_0_in(3)
    );
\mi_cntr_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_ctrl_aclk,
      CE => sel,
      D => \mi_cntr[0]_i_1_n_0\,
      Q => \mi_cntr_reg__0\(0),
      R => stg1_reset
    );
\mi_cntr_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => s_axi_ctrl_aclk,
      CE => sel,
      D => \mi_cntr[1]_i_1_n_0\,
      Q => \mi_cntr_reg__0\(1),
      R => stg1_reset
    );
\mi_cntr_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => s_axi_ctrl_aclk,
      CE => sel,
      D => p_0_in(2),
      Q => \mi_cntr_reg__0\(2),
      R => stg1_reset
    );
\mi_cntr_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_ctrl_aclk,
      CE => sel,
      D => p_0_in(3),
      Q => \mi_cntr_reg__0\(3),
      R => stg1_reset
    );
\mi_connectivity[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"DFBB"
    )
        port map (
      I0 => \mi_cntr_reg__0\(1),
      I1 => \mi_cntr_reg__0\(3),
      I2 => \mi_cntr_reg__0\(0),
      I3 => \mi_cntr_reg__0\(2),
      O => \mi_connectivity[0]_i_1_n_0\
    );
\mi_connectivity[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F7AF"
    )
        port map (
      I0 => \mi_cntr_reg__0\(2),
      I1 => \mi_cntr_reg__0\(0),
      I2 => \mi_cntr_reg__0\(3),
      I3 => \mi_cntr_reg__0\(1),
      O => \mi_connectivity[1]_i_1_n_0\
    );
\mi_connectivity[2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFBF"
    )
        port map (
      I0 => \mi_cntr_reg__0\(1),
      I1 => \mi_cntr_reg__0\(0),
      I2 => \mi_cntr_reg__0\(3),
      I3 => \mi_cntr_reg__0\(2),
      O => \mi_connectivity[2]_i_1_n_0\
    );
\mi_connectivity[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFF7"
    )
        port map (
      I0 => \mi_cntr_reg__0\(3),
      I1 => \mi_cntr_reg__0\(0),
      I2 => \mi_cntr_reg__0\(1),
      I3 => \mi_cntr_reg__0\(2),
      O => \mi_connectivity[3]_i_1_n_0\
    );
\mi_connectivity[6]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2044"
    )
        port map (
      I0 => \mi_cntr_reg__0\(1),
      I1 => \mi_cntr_reg__0\(3),
      I2 => \mi_cntr_reg__0\(0),
      I3 => \mi_cntr_reg__0\(2),
      O => \mi_connectivity[6]_i_1_n_0\
    );
\mi_connectivity[6]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FBFF"
    )
        port map (
      I0 => \mi_cntr_reg__0\(1),
      I1 => \mi_cntr_reg__0\(0),
      I2 => \mi_cntr_reg__0\(2),
      I3 => \mi_cntr_reg__0\(3),
      O => \mi_connectivity[6]_i_2_n_0\
    );
\mi_connectivity_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_ctrl_aclk,
      CE => '1',
      D => \mi_connectivity[0]_i_1_n_0\,
      Q => mi_connectivity(0),
      R => '0'
    );
\mi_connectivity_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_ctrl_aclk,
      CE => '1',
      D => \mi_connectivity[1]_i_1_n_0\,
      Q => mi_connectivity(1),
      R => '0'
    );
\mi_connectivity_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_ctrl_aclk,
      CE => '1',
      D => \mi_connectivity[2]_i_1_n_0\,
      Q => mi_connectivity(2),
      R => \mi_connectivity[6]_i_1_n_0\
    );
\mi_connectivity_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_ctrl_aclk,
      CE => '1',
      D => \mi_connectivity[3]_i_1_n_0\,
      Q => mi_connectivity(3),
      R => \mi_connectivity[6]_i_1_n_0\
    );
\mi_connectivity_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_ctrl_aclk,
      CE => '1',
      D => \mi_connectivity[6]_i_2_n_0\,
      Q => mi_connectivity(6),
      R => \mi_connectivity[6]_i_1_n_0\
    );
\selectee[0]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \^d\(24),
      I1 => \^d\(8),
      I2 => \mi_cntr_reg__0\(1),
      I3 => \^d\(16),
      I4 => \mi_cntr_reg__0\(2),
      I5 => \^d\(0),
      O => \selectee[0]_i_2_n_0\
    );
\selectee[0]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30BB3088"
    )
        port map (
      I0 => \^d\(12),
      I1 => \mi_cntr_reg__0\(1),
      I2 => \^d\(20),
      I3 => \mi_cntr_reg__0\(2),
      I4 => \^d\(4),
      O => \selectee[0]_i_3_n_0\
    );
\selectee[1]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \^d\(25),
      I1 => \^d\(9),
      I2 => \mi_cntr_reg__0\(1),
      I3 => \^d\(17),
      I4 => \mi_cntr_reg__0\(2),
      I5 => \^d\(1),
      O => \selectee[1]_i_2_n_0\
    );
\selectee[1]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30BB3088"
    )
        port map (
      I0 => \^d\(13),
      I1 => \mi_cntr_reg__0\(1),
      I2 => \^d\(21),
      I3 => \mi_cntr_reg__0\(2),
      I4 => \^d\(5),
      O => \selectee[1]_i_3_n_0\
    );
\selectee[2]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \^d\(26),
      I1 => \^d\(10),
      I2 => \mi_cntr_reg__0\(1),
      I3 => \^d\(18),
      I4 => \mi_cntr_reg__0\(2),
      I5 => \^d\(2),
      O => \selectee[2]_i_2_n_0\
    );
\selectee[2]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30BB3088"
    )
        port map (
      I0 => \^d\(14),
      I1 => \mi_cntr_reg__0\(1),
      I2 => \^d\(22),
      I3 => \mi_cntr_reg__0\(2),
      I4 => \^d\(6),
      O => \selectee[2]_i_3_n_0\
    );
\selectee[3]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \^d\(27),
      I1 => \^d\(11),
      I2 => \mi_cntr_reg__0\(1),
      I3 => \^d\(19),
      I4 => \mi_cntr_reg__0\(2),
      I5 => \^d\(3),
      O => \selectee[3]_i_2_n_0\
    );
\selectee[3]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30BB3088"
    )
        port map (
      I0 => \^d\(15),
      I1 => \mi_cntr_reg__0\(1),
      I2 => \^d\(23),
      I3 => \mi_cntr_reg__0\(2),
      I4 => \^d\(7),
      O => \selectee[3]_i_3_n_0\
    );
\selectee_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_ctrl_aclk,
      CE => '1',
      D => \selectee_reg[0]_i_1_n_0\,
      Q => p_0_in_0(0),
      R => '0'
    );
\selectee_reg[0]_i_1\: unisim.vcomponents.MUXF7
     port map (
      I0 => \selectee[0]_i_2_n_0\,
      I1 => \selectee[0]_i_3_n_0\,
      O => \selectee_reg[0]_i_1_n_0\,
      S => \mi_cntr_reg__0\(0)
    );
\selectee_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_ctrl_aclk,
      CE => '1',
      D => \selectee_reg[1]_i_1_n_0\,
      Q => p_0_in_0(1),
      R => '0'
    );
\selectee_reg[1]_i_1\: unisim.vcomponents.MUXF7
     port map (
      I0 => \selectee[1]_i_2_n_0\,
      I1 => \selectee[1]_i_3_n_0\,
      O => \selectee_reg[1]_i_1_n_0\,
      S => \mi_cntr_reg__0\(0)
    );
\selectee_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_ctrl_aclk,
      CE => '1',
      D => \selectee_reg[2]_i_1_n_0\,
      Q => p_0_in_0(2),
      R => '0'
    );
\selectee_reg[2]_i_1\: unisim.vcomponents.MUXF7
     port map (
      I0 => \selectee[2]_i_2_n_0\,
      I1 => \selectee[2]_i_3_n_0\,
      O => \selectee_reg[2]_i_1_n_0\,
      S => \mi_cntr_reg__0\(0)
    );
\selectee_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_ctrl_aclk,
      CE => '1',
      D => \selectee_reg[3]_i_1_n_0\,
      Q => p_0_in_0(3),
      R => '0'
    );
\selectee_reg[3]_i_1\: unisim.vcomponents.MUXF7
     port map (
      I0 => \selectee[3]_i_2_n_0\,
      I1 => \selectee[3]_i_3_n_0\,
      O => \selectee_reg[3]_i_1_n_0\,
      S => \mi_cntr_reg__0\(0)
    );
selector_enable_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => mi_mux_en_in(3),
      I1 => mi_mux_en_in(2),
      I2 => \mi_cntr_reg__0\(1),
      I3 => mi_mux_en_in(1),
      I4 => \mi_cntr_reg__0\(0),
      I5 => mi_mux_en_in(0),
      O => selector_enable_i_2_n_0
    );
selector_enable_i_3: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30BB3088"
    )
        port map (
      I0 => mi_mux_en_in(6),
      I1 => \mi_cntr_reg__0\(1),
      I2 => mi_mux_en_in(5),
      I3 => \mi_cntr_reg__0\(0),
      I4 => mi_mux_en_in(4),
      O => selector_enable_i_3_n_0
    );
selector_enable_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_ctrl_aclk,
      CE => '1',
      D => selector_enable_reg_i_1_n_0,
      Q => p_0_in_0(4),
      R => '0'
    );
selector_enable_reg_i_1: unisim.vcomponents.MUXF7
     port map (
      I0 => selector_enable_i_2_n_0,
      I1 => selector_enable_i_3_n_0,
      O => selector_enable_reg_i_1_n_0,
      S => \mi_cntr_reg__0\(2)
    );
\selector_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_ctrl_aclk,
      CE => '1',
      D => \mi_cntr_reg__0\(0),
      Q => \^q\(0),
      R => '0'
    );
\selector_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_ctrl_aclk,
      CE => '1',
      D => \mi_cntr_reg__0\(1),
      Q => \^q\(1),
      R => '0'
    );
\selector_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_ctrl_aclk,
      CE => '1',
      D => \mi_cntr_reg__0\(2),
      Q => \^q\(2),
      R => '0'
    );
\selector_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_ctrl_aclk,
      CE => '1',
      D => \mi_cntr_reg__0\(3),
      Q => \^q\(3),
      R => '0'
    );
start_r_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_ctrl_aclk,
      CE => '1',
      D => \out\(0),
      Q => start_r,
      R => '0'
    );
stg1_done_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000008"
    )
        port map (
      I0 => \mi_cntr_reg__0\(1),
      I1 => \mi_cntr_reg__0\(2),
      I2 => \mi_cntr_reg__0\(0),
      I3 => \mi_cntr_reg__0\(3),
      I4 => stg1_reset,
      O => stg1_done_i_1_n_0
    );
stg1_done_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => s_axi_ctrl_aclk,
      CE => '1',
      D => stg1_done_i_1_n_0,
      Q => stg1_done,
      R => '0'
    );
stg1_reset_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \out\(0),
      I1 => start_r,
      O => stg1_reset_i_1_n_0
    );
stg1_reset_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_ctrl_aclk,
      CE => '1',
      D => stg1_reset_i_1_n_0,
      Q => stg1_reset,
      R => '0'
    );
stg2_done_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => stg1_done,
      I1 => stg1_reset,
      O => stg2_done_i_1_n_0
    );
stg2_done_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => s_axi_ctrl_aclk,
      CE => '1',
      D => stg2_done_i_1_n_0,
      Q => \^done\,
      R => '0'
    );
stg2_reset_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_ctrl_aclk,
      CE => '1',
      D => stg1_reset,
      Q => stg2_reset,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \top_xbar_4_xpm_cdc_single\ is
  port (
    src_clk : in STD_LOGIC;
    src_in : in STD_LOGIC;
    dest_clk : in STD_LOGIC;
    dest_out : out STD_LOGIC
  );
  attribute DEST_SYNC_FF : integer;
  attribute DEST_SYNC_FF of \top_xbar_4_xpm_cdc_single\ : entity is 4;
  attribute KEEP_HIERARCHY : string;
  attribute KEEP_HIERARCHY of \top_xbar_4_xpm_cdc_single\ : entity is "true";
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of \top_xbar_4_xpm_cdc_single\ : entity is 0;
  attribute SRC_INPUT_REG : integer;
  attribute SRC_INPUT_REG of \top_xbar_4_xpm_cdc_single\ : entity is 0;
  attribute VERSION : integer;
  attribute VERSION of \top_xbar_4_xpm_cdc_single\ : entity is 0;
  attribute XPM_CDC : string;
  attribute XPM_CDC of \top_xbar_4_xpm_cdc_single\ : entity is "SINGLE";
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of \top_xbar_4_xpm_cdc_single\ : entity is "TRUE";
end \top_xbar_4_xpm_cdc_single\;

architecture STRUCTURE of \top_xbar_4_xpm_cdc_single\ is
  signal syncstages_ff : STD_LOGIC_VECTOR ( 3 downto 0 );
  attribute ASYNC_REG : string;
  attribute ASYNC_REG of syncstages_ff : signal is "true";
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of syncstages_ff : signal is "true";
  attribute XPM_CDC of syncstages_ff : signal is "SINGLE";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[0]\ : label is std.standard.true;
  attribute XPM_CDC of \syncstages_ff_reg[0]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[1]\ : label is std.standard.true;
  attribute XPM_CDC of \syncstages_ff_reg[1]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[2]\ : label is std.standard.true;
  attribute XPM_CDC of \syncstages_ff_reg[2]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[3]\ : label is std.standard.true;
  attribute XPM_CDC of \syncstages_ff_reg[3]\ : label is "SINGLE";
begin
  dest_out <= syncstages_ff(3);
\syncstages_ff_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => src_in,
      Q => syncstages_ff(0),
      R => '0'
    );
\syncstages_ff_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(0),
      Q => syncstages_ff(1),
      R => '0'
    );
\syncstages_ff_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(1),
      Q => syncstages_ff(2),
      R => '0'
    );
\syncstages_ff_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(2),
      Q => syncstages_ff(3),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \top_xbar_4_xpm_cdc_single__parameterized0\ is
  port (
    src_clk : in STD_LOGIC;
    src_in : in STD_LOGIC;
    dest_clk : in STD_LOGIC;
    dest_out : out STD_LOGIC
  );
  attribute DEST_SYNC_FF : integer;
  attribute DEST_SYNC_FF of \top_xbar_4_xpm_cdc_single__parameterized0\ : entity is 4;
  attribute KEEP_HIERARCHY : string;
  attribute KEEP_HIERARCHY of \top_xbar_4_xpm_cdc_single__parameterized0\ : entity is "true";
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \top_xbar_4_xpm_cdc_single__parameterized0\ : entity is "xpm_cdc_single";
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of \top_xbar_4_xpm_cdc_single__parameterized0\ : entity is 0;
  attribute SRC_INPUT_REG : integer;
  attribute SRC_INPUT_REG of \top_xbar_4_xpm_cdc_single__parameterized0\ : entity is 0;
  attribute VERSION : integer;
  attribute VERSION of \top_xbar_4_xpm_cdc_single__parameterized0\ : entity is 0;
  attribute XPM_CDC : string;
  attribute XPM_CDC of \top_xbar_4_xpm_cdc_single__parameterized0\ : entity is "SINGLE";
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of \top_xbar_4_xpm_cdc_single__parameterized0\ : entity is "TRUE";
end \top_xbar_4_xpm_cdc_single__parameterized0\;

architecture STRUCTURE of \top_xbar_4_xpm_cdc_single__parameterized0\ is
  signal syncstages_ff : STD_LOGIC_VECTOR ( 3 downto 0 );
  attribute ASYNC_REG : string;
  attribute ASYNC_REG of syncstages_ff : signal is "true";
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of syncstages_ff : signal is "true";
  attribute XPM_CDC of syncstages_ff : signal is "SINGLE";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[0]\ : label is std.standard.true;
  attribute XPM_CDC of \syncstages_ff_reg[0]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[1]\ : label is std.standard.true;
  attribute XPM_CDC of \syncstages_ff_reg[1]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[2]\ : label is std.standard.true;
  attribute XPM_CDC of \syncstages_ff_reg[2]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[3]\ : label is std.standard.true;
  attribute XPM_CDC of \syncstages_ff_reg[3]\ : label is "SINGLE";
begin
  dest_out <= syncstages_ff(3);
\syncstages_ff_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => src_in,
      Q => syncstages_ff(0),
      R => '0'
    );
\syncstages_ff_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(0),
      Q => syncstages_ff(1),
      R => '0'
    );
\syncstages_ff_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(1),
      Q => syncstages_ff(2),
      R => '0'
    );
\syncstages_ff_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(2),
      Q => syncstages_ff(3),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \top_xbar_4_xpm_cdc_single__parameterized1\ is
  port (
    src_clk : in STD_LOGIC;
    src_in : in STD_LOGIC;
    dest_clk : in STD_LOGIC;
    dest_out : out STD_LOGIC
  );
  attribute DEST_SYNC_FF : integer;
  attribute DEST_SYNC_FF of \top_xbar_4_xpm_cdc_single__parameterized1\ : entity is 4;
  attribute KEEP_HIERARCHY : string;
  attribute KEEP_HIERARCHY of \top_xbar_4_xpm_cdc_single__parameterized1\ : entity is "true";
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \top_xbar_4_xpm_cdc_single__parameterized1\ : entity is "xpm_cdc_single";
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of \top_xbar_4_xpm_cdc_single__parameterized1\ : entity is 0;
  attribute SRC_INPUT_REG : integer;
  attribute SRC_INPUT_REG of \top_xbar_4_xpm_cdc_single__parameterized1\ : entity is 0;
  attribute VERSION : integer;
  attribute VERSION of \top_xbar_4_xpm_cdc_single__parameterized1\ : entity is 0;
  attribute XPM_CDC : string;
  attribute XPM_CDC of \top_xbar_4_xpm_cdc_single__parameterized1\ : entity is "SINGLE";
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of \top_xbar_4_xpm_cdc_single__parameterized1\ : entity is "TRUE";
end \top_xbar_4_xpm_cdc_single__parameterized1\;

architecture STRUCTURE of \top_xbar_4_xpm_cdc_single__parameterized1\ is
  signal syncstages_ff : STD_LOGIC_VECTOR ( 3 downto 0 );
  attribute ASYNC_REG : string;
  attribute ASYNC_REG of syncstages_ff : signal is "true";
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of syncstages_ff : signal is "true";
  attribute XPM_CDC of syncstages_ff : signal is "SINGLE";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[0]\ : label is std.standard.true;
  attribute XPM_CDC of \syncstages_ff_reg[0]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[1]\ : label is std.standard.true;
  attribute XPM_CDC of \syncstages_ff_reg[1]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[2]\ : label is std.standard.true;
  attribute XPM_CDC of \syncstages_ff_reg[2]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[3]\ : label is std.standard.true;
  attribute XPM_CDC of \syncstages_ff_reg[3]\ : label is "SINGLE";
begin
  dest_out <= syncstages_ff(3);
\syncstages_ff_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => src_in,
      Q => syncstages_ff(0),
      R => '0'
    );
\syncstages_ff_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(0),
      Q => syncstages_ff(1),
      R => '0'
    );
\syncstages_ff_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(1),
      Q => syncstages_ff(2),
      R => '0'
    );
\syncstages_ff_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(2),
      Q => syncstages_ff(3),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \top_xbar_4_axis_infrastructure_v1_1_0_clock_synchronizer\ is
  port (
    I27 : out STD_LOGIC;
    src_in : in STD_LOGIC;
    aclk : in STD_LOGIC;
    aresetn : in STD_LOGIC
  );
end \top_xbar_4_axis_infrastructure_v1_1_0_clock_synchronizer\;

architecture STRUCTURE of \top_xbar_4_axis_infrastructure_v1_1_0_clock_synchronizer\ is
  signal soft_reset : STD_LOGIC;
  attribute DEST_SYNC_FF : integer;
  attribute DEST_SYNC_FF of inst_xpm_cdc_single : label is 4;
  attribute KEEP_HIERARCHY : string;
  attribute KEEP_HIERARCHY of inst_xpm_cdc_single : label is "true";
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of inst_xpm_cdc_single : label is 0;
  attribute SRC_INPUT_REG : integer;
  attribute SRC_INPUT_REG of inst_xpm_cdc_single : label is 0;
  attribute VERSION : integer;
  attribute VERSION of inst_xpm_cdc_single : label is 0;
  attribute XPM_CDC : string;
  attribute XPM_CDC of inst_xpm_cdc_single : label is "SINGLE";
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of inst_xpm_cdc_single : label is "TRUE";
begin
areset_r_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => soft_reset,
      I1 => aresetn,
      O => I27
    );
inst_xpm_cdc_single: entity work.\top_xbar_4_xpm_cdc_single\
     port map (
      dest_clk => aclk,
      dest_out => soft_reset,
      src_clk => '0',
      src_in => src_in
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \top_xbar_4_axis_switch_v1_1_8_axi_ctrl_top\ is
  port (
    Q : out STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_ctrl_rvalid : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \state_reg[0]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \gen_mi_mux_in[0].mi_mux_in_reg[3]\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \gen_mi_mux_in[1].mi_mux_in_reg[7]\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \gen_mi_mux_in[2].mi_mux_in_reg[11]\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \gen_mi_mux_in[3].mi_mux_in_reg[15]\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \gen_mi_mux_in[4].mi_mux_in_reg[19]\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \gen_mi_mux_in[5].mi_mux_in_reg[23]\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \gen_mi_mux_in[6].mi_mux_in_reg[27]\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_ctrl_rdata : out STD_LOGIC_VECTOR ( 31 downto 0 );
    \gen_mi_mux_in[0].mi_mux_en_in_reg[0]\ : out STD_LOGIC;
    \gen_mi_mux_in[1].mi_mux_en_in_reg[1]\ : out STD_LOGIC;
    \gen_mi_mux_in[2].mi_mux_en_in_reg[2]\ : out STD_LOGIC;
    \gen_mi_mux_in[3].mi_mux_en_in_reg[3]\ : out STD_LOGIC;
    \gen_mi_mux_in[4].mi_mux_en_in_reg[4]\ : out STD_LOGIC;
    \gen_mi_mux_in[5].mi_mux_en_in_reg[5]\ : out STD_LOGIC;
    \gen_mi_mux_in[6].mi_mux_en_in_reg[6]\ : out STD_LOGIC;
    s_axi_ctrl_arvalid : in STD_LOGIC;
    s_axi_ctrl_rready : in STD_LOGIC;
    s_axi_ctrl_areset : in STD_LOGIC;
    s_axi_ctrl_aclk : in STD_LOGIC;
    s_axi_ctrl_wdata : in STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axi_ctrl_araddr : in STD_LOGIC_VECTOR ( 4 downto 0 );
    s_axi_ctrl_awaddr : in STD_LOGIC_VECTOR ( 4 downto 0 );
    s_axi_ctrl_bready : in STD_LOGIC;
    s_axi_ctrl_awvalid : in STD_LOGIC;
    s_axi_ctrl_wvalid : in STD_LOGIC;
    out0 : in STD_LOGIC
  );
end \top_xbar_4_axis_switch_v1_1_8_axi_ctrl_top\;

architecture STRUCTURE of \top_xbar_4_axis_switch_v1_1_8_axi_ctrl_top\ is
  signal data_r : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \^gen_mi_mux_in[4].mi_mux_in_reg[19]\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \^gen_mi_mux_in[5].mi_mux_in_reg[23]\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \^gen_mi_mux_in[6].mi_mux_in_reg[27]\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \gen_reg[0].reg_data_reg\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \gen_reg[4].reg_data_reg\ : STD_LOGIC_VECTOR ( 30 downto 4 );
  signal \gen_reg[5].reg_data_reg\ : STD_LOGIC_VECTOR ( 30 downto 4 );
  signal \gen_reg[6].reg_data_reg\ : STD_LOGIC_VECTOR ( 30 downto 4 );
  signal inst_axi_ctrl_write_n_0 : STD_LOGIC;
  signal inst_axi_ctrl_write_n_3 : STD_LOGIC;
  signal inst_axi_ctrl_write_n_9 : STD_LOGIC;
  signal inst_reg_bank_1_n_100 : STD_LOGIC;
  signal inst_reg_bank_1_n_101 : STD_LOGIC;
  signal inst_reg_bank_1_n_102 : STD_LOGIC;
  signal inst_reg_bank_1_n_103 : STD_LOGIC;
  signal inst_reg_bank_1_n_104 : STD_LOGIC;
  signal inst_reg_bank_1_n_105 : STD_LOGIC;
  signal inst_reg_bank_1_n_106 : STD_LOGIC;
  signal inst_reg_bank_1_n_107 : STD_LOGIC;
  signal inst_reg_bank_1_n_108 : STD_LOGIC;
  signal inst_reg_bank_1_n_109 : STD_LOGIC;
  signal inst_reg_bank_1_n_110 : STD_LOGIC;
  signal inst_reg_bank_1_n_111 : STD_LOGIC;
  signal inst_reg_bank_1_n_112 : STD_LOGIC;
  signal inst_reg_bank_1_n_113 : STD_LOGIC;
  signal inst_reg_bank_1_n_114 : STD_LOGIC;
  signal inst_reg_bank_1_n_115 : STD_LOGIC;
  signal inst_reg_bank_1_n_116 : STD_LOGIC;
  signal inst_reg_bank_1_n_117 : STD_LOGIC;
  signal inst_reg_bank_1_n_118 : STD_LOGIC;
  signal inst_reg_bank_1_n_119 : STD_LOGIC;
  signal inst_reg_bank_1_n_120 : STD_LOGIC;
  signal inst_reg_bank_1_n_121 : STD_LOGIC;
  signal inst_reg_bank_1_n_122 : STD_LOGIC;
  signal inst_reg_bank_1_n_123 : STD_LOGIC;
  signal inst_reg_bank_1_n_124 : STD_LOGIC;
  signal inst_reg_bank_1_n_125 : STD_LOGIC;
  signal inst_reg_bank_1_n_126 : STD_LOGIC;
  signal inst_reg_bank_1_n_127 : STD_LOGIC;
  signal inst_reg_bank_1_n_128 : STD_LOGIC;
  signal inst_reg_bank_1_n_129 : STD_LOGIC;
  signal inst_reg_bank_1_n_146 : STD_LOGIC;
  signal inst_reg_bank_1_n_147 : STD_LOGIC;
  signal inst_reg_bank_1_n_148 : STD_LOGIC;
  signal p_0_in : STD_LOGIC;
  signal p_1_in : STD_LOGIC;
  signal p_3_in : STD_LOGIC;
  signal p_4_in : STD_LOGIC;
  signal p_5_in : STD_LOGIC;
  signal rb0_wdata : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal sel0 : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \^state_reg[0]\ : STD_LOGIC_VECTOR ( 0 to 0 );
begin
  \gen_mi_mux_in[4].mi_mux_in_reg[19]\(3 downto 0) <= \^gen_mi_mux_in[4].mi_mux_in_reg[19]\(3 downto 0);
  \gen_mi_mux_in[5].mi_mux_in_reg[23]\(3 downto 0) <= \^gen_mi_mux_in[5].mi_mux_in_reg[23]\(3 downto 0);
  \gen_mi_mux_in[6].mi_mux_in_reg[27]\(3 downto 0) <= \^gen_mi_mux_in[6].mi_mux_in_reg[27]\(3 downto 0);
  \state_reg[0]\(0) <= \^state_reg[0]\(0);
inst_axi_ctrl_read: entity work.\top_xbar_4_axis_switch_v1_1_8_axi_ctrl_read\
     port map (
      Q(1 downto 0) => sel0(1 downto 0),
      \gen_reg[0].reg_data_reg[31]\(31 downto 2) => \gen_reg[0].reg_data_reg\(31 downto 2),
      \gen_reg[0].reg_data_reg[31]\(1) => \^state_reg[0]\(0),
      \gen_reg[0].reg_data_reg[31]\(0) => \gen_reg[0].reg_data_reg\(0),
      \gen_reg[3].reg_data_reg[100]\ => inst_reg_bank_1_n_128,
      \gen_reg[3].reg_data_reg[101]\ => inst_reg_bank_1_n_127,
      \gen_reg[3].reg_data_reg[102]\ => inst_reg_bank_1_n_126,
      \gen_reg[3].reg_data_reg[103]\ => inst_reg_bank_1_n_125,
      \gen_reg[3].reg_data_reg[104]\ => inst_reg_bank_1_n_124,
      \gen_reg[3].reg_data_reg[105]\ => inst_reg_bank_1_n_123,
      \gen_reg[3].reg_data_reg[106]\ => inst_reg_bank_1_n_122,
      \gen_reg[3].reg_data_reg[107]\ => inst_reg_bank_1_n_121,
      \gen_reg[3].reg_data_reg[108]\ => inst_reg_bank_1_n_120,
      \gen_reg[3].reg_data_reg[109]\ => inst_reg_bank_1_n_119,
      \gen_reg[3].reg_data_reg[110]\ => inst_reg_bank_1_n_118,
      \gen_reg[3].reg_data_reg[111]\ => inst_reg_bank_1_n_117,
      \gen_reg[3].reg_data_reg[112]\ => inst_reg_bank_1_n_116,
      \gen_reg[3].reg_data_reg[113]\ => inst_reg_bank_1_n_115,
      \gen_reg[3].reg_data_reg[114]\ => inst_reg_bank_1_n_114,
      \gen_reg[3].reg_data_reg[115]\ => inst_reg_bank_1_n_113,
      \gen_reg[3].reg_data_reg[116]\ => inst_reg_bank_1_n_112,
      \gen_reg[3].reg_data_reg[117]\ => inst_reg_bank_1_n_111,
      \gen_reg[3].reg_data_reg[118]\ => inst_reg_bank_1_n_110,
      \gen_reg[3].reg_data_reg[119]\ => inst_reg_bank_1_n_109,
      \gen_reg[3].reg_data_reg[120]\ => inst_reg_bank_1_n_108,
      \gen_reg[3].reg_data_reg[121]\ => inst_reg_bank_1_n_107,
      \gen_reg[3].reg_data_reg[122]\ => inst_reg_bank_1_n_106,
      \gen_reg[3].reg_data_reg[123]\ => inst_reg_bank_1_n_105,
      \gen_reg[3].reg_data_reg[124]\ => inst_reg_bank_1_n_104,
      \gen_reg[3].reg_data_reg[125]\ => inst_reg_bank_1_n_103,
      \gen_reg[3].reg_data_reg[126]\ => inst_reg_bank_1_n_102,
      \gen_reg[3].reg_data_reg[127]\ => inst_reg_bank_1_n_101,
      \gen_reg[3].reg_data_reg[96]\ => inst_reg_bank_1_n_148,
      \gen_reg[3].reg_data_reg[97]\ => inst_reg_bank_1_n_147,
      \gen_reg[3].reg_data_reg[98]\ => inst_reg_bank_1_n_146,
      \gen_reg[3].reg_data_reg[99]\ => inst_reg_bank_1_n_129,
      \gen_reg[4].reg_data_reg[158]\(30 downto 4) => \gen_reg[4].reg_data_reg\(30 downto 4),
      \gen_reg[4].reg_data_reg[158]\(3 downto 0) => \^gen_mi_mux_in[4].mi_mux_in_reg[19]\(3 downto 0),
      \gen_reg[5].reg_data_reg[190]\(30 downto 4) => \gen_reg[5].reg_data_reg\(30 downto 4),
      \gen_reg[5].reg_data_reg[190]\(3 downto 0) => \^gen_mi_mux_in[5].mi_mux_in_reg[23]\(3 downto 0),
      \gen_reg[6].reg_data_reg[222]\(30 downto 4) => \gen_reg[6].reg_data_reg\(30 downto 4),
      \gen_reg[6].reg_data_reg[222]\(3 downto 0) => \^gen_mi_mux_in[6].mi_mux_in_reg[27]\(3 downto 0),
      \gen_reg[6].reg_data_reg[223]\ => inst_reg_bank_1_n_100,
      s_axi_ctrl_aclk => s_axi_ctrl_aclk,
      s_axi_ctrl_araddr(4 downto 0) => s_axi_ctrl_araddr(4 downto 0),
      s_axi_ctrl_areset => s_axi_ctrl_areset,
      s_axi_ctrl_arvalid => s_axi_ctrl_arvalid,
      s_axi_ctrl_rdata(31 downto 0) => s_axi_ctrl_rdata(31 downto 0),
      s_axi_ctrl_rready => s_axi_ctrl_rready,
      s_axi_ctrl_rvalid(1 downto 0) => s_axi_ctrl_rvalid(1 downto 0)
    );
inst_axi_ctrl_write: entity work.\top_xbar_4_axis_switch_v1_1_8_axi_ctrl_write\
     port map (
      D(31 downto 0) => rb0_wdata(31 downto 0),
      E(0) => inst_axi_ctrl_write_n_0,
      Q(1 downto 0) => Q(1 downto 0),
      \gen_reg[0].reg_data_reg[1]\(0) => \^state_reg[0]\(0),
      \gen_reg[0].reg_data_reg[31]\(0) => inst_axi_ctrl_write_n_9,
      \gen_reg[0].reg_data_reg[31]_0\(31 downto 0) => data_r(31 downto 0),
      \gen_reg[1].reg_data_reg[63]\(0) => p_5_in,
      \gen_reg[2].reg_data_reg[95]\(0) => p_4_in,
      \gen_reg[3].reg_data_reg[127]\(0) => p_3_in,
      \gen_reg[4].reg_data_reg[128]\(0) => inst_axi_ctrl_write_n_3,
      \gen_reg[5].reg_data_reg[191]\(0) => p_1_in,
      \gen_reg[6].reg_data_reg[223]\(0) => p_0_in,
      out0 => out0,
      s_axi_ctrl_aclk => s_axi_ctrl_aclk,
      s_axi_ctrl_areset => s_axi_ctrl_areset,
      s_axi_ctrl_awaddr(4 downto 0) => s_axi_ctrl_awaddr(4 downto 0),
      s_axi_ctrl_awvalid => s_axi_ctrl_awvalid,
      s_axi_ctrl_bready => s_axi_ctrl_bready,
      s_axi_ctrl_wdata(31 downto 0) => s_axi_ctrl_wdata(31 downto 0),
      s_axi_ctrl_wvalid => s_axi_ctrl_wvalid
    );
inst_reg_bank_0: entity work.\top_xbar_4_axis_switch_v1_1_8_reg_bank_16x32\
     port map (
      D(31 downto 0) => rb0_wdata(31 downto 0),
      E(0) => inst_axi_ctrl_write_n_9,
      Q(31 downto 2) => \gen_reg[0].reg_data_reg\(31 downto 2),
      Q(1) => \^state_reg[0]\(0),
      Q(0) => \gen_reg[0].reg_data_reg\(0),
      s_axi_ctrl_aclk => s_axi_ctrl_aclk,
      s_axi_ctrl_areset => s_axi_ctrl_areset
    );
inst_reg_bank_1: entity work.\top_xbar_4_axis_switch_v1_1_8_reg_bank_16x32__parameterized0\
     port map (
      D(31 downto 0) => data_r(31 downto 0),
      E(0) => inst_axi_ctrl_write_n_0,
      Q(30 downto 4) => \gen_reg[4].reg_data_reg\(30 downto 4),
      Q(3 downto 0) => \^gen_mi_mux_in[4].mi_mux_in_reg[19]\(3 downto 0),
      \addr_r_reg[2]\(0) => p_5_in,
      \addr_r_reg[2]_0\(0) => p_4_in,
      \addr_r_reg[2]_1\(0) => p_3_in,
      \addr_r_reg[2]_2\(0) => inst_axi_ctrl_write_n_3,
      \addr_r_reg[2]_3\(0) => p_1_in,
      \addr_r_reg[2]_4\(0) => p_0_in,
      \addr_r_reg[3]\(1 downto 0) => sel0(1 downto 0),
      \data_reg[0]\ => inst_reg_bank_1_n_148,
      \data_reg[10]\ => inst_reg_bank_1_n_122,
      \data_reg[11]\ => inst_reg_bank_1_n_121,
      \data_reg[12]\ => inst_reg_bank_1_n_120,
      \data_reg[13]\ => inst_reg_bank_1_n_119,
      \data_reg[14]\ => inst_reg_bank_1_n_118,
      \data_reg[15]\ => inst_reg_bank_1_n_117,
      \data_reg[16]\ => inst_reg_bank_1_n_116,
      \data_reg[17]\ => inst_reg_bank_1_n_115,
      \data_reg[18]\ => inst_reg_bank_1_n_114,
      \data_reg[19]\ => inst_reg_bank_1_n_113,
      \data_reg[1]\ => inst_reg_bank_1_n_147,
      \data_reg[20]\ => inst_reg_bank_1_n_112,
      \data_reg[21]\ => inst_reg_bank_1_n_111,
      \data_reg[22]\ => inst_reg_bank_1_n_110,
      \data_reg[23]\ => inst_reg_bank_1_n_109,
      \data_reg[24]\ => inst_reg_bank_1_n_108,
      \data_reg[25]\ => inst_reg_bank_1_n_107,
      \data_reg[26]\ => inst_reg_bank_1_n_106,
      \data_reg[27]\ => inst_reg_bank_1_n_105,
      \data_reg[28]\ => inst_reg_bank_1_n_104,
      \data_reg[29]\ => inst_reg_bank_1_n_103,
      \data_reg[2]\ => inst_reg_bank_1_n_146,
      \data_reg[30]\(30 downto 4) => \gen_reg[5].reg_data_reg\(30 downto 4),
      \data_reg[30]\(3 downto 0) => \^gen_mi_mux_in[5].mi_mux_in_reg[23]\(3 downto 0),
      \data_reg[30]_0\(30 downto 4) => \gen_reg[6].reg_data_reg\(30 downto 4),
      \data_reg[30]_0\(3 downto 0) => \^gen_mi_mux_in[6].mi_mux_in_reg[27]\(3 downto 0),
      \data_reg[30]_1\ => inst_reg_bank_1_n_102,
      \data_reg[31]\ => inst_reg_bank_1_n_100,
      \data_reg[31]_0\ => inst_reg_bank_1_n_101,
      \data_reg[3]\ => inst_reg_bank_1_n_129,
      \data_reg[4]\ => inst_reg_bank_1_n_128,
      \data_reg[5]\ => inst_reg_bank_1_n_127,
      \data_reg[6]\ => inst_reg_bank_1_n_126,
      \data_reg[7]\ => inst_reg_bank_1_n_125,
      \data_reg[8]\ => inst_reg_bank_1_n_124,
      \data_reg[9]\ => inst_reg_bank_1_n_123,
      \gen_mi_mux_in[0].mi_mux_en_in_reg[0]\ => \gen_mi_mux_in[0].mi_mux_en_in_reg[0]\,
      \gen_mi_mux_in[0].mi_mux_in_reg[3]\(3 downto 0) => \gen_mi_mux_in[0].mi_mux_in_reg[3]\(3 downto 0),
      \gen_mi_mux_in[1].mi_mux_en_in_reg[1]\ => \gen_mi_mux_in[1].mi_mux_en_in_reg[1]\,
      \gen_mi_mux_in[1].mi_mux_in_reg[7]\(3 downto 0) => \gen_mi_mux_in[1].mi_mux_in_reg[7]\(3 downto 0),
      \gen_mi_mux_in[2].mi_mux_en_in_reg[2]\ => \gen_mi_mux_in[2].mi_mux_en_in_reg[2]\,
      \gen_mi_mux_in[2].mi_mux_in_reg[11]\(3 downto 0) => \gen_mi_mux_in[2].mi_mux_in_reg[11]\(3 downto 0),
      \gen_mi_mux_in[3].mi_mux_en_in_reg[3]\ => \gen_mi_mux_in[3].mi_mux_en_in_reg[3]\,
      \gen_mi_mux_in[3].mi_mux_in_reg[15]\(3 downto 0) => \gen_mi_mux_in[3].mi_mux_in_reg[15]\(3 downto 0),
      \gen_mi_mux_in[4].mi_mux_en_in_reg[4]\ => \gen_mi_mux_in[4].mi_mux_en_in_reg[4]\,
      \gen_mi_mux_in[5].mi_mux_en_in_reg[5]\ => \gen_mi_mux_in[5].mi_mux_en_in_reg[5]\,
      \gen_mi_mux_in[6].mi_mux_en_in_reg[6]\ => \gen_mi_mux_in[6].mi_mux_en_in_reg[6]\,
      s_axi_ctrl_aclk => s_axi_ctrl_aclk,
      s_axi_ctrl_areset => s_axi_ctrl_areset
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \top_xbar_4_axis_switch_v1_1_8_axisc_decoder\ is
  port (
    \s_axis_tready[0]\ : out STD_LOGIC;
    mux_tvalid : out STD_LOGIC_VECTOR ( 0 to 0 );
    p_32_out : out STD_LOGIC_VECTOR ( 36 downto 0 );
    ctrl_reg_synch : in STD_LOGIC_VECTOR ( 32 downto 0 );
    m_axis_tready : in STD_LOGIC_VECTOR ( 5 downto 0 );
    aclken : in STD_LOGIC;
    areset_r : in STD_LOGIC;
    s_axis_tvalid : in STD_LOGIC_VECTOR ( 0 to 0 );
    aclk : in STD_LOGIC;
    S_AXIS_TPAYLOAD : in STD_LOGIC_VECTOR ( 36 downto 0 );
    \gen_static_router.gen_synch.ctrl_reg_synch_reg[30]\ : in STD_LOGIC;
    \gen_static_router.gen_synch.ctrl_reg_synch_reg[28]\ : in STD_LOGIC;
    \gen_static_router.gen_synch.ctrl_reg_synch_reg[33]\ : in STD_LOGIC;
    \gen_static_router.gen_synch.ctrl_reg_synch_reg[21]\ : in STD_LOGIC
  );
end \top_xbar_4_axis_switch_v1_1_8_axisc_decoder\;

architecture STRUCTURE of \top_xbar_4_axis_switch_v1_1_8_axisc_decoder\ is
begin
\gen_static_routing.inst_decoder_pipeline\: entity work.\top_xbar_4_axis_register_slice_v1_1_8_axisc_register_slice_11\
     port map (
      S_AXIS_TPAYLOAD(36 downto 0) => S_AXIS_TPAYLOAD(36 downto 0),
      aclk => aclk,
      aclken => aclken,
      areset_r => areset_r,
      ctrl_reg_synch(32 downto 0) => ctrl_reg_synch(32 downto 0),
      \gen_AB_reg_slice.payload_a_reg[36]_0\ => mux_tvalid(0),
      \gen_static_router.gen_synch.ctrl_reg_synch_reg[21]\ => \gen_static_router.gen_synch.ctrl_reg_synch_reg[21]\,
      \gen_static_router.gen_synch.ctrl_reg_synch_reg[28]\ => \gen_static_router.gen_synch.ctrl_reg_synch_reg[28]\,
      \gen_static_router.gen_synch.ctrl_reg_synch_reg[30]\ => \gen_static_router.gen_synch.ctrl_reg_synch_reg[30]\,
      \gen_static_router.gen_synch.ctrl_reg_synch_reg[33]\ => \gen_static_router.gen_synch.ctrl_reg_synch_reg[33]\,
      m_axis_tready(5 downto 0) => m_axis_tready(5 downto 0),
      p_32_out(36 downto 0) => p_32_out(36 downto 0),
      \s_axis_tready[0]\ => \s_axis_tready[0]\,
      s_axis_tvalid(0) => s_axis_tvalid(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \top_xbar_4_axis_switch_v1_1_8_axisc_decoder_0\ is
  port (
    \s_axis_tready[1]\ : out STD_LOGIC;
    mux_tvalid : out STD_LOGIC_VECTOR ( 0 to 0 );
    p_27_out : out STD_LOGIC_VECTOR ( 36 downto 0 );
    ctrl_reg_synch : in STD_LOGIC_VECTOR ( 33 downto 0 );
    m_axis_tready : in STD_LOGIC_VECTOR ( 5 downto 0 );
    aclken : in STD_LOGIC;
    areset_r : in STD_LOGIC;
    s_axis_tvalid : in STD_LOGIC_VECTOR ( 0 to 0 );
    aclk : in STD_LOGIC;
    S_AXIS_TPAYLOAD : in STD_LOGIC_VECTOR ( 36 downto 0 );
    \gen_static_router.gen_synch.ctrl_reg_synch_reg[30]\ : in STD_LOGIC;
    \gen_static_router.gen_synch.ctrl_reg_synch_reg[28]\ : in STD_LOGIC;
    \gen_static_router.gen_synch.ctrl_reg_synch_reg[21]\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \top_xbar_4_axis_switch_v1_1_8_axisc_decoder_0\ : entity is "axis_switch_v1_1_8_axisc_decoder";
end \top_xbar_4_axis_switch_v1_1_8_axisc_decoder_0\;

architecture STRUCTURE of \top_xbar_4_axis_switch_v1_1_8_axisc_decoder_0\ is
begin
\gen_static_routing.inst_decoder_pipeline\: entity work.\top_xbar_4_axis_register_slice_v1_1_8_axisc_register_slice_10\
     port map (
      S_AXIS_TPAYLOAD(36 downto 0) => S_AXIS_TPAYLOAD(36 downto 0),
      aclk => aclk,
      aclken => aclken,
      areset_r => areset_r,
      ctrl_reg_synch(33 downto 0) => ctrl_reg_synch(33 downto 0),
      \gen_AB_reg_slice.payload_a_reg[36]_0\ => mux_tvalid(0),
      \gen_static_router.gen_synch.ctrl_reg_synch_reg[21]\ => \gen_static_router.gen_synch.ctrl_reg_synch_reg[21]\,
      \gen_static_router.gen_synch.ctrl_reg_synch_reg[28]\ => \gen_static_router.gen_synch.ctrl_reg_synch_reg[28]\,
      \gen_static_router.gen_synch.ctrl_reg_synch_reg[30]\ => \gen_static_router.gen_synch.ctrl_reg_synch_reg[30]\,
      m_axis_tready(5 downto 0) => m_axis_tready(5 downto 0),
      p_27_out(36 downto 0) => p_27_out(36 downto 0),
      \s_axis_tready[1]\ => \s_axis_tready[1]\,
      s_axis_tvalid(0) => s_axis_tvalid(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \top_xbar_4_axis_switch_v1_1_8_axisc_decoder_1\ is
  port (
    \s_axis_tready[2]\ : out STD_LOGIC;
    mux_tvalid : out STD_LOGIC_VECTOR ( 0 to 0 );
    p_22_out : out STD_LOGIC_VECTOR ( 36 downto 0 );
    ctrl_reg_synch : in STD_LOGIC_VECTOR ( 33 downto 0 );
    m_axis_tready : in STD_LOGIC_VECTOR ( 5 downto 0 );
    aclken : in STD_LOGIC;
    areset_r : in STD_LOGIC;
    s_axis_tvalid : in STD_LOGIC_VECTOR ( 0 to 0 );
    aclk : in STD_LOGIC;
    S_AXIS_TPAYLOAD : in STD_LOGIC_VECTOR ( 36 downto 0 );
    \gen_static_router.gen_synch.ctrl_reg_synch_reg[30]\ : in STD_LOGIC;
    \gen_static_router.gen_synch.ctrl_reg_synch_reg[28]\ : in STD_LOGIC;
    \gen_static_router.gen_synch.ctrl_reg_synch_reg[33]\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \top_xbar_4_axis_switch_v1_1_8_axisc_decoder_1\ : entity is "axis_switch_v1_1_8_axisc_decoder";
end \top_xbar_4_axis_switch_v1_1_8_axisc_decoder_1\;

architecture STRUCTURE of \top_xbar_4_axis_switch_v1_1_8_axisc_decoder_1\ is
begin
\gen_static_routing.inst_decoder_pipeline\: entity work.\top_xbar_4_axis_register_slice_v1_1_8_axisc_register_slice_9\
     port map (
      S_AXIS_TPAYLOAD(36 downto 0) => S_AXIS_TPAYLOAD(36 downto 0),
      aclk => aclk,
      aclken => aclken,
      areset_r => areset_r,
      ctrl_reg_synch(33 downto 0) => ctrl_reg_synch(33 downto 0),
      \gen_AB_reg_slice.payload_a_reg[36]_0\ => mux_tvalid(0),
      \gen_static_router.gen_synch.ctrl_reg_synch_reg[28]\ => \gen_static_router.gen_synch.ctrl_reg_synch_reg[28]\,
      \gen_static_router.gen_synch.ctrl_reg_synch_reg[30]\ => \gen_static_router.gen_synch.ctrl_reg_synch_reg[30]\,
      \gen_static_router.gen_synch.ctrl_reg_synch_reg[33]\ => \gen_static_router.gen_synch.ctrl_reg_synch_reg[33]\,
      m_axis_tready(5 downto 0) => m_axis_tready(5 downto 0),
      p_22_out(36 downto 0) => p_22_out(36 downto 0),
      \s_axis_tready[2]\ => \s_axis_tready[2]\,
      s_axis_tvalid(0) => s_axis_tvalid(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \top_xbar_4_axis_switch_v1_1_8_axisc_decoder_2\ is
  port (
    m_axis_tvalid : out STD_LOGIC_VECTOR ( 6 downto 0 );
    m_axis_tdata : out STD_LOGIC_VECTOR ( 223 downto 0 );
    m_axis_tkeep : out STD_LOGIC_VECTOR ( 27 downto 0 );
    m_axis_tlast : out STD_LOGIC_VECTOR ( 6 downto 0 );
    \s_axis_tready[3]\ : out STD_LOGIC;
    p_22_out : in STD_LOGIC_VECTOR ( 36 downto 0 );
    ctrl_reg_synch : in STD_LOGIC_VECTOR ( 35 downto 0 );
    p_27_out : in STD_LOGIC_VECTOR ( 36 downto 0 );
    p_32_out : in STD_LOGIC_VECTOR ( 36 downto 0 );
    \gen_AB_reg_slice.state_reg[0]\ : in STD_LOGIC;
    m_axis_tready : in STD_LOGIC_VECTOR ( 5 downto 0 );
    \gen_AB_reg_slice.state_reg[0]_0\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \gen_AB_reg_slice.state_reg[0]_1\ : in STD_LOGIC;
    \gen_AB_reg_slice.state_reg[0]_2\ : in STD_LOGIC;
    \gen_AB_reg_slice.state_reg[0]_3\ : in STD_LOGIC;
    \gen_AB_reg_slice.state_reg[0]_4\ : in STD_LOGIC;
    \gen_AB_reg_slice.state_reg[0]_5\ : in STD_LOGIC;
    \gen_AB_reg_slice.state_reg[0]_6\ : in STD_LOGIC;
    \gen_static_router.gen_synch.ctrl_reg_synch_reg[25]\ : in STD_LOGIC;
    \gen_static_router.gen_synch.ctrl_reg_synch_reg[21]\ : in STD_LOGIC;
    \gen_static_router.gen_synch.ctrl_reg_synch_reg[17]\ : in STD_LOGIC;
    \gen_static_router.gen_synch.ctrl_reg_synch_reg[13]\ : in STD_LOGIC;
    \gen_static_router.gen_synch.ctrl_reg_synch_reg[9]\ : in STD_LOGIC;
    \gen_static_router.gen_synch.ctrl_reg_synch_reg[5]\ : in STD_LOGIC;
    \gen_static_router.gen_synch.ctrl_reg_synch_reg[1]\ : in STD_LOGIC;
    \gen_static_router.gen_synch.ctrl_reg_synch_reg[25]_0\ : in STD_LOGIC;
    \gen_static_router.gen_synch.ctrl_reg_synch_reg[21]_0\ : in STD_LOGIC;
    \gen_static_router.gen_synch.ctrl_reg_synch_reg[17]_0\ : in STD_LOGIC;
    \gen_static_router.gen_synch.ctrl_reg_synch_reg[13]_0\ : in STD_LOGIC;
    \gen_static_router.gen_synch.ctrl_reg_synch_reg[9]_0\ : in STD_LOGIC;
    \gen_static_router.gen_synch.ctrl_reg_synch_reg[5]_0\ : in STD_LOGIC;
    \gen_static_router.gen_synch.ctrl_reg_synch_reg[1]_0\ : in STD_LOGIC;
    \gen_static_router.gen_synch.ctrl_reg_synch_reg[25]_1\ : in STD_LOGIC;
    \gen_static_router.gen_synch.ctrl_reg_synch_reg[21]_1\ : in STD_LOGIC;
    \gen_static_router.gen_synch.ctrl_reg_synch_reg[17]_1\ : in STD_LOGIC;
    \gen_static_router.gen_synch.ctrl_reg_synch_reg[13]_1\ : in STD_LOGIC;
    \gen_static_router.gen_synch.ctrl_reg_synch_reg[9]_1\ : in STD_LOGIC;
    \gen_static_router.gen_synch.ctrl_reg_synch_reg[5]_1\ : in STD_LOGIC;
    \gen_static_router.gen_synch.ctrl_reg_synch_reg[1]_1\ : in STD_LOGIC;
    \gen_static_router.gen_synch.ctrl_reg_synch_reg[25]_2\ : in STD_LOGIC;
    \gen_static_router.gen_synch.ctrl_reg_synch_reg[21]_2\ : in STD_LOGIC;
    \gen_static_router.gen_synch.ctrl_reg_synch_reg[17]_2\ : in STD_LOGIC;
    \gen_static_router.gen_synch.ctrl_reg_synch_reg[13]_2\ : in STD_LOGIC;
    \gen_static_router.gen_synch.ctrl_reg_synch_reg[9]_2\ : in STD_LOGIC;
    \gen_static_router.gen_synch.ctrl_reg_synch_reg[5]_2\ : in STD_LOGIC;
    \gen_static_router.gen_synch.ctrl_reg_synch_reg[1]_2\ : in STD_LOGIC;
    \gen_static_router.gen_synch.ctrl_reg_synch_reg[25]_3\ : in STD_LOGIC;
    \gen_static_router.gen_synch.ctrl_reg_synch_reg[21]_3\ : in STD_LOGIC;
    \gen_static_router.gen_synch.ctrl_reg_synch_reg[17]_3\ : in STD_LOGIC;
    \gen_static_router.gen_synch.ctrl_reg_synch_reg[13]_3\ : in STD_LOGIC;
    \gen_static_router.gen_synch.ctrl_reg_synch_reg[9]_3\ : in STD_LOGIC;
    \gen_static_router.gen_synch.ctrl_reg_synch_reg[5]_3\ : in STD_LOGIC;
    \gen_static_router.gen_synch.ctrl_reg_synch_reg[1]_3\ : in STD_LOGIC;
    \gen_static_router.gen_synch.ctrl_reg_synch_reg[25]_4\ : in STD_LOGIC;
    \gen_static_router.gen_synch.ctrl_reg_synch_reg[21]_4\ : in STD_LOGIC;
    \gen_static_router.gen_synch.ctrl_reg_synch_reg[17]_4\ : in STD_LOGIC;
    \gen_static_router.gen_synch.ctrl_reg_synch_reg[13]_4\ : in STD_LOGIC;
    \gen_static_router.gen_synch.ctrl_reg_synch_reg[9]_4\ : in STD_LOGIC;
    \gen_static_router.gen_synch.ctrl_reg_synch_reg[5]_4\ : in STD_LOGIC;
    \gen_static_router.gen_synch.ctrl_reg_synch_reg[1]_4\ : in STD_LOGIC;
    \gen_static_router.gen_synch.ctrl_reg_synch_reg[25]_5\ : in STD_LOGIC;
    \gen_static_router.gen_synch.ctrl_reg_synch_reg[21]_5\ : in STD_LOGIC;
    \gen_static_router.gen_synch.ctrl_reg_synch_reg[17]_5\ : in STD_LOGIC;
    \gen_static_router.gen_synch.ctrl_reg_synch_reg[13]_5\ : in STD_LOGIC;
    \gen_static_router.gen_synch.ctrl_reg_synch_reg[9]_5\ : in STD_LOGIC;
    \gen_static_router.gen_synch.ctrl_reg_synch_reg[5]_5\ : in STD_LOGIC;
    \gen_static_router.gen_synch.ctrl_reg_synch_reg[1]_5\ : in STD_LOGIC;
    \gen_static_router.gen_synch.ctrl_reg_synch_reg[25]_6\ : in STD_LOGIC;
    \gen_static_router.gen_synch.ctrl_reg_synch_reg[21]_6\ : in STD_LOGIC;
    \gen_static_router.gen_synch.ctrl_reg_synch_reg[17]_6\ : in STD_LOGIC;
    \gen_static_router.gen_synch.ctrl_reg_synch_reg[13]_6\ : in STD_LOGIC;
    \gen_static_router.gen_synch.ctrl_reg_synch_reg[9]_6\ : in STD_LOGIC;
    \gen_static_router.gen_synch.ctrl_reg_synch_reg[5]_6\ : in STD_LOGIC;
    \gen_static_router.gen_synch.ctrl_reg_synch_reg[1]_6\ : in STD_LOGIC;
    \gen_static_router.gen_synch.ctrl_reg_synch_reg[25]_7\ : in STD_LOGIC;
    \gen_static_router.gen_synch.ctrl_reg_synch_reg[21]_7\ : in STD_LOGIC;
    \gen_static_router.gen_synch.ctrl_reg_synch_reg[17]_7\ : in STD_LOGIC;
    \gen_static_router.gen_synch.ctrl_reg_synch_reg[13]_7\ : in STD_LOGIC;
    \gen_static_router.gen_synch.ctrl_reg_synch_reg[9]_7\ : in STD_LOGIC;
    \gen_static_router.gen_synch.ctrl_reg_synch_reg[5]_7\ : in STD_LOGIC;
    \gen_static_router.gen_synch.ctrl_reg_synch_reg[1]_7\ : in STD_LOGIC;
    \gen_static_router.gen_synch.ctrl_reg_synch_reg[25]_8\ : in STD_LOGIC;
    \gen_static_router.gen_synch.ctrl_reg_synch_reg[21]_8\ : in STD_LOGIC;
    \gen_static_router.gen_synch.ctrl_reg_synch_reg[17]_8\ : in STD_LOGIC;
    \gen_static_router.gen_synch.ctrl_reg_synch_reg[13]_8\ : in STD_LOGIC;
    \gen_static_router.gen_synch.ctrl_reg_synch_reg[9]_8\ : in STD_LOGIC;
    \gen_static_router.gen_synch.ctrl_reg_synch_reg[5]_8\ : in STD_LOGIC;
    \gen_static_router.gen_synch.ctrl_reg_synch_reg[1]_8\ : in STD_LOGIC;
    \gen_static_router.gen_synch.ctrl_reg_synch_reg[25]_9\ : in STD_LOGIC;
    \gen_static_router.gen_synch.ctrl_reg_synch_reg[21]_9\ : in STD_LOGIC;
    \gen_static_router.gen_synch.ctrl_reg_synch_reg[17]_9\ : in STD_LOGIC;
    \gen_static_router.gen_synch.ctrl_reg_synch_reg[13]_9\ : in STD_LOGIC;
    \gen_static_router.gen_synch.ctrl_reg_synch_reg[9]_9\ : in STD_LOGIC;
    \gen_static_router.gen_synch.ctrl_reg_synch_reg[5]_9\ : in STD_LOGIC;
    \gen_static_router.gen_synch.ctrl_reg_synch_reg[1]_9\ : in STD_LOGIC;
    \gen_static_router.gen_synch.ctrl_reg_synch_reg[25]_10\ : in STD_LOGIC;
    \gen_static_router.gen_synch.ctrl_reg_synch_reg[21]_10\ : in STD_LOGIC;
    \gen_static_router.gen_synch.ctrl_reg_synch_reg[17]_10\ : in STD_LOGIC;
    \gen_static_router.gen_synch.ctrl_reg_synch_reg[13]_10\ : in STD_LOGIC;
    \gen_static_router.gen_synch.ctrl_reg_synch_reg[9]_10\ : in STD_LOGIC;
    \gen_static_router.gen_synch.ctrl_reg_synch_reg[5]_10\ : in STD_LOGIC;
    \gen_static_router.gen_synch.ctrl_reg_synch_reg[1]_10\ : in STD_LOGIC;
    \gen_static_router.gen_synch.ctrl_reg_synch_reg[25]_11\ : in STD_LOGIC;
    \gen_static_router.gen_synch.ctrl_reg_synch_reg[21]_11\ : in STD_LOGIC;
    \gen_static_router.gen_synch.ctrl_reg_synch_reg[17]_11\ : in STD_LOGIC;
    \gen_static_router.gen_synch.ctrl_reg_synch_reg[13]_11\ : in STD_LOGIC;
    \gen_static_router.gen_synch.ctrl_reg_synch_reg[9]_11\ : in STD_LOGIC;
    \gen_static_router.gen_synch.ctrl_reg_synch_reg[5]_11\ : in STD_LOGIC;
    \gen_static_router.gen_synch.ctrl_reg_synch_reg[1]_11\ : in STD_LOGIC;
    \gen_static_router.gen_synch.ctrl_reg_synch_reg[25]_12\ : in STD_LOGIC;
    \gen_static_router.gen_synch.ctrl_reg_synch_reg[21]_12\ : in STD_LOGIC;
    \gen_static_router.gen_synch.ctrl_reg_synch_reg[17]_12\ : in STD_LOGIC;
    \gen_static_router.gen_synch.ctrl_reg_synch_reg[13]_12\ : in STD_LOGIC;
    \gen_static_router.gen_synch.ctrl_reg_synch_reg[9]_12\ : in STD_LOGIC;
    \gen_static_router.gen_synch.ctrl_reg_synch_reg[5]_12\ : in STD_LOGIC;
    \gen_static_router.gen_synch.ctrl_reg_synch_reg[1]_12\ : in STD_LOGIC;
    \gen_static_router.gen_synch.ctrl_reg_synch_reg[25]_13\ : in STD_LOGIC;
    \gen_static_router.gen_synch.ctrl_reg_synch_reg[21]_13\ : in STD_LOGIC;
    \gen_static_router.gen_synch.ctrl_reg_synch_reg[17]_13\ : in STD_LOGIC;
    \gen_static_router.gen_synch.ctrl_reg_synch_reg[13]_13\ : in STD_LOGIC;
    \gen_static_router.gen_synch.ctrl_reg_synch_reg[9]_13\ : in STD_LOGIC;
    \gen_static_router.gen_synch.ctrl_reg_synch_reg[5]_13\ : in STD_LOGIC;
    \gen_static_router.gen_synch.ctrl_reg_synch_reg[1]_13\ : in STD_LOGIC;
    \gen_static_router.gen_synch.ctrl_reg_synch_reg[25]_14\ : in STD_LOGIC;
    \gen_static_router.gen_synch.ctrl_reg_synch_reg[21]_14\ : in STD_LOGIC;
    \gen_static_router.gen_synch.ctrl_reg_synch_reg[17]_14\ : in STD_LOGIC;
    \gen_static_router.gen_synch.ctrl_reg_synch_reg[13]_14\ : in STD_LOGIC;
    \gen_static_router.gen_synch.ctrl_reg_synch_reg[9]_14\ : in STD_LOGIC;
    \gen_static_router.gen_synch.ctrl_reg_synch_reg[5]_14\ : in STD_LOGIC;
    \gen_static_router.gen_synch.ctrl_reg_synch_reg[1]_14\ : in STD_LOGIC;
    \gen_static_router.gen_synch.ctrl_reg_synch_reg[25]_15\ : in STD_LOGIC;
    \gen_static_router.gen_synch.ctrl_reg_synch_reg[21]_15\ : in STD_LOGIC;
    \gen_static_router.gen_synch.ctrl_reg_synch_reg[17]_15\ : in STD_LOGIC;
    \gen_static_router.gen_synch.ctrl_reg_synch_reg[13]_15\ : in STD_LOGIC;
    \gen_static_router.gen_synch.ctrl_reg_synch_reg[9]_15\ : in STD_LOGIC;
    \gen_static_router.gen_synch.ctrl_reg_synch_reg[5]_15\ : in STD_LOGIC;
    \gen_static_router.gen_synch.ctrl_reg_synch_reg[1]_15\ : in STD_LOGIC;
    \gen_static_router.gen_synch.ctrl_reg_synch_reg[25]_16\ : in STD_LOGIC;
    \gen_static_router.gen_synch.ctrl_reg_synch_reg[21]_16\ : in STD_LOGIC;
    \gen_static_router.gen_synch.ctrl_reg_synch_reg[17]_16\ : in STD_LOGIC;
    \gen_static_router.gen_synch.ctrl_reg_synch_reg[13]_16\ : in STD_LOGIC;
    \gen_static_router.gen_synch.ctrl_reg_synch_reg[9]_16\ : in STD_LOGIC;
    \gen_static_router.gen_synch.ctrl_reg_synch_reg[5]_16\ : in STD_LOGIC;
    \gen_static_router.gen_synch.ctrl_reg_synch_reg[1]_16\ : in STD_LOGIC;
    \gen_static_router.gen_synch.ctrl_reg_synch_reg[25]_17\ : in STD_LOGIC;
    \gen_static_router.gen_synch.ctrl_reg_synch_reg[21]_17\ : in STD_LOGIC;
    \gen_static_router.gen_synch.ctrl_reg_synch_reg[17]_17\ : in STD_LOGIC;
    \gen_static_router.gen_synch.ctrl_reg_synch_reg[13]_17\ : in STD_LOGIC;
    \gen_static_router.gen_synch.ctrl_reg_synch_reg[9]_17\ : in STD_LOGIC;
    \gen_static_router.gen_synch.ctrl_reg_synch_reg[5]_17\ : in STD_LOGIC;
    \gen_static_router.gen_synch.ctrl_reg_synch_reg[1]_17\ : in STD_LOGIC;
    \gen_static_router.gen_synch.ctrl_reg_synch_reg[25]_18\ : in STD_LOGIC;
    \gen_static_router.gen_synch.ctrl_reg_synch_reg[21]_18\ : in STD_LOGIC;
    \gen_static_router.gen_synch.ctrl_reg_synch_reg[17]_18\ : in STD_LOGIC;
    \gen_static_router.gen_synch.ctrl_reg_synch_reg[13]_18\ : in STD_LOGIC;
    \gen_static_router.gen_synch.ctrl_reg_synch_reg[9]_18\ : in STD_LOGIC;
    \gen_static_router.gen_synch.ctrl_reg_synch_reg[5]_18\ : in STD_LOGIC;
    \gen_static_router.gen_synch.ctrl_reg_synch_reg[1]_18\ : in STD_LOGIC;
    \gen_static_router.gen_synch.ctrl_reg_synch_reg[25]_19\ : in STD_LOGIC;
    \gen_static_router.gen_synch.ctrl_reg_synch_reg[21]_19\ : in STD_LOGIC;
    \gen_static_router.gen_synch.ctrl_reg_synch_reg[17]_19\ : in STD_LOGIC;
    \gen_static_router.gen_synch.ctrl_reg_synch_reg[13]_19\ : in STD_LOGIC;
    \gen_static_router.gen_synch.ctrl_reg_synch_reg[9]_19\ : in STD_LOGIC;
    \gen_static_router.gen_synch.ctrl_reg_synch_reg[5]_19\ : in STD_LOGIC;
    \gen_static_router.gen_synch.ctrl_reg_synch_reg[1]_19\ : in STD_LOGIC;
    \gen_static_router.gen_synch.ctrl_reg_synch_reg[25]_20\ : in STD_LOGIC;
    \gen_static_router.gen_synch.ctrl_reg_synch_reg[21]_20\ : in STD_LOGIC;
    \gen_static_router.gen_synch.ctrl_reg_synch_reg[17]_20\ : in STD_LOGIC;
    \gen_static_router.gen_synch.ctrl_reg_synch_reg[13]_20\ : in STD_LOGIC;
    \gen_static_router.gen_synch.ctrl_reg_synch_reg[9]_20\ : in STD_LOGIC;
    \gen_static_router.gen_synch.ctrl_reg_synch_reg[5]_20\ : in STD_LOGIC;
    \gen_static_router.gen_synch.ctrl_reg_synch_reg[1]_20\ : in STD_LOGIC;
    \gen_static_router.gen_synch.ctrl_reg_synch_reg[25]_21\ : in STD_LOGIC;
    \gen_static_router.gen_synch.ctrl_reg_synch_reg[21]_21\ : in STD_LOGIC;
    \gen_static_router.gen_synch.ctrl_reg_synch_reg[17]_21\ : in STD_LOGIC;
    \gen_static_router.gen_synch.ctrl_reg_synch_reg[13]_21\ : in STD_LOGIC;
    \gen_static_router.gen_synch.ctrl_reg_synch_reg[9]_21\ : in STD_LOGIC;
    \gen_static_router.gen_synch.ctrl_reg_synch_reg[5]_21\ : in STD_LOGIC;
    \gen_static_router.gen_synch.ctrl_reg_synch_reg[1]_21\ : in STD_LOGIC;
    \gen_static_router.gen_synch.ctrl_reg_synch_reg[25]_22\ : in STD_LOGIC;
    \gen_static_router.gen_synch.ctrl_reg_synch_reg[21]_22\ : in STD_LOGIC;
    \gen_static_router.gen_synch.ctrl_reg_synch_reg[17]_22\ : in STD_LOGIC;
    \gen_static_router.gen_synch.ctrl_reg_synch_reg[13]_22\ : in STD_LOGIC;
    \gen_static_router.gen_synch.ctrl_reg_synch_reg[9]_22\ : in STD_LOGIC;
    \gen_static_router.gen_synch.ctrl_reg_synch_reg[5]_22\ : in STD_LOGIC;
    \gen_static_router.gen_synch.ctrl_reg_synch_reg[1]_22\ : in STD_LOGIC;
    \gen_static_router.gen_synch.ctrl_reg_synch_reg[25]_23\ : in STD_LOGIC;
    \gen_static_router.gen_synch.ctrl_reg_synch_reg[21]_23\ : in STD_LOGIC;
    \gen_static_router.gen_synch.ctrl_reg_synch_reg[17]_23\ : in STD_LOGIC;
    \gen_static_router.gen_synch.ctrl_reg_synch_reg[13]_23\ : in STD_LOGIC;
    \gen_static_router.gen_synch.ctrl_reg_synch_reg[9]_23\ : in STD_LOGIC;
    \gen_static_router.gen_synch.ctrl_reg_synch_reg[5]_23\ : in STD_LOGIC;
    \gen_static_router.gen_synch.ctrl_reg_synch_reg[1]_23\ : in STD_LOGIC;
    \gen_static_router.gen_synch.ctrl_reg_synch_reg[25]_24\ : in STD_LOGIC;
    \gen_static_router.gen_synch.ctrl_reg_synch_reg[21]_24\ : in STD_LOGIC;
    \gen_static_router.gen_synch.ctrl_reg_synch_reg[17]_24\ : in STD_LOGIC;
    \gen_static_router.gen_synch.ctrl_reg_synch_reg[13]_24\ : in STD_LOGIC;
    \gen_static_router.gen_synch.ctrl_reg_synch_reg[9]_24\ : in STD_LOGIC;
    \gen_static_router.gen_synch.ctrl_reg_synch_reg[5]_24\ : in STD_LOGIC;
    \gen_static_router.gen_synch.ctrl_reg_synch_reg[1]_24\ : in STD_LOGIC;
    \gen_static_router.gen_synch.ctrl_reg_synch_reg[25]_25\ : in STD_LOGIC;
    \gen_static_router.gen_synch.ctrl_reg_synch_reg[21]_25\ : in STD_LOGIC;
    \gen_static_router.gen_synch.ctrl_reg_synch_reg[17]_25\ : in STD_LOGIC;
    \gen_static_router.gen_synch.ctrl_reg_synch_reg[13]_25\ : in STD_LOGIC;
    \gen_static_router.gen_synch.ctrl_reg_synch_reg[9]_25\ : in STD_LOGIC;
    \gen_static_router.gen_synch.ctrl_reg_synch_reg[5]_25\ : in STD_LOGIC;
    \gen_static_router.gen_synch.ctrl_reg_synch_reg[1]_25\ : in STD_LOGIC;
    \gen_static_router.gen_synch.ctrl_reg_synch_reg[25]_26\ : in STD_LOGIC;
    \gen_static_router.gen_synch.ctrl_reg_synch_reg[21]_26\ : in STD_LOGIC;
    \gen_static_router.gen_synch.ctrl_reg_synch_reg[17]_26\ : in STD_LOGIC;
    \gen_static_router.gen_synch.ctrl_reg_synch_reg[13]_26\ : in STD_LOGIC;
    \gen_static_router.gen_synch.ctrl_reg_synch_reg[9]_26\ : in STD_LOGIC;
    \gen_static_router.gen_synch.ctrl_reg_synch_reg[5]_26\ : in STD_LOGIC;
    \gen_static_router.gen_synch.ctrl_reg_synch_reg[1]_26\ : in STD_LOGIC;
    \gen_static_router.gen_synch.ctrl_reg_synch_reg[25]_27\ : in STD_LOGIC;
    \gen_static_router.gen_synch.ctrl_reg_synch_reg[21]_27\ : in STD_LOGIC;
    \gen_static_router.gen_synch.ctrl_reg_synch_reg[17]_27\ : in STD_LOGIC;
    \gen_static_router.gen_synch.ctrl_reg_synch_reg[13]_27\ : in STD_LOGIC;
    \gen_static_router.gen_synch.ctrl_reg_synch_reg[9]_27\ : in STD_LOGIC;
    \gen_static_router.gen_synch.ctrl_reg_synch_reg[5]_27\ : in STD_LOGIC;
    \gen_static_router.gen_synch.ctrl_reg_synch_reg[1]_27\ : in STD_LOGIC;
    \gen_static_router.gen_synch.ctrl_reg_synch_reg[25]_28\ : in STD_LOGIC;
    \gen_static_router.gen_synch.ctrl_reg_synch_reg[21]_28\ : in STD_LOGIC;
    \gen_static_router.gen_synch.ctrl_reg_synch_reg[17]_28\ : in STD_LOGIC;
    \gen_static_router.gen_synch.ctrl_reg_synch_reg[13]_28\ : in STD_LOGIC;
    \gen_static_router.gen_synch.ctrl_reg_synch_reg[9]_28\ : in STD_LOGIC;
    \gen_static_router.gen_synch.ctrl_reg_synch_reg[5]_28\ : in STD_LOGIC;
    \gen_static_router.gen_synch.ctrl_reg_synch_reg[1]_28\ : in STD_LOGIC;
    \gen_static_router.gen_synch.ctrl_reg_synch_reg[25]_29\ : in STD_LOGIC;
    \gen_static_router.gen_synch.ctrl_reg_synch_reg[21]_29\ : in STD_LOGIC;
    \gen_static_router.gen_synch.ctrl_reg_synch_reg[17]_29\ : in STD_LOGIC;
    \gen_static_router.gen_synch.ctrl_reg_synch_reg[13]_29\ : in STD_LOGIC;
    \gen_static_router.gen_synch.ctrl_reg_synch_reg[9]_29\ : in STD_LOGIC;
    \gen_static_router.gen_synch.ctrl_reg_synch_reg[5]_29\ : in STD_LOGIC;
    \gen_static_router.gen_synch.ctrl_reg_synch_reg[1]_29\ : in STD_LOGIC;
    \gen_static_router.gen_synch.ctrl_reg_synch_reg[25]_30\ : in STD_LOGIC;
    \gen_static_router.gen_synch.ctrl_reg_synch_reg[21]_30\ : in STD_LOGIC;
    \gen_static_router.gen_synch.ctrl_reg_synch_reg[17]_30\ : in STD_LOGIC;
    \gen_static_router.gen_synch.ctrl_reg_synch_reg[13]_30\ : in STD_LOGIC;
    \gen_static_router.gen_synch.ctrl_reg_synch_reg[9]_30\ : in STD_LOGIC;
    \gen_static_router.gen_synch.ctrl_reg_synch_reg[5]_30\ : in STD_LOGIC;
    \gen_static_router.gen_synch.ctrl_reg_synch_reg[1]_30\ : in STD_LOGIC;
    \gen_static_router.gen_synch.ctrl_reg_synch_reg[25]_31\ : in STD_LOGIC;
    \gen_static_router.gen_synch.ctrl_reg_synch_reg[21]_31\ : in STD_LOGIC;
    \gen_static_router.gen_synch.ctrl_reg_synch_reg[17]_31\ : in STD_LOGIC;
    \gen_static_router.gen_synch.ctrl_reg_synch_reg[13]_31\ : in STD_LOGIC;
    \gen_static_router.gen_synch.ctrl_reg_synch_reg[9]_31\ : in STD_LOGIC;
    \gen_static_router.gen_synch.ctrl_reg_synch_reg[5]_31\ : in STD_LOGIC;
    \gen_static_router.gen_synch.ctrl_reg_synch_reg[1]_31\ : in STD_LOGIC;
    \gen_static_router.gen_synch.ctrl_reg_synch_reg[25]_32\ : in STD_LOGIC;
    \gen_static_router.gen_synch.ctrl_reg_synch_reg[21]_32\ : in STD_LOGIC;
    \gen_static_router.gen_synch.ctrl_reg_synch_reg[17]_32\ : in STD_LOGIC;
    \gen_static_router.gen_synch.ctrl_reg_synch_reg[13]_32\ : in STD_LOGIC;
    \gen_static_router.gen_synch.ctrl_reg_synch_reg[9]_32\ : in STD_LOGIC;
    \gen_static_router.gen_synch.ctrl_reg_synch_reg[5]_32\ : in STD_LOGIC;
    \gen_static_router.gen_synch.ctrl_reg_synch_reg[1]_32\ : in STD_LOGIC;
    \gen_static_router.gen_synch.ctrl_reg_synch_reg[25]_33\ : in STD_LOGIC;
    \gen_static_router.gen_synch.ctrl_reg_synch_reg[21]_33\ : in STD_LOGIC;
    \gen_static_router.gen_synch.ctrl_reg_synch_reg[17]_33\ : in STD_LOGIC;
    \gen_static_router.gen_synch.ctrl_reg_synch_reg[13]_33\ : in STD_LOGIC;
    \gen_static_router.gen_synch.ctrl_reg_synch_reg[9]_33\ : in STD_LOGIC;
    \gen_static_router.gen_synch.ctrl_reg_synch_reg[5]_33\ : in STD_LOGIC;
    \gen_static_router.gen_synch.ctrl_reg_synch_reg[1]_33\ : in STD_LOGIC;
    \gen_static_router.gen_synch.ctrl_reg_synch_reg[25]_34\ : in STD_LOGIC;
    \gen_static_router.gen_synch.ctrl_reg_synch_reg[21]_34\ : in STD_LOGIC;
    \gen_static_router.gen_synch.ctrl_reg_synch_reg[17]_34\ : in STD_LOGIC;
    \gen_static_router.gen_synch.ctrl_reg_synch_reg[13]_34\ : in STD_LOGIC;
    \gen_static_router.gen_synch.ctrl_reg_synch_reg[9]_34\ : in STD_LOGIC;
    \gen_static_router.gen_synch.ctrl_reg_synch_reg[5]_34\ : in STD_LOGIC;
    \gen_static_router.gen_synch.ctrl_reg_synch_reg[1]_34\ : in STD_LOGIC;
    \gen_static_router.gen_synch.ctrl_reg_synch_reg[25]_35\ : in STD_LOGIC;
    \gen_static_router.gen_synch.ctrl_reg_synch_reg[21]_35\ : in STD_LOGIC;
    \gen_static_router.gen_synch.ctrl_reg_synch_reg[17]_35\ : in STD_LOGIC;
    \gen_static_router.gen_synch.ctrl_reg_synch_reg[13]_35\ : in STD_LOGIC;
    \gen_static_router.gen_synch.ctrl_reg_synch_reg[9]_35\ : in STD_LOGIC;
    \gen_static_router.gen_synch.ctrl_reg_synch_reg[5]_35\ : in STD_LOGIC;
    \gen_static_router.gen_synch.ctrl_reg_synch_reg[1]_35\ : in STD_LOGIC;
    aclken : in STD_LOGIC;
    areset_r : in STD_LOGIC;
    s_axis_tvalid : in STD_LOGIC_VECTOR ( 0 to 0 );
    aclk : in STD_LOGIC;
    S_AXIS_TPAYLOAD : in STD_LOGIC_VECTOR ( 36 downto 0 );
    \gen_static_router.gen_synch.ctrl_reg_synch_reg[30]\ : in STD_LOGIC;
    \gen_static_router.gen_synch.ctrl_reg_synch_reg[28]\ : in STD_LOGIC;
    \gen_static_router.gen_synch.ctrl_reg_synch_reg[33]\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \top_xbar_4_axis_switch_v1_1_8_axisc_decoder_2\ : entity is "axis_switch_v1_1_8_axisc_decoder";
end \top_xbar_4_axis_switch_v1_1_8_axisc_decoder_2\;

architecture STRUCTURE of \top_xbar_4_axis_switch_v1_1_8_axisc_decoder_2\ is
begin
\gen_static_routing.inst_decoder_pipeline\: entity work.\top_xbar_4_axis_register_slice_v1_1_8_axisc_register_slice_8\
     port map (
      S_AXIS_TPAYLOAD(36 downto 0) => S_AXIS_TPAYLOAD(36 downto 0),
      aclk => aclk,
      aclken => aclken,
      areset_r => areset_r,
      ctrl_reg_synch(35 downto 0) => ctrl_reg_synch(35 downto 0),
      \gen_AB_reg_slice.state_reg[0]_0\ => \gen_AB_reg_slice.state_reg[0]\,
      \gen_AB_reg_slice.state_reg[0]_1\(2 downto 0) => \gen_AB_reg_slice.state_reg[0]_0\(2 downto 0),
      \gen_AB_reg_slice.state_reg[0]_2\ => \gen_AB_reg_slice.state_reg[0]_1\,
      \gen_AB_reg_slice.state_reg[0]_3\ => \gen_AB_reg_slice.state_reg[0]_2\,
      \gen_AB_reg_slice.state_reg[0]_4\ => \gen_AB_reg_slice.state_reg[0]_3\,
      \gen_AB_reg_slice.state_reg[0]_5\ => \gen_AB_reg_slice.state_reg[0]_4\,
      \gen_AB_reg_slice.state_reg[0]_6\ => \gen_AB_reg_slice.state_reg[0]_5\,
      \gen_AB_reg_slice.state_reg[0]_7\ => \gen_AB_reg_slice.state_reg[0]_6\,
      \gen_static_router.gen_synch.ctrl_reg_synch_reg[13]\ => \gen_static_router.gen_synch.ctrl_reg_synch_reg[13]\,
      \gen_static_router.gen_synch.ctrl_reg_synch_reg[13]_0\ => \gen_static_router.gen_synch.ctrl_reg_synch_reg[13]_0\,
      \gen_static_router.gen_synch.ctrl_reg_synch_reg[13]_1\ => \gen_static_router.gen_synch.ctrl_reg_synch_reg[13]_1\,
      \gen_static_router.gen_synch.ctrl_reg_synch_reg[13]_10\ => \gen_static_router.gen_synch.ctrl_reg_synch_reg[13]_10\,
      \gen_static_router.gen_synch.ctrl_reg_synch_reg[13]_11\ => \gen_static_router.gen_synch.ctrl_reg_synch_reg[13]_11\,
      \gen_static_router.gen_synch.ctrl_reg_synch_reg[13]_12\ => \gen_static_router.gen_synch.ctrl_reg_synch_reg[13]_12\,
      \gen_static_router.gen_synch.ctrl_reg_synch_reg[13]_13\ => \gen_static_router.gen_synch.ctrl_reg_synch_reg[13]_13\,
      \gen_static_router.gen_synch.ctrl_reg_synch_reg[13]_14\ => \gen_static_router.gen_synch.ctrl_reg_synch_reg[13]_14\,
      \gen_static_router.gen_synch.ctrl_reg_synch_reg[13]_15\ => \gen_static_router.gen_synch.ctrl_reg_synch_reg[13]_15\,
      \gen_static_router.gen_synch.ctrl_reg_synch_reg[13]_16\ => \gen_static_router.gen_synch.ctrl_reg_synch_reg[13]_16\,
      \gen_static_router.gen_synch.ctrl_reg_synch_reg[13]_17\ => \gen_static_router.gen_synch.ctrl_reg_synch_reg[13]_17\,
      \gen_static_router.gen_synch.ctrl_reg_synch_reg[13]_18\ => \gen_static_router.gen_synch.ctrl_reg_synch_reg[13]_18\,
      \gen_static_router.gen_synch.ctrl_reg_synch_reg[13]_19\ => \gen_static_router.gen_synch.ctrl_reg_synch_reg[13]_19\,
      \gen_static_router.gen_synch.ctrl_reg_synch_reg[13]_2\ => \gen_static_router.gen_synch.ctrl_reg_synch_reg[13]_2\,
      \gen_static_router.gen_synch.ctrl_reg_synch_reg[13]_20\ => \gen_static_router.gen_synch.ctrl_reg_synch_reg[13]_20\,
      \gen_static_router.gen_synch.ctrl_reg_synch_reg[13]_21\ => \gen_static_router.gen_synch.ctrl_reg_synch_reg[13]_21\,
      \gen_static_router.gen_synch.ctrl_reg_synch_reg[13]_22\ => \gen_static_router.gen_synch.ctrl_reg_synch_reg[13]_22\,
      \gen_static_router.gen_synch.ctrl_reg_synch_reg[13]_23\ => \gen_static_router.gen_synch.ctrl_reg_synch_reg[13]_23\,
      \gen_static_router.gen_synch.ctrl_reg_synch_reg[13]_24\ => \gen_static_router.gen_synch.ctrl_reg_synch_reg[13]_24\,
      \gen_static_router.gen_synch.ctrl_reg_synch_reg[13]_25\ => \gen_static_router.gen_synch.ctrl_reg_synch_reg[13]_25\,
      \gen_static_router.gen_synch.ctrl_reg_synch_reg[13]_26\ => \gen_static_router.gen_synch.ctrl_reg_synch_reg[13]_26\,
      \gen_static_router.gen_synch.ctrl_reg_synch_reg[13]_27\ => \gen_static_router.gen_synch.ctrl_reg_synch_reg[13]_27\,
      \gen_static_router.gen_synch.ctrl_reg_synch_reg[13]_28\ => \gen_static_router.gen_synch.ctrl_reg_synch_reg[13]_28\,
      \gen_static_router.gen_synch.ctrl_reg_synch_reg[13]_29\ => \gen_static_router.gen_synch.ctrl_reg_synch_reg[13]_29\,
      \gen_static_router.gen_synch.ctrl_reg_synch_reg[13]_3\ => \gen_static_router.gen_synch.ctrl_reg_synch_reg[13]_3\,
      \gen_static_router.gen_synch.ctrl_reg_synch_reg[13]_30\ => \gen_static_router.gen_synch.ctrl_reg_synch_reg[13]_30\,
      \gen_static_router.gen_synch.ctrl_reg_synch_reg[13]_31\ => \gen_static_router.gen_synch.ctrl_reg_synch_reg[13]_31\,
      \gen_static_router.gen_synch.ctrl_reg_synch_reg[13]_32\ => \gen_static_router.gen_synch.ctrl_reg_synch_reg[13]_32\,
      \gen_static_router.gen_synch.ctrl_reg_synch_reg[13]_33\ => \gen_static_router.gen_synch.ctrl_reg_synch_reg[13]_33\,
      \gen_static_router.gen_synch.ctrl_reg_synch_reg[13]_34\ => \gen_static_router.gen_synch.ctrl_reg_synch_reg[13]_34\,
      \gen_static_router.gen_synch.ctrl_reg_synch_reg[13]_35\ => \gen_static_router.gen_synch.ctrl_reg_synch_reg[13]_35\,
      \gen_static_router.gen_synch.ctrl_reg_synch_reg[13]_4\ => \gen_static_router.gen_synch.ctrl_reg_synch_reg[13]_4\,
      \gen_static_router.gen_synch.ctrl_reg_synch_reg[13]_5\ => \gen_static_router.gen_synch.ctrl_reg_synch_reg[13]_5\,
      \gen_static_router.gen_synch.ctrl_reg_synch_reg[13]_6\ => \gen_static_router.gen_synch.ctrl_reg_synch_reg[13]_6\,
      \gen_static_router.gen_synch.ctrl_reg_synch_reg[13]_7\ => \gen_static_router.gen_synch.ctrl_reg_synch_reg[13]_7\,
      \gen_static_router.gen_synch.ctrl_reg_synch_reg[13]_8\ => \gen_static_router.gen_synch.ctrl_reg_synch_reg[13]_8\,
      \gen_static_router.gen_synch.ctrl_reg_synch_reg[13]_9\ => \gen_static_router.gen_synch.ctrl_reg_synch_reg[13]_9\,
      \gen_static_router.gen_synch.ctrl_reg_synch_reg[17]\ => \gen_static_router.gen_synch.ctrl_reg_synch_reg[17]\,
      \gen_static_router.gen_synch.ctrl_reg_synch_reg[17]_0\ => \gen_static_router.gen_synch.ctrl_reg_synch_reg[17]_0\,
      \gen_static_router.gen_synch.ctrl_reg_synch_reg[17]_1\ => \gen_static_router.gen_synch.ctrl_reg_synch_reg[17]_1\,
      \gen_static_router.gen_synch.ctrl_reg_synch_reg[17]_10\ => \gen_static_router.gen_synch.ctrl_reg_synch_reg[17]_10\,
      \gen_static_router.gen_synch.ctrl_reg_synch_reg[17]_11\ => \gen_static_router.gen_synch.ctrl_reg_synch_reg[17]_11\,
      \gen_static_router.gen_synch.ctrl_reg_synch_reg[17]_12\ => \gen_static_router.gen_synch.ctrl_reg_synch_reg[17]_12\,
      \gen_static_router.gen_synch.ctrl_reg_synch_reg[17]_13\ => \gen_static_router.gen_synch.ctrl_reg_synch_reg[17]_13\,
      \gen_static_router.gen_synch.ctrl_reg_synch_reg[17]_14\ => \gen_static_router.gen_synch.ctrl_reg_synch_reg[17]_14\,
      \gen_static_router.gen_synch.ctrl_reg_synch_reg[17]_15\ => \gen_static_router.gen_synch.ctrl_reg_synch_reg[17]_15\,
      \gen_static_router.gen_synch.ctrl_reg_synch_reg[17]_16\ => \gen_static_router.gen_synch.ctrl_reg_synch_reg[17]_16\,
      \gen_static_router.gen_synch.ctrl_reg_synch_reg[17]_17\ => \gen_static_router.gen_synch.ctrl_reg_synch_reg[17]_17\,
      \gen_static_router.gen_synch.ctrl_reg_synch_reg[17]_18\ => \gen_static_router.gen_synch.ctrl_reg_synch_reg[17]_18\,
      \gen_static_router.gen_synch.ctrl_reg_synch_reg[17]_19\ => \gen_static_router.gen_synch.ctrl_reg_synch_reg[17]_19\,
      \gen_static_router.gen_synch.ctrl_reg_synch_reg[17]_2\ => \gen_static_router.gen_synch.ctrl_reg_synch_reg[17]_2\,
      \gen_static_router.gen_synch.ctrl_reg_synch_reg[17]_20\ => \gen_static_router.gen_synch.ctrl_reg_synch_reg[17]_20\,
      \gen_static_router.gen_synch.ctrl_reg_synch_reg[17]_21\ => \gen_static_router.gen_synch.ctrl_reg_synch_reg[17]_21\,
      \gen_static_router.gen_synch.ctrl_reg_synch_reg[17]_22\ => \gen_static_router.gen_synch.ctrl_reg_synch_reg[17]_22\,
      \gen_static_router.gen_synch.ctrl_reg_synch_reg[17]_23\ => \gen_static_router.gen_synch.ctrl_reg_synch_reg[17]_23\,
      \gen_static_router.gen_synch.ctrl_reg_synch_reg[17]_24\ => \gen_static_router.gen_synch.ctrl_reg_synch_reg[17]_24\,
      \gen_static_router.gen_synch.ctrl_reg_synch_reg[17]_25\ => \gen_static_router.gen_synch.ctrl_reg_synch_reg[17]_25\,
      \gen_static_router.gen_synch.ctrl_reg_synch_reg[17]_26\ => \gen_static_router.gen_synch.ctrl_reg_synch_reg[17]_26\,
      \gen_static_router.gen_synch.ctrl_reg_synch_reg[17]_27\ => \gen_static_router.gen_synch.ctrl_reg_synch_reg[17]_27\,
      \gen_static_router.gen_synch.ctrl_reg_synch_reg[17]_28\ => \gen_static_router.gen_synch.ctrl_reg_synch_reg[17]_28\,
      \gen_static_router.gen_synch.ctrl_reg_synch_reg[17]_29\ => \gen_static_router.gen_synch.ctrl_reg_synch_reg[17]_29\,
      \gen_static_router.gen_synch.ctrl_reg_synch_reg[17]_3\ => \gen_static_router.gen_synch.ctrl_reg_synch_reg[17]_3\,
      \gen_static_router.gen_synch.ctrl_reg_synch_reg[17]_30\ => \gen_static_router.gen_synch.ctrl_reg_synch_reg[17]_30\,
      \gen_static_router.gen_synch.ctrl_reg_synch_reg[17]_31\ => \gen_static_router.gen_synch.ctrl_reg_synch_reg[17]_31\,
      \gen_static_router.gen_synch.ctrl_reg_synch_reg[17]_32\ => \gen_static_router.gen_synch.ctrl_reg_synch_reg[17]_32\,
      \gen_static_router.gen_synch.ctrl_reg_synch_reg[17]_33\ => \gen_static_router.gen_synch.ctrl_reg_synch_reg[17]_33\,
      \gen_static_router.gen_synch.ctrl_reg_synch_reg[17]_34\ => \gen_static_router.gen_synch.ctrl_reg_synch_reg[17]_34\,
      \gen_static_router.gen_synch.ctrl_reg_synch_reg[17]_35\ => \gen_static_router.gen_synch.ctrl_reg_synch_reg[17]_35\,
      \gen_static_router.gen_synch.ctrl_reg_synch_reg[17]_4\ => \gen_static_router.gen_synch.ctrl_reg_synch_reg[17]_4\,
      \gen_static_router.gen_synch.ctrl_reg_synch_reg[17]_5\ => \gen_static_router.gen_synch.ctrl_reg_synch_reg[17]_5\,
      \gen_static_router.gen_synch.ctrl_reg_synch_reg[17]_6\ => \gen_static_router.gen_synch.ctrl_reg_synch_reg[17]_6\,
      \gen_static_router.gen_synch.ctrl_reg_synch_reg[17]_7\ => \gen_static_router.gen_synch.ctrl_reg_synch_reg[17]_7\,
      \gen_static_router.gen_synch.ctrl_reg_synch_reg[17]_8\ => \gen_static_router.gen_synch.ctrl_reg_synch_reg[17]_8\,
      \gen_static_router.gen_synch.ctrl_reg_synch_reg[17]_9\ => \gen_static_router.gen_synch.ctrl_reg_synch_reg[17]_9\,
      \gen_static_router.gen_synch.ctrl_reg_synch_reg[1]\ => \gen_static_router.gen_synch.ctrl_reg_synch_reg[1]\,
      \gen_static_router.gen_synch.ctrl_reg_synch_reg[1]_0\ => \gen_static_router.gen_synch.ctrl_reg_synch_reg[1]_0\,
      \gen_static_router.gen_synch.ctrl_reg_synch_reg[1]_1\ => \gen_static_router.gen_synch.ctrl_reg_synch_reg[1]_1\,
      \gen_static_router.gen_synch.ctrl_reg_synch_reg[1]_10\ => \gen_static_router.gen_synch.ctrl_reg_synch_reg[1]_10\,
      \gen_static_router.gen_synch.ctrl_reg_synch_reg[1]_11\ => \gen_static_router.gen_synch.ctrl_reg_synch_reg[1]_11\,
      \gen_static_router.gen_synch.ctrl_reg_synch_reg[1]_12\ => \gen_static_router.gen_synch.ctrl_reg_synch_reg[1]_12\,
      \gen_static_router.gen_synch.ctrl_reg_synch_reg[1]_13\ => \gen_static_router.gen_synch.ctrl_reg_synch_reg[1]_13\,
      \gen_static_router.gen_synch.ctrl_reg_synch_reg[1]_14\ => \gen_static_router.gen_synch.ctrl_reg_synch_reg[1]_14\,
      \gen_static_router.gen_synch.ctrl_reg_synch_reg[1]_15\ => \gen_static_router.gen_synch.ctrl_reg_synch_reg[1]_15\,
      \gen_static_router.gen_synch.ctrl_reg_synch_reg[1]_16\ => \gen_static_router.gen_synch.ctrl_reg_synch_reg[1]_16\,
      \gen_static_router.gen_synch.ctrl_reg_synch_reg[1]_17\ => \gen_static_router.gen_synch.ctrl_reg_synch_reg[1]_17\,
      \gen_static_router.gen_synch.ctrl_reg_synch_reg[1]_18\ => \gen_static_router.gen_synch.ctrl_reg_synch_reg[1]_18\,
      \gen_static_router.gen_synch.ctrl_reg_synch_reg[1]_19\ => \gen_static_router.gen_synch.ctrl_reg_synch_reg[1]_19\,
      \gen_static_router.gen_synch.ctrl_reg_synch_reg[1]_2\ => \gen_static_router.gen_synch.ctrl_reg_synch_reg[1]_2\,
      \gen_static_router.gen_synch.ctrl_reg_synch_reg[1]_20\ => \gen_static_router.gen_synch.ctrl_reg_synch_reg[1]_20\,
      \gen_static_router.gen_synch.ctrl_reg_synch_reg[1]_21\ => \gen_static_router.gen_synch.ctrl_reg_synch_reg[1]_21\,
      \gen_static_router.gen_synch.ctrl_reg_synch_reg[1]_22\ => \gen_static_router.gen_synch.ctrl_reg_synch_reg[1]_22\,
      \gen_static_router.gen_synch.ctrl_reg_synch_reg[1]_23\ => \gen_static_router.gen_synch.ctrl_reg_synch_reg[1]_23\,
      \gen_static_router.gen_synch.ctrl_reg_synch_reg[1]_24\ => \gen_static_router.gen_synch.ctrl_reg_synch_reg[1]_24\,
      \gen_static_router.gen_synch.ctrl_reg_synch_reg[1]_25\ => \gen_static_router.gen_synch.ctrl_reg_synch_reg[1]_25\,
      \gen_static_router.gen_synch.ctrl_reg_synch_reg[1]_26\ => \gen_static_router.gen_synch.ctrl_reg_synch_reg[1]_26\,
      \gen_static_router.gen_synch.ctrl_reg_synch_reg[1]_27\ => \gen_static_router.gen_synch.ctrl_reg_synch_reg[1]_27\,
      \gen_static_router.gen_synch.ctrl_reg_synch_reg[1]_28\ => \gen_static_router.gen_synch.ctrl_reg_synch_reg[1]_28\,
      \gen_static_router.gen_synch.ctrl_reg_synch_reg[1]_29\ => \gen_static_router.gen_synch.ctrl_reg_synch_reg[1]_29\,
      \gen_static_router.gen_synch.ctrl_reg_synch_reg[1]_3\ => \gen_static_router.gen_synch.ctrl_reg_synch_reg[1]_3\,
      \gen_static_router.gen_synch.ctrl_reg_synch_reg[1]_30\ => \gen_static_router.gen_synch.ctrl_reg_synch_reg[1]_30\,
      \gen_static_router.gen_synch.ctrl_reg_synch_reg[1]_31\ => \gen_static_router.gen_synch.ctrl_reg_synch_reg[1]_31\,
      \gen_static_router.gen_synch.ctrl_reg_synch_reg[1]_32\ => \gen_static_router.gen_synch.ctrl_reg_synch_reg[1]_32\,
      \gen_static_router.gen_synch.ctrl_reg_synch_reg[1]_33\ => \gen_static_router.gen_synch.ctrl_reg_synch_reg[1]_33\,
      \gen_static_router.gen_synch.ctrl_reg_synch_reg[1]_34\ => \gen_static_router.gen_synch.ctrl_reg_synch_reg[1]_34\,
      \gen_static_router.gen_synch.ctrl_reg_synch_reg[1]_35\ => \gen_static_router.gen_synch.ctrl_reg_synch_reg[1]_35\,
      \gen_static_router.gen_synch.ctrl_reg_synch_reg[1]_4\ => \gen_static_router.gen_synch.ctrl_reg_synch_reg[1]_4\,
      \gen_static_router.gen_synch.ctrl_reg_synch_reg[1]_5\ => \gen_static_router.gen_synch.ctrl_reg_synch_reg[1]_5\,
      \gen_static_router.gen_synch.ctrl_reg_synch_reg[1]_6\ => \gen_static_router.gen_synch.ctrl_reg_synch_reg[1]_6\,
      \gen_static_router.gen_synch.ctrl_reg_synch_reg[1]_7\ => \gen_static_router.gen_synch.ctrl_reg_synch_reg[1]_7\,
      \gen_static_router.gen_synch.ctrl_reg_synch_reg[1]_8\ => \gen_static_router.gen_synch.ctrl_reg_synch_reg[1]_8\,
      \gen_static_router.gen_synch.ctrl_reg_synch_reg[1]_9\ => \gen_static_router.gen_synch.ctrl_reg_synch_reg[1]_9\,
      \gen_static_router.gen_synch.ctrl_reg_synch_reg[21]\ => \gen_static_router.gen_synch.ctrl_reg_synch_reg[21]\,
      \gen_static_router.gen_synch.ctrl_reg_synch_reg[21]_0\ => \gen_static_router.gen_synch.ctrl_reg_synch_reg[21]_0\,
      \gen_static_router.gen_synch.ctrl_reg_synch_reg[21]_1\ => \gen_static_router.gen_synch.ctrl_reg_synch_reg[21]_1\,
      \gen_static_router.gen_synch.ctrl_reg_synch_reg[21]_10\ => \gen_static_router.gen_synch.ctrl_reg_synch_reg[21]_10\,
      \gen_static_router.gen_synch.ctrl_reg_synch_reg[21]_11\ => \gen_static_router.gen_synch.ctrl_reg_synch_reg[21]_11\,
      \gen_static_router.gen_synch.ctrl_reg_synch_reg[21]_12\ => \gen_static_router.gen_synch.ctrl_reg_synch_reg[21]_12\,
      \gen_static_router.gen_synch.ctrl_reg_synch_reg[21]_13\ => \gen_static_router.gen_synch.ctrl_reg_synch_reg[21]_13\,
      \gen_static_router.gen_synch.ctrl_reg_synch_reg[21]_14\ => \gen_static_router.gen_synch.ctrl_reg_synch_reg[21]_14\,
      \gen_static_router.gen_synch.ctrl_reg_synch_reg[21]_15\ => \gen_static_router.gen_synch.ctrl_reg_synch_reg[21]_15\,
      \gen_static_router.gen_synch.ctrl_reg_synch_reg[21]_16\ => \gen_static_router.gen_synch.ctrl_reg_synch_reg[21]_16\,
      \gen_static_router.gen_synch.ctrl_reg_synch_reg[21]_17\ => \gen_static_router.gen_synch.ctrl_reg_synch_reg[21]_17\,
      \gen_static_router.gen_synch.ctrl_reg_synch_reg[21]_18\ => \gen_static_router.gen_synch.ctrl_reg_synch_reg[21]_18\,
      \gen_static_router.gen_synch.ctrl_reg_synch_reg[21]_19\ => \gen_static_router.gen_synch.ctrl_reg_synch_reg[21]_19\,
      \gen_static_router.gen_synch.ctrl_reg_synch_reg[21]_2\ => \gen_static_router.gen_synch.ctrl_reg_synch_reg[21]_2\,
      \gen_static_router.gen_synch.ctrl_reg_synch_reg[21]_20\ => \gen_static_router.gen_synch.ctrl_reg_synch_reg[21]_20\,
      \gen_static_router.gen_synch.ctrl_reg_synch_reg[21]_21\ => \gen_static_router.gen_synch.ctrl_reg_synch_reg[21]_21\,
      \gen_static_router.gen_synch.ctrl_reg_synch_reg[21]_22\ => \gen_static_router.gen_synch.ctrl_reg_synch_reg[21]_22\,
      \gen_static_router.gen_synch.ctrl_reg_synch_reg[21]_23\ => \gen_static_router.gen_synch.ctrl_reg_synch_reg[21]_23\,
      \gen_static_router.gen_synch.ctrl_reg_synch_reg[21]_24\ => \gen_static_router.gen_synch.ctrl_reg_synch_reg[21]_24\,
      \gen_static_router.gen_synch.ctrl_reg_synch_reg[21]_25\ => \gen_static_router.gen_synch.ctrl_reg_synch_reg[21]_25\,
      \gen_static_router.gen_synch.ctrl_reg_synch_reg[21]_26\ => \gen_static_router.gen_synch.ctrl_reg_synch_reg[21]_26\,
      \gen_static_router.gen_synch.ctrl_reg_synch_reg[21]_27\ => \gen_static_router.gen_synch.ctrl_reg_synch_reg[21]_27\,
      \gen_static_router.gen_synch.ctrl_reg_synch_reg[21]_28\ => \gen_static_router.gen_synch.ctrl_reg_synch_reg[21]_28\,
      \gen_static_router.gen_synch.ctrl_reg_synch_reg[21]_29\ => \gen_static_router.gen_synch.ctrl_reg_synch_reg[21]_29\,
      \gen_static_router.gen_synch.ctrl_reg_synch_reg[21]_3\ => \gen_static_router.gen_synch.ctrl_reg_synch_reg[21]_3\,
      \gen_static_router.gen_synch.ctrl_reg_synch_reg[21]_30\ => \gen_static_router.gen_synch.ctrl_reg_synch_reg[21]_30\,
      \gen_static_router.gen_synch.ctrl_reg_synch_reg[21]_31\ => \gen_static_router.gen_synch.ctrl_reg_synch_reg[21]_31\,
      \gen_static_router.gen_synch.ctrl_reg_synch_reg[21]_32\ => \gen_static_router.gen_synch.ctrl_reg_synch_reg[21]_32\,
      \gen_static_router.gen_synch.ctrl_reg_synch_reg[21]_33\ => \gen_static_router.gen_synch.ctrl_reg_synch_reg[21]_33\,
      \gen_static_router.gen_synch.ctrl_reg_synch_reg[21]_34\ => \gen_static_router.gen_synch.ctrl_reg_synch_reg[21]_34\,
      \gen_static_router.gen_synch.ctrl_reg_synch_reg[21]_35\ => \gen_static_router.gen_synch.ctrl_reg_synch_reg[21]_35\,
      \gen_static_router.gen_synch.ctrl_reg_synch_reg[21]_4\ => \gen_static_router.gen_synch.ctrl_reg_synch_reg[21]_4\,
      \gen_static_router.gen_synch.ctrl_reg_synch_reg[21]_5\ => \gen_static_router.gen_synch.ctrl_reg_synch_reg[21]_5\,
      \gen_static_router.gen_synch.ctrl_reg_synch_reg[21]_6\ => \gen_static_router.gen_synch.ctrl_reg_synch_reg[21]_6\,
      \gen_static_router.gen_synch.ctrl_reg_synch_reg[21]_7\ => \gen_static_router.gen_synch.ctrl_reg_synch_reg[21]_7\,
      \gen_static_router.gen_synch.ctrl_reg_synch_reg[21]_8\ => \gen_static_router.gen_synch.ctrl_reg_synch_reg[21]_8\,
      \gen_static_router.gen_synch.ctrl_reg_synch_reg[21]_9\ => \gen_static_router.gen_synch.ctrl_reg_synch_reg[21]_9\,
      \gen_static_router.gen_synch.ctrl_reg_synch_reg[25]\ => \gen_static_router.gen_synch.ctrl_reg_synch_reg[25]\,
      \gen_static_router.gen_synch.ctrl_reg_synch_reg[25]_0\ => \gen_static_router.gen_synch.ctrl_reg_synch_reg[25]_0\,
      \gen_static_router.gen_synch.ctrl_reg_synch_reg[25]_1\ => \gen_static_router.gen_synch.ctrl_reg_synch_reg[25]_1\,
      \gen_static_router.gen_synch.ctrl_reg_synch_reg[25]_10\ => \gen_static_router.gen_synch.ctrl_reg_synch_reg[25]_10\,
      \gen_static_router.gen_synch.ctrl_reg_synch_reg[25]_11\ => \gen_static_router.gen_synch.ctrl_reg_synch_reg[25]_11\,
      \gen_static_router.gen_synch.ctrl_reg_synch_reg[25]_12\ => \gen_static_router.gen_synch.ctrl_reg_synch_reg[25]_12\,
      \gen_static_router.gen_synch.ctrl_reg_synch_reg[25]_13\ => \gen_static_router.gen_synch.ctrl_reg_synch_reg[25]_13\,
      \gen_static_router.gen_synch.ctrl_reg_synch_reg[25]_14\ => \gen_static_router.gen_synch.ctrl_reg_synch_reg[25]_14\,
      \gen_static_router.gen_synch.ctrl_reg_synch_reg[25]_15\ => \gen_static_router.gen_synch.ctrl_reg_synch_reg[25]_15\,
      \gen_static_router.gen_synch.ctrl_reg_synch_reg[25]_16\ => \gen_static_router.gen_synch.ctrl_reg_synch_reg[25]_16\,
      \gen_static_router.gen_synch.ctrl_reg_synch_reg[25]_17\ => \gen_static_router.gen_synch.ctrl_reg_synch_reg[25]_17\,
      \gen_static_router.gen_synch.ctrl_reg_synch_reg[25]_18\ => \gen_static_router.gen_synch.ctrl_reg_synch_reg[25]_18\,
      \gen_static_router.gen_synch.ctrl_reg_synch_reg[25]_19\ => \gen_static_router.gen_synch.ctrl_reg_synch_reg[25]_19\,
      \gen_static_router.gen_synch.ctrl_reg_synch_reg[25]_2\ => \gen_static_router.gen_synch.ctrl_reg_synch_reg[25]_2\,
      \gen_static_router.gen_synch.ctrl_reg_synch_reg[25]_20\ => \gen_static_router.gen_synch.ctrl_reg_synch_reg[25]_20\,
      \gen_static_router.gen_synch.ctrl_reg_synch_reg[25]_21\ => \gen_static_router.gen_synch.ctrl_reg_synch_reg[25]_21\,
      \gen_static_router.gen_synch.ctrl_reg_synch_reg[25]_22\ => \gen_static_router.gen_synch.ctrl_reg_synch_reg[25]_22\,
      \gen_static_router.gen_synch.ctrl_reg_synch_reg[25]_23\ => \gen_static_router.gen_synch.ctrl_reg_synch_reg[25]_23\,
      \gen_static_router.gen_synch.ctrl_reg_synch_reg[25]_24\ => \gen_static_router.gen_synch.ctrl_reg_synch_reg[25]_24\,
      \gen_static_router.gen_synch.ctrl_reg_synch_reg[25]_25\ => \gen_static_router.gen_synch.ctrl_reg_synch_reg[25]_25\,
      \gen_static_router.gen_synch.ctrl_reg_synch_reg[25]_26\ => \gen_static_router.gen_synch.ctrl_reg_synch_reg[25]_26\,
      \gen_static_router.gen_synch.ctrl_reg_synch_reg[25]_27\ => \gen_static_router.gen_synch.ctrl_reg_synch_reg[25]_27\,
      \gen_static_router.gen_synch.ctrl_reg_synch_reg[25]_28\ => \gen_static_router.gen_synch.ctrl_reg_synch_reg[25]_28\,
      \gen_static_router.gen_synch.ctrl_reg_synch_reg[25]_29\ => \gen_static_router.gen_synch.ctrl_reg_synch_reg[25]_29\,
      \gen_static_router.gen_synch.ctrl_reg_synch_reg[25]_3\ => \gen_static_router.gen_synch.ctrl_reg_synch_reg[25]_3\,
      \gen_static_router.gen_synch.ctrl_reg_synch_reg[25]_30\ => \gen_static_router.gen_synch.ctrl_reg_synch_reg[25]_30\,
      \gen_static_router.gen_synch.ctrl_reg_synch_reg[25]_31\ => \gen_static_router.gen_synch.ctrl_reg_synch_reg[25]_31\,
      \gen_static_router.gen_synch.ctrl_reg_synch_reg[25]_32\ => \gen_static_router.gen_synch.ctrl_reg_synch_reg[25]_32\,
      \gen_static_router.gen_synch.ctrl_reg_synch_reg[25]_33\ => \gen_static_router.gen_synch.ctrl_reg_synch_reg[25]_33\,
      \gen_static_router.gen_synch.ctrl_reg_synch_reg[25]_34\ => \gen_static_router.gen_synch.ctrl_reg_synch_reg[25]_34\,
      \gen_static_router.gen_synch.ctrl_reg_synch_reg[25]_35\ => \gen_static_router.gen_synch.ctrl_reg_synch_reg[25]_35\,
      \gen_static_router.gen_synch.ctrl_reg_synch_reg[25]_4\ => \gen_static_router.gen_synch.ctrl_reg_synch_reg[25]_4\,
      \gen_static_router.gen_synch.ctrl_reg_synch_reg[25]_5\ => \gen_static_router.gen_synch.ctrl_reg_synch_reg[25]_5\,
      \gen_static_router.gen_synch.ctrl_reg_synch_reg[25]_6\ => \gen_static_router.gen_synch.ctrl_reg_synch_reg[25]_6\,
      \gen_static_router.gen_synch.ctrl_reg_synch_reg[25]_7\ => \gen_static_router.gen_synch.ctrl_reg_synch_reg[25]_7\,
      \gen_static_router.gen_synch.ctrl_reg_synch_reg[25]_8\ => \gen_static_router.gen_synch.ctrl_reg_synch_reg[25]_8\,
      \gen_static_router.gen_synch.ctrl_reg_synch_reg[25]_9\ => \gen_static_router.gen_synch.ctrl_reg_synch_reg[25]_9\,
      \gen_static_router.gen_synch.ctrl_reg_synch_reg[28]\ => \gen_static_router.gen_synch.ctrl_reg_synch_reg[28]\,
      \gen_static_router.gen_synch.ctrl_reg_synch_reg[30]\ => \gen_static_router.gen_synch.ctrl_reg_synch_reg[30]\,
      \gen_static_router.gen_synch.ctrl_reg_synch_reg[33]\ => \gen_static_router.gen_synch.ctrl_reg_synch_reg[33]\,
      \gen_static_router.gen_synch.ctrl_reg_synch_reg[5]\ => \gen_static_router.gen_synch.ctrl_reg_synch_reg[5]\,
      \gen_static_router.gen_synch.ctrl_reg_synch_reg[5]_0\ => \gen_static_router.gen_synch.ctrl_reg_synch_reg[5]_0\,
      \gen_static_router.gen_synch.ctrl_reg_synch_reg[5]_1\ => \gen_static_router.gen_synch.ctrl_reg_synch_reg[5]_1\,
      \gen_static_router.gen_synch.ctrl_reg_synch_reg[5]_10\ => \gen_static_router.gen_synch.ctrl_reg_synch_reg[5]_10\,
      \gen_static_router.gen_synch.ctrl_reg_synch_reg[5]_11\ => \gen_static_router.gen_synch.ctrl_reg_synch_reg[5]_11\,
      \gen_static_router.gen_synch.ctrl_reg_synch_reg[5]_12\ => \gen_static_router.gen_synch.ctrl_reg_synch_reg[5]_12\,
      \gen_static_router.gen_synch.ctrl_reg_synch_reg[5]_13\ => \gen_static_router.gen_synch.ctrl_reg_synch_reg[5]_13\,
      \gen_static_router.gen_synch.ctrl_reg_synch_reg[5]_14\ => \gen_static_router.gen_synch.ctrl_reg_synch_reg[5]_14\,
      \gen_static_router.gen_synch.ctrl_reg_synch_reg[5]_15\ => \gen_static_router.gen_synch.ctrl_reg_synch_reg[5]_15\,
      \gen_static_router.gen_synch.ctrl_reg_synch_reg[5]_16\ => \gen_static_router.gen_synch.ctrl_reg_synch_reg[5]_16\,
      \gen_static_router.gen_synch.ctrl_reg_synch_reg[5]_17\ => \gen_static_router.gen_synch.ctrl_reg_synch_reg[5]_17\,
      \gen_static_router.gen_synch.ctrl_reg_synch_reg[5]_18\ => \gen_static_router.gen_synch.ctrl_reg_synch_reg[5]_18\,
      \gen_static_router.gen_synch.ctrl_reg_synch_reg[5]_19\ => \gen_static_router.gen_synch.ctrl_reg_synch_reg[5]_19\,
      \gen_static_router.gen_synch.ctrl_reg_synch_reg[5]_2\ => \gen_static_router.gen_synch.ctrl_reg_synch_reg[5]_2\,
      \gen_static_router.gen_synch.ctrl_reg_synch_reg[5]_20\ => \gen_static_router.gen_synch.ctrl_reg_synch_reg[5]_20\,
      \gen_static_router.gen_synch.ctrl_reg_synch_reg[5]_21\ => \gen_static_router.gen_synch.ctrl_reg_synch_reg[5]_21\,
      \gen_static_router.gen_synch.ctrl_reg_synch_reg[5]_22\ => \gen_static_router.gen_synch.ctrl_reg_synch_reg[5]_22\,
      \gen_static_router.gen_synch.ctrl_reg_synch_reg[5]_23\ => \gen_static_router.gen_synch.ctrl_reg_synch_reg[5]_23\,
      \gen_static_router.gen_synch.ctrl_reg_synch_reg[5]_24\ => \gen_static_router.gen_synch.ctrl_reg_synch_reg[5]_24\,
      \gen_static_router.gen_synch.ctrl_reg_synch_reg[5]_25\ => \gen_static_router.gen_synch.ctrl_reg_synch_reg[5]_25\,
      \gen_static_router.gen_synch.ctrl_reg_synch_reg[5]_26\ => \gen_static_router.gen_synch.ctrl_reg_synch_reg[5]_26\,
      \gen_static_router.gen_synch.ctrl_reg_synch_reg[5]_27\ => \gen_static_router.gen_synch.ctrl_reg_synch_reg[5]_27\,
      \gen_static_router.gen_synch.ctrl_reg_synch_reg[5]_28\ => \gen_static_router.gen_synch.ctrl_reg_synch_reg[5]_28\,
      \gen_static_router.gen_synch.ctrl_reg_synch_reg[5]_29\ => \gen_static_router.gen_synch.ctrl_reg_synch_reg[5]_29\,
      \gen_static_router.gen_synch.ctrl_reg_synch_reg[5]_3\ => \gen_static_router.gen_synch.ctrl_reg_synch_reg[5]_3\,
      \gen_static_router.gen_synch.ctrl_reg_synch_reg[5]_30\ => \gen_static_router.gen_synch.ctrl_reg_synch_reg[5]_30\,
      \gen_static_router.gen_synch.ctrl_reg_synch_reg[5]_31\ => \gen_static_router.gen_synch.ctrl_reg_synch_reg[5]_31\,
      \gen_static_router.gen_synch.ctrl_reg_synch_reg[5]_32\ => \gen_static_router.gen_synch.ctrl_reg_synch_reg[5]_32\,
      \gen_static_router.gen_synch.ctrl_reg_synch_reg[5]_33\ => \gen_static_router.gen_synch.ctrl_reg_synch_reg[5]_33\,
      \gen_static_router.gen_synch.ctrl_reg_synch_reg[5]_34\ => \gen_static_router.gen_synch.ctrl_reg_synch_reg[5]_34\,
      \gen_static_router.gen_synch.ctrl_reg_synch_reg[5]_35\ => \gen_static_router.gen_synch.ctrl_reg_synch_reg[5]_35\,
      \gen_static_router.gen_synch.ctrl_reg_synch_reg[5]_4\ => \gen_static_router.gen_synch.ctrl_reg_synch_reg[5]_4\,
      \gen_static_router.gen_synch.ctrl_reg_synch_reg[5]_5\ => \gen_static_router.gen_synch.ctrl_reg_synch_reg[5]_5\,
      \gen_static_router.gen_synch.ctrl_reg_synch_reg[5]_6\ => \gen_static_router.gen_synch.ctrl_reg_synch_reg[5]_6\,
      \gen_static_router.gen_synch.ctrl_reg_synch_reg[5]_7\ => \gen_static_router.gen_synch.ctrl_reg_synch_reg[5]_7\,
      \gen_static_router.gen_synch.ctrl_reg_synch_reg[5]_8\ => \gen_static_router.gen_synch.ctrl_reg_synch_reg[5]_8\,
      \gen_static_router.gen_synch.ctrl_reg_synch_reg[5]_9\ => \gen_static_router.gen_synch.ctrl_reg_synch_reg[5]_9\,
      \gen_static_router.gen_synch.ctrl_reg_synch_reg[9]\ => \gen_static_router.gen_synch.ctrl_reg_synch_reg[9]\,
      \gen_static_router.gen_synch.ctrl_reg_synch_reg[9]_0\ => \gen_static_router.gen_synch.ctrl_reg_synch_reg[9]_0\,
      \gen_static_router.gen_synch.ctrl_reg_synch_reg[9]_1\ => \gen_static_router.gen_synch.ctrl_reg_synch_reg[9]_1\,
      \gen_static_router.gen_synch.ctrl_reg_synch_reg[9]_10\ => \gen_static_router.gen_synch.ctrl_reg_synch_reg[9]_10\,
      \gen_static_router.gen_synch.ctrl_reg_synch_reg[9]_11\ => \gen_static_router.gen_synch.ctrl_reg_synch_reg[9]_11\,
      \gen_static_router.gen_synch.ctrl_reg_synch_reg[9]_12\ => \gen_static_router.gen_synch.ctrl_reg_synch_reg[9]_12\,
      \gen_static_router.gen_synch.ctrl_reg_synch_reg[9]_13\ => \gen_static_router.gen_synch.ctrl_reg_synch_reg[9]_13\,
      \gen_static_router.gen_synch.ctrl_reg_synch_reg[9]_14\ => \gen_static_router.gen_synch.ctrl_reg_synch_reg[9]_14\,
      \gen_static_router.gen_synch.ctrl_reg_synch_reg[9]_15\ => \gen_static_router.gen_synch.ctrl_reg_synch_reg[9]_15\,
      \gen_static_router.gen_synch.ctrl_reg_synch_reg[9]_16\ => \gen_static_router.gen_synch.ctrl_reg_synch_reg[9]_16\,
      \gen_static_router.gen_synch.ctrl_reg_synch_reg[9]_17\ => \gen_static_router.gen_synch.ctrl_reg_synch_reg[9]_17\,
      \gen_static_router.gen_synch.ctrl_reg_synch_reg[9]_18\ => \gen_static_router.gen_synch.ctrl_reg_synch_reg[9]_18\,
      \gen_static_router.gen_synch.ctrl_reg_synch_reg[9]_19\ => \gen_static_router.gen_synch.ctrl_reg_synch_reg[9]_19\,
      \gen_static_router.gen_synch.ctrl_reg_synch_reg[9]_2\ => \gen_static_router.gen_synch.ctrl_reg_synch_reg[9]_2\,
      \gen_static_router.gen_synch.ctrl_reg_synch_reg[9]_20\ => \gen_static_router.gen_synch.ctrl_reg_synch_reg[9]_20\,
      \gen_static_router.gen_synch.ctrl_reg_synch_reg[9]_21\ => \gen_static_router.gen_synch.ctrl_reg_synch_reg[9]_21\,
      \gen_static_router.gen_synch.ctrl_reg_synch_reg[9]_22\ => \gen_static_router.gen_synch.ctrl_reg_synch_reg[9]_22\,
      \gen_static_router.gen_synch.ctrl_reg_synch_reg[9]_23\ => \gen_static_router.gen_synch.ctrl_reg_synch_reg[9]_23\,
      \gen_static_router.gen_synch.ctrl_reg_synch_reg[9]_24\ => \gen_static_router.gen_synch.ctrl_reg_synch_reg[9]_24\,
      \gen_static_router.gen_synch.ctrl_reg_synch_reg[9]_25\ => \gen_static_router.gen_synch.ctrl_reg_synch_reg[9]_25\,
      \gen_static_router.gen_synch.ctrl_reg_synch_reg[9]_26\ => \gen_static_router.gen_synch.ctrl_reg_synch_reg[9]_26\,
      \gen_static_router.gen_synch.ctrl_reg_synch_reg[9]_27\ => \gen_static_router.gen_synch.ctrl_reg_synch_reg[9]_27\,
      \gen_static_router.gen_synch.ctrl_reg_synch_reg[9]_28\ => \gen_static_router.gen_synch.ctrl_reg_synch_reg[9]_28\,
      \gen_static_router.gen_synch.ctrl_reg_synch_reg[9]_29\ => \gen_static_router.gen_synch.ctrl_reg_synch_reg[9]_29\,
      \gen_static_router.gen_synch.ctrl_reg_synch_reg[9]_3\ => \gen_static_router.gen_synch.ctrl_reg_synch_reg[9]_3\,
      \gen_static_router.gen_synch.ctrl_reg_synch_reg[9]_30\ => \gen_static_router.gen_synch.ctrl_reg_synch_reg[9]_30\,
      \gen_static_router.gen_synch.ctrl_reg_synch_reg[9]_31\ => \gen_static_router.gen_synch.ctrl_reg_synch_reg[9]_31\,
      \gen_static_router.gen_synch.ctrl_reg_synch_reg[9]_32\ => \gen_static_router.gen_synch.ctrl_reg_synch_reg[9]_32\,
      \gen_static_router.gen_synch.ctrl_reg_synch_reg[9]_33\ => \gen_static_router.gen_synch.ctrl_reg_synch_reg[9]_33\,
      \gen_static_router.gen_synch.ctrl_reg_synch_reg[9]_34\ => \gen_static_router.gen_synch.ctrl_reg_synch_reg[9]_34\,
      \gen_static_router.gen_synch.ctrl_reg_synch_reg[9]_35\ => \gen_static_router.gen_synch.ctrl_reg_synch_reg[9]_35\,
      \gen_static_router.gen_synch.ctrl_reg_synch_reg[9]_4\ => \gen_static_router.gen_synch.ctrl_reg_synch_reg[9]_4\,
      \gen_static_router.gen_synch.ctrl_reg_synch_reg[9]_5\ => \gen_static_router.gen_synch.ctrl_reg_synch_reg[9]_5\,
      \gen_static_router.gen_synch.ctrl_reg_synch_reg[9]_6\ => \gen_static_router.gen_synch.ctrl_reg_synch_reg[9]_6\,
      \gen_static_router.gen_synch.ctrl_reg_synch_reg[9]_7\ => \gen_static_router.gen_synch.ctrl_reg_synch_reg[9]_7\,
      \gen_static_router.gen_synch.ctrl_reg_synch_reg[9]_8\ => \gen_static_router.gen_synch.ctrl_reg_synch_reg[9]_8\,
      \gen_static_router.gen_synch.ctrl_reg_synch_reg[9]_9\ => \gen_static_router.gen_synch.ctrl_reg_synch_reg[9]_9\,
      m_axis_tdata(223 downto 0) => m_axis_tdata(223 downto 0),
      m_axis_tkeep(27 downto 0) => m_axis_tkeep(27 downto 0),
      m_axis_tlast(6 downto 0) => m_axis_tlast(6 downto 0),
      m_axis_tready(5 downto 0) => m_axis_tready(5 downto 0),
      m_axis_tvalid(6 downto 0) => m_axis_tvalid(6 downto 0),
      p_22_out(36 downto 0) => p_22_out(36 downto 0),
      p_27_out(36 downto 0) => p_27_out(36 downto 0),
      p_32_out(36 downto 0) => p_32_out(36 downto 0),
      \s_axis_tready[3]\ => \s_axis_tready[3]\,
      s_axis_tvalid(0) => s_axis_tvalid(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \top_xbar_4_axis_switch_v1_1_8_axisc_decoder_3\ is
  port (
    \gen_AB_reg_slice.sel_rd_reg\ : out STD_LOGIC;
    \s_axis_tready[4]\ : out STD_LOGIC;
    mux_tvalid : out STD_LOGIC_VECTOR ( 0 to 0 );
    \gen_AB_reg_slice.sel_rd_reg_0\ : out STD_LOGIC;
    p_12_out : out STD_LOGIC_VECTOR ( 36 downto 0 );
    ctrl_reg_synch : in STD_LOGIC_VECTOR ( 35 downto 0 );
    m_axis_tready : in STD_LOGIC_VECTOR ( 6 downto 0 );
    aclken : in STD_LOGIC;
    areset_r : in STD_LOGIC;
    s_axis_tvalid : in STD_LOGIC_VECTOR ( 0 to 0 );
    aclk : in STD_LOGIC;
    S_AXIS_TPAYLOAD : in STD_LOGIC_VECTOR ( 36 downto 0 );
    \gen_static_router.gen_synch.ctrl_reg_synch_reg[30]\ : in STD_LOGIC;
    \gen_static_router.gen_synch.ctrl_reg_synch_reg[28]\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \top_xbar_4_axis_switch_v1_1_8_axisc_decoder_3\ : entity is "axis_switch_v1_1_8_axisc_decoder";
end \top_xbar_4_axis_switch_v1_1_8_axisc_decoder_3\;

architecture STRUCTURE of \top_xbar_4_axis_switch_v1_1_8_axisc_decoder_3\ is
begin
\gen_static_routing.inst_decoder_pipeline\: entity work.\top_xbar_4_axis_register_slice_v1_1_8_axisc_register_slice_7\
     port map (
      S_AXIS_TPAYLOAD(36 downto 0) => S_AXIS_TPAYLOAD(36 downto 0),
      aclk => aclk,
      aclken => aclken,
      areset_r => areset_r,
      ctrl_reg_synch(35 downto 0) => ctrl_reg_synch(35 downto 0),
      \gen_AB_reg_slice.payload_a_reg[36]_0\ => mux_tvalid(0),
      \gen_AB_reg_slice.sel_rd_reg_0\ => \gen_AB_reg_slice.sel_rd_reg\,
      \gen_AB_reg_slice.sel_rd_reg_1\ => \gen_AB_reg_slice.sel_rd_reg_0\,
      \gen_static_router.gen_synch.ctrl_reg_synch_reg[28]\ => \gen_static_router.gen_synch.ctrl_reg_synch_reg[28]\,
      \gen_static_router.gen_synch.ctrl_reg_synch_reg[30]\ => \gen_static_router.gen_synch.ctrl_reg_synch_reg[30]\,
      m_axis_tready(6 downto 0) => m_axis_tready(6 downto 0),
      p_12_out(36 downto 0) => p_12_out(36 downto 0),
      \s_axis_tready[4]\ => \s_axis_tready[4]\,
      s_axis_tvalid(0) => s_axis_tvalid(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \top_xbar_4_axis_switch_v1_1_8_axisc_decoder_4\ is
  port (
    \gen_AB_reg_slice.sel_rd_reg\ : out STD_LOGIC;
    \s_axis_tready[5]\ : out STD_LOGIC;
    mux_tvalid : out STD_LOGIC_VECTOR ( 0 to 0 );
    p_7_out : out STD_LOGIC_VECTOR ( 36 downto 0 );
    ctrl_reg_synch : in STD_LOGIC_VECTOR ( 35 downto 0 );
    m_axis_tready : in STD_LOGIC_VECTOR ( 6 downto 0 );
    aclken : in STD_LOGIC;
    areset_r : in STD_LOGIC;
    s_axis_tvalid : in STD_LOGIC_VECTOR ( 0 to 0 );
    aclk : in STD_LOGIC;
    S_AXIS_TPAYLOAD : in STD_LOGIC_VECTOR ( 36 downto 0 );
    \gen_static_router.gen_synch.ctrl_reg_synch_reg[30]\ : in STD_LOGIC;
    \gen_static_router.gen_synch.ctrl_reg_synch_reg[28]\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \top_xbar_4_axis_switch_v1_1_8_axisc_decoder_4\ : entity is "axis_switch_v1_1_8_axisc_decoder";
end \top_xbar_4_axis_switch_v1_1_8_axisc_decoder_4\;

architecture STRUCTURE of \top_xbar_4_axis_switch_v1_1_8_axisc_decoder_4\ is
begin
\gen_static_routing.inst_decoder_pipeline\: entity work.\top_xbar_4_axis_register_slice_v1_1_8_axisc_register_slice_6\
     port map (
      S_AXIS_TPAYLOAD(36 downto 0) => S_AXIS_TPAYLOAD(36 downto 0),
      aclk => aclk,
      aclken => aclken,
      areset_r => areset_r,
      ctrl_reg_synch(35 downto 0) => ctrl_reg_synch(35 downto 0),
      \gen_AB_reg_slice.payload_a_reg[36]_0\ => mux_tvalid(0),
      \gen_AB_reg_slice.sel_rd_reg_0\ => \gen_AB_reg_slice.sel_rd_reg\,
      \gen_static_router.gen_synch.ctrl_reg_synch_reg[28]\ => \gen_static_router.gen_synch.ctrl_reg_synch_reg[28]\,
      \gen_static_router.gen_synch.ctrl_reg_synch_reg[30]\ => \gen_static_router.gen_synch.ctrl_reg_synch_reg[30]\,
      m_axis_tready(6 downto 0) => m_axis_tready(6 downto 0),
      p_7_out(36 downto 0) => p_7_out(36 downto 0),
      \s_axis_tready[5]\ => \s_axis_tready[5]\,
      s_axis_tvalid(0) => s_axis_tvalid(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \top_xbar_4_axis_switch_v1_1_8_axisc_decoder_5\ is
  port (
    \m_axis_tdata[0]\ : out STD_LOGIC;
    \m_axis_tdata[1]\ : out STD_LOGIC;
    \m_axis_tdata[2]\ : out STD_LOGIC;
    \m_axis_tdata[3]\ : out STD_LOGIC;
    \m_axis_tdata[4]\ : out STD_LOGIC;
    \m_axis_tdata[5]\ : out STD_LOGIC;
    \m_axis_tdata[6]\ : out STD_LOGIC;
    \m_axis_tdata[7]\ : out STD_LOGIC;
    \m_axis_tdata[8]\ : out STD_LOGIC;
    \m_axis_tdata[9]\ : out STD_LOGIC;
    \m_axis_tdata[10]\ : out STD_LOGIC;
    \m_axis_tdata[11]\ : out STD_LOGIC;
    \m_axis_tdata[12]\ : out STD_LOGIC;
    \m_axis_tdata[13]\ : out STD_LOGIC;
    \m_axis_tdata[14]\ : out STD_LOGIC;
    \m_axis_tdata[15]\ : out STD_LOGIC;
    \m_axis_tdata[16]\ : out STD_LOGIC;
    \m_axis_tdata[17]\ : out STD_LOGIC;
    \m_axis_tdata[18]\ : out STD_LOGIC;
    \m_axis_tdata[19]\ : out STD_LOGIC;
    \m_axis_tdata[20]\ : out STD_LOGIC;
    \m_axis_tdata[21]\ : out STD_LOGIC;
    \m_axis_tdata[22]\ : out STD_LOGIC;
    \m_axis_tdata[23]\ : out STD_LOGIC;
    \m_axis_tdata[24]\ : out STD_LOGIC;
    \m_axis_tdata[25]\ : out STD_LOGIC;
    \m_axis_tdata[26]\ : out STD_LOGIC;
    \m_axis_tdata[27]\ : out STD_LOGIC;
    \m_axis_tdata[28]\ : out STD_LOGIC;
    \m_axis_tdata[29]\ : out STD_LOGIC;
    \m_axis_tdata[30]\ : out STD_LOGIC;
    \m_axis_tdata[31]\ : out STD_LOGIC;
    \m_axis_tkeep[0]\ : out STD_LOGIC;
    \m_axis_tkeep[1]\ : out STD_LOGIC;
    \m_axis_tkeep[2]\ : out STD_LOGIC;
    \m_axis_tkeep[3]\ : out STD_LOGIC;
    \m_axis_tlast[0]\ : out STD_LOGIC;
    \m_axis_tvalid[0]\ : out STD_LOGIC;
    \m_axis_tdata[32]\ : out STD_LOGIC;
    \m_axis_tdata[33]\ : out STD_LOGIC;
    \m_axis_tdata[34]\ : out STD_LOGIC;
    \m_axis_tdata[35]\ : out STD_LOGIC;
    \m_axis_tdata[36]\ : out STD_LOGIC;
    \m_axis_tdata[37]\ : out STD_LOGIC;
    \m_axis_tdata[38]\ : out STD_LOGIC;
    \m_axis_tdata[39]\ : out STD_LOGIC;
    \m_axis_tdata[40]\ : out STD_LOGIC;
    \m_axis_tdata[41]\ : out STD_LOGIC;
    \m_axis_tdata[42]\ : out STD_LOGIC;
    \m_axis_tdata[43]\ : out STD_LOGIC;
    \m_axis_tdata[44]\ : out STD_LOGIC;
    \m_axis_tdata[45]\ : out STD_LOGIC;
    \m_axis_tdata[46]\ : out STD_LOGIC;
    \m_axis_tdata[47]\ : out STD_LOGIC;
    \m_axis_tdata[48]\ : out STD_LOGIC;
    \m_axis_tdata[49]\ : out STD_LOGIC;
    \m_axis_tdata[50]\ : out STD_LOGIC;
    \m_axis_tdata[51]\ : out STD_LOGIC;
    \m_axis_tdata[52]\ : out STD_LOGIC;
    \m_axis_tdata[53]\ : out STD_LOGIC;
    \m_axis_tdata[54]\ : out STD_LOGIC;
    \m_axis_tdata[55]\ : out STD_LOGIC;
    \m_axis_tdata[56]\ : out STD_LOGIC;
    \m_axis_tdata[57]\ : out STD_LOGIC;
    \m_axis_tdata[58]\ : out STD_LOGIC;
    \m_axis_tdata[59]\ : out STD_LOGIC;
    \m_axis_tdata[60]\ : out STD_LOGIC;
    \m_axis_tdata[61]\ : out STD_LOGIC;
    \m_axis_tdata[62]\ : out STD_LOGIC;
    \m_axis_tdata[63]\ : out STD_LOGIC;
    \m_axis_tkeep[4]\ : out STD_LOGIC;
    \m_axis_tkeep[5]\ : out STD_LOGIC;
    \m_axis_tkeep[6]\ : out STD_LOGIC;
    \m_axis_tkeep[7]\ : out STD_LOGIC;
    \m_axis_tlast[1]\ : out STD_LOGIC;
    \m_axis_tvalid[1]\ : out STD_LOGIC;
    \m_axis_tdata[64]\ : out STD_LOGIC;
    \m_axis_tdata[65]\ : out STD_LOGIC;
    \m_axis_tdata[66]\ : out STD_LOGIC;
    \m_axis_tdata[67]\ : out STD_LOGIC;
    \m_axis_tdata[68]\ : out STD_LOGIC;
    \m_axis_tdata[69]\ : out STD_LOGIC;
    \m_axis_tdata[70]\ : out STD_LOGIC;
    \m_axis_tdata[71]\ : out STD_LOGIC;
    \m_axis_tdata[72]\ : out STD_LOGIC;
    \m_axis_tdata[73]\ : out STD_LOGIC;
    \m_axis_tdata[74]\ : out STD_LOGIC;
    \m_axis_tdata[75]\ : out STD_LOGIC;
    \m_axis_tdata[76]\ : out STD_LOGIC;
    \m_axis_tdata[77]\ : out STD_LOGIC;
    \m_axis_tdata[78]\ : out STD_LOGIC;
    \m_axis_tdata[79]\ : out STD_LOGIC;
    \m_axis_tdata[80]\ : out STD_LOGIC;
    \m_axis_tdata[81]\ : out STD_LOGIC;
    \m_axis_tdata[82]\ : out STD_LOGIC;
    \m_axis_tdata[83]\ : out STD_LOGIC;
    \m_axis_tdata[84]\ : out STD_LOGIC;
    \m_axis_tdata[85]\ : out STD_LOGIC;
    \m_axis_tdata[86]\ : out STD_LOGIC;
    \m_axis_tdata[87]\ : out STD_LOGIC;
    \m_axis_tdata[88]\ : out STD_LOGIC;
    \m_axis_tdata[89]\ : out STD_LOGIC;
    \m_axis_tdata[90]\ : out STD_LOGIC;
    \m_axis_tdata[91]\ : out STD_LOGIC;
    \m_axis_tdata[92]\ : out STD_LOGIC;
    \m_axis_tdata[93]\ : out STD_LOGIC;
    \m_axis_tdata[94]\ : out STD_LOGIC;
    \m_axis_tdata[95]\ : out STD_LOGIC;
    \m_axis_tkeep[8]\ : out STD_LOGIC;
    \m_axis_tkeep[9]\ : out STD_LOGIC;
    \m_axis_tkeep[10]\ : out STD_LOGIC;
    \m_axis_tkeep[11]\ : out STD_LOGIC;
    \m_axis_tlast[2]\ : out STD_LOGIC;
    \m_axis_tvalid[2]\ : out STD_LOGIC;
    \m_axis_tdata[96]\ : out STD_LOGIC;
    \m_axis_tdata[97]\ : out STD_LOGIC;
    \m_axis_tdata[98]\ : out STD_LOGIC;
    \m_axis_tdata[99]\ : out STD_LOGIC;
    \m_axis_tdata[100]\ : out STD_LOGIC;
    \m_axis_tdata[101]\ : out STD_LOGIC;
    \m_axis_tdata[102]\ : out STD_LOGIC;
    \m_axis_tdata[103]\ : out STD_LOGIC;
    \m_axis_tdata[104]\ : out STD_LOGIC;
    \m_axis_tdata[105]\ : out STD_LOGIC;
    \m_axis_tdata[106]\ : out STD_LOGIC;
    \m_axis_tdata[107]\ : out STD_LOGIC;
    \m_axis_tdata[108]\ : out STD_LOGIC;
    \m_axis_tdata[109]\ : out STD_LOGIC;
    \m_axis_tdata[110]\ : out STD_LOGIC;
    \m_axis_tdata[111]\ : out STD_LOGIC;
    \m_axis_tdata[112]\ : out STD_LOGIC;
    \m_axis_tdata[113]\ : out STD_LOGIC;
    \m_axis_tdata[114]\ : out STD_LOGIC;
    \m_axis_tdata[115]\ : out STD_LOGIC;
    \m_axis_tdata[116]\ : out STD_LOGIC;
    \m_axis_tdata[117]\ : out STD_LOGIC;
    \m_axis_tdata[118]\ : out STD_LOGIC;
    \m_axis_tdata[119]\ : out STD_LOGIC;
    \m_axis_tdata[120]\ : out STD_LOGIC;
    \m_axis_tdata[121]\ : out STD_LOGIC;
    \m_axis_tdata[122]\ : out STD_LOGIC;
    \m_axis_tdata[123]\ : out STD_LOGIC;
    \m_axis_tdata[124]\ : out STD_LOGIC;
    \m_axis_tdata[125]\ : out STD_LOGIC;
    \m_axis_tdata[126]\ : out STD_LOGIC;
    \m_axis_tdata[127]\ : out STD_LOGIC;
    \m_axis_tkeep[12]\ : out STD_LOGIC;
    \m_axis_tkeep[13]\ : out STD_LOGIC;
    \m_axis_tkeep[14]\ : out STD_LOGIC;
    \m_axis_tkeep[15]\ : out STD_LOGIC;
    \m_axis_tlast[3]\ : out STD_LOGIC;
    \m_axis_tvalid[3]\ : out STD_LOGIC;
    \m_axis_tdata[128]\ : out STD_LOGIC;
    \m_axis_tdata[129]\ : out STD_LOGIC;
    \m_axis_tdata[130]\ : out STD_LOGIC;
    \m_axis_tdata[131]\ : out STD_LOGIC;
    \m_axis_tdata[132]\ : out STD_LOGIC;
    \m_axis_tdata[133]\ : out STD_LOGIC;
    \m_axis_tdata[134]\ : out STD_LOGIC;
    \m_axis_tdata[135]\ : out STD_LOGIC;
    \m_axis_tdata[136]\ : out STD_LOGIC;
    \m_axis_tdata[137]\ : out STD_LOGIC;
    \m_axis_tdata[138]\ : out STD_LOGIC;
    \m_axis_tdata[139]\ : out STD_LOGIC;
    \m_axis_tdata[140]\ : out STD_LOGIC;
    \m_axis_tdata[141]\ : out STD_LOGIC;
    \m_axis_tdata[142]\ : out STD_LOGIC;
    \m_axis_tdata[143]\ : out STD_LOGIC;
    \m_axis_tdata[144]\ : out STD_LOGIC;
    \m_axis_tdata[145]\ : out STD_LOGIC;
    \m_axis_tdata[146]\ : out STD_LOGIC;
    \m_axis_tdata[147]\ : out STD_LOGIC;
    \m_axis_tdata[148]\ : out STD_LOGIC;
    \m_axis_tdata[149]\ : out STD_LOGIC;
    \m_axis_tdata[150]\ : out STD_LOGIC;
    \m_axis_tdata[151]\ : out STD_LOGIC;
    \m_axis_tdata[152]\ : out STD_LOGIC;
    \m_axis_tdata[153]\ : out STD_LOGIC;
    \m_axis_tdata[154]\ : out STD_LOGIC;
    \m_axis_tdata[155]\ : out STD_LOGIC;
    \m_axis_tdata[156]\ : out STD_LOGIC;
    \m_axis_tdata[157]\ : out STD_LOGIC;
    \m_axis_tdata[158]\ : out STD_LOGIC;
    \m_axis_tdata[159]\ : out STD_LOGIC;
    \m_axis_tkeep[16]\ : out STD_LOGIC;
    \m_axis_tkeep[17]\ : out STD_LOGIC;
    \m_axis_tkeep[18]\ : out STD_LOGIC;
    \m_axis_tkeep[19]\ : out STD_LOGIC;
    \m_axis_tlast[4]\ : out STD_LOGIC;
    \m_axis_tvalid[4]\ : out STD_LOGIC;
    \m_axis_tdata[160]\ : out STD_LOGIC;
    \m_axis_tdata[161]\ : out STD_LOGIC;
    \m_axis_tdata[162]\ : out STD_LOGIC;
    \m_axis_tdata[163]\ : out STD_LOGIC;
    \m_axis_tdata[164]\ : out STD_LOGIC;
    \m_axis_tdata[165]\ : out STD_LOGIC;
    \m_axis_tdata[166]\ : out STD_LOGIC;
    \m_axis_tdata[167]\ : out STD_LOGIC;
    \m_axis_tdata[168]\ : out STD_LOGIC;
    \m_axis_tdata[169]\ : out STD_LOGIC;
    \m_axis_tdata[170]\ : out STD_LOGIC;
    \m_axis_tdata[171]\ : out STD_LOGIC;
    \m_axis_tdata[172]\ : out STD_LOGIC;
    \m_axis_tdata[173]\ : out STD_LOGIC;
    \m_axis_tdata[174]\ : out STD_LOGIC;
    \m_axis_tdata[175]\ : out STD_LOGIC;
    \m_axis_tdata[176]\ : out STD_LOGIC;
    \m_axis_tdata[177]\ : out STD_LOGIC;
    \m_axis_tdata[178]\ : out STD_LOGIC;
    \m_axis_tdata[179]\ : out STD_LOGIC;
    \m_axis_tdata[180]\ : out STD_LOGIC;
    \m_axis_tdata[181]\ : out STD_LOGIC;
    \m_axis_tdata[182]\ : out STD_LOGIC;
    \m_axis_tdata[183]\ : out STD_LOGIC;
    \m_axis_tdata[184]\ : out STD_LOGIC;
    \m_axis_tdata[185]\ : out STD_LOGIC;
    \m_axis_tdata[186]\ : out STD_LOGIC;
    \m_axis_tdata[187]\ : out STD_LOGIC;
    \m_axis_tdata[188]\ : out STD_LOGIC;
    \m_axis_tdata[189]\ : out STD_LOGIC;
    \m_axis_tdata[190]\ : out STD_LOGIC;
    \m_axis_tdata[191]\ : out STD_LOGIC;
    \m_axis_tkeep[20]\ : out STD_LOGIC;
    \m_axis_tkeep[21]\ : out STD_LOGIC;
    \m_axis_tkeep[22]\ : out STD_LOGIC;
    \m_axis_tkeep[23]\ : out STD_LOGIC;
    \m_axis_tlast[5]\ : out STD_LOGIC;
    \gen_AB_reg_slice.sel_rd_reg\ : out STD_LOGIC;
    \m_axis_tvalid[5]\ : out STD_LOGIC;
    \m_axis_tdata[192]\ : out STD_LOGIC;
    \m_axis_tdata[193]\ : out STD_LOGIC;
    \m_axis_tdata[194]\ : out STD_LOGIC;
    \m_axis_tdata[195]\ : out STD_LOGIC;
    \m_axis_tdata[196]\ : out STD_LOGIC;
    \m_axis_tdata[197]\ : out STD_LOGIC;
    \m_axis_tdata[198]\ : out STD_LOGIC;
    \m_axis_tdata[199]\ : out STD_LOGIC;
    \m_axis_tdata[200]\ : out STD_LOGIC;
    \m_axis_tdata[201]\ : out STD_LOGIC;
    \m_axis_tdata[202]\ : out STD_LOGIC;
    \m_axis_tdata[203]\ : out STD_LOGIC;
    \m_axis_tdata[204]\ : out STD_LOGIC;
    \m_axis_tdata[205]\ : out STD_LOGIC;
    \m_axis_tdata[206]\ : out STD_LOGIC;
    \m_axis_tdata[207]\ : out STD_LOGIC;
    \m_axis_tdata[208]\ : out STD_LOGIC;
    \m_axis_tdata[209]\ : out STD_LOGIC;
    \m_axis_tdata[210]\ : out STD_LOGIC;
    \m_axis_tdata[211]\ : out STD_LOGIC;
    \m_axis_tdata[212]\ : out STD_LOGIC;
    \m_axis_tdata[213]\ : out STD_LOGIC;
    \m_axis_tdata[214]\ : out STD_LOGIC;
    \m_axis_tdata[215]\ : out STD_LOGIC;
    \m_axis_tdata[216]\ : out STD_LOGIC;
    \m_axis_tdata[217]\ : out STD_LOGIC;
    \m_axis_tdata[218]\ : out STD_LOGIC;
    \m_axis_tdata[219]\ : out STD_LOGIC;
    \m_axis_tdata[220]\ : out STD_LOGIC;
    \m_axis_tdata[221]\ : out STD_LOGIC;
    \m_axis_tdata[222]\ : out STD_LOGIC;
    \m_axis_tdata[223]\ : out STD_LOGIC;
    \m_axis_tkeep[24]\ : out STD_LOGIC;
    \m_axis_tkeep[25]\ : out STD_LOGIC;
    \m_axis_tkeep[26]\ : out STD_LOGIC;
    \m_axis_tkeep[27]\ : out STD_LOGIC;
    \m_axis_tlast[6]\ : out STD_LOGIC;
    \m_axis_tvalid[6]\ : out STD_LOGIC;
    \s_axis_tready[6]\ : out STD_LOGIC;
    \gen_AB_reg_slice.sel_rd_reg_0\ : out STD_LOGIC;
    \gen_AB_reg_slice.sel_rd_reg_1\ : out STD_LOGIC;
    ctrl_reg_synch : in STD_LOGIC_VECTOR ( 35 downto 0 );
    p_7_out : in STD_LOGIC_VECTOR ( 36 downto 0 );
    p_12_out : in STD_LOGIC_VECTOR ( 36 downto 0 );
    m_axis_tready : in STD_LOGIC_VECTOR ( 6 downto 0 );
    \gen_AB_reg_slice.state_reg[0]\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    aclken : in STD_LOGIC;
    areset_r : in STD_LOGIC;
    s_axis_tvalid : in STD_LOGIC_VECTOR ( 0 to 0 );
    aclk : in STD_LOGIC;
    S_AXIS_TPAYLOAD : in STD_LOGIC_VECTOR ( 36 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \top_xbar_4_axis_switch_v1_1_8_axisc_decoder_5\ : entity is "axis_switch_v1_1_8_axisc_decoder";
end \top_xbar_4_axis_switch_v1_1_8_axisc_decoder_5\;

architecture STRUCTURE of \top_xbar_4_axis_switch_v1_1_8_axisc_decoder_5\ is
begin
\gen_static_routing.inst_decoder_pipeline\: entity work.\top_xbar_4_axis_register_slice_v1_1_8_axisc_register_slice\
     port map (
      S_AXIS_TPAYLOAD(36 downto 0) => S_AXIS_TPAYLOAD(36 downto 0),
      aclk => aclk,
      aclken => aclken,
      areset_r => areset_r,
      ctrl_reg_synch(35 downto 0) => ctrl_reg_synch(35 downto 0),
      \gen_AB_reg_slice.sel_rd_reg_0\ => \gen_AB_reg_slice.sel_rd_reg\,
      \gen_AB_reg_slice.sel_rd_reg_1\ => \gen_AB_reg_slice.sel_rd_reg_0\,
      \gen_AB_reg_slice.sel_rd_reg_2\ => \gen_AB_reg_slice.sel_rd_reg_1\,
      \gen_AB_reg_slice.state_reg[0]_0\(1 downto 0) => \gen_AB_reg_slice.state_reg[0]\(1 downto 0),
      \m_axis_tdata[0]\ => \m_axis_tdata[0]\,
      \m_axis_tdata[100]\ => \m_axis_tdata[100]\,
      \m_axis_tdata[101]\ => \m_axis_tdata[101]\,
      \m_axis_tdata[102]\ => \m_axis_tdata[102]\,
      \m_axis_tdata[103]\ => \m_axis_tdata[103]\,
      \m_axis_tdata[104]\ => \m_axis_tdata[104]\,
      \m_axis_tdata[105]\ => \m_axis_tdata[105]\,
      \m_axis_tdata[106]\ => \m_axis_tdata[106]\,
      \m_axis_tdata[107]\ => \m_axis_tdata[107]\,
      \m_axis_tdata[108]\ => \m_axis_tdata[108]\,
      \m_axis_tdata[109]\ => \m_axis_tdata[109]\,
      \m_axis_tdata[10]\ => \m_axis_tdata[10]\,
      \m_axis_tdata[110]\ => \m_axis_tdata[110]\,
      \m_axis_tdata[111]\ => \m_axis_tdata[111]\,
      \m_axis_tdata[112]\ => \m_axis_tdata[112]\,
      \m_axis_tdata[113]\ => \m_axis_tdata[113]\,
      \m_axis_tdata[114]\ => \m_axis_tdata[114]\,
      \m_axis_tdata[115]\ => \m_axis_tdata[115]\,
      \m_axis_tdata[116]\ => \m_axis_tdata[116]\,
      \m_axis_tdata[117]\ => \m_axis_tdata[117]\,
      \m_axis_tdata[118]\ => \m_axis_tdata[118]\,
      \m_axis_tdata[119]\ => \m_axis_tdata[119]\,
      \m_axis_tdata[11]\ => \m_axis_tdata[11]\,
      \m_axis_tdata[120]\ => \m_axis_tdata[120]\,
      \m_axis_tdata[121]\ => \m_axis_tdata[121]\,
      \m_axis_tdata[122]\ => \m_axis_tdata[122]\,
      \m_axis_tdata[123]\ => \m_axis_tdata[123]\,
      \m_axis_tdata[124]\ => \m_axis_tdata[124]\,
      \m_axis_tdata[125]\ => \m_axis_tdata[125]\,
      \m_axis_tdata[126]\ => \m_axis_tdata[126]\,
      \m_axis_tdata[127]\ => \m_axis_tdata[127]\,
      \m_axis_tdata[128]\ => \m_axis_tdata[128]\,
      \m_axis_tdata[129]\ => \m_axis_tdata[129]\,
      \m_axis_tdata[12]\ => \m_axis_tdata[12]\,
      \m_axis_tdata[130]\ => \m_axis_tdata[130]\,
      \m_axis_tdata[131]\ => \m_axis_tdata[131]\,
      \m_axis_tdata[132]\ => \m_axis_tdata[132]\,
      \m_axis_tdata[133]\ => \m_axis_tdata[133]\,
      \m_axis_tdata[134]\ => \m_axis_tdata[134]\,
      \m_axis_tdata[135]\ => \m_axis_tdata[135]\,
      \m_axis_tdata[136]\ => \m_axis_tdata[136]\,
      \m_axis_tdata[137]\ => \m_axis_tdata[137]\,
      \m_axis_tdata[138]\ => \m_axis_tdata[138]\,
      \m_axis_tdata[139]\ => \m_axis_tdata[139]\,
      \m_axis_tdata[13]\ => \m_axis_tdata[13]\,
      \m_axis_tdata[140]\ => \m_axis_tdata[140]\,
      \m_axis_tdata[141]\ => \m_axis_tdata[141]\,
      \m_axis_tdata[142]\ => \m_axis_tdata[142]\,
      \m_axis_tdata[143]\ => \m_axis_tdata[143]\,
      \m_axis_tdata[144]\ => \m_axis_tdata[144]\,
      \m_axis_tdata[145]\ => \m_axis_tdata[145]\,
      \m_axis_tdata[146]\ => \m_axis_tdata[146]\,
      \m_axis_tdata[147]\ => \m_axis_tdata[147]\,
      \m_axis_tdata[148]\ => \m_axis_tdata[148]\,
      \m_axis_tdata[149]\ => \m_axis_tdata[149]\,
      \m_axis_tdata[14]\ => \m_axis_tdata[14]\,
      \m_axis_tdata[150]\ => \m_axis_tdata[150]\,
      \m_axis_tdata[151]\ => \m_axis_tdata[151]\,
      \m_axis_tdata[152]\ => \m_axis_tdata[152]\,
      \m_axis_tdata[153]\ => \m_axis_tdata[153]\,
      \m_axis_tdata[154]\ => \m_axis_tdata[154]\,
      \m_axis_tdata[155]\ => \m_axis_tdata[155]\,
      \m_axis_tdata[156]\ => \m_axis_tdata[156]\,
      \m_axis_tdata[157]\ => \m_axis_tdata[157]\,
      \m_axis_tdata[158]\ => \m_axis_tdata[158]\,
      \m_axis_tdata[159]\ => \m_axis_tdata[159]\,
      \m_axis_tdata[15]\ => \m_axis_tdata[15]\,
      \m_axis_tdata[160]\ => \m_axis_tdata[160]\,
      \m_axis_tdata[161]\ => \m_axis_tdata[161]\,
      \m_axis_tdata[162]\ => \m_axis_tdata[162]\,
      \m_axis_tdata[163]\ => \m_axis_tdata[163]\,
      \m_axis_tdata[164]\ => \m_axis_tdata[164]\,
      \m_axis_tdata[165]\ => \m_axis_tdata[165]\,
      \m_axis_tdata[166]\ => \m_axis_tdata[166]\,
      \m_axis_tdata[167]\ => \m_axis_tdata[167]\,
      \m_axis_tdata[168]\ => \m_axis_tdata[168]\,
      \m_axis_tdata[169]\ => \m_axis_tdata[169]\,
      \m_axis_tdata[16]\ => \m_axis_tdata[16]\,
      \m_axis_tdata[170]\ => \m_axis_tdata[170]\,
      \m_axis_tdata[171]\ => \m_axis_tdata[171]\,
      \m_axis_tdata[172]\ => \m_axis_tdata[172]\,
      \m_axis_tdata[173]\ => \m_axis_tdata[173]\,
      \m_axis_tdata[174]\ => \m_axis_tdata[174]\,
      \m_axis_tdata[175]\ => \m_axis_tdata[175]\,
      \m_axis_tdata[176]\ => \m_axis_tdata[176]\,
      \m_axis_tdata[177]\ => \m_axis_tdata[177]\,
      \m_axis_tdata[178]\ => \m_axis_tdata[178]\,
      \m_axis_tdata[179]\ => \m_axis_tdata[179]\,
      \m_axis_tdata[17]\ => \m_axis_tdata[17]\,
      \m_axis_tdata[180]\ => \m_axis_tdata[180]\,
      \m_axis_tdata[181]\ => \m_axis_tdata[181]\,
      \m_axis_tdata[182]\ => \m_axis_tdata[182]\,
      \m_axis_tdata[183]\ => \m_axis_tdata[183]\,
      \m_axis_tdata[184]\ => \m_axis_tdata[184]\,
      \m_axis_tdata[185]\ => \m_axis_tdata[185]\,
      \m_axis_tdata[186]\ => \m_axis_tdata[186]\,
      \m_axis_tdata[187]\ => \m_axis_tdata[187]\,
      \m_axis_tdata[188]\ => \m_axis_tdata[188]\,
      \m_axis_tdata[189]\ => \m_axis_tdata[189]\,
      \m_axis_tdata[18]\ => \m_axis_tdata[18]\,
      \m_axis_tdata[190]\ => \m_axis_tdata[190]\,
      \m_axis_tdata[191]\ => \m_axis_tdata[191]\,
      \m_axis_tdata[192]\ => \m_axis_tdata[192]\,
      \m_axis_tdata[193]\ => \m_axis_tdata[193]\,
      \m_axis_tdata[194]\ => \m_axis_tdata[194]\,
      \m_axis_tdata[195]\ => \m_axis_tdata[195]\,
      \m_axis_tdata[196]\ => \m_axis_tdata[196]\,
      \m_axis_tdata[197]\ => \m_axis_tdata[197]\,
      \m_axis_tdata[198]\ => \m_axis_tdata[198]\,
      \m_axis_tdata[199]\ => \m_axis_tdata[199]\,
      \m_axis_tdata[19]\ => \m_axis_tdata[19]\,
      \m_axis_tdata[1]\ => \m_axis_tdata[1]\,
      \m_axis_tdata[200]\ => \m_axis_tdata[200]\,
      \m_axis_tdata[201]\ => \m_axis_tdata[201]\,
      \m_axis_tdata[202]\ => \m_axis_tdata[202]\,
      \m_axis_tdata[203]\ => \m_axis_tdata[203]\,
      \m_axis_tdata[204]\ => \m_axis_tdata[204]\,
      \m_axis_tdata[205]\ => \m_axis_tdata[205]\,
      \m_axis_tdata[206]\ => \m_axis_tdata[206]\,
      \m_axis_tdata[207]\ => \m_axis_tdata[207]\,
      \m_axis_tdata[208]\ => \m_axis_tdata[208]\,
      \m_axis_tdata[209]\ => \m_axis_tdata[209]\,
      \m_axis_tdata[20]\ => \m_axis_tdata[20]\,
      \m_axis_tdata[210]\ => \m_axis_tdata[210]\,
      \m_axis_tdata[211]\ => \m_axis_tdata[211]\,
      \m_axis_tdata[212]\ => \m_axis_tdata[212]\,
      \m_axis_tdata[213]\ => \m_axis_tdata[213]\,
      \m_axis_tdata[214]\ => \m_axis_tdata[214]\,
      \m_axis_tdata[215]\ => \m_axis_tdata[215]\,
      \m_axis_tdata[216]\ => \m_axis_tdata[216]\,
      \m_axis_tdata[217]\ => \m_axis_tdata[217]\,
      \m_axis_tdata[218]\ => \m_axis_tdata[218]\,
      \m_axis_tdata[219]\ => \m_axis_tdata[219]\,
      \m_axis_tdata[21]\ => \m_axis_tdata[21]\,
      \m_axis_tdata[220]\ => \m_axis_tdata[220]\,
      \m_axis_tdata[221]\ => \m_axis_tdata[221]\,
      \m_axis_tdata[222]\ => \m_axis_tdata[222]\,
      \m_axis_tdata[223]\ => \m_axis_tdata[223]\,
      \m_axis_tdata[22]\ => \m_axis_tdata[22]\,
      \m_axis_tdata[23]\ => \m_axis_tdata[23]\,
      \m_axis_tdata[24]\ => \m_axis_tdata[24]\,
      \m_axis_tdata[25]\ => \m_axis_tdata[25]\,
      \m_axis_tdata[26]\ => \m_axis_tdata[26]\,
      \m_axis_tdata[27]\ => \m_axis_tdata[27]\,
      \m_axis_tdata[28]\ => \m_axis_tdata[28]\,
      \m_axis_tdata[29]\ => \m_axis_tdata[29]\,
      \m_axis_tdata[2]\ => \m_axis_tdata[2]\,
      \m_axis_tdata[30]\ => \m_axis_tdata[30]\,
      \m_axis_tdata[31]\ => \m_axis_tdata[31]\,
      \m_axis_tdata[32]\ => \m_axis_tdata[32]\,
      \m_axis_tdata[33]\ => \m_axis_tdata[33]\,
      \m_axis_tdata[34]\ => \m_axis_tdata[34]\,
      \m_axis_tdata[35]\ => \m_axis_tdata[35]\,
      \m_axis_tdata[36]\ => \m_axis_tdata[36]\,
      \m_axis_tdata[37]\ => \m_axis_tdata[37]\,
      \m_axis_tdata[38]\ => \m_axis_tdata[38]\,
      \m_axis_tdata[39]\ => \m_axis_tdata[39]\,
      \m_axis_tdata[3]\ => \m_axis_tdata[3]\,
      \m_axis_tdata[40]\ => \m_axis_tdata[40]\,
      \m_axis_tdata[41]\ => \m_axis_tdata[41]\,
      \m_axis_tdata[42]\ => \m_axis_tdata[42]\,
      \m_axis_tdata[43]\ => \m_axis_tdata[43]\,
      \m_axis_tdata[44]\ => \m_axis_tdata[44]\,
      \m_axis_tdata[45]\ => \m_axis_tdata[45]\,
      \m_axis_tdata[46]\ => \m_axis_tdata[46]\,
      \m_axis_tdata[47]\ => \m_axis_tdata[47]\,
      \m_axis_tdata[48]\ => \m_axis_tdata[48]\,
      \m_axis_tdata[49]\ => \m_axis_tdata[49]\,
      \m_axis_tdata[4]\ => \m_axis_tdata[4]\,
      \m_axis_tdata[50]\ => \m_axis_tdata[50]\,
      \m_axis_tdata[51]\ => \m_axis_tdata[51]\,
      \m_axis_tdata[52]\ => \m_axis_tdata[52]\,
      \m_axis_tdata[53]\ => \m_axis_tdata[53]\,
      \m_axis_tdata[54]\ => \m_axis_tdata[54]\,
      \m_axis_tdata[55]\ => \m_axis_tdata[55]\,
      \m_axis_tdata[56]\ => \m_axis_tdata[56]\,
      \m_axis_tdata[57]\ => \m_axis_tdata[57]\,
      \m_axis_tdata[58]\ => \m_axis_tdata[58]\,
      \m_axis_tdata[59]\ => \m_axis_tdata[59]\,
      \m_axis_tdata[5]\ => \m_axis_tdata[5]\,
      \m_axis_tdata[60]\ => \m_axis_tdata[60]\,
      \m_axis_tdata[61]\ => \m_axis_tdata[61]\,
      \m_axis_tdata[62]\ => \m_axis_tdata[62]\,
      \m_axis_tdata[63]\ => \m_axis_tdata[63]\,
      \m_axis_tdata[64]\ => \m_axis_tdata[64]\,
      \m_axis_tdata[65]\ => \m_axis_tdata[65]\,
      \m_axis_tdata[66]\ => \m_axis_tdata[66]\,
      \m_axis_tdata[67]\ => \m_axis_tdata[67]\,
      \m_axis_tdata[68]\ => \m_axis_tdata[68]\,
      \m_axis_tdata[69]\ => \m_axis_tdata[69]\,
      \m_axis_tdata[6]\ => \m_axis_tdata[6]\,
      \m_axis_tdata[70]\ => \m_axis_tdata[70]\,
      \m_axis_tdata[71]\ => \m_axis_tdata[71]\,
      \m_axis_tdata[72]\ => \m_axis_tdata[72]\,
      \m_axis_tdata[73]\ => \m_axis_tdata[73]\,
      \m_axis_tdata[74]\ => \m_axis_tdata[74]\,
      \m_axis_tdata[75]\ => \m_axis_tdata[75]\,
      \m_axis_tdata[76]\ => \m_axis_tdata[76]\,
      \m_axis_tdata[77]\ => \m_axis_tdata[77]\,
      \m_axis_tdata[78]\ => \m_axis_tdata[78]\,
      \m_axis_tdata[79]\ => \m_axis_tdata[79]\,
      \m_axis_tdata[7]\ => \m_axis_tdata[7]\,
      \m_axis_tdata[80]\ => \m_axis_tdata[80]\,
      \m_axis_tdata[81]\ => \m_axis_tdata[81]\,
      \m_axis_tdata[82]\ => \m_axis_tdata[82]\,
      \m_axis_tdata[83]\ => \m_axis_tdata[83]\,
      \m_axis_tdata[84]\ => \m_axis_tdata[84]\,
      \m_axis_tdata[85]\ => \m_axis_tdata[85]\,
      \m_axis_tdata[86]\ => \m_axis_tdata[86]\,
      \m_axis_tdata[87]\ => \m_axis_tdata[87]\,
      \m_axis_tdata[88]\ => \m_axis_tdata[88]\,
      \m_axis_tdata[89]\ => \m_axis_tdata[89]\,
      \m_axis_tdata[8]\ => \m_axis_tdata[8]\,
      \m_axis_tdata[90]\ => \m_axis_tdata[90]\,
      \m_axis_tdata[91]\ => \m_axis_tdata[91]\,
      \m_axis_tdata[92]\ => \m_axis_tdata[92]\,
      \m_axis_tdata[93]\ => \m_axis_tdata[93]\,
      \m_axis_tdata[94]\ => \m_axis_tdata[94]\,
      \m_axis_tdata[95]\ => \m_axis_tdata[95]\,
      \m_axis_tdata[96]\ => \m_axis_tdata[96]\,
      \m_axis_tdata[97]\ => \m_axis_tdata[97]\,
      \m_axis_tdata[98]\ => \m_axis_tdata[98]\,
      \m_axis_tdata[99]\ => \m_axis_tdata[99]\,
      \m_axis_tdata[9]\ => \m_axis_tdata[9]\,
      \m_axis_tkeep[0]\ => \m_axis_tkeep[0]\,
      \m_axis_tkeep[10]\ => \m_axis_tkeep[10]\,
      \m_axis_tkeep[11]\ => \m_axis_tkeep[11]\,
      \m_axis_tkeep[12]\ => \m_axis_tkeep[12]\,
      \m_axis_tkeep[13]\ => \m_axis_tkeep[13]\,
      \m_axis_tkeep[14]\ => \m_axis_tkeep[14]\,
      \m_axis_tkeep[15]\ => \m_axis_tkeep[15]\,
      \m_axis_tkeep[16]\ => \m_axis_tkeep[16]\,
      \m_axis_tkeep[17]\ => \m_axis_tkeep[17]\,
      \m_axis_tkeep[18]\ => \m_axis_tkeep[18]\,
      \m_axis_tkeep[19]\ => \m_axis_tkeep[19]\,
      \m_axis_tkeep[1]\ => \m_axis_tkeep[1]\,
      \m_axis_tkeep[20]\ => \m_axis_tkeep[20]\,
      \m_axis_tkeep[21]\ => \m_axis_tkeep[21]\,
      \m_axis_tkeep[22]\ => \m_axis_tkeep[22]\,
      \m_axis_tkeep[23]\ => \m_axis_tkeep[23]\,
      \m_axis_tkeep[24]\ => \m_axis_tkeep[24]\,
      \m_axis_tkeep[25]\ => \m_axis_tkeep[25]\,
      \m_axis_tkeep[26]\ => \m_axis_tkeep[26]\,
      \m_axis_tkeep[27]\ => \m_axis_tkeep[27]\,
      \m_axis_tkeep[2]\ => \m_axis_tkeep[2]\,
      \m_axis_tkeep[3]\ => \m_axis_tkeep[3]\,
      \m_axis_tkeep[4]\ => \m_axis_tkeep[4]\,
      \m_axis_tkeep[5]\ => \m_axis_tkeep[5]\,
      \m_axis_tkeep[6]\ => \m_axis_tkeep[6]\,
      \m_axis_tkeep[7]\ => \m_axis_tkeep[7]\,
      \m_axis_tkeep[8]\ => \m_axis_tkeep[8]\,
      \m_axis_tkeep[9]\ => \m_axis_tkeep[9]\,
      \m_axis_tlast[0]\ => \m_axis_tlast[0]\,
      \m_axis_tlast[1]\ => \m_axis_tlast[1]\,
      \m_axis_tlast[2]\ => \m_axis_tlast[2]\,
      \m_axis_tlast[3]\ => \m_axis_tlast[3]\,
      \m_axis_tlast[4]\ => \m_axis_tlast[4]\,
      \m_axis_tlast[5]\ => \m_axis_tlast[5]\,
      \m_axis_tlast[6]\ => \m_axis_tlast[6]\,
      m_axis_tready(6 downto 0) => m_axis_tready(6 downto 0),
      \m_axis_tvalid[0]\ => \m_axis_tvalid[0]\,
      \m_axis_tvalid[1]\ => \m_axis_tvalid[1]\,
      \m_axis_tvalid[2]\ => \m_axis_tvalid[2]\,
      \m_axis_tvalid[3]\ => \m_axis_tvalid[3]\,
      \m_axis_tvalid[4]\ => \m_axis_tvalid[4]\,
      \m_axis_tvalid[5]\ => \m_axis_tvalid[5]\,
      \m_axis_tvalid[6]\ => \m_axis_tvalid[6]\,
      p_12_out(36 downto 0) => p_12_out(36 downto 0),
      p_7_out(36 downto 0) => p_7_out(36 downto 0),
      \s_axis_tready[6]\ => \s_axis_tready[6]\,
      s_axis_tvalid(0) => s_axis_tvalid(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \top_xbar_4_axis_switch_v1_1_8_static_router_config\ is
  port (
    src_send : out STD_LOGIC;
    ctrl_reg : out STD_LOGIC_VECTOR ( 69 downto 0 );
    src_in : out STD_LOGIC;
    out0 : out STD_LOGIC;
    s_axi_ctrl_aclk : in STD_LOGIC;
    \gen_reg[0].reg_data_reg[31]\ : in STD_LOGIC;
    \gen_reg[1].reg_data_reg[63]\ : in STD_LOGIC;
    \gen_reg[2].reg_data_reg[95]\ : in STD_LOGIC;
    \gen_reg[3].reg_data_reg[127]\ : in STD_LOGIC;
    \gen_reg[4].reg_data_reg[159]\ : in STD_LOGIC;
    \gen_reg[5].reg_data_reg[191]\ : in STD_LOGIC;
    \gen_reg[6].reg_data_reg[223]\ : in STD_LOGIC;
    s_axi_ctrl_areset : in STD_LOGIC;
    src_rcv : in STD_LOGIC;
    D : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \gen_reg[1].reg_data_reg[35]\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \gen_reg[2].reg_data_reg[67]\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \gen_reg[3].reg_data_reg[99]\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \gen_reg[4].reg_data_reg[131]\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \gen_reg[5].reg_data_reg[163]\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \gen_reg[6].reg_data_reg[195]\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \gen_reg[0].reg_data_reg[1]\ : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
end \top_xbar_4_axis_switch_v1_1_8_static_router_config\;

architecture STRUCTURE of \top_xbar_4_axis_switch_v1_1_8_static_router_config\ is
  signal \FSM_onehot_state[0]_i_1_n_0\ : STD_LOGIC;
  signal \FSM_onehot_state[1]_i_1_n_0\ : STD_LOGIC;
  signal \FSM_onehot_state[2]_i_1_n_0\ : STD_LOGIC;
  signal \FSM_onehot_state[3]_i_1_n_0\ : STD_LOGIC;
  signal \FSM_onehot_state[4]_i_1_n_0\ : STD_LOGIC;
  signal \FSM_onehot_state_reg_n_0_[2]\ : STD_LOGIC;
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of \FSM_onehot_state_reg_n_0_[2]\ : signal is "yes";
  signal \FSM_onehot_state_reg_n_0_[3]\ : STD_LOGIC;
  attribute RTL_KEEP of \FSM_onehot_state_reg_n_0_[3]\ : signal is "yes";
  signal ctrl_soft_reset_r0 : STD_LOGIC;
  attribute RTL_KEEP of ctrl_soft_reset_r0 : signal is "yes";
  signal ctrl_soft_reset_r_i_1_n_0 : STD_LOGIC;
  signal done : STD_LOGIC;
  signal \gen_si_mux[0].si_mux_r_reg\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \gen_si_mux[1].si_mux_r_reg\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \gen_si_mux[2].si_mux_r_reg\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \gen_si_mux[3].si_mux_r_reg\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \gen_si_mux[4].si_mux_r_reg\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \gen_si_mux[5].si_mux_r_reg\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \gen_si_mux[6].si_mux_r_reg\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \inst_start_router_config_dp/_n_0\ : STD_LOGIC;
  signal inst_start_router_config_dp_n_75 : STD_LOGIC;
  signal mi_enable : STD_LOGIC_VECTOR ( 6 downto 0 );
  signal mi_mux : STD_LOGIC_VECTOR ( 27 downto 0 );
  signal selector : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal si_enable : STD_LOGIC_VECTOR ( 6 downto 0 );
  signal \^src_send\ : STD_LOGIC;
  signal start : STD_LOGIC;
  attribute RTL_KEEP of start : signal is "yes";
  attribute KEEP : string;
  attribute KEEP of \FSM_onehot_state_reg[0]\ : label is "yes";
  attribute KEEP of \FSM_onehot_state_reg[1]\ : label is "yes";
  attribute KEEP of \FSM_onehot_state_reg[2]\ : label is "yes";
  attribute KEEP of \FSM_onehot_state_reg[3]\ : label is "yes";
  attribute KEEP of \FSM_onehot_state_reg[4]\ : label is "yes";
begin
  src_send <= \^src_send\;
\FSM_onehot_state[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"44444447"
    )
        port map (
      I0 => \gen_reg[0].reg_data_reg[1]\(0),
      I1 => ctrl_soft_reset_r0,
      I2 => \FSM_onehot_state_reg_n_0_[2]\,
      I3 => start,
      I4 => \FSM_onehot_state_reg_n_0_[3]\,
      O => \FSM_onehot_state[0]_i_1_n_0\
    );
\FSM_onehot_state[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B888"
    )
        port map (
      I0 => \gen_reg[0].reg_data_reg[1]\(0),
      I1 => ctrl_soft_reset_r0,
      I2 => done,
      I3 => start,
      O => \FSM_onehot_state[1]_i_1_n_0\
    );
\FSM_onehot_state[2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"000E"
    )
        port map (
      I0 => \FSM_onehot_state_reg_n_0_[2]\,
      I1 => start,
      I2 => done,
      I3 => ctrl_soft_reset_r0,
      O => \FSM_onehot_state[2]_i_1_n_0\
    );
\FSM_onehot_state[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1111010000000100"
    )
        port map (
      I0 => start,
      I1 => ctrl_soft_reset_r0,
      I2 => src_rcv,
      I3 => \FSM_onehot_state_reg_n_0_[3]\,
      I4 => \FSM_onehot_state_reg_n_0_[2]\,
      I5 => done,
      O => \FSM_onehot_state[3]_i_1_n_0\
    );
\FSM_onehot_state[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000020"
    )
        port map (
      I0 => src_rcv,
      I1 => start,
      I2 => \FSM_onehot_state_reg_n_0_[3]\,
      I3 => \FSM_onehot_state_reg_n_0_[2]\,
      I4 => ctrl_soft_reset_r0,
      O => \FSM_onehot_state[4]_i_1_n_0\
    );
\FSM_onehot_state_reg[0]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => s_axi_ctrl_aclk,
      CE => '1',
      D => \FSM_onehot_state[0]_i_1_n_0\,
      Q => ctrl_soft_reset_r0,
      S => s_axi_ctrl_areset
    );
\FSM_onehot_state_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_ctrl_aclk,
      CE => '1',
      D => \FSM_onehot_state[1]_i_1_n_0\,
      Q => start,
      R => s_axi_ctrl_areset
    );
\FSM_onehot_state_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_ctrl_aclk,
      CE => '1',
      D => \FSM_onehot_state[2]_i_1_n_0\,
      Q => \FSM_onehot_state_reg_n_0_[2]\,
      R => s_axi_ctrl_areset
    );
\FSM_onehot_state_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_ctrl_aclk,
      CE => '1',
      D => \FSM_onehot_state[3]_i_1_n_0\,
      Q => \FSM_onehot_state_reg_n_0_[3]\,
      R => s_axi_ctrl_areset
    );
\FSM_onehot_state_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_ctrl_aclk,
      CE => '1',
      D => \FSM_onehot_state[4]_i_1_n_0\,
      Q => out0,
      R => s_axi_ctrl_areset
    );
\ctrl_reg_r_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_ctrl_aclk,
      CE => '1',
      D => mi_mux(0),
      Q => ctrl_reg(0),
      R => '0'
    );
\ctrl_reg_r_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_ctrl_aclk,
      CE => '1',
      D => mi_mux(10),
      Q => ctrl_reg(10),
      R => '0'
    );
\ctrl_reg_r_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_ctrl_aclk,
      CE => '1',
      D => mi_mux(11),
      Q => ctrl_reg(11),
      R => '0'
    );
\ctrl_reg_r_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_ctrl_aclk,
      CE => '1',
      D => mi_mux(12),
      Q => ctrl_reg(12),
      R => '0'
    );
\ctrl_reg_r_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_ctrl_aclk,
      CE => '1',
      D => mi_mux(13),
      Q => ctrl_reg(13),
      R => '0'
    );
\ctrl_reg_r_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_ctrl_aclk,
      CE => '1',
      D => mi_mux(14),
      Q => ctrl_reg(14),
      R => '0'
    );
\ctrl_reg_r_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_ctrl_aclk,
      CE => '1',
      D => mi_mux(15),
      Q => ctrl_reg(15),
      R => '0'
    );
\ctrl_reg_r_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_ctrl_aclk,
      CE => '1',
      D => mi_mux(16),
      Q => ctrl_reg(16),
      R => '0'
    );
\ctrl_reg_r_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_ctrl_aclk,
      CE => '1',
      D => mi_mux(17),
      Q => ctrl_reg(17),
      R => '0'
    );
\ctrl_reg_r_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_ctrl_aclk,
      CE => '1',
      D => mi_mux(18),
      Q => ctrl_reg(18),
      R => '0'
    );
\ctrl_reg_r_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_ctrl_aclk,
      CE => '1',
      D => mi_mux(19),
      Q => ctrl_reg(19),
      R => '0'
    );
\ctrl_reg_r_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_ctrl_aclk,
      CE => '1',
      D => mi_mux(1),
      Q => ctrl_reg(1),
      R => '0'
    );
\ctrl_reg_r_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_ctrl_aclk,
      CE => '1',
      D => mi_mux(20),
      Q => ctrl_reg(20),
      R => '0'
    );
\ctrl_reg_r_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_ctrl_aclk,
      CE => '1',
      D => mi_mux(21),
      Q => ctrl_reg(21),
      R => '0'
    );
\ctrl_reg_r_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_ctrl_aclk,
      CE => '1',
      D => mi_mux(22),
      Q => ctrl_reg(22),
      R => '0'
    );
\ctrl_reg_r_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_ctrl_aclk,
      CE => '1',
      D => mi_mux(23),
      Q => ctrl_reg(23),
      R => '0'
    );
\ctrl_reg_r_reg[24]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_ctrl_aclk,
      CE => '1',
      D => mi_mux(24),
      Q => ctrl_reg(24),
      R => '0'
    );
\ctrl_reg_r_reg[25]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_ctrl_aclk,
      CE => '1',
      D => mi_mux(25),
      Q => ctrl_reg(25),
      R => '0'
    );
\ctrl_reg_r_reg[26]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_ctrl_aclk,
      CE => '1',
      D => mi_mux(26),
      Q => ctrl_reg(26),
      R => '0'
    );
\ctrl_reg_r_reg[27]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_ctrl_aclk,
      CE => '1',
      D => mi_mux(27),
      Q => ctrl_reg(27),
      R => '0'
    );
\ctrl_reg_r_reg[28]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_ctrl_aclk,
      CE => '1',
      D => mi_enable(0),
      Q => ctrl_reg(28),
      R => '0'
    );
\ctrl_reg_r_reg[29]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_ctrl_aclk,
      CE => '1',
      D => mi_enable(1),
      Q => ctrl_reg(29),
      R => '0'
    );
\ctrl_reg_r_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_ctrl_aclk,
      CE => '1',
      D => mi_mux(2),
      Q => ctrl_reg(2),
      R => '0'
    );
\ctrl_reg_r_reg[30]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_ctrl_aclk,
      CE => '1',
      D => mi_enable(2),
      Q => ctrl_reg(30),
      R => '0'
    );
\ctrl_reg_r_reg[31]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_ctrl_aclk,
      CE => '1',
      D => mi_enable(3),
      Q => ctrl_reg(31),
      R => '0'
    );
\ctrl_reg_r_reg[32]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_ctrl_aclk,
      CE => '1',
      D => mi_enable(4),
      Q => ctrl_reg(32),
      R => '0'
    );
\ctrl_reg_r_reg[33]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_ctrl_aclk,
      CE => '1',
      D => mi_enable(5),
      Q => ctrl_reg(33),
      R => '0'
    );
\ctrl_reg_r_reg[34]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_ctrl_aclk,
      CE => '1',
      D => mi_enable(6),
      Q => ctrl_reg(34),
      R => '0'
    );
\ctrl_reg_r_reg[35]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_ctrl_aclk,
      CE => '1',
      D => \gen_si_mux[0].si_mux_r_reg\(0),
      Q => ctrl_reg(35),
      R => '0'
    );
\ctrl_reg_r_reg[36]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_ctrl_aclk,
      CE => '1',
      D => \gen_si_mux[0].si_mux_r_reg\(1),
      Q => ctrl_reg(36),
      R => '0'
    );
\ctrl_reg_r_reg[37]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_ctrl_aclk,
      CE => '1',
      D => \gen_si_mux[0].si_mux_r_reg\(2),
      Q => ctrl_reg(37),
      R => '0'
    );
\ctrl_reg_r_reg[38]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_ctrl_aclk,
      CE => '1',
      D => \gen_si_mux[0].si_mux_r_reg\(3),
      Q => ctrl_reg(38),
      R => '0'
    );
\ctrl_reg_r_reg[39]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_ctrl_aclk,
      CE => '1',
      D => \gen_si_mux[1].si_mux_r_reg\(0),
      Q => ctrl_reg(39),
      R => '0'
    );
\ctrl_reg_r_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_ctrl_aclk,
      CE => '1',
      D => mi_mux(3),
      Q => ctrl_reg(3),
      R => '0'
    );
\ctrl_reg_r_reg[40]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_ctrl_aclk,
      CE => '1',
      D => \gen_si_mux[1].si_mux_r_reg\(1),
      Q => ctrl_reg(40),
      R => '0'
    );
\ctrl_reg_r_reg[41]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_ctrl_aclk,
      CE => '1',
      D => \gen_si_mux[1].si_mux_r_reg\(2),
      Q => ctrl_reg(41),
      R => '0'
    );
\ctrl_reg_r_reg[42]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_ctrl_aclk,
      CE => '1',
      D => \gen_si_mux[1].si_mux_r_reg\(3),
      Q => ctrl_reg(42),
      R => '0'
    );
\ctrl_reg_r_reg[43]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_ctrl_aclk,
      CE => '1',
      D => \gen_si_mux[2].si_mux_r_reg\(0),
      Q => ctrl_reg(43),
      R => '0'
    );
\ctrl_reg_r_reg[44]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_ctrl_aclk,
      CE => '1',
      D => \gen_si_mux[2].si_mux_r_reg\(1),
      Q => ctrl_reg(44),
      R => '0'
    );
\ctrl_reg_r_reg[45]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_ctrl_aclk,
      CE => '1',
      D => \gen_si_mux[2].si_mux_r_reg\(2),
      Q => ctrl_reg(45),
      R => '0'
    );
\ctrl_reg_r_reg[46]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_ctrl_aclk,
      CE => '1',
      D => \gen_si_mux[2].si_mux_r_reg\(3),
      Q => ctrl_reg(46),
      R => '0'
    );
\ctrl_reg_r_reg[47]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_ctrl_aclk,
      CE => '1',
      D => \gen_si_mux[3].si_mux_r_reg\(0),
      Q => ctrl_reg(47),
      R => '0'
    );
\ctrl_reg_r_reg[48]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_ctrl_aclk,
      CE => '1',
      D => \gen_si_mux[3].si_mux_r_reg\(1),
      Q => ctrl_reg(48),
      R => '0'
    );
\ctrl_reg_r_reg[49]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_ctrl_aclk,
      CE => '1',
      D => \gen_si_mux[3].si_mux_r_reg\(2),
      Q => ctrl_reg(49),
      R => '0'
    );
\ctrl_reg_r_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_ctrl_aclk,
      CE => '1',
      D => mi_mux(4),
      Q => ctrl_reg(4),
      R => '0'
    );
\ctrl_reg_r_reg[50]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_ctrl_aclk,
      CE => '1',
      D => \gen_si_mux[3].si_mux_r_reg\(3),
      Q => ctrl_reg(50),
      R => '0'
    );
\ctrl_reg_r_reg[51]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_ctrl_aclk,
      CE => '1',
      D => \gen_si_mux[4].si_mux_r_reg\(0),
      Q => ctrl_reg(51),
      R => '0'
    );
\ctrl_reg_r_reg[52]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_ctrl_aclk,
      CE => '1',
      D => \gen_si_mux[4].si_mux_r_reg\(1),
      Q => ctrl_reg(52),
      R => '0'
    );
\ctrl_reg_r_reg[53]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_ctrl_aclk,
      CE => '1',
      D => \gen_si_mux[4].si_mux_r_reg\(2),
      Q => ctrl_reg(53),
      R => '0'
    );
\ctrl_reg_r_reg[54]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_ctrl_aclk,
      CE => '1',
      D => \gen_si_mux[4].si_mux_r_reg\(3),
      Q => ctrl_reg(54),
      R => '0'
    );
\ctrl_reg_r_reg[55]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_ctrl_aclk,
      CE => '1',
      D => \gen_si_mux[5].si_mux_r_reg\(0),
      Q => ctrl_reg(55),
      R => '0'
    );
\ctrl_reg_r_reg[56]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_ctrl_aclk,
      CE => '1',
      D => \gen_si_mux[5].si_mux_r_reg\(1),
      Q => ctrl_reg(56),
      R => '0'
    );
\ctrl_reg_r_reg[57]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_ctrl_aclk,
      CE => '1',
      D => \gen_si_mux[5].si_mux_r_reg\(2),
      Q => ctrl_reg(57),
      R => '0'
    );
\ctrl_reg_r_reg[58]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_ctrl_aclk,
      CE => '1',
      D => \gen_si_mux[5].si_mux_r_reg\(3),
      Q => ctrl_reg(58),
      R => '0'
    );
\ctrl_reg_r_reg[59]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_ctrl_aclk,
      CE => '1',
      D => \gen_si_mux[6].si_mux_r_reg\(0),
      Q => ctrl_reg(59),
      R => '0'
    );
\ctrl_reg_r_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_ctrl_aclk,
      CE => '1',
      D => mi_mux(5),
      Q => ctrl_reg(5),
      R => '0'
    );
\ctrl_reg_r_reg[60]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_ctrl_aclk,
      CE => '1',
      D => \gen_si_mux[6].si_mux_r_reg\(1),
      Q => ctrl_reg(60),
      R => '0'
    );
\ctrl_reg_r_reg[61]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_ctrl_aclk,
      CE => '1',
      D => \gen_si_mux[6].si_mux_r_reg\(2),
      Q => ctrl_reg(61),
      R => '0'
    );
\ctrl_reg_r_reg[62]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_ctrl_aclk,
      CE => '1',
      D => \gen_si_mux[6].si_mux_r_reg\(3),
      Q => ctrl_reg(62),
      R => '0'
    );
\ctrl_reg_r_reg[63]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_ctrl_aclk,
      CE => '1',
      D => si_enable(0),
      Q => ctrl_reg(63),
      R => '0'
    );
\ctrl_reg_r_reg[64]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_ctrl_aclk,
      CE => '1',
      D => si_enable(1),
      Q => ctrl_reg(64),
      R => '0'
    );
\ctrl_reg_r_reg[65]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_ctrl_aclk,
      CE => '1',
      D => si_enable(2),
      Q => ctrl_reg(65),
      R => '0'
    );
\ctrl_reg_r_reg[66]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_ctrl_aclk,
      CE => '1',
      D => si_enable(3),
      Q => ctrl_reg(66),
      R => '0'
    );
\ctrl_reg_r_reg[67]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_ctrl_aclk,
      CE => '1',
      D => si_enable(4),
      Q => ctrl_reg(67),
      R => '0'
    );
\ctrl_reg_r_reg[68]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_ctrl_aclk,
      CE => '1',
      D => si_enable(5),
      Q => ctrl_reg(68),
      R => '0'
    );
\ctrl_reg_r_reg[69]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_ctrl_aclk,
      CE => '1',
      D => si_enable(6),
      Q => ctrl_reg(69),
      R => '0'
    );
\ctrl_reg_r_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_ctrl_aclk,
      CE => '1',
      D => mi_mux(6),
      Q => ctrl_reg(6),
      R => '0'
    );
\ctrl_reg_r_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_ctrl_aclk,
      CE => '1',
      D => mi_mux(7),
      Q => ctrl_reg(7),
      R => '0'
    );
\ctrl_reg_r_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_ctrl_aclk,
      CE => '1',
      D => mi_mux(8),
      Q => ctrl_reg(8),
      R => '0'
    );
\ctrl_reg_r_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_ctrl_aclk,
      CE => '1',
      D => mi_mux(9),
      Q => ctrl_reg(9),
      R => '0'
    );
ctrl_req_r_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_ctrl_aclk,
      CE => '1',
      D => inst_start_router_config_dp_n_75,
      Q => \^src_send\,
      R => s_axi_ctrl_areset
    );
ctrl_soft_reset_r_i_1: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => ctrl_soft_reset_r0,
      O => ctrl_soft_reset_r_i_1_n_0
    );
ctrl_soft_reset_r_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_ctrl_aclk,
      CE => '1',
      D => ctrl_soft_reset_r_i_1_n_0,
      Q => src_in,
      R => '0'
    );
inst_start_router_config_dp: entity work.\top_xbar_4_axis_switch_v1_1_8_static_router_config_dp\
     port map (
      D(62 downto 59) => \gen_si_mux[6].si_mux_r_reg\(3 downto 0),
      D(58 downto 55) => \gen_si_mux[5].si_mux_r_reg\(3 downto 0),
      D(54 downto 51) => \gen_si_mux[4].si_mux_r_reg\(3 downto 0),
      D(50 downto 47) => \gen_si_mux[3].si_mux_r_reg\(3 downto 0),
      D(46 downto 43) => \gen_si_mux[2].si_mux_r_reg\(3 downto 0),
      D(42 downto 39) => \gen_si_mux[1].si_mux_r_reg\(3 downto 0),
      D(38 downto 35) => \gen_si_mux[0].si_mux_r_reg\(3 downto 0),
      D(34 downto 28) => mi_enable(6 downto 0),
      D(27 downto 0) => mi_mux(27 downto 0),
      Q(3 downto 0) => selector(3 downto 0),
      ctrl_req_r_reg => inst_start_router_config_dp_n_75,
      done => done,
      \gen_reg[0].reg_data_reg[31]\ => \gen_reg[0].reg_data_reg[31]\,
      \gen_reg[0].reg_data_reg[3]\(3 downto 0) => D(3 downto 0),
      \gen_reg[1].reg_data_reg[35]\(3 downto 0) => \gen_reg[1].reg_data_reg[35]\(3 downto 0),
      \gen_reg[1].reg_data_reg[63]\ => \gen_reg[1].reg_data_reg[63]\,
      \gen_reg[2].reg_data_reg[67]\(3 downto 0) => \gen_reg[2].reg_data_reg[67]\(3 downto 0),
      \gen_reg[2].reg_data_reg[95]\ => \gen_reg[2].reg_data_reg[95]\,
      \gen_reg[3].reg_data_reg[127]\ => \gen_reg[3].reg_data_reg[127]\,
      \gen_reg[3].reg_data_reg[99]\(3 downto 0) => \gen_reg[3].reg_data_reg[99]\(3 downto 0),
      \gen_reg[4].reg_data_reg[131]\(3 downto 0) => \gen_reg[4].reg_data_reg[131]\(3 downto 0),
      \gen_reg[4].reg_data_reg[159]\ => \gen_reg[4].reg_data_reg[159]\,
      \gen_reg[5].reg_data_reg[163]\(3 downto 0) => \gen_reg[5].reg_data_reg[163]\(3 downto 0),
      \gen_reg[5].reg_data_reg[191]\ => \gen_reg[5].reg_data_reg[191]\,
      \gen_reg[6].reg_data_reg[195]\(3 downto 0) => \gen_reg[6].reg_data_reg[195]\(3 downto 0),
      \gen_reg[6].reg_data_reg[223]\ => \gen_reg[6].reg_data_reg[223]\,
      \out\(2) => \FSM_onehot_state_reg_n_0_[3]\,
      \out\(1) => \FSM_onehot_state_reg_n_0_[2]\,
      \out\(0) => start,
      s_axi_ctrl_aclk => s_axi_ctrl_aclk,
      \selector_reg[3]_0\ => \inst_start_router_config_dp/_n_0\,
      si_enable(6 downto 0) => si_enable(6 downto 0),
      src_rcv => src_rcv,
      src_send => \^src_send\
    );
\inst_start_router_config_dp/\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0001"
    )
        port map (
      I0 => selector(3),
      I1 => selector(2),
      I2 => selector(0),
      I3 => selector(1),
      O => \inst_start_router_config_dp/_n_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \top_xbar_4_xpm_cdc_handshake\ is
  port (
    src_clk : in STD_LOGIC;
    src_in : in STD_LOGIC_VECTOR ( 69 downto 0 );
    src_send : in STD_LOGIC;
    src_rcv : out STD_LOGIC;
    dest_clk : in STD_LOGIC;
    dest_out : out STD_LOGIC_VECTOR ( 69 downto 0 );
    dest_req : out STD_LOGIC;
    dest_ack : in STD_LOGIC
  );
  attribute DEST_EXT_HSK : integer;
  attribute DEST_EXT_HSK of \top_xbar_4_xpm_cdc_handshake\ : entity is 0;
  attribute DEST_SYNC_FF : integer;
  attribute DEST_SYNC_FF of \top_xbar_4_xpm_cdc_handshake\ : entity is 4;
  attribute KEEP_HIERARCHY : string;
  attribute KEEP_HIERARCHY of \top_xbar_4_xpm_cdc_handshake\ : entity is "true";
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of \top_xbar_4_xpm_cdc_handshake\ : entity is 0;
  attribute SRC_SYNC_FF : integer;
  attribute SRC_SYNC_FF of \top_xbar_4_xpm_cdc_handshake\ : entity is 4;
  attribute VERSION : integer;
  attribute VERSION of \top_xbar_4_xpm_cdc_handshake\ : entity is 0;
  attribute WIDTH : integer;
  attribute WIDTH of \top_xbar_4_xpm_cdc_handshake\ : entity is 70;
  attribute XPM_CDC : string;
  attribute XPM_CDC of \top_xbar_4_xpm_cdc_handshake\ : entity is "HANDSHAKE";
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of \top_xbar_4_xpm_cdc_handshake\ : entity is "TRUE";
end \top_xbar_4_xpm_cdc_handshake\;

architecture STRUCTURE of \top_xbar_4_xpm_cdc_handshake\ is
  signal dest_hsdata_en : STD_LOGIC;
  attribute DIRECT_ENABLE : boolean;
  attribute DIRECT_ENABLE of dest_hsdata_en : signal is std.standard.true;
  signal dest_hsdata_ff : STD_LOGIC_VECTOR ( 69 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of dest_hsdata_ff : signal is "true";
  attribute XPM_CDC of dest_hsdata_ff : signal is "HANDSHAKE";
  signal dest_req_ff : STD_LOGIC;
  signal dest_req_nxt : STD_LOGIC;
  signal p_0_in : STD_LOGIC;
  signal src_hsdata_ff : STD_LOGIC_VECTOR ( 69 downto 0 );
  signal src_sendd_ff : STD_LOGIC;
  attribute KEEP : string;
  attribute KEEP of \dest_hsdata_ff_reg[0]\ : label is "yes";
  attribute XPM_CDC of \dest_hsdata_ff_reg[0]\ : label is "HANDSHAKE";
  attribute KEEP of \dest_hsdata_ff_reg[10]\ : label is "yes";
  attribute XPM_CDC of \dest_hsdata_ff_reg[10]\ : label is "HANDSHAKE";
  attribute KEEP of \dest_hsdata_ff_reg[11]\ : label is "yes";
  attribute XPM_CDC of \dest_hsdata_ff_reg[11]\ : label is "HANDSHAKE";
  attribute KEEP of \dest_hsdata_ff_reg[12]\ : label is "yes";
  attribute XPM_CDC of \dest_hsdata_ff_reg[12]\ : label is "HANDSHAKE";
  attribute KEEP of \dest_hsdata_ff_reg[13]\ : label is "yes";
  attribute XPM_CDC of \dest_hsdata_ff_reg[13]\ : label is "HANDSHAKE";
  attribute KEEP of \dest_hsdata_ff_reg[14]\ : label is "yes";
  attribute XPM_CDC of \dest_hsdata_ff_reg[14]\ : label is "HANDSHAKE";
  attribute KEEP of \dest_hsdata_ff_reg[15]\ : label is "yes";
  attribute XPM_CDC of \dest_hsdata_ff_reg[15]\ : label is "HANDSHAKE";
  attribute KEEP of \dest_hsdata_ff_reg[16]\ : label is "yes";
  attribute XPM_CDC of \dest_hsdata_ff_reg[16]\ : label is "HANDSHAKE";
  attribute KEEP of \dest_hsdata_ff_reg[17]\ : label is "yes";
  attribute XPM_CDC of \dest_hsdata_ff_reg[17]\ : label is "HANDSHAKE";
  attribute KEEP of \dest_hsdata_ff_reg[18]\ : label is "yes";
  attribute XPM_CDC of \dest_hsdata_ff_reg[18]\ : label is "HANDSHAKE";
  attribute KEEP of \dest_hsdata_ff_reg[19]\ : label is "yes";
  attribute XPM_CDC of \dest_hsdata_ff_reg[19]\ : label is "HANDSHAKE";
  attribute KEEP of \dest_hsdata_ff_reg[1]\ : label is "yes";
  attribute XPM_CDC of \dest_hsdata_ff_reg[1]\ : label is "HANDSHAKE";
  attribute KEEP of \dest_hsdata_ff_reg[20]\ : label is "yes";
  attribute XPM_CDC of \dest_hsdata_ff_reg[20]\ : label is "HANDSHAKE";
  attribute KEEP of \dest_hsdata_ff_reg[21]\ : label is "yes";
  attribute XPM_CDC of \dest_hsdata_ff_reg[21]\ : label is "HANDSHAKE";
  attribute KEEP of \dest_hsdata_ff_reg[22]\ : label is "yes";
  attribute XPM_CDC of \dest_hsdata_ff_reg[22]\ : label is "HANDSHAKE";
  attribute KEEP of \dest_hsdata_ff_reg[23]\ : label is "yes";
  attribute XPM_CDC of \dest_hsdata_ff_reg[23]\ : label is "HANDSHAKE";
  attribute KEEP of \dest_hsdata_ff_reg[24]\ : label is "yes";
  attribute XPM_CDC of \dest_hsdata_ff_reg[24]\ : label is "HANDSHAKE";
  attribute KEEP of \dest_hsdata_ff_reg[25]\ : label is "yes";
  attribute XPM_CDC of \dest_hsdata_ff_reg[25]\ : label is "HANDSHAKE";
  attribute KEEP of \dest_hsdata_ff_reg[26]\ : label is "yes";
  attribute XPM_CDC of \dest_hsdata_ff_reg[26]\ : label is "HANDSHAKE";
  attribute KEEP of \dest_hsdata_ff_reg[27]\ : label is "yes";
  attribute XPM_CDC of \dest_hsdata_ff_reg[27]\ : label is "HANDSHAKE";
  attribute KEEP of \dest_hsdata_ff_reg[28]\ : label is "yes";
  attribute XPM_CDC of \dest_hsdata_ff_reg[28]\ : label is "HANDSHAKE";
  attribute KEEP of \dest_hsdata_ff_reg[29]\ : label is "yes";
  attribute XPM_CDC of \dest_hsdata_ff_reg[29]\ : label is "HANDSHAKE";
  attribute KEEP of \dest_hsdata_ff_reg[2]\ : label is "yes";
  attribute XPM_CDC of \dest_hsdata_ff_reg[2]\ : label is "HANDSHAKE";
  attribute KEEP of \dest_hsdata_ff_reg[30]\ : label is "yes";
  attribute XPM_CDC of \dest_hsdata_ff_reg[30]\ : label is "HANDSHAKE";
  attribute KEEP of \dest_hsdata_ff_reg[31]\ : label is "yes";
  attribute XPM_CDC of \dest_hsdata_ff_reg[31]\ : label is "HANDSHAKE";
  attribute KEEP of \dest_hsdata_ff_reg[32]\ : label is "yes";
  attribute XPM_CDC of \dest_hsdata_ff_reg[32]\ : label is "HANDSHAKE";
  attribute KEEP of \dest_hsdata_ff_reg[33]\ : label is "yes";
  attribute XPM_CDC of \dest_hsdata_ff_reg[33]\ : label is "HANDSHAKE";
  attribute KEEP of \dest_hsdata_ff_reg[34]\ : label is "yes";
  attribute XPM_CDC of \dest_hsdata_ff_reg[34]\ : label is "HANDSHAKE";
  attribute KEEP of \dest_hsdata_ff_reg[35]\ : label is "yes";
  attribute XPM_CDC of \dest_hsdata_ff_reg[35]\ : label is "HANDSHAKE";
  attribute KEEP of \dest_hsdata_ff_reg[36]\ : label is "yes";
  attribute XPM_CDC of \dest_hsdata_ff_reg[36]\ : label is "HANDSHAKE";
  attribute KEEP of \dest_hsdata_ff_reg[37]\ : label is "yes";
  attribute XPM_CDC of \dest_hsdata_ff_reg[37]\ : label is "HANDSHAKE";
  attribute KEEP of \dest_hsdata_ff_reg[38]\ : label is "yes";
  attribute XPM_CDC of \dest_hsdata_ff_reg[38]\ : label is "HANDSHAKE";
  attribute KEEP of \dest_hsdata_ff_reg[39]\ : label is "yes";
  attribute XPM_CDC of \dest_hsdata_ff_reg[39]\ : label is "HANDSHAKE";
  attribute KEEP of \dest_hsdata_ff_reg[3]\ : label is "yes";
  attribute XPM_CDC of \dest_hsdata_ff_reg[3]\ : label is "HANDSHAKE";
  attribute KEEP of \dest_hsdata_ff_reg[40]\ : label is "yes";
  attribute XPM_CDC of \dest_hsdata_ff_reg[40]\ : label is "HANDSHAKE";
  attribute KEEP of \dest_hsdata_ff_reg[41]\ : label is "yes";
  attribute XPM_CDC of \dest_hsdata_ff_reg[41]\ : label is "HANDSHAKE";
  attribute KEEP of \dest_hsdata_ff_reg[42]\ : label is "yes";
  attribute XPM_CDC of \dest_hsdata_ff_reg[42]\ : label is "HANDSHAKE";
  attribute KEEP of \dest_hsdata_ff_reg[43]\ : label is "yes";
  attribute XPM_CDC of \dest_hsdata_ff_reg[43]\ : label is "HANDSHAKE";
  attribute KEEP of \dest_hsdata_ff_reg[44]\ : label is "yes";
  attribute XPM_CDC of \dest_hsdata_ff_reg[44]\ : label is "HANDSHAKE";
  attribute KEEP of \dest_hsdata_ff_reg[45]\ : label is "yes";
  attribute XPM_CDC of \dest_hsdata_ff_reg[45]\ : label is "HANDSHAKE";
  attribute KEEP of \dest_hsdata_ff_reg[46]\ : label is "yes";
  attribute XPM_CDC of \dest_hsdata_ff_reg[46]\ : label is "HANDSHAKE";
  attribute KEEP of \dest_hsdata_ff_reg[47]\ : label is "yes";
  attribute XPM_CDC of \dest_hsdata_ff_reg[47]\ : label is "HANDSHAKE";
  attribute KEEP of \dest_hsdata_ff_reg[48]\ : label is "yes";
  attribute XPM_CDC of \dest_hsdata_ff_reg[48]\ : label is "HANDSHAKE";
  attribute KEEP of \dest_hsdata_ff_reg[49]\ : label is "yes";
  attribute XPM_CDC of \dest_hsdata_ff_reg[49]\ : label is "HANDSHAKE";
  attribute KEEP of \dest_hsdata_ff_reg[4]\ : label is "yes";
  attribute XPM_CDC of \dest_hsdata_ff_reg[4]\ : label is "HANDSHAKE";
  attribute KEEP of \dest_hsdata_ff_reg[50]\ : label is "yes";
  attribute XPM_CDC of \dest_hsdata_ff_reg[50]\ : label is "HANDSHAKE";
  attribute KEEP of \dest_hsdata_ff_reg[51]\ : label is "yes";
  attribute XPM_CDC of \dest_hsdata_ff_reg[51]\ : label is "HANDSHAKE";
  attribute KEEP of \dest_hsdata_ff_reg[52]\ : label is "yes";
  attribute XPM_CDC of \dest_hsdata_ff_reg[52]\ : label is "HANDSHAKE";
  attribute KEEP of \dest_hsdata_ff_reg[53]\ : label is "yes";
  attribute XPM_CDC of \dest_hsdata_ff_reg[53]\ : label is "HANDSHAKE";
  attribute KEEP of \dest_hsdata_ff_reg[54]\ : label is "yes";
  attribute XPM_CDC of \dest_hsdata_ff_reg[54]\ : label is "HANDSHAKE";
  attribute KEEP of \dest_hsdata_ff_reg[55]\ : label is "yes";
  attribute XPM_CDC of \dest_hsdata_ff_reg[55]\ : label is "HANDSHAKE";
  attribute KEEP of \dest_hsdata_ff_reg[56]\ : label is "yes";
  attribute XPM_CDC of \dest_hsdata_ff_reg[56]\ : label is "HANDSHAKE";
  attribute KEEP of \dest_hsdata_ff_reg[57]\ : label is "yes";
  attribute XPM_CDC of \dest_hsdata_ff_reg[57]\ : label is "HANDSHAKE";
  attribute KEEP of \dest_hsdata_ff_reg[58]\ : label is "yes";
  attribute XPM_CDC of \dest_hsdata_ff_reg[58]\ : label is "HANDSHAKE";
  attribute KEEP of \dest_hsdata_ff_reg[59]\ : label is "yes";
  attribute XPM_CDC of \dest_hsdata_ff_reg[59]\ : label is "HANDSHAKE";
  attribute KEEP of \dest_hsdata_ff_reg[5]\ : label is "yes";
  attribute XPM_CDC of \dest_hsdata_ff_reg[5]\ : label is "HANDSHAKE";
  attribute KEEP of \dest_hsdata_ff_reg[60]\ : label is "yes";
  attribute XPM_CDC of \dest_hsdata_ff_reg[60]\ : label is "HANDSHAKE";
  attribute KEEP of \dest_hsdata_ff_reg[61]\ : label is "yes";
  attribute XPM_CDC of \dest_hsdata_ff_reg[61]\ : label is "HANDSHAKE";
  attribute KEEP of \dest_hsdata_ff_reg[62]\ : label is "yes";
  attribute XPM_CDC of \dest_hsdata_ff_reg[62]\ : label is "HANDSHAKE";
  attribute KEEP of \dest_hsdata_ff_reg[63]\ : label is "yes";
  attribute XPM_CDC of \dest_hsdata_ff_reg[63]\ : label is "HANDSHAKE";
  attribute KEEP of \dest_hsdata_ff_reg[64]\ : label is "yes";
  attribute XPM_CDC of \dest_hsdata_ff_reg[64]\ : label is "HANDSHAKE";
  attribute KEEP of \dest_hsdata_ff_reg[65]\ : label is "yes";
  attribute XPM_CDC of \dest_hsdata_ff_reg[65]\ : label is "HANDSHAKE";
  attribute KEEP of \dest_hsdata_ff_reg[66]\ : label is "yes";
  attribute XPM_CDC of \dest_hsdata_ff_reg[66]\ : label is "HANDSHAKE";
  attribute KEEP of \dest_hsdata_ff_reg[67]\ : label is "yes";
  attribute XPM_CDC of \dest_hsdata_ff_reg[67]\ : label is "HANDSHAKE";
  attribute KEEP of \dest_hsdata_ff_reg[68]\ : label is "yes";
  attribute XPM_CDC of \dest_hsdata_ff_reg[68]\ : label is "HANDSHAKE";
  attribute KEEP of \dest_hsdata_ff_reg[69]\ : label is "yes";
  attribute XPM_CDC of \dest_hsdata_ff_reg[69]\ : label is "HANDSHAKE";
  attribute KEEP of \dest_hsdata_ff_reg[6]\ : label is "yes";
  attribute XPM_CDC of \dest_hsdata_ff_reg[6]\ : label is "HANDSHAKE";
  attribute KEEP of \dest_hsdata_ff_reg[7]\ : label is "yes";
  attribute XPM_CDC of \dest_hsdata_ff_reg[7]\ : label is "HANDSHAKE";
  attribute KEEP of \dest_hsdata_ff_reg[8]\ : label is "yes";
  attribute XPM_CDC of \dest_hsdata_ff_reg[8]\ : label is "HANDSHAKE";
  attribute KEEP of \dest_hsdata_ff_reg[9]\ : label is "yes";
  attribute XPM_CDC of \dest_hsdata_ff_reg[9]\ : label is "HANDSHAKE";
  attribute DEST_SYNC_FF of xpm_cdc_single_dest2src_inst : label is 4;
  attribute KEEP_HIERARCHY of xpm_cdc_single_dest2src_inst : label is "true";
  attribute SIM_ASSERT_CHK of xpm_cdc_single_dest2src_inst : label is 0;
  attribute SRC_INPUT_REG : integer;
  attribute SRC_INPUT_REG of xpm_cdc_single_dest2src_inst : label is 0;
  attribute VERSION of xpm_cdc_single_dest2src_inst : label is 0;
  attribute XPM_CDC of xpm_cdc_single_dest2src_inst : label is "SINGLE";
  attribute XPM_MODULE of xpm_cdc_single_dest2src_inst : label is "TRUE";
  attribute DEST_SYNC_FF of xpm_cdc_single_src2dest_inst : label is 4;
  attribute KEEP_HIERARCHY of xpm_cdc_single_src2dest_inst : label is "true";
  attribute SIM_ASSERT_CHK of xpm_cdc_single_src2dest_inst : label is 0;
  attribute SRC_INPUT_REG of xpm_cdc_single_src2dest_inst : label is 0;
  attribute VERSION of xpm_cdc_single_src2dest_inst : label is 0;
  attribute XPM_CDC of xpm_cdc_single_src2dest_inst : label is "SINGLE";
  attribute XPM_MODULE of xpm_cdc_single_src2dest_inst : label is "TRUE";
begin
  dest_out(69 downto 0) <= dest_hsdata_ff(69 downto 0);
\dest_hsdata_ff_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => dest_hsdata_en,
      D => src_hsdata_ff(0),
      Q => dest_hsdata_ff(0),
      R => '0'
    );
\dest_hsdata_ff_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => dest_hsdata_en,
      D => src_hsdata_ff(10),
      Q => dest_hsdata_ff(10),
      R => '0'
    );
\dest_hsdata_ff_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => dest_hsdata_en,
      D => src_hsdata_ff(11),
      Q => dest_hsdata_ff(11),
      R => '0'
    );
\dest_hsdata_ff_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => dest_hsdata_en,
      D => src_hsdata_ff(12),
      Q => dest_hsdata_ff(12),
      R => '0'
    );
\dest_hsdata_ff_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => dest_hsdata_en,
      D => src_hsdata_ff(13),
      Q => dest_hsdata_ff(13),
      R => '0'
    );
\dest_hsdata_ff_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => dest_hsdata_en,
      D => src_hsdata_ff(14),
      Q => dest_hsdata_ff(14),
      R => '0'
    );
\dest_hsdata_ff_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => dest_hsdata_en,
      D => src_hsdata_ff(15),
      Q => dest_hsdata_ff(15),
      R => '0'
    );
\dest_hsdata_ff_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => dest_hsdata_en,
      D => src_hsdata_ff(16),
      Q => dest_hsdata_ff(16),
      R => '0'
    );
\dest_hsdata_ff_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => dest_hsdata_en,
      D => src_hsdata_ff(17),
      Q => dest_hsdata_ff(17),
      R => '0'
    );
\dest_hsdata_ff_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => dest_hsdata_en,
      D => src_hsdata_ff(18),
      Q => dest_hsdata_ff(18),
      R => '0'
    );
\dest_hsdata_ff_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => dest_hsdata_en,
      D => src_hsdata_ff(19),
      Q => dest_hsdata_ff(19),
      R => '0'
    );
\dest_hsdata_ff_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => dest_hsdata_en,
      D => src_hsdata_ff(1),
      Q => dest_hsdata_ff(1),
      R => '0'
    );
\dest_hsdata_ff_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => dest_hsdata_en,
      D => src_hsdata_ff(20),
      Q => dest_hsdata_ff(20),
      R => '0'
    );
\dest_hsdata_ff_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => dest_hsdata_en,
      D => src_hsdata_ff(21),
      Q => dest_hsdata_ff(21),
      R => '0'
    );
\dest_hsdata_ff_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => dest_hsdata_en,
      D => src_hsdata_ff(22),
      Q => dest_hsdata_ff(22),
      R => '0'
    );
\dest_hsdata_ff_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => dest_hsdata_en,
      D => src_hsdata_ff(23),
      Q => dest_hsdata_ff(23),
      R => '0'
    );
\dest_hsdata_ff_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => dest_hsdata_en,
      D => src_hsdata_ff(24),
      Q => dest_hsdata_ff(24),
      R => '0'
    );
\dest_hsdata_ff_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => dest_hsdata_en,
      D => src_hsdata_ff(25),
      Q => dest_hsdata_ff(25),
      R => '0'
    );
\dest_hsdata_ff_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => dest_hsdata_en,
      D => src_hsdata_ff(26),
      Q => dest_hsdata_ff(26),
      R => '0'
    );
\dest_hsdata_ff_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => dest_hsdata_en,
      D => src_hsdata_ff(27),
      Q => dest_hsdata_ff(27),
      R => '0'
    );
\dest_hsdata_ff_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => dest_hsdata_en,
      D => src_hsdata_ff(28),
      Q => dest_hsdata_ff(28),
      R => '0'
    );
\dest_hsdata_ff_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => dest_hsdata_en,
      D => src_hsdata_ff(29),
      Q => dest_hsdata_ff(29),
      R => '0'
    );
\dest_hsdata_ff_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => dest_hsdata_en,
      D => src_hsdata_ff(2),
      Q => dest_hsdata_ff(2),
      R => '0'
    );
\dest_hsdata_ff_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => dest_hsdata_en,
      D => src_hsdata_ff(30),
      Q => dest_hsdata_ff(30),
      R => '0'
    );
\dest_hsdata_ff_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => dest_hsdata_en,
      D => src_hsdata_ff(31),
      Q => dest_hsdata_ff(31),
      R => '0'
    );
\dest_hsdata_ff_reg[32]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => dest_hsdata_en,
      D => src_hsdata_ff(32),
      Q => dest_hsdata_ff(32),
      R => '0'
    );
\dest_hsdata_ff_reg[33]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => dest_hsdata_en,
      D => src_hsdata_ff(33),
      Q => dest_hsdata_ff(33),
      R => '0'
    );
\dest_hsdata_ff_reg[34]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => dest_hsdata_en,
      D => src_hsdata_ff(34),
      Q => dest_hsdata_ff(34),
      R => '0'
    );
\dest_hsdata_ff_reg[35]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => dest_hsdata_en,
      D => src_hsdata_ff(35),
      Q => dest_hsdata_ff(35),
      R => '0'
    );
\dest_hsdata_ff_reg[36]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => dest_hsdata_en,
      D => src_hsdata_ff(36),
      Q => dest_hsdata_ff(36),
      R => '0'
    );
\dest_hsdata_ff_reg[37]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => dest_hsdata_en,
      D => src_hsdata_ff(37),
      Q => dest_hsdata_ff(37),
      R => '0'
    );
\dest_hsdata_ff_reg[38]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => dest_hsdata_en,
      D => src_hsdata_ff(38),
      Q => dest_hsdata_ff(38),
      R => '0'
    );
\dest_hsdata_ff_reg[39]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => dest_hsdata_en,
      D => src_hsdata_ff(39),
      Q => dest_hsdata_ff(39),
      R => '0'
    );
\dest_hsdata_ff_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => dest_hsdata_en,
      D => src_hsdata_ff(3),
      Q => dest_hsdata_ff(3),
      R => '0'
    );
\dest_hsdata_ff_reg[40]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => dest_hsdata_en,
      D => src_hsdata_ff(40),
      Q => dest_hsdata_ff(40),
      R => '0'
    );
\dest_hsdata_ff_reg[41]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => dest_hsdata_en,
      D => src_hsdata_ff(41),
      Q => dest_hsdata_ff(41),
      R => '0'
    );
\dest_hsdata_ff_reg[42]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => dest_hsdata_en,
      D => src_hsdata_ff(42),
      Q => dest_hsdata_ff(42),
      R => '0'
    );
\dest_hsdata_ff_reg[43]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => dest_hsdata_en,
      D => src_hsdata_ff(43),
      Q => dest_hsdata_ff(43),
      R => '0'
    );
\dest_hsdata_ff_reg[44]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => dest_hsdata_en,
      D => src_hsdata_ff(44),
      Q => dest_hsdata_ff(44),
      R => '0'
    );
\dest_hsdata_ff_reg[45]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => dest_hsdata_en,
      D => src_hsdata_ff(45),
      Q => dest_hsdata_ff(45),
      R => '0'
    );
\dest_hsdata_ff_reg[46]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => dest_hsdata_en,
      D => src_hsdata_ff(46),
      Q => dest_hsdata_ff(46),
      R => '0'
    );
\dest_hsdata_ff_reg[47]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => dest_hsdata_en,
      D => src_hsdata_ff(47),
      Q => dest_hsdata_ff(47),
      R => '0'
    );
\dest_hsdata_ff_reg[48]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => dest_hsdata_en,
      D => src_hsdata_ff(48),
      Q => dest_hsdata_ff(48),
      R => '0'
    );
\dest_hsdata_ff_reg[49]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => dest_hsdata_en,
      D => src_hsdata_ff(49),
      Q => dest_hsdata_ff(49),
      R => '0'
    );
\dest_hsdata_ff_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => dest_hsdata_en,
      D => src_hsdata_ff(4),
      Q => dest_hsdata_ff(4),
      R => '0'
    );
\dest_hsdata_ff_reg[50]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => dest_hsdata_en,
      D => src_hsdata_ff(50),
      Q => dest_hsdata_ff(50),
      R => '0'
    );
\dest_hsdata_ff_reg[51]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => dest_hsdata_en,
      D => src_hsdata_ff(51),
      Q => dest_hsdata_ff(51),
      R => '0'
    );
\dest_hsdata_ff_reg[52]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => dest_hsdata_en,
      D => src_hsdata_ff(52),
      Q => dest_hsdata_ff(52),
      R => '0'
    );
\dest_hsdata_ff_reg[53]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => dest_hsdata_en,
      D => src_hsdata_ff(53),
      Q => dest_hsdata_ff(53),
      R => '0'
    );
\dest_hsdata_ff_reg[54]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => dest_hsdata_en,
      D => src_hsdata_ff(54),
      Q => dest_hsdata_ff(54),
      R => '0'
    );
\dest_hsdata_ff_reg[55]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => dest_hsdata_en,
      D => src_hsdata_ff(55),
      Q => dest_hsdata_ff(55),
      R => '0'
    );
\dest_hsdata_ff_reg[56]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => dest_hsdata_en,
      D => src_hsdata_ff(56),
      Q => dest_hsdata_ff(56),
      R => '0'
    );
\dest_hsdata_ff_reg[57]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => dest_hsdata_en,
      D => src_hsdata_ff(57),
      Q => dest_hsdata_ff(57),
      R => '0'
    );
\dest_hsdata_ff_reg[58]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => dest_hsdata_en,
      D => src_hsdata_ff(58),
      Q => dest_hsdata_ff(58),
      R => '0'
    );
\dest_hsdata_ff_reg[59]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => dest_hsdata_en,
      D => src_hsdata_ff(59),
      Q => dest_hsdata_ff(59),
      R => '0'
    );
\dest_hsdata_ff_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => dest_hsdata_en,
      D => src_hsdata_ff(5),
      Q => dest_hsdata_ff(5),
      R => '0'
    );
\dest_hsdata_ff_reg[60]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => dest_hsdata_en,
      D => src_hsdata_ff(60),
      Q => dest_hsdata_ff(60),
      R => '0'
    );
\dest_hsdata_ff_reg[61]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => dest_hsdata_en,
      D => src_hsdata_ff(61),
      Q => dest_hsdata_ff(61),
      R => '0'
    );
\dest_hsdata_ff_reg[62]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => dest_hsdata_en,
      D => src_hsdata_ff(62),
      Q => dest_hsdata_ff(62),
      R => '0'
    );
\dest_hsdata_ff_reg[63]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => dest_hsdata_en,
      D => src_hsdata_ff(63),
      Q => dest_hsdata_ff(63),
      R => '0'
    );
\dest_hsdata_ff_reg[64]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => dest_hsdata_en,
      D => src_hsdata_ff(64),
      Q => dest_hsdata_ff(64),
      R => '0'
    );
\dest_hsdata_ff_reg[65]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => dest_hsdata_en,
      D => src_hsdata_ff(65),
      Q => dest_hsdata_ff(65),
      R => '0'
    );
\dest_hsdata_ff_reg[66]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => dest_hsdata_en,
      D => src_hsdata_ff(66),
      Q => dest_hsdata_ff(66),
      R => '0'
    );
\dest_hsdata_ff_reg[67]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => dest_hsdata_en,
      D => src_hsdata_ff(67),
      Q => dest_hsdata_ff(67),
      R => '0'
    );
\dest_hsdata_ff_reg[68]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => dest_hsdata_en,
      D => src_hsdata_ff(68),
      Q => dest_hsdata_ff(68),
      R => '0'
    );
\dest_hsdata_ff_reg[69]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => dest_hsdata_en,
      D => src_hsdata_ff(69),
      Q => dest_hsdata_ff(69),
      R => '0'
    );
\dest_hsdata_ff_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => dest_hsdata_en,
      D => src_hsdata_ff(6),
      Q => dest_hsdata_ff(6),
      R => '0'
    );
\dest_hsdata_ff_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => dest_hsdata_en,
      D => src_hsdata_ff(7),
      Q => dest_hsdata_ff(7),
      R => '0'
    );
\dest_hsdata_ff_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => dest_hsdata_en,
      D => src_hsdata_ff(8),
      Q => dest_hsdata_ff(8),
      R => '0'
    );
\dest_hsdata_ff_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => dest_hsdata_en,
      D => src_hsdata_ff(9),
      Q => dest_hsdata_ff(9),
      R => '0'
    );
dest_req_ext_ff_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => dest_req_nxt,
      I1 => dest_req_ff,
      O => dest_hsdata_en
    );
dest_req_ext_ff_reg: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => dest_hsdata_en,
      Q => dest_req,
      R => '0'
    );
dest_req_ff_reg: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => dest_req_nxt,
      Q => dest_req_ff,
      R => '0'
    );
\src_hsdata_ff[69]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => src_sendd_ff,
      O => p_0_in
    );
\src_hsdata_ff_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => src_clk,
      CE => p_0_in,
      D => src_in(0),
      Q => src_hsdata_ff(0),
      R => '0'
    );
\src_hsdata_ff_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => src_clk,
      CE => p_0_in,
      D => src_in(10),
      Q => src_hsdata_ff(10),
      R => '0'
    );
\src_hsdata_ff_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => src_clk,
      CE => p_0_in,
      D => src_in(11),
      Q => src_hsdata_ff(11),
      R => '0'
    );
\src_hsdata_ff_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => src_clk,
      CE => p_0_in,
      D => src_in(12),
      Q => src_hsdata_ff(12),
      R => '0'
    );
\src_hsdata_ff_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => src_clk,
      CE => p_0_in,
      D => src_in(13),
      Q => src_hsdata_ff(13),
      R => '0'
    );
\src_hsdata_ff_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => src_clk,
      CE => p_0_in,
      D => src_in(14),
      Q => src_hsdata_ff(14),
      R => '0'
    );
\src_hsdata_ff_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => src_clk,
      CE => p_0_in,
      D => src_in(15),
      Q => src_hsdata_ff(15),
      R => '0'
    );
\src_hsdata_ff_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => src_clk,
      CE => p_0_in,
      D => src_in(16),
      Q => src_hsdata_ff(16),
      R => '0'
    );
\src_hsdata_ff_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => src_clk,
      CE => p_0_in,
      D => src_in(17),
      Q => src_hsdata_ff(17),
      R => '0'
    );
\src_hsdata_ff_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => src_clk,
      CE => p_0_in,
      D => src_in(18),
      Q => src_hsdata_ff(18),
      R => '0'
    );
\src_hsdata_ff_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => src_clk,
      CE => p_0_in,
      D => src_in(19),
      Q => src_hsdata_ff(19),
      R => '0'
    );
\src_hsdata_ff_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => src_clk,
      CE => p_0_in,
      D => src_in(1),
      Q => src_hsdata_ff(1),
      R => '0'
    );
\src_hsdata_ff_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => src_clk,
      CE => p_0_in,
      D => src_in(20),
      Q => src_hsdata_ff(20),
      R => '0'
    );
\src_hsdata_ff_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => src_clk,
      CE => p_0_in,
      D => src_in(21),
      Q => src_hsdata_ff(21),
      R => '0'
    );
\src_hsdata_ff_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => src_clk,
      CE => p_0_in,
      D => src_in(22),
      Q => src_hsdata_ff(22),
      R => '0'
    );
\src_hsdata_ff_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => src_clk,
      CE => p_0_in,
      D => src_in(23),
      Q => src_hsdata_ff(23),
      R => '0'
    );
\src_hsdata_ff_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => src_clk,
      CE => p_0_in,
      D => src_in(24),
      Q => src_hsdata_ff(24),
      R => '0'
    );
\src_hsdata_ff_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => src_clk,
      CE => p_0_in,
      D => src_in(25),
      Q => src_hsdata_ff(25),
      R => '0'
    );
\src_hsdata_ff_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => src_clk,
      CE => p_0_in,
      D => src_in(26),
      Q => src_hsdata_ff(26),
      R => '0'
    );
\src_hsdata_ff_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => src_clk,
      CE => p_0_in,
      D => src_in(27),
      Q => src_hsdata_ff(27),
      R => '0'
    );
\src_hsdata_ff_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => src_clk,
      CE => p_0_in,
      D => src_in(28),
      Q => src_hsdata_ff(28),
      R => '0'
    );
\src_hsdata_ff_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => src_clk,
      CE => p_0_in,
      D => src_in(29),
      Q => src_hsdata_ff(29),
      R => '0'
    );
\src_hsdata_ff_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => src_clk,
      CE => p_0_in,
      D => src_in(2),
      Q => src_hsdata_ff(2),
      R => '0'
    );
\src_hsdata_ff_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => src_clk,
      CE => p_0_in,
      D => src_in(30),
      Q => src_hsdata_ff(30),
      R => '0'
    );
\src_hsdata_ff_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => src_clk,
      CE => p_0_in,
      D => src_in(31),
      Q => src_hsdata_ff(31),
      R => '0'
    );
\src_hsdata_ff_reg[32]\: unisim.vcomponents.FDRE
     port map (
      C => src_clk,
      CE => p_0_in,
      D => src_in(32),
      Q => src_hsdata_ff(32),
      R => '0'
    );
\src_hsdata_ff_reg[33]\: unisim.vcomponents.FDRE
     port map (
      C => src_clk,
      CE => p_0_in,
      D => src_in(33),
      Q => src_hsdata_ff(33),
      R => '0'
    );
\src_hsdata_ff_reg[34]\: unisim.vcomponents.FDRE
     port map (
      C => src_clk,
      CE => p_0_in,
      D => src_in(34),
      Q => src_hsdata_ff(34),
      R => '0'
    );
\src_hsdata_ff_reg[35]\: unisim.vcomponents.FDRE
     port map (
      C => src_clk,
      CE => p_0_in,
      D => src_in(35),
      Q => src_hsdata_ff(35),
      R => '0'
    );
\src_hsdata_ff_reg[36]\: unisim.vcomponents.FDRE
     port map (
      C => src_clk,
      CE => p_0_in,
      D => src_in(36),
      Q => src_hsdata_ff(36),
      R => '0'
    );
\src_hsdata_ff_reg[37]\: unisim.vcomponents.FDRE
     port map (
      C => src_clk,
      CE => p_0_in,
      D => src_in(37),
      Q => src_hsdata_ff(37),
      R => '0'
    );
\src_hsdata_ff_reg[38]\: unisim.vcomponents.FDRE
     port map (
      C => src_clk,
      CE => p_0_in,
      D => src_in(38),
      Q => src_hsdata_ff(38),
      R => '0'
    );
\src_hsdata_ff_reg[39]\: unisim.vcomponents.FDRE
     port map (
      C => src_clk,
      CE => p_0_in,
      D => src_in(39),
      Q => src_hsdata_ff(39),
      R => '0'
    );
\src_hsdata_ff_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => src_clk,
      CE => p_0_in,
      D => src_in(3),
      Q => src_hsdata_ff(3),
      R => '0'
    );
\src_hsdata_ff_reg[40]\: unisim.vcomponents.FDRE
     port map (
      C => src_clk,
      CE => p_0_in,
      D => src_in(40),
      Q => src_hsdata_ff(40),
      R => '0'
    );
\src_hsdata_ff_reg[41]\: unisim.vcomponents.FDRE
     port map (
      C => src_clk,
      CE => p_0_in,
      D => src_in(41),
      Q => src_hsdata_ff(41),
      R => '0'
    );
\src_hsdata_ff_reg[42]\: unisim.vcomponents.FDRE
     port map (
      C => src_clk,
      CE => p_0_in,
      D => src_in(42),
      Q => src_hsdata_ff(42),
      R => '0'
    );
\src_hsdata_ff_reg[43]\: unisim.vcomponents.FDRE
     port map (
      C => src_clk,
      CE => p_0_in,
      D => src_in(43),
      Q => src_hsdata_ff(43),
      R => '0'
    );
\src_hsdata_ff_reg[44]\: unisim.vcomponents.FDRE
     port map (
      C => src_clk,
      CE => p_0_in,
      D => src_in(44),
      Q => src_hsdata_ff(44),
      R => '0'
    );
\src_hsdata_ff_reg[45]\: unisim.vcomponents.FDRE
     port map (
      C => src_clk,
      CE => p_0_in,
      D => src_in(45),
      Q => src_hsdata_ff(45),
      R => '0'
    );
\src_hsdata_ff_reg[46]\: unisim.vcomponents.FDRE
     port map (
      C => src_clk,
      CE => p_0_in,
      D => src_in(46),
      Q => src_hsdata_ff(46),
      R => '0'
    );
\src_hsdata_ff_reg[47]\: unisim.vcomponents.FDRE
     port map (
      C => src_clk,
      CE => p_0_in,
      D => src_in(47),
      Q => src_hsdata_ff(47),
      R => '0'
    );
\src_hsdata_ff_reg[48]\: unisim.vcomponents.FDRE
     port map (
      C => src_clk,
      CE => p_0_in,
      D => src_in(48),
      Q => src_hsdata_ff(48),
      R => '0'
    );
\src_hsdata_ff_reg[49]\: unisim.vcomponents.FDRE
     port map (
      C => src_clk,
      CE => p_0_in,
      D => src_in(49),
      Q => src_hsdata_ff(49),
      R => '0'
    );
\src_hsdata_ff_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => src_clk,
      CE => p_0_in,
      D => src_in(4),
      Q => src_hsdata_ff(4),
      R => '0'
    );
\src_hsdata_ff_reg[50]\: unisim.vcomponents.FDRE
     port map (
      C => src_clk,
      CE => p_0_in,
      D => src_in(50),
      Q => src_hsdata_ff(50),
      R => '0'
    );
\src_hsdata_ff_reg[51]\: unisim.vcomponents.FDRE
     port map (
      C => src_clk,
      CE => p_0_in,
      D => src_in(51),
      Q => src_hsdata_ff(51),
      R => '0'
    );
\src_hsdata_ff_reg[52]\: unisim.vcomponents.FDRE
     port map (
      C => src_clk,
      CE => p_0_in,
      D => src_in(52),
      Q => src_hsdata_ff(52),
      R => '0'
    );
\src_hsdata_ff_reg[53]\: unisim.vcomponents.FDRE
     port map (
      C => src_clk,
      CE => p_0_in,
      D => src_in(53),
      Q => src_hsdata_ff(53),
      R => '0'
    );
\src_hsdata_ff_reg[54]\: unisim.vcomponents.FDRE
     port map (
      C => src_clk,
      CE => p_0_in,
      D => src_in(54),
      Q => src_hsdata_ff(54),
      R => '0'
    );
\src_hsdata_ff_reg[55]\: unisim.vcomponents.FDRE
     port map (
      C => src_clk,
      CE => p_0_in,
      D => src_in(55),
      Q => src_hsdata_ff(55),
      R => '0'
    );
\src_hsdata_ff_reg[56]\: unisim.vcomponents.FDRE
     port map (
      C => src_clk,
      CE => p_0_in,
      D => src_in(56),
      Q => src_hsdata_ff(56),
      R => '0'
    );
\src_hsdata_ff_reg[57]\: unisim.vcomponents.FDRE
     port map (
      C => src_clk,
      CE => p_0_in,
      D => src_in(57),
      Q => src_hsdata_ff(57),
      R => '0'
    );
\src_hsdata_ff_reg[58]\: unisim.vcomponents.FDRE
     port map (
      C => src_clk,
      CE => p_0_in,
      D => src_in(58),
      Q => src_hsdata_ff(58),
      R => '0'
    );
\src_hsdata_ff_reg[59]\: unisim.vcomponents.FDRE
     port map (
      C => src_clk,
      CE => p_0_in,
      D => src_in(59),
      Q => src_hsdata_ff(59),
      R => '0'
    );
\src_hsdata_ff_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => src_clk,
      CE => p_0_in,
      D => src_in(5),
      Q => src_hsdata_ff(5),
      R => '0'
    );
\src_hsdata_ff_reg[60]\: unisim.vcomponents.FDRE
     port map (
      C => src_clk,
      CE => p_0_in,
      D => src_in(60),
      Q => src_hsdata_ff(60),
      R => '0'
    );
\src_hsdata_ff_reg[61]\: unisim.vcomponents.FDRE
     port map (
      C => src_clk,
      CE => p_0_in,
      D => src_in(61),
      Q => src_hsdata_ff(61),
      R => '0'
    );
\src_hsdata_ff_reg[62]\: unisim.vcomponents.FDRE
     port map (
      C => src_clk,
      CE => p_0_in,
      D => src_in(62),
      Q => src_hsdata_ff(62),
      R => '0'
    );
\src_hsdata_ff_reg[63]\: unisim.vcomponents.FDRE
     port map (
      C => src_clk,
      CE => p_0_in,
      D => src_in(63),
      Q => src_hsdata_ff(63),
      R => '0'
    );
\src_hsdata_ff_reg[64]\: unisim.vcomponents.FDRE
     port map (
      C => src_clk,
      CE => p_0_in,
      D => src_in(64),
      Q => src_hsdata_ff(64),
      R => '0'
    );
\src_hsdata_ff_reg[65]\: unisim.vcomponents.FDRE
     port map (
      C => src_clk,
      CE => p_0_in,
      D => src_in(65),
      Q => src_hsdata_ff(65),
      R => '0'
    );
\src_hsdata_ff_reg[66]\: unisim.vcomponents.FDRE
     port map (
      C => src_clk,
      CE => p_0_in,
      D => src_in(66),
      Q => src_hsdata_ff(66),
      R => '0'
    );
\src_hsdata_ff_reg[67]\: unisim.vcomponents.FDRE
     port map (
      C => src_clk,
      CE => p_0_in,
      D => src_in(67),
      Q => src_hsdata_ff(67),
      R => '0'
    );
\src_hsdata_ff_reg[68]\: unisim.vcomponents.FDRE
     port map (
      C => src_clk,
      CE => p_0_in,
      D => src_in(68),
      Q => src_hsdata_ff(68),
      R => '0'
    );
\src_hsdata_ff_reg[69]\: unisim.vcomponents.FDRE
     port map (
      C => src_clk,
      CE => p_0_in,
      D => src_in(69),
      Q => src_hsdata_ff(69),
      R => '0'
    );
\src_hsdata_ff_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => src_clk,
      CE => p_0_in,
      D => src_in(6),
      Q => src_hsdata_ff(6),
      R => '0'
    );
\src_hsdata_ff_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => src_clk,
      CE => p_0_in,
      D => src_in(7),
      Q => src_hsdata_ff(7),
      R => '0'
    );
\src_hsdata_ff_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => src_clk,
      CE => p_0_in,
      D => src_in(8),
      Q => src_hsdata_ff(8),
      R => '0'
    );
\src_hsdata_ff_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => src_clk,
      CE => p_0_in,
      D => src_in(9),
      Q => src_hsdata_ff(9),
      R => '0'
    );
src_sendd_ff_reg: unisim.vcomponents.FDRE
     port map (
      C => src_clk,
      CE => '1',
      D => src_send,
      Q => src_sendd_ff,
      R => '0'
    );
xpm_cdc_single_dest2src_inst: entity work.\top_xbar_4_xpm_cdc_single__parameterized1\
     port map (
      dest_clk => src_clk,
      dest_out => src_rcv,
      src_clk => dest_clk,
      src_in => dest_req_ff
    );
xpm_cdc_single_src2dest_inst: entity work.\top_xbar_4_xpm_cdc_single__parameterized0\
     port map (
      dest_clk => dest_clk,
      dest_out => dest_req_nxt,
      src_clk => src_clk,
      src_in => src_sendd_ff
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \top_xbar_4_axis_infrastructure_v1_1_0_cdc_handshake\ is
  port (
    src_rcv : out STD_LOGIC;
    dest_out : out STD_LOGIC_VECTOR ( 41 downto 0 );
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_ctrl_aclk : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 69 downto 0 );
    src_send : in STD_LOGIC;
    aclk : in STD_LOGIC
  );
end \top_xbar_4_axis_infrastructure_v1_1_0_cdc_handshake\;

architecture STRUCTURE of \top_xbar_4_axis_infrastructure_v1_1_0_cdc_handshake\ is
  signal cdc_handshake_data_out : STD_LOGIC_VECTOR ( 62 downto 35 );
  attribute DEST_EXT_HSK : integer;
  attribute DEST_EXT_HSK of inst_xpm_cdc_handshake : label is 0;
  attribute DEST_SYNC_FF : integer;
  attribute DEST_SYNC_FF of inst_xpm_cdc_handshake : label is 4;
  attribute KEEP_HIERARCHY : string;
  attribute KEEP_HIERARCHY of inst_xpm_cdc_handshake : label is "true";
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of inst_xpm_cdc_handshake : label is 0;
  attribute SRC_SYNC_FF : integer;
  attribute SRC_SYNC_FF of inst_xpm_cdc_handshake : label is 4;
  attribute VERSION : integer;
  attribute VERSION of inst_xpm_cdc_handshake : label is 0;
  attribute WIDTH : integer;
  attribute WIDTH of inst_xpm_cdc_handshake : label is 70;
  attribute XPM_CDC : string;
  attribute XPM_CDC of inst_xpm_cdc_handshake : label is "HANDSHAKE";
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of inst_xpm_cdc_handshake : label is "TRUE";
begin
inst_xpm_cdc_handshake: entity work.\top_xbar_4_xpm_cdc_handshake\
     port map (
      dest_ack => '0',
      dest_clk => aclk,
      dest_out(69 downto 63) => dest_out(41 downto 35),
      dest_out(62 downto 35) => cdc_handshake_data_out(62 downto 35),
      dest_out(34 downto 0) => dest_out(34 downto 0),
      dest_req => E(0),
      src_clk => s_axi_ctrl_aclk,
      src_in(69 downto 0) => Q(69 downto 0),
      src_rcv => src_rcv,
      src_send => src_send
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \top_xbar_4_axis_switch_v1_1_8_static_router\ is
  port (
    s_axi_awready : out STD_LOGIC;
    s_axi_arready : out STD_LOGIC;
    s_axi_ctrl_rvalid : out STD_LOGIC;
    s_axi_bvalid : out STD_LOGIC;
    s_axi_ctrl_rdata : out STD_LOGIC_VECTOR ( 31 downto 0 );
    ctrl_reg : out STD_LOGIC_VECTOR ( 69 downto 0 );
    src_in : out STD_LOGIC;
    src_send : out STD_LOGIC;
    s_axi_ctrl_arvalid : in STD_LOGIC;
    s_axi_ctrl_rready : in STD_LOGIC;
    s_axi_ctrl_areset : in STD_LOGIC;
    s_axi_ctrl_aclk : in STD_LOGIC;
    src_rcv : in STD_LOGIC;
    s_axi_ctrl_wdata : in STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axi_ctrl_araddr : in STD_LOGIC_VECTOR ( 4 downto 0 );
    s_axi_ctrl_awaddr : in STD_LOGIC_VECTOR ( 4 downto 0 );
    s_axi_ctrl_bready : in STD_LOGIC;
    s_axi_ctrl_awvalid : in STD_LOGIC;
    s_axi_ctrl_wvalid : in STD_LOGIC
  );
end \top_xbar_4_axis_switch_v1_1_8_static_router\;

architecture STRUCTURE of \top_xbar_4_axis_switch_v1_1_8_static_router\ is
  signal commit_reset : STD_LOGIC;
  signal \gen_reg[1].reg_data_reg\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \gen_reg[2].reg_data_reg\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \gen_reg[3].reg_data_reg\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \gen_reg[4].reg_data_reg\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \gen_reg[5].reg_data_reg\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \gen_reg[6].reg_data_reg\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal inst_axi_ctrl_top_n_5 : STD_LOGIC;
  signal inst_axi_ctrl_top_n_6 : STD_LOGIC;
  signal inst_axi_ctrl_top_n_65 : STD_LOGIC;
  signal inst_axi_ctrl_top_n_66 : STD_LOGIC;
  signal inst_axi_ctrl_top_n_67 : STD_LOGIC;
  signal inst_axi_ctrl_top_n_68 : STD_LOGIC;
  signal inst_axi_ctrl_top_n_69 : STD_LOGIC;
  signal inst_axi_ctrl_top_n_7 : STD_LOGIC;
  signal inst_axi_ctrl_top_n_70 : STD_LOGIC;
  signal inst_axi_ctrl_top_n_71 : STD_LOGIC;
  signal inst_axi_ctrl_top_n_8 : STD_LOGIC;
  signal reg_commit : STD_LOGIC;
begin
inst_axi_ctrl_top: entity work.\top_xbar_4_axis_switch_v1_1_8_axi_ctrl_top\
     port map (
      Q(1) => s_axi_bvalid,
      Q(0) => s_axi_awready,
      \gen_mi_mux_in[0].mi_mux_en_in_reg[0]\ => inst_axi_ctrl_top_n_65,
      \gen_mi_mux_in[0].mi_mux_in_reg[3]\(3) => inst_axi_ctrl_top_n_5,
      \gen_mi_mux_in[0].mi_mux_in_reg[3]\(2) => inst_axi_ctrl_top_n_6,
      \gen_mi_mux_in[0].mi_mux_in_reg[3]\(1) => inst_axi_ctrl_top_n_7,
      \gen_mi_mux_in[0].mi_mux_in_reg[3]\(0) => inst_axi_ctrl_top_n_8,
      \gen_mi_mux_in[1].mi_mux_en_in_reg[1]\ => inst_axi_ctrl_top_n_66,
      \gen_mi_mux_in[1].mi_mux_in_reg[7]\(3 downto 0) => \gen_reg[1].reg_data_reg\(3 downto 0),
      \gen_mi_mux_in[2].mi_mux_en_in_reg[2]\ => inst_axi_ctrl_top_n_67,
      \gen_mi_mux_in[2].mi_mux_in_reg[11]\(3 downto 0) => \gen_reg[2].reg_data_reg\(3 downto 0),
      \gen_mi_mux_in[3].mi_mux_en_in_reg[3]\ => inst_axi_ctrl_top_n_68,
      \gen_mi_mux_in[3].mi_mux_in_reg[15]\(3 downto 0) => \gen_reg[3].reg_data_reg\(3 downto 0),
      \gen_mi_mux_in[4].mi_mux_en_in_reg[4]\ => inst_axi_ctrl_top_n_69,
      \gen_mi_mux_in[4].mi_mux_in_reg[19]\(3 downto 0) => \gen_reg[4].reg_data_reg\(3 downto 0),
      \gen_mi_mux_in[5].mi_mux_en_in_reg[5]\ => inst_axi_ctrl_top_n_70,
      \gen_mi_mux_in[5].mi_mux_in_reg[23]\(3 downto 0) => \gen_reg[5].reg_data_reg\(3 downto 0),
      \gen_mi_mux_in[6].mi_mux_en_in_reg[6]\ => inst_axi_ctrl_top_n_71,
      \gen_mi_mux_in[6].mi_mux_in_reg[27]\(3 downto 0) => \gen_reg[6].reg_data_reg\(3 downto 0),
      out0 => commit_reset,
      s_axi_ctrl_aclk => s_axi_ctrl_aclk,
      s_axi_ctrl_araddr(4 downto 0) => s_axi_ctrl_araddr(4 downto 0),
      s_axi_ctrl_areset => s_axi_ctrl_areset,
      s_axi_ctrl_arvalid => s_axi_ctrl_arvalid,
      s_axi_ctrl_awaddr(4 downto 0) => s_axi_ctrl_awaddr(4 downto 0),
      s_axi_ctrl_awvalid => s_axi_ctrl_awvalid,
      s_axi_ctrl_bready => s_axi_ctrl_bready,
      s_axi_ctrl_rdata(31 downto 0) => s_axi_ctrl_rdata(31 downto 0),
      s_axi_ctrl_rready => s_axi_ctrl_rready,
      s_axi_ctrl_rvalid(1) => s_axi_ctrl_rvalid,
      s_axi_ctrl_rvalid(0) => s_axi_arready,
      s_axi_ctrl_wdata(31 downto 0) => s_axi_ctrl_wdata(31 downto 0),
      s_axi_ctrl_wvalid => s_axi_ctrl_wvalid,
      \state_reg[0]\(0) => reg_commit
    );
inst_start_router_config: entity work.\top_xbar_4_axis_switch_v1_1_8_static_router_config\
     port map (
      D(3) => inst_axi_ctrl_top_n_5,
      D(2) => inst_axi_ctrl_top_n_6,
      D(1) => inst_axi_ctrl_top_n_7,
      D(0) => inst_axi_ctrl_top_n_8,
      ctrl_reg(69 downto 0) => ctrl_reg(69 downto 0),
      \gen_reg[0].reg_data_reg[1]\(0) => reg_commit,
      \gen_reg[0].reg_data_reg[31]\ => inst_axi_ctrl_top_n_65,
      \gen_reg[1].reg_data_reg[35]\(3 downto 0) => \gen_reg[1].reg_data_reg\(3 downto 0),
      \gen_reg[1].reg_data_reg[63]\ => inst_axi_ctrl_top_n_66,
      \gen_reg[2].reg_data_reg[67]\(3 downto 0) => \gen_reg[2].reg_data_reg\(3 downto 0),
      \gen_reg[2].reg_data_reg[95]\ => inst_axi_ctrl_top_n_67,
      \gen_reg[3].reg_data_reg[127]\ => inst_axi_ctrl_top_n_68,
      \gen_reg[3].reg_data_reg[99]\(3 downto 0) => \gen_reg[3].reg_data_reg\(3 downto 0),
      \gen_reg[4].reg_data_reg[131]\(3 downto 0) => \gen_reg[4].reg_data_reg\(3 downto 0),
      \gen_reg[4].reg_data_reg[159]\ => inst_axi_ctrl_top_n_69,
      \gen_reg[5].reg_data_reg[163]\(3 downto 0) => \gen_reg[5].reg_data_reg\(3 downto 0),
      \gen_reg[5].reg_data_reg[191]\ => inst_axi_ctrl_top_n_70,
      \gen_reg[6].reg_data_reg[195]\(3 downto 0) => \gen_reg[6].reg_data_reg\(3 downto 0),
      \gen_reg[6].reg_data_reg[223]\ => inst_axi_ctrl_top_n_71,
      out0 => commit_reset,
      s_axi_ctrl_aclk => s_axi_ctrl_aclk,
      s_axi_ctrl_areset => s_axi_ctrl_areset,
      src_in => src_in,
      src_rcv => src_rcv,
      src_send => src_send
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \top_xbar_4_axis_switch_v1_1_8_axis_switch\ is
  port (
    aclk : in STD_LOGIC;
    aresetn : in STD_LOGIC;
    aclken : in STD_LOGIC;
    s_axis_tvalid : in STD_LOGIC_VECTOR ( 6 downto 0 );
    s_axis_tready : out STD_LOGIC_VECTOR ( 6 downto 0 );
    s_axis_tdata : in STD_LOGIC_VECTOR ( 223 downto 0 );
    s_axis_tstrb : in STD_LOGIC_VECTOR ( 27 downto 0 );
    s_axis_tkeep : in STD_LOGIC_VECTOR ( 27 downto 0 );
    s_axis_tlast : in STD_LOGIC_VECTOR ( 6 downto 0 );
    s_axis_tid : in STD_LOGIC_VECTOR ( 6 downto 0 );
    s_axis_tdest : in STD_LOGIC_VECTOR ( 6 downto 0 );
    s_axis_tuser : in STD_LOGIC_VECTOR ( 6 downto 0 );
    m_axis_tvalid : out STD_LOGIC_VECTOR ( 6 downto 0 );
    m_axis_tready : in STD_LOGIC_VECTOR ( 6 downto 0 );
    m_axis_tdata : out STD_LOGIC_VECTOR ( 223 downto 0 );
    m_axis_tstrb : out STD_LOGIC_VECTOR ( 27 downto 0 );
    m_axis_tkeep : out STD_LOGIC_VECTOR ( 27 downto 0 );
    m_axis_tlast : out STD_LOGIC_VECTOR ( 6 downto 0 );
    m_axis_tid : out STD_LOGIC_VECTOR ( 6 downto 0 );
    m_axis_tdest : out STD_LOGIC_VECTOR ( 6 downto 0 );
    m_axis_tuser : out STD_LOGIC_VECTOR ( 6 downto 0 );
    arb_req : out STD_LOGIC_VECTOR ( 48 downto 0 );
    arb_done : out STD_LOGIC_VECTOR ( 6 downto 0 );
    arb_gnt : in STD_LOGIC_VECTOR ( 48 downto 0 );
    arb_sel : in STD_LOGIC_VECTOR ( 20 downto 0 );
    arb_last : out STD_LOGIC_VECTOR ( 48 downto 0 );
    arb_id : out STD_LOGIC_VECTOR ( 48 downto 0 );
    arb_dest : out STD_LOGIC_VECTOR ( 48 downto 0 );
    arb_user : out STD_LOGIC_VECTOR ( 48 downto 0 );
    s_req_suppress : in STD_LOGIC_VECTOR ( 6 downto 0 );
    s_axi_ctrl_aclk : in STD_LOGIC;
    s_axi_ctrl_aresetn : in STD_LOGIC;
    s_axi_ctrl_awvalid : in STD_LOGIC;
    s_axi_ctrl_awready : out STD_LOGIC;
    s_axi_ctrl_awaddr : in STD_LOGIC_VECTOR ( 6 downto 0 );
    s_axi_ctrl_wvalid : in STD_LOGIC;
    s_axi_ctrl_wready : out STD_LOGIC;
    s_axi_ctrl_wdata : in STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axi_ctrl_bvalid : out STD_LOGIC;
    s_axi_ctrl_bready : in STD_LOGIC;
    s_axi_ctrl_bresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_ctrl_arvalid : in STD_LOGIC;
    s_axi_ctrl_arready : out STD_LOGIC;
    s_axi_ctrl_araddr : in STD_LOGIC_VECTOR ( 6 downto 0 );
    s_axi_ctrl_rvalid : out STD_LOGIC;
    s_axi_ctrl_rready : in STD_LOGIC;
    s_axi_ctrl_rdata : out STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axi_ctrl_rresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    s_decode_err : out STD_LOGIC_VECTOR ( 6 downto 0 )
  );
  attribute C_ARB_ALGORITHM : integer;
  attribute C_ARB_ALGORITHM of \top_xbar_4_axis_switch_v1_1_8_axis_switch\ : entity is 0;
  attribute C_ARB_ON_MAX_XFERS : integer;
  attribute C_ARB_ON_MAX_XFERS of \top_xbar_4_axis_switch_v1_1_8_axis_switch\ : entity is 1;
  attribute C_ARB_ON_NUM_CYCLES : integer;
  attribute C_ARB_ON_NUM_CYCLES of \top_xbar_4_axis_switch_v1_1_8_axis_switch\ : entity is 0;
  attribute C_ARB_ON_TLAST : integer;
  attribute C_ARB_ON_TLAST of \top_xbar_4_axis_switch_v1_1_8_axis_switch\ : entity is 0;
  attribute C_AXIS_SIGNAL_SET : integer;
  attribute C_AXIS_SIGNAL_SET of \top_xbar_4_axis_switch_v1_1_8_axis_switch\ : entity is 27;
  attribute C_AXIS_TDATA_WIDTH : integer;
  attribute C_AXIS_TDATA_WIDTH of \top_xbar_4_axis_switch_v1_1_8_axis_switch\ : entity is 32;
  attribute C_AXIS_TDEST_WIDTH : integer;
  attribute C_AXIS_TDEST_WIDTH of \top_xbar_4_axis_switch_v1_1_8_axis_switch\ : entity is 1;
  attribute C_AXIS_TID_WIDTH : integer;
  attribute C_AXIS_TID_WIDTH of \top_xbar_4_axis_switch_v1_1_8_axis_switch\ : entity is 1;
  attribute C_AXIS_TUSER_WIDTH : integer;
  attribute C_AXIS_TUSER_WIDTH of \top_xbar_4_axis_switch_v1_1_8_axis_switch\ : entity is 1;
  attribute C_COMMON_CLOCK : integer;
  attribute C_COMMON_CLOCK of \top_xbar_4_axis_switch_v1_1_8_axis_switch\ : entity is 0;
  attribute C_DECODER_REG : integer;
  attribute C_DECODER_REG of \top_xbar_4_axis_switch_v1_1_8_axis_switch\ : entity is 1;
  attribute C_FAMILY : string;
  attribute C_FAMILY of \top_xbar_4_axis_switch_v1_1_8_axis_switch\ : entity is "virtex7";
  attribute C_INCLUDE_ARBITER : integer;
  attribute C_INCLUDE_ARBITER of \top_xbar_4_axis_switch_v1_1_8_axis_switch\ : entity is 1;
  attribute C_LOG_SI_SLOTS : integer;
  attribute C_LOG_SI_SLOTS of \top_xbar_4_axis_switch_v1_1_8_axis_switch\ : entity is 3;
  attribute C_M_AXIS_BASETDEST_ARRAY : string;
  attribute C_M_AXIS_BASETDEST_ARRAY of \top_xbar_4_axis_switch_v1_1_8_axis_switch\ : entity is "7'b0101010";
  attribute C_M_AXIS_CONNECTIVITY_ARRAY : string;
  attribute C_M_AXIS_CONNECTIVITY_ARRAY of \top_xbar_4_axis_switch_v1_1_8_axis_switch\ : entity is "49'b1111111111111111111111111111111111111111111111111";
  attribute C_M_AXIS_HIGHTDEST_ARRAY : string;
  attribute C_M_AXIS_HIGHTDEST_ARRAY of \top_xbar_4_axis_switch_v1_1_8_axis_switch\ : entity is "7'b0101010";
  attribute C_NUM_MI_SLOTS : integer;
  attribute C_NUM_MI_SLOTS of \top_xbar_4_axis_switch_v1_1_8_axis_switch\ : entity is 7;
  attribute C_NUM_SI_SLOTS : integer;
  attribute C_NUM_SI_SLOTS of \top_xbar_4_axis_switch_v1_1_8_axis_switch\ : entity is 7;
  attribute C_OUTPUT_REG : integer;
  attribute C_OUTPUT_REG of \top_xbar_4_axis_switch_v1_1_8_axis_switch\ : entity is 0;
  attribute C_ROUTING_MODE : integer;
  attribute C_ROUTING_MODE of \top_xbar_4_axis_switch_v1_1_8_axis_switch\ : entity is 1;
  attribute C_S_AXI_CTRL_ADDR_WIDTH : integer;
  attribute C_S_AXI_CTRL_ADDR_WIDTH of \top_xbar_4_axis_switch_v1_1_8_axis_switch\ : entity is 7;
  attribute C_S_AXI_CTRL_DATA_WIDTH : integer;
  attribute C_S_AXI_CTRL_DATA_WIDTH of \top_xbar_4_axis_switch_v1_1_8_axis_switch\ : entity is 32;
  attribute DowngradeIPIdentifiedWarnings : string;
  attribute DowngradeIPIdentifiedWarnings of \top_xbar_4_axis_switch_v1_1_8_axis_switch\ : entity is "yes";
  attribute G_INDX_SS_TDATA : integer;
  attribute G_INDX_SS_TDATA of \top_xbar_4_axis_switch_v1_1_8_axis_switch\ : entity is 1;
  attribute G_INDX_SS_TDEST : integer;
  attribute G_INDX_SS_TDEST of \top_xbar_4_axis_switch_v1_1_8_axis_switch\ : entity is 6;
  attribute G_INDX_SS_TID : integer;
  attribute G_INDX_SS_TID of \top_xbar_4_axis_switch_v1_1_8_axis_switch\ : entity is 5;
  attribute G_INDX_SS_TKEEP : integer;
  attribute G_INDX_SS_TKEEP of \top_xbar_4_axis_switch_v1_1_8_axis_switch\ : entity is 3;
  attribute G_INDX_SS_TLAST : integer;
  attribute G_INDX_SS_TLAST of \top_xbar_4_axis_switch_v1_1_8_axis_switch\ : entity is 4;
  attribute G_INDX_SS_TREADY : integer;
  attribute G_INDX_SS_TREADY of \top_xbar_4_axis_switch_v1_1_8_axis_switch\ : entity is 0;
  attribute G_INDX_SS_TSTRB : integer;
  attribute G_INDX_SS_TSTRB of \top_xbar_4_axis_switch_v1_1_8_axis_switch\ : entity is 2;
  attribute G_INDX_SS_TUSER : integer;
  attribute G_INDX_SS_TUSER of \top_xbar_4_axis_switch_v1_1_8_axis_switch\ : entity is 7;
  attribute G_MASK_SS_TDATA : integer;
  attribute G_MASK_SS_TDATA of \top_xbar_4_axis_switch_v1_1_8_axis_switch\ : entity is 2;
  attribute G_MASK_SS_TDEST : integer;
  attribute G_MASK_SS_TDEST of \top_xbar_4_axis_switch_v1_1_8_axis_switch\ : entity is 64;
  attribute G_MASK_SS_TID : integer;
  attribute G_MASK_SS_TID of \top_xbar_4_axis_switch_v1_1_8_axis_switch\ : entity is 32;
  attribute G_MASK_SS_TKEEP : integer;
  attribute G_MASK_SS_TKEEP of \top_xbar_4_axis_switch_v1_1_8_axis_switch\ : entity is 8;
  attribute G_MASK_SS_TLAST : integer;
  attribute G_MASK_SS_TLAST of \top_xbar_4_axis_switch_v1_1_8_axis_switch\ : entity is 16;
  attribute G_MASK_SS_TREADY : integer;
  attribute G_MASK_SS_TREADY of \top_xbar_4_axis_switch_v1_1_8_axis_switch\ : entity is 1;
  attribute G_MASK_SS_TSTRB : integer;
  attribute G_MASK_SS_TSTRB of \top_xbar_4_axis_switch_v1_1_8_axis_switch\ : entity is 4;
  attribute G_MASK_SS_TUSER : integer;
  attribute G_MASK_SS_TUSER of \top_xbar_4_axis_switch_v1_1_8_axis_switch\ : entity is 128;
  attribute G_TASK_SEVERITY_ERR : integer;
  attribute G_TASK_SEVERITY_ERR of \top_xbar_4_axis_switch_v1_1_8_axis_switch\ : entity is 2;
  attribute G_TASK_SEVERITY_INFO : integer;
  attribute G_TASK_SEVERITY_INFO of \top_xbar_4_axis_switch_v1_1_8_axis_switch\ : entity is 0;
  attribute G_TASK_SEVERITY_WARNING : integer;
  attribute G_TASK_SEVERITY_WARNING of \top_xbar_4_axis_switch_v1_1_8_axis_switch\ : entity is 1;
  attribute LP_CTRL_REG_WIDTH : integer;
  attribute LP_CTRL_REG_WIDTH of \top_xbar_4_axis_switch_v1_1_8_axis_switch\ : entity is 70;
  attribute LP_MERGEDOWN_MUX : integer;
  attribute LP_MERGEDOWN_MUX of \top_xbar_4_axis_switch_v1_1_8_axis_switch\ : entity is 0;
  attribute LP_NUM_SYNCHRONIZER_STAGES : integer;
  attribute LP_NUM_SYNCHRONIZER_STAGES of \top_xbar_4_axis_switch_v1_1_8_axis_switch\ : entity is 4;
  attribute P_DECODER_CONNECTIVITY_ARRAY : string;
  attribute P_DECODER_CONNECTIVITY_ARRAY of \top_xbar_4_axis_switch_v1_1_8_axis_switch\ : entity is "49'b1111111111111111111111111111111111111111111111111";
  attribute P_SINGLE_SLAVE_CONNECTIVITY_ARRAY : string;
  attribute P_SINGLE_SLAVE_CONNECTIVITY_ARRAY of \top_xbar_4_axis_switch_v1_1_8_axis_switch\ : entity is "7'b0000000";
  attribute P_TPAYLOAD_WIDTH : integer;
  attribute P_TPAYLOAD_WIDTH of \top_xbar_4_axis_switch_v1_1_8_axis_switch\ : entity is 37;
end \top_xbar_4_axis_switch_v1_1_8_axis_switch\;

architecture STRUCTURE of \top_xbar_4_axis_switch_v1_1_8_axis_switch\ is
  signal \<const0>\ : STD_LOGIC;
  signal areset_r : STD_LOGIC;
  signal cdc_handshake_data_out : STD_LOGIC_VECTOR ( 69 downto 0 );
  signal cdc_handshake_data_valid : STD_LOGIC;
  signal ctrl_ack : STD_LOGIC;
  signal ctrl_reg : STD_LOGIC_VECTOR ( 69 downto 0 );
  signal ctrl_req : STD_LOGIC;
  signal ctrl_soft_reset : STD_LOGIC;
  signal \gen_decoder[4].axisc_decoder_0_n_0\ : STD_LOGIC;
  signal \gen_decoder[4].axisc_decoder_0_n_3\ : STD_LOGIC;
  signal \gen_decoder[5].axisc_decoder_0_n_0\ : STD_LOGIC;
  signal \gen_decoder[6].axisc_decoder_0_n_0\ : STD_LOGIC;
  signal \gen_decoder[6].axisc_decoder_0_n_1\ : STD_LOGIC;
  signal \gen_decoder[6].axisc_decoder_0_n_10\ : STD_LOGIC;
  signal \gen_decoder[6].axisc_decoder_0_n_100\ : STD_LOGIC;
  signal \gen_decoder[6].axisc_decoder_0_n_101\ : STD_LOGIC;
  signal \gen_decoder[6].axisc_decoder_0_n_102\ : STD_LOGIC;
  signal \gen_decoder[6].axisc_decoder_0_n_103\ : STD_LOGIC;
  signal \gen_decoder[6].axisc_decoder_0_n_104\ : STD_LOGIC;
  signal \gen_decoder[6].axisc_decoder_0_n_105\ : STD_LOGIC;
  signal \gen_decoder[6].axisc_decoder_0_n_106\ : STD_LOGIC;
  signal \gen_decoder[6].axisc_decoder_0_n_107\ : STD_LOGIC;
  signal \gen_decoder[6].axisc_decoder_0_n_108\ : STD_LOGIC;
  signal \gen_decoder[6].axisc_decoder_0_n_109\ : STD_LOGIC;
  signal \gen_decoder[6].axisc_decoder_0_n_11\ : STD_LOGIC;
  signal \gen_decoder[6].axisc_decoder_0_n_110\ : STD_LOGIC;
  signal \gen_decoder[6].axisc_decoder_0_n_111\ : STD_LOGIC;
  signal \gen_decoder[6].axisc_decoder_0_n_112\ : STD_LOGIC;
  signal \gen_decoder[6].axisc_decoder_0_n_113\ : STD_LOGIC;
  signal \gen_decoder[6].axisc_decoder_0_n_114\ : STD_LOGIC;
  signal \gen_decoder[6].axisc_decoder_0_n_115\ : STD_LOGIC;
  signal \gen_decoder[6].axisc_decoder_0_n_116\ : STD_LOGIC;
  signal \gen_decoder[6].axisc_decoder_0_n_117\ : STD_LOGIC;
  signal \gen_decoder[6].axisc_decoder_0_n_118\ : STD_LOGIC;
  signal \gen_decoder[6].axisc_decoder_0_n_119\ : STD_LOGIC;
  signal \gen_decoder[6].axisc_decoder_0_n_12\ : STD_LOGIC;
  signal \gen_decoder[6].axisc_decoder_0_n_120\ : STD_LOGIC;
  signal \gen_decoder[6].axisc_decoder_0_n_121\ : STD_LOGIC;
  signal \gen_decoder[6].axisc_decoder_0_n_122\ : STD_LOGIC;
  signal \gen_decoder[6].axisc_decoder_0_n_123\ : STD_LOGIC;
  signal \gen_decoder[6].axisc_decoder_0_n_124\ : STD_LOGIC;
  signal \gen_decoder[6].axisc_decoder_0_n_125\ : STD_LOGIC;
  signal \gen_decoder[6].axisc_decoder_0_n_126\ : STD_LOGIC;
  signal \gen_decoder[6].axisc_decoder_0_n_127\ : STD_LOGIC;
  signal \gen_decoder[6].axisc_decoder_0_n_128\ : STD_LOGIC;
  signal \gen_decoder[6].axisc_decoder_0_n_129\ : STD_LOGIC;
  signal \gen_decoder[6].axisc_decoder_0_n_13\ : STD_LOGIC;
  signal \gen_decoder[6].axisc_decoder_0_n_130\ : STD_LOGIC;
  signal \gen_decoder[6].axisc_decoder_0_n_131\ : STD_LOGIC;
  signal \gen_decoder[6].axisc_decoder_0_n_132\ : STD_LOGIC;
  signal \gen_decoder[6].axisc_decoder_0_n_133\ : STD_LOGIC;
  signal \gen_decoder[6].axisc_decoder_0_n_134\ : STD_LOGIC;
  signal \gen_decoder[6].axisc_decoder_0_n_135\ : STD_LOGIC;
  signal \gen_decoder[6].axisc_decoder_0_n_136\ : STD_LOGIC;
  signal \gen_decoder[6].axisc_decoder_0_n_137\ : STD_LOGIC;
  signal \gen_decoder[6].axisc_decoder_0_n_138\ : STD_LOGIC;
  signal \gen_decoder[6].axisc_decoder_0_n_139\ : STD_LOGIC;
  signal \gen_decoder[6].axisc_decoder_0_n_14\ : STD_LOGIC;
  signal \gen_decoder[6].axisc_decoder_0_n_140\ : STD_LOGIC;
  signal \gen_decoder[6].axisc_decoder_0_n_141\ : STD_LOGIC;
  signal \gen_decoder[6].axisc_decoder_0_n_142\ : STD_LOGIC;
  signal \gen_decoder[6].axisc_decoder_0_n_143\ : STD_LOGIC;
  signal \gen_decoder[6].axisc_decoder_0_n_144\ : STD_LOGIC;
  signal \gen_decoder[6].axisc_decoder_0_n_145\ : STD_LOGIC;
  signal \gen_decoder[6].axisc_decoder_0_n_146\ : STD_LOGIC;
  signal \gen_decoder[6].axisc_decoder_0_n_147\ : STD_LOGIC;
  signal \gen_decoder[6].axisc_decoder_0_n_148\ : STD_LOGIC;
  signal \gen_decoder[6].axisc_decoder_0_n_149\ : STD_LOGIC;
  signal \gen_decoder[6].axisc_decoder_0_n_15\ : STD_LOGIC;
  signal \gen_decoder[6].axisc_decoder_0_n_150\ : STD_LOGIC;
  signal \gen_decoder[6].axisc_decoder_0_n_151\ : STD_LOGIC;
  signal \gen_decoder[6].axisc_decoder_0_n_152\ : STD_LOGIC;
  signal \gen_decoder[6].axisc_decoder_0_n_153\ : STD_LOGIC;
  signal \gen_decoder[6].axisc_decoder_0_n_154\ : STD_LOGIC;
  signal \gen_decoder[6].axisc_decoder_0_n_155\ : STD_LOGIC;
  signal \gen_decoder[6].axisc_decoder_0_n_156\ : STD_LOGIC;
  signal \gen_decoder[6].axisc_decoder_0_n_157\ : STD_LOGIC;
  signal \gen_decoder[6].axisc_decoder_0_n_158\ : STD_LOGIC;
  signal \gen_decoder[6].axisc_decoder_0_n_159\ : STD_LOGIC;
  signal \gen_decoder[6].axisc_decoder_0_n_16\ : STD_LOGIC;
  signal \gen_decoder[6].axisc_decoder_0_n_160\ : STD_LOGIC;
  signal \gen_decoder[6].axisc_decoder_0_n_161\ : STD_LOGIC;
  signal \gen_decoder[6].axisc_decoder_0_n_162\ : STD_LOGIC;
  signal \gen_decoder[6].axisc_decoder_0_n_163\ : STD_LOGIC;
  signal \gen_decoder[6].axisc_decoder_0_n_164\ : STD_LOGIC;
  signal \gen_decoder[6].axisc_decoder_0_n_165\ : STD_LOGIC;
  signal \gen_decoder[6].axisc_decoder_0_n_166\ : STD_LOGIC;
  signal \gen_decoder[6].axisc_decoder_0_n_167\ : STD_LOGIC;
  signal \gen_decoder[6].axisc_decoder_0_n_168\ : STD_LOGIC;
  signal \gen_decoder[6].axisc_decoder_0_n_169\ : STD_LOGIC;
  signal \gen_decoder[6].axisc_decoder_0_n_17\ : STD_LOGIC;
  signal \gen_decoder[6].axisc_decoder_0_n_170\ : STD_LOGIC;
  signal \gen_decoder[6].axisc_decoder_0_n_171\ : STD_LOGIC;
  signal \gen_decoder[6].axisc_decoder_0_n_172\ : STD_LOGIC;
  signal \gen_decoder[6].axisc_decoder_0_n_173\ : STD_LOGIC;
  signal \gen_decoder[6].axisc_decoder_0_n_174\ : STD_LOGIC;
  signal \gen_decoder[6].axisc_decoder_0_n_175\ : STD_LOGIC;
  signal \gen_decoder[6].axisc_decoder_0_n_176\ : STD_LOGIC;
  signal \gen_decoder[6].axisc_decoder_0_n_177\ : STD_LOGIC;
  signal \gen_decoder[6].axisc_decoder_0_n_178\ : STD_LOGIC;
  signal \gen_decoder[6].axisc_decoder_0_n_179\ : STD_LOGIC;
  signal \gen_decoder[6].axisc_decoder_0_n_18\ : STD_LOGIC;
  signal \gen_decoder[6].axisc_decoder_0_n_180\ : STD_LOGIC;
  signal \gen_decoder[6].axisc_decoder_0_n_181\ : STD_LOGIC;
  signal \gen_decoder[6].axisc_decoder_0_n_182\ : STD_LOGIC;
  signal \gen_decoder[6].axisc_decoder_0_n_183\ : STD_LOGIC;
  signal \gen_decoder[6].axisc_decoder_0_n_184\ : STD_LOGIC;
  signal \gen_decoder[6].axisc_decoder_0_n_185\ : STD_LOGIC;
  signal \gen_decoder[6].axisc_decoder_0_n_186\ : STD_LOGIC;
  signal \gen_decoder[6].axisc_decoder_0_n_187\ : STD_LOGIC;
  signal \gen_decoder[6].axisc_decoder_0_n_188\ : STD_LOGIC;
  signal \gen_decoder[6].axisc_decoder_0_n_189\ : STD_LOGIC;
  signal \gen_decoder[6].axisc_decoder_0_n_19\ : STD_LOGIC;
  signal \gen_decoder[6].axisc_decoder_0_n_190\ : STD_LOGIC;
  signal \gen_decoder[6].axisc_decoder_0_n_191\ : STD_LOGIC;
  signal \gen_decoder[6].axisc_decoder_0_n_192\ : STD_LOGIC;
  signal \gen_decoder[6].axisc_decoder_0_n_193\ : STD_LOGIC;
  signal \gen_decoder[6].axisc_decoder_0_n_194\ : STD_LOGIC;
  signal \gen_decoder[6].axisc_decoder_0_n_195\ : STD_LOGIC;
  signal \gen_decoder[6].axisc_decoder_0_n_196\ : STD_LOGIC;
  signal \gen_decoder[6].axisc_decoder_0_n_197\ : STD_LOGIC;
  signal \gen_decoder[6].axisc_decoder_0_n_198\ : STD_LOGIC;
  signal \gen_decoder[6].axisc_decoder_0_n_199\ : STD_LOGIC;
  signal \gen_decoder[6].axisc_decoder_0_n_2\ : STD_LOGIC;
  signal \gen_decoder[6].axisc_decoder_0_n_20\ : STD_LOGIC;
  signal \gen_decoder[6].axisc_decoder_0_n_200\ : STD_LOGIC;
  signal \gen_decoder[6].axisc_decoder_0_n_201\ : STD_LOGIC;
  signal \gen_decoder[6].axisc_decoder_0_n_202\ : STD_LOGIC;
  signal \gen_decoder[6].axisc_decoder_0_n_203\ : STD_LOGIC;
  signal \gen_decoder[6].axisc_decoder_0_n_204\ : STD_LOGIC;
  signal \gen_decoder[6].axisc_decoder_0_n_205\ : STD_LOGIC;
  signal \gen_decoder[6].axisc_decoder_0_n_206\ : STD_LOGIC;
  signal \gen_decoder[6].axisc_decoder_0_n_207\ : STD_LOGIC;
  signal \gen_decoder[6].axisc_decoder_0_n_208\ : STD_LOGIC;
  signal \gen_decoder[6].axisc_decoder_0_n_209\ : STD_LOGIC;
  signal \gen_decoder[6].axisc_decoder_0_n_21\ : STD_LOGIC;
  signal \gen_decoder[6].axisc_decoder_0_n_210\ : STD_LOGIC;
  signal \gen_decoder[6].axisc_decoder_0_n_211\ : STD_LOGIC;
  signal \gen_decoder[6].axisc_decoder_0_n_212\ : STD_LOGIC;
  signal \gen_decoder[6].axisc_decoder_0_n_213\ : STD_LOGIC;
  signal \gen_decoder[6].axisc_decoder_0_n_214\ : STD_LOGIC;
  signal \gen_decoder[6].axisc_decoder_0_n_215\ : STD_LOGIC;
  signal \gen_decoder[6].axisc_decoder_0_n_216\ : STD_LOGIC;
  signal \gen_decoder[6].axisc_decoder_0_n_217\ : STD_LOGIC;
  signal \gen_decoder[6].axisc_decoder_0_n_218\ : STD_LOGIC;
  signal \gen_decoder[6].axisc_decoder_0_n_219\ : STD_LOGIC;
  signal \gen_decoder[6].axisc_decoder_0_n_22\ : STD_LOGIC;
  signal \gen_decoder[6].axisc_decoder_0_n_220\ : STD_LOGIC;
  signal \gen_decoder[6].axisc_decoder_0_n_221\ : STD_LOGIC;
  signal \gen_decoder[6].axisc_decoder_0_n_222\ : STD_LOGIC;
  signal \gen_decoder[6].axisc_decoder_0_n_223\ : STD_LOGIC;
  signal \gen_decoder[6].axisc_decoder_0_n_224\ : STD_LOGIC;
  signal \gen_decoder[6].axisc_decoder_0_n_225\ : STD_LOGIC;
  signal \gen_decoder[6].axisc_decoder_0_n_226\ : STD_LOGIC;
  signal \gen_decoder[6].axisc_decoder_0_n_227\ : STD_LOGIC;
  signal \gen_decoder[6].axisc_decoder_0_n_228\ : STD_LOGIC;
  signal \gen_decoder[6].axisc_decoder_0_n_229\ : STD_LOGIC;
  signal \gen_decoder[6].axisc_decoder_0_n_23\ : STD_LOGIC;
  signal \gen_decoder[6].axisc_decoder_0_n_230\ : STD_LOGIC;
  signal \gen_decoder[6].axisc_decoder_0_n_231\ : STD_LOGIC;
  signal \gen_decoder[6].axisc_decoder_0_n_232\ : STD_LOGIC;
  signal \gen_decoder[6].axisc_decoder_0_n_233\ : STD_LOGIC;
  signal \gen_decoder[6].axisc_decoder_0_n_234\ : STD_LOGIC;
  signal \gen_decoder[6].axisc_decoder_0_n_235\ : STD_LOGIC;
  signal \gen_decoder[6].axisc_decoder_0_n_236\ : STD_LOGIC;
  signal \gen_decoder[6].axisc_decoder_0_n_237\ : STD_LOGIC;
  signal \gen_decoder[6].axisc_decoder_0_n_238\ : STD_LOGIC;
  signal \gen_decoder[6].axisc_decoder_0_n_239\ : STD_LOGIC;
  signal \gen_decoder[6].axisc_decoder_0_n_24\ : STD_LOGIC;
  signal \gen_decoder[6].axisc_decoder_0_n_240\ : STD_LOGIC;
  signal \gen_decoder[6].axisc_decoder_0_n_241\ : STD_LOGIC;
  signal \gen_decoder[6].axisc_decoder_0_n_242\ : STD_LOGIC;
  signal \gen_decoder[6].axisc_decoder_0_n_243\ : STD_LOGIC;
  signal \gen_decoder[6].axisc_decoder_0_n_244\ : STD_LOGIC;
  signal \gen_decoder[6].axisc_decoder_0_n_245\ : STD_LOGIC;
  signal \gen_decoder[6].axisc_decoder_0_n_246\ : STD_LOGIC;
  signal \gen_decoder[6].axisc_decoder_0_n_247\ : STD_LOGIC;
  signal \gen_decoder[6].axisc_decoder_0_n_248\ : STD_LOGIC;
  signal \gen_decoder[6].axisc_decoder_0_n_249\ : STD_LOGIC;
  signal \gen_decoder[6].axisc_decoder_0_n_25\ : STD_LOGIC;
  signal \gen_decoder[6].axisc_decoder_0_n_250\ : STD_LOGIC;
  signal \gen_decoder[6].axisc_decoder_0_n_251\ : STD_LOGIC;
  signal \gen_decoder[6].axisc_decoder_0_n_252\ : STD_LOGIC;
  signal \gen_decoder[6].axisc_decoder_0_n_253\ : STD_LOGIC;
  signal \gen_decoder[6].axisc_decoder_0_n_254\ : STD_LOGIC;
  signal \gen_decoder[6].axisc_decoder_0_n_255\ : STD_LOGIC;
  signal \gen_decoder[6].axisc_decoder_0_n_256\ : STD_LOGIC;
  signal \gen_decoder[6].axisc_decoder_0_n_257\ : STD_LOGIC;
  signal \gen_decoder[6].axisc_decoder_0_n_258\ : STD_LOGIC;
  signal \gen_decoder[6].axisc_decoder_0_n_259\ : STD_LOGIC;
  signal \gen_decoder[6].axisc_decoder_0_n_26\ : STD_LOGIC;
  signal \gen_decoder[6].axisc_decoder_0_n_260\ : STD_LOGIC;
  signal \gen_decoder[6].axisc_decoder_0_n_261\ : STD_LOGIC;
  signal \gen_decoder[6].axisc_decoder_0_n_262\ : STD_LOGIC;
  signal \gen_decoder[6].axisc_decoder_0_n_263\ : STD_LOGIC;
  signal \gen_decoder[6].axisc_decoder_0_n_264\ : STD_LOGIC;
  signal \gen_decoder[6].axisc_decoder_0_n_265\ : STD_LOGIC;
  signal \gen_decoder[6].axisc_decoder_0_n_266\ : STD_LOGIC;
  signal \gen_decoder[6].axisc_decoder_0_n_268\ : STD_LOGIC;
  signal \gen_decoder[6].axisc_decoder_0_n_269\ : STD_LOGIC;
  signal \gen_decoder[6].axisc_decoder_0_n_27\ : STD_LOGIC;
  signal \gen_decoder[6].axisc_decoder_0_n_28\ : STD_LOGIC;
  signal \gen_decoder[6].axisc_decoder_0_n_29\ : STD_LOGIC;
  signal \gen_decoder[6].axisc_decoder_0_n_3\ : STD_LOGIC;
  signal \gen_decoder[6].axisc_decoder_0_n_30\ : STD_LOGIC;
  signal \gen_decoder[6].axisc_decoder_0_n_31\ : STD_LOGIC;
  signal \gen_decoder[6].axisc_decoder_0_n_32\ : STD_LOGIC;
  signal \gen_decoder[6].axisc_decoder_0_n_33\ : STD_LOGIC;
  signal \gen_decoder[6].axisc_decoder_0_n_34\ : STD_LOGIC;
  signal \gen_decoder[6].axisc_decoder_0_n_35\ : STD_LOGIC;
  signal \gen_decoder[6].axisc_decoder_0_n_36\ : STD_LOGIC;
  signal \gen_decoder[6].axisc_decoder_0_n_37\ : STD_LOGIC;
  signal \gen_decoder[6].axisc_decoder_0_n_38\ : STD_LOGIC;
  signal \gen_decoder[6].axisc_decoder_0_n_39\ : STD_LOGIC;
  signal \gen_decoder[6].axisc_decoder_0_n_4\ : STD_LOGIC;
  signal \gen_decoder[6].axisc_decoder_0_n_40\ : STD_LOGIC;
  signal \gen_decoder[6].axisc_decoder_0_n_41\ : STD_LOGIC;
  signal \gen_decoder[6].axisc_decoder_0_n_42\ : STD_LOGIC;
  signal \gen_decoder[6].axisc_decoder_0_n_43\ : STD_LOGIC;
  signal \gen_decoder[6].axisc_decoder_0_n_44\ : STD_LOGIC;
  signal \gen_decoder[6].axisc_decoder_0_n_45\ : STD_LOGIC;
  signal \gen_decoder[6].axisc_decoder_0_n_46\ : STD_LOGIC;
  signal \gen_decoder[6].axisc_decoder_0_n_47\ : STD_LOGIC;
  signal \gen_decoder[6].axisc_decoder_0_n_48\ : STD_LOGIC;
  signal \gen_decoder[6].axisc_decoder_0_n_49\ : STD_LOGIC;
  signal \gen_decoder[6].axisc_decoder_0_n_5\ : STD_LOGIC;
  signal \gen_decoder[6].axisc_decoder_0_n_50\ : STD_LOGIC;
  signal \gen_decoder[6].axisc_decoder_0_n_51\ : STD_LOGIC;
  signal \gen_decoder[6].axisc_decoder_0_n_52\ : STD_LOGIC;
  signal \gen_decoder[6].axisc_decoder_0_n_53\ : STD_LOGIC;
  signal \gen_decoder[6].axisc_decoder_0_n_54\ : STD_LOGIC;
  signal \gen_decoder[6].axisc_decoder_0_n_55\ : STD_LOGIC;
  signal \gen_decoder[6].axisc_decoder_0_n_56\ : STD_LOGIC;
  signal \gen_decoder[6].axisc_decoder_0_n_57\ : STD_LOGIC;
  signal \gen_decoder[6].axisc_decoder_0_n_58\ : STD_LOGIC;
  signal \gen_decoder[6].axisc_decoder_0_n_59\ : STD_LOGIC;
  signal \gen_decoder[6].axisc_decoder_0_n_6\ : STD_LOGIC;
  signal \gen_decoder[6].axisc_decoder_0_n_60\ : STD_LOGIC;
  signal \gen_decoder[6].axisc_decoder_0_n_61\ : STD_LOGIC;
  signal \gen_decoder[6].axisc_decoder_0_n_62\ : STD_LOGIC;
  signal \gen_decoder[6].axisc_decoder_0_n_63\ : STD_LOGIC;
  signal \gen_decoder[6].axisc_decoder_0_n_64\ : STD_LOGIC;
  signal \gen_decoder[6].axisc_decoder_0_n_65\ : STD_LOGIC;
  signal \gen_decoder[6].axisc_decoder_0_n_66\ : STD_LOGIC;
  signal \gen_decoder[6].axisc_decoder_0_n_67\ : STD_LOGIC;
  signal \gen_decoder[6].axisc_decoder_0_n_68\ : STD_LOGIC;
  signal \gen_decoder[6].axisc_decoder_0_n_69\ : STD_LOGIC;
  signal \gen_decoder[6].axisc_decoder_0_n_7\ : STD_LOGIC;
  signal \gen_decoder[6].axisc_decoder_0_n_70\ : STD_LOGIC;
  signal \gen_decoder[6].axisc_decoder_0_n_71\ : STD_LOGIC;
  signal \gen_decoder[6].axisc_decoder_0_n_72\ : STD_LOGIC;
  signal \gen_decoder[6].axisc_decoder_0_n_73\ : STD_LOGIC;
  signal \gen_decoder[6].axisc_decoder_0_n_74\ : STD_LOGIC;
  signal \gen_decoder[6].axisc_decoder_0_n_75\ : STD_LOGIC;
  signal \gen_decoder[6].axisc_decoder_0_n_76\ : STD_LOGIC;
  signal \gen_decoder[6].axisc_decoder_0_n_77\ : STD_LOGIC;
  signal \gen_decoder[6].axisc_decoder_0_n_78\ : STD_LOGIC;
  signal \gen_decoder[6].axisc_decoder_0_n_79\ : STD_LOGIC;
  signal \gen_decoder[6].axisc_decoder_0_n_8\ : STD_LOGIC;
  signal \gen_decoder[6].axisc_decoder_0_n_80\ : STD_LOGIC;
  signal \gen_decoder[6].axisc_decoder_0_n_81\ : STD_LOGIC;
  signal \gen_decoder[6].axisc_decoder_0_n_82\ : STD_LOGIC;
  signal \gen_decoder[6].axisc_decoder_0_n_83\ : STD_LOGIC;
  signal \gen_decoder[6].axisc_decoder_0_n_84\ : STD_LOGIC;
  signal \gen_decoder[6].axisc_decoder_0_n_85\ : STD_LOGIC;
  signal \gen_decoder[6].axisc_decoder_0_n_86\ : STD_LOGIC;
  signal \gen_decoder[6].axisc_decoder_0_n_87\ : STD_LOGIC;
  signal \gen_decoder[6].axisc_decoder_0_n_88\ : STD_LOGIC;
  signal \gen_decoder[6].axisc_decoder_0_n_89\ : STD_LOGIC;
  signal \gen_decoder[6].axisc_decoder_0_n_9\ : STD_LOGIC;
  signal \gen_decoder[6].axisc_decoder_0_n_90\ : STD_LOGIC;
  signal \gen_decoder[6].axisc_decoder_0_n_91\ : STD_LOGIC;
  signal \gen_decoder[6].axisc_decoder_0_n_92\ : STD_LOGIC;
  signal \gen_decoder[6].axisc_decoder_0_n_93\ : STD_LOGIC;
  signal \gen_decoder[6].axisc_decoder_0_n_94\ : STD_LOGIC;
  signal \gen_decoder[6].axisc_decoder_0_n_95\ : STD_LOGIC;
  signal \gen_decoder[6].axisc_decoder_0_n_96\ : STD_LOGIC;
  signal \gen_decoder[6].axisc_decoder_0_n_97\ : STD_LOGIC;
  signal \gen_decoder[6].axisc_decoder_0_n_98\ : STD_LOGIC;
  signal \gen_decoder[6].axisc_decoder_0_n_99\ : STD_LOGIC;
  signal \gen_static_router.gen_synch.ctrl_reg_synch_reg_n_0_[0]\ : STD_LOGIC;
  signal \gen_static_router.gen_synch.ctrl_reg_synch_reg_n_0_[10]\ : STD_LOGIC;
  signal \gen_static_router.gen_synch.ctrl_reg_synch_reg_n_0_[11]\ : STD_LOGIC;
  signal \gen_static_router.gen_synch.ctrl_reg_synch_reg_n_0_[12]\ : STD_LOGIC;
  signal \gen_static_router.gen_synch.ctrl_reg_synch_reg_n_0_[13]\ : STD_LOGIC;
  signal \gen_static_router.gen_synch.ctrl_reg_synch_reg_n_0_[14]\ : STD_LOGIC;
  signal \gen_static_router.gen_synch.ctrl_reg_synch_reg_n_0_[15]\ : STD_LOGIC;
  signal \gen_static_router.gen_synch.ctrl_reg_synch_reg_n_0_[16]\ : STD_LOGIC;
  signal \gen_static_router.gen_synch.ctrl_reg_synch_reg_n_0_[17]\ : STD_LOGIC;
  signal \gen_static_router.gen_synch.ctrl_reg_synch_reg_n_0_[18]\ : STD_LOGIC;
  signal \gen_static_router.gen_synch.ctrl_reg_synch_reg_n_0_[19]\ : STD_LOGIC;
  signal \gen_static_router.gen_synch.ctrl_reg_synch_reg_n_0_[1]\ : STD_LOGIC;
  signal \gen_static_router.gen_synch.ctrl_reg_synch_reg_n_0_[20]\ : STD_LOGIC;
  signal \gen_static_router.gen_synch.ctrl_reg_synch_reg_n_0_[21]\ : STD_LOGIC;
  signal \gen_static_router.gen_synch.ctrl_reg_synch_reg_n_0_[22]\ : STD_LOGIC;
  signal \gen_static_router.gen_synch.ctrl_reg_synch_reg_n_0_[23]\ : STD_LOGIC;
  signal \gen_static_router.gen_synch.ctrl_reg_synch_reg_n_0_[24]\ : STD_LOGIC;
  signal \gen_static_router.gen_synch.ctrl_reg_synch_reg_n_0_[25]\ : STD_LOGIC;
  signal \gen_static_router.gen_synch.ctrl_reg_synch_reg_n_0_[26]\ : STD_LOGIC;
  signal \gen_static_router.gen_synch.ctrl_reg_synch_reg_n_0_[27]\ : STD_LOGIC;
  signal \gen_static_router.gen_synch.ctrl_reg_synch_reg_n_0_[2]\ : STD_LOGIC;
  signal \gen_static_router.gen_synch.ctrl_reg_synch_reg_n_0_[3]\ : STD_LOGIC;
  signal \gen_static_router.gen_synch.ctrl_reg_synch_reg_n_0_[4]\ : STD_LOGIC;
  signal \gen_static_router.gen_synch.ctrl_reg_synch_reg_n_0_[5]\ : STD_LOGIC;
  signal \gen_static_router.gen_synch.ctrl_reg_synch_reg_n_0_[6]\ : STD_LOGIC;
  signal \gen_static_router.gen_synch.ctrl_reg_synch_reg_n_0_[7]\ : STD_LOGIC;
  signal \gen_static_router.gen_synch.ctrl_reg_synch_reg_n_0_[8]\ : STD_LOGIC;
  signal \gen_static_router.gen_synch.ctrl_reg_synch_reg_n_0_[9]\ : STD_LOGIC;
  signal \gen_static_router.gen_synch.inst_rst_synch_n_0\ : STD_LOGIC;
  signal mi_enable : STD_LOGIC_VECTOR ( 6 downto 0 );
  signal mux_tvalid : STD_LOGIC_VECTOR ( 47 downto 42 );
  signal p_0_in : STD_LOGIC;
  signal p_12_out : STD_LOGIC_VECTOR ( 36 downto 0 );
  signal p_22_out : STD_LOGIC_VECTOR ( 36 downto 0 );
  signal p_27_out : STD_LOGIC_VECTOR ( 36 downto 0 );
  signal p_32_out : STD_LOGIC_VECTOR ( 36 downto 0 );
  signal p_7_out : STD_LOGIC_VECTOR ( 36 downto 0 );
  signal s_axi_ctrl_areset : STD_LOGIC;
  signal \^s_axi_ctrl_wready\ : STD_LOGIC;
  signal si_enable : STD_LOGIC_VECTOR ( 6 downto 0 );
begin
  arb_dest(48) <= \<const0>\;
  arb_dest(47) <= \<const0>\;
  arb_dest(46) <= \<const0>\;
  arb_dest(45) <= \<const0>\;
  arb_dest(44) <= \<const0>\;
  arb_dest(43) <= \<const0>\;
  arb_dest(42) <= \<const0>\;
  arb_dest(41) <= \<const0>\;
  arb_dest(40) <= \<const0>\;
  arb_dest(39) <= \<const0>\;
  arb_dest(38) <= \<const0>\;
  arb_dest(37) <= \<const0>\;
  arb_dest(36) <= \<const0>\;
  arb_dest(35) <= \<const0>\;
  arb_dest(34) <= \<const0>\;
  arb_dest(33) <= \<const0>\;
  arb_dest(32) <= \<const0>\;
  arb_dest(31) <= \<const0>\;
  arb_dest(30) <= \<const0>\;
  arb_dest(29) <= \<const0>\;
  arb_dest(28) <= \<const0>\;
  arb_dest(27) <= \<const0>\;
  arb_dest(26) <= \<const0>\;
  arb_dest(25) <= \<const0>\;
  arb_dest(24) <= \<const0>\;
  arb_dest(23) <= \<const0>\;
  arb_dest(22) <= \<const0>\;
  arb_dest(21) <= \<const0>\;
  arb_dest(20) <= \<const0>\;
  arb_dest(19) <= \<const0>\;
  arb_dest(18) <= \<const0>\;
  arb_dest(17) <= \<const0>\;
  arb_dest(16) <= \<const0>\;
  arb_dest(15) <= \<const0>\;
  arb_dest(14) <= \<const0>\;
  arb_dest(13) <= \<const0>\;
  arb_dest(12) <= \<const0>\;
  arb_dest(11) <= \<const0>\;
  arb_dest(10) <= \<const0>\;
  arb_dest(9) <= \<const0>\;
  arb_dest(8) <= \<const0>\;
  arb_dest(7) <= \<const0>\;
  arb_dest(6) <= \<const0>\;
  arb_dest(5) <= \<const0>\;
  arb_dest(4) <= \<const0>\;
  arb_dest(3) <= \<const0>\;
  arb_dest(2) <= \<const0>\;
  arb_dest(1) <= \<const0>\;
  arb_dest(0) <= \<const0>\;
  arb_done(6) <= \<const0>\;
  arb_done(5) <= \<const0>\;
  arb_done(4) <= \<const0>\;
  arb_done(3) <= \<const0>\;
  arb_done(2) <= \<const0>\;
  arb_done(1) <= \<const0>\;
  arb_done(0) <= \<const0>\;
  arb_id(48) <= \<const0>\;
  arb_id(47) <= \<const0>\;
  arb_id(46) <= \<const0>\;
  arb_id(45) <= \<const0>\;
  arb_id(44) <= \<const0>\;
  arb_id(43) <= \<const0>\;
  arb_id(42) <= \<const0>\;
  arb_id(41) <= \<const0>\;
  arb_id(40) <= \<const0>\;
  arb_id(39) <= \<const0>\;
  arb_id(38) <= \<const0>\;
  arb_id(37) <= \<const0>\;
  arb_id(36) <= \<const0>\;
  arb_id(35) <= \<const0>\;
  arb_id(34) <= \<const0>\;
  arb_id(33) <= \<const0>\;
  arb_id(32) <= \<const0>\;
  arb_id(31) <= \<const0>\;
  arb_id(30) <= \<const0>\;
  arb_id(29) <= \<const0>\;
  arb_id(28) <= \<const0>\;
  arb_id(27) <= \<const0>\;
  arb_id(26) <= \<const0>\;
  arb_id(25) <= \<const0>\;
  arb_id(24) <= \<const0>\;
  arb_id(23) <= \<const0>\;
  arb_id(22) <= \<const0>\;
  arb_id(21) <= \<const0>\;
  arb_id(20) <= \<const0>\;
  arb_id(19) <= \<const0>\;
  arb_id(18) <= \<const0>\;
  arb_id(17) <= \<const0>\;
  arb_id(16) <= \<const0>\;
  arb_id(15) <= \<const0>\;
  arb_id(14) <= \<const0>\;
  arb_id(13) <= \<const0>\;
  arb_id(12) <= \<const0>\;
  arb_id(11) <= \<const0>\;
  arb_id(10) <= \<const0>\;
  arb_id(9) <= \<const0>\;
  arb_id(8) <= \<const0>\;
  arb_id(7) <= \<const0>\;
  arb_id(6) <= \<const0>\;
  arb_id(5) <= \<const0>\;
  arb_id(4) <= \<const0>\;
  arb_id(3) <= \<const0>\;
  arb_id(2) <= \<const0>\;
  arb_id(1) <= \<const0>\;
  arb_id(0) <= \<const0>\;
  arb_last(48) <= \<const0>\;
  arb_last(47) <= \<const0>\;
  arb_last(46) <= \<const0>\;
  arb_last(45) <= \<const0>\;
  arb_last(44) <= \<const0>\;
  arb_last(43) <= \<const0>\;
  arb_last(42) <= \<const0>\;
  arb_last(41) <= \<const0>\;
  arb_last(40) <= \<const0>\;
  arb_last(39) <= \<const0>\;
  arb_last(38) <= \<const0>\;
  arb_last(37) <= \<const0>\;
  arb_last(36) <= \<const0>\;
  arb_last(35) <= \<const0>\;
  arb_last(34) <= \<const0>\;
  arb_last(33) <= \<const0>\;
  arb_last(32) <= \<const0>\;
  arb_last(31) <= \<const0>\;
  arb_last(30) <= \<const0>\;
  arb_last(29) <= \<const0>\;
  arb_last(28) <= \<const0>\;
  arb_last(27) <= \<const0>\;
  arb_last(26) <= \<const0>\;
  arb_last(25) <= \<const0>\;
  arb_last(24) <= \<const0>\;
  arb_last(23) <= \<const0>\;
  arb_last(22) <= \<const0>\;
  arb_last(21) <= \<const0>\;
  arb_last(20) <= \<const0>\;
  arb_last(19) <= \<const0>\;
  arb_last(18) <= \<const0>\;
  arb_last(17) <= \<const0>\;
  arb_last(16) <= \<const0>\;
  arb_last(15) <= \<const0>\;
  arb_last(14) <= \<const0>\;
  arb_last(13) <= \<const0>\;
  arb_last(12) <= \<const0>\;
  arb_last(11) <= \<const0>\;
  arb_last(10) <= \<const0>\;
  arb_last(9) <= \<const0>\;
  arb_last(8) <= \<const0>\;
  arb_last(7) <= \<const0>\;
  arb_last(6) <= \<const0>\;
  arb_last(5) <= \<const0>\;
  arb_last(4) <= \<const0>\;
  arb_last(3) <= \<const0>\;
  arb_last(2) <= \<const0>\;
  arb_last(1) <= \<const0>\;
  arb_last(0) <= \<const0>\;
  arb_req(48) <= \<const0>\;
  arb_req(47) <= \<const0>\;
  arb_req(46) <= \<const0>\;
  arb_req(45) <= \<const0>\;
  arb_req(44) <= \<const0>\;
  arb_req(43) <= \<const0>\;
  arb_req(42) <= \<const0>\;
  arb_req(41) <= \<const0>\;
  arb_req(40) <= \<const0>\;
  arb_req(39) <= \<const0>\;
  arb_req(38) <= \<const0>\;
  arb_req(37) <= \<const0>\;
  arb_req(36) <= \<const0>\;
  arb_req(35) <= \<const0>\;
  arb_req(34) <= \<const0>\;
  arb_req(33) <= \<const0>\;
  arb_req(32) <= \<const0>\;
  arb_req(31) <= \<const0>\;
  arb_req(30) <= \<const0>\;
  arb_req(29) <= \<const0>\;
  arb_req(28) <= \<const0>\;
  arb_req(27) <= \<const0>\;
  arb_req(26) <= \<const0>\;
  arb_req(25) <= \<const0>\;
  arb_req(24) <= \<const0>\;
  arb_req(23) <= \<const0>\;
  arb_req(22) <= \<const0>\;
  arb_req(21) <= \<const0>\;
  arb_req(20) <= \<const0>\;
  arb_req(19) <= \<const0>\;
  arb_req(18) <= \<const0>\;
  arb_req(17) <= \<const0>\;
  arb_req(16) <= \<const0>\;
  arb_req(15) <= \<const0>\;
  arb_req(14) <= \<const0>\;
  arb_req(13) <= \<const0>\;
  arb_req(12) <= \<const0>\;
  arb_req(11) <= \<const0>\;
  arb_req(10) <= \<const0>\;
  arb_req(9) <= \<const0>\;
  arb_req(8) <= \<const0>\;
  arb_req(7) <= \<const0>\;
  arb_req(6) <= \<const0>\;
  arb_req(5) <= \<const0>\;
  arb_req(4) <= \<const0>\;
  arb_req(3) <= \<const0>\;
  arb_req(2) <= \<const0>\;
  arb_req(1) <= \<const0>\;
  arb_req(0) <= \<const0>\;
  arb_user(48) <= \<const0>\;
  arb_user(47) <= \<const0>\;
  arb_user(46) <= \<const0>\;
  arb_user(45) <= \<const0>\;
  arb_user(44) <= \<const0>\;
  arb_user(43) <= \<const0>\;
  arb_user(42) <= \<const0>\;
  arb_user(41) <= \<const0>\;
  arb_user(40) <= \<const0>\;
  arb_user(39) <= \<const0>\;
  arb_user(38) <= \<const0>\;
  arb_user(37) <= \<const0>\;
  arb_user(36) <= \<const0>\;
  arb_user(35) <= \<const0>\;
  arb_user(34) <= \<const0>\;
  arb_user(33) <= \<const0>\;
  arb_user(32) <= \<const0>\;
  arb_user(31) <= \<const0>\;
  arb_user(30) <= \<const0>\;
  arb_user(29) <= \<const0>\;
  arb_user(28) <= \<const0>\;
  arb_user(27) <= \<const0>\;
  arb_user(26) <= \<const0>\;
  arb_user(25) <= \<const0>\;
  arb_user(24) <= \<const0>\;
  arb_user(23) <= \<const0>\;
  arb_user(22) <= \<const0>\;
  arb_user(21) <= \<const0>\;
  arb_user(20) <= \<const0>\;
  arb_user(19) <= \<const0>\;
  arb_user(18) <= \<const0>\;
  arb_user(17) <= \<const0>\;
  arb_user(16) <= \<const0>\;
  arb_user(15) <= \<const0>\;
  arb_user(14) <= \<const0>\;
  arb_user(13) <= \<const0>\;
  arb_user(12) <= \<const0>\;
  arb_user(11) <= \<const0>\;
  arb_user(10) <= \<const0>\;
  arb_user(9) <= \<const0>\;
  arb_user(8) <= \<const0>\;
  arb_user(7) <= \<const0>\;
  arb_user(6) <= \<const0>\;
  arb_user(5) <= \<const0>\;
  arb_user(4) <= \<const0>\;
  arb_user(3) <= \<const0>\;
  arb_user(2) <= \<const0>\;
  arb_user(1) <= \<const0>\;
  arb_user(0) <= \<const0>\;
  m_axis_tdest(6) <= \<const0>\;
  m_axis_tdest(5) <= \<const0>\;
  m_axis_tdest(4) <= \<const0>\;
  m_axis_tdest(3) <= \<const0>\;
  m_axis_tdest(2) <= \<const0>\;
  m_axis_tdest(1) <= \<const0>\;
  m_axis_tdest(0) <= \<const0>\;
  m_axis_tid(6) <= \<const0>\;
  m_axis_tid(5) <= \<const0>\;
  m_axis_tid(4) <= \<const0>\;
  m_axis_tid(3) <= \<const0>\;
  m_axis_tid(2) <= \<const0>\;
  m_axis_tid(1) <= \<const0>\;
  m_axis_tid(0) <= \<const0>\;
  m_axis_tstrb(27) <= \<const0>\;
  m_axis_tstrb(26) <= \<const0>\;
  m_axis_tstrb(25) <= \<const0>\;
  m_axis_tstrb(24) <= \<const0>\;
  m_axis_tstrb(23) <= \<const0>\;
  m_axis_tstrb(22) <= \<const0>\;
  m_axis_tstrb(21) <= \<const0>\;
  m_axis_tstrb(20) <= \<const0>\;
  m_axis_tstrb(19) <= \<const0>\;
  m_axis_tstrb(18) <= \<const0>\;
  m_axis_tstrb(17) <= \<const0>\;
  m_axis_tstrb(16) <= \<const0>\;
  m_axis_tstrb(15) <= \<const0>\;
  m_axis_tstrb(14) <= \<const0>\;
  m_axis_tstrb(13) <= \<const0>\;
  m_axis_tstrb(12) <= \<const0>\;
  m_axis_tstrb(11) <= \<const0>\;
  m_axis_tstrb(10) <= \<const0>\;
  m_axis_tstrb(9) <= \<const0>\;
  m_axis_tstrb(8) <= \<const0>\;
  m_axis_tstrb(7) <= \<const0>\;
  m_axis_tstrb(6) <= \<const0>\;
  m_axis_tstrb(5) <= \<const0>\;
  m_axis_tstrb(4) <= \<const0>\;
  m_axis_tstrb(3) <= \<const0>\;
  m_axis_tstrb(2) <= \<const0>\;
  m_axis_tstrb(1) <= \<const0>\;
  m_axis_tstrb(0) <= \<const0>\;
  m_axis_tuser(6) <= \<const0>\;
  m_axis_tuser(5) <= \<const0>\;
  m_axis_tuser(4) <= \<const0>\;
  m_axis_tuser(3) <= \<const0>\;
  m_axis_tuser(2) <= \<const0>\;
  m_axis_tuser(1) <= \<const0>\;
  m_axis_tuser(0) <= \<const0>\;
  s_axi_ctrl_awready <= \^s_axi_ctrl_wready\;
  s_axi_ctrl_bresp(1) <= \<const0>\;
  s_axi_ctrl_bresp(0) <= \<const0>\;
  s_axi_ctrl_rresp(1) <= \<const0>\;
  s_axi_ctrl_rresp(0) <= \<const0>\;
  s_axi_ctrl_wready <= \^s_axi_ctrl_wready\;
  s_decode_err(6) <= \<const0>\;
  s_decode_err(5) <= \<const0>\;
  s_decode_err(4) <= \<const0>\;
  s_decode_err(3) <= \<const0>\;
  s_decode_err(2) <= \<const0>\;
  s_decode_err(1) <= \<const0>\;
  s_decode_err(0) <= \<const0>\;
GND: unisim.vcomponents.GND
     port map (
      G => \<const0>\
    );
areset_r_reg: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => '1',
      D => \gen_static_router.gen_synch.inst_rst_synch_n_0\,
      Q => areset_r,
      R => '0'
    );
\gen_decoder[0].axisc_decoder_0\: entity work.\top_xbar_4_axis_switch_v1_1_8_axisc_decoder\
     port map (
      S_AXIS_TPAYLOAD(36) => s_axis_tlast(0),
      S_AXIS_TPAYLOAD(35 downto 32) => s_axis_tkeep(3 downto 0),
      S_AXIS_TPAYLOAD(31 downto 0) => s_axis_tdata(31 downto 0),
      aclk => aclk,
      aclken => aclken,
      areset_r => areset_r,
      ctrl_reg_synch(32) => si_enable(0),
      ctrl_reg_synch(31) => mi_enable(6),
      ctrl_reg_synch(30 downto 26) => mi_enable(4 downto 0),
      ctrl_reg_synch(25) => \gen_static_router.gen_synch.ctrl_reg_synch_reg_n_0_[27]\,
      ctrl_reg_synch(24) => \gen_static_router.gen_synch.ctrl_reg_synch_reg_n_0_[26]\,
      ctrl_reg_synch(23) => \gen_static_router.gen_synch.ctrl_reg_synch_reg_n_0_[25]\,
      ctrl_reg_synch(22) => \gen_static_router.gen_synch.ctrl_reg_synch_reg_n_0_[24]\,
      ctrl_reg_synch(21) => \gen_static_router.gen_synch.ctrl_reg_synch_reg_n_0_[23]\,
      ctrl_reg_synch(20) => \gen_static_router.gen_synch.ctrl_reg_synch_reg_n_0_[22]\,
      ctrl_reg_synch(19) => \gen_static_router.gen_synch.ctrl_reg_synch_reg_n_0_[19]\,
      ctrl_reg_synch(18) => \gen_static_router.gen_synch.ctrl_reg_synch_reg_n_0_[18]\,
      ctrl_reg_synch(17) => \gen_static_router.gen_synch.ctrl_reg_synch_reg_n_0_[17]\,
      ctrl_reg_synch(16) => \gen_static_router.gen_synch.ctrl_reg_synch_reg_n_0_[16]\,
      ctrl_reg_synch(15) => \gen_static_router.gen_synch.ctrl_reg_synch_reg_n_0_[15]\,
      ctrl_reg_synch(14) => \gen_static_router.gen_synch.ctrl_reg_synch_reg_n_0_[14]\,
      ctrl_reg_synch(13) => \gen_static_router.gen_synch.ctrl_reg_synch_reg_n_0_[13]\,
      ctrl_reg_synch(12) => \gen_static_router.gen_synch.ctrl_reg_synch_reg_n_0_[12]\,
      ctrl_reg_synch(11) => \gen_static_router.gen_synch.ctrl_reg_synch_reg_n_0_[11]\,
      ctrl_reg_synch(10) => \gen_static_router.gen_synch.ctrl_reg_synch_reg_n_0_[10]\,
      ctrl_reg_synch(9) => \gen_static_router.gen_synch.ctrl_reg_synch_reg_n_0_[9]\,
      ctrl_reg_synch(8) => \gen_static_router.gen_synch.ctrl_reg_synch_reg_n_0_[8]\,
      ctrl_reg_synch(7) => \gen_static_router.gen_synch.ctrl_reg_synch_reg_n_0_[7]\,
      ctrl_reg_synch(6) => \gen_static_router.gen_synch.ctrl_reg_synch_reg_n_0_[6]\,
      ctrl_reg_synch(5) => \gen_static_router.gen_synch.ctrl_reg_synch_reg_n_0_[5]\,
      ctrl_reg_synch(4) => \gen_static_router.gen_synch.ctrl_reg_synch_reg_n_0_[4]\,
      ctrl_reg_synch(3) => \gen_static_router.gen_synch.ctrl_reg_synch_reg_n_0_[3]\,
      ctrl_reg_synch(2) => \gen_static_router.gen_synch.ctrl_reg_synch_reg_n_0_[2]\,
      ctrl_reg_synch(1) => \gen_static_router.gen_synch.ctrl_reg_synch_reg_n_0_[1]\,
      ctrl_reg_synch(0) => \gen_static_router.gen_synch.ctrl_reg_synch_reg_n_0_[0]\,
      \gen_static_router.gen_synch.ctrl_reg_synch_reg[21]\ => \gen_decoder[4].axisc_decoder_0_n_0\,
      \gen_static_router.gen_synch.ctrl_reg_synch_reg[28]\ => \gen_decoder[6].axisc_decoder_0_n_268\,
      \gen_static_router.gen_synch.ctrl_reg_synch_reg[30]\ => \gen_decoder[6].axisc_decoder_0_n_269\,
      \gen_static_router.gen_synch.ctrl_reg_synch_reg[33]\ => \gen_decoder[4].axisc_decoder_0_n_3\,
      m_axis_tready(5) => m_axis_tready(6),
      m_axis_tready(4 downto 0) => m_axis_tready(4 downto 0),
      mux_tvalid(0) => mux_tvalid(42),
      p_32_out(36 downto 0) => p_32_out(36 downto 0),
      \s_axis_tready[0]\ => s_axis_tready(0),
      s_axis_tvalid(0) => s_axis_tvalid(0)
    );
\gen_decoder[1].axisc_decoder_0\: entity work.\top_xbar_4_axis_switch_v1_1_8_axisc_decoder_0\
     port map (
      S_AXIS_TPAYLOAD(36) => s_axis_tlast(1),
      S_AXIS_TPAYLOAD(35 downto 32) => s_axis_tkeep(7 downto 4),
      S_AXIS_TPAYLOAD(31 downto 0) => s_axis_tdata(63 downto 32),
      aclk => aclk,
      aclken => aclken,
      areset_r => areset_r,
      ctrl_reg_synch(33) => si_enable(1),
      ctrl_reg_synch(32) => mi_enable(6),
      ctrl_reg_synch(31 downto 27) => mi_enable(4 downto 0),
      ctrl_reg_synch(26) => \gen_static_router.gen_synch.ctrl_reg_synch_reg_n_0_[27]\,
      ctrl_reg_synch(25) => \gen_static_router.gen_synch.ctrl_reg_synch_reg_n_0_[26]\,
      ctrl_reg_synch(24) => \gen_static_router.gen_synch.ctrl_reg_synch_reg_n_0_[25]\,
      ctrl_reg_synch(23) => \gen_static_router.gen_synch.ctrl_reg_synch_reg_n_0_[24]\,
      ctrl_reg_synch(22) => \gen_static_router.gen_synch.ctrl_reg_synch_reg_n_0_[23]\,
      ctrl_reg_synch(21) => \gen_static_router.gen_synch.ctrl_reg_synch_reg_n_0_[22]\,
      ctrl_reg_synch(20) => \gen_static_router.gen_synch.ctrl_reg_synch_reg_n_0_[20]\,
      ctrl_reg_synch(19) => \gen_static_router.gen_synch.ctrl_reg_synch_reg_n_0_[19]\,
      ctrl_reg_synch(18) => \gen_static_router.gen_synch.ctrl_reg_synch_reg_n_0_[18]\,
      ctrl_reg_synch(17) => \gen_static_router.gen_synch.ctrl_reg_synch_reg_n_0_[17]\,
      ctrl_reg_synch(16) => \gen_static_router.gen_synch.ctrl_reg_synch_reg_n_0_[16]\,
      ctrl_reg_synch(15) => \gen_static_router.gen_synch.ctrl_reg_synch_reg_n_0_[15]\,
      ctrl_reg_synch(14) => \gen_static_router.gen_synch.ctrl_reg_synch_reg_n_0_[14]\,
      ctrl_reg_synch(13) => \gen_static_router.gen_synch.ctrl_reg_synch_reg_n_0_[13]\,
      ctrl_reg_synch(12) => \gen_static_router.gen_synch.ctrl_reg_synch_reg_n_0_[12]\,
      ctrl_reg_synch(11) => \gen_static_router.gen_synch.ctrl_reg_synch_reg_n_0_[11]\,
      ctrl_reg_synch(10) => \gen_static_router.gen_synch.ctrl_reg_synch_reg_n_0_[10]\,
      ctrl_reg_synch(9) => \gen_static_router.gen_synch.ctrl_reg_synch_reg_n_0_[9]\,
      ctrl_reg_synch(8) => \gen_static_router.gen_synch.ctrl_reg_synch_reg_n_0_[8]\,
      ctrl_reg_synch(7) => \gen_static_router.gen_synch.ctrl_reg_synch_reg_n_0_[7]\,
      ctrl_reg_synch(6) => \gen_static_router.gen_synch.ctrl_reg_synch_reg_n_0_[6]\,
      ctrl_reg_synch(5) => \gen_static_router.gen_synch.ctrl_reg_synch_reg_n_0_[5]\,
      ctrl_reg_synch(4) => \gen_static_router.gen_synch.ctrl_reg_synch_reg_n_0_[4]\,
      ctrl_reg_synch(3) => \gen_static_router.gen_synch.ctrl_reg_synch_reg_n_0_[3]\,
      ctrl_reg_synch(2) => \gen_static_router.gen_synch.ctrl_reg_synch_reg_n_0_[2]\,
      ctrl_reg_synch(1) => \gen_static_router.gen_synch.ctrl_reg_synch_reg_n_0_[1]\,
      ctrl_reg_synch(0) => \gen_static_router.gen_synch.ctrl_reg_synch_reg_n_0_[0]\,
      \gen_static_router.gen_synch.ctrl_reg_synch_reg[21]\ => \gen_decoder[5].axisc_decoder_0_n_0\,
      \gen_static_router.gen_synch.ctrl_reg_synch_reg[28]\ => \gen_decoder[6].axisc_decoder_0_n_268\,
      \gen_static_router.gen_synch.ctrl_reg_synch_reg[30]\ => \gen_decoder[6].axisc_decoder_0_n_269\,
      m_axis_tready(5) => m_axis_tready(6),
      m_axis_tready(4 downto 0) => m_axis_tready(4 downto 0),
      mux_tvalid(0) => mux_tvalid(43),
      p_27_out(36 downto 0) => p_27_out(36 downto 0),
      \s_axis_tready[1]\ => s_axis_tready(1),
      s_axis_tvalid(0) => s_axis_tvalid(1)
    );
\gen_decoder[2].axisc_decoder_0\: entity work.\top_xbar_4_axis_switch_v1_1_8_axisc_decoder_1\
     port map (
      S_AXIS_TPAYLOAD(36) => s_axis_tlast(2),
      S_AXIS_TPAYLOAD(35 downto 32) => s_axis_tkeep(11 downto 8),
      S_AXIS_TPAYLOAD(31 downto 0) => s_axis_tdata(95 downto 64),
      aclk => aclk,
      aclken => aclken,
      areset_r => areset_r,
      ctrl_reg_synch(33) => si_enable(2),
      ctrl_reg_synch(32) => mi_enable(6),
      ctrl_reg_synch(31 downto 27) => mi_enable(4 downto 0),
      ctrl_reg_synch(26) => \gen_static_router.gen_synch.ctrl_reg_synch_reg_n_0_[27]\,
      ctrl_reg_synch(25) => \gen_static_router.gen_synch.ctrl_reg_synch_reg_n_0_[26]\,
      ctrl_reg_synch(24) => \gen_static_router.gen_synch.ctrl_reg_synch_reg_n_0_[25]\,
      ctrl_reg_synch(23) => \gen_static_router.gen_synch.ctrl_reg_synch_reg_n_0_[24]\,
      ctrl_reg_synch(22) => \gen_static_router.gen_synch.ctrl_reg_synch_reg_n_0_[23]\,
      ctrl_reg_synch(21) => \gen_static_router.gen_synch.ctrl_reg_synch_reg_n_0_[22]\,
      ctrl_reg_synch(20) => \gen_static_router.gen_synch.ctrl_reg_synch_reg_n_0_[21]\,
      ctrl_reg_synch(19) => \gen_static_router.gen_synch.ctrl_reg_synch_reg_n_0_[19]\,
      ctrl_reg_synch(18) => \gen_static_router.gen_synch.ctrl_reg_synch_reg_n_0_[18]\,
      ctrl_reg_synch(17) => \gen_static_router.gen_synch.ctrl_reg_synch_reg_n_0_[17]\,
      ctrl_reg_synch(16) => \gen_static_router.gen_synch.ctrl_reg_synch_reg_n_0_[16]\,
      ctrl_reg_synch(15) => \gen_static_router.gen_synch.ctrl_reg_synch_reg_n_0_[15]\,
      ctrl_reg_synch(14) => \gen_static_router.gen_synch.ctrl_reg_synch_reg_n_0_[14]\,
      ctrl_reg_synch(13) => \gen_static_router.gen_synch.ctrl_reg_synch_reg_n_0_[13]\,
      ctrl_reg_synch(12) => \gen_static_router.gen_synch.ctrl_reg_synch_reg_n_0_[12]\,
      ctrl_reg_synch(11) => \gen_static_router.gen_synch.ctrl_reg_synch_reg_n_0_[11]\,
      ctrl_reg_synch(10) => \gen_static_router.gen_synch.ctrl_reg_synch_reg_n_0_[10]\,
      ctrl_reg_synch(9) => \gen_static_router.gen_synch.ctrl_reg_synch_reg_n_0_[9]\,
      ctrl_reg_synch(8) => \gen_static_router.gen_synch.ctrl_reg_synch_reg_n_0_[8]\,
      ctrl_reg_synch(7) => \gen_static_router.gen_synch.ctrl_reg_synch_reg_n_0_[7]\,
      ctrl_reg_synch(6) => \gen_static_router.gen_synch.ctrl_reg_synch_reg_n_0_[6]\,
      ctrl_reg_synch(5) => \gen_static_router.gen_synch.ctrl_reg_synch_reg_n_0_[5]\,
      ctrl_reg_synch(4) => \gen_static_router.gen_synch.ctrl_reg_synch_reg_n_0_[4]\,
      ctrl_reg_synch(3) => \gen_static_router.gen_synch.ctrl_reg_synch_reg_n_0_[3]\,
      ctrl_reg_synch(2) => \gen_static_router.gen_synch.ctrl_reg_synch_reg_n_0_[2]\,
      ctrl_reg_synch(1) => \gen_static_router.gen_synch.ctrl_reg_synch_reg_n_0_[1]\,
      ctrl_reg_synch(0) => \gen_static_router.gen_synch.ctrl_reg_synch_reg_n_0_[0]\,
      \gen_static_router.gen_synch.ctrl_reg_synch_reg[28]\ => \gen_decoder[6].axisc_decoder_0_n_268\,
      \gen_static_router.gen_synch.ctrl_reg_synch_reg[30]\ => \gen_decoder[6].axisc_decoder_0_n_269\,
      \gen_static_router.gen_synch.ctrl_reg_synch_reg[33]\ => \gen_decoder[6].axisc_decoder_0_n_227\,
      m_axis_tready(5) => m_axis_tready(6),
      m_axis_tready(4 downto 0) => m_axis_tready(4 downto 0),
      mux_tvalid(0) => mux_tvalid(44),
      p_22_out(36 downto 0) => p_22_out(36 downto 0),
      \s_axis_tready[2]\ => s_axis_tready(2),
      s_axis_tvalid(0) => s_axis_tvalid(2)
    );
\gen_decoder[3].axisc_decoder_0\: entity work.\top_xbar_4_axis_switch_v1_1_8_axisc_decoder_2\
     port map (
      S_AXIS_TPAYLOAD(36) => s_axis_tlast(3),
      S_AXIS_TPAYLOAD(35 downto 32) => s_axis_tkeep(15 downto 12),
      S_AXIS_TPAYLOAD(31 downto 0) => s_axis_tdata(127 downto 96),
      aclk => aclk,
      aclken => aclken,
      areset_r => areset_r,
      ctrl_reg_synch(35) => si_enable(3),
      ctrl_reg_synch(34 downto 28) => mi_enable(6 downto 0),
      ctrl_reg_synch(27) => \gen_static_router.gen_synch.ctrl_reg_synch_reg_n_0_[27]\,
      ctrl_reg_synch(26) => \gen_static_router.gen_synch.ctrl_reg_synch_reg_n_0_[26]\,
      ctrl_reg_synch(25) => \gen_static_router.gen_synch.ctrl_reg_synch_reg_n_0_[25]\,
      ctrl_reg_synch(24) => \gen_static_router.gen_synch.ctrl_reg_synch_reg_n_0_[24]\,
      ctrl_reg_synch(23) => \gen_static_router.gen_synch.ctrl_reg_synch_reg_n_0_[23]\,
      ctrl_reg_synch(22) => \gen_static_router.gen_synch.ctrl_reg_synch_reg_n_0_[22]\,
      ctrl_reg_synch(21) => \gen_static_router.gen_synch.ctrl_reg_synch_reg_n_0_[21]\,
      ctrl_reg_synch(20) => \gen_static_router.gen_synch.ctrl_reg_synch_reg_n_0_[20]\,
      ctrl_reg_synch(19) => \gen_static_router.gen_synch.ctrl_reg_synch_reg_n_0_[19]\,
      ctrl_reg_synch(18) => \gen_static_router.gen_synch.ctrl_reg_synch_reg_n_0_[18]\,
      ctrl_reg_synch(17) => \gen_static_router.gen_synch.ctrl_reg_synch_reg_n_0_[17]\,
      ctrl_reg_synch(16) => \gen_static_router.gen_synch.ctrl_reg_synch_reg_n_0_[16]\,
      ctrl_reg_synch(15) => \gen_static_router.gen_synch.ctrl_reg_synch_reg_n_0_[15]\,
      ctrl_reg_synch(14) => \gen_static_router.gen_synch.ctrl_reg_synch_reg_n_0_[14]\,
      ctrl_reg_synch(13) => \gen_static_router.gen_synch.ctrl_reg_synch_reg_n_0_[13]\,
      ctrl_reg_synch(12) => \gen_static_router.gen_synch.ctrl_reg_synch_reg_n_0_[12]\,
      ctrl_reg_synch(11) => \gen_static_router.gen_synch.ctrl_reg_synch_reg_n_0_[11]\,
      ctrl_reg_synch(10) => \gen_static_router.gen_synch.ctrl_reg_synch_reg_n_0_[10]\,
      ctrl_reg_synch(9) => \gen_static_router.gen_synch.ctrl_reg_synch_reg_n_0_[9]\,
      ctrl_reg_synch(8) => \gen_static_router.gen_synch.ctrl_reg_synch_reg_n_0_[8]\,
      ctrl_reg_synch(7) => \gen_static_router.gen_synch.ctrl_reg_synch_reg_n_0_[7]\,
      ctrl_reg_synch(6) => \gen_static_router.gen_synch.ctrl_reg_synch_reg_n_0_[6]\,
      ctrl_reg_synch(5) => \gen_static_router.gen_synch.ctrl_reg_synch_reg_n_0_[5]\,
      ctrl_reg_synch(4) => \gen_static_router.gen_synch.ctrl_reg_synch_reg_n_0_[4]\,
      ctrl_reg_synch(3) => \gen_static_router.gen_synch.ctrl_reg_synch_reg_n_0_[3]\,
      ctrl_reg_synch(2) => \gen_static_router.gen_synch.ctrl_reg_synch_reg_n_0_[2]\,
      ctrl_reg_synch(1) => \gen_static_router.gen_synch.ctrl_reg_synch_reg_n_0_[1]\,
      ctrl_reg_synch(0) => \gen_static_router.gen_synch.ctrl_reg_synch_reg_n_0_[0]\,
      \gen_AB_reg_slice.state_reg[0]\ => \gen_decoder[6].axisc_decoder_0_n_37\,
      \gen_AB_reg_slice.state_reg[0]_0\(2 downto 0) => mux_tvalid(44 downto 42),
      \gen_AB_reg_slice.state_reg[0]_1\ => \gen_decoder[6].axisc_decoder_0_n_75\,
      \gen_AB_reg_slice.state_reg[0]_2\ => \gen_decoder[6].axisc_decoder_0_n_113\,
      \gen_AB_reg_slice.state_reg[0]_3\ => \gen_decoder[6].axisc_decoder_0_n_151\,
      \gen_AB_reg_slice.state_reg[0]_4\ => \gen_decoder[6].axisc_decoder_0_n_189\,
      \gen_AB_reg_slice.state_reg[0]_5\ => \gen_decoder[6].axisc_decoder_0_n_228\,
      \gen_AB_reg_slice.state_reg[0]_6\ => \gen_decoder[6].axisc_decoder_0_n_266\,
      \gen_static_router.gen_synch.ctrl_reg_synch_reg[13]\ => \gen_decoder[6].axisc_decoder_0_n_114\,
      \gen_static_router.gen_synch.ctrl_reg_synch_reg[13]_0\ => \gen_decoder[6].axisc_decoder_0_n_115\,
      \gen_static_router.gen_synch.ctrl_reg_synch_reg[13]_1\ => \gen_decoder[6].axisc_decoder_0_n_116\,
      \gen_static_router.gen_synch.ctrl_reg_synch_reg[13]_10\ => \gen_decoder[6].axisc_decoder_0_n_125\,
      \gen_static_router.gen_synch.ctrl_reg_synch_reg[13]_11\ => \gen_decoder[6].axisc_decoder_0_n_126\,
      \gen_static_router.gen_synch.ctrl_reg_synch_reg[13]_12\ => \gen_decoder[6].axisc_decoder_0_n_127\,
      \gen_static_router.gen_synch.ctrl_reg_synch_reg[13]_13\ => \gen_decoder[6].axisc_decoder_0_n_128\,
      \gen_static_router.gen_synch.ctrl_reg_synch_reg[13]_14\ => \gen_decoder[6].axisc_decoder_0_n_129\,
      \gen_static_router.gen_synch.ctrl_reg_synch_reg[13]_15\ => \gen_decoder[6].axisc_decoder_0_n_130\,
      \gen_static_router.gen_synch.ctrl_reg_synch_reg[13]_16\ => \gen_decoder[6].axisc_decoder_0_n_131\,
      \gen_static_router.gen_synch.ctrl_reg_synch_reg[13]_17\ => \gen_decoder[6].axisc_decoder_0_n_132\,
      \gen_static_router.gen_synch.ctrl_reg_synch_reg[13]_18\ => \gen_decoder[6].axisc_decoder_0_n_133\,
      \gen_static_router.gen_synch.ctrl_reg_synch_reg[13]_19\ => \gen_decoder[6].axisc_decoder_0_n_134\,
      \gen_static_router.gen_synch.ctrl_reg_synch_reg[13]_2\ => \gen_decoder[6].axisc_decoder_0_n_117\,
      \gen_static_router.gen_synch.ctrl_reg_synch_reg[13]_20\ => \gen_decoder[6].axisc_decoder_0_n_135\,
      \gen_static_router.gen_synch.ctrl_reg_synch_reg[13]_21\ => \gen_decoder[6].axisc_decoder_0_n_136\,
      \gen_static_router.gen_synch.ctrl_reg_synch_reg[13]_22\ => \gen_decoder[6].axisc_decoder_0_n_137\,
      \gen_static_router.gen_synch.ctrl_reg_synch_reg[13]_23\ => \gen_decoder[6].axisc_decoder_0_n_138\,
      \gen_static_router.gen_synch.ctrl_reg_synch_reg[13]_24\ => \gen_decoder[6].axisc_decoder_0_n_139\,
      \gen_static_router.gen_synch.ctrl_reg_synch_reg[13]_25\ => \gen_decoder[6].axisc_decoder_0_n_140\,
      \gen_static_router.gen_synch.ctrl_reg_synch_reg[13]_26\ => \gen_decoder[6].axisc_decoder_0_n_141\,
      \gen_static_router.gen_synch.ctrl_reg_synch_reg[13]_27\ => \gen_decoder[6].axisc_decoder_0_n_142\,
      \gen_static_router.gen_synch.ctrl_reg_synch_reg[13]_28\ => \gen_decoder[6].axisc_decoder_0_n_143\,
      \gen_static_router.gen_synch.ctrl_reg_synch_reg[13]_29\ => \gen_decoder[6].axisc_decoder_0_n_144\,
      \gen_static_router.gen_synch.ctrl_reg_synch_reg[13]_3\ => \gen_decoder[6].axisc_decoder_0_n_118\,
      \gen_static_router.gen_synch.ctrl_reg_synch_reg[13]_30\ => \gen_decoder[6].axisc_decoder_0_n_145\,
      \gen_static_router.gen_synch.ctrl_reg_synch_reg[13]_31\ => \gen_decoder[6].axisc_decoder_0_n_146\,
      \gen_static_router.gen_synch.ctrl_reg_synch_reg[13]_32\ => \gen_decoder[6].axisc_decoder_0_n_147\,
      \gen_static_router.gen_synch.ctrl_reg_synch_reg[13]_33\ => \gen_decoder[6].axisc_decoder_0_n_148\,
      \gen_static_router.gen_synch.ctrl_reg_synch_reg[13]_34\ => \gen_decoder[6].axisc_decoder_0_n_149\,
      \gen_static_router.gen_synch.ctrl_reg_synch_reg[13]_35\ => \gen_decoder[6].axisc_decoder_0_n_150\,
      \gen_static_router.gen_synch.ctrl_reg_synch_reg[13]_4\ => \gen_decoder[6].axisc_decoder_0_n_119\,
      \gen_static_router.gen_synch.ctrl_reg_synch_reg[13]_5\ => \gen_decoder[6].axisc_decoder_0_n_120\,
      \gen_static_router.gen_synch.ctrl_reg_synch_reg[13]_6\ => \gen_decoder[6].axisc_decoder_0_n_121\,
      \gen_static_router.gen_synch.ctrl_reg_synch_reg[13]_7\ => \gen_decoder[6].axisc_decoder_0_n_122\,
      \gen_static_router.gen_synch.ctrl_reg_synch_reg[13]_8\ => \gen_decoder[6].axisc_decoder_0_n_123\,
      \gen_static_router.gen_synch.ctrl_reg_synch_reg[13]_9\ => \gen_decoder[6].axisc_decoder_0_n_124\,
      \gen_static_router.gen_synch.ctrl_reg_synch_reg[17]\ => \gen_decoder[6].axisc_decoder_0_n_152\,
      \gen_static_router.gen_synch.ctrl_reg_synch_reg[17]_0\ => \gen_decoder[6].axisc_decoder_0_n_153\,
      \gen_static_router.gen_synch.ctrl_reg_synch_reg[17]_1\ => \gen_decoder[6].axisc_decoder_0_n_154\,
      \gen_static_router.gen_synch.ctrl_reg_synch_reg[17]_10\ => \gen_decoder[6].axisc_decoder_0_n_163\,
      \gen_static_router.gen_synch.ctrl_reg_synch_reg[17]_11\ => \gen_decoder[6].axisc_decoder_0_n_164\,
      \gen_static_router.gen_synch.ctrl_reg_synch_reg[17]_12\ => \gen_decoder[6].axisc_decoder_0_n_165\,
      \gen_static_router.gen_synch.ctrl_reg_synch_reg[17]_13\ => \gen_decoder[6].axisc_decoder_0_n_166\,
      \gen_static_router.gen_synch.ctrl_reg_synch_reg[17]_14\ => \gen_decoder[6].axisc_decoder_0_n_167\,
      \gen_static_router.gen_synch.ctrl_reg_synch_reg[17]_15\ => \gen_decoder[6].axisc_decoder_0_n_168\,
      \gen_static_router.gen_synch.ctrl_reg_synch_reg[17]_16\ => \gen_decoder[6].axisc_decoder_0_n_169\,
      \gen_static_router.gen_synch.ctrl_reg_synch_reg[17]_17\ => \gen_decoder[6].axisc_decoder_0_n_170\,
      \gen_static_router.gen_synch.ctrl_reg_synch_reg[17]_18\ => \gen_decoder[6].axisc_decoder_0_n_171\,
      \gen_static_router.gen_synch.ctrl_reg_synch_reg[17]_19\ => \gen_decoder[6].axisc_decoder_0_n_172\,
      \gen_static_router.gen_synch.ctrl_reg_synch_reg[17]_2\ => \gen_decoder[6].axisc_decoder_0_n_155\,
      \gen_static_router.gen_synch.ctrl_reg_synch_reg[17]_20\ => \gen_decoder[6].axisc_decoder_0_n_173\,
      \gen_static_router.gen_synch.ctrl_reg_synch_reg[17]_21\ => \gen_decoder[6].axisc_decoder_0_n_174\,
      \gen_static_router.gen_synch.ctrl_reg_synch_reg[17]_22\ => \gen_decoder[6].axisc_decoder_0_n_175\,
      \gen_static_router.gen_synch.ctrl_reg_synch_reg[17]_23\ => \gen_decoder[6].axisc_decoder_0_n_176\,
      \gen_static_router.gen_synch.ctrl_reg_synch_reg[17]_24\ => \gen_decoder[6].axisc_decoder_0_n_177\,
      \gen_static_router.gen_synch.ctrl_reg_synch_reg[17]_25\ => \gen_decoder[6].axisc_decoder_0_n_178\,
      \gen_static_router.gen_synch.ctrl_reg_synch_reg[17]_26\ => \gen_decoder[6].axisc_decoder_0_n_179\,
      \gen_static_router.gen_synch.ctrl_reg_synch_reg[17]_27\ => \gen_decoder[6].axisc_decoder_0_n_180\,
      \gen_static_router.gen_synch.ctrl_reg_synch_reg[17]_28\ => \gen_decoder[6].axisc_decoder_0_n_181\,
      \gen_static_router.gen_synch.ctrl_reg_synch_reg[17]_29\ => \gen_decoder[6].axisc_decoder_0_n_182\,
      \gen_static_router.gen_synch.ctrl_reg_synch_reg[17]_3\ => \gen_decoder[6].axisc_decoder_0_n_156\,
      \gen_static_router.gen_synch.ctrl_reg_synch_reg[17]_30\ => \gen_decoder[6].axisc_decoder_0_n_183\,
      \gen_static_router.gen_synch.ctrl_reg_synch_reg[17]_31\ => \gen_decoder[6].axisc_decoder_0_n_184\,
      \gen_static_router.gen_synch.ctrl_reg_synch_reg[17]_32\ => \gen_decoder[6].axisc_decoder_0_n_185\,
      \gen_static_router.gen_synch.ctrl_reg_synch_reg[17]_33\ => \gen_decoder[6].axisc_decoder_0_n_186\,
      \gen_static_router.gen_synch.ctrl_reg_synch_reg[17]_34\ => \gen_decoder[6].axisc_decoder_0_n_187\,
      \gen_static_router.gen_synch.ctrl_reg_synch_reg[17]_35\ => \gen_decoder[6].axisc_decoder_0_n_188\,
      \gen_static_router.gen_synch.ctrl_reg_synch_reg[17]_4\ => \gen_decoder[6].axisc_decoder_0_n_157\,
      \gen_static_router.gen_synch.ctrl_reg_synch_reg[17]_5\ => \gen_decoder[6].axisc_decoder_0_n_158\,
      \gen_static_router.gen_synch.ctrl_reg_synch_reg[17]_6\ => \gen_decoder[6].axisc_decoder_0_n_159\,
      \gen_static_router.gen_synch.ctrl_reg_synch_reg[17]_7\ => \gen_decoder[6].axisc_decoder_0_n_160\,
      \gen_static_router.gen_synch.ctrl_reg_synch_reg[17]_8\ => \gen_decoder[6].axisc_decoder_0_n_161\,
      \gen_static_router.gen_synch.ctrl_reg_synch_reg[17]_9\ => \gen_decoder[6].axisc_decoder_0_n_162\,
      \gen_static_router.gen_synch.ctrl_reg_synch_reg[1]\ => \gen_decoder[6].axisc_decoder_0_n_0\,
      \gen_static_router.gen_synch.ctrl_reg_synch_reg[1]_0\ => \gen_decoder[6].axisc_decoder_0_n_1\,
      \gen_static_router.gen_synch.ctrl_reg_synch_reg[1]_1\ => \gen_decoder[6].axisc_decoder_0_n_2\,
      \gen_static_router.gen_synch.ctrl_reg_synch_reg[1]_10\ => \gen_decoder[6].axisc_decoder_0_n_11\,
      \gen_static_router.gen_synch.ctrl_reg_synch_reg[1]_11\ => \gen_decoder[6].axisc_decoder_0_n_12\,
      \gen_static_router.gen_synch.ctrl_reg_synch_reg[1]_12\ => \gen_decoder[6].axisc_decoder_0_n_13\,
      \gen_static_router.gen_synch.ctrl_reg_synch_reg[1]_13\ => \gen_decoder[6].axisc_decoder_0_n_14\,
      \gen_static_router.gen_synch.ctrl_reg_synch_reg[1]_14\ => \gen_decoder[6].axisc_decoder_0_n_15\,
      \gen_static_router.gen_synch.ctrl_reg_synch_reg[1]_15\ => \gen_decoder[6].axisc_decoder_0_n_16\,
      \gen_static_router.gen_synch.ctrl_reg_synch_reg[1]_16\ => \gen_decoder[6].axisc_decoder_0_n_17\,
      \gen_static_router.gen_synch.ctrl_reg_synch_reg[1]_17\ => \gen_decoder[6].axisc_decoder_0_n_18\,
      \gen_static_router.gen_synch.ctrl_reg_synch_reg[1]_18\ => \gen_decoder[6].axisc_decoder_0_n_19\,
      \gen_static_router.gen_synch.ctrl_reg_synch_reg[1]_19\ => \gen_decoder[6].axisc_decoder_0_n_20\,
      \gen_static_router.gen_synch.ctrl_reg_synch_reg[1]_2\ => \gen_decoder[6].axisc_decoder_0_n_3\,
      \gen_static_router.gen_synch.ctrl_reg_synch_reg[1]_20\ => \gen_decoder[6].axisc_decoder_0_n_21\,
      \gen_static_router.gen_synch.ctrl_reg_synch_reg[1]_21\ => \gen_decoder[6].axisc_decoder_0_n_22\,
      \gen_static_router.gen_synch.ctrl_reg_synch_reg[1]_22\ => \gen_decoder[6].axisc_decoder_0_n_23\,
      \gen_static_router.gen_synch.ctrl_reg_synch_reg[1]_23\ => \gen_decoder[6].axisc_decoder_0_n_24\,
      \gen_static_router.gen_synch.ctrl_reg_synch_reg[1]_24\ => \gen_decoder[6].axisc_decoder_0_n_25\,
      \gen_static_router.gen_synch.ctrl_reg_synch_reg[1]_25\ => \gen_decoder[6].axisc_decoder_0_n_26\,
      \gen_static_router.gen_synch.ctrl_reg_synch_reg[1]_26\ => \gen_decoder[6].axisc_decoder_0_n_27\,
      \gen_static_router.gen_synch.ctrl_reg_synch_reg[1]_27\ => \gen_decoder[6].axisc_decoder_0_n_28\,
      \gen_static_router.gen_synch.ctrl_reg_synch_reg[1]_28\ => \gen_decoder[6].axisc_decoder_0_n_29\,
      \gen_static_router.gen_synch.ctrl_reg_synch_reg[1]_29\ => \gen_decoder[6].axisc_decoder_0_n_30\,
      \gen_static_router.gen_synch.ctrl_reg_synch_reg[1]_3\ => \gen_decoder[6].axisc_decoder_0_n_4\,
      \gen_static_router.gen_synch.ctrl_reg_synch_reg[1]_30\ => \gen_decoder[6].axisc_decoder_0_n_31\,
      \gen_static_router.gen_synch.ctrl_reg_synch_reg[1]_31\ => \gen_decoder[6].axisc_decoder_0_n_32\,
      \gen_static_router.gen_synch.ctrl_reg_synch_reg[1]_32\ => \gen_decoder[6].axisc_decoder_0_n_33\,
      \gen_static_router.gen_synch.ctrl_reg_synch_reg[1]_33\ => \gen_decoder[6].axisc_decoder_0_n_34\,
      \gen_static_router.gen_synch.ctrl_reg_synch_reg[1]_34\ => \gen_decoder[6].axisc_decoder_0_n_35\,
      \gen_static_router.gen_synch.ctrl_reg_synch_reg[1]_35\ => \gen_decoder[6].axisc_decoder_0_n_36\,
      \gen_static_router.gen_synch.ctrl_reg_synch_reg[1]_4\ => \gen_decoder[6].axisc_decoder_0_n_5\,
      \gen_static_router.gen_synch.ctrl_reg_synch_reg[1]_5\ => \gen_decoder[6].axisc_decoder_0_n_6\,
      \gen_static_router.gen_synch.ctrl_reg_synch_reg[1]_6\ => \gen_decoder[6].axisc_decoder_0_n_7\,
      \gen_static_router.gen_synch.ctrl_reg_synch_reg[1]_7\ => \gen_decoder[6].axisc_decoder_0_n_8\,
      \gen_static_router.gen_synch.ctrl_reg_synch_reg[1]_8\ => \gen_decoder[6].axisc_decoder_0_n_9\,
      \gen_static_router.gen_synch.ctrl_reg_synch_reg[1]_9\ => \gen_decoder[6].axisc_decoder_0_n_10\,
      \gen_static_router.gen_synch.ctrl_reg_synch_reg[21]\ => \gen_decoder[6].axisc_decoder_0_n_190\,
      \gen_static_router.gen_synch.ctrl_reg_synch_reg[21]_0\ => \gen_decoder[6].axisc_decoder_0_n_191\,
      \gen_static_router.gen_synch.ctrl_reg_synch_reg[21]_1\ => \gen_decoder[6].axisc_decoder_0_n_192\,
      \gen_static_router.gen_synch.ctrl_reg_synch_reg[21]_10\ => \gen_decoder[6].axisc_decoder_0_n_201\,
      \gen_static_router.gen_synch.ctrl_reg_synch_reg[21]_11\ => \gen_decoder[6].axisc_decoder_0_n_202\,
      \gen_static_router.gen_synch.ctrl_reg_synch_reg[21]_12\ => \gen_decoder[6].axisc_decoder_0_n_203\,
      \gen_static_router.gen_synch.ctrl_reg_synch_reg[21]_13\ => \gen_decoder[6].axisc_decoder_0_n_204\,
      \gen_static_router.gen_synch.ctrl_reg_synch_reg[21]_14\ => \gen_decoder[6].axisc_decoder_0_n_205\,
      \gen_static_router.gen_synch.ctrl_reg_synch_reg[21]_15\ => \gen_decoder[6].axisc_decoder_0_n_206\,
      \gen_static_router.gen_synch.ctrl_reg_synch_reg[21]_16\ => \gen_decoder[6].axisc_decoder_0_n_207\,
      \gen_static_router.gen_synch.ctrl_reg_synch_reg[21]_17\ => \gen_decoder[6].axisc_decoder_0_n_208\,
      \gen_static_router.gen_synch.ctrl_reg_synch_reg[21]_18\ => \gen_decoder[6].axisc_decoder_0_n_209\,
      \gen_static_router.gen_synch.ctrl_reg_synch_reg[21]_19\ => \gen_decoder[6].axisc_decoder_0_n_210\,
      \gen_static_router.gen_synch.ctrl_reg_synch_reg[21]_2\ => \gen_decoder[6].axisc_decoder_0_n_193\,
      \gen_static_router.gen_synch.ctrl_reg_synch_reg[21]_20\ => \gen_decoder[6].axisc_decoder_0_n_211\,
      \gen_static_router.gen_synch.ctrl_reg_synch_reg[21]_21\ => \gen_decoder[6].axisc_decoder_0_n_212\,
      \gen_static_router.gen_synch.ctrl_reg_synch_reg[21]_22\ => \gen_decoder[6].axisc_decoder_0_n_213\,
      \gen_static_router.gen_synch.ctrl_reg_synch_reg[21]_23\ => \gen_decoder[6].axisc_decoder_0_n_214\,
      \gen_static_router.gen_synch.ctrl_reg_synch_reg[21]_24\ => \gen_decoder[6].axisc_decoder_0_n_215\,
      \gen_static_router.gen_synch.ctrl_reg_synch_reg[21]_25\ => \gen_decoder[6].axisc_decoder_0_n_216\,
      \gen_static_router.gen_synch.ctrl_reg_synch_reg[21]_26\ => \gen_decoder[6].axisc_decoder_0_n_217\,
      \gen_static_router.gen_synch.ctrl_reg_synch_reg[21]_27\ => \gen_decoder[6].axisc_decoder_0_n_218\,
      \gen_static_router.gen_synch.ctrl_reg_synch_reg[21]_28\ => \gen_decoder[6].axisc_decoder_0_n_219\,
      \gen_static_router.gen_synch.ctrl_reg_synch_reg[21]_29\ => \gen_decoder[6].axisc_decoder_0_n_220\,
      \gen_static_router.gen_synch.ctrl_reg_synch_reg[21]_3\ => \gen_decoder[6].axisc_decoder_0_n_194\,
      \gen_static_router.gen_synch.ctrl_reg_synch_reg[21]_30\ => \gen_decoder[6].axisc_decoder_0_n_221\,
      \gen_static_router.gen_synch.ctrl_reg_synch_reg[21]_31\ => \gen_decoder[6].axisc_decoder_0_n_222\,
      \gen_static_router.gen_synch.ctrl_reg_synch_reg[21]_32\ => \gen_decoder[6].axisc_decoder_0_n_223\,
      \gen_static_router.gen_synch.ctrl_reg_synch_reg[21]_33\ => \gen_decoder[6].axisc_decoder_0_n_224\,
      \gen_static_router.gen_synch.ctrl_reg_synch_reg[21]_34\ => \gen_decoder[6].axisc_decoder_0_n_225\,
      \gen_static_router.gen_synch.ctrl_reg_synch_reg[21]_35\ => \gen_decoder[6].axisc_decoder_0_n_226\,
      \gen_static_router.gen_synch.ctrl_reg_synch_reg[21]_4\ => \gen_decoder[6].axisc_decoder_0_n_195\,
      \gen_static_router.gen_synch.ctrl_reg_synch_reg[21]_5\ => \gen_decoder[6].axisc_decoder_0_n_196\,
      \gen_static_router.gen_synch.ctrl_reg_synch_reg[21]_6\ => \gen_decoder[6].axisc_decoder_0_n_197\,
      \gen_static_router.gen_synch.ctrl_reg_synch_reg[21]_7\ => \gen_decoder[6].axisc_decoder_0_n_198\,
      \gen_static_router.gen_synch.ctrl_reg_synch_reg[21]_8\ => \gen_decoder[6].axisc_decoder_0_n_199\,
      \gen_static_router.gen_synch.ctrl_reg_synch_reg[21]_9\ => \gen_decoder[6].axisc_decoder_0_n_200\,
      \gen_static_router.gen_synch.ctrl_reg_synch_reg[25]\ => \gen_decoder[6].axisc_decoder_0_n_229\,
      \gen_static_router.gen_synch.ctrl_reg_synch_reg[25]_0\ => \gen_decoder[6].axisc_decoder_0_n_230\,
      \gen_static_router.gen_synch.ctrl_reg_synch_reg[25]_1\ => \gen_decoder[6].axisc_decoder_0_n_231\,
      \gen_static_router.gen_synch.ctrl_reg_synch_reg[25]_10\ => \gen_decoder[6].axisc_decoder_0_n_240\,
      \gen_static_router.gen_synch.ctrl_reg_synch_reg[25]_11\ => \gen_decoder[6].axisc_decoder_0_n_241\,
      \gen_static_router.gen_synch.ctrl_reg_synch_reg[25]_12\ => \gen_decoder[6].axisc_decoder_0_n_242\,
      \gen_static_router.gen_synch.ctrl_reg_synch_reg[25]_13\ => \gen_decoder[6].axisc_decoder_0_n_243\,
      \gen_static_router.gen_synch.ctrl_reg_synch_reg[25]_14\ => \gen_decoder[6].axisc_decoder_0_n_244\,
      \gen_static_router.gen_synch.ctrl_reg_synch_reg[25]_15\ => \gen_decoder[6].axisc_decoder_0_n_245\,
      \gen_static_router.gen_synch.ctrl_reg_synch_reg[25]_16\ => \gen_decoder[6].axisc_decoder_0_n_246\,
      \gen_static_router.gen_synch.ctrl_reg_synch_reg[25]_17\ => \gen_decoder[6].axisc_decoder_0_n_247\,
      \gen_static_router.gen_synch.ctrl_reg_synch_reg[25]_18\ => \gen_decoder[6].axisc_decoder_0_n_248\,
      \gen_static_router.gen_synch.ctrl_reg_synch_reg[25]_19\ => \gen_decoder[6].axisc_decoder_0_n_249\,
      \gen_static_router.gen_synch.ctrl_reg_synch_reg[25]_2\ => \gen_decoder[6].axisc_decoder_0_n_232\,
      \gen_static_router.gen_synch.ctrl_reg_synch_reg[25]_20\ => \gen_decoder[6].axisc_decoder_0_n_250\,
      \gen_static_router.gen_synch.ctrl_reg_synch_reg[25]_21\ => \gen_decoder[6].axisc_decoder_0_n_251\,
      \gen_static_router.gen_synch.ctrl_reg_synch_reg[25]_22\ => \gen_decoder[6].axisc_decoder_0_n_252\,
      \gen_static_router.gen_synch.ctrl_reg_synch_reg[25]_23\ => \gen_decoder[6].axisc_decoder_0_n_253\,
      \gen_static_router.gen_synch.ctrl_reg_synch_reg[25]_24\ => \gen_decoder[6].axisc_decoder_0_n_254\,
      \gen_static_router.gen_synch.ctrl_reg_synch_reg[25]_25\ => \gen_decoder[6].axisc_decoder_0_n_255\,
      \gen_static_router.gen_synch.ctrl_reg_synch_reg[25]_26\ => \gen_decoder[6].axisc_decoder_0_n_256\,
      \gen_static_router.gen_synch.ctrl_reg_synch_reg[25]_27\ => \gen_decoder[6].axisc_decoder_0_n_257\,
      \gen_static_router.gen_synch.ctrl_reg_synch_reg[25]_28\ => \gen_decoder[6].axisc_decoder_0_n_258\,
      \gen_static_router.gen_synch.ctrl_reg_synch_reg[25]_29\ => \gen_decoder[6].axisc_decoder_0_n_259\,
      \gen_static_router.gen_synch.ctrl_reg_synch_reg[25]_3\ => \gen_decoder[6].axisc_decoder_0_n_233\,
      \gen_static_router.gen_synch.ctrl_reg_synch_reg[25]_30\ => \gen_decoder[6].axisc_decoder_0_n_260\,
      \gen_static_router.gen_synch.ctrl_reg_synch_reg[25]_31\ => \gen_decoder[6].axisc_decoder_0_n_261\,
      \gen_static_router.gen_synch.ctrl_reg_synch_reg[25]_32\ => \gen_decoder[6].axisc_decoder_0_n_262\,
      \gen_static_router.gen_synch.ctrl_reg_synch_reg[25]_33\ => \gen_decoder[6].axisc_decoder_0_n_263\,
      \gen_static_router.gen_synch.ctrl_reg_synch_reg[25]_34\ => \gen_decoder[6].axisc_decoder_0_n_264\,
      \gen_static_router.gen_synch.ctrl_reg_synch_reg[25]_35\ => \gen_decoder[6].axisc_decoder_0_n_265\,
      \gen_static_router.gen_synch.ctrl_reg_synch_reg[25]_4\ => \gen_decoder[6].axisc_decoder_0_n_234\,
      \gen_static_router.gen_synch.ctrl_reg_synch_reg[25]_5\ => \gen_decoder[6].axisc_decoder_0_n_235\,
      \gen_static_router.gen_synch.ctrl_reg_synch_reg[25]_6\ => \gen_decoder[6].axisc_decoder_0_n_236\,
      \gen_static_router.gen_synch.ctrl_reg_synch_reg[25]_7\ => \gen_decoder[6].axisc_decoder_0_n_237\,
      \gen_static_router.gen_synch.ctrl_reg_synch_reg[25]_8\ => \gen_decoder[6].axisc_decoder_0_n_238\,
      \gen_static_router.gen_synch.ctrl_reg_synch_reg[25]_9\ => \gen_decoder[6].axisc_decoder_0_n_239\,
      \gen_static_router.gen_synch.ctrl_reg_synch_reg[28]\ => \gen_decoder[6].axisc_decoder_0_n_268\,
      \gen_static_router.gen_synch.ctrl_reg_synch_reg[30]\ => \gen_decoder[6].axisc_decoder_0_n_269\,
      \gen_static_router.gen_synch.ctrl_reg_synch_reg[33]\ => \gen_decoder[4].axisc_decoder_0_n_3\,
      \gen_static_router.gen_synch.ctrl_reg_synch_reg[5]\ => \gen_decoder[6].axisc_decoder_0_n_38\,
      \gen_static_router.gen_synch.ctrl_reg_synch_reg[5]_0\ => \gen_decoder[6].axisc_decoder_0_n_39\,
      \gen_static_router.gen_synch.ctrl_reg_synch_reg[5]_1\ => \gen_decoder[6].axisc_decoder_0_n_40\,
      \gen_static_router.gen_synch.ctrl_reg_synch_reg[5]_10\ => \gen_decoder[6].axisc_decoder_0_n_49\,
      \gen_static_router.gen_synch.ctrl_reg_synch_reg[5]_11\ => \gen_decoder[6].axisc_decoder_0_n_50\,
      \gen_static_router.gen_synch.ctrl_reg_synch_reg[5]_12\ => \gen_decoder[6].axisc_decoder_0_n_51\,
      \gen_static_router.gen_synch.ctrl_reg_synch_reg[5]_13\ => \gen_decoder[6].axisc_decoder_0_n_52\,
      \gen_static_router.gen_synch.ctrl_reg_synch_reg[5]_14\ => \gen_decoder[6].axisc_decoder_0_n_53\,
      \gen_static_router.gen_synch.ctrl_reg_synch_reg[5]_15\ => \gen_decoder[6].axisc_decoder_0_n_54\,
      \gen_static_router.gen_synch.ctrl_reg_synch_reg[5]_16\ => \gen_decoder[6].axisc_decoder_0_n_55\,
      \gen_static_router.gen_synch.ctrl_reg_synch_reg[5]_17\ => \gen_decoder[6].axisc_decoder_0_n_56\,
      \gen_static_router.gen_synch.ctrl_reg_synch_reg[5]_18\ => \gen_decoder[6].axisc_decoder_0_n_57\,
      \gen_static_router.gen_synch.ctrl_reg_synch_reg[5]_19\ => \gen_decoder[6].axisc_decoder_0_n_58\,
      \gen_static_router.gen_synch.ctrl_reg_synch_reg[5]_2\ => \gen_decoder[6].axisc_decoder_0_n_41\,
      \gen_static_router.gen_synch.ctrl_reg_synch_reg[5]_20\ => \gen_decoder[6].axisc_decoder_0_n_59\,
      \gen_static_router.gen_synch.ctrl_reg_synch_reg[5]_21\ => \gen_decoder[6].axisc_decoder_0_n_60\,
      \gen_static_router.gen_synch.ctrl_reg_synch_reg[5]_22\ => \gen_decoder[6].axisc_decoder_0_n_61\,
      \gen_static_router.gen_synch.ctrl_reg_synch_reg[5]_23\ => \gen_decoder[6].axisc_decoder_0_n_62\,
      \gen_static_router.gen_synch.ctrl_reg_synch_reg[5]_24\ => \gen_decoder[6].axisc_decoder_0_n_63\,
      \gen_static_router.gen_synch.ctrl_reg_synch_reg[5]_25\ => \gen_decoder[6].axisc_decoder_0_n_64\,
      \gen_static_router.gen_synch.ctrl_reg_synch_reg[5]_26\ => \gen_decoder[6].axisc_decoder_0_n_65\,
      \gen_static_router.gen_synch.ctrl_reg_synch_reg[5]_27\ => \gen_decoder[6].axisc_decoder_0_n_66\,
      \gen_static_router.gen_synch.ctrl_reg_synch_reg[5]_28\ => \gen_decoder[6].axisc_decoder_0_n_67\,
      \gen_static_router.gen_synch.ctrl_reg_synch_reg[5]_29\ => \gen_decoder[6].axisc_decoder_0_n_68\,
      \gen_static_router.gen_synch.ctrl_reg_synch_reg[5]_3\ => \gen_decoder[6].axisc_decoder_0_n_42\,
      \gen_static_router.gen_synch.ctrl_reg_synch_reg[5]_30\ => \gen_decoder[6].axisc_decoder_0_n_69\,
      \gen_static_router.gen_synch.ctrl_reg_synch_reg[5]_31\ => \gen_decoder[6].axisc_decoder_0_n_70\,
      \gen_static_router.gen_synch.ctrl_reg_synch_reg[5]_32\ => \gen_decoder[6].axisc_decoder_0_n_71\,
      \gen_static_router.gen_synch.ctrl_reg_synch_reg[5]_33\ => \gen_decoder[6].axisc_decoder_0_n_72\,
      \gen_static_router.gen_synch.ctrl_reg_synch_reg[5]_34\ => \gen_decoder[6].axisc_decoder_0_n_73\,
      \gen_static_router.gen_synch.ctrl_reg_synch_reg[5]_35\ => \gen_decoder[6].axisc_decoder_0_n_74\,
      \gen_static_router.gen_synch.ctrl_reg_synch_reg[5]_4\ => \gen_decoder[6].axisc_decoder_0_n_43\,
      \gen_static_router.gen_synch.ctrl_reg_synch_reg[5]_5\ => \gen_decoder[6].axisc_decoder_0_n_44\,
      \gen_static_router.gen_synch.ctrl_reg_synch_reg[5]_6\ => \gen_decoder[6].axisc_decoder_0_n_45\,
      \gen_static_router.gen_synch.ctrl_reg_synch_reg[5]_7\ => \gen_decoder[6].axisc_decoder_0_n_46\,
      \gen_static_router.gen_synch.ctrl_reg_synch_reg[5]_8\ => \gen_decoder[6].axisc_decoder_0_n_47\,
      \gen_static_router.gen_synch.ctrl_reg_synch_reg[5]_9\ => \gen_decoder[6].axisc_decoder_0_n_48\,
      \gen_static_router.gen_synch.ctrl_reg_synch_reg[9]\ => \gen_decoder[6].axisc_decoder_0_n_76\,
      \gen_static_router.gen_synch.ctrl_reg_synch_reg[9]_0\ => \gen_decoder[6].axisc_decoder_0_n_77\,
      \gen_static_router.gen_synch.ctrl_reg_synch_reg[9]_1\ => \gen_decoder[6].axisc_decoder_0_n_78\,
      \gen_static_router.gen_synch.ctrl_reg_synch_reg[9]_10\ => \gen_decoder[6].axisc_decoder_0_n_87\,
      \gen_static_router.gen_synch.ctrl_reg_synch_reg[9]_11\ => \gen_decoder[6].axisc_decoder_0_n_88\,
      \gen_static_router.gen_synch.ctrl_reg_synch_reg[9]_12\ => \gen_decoder[6].axisc_decoder_0_n_89\,
      \gen_static_router.gen_synch.ctrl_reg_synch_reg[9]_13\ => \gen_decoder[6].axisc_decoder_0_n_90\,
      \gen_static_router.gen_synch.ctrl_reg_synch_reg[9]_14\ => \gen_decoder[6].axisc_decoder_0_n_91\,
      \gen_static_router.gen_synch.ctrl_reg_synch_reg[9]_15\ => \gen_decoder[6].axisc_decoder_0_n_92\,
      \gen_static_router.gen_synch.ctrl_reg_synch_reg[9]_16\ => \gen_decoder[6].axisc_decoder_0_n_93\,
      \gen_static_router.gen_synch.ctrl_reg_synch_reg[9]_17\ => \gen_decoder[6].axisc_decoder_0_n_94\,
      \gen_static_router.gen_synch.ctrl_reg_synch_reg[9]_18\ => \gen_decoder[6].axisc_decoder_0_n_95\,
      \gen_static_router.gen_synch.ctrl_reg_synch_reg[9]_19\ => \gen_decoder[6].axisc_decoder_0_n_96\,
      \gen_static_router.gen_synch.ctrl_reg_synch_reg[9]_2\ => \gen_decoder[6].axisc_decoder_0_n_79\,
      \gen_static_router.gen_synch.ctrl_reg_synch_reg[9]_20\ => \gen_decoder[6].axisc_decoder_0_n_97\,
      \gen_static_router.gen_synch.ctrl_reg_synch_reg[9]_21\ => \gen_decoder[6].axisc_decoder_0_n_98\,
      \gen_static_router.gen_synch.ctrl_reg_synch_reg[9]_22\ => \gen_decoder[6].axisc_decoder_0_n_99\,
      \gen_static_router.gen_synch.ctrl_reg_synch_reg[9]_23\ => \gen_decoder[6].axisc_decoder_0_n_100\,
      \gen_static_router.gen_synch.ctrl_reg_synch_reg[9]_24\ => \gen_decoder[6].axisc_decoder_0_n_101\,
      \gen_static_router.gen_synch.ctrl_reg_synch_reg[9]_25\ => \gen_decoder[6].axisc_decoder_0_n_102\,
      \gen_static_router.gen_synch.ctrl_reg_synch_reg[9]_26\ => \gen_decoder[6].axisc_decoder_0_n_103\,
      \gen_static_router.gen_synch.ctrl_reg_synch_reg[9]_27\ => \gen_decoder[6].axisc_decoder_0_n_104\,
      \gen_static_router.gen_synch.ctrl_reg_synch_reg[9]_28\ => \gen_decoder[6].axisc_decoder_0_n_105\,
      \gen_static_router.gen_synch.ctrl_reg_synch_reg[9]_29\ => \gen_decoder[6].axisc_decoder_0_n_106\,
      \gen_static_router.gen_synch.ctrl_reg_synch_reg[9]_3\ => \gen_decoder[6].axisc_decoder_0_n_80\,
      \gen_static_router.gen_synch.ctrl_reg_synch_reg[9]_30\ => \gen_decoder[6].axisc_decoder_0_n_107\,
      \gen_static_router.gen_synch.ctrl_reg_synch_reg[9]_31\ => \gen_decoder[6].axisc_decoder_0_n_108\,
      \gen_static_router.gen_synch.ctrl_reg_synch_reg[9]_32\ => \gen_decoder[6].axisc_decoder_0_n_109\,
      \gen_static_router.gen_synch.ctrl_reg_synch_reg[9]_33\ => \gen_decoder[6].axisc_decoder_0_n_110\,
      \gen_static_router.gen_synch.ctrl_reg_synch_reg[9]_34\ => \gen_decoder[6].axisc_decoder_0_n_111\,
      \gen_static_router.gen_synch.ctrl_reg_synch_reg[9]_35\ => \gen_decoder[6].axisc_decoder_0_n_112\,
      \gen_static_router.gen_synch.ctrl_reg_synch_reg[9]_4\ => \gen_decoder[6].axisc_decoder_0_n_81\,
      \gen_static_router.gen_synch.ctrl_reg_synch_reg[9]_5\ => \gen_decoder[6].axisc_decoder_0_n_82\,
      \gen_static_router.gen_synch.ctrl_reg_synch_reg[9]_6\ => \gen_decoder[6].axisc_decoder_0_n_83\,
      \gen_static_router.gen_synch.ctrl_reg_synch_reg[9]_7\ => \gen_decoder[6].axisc_decoder_0_n_84\,
      \gen_static_router.gen_synch.ctrl_reg_synch_reg[9]_8\ => \gen_decoder[6].axisc_decoder_0_n_85\,
      \gen_static_router.gen_synch.ctrl_reg_synch_reg[9]_9\ => \gen_decoder[6].axisc_decoder_0_n_86\,
      m_axis_tdata(223 downto 0) => m_axis_tdata(223 downto 0),
      m_axis_tkeep(27 downto 0) => m_axis_tkeep(27 downto 0),
      m_axis_tlast(6 downto 0) => m_axis_tlast(6 downto 0),
      m_axis_tready(5) => m_axis_tready(6),
      m_axis_tready(4 downto 0) => m_axis_tready(4 downto 0),
      m_axis_tvalid(6 downto 0) => m_axis_tvalid(6 downto 0),
      p_22_out(36 downto 0) => p_22_out(36 downto 0),
      p_27_out(36 downto 0) => p_27_out(36 downto 0),
      p_32_out(36 downto 0) => p_32_out(36 downto 0),
      \s_axis_tready[3]\ => s_axis_tready(3),
      s_axis_tvalid(0) => s_axis_tvalid(3)
    );
\gen_decoder[4].axisc_decoder_0\: entity work.\top_xbar_4_axis_switch_v1_1_8_axisc_decoder_3\
     port map (
      S_AXIS_TPAYLOAD(36) => s_axis_tlast(4),
      S_AXIS_TPAYLOAD(35 downto 32) => s_axis_tkeep(19 downto 16),
      S_AXIS_TPAYLOAD(31 downto 0) => s_axis_tdata(159 downto 128),
      aclk => aclk,
      aclken => aclken,
      areset_r => areset_r,
      ctrl_reg_synch(35) => si_enable(4),
      ctrl_reg_synch(34 downto 28) => mi_enable(6 downto 0),
      ctrl_reg_synch(27) => \gen_static_router.gen_synch.ctrl_reg_synch_reg_n_0_[27]\,
      ctrl_reg_synch(26) => \gen_static_router.gen_synch.ctrl_reg_synch_reg_n_0_[26]\,
      ctrl_reg_synch(25) => \gen_static_router.gen_synch.ctrl_reg_synch_reg_n_0_[25]\,
      ctrl_reg_synch(24) => \gen_static_router.gen_synch.ctrl_reg_synch_reg_n_0_[24]\,
      ctrl_reg_synch(23) => \gen_static_router.gen_synch.ctrl_reg_synch_reg_n_0_[23]\,
      ctrl_reg_synch(22) => \gen_static_router.gen_synch.ctrl_reg_synch_reg_n_0_[22]\,
      ctrl_reg_synch(21) => \gen_static_router.gen_synch.ctrl_reg_synch_reg_n_0_[21]\,
      ctrl_reg_synch(20) => \gen_static_router.gen_synch.ctrl_reg_synch_reg_n_0_[20]\,
      ctrl_reg_synch(19) => \gen_static_router.gen_synch.ctrl_reg_synch_reg_n_0_[19]\,
      ctrl_reg_synch(18) => \gen_static_router.gen_synch.ctrl_reg_synch_reg_n_0_[18]\,
      ctrl_reg_synch(17) => \gen_static_router.gen_synch.ctrl_reg_synch_reg_n_0_[17]\,
      ctrl_reg_synch(16) => \gen_static_router.gen_synch.ctrl_reg_synch_reg_n_0_[16]\,
      ctrl_reg_synch(15) => \gen_static_router.gen_synch.ctrl_reg_synch_reg_n_0_[15]\,
      ctrl_reg_synch(14) => \gen_static_router.gen_synch.ctrl_reg_synch_reg_n_0_[14]\,
      ctrl_reg_synch(13) => \gen_static_router.gen_synch.ctrl_reg_synch_reg_n_0_[13]\,
      ctrl_reg_synch(12) => \gen_static_router.gen_synch.ctrl_reg_synch_reg_n_0_[12]\,
      ctrl_reg_synch(11) => \gen_static_router.gen_synch.ctrl_reg_synch_reg_n_0_[11]\,
      ctrl_reg_synch(10) => \gen_static_router.gen_synch.ctrl_reg_synch_reg_n_0_[10]\,
      ctrl_reg_synch(9) => \gen_static_router.gen_synch.ctrl_reg_synch_reg_n_0_[9]\,
      ctrl_reg_synch(8) => \gen_static_router.gen_synch.ctrl_reg_synch_reg_n_0_[8]\,
      ctrl_reg_synch(7) => \gen_static_router.gen_synch.ctrl_reg_synch_reg_n_0_[7]\,
      ctrl_reg_synch(6) => \gen_static_router.gen_synch.ctrl_reg_synch_reg_n_0_[6]\,
      ctrl_reg_synch(5) => \gen_static_router.gen_synch.ctrl_reg_synch_reg_n_0_[5]\,
      ctrl_reg_synch(4) => \gen_static_router.gen_synch.ctrl_reg_synch_reg_n_0_[4]\,
      ctrl_reg_synch(3) => \gen_static_router.gen_synch.ctrl_reg_synch_reg_n_0_[3]\,
      ctrl_reg_synch(2) => \gen_static_router.gen_synch.ctrl_reg_synch_reg_n_0_[2]\,
      ctrl_reg_synch(1) => \gen_static_router.gen_synch.ctrl_reg_synch_reg_n_0_[1]\,
      ctrl_reg_synch(0) => \gen_static_router.gen_synch.ctrl_reg_synch_reg_n_0_[0]\,
      \gen_AB_reg_slice.sel_rd_reg\ => \gen_decoder[4].axisc_decoder_0_n_0\,
      \gen_AB_reg_slice.sel_rd_reg_0\ => \gen_decoder[4].axisc_decoder_0_n_3\,
      \gen_static_router.gen_synch.ctrl_reg_synch_reg[28]\ => \gen_decoder[6].axisc_decoder_0_n_268\,
      \gen_static_router.gen_synch.ctrl_reg_synch_reg[30]\ => \gen_decoder[6].axisc_decoder_0_n_269\,
      m_axis_tready(6 downto 0) => m_axis_tready(6 downto 0),
      mux_tvalid(0) => mux_tvalid(46),
      p_12_out(36 downto 0) => p_12_out(36 downto 0),
      \s_axis_tready[4]\ => s_axis_tready(4),
      s_axis_tvalid(0) => s_axis_tvalid(4)
    );
\gen_decoder[5].axisc_decoder_0\: entity work.\top_xbar_4_axis_switch_v1_1_8_axisc_decoder_4\
     port map (
      S_AXIS_TPAYLOAD(36) => s_axis_tlast(5),
      S_AXIS_TPAYLOAD(35 downto 32) => s_axis_tkeep(23 downto 20),
      S_AXIS_TPAYLOAD(31 downto 0) => s_axis_tdata(191 downto 160),
      aclk => aclk,
      aclken => aclken,
      areset_r => areset_r,
      ctrl_reg_synch(35) => si_enable(5),
      ctrl_reg_synch(34 downto 28) => mi_enable(6 downto 0),
      ctrl_reg_synch(27) => \gen_static_router.gen_synch.ctrl_reg_synch_reg_n_0_[27]\,
      ctrl_reg_synch(26) => \gen_static_router.gen_synch.ctrl_reg_synch_reg_n_0_[26]\,
      ctrl_reg_synch(25) => \gen_static_router.gen_synch.ctrl_reg_synch_reg_n_0_[25]\,
      ctrl_reg_synch(24) => \gen_static_router.gen_synch.ctrl_reg_synch_reg_n_0_[24]\,
      ctrl_reg_synch(23) => \gen_static_router.gen_synch.ctrl_reg_synch_reg_n_0_[23]\,
      ctrl_reg_synch(22) => \gen_static_router.gen_synch.ctrl_reg_synch_reg_n_0_[22]\,
      ctrl_reg_synch(21) => \gen_static_router.gen_synch.ctrl_reg_synch_reg_n_0_[21]\,
      ctrl_reg_synch(20) => \gen_static_router.gen_synch.ctrl_reg_synch_reg_n_0_[20]\,
      ctrl_reg_synch(19) => \gen_static_router.gen_synch.ctrl_reg_synch_reg_n_0_[19]\,
      ctrl_reg_synch(18) => \gen_static_router.gen_synch.ctrl_reg_synch_reg_n_0_[18]\,
      ctrl_reg_synch(17) => \gen_static_router.gen_synch.ctrl_reg_synch_reg_n_0_[17]\,
      ctrl_reg_synch(16) => \gen_static_router.gen_synch.ctrl_reg_synch_reg_n_0_[16]\,
      ctrl_reg_synch(15) => \gen_static_router.gen_synch.ctrl_reg_synch_reg_n_0_[15]\,
      ctrl_reg_synch(14) => \gen_static_router.gen_synch.ctrl_reg_synch_reg_n_0_[14]\,
      ctrl_reg_synch(13) => \gen_static_router.gen_synch.ctrl_reg_synch_reg_n_0_[13]\,
      ctrl_reg_synch(12) => \gen_static_router.gen_synch.ctrl_reg_synch_reg_n_0_[12]\,
      ctrl_reg_synch(11) => \gen_static_router.gen_synch.ctrl_reg_synch_reg_n_0_[11]\,
      ctrl_reg_synch(10) => \gen_static_router.gen_synch.ctrl_reg_synch_reg_n_0_[10]\,
      ctrl_reg_synch(9) => \gen_static_router.gen_synch.ctrl_reg_synch_reg_n_0_[9]\,
      ctrl_reg_synch(8) => \gen_static_router.gen_synch.ctrl_reg_synch_reg_n_0_[8]\,
      ctrl_reg_synch(7) => \gen_static_router.gen_synch.ctrl_reg_synch_reg_n_0_[7]\,
      ctrl_reg_synch(6) => \gen_static_router.gen_synch.ctrl_reg_synch_reg_n_0_[6]\,
      ctrl_reg_synch(5) => \gen_static_router.gen_synch.ctrl_reg_synch_reg_n_0_[5]\,
      ctrl_reg_synch(4) => \gen_static_router.gen_synch.ctrl_reg_synch_reg_n_0_[4]\,
      ctrl_reg_synch(3) => \gen_static_router.gen_synch.ctrl_reg_synch_reg_n_0_[3]\,
      ctrl_reg_synch(2) => \gen_static_router.gen_synch.ctrl_reg_synch_reg_n_0_[2]\,
      ctrl_reg_synch(1) => \gen_static_router.gen_synch.ctrl_reg_synch_reg_n_0_[1]\,
      ctrl_reg_synch(0) => \gen_static_router.gen_synch.ctrl_reg_synch_reg_n_0_[0]\,
      \gen_AB_reg_slice.sel_rd_reg\ => \gen_decoder[5].axisc_decoder_0_n_0\,
      \gen_static_router.gen_synch.ctrl_reg_synch_reg[28]\ => \gen_decoder[6].axisc_decoder_0_n_268\,
      \gen_static_router.gen_synch.ctrl_reg_synch_reg[30]\ => \gen_decoder[6].axisc_decoder_0_n_269\,
      m_axis_tready(6 downto 0) => m_axis_tready(6 downto 0),
      mux_tvalid(0) => mux_tvalid(47),
      p_7_out(36 downto 0) => p_7_out(36 downto 0),
      \s_axis_tready[5]\ => s_axis_tready(5),
      s_axis_tvalid(0) => s_axis_tvalid(5)
    );
\gen_decoder[6].axisc_decoder_0\: entity work.\top_xbar_4_axis_switch_v1_1_8_axisc_decoder_5\
     port map (
      S_AXIS_TPAYLOAD(36) => s_axis_tlast(6),
      S_AXIS_TPAYLOAD(35 downto 32) => s_axis_tkeep(27 downto 24),
      S_AXIS_TPAYLOAD(31 downto 0) => s_axis_tdata(223 downto 192),
      aclk => aclk,
      aclken => aclken,
      areset_r => areset_r,
      ctrl_reg_synch(35) => si_enable(6),
      ctrl_reg_synch(34 downto 28) => mi_enable(6 downto 0),
      ctrl_reg_synch(27) => \gen_static_router.gen_synch.ctrl_reg_synch_reg_n_0_[27]\,
      ctrl_reg_synch(26) => \gen_static_router.gen_synch.ctrl_reg_synch_reg_n_0_[26]\,
      ctrl_reg_synch(25) => \gen_static_router.gen_synch.ctrl_reg_synch_reg_n_0_[25]\,
      ctrl_reg_synch(24) => \gen_static_router.gen_synch.ctrl_reg_synch_reg_n_0_[24]\,
      ctrl_reg_synch(23) => \gen_static_router.gen_synch.ctrl_reg_synch_reg_n_0_[23]\,
      ctrl_reg_synch(22) => \gen_static_router.gen_synch.ctrl_reg_synch_reg_n_0_[22]\,
      ctrl_reg_synch(21) => \gen_static_router.gen_synch.ctrl_reg_synch_reg_n_0_[21]\,
      ctrl_reg_synch(20) => \gen_static_router.gen_synch.ctrl_reg_synch_reg_n_0_[20]\,
      ctrl_reg_synch(19) => \gen_static_router.gen_synch.ctrl_reg_synch_reg_n_0_[19]\,
      ctrl_reg_synch(18) => \gen_static_router.gen_synch.ctrl_reg_synch_reg_n_0_[18]\,
      ctrl_reg_synch(17) => \gen_static_router.gen_synch.ctrl_reg_synch_reg_n_0_[17]\,
      ctrl_reg_synch(16) => \gen_static_router.gen_synch.ctrl_reg_synch_reg_n_0_[16]\,
      ctrl_reg_synch(15) => \gen_static_router.gen_synch.ctrl_reg_synch_reg_n_0_[15]\,
      ctrl_reg_synch(14) => \gen_static_router.gen_synch.ctrl_reg_synch_reg_n_0_[14]\,
      ctrl_reg_synch(13) => \gen_static_router.gen_synch.ctrl_reg_synch_reg_n_0_[13]\,
      ctrl_reg_synch(12) => \gen_static_router.gen_synch.ctrl_reg_synch_reg_n_0_[12]\,
      ctrl_reg_synch(11) => \gen_static_router.gen_synch.ctrl_reg_synch_reg_n_0_[11]\,
      ctrl_reg_synch(10) => \gen_static_router.gen_synch.ctrl_reg_synch_reg_n_0_[10]\,
      ctrl_reg_synch(9) => \gen_static_router.gen_synch.ctrl_reg_synch_reg_n_0_[9]\,
      ctrl_reg_synch(8) => \gen_static_router.gen_synch.ctrl_reg_synch_reg_n_0_[8]\,
      ctrl_reg_synch(7) => \gen_static_router.gen_synch.ctrl_reg_synch_reg_n_0_[7]\,
      ctrl_reg_synch(6) => \gen_static_router.gen_synch.ctrl_reg_synch_reg_n_0_[6]\,
      ctrl_reg_synch(5) => \gen_static_router.gen_synch.ctrl_reg_synch_reg_n_0_[5]\,
      ctrl_reg_synch(4) => \gen_static_router.gen_synch.ctrl_reg_synch_reg_n_0_[4]\,
      ctrl_reg_synch(3) => \gen_static_router.gen_synch.ctrl_reg_synch_reg_n_0_[3]\,
      ctrl_reg_synch(2) => \gen_static_router.gen_synch.ctrl_reg_synch_reg_n_0_[2]\,
      ctrl_reg_synch(1) => \gen_static_router.gen_synch.ctrl_reg_synch_reg_n_0_[1]\,
      ctrl_reg_synch(0) => \gen_static_router.gen_synch.ctrl_reg_synch_reg_n_0_[0]\,
      \gen_AB_reg_slice.sel_rd_reg\ => \gen_decoder[6].axisc_decoder_0_n_227\,
      \gen_AB_reg_slice.sel_rd_reg_0\ => \gen_decoder[6].axisc_decoder_0_n_268\,
      \gen_AB_reg_slice.sel_rd_reg_1\ => \gen_decoder[6].axisc_decoder_0_n_269\,
      \gen_AB_reg_slice.state_reg[0]\(1 downto 0) => mux_tvalid(47 downto 46),
      \m_axis_tdata[0]\ => \gen_decoder[6].axisc_decoder_0_n_0\,
      \m_axis_tdata[100]\ => \gen_decoder[6].axisc_decoder_0_n_118\,
      \m_axis_tdata[101]\ => \gen_decoder[6].axisc_decoder_0_n_119\,
      \m_axis_tdata[102]\ => \gen_decoder[6].axisc_decoder_0_n_120\,
      \m_axis_tdata[103]\ => \gen_decoder[6].axisc_decoder_0_n_121\,
      \m_axis_tdata[104]\ => \gen_decoder[6].axisc_decoder_0_n_122\,
      \m_axis_tdata[105]\ => \gen_decoder[6].axisc_decoder_0_n_123\,
      \m_axis_tdata[106]\ => \gen_decoder[6].axisc_decoder_0_n_124\,
      \m_axis_tdata[107]\ => \gen_decoder[6].axisc_decoder_0_n_125\,
      \m_axis_tdata[108]\ => \gen_decoder[6].axisc_decoder_0_n_126\,
      \m_axis_tdata[109]\ => \gen_decoder[6].axisc_decoder_0_n_127\,
      \m_axis_tdata[10]\ => \gen_decoder[6].axisc_decoder_0_n_10\,
      \m_axis_tdata[110]\ => \gen_decoder[6].axisc_decoder_0_n_128\,
      \m_axis_tdata[111]\ => \gen_decoder[6].axisc_decoder_0_n_129\,
      \m_axis_tdata[112]\ => \gen_decoder[6].axisc_decoder_0_n_130\,
      \m_axis_tdata[113]\ => \gen_decoder[6].axisc_decoder_0_n_131\,
      \m_axis_tdata[114]\ => \gen_decoder[6].axisc_decoder_0_n_132\,
      \m_axis_tdata[115]\ => \gen_decoder[6].axisc_decoder_0_n_133\,
      \m_axis_tdata[116]\ => \gen_decoder[6].axisc_decoder_0_n_134\,
      \m_axis_tdata[117]\ => \gen_decoder[6].axisc_decoder_0_n_135\,
      \m_axis_tdata[118]\ => \gen_decoder[6].axisc_decoder_0_n_136\,
      \m_axis_tdata[119]\ => \gen_decoder[6].axisc_decoder_0_n_137\,
      \m_axis_tdata[11]\ => \gen_decoder[6].axisc_decoder_0_n_11\,
      \m_axis_tdata[120]\ => \gen_decoder[6].axisc_decoder_0_n_138\,
      \m_axis_tdata[121]\ => \gen_decoder[6].axisc_decoder_0_n_139\,
      \m_axis_tdata[122]\ => \gen_decoder[6].axisc_decoder_0_n_140\,
      \m_axis_tdata[123]\ => \gen_decoder[6].axisc_decoder_0_n_141\,
      \m_axis_tdata[124]\ => \gen_decoder[6].axisc_decoder_0_n_142\,
      \m_axis_tdata[125]\ => \gen_decoder[6].axisc_decoder_0_n_143\,
      \m_axis_tdata[126]\ => \gen_decoder[6].axisc_decoder_0_n_144\,
      \m_axis_tdata[127]\ => \gen_decoder[6].axisc_decoder_0_n_145\,
      \m_axis_tdata[128]\ => \gen_decoder[6].axisc_decoder_0_n_152\,
      \m_axis_tdata[129]\ => \gen_decoder[6].axisc_decoder_0_n_153\,
      \m_axis_tdata[12]\ => \gen_decoder[6].axisc_decoder_0_n_12\,
      \m_axis_tdata[130]\ => \gen_decoder[6].axisc_decoder_0_n_154\,
      \m_axis_tdata[131]\ => \gen_decoder[6].axisc_decoder_0_n_155\,
      \m_axis_tdata[132]\ => \gen_decoder[6].axisc_decoder_0_n_156\,
      \m_axis_tdata[133]\ => \gen_decoder[6].axisc_decoder_0_n_157\,
      \m_axis_tdata[134]\ => \gen_decoder[6].axisc_decoder_0_n_158\,
      \m_axis_tdata[135]\ => \gen_decoder[6].axisc_decoder_0_n_159\,
      \m_axis_tdata[136]\ => \gen_decoder[6].axisc_decoder_0_n_160\,
      \m_axis_tdata[137]\ => \gen_decoder[6].axisc_decoder_0_n_161\,
      \m_axis_tdata[138]\ => \gen_decoder[6].axisc_decoder_0_n_162\,
      \m_axis_tdata[139]\ => \gen_decoder[6].axisc_decoder_0_n_163\,
      \m_axis_tdata[13]\ => \gen_decoder[6].axisc_decoder_0_n_13\,
      \m_axis_tdata[140]\ => \gen_decoder[6].axisc_decoder_0_n_164\,
      \m_axis_tdata[141]\ => \gen_decoder[6].axisc_decoder_0_n_165\,
      \m_axis_tdata[142]\ => \gen_decoder[6].axisc_decoder_0_n_166\,
      \m_axis_tdata[143]\ => \gen_decoder[6].axisc_decoder_0_n_167\,
      \m_axis_tdata[144]\ => \gen_decoder[6].axisc_decoder_0_n_168\,
      \m_axis_tdata[145]\ => \gen_decoder[6].axisc_decoder_0_n_169\,
      \m_axis_tdata[146]\ => \gen_decoder[6].axisc_decoder_0_n_170\,
      \m_axis_tdata[147]\ => \gen_decoder[6].axisc_decoder_0_n_171\,
      \m_axis_tdata[148]\ => \gen_decoder[6].axisc_decoder_0_n_172\,
      \m_axis_tdata[149]\ => \gen_decoder[6].axisc_decoder_0_n_173\,
      \m_axis_tdata[14]\ => \gen_decoder[6].axisc_decoder_0_n_14\,
      \m_axis_tdata[150]\ => \gen_decoder[6].axisc_decoder_0_n_174\,
      \m_axis_tdata[151]\ => \gen_decoder[6].axisc_decoder_0_n_175\,
      \m_axis_tdata[152]\ => \gen_decoder[6].axisc_decoder_0_n_176\,
      \m_axis_tdata[153]\ => \gen_decoder[6].axisc_decoder_0_n_177\,
      \m_axis_tdata[154]\ => \gen_decoder[6].axisc_decoder_0_n_178\,
      \m_axis_tdata[155]\ => \gen_decoder[6].axisc_decoder_0_n_179\,
      \m_axis_tdata[156]\ => \gen_decoder[6].axisc_decoder_0_n_180\,
      \m_axis_tdata[157]\ => \gen_decoder[6].axisc_decoder_0_n_181\,
      \m_axis_tdata[158]\ => \gen_decoder[6].axisc_decoder_0_n_182\,
      \m_axis_tdata[159]\ => \gen_decoder[6].axisc_decoder_0_n_183\,
      \m_axis_tdata[15]\ => \gen_decoder[6].axisc_decoder_0_n_15\,
      \m_axis_tdata[160]\ => \gen_decoder[6].axisc_decoder_0_n_190\,
      \m_axis_tdata[161]\ => \gen_decoder[6].axisc_decoder_0_n_191\,
      \m_axis_tdata[162]\ => \gen_decoder[6].axisc_decoder_0_n_192\,
      \m_axis_tdata[163]\ => \gen_decoder[6].axisc_decoder_0_n_193\,
      \m_axis_tdata[164]\ => \gen_decoder[6].axisc_decoder_0_n_194\,
      \m_axis_tdata[165]\ => \gen_decoder[6].axisc_decoder_0_n_195\,
      \m_axis_tdata[166]\ => \gen_decoder[6].axisc_decoder_0_n_196\,
      \m_axis_tdata[167]\ => \gen_decoder[6].axisc_decoder_0_n_197\,
      \m_axis_tdata[168]\ => \gen_decoder[6].axisc_decoder_0_n_198\,
      \m_axis_tdata[169]\ => \gen_decoder[6].axisc_decoder_0_n_199\,
      \m_axis_tdata[16]\ => \gen_decoder[6].axisc_decoder_0_n_16\,
      \m_axis_tdata[170]\ => \gen_decoder[6].axisc_decoder_0_n_200\,
      \m_axis_tdata[171]\ => \gen_decoder[6].axisc_decoder_0_n_201\,
      \m_axis_tdata[172]\ => \gen_decoder[6].axisc_decoder_0_n_202\,
      \m_axis_tdata[173]\ => \gen_decoder[6].axisc_decoder_0_n_203\,
      \m_axis_tdata[174]\ => \gen_decoder[6].axisc_decoder_0_n_204\,
      \m_axis_tdata[175]\ => \gen_decoder[6].axisc_decoder_0_n_205\,
      \m_axis_tdata[176]\ => \gen_decoder[6].axisc_decoder_0_n_206\,
      \m_axis_tdata[177]\ => \gen_decoder[6].axisc_decoder_0_n_207\,
      \m_axis_tdata[178]\ => \gen_decoder[6].axisc_decoder_0_n_208\,
      \m_axis_tdata[179]\ => \gen_decoder[6].axisc_decoder_0_n_209\,
      \m_axis_tdata[17]\ => \gen_decoder[6].axisc_decoder_0_n_17\,
      \m_axis_tdata[180]\ => \gen_decoder[6].axisc_decoder_0_n_210\,
      \m_axis_tdata[181]\ => \gen_decoder[6].axisc_decoder_0_n_211\,
      \m_axis_tdata[182]\ => \gen_decoder[6].axisc_decoder_0_n_212\,
      \m_axis_tdata[183]\ => \gen_decoder[6].axisc_decoder_0_n_213\,
      \m_axis_tdata[184]\ => \gen_decoder[6].axisc_decoder_0_n_214\,
      \m_axis_tdata[185]\ => \gen_decoder[6].axisc_decoder_0_n_215\,
      \m_axis_tdata[186]\ => \gen_decoder[6].axisc_decoder_0_n_216\,
      \m_axis_tdata[187]\ => \gen_decoder[6].axisc_decoder_0_n_217\,
      \m_axis_tdata[188]\ => \gen_decoder[6].axisc_decoder_0_n_218\,
      \m_axis_tdata[189]\ => \gen_decoder[6].axisc_decoder_0_n_219\,
      \m_axis_tdata[18]\ => \gen_decoder[6].axisc_decoder_0_n_18\,
      \m_axis_tdata[190]\ => \gen_decoder[6].axisc_decoder_0_n_220\,
      \m_axis_tdata[191]\ => \gen_decoder[6].axisc_decoder_0_n_221\,
      \m_axis_tdata[192]\ => \gen_decoder[6].axisc_decoder_0_n_229\,
      \m_axis_tdata[193]\ => \gen_decoder[6].axisc_decoder_0_n_230\,
      \m_axis_tdata[194]\ => \gen_decoder[6].axisc_decoder_0_n_231\,
      \m_axis_tdata[195]\ => \gen_decoder[6].axisc_decoder_0_n_232\,
      \m_axis_tdata[196]\ => \gen_decoder[6].axisc_decoder_0_n_233\,
      \m_axis_tdata[197]\ => \gen_decoder[6].axisc_decoder_0_n_234\,
      \m_axis_tdata[198]\ => \gen_decoder[6].axisc_decoder_0_n_235\,
      \m_axis_tdata[199]\ => \gen_decoder[6].axisc_decoder_0_n_236\,
      \m_axis_tdata[19]\ => \gen_decoder[6].axisc_decoder_0_n_19\,
      \m_axis_tdata[1]\ => \gen_decoder[6].axisc_decoder_0_n_1\,
      \m_axis_tdata[200]\ => \gen_decoder[6].axisc_decoder_0_n_237\,
      \m_axis_tdata[201]\ => \gen_decoder[6].axisc_decoder_0_n_238\,
      \m_axis_tdata[202]\ => \gen_decoder[6].axisc_decoder_0_n_239\,
      \m_axis_tdata[203]\ => \gen_decoder[6].axisc_decoder_0_n_240\,
      \m_axis_tdata[204]\ => \gen_decoder[6].axisc_decoder_0_n_241\,
      \m_axis_tdata[205]\ => \gen_decoder[6].axisc_decoder_0_n_242\,
      \m_axis_tdata[206]\ => \gen_decoder[6].axisc_decoder_0_n_243\,
      \m_axis_tdata[207]\ => \gen_decoder[6].axisc_decoder_0_n_244\,
      \m_axis_tdata[208]\ => \gen_decoder[6].axisc_decoder_0_n_245\,
      \m_axis_tdata[209]\ => \gen_decoder[6].axisc_decoder_0_n_246\,
      \m_axis_tdata[20]\ => \gen_decoder[6].axisc_decoder_0_n_20\,
      \m_axis_tdata[210]\ => \gen_decoder[6].axisc_decoder_0_n_247\,
      \m_axis_tdata[211]\ => \gen_decoder[6].axisc_decoder_0_n_248\,
      \m_axis_tdata[212]\ => \gen_decoder[6].axisc_decoder_0_n_249\,
      \m_axis_tdata[213]\ => \gen_decoder[6].axisc_decoder_0_n_250\,
      \m_axis_tdata[214]\ => \gen_decoder[6].axisc_decoder_0_n_251\,
      \m_axis_tdata[215]\ => \gen_decoder[6].axisc_decoder_0_n_252\,
      \m_axis_tdata[216]\ => \gen_decoder[6].axisc_decoder_0_n_253\,
      \m_axis_tdata[217]\ => \gen_decoder[6].axisc_decoder_0_n_254\,
      \m_axis_tdata[218]\ => \gen_decoder[6].axisc_decoder_0_n_255\,
      \m_axis_tdata[219]\ => \gen_decoder[6].axisc_decoder_0_n_256\,
      \m_axis_tdata[21]\ => \gen_decoder[6].axisc_decoder_0_n_21\,
      \m_axis_tdata[220]\ => \gen_decoder[6].axisc_decoder_0_n_257\,
      \m_axis_tdata[221]\ => \gen_decoder[6].axisc_decoder_0_n_258\,
      \m_axis_tdata[222]\ => \gen_decoder[6].axisc_decoder_0_n_259\,
      \m_axis_tdata[223]\ => \gen_decoder[6].axisc_decoder_0_n_260\,
      \m_axis_tdata[22]\ => \gen_decoder[6].axisc_decoder_0_n_22\,
      \m_axis_tdata[23]\ => \gen_decoder[6].axisc_decoder_0_n_23\,
      \m_axis_tdata[24]\ => \gen_decoder[6].axisc_decoder_0_n_24\,
      \m_axis_tdata[25]\ => \gen_decoder[6].axisc_decoder_0_n_25\,
      \m_axis_tdata[26]\ => \gen_decoder[6].axisc_decoder_0_n_26\,
      \m_axis_tdata[27]\ => \gen_decoder[6].axisc_decoder_0_n_27\,
      \m_axis_tdata[28]\ => \gen_decoder[6].axisc_decoder_0_n_28\,
      \m_axis_tdata[29]\ => \gen_decoder[6].axisc_decoder_0_n_29\,
      \m_axis_tdata[2]\ => \gen_decoder[6].axisc_decoder_0_n_2\,
      \m_axis_tdata[30]\ => \gen_decoder[6].axisc_decoder_0_n_30\,
      \m_axis_tdata[31]\ => \gen_decoder[6].axisc_decoder_0_n_31\,
      \m_axis_tdata[32]\ => \gen_decoder[6].axisc_decoder_0_n_38\,
      \m_axis_tdata[33]\ => \gen_decoder[6].axisc_decoder_0_n_39\,
      \m_axis_tdata[34]\ => \gen_decoder[6].axisc_decoder_0_n_40\,
      \m_axis_tdata[35]\ => \gen_decoder[6].axisc_decoder_0_n_41\,
      \m_axis_tdata[36]\ => \gen_decoder[6].axisc_decoder_0_n_42\,
      \m_axis_tdata[37]\ => \gen_decoder[6].axisc_decoder_0_n_43\,
      \m_axis_tdata[38]\ => \gen_decoder[6].axisc_decoder_0_n_44\,
      \m_axis_tdata[39]\ => \gen_decoder[6].axisc_decoder_0_n_45\,
      \m_axis_tdata[3]\ => \gen_decoder[6].axisc_decoder_0_n_3\,
      \m_axis_tdata[40]\ => \gen_decoder[6].axisc_decoder_0_n_46\,
      \m_axis_tdata[41]\ => \gen_decoder[6].axisc_decoder_0_n_47\,
      \m_axis_tdata[42]\ => \gen_decoder[6].axisc_decoder_0_n_48\,
      \m_axis_tdata[43]\ => \gen_decoder[6].axisc_decoder_0_n_49\,
      \m_axis_tdata[44]\ => \gen_decoder[6].axisc_decoder_0_n_50\,
      \m_axis_tdata[45]\ => \gen_decoder[6].axisc_decoder_0_n_51\,
      \m_axis_tdata[46]\ => \gen_decoder[6].axisc_decoder_0_n_52\,
      \m_axis_tdata[47]\ => \gen_decoder[6].axisc_decoder_0_n_53\,
      \m_axis_tdata[48]\ => \gen_decoder[6].axisc_decoder_0_n_54\,
      \m_axis_tdata[49]\ => \gen_decoder[6].axisc_decoder_0_n_55\,
      \m_axis_tdata[4]\ => \gen_decoder[6].axisc_decoder_0_n_4\,
      \m_axis_tdata[50]\ => \gen_decoder[6].axisc_decoder_0_n_56\,
      \m_axis_tdata[51]\ => \gen_decoder[6].axisc_decoder_0_n_57\,
      \m_axis_tdata[52]\ => \gen_decoder[6].axisc_decoder_0_n_58\,
      \m_axis_tdata[53]\ => \gen_decoder[6].axisc_decoder_0_n_59\,
      \m_axis_tdata[54]\ => \gen_decoder[6].axisc_decoder_0_n_60\,
      \m_axis_tdata[55]\ => \gen_decoder[6].axisc_decoder_0_n_61\,
      \m_axis_tdata[56]\ => \gen_decoder[6].axisc_decoder_0_n_62\,
      \m_axis_tdata[57]\ => \gen_decoder[6].axisc_decoder_0_n_63\,
      \m_axis_tdata[58]\ => \gen_decoder[6].axisc_decoder_0_n_64\,
      \m_axis_tdata[59]\ => \gen_decoder[6].axisc_decoder_0_n_65\,
      \m_axis_tdata[5]\ => \gen_decoder[6].axisc_decoder_0_n_5\,
      \m_axis_tdata[60]\ => \gen_decoder[6].axisc_decoder_0_n_66\,
      \m_axis_tdata[61]\ => \gen_decoder[6].axisc_decoder_0_n_67\,
      \m_axis_tdata[62]\ => \gen_decoder[6].axisc_decoder_0_n_68\,
      \m_axis_tdata[63]\ => \gen_decoder[6].axisc_decoder_0_n_69\,
      \m_axis_tdata[64]\ => \gen_decoder[6].axisc_decoder_0_n_76\,
      \m_axis_tdata[65]\ => \gen_decoder[6].axisc_decoder_0_n_77\,
      \m_axis_tdata[66]\ => \gen_decoder[6].axisc_decoder_0_n_78\,
      \m_axis_tdata[67]\ => \gen_decoder[6].axisc_decoder_0_n_79\,
      \m_axis_tdata[68]\ => \gen_decoder[6].axisc_decoder_0_n_80\,
      \m_axis_tdata[69]\ => \gen_decoder[6].axisc_decoder_0_n_81\,
      \m_axis_tdata[6]\ => \gen_decoder[6].axisc_decoder_0_n_6\,
      \m_axis_tdata[70]\ => \gen_decoder[6].axisc_decoder_0_n_82\,
      \m_axis_tdata[71]\ => \gen_decoder[6].axisc_decoder_0_n_83\,
      \m_axis_tdata[72]\ => \gen_decoder[6].axisc_decoder_0_n_84\,
      \m_axis_tdata[73]\ => \gen_decoder[6].axisc_decoder_0_n_85\,
      \m_axis_tdata[74]\ => \gen_decoder[6].axisc_decoder_0_n_86\,
      \m_axis_tdata[75]\ => \gen_decoder[6].axisc_decoder_0_n_87\,
      \m_axis_tdata[76]\ => \gen_decoder[6].axisc_decoder_0_n_88\,
      \m_axis_tdata[77]\ => \gen_decoder[6].axisc_decoder_0_n_89\,
      \m_axis_tdata[78]\ => \gen_decoder[6].axisc_decoder_0_n_90\,
      \m_axis_tdata[79]\ => \gen_decoder[6].axisc_decoder_0_n_91\,
      \m_axis_tdata[7]\ => \gen_decoder[6].axisc_decoder_0_n_7\,
      \m_axis_tdata[80]\ => \gen_decoder[6].axisc_decoder_0_n_92\,
      \m_axis_tdata[81]\ => \gen_decoder[6].axisc_decoder_0_n_93\,
      \m_axis_tdata[82]\ => \gen_decoder[6].axisc_decoder_0_n_94\,
      \m_axis_tdata[83]\ => \gen_decoder[6].axisc_decoder_0_n_95\,
      \m_axis_tdata[84]\ => \gen_decoder[6].axisc_decoder_0_n_96\,
      \m_axis_tdata[85]\ => \gen_decoder[6].axisc_decoder_0_n_97\,
      \m_axis_tdata[86]\ => \gen_decoder[6].axisc_decoder_0_n_98\,
      \m_axis_tdata[87]\ => \gen_decoder[6].axisc_decoder_0_n_99\,
      \m_axis_tdata[88]\ => \gen_decoder[6].axisc_decoder_0_n_100\,
      \m_axis_tdata[89]\ => \gen_decoder[6].axisc_decoder_0_n_101\,
      \m_axis_tdata[8]\ => \gen_decoder[6].axisc_decoder_0_n_8\,
      \m_axis_tdata[90]\ => \gen_decoder[6].axisc_decoder_0_n_102\,
      \m_axis_tdata[91]\ => \gen_decoder[6].axisc_decoder_0_n_103\,
      \m_axis_tdata[92]\ => \gen_decoder[6].axisc_decoder_0_n_104\,
      \m_axis_tdata[93]\ => \gen_decoder[6].axisc_decoder_0_n_105\,
      \m_axis_tdata[94]\ => \gen_decoder[6].axisc_decoder_0_n_106\,
      \m_axis_tdata[95]\ => \gen_decoder[6].axisc_decoder_0_n_107\,
      \m_axis_tdata[96]\ => \gen_decoder[6].axisc_decoder_0_n_114\,
      \m_axis_tdata[97]\ => \gen_decoder[6].axisc_decoder_0_n_115\,
      \m_axis_tdata[98]\ => \gen_decoder[6].axisc_decoder_0_n_116\,
      \m_axis_tdata[99]\ => \gen_decoder[6].axisc_decoder_0_n_117\,
      \m_axis_tdata[9]\ => \gen_decoder[6].axisc_decoder_0_n_9\,
      \m_axis_tkeep[0]\ => \gen_decoder[6].axisc_decoder_0_n_32\,
      \m_axis_tkeep[10]\ => \gen_decoder[6].axisc_decoder_0_n_110\,
      \m_axis_tkeep[11]\ => \gen_decoder[6].axisc_decoder_0_n_111\,
      \m_axis_tkeep[12]\ => \gen_decoder[6].axisc_decoder_0_n_146\,
      \m_axis_tkeep[13]\ => \gen_decoder[6].axisc_decoder_0_n_147\,
      \m_axis_tkeep[14]\ => \gen_decoder[6].axisc_decoder_0_n_148\,
      \m_axis_tkeep[15]\ => \gen_decoder[6].axisc_decoder_0_n_149\,
      \m_axis_tkeep[16]\ => \gen_decoder[6].axisc_decoder_0_n_184\,
      \m_axis_tkeep[17]\ => \gen_decoder[6].axisc_decoder_0_n_185\,
      \m_axis_tkeep[18]\ => \gen_decoder[6].axisc_decoder_0_n_186\,
      \m_axis_tkeep[19]\ => \gen_decoder[6].axisc_decoder_0_n_187\,
      \m_axis_tkeep[1]\ => \gen_decoder[6].axisc_decoder_0_n_33\,
      \m_axis_tkeep[20]\ => \gen_decoder[6].axisc_decoder_0_n_222\,
      \m_axis_tkeep[21]\ => \gen_decoder[6].axisc_decoder_0_n_223\,
      \m_axis_tkeep[22]\ => \gen_decoder[6].axisc_decoder_0_n_224\,
      \m_axis_tkeep[23]\ => \gen_decoder[6].axisc_decoder_0_n_225\,
      \m_axis_tkeep[24]\ => \gen_decoder[6].axisc_decoder_0_n_261\,
      \m_axis_tkeep[25]\ => \gen_decoder[6].axisc_decoder_0_n_262\,
      \m_axis_tkeep[26]\ => \gen_decoder[6].axisc_decoder_0_n_263\,
      \m_axis_tkeep[27]\ => \gen_decoder[6].axisc_decoder_0_n_264\,
      \m_axis_tkeep[2]\ => \gen_decoder[6].axisc_decoder_0_n_34\,
      \m_axis_tkeep[3]\ => \gen_decoder[6].axisc_decoder_0_n_35\,
      \m_axis_tkeep[4]\ => \gen_decoder[6].axisc_decoder_0_n_70\,
      \m_axis_tkeep[5]\ => \gen_decoder[6].axisc_decoder_0_n_71\,
      \m_axis_tkeep[6]\ => \gen_decoder[6].axisc_decoder_0_n_72\,
      \m_axis_tkeep[7]\ => \gen_decoder[6].axisc_decoder_0_n_73\,
      \m_axis_tkeep[8]\ => \gen_decoder[6].axisc_decoder_0_n_108\,
      \m_axis_tkeep[9]\ => \gen_decoder[6].axisc_decoder_0_n_109\,
      \m_axis_tlast[0]\ => \gen_decoder[6].axisc_decoder_0_n_36\,
      \m_axis_tlast[1]\ => \gen_decoder[6].axisc_decoder_0_n_74\,
      \m_axis_tlast[2]\ => \gen_decoder[6].axisc_decoder_0_n_112\,
      \m_axis_tlast[3]\ => \gen_decoder[6].axisc_decoder_0_n_150\,
      \m_axis_tlast[4]\ => \gen_decoder[6].axisc_decoder_0_n_188\,
      \m_axis_tlast[5]\ => \gen_decoder[6].axisc_decoder_0_n_226\,
      \m_axis_tlast[6]\ => \gen_decoder[6].axisc_decoder_0_n_265\,
      m_axis_tready(6 downto 0) => m_axis_tready(6 downto 0),
      \m_axis_tvalid[0]\ => \gen_decoder[6].axisc_decoder_0_n_37\,
      \m_axis_tvalid[1]\ => \gen_decoder[6].axisc_decoder_0_n_75\,
      \m_axis_tvalid[2]\ => \gen_decoder[6].axisc_decoder_0_n_113\,
      \m_axis_tvalid[3]\ => \gen_decoder[6].axisc_decoder_0_n_151\,
      \m_axis_tvalid[4]\ => \gen_decoder[6].axisc_decoder_0_n_189\,
      \m_axis_tvalid[5]\ => \gen_decoder[6].axisc_decoder_0_n_228\,
      \m_axis_tvalid[6]\ => \gen_decoder[6].axisc_decoder_0_n_266\,
      p_12_out(36 downto 0) => p_12_out(36 downto 0),
      p_7_out(36 downto 0) => p_7_out(36 downto 0),
      \s_axis_tready[6]\ => s_axis_tready(6),
      s_axis_tvalid(0) => s_axis_tvalid(6)
    );
\gen_static_router.gen_synch.ctrl_reg_synch_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => cdc_handshake_data_valid,
      D => cdc_handshake_data_out(0),
      Q => \gen_static_router.gen_synch.ctrl_reg_synch_reg_n_0_[0]\,
      R => '0'
    );
\gen_static_router.gen_synch.ctrl_reg_synch_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => cdc_handshake_data_valid,
      D => cdc_handshake_data_out(10),
      Q => \gen_static_router.gen_synch.ctrl_reg_synch_reg_n_0_[10]\,
      R => '0'
    );
\gen_static_router.gen_synch.ctrl_reg_synch_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => cdc_handshake_data_valid,
      D => cdc_handshake_data_out(11),
      Q => \gen_static_router.gen_synch.ctrl_reg_synch_reg_n_0_[11]\,
      R => '0'
    );
\gen_static_router.gen_synch.ctrl_reg_synch_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => cdc_handshake_data_valid,
      D => cdc_handshake_data_out(12),
      Q => \gen_static_router.gen_synch.ctrl_reg_synch_reg_n_0_[12]\,
      R => '0'
    );
\gen_static_router.gen_synch.ctrl_reg_synch_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => cdc_handshake_data_valid,
      D => cdc_handshake_data_out(13),
      Q => \gen_static_router.gen_synch.ctrl_reg_synch_reg_n_0_[13]\,
      R => '0'
    );
\gen_static_router.gen_synch.ctrl_reg_synch_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => cdc_handshake_data_valid,
      D => cdc_handshake_data_out(14),
      Q => \gen_static_router.gen_synch.ctrl_reg_synch_reg_n_0_[14]\,
      R => '0'
    );
\gen_static_router.gen_synch.ctrl_reg_synch_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => cdc_handshake_data_valid,
      D => cdc_handshake_data_out(15),
      Q => \gen_static_router.gen_synch.ctrl_reg_synch_reg_n_0_[15]\,
      R => '0'
    );
\gen_static_router.gen_synch.ctrl_reg_synch_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => cdc_handshake_data_valid,
      D => cdc_handshake_data_out(16),
      Q => \gen_static_router.gen_synch.ctrl_reg_synch_reg_n_0_[16]\,
      R => '0'
    );
\gen_static_router.gen_synch.ctrl_reg_synch_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => cdc_handshake_data_valid,
      D => cdc_handshake_data_out(17),
      Q => \gen_static_router.gen_synch.ctrl_reg_synch_reg_n_0_[17]\,
      R => '0'
    );
\gen_static_router.gen_synch.ctrl_reg_synch_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => cdc_handshake_data_valid,
      D => cdc_handshake_data_out(18),
      Q => \gen_static_router.gen_synch.ctrl_reg_synch_reg_n_0_[18]\,
      R => '0'
    );
\gen_static_router.gen_synch.ctrl_reg_synch_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => cdc_handshake_data_valid,
      D => cdc_handshake_data_out(19),
      Q => \gen_static_router.gen_synch.ctrl_reg_synch_reg_n_0_[19]\,
      R => '0'
    );
\gen_static_router.gen_synch.ctrl_reg_synch_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => cdc_handshake_data_valid,
      D => cdc_handshake_data_out(1),
      Q => \gen_static_router.gen_synch.ctrl_reg_synch_reg_n_0_[1]\,
      R => '0'
    );
\gen_static_router.gen_synch.ctrl_reg_synch_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => cdc_handshake_data_valid,
      D => cdc_handshake_data_out(20),
      Q => \gen_static_router.gen_synch.ctrl_reg_synch_reg_n_0_[20]\,
      R => '0'
    );
\gen_static_router.gen_synch.ctrl_reg_synch_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => cdc_handshake_data_valid,
      D => cdc_handshake_data_out(21),
      Q => \gen_static_router.gen_synch.ctrl_reg_synch_reg_n_0_[21]\,
      R => '0'
    );
\gen_static_router.gen_synch.ctrl_reg_synch_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => cdc_handshake_data_valid,
      D => cdc_handshake_data_out(22),
      Q => \gen_static_router.gen_synch.ctrl_reg_synch_reg_n_0_[22]\,
      R => '0'
    );
\gen_static_router.gen_synch.ctrl_reg_synch_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => cdc_handshake_data_valid,
      D => cdc_handshake_data_out(23),
      Q => \gen_static_router.gen_synch.ctrl_reg_synch_reg_n_0_[23]\,
      R => '0'
    );
\gen_static_router.gen_synch.ctrl_reg_synch_reg[24]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => cdc_handshake_data_valid,
      D => cdc_handshake_data_out(24),
      Q => \gen_static_router.gen_synch.ctrl_reg_synch_reg_n_0_[24]\,
      R => '0'
    );
\gen_static_router.gen_synch.ctrl_reg_synch_reg[25]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => cdc_handshake_data_valid,
      D => cdc_handshake_data_out(25),
      Q => \gen_static_router.gen_synch.ctrl_reg_synch_reg_n_0_[25]\,
      R => '0'
    );
\gen_static_router.gen_synch.ctrl_reg_synch_reg[26]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => cdc_handshake_data_valid,
      D => cdc_handshake_data_out(26),
      Q => \gen_static_router.gen_synch.ctrl_reg_synch_reg_n_0_[26]\,
      R => '0'
    );
\gen_static_router.gen_synch.ctrl_reg_synch_reg[27]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => cdc_handshake_data_valid,
      D => cdc_handshake_data_out(27),
      Q => \gen_static_router.gen_synch.ctrl_reg_synch_reg_n_0_[27]\,
      R => '0'
    );
\gen_static_router.gen_synch.ctrl_reg_synch_reg[28]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => cdc_handshake_data_valid,
      D => cdc_handshake_data_out(28),
      Q => mi_enable(0),
      R => '0'
    );
\gen_static_router.gen_synch.ctrl_reg_synch_reg[29]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => cdc_handshake_data_valid,
      D => cdc_handshake_data_out(29),
      Q => mi_enable(1),
      R => '0'
    );
\gen_static_router.gen_synch.ctrl_reg_synch_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => cdc_handshake_data_valid,
      D => cdc_handshake_data_out(2),
      Q => \gen_static_router.gen_synch.ctrl_reg_synch_reg_n_0_[2]\,
      R => '0'
    );
\gen_static_router.gen_synch.ctrl_reg_synch_reg[30]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => cdc_handshake_data_valid,
      D => cdc_handshake_data_out(30),
      Q => mi_enable(2),
      R => '0'
    );
\gen_static_router.gen_synch.ctrl_reg_synch_reg[31]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => cdc_handshake_data_valid,
      D => cdc_handshake_data_out(31),
      Q => mi_enable(3),
      R => '0'
    );
\gen_static_router.gen_synch.ctrl_reg_synch_reg[32]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => cdc_handshake_data_valid,
      D => cdc_handshake_data_out(32),
      Q => mi_enable(4),
      R => '0'
    );
\gen_static_router.gen_synch.ctrl_reg_synch_reg[33]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => cdc_handshake_data_valid,
      D => cdc_handshake_data_out(33),
      Q => mi_enable(5),
      R => '0'
    );
\gen_static_router.gen_synch.ctrl_reg_synch_reg[34]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => cdc_handshake_data_valid,
      D => cdc_handshake_data_out(34),
      Q => mi_enable(6),
      R => '0'
    );
\gen_static_router.gen_synch.ctrl_reg_synch_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => cdc_handshake_data_valid,
      D => cdc_handshake_data_out(3),
      Q => \gen_static_router.gen_synch.ctrl_reg_synch_reg_n_0_[3]\,
      R => '0'
    );
\gen_static_router.gen_synch.ctrl_reg_synch_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => cdc_handshake_data_valid,
      D => cdc_handshake_data_out(4),
      Q => \gen_static_router.gen_synch.ctrl_reg_synch_reg_n_0_[4]\,
      R => '0'
    );
\gen_static_router.gen_synch.ctrl_reg_synch_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => cdc_handshake_data_valid,
      D => cdc_handshake_data_out(5),
      Q => \gen_static_router.gen_synch.ctrl_reg_synch_reg_n_0_[5]\,
      R => '0'
    );
\gen_static_router.gen_synch.ctrl_reg_synch_reg[63]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => cdc_handshake_data_valid,
      D => cdc_handshake_data_out(63),
      Q => si_enable(0),
      R => '0'
    );
\gen_static_router.gen_synch.ctrl_reg_synch_reg[64]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => cdc_handshake_data_valid,
      D => cdc_handshake_data_out(64),
      Q => si_enable(1),
      R => '0'
    );
\gen_static_router.gen_synch.ctrl_reg_synch_reg[65]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => cdc_handshake_data_valid,
      D => cdc_handshake_data_out(65),
      Q => si_enable(2),
      R => '0'
    );
\gen_static_router.gen_synch.ctrl_reg_synch_reg[66]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => cdc_handshake_data_valid,
      D => cdc_handshake_data_out(66),
      Q => si_enable(3),
      R => '0'
    );
\gen_static_router.gen_synch.ctrl_reg_synch_reg[67]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => cdc_handshake_data_valid,
      D => cdc_handshake_data_out(67),
      Q => si_enable(4),
      R => '0'
    );
\gen_static_router.gen_synch.ctrl_reg_synch_reg[68]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => cdc_handshake_data_valid,
      D => cdc_handshake_data_out(68),
      Q => si_enable(5),
      R => '0'
    );
\gen_static_router.gen_synch.ctrl_reg_synch_reg[69]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => cdc_handshake_data_valid,
      D => cdc_handshake_data_out(69),
      Q => si_enable(6),
      R => '0'
    );
\gen_static_router.gen_synch.ctrl_reg_synch_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => cdc_handshake_data_valid,
      D => cdc_handshake_data_out(6),
      Q => \gen_static_router.gen_synch.ctrl_reg_synch_reg_n_0_[6]\,
      R => '0'
    );
\gen_static_router.gen_synch.ctrl_reg_synch_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => cdc_handshake_data_valid,
      D => cdc_handshake_data_out(7),
      Q => \gen_static_router.gen_synch.ctrl_reg_synch_reg_n_0_[7]\,
      R => '0'
    );
\gen_static_router.gen_synch.ctrl_reg_synch_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => cdc_handshake_data_valid,
      D => cdc_handshake_data_out(8),
      Q => \gen_static_router.gen_synch.ctrl_reg_synch_reg_n_0_[8]\,
      R => '0'
    );
\gen_static_router.gen_synch.ctrl_reg_synch_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => cdc_handshake_data_valid,
      D => cdc_handshake_data_out(9),
      Q => \gen_static_router.gen_synch.ctrl_reg_synch_reg_n_0_[9]\,
      R => '0'
    );
\gen_static_router.gen_synch.inst_cdc_handshake\: entity work.\top_xbar_4_axis_infrastructure_v1_1_0_cdc_handshake\
     port map (
      E(0) => cdc_handshake_data_valid,
      Q(69 downto 0) => ctrl_reg(69 downto 0),
      aclk => aclk,
      dest_out(41 downto 35) => cdc_handshake_data_out(69 downto 63),
      dest_out(34 downto 0) => cdc_handshake_data_out(34 downto 0),
      s_axi_ctrl_aclk => s_axi_ctrl_aclk,
      src_rcv => ctrl_ack,
      src_send => ctrl_req
    );
\gen_static_router.gen_synch.inst_rst_synch\: entity work.\top_xbar_4_axis_infrastructure_v1_1_0_clock_synchronizer\
     port map (
      I27 => \gen_static_router.gen_synch.inst_rst_synch_n_0\,
      aclk => aclk,
      aresetn => aresetn,
      src_in => ctrl_soft_reset
    );
\gen_static_router.inst_static_router\: entity work.\top_xbar_4_axis_switch_v1_1_8_static_router\
     port map (
      ctrl_reg(69 downto 0) => ctrl_reg(69 downto 0),
      s_axi_arready => s_axi_ctrl_arready,
      s_axi_awready => \^s_axi_ctrl_wready\,
      s_axi_bvalid => s_axi_ctrl_bvalid,
      s_axi_ctrl_aclk => s_axi_ctrl_aclk,
      s_axi_ctrl_araddr(4 downto 0) => s_axi_ctrl_araddr(6 downto 2),
      s_axi_ctrl_areset => s_axi_ctrl_areset,
      s_axi_ctrl_arvalid => s_axi_ctrl_arvalid,
      s_axi_ctrl_awaddr(4 downto 0) => s_axi_ctrl_awaddr(6 downto 2),
      s_axi_ctrl_awvalid => s_axi_ctrl_awvalid,
      s_axi_ctrl_bready => s_axi_ctrl_bready,
      s_axi_ctrl_rdata(31 downto 0) => s_axi_ctrl_rdata(31 downto 0),
      s_axi_ctrl_rready => s_axi_ctrl_rready,
      s_axi_ctrl_rvalid => s_axi_ctrl_rvalid,
      s_axi_ctrl_wdata(31 downto 0) => s_axi_ctrl_wdata(31 downto 0),
      s_axi_ctrl_wvalid => s_axi_ctrl_wvalid,
      src_in => ctrl_soft_reset,
      src_rcv => ctrl_ack,
      src_send => ctrl_req
    );
\gen_static_router.s_axi_ctrl_areset_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => s_axi_ctrl_aresetn,
      O => p_0_in
    );
\gen_static_router.s_axi_ctrl_areset_reg\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_ctrl_aclk,
      CE => '1',
      D => p_0_in,
      Q => s_axi_ctrl_areset,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \top_xbar_4\ is
  port (
    aclk : in STD_LOGIC;
    aresetn : in STD_LOGIC;
    s_axis_tvalid : in STD_LOGIC_VECTOR ( 6 downto 0 );
    s_axis_tready : out STD_LOGIC_VECTOR ( 6 downto 0 );
    s_axis_tdata : in STD_LOGIC_VECTOR ( 223 downto 0 );
    s_axis_tkeep : in STD_LOGIC_VECTOR ( 27 downto 0 );
    s_axis_tlast : in STD_LOGIC_VECTOR ( 6 downto 0 );
    m_axis_tvalid : out STD_LOGIC_VECTOR ( 6 downto 0 );
    m_axis_tready : in STD_LOGIC_VECTOR ( 6 downto 0 );
    m_axis_tdata : out STD_LOGIC_VECTOR ( 223 downto 0 );
    m_axis_tkeep : out STD_LOGIC_VECTOR ( 27 downto 0 );
    m_axis_tlast : out STD_LOGIC_VECTOR ( 6 downto 0 );
    s_axi_ctrl_aclk : in STD_LOGIC;
    s_axi_ctrl_aresetn : in STD_LOGIC;
    s_axi_ctrl_awvalid : in STD_LOGIC;
    s_axi_ctrl_awready : out STD_LOGIC;
    s_axi_ctrl_awaddr : in STD_LOGIC_VECTOR ( 6 downto 0 );
    s_axi_ctrl_wvalid : in STD_LOGIC;
    s_axi_ctrl_wready : out STD_LOGIC;
    s_axi_ctrl_wdata : in STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axi_ctrl_bvalid : out STD_LOGIC;
    s_axi_ctrl_bready : in STD_LOGIC;
    s_axi_ctrl_bresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_ctrl_arvalid : in STD_LOGIC;
    s_axi_ctrl_arready : out STD_LOGIC;
    s_axi_ctrl_araddr : in STD_LOGIC_VECTOR ( 6 downto 0 );
    s_axi_ctrl_rvalid : out STD_LOGIC;
    s_axi_ctrl_rready : in STD_LOGIC;
    s_axi_ctrl_rdata : out STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axi_ctrl_rresp : out STD_LOGIC_VECTOR ( 1 downto 0 )
  );
  attribute NotValidForBitStream : boolean;
  attribute NotValidForBitStream of \top_xbar_4\ : entity is true;
  attribute CHECK_LICENSE_TYPE : string;
  attribute CHECK_LICENSE_TYPE of \top_xbar_4\ : entity is "top_xbar_4,axis_switch_v1_1_8_axis_switch,{}";
  attribute DowngradeIPIdentifiedWarnings : string;
  attribute DowngradeIPIdentifiedWarnings of \top_xbar_4\ : entity is "yes";
  attribute X_CORE_INFO : string;
  attribute X_CORE_INFO of \top_xbar_4\ : entity is "axis_switch_v1_1_8_axis_switch,Vivado 2016.1";
end \top_xbar_4\;

architecture STRUCTURE of \top_xbar_4\ is
  signal NLW_inst_arb_dest_UNCONNECTED : STD_LOGIC_VECTOR ( 48 downto 0 );
  signal NLW_inst_arb_done_UNCONNECTED : STD_LOGIC_VECTOR ( 6 downto 0 );
  signal NLW_inst_arb_id_UNCONNECTED : STD_LOGIC_VECTOR ( 48 downto 0 );
  signal NLW_inst_arb_last_UNCONNECTED : STD_LOGIC_VECTOR ( 48 downto 0 );
  signal NLW_inst_arb_req_UNCONNECTED : STD_LOGIC_VECTOR ( 48 downto 0 );
  signal NLW_inst_arb_user_UNCONNECTED : STD_LOGIC_VECTOR ( 48 downto 0 );
  signal NLW_inst_m_axis_tdest_UNCONNECTED : STD_LOGIC_VECTOR ( 6 downto 0 );
  signal NLW_inst_m_axis_tid_UNCONNECTED : STD_LOGIC_VECTOR ( 6 downto 0 );
  signal NLW_inst_m_axis_tstrb_UNCONNECTED : STD_LOGIC_VECTOR ( 27 downto 0 );
  signal NLW_inst_m_axis_tuser_UNCONNECTED : STD_LOGIC_VECTOR ( 6 downto 0 );
  signal NLW_inst_s_decode_err_UNCONNECTED : STD_LOGIC_VECTOR ( 6 downto 0 );
  attribute C_ARB_ALGORITHM : integer;
  attribute C_ARB_ALGORITHM of inst : label is 0;
  attribute C_ARB_ON_MAX_XFERS : integer;
  attribute C_ARB_ON_MAX_XFERS of inst : label is 1;
  attribute C_ARB_ON_NUM_CYCLES : integer;
  attribute C_ARB_ON_NUM_CYCLES of inst : label is 0;
  attribute C_ARB_ON_TLAST : integer;
  attribute C_ARB_ON_TLAST of inst : label is 0;
  attribute C_AXIS_SIGNAL_SET : integer;
  attribute C_AXIS_SIGNAL_SET of inst : label is 27;
  attribute C_AXIS_TDATA_WIDTH : integer;
  attribute C_AXIS_TDATA_WIDTH of inst : label is 32;
  attribute C_AXIS_TDEST_WIDTH : integer;
  attribute C_AXIS_TDEST_WIDTH of inst : label is 1;
  attribute C_AXIS_TID_WIDTH : integer;
  attribute C_AXIS_TID_WIDTH of inst : label is 1;
  attribute C_AXIS_TUSER_WIDTH : integer;
  attribute C_AXIS_TUSER_WIDTH of inst : label is 1;
  attribute C_COMMON_CLOCK : integer;
  attribute C_COMMON_CLOCK of inst : label is 0;
  attribute C_DECODER_REG : integer;
  attribute C_DECODER_REG of inst : label is 1;
  attribute C_FAMILY : string;
  attribute C_FAMILY of inst : label is "virtex7";
  attribute C_INCLUDE_ARBITER : integer;
  attribute C_INCLUDE_ARBITER of inst : label is 1;
  attribute C_LOG_SI_SLOTS : integer;
  attribute C_LOG_SI_SLOTS of inst : label is 3;
  attribute C_M_AXIS_BASETDEST_ARRAY : string;
  attribute C_M_AXIS_BASETDEST_ARRAY of inst : label is "7'b0101010";
  attribute C_M_AXIS_CONNECTIVITY_ARRAY : string;
  attribute C_M_AXIS_CONNECTIVITY_ARRAY of inst : label is "49'b1111111111111111111111111111111111111111111111111";
  attribute C_M_AXIS_HIGHTDEST_ARRAY : string;
  attribute C_M_AXIS_HIGHTDEST_ARRAY of inst : label is "7'b0101010";
  attribute C_NUM_MI_SLOTS : integer;
  attribute C_NUM_MI_SLOTS of inst : label is 7;
  attribute C_NUM_SI_SLOTS : integer;
  attribute C_NUM_SI_SLOTS of inst : label is 7;
  attribute C_OUTPUT_REG : integer;
  attribute C_OUTPUT_REG of inst : label is 0;
  attribute C_ROUTING_MODE : integer;
  attribute C_ROUTING_MODE of inst : label is 1;
  attribute C_S_AXI_CTRL_ADDR_WIDTH : integer;
  attribute C_S_AXI_CTRL_ADDR_WIDTH of inst : label is 7;
  attribute C_S_AXI_CTRL_DATA_WIDTH : integer;
  attribute C_S_AXI_CTRL_DATA_WIDTH of inst : label is 32;
  attribute DowngradeIPIdentifiedWarnings of inst : label is "yes";
  attribute G_INDX_SS_TDATA : integer;
  attribute G_INDX_SS_TDATA of inst : label is 1;
  attribute G_INDX_SS_TDEST : integer;
  attribute G_INDX_SS_TDEST of inst : label is 6;
  attribute G_INDX_SS_TID : integer;
  attribute G_INDX_SS_TID of inst : label is 5;
  attribute G_INDX_SS_TKEEP : integer;
  attribute G_INDX_SS_TKEEP of inst : label is 3;
  attribute G_INDX_SS_TLAST : integer;
  attribute G_INDX_SS_TLAST of inst : label is 4;
  attribute G_INDX_SS_TREADY : integer;
  attribute G_INDX_SS_TREADY of inst : label is 0;
  attribute G_INDX_SS_TSTRB : integer;
  attribute G_INDX_SS_TSTRB of inst : label is 2;
  attribute G_INDX_SS_TUSER : integer;
  attribute G_INDX_SS_TUSER of inst : label is 7;
  attribute G_MASK_SS_TDATA : integer;
  attribute G_MASK_SS_TDATA of inst : label is 2;
  attribute G_MASK_SS_TDEST : integer;
  attribute G_MASK_SS_TDEST of inst : label is 64;
  attribute G_MASK_SS_TID : integer;
  attribute G_MASK_SS_TID of inst : label is 32;
  attribute G_MASK_SS_TKEEP : integer;
  attribute G_MASK_SS_TKEEP of inst : label is 8;
  attribute G_MASK_SS_TLAST : integer;
  attribute G_MASK_SS_TLAST of inst : label is 16;
  attribute G_MASK_SS_TREADY : integer;
  attribute G_MASK_SS_TREADY of inst : label is 1;
  attribute G_MASK_SS_TSTRB : integer;
  attribute G_MASK_SS_TSTRB of inst : label is 4;
  attribute G_MASK_SS_TUSER : integer;
  attribute G_MASK_SS_TUSER of inst : label is 128;
  attribute G_TASK_SEVERITY_ERR : integer;
  attribute G_TASK_SEVERITY_ERR of inst : label is 2;
  attribute G_TASK_SEVERITY_INFO : integer;
  attribute G_TASK_SEVERITY_INFO of inst : label is 0;
  attribute G_TASK_SEVERITY_WARNING : integer;
  attribute G_TASK_SEVERITY_WARNING of inst : label is 1;
  attribute LP_CTRL_REG_WIDTH : integer;
  attribute LP_CTRL_REG_WIDTH of inst : label is 70;
  attribute LP_MERGEDOWN_MUX : integer;
  attribute LP_MERGEDOWN_MUX of inst : label is 0;
  attribute LP_NUM_SYNCHRONIZER_STAGES : integer;
  attribute LP_NUM_SYNCHRONIZER_STAGES of inst : label is 4;
  attribute P_DECODER_CONNECTIVITY_ARRAY : string;
  attribute P_DECODER_CONNECTIVITY_ARRAY of inst : label is "49'b1111111111111111111111111111111111111111111111111";
  attribute P_SINGLE_SLAVE_CONNECTIVITY_ARRAY : string;
  attribute P_SINGLE_SLAVE_CONNECTIVITY_ARRAY of inst : label is "7'b0000000";
  attribute P_TPAYLOAD_WIDTH : integer;
  attribute P_TPAYLOAD_WIDTH of inst : label is 37;
begin
inst: entity work.\top_xbar_4_axis_switch_v1_1_8_axis_switch\
     port map (
      aclk => aclk,
      aclken => '1',
      arb_dest(48 downto 0) => NLW_inst_arb_dest_UNCONNECTED(48 downto 0),
      arb_done(6 downto 0) => NLW_inst_arb_done_UNCONNECTED(6 downto 0),
      arb_gnt(48 downto 0) => B"0000000000000000000000000000000000000000000000000",
      arb_id(48 downto 0) => NLW_inst_arb_id_UNCONNECTED(48 downto 0),
      arb_last(48 downto 0) => NLW_inst_arb_last_UNCONNECTED(48 downto 0),
      arb_req(48 downto 0) => NLW_inst_arb_req_UNCONNECTED(48 downto 0),
      arb_sel(20 downto 0) => B"000000000000000000000",
      arb_user(48 downto 0) => NLW_inst_arb_user_UNCONNECTED(48 downto 0),
      aresetn => aresetn,
      m_axis_tdata(223 downto 0) => m_axis_tdata(223 downto 0),
      m_axis_tdest(6 downto 0) => NLW_inst_m_axis_tdest_UNCONNECTED(6 downto 0),
      m_axis_tid(6 downto 0) => NLW_inst_m_axis_tid_UNCONNECTED(6 downto 0),
      m_axis_tkeep(27 downto 0) => m_axis_tkeep(27 downto 0),
      m_axis_tlast(6 downto 0) => m_axis_tlast(6 downto 0),
      m_axis_tready(6 downto 0) => m_axis_tready(6 downto 0),
      m_axis_tstrb(27 downto 0) => NLW_inst_m_axis_tstrb_UNCONNECTED(27 downto 0),
      m_axis_tuser(6 downto 0) => NLW_inst_m_axis_tuser_UNCONNECTED(6 downto 0),
      m_axis_tvalid(6 downto 0) => m_axis_tvalid(6 downto 0),
      s_axi_ctrl_aclk => s_axi_ctrl_aclk,
      s_axi_ctrl_araddr(6 downto 0) => s_axi_ctrl_araddr(6 downto 0),
      s_axi_ctrl_aresetn => s_axi_ctrl_aresetn,
      s_axi_ctrl_arready => s_axi_ctrl_arready,
      s_axi_ctrl_arvalid => s_axi_ctrl_arvalid,
      s_axi_ctrl_awaddr(6 downto 0) => s_axi_ctrl_awaddr(6 downto 0),
      s_axi_ctrl_awready => s_axi_ctrl_awready,
      s_axi_ctrl_awvalid => s_axi_ctrl_awvalid,
      s_axi_ctrl_bready => s_axi_ctrl_bready,
      s_axi_ctrl_bresp(1 downto 0) => s_axi_ctrl_bresp(1 downto 0),
      s_axi_ctrl_bvalid => s_axi_ctrl_bvalid,
      s_axi_ctrl_rdata(31 downto 0) => s_axi_ctrl_rdata(31 downto 0),
      s_axi_ctrl_rready => s_axi_ctrl_rready,
      s_axi_ctrl_rresp(1 downto 0) => s_axi_ctrl_rresp(1 downto 0),
      s_axi_ctrl_rvalid => s_axi_ctrl_rvalid,
      s_axi_ctrl_wdata(31 downto 0) => s_axi_ctrl_wdata(31 downto 0),
      s_axi_ctrl_wready => s_axi_ctrl_wready,
      s_axi_ctrl_wvalid => s_axi_ctrl_wvalid,
      s_axis_tdata(223 downto 0) => s_axis_tdata(223 downto 0),
      s_axis_tdest(6 downto 0) => B"0000000",
      s_axis_tid(6 downto 0) => B"0000000",
      s_axis_tkeep(27 downto 0) => s_axis_tkeep(27 downto 0),
      s_axis_tlast(6 downto 0) => s_axis_tlast(6 downto 0),
      s_axis_tready(6 downto 0) => s_axis_tready(6 downto 0),
      s_axis_tstrb(27 downto 0) => B"1111111111111111111111111111",
      s_axis_tuser(6 downto 0) => B"0000000",
      s_axis_tvalid(6 downto 0) => s_axis_tvalid(6 downto 0),
      s_decode_err(6 downto 0) => NLW_inst_s_decode_err_UNCONNECTED(6 downto 0),
      s_req_suppress(6 downto 0) => B"0000000"
    );
end STRUCTURE;
