

================================================================
== Vivado HLS Report for 'dense_out'
================================================================
* Date:           Mon Jul 22 20:56:39 2024

* Version:        2019.1 (Build 2552052 on Fri May 24 15:28:33 MDT 2019)
* Project:        cnn_ap_type
* Solution:       W14_6_OPT3_SAT
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  20.00|    17.134|        2.50|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +------+------+------+------+---------+
    |   Latency   |   Interval  | Pipeline|
    |  min |  max |  min |  max |   Type  |
    +------+------+------+------+---------+
    |  1275|  1275|  1275|  1275|   none  |
    +------+------+------+------+---------+

    + Detail: 
        * Instance: 
        +---------------------+----------+-----+-----+-----+-----+---------+
        |                     |          |  Latency  |  Interval | Pipeline|
        |       Instance      |  Module  | min | max | min | max |   Type  |
        +---------------------+----------+-----+-----+-----+-----+---------+
        |grp_soft_max_fu_179  |soft_max  |  343|  343|  343|  343|   none  |
        +---------------------+----------+-----+-----+-----+-----+---------+

        * Loop: 
        +--------------+-----+-----+----------+-----------+-----------+------+----------+
        |              |  Latency  | Iteration|  Initiation Interval  | Trip |          |
        |   Loop Name  | min | max |  Latency |  achieved |   target  | Count| Pipelined|
        +--------------+-----+-----+----------+-----------+-----------+------+----------+
        |- Dense_Loop  |  930|  930|        93|          -|          -|    10|    no    |
        | + Flat_Loop  |   90|   90|         3|          -|          -|    30|    no    |
        +--------------+-----+-----+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 7
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 7 3 
3 --> 4 6 
4 --> 5 
5 --> 3 
6 --> 2 
7 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 2.32>
ST_1 : Operation 8 [1/1] (2.32ns)   --->   "%dense_array_V = alloca [10 x i14], align 2" [cnn_ap_type/dense_out.cpp:38]   --->   Operation 8 'alloca' 'dense_array_V' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 10> <RAM>
ST_1 : Operation 9 [1/1] (1.76ns)   --->   "br label %.preheader" [cnn_ap_type/dense_out.cpp:41]   --->   Operation 9 'br' <Predicate = true> <Delay = 1.76>

State 2 <SV = 1> <Delay = 1.76>
ST_2 : Operation 10 [1/1] (0.00ns)   --->   "%d_0 = phi i4 [ %d, %Dense_Loop_end ], [ 0, %.preheader.preheader ]"   --->   Operation 10 'phi' 'd_0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 11 [1/1] (1.30ns)   --->   "%icmp_ln41 = icmp eq i4 %d_0, -6" [cnn_ap_type/dense_out.cpp:41]   --->   Operation 11 'icmp' 'icmp_ln41' <Predicate = true> <Delay = 1.30> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 12 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 10, i64 10, i64 10)"   --->   Operation 12 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 13 [1/1] (1.73ns)   --->   "%d = add i4 %d_0, 1" [cnn_ap_type/dense_out.cpp:41]   --->   Operation 13 'add' 'd' <Predicate = true> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.81> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 14 [1/1] (0.00ns)   --->   "br i1 %icmp_ln41, label %1, label %Dense_Loop_begin" [cnn_ap_type/dense_out.cpp:41]   --->   Operation 14 'br' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 15 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([11 x i8]* @p_str417) nounwind" [cnn_ap_type/dense_out.cpp:42]   --->   Operation 15 'specloopname' <Predicate = (!icmp_ln41)> <Delay = 0.00>
ST_2 : Operation 16 [1/1] (0.00ns)   --->   "%tmp = call i32 (...)* @_ssdm_op_SpecRegionBegin([11 x i8]* @p_str417)" [cnn_ap_type/dense_out.cpp:42]   --->   Operation 16 'specregionbegin' 'tmp' <Predicate = (!icmp_ln41)> <Delay = 0.00>
ST_2 : Operation 17 [1/1] (0.00ns)   --->   "%zext_ln48 = zext i4 %d_0 to i64" [cnn_ap_type/dense_out.cpp:48]   --->   Operation 17 'zext' 'zext_ln48' <Predicate = (!icmp_ln41)> <Delay = 0.00>
ST_2 : Operation 18 [1/1] (0.00ns)   --->   "%zext_ln46 = zext i4 %d_0 to i9" [cnn_ap_type/dense_out.cpp:46]   --->   Operation 18 'zext' 'zext_ln46' <Predicate = (!icmp_ln41)> <Delay = 0.00>
ST_2 : Operation 19 [1/1] (1.76ns)   --->   "br label %0" [cnn_ap_type/dense_out.cpp:46]   --->   Operation 19 'br' <Predicate = (!icmp_ln41)> <Delay = 1.76>
ST_2 : Operation 20 [2/2] (0.00ns)   --->   "call fastcc void @soft_max([10 x i14]* %dense_array_V, [10 x i14]* %prediction_V)" [cnn_ap_type/dense_out.cpp:54]   --->   Operation 20 'call' <Predicate = (icmp_ln41)> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 3 <SV = 2> <Delay = 6.95>
ST_3 : Operation 21 [1/1] (0.00ns)   --->   "%p_Val2_s = phi i14 [ 0, %Dense_Loop_begin ], [ %select_ln340_7, %_ZN13ap_fixed_baseILi29ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_0ELS1_0ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i_ifconv ]" [cnn_ap_type/dense_out.cpp:48]   --->   Operation 21 'phi' 'p_Val2_s' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 22 [1/1] (0.00ns)   --->   "%f_0 = phi i5 [ 0, %Dense_Loop_begin ], [ %f, %_ZN13ap_fixed_baseILi29ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_0ELS1_0ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i_ifconv ]"   --->   Operation 22 'phi' 'f_0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 23 [1/1] (1.36ns)   --->   "%icmp_ln46 = icmp eq i5 %f_0, -2" [cnn_ap_type/dense_out.cpp:46]   --->   Operation 23 'icmp' 'icmp_ln46' <Predicate = true> <Delay = 1.36> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 24 [1/1] (0.00ns)   --->   "%empty_56 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 30, i64 30, i64 30)"   --->   Operation 24 'speclooptripcount' 'empty_56' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 25 [1/1] (1.78ns)   --->   "%f = add i5 %f_0, 1" [cnn_ap_type/dense_out.cpp:46]   --->   Operation 25 'add' 'f' <Predicate = true> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.81> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 26 [1/1] (0.00ns)   --->   "br i1 %icmp_ln46, label %Dense_Loop_end, label %_ZN13ap_fixed_baseILi29ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_0ELS1_0ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i_ifconv" [cnn_ap_type/dense_out.cpp:46]   --->   Operation 26 'br' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 27 [1/1] (0.00ns)   --->   "%zext_ln48_1 = zext i5 %f_0 to i64" [cnn_ap_type/dense_out.cpp:48]   --->   Operation 27 'zext' 'zext_ln48_1' <Predicate = (!icmp_ln46)> <Delay = 0.00>
ST_3 : Operation 28 [1/1] (0.00ns)   --->   "%tmp_s = call i8 @_ssdm_op_BitConcatenate.i8.i5.i3(i5 %f_0, i3 0)" [cnn_ap_type/dense_out.cpp:48]   --->   Operation 28 'bitconcatenate' 'tmp_s' <Predicate = (!icmp_ln46)> <Delay = 0.00>
ST_3 : Operation 29 [1/1] (0.00ns)   --->   "%zext_ln1116 = zext i8 %tmp_s to i9" [cnn_ap_type/dense_out.cpp:48]   --->   Operation 29 'zext' 'zext_ln1116' <Predicate = (!icmp_ln46)> <Delay = 0.00>
ST_3 : Operation 30 [1/1] (0.00ns)   --->   "%tmp_2 = call i6 @_ssdm_op_BitConcatenate.i6.i5.i1(i5 %f_0, i1 false)" [cnn_ap_type/dense_out.cpp:48]   --->   Operation 30 'bitconcatenate' 'tmp_2' <Predicate = (!icmp_ln46)> <Delay = 0.00>
ST_3 : Operation 31 [1/1] (0.00ns)   --->   "%zext_ln1116_1 = zext i6 %tmp_2 to i9" [cnn_ap_type/dense_out.cpp:48]   --->   Operation 31 'zext' 'zext_ln1116_1' <Predicate = (!icmp_ln46)> <Delay = 0.00>
ST_3 : Operation 32 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln1116 = add i9 %zext_ln1116, %zext_ln1116_1" [cnn_ap_type/dense_out.cpp:48]   --->   Operation 32 'add' 'add_ln1116' <Predicate = (!icmp_ln46)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.84> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 33 [1/1] (3.69ns) (root node of TernaryAdder)   --->   "%add_ln1116_1 = add i9 %zext_ln46, %add_ln1116" [cnn_ap_type/dense_out.cpp:48]   --->   Operation 33 'add' 'add_ln1116_1' <Predicate = (!icmp_ln46)> <Delay = 3.69> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.84> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 34 [1/1] (0.00ns)   --->   "%zext_ln1116_2 = zext i9 %add_ln1116_1 to i64" [cnn_ap_type/dense_out.cpp:48]   --->   Operation 34 'zext' 'zext_ln1116_2' <Predicate = (!icmp_ln46)> <Delay = 0.00>
ST_3 : Operation 35 [1/1] (0.00ns)   --->   "%dense_out_weights_V_s = getelementptr [300 x i9]* @dense_out_weights_V, i64 0, i64 %zext_ln1116_2" [cnn_ap_type/dense_out.cpp:48]   --->   Operation 35 'getelementptr' 'dense_out_weights_V_s' <Predicate = (!icmp_ln46)> <Delay = 0.00>
ST_3 : Operation 36 [2/2] (3.25ns)   --->   "%dense_out_weights_V_1 = load i9* %dense_out_weights_V_s, align 2" [cnn_ap_type/dense_out.cpp:48]   --->   Operation 36 'load' 'dense_out_weights_V_1' <Predicate = (!icmp_ln46)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 10> <ROM>
ST_3 : Operation 37 [1/1] (0.00ns)   --->   "%dense_2_out_V_addr = getelementptr [30 x i13]* %dense_2_out_V, i64 0, i64 %zext_ln48_1" [cnn_ap_type/dense_out.cpp:48]   --->   Operation 37 'getelementptr' 'dense_2_out_V_addr' <Predicate = (!icmp_ln46)> <Delay = 0.00>
ST_3 : Operation 38 [2/2] (2.32ns)   --->   "%dense_2_out_V_load = load i13* %dense_2_out_V_addr, align 2" [cnn_ap_type/dense_out.cpp:48]   --->   Operation 38 'load' 'dense_2_out_V_load' <Predicate = (!icmp_ln46)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 10> <RAM>
ST_3 : Operation 39 [1/1] (0.00ns)   --->   "%dense_out_bias_V_add = getelementptr [10 x i8]* @dense_out_bias_V, i64 0, i64 %zext_ln48" [cnn_ap_type/dense_out.cpp:51]   --->   Operation 39 'getelementptr' 'dense_out_bias_V_add' <Predicate = (icmp_ln46)> <Delay = 0.00>
ST_3 : Operation 40 [2/2] (3.25ns)   --->   "%p_Val2_20 = load i8* %dense_out_bias_V_add, align 1" [cnn_ap_type/dense_out.cpp:51]   --->   Operation 40 'load' 'p_Val2_20' <Predicate = (icmp_ln46)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 10> <ROM>

State 4 <SV = 3> <Delay = 14.6>
ST_4 : Operation 41 [1/2] (3.25ns)   --->   "%dense_out_weights_V_1 = load i9* %dense_out_weights_V_s, align 2" [cnn_ap_type/dense_out.cpp:48]   --->   Operation 41 'load' 'dense_out_weights_V_1' <Predicate = true> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 10> <ROM>
ST_4 : Operation 42 [1/1] (0.00ns)   --->   "%sext_ln1117 = sext i9 %dense_out_weights_V_1 to i22" [cnn_ap_type/dense_out.cpp:48]   --->   Operation 42 'sext' 'sext_ln1117' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 43 [1/2] (2.32ns)   --->   "%dense_2_out_V_load = load i13* %dense_2_out_V_addr, align 2" [cnn_ap_type/dense_out.cpp:48]   --->   Operation 43 'load' 'dense_2_out_V_load' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 10> <RAM>
ST_4 : Operation 44 [1/1] (0.00ns)   --->   "%zext_ln703 = zext i13 %dense_2_out_V_load to i22" [cnn_ap_type/dense_out.cpp:48]   --->   Operation 44 'zext' 'zext_ln703' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 45 [1/1] (6.38ns) (root node of the DSP)   --->   "%mul_ln703 = mul i22 %sext_ln1117, %zext_ln703" [cnn_ap_type/dense_out.cpp:48]   --->   Operation 45 'mul' 'mul_ln703' <Predicate = true> <Delay = 6.38> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 46 [1/1] (0.00ns)   --->   "%sext_ln703 = sext i22 %mul_ln703 to i23" [cnn_ap_type/dense_out.cpp:48]   --->   Operation 46 'sext' 'sext_ln703' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 47 [1/1] (0.00ns)   --->   "%lhs_V_2 = call i22 @_ssdm_op_BitConcatenate.i22.i14.i8(i14 %p_Val2_s, i8 0)" [cnn_ap_type/dense_out.cpp:48]   --->   Operation 47 'bitconcatenate' 'lhs_V_2' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 48 [1/1] (0.00ns)   --->   "%sext_ln728 = sext i22 %lhs_V_2 to i23" [cnn_ap_type/dense_out.cpp:48]   --->   Operation 48 'sext' 'sext_ln728' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 49 [1/1] (2.25ns)   --->   "%add_ln1192 = add i22 %mul_ln703, %lhs_V_2" [cnn_ap_type/dense_out.cpp:48]   --->   Operation 49 'add' 'add_ln1192' <Predicate = true> <Delay = 2.25> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.81> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 50 [1/1] (2.25ns)   --->   "%ret_V = add i23 %sext_ln728, %sext_ln703" [cnn_ap_type/dense_out.cpp:48]   --->   Operation 50 'add' 'ret_V' <Predicate = true> <Delay = 2.25> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.81> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 51 [1/1] (0.00ns)   --->   "%p_Result_s = call i1 @_ssdm_op_BitSelect.i1.i23.i32(i23 %ret_V, i32 22)" [cnn_ap_type/dense_out.cpp:48]   --->   Operation 51 'bitselect' 'p_Result_s' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 52 [1/1] (0.00ns)   --->   "%p_Val2_24 = call i14 @_ssdm_op_PartSelect.i14.i22.i32.i32(i22 %add_ln1192, i32 8, i32 21)" [cnn_ap_type/dense_out.cpp:48]   --->   Operation 52 'partselect' 'p_Val2_24' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 53 [1/1] (0.00ns)   --->   "%p_Result_19 = call i1 @_ssdm_op_BitSelect.i1.i22.i32(i22 %add_ln1192, i32 21)" [cnn_ap_type/dense_out.cpp:48]   --->   Operation 53 'bitselect' 'p_Result_19' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 54 [1/1] (0.00ns)   --->   "%tmp_17 = call i1 @_ssdm_op_BitSelect.i1.i22.i32(i22 %add_ln1192, i32 7)" [cnn_ap_type/dense_out.cpp:48]   --->   Operation 54 'bitselect' 'tmp_17' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 55 [1/1] (0.00ns)   --->   "%zext_ln415 = zext i1 %tmp_17 to i14" [cnn_ap_type/dense_out.cpp:48]   --->   Operation 55 'zext' 'zext_ln415' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 56 [1/1] (1.81ns)   --->   "%w_sum_V = add i14 %p_Val2_24, %zext_ln415" [cnn_ap_type/dense_out.cpp:48]   --->   Operation 56 'add' 'w_sum_V' <Predicate = true> <Delay = 1.81> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.81> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 57 [1/1] (0.00ns)   --->   "%tmp_18 = call i1 @_ssdm_op_BitSelect.i1.i14.i32(i14 %w_sum_V, i32 13)" [cnn_ap_type/dense_out.cpp:48]   --->   Operation 57 'bitselect' 'tmp_18' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 58 [1/1] (0.00ns) (grouped into LUT with out node carry_1)   --->   "%xor_ln416_1 = xor i1 %tmp_18, true" [cnn_ap_type/dense_out.cpp:48]   --->   Operation 58 'xor' 'xor_ln416_1' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 59 [1/1] (0.97ns) (out node of the LUT)   --->   "%carry_1 = and i1 %p_Result_19, %xor_ln416_1" [cnn_ap_type/dense_out.cpp:48]   --->   Operation 59 'and' 'carry_1' <Predicate = true> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 60 [1/1] (0.00ns)   --->   "%p_Result_20 = call i1 @_ssdm_op_BitSelect.i1.i14.i32(i14 %w_sum_V, i32 13)" [cnn_ap_type/dense_out.cpp:48]   --->   Operation 60 'bitselect' 'p_Result_20' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 61 [1/1] (0.00ns)   --->   "%Range2_all_ones = call i1 @_ssdm_op_BitSelect.i1.i23.i32(i23 %ret_V, i32 22)" [cnn_ap_type/dense_out.cpp:48]   --->   Operation 61 'bitselect' 'Range2_all_ones' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 62 [1/1] (0.00ns) (grouped into LUT with out node and_ln786)   --->   "%tmp_21 = call i1 @_ssdm_op_BitSelect.i1.i23.i32(i23 %ret_V, i32 22)" [cnn_ap_type/dense_out.cpp:48]   --->   Operation 62 'bitselect' 'tmp_21' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 63 [1/1] (0.00ns) (grouped into LUT with out node and_ln786)   --->   "%xor_ln779 = xor i1 %tmp_21, true" [cnn_ap_type/dense_out.cpp:48]   --->   Operation 63 'xor' 'xor_ln779' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 64 [1/1] (0.00ns) (grouped into LUT with out node and_ln786)   --->   "%xor_ln416_2 = xor i1 %p_Result_19, true" [cnn_ap_type/dense_out.cpp:48]   --->   Operation 64 'xor' 'xor_ln416_2' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 65 [1/1] (0.00ns) (grouped into LUT with out node and_ln786)   --->   "%or_ln416_1 = or i1 %tmp_18, %xor_ln416_2" [cnn_ap_type/dense_out.cpp:48]   --->   Operation 65 'or' 'or_ln416_1' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 66 [1/1] (0.00ns) (grouped into LUT with out node and_ln786)   --->   "%or_ln416 = or i1 %or_ln416_1, %xor_ln779" [cnn_ap_type/dense_out.cpp:48]   --->   Operation 66 'or' 'or_ln416' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 67 [1/1] (0.00ns) (grouped into LUT with out node and_ln786)   --->   "%deleted_ones = and i1 %Range2_all_ones, %or_ln416" [cnn_ap_type/dense_out.cpp:48]   --->   Operation 67 'and' 'deleted_ones' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 68 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln786 = and i1 %p_Result_20, %deleted_ones" [cnn_ap_type/dense_out.cpp:48]   --->   Operation 68 'and' 'and_ln786' <Predicate = true> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>

State 5 <SV = 4> <Delay = 3.91>
ST_5 : Operation 69 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([10 x i8]* @p_str518) nounwind" [cnn_ap_type/dense_out.cpp:47]   --->   Operation 69 'specloopname' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 70 [1/1] (0.97ns)   --->   "%and_ln781 = and i1 %carry_1, %Range2_all_ones" [cnn_ap_type/dense_out.cpp:48]   --->   Operation 70 'and' 'and_ln781' <Predicate = true> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 71 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_3)   --->   "%xor_ln785 = xor i1 %Range2_all_ones, %carry_1" [cnn_ap_type/dense_out.cpp:48]   --->   Operation 71 'xor' 'xor_ln785' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 72 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_3)   --->   "%or_ln785 = or i1 %p_Result_20, %xor_ln785" [cnn_ap_type/dense_out.cpp:48]   --->   Operation 72 'or' 'or_ln785' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 73 [1/1] (0.97ns)   --->   "%xor_ln785_1 = xor i1 %p_Result_s, true" [cnn_ap_type/dense_out.cpp:48]   --->   Operation 73 'xor' 'xor_ln785_1' <Predicate = true> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 74 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_3)   --->   "%overflow = and i1 %or_ln785, %xor_ln785_1" [cnn_ap_type/dense_out.cpp:48]   --->   Operation 74 'and' 'overflow' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 75 [1/1] (0.00ns) (grouped into LUT with out node underflow)   --->   "%or_ln786 = or i1 %and_ln781, %and_ln786" [cnn_ap_type/dense_out.cpp:48]   --->   Operation 75 'or' 'or_ln786' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 76 [1/1] (0.00ns) (grouped into LUT with out node underflow)   --->   "%xor_ln786_3 = xor i1 %or_ln786, true" [cnn_ap_type/dense_out.cpp:48]   --->   Operation 76 'xor' 'xor_ln786_3' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 77 [1/1] (0.97ns) (out node of the LUT)   --->   "%underflow = and i1 %p_Result_s, %xor_ln786_3" [cnn_ap_type/dense_out.cpp:48]   --->   Operation 77 'and' 'underflow' <Predicate = true> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 78 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_3)   --->   "%or_ln340_4 = or i1 %underflow, %overflow" [cnn_ap_type/dense_out.cpp:48]   --->   Operation 78 'or' 'or_ln340_4' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 79 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_7)   --->   "%or_ln340_5 = or i1 %and_ln786, %xor_ln785_1" [cnn_ap_type/dense_out.cpp:48]   --->   Operation 79 'or' 'or_ln340_5' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 80 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_7)   --->   "%or_ln340_6 = or i1 %or_ln340_5, %and_ln781" [cnn_ap_type/dense_out.cpp:48]   --->   Operation 80 'or' 'or_ln340_6' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 81 [1/1] (0.97ns) (out node of the LUT)   --->   "%select_ln340_3 = select i1 %or_ln340_4, i14 8191, i14 %w_sum_V" [cnn_ap_type/dense_out.cpp:48]   --->   Operation 81 'select' 'select_ln340_3' <Predicate = true> <Delay = 0.97> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 82 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_7)   --->   "%select_ln388_3 = select i1 %underflow, i14 -8192, i14 %w_sum_V" [cnn_ap_type/dense_out.cpp:48]   --->   Operation 82 'select' 'select_ln388_3' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 83 [1/1] (0.97ns) (out node of the LUT)   --->   "%select_ln340_7 = select i1 %or_ln340_6, i14 %select_ln340_3, i14 %select_ln388_3" [cnn_ap_type/dense_out.cpp:48]   --->   Operation 83 'select' 'select_ln340_7' <Predicate = true> <Delay = 0.97> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 84 [1/1] (0.00ns)   --->   "br label %0" [cnn_ap_type/dense_out.cpp:46]   --->   Operation 84 'br' <Predicate = true> <Delay = 0.00>

State 6 <SV = 3> <Delay = 9.34>
ST_6 : Operation 85 [1/1] (0.00ns)   --->   "%lhs_V = sext i14 %p_Val2_s to i15" [cnn_ap_type/dense_out.cpp:51]   --->   Operation 85 'sext' 'lhs_V' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 86 [1/2] (3.25ns)   --->   "%p_Val2_20 = load i8* %dense_out_bias_V_add, align 1" [cnn_ap_type/dense_out.cpp:51]   --->   Operation 86 'load' 'p_Val2_20' <Predicate = true> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 10> <ROM>
ST_6 : Operation 87 [1/1] (0.00ns)   --->   "%sext_ln1265 = sext i8 %p_Val2_20 to i14" [cnn_ap_type/dense_out.cpp:51]   --->   Operation 87 'sext' 'sext_ln1265' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 88 [1/1] (0.00ns)   --->   "%rhs_V = sext i8 %p_Val2_20 to i15" [cnn_ap_type/dense_out.cpp:51]   --->   Operation 88 'sext' 'rhs_V' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 89 [1/1] (1.81ns)   --->   "%ret_V_6 = add nsw i15 %rhs_V, %lhs_V" [cnn_ap_type/dense_out.cpp:51]   --->   Operation 89 'add' 'ret_V_6' <Predicate = true> <Delay = 1.81> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.81> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 90 [1/1] (0.00ns)   --->   "%p_Result_21 = call i1 @_ssdm_op_BitSelect.i1.i15.i32(i15 %ret_V_6, i32 14)" [cnn_ap_type/dense_out.cpp:51]   --->   Operation 90 'bitselect' 'p_Result_21' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 91 [1/1] (1.81ns)   --->   "%p_Val2_22 = add i14 %sext_ln1265, %p_Val2_s" [cnn_ap_type/dense_out.cpp:51]   --->   Operation 91 'add' 'p_Val2_22' <Predicate = true> <Delay = 1.81> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.81> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 92 [1/1] (0.00ns)   --->   "%p_Result_22 = call i1 @_ssdm_op_BitSelect.i1.i14.i32(i14 %p_Val2_22, i32 13)" [cnn_ap_type/dense_out.cpp:51]   --->   Operation 92 'bitselect' 'p_Result_22' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 93 [1/1] (0.00ns) (grouped into LUT with out node select_ln388)   --->   "%xor_ln786 = xor i1 %p_Result_22, true" [cnn_ap_type/dense_out.cpp:51]   --->   Operation 93 'xor' 'xor_ln786' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 94 [1/1] (0.00ns) (grouped into LUT with out node select_ln388)   --->   "%underflow_3 = and i1 %p_Result_21, %xor_ln786" [cnn_ap_type/dense_out.cpp:51]   --->   Operation 94 'and' 'underflow_3' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 95 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_6)   --->   "%xor_ln340_5 = xor i1 %p_Result_21, %p_Result_22" [cnn_ap_type/dense_out.cpp:51]   --->   Operation 95 'xor' 'xor_ln340_5' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 96 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_6)   --->   "%xor_ln340 = xor i1 %p_Result_21, true" [cnn_ap_type/dense_out.cpp:51]   --->   Operation 96 'xor' 'xor_ln340' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 97 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_6)   --->   "%or_ln340 = or i1 %p_Result_22, %xor_ln340" [cnn_ap_type/dense_out.cpp:51]   --->   Operation 97 'or' 'or_ln340' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 98 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_6)   --->   "%select_ln340 = select i1 %xor_ln340_5, i14 8191, i14 %p_Val2_22" [cnn_ap_type/dense_out.cpp:51]   --->   Operation 98 'select' 'select_ln340' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 99 [1/1] (0.97ns) (out node of the LUT)   --->   "%select_ln388 = select i1 %underflow_3, i14 -8192, i14 %p_Val2_22" [cnn_ap_type/dense_out.cpp:51]   --->   Operation 99 'select' 'select_ln388' <Predicate = true> <Delay = 0.97> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 100 [1/1] (0.97ns) (out node of the LUT)   --->   "%select_ln340_6 = select i1 %or_ln340, i14 %select_ln340, i14 %select_ln388" [cnn_ap_type/dense_out.cpp:51]   --->   Operation 100 'select' 'select_ln340_6' <Predicate = true> <Delay = 0.97> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 101 [1/1] (0.00ns)   --->   "%dense_array_V_addr = getelementptr [10 x i14]* %dense_array_V, i64 0, i64 %zext_ln48" [cnn_ap_type/dense_out.cpp:51]   --->   Operation 101 'getelementptr' 'dense_array_V_addr' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 102 [1/1] (2.32ns)   --->   "store i14 %select_ln340_6, i14* %dense_array_V_addr, align 2" [cnn_ap_type/dense_out.cpp:51]   --->   Operation 102 'store' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 10> <RAM>
ST_6 : Operation 103 [1/1] (0.00ns)   --->   "%empty_57 = call i32 (...)* @_ssdm_op_SpecRegionEnd([11 x i8]* @p_str417, i32 %tmp)" [cnn_ap_type/dense_out.cpp:52]   --->   Operation 103 'specregionend' 'empty_57' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 104 [1/1] (0.00ns)   --->   "br label %.preheader" [cnn_ap_type/dense_out.cpp:41]   --->   Operation 104 'br' <Predicate = true> <Delay = 0.00>

State 7 <SV = 2> <Delay = 0.00>
ST_7 : Operation 105 [1/2] (0.00ns)   --->   "call fastcc void @soft_max([10 x i14]* %dense_array_V, [10 x i14]* %prediction_V)" [cnn_ap_type/dense_out.cpp:54]   --->   Operation 105 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_7 : Operation 106 [1/1] (0.00ns)   --->   "ret void" [cnn_ap_type/dense_out.cpp:55]   --->   Operation 106 'ret' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ dense_2_out_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ prediction_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ dense_out_weights_V]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=1; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ dense_out_bias_V]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=1; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ f_x_lsb_table_V]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ exp_x_msb_2_m_1_tabl]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ exp_x_msb_1_table_V]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
dense_array_V         (alloca           ) [ 00111111]
br_ln41               (br               ) [ 01111110]
d_0                   (phi              ) [ 00100000]
icmp_ln41             (icmp             ) [ 00111110]
empty                 (speclooptripcount) [ 00000000]
d                     (add              ) [ 01111110]
br_ln41               (br               ) [ 00000000]
specloopname_ln42     (specloopname     ) [ 00000000]
tmp                   (specregionbegin  ) [ 00011110]
zext_ln48             (zext             ) [ 00011110]
zext_ln46             (zext             ) [ 00011100]
br_ln46               (br               ) [ 00111110]
p_Val2_s              (phi              ) [ 00011010]
f_0                   (phi              ) [ 00010000]
icmp_ln46             (icmp             ) [ 00111110]
empty_56              (speclooptripcount) [ 00000000]
f                     (add              ) [ 00111110]
br_ln46               (br               ) [ 00000000]
zext_ln48_1           (zext             ) [ 00000000]
tmp_s                 (bitconcatenate   ) [ 00000000]
zext_ln1116           (zext             ) [ 00000000]
tmp_2                 (bitconcatenate   ) [ 00000000]
zext_ln1116_1         (zext             ) [ 00000000]
add_ln1116            (add              ) [ 00000000]
add_ln1116_1          (add              ) [ 00000000]
zext_ln1116_2         (zext             ) [ 00000000]
dense_out_weights_V_s (getelementptr    ) [ 00001000]
dense_2_out_V_addr    (getelementptr    ) [ 00001000]
dense_out_bias_V_add  (getelementptr    ) [ 00000010]
dense_out_weights_V_1 (load             ) [ 00000000]
sext_ln1117           (sext             ) [ 00000000]
dense_2_out_V_load    (load             ) [ 00000000]
zext_ln703            (zext             ) [ 00000000]
mul_ln703             (mul              ) [ 00000000]
sext_ln703            (sext             ) [ 00000000]
lhs_V_2               (bitconcatenate   ) [ 00000000]
sext_ln728            (sext             ) [ 00000000]
add_ln1192            (add              ) [ 00000000]
ret_V                 (add              ) [ 00000000]
p_Result_s            (bitselect        ) [ 00000100]
p_Val2_24             (partselect       ) [ 00000000]
p_Result_19           (bitselect        ) [ 00000000]
tmp_17                (bitselect        ) [ 00000000]
zext_ln415            (zext             ) [ 00000000]
w_sum_V               (add              ) [ 00000100]
tmp_18                (bitselect        ) [ 00000000]
xor_ln416_1           (xor              ) [ 00000000]
carry_1               (and              ) [ 00000100]
p_Result_20           (bitselect        ) [ 00000100]
Range2_all_ones       (bitselect        ) [ 00000100]
tmp_21                (bitselect        ) [ 00000000]
xor_ln779             (xor              ) [ 00000000]
xor_ln416_2           (xor              ) [ 00000000]
or_ln416_1            (or               ) [ 00000000]
or_ln416              (or               ) [ 00000000]
deleted_ones          (and              ) [ 00000000]
and_ln786             (and              ) [ 00000100]
specloopname_ln47     (specloopname     ) [ 00000000]
and_ln781             (and              ) [ 00000000]
xor_ln785             (xor              ) [ 00000000]
or_ln785              (or               ) [ 00000000]
xor_ln785_1           (xor              ) [ 00000000]
overflow              (and              ) [ 00000000]
or_ln786              (or               ) [ 00000000]
xor_ln786_3           (xor              ) [ 00000000]
underflow             (and              ) [ 00000000]
or_ln340_4            (or               ) [ 00000000]
or_ln340_5            (or               ) [ 00000000]
or_ln340_6            (or               ) [ 00000000]
select_ln340_3        (select           ) [ 00000000]
select_ln388_3        (select           ) [ 00000000]
select_ln340_7        (select           ) [ 00111110]
br_ln46               (br               ) [ 00111110]
lhs_V                 (sext             ) [ 00000000]
p_Val2_20             (load             ) [ 00000000]
sext_ln1265           (sext             ) [ 00000000]
rhs_V                 (sext             ) [ 00000000]
ret_V_6               (add              ) [ 00000000]
p_Result_21           (bitselect        ) [ 00000000]
p_Val2_22             (add              ) [ 00000000]
p_Result_22           (bitselect        ) [ 00000000]
xor_ln786             (xor              ) [ 00000000]
underflow_3           (and              ) [ 00000000]
xor_ln340_5           (xor              ) [ 00000000]
xor_ln340             (xor              ) [ 00000000]
or_ln340              (or               ) [ 00000000]
select_ln340          (select           ) [ 00000000]
select_ln388          (select           ) [ 00000000]
select_ln340_6        (select           ) [ 00000000]
dense_array_V_addr    (getelementptr    ) [ 00000000]
store_ln51            (store            ) [ 00000000]
empty_57              (specregionend    ) [ 00000000]
br_ln41               (br               ) [ 01111110]
call_ln54             (call             ) [ 00000000]
ret_ln55              (ret              ) [ 00000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="dense_2_out_V">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="dense_2_out_V"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="prediction_V">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="prediction_V"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="dense_out_weights_V">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="dense_out_weights_V"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="dense_out_bias_V">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="dense_out_bias_V"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="f_x_lsb_table_V">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="f_x_lsb_table_V"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="exp_x_msb_2_m_1_tabl">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="exp_x_msb_2_m_1_tabl"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="exp_x_msb_1_table_V">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="exp_x_msb_1_table_V"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str417"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionBegin"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="soft_max"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i8.i5.i3"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i6.i5.i1"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i22.i14.i8"/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i23.i32"/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i14.i22.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i22.i32"/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i14.i32"/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str518"/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i15.i32"/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="88" class="1001" name="const_88">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionEnd"/></StgValue>
</bind>
</comp>

<comp id="90" class="1004" name="dense_array_V_alloca_fu_90">
<pin_list>
<pin id="91" dir="0" index="0" bw="1" slack="0"/>
<pin id="92" dir="1" index="1" bw="14" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="dense_array_V/1 "/>
</bind>
</comp>

<comp id="94" class="1004" name="dense_out_weights_V_s_gep_fu_94">
<pin_list>
<pin id="95" dir="0" index="0" bw="9" slack="0"/>
<pin id="96" dir="0" index="1" bw="1" slack="0"/>
<pin id="97" dir="0" index="2" bw="9" slack="0"/>
<pin id="98" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="dense_out_weights_V_s/3 "/>
</bind>
</comp>

<comp id="101" class="1004" name="grp_access_fu_101">
<pin_list>
<pin id="102" dir="0" index="0" bw="9" slack="0"/>
<pin id="103" dir="0" index="1" bw="9" slack="2147483647"/>
<pin id="104" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="105" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="dense_out_weights_V_1/3 "/>
</bind>
</comp>

<comp id="107" class="1004" name="dense_2_out_V_addr_gep_fu_107">
<pin_list>
<pin id="108" dir="0" index="0" bw="13" slack="0"/>
<pin id="109" dir="0" index="1" bw="1" slack="0"/>
<pin id="110" dir="0" index="2" bw="5" slack="0"/>
<pin id="111" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="dense_2_out_V_addr/3 "/>
</bind>
</comp>

<comp id="114" class="1004" name="grp_access_fu_114">
<pin_list>
<pin id="115" dir="0" index="0" bw="5" slack="0"/>
<pin id="116" dir="0" index="1" bw="13" slack="2147483647"/>
<pin id="117" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="118" dir="1" index="3" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="dense_2_out_V_load/3 "/>
</bind>
</comp>

<comp id="120" class="1004" name="dense_out_bias_V_add_gep_fu_120">
<pin_list>
<pin id="121" dir="0" index="0" bw="8" slack="0"/>
<pin id="122" dir="0" index="1" bw="1" slack="0"/>
<pin id="123" dir="0" index="2" bw="4" slack="1"/>
<pin id="124" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="dense_out_bias_V_add/3 "/>
</bind>
</comp>

<comp id="127" class="1004" name="grp_access_fu_127">
<pin_list>
<pin id="128" dir="0" index="0" bw="4" slack="0"/>
<pin id="129" dir="0" index="1" bw="8" slack="2147483647"/>
<pin id="130" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="131" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="p_Val2_20/3 "/>
</bind>
</comp>

<comp id="133" class="1004" name="dense_array_V_addr_gep_fu_133">
<pin_list>
<pin id="134" dir="0" index="0" bw="14" slack="2147483647"/>
<pin id="135" dir="0" index="1" bw="1" slack="0"/>
<pin id="136" dir="0" index="2" bw="4" slack="2"/>
<pin id="137" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="dense_array_V_addr/6 "/>
</bind>
</comp>

<comp id="139" class="1004" name="store_ln51_access_fu_139">
<pin_list>
<pin id="140" dir="0" index="0" bw="4" slack="0"/>
<pin id="141" dir="0" index="1" bw="14" slack="0"/>
<pin id="142" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="143" dir="1" index="3" bw="14" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln51/6 "/>
</bind>
</comp>

<comp id="145" class="1005" name="d_0_reg_145">
<pin_list>
<pin id="146" dir="0" index="0" bw="4" slack="1"/>
<pin id="147" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="d_0 (phireg) "/>
</bind>
</comp>

<comp id="149" class="1004" name="d_0_phi_fu_149">
<pin_list>
<pin id="150" dir="0" index="0" bw="4" slack="0"/>
<pin id="151" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="152" dir="0" index="2" bw="1" slack="1"/>
<pin id="153" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="154" dir="1" index="4" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="d_0/2 "/>
</bind>
</comp>

<comp id="156" class="1005" name="p_Val2_s_reg_156">
<pin_list>
<pin id="157" dir="0" index="0" bw="14" slack="1"/>
<pin id="158" dir="1" index="1" bw="14" slack="1"/>
</pin_list>
<bind>
<opset="p_Val2_s (phireg) "/>
</bind>
</comp>

<comp id="160" class="1004" name="p_Val2_s_phi_fu_160">
<pin_list>
<pin id="161" dir="0" index="0" bw="1" slack="1"/>
<pin id="162" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="163" dir="0" index="2" bw="14" slack="1"/>
<pin id="164" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="165" dir="1" index="4" bw="14" slack="1"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="p_Val2_s/3 "/>
</bind>
</comp>

<comp id="168" class="1005" name="f_0_reg_168">
<pin_list>
<pin id="169" dir="0" index="0" bw="5" slack="1"/>
<pin id="170" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="f_0 (phireg) "/>
</bind>
</comp>

<comp id="172" class="1004" name="f_0_phi_fu_172">
<pin_list>
<pin id="173" dir="0" index="0" bw="1" slack="1"/>
<pin id="174" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="175" dir="0" index="2" bw="5" slack="0"/>
<pin id="176" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="177" dir="1" index="4" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="f_0/3 "/>
</bind>
</comp>

<comp id="179" class="1004" name="grp_soft_max_fu_179">
<pin_list>
<pin id="180" dir="0" index="0" bw="0" slack="0"/>
<pin id="181" dir="0" index="1" bw="14" slack="2147483647"/>
<pin id="182" dir="0" index="2" bw="14" slack="0"/>
<pin id="183" dir="0" index="3" bw="11" slack="0"/>
<pin id="184" dir="0" index="4" bw="25" slack="0"/>
<pin id="185" dir="0" index="5" bw="25" slack="0"/>
<pin id="186" dir="1" index="6" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln54/2 "/>
</bind>
</comp>

<comp id="192" class="1004" name="icmp_ln41_fu_192">
<pin_list>
<pin id="193" dir="0" index="0" bw="4" slack="0"/>
<pin id="194" dir="0" index="1" bw="4" slack="0"/>
<pin id="195" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln41/2 "/>
</bind>
</comp>

<comp id="198" class="1004" name="d_fu_198">
<pin_list>
<pin id="199" dir="0" index="0" bw="4" slack="0"/>
<pin id="200" dir="0" index="1" bw="1" slack="0"/>
<pin id="201" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="d/2 "/>
</bind>
</comp>

<comp id="204" class="1004" name="zext_ln48_fu_204">
<pin_list>
<pin id="205" dir="0" index="0" bw="4" slack="0"/>
<pin id="206" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln48/2 "/>
</bind>
</comp>

<comp id="208" class="1004" name="zext_ln46_fu_208">
<pin_list>
<pin id="209" dir="0" index="0" bw="4" slack="0"/>
<pin id="210" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln46/2 "/>
</bind>
</comp>

<comp id="212" class="1004" name="icmp_ln46_fu_212">
<pin_list>
<pin id="213" dir="0" index="0" bw="5" slack="0"/>
<pin id="214" dir="0" index="1" bw="2" slack="0"/>
<pin id="215" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln46/3 "/>
</bind>
</comp>

<comp id="218" class="1004" name="f_fu_218">
<pin_list>
<pin id="219" dir="0" index="0" bw="5" slack="0"/>
<pin id="220" dir="0" index="1" bw="1" slack="0"/>
<pin id="221" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="f/3 "/>
</bind>
</comp>

<comp id="224" class="1004" name="zext_ln48_1_fu_224">
<pin_list>
<pin id="225" dir="0" index="0" bw="5" slack="0"/>
<pin id="226" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln48_1/3 "/>
</bind>
</comp>

<comp id="229" class="1004" name="tmp_s_fu_229">
<pin_list>
<pin id="230" dir="0" index="0" bw="8" slack="0"/>
<pin id="231" dir="0" index="1" bw="5" slack="0"/>
<pin id="232" dir="0" index="2" bw="1" slack="0"/>
<pin id="233" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_s/3 "/>
</bind>
</comp>

<comp id="237" class="1004" name="zext_ln1116_fu_237">
<pin_list>
<pin id="238" dir="0" index="0" bw="8" slack="0"/>
<pin id="239" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1116/3 "/>
</bind>
</comp>

<comp id="241" class="1004" name="tmp_2_fu_241">
<pin_list>
<pin id="242" dir="0" index="0" bw="6" slack="0"/>
<pin id="243" dir="0" index="1" bw="5" slack="0"/>
<pin id="244" dir="0" index="2" bw="1" slack="0"/>
<pin id="245" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_2/3 "/>
</bind>
</comp>

<comp id="249" class="1004" name="zext_ln1116_1_fu_249">
<pin_list>
<pin id="250" dir="0" index="0" bw="6" slack="0"/>
<pin id="251" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1116_1/3 "/>
</bind>
</comp>

<comp id="253" class="1004" name="add_ln1116_fu_253">
<pin_list>
<pin id="254" dir="0" index="0" bw="8" slack="0"/>
<pin id="255" dir="0" index="1" bw="6" slack="0"/>
<pin id="256" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln1116/3 "/>
</bind>
</comp>

<comp id="259" class="1004" name="add_ln1116_1_fu_259">
<pin_list>
<pin id="260" dir="0" index="0" bw="4" slack="1"/>
<pin id="261" dir="0" index="1" bw="9" slack="0"/>
<pin id="262" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln1116_1/3 "/>
</bind>
</comp>

<comp id="264" class="1004" name="zext_ln1116_2_fu_264">
<pin_list>
<pin id="265" dir="0" index="0" bw="9" slack="0"/>
<pin id="266" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1116_2/3 "/>
</bind>
</comp>

<comp id="269" class="1004" name="sext_ln1117_fu_269">
<pin_list>
<pin id="270" dir="0" index="0" bw="9" slack="0"/>
<pin id="271" dir="1" index="1" bw="22" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1117/4 "/>
</bind>
</comp>

<comp id="273" class="1004" name="zext_ln703_fu_273">
<pin_list>
<pin id="274" dir="0" index="0" bw="13" slack="0"/>
<pin id="275" dir="1" index="1" bw="22" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln703/4 "/>
</bind>
</comp>

<comp id="277" class="1004" name="sext_ln703_fu_277">
<pin_list>
<pin id="278" dir="0" index="0" bw="22" slack="0"/>
<pin id="279" dir="1" index="1" bw="23" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln703/4 "/>
</bind>
</comp>

<comp id="280" class="1004" name="lhs_V_2_fu_280">
<pin_list>
<pin id="281" dir="0" index="0" bw="22" slack="0"/>
<pin id="282" dir="0" index="1" bw="14" slack="1"/>
<pin id="283" dir="0" index="2" bw="1" slack="0"/>
<pin id="284" dir="1" index="3" bw="22" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="lhs_V_2/4 "/>
</bind>
</comp>

<comp id="288" class="1004" name="sext_ln728_fu_288">
<pin_list>
<pin id="289" dir="0" index="0" bw="22" slack="0"/>
<pin id="290" dir="1" index="1" bw="23" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln728/4 "/>
</bind>
</comp>

<comp id="292" class="1004" name="add_ln1192_fu_292">
<pin_list>
<pin id="293" dir="0" index="0" bw="22" slack="0"/>
<pin id="294" dir="0" index="1" bw="22" slack="0"/>
<pin id="295" dir="1" index="2" bw="22" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln1192/4 "/>
</bind>
</comp>

<comp id="297" class="1004" name="ret_V_fu_297">
<pin_list>
<pin id="298" dir="0" index="0" bw="22" slack="0"/>
<pin id="299" dir="0" index="1" bw="22" slack="0"/>
<pin id="300" dir="1" index="2" bw="23" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="ret_V/4 "/>
</bind>
</comp>

<comp id="303" class="1004" name="p_Result_s_fu_303">
<pin_list>
<pin id="304" dir="0" index="0" bw="1" slack="0"/>
<pin id="305" dir="0" index="1" bw="23" slack="0"/>
<pin id="306" dir="0" index="2" bw="6" slack="0"/>
<pin id="307" dir="1" index="3" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="p_Result_s/4 "/>
</bind>
</comp>

<comp id="311" class="1004" name="p_Val2_24_fu_311">
<pin_list>
<pin id="312" dir="0" index="0" bw="14" slack="0"/>
<pin id="313" dir="0" index="1" bw="22" slack="0"/>
<pin id="314" dir="0" index="2" bw="5" slack="0"/>
<pin id="315" dir="0" index="3" bw="6" slack="0"/>
<pin id="316" dir="1" index="4" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="p_Val2_24/4 "/>
</bind>
</comp>

<comp id="321" class="1004" name="p_Result_19_fu_321">
<pin_list>
<pin id="322" dir="0" index="0" bw="1" slack="0"/>
<pin id="323" dir="0" index="1" bw="22" slack="0"/>
<pin id="324" dir="0" index="2" bw="6" slack="0"/>
<pin id="325" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="p_Result_19/4 "/>
</bind>
</comp>

<comp id="329" class="1004" name="tmp_17_fu_329">
<pin_list>
<pin id="330" dir="0" index="0" bw="1" slack="0"/>
<pin id="331" dir="0" index="1" bw="22" slack="0"/>
<pin id="332" dir="0" index="2" bw="4" slack="0"/>
<pin id="333" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_17/4 "/>
</bind>
</comp>

<comp id="337" class="1004" name="zext_ln415_fu_337">
<pin_list>
<pin id="338" dir="0" index="0" bw="1" slack="0"/>
<pin id="339" dir="1" index="1" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln415/4 "/>
</bind>
</comp>

<comp id="341" class="1004" name="w_sum_V_fu_341">
<pin_list>
<pin id="342" dir="0" index="0" bw="14" slack="0"/>
<pin id="343" dir="0" index="1" bw="1" slack="0"/>
<pin id="344" dir="1" index="2" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="w_sum_V/4 "/>
</bind>
</comp>

<comp id="347" class="1004" name="tmp_18_fu_347">
<pin_list>
<pin id="348" dir="0" index="0" bw="1" slack="0"/>
<pin id="349" dir="0" index="1" bw="14" slack="0"/>
<pin id="350" dir="0" index="2" bw="5" slack="0"/>
<pin id="351" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_18/4 "/>
</bind>
</comp>

<comp id="355" class="1004" name="xor_ln416_1_fu_355">
<pin_list>
<pin id="356" dir="0" index="0" bw="1" slack="0"/>
<pin id="357" dir="0" index="1" bw="1" slack="0"/>
<pin id="358" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln416_1/4 "/>
</bind>
</comp>

<comp id="361" class="1004" name="carry_1_fu_361">
<pin_list>
<pin id="362" dir="0" index="0" bw="1" slack="0"/>
<pin id="363" dir="0" index="1" bw="1" slack="0"/>
<pin id="364" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="carry_1/4 "/>
</bind>
</comp>

<comp id="367" class="1004" name="p_Result_20_fu_367">
<pin_list>
<pin id="368" dir="0" index="0" bw="1" slack="0"/>
<pin id="369" dir="0" index="1" bw="14" slack="0"/>
<pin id="370" dir="0" index="2" bw="5" slack="0"/>
<pin id="371" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="p_Result_20/4 "/>
</bind>
</comp>

<comp id="375" class="1004" name="Range2_all_ones_fu_375">
<pin_list>
<pin id="376" dir="0" index="0" bw="1" slack="0"/>
<pin id="377" dir="0" index="1" bw="23" slack="0"/>
<pin id="378" dir="0" index="2" bw="6" slack="0"/>
<pin id="379" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="Range2_all_ones/4 "/>
</bind>
</comp>

<comp id="383" class="1004" name="tmp_21_fu_383">
<pin_list>
<pin id="384" dir="0" index="0" bw="1" slack="0"/>
<pin id="385" dir="0" index="1" bw="23" slack="0"/>
<pin id="386" dir="0" index="2" bw="6" slack="0"/>
<pin id="387" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_21/4 "/>
</bind>
</comp>

<comp id="391" class="1004" name="xor_ln779_fu_391">
<pin_list>
<pin id="392" dir="0" index="0" bw="1" slack="0"/>
<pin id="393" dir="0" index="1" bw="1" slack="0"/>
<pin id="394" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln779/4 "/>
</bind>
</comp>

<comp id="397" class="1004" name="xor_ln416_2_fu_397">
<pin_list>
<pin id="398" dir="0" index="0" bw="1" slack="0"/>
<pin id="399" dir="0" index="1" bw="1" slack="0"/>
<pin id="400" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln416_2/4 "/>
</bind>
</comp>

<comp id="403" class="1004" name="or_ln416_1_fu_403">
<pin_list>
<pin id="404" dir="0" index="0" bw="1" slack="0"/>
<pin id="405" dir="0" index="1" bw="1" slack="0"/>
<pin id="406" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln416_1/4 "/>
</bind>
</comp>

<comp id="409" class="1004" name="or_ln416_fu_409">
<pin_list>
<pin id="410" dir="0" index="0" bw="1" slack="0"/>
<pin id="411" dir="0" index="1" bw="1" slack="0"/>
<pin id="412" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln416/4 "/>
</bind>
</comp>

<comp id="415" class="1004" name="deleted_ones_fu_415">
<pin_list>
<pin id="416" dir="0" index="0" bw="1" slack="0"/>
<pin id="417" dir="0" index="1" bw="1" slack="0"/>
<pin id="418" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="deleted_ones/4 "/>
</bind>
</comp>

<comp id="421" class="1004" name="and_ln786_fu_421">
<pin_list>
<pin id="422" dir="0" index="0" bw="1" slack="0"/>
<pin id="423" dir="0" index="1" bw="1" slack="0"/>
<pin id="424" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln786/4 "/>
</bind>
</comp>

<comp id="427" class="1004" name="and_ln781_fu_427">
<pin_list>
<pin id="428" dir="0" index="0" bw="1" slack="1"/>
<pin id="429" dir="0" index="1" bw="1" slack="1"/>
<pin id="430" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln781/5 "/>
</bind>
</comp>

<comp id="431" class="1004" name="xor_ln785_fu_431">
<pin_list>
<pin id="432" dir="0" index="0" bw="1" slack="1"/>
<pin id="433" dir="0" index="1" bw="1" slack="1"/>
<pin id="434" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln785/5 "/>
</bind>
</comp>

<comp id="435" class="1004" name="or_ln785_fu_435">
<pin_list>
<pin id="436" dir="0" index="0" bw="1" slack="1"/>
<pin id="437" dir="0" index="1" bw="1" slack="0"/>
<pin id="438" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln785/5 "/>
</bind>
</comp>

<comp id="440" class="1004" name="xor_ln785_1_fu_440">
<pin_list>
<pin id="441" dir="0" index="0" bw="1" slack="1"/>
<pin id="442" dir="0" index="1" bw="1" slack="0"/>
<pin id="443" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln785_1/5 "/>
</bind>
</comp>

<comp id="445" class="1004" name="overflow_fu_445">
<pin_list>
<pin id="446" dir="0" index="0" bw="1" slack="0"/>
<pin id="447" dir="0" index="1" bw="1" slack="0"/>
<pin id="448" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="overflow/5 "/>
</bind>
</comp>

<comp id="451" class="1004" name="or_ln786_fu_451">
<pin_list>
<pin id="452" dir="0" index="0" bw="1" slack="0"/>
<pin id="453" dir="0" index="1" bw="1" slack="1"/>
<pin id="454" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln786/5 "/>
</bind>
</comp>

<comp id="456" class="1004" name="xor_ln786_3_fu_456">
<pin_list>
<pin id="457" dir="0" index="0" bw="1" slack="0"/>
<pin id="458" dir="0" index="1" bw="1" slack="0"/>
<pin id="459" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln786_3/5 "/>
</bind>
</comp>

<comp id="462" class="1004" name="underflow_fu_462">
<pin_list>
<pin id="463" dir="0" index="0" bw="1" slack="1"/>
<pin id="464" dir="0" index="1" bw="1" slack="0"/>
<pin id="465" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="underflow/5 "/>
</bind>
</comp>

<comp id="467" class="1004" name="or_ln340_4_fu_467">
<pin_list>
<pin id="468" dir="0" index="0" bw="1" slack="0"/>
<pin id="469" dir="0" index="1" bw="1" slack="0"/>
<pin id="470" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln340_4/5 "/>
</bind>
</comp>

<comp id="473" class="1004" name="or_ln340_5_fu_473">
<pin_list>
<pin id="474" dir="0" index="0" bw="1" slack="1"/>
<pin id="475" dir="0" index="1" bw="1" slack="0"/>
<pin id="476" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln340_5/5 "/>
</bind>
</comp>

<comp id="478" class="1004" name="or_ln340_6_fu_478">
<pin_list>
<pin id="479" dir="0" index="0" bw="1" slack="0"/>
<pin id="480" dir="0" index="1" bw="1" slack="0"/>
<pin id="481" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln340_6/5 "/>
</bind>
</comp>

<comp id="484" class="1004" name="select_ln340_3_fu_484">
<pin_list>
<pin id="485" dir="0" index="0" bw="1" slack="0"/>
<pin id="486" dir="0" index="1" bw="14" slack="0"/>
<pin id="487" dir="0" index="2" bw="14" slack="1"/>
<pin id="488" dir="1" index="3" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln340_3/5 "/>
</bind>
</comp>

<comp id="491" class="1004" name="select_ln388_3_fu_491">
<pin_list>
<pin id="492" dir="0" index="0" bw="1" slack="0"/>
<pin id="493" dir="0" index="1" bw="14" slack="0"/>
<pin id="494" dir="0" index="2" bw="14" slack="1"/>
<pin id="495" dir="1" index="3" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln388_3/5 "/>
</bind>
</comp>

<comp id="498" class="1004" name="select_ln340_7_fu_498">
<pin_list>
<pin id="499" dir="0" index="0" bw="1" slack="0"/>
<pin id="500" dir="0" index="1" bw="14" slack="0"/>
<pin id="501" dir="0" index="2" bw="14" slack="0"/>
<pin id="502" dir="1" index="3" bw="14" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln340_7/5 "/>
</bind>
</comp>

<comp id="506" class="1004" name="lhs_V_fu_506">
<pin_list>
<pin id="507" dir="0" index="0" bw="14" slack="1"/>
<pin id="508" dir="1" index="1" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="lhs_V/6 "/>
</bind>
</comp>

<comp id="510" class="1004" name="sext_ln1265_fu_510">
<pin_list>
<pin id="511" dir="0" index="0" bw="8" slack="0"/>
<pin id="512" dir="1" index="1" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1265/6 "/>
</bind>
</comp>

<comp id="514" class="1004" name="rhs_V_fu_514">
<pin_list>
<pin id="515" dir="0" index="0" bw="8" slack="0"/>
<pin id="516" dir="1" index="1" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="rhs_V/6 "/>
</bind>
</comp>

<comp id="518" class="1004" name="ret_V_6_fu_518">
<pin_list>
<pin id="519" dir="0" index="0" bw="8" slack="0"/>
<pin id="520" dir="0" index="1" bw="14" slack="0"/>
<pin id="521" dir="1" index="2" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="ret_V_6/6 "/>
</bind>
</comp>

<comp id="524" class="1004" name="p_Result_21_fu_524">
<pin_list>
<pin id="525" dir="0" index="0" bw="1" slack="0"/>
<pin id="526" dir="0" index="1" bw="15" slack="0"/>
<pin id="527" dir="0" index="2" bw="5" slack="0"/>
<pin id="528" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="p_Result_21/6 "/>
</bind>
</comp>

<comp id="532" class="1004" name="p_Val2_22_fu_532">
<pin_list>
<pin id="533" dir="0" index="0" bw="8" slack="0"/>
<pin id="534" dir="0" index="1" bw="14" slack="1"/>
<pin id="535" dir="1" index="2" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="p_Val2_22/6 "/>
</bind>
</comp>

<comp id="538" class="1004" name="p_Result_22_fu_538">
<pin_list>
<pin id="539" dir="0" index="0" bw="1" slack="0"/>
<pin id="540" dir="0" index="1" bw="14" slack="0"/>
<pin id="541" dir="0" index="2" bw="5" slack="0"/>
<pin id="542" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="p_Result_22/6 "/>
</bind>
</comp>

<comp id="546" class="1004" name="xor_ln786_fu_546">
<pin_list>
<pin id="547" dir="0" index="0" bw="1" slack="0"/>
<pin id="548" dir="0" index="1" bw="1" slack="0"/>
<pin id="549" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln786/6 "/>
</bind>
</comp>

<comp id="552" class="1004" name="underflow_3_fu_552">
<pin_list>
<pin id="553" dir="0" index="0" bw="1" slack="0"/>
<pin id="554" dir="0" index="1" bw="1" slack="0"/>
<pin id="555" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="underflow_3/6 "/>
</bind>
</comp>

<comp id="558" class="1004" name="xor_ln340_5_fu_558">
<pin_list>
<pin id="559" dir="0" index="0" bw="1" slack="0"/>
<pin id="560" dir="0" index="1" bw="1" slack="0"/>
<pin id="561" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln340_5/6 "/>
</bind>
</comp>

<comp id="564" class="1004" name="xor_ln340_fu_564">
<pin_list>
<pin id="565" dir="0" index="0" bw="1" slack="0"/>
<pin id="566" dir="0" index="1" bw="1" slack="0"/>
<pin id="567" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln340/6 "/>
</bind>
</comp>

<comp id="570" class="1004" name="or_ln340_fu_570">
<pin_list>
<pin id="571" dir="0" index="0" bw="1" slack="0"/>
<pin id="572" dir="0" index="1" bw="1" slack="0"/>
<pin id="573" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln340/6 "/>
</bind>
</comp>

<comp id="576" class="1004" name="select_ln340_fu_576">
<pin_list>
<pin id="577" dir="0" index="0" bw="1" slack="0"/>
<pin id="578" dir="0" index="1" bw="14" slack="0"/>
<pin id="579" dir="0" index="2" bw="14" slack="0"/>
<pin id="580" dir="1" index="3" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln340/6 "/>
</bind>
</comp>

<comp id="584" class="1004" name="select_ln388_fu_584">
<pin_list>
<pin id="585" dir="0" index="0" bw="1" slack="0"/>
<pin id="586" dir="0" index="1" bw="14" slack="0"/>
<pin id="587" dir="0" index="2" bw="14" slack="0"/>
<pin id="588" dir="1" index="3" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln388/6 "/>
</bind>
</comp>

<comp id="592" class="1004" name="select_ln340_6_fu_592">
<pin_list>
<pin id="593" dir="0" index="0" bw="1" slack="0"/>
<pin id="594" dir="0" index="1" bw="14" slack="0"/>
<pin id="595" dir="0" index="2" bw="14" slack="0"/>
<pin id="596" dir="1" index="3" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln340_6/6 "/>
</bind>
</comp>

<comp id="601" class="1007" name="mul_ln703_fu_601">
<pin_list>
<pin id="602" dir="0" index="0" bw="9" slack="0"/>
<pin id="603" dir="0" index="1" bw="13" slack="0"/>
<pin id="604" dir="1" index="2" bw="22" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln703/4 "/>
</bind>
</comp>

<comp id="612" class="1005" name="d_reg_612">
<pin_list>
<pin id="613" dir="0" index="0" bw="4" slack="0"/>
<pin id="614" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opset="d "/>
</bind>
</comp>

<comp id="617" class="1005" name="zext_ln48_reg_617">
<pin_list>
<pin id="618" dir="0" index="0" bw="64" slack="1"/>
<pin id="619" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln48 "/>
</bind>
</comp>

<comp id="623" class="1005" name="zext_ln46_reg_623">
<pin_list>
<pin id="624" dir="0" index="0" bw="9" slack="1"/>
<pin id="625" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln46 "/>
</bind>
</comp>

<comp id="631" class="1005" name="f_reg_631">
<pin_list>
<pin id="632" dir="0" index="0" bw="5" slack="0"/>
<pin id="633" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opset="f "/>
</bind>
</comp>

<comp id="636" class="1005" name="dense_out_weights_V_s_reg_636">
<pin_list>
<pin id="637" dir="0" index="0" bw="9" slack="1"/>
<pin id="638" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="dense_out_weights_V_s "/>
</bind>
</comp>

<comp id="641" class="1005" name="dense_2_out_V_addr_reg_641">
<pin_list>
<pin id="642" dir="0" index="0" bw="5" slack="1"/>
<pin id="643" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="dense_2_out_V_addr "/>
</bind>
</comp>

<comp id="646" class="1005" name="dense_out_bias_V_add_reg_646">
<pin_list>
<pin id="647" dir="0" index="0" bw="4" slack="1"/>
<pin id="648" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="dense_out_bias_V_add "/>
</bind>
</comp>

<comp id="651" class="1005" name="p_Result_s_reg_651">
<pin_list>
<pin id="652" dir="0" index="0" bw="1" slack="1"/>
<pin id="653" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="p_Result_s "/>
</bind>
</comp>

<comp id="657" class="1005" name="w_sum_V_reg_657">
<pin_list>
<pin id="658" dir="0" index="0" bw="14" slack="1"/>
<pin id="659" dir="1" index="1" bw="14" slack="1"/>
</pin_list>
<bind>
<opset="w_sum_V "/>
</bind>
</comp>

<comp id="663" class="1005" name="carry_1_reg_663">
<pin_list>
<pin id="664" dir="0" index="0" bw="1" slack="1"/>
<pin id="665" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="carry_1 "/>
</bind>
</comp>

<comp id="669" class="1005" name="p_Result_20_reg_669">
<pin_list>
<pin id="670" dir="0" index="0" bw="1" slack="1"/>
<pin id="671" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="p_Result_20 "/>
</bind>
</comp>

<comp id="674" class="1005" name="Range2_all_ones_reg_674">
<pin_list>
<pin id="675" dir="0" index="0" bw="1" slack="1"/>
<pin id="676" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="Range2_all_ones "/>
</bind>
</comp>

<comp id="680" class="1005" name="and_ln786_reg_680">
<pin_list>
<pin id="681" dir="0" index="0" bw="1" slack="1"/>
<pin id="682" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="and_ln786 "/>
</bind>
</comp>

<comp id="686" class="1005" name="select_ln340_7_reg_686">
<pin_list>
<pin id="687" dir="0" index="0" bw="14" slack="1"/>
<pin id="688" dir="1" index="1" bw="14" slack="1"/>
</pin_list>
<bind>
<opset="select_ln340_7 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="93"><net_src comp="14" pin="0"/><net_sink comp="90" pin=0"/></net>

<net id="99"><net_src comp="4" pin="0"/><net_sink comp="94" pin=0"/></net>

<net id="100"><net_src comp="52" pin="0"/><net_sink comp="94" pin=1"/></net>

<net id="106"><net_src comp="94" pin="3"/><net_sink comp="101" pin=0"/></net>

<net id="112"><net_src comp="0" pin="0"/><net_sink comp="107" pin=0"/></net>

<net id="113"><net_src comp="52" pin="0"/><net_sink comp="107" pin=1"/></net>

<net id="119"><net_src comp="107" pin="3"/><net_sink comp="114" pin=0"/></net>

<net id="125"><net_src comp="6" pin="0"/><net_sink comp="120" pin=0"/></net>

<net id="126"><net_src comp="52" pin="0"/><net_sink comp="120" pin=1"/></net>

<net id="132"><net_src comp="120" pin="3"/><net_sink comp="127" pin=0"/></net>

<net id="138"><net_src comp="52" pin="0"/><net_sink comp="133" pin=1"/></net>

<net id="144"><net_src comp="133" pin="3"/><net_sink comp="139" pin=0"/></net>

<net id="148"><net_src comp="16" pin="0"/><net_sink comp="145" pin=0"/></net>

<net id="155"><net_src comp="145" pin="1"/><net_sink comp="149" pin=2"/></net>

<net id="159"><net_src comp="34" pin="0"/><net_sink comp="156" pin=0"/></net>

<net id="166"><net_src comp="156" pin="1"/><net_sink comp="160" pin=0"/></net>

<net id="167"><net_src comp="160" pin="4"/><net_sink comp="156" pin=0"/></net>

<net id="171"><net_src comp="36" pin="0"/><net_sink comp="168" pin=0"/></net>

<net id="178"><net_src comp="168" pin="1"/><net_sink comp="172" pin=0"/></net>

<net id="187"><net_src comp="32" pin="0"/><net_sink comp="179" pin=0"/></net>

<net id="188"><net_src comp="2" pin="0"/><net_sink comp="179" pin=2"/></net>

<net id="189"><net_src comp="8" pin="0"/><net_sink comp="179" pin=3"/></net>

<net id="190"><net_src comp="10" pin="0"/><net_sink comp="179" pin=4"/></net>

<net id="191"><net_src comp="12" pin="0"/><net_sink comp="179" pin=5"/></net>

<net id="196"><net_src comp="149" pin="4"/><net_sink comp="192" pin=0"/></net>

<net id="197"><net_src comp="18" pin="0"/><net_sink comp="192" pin=1"/></net>

<net id="202"><net_src comp="149" pin="4"/><net_sink comp="198" pin=0"/></net>

<net id="203"><net_src comp="24" pin="0"/><net_sink comp="198" pin=1"/></net>

<net id="207"><net_src comp="149" pin="4"/><net_sink comp="204" pin=0"/></net>

<net id="211"><net_src comp="149" pin="4"/><net_sink comp="208" pin=0"/></net>

<net id="216"><net_src comp="172" pin="4"/><net_sink comp="212" pin=0"/></net>

<net id="217"><net_src comp="38" pin="0"/><net_sink comp="212" pin=1"/></net>

<net id="222"><net_src comp="172" pin="4"/><net_sink comp="218" pin=0"/></net>

<net id="223"><net_src comp="42" pin="0"/><net_sink comp="218" pin=1"/></net>

<net id="227"><net_src comp="172" pin="4"/><net_sink comp="224" pin=0"/></net>

<net id="228"><net_src comp="224" pin="1"/><net_sink comp="107" pin=2"/></net>

<net id="234"><net_src comp="44" pin="0"/><net_sink comp="229" pin=0"/></net>

<net id="235"><net_src comp="172" pin="4"/><net_sink comp="229" pin=1"/></net>

<net id="236"><net_src comp="46" pin="0"/><net_sink comp="229" pin=2"/></net>

<net id="240"><net_src comp="229" pin="3"/><net_sink comp="237" pin=0"/></net>

<net id="246"><net_src comp="48" pin="0"/><net_sink comp="241" pin=0"/></net>

<net id="247"><net_src comp="172" pin="4"/><net_sink comp="241" pin=1"/></net>

<net id="248"><net_src comp="50" pin="0"/><net_sink comp="241" pin=2"/></net>

<net id="252"><net_src comp="241" pin="3"/><net_sink comp="249" pin=0"/></net>

<net id="257"><net_src comp="237" pin="1"/><net_sink comp="253" pin=0"/></net>

<net id="258"><net_src comp="249" pin="1"/><net_sink comp="253" pin=1"/></net>

<net id="263"><net_src comp="253" pin="2"/><net_sink comp="259" pin=1"/></net>

<net id="267"><net_src comp="259" pin="2"/><net_sink comp="264" pin=0"/></net>

<net id="268"><net_src comp="264" pin="1"/><net_sink comp="94" pin=2"/></net>

<net id="272"><net_src comp="101" pin="3"/><net_sink comp="269" pin=0"/></net>

<net id="276"><net_src comp="114" pin="3"/><net_sink comp="273" pin=0"/></net>

<net id="285"><net_src comp="54" pin="0"/><net_sink comp="280" pin=0"/></net>

<net id="286"><net_src comp="156" pin="1"/><net_sink comp="280" pin=1"/></net>

<net id="287"><net_src comp="56" pin="0"/><net_sink comp="280" pin=2"/></net>

<net id="291"><net_src comp="280" pin="3"/><net_sink comp="288" pin=0"/></net>

<net id="296"><net_src comp="280" pin="3"/><net_sink comp="292" pin=1"/></net>

<net id="301"><net_src comp="288" pin="1"/><net_sink comp="297" pin=0"/></net>

<net id="302"><net_src comp="277" pin="1"/><net_sink comp="297" pin=1"/></net>

<net id="308"><net_src comp="58" pin="0"/><net_sink comp="303" pin=0"/></net>

<net id="309"><net_src comp="297" pin="2"/><net_sink comp="303" pin=1"/></net>

<net id="310"><net_src comp="60" pin="0"/><net_sink comp="303" pin=2"/></net>

<net id="317"><net_src comp="62" pin="0"/><net_sink comp="311" pin=0"/></net>

<net id="318"><net_src comp="292" pin="2"/><net_sink comp="311" pin=1"/></net>

<net id="319"><net_src comp="64" pin="0"/><net_sink comp="311" pin=2"/></net>

<net id="320"><net_src comp="66" pin="0"/><net_sink comp="311" pin=3"/></net>

<net id="326"><net_src comp="68" pin="0"/><net_sink comp="321" pin=0"/></net>

<net id="327"><net_src comp="292" pin="2"/><net_sink comp="321" pin=1"/></net>

<net id="328"><net_src comp="66" pin="0"/><net_sink comp="321" pin=2"/></net>

<net id="334"><net_src comp="68" pin="0"/><net_sink comp="329" pin=0"/></net>

<net id="335"><net_src comp="292" pin="2"/><net_sink comp="329" pin=1"/></net>

<net id="336"><net_src comp="70" pin="0"/><net_sink comp="329" pin=2"/></net>

<net id="340"><net_src comp="329" pin="3"/><net_sink comp="337" pin=0"/></net>

<net id="345"><net_src comp="311" pin="4"/><net_sink comp="341" pin=0"/></net>

<net id="346"><net_src comp="337" pin="1"/><net_sink comp="341" pin=1"/></net>

<net id="352"><net_src comp="72" pin="0"/><net_sink comp="347" pin=0"/></net>

<net id="353"><net_src comp="341" pin="2"/><net_sink comp="347" pin=1"/></net>

<net id="354"><net_src comp="74" pin="0"/><net_sink comp="347" pin=2"/></net>

<net id="359"><net_src comp="347" pin="3"/><net_sink comp="355" pin=0"/></net>

<net id="360"><net_src comp="76" pin="0"/><net_sink comp="355" pin=1"/></net>

<net id="365"><net_src comp="321" pin="3"/><net_sink comp="361" pin=0"/></net>

<net id="366"><net_src comp="355" pin="2"/><net_sink comp="361" pin=1"/></net>

<net id="372"><net_src comp="72" pin="0"/><net_sink comp="367" pin=0"/></net>

<net id="373"><net_src comp="341" pin="2"/><net_sink comp="367" pin=1"/></net>

<net id="374"><net_src comp="74" pin="0"/><net_sink comp="367" pin=2"/></net>

<net id="380"><net_src comp="58" pin="0"/><net_sink comp="375" pin=0"/></net>

<net id="381"><net_src comp="297" pin="2"/><net_sink comp="375" pin=1"/></net>

<net id="382"><net_src comp="60" pin="0"/><net_sink comp="375" pin=2"/></net>

<net id="388"><net_src comp="58" pin="0"/><net_sink comp="383" pin=0"/></net>

<net id="389"><net_src comp="297" pin="2"/><net_sink comp="383" pin=1"/></net>

<net id="390"><net_src comp="60" pin="0"/><net_sink comp="383" pin=2"/></net>

<net id="395"><net_src comp="383" pin="3"/><net_sink comp="391" pin=0"/></net>

<net id="396"><net_src comp="76" pin="0"/><net_sink comp="391" pin=1"/></net>

<net id="401"><net_src comp="321" pin="3"/><net_sink comp="397" pin=0"/></net>

<net id="402"><net_src comp="76" pin="0"/><net_sink comp="397" pin=1"/></net>

<net id="407"><net_src comp="347" pin="3"/><net_sink comp="403" pin=0"/></net>

<net id="408"><net_src comp="397" pin="2"/><net_sink comp="403" pin=1"/></net>

<net id="413"><net_src comp="403" pin="2"/><net_sink comp="409" pin=0"/></net>

<net id="414"><net_src comp="391" pin="2"/><net_sink comp="409" pin=1"/></net>

<net id="419"><net_src comp="375" pin="3"/><net_sink comp="415" pin=0"/></net>

<net id="420"><net_src comp="409" pin="2"/><net_sink comp="415" pin=1"/></net>

<net id="425"><net_src comp="367" pin="3"/><net_sink comp="421" pin=0"/></net>

<net id="426"><net_src comp="415" pin="2"/><net_sink comp="421" pin=1"/></net>

<net id="439"><net_src comp="431" pin="2"/><net_sink comp="435" pin=1"/></net>

<net id="444"><net_src comp="76" pin="0"/><net_sink comp="440" pin=1"/></net>

<net id="449"><net_src comp="435" pin="2"/><net_sink comp="445" pin=0"/></net>

<net id="450"><net_src comp="440" pin="2"/><net_sink comp="445" pin=1"/></net>

<net id="455"><net_src comp="427" pin="2"/><net_sink comp="451" pin=0"/></net>

<net id="460"><net_src comp="451" pin="2"/><net_sink comp="456" pin=0"/></net>

<net id="461"><net_src comp="76" pin="0"/><net_sink comp="456" pin=1"/></net>

<net id="466"><net_src comp="456" pin="2"/><net_sink comp="462" pin=1"/></net>

<net id="471"><net_src comp="462" pin="2"/><net_sink comp="467" pin=0"/></net>

<net id="472"><net_src comp="445" pin="2"/><net_sink comp="467" pin=1"/></net>

<net id="477"><net_src comp="440" pin="2"/><net_sink comp="473" pin=1"/></net>

<net id="482"><net_src comp="473" pin="2"/><net_sink comp="478" pin=0"/></net>

<net id="483"><net_src comp="427" pin="2"/><net_sink comp="478" pin=1"/></net>

<net id="489"><net_src comp="467" pin="2"/><net_sink comp="484" pin=0"/></net>

<net id="490"><net_src comp="80" pin="0"/><net_sink comp="484" pin=1"/></net>

<net id="496"><net_src comp="462" pin="2"/><net_sink comp="491" pin=0"/></net>

<net id="497"><net_src comp="82" pin="0"/><net_sink comp="491" pin=1"/></net>

<net id="503"><net_src comp="478" pin="2"/><net_sink comp="498" pin=0"/></net>

<net id="504"><net_src comp="484" pin="3"/><net_sink comp="498" pin=1"/></net>

<net id="505"><net_src comp="491" pin="3"/><net_sink comp="498" pin=2"/></net>

<net id="509"><net_src comp="156" pin="1"/><net_sink comp="506" pin=0"/></net>

<net id="513"><net_src comp="127" pin="3"/><net_sink comp="510" pin=0"/></net>

<net id="517"><net_src comp="127" pin="3"/><net_sink comp="514" pin=0"/></net>

<net id="522"><net_src comp="514" pin="1"/><net_sink comp="518" pin=0"/></net>

<net id="523"><net_src comp="506" pin="1"/><net_sink comp="518" pin=1"/></net>

<net id="529"><net_src comp="84" pin="0"/><net_sink comp="524" pin=0"/></net>

<net id="530"><net_src comp="518" pin="2"/><net_sink comp="524" pin=1"/></net>

<net id="531"><net_src comp="86" pin="0"/><net_sink comp="524" pin=2"/></net>

<net id="536"><net_src comp="510" pin="1"/><net_sink comp="532" pin=0"/></net>

<net id="537"><net_src comp="156" pin="1"/><net_sink comp="532" pin=1"/></net>

<net id="543"><net_src comp="72" pin="0"/><net_sink comp="538" pin=0"/></net>

<net id="544"><net_src comp="532" pin="2"/><net_sink comp="538" pin=1"/></net>

<net id="545"><net_src comp="74" pin="0"/><net_sink comp="538" pin=2"/></net>

<net id="550"><net_src comp="538" pin="3"/><net_sink comp="546" pin=0"/></net>

<net id="551"><net_src comp="76" pin="0"/><net_sink comp="546" pin=1"/></net>

<net id="556"><net_src comp="524" pin="3"/><net_sink comp="552" pin=0"/></net>

<net id="557"><net_src comp="546" pin="2"/><net_sink comp="552" pin=1"/></net>

<net id="562"><net_src comp="524" pin="3"/><net_sink comp="558" pin=0"/></net>

<net id="563"><net_src comp="538" pin="3"/><net_sink comp="558" pin=1"/></net>

<net id="568"><net_src comp="524" pin="3"/><net_sink comp="564" pin=0"/></net>

<net id="569"><net_src comp="76" pin="0"/><net_sink comp="564" pin=1"/></net>

<net id="574"><net_src comp="538" pin="3"/><net_sink comp="570" pin=0"/></net>

<net id="575"><net_src comp="564" pin="2"/><net_sink comp="570" pin=1"/></net>

<net id="581"><net_src comp="558" pin="2"/><net_sink comp="576" pin=0"/></net>

<net id="582"><net_src comp="80" pin="0"/><net_sink comp="576" pin=1"/></net>

<net id="583"><net_src comp="532" pin="2"/><net_sink comp="576" pin=2"/></net>

<net id="589"><net_src comp="552" pin="2"/><net_sink comp="584" pin=0"/></net>

<net id="590"><net_src comp="82" pin="0"/><net_sink comp="584" pin=1"/></net>

<net id="591"><net_src comp="532" pin="2"/><net_sink comp="584" pin=2"/></net>

<net id="597"><net_src comp="570" pin="2"/><net_sink comp="592" pin=0"/></net>

<net id="598"><net_src comp="576" pin="3"/><net_sink comp="592" pin=1"/></net>

<net id="599"><net_src comp="584" pin="3"/><net_sink comp="592" pin=2"/></net>

<net id="600"><net_src comp="592" pin="3"/><net_sink comp="139" pin=1"/></net>

<net id="605"><net_src comp="269" pin="1"/><net_sink comp="601" pin=0"/></net>

<net id="606"><net_src comp="273" pin="1"/><net_sink comp="601" pin=1"/></net>

<net id="607"><net_src comp="601" pin="2"/><net_sink comp="277" pin=0"/></net>

<net id="608"><net_src comp="601" pin="2"/><net_sink comp="292" pin=0"/></net>

<net id="615"><net_src comp="198" pin="2"/><net_sink comp="612" pin=0"/></net>

<net id="616"><net_src comp="612" pin="1"/><net_sink comp="149" pin=0"/></net>

<net id="620"><net_src comp="204" pin="1"/><net_sink comp="617" pin=0"/></net>

<net id="621"><net_src comp="617" pin="1"/><net_sink comp="120" pin=2"/></net>

<net id="622"><net_src comp="617" pin="1"/><net_sink comp="133" pin=2"/></net>

<net id="626"><net_src comp="208" pin="1"/><net_sink comp="623" pin=0"/></net>

<net id="627"><net_src comp="623" pin="1"/><net_sink comp="259" pin=0"/></net>

<net id="634"><net_src comp="218" pin="2"/><net_sink comp="631" pin=0"/></net>

<net id="635"><net_src comp="631" pin="1"/><net_sink comp="172" pin=2"/></net>

<net id="639"><net_src comp="94" pin="3"/><net_sink comp="636" pin=0"/></net>

<net id="640"><net_src comp="636" pin="1"/><net_sink comp="101" pin=0"/></net>

<net id="644"><net_src comp="107" pin="3"/><net_sink comp="641" pin=0"/></net>

<net id="645"><net_src comp="641" pin="1"/><net_sink comp="114" pin=0"/></net>

<net id="649"><net_src comp="120" pin="3"/><net_sink comp="646" pin=0"/></net>

<net id="650"><net_src comp="646" pin="1"/><net_sink comp="127" pin=0"/></net>

<net id="654"><net_src comp="303" pin="3"/><net_sink comp="651" pin=0"/></net>

<net id="655"><net_src comp="651" pin="1"/><net_sink comp="440" pin=0"/></net>

<net id="656"><net_src comp="651" pin="1"/><net_sink comp="462" pin=0"/></net>

<net id="660"><net_src comp="341" pin="2"/><net_sink comp="657" pin=0"/></net>

<net id="661"><net_src comp="657" pin="1"/><net_sink comp="484" pin=2"/></net>

<net id="662"><net_src comp="657" pin="1"/><net_sink comp="491" pin=2"/></net>

<net id="666"><net_src comp="361" pin="2"/><net_sink comp="663" pin=0"/></net>

<net id="667"><net_src comp="663" pin="1"/><net_sink comp="427" pin=0"/></net>

<net id="668"><net_src comp="663" pin="1"/><net_sink comp="431" pin=1"/></net>

<net id="672"><net_src comp="367" pin="3"/><net_sink comp="669" pin=0"/></net>

<net id="673"><net_src comp="669" pin="1"/><net_sink comp="435" pin=0"/></net>

<net id="677"><net_src comp="375" pin="3"/><net_sink comp="674" pin=0"/></net>

<net id="678"><net_src comp="674" pin="1"/><net_sink comp="427" pin=1"/></net>

<net id="679"><net_src comp="674" pin="1"/><net_sink comp="431" pin=0"/></net>

<net id="683"><net_src comp="421" pin="2"/><net_sink comp="680" pin=0"/></net>

<net id="684"><net_src comp="680" pin="1"/><net_sink comp="451" pin=1"/></net>

<net id="685"><net_src comp="680" pin="1"/><net_sink comp="473" pin=0"/></net>

<net id="689"><net_src comp="498" pin="3"/><net_sink comp="686" pin=0"/></net>

<net id="690"><net_src comp="686" pin="1"/><net_sink comp="160" pin=2"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: prediction_V | {2 7 }
 - Input state : 
	Port: dense_out : dense_2_out_V | {3 4 }
	Port: dense_out : dense_out_weights_V | {3 4 }
	Port: dense_out : dense_out_bias_V | {3 6 }
	Port: dense_out : f_x_lsb_table_V | {2 7 }
	Port: dense_out : exp_x_msb_2_m_1_tabl | {2 7 }
	Port: dense_out : exp_x_msb_1_table_V | {2 7 }
  - Chain level:
	State 1
	State 2
		icmp_ln41 : 1
		d : 1
		br_ln41 : 2
		zext_ln48 : 1
		zext_ln46 : 1
	State 3
		icmp_ln46 : 1
		f : 1
		br_ln46 : 2
		zext_ln48_1 : 1
		tmp_s : 1
		zext_ln1116 : 2
		tmp_2 : 1
		zext_ln1116_1 : 2
		add_ln1116 : 3
		add_ln1116_1 : 4
		zext_ln1116_2 : 5
		dense_out_weights_V_s : 6
		dense_out_weights_V_1 : 7
		dense_2_out_V_addr : 2
		dense_2_out_V_load : 3
		p_Val2_20 : 1
	State 4
		sext_ln1117 : 1
		zext_ln703 : 1
		mul_ln703 : 2
		sext_ln703 : 3
		sext_ln728 : 1
		add_ln1192 : 3
		ret_V : 4
		p_Result_s : 5
		p_Val2_24 : 4
		p_Result_19 : 4
		tmp_17 : 4
		zext_ln415 : 5
		w_sum_V : 6
		tmp_18 : 7
		xor_ln416_1 : 8
		carry_1 : 8
		p_Result_20 : 7
		Range2_all_ones : 5
		tmp_21 : 5
		xor_ln779 : 6
		xor_ln416_2 : 5
		or_ln416_1 : 8
		or_ln416 : 8
		deleted_ones : 8
		and_ln786 : 8
	State 5
		select_ln340_7 : 1
	State 6
		sext_ln1265 : 1
		rhs_V : 1
		ret_V_6 : 2
		p_Result_21 : 3
		p_Val2_22 : 2
		p_Result_22 : 3
		xor_ln786 : 4
		underflow_3 : 4
		xor_ln340_5 : 4
		xor_ln340 : 4
		or_ln340 : 4
		select_ln340 : 4
		select_ln388 : 4
		select_ln340_6 : 5
		store_ln51 : 6
	State 7


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|------------------------|---------|---------|---------|---------|
| Operation|     Functional Unit    |  DSP48E |  Delay  |    FF   |   LUT   |
|----------|------------------------|---------|---------|---------|---------|
|   call   |   grp_soft_max_fu_179  |    3    |  12.566 |   552   |   891   |
|----------|------------------------|---------|---------|---------|---------|
|          |        d_fu_198        |    0    |    0    |    0    |    13   |
|          |        f_fu_218        |    0    |    0    |    0    |    15   |
|          |    add_ln1116_fu_253   |    0    |    0    |    0    |    9    |
|          |   add_ln1116_1_fu_259  |    0    |    0    |    0    |    9    |
|    add   |    add_ln1192_fu_292   |    0    |    0    |    0    |    29   |
|          |      ret_V_fu_297      |    0    |    0    |    0    |    29   |
|          |     w_sum_V_fu_341     |    0    |    0    |    0    |    19   |
|          |     ret_V_6_fu_518     |    0    |    0    |    0    |    19   |
|          |    p_Val2_22_fu_532    |    0    |    0    |    0    |    19   |
|----------|------------------------|---------|---------|---------|---------|
|          |  select_ln340_3_fu_484 |    0    |    0    |    0    |    14   |
|          |  select_ln388_3_fu_491 |    0    |    0    |    0    |    14   |
|  select  |  select_ln340_7_fu_498 |    0    |    0    |    0    |    14   |
|          |   select_ln340_fu_576  |    0    |    0    |    0    |    14   |
|          |   select_ln388_fu_584  |    0    |    0    |    0    |    14   |
|          |  select_ln340_6_fu_592 |    0    |    0    |    0    |    14   |
|----------|------------------------|---------|---------|---------|---------|
|   icmp   |    icmp_ln41_fu_192    |    0    |    0    |    0    |    9    |
|          |    icmp_ln46_fu_212    |    0    |    0    |    0    |    11   |
|----------|------------------------|---------|---------|---------|---------|
|          |   xor_ln416_1_fu_355   |    0    |    0    |    0    |    2    |
|          |    xor_ln779_fu_391    |    0    |    0    |    0    |    2    |
|          |   xor_ln416_2_fu_397   |    0    |    0    |    0    |    2    |
|          |    xor_ln785_fu_431    |    0    |    0    |    0    |    2    |
|    xor   |   xor_ln785_1_fu_440   |    0    |    0    |    0    |    2    |
|          |   xor_ln786_3_fu_456   |    0    |    0    |    0    |    2    |
|          |    xor_ln786_fu_546    |    0    |    0    |    0    |    2    |
|          |   xor_ln340_5_fu_558   |    0    |    0    |    0    |    2    |
|          |    xor_ln340_fu_564    |    0    |    0    |    0    |    2    |
|----------|------------------------|---------|---------|---------|---------|
|          |    or_ln416_1_fu_403   |    0    |    0    |    0    |    2    |
|          |     or_ln416_fu_409    |    0    |    0    |    0    |    2    |
|          |     or_ln785_fu_435    |    0    |    0    |    0    |    2    |
|    or    |     or_ln786_fu_451    |    0    |    0    |    0    |    2    |
|          |    or_ln340_4_fu_467   |    0    |    0    |    0    |    2    |
|          |    or_ln340_5_fu_473   |    0    |    0    |    0    |    2    |
|          |    or_ln340_6_fu_478   |    0    |    0    |    0    |    2    |
|          |     or_ln340_fu_570    |    0    |    0    |    0    |    2    |
|----------|------------------------|---------|---------|---------|---------|
|          |     carry_1_fu_361     |    0    |    0    |    0    |    2    |
|          |   deleted_ones_fu_415  |    0    |    0    |    0    |    2    |
|          |    and_ln786_fu_421    |    0    |    0    |    0    |    2    |
|    and   |    and_ln781_fu_427    |    0    |    0    |    0    |    2    |
|          |     overflow_fu_445    |    0    |    0    |    0    |    2    |
|          |    underflow_fu_462    |    0    |    0    |    0    |    2    |
|          |   underflow_3_fu_552   |    0    |    0    |    0    |    2    |
|----------|------------------------|---------|---------|---------|---------|
|    mul   |    mul_ln703_fu_601    |    1    |    0    |    0    |    0    |
|----------|------------------------|---------|---------|---------|---------|
|          |    zext_ln48_fu_204    |    0    |    0    |    0    |    0    |
|          |    zext_ln46_fu_208    |    0    |    0    |    0    |    0    |
|          |   zext_ln48_1_fu_224   |    0    |    0    |    0    |    0    |
|   zext   |   zext_ln1116_fu_237   |    0    |    0    |    0    |    0    |
|          |  zext_ln1116_1_fu_249  |    0    |    0    |    0    |    0    |
|          |  zext_ln1116_2_fu_264  |    0    |    0    |    0    |    0    |
|          |    zext_ln703_fu_273   |    0    |    0    |    0    |    0    |
|          |    zext_ln415_fu_337   |    0    |    0    |    0    |    0    |
|----------|------------------------|---------|---------|---------|---------|
|          |      tmp_s_fu_229      |    0    |    0    |    0    |    0    |
|bitconcatenate|      tmp_2_fu_241      |    0    |    0    |    0    |    0    |
|          |     lhs_V_2_fu_280     |    0    |    0    |    0    |    0    |
|----------|------------------------|---------|---------|---------|---------|
|          |   sext_ln1117_fu_269   |    0    |    0    |    0    |    0    |
|          |    sext_ln703_fu_277   |    0    |    0    |    0    |    0    |
|   sext   |    sext_ln728_fu_288   |    0    |    0    |    0    |    0    |
|          |      lhs_V_fu_506      |    0    |    0    |    0    |    0    |
|          |   sext_ln1265_fu_510   |    0    |    0    |    0    |    0    |
|          |      rhs_V_fu_514      |    0    |    0    |    0    |    0    |
|----------|------------------------|---------|---------|---------|---------|
|          |    p_Result_s_fu_303   |    0    |    0    |    0    |    0    |
|          |   p_Result_19_fu_321   |    0    |    0    |    0    |    0    |
|          |      tmp_17_fu_329     |    0    |    0    |    0    |    0    |
|          |      tmp_18_fu_347     |    0    |    0    |    0    |    0    |
| bitselect|   p_Result_20_fu_367   |    0    |    0    |    0    |    0    |
|          | Range2_all_ones_fu_375 |    0    |    0    |    0    |    0    |
|          |      tmp_21_fu_383     |    0    |    0    |    0    |    0    |
|          |   p_Result_21_fu_524   |    0    |    0    |    0    |    0    |
|          |   p_Result_22_fu_538   |    0    |    0    |    0    |    0    |
|----------|------------------------|---------|---------|---------|---------|
|partselect|    p_Val2_24_fu_311    |    0    |    0    |    0    |    0    |
|----------|------------------------|---------|---------|---------|---------|
|   Total  |                        |    4    |  12.566 |   552   |   1204  |
|----------|------------------------|---------|---------|---------|---------|

Memories:
+-------------+--------+--------+--------+--------+
|             |  BRAM  |   FF   |   LUT  |  URAM  |
+-------------+--------+--------+--------+--------+
|dense_array_V|    0   |   28   |    3   |    0   |
+-------------+--------+--------+--------+--------+
|    Total    |    0   |   28   |    3   |    0   |
+-------------+--------+--------+--------+--------+

* Register list:
+-----------------------------+--------+
|                             |   FF   |
+-----------------------------+--------+
|   Range2_all_ones_reg_674   |    1   |
|      and_ln786_reg_680      |    1   |
|       carry_1_reg_663       |    1   |
|         d_0_reg_145         |    4   |
|          d_reg_612          |    4   |
|  dense_2_out_V_addr_reg_641 |    5   |
| dense_out_bias_V_add_reg_646|    4   |
|dense_out_weights_V_s_reg_636|    9   |
|         f_0_reg_168         |    5   |
|          f_reg_631          |    5   |
|     p_Result_20_reg_669     |    1   |
|      p_Result_s_reg_651     |    1   |
|       p_Val2_s_reg_156      |   14   |
|    select_ln340_7_reg_686   |   14   |
|       w_sum_V_reg_657       |   14   |
|      zext_ln46_reg_623      |    9   |
|      zext_ln48_reg_617      |   64   |
+-----------------------------+--------+
|            Total            |   156  |
+-----------------------------+--------+

* Multiplexer (MUX) list: 
|-------------------|------|------|------|--------||---------||---------|
|        Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-------------------|------|------|------|--------||---------||---------|
| grp_access_fu_101 |  p0  |   2  |   9  |   18   ||    9    |
| grp_access_fu_114 |  p0  |   2  |   5  |   10   ||    9    |
| grp_access_fu_127 |  p0  |   2  |   4  |    8   ||    9    |
|  p_Val2_s_reg_156 |  p0  |   2  |  14  |   28   ||    9    |
|-------------------|------|------|------|--------||---------||---------|
|       Total       |      |      |      |   64   ||  7.076  ||    36   |
|-------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+--------+--------+
|           |  BRAM  | DSP48E |  Delay |   FF   |   LUT  |  URAM  |
+-----------+--------+--------+--------+--------+--------+--------+
|  Function |    -   |    4   |   12   |   552  |  1204  |    -   |
|   Memory  |    0   |    -   |    -   |   28   |    3   |    0   |
|Multiplexer|    -   |    -   |    7   |    -   |   36   |    -   |
|  Register |    -   |    -   |    -   |   156  |    -   |    -   |
+-----------+--------+--------+--------+--------+--------+--------+
|   Total   |    0   |    4   |   19   |   736  |  1243  |    0   |
+-----------+--------+--------+--------+--------+--------+--------+
