cscope 15 C:\emblocks\STM32L053_DISCO_epaper_cnt"               0000252108
	@C:\emblocks\STM32L053_DISCO_epaper_cnt\BSP\Components\Common\epd.h

40 #i‚de‡
__EPD_H


41 
	#__EPD_H


	)

43 #ifde‡
__˝lu•lus


48 
	~<°döt.h
>

74 (*
Inô
)();

75 (*
WrôePixñ
)(
uöt8_t
);

78 (*
SëDi•œyWödow
)(
uöt16_t
, uint16_t, uint16_t, uint16_t);

79 (*
Re‰eshDi•œy
)();

80 (*
Clo£Ch¨gePump
)();

82 
uöt16_t
 (*
GëEpdPixñWidth
)();

83 
uöt16_t
 (*
GëEpdPixñHeight
)();

84 (*
DøwImage
)(
uöt16_t
, uöt16_t, uöt16_t, uöt16_t, 
uöt8_t
*);

86 
	tEPD_DrvTy≥Def
;

109 #ifde‡
__˝lu•lus


	@C:\emblocks\STM32L053_DISCO_epaper_cnt\BSP\Components\gde021a1\gde021a1.c

39 
	~"gde021a1.h
"

81 c⁄° 
	gWF_LUT
[]={

95 
EPD_DrvTy≥Def
 
	ggde021a1_drv
 =

97 
gde021a1_Inô
,

98 
gde021a1_WrôePixñ
,

99 
gde021a1_SëDi•œyWödow
,

100 
gde021a1_Re‰eshDi•œy
,

101 
gde021a1_Clo£Ch¨gePump
,

102 
gde021a1_GëEpdPixñWidth
,

103 
gde021a1_GëEpdPixñHeight
,

104 
gde021a1_DøwImage
,

127 
	$gde021a1_Inô
()

129 
uöt8_t
 
nb_byãs
 = 0;

132 
	`EPD_IO_Inô
();

134 
	`EPD_IO_WrôeReg
(
EPD_REG_16
);

135 
	`EPD_IO_WrôeD©a
(0x00);

136 
	`EPD_IO_WrôeReg
(
EPD_REG_17
);

137 
	`EPD_IO_WrôeD©a
(0x03);

138 
	`EPD_IO_WrôeReg
(
EPD_REG_68
);

139 
	`EPD_IO_WrôeD©a
(0x00);

140 
	`EPD_IO_WrôeD©a
(0x11);

141 
	`EPD_IO_WrôeReg
(
EPD_REG_69
);

142 
	`EPD_IO_WrôeD©a
(0x00);

143 
	`EPD_IO_WrôeD©a
(0xAB);

144 
	`EPD_IO_WrôeReg
(
EPD_REG_78
);

145 
	`EPD_IO_WrôeD©a
(0x00);

146 
	`EPD_IO_WrôeReg
(
EPD_REG_79
);

147 
	`EPD_IO_WrôeD©a
(0x00);

148 
	`EPD_IO_WrôeReg
(
EPD_REG_240
);

149 
	`EPD_IO_WrôeD©a
(0x1F);

150 
	`EPD_IO_WrôeReg
(
EPD_REG_33
);

151 
	`EPD_IO_WrôeD©a
(0x03);

152 
	`EPD_IO_WrôeReg
(
EPD_REG_44
);

153 
	`EPD_IO_WrôeD©a
(0xA0);

154 
	`EPD_IO_WrôeReg
(
EPD_REG_60
);

155 
	`EPD_IO_WrôeD©a
(0x64);

156 
	`EPD_IO_WrôeReg
(
EPD_REG_50
);

158 
nb_byãs
=0;Çb_bytes<90;Çb_bytes++)

160 
	`EPD_IO_WrôeD©a
(
WF_LUT
[
nb_byãs
]);

162 
	}
}

169 
	$gde021a1_WrôePixñ
(
uöt8_t
 
HEX_Code
)

172 
	`EPD_IO_WrôeReg
(
EPD_REG_36
);

175 
	`EPD_IO_WrôeD©a
(
HEX_Code
);

176 
	}
}

186 
	$gde021a1_SëDi•œyWödow
(
uöt16_t
 
Xpos
, uöt16_à
Ypos
, uöt16_à
Width
, uöt16_à
Height
)

189 
	`EPD_IO_WrôeReg
(
EPD_REG_68
);

190 
	`EPD_IO_WrôeD©a
(
Ypos
);

191 
	`EPD_IO_WrôeD©a
(
Height
);

193 
	`EPD_IO_WrôeReg
(
EPD_REG_69
);

194 
	`EPD_IO_WrôeD©a
(
Xpos
);

195 
	`EPD_IO_WrôeD©a
(
Width
);

197 
	`EPD_IO_WrôeReg
(
EPD_REG_78
);

198 
	`EPD_IO_WrôeD©a
(
Ypos
);

200 
	`EPD_IO_WrôeReg
(
EPD_REG_79
);

201 
	`EPD_IO_WrôeD©a
(
Xpos
);

202 
	}
}

209 
uöt16_t
 
	$gde021a1_GëEpdPixñWidth
()

211  
GDE021A1_EPD_PIXEL_WIDTH
;

212 
	}
}

219 
uöt16_t
 
	$gde021a1_GëEpdPixñHeight
()

221  
GDE021A1_EPD_PIXEL_HEIGHT
;

222 
	}
}

230 
	$gde021a1_WrôeReg
(
uöt8_t
 
EPD_Reg
, uöt8_à
EPD_RegVÆue
)

232 
	`EPD_IO_WrôeReg
(
EPD_Reg
);

234 
	`EPD_IO_WrôeD©a
(
EPD_RegVÆue
);

235 
	}
}

242 
uöt8_t
 
	$gde021a1_RódReg
(
uöt8_t
 
EPD_Reg
)

245 
	`EPD_IO_WrôeReg
(
EPD_Reg
);

248  (
	`EPD_IO_RódD©a
());

249 
	}
}

256 
	$gde021a1_Re‰eshDi•œy
()

259 
	`EPD_IO_WrôeReg
(
EPD_REG_34
);

262 
	`EPD_IO_WrôeD©a
(0xC4);

266 
	`EPD_IO_WrôeReg
(
EPD_REG_32
);

267 
	}
}

274 
	$gde021a1_Clo£Ch¨gePump
()

277 
	`EPD_IO_WrôeReg
(
EPD_REG_34
);

280 
	`EPD_IO_WrôeD©a
(0x03);

284 
	`EPD_IO_WrôeReg
(
EPD_REG_32
);

285 
	}
}

297 
	$gde021a1_DøwImage
(
uöt16_t
 
Xpos
, uöt16_à
Ypos
, uöt16_à
Xsize
, uöt16_à
Ysize
, 
uöt8_t
 *
pd©a
)

299 
uöt32_t
 
i
, 
j
 = 0;

300 
uöt8_t
 
pixñs_4
 = 0;

301 
uöt8_t
 
pixñs_4_gªy
[4];

302 
uöt8_t
 
nb_4_pixñs
, 
d©a_ªs
 = 0;

305 
	`EPD_IO_WrôeReg
(
EPD_REG_36
);

308 i‡((
Xsize
 % 8) == 0)

310 
i
0; i< ((((
Ysize
Ë* (
Xsize
/4)))/2) ; i++)

313 
pixñs_4
 = 
pd©a
[
i
];

314 i‡(
pixñs_4
 !=0)

317 
nb_4_pixñs
 = 0;Çb_4_pixels < 2;Çb_4_pixels++)

322 
j
= 0; j<4; j++)

324 i‡(((
pixñs_4
) & 0x01) == 1)

327 
pixñs_4_gªy
[
j
] &= 0xFC;

332 
pixñs_4_gªy
[
j
] |= 0x03;

334 
pixñs_4
 =Öixels_4 >> 1;

340 
d©a_ªs
 = 
pixñs_4_gªy
[0] << 6 |Öixels_4_grey[1] << 4 |Öixels_4_grey[2] << 2 |Öixels_4_grey[3] << 0;

343 
	`EPD_IO_WrôeD©a
(
d©a_ªs
);

350 
	`EPD_IO_WrôeD©a
(0xFF);

351 
	`EPD_IO_WrôeD©a
(0xFF);

359 
i
0; i< ((((
Ysize
Ë* ((
Xsize
/4)+1))/2)) ; i++)

362 
pixñs_4
 = 
pd©a
[
i
];

363 i‡(((
i
+1Ë% (((
Xsize
/4)+1)/2)) != 0)

365 i‡(
pixñs_4
 !=0)

368 
nb_4_pixñs
 = 0;Çb_4_pixels < 2;Çb_4_pixels++)

373 
j
= 0; j<4; j++)

375 i‡(((
pixñs_4
) & 0x01) == 1)

378 
pixñs_4_gªy
[
j
] &= 0xFC;

383 
pixñs_4_gªy
[
j
] |= 0x03;

385 
pixñs_4
 =Öixels_4 >> 1;

391 
d©a_ªs
 = 
pixñs_4_gªy
[0] << 6 |Öixels_4_grey[1] << 4 |Öixels_4_grey[2] << 2 |Öixels_4_grey[3] << 0;

394 
	`EPD_IO_WrôeD©a
(
d©a_ªs
);

397 i‡(
pixñs_4
 == 0)

401 
	`EPD_IO_WrôeD©a
(0xFF);

402 
	`EPD_IO_WrôeD©a
(0xFF);

406 i‡(((
i
+1Ë% (((
Xsize
/4)+1)/2)) == 0)

408 i‡(
pixñs_4
 !=0xf0)

413 
j
= 0; j<4; j++)

415 i‡(((
pixñs_4
) & 0x01) == 1)

418 
pixñs_4_gªy
[
j
] &= 0xFC;

423 
pixñs_4_gªy
[
j
] |= 0x03;

425 
pixñs_4
 =Öixels_4 >> 1;

431 
d©a_ªs
 = 
pixñs_4_gªy
[0] << 6 |Öixels_4_grey[1] << 4 |Öixels_4_grey[2] << 2 |Öixels_4_grey[3] << 0;

434 
	`EPD_IO_WrôeD©a
(
d©a_ªs
);

436 i‡(
pixñs_4
 == 0xf0)

439 
	`EPD_IO_WrôeD©a
(0xFF);

444 
	}
}

	@C:\emblocks\STM32L053_DISCO_epaper_cnt\BSP\Components\gde021a1\gde021a1.h

40 #i‚de‡
__GDE021A1_H


41 
	#__GDE021A1_H


	)

43 #ifde‡
__˝lu•lus


48 
	~"..\Comm⁄\ïd.h
"

77 
	#GDE021A1_EPD_PIXEL_WIDTH
 ((
uöt16_t
)172)

	)

78 
	#GDE021A1_EPD_PIXEL_HEIGHT
 ((
uöt16_t
)18)

	)

83 
	#EPD_REG_0
 0x00

	)

84 
	#EPD_REG_1
 0x01

	)

85 
	#EPD_REG_3
 0x03

	)

86 
	#EPD_REG_4
 0x04

	)

87 
	#EPD_REG_7
 0x07

	)

88 
	#EPD_REG_11
 0x0B

	)

89 
	#EPD_REG_15
 0x0F

	)

90 
	#EPD_REG_16
 0x10

	)

91 
	#EPD_REG_17
 0x11

	)

92 
	#EPD_REG_18
 0x12

	)

93 
	#EPD_REG_26
 0x1A

	)

94 
	#EPD_REG_27
 0x1B

	)

95 
	#EPD_REG_28
 0x1C

	)

96 
	#EPD_REG_29
 0x1D

	)

97 
	#EPD_REG_32
 0x20

	)

98 
	#EPD_REG_33
 0x21

	)

99 
	#EPD_REG_34
 0x22

	)

100 
	#EPD_REG_36
 0x24

	)

101 
	#EPD_REG_37
 0x25

	)

102 
	#EPD_REG_40
 0x28

	)

103 
	#EPD_REG_41
 0x29

	)

104 
	#EPD_REG_42
 0x2A

	)

105 
	#EPD_REG_44
 0x2C

	)

106 
	#EPD_REG_45
 0x2D

	)

107 
	#EPD_REG_48
 0x30

	)

108 
	#EPD_REG_50
 0x32

	)

109 
	#EPD_REG_51
 0x33

	)

110 
	#EPD_REG_54
 0x36

	)

111 
	#EPD_REG_55
 0x37

	)

112 
	#EPD_REG_58
 0x3A

	)

113 
	#EPD_REG_59
 0x3B

	)

114 
	#EPD_REG_60
 0x3C

	)

115 
	#EPD_REG_68
 0x44

	)

116 
	#EPD_REG_69
 0x45

	)

117 
	#EPD_REG_78
 0x4E

	)

118 
	#EPD_REG_79
 0x4F

	)

119 
	#EPD_REG_240
 0xF0

	)

120 
	#EPD_REG_255
 0xFF

	)

129 
gde021a1_Inô
();

130 
gde021a1_WrôeReg
(
uöt8_t
 
EPD_Reg
, uöt8_à
EPD_RegVÆue
);

131 
uöt8_t
 
gde021a1_RódReg
(uöt8_à
EPD_Reg
);

133 
gde021a1_WrôePixñ
(
uöt8_t
 
HEX_Code
);

135 
gde021a1_DøwImage
(
uöt16_t
 
Xpos
, uöt16_à
Ypos
, uöt16_à
Xsize
, uöt16_à
Ysize
, 
uöt8_t
 *
pd©a
);

136 
gde021a1_Re‰eshDi•œy
();

137 
gde021a1_Clo£Ch¨gePump
();

139 
gde021a1_SëDi•œyWödow
(
uöt16_t
 
Xpos
, uöt16_à
Ypos
, uöt16_à
Width
, uöt16_à
Height
);

140 
uöt16_t
 
gde021a1_GëEpdPixñWidth
();

141 
uöt16_t
 
gde021a1_GëEpdPixñHeight
();

144 
EPD_DrvTy≥Def
 
gde021a1_drv
;

147 
EPD_IO_Inô
();

148 
EPD_IO_WrôeD©a
(
uöt16_t
 
RegVÆue
);

149 
EPD_IO_WrôeReg
(
uöt8_t
 
Reg
);

150 
uöt16_t
 
EPD_IO_RódD©a
();

151 
EPD_Dñay
 (
uöt32_t
 
dñay
);

156 #ifde‡
__˝lu•lus


	@C:\emblocks\STM32L053_DISCO_epaper_cnt\BSP\STM32L0538-Discovery\stm32l0538_discovery.c

40 
	~"°m32l0538_discovîy.h
"

70 
	#__STM32L0538_DISCO_BSP_VERSION_MAIN
 (0x01Ë

	)

71 
	#__STM32L0538_DISCO_BSP_VERSION_SUB1
 (0x00Ë

	)

72 
	#__STM32L0538_DISCO_BSP_VERSION_SUB2
 (0x00Ë

	)

73 
	#__STM32L0538_DISCO_BSP_VERSION_RC
 (0x00Ë

	)

74 
	#__STM32L0538_DISCO_BSP_VERSION
 ((
__STM32L0538_DISCO_BSP_VERSION_MAIN
 << 24)\

75 |(
__STM32L0538_DISCO_BSP_VERSION_SUB1
 << 16)\

76 |(
__STM32L0538_DISCO_BSP_VERSION_SUB2
 << 8 )\

77 |(
__STM32L0538_DISCO_BSP_VERSION_RC
))

	)

93 
GPIO_Ty≥Def
* 
	gGPIO_PORT
[
LEDn
] = {
LED3_GPIO_PORT
,

94 
LED4_GPIO_PORT
};

96 c⁄° 
uöt16_t
 
	gGPIO_PIN
[
LEDn
] = {
LED3_PIN
,

97 
LED4_PIN
};

99 
GPIO_Ty≥Def
* 
	gBUTTON_PORT
[
BUTTONn
] = {
KEY_BUTTON_GPIO_PORT
};

100 c⁄° 
uöt16_t
 
	gBUTTON_PIN
[
BUTTONn
] = {
KEY_BUTTON_PIN
};

101 c⁄° 
uöt8_t
 
	gBUTTON_IRQn
[
BUTTONn
] = {
KEY_BUTTON_EXTI_IRQn
};

103 
SPI_H™dÀTy≥Def
 
	gSpiH™dÀ
;

111 
SPIx_Inô
();

112 
SPIx_Wrôe
(
uöt8_t
 
VÆue
);

113 
uöt32_t
 
SPIx_Ród
();

114 
SPIx_Eº‹
();

115 
SPIx_M•Inô
(
SPI_H™dÀTy≥Def
 *
h•i
);

118 
EPD_IO_Inô
();

119 
EPD_IO_WrôeD©a
(
uöt16_t
 
RegVÆue
);

120 
EPD_IO_WrôeReg
(
uöt8_t
 
Reg
);

121 
uöt16_t
 
EPD_IO_RódD©a
();

122 
EPD_Dñay
(
uöt32_t
 
dñay
);

136 
uöt32_t
 
	$BSP_GëVîsi⁄
()

138  
__STM32L0538_DISCO_BSP_VERSION
;

139 
	}
}

149 
	$BSP_LED_Inô
(
Led_Ty≥Def
 
Led
)

151 
GPIO_InôTy≥Def
 
GPIO_InôSåu˘
;

154 
	`LEDx_GPIO_CLK_ENABLE
(
Led
);

157 
GPIO_InôSåu˘
.
Pö
 = 
GPIO_PIN
[
Led
];

158 
GPIO_InôSåu˘
.
Mode
 = 
GPIO_MODE_OUTPUT_PP
;

159 
GPIO_InôSåu˘
.
PuŒ
 = 
GPIO_PULLUP
;

160 
GPIO_InôSåu˘
.
S≥ed
 = 
GPIO_SPEED_FAST
;

162 
	`HAL_GPIO_Inô
(
GPIO_PORT
[
Led
], &
GPIO_InôSåu˘
);

164 
	`HAL_GPIO_WrôePö
(
GPIO_PORT
[
Led
], 
GPIO_PIN
[Led], 
GPIO_PIN_RESET
);

165 
	}
}

175 
	$BSP_LED_On
(
Led_Ty≥Def
 
Led
)

177 
	`HAL_GPIO_WrôePö
(
GPIO_PORT
[
Led
], 
GPIO_PIN
[Led], 
GPIO_PIN_SET
);

178 
	}
}

188 
	$BSP_LED_Off
(
Led_Ty≥Def
 
Led
)

190 
	`HAL_GPIO_WrôePö
(
GPIO_PORT
[
Led
], 
GPIO_PIN
[Led], 
GPIO_PIN_RESET
);

191 
	}
}

201 
	$BSP_LED_ToggÀ
(
Led_Ty≥Def
 
Led
)

203 
	`HAL_GPIO_ToggÀPö
(
GPIO_PORT
[
Led
], 
GPIO_PIN
[Led]);

204 
	}
}

217 
	$BSP_PB_Inô
(
Buâ⁄_Ty≥Def
 
Buâ⁄
, 
Buâ⁄Mode_Ty≥Def
 
Buâ⁄Mode
)

219 
GPIO_InôTy≥Def
 
GPIO_InôSåu˘
;

222 
	`BUTTONx_GPIO_CLK_ENABLE
(
Buâ⁄
);

224 i‡(
Buâ⁄Mode
 =
BUTTON_MODE_GPIO
)

227 
GPIO_InôSåu˘
.
Pö
 = 
BUTTON_PIN
[
Buâ⁄
];

228 
GPIO_InôSåu˘
.
Mode
 = 
GPIO_MODE_INPUT
;

229 
GPIO_InôSåu˘
.
PuŒ
 = 
GPIO_PULLDOWN
;

230 
GPIO_InôSåu˘
.
S≥ed
 = 
GPIO_SPEED_FAST
;

231 
	`HAL_GPIO_Inô
(
BUTTON_PORT
[
Buâ⁄
], &
GPIO_InôSåu˘
);

234 i‡(
Buâ⁄Mode
 =
BUTTON_MODE_EXTI
)

237 
GPIO_InôSåu˘
.
Pö
 = 
BUTTON_PIN
[
Buâ⁄
];

238 
GPIO_InôSåu˘
.
PuŒ
 = 
GPIO_NOPULL
;

239 
GPIO_InôSåu˘
.
Mode
 = 
GPIO_MODE_IT_FALLING
;

240 
	`HAL_GPIO_Inô
(
BUTTON_PORT
[
Buâ⁄
], &
GPIO_InôSåu˘
);

243 
	`HAL_NVIC_SëPri‹ôy
((
IRQn_Ty≥
)(
BUTTON_IRQn
[
Buâ⁄
]), 3, 0);

244 
	`HAL_NVIC_E«bÀIRQ
((
IRQn_Ty≥
)(
BUTTON_IRQn
[
Buâ⁄
]));

246 
	}
}

254 
uöt32_t
 
	$BSP_PB_GëSèã
(
Buâ⁄_Ty≥Def
 
Buâ⁄
)

256  
	`HAL_GPIO_RódPö
(
BUTTON_PORT
[
Buâ⁄
], 
BUTTON_PIN
[Button]);

257 
	}
}

269 
	$SPIx_Inô
()

271 if(
	`HAL_SPI_GëSèã
(&
SpiH™dÀ
Ë=
HAL_SPI_STATE_RESET
)

274 
SpiH™dÀ
.
In°™˚
 = 
DISCOVERY_SPIx
;

279 
SpiH™dÀ
.
Inô
.
Mode
 = 
SPI_MODE_MASTER
;

280 
SpiH™dÀ
.
Inô
.
Dúe˘i⁄
 = 
SPI_DIRECTION_2LINES
;

281 
SpiH™dÀ
.
Inô
.
BaudR©ePªsˇÀr
 = 
SPI_BAUDRATEPRESCALER_8
;

282 
SpiH™dÀ
.
Inô
.
D©aSize
 = 
SPI_DATASIZE_8BIT
;

283 
SpiH™dÀ
.
Inô
.
CLKPha£
 = 
SPI_PHASE_2EDGE
;

284 
SpiH™dÀ
.
Inô
.
CLKPﬁ¨ôy
 = 
SPI_POLARITY_HIGH
;

285 
SpiH™dÀ
.
Inô
.
Fú°Bô
 = 
SPI_FIRSTBIT_MSB
;

286 
SpiH™dÀ
.
Inô
.
NSS
 = 
SPI_NSS_SOFT
;

287 
SpiH™dÀ
.
Inô
.
CRCCÆcuœti⁄
 = 
SPI_CRCCALCULATION_DISABLED
;

288 
SpiH™dÀ
.
Inô
.
CRCPﬁynomül
 = 7;

289 
SpiH™dÀ
.
Inô
.
TIMode
 = 
SPI_TIMODE_DISABLED
;

291 
	`SPIx_M•Inô
(&
SpiH™dÀ
);

292 
	`HAL_SPI_Inô
(&
SpiH™dÀ
);

294 
	}
}

301 
uöt32_t
 
	$SPIx_Ród
()

303 
HAL_SètusTy≥Def
 
°©us
 = 
HAL_OK
;

304 
uöt32_t
 
ªadvÆue
 = 0;

305 
uöt32_t
 
wrôevÆue
 = 0xFFFFFFFF;

307 
°©us
 = 
	`HAL_SPI_TønsmôRe˚ive
(&
SpiH™dÀ
, (
uöt8_t
*Ë&
wrôevÆue
, (uöt8_t*Ë&
ªadvÆue
, 1, 
SPIx_TIMEOUT_MAX
);

310 if(
°©us
 !
HAL_OK
)

313 
	`SPIx_Eº‹
();

316  
ªadvÆue
;

317 
	}
}

324 
	$SPIx_Wrôe
(
uöt8_t
 
VÆue
)

326 
HAL_SètusTy≥Def
 
°©us
 = 
HAL_OK
;

328 
°©us
 = 
	`HAL_SPI_Tønsmô
(&
SpiH™dÀ
, (
uöt8_t
*Ë&
VÆue
, 1, 
SPIx_TIMEOUT_MAX
);

331 if(
°©us
 !
HAL_OK
)

334 
	`SPIx_Eº‹
();

336 
	}
}

343 
	$SPIx_Eº‹
 ()

346 
	`HAL_SPI_DeInô
(&
SpiH™dÀ
);

349 
	`SPIx_Inô
();

350 
	}
}

357 
	$SPIx_M•Inô
(
SPI_H™dÀTy≥Def
 *
h•i
)

359 
GPIO_InôTy≥Def
 
GPIO_InôSåu˘
;

363 
	`DISCOVERY_SPIx_GPIO_CLK_ENABLE
();

366 
GPIO_InôSåu˘
.
Pö
 = 
DISCOVERY_SPIx_SCK_PIN
;

367 
GPIO_InôSåu˘
.
Mode
 = 
GPIO_MODE_AF_PP
;

368 
GPIO_InôSåu˘
.
PuŒ
 = 
GPIO_PULLUP
;

369 
GPIO_InôSåu˘
.
S≥ed
 = 
GPIO_SPEED_HIGH
;

370 
GPIO_InôSåu˘
.
A…î«ã
 = 
DISCOVERY_SPIx_AF
;

371 
	`HAL_GPIO_Inô
(
DISCOVERY_SPIx_GPIO_PORT
, &
GPIO_InôSåu˘
);

374 
GPIO_InôSåu˘
.
Pö
 = 
DISCOVERY_SPIx_MOSI_PIN
;

375 
GPIO_InôSåu˘
.
A…î«ã
 = 
DISCOVERY_SPIx_AF
;

376 
GPIO_InôSåu˘
.
PuŒ
 = 
GPIO_PULLDOWN
;

377 
	`HAL_GPIO_Inô
(
DISCOVERY_SPIx_GPIO_PORT
, &
GPIO_InôSåu˘
);

381 
	`DISCOVERY_SPIx_CLK_ENABLE
();

382 
	}
}

391 
	$EPD_IO_Inô
()

393 
GPIO_InôTy≥Def
 
GPIO_InôSåu˘
;

396 
	`EPD_CS_GPIO_CLK_ENABLE
();

397 
	`EPD_DC_GPIO_CLK_ENABLE
();

398 
	`EPD_RESET_GPIO_CLK_ENABLE
();

399 
	`EPD_BUSY_GPIO_CLK_ENABLE
();

400 
	`EPD_PWR_GPIO_CLK_ENABLE
();

403 
GPIO_InôSåu˘
.
Pö
 = 
EPD_CS_PIN
;

404 
GPIO_InôSåu˘
.
Mode
 = 
GPIO_MODE_OUTPUT_PP
;

405 
GPIO_InôSåu˘
.
PuŒ
 = 
GPIO_NOPULL
;

406 
GPIO_InôSåu˘
.
S≥ed
 = 
GPIO_SPEED_HIGH
;

407 
	`HAL_GPIO_Inô
(
EPD_CS_GPIO_PORT
, &
GPIO_InôSåu˘
);

410 
GPIO_InôSåu˘
.
Pö
 = 
EPD_DC_PIN
;

411 
	`HAL_GPIO_Inô
(
EPD_DC_GPIO_PORT
, &
GPIO_InôSåu˘
);

414 
GPIO_InôSåu˘
.
Pö
 = 
EPD_RESET_PIN
;

415 
	`HAL_GPIO_Inô
(
EPD_PWR_GPIO_PORT
, &
GPIO_InôSåu˘
);

418 
GPIO_InôSåu˘
.
Pö
 = 
EPD_PWR_PIN
;

419 
	`HAL_GPIO_Inô
(
EPD_RESET_GPIO_PORT
, &
GPIO_InôSåu˘
);

422 
GPIO_InôSåu˘
.
Pö
 = 
EPD_BUSY_PIN
;

423 
GPIO_InôSåu˘
.
Mode
 = 
GPIO_MODE_INPUT
;

424 
GPIO_InôSåu˘
.
PuŒ
 = 
GPIO_PULLDOWN
;

425 
	`HAL_GPIO_Inô
(
EPD_BUSY_GPIO_PORT
, &
GPIO_InôSåu˘
);

428 
	`EPD_PWR_LOW
();

431 
	`EPD_CS_LOW
();

432 
	`EPD_CS_HIGH
();

435 
	`EPD_RESET_HIGH
();

436 
	`EPD_Dñay
(10);

439 
	`SPIx_Inô
();

440 
	}
}

447 
	$EPD_IO_WrôeD©a
(
uöt16_t
 
RegVÆue
)

450 
	`EPD_CS_LOW
();

453 
	`EPD_DC_HIGH
();

456 
	`SPIx_Wrôe
(
RegVÆue
);

459 
	`EPD_CS_HIGH
();

460 
	}
}

467 
	$EPD_IO_WrôeReg
(
uöt8_t
 
Reg
)

470 
	`EPD_CS_LOW
();

473 
	`EPD_DC_LOW
();

476 
	`SPIx_Wrôe
(
Reg
);

479 
	`EPD_CS_HIGH
();

480 
	}
}

487 
uöt16_t
 
	$EPD_IO_RódD©a
()

490 
	`EPD_CS_LOW
();

493 
	`EPD_CS_HIGH
();

496  
	`SPIx_Ród
();

497 
	}
}

504 
	$EPD_Dñay
 (
uöt32_t
 
Dñay
)

506 
	`HAL_Dñay
 (
Dñay
);

507 
	}
}

	@C:\emblocks\STM32L053_DISCO_epaper_cnt\BSP\STM32L0538-Discovery\stm32l0538_discovery.h

40 #i‚de‡
__STM32L0538_DISCOVERY_H


41 
	#__STM32F0538_DISCOVERY_H


	)

43 #ifde‡
__˝lu•lus


48 
	~"°m32l0xx_hÆ.h
"

67 
LED3
 = 0,

68 
LED4
 = 1

69 } 
	tLed_Ty≥Def
;

73 
BUTTON_KEY
 = 0

74 } 
	tBuâ⁄_Ty≥Def
;

78 
BUTTON_MODE_GPIO
 = 0,

79 
BUTTON_MODE_EXTI
 = 1

80 } 
	tBuâ⁄Mode_Ty≥Def
;

93 #i‡!
deföed
 (
USE_STM32L0538_DISCO
)

94 
	#USE_STM32L0538_DISCO


	)

100 
	#LEDn
 2

	)

102 
	#LED3_PIN
 
GPIO_PIN_4


	)

103 
	#LED3_GPIO_PORT
 
GPIOB


	)

104 
	#LED3_GPIO_CLK_ENABLE
(Ë
	`__GPIOB_CLK_ENABLE
()

	)

105 
	#LED3_GPIO_CLK_DISABLE
(Ë
	`__GPIOB_CLK_DISABLE
()

	)

107 
	#LED4_PIN
 
GPIO_PIN_5


	)

108 
	#LED4_GPIO_PORT
 
GPIOA


	)

109 
	#LED4_GPIO_CLK_ENABLE
(Ë
	`__GPIOA_CLK_ENABLE
()

	)

110 
	#LED4_GPIO_CLK_DISABLE
(Ë
	`__GPIOA_CLK_DISABLE
()

	)

112 
	#LEDx_GPIO_CLK_ENABLE
(
__INDEX__
Ë(((__INDEX__Ë=0Ë? 
	`LED3_GPIO_CLK_ENABLE
(Ë: 
	`LED4_GPIO_CLK_ENABLE
())

	)

113 
	#LEDx_GPIO_CLK_DISABLE
(
__INDEX__
Ë(((__INDEX__Ë=0Ë? 
	`LED3_GPIO_CLK_DISABLE
(Ë: 
	`LED4_GPIO_CLK_DISABLE
())

	)

121 
	#BUTTONn
 1

	)

126 
	#KEY_BUTTON_PIN
 
GPIO_PIN_0


	)

127 
	#KEY_BUTTON_GPIO_PORT
 
GPIOA


	)

128 
	#KEY_BUTTON_GPIO_CLK_ENABLE
(Ë
	`__GPIOA_CLK_ENABLE
()

	)

129 
	#KEY_BUTTON_GPIO_CLK_DISABLE
(Ë
	`__GPIOA_CLK_DISABLE
()

	)

130 
	#KEY_BUTTON_EXTI_LINE
 
GPIO_PIN_0


	)

131 
	#KEY_BUTTON_EXTI_IRQn
 
EXTI0_1_IRQn


	)

133 
	#BUTTONx_GPIO_CLK_ENABLE
(
__INDEX__
Ë(
	`KEY_BUTTON_GPIO_CLK_ENABLE
())

	)

134 
	#BUTTONx_GPIO_CLK_DISABLE
(
__INDEX__
Ë(
	`KEY_BUTTON_GPIO_CLK_DISABLE
())

	)

140 
	#DISCOVERY_SPIx
 
SPI1


	)

141 
	#DISCOVERY_SPIx_CLK_ENABLE
(Ë
	`__SPI1_CLK_ENABLE
()

	)

142 
	#DISCOVERY_SPIx_GPIO_PORT
 
GPIOB


	)

143 
	#DISCOVERY_SPIx_AF
 
GPIO_AF0_SPI1


	)

145 
	#DISCOVERY_SPIx_GPIO_CLK_ENABLE
(Ë
	`__GPIOB_CLK_ENABLE
()

	)

146 
	#DISCOVERY_SPIx_GPIO_CLK_DISABLE
(Ë
	`__GPIOB_CLK_DISABLE
()

	)

148 
	#DISCOVERY_SPIx_SCK_PIN
 
GPIO_PIN_3


	)

149 
	#DISCOVERY_SPIx_MISO_PIN
 
GPIO_PIN_4


	)

150 
	#DISCOVERY_SPIx_MOSI_PIN
 
GPIO_PIN_5


	)

157 
	#SPIx_TIMEOUT_MAX
 ((
uöt32_t
)0x1000)

	)

161 
	#EPD_CS_LOW
(Ë
	`HAL_GPIO_WrôePö
(
EPD_CS_GPIO_PORT
, 
EPD_CS_PIN
, 
GPIO_PIN_RESET
)

	)

162 
	#EPD_CS_HIGH
(Ë
	`HAL_GPIO_WrôePö
(
EPD_CS_GPIO_PORT
, 
EPD_CS_PIN
, 
GPIO_PIN_SET
)

	)

165 
	#EPD_DC_LOW
(Ë
	`HAL_GPIO_WrôePö
(
EPD_DC_GPIO_PORT
, 
EPD_DC_PIN
, 
GPIO_PIN_RESET
)

	)

166 
	#EPD_DC_HIGH
(Ë
	`HAL_GPIO_WrôePö
(
EPD_DC_GPIO_PORT
, 
EPD_DC_PIN
, 
GPIO_PIN_SET
)

	)

169 
	#EPD_RESET_LOW
(Ë
	`HAL_GPIO_WrôePö
(
EPD_RESET_GPIO_PORT
, 
EPD_RESET_PIN
, 
GPIO_PIN_RESET
)

	)

170 
	#EPD_RESET_HIGH
(Ë
	`HAL_GPIO_WrôePö
(
EPD_RESET_GPIO_PORT
, 
EPD_RESET_PIN
, 
GPIO_PIN_SET
)

	)

173 
	#EPD_PWR_LOW
(Ë
	`HAL_GPIO_WrôePö
(
EPD_PWR_GPIO_PORT
, 
EPD_PWR_PIN
, 
GPIO_PIN_RESET
)

	)

174 
	#EPD_PWR_HIGH
(Ë
	`HAL_GPIO_WrôePö
(
EPD_PWR_GPIO_PORT
, 
EPD_PWR_PIN
, 
GPIO_PIN_SET
)

	)

179 
	#EPD_CS_PIN
 
GPIO_PIN_15


	)

180 
	#EPD_CS_GPIO_PORT
 
GPIOA


	)

181 
	#EPD_CS_GPIO_CLK_ENABLE
(Ë
	`__GPIOA_CLK_ENABLE
()

	)

182 
	#EPD_CS_GPIO_CLK_DISABLE
(Ë
	`__GPIOA_CLK_DISABLE
()

	)

187 
	#EPD_DC_PIN
 
GPIO_PIN_11


	)

188 
	#EPD_DC_GPIO_PORT
 
GPIOB


	)

189 
	#EPD_DC_GPIO_CLK_ENABLE
(Ë
	`__GPIOB_CLK_ENABLE
()

	)

190 
	#EPD_DC_GPIO_CLK_DISABLE
(Ë
	`__GPIOB_CLK_DISABLE
()

	)

195 
	#EPD_RESET_PIN
 
GPIO_PIN_2


	)

196 
	#EPD_RESET_GPIO_PORT
 
GPIOB


	)

197 
	#EPD_RESET_GPIO_CLK_ENABLE
(Ë
	`__GPIOB_CLK_ENABLE
()

	)

198 
	#EPD_RESET_GPIO_CLK_DISABLE
(Ë
	`__GPIOB_CLK_DISABLE
()

	)

203 
	#EPD_BUSY_PIN
 
GPIO_PIN_8


	)

204 
	#EPD_BUSY_GPIO_PORT
 
GPIOA


	)

205 
	#EPD_BUSY_GPIO_CLK_ENABLE
(Ë
	`__GPIOA_CLK_ENABLE
()

	)

206 
	#EPD_BUSY_GPIO_CLK_DISABLE
(Ë
	`__GPIOA_CLK_DISABLE
()

	)

211 
	#EPD_PWR_PIN
 
GPIO_PIN_10


	)

212 
	#EPD_PWR_GPIO_PORT
 
GPIOB


	)

213 
	#EPD_PWR_GPIO_CLK_ENABLE
(Ë
	`__GPIOB_CLK_ENABLE
()

	)

214 
	#EPD_PWR_GPIO_CLK_DISABLE
(Ë
	`__GPIOB_CLK_DISABLE
()

	)

229 
uöt32_t
 
BSP_GëVîsi⁄
();

230 
BSP_LED_Inô
(
Led_Ty≥Def
 
Led
);

231 
BSP_LED_On
(
Led_Ty≥Def
 
Led
);

232 
BSP_LED_Off
(
Led_Ty≥Def
 
Led
);

233 
BSP_LED_ToggÀ
(
Led_Ty≥Def
 
Led
);

234 
BSP_PB_Inô
(
Buâ⁄_Ty≥Def
 
Buâ⁄
, 
Buâ⁄Mode_Ty≥Def
 
Buâ⁄Mode
);

235 
uöt32_t
 
BSP_PB_GëSèã
(
Buâ⁄_Ty≥Def
 
Buâ⁄
);

237 #ifde‡
__˝lu•lus


	@C:\emblocks\STM32L053_DISCO_epaper_cnt\BSP\STM32L0538-Discovery\stm32l0538_discovery_epd.c

40 
	~"°m32l0xx_hÆ.h
"

41 
	~"°m32l0538_discovîy_ïd.h
"

42 
	~"°m32l0538_discovîy.h
"

43 
	~"f⁄t20ïd.c
"

44 
	~"f⁄t16ïd.c
"

45 
	~"f⁄t12ïd.c
"

46 
	~"f⁄t8ïd.c
"

77 
sFONT
 *
	gpF⁄t
;

78 
EPD_DrvTy≥Def
 *
	gïd_drv
;

86 
DøwCh¨
(
uöt16_t
 
Xpos
, uöt16_à
Ypos
, c⁄° 
uöt8_t
 *
c
);

100 
uöt8_t
 
	$BSP_EPD_Inô
()

102 
uöt8_t
 
ªt
 = 
EPD_ERROR
;

105 
pF⁄t
 = &
F⁄t16
;

107 
ïd_drv
 = &
gde021a1_drv
;

110 
ïd_drv
->
	`Inô
();

113 
	`BSP_EPD_CÀ¨
(
EPD_COLOR_WHITE
);

116 
	`BSP_EPD_SëF⁄t
(&
EPD_DEFAULT_FONT
);

118 
ªt
 = 
EPD_OK
;

120  
ªt
;

121 
	}
}

128 
uöt32_t
 
	$BSP_EPD_GëXSize
()

130 (
ïd_drv
->
	`GëEpdPixñWidth
());

131 
	}
}

138 
uöt32_t
 
	$BSP_EPD_GëYSize
()

140 (
ïd_drv
->
	`GëEpdPixñHeight
());

141 
	}
}

148 
	$BSP_EPD_SëF⁄t
(
sFONT
 *
pF⁄ts
)

150 
pF⁄t
 = 
pF⁄ts
;

151 
	}
}

158 
sFONT
 *
	$BSP_EPD_GëF⁄t
()

160  
pF⁄t
;

161 
	}
}

168 
	$BSP_EPD_CÀ¨
(
uöt16_t
 
Cﬁ‹
)

170 
uöt32_t
 
ödex
 = 0;

172 
ïd_drv
->
	`SëDi•œyWödow
(0, 0, 171, 17);

174 
ödex
 = 0; index < 3096; index++)

176 
ïd_drv
->
	`WrôePixñ
(
Cﬁ‹
);

178 
	}
}

187 
	$BSP_EPD_Di•œyCh¨
(
uöt16_t
 
Xpos
, uöt16_à
Ypos
, 
uöt8_t
 
Ascii
)

189 
Ascii
 -= 32;

191 
	`DøwCh¨
(
Xpos
, 
Ypos
, &
pF⁄t
->
èbÀ
[
Ascii
 * (’F⁄t->
Height
Ë* (pF⁄t->
Width
))]);

192 
	}
}

206 
	$BSP_EPD_Di•œySåögAt
(
uöt16_t
 
Xpos
, uöt16_à
Ypos
, 
uöt8_t
 *
Text
, 
Text_AlignModeTypdef
 
Mode
)

208 
uöt16_t
 
ªfcﬁumn
 = 1, 
i
 = 0;

209 
uöt32_t
 
size
 = 0, 
xsize
 = 0;

210 
uöt8_t
 *
±r
 = 
Text
;

213 *
±r
++Ë
size
 ++ ;

216 
xsize
 = (
	`BSP_EPD_GëXSize
()/
pF⁄t
->
Width
);

218 
Mode
)

220 
CENTER_MODE
:

222 
ªfcﬁumn
 = 
Xpos
 + ((
xsize
 - 
size
)* 
pF⁄t
->
Width
) / 2;

225 
LEFT_MODE
:

227 
ªfcﬁumn
 = 
Xpos
;

230 
RIGHT_MODE
:

232 
ªfcﬁumn
 = - 
Xpos
 + ((
xsize
 - 
size
)*
pF⁄t
->
Width
);

237 
ªfcﬁumn
 = 
Xpos
;

243 (*
Text
 !0Ë& (((
	`BSP_EPD_GëXSize
(Ë- (
i
*
pF⁄t
->
Width
)) & 0xFFFF) >=ÖFont->Width))

246 
	`BSP_EPD_Di•œyCh¨
(
ªfcﬁumn
, 
Ypos
, *
Text
);

248 
ªfcﬁumn
 +
pF⁄t
->
Width
;

250 
Text
++;

251 
i
++;

253 
	}
}

266 
	$BSP_EPD_Di•œySåögAtLöe
(
uöt16_t
 
Löe
, 
uöt8_t
 *
±r
)

268 
	`BSP_EPD_Di•œySåögAt
(0, 
	`LINE
(
Löe
), 
±r
, 
LEFT_MODE
);

269 
	}
}

278 
	$BSP_EPD_DøwHLöe
(
uöt16_t
 
Xpos
, uöt16_à
Ypos
, uöt16_à
Lígth
)

280 
uöt32_t
 
ödex
 = 0;

282 
ïd_drv
->
	`SëDi•œyWödow
(
Xpos
, 
Ypos
, Xpo†+ 
Lígth
, Ypos);

284 
ödex
 = 0; index < 
Lígth
; index++)

287 
ïd_drv
->
	`WrôePixñ
(0x3F);

289 
	}
}

298 
	$BSP_EPD_DøwVLöe
(
uöt16_t
 
Xpos
, uöt16_à
Ypos
, uöt16_à
Lígth
)

300 
uöt32_t
 
ödex
 = 0;

302 
ïd_drv
->
	`SëDi•œyWödow
(
Xpos
, 
Ypos
, Xpos, Ypo†+ 
Lígth
);

304 
ödex
 = 0; index < 
Lígth
; index++)

307 
ïd_drv
->
	`WrôePixñ
(0x00);

309 
	}
}

319 
	$BSP_EPD_DøwRe˘
(
uöt16_t
 
Xpos
, uöt16_à
Ypos
, uöt16_à
Width
, uöt16_à
Height
)

322 
	`BSP_EPD_DøwHLöe
(
Xpos
, 
Ypos
, 
Width
);

323 
	`BSP_EPD_DøwHLöe
(
Xpos
, (
Ypos
 + 
Height
), (
Width
 + 1));

326 
	`BSP_EPD_DøwVLöe
(
Xpos
, 
Ypos
, 
Height
);

327 
	`BSP_EPD_DøwVLöe
((
Xpos
 + 
Width
), 
Ypos
 , 
Height
);

328 
	}
}

338 
	$BSP_EPD_FûlRe˘
(
uöt16_t
 
Xpos
, uöt16_à
Ypos
, uöt16_à
Width
, uöt16_à
Height
)

340 
uöt16_t
 
ödex
 = 0;

343 
ïd_drv
->
	`SëDi•œyWödow
(
Xpos
, 
Ypos
, (Xpo†+ 
Width
), (Ypo†+ 
Height
));

345 
ödex
 = 0; index < 3096; index++)

347 
ïd_drv
->
	`WrôePixñ
(0xFF);

349 
	}
}

360 
	$BSP_EPD_DøwImage
(
uöt16_t
 
Xpos
, uöt16_à
Ypos
, uöt16_à
Xsize
, uöt16_à
Ysize
, 
uöt8_t
 *
pd©a
)

363 
ïd_drv
->
	`SëDi•œyWödow
(
Xpos
, 
Ypos
, (Xpos+
Ysize
-1), (Ypos+(
Xsize
/4)-1));

365 if(
ïd_drv
->
DøwImage
 !
NULL
)

367 
ïd_drv
->
	`DøwImage
(
Xpos
, 
Ypos
, 
Xsize
, 
Ysize
, 
pd©a
);

369 
ïd_drv
->
	`SëDi•œyWödow
(0, 0, 
	`BSP_EPD_GëXSize
(), 
	`BSP_EPD_GëYSize
());

370 
	}
}

377 
	$BSP_EPD_Clo£Ch¨gePump
()

380 
ïd_drv
->
	`Clo£Ch¨gePump
();

383 
	`EPD_Dñay
(400);

384 
	}
}

391 
	$BSP_EPD_Re‰eshDi•œy
()

394 
ïd_drv
->
	`Re‰eshDi•œy
();

397 
	`HAL_GPIO_RódPö
(
EPD_BUSY_GPIO_PORT
, 
EPD_BUSY_PIN
Ë!(
uöt16_t
)
RESET
);

400 
	`EPD_RESET_HIGH
();

403 
	`EPD_Dñay
(10);

404 
	}
}

417 
	$DøwCh¨
(
uöt16_t
 
Xpos
, uöt16_à
Ypos
, c⁄° 
uöt8_t
 *
c
)

419 
uöt32_t
 
ödex
 = 0;

420 
uöt32_t
 
d©a_Àngth
 = 0;

421 
uöt16_t
 
height
 = 0;

422 
uöt16_t
 
width
 = 0;

424 
width
 = 
pF⁄t
->
Width
;

425 
height
 = 
pF⁄t
->
Height
;

428 
ïd_drv
->
	`SëDi•œyWödow
(
Xpos
, 
Ypos
, (Xpo†+ 
width
 - 1), (Ypo†+ 
height
 - 1));

430 
d©a_Àngth
 = (
height
 * 
width
);

432 
ödex
 = 0; index < 
d©a_Àngth
; index++)

434 
ïd_drv
->
	`WrôePixñ
(
c
[
ödex
]);

436 
	}
}

	@C:\emblocks\STM32L053_DISCO_epaper_cnt\BSP\STM32L0538-Discovery\stm32l0538_discovery_epd.h

40 #i‚de‡
__STM32L0538_DISCOVERY_EPD_H


41 
	#__STM32L0538_DISCOVERY_EPD_H


	)

43 #ifde‡
__˝lu•lus


48 
	~"..\Comp⁄íts\gde021a1\gde021a1.h
"

49 
	~"f⁄t£pd.h
"

69 
EPD_OK
 = 0,

70 
EPD_ERROR
 = 1,

71 
EPD_TIMEOUT
 = 2

72 } 
	tEPD_SètusTy≥Def
;

79 
CENTER_MODE
 = 0x01,

80 
RIGHT_MODE
 = 0x02,

81 
LEFT_MODE
 = 0x03

82 } 
	tText_AlignModeTypdef
;

95 
	#EPD_COLOR_BLACK
 0x00

	)

96 
	#EPD_COLOR_DARKGRAY
 0x55

	)

97 
	#EPD_COLOR_LIGHTGRAY
 0xAA

	)

98 
	#EPD_COLOR_WHITE
 0xFF

	)

103 
	#EPD_DEFAULT_FONT
 
F⁄t12


	)

112 
uöt8_t
 
BSP_EPD_Inô
();

113 
uöt32_t
 
BSP_EPD_GëXSize
();

114 
uöt32_t
 
BSP_EPD_GëYSize
();

116 
BSP_EPD_SëF⁄t
(
sFONT
 *
pF⁄ts
);

117 
sFONT
 *
BSP_EPD_GëF⁄t
();

119 
BSP_EPD_CÀ¨
(
uöt16_t
 
Cﬁ‹
);

121 
BSP_EPD_Di•œySåögAtLöe
(
uöt16_t
 
Löe
, 
uöt8_t
 *
±r
);

122 
BSP_EPD_Di•œySåögAt
(
uöt16_t
 
Xpos
, uöt16_à
Ypos
, 
uöt8_t
 *
pText
, 
Text_AlignModeTypdef
 
mode
);

123 
BSP_EPD_Di•œyCh¨
(
uöt16_t
 
Xpos
, uöt16_à
Ypos
, 
uöt8_t
 
Ascii
);

125 
BSP_EPD_DøwHLöe
(
uöt16_t
 
Xpos
, uöt16_à
Ypos
, uöt16_à
Lígth
);

126 
BSP_EPD_DøwVLöe
(
uöt16_t
 
Xpos
, uöt16_à
Ypos
, uöt16_à
Lígth
);

127 
BSP_EPD_DøwRe˘
(
uöt16_t
 
Xpos
, uöt16_à
Ypos
, uöt16_à
Width
, uöt16_à
Height
);

128 
BSP_EPD_FûlRe˘
(
uöt16_t
 
Xpos
, uöt16_à
Ypos
, uöt16_à
Width
, uöt16_à
Height
);

130 
BSP_EPD_Re‰eshDi•œy
();

132 
BSP_EPD_Clo£Ch¨gePump
();

134 
BSP_EPD_DøwImage
(
uöt16_t
 
Xpos
, uöt16_à
Ypos
, uöt16_à
Xsize
, uöt16_à
Ysize
, 
uöt8_t
 *
pd©a
);

136 #ifde‡
__˝lu•lus


	@C:\emblocks\STM32L053_DISCO_epaper_cnt\STM32L0xx_HAL_Driver\Inc\stm32l0xx_hal.h

40 #i‚de‡
__STM32L0xx_HAL_H


41 
	#__STM32L0xx_HAL_H


	)

43 #ifde‡
__˝lu•lus


48 
	~"°m32l0xx_hÆ_c⁄f.h
"

67 
	#DBGMCU_SLEEP
 
DBGMCU_CR_DBG_SLEEP


	)

68 
	#DBGMCU_STOP
 
DBGMCU_CR_DBG_STOP


	)

69 
	#DBGMCU_STANDBY
 
DBGMCU_CR_DBG_STANDBY


	)

70 
	#IS_DBGMCU_PERIPH
(
PERIPH
Ë((((PERIPHË& 0xFFFFFFF8Ë=0x00Ë&& ((PERIPHË!0x00))

	)

80 
	#SYSCFG_I2CFa°ModePlus_PB6
 
SYSCFG_CFGR2_I2C_PB6_FMP


	)

81 
	#SYSCFG_I2CFa°ModePlus_PB7
 
SYSCFG_CFGR2_I2C_PB7_FMP


	)

82 
	#SYSCFG_I2CFa°ModePlus_PB8
 
SYSCFG_CFGR2_I2C_PB8_FMP


	)

83 
	#SYSCFG_I2CFa°ModePlus_PB9
 
SYSCFG_CFGR2_I2C_PB9_FMP


	)

84 
	#SYSCFG_I2CFa°ModePlus_I2C1
 
SYSCFG_CFGR2_I2C1_FMP


	)

85 
	#SYSCFG_I2CFa°ModePlus_I2C2
 
SYSCFG_CFGR2_I2C2_FMP


	)

87 
	#IS_SYSCFG_I2C_FMP
(
PIN
Ë(((PINË=
SYSCFG_I2CFa°ModePlus_PB6
) || \

88 ((
PIN
Ë=
SYSCFG_I2CFa°ModePlus_PB7
) || \

89 ((
PIN
Ë=
SYSCFG_I2CFa°ModePlus_PB8
) || \

90 ((
PIN
Ë=
SYSCFG_I2CFa°ModePlus_PB9
) || \

91 ((
PIN
Ë=
SYSCFG_I2CFa°ModePlus_I2C1
) || \

92 ((
PIN
Ë=
SYSCFG_I2CFa°ModePlus_I2C2
))

	)

101 
	#SYSCFG_VREFINT_OUT_NONE
 ((
uöt32_t
)0x00000000Ë

	)

102 
	#SYSCFG_VREFINT_OUT_PB0
 
SYSCFG_CFGR3_VREF_OUT_0


	)

103 
	#SYSCFG_VREFINT_OUT_PB1
 
SYSCFG_CFGR3_VREF_OUT_1


	)

104 
	#SYSCFG_VREFINT_OUT_PB0_PB1
 
SYSCFG_CFGR3_VREF_OUT


	)

106 
	#IS_SYSCFG_VREFINT_OUT_SELECT
(
OUTPUT
Ë(((OUTPUTË=
SYSCFG_VREFINT_OUT_PB0
) || \

107 ((
OUTPUT
Ë=
SYSCFG_VREFINT_OUT_PB1
) || \

108 ((
OUTPUT
Ë=
SYSCFG_VREFINT_OUT_PB0_PB1
))

	)

118 
	#SYSCFG_FLAG_RC48
 
SYSCFG_CFGR3_REF_HSI48_RDYF


	)

119 
	#SYSCFG_FLAG_SENSOR_ADC
 
SYSCFG_CFGR3_SENSOR_ADC_RDYF


	)

120 
	#SYSCFG_FLAG_VREF_ADC
 
SYSCFG_VREFINT_ADC_RDYF


	)

121 
	#SYSCFG_FLAG_VREF_COMP
 
SYSCFG_CFGR3_VREFINT_COMP_RDYF


	)

122 
	#SYSCFG_FLAG_VREF_READY
 
SYSCFG_CFGR3_VREFINT_RDYF


	)

124 
	#IS_SYSCFG_FLAG
(
FLAG
Ë(((FLAGË=
SYSCFG_FLAG_RC48
) || \

125 ((
FLAG
Ë=
SYSCFG_FLAG_SENSOR_ADC
) || \

126 ((
FLAG
Ë=
SYSCFG_FLAG_VREF_ADC
) || \

127 ((
FLAG
Ë=
SYSCFG_FLAG_VREF_COMP
) || \

128 ((
FLAG
Ë=
SYSCFG_FLAG_VREF_READY
))

	)

137 
	#__HAL_FREEZE_TIM2_DBGMCU
(Ë(
DBGMCU
->
APB1FZ
 |(
DBGMCU_APB1_FZ_DBG_TIM2_STOP
))

	)

138 
	#__HAL_FREEZE_TIM6_DBGMCU
(Ë(
DBGMCU
->
APB1FZ
 |(
DBGMCU_APB1_FZ_DBG_TIM6_STOP
))

	)

139 
	#__HAL_FREEZE_RTC_DBGMCU
(Ë(
DBGMCU
->
APB1FZ
 |(
DBGMCU_APB1_FZ_DBG_RTC_STOP
))

	)

140 
	#__HAL_FREEZE_WWDG_DBGMCU
(Ë(
DBGMCU
->
APB1FZ
 |(
DBGMCU_APB1_FZ_DBG_WWDG_STOP
))

	)

141 
	#__HAL_FREEZE_IWDG_DBGMCU
(Ë(
DBGMCU
->
APB1FZ
 |(
DBGMCU_APB1_FZ_DBG_IWDG_STOP
))

	)

142 
	#__HAL_FREEZE_I2C1_TIMEOUT_DBGMCU
(Ë(
DBGMCU
->
APB1FZ
 |(
DBGMCU_APB1_FZ_DBG_I2C1_STOP
))

	)

143 
	#__HAL_FREEZE_I2C2_TIMEOUT_DBGMCU
(Ë(
DBGMCU
->
APB1FZ
 |(
DBGMCU_APB1_FZ_DBG_I2C2_STOP
))

	)

144 
	#__HAL_FREEZE_LPTIMER_DBGMCU
(Ë(
DBGMCU
->
APB1FZ
 |(
DBGMCU_APB1_FZ_DBG_LPTIMER_STOP
))

	)

145 
	#__HAL_FREEZE_TIM22_DBGMCU
(Ë(
DBGMCU
->
APB2FZ
 |(
DBGMCU_APB2_FZ_DBG_TIM22_STOP
))

	)

146 
	#__HAL_FREEZE_TIM21_DBGMCU
(Ë(
DBGMCU
->
APB2FZ
 |(
DBGMCU_APB2_FZ_DBG_TIM21_STOP
))

	)

148 
	#__HAL_UNFREEZE_TIM2_DBGMCU
(Ë(
DBGMCU
->
APB1FZ
 &~(
DBGMCU_APB1_FZ_DBG_TIM2_STOP
))

	)

149 
	#__HAL_UNFREEZE_TIM6_DBGMCU
(Ë(
DBGMCU
->
APB1FZ
 &~(
DBGMCU_APB1_FZ_DBG_TIM6_STOP
))

	)

150 
	#__HAL_UNFREEZE_RTC_DBGMCU
(Ë(
DBGMCU
->
APB1FZ
 &~(
DBGMCU_APB1_FZ_DBG_RTC_STOP
))

	)

151 
	#__HAL_UNFREEZE_WWDG_DBGMCU
(Ë(
DBGMCU
->
APB1FZ
 &~(
DBGMCU_APB1_FZ_DBG_WWDG_STOP
))

	)

152 
	#__HAL_UNFREEZE_IWDG_DBGMCU
(Ë(
DBGMCU
->
APB1FZ
 &~(
DBGMCU_APB1_FZ_DBG_IWDG_STOP
))

	)

153 
	#__HAL_UNFREEZE_I2C1_TIMEOUT_DBGMCU
(Ë(
DBGMCU
->
APB1FZ
 &~(
DBGMCU_APB1_FZ_DBG_I2C1_STOP
))

	)

154 
	#__HAL_UNFREEZE_I2C2_TIMEOUT_DBGMCU
(Ë(
DBGMCU
->
APB1FZ
 &~(
DBGMCU_APB1_FZ_DBG_I2C2_STOP
))

	)

155 
	#__HAL_UNFREEZE_LPTIMER_DBGMCU
(Ë(
DBGMCU
->
APB1FZ
 &~(
DBGMCU_APB1_FZ_DBG_LPTIMER_STOP
))

	)

156 
	#__HAL_UNFREEZE_TIM22_DBGMCU
(Ë(
DBGMCU
->
APB2FZ
 &~(
DBGMCU_APB2_FZ_DBG_TIM22_STOP
))

	)

157 
	#__HAL_UNFREEZE_TIM21_DBGMCU
(Ë(
DBGMCU
->
APB2FZ
 &~(
DBGMCU_APB2_FZ_DBG_TIM21_STOP
))

	)

161 
	#__HAL_REMAPMEMORY_FLASH
 (
SYSCFG
->
CFGR1
 &~(
SYSCFG_CFGR1_MEM_MODE
))

	)

165 
	#__HAL_REMAPMEMORY_SYSTEMFLASH
 dÿ{
SYSCFG
->
CFGR1
 &~(
SYSCFG_CFGR1_MEM_MODE
);\

166 
SYSCFG
->
CFGR1
 |
SYSCFG_CFGR1_MEM_MODE_0
;\

167 }0);

	)

171 
	#__HAL_REMAPMEMORY_SRAM
 dÿ{
SYSCFG
->
CFGR1
 &~(
SYSCFG_CFGR1_MEM_MODE
);\

172 
SYSCFG
->
CFGR1
 |(
SYSCFG_CFGR1_MEM_MODE_0
 | 
SYSCFG_CFGR1_MEM_MODE_1
);\

173 }0);

	)

186 
	#__HAL_SYSCFG_GET_FLAG
(
__FLAG__
Ë(((
SYSCFG
->
CFGR3
Ë& (__FLAG__)Ë=(__FLAG__))

	)

194 
HAL_SètusTy≥Def
 
HAL_Inô
();

195 
HAL_SètusTy≥Def
 
HAL_DeInô
();

196 
HAL_M•Inô
();

197 
HAL_M•DeInô
();

198 
HAL_SètusTy≥Def
 
HAL_InôTick
 (
uöt32_t
 
TickPri‹ôy
);

201 
HAL_IncTick
();

202 
HAL_Dñay
(
__IO
 
uöt32_t
 
Dñay
);

203 
uöt32_t
 
HAL_GëTick
();

204 
HAL_Su•ídTick
();

205 
HAL_ResumeTick
();

206 
uöt32_t
 
HAL_GëHÆVîsi⁄
();

207 
uöt32_t
 
HAL_GëREVID
();

208 
uöt32_t
 
HAL_GëDEVID
();

209 
HAL_E«bÀDBGSÀïMode
();

210 
HAL_DißbÀDBGSÀïMode
();

211 
HAL_E«bÀDBGSt›Mode
();

212 
HAL_DißbÀDBGSt›Mode
();

213 
HAL_E«bÀDBGSèndbyMode
();

214 
HAL_DißbÀDBGSèndbyMode
();

215 
HAL_DBG_LowPowîC⁄fig
(
uöt32_t
 
Pîùh
, 
Fun˘i⁄ÆSèã
 
NewSèã
);

216 
uöt32_t
 
HAL_GëBoŸMode
();

217 
HAL_I2CFa°ModePlusC⁄fig
(
uöt32_t
 
SYSCFG_I2CFa°ModePlus
, 
Fun˘i⁄ÆSèã
 
NewSèã
);

218 
HAL_VREFINT_Cmd
(
Fun˘i⁄ÆSèã
 
NewSèã
);

219 
HAL_VREFINT_OuçutSñe˘
(
uöt32_t
 
SYSCFG_Vªföt_OUTPUT
);

220 
HAL_ADC_E«bÀBuf„r_Cmd
(
Fun˘i⁄ÆSèã
 
NewSèã
);

221 
HAL_ADC_E«bÀBuf„rSís‹_Cmd
(
Fun˘i⁄ÆSèã
 
NewSèã
);

222 
HAL_COMP_E«bÀBuf„r_Cmd
(
Fun˘i⁄ÆSèã
 
NewSèã
);

223 
HAL_RC48_E«bÀBuf„r_Cmd
(
Fun˘i⁄ÆSèã
 
NewSèã
);

224 
HAL_Lock_Cmd
(
Fun˘i⁄ÆSèã
 
NewSèã
);

234 #ifde‡
__˝lu•lus


	@C:\emblocks\STM32L053_DISCO_epaper_cnt\STM32L0xx_HAL_Driver\Inc\stm32l0xx_hal_cortex.h

39 #i‚de‡
__STM32L0xx_HAL_CORTEX_H


40 
	#__STM32L0xx_HAL_CORTEX_H


	)

42 #ifde‡
__˝lu•lus


47 
	~"°m32l0xx_hÆ_def.h
"

64 
	#IS_NVIC_PREEMPTION_PRIORITY
(
PRIORITY
Ë((PRIORITYË< 0x4)

	)

69 
	#SYSTICK_CLKSOURCE_HCLK_DIV8
 ((
uöt32_t
)0x00000000)

	)

70 
	#SYSTICK_CLKSOURCE_HCLK
 ((
uöt32_t
)0x00000004)

	)

71 
	#IS_SYSTICK_CLK_SOURCE
(
SOURCE
Ë(((SOURCEË=
SYSTICK_CLKSOURCE_HCLK
) || \

72 ((
SOURCE
Ë=
SYSTICK_CLKSOURCE_HCLK_DIV8
))

	)

86 
	#__HAL_CORTEX_SYSTICKCLK_CONFIG
(
__CLKSRC__
) \

88 i‡((
__CLKSRC__
Ë=
SYSTICK_CLKSOURCE_HCLK
) \

90 
SysTick
->
CTRL
 |
SYSTICK_CLKSOURCE_HCLK
; \

93 
SysTick
->
CTRL
 &~
SYSTICK_CLKSOURCE_HCLK
; \

94 } 0)

	)

103 
HAL_NVIC_SëPri‹ôy
(
IRQn_Ty≥
 
IRQn
, 
uöt32_t
 
Pªem±Pri‹ôy
, uöt32_à
SubPri‹ôy
);

104 
HAL_NVIC_E«bÀIRQ
(
IRQn_Ty≥
 
IRQn
);

105 
HAL_NVIC_DißbÀIRQ
(
IRQn_Ty≥
 
IRQn
);

106 
HAL_NVIC_Sy°emRe£t
();

107 
uöt32_t
 
HAL_SYSTICK_C⁄fig
(uöt32_à
TicksNumb
);

110 
uöt32_t
 
HAL_NVIC_GëPídögIRQ
(
IRQn_Ty≥
 
IRQn
);

111 
HAL_NVIC_SëPídögIRQ
(
IRQn_Ty≥
 
IRQn
);

112 
HAL_NVIC_CÀ¨PídögIRQ
(
IRQn_Ty≥
 
IRQn
);

113 
HAL_SYSTICK_CLKSour˚C⁄fig
(
uöt32_t
 
CLKSour˚
);

114 
HAL_SYSTICK_IRQH™dÀr
();

115 
HAL_SYSTICK_CÆlback
();

125 #ifde‡
__˝lu•lus


	@C:\emblocks\STM32L053_DISCO_epaper_cnt\STM32L0xx_HAL_Driver\Inc\stm32l0xx_hal_gpio.h

39 #i‚de‡
__STM32L0xx_HAL_GPIO_H


40 
	#__STM32L0xx_HAL_GPIO_H


	)

42 #ifde‡
__˝lu•lus


47 
	~"°m32l0xx_hÆ_def.h
"

64 
uöt32_t
 
Pö
;

67 
uöt32_t
 
Mode
;

70 
uöt32_t
 
PuŒ
;

73 
uöt32_t
 
S≥ed
;

76 
uöt32_t
 
A…î«ã
;

78 }
	tGPIO_InôTy≥Def
;

85 
GPIO_PIN_RESET
 = 0,

86 
GPIO_PIN_SET


87 }
	tGPIO_PöSèã
;

88 
	#IS_GPIO_PIN_ACTION
(
ACTION
Ë(((ACTIONË=
GPIO_PIN_RESET
Ë|| ((ACTIONË=
GPIO_PIN_SET
))

	)

99 
	#GPIO_PIN_0
 ((
uöt16_t
)0x0001Ë

	)

100 
	#GPIO_PIN_1
 ((
uöt16_t
)0x0002Ë

	)

101 
	#GPIO_PIN_2
 ((
uöt16_t
)0x0004Ë

	)

102 
	#GPIO_PIN_3
 ((
uöt16_t
)0x0008Ë

	)

103 
	#GPIO_PIN_4
 ((
uöt16_t
)0x0010Ë

	)

104 
	#GPIO_PIN_5
 ((
uöt16_t
)0x0020Ë

	)

105 
	#GPIO_PIN_6
 ((
uöt16_t
)0x0040Ë

	)

106 
	#GPIO_PIN_7
 ((
uöt16_t
)0x0080Ë

	)

107 
	#GPIO_PIN_8
 ((
uöt16_t
)0x0100Ë

	)

108 
	#GPIO_PIN_9
 ((
uöt16_t
)0x0200Ë

	)

109 
	#GPIO_PIN_10
 ((
uöt16_t
)0x0400Ë

	)

110 
	#GPIO_PIN_11
 ((
uöt16_t
)0x0800Ë

	)

111 
	#GPIO_PIN_12
 ((
uöt16_t
)0x1000Ë

	)

112 
	#GPIO_PIN_13
 ((
uöt16_t
)0x2000Ë

	)

113 
	#GPIO_PIN_14
 ((
uöt16_t
)0x4000Ë

	)

114 
	#GPIO_PIN_15
 ((
uöt16_t
)0x8000Ë

	)

115 
	#GPIO_PIN_AŒ
 ((
uöt16_t
)0xFFFFË

	)

117 
	#GPIO_PIN_MASK
 ((
uöt32_t
)0x0000FFFFË

	)

118 
	#IS_GPIO_PIN
(
PIN
Ë(((PINË& 
GPIO_PIN_MASK
 ) !(
uöt32_t
)0x00)

	)

133 
	#GPIO_MODE_INPUT
 ((
uöt32_t
)0x00000000Ë

	)

134 
	#GPIO_MODE_OUTPUT_PP
 ((
uöt32_t
)0x00000001Ë

	)

135 
	#GPIO_MODE_OUTPUT_OD
 ((
uöt32_t
)0x00000011Ë

	)

136 
	#GPIO_MODE_AF_PP
 ((
uöt32_t
)0x00000002Ë

	)

137 
	#GPIO_MODE_AF_OD
 ((
uöt32_t
)0x00000012Ë

	)

139 
	#GPIO_MODE_ANALOG
 ((
uöt32_t
)0x00000003Ë

	)

141 
	#GPIO_MODE_IT_RISING
 ((
uöt32_t
)0x10110000Ë

	)

142 
	#GPIO_MODE_IT_FALLING
 ((
uöt32_t
)0x10210000Ë

	)

143 
	#GPIO_MODE_IT_RISING_FALLING
 ((
uöt32_t
)0x10310000Ë

	)

145 
	#GPIO_MODE_EVT_RISING
 ((
uöt32_t
)0x10120000Ë

	)

146 
	#GPIO_MODE_EVT_FALLING
 ((
uöt32_t
)0x10220000Ë

	)

147 
	#GPIO_MODE_EVT_RISING_FALLING
 ((
uöt32_t
)0x10320000Ë

	)

149 
	#IS_GPIO_MODE
(
MODE
Ë(((MODEË=
GPIO_MODE_INPUT
) ||\

150 ((
MODE
Ë=
GPIO_MODE_OUTPUT_PP
) ||\

151 ((
MODE
Ë=
GPIO_MODE_OUTPUT_OD
) ||\

152 ((
MODE
Ë=
GPIO_MODE_AF_PP
) ||\

153 ((
MODE
Ë=
GPIO_MODE_AF_OD
) ||\

154 ((
MODE
Ë=
GPIO_MODE_IT_RISING
) ||\

155 ((
MODE
Ë=
GPIO_MODE_IT_FALLING
) ||\

156 ((
MODE
Ë=
GPIO_MODE_IT_RISING_FALLING
) ||\

157 ((
MODE
Ë=
GPIO_MODE_EVT_RISING
) ||\

158 ((
MODE
Ë=
GPIO_MODE_EVT_FALLING
) ||\

159 ((
MODE
Ë=
GPIO_MODE_EVT_RISING_FALLING
) ||\

160 ((
MODE
Ë=
GPIO_MODE_ANALOG
))

	)

169 
	#GPIO_SPEED_LOW
 ((
uöt32_t
)0x00000000Ë

	)

170 
	#GPIO_SPEED_MEDIUM
 ((
uöt32_t
)0x00000001Ë

	)

171 
	#GPIO_SPEED_FAST
 ((
uöt32_t
)0x00000002Ë

	)

172 
	#GPIO_SPEED_HIGH
 ((
uöt32_t
)0x00000003Ë

	)

174 
	#IS_GPIO_SPEED
(
SPEED
Ë(((SPEEDË=
GPIO_SPEED_LOW
Ë|| ((SPEEDË=
GPIO_SPEED_MEDIUM
) || \

175 ((
SPEED
Ë=
GPIO_SPEED_FAST
Ë|| ((SPEEDË=
GPIO_SPEED_HIGH
))

	)

184 
	#GPIO_NOPULL
 ((
uöt32_t
)0x00000000Ë

	)

185 
	#GPIO_PULLUP
 ((
uöt32_t
)0x00000001Ë

	)

186 
	#GPIO_PULLDOWN
 ((
uöt32_t
)0x00000002Ë

	)

188 
	#IS_GPIO_PULL
(
PULL
Ë(((PULLË=
GPIO_NOPULL
Ë|| ((PULLË=
GPIO_PULLUP
) || \

189 ((
PULL
Ë=
GPIO_PULLDOWN
))

	)

206 
	#__HAL_GPIO_EXTI_GET_FLAG
(
__EXTI_LINE__
Ë(
EXTI
->
PR
 & (__EXTI_LINE__))

	)

214 
	#__HAL_GPIO_EXTI_CLEAR_FLAG
(
__EXTI_LINE__
Ë(
EXTI
->
PR
 = (__EXTI_LINE__))

	)

222 
	#__HAL_GPIO_EXTI_GET_IT
(
__EXTI_LINE__
Ë(
EXTI
->
PR
 & (__EXTI_LINE__))

	)

230 
	#__HAL_GPIO_EXTI_CLEAR_IT
(
__EXTI_LINE__
Ë(
EXTI
->
PR
 = (__EXTI_LINE__))

	)

238 
	#__HAL_GPIO_EXTI_GENERATE_SWIT
(
__EXTI_LINE__
Ë(
EXTI
->
SWIER
 |(__EXTI_LINE__))

	)

241 
	~"°m32l0xx_hÆ_gpio_ex.h
"

246 
HAL_GPIO_Inô
(
GPIO_Ty≥Def
 *
GPIOx
, 
GPIO_InôTy≥Def
 *
GPIO_Inô
);

247 
HAL_GPIO_DeInô
(
GPIO_Ty≥Def
 *
GPIOx
, 
uöt32_t
 
GPIO_Pö
);

250 
GPIO_PöSèã
 
HAL_GPIO_RódPö
(
GPIO_Ty≥Def
* 
GPIOx
, 
uöt16_t
 
GPIO_Pö
);

251 
HAL_GPIO_WrôePö
(
GPIO_Ty≥Def
* 
GPIOx
, 
uöt16_t
 
GPIO_Pö
, 
GPIO_PöSèã
 
PöSèã
);

252 
HAL_GPIO_ToggÀPö
(
GPIO_Ty≥Def
* 
GPIOx
, 
uöt16_t
 
GPIO_Pö
);

253 
HAL_SètusTy≥Def
 
HAL_GPIO_LockPö
(
GPIO_Ty≥Def
* 
GPIOx
, 
uöt16_t
 
GPIO_Pö
);

254 
HAL_GPIO_EXTI_IRQH™dÀr
(
uöt16_t
 
GPIO_Pö
);

255 
HAL_GPIO_EXTI_CÆlback
(
uöt16_t
 
GPIO_Pö
);

265 #ifde‡
__˝lu•lus


	@C:\emblocks\STM32L053_DISCO_epaper_cnt\STM32L0xx_HAL_Driver\Inc\stm32l0xx_hal_rcc.h

39 #i‚de‡
__STM32L0xx_HAL_RCC_H


40 
	#__STM32L0xx_HAL_RCC_H


	)

42 #ifde‡
__˝lu•lus


47 
	~"°m32l0xx_hÆ_def.h
"

64 
uöt32_t
 
PLLSèã
;

67 
uöt32_t
 
PLLSour˚
;

70 
uöt32_t
 
PLLMUL
;

73 
uöt32_t
 
PLLDIV
;

76 }
	tRCC_PLLInôTy≥Def
;

83 
uöt32_t
 
Oscûœt‹Ty≥
;

86 
uöt32_t
 
HSESèã
;

89 
uöt32_t
 
LSESèã
;

92 
uöt32_t
 
HSISèã
;

95 
uöt32_t
 
HSICÆibøti⁄VÆue
;

98 
uöt32_t
 
LSISèã
;

101 
uöt32_t
 
HSI48Sèã
;

104 
uöt32_t
 
MSISèã
;

107 
uöt32_t
 
MSICÆibøti⁄VÆue
;

110 
uöt32_t
 
MSIClockR™ge
;

113 
RCC_PLLInôTy≥Def
 
PLL
;

115 }
	tRCC_OscInôTy≥Def
;

122 
uöt32_t
 
ClockTy≥
;

125 
uöt32_t
 
SYSCLKSour˚
;

128 
uöt32_t
 
AHBCLKDividî
;

131 
uöt32_t
 
APB1CLKDividî
;

134 
uöt32_t
 
APB2CLKDividî
;

137 }
	tRCC_ClkInôTy≥Def
;

148 
	#RCC_OFFSET
 (
RCC_BASE
 - 
PERIPH_BASE
)

	)

151 
	#RCC_CR_OFFSET
 (
RCC_OFFSET
 + 0x00)

	)

154 
	#RCC_CFGR_OFFSET
 (
RCC_OFFSET
 + 0x08)

	)

156 
	#RCC_CSR_OFFSET
 (
RCC_OFFSET
 + 0x74)

	)

159 
	#CR_BYTE2_ADDRESS
 ((
uöt32_t
)0x40023802)

	)

162 
	#CIER_BYTE0_ADDRESS
 ((
uöt32_t
)(
RCC_BASE
 + 0x10 + 0x00))

	)

164 
	#LSE_TIMEOUT_VALUE
 
LSE_STARTUP_TIMEOUT


	)

165 
	#DBP_TIMEOUT_VALUE
 ((
uöt32_t
)100Ë

	)

174 
	#RCC_OSCILLATORTYPE_NONE
 ((
uöt32_t
)0x00000000)

	)

175 
	#RCC_OSCILLATORTYPE_HSE
 ((
uöt32_t
)0x00000001)

	)

176 
	#RCC_OSCILLATORTYPE_HSI
 ((
uöt32_t
)0x00000002)

	)

177 
	#RCC_OSCILLATORTYPE_LSE
 ((
uöt32_t
)0x00000004)

	)

178 
	#RCC_OSCILLATORTYPE_LSI
 ((
uöt32_t
)0x00000008)

	)

179 
	#RCC_OSCILLATORTYPE_MSI
 ((
uöt32_t
)0x00000010)

	)

180 
	#RCC_OSCILLATORTYPE_HSI48
 ((
uöt32_t
)0x00000020)

	)

182 
	#IS_RCC_OSCILLATORTYPE
(
OSCILLATOR
Ë((OSCILLATORË<0x3F)

	)

191 
	#RCC_HSE_OFF
 ((
uöt32_t
)0x00000000)

	)

192 
	#RCC_HSE_ON
 
RCC_CR_HSEON


	)

193 
	#RCC_HSE_BYPASS
 ((
uöt32_t
)(
RCC_CR_HSEBYP
 | 
RCC_CR_HSEON
))

	)

195 
	#IS_RCC_HSE
(
HSE
Ë(((HSEË=
RCC_HSE_OFF
Ë|| ((HSEË=
RCC_HSE_ON
) || \

196 ((
HSE
Ë=
RCC_HSE_BYPASS
))

	)

204 
	#RCC_LSE_OFF
 ((
uöt32_t
)0x00000000)

	)

205 
	#RCC_LSE_ON
 
RCC_CSR_LSEON


	)

206 
	#RCC_LSE_BYPASS
 ((
uöt32_t
)(
RCC_CSR_LSEBYP
 | 
RCC_CSR_LSEON
))

	)

208 
	#IS_RCC_LSE
(
LSE
Ë(((LSEË=
RCC_LSE_OFF
Ë|| ((LSEË=
RCC_LSE_ON
) || \

209 ((
LSE
Ë=
RCC_LSE_BYPASS
))

	)

217 
	#RCC_HSI_OFF
 ((
uöt8_t
)0x00)

	)

218 
	#RCC_HSI_ON
 ((
uöt8_t
)0x01)

	)

219 
	#RCC_HSI_DIV4
 ((
uöt8_t
)0x09)

	)

220 
	#IS_RCC_HSI
(
HSI
Ë(((HSIË=
RCC_HSI_OFF
Ë|| ((HSIË=
RCC_HSI_ON
) || \

221 ((
HSI
Ë=
RCC_HSI_DIV4
))

	)

231 
	#RCC_MSIRANGE_0
 
RCC_ICSCR_MSIRANGE_0


	)

232 
	#RCC_MSIRANGE_1
 
RCC_ICSCR_MSIRANGE_1


	)

233 
	#RCC_MSIRANGE_2
 
RCC_ICSCR_MSIRANGE_2


	)

234 
	#RCC_MSIRANGE_3
 
RCC_ICSCR_MSIRANGE_3


	)

235 
	#RCC_MSIRANGE_4
 
RCC_ICSCR_MSIRANGE_4


	)

236 
	#RCC_MSIRANGE_5
 
RCC_ICSCR_MSIRANGE_5


	)

237 
	#RCC_MSIRANGE_6
 
RCC_ICSCR_MSIRANGE_6


	)

239 
	#IS_RCC_MSI_CLOCK_RANGE
(
RANGE
Ë(((RANGEË=
RCC_MSIRANGE_0
) || \

240 ((
RANGE
Ë=
RCC_MSIRANGE_1
) || \

241 ((
RANGE
Ë=
RCC_MSIRANGE_2
) || \

242 ((
RANGE
Ë=
RCC_MSIRANGE_3
) || \

243 ((
RANGE
Ë=
RCC_MSIRANGE_4
) || \

244 ((
RANGE
Ë=
RCC_MSIRANGE_5
) || \

245 ((
RANGE
Ë=
RCC_MSIRANGE_6
))

	)

254 
	#RCC_LSI_OFF
 ((
uöt8_t
)0x00)

	)

255 
	#RCC_LSI_ON
 ((
uöt8_t
)0x01)

	)

257 
	#IS_RCC_LSI
(
LSI
Ë(((LSIË=
RCC_LSI_OFF
Ë|| ((LSIË=
RCC_LSI_ON
))

	)

266 
	#RCC_MSI_OFF
 ((
uöt8_t
)0x00)

	)

267 
	#RCC_MSI_ON
 ((
uöt8_t
)0x01)

	)

269 
	#IS_RCC_MSI
(
MSI
Ë(((MSIË=
RCC_MSI_OFF
Ë|| ((MSIË=
RCC_MSI_ON
))

	)

277 
	#RCC_HSI48_OFF
 ((
uöt8_t
)0x00)

	)

278 
	#RCC_HSI48_ON
 ((
uöt8_t
)0x01)

	)

280 
	#IS_RCC_HSI48
(
HSI48
Ë(((HSI48Ë=
RCC_HSI48_OFF
Ë|| ((HSI48Ë=
RCC_HSI48_ON
))

	)

288 
	#RCC_PLL_NONE
 ((
uöt8_t
)0x00)

	)

289 
	#RCC_PLL_OFF
 ((
uöt8_t
)0x01)

	)

290 
	#RCC_PLL_ON
 ((
uöt8_t
)0x02)

	)

292 
	#IS_RCC_PLL
(
PLL
Ë(((PLLË=
RCC_PLL_NONE
Ë||((PLLË=
RCC_PLL_OFF
Ë|| ((PLLË=
RCC_PLL_ON
))

	)

300 
	#RCC_PLLSOURCE_HSI
 
RCC_CFGR_PLLSRC_HSI


	)

301 
	#RCC_PLLSOURCE_HSE
 
RCC_CFGR_PLLSRC_HSE


	)

303 
	#IS_RCC_PLLSOURCE
(
SOURCE
Ë(((SOURCEË=
RCC_PLLSOURCE_HSI
) || \

304 ((
SOURCE
Ë=
RCC_PLLSOURCE_HSE
))

	)

314 
	#RCC_PLLMUL_3
 
RCC_CFGR_PLLMUL3


	)

315 
	#RCC_PLLMUL_4
 
RCC_CFGR_PLLMUL4


	)

316 
	#RCC_PLLMUL_6
 
RCC_CFGR_PLLMUL6


	)

317 
	#RCC_PLLMUL_8
 
RCC_CFGR_PLLMUL8


	)

318 
	#RCC_PLLMUL_12
 
RCC_CFGR_PLLMUL12


	)

319 
	#RCC_PLLMUL_16
 
RCC_CFGR_PLLMUL16


	)

320 
	#RCC_PLLMUL_24
 
RCC_CFGR_PLLMUL24


	)

321 
	#RCC_PLLMUL_32
 
RCC_CFGR_PLLMUL32


	)

322 
	#RCC_PLLMUL_48
 
RCC_CFGR_PLLMUL48


	)

323 
	#IS_RCC_PLL_MUL
(
MUL
Ë(((MULË=
RCC_PLLMUL_3
Ë|| ((MULË=
RCC_PLLMUL_4
) || \

324 ((
MUL
Ë=
RCC_PLLMUL_6
Ë|| ((MULË=
RCC_PLLMUL_8
) || \

325 ((
MUL
Ë=
RCC_PLLMUL_12
Ë|| ((MULË=
RCC_PLLMUL_16
) || \

326 ((
MUL
Ë=
RCC_PLLMUL_24
Ë|| ((MULË=
RCC_PLLMUL_32
) || \

327 ((
MUL
Ë=
RCC_PLLMUL_48
))

	)

336 
	#RCC_PLLDIV_2
 
RCC_CFGR_PLLDIV2


	)

337 
	#RCC_PLLDIV_3
 
RCC_CFGR_PLLDIV3


	)

338 
	#RCC_PLLDIV_4
 
RCC_CFGR_PLLDIV4


	)

339 
	#IS_RCC_PLL_DIV
(
DIV
Ë(((DIVË=
RCC_PLLDIV_2
Ë|| ((DIVË=
RCC_PLLDIV_3
) || \

340 ((
DIV
Ë=
RCC_PLLDIV_4
))

	)

348 
	#RCC_CLOCKTYPE_SYSCLK
 ((
uöt32_t
)0x00000001)

	)

349 
	#RCC_CLOCKTYPE_HCLK
 ((
uöt32_t
)0x00000002)

	)

350 
	#RCC_CLOCKTYPE_PCLK1
 ((
uöt32_t
)0x00000004)

	)

351 
	#RCC_CLOCKTYPE_PCLK2
 ((
uöt32_t
)0x00000008)

	)

353 
	#IS_RCC_CLOCKTYPE
(
CLK
Ë((1 <(CLK)Ë&& ((CLKË<15))

	)

361 
	#RCC_SYSCLKSOURCE_MSI
 
RCC_CFGR_SW_MSI


	)

362 
	#RCC_SYSCLKSOURCE_HSI
 
RCC_CFGR_SW_HSI


	)

363 
	#RCC_SYSCLKSOURCE_HSE
 
RCC_CFGR_SW_HSE


	)

364 
	#RCC_SYSCLKSOURCE_PLLCLK
 
RCC_CFGR_SW_PLL


	)

366 
	#IS_RCC_SYSCLKSOURCE
(
SOURCE
Ë(((SOURCEË=
RCC_SYSCLKSOURCE_HSI
) || \

367 ((
SOURCE
Ë=
RCC_SYSCLKSOURCE_HSE
) || \

368 ((
SOURCE
Ë=
RCC_SYSCLKSOURCE_MSI
) || \

369 ((
SOURCE
Ë=
RCC_SYSCLKSOURCE_PLLCLK
))

	)

377 
	#RCC_SYSCLK_DIV1
 
RCC_CFGR_HPRE_DIV1


	)

378 
	#RCC_SYSCLK_DIV2
 
RCC_CFGR_HPRE_DIV2


	)

379 
	#RCC_SYSCLK_DIV4
 
RCC_CFGR_HPRE_DIV4


	)

380 
	#RCC_SYSCLK_DIV8
 
RCC_CFGR_HPRE_DIV8


	)

381 
	#RCC_SYSCLK_DIV16
 
RCC_CFGR_HPRE_DIV16


	)

382 
	#RCC_SYSCLK_DIV64
 
RCC_CFGR_HPRE_DIV64


	)

383 
	#RCC_SYSCLK_DIV128
 
RCC_CFGR_HPRE_DIV128


	)

384 
	#RCC_SYSCLK_DIV256
 
RCC_CFGR_HPRE_DIV256


	)

385 
	#RCC_SYSCLK_DIV512
 
RCC_CFGR_HPRE_DIV512


	)

387 
	#IS_RCC_HCLK
(
HCLK
Ë(((HCLKË=
RCC_SYSCLK_DIV1
Ë|| ((HCLKË=
RCC_SYSCLK_DIV2
) || \

388 ((
HCLK
Ë=
RCC_SYSCLK_DIV4
Ë|| ((HCLKË=
RCC_SYSCLK_DIV8
) || \

389 ((
HCLK
Ë=
RCC_SYSCLK_DIV16
Ë|| ((HCLKË=
RCC_SYSCLK_DIV64
) || \

390 ((
HCLK
Ë=
RCC_SYSCLK_DIV128
Ë|| ((HCLKË=
RCC_SYSCLK_DIV256
) || \

391 ((
HCLK
Ë=
RCC_SYSCLK_DIV512
))

	)

399 
	#RCC_HCLK_DIV1
 
RCC_CFGR_PPRE1_DIV1


	)

400 
	#RCC_HCLK_DIV2
 
RCC_CFGR_PPRE1_DIV2


	)

401 
	#RCC_HCLK_DIV4
 
RCC_CFGR_PPRE1_DIV4


	)

402 
	#RCC_HCLK_DIV8
 
RCC_CFGR_PPRE1_DIV8


	)

403 
	#RCC_HCLK_DIV16
 
RCC_CFGR_PPRE1_DIV16


	)

405 
	#IS_RCC_PCLK
(
PCLK
Ë(((PCLKË=
RCC_HCLK_DIV1
Ë|| ((PCLKË=
RCC_HCLK_DIV2
) || \

406 ((
PCLK
Ë=
RCC_HCLK_DIV4
Ë|| ((PCLKË=
RCC_HCLK_DIV8
) || \

407 ((
PCLK
Ë=
RCC_HCLK_DIV16
))

	)

415 
	#RCC_RTCCLKSOURCE_LSE
 
RCC_CSR_RTCSEL_LSE


	)

416 
	#RCC_RTCCLKSOURCE_LSI
 
RCC_CSR_RTCSEL_LSI


	)

417 
	#RCC_RTCCLKSOURCE_HSE_DIV2
 
RCC_CSR_RTCSEL_HSE


	)

418 
	#RCC_RTCCLKSOURCE_HSE_DIV4
 ((
uöt32_t
)
RCC_CSR_RTCSEL_HSE
 | 
RCC_CR_RTCPRE_0
)

	)

419 
	#RCC_RTCCLKSOURCE_HSE_DIV8
 ((
uöt32_t
)
RCC_CSR_RTCSEL_HSE
 | 
RCC_CR_RTCPRE_1
)

	)

420 
	#RCC_RTCCLKSOURCE_HSE_DIV16
 ((
uöt32_t
)
RCC_CSR_RTCSEL_HSE
 | 
RCC_CR_RTCPRE
)

	)

421 
	#IS_RCC_RTCCLK_SOURCE
(
SOURCE
Ë(((SOURCEË=
RCC_RTCCLKSOURCE_LSE
) || \

422 ((
SOURCE
Ë=
RCC_RTCCLKSOURCE_LSI
) || \

423 ((
SOURCE
Ë=
RCC_RTCCLKSOURCE_HSE_DIV2
) || \

424 ((
SOURCE
Ë=
RCC_RTCCLKSOURCE_HSE_DIV4
) || \

425 ((
SOURCE
Ë=
RCC_RTCCLKSOURCE_HSE_DIV8
) || \

426 ((
SOURCE
Ë=
RCC_RTCCLKSOURCE_HSE_DIV16
))

	)

434 
	#RCC_MCO1SOURCE_NOCLOCK
 ((
uöt8_t
)0x00)

	)

435 
	#RCC_MCO1SOURCE_SYSCLK
 ((
uöt8_t
)0x01)

	)

436 
	#RCC_MCO1SOURCE_HSI
 ((
uöt8_t
)0x02)

	)

437 
	#RCC_MCO1SOURCE_MSI
 ((
uöt8_t
)0x03)

	)

438 
	#RCC_MCO1SOURCE_HSE
 ((
uöt8_t
)0x04)

	)

439 
	#RCC_MCO1SOURCE_PLLCLK
 ((
uöt8_t
)0x05)

	)

440 
	#RCC_MCO1SOURCE_LSI
 ((
uöt8_t
)0x06)

	)

441 
	#RCC_MCO1SOURCE_LSE
 ((
uöt8_t
)0x07)

	)

442 
	#RCC_MCO1SOURCE_HSI48
 ((
uöt8_t
)0x08)

	)

444 
	#IS_RCC_MCO1SOURCE
(
SOURCE
Ë(((SOURCEË=
RCC_MCO1SOURCE_NOCLOCK
Ë|| ((SOURCEË=
RCC_MCO1SOURCE_SYSCLK
) || \

445 ((
SOURCE
Ë=
RCC_MCO1SOURCE_HSI
Ë|| ((SOURCEË=
RCC_MCO1SOURCE_MSI
) || \

446 ((
SOURCE
Ë=
RCC_MCO1SOURCE_HSE
Ë|| ((SOURCEË=
RCC_MCO1SOURCE_PLLCLK
) || \

447 ((
SOURCE
Ë=
RCC_MCO1SOURCE_LSI
Ë|| ((SOURCEË=
RCC_MCO1SOURCE_LSE
) || \

448 ((
SOURCE
Ë=
RCC_MCO1SOURCE_HSI48
))

	)

457 
	#RCC_MCODIV_1
 
RCC_CFGR_MCO_PRE_1


	)

458 
	#RCC_MCODIV_2
 
RCC_CFGR_MCO_PRE_2


	)

459 
	#RCC_MCODIV_4
 
RCC_CFGR_MCO_PRE_4


	)

460 
	#RCC_MCODIV_8
 
RCC_CFGR_MCO_PRE_8


	)

461 
	#RCC_MCODIV_16
 
RCC_CFGR_MCO_PRE_16


	)

463 
	#IS_RCC_MCODIV
(
DIV
Ë(((DIVË=
RCC_MCODIV_1
) || \

464 ((
DIV
Ë=
RCC_MCODIV_2
) || \

465 ((
DIV
Ë=
RCC_MCODIV_4
) || \

466 ((
DIV
Ë=
RCC_MCODIV_8
) || \

467 ((
DIV
Ë=
RCC_MCODIV_16
))

	)

475 
	#RCC_MCO1
 ((
uöt32_t
)0x00000000)

	)

476 
	#RCC_MCO2
 ((
uöt32_t
)0x00000001)

	)

478 
	#IS_RCC_MCO
(
MCOx
Ë(((MCOxË=
RCC_MCO1
Ë|| ((MCOxË=
RCC_MCO2
))

	)

486 
	#RCC_IT_LSIRDY
 
RCC_CIFR_LSIRDYF


	)

487 
	#RCC_IT_LSERDY
 
RCC_CIFR_LSERDYF


	)

488 
	#RCC_IT_HSIRDY
 
RCC_CIFR_HSIRDYF


	)

489 
	#RCC_IT_HSERDY
 
RCC_CIFR_HSERDYF


	)

490 
	#RCC_IT_PLLRDY
 
RCC_CIFR_PLLRDYF


	)

491 
	#RCC_IT_MSIRDY
 
RCC_CIFR_MSIRDYF


	)

492 
	#RCC_IT_HSI48RDY
 
RCC_CIFR_HSI48RDYF


	)

493 
	#RCC_IT_LSECSS
 
RCC_CIFR_LSECSSF


	)

494 
	#RCC_IT_CSS
 
RCC_CIFR_CSSF


	)

496 
	#IS_RCC_IT
(
IT
Ë(((ITË=
RCC_IT_LSIRDY
Ë|| ((ITË=
RCC_IT_LSERDY
) || \

497 ((
IT
Ë=
RCC_IT_HSIRDY
Ë|| ((ITË=
RCC_IT_HSERDY
) || \

498 ((
IT
Ë=
RCC_IT_PLLRDY
Ë|| ((ITË=
RCC_IT_MSIRDY
) || \

499 ((
IT
Ë=
RCC_IT_HSI48RDY
Ë|| ((ITË=
RCC_IT_LSECSS
))

	)

501 
	#IS_RCC_GET_IT
(
IT
Ë(((ITË=
RCC_IT_LSIRDY
Ë|| ((ITË=
RCC_IT_LSERDY
) || \

502 ((
IT
Ë=
RCC_IT_HSIRDY
Ë|| ((ITË=
RCC_IT_HSERDY
) || \

503 ((
IT
Ë=
RCC_IT_PLLRDY
Ë|| ((ITË=
RCC_IT_MSIRDY
) || \

504 ((
IT
Ë=
RCC_IT_CSS
Ë|| ((ITË=
RCC_IT_HSI48RDY
) || \

505 ((
IT
Ë=
RCC_IT_LSECSS
))

	)

507 
	#IS_RCC_CLEAR_IT
(
IT
Ë(((ITË=
RCC_IT_LSIRDY
Ë|| ((ITË=
RCC_IT_LSERDY
) || \

508 ((
IT
Ë=
RCC_IT_HSIRDY
Ë|| ((ITË=
RCC_IT_HSERDY
) || \

509 ((
IT
Ë=
RCC_IT_PLLRDY
Ë|| ((ITË=
RCC_IT_MSIRDY
) || \

510 ((
IT
Ë=
RCC_IT_CSS
Ë|| ((ITË=
RCC_IT_HSI48RDY
) || \

511 ((
IT
Ë=
RCC_IT_LSECSS
))

	)

527 
	#RCC_FLAG_HSIRDY
 ((
uöt8_t
)0x22)

	)

528 
	#RCC_FLAG_HSIDIV
 ((
uöt8_t
)0x24)

	)

529 
	#RCC_FLAG_MSIRDY
 ((
uöt8_t
)0x29)

	)

530 
	#RCC_FLAG_HSERDY
 ((
uöt8_t
)0x31)

	)

531 
	#RCC_FLAG_PLLRDY
 ((
uöt8_t
)0x39)

	)

534 
	#RCC_FLAG_LSERDY
 ((
uöt8_t
)0x49)

	)

535 
	#RCC_FLAG_LSECSS
 ((
uöt8_t
)0x4E)

	)

536 
	#RCC_FLAG_LSIRDY
 ((
uöt8_t
)0x41)

	)

537 
	#RCC_FLAG_FIREWALLRST
 ((
uöt8_t
)0x58)

	)

538 
	#RCC_FLAG_OBLRST
 ((
uöt8_t
)0x59)

	)

539 
	#RCC_FLAG_PINRST
 ((
uöt8_t
)0x5A)

	)

540 
	#RCC_FLAG_PORRST
 ((
uöt8_t
)0x5B)

	)

541 
	#RCC_FLAG_SFTRST
 ((
uöt8_t
)0x5C)

	)

542 
	#RCC_FLAG_IWDGRST
 ((
uöt8_t
)0x5D)

	)

543 
	#RCC_FLAG_WWDGRST
 ((
uöt8_t
)0x5E)

	)

544 
	#RCC_FLAG_LPWRRST
 ((
uöt8_t
)0x5F)

	)

547 
	#RCC_FLAG_HSI48RDY
 ((
uöt8_t
)0x61)

	)

551 
	#IS_RCC_CALIBRATION_VALUE
(
VALUE
Ë((VALUEË<0x1F)

	)

552 
	#IS_RCC_MSICALIBRATION_VALUE
(
VALUE
Ë((VALUEË<0xFF)

	)

570 
	#__DMA1_CLK_ENABLE
(Ë(
RCC
->
AHBENR
 |(
RCC_AHBENR_DMA1EN
))

	)

571 
	#__MIF_CLK_ENABLE
(Ë(
RCC
->
AHBENR
 |(
RCC_AHBENR_MIFEN
))

	)

572 
	#__CRC_CLK_ENABLE
(Ë(
RCC
->
AHBENR
 |(
RCC_AHBENR_CRCEN
))

	)

575 
	#__DMA1_CLK_DISABLE
(Ë(
RCC
->
AHBENR
 &~ (
RCC_AHBENR_DMA1EN
))

	)

576 
	#__MIF_CLK_DISABLE
(Ë(
RCC
->
AHBENR
 &~ (
RCC_AHBENR_MIFEN
))

	)

577 
	#__CRC_CLK_DISABLE
(Ë(
RCC
->
AHBENR
 &~ (
RCC_AHBENR_CRCEN
))

	)

585 
	#__GPIOA_CLK_ENABLE
(Ë(
RCC
->
IOPENR
 |(
RCC_IOPENR_GPIOAEN
))

	)

586 
	#__GPIOB_CLK_ENABLE
(Ë(
RCC
->
IOPENR
 |(
RCC_IOPENR_GPIOBEN
))

	)

587 
	#__GPIOC_CLK_ENABLE
(Ë(
RCC
->
IOPENR
 |(
RCC_IOPENR_GPIOCEN
))

	)

588 
	#__GPIOD_CLK_ENABLE
(Ë(
RCC
->
IOPENR
 |(
RCC_IOPENR_GPIODEN
))

	)

589 
	#__GPIOH_CLK_ENABLE
(Ë(
RCC
->
IOPENR
 |(
RCC_IOPENR_GPIOHEN
))

	)

591 
	#__GPIOA_CLK_DISABLE
(Ë(
RCC
->
IOPENR
 &~(
RCC_IOPENR_GPIOAEN
))

	)

592 
	#__GPIOB_CLK_DISABLE
(Ë(
RCC
->
IOPENR
 &~(
RCC_IOPENR_GPIOBEN
))

	)

593 
	#__GPIOC_CLK_DISABLE
(Ë(
RCC
->
IOPENR
 &~(
RCC_IOPENR_GPIOCEN
))

	)

594 
	#__GPIOD_CLK_DISABLE
(Ë(
RCC
->
IOPENR
 &~(
RCC_IOPENR_GPIODEN
))

	)

595 
	#__GPIOH_CLK_DISABLE
(Ë(
RCC
->
IOPENR
 &~(
RCC_IOPENR_GPIOHEN
))

	)

603 
	#__WWDG_CLK_ENABLE
(Ë(
RCC
->
APB1ENR
 |(
RCC_APB1ENR_WWDGEN
))

	)

604 
	#__PWR_CLK_ENABLE
(Ë(
RCC
->
APB1ENR
 |(
RCC_APB1ENR_PWREN
))

	)

606 
	#__WWDG_CLK_DISABLE
(Ë(
RCC
->
APB1ENR
 &~ (
RCC_APB1ENR_WWDGEN
))

	)

607 
	#__PWR_CLK_DISABLE
(Ë(
RCC
->
APB1ENR
 &~ (
RCC_APB1ENR_PWREN
))

	)

614 
	#__SYSCFG_CLK_ENABLE
(Ë(
RCC
->
APB2ENR
 |(
RCC_APB2ENR_SYSCFGEN
))

	)

615 
	#__DBGMCU_CLK_ENABLE
(Ë(
RCC
->
APB2ENR
 |(
RCC_APB2ENR_DBGMCUEN
))

	)

617 
	#__SYSCFG_CLK_DISABLE
(Ë(
RCC
->
APB2ENR
 &~ (
RCC_APB2ENR_SYSCFGEN
))

	)

618 
	#__DBGMCU_CLK_DISABLE
(Ë(
RCC
->
APB2ENR
 &~ (
RCC_APB2ENR_DBGMCUEN
))

	)

622 
	#__AHB_FORCE_RESET
(Ë(
RCC
->
AHBRSTR
 = 0xFFFFFFFF)

	)

623 
	#__DMA1_FORCE_RESET
(Ë(
RCC
->
AHBRSTR
 |(
RCC_AHBRSTR_DMA1RST
))

	)

624 
	#__MIF_FORCE_RESET
(Ë(
RCC
->
AHBRSTR
 |(
RCC_AHBRSTR_MIFRST
))

	)

625 
	#__CRC_FORCE_RESET
(Ë(
RCC
->
AHBRSTR
 |(
RCC_AHBRSTR_CRCRST
))

	)

627 
	#__AHB_RELEASE_RESET
(Ë(
RCC
->
AHBRSTR
 = 0x00)

	)

628 
	#__CRC_RELEASE_RESET
(Ë(
RCC
->
AHBRSTR
 &~ (
RCC_AHBRSTR_CRCRST
))

	)

629 
	#__DMA1_RELEASE_RESET
(Ë(
RCC
->
AHBRSTR
 &~ (
RCC_AHBRSTR_DMA1RST
))

	)

630 
	#__MIF_RELEASE_RESET
(Ë(
RCC
->
AHBRSTR
 &~ (
RCC_AHBRSTR_MIFRST
))

	)

635 
	#__IOP_FORCE_RESET
(Ë(
RCC
->
IOPRSTR
 = 0xFFFFFFFF)

	)

636 
	#__GPIOA_FORCE_RESET
(Ë(
RCC
->
IOPRSTR
 |(
RCC_IOPRSTR_GPIOARST
))

	)

637 
	#__GPIOB_FORCE_RESET
(Ë(
RCC
->
IOPRSTR
 |(
RCC_IOPRSTR_GPIOBRST
))

	)

638 
	#__GPIOC_FORCE_RESET
(Ë(
RCC
->
IOPRSTR
 |(
RCC_IOPRSTR_GPIOCRST
))

	)

639 
	#__GPIOD_FORCE_RESET
(Ë(
RCC
->
IOPRSTR
 |(
RCC_IOPRSTR_GPIODRST
))

	)

640 
	#__GPIOH_FORCE_RESET
(Ë(
RCC
->
IOPRSTR
 |(
RCC_IOPRSTR_GPIOHRST
))

	)

642 
	#__IOP_RELEASE_RESET
(Ë(
RCC
->
IOPRSTR
 = 0x00)

	)

643 
	#__GPIOA_RELEASE_RESET
(Ë(
RCC
->
IOPRSTR
 &~(
RCC_IOPRSTR_GPIOARST
))

	)

644 
	#__GPIOB_RELEASE_RESET
(Ë(
RCC
->
IOPRSTR
 &~(
RCC_IOPRSTR_GPIOBRST
))

	)

645 
	#__GPIOC_RELEASE_RESET
(Ë(
RCC
->
IOPRSTR
 &~(
RCC_IOPRSTR_GPIOCRST
))

	)

646 
	#__GPIOD_RELEASE_RESET
(Ë(
RCC
->
IOPRSTR
 &~(
RCC_IOPRSTR_GPIODRST
))

	)

647 
	#__GPIOH_RELEASE_RESET
(Ë(
RCC
->
IOPRSTR
 &~(
RCC_IOPRSTR_GPIOHRST
))

	)

651 
	#__APB1_FORCE_RESET
(Ë(
RCC
->
APB1RSTR
 = 0xFFFFFFFF)

	)

652 
	#__WWDG_FORCE_RESET
(Ë(
RCC
->
APB1RSTR
 |(
RCC_APB1RSTR_WWDGRST
))

	)

653 
	#__PWR_FORCE_RESET
(Ë(
RCC
->
APB1RSTR
 |(
RCC_APB1RSTR_PWRRST
))

	)

655 
	#__APB1_RELEASE_RESET
(Ë(
RCC
->
APB1RSTR
 = 0x00)

	)

656 
	#__WWDG_RELEASE_RESET
(Ë(
RCC
->
APB1RSTR
 &~ (
RCC_APB1RSTR_WWDGRST
))

	)

657 
	#__PWR_RELEASE_RESET
(Ë(
RCC
->
APB1RSTR
 &~ (
RCC_APB1RSTR_PWRRST
))

	)

661 
	#__APB2_FORCE_RESET
(Ë(
RCC
->
APB2RSTR
 = 0xFFFFFFFF)

	)

662 
	#__DBGMCU_FORCE_RESET
(Ë(
RCC
->
APB2RSTR
 |(
RCC_APB2RSTR_DBGMCURST
))

	)

663 
	#__SYSCFG_FORCE_RESET
(Ë(
RCC
->
APB2RSTR
 |(
RCC_APB2RSTR_SYSCFGRST
))

	)

665 
	#__APB2_RELEASE_RESET
(Ë(
RCC
->
APB2RSTR
 = 0x00)

	)

666 
	#__DBGMCU_RELEASE_RESET
(Ë(
RCC
->
APB2RSTR
 &~ (
RCC_APB2RSTR_DBGMCURST
))

	)

667 
	#__SYSCFG_RELEASE_RESET
(Ë(
RCC
->
APB2RSTR
 &~ (
RCC_APB2RSTR_SYSCFGRST
))

	)

675 
	#__CRC_CLK_SLEEP_ENABLE
(Ë(
RCC
->
AHBSMENR
 |(
RCC_AHBSMENR_CRCSMEN
))

	)

676 
	#__MIF_CLK_SLEEP_ENABLE
(Ë(
RCC
->
AHBSMENR
 |(
RCC_AHBSMENR_MIFSMEN
))

	)

677 
	#__SRAM_CLK_SLEEP_ENABLE
(Ë(
RCC
->
AHBSMENR
 |(
RCC_AHBSMENR_SRAMSMEN
))

	)

678 
	#__DMA1_CLK_SLEEP_ENABLE
(Ë(
RCC
->
AHBSMENR
 |(
RCC_AHBSMENR_DMA1SMEN
))

	)

680 
	#__CRC_CLK_SLEEP_DISABLE
(Ë(
RCC
->
AHBSMENR
 &~ (
RCC_AHBSMENR_CRCSMEN
))

	)

681 
	#__MIF_CLK_SLEEP_DISABLE
(Ë(
RCC
->
AHBSMENR
 &~ (
RCC_AHBSMENR_MIFSMEN
))

	)

682 
	#__SRAM_CLK_SLEEP_DISABLE
(Ë(
RCC
->
AHBSMENR
 &~ (
RCC_AHBSMENR_SRAMSMEN
))

	)

683 
	#__DMA1_CLK_SLEEP_DISABLE
(Ë(
RCC
->
AHBSMENR
 &~ (
RCC_AHBSMENR_DMA1SMEN
))

	)

692 
	#__GPIOA_CLK_SLEEP_ENABLE
(Ë(
RCC
->
IOPSMENR
 |(
RCC_IOPSMENR_GPIOASMEN
))

	)

693 
	#__GPIOB_CLK_SLEEP_ENABLE
(Ë(
RCC
->
IOPSMENR
 |(
RCC_IOPSMENR_GPIOBSMEN
))

	)

694 
	#__GPIOC_CLK_SLEEP_ENABLE
(Ë(
RCC
->
IOPSMENR
 |(
RCC_IOPSMENR_GPIOCSMEN
))

	)

695 
	#__GPIOD_CLK_SLEEP_ENABLE
(Ë(
RCC
->
IOPSMENR
 |(
RCC_IOPSMENR_GPIODSMEN
))

	)

696 
	#__GPIOH_CLK_SLEEP_ENABLE
(Ë(
RCC
->
IOPSMENR
 |(
RCC_IOPSMENR_GPIOHSMEN
))

	)

698 
	#__GPIOA_CLK_SLEEP_DISABLE
(Ë(
RCC
->
IOPSMENR
 &~(
RCC_IOPSMENR_GPIOASMEN
))

	)

699 
	#__GPIOB_CLK_SLEEP_DISABLE
(Ë(
RCC
->
IOPSMENR
 &~(
RCC_IOPSMENR_GPIOBSMEN
))

	)

700 
	#__GPIOC_CLK_SLEEP_DISABLE
(Ë(
RCC
->
IOPSMENR
 &~(
RCC_IOPSMENR_GPIOCSMEN
))

	)

701 
	#__GPIOD_CLK_SLEEP_DISABLE
(Ë(
RCC
->
IOPSMENR
 &~(
RCC_IOPSMENR_GPIODSMEN
))

	)

702 
	#__GPIOH_CLK_SLEEP_DISABLE
(Ë(
RCC
->
IOPSMENR
 &~(
RCC_IOPSMENR_GPIOHSMEN
))

	)

710 
	#__WWDG_CLK_SLEEP_ENABLE
(Ë(
RCC
->
APB1SMENR
 |(
RCC_APB1SMENR_WWDGSMEN
))

	)

711 
	#__PWR_CLK_SLEEP_ENABLE
(Ë(
RCC
->
APB1SMENR
 |(
RCC_APB1SMENR_PWRSMEN
))

	)

713 
	#__WWDG_CLK_SLEEP_DISABLE
(Ë(
RCC
->
APB1SMENR
 &~ (
RCC_APB1SMENR_WWDGSMEN
))

	)

714 
	#__PWR_CLK_SLEEP_DISABLE
(Ë(
RCC
->
APB1SMENR
 &~ (
RCC_APB1SMENR_PWRSMEN
))

	)

722 
	#__SYSCFG_CLK_SLEEP_ENABLE
(Ë(
RCC
->
APB2SMENR
 |(
RCC_APB2SMENR_SYSCFGSMEN
))

	)

723 
	#__DBGMCU_CLK_SLEEP_ENABLE
(Ë(
RCC
->
APB2SMENR
 |(
RCC_APB2SMENR_DBGMCUSMEN
))

	)

725 
	#__SYSCFG_CLK_SLEEP_DISABLE
(Ë(
RCC
->
APB2SMENR
 &~ (
RCC_APB2SMENR_SYSCFGSMEN
))

	)

726 
	#__DBGMCU_CLK_SLEEP_DISABLE
(Ë(
RCC
->
APB2SMENR
 &~ (
RCC_APB2SMENR_DBGMCUSMEN
))

	)

744 
	#__HAL_RCC_HSI_CONFIG
(
__STATE__
) \

745 
	`MODIFY_REG
(
RCC
->
CR
, 
RCC_CR_HSION
|
RCC_CR_HSIDIVEN
, (
uöt32_t
)(
__STATE__
))

	)

761 
	#__HAL_RCC_HSI_ENABLE
(Ë
	`SET_BIT
(
RCC
->
CR
, 
RCC_CR_HSION
)

	)

762 
	#__HAL_RCC_HSI_DISABLE
(Ë
	`CLEAR_BIT
(
RCC
->
CR
, 
RCC_CR_HSION
)

	)

780 
	#__HAL_RCC_MSI_ENABLE
(Ë
	`SET_BIT
(
RCC
->
CR
, 
RCC_CR_MSION
)

	)

781 
	#__HAL_RCC_MSI_DISABLE
(Ë
	`CLEAR_BIT
(
RCC
->
CR
, 
RCC_CR_MSION
)

	)

790 
	#__HAL_RCC_HSI48_ENABLE
(Ëdÿ{ 
	`SET_BIT
(
RCC
->
CRRCR
, 
RCC_CRRCR_HSI48ON
); \

791 
RCC
->
APB2ENR
 |
RCC_APB2ENR_SYSCFGEN
; \

792 
SYSCFG
->
CFGR3
 |(
SYSCFG_CFGR3_ENREF_HSI48
 | 
SYSCFG_CFGR3_EN_VREFINT
); \

793 } 0)

	)

794 
	#__HAL_RCC_HSI48_DISABLE
(Ëdÿ{ 
	`CLEAR_BIT
(
RCC
->
CRRCR
, 
RCC_CRRCR_HSI48ON
); \

795 
SYSCFG
->
CFGR3
 &(
uöt32_t
)~((uöt32_t)(
SYSCFG_CFGR3_ENREF_HSI48
 | 
SYSCFG_CFGR3_EN_VREFINT
)); \

796 } 0)

	)

804 
	#__HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST
(
__HSICÆibøti⁄VÆue__
Ë(
	`MODIFY_REG
(
RCC
->
ICSCR
,\

805 
RCC_ICSCR_HSITRIM
, (
uöt32_t
)(
__HSICÆibøti⁄VÆue__
Ë<< 8))

	)

815 
	#__HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST
(
__MSICÆibøti⁄VÆue__
Ë(
	`MODIFY_REG
(
RCC
->
ICSCR
,\

816 
RCC_ICSCR_MSITRIM
, (
uöt32_t
)(
__MSICÆibøti⁄VÆue__
Ë<< 24))

	)

834 
	#__HAL_RCC_MSI_RANGE_CONFIG
(
__RCC_MSIR™ge__
Ë(
	`MODIFY_REG
(
RCC
->
ICSCR
,\

835 
RCC_ICSCR_MSIRANGE
, (
uöt32_t
)(
__RCC_MSIR™ge__
Ë))

	)

845 
	#__HAL_RCC_LSI_ENABLE
(Ë
	`SET_BIT
(
RCC
->
CSR
, 
RCC_CSR_LSION
)

	)

846 
	#__HAL_RCC_LSI_DISABLE
(Ë
	`CLEAR_BIT
(
RCC
->
CSR
, 
RCC_CSR_LSION
)

	)

867 
	#__HAL_RCC_HSE_CONFIG
(
__STATE__
) \

868 
	`MODIFY_REG
(
RCC
->
CR
, 
RCC_CR_HSEON
|
RCC_CR_HSEBYP
, (
uöt32_t
)(
__STATE__
))

	)

886 
	#__HAL_RCC_LSE_CONFIG
(
__STATE__
) \

887 
	`MODIFY_REG
(
RCC
->
CSR
, 
RCC_CSR_LSEON
|
RCC_CSR_LSEBYP
, (
uöt32_t
)(
__STATE__
))

	)

892 
	#__HAL_RCC_RTC_ENABLE
(Ë
	`SET_BIT
(
RCC
->
CSR
, 
RCC_CSR_RTCEN
)

	)

893 
	#__HAL_RCC_RTC_DISABLE
(Ë
	`CLEAR_BIT
(
RCC
->
CSR
, 
RCC_CSR_RTCEN
)

	)

921 
	#__HAL_RCC_RTC_CLKPRESCALER
(
__RTCCLKSour˚__
Ë(((__RTCCLKSour˚__Ë& 
RCC_CSR_RTCSEL
) == RCC_CSR_RTCSEL) ? \

922 
	`MODIFY_REG
(
RCC
->
CR
, 
RCC_CR_RTCPRE
, ((
__RTCCLKSour˚__
Ë& 0xFFFCFFFF)Ë: 
	`CLEAR_BIT
(RCC->CR, RCC_CR_RTCPRE)

	)

924 
	#__HAL_RCC_RTC_CONFIG
(
__RTCCLKSour˚__
Ëdÿ{ 
	`__HAL_RCC_RTC_CLKPRESCALER
(__RTCCLKSource__); \

925 
	`MODIFY_REG
–
RCC
->
CSR
, 
RCC_CSR_RTCSEL
, (
uöt32_t
)(
__RTCCLKSour˚__
)); \

926 } 0)

	)

928 
	#__HAL_RCC_GET_RTC_SOURCE
(Ë((
uöt32_t
)(
	`READ_BIT
(
RCC
->
CSR
, 
RCC_CSR_RTCSEL
)))

	)

935 
	#__HAL_RCC_BACKUPRESET_FORCE
(Ë
	`SET_BIT
(
RCC
->
CSR
, 
RCC_CSR_RTCRST
)

	)

936 
	#__HAL_RCC_BACKUPRESET_RELEASE
(Ë
	`CLEAR_BIT
(
RCC
->
CSR
, 
RCC_CSR_RTCRST
)

	)

945 
	#__HAL_RCC_PLL_ENABLE
(Ë
	`SET_BIT
(
RCC
->
CR
, 
RCC_CR_PLLON
)

	)

946 
	#__HAL_RCC_PLL_DISABLE
(Ë
	`CLEAR_BIT
(
RCC
->
CR
, 
RCC_CR_PLLON
)

	)

975 
	#__HAL_RCC_PLL_CONFIG
(
__RCC_PLLSour˚__
 , 
__PLLMUL__
 ,
__PLLDIV__
 ) \

976 
	`MODIFY_REG
(
RCC
->
CFGR
, 
RCC_CFGR_PLLMUL
 | 
RCC_CFGR_PLLDIV
 | 
RCC_CFGR_PLLSRC
, (
uöt32_t
)((
__PLLMUL__
)| (
__PLLDIV__
)| (
__RCC_PLLSour˚__
)))

	)

985 
	#__HAL_RCC_GET_SYSCLK_SOURCE
(Ë((
uöt32_t
)(
RCC
->
CFGR
 & 
RCC_CFGR_SWS
))

	)

993 
	#__HAL_RCC_GET_PLL_OSCSOURCE
(Ë((
uöt32_t
)(
RCC
->
CFGR
 & 
RCC_CFGR_PLLSRC
))

	)

1018 
	#__HAL_RCC_ENABLE_IT
(
__INTERRUPT__
Ë(*(
__IO
 
uöt8_t
 *Ë
CIER_BYTE0_ADDRESS
 |(__INTERRUPT__))

	)

1038 
	#__HAL_RCC_DISABLE_IT
(
__INTERRUPT__
Ë(*(
__IO
 
uöt8_t
 *Ë
CIER_BYTE0_ADDRESS
 &~(__INTERRUPT__))

	)

1053 
	#__HAL_RCC_CLEAR_IT
(
__INTERRUPT__
Ë(
RCC
->
CICR
 = (__INTERRUPT__))

	)

1068 
	#__HAL_RCC_GET_IT
(
__INTERRUPT__
Ë((
RCC
->
CIFR
 & (__INTERRUPT__)Ë=(__INTERRUPT__))

	)

1074 
	#__HAL_RCC_CLEAR_RESET_FLAGS
(Ë(
RCC
->
CSR
 |
RCC_CSR_RMVF
)

	)

1095 
	#RCC_FLAG_MASK
 ((
uöt8_t
)0x1F)

	)

1096 
	#__HAL_RCC_GET_FLAG
(
__FLAG__
Ë(((((((__FLAG__Ë>> 5Ë=1)? 
RCC
->
CR
 :((((__FLAG__Ë>> 5Ë=2Ë? RCC->
CSR
 :((((__FLAG__) >> 5) == 3)? \

1097 
RCC
->
CRRCR
 :RCC->
CIFR
))Ë& ((
uöt32_t
)1 << ((
__FLAG__
Ë& 
RCC_FLAG_MASK
))Ë!0 ) ? 1 : 0 )

	)

1103 
	#__RCC_PLLSRC
(Ë((
RCC
->
PLLCFGR
 & 
RCC_PLLCFGR_PLLSRC
Ë>> 
	`POSITION_VAL
(RCC_PLLCFGR_PLLSRC))

	)

1109 
	~"°m32L0xx_hÆ_rcc_ex.h
"

1113 
HAL_RCC_DeInô
();

1114 
HAL_SètusTy≥Def
 
HAL_RCC_OscC⁄fig
(
RCC_OscInôTy≥Def
 *
RCC_OscInôSåu˘
);

1115 
HAL_SètusTy≥Def
 
HAL_RCC_ClockC⁄fig
(
RCC_ClkInôTy≥Def
 *
RCC_ClkInôSåu˘
, 
uöt32_t
 
FL©ícy
);

1118 
HAL_RCC_MCOC⁄fig
(
uöt32_t
 
RCC_MCOx
, uöt32_à
RCC_MCOSour˚
, uöt32_à
RCC_MCODiv
);

1119 
HAL_RCC_E«bÀCSS
();

1120 
uöt32_t
 
HAL_RCC_GëSysClockFªq
();

1121 
uöt32_t
 
HAL_RCC_GëHCLKFªq
();

1122 
uöt32_t
 
HAL_RCC_GëPCLK1Fªq
();

1123 
uöt32_t
 
HAL_RCC_GëPCLK2Fªq
();

1124 
HAL_RCC_GëOscC⁄fig
(
RCC_OscInôTy≥Def
 *
RCC_OscInôSåu˘
);

1125 
HAL_RCC_GëClockC⁄fig
(
RCC_ClkInôTy≥Def
 *
RCC_ClkInôSåu˘
, 
uöt32_t
 *
pFL©ícy
);

1128 
HAL_RCC_NMI_IRQH™dÀr
();

1131 
HAL_RCC_CCSCÆlback
();

1141 #ifde‡
__˝lu•lus


	@C:\emblocks\STM32L053_DISCO_epaper_cnt\STM32L0xx_HAL_Driver\Inc\stm32l0xx_hal_spi.h

39 #i‚de‡
__STM32L0xx_HAL_SPI_H


40 
	#__STM32L0xx_HAL_SPI_H


	)

42 #ifde‡
__˝lu•lus


47 
	~"°m32l0xx_hÆ_def.h
"

64 
uöt32_t
 
Mode
;

67 
uöt32_t
 
Dúe˘i⁄
;

70 
uöt32_t
 
D©aSize
;

73 
uöt32_t
 
CLKPﬁ¨ôy
;

76 
uöt32_t
 
CLKPha£
;

79 
uöt32_t
 
NSS
;

83 
uöt32_t
 
BaudR©ePªsˇÀr
;

89 
uöt32_t
 
Fú°Bô
;

92 
uöt32_t
 
TIMode
;

95 
uöt32_t
 
CRCCÆcuœti⁄
;

98 
uöt32_t
 
CRCPﬁynomül
;

101 }
	tSPI_InôTy≥Def
;

108 
HAL_SPI_STATE_RESET
 = 0x00,

109 
HAL_SPI_STATE_READY
 = 0x01,

110 
HAL_SPI_STATE_BUSY
 = 0x02,

111 
HAL_SPI_STATE_BUSY_TX
 = 0x12,

112 
HAL_SPI_STATE_BUSY_RX
 = 0x22,

113 
HAL_SPI_STATE_BUSY_TX_RX
 = 0x32,

114 
HAL_SPI_STATE_ERROR
 = 0x03

116 }
	tHAL_SPI_SèãTy≥Def
;

123 
HAL_SPI_ERROR_NONE
 = 0x00,

124 
HAL_SPI_ERROR_MODF
 = 0x01,

125 
HAL_SPI_ERROR_CRC
 = 0x02,

126 
HAL_SPI_ERROR_OVR
 = 0x04,

127 
HAL_SPI_ERROR_FRE
 = 0x08,

128 
HAL_SPI_ERROR_DMA
 = 0x10,

129 
HAL_SPI_ERROR_FLAG
 = 0x20

131 }
	tHAL_SPI_Eº‹Ty≥Def
;

136 
	s__SPI_H™dÀTy≥Def


138 
SPI_Ty≥Def
 *
In°™˚
;

140 
SPI_InôTy≥Def
 
Inô
;

142 
uöt8_t
 *
pTxBuffPå
;

144 
uöt16_t
 
TxX„rSize
;

146 
uöt16_t
 
TxX„rCou¡
;

148 
uöt8_t
 *
pRxBuffPå
;

150 
uöt16_t
 
RxX„rSize
;

152 
uöt16_t
 
RxX„rCou¡
;

154 
DMA_H™dÀTy≥Def
 *
hdm©x
;

156 
DMA_H™dÀTy≥Def
 *
hdm¨x
;

158 (*
RxISR
)(
__SPI_H™dÀTy≥Def
 * 
h•i
);

160 (*
TxISR
)(
__SPI_H™dÀTy≥Def
 * 
h•i
);

162 
HAL_LockTy≥Def
 
Lock
;

164 
__IO
 
HAL_SPI_SèãTy≥Def
 
Sèã
;

166 
__IO
 
HAL_SPI_Eº‹Ty≥Def
 
Eº‹Code
;

168 }
	tSPI_H™dÀTy≥Def
;

179 
	#SPI_MODE_SLAVE
 ((
uöt32_t
)0x00000000)

	)

180 
	#SPI_MODE_MASTER
 (
SPI_CR1_MSTR
 | 
SPI_CR1_SSI
)

	)

182 
	#IS_SPI_MODE
(
MODE
Ë(((MODEË=
SPI_MODE_SLAVE
) || \

183 ((
MODE
Ë=
SPI_MODE_MASTER
))

	)

191 
	#SPI_DIRECTION_2LINES
 ((
uöt32_t
)0x00000000)

	)

192 
	#SPI_DIRECTION_2LINES_RXONLY
 
SPI_CR1_RXONLY


	)

193 
	#SPI_DIRECTION_1LINE
 
SPI_CR1_BIDIMODE


	)

195 
	#IS_SPI_DIRECTION_MODE
(
MODE
Ë(((MODEË=
SPI_DIRECTION_2LINES
) || \

196 ((
MODE
Ë=
SPI_DIRECTION_2LINES_RXONLY
) || \

197 ((
MODE
Ë=
SPI_DIRECTION_1LINE
))

	)

199 
	#IS_SPI_DIRECTION_2LINES_OR_1LINE
(
MODE
Ë(((MODEË=
SPI_DIRECTION_2LINES
) || \

200 ((
MODE
Ë=
SPI_DIRECTION_1LINE
))

	)

202 
	#IS_SPI_DIRECTION_2LINES
(
MODE
Ë((MODEË=
SPI_DIRECTION_2LINES
)

	)

211 
	#SPI_DATASIZE_8BIT
 ((
uöt32_t
)0x00000000)

	)

212 
	#SPI_DATASIZE_16BIT
 
SPI_CR1_DFF


	)

214 
	#IS_SPI_DATASIZE
(
DATASIZE
Ë(((DATASIZEË=
SPI_DATASIZE_16BIT
) || \

215 ((
DATASIZE
Ë=
SPI_DATASIZE_8BIT
))

	)

223 
	#SPI_POLARITY_LOW
 ((
uöt32_t
)0x00000000)

	)

224 
	#SPI_POLARITY_HIGH
 
SPI_CR1_CPOL


	)

226 
	#IS_SPI_CPOL
(
CPOL
Ë(((CPOLË=
SPI_POLARITY_LOW
) || \

227 ((
CPOL
Ë=
SPI_POLARITY_HIGH
))

	)

235 
	#SPI_PHASE_1EDGE
 ((
uöt32_t
)0x00000000)

	)

236 
	#SPI_PHASE_2EDGE
 
SPI_CR1_CPHA


	)

238 
	#IS_SPI_CPHA
(
CPHA
Ë(((CPHAË=
SPI_PHASE_1EDGE
) || \

239 ((
CPHA
Ë=
SPI_PHASE_2EDGE
))

	)

247 
	#SPI_NSS_SOFT
 
SPI_CR1_SSM


	)

248 
	#SPI_NSS_HARD_INPUT
 ((
uöt32_t
)0x00000000)

	)

249 
	#SPI_NSS_HARD_OUTPUT
 ((
uöt32_t
)0x00040000)

	)

251 
	#IS_SPI_NSS
(
NSS
Ë(((NSSË=
SPI_NSS_SOFT
) || \

252 ((
NSS
Ë=
SPI_NSS_HARD_INPUT
) || \

253 ((
NSS
Ë=
SPI_NSS_HARD_OUTPUT
))

	)

261 
	#SPI_BAUDRATEPRESCALER_2
 ((
uöt32_t
)0x00000000)

	)

262 
	#SPI_BAUDRATEPRESCALER_4
 ((
uöt32_t
)0x00000008)

	)

263 
	#SPI_BAUDRATEPRESCALER_8
 ((
uöt32_t
)0x00000010)

	)

264 
	#SPI_BAUDRATEPRESCALER_16
 ((
uöt32_t
)0x00000018)

	)

265 
	#SPI_BAUDRATEPRESCALER_32
 ((
uöt32_t
)0x00000020)

	)

266 
	#SPI_BAUDRATEPRESCALER_64
 ((
uöt32_t
)0x00000028)

	)

267 
	#SPI_BAUDRATEPRESCALER_128
 ((
uöt32_t
)0x00000030)

	)

268 
	#SPI_BAUDRATEPRESCALER_256
 ((
uöt32_t
)0x00000038)

	)

270 
	#IS_SPI_BAUDRATE_PRESCALER
(
PRESCALER
Ë(((PRESCALERË=
SPI_BAUDRATEPRESCALER_2
) || \

271 ((
PRESCALER
Ë=
SPI_BAUDRATEPRESCALER_4
) || \

272 ((
PRESCALER
Ë=
SPI_BAUDRATEPRESCALER_8
) || \

273 ((
PRESCALER
Ë=
SPI_BAUDRATEPRESCALER_16
) || \

274 ((
PRESCALER
Ë=
SPI_BAUDRATEPRESCALER_32
) || \

275 ((
PRESCALER
Ë=
SPI_BAUDRATEPRESCALER_64
) || \

276 ((
PRESCALER
Ë=
SPI_BAUDRATEPRESCALER_128
) || \

277 ((
PRESCALER
Ë=
SPI_BAUDRATEPRESCALER_256
))

	)

285 
	#SPI_FIRSTBIT_MSB
 ((
uöt32_t
)0x00000000)

	)

286 
	#SPI_FIRSTBIT_LSB
 
SPI_CR1_LSBFIRST


	)

288 
	#IS_SPI_FIRST_BIT
(
BIT
Ë(((BITË=
SPI_FIRSTBIT_MSB
) || \

289 ((
BIT
Ë=
SPI_FIRSTBIT_LSB
))

	)

297 
	#SPI_TIMODE_DISABLED
 ((
uöt32_t
)0x00000000)

	)

298 
	#SPI_TIMODE_ENABLED
 
SPI_CR2_FRF


	)

300 
	#IS_SPI_TIMODE
(
MODE
Ë(((MODEË=
SPI_TIMODE_DISABLED
) || \

301 ((
MODE
Ë=
SPI_TIMODE_ENABLED
))

	)

309 
	#SPI_CRCCALCULATION_DISABLED
 ((
uöt32_t
)0x00000000)

	)

310 
	#SPI_CRCCALCULATION_ENABLED
 
SPI_CR1_CRCEN


	)

312 
	#IS_SPI_CRC_CALCULATION
(
CALCULATION
Ë(((CALCULATIONË=
SPI_CRCCALCULATION_DISABLED
) || \

313 ((
CALCULATION
Ë=
SPI_CRCCALCULATION_ENABLED
))

	)

321 
	#SPI_IT_TXE
 
SPI_CR2_TXEIE


	)

322 
	#SPI_IT_RXNE
 
SPI_CR2_RXNEIE


	)

323 
	#SPI_IT_ERR
 
SPI_CR2_ERRIE


	)

331 
	#SPI_FLAG_RXNE
 
SPI_SR_RXNE


	)

332 
	#SPI_FLAG_TXE
 
SPI_SR_TXE


	)

333 
	#SPI_FLAG_CRCERR
 
SPI_SR_CRCERR


	)

334 
	#SPI_FLAG_MODF
 
SPI_SR_MODF


	)

335 
	#SPI_FLAG_OVR
 
SPI_SR_OVR


	)

336 
	#SPI_FLAG_BSY
 
SPI_SR_BSY


	)

337 
	#SPI_FLAG_FRE
 
SPI_SR_FRE


	)

354 
	#__HAL_SPI_RESET_HANDLE_STATE
(
__HANDLE__
Ë((__HANDLE__)->
Sèã
 = 
HAL_SPI_STATE_RESET
)

	)

366 
	#__HAL_SPI_ENABLE_IT
(
__HANDLE__
, 
__INTERRUPT__
Ë((__HANDLE__)->
In°™˚
->
CR2
 |(__INTERRUPT__))

	)

367 
	#__HAL_SPI_DISABLE_IT
(
__HANDLE__
, 
__INTERRUPT__
Ë((__HANDLE__)->
In°™˚
->
CR2
 &(~(__INTERRUPT__)))

	)

379 
	#__HAL_SPI_GET_IT_SOURCE
(
__HANDLE__
, 
__INTERRUPT__
Ë((((__HANDLE__)->
In°™˚
->
CR2
 & (__INTERRUPT__)Ë=(__INTERRUPT__)Ë? 
SET
 : 
RESET
)

	)

395 
	#__HAL_SPI_GET_FLAG
(
__HANDLE__
, 
__FLAG__
Ë((((__HANDLE__)->
In°™˚
->
SR
Ë& (__FLAG__)Ë=(__FLAG__))

	)

402 
	#__HAL_SPI_CLEAR_CRCERRFLAG
(
__HANDLE__
Ë((__HANDLE__)->
In°™˚
->
SR
 &(
uöt32_t
)~((uöt32_t)
SPI_FLAG_CRCERR
))

	)

409 
	#__HAL_SPI_CLEAR_MODFFLAG
(
__HANDLE__
Ëdo{(__HANDLE__)->
In°™˚
->
SR
;\

410 (
__HANDLE__
)->
In°™˚
->
CR1
 &(
uöt32_t
)~((uöt32_t)
SPI_CR1_SPE
);}0)

	)

417 
	#__HAL_SPI_CLEAR_OVRFLAG
(
__HANDLE__
Ëdo{(__HANDLE__)->
In°™˚
->
DR
;\

418 (
__HANDLE__
)->
In°™˚
->
SR
;}0)

	)

425 
	#__HAL_SPI_CLEAR_FREFLAG
(
__HANDLE__
Ë((__HANDLE__)->
In°™˚
->
SR
)

	)

427 
	#__HAL_SPI_ENABLE
(
__HANDLE__
Ë((__HANDLE__)->
In°™˚
->
CR1
 |
SPI_CR1_SPE
)

	)

428 
	#__HAL_SPI_DISABLE
(
__HANDLE__
Ë((__HANDLE__)->
In°™˚
->
CR1
 &(
uöt32_t
)~((uöt32_t)
SPI_CR1_SPE
))

	)

430 
	#IS_SPI_CRC_POLYNOMIAL
(
POLYNOMIAL
Ë(((POLYNOMIALË>0x1Ë&& ((POLYNOMIALË<0xFFFF))

	)

432 
	#__HAL_SPI_1LINE_TX
(
__HANDLE__
Ë((__HANDLE__)->
In°™˚
->
CR1
 |
SPI_CR1_BIDIOE
)

	)

434 
	#__HAL_SPI_1LINE_RX
(
__HANDLE__
Ë((__HANDLE__)->
In°™˚
->
CR1
 &(
uöt32_t
)~((uöt32_t)
SPI_CR1_BIDIOE
))

	)

436 
	#__HAL_SPI_RESET_CRC
(
__HANDLE__
Ëdo{(__HANDLE__)->
In°™˚
->
CR1
 &(
uöt32_t
)~((uöt32_t)
SPI_CR1_CRCEN
);\

437 (
__HANDLE__
)->
In°™˚
->
CR1
 |
SPI_CR1_CRCEN
;}0)

	)

442 
HAL_SètusTy≥Def
 
HAL_SPI_Inô
(
SPI_H™dÀTy≥Def
 *
h•i
);

443 
HAL_SètusTy≥Def
 
HAL_SPI_DeInô
 (
SPI_H™dÀTy≥Def
 *
h•i
);

444 
HAL_SPI_M•Inô
(
SPI_H™dÀTy≥Def
 *
h•i
);

445 
HAL_SPI_M•DeInô
(
SPI_H™dÀTy≥Def
 *
h•i
);

448 
HAL_SètusTy≥Def
 
HAL_SPI_Tønsmô
(
SPI_H™dÀTy≥Def
 *
h•i
, 
uöt8_t
 *
pD©a
, 
uöt16_t
 
Size
, 
uöt32_t
 
Timeout
);

449 
HAL_SètusTy≥Def
 
HAL_SPI_Re˚ive
(
SPI_H™dÀTy≥Def
 *
h•i
, 
uöt8_t
 *
pD©a
, 
uöt16_t
 
Size
, 
uöt32_t
 
Timeout
);

450 
HAL_SètusTy≥Def
 
HAL_SPI_TønsmôRe˚ive
(
SPI_H™dÀTy≥Def
 *
h•i
, 
uöt8_t
 *
pTxD©a
, uöt8_à*
pRxD©a
, 
uöt16_t
 
Size
, 
uöt32_t
 
Timeout
);

451 
HAL_SètusTy≥Def
 
HAL_SPI_Tønsmô_IT
(
SPI_H™dÀTy≥Def
 *
h•i
, 
uöt8_t
 *
pD©a
, 
uöt16_t
 
Size
);

452 
HAL_SètusTy≥Def
 
HAL_SPI_Re˚ive_IT
(
SPI_H™dÀTy≥Def
 *
h•i
, 
uöt8_t
 *
pD©a
, 
uöt16_t
 
Size
);

453 
HAL_SètusTy≥Def
 
HAL_SPI_TønsmôRe˚ive_IT
(
SPI_H™dÀTy≥Def
 *
h•i
, 
uöt8_t
 *
pTxD©a
, uöt8_à*
pRxD©a
, 
uöt16_t
 
Size
);

454 
HAL_SètusTy≥Def
 
HAL_SPI_Tønsmô_DMA
(
SPI_H™dÀTy≥Def
 *
h•i
, 
uöt8_t
 *
pD©a
, 
uöt16_t
 
Size
);

455 
HAL_SètusTy≥Def
 
HAL_SPI_Re˚ive_DMA
(
SPI_H™dÀTy≥Def
 *
h•i
, 
uöt8_t
 *
pD©a
, 
uöt16_t
 
Size
);

456 
HAL_SètusTy≥Def
 
HAL_SPI_TønsmôRe˚ive_DMA
(
SPI_H™dÀTy≥Def
 *
h•i
, 
uöt8_t
 *
pTxD©a
, uöt8_à*
pRxD©a
, 
uöt16_t
 
Size
);

457 
HAL_SètusTy≥Def
 
HAL_SPI_DMAPau£
(
SPI_H™dÀTy≥Def
 *
h•i
);

458 
HAL_SètusTy≥Def
 
HAL_SPI_DMAResume
(
SPI_H™dÀTy≥Def
 *
h•i
);

459 
HAL_SètusTy≥Def
 
HAL_SPI_DMASt›
(
SPI_H™dÀTy≥Def
 *
h•i
);

461 
HAL_SPI_IRQH™dÀr
(
SPI_H™dÀTy≥Def
 *
h•i
);

462 
HAL_SPI_TxC∂tCÆlback
(
SPI_H™dÀTy≥Def
 *
h•i
);

463 
HAL_SPI_RxC∂tCÆlback
(
SPI_H™dÀTy≥Def
 *
h•i
);

464 
HAL_SPI_TxRxC∂tCÆlback
(
SPI_H™dÀTy≥Def
 *
h•i
);

465 
HAL_SPI_Eº‹CÆlback
(
SPI_H™dÀTy≥Def
 *
h•i
);

466 
HAL_SPI_TxHÆfC∂tCÆlback
(
SPI_H™dÀTy≥Def
 *
h•i
);

467 
HAL_SPI_RxHÆfC∂tCÆlback
(
SPI_H™dÀTy≥Def
 *
h•i
);

468 
HAL_SPI_TxRxHÆfC∂tCÆlback
(
SPI_H™dÀTy≥Def
 *
h•i
);

471 
HAL_SPI_SèãTy≥Def
 
HAL_SPI_GëSèã
(
SPI_H™dÀTy≥Def
 *
h•i
);

472 
HAL_SPI_Eº‹Ty≥Def
 
HAL_SPI_GëEº‹
(
SPI_H™dÀTy≥Def
 *
h•i
);

482 #ifde‡
__˝lu•lus


	@C:\emblocks\STM32L053_DISCO_epaper_cnt\STM32L0xx_HAL_Driver\Src\stm32l0xx_hal.c

54 
	~"°m32l0xx_hÆ.h
"

65 #ifde‡
HAL_MODULE_ENABLED


72 
	#__STM32L0xx_HAL_VERSION_MAIN
 (0x01Ë

	)

73 
	#__STM32L0xx_HAL_VERSION_SUB1
 (0x01Ë

	)

74 
	#__STM32L0xx_HAL_VERSION_SUB2
 (0x00Ë

	)

75 
	#__STM32L0xx_HAL_VERSION_RC
 (0x00Ë

	)

76 
	#__STM32L0xx_HAL_VERSION
 ((
__STM32L0xx_HAL_VERSION_MAIN
 << 24)\

77 |(
__STM32L0xx_HAL_VERSION_SUB1
 << 16)\

78 |(
__STM32L0xx_HAL_VERSION_SUB2
 << 8 )\

79 |(
__STM32L0xx_HAL_VERSION_RC
))

	)

81 
	#IDCODE_DEVID_MASK
 ((
uöt32_t
)0x00000FFF)

	)

84 
__IO
 
uöt32_t
 
	guwTick
;

138 
HAL_SètusTy≥Def
 
	$HAL_Inô
()

141 #i‡(
BUFFER_CACHE_DISABLE
 != 0)

142 
	`__HAL_FLASH_BUFFER_CACHE_DISABLE
();

145 #i‡(
PREREAD_ENABLE
 != 0)

146 
	`__HAL_FLASH_PREREAD_BUFFER_ENABLE
();

149 #i‡(
PREFETCH_ENABLE
 != 0)

150 
	`__HAL_FLASH_PREFETCH_BUFFER_ENABLE
();

155 
	`HAL_InôTick
(
TICK_INT_PRIORITY
);

158 
	`HAL_M•Inô
();

161  
HAL_OK
;

162 
	}
}

171 
HAL_SètusTy≥Def
 
	$HAL_DeInô
()

174 
	`__APB1_FORCE_RESET
();

175 
	`__APB1_RELEASE_RESET
();

177 
	`__APB2_FORCE_RESET
();

178 
	`__APB2_RELEASE_RESET
();

180 
	`__AHB_FORCE_RESET
();

181 
	`__AHB_RELEASE_RESET
();

183 
	`__IOP_FORCE_RESET
();

184 
	`__IOP_RELEASE_RESET
();

187 
	`HAL_M•DeInô
();

190  
HAL_OK
;

191 
	}
}

198 
__wók
 
	$HAL_M•Inô
()

203 
	}
}

210 
__wók
 
	$HAL_M•DeInô
()

215 
	}
}

237 
__wók
 
HAL_SètusTy≥Def
 
	$HAL_InôTick
(
uöt32_t
 
TickPri‹ôy
)

240 
	`HAL_SYSTICK_C⁄fig
(
	`HAL_RCC_GëHCLKFªq
()/1000);

243 
	`HAL_NVIC_SëPri‹ôy
(
SysTick_IRQn
, 
TickPri‹ôy
 ,0);

246  
HAL_OK
;

247 
	}
}

280 
__wók
 
	$HAL_IncTick
()

282 
uwTick
++;

283 
	}
}

292 
__wók
 
uöt32_t
 
	$HAL_GëTick
()

294  
uwTick
;

295 
	}
}

308 
__wók
 
	$HAL_Dñay
(
__IO
 
uöt32_t
 
Dñay
)

310 
uöt32_t
 
tick°¨t
 = 0;

311 
tick°¨t
 = 
	`HAL_GëTick
();

312 (
	`HAL_GëTick
(Ë- 
tick°¨t
Ë< 
Dñay
)

315 
	}
}

328 
__wók
 
	$HAL_Su•ídTick
()

331 
SysTick
->
CTRL
 &~
SysTick_CTRL_TICKINT_Msk
;

332 
	}
}

345 
__wók
 
	$HAL_ResumeTick
()

348 
SysTick
->
CTRL
 |
SysTick_CTRL_TICKINT_Msk
;

349 
	}
}

356 
uöt32_t
 
	$HAL_GëHÆVîsi⁄
()

358  
__STM32L0xx_HAL_VERSION
;

359 
	}
}

366 
uöt32_t
 
	$HAL_GëREVID
()

368 ((
DBGMCU
->
IDCODE
) >> 16);

369 
	}
}

376 
uöt32_t
 
	$HAL_GëDEVID
()

378 ((
DBGMCU
->
IDCODE
Ë& 
IDCODE_DEVID_MASK
);

379 
	}
}

386 
	$HAL_E«bÀDBGSÀïMode
()

388 
	`SET_BIT
(
DBGMCU
->
CR
, 
DBGMCU_CR_DBG_SLEEP
);

389 
	}
}

396 
	$HAL_DißbÀDBGSÀïMode
()

398 
	`CLEAR_BIT
(
DBGMCU
->
CR
, 
DBGMCU_CR_DBG_SLEEP
);

399 
	}
}

406 
	$HAL_E«bÀDBGSt›Mode
()

408 
	`SET_BIT
(
DBGMCU
->
CR
, 
DBGMCU_CR_DBG_STOP
);

409 
	}
}

416 
	$HAL_DißbÀDBGSt›Mode
()

418 
	`CLEAR_BIT
(
DBGMCU
->
CR
, 
DBGMCU_CR_DBG_STOP
);

419 
	}
}

426 
	$HAL_E«bÀDBGSèndbyMode
()

428 
	`SET_BIT
(
DBGMCU
->
CR
, 
DBGMCU_CR_DBG_STANDBY
);

429 
	}
}

436 
	$HAL_DißbÀDBGSèndbyMode
()

438 
	`CLEAR_BIT
(
DBGMCU
->
CR
, 
DBGMCU_CR_DBG_STANDBY
);

439 
	}
}

452 
	$HAL_DBG_LowPowîC⁄fig
(
uöt32_t
 
Pîùh
, 
Fun˘i⁄ÆSèã
 
NewSèã
)

455 
	`as£π_∑øm
(
	`IS_DBGMCU_PERIPH
(
Pîùh
));

456 
	`as£π_∑øm
(
	`IS_FUNCTIONAL_STATE
(
NewSèã
));

457 i‡(
NewSèã
 !
DISABLE
)

459 
DBGMCU
->
CR
 |
Pîùh
;

463 
DBGMCU
->
CR
 &~
Pîùh
;

465 
	}
}

476 
uöt32_t
 
	$HAL_GëBoŸMode
()

478  (
SYSCFG
->
CFGR1
 & 
SYSCFG_CFGR1_BOOT_MODE
);

479 
	}
}

503 
	$HAL_I2CFa°ModePlusC⁄fig
(
uöt32_t
 
SYSCFG_I2CFa°ModePlus
, 
Fun˘i⁄ÆSèã
 
NewSèã
)

506 
	`as£π_∑øm
(
	`IS_SYSCFG_I2C_FMP
(
SYSCFG_I2CFa°ModePlus
));

507 
	`as£π_∑øm
(
	`IS_FUNCTIONAL_STATE
(
NewSèã
));

509 i‡(
NewSèã
 !
DISABLE
)

512 
SYSCFG
->
CFGR2
 |(
uöt32_t
)
SYSCFG_I2CFa°ModePlus
;

517 
SYSCFG
->
CFGR2
 &(
uöt32_t
)(~
SYSCFG_I2CFa°ModePlus
);

519 
	}
}

527 
	$HAL_VREFINT_Cmd
(
Fun˘i⁄ÆSèã
 
NewSèã
)

530 
	`as£π_∑øm
(
	`IS_FUNCTIONAL_STATE
(
NewSèã
));

532 i‡(
NewSèã
 !
DISABLE
)

535 
SYSCFG
->
CFGR3
 |
SYSCFG_CFGR3_EN_VREFINT
;

540 
SYSCFG
->
CFGR3
 &(
uöt32_t
)~((uöt32_t)
SYSCFG_CFGR3_EN_VREFINT
);

542 
	}
}

556 
	$HAL_VREFINT_OuçutSñe˘
(
uöt32_t
 
SYSCFG_Vªföt_OUTPUT
)

559 
	`as£π_∑øm
(
	`IS_SYSCFG_VREFINT_OUT_SELECT
(
SYSCFG_Vªföt_OUTPUT
));

562 
SYSCFG
->
CFGR3
 &~(
SYSCFG_CFGR3_VREF_OUT
);

563 
SYSCFG
->
CFGR3
 |(
uöt32_t
)(
SYSCFG_Vªföt_OUTPUT
);

564 
	}
}

573 
	$HAL_ADC_E«bÀBuf„r_Cmd
(
Fun˘i⁄ÆSèã
 
NewSèã
)

576 
	`as£π_∑øm
(
	`IS_FUNCTIONAL_STATE
(
NewSèã
));

578 i‡(
NewSèã
 !
DISABLE
)

581 
SYSCFG
->
CFGR3
 |(
SYSCFG_CFGR3_ENBUF_VREFINT_ADC
 | 
SYSCFG_CFGR3_EN_VREFINT
);

586 
SYSCFG
->
CFGR3
 &(
uöt32_t
)~((uöt32_t)(
SYSCFG_CFGR3_ENBUF_VREFINT_ADC
 | 
SYSCFG_CFGR3_EN_VREFINT
));

588 
	}
}

597 
	$HAL_ADC_E«bÀBuf„rSís‹_Cmd
(
Fun˘i⁄ÆSèã
 
NewSèã
)

600 
	`as£π_∑øm
(
	`IS_FUNCTIONAL_STATE
(
NewSèã
));

602 i‡(
NewSèã
 !
DISABLE
)

605 
SYSCFG
->
CFGR3
 |(
SYSCFG_CFGR3_ENBUF_SENSOR_ADC
 | 
SYSCFG_CFGR3_EN_VREFINT
);

610 
SYSCFG
->
CFGR3
 &(
uöt32_t
)~((uöt32_t)(
SYSCFG_CFGR3_ENBUF_SENSOR_ADC
 | 
SYSCFG_CFGR3_EN_VREFINT
));

612 
	}
}

621 
	$HAL_COMP_E«bÀBuf„r_Cmd
(
Fun˘i⁄ÆSèã
 
NewSèã
)

624 
	`as£π_∑øm
(
	`IS_FUNCTIONAL_STATE
(
NewSèã
));

626 i‡(
NewSèã
 !
DISABLE
)

629 
SYSCFG
->
CFGR3
 |(
SYSCFG_CFGR3_ENBUFLP_VREFINT_COMP
 | 
SYSCFG_CFGR3_EN_VREFINT
);

634 
SYSCFG
->
CFGR3
 &(
uöt32_t
)~((uöt32_t)(
SYSCFG_CFGR3_ENBUFLP_VREFINT_COMP
 | 
SYSCFG_CFGR3_EN_VREFINT
));

636 
	}
}

645 
	$HAL_RC48_E«bÀBuf„r_Cmd
(
Fun˘i⁄ÆSèã
 
NewSèã
)

648 
	`as£π_∑øm
(
	`IS_FUNCTIONAL_STATE
(
NewSèã
));

650 i‡(
NewSèã
 !
DISABLE
)

653 
SYSCFG
->
CFGR3
 |(
SYSCFG_CFGR3_ENREF_HSI48
 | 
SYSCFG_CFGR3_EN_VREFINT
);

658 
SYSCFG
->
CFGR3
 &(
uöt32_t
)~((uöt32_t)(
SYSCFG_CFGR3_ENREF_HSI48
 | 
SYSCFG_CFGR3_EN_VREFINT
));

660 
	}
}

668 
	$HAL_Lock_Cmd
(
Fun˘i⁄ÆSèã
 
NewSèã
)

671 
	`as£π_∑øm
(
	`IS_FUNCTIONAL_STATE
(
NewSèã
));

673 i‡(
NewSèã
 !
DISABLE
)

676 
SYSCFG
->
CFGR3
 |
SYSCFG_CFGR3_REF_LOCK
;

681 
SYSCFG
->
CFGR3
 &(
uöt32_t
)~((uöt32_t)
SYSCFG_CFGR3_REF_LOCK
);

683 
	}
}

	@C:\emblocks\STM32L053_DISCO_epaper_cnt\STM32L0xx_HAL_Driver\Src\stm32l0xx_hal_cortex.c

98 
	~"°m32l0xx_hÆ.h
"

109 #ifde‡
HAL_CORTEX_MODULE_ENABLED


151 
	$HAL_NVIC_SëPri‹ôy
(
IRQn_Ty≥
 
IRQn
, 
uöt32_t
 
Pªem±Pri‹ôy
, uöt32_à
SubPri‹ôy
)

154 
	`as£π_∑øm
(
	`IS_NVIC_PREEMPTION_PRIORITY
(
Pªem±Pri‹ôy
));

155 
	`NVIC_SëPri‹ôy
(
IRQn
,
Pªem±Pri‹ôy
);

156 
	}
}

167 
	$HAL_NVIC_E«bÀIRQ
(
IRQn_Ty≥
 
IRQn
)

170 
	`NVIC_E«bÀIRQ
(
IRQn
);

171 
	}
}

180 
	$HAL_NVIC_DißbÀIRQ
(
IRQn_Ty≥
 
IRQn
)

183 
	`NVIC_DißbÀIRQ
(
IRQn
);

184 
	}
}

191 
	$HAL_NVIC_Sy°emRe£t
()

194 
	`NVIC_Sy°emRe£t
();

195 
	}
}

204 
uöt32_t
 
	$HAL_SYSTICK_C⁄fig
(
uöt32_t
 
TicksNumb
)

206  
	`SysTick_C⁄fig
(
TicksNumb
);

207 
	}
}

237 
	$HAL_NVIC_SëPídögIRQ
(
IRQn_Ty≥
 
IRQn
)

240 
	`NVIC_SëPídögIRQ
(
IRQn
);

241 
	}
}

252 
uöt32_t
 
	$HAL_NVIC_GëPídögIRQ
(
IRQn_Ty≥
 
IRQn
)

255  
	`NVIC_GëPídögIRQ
(
IRQn
);

256 
	}
}

265 
	$HAL_NVIC_CÀ¨PídögIRQ
(
IRQn_Ty≥
 
IRQn
)

268 
	`NVIC_CÀ¨PídögIRQ
(
IRQn
);

269 
	}
}

280 
	$HAL_SYSTICK_CLKSour˚C⁄fig
(
uöt32_t
 
CLKSour˚
)

283 
	`as£π_∑øm
(
	`IS_SYSTICK_CLK_SOURCE
(
CLKSour˚
));

284 i‡(
CLKSour˚
 =
SYSTICK_CLKSOURCE_HCLK
)

286 
SysTick
->
CTRL
 |
SYSTICK_CLKSOURCE_HCLK
;

290 
SysTick
->
CTRL
 &~
SYSTICK_CLKSOURCE_HCLK
;

292 
	}
}

299 
	$HAL_SYSTICK_IRQH™dÀr
()

301 
	`HAL_SYSTICK_CÆlback
();

302 
	}
}

309 
__wók
 
	$HAL_SYSTICK_CÆlback
()

314 
	}
}

	@C:\emblocks\STM32L053_DISCO_epaper_cnt\STM32L0xx_HAL_Driver\Src\stm32l0xx_hal_gpio.c

125 
	~"°m32l0xx_hÆ.h
"

136 #ifde‡
HAL_GPIO_MODULE_ENABLED


141 
	#GET_GPIO_SOURCE
(
__GPIOx__
) \

142 (((
uöt32_t
)(
__GPIOx__
Ë=((uöt32_t)
GPIOA_BASE
))? 0 :\

143 ((
uöt32_t
)(
__GPIOx__
Ë=((uöt32_t)(
GPIOA_BASE
 + 0x0400)))? (uint32_t)1 :\

144 ((
uöt32_t
)(
__GPIOx__
Ë=((uöt32_t)(
GPIOA_BASE
 + 0x0800)))? (uint32_t)2 :\

145 ((
uöt32_t
)(
__GPIOx__
Ë=((uöt32_t)(
GPIOA_BASE
 + 0x0C00)))? (uint32_t)3 :\

146 ((
uöt32_t
)(
__GPIOx__
Ë=((uöt32_t)(
GPIOA_BASE
 + 0x1C00)))? (uöt32_t)4 : (uöt32_t)5)

	)

149 
	#GPIO_MODE
 ((
uöt32_t
)0x00000003)

	)

150 
	#EXTI_MODE
 ((
uöt32_t
)0x10000000)

	)

151 
	#GPIO_MODE_IT
 ((
uöt32_t
)0x00010000)

	)

152 
	#GPIO_MODE_EVT
 ((
uöt32_t
)0x00020000)

	)

153 
	#RISING_EDGE
 ((
uöt32_t
)0x00100000)

	)

154 
	#FALLING_EDGE
 ((
uöt32_t
)0x00200000)

	)

155 
	#GPIO_OUTPUT_TYPE
 ((
uöt32_t
)0x00000010)

	)

157 
	#GPIO_NUMBER
 ((
uöt32_t
)16)

	)

185 
	$HAL_GPIO_Inô
(
GPIO_Ty≥Def
 *
GPIOx
, 
GPIO_InôTy≥Def
 *
GPIO_Inô
)

187 
uöt32_t
 
posôi⁄
;

188 
uöt32_t
 
i›osôi⁄
 = 0x00;

189 
uöt32_t
 
iocuºít
 = 0x00;

190 
uöt32_t
 
ãmp
 = 0x00;

193 
	`as£π_∑øm
(
	`IS_GPIO_PIN
(
GPIO_Inô
->
Pö
));

194 
	`as£π_∑øm
(
	`IS_GPIO_MODE
(
GPIO_Inô
->
Mode
));

195 
	`as£π_∑øm
(
	`IS_GPIO_PULL
(
GPIO_Inô
->
PuŒ
));

198 
posôi⁄
 = 0;Öosôi⁄ < 
GPIO_NUMBER
;Öosition++)

201 
i›osôi⁄
 = ((
uöt32_t
)0x01Ë<< 
posôi⁄
;

203 
iocuºít
 = (
uöt32_t
)(
GPIO_Inô
->
Pö
Ë& 
i›osôi⁄
;

205 if(
iocuºít
 =
i›osôi⁄
)

209 if((
GPIO_Inô
->
Mode
 =
GPIO_MODE_AF_PP
Ë|| (GPIO_Inô->Modê=
GPIO_MODE_AF_OD
))

212 
	`as£π_∑øm
(
	`IS_GPIO_AF
(
GPIO_Inô
->
A…î«ã
));

214 
ãmp
 = 
GPIOx
->
AFR
[
posôi⁄
 >> 3];

215 
ãmp
 &~((
uöt32_t
)0xF << ((uöt32_t)(
posôi⁄
 & (uint32_t)0x07) * 4)) ;

216 
ãmp
 |((
uöt32_t
)(
GPIO_Inô
->
A…î«ã
Ë<< (((uöt32_t)
posôi⁄
 & (uint32_t)0x07) * 4)) ;

217 
GPIOx
->
AFR
[
posôi⁄
 >> 3] = 
ãmp
;

221 if((
GPIO_Inô
->
Mode
 =
GPIO_MODE_OUTPUT_PP
Ë|| (GPIO_Inô->Modê=
GPIO_MODE_AF_PP
) ||

222 (
GPIO_Inô
->
Mode
 =
GPIO_MODE_OUTPUT_OD
Ë|| (GPIO_Inô->Modê=
GPIO_MODE_AF_OD
))

225 
	`as£π_∑øm
(
	`IS_GPIO_SPEED
(
GPIO_Inô
->
S≥ed
));

227 
ãmp
 = 
GPIOx
->
OSPEEDR
;

228 
ãmp
 &~(
GPIO_OSPEEDER_OSPEED0
 << (
posôi⁄
 * 2));

229 
ãmp
 |(
GPIO_Inô
->
S≥ed
 << (
posôi⁄
 * 2));

230 
GPIOx
->
OSPEEDR
 = 
ãmp
;

233 
ãmp

GPIOx
->
OTYPER
;

234 
ãmp
 &~(
GPIO_OTYPER_OT_0
 << 
posôi⁄
) ;

235 
ãmp
 |(((
GPIO_Inô
->
Mode
 & 
GPIO_OUTPUT_TYPE
Ë>> 4Ë<< 
posôi⁄
);

236 
GPIOx
->
OTYPER
 = 
ãmp
;

240 
ãmp
 = 
GPIOx
->
MODER
;

241 
ãmp
 &~(
GPIO_MODER_MODE0
 << (
posôi⁄
 * 2));

242 
ãmp
 |((
GPIO_Inô
->
Mode
 & 
GPIO_MODE
Ë<< (
posôi⁄
 * 2));

243 
GPIOx
->
MODER
 = 
ãmp
;

246 
ãmp
 = 
GPIOx
->
PUPDR
;

247 
ãmp
 &~(
GPIO_PUPDR_PUPD0
 << (
posôi⁄
 * 2));

248 
ãmp
 |((
GPIO_Inô
->
PuŒ
Ë<< (
posôi⁄
 * 2));

249 
GPIOx
->
PUPDR
 = 
ãmp
;

253 if((
GPIO_Inô
->
Mode
 & 
EXTI_MODE
) == EXTI_MODE)

256 
	`__SYSCFG_CLK_ENABLE
();

258 
ãmp
 = 
SYSCFG
->
EXTICR
[
posôi⁄
 >> 2];

259 
ãmp
 &~((
uöt32_t
)0x0FË<< (4 * (
posôi⁄
 & 0x03));

260 
ãmp
 |((
uöt32_t
)(
	`GET_GPIO_SOURCE
(
GPIOx
)Ë<< (4 * (
posôi⁄
 & 0x03)));

261 
SYSCFG
->
EXTICR
[
posôi⁄
 >> 2] = 
ãmp
;

264 
ãmp
 = 
EXTI
->
IMR
;

265 
ãmp
 &~((
uöt32_t
)
iocuºít
);

266 if((
GPIO_Inô
->
Mode
 & 
GPIO_MODE_IT
) == GPIO_MODE_IT)

268 
ãmp
 |
iocuºít
;

270 
EXTI
->
IMR
 = 
ãmp
;

272 
ãmp
 = 
EXTI
->
EMR
;

273 
ãmp
 &~((
uöt32_t
)
iocuºít
);

274 if((
GPIO_Inô
->
Mode
 & 
GPIO_MODE_EVT
) == GPIO_MODE_EVT)

276 
ãmp
 |
iocuºít
;

278 
EXTI
->
EMR
 = 
ãmp
;

281 
ãmp
 = 
EXTI
->
RTSR
;

282 
ãmp
 &~((
uöt32_t
)
iocuºít
);

283 if((
GPIO_Inô
->
Mode
 & 
RISING_EDGE
) == RISING_EDGE)

285 
ãmp
 |
iocuºít
;

287 
EXTI
->
RTSR
 = 
ãmp
;

289 
ãmp
 = 
EXTI
->
FTSR
;

290 
ãmp
 &~((
uöt32_t
)
iocuºít
);

291 if((
GPIO_Inô
->
Mode
 & 
FALLING_EDGE
) == FALLING_EDGE)

293 
ãmp
 |
iocuºít
;

295 
EXTI
->
FTSR
 = 
ãmp
;

299 
	}
}

308 
	$HAL_GPIO_DeInô
(
GPIO_Ty≥Def
 *
GPIOx
, 
uöt32_t
 
GPIO_Pö
)

310 
uöt32_t
 
posôi⁄
;

311 
uöt32_t
 
i›osôi⁄
 = 0x00;

312 
uöt32_t
 
iocuºít
 = 0x00;

313 
uöt32_t
 
tmp
 = 0x00;

316 
posôi⁄
 = 0;Öosôi⁄ < 
GPIO_NUMBER
;Öosition++)

319 
i›osôi⁄
 = ((
uöt32_t
)0x01Ë<< 
posôi⁄
;

321 
iocuºít
 = (
GPIO_Pö
Ë& 
i›osôi⁄
;

323 if(
iocuºít
 =
i›osôi⁄
)

327 
GPIOx
->
MODER
 &~(
GPIO_MODER_MODE0
 << (
posôi⁄
 * 2));

330 
GPIOx
->
AFR
[
posôi⁄
 >> 3] &~((
uöt32_t
)0xF << ((uint32_t)(position & (uint32_t)0x07) * 4)) ;

333 
GPIOx
->
OSPEEDR
 &~(
GPIO_OSPEEDER_OSPEED0
 << (
posôi⁄
 * 2));

336 
GPIOx
->
OTYPER
 &~(
GPIO_OTYPER_OT_0
 << 
posôi⁄
) ;

339 
GPIOx
->
PUPDR
 &~(
GPIO_PUPDR_PUPD0
 << (
posôi⁄
 * 2));

344 
tmp
 = ((
uöt32_t
)0x0FË<< (4 * (
posôi⁄
 & 0x03));

345 
SYSCFG
->
EXTICR
[
posôi⁄
 >> 2] &~
tmp
;

348 
EXTI
->
IMR
 &~((
uöt32_t
)
iocuºít
);

349 
EXTI
->
EMR
 &~((
uöt32_t
)
iocuºít
);

352 
EXTI
->
RTSR
 &~((
uöt32_t
)
iocuºít
);

353 
EXTI
->
FTSR
 &~((
uöt32_t
)
iocuºít
);

356 
	}
}

381 
GPIO_PöSèã
 
	$HAL_GPIO_RódPö
(
GPIO_Ty≥Def
* 
GPIOx
, 
uöt16_t
 
GPIO_Pö
)

383 
GPIO_PöSèã
 
bô°©us
;

386 
	`as£π_∑øm
(
	`IS_GPIO_PIN
(
GPIO_Pö
));

388 if((
GPIOx
->
IDR
 & 
GPIO_Pö
Ë!(
uöt32_t
)
GPIO_PIN_RESET
)

390 
bô°©us
 = 
GPIO_PIN_SET
;

394 
bô°©us
 = 
GPIO_PIN_RESET
;

396  
bô°©us
;

397 
	}
}

415 
	$HAL_GPIO_WrôePö
(
GPIO_Ty≥Def
* 
GPIOx
, 
uöt16_t
 
GPIO_Pö
, 
GPIO_PöSèã
 
PöSèã
)

418 
	`as£π_∑øm
(
	`IS_GPIO_PIN
(
GPIO_Pö
));

419 
	`as£π_∑øm
(
	`IS_GPIO_PIN_ACTION
(
PöSèã
));

421 if(
PöSèã
 !
GPIO_PIN_RESET
)

423 
GPIOx
->
BSRR
 = 
GPIO_Pö
;

427 
GPIOx
->
BRR
 = 
GPIO_Pö
 ;

429 
	}
}

437 
	$HAL_GPIO_ToggÀPö
(
GPIO_Ty≥Def
* 
GPIOx
, 
uöt16_t
 
GPIO_Pö
)

440 
	`as£π_∑øm
(
	`IS_GPIO_PIN
(
GPIO_Pö
));

442 
GPIOx
->
ODR
 ^
GPIO_Pö
;

443 
	}
}

456 
HAL_SètusTy≥Def
 
	$HAL_GPIO_LockPö
(
GPIO_Ty≥Def
* 
GPIOx
, 
uöt16_t
 
GPIO_Pö
)

458 
__IO
 
uöt32_t
 
tmp
 = 
GPIO_LCKR_LCKK
;

461 
	`as£π_∑øm
(
	`IS_GPIO_PIN
(
GPIO_Pö
));

464 
tmp
 |
GPIO_Pö
;

466 
GPIOx
->
LCKR
 = 
tmp
;

468 
GPIOx
->
LCKR
 = 
GPIO_Pö
;

470 
GPIOx
->
LCKR
 = 
tmp
;

472 
tmp
 = 
GPIOx
->
LCKR
;

474 if((
GPIOx
->
LCKR
 & 
GPIO_LCKR_LCKK
Ë!
RESET
)

476  
HAL_OK
;

480  
HAL_ERROR
;

482 
	}
}

488 
	$HAL_GPIO_EXTI_IRQH™dÀr
(
uöt16_t
 
GPIO_Pö
)

491 if(
	`__HAL_GPIO_EXTI_GET_IT
(
GPIO_Pö
Ë!
RESET
)

493 
	`__HAL_GPIO_EXTI_CLEAR_IT
(
GPIO_Pö
);

494 
	`HAL_GPIO_EXTI_CÆlback
(
GPIO_Pö
);

496 
	}
}

503 
__wók
 
	$HAL_GPIO_EXTI_CÆlback
(
uöt16_t
 
GPIO_Pö
)

508 
	}
}

	@C:\emblocks\STM32L053_DISCO_epaper_cnt\STM32L0xx_HAL_Driver\Src\stm32l0xx_hal_rcc.c

65 
	~"°m32l0xx_hÆ.h
"

76 #ifde‡
HAL_RCC_MODULE_ENABLED


80 
	#HSE_TIMEOUT_VALUE
 
HSE_STARTUP_TIMEOUT


	)

81 
	#HSI_TIMEOUT_VALUE
 ((
uöt32_t
)100Ë

	)

82 
	#LSI_TIMEOUT_VALUE
 ((
uöt32_t
)100Ë

	)

83 
	#PLL_TIMEOUT_VALUE
 ((
uöt32_t
)100Ë

	)

84 
	#HSI48_TIMEOUT_VALUE
 ((
uöt32_t
)100Ë

	)

85 
	#MSI_TIMEOUT_VALUE
 ((
uöt32_t
)100Ë

	)

86 
	#CLOCKSWITCH_TIMEOUT_VALUE
 ((
uöt32_t
)5000Ë

	)

89 
	#__MCO1_CLK_ENABLE
(Ë
	`__GPIOA_CLK_ENABLE
()

	)

90 
	#MCO1_GPIO_PORT
 
GPIOA


	)

91 
	#MCO1_PIN
 
GPIO_PIN_8


	)

92 
	#MCO2_PIN
 
GPIO_PIN_9


	)

95 
__IO
 c⁄° 
uöt8_t
 
	gPLLMulTabÀ
[9] = {3, 4, 6, 8, 12, 16, 24, 32, 48};

96 
__IO
 c⁄° 
uöt8_t
 
	gAPBAHBPªscTabÀ
[16] = {0, 0, 0, 0, 1, 2, 3, 4, 1, 2, 3, 4, 6, 7, 8, 9};

97 c⁄° 
uöt32_t
 
	gMSIR™geTabÀ
[7] = {64000, 128000, 256000, 512000, 1000000, 2000000, 4000000};

192 
	$HAL_RCC_DeInô
()

195 
	`SET_BIT
(
RCC
->
CR
, 
RCC_CR_MSION
);

198 
	`CLEAR_BIT
(
RCC
->
CR
, 
RCC_CR_HSEON
 | 
RCC_CR_HSION
| 
RCC_CR_HSIKERON
| 
RCC_CR_CSSHSEON
 | 
RCC_CR_PLLON
);

201 
	`CLEAR_REG
(
RCC
->
CFGR
);

204 
	`CLEAR_BIT
(
RCC
->
CR
, 
RCC_CR_HSEBYP
);

207 
	`CLEAR_REG
(
RCC
->
CIER
);

208 
	}
}

218 
HAL_SètusTy≥Def
 
	$HAL_RCC_OscC⁄fig
(
RCC_OscInôTy≥Def
 *
RCC_OscInôSåu˘
)

221 
uöt32_t
 
tick°¨t
 = 0;

224 
	`as£π_∑øm
(
	`IS_RCC_OSCILLATORTYPE
(
RCC_OscInôSåu˘
->
Oscûœt‹Ty≥
));

226 if(((
RCC_OscInôSåu˘
->
Oscûœt‹Ty≥
Ë& 
RCC_OSCILLATORTYPE_HSE
) == RCC_OSCILLATORTYPE_HSE)

229 
	`as£π_∑øm
(
	`IS_RCC_HSE
(
RCC_OscInôSåu˘
->
HSESèã
));

231 if((
	`__HAL_RCC_GET_SYSCLK_SOURCE
(Ë=
RCC_CFGR_SWS_HSE
Ë|| ((__HAL_RCC_GET_SYSCLK_SOURCE(Ë=
RCC_CFGR_SWS_PLL
Ë&& ((
RCC
->
CFGR
 & 
RCC_CFGR_PLLSRC
Ë=
RCC_CFGR_PLLSRC_HSE
)))

233 if((
	`__HAL_RCC_GET_FLAG
(
RCC_FLAG_HSERDY
Ë!
RESET
Ë&& (
RCC_OscInôSåu˘
->
HSESèã
 !
RCC_HSE_ON
))

235  
HAL_ERROR
;

241 
	`__HAL_RCC_HSE_CONFIG
(
RCC_HSE_OFF
);

244 
tick°¨t
 = 
	`HAL_GëTick
();

247 
	`__HAL_RCC_GET_FLAG
(
RCC_FLAG_HSERDY
Ë!
RESET
)

249 if((
	`HAL_GëTick
(Ë- 
tick°¨t
 ) > 
HSE_TIMEOUT_VALUE
)

251  
HAL_TIMEOUT
;

256 
	`__HAL_RCC_HSE_CONFIG
(
RCC_OscInôSåu˘
->
HSESèã
);

259 if((
RCC_OscInôSåu˘
->
HSESèã
Ë=
RCC_HSE_ON
)

262 
tick°¨t
 = 
	`HAL_GëTick
();

265 
	`__HAL_RCC_GET_FLAG
(
RCC_FLAG_HSERDY
Ë=
RESET
)

267 if((
	`HAL_GëTick
(Ë- 
tick°¨t
 ) > 
HSE_TIMEOUT_VALUE
)

269  
HAL_TIMEOUT
;

276 
tick°¨t
 = 
	`HAL_GëTick
();

279 
	`__HAL_RCC_GET_FLAG
(
RCC_FLAG_HSERDY
Ë!
RESET
)

281 if((
	`HAL_GëTick
(Ë- 
tick°¨t
 ) > 
HSE_TIMEOUT_VALUE
)

283  
HAL_TIMEOUT
;

290 if(((
RCC_OscInôSåu˘
->
Oscûœt‹Ty≥
Ë& 
RCC_OSCILLATORTYPE_HSI
) == RCC_OSCILLATORTYPE_HSI)

293 
	`as£π_∑øm
(
	`IS_RCC_HSI
(
RCC_OscInôSåu˘
->
HSISèã
));

294 
	`as£π_∑øm
(
	`IS_RCC_CALIBRATION_VALUE
(
RCC_OscInôSåu˘
->
HSICÆibøti⁄VÆue
));

297 if((
	`__HAL_RCC_GET_SYSCLK_SOURCE
(Ë=
RCC_CFGR_SWS_HSI
Ë|| ((__HAL_RCC_GET_SYSCLK_SOURCE(Ë=
RCC_CFGR_SWS_PLL
Ë&& ((
RCC
->
CFGR
 & 
RCC_CFGR_PLLSRC
Ë=
RCC_CFGR_PLLSRC_HSI
)))

300 if((
	`__HAL_RCC_GET_FLAG
(
RCC_FLAG_HSIRDY
Ë!
RESET
Ë&& (
RCC_OscInôSåu˘
->
HSISèã
 !
RCC_HSI_ON
))

302  
HAL_ERROR
;

308 
	`__HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST
(
RCC_OscInôSåu˘
->
HSICÆibøti⁄VÆue
);

314 if((
RCC_OscInôSåu˘
->
HSISèã
)!
RCC_HSI_OFF
)

317 
	`__HAL_RCC_HSI_CONFIG
(
RCC_OscInôSåu˘
->
HSISèã
);

320 
tick°¨t
 = 
	`HAL_GëTick
();

323 
	`__HAL_RCC_GET_FLAG
(
RCC_FLAG_HSIRDY
Ë=
RESET
)

325 if((
	`HAL_GëTick
(Ë- 
tick°¨t
 ) > 
HSI_TIMEOUT_VALUE
)

327  
HAL_TIMEOUT
;

332 
	`__HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST
(
RCC_OscInôSåu˘
->
HSICÆibøti⁄VÆue
);

337 
	`__HAL_RCC_HSI_CONFIG
(
RCC_OscInôSåu˘
->
HSISèã
);

340 
tick°¨t
 = 
	`HAL_GëTick
();

343 
	`__HAL_RCC_GET_FLAG
(
RCC_FLAG_HSIRDY
Ë!
RESET
)

345 if((
	`HAL_GëTick
(Ë- 
tick°¨t
 ) > 
HSI_TIMEOUT_VALUE
)

347  
HAL_TIMEOUT
;

354 if(((
RCC_OscInôSåu˘
->
Oscûœt‹Ty≥
Ë& 
RCC_OSCILLATORTYPE_MSI
) == RCC_OSCILLATORTYPE_MSI)

357 
	`as£π_∑øm
(
	`IS_RCC_MSI
(
RCC_OscInôSåu˘
->
MSISèã
));

358 
	`as£π_∑øm
(
	`IS_RCC_MSICALIBRATION_VALUE
(
RCC_OscInôSåu˘
->
MSICÆibøti⁄VÆue
));

362 if((
	`__HAL_RCC_GET_SYSCLK_SOURCE
(Ë=
RCC_CFGR_SWS_MSI
) )

364 if((
	`__HAL_RCC_GET_FLAG
(
RCC_FLAG_MSIRDY
Ë!
RESET
Ë&& (
RCC_OscInôSåu˘
->
MSISèã
 !
RCC_MSI_ON
))

366  
HAL_ERROR
;

373 
	`__HAL_RCC_MSI_RANGE_CONFIG
 (
RCC_OscInôSåu˘
->
MSIClockR™ge
);

375 
	`__HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST
(
RCC_OscInôSåu˘
->
MSICÆibøti⁄VÆue
);

381 if((
RCC_OscInôSåu˘
->
MSISèã
)!
RCC_MSI_OFF
)

384 
	`__HAL_RCC_MSI_ENABLE
();

387 
tick°¨t
 = 
	`HAL_GëTick
();

390 
	`__HAL_RCC_GET_FLAG
(
RCC_FLAG_MSIRDY
Ë=
RESET
)

392 if((
	`HAL_GëTick
(Ë- 
tick°¨t
 ) > 
MSI_TIMEOUT_VALUE
)

394  
HAL_TIMEOUT
;

398 
	`__HAL_RCC_MSI_RANGE_CONFIG
 (
RCC_OscInôSåu˘
->
MSIClockR™ge
);

400 
	`__HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST
(
RCC_OscInôSåu˘
->
MSICÆibøti⁄VÆue
);

406 
	`__HAL_RCC_MSI_DISABLE
();

409 
tick°¨t
 = 
	`HAL_GëTick
();

412 
	`__HAL_RCC_GET_FLAG
(
RCC_FLAG_MSIRDY
Ë!
RESET
)

414 if((
	`HAL_GëTick
(Ë- 
tick°¨t
 ) > 
MSI_TIMEOUT_VALUE
)

416  
HAL_TIMEOUT
;

423 if(((
RCC_OscInôSåu˘
->
Oscûœt‹Ty≥
Ë& 
RCC_OSCILLATORTYPE_LSI
) == RCC_OSCILLATORTYPE_LSI)

426 
	`as£π_∑øm
(
	`IS_RCC_LSI
(
RCC_OscInôSåu˘
->
LSISèã
));

429 if((
RCC_OscInôSåu˘
->
LSISèã
)!
RCC_LSI_OFF
)

432 
	`__HAL_RCC_LSI_ENABLE
();

435 
tick°¨t
 = 
	`HAL_GëTick
();

438 
	`__HAL_RCC_GET_FLAG
(
RCC_FLAG_LSIRDY
Ë=
RESET
)

440 if((
	`HAL_GëTick
(Ë- 
tick°¨t
 ) > 
LSI_TIMEOUT_VALUE
)

442  
HAL_TIMEOUT
;

449 
	`__HAL_RCC_LSI_DISABLE
();

452 
tick°¨t
 = 
	`HAL_GëTick
();

455 
	`__HAL_RCC_GET_FLAG
(
RCC_FLAG_LSIRDY
Ë!
RESET
)

457 if((
	`HAL_GëTick
(Ë- 
tick°¨t
 ) > 
LSI_TIMEOUT_VALUE
)

459  
HAL_TIMEOUT
;

467 if(((
RCC_OscInôSåu˘
->
Oscûœt‹Ty≥
Ë& 
RCC_OSCILLATORTYPE_HSI48
) == RCC_OSCILLATORTYPE_HSI48)

470 
	`as£π_∑øm
(
	`IS_RCC_HSI48
(
RCC_OscInôSåu˘
->
HSI48Sèã
));

473 if((
RCC_OscInôSåu˘
->
HSI48Sèã
)!
RCC_HSI48_OFF
)

476 
	`__HAL_RCC_HSI48_ENABLE
();

479 
tick°¨t
 = 
	`HAL_GëTick
();

482 
	`__HAL_RCC_GET_FLAG
(
RCC_FLAG_HSI48RDY
Ë=
RESET
)

484 if((
	`HAL_GëTick
(Ë- 
tick°¨t
 ) > 
HSI48_TIMEOUT_VALUE
)

486  
HAL_TIMEOUT
;

493 
	`__HAL_RCC_HSI48_DISABLE
();

496 
tick°¨t
 = 
	`HAL_GëTick
();

499 
	`__HAL_RCC_GET_FLAG
(
RCC_FLAG_HSI48RDY
Ë!
RESET
)

501 if((
	`HAL_GëTick
(Ë- 
tick°¨t
 ) > 
HSI48_TIMEOUT_VALUE
)

503  
HAL_TIMEOUT
;

509 if(((
RCC_OscInôSåu˘
->
Oscûœt‹Ty≥
Ë& 
RCC_OSCILLATORTYPE_LSE
) == RCC_OSCILLATORTYPE_LSE)

512 
	`as£π_∑øm
(
	`IS_RCC_LSE
(
RCC_OscInôSåu˘
->
LSESèã
));

515 
	`__PWR_CLK_ENABLE
();

518 
PWR
->
CR
 |
PWR_CR_DBP
;

521 
tick°¨t
 = 
	`HAL_GëTick
();

523 (
PWR
->
CR
 & 
PWR_CR_DBP
Ë=
RESET
)

525 if((
	`HAL_GëTick
(Ë- 
tick°¨t
 ) > 
DBP_TIMEOUT_VALUE
)

527  
HAL_TIMEOUT
;

532 
	`__HAL_RCC_LSE_CONFIG
(
RCC_LSE_OFF
);

535 
tick°¨t
 = 
	`HAL_GëTick
();

538 
	`__HAL_RCC_GET_FLAG
(
RCC_FLAG_LSERDY
Ë!
RESET
)

540 if((
	`HAL_GëTick
(Ë- 
tick°¨t
 ) > 
LSE_TIMEOUT_VALUE
)

542  
HAL_TIMEOUT
;

547 
	`__HAL_RCC_LSE_CONFIG
(
RCC_OscInôSåu˘
->
LSESèã
);

549 if((
RCC_OscInôSåu˘
->
LSESèã
Ë=
RCC_LSE_ON
)

552 
tick°¨t
 = 
	`HAL_GëTick
();

555 
	`__HAL_RCC_GET_FLAG
(
RCC_FLAG_LSERDY
Ë=
RESET
)

557 if((
	`HAL_GëTick
(Ë- 
tick°¨t
 ) > 
LSE_TIMEOUT_VALUE
)

559  
HAL_TIMEOUT
;

566 
tick°¨t
 = 
	`HAL_GëTick
();

569 
	`__HAL_RCC_GET_FLAG
(
RCC_FLAG_LSERDY
Ë!
RESET
)

571 if((
	`HAL_GëTick
(Ë- 
tick°¨t
 ) > 
LSE_TIMEOUT_VALUE
)

573  
HAL_TIMEOUT
;

580 
	`as£π_∑øm
(
	`IS_RCC_PLL
(
RCC_OscInôSåu˘
->
PLL
.
PLLSèã
));

581 i‡((
RCC_OscInôSåu˘
->
PLL
.
PLLSèã
Ë!
RCC_PLL_NONE
)

584 if(
	`__HAL_RCC_GET_SYSCLK_SOURCE
(Ë!
RCC_CFGR_SWS_PLL
)

586 if((
RCC_OscInôSåu˘
->
PLL
.
PLLSèã
Ë=
RCC_PLL_ON
)

589 
	`as£π_∑øm
(
	`IS_RCC_PLLSOURCE
(
RCC_OscInôSåu˘
->
PLL
.
PLLSour˚
));

590 
	`as£π_∑øm
(
	`IS_RCC_PLL_MUL
(
RCC_OscInôSåu˘
->
PLL
.
PLLMUL
));

591 
	`as£π_∑øm
(
	`IS_RCC_PLL_DIV
(
RCC_OscInôSåu˘
->
PLL
.
PLLDIV
));

595 
	`__HAL_RCC_PLL_DISABLE
();

598 
tick°¨t
 = 
	`HAL_GëTick
();

601 
	`__HAL_RCC_GET_FLAG
(
RCC_FLAG_PLLRDY
Ë!
RESET
)

603 if((
	`HAL_GëTick
(Ë- 
tick°¨t
 ) > 
PLL_TIMEOUT_VALUE
)

605  
HAL_TIMEOUT
;

610 
	`__HAL_RCC_PLL_CONFIG
(
RCC_OscInôSåu˘
->
PLL
.
PLLSour˚
,

611 
RCC_OscInôSåu˘
->
PLL
.
PLLMUL
,

612 
RCC_OscInôSåu˘
->
PLL
.
PLLDIV
);

614 
	`__HAL_RCC_PLL_ENABLE
();

617 
tick°¨t
 = 
	`HAL_GëTick
();

620 
	`__HAL_RCC_GET_FLAG
(
RCC_FLAG_PLLRDY
Ë=
RESET
)

622 if((
	`HAL_GëTick
(Ë- 
tick°¨t
 ) > 
PLL_TIMEOUT_VALUE
)

624  
HAL_TIMEOUT
;

631 
	`__HAL_RCC_PLL_DISABLE
();

633 
tick°¨t
 = 
	`HAL_GëTick
();

636 
	`__HAL_RCC_GET_FLAG
(
RCC_FLAG_PLLRDY
Ë!
RESET
)

638 if((
	`HAL_GëTick
(Ë- 
tick°¨t
 ) > 
PLL_TIMEOUT_VALUE
)

640  
HAL_TIMEOUT
;

647  
HAL_ERROR
;

650  
HAL_OK
;

651 
	}
}

674 
HAL_SètusTy≥Def
 
	$HAL_RCC_ClockC⁄fig
(
RCC_ClkInôTy≥Def
 *
RCC_ClkInôSåu˘
, 
uöt32_t
 
FL©ícy
)

677 
uöt32_t
 
tick°¨t
 = 0;

680 
	`as£π_∑øm
(
	`IS_RCC_CLOCKTYPE
(
RCC_ClkInôSåu˘
->
ClockTy≥
));

681 
	`as£π_∑øm
(
	`IS_FLASH_LATENCY
(
FL©ícy
));

688 if(
FL©ícy
 > (
FLASH
->
ACR
 & 
FLASH_ACR_LATENCY
))

691 
	`__HAL_FLASH_SET_LATENCY
(
FL©ícy
);

695 if((
FLASH
->
ACR
 & 
FLASH_ACR_LATENCY
Ë!
FL©ícy
)

697  
HAL_ERROR
;

701 if(((
RCC_ClkInôSåu˘
->
ClockTy≥
Ë& 
RCC_CLOCKTYPE_HCLK
) == RCC_CLOCKTYPE_HCLK)

703 
	`as£π_∑øm
(
	`IS_RCC_HCLK
(
RCC_ClkInôSåu˘
->
AHBCLKDividî
));

704 
	`MODIFY_REG
(
RCC
->
CFGR
, 
RCC_CFGR_HPRE
, 
RCC_ClkInôSåu˘
->
AHBCLKDividî
);

708 if(((
RCC_ClkInôSåu˘
->
ClockTy≥
Ë& 
RCC_CLOCKTYPE_SYSCLK
) == RCC_CLOCKTYPE_SYSCLK)

710 
	`as£π_∑øm
(
	`IS_RCC_SYSCLKSOURCE
(
RCC_ClkInôSåu˘
->
SYSCLKSour˚
));

713 if(
RCC_ClkInôSåu˘
->
SYSCLKSour˚
 =
RCC_SYSCLKSOURCE_HSE
)

716 if(
	`__HAL_RCC_GET_FLAG
(
RCC_FLAG_HSERDY
Ë=
RESET
)

718  
HAL_ERROR
;

723 if(
RCC_ClkInôSåu˘
->
SYSCLKSour˚
 =
RCC_SYSCLKSOURCE_MSI
)

726 if(
	`__HAL_RCC_GET_FLAG
(
RCC_FLAG_MSIRDY
Ë=
RESET
)

728  
HAL_ERROR
;

732 if(
RCC_ClkInôSåu˘
->
SYSCLKSour˚
 =
RCC_SYSCLKSOURCE_PLLCLK
)

735 if(
	`__HAL_RCC_GET_FLAG
(
RCC_FLAG_PLLRDY
Ë=
RESET
)

737  
HAL_ERROR
;

744 if(
	`__HAL_RCC_GET_FLAG
(
RCC_FLAG_HSIRDY
Ë=
RESET
)

746  
HAL_ERROR
;

749 
	`MODIFY_REG
(
RCC
->
CFGR
, 
RCC_CFGR_SW
, 
RCC_ClkInôSåu˘
->
SYSCLKSour˚
);

752 
tick°¨t
 = 
	`HAL_GëTick
();

754 if(
RCC_ClkInôSåu˘
->
SYSCLKSour˚
 =
RCC_SYSCLKSOURCE_HSE
)

756 
	`__HAL_RCC_GET_SYSCLK_SOURCE
(Ë!
RCC_CFGR_SWS_HSE
)

758 if((
	`HAL_GëTick
(Ë- 
tick°¨t
 ) > 
CLOCKSWITCH_TIMEOUT_VALUE
)

760  
HAL_TIMEOUT
;

764 if(
RCC_ClkInôSåu˘
->
SYSCLKSour˚
 =
RCC_SYSCLKSOURCE_PLLCLK
)

766 
	`__HAL_RCC_GET_SYSCLK_SOURCE
(Ë!
RCC_CFGR_SWS_PLL
)

768 if((
	`HAL_GëTick
(Ë- 
tick°¨t
 ) > 
CLOCKSWITCH_TIMEOUT_VALUE
)

770  
HAL_TIMEOUT
;

774 if(
RCC_ClkInôSåu˘
->
SYSCLKSour˚
 =
RCC_SYSCLKSOURCE_MSI
)

776 
	`__HAL_RCC_GET_SYSCLK_SOURCE
(Ë!
RCC_CFGR_SWS_MSI
)

778 if((
	`HAL_GëTick
(Ë- 
tick°¨t
 ) > 
CLOCKSWITCH_TIMEOUT_VALUE
)

780  
HAL_TIMEOUT
;

786 
	`__HAL_RCC_GET_SYSCLK_SOURCE
(Ë!
RCC_CFGR_SWS_HSI
)

788 if((
	`HAL_GëTick
(Ë- 
tick°¨t
 ) > 
CLOCKSWITCH_TIMEOUT_VALUE
)

790  
HAL_TIMEOUT
;

800 if(((
RCC_ClkInôSåu˘
->
ClockTy≥
Ë& 
RCC_CLOCKTYPE_HCLK
) == RCC_CLOCKTYPE_HCLK)

802 
	`as£π_∑øm
(
	`IS_RCC_HCLK
(
RCC_ClkInôSåu˘
->
AHBCLKDividî
));

803 
	`MODIFY_REG
(
RCC
->
CFGR
, 
RCC_CFGR_HPRE
, 
RCC_ClkInôSåu˘
->
AHBCLKDividî
);

807 if(((
RCC_ClkInôSåu˘
->
ClockTy≥
Ë& 
RCC_CLOCKTYPE_SYSCLK
) == RCC_CLOCKTYPE_SYSCLK)

809 
	`as£π_∑øm
(
	`IS_RCC_SYSCLKSOURCE
(
RCC_ClkInôSåu˘
->
SYSCLKSour˚
));

812 if(
RCC_ClkInôSåu˘
->
SYSCLKSour˚
 =
RCC_SYSCLKSOURCE_HSE
)

815 if(
	`__HAL_RCC_GET_FLAG
(
RCC_FLAG_HSERDY
Ë=
RESET
)

817  
HAL_ERROR
;

822 if(
RCC_ClkInôSåu˘
->
SYSCLKSour˚
 =
RCC_SYSCLKSOURCE_MSI
)

825 if(
	`__HAL_RCC_GET_FLAG
(
RCC_FLAG_MSIRDY
Ë=
RESET
)

827  
HAL_ERROR
;

831 if(
RCC_ClkInôSåu˘
->
SYSCLKSour˚
 =
RCC_SYSCLKSOURCE_PLLCLK
)

834 if(
	`__HAL_RCC_GET_FLAG
(
RCC_FLAG_PLLRDY
Ë=
RESET
)

836  
HAL_ERROR
;

843 if(
	`__HAL_RCC_GET_FLAG
(
RCC_FLAG_HSIRDY
Ë=
RESET
)

845  
HAL_ERROR
;

848 
	`MODIFY_REG
(
RCC
->
CFGR
, 
RCC_CFGR_SW
, 
RCC_ClkInôSåu˘
->
SYSCLKSour˚
);

851 
tick°¨t
 = 
	`HAL_GëTick
();

853 if(
RCC_ClkInôSåu˘
->
SYSCLKSour˚
 =
RCC_SYSCLKSOURCE_HSE
)

855 
	`__HAL_RCC_GET_SYSCLK_SOURCE
(Ë!
RCC_CFGR_SWS_HSE
)

857 if((
	`HAL_GëTick
(Ë- 
tick°¨t
 ) > 
CLOCKSWITCH_TIMEOUT_VALUE
)

859  
HAL_TIMEOUT
;

863 if(
RCC_ClkInôSåu˘
->
SYSCLKSour˚
 =
RCC_SYSCLKSOURCE_PLLCLK
)

865 
	`__HAL_RCC_GET_SYSCLK_SOURCE
(Ë!
RCC_CFGR_SWS_PLL
)

867 if((
	`HAL_GëTick
(Ë- 
tick°¨t
 ) > 
CLOCKSWITCH_TIMEOUT_VALUE
)

869  
HAL_TIMEOUT
;

873 if(
RCC_ClkInôSåu˘
->
SYSCLKSour˚
 =
RCC_SYSCLKSOURCE_MSI
)

875 
	`__HAL_RCC_GET_SYSCLK_SOURCE
(Ë!
RCC_CFGR_SWS_MSI
)

877 if((
	`HAL_GëTick
(Ë- 
tick°¨t
 ) > 
CLOCKSWITCH_TIMEOUT_VALUE
)

879  
HAL_TIMEOUT
;

885 
	`__HAL_RCC_GET_SYSCLK_SOURCE
(Ë!
RCC_CFGR_SWS_HSI
)

887 if((
	`HAL_GëTick
(Ë- 
tick°¨t
 ) > 
CLOCKSWITCH_TIMEOUT_VALUE
)

889  
HAL_TIMEOUT
;

896 
	`__HAL_FLASH_SET_LATENCY
(
FL©ícy
);

900 if((
FLASH
->
ACR
 & 
FLASH_ACR_LATENCY
Ë!
FL©ícy
)

902  
HAL_ERROR
;

907 if(((
RCC_ClkInôSåu˘
->
ClockTy≥
Ë& 
RCC_CLOCKTYPE_PCLK1
) == RCC_CLOCKTYPE_PCLK1)

909 
	`as£π_∑øm
(
	`IS_RCC_PCLK
(
RCC_ClkInôSåu˘
->
APB1CLKDividî
));

910 
	`MODIFY_REG
(
RCC
->
CFGR
, 
RCC_CFGR_PPRE1
, 
RCC_ClkInôSåu˘
->
APB1CLKDividî
);

914 if(((
RCC_ClkInôSåu˘
->
ClockTy≥
Ë& 
RCC_CLOCKTYPE_PCLK2
) == RCC_CLOCKTYPE_PCLK2)

916 
	`as£π_∑øm
(
	`IS_RCC_PCLK
(
RCC_ClkInôSåu˘
->
APB2CLKDividî
));

917 
	`MODIFY_REG
(
RCC
->
CFGR
, 
RCC_CFGR_PPRE2
, ((
RCC_ClkInôSåu˘
->
APB2CLKDividî
) << 3));

921 
	`HAL_InôTick
 (
TICK_INT_PRIORITY
);

923  
HAL_OK
;

924 
	}
}

972 
	$HAL_RCC_MCOC⁄fig
–
uöt32_t
 
RCC_MCOx
, uöt32_à
RCC_MCOSour˚
, uöt32_à
RCC_MCODiv
)

974 
GPIO_InôTy≥Def
 
GPIO_InôSåu˘
;

976 
	`as£π_∑øm
(
	`IS_RCC_MCO
(
RCC_MCOx
));

977 
	`as£π_∑øm
(
	`IS_RCC_MCODIV
(
RCC_MCODiv
));

978 
	`as£π_∑øm
(
	`IS_RCC_MCO1SOURCE
(
RCC_MCOSour˚
));

981 
	`__MCO1_CLK_ENABLE
();

984 if(
RCC_MCOx
 =
RCC_MCO1
)

986 
GPIO_InôSåu˘
.
Pö
 = 
MCO1_PIN
;

990 
GPIO_InôSåu˘
.
Pö
 = 
MCO2_PIN
;

992 
GPIO_InôSåu˘
.
Mode
 = 
GPIO_MODE_AF_PP
;

993 
GPIO_InôSåu˘
.
S≥ed
 = 
GPIO_SPEED_HIGH
;

994 
GPIO_InôSåu˘
.
PuŒ
 = 
GPIO_NOPULL
;

995 
GPIO_InôSåu˘
.
A…î«ã
 = 
GPIO_AF0_MCO
;

996 
	`HAL_GPIO_Inô
(
MCO1_GPIO_PORT
, &
GPIO_InôSåu˘
);

999 
	`MODIFY_REG
(
RCC
->
CFGR
, (
RCC_CFGR_MCOSEL
 | 
RCC_CFGR_MCO_PRE
), ((
RCC_MCOSour˚
 << 24 | 
RCC_MCODiv
 )));

1000 
	}
}

1012 
	$HAL_RCC_E«bÀCSS
()

1014 
	`SET_BIT
(
RCC
->
CR
, 
RCC_CR_CSSHSEON
) ;

1015 
	}
}

1051 
uöt32_t
 
	$HAL_RCC_GëSysClockFªq
()

1053 
uöt32_t
 
∂lmul
 = 0, 
∂ldiv
 = 0, 
∂lsour˚
 = 0, 
msú™ge
 = 0;

1054 
uöt32_t
 
sys˛ock‰eq
 = 0;

1059 
msú™ge
 = (
RCC
->
ICSCR
 & 
RCC_ICSCR_MSIRANGE
) >> 13;

1060 
msú™ge
 = 
MSIR™geTabÀ
[msirange];

1062 
RCC
->
CFGR
 & 
RCC_CFGR_SWS
)

1064 
RCC_CFGR_SWS_MSI
:

1066 
sys˛ock‰eq
 = 
msú™ge
;

1069 
RCC_CFGR_SWS_HSI
:

1071 i‡((
RCC
->
CR
 & 
RCC_CR_HSIDIVF
) != 0)

1073 
sys˛ock‰eq
 = (
HSI_VALUE
 >> 2);

1077 
sys˛ock‰eq
 = 
HSI_VALUE
;

1081 
RCC_CFGR_SWS_HSE
:

1083 
sys˛ock‰eq
 = 
HSE_VALUE
;

1086 
RCC_CFGR_SWS_PLL
:

1089 
∂lmul
 = 
RCC
->
CFGR
 & 
RCC_CFGR_PLLMUL
;

1090 
∂ldiv
 = 
RCC
->
CFGR
 & 
RCC_CFGR_PLLDIV
;

1091 
∂lmul
 = 
PLLMulTabÀ
[(pllmul >> 18)];

1092 
∂ldiv
 = (plldiv >> 22) + 1;

1094 
∂lsour˚
 = 
RCC
->
CFGR
 & 
RCC_CFGR_PLLSRC
;

1096 i‡(
∂lsour˚
 =
RCC_CFGR_PLLSRC_HSI
)

1099 
sys˛ock‰eq
 =(((
HSI_VALUE
Ë* 
∂lmul
Ë/ 
∂ldiv
);

1104 
sys˛ock‰eq
 = (((
HSE_VALUE
Ë* 
∂lmul
Ë/ 
∂ldiv
);

1110 
sys˛ock‰eq
 = 
msú™ge
;

1114  
sys˛ock‰eq
;

1115 
	}
}

1127 
uöt32_t
 
	$HAL_RCC_GëHCLKFªq
()

1129 
Sy°emC‹eClock
 = 
	`HAL_RCC_GëSysClockFªq
(Ë>> 
APBAHBPªscTabÀ
[((
RCC
->
CFGR
 & 
RCC_CFGR_HPRE
) >> 4)];

1131  (
Sy°emC‹eClock
);

1133 
	}
}

1142 
uöt32_t
 
	$HAL_RCC_GëPCLK1Fªq
()

1145  ( 
	`HAL_RCC_GëHCLKFªq
(Ë>> 
APBAHBPªscTabÀ
[((
RCC
->
CFGR
 & 
RCC_CFGR_PPRE1
) >> 8)]);

1147 
	}
}

1156 
uöt32_t
 
	$HAL_RCC_GëPCLK2Fªq
()

1159  ( 
	`HAL_RCC_GëHCLKFªq
(Ë>> 
APBAHBPªscTabÀ
[((
RCC
->
CFGR
 & 
RCC_CFGR_PPRE2
) >> 11)]);

1161 
	}
}

1170 
	$HAL_RCC_GëOscC⁄fig
(
RCC_OscInôTy≥Def
 *
RCC_OscInôSåu˘
)

1173 
RCC_OscInôSåu˘
->
Oscûœt‹Ty≥
 = 
RCC_OSCILLATORTYPE_HSE
 | 
RCC_OSCILLATORTYPE_MSI
 | 
RCC_OSCILLATORTYPE_HSI
 | \

1174 
RCC_OSCILLATORTYPE_HSI48
 | 
RCC_OSCILLATORTYPE_LSE
 | 
RCC_OSCILLATORTYPE_LSI
;

1177 if((
RCC
->
CR
 &
RCC_CR_HSEBYP
) == RCC_CR_HSEBYP)

1179 
RCC_OscInôSåu˘
->
HSESèã
 = 
RCC_HSE_BYPASS
;

1181 if((
RCC
->
CR
 &
RCC_CR_HSEON
) == RCC_CR_HSEON)

1183 
RCC_OscInôSåu˘
->
HSESèã
 = 
RCC_HSE_ON
;

1187 
RCC_OscInôSåu˘
->
HSESèã
 = 
RCC_HSE_OFF
;

1191 if((
RCC
->
CR
 &
RCC_CR_MSION
) == RCC_CR_MSION)

1193 
RCC_OscInôSåu˘
->
MSISèã
 = 
RCC_MSI_ON
;

1197 
RCC_OscInôSåu˘
->
MSISèã
 = 
RCC_MSI_OFF
;

1200 
RCC_OscInôSåu˘
->
MSICÆibøti⁄VÆue
 = (
uöt32_t
)((
RCC
->
CR
 &
RCC_ICSCR_MSITRIM
) >> 24);

1201 
RCC_OscInôSåu˘
->
MSIClockR™ge
 = (
uöt32_t
)((
RCC
->
ICSCR
 &
RCC_ICSCR_MSIRANGE
) >> 13);

1204 if((
RCC
->
CRRCR
 &
RCC_CRRCR_HSI48ON
) == RCC_CRRCR_HSI48ON)

1206 
RCC_OscInôSåu˘
->
HSI48Sèã
 = 
RCC_HSI48_ON
;

1210 
RCC_OscInôSåu˘
->
HSI48Sèã
 = 
RCC_HSI48_OFF
;

1214 if((
RCC
->
CR
 &
RCC_CR_HSION
) == RCC_CR_HSION)

1216 
RCC_OscInôSåu˘
->
HSISèã
 = 
RCC_HSI_ON
;

1220 
RCC_OscInôSåu˘
->
HSISèã
 = 
RCC_HSI_OFF
;

1223 
RCC_OscInôSåu˘
->
HSICÆibøti⁄VÆue
 = (
uöt32_t
)((
RCC
->
ICSCR
 &
RCC_ICSCR_HSITRIM
) >> 8);

1226 if((
RCC
->
CSR
 &
RCC_CSR_LSEBYP
) == RCC_CSR_LSEBYP)

1228 
RCC_OscInôSåu˘
->
LSESèã
 = 
RCC_LSE_BYPASS
;

1230 if((
RCC
->
CSR
 &
RCC_CSR_LSEON
) == RCC_CSR_LSEON)

1232 
RCC_OscInôSåu˘
->
LSESèã
 = 
RCC_LSE_ON
;

1236 
RCC_OscInôSåu˘
->
LSESèã
 = 
RCC_LSE_OFF
;

1240 if((
RCC
->
CSR
 &
RCC_CSR_LSION
) == RCC_CSR_LSION)

1242 
RCC_OscInôSåu˘
->
LSISèã
 = 
RCC_LSI_ON
;

1246 
RCC_OscInôSåu˘
->
LSISèã
 = 
RCC_LSI_OFF
;

1250 if((
RCC
->
CR
 &
RCC_CR_PLLON
) == RCC_CR_PLLON)

1252 
RCC_OscInôSåu˘
->
PLL
.
PLLSèã
 = 
RCC_PLL_ON
;

1256 
RCC_OscInôSåu˘
->
PLL
.
PLLSèã
 = 
RCC_PLL_OFF
;

1258 
RCC_OscInôSåu˘
->
PLL
.
PLLSour˚
 = (
uöt32_t
)(
RCC
->
CFGR
 & 
RCC_CFGR_PLLSRC
);

1259 
RCC_OscInôSåu˘
->
PLL
.
PLLMUL
 = (
uöt32_t
)(
RCC
->
CFGR
 & 
RCC_CFGR_PLLMUL
) >> 18;

1260 
RCC_OscInôSåu˘
->
PLL
.
PLLDIV
 = (
uöt32_t
)(
RCC
->
CFGR
 & 
RCC_CFGR_PLLDIV
) >> 22;

1262 
	}
}

1272 
	$HAL_RCC_GëClockC⁄fig
(
RCC_ClkInôTy≥Def
 *
RCC_ClkInôSåu˘
, 
uöt32_t
 *
pFL©ícy
)

1275 
RCC_ClkInôSåu˘
->
ClockTy≥
 = 
RCC_CLOCKTYPE_SYSCLK
 | 
RCC_CLOCKTYPE_HCLK
 | 
RCC_CLOCKTYPE_PCLK1
 | 
RCC_CLOCKTYPE_PCLK2
;

1278 
RCC_ClkInôSåu˘
->
SYSCLKSour˚
 = (
uöt32_t
)(
RCC
->
CFGR
 & 
RCC_CFGR_SW
);

1281 
RCC_ClkInôSåu˘
->
AHBCLKDividî
 = (
uöt32_t
)(
RCC
->
CFGR
 & 
RCC_CFGR_HPRE
);

1284 
RCC_ClkInôSåu˘
->
APB1CLKDividî
 = (
uöt32_t
)(
RCC
->
CFGR
 & 
RCC_CFGR_PPRE1
);

1287 
RCC_ClkInôSåu˘
->
APB2CLKDividî
 = (
uöt32_t
)((
RCC
->
CFGR
 & 
RCC_CFGR_PPRE2
) >> 3);

1290 *
pFL©ícy
 = (
uöt32_t
)(
FLASH
->
ACR
 & 
FLASH_ACR_LATENCY
);

1291 
	}
}

1299 
	$HAL_RCC_NMI_IRQH™dÀr
()

1302 if(
	`__HAL_RCC_GET_IT
(
RCC_IT_CSS
))

1305 
	`HAL_RCC_CCSCÆlback
();

1308 
	`__HAL_RCC_CLEAR_IT
(
RCC_IT_CSS
);

1310 
	}
}

1317 
__wók
 
	$HAL_RCC_CCSCÆlback
()

1322 
	}
}

	@C:\emblocks\STM32L053_DISCO_epaper_cnt\STM32L0xx_HAL_Driver\Src\stm32l0xx_hal_spi.c

121 
	~"°m32l0xx_hÆ.h
"

132 #ifde‡
HAL_SPI_MODULE_ENABLED


136 
	#SPI_TIMEOUT_VALUE
 100

	)

140 
SPI_TxClo£IRQH™dÀr
(
SPI_H™dÀTy≥Def
 *
h•i
);

141 
SPI_TxISR
(
SPI_H™dÀTy≥Def
 *
h•i
);

142 
SPI_RxClo£IRQH™dÀr
(
SPI_H™dÀTy≥Def
 *
h•i
);

143 
SPI_2LöesRxISR
(
SPI_H™dÀTy≥Def
 *
h•i
);

144 
SPI_RxISR
(
SPI_H™dÀTy≥Def
 *
h•i
);

145 
SPI_DMATønsmôC∂t
(
DMA_H™dÀTy≥Def
 *
hdma
);

146 
SPI_DMARe˚iveC∂t
(
DMA_H™dÀTy≥Def
 *
hdma
);

147 
SPI_DMATønsmôRe˚iveC∂t
(
DMA_H™dÀTy≥Def
 *
hdma
);

148 
SPI_DMAHÆfTønsmôC∂t
(
DMA_H™dÀTy≥Def
 *
hdma
);

149 
SPI_DMAHÆfRe˚iveC∂t
(
DMA_H™dÀTy≥Def
 *
hdma
);

150 
SPI_DMAHÆfTønsmôRe˚iveC∂t
(
DMA_H™dÀTy≥Def
 *
hdma
);

151 
SPI_DMAEº‹
(
DMA_H™dÀTy≥Def
 *
hdma
);

152 
HAL_SètusTy≥Def
 
SPI_WaôOnFœgU¡ûTimeout
(
SPI_H™dÀTy≥Def
 *
h•i
, 
uöt32_t
 
Fœg
, 
FœgSètus
 
Sètus
, uöt32_à
Timeout
);

200 
HAL_SètusTy≥Def
 
	$HAL_SPI_Inô
(
SPI_H™dÀTy≥Def
 *
h•i
)

203 if(
h•i
 =
NULL
)

205  
HAL_ERROR
;

209 
	`as£π_∑øm
(
	`IS_SPI_MODE
(
h•i
->
Inô
.
Mode
));

210 
	`as£π_∑øm
(
	`IS_SPI_DIRECTION_MODE
(
h•i
->
Inô
.
Dúe˘i⁄
));

211 
	`as£π_∑øm
(
	`IS_SPI_DATASIZE
(
h•i
->
Inô
.
D©aSize
));

212 
	`as£π_∑øm
(
	`IS_SPI_CPOL
(
h•i
->
Inô
.
CLKPﬁ¨ôy
));

213 
	`as£π_∑øm
(
	`IS_SPI_CPHA
(
h•i
->
Inô
.
CLKPha£
));

214 
	`as£π_∑øm
(
	`IS_SPI_NSS
(
h•i
->
Inô
.
NSS
));

215 
	`as£π_∑øm
(
	`IS_SPI_BAUDRATE_PRESCALER
(
h•i
->
Inô
.
BaudR©ePªsˇÀr
));

216 
	`as£π_∑øm
(
	`IS_SPI_FIRST_BIT
(
h•i
->
Inô
.
Fú°Bô
));

217 
	`as£π_∑øm
(
	`IS_SPI_TIMODE
(
h•i
->
Inô
.
TIMode
));

218 
	`as£π_∑øm
(
	`IS_SPI_CRC_CALCULATION
(
h•i
->
Inô
.
CRCCÆcuœti⁄
));

219 
	`as£π_∑øm
(
	`IS_SPI_CRC_POLYNOMIAL
(
h•i
->
Inô
.
CRCPﬁynomül
));

221 if(
h•i
->
Sèã
 =
HAL_SPI_STATE_RESET
)

224 
	`HAL_SPI_M•Inô
(
h•i
);

227 
h•i
->
Sèã
 = 
HAL_SPI_STATE_BUSY
;

230 
	`__HAL_SPI_DISABLE
(
h•i
);

235 
h•i
->
In°™˚
->
CR1
 = (h•i->
Inô
.
Mode
 | h•i->Inô.
Dúe˘i⁄
 | h•i->Inô.
D©aSize
 |

236 
h•i
->
Inô
.
CLKPﬁ¨ôy
 | h•i->Inô.
CLKPha£
 | (h•i->Inô.
NSS
 & 
SPI_CR1_SSM
) |

237 
h•i
->
Inô
.
BaudR©ePªsˇÀr
 | h•i->Inô.
Fú°Bô
 | h•i->Inô.
CRCCÆcuœti⁄
);

240 
h•i
->
In°™˚
->
CR2
 = (((h•i->
Inô
.
NSS
 >> 16Ë& 
SPI_CR2_SSOE
Ë| h•i->Inô.
TIMode
);

244 
h•i
->
In°™˚
->
CRCPR
 = h•i->
Inô
.
CRCPﬁynomül
;

247 
h•i
->
In°™˚
->
I2SCFGR
 &(
uöt32_t
)~((uöt32_t)
SPI_I2SCFGR_I2SMOD
);

249 
h•i
->
Eº‹Code
 = 
HAL_SPI_ERROR_NONE
;

250 
h•i
->
Sèã
 = 
HAL_SPI_STATE_READY
;

252  
HAL_OK
;

253 
	}
}

261 
HAL_SètusTy≥Def
 
	$HAL_SPI_DeInô
(
SPI_H™dÀTy≥Def
 *
h•i
)

264 if(
h•i
 =
NULL
)

266  
HAL_ERROR
;

269 
h•i
->
Sèã
 = 
HAL_SPI_STATE_BUSY
;

272 
	`__HAL_SPI_DISABLE
(
h•i
);

275 
	`HAL_SPI_M•DeInô
(
h•i
);

277 
h•i
->
Eº‹Code
 = 
HAL_SPI_ERROR_NONE
;

278 
h•i
->
Sèã
 = 
HAL_SPI_STATE_RESET
;

281 
	`__HAL_UNLOCK
(
h•i
);

283  
HAL_OK
;

284 
	}
}

292 
__wók
 
	$HAL_SPI_M•Inô
(
SPI_H™dÀTy≥Def
 *
h•i
)

297 
	}
}

305 
__wók
 
	$HAL_SPI_M•DeInô
(
SPI_H™dÀTy≥Def
 *
h•i
)

310 
	}
}

376 
HAL_SètusTy≥Def
 
	$HAL_SPI_Tønsmô
(
SPI_H™dÀTy≥Def
 *
h•i
, 
uöt8_t
 *
pD©a
, 
uöt16_t
 
Size
, 
uöt32_t
 
Timeout
)

379 if(
h•i
->
Sèã
 =
HAL_SPI_STATE_READY
)

381 if((
pD©a
 =
NULL
 ) || (
Size
 == 0))

383  
HAL_ERROR
;

387 
	`as£π_∑øm
(
	`IS_SPI_DIRECTION_2LINES_OR_1LINE
(
h•i
->
Inô
.
Dúe˘i⁄
));

390 
	`__HAL_LOCK
(
h•i
);

393 
h•i
->
Sèã
 = 
HAL_SPI_STATE_BUSY_TX
;

394 
h•i
->
Eº‹Code
 = 
HAL_SPI_ERROR_NONE
;

396 
h•i
->
pTxBuffPå
 = 
pD©a
;

397 
h•i
->
TxX„rSize
 = 
Size
;

398 
h•i
->
TxX„rCou¡
 = 
Size
;

401 
h•i
->
TxISR
 = 0;

402 
h•i
->
RxISR
 = 0;

403 
h•i
->
RxX„rSize
 = 0;

404 
h•i
->
RxX„rCou¡
 = 0;

407 if(
h•i
->
Inô
.
CRCCÆcuœti⁄
 =
SPI_CRCCALCULATION_ENABLED
)

409 
	`__HAL_SPI_RESET_CRC
(
h•i
);

412 if(
h•i
->
Inô
.
Dúe˘i⁄
 =
SPI_DIRECTION_1LINE
)

415 
	`__HAL_SPI_1LINE_TX
(
h•i
);

419 if((
h•i
->
In°™˚
->
CR1
 &
SPI_CR1_SPE
) != SPI_CR1_SPE)

422 
	`__HAL_SPI_ENABLE
(
h•i
);

426 if(
h•i
->
Inô
.
D©aSize
 =
SPI_DATASIZE_8BIT
)

429 if((
h•i
->
Inô
.
Mode
 =
SPI_MODE_SLAVE
)|| (h•i->
TxX„rCou¡
 == 0x01))

431 
h•i
->
In°™˚
->
DR
 = (*h•i->
pTxBuffPå
++);

432 
h•i
->
TxX„rCou¡
--;

435 
h•i
->
TxX„rCou¡
 > 0)

438 if(
	`SPI_WaôOnFœgU¡ûTimeout
(
h•i
, 
SPI_FLAG_TXE
, 
RESET
, 
Timeout
Ë!
HAL_OK
)

440  
HAL_TIMEOUT
;

442 
h•i
->
In°™˚
->
DR
 = (*h•i->
pTxBuffPå
++);

443 
h•i
->
TxX„rCou¡
--;

446 if(
h•i
->
Inô
.
CRCCÆcuœti⁄
 =
SPI_CRCCALCULATION_ENABLED
)

448 
h•i
->
In°™˚
->
CR1
 |
SPI_CR1_CRCNEXT
;

454 if((
h•i
->
Inô
.
Mode
 =
SPI_MODE_SLAVE
Ë|| (h•i->
TxX„rCou¡
 == 0x01))

456 
h•i
->
In°™˚
->
DR
 = *((
uöt16_t
*)h•i->
pTxBuffPå
);

457 
h•i
->
pTxBuffPå
+=2;

458 
h•i
->
TxX„rCou¡
--;

461 
h•i
->
TxX„rCou¡
 > 0)

464 if(
	`SPI_WaôOnFœgU¡ûTimeout
(
h•i
, 
SPI_FLAG_TXE
, 
RESET
, 
Timeout
Ë!
HAL_OK
)

466  
HAL_TIMEOUT
;

468 
h•i
->
In°™˚
->
DR
 = *((
uöt16_t
*)h•i->
pTxBuffPå
);

469 
h•i
->
pTxBuffPå
+=2;

470 
h•i
->
TxX„rCou¡
--;

473 if(
h•i
->
Inô
.
CRCCÆcuœti⁄
 =
SPI_CRCCALCULATION_ENABLED
)

475 
h•i
->
In°™˚
->
CR1
 |
SPI_CR1_CRCNEXT
;

480 if(
	`SPI_WaôOnFœgU¡ûTimeout
(
h•i
, 
SPI_FLAG_TXE
, 
RESET
, 
Timeout
Ë!
HAL_OK
)

482 
h•i
->
Eº‹Code
 |
HAL_SPI_ERROR_FLAG
;

483  
HAL_TIMEOUT
;

487 if(
	`SPI_WaôOnFœgU¡ûTimeout
(
h•i
, 
SPI_FLAG_BSY
, 
SET
, 
Timeout
Ë!
HAL_OK
)

489 
h•i
->
Eº‹Code
 |
HAL_SPI_ERROR_FLAG
;

490  
HAL_TIMEOUT
;

494 if(
h•i
->
Inô
.
Dúe˘i⁄
 =
SPI_DIRECTION_2LINES
)

496 
	`__HAL_SPI_CLEAR_OVRFLAG
(
h•i
);

499 
h•i
->
Sèã
 = 
HAL_SPI_STATE_READY
;

502 
	`__HAL_UNLOCK
(
h•i
);

504  
HAL_OK
;

508  
HAL_BUSY
;

510 
	}
}

521 
HAL_SètusTy≥Def
 
	$HAL_SPI_Re˚ive
(
SPI_H™dÀTy≥Def
 *
h•i
, 
uöt8_t
 *
pD©a
, 
uöt16_t
 
Size
, 
uöt32_t
 
Timeout
)

523 
__IO
 
uöt16_t
 
tm¥eg
;

524 
uöt32_t
 
tmp
 = 0;

526 if(
h•i
->
Sèã
 =
HAL_SPI_STATE_READY
)

528 if((
pD©a
 =
NULL
 ) || (
Size
 == 0))

530  
HAL_ERROR
;

534 
	`__HAL_LOCK
(
h•i
);

537 
h•i
->
Sèã
 = 
HAL_SPI_STATE_BUSY_RX
;

538 
h•i
->
Eº‹Code
 = 
HAL_SPI_ERROR_NONE
;

540 
h•i
->
pRxBuffPå
 = 
pD©a
;

541 
h•i
->
RxX„rSize
 = 
Size
;

542 
h•i
->
RxX„rCou¡
 = 
Size
;

545 
h•i
->
RxISR
 = 0;

546 
h•i
->
TxISR
 = 0;

547 
h•i
->
TxX„rSize
 = 0;

548 
h•i
->
TxX„rCou¡
 = 0;

551 if(
h•i
->
Inô
.
Dúe˘i⁄
 =
SPI_DIRECTION_1LINE
)

553 
	`__HAL_SPI_1LINE_RX
(
h•i
);

557 if(
h•i
->
Inô
.
CRCCÆcuœti⁄
 =
SPI_CRCCALCULATION_ENABLED
)

559 
	`__HAL_SPI_RESET_CRC
(
h•i
);

562 if((
h•i
->
Inô
.
Mode
 =
SPI_MODE_MASTER
Ë&& (h•i->Inô.
Dúe˘i⁄
 =
SPI_DIRECTION_2LINES
))

565 
	`__HAL_UNLOCK
(
h•i
);

568  
	`HAL_SPI_TønsmôRe˚ive
(
h•i
, 
pD©a
,ÖD©a, 
Size
, 
Timeout
);

572 if((
h•i
->
In°™˚
->
CR1
 &
SPI_CR1_SPE
) != SPI_CR1_SPE)

575 
	`__HAL_SPI_ENABLE
(
h•i
);

579 if(
h•i
->
Inô
.
D©aSize
 =
SPI_DATASIZE_8BIT
)

581 
h•i
->
RxX„rCou¡
 > 1)

584 if(
	`SPI_WaôOnFœgU¡ûTimeout
(
h•i
, 
SPI_FLAG_RXNE
, 
RESET
, 
Timeout
Ë!
HAL_OK
)

586  
HAL_TIMEOUT
;

589 (*
h•i
->
pRxBuffPå
++Ëh•i->
In°™˚
->
DR
;

590 
h•i
->
RxX„rCou¡
--;

593 if(
h•i
->
Inô
.
CRCCÆcuœti⁄
 =
SPI_CRCCALCULATION_ENABLED
)

595 
h•i
->
In°™˚
->
CR1
 |
SPI_CR1_CRCNEXT
;

601 
h•i
->
RxX„rCou¡
 > 1)

604 if(
	`SPI_WaôOnFœgU¡ûTimeout
(
h•i
, 
SPI_FLAG_RXNE
, 
RESET
, 
Timeout
Ë!
HAL_OK
)

606  
HAL_TIMEOUT
;

609 *((
uöt16_t
*)
h•i
->
pRxBuffPå
Ëh•i->
In°™˚
->
DR
;

610 
h•i
->
pRxBuffPå
+=2;

611 
h•i
->
RxX„rCou¡
--;

614 if(
h•i
->
Inô
.
CRCCÆcuœti⁄
 =
SPI_CRCCALCULATION_ENABLED
)

616 
h•i
->
In°™˚
->
CR1
 |
SPI_CR1_CRCNEXT
;

621 if(
	`SPI_WaôOnFœgU¡ûTimeout
(
h•i
, 
SPI_FLAG_RXNE
, 
RESET
, 
Timeout
Ë!
HAL_OK
)

623  
HAL_TIMEOUT
;

627 if(
h•i
->
Inô
.
D©aSize
 =
SPI_DATASIZE_8BIT
)

629 (*
h•i
->
pRxBuffPå
++Ëh•i->
In°™˚
->
DR
;

634 *((
uöt16_t
*)
h•i
->
pRxBuffPå
Ëh•i->
In°™˚
->
DR
;

635 
h•i
->
pRxBuffPå
+=2;

637 
h•i
->
RxX„rCou¡
--;

640 if(
h•i
->
Inô
.
CRCCÆcuœti⁄
 =
SPI_CRCCALCULATION_ENABLED
)

642 if(
	`SPI_WaôOnFœgU¡ûTimeout
(
h•i
, 
SPI_FLAG_RXNE
, 
RESET
, 
Timeout
Ë!
HAL_OK
)

644 
h•i
->
Eº‹Code
 |
HAL_SPI_ERROR_CRC
;

645  
HAL_TIMEOUT
;

649 
tm¥eg
 = 
h•i
->
In°™˚
->
DR
;

652 if((
h•i
->
Inô
.
Mode
 =
SPI_MODE_MASTER
)&&((h•i->Inô.
Dúe˘i⁄
 =
SPI_DIRECTION_1LINE
)||(h•i->Inô.Dúe˘i⁄ =
SPI_DIRECTION_2LINES_RXONLY
)))

655 
	`__HAL_SPI_DISABLE
(
h•i
);

658 
h•i
->
Sèã
 = 
HAL_SPI_STATE_READY
;

660 
tmp
 = 
	`__HAL_SPI_GET_FLAG
(
h•i
, 
SPI_FLAG_CRCERR
);

662 if((
h•i
->
Inô
.
CRCCÆcuœti⁄
 =
SPI_CRCCALCULATION_ENABLED
Ë&& (
tmp
 !
RESET
))

664 
h•i
->
Eº‹Code
 |
HAL_SPI_ERROR_CRC
;

667 
	`__HAL_SPI_RESET_CRC
(
h•i
);

670 
	`__HAL_UNLOCK
(
h•i
);

672  
HAL_ERROR
;

676 
	`__HAL_UNLOCK
(
h•i
);

678  
HAL_OK
;

682  
HAL_BUSY
;

684 
	}
}

696 
HAL_SètusTy≥Def
 
	$HAL_SPI_TønsmôRe˚ive
(
SPI_H™dÀTy≥Def
 *
h•i
, 
uöt8_t
 *
pTxD©a
, uöt8_à*
pRxD©a
, 
uöt16_t
 
Size
, 
uöt32_t
 
Timeout
)

698 
__IO
 
uöt16_t
 
tm¥eg
;

699 
uöt32_t
 
tmp°©e
 = 0, 
tmp
 = 0;

701 
tmp°©e
 = 
h•i
->
Sèã
;

702 if((
tmp°©e
 =
HAL_SPI_STATE_READY
Ë|| (tmp°©ê=
HAL_SPI_STATE_BUSY_RX
))

704 if((
pTxD©a
 =
NULL
 ) || (
pRxD©a
 =NULL ) || (
Size
 == 0))

706  
HAL_ERROR
;

710 
	`as£π_∑øm
(
	`IS_SPI_DIRECTION_2LINES
(
h•i
->
Inô
.
Dúe˘i⁄
));

713 
	`__HAL_LOCK
(
h•i
);

716 if(
h•i
->
Sèã
 =
HAL_SPI_STATE_READY
)

718 
h•i
->
Sèã
 = 
HAL_SPI_STATE_BUSY_TX_RX
;

722 
h•i
->
Eº‹Code
 = 
HAL_SPI_ERROR_NONE
;

724 
h•i
->
pRxBuffPå
 = 
pRxD©a
;

725 
h•i
->
RxX„rSize
 = 
Size
;

726 
h•i
->
RxX„rCou¡
 = 
Size
;

728 
h•i
->
pTxBuffPå
 = 
pTxD©a
;

729 
h•i
->
TxX„rSize
 = 
Size
;

730 
h•i
->
TxX„rCou¡
 = 
Size
;

733 
h•i
->
RxISR
 = 0;

734 
h•i
->
TxISR
 = 0;

737 if(
h•i
->
Inô
.
CRCCÆcuœti⁄
 =
SPI_CRCCALCULATION_ENABLED
)

739 
	`__HAL_SPI_RESET_CRC
(
h•i
);

743 if((
h•i
->
In°™˚
->
CR1
 &
SPI_CR1_SPE
) != SPI_CR1_SPE)

746 
	`__HAL_SPI_ENABLE
(
h•i
);

750 if(
h•i
->
Inô
.
D©aSize
 =
SPI_DATASIZE_16BIT
)

752 if((
h•i
->
Inô
.
Mode
 =
SPI_MODE_SLAVE
Ë|| ((h•i->Inô.Modê=
SPI_MODE_MASTER
Ë&& (h•i->
TxX„rCou¡
 == 0x01)))

754 
h•i
->
In°™˚
->
DR
 = *((
uöt16_t
*)h•i->
pTxBuffPå
);

755 
h•i
->
pTxBuffPå
+=2;

756 
h•i
->
TxX„rCou¡
--;

758 if(
h•i
->
TxX„rCou¡
 == 0)

761 if(
h•i
->
Inô
.
CRCCÆcuœti⁄
 =
SPI_CRCCALCULATION_ENABLED
)

763 
h•i
->
In°™˚
->
CR1
 |
SPI_CR1_CRCNEXT
;

767 if(
	`SPI_WaôOnFœgU¡ûTimeout
(
h•i
, 
SPI_FLAG_RXNE
, 
RESET
, 
Timeout
Ë!
HAL_OK
)

769  
HAL_TIMEOUT
;

772 *((
uöt16_t
*)
h•i
->
pRxBuffPå
Ëh•i->
In°™˚
->
DR
;

773 
h•i
->
pRxBuffPå
+=2;

774 
h•i
->
RxX„rCou¡
--;

778 
h•i
->
TxX„rCou¡
 > 0)

781 if(
	`SPI_WaôOnFœgU¡ûTimeout
(
h•i
, 
SPI_FLAG_TXE
, 
RESET
, 
Timeout
Ë!
HAL_OK
)

783  
HAL_TIMEOUT
;

786 
h•i
->
In°™˚
->
DR
 = *((
uöt16_t
*)h•i->
pTxBuffPå
);

787 
h•i
->
pTxBuffPå
+=2;

788 
h•i
->
TxX„rCou¡
--;

791 if((
h•i
->
TxX„rCou¡
 =0Ë&& (h•i->
Inô
.
CRCCÆcuœti⁄
 =
SPI_CRCCALCULATION_ENABLED
))

793 
h•i
->
In°™˚
->
CR1
 |
SPI_CR1_CRCNEXT
;

797 if(
	`SPI_WaôOnFœgU¡ûTimeout
(
h•i
, 
SPI_FLAG_RXNE
, 
RESET
, 
Timeout
Ë!
HAL_OK
)

799  
HAL_TIMEOUT
;

802 *((
uöt16_t
*)
h•i
->
pRxBuffPå
Ëh•i->
In°™˚
->
DR
;

803 
h•i
->
pRxBuffPå
+=2;

804 
h•i
->
RxX„rCou¡
--;

807 if(
h•i
->
Inô
.
Mode
 =
SPI_MODE_SLAVE
)

810 if(
	`SPI_WaôOnFœgU¡ûTimeout
(
h•i
, 
SPI_FLAG_RXNE
, 
RESET
, 
Timeout
Ë!
HAL_OK
)

812  
HAL_TIMEOUT
;

815 *((
uöt16_t
*)
h•i
->
pRxBuffPå
Ëh•i->
In°™˚
->
DR
;

816 
h•i
->
pRxBuffPå
+=2;

817 
h•i
->
RxX„rCou¡
--;

824 if((
h•i
->
Inô
.
Mode
 =
SPI_MODE_SLAVE
Ë|| ((h•i->Inô.Modê=
SPI_MODE_MASTER
Ë&& (h•i->
TxX„rCou¡
 == 0x01)))

826 
h•i
->
In°™˚
->
DR
 = (*h•i->
pTxBuffPå
++);

827 
h•i
->
TxX„rCou¡
--;

829 if(
h•i
->
TxX„rCou¡
 == 0)

832 if(
h•i
->
Inô
.
CRCCÆcuœti⁄
 =
SPI_CRCCALCULATION_ENABLED
)

834 
h•i
->
In°™˚
->
CR1
 |
SPI_CR1_CRCNEXT
;

838 if(
	`SPI_WaôOnFœgU¡ûTimeout
(
h•i
, 
SPI_FLAG_RXNE
, 
RESET
, 
Timeout
Ë!
HAL_OK
)

840  
HAL_TIMEOUT
;

843 (*
h•i
->
pRxBuffPå
Ëh•i->
In°™˚
->
DR
;

844 
h•i
->
RxX„rCou¡
--;

848 
h•i
->
TxX„rCou¡
 > 0)

851 if(
	`SPI_WaôOnFœgU¡ûTimeout
(
h•i
, 
SPI_FLAG_TXE
, 
RESET
, 
Timeout
Ë!
HAL_OK
)

853  
HAL_TIMEOUT
;

856 
h•i
->
In°™˚
->
DR
 = (*h•i->
pTxBuffPå
++);

857 
h•i
->
TxX„rCou¡
--;

860 if((
h•i
->
TxX„rCou¡
 =0Ë&& (h•i->
Inô
.
CRCCÆcuœti⁄
 =
SPI_CRCCALCULATION_ENABLED
))

862 
h•i
->
In°™˚
->
CR1
 |
SPI_CR1_CRCNEXT
;

866 if(
	`SPI_WaôOnFœgU¡ûTimeout
(
h•i
, 
SPI_FLAG_RXNE
, 
RESET
, 
Timeout
Ë!
HAL_OK
)

868  
HAL_TIMEOUT
;

871 (*
h•i
->
pRxBuffPå
++Ëh•i->
In°™˚
->
DR
;

872 
h•i
->
RxX„rCou¡
--;

874 if(
h•i
->
Inô
.
Mode
 =
SPI_MODE_SLAVE
)

877 if(
	`SPI_WaôOnFœgU¡ûTimeout
(
h•i
, 
SPI_FLAG_RXNE
, 
RESET
, 
Timeout
Ë!
HAL_OK
)

879  
HAL_TIMEOUT
;

882 (*
h•i
->
pRxBuffPå
++Ëh•i->
In°™˚
->
DR
;

883 
h•i
->
RxX„rCou¡
--;

889 if(
h•i
->
Inô
.
CRCCÆcuœti⁄
 =
SPI_CRCCALCULATION_ENABLED
)

892 if(
	`SPI_WaôOnFœgU¡ûTimeout
(
h•i
, 
SPI_FLAG_RXNE
, 
RESET
, 
Timeout
Ë!
HAL_OK
)

894 
h•i
->
Eº‹Code
 |
HAL_SPI_ERROR_CRC
;

895  
HAL_TIMEOUT
;

898 
tm¥eg
 = 
h•i
->
In°™˚
->
DR
;

902 if(
	`SPI_WaôOnFœgU¡ûTimeout
(
h•i
, 
SPI_FLAG_BSY
, 
SET
, 
Timeout
Ë!
HAL_OK
)

904 
h•i
->
Eº‹Code
 |
HAL_SPI_ERROR_FLAG
;

905  
HAL_TIMEOUT
;

908 
h•i
->
Sèã
 = 
HAL_SPI_STATE_READY
;

910 
tmp
 = 
	`__HAL_SPI_GET_FLAG
(
h•i
, 
SPI_FLAG_CRCERR
);

912 if((
h•i
->
Inô
.
CRCCÆcuœti⁄
 =
SPI_CRCCALCULATION_ENABLED
Ë&& (
tmp
 !
RESET
))

914 
h•i
->
Eº‹Code
 |
HAL_SPI_ERROR_CRC
;

917 if(
h•i
->
Inô
.
CRCCÆcuœti⁄
 =
SPI_CRCCALCULATION_ENABLED
)

919 
	`__HAL_SPI_RESET_CRC
(
h•i
);

923 
	`__HAL_UNLOCK
(
h•i
);

925  
HAL_ERROR
;

929 
	`__HAL_UNLOCK
(
h•i
);

931  
HAL_OK
;

935  
HAL_BUSY
;

937 
	}
}

947 
HAL_SètusTy≥Def
 
	$HAL_SPI_Tønsmô_IT
(
SPI_H™dÀTy≥Def
 *
h•i
, 
uöt8_t
 *
pD©a
, 
uöt16_t
 
Size
)

949 if(
h•i
->
Sèã
 =
HAL_SPI_STATE_READY
)

951 if((
pD©a
 =
NULL
Ë|| (
Size
 == 0))

953  
HAL_ERROR
;

957 
	`as£π_∑øm
(
	`IS_SPI_DIRECTION_2LINES_OR_1LINE
(
h•i
->
Inô
.
Dúe˘i⁄
));

960 
	`__HAL_LOCK
(
h•i
);

963 
h•i
->
Sèã
 = 
HAL_SPI_STATE_BUSY_TX
;

964 
h•i
->
Eº‹Code
 = 
HAL_SPI_ERROR_NONE
;

966 
h•i
->
TxISR
 = &
SPI_TxISR
;

967 
h•i
->
pTxBuffPå
 = 
pD©a
;

968 
h•i
->
TxX„rSize
 = 
Size
;

969 
h•i
->
TxX„rCou¡
 = 
Size
;

972 
h•i
->
RxISR
 = 0;

973 
h•i
->
RxX„rSize
 = 0;

974 
h•i
->
RxX„rCou¡
 = 0;

977 if(
h•i
->
Inô
.
Dúe˘i⁄
 =
SPI_DIRECTION_1LINE
)

979 
	`__HAL_SPI_1LINE_TX
(
h•i
);

983 if(
h•i
->
Inô
.
CRCCÆcuœti⁄
 =
SPI_CRCCALCULATION_ENABLED
)

985 
	`__HAL_SPI_RESET_CRC
(
h•i
);

988 i‡(
h•i
->
Inô
.
Dúe˘i⁄
 =
SPI_DIRECTION_2LINES
)

990 
	`__HAL_SPI_ENABLE_IT
(
h•i
, (
SPI_IT_TXE
));

994 
	`__HAL_SPI_ENABLE_IT
(
h•i
, (
SPI_IT_TXE
 | 
SPI_IT_ERR
));

997 
	`__HAL_UNLOCK
(
h•i
);

1000 if((
h•i
->
In°™˚
->
CR1
 &
SPI_CR1_SPE
) != SPI_CR1_SPE)

1003 
	`__HAL_SPI_ENABLE
(
h•i
);

1006  
HAL_OK
;

1010  
HAL_BUSY
;

1012 
	}
}

1022 
HAL_SètusTy≥Def
 
	$HAL_SPI_Re˚ive_IT
(
SPI_H™dÀTy≥Def
 *
h•i
, 
uöt8_t
 *
pD©a
, 
uöt16_t
 
Size
)

1024 if(
h•i
->
Sèã
 =
HAL_SPI_STATE_READY
)

1026 if((
pD©a
 =
NULL
Ë|| (
Size
 == 0))

1028  
HAL_ERROR
;

1032 
	`__HAL_LOCK
(
h•i
);

1035 
h•i
->
Sèã
 = 
HAL_SPI_STATE_BUSY_RX
;

1036 
h•i
->
Eº‹Code
 = 
HAL_SPI_ERROR_NONE
;

1038 
h•i
->
RxISR
 = &
SPI_RxISR
;

1039 
h•i
->
pRxBuffPå
 = 
pD©a
;

1040 
h•i
->
RxX„rSize
 = 
Size
;

1041 
h•i
->
RxX„rCou¡
 = 
Size
 ;

1044 
h•i
->
TxISR
 = 0;

1045 
h•i
->
TxX„rSize
 = 0;

1046 
h•i
->
TxX„rCou¡
 = 0;

1049 if(
h•i
->
Inô
.
Dúe˘i⁄
 =
SPI_DIRECTION_1LINE
)

1051 
	`__HAL_SPI_1LINE_RX
(
h•i
);

1053 if((
h•i
->
Inô
.
Dúe˘i⁄
 =
SPI_DIRECTION_2LINES
Ë&& (h•i->Inô.
Mode
 =
SPI_MODE_MASTER
))

1056 
	`__HAL_UNLOCK
(
h•i
);

1059  
	`HAL_SPI_TønsmôRe˚ive_IT
(
h•i
, 
pD©a
,ÖD©a, 
Size
);

1063 if(
h•i
->
Inô
.
CRCCÆcuœti⁄
 =
SPI_CRCCALCULATION_ENABLED
)

1065 
	`__HAL_SPI_RESET_CRC
(
h•i
);

1069 
	`__HAL_SPI_ENABLE_IT
(
h•i
, (
SPI_IT_RXNE
 | 
SPI_IT_ERR
));

1072 
	`__HAL_UNLOCK
(
h•i
);

1079 if((
h•i
->
In°™˚
->
CR1
 &
SPI_CR1_SPE
) != SPI_CR1_SPE)

1082 
	`__HAL_SPI_ENABLE
(
h•i
);

1085  
HAL_OK
;

1089  
HAL_BUSY
;

1091 
	}
}

1102 
HAL_SètusTy≥Def
 
	$HAL_SPI_TønsmôRe˚ive_IT
(
SPI_H™dÀTy≥Def
 *
h•i
, 
uöt8_t
 *
pTxD©a
, uöt8_à*
pRxD©a
, 
uöt16_t
 
Size
)

1104 
uöt32_t
 
tmp°©e
 = 0;

1106 
tmp°©e
 = 
h•i
->
Sèã
;

1107 if((
tmp°©e
 =
HAL_SPI_STATE_READY
) || \

1108 ((
h•i
->
Inô
.
Mode
 =
SPI_MODE_MASTER
Ë&& (h•i->Inô.
Dúe˘i⁄
 =
SPI_DIRECTION_2LINES
Ë&& (
tmp°©e
 =
HAL_SPI_STATE_BUSY_RX
)))

1110 if((
pTxD©a
 =
NULL
 ) || (
pRxD©a
 =NULL ) || (
Size
 == 0))

1112  
HAL_ERROR
;

1116 
	`as£π_∑øm
(
	`IS_SPI_DIRECTION_2LINES
(
h•i
->
Inô
.
Dúe˘i⁄
));

1119 
	`__HAL_LOCK
(
h•i
);

1122 if(
h•i
->
Sèã
 !
HAL_SPI_STATE_BUSY_RX
)

1124 
h•i
->
Sèã
 = 
HAL_SPI_STATE_BUSY_TX_RX
;

1128 
h•i
->
Eº‹Code
 = 
HAL_SPI_ERROR_NONE
;

1130 
h•i
->
TxISR
 = &
SPI_TxISR
;

1131 
h•i
->
pTxBuffPå
 = 
pTxD©a
;

1132 
h•i
->
TxX„rSize
 = 
Size
;

1133 
h•i
->
TxX„rCou¡
 = 
Size
;

1135 
h•i
->
RxISR
 = &
SPI_2LöesRxISR
;

1136 
h•i
->
pRxBuffPå
 = 
pRxD©a
;

1137 
h•i
->
RxX„rSize
 = 
Size
;

1138 
h•i
->
RxX„rCou¡
 = 
Size
;

1141 if(
h•i
->
Inô
.
CRCCÆcuœti⁄
 =
SPI_CRCCALCULATION_ENABLED
)

1143 
	`__HAL_SPI_RESET_CRC
(
h•i
);

1147 
	`__HAL_SPI_ENABLE_IT
(
h•i
, (
SPI_IT_TXE
 | 
SPI_IT_RXNE
 | 
SPI_IT_ERR
));

1150 
	`__HAL_UNLOCK
(
h•i
);

1153 if((
h•i
->
In°™˚
->
CR1
 &
SPI_CR1_SPE
) != SPI_CR1_SPE)

1156 
	`__HAL_SPI_ENABLE
(
h•i
);

1159  
HAL_OK
;

1163  
HAL_BUSY
;

1165 
	}
}

1175 
HAL_SètusTy≥Def
 
	$HAL_SPI_Tønsmô_DMA
(
SPI_H™dÀTy≥Def
 *
h•i
, 
uöt8_t
 *
pD©a
, 
uöt16_t
 
Size
)

1177 if(
h•i
->
Sèã
 =
HAL_SPI_STATE_READY
)

1179 if((
pD©a
 =
NULL
Ë|| (
Size
 == 0))

1181  
HAL_ERROR
;

1185 
	`as£π_∑øm
(
	`IS_SPI_DIRECTION_2LINES_OR_1LINE
(
h•i
->
Inô
.
Dúe˘i⁄
));

1188 
	`__HAL_LOCK
(
h•i
);

1191 
h•i
->
Sèã
 = 
HAL_SPI_STATE_BUSY_TX
;

1192 
h•i
->
Eº‹Code
 = 
HAL_SPI_ERROR_NONE
;

1194 
h•i
->
pTxBuffPå
 = 
pD©a
;

1195 
h•i
->
TxX„rSize
 = 
Size
;

1196 
h•i
->
TxX„rCou¡
 = 
Size
;

1199 
h•i
->
TxISR
 = 0;

1200 
h•i
->
RxISR
 = 0;

1201 
h•i
->
RxX„rSize
 = 0;

1202 
h•i
->
RxX„rCou¡
 = 0;

1205 if(
h•i
->
Inô
.
Dúe˘i⁄
 =
SPI_DIRECTION_1LINE
)

1207 
	`__HAL_SPI_1LINE_TX
(
h•i
);

1211 if(
h•i
->
Inô
.
CRCCÆcuœti⁄
 =
SPI_CRCCALCULATION_ENABLED
)

1213 
	`__HAL_SPI_RESET_CRC
(
h•i
);

1217 
h•i
->
hdm©x
->
X„rHÆfC∂tCÆlback
 = 
SPI_DMAHÆfTønsmôC∂t
;

1220 
h•i
->
hdm©x
->
X„rC∂tCÆlback
 = 
SPI_DMATønsmôC∂t
;

1223 
h•i
->
hdm©x
->
X„rEº‹CÆlback
 = 
SPI_DMAEº‹
;

1226 
	`HAL_DMA_Sèπ_IT
(
h•i
->
hdm©x
, (
uöt32_t
)h•i->
pTxBuffPå
, (uöt32_t)&h•i->
In°™˚
->
DR
, h•i->
TxX„rCou¡
);

1229 
h•i
->
In°™˚
->
CR2
 |
SPI_CR2_TXDMAEN
;

1232 
	`__HAL_UNLOCK
(
h•i
);

1235 if((
h•i
->
In°™˚
->
CR1
 &
SPI_CR1_SPE
) != SPI_CR1_SPE)

1238 
	`__HAL_SPI_ENABLE
(
h•i
);

1241  
HAL_OK
;

1245  
HAL_BUSY
;

1247 
	}
}

1258 
HAL_SètusTy≥Def
 
	$HAL_SPI_Re˚ive_DMA
(
SPI_H™dÀTy≥Def
 *
h•i
, 
uöt8_t
 *
pD©a
, 
uöt16_t
 
Size
)

1260 if(
h•i
->
Sèã
 =
HAL_SPI_STATE_READY
)

1262 if((
pD©a
 =
NULL
Ë|| (
Size
 == 0))

1264  
HAL_ERROR
;

1268 
	`__HAL_LOCK
(
h•i
);

1271 
h•i
->
Sèã
 = 
HAL_SPI_STATE_BUSY_RX
;

1272 
h•i
->
Eº‹Code
 = 
HAL_SPI_ERROR_NONE
;

1274 
h•i
->
pRxBuffPå
 = 
pD©a
;

1275 
h•i
->
RxX„rSize
 = 
Size
;

1276 
h•i
->
RxX„rCou¡
 = 
Size
;

1279 
h•i
->
RxISR
 = 0;

1280 
h•i
->
TxISR
 = 0;

1281 
h•i
->
TxX„rSize
 = 0;

1282 
h•i
->
TxX„rCou¡
 = 0;

1285 if(
h•i
->
Inô
.
Dúe˘i⁄
 =
SPI_DIRECTION_1LINE
)

1287 
	`__HAL_SPI_1LINE_RX
(
h•i
);

1289 if((
h•i
->
Inô
.
Dúe˘i⁄
 =
SPI_DIRECTION_2LINES
)&&(h•i->Inô.
Mode
 =
SPI_MODE_MASTER
))

1292 
	`__HAL_UNLOCK
(
h•i
);

1295  
	`HAL_SPI_TønsmôRe˚ive_DMA
(
h•i
, 
pD©a
,ÖD©a, 
Size
);

1299 if(
h•i
->
Inô
.
CRCCÆcuœti⁄
 =
SPI_CRCCALCULATION_ENABLED
)

1301 
	`__HAL_SPI_RESET_CRC
(
h•i
);

1305 
h•i
->
hdm¨x
->
X„rHÆfC∂tCÆlback
 = 
SPI_DMAHÆfRe˚iveC∂t
;

1308 
h•i
->
hdm¨x
->
X„rC∂tCÆlback
 = 
SPI_DMARe˚iveC∂t
;

1311 
h•i
->
hdm¨x
->
X„rEº‹CÆlback
 = 
SPI_DMAEº‹
;

1314 
	`HAL_DMA_Sèπ_IT
(
h•i
->
hdm¨x
, (
uöt32_t
)&h•i->
In°™˚
->
DR
, (uöt32_t)h•i->
pRxBuffPå
, h•i->
RxX„rCou¡
);

1317 
h•i
->
In°™˚
->
CR2
 |
SPI_CR2_RXDMAEN
;

1320 
	`__HAL_UNLOCK
(
h•i
);

1323 if((
h•i
->
In°™˚
->
CR1
 &
SPI_CR1_SPE
) != SPI_CR1_SPE)

1326 
	`__HAL_SPI_ENABLE
(
h•i
);

1329  
HAL_OK
;

1333  
HAL_BUSY
;

1335 
	}
}

1347 
HAL_SètusTy≥Def
 
	$HAL_SPI_TønsmôRe˚ive_DMA
(
SPI_H™dÀTy≥Def
 *
h•i
, 
uöt8_t
 *
pTxD©a
, uöt8_à*
pRxD©a
, 
uöt16_t
 
Size
)

1349 
uöt32_t
 
tmp°©e
 = 0;

1350 
tmp°©e
 = 
h•i
->
Sèã
;

1351 if((
tmp°©e
 =
HAL_SPI_STATE_READY
Ë|| ((
h•i
->
Inô
.
Mode
 =
SPI_MODE_MASTER
) && \

1352 (
h•i
->
Inô
.
Dúe˘i⁄
 =
SPI_DIRECTION_2LINES
Ë&& (
tmp°©e
 =
HAL_SPI_STATE_BUSY_RX
)))

1354 if((
pTxD©a
 =
NULL
 ) || (
pRxD©a
 =NULL ) || (
Size
 == 0))

1356  
HAL_ERROR
;

1360 
	`as£π_∑øm
(
	`IS_SPI_DIRECTION_2LINES
(
h•i
->
Inô
.
Dúe˘i⁄
));

1363 
	`__HAL_LOCK
(
h•i
);

1366 if(
h•i
->
Sèã
 !
HAL_SPI_STATE_BUSY_RX
)

1368 
h•i
->
Sèã
 = 
HAL_SPI_STATE_BUSY_TX_RX
;

1372 
h•i
->
Eº‹Code
 = 
HAL_SPI_ERROR_NONE
;

1374 
h•i
->
pTxBuffPå
 = (
uöt8_t
*)
pTxD©a
;

1375 
h•i
->
TxX„rSize
 = 
Size
;

1376 
h•i
->
TxX„rCou¡
 = 
Size
;

1378 
h•i
->
pRxBuffPå
 = (
uöt8_t
*)
pRxD©a
;

1379 
h•i
->
RxX„rSize
 = 
Size
;

1380 
h•i
->
RxX„rCou¡
 = 
Size
;

1383 
h•i
->
RxISR
 = 0;

1384 
h•i
->
TxISR
 = 0;

1387 if(
h•i
->
Inô
.
CRCCÆcuœti⁄
 =
SPI_CRCCALCULATION_ENABLED
)

1389 
	`__HAL_SPI_RESET_CRC
(
h•i
);

1393 if(
h•i
->
Sèã
 =
HAL_SPI_STATE_BUSY_RX
)

1396 
h•i
->
hdm¨x
->
X„rHÆfC∂tCÆlback
 = 
SPI_DMAHÆfRe˚iveC∂t
;

1398 
h•i
->
hdm¨x
->
X„rC∂tCÆlback
 = 
SPI_DMARe˚iveC∂t
;

1403 
h•i
->
hdm¨x
->
X„rHÆfC∂tCÆlback
 = 
SPI_DMAHÆfTønsmôRe˚iveC∂t
;

1405 
h•i
->
hdm¨x
->
X„rC∂tCÆlback
 = 
SPI_DMATønsmôRe˚iveC∂t
;

1409 
h•i
->
hdm¨x
->
X„rEº‹CÆlback
 = 
SPI_DMAEº‹
;

1412 
	`HAL_DMA_Sèπ_IT
(
h•i
->
hdm¨x
, (
uöt32_t
)&h•i->
In°™˚
->
DR
, (uöt32_t)h•i->
pRxBuffPå
, h•i->
RxX„rCou¡
);

1415 
h•i
->
In°™˚
->
CR2
 |
SPI_CR2_RXDMAEN
;

1419 
h•i
->
hdm©x
->
X„rC∂tCÆlback
 = 
NULL
;

1422 
h•i
->
hdm©x
->
X„rEº‹CÆlback
 = 
SPI_DMAEº‹
;

1425 
	`HAL_DMA_Sèπ_IT
(
h•i
->
hdm©x
, (
uöt32_t
)h•i->
pTxBuffPå
, (uöt32_t)&h•i->
In°™˚
->
DR
, h•i->
TxX„rCou¡
);

1428 if((
h•i
->
In°™˚
->
CR1
 &
SPI_CR1_SPE
) != SPI_CR1_SPE)

1431 
	`__HAL_SPI_ENABLE
(
h•i
);

1435 
h•i
->
In°™˚
->
CR2
 |
SPI_CR2_TXDMAEN
;

1438 
	`__HAL_UNLOCK
(
h•i
);

1440  
HAL_OK
;

1444  
HAL_BUSY
;

1446 
	}
}

1454 
HAL_SètusTy≥Def
 
	$HAL_SPI_DMAPau£
(
SPI_H™dÀTy≥Def
 *
h•i
)

1457 
	`__HAL_LOCK
(
h•i
);

1460 
h•i
->
In°™˚
->
CR2
 &(
uöt32_t
)(~
SPI_CR2_TXDMAEN
);

1461 
h•i
->
In°™˚
->
CR2
 &(
uöt32_t
)(~
SPI_CR2_RXDMAEN
);

1464 
	`__HAL_UNLOCK
(
h•i
);

1466  
HAL_OK
;

1467 
	}
}

1475 
HAL_SètusTy≥Def
 
	$HAL_SPI_DMAResume
(
SPI_H™dÀTy≥Def
 *
h•i
)

1478 
	`__HAL_LOCK
(
h•i
);

1481 
h•i
->
In°™˚
->
CR2
 |
SPI_CR2_TXDMAEN
;

1482 
h•i
->
In°™˚
->
CR2
 |
SPI_CR2_RXDMAEN
;

1485 
	`__HAL_UNLOCK
(
h•i
);

1487  
HAL_OK
;

1488 
	}
}

1496 
HAL_SètusTy≥Def
 
	$HAL_SPI_DMASt›
(
SPI_H™dÀTy≥Def
 *
h•i
)

1505 if(
h•i
->
hdm©x
 !
NULL
)

1507 
	`HAL_DMA_Ab‹t
(
h•i
->
hdm©x
);

1510 if(
h•i
->
hdm¨x
 !
NULL
)

1512 
	`HAL_DMA_Ab‹t
(
h•i
->
hdm¨x
);

1516 
h•i
->
In°™˚
->
CR2
 &(
uöt32_t
)(~
SPI_CR2_TXDMAEN
);

1517 
h•i
->
In°™˚
->
CR2
 &(
uöt32_t
)(~
SPI_CR2_RXDMAEN
);

1519 
h•i
->
Sèã
 = 
HAL_SPI_STATE_READY
;

1521  
HAL_OK
;

1522 
	}
}

1530 
	$HAL_SPI_IRQH™dÀr
(
SPI_H™dÀTy≥Def
 *
h•i
)

1532 
uöt32_t
 
tmp1
 = 0, 
tmp2
 = 0, 
tmp3
 = 0;

1534 
tmp1
 = 
	`__HAL_SPI_GET_FLAG
(
h•i
, 
SPI_FLAG_RXNE
);

1535 
tmp2
 = 
	`__HAL_SPI_GET_IT_SOURCE
(
h•i
, 
SPI_IT_RXNE
);

1536 
tmp3
 = 
	`__HAL_SPI_GET_FLAG
(
h•i
, 
SPI_FLAG_OVR
);

1538 if((
tmp1
 !
RESET
Ë&& (
tmp2
 !RESETË&& (
tmp3
 == RESET))

1540 
h•i
->
	`RxISR
(hspi);

1544 
tmp1
 = 
	`__HAL_SPI_GET_FLAG
(
h•i
, 
SPI_FLAG_TXE
);

1545 
tmp2
 = 
	`__HAL_SPI_GET_IT_SOURCE
(
h•i
, 
SPI_IT_TXE
);

1547 if((
tmp1
 !
RESET
Ë&& (
tmp2
 != RESET))

1549 
h•i
->
	`TxISR
(hspi);

1553 if(
	`__HAL_SPI_GET_IT_SOURCE
(
h•i
, 
SPI_IT_ERR
Ë!
RESET
)

1556 if(
	`__HAL_SPI_GET_FLAG
(
h•i
, 
SPI_FLAG_CRCERR
Ë!
RESET
)

1558 
h•i
->
Eº‹Code
 |
HAL_SPI_ERROR_CRC
;

1559 
	`__HAL_SPI_CLEAR_CRCERRFLAG
(
h•i
);

1562 if(
	`__HAL_SPI_GET_FLAG
(
h•i
, 
SPI_FLAG_MODF
Ë!
RESET
)

1564 
h•i
->
Eº‹Code
 |
HAL_SPI_ERROR_MODF
;

1565 
	`__HAL_SPI_CLEAR_MODFFLAG
(
h•i
);

1569 if(
	`__HAL_SPI_GET_FLAG
(
h•i
, 
SPI_FLAG_OVR
Ë!
RESET
)

1571 if(
h•i
->
Sèã
 !
HAL_SPI_STATE_BUSY_TX
)

1573 
h•i
->
Eº‹Code
 |
HAL_SPI_ERROR_OVR
;

1574 
	`__HAL_SPI_CLEAR_OVRFLAG
(
h•i
);

1579 if(
	`__HAL_SPI_GET_FLAG
(
h•i
, 
SPI_FLAG_FRE
Ë!
RESET
)

1581 
h•i
->
Eº‹Code
 |
HAL_SPI_ERROR_FRE
;

1582 
	`__HAL_SPI_CLEAR_FREFLAG
(
h•i
);

1586 if(
h•i
->
Eº‹Code
!=
HAL_SPI_ERROR_NONE
)

1588 
h•i
->
Sèã
 = 
HAL_SPI_STATE_READY
;

1589 
	`HAL_SPI_Eº‹CÆlback
(
h•i
);

1592 
	}
}

1600 
__wók
 
	$HAL_SPI_TxC∂tCÆlback
(
SPI_H™dÀTy≥Def
 *
h•i
)

1605 
	}
}

1613 
__wók
 
	$HAL_SPI_RxC∂tCÆlback
(
SPI_H™dÀTy≥Def
 *
h•i
)

1618 
	}
}

1626 
__wók
 
	$HAL_SPI_TxRxC∂tCÆlback
(
SPI_H™dÀTy≥Def
 *
h•i
)

1631 
	}
}

1639 
__wók
 
	$HAL_SPI_TxHÆfC∂tCÆlback
(
SPI_H™dÀTy≥Def
 *
h•i
)

1644 
	}
}

1652 
__wók
 
	$HAL_SPI_RxHÆfC∂tCÆlback
(
SPI_H™dÀTy≥Def
 *
h•i
)

1657 
	}
}

1665 
__wók
 
	$HAL_SPI_TxRxHÆfC∂tCÆlback
(
SPI_H™dÀTy≥Def
 *
h•i
)

1670 
	}
}

1678 
__wók
 
	$HAL_SPI_Eº‹CÆlback
(
SPI_H™dÀTy≥Def
 *
h•i
)

1685 
	}
}

1711 
HAL_SPI_SèãTy≥Def
 
	$HAL_SPI_GëSèã
(
SPI_H™dÀTy≥Def
 *
h•i
)

1713  
h•i
->
Sèã
;

1714 
	}
}

1721 
HAL_SPI_Eº‹Ty≥Def
 
	$HAL_SPI_GëEº‹
(
SPI_H™dÀTy≥Def
 *
h•i
)

1723  
h•i
->
Eº‹Code
;

1724 
	}
}

1736 
	$SPI_TxClo£IRQH™dÀr
(
SPI_H™dÀTy≥Def
 *
h•i
)

1739 if(
	`SPI_WaôOnFœgU¡ûTimeout
(
h•i
, 
SPI_FLAG_TXE
, 
RESET
, 
SPI_TIMEOUT_VALUE
Ë!
HAL_OK
)

1741 
h•i
->
Eº‹Code
 |
HAL_SPI_ERROR_FLAG
;

1745 
	`__HAL_SPI_DISABLE_IT
(
h•i
, (
uöt32_t
)
SPI_IT_TXE
);

1748 if(
	`__HAL_SPI_GET_IT_SOURCE
(
h•i
, 
SPI_IT_RXNE
Ë=
RESET
)

1750 
	`__HAL_SPI_DISABLE_IT
(
h•i
, (
uöt32_t
)
SPI_IT_ERR
);

1753 if(
	`SPI_WaôOnFœgU¡ûTimeout
(
h•i
, 
SPI_FLAG_BSY
, 
SET
, 
SPI_TIMEOUT_VALUE
Ë!
HAL_OK
)

1755 
h•i
->
Eº‹Code
 |
HAL_SPI_ERROR_FLAG
;

1759 if(
h•i
->
Inô
.
Dúe˘i⁄
 =
SPI_DIRECTION_2LINES
)

1761 
	`__HAL_SPI_CLEAR_OVRFLAG
(
h•i
);

1765 if(
h•i
->
Eº‹Code
 =
HAL_SPI_ERROR_NONE
)

1768 if(
h•i
->
Sèã
 =
HAL_SPI_STATE_BUSY_TX_RX
)

1771 
h•i
->
Sèã
 = 
HAL_SPI_STATE_READY
;

1772 
	`HAL_SPI_TxRxC∂tCÆlback
(
h•i
);

1777 
h•i
->
Sèã
 = 
HAL_SPI_STATE_READY
;

1778 
	`HAL_SPI_TxC∂tCÆlback
(
h•i
);

1784 
h•i
->
Sèã
 = 
HAL_SPI_STATE_READY
;

1786 
	`HAL_SPI_Eº‹CÆlback
(
h•i
);

1789 
	}
}

1797 
	$SPI_TxISR
(
SPI_H™dÀTy≥Def
 *
h•i
)

1800 if(
h•i
->
Inô
.
D©aSize
 =
SPI_DATASIZE_8BIT
)

1802 
h•i
->
In°™˚
->
DR
 = (*h•i->
pTxBuffPå
++);

1807 
h•i
->
In°™˚
->
DR
 = *((
uöt16_t
*)h•i->
pTxBuffPå
);

1808 
h•i
->
pTxBuffPå
+=2;

1810 
h•i
->
TxX„rCou¡
--;

1812 if(
h•i
->
TxX„rCou¡
 == 0)

1814 if(
h•i
->
Inô
.
CRCCÆcuœti⁄
 =
SPI_CRCCALCULATION_ENABLED
)

1817 
h•i
->
In°™˚
->
CR1
 |
SPI_CR1_CRCNEXT
;

1819 
	`SPI_TxClo£IRQH™dÀr
(
h•i
);

1821 
	}
}

1829 
	$SPI_RxClo£IRQH™dÀr
(
SPI_H™dÀTy≥Def
 *
h•i
)

1831 
__IO
 
uöt16_t
 
tm¥eg
;

1833 if(
h•i
->
Inô
.
CRCCÆcuœti⁄
 =
SPI_CRCCALCULATION_ENABLED
)

1836 if(
	`SPI_WaôOnFœgU¡ûTimeout
(
h•i
, 
SPI_FLAG_RXNE
, 
RESET
, 
SPI_TIMEOUT_VALUE
Ë!
HAL_OK
)

1838 
h•i
->
Eº‹Code
 |
HAL_SPI_ERROR_FLAG
;

1842 
tm¥eg
 = 
h•i
->
In°™˚
->
DR
;

1845 if(
	`SPI_WaôOnFœgU¡ûTimeout
(
h•i
, 
SPI_FLAG_RXNE
, 
SET
, 
SPI_TIMEOUT_VALUE
Ë!
HAL_OK
)

1847 
h•i
->
Eº‹Code
 |
HAL_SPI_ERROR_FLAG
;

1851 if(
	`__HAL_SPI_GET_FLAG
(
h•i
, 
SPI_FLAG_CRCERR
Ë!
RESET
)

1853 
h•i
->
Eº‹Code
 |
HAL_SPI_ERROR_CRC
;

1856 
	`__HAL_SPI_RESET_CRC
(
h•i
);

1861 
	`__HAL_SPI_DISABLE_IT
(
h•i
, (
uöt32_t
)(
SPI_IT_RXNE
));

1864 if(
	`__HAL_SPI_GET_IT_SOURCE
(
h•i
, 
SPI_IT_TXE
Ë=
RESET
)

1867 
	`__HAL_SPI_DISABLE_IT
(
h•i
, (
uöt32_t
)(
SPI_IT_ERR
));

1869 if((
h•i
->
Inô
.
Mode
 =
SPI_MODE_MASTER
)&&((h•i->Inô.
Dúe˘i⁄
 =
SPI_DIRECTION_1LINE
)||(h•i->Inô.Dúe˘i⁄ =
SPI_DIRECTION_2LINES_RXONLY
)))

1872 
	`__HAL_SPI_DISABLE
(
h•i
);

1876 if(
h•i
->
Eº‹Code
 =
HAL_SPI_ERROR_NONE
)

1879 if(
h•i
->
Sèã
 =
HAL_SPI_STATE_BUSY_TX_RX
)

1882 
h•i
->
Sèã
 = 
HAL_SPI_STATE_READY
;

1883 
	`HAL_SPI_TxRxC∂tCÆlback
(
h•i
);

1888 
h•i
->
Sèã
 = 
HAL_SPI_STATE_READY
;

1889 
	`HAL_SPI_RxC∂tCÆlback
(
h•i
);

1895 
h•i
->
Sèã
 = 
HAL_SPI_STATE_READY
;

1897 
	`HAL_SPI_Eº‹CÆlback
(
h•i
);

1900 
	}
}

1908 
	$SPI_2LöesRxISR
(
SPI_H™dÀTy≥Def
 *
h•i
)

1911 if(
h•i
->
Inô
.
D©aSize
 =
SPI_DATASIZE_8BIT
)

1913 (*
h•i
->
pRxBuffPå
++Ëh•i->
In°™˚
->
DR
;

1918 *((
uöt16_t
*)
h•i
->
pRxBuffPå
Ëh•i->
In°™˚
->
DR
;

1919 
h•i
->
pRxBuffPå
+=2;

1921 
h•i
->
RxX„rCou¡
--;

1923 if(
h•i
->
RxX„rCou¡
==0)

1925 
	`SPI_RxClo£IRQH™dÀr
(
h•i
);

1927 
	}
}

1935 
	$SPI_RxISR
(
SPI_H™dÀTy≥Def
 *
h•i
)

1938 if(
h•i
->
Inô
.
D©aSize
 =
SPI_DATASIZE_8BIT
)

1940 (*
h•i
->
pRxBuffPå
++Ëh•i->
In°™˚
->
DR
;

1945 *((
uöt16_t
*)
h•i
->
pRxBuffPå
Ëh•i->
In°™˚
->
DR
;

1946 
h•i
->
pRxBuffPå
+=2;

1948 
h•i
->
RxX„rCou¡
--;

1951 if((
h•i
->
RxX„rCou¡
 =1Ë&& (h•i->
Inô
.
CRCCÆcuœti⁄
 =
SPI_CRCCALCULATION_ENABLED
))

1954 
h•i
->
In°™˚
->
CR1
 |
SPI_CR1_CRCNEXT
;

1957 if(
h•i
->
RxX„rCou¡
 == 0)

1959 
	`SPI_RxClo£IRQH™dÀr
(
h•i
);

1961 
	}
}

1969 
	$SPI_DMATønsmôC∂t
(
DMA_H™dÀTy≥Def
 *
hdma
)

1971 
SPI_H™dÀTy≥Def
* 
h•i
 = ( SPI_H™dÀTy≥Def* )((
DMA_H™dÀTy≥Def
* )
hdma
)->
P¨ít
;

1975 if((
hdma
->
In°™˚
->
CCR
 & 
DMA_CCR_CIRC
) == 0)

1978 if(
	`SPI_WaôOnFœgU¡ûTimeout
(
h•i
, 
SPI_FLAG_TXE
, 
RESET
, 
SPI_TIMEOUT_VALUE
Ë!
HAL_OK
)

1980 
h•i
->
Eº‹Code
 |
HAL_SPI_ERROR_FLAG
;

1984 
h•i
->
In°™˚
->
CR2
 &(
uöt32_t
)~((uöt32_t)
SPI_CR2_TXDMAEN
);

1987 if(
	`SPI_WaôOnFœgU¡ûTimeout
(
h•i
, 
SPI_FLAG_BSY
, 
SET
, 
SPI_TIMEOUT_VALUE
Ë!
HAL_OK
)

1989 
h•i
->
Eº‹Code
 |
HAL_SPI_ERROR_FLAG
;

1992 
h•i
->
TxX„rCou¡
 = 0;

1994 
h•i
->
Sèã
 = 
HAL_SPI_STATE_READY
;

1998 if(
h•i
->
Inô
.
Dúe˘i⁄
 =
SPI_DIRECTION_2LINES
)

2000 
	`__HAL_SPI_CLEAR_OVRFLAG
(
h•i
);

2004 if(
h•i
->
Eº‹Code
 !
HAL_SPI_ERROR_NONE
)

2006 
	`HAL_SPI_Eº‹CÆlback
(
h•i
);

2010 
	`HAL_SPI_TxC∂tCÆlback
(
h•i
);

2012 
	}
}

2020 
	$SPI_DMARe˚iveC∂t
(
DMA_H™dÀTy≥Def
 *
hdma
)

2022 
__IO
 
uöt16_t
 
tm¥eg
;

2024 
SPI_H™dÀTy≥Def
* 
h•i
 = ( SPI_H™dÀTy≥Def* )((
DMA_H™dÀTy≥Def
* )
hdma
)->
P¨ít
;

2026 if((
hdma
->
In°™˚
->
CCR
 & 
DMA_CCR_CIRC
) == 0)

2028 if((
h•i
->
Inô
.
Mode
 =
SPI_MODE_MASTER
)&&((h•i->Inô.
Dúe˘i⁄
 =
SPI_DIRECTION_1LINE
)||(h•i->Inô.Dúe˘i⁄ =
SPI_DIRECTION_2LINES_RXONLY
)))

2031 
	`__HAL_SPI_DISABLE
(
h•i
);

2035 
h•i
->
In°™˚
->
CR2
 &(
uöt32_t
)~((uöt32_t)
SPI_CR2_RXDMAEN
);

2037 
h•i
->
In°™˚
->
CR2
 &(
uöt32_t
)~((uöt32_t)
SPI_CR2_TXDMAEN
);

2039 
h•i
->
RxX„rCou¡
 = 0;

2040 
h•i
->
Sèã
 = 
HAL_SPI_STATE_READY
;

2043 if(
h•i
->
Inô
.
CRCCÆcuœti⁄
 =
SPI_CRCCALCULATION_ENABLED
)

2046 if(
	`SPI_WaôOnFœgU¡ûTimeout
(
h•i
, 
SPI_FLAG_RXNE
, 
RESET
, 
SPI_TIMEOUT_VALUE
Ë!
HAL_OK
)

2048 
h•i
->
Eº‹Code
 |
HAL_SPI_ERROR_FLAG
;

2052 
tm¥eg
 = 
h•i
->
In°™˚
->
DR
;

2055 if(
	`SPI_WaôOnFœgU¡ûTimeout
(
h•i
, 
SPI_FLAG_RXNE
, 
SET
, 
SPI_TIMEOUT_VALUE
Ë!
HAL_OK
)

2057 
h•i
->
Eº‹Code
 |
HAL_SPI_ERROR_FLAG
;

2061 if(
	`__HAL_SPI_GET_FLAG
(
h•i
, 
SPI_FLAG_CRCERR
Ë!
RESET
)

2063 
h•i
->
Eº‹Code
 |
HAL_SPI_ERROR_CRC
;

2064 
	`__HAL_SPI_CLEAR_CRCERRFLAG
(
h•i
);

2069 if(
h•i
->
Eº‹Code
 !
HAL_SPI_ERROR_NONE
)

2071 
	`HAL_SPI_Eº‹CÆlback
(
h•i
);

2075 
	`HAL_SPI_RxC∂tCÆlback
(
h•i
);

2080 
	`HAL_SPI_RxC∂tCÆlback
(
h•i
);

2082 
	}
}

2090 
	$SPI_DMATønsmôRe˚iveC∂t
(
DMA_H™dÀTy≥Def
 *
hdma
)

2092 
__IO
 
uöt16_t
 
tm¥eg
;

2094 
SPI_H™dÀTy≥Def
* 
h•i
 = ( SPI_H™dÀTy≥Def* )((
DMA_H™dÀTy≥Def
* )
hdma
)->
P¨ít
;

2095 if((
hdma
->
In°™˚
->
CCR
 & 
DMA_CCR_CIRC
) == 0)

2098 if(
h•i
->
Inô
.
CRCCÆcuœti⁄
 =
SPI_CRCCALCULATION_ENABLED
)

2101 if(
	`SPI_WaôOnFœgU¡ûTimeout
(
h•i
, 
SPI_FLAG_RXNE
, 
SET
, 
SPI_TIMEOUT_VALUE
Ë=
HAL_OK
)

2104 if(
	`SPI_WaôOnFœgU¡ûTimeout
(
h•i
, 
SPI_FLAG_RXNE
, 
RESET
, 
SPI_TIMEOUT_VALUE
Ë!
HAL_OK
)

2106 
h•i
->
Eº‹Code
 |
HAL_SPI_ERROR_FLAG
;

2110 
tm¥eg
 = 
h•i
->
In°™˚
->
DR
;

2113 if(
	`__HAL_SPI_GET_FLAG
(
h•i
, 
SPI_FLAG_CRCERR
Ë!
RESET
)

2115 
h•i
->
Eº‹Code
 |
HAL_SPI_ERROR_CRC
;

2116 
	`__HAL_SPI_CLEAR_CRCERRFLAG
(
h•i
);

2120 if(
	`SPI_WaôOnFœgU¡ûTimeout
(
h•i
, 
SPI_FLAG_TXE
, 
RESET
, 
SPI_TIMEOUT_VALUE
Ë!
HAL_OK
)

2122 
h•i
->
Eº‹Code
 |
HAL_SPI_ERROR_FLAG
;

2126 
h•i
->
In°™˚
->
CR2
 &(
uöt32_t
)~((uöt32_t)
SPI_CR2_TXDMAEN
);

2129 if(
	`SPI_WaôOnFœgU¡ûTimeout
(
h•i
, 
SPI_FLAG_BSY
, 
SET
, 
SPI_TIMEOUT_VALUE
Ë!
HAL_OK
)

2131 
h•i
->
Eº‹Code
 |
HAL_SPI_ERROR_FLAG
;

2135 
h•i
->
In°™˚
->
CR2
 &(
uöt32_t
)~((uöt32_t)
SPI_CR2_RXDMAEN
);

2137 
h•i
->
TxX„rCou¡
 = 0;

2138 
h•i
->
RxX„rCou¡
 = 0;

2140 
h•i
->
Sèã
 = 
HAL_SPI_STATE_READY
;

2143 if(
h•i
->
Eº‹Code
 !
HAL_SPI_ERROR_NONE
)

2145 
	`HAL_SPI_Eº‹CÆlback
(
h•i
);

2149 
	`HAL_SPI_TxRxC∂tCÆlback
(
h•i
);

2154 
	`HAL_SPI_TxRxC∂tCÆlback
(
h•i
);

2156 
	}
}

2164 
	$SPI_DMAHÆfTønsmôC∂t
(
DMA_H™dÀTy≥Def
 *
hdma
)

2166 
SPI_H™dÀTy≥Def
* 
h•i
 = ( SPI_H™dÀTy≥Def* )((
DMA_H™dÀTy≥Def
* )
hdma
)->
P¨ít
;

2168 
	`HAL_SPI_TxHÆfC∂tCÆlback
(
h•i
);

2169 
	}
}

2177 
	$SPI_DMAHÆfRe˚iveC∂t
(
DMA_H™dÀTy≥Def
 *
hdma
)

2179 
SPI_H™dÀTy≥Def
* 
h•i
 = ( SPI_H™dÀTy≥Def* )((
DMA_H™dÀTy≥Def
* )
hdma
)->
P¨ít
;

2181 
	`HAL_SPI_RxHÆfC∂tCÆlback
(
h•i
);

2182 
	}
}

2190 
	$SPI_DMAHÆfTønsmôRe˚iveC∂t
(
DMA_H™dÀTy≥Def
 *
hdma
)

2192 
SPI_H™dÀTy≥Def
* 
h•i
 = ( SPI_H™dÀTy≥Def* )((
DMA_H™dÀTy≥Def
* )
hdma
)->
P¨ít
;

2194 
	`HAL_SPI_TxRxHÆfC∂tCÆlback
(
h•i
);

2195 
	}
}

2204 
	$SPI_DMAEº‹
(
DMA_H™dÀTy≥Def
 *
hdma
)

2206 
SPI_H™dÀTy≥Def
* 
h•i
 = (SPI_H™dÀTy≥Def* )((
DMA_H™dÀTy≥Def
* )
hdma
)->
P¨ít
;

2207 
h•i
->
TxX„rCou¡
 = 0;

2208 
h•i
->
RxX„rCou¡
 = 0;

2209 
h•i
->
Sèã

HAL_SPI_STATE_READY
;

2210 
h•i
->
Eº‹Code
 |
HAL_SPI_ERROR_DMA
;

2211 
	`HAL_SPI_Eº‹CÆlback
(
h•i
);

2212 
	}
}

2220 
HAL_SètusTy≥Def
 
	$SPI_WaôOnFœgU¡ûTimeout
(
SPI_H™dÀTy≥Def
 *
h•i
, 
uöt32_t
 
Fœg
, 
FœgSètus
 
Sètus
, uöt32_à
Timeout
)

2222 
uöt32_t
 
tick°¨t
 = 0x00;

2223 
tick°¨t
 = 
	`HAL_GëTick
();

2226 if(
Sètus
 =
RESET
)

2228 
	`__HAL_SPI_GET_FLAG
(
h•i
, 
Fœg
Ë=
RESET
)

2231 if(
Timeout
 !
HAL_MAX_DELAY
)

2233 if((
Timeout
 =0)||((
	`HAL_GëTick
(Ë- 
tick°¨t
 ) > Timeout))

2240 
	`__HAL_SPI_DISABLE_IT
(
h•i
, (
uöt32_t
)(
SPI_IT_TXE
 | 
SPI_IT_RXNE
 | 
SPI_IT_ERR
));

2243 
	`__HAL_SPI_DISABLE
(
h•i
);

2246 if(
h•i
->
Inô
.
CRCCÆcuœti⁄
 =
SPI_CRCCALCULATION_ENABLED
)

2248 
	`__HAL_SPI_RESET_CRC
(
h•i
);

2251 
h•i
->
Sèã

HAL_SPI_STATE_READY
;

2254 
	`__HAL_UNLOCK
(
h•i
);

2256  
HAL_TIMEOUT
;

2263 
	`__HAL_SPI_GET_FLAG
(
h•i
, 
Fœg
Ë!
RESET
)

2265 if(
Timeout
 !
HAL_MAX_DELAY
)

2267 if((
Timeout
 =0)||((
	`HAL_GëTick
(Ë- 
tick°¨t
 ) > Timeout))

2274 
	`__HAL_SPI_DISABLE_IT
(
h•i
, (
uöt32_t
)(
SPI_IT_TXE
 | 
SPI_IT_RXNE
 | 
SPI_IT_ERR
));

2277 
	`__HAL_SPI_DISABLE
(
h•i
);

2280 if(
h•i
->
Inô
.
CRCCÆcuœti⁄
 =
SPI_CRCCALCULATION_ENABLED
)

2282 
	`__HAL_SPI_RESET_CRC
(
h•i
);

2285 
h•i
->
Sèã

HAL_SPI_STATE_READY
;

2288 
	`__HAL_UNLOCK
(
h•i
);

2290  
HAL_TIMEOUT
;

2295  
HAL_OK
;

2296 
	}
}

	@C:\emblocks\STM32L053_DISCO_epaper_cnt\cmsis\arm_common_tables.h

24 #i‚de‡
_ARM_COMMON_TABLES_H


25 
	#_ARM_COMMON_TABLES_H


	)

27 
	~"¨m_m©h.h
"

29 
uöt16_t
 
¨mBôRevTabÀ
[256];

30 
q15_t
 
¨mRecùTabÀQ15
[64];

31 
q31_t
 
¨mRecùTabÀQ31
[64];

32 c⁄° 
q31_t
 
ªÆC€fAQ31
[1024];

33 c⁄° 
q31_t
 
ªÆC€fBQ31
[1024];

	@C:\emblocks\STM32L053_DISCO_epaper_cnt\cmsis\arm_math.h

251 #i‚de‡
_ARM_MATH_H


252 
	#_ARM_MATH_H


	)

254 
	#__CMSIS_GENERIC


	)

256 #i‡
deföed
 (
ARM_MATH_CM4
)

257 
	~"c‹e_cm4.h
"

258 #ñi‡
deföed
 (
ARM_MATH_CM3
)

259 
	~"c‹e_cm3.h
"

260 #ñi‡
deföed
 (
ARM_MATH_CM0
)

261 
	~"c‹e_cm0.h
"

263 
	~"ARMCM4.h
"

267 #unde‡
__CMSIS_GENERIC


268 
	~"°rög.h
"

269 
	~"m©h.h
"

270 #ifdef 
__˝lu•lus


280 
	#DELTA_Q31
 (0x100)

	)

281 
	#DELTA_Q15
 0x5

	)

282 
	#INDEX_MASK
 0x0000003F

	)

283 
	#PI
 3.14159265358979f

	)

289 
	#TABLE_SIZE
 256

	)

290 
	#TABLE_SPACING_Q31
 0x800000

	)

291 
	#TABLE_SPACING_Q15
 0x80

	)

298 
	#INPUT_SPACING
 0xB60B61

	)

307 
ARM_MATH_SUCCESS
 = 0,

308 
ARM_MATH_ARGUMENT_ERROR
 = -1,

309 
ARM_MATH_LENGTH_ERROR
 = -2,

310 
ARM_MATH_SIZE_MISMATCH
 = -3,

311 
ARM_MATH_NANINF
 = -4,

312 
ARM_MATH_SINGULAR
 = -5,

313 
ARM_MATH_TEST_FAILURE
 = -6

314 } 
	t¨m_°©us
;

319 
öt8_t
 
	tq7_t
;

324 
öt16_t
 
	tq15_t
;

329 
öt32_t
 
	tq31_t
;

334 
öt64_t
 
	tq63_t
;

339 
	tÊﬂt32_t
;

344 
	tÊﬂt64_t
;

349 
	#__SIMD32
(
addr
Ë(*(
öt32_t
 **Ë& (addr))

	)

351 #i‡
deföed
 (
ARM_MATH_CM3
Ë|| deföed (
ARM_MATH_CM0
)

355 
	#__PKHBT
(
ARG1
, 
ARG2
, 
ARG3
Ë–(((
öt32_t
)(ARG1) << 0) & (int32_t)0x0000FFFF) | \

356 (((
öt32_t
)(
ARG2
Ë<< 
ARG3
Ë& (öt32_t)0xFFFF0000Ë)

	)

364 #i‚de‡
ARM_MATH_BIG_ENDIAN


366 
	#__PACKq7
(
v0
,
v1
,
v2
,
v3
Ë–(((
öt32_t
)(v0) << 0) & (int32_t)0x000000FF) | \

367 (((
öt32_t
)(
v1
) << 8) & (int32_t)0x0000FF00) | \

368 (((
öt32_t
)(
v2
) << 16) & (int32_t)0x00FF0000) | \

369 (((
öt32_t
)(
v3
Ë<< 24Ë& (öt32_t)0xFF000000Ë)

	)

372 
	#__PACKq7
(
v0
,
v1
,
v2
,
v3
Ë–(((
öt32_t
)(v3) << 0) & (int32_t)0x000000FF) | \

373 (((
öt32_t
)(
v2
) << 8) & (int32_t)0x0000FF00) | \

374 (((
öt32_t
)(
v1
) << 16) & (int32_t)0x00FF0000) | \

375 (((
öt32_t
)(
v0
Ë<< 24Ë& (öt32_t)0xFF000000Ë)

	)

383 
__INLINE
 
q31_t
 
˛ù_q63_to_q31
(

384 
q63_t
 
x
)

386  ((
q31_t
Ë(
x
 >> 32) != ((q31_t) x >> 31)) ?

387 ((0x7FFFFFFF ^ ((
q31_t
Ë(
x
 >> 63)))) : (q31_t) x;

393 
__INLINE
 
q15_t
 
˛ù_q63_to_q15
(

394 
q63_t
 
x
)

396  ((
q31_t
Ë(
x
 >> 32) != ((q31_t) x >> 31)) ?

397 ((0x7FFF ^ ((
q15_t
Ë(
x
 >> 63)))) : (q15_t) (x >> 15);

403 
__INLINE
 
q7_t
 
˛ù_q31_to_q7
(

404 
q31_t
 
x
)

406  ((
q31_t
Ë(
x
 >> 24) != ((q31_t) x >> 23)) ?

407 ((0x7F ^ ((
q7_t
Ë(
x
 >> 31)))) : (q7_t) x;

413 
__INLINE
 
q15_t
 
˛ù_q31_to_q15
(

414 
q31_t
 
x
)

416  ((
q31_t
Ë(
x
 >> 16) != ((q31_t) x >> 15)) ?

417 ((0x7FFF ^ ((
q15_t
Ë(
x
 >> 31)))) : (q15_t) x;

424 
__INLINE
 
q63_t
 
mu…32x64
(

425 
q63_t
 
x
,

426 
q31_t
 
y
)

428  ((((
q63_t
Ë(
x
 & 0x00000000FFFFFFFFË* 
y
) >> 32) +

429 (((
q63_t
Ë(
x
 >> 32Ë* 
y
)));

433 #i‡
deföed
 (
ARM_MATH_CM0
Ë&& deföed ( 
__CC_ARM
 )

434 
	#__CLZ
 
__˛z


	)

437 #i‡
deföed
 (
ARM_MATH_CM0
Ë&& ((deföed (
__ICCARM__
)Ë||(deföed (
__GNUC__
)Ë|| deföed (
__TASKING__
) )

439 
__INLINE
 
uöt32_t
 
__CLZ
(
q31_t
 
d©a
);

442 
__INLINE
 
uöt32_t
 
__CLZ
(
q31_t
 
d©a
)

444 
uöt32_t
 
cou¡
 = 0;

445 
uöt32_t
 
mask
 = 0x80000000;

447 (
d©a
 & 
mask
) == 0)

449 
cou¡
 += 1u;

450 
mask
 = mask >> 1u;

453 (
cou¡
);

463 
__INLINE
 
uöt32_t
 
¨m_ªcù_q31
(

464 
q31_t
 
ö
,

465 
q31_t
 * 
d°
,

466 
q31_t
 * 
pRecùTabÀ
)

469 
uöt32_t
 
out
, 
ãmpVÆ
;

470 
uöt32_t
 
ödex
, 
i
;

471 
uöt32_t
 
signBôs
;

473 if(
ö
 > 0)

475 
signBôs
 = 
__CLZ
(
ö
) - 1;

479 
signBôs
 = 
__CLZ
(-
ö
) - 1;

483 
ö
 = i¿<< 
signBôs
;

486 
ödex
 = (
uöt32_t
Ë(
ö
 >> 24u);

487 
ödex
 = (ödex & 
INDEX_MASK
);

490 
out
 = 
pRecùTabÀ
[
ödex
];

494 
i
 = 0u; i < 2u; i++)

496 
ãmpVÆ
 = (
q31_t
Ë(((
q63_t
Ë
ö
 * 
out
) >> 31u);

497 
ãmpVÆ
 = 0x7FFFFFFF -ÅempVal;

500 
out
 = (
q31_t
Ë
˛ù_q63_to_q31
(((
q63_t
Ëouà* 
ãmpVÆ
) >> 30u);

504 *
d°
 = 
out
;

507  (
signBôs
 + 1u);

514 
__INLINE
 
uöt32_t
 
¨m_ªcù_q15
(

515 
q15_t
 
ö
,

516 
q15_t
 * 
d°
,

517 
q15_t
 * 
pRecùTabÀ
)

520 
uöt32_t
 
out
 = 0, 
ãmpVÆ
 = 0;

521 
uöt32_t
 
ödex
 = 0, 
i
 = 0;

522 
uöt32_t
 
signBôs
 = 0;

524 if(
ö
 > 0)

526 
signBôs
 = 
__CLZ
(
ö
) - 17;

530 
signBôs
 = 
__CLZ
(-
ö
) - 17;

534 
ö
 = i¿<< 
signBôs
;

537 
ödex
 = 
ö
 >> 8;

538 
ödex
 = (ödex & 
INDEX_MASK
);

541 
out
 = 
pRecùTabÀ
[
ödex
];

545 
i
 = 0; i < 2; i++)

547 
ãmpVÆ
 = (
q15_t
Ë(((
q31_t
Ë
ö
 * 
out
) >> 15);

548 
ãmpVÆ
 = 0x7FFF -ÅempVal;

550 
out
 = (
q15_t
Ë(((
q31_t
Ëouà* 
ãmpVÆ
) >> 14);

554 *
d°
 = 
out
;

557  (
signBôs
 + 1);

565 #i‡
deföed
(
ARM_MATH_CM0
)

567 
__INLINE
 
q31_t
 
__SSAT
(

568 
q31_t
 
x
,

569 
uöt32_t
 
y
)

571 
öt32_t
 
posMax
, 
√gMö
;

572 
uöt32_t
 
i
;

574 
posMax
 = 1;

575 
i
 = 0; i < (
y
 - 1); i++)

577 
posMax
 =ÖosMax * 2;

580 if(
x
 > 0)

582 
posMax
 = (posMax - 1);

584 if(
x
 > 
posMax
)

586 
x
 = 
posMax
;

591 
√gMö
 = -
posMax
;

593 if(
x
 < 
√gMö
)

595 
x
 = 
√gMö
;

598  (
x
);

610 #i‡
deföed
 (
ARM_MATH_CM3
Ë|| deföed (
ARM_MATH_CM0
)

615 
__INLINE
 
q31_t
 
__QADD8
(

616 
q31_t
 
x
,

617 
q31_t
 
y
)

620 
q31_t
 
sum
;

621 
q7_t
 
r
, 
s
, 
t
, 
u
;

623 
r
 = (Ë
x
;

624 
s
 = (Ë
y
;

626 
r
 = 
__SSAT
((
q31_t
Ë‘ + 
s
), 8);

627 
s
 = 
__SSAT
(((
q31_t
Ë(((
x
 << 16Ë>> 24Ë+ ((
y
 << 16) >> 24))), 8);

628 
t
 = 
__SSAT
(((
q31_t
Ë(((
x
 << 8Ë>> 24Ë+ ((
y
 << 8) >> 24))), 8);

629 
u
 = 
__SSAT
(((
q31_t
Ë((
x
 >> 24Ë+ (
y
 >> 24))), 8);

631 
sum
 = (((
q31_t
Ë
u
 << 24Ë& 0xFF000000Ë| (((q31_tË
t
 << 16) & 0x00FF0000) |

632 (((
q31_t
Ë
s
 << 8Ë& 0x0000FF00Ë| (
r
 & 0x000000FF);

634  
sum
;

641 
__INLINE
 
q31_t
 
__QSUB8
(

642 
q31_t
 
x
,

643 
q31_t
 
y
)

646 
q31_t
 
sum
;

647 
q31_t
 
r
, 
s
, 
t
, 
u
;

649 
r
 = (Ë
x
;

650 
s
 = (Ë
y
;

652 
r
 = 
__SSAT
(‘ - 
s
), 8);

653 
s
 = 
__SSAT
(((
q31_t
Ë(((
x
 << 16Ë>> 24Ë- ((
y
 << 16) >> 24))), 8) << 8;

654 
t
 = 
__SSAT
(((
q31_t
Ë(((
x
 << 8Ë>> 24Ë- ((
y
 << 8) >> 24))), 8) << 16;

655 
u
 = 
__SSAT
(((
q31_t
Ë((
x
 >> 24Ë- (
y
 >> 24))), 8) << 24;

657 
sum
 =

658 (
u
 & 0xFF000000Ë| (
t
 & 0x00FF0000Ë| (
s
 & 0x0000FF00Ë| (
r
 & 0x000000FF);

660  
sum
;

670 
__INLINE
 
q31_t
 
__QADD16
(

671 
q31_t
 
x
,

672 
q31_t
 
y
)

675 
q31_t
 
sum
;

676 
q31_t
 
r
, 
s
;

678 
r
 = (Ë
x
;

679 
s
 = (Ë
y
;

681 
r
 = 
__SSAT
‘ + 
s
, 16);

682 
s
 = 
__SSAT
(((
q31_t
Ë((
x
 >> 16Ë+ (
y
 >> 16))), 16) << 16;

684 
sum
 = (
s
 & 0xFFFF0000Ë| (
r
 & 0x0000FFFF);

686  
sum
;

693 
__INLINE
 
q31_t
 
__SHADD16
(

694 
q31_t
 
x
,

695 
q31_t
 
y
)

698 
q31_t
 
sum
;

699 
q31_t
 
r
, 
s
;

701 
r
 = (Ë
x
;

702 
s
 = (Ë
y
;

704 
r
 = (‘ >> 1Ë+ (
s
 >> 1));

705 
s
 = ((
q31_t
Ë((
x
 >> 17Ë+ (
y
 >> 17))) << 16;

707 
sum
 = (
s
 & 0xFFFF0000Ë| (
r
 & 0x0000FFFF);

709  
sum
;

716 
__INLINE
 
q31_t
 
__QSUB16
(

717 
q31_t
 
x
,

718 
q31_t
 
y
)

721 
q31_t
 
sum
;

722 
q31_t
 
r
, 
s
;

724 
r
 = (Ë
x
;

725 
s
 = (Ë
y
;

727 
r
 = 
__SSAT
‘ - 
s
, 16);

728 
s
 = 
__SSAT
(((
q31_t
Ë((
x
 >> 16Ë- (
y
 >> 16))), 16) << 16;

730 
sum
 = (
s
 & 0xFFFF0000Ë| (
r
 & 0x0000FFFF);

732  
sum
;

738 
__INLINE
 
q31_t
 
__SHSUB16
(

739 
q31_t
 
x
,

740 
q31_t
 
y
)

743 
q31_t
 
diff
;

744 
q31_t
 
r
, 
s
;

746 
r
 = (Ë
x
;

747 
s
 = (Ë
y
;

749 
r
 = (‘ >> 1Ë- (
s
 >> 1));

750 
s
 = (((
x
 >> 17Ë- (
y
 >> 17)) << 16);

752 
diff
 = (
s
 & 0xFFFF0000Ë| (
r
 & 0x0000FFFF);

754  
diff
;

760 
__INLINE
 
q31_t
 
__QASX
(

761 
q31_t
 
x
,

762 
q31_t
 
y
)

765 
q31_t
 
sum
 = 0;

767 
sum
 = ((sum + 
˛ù_q31_to_q15
((
q31_t
Ë((Ë(
x
 >> 16Ë+ (Ë
y
))) << 16) +

768 
˛ù_q31_to_q15
((
q31_t
Ë((Ë
x
 - (Ë(
y
 >> 16)));

770  
sum
;

776 
__INLINE
 
q31_t
 
__SHASX
(

777 
q31_t
 
x
,

778 
q31_t
 
y
)

781 
q31_t
 
sum
;

782 
q31_t
 
r
, 
s
;

784 
r
 = (Ë
x
;

785 
s
 = (Ë
y
;

787 
r
 = (‘ >> 1Ë- (
y
 >> 17));

788 
s
 = (((
x
 >> 17) + (s >> 1)) << 16);

790 
sum
 = (
s
 & 0xFFFF0000Ë| (
r
 & 0x0000FFFF);

792  
sum
;

799 
__INLINE
 
q31_t
 
__QSAX
(

800 
q31_t
 
x
,

801 
q31_t
 
y
)

804 
q31_t
 
sum
 = 0;

806 
sum
 = ((sum + 
˛ù_q31_to_q15
((
q31_t
Ë((Ë(
x
 >> 16Ë- (Ë
y
))) << 16) +

807 
˛ù_q31_to_q15
((
q31_t
Ë((Ë
x
 + (Ë(
y
 >> 16)));

809  
sum
;

815 
__INLINE
 
q31_t
 
__SHSAX
(

816 
q31_t
 
x
,

817 
q31_t
 
y
)

820 
q31_t
 
sum
;

821 
q31_t
 
r
, 
s
;

823 
r
 = (Ë
x
;

824 
s
 = (Ë
y
;

826 
r
 = (‘ >> 1Ë+ (
y
 >> 17));

827 
s
 = (((
x
 >> 17) - (s >> 1)) << 16);

829 
sum
 = (
s
 & 0xFFFF0000Ë| (
r
 & 0x0000FFFF);

831  
sum
;

837 
__INLINE
 
q31_t
 
__SMUSDX
(

838 
q31_t
 
x
,

839 
q31_t
 
y
)

842  ((
q31_t
)(((Ë
x
 * (Ë(
y
 >> 16)) -

843 ((Ë(
x
 >> 16Ë* (Ë
y
)));

849 
__INLINE
 
q31_t
 
__SMUADX
(

850 
q31_t
 
x
,

851 
q31_t
 
y
)

854  ((
q31_t
)(((Ë
x
 * (Ë(
y
 >> 16)) +

855 ((Ë(
x
 >> 16Ë* (Ë
y
)));

861 
__INLINE
 
q31_t
 
__QADD
(

862 
q31_t
 
x
,

863 
q31_t
 
y
)

865  
˛ù_q63_to_q31
((
q63_t
Ë
x
 + 
y
);

871 
__INLINE
 
q31_t
 
__QSUB
(

872 
q31_t
 
x
,

873 
q31_t
 
y
)

875  
˛ù_q63_to_q31
((
q63_t
Ë
x
 - 
y
);

881 
__INLINE
 
q31_t
 
__SMLAD
(

882 
q31_t
 
x
,

883 
q31_t
 
y
,

884 
q31_t
 
sum
)

887  (
sum
 + ((Ë(
x
 >> 16Ë* (Ë(
y
 >> 16)) +

888 ((Ë
x
 * (Ë
y
));

894 
__INLINE
 
q31_t
 
__SMLADX
(

895 
q31_t
 
x
,

896 
q31_t
 
y
,

897 
q31_t
 
sum
)

900  (
sum
 + ((Ë(
x
 >> 16Ë* (Ë(
y
)) +

901 ((Ë
x
 * (Ë(
y
 >> 16)));

907 
__INLINE
 
q31_t
 
__SMLSDX
(

908 
q31_t
 
x
,

909 
q31_t
 
y
,

910 
q31_t
 
sum
)

913  (
sum
 - ((Ë(
x
 >> 16Ë* (Ë(
y
)) +

914 ((Ë
x
 * (Ë(
y
 >> 16)));

920 
__INLINE
 
q63_t
 
__SMLALD
(

921 
q31_t
 
x
,

922 
q31_t
 
y
,

923 
q63_t
 
sum
)

926  (
sum
 + ((Ë(
x
 >> 16Ë* (Ë(
y
 >> 16)) +

927 ((Ë
x
 * (Ë
y
));

933 
__INLINE
 
q63_t
 
__SMLALDX
(

934 
q31_t
 
x
,

935 
q31_t
 
y
,

936 
q63_t
 
sum
)

939  (
sum
 + ((Ë(
x
 >> 16Ë* (Ë
y
)) +

940 ((Ë
x
 * (Ë(
y
 >> 16));

946 
__INLINE
 
q31_t
 
__SMUAD
(

947 
q31_t
 
x
,

948 
q31_t
 
y
)

951  (((
x
 >> 16Ë* (
y
 >> 16)) +

952 (((
x
 << 16Ë>> 16Ë* ((
y
 << 16) >> 16)));

958 
__INLINE
 
q31_t
 
__SMUSD
(

959 
q31_t
 
x
,

960 
q31_t
 
y
)

963  (-((
x
 >> 16Ë* (
y
 >> 16)) +

964 (((
x
 << 16Ë>> 16Ë* ((
y
 << 16) >> 16)));

978 
uöt16_t
 
numT≠s
;

979 
q7_t
 *
pSèã
;

980 
q7_t
 *
pC€ffs
;

981 } 
	t¨m_fú_ö°™˚_q7
;

988 
uöt16_t
 
numT≠s
;

989 
q15_t
 *
pSèã
;

990 
q15_t
 *
pC€ffs
;

991 } 
	t¨m_fú_ö°™˚_q15
;

998 
uöt16_t
 
numT≠s
;

999 
q31_t
 *
pSèã
;

1000 
q31_t
 *
pC€ffs
;

1001 } 
	t¨m_fú_ö°™˚_q31
;

1008 
uöt16_t
 
numT≠s
;

1009 
Êﬂt32_t
 *
pSèã
;

1010 
Êﬂt32_t
 *
pC€ffs
;

1011 } 
	t¨m_fú_ö°™˚_f32
;

1022 
¨m_fú_q7
(

1023 c⁄° 
¨m_fú_ö°™˚_q7
 * 
S
,

1024 
q7_t
 * 
pSrc
,

1025 
q7_t
 * 
pD°
,

1026 
uöt32_t
 
blockSize
);

1038 
¨m_fú_öô_q7
(

1039 
¨m_fú_ö°™˚_q7
 * 
S
,

1040 
uöt16_t
 
numT≠s
,

1041 
q7_t
 * 
pC€ffs
,

1042 
q7_t
 * 
pSèã
,

1043 
uöt32_t
 
blockSize
);

1054 
¨m_fú_q15
(

1055 c⁄° 
¨m_fú_ö°™˚_q15
 * 
S
,

1056 
q15_t
 * 
pSrc
,

1057 
q15_t
 * 
pD°
,

1058 
uöt32_t
 
blockSize
);

1068 
¨m_fú_Á°_q15
(

1069 c⁄° 
¨m_fú_ö°™˚_q15
 * 
S
,

1070 
q15_t
 * 
pSrc
,

1071 
q15_t
 * 
pD°
,

1072 
uöt32_t
 
blockSize
);

1085 
¨m_°©us
 
¨m_fú_öô_q15
(

1086 
¨m_fú_ö°™˚_q15
 * 
S
,

1087 
uöt16_t
 
numT≠s
,

1088 
q15_t
 * 
pC€ffs
,

1089 
q15_t
 * 
pSèã
,

1090 
uöt32_t
 
blockSize
);

1100 
¨m_fú_q31
(

1101 c⁄° 
¨m_fú_ö°™˚_q31
 * 
S
,

1102 
q31_t
 * 
pSrc
,

1103 
q31_t
 * 
pD°
,

1104 
uöt32_t
 
blockSize
);

1114 
¨m_fú_Á°_q31
(

1115 c⁄° 
¨m_fú_ö°™˚_q31
 * 
S
,

1116 
q31_t
 * 
pSrc
,

1117 
q31_t
 * 
pD°
,

1118 
uöt32_t
 
blockSize
);

1129 
¨m_fú_öô_q31
(

1130 
¨m_fú_ö°™˚_q31
 * 
S
,

1131 
uöt16_t
 
numT≠s
,

1132 
q31_t
 * 
pC€ffs
,

1133 
q31_t
 * 
pSèã
,

1134 
uöt32_t
 
blockSize
);

1144 
¨m_fú_f32
(

1145 c⁄° 
¨m_fú_ö°™˚_f32
 * 
S
,

1146 
Êﬂt32_t
 * 
pSrc
,

1147 
Êﬂt32_t
 * 
pD°
,

1148 
uöt32_t
 
blockSize
);

1159 
¨m_fú_öô_f32
(

1160 
¨m_fú_ö°™˚_f32
 * 
S
,

1161 
uöt16_t
 
numT≠s
,

1162 
Êﬂt32_t
 * 
pC€ffs
,

1163 
Êﬂt32_t
 * 
pSèã
,

1164 
uöt32_t
 
blockSize
);

1172 
öt8_t
 
numSèges
;

1173 
q15_t
 *
pSèã
;

1174 
q15_t
 *
pC€ffs
;

1175 
öt8_t
 
po°Shi·
;

1177 } 
	t¨m_biquad_ˇsd_df1_ö°_q15
;

1185 
uöt32_t
 
numSèges
;

1186 
q31_t
 *
pSèã
;

1187 
q31_t
 *
pC€ffs
;

1188 
uöt8_t
 
po°Shi·
;

1190 } 
	t¨m_biquad_ˇsd_df1_ö°_q31
;

1197 
uöt32_t
 
numSèges
;

1198 
Êﬂt32_t
 *
pSèã
;

1199 
Êﬂt32_t
 *
pC€ffs
;

1202 } 
	t¨m_biquad_ˇsd_df1_ö°_f32
;

1215 
¨m_biquad_ˇsˇde_df1_q15
(

1216 c⁄° 
¨m_biquad_ˇsd_df1_ö°_q15
 * 
S
,

1217 
q15_t
 * 
pSrc
,

1218 
q15_t
 * 
pD°
,

1219 
uöt32_t
 
blockSize
);

1231 
¨m_biquad_ˇsˇde_df1_öô_q15
(

1232 
¨m_biquad_ˇsd_df1_ö°_q15
 * 
S
,

1233 
uöt8_t
 
numSèges
,

1234 
q15_t
 * 
pC€ffs
,

1235 
q15_t
 * 
pSèã
,

1236 
öt8_t
 
po°Shi·
);

1248 
¨m_biquad_ˇsˇde_df1_Á°_q15
(

1249 c⁄° 
¨m_biquad_ˇsd_df1_ö°_q15
 * 
S
,

1250 
q15_t
 * 
pSrc
,

1251 
q15_t
 * 
pD°
,

1252 
uöt32_t
 
blockSize
);

1264 
¨m_biquad_ˇsˇde_df1_q31
(

1265 c⁄° 
¨m_biquad_ˇsd_df1_ö°_q31
 * 
S
,

1266 
q31_t
 * 
pSrc
,

1267 
q31_t
 * 
pD°
,

1268 
uöt32_t
 
blockSize
);

1279 
¨m_biquad_ˇsˇde_df1_Á°_q31
(

1280 c⁄° 
¨m_biquad_ˇsd_df1_ö°_q31
 * 
S
,

1281 
q31_t
 * 
pSrc
,

1282 
q31_t
 * 
pD°
,

1283 
uöt32_t
 
blockSize
);

1295 
¨m_biquad_ˇsˇde_df1_öô_q31
(

1296 
¨m_biquad_ˇsd_df1_ö°_q31
 * 
S
,

1297 
uöt8_t
 
numSèges
,

1298 
q31_t
 * 
pC€ffs
,

1299 
q31_t
 * 
pSèã
,

1300 
öt8_t
 
po°Shi·
);

1311 
¨m_biquad_ˇsˇde_df1_f32
(

1312 c⁄° 
¨m_biquad_ˇsd_df1_ö°_f32
 * 
S
,

1313 
Êﬂt32_t
 * 
pSrc
,

1314 
Êﬂt32_t
 * 
pD°
,

1315 
uöt32_t
 
blockSize
);

1326 
¨m_biquad_ˇsˇde_df1_öô_f32
(

1327 
¨m_biquad_ˇsd_df1_ö°_f32
 * 
S
,

1328 
uöt8_t
 
numSèges
,

1329 
Êﬂt32_t
 * 
pC€ffs
,

1330 
Êﬂt32_t
 * 
pSèã
);

1339 
uöt16_t
 
numRows
;

1340 
uöt16_t
 
numCﬁs
;

1341 
Êﬂt32_t
 *
pD©a
;

1342 } 
	t¨m_m©rix_ö°™˚_f32
;

1350 
uöt16_t
 
numRows
;

1351 
uöt16_t
 
numCﬁs
;

1352 
q15_t
 *
pD©a
;

1354 } 
	t¨m_m©rix_ö°™˚_q15
;

1362 
uöt16_t
 
numRows
;

1363 
uöt16_t
 
numCﬁs
;

1364 
q31_t
 *
pD©a
;

1366 } 
	t¨m_m©rix_ö°™˚_q31
;

1379 
¨m_°©us
 
¨m_m©_add_f32
(

1380 c⁄° 
¨m_m©rix_ö°™˚_f32
 * 
pSrcA
,

1381 c⁄° 
¨m_m©rix_ö°™˚_f32
 * 
pSrcB
,

1382 
¨m_m©rix_ö°™˚_f32
 * 
pD°
);

1393 
¨m_°©us
 
¨m_m©_add_q15
(

1394 c⁄° 
¨m_m©rix_ö°™˚_q15
 * 
pSrcA
,

1395 c⁄° 
¨m_m©rix_ö°™˚_q15
 * 
pSrcB
,

1396 
¨m_m©rix_ö°™˚_q15
 * 
pD°
);

1407 
¨m_°©us
 
¨m_m©_add_q31
(

1408 c⁄° 
¨m_m©rix_ö°™˚_q31
 * 
pSrcA
,

1409 c⁄° 
¨m_m©rix_ö°™˚_q31
 * 
pSrcB
,

1410 
¨m_m©rix_ö°™˚_q31
 * 
pD°
);

1421 
¨m_°©us
 
¨m_m©_å™s_f32
(

1422 c⁄° 
¨m_m©rix_ö°™˚_f32
 * 
pSrc
,

1423 
¨m_m©rix_ö°™˚_f32
 * 
pD°
);

1434 
¨m_°©us
 
¨m_m©_å™s_q15
(

1435 c⁄° 
¨m_m©rix_ö°™˚_q15
 * 
pSrc
,

1436 
¨m_m©rix_ö°™˚_q15
 * 
pD°
);

1446 
¨m_°©us
 
¨m_m©_å™s_q31
(

1447 c⁄° 
¨m_m©rix_ö°™˚_q31
 * 
pSrc
,

1448 
¨m_m©rix_ö°™˚_q31
 * 
pD°
);

1460 
¨m_°©us
 
¨m_m©_mu…_f32
(

1461 c⁄° 
¨m_m©rix_ö°™˚_f32
 * 
pSrcA
,

1462 c⁄° 
¨m_m©rix_ö°™˚_f32
 * 
pSrcB
,

1463 
¨m_m©rix_ö°™˚_f32
 * 
pD°
);

1474 
¨m_°©us
 
¨m_m©_mu…_q15
(

1475 c⁄° 
¨m_m©rix_ö°™˚_q15
 * 
pSrcA
,

1476 c⁄° 
¨m_m©rix_ö°™˚_q15
 * 
pSrcB
,

1477 
¨m_m©rix_ö°™˚_q15
 * 
pD°
,

1478 
q15_t
 * 
pSèã
);

1490 
¨m_°©us
 
¨m_m©_mu…_Á°_q15
(

1491 c⁄° 
¨m_m©rix_ö°™˚_q15
 * 
pSrcA
,

1492 c⁄° 
¨m_m©rix_ö°™˚_q15
 * 
pSrcB
,

1493 
¨m_m©rix_ö°™˚_q15
 * 
pD°
,

1494 
q15_t
 * 
pSèã
);

1505 
¨m_°©us
 
¨m_m©_mu…_q31
(

1506 c⁄° 
¨m_m©rix_ö°™˚_q31
 * 
pSrcA
,

1507 c⁄° 
¨m_m©rix_ö°™˚_q31
 * 
pSrcB
,

1508 
¨m_m©rix_ö°™˚_q31
 * 
pD°
);

1519 
¨m_°©us
 
¨m_m©_mu…_Á°_q31
(

1520 c⁄° 
¨m_m©rix_ö°™˚_q31
 * 
pSrcA
,

1521 c⁄° 
¨m_m©rix_ö°™˚_q31
 * 
pSrcB
,

1522 
¨m_m©rix_ö°™˚_q31
 * 
pD°
);

1534 
¨m_°©us
 
¨m_m©_sub_f32
(

1535 c⁄° 
¨m_m©rix_ö°™˚_f32
 * 
pSrcA
,

1536 c⁄° 
¨m_m©rix_ö°™˚_f32
 * 
pSrcB
,

1537 
¨m_m©rix_ö°™˚_f32
 * 
pD°
);

1548 
¨m_°©us
 
¨m_m©_sub_q15
(

1549 c⁄° 
¨m_m©rix_ö°™˚_q15
 * 
pSrcA
,

1550 c⁄° 
¨m_m©rix_ö°™˚_q15
 * 
pSrcB
,

1551 
¨m_m©rix_ö°™˚_q15
 * 
pD°
);

1562 
¨m_°©us
 
¨m_m©_sub_q31
(

1563 c⁄° 
¨m_m©rix_ö°™˚_q31
 * 
pSrcA
,

1564 c⁄° 
¨m_m©rix_ö°™˚_q31
 * 
pSrcB
,

1565 
¨m_m©rix_ö°™˚_q31
 * 
pD°
);

1576 
¨m_°©us
 
¨m_m©_sˇÀ_f32
(

1577 c⁄° 
¨m_m©rix_ö°™˚_f32
 * 
pSrc
,

1578 
Êﬂt32_t
 
sˇÀ
,

1579 
¨m_m©rix_ö°™˚_f32
 * 
pD°
);

1591 
¨m_°©us
 
¨m_m©_sˇÀ_q15
(

1592 c⁄° 
¨m_m©rix_ö°™˚_q15
 * 
pSrc
,

1593 
q15_t
 
sˇÀFø˘
,

1594 
öt32_t
 
shi·
,

1595 
¨m_m©rix_ö°™˚_q15
 * 
pD°
);

1607 
¨m_°©us
 
¨m_m©_sˇÀ_q31
(

1608 c⁄° 
¨m_m©rix_ö°™˚_q31
 * 
pSrc
,

1609 
q31_t
 
sˇÀFø˘
,

1610 
öt32_t
 
shi·
,

1611 
¨m_m©rix_ö°™˚_q31
 * 
pD°
);

1623 
¨m_m©_öô_q31
(

1624 
¨m_m©rix_ö°™˚_q31
 * 
S
,

1625 
uöt16_t
 
nRows
,

1626 
uöt16_t
 
nCﬁumns
,

1627 
q31_t
 *
pD©a
);

1638 
¨m_m©_öô_q15
(

1639 
¨m_m©rix_ö°™˚_q15
 * 
S
,

1640 
uöt16_t
 
nRows
,

1641 
uöt16_t
 
nCﬁumns
,

1642 
q15_t
 *
pD©a
);

1653 
¨m_m©_öô_f32
(

1654 
¨m_m©rix_ö°™˚_f32
 * 
S
,

1655 
uöt16_t
 
nRows
,

1656 
uöt16_t
 
nCﬁumns
,

1657 
Êﬂt32_t
 *
pD©a
);

1666 
q15_t
 
A0
;

1667 #ifde‡
ARM_MATH_CM0


1668 
q15_t
 
A1
;

1669 
q15_t
 
A2
;

1671 
q31_t
 
A1
;

1673 
q15_t
 
°©e
[3];

1674 
q15_t
 
Kp
;

1675 
q15_t
 
Ki
;

1676 
q15_t
 
Kd
;

1677 } 
	t¨m_pid_ö°™˚_q15
;

1684 
q31_t
 
A0
;

1685 
q31_t
 
A1
;

1686 
q31_t
 
A2
;

1687 
q31_t
 
°©e
[3];

1688 
q31_t
 
Kp
;

1689 
q31_t
 
Ki
;

1690 
q31_t
 
Kd
;

1692 } 
	t¨m_pid_ö°™˚_q31
;

1699 
Êﬂt32_t
 
A0
;

1700 
Êﬂt32_t
 
A1
;

1701 
Êﬂt32_t
 
A2
;

1702 
Êﬂt32_t
 
°©e
[3];

1703 
Êﬂt32_t
 
Kp
;

1704 
Êﬂt32_t
 
Ki
;

1705 
Êﬂt32_t
 
Kd
;

1706 } 
	t¨m_pid_ö°™˚_f32
;

1716 
¨m_pid_öô_f32
(

1717 
¨m_pid_ö°™˚_f32
 * 
S
,

1718 
öt32_t
 
ª£tSèãFœg
);

1725 
¨m_pid_ª£t_f32
(

1726 
¨m_pid_ö°™˚_f32
 * 
S
);

1735 
¨m_pid_öô_q31
(

1736 
¨m_pid_ö°™˚_q31
 * 
S
,

1737 
öt32_t
 
ª£tSèãFœg
);

1746 
¨m_pid_ª£t_q31
(

1747 
¨m_pid_ö°™˚_q31
 * 
S
);

1755 
¨m_pid_öô_q15
(

1756 
¨m_pid_ö°™˚_q15
 * 
S
,

1757 
öt32_t
 
ª£tSèãFœg
);

1764 
¨m_pid_ª£t_q15
(

1765 
¨m_pid_ö°™˚_q15
 * 
S
);

1773 
uöt32_t
 
nVÆues
;

1774 
Êﬂt32_t
 
x1
;

1775 
Êﬂt32_t
 
xS∑cög
;

1776 
Êﬂt32_t
 *
pYD©a
;

1777 } 
	t¨m_löór_öãΩ_ö°™˚_f32
;

1785 
uöt16_t
 
numRows
;

1786 
uöt16_t
 
numCﬁs
;

1787 
Êﬂt32_t
 *
pD©a
;

1788 } 
	t¨m_bûöór_öãΩ_ö°™˚_f32
;

1796 
uöt16_t
 
numRows
;

1797 
uöt16_t
 
numCﬁs
;

1798 
q31_t
 *
pD©a
;

1799 } 
	t¨m_bûöór_öãΩ_ö°™˚_q31
;

1807 
uöt16_t
 
numRows
;

1808 
uöt16_t
 
numCﬁs
;

1809 
q15_t
 *
pD©a
;

1810 } 
	t¨m_bûöór_öãΩ_ö°™˚_q15
;

1818 
uöt16_t
 
numRows
;

1819 
uöt16_t
 
numCﬁs
;

1820 
q7_t
 *
pD©a
;

1821 } 
	t¨m_bûöór_öãΩ_ö°™˚_q7
;

1833 
¨m_mu…_q7
(

1834 
q7_t
 * 
pSrcA
,

1835 
q7_t
 * 
pSrcB
,

1836 
q7_t
 * 
pD°
,

1837 
uöt32_t
 
blockSize
);

1848 
¨m_mu…_q15
(

1849 
q15_t
 * 
pSrcA
,

1850 
q15_t
 * 
pSrcB
,

1851 
q15_t
 * 
pD°
,

1852 
uöt32_t
 
blockSize
);

1863 
¨m_mu…_q31
(

1864 
q31_t
 * 
pSrcA
,

1865 
q31_t
 * 
pSrcB
,

1866 
q31_t
 * 
pD°
,

1867 
uöt32_t
 
blockSize
);

1878 
¨m_mu…_f32
(

1879 
Êﬂt32_t
 * 
pSrcA
,

1880 
Êﬂt32_t
 * 
pSrcB
,

1881 
Êﬂt32_t
 * 
pD°
,

1882 
uöt32_t
 
blockSize
);

1891 
uöt16_t
 
f·Lí
;

1892 
uöt8_t
 
if·Fœg
;

1893 
uöt8_t
 
bôRevî£Fœg
;

1894 
q15_t
 *
pTwiddÀ
;

1895 
uöt16_t
 *
pBôRevTabÀ
;

1896 
uöt16_t
 
twidC€fModifõr
;

1897 
uöt16_t
 
bôRevFa˘‹
;

1898 } 
	t¨m_cf·_ødix4_ö°™˚_q15
;

1906 
uöt16_t
 
f·Lí
;

1907 
uöt8_t
 
if·Fœg
;

1908 
uöt8_t
 
bôRevî£Fœg
;

1909 
q31_t
 *
pTwiddÀ
;

1910 
uöt16_t
 *
pBôRevTabÀ
;

1911 
uöt16_t
 
twidC€fModifõr
;

1912 
uöt16_t
 
bôRevFa˘‹
;

1913 } 
	t¨m_cf·_ødix4_ö°™˚_q31
;

1921 
uöt16_t
 
f·Lí
;

1922 
uöt8_t
 
if·Fœg
;

1923 
uöt8_t
 
bôRevî£Fœg
;

1924 
Êﬂt32_t
 *
pTwiddÀ
;

1925 
uöt16_t
 *
pBôRevTabÀ
;

1926 
uöt16_t
 
twidC€fModifõr
;

1927 
uöt16_t
 
bôRevFa˘‹
;

1928 
Êﬂt32_t
 
⁄ebyf·Lí
;

1929 } 
	t¨m_cf·_ødix4_ö°™˚_f32
;

1938 
¨m_cf·_ødix4_q15
(

1939 c⁄° 
¨m_cf·_ødix4_ö°™˚_q15
 * 
S
,

1940 
q15_t
 * 
pSrc
);

1951 
¨m_°©us
 
¨m_cf·_ødix4_öô_q15
(

1952 
¨m_cf·_ødix4_ö°™˚_q15
 * 
S
,

1953 
uöt16_t
 
f·Lí
,

1954 
uöt8_t
 
if·Fœg
,

1955 
uöt8_t
 
bôRevî£Fœg
);

1964 
¨m_cf·_ødix4_q31
(

1965 c⁄° 
¨m_cf·_ødix4_ö°™˚_q31
 * 
S
,

1966 
q31_t
 * 
pSrc
);

1977 
¨m_°©us
 
¨m_cf·_ødix4_öô_q31
(

1978 
¨m_cf·_ødix4_ö°™˚_q31
 * 
S
,

1979 
uöt16_t
 
f·Lí
,

1980 
uöt8_t
 
if·Fœg
,

1981 
uöt8_t
 
bôRevî£Fœg
);

1990 
¨m_cf·_ødix4_f32
(

1991 c⁄° 
¨m_cf·_ødix4_ö°™˚_f32
 * 
S
,

1992 
Êﬂt32_t
 * 
pSrc
);

2003 
¨m_°©us
 
¨m_cf·_ødix4_öô_f32
(

2004 
¨m_cf·_ødix4_ö°™˚_f32
 * 
S
,

2005 
uöt16_t
 
f·Lí
,

2006 
uöt8_t
 
if·Fœg
,

2007 
uöt8_t
 
bôRevî£Fœg
);

2024 
¨m_ødix4_buâîÊy_f32
(

2025 
Êﬂt32_t
 * 
pSrc
,

2026 
uöt16_t
 
f·Lí
,

2027 
Êﬂt32_t
 * 
pC€f
,

2028 
uöt16_t
 
twidC€fModifõr
);

2040 
¨m_ødix4_buâîÊy_övî£_f32
(

2041 
Êﬂt32_t
 * 
pSrc
,

2042 
uöt16_t
 
f·Lí
,

2043 
Êﬂt32_t
 * 
pC€f
,

2044 
uöt16_t
 
twidC€fModifõr
,

2045 
Êﬂt32_t
 
⁄ebyf·Lí
);

2056 
¨m_bôªvîßl_f32
(

2057 
Êﬂt32_t
 *
pSrc
,

2058 
uöt16_t
 
f·Size
,

2059 
uöt16_t
 
bôRevFa˘‹
,

2060 
uöt16_t
 *
pBôRevTab
);

2071 
¨m_ødix4_buâîÊy_q31
(

2072 
q31_t
 *
pSrc
,

2073 
uöt32_t
 
f·Lí
,

2074 
q31_t
 *
pC€f
,

2075 
uöt32_t
 
twidC€fModifõr
);

2086 
¨m_ødix4_buâîÊy_övî£_q31
(

2087 
q31_t
 * 
pSrc
,

2088 
uöt32_t
 
f·Lí
,

2089 
q31_t
 * 
pC€f
,

2090 
uöt32_t
 
twidC€fModifõr
);

2101 
¨m_bôªvîßl_q31
(

2102 
q31_t
 * 
pSrc
,

2103 
uöt32_t
 
f·Lí
,

2104 
uöt16_t
 
bôRevFa˘‹
,

2105 
uöt16_t
 *
pBôRevTab
);

2116 
¨m_ødix4_buâîÊy_q15
(

2117 
q15_t
 *
pSrc16
,

2118 
uöt32_t
 
f·Lí
,

2119 
q15_t
 *
pC€f16
,

2120 
uöt32_t
 
twidC€fModifõr
);

2131 
¨m_ødix4_buâîÊy_övî£_q15
(

2132 
q15_t
 *
pSrc16
,

2133 
uöt32_t
 
f·Lí
,

2134 
q15_t
 *
pC€f16
,

2135 
uöt32_t
 
twidC€fModifõr
);

2146 
¨m_bôªvîßl_q15
(

2147 
q15_t
 * 
pSrc
,

2148 
uöt32_t
 
f·Lí
,

2149 
uöt16_t
 
bôRevFa˘‹
,

2150 
uöt16_t
 *
pBôRevTab
);

2158 
uöt32_t
 
f·LíRól
;

2159 
uöt32_t
 
f·LíBy2
;

2160 
uöt8_t
 
if·FœgR
;

2161 
uöt8_t
 
bôRevî£FœgR
;

2162 
uöt32_t
 
twidC€fRModifõr
;

2163 
q15_t
 *
pTwiddÀARól
;

2164 
q15_t
 *
pTwiddÀBRól
;

2165 
¨m_cf·_ødix4_ö°™˚_q15
 *
pCf·
;

2166 } 
	t¨m_rf·_ö°™˚_q15
;

2174 
uöt32_t
 
f·LíRól
;

2175 
uöt32_t
 
f·LíBy2
;

2176 
uöt8_t
 
if·FœgR
;

2177 
uöt8_t
 
bôRevî£FœgR
;

2178 
uöt32_t
 
twidC€fRModifõr
;

2179 
q31_t
 *
pTwiddÀARól
;

2180 
q31_t
 *
pTwiddÀBRól
;

2181 
¨m_cf·_ødix4_ö°™˚_q31
 *
pCf·
;

2182 } 
	t¨m_rf·_ö°™˚_q31
;

2190 
uöt32_t
 
f·LíRól
;

2191 
uöt16_t
 
f·LíBy2
;

2192 
uöt8_t
 
if·FœgR
;

2193 
uöt8_t
 
bôRevî£FœgR
;

2194 
uöt32_t
 
twidC€fRModifõr
;

2195 
Êﬂt32_t
 *
pTwiddÀARól
;

2196 
Êﬂt32_t
 *
pTwiddÀBRól
;

2197 
¨m_cf·_ødix4_ö°™˚_f32
 *
pCf·
;

2198 } 
	t¨m_rf·_ö°™˚_f32
;

2208 
¨m_rf·_q15
(

2209 c⁄° 
¨m_rf·_ö°™˚_q15
 * 
S
,

2210 
q15_t
 * 
pSrc
,

2211 
q15_t
 * 
pD°
);

2223 
¨m_°©us
 
¨m_rf·_öô_q15
(

2224 
¨m_rf·_ö°™˚_q15
 * 
S
,

2225 
¨m_cf·_ødix4_ö°™˚_q15
 * 
S_CFFT
,

2226 
uöt32_t
 
f·LíRól
,

2227 
uöt32_t
 
if·FœgR
,

2228 
uöt32_t
 
bôRevî£Fœg
);

2238 
¨m_rf·_q31
(

2239 c⁄° 
¨m_rf·_ö°™˚_q31
 * 
S
,

2240 
q31_t
 * 
pSrc
,

2241 
q31_t
 * 
pD°
);

2253 
¨m_°©us
 
¨m_rf·_öô_q31
(

2254 
¨m_rf·_ö°™˚_q31
 * 
S
,

2255 
¨m_cf·_ødix4_ö°™˚_q31
 * 
S_CFFT
,

2256 
uöt32_t
 
f·LíRól
,

2257 
uöt32_t
 
if·FœgR
,

2258 
uöt32_t
 
bôRevî£Fœg
);

2270 
¨m_°©us
 
¨m_rf·_öô_f32
(

2271 
¨m_rf·_ö°™˚_f32
 * 
S
,

2272 
¨m_cf·_ødix4_ö°™˚_f32
 * 
S_CFFT
,

2273 
uöt32_t
 
f·LíRól
,

2274 
uöt32_t
 
if·FœgR
,

2275 
uöt32_t
 
bôRevî£Fœg
);

2285 
¨m_rf·_f32
(

2286 c⁄° 
¨m_rf·_ö°™˚_f32
 * 
S
,

2287 
Êﬂt32_t
 * 
pSrc
,

2288 
Êﬂt32_t
 * 
pD°
);

2296 
uöt16_t
 
N
;

2297 
uöt16_t
 
Nby2
;

2298 
Êﬂt32_t
 
n‹mÆize
;

2299 
Êﬂt32_t
 *
pTwiddÀ
;

2300 
Êﬂt32_t
 *
pCosFa˘‹
;

2301 
¨m_rf·_ö°™˚_f32
 *
pRf·
;

2302 
¨m_cf·_ødix4_ö°™˚_f32
 *
pCf·
;

2303 } 
	t¨m_d˘4_ö°™˚_f32
;

2316 
¨m_°©us
 
¨m_d˘4_öô_f32
(

2317 
¨m_d˘4_ö°™˚_f32
 * 
S
,

2318 
¨m_rf·_ö°™˚_f32
 * 
S_RFFT
,

2319 
¨m_cf·_ødix4_ö°™˚_f32
 * 
S_CFFT
,

2320 
uöt16_t
 
N
,

2321 
uöt16_t
 
Nby2
,

2322 
Êﬂt32_t
 
n‹mÆize
);

2332 
¨m_d˘4_f32
(

2333 c⁄° 
¨m_d˘4_ö°™˚_f32
 * 
S
,

2334 
Êﬂt32_t
 * 
pSèã
,

2335 
Êﬂt32_t
 * 
pI∆öeBuf„r
);

2343 
uöt16_t
 
N
;

2344 
uöt16_t
 
Nby2
;

2345 
q31_t
 
n‹mÆize
;

2346 
q31_t
 *
pTwiddÀ
;

2347 
q31_t
 *
pCosFa˘‹
;

2348 
¨m_rf·_ö°™˚_q31
 *
pRf·
;

2349 
¨m_cf·_ødix4_ö°™˚_q31
 *
pCf·
;

2350 } 
	t¨m_d˘4_ö°™˚_q31
;

2363 
¨m_°©us
 
¨m_d˘4_öô_q31
(

2364 
¨m_d˘4_ö°™˚_q31
 * 
S
,

2365 
¨m_rf·_ö°™˚_q31
 * 
S_RFFT
,

2366 
¨m_cf·_ødix4_ö°™˚_q31
 * 
S_CFFT
,

2367 
uöt16_t
 
N
,

2368 
uöt16_t
 
Nby2
,

2369 
q31_t
 
n‹mÆize
);

2379 
¨m_d˘4_q31
(

2380 c⁄° 
¨m_d˘4_ö°™˚_q31
 * 
S
,

2381 
q31_t
 * 
pSèã
,

2382 
q31_t
 * 
pI∆öeBuf„r
);

2390 
uöt16_t
 
N
;

2391 
uöt16_t
 
Nby2
;

2392 
q15_t
 
n‹mÆize
;

2393 
q15_t
 *
pTwiddÀ
;

2394 
q15_t
 *
pCosFa˘‹
;

2395 
¨m_rf·_ö°™˚_q15
 *
pRf·
;

2396 
¨m_cf·_ødix4_ö°™˚_q15
 *
pCf·
;

2397 } 
	t¨m_d˘4_ö°™˚_q15
;

2410 
¨m_°©us
 
¨m_d˘4_öô_q15
(

2411 
¨m_d˘4_ö°™˚_q15
 * 
S
,

2412 
¨m_rf·_ö°™˚_q15
 * 
S_RFFT
,

2413 
¨m_cf·_ødix4_ö°™˚_q15
 * 
S_CFFT
,

2414 
uöt16_t
 
N
,

2415 
uöt16_t
 
Nby2
,

2416 
q15_t
 
n‹mÆize
);

2426 
¨m_d˘4_q15
(

2427 c⁄° 
¨m_d˘4_ö°™˚_q15
 * 
S
,

2428 
q15_t
 * 
pSèã
,

2429 
q15_t
 * 
pI∆öeBuf„r
);

2440 
¨m_add_f32
(

2441 
Êﬂt32_t
 * 
pSrcA
,

2442 
Êﬂt32_t
 * 
pSrcB
,

2443 
Êﬂt32_t
 * 
pD°
,

2444 
uöt32_t
 
blockSize
);

2455 
¨m_add_q7
(

2456 
q7_t
 * 
pSrcA
,

2457 
q7_t
 * 
pSrcB
,

2458 
q7_t
 * 
pD°
,

2459 
uöt32_t
 
blockSize
);

2470 
¨m_add_q15
(

2471 
q15_t
 * 
pSrcA
,

2472 
q15_t
 * 
pSrcB
,

2473 
q15_t
 * 
pD°
,

2474 
uöt32_t
 
blockSize
);

2485 
¨m_add_q31
(

2486 
q31_t
 * 
pSrcA
,

2487 
q31_t
 * 
pSrcB
,

2488 
q31_t
 * 
pD°
,

2489 
uöt32_t
 
blockSize
);

2500 
¨m_sub_f32
(

2501 
Êﬂt32_t
 * 
pSrcA
,

2502 
Êﬂt32_t
 * 
pSrcB
,

2503 
Êﬂt32_t
 * 
pD°
,

2504 
uöt32_t
 
blockSize
);

2515 
¨m_sub_q7
(

2516 
q7_t
 * 
pSrcA
,

2517 
q7_t
 * 
pSrcB
,

2518 
q7_t
 * 
pD°
,

2519 
uöt32_t
 
blockSize
);

2530 
¨m_sub_q15
(

2531 
q15_t
 * 
pSrcA
,

2532 
q15_t
 * 
pSrcB
,

2533 
q15_t
 * 
pD°
,

2534 
uöt32_t
 
blockSize
);

2545 
¨m_sub_q31
(

2546 
q31_t
 * 
pSrcA
,

2547 
q31_t
 * 
pSrcB
,

2548 
q31_t
 * 
pD°
,

2549 
uöt32_t
 
blockSize
);

2560 
¨m_sˇÀ_f32
(

2561 
Êﬂt32_t
 * 
pSrc
,

2562 
Êﬂt32_t
 
sˇÀ
,

2563 
Êﬂt32_t
 * 
pD°
,

2564 
uöt32_t
 
blockSize
);

2576 
¨m_sˇÀ_q7
(

2577 
q7_t
 * 
pSrc
,

2578 
q7_t
 
sˇÀFø˘
,

2579 
öt8_t
 
shi·
,

2580 
q7_t
 * 
pD°
,

2581 
uöt32_t
 
blockSize
);

2593 
¨m_sˇÀ_q15
(

2594 
q15_t
 * 
pSrc
,

2595 
q15_t
 
sˇÀFø˘
,

2596 
öt8_t
 
shi·
,

2597 
q15_t
 * 
pD°
,

2598 
uöt32_t
 
blockSize
);

2610 
¨m_sˇÀ_q31
(

2611 
q31_t
 * 
pSrc
,

2612 
q31_t
 
sˇÀFø˘
,

2613 
öt8_t
 
shi·
,

2614 
q31_t
 * 
pD°
,

2615 
uöt32_t
 
blockSize
);

2625 
¨m_abs_q7
(

2626 
q7_t
 * 
pSrc
,

2627 
q7_t
 * 
pD°
,

2628 
uöt32_t
 
blockSize
);

2638 
¨m_abs_f32
(

2639 
Êﬂt32_t
 * 
pSrc
,

2640 
Êﬂt32_t
 * 
pD°
,

2641 
uöt32_t
 
blockSize
);

2651 
¨m_abs_q15
(

2652 
q15_t
 * 
pSrc
,

2653 
q15_t
 * 
pD°
,

2654 
uöt32_t
 
blockSize
);

2664 
¨m_abs_q31
(

2665 
q31_t
 * 
pSrc
,

2666 
q31_t
 * 
pD°
,

2667 
uöt32_t
 
blockSize
);

2678 
¨m_dŸ_¥od_f32
(

2679 
Êﬂt32_t
 * 
pSrcA
,

2680 
Êﬂt32_t
 * 
pSrcB
,

2681 
uöt32_t
 
blockSize
,

2682 
Êﬂt32_t
 * 
ªsu…
);

2693 
¨m_dŸ_¥od_q7
(

2694 
q7_t
 * 
pSrcA
,

2695 
q7_t
 * 
pSrcB
,

2696 
uöt32_t
 
blockSize
,

2697 
q31_t
 * 
ªsu…
);

2708 
¨m_dŸ_¥od_q15
(

2709 
q15_t
 * 
pSrcA
,

2710 
q15_t
 * 
pSrcB
,

2711 
uöt32_t
 
blockSize
,

2712 
q63_t
 * 
ªsu…
);

2723 
¨m_dŸ_¥od_q31
(

2724 
q31_t
 * 
pSrcA
,

2725 
q31_t
 * 
pSrcB
,

2726 
uöt32_t
 
blockSize
,

2727 
q63_t
 * 
ªsu…
);

2738 
¨m_shi·_q7
(

2739 
q7_t
 * 
pSrc
,

2740 
öt8_t
 
shi·Bôs
,

2741 
q7_t
 * 
pD°
,

2742 
uöt32_t
 
blockSize
);

2753 
¨m_shi·_q15
(

2754 
q15_t
 * 
pSrc
,

2755 
öt8_t
 
shi·Bôs
,

2756 
q15_t
 * 
pD°
,

2757 
uöt32_t
 
blockSize
);

2768 
¨m_shi·_q31
(

2769 
q31_t
 * 
pSrc
,

2770 
öt8_t
 
shi·Bôs
,

2771 
q31_t
 * 
pD°
,

2772 
uöt32_t
 
blockSize
);

2783 
¨m_off£t_f32
(

2784 
Êﬂt32_t
 * 
pSrc
,

2785 
Êﬂt32_t
 
off£t
,

2786 
Êﬂt32_t
 * 
pD°
,

2787 
uöt32_t
 
blockSize
);

2798 
¨m_off£t_q7
(

2799 
q7_t
 * 
pSrc
,

2800 
q7_t
 
off£t
,

2801 
q7_t
 * 
pD°
,

2802 
uöt32_t
 
blockSize
);

2813 
¨m_off£t_q15
(

2814 
q15_t
 * 
pSrc
,

2815 
q15_t
 
off£t
,

2816 
q15_t
 * 
pD°
,

2817 
uöt32_t
 
blockSize
);

2828 
¨m_off£t_q31
(

2829 
q31_t
 * 
pSrc
,

2830 
q31_t
 
off£t
,

2831 
q31_t
 * 
pD°
,

2832 
uöt32_t
 
blockSize
);

2842 
¨m_√g©e_f32
(

2843 
Êﬂt32_t
 * 
pSrc
,

2844 
Êﬂt32_t
 * 
pD°
,

2845 
uöt32_t
 
blockSize
);

2855 
¨m_√g©e_q7
(

2856 
q7_t
 * 
pSrc
,

2857 
q7_t
 * 
pD°
,

2858 
uöt32_t
 
blockSize
);

2868 
¨m_√g©e_q15
(

2869 
q15_t
 * 
pSrc
,

2870 
q15_t
 * 
pD°
,

2871 
uöt32_t
 
blockSize
);

2881 
¨m_√g©e_q31
(

2882 
q31_t
 * 
pSrc
,

2883 
q31_t
 * 
pD°
,

2884 
uöt32_t
 
blockSize
);

2892 
¨m_c›y_f32
(

2893 
Êﬂt32_t
 * 
pSrc
,

2894 
Êﬂt32_t
 * 
pD°
,

2895 
uöt32_t
 
blockSize
);

2904 
¨m_c›y_q7
(

2905 
q7_t
 * 
pSrc
,

2906 
q7_t
 * 
pD°
,

2907 
uöt32_t
 
blockSize
);

2916 
¨m_c›y_q15
(

2917 
q15_t
 * 
pSrc
,

2918 
q15_t
 * 
pD°
,

2919 
uöt32_t
 
blockSize
);

2928 
¨m_c›y_q31
(

2929 
q31_t
 * 
pSrc
,

2930 
q31_t
 * 
pD°
,

2931 
uöt32_t
 
blockSize
);

2939 
¨m_fûl_f32
(

2940 
Êﬂt32_t
 
vÆue
,

2941 
Êﬂt32_t
 * 
pD°
,

2942 
uöt32_t
 
blockSize
);

2951 
¨m_fûl_q7
(

2952 
q7_t
 
vÆue
,

2953 
q7_t
 * 
pD°
,

2954 
uöt32_t
 
blockSize
);

2963 
¨m_fûl_q15
(

2964 
q15_t
 
vÆue
,

2965 
q15_t
 * 
pD°
,

2966 
uöt32_t
 
blockSize
);

2975 
¨m_fûl_q31
(

2976 
q31_t
 
vÆue
,

2977 
q31_t
 * 
pD°
,

2978 
uöt32_t
 
blockSize
);

2990 
¨m_c⁄v_f32
(

2991 
Êﬂt32_t
 * 
pSrcA
,

2992 
uöt32_t
 
§cALí
,

2993 
Êﬂt32_t
 * 
pSrcB
,

2994 
uöt32_t
 
§cBLí
,

2995 
Êﬂt32_t
 * 
pD°
);

3007 
¨m_c⁄v_q15
(

3008 
q15_t
 * 
pSrcA
,

3009 
uöt32_t
 
§cALí
,

3010 
q15_t
 * 
pSrcB
,

3011 
uöt32_t
 
§cBLí
,

3012 
q15_t
 * 
pD°
);

3024 
¨m_c⁄v_Á°_q15
(

3025 
q15_t
 * 
pSrcA
,

3026 
uöt32_t
 
§cALí
,

3027 
q15_t
 * 
pSrcB
,

3028 
uöt32_t
 
§cBLí
,

3029 
q15_t
 * 
pD°
);

3041 
¨m_c⁄v_q31
(

3042 
q31_t
 * 
pSrcA
,

3043 
uöt32_t
 
§cALí
,

3044 
q31_t
 * 
pSrcB
,

3045 
uöt32_t
 
§cBLí
,

3046 
q31_t
 * 
pD°
);

3058 
¨m_c⁄v_Á°_q31
(

3059 
q31_t
 * 
pSrcA
,

3060 
uöt32_t
 
§cALí
,

3061 
q31_t
 * 
pSrcB
,

3062 
uöt32_t
 
§cBLí
,

3063 
q31_t
 * 
pD°
);

3075 
¨m_c⁄v_q7
(

3076 
q7_t
 * 
pSrcA
,

3077 
uöt32_t
 
§cALí
,

3078 
q7_t
 * 
pSrcB
,

3079 
uöt32_t
 
§cBLí
,

3080 
q7_t
 * 
pD°
);

3094 
¨m_°©us
 
¨m_c⁄v_∑πül_f32
(

3095 
Êﬂt32_t
 * 
pSrcA
,

3096 
uöt32_t
 
§cALí
,

3097 
Êﬂt32_t
 * 
pSrcB
,

3098 
uöt32_t
 
§cBLí
,

3099 
Êﬂt32_t
 * 
pD°
,

3100 
uöt32_t
 
fú°Index
,

3101 
uöt32_t
 
numPoöts
);

3115 
¨m_°©us
 
¨m_c⁄v_∑πül_q15
(

3116 
q15_t
 * 
pSrcA
,

3117 
uöt32_t
 
§cALí
,

3118 
q15_t
 * 
pSrcB
,

3119 
uöt32_t
 
§cBLí
,

3120 
q15_t
 * 
pD°
,

3121 
uöt32_t
 
fú°Index
,

3122 
uöt32_t
 
numPoöts
);

3136 
¨m_°©us
 
¨m_c⁄v_∑πül_Á°_q15
(

3137 
q15_t
 * 
pSrcA
,

3138 
uöt32_t
 
§cALí
,

3139 
q15_t
 * 
pSrcB
,

3140 
uöt32_t
 
§cBLí
,

3141 
q15_t
 * 
pD°
,

3142 
uöt32_t
 
fú°Index
,

3143 
uöt32_t
 
numPoöts
);

3157 
¨m_°©us
 
¨m_c⁄v_∑πül_q31
(

3158 
q31_t
 * 
pSrcA
,

3159 
uöt32_t
 
§cALí
,

3160 
q31_t
 * 
pSrcB
,

3161 
uöt32_t
 
§cBLí
,

3162 
q31_t
 * 
pD°
,

3163 
uöt32_t
 
fú°Index
,

3164 
uöt32_t
 
numPoöts
);

3179 
¨m_°©us
 
¨m_c⁄v_∑πül_Á°_q31
(

3180 
q31_t
 * 
pSrcA
,

3181 
uöt32_t
 
§cALí
,

3182 
q31_t
 * 
pSrcB
,

3183 
uöt32_t
 
§cBLí
,

3184 
q31_t
 * 
pD°
,

3185 
uöt32_t
 
fú°Index
,

3186 
uöt32_t
 
numPoöts
);

3200 
¨m_°©us
 
¨m_c⁄v_∑πül_q7
(

3201 
q7_t
 * 
pSrcA
,

3202 
uöt32_t
 
§cALí
,

3203 
q7_t
 * 
pSrcB
,

3204 
uöt32_t
 
§cBLí
,

3205 
q7_t
 * 
pD°
,

3206 
uöt32_t
 
fú°Index
,

3207 
uöt32_t
 
numPoöts
);

3216 
uöt8_t
 
M
;

3217 
uöt16_t
 
numT≠s
;

3218 
q15_t
 *
pC€ffs
;

3219 
q15_t
 *
pSèã
;

3220 } 
	t¨m_fú_decim©e_ö°™˚_q15
;

3228 
uöt8_t
 
M
;

3229 
uöt16_t
 
numT≠s
;

3230 
q31_t
 *
pC€ffs
;

3231 
q31_t
 *
pSèã
;

3233 } 
	t¨m_fú_decim©e_ö°™˚_q31
;

3241 
uöt8_t
 
M
;

3242 
uöt16_t
 
numT≠s
;

3243 
Êﬂt32_t
 *
pC€ffs
;

3244 
Êﬂt32_t
 *
pSèã
;

3246 } 
	t¨m_fú_decim©e_ö°™˚_f32
;

3259 
¨m_fú_decim©e_f32
(

3260 c⁄° 
¨m_fú_decim©e_ö°™˚_f32
 * 
S
,

3261 
Êﬂt32_t
 * 
pSrc
,

3262 
Êﬂt32_t
 * 
pD°
,

3263 
uöt32_t
 
blockSize
);

3278 
¨m_°©us
 
¨m_fú_decim©e_öô_f32
(

3279 
¨m_fú_decim©e_ö°™˚_f32
 * 
S
,

3280 
uöt16_t
 
numT≠s
,

3281 
uöt8_t
 
M
,

3282 
Êﬂt32_t
 * 
pC€ffs
,

3283 
Êﬂt32_t
 * 
pSèã
,

3284 
uöt32_t
 
blockSize
);

3295 
¨m_fú_decim©e_q15
(

3296 c⁄° 
¨m_fú_decim©e_ö°™˚_q15
 * 
S
,

3297 
q15_t
 * 
pSrc
,

3298 
q15_t
 * 
pD°
,

3299 
uöt32_t
 
blockSize
);

3310 
¨m_fú_decim©e_Á°_q15
(

3311 c⁄° 
¨m_fú_decim©e_ö°™˚_q15
 * 
S
,

3312 
q15_t
 * 
pSrc
,

3313 
q15_t
 * 
pD°
,

3314 
uöt32_t
 
blockSize
);

3330 
¨m_°©us
 
¨m_fú_decim©e_öô_q15
(

3331 
¨m_fú_decim©e_ö°™˚_q15
 * 
S
,

3332 
uöt16_t
 
numT≠s
,

3333 
uöt8_t
 
M
,

3334 
q15_t
 * 
pC€ffs
,

3335 
q15_t
 * 
pSèã
,

3336 
uöt32_t
 
blockSize
);

3347 
¨m_fú_decim©e_q31
(

3348 c⁄° 
¨m_fú_decim©e_ö°™˚_q31
 * 
S
,

3349 
q31_t
 * 
pSrc
,

3350 
q31_t
 * 
pD°
,

3351 
uöt32_t
 
blockSize
);

3362 
¨m_fú_decim©e_Á°_q31
(

3363 
¨m_fú_decim©e_ö°™˚_q31
 * 
S
,

3364 
q31_t
 * 
pSrc
,

3365 
q31_t
 * 
pD°
,

3366 
uöt32_t
 
blockSize
);

3381 
¨m_°©us
 
¨m_fú_decim©e_öô_q31
(

3382 
¨m_fú_decim©e_ö°™˚_q31
 * 
S
,

3383 
uöt16_t
 
numT≠s
,

3384 
uöt8_t
 
M
,

3385 
q31_t
 * 
pC€ffs
,

3386 
q31_t
 * 
pSèã
,

3387 
uöt32_t
 
blockSize
);

3397 
uöt8_t
 
L
;

3398 
uöt16_t
 
pha£Lígth
;

3399 
q15_t
 *
pC€ffs
;

3400 
q15_t
 *
pSèã
;

3401 } 
	t¨m_fú_öãΩﬁ©e_ö°™˚_q15
;

3409 
uöt8_t
 
L
;

3410 
uöt16_t
 
pha£Lígth
;

3411 
q31_t
 *
pC€ffs
;

3412 
q31_t
 *
pSèã
;

3413 } 
	t¨m_fú_öãΩﬁ©e_ö°™˚_q31
;

3421 
uöt8_t
 
L
;

3422 
uöt16_t
 
pha£Lígth
;

3423 
Êﬂt32_t
 *
pC€ffs
;

3424 
Êﬂt32_t
 *
pSèã
;

3425 } 
	t¨m_fú_öãΩﬁ©e_ö°™˚_f32
;

3437 
¨m_fú_öãΩﬁ©e_q15
(

3438 c⁄° 
¨m_fú_öãΩﬁ©e_ö°™˚_q15
 * 
S
,

3439 
q15_t
 * 
pSrc
,

3440 
q15_t
 * 
pD°
,

3441 
uöt32_t
 
blockSize
);

3456 
¨m_°©us
 
¨m_fú_öãΩﬁ©e_öô_q15
(

3457 
¨m_fú_öãΩﬁ©e_ö°™˚_q15
 * 
S
,

3458 
uöt8_t
 
L
,

3459 
uöt16_t
 
numT≠s
,

3460 
q15_t
 * 
pC€ffs
,

3461 
q15_t
 * 
pSèã
,

3462 
uöt32_t
 
blockSize
);

3473 
¨m_fú_öãΩﬁ©e_q31
(

3474 c⁄° 
¨m_fú_öãΩﬁ©e_ö°™˚_q31
 * 
S
,

3475 
q31_t
 * 
pSrc
,

3476 
q31_t
 * 
pD°
,

3477 
uöt32_t
 
blockSize
);

3491 
¨m_°©us
 
¨m_fú_öãΩﬁ©e_öô_q31
(

3492 
¨m_fú_öãΩﬁ©e_ö°™˚_q31
 * 
S
,

3493 
uöt8_t
 
L
,

3494 
uöt16_t
 
numT≠s
,

3495 
q31_t
 * 
pC€ffs
,

3496 
q31_t
 * 
pSèã
,

3497 
uöt32_t
 
blockSize
);

3509 
¨m_fú_öãΩﬁ©e_f32
(

3510 c⁄° 
¨m_fú_öãΩﬁ©e_ö°™˚_f32
 * 
S
,

3511 
Êﬂt32_t
 * 
pSrc
,

3512 
Êﬂt32_t
 * 
pD°
,

3513 
uöt32_t
 
blockSize
);

3527 
¨m_°©us
 
¨m_fú_öãΩﬁ©e_öô_f32
(

3528 
¨m_fú_öãΩﬁ©e_ö°™˚_f32
 * 
S
,

3529 
uöt8_t
 
L
,

3530 
uöt16_t
 
numT≠s
,

3531 
Êﬂt32_t
 * 
pC€ffs
,

3532 
Êﬂt32_t
 * 
pSèã
,

3533 
uöt32_t
 
blockSize
);

3541 
uöt8_t
 
numSèges
;

3542 
q63_t
 *
pSèã
;

3543 
q31_t
 *
pC€ffs
;

3544 
uöt8_t
 
po°Shi·
;

3546 } 
	t¨m_biquad_ˇs_df1_32x64_ös_q31
;

3557 
¨m_biquad_ˇs_df1_32x64_q31
(

3558 c⁄° 
¨m_biquad_ˇs_df1_32x64_ös_q31
 * 
S
,

3559 
q31_t
 * 
pSrc
,

3560 
q31_t
 * 
pD°
,

3561 
uöt32_t
 
blockSize
);

3573 
¨m_biquad_ˇs_df1_32x64_öô_q31
(

3574 
¨m_biquad_ˇs_df1_32x64_ös_q31
 * 
S
,

3575 
uöt8_t
 
numSèges
,

3576 
q31_t
 * 
pC€ffs
,

3577 
q63_t
 * 
pSèã
,

3578 
uöt8_t
 
po°Shi·
);

3588 
uöt8_t
 
numSèges
;

3589 
Êﬂt32_t
 *
pSèã
;

3590 
Êﬂt32_t
 *
pC€ffs
;

3591 } 
	t¨m_biquad_ˇsˇde_df2T_ö°™˚_f32
;

3603 
¨m_biquad_ˇsˇde_df2T_f32
(

3604 c⁄° 
¨m_biquad_ˇsˇde_df2T_ö°™˚_f32
 * 
S
,

3605 
Êﬂt32_t
 * 
pSrc
,

3606 
Êﬂt32_t
 * 
pD°
,

3607 
uöt32_t
 
blockSize
);

3619 
¨m_biquad_ˇsˇde_df2T_öô_f32
(

3620 
¨m_biquad_ˇsˇde_df2T_ö°™˚_f32
 * 
S
,

3621 
uöt8_t
 
numSèges
,

3622 
Êﬂt32_t
 * 
pC€ffs
,

3623 
Êﬂt32_t
 * 
pSèã
);

3633 
uöt16_t
 
numSèges
;

3634 
q15_t
 *
pSèã
;

3635 
q15_t
 *
pC€ffs
;

3636 } 
	t¨m_fú_œâi˚_ö°™˚_q15
;

3644 
uöt16_t
 
numSèges
;

3645 
q31_t
 *
pSèã
;

3646 
q31_t
 *
pC€ffs
;

3647 } 
	t¨m_fú_œâi˚_ö°™˚_q31
;

3655 
uöt16_t
 
numSèges
;

3656 
Êﬂt32_t
 *
pSèã
;

3657 
Êﬂt32_t
 *
pC€ffs
;

3658 } 
	t¨m_fú_œâi˚_ö°™˚_f32
;

3669 
¨m_fú_œâi˚_öô_q15
(

3670 
¨m_fú_œâi˚_ö°™˚_q15
 * 
S
,

3671 
uöt16_t
 
numSèges
,

3672 
q15_t
 * 
pC€ffs
,

3673 
q15_t
 * 
pSèã
);

3684 
¨m_fú_œâi˚_q15
(

3685 c⁄° 
¨m_fú_œâi˚_ö°™˚_q15
 * 
S
,

3686 
q15_t
 * 
pSrc
,

3687 
q15_t
 * 
pD°
,

3688 
uöt32_t
 
blockSize
);

3699 
¨m_fú_œâi˚_öô_q31
(

3700 
¨m_fú_œâi˚_ö°™˚_q31
 * 
S
,

3701 
uöt16_t
 
numSèges
,

3702 
q31_t
 * 
pC€ffs
,

3703 
q31_t
 * 
pSèã
);

3715 
¨m_fú_œâi˚_q31
(

3716 c⁄° 
¨m_fú_œâi˚_ö°™˚_q31
 * 
S
,

3717 
q31_t
 * 
pSrc
,

3718 
q31_t
 * 
pD°
,

3719 
uöt32_t
 
blockSize
);

3730 
¨m_fú_œâi˚_öô_f32
(

3731 
¨m_fú_œâi˚_ö°™˚_f32
 * 
S
,

3732 
uöt16_t
 
numSèges
,

3733 
Êﬂt32_t
 * 
pC€ffs
,

3734 
Êﬂt32_t
 * 
pSèã
);

3745 
¨m_fú_œâi˚_f32
(

3746 c⁄° 
¨m_fú_œâi˚_ö°™˚_f32
 * 
S
,

3747 
Êﬂt32_t
 * 
pSrc
,

3748 
Êﬂt32_t
 * 
pD°
,

3749 
uöt32_t
 
blockSize
);

3756 
uöt16_t
 
numSèges
;

3757 
q15_t
 *
pSèã
;

3758 
q15_t
 *
pkC€ffs
;

3759 
q15_t
 *
pvC€ffs
;

3760 } 
	t¨m_iú_œâi˚_ö°™˚_q15
;

3767 
uöt16_t
 
numSèges
;

3768 
q31_t
 *
pSèã
;

3769 
q31_t
 *
pkC€ffs
;

3770 
q31_t
 *
pvC€ffs
;

3771 } 
	t¨m_iú_œâi˚_ö°™˚_q31
;

3778 
uöt16_t
 
numSèges
;

3779 
Êﬂt32_t
 *
pSèã
;

3780 
Êﬂt32_t
 *
pkC€ffs
;

3781 
Êﬂt32_t
 *
pvC€ffs
;

3782 } 
	t¨m_iú_œâi˚_ö°™˚_f32
;

3793 
¨m_iú_œâi˚_f32
(

3794 c⁄° 
¨m_iú_œâi˚_ö°™˚_f32
 * 
S
,

3795 
Êﬂt32_t
 * 
pSrc
,

3796 
Êﬂt32_t
 * 
pD°
,

3797 
uöt32_t
 
blockSize
);

3810 
¨m_iú_œâi˚_öô_f32
(

3811 
¨m_iú_œâi˚_ö°™˚_f32
 * 
S
,

3812 
uöt16_t
 
numSèges
,

3813 
Êﬂt32_t
 *
pkC€ffs
,

3814 
Êﬂt32_t
 *
pvC€ffs
,

3815 
Êﬂt32_t
 *
pSèã
,

3816 
uöt32_t
 
blockSize
);

3828 
¨m_iú_œâi˚_q31
(

3829 c⁄° 
¨m_iú_œâi˚_ö°™˚_q31
 * 
S
,

3830 
q31_t
 * 
pSrc
,

3831 
q31_t
 * 
pD°
,

3832 
uöt32_t
 
blockSize
);

3846 
¨m_iú_œâi˚_öô_q31
(

3847 
¨m_iú_œâi˚_ö°™˚_q31
 * 
S
,

3848 
uöt16_t
 
numSèges
,

3849 
q31_t
 *
pkC€ffs
,

3850 
q31_t
 *
pvC€ffs
,

3851 
q31_t
 *
pSèã
,

3852 
uöt32_t
 
blockSize
);

3864 
¨m_iú_œâi˚_q15
(

3865 c⁄° 
¨m_iú_œâi˚_ö°™˚_q15
 * 
S
,

3866 
q15_t
 * 
pSrc
,

3867 
q15_t
 * 
pD°
,

3868 
uöt32_t
 
blockSize
);

3882 
¨m_iú_œâi˚_öô_q15
(

3883 
¨m_iú_œâi˚_ö°™˚_q15
 * 
S
,

3884 
uöt16_t
 
numSèges
,

3885 
q15_t
 *
pkC€ffs
,

3886 
q15_t
 *
pvC€ffs
,

3887 
q15_t
 *
pSèã
,

3888 
uöt32_t
 
blockSize
);

3896 
uöt16_t
 
numT≠s
;

3897 
Êﬂt32_t
 *
pSèã
;

3898 
Êﬂt32_t
 *
pC€ffs
;

3899 
Êﬂt32_t
 
mu
;

3900 } 
	t¨m_lms_ö°™˚_f32
;

3913 
¨m_lms_f32
(

3914 c⁄° 
¨m_lms_ö°™˚_f32
 * 
S
,

3915 
Êﬂt32_t
 * 
pSrc
,

3916 
Êﬂt32_t
 * 
pRef
,

3917 
Êﬂt32_t
 * 
pOut
,

3918 
Êﬂt32_t
 * 
pEº
,

3919 
uöt32_t
 
blockSize
);

3932 
¨m_lms_öô_f32
(

3933 
¨m_lms_ö°™˚_f32
 * 
S
,

3934 
uöt16_t
 
numT≠s
,

3935 
Êﬂt32_t
 * 
pC€ffs
,

3936 
Êﬂt32_t
 * 
pSèã
,

3937 
Êﬂt32_t
 
mu
,

3938 
uöt32_t
 
blockSize
);

3946 
uöt16_t
 
numT≠s
;

3947 
q15_t
 *
pSèã
;

3948 
q15_t
 *
pC€ffs
;

3949 
q15_t
 
mu
;

3950 
uöt32_t
 
po°Shi·
;

3951 } 
	t¨m_lms_ö°™˚_q15
;

3966 
¨m_lms_öô_q15
(

3967 
¨m_lms_ö°™˚_q15
 * 
S
,

3968 
uöt16_t
 
numT≠s
,

3969 
q15_t
 * 
pC€ffs
,

3970 
q15_t
 * 
pSèã
,

3971 
q15_t
 
mu
,

3972 
uöt32_t
 
blockSize
,

3973 
uöt32_t
 
po°Shi·
);

3986 
¨m_lms_q15
(

3987 c⁄° 
¨m_lms_ö°™˚_q15
 * 
S
,

3988 
q15_t
 * 
pSrc
,

3989 
q15_t
 * 
pRef
,

3990 
q15_t
 * 
pOut
,

3991 
q15_t
 * 
pEº
,

3992 
uöt32_t
 
blockSize
);

4001 
uöt16_t
 
numT≠s
;

4002 
q31_t
 *
pSèã
;

4003 
q31_t
 *
pC€ffs
;

4004 
q31_t
 
mu
;

4005 
uöt32_t
 
po°Shi·
;

4007 } 
	t¨m_lms_ö°™˚_q31
;

4020 
¨m_lms_q31
(

4021 c⁄° 
¨m_lms_ö°™˚_q31
 * 
S
,

4022 
q31_t
 * 
pSrc
,

4023 
q31_t
 * 
pRef
,

4024 
q31_t
 * 
pOut
,

4025 
q31_t
 * 
pEº
,

4026 
uöt32_t
 
blockSize
);

4040 
¨m_lms_öô_q31
(

4041 
¨m_lms_ö°™˚_q31
 * 
S
,

4042 
uöt16_t
 
numT≠s
,

4043 
q31_t
 *
pC€ffs
,

4044 
q31_t
 *
pSèã
,

4045 
q31_t
 
mu
,

4046 
uöt32_t
 
blockSize
,

4047 
uöt32_t
 
po°Shi·
);

4055 
uöt16_t
 
numT≠s
;

4056 
Êﬂt32_t
 *
pSèã
;

4057 
Êﬂt32_t
 *
pC€ffs
;

4058 
Êﬂt32_t
 
mu
;

4059 
Êﬂt32_t
 
íîgy
;

4060 
Êﬂt32_t
 
x0
;

4061 } 
	t¨m_lms_n‹m_ö°™˚_f32
;

4074 
¨m_lms_n‹m_f32
(

4075 
¨m_lms_n‹m_ö°™˚_f32
 * 
S
,

4076 
Êﬂt32_t
 * 
pSrc
,

4077 
Êﬂt32_t
 * 
pRef
,

4078 
Êﬂt32_t
 * 
pOut
,

4079 
Êﬂt32_t
 * 
pEº
,

4080 
uöt32_t
 
blockSize
);

4093 
¨m_lms_n‹m_öô_f32
(

4094 
¨m_lms_n‹m_ö°™˚_f32
 * 
S
,

4095 
uöt16_t
 
numT≠s
,

4096 
Êﬂt32_t
 * 
pC€ffs
,

4097 
Êﬂt32_t
 * 
pSèã
,

4098 
Êﬂt32_t
 
mu
,

4099 
uöt32_t
 
blockSize
);

4107 
uöt16_t
 
numT≠s
;

4108 
q31_t
 *
pSèã
;

4109 
q31_t
 *
pC€ffs
;

4110 
q31_t
 
mu
;

4111 
uöt8_t
 
po°Shi·
;

4112 
q31_t
 *
ªcùTabÀ
;

4113 
q31_t
 
íîgy
;

4114 
q31_t
 
x0
;

4115 } 
	t¨m_lms_n‹m_ö°™˚_q31
;

4128 
¨m_lms_n‹m_q31
(

4129 
¨m_lms_n‹m_ö°™˚_q31
 * 
S
,

4130 
q31_t
 * 
pSrc
,

4131 
q31_t
 * 
pRef
,

4132 
q31_t
 * 
pOut
,

4133 
q31_t
 * 
pEº
,

4134 
uöt32_t
 
blockSize
);

4148 
¨m_lms_n‹m_öô_q31
(

4149 
¨m_lms_n‹m_ö°™˚_q31
 * 
S
,

4150 
uöt16_t
 
numT≠s
,

4151 
q31_t
 * 
pC€ffs
,

4152 
q31_t
 * 
pSèã
,

4153 
q31_t
 
mu
,

4154 
uöt32_t
 
blockSize
,

4155 
uöt8_t
 
po°Shi·
);

4163 
uöt16_t
 
numT≠s
;

4164 
q15_t
 *
pSèã
;

4165 
q15_t
 *
pC€ffs
;

4166 
q15_t
 
mu
;

4167 
uöt8_t
 
po°Shi·
;

4168 
q15_t
 *
ªcùTabÀ
;

4169 
q15_t
 
íîgy
;

4170 
q15_t
 
x0
;

4171 } 
	t¨m_lms_n‹m_ö°™˚_q15
;

4184 
¨m_lms_n‹m_q15
(

4185 
¨m_lms_n‹m_ö°™˚_q15
 * 
S
,

4186 
q15_t
 * 
pSrc
,

4187 
q15_t
 * 
pRef
,

4188 
q15_t
 * 
pOut
,

4189 
q15_t
 * 
pEº
,

4190 
uöt32_t
 
blockSize
);

4205 
¨m_lms_n‹m_öô_q15
(

4206 
¨m_lms_n‹m_ö°™˚_q15
 * 
S
,

4207 
uöt16_t
 
numT≠s
,

4208 
q15_t
 * 
pC€ffs
,

4209 
q15_t
 * 
pSèã
,

4210 
q15_t
 
mu
,

4211 
uöt32_t
 
blockSize
,

4212 
uöt8_t
 
po°Shi·
);

4224 
¨m_c‹ªœã_f32
(

4225 
Êﬂt32_t
 * 
pSrcA
,

4226 
uöt32_t
 
§cALí
,

4227 
Êﬂt32_t
 * 
pSrcB
,

4228 
uöt32_t
 
§cBLí
,

4229 
Êﬂt32_t
 * 
pD°
);

4241 
¨m_c‹ªœã_q15
(

4242 
q15_t
 * 
pSrcA
,

4243 
uöt32_t
 
§cALí
,

4244 
q15_t
 * 
pSrcB
,

4245 
uöt32_t
 
§cBLí
,

4246 
q15_t
 * 
pD°
);

4258 
¨m_c‹ªœã_Á°_q15
(

4259 
q15_t
 * 
pSrcA
,

4260 
uöt32_t
 
§cALí
,

4261 
q15_t
 * 
pSrcB
,

4262 
uöt32_t
 
§cBLí
,

4263 
q15_t
 * 
pD°
);

4275 
¨m_c‹ªœã_q31
(

4276 
q31_t
 * 
pSrcA
,

4277 
uöt32_t
 
§cALí
,

4278 
q31_t
 * 
pSrcB
,

4279 
uöt32_t
 
§cBLí
,

4280 
q31_t
 * 
pD°
);

4292 
¨m_c‹ªœã_Á°_q31
(

4293 
q31_t
 * 
pSrcA
,

4294 
uöt32_t
 
§cALí
,

4295 
q31_t
 * 
pSrcB
,

4296 
uöt32_t
 
§cBLí
,

4297 
q31_t
 * 
pD°
);

4309 
¨m_c‹ªœã_q7
(

4310 
q7_t
 * 
pSrcA
,

4311 
uöt32_t
 
§cALí
,

4312 
q7_t
 * 
pSrcB
,

4313 
uöt32_t
 
§cBLí
,

4314 
q7_t
 * 
pD°
);

4321 
uöt16_t
 
numT≠s
;

4322 
uöt16_t
 
°©eIndex
;

4323 
Êﬂt32_t
 *
pSèã
;

4324 
Êﬂt32_t
 *
pC€ffs
;

4325 
uöt16_t
 
maxDñay
;

4326 
öt32_t
 *
pT≠Dñay
;

4327 } 
	t¨m_fú_•¨£_ö°™˚_f32
;

4335 
uöt16_t
 
numT≠s
;

4336 
uöt16_t
 
°©eIndex
;

4337 
q31_t
 *
pSèã
;

4338 
q31_t
 *
pC€ffs
;

4339 
uöt16_t
 
maxDñay
;

4340 
öt32_t
 *
pT≠Dñay
;

4341 } 
	t¨m_fú_•¨£_ö°™˚_q31
;

4349 
uöt16_t
 
numT≠s
;

4350 
uöt16_t
 
°©eIndex
;

4351 
q15_t
 *
pSèã
;

4352 
q15_t
 *
pC€ffs
;

4353 
uöt16_t
 
maxDñay
;

4354 
öt32_t
 *
pT≠Dñay
;

4355 } 
	t¨m_fú_•¨£_ö°™˚_q15
;

4363 
uöt16_t
 
numT≠s
;

4364 
uöt16_t
 
°©eIndex
;

4365 
q7_t
 *
pSèã
;

4366 
q7_t
 *
pC€ffs
;

4367 
uöt16_t
 
maxDñay
;

4368 
öt32_t
 *
pT≠Dñay
;

4369 } 
	t¨m_fú_•¨£_ö°™˚_q7
;

4381 
¨m_fú_•¨£_f32
(

4382 
¨m_fú_•¨£_ö°™˚_f32
 * 
S
,

4383 
Êﬂt32_t
 * 
pSrc
,

4384 
Êﬂt32_t
 * 
pD°
,

4385 
Êﬂt32_t
 * 
pS¸©chIn
,

4386 
uöt32_t
 
blockSize
);

4400 
¨m_fú_•¨£_öô_f32
(

4401 
¨m_fú_•¨£_ö°™˚_f32
 * 
S
,

4402 
uöt16_t
 
numT≠s
,

4403 
Êﬂt32_t
 * 
pC€ffs
,

4404 
Êﬂt32_t
 * 
pSèã
,

4405 
öt32_t
 * 
pT≠Dñay
,

4406 
uöt16_t
 
maxDñay
,

4407 
uöt32_t
 
blockSize
);

4419 
¨m_fú_•¨£_q31
(

4420 
¨m_fú_•¨£_ö°™˚_q31
 * 
S
,

4421 
q31_t
 * 
pSrc
,

4422 
q31_t
 * 
pD°
,

4423 
q31_t
 * 
pS¸©chIn
,

4424 
uöt32_t
 
blockSize
);

4438 
¨m_fú_•¨£_öô_q31
(

4439 
¨m_fú_•¨£_ö°™˚_q31
 * 
S
,

4440 
uöt16_t
 
numT≠s
,

4441 
q31_t
 * 
pC€ffs
,

4442 
q31_t
 * 
pSèã
,

4443 
öt32_t
 * 
pT≠Dñay
,

4444 
uöt16_t
 
maxDñay
,

4445 
uöt32_t
 
blockSize
);

4458 
¨m_fú_•¨£_q15
(

4459 
¨m_fú_•¨£_ö°™˚_q15
 * 
S
,

4460 
q15_t
 * 
pSrc
,

4461 
q15_t
 * 
pD°
,

4462 
q15_t
 * 
pS¸©chIn
,

4463 
q31_t
 * 
pS¸©chOut
,

4464 
uöt32_t
 
blockSize
);

4479 
¨m_fú_•¨£_öô_q15
(

4480 
¨m_fú_•¨£_ö°™˚_q15
 * 
S
,

4481 
uöt16_t
 
numT≠s
,

4482 
q15_t
 * 
pC€ffs
,

4483 
q15_t
 * 
pSèã
,

4484 
öt32_t
 * 
pT≠Dñay
,

4485 
uöt16_t
 
maxDñay
,

4486 
uöt32_t
 
blockSize
);

4499 
¨m_fú_•¨£_q7
(

4500 
¨m_fú_•¨£_ö°™˚_q7
 * 
S
,

4501 
q7_t
 * 
pSrc
,

4502 
q7_t
 * 
pD°
,

4503 
q7_t
 * 
pS¸©chIn
,

4504 
q31_t
 * 
pS¸©chOut
,

4505 
uöt32_t
 
blockSize
);

4519 
¨m_fú_•¨£_öô_q7
(

4520 
¨m_fú_•¨£_ö°™˚_q7
 * 
S
,

4521 
uöt16_t
 
numT≠s
,

4522 
q7_t
 * 
pC€ffs
,

4523 
q7_t
 * 
pSèã
,

4524 
öt32_t
 *
pT≠Dñay
,

4525 
uöt16_t
 
maxDñay
,

4526 
uöt32_t
 
blockSize
);

4537 
¨m_sö_cos_f32
(

4538 
Êﬂt32_t
 
thëa
,

4539 
Êﬂt32_t
 *
pSöVÆ
,

4540 
Êﬂt32_t
 *
pCcosVÆ
);

4550 
¨m_sö_cos_q31
(

4551 
q31_t
 
thëa
,

4552 
q31_t
 *
pSöVÆ
,

4553 
q31_t
 *
pCosVÆ
);

4564 
¨m_cm∂x_c⁄j_f32
(

4565 
Êﬂt32_t
 * 
pSrc
,

4566 
Êﬂt32_t
 * 
pD°
,

4567 
uöt32_t
 
numSam∂es
);

4577 
¨m_cm∂x_c⁄j_q31
(

4578 
q31_t
 * 
pSrc
,

4579 
q31_t
 * 
pD°
,

4580 
uöt32_t
 
numSam∂es
);

4590 
¨m_cm∂x_c⁄j_q15
(

4591 
q15_t
 * 
pSrc
,

4592 
q15_t
 * 
pD°
,

4593 
uöt32_t
 
numSam∂es
);

4605 
¨m_cm∂x_mag_squ¨ed_f32
(

4606 
Êﬂt32_t
 * 
pSrc
,

4607 
Êﬂt32_t
 * 
pD°
,

4608 
uöt32_t
 
numSam∂es
);

4618 
¨m_cm∂x_mag_squ¨ed_q31
(

4619 
q31_t
 * 
pSrc
,

4620 
q31_t
 * 
pD°
,

4621 
uöt32_t
 
numSam∂es
);

4631 
¨m_cm∂x_mag_squ¨ed_q15
(

4632 
q15_t
 * 
pSrc
,

4633 
q15_t
 * 
pD°
,

4634 
uöt32_t
 
numSam∂es
);

4711 
__INLINE
 
Êﬂt32_t
 
¨m_pid_f32
(

4712 
¨m_pid_ö°™˚_f32
 * 
S
,

4713 
Êﬂt32_t
 
ö
)

4715 
Êﬂt32_t
 
out
;

4718 
out
 = (
S
->
A0
 * 
ö
) +

4719 (
S
->
A1
 * S->
°©e
[0]Ë+ (S->
A2
 * S->state[1]) + (S->state[2]);

4722 
S
->
°©e
[1] = S->state[0];

4723 
S
->
°©e
[0] = 
ö
;

4724 
S
->
°©e
[2] = 
out
;

4727  (
out
);

4746 
__INLINE
 
q31_t
 
¨m_pid_q31
(

4747 
¨m_pid_ö°™˚_q31
 * 
S
,

4748 
q31_t
 
ö
)

4750 
q63_t
 
acc
;

4751 
q31_t
 
out
;

4754 
acc
 = (
q63_t
Ë
S
->
A0
 * 
ö
;

4757 
acc
 +(
q63_t
Ë
S
->
A1
 * S->
°©e
[0];

4760 
acc
 +(
q63_t
Ë
S
->
A2
 * S->
°©e
[1];

4763 
out
 = (
q31_t
Ë(
acc
 >> 31u);

4766 
out
 +
S
->
°©e
[2];

4769 
S
->
°©e
[1] = S->state[0];

4770 
S
->
°©e
[0] = 
ö
;

4771 
S
->
°©e
[2] = 
out
;

4774  (
out
);

4794 
__INLINE
 
q15_t
 
¨m_pid_q15
(

4795 
¨m_pid_ö°™˚_q15
 * 
S
,

4796 
q15_t
 
ö
)

4798 
q63_t
 
acc
;

4799 
q15_t
 
out
;

4803 #ifde‡
ARM_MATH_CM0


4806 
acc
 = ((
q31_t
Ë
S
->
A0
 )* 
ö
 ;

4811 
acc
 = (
q31_t
Ë
__SMUAD
(
S
->
A0
, 
ö
);

4815 #ifde‡
ARM_MATH_CM0


4818 
acc
 +(
q31_t
Ë
S
->
A1
 * S->
°©e
[0] ;

4819 
acc
 +(
q31_t
Ë
S
->
A2
 * S->
°©e
[1] ;

4824 
acc
 = 
__SMLALD
(
S
->
A1
, (
q31_t
)
__SIMD32
(S->
°©e
),ácc);

4829 
acc
 +(
q31_t
Ë
S
->
°©e
[2] << 15;

4832 
out
 = (
q15_t
Ë(
__SSAT
((
acc
 >> 15), 16));

4835 
S
->
°©e
[1] = S->state[0];

4836 
S
->
°©e
[0] = 
ö
;

4837 
S
->
°©e
[2] = 
out
;

4840  (
out
);

4857 
¨m_°©us
 
¨m_m©_övî£_f32
(

4858 c⁄° 
¨m_m©rix_ö°™˚_f32
 * 
§c
,

4859 
¨m_m©rix_ö°™˚_f32
 * 
d°
);

4905 
__INLINE
 
¨m_˛¨ke_f32
(

4906 
Êﬂt32_t
 
Ia
,

4907 
Êﬂt32_t
 
Ib
,

4908 
Êﬂt32_t
 * 
pIÆpha
,

4909 
Êﬂt32_t
 * 
pIbëa
)

4912 *
pIÆpha
 = 
Ia
;

4915 *
pIbëa
 = ((
Êﬂt32_t
Ë0.57735026919 * 
Ia
 + (Êﬂt32_tË1.15470053838 * 
Ib
);

4934 
__INLINE
 
¨m_˛¨ke_q31
(

4935 
q31_t
 
Ia
,

4936 
q31_t
 
Ib
,

4937 
q31_t
 * 
pIÆpha
,

4938 
q31_t
 * 
pIbëa
)

4940 
q31_t
 
¥odu˘1
, 
¥odu˘2
;

4943 *
pIÆpha
 = 
Ia
;

4946 
¥odu˘1
 = (
q31_t
Ë(((
q63_t
Ë
Ia
 * 0x24F34E8B) >> 30);

4949 
¥odu˘2
 = (
q31_t
Ë(((
q63_t
Ë
Ib
 * 0x49E69D16) >> 30);

4952 *
pIbëa
 = 
__QADD
(
¥odu˘1
, 
¥odu˘2
);

4966 
¨m_q7_to_q31
(

4967 
q7_t
 * 
pSrc
,

4968 
q31_t
 * 
pD°
,

4969 
uöt32_t
 
blockSize
);

5009 
__INLINE
 
¨m_öv_˛¨ke_f32
(

5010 
Êﬂt32_t
 
IÆpha
,

5011 
Êﬂt32_t
 
Ibëa
,

5012 
Êﬂt32_t
 * 
pIa
,

5013 
Êﬂt32_t
 * 
pIb
)

5016 *
pIa
 = 
IÆpha
;

5019 *
pIb
 = -0.5 * 
IÆpha
 + (
Êﬂt32_t
Ë0.8660254039 *
Ibëa
;

5038 
__INLINE
 
¨m_öv_˛¨ke_q31
(

5039 
q31_t
 
IÆpha
,

5040 
q31_t
 
Ibëa
,

5041 
q31_t
 * 
pIa
,

5042 
q31_t
 * 
pIb
)

5044 
q31_t
 
¥odu˘1
, 
¥odu˘2
;

5047 *
pIa
 = 
IÆpha
;

5050 
¥odu˘1
 = (
q31_t
Ë(((
q63_t
Ë(
IÆpha
) * (0x40000000)) >> 31);

5053 
¥odu˘2
 = (
q31_t
Ë(((
q63_t
Ë(
Ibëa
) * (0x6ED9EBA1)) >> 31);

5056 *
pIb
 = 
__QSUB
(
¥odu˘2
, 
¥odu˘1
);

5071 
¨m_q7_to_q15
(

5072 
q7_t
 * 
pSrc
,

5073 
q15_t
 * 
pD°
,

5074 
uöt32_t
 
blockSize
);

5125 
__INLINE
 
¨m_∑rk_f32
(

5126 
Êﬂt32_t
 
IÆpha
,

5127 
Êﬂt32_t
 
Ibëa
,

5128 
Êﬂt32_t
 * 
pId
,

5129 
Êﬂt32_t
 * 
pIq
,

5130 
Êﬂt32_t
 
söVÆ
,

5131 
Êﬂt32_t
 
cosVÆ
)

5134 *
pId
 = 
IÆpha
 * 
cosVÆ
 + 
Ibëa
 * 
söVÆ
;

5137 *
pIq
 = -
IÆpha
 * 
söVÆ
 + 
Ibëa
 * 
cosVÆ
;

5159 
__INLINE
 
¨m_∑rk_q31
(

5160 
q31_t
 
IÆpha
,

5161 
q31_t
 
Ibëa
,

5162 
q31_t
 * 
pId
,

5163 
q31_t
 * 
pIq
,

5164 
q31_t
 
söVÆ
,

5165 
q31_t
 
cosVÆ
)

5167 
q31_t
 
¥odu˘1
, 
¥odu˘2
;

5168 
q31_t
 
¥odu˘3
, 
¥odu˘4
;

5171 
¥odu˘1
 = (
q31_t
Ë(((
q63_t
Ë(
IÆpha
Ë* (
cosVÆ
)) >> 31);

5174 
¥odu˘2
 = (
q31_t
Ë(((
q63_t
Ë(
Ibëa
Ë* (
söVÆ
)) >> 31);

5178 
¥odu˘3
 = (
q31_t
Ë(((
q63_t
Ë(
IÆpha
Ë* (
söVÆ
)) >> 31);

5181 
¥odu˘4
 = (
q31_t
Ë(((
q63_t
Ë(
Ibëa
Ë* (
cosVÆ
)) >> 31);

5184 *
pId
 = 
__QADD
(
¥odu˘1
, 
¥odu˘2
);

5187 *
pIq
 = 
__QSUB
(
¥odu˘4
, 
¥odu˘3
);

5201 
¨m_q7_to_Êﬂt
(

5202 
q7_t
 * 
pSrc
,

5203 
Êﬂt32_t
 * 
pD°
,

5204 
uöt32_t
 
blockSize
);

5244 
__INLINE
 
¨m_öv_∑rk_f32
(

5245 
Êﬂt32_t
 
Id
,

5246 
Êﬂt32_t
 
Iq
,

5247 
Êﬂt32_t
 * 
pIÆpha
,

5248 
Êﬂt32_t
 * 
pIbëa
,

5249 
Êﬂt32_t
 
söVÆ
,

5250 
Êﬂt32_t
 
cosVÆ
)

5253 *
pIÆpha
 = 
Id
 * 
cosVÆ
 - 
Iq
 * 
söVÆ
;

5256 *
pIbëa
 = 
Id
 * 
söVÆ
 + 
Iq
 * 
cosVÆ
;

5279 
__INLINE
 
¨m_öv_∑rk_q31
(

5280 
q31_t
 
Id
,

5281 
q31_t
 
Iq
,

5282 
q31_t
 * 
pIÆpha
,

5283 
q31_t
 * 
pIbëa
,

5284 
q31_t
 
söVÆ
,

5285 
q31_t
 
cosVÆ
)

5287 
q31_t
 
¥odu˘1
, 
¥odu˘2
;

5288 
q31_t
 
¥odu˘3
, 
¥odu˘4
;

5291 
¥odu˘1
 = (
q31_t
Ë(((
q63_t
Ë(
Id
Ë* (
cosVÆ
)) >> 31);

5294 
¥odu˘2
 = (
q31_t
Ë(((
q63_t
Ë(
Iq
Ë* (
söVÆ
)) >> 31);

5298 
¥odu˘3
 = (
q31_t
Ë(((
q63_t
Ë(
Id
Ë* (
söVÆ
)) >> 31);

5301 
¥odu˘4
 = (
q31_t
Ë(((
q63_t
Ë(
Iq
Ë* (
cosVÆ
)) >> 31);

5304 *
pIÆpha
 = 
__QSUB
(
¥odu˘1
, 
¥odu˘2
);

5307 *
pIbëa
 = 
__QADD
(
¥odu˘4
, 
¥odu˘3
);

5323 
¨m_q31_to_Êﬂt
(

5324 
q31_t
 * 
pSrc
,

5325 
Êﬂt32_t
 * 
pD°
,

5326 
uöt32_t
 
blockSize
);

5377 
__INLINE
 
Êﬂt32_t
 
¨m_löór_öãΩ_f32
(

5378 
¨m_löór_öãΩ_ö°™˚_f32
 * 
S
,

5379 
Êﬂt32_t
 
x
)

5382 
Êﬂt32_t
 
y
;

5383 
Êﬂt32_t
 
x0
, 
x1
;

5384 
Êﬂt32_t
 
y0
, 
y1
;

5385 
Êﬂt32_t
 
xS∑cög
 = 
S
->xSpacing;

5386 
öt32_t
 
i
;

5387 
Êﬂt32_t
 *
pYD©a
 = 
S
->pYData;

5390 
i
 = (
x
 - 
S
->
x1
Ë/ 
xS∑cög
;

5392 if(
i
 < 0)

5395 
y
 = 
pYD©a
[0];

5397 if(
i
 >
S
->
nVÆues
)

5400 
y
 = 
pYD©a
[
S
->
nVÆues
-1];

5405 
x0
 = 
S
->
x1
 + 
i
 * 
xS∑cög
;

5406 
x1
 = 
S
->x1 + (
i
 +1Ë* 
xS∑cög
;

5409 
y0
 = 
pYD©a
[
i
];

5410 
y1
 = 
pYD©a
[
i
 + 1];

5413 
y
 = 
y0
 + (
x
 - 
x0
Ë* ((
y1
 - y0)/(
x1
-x0));

5418  (
y
);

5436 
__INLINE
 
q31_t
 
¨m_löór_öãΩ_q31
(q31_à*
pYD©a
,

5437 
q31_t
 
x
, 
uöt32_t
 
nVÆues
)

5439 
q31_t
 
y
;

5440 
q31_t
 
y0
, 
y1
;

5441 
q31_t
 
‰a˘
;

5442 
öt32_t
 
ödex
;

5447 
ödex
 = ((
x
 & 0xFFF00000) >> 20);

5449 if(
ödex
 >(
nVÆues
 - 1))

5451 (
pYD©a
[
nVÆues
 - 1]);

5453 if(
ödex
 < 0)

5455 (
pYD©a
[0]);

5462 
‰a˘
 = (
x
 & 0x000FFFFF) << 11;

5465 
y0
 = 
pYD©a
[
ödex
];

5466 
y1
 = 
pYD©a
[
ödex
 + 1u];

5469 
y
 = ((
q31_t
Ë((
q63_t
Ë
y0
 * (0x7FFFFFFF - 
‰a˘
) >> 32));

5472 
y
 +((
q31_t
Ë(((
q63_t
Ë
y1
 * 
‰a˘
) >> 32));

5475  (
y
 << 1u);

5496 
__INLINE
 
q15_t
 
¨m_löór_öãΩ_q15
(q15_à*
pYD©a
, 
q31_t
 
x
, 
uöt32_t
 
nVÆues
)

5498 
q63_t
 
y
;

5499 
q15_t
 
y0
, 
y1
;

5500 
q31_t
 
‰a˘
;

5501 
öt32_t
 
ödex
;

5506 
ödex
 = ((
x
 & 0xFFF00000) >> 20u);

5508 if(
ödex
 >(
nVÆues
 - 1))

5510 (
pYD©a
[
nVÆues
 - 1]);

5512 if(
ödex
 < 0)

5514 (
pYD©a
[0]);

5520 
‰a˘
 = (
x
 & 0x000FFFFF);

5523 
y0
 = 
pYD©a
[
ödex
];

5524 
y1
 = 
pYD©a
[
ödex
 + 1u];

5527 
y
 = ((
q63_t
Ë
y0
 * (0xFFFFF - 
‰a˘
));

5530 
y
 +((
q63_t
Ë
y1
 * (
‰a˘
));

5533  (
y
 >> 20);

5553 
__INLINE
 
q7_t
 
¨m_löór_öãΩ_q7
(q7_à*
pYD©a
, 
q31_t
 
x
, 
uöt32_t
 
nVÆues
)

5555 
q31_t
 
y
;

5556 
q7_t
 
y0
, 
y1
;

5557 
q31_t
 
‰a˘
;

5558 
öt32_t
 
ödex
;

5563 
ödex
 = ((
x
 & 0xFFF00000) >> 20u);

5566 if(
ödex
 >(
nVÆues
 - 1))

5568 (
pYD©a
[
nVÆues
 - 1]);

5570 if(
ödex
 < 0)

5572 (
pYD©a
[0]);

5579 
‰a˘
 = (
x
 & 0x000FFFFF);

5582 
y0
 = 
pYD©a
[
ödex
];

5583 
y1
 = 
pYD©a
[
ödex
 + 1u];

5586 
y
 = ((
y0
 * (0xFFFFF - 
‰a˘
)));

5589 
y
 +(
y1
 * 
‰a˘
);

5592  (
y
 >> 20u);

5607 
Êﬂt32_t
 
¨m_sö_f32
(

5608 
Êﬂt32_t
 
x
);

5616 
q31_t
 
¨m_sö_q31
(

5617 
q31_t
 
x
);

5625 
q15_t
 
¨m_sö_q15
(

5626 
q15_t
 
x
);

5634 
Êﬂt32_t
 
¨m_cos_f32
(

5635 
Êﬂt32_t
 
x
);

5643 
q31_t
 
¨m_cos_q31
(

5644 
q31_t
 
x
);

5652 
q15_t
 
¨m_cos_q15
(

5653 
q15_t
 
x
);

5695 
__INLINE
 
¨m_°©us
 
¨m_sqπ_f32
(

5696 
Êﬂt32_t
 
ö
, flﬂt32_à*
pOut
)

5698 if(
ö
 > 0)

5702 #i‡(
__FPU_USED
 =1Ë&& 
deföed
 ( 
__CC_ARM
 )

5703 *
pOut
 = 
__sqπf
(
ö
);

5705 *
pOut
 = 
sqπf
(
ö
);

5708  (
ARM_MATH_SUCCESS
);

5712 *
pOut
 = 0.0f;

5713  (
ARM_MATH_ARGUMENT_ERROR
);

5726 
¨m_°©us
 
¨m_sqπ_q31
(

5727 
q31_t
 
ö
, q31_à*
pOut
);

5736 
¨m_°©us
 
¨m_sqπ_q15
(

5737 
q15_t
 
ö
, q15_à*
pOut
);

5752 
__INLINE
 
¨m_cúcuœrWrôe_f32
(

5753 
öt32_t
 * 
cúcBuf„r
,

5754 
öt32_t
 
L
,

5755 
uöt16_t
 * 
wrôeOff£t
,

5756 
öt32_t
 
buf„rInc
,

5757 c⁄° 
öt32_t
 * 
§c
,

5758 
öt32_t
 
§cInc
,

5759 
uöt32_t
 
blockSize
)

5761 
uöt32_t
 
i
 = 0u;

5762 
öt32_t
 
wOff£t
;

5766 
wOff£t
 = *
wrôeOff£t
;

5769 
i
 = 
blockSize
;

5771 
i
 > 0u)

5774 
cúcBuf„r
[
wOff£t
] = *
§c
;

5777 
§c
 +
§cInc
;

5780 
wOff£t
 +
buf„rInc
;

5781 if(
wOff£t
 >
L
)

5782 
wOff£t
 -
L
;

5785 
i
--;

5789 *
wrôeOff£t
 = 
wOff£t
;

5797 
__INLINE
 
¨m_cúcuœrRód_f32
(

5798 
öt32_t
 * 
cúcBuf„r
,

5799 
öt32_t
 
L
,

5800 
öt32_t
 * 
ªadOff£t
,

5801 
öt32_t
 
buf„rInc
,

5802 
öt32_t
 * 
d°
,

5803 
öt32_t
 * 
d°_ba£
,

5804 
öt32_t
 
d°_Àngth
,

5805 
öt32_t
 
d°Inc
,

5806 
uöt32_t
 
blockSize
)

5808 
uöt32_t
 
i
 = 0u;

5809 
öt32_t
 
rOff£t
, 
d°_íd
;

5813 
rOff£t
 = *
ªadOff£t
;

5814 
d°_íd
 = (
öt32_t
Ë(
d°_ba£
 + 
d°_Àngth
);

5817 
i
 = 
blockSize
;

5819 
i
 > 0u)

5822 *
d°
 = 
cúcBuf„r
[
rOff£t
];

5825 
d°
 +
d°Inc
;

5827 if(
d°
 =(
öt32_t
 *Ë
d°_íd
)

5829 
d°
 = 
d°_ba£
;

5833 
rOff£t
 +
buf„rInc
;

5835 if(
rOff£t
 >
L
)

5837 
rOff£t
 -
L
;

5841 
i
--;

5845 *
ªadOff£t
 = 
rOff£t
;

5852 
__INLINE
 
¨m_cúcuœrWrôe_q15
(

5853 
q15_t
 * 
cúcBuf„r
,

5854 
öt32_t
 
L
,

5855 
uöt16_t
 * 
wrôeOff£t
,

5856 
öt32_t
 
buf„rInc
,

5857 c⁄° 
q15_t
 * 
§c
,

5858 
öt32_t
 
§cInc
,

5859 
uöt32_t
 
blockSize
)

5861 
uöt32_t
 
i
 = 0u;

5862 
öt32_t
 
wOff£t
;

5866 
wOff£t
 = *
wrôeOff£t
;

5869 
i
 = 
blockSize
;

5871 
i
 > 0u)

5874 
cúcBuf„r
[
wOff£t
] = *
§c
;

5877 
§c
 +
§cInc
;

5880 
wOff£t
 +
buf„rInc
;

5881 if(
wOff£t
 >
L
)

5882 
wOff£t
 -
L
;

5885 
i
--;

5889 *
wrôeOff£t
 = 
wOff£t
;

5897 
__INLINE
 
¨m_cúcuœrRód_q15
(

5898 
q15_t
 * 
cúcBuf„r
,

5899 
öt32_t
 
L
,

5900 
öt32_t
 * 
ªadOff£t
,

5901 
öt32_t
 
buf„rInc
,

5902 
q15_t
 * 
d°
,

5903 
q15_t
 * 
d°_ba£
,

5904 
öt32_t
 
d°_Àngth
,

5905 
öt32_t
 
d°Inc
,

5906 
uöt32_t
 
blockSize
)

5908 
uöt32_t
 
i
 = 0;

5909 
öt32_t
 
rOff£t
, 
d°_íd
;

5913 
rOff£t
 = *
ªadOff£t
;

5915 
d°_íd
 = (
öt32_t
Ë(
d°_ba£
 + 
d°_Àngth
);

5918 
i
 = 
blockSize
;

5920 
i
 > 0u)

5923 *
d°
 = 
cúcBuf„r
[
rOff£t
];

5926 
d°
 +
d°Inc
;

5928 if(
d°
 =(
q15_t
 *Ë
d°_íd
)

5930 
d°
 = 
d°_ba£
;

5934 
rOff£t
 +
buf„rInc
;

5936 if(
rOff£t
 >
L
)

5938 
rOff£t
 -
L
;

5942 
i
--;

5946 *
ªadOff£t
 = 
rOff£t
;

5954 
__INLINE
 
¨m_cúcuœrWrôe_q7
(

5955 
q7_t
 * 
cúcBuf„r
,

5956 
öt32_t
 
L
,

5957 
uöt16_t
 * 
wrôeOff£t
,

5958 
öt32_t
 
buf„rInc
,

5959 c⁄° 
q7_t
 * 
§c
,

5960 
öt32_t
 
§cInc
,

5961 
uöt32_t
 
blockSize
)

5963 
uöt32_t
 
i
 = 0u;

5964 
öt32_t
 
wOff£t
;

5968 
wOff£t
 = *
wrôeOff£t
;

5971 
i
 = 
blockSize
;

5973 
i
 > 0u)

5976 
cúcBuf„r
[
wOff£t
] = *
§c
;

5979 
§c
 +
§cInc
;

5982 
wOff£t
 +
buf„rInc
;

5983 if(
wOff£t
 >
L
)

5984 
wOff£t
 -
L
;

5987 
i
--;

5991 *
wrôeOff£t
 = 
wOff£t
;

5999 
__INLINE
 
¨m_cúcuœrRód_q7
(

6000 
q7_t
 * 
cúcBuf„r
,

6001 
öt32_t
 
L
,

6002 
öt32_t
 * 
ªadOff£t
,

6003 
öt32_t
 
buf„rInc
,

6004 
q7_t
 * 
d°
,

6005 
q7_t
 * 
d°_ba£
,

6006 
öt32_t
 
d°_Àngth
,

6007 
öt32_t
 
d°Inc
,

6008 
uöt32_t
 
blockSize
)

6010 
uöt32_t
 
i
 = 0;

6011 
öt32_t
 
rOff£t
, 
d°_íd
;

6015 
rOff£t
 = *
ªadOff£t
;

6017 
d°_íd
 = (
öt32_t
Ë(
d°_ba£
 + 
d°_Àngth
);

6020 
i
 = 
blockSize
;

6022 
i
 > 0u)

6025 *
d°
 = 
cúcBuf„r
[
rOff£t
];

6028 
d°
 +
d°Inc
;

6030 if(
d°
 =(
q7_t
 *Ë
d°_íd
)

6032 
d°
 = 
d°_ba£
;

6036 
rOff£t
 +
buf„rInc
;

6038 if(
rOff£t
 >
L
)

6040 
rOff£t
 -
L
;

6044 
i
--;

6048 *
ªadOff£t
 = 
rOff£t
;

6060 
¨m_powî_q31
(

6061 
q31_t
 * 
pSrc
,

6062 
uöt32_t
 
blockSize
,

6063 
q63_t
 * 
pResu…
);

6073 
¨m_powî_f32
(

6074 
Êﬂt32_t
 * 
pSrc
,

6075 
uöt32_t
 
blockSize
,

6076 
Êﬂt32_t
 * 
pResu…
);

6086 
¨m_powî_q15
(

6087 
q15_t
 * 
pSrc
,

6088 
uöt32_t
 
blockSize
,

6089 
q63_t
 * 
pResu…
);

6099 
¨m_powî_q7
(

6100 
q7_t
 * 
pSrc
,

6101 
uöt32_t
 
blockSize
,

6102 
q31_t
 * 
pResu…
);

6112 
¨m_món_q7
(

6113 
q7_t
 * 
pSrc
,

6114 
uöt32_t
 
blockSize
,

6115 
q7_t
 * 
pResu…
);

6124 
¨m_món_q15
(

6125 
q15_t
 * 
pSrc
,

6126 
uöt32_t
 
blockSize
,

6127 
q15_t
 * 
pResu…
);

6136 
¨m_món_q31
(

6137 
q31_t
 * 
pSrc
,

6138 
uöt32_t
 
blockSize
,

6139 
q31_t
 * 
pResu…
);

6148 
¨m_món_f32
(

6149 
Êﬂt32_t
 * 
pSrc
,

6150 
uöt32_t
 
blockSize
,

6151 
Êﬂt32_t
 * 
pResu…
);

6161 
¨m_v¨_f32
(

6162 
Êﬂt32_t
 * 
pSrc
,

6163 
uöt32_t
 
blockSize
,

6164 
Êﬂt32_t
 * 
pResu…
);

6174 
¨m_v¨_q31
(

6175 
q31_t
 * 
pSrc
,

6176 
uöt32_t
 
blockSize
,

6177 
q63_t
 * 
pResu…
);

6187 
¨m_v¨_q15
(

6188 
q15_t
 * 
pSrc
,

6189 
uöt32_t
 
blockSize
,

6190 
q31_t
 * 
pResu…
);

6200 
¨m_rms_f32
(

6201 
Êﬂt32_t
 * 
pSrc
,

6202 
uöt32_t
 
blockSize
,

6203 
Êﬂt32_t
 * 
pResu…
);

6213 
¨m_rms_q31
(

6214 
q31_t
 * 
pSrc
,

6215 
uöt32_t
 
blockSize
,

6216 
q31_t
 * 
pResu…
);

6226 
¨m_rms_q15
(

6227 
q15_t
 * 
pSrc
,

6228 
uöt32_t
 
blockSize
,

6229 
q15_t
 * 
pResu…
);

6239 
¨m_°d_f32
(

6240 
Êﬂt32_t
 * 
pSrc
,

6241 
uöt32_t
 
blockSize
,

6242 
Êﬂt32_t
 * 
pResu…
);

6252 
¨m_°d_q31
(

6253 
q31_t
 * 
pSrc
,

6254 
uöt32_t
 
blockSize
,

6255 
q31_t
 * 
pResu…
);

6265 
¨m_°d_q15
(

6266 
q15_t
 * 
pSrc
,

6267 
uöt32_t
 
blockSize
,

6268 
q15_t
 * 
pResu…
);

6278 
¨m_cm∂x_mag_f32
(

6279 
Êﬂt32_t
 * 
pSrc
,

6280 
Êﬂt32_t
 * 
pD°
,

6281 
uöt32_t
 
numSam∂es
);

6291 
¨m_cm∂x_mag_q31
(

6292 
q31_t
 * 
pSrc
,

6293 
q31_t
 * 
pD°
,

6294 
uöt32_t
 
numSam∂es
);

6304 
¨m_cm∂x_mag_q15
(

6305 
q15_t
 * 
pSrc
,

6306 
q15_t
 * 
pD°
,

6307 
uöt32_t
 
numSam∂es
);

6319 
¨m_cm∂x_dŸ_¥od_q15
(

6320 
q15_t
 * 
pSrcA
,

6321 
q15_t
 * 
pSrcB
,

6322 
uöt32_t
 
numSam∂es
,

6323 
q31_t
 * 
ªÆResu…
,

6324 
q31_t
 * 
imagResu…
);

6336 
¨m_cm∂x_dŸ_¥od_q31
(

6337 
q31_t
 * 
pSrcA
,

6338 
q31_t
 * 
pSrcB
,

6339 
uöt32_t
 
numSam∂es
,

6340 
q63_t
 * 
ªÆResu…
,

6341 
q63_t
 * 
imagResu…
);

6353 
¨m_cm∂x_dŸ_¥od_f32
(

6354 
Êﬂt32_t
 * 
pSrcA
,

6355 
Êﬂt32_t
 * 
pSrcB
,

6356 
uöt32_t
 
numSam∂es
,

6357 
Êﬂt32_t
 * 
ªÆResu…
,

6358 
Êﬂt32_t
 * 
imagResu…
);

6369 
¨m_cm∂x_mu…_ªÆ_q15
(

6370 
q15_t
 * 
pSrcCm∂x
,

6371 
q15_t
 * 
pSrcRól
,

6372 
q15_t
 * 
pCm∂xD°
,

6373 
uöt32_t
 
numSam∂es
);

6384 
¨m_cm∂x_mu…_ªÆ_q31
(

6385 
q31_t
 * 
pSrcCm∂x
,

6386 
q31_t
 * 
pSrcRól
,

6387 
q31_t
 * 
pCm∂xD°
,

6388 
uöt32_t
 
numSam∂es
);

6399 
¨m_cm∂x_mu…_ªÆ_f32
(

6400 
Êﬂt32_t
 * 
pSrcCm∂x
,

6401 
Êﬂt32_t
 * 
pSrcRól
,

6402 
Êﬂt32_t
 * 
pCm∂xD°
,

6403 
uöt32_t
 
numSam∂es
);

6414 
¨m_mö_q7
(

6415 
q7_t
 * 
pSrc
,

6416 
uöt32_t
 
blockSize
,

6417 
q7_t
 * 
ªsu…
,

6418 
uöt32_t
 * 
ödex
);

6429 
¨m_mö_q15
(

6430 
q15_t
 * 
pSrc
,

6431 
uöt32_t
 
blockSize
,

6432 
q15_t
 * 
pResu…
,

6433 
uöt32_t
 * 
pIndex
);

6443 
¨m_mö_q31
(

6444 
q31_t
 * 
pSrc
,

6445 
uöt32_t
 
blockSize
,

6446 
q31_t
 * 
pResu…
,

6447 
uöt32_t
 * 
pIndex
);

6458 
¨m_mö_f32
(

6459 
Êﬂt32_t
 * 
pSrc
,

6460 
uöt32_t
 
blockSize
,

6461 
Êﬂt32_t
 * 
pResu…
,

6462 
uöt32_t
 * 
pIndex
);

6473 
¨m_max_q7
(

6474 
q7_t
 * 
pSrc
,

6475 
uöt32_t
 
blockSize
,

6476 
q7_t
 * 
pResu…
,

6477 
uöt32_t
 * 
pIndex
);

6488 
¨m_max_q15
(

6489 
q15_t
 * 
pSrc
,

6490 
uöt32_t
 
blockSize
,

6491 
q15_t
 * 
pResu…
,

6492 
uöt32_t
 * 
pIndex
);

6503 
¨m_max_q31
(

6504 
q31_t
 * 
pSrc
,

6505 
uöt32_t
 
blockSize
,

6506 
q31_t
 * 
pResu…
,

6507 
uöt32_t
 * 
pIndex
);

6518 
¨m_max_f32
(

6519 
Êﬂt32_t
 * 
pSrc
,

6520 
uöt32_t
 
blockSize
,

6521 
Êﬂt32_t
 * 
pResu…
,

6522 
uöt32_t
 * 
pIndex
);

6533 
¨m_cm∂x_mu…_cm∂x_q15
(

6534 
q15_t
 * 
pSrcA
,

6535 
q15_t
 * 
pSrcB
,

6536 
q15_t
 * 
pD°
,

6537 
uöt32_t
 
numSam∂es
);

6548 
¨m_cm∂x_mu…_cm∂x_q31
(

6549 
q31_t
 * 
pSrcA
,

6550 
q31_t
 * 
pSrcB
,

6551 
q31_t
 * 
pD°
,

6552 
uöt32_t
 
numSam∂es
);

6563 
¨m_cm∂x_mu…_cm∂x_f32
(

6564 
Êﬂt32_t
 * 
pSrcA
,

6565 
Êﬂt32_t
 * 
pSrcB
,

6566 
Êﬂt32_t
 * 
pD°
,

6567 
uöt32_t
 
numSam∂es
);

6576 
¨m_Êﬂt_to_q31
(

6577 
Êﬂt32_t
 * 
pSrc
,

6578 
q31_t
 * 
pD°
,

6579 
uöt32_t
 
blockSize
);

6588 
¨m_Êﬂt_to_q15
(

6589 
Êﬂt32_t
 * 
pSrc
,

6590 
q15_t
 * 
pD°
,

6591 
uöt32_t
 
blockSize
);

6600 
¨m_Êﬂt_to_q7
(

6601 
Êﬂt32_t
 * 
pSrc
,

6602 
q7_t
 * 
pD°
,

6603 
uöt32_t
 
blockSize
);

6613 
¨m_q31_to_q15
(

6614 
q31_t
 * 
pSrc
,

6615 
q15_t
 * 
pD°
,

6616 
uöt32_t
 
blockSize
);

6625 
¨m_q31_to_q7
(

6626 
q31_t
 * 
pSrc
,

6627 
q7_t
 * 
pD°
,

6628 
uöt32_t
 
blockSize
);

6637 
¨m_q15_to_Êﬂt
(

6638 
q15_t
 * 
pSrc
,

6639 
Êﬂt32_t
 * 
pD°
,

6640 
uöt32_t
 
blockSize
);

6650 
¨m_q15_to_q31
(

6651 
q15_t
 * 
pSrc
,

6652 
q31_t
 * 
pD°
,

6653 
uöt32_t
 
blockSize
);

6663 
¨m_q15_to_q7
(

6664 
q15_t
 * 
pSrc
,

6665 
q7_t
 * 
pD°
,

6666 
uöt32_t
 
blockSize
);

6740 
__INLINE
 
Êﬂt32_t
 
¨m_bûöór_öãΩ_f32
(

6741 c⁄° 
¨m_bûöór_öãΩ_ö°™˚_f32
 * 
S
,

6742 
Êﬂt32_t
 
X
,

6743 
Êﬂt32_t
 
Y
)

6745 
Êﬂt32_t
 
out
;

6746 
Êﬂt32_t
 
f00
, 
f01
, 
f10
, 
f11
;

6747 
Êﬂt32_t
 *
pD©a
 = 
S
->pData;

6748 
öt32_t
 
xIndex
, 
yIndex
, 
ödex
;

6749 
Êﬂt32_t
 
xdiff
, 
ydiff
;

6750 
Êﬂt32_t
 
b1
, 
b2
, 
b3
, 
b4
;

6752 
xIndex
 = (
öt32_t
Ë
X
;

6753 
yIndex
 = (
öt32_t
Ë
Y
;

6757 if(
xIndex
 < 0 || xIndex > (
S
->
numRows
-1Ë|| 
yIndex
 < 0 || yIndex > ( S->
numCﬁs
-1))

6763 
ödex
 = (
xIndex
 - 1Ë+ (
yIndex
-1Ë* 
S
->
numCﬁs
 ;

6767 
f00
 = 
pD©a
[
ödex
];

6768 
f01
 = 
pD©a
[
ödex
 + 1];

6771 
ödex
 = (
xIndex
-1Ë+ (
yIndex
Ë* 
S
->
numCﬁs
;

6775 
f10
 = 
pD©a
[
ödex
];

6776 
f11
 = 
pD©a
[
ödex
 + 1];

6779 
b1
 = 
f00
;

6780 
b2
 = 
f01
 - 
f00
;

6781 
b3
 = 
f10
 - 
f00
;

6782 
b4
 = 
f00
 - 
f01
 - 
f10
 + 
f11
;

6785 
xdiff
 = 
X
 - 
xIndex
;

6788 
ydiff
 = 
Y
 - 
yIndex
;

6791 
out
 = 
b1
 + 
b2
 * 
xdiff
 + 
b3
 * 
ydiff
 + 
b4
 * xdiff * ydiff;

6794  (
out
);

6807 
__INLINE
 
q31_t
 
¨m_bûöór_öãΩ_q31
(

6808 
¨m_bûöór_öãΩ_ö°™˚_q31
 * 
S
,

6809 
q31_t
 
X
,

6810 
q31_t
 
Y
)

6812 
q31_t
 
out
;

6813 
q31_t
 
acc
 = 0;

6814 
q31_t
 
x‰a˘
, 
y‰a˘
;

6815 
q31_t
 
x1
, 
x2
, 
y1
, 
y2
;

6816 
öt32_t
 
rI
, 
cI
;

6817 
q31_t
 *
pYD©a
 = 
S
->
pD©a
;

6818 
uöt32_t
 
nCﬁs
 = 
S
->
numCﬁs
;

6824 
rI
 = ((
X
 & 0xFFF00000) >> 20u);

6829 
cI
 = ((
Y
 & 0xFFF00000) >> 20u);

6833 if(
rI
 < 0 ||ÑI > (
S
->
numRows
-1Ë|| 
cI
 < 0 || cI > ( S->
numCﬁs
-1))

6840 
x‰a˘
 = (
X
 & 0x000FFFFF) << 11u;

6843 
x1
 = 
pYD©a
[(
rI
Ë+ 
nCﬁs
 * (
cI
)];

6844 
x2
 = 
pYD©a
[(
rI
Ë+ 
nCﬁs
 * (
cI
) + 1u];

6848 
y‰a˘
 = (
Y
 & 0x000FFFFF) << 11u;

6851 
y1
 = 
pYD©a
[(
rI
Ë+ 
nCﬁs
 * (
cI
 + 1)];

6852 
y2
 = 
pYD©a
[(
rI
Ë+ 
nCﬁs
 * (
cI
 + 1) + 1u];

6855 
out
 = ((
q31_t
Ë(((
q63_t
Ë
x1
 * (0x7FFFFFFF - 
x‰a˘
)) >> 32));

6856 
acc
 = ((
q31_t
Ë(((
q63_t
Ë
out
 * (0x7FFFFFFF - 
y‰a˘
)) >> 32));

6859 
out
 = ((
q31_t
Ë((
q63_t
Ë
x2
 * (0x7FFFFFFF - 
y‰a˘
) >> 32));

6860 
acc
 +((
q31_t
Ë((
q63_t
Ë
out
 * (
x‰a˘
) >> 32));

6863 
out
 = ((
q31_t
Ë((
q63_t
Ë
y1
 * (0x7FFFFFFF - 
x‰a˘
) >> 32));

6864 
acc
 +((
q31_t
Ë((
q63_t
Ë
out
 * (
y‰a˘
) >> 32));

6867 
out
 = ((
q31_t
Ë((
q63_t
Ë
y2
 * (
x‰a˘
) >> 32));

6868 
acc
 +((
q31_t
Ë((
q63_t
Ë
out
 * (
y‰a˘
) >> 32));

6871  (
acc
 << 2u);

6883 
__INLINE
 
q15_t
 
¨m_bûöór_öãΩ_q15
(

6884 
¨m_bûöór_öãΩ_ö°™˚_q15
 * 
S
,

6885 
q31_t
 
X
,

6886 
q31_t
 
Y
)

6888 
q63_t
 
acc
 = 0;

6889 
q31_t
 
out
;

6890 
q15_t
 
x1
, 
x2
, 
y1
, 
y2
;

6891 
q31_t
 
x‰a˘
, 
y‰a˘
;

6892 
öt32_t
 
rI
, 
cI
;

6893 
q15_t
 *
pYD©a
 = 
S
->
pD©a
;

6894 
uöt32_t
 
nCﬁs
 = 
S
->
numCﬁs
;

6899 
rI
 = ((
X
 & 0xFFF00000) >> 20);

6904 
cI
 = ((
Y
 & 0xFFF00000) >> 20);

6908 if(
rI
 < 0 ||ÑI > (
S
->
numRows
-1Ë|| 
cI
 < 0 || cI > ( S->
numCﬁs
-1))

6915 
x‰a˘
 = (
X
 & 0x000FFFFF);

6918 
x1
 = 
pYD©a
[(
rI
Ë+ 
nCﬁs
 * (
cI
)];

6919 
x2
 = 
pYD©a
[(
rI
Ë+ 
nCﬁs
 * (
cI
) + 1u];

6924 
y‰a˘
 = (
Y
 & 0x000FFFFF);

6927 
y1
 = 
pYD©a
[(
rI
Ë+ 
nCﬁs
 * (
cI
 + 1)];

6928 
y2
 = 
pYD©a
[(
rI
Ë+ 
nCﬁs
 * (
cI
 + 1) + 1u];

6934 
out
 = (
q31_t
Ë(((
q63_t
Ë
x1
 * (0xFFFFF - 
x‰a˘
)) >> 4u);

6935 
acc
 = ((
q63_t
Ë
out
 * (0xFFFFF - 
y‰a˘
));

6938 
out
 = (
q31_t
Ë(((
q63_t
Ë
x2
 * (0xFFFFF - 
y‰a˘
)) >> 4u);

6939 
acc
 +((
q63_t
Ë
out
 * (
x‰a˘
));

6942 
out
 = (
q31_t
Ë(((
q63_t
Ë
y1
 * (0xFFFFF - 
x‰a˘
)) >> 4u);

6943 
acc
 +((
q63_t
Ë
out
 * (
y‰a˘
));

6946 
out
 = (
q31_t
Ë(((
q63_t
Ë
y2
 * (
x‰a˘
)) >> 4u);

6947 
acc
 +((
q63_t
Ë
out
 * (
y‰a˘
));

6951  (
acc
 >> 36);

6963 
__INLINE
 
q7_t
 
¨m_bûöór_öãΩ_q7
(

6964 
¨m_bûöór_öãΩ_ö°™˚_q7
 * 
S
,

6965 
q31_t
 
X
,

6966 
q31_t
 
Y
)

6968 
q63_t
 
acc
 = 0;

6969 
q31_t
 
out
;

6970 
q31_t
 
x‰a˘
, 
y‰a˘
;

6971 
q7_t
 
x1
, 
x2
, 
y1
, 
y2
;

6972 
öt32_t
 
rI
, 
cI
;

6973 
q7_t
 *
pYD©a
 = 
S
->
pD©a
;

6974 
uöt32_t
 
nCﬁs
 = 
S
->
numCﬁs
;

6979 
rI
 = ((
X
 & 0xFFF00000) >> 20);

6984 
cI
 = ((
Y
 & 0xFFF00000) >> 20);

6988 if(
rI
 < 0 ||ÑI > (
S
->
numRows
-1Ë|| 
cI
 < 0 || cI > ( S->
numCﬁs
-1))

6995 
x‰a˘
 = (
X
 & 0x000FFFFF);

6998 
x1
 = 
pYD©a
[(
rI
Ë+ 
nCﬁs
 * (
cI
)];

6999 
x2
 = 
pYD©a
[(
rI
Ë+ 
nCﬁs
 * (
cI
) + 1u];

7004 
y‰a˘
 = (
Y
 & 0x000FFFFF);

7007 
y1
 = 
pYD©a
[(
rI
Ë+ 
nCﬁs
 * (
cI
 + 1)];

7008 
y2
 = 
pYD©a
[(
rI
Ë+ 
nCﬁs
 * (
cI
 + 1) + 1u];

7011 
out
 = ((
x1
 * (0xFFFFF - 
x‰a˘
)));

7012 
acc
 = (((
q63_t
Ë
out
 * (0xFFFFF - 
y‰a˘
)));

7015 
out
 = ((
x2
 * (0xFFFFF - 
y‰a˘
)));

7016 
acc
 +(((
q63_t
Ë
out
 * (
x‰a˘
)));

7019 
out
 = ((
y1
 * (0xFFFFF - 
x‰a˘
)));

7020 
acc
 +(((
q63_t
Ë
out
 * (
y‰a˘
)));

7023 
out
 = ((
y2
 * (
y‰a˘
)));

7024 
acc
 +(((
q63_t
Ë
out
 * (
x‰a˘
)));

7027  (
acc
 >> 40);

7040 #ifdef 
__˝lu•lus


	@C:\emblocks\STM32L053_DISCO_epaper_cnt\cmsis\core_cm0plus.h

38 #i‡
deföed
 ( 
__ICCARM__
 )

39 #¥agm®
sy°em_ö˛ude


42 #ifde‡
__˝lu•lus


46 #i‚de‡
__CORE_CM0PLUS_H_GENERIC


47 
	#__CORE_CM0PLUS_H_GENERIC


	)

71 
	#__CM0PLUS_CMSIS_VERSION_MAIN
 (0x03Ë

	)

72 
	#__CM0PLUS_CMSIS_VERSION_SUB
 (0x20Ë

	)

73 
	#__CM0PLUS_CMSIS_VERSION
 ((
__CM0PLUS_CMSIS_VERSION_MAIN
 << 16) | \

74 
__CM0PLUS_CMSIS_VERSION_SUB
Ë

	)

76 
	#__CORTEX_M
 (0x00Ë

	)

79 #i‡ 
deföed
 ( 
__CC_ARM
 )

80 
	#__ASM
 
__asm


	)

81 
	#__INLINE
 
__ölöe


	)

82 
	#__STATIC_INLINE
 
__ölöe


	)

84 #ñi‡
deföed
 ( 
__ICCARM__
 )

85 
	#__ASM
 
__asm


	)

86 
	#__INLINE
 
ölöe


	)

87 
	#__STATIC_INLINE
 
ölöe


	)

89 #ñi‡
deföed
 ( 
__GNUC__
 )

90 
	#__ASM
 
__asm


	)

91 
	#__INLINE
 
ölöe


	)

92 
	#__STATIC_INLINE
 
ölöe


	)

94 #ñi‡
deföed
 ( 
__TASKING__
 )

95 
	#__ASM
 
__asm


	)

96 
	#__INLINE
 
ölöe


	)

97 
	#__STATIC_INLINE
 
ölöe


	)

103 
	#__FPU_USED
 0

	)

105 #i‡
deföed
 ( 
__CC_ARM
 )

106 #i‡
deföed
 
__TARGET_FPU_VFP


110 #ñi‡
deföed
 ( 
__ICCARM__
 )

111 #i‡
deföed
 
__ARMVFP__


115 #ñi‡
deföed
 ( 
__GNUC__
 )

116 #i‡
deföed
 (
__VFP_FP__
Ë&& !deföed(
__SOFTFP__
)

120 #ñi‡
deföed
 ( 
__TASKING__
 )

121 #i‡
deföed
 
__FPU_VFP__


126 
	~<°döt.h
>

127 
	~<c‹e_cmIn°r.h
>

128 
	~<c‹e_cmFunc.h
>

132 #i‚de‡
__CMSIS_GENERIC


134 #i‚de‡
__CORE_CM0PLUS_H_DEPENDANT


135 
	#__CORE_CM0PLUS_H_DEPENDANT


	)

138 #i‡
deföed
 
__CHECK_DEVICE_DEFINES


139 #i‚de‡
__CM0PLUS_REV


140 
	#__CM0PLUS_REV
 0x0000

	)

144 #i‚de‡
__MPU_PRESENT


145 
	#__MPU_PRESENT
 0

	)

149 #i‚de‡
__VTOR_PRESENT


150 
	#__VTOR_PRESENT
 0

	)

154 #i‚de‡
__NVIC_PRIO_BITS


155 
	#__NVIC_PRIO_BITS
 2

	)

159 #i‚de‡
__Víd‹_SysTickC⁄fig


160 
	#__Víd‹_SysTickC⁄fig
 0

	)

173 #ifde‡
__˝lu•lus


174 
	#__I
 vﬁ©ûê

	)

176 
	#__I
 vﬁ©ûêc⁄°

	)

178 
	#__O
 vﬁ©ûê

	)

179 
	#__IO
 vﬁ©ûê

	)

210 #i‡(
__CORTEX_M
 != 0x04)

211 
uöt32_t
 
_ª£rved0
:27;

213 
uöt32_t
 
_ª£rved0
:16;

214 
uöt32_t
 
GE
:4;

215 
uöt32_t
 
_ª£rved1
:7;

217 
uöt32_t
 
Q
:1;

218 
uöt32_t
 
V
:1;

219 
uöt32_t
 
C
:1;

220 
uöt32_t
 
Z
:1;

221 
uöt32_t
 
N
:1;

222 } 
b
;

223 
uöt32_t
 
w
;

224 } 
	tAPSR_Ty≥
;

233 
uöt32_t
 
	mISR
:9;

234 
uöt32_t
 
	m_ª£rved0
:23;

235 } 
	mb
;

236 
uöt32_t
 
	mw
;

237 } 
	tIPSR_Ty≥
;

246 
uöt32_t
 
	mISR
:9;

247 #i‡(
__CORTEX_M
 != 0x04)

248 
uöt32_t
 
	m_ª£rved0
:15;

250 
uöt32_t
 
	m_ª£rved0
:7;

251 
uöt32_t
 
	mGE
:4;

252 
uöt32_t
 
	m_ª£rved1
:4;

254 
uöt32_t
 
	mT
:1;

255 
uöt32_t
 
	mIT
:2;

256 
uöt32_t
 
	mQ
:1;

257 
uöt32_t
 
	mV
:1;

258 
uöt32_t
 
	mC
:1;

259 
uöt32_t
 
	mZ
:1;

260 
uöt32_t
 
	mN
:1;

261 } 
	mb
;

262 
uöt32_t
 
	mw
;

263 } 
	txPSR_Ty≥
;

272 
uöt32_t
 
	mnPRIV
:1;

273 
uöt32_t
 
	mSPSEL
:1;

274 
uöt32_t
 
	mFPCA
:1;

275 
uöt32_t
 
	m_ª£rved0
:29;

276 } 
	mb
;

277 
uöt32_t
 
	mw
;

278 } 
	tCONTROL_Ty≥
;

293 
__IO
 
uöt32_t
 
	mISER
[1];

294 
uöt32_t
 
	mRESERVED0
[31];

295 
__IO
 
uöt32_t
 
	mICER
[1];

296 
uöt32_t
 
	mRSERVED1
[31];

297 
__IO
 
uöt32_t
 
	mISPR
[1];

298 
uöt32_t
 
	mRESERVED2
[31];

299 
__IO
 
uöt32_t
 
	mICPR
[1];

300 
uöt32_t
 
	mRESERVED3
[31];

301 
uöt32_t
 
	mRESERVED4
[64];

302 
__IO
 
uöt32_t
 
	mIP
[8];

303 } 
	tNVIC_Ty≥
;

318 
__I
 
uöt32_t
 
	mCPUID
;

319 
__IO
 
uöt32_t
 
	mICSR
;

320 #i‡(
__VTOR_PRESENT
 == 1)

321 
__IO
 
uöt32_t
 
	mVTOR
;

323 
uöt32_t
 
	mRESERVED0
;

325 
__IO
 
uöt32_t
 
	mAIRCR
;

326 
__IO
 
uöt32_t
 
	mSCR
;

327 
__IO
 
uöt32_t
 
	mCCR
;

328 
uöt32_t
 
	mRESERVED1
;

329 
__IO
 
uöt32_t
 
	mSHP
[2];

330 
__IO
 
uöt32_t
 
	mSHCSR
;

331 } 
	tSCB_Ty≥
;

334 
	#SCB_CPUID_IMPLEMENTER_Pos
 24

	)

335 
	#SCB_CPUID_IMPLEMENTER_Msk
 (0xFFUL << 
SCB_CPUID_IMPLEMENTER_Pos
Ë

	)

337 
	#SCB_CPUID_VARIANT_Pos
 20

	)

338 
	#SCB_CPUID_VARIANT_Msk
 (0xFUL << 
SCB_CPUID_VARIANT_Pos
Ë

	)

340 
	#SCB_CPUID_ARCHITECTURE_Pos
 16

	)

341 
	#SCB_CPUID_ARCHITECTURE_Msk
 (0xFUL << 
SCB_CPUID_ARCHITECTURE_Pos
Ë

	)

343 
	#SCB_CPUID_PARTNO_Pos
 4

	)

344 
	#SCB_CPUID_PARTNO_Msk
 (0xFFFUL << 
SCB_CPUID_PARTNO_Pos
Ë

	)

346 
	#SCB_CPUID_REVISION_Pos
 0

	)

347 
	#SCB_CPUID_REVISION_Msk
 (0xFUL << 
SCB_CPUID_REVISION_Pos
Ë

	)

350 
	#SCB_ICSR_NMIPENDSET_Pos
 31

	)

351 
	#SCB_ICSR_NMIPENDSET_Msk
 (1UL << 
SCB_ICSR_NMIPENDSET_Pos
Ë

	)

353 
	#SCB_ICSR_PENDSVSET_Pos
 28

	)

354 
	#SCB_ICSR_PENDSVSET_Msk
 (1UL << 
SCB_ICSR_PENDSVSET_Pos
Ë

	)

356 
	#SCB_ICSR_PENDSVCLR_Pos
 27

	)

357 
	#SCB_ICSR_PENDSVCLR_Msk
 (1UL << 
SCB_ICSR_PENDSVCLR_Pos
Ë

	)

359 
	#SCB_ICSR_PENDSTSET_Pos
 26

	)

360 
	#SCB_ICSR_PENDSTSET_Msk
 (1UL << 
SCB_ICSR_PENDSTSET_Pos
Ë

	)

362 
	#SCB_ICSR_PENDSTCLR_Pos
 25

	)

363 
	#SCB_ICSR_PENDSTCLR_Msk
 (1UL << 
SCB_ICSR_PENDSTCLR_Pos
Ë

	)

365 
	#SCB_ICSR_ISRPREEMPT_Pos
 23

	)

366 
	#SCB_ICSR_ISRPREEMPT_Msk
 (1UL << 
SCB_ICSR_ISRPREEMPT_Pos
Ë

	)

368 
	#SCB_ICSR_ISRPENDING_Pos
 22

	)

369 
	#SCB_ICSR_ISRPENDING_Msk
 (1UL << 
SCB_ICSR_ISRPENDING_Pos
Ë

	)

371 
	#SCB_ICSR_VECTPENDING_Pos
 12

	)

372 
	#SCB_ICSR_VECTPENDING_Msk
 (0x1FFUL << 
SCB_ICSR_VECTPENDING_Pos
Ë

	)

374 
	#SCB_ICSR_VECTACTIVE_Pos
 0

	)

375 
	#SCB_ICSR_VECTACTIVE_Msk
 (0x1FFUL << 
SCB_ICSR_VECTACTIVE_Pos
Ë

	)

377 #i‡(
__VTOR_PRESENT
 == 1)

379 
	#SCB_VTOR_TBLOFF_Pos
 8

	)

380 
	#SCB_VTOR_TBLOFF_Msk
 (0xFFFFFFUL << 
SCB_VTOR_TBLOFF_Pos
Ë

	)

384 
	#SCB_AIRCR_VECTKEY_Pos
 16

	)

385 
	#SCB_AIRCR_VECTKEY_Msk
 (0xFFFFUL << 
SCB_AIRCR_VECTKEY_Pos
Ë

	)

387 
	#SCB_AIRCR_VECTKEYSTAT_Pos
 16

	)

388 
	#SCB_AIRCR_VECTKEYSTAT_Msk
 (0xFFFFUL << 
SCB_AIRCR_VECTKEYSTAT_Pos
Ë

	)

390 
	#SCB_AIRCR_ENDIANESS_Pos
 15

	)

391 
	#SCB_AIRCR_ENDIANESS_Msk
 (1UL << 
SCB_AIRCR_ENDIANESS_Pos
Ë

	)

393 
	#SCB_AIRCR_SYSRESETREQ_Pos
 2

	)

394 
	#SCB_AIRCR_SYSRESETREQ_Msk
 (1UL << 
SCB_AIRCR_SYSRESETREQ_Pos
Ë

	)

396 
	#SCB_AIRCR_VECTCLRACTIVE_Pos
 1

	)

397 
	#SCB_AIRCR_VECTCLRACTIVE_Msk
 (1UL << 
SCB_AIRCR_VECTCLRACTIVE_Pos
Ë

	)

400 
	#SCB_SCR_SEVONPEND_Pos
 4

	)

401 
	#SCB_SCR_SEVONPEND_Msk
 (1UL << 
SCB_SCR_SEVONPEND_Pos
Ë

	)

403 
	#SCB_SCR_SLEEPDEEP_Pos
 2

	)

404 
	#SCB_SCR_SLEEPDEEP_Msk
 (1UL << 
SCB_SCR_SLEEPDEEP_Pos
Ë

	)

406 
	#SCB_SCR_SLEEPONEXIT_Pos
 1

	)

407 
	#SCB_SCR_SLEEPONEXIT_Msk
 (1UL << 
SCB_SCR_SLEEPONEXIT_Pos
Ë

	)

410 
	#SCB_CCR_STKALIGN_Pos
 9

	)

411 
	#SCB_CCR_STKALIGN_Msk
 (1UL << 
SCB_CCR_STKALIGN_Pos
Ë

	)

413 
	#SCB_CCR_UNALIGN_TRP_Pos
 3

	)

414 
	#SCB_CCR_UNALIGN_TRP_Msk
 (1UL << 
SCB_CCR_UNALIGN_TRP_Pos
Ë

	)

417 
	#SCB_SHCSR_SVCALLPENDED_Pos
 15

	)

418 
	#SCB_SHCSR_SVCALLPENDED_Msk
 (1UL << 
SCB_SHCSR_SVCALLPENDED_Pos
Ë

	)

433 
__IO
 
uöt32_t
 
	mCTRL
;

434 
__IO
 
uöt32_t
 
	mLOAD
;

435 
__IO
 
uöt32_t
 
	mVAL
;

436 
__I
 
uöt32_t
 
	mCALIB
;

437 } 
	tSysTick_Ty≥
;

440 
	#SysTick_CTRL_COUNTFLAG_Pos
 16

	)

441 
	#SysTick_CTRL_COUNTFLAG_Msk
 (1UL << 
SysTick_CTRL_COUNTFLAG_Pos
Ë

	)

443 
	#SysTick_CTRL_CLKSOURCE_Pos
 2

	)

444 
	#SysTick_CTRL_CLKSOURCE_Msk
 (1UL << 
SysTick_CTRL_CLKSOURCE_Pos
Ë

	)

446 
	#SysTick_CTRL_TICKINT_Pos
 1

	)

447 
	#SysTick_CTRL_TICKINT_Msk
 (1UL << 
SysTick_CTRL_TICKINT_Pos
Ë

	)

449 
	#SysTick_CTRL_ENABLE_Pos
 0

	)

450 
	#SysTick_CTRL_ENABLE_Msk
 (1UL << 
SysTick_CTRL_ENABLE_Pos
Ë

	)

453 
	#SysTick_LOAD_RELOAD_Pos
 0

	)

454 
	#SysTick_LOAD_RELOAD_Msk
 (0xFFFFFFUL << 
SysTick_LOAD_RELOAD_Pos
Ë

	)

457 
	#SysTick_VAL_CURRENT_Pos
 0

	)

458 
	#SysTick_VAL_CURRENT_Msk
 (0xFFFFFFUL << 
SysTick_VAL_CURRENT_Pos
Ë

	)

461 
	#SysTick_CALIB_NOREF_Pos
 31

	)

462 
	#SysTick_CALIB_NOREF_Msk
 (1UL << 
SysTick_CALIB_NOREF_Pos
Ë

	)

464 
	#SysTick_CALIB_SKEW_Pos
 30

	)

465 
	#SysTick_CALIB_SKEW_Msk
 (1UL << 
SysTick_CALIB_SKEW_Pos
Ë

	)

467 
	#SysTick_CALIB_TENMS_Pos
 0

	)

468 
	#SysTick_CALIB_TENMS_Msk
 (0xFFFFFFUL << 
SysTick_VAL_CURRENT_Pos
Ë

	)

472 #i‡(
__MPU_PRESENT
 == 1)

483 
__I
 
uöt32_t
 
	mTYPE
;

484 
__IO
 
uöt32_t
 
	mCTRL
;

485 
__IO
 
uöt32_t
 
	mRNR
;

486 
__IO
 
uöt32_t
 
	mRBAR
;

487 
__IO
 
uöt32_t
 
	mRASR
;

488 } 
	tMPU_Ty≥
;

491 
	#MPU_TYPE_IREGION_Pos
 16

	)

492 
	#MPU_TYPE_IREGION_Msk
 (0xFFUL << 
MPU_TYPE_IREGION_Pos
Ë

	)

494 
	#MPU_TYPE_DREGION_Pos
 8

	)

495 
	#MPU_TYPE_DREGION_Msk
 (0xFFUL << 
MPU_TYPE_DREGION_Pos
Ë

	)

497 
	#MPU_TYPE_SEPARATE_Pos
 0

	)

498 
	#MPU_TYPE_SEPARATE_Msk
 (1UL << 
MPU_TYPE_SEPARATE_Pos
Ë

	)

501 
	#MPU_CTRL_PRIVDEFENA_Pos
 2

	)

502 
	#MPU_CTRL_PRIVDEFENA_Msk
 (1UL << 
MPU_CTRL_PRIVDEFENA_Pos
Ë

	)

504 
	#MPU_CTRL_HFNMIENA_Pos
 1

	)

505 
	#MPU_CTRL_HFNMIENA_Msk
 (1UL << 
MPU_CTRL_HFNMIENA_Pos
Ë

	)

507 
	#MPU_CTRL_ENABLE_Pos
 0

	)

508 
	#MPU_CTRL_ENABLE_Msk
 (1UL << 
MPU_CTRL_ENABLE_Pos
Ë

	)

511 
	#MPU_RNR_REGION_Pos
 0

	)

512 
	#MPU_RNR_REGION_Msk
 (0xFFUL << 
MPU_RNR_REGION_Pos
Ë

	)

515 
	#MPU_RBAR_ADDR_Pos
 8

	)

516 
	#MPU_RBAR_ADDR_Msk
 (0xFFFFFFUL << 
MPU_RBAR_ADDR_Pos
Ë

	)

518 
	#MPU_RBAR_VALID_Pos
 4

	)

519 
	#MPU_RBAR_VALID_Msk
 (1UL << 
MPU_RBAR_VALID_Pos
Ë

	)

521 
	#MPU_RBAR_REGION_Pos
 0

	)

522 
	#MPU_RBAR_REGION_Msk
 (0xFUL << 
MPU_RBAR_REGION_Pos
Ë

	)

525 
	#MPU_RASR_ATTRS_Pos
 16

	)

526 
	#MPU_RASR_ATTRS_Msk
 (0xFFFFUL << 
MPU_RASR_ATTRS_Pos
Ë

	)

528 
	#MPU_RASR_XN_Pos
 28

	)

529 
	#MPU_RASR_XN_Msk
 (1UL << 
MPU_RASR_XN_Pos
Ë

	)

531 
	#MPU_RASR_AP_Pos
 24

	)

532 
	#MPU_RASR_AP_Msk
 (0x7UL << 
MPU_RASR_AP_Pos
Ë

	)

534 
	#MPU_RASR_TEX_Pos
 19

	)

535 
	#MPU_RASR_TEX_Msk
 (0x7UL << 
MPU_RASR_TEX_Pos
Ë

	)

537 
	#MPU_RASR_S_Pos
 18

	)

538 
	#MPU_RASR_S_Msk
 (1UL << 
MPU_RASR_S_Pos
Ë

	)

540 
	#MPU_RASR_C_Pos
 17

	)

541 
	#MPU_RASR_C_Msk
 (1UL << 
MPU_RASR_C_Pos
Ë

	)

543 
	#MPU_RASR_B_Pos
 16

	)

544 
	#MPU_RASR_B_Msk
 (1UL << 
MPU_RASR_B_Pos
Ë

	)

546 
	#MPU_RASR_SRD_Pos
 8

	)

547 
	#MPU_RASR_SRD_Msk
 (0xFFUL << 
MPU_RASR_SRD_Pos
Ë

	)

549 
	#MPU_RASR_SIZE_Pos
 1

	)

550 
	#MPU_RASR_SIZE_Msk
 (0x1FUL << 
MPU_RASR_SIZE_Pos
Ë

	)

552 
	#MPU_RASR_ENABLE_Pos
 0

	)

553 
	#MPU_RASR_ENABLE_Msk
 (1UL << 
MPU_RASR_ENABLE_Pos
Ë

	)

576 
	#SCS_BASE
 (0xE000E000ULË

	)

577 
	#SysTick_BASE
 (
SCS_BASE
 + 0x0010ULË

	)

578 
	#NVIC_BASE
 (
SCS_BASE
 + 0x0100ULË

	)

579 
	#SCB_BASE
 (
SCS_BASE
 + 0x0D00ULË

	)

581 
	#SCB
 ((
SCB_Ty≥
 *Ë
SCB_BASE
 )

	)

582 
	#SysTick
 ((
SysTick_Ty≥
 *Ë
SysTick_BASE
 )

	)

583 
	#NVIC
 ((
NVIC_Ty≥
 *Ë
NVIC_BASE
 )

	)

585 #i‡(
__MPU_PRESENT
 == 1)

586 
	#MPU_BASE
 (
SCS_BASE
 + 0x0D90ULË

	)

587 
	#MPU
 ((
MPU_Ty≥
 *Ë
MPU_BASE
 )

	)

615 
	#_BIT_SHIFT
(
IRQn
Ë–(((
uöt32_t
)(IRQnËË& 0x03Ë* 8 )

	)

616 
	#_SHP_IDX
(
IRQn
Ë–((((
uöt32_t
)(IRQnË& 0x0F)-8Ë>> 2Ë)

	)

617 
	#_IP_IDX
(
IRQn
Ë–((
uöt32_t
)(IRQnË>> 2Ë)

	)

626 
__STATIC_INLINE
 
	$NVIC_E«bÀIRQ
(
IRQn_Ty≥
 
IRQn
)

628 
NVIC
->
ISER
[0] = (1 << ((
uöt32_t
)(
IRQn
) & 0x1F));

629 
	}
}

638 
__STATIC_INLINE
 
	$NVIC_DißbÀIRQ
(
IRQn_Ty≥
 
IRQn
)

640 
NVIC
->
ICER
[0] = (1 << ((
uöt32_t
)(
IRQn
) & 0x1F));

641 
	}
}

654 
__STATIC_INLINE
 
uöt32_t
 
	$NVIC_GëPídögIRQ
(
IRQn_Ty≥
 
IRQn
)

656 ((
uöt32_t
Ë((
NVIC
->
ISPR
[0] & (1 << ((uöt32_t)(
IRQn
) & 0x1F)))?1:0));

657 
	}
}

666 
__STATIC_INLINE
 
	$NVIC_SëPídögIRQ
(
IRQn_Ty≥
 
IRQn
)

668 
NVIC
->
ISPR
[0] = (1 << ((
uöt32_t
)(
IRQn
) & 0x1F));

669 
	}
}

678 
__STATIC_INLINE
 
	$NVIC_CÀ¨PídögIRQ
(
IRQn_Ty≥
 
IRQn
)

680 
NVIC
->
ICPR
[0] = (1 << ((
uöt32_t
)(
IRQn
) & 0x1F));

681 
	}
}

693 
__STATIC_INLINE
 
	$NVIC_SëPri‹ôy
(
IRQn_Ty≥
 
IRQn
, 
uöt32_t
 
¥i‹ôy
)

695 if(
IRQn
 < 0) {

696 
SCB
->
SHP
[
	`_SHP_IDX
(
IRQn
)] = (SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFF << 
	`_BIT_SHIFT
(IRQn))) |

697 (((
¥i‹ôy
 << (8 - 
__NVIC_PRIO_BITS
)Ë& 0xFFË<< 
	`_BIT_SHIFT
(
IRQn
)); }

699 
NVIC
->
IP
[
	`_IP_IDX
(
IRQn
)] = (NVIC->IP[_IP_IDX(IRQn)] & ~(0xFF << 
	`_BIT_SHIFT
(IRQn))) |

700 (((
¥i‹ôy
 << (8 - 
__NVIC_PRIO_BITS
)Ë& 0xFFË<< 
	`_BIT_SHIFT
(
IRQn
)); }

701 
	}
}

715 
__STATIC_INLINE
 
uöt32_t
 
	$NVIC_GëPri‹ôy
(
IRQn_Ty≥
 
IRQn
)

718 if(
IRQn
 < 0) {

719 ((
uöt32_t
)(((
SCB
->
SHP
[
	`_SHP_IDX
(
IRQn
)] >> 
	`_BIT_SHIFT
(IRQnËË& 0xFFË>> (8 - 
__NVIC_PRIO_BITS
))); }

721 ((
uöt32_t
)(((
NVIC
->
IP
[ 
	`_IP_IDX
(
IRQn
)] >> 
	`_BIT_SHIFT
(IRQnËË& 0xFFË>> (8 - 
__NVIC_PRIO_BITS
))); }

722 
	}
}

729 
__STATIC_INLINE
 
	$NVIC_Sy°emRe£t
()

731 
	`__DSB
();

733 
SCB
->
AIRCR
 = ((0x5FA << 
SCB_AIRCR_VECTKEY_Pos
) |

734 
SCB_AIRCR_SYSRESETREQ_Msk
);

735 
	`__DSB
();

737 
	}
}

750 #i‡(
__Víd‹_SysTickC⁄fig
 == 0)

767 
__STATIC_INLINE
 
uöt32_t
 
	$SysTick_C⁄fig
(
uöt32_t
 
ticks
)

769 i‡((
ticks
 - 1Ë> 
SysTick_LOAD_RELOAD_Msk
)  (1);

771 
SysTick
->
LOAD
 = 
ticks
 - 1;

772 
	`NVIC_SëPri‹ôy
 (
SysTick_IRQn
, (1<<
__NVIC_PRIO_BITS
) - 1);

773 
SysTick
->
VAL
 = 0;

774 
SysTick
->
CTRL
 = 
SysTick_CTRL_CLKSOURCE_Msk
 |

775 
SysTick_CTRL_TICKINT_Msk
 |

776 
SysTick_CTRL_ENABLE_Msk
;

778 
	}
}

791 #ifde‡
__˝lu•lus


	@C:\emblocks\STM32L053_DISCO_epaper_cnt\cmsis\core_cmFunc.h

24 #i‚de‡
__CORE_CMFUNC_H


25 
	#__CORE_CMFUNC_H


	)

34 #i‡ 
deföed
 ( 
__CC_ARM
 )

37 #i‡(
__ARMCC_VERSION
 < 400677)

50 
__INLINE
 
uöt32_t
 
	$__gë_CONTROL
()

52 
uöt32_t
 
__ªgC⁄åﬁ
 
	`__ASM
("control");

53 (
__ªgC⁄åﬁ
);

54 
	}
}

63 
__INLINE
 
	$__£t_CONTROL
(
uöt32_t
 
c⁄åﬁ
)

65 
uöt32_t
 
__ªgC⁄åﬁ
 
	`__ASM
("control");

66 
__ªgC⁄åﬁ
 = 
c⁄åﬁ
;

67 
	}
}

76 
__INLINE
 
uöt32_t
 
	$__gë_IPSR
()

78 
uöt32_t
 
__ªgIPSR
 
	`__ASM
("ipsr");

79 (
__ªgIPSR
);

80 
	}
}

89 
__INLINE
 
uöt32_t
 
	$__gë_APSR
()

91 
uöt32_t
 
__ªgAPSR
 
	`__ASM
("apsr");

92 (
__ªgAPSR
);

93 
	}
}

102 
__INLINE
 
uöt32_t
 
	$__gë_xPSR
()

104 
uöt32_t
 
__ªgXPSR
 
	`__ASM
("xpsr");

105 (
__ªgXPSR
);

106 
	}
}

115 
__INLINE
 
uöt32_t
 
	$__gë_PSP
()

117 
uöt32_t
 
__ªgPro˚ssSèckPoöãr
 
	`__ASM
("psp");

118 (
__ªgPro˚ssSèckPoöãr
);

119 
	}
}

128 
__INLINE
 
	$__£t_PSP
(
uöt32_t
 
t›OfProcSèck
)

130 
uöt32_t
 
__ªgPro˚ssSèckPoöãr
 
	`__ASM
("psp");

131 
__ªgPro˚ssSèckPoöãr
 = 
t›OfProcSèck
;

132 
	}
}

141 
__INLINE
 
uöt32_t
 
	$__gë_MSP
()

143 
uöt32_t
 
__ªgMaöSèckPoöãr
 
	`__ASM
("msp");

144 (
__ªgMaöSèckPoöãr
);

145 
	}
}

154 
__INLINE
 
	$__£t_MSP
(
uöt32_t
 
t›OfMaöSèck
)

156 
uöt32_t
 
__ªgMaöSèckPoöãr
 
	`__ASM
("msp");

157 
__ªgMaöSèckPoöãr
 = 
t›OfMaöSèck
;

158 
	}
}

167 
__INLINE
 
uöt32_t
 
	$__gë_PRIMASK
()

169 
uöt32_t
 
__ªgPriMask
 
	`__ASM
("primask");

170 (
__ªgPriMask
);

171 
	}
}

180 
__INLINE
 
	$__£t_PRIMASK
(
uöt32_t
 
¥iMask
)

182 
uöt32_t
 
__ªgPriMask
 
	`__ASM
("primask");

183 
__ªgPriMask
 = (
¥iMask
);

184 
	}
}

187 #i‡ (
__CORTEX_M
 >= 0x03)

194 
	#__íabÀ_Áu…_úq
 
__íabÀ_fiq


	)

202 
	#__dißbÀ_Áu…_úq
 
__dißbÀ_fiq


	)

211 
__INLINE
 
uöt32_t
 
	$__gë_BASEPRI
()

213 
uöt32_t
 
__ªgBa£Pri
 
	`__ASM
("basepri");

214 (
__ªgBa£Pri
);

215 
	}
}

224 
__INLINE
 
	$__£t_BASEPRI
(
uöt32_t
 
ba£Pri
)

226 
uöt32_t
 
__ªgBa£Pri
 
	`__ASM
("basepri");

227 
__ªgBa£Pri
 = (
ba£Pri
 & 0xff);

228 
	}
}

237 
__INLINE
 
uöt32_t
 
	$__gë_FAULTMASK
()

239 
uöt32_t
 
__ªgFau…Mask
 
	`__ASM
("faultmask");

240 (
__ªgFau…Mask
);

241 
	}
}

250 
__INLINE
 
	$__£t_FAULTMASK
(
uöt32_t
 
Áu…Mask
)

252 
uöt32_t
 
__ªgFau…Mask
 
	`__ASM
("faultmask");

253 
__ªgFau…Mask
 = (
Áu…Mask
 & (
uöt32_t
)1);

254 
	}
}

259 #i‡ (
__CORTEX_M
 == 0x04)

267 
__INLINE
 
uöt32_t
 
	$__gë_FPSCR
()

269 #i‡(
__FPU_PRESENT
 =1Ë&& (
__FPU_USED
 == 1)

270 
uöt32_t
 
__ªgÂs¸
 
	`__ASM
("fpscr");

271 (
__ªgÂs¸
);

275 
	}
}

284 
__INLINE
 
	$__£t_FPSCR
(
uöt32_t
 
Âs¸
)

286 #i‡(
__FPU_PRESENT
 =1Ë&& (
__FPU_USED
 == 1)

287 
uöt32_t
 
__ªgÂs¸
 
	`__ASM
("fpscr");

288 
__ªgÂs¸
 = (
Âs¸
);

290 
	}
}

295 #ñi‡
deföed
 ( 
__ICCARM__
 )

298 
	~<cmsis_ür.h
>

300 #ñi‡
deföed
 ( 
__GNUC__
 )

308 
__©åibuã__
––
Æways_ölöe
 ) ) 
__INLINE
 
	$__íabÀ_úq
()

310 
__ASM
 volatile ("cpsie i");

311 
	}
}

319 
__©åibuã__
––
Æways_ölöe
 ) ) 
__INLINE
 
	$__dißbÀ_úq
()

321 
__ASM
 volatile ("cpsid i");

322 
	}
}

331 
__©åibuã__
––
Æways_ölöe
 ) ) 
__INLINE
 
uöt32_t
 
	$__gë_CONTROL
()

333 
uöt32_t
 
ªsu…
;

335 
__ASM
 vﬁ©ûê("MRS %0, c⁄åﬁ" : "Ù" (
ªsu…
) );

336 (
ªsu…
);

337 
	}
}

346 
__©åibuã__
––
Æways_ölöe
 ) ) 
__INLINE
 
	$__£t_CONTROL
(
uöt32_t
 
c⁄åﬁ
)

348 
__ASM
 vﬁ©ûê("MSR c⁄åﬁ, %0" : : "r" (
c⁄åﬁ
) );

349 
	}
}

358 
__©åibuã__
––
Æways_ölöe
 ) ) 
__INLINE
 
uöt32_t
 
	$__gë_IPSR
()

360 
uöt32_t
 
ªsu…
;

362 
__ASM
 vﬁ©ûê("MRS %0, ip§" : "Ù" (
ªsu…
) );

363 (
ªsu…
);

364 
	}
}

373 
__©åibuã__
––
Æways_ölöe
 ) ) 
__INLINE
 
uöt32_t
 
	$__gë_APSR
()

375 
uöt32_t
 
ªsu…
;

377 
__ASM
 vﬁ©ûê("MRS %0,áp§" : "Ù" (
ªsu…
) );

378 (
ªsu…
);

379 
	}
}

388 
__©åibuã__
––
Æways_ölöe
 ) ) 
__INLINE
 
uöt32_t
 
	$__gë_xPSR
()

390 
uöt32_t
 
ªsu…
;

392 
__ASM
 vﬁ©ûê("MRS %0, xp§" : "Ù" (
ªsu…
) );

393 (
ªsu…
);

394 
	}
}

403 
__©åibuã__
––
Æways_ölöe
 ) ) 
__INLINE
 
uöt32_t
 
	$__gë_PSP
()

405 
uöt32_t
 
ªsu…
;

407 
__ASM
 vﬁ©ûê("MRS %0,Ö•\n" : "Ù" (
ªsu…
) );

408 (
ªsu…
);

409 
	}
}

418 
__©åibuã__
––
Æways_ölöe
 ) ) 
__INLINE
 
	$__£t_PSP
(
uöt32_t
 
t›OfProcSèck
)

420 
__ASM
 vﬁ©ûê("MSRÖ•, %0\n" : : "r" (
t›OfProcSèck
) );

421 
	}
}

430 
__©åibuã__
––
Æways_ölöe
 ) ) 
__INLINE
 
uöt32_t
 
	$__gë_MSP
()

432 
uöt32_t
 
ªsu…
;

434 
__ASM
 vﬁ©ûê("MRS %0, m•\n" : "Ù" (
ªsu…
) );

435 (
ªsu…
);

436 
	}
}

445 
__©åibuã__
––
Æways_ölöe
 ) ) 
__INLINE
 
	$__£t_MSP
(
uöt32_t
 
t›OfMaöSèck
)

447 
__ASM
 vﬁ©ûê("MSR m•, %0\n" : : "r" (
t›OfMaöSèck
) );

448 
	}
}

457 
__©åibuã__
––
Æways_ölöe
 ) ) 
__INLINE
 
uöt32_t
 
	$__gë_PRIMASK
()

459 
uöt32_t
 
ªsu…
;

461 
__ASM
 vﬁ©ûê("MRS %0,Örimask" : "Ù" (
ªsu…
) );

462 (
ªsu…
);

463 
	}
}

472 
__©åibuã__
––
Æways_ölöe
 ) ) 
__INLINE
 
	$__£t_PRIMASK
(
uöt32_t
 
¥iMask
)

474 
__ASM
 vﬁ©ûê("MSRÖrimask, %0" : : "r" (
¥iMask
) );

475 
	}
}

478 #i‡ (
__CORTEX_M
 >= 0x03)

485 
__©åibuã__
––
Æways_ölöe
 ) ) 
__INLINE
 
	$__íabÀ_Áu…_úq
()

487 
__ASM
 volatile ("cpsie f");

488 
	}
}

496 
__©åibuã__
––
Æways_ölöe
 ) ) 
__INLINE
 
	$__dißbÀ_Áu…_úq
()

498 
__ASM
 volatile ("cpsid f");

499 
	}
}

508 
__©åibuã__
––
Æways_ölöe
 ) ) 
__INLINE
 
uöt32_t
 
	$__gë_BASEPRI
()

510 
uöt32_t
 
ªsu…
;

512 
__ASM
 vﬁ©ûê("MRS %0, ba£¥i_max" : "Ù" (
ªsu…
) );

513 (
ªsu…
);

514 
	}
}

523 
__©åibuã__
––
Æways_ölöe
 ) ) 
__INLINE
 
	$__£t_BASEPRI
(
uöt32_t
 
vÆue
)

525 
__ASM
 vﬁ©ûê("MSR ba£¥i, %0" : : "r" (
vÆue
) );

526 
	}
}

535 
__©åibuã__
––
Æways_ölöe
 ) ) 
__INLINE
 
uöt32_t
 
	$__gë_FAULTMASK
()

537 
uöt32_t
 
ªsu…
;

539 
__ASM
 vﬁ©ûê("MRS %0, fau…mask" : "Ù" (
ªsu…
) );

540 (
ªsu…
);

541 
	}
}

550 
__©åibuã__
––
Æways_ölöe
 ) ) 
__INLINE
 
	$__£t_FAULTMASK
(
uöt32_t
 
Áu…Mask
)

552 
__ASM
 vﬁ©ûê("MSR fau…mask, %0" : : "r" (
Áu…Mask
) );

553 
	}
}

558 #i‡ (
__CORTEX_M
 == 0x04)

566 
__©åibuã__
––
Æways_ölöe
 ) ) 
__INLINE
 
uöt32_t
 
	$__gë_FPSCR
()

568 #i‡(
__FPU_PRESENT
 =1Ë&& (
__FPU_USED
 == 1)

569 
uöt32_t
 
ªsu…
;

571 
__ASM
 vﬁ©ûê("VMRS %0, fps¸" : "Ù" (
ªsu…
) );

572 (
ªsu…
);

576 
	}
}

585 
__©åibuã__
––
Æways_ölöe
 ) ) 
__INLINE
 
	$__£t_FPSCR
(
uöt32_t
 
Âs¸
)

587 #i‡(
__FPU_PRESENT
 =1Ë&& (
__FPU_USED
 == 1)

588 
__ASM
 vﬁ©ûê("VMSR fps¸, %0" : : "r" (
Âs¸
) );

590 
	}
}

595 #ñi‡
deföed
 ( 
__TASKING__
 )

	@C:\emblocks\STM32L053_DISCO_epaper_cnt\cmsis\core_cmInstr.h

24 #i‚de‡
__CORE_CMINSTR_H


25 
	#__CORE_CMINSTR_H


	)

34 #i‡ 
deföed
 ( 
__CC_ARM
 )

37 #i‡(
__ARMCC_VERSION
 < 400677)

46 
	#__NOP
 
__n›


	)

54 
	#__WFI
 
__wfi


	)

62 
	#__WFE
 
__w„


	)

69 
	#__SEV
 
__£v


	)

78 
	#__ISB
(Ë
	`__isb
(0xF)

	)

86 
	#__DSB
(Ë
	`__dsb
(0xF)

	)

94 
	#__DMB
(Ë
	`__dmb
(0xF)

	)

104 
	#__REV
 
__ªv


	)

114 
__INLINE
 
__ASM
 
uöt32_t
 
	$__REV16
(
uöt32_t
 
vÆue
)

116 
ªv16
 
r0
,Ñ0

117 
bx
 
Ã


118 
	}
}

128 
__INLINE
 
__ASM
 
öt32_t
 
	$__REVSH
(
öt32_t
 
vÆue
)

130 
ªvsh
 
r0
,Ñ0

131 
bx
 
Ã


132 
	}
}

135 #i‡ (
__CORTEX_M
 >= 0x03)

144 
	#__RBIT
 
__rbô


	)

154 
	#__LDREXB
(
±r
Ë((
uöt8_t
 ) 
	`__ldªx
’å))

	)

164 
	#__LDREXH
(
±r
Ë((
uöt16_t
Ë
	`__ldªx
’å))

	)

174 
	#__LDREXW
(
±r
Ë((
uöt32_t
 ) 
	`__ldªx
’å))

	)

186 
	#__STREXB
(
vÆue
, 
±r
Ë
	`__°ªx
(vÆue,Öå)

	)

198 
	#__STREXH
(
vÆue
, 
±r
Ë
	`__°ªx
(vÆue,Öå)

	)

210 
	#__STREXW
(
vÆue
, 
±r
Ë
	`__°ªx
(vÆue,Öå)

	)

218 
	#__CLREX
 
__˛ªx


	)

229 
	#__SSAT
 
__sßt


	)

240 
	#__USAT
 
__ußt


	)

250 
	#__CLZ
 
__˛z


	)

256 #ñi‡
deföed
 ( 
__ICCARM__
 )

259 
	~<cmsis_ür.h
>

262 #ñi‡
deföed
 ( 
__GNUC__
 )

269 
__©åibuã__
––
Æways_ölöe
 ) ) 
__INLINE
 
	$__NOP
()

271 
__ASM
 volatile ("nop");

272 
	}
}

280 
__©åibuã__
––
Æways_ölöe
 ) ) 
__INLINE
 
	$__WFI
()

282 
__ASM
 volatile ("wfi");

283 
	}
}

291 
__©åibuã__
––
Æways_ölöe
 ) ) 
__INLINE
 
	$__WFE
()

293 
__ASM
 volatile ("wfe");

294 
	}
}

301 
__©åibuã__
––
Æways_ölöe
 ) ) 
__INLINE
 
	$__SEV
()

303 
__ASM
 volatile ("sev");

304 
	}
}

313 
__©åibuã__
––
Æways_ölöe
 ) ) 
__INLINE
 
	$__ISB
()

315 
__ASM
 volatile ("isb");

316 
	}
}

324 
__©åibuã__
––
Æways_ölöe
 ) ) 
__INLINE
 
	$__DSB
()

326 
__ASM
 volatile ("dsb");

327 
	}
}

335 
__©åibuã__
––
Æways_ölöe
 ) ) 
__INLINE
 
	$__DMB
()

337 
__ASM
 volatile ("dmb");

338 
	}
}

348 
__©åibuã__
––
Æways_ölöe
 ) ) 
__INLINE
 
uöt32_t
 
	$__REV
(
uöt32_t
 
vÆue
)

350 
uöt32_t
 
ªsu…
;

352 
__ASM
 vﬁ©ûê("ªv %0, %1" : "Ù" (
ªsu…
Ë: "r" (
vÆue
) );

353 (
ªsu…
);

354 
	}
}

364 
__©åibuã__
––
Æways_ölöe
 ) ) 
__INLINE
 
uöt32_t
 
	$__REV16
(
uöt32_t
 
vÆue
)

366 
uöt32_t
 
ªsu…
;

368 
__ASM
 vﬁ©ûê("ªv16 %0, %1" : "Ù" (
ªsu…
Ë: "r" (
vÆue
) );

369 (
ªsu…
);

370 
	}
}

380 
__©åibuã__
––
Æways_ölöe
 ) ) 
__INLINE
 
öt32_t
 
	$__REVSH
(
öt32_t
 
vÆue
)

382 
uöt32_t
 
ªsu…
;

384 
__ASM
 vﬁ©ûê("ªvsh %0, %1" : "Ù" (
ªsu…
Ë: "r" (
vÆue
) );

385 (
ªsu…
);

386 
	}
}

389 #i‡ (
__CORTEX_M
 >= 0x03)

398 
__©åibuã__
––
Æways_ölöe
 ) ) 
__INLINE
 
uöt32_t
 
	$__RBIT
(
uöt32_t
 
vÆue
)

400 
uöt32_t
 
ªsu…
;

402 
__ASM
 vﬁ©ûê("rbô %0, %1" : "Ù" (
ªsu…
Ë: "r" (
vÆue
) );

403 (
ªsu…
);

404 
	}
}

414 
__©åibuã__
––
Æways_ölöe
 ) ) 
__INLINE
 
uöt8_t
 
	$__LDREXB
(vﬁ©ûê
uöt8_t
 *
addr
)

416 
uöt8_t
 
ªsu…
;

418 
__ASM
 vﬁ©ûê("ldªxb %0, [%1]" : "Ù" (
ªsu…
Ë: "r" (
addr
) );

419 (
ªsu…
);

420 
	}
}

430 
__©åibuã__
––
Æways_ölöe
 ) ) 
__INLINE
 
uöt16_t
 
	$__LDREXH
(vﬁ©ûê
uöt16_t
 *
addr
)

432 
uöt16_t
 
ªsu…
;

434 
__ASM
 vﬁ©ûê("ldªxh %0, [%1]" : "Ù" (
ªsu…
Ë: "r" (
addr
) );

435 (
ªsu…
);

436 
	}
}

446 
__©åibuã__
––
Æways_ölöe
 ) ) 
__INLINE
 
uöt32_t
 
	$__LDREXW
(vﬁ©ûê
uöt32_t
 *
addr
)

448 
uöt32_t
 
ªsu…
;

450 
__ASM
 vﬁ©ûê("ldªx %0, [%1]" : "Ù" (
ªsu…
Ë: "r" (
addr
) );

451 (
ªsu…
);

452 
	}
}

464 
__©åibuã__
––
Æways_ölöe
 ) ) 
__INLINE
 
uöt32_t
 
	$__STREXB
(
uöt8_t
 
vÆue
, vﬁ©ûêuöt8_à*
addr
)

466 
uöt32_t
 
ªsu…
;

468 
__ASM
 vﬁ©ûê("°ªxb %0, %2, [%1]" : "Ù" (
ªsu…
Ë: "r" (
addr
), "r" (
vÆue
) );

469 (
ªsu…
);

470 
	}
}

482 
__©åibuã__
––
Æways_ölöe
 ) ) 
__INLINE
 
uöt32_t
 
	$__STREXH
(
uöt16_t
 
vÆue
, vﬁ©ûêuöt16_à*
addr
)

484 
uöt32_t
 
ªsu…
;

486 
__ASM
 vﬁ©ûê("°ªxh %0, %2, [%1]" : "Ù" (
ªsu…
Ë: "r" (
addr
), "r" (
vÆue
) );

487 (
ªsu…
);

488 
	}
}

500 
__©åibuã__
––
Æways_ölöe
 ) ) 
__INLINE
 
uöt32_t
 
	$__STREXW
(
uöt32_t
 
vÆue
, vﬁ©ûêuöt32_à*
addr
)

502 
uöt32_t
 
ªsu…
;

504 
__ASM
 vﬁ©ûê("°ªx %0, %2, [%1]" : "Ù" (
ªsu…
Ë: "r" (
addr
), "r" (
vÆue
) );

505 (
ªsu…
);

506 
	}
}

514 
__©åibuã__
––
Æways_ölöe
 ) ) 
__INLINE
 
	$__CLREX
()

516 
__ASM
 volatile ("clrex");

517 
	}
}

528 
	#__SSAT
(
ARG1
,
ARG2
) \

530 
uöt32_t
 
__RES
, 
__ARG1
 = (
ARG1
); \

531 
	`__ASM
 ("sßà%0, %1, %2" : "Ù" (
__RES
Ë: "I" (
ARG2
), "r" (
__ARG1
) ); \

532 
__RES
; \

533 })

	)

544 
	#__USAT
(
ARG1
,
ARG2
) \

546 
uöt32_t
 
__RES
, 
__ARG1
 = (
ARG1
); \

547 
	`__ASM
 ("ußà%0, %1, %2" : "Ù" (
__RES
Ë: "I" (
ARG2
), "r" (
__ARG1
) ); \

548 
__RES
; \

549 })

	)

559 
__©åibuã__
––
Æways_ölöe
 ) ) 
__INLINE
 
uöt8_t
 
	$__CLZ
(
uöt32_t
 
vÆue
)

561 
uöt8_t
 
ªsu…
;

563 
__ASM
 vﬁ©ûê("˛z %0, %1" : "Ù" (
ªsu…
Ë: "r" (
vÆue
) );

564 (
ªsu…
);

565 
	}
}

572 #ñi‡
deföed
 ( 
__TASKING__
 )

	@C:\emblocks\STM32L053_DISCO_epaper_cnt\inc\bsp.h

39 #i‚de‡
__BSP_H


40 
	#__BSP_H


	)

43 
	~"maö.h
"

50 
B•_Inô
();

52 #ifde‡
__˝lu•lus


	@C:\emblocks\STM32L053_DISCO_epaper_cnt\inc\main.h

39 #i‚de‡
__MAIN_H


40 
	#__MAIN_H


	)

43 
	~"°m32l0xx_hÆ.h
"

44 
	~"°m32l0538_discovîy.h
"

45 
	~"°m32l0538_discovîy_ïd.h
"

52 
	#RTC_CLOCK_SOURCE_LSE


	)

54 #ifde‡
RTC_CLOCK_SOURCE_LSI


55 
	#RTC_ASYNCH_PREDIV
 0x7F

	)

56 
	#RTC_SYNCH_PREDIV
 0x0130

	)

59 #ifde‡
RTC_CLOCK_SOURCE_LSE


60 
	#RTC_ASYNCH_PREDIV
 0x7F

	)

61 
	#RTC_SYNCH_PREDIV
 0x00FF

	)

67 
Eº‹_H™dÀr
();

	@C:\emblocks\STM32L053_DISCO_epaper_cnt\inc\stm32l0xx.h

58 #i‚de‡
__STM32L0xx_H


59 
	#__STM32L0xx_H


	)

61 #ifde‡
__˝lu•lus


73 #i‡!
deföed
 (
STM32L051xx
Ë&& !deföed (
STM32L052xx
Ë&& !deföed (
STM32L053xx
Ë&& !deföed (
STM32L062xx
) && \

74 !
deföed
 (
STM32L063xx
Ë&& !
	$deföed
 (
STM32L061xx
)

77 
	#STM32L053xx


	)

86 #i‡!
	`deföed
 (
USE_HAL_DRIVER
)

98 
	#__STM32L0xx_CMSIS_DEVICE_VERSION_MAIN
 (0x01Ë

	)

99 
	#__STM32L0xx_CMSIS_DEVICE_VERSION_SUB1
 (0x01Ë

	)

100 
	#__STM32L0xx_CMSIS_DEVICE_VERSION_SUB2
 (0x00Ë

	)

101 
	#__STM32L0xx_CMSIS_DEVICE_VERSION_RC
 (0x00Ë

	)

102 
	#__STM32L0xx_CMSIS_DEVICE_VERSION
 ((
__CMSIS_DEVICE_VERSION_MAIN
 << 24)\

103 |(
__CMSIS_DEVICE_HAL_VERSION_SUB1
 << 16)\

104 |(
__CMSIS_DEVICE_HAL_VERSION_SUB2
 << 8 )\

105 |(
__CMSIS_DEVICE_HAL_VERSION_RC
))

	)

115 #i‡
	`deföed
(
STM32L051xx
)

116 
	~"°m32l051xx.h
"

117 #ñi‡
	`deföed
(
STM32L052xx
)

118 
	~"°m32l052xx.h
"

119 #ñi‡
	`deföed
(
STM32L053xx
)

120 
	~"°m32l053xx.h
"

121 #ñi‡
	`deföed
(
STM32L062xx
)

122 
	~"°m32l062xx.h
"

123 #ñi‡
	`deföed
(
STM32L063xx
)

124 
	~"°m32l063xx.h
"

125 #ñi‡
	`deföed
(
STM32L061xx
)

126 
	~"°m32l061xx.h
"

140 
RESET
 = 0,

141 
SET
 = !
RESET


142 } 
	tFœgSètus
, 
	tITSètus
;

146 
DISABLE
 = 0,

147 
ENABLE
 = !
DISABLE


148 } 
	tFun˘i⁄ÆSèã
;

149 
	#IS_FUNCTIONAL_STATE
(
STATE
Ë(((STATEË=
DISABLE
Ë|| ((STATEË=
ENABLE
))

	)

153 
ERROR
 = 0,

154 
SUCCESS
 = !
ERROR


155 } 
	tEº‹Sètus
;

165 
	#SET_BIT
(
REG
, 
BIT
Ë((REGË|(BIT))

	)

167 
	#CLEAR_BIT
(
REG
, 
BIT
Ë((REGË&~(BIT))

	)

169 
	#READ_BIT
(
REG
, 
BIT
Ë((REGË& (BIT))

	)

171 
	#CLEAR_REG
(
REG
Ë((REGË(0x0))

	)

173 
	#WRITE_REG
(
REG
, 
VAL
Ë((REGË(VAL))

	)

175 
	#READ_REG
(
REG
Ë((REG))

	)

177 
	#MODIFY_REG
(
REG
, 
CLEARMASK
, 
SETMASK
Ë
	`WRITE_REG
((REG), (((
	`READ_REG
(REG)Ë& (~(CLEARMASK))Ë| (SETMASK)))

	)

185 #i‡
	`deföed
 (
USE_HAL_DRIVER
)

186 
	~"°m32l0xx_hÆ.h
"

190 #ifde‡
__˝lu•lus


191 
	}
}

	@C:\emblocks\STM32L053_DISCO_epaper_cnt\inc\stm32l0xx_hal_conf.h

39 #i‚de‡
__STM32L0xx_HAL_CONF_H


40 
	#__STM32L0xx_HAL_CONF_H


	)

42 #ifde‡
__˝lu•lus


53 
	#HAL_MODULE_ENABLED


	)

59 
	#HAL_DMA_MODULE_ENABLED


	)

60 
	#HAL_FLASH_MODULE_ENABLED


	)

61 
	#HAL_GPIO_MODULE_ENABLED


	)

68 
	#HAL_PWR_MODULE_ENABLED


	)

69 
	#HAL_RCC_MODULE_ENABLED


	)

71 
	#HAL_RTC_MODULE_ENABLED


	)

72 
	#HAL_SPI_MODULE_ENABLED


	)

81 
	#HAL_CORTEX_MODULE_ENABLED


	)

91 #i‡!
deföed
 (
HSE_VALUE
)

92 
	#HSE_VALUE
 ((
uöt32_t
)8000000Ë

	)

95 #i‡!
deföed
 (
HSE_STARTUP_TIMEOUT
)

96 
	#HSE_STARTUP_TIMEOUT
 ((
uöt32_t
)5000Ë

	)

103 #i‡!
deföed
 (
MSI_VALUE
)

104 
	#MSI_VALUE
 ((
uöt32_t
)2000000Ë

	)

112 #i‡!
deföed
 (
HSI_VALUE
)

113 
	#HSI_VALUE
 ((
uöt32_t
)16000000Ë

	)

120 #i‡!
deföed
 (
LSE_VALUE
)

121 
	#LSE_VALUE
 ((
uöt32_t
)32768Ë

	)

125 #i‡!
deföed
 (
LSE_STARTUP_TIMEOUT
)

126 
	#LSE_STARTUP_TIMEOUT
 ((
uöt32_t
)5000Ë

	)

137 
	#VDD_VALUE
 ((
uöt32_t
)3300Ë

	)

138 
	#TICK_INT_PRIORITY
 ((
uöt32_t
)3Ë

	)

139 
	#USE_RTOS
 0

	)

140 
	#PREFETCH_ENABLE
 1

	)

141 
	#PREREAD_ENABLE
 1

	)

142 
	#BUFFER_CACHE_DISABLE
 0

	)

156 #ifde‡
HAL_RCC_MODULE_ENABLED


157 
	~"°m32l0xx_hÆ_rcc.h
"

160 #ifde‡
HAL_GPIO_MODULE_ENABLED


161 
	~"°m32l0xx_hÆ_gpio.h
"

164 #ifde‡
HAL_DMA_MODULE_ENABLED


165 
	~"°m32l0xx_hÆ_dma.h
"

168 #ifde‡
HAL_CORTEX_MODULE_ENABLED


169 
	~"°m32l0xx_hÆ_c‹ãx.h
"

172 #ifde‡
HAL_ADC_MODULE_ENABLED


173 
	~"°m32l0xx_hÆ_adc.h
"

176 #ifde‡
HAL_COMP_MODULE_ENABLED


177 
	~"°m32l0xx_hÆ_comp.h
"

180 #ifde‡
HAL_CRC_MODULE_ENABLED


181 
	~"°m32l0xx_hÆ_¸c.h
"

184 #ifde‡
HAL_CRYP_MODULE_ENABLED


185 
	~"°m32l0xx_hÆ_¸yp.h
"

188 #ifde‡
HAL_DAC_MODULE_ENABLED


189 
	~"°m32l0xx_hÆ_dac.h
"

192 #ifde‡
HAL_FLASH_MODULE_ENABLED


193 
	~"°m32l0xx_hÆ_Êash.h
"

196 #ifde‡
HAL_I2C_MODULE_ENABLED


197 
	~"°m32l0xx_hÆ_i2c.h
"

200 #ifde‡
HAL_I2S_MODULE_ENABLED


201 
	~"°m32l0xx_hÆ_i2s.h
"

204 #ifde‡
HAL_IWDG_MODULE_ENABLED


205 
	~"°m32l0xx_hÆ_iwdg.h
"

208 #ifde‡
HAL_LCD_MODULE_ENABLED


209 
	~"°m32l0xx_hÆ_lcd.h
"

212 #ifde‡
HAL_LPTIM_MODULE_ENABLED


213 
	~"°m32l0xx_hÆ_Õtim.h
"

216 #ifde‡
HAL_PCD_MODULE_ENABLED


217 
	~"°m32l0xx_hÆ_pcd.h
"

220 #ifde‡
HAL_PWR_MODULE_ENABLED


221 
	~"°m32l0xx_hÆ_pwr.h
"

224 #ifde‡
HAL_RNG_MODULE_ENABLED


225 
	~"°m32l0xx_hÆ_∫g.h
"

228 #ifde‡
HAL_RTC_MODULE_ENABLED


229 
	~"°m32l0xx_hÆ_πc.h
"

233 #ifde‡
HAL_SPI_MODULE_ENABLED


234 
	~"°m32l0xx_hÆ_•i.h
"

237 #ifde‡
HAL_TSC_MODULE_ENABLED


238 
	~"°m32l0xx_hÆ_tsc.h
"

241 #ifde‡
HAL_TIM_MODULE_ENABLED


242 
	~"°m32l0xx_hÆ_tim.h
"

245 #ifde‡
HAL_UART_MODULE_ENABLED


246 
	~"°m32l0xx_hÆ_u¨t.h
"

249 #ifde‡
HAL_USART_MODULE_ENABLED


250 
	~"°m32l0xx_hÆ_ußπ.h
"

253 #ifde‡
HAL_IRDA_MODULE_ENABLED


254 
	~"°m32l0xx_hÆ_úda.h
"

257 #ifde‡
HAL_SMARTCARD_MODULE_ENABLED


258 
	~"°m32l0xx_hÆ_sm¨tˇrd.h
"

261 #ifde‡
HAL_SMBUS_MODULE_ENABLED


262 
	~"°m32l0xx_hÆ_smbus.h
"

265 #ifde‡
HAL_WWDG_MODULE_ENABLED


266 
	~"°m32l0xx_hÆ_wwdg.h
"

269 #ifde‡
HAL_PCD_MODULE_ENABLED


270 
	~"°m32l0xx_hÆ_pcd.h
"

274 #ifde‡ 
USE_FULL_ASSERT


283 
	#as£π_∑øm
(
ex¥
Ë(”x¥Ë? ()0 : 
	`as£π_Áûed
((
uöt8_t
 *)
__FILE__
, 
__LINE__
))

	)

285 
as£π_Áûed
(
uöt8_t
* 
fûe
, 
uöt32_t
 
löe
);

287 
	#as£π_∑øm
(
ex¥
Ë(()0)

	)

290 #ifde‡
__˝lu•lus


	@C:\emblocks\STM32L053_DISCO_epaper_cnt\inc\stm32l0xx_it.h

39 #i‚de‡
__STM32L0xx_IT_H


40 
	#__STM32L0xx_IT_H


	)

42 #ifde‡
__˝lu•lus


47 
	~"maö.h
"

54 
NMI_H™dÀr
();

55 
H¨dFau…_H™dÀr
();

56 
MemM™age_H™dÀr
();

57 
BusFau…_H™dÀr
();

58 
UßgeFau…_H™dÀr
();

59 
SVC_H™dÀr
();

60 
DebugM⁄_H™dÀr
();

61 
PídSV_H™dÀr
();

62 
SysTick_H™dÀr
();

63 
RTC_IRQH™dÀr
();

65 #ifde‡
__˝lu•lus


	@C:\emblocks\STM32L053_DISCO_epaper_cnt\inc\system_stm32l0xx.h

49 #i‚de‡
__SYSTEM_STM32L0XX_H


50 
	#__SYSTEM_STM32L0XX_H


	)

52 #ifde‡
__˝lu•lus


76 
uöt32_t
 
Sy°emC‹eClock
;

102 
Sy°emInô
();

103 
Sy°emC‹eClockUpd©e
();

108 #ifde‡
__˝lu•lus


	@C:\emblocks\STM32L053_DISCO_epaper_cnt\readme.txt

1 
You
 
have
 
to
 
£t
 
the
 
c‹ª˘
 
mem‹y
 
œyout
 
your
 
devi˚
 
ö
Åhê
lökî
 
	gs¸ùt
.

2 
PÀa£
 
check
 
the
 
FLASH
 
™d
 
SRAM
 
	gÀngth
.

4 
	ge
.
	gg
.

7 
	gMEMORY


9 
FLASH
 (
rx
Ë: 
ORIGIN
 = 0x08000000, 
	gLENGTH
 = 0x08000

10 
RAM
 (
rwx
Ë: 
ORIGIN
 = 0x20000000, 
	gLENGTH
 = 0x01000

	@C:\emblocks\STM32L053_DISCO_epaper_cnt\src\bsp.c

39 
	~"b•.h
"

65 
	$B•_Inô
()

68 
	`BSP_LED_Inô
(
LED3
);

69 
	`BSP_LED_Inô
(
LED4
);

72 
	`BSP_PB_Inô
(
BUTTON_KEY
, 
BUTTON_MODE_EXTI
);

75 
	`BSP_EPD_Inô
();

77 
	}
}

	@C:\emblocks\STM32L053_DISCO_epaper_cnt\src\main.c

2 
	~"°m32l0xx_hÆ.h
"

3 
	~"maö.h
"

4 
	~"b•.h
"

5 
	~"°m32l0xx.h
"

14 
Sy°emClock_C⁄fig
();

22 
	$maö
()

29 
	`HAL_Inô
();

32 
	`Sy°emClock_C⁄fig
();

35 
	`B•_Inô
();

37 
	`BSP_EPD_SëF⁄t
(&
F⁄t16
);

39 
	`BSP_EPD_Di•œySåögAt
(0, 13, (
uöt8_t
*)"STM32L053", 
RIGHT_MODE
);

40 
	`BSP_EPD_SëF⁄t
(&
F⁄t12
);

41 
	`BSP_EPD_Di•œySåögAt
(87, 8, (
uöt8_t
*)"DISCOVERY", 
LEFT_MODE
);

42 
	`BSP_EPD_Di•œySåögAt
(71, 3, (
uöt8_t
*)"DEMONSTRATION", 
LEFT_MODE
);

43 
	`BSP_EPD_Di•œySåögAt
(94, 0, (
uöt8_t
*)"V1.0.1", 
LEFT_MODE
);

44 
	`BSP_EPD_Re‰eshDi•œy
();

45 
	`HAL_Dñay
(2000);

49 
	`BSP_LED_On
(
LED4
);

50 
	`HAL_Dñay
(500);

51 
	`BSP_LED_Off
(
LED4
);

52 
	`HAL_Dñay
(500);

54 
	}
}

72 
	$Sy°emClock_C⁄fig
()

74 
RCC_ClkInôTy≥Def
 
RCC_ClkInôSåu˘
;

75 
RCC_OscInôTy≥Def
 
RCC_OscInôSåu˘
;

78 
	`__PWR_CLK_ENABLE
();

83 
	`__HAL_PWR_VOLTAGESCALING_CONFIG
(
PWR_REGULATOR_VOLTAGE_SCALE2
);

86 
RCC_OscInôSåu˘
.
Oscûœt‹Ty≥
 = 
RCC_OSCILLATORTYPE_HSI
;

87 
RCC_OscInôSåu˘
.
HSISèã
 = 
RCC_HSI_ON
;

88 
	`HAL_RCC_OscC⁄fig
(&
RCC_OscInôSåu˘
);

92 
RCC_ClkInôSåu˘
.
ClockTy≥
 = (
RCC_CLOCKTYPE_SYSCLK
 | 
RCC_CLOCKTYPE_HCLK
 | 
RCC_CLOCKTYPE_PCLK1
 | 
RCC_CLOCKTYPE_PCLK2
);

93 
RCC_ClkInôSåu˘
.
SYSCLKSour˚
 = 
RCC_SYSCLKSOURCE_HSI
;

94 
RCC_ClkInôSåu˘
.
AHBCLKDividî
 = 
RCC_SYSCLK_DIV1
;

95 
RCC_ClkInôSåu˘
.
APB1CLKDividî
 = 
RCC_HCLK_DIV1
;

96 
RCC_ClkInôSåu˘
.
APB2CLKDividî
 = 
RCC_HCLK_DIV1
;

97 
	`HAL_RCC_ClockC⁄fig
(&
RCC_ClkInôSåu˘
, 
FLASH_LATENCY_1
);

100 
	`__HAL_RCC_WAKEUPSTOP_CLK_CONFIG
(
RCC_St›WakeUpClock_HSI
);

101 
	}
}

108 
	$Eº‹_H™dÀr
()

110 
	`BSP_LED_Inô
(
LED4
);

114 
	`BSP_LED_ToggÀ
(
LED4
);

116 
	`HAL_Dñay
(100);

118 
	}
}

	@C:\emblocks\STM32L053_DISCO_epaper_cnt\src\startup_stm32l0xx.S

40 .
sy¡ax
 
	gunifõd


41 .
¨ch
 
	g¨mv6
-
	gm


43 .
	g£˘i⁄
 .
	g°ack


44 .
	gÆign
 3

45 #ifde‡
__STACK_SIZE


46 .
equ
 
	gSèck_Size
, 
	g__STACK_SIZE


48 .
equ
 
	gSèck_Size
, 0x400

50 .
globl
 
	g__SèckT›


51 .
globl
 
__SèckLimô


52 
	g__SèckLimô
:

53 .
•a˚
 
Sèck_Size


54 .
size
 
__SèckLimô
, . - __StackLimit

55 
	g__SèckT›
:

56 .
size
 
__SèckT›
, . - 
	g__SèckT›


58 .
	g£˘i⁄
 .
	ghóp


59 .
	gÆign
 3

60 #ifde‡
__HEAP_SIZE


61 .
equ
 
	gHóp_Size
, 
	g__HEAP_SIZE


63 .
equ
 
	gHóp_Size
, 0xC00

65 .
globl
 
	g__HópBa£


66 .
globl
 
__HópLimô


67 
	g__HópBa£
:

68 .
Hóp_Size


69 .
•a˚
 
Hóp_Size


70 .
ídif


71 .
size
 
__HópBa£
, . - __HeapBase

72 
	g__HópLimô
:

73 .
size
 
__HópLimô
, . - 
	g__HópLimô


75 .
	g£˘i⁄
 .
	gi§_ve˘‹


76 .
	gÆign
 2

77 .
globl
 
__i§_ve˘‹


78 
	g__i§_ve˘‹
:

79 .
__SèckT›


80 .
Re£t_H™dÀr


81 .
NMI_H™dÀr


82 .
H¨dFau…_H™dÀr


90 .
SVC_H™dÀr


91 .
DebugM⁄_H™dÀr


93 .
PídSV_H™dÀr


94 .
SysTick_H™dÀr


97 .
WWDG_IRQH™dÀr


98 .
PVD_IRQH™dÀr


99 .
RTC_IRQH™dÀr


100 .
FLASH_IRQH™dÀr


101 .
RCC_CRS_IRQH™dÀr


102 .
EXTI0_1_IRQH™dÀr


103 .
EXTI2_3_IRQH™dÀr


104 .
EXTI4_15_IRQH™dÀr


105 .
TSC_IRQH™dÀr


106 .
DMA1_Ch™√l1_IRQH™dÀr


107 .
DMA1_Ch™√l2_3_IRQH™dÀr


108 .
DMA1_Ch™√l4_5_6_7_IRQH™dÀr


109 .
ADC1_COMP_IRQH™dÀr


110 .
LPTIM1_IRQH™dÀr


112 .
TIM2_IRQH™dÀr


114 .
TIM6_DAC_IRQH™dÀr


117 .
TIM21_IRQH™dÀr


119 .
TIM22_IRQH™dÀr


120 .
I2C1_IRQH™dÀr


121 .
I2C2_IRQH™dÀr


122 .
SPI1_IRQH™dÀr


123 .
SPI2_IRQH™dÀr


124 .
USART1_IRQH™dÀr


125 .
USART2_IRQH™dÀr


126 .
AES_RNG_LPUART1_IRQH™dÀr


127 .
LCD_IRQH™dÀr


128 .
USB_IRQH™dÀr


130 .
size
 
__i§_ve˘‹
, . - 
	g__i§_ve˘‹


132 .
	gãxt


133 .
	gthumb


134 .
	gthumb_func


135 .
	gÆign
 2

136 .
globl
 
	gRe£t_H™dÀr


137 .
ty≥
 
	gRe£t_H™dÀr
, %
fun˘i⁄


138 
	gRe£t_H™dÀr
:

146 
ldr
 
r1
, =
__ëext


147 
ldr
 
r2
, =
__d©a_°¨t__


148 
ldr
 
r3
, =
__d©a_íd__


151 
subs
 
r3
, 
r2


152 
	gbÀ
 .
	gÊash_to_øm_lo›_íd


153 .
	gÊash_to_øm_lo›
:

154 
subs
 
r3
, #4

155 
ldr
 
	gr0
, [
r1
, 
r3
]

156 
°r
 
	gr0
, [
r2
, 
r3
]

157 
	gbgt
 .
	gÊash_to_øm_lo›


158 .
	gÊash_to_øm_lo›_íd
:

161 #i‚de‡
__NO_SYSTEM_INIT


162 
ldr
 
r0
, =
Sy°emInô


163 
blx
 
r0


166 
ldr
 
r0
, =
_°¨t


167 
bx
 
r0


168 .
poﬁ


169 .
size
 
Re£t_H™dÀr
, . - 
	gRe£t_H™dÀr


174 .
	gÆign
 1

175 .
	gthumb_func


176 .
wók
 
	g_°¨t


177 .
ty≥
 
	g_°¨t
, %
fun˘i⁄


178 
	g_°¨t
:

181 
ldr
 
r1
, = 
__bss_°¨t__


182 
ldr
 
r2
, = 
__bss_íd__


183 
movs
 
r3
, #0

184 
	gb
 .
	gfûl_zîo_bss


185 .
	glo›_zîo_bss
:

186 
°r
 
r3
, [
r1
]

187 
adds
 
	gr1
,#4

189 .
	gfûl_zîo_bss
:

190 
cmp
 
r1
, 
r2


191 
	gbcc
 .
lo›_zîo_bss


194 
bl
 
maö


195 
	gb
 .

196 .
size
 
	g_°¨t
, . - _start

201 .
ma¸o
 
def_úq_h™dÀr
 
	gh™dÀr_«me


202 .
	gÆign
 1

203 .
	gthumb_func


204 .
	gwók
 \
	gh™dÀr_«me


205 .
	gty≥
 \
	gh™dÀr_«me
, %
	gfun˘i⁄


206 \
	gh™dÀr_«me
 :

207 
b
 .

208 .
size
 \
h™dÀr_«me
, . - \
	gh™dÀr_«me


209 .
ídm


211 
def_úq_h™dÀr
 
NMI_H™dÀr


212 
def_úq_h™dÀr
 
H¨dFau…_H™dÀr


213 
def_úq_h™dÀr
 
SVC_H™dÀr


214 
def_úq_h™dÀr
 
DebugM⁄_H™dÀr


215 
def_úq_h™dÀr
 
PídSV_H™dÀr


216 
def_úq_h™dÀr
 
SysTick_H™dÀr


219 
def_úq_h™dÀr
 
WWDG_IRQH™dÀr


220 
def_úq_h™dÀr
 
PVD_IRQH™dÀr


221 
def_úq_h™dÀr
 
RTC_IRQH™dÀr


222 
def_úq_h™dÀr
 
FLASH_IRQH™dÀr


223 
def_úq_h™dÀr
 
RCC_CRS_IRQH™dÀr


224 
def_úq_h™dÀr
 
EXTI0_1_IRQH™dÀr


225 
def_úq_h™dÀr
 
EXTI2_3_IRQH™dÀr


226 
def_úq_h™dÀr
 
EXTI4_15_IRQH™dÀr


227 
def_úq_h™dÀr
 
TSC_IRQH™dÀr


228 
def_úq_h™dÀr
 
DMA1_Ch™√l1_IRQH™dÀr


229 
def_úq_h™dÀr
 
DMA1_Ch™√l2_3_IRQH™dÀr


230 
def_úq_h™dÀr
 
DMA1_Ch™√l4_5_6_7_IRQH™dÀr


231 
def_úq_h™dÀr
 
ADC1_COMP_IRQH™dÀr


232 
def_úq_h™dÀr
 
LPTIM1_IRQH™dÀr


233 
def_úq_h™dÀr
 
TIM2_IRQH™dÀr


234 
def_úq_h™dÀr
 
TIM6_DAC_IRQH™dÀr


235 
def_úq_h™dÀr
 
TIM21_IRQH™dÀr


236 
def_úq_h™dÀr
 
TIM22_IRQH™dÀr


237 
def_úq_h™dÀr
 
I2C1_IRQH™dÀr


238 
def_úq_h™dÀr
 
I2C2_IRQH™dÀr


239 
def_úq_h™dÀr
 
SPI1_IRQH™dÀr


240 
def_úq_h™dÀr
 
SPI2_IRQH™dÀr


241 
def_úq_h™dÀr
 
USART1_IRQH™dÀr


242 
def_úq_h™dÀr
 
USART2_IRQH™dÀr


243 
def_úq_h™dÀr
 
AES_RNG_LPUART1_IRQH™dÀr


244 
def_úq_h™dÀr
 
LCD_IRQH™dÀr


245 
def_úq_h™dÀr
 
	gUSB_IRQH™dÀr


247 .
	gíd


	@C:\emblocks\STM32L053_DISCO_epaper_cnt\src\stm32l0xx_hal_msp.c

49 
	~"°m32l0xx_hÆ.h
"

50 
	~"maö.h
"

63 
	$HAL_M•Inô
()

65 
	}
}

72 
	$HAL_M•DeInô
()

74 
	}
}

89 
	$HAL_RTC_M•Inô
(
RTC_H™dÀTy≥Def
 *
hπc
)

91 
RCC_OscInôTy≥Def
 
RCC_OscInôSåu˘
;

92 
RCC_PîùhCLKInôTy≥Def
 
PîùhClkInôSåu˘
;

95 #ifde‡
RTC_CLOCK_SOURCE_LSE


96 
RCC_OscInôSåu˘
.
Oscûœt‹Ty≥
 = 
RCC_OSCILLATORTYPE_LSI
 | 
RCC_OSCILLATORTYPE_LSE
;

97 
RCC_OscInôSåu˘
.
PLL
.
PLLSèã
 = 
RCC_PLL_NONE
;

98 
RCC_OscInôSåu˘
.
LSESèã
 = 
RCC_LSE_ON
;

99 
RCC_OscInôSåu˘
.
LSISèã
 = 
RCC_LSI_OFF
;

100 if(
	`HAL_RCC_OscC⁄fig
(&
RCC_OscInôSåu˘
Ë!
HAL_OK
)

102 
	`Eº‹_H™dÀr
();

105 
PîùhClkInôSåu˘
.
PîùhClockSñe˘i⁄
 = 
RCC_PERIPHCLK_RTC
;

106 
PîùhClkInôSåu˘
.
RTCClockSñe˘i⁄
 = 
RCC_RTCCLKSOURCE_LSE
;

107 if(
	`HAL_RCCEx_PîùhCLKC⁄fig
(&
PîùhClkInôSåu˘
Ë!
HAL_OK
)

109 
	`Eº‹_H™dÀr
();

111 #ñi‡
	`deföed
 (
RTC_CLOCK_SOURCE_LSI
)

112 
RCC_OscInôSåu˘
.
Oscûœt‹Ty≥
 = 
RCC_OSCILLATORTYPE_LSI
 | 
RCC_OSCILLATORTYPE_LSE
;

113 
RCC_OscInôSåu˘
.
PLL
.
PLLSèã
 = 
RCC_PLL_NONE
;

114 
RCC_OscInôSåu˘
.
LSISèã
 = 
RCC_LSI_ON
;

115 
RCC_OscInôSåu˘
.
LSESèã
 = 
RCC_LSE_OFF
;

116 if(
	`HAL_RCC_OscC⁄fig
(&
RCC_OscInôSåu˘
Ë!
HAL_OK
)

118 
	`Eº‹_H™dÀr
();

121 
PîùhClkInôSåu˘
.
PîùhClockSñe˘i⁄
 = 
RCC_PERIPHCLK_RTC
;

122 
PîùhClkInôSåu˘
.
RTCClockSñe˘i⁄
 = 
RCC_RTCCLKSOURCE_LSI
;

123 if(
	`HAL_RCCEx_PîùhCLKC⁄fig
(&
PîùhClkInôSåu˘
Ë!
HAL_OK
)

125 
	`Eº‹_H™dÀr
();

128 #îr‹ 
PÀa£
 
£À˘
 
the
 
RTC
 
Clock
 
sour˚
 
öside
Åhê
maö
.
h
 
fûe


133 
	`__HAL_RCC_RTC_ENABLE
();

136 
	`HAL_NVIC_SëPri‹ôy
(
RTC_IRQn
, 0x0, 0);

137 
	`HAL_NVIC_E«bÀIRQ
(
RTC_IRQn
);

138 
	}
}

147 
	$HAL_RTC_M•DeInô
(
RTC_H™dÀTy≥Def
 *
hπc
)

150 
	`__HAL_RCC_RTC_DISABLE
();

151 
	}
}

	@C:\emblocks\STM32L053_DISCO_epaper_cnt\src\stm32l0xx_it.c

41 
	~"°m32l0xx_ô.h
"

59 
	$NMI_H™dÀr
()

61 
	}
}

68 
	$H¨dFau…_H™dÀr
()

74 
	}
}

81 
	$SVC_H™dÀr
()

83 
	}
}

90 
	$DebugM⁄_H™dÀr
()

92 
	}
}

99 
	$PídSV_H™dÀr
()

101 
	}
}

108 
	$SysTick_H™dÀr
()

110 
	`HAL_IncTick
();

111 
	}
}

127 
	$RTC_IRQH™dÀr
()

130 
	}
}

132 
	$USARTx_IRQH™dÀr
()

135 
	}
}

145 
	$EXTI0_1_IRQH™dÀr
()

148 
	}
}

155 
	$EXTI4_15_IRQH™dÀr
()

158 
	}
}

	@C:\emblocks\STM32L053_DISCO_epaper_cnt\src\system_stm32l0xx.c

66 
	~"°m32l0xx.h
"

68 #i‡!
deföed
 (
HSE_VALUE
)

69 
	#HSE_VALUE
 ((
uöt32_t
)8000000Ë

	)

72 #i‡!
deföed
 (
MSI_VALUE
)

73 
	#MSI_VALUE
 ((
uöt32_t
)2000000Ë

	)

76 #i‡!
deföed
 (
HSI_VALUE
)

77 
	#HSI_VALUE
 ((
uöt32_t
)16000000Ë

	)

101 
	#VECT_TAB_OFFSET
 0x00

	)

127 
uöt32_t
 
	gSy°emC‹eClock
 = 2000000;

128 
__IO
 c⁄° 
uöt8_t
 
	gAHBPªscTabÀ
[16] = {0, 0, 0, 0, 0, 0, 0, 0, 1, 2, 3, 4, 6, 7, 8, 9};

129 
__IO
 c⁄° 
uöt8_t
 
	gPLLMulTabÀ
[9] = {3, 4, 6, 8, 12, 16, 24, 32, 48};

152 
	$Sy°emInô
 ()

155 
RCC
->
CR
 |(
uöt32_t
)0x00000100;

158 
RCC
->
CFGR
 &(
uöt32_t
) 0x88FF400C;

161 
RCC
->
CR
 &(
uöt32_t
)0xFEF6FFF6;

164 
RCC
->
CRRCR
 &(
uöt32_t
)0xFFFFFFFE;

167 
RCC
->
CR
 &(
uöt32_t
)0xFFFBFFFF;

170 
RCC
->
CFGR
 &(
uöt32_t
)0xFF02FFFF;

173 
RCC
->
CIER
 = 0x00000000;

176 #ifde‡
VECT_TAB_SRAM


177 
SCB
->
VTOR
 = 
SRAM_BASE
 | 
VECT_TAB_OFFSET
;

179 
SCB
->
VTOR
 = 
FLASH_BASE
 | 
VECT_TAB_OFFSET
;

181 
	}
}

221 
	$Sy°emC‹eClockUpd©e
 ()

223 
uöt32_t
 
tmp
 = 0, 
∂lmul
 = 0, 
∂ldiv
 = 0, 
∂lsour˚
 = 0, 
msú™ge
 = 0;

226 
tmp
 = 
RCC
->
CFGR
 & 
RCC_CFGR_SWS
;

228 
tmp
)

231 
Sy°emC‹eClock
 = ((1 <<((
RCC
->
ICSCR
 & 
RCC_ICSCR_MSIRANGE
)>>13 ))* 64000);

234 
Sy°emC‹eClock
 = 
HSI_VALUE
;

237 
Sy°emC‹eClock
 = 
HSE_VALUE
;

241 
∂lmul
 = 
RCC
->
CFGR
 & 
RCC_CFGR_PLLMUL
;

242 
∂ldiv
 = 
RCC
->
CFGR
 & 
RCC_CFGR_PLLDIV
;

243 
∂lmul
 = 
PLLMulTabÀ
[(pllmul >> 18)];

244 
∂ldiv
 = (plldiv >> 22) + 1;

246 
∂lsour˚
 = 
RCC
->
CFGR
 & 
RCC_CFGR_PLLSRC
;

248 i‡(
∂lsour˚
 == 0x00)

251 
Sy°emC‹eClock
 = (((
HSI_VALUE
Ë* 
∂lmul
Ë/ 
∂ldiv
);

256 
Sy°emC‹eClock
 = (((
HSE_VALUE
Ë* 
∂lmul
Ë/ 
∂ldiv
);

260 
msú™ge
 = (
RCC
->
ICSCR
 & 
RCC_ICSCR_MSIRANGE
) >> 13;

261 
Sy°emC‹eClock
 = (32768 * (1 << (
msú™ge
 + 1)));

266 
tmp
 = 
AHBPªscTabÀ
[((
RCC
->
CFGR
 & 
RCC_CFGR_HPRE
) >> 4)];

268 
Sy°emC‹eClock
 >>
tmp
;

269 
	}
}

	@C:\emblocks\STM32L053_DISCO_epaper_cnt\stm32l053c8_flash.ld

33 
OUTPUT_FORMAT
("elf32-littlearm", "elf32-littlearm", "elf32-littlearm")

34 
	$OUTPUT_ARCH
(
¨m
)

35 
	$SEARCH_DIR
(.)

38 
MEMORY


40 
	`ROM
 (
rx
Ë: 
ORIGIN
 = 0x08000000, 
LENGTH
 = 64
K


41 
	`RAM
 (
rwx
Ë: 
ORIGIN
 = 0x20000000, 
LENGTH
 = 8
K


42 
	}
}

72 
	gSECTIONS


74 .
	gãxt
 :

76 
KEEP
(*(.
i§_ve˘‹
))

77 *(.
ãxt
*)

79 
KEEP
(*(.
öô
))

80 
KEEP
(*(.
föi
))

83 *
¸tbegö
.
o
(.
˘‹s
)

84 *
¸tbegö
?.
o
(.
˘‹s
)

85 *(
EXCLUDE_FILE
(*
¸ãnd
?.
o
 *¸ãnd.oË.
˘‹s
)

86 *(
SORT
(.
˘‹s
.*))

87 *(.
˘‹s
)

90 *
¸tbegö
.
o
(.
dt‹s
)

91 *
¸tbegö
?.
o
(.
dt‹s
)

92 *(
EXCLUDE_FILE
(*
¸ãnd
?.
o
 *¸ãnd.oË.
dt‹s
)

93 *(
SORT
(.
dt‹s
.*))

94 *(.
dt‹s
)

96 *(.
rod©a
*)

98 
KEEP
(*(.
eh_‰ame
*))

99 } > 
ROM


101 .
ARM
.
exèb
 :

103 *(.
ARM
.
exèb
* .
gnu
.
lök⁄˚
.
¨mexèb
.*)

104 } > 
ROM


106 
__exidx_°¨t
 = .;

107 .
	gARM
.
	gexidx
 :

109 *(.
ARM
.
exidx
* .
gnu
.
lök⁄˚
.
¨mexidx
.*)

110 } > 
ROM


111 
__exidx_íd
 = .;

113 
	g__ëext
 = .;

115 .
	gd©a
 : 
AT
 (
__ëext
)

117 
__d©a_°¨t__
 = .;

118 *(
	gvèbÀ
)

119 *(.
	gd©a
*)

121 . = 
ALIGN
(4);

123 
PROVIDE_HIDDEN
 (
__¥eöô_¨øy_°¨t
 = .);

124 
KEEP
(*(.
¥eöô_¨øy
))

125 
PROVIDE_HIDDEN
 (
__¥eöô_¨øy_íd
 = .);

127 . = 
ALIGN
(4);

129 
PROVIDE_HIDDEN
 (
__öô_¨øy_°¨t
 = .);

130 
KEEP
(*(
SORT
(.
öô_¨øy
.*)))

131 
KEEP
(*(.
öô_¨øy
))

132 
PROVIDE_HIDDEN
 (
__öô_¨øy_íd
 = .);

135 . = 
ALIGN
(4);

137 
PROVIDE_HIDDEN
 (
__föi_¨øy_°¨t
 = .);

138 
KEEP
(*(
SORT
(.
föi_¨øy
.*)))

139 
KEEP
(*(.
föi_¨øy
))

140 
PROVIDE_HIDDEN
 (
__föi_¨øy_íd
 = .);

142 . = 
ALIGN
(4);

144 
	g__d©a_íd__
 = .;

146 } > 
	gRAM


148 .
bss
 (
NOLOAD
):

150 
__bss_°¨t__
 = .;

151 *(.
	gbss
*)

152 *(
	gCOMMON
)

153 
	g__bss_íd__
 = .;

154 } > 
	gRAM


156 .
hóp
 (
NOLOAD
):

158 
__íd__
 = .;

159 
	gíd
 = 
__íd__
;

160 *(.
	ghóp
*)

161 
	g__HópLimô
 = .;

162 } > 
	gRAM


167 .
°ack_dummy
 (
NOLOAD
):

169 *(.
°ack
)

170 } > 
RAM


174 
__SèckT›
 = 
ORIGIN
(
RAM
Ë+ 
LENGTH
(RAM);

175 
	g__SèckLimô
 = 
__SèckT›
 - 
SIZEOF
(.
°ack_dummy
);

176 
PROVIDE
(
__°ack
 = 
__SèckT›
);

179 
ASSERT
(
__SèckLimô
 >
__HópLimô
, "region RAM overflowed with stack")

	@C:\emblocks\STM32L053_DISCO_epaper_cnt\stm32l053c8_sram.ld

33 
OUTPUT_FORMAT
("elf32-littlearm", "elf32-littlearm", "elf32-littlearm")

34 
	$OUTPUT_ARCH
(
¨m
)

35 
	$SEARCH_DIR
(.)

38 
MEMORY


40 
	`ROM
 (
rx
Ë: 
ORIGIN
 = 0x08000000, 
LENGTH
 = 64
K


41 
	`RAM
 (
rwx
Ë: 
ORIGIN
 = 0x20000000, 
LENGTH
 = 8
K


42 
	}
}

72 
	gSECTIONS


74 .
	gãxt
 :

76 
KEEP
(*(.
i§_ve˘‹
))

77 *(.
ãxt
*)

79 
KEEP
(*(.
öô
))

80 
KEEP
(*(.
föi
))

83 *
¸tbegö
.
o
(.
˘‹s
)

84 *
¸tbegö
?.
o
(.
˘‹s
)

85 *(
EXCLUDE_FILE
(*
¸ãnd
?.
o
 *¸ãnd.oË.
˘‹s
)

86 *(
SORT
(.
˘‹s
.*))

87 *(.
˘‹s
)

90 *
¸tbegö
.
o
(.
dt‹s
)

91 *
¸tbegö
?.
o
(.
dt‹s
)

92 *(
EXCLUDE_FILE
(*
¸ãnd
?.
o
 *¸ãnd.oË.
dt‹s
)

93 *(
SORT
(.
dt‹s
.*))

94 *(.
dt‹s
)

96 *(.
rod©a
*)

98 
KEEP
(*(.
eh_‰ame
*))

99 } > 
RAM


101 .
ARM
.
exèb
 :

103 *(.
ARM
.
exèb
* .
gnu
.
lök⁄˚
.
¨mexèb
.*)

104 } > 
RAM


106 
__exidx_°¨t
 = .;

107 .
	gARM
.
	gexidx
 :

109 *(.
ARM
.
exidx
* .
gnu
.
lök⁄˚
.
¨mexidx
.*)

110 } > 
RAM


111 
__exidx_íd
 = .;

113 
	g__ëext
 = .;

115 .
	gd©a
 : 
AT
 (
__ëext
)

117 
__d©a_°¨t__
 = .;

118 *(
	gvèbÀ
)

119 *(.
	gd©a
*)

121 . = 
ALIGN
(4);

123 
PROVIDE_HIDDEN
 (
__¥eöô_¨øy_°¨t
 = .);

124 
KEEP
(*(.
¥eöô_¨øy
))

125 
PROVIDE_HIDDEN
 (
__¥eöô_¨øy_íd
 = .);

127 . = 
ALIGN
(4);

129 
PROVIDE_HIDDEN
 (
__öô_¨øy_°¨t
 = .);

130 
KEEP
(*(
SORT
(.
öô_¨øy
.*)))

131 
KEEP
(*(.
öô_¨øy
))

132 
PROVIDE_HIDDEN
 (
__öô_¨øy_íd
 = .);

135 . = 
ALIGN
(4);

137 
PROVIDE_HIDDEN
 (
__föi_¨øy_°¨t
 = .);

138 
KEEP
(*(
SORT
(.
föi_¨øy
.*)))

139 
KEEP
(*(.
föi_¨øy
))

140 
PROVIDE_HIDDEN
 (
__föi_¨øy_íd
 = .);

142 . = 
ALIGN
(4);

144 
	g__d©a_íd__
 = .;

146 } > 
	gRAM


148 .
bss
 (
NOLOAD
):

150 
__bss_°¨t__
 = .;

151 *(.
	gbss
*)

152 *(
	gCOMMON
)

153 
	g__bss_íd__
 = .;

154 } > 
	gRAM


156 .
hóp
 (
NOLOAD
):

158 
__íd__
 = .;

159 
	gíd
 = 
__íd__
;

160 *(.
	ghóp
*)

161 
	g__HópLimô
 = .;

162 } > 
	gRAM


167 .
°ack_dummy
 (
NOLOAD
):

169 . = 
ALIGN
(8);

170 *(.
	g°ack
)

171 } > 
RAM


175 
	g__SèckT›
 = 
ORIGIN
(
RAM
Ë+ 
LENGTH
(RAM);

176 
	g__SèckLimô
 = 
__SèckT›
 - 
SIZEOF
(.
°ack_dummy
);

177 
PROVIDE
(
__°ack
 = 
__SèckT›
);

180 
ASSERT
(
__SèckLimô
 >
__HópLimô
, "region RAM overflowed with stack")

	@
1
.
0
37
2563
C:\emblocks\STM32L053_DISCO_epaper_cnt\BSP\Components\Common\epd.h
C:\emblocks\STM32L053_DISCO_epaper_cnt\BSP\Components\gde021a1\gde021a1.c
C:\emblocks\STM32L053_DISCO_epaper_cnt\BSP\Components\gde021a1\gde021a1.h
C:\emblocks\STM32L053_DISCO_epaper_cnt\BSP\STM32L0538-Discovery\stm32l0538_discovery.c
C:\emblocks\STM32L053_DISCO_epaper_cnt\BSP\STM32L0538-Discovery\stm32l0538_discovery.h
C:\emblocks\STM32L053_DISCO_epaper_cnt\BSP\STM32L0538-Discovery\stm32l0538_discovery_epd.c
C:\emblocks\STM32L053_DISCO_epaper_cnt\BSP\STM32L0538-Discovery\stm32l0538_discovery_epd.h
C:\emblocks\STM32L053_DISCO_epaper_cnt\STM32L0xx_HAL_Driver\Inc\stm32l0xx_hal.h
C:\emblocks\STM32L053_DISCO_epaper_cnt\STM32L0xx_HAL_Driver\Inc\stm32l0xx_hal_cortex.h
C:\emblocks\STM32L053_DISCO_epaper_cnt\STM32L0xx_HAL_Driver\Inc\stm32l0xx_hal_gpio.h
C:\emblocks\STM32L053_DISCO_epaper_cnt\STM32L0xx_HAL_Driver\Inc\stm32l0xx_hal_rcc.h
C:\emblocks\STM32L053_DISCO_epaper_cnt\STM32L0xx_HAL_Driver\Inc\stm32l0xx_hal_spi.h
C:\emblocks\STM32L053_DISCO_epaper_cnt\STM32L0xx_HAL_Driver\Src\stm32l0xx_hal.c
C:\emblocks\STM32L053_DISCO_epaper_cnt\STM32L0xx_HAL_Driver\Src\stm32l0xx_hal_cortex.c
C:\emblocks\STM32L053_DISCO_epaper_cnt\STM32L0xx_HAL_Driver\Src\stm32l0xx_hal_gpio.c
C:\emblocks\STM32L053_DISCO_epaper_cnt\STM32L0xx_HAL_Driver\Src\stm32l0xx_hal_rcc.c
C:\emblocks\STM32L053_DISCO_epaper_cnt\STM32L0xx_HAL_Driver\Src\stm32l0xx_hal_spi.c
C:\emblocks\STM32L053_DISCO_epaper_cnt\cmsis\arm_common_tables.h
C:\emblocks\STM32L053_DISCO_epaper_cnt\cmsis\arm_math.h
C:\emblocks\STM32L053_DISCO_epaper_cnt\cmsis\core_cm0plus.h
C:\emblocks\STM32L053_DISCO_epaper_cnt\cmsis\core_cmFunc.h
C:\emblocks\STM32L053_DISCO_epaper_cnt\cmsis\core_cmInstr.h
C:\emblocks\STM32L053_DISCO_epaper_cnt\inc\bsp.h
C:\emblocks\STM32L053_DISCO_epaper_cnt\inc\main.h
C:\emblocks\STM32L053_DISCO_epaper_cnt\inc\stm32l0xx.h
C:\emblocks\STM32L053_DISCO_epaper_cnt\inc\stm32l0xx_hal_conf.h
C:\emblocks\STM32L053_DISCO_epaper_cnt\inc\stm32l0xx_it.h
C:\emblocks\STM32L053_DISCO_epaper_cnt\inc\system_stm32l0xx.h
C:\emblocks\STM32L053_DISCO_epaper_cnt\readme.txt
C:\emblocks\STM32L053_DISCO_epaper_cnt\src\bsp.c
C:\emblocks\STM32L053_DISCO_epaper_cnt\src\main.c
C:\emblocks\STM32L053_DISCO_epaper_cnt\src\startup_stm32l0xx.S
C:\emblocks\STM32L053_DISCO_epaper_cnt\src\stm32l0xx_hal_msp.c
C:\emblocks\STM32L053_DISCO_epaper_cnt\src\stm32l0xx_it.c
C:\emblocks\STM32L053_DISCO_epaper_cnt\src\system_stm32l0xx.c
C:\emblocks\STM32L053_DISCO_epaper_cnt\stm32l053c8_flash.ld
C:\emblocks\STM32L053_DISCO_epaper_cnt\stm32l053c8_sram.ld
