# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../../Processor_Clock/Processor_Clock.srcs/sources_1/imports/new/Slow_Clk.vhd" \
"../../../../Nanoprocessor.srcs/sim_1/imports/dinur/Lab 7/Lab 7.srcs/sim_1/new/Slow_Clk_Sim.vhd" \

# Do not sort compile order
nosort
