\chapter{Design Flow Methodology}

\section{Complex Designs Need Simple Steps}

\section{Functional Verification}
\subsection{Overview of Design Flow}
\subsection{System Level Model}
\subsection{System Level Model with Hardware}
\subsection{HDL with testbenches}
\subsection{Synthesis and verify resource usage}

\section{Code Coverage}
\subsection{Universal Verification Methodology (UVM)}
\subsection{System Verilog}