
/home/anony/Documents/anonymous--anonymous/pizzolotto-binaries//mkfs.bfs_gcc_-O0:     file format elf64-littleaarch64


Disassembly of section .init:

00000000004012f0 <.init>:
  4012f0:	stp	x29, x30, [sp, #-16]!
  4012f4:	mov	x29, sp
  4012f8:	bl	401710 <ferror@plt+0x60>
  4012fc:	ldp	x29, x30, [sp], #16
  401300:	ret

Disassembly of section .plt:

0000000000401310 <memcpy@plt-0x20>:
  401310:	stp	x16, x30, [sp, #-16]!
  401314:	adrp	x16, 417000 <ferror@plt+0x15950>
  401318:	ldr	x17, [x16, #4088]
  40131c:	add	x16, x16, #0xff8
  401320:	br	x17
  401324:	nop
  401328:	nop
  40132c:	nop

0000000000401330 <memcpy@plt>:
  401330:	adrp	x16, 418000 <ferror@plt+0x16950>
  401334:	ldr	x17, [x16]
  401338:	add	x16, x16, #0x0
  40133c:	br	x17

0000000000401340 <_exit@plt>:
  401340:	adrp	x16, 418000 <ferror@plt+0x16950>
  401344:	ldr	x17, [x16, #8]
  401348:	add	x16, x16, #0x8
  40134c:	br	x17

0000000000401350 <strtoul@plt>:
  401350:	adrp	x16, 418000 <ferror@plt+0x16950>
  401354:	ldr	x17, [x16, #16]
  401358:	add	x16, x16, #0x10
  40135c:	br	x17

0000000000401360 <strlen@plt>:
  401360:	adrp	x16, 418000 <ferror@plt+0x16950>
  401364:	ldr	x17, [x16, #24]
  401368:	add	x16, x16, #0x18
  40136c:	br	x17

0000000000401370 <fputs@plt>:
  401370:	adrp	x16, 418000 <ferror@plt+0x16950>
  401374:	ldr	x17, [x16, #32]
  401378:	add	x16, x16, #0x20
  40137c:	br	x17

0000000000401380 <exit@plt>:
  401380:	adrp	x16, 418000 <ferror@plt+0x16950>
  401384:	ldr	x17, [x16, #40]
  401388:	add	x16, x16, #0x28
  40138c:	br	x17

0000000000401390 <dup@plt>:
  401390:	adrp	x16, 418000 <ferror@plt+0x16950>
  401394:	ldr	x17, [x16, #48]
  401398:	add	x16, x16, #0x30
  40139c:	br	x17

00000000004013a0 <strtoimax@plt>:
  4013a0:	adrp	x16, 418000 <ferror@plt+0x16950>
  4013a4:	ldr	x17, [x16, #56]
  4013a8:	add	x16, x16, #0x38
  4013ac:	br	x17

00000000004013b0 <strtod@plt>:
  4013b0:	adrp	x16, 418000 <ferror@plt+0x16950>
  4013b4:	ldr	x17, [x16, #64]
  4013b8:	add	x16, x16, #0x40
  4013bc:	br	x17

00000000004013c0 <__cxa_atexit@plt>:
  4013c0:	adrp	x16, 418000 <ferror@plt+0x16950>
  4013c4:	ldr	x17, [x16, #72]
  4013c8:	add	x16, x16, #0x48
  4013cc:	br	x17

00000000004013d0 <fputc@plt>:
  4013d0:	adrp	x16, 418000 <ferror@plt+0x16950>
  4013d4:	ldr	x17, [x16, #80]
  4013d8:	add	x16, x16, #0x50
  4013dc:	br	x17

00000000004013e0 <lseek@plt>:
  4013e0:	adrp	x16, 418000 <ferror@plt+0x16950>
  4013e4:	ldr	x17, [x16, #88]
  4013e8:	add	x16, x16, #0x58
  4013ec:	br	x17

00000000004013f0 <snprintf@plt>:
  4013f0:	adrp	x16, 418000 <ferror@plt+0x16950>
  4013f4:	ldr	x17, [x16, #96]
  4013f8:	add	x16, x16, #0x60
  4013fc:	br	x17

0000000000401400 <localeconv@plt>:
  401400:	adrp	x16, 418000 <ferror@plt+0x16950>
  401404:	ldr	x17, [x16, #104]
  401408:	add	x16, x16, #0x68
  40140c:	br	x17

0000000000401410 <fileno@plt>:
  401410:	adrp	x16, 418000 <ferror@plt+0x16950>
  401414:	ldr	x17, [x16, #112]
  401418:	add	x16, x16, #0x70
  40141c:	br	x17

0000000000401420 <fsync@plt>:
  401420:	adrp	x16, 418000 <ferror@plt+0x16950>
  401424:	ldr	x17, [x16, #120]
  401428:	add	x16, x16, #0x78
  40142c:	br	x17

0000000000401430 <time@plt>:
  401430:	adrp	x16, 418000 <ferror@plt+0x16950>
  401434:	ldr	x17, [x16, #128]
  401438:	add	x16, x16, #0x80
  40143c:	br	x17

0000000000401440 <malloc@plt>:
  401440:	adrp	x16, 418000 <ferror@plt+0x16950>
  401444:	ldr	x17, [x16, #136]
  401448:	add	x16, x16, #0x88
  40144c:	br	x17

0000000000401450 <open@plt>:
  401450:	adrp	x16, 418000 <ferror@plt+0x16950>
  401454:	ldr	x17, [x16, #144]
  401458:	add	x16, x16, #0x90
  40145c:	br	x17

0000000000401460 <strncmp@plt>:
  401460:	adrp	x16, 418000 <ferror@plt+0x16950>
  401464:	ldr	x17, [x16, #152]
  401468:	add	x16, x16, #0x98
  40146c:	br	x17

0000000000401470 <bindtextdomain@plt>:
  401470:	adrp	x16, 418000 <ferror@plt+0x16950>
  401474:	ldr	x17, [x16, #160]
  401478:	add	x16, x16, #0xa0
  40147c:	br	x17

0000000000401480 <__libc_start_main@plt>:
  401480:	adrp	x16, 418000 <ferror@plt+0x16950>
  401484:	ldr	x17, [x16, #168]
  401488:	add	x16, x16, #0xa8
  40148c:	br	x17

0000000000401490 <fgetc@plt>:
  401490:	adrp	x16, 418000 <ferror@plt+0x16950>
  401494:	ldr	x17, [x16, #176]
  401498:	add	x16, x16, #0xb0
  40149c:	br	x17

00000000004014a0 <memset@plt>:
  4014a0:	adrp	x16, 418000 <ferror@plt+0x16950>
  4014a4:	ldr	x17, [x16, #184]
  4014a8:	add	x16, x16, #0xb8
  4014ac:	br	x17

00000000004014b0 <strdup@plt>:
  4014b0:	adrp	x16, 418000 <ferror@plt+0x16950>
  4014b4:	ldr	x17, [x16, #192]
  4014b8:	add	x16, x16, #0xc0
  4014bc:	br	x17

00000000004014c0 <close@plt>:
  4014c0:	adrp	x16, 418000 <ferror@plt+0x16950>
  4014c4:	ldr	x17, [x16, #200]
  4014c8:	add	x16, x16, #0xc8
  4014cc:	br	x17

00000000004014d0 <__gmon_start__@plt>:
  4014d0:	adrp	x16, 418000 <ferror@plt+0x16950>
  4014d4:	ldr	x17, [x16, #208]
  4014d8:	add	x16, x16, #0xd0
  4014dc:	br	x17

00000000004014e0 <write@plt>:
  4014e0:	adrp	x16, 418000 <ferror@plt+0x16950>
  4014e4:	ldr	x17, [x16, #216]
  4014e8:	add	x16, x16, #0xd8
  4014ec:	br	x17

00000000004014f0 <strtoumax@plt>:
  4014f0:	adrp	x16, 418000 <ferror@plt+0x16950>
  4014f4:	ldr	x17, [x16, #224]
  4014f8:	add	x16, x16, #0xe0
  4014fc:	br	x17

0000000000401500 <abort@plt>:
  401500:	adrp	x16, 418000 <ferror@plt+0x16950>
  401504:	ldr	x17, [x16, #232]
  401508:	add	x16, x16, #0xe8
  40150c:	br	x17

0000000000401510 <textdomain@plt>:
  401510:	adrp	x16, 418000 <ferror@plt+0x16950>
  401514:	ldr	x17, [x16, #240]
  401518:	add	x16, x16, #0xf0
  40151c:	br	x17

0000000000401520 <getopt_long@plt>:
  401520:	adrp	x16, 418000 <ferror@plt+0x16950>
  401524:	ldr	x17, [x16, #248]
  401528:	add	x16, x16, #0xf8
  40152c:	br	x17

0000000000401530 <strcmp@plt>:
  401530:	adrp	x16, 418000 <ferror@plt+0x16950>
  401534:	ldr	x17, [x16, #256]
  401538:	add	x16, x16, #0x100
  40153c:	br	x17

0000000000401540 <warn@plt>:
  401540:	adrp	x16, 418000 <ferror@plt+0x16950>
  401544:	ldr	x17, [x16, #264]
  401548:	add	x16, x16, #0x108
  40154c:	br	x17

0000000000401550 <__ctype_b_loc@plt>:
  401550:	adrp	x16, 418000 <ferror@plt+0x16950>
  401554:	ldr	x17, [x16, #272]
  401558:	add	x16, x16, #0x110
  40155c:	br	x17

0000000000401560 <strtol@plt>:
  401560:	adrp	x16, 418000 <ferror@plt+0x16950>
  401564:	ldr	x17, [x16, #280]
  401568:	add	x16, x16, #0x118
  40156c:	br	x17

0000000000401570 <free@plt>:
  401570:	adrp	x16, 418000 <ferror@plt+0x16950>
  401574:	ldr	x17, [x16, #288]
  401578:	add	x16, x16, #0x120
  40157c:	br	x17

0000000000401580 <vasprintf@plt>:
  401580:	adrp	x16, 418000 <ferror@plt+0x16950>
  401584:	ldr	x17, [x16, #296]
  401588:	add	x16, x16, #0x128
  40158c:	br	x17

0000000000401590 <strndup@plt>:
  401590:	adrp	x16, 418000 <ferror@plt+0x16950>
  401594:	ldr	x17, [x16, #304]
  401598:	add	x16, x16, #0x130
  40159c:	br	x17

00000000004015a0 <strspn@plt>:
  4015a0:	adrp	x16, 418000 <ferror@plt+0x16950>
  4015a4:	ldr	x17, [x16, #312]
  4015a8:	add	x16, x16, #0x138
  4015ac:	br	x17

00000000004015b0 <strchr@plt>:
  4015b0:	adrp	x16, 418000 <ferror@plt+0x16950>
  4015b4:	ldr	x17, [x16, #320]
  4015b8:	add	x16, x16, #0x140
  4015bc:	br	x17

00000000004015c0 <fflush@plt>:
  4015c0:	adrp	x16, 418000 <ferror@plt+0x16950>
  4015c4:	ldr	x17, [x16, #328]
  4015c8:	add	x16, x16, #0x148
  4015cc:	br	x17

00000000004015d0 <warnx@plt>:
  4015d0:	adrp	x16, 418000 <ferror@plt+0x16950>
  4015d4:	ldr	x17, [x16, #336]
  4015d8:	add	x16, x16, #0x150
  4015dc:	br	x17

00000000004015e0 <read@plt>:
  4015e0:	adrp	x16, 418000 <ferror@plt+0x16950>
  4015e4:	ldr	x17, [x16, #344]
  4015e8:	add	x16, x16, #0x158
  4015ec:	br	x17

00000000004015f0 <__fxstat@plt>:
  4015f0:	adrp	x16, 418000 <ferror@plt+0x16950>
  4015f4:	ldr	x17, [x16, #352]
  4015f8:	add	x16, x16, #0x160
  4015fc:	br	x17

0000000000401600 <errx@plt>:
  401600:	adrp	x16, 418000 <ferror@plt+0x16950>
  401604:	ldr	x17, [x16, #360]
  401608:	add	x16, x16, #0x168
  40160c:	br	x17

0000000000401610 <strcspn@plt>:
  401610:	adrp	x16, 418000 <ferror@plt+0x16950>
  401614:	ldr	x17, [x16, #368]
  401618:	add	x16, x16, #0x170
  40161c:	br	x17

0000000000401620 <printf@plt>:
  401620:	adrp	x16, 418000 <ferror@plt+0x16950>
  401624:	ldr	x17, [x16, #376]
  401628:	add	x16, x16, #0x178
  40162c:	br	x17

0000000000401630 <__assert_fail@plt>:
  401630:	adrp	x16, 418000 <ferror@plt+0x16950>
  401634:	ldr	x17, [x16, #384]
  401638:	add	x16, x16, #0x180
  40163c:	br	x17

0000000000401640 <__errno_location@plt>:
  401640:	adrp	x16, 418000 <ferror@plt+0x16950>
  401644:	ldr	x17, [x16, #392]
  401648:	add	x16, x16, #0x188
  40164c:	br	x17

0000000000401650 <__xstat@plt>:
  401650:	adrp	x16, 418000 <ferror@plt+0x16950>
  401654:	ldr	x17, [x16, #400]
  401658:	add	x16, x16, #0x190
  40165c:	br	x17

0000000000401660 <gettext@plt>:
  401660:	adrp	x16, 418000 <ferror@plt+0x16950>
  401664:	ldr	x17, [x16, #408]
  401668:	add	x16, x16, #0x198
  40166c:	br	x17

0000000000401670 <fprintf@plt>:
  401670:	adrp	x16, 418000 <ferror@plt+0x16950>
  401674:	ldr	x17, [x16, #416]
  401678:	add	x16, x16, #0x1a0
  40167c:	br	x17

0000000000401680 <err@plt>:
  401680:	adrp	x16, 418000 <ferror@plt+0x16950>
  401684:	ldr	x17, [x16, #424]
  401688:	add	x16, x16, #0x1a8
  40168c:	br	x17

0000000000401690 <ioctl@plt>:
  401690:	adrp	x16, 418000 <ferror@plt+0x16950>
  401694:	ldr	x17, [x16, #432]
  401698:	add	x16, x16, #0x1b0
  40169c:	br	x17

00000000004016a0 <setlocale@plt>:
  4016a0:	adrp	x16, 418000 <ferror@plt+0x16950>
  4016a4:	ldr	x17, [x16, #440]
  4016a8:	add	x16, x16, #0x1b8
  4016ac:	br	x17

00000000004016b0 <ferror@plt>:
  4016b0:	adrp	x16, 418000 <ferror@plt+0x16950>
  4016b4:	ldr	x17, [x16, #448]
  4016b8:	add	x16, x16, #0x1c0
  4016bc:	br	x17

Disassembly of section .text:

00000000004016c0 <.text>:
  4016c0:	mov	x29, #0x0                   	// #0
  4016c4:	mov	x30, #0x0                   	// #0
  4016c8:	mov	x5, x0
  4016cc:	ldr	x1, [sp]
  4016d0:	add	x2, sp, #0x8
  4016d4:	mov	x6, sp
  4016d8:	movz	x0, #0x0, lsl #48
  4016dc:	movk	x0, #0x0, lsl #32
  4016e0:	movk	x0, #0x40, lsl #16
  4016e4:	movk	x0, #0x1bcc
  4016e8:	movz	x3, #0x0, lsl #48
  4016ec:	movk	x3, #0x0, lsl #32
  4016f0:	movk	x3, #0x40, lsl #16
  4016f4:	movk	x3, #0x5ae0
  4016f8:	movz	x4, #0x0, lsl #48
  4016fc:	movk	x4, #0x0, lsl #32
  401700:	movk	x4, #0x40, lsl #16
  401704:	movk	x4, #0x5b60
  401708:	bl	401480 <__libc_start_main@plt>
  40170c:	bl	401500 <abort@plt>
  401710:	adrp	x0, 417000 <ferror@plt+0x15950>
  401714:	ldr	x0, [x0, #4064]
  401718:	cbz	x0, 401720 <ferror@plt+0x70>
  40171c:	b	4014d0 <__gmon_start__@plt>
  401720:	ret
  401724:	stp	x29, x30, [sp, #-32]!
  401728:	mov	x29, sp
  40172c:	adrp	x0, 418000 <ferror@plt+0x16950>
  401730:	add	x0, x0, #0x1f0
  401734:	str	x0, [sp, #24]
  401738:	ldr	x0, [sp, #24]
  40173c:	str	x0, [sp, #24]
  401740:	ldr	x1, [sp, #24]
  401744:	adrp	x0, 418000 <ferror@plt+0x16950>
  401748:	add	x0, x0, #0x1f0
  40174c:	cmp	x1, x0
  401750:	b.eq	40178c <ferror@plt+0xdc>  // b.none
  401754:	adrp	x0, 405000 <ferror@plt+0x3950>
  401758:	add	x0, x0, #0xbb0
  40175c:	ldr	x0, [x0]
  401760:	str	x0, [sp, #16]
  401764:	ldr	x0, [sp, #16]
  401768:	str	x0, [sp, #16]
  40176c:	ldr	x0, [sp, #16]
  401770:	cmp	x0, #0x0
  401774:	b.eq	401790 <ferror@plt+0xe0>  // b.none
  401778:	ldr	x1, [sp, #16]
  40177c:	adrp	x0, 418000 <ferror@plt+0x16950>
  401780:	add	x0, x0, #0x1f0
  401784:	blr	x1
  401788:	b	401790 <ferror@plt+0xe0>
  40178c:	nop
  401790:	ldp	x29, x30, [sp], #32
  401794:	ret
  401798:	stp	x29, x30, [sp, #-48]!
  40179c:	mov	x29, sp
  4017a0:	adrp	x0, 418000 <ferror@plt+0x16950>
  4017a4:	add	x0, x0, #0x1f0
  4017a8:	str	x0, [sp, #40]
  4017ac:	ldr	x0, [sp, #40]
  4017b0:	str	x0, [sp, #40]
  4017b4:	ldr	x1, [sp, #40]
  4017b8:	adrp	x0, 418000 <ferror@plt+0x16950>
  4017bc:	add	x0, x0, #0x1f0
  4017c0:	sub	x0, x1, x0
  4017c4:	asr	x0, x0, #3
  4017c8:	lsr	x1, x0, #63
  4017cc:	add	x0, x1, x0
  4017d0:	asr	x0, x0, #1
  4017d4:	str	x0, [sp, #32]
  4017d8:	ldr	x0, [sp, #32]
  4017dc:	cmp	x0, #0x0
  4017e0:	b.eq	401820 <ferror@plt+0x170>  // b.none
  4017e4:	adrp	x0, 405000 <ferror@plt+0x3950>
  4017e8:	add	x0, x0, #0xbb8
  4017ec:	ldr	x0, [x0]
  4017f0:	str	x0, [sp, #24]
  4017f4:	ldr	x0, [sp, #24]
  4017f8:	str	x0, [sp, #24]
  4017fc:	ldr	x0, [sp, #24]
  401800:	cmp	x0, #0x0
  401804:	b.eq	401824 <ferror@plt+0x174>  // b.none
  401808:	ldr	x2, [sp, #24]
  40180c:	ldr	x1, [sp, #32]
  401810:	adrp	x0, 418000 <ferror@plt+0x16950>
  401814:	add	x0, x0, #0x1f0
  401818:	blr	x2
  40181c:	b	401824 <ferror@plt+0x174>
  401820:	nop
  401824:	ldp	x29, x30, [sp], #48
  401828:	ret
  40182c:	stp	x29, x30, [sp, #-16]!
  401830:	mov	x29, sp
  401834:	adrp	x0, 418000 <ferror@plt+0x16950>
  401838:	add	x0, x0, #0x218
  40183c:	ldrb	w0, [x0]
  401840:	and	x0, x0, #0xff
  401844:	cmp	x0, #0x0
  401848:	b.ne	401864 <ferror@plt+0x1b4>  // b.any
  40184c:	bl	401724 <ferror@plt+0x74>
  401850:	adrp	x0, 418000 <ferror@plt+0x16950>
  401854:	add	x0, x0, #0x218
  401858:	mov	w1, #0x1                   	// #1
  40185c:	strb	w1, [x0]
  401860:	b	401868 <ferror@plt+0x1b8>
  401864:	nop
  401868:	ldp	x29, x30, [sp], #16
  40186c:	ret
  401870:	stp	x29, x30, [sp, #-16]!
  401874:	mov	x29, sp
  401878:	bl	401798 <ferror@plt+0xe8>
  40187c:	nop
  401880:	ldp	x29, x30, [sp], #16
  401884:	ret
  401888:	sub	sp, sp, #0x10
  40188c:	strh	w0, [sp, #14]
  401890:	ldrh	w0, [sp, #14]
  401894:	add	sp, sp, #0x10
  401898:	ret
  40189c:	sub	sp, sp, #0x10
  4018a0:	str	w0, [sp, #12]
  4018a4:	ldr	w0, [sp, #12]
  4018a8:	add	sp, sp, #0x10
  4018ac:	ret
  4018b0:	stp	x29, x30, [sp, #-48]!
  4018b4:	mov	x29, sp
  4018b8:	str	x0, [sp, #24]
  4018bc:	bl	401640 <__errno_location@plt>
  4018c0:	str	wzr, [x0]
  4018c4:	ldr	x0, [sp, #24]
  4018c8:	bl	4016b0 <ferror@plt>
  4018cc:	cmp	w0, #0x0
  4018d0:	b.ne	40192c <ferror@plt+0x27c>  // b.any
  4018d4:	ldr	x0, [sp, #24]
  4018d8:	bl	4015c0 <fflush@plt>
  4018dc:	cmp	w0, #0x0
  4018e0:	b.ne	40192c <ferror@plt+0x27c>  // b.any
  4018e4:	ldr	x0, [sp, #24]
  4018e8:	bl	401410 <fileno@plt>
  4018ec:	str	w0, [sp, #44]
  4018f0:	ldr	w0, [sp, #44]
  4018f4:	cmp	w0, #0x0
  4018f8:	b.lt	401934 <ferror@plt+0x284>  // b.tstop
  4018fc:	ldr	w0, [sp, #44]
  401900:	bl	401390 <dup@plt>
  401904:	str	w0, [sp, #44]
  401908:	ldr	w0, [sp, #44]
  40190c:	cmp	w0, #0x0
  401910:	b.lt	401934 <ferror@plt+0x284>  // b.tstop
  401914:	ldr	w0, [sp, #44]
  401918:	bl	4014c0 <close@plt>
  40191c:	cmp	w0, #0x0
  401920:	b.ne	401934 <ferror@plt+0x284>  // b.any
  401924:	mov	w0, #0x0                   	// #0
  401928:	b	401954 <ferror@plt+0x2a4>
  40192c:	nop
  401930:	b	401938 <ferror@plt+0x288>
  401934:	nop
  401938:	bl	401640 <__errno_location@plt>
  40193c:	ldr	w0, [x0]
  401940:	cmp	w0, #0x9
  401944:	b.ne	401950 <ferror@plt+0x2a0>  // b.any
  401948:	mov	w0, #0x0                   	// #0
  40194c:	b	401954 <ferror@plt+0x2a4>
  401950:	mov	w0, #0xffffffff            	// #-1
  401954:	ldp	x29, x30, [sp], #48
  401958:	ret
  40195c:	stp	x29, x30, [sp, #-16]!
  401960:	mov	x29, sp
  401964:	adrp	x0, 418000 <ferror@plt+0x16950>
  401968:	add	x0, x0, #0x208
  40196c:	ldr	x0, [x0]
  401970:	bl	4018b0 <ferror@plt+0x200>
  401974:	cmp	w0, #0x0
  401978:	b.eq	4019c8 <ferror@plt+0x318>  // b.none
  40197c:	bl	401640 <__errno_location@plt>
  401980:	ldr	w0, [x0]
  401984:	cmp	w0, #0x20
  401988:	b.eq	4019c8 <ferror@plt+0x318>  // b.none
  40198c:	bl	401640 <__errno_location@plt>
  401990:	ldr	w0, [x0]
  401994:	cmp	w0, #0x0
  401998:	b.eq	4019b0 <ferror@plt+0x300>  // b.none
  40199c:	adrp	x0, 405000 <ferror@plt+0x3950>
  4019a0:	add	x0, x0, #0xbc0
  4019a4:	bl	401660 <gettext@plt>
  4019a8:	bl	401540 <warn@plt>
  4019ac:	b	4019c0 <ferror@plt+0x310>
  4019b0:	adrp	x0, 405000 <ferror@plt+0x3950>
  4019b4:	add	x0, x0, #0xbc0
  4019b8:	bl	401660 <gettext@plt>
  4019bc:	bl	4015d0 <warnx@plt>
  4019c0:	mov	w0, #0x1                   	// #1
  4019c4:	bl	401340 <_exit@plt>
  4019c8:	adrp	x0, 418000 <ferror@plt+0x16950>
  4019cc:	add	x0, x0, #0x1f0
  4019d0:	ldr	x0, [x0]
  4019d4:	bl	4018b0 <ferror@plt+0x200>
  4019d8:	cmp	w0, #0x0
  4019dc:	b.eq	4019e8 <ferror@plt+0x338>  // b.none
  4019e0:	mov	w0, #0x1                   	// #1
  4019e4:	bl	401340 <_exit@plt>
  4019e8:	nop
  4019ec:	ldp	x29, x30, [sp], #16
  4019f0:	ret
  4019f4:	stp	x29, x30, [sp, #-16]!
  4019f8:	mov	x29, sp
  4019fc:	adrp	x0, 401000 <memcpy@plt-0x330>
  401a00:	add	x0, x0, #0x95c
  401a04:	bl	405b68 <ferror@plt+0x44b8>
  401a08:	nop
  401a0c:	ldp	x29, x30, [sp], #16
  401a10:	ret
  401a14:	stp	x29, x30, [sp, #-48]!
  401a18:	mov	x29, sp
  401a1c:	str	w0, [sp, #28]
  401a20:	ldr	w0, [sp, #28]
  401a24:	bl	401420 <fsync@plt>
  401a28:	cmp	w0, #0x0
  401a2c:	cset	w0, ne  // ne = any
  401a30:	and	w0, w0, #0xff
  401a34:	str	w0, [sp, #44]
  401a38:	ldr	w0, [sp, #28]
  401a3c:	bl	4014c0 <close@plt>
  401a40:	cmp	w0, #0x0
  401a44:	cset	w0, ne  // ne = any
  401a48:	and	w0, w0, #0xff
  401a4c:	str	w0, [sp, #40]
  401a50:	ldr	w0, [sp, #44]
  401a54:	cmp	w0, #0x0
  401a58:	b.ne	401a68 <ferror@plt+0x3b8>  // b.any
  401a5c:	ldr	w0, [sp, #40]
  401a60:	cmp	w0, #0x0
  401a64:	b.eq	401a70 <ferror@plt+0x3c0>  // b.none
  401a68:	mov	w0, #0xffffffff            	// #-1
  401a6c:	b	401a74 <ferror@plt+0x3c4>
  401a70:	mov	w0, #0x0                   	// #0
  401a74:	ldp	x29, x30, [sp], #48
  401a78:	ret
  401a7c:	stp	x29, x30, [sp, #-48]!
  401a80:	mov	x29, sp
  401a84:	str	x0, [sp, #24]
  401a88:	ldr	x0, [sp, #24]
  401a8c:	cmp	x0, #0x0
  401a90:	b.ne	401ab4 <ferror@plt+0x404>  // b.any
  401a94:	adrp	x0, 406000 <ferror@plt+0x4950>
  401a98:	add	x3, x0, #0x298
  401a9c:	mov	w2, #0x4a                  	// #74
  401aa0:	adrp	x0, 405000 <ferror@plt+0x3950>
  401aa4:	add	x1, x0, #0xbd0
  401aa8:	adrp	x0, 405000 <ferror@plt+0x3950>
  401aac:	add	x0, x0, #0xbe8
  401ab0:	bl	401630 <__assert_fail@plt>
  401ab4:	ldr	x0, [sp, #24]
  401ab8:	bl	4014b0 <strdup@plt>
  401abc:	str	x0, [sp, #40]
  401ac0:	ldr	x0, [sp, #40]
  401ac4:	cmp	x0, #0x0
  401ac8:	b.ne	401adc <ferror@plt+0x42c>  // b.any
  401acc:	adrp	x0, 405000 <ferror@plt+0x3950>
  401ad0:	add	x1, x0, #0xbf0
  401ad4:	mov	w0, #0x1                   	// #1
  401ad8:	bl	401680 <err@plt>
  401adc:	ldr	x0, [sp, #40]
  401ae0:	ldp	x29, x30, [sp], #48
  401ae4:	ret
  401ae8:	stp	x29, x30, [sp, #-48]!
  401aec:	mov	x29, sp
  401af0:	str	x19, [sp, #16]
  401af4:	adrp	x0, 418000 <ferror@plt+0x16950>
  401af8:	add	x0, x0, #0x208
  401afc:	ldr	x0, [x0]
  401b00:	str	x0, [sp, #40]
  401b04:	adrp	x0, 405000 <ferror@plt+0x3950>
  401b08:	add	x0, x0, #0xc08
  401b0c:	bl	401660 <gettext@plt>
  401b10:	mov	x1, x0
  401b14:	adrp	x0, 418000 <ferror@plt+0x16950>
  401b18:	add	x0, x0, #0x210
  401b1c:	ldr	x0, [x0]
  401b20:	mov	x2, x0
  401b24:	ldr	x0, [sp, #40]
  401b28:	bl	401670 <fprintf@plt>
  401b2c:	ldr	x1, [sp, #40]
  401b30:	mov	w0, #0xa                   	// #10
  401b34:	bl	4013d0 <fputc@plt>
  401b38:	adrp	x0, 405000 <ferror@plt+0x3950>
  401b3c:	add	x0, x0, #0xc38
  401b40:	bl	401660 <gettext@plt>
  401b44:	ldr	x1, [sp, #40]
  401b48:	bl	401370 <fputs@plt>
  401b4c:	adrp	x0, 405000 <ferror@plt+0x3950>
  401b50:	add	x0, x0, #0xc58
  401b54:	bl	401660 <gettext@plt>
  401b58:	mov	x1, x0
  401b5c:	ldr	x0, [sp, #40]
  401b60:	bl	401670 <fprintf@plt>
  401b64:	adrp	x0, 405000 <ferror@plt+0x3950>
  401b68:	add	x0, x0, #0xd90
  401b6c:	bl	401660 <gettext@plt>
  401b70:	mov	x19, x0
  401b74:	adrp	x0, 405000 <ferror@plt+0x3950>
  401b78:	add	x0, x0, #0xda8
  401b7c:	bl	401660 <gettext@plt>
  401b80:	mov	x4, x0
  401b84:	adrp	x0, 405000 <ferror@plt+0x3950>
  401b88:	add	x3, x0, #0xdb8
  401b8c:	mov	x2, x19
  401b90:	adrp	x0, 405000 <ferror@plt+0x3950>
  401b94:	add	x1, x0, #0xdc8
  401b98:	adrp	x0, 405000 <ferror@plt+0x3950>
  401b9c:	add	x0, x0, #0xdd8
  401ba0:	bl	401620 <printf@plt>
  401ba4:	adrp	x0, 405000 <ferror@plt+0x3950>
  401ba8:	add	x0, x0, #0xdf0
  401bac:	bl	401660 <gettext@plt>
  401bb0:	mov	x2, x0
  401bb4:	adrp	x0, 405000 <ferror@plt+0x3950>
  401bb8:	add	x1, x0, #0xe10
  401bbc:	mov	x0, x2
  401bc0:	bl	401620 <printf@plt>
  401bc4:	mov	w0, #0x0                   	// #0
  401bc8:	bl	401380 <exit@plt>
  401bcc:	sub	sp, sp, #0x380
  401bd0:	stp	x29, x30, [sp]
  401bd4:	mov	x29, sp
  401bd8:	stp	x19, x20, [sp, #16]
  401bdc:	str	x21, [sp, #32]
  401be0:	str	w0, [sp, #60]
  401be4:	str	x1, [sp, #48]
  401be8:	str	xzr, [sp, #864]
  401bec:	str	wzr, [sp, #860]
  401bf0:	adrp	x0, 405000 <ferror@plt+0x3950>
  401bf4:	add	x1, x0, #0xe20
  401bf8:	mov	w0, #0x6                   	// #6
  401bfc:	bl	4016a0 <setlocale@plt>
  401c00:	adrp	x0, 405000 <ferror@plt+0x3950>
  401c04:	add	x1, x0, #0xe28
  401c08:	adrp	x0, 405000 <ferror@plt+0x3950>
  401c0c:	add	x0, x0, #0xe40
  401c10:	bl	401470 <bindtextdomain@plt>
  401c14:	adrp	x0, 405000 <ferror@plt+0x3950>
  401c18:	add	x0, x0, #0xe40
  401c1c:	bl	401510 <textdomain@plt>
  401c20:	bl	4019f4 <ferror@plt+0x344>
  401c24:	ldr	w0, [sp, #60]
  401c28:	cmp	w0, #0x1
  401c2c:	b.gt	401c7c <ferror@plt+0x5cc>
  401c30:	adrp	x0, 405000 <ferror@plt+0x3950>
  401c34:	add	x0, x0, #0xe50
  401c38:	bl	401660 <gettext@plt>
  401c3c:	bl	4015d0 <warnx@plt>
  401c40:	adrp	x0, 418000 <ferror@plt+0x16950>
  401c44:	add	x0, x0, #0x1f0
  401c48:	ldr	x19, [x0]
  401c4c:	adrp	x0, 405000 <ferror@plt+0x3950>
  401c50:	add	x0, x0, #0xe68
  401c54:	bl	401660 <gettext@plt>
  401c58:	mov	x1, x0
  401c5c:	adrp	x0, 418000 <ferror@plt+0x16950>
  401c60:	add	x0, x0, #0x210
  401c64:	ldr	x0, [x0]
  401c68:	mov	x2, x0
  401c6c:	mov	x0, x19
  401c70:	bl	401670 <fprintf@plt>
  401c74:	mov	w0, #0x1                   	// #1
  401c78:	bl	401380 <exit@plt>
  401c7c:	ldr	w0, [sp, #60]
  401c80:	cmp	w0, #0x2
  401c84:	b.ne	401ce0 <ferror@plt+0x630>  // b.any
  401c88:	ldr	x0, [sp, #48]
  401c8c:	add	x0, x0, #0x8
  401c90:	ldr	x2, [x0]
  401c94:	adrp	x0, 405000 <ferror@plt+0x3950>
  401c98:	add	x1, x0, #0xe90
  401c9c:	mov	x0, x2
  401ca0:	bl	401530 <strcmp@plt>
  401ca4:	cmp	w0, #0x0
  401ca8:	b.ne	401ce0 <ferror@plt+0x630>  // b.any
  401cac:	adrp	x0, 405000 <ferror@plt+0x3950>
  401cb0:	add	x0, x0, #0xe98
  401cb4:	bl	401660 <gettext@plt>
  401cb8:	mov	x3, x0
  401cbc:	adrp	x0, 418000 <ferror@plt+0x16950>
  401cc0:	add	x0, x0, #0x210
  401cc4:	ldr	x1, [x0]
  401cc8:	adrp	x0, 405000 <ferror@plt+0x3950>
  401ccc:	add	x2, x0, #0xea8
  401cd0:	mov	x0, x3
  401cd4:	bl	401620 <printf@plt>
  401cd8:	mov	w0, #0x0                   	// #0
  401cdc:	bl	401380 <exit@plt>
  401ce0:	adrp	x0, 405000 <ferror@plt+0x3950>
  401ce4:	add	x0, x0, #0xec0
  401ce8:	str	x0, [sp, #880]
  401cec:	ldr	x0, [sp, #880]
  401cf0:	str	x0, [sp, #888]
  401cf4:	str	xzr, [sp, #872]
  401cf8:	b	401f08 <ferror@plt+0x858>
  401cfc:	ldr	w0, [sp, #852]
  401d00:	cmp	w0, #0x80
  401d04:	b.eq	401e94 <ferror@plt+0x7e4>  // b.none
  401d08:	ldr	w0, [sp, #852]
  401d0c:	cmp	w0, #0x80
  401d10:	b.gt	401ecc <ferror@plt+0x81c>
  401d14:	ldr	w0, [sp, #852]
  401d18:	cmp	w0, #0x76
  401d1c:	b.eq	401e88 <ferror@plt+0x7d8>  // b.none
  401d20:	ldr	w0, [sp, #852]
  401d24:	cmp	w0, #0x76
  401d28:	b.gt	401ecc <ferror@plt+0x81c>
  401d2c:	ldr	w0, [sp, #852]
  401d30:	cmp	w0, #0x6c
  401d34:	b.eq	401f08 <ferror@plt+0x858>  // b.none
  401d38:	ldr	w0, [sp, #852]
  401d3c:	cmp	w0, #0x6c
  401d40:	b.gt	401ecc <ferror@plt+0x81c>
  401d44:	ldr	w0, [sp, #852]
  401d48:	cmp	w0, #0x68
  401d4c:	b.eq	401ec8 <ferror@plt+0x818>  // b.none
  401d50:	ldr	w0, [sp, #852]
  401d54:	cmp	w0, #0x68
  401d58:	b.gt	401ecc <ferror@plt+0x81c>
  401d5c:	ldr	w0, [sp, #852]
  401d60:	cmp	w0, #0x63
  401d64:	b.eq	401f08 <ferror@plt+0x858>  // b.none
  401d68:	ldr	w0, [sp, #852]
  401d6c:	cmp	w0, #0x63
  401d70:	b.gt	401ecc <ferror@plt+0x81c>
  401d74:	ldr	w0, [sp, #852]
  401d78:	cmp	w0, #0x56
  401d7c:	b.eq	401dd0 <ferror@plt+0x720>  // b.none
  401d80:	ldr	w0, [sp, #852]
  401d84:	cmp	w0, #0x56
  401d88:	b.gt	401ecc <ferror@plt+0x81c>
  401d8c:	ldr	w0, [sp, #852]
  401d90:	cmp	w0, #0x46
  401d94:	b.eq	401e2c <ferror@plt+0x77c>  // b.none
  401d98:	ldr	w0, [sp, #852]
  401d9c:	cmp	w0, #0x4e
  401da0:	b.ne	401ecc <ferror@plt+0x81c>  // b.any
  401da4:	adrp	x0, 418000 <ferror@plt+0x16950>
  401da8:	add	x0, x0, #0x1f8
  401dac:	ldr	x19, [x0]
  401db0:	adrp	x0, 405000 <ferror@plt+0x3950>
  401db4:	add	x0, x0, #0xec8
  401db8:	bl	401660 <gettext@plt>
  401dbc:	mov	x1, x0
  401dc0:	mov	x0, x19
  401dc4:	bl	404004 <ferror@plt+0x2954>
  401dc8:	str	x0, [sp, #872]
  401dcc:	b	401f08 <ferror@plt+0x858>
  401dd0:	adrp	x0, 418000 <ferror@plt+0x16950>
  401dd4:	add	x0, x0, #0x1f8
  401dd8:	ldr	x0, [x0]
  401ddc:	bl	401360 <strlen@plt>
  401de0:	str	w0, [sp, #800]
  401de4:	ldr	w0, [sp, #800]
  401de8:	cmp	w0, #0x0
  401dec:	b.le	401dfc <ferror@plt+0x74c>
  401df0:	ldr	w0, [sp, #800]
  401df4:	cmp	w0, #0x6
  401df8:	b.le	401e14 <ferror@plt+0x764>
  401dfc:	adrp	x0, 405000 <ferror@plt+0x3950>
  401e00:	add	x0, x0, #0xee8
  401e04:	bl	401660 <gettext@plt>
  401e08:	mov	x1, x0
  401e0c:	mov	w0, #0x1                   	// #1
  401e10:	bl	401600 <errx@plt>
  401e14:	adrp	x0, 418000 <ferror@plt+0x16950>
  401e18:	add	x0, x0, #0x1f8
  401e1c:	ldr	x0, [x0]
  401e20:	bl	401a7c <ferror@plt+0x3cc>
  401e24:	str	x0, [sp, #888]
  401e28:	b	401f08 <ferror@plt+0x858>
  401e2c:	adrp	x0, 418000 <ferror@plt+0x16950>
  401e30:	add	x0, x0, #0x1f8
  401e34:	ldr	x0, [x0]
  401e38:	bl	401360 <strlen@plt>
  401e3c:	str	w0, [sp, #800]
  401e40:	ldr	w0, [sp, #800]
  401e44:	cmp	w0, #0x0
  401e48:	b.le	401e58 <ferror@plt+0x7a8>
  401e4c:	ldr	w0, [sp, #800]
  401e50:	cmp	w0, #0x6
  401e54:	b.le	401e70 <ferror@plt+0x7c0>
  401e58:	adrp	x0, 405000 <ferror@plt+0x3950>
  401e5c:	add	x0, x0, #0xf00
  401e60:	bl	401660 <gettext@plt>
  401e64:	mov	x1, x0
  401e68:	mov	w0, #0x1                   	// #1
  401e6c:	bl	401600 <errx@plt>
  401e70:	adrp	x0, 418000 <ferror@plt+0x16950>
  401e74:	add	x0, x0, #0x1f8
  401e78:	ldr	x0, [x0]
  401e7c:	bl	401a7c <ferror@plt+0x3cc>
  401e80:	str	x0, [sp, #880]
  401e84:	b	401f08 <ferror@plt+0x858>
  401e88:	mov	w0, #0x1                   	// #1
  401e8c:	str	w0, [sp, #860]
  401e90:	b	401f08 <ferror@plt+0x858>
  401e94:	adrp	x0, 405000 <ferror@plt+0x3950>
  401e98:	add	x0, x0, #0xe98
  401e9c:	bl	401660 <gettext@plt>
  401ea0:	mov	x3, x0
  401ea4:	adrp	x0, 418000 <ferror@plt+0x16950>
  401ea8:	add	x0, x0, #0x210
  401eac:	ldr	x1, [x0]
  401eb0:	adrp	x0, 405000 <ferror@plt+0x3950>
  401eb4:	add	x2, x0, #0xea8
  401eb8:	mov	x0, x3
  401ebc:	bl	401620 <printf@plt>
  401ec0:	mov	w0, #0x0                   	// #0
  401ec4:	bl	401380 <exit@plt>
  401ec8:	bl	401ae8 <ferror@plt+0x438>
  401ecc:	adrp	x0, 418000 <ferror@plt+0x16950>
  401ed0:	add	x0, x0, #0x1f0
  401ed4:	ldr	x19, [x0]
  401ed8:	adrp	x0, 405000 <ferror@plt+0x3950>
  401edc:	add	x0, x0, #0xe68
  401ee0:	bl	401660 <gettext@plt>
  401ee4:	mov	x1, x0
  401ee8:	adrp	x0, 418000 <ferror@plt+0x16950>
  401eec:	add	x0, x0, #0x210
  401ef0:	ldr	x0, [x0]
  401ef4:	mov	x2, x0
  401ef8:	mov	x0, x19
  401efc:	bl	401670 <fprintf@plt>
  401f00:	mov	w0, #0x1                   	// #1
  401f04:	bl	401380 <exit@plt>
  401f08:	mov	x4, #0x0                   	// #0
  401f0c:	adrp	x0, 406000 <ferror@plt+0x4950>
  401f10:	add	x3, x0, #0x1b8
  401f14:	adrp	x0, 405000 <ferror@plt+0x3950>
  401f18:	add	x2, x0, #0xf18
  401f1c:	ldr	x1, [sp, #48]
  401f20:	ldr	w0, [sp, #60]
  401f24:	bl	401520 <getopt_long@plt>
  401f28:	str	w0, [sp, #852]
  401f2c:	ldr	w0, [sp, #852]
  401f30:	cmn	w0, #0x1
  401f34:	b.ne	401cfc <ferror@plt+0x64c>  // b.any
  401f38:	adrp	x0, 418000 <ferror@plt+0x16950>
  401f3c:	add	x0, x0, #0x200
  401f40:	ldr	w0, [x0]
  401f44:	ldr	w1, [sp, #60]
  401f48:	cmp	w1, w0
  401f4c:	b.ne	401f9c <ferror@plt+0x8ec>  // b.any
  401f50:	adrp	x0, 405000 <ferror@plt+0x3950>
  401f54:	add	x0, x0, #0xf28
  401f58:	bl	401660 <gettext@plt>
  401f5c:	bl	4015d0 <warnx@plt>
  401f60:	adrp	x0, 418000 <ferror@plt+0x16950>
  401f64:	add	x0, x0, #0x1f0
  401f68:	ldr	x19, [x0]
  401f6c:	adrp	x0, 405000 <ferror@plt+0x3950>
  401f70:	add	x0, x0, #0xe68
  401f74:	bl	401660 <gettext@plt>
  401f78:	mov	x1, x0
  401f7c:	adrp	x0, 418000 <ferror@plt+0x16950>
  401f80:	add	x0, x0, #0x210
  401f84:	ldr	x0, [x0]
  401f88:	mov	x2, x0
  401f8c:	mov	x0, x19
  401f90:	bl	401670 <fprintf@plt>
  401f94:	mov	w0, #0x1                   	// #1
  401f98:	bl	401380 <exit@plt>
  401f9c:	adrp	x0, 418000 <ferror@plt+0x16950>
  401fa0:	add	x0, x0, #0x200
  401fa4:	ldr	w0, [x0]
  401fa8:	add	w2, w0, #0x1
  401fac:	adrp	x1, 418000 <ferror@plt+0x16950>
  401fb0:	add	x1, x1, #0x200
  401fb4:	str	w2, [x1]
  401fb8:	sxtw	x0, w0
  401fbc:	lsl	x0, x0, #3
  401fc0:	ldr	x1, [sp, #48]
  401fc4:	add	x0, x1, x0
  401fc8:	ldr	x0, [x0]
  401fcc:	str	x0, [sp, #840]
  401fd0:	add	x0, sp, #0x48
  401fd4:	mov	x1, x0
  401fd8:	ldr	x0, [sp, #840]
  401fdc:	bl	405b78 <ferror@plt+0x44c8>
  401fe0:	cmp	w0, #0x0
  401fe4:	b.ge	402004 <ferror@plt+0x954>  // b.tcont
  401fe8:	adrp	x0, 405000 <ferror@plt+0x3950>
  401fec:	add	x0, x0, #0xf40
  401ff0:	bl	401660 <gettext@plt>
  401ff4:	ldr	x2, [sp, #840]
  401ff8:	mov	x1, x0
  401ffc:	mov	w0, #0x1                   	// #1
  402000:	bl	401680 <err@plt>
  402004:	add	x0, sp, #0x48
  402008:	mov	w2, #0x2                   	// #2
  40200c:	ldr	x1, [sp, #840]
  402010:	bl	402b84 <ferror@plt+0x14d4>
  402014:	str	w0, [sp, #836]
  402018:	ldr	w0, [sp, #836]
  40201c:	cmp	w0, #0x0
  402020:	b.ge	402040 <ferror@plt+0x990>  // b.tcont
  402024:	adrp	x0, 405000 <ferror@plt+0x3950>
  402028:	add	x0, x0, #0xf58
  40202c:	bl	401660 <gettext@plt>
  402030:	ldr	x2, [sp, #840]
  402034:	mov	x1, x0
  402038:	mov	w0, #0x1                   	// #1
  40203c:	bl	401680 <err@plt>
  402040:	ldr	w0, [sp, #60]
  402044:	sub	w1, w0, #0x1
  402048:	adrp	x0, 418000 <ferror@plt+0x16950>
  40204c:	add	x0, x0, #0x200
  402050:	ldr	w0, [x0]
  402054:	cmp	w1, w0
  402058:	b.ne	40209c <ferror@plt+0x9ec>  // b.any
  40205c:	adrp	x0, 418000 <ferror@plt+0x16950>
  402060:	add	x0, x0, #0x200
  402064:	ldr	w0, [x0]
  402068:	sxtw	x0, w0
  40206c:	lsl	x0, x0, #3
  402070:	ldr	x1, [sp, #48]
  402074:	add	x0, x1, x0
  402078:	ldr	x19, [x0]
  40207c:	adrp	x0, 405000 <ferror@plt+0x3950>
  402080:	add	x0, x0, #0xf68
  402084:	bl	401660 <gettext@plt>
  402088:	mov	x1, x0
  40208c:	mov	x0, x19
  402090:	bl	403eb8 <ferror@plt+0x2808>
  402094:	str	x0, [sp, #864]
  402098:	b	402100 <ferror@plt+0xa50>
  40209c:	adrp	x0, 418000 <ferror@plt+0x16950>
  4020a0:	add	x0, x0, #0x200
  4020a4:	ldr	w0, [x0]
  4020a8:	ldr	w1, [sp, #60]
  4020ac:	cmp	w1, w0
  4020b0:	b.eq	402100 <ferror@plt+0xa50>  // b.none
  4020b4:	adrp	x0, 405000 <ferror@plt+0x3950>
  4020b8:	add	x0, x0, #0xf80
  4020bc:	bl	401660 <gettext@plt>
  4020c0:	bl	4015d0 <warnx@plt>
  4020c4:	adrp	x0, 418000 <ferror@plt+0x16950>
  4020c8:	add	x0, x0, #0x1f0
  4020cc:	ldr	x19, [x0]
  4020d0:	adrp	x0, 405000 <ferror@plt+0x3950>
  4020d4:	add	x0, x0, #0xe68
  4020d8:	bl	401660 <gettext@plt>
  4020dc:	mov	x1, x0
  4020e0:	adrp	x0, 418000 <ferror@plt+0x16950>
  4020e4:	add	x0, x0, #0x210
  4020e8:	ldr	x0, [x0]
  4020ec:	mov	x2, x0
  4020f0:	mov	x0, x19
  4020f4:	bl	401670 <fprintf@plt>
  4020f8:	mov	w0, #0x1                   	// #1
  4020fc:	bl	401380 <exit@plt>
  402100:	add	x0, sp, #0x318
  402104:	mov	x1, x0
  402108:	ldr	w0, [sp, #836]
  40210c:	bl	402a74 <ferror@plt+0x13c4>
  402110:	cmn	w0, #0x1
  402114:	b.ne	40214c <ferror@plt+0xa9c>  // b.any
  402118:	ldr	x0, [sp, #864]
  40211c:	cmp	x0, #0x0
  402120:	b.ne	402140 <ferror@plt+0xa90>  // b.any
  402124:	adrp	x0, 405000 <ferror@plt+0x3950>
  402128:	add	x0, x0, #0xf90
  40212c:	bl	401660 <gettext@plt>
  402130:	ldr	x2, [sp, #840]
  402134:	mov	x1, x0
  402138:	mov	w0, #0x1                   	// #1
  40213c:	bl	401680 <err@plt>
  402140:	ldr	x0, [sp, #864]
  402144:	str	x0, [sp, #792]
  402148:	b	402190 <ferror@plt+0xae0>
  40214c:	ldr	x0, [sp, #864]
  402150:	cmp	x0, #0x0
  402154:	b.eq	402190 <ferror@plt+0xae0>  // b.none
  402158:	ldr	x0, [sp, #792]
  40215c:	ldr	x1, [sp, #864]
  402160:	cmp	x1, x0
  402164:	b.ls	402188 <ferror@plt+0xad8>  // b.plast
  402168:	adrp	x0, 405000 <ferror@plt+0x3950>
  40216c:	add	x0, x0, #0xfa8
  402170:	bl	401660 <gettext@plt>
  402174:	mov	x1, x0
  402178:	ldr	x0, [sp, #792]
  40217c:	mov	x2, x0
  402180:	mov	w0, #0x1                   	// #1
  402184:	bl	401600 <errx@plt>
  402188:	ldr	x0, [sp, #864]
  40218c:	str	x0, [sp, #792]
  402190:	ldr	x0, [sp, #872]
  402194:	cmp	x0, #0x0
  402198:	b.ne	4021ec <ferror@plt+0xb3c>  // b.any
  40219c:	ldr	x0, [sp, #792]
  4021a0:	lsr	x1, x0, #5
  4021a4:	mov	x0, #0x3d71                	// #15729
  4021a8:	movk	x0, #0xd70a, lsl #16
  4021ac:	movk	x0, #0x70a3, lsl #32
  4021b0:	movk	x0, #0xa3d, lsl #48
  4021b4:	umulh	x0, x1, x0
  4021b8:	lsl	x0, x0, #3
  4021bc:	str	x0, [sp, #872]
  4021c0:	ldr	x0, [sp, #872]
  4021c4:	cmp	x0, #0x2f
  4021c8:	b.gt	4021d4 <ferror@plt+0xb24>
  4021cc:	mov	x0, #0x30                  	// #48
  4021d0:	str	x0, [sp, #872]
  4021d4:	ldr	x0, [sp, #872]
  4021d8:	cmp	x0, #0x200
  4021dc:	b.le	402210 <ferror@plt+0xb60>
  4021e0:	mov	x0, #0x200                 	// #512
  4021e4:	str	x0, [sp, #872]
  4021e8:	b	402210 <ferror@plt+0xb60>
  4021ec:	ldr	x0, [sp, #872]
  4021f0:	cmp	x0, #0x200
  4021f4:	b.le	402210 <ferror@plt+0xb60>
  4021f8:	adrp	x0, 405000 <ferror@plt+0x3950>
  4021fc:	add	x0, x0, #0xfd0
  402200:	bl	401660 <gettext@plt>
  402204:	mov	x1, x0
  402208:	mov	w0, #0x1                   	// #1
  40220c:	bl	401600 <errx@plt>
  402210:	ldr	x0, [sp, #872]
  402214:	lsl	x0, x0, #6
  402218:	str	x0, [sp, #824]
  40221c:	ldr	x0, [sp, #824]
  402220:	add	x0, x0, #0x1ff
  402224:	lsr	x0, x0, #9
  402228:	str	x0, [sp, #816]
  40222c:	ldr	x1, [sp, #792]
  402230:	ldr	x0, [sp, #816]
  402234:	sub	x0, x1, x0
  402238:	sub	x0, x0, #0x1
  40223c:	str	x0, [sp, #808]
  402240:	ldr	x0, [sp, #808]
  402244:	cmp	x0, #0x1f
  402248:	b.hi	402270 <ferror@plt+0xbc0>  // b.pmore
  40224c:	adrp	x0, 405000 <ferror@plt+0x3950>
  402250:	add	x0, x0, #0xff0
  402254:	bl	401660 <gettext@plt>
  402258:	mov	x1, x0
  40225c:	ldr	x0, [sp, #816]
  402260:	add	x0, x0, #0x21
  402264:	mov	x2, x0
  402268:	mov	w0, #0x1                   	// #1
  40226c:	bl	401600 <errx@plt>
  402270:	add	x0, sp, #0x118
  402274:	mov	x2, #0x200                 	// #512
  402278:	mov	w1, #0x0                   	// #0
  40227c:	bl	4014a0 <memset@plt>
  402280:	mov	w0, #0xface                	// #64206
  402284:	movk	w0, #0x1bad, lsl #16
  402288:	bl	40189c <ferror@plt+0x1ec>
  40228c:	str	w0, [sp, #280]
  402290:	ldr	x0, [sp, #824]
  402294:	add	w0, w0, #0x200
  402298:	bl	40189c <ferror@plt+0x1ec>
  40229c:	str	w0, [sp, #284]
  4022a0:	ldr	x0, [sp, #792]
  4022a4:	lsl	w0, w0, #9
  4022a8:	sub	w0, w0, #0x1
  4022ac:	bl	40189c <ferror@plt+0x1ec>
  4022b0:	str	w0, [sp, #288]
  4022b4:	mov	w0, #0xffffffff            	// #-1
  4022b8:	str	w0, [sp, #304]
  4022bc:	ldr	w0, [sp, #304]
  4022c0:	str	w0, [sp, #300]
  4022c4:	ldr	w0, [sp, #300]
  4022c8:	str	w0, [sp, #296]
  4022cc:	ldr	w0, [sp, #296]
  4022d0:	str	w0, [sp, #292]
  4022d4:	ldr	x1, [sp, #880]
  4022d8:	add	x0, sp, #0x134
  4022dc:	ldr	w2, [x1]
  4022e0:	str	w2, [x0]
  4022e4:	ldrh	w1, [x1, #4]
  4022e8:	strh	w1, [x0, #4]
  4022ec:	ldr	x1, [sp, #888]
  4022f0:	add	x0, sp, #0x13a
  4022f4:	ldr	w2, [x1]
  4022f8:	str	w2, [x0]
  4022fc:	ldrh	w1, [x1, #4]
  402300:	strh	w1, [x0, #4]
  402304:	ldr	w0, [sp, #860]
  402308:	cmp	w0, #0x0
  40230c:	b.eq	402484 <ferror@plt+0xdd4>  // b.none
  402310:	adrp	x0, 418000 <ferror@plt+0x16950>
  402314:	add	x0, x0, #0x1f0
  402318:	ldr	x19, [x0]
  40231c:	adrp	x0, 406000 <ferror@plt+0x4950>
  402320:	add	x0, x0, #0x20
  402324:	bl	401660 <gettext@plt>
  402328:	ldr	x2, [sp, #840]
  40232c:	mov	x1, x0
  402330:	mov	x0, x19
  402334:	bl	401670 <fprintf@plt>
  402338:	adrp	x0, 418000 <ferror@plt+0x16950>
  40233c:	add	x0, x0, #0x1f0
  402340:	ldr	x19, [x0]
  402344:	adrp	x0, 406000 <ferror@plt+0x4950>
  402348:	add	x0, x0, #0x30
  40234c:	bl	401660 <gettext@plt>
  402350:	ldr	x2, [sp, #888]
  402354:	mov	x1, x0
  402358:	mov	x0, x19
  40235c:	bl	401670 <fprintf@plt>
  402360:	adrp	x0, 418000 <ferror@plt+0x16950>
  402364:	add	x0, x0, #0x1f0
  402368:	ldr	x19, [x0]
  40236c:	adrp	x0, 406000 <ferror@plt+0x4950>
  402370:	add	x0, x0, #0x40
  402374:	bl	401660 <gettext@plt>
  402378:	ldr	x2, [sp, #880]
  40237c:	mov	x1, x0
  402380:	mov	x0, x19
  402384:	bl	401670 <fprintf@plt>
  402388:	adrp	x0, 418000 <ferror@plt+0x16950>
  40238c:	add	x0, x0, #0x1f0
  402390:	ldr	x19, [x0]
  402394:	adrp	x0, 406000 <ferror@plt+0x4950>
  402398:	add	x0, x0, #0x50
  40239c:	bl	401660 <gettext@plt>
  4023a0:	mov	w2, #0x200                 	// #512
  4023a4:	mov	x1, x0
  4023a8:	mov	x0, x19
  4023ac:	bl	401670 <fprintf@plt>
  4023b0:	ldr	x0, [sp, #816]
  4023b4:	cmp	x0, #0x1
  4023b8:	b.ne	4023e8 <ferror@plt+0xd38>  // b.any
  4023bc:	adrp	x0, 418000 <ferror@plt+0x16950>
  4023c0:	add	x0, x0, #0x1f0
  4023c4:	ldr	x19, [x0]
  4023c8:	adrp	x0, 406000 <ferror@plt+0x4950>
  4023cc:	add	x0, x0, #0x60
  4023d0:	bl	401660 <gettext@plt>
  4023d4:	ldr	x2, [sp, #872]
  4023d8:	mov	x1, x0
  4023dc:	mov	x0, x19
  4023e0:	bl	401670 <fprintf@plt>
  4023e4:	b	402414 <ferror@plt+0xd64>
  4023e8:	adrp	x0, 418000 <ferror@plt+0x16950>
  4023ec:	add	x0, x0, #0x1f0
  4023f0:	ldr	x19, [x0]
  4023f4:	adrp	x0, 406000 <ferror@plt+0x4950>
  4023f8:	add	x0, x0, #0x80
  4023fc:	bl	401660 <gettext@plt>
  402400:	ldr	x3, [sp, #816]
  402404:	ldr	x2, [sp, #872]
  402408:	mov	x1, x0
  40240c:	mov	x0, x19
  402410:	bl	401670 <fprintf@plt>
  402414:	adrp	x0, 418000 <ferror@plt+0x16950>
  402418:	add	x0, x0, #0x1f0
  40241c:	ldr	x19, [x0]
  402420:	adrp	x0, 406000 <ferror@plt+0x4950>
  402424:	add	x0, x0, #0xa0
  402428:	bl	401660 <gettext@plt>
  40242c:	mov	x1, x0
  402430:	ldr	x0, [sp, #792]
  402434:	mov	x2, x0
  402438:	mov	x0, x19
  40243c:	bl	401670 <fprintf@plt>
  402440:	adrp	x0, 418000 <ferror@plt+0x16950>
  402444:	add	x0, x0, #0x1f0
  402448:	ldr	x19, [x0]
  40244c:	adrp	x0, 406000 <ferror@plt+0x4950>
  402450:	add	x0, x0, #0xb0
  402454:	bl	401660 <gettext@plt>
  402458:	mov	x21, x0
  40245c:	ldr	w0, [sp, #284]
  402460:	bl	40189c <ferror@plt+0x1ec>
  402464:	sub	w20, w0, #0x1
  402468:	ldr	w0, [sp, #288]
  40246c:	bl	40189c <ferror@plt+0x1ec>
  402470:	mov	w3, w0
  402474:	mov	w2, w20
  402478:	mov	x1, x21
  40247c:	mov	x0, x19
  402480:	bl	401670 <fprintf@plt>
  402484:	add	x0, sp, #0x118
  402488:	mov	x2, #0x200                 	// #512
  40248c:	mov	x1, x0
  402490:	ldr	w0, [sp, #836]
  402494:	bl	4014e0 <write@plt>
  402498:	cmp	x0, #0x200
  40249c:	b.eq	4024b8 <ferror@plt+0xe08>  // b.none
  4024a0:	adrp	x0, 406000 <ferror@plt+0x4950>
  4024a4:	add	x0, x0, #0xd0
  4024a8:	bl	401660 <gettext@plt>
  4024ac:	mov	x1, x0
  4024b0:	mov	w0, #0x1                   	// #1
  4024b4:	bl	401680 <err@plt>
  4024b8:	add	x0, sp, #0xd8
  4024bc:	mov	x2, #0x40                  	// #64
  4024c0:	mov	w1, #0x0                   	// #0
  4024c4:	bl	4014a0 <memset@plt>
  4024c8:	mov	w0, #0x2                   	// #2
  4024cc:	bl	401888 <ferror@plt+0x1d8>
  4024d0:	and	w0, w0, #0xffff
  4024d4:	strh	w0, [sp, #216]
  4024d8:	ldr	x0, [sp, #816]
  4024dc:	add	w0, w0, #0x1
  4024e0:	str	w0, [sp, #804]
  4024e4:	ldr	w0, [sp, #804]
  4024e8:	bl	40189c <ferror@plt+0x1ec>
  4024ec:	str	w0, [sp, #220]
  4024f0:	ldr	x0, [sp, #872]
  4024f4:	lsl	x0, x0, #4
  4024f8:	sub	x0, x0, #0x1
  4024fc:	lsr	x0, x0, #9
  402500:	mov	w1, w0
  402504:	ldr	w0, [sp, #804]
  402508:	add	w0, w1, w0
  40250c:	bl	40189c <ferror@plt+0x1ec>
  402510:	str	w0, [sp, #224]
  402514:	ldr	w0, [sp, #804]
  402518:	lsl	w0, w0, #9
  40251c:	add	w0, w0, #0x1f
  402520:	bl	40189c <ferror@plt+0x1ec>
  402524:	str	w0, [sp, #228]
  402528:	mov	w0, #0x2                   	// #2
  40252c:	bl	40189c <ferror@plt+0x1ec>
  402530:	str	w0, [sp, #232]
  402534:	mov	w0, #0x41ed                	// #16877
  402538:	bl	40189c <ferror@plt+0x1ec>
  40253c:	str	w0, [sp, #236]
  402540:	mov	w0, #0x0                   	// #0
  402544:	bl	40189c <ferror@plt+0x1ec>
  402548:	str	w0, [sp, #240]
  40254c:	mov	w0, #0x1                   	// #1
  402550:	bl	40189c <ferror@plt+0x1ec>
  402554:	str	w0, [sp, #244]
  402558:	mov	w0, #0x2                   	// #2
  40255c:	str	w0, [sp, #248]
  402560:	add	x0, sp, #0x40
  402564:	bl	401430 <time@plt>
  402568:	ldr	x0, [sp, #64]
  40256c:	bl	40189c <ferror@plt+0x1ec>
  402570:	str	w0, [sp, #252]
  402574:	ldr	x0, [sp, #64]
  402578:	bl	40189c <ferror@plt+0x1ec>
  40257c:	str	w0, [sp, #256]
  402580:	ldr	x0, [sp, #64]
  402584:	bl	40189c <ferror@plt+0x1ec>
  402588:	str	w0, [sp, #260]
  40258c:	add	x0, sp, #0xd8
  402590:	mov	x2, #0x40                  	// #64
  402594:	mov	x1, x0
  402598:	ldr	w0, [sp, #836]
  40259c:	bl	4014e0 <write@plt>
  4025a0:	cmp	x0, #0x40
  4025a4:	b.eq	4025c0 <ferror@plt+0xf10>  // b.none
  4025a8:	adrp	x0, 406000 <ferror@plt+0x4950>
  4025ac:	add	x0, x0, #0xf0
  4025b0:	bl	401660 <gettext@plt>
  4025b4:	mov	x1, x0
  4025b8:	mov	w0, #0x1                   	// #1
  4025bc:	bl	401680 <err@plt>
  4025c0:	add	x0, sp, #0xd8
  4025c4:	mov	x2, #0x40                  	// #64
  4025c8:	mov	w1, #0x0                   	// #0
  4025cc:	bl	4014a0 <memset@plt>
  4025d0:	mov	w0, #0x1                   	// #1
  4025d4:	str	w0, [sp, #856]
  4025d8:	b	40261c <ferror@plt+0xf6c>
  4025dc:	add	x0, sp, #0xd8
  4025e0:	mov	x2, #0x40                  	// #64
  4025e4:	mov	x1, x0
  4025e8:	ldr	w0, [sp, #836]
  4025ec:	bl	4014e0 <write@plt>
  4025f0:	cmp	x0, #0x40
  4025f4:	b.eq	402610 <ferror@plt+0xf60>  // b.none
  4025f8:	adrp	x0, 406000 <ferror@plt+0x4950>
  4025fc:	add	x0, x0, #0x110
  402600:	bl	401660 <gettext@plt>
  402604:	mov	x1, x0
  402608:	mov	w0, #0x1                   	// #1
  40260c:	bl	401680 <err@plt>
  402610:	ldr	w0, [sp, #856]
  402614:	add	w0, w0, #0x1
  402618:	str	w0, [sp, #856]
  40261c:	ldrsw	x0, [sp, #856]
  402620:	ldr	x1, [sp, #872]
  402624:	cmp	x1, x0
  402628:	b.gt	4025dc <ferror@plt+0xf2c>
  40262c:	ldr	x0, [sp, #816]
  402630:	add	x0, x0, #0x1
  402634:	lsl	x0, x0, #9
  402638:	mov	w2, #0x0                   	// #0
  40263c:	mov	x1, x0
  402640:	ldr	w0, [sp, #836]
  402644:	bl	4013e0 <lseek@plt>
  402648:	cmn	x0, #0x1
  40264c:	b.ne	402668 <ferror@plt+0xfb8>  // b.any
  402650:	adrp	x0, 406000 <ferror@plt+0x4950>
  402654:	add	x0, x0, #0x128
  402658:	bl	401660 <gettext@plt>
  40265c:	mov	x1, x0
  402660:	mov	w0, #0x1                   	// #1
  402664:	bl	401680 <err@plt>
  402668:	add	x0, sp, #0xc8
  40266c:	mov	x2, #0x10                  	// #16
  402670:	mov	w1, #0x0                   	// #0
  402674:	bl	4014a0 <memset@plt>
  402678:	mov	w0, #0x2                   	// #2
  40267c:	bl	401888 <ferror@plt+0x1d8>
  402680:	and	w0, w0, #0xffff
  402684:	strh	w0, [sp, #200]
  402688:	mov	w0, #0x2e                  	// #46
  40268c:	strb	w0, [sp, #202]
  402690:	add	x0, sp, #0xc8
  402694:	mov	x2, #0x10                  	// #16
  402698:	mov	x1, x0
  40269c:	ldr	w0, [sp, #836]
  4026a0:	bl	4014e0 <write@plt>
  4026a4:	cmp	x0, #0x10
  4026a8:	b.eq	4026c4 <ferror@plt+0x1014>  // b.none
  4026ac:	adrp	x0, 406000 <ferror@plt+0x4950>
  4026b0:	add	x0, x0, #0x138
  4026b4:	bl	401660 <gettext@plt>
  4026b8:	mov	x1, x0
  4026bc:	mov	w0, #0x1                   	// #1
  4026c0:	bl	401680 <err@plt>
  4026c4:	add	x0, sp, #0xc8
  4026c8:	add	x3, x0, #0x2
  4026cc:	mov	x2, #0x2                   	// #2
  4026d0:	adrp	x0, 406000 <ferror@plt+0x4950>
  4026d4:	add	x1, x0, #0x150
  4026d8:	mov	x0, x3
  4026dc:	bl	401330 <memcpy@plt>
  4026e0:	add	x0, sp, #0xc8
  4026e4:	mov	x2, #0x10                  	// #16
  4026e8:	mov	x1, x0
  4026ec:	ldr	w0, [sp, #836]
  4026f0:	bl	4014e0 <write@plt>
  4026f4:	cmp	x0, #0x10
  4026f8:	b.eq	402714 <ferror@plt+0x1064>  // b.none
  4026fc:	adrp	x0, 406000 <ferror@plt+0x4950>
  402700:	add	x0, x0, #0x158
  402704:	bl	401660 <gettext@plt>
  402708:	mov	x1, x0
  40270c:	mov	w0, #0x1                   	// #1
  402710:	bl	401680 <err@plt>
  402714:	ldr	w0, [sp, #836]
  402718:	bl	401a14 <ferror@plt+0x364>
  40271c:	cmp	w0, #0x0
  402720:	b.eq	402740 <ferror@plt+0x1090>  // b.none
  402724:	adrp	x0, 406000 <ferror@plt+0x4950>
  402728:	add	x0, x0, #0x170
  40272c:	bl	401660 <gettext@plt>
  402730:	ldr	x2, [sp, #840]
  402734:	mov	x1, x0
  402738:	mov	w0, #0x1                   	// #1
  40273c:	bl	401680 <err@plt>
  402740:	mov	w0, #0x0                   	// #0
  402744:	ldp	x19, x20, [sp, #16]
  402748:	ldr	x21, [sp, #32]
  40274c:	ldp	x29, x30, [sp]
  402750:	add	sp, sp, #0x380
  402754:	ret
  402758:	stp	x29, x30, [sp, #-160]!
  40275c:	mov	x29, sp
  402760:	str	w0, [sp, #28]
  402764:	str	x1, [sp, #16]
  402768:	add	x0, sp, #0x20
  40276c:	mov	x1, x0
  402770:	ldr	w0, [sp, #28]
  402774:	bl	405b88 <ferror@plt+0x44d8>
  402778:	cmp	w0, #0x0
  40277c:	b.ge	402788 <ferror@plt+0x10d8>  // b.tcont
  402780:	mov	w0, #0x0                   	// #0
  402784:	b	4027bc <ferror@plt+0x110c>
  402788:	ldr	x1, [sp, #32]
  40278c:	ldr	x0, [sp, #16]
  402790:	ldr	x0, [x0]
  402794:	cmp	x1, x0
  402798:	b.ne	4027b0 <ferror@plt+0x1100>  // b.any
  40279c:	ldr	x1, [sp, #40]
  4027a0:	ldr	x0, [sp, #16]
  4027a4:	ldr	x0, [x0, #8]
  4027a8:	cmp	x1, x0
  4027ac:	b.eq	4027b8 <ferror@plt+0x1108>  // b.none
  4027b0:	mov	w0, #0x0                   	// #0
  4027b4:	b	4027bc <ferror@plt+0x110c>
  4027b8:	mov	w0, #0x1                   	// #1
  4027bc:	ldp	x29, x30, [sp], #160
  4027c0:	ret
  4027c4:	stp	x29, x30, [sp, #-48]!
  4027c8:	mov	x29, sp
  4027cc:	str	w0, [sp, #28]
  4027d0:	str	x1, [sp, #16]
  4027d4:	mov	w2, #0x0                   	// #0
  4027d8:	ldr	x1, [sp, #16]
  4027dc:	ldr	w0, [sp, #28]
  4027e0:	bl	4013e0 <lseek@plt>
  4027e4:	cmp	x0, #0x0
  4027e8:	b.ge	4027f4 <ferror@plt+0x1144>  // b.tcont
  4027ec:	mov	x0, #0x0                   	// #0
  4027f0:	b	40281c <ferror@plt+0x116c>
  4027f4:	add	x0, sp, #0x2f
  4027f8:	mov	x2, #0x1                   	// #1
  4027fc:	mov	x1, x0
  402800:	ldr	w0, [sp, #28]
  402804:	bl	4015e0 <read@plt>
  402808:	cmp	x0, #0x0
  40280c:	b.gt	402818 <ferror@plt+0x1168>
  402810:	mov	x0, #0x0                   	// #0
  402814:	b	40281c <ferror@plt+0x116c>
  402818:	mov	x0, #0x1                   	// #1
  40281c:	ldp	x29, x30, [sp], #48
  402820:	ret
  402824:	stp	x29, x30, [sp, #-160]!
  402828:	mov	x29, sp
  40282c:	str	w0, [sp, #28]
  402830:	add	x0, sp, #0x20
  402834:	mov	x1, x0
  402838:	ldr	w0, [sp, #28]
  40283c:	bl	405b88 <ferror@plt+0x44d8>
  402840:	cmp	w0, #0x0
  402844:	b.ne	402860 <ferror@plt+0x11b0>  // b.any
  402848:	ldr	w0, [sp, #48]
  40284c:	and	w0, w0, #0xf000
  402850:	cmp	w0, #0x6, lsl #12
  402854:	b.ne	402860 <ferror@plt+0x11b0>  // b.any
  402858:	mov	w0, #0x1                   	// #1
  40285c:	b	402864 <ferror@plt+0x11b4>
  402860:	mov	w0, #0x0                   	// #0
  402864:	ldp	x29, x30, [sp], #160
  402868:	ret
  40286c:	stp	x29, x30, [sp, #-64]!
  402870:	mov	x29, sp
  402874:	str	w0, [sp, #28]
  402878:	str	xzr, [sp, #48]
  40287c:	mov	x0, #0x400                 	// #1024
  402880:	str	x0, [sp, #56]
  402884:	b	4028cc <ferror@plt+0x121c>
  402888:	ldr	x0, [sp, #56]
  40288c:	cmn	x0, #0x1
  402890:	b.ne	40289c <ferror@plt+0x11ec>  // b.any
  402894:	mov	x0, #0xffffffffffffffff    	// #-1
  402898:	b	402950 <ferror@plt+0x12a0>
  40289c:	ldr	x0, [sp, #56]
  4028a0:	str	x0, [sp, #48]
  4028a4:	ldr	x1, [sp, #56]
  4028a8:	mov	x0, #0x7ffffffffffffffe    	// #9223372036854775806
  4028ac:	cmp	x1, x0
  4028b0:	b.ls	4028c0 <ferror@plt+0x1210>  // b.plast
  4028b4:	mov	x0, #0xffffffffffffffff    	// #-1
  4028b8:	str	x0, [sp, #56]
  4028bc:	b	4028cc <ferror@plt+0x121c>
  4028c0:	ldr	x0, [sp, #56]
  4028c4:	lsl	x0, x0, #1
  4028c8:	str	x0, [sp, #56]
  4028cc:	ldr	x0, [sp, #56]
  4028d0:	mov	x1, x0
  4028d4:	ldr	w0, [sp, #28]
  4028d8:	bl	4027c4 <ferror@plt+0x1114>
  4028dc:	cmp	x0, #0x0
  4028e0:	b.ne	402888 <ferror@plt+0x11d8>  // b.any
  4028e4:	b	402928 <ferror@plt+0x1278>
  4028e8:	ldr	x1, [sp, #48]
  4028ec:	ldr	x0, [sp, #56]
  4028f0:	add	x0, x1, x0
  4028f4:	lsr	x0, x0, #1
  4028f8:	str	x0, [sp, #40]
  4028fc:	ldr	x0, [sp, #40]
  402900:	mov	x1, x0
  402904:	ldr	w0, [sp, #28]
  402908:	bl	4027c4 <ferror@plt+0x1114>
  40290c:	cmp	x0, #0x0
  402910:	b.eq	402920 <ferror@plt+0x1270>  // b.none
  402914:	ldr	x0, [sp, #40]
  402918:	str	x0, [sp, #48]
  40291c:	b	402928 <ferror@plt+0x1278>
  402920:	ldr	x0, [sp, #40]
  402924:	str	x0, [sp, #56]
  402928:	ldr	x0, [sp, #56]
  40292c:	sub	x0, x0, #0x1
  402930:	ldr	x1, [sp, #48]
  402934:	cmp	x1, x0
  402938:	b.cc	4028e8 <ferror@plt+0x1238>  // b.lo, b.ul, b.last
  40293c:	mov	x1, #0x0                   	// #0
  402940:	ldr	w0, [sp, #28]
  402944:	bl	4027c4 <ferror@plt+0x1114>
  402948:	ldr	x0, [sp, #48]
  40294c:	add	x0, x0, #0x1
  402950:	ldp	x29, x30, [sp], #64
  402954:	ret
  402958:	stp	x29, x30, [sp, #-176]!
  40295c:	mov	x29, sp
  402960:	str	w0, [sp, #28]
  402964:	str	x1, [sp, #16]
  402968:	ldr	x2, [sp, #16]
  40296c:	mov	x1, #0x1272                	// #4722
  402970:	movk	x1, #0x8008, lsl #16
  402974:	ldr	w0, [sp, #28]
  402978:	bl	401690 <ioctl@plt>
  40297c:	cmp	w0, #0x0
  402980:	b.lt	40298c <ferror@plt+0x12dc>  // b.tstop
  402984:	mov	w0, #0x0                   	// #0
  402988:	b	402a6c <ferror@plt+0x13bc>
  40298c:	add	x0, sp, #0xa8
  402990:	mov	x2, x0
  402994:	mov	x1, #0x1260                	// #4704
  402998:	ldr	w0, [sp, #28]
  40299c:	bl	401690 <ioctl@plt>
  4029a0:	cmp	w0, #0x0
  4029a4:	b.lt	4029c0 <ferror@plt+0x1310>  // b.tstop
  4029a8:	ldr	x0, [sp, #168]
  4029ac:	lsl	x1, x0, #9
  4029b0:	ldr	x0, [sp, #16]
  4029b4:	str	x1, [x0]
  4029b8:	mov	w0, #0x0                   	// #0
  4029bc:	b	402a6c <ferror@plt+0x13bc>
  4029c0:	add	x0, sp, #0x28
  4029c4:	mov	x2, x0
  4029c8:	mov	x1, #0x204                 	// #516
  4029cc:	movk	x1, #0x8020, lsl #16
  4029d0:	ldr	w0, [sp, #28]
  4029d4:	bl	401690 <ioctl@plt>
  4029d8:	cmp	w0, #0x0
  4029dc:	b.lt	4029fc <ferror@plt+0x134c>  // b.tstop
  4029e0:	ldr	w0, [sp, #40]
  4029e4:	mov	w0, w0
  4029e8:	lsl	x1, x0, #9
  4029ec:	ldr	x0, [sp, #16]
  4029f0:	str	x1, [x0]
  4029f4:	mov	w0, #0x0                   	// #0
  4029f8:	b	402a6c <ferror@plt+0x13bc>
  4029fc:	add	x0, sp, #0x28
  402a00:	mov	x1, x0
  402a04:	ldr	w0, [sp, #28]
  402a08:	bl	405b88 <ferror@plt+0x44d8>
  402a0c:	cmp	w0, #0x0
  402a10:	b.ne	402a3c <ferror@plt+0x138c>  // b.any
  402a14:	ldr	w0, [sp, #56]
  402a18:	and	w0, w0, #0xf000
  402a1c:	cmp	w0, #0x8, lsl #12
  402a20:	b.ne	402a3c <ferror@plt+0x138c>  // b.any
  402a24:	ldr	x0, [sp, #88]
  402a28:	mov	x1, x0
  402a2c:	ldr	x0, [sp, #16]
  402a30:	str	x1, [x0]
  402a34:	mov	w0, #0x0                   	// #0
  402a38:	b	402a6c <ferror@plt+0x13bc>
  402a3c:	ldr	w0, [sp, #56]
  402a40:	and	w0, w0, #0xf000
  402a44:	cmp	w0, #0x6, lsl #12
  402a48:	b.eq	402a54 <ferror@plt+0x13a4>  // b.none
  402a4c:	mov	w0, #0xffffffff            	// #-1
  402a50:	b	402a6c <ferror@plt+0x13bc>
  402a54:	ldr	w0, [sp, #28]
  402a58:	bl	40286c <ferror@plt+0x11bc>
  402a5c:	mov	x1, x0
  402a60:	ldr	x0, [sp, #16]
  402a64:	str	x1, [x0]
  402a68:	mov	w0, #0x0                   	// #0
  402a6c:	ldp	x29, x30, [sp], #176
  402a70:	ret
  402a74:	stp	x29, x30, [sp, #-48]!
  402a78:	mov	x29, sp
  402a7c:	str	w0, [sp, #28]
  402a80:	str	x1, [sp, #16]
  402a84:	add	x0, sp, #0x28
  402a88:	mov	x1, x0
  402a8c:	ldr	w0, [sp, #28]
  402a90:	bl	402958 <ferror@plt+0x12a8>
  402a94:	cmp	w0, #0x0
  402a98:	b.ne	402ab4 <ferror@plt+0x1404>  // b.any
  402a9c:	ldr	x0, [sp, #40]
  402aa0:	lsr	x1, x0, #9
  402aa4:	ldr	x0, [sp, #16]
  402aa8:	str	x1, [x0]
  402aac:	mov	w0, #0x0                   	// #0
  402ab0:	b	402ab8 <ferror@plt+0x1408>
  402ab4:	mov	w0, #0xffffffff            	// #-1
  402ab8:	ldp	x29, x30, [sp], #48
  402abc:	ret
  402ac0:	stp	x29, x30, [sp, #-32]!
  402ac4:	mov	x29, sp
  402ac8:	str	w0, [sp, #28]
  402acc:	str	x1, [sp, #16]
  402ad0:	ldr	x2, [sp, #16]
  402ad4:	mov	x1, #0x1268                	// #4712
  402ad8:	ldr	w0, [sp, #28]
  402adc:	bl	401690 <ioctl@plt>
  402ae0:	cmp	w0, #0x0
  402ae4:	b.lt	402af0 <ferror@plt+0x1440>  // b.tstop
  402ae8:	mov	w0, #0x0                   	// #0
  402aec:	b	402af4 <ferror@plt+0x1444>
  402af0:	mov	w0, #0xffffffff            	// #-1
  402af4:	ldp	x29, x30, [sp], #32
  402af8:	ret
  402afc:	stp	x29, x30, [sp, #-32]!
  402b00:	mov	x29, sp
  402b04:	str	w0, [sp, #28]
  402b08:	str	x1, [sp, #16]
  402b0c:	add	x0, sp, #0x10
  402b10:	mov	x2, x0
  402b14:	mov	x1, #0x127b                	// #4731
  402b18:	ldr	w0, [sp, #28]
  402b1c:	bl	401690 <ioctl@plt>
  402b20:	cmp	w0, #0x0
  402b24:	b.lt	402b30 <ferror@plt+0x1480>  // b.tstop
  402b28:	mov	w0, #0x0                   	// #0
  402b2c:	b	402b34 <ferror@plt+0x1484>
  402b30:	mov	w0, #0xffffffff            	// #-1
  402b34:	ldp	x29, x30, [sp], #32
  402b38:	ret
  402b3c:	stp	x29, x30, [sp, #-48]!
  402b40:	mov	x29, sp
  402b44:	str	w0, [sp, #28]
  402b48:	add	x0, sp, #0x2c
  402b4c:	mov	x2, x0
  402b50:	mov	x1, #0x127a                	// #4730
  402b54:	ldr	w0, [sp, #28]
  402b58:	bl	401690 <ioctl@plt>
  402b5c:	cmp	w0, #0x0
  402b60:	b.ge	402b6c <ferror@plt+0x14bc>  // b.tcont
  402b64:	mov	w0, #0x0                   	// #0
  402b68:	b	402b7c <ferror@plt+0x14cc>
  402b6c:	ldr	w0, [sp, #44]
  402b70:	cmp	w0, #0x0
  402b74:	cset	w0, ne  // ne = any
  402b78:	and	w0, w0, #0xff
  402b7c:	ldp	x29, x30, [sp], #48
  402b80:	ret
  402b84:	stp	x29, x30, [sp, #-64]!
  402b88:	mov	x29, sp
  402b8c:	str	x0, [sp, #40]
  402b90:	str	x1, [sp, #32]
  402b94:	str	w2, [sp, #28]
  402b98:	ldr	x0, [sp, #40]
  402b9c:	ldr	w0, [x0, #16]
  402ba0:	and	w0, w0, #0xf000
  402ba4:	cmp	w0, #0x6, lsl #12
  402ba8:	b.ne	402bc8 <ferror@plt+0x1518>  // b.any
  402bac:	ldr	w0, [sp, #28]
  402bb0:	orr	w0, w0, #0x80
  402bb4:	mov	w1, w0
  402bb8:	ldr	x0, [sp, #32]
  402bbc:	bl	401450 <open@plt>
  402bc0:	str	w0, [sp, #60]
  402bc4:	b	402bd8 <ferror@plt+0x1528>
  402bc8:	ldr	w1, [sp, #28]
  402bcc:	ldr	x0, [sp, #32]
  402bd0:	bl	401450 <open@plt>
  402bd4:	str	w0, [sp, #60]
  402bd8:	ldr	w0, [sp, #60]
  402bdc:	cmp	w0, #0x0
  402be0:	b.lt	402c18 <ferror@plt+0x1568>  // b.tstop
  402be4:	ldr	x1, [sp, #40]
  402be8:	ldr	w0, [sp, #60]
  402bec:	bl	402758 <ferror@plt+0x10a8>
  402bf0:	cmp	w0, #0x0
  402bf4:	b.ne	402c18 <ferror@plt+0x1568>  // b.any
  402bf8:	ldr	w0, [sp, #60]
  402bfc:	bl	4014c0 <close@plt>
  402c00:	bl	401640 <__errno_location@plt>
  402c04:	mov	x1, x0
  402c08:	mov	w0, #0x4d                  	// #77
  402c0c:	str	w0, [x1]
  402c10:	mov	w0, #0xffffffff            	// #-1
  402c14:	b	402c60 <ferror@plt+0x15b0>
  402c18:	ldr	w0, [sp, #60]
  402c1c:	cmp	w0, #0x0
  402c20:	b.lt	402c5c <ferror@plt+0x15ac>  // b.tstop
  402c24:	ldr	x0, [sp, #40]
  402c28:	ldr	w0, [x0, #16]
  402c2c:	and	w0, w0, #0xf000
  402c30:	cmp	w0, #0x6, lsl #12
  402c34:	b.ne	402c5c <ferror@plt+0x15ac>  // b.any
  402c38:	ldr	w0, [sp, #60]
  402c3c:	bl	402b3c <ferror@plt+0x148c>
  402c40:	cmp	w0, #0x0
  402c44:	b.eq	402c5c <ferror@plt+0x15ac>  // b.none
  402c48:	adrp	x0, 406000 <ferror@plt+0x4950>
  402c4c:	add	x0, x0, #0x2a0
  402c50:	bl	401660 <gettext@plt>
  402c54:	ldr	x1, [sp, #32]
  402c58:	bl	4015d0 <warnx@plt>
  402c5c:	ldr	w0, [sp, #60]
  402c60:	ldp	x29, x30, [sp], #64
  402c64:	ret
  402c68:	stp	x29, x30, [sp, #-48]!
  402c6c:	mov	x29, sp
  402c70:	str	w0, [sp, #28]
  402c74:	mov	x2, #0x0                   	// #0
  402c78:	mov	x1, #0x5331                	// #21297
  402c7c:	ldr	w0, [sp, #28]
  402c80:	bl	401690 <ioctl@plt>
  402c84:	str	w0, [sp, #44]
  402c88:	ldr	w0, [sp, #44]
  402c8c:	cmp	w0, #0x0
  402c90:	b.ge	402c9c <ferror@plt+0x15ec>  // b.tcont
  402c94:	mov	w0, #0x0                   	// #0
  402c98:	b	402ca0 <ferror@plt+0x15f0>
  402c9c:	ldr	w0, [sp, #44]
  402ca0:	ldp	x29, x30, [sp], #48
  402ca4:	ret
  402ca8:	stp	x29, x30, [sp, #-64]!
  402cac:	mov	x29, sp
  402cb0:	str	w0, [sp, #44]
  402cb4:	str	x1, [sp, #32]
  402cb8:	str	x2, [sp, #24]
  402cbc:	add	x0, sp, #0x30
  402cc0:	mov	x2, x0
  402cc4:	mov	x1, #0x301                 	// #769
  402cc8:	ldr	w0, [sp, #44]
  402ccc:	bl	401690 <ioctl@plt>
  402cd0:	cmp	w0, #0x0
  402cd4:	b.ne	402d00 <ferror@plt+0x1650>  // b.any
  402cd8:	ldrb	w0, [sp, #48]
  402cdc:	mov	w1, w0
  402ce0:	ldr	x0, [sp, #32]
  402ce4:	str	w1, [x0]
  402ce8:	ldrb	w0, [sp, #49]
  402cec:	mov	w1, w0
  402cf0:	ldr	x0, [sp, #24]
  402cf4:	str	w1, [x0]
  402cf8:	mov	w0, #0x0                   	// #0
  402cfc:	b	402d04 <ferror@plt+0x1654>
  402d00:	mov	w0, #0xffffffff            	// #-1
  402d04:	ldp	x29, x30, [sp], #64
  402d08:	ret
  402d0c:	sub	sp, sp, #0x10
  402d10:	str	w0, [sp, #12]
  402d14:	ldr	w0, [sp, #12]
  402d18:	cmp	w0, #0x7f
  402d1c:	b.eq	402f10 <ferror@plt+0x1860>  // b.none
  402d20:	ldr	w0, [sp, #12]
  402d24:	cmp	w0, #0x7f
  402d28:	b.gt	402f1c <ferror@plt+0x186c>
  402d2c:	ldr	w0, [sp, #12]
  402d30:	cmp	w0, #0x11
  402d34:	b.eq	402f04 <ferror@plt+0x1854>  // b.none
  402d38:	ldr	w0, [sp, #12]
  402d3c:	cmp	w0, #0x11
  402d40:	b.gt	402f1c <ferror@plt+0x186c>
  402d44:	ldr	w0, [sp, #12]
  402d48:	cmp	w0, #0xe
  402d4c:	b.eq	402ef8 <ferror@plt+0x1848>  // b.none
  402d50:	ldr	w0, [sp, #12]
  402d54:	cmp	w0, #0xe
  402d58:	b.gt	402f1c <ferror@plt+0x186c>
  402d5c:	ldr	w0, [sp, #12]
  402d60:	cmp	w0, #0xd
  402d64:	b.eq	402eec <ferror@plt+0x183c>  // b.none
  402d68:	ldr	w0, [sp, #12]
  402d6c:	cmp	w0, #0xd
  402d70:	b.gt	402f1c <ferror@plt+0x186c>
  402d74:	ldr	w0, [sp, #12]
  402d78:	cmp	w0, #0xc
  402d7c:	b.eq	402ee0 <ferror@plt+0x1830>  // b.none
  402d80:	ldr	w0, [sp, #12]
  402d84:	cmp	w0, #0xc
  402d88:	b.gt	402f1c <ferror@plt+0x186c>
  402d8c:	ldr	w0, [sp, #12]
  402d90:	cmp	w0, #0x9
  402d94:	b.eq	402ed4 <ferror@plt+0x1824>  // b.none
  402d98:	ldr	w0, [sp, #12]
  402d9c:	cmp	w0, #0x9
  402da0:	b.gt	402f1c <ferror@plt+0x186c>
  402da4:	ldr	w0, [sp, #12]
  402da8:	cmp	w0, #0x8
  402dac:	b.eq	402ec8 <ferror@plt+0x1818>  // b.none
  402db0:	ldr	w0, [sp, #12]
  402db4:	cmp	w0, #0x8
  402db8:	b.gt	402f1c <ferror@plt+0x186c>
  402dbc:	ldr	w0, [sp, #12]
  402dc0:	cmp	w0, #0x7
  402dc4:	b.eq	402ebc <ferror@plt+0x180c>  // b.none
  402dc8:	ldr	w0, [sp, #12]
  402dcc:	cmp	w0, #0x7
  402dd0:	b.gt	402f1c <ferror@plt+0x186c>
  402dd4:	ldr	w0, [sp, #12]
  402dd8:	cmp	w0, #0x6
  402ddc:	b.eq	402eb0 <ferror@plt+0x1800>  // b.none
  402de0:	ldr	w0, [sp, #12]
  402de4:	cmp	w0, #0x6
  402de8:	b.gt	402f1c <ferror@plt+0x186c>
  402dec:	ldr	w0, [sp, #12]
  402df0:	cmp	w0, #0x5
  402df4:	b.eq	402ea4 <ferror@plt+0x17f4>  // b.none
  402df8:	ldr	w0, [sp, #12]
  402dfc:	cmp	w0, #0x5
  402e00:	b.gt	402f1c <ferror@plt+0x186c>
  402e04:	ldr	w0, [sp, #12]
  402e08:	cmp	w0, #0x4
  402e0c:	b.eq	402e98 <ferror@plt+0x17e8>  // b.none
  402e10:	ldr	w0, [sp, #12]
  402e14:	cmp	w0, #0x4
  402e18:	b.gt	402f1c <ferror@plt+0x186c>
  402e1c:	ldr	w0, [sp, #12]
  402e20:	cmp	w0, #0x3
  402e24:	b.eq	402e8c <ferror@plt+0x17dc>  // b.none
  402e28:	ldr	w0, [sp, #12]
  402e2c:	cmp	w0, #0x3
  402e30:	b.gt	402f1c <ferror@plt+0x186c>
  402e34:	ldr	w0, [sp, #12]
  402e38:	cmp	w0, #0x2
  402e3c:	b.eq	402e80 <ferror@plt+0x17d0>  // b.none
  402e40:	ldr	w0, [sp, #12]
  402e44:	cmp	w0, #0x2
  402e48:	b.gt	402f1c <ferror@plt+0x186c>
  402e4c:	ldr	w0, [sp, #12]
  402e50:	cmp	w0, #0x0
  402e54:	b.eq	402e68 <ferror@plt+0x17b8>  // b.none
  402e58:	ldr	w0, [sp, #12]
  402e5c:	cmp	w0, #0x1
  402e60:	b.eq	402e74 <ferror@plt+0x17c4>  // b.none
  402e64:	b	402f1c <ferror@plt+0x186c>
  402e68:	adrp	x0, 406000 <ferror@plt+0x4950>
  402e6c:	add	x0, x0, #0x2c0
  402e70:	b	402f24 <ferror@plt+0x1874>
  402e74:	adrp	x0, 406000 <ferror@plt+0x4950>
  402e78:	add	x0, x0, #0x2c8
  402e7c:	b	402f24 <ferror@plt+0x1874>
  402e80:	adrp	x0, 406000 <ferror@plt+0x4950>
  402e84:	add	x0, x0, #0x2d0
  402e88:	b	402f24 <ferror@plt+0x1874>
  402e8c:	adrp	x0, 406000 <ferror@plt+0x4950>
  402e90:	add	x0, x0, #0x2d8
  402e94:	b	402f24 <ferror@plt+0x1874>
  402e98:	adrp	x0, 406000 <ferror@plt+0x4950>
  402e9c:	add	x0, x0, #0x2e8
  402ea0:	b	402f24 <ferror@plt+0x1874>
  402ea4:	adrp	x0, 406000 <ferror@plt+0x4950>
  402ea8:	add	x0, x0, #0x2f0
  402eac:	b	402f24 <ferror@plt+0x1874>
  402eb0:	adrp	x0, 406000 <ferror@plt+0x4950>
  402eb4:	add	x0, x0, #0x2f8
  402eb8:	b	402f24 <ferror@plt+0x1874>
  402ebc:	adrp	x0, 406000 <ferror@plt+0x4950>
  402ec0:	add	x0, x0, #0x300
  402ec4:	b	402f24 <ferror@plt+0x1874>
  402ec8:	adrp	x0, 406000 <ferror@plt+0x4950>
  402ecc:	add	x0, x0, #0x308
  402ed0:	b	402f24 <ferror@plt+0x1874>
  402ed4:	adrp	x0, 406000 <ferror@plt+0x4950>
  402ed8:	add	x0, x0, #0x310
  402edc:	b	402f24 <ferror@plt+0x1874>
  402ee0:	adrp	x0, 406000 <ferror@plt+0x4950>
  402ee4:	add	x0, x0, #0x318
  402ee8:	b	402f24 <ferror@plt+0x1874>
  402eec:	adrp	x0, 406000 <ferror@plt+0x4950>
  402ef0:	add	x0, x0, #0x320
  402ef4:	b	402f24 <ferror@plt+0x1874>
  402ef8:	adrp	x0, 406000 <ferror@plt+0x4950>
  402efc:	add	x0, x0, #0x330
  402f00:	b	402f24 <ferror@plt+0x1874>
  402f04:	adrp	x0, 406000 <ferror@plt+0x4950>
  402f08:	add	x0, x0, #0x338
  402f0c:	b	402f24 <ferror@plt+0x1874>
  402f10:	adrp	x0, 406000 <ferror@plt+0x4950>
  402f14:	add	x0, x0, #0x340
  402f18:	b	402f24 <ferror@plt+0x1874>
  402f1c:	nop
  402f20:	mov	x0, #0x0                   	// #0
  402f24:	add	sp, sp, #0x10
  402f28:	ret
  402f2c:	sub	sp, sp, #0x10
  402f30:	str	w0, [sp, #12]
  402f34:	adrp	x0, 418000 <ferror@plt+0x16950>
  402f38:	add	x0, x0, #0x1d8
  402f3c:	ldr	w1, [sp, #12]
  402f40:	str	w1, [x0]
  402f44:	nop
  402f48:	add	sp, sp, #0x10
  402f4c:	ret
  402f50:	sub	sp, sp, #0x10
  402f54:	str	x0, [sp, #8]
  402f58:	str	w1, [sp, #4]
  402f5c:	str	w2, [sp]
  402f60:	b	402fb0 <ferror@plt+0x1900>
  402f64:	ldr	x0, [sp, #8]
  402f68:	ldr	x1, [x0]
  402f6c:	ldrsw	x0, [sp, #4]
  402f70:	mov	x2, #0x0                   	// #0
  402f74:	umulh	x0, x1, x0
  402f78:	cmp	x0, #0x0
  402f7c:	b.eq	402f84 <ferror@plt+0x18d4>  // b.none
  402f80:	mov	x2, #0x1                   	// #1
  402f84:	mov	x0, x2
  402f88:	cmp	x0, #0x0
  402f8c:	b.eq	402f98 <ferror@plt+0x18e8>  // b.none
  402f90:	mov	w0, #0xffffffde            	// #-34
  402f94:	b	402fc8 <ferror@plt+0x1918>
  402f98:	ldr	x0, [sp, #8]
  402f9c:	ldr	x1, [x0]
  402fa0:	ldrsw	x0, [sp, #4]
  402fa4:	mul	x1, x1, x0
  402fa8:	ldr	x0, [sp, #8]
  402fac:	str	x1, [x0]
  402fb0:	ldr	w0, [sp]
  402fb4:	sub	w1, w0, #0x1
  402fb8:	str	w1, [sp]
  402fbc:	cmp	w0, #0x0
  402fc0:	b.ne	402f64 <ferror@plt+0x18b4>  // b.any
  402fc4:	mov	w0, #0x0                   	// #0
  402fc8:	add	sp, sp, #0x10
  402fcc:	ret
  402fd0:	stp	x29, x30, [sp, #-192]!
  402fd4:	mov	x29, sp
  402fd8:	str	x0, [sp, #40]
  402fdc:	str	x1, [sp, #32]
  402fe0:	str	x2, [sp, #24]
  402fe4:	str	xzr, [sp, #176]
  402fe8:	mov	w0, #0x400                 	// #1024
  402fec:	str	w0, [sp, #172]
  402ff0:	str	wzr, [sp, #168]
  402ff4:	str	wzr, [sp, #164]
  402ff8:	str	wzr, [sp, #160]
  402ffc:	ldr	x0, [sp, #32]
  403000:	str	xzr, [x0]
  403004:	ldr	x0, [sp, #40]
  403008:	cmp	x0, #0x0
  40300c:	b.eq	403020 <ferror@plt+0x1970>  // b.none
  403010:	ldr	x0, [sp, #40]
  403014:	ldrsb	w0, [x0]
  403018:	cmp	w0, #0x0
  40301c:	b.ne	40302c <ferror@plt+0x197c>  // b.any
  403020:	mov	w0, #0xffffffea            	// #-22
  403024:	str	w0, [sp, #168]
  403028:	b	403614 <ferror@plt+0x1f64>
  40302c:	ldr	x0, [sp, #40]
  403030:	str	x0, [sp, #184]
  403034:	b	403044 <ferror@plt+0x1994>
  403038:	ldr	x0, [sp, #184]
  40303c:	add	x0, x0, #0x1
  403040:	str	x0, [sp, #184]
  403044:	bl	401550 <__ctype_b_loc@plt>
  403048:	ldr	x1, [x0]
  40304c:	ldr	x0, [sp, #184]
  403050:	ldrsb	w0, [x0]
  403054:	and	w0, w0, #0xff
  403058:	and	x0, x0, #0xff
  40305c:	lsl	x0, x0, #1
  403060:	add	x0, x1, x0
  403064:	ldrh	w0, [x0]
  403068:	and	w0, w0, #0x2000
  40306c:	cmp	w0, #0x0
  403070:	b.ne	403038 <ferror@plt+0x1988>  // b.any
  403074:	ldr	x0, [sp, #184]
  403078:	ldrsb	w0, [x0]
  40307c:	cmp	w0, #0x2d
  403080:	b.ne	403090 <ferror@plt+0x19e0>  // b.any
  403084:	mov	w0, #0xffffffea            	// #-22
  403088:	str	w0, [sp, #168]
  40308c:	b	403614 <ferror@plt+0x1f64>
  403090:	bl	401640 <__errno_location@plt>
  403094:	str	wzr, [x0]
  403098:	str	xzr, [sp, #72]
  40309c:	add	x0, sp, #0x48
  4030a0:	mov	w2, #0x0                   	// #0
  4030a4:	mov	x1, x0
  4030a8:	ldr	x0, [sp, #40]
  4030ac:	bl	4014f0 <strtoumax@plt>
  4030b0:	str	x0, [sp, #64]
  4030b4:	ldr	x0, [sp, #72]
  4030b8:	ldr	x1, [sp, #40]
  4030bc:	cmp	x1, x0
  4030c0:	b.eq	4030ec <ferror@plt+0x1a3c>  // b.none
  4030c4:	bl	401640 <__errno_location@plt>
  4030c8:	ldr	w0, [x0]
  4030cc:	cmp	w0, #0x0
  4030d0:	b.eq	403118 <ferror@plt+0x1a68>  // b.none
  4030d4:	ldr	x0, [sp, #64]
  4030d8:	cmn	x0, #0x1
  4030dc:	b.eq	4030ec <ferror@plt+0x1a3c>  // b.none
  4030e0:	ldr	x0, [sp, #64]
  4030e4:	cmp	x0, #0x0
  4030e8:	b.ne	403118 <ferror@plt+0x1a68>  // b.any
  4030ec:	bl	401640 <__errno_location@plt>
  4030f0:	ldr	w0, [x0]
  4030f4:	cmp	w0, #0x0
  4030f8:	b.eq	40310c <ferror@plt+0x1a5c>  // b.none
  4030fc:	bl	401640 <__errno_location@plt>
  403100:	ldr	w0, [x0]
  403104:	neg	w0, w0
  403108:	b	403110 <ferror@plt+0x1a60>
  40310c:	mov	w0, #0xffffffea            	// #-22
  403110:	str	w0, [sp, #168]
  403114:	b	403614 <ferror@plt+0x1f64>
  403118:	ldr	x0, [sp, #72]
  40311c:	cmp	x0, #0x0
  403120:	b.eq	4035fc <ferror@plt+0x1f4c>  // b.none
  403124:	ldr	x0, [sp, #72]
  403128:	ldrsb	w0, [x0]
  40312c:	cmp	w0, #0x0
  403130:	b.eq	4035fc <ferror@plt+0x1f4c>  // b.none
  403134:	ldr	x0, [sp, #72]
  403138:	str	x0, [sp, #184]
  40313c:	ldr	x0, [sp, #184]
  403140:	add	x0, x0, #0x1
  403144:	ldrsb	w0, [x0]
  403148:	cmp	w0, #0x69
  40314c:	b.ne	403198 <ferror@plt+0x1ae8>  // b.any
  403150:	ldr	x0, [sp, #184]
  403154:	add	x0, x0, #0x2
  403158:	ldrsb	w0, [x0]
  40315c:	cmp	w0, #0x42
  403160:	b.eq	403178 <ferror@plt+0x1ac8>  // b.none
  403164:	ldr	x0, [sp, #184]
  403168:	add	x0, x0, #0x2
  40316c:	ldrsb	w0, [x0]
  403170:	cmp	w0, #0x62
  403174:	b.ne	403198 <ferror@plt+0x1ae8>  // b.any
  403178:	ldr	x0, [sp, #184]
  40317c:	add	x0, x0, #0x3
  403180:	ldrsb	w0, [x0]
  403184:	cmp	w0, #0x0
  403188:	b.ne	403198 <ferror@plt+0x1ae8>  // b.any
  40318c:	mov	w0, #0x400                 	// #1024
  403190:	str	w0, [sp, #172]
  403194:	b	4033d0 <ferror@plt+0x1d20>
  403198:	ldr	x0, [sp, #184]
  40319c:	add	x0, x0, #0x1
  4031a0:	ldrsb	w0, [x0]
  4031a4:	cmp	w0, #0x42
  4031a8:	b.eq	4031c0 <ferror@plt+0x1b10>  // b.none
  4031ac:	ldr	x0, [sp, #184]
  4031b0:	add	x0, x0, #0x1
  4031b4:	ldrsb	w0, [x0]
  4031b8:	cmp	w0, #0x62
  4031bc:	b.ne	4031e0 <ferror@plt+0x1b30>  // b.any
  4031c0:	ldr	x0, [sp, #184]
  4031c4:	add	x0, x0, #0x2
  4031c8:	ldrsb	w0, [x0]
  4031cc:	cmp	w0, #0x0
  4031d0:	b.ne	4031e0 <ferror@plt+0x1b30>  // b.any
  4031d4:	mov	w0, #0x3e8                 	// #1000
  4031d8:	str	w0, [sp, #172]
  4031dc:	b	4033d0 <ferror@plt+0x1d20>
  4031e0:	ldr	x0, [sp, #184]
  4031e4:	add	x0, x0, #0x1
  4031e8:	ldrsb	w0, [x0]
  4031ec:	cmp	w0, #0x0
  4031f0:	b.eq	4033d0 <ferror@plt+0x1d20>  // b.none
  4031f4:	bl	401400 <localeconv@plt>
  4031f8:	str	x0, [sp, #128]
  4031fc:	ldr	x0, [sp, #128]
  403200:	cmp	x0, #0x0
  403204:	b.eq	403214 <ferror@plt+0x1b64>  // b.none
  403208:	ldr	x0, [sp, #128]
  40320c:	ldr	x0, [x0]
  403210:	b	403218 <ferror@plt+0x1b68>
  403214:	mov	x0, #0x0                   	// #0
  403218:	str	x0, [sp, #120]
  40321c:	ldr	x0, [sp, #120]
  403220:	cmp	x0, #0x0
  403224:	b.eq	403234 <ferror@plt+0x1b84>  // b.none
  403228:	ldr	x0, [sp, #120]
  40322c:	bl	401360 <strlen@plt>
  403230:	b	403238 <ferror@plt+0x1b88>
  403234:	mov	x0, #0x0                   	// #0
  403238:	str	x0, [sp, #112]
  40323c:	ldr	x0, [sp, #176]
  403240:	cmp	x0, #0x0
  403244:	b.ne	4033c4 <ferror@plt+0x1d14>  // b.any
  403248:	ldr	x0, [sp, #184]
  40324c:	ldrsb	w0, [x0]
  403250:	cmp	w0, #0x0
  403254:	b.eq	4033c4 <ferror@plt+0x1d14>  // b.none
  403258:	ldr	x0, [sp, #120]
  40325c:	cmp	x0, #0x0
  403260:	b.eq	4033c4 <ferror@plt+0x1d14>  // b.none
  403264:	ldr	x2, [sp, #112]
  403268:	ldr	x1, [sp, #184]
  40326c:	ldr	x0, [sp, #120]
  403270:	bl	401460 <strncmp@plt>
  403274:	cmp	w0, #0x0
  403278:	b.ne	4033c4 <ferror@plt+0x1d14>  // b.any
  40327c:	ldr	x1, [sp, #184]
  403280:	ldr	x0, [sp, #112]
  403284:	add	x0, x1, x0
  403288:	str	x0, [sp, #104]
  40328c:	ldr	x0, [sp, #104]
  403290:	str	x0, [sp, #184]
  403294:	b	4032b0 <ferror@plt+0x1c00>
  403298:	ldr	w0, [sp, #160]
  40329c:	add	w0, w0, #0x1
  4032a0:	str	w0, [sp, #160]
  4032a4:	ldr	x0, [sp, #184]
  4032a8:	add	x0, x0, #0x1
  4032ac:	str	x0, [sp, #184]
  4032b0:	ldr	x0, [sp, #184]
  4032b4:	ldrsb	w0, [x0]
  4032b8:	cmp	w0, #0x30
  4032bc:	b.eq	403298 <ferror@plt+0x1be8>  // b.none
  4032c0:	ldr	x0, [sp, #184]
  4032c4:	str	x0, [sp, #104]
  4032c8:	bl	401550 <__ctype_b_loc@plt>
  4032cc:	ldr	x1, [x0]
  4032d0:	ldr	x0, [sp, #104]
  4032d4:	ldrsb	w0, [x0]
  4032d8:	sxtb	x0, w0
  4032dc:	lsl	x0, x0, #1
  4032e0:	add	x0, x1, x0
  4032e4:	ldrh	w0, [x0]
  4032e8:	and	w0, w0, #0x800
  4032ec:	cmp	w0, #0x0
  4032f0:	b.eq	40337c <ferror@plt+0x1ccc>  // b.none
  4032f4:	bl	401640 <__errno_location@plt>
  4032f8:	str	wzr, [x0]
  4032fc:	str	xzr, [sp, #72]
  403300:	add	x0, sp, #0x48
  403304:	mov	w2, #0x0                   	// #0
  403308:	mov	x1, x0
  40330c:	ldr	x0, [sp, #104]
  403310:	bl	4014f0 <strtoumax@plt>
  403314:	str	x0, [sp, #176]
  403318:	ldr	x0, [sp, #72]
  40331c:	ldr	x1, [sp, #104]
  403320:	cmp	x1, x0
  403324:	b.eq	403350 <ferror@plt+0x1ca0>  // b.none
  403328:	bl	401640 <__errno_location@plt>
  40332c:	ldr	w0, [x0]
  403330:	cmp	w0, #0x0
  403334:	b.eq	403384 <ferror@plt+0x1cd4>  // b.none
  403338:	ldr	x0, [sp, #176]
  40333c:	cmn	x0, #0x1
  403340:	b.eq	403350 <ferror@plt+0x1ca0>  // b.none
  403344:	ldr	x0, [sp, #176]
  403348:	cmp	x0, #0x0
  40334c:	b.ne	403384 <ferror@plt+0x1cd4>  // b.any
  403350:	bl	401640 <__errno_location@plt>
  403354:	ldr	w0, [x0]
  403358:	cmp	w0, #0x0
  40335c:	b.eq	403370 <ferror@plt+0x1cc0>  // b.none
  403360:	bl	401640 <__errno_location@plt>
  403364:	ldr	w0, [x0]
  403368:	neg	w0, w0
  40336c:	b	403374 <ferror@plt+0x1cc4>
  403370:	mov	w0, #0xffffffea            	// #-22
  403374:	str	w0, [sp, #168]
  403378:	b	403614 <ferror@plt+0x1f64>
  40337c:	ldr	x0, [sp, #184]
  403380:	str	x0, [sp, #72]
  403384:	ldr	x0, [sp, #176]
  403388:	cmp	x0, #0x0
  40338c:	b.eq	4033b8 <ferror@plt+0x1d08>  // b.none
  403390:	ldr	x0, [sp, #72]
  403394:	cmp	x0, #0x0
  403398:	b.eq	4033ac <ferror@plt+0x1cfc>  // b.none
  40339c:	ldr	x0, [sp, #72]
  4033a0:	ldrsb	w0, [x0]
  4033a4:	cmp	w0, #0x0
  4033a8:	b.ne	4033b8 <ferror@plt+0x1d08>  // b.any
  4033ac:	mov	w0, #0xffffffea            	// #-22
  4033b0:	str	w0, [sp, #168]
  4033b4:	b	403614 <ferror@plt+0x1f64>
  4033b8:	ldr	x0, [sp, #72]
  4033bc:	str	x0, [sp, #184]
  4033c0:	b	40313c <ferror@plt+0x1a8c>
  4033c4:	mov	w0, #0xffffffea            	// #-22
  4033c8:	str	w0, [sp, #168]
  4033cc:	b	403614 <ferror@plt+0x1f64>
  4033d0:	adrp	x0, 418000 <ferror@plt+0x16950>
  4033d4:	add	x0, x0, #0x1e0
  4033d8:	ldr	x2, [x0]
  4033dc:	ldr	x0, [sp, #184]
  4033e0:	ldrsb	w0, [x0]
  4033e4:	mov	w1, w0
  4033e8:	mov	x0, x2
  4033ec:	bl	4015b0 <strchr@plt>
  4033f0:	str	x0, [sp, #96]
  4033f4:	ldr	x0, [sp, #96]
  4033f8:	cmp	x0, #0x0
  4033fc:	b.eq	403420 <ferror@plt+0x1d70>  // b.none
  403400:	adrp	x0, 418000 <ferror@plt+0x16950>
  403404:	add	x0, x0, #0x1e0
  403408:	ldr	x0, [x0]
  40340c:	ldr	x1, [sp, #96]
  403410:	sub	x0, x1, x0
  403414:	add	w0, w0, #0x1
  403418:	str	w0, [sp, #164]
  40341c:	b	40347c <ferror@plt+0x1dcc>
  403420:	adrp	x0, 418000 <ferror@plt+0x16950>
  403424:	add	x0, x0, #0x1e8
  403428:	ldr	x2, [x0]
  40342c:	ldr	x0, [sp, #184]
  403430:	ldrsb	w0, [x0]
  403434:	mov	w1, w0
  403438:	mov	x0, x2
  40343c:	bl	4015b0 <strchr@plt>
  403440:	str	x0, [sp, #96]
  403444:	ldr	x0, [sp, #96]
  403448:	cmp	x0, #0x0
  40344c:	b.eq	403470 <ferror@plt+0x1dc0>  // b.none
  403450:	adrp	x0, 418000 <ferror@plt+0x16950>
  403454:	add	x0, x0, #0x1e8
  403458:	ldr	x0, [x0]
  40345c:	ldr	x1, [sp, #96]
  403460:	sub	x0, x1, x0
  403464:	add	w0, w0, #0x1
  403468:	str	w0, [sp, #164]
  40346c:	b	40347c <ferror@plt+0x1dcc>
  403470:	mov	w0, #0xffffffea            	// #-22
  403474:	str	w0, [sp, #168]
  403478:	b	403614 <ferror@plt+0x1f64>
  40347c:	add	x0, sp, #0x40
  403480:	ldr	w2, [sp, #164]
  403484:	ldr	w1, [sp, #172]
  403488:	bl	402f50 <ferror@plt+0x18a0>
  40348c:	str	w0, [sp, #168]
  403490:	ldr	x0, [sp, #24]
  403494:	cmp	x0, #0x0
  403498:	b.eq	4034a8 <ferror@plt+0x1df8>  // b.none
  40349c:	ldr	x0, [sp, #24]
  4034a0:	ldr	w1, [sp, #164]
  4034a4:	str	w1, [x0]
  4034a8:	ldr	x0, [sp, #176]
  4034ac:	cmp	x0, #0x0
  4034b0:	b.eq	403604 <ferror@plt+0x1f54>  // b.none
  4034b4:	ldr	w0, [sp, #164]
  4034b8:	cmp	w0, #0x0
  4034bc:	b.eq	403604 <ferror@plt+0x1f54>  // b.none
  4034c0:	mov	x0, #0xa                   	// #10
  4034c4:	str	x0, [sp, #144]
  4034c8:	mov	x0, #0x1                   	// #1
  4034cc:	str	x0, [sp, #136]
  4034d0:	mov	x0, #0x1                   	// #1
  4034d4:	str	x0, [sp, #56]
  4034d8:	add	x0, sp, #0x38
  4034dc:	ldr	w2, [sp, #164]
  4034e0:	ldr	w1, [sp, #172]
  4034e4:	bl	402f50 <ferror@plt+0x18a0>
  4034e8:	b	403504 <ferror@plt+0x1e54>
  4034ec:	ldr	x1, [sp, #144]
  4034f0:	mov	x0, x1
  4034f4:	lsl	x0, x0, #2
  4034f8:	add	x0, x0, x1
  4034fc:	lsl	x0, x0, #1
  403500:	str	x0, [sp, #144]
  403504:	ldr	x1, [sp, #144]
  403508:	ldr	x0, [sp, #176]
  40350c:	cmp	x1, x0
  403510:	b.cc	4034ec <ferror@plt+0x1e3c>  // b.lo, b.ul, b.last
  403514:	str	wzr, [sp, #156]
  403518:	b	403540 <ferror@plt+0x1e90>
  40351c:	ldr	x1, [sp, #144]
  403520:	mov	x0, x1
  403524:	lsl	x0, x0, #2
  403528:	add	x0, x0, x1
  40352c:	lsl	x0, x0, #1
  403530:	str	x0, [sp, #144]
  403534:	ldr	w0, [sp, #156]
  403538:	add	w0, w0, #0x1
  40353c:	str	w0, [sp, #156]
  403540:	ldr	w1, [sp, #156]
  403544:	ldr	w0, [sp, #160]
  403548:	cmp	w1, w0
  40354c:	b.lt	40351c <ferror@plt+0x1e6c>  // b.tstop
  403550:	ldr	x2, [sp, #176]
  403554:	mov	x0, #0xcccccccccccccccc    	// #-3689348814741910324
  403558:	movk	x0, #0xcccd
  40355c:	umulh	x0, x2, x0
  403560:	lsr	x1, x0, #3
  403564:	mov	x0, x1
  403568:	lsl	x0, x0, #2
  40356c:	add	x0, x0, x1
  403570:	lsl	x0, x0, #1
  403574:	sub	x1, x2, x0
  403578:	mov	w0, w1
  40357c:	str	w0, [sp, #92]
  403580:	ldr	x1, [sp, #144]
  403584:	ldr	x0, [sp, #136]
  403588:	udiv	x0, x1, x0
  40358c:	str	x0, [sp, #80]
  403590:	ldr	x1, [sp, #176]
  403594:	mov	x0, #0xcccccccccccccccc    	// #-3689348814741910324
  403598:	movk	x0, #0xcccd
  40359c:	umulh	x0, x1, x0
  4035a0:	lsr	x0, x0, #3
  4035a4:	str	x0, [sp, #176]
  4035a8:	ldr	x1, [sp, #136]
  4035ac:	mov	x0, x1
  4035b0:	lsl	x0, x0, #2
  4035b4:	add	x0, x0, x1
  4035b8:	lsl	x0, x0, #1
  4035bc:	str	x0, [sp, #136]
  4035c0:	ldr	w0, [sp, #92]
  4035c4:	cmp	w0, #0x0
  4035c8:	b.eq	4035ec <ferror@plt+0x1f3c>  // b.none
  4035cc:	ldr	x1, [sp, #56]
  4035d0:	ldr	w0, [sp, #92]
  4035d4:	ldr	x2, [sp, #80]
  4035d8:	udiv	x0, x2, x0
  4035dc:	udiv	x1, x1, x0
  4035e0:	ldr	x0, [sp, #64]
  4035e4:	add	x0, x1, x0
  4035e8:	str	x0, [sp, #64]
  4035ec:	ldr	x0, [sp, #176]
  4035f0:	cmp	x0, #0x0
  4035f4:	b.ne	403550 <ferror@plt+0x1ea0>  // b.any
  4035f8:	b	403608 <ferror@plt+0x1f58>
  4035fc:	nop
  403600:	b	403608 <ferror@plt+0x1f58>
  403604:	nop
  403608:	ldr	x1, [sp, #64]
  40360c:	ldr	x0, [sp, #32]
  403610:	str	x1, [x0]
  403614:	ldr	w0, [sp, #168]
  403618:	cmp	w0, #0x0
  40361c:	b.ge	403634 <ferror@plt+0x1f84>  // b.tcont
  403620:	bl	401640 <__errno_location@plt>
  403624:	mov	x1, x0
  403628:	ldr	w0, [sp, #168]
  40362c:	neg	w0, w0
  403630:	str	w0, [x1]
  403634:	ldr	w0, [sp, #168]
  403638:	ldp	x29, x30, [sp], #192
  40363c:	ret
  403640:	stp	x29, x30, [sp, #-32]!
  403644:	mov	x29, sp
  403648:	str	x0, [sp, #24]
  40364c:	str	x1, [sp, #16]
  403650:	mov	x2, #0x0                   	// #0
  403654:	ldr	x1, [sp, #16]
  403658:	ldr	x0, [sp, #24]
  40365c:	bl	402fd0 <ferror@plt+0x1920>
  403660:	ldp	x29, x30, [sp], #32
  403664:	ret
  403668:	stp	x29, x30, [sp, #-48]!
  40366c:	mov	x29, sp
  403670:	str	x0, [sp, #24]
  403674:	str	x1, [sp, #16]
  403678:	ldr	x0, [sp, #24]
  40367c:	str	x0, [sp, #40]
  403680:	b	403690 <ferror@plt+0x1fe0>
  403684:	ldr	x0, [sp, #40]
  403688:	add	x0, x0, #0x1
  40368c:	str	x0, [sp, #40]
  403690:	ldr	x0, [sp, #40]
  403694:	cmp	x0, #0x0
  403698:	b.eq	4036dc <ferror@plt+0x202c>  // b.none
  40369c:	ldr	x0, [sp, #40]
  4036a0:	ldrsb	w0, [x0]
  4036a4:	cmp	w0, #0x0
  4036a8:	b.eq	4036dc <ferror@plt+0x202c>  // b.none
  4036ac:	bl	401550 <__ctype_b_loc@plt>
  4036b0:	ldr	x1, [x0]
  4036b4:	ldr	x0, [sp, #40]
  4036b8:	ldrsb	w0, [x0]
  4036bc:	and	w0, w0, #0xff
  4036c0:	and	x0, x0, #0xff
  4036c4:	lsl	x0, x0, #1
  4036c8:	add	x0, x1, x0
  4036cc:	ldrh	w0, [x0]
  4036d0:	and	w0, w0, #0x800
  4036d4:	cmp	w0, #0x0
  4036d8:	b.ne	403684 <ferror@plt+0x1fd4>  // b.any
  4036dc:	ldr	x0, [sp, #16]
  4036e0:	cmp	x0, #0x0
  4036e4:	b.eq	4036f4 <ferror@plt+0x2044>  // b.none
  4036e8:	ldr	x0, [sp, #16]
  4036ec:	ldr	x1, [sp, #40]
  4036f0:	str	x1, [x0]
  4036f4:	ldr	x0, [sp, #40]
  4036f8:	cmp	x0, #0x0
  4036fc:	b.eq	403728 <ferror@plt+0x2078>  // b.none
  403700:	ldr	x1, [sp, #40]
  403704:	ldr	x0, [sp, #24]
  403708:	cmp	x1, x0
  40370c:	b.ls	403728 <ferror@plt+0x2078>  // b.plast
  403710:	ldr	x0, [sp, #40]
  403714:	ldrsb	w0, [x0]
  403718:	cmp	w0, #0x0
  40371c:	b.ne	403728 <ferror@plt+0x2078>  // b.any
  403720:	mov	w0, #0x1                   	// #1
  403724:	b	40372c <ferror@plt+0x207c>
  403728:	mov	w0, #0x0                   	// #0
  40372c:	ldp	x29, x30, [sp], #48
  403730:	ret
  403734:	stp	x29, x30, [sp, #-48]!
  403738:	mov	x29, sp
  40373c:	str	x0, [sp, #24]
  403740:	str	x1, [sp, #16]
  403744:	ldr	x0, [sp, #24]
  403748:	str	x0, [sp, #40]
  40374c:	b	40375c <ferror@plt+0x20ac>
  403750:	ldr	x0, [sp, #40]
  403754:	add	x0, x0, #0x1
  403758:	str	x0, [sp, #40]
  40375c:	ldr	x0, [sp, #40]
  403760:	cmp	x0, #0x0
  403764:	b.eq	4037a8 <ferror@plt+0x20f8>  // b.none
  403768:	ldr	x0, [sp, #40]
  40376c:	ldrsb	w0, [x0]
  403770:	cmp	w0, #0x0
  403774:	b.eq	4037a8 <ferror@plt+0x20f8>  // b.none
  403778:	bl	401550 <__ctype_b_loc@plt>
  40377c:	ldr	x1, [x0]
  403780:	ldr	x0, [sp, #40]
  403784:	ldrsb	w0, [x0]
  403788:	and	w0, w0, #0xff
  40378c:	and	x0, x0, #0xff
  403790:	lsl	x0, x0, #1
  403794:	add	x0, x1, x0
  403798:	ldrh	w0, [x0]
  40379c:	and	w0, w0, #0x1000
  4037a0:	cmp	w0, #0x0
  4037a4:	b.ne	403750 <ferror@plt+0x20a0>  // b.any
  4037a8:	ldr	x0, [sp, #16]
  4037ac:	cmp	x0, #0x0
  4037b0:	b.eq	4037c0 <ferror@plt+0x2110>  // b.none
  4037b4:	ldr	x0, [sp, #16]
  4037b8:	ldr	x1, [sp, #40]
  4037bc:	str	x1, [x0]
  4037c0:	ldr	x0, [sp, #40]
  4037c4:	cmp	x0, #0x0
  4037c8:	b.eq	4037f4 <ferror@plt+0x2144>  // b.none
  4037cc:	ldr	x1, [sp, #40]
  4037d0:	ldr	x0, [sp, #24]
  4037d4:	cmp	x1, x0
  4037d8:	b.ls	4037f4 <ferror@plt+0x2144>  // b.plast
  4037dc:	ldr	x0, [sp, #40]
  4037e0:	ldrsb	w0, [x0]
  4037e4:	cmp	w0, #0x0
  4037e8:	b.ne	4037f4 <ferror@plt+0x2144>  // b.any
  4037ec:	mov	w0, #0x1                   	// #1
  4037f0:	b	4037f8 <ferror@plt+0x2148>
  4037f4:	mov	w0, #0x0                   	// #0
  4037f8:	ldp	x29, x30, [sp], #48
  4037fc:	ret
  403800:	stp	x29, x30, [sp, #-256]!
  403804:	mov	x29, sp
  403808:	str	x0, [sp, #24]
  40380c:	str	x1, [sp, #16]
  403810:	str	x2, [sp, #208]
  403814:	str	x3, [sp, #216]
  403818:	str	x4, [sp, #224]
  40381c:	str	x5, [sp, #232]
  403820:	str	x6, [sp, #240]
  403824:	str	x7, [sp, #248]
  403828:	str	q0, [sp, #80]
  40382c:	str	q1, [sp, #96]
  403830:	str	q2, [sp, #112]
  403834:	str	q3, [sp, #128]
  403838:	str	q4, [sp, #144]
  40383c:	str	q5, [sp, #160]
  403840:	str	q6, [sp, #176]
  403844:	str	q7, [sp, #192]
  403848:	add	x0, sp, #0x100
  40384c:	str	x0, [sp, #32]
  403850:	add	x0, sp, #0x100
  403854:	str	x0, [sp, #40]
  403858:	add	x0, sp, #0xd0
  40385c:	str	x0, [sp, #48]
  403860:	mov	w0, #0xffffffd0            	// #-48
  403864:	str	w0, [sp, #56]
  403868:	mov	w0, #0xffffff80            	// #-128
  40386c:	str	w0, [sp, #60]
  403870:	ldr	w1, [sp, #56]
  403874:	ldr	x0, [sp, #32]
  403878:	cmp	w1, #0x0
  40387c:	b.lt	403890 <ferror@plt+0x21e0>  // b.tstop
  403880:	add	x1, x0, #0xf
  403884:	and	x1, x1, #0xfffffffffffffff8
  403888:	str	x1, [sp, #32]
  40388c:	b	4038c0 <ferror@plt+0x2210>
  403890:	add	w2, w1, #0x8
  403894:	str	w2, [sp, #56]
  403898:	ldr	w2, [sp, #56]
  40389c:	cmp	w2, #0x0
  4038a0:	b.le	4038b4 <ferror@plt+0x2204>
  4038a4:	add	x1, x0, #0xf
  4038a8:	and	x1, x1, #0xfffffffffffffff8
  4038ac:	str	x1, [sp, #32]
  4038b0:	b	4038c0 <ferror@plt+0x2210>
  4038b4:	ldr	x2, [sp, #40]
  4038b8:	sxtw	x0, w1
  4038bc:	add	x0, x2, x0
  4038c0:	ldr	x0, [x0]
  4038c4:	str	x0, [sp, #72]
  4038c8:	ldr	x0, [sp, #72]
  4038cc:	cmp	x0, #0x0
  4038d0:	b.eq	403970 <ferror@plt+0x22c0>  // b.none
  4038d4:	ldr	w1, [sp, #56]
  4038d8:	ldr	x0, [sp, #32]
  4038dc:	cmp	w1, #0x0
  4038e0:	b.lt	4038f4 <ferror@plt+0x2244>  // b.tstop
  4038e4:	add	x1, x0, #0xf
  4038e8:	and	x1, x1, #0xfffffffffffffff8
  4038ec:	str	x1, [sp, #32]
  4038f0:	b	403924 <ferror@plt+0x2274>
  4038f4:	add	w2, w1, #0x8
  4038f8:	str	w2, [sp, #56]
  4038fc:	ldr	w2, [sp, #56]
  403900:	cmp	w2, #0x0
  403904:	b.le	403918 <ferror@plt+0x2268>
  403908:	add	x1, x0, #0xf
  40390c:	and	x1, x1, #0xfffffffffffffff8
  403910:	str	x1, [sp, #32]
  403914:	b	403924 <ferror@plt+0x2274>
  403918:	ldr	x2, [sp, #40]
  40391c:	sxtw	x0, w1
  403920:	add	x0, x2, x0
  403924:	ldr	x0, [x0]
  403928:	str	x0, [sp, #64]
  40392c:	ldr	x0, [sp, #64]
  403930:	cmp	x0, #0x0
  403934:	b.eq	403978 <ferror@plt+0x22c8>  // b.none
  403938:	ldr	x1, [sp, #72]
  40393c:	ldr	x0, [sp, #24]
  403940:	bl	401530 <strcmp@plt>
  403944:	cmp	w0, #0x0
  403948:	b.ne	403954 <ferror@plt+0x22a4>  // b.any
  40394c:	mov	w0, #0x1                   	// #1
  403950:	b	4039a0 <ferror@plt+0x22f0>
  403954:	ldr	x1, [sp, #64]
  403958:	ldr	x0, [sp, #24]
  40395c:	bl	401530 <strcmp@plt>
  403960:	cmp	w0, #0x0
  403964:	b.ne	403870 <ferror@plt+0x21c0>  // b.any
  403968:	mov	w0, #0x0                   	// #0
  40396c:	b	4039a0 <ferror@plt+0x22f0>
  403970:	nop
  403974:	b	40397c <ferror@plt+0x22cc>
  403978:	nop
  40397c:	adrp	x0, 418000 <ferror@plt+0x16950>
  403980:	add	x0, x0, #0x1d8
  403984:	ldr	w4, [x0]
  403988:	ldr	x3, [sp, #24]
  40398c:	ldr	x2, [sp, #16]
  403990:	adrp	x0, 406000 <ferror@plt+0x4950>
  403994:	add	x1, x0, #0x348
  403998:	mov	w0, w4
  40399c:	bl	401600 <errx@plt>
  4039a0:	ldp	x29, x30, [sp], #256
  4039a4:	ret
  4039a8:	sub	sp, sp, #0x20
  4039ac:	str	x0, [sp, #24]
  4039b0:	str	x1, [sp, #16]
  4039b4:	str	w2, [sp, #12]
  4039b8:	b	4039e8 <ferror@plt+0x2338>
  4039bc:	ldr	x0, [sp, #24]
  4039c0:	ldrsb	w1, [x0]
  4039c4:	ldr	w0, [sp, #12]
  4039c8:	sxtb	w0, w0
  4039cc:	cmp	w1, w0
  4039d0:	b.ne	4039dc <ferror@plt+0x232c>  // b.any
  4039d4:	ldr	x0, [sp, #24]
  4039d8:	b	403a10 <ferror@plt+0x2360>
  4039dc:	ldr	x0, [sp, #24]
  4039e0:	add	x0, x0, #0x1
  4039e4:	str	x0, [sp, #24]
  4039e8:	ldr	x0, [sp, #16]
  4039ec:	sub	x1, x0, #0x1
  4039f0:	str	x1, [sp, #16]
  4039f4:	cmp	x0, #0x0
  4039f8:	b.eq	403a0c <ferror@plt+0x235c>  // b.none
  4039fc:	ldr	x0, [sp, #24]
  403a00:	ldrsb	w0, [x0]
  403a04:	cmp	w0, #0x0
  403a08:	b.ne	4039bc <ferror@plt+0x230c>  // b.any
  403a0c:	mov	x0, #0x0                   	// #0
  403a10:	add	sp, sp, #0x20
  403a14:	ret
  403a18:	stp	x29, x30, [sp, #-48]!
  403a1c:	mov	x29, sp
  403a20:	str	x0, [sp, #24]
  403a24:	str	x1, [sp, #16]
  403a28:	ldr	x1, [sp, #16]
  403a2c:	ldr	x0, [sp, #24]
  403a30:	bl	403b6c <ferror@plt+0x24bc>
  403a34:	str	w0, [sp, #44]
  403a38:	ldr	w0, [sp, #44]
  403a3c:	cmn	w0, #0x8, lsl #12
  403a40:	b.lt	403a54 <ferror@plt+0x23a4>  // b.tstop
  403a44:	ldr	w1, [sp, #44]
  403a48:	mov	w0, #0x7fff                	// #32767
  403a4c:	cmp	w1, w0
  403a50:	b.le	403a88 <ferror@plt+0x23d8>
  403a54:	bl	401640 <__errno_location@plt>
  403a58:	mov	x1, x0
  403a5c:	mov	w0, #0x22                  	// #34
  403a60:	str	w0, [x1]
  403a64:	adrp	x0, 418000 <ferror@plt+0x16950>
  403a68:	add	x0, x0, #0x1d8
  403a6c:	ldr	w4, [x0]
  403a70:	ldr	x3, [sp, #24]
  403a74:	ldr	x2, [sp, #16]
  403a78:	adrp	x0, 406000 <ferror@plt+0x4950>
  403a7c:	add	x1, x0, #0x348
  403a80:	mov	w0, w4
  403a84:	bl	401680 <err@plt>
  403a88:	ldr	w0, [sp, #44]
  403a8c:	sxth	w0, w0
  403a90:	ldp	x29, x30, [sp], #48
  403a94:	ret
  403a98:	stp	x29, x30, [sp, #-64]!
  403a9c:	mov	x29, sp
  403aa0:	str	x0, [sp, #40]
  403aa4:	str	x1, [sp, #32]
  403aa8:	str	w2, [sp, #28]
  403aac:	ldr	w2, [sp, #28]
  403ab0:	ldr	x1, [sp, #32]
  403ab4:	ldr	x0, [sp, #40]
  403ab8:	bl	403bec <ferror@plt+0x253c>
  403abc:	str	w0, [sp, #60]
  403ac0:	ldr	w1, [sp, #60]
  403ac4:	mov	w0, #0xffff                	// #65535
  403ac8:	cmp	w1, w0
  403acc:	b.ls	403b04 <ferror@plt+0x2454>  // b.plast
  403ad0:	bl	401640 <__errno_location@plt>
  403ad4:	mov	x1, x0
  403ad8:	mov	w0, #0x22                  	// #34
  403adc:	str	w0, [x1]
  403ae0:	adrp	x0, 418000 <ferror@plt+0x16950>
  403ae4:	add	x0, x0, #0x1d8
  403ae8:	ldr	w4, [x0]
  403aec:	ldr	x3, [sp, #40]
  403af0:	ldr	x2, [sp, #32]
  403af4:	adrp	x0, 406000 <ferror@plt+0x4950>
  403af8:	add	x1, x0, #0x348
  403afc:	mov	w0, w4
  403b00:	bl	401680 <err@plt>
  403b04:	ldr	w0, [sp, #60]
  403b08:	and	w0, w0, #0xffff
  403b0c:	ldp	x29, x30, [sp], #64
  403b10:	ret
  403b14:	stp	x29, x30, [sp, #-32]!
  403b18:	mov	x29, sp
  403b1c:	str	x0, [sp, #24]
  403b20:	str	x1, [sp, #16]
  403b24:	mov	w2, #0xa                   	// #10
  403b28:	ldr	x1, [sp, #16]
  403b2c:	ldr	x0, [sp, #24]
  403b30:	bl	403a98 <ferror@plt+0x23e8>
  403b34:	and	w0, w0, #0xffff
  403b38:	ldp	x29, x30, [sp], #32
  403b3c:	ret
  403b40:	stp	x29, x30, [sp, #-32]!
  403b44:	mov	x29, sp
  403b48:	str	x0, [sp, #24]
  403b4c:	str	x1, [sp, #16]
  403b50:	mov	w2, #0x10                  	// #16
  403b54:	ldr	x1, [sp, #16]
  403b58:	ldr	x0, [sp, #24]
  403b5c:	bl	403a98 <ferror@plt+0x23e8>
  403b60:	and	w0, w0, #0xffff
  403b64:	ldp	x29, x30, [sp], #32
  403b68:	ret
  403b6c:	stp	x29, x30, [sp, #-48]!
  403b70:	mov	x29, sp
  403b74:	str	x0, [sp, #24]
  403b78:	str	x1, [sp, #16]
  403b7c:	ldr	x1, [sp, #16]
  403b80:	ldr	x0, [sp, #24]
  403b84:	bl	403cb4 <ferror@plt+0x2604>
  403b88:	str	x0, [sp, #40]
  403b8c:	ldr	x1, [sp, #40]
  403b90:	mov	x0, #0xffffffff80000000    	// #-2147483648
  403b94:	cmp	x1, x0
  403b98:	b.lt	403bac <ferror@plt+0x24fc>  // b.tstop
  403b9c:	ldr	x1, [sp, #40]
  403ba0:	mov	x0, #0x7fffffff            	// #2147483647
  403ba4:	cmp	x1, x0
  403ba8:	b.le	403be0 <ferror@plt+0x2530>
  403bac:	bl	401640 <__errno_location@plt>
  403bb0:	mov	x1, x0
  403bb4:	mov	w0, #0x22                  	// #34
  403bb8:	str	w0, [x1]
  403bbc:	adrp	x0, 418000 <ferror@plt+0x16950>
  403bc0:	add	x0, x0, #0x1d8
  403bc4:	ldr	w4, [x0]
  403bc8:	ldr	x3, [sp, #24]
  403bcc:	ldr	x2, [sp, #16]
  403bd0:	adrp	x0, 406000 <ferror@plt+0x4950>
  403bd4:	add	x1, x0, #0x348
  403bd8:	mov	w0, w4
  403bdc:	bl	401680 <err@plt>
  403be0:	ldr	x0, [sp, #40]
  403be4:	ldp	x29, x30, [sp], #48
  403be8:	ret
  403bec:	stp	x29, x30, [sp, #-64]!
  403bf0:	mov	x29, sp
  403bf4:	str	x0, [sp, #40]
  403bf8:	str	x1, [sp, #32]
  403bfc:	str	w2, [sp, #28]
  403c00:	ldr	w2, [sp, #28]
  403c04:	ldr	x1, [sp, #32]
  403c08:	ldr	x0, [sp, #40]
  403c0c:	bl	403db4 <ferror@plt+0x2704>
  403c10:	str	x0, [sp, #56]
  403c14:	ldr	x1, [sp, #56]
  403c18:	mov	x0, #0xffffffff            	// #4294967295
  403c1c:	cmp	x1, x0
  403c20:	b.ls	403c58 <ferror@plt+0x25a8>  // b.plast
  403c24:	bl	401640 <__errno_location@plt>
  403c28:	mov	x1, x0
  403c2c:	mov	w0, #0x22                  	// #34
  403c30:	str	w0, [x1]
  403c34:	adrp	x0, 418000 <ferror@plt+0x16950>
  403c38:	add	x0, x0, #0x1d8
  403c3c:	ldr	w4, [x0]
  403c40:	ldr	x3, [sp, #40]
  403c44:	ldr	x2, [sp, #32]
  403c48:	adrp	x0, 406000 <ferror@plt+0x4950>
  403c4c:	add	x1, x0, #0x348
  403c50:	mov	w0, w4
  403c54:	bl	401680 <err@plt>
  403c58:	ldr	x0, [sp, #56]
  403c5c:	ldp	x29, x30, [sp], #64
  403c60:	ret
  403c64:	stp	x29, x30, [sp, #-32]!
  403c68:	mov	x29, sp
  403c6c:	str	x0, [sp, #24]
  403c70:	str	x1, [sp, #16]
  403c74:	mov	w2, #0xa                   	// #10
  403c78:	ldr	x1, [sp, #16]
  403c7c:	ldr	x0, [sp, #24]
  403c80:	bl	403bec <ferror@plt+0x253c>
  403c84:	ldp	x29, x30, [sp], #32
  403c88:	ret
  403c8c:	stp	x29, x30, [sp, #-32]!
  403c90:	mov	x29, sp
  403c94:	str	x0, [sp, #24]
  403c98:	str	x1, [sp, #16]
  403c9c:	mov	w2, #0x10                  	// #16
  403ca0:	ldr	x1, [sp, #16]
  403ca4:	ldr	x0, [sp, #24]
  403ca8:	bl	403bec <ferror@plt+0x253c>
  403cac:	ldp	x29, x30, [sp], #32
  403cb0:	ret
  403cb4:	stp	x29, x30, [sp, #-48]!
  403cb8:	mov	x29, sp
  403cbc:	str	x0, [sp, #24]
  403cc0:	str	x1, [sp, #16]
  403cc4:	str	xzr, [sp, #32]
  403cc8:	bl	401640 <__errno_location@plt>
  403ccc:	str	wzr, [x0]
  403cd0:	ldr	x0, [sp, #24]
  403cd4:	cmp	x0, #0x0
  403cd8:	b.eq	403d48 <ferror@plt+0x2698>  // b.none
  403cdc:	ldr	x0, [sp, #24]
  403ce0:	ldrsb	w0, [x0]
  403ce4:	cmp	w0, #0x0
  403ce8:	b.eq	403d48 <ferror@plt+0x2698>  // b.none
  403cec:	add	x0, sp, #0x20
  403cf0:	mov	w2, #0xa                   	// #10
  403cf4:	mov	x1, x0
  403cf8:	ldr	x0, [sp, #24]
  403cfc:	bl	4013a0 <strtoimax@plt>
  403d00:	str	x0, [sp, #40]
  403d04:	bl	401640 <__errno_location@plt>
  403d08:	ldr	w0, [x0]
  403d0c:	cmp	w0, #0x0
  403d10:	b.ne	403d50 <ferror@plt+0x26a0>  // b.any
  403d14:	ldr	x0, [sp, #32]
  403d18:	ldr	x1, [sp, #24]
  403d1c:	cmp	x1, x0
  403d20:	b.eq	403d50 <ferror@plt+0x26a0>  // b.none
  403d24:	ldr	x0, [sp, #32]
  403d28:	cmp	x0, #0x0
  403d2c:	b.eq	403d40 <ferror@plt+0x2690>  // b.none
  403d30:	ldr	x0, [sp, #32]
  403d34:	ldrsb	w0, [x0]
  403d38:	cmp	w0, #0x0
  403d3c:	b.ne	403d50 <ferror@plt+0x26a0>  // b.any
  403d40:	ldr	x0, [sp, #40]
  403d44:	b	403dac <ferror@plt+0x26fc>
  403d48:	nop
  403d4c:	b	403d54 <ferror@plt+0x26a4>
  403d50:	nop
  403d54:	bl	401640 <__errno_location@plt>
  403d58:	ldr	w0, [x0]
  403d5c:	cmp	w0, #0x22
  403d60:	b.ne	403d88 <ferror@plt+0x26d8>  // b.any
  403d64:	adrp	x0, 418000 <ferror@plt+0x16950>
  403d68:	add	x0, x0, #0x1d8
  403d6c:	ldr	w4, [x0]
  403d70:	ldr	x3, [sp, #24]
  403d74:	ldr	x2, [sp, #16]
  403d78:	adrp	x0, 406000 <ferror@plt+0x4950>
  403d7c:	add	x1, x0, #0x348
  403d80:	mov	w0, w4
  403d84:	bl	401680 <err@plt>
  403d88:	adrp	x0, 418000 <ferror@plt+0x16950>
  403d8c:	add	x0, x0, #0x1d8
  403d90:	ldr	w4, [x0]
  403d94:	ldr	x3, [sp, #24]
  403d98:	ldr	x2, [sp, #16]
  403d9c:	adrp	x0, 406000 <ferror@plt+0x4950>
  403da0:	add	x1, x0, #0x348
  403da4:	mov	w0, w4
  403da8:	bl	401600 <errx@plt>
  403dac:	ldp	x29, x30, [sp], #48
  403db0:	ret
  403db4:	stp	x29, x30, [sp, #-64]!
  403db8:	mov	x29, sp
  403dbc:	str	x0, [sp, #40]
  403dc0:	str	x1, [sp, #32]
  403dc4:	str	w2, [sp, #28]
  403dc8:	str	xzr, [sp, #48]
  403dcc:	bl	401640 <__errno_location@plt>
  403dd0:	str	wzr, [x0]
  403dd4:	ldr	x0, [sp, #40]
  403dd8:	cmp	x0, #0x0
  403ddc:	b.eq	403e4c <ferror@plt+0x279c>  // b.none
  403de0:	ldr	x0, [sp, #40]
  403de4:	ldrsb	w0, [x0]
  403de8:	cmp	w0, #0x0
  403dec:	b.eq	403e4c <ferror@plt+0x279c>  // b.none
  403df0:	add	x0, sp, #0x30
  403df4:	ldr	w2, [sp, #28]
  403df8:	mov	x1, x0
  403dfc:	ldr	x0, [sp, #40]
  403e00:	bl	4014f0 <strtoumax@plt>
  403e04:	str	x0, [sp, #56]
  403e08:	bl	401640 <__errno_location@plt>
  403e0c:	ldr	w0, [x0]
  403e10:	cmp	w0, #0x0
  403e14:	b.ne	403e54 <ferror@plt+0x27a4>  // b.any
  403e18:	ldr	x0, [sp, #48]
  403e1c:	ldr	x1, [sp, #40]
  403e20:	cmp	x1, x0
  403e24:	b.eq	403e54 <ferror@plt+0x27a4>  // b.none
  403e28:	ldr	x0, [sp, #48]
  403e2c:	cmp	x0, #0x0
  403e30:	b.eq	403e44 <ferror@plt+0x2794>  // b.none
  403e34:	ldr	x0, [sp, #48]
  403e38:	ldrsb	w0, [x0]
  403e3c:	cmp	w0, #0x0
  403e40:	b.ne	403e54 <ferror@plt+0x27a4>  // b.any
  403e44:	ldr	x0, [sp, #56]
  403e48:	b	403eb0 <ferror@plt+0x2800>
  403e4c:	nop
  403e50:	b	403e58 <ferror@plt+0x27a8>
  403e54:	nop
  403e58:	bl	401640 <__errno_location@plt>
  403e5c:	ldr	w0, [x0]
  403e60:	cmp	w0, #0x22
  403e64:	b.ne	403e8c <ferror@plt+0x27dc>  // b.any
  403e68:	adrp	x0, 418000 <ferror@plt+0x16950>
  403e6c:	add	x0, x0, #0x1d8
  403e70:	ldr	w4, [x0]
  403e74:	ldr	x3, [sp, #40]
  403e78:	ldr	x2, [sp, #32]
  403e7c:	adrp	x0, 406000 <ferror@plt+0x4950>
  403e80:	add	x1, x0, #0x348
  403e84:	mov	w0, w4
  403e88:	bl	401680 <err@plt>
  403e8c:	adrp	x0, 418000 <ferror@plt+0x16950>
  403e90:	add	x0, x0, #0x1d8
  403e94:	ldr	w4, [x0]
  403e98:	ldr	x3, [sp, #40]
  403e9c:	ldr	x2, [sp, #32]
  403ea0:	adrp	x0, 406000 <ferror@plt+0x4950>
  403ea4:	add	x1, x0, #0x348
  403ea8:	mov	w0, w4
  403eac:	bl	401600 <errx@plt>
  403eb0:	ldp	x29, x30, [sp], #64
  403eb4:	ret
  403eb8:	stp	x29, x30, [sp, #-32]!
  403ebc:	mov	x29, sp
  403ec0:	str	x0, [sp, #24]
  403ec4:	str	x1, [sp, #16]
  403ec8:	mov	w2, #0xa                   	// #10
  403ecc:	ldr	x1, [sp, #16]
  403ed0:	ldr	x0, [sp, #24]
  403ed4:	bl	403db4 <ferror@plt+0x2704>
  403ed8:	ldp	x29, x30, [sp], #32
  403edc:	ret
  403ee0:	stp	x29, x30, [sp, #-32]!
  403ee4:	mov	x29, sp
  403ee8:	str	x0, [sp, #24]
  403eec:	str	x1, [sp, #16]
  403ef0:	mov	w2, #0x10                  	// #16
  403ef4:	ldr	x1, [sp, #16]
  403ef8:	ldr	x0, [sp, #24]
  403efc:	bl	403db4 <ferror@plt+0x2704>
  403f00:	ldp	x29, x30, [sp], #32
  403f04:	ret
  403f08:	stp	x29, x30, [sp, #-48]!
  403f0c:	mov	x29, sp
  403f10:	str	x0, [sp, #24]
  403f14:	str	x1, [sp, #16]
  403f18:	str	xzr, [sp, #32]
  403f1c:	bl	401640 <__errno_location@plt>
  403f20:	str	wzr, [x0]
  403f24:	ldr	x0, [sp, #24]
  403f28:	cmp	x0, #0x0
  403f2c:	b.eq	403f98 <ferror@plt+0x28e8>  // b.none
  403f30:	ldr	x0, [sp, #24]
  403f34:	ldrsb	w0, [x0]
  403f38:	cmp	w0, #0x0
  403f3c:	b.eq	403f98 <ferror@plt+0x28e8>  // b.none
  403f40:	add	x0, sp, #0x20
  403f44:	mov	x1, x0
  403f48:	ldr	x0, [sp, #24]
  403f4c:	bl	4013b0 <strtod@plt>
  403f50:	str	d0, [sp, #40]
  403f54:	bl	401640 <__errno_location@plt>
  403f58:	ldr	w0, [x0]
  403f5c:	cmp	w0, #0x0
  403f60:	b.ne	403fa0 <ferror@plt+0x28f0>  // b.any
  403f64:	ldr	x0, [sp, #32]
  403f68:	ldr	x1, [sp, #24]
  403f6c:	cmp	x1, x0
  403f70:	b.eq	403fa0 <ferror@plt+0x28f0>  // b.none
  403f74:	ldr	x0, [sp, #32]
  403f78:	cmp	x0, #0x0
  403f7c:	b.eq	403f90 <ferror@plt+0x28e0>  // b.none
  403f80:	ldr	x0, [sp, #32]
  403f84:	ldrsb	w0, [x0]
  403f88:	cmp	w0, #0x0
  403f8c:	b.ne	403fa0 <ferror@plt+0x28f0>  // b.any
  403f90:	ldr	d0, [sp, #40]
  403f94:	b	403ffc <ferror@plt+0x294c>
  403f98:	nop
  403f9c:	b	403fa4 <ferror@plt+0x28f4>
  403fa0:	nop
  403fa4:	bl	401640 <__errno_location@plt>
  403fa8:	ldr	w0, [x0]
  403fac:	cmp	w0, #0x22
  403fb0:	b.ne	403fd8 <ferror@plt+0x2928>  // b.any
  403fb4:	adrp	x0, 418000 <ferror@plt+0x16950>
  403fb8:	add	x0, x0, #0x1d8
  403fbc:	ldr	w4, [x0]
  403fc0:	ldr	x3, [sp, #24]
  403fc4:	ldr	x2, [sp, #16]
  403fc8:	adrp	x0, 406000 <ferror@plt+0x4950>
  403fcc:	add	x1, x0, #0x348
  403fd0:	mov	w0, w4
  403fd4:	bl	401680 <err@plt>
  403fd8:	adrp	x0, 418000 <ferror@plt+0x16950>
  403fdc:	add	x0, x0, #0x1d8
  403fe0:	ldr	w4, [x0]
  403fe4:	ldr	x3, [sp, #24]
  403fe8:	ldr	x2, [sp, #16]
  403fec:	adrp	x0, 406000 <ferror@plt+0x4950>
  403ff0:	add	x1, x0, #0x348
  403ff4:	mov	w0, w4
  403ff8:	bl	401600 <errx@plt>
  403ffc:	ldp	x29, x30, [sp], #48
  404000:	ret
  404004:	stp	x29, x30, [sp, #-48]!
  404008:	mov	x29, sp
  40400c:	str	x0, [sp, #24]
  404010:	str	x1, [sp, #16]
  404014:	str	xzr, [sp, #32]
  404018:	bl	401640 <__errno_location@plt>
  40401c:	str	wzr, [x0]
  404020:	ldr	x0, [sp, #24]
  404024:	cmp	x0, #0x0
  404028:	b.eq	404098 <ferror@plt+0x29e8>  // b.none
  40402c:	ldr	x0, [sp, #24]
  404030:	ldrsb	w0, [x0]
  404034:	cmp	w0, #0x0
  404038:	b.eq	404098 <ferror@plt+0x29e8>  // b.none
  40403c:	add	x0, sp, #0x20
  404040:	mov	w2, #0xa                   	// #10
  404044:	mov	x1, x0
  404048:	ldr	x0, [sp, #24]
  40404c:	bl	401560 <strtol@plt>
  404050:	str	x0, [sp, #40]
  404054:	bl	401640 <__errno_location@plt>
  404058:	ldr	w0, [x0]
  40405c:	cmp	w0, #0x0
  404060:	b.ne	4040a0 <ferror@plt+0x29f0>  // b.any
  404064:	ldr	x0, [sp, #32]
  404068:	ldr	x1, [sp, #24]
  40406c:	cmp	x1, x0
  404070:	b.eq	4040a0 <ferror@plt+0x29f0>  // b.none
  404074:	ldr	x0, [sp, #32]
  404078:	cmp	x0, #0x0
  40407c:	b.eq	404090 <ferror@plt+0x29e0>  // b.none
  404080:	ldr	x0, [sp, #32]
  404084:	ldrsb	w0, [x0]
  404088:	cmp	w0, #0x0
  40408c:	b.ne	4040a0 <ferror@plt+0x29f0>  // b.any
  404090:	ldr	x0, [sp, #40]
  404094:	b	4040fc <ferror@plt+0x2a4c>
  404098:	nop
  40409c:	b	4040a4 <ferror@plt+0x29f4>
  4040a0:	nop
  4040a4:	bl	401640 <__errno_location@plt>
  4040a8:	ldr	w0, [x0]
  4040ac:	cmp	w0, #0x22
  4040b0:	b.ne	4040d8 <ferror@plt+0x2a28>  // b.any
  4040b4:	adrp	x0, 418000 <ferror@plt+0x16950>
  4040b8:	add	x0, x0, #0x1d8
  4040bc:	ldr	w4, [x0]
  4040c0:	ldr	x3, [sp, #24]
  4040c4:	ldr	x2, [sp, #16]
  4040c8:	adrp	x0, 406000 <ferror@plt+0x4950>
  4040cc:	add	x1, x0, #0x348
  4040d0:	mov	w0, w4
  4040d4:	bl	401680 <err@plt>
  4040d8:	adrp	x0, 418000 <ferror@plt+0x16950>
  4040dc:	add	x0, x0, #0x1d8
  4040e0:	ldr	w4, [x0]
  4040e4:	ldr	x3, [sp, #24]
  4040e8:	ldr	x2, [sp, #16]
  4040ec:	adrp	x0, 406000 <ferror@plt+0x4950>
  4040f0:	add	x1, x0, #0x348
  4040f4:	mov	w0, w4
  4040f8:	bl	401600 <errx@plt>
  4040fc:	ldp	x29, x30, [sp], #48
  404100:	ret
  404104:	stp	x29, x30, [sp, #-48]!
  404108:	mov	x29, sp
  40410c:	str	x0, [sp, #24]
  404110:	str	x1, [sp, #16]
  404114:	str	xzr, [sp, #32]
  404118:	bl	401640 <__errno_location@plt>
  40411c:	str	wzr, [x0]
  404120:	ldr	x0, [sp, #24]
  404124:	cmp	x0, #0x0
  404128:	b.eq	404198 <ferror@plt+0x2ae8>  // b.none
  40412c:	ldr	x0, [sp, #24]
  404130:	ldrsb	w0, [x0]
  404134:	cmp	w0, #0x0
  404138:	b.eq	404198 <ferror@plt+0x2ae8>  // b.none
  40413c:	add	x0, sp, #0x20
  404140:	mov	w2, #0xa                   	// #10
  404144:	mov	x1, x0
  404148:	ldr	x0, [sp, #24]
  40414c:	bl	401350 <strtoul@plt>
  404150:	str	x0, [sp, #40]
  404154:	bl	401640 <__errno_location@plt>
  404158:	ldr	w0, [x0]
  40415c:	cmp	w0, #0x0
  404160:	b.ne	4041a0 <ferror@plt+0x2af0>  // b.any
  404164:	ldr	x0, [sp, #32]
  404168:	ldr	x1, [sp, #24]
  40416c:	cmp	x1, x0
  404170:	b.eq	4041a0 <ferror@plt+0x2af0>  // b.none
  404174:	ldr	x0, [sp, #32]
  404178:	cmp	x0, #0x0
  40417c:	b.eq	404190 <ferror@plt+0x2ae0>  // b.none
  404180:	ldr	x0, [sp, #32]
  404184:	ldrsb	w0, [x0]
  404188:	cmp	w0, #0x0
  40418c:	b.ne	4041a0 <ferror@plt+0x2af0>  // b.any
  404190:	ldr	x0, [sp, #40]
  404194:	b	4041fc <ferror@plt+0x2b4c>
  404198:	nop
  40419c:	b	4041a4 <ferror@plt+0x2af4>
  4041a0:	nop
  4041a4:	bl	401640 <__errno_location@plt>
  4041a8:	ldr	w0, [x0]
  4041ac:	cmp	w0, #0x22
  4041b0:	b.ne	4041d8 <ferror@plt+0x2b28>  // b.any
  4041b4:	adrp	x0, 418000 <ferror@plt+0x16950>
  4041b8:	add	x0, x0, #0x1d8
  4041bc:	ldr	w4, [x0]
  4041c0:	ldr	x3, [sp, #24]
  4041c4:	ldr	x2, [sp, #16]
  4041c8:	adrp	x0, 406000 <ferror@plt+0x4950>
  4041cc:	add	x1, x0, #0x348
  4041d0:	mov	w0, w4
  4041d4:	bl	401680 <err@plt>
  4041d8:	adrp	x0, 418000 <ferror@plt+0x16950>
  4041dc:	add	x0, x0, #0x1d8
  4041e0:	ldr	w4, [x0]
  4041e4:	ldr	x3, [sp, #24]
  4041e8:	ldr	x2, [sp, #16]
  4041ec:	adrp	x0, 406000 <ferror@plt+0x4950>
  4041f0:	add	x1, x0, #0x348
  4041f4:	mov	w0, w4
  4041f8:	bl	401600 <errx@plt>
  4041fc:	ldp	x29, x30, [sp], #48
  404200:	ret
  404204:	stp	x29, x30, [sp, #-48]!
  404208:	mov	x29, sp
  40420c:	str	x0, [sp, #24]
  404210:	str	x1, [sp, #16]
  404214:	add	x0, sp, #0x28
  404218:	mov	x1, x0
  40421c:	ldr	x0, [sp, #24]
  404220:	bl	403640 <ferror@plt+0x1f90>
  404224:	cmp	w0, #0x0
  404228:	b.ne	404234 <ferror@plt+0x2b84>  // b.any
  40422c:	ldr	x0, [sp, #40]
  404230:	b	40428c <ferror@plt+0x2bdc>
  404234:	bl	401640 <__errno_location@plt>
  404238:	ldr	w0, [x0]
  40423c:	cmp	w0, #0x0
  404240:	b.eq	404268 <ferror@plt+0x2bb8>  // b.none
  404244:	adrp	x0, 418000 <ferror@plt+0x16950>
  404248:	add	x0, x0, #0x1d8
  40424c:	ldr	w4, [x0]
  404250:	ldr	x3, [sp, #24]
  404254:	ldr	x2, [sp, #16]
  404258:	adrp	x0, 406000 <ferror@plt+0x4950>
  40425c:	add	x1, x0, #0x348
  404260:	mov	w0, w4
  404264:	bl	401680 <err@plt>
  404268:	adrp	x0, 418000 <ferror@plt+0x16950>
  40426c:	add	x0, x0, #0x1d8
  404270:	ldr	w4, [x0]
  404274:	ldr	x3, [sp, #24]
  404278:	ldr	x2, [sp, #16]
  40427c:	adrp	x0, 406000 <ferror@plt+0x4950>
  404280:	add	x1, x0, #0x348
  404284:	mov	w0, w4
  404288:	bl	401600 <errx@plt>
  40428c:	ldp	x29, x30, [sp], #48
  404290:	ret
  404294:	stp	x29, x30, [sp, #-64]!
  404298:	mov	x29, sp
  40429c:	str	x0, [sp, #40]
  4042a0:	str	x1, [sp, #32]
  4042a4:	str	x2, [sp, #24]
  4042a8:	ldr	x1, [sp, #24]
  4042ac:	ldr	x0, [sp, #40]
  4042b0:	bl	403f08 <ferror@plt+0x2858>
  4042b4:	str	d0, [sp, #56]
  4042b8:	ldr	d0, [sp, #56]
  4042bc:	fcvtzs	d0, d0
  4042c0:	ldr	x0, [sp, #32]
  4042c4:	str	d0, [x0]
  4042c8:	ldr	x0, [sp, #32]
  4042cc:	ldr	d0, [x0]
  4042d0:	scvtf	d0, d0
  4042d4:	ldr	d1, [sp, #56]
  4042d8:	fsub	d0, d1, d0
  4042dc:	mov	x0, #0x848000000000        	// #145685290680320
  4042e0:	movk	x0, #0x412e, lsl #48
  4042e4:	fmov	d1, x0
  4042e8:	fmul	d0, d0, d1
  4042ec:	fcvtzs	d0, d0
  4042f0:	ldr	x0, [sp, #32]
  4042f4:	str	d0, [x0, #8]
  4042f8:	nop
  4042fc:	ldp	x29, x30, [sp], #64
  404300:	ret
  404304:	sub	sp, sp, #0x20
  404308:	str	w0, [sp, #12]
  40430c:	str	x1, [sp]
  404310:	strh	wzr, [sp, #30]
  404314:	ldr	w0, [sp, #12]
  404318:	and	w0, w0, #0xf000
  40431c:	cmp	w0, #0x4, lsl #12
  404320:	b.ne	404348 <ferror@plt+0x2c98>  // b.any
  404324:	ldrh	w0, [sp, #30]
  404328:	add	w1, w0, #0x1
  40432c:	strh	w1, [sp, #30]
  404330:	and	x0, x0, #0xffff
  404334:	ldr	x1, [sp]
  404338:	add	x0, x1, x0
  40433c:	mov	w1, #0x64                  	// #100
  404340:	strb	w1, [x0]
  404344:	b	40447c <ferror@plt+0x2dcc>
  404348:	ldr	w0, [sp, #12]
  40434c:	and	w0, w0, #0xf000
  404350:	cmp	w0, #0xa, lsl #12
  404354:	b.ne	40437c <ferror@plt+0x2ccc>  // b.any
  404358:	ldrh	w0, [sp, #30]
  40435c:	add	w1, w0, #0x1
  404360:	strh	w1, [sp, #30]
  404364:	and	x0, x0, #0xffff
  404368:	ldr	x1, [sp]
  40436c:	add	x0, x1, x0
  404370:	mov	w1, #0x6c                  	// #108
  404374:	strb	w1, [x0]
  404378:	b	40447c <ferror@plt+0x2dcc>
  40437c:	ldr	w0, [sp, #12]
  404380:	and	w0, w0, #0xf000
  404384:	cmp	w0, #0x2, lsl #12
  404388:	b.ne	4043b0 <ferror@plt+0x2d00>  // b.any
  40438c:	ldrh	w0, [sp, #30]
  404390:	add	w1, w0, #0x1
  404394:	strh	w1, [sp, #30]
  404398:	and	x0, x0, #0xffff
  40439c:	ldr	x1, [sp]
  4043a0:	add	x0, x1, x0
  4043a4:	mov	w1, #0x63                  	// #99
  4043a8:	strb	w1, [x0]
  4043ac:	b	40447c <ferror@plt+0x2dcc>
  4043b0:	ldr	w0, [sp, #12]
  4043b4:	and	w0, w0, #0xf000
  4043b8:	cmp	w0, #0x6, lsl #12
  4043bc:	b.ne	4043e4 <ferror@plt+0x2d34>  // b.any
  4043c0:	ldrh	w0, [sp, #30]
  4043c4:	add	w1, w0, #0x1
  4043c8:	strh	w1, [sp, #30]
  4043cc:	and	x0, x0, #0xffff
  4043d0:	ldr	x1, [sp]
  4043d4:	add	x0, x1, x0
  4043d8:	mov	w1, #0x62                  	// #98
  4043dc:	strb	w1, [x0]
  4043e0:	b	40447c <ferror@plt+0x2dcc>
  4043e4:	ldr	w0, [sp, #12]
  4043e8:	and	w0, w0, #0xf000
  4043ec:	cmp	w0, #0xc, lsl #12
  4043f0:	b.ne	404418 <ferror@plt+0x2d68>  // b.any
  4043f4:	ldrh	w0, [sp, #30]
  4043f8:	add	w1, w0, #0x1
  4043fc:	strh	w1, [sp, #30]
  404400:	and	x0, x0, #0xffff
  404404:	ldr	x1, [sp]
  404408:	add	x0, x1, x0
  40440c:	mov	w1, #0x73                  	// #115
  404410:	strb	w1, [x0]
  404414:	b	40447c <ferror@plt+0x2dcc>
  404418:	ldr	w0, [sp, #12]
  40441c:	and	w0, w0, #0xf000
  404420:	cmp	w0, #0x1, lsl #12
  404424:	b.ne	40444c <ferror@plt+0x2d9c>  // b.any
  404428:	ldrh	w0, [sp, #30]
  40442c:	add	w1, w0, #0x1
  404430:	strh	w1, [sp, #30]
  404434:	and	x0, x0, #0xffff
  404438:	ldr	x1, [sp]
  40443c:	add	x0, x1, x0
  404440:	mov	w1, #0x70                  	// #112
  404444:	strb	w1, [x0]
  404448:	b	40447c <ferror@plt+0x2dcc>
  40444c:	ldr	w0, [sp, #12]
  404450:	and	w0, w0, #0xf000
  404454:	cmp	w0, #0x8, lsl #12
  404458:	b.ne	40447c <ferror@plt+0x2dcc>  // b.any
  40445c:	ldrh	w0, [sp, #30]
  404460:	add	w1, w0, #0x1
  404464:	strh	w1, [sp, #30]
  404468:	and	x0, x0, #0xffff
  40446c:	ldr	x1, [sp]
  404470:	add	x0, x1, x0
  404474:	mov	w1, #0x2d                  	// #45
  404478:	strb	w1, [x0]
  40447c:	ldr	w0, [sp, #12]
  404480:	and	w0, w0, #0x100
  404484:	cmp	w0, #0x0
  404488:	b.eq	404494 <ferror@plt+0x2de4>  // b.none
  40448c:	mov	w0, #0x72                  	// #114
  404490:	b	404498 <ferror@plt+0x2de8>
  404494:	mov	w0, #0x2d                  	// #45
  404498:	ldrh	w1, [sp, #30]
  40449c:	add	w2, w1, #0x1
  4044a0:	strh	w2, [sp, #30]
  4044a4:	and	x1, x1, #0xffff
  4044a8:	ldr	x2, [sp]
  4044ac:	add	x1, x2, x1
  4044b0:	strb	w0, [x1]
  4044b4:	ldr	w0, [sp, #12]
  4044b8:	and	w0, w0, #0x80
  4044bc:	cmp	w0, #0x0
  4044c0:	b.eq	4044cc <ferror@plt+0x2e1c>  // b.none
  4044c4:	mov	w0, #0x77                  	// #119
  4044c8:	b	4044d0 <ferror@plt+0x2e20>
  4044cc:	mov	w0, #0x2d                  	// #45
  4044d0:	ldrh	w1, [sp, #30]
  4044d4:	add	w2, w1, #0x1
  4044d8:	strh	w2, [sp, #30]
  4044dc:	and	x1, x1, #0xffff
  4044e0:	ldr	x2, [sp]
  4044e4:	add	x1, x2, x1
  4044e8:	strb	w0, [x1]
  4044ec:	ldr	w0, [sp, #12]
  4044f0:	and	w0, w0, #0x800
  4044f4:	cmp	w0, #0x0
  4044f8:	b.eq	40451c <ferror@plt+0x2e6c>  // b.none
  4044fc:	ldr	w0, [sp, #12]
  404500:	and	w0, w0, #0x40
  404504:	cmp	w0, #0x0
  404508:	b.eq	404514 <ferror@plt+0x2e64>  // b.none
  40450c:	mov	w0, #0x73                  	// #115
  404510:	b	404538 <ferror@plt+0x2e88>
  404514:	mov	w0, #0x53                  	// #83
  404518:	b	404538 <ferror@plt+0x2e88>
  40451c:	ldr	w0, [sp, #12]
  404520:	and	w0, w0, #0x40
  404524:	cmp	w0, #0x0
  404528:	b.eq	404534 <ferror@plt+0x2e84>  // b.none
  40452c:	mov	w0, #0x78                  	// #120
  404530:	b	404538 <ferror@plt+0x2e88>
  404534:	mov	w0, #0x2d                  	// #45
  404538:	ldrh	w1, [sp, #30]
  40453c:	add	w2, w1, #0x1
  404540:	strh	w2, [sp, #30]
  404544:	and	x1, x1, #0xffff
  404548:	ldr	x2, [sp]
  40454c:	add	x1, x2, x1
  404550:	strb	w0, [x1]
  404554:	ldr	w0, [sp, #12]
  404558:	and	w0, w0, #0x20
  40455c:	cmp	w0, #0x0
  404560:	b.eq	40456c <ferror@plt+0x2ebc>  // b.none
  404564:	mov	w0, #0x72                  	// #114
  404568:	b	404570 <ferror@plt+0x2ec0>
  40456c:	mov	w0, #0x2d                  	// #45
  404570:	ldrh	w1, [sp, #30]
  404574:	add	w2, w1, #0x1
  404578:	strh	w2, [sp, #30]
  40457c:	and	x1, x1, #0xffff
  404580:	ldr	x2, [sp]
  404584:	add	x1, x2, x1
  404588:	strb	w0, [x1]
  40458c:	ldr	w0, [sp, #12]
  404590:	and	w0, w0, #0x10
  404594:	cmp	w0, #0x0
  404598:	b.eq	4045a4 <ferror@plt+0x2ef4>  // b.none
  40459c:	mov	w0, #0x77                  	// #119
  4045a0:	b	4045a8 <ferror@plt+0x2ef8>
  4045a4:	mov	w0, #0x2d                  	// #45
  4045a8:	ldrh	w1, [sp, #30]
  4045ac:	add	w2, w1, #0x1
  4045b0:	strh	w2, [sp, #30]
  4045b4:	and	x1, x1, #0xffff
  4045b8:	ldr	x2, [sp]
  4045bc:	add	x1, x2, x1
  4045c0:	strb	w0, [x1]
  4045c4:	ldr	w0, [sp, #12]
  4045c8:	and	w0, w0, #0x400
  4045cc:	cmp	w0, #0x0
  4045d0:	b.eq	4045f4 <ferror@plt+0x2f44>  // b.none
  4045d4:	ldr	w0, [sp, #12]
  4045d8:	and	w0, w0, #0x8
  4045dc:	cmp	w0, #0x0
  4045e0:	b.eq	4045ec <ferror@plt+0x2f3c>  // b.none
  4045e4:	mov	w0, #0x73                  	// #115
  4045e8:	b	404610 <ferror@plt+0x2f60>
  4045ec:	mov	w0, #0x53                  	// #83
  4045f0:	b	404610 <ferror@plt+0x2f60>
  4045f4:	ldr	w0, [sp, #12]
  4045f8:	and	w0, w0, #0x8
  4045fc:	cmp	w0, #0x0
  404600:	b.eq	40460c <ferror@plt+0x2f5c>  // b.none
  404604:	mov	w0, #0x78                  	// #120
  404608:	b	404610 <ferror@plt+0x2f60>
  40460c:	mov	w0, #0x2d                  	// #45
  404610:	ldrh	w1, [sp, #30]
  404614:	add	w2, w1, #0x1
  404618:	strh	w2, [sp, #30]
  40461c:	and	x1, x1, #0xffff
  404620:	ldr	x2, [sp]
  404624:	add	x1, x2, x1
  404628:	strb	w0, [x1]
  40462c:	ldr	w0, [sp, #12]
  404630:	and	w0, w0, #0x4
  404634:	cmp	w0, #0x0
  404638:	b.eq	404644 <ferror@plt+0x2f94>  // b.none
  40463c:	mov	w0, #0x72                  	// #114
  404640:	b	404648 <ferror@plt+0x2f98>
  404644:	mov	w0, #0x2d                  	// #45
  404648:	ldrh	w1, [sp, #30]
  40464c:	add	w2, w1, #0x1
  404650:	strh	w2, [sp, #30]
  404654:	and	x1, x1, #0xffff
  404658:	ldr	x2, [sp]
  40465c:	add	x1, x2, x1
  404660:	strb	w0, [x1]
  404664:	ldr	w0, [sp, #12]
  404668:	and	w0, w0, #0x2
  40466c:	cmp	w0, #0x0
  404670:	b.eq	40467c <ferror@plt+0x2fcc>  // b.none
  404674:	mov	w0, #0x77                  	// #119
  404678:	b	404680 <ferror@plt+0x2fd0>
  40467c:	mov	w0, #0x2d                  	// #45
  404680:	ldrh	w1, [sp, #30]
  404684:	add	w2, w1, #0x1
  404688:	strh	w2, [sp, #30]
  40468c:	and	x1, x1, #0xffff
  404690:	ldr	x2, [sp]
  404694:	add	x1, x2, x1
  404698:	strb	w0, [x1]
  40469c:	ldr	w0, [sp, #12]
  4046a0:	and	w0, w0, #0x200
  4046a4:	cmp	w0, #0x0
  4046a8:	b.eq	4046cc <ferror@plt+0x301c>  // b.none
  4046ac:	ldr	w0, [sp, #12]
  4046b0:	and	w0, w0, #0x1
  4046b4:	cmp	w0, #0x0
  4046b8:	b.eq	4046c4 <ferror@plt+0x3014>  // b.none
  4046bc:	mov	w0, #0x74                  	// #116
  4046c0:	b	4046e8 <ferror@plt+0x3038>
  4046c4:	mov	w0, #0x54                  	// #84
  4046c8:	b	4046e8 <ferror@plt+0x3038>
  4046cc:	ldr	w0, [sp, #12]
  4046d0:	and	w0, w0, #0x1
  4046d4:	cmp	w0, #0x0
  4046d8:	b.eq	4046e4 <ferror@plt+0x3034>  // b.none
  4046dc:	mov	w0, #0x78                  	// #120
  4046e0:	b	4046e8 <ferror@plt+0x3038>
  4046e4:	mov	w0, #0x2d                  	// #45
  4046e8:	ldrh	w1, [sp, #30]
  4046ec:	add	w2, w1, #0x1
  4046f0:	strh	w2, [sp, #30]
  4046f4:	and	x1, x1, #0xffff
  4046f8:	ldr	x2, [sp]
  4046fc:	add	x1, x2, x1
  404700:	strb	w0, [x1]
  404704:	ldrh	w0, [sp, #30]
  404708:	ldr	x1, [sp]
  40470c:	add	x0, x1, x0
  404710:	strb	wzr, [x0]
  404714:	ldr	x0, [sp]
  404718:	add	sp, sp, #0x20
  40471c:	ret
  404720:	sub	sp, sp, #0x20
  404724:	str	x0, [sp, #8]
  404728:	mov	w0, #0xa                   	// #10
  40472c:	str	w0, [sp, #28]
  404730:	b	404758 <ferror@plt+0x30a8>
  404734:	ldr	w0, [sp, #28]
  404738:	mov	x1, #0x1                   	// #1
  40473c:	lsl	x0, x1, x0
  404740:	ldr	x1, [sp, #8]
  404744:	cmp	x1, x0
  404748:	b.cc	404768 <ferror@plt+0x30b8>  // b.lo, b.ul, b.last
  40474c:	ldr	w0, [sp, #28]
  404750:	add	w0, w0, #0xa
  404754:	str	w0, [sp, #28]
  404758:	ldr	w0, [sp, #28]
  40475c:	cmp	w0, #0x3c
  404760:	b.le	404734 <ferror@plt+0x3084>
  404764:	b	40476c <ferror@plt+0x30bc>
  404768:	nop
  40476c:	ldr	w0, [sp, #28]
  404770:	sub	w0, w0, #0xa
  404774:	add	sp, sp, #0x20
  404778:	ret
  40477c:	stp	x29, x30, [sp, #-128]!
  404780:	mov	x29, sp
  404784:	str	w0, [sp, #28]
  404788:	str	x1, [sp, #16]
  40478c:	adrp	x0, 406000 <ferror@plt+0x4950>
  404790:	add	x0, x0, #0x358
  404794:	str	x0, [sp, #88]
  404798:	add	x0, sp, #0x20
  40479c:	str	x0, [sp, #104]
  4047a0:	ldr	w0, [sp, #28]
  4047a4:	and	w0, w0, #0x2
  4047a8:	cmp	w0, #0x0
  4047ac:	b.eq	4047c4 <ferror@plt+0x3114>  // b.none
  4047b0:	ldr	x0, [sp, #104]
  4047b4:	add	x1, x0, #0x1
  4047b8:	str	x1, [sp, #104]
  4047bc:	mov	w1, #0x20                  	// #32
  4047c0:	strb	w1, [x0]
  4047c4:	ldr	x0, [sp, #16]
  4047c8:	bl	404720 <ferror@plt+0x3070>
  4047cc:	str	w0, [sp, #84]
  4047d0:	ldr	w0, [sp, #84]
  4047d4:	cmp	w0, #0x0
  4047d8:	b.eq	404804 <ferror@plt+0x3154>  // b.none
  4047dc:	ldr	w0, [sp, #84]
  4047e0:	mov	w1, #0x6667                	// #26215
  4047e4:	movk	w1, #0x6666, lsl #16
  4047e8:	smull	x1, w0, w1
  4047ec:	lsr	x1, x1, #32
  4047f0:	asr	w1, w1, #2
  4047f4:	asr	w0, w0, #31
  4047f8:	sub	w0, w1, w0
  4047fc:	sxtw	x0, w0
  404800:	b	404808 <ferror@plt+0x3158>
  404804:	mov	x0, #0x0                   	// #0
  404808:	ldr	x1, [sp, #88]
  40480c:	add	x0, x1, x0
  404810:	ldrb	w0, [x0]
  404814:	strb	w0, [sp, #83]
  404818:	ldr	w0, [sp, #84]
  40481c:	cmp	w0, #0x0
  404820:	b.eq	404834 <ferror@plt+0x3184>  // b.none
  404824:	ldr	w0, [sp, #84]
  404828:	ldr	x1, [sp, #16]
  40482c:	lsr	x0, x1, x0
  404830:	b	404838 <ferror@plt+0x3188>
  404834:	ldr	x0, [sp, #16]
  404838:	str	w0, [sp, #124]
  40483c:	ldr	w0, [sp, #84]
  404840:	cmp	w0, #0x0
  404844:	b.eq	404864 <ferror@plt+0x31b4>  // b.none
  404848:	ldr	w0, [sp, #84]
  40484c:	mov	x1, #0xffffffffffffffff    	// #-1
  404850:	lsl	x0, x1, x0
  404854:	mvn	x1, x0
  404858:	ldr	x0, [sp, #16]
  40485c:	and	x0, x1, x0
  404860:	b	404868 <ferror@plt+0x31b8>
  404864:	mov	x0, #0x0                   	// #0
  404868:	str	x0, [sp, #112]
  40486c:	ldr	x0, [sp, #104]
  404870:	add	x1, x0, #0x1
  404874:	str	x1, [sp, #104]
  404878:	ldrb	w1, [sp, #83]
  40487c:	strb	w1, [x0]
  404880:	ldr	w0, [sp, #28]
  404884:	and	w0, w0, #0x1
  404888:	cmp	w0, #0x0
  40488c:	b.eq	4048c4 <ferror@plt+0x3214>  // b.none
  404890:	ldrsb	w0, [sp, #83]
  404894:	cmp	w0, #0x42
  404898:	b.eq	4048c4 <ferror@plt+0x3214>  // b.none
  40489c:	ldr	x0, [sp, #104]
  4048a0:	add	x1, x0, #0x1
  4048a4:	str	x1, [sp, #104]
  4048a8:	mov	w1, #0x69                  	// #105
  4048ac:	strb	w1, [x0]
  4048b0:	ldr	x0, [sp, #104]
  4048b4:	add	x1, x0, #0x1
  4048b8:	str	x1, [sp, #104]
  4048bc:	mov	w1, #0x42                  	// #66
  4048c0:	strb	w1, [x0]
  4048c4:	ldr	x0, [sp, #104]
  4048c8:	strb	wzr, [x0]
  4048cc:	ldr	x0, [sp, #112]
  4048d0:	cmp	x0, #0x0
  4048d4:	b.eq	4049ac <ferror@plt+0x32fc>  // b.none
  4048d8:	ldr	w0, [sp, #28]
  4048dc:	and	w0, w0, #0x4
  4048e0:	cmp	w0, #0x0
  4048e4:	b.eq	40495c <ferror@plt+0x32ac>  // b.none
  4048e8:	ldr	w0, [sp, #84]
  4048ec:	sub	w0, w0, #0xa
  4048f0:	ldr	x1, [sp, #112]
  4048f4:	lsr	x0, x1, x0
  4048f8:	add	x1, x0, #0x5
  4048fc:	mov	x0, #0xcccccccccccccccc    	// #-3689348814741910324
  404900:	movk	x0, #0xcccd
  404904:	umulh	x0, x1, x0
  404908:	lsr	x0, x0, #3
  40490c:	str	x0, [sp, #112]
  404910:	ldr	x2, [sp, #112]
  404914:	mov	x0, #0xcccccccccccccccc    	// #-3689348814741910324
  404918:	movk	x0, #0xcccd
  40491c:	umulh	x0, x2, x0
  404920:	lsr	x1, x0, #3
  404924:	mov	x0, x1
  404928:	lsl	x0, x0, #2
  40492c:	add	x0, x0, x1
  404930:	lsl	x0, x0, #1
  404934:	sub	x1, x2, x0
  404938:	cmp	x1, #0x0
  40493c:	b.ne	4049ac <ferror@plt+0x32fc>  // b.any
  404940:	ldr	x1, [sp, #112]
  404944:	mov	x0, #0xcccccccccccccccc    	// #-3689348814741910324
  404948:	movk	x0, #0xcccd
  40494c:	umulh	x0, x1, x0
  404950:	lsr	x0, x0, #3
  404954:	str	x0, [sp, #112]
  404958:	b	4049ac <ferror@plt+0x32fc>
  40495c:	ldr	w0, [sp, #84]
  404960:	sub	w0, w0, #0xa
  404964:	ldr	x1, [sp, #112]
  404968:	lsr	x0, x1, x0
  40496c:	add	x0, x0, #0x32
  404970:	lsr	x1, x0, #2
  404974:	mov	x0, #0xf5c3                	// #62915
  404978:	movk	x0, #0x5c28, lsl #16
  40497c:	movk	x0, #0xc28f, lsl #32
  404980:	movk	x0, #0x28f5, lsl #48
  404984:	umulh	x0, x1, x0
  404988:	lsr	x0, x0, #2
  40498c:	str	x0, [sp, #112]
  404990:	ldr	x0, [sp, #112]
  404994:	cmp	x0, #0xa
  404998:	b.ne	4049ac <ferror@plt+0x32fc>  // b.any
  40499c:	ldr	w0, [sp, #124]
  4049a0:	add	w0, w0, #0x1
  4049a4:	str	w0, [sp, #124]
  4049a8:	str	xzr, [sp, #112]
  4049ac:	ldr	x0, [sp, #112]
  4049b0:	cmp	x0, #0x0
  4049b4:	b.eq	404a38 <ferror@plt+0x3388>  // b.none
  4049b8:	bl	401400 <localeconv@plt>
  4049bc:	str	x0, [sp, #72]
  4049c0:	ldr	x0, [sp, #72]
  4049c4:	cmp	x0, #0x0
  4049c8:	b.eq	4049d8 <ferror@plt+0x3328>  // b.none
  4049cc:	ldr	x0, [sp, #72]
  4049d0:	ldr	x0, [x0]
  4049d4:	b	4049dc <ferror@plt+0x332c>
  4049d8:	mov	x0, #0x0                   	// #0
  4049dc:	str	x0, [sp, #96]
  4049e0:	ldr	x0, [sp, #96]
  4049e4:	cmp	x0, #0x0
  4049e8:	b.eq	4049fc <ferror@plt+0x334c>  // b.none
  4049ec:	ldr	x0, [sp, #96]
  4049f0:	ldrsb	w0, [x0]
  4049f4:	cmp	w0, #0x0
  4049f8:	b.ne	404a08 <ferror@plt+0x3358>  // b.any
  4049fc:	adrp	x0, 406000 <ferror@plt+0x4950>
  404a00:	add	x0, x0, #0x360
  404a04:	str	x0, [sp, #96]
  404a08:	add	x0, sp, #0x20
  404a0c:	add	x7, sp, #0x28
  404a10:	mov	x6, x0
  404a14:	ldr	x5, [sp, #112]
  404a18:	ldr	x4, [sp, #96]
  404a1c:	ldr	w3, [sp, #124]
  404a20:	adrp	x0, 406000 <ferror@plt+0x4950>
  404a24:	add	x2, x0, #0x368
  404a28:	mov	x1, #0x20                  	// #32
  404a2c:	mov	x0, x7
  404a30:	bl	4013f0 <snprintf@plt>
  404a34:	b	404a5c <ferror@plt+0x33ac>
  404a38:	add	x0, sp, #0x20
  404a3c:	add	x5, sp, #0x28
  404a40:	mov	x4, x0
  404a44:	ldr	w3, [sp, #124]
  404a48:	adrp	x0, 406000 <ferror@plt+0x4950>
  404a4c:	add	x2, x0, #0x378
  404a50:	mov	x1, #0x20                  	// #32
  404a54:	mov	x0, x5
  404a58:	bl	4013f0 <snprintf@plt>
  404a5c:	add	x0, sp, #0x28
  404a60:	bl	4014b0 <strdup@plt>
  404a64:	ldp	x29, x30, [sp], #128
  404a68:	ret
  404a6c:	stp	x29, x30, [sp, #-96]!
  404a70:	mov	x29, sp
  404a74:	str	x0, [sp, #40]
  404a78:	str	x1, [sp, #32]
  404a7c:	str	x2, [sp, #24]
  404a80:	str	x3, [sp, #16]
  404a84:	str	xzr, [sp, #88]
  404a88:	str	xzr, [sp, #72]
  404a8c:	ldr	x0, [sp, #40]
  404a90:	cmp	x0, #0x0
  404a94:	b.eq	404acc <ferror@plt+0x341c>  // b.none
  404a98:	ldr	x0, [sp, #40]
  404a9c:	ldrsb	w0, [x0]
  404aa0:	cmp	w0, #0x0
  404aa4:	b.eq	404acc <ferror@plt+0x341c>  // b.none
  404aa8:	ldr	x0, [sp, #32]
  404aac:	cmp	x0, #0x0
  404ab0:	b.eq	404acc <ferror@plt+0x341c>  // b.none
  404ab4:	ldr	x0, [sp, #24]
  404ab8:	cmp	x0, #0x0
  404abc:	b.eq	404acc <ferror@plt+0x341c>  // b.none
  404ac0:	ldr	x0, [sp, #16]
  404ac4:	cmp	x0, #0x0
  404ac8:	b.ne	404ad4 <ferror@plt+0x3424>  // b.any
  404acc:	mov	w0, #0xffffffff            	// #-1
  404ad0:	b	404c28 <ferror@plt+0x3578>
  404ad4:	ldr	x0, [sp, #40]
  404ad8:	str	x0, [sp, #80]
  404adc:	b	404c00 <ferror@plt+0x3550>
  404ae0:	str	xzr, [sp, #64]
  404ae4:	ldr	x1, [sp, #72]
  404ae8:	ldr	x0, [sp, #24]
  404aec:	cmp	x1, x0
  404af0:	b.cc	404afc <ferror@plt+0x344c>  // b.lo, b.ul, b.last
  404af4:	mov	w0, #0xfffffffe            	// #-2
  404af8:	b	404c28 <ferror@plt+0x3578>
  404afc:	ldr	x0, [sp, #88]
  404b00:	cmp	x0, #0x0
  404b04:	b.ne	404b10 <ferror@plt+0x3460>  // b.any
  404b08:	ldr	x0, [sp, #80]
  404b0c:	str	x0, [sp, #88]
  404b10:	ldr	x0, [sp, #80]
  404b14:	ldrsb	w0, [x0]
  404b18:	cmp	w0, #0x2c
  404b1c:	b.ne	404b28 <ferror@plt+0x3478>  // b.any
  404b20:	ldr	x0, [sp, #80]
  404b24:	str	x0, [sp, #64]
  404b28:	ldr	x0, [sp, #80]
  404b2c:	add	x0, x0, #0x1
  404b30:	ldrsb	w0, [x0]
  404b34:	cmp	w0, #0x0
  404b38:	b.ne	404b48 <ferror@plt+0x3498>  // b.any
  404b3c:	ldr	x0, [sp, #80]
  404b40:	add	x0, x0, #0x1
  404b44:	str	x0, [sp, #64]
  404b48:	ldr	x0, [sp, #88]
  404b4c:	cmp	x0, #0x0
  404b50:	b.eq	404bf0 <ferror@plt+0x3540>  // b.none
  404b54:	ldr	x0, [sp, #64]
  404b58:	cmp	x0, #0x0
  404b5c:	b.eq	404bf0 <ferror@plt+0x3540>  // b.none
  404b60:	ldr	x1, [sp, #64]
  404b64:	ldr	x0, [sp, #88]
  404b68:	cmp	x1, x0
  404b6c:	b.hi	404b78 <ferror@plt+0x34c8>  // b.pmore
  404b70:	mov	w0, #0xffffffff            	// #-1
  404b74:	b	404c28 <ferror@plt+0x3578>
  404b78:	ldr	x1, [sp, #64]
  404b7c:	ldr	x0, [sp, #88]
  404b80:	sub	x0, x1, x0
  404b84:	ldr	x2, [sp, #16]
  404b88:	mov	x1, x0
  404b8c:	ldr	x0, [sp, #88]
  404b90:	blr	x2
  404b94:	str	w0, [sp, #60]
  404b98:	ldr	w0, [sp, #60]
  404b9c:	cmn	w0, #0x1
  404ba0:	b.ne	404bac <ferror@plt+0x34fc>  // b.any
  404ba4:	mov	w0, #0xffffffff            	// #-1
  404ba8:	b	404c28 <ferror@plt+0x3578>
  404bac:	ldr	x0, [sp, #72]
  404bb0:	add	x1, x0, #0x1
  404bb4:	str	x1, [sp, #72]
  404bb8:	lsl	x0, x0, #2
  404bbc:	ldr	x1, [sp, #32]
  404bc0:	add	x0, x1, x0
  404bc4:	ldr	w1, [sp, #60]
  404bc8:	str	w1, [x0]
  404bcc:	str	xzr, [sp, #88]
  404bd0:	ldr	x0, [sp, #64]
  404bd4:	cmp	x0, #0x0
  404bd8:	b.eq	404bf4 <ferror@plt+0x3544>  // b.none
  404bdc:	ldr	x0, [sp, #64]
  404be0:	ldrsb	w0, [x0]
  404be4:	cmp	w0, #0x0
  404be8:	b.eq	404c20 <ferror@plt+0x3570>  // b.none
  404bec:	b	404bf4 <ferror@plt+0x3544>
  404bf0:	nop
  404bf4:	ldr	x0, [sp, #80]
  404bf8:	add	x0, x0, #0x1
  404bfc:	str	x0, [sp, #80]
  404c00:	ldr	x0, [sp, #80]
  404c04:	cmp	x0, #0x0
  404c08:	b.eq	404c24 <ferror@plt+0x3574>  // b.none
  404c0c:	ldr	x0, [sp, #80]
  404c10:	ldrsb	w0, [x0]
  404c14:	cmp	w0, #0x0
  404c18:	b.ne	404ae0 <ferror@plt+0x3430>  // b.any
  404c1c:	b	404c24 <ferror@plt+0x3574>
  404c20:	nop
  404c24:	ldr	x0, [sp, #72]
  404c28:	ldp	x29, x30, [sp], #96
  404c2c:	ret
  404c30:	stp	x29, x30, [sp, #-80]!
  404c34:	mov	x29, sp
  404c38:	str	x0, [sp, #56]
  404c3c:	str	x1, [sp, #48]
  404c40:	str	x2, [sp, #40]
  404c44:	str	x3, [sp, #32]
  404c48:	str	x4, [sp, #24]
  404c4c:	ldr	x0, [sp, #56]
  404c50:	cmp	x0, #0x0
  404c54:	b.eq	404c88 <ferror@plt+0x35d8>  // b.none
  404c58:	ldr	x0, [sp, #56]
  404c5c:	ldrsb	w0, [x0]
  404c60:	cmp	w0, #0x0
  404c64:	b.eq	404c88 <ferror@plt+0x35d8>  // b.none
  404c68:	ldr	x0, [sp, #32]
  404c6c:	cmp	x0, #0x0
  404c70:	b.eq	404c88 <ferror@plt+0x35d8>  // b.none
  404c74:	ldr	x0, [sp, #32]
  404c78:	ldr	x0, [x0]
  404c7c:	ldr	x1, [sp, #40]
  404c80:	cmp	x1, x0
  404c84:	b.cs	404c90 <ferror@plt+0x35e0>  // b.hs, b.nlast
  404c88:	mov	w0, #0xffffffff            	// #-1
  404c8c:	b	404d24 <ferror@plt+0x3674>
  404c90:	ldr	x0, [sp, #56]
  404c94:	ldrsb	w0, [x0]
  404c98:	cmp	w0, #0x2b
  404c9c:	b.ne	404cb0 <ferror@plt+0x3600>  // b.any
  404ca0:	ldr	x0, [sp, #56]
  404ca4:	add	x0, x0, #0x1
  404ca8:	str	x0, [sp, #72]
  404cac:	b	404cc0 <ferror@plt+0x3610>
  404cb0:	ldr	x0, [sp, #56]
  404cb4:	str	x0, [sp, #72]
  404cb8:	ldr	x0, [sp, #32]
  404cbc:	str	xzr, [x0]
  404cc0:	ldr	x0, [sp, #32]
  404cc4:	ldr	x0, [x0]
  404cc8:	lsl	x0, x0, #2
  404ccc:	ldr	x1, [sp, #48]
  404cd0:	add	x4, x1, x0
  404cd4:	ldr	x0, [sp, #32]
  404cd8:	ldr	x0, [x0]
  404cdc:	ldr	x1, [sp, #40]
  404ce0:	sub	x0, x1, x0
  404ce4:	ldr	x3, [sp, #24]
  404ce8:	mov	x2, x0
  404cec:	mov	x1, x4
  404cf0:	ldr	x0, [sp, #72]
  404cf4:	bl	404a6c <ferror@plt+0x33bc>
  404cf8:	str	w0, [sp, #68]
  404cfc:	ldr	w0, [sp, #68]
  404d00:	cmp	w0, #0x0
  404d04:	b.le	404d20 <ferror@plt+0x3670>
  404d08:	ldr	x0, [sp, #32]
  404d0c:	ldr	x1, [x0]
  404d10:	ldrsw	x0, [sp, #68]
  404d14:	add	x1, x1, x0
  404d18:	ldr	x0, [sp, #32]
  404d1c:	str	x1, [x0]
  404d20:	ldr	w0, [sp, #68]
  404d24:	ldp	x29, x30, [sp], #80
  404d28:	ret
  404d2c:	stp	x29, x30, [sp, #-80]!
  404d30:	mov	x29, sp
  404d34:	str	x0, [sp, #40]
  404d38:	str	x1, [sp, #32]
  404d3c:	str	x2, [sp, #24]
  404d40:	str	xzr, [sp, #72]
  404d44:	ldr	x0, [sp, #40]
  404d48:	cmp	x0, #0x0
  404d4c:	b.eq	404d68 <ferror@plt+0x36b8>  // b.none
  404d50:	ldr	x0, [sp, #24]
  404d54:	cmp	x0, #0x0
  404d58:	b.eq	404d68 <ferror@plt+0x36b8>  // b.none
  404d5c:	ldr	x0, [sp, #32]
  404d60:	cmp	x0, #0x0
  404d64:	b.ne	404d70 <ferror@plt+0x36c0>  // b.any
  404d68:	mov	w0, #0xffffffea            	// #-22
  404d6c:	b	404eec <ferror@plt+0x383c>
  404d70:	ldr	x0, [sp, #40]
  404d74:	str	x0, [sp, #64]
  404d78:	b	404ec4 <ferror@plt+0x3814>
  404d7c:	str	xzr, [sp, #56]
  404d80:	ldr	x0, [sp, #72]
  404d84:	cmp	x0, #0x0
  404d88:	b.ne	404d94 <ferror@plt+0x36e4>  // b.any
  404d8c:	ldr	x0, [sp, #64]
  404d90:	str	x0, [sp, #72]
  404d94:	ldr	x0, [sp, #64]
  404d98:	ldrsb	w0, [x0]
  404d9c:	cmp	w0, #0x2c
  404da0:	b.ne	404dac <ferror@plt+0x36fc>  // b.any
  404da4:	ldr	x0, [sp, #64]
  404da8:	str	x0, [sp, #56]
  404dac:	ldr	x0, [sp, #64]
  404db0:	add	x0, x0, #0x1
  404db4:	ldrsb	w0, [x0]
  404db8:	cmp	w0, #0x0
  404dbc:	b.ne	404dcc <ferror@plt+0x371c>  // b.any
  404dc0:	ldr	x0, [sp, #64]
  404dc4:	add	x0, x0, #0x1
  404dc8:	str	x0, [sp, #56]
  404dcc:	ldr	x0, [sp, #72]
  404dd0:	cmp	x0, #0x0
  404dd4:	b.eq	404eb4 <ferror@plt+0x3804>  // b.none
  404dd8:	ldr	x0, [sp, #56]
  404ddc:	cmp	x0, #0x0
  404de0:	b.eq	404eb4 <ferror@plt+0x3804>  // b.none
  404de4:	ldr	x1, [sp, #56]
  404de8:	ldr	x0, [sp, #72]
  404dec:	cmp	x1, x0
  404df0:	b.hi	404dfc <ferror@plt+0x374c>  // b.pmore
  404df4:	mov	w0, #0xffffffff            	// #-1
  404df8:	b	404eec <ferror@plt+0x383c>
  404dfc:	ldr	x1, [sp, #56]
  404e00:	ldr	x0, [sp, #72]
  404e04:	sub	x0, x1, x0
  404e08:	ldr	x2, [sp, #24]
  404e0c:	mov	x1, x0
  404e10:	ldr	x0, [sp, #72]
  404e14:	blr	x2
  404e18:	str	w0, [sp, #52]
  404e1c:	ldr	w0, [sp, #52]
  404e20:	cmp	w0, #0x0
  404e24:	b.ge	404e30 <ferror@plt+0x3780>  // b.tcont
  404e28:	ldr	w0, [sp, #52]
  404e2c:	b	404eec <ferror@plt+0x383c>
  404e30:	ldr	w0, [sp, #52]
  404e34:	add	w1, w0, #0x7
  404e38:	cmp	w0, #0x0
  404e3c:	csel	w0, w1, w0, lt  // lt = tstop
  404e40:	asr	w0, w0, #3
  404e44:	mov	w3, w0
  404e48:	sxtw	x0, w3
  404e4c:	ldr	x1, [sp, #32]
  404e50:	add	x0, x1, x0
  404e54:	ldrsb	w2, [x0]
  404e58:	ldr	w0, [sp, #52]
  404e5c:	negs	w1, w0
  404e60:	and	w0, w0, #0x7
  404e64:	and	w1, w1, #0x7
  404e68:	csneg	w0, w0, w1, mi  // mi = first
  404e6c:	mov	w1, #0x1                   	// #1
  404e70:	lsl	w0, w1, w0
  404e74:	sxtb	w1, w0
  404e78:	sxtw	x0, w3
  404e7c:	ldr	x3, [sp, #32]
  404e80:	add	x0, x3, x0
  404e84:	orr	w1, w2, w1
  404e88:	sxtb	w1, w1
  404e8c:	strb	w1, [x0]
  404e90:	str	xzr, [sp, #72]
  404e94:	ldr	x0, [sp, #56]
  404e98:	cmp	x0, #0x0
  404e9c:	b.eq	404eb8 <ferror@plt+0x3808>  // b.none
  404ea0:	ldr	x0, [sp, #56]
  404ea4:	ldrsb	w0, [x0]
  404ea8:	cmp	w0, #0x0
  404eac:	b.eq	404ee4 <ferror@plt+0x3834>  // b.none
  404eb0:	b	404eb8 <ferror@plt+0x3808>
  404eb4:	nop
  404eb8:	ldr	x0, [sp, #64]
  404ebc:	add	x0, x0, #0x1
  404ec0:	str	x0, [sp, #64]
  404ec4:	ldr	x0, [sp, #64]
  404ec8:	cmp	x0, #0x0
  404ecc:	b.eq	404ee8 <ferror@plt+0x3838>  // b.none
  404ed0:	ldr	x0, [sp, #64]
  404ed4:	ldrsb	w0, [x0]
  404ed8:	cmp	w0, #0x0
  404edc:	b.ne	404d7c <ferror@plt+0x36cc>  // b.any
  404ee0:	b	404ee8 <ferror@plt+0x3838>
  404ee4:	nop
  404ee8:	mov	w0, #0x0                   	// #0
  404eec:	ldp	x29, x30, [sp], #80
  404ef0:	ret
  404ef4:	stp	x29, x30, [sp, #-80]!
  404ef8:	mov	x29, sp
  404efc:	str	x0, [sp, #40]
  404f00:	str	x1, [sp, #32]
  404f04:	str	x2, [sp, #24]
  404f08:	str	xzr, [sp, #72]
  404f0c:	ldr	x0, [sp, #40]
  404f10:	cmp	x0, #0x0
  404f14:	b.eq	404f30 <ferror@plt+0x3880>  // b.none
  404f18:	ldr	x0, [sp, #24]
  404f1c:	cmp	x0, #0x0
  404f20:	b.eq	404f30 <ferror@plt+0x3880>  // b.none
  404f24:	ldr	x0, [sp, #32]
  404f28:	cmp	x0, #0x0
  404f2c:	b.ne	404f38 <ferror@plt+0x3888>  // b.any
  404f30:	mov	w0, #0xffffffea            	// #-22
  404f34:	b	40506c <ferror@plt+0x39bc>
  404f38:	ldr	x0, [sp, #40]
  404f3c:	str	x0, [sp, #64]
  404f40:	b	405044 <ferror@plt+0x3994>
  404f44:	str	xzr, [sp, #56]
  404f48:	ldr	x0, [sp, #72]
  404f4c:	cmp	x0, #0x0
  404f50:	b.ne	404f5c <ferror@plt+0x38ac>  // b.any
  404f54:	ldr	x0, [sp, #64]
  404f58:	str	x0, [sp, #72]
  404f5c:	ldr	x0, [sp, #64]
  404f60:	ldrsb	w0, [x0]
  404f64:	cmp	w0, #0x2c
  404f68:	b.ne	404f74 <ferror@plt+0x38c4>  // b.any
  404f6c:	ldr	x0, [sp, #64]
  404f70:	str	x0, [sp, #56]
  404f74:	ldr	x0, [sp, #64]
  404f78:	add	x0, x0, #0x1
  404f7c:	ldrsb	w0, [x0]
  404f80:	cmp	w0, #0x0
  404f84:	b.ne	404f94 <ferror@plt+0x38e4>  // b.any
  404f88:	ldr	x0, [sp, #64]
  404f8c:	add	x0, x0, #0x1
  404f90:	str	x0, [sp, #56]
  404f94:	ldr	x0, [sp, #72]
  404f98:	cmp	x0, #0x0
  404f9c:	b.eq	405034 <ferror@plt+0x3984>  // b.none
  404fa0:	ldr	x0, [sp, #56]
  404fa4:	cmp	x0, #0x0
  404fa8:	b.eq	405034 <ferror@plt+0x3984>  // b.none
  404fac:	ldr	x1, [sp, #56]
  404fb0:	ldr	x0, [sp, #72]
  404fb4:	cmp	x1, x0
  404fb8:	b.hi	404fc4 <ferror@plt+0x3914>  // b.pmore
  404fbc:	mov	w0, #0xffffffff            	// #-1
  404fc0:	b	40506c <ferror@plt+0x39bc>
  404fc4:	ldr	x1, [sp, #56]
  404fc8:	ldr	x0, [sp, #72]
  404fcc:	sub	x0, x1, x0
  404fd0:	ldr	x2, [sp, #24]
  404fd4:	mov	x1, x0
  404fd8:	ldr	x0, [sp, #72]
  404fdc:	blr	x2
  404fe0:	str	x0, [sp, #48]
  404fe4:	ldr	x0, [sp, #48]
  404fe8:	cmp	x0, #0x0
  404fec:	b.ge	404ff8 <ferror@plt+0x3948>  // b.tcont
  404ff0:	ldr	x0, [sp, #48]
  404ff4:	b	40506c <ferror@plt+0x39bc>
  404ff8:	ldr	x0, [sp, #32]
  404ffc:	ldr	x1, [x0]
  405000:	ldr	x0, [sp, #48]
  405004:	orr	x1, x1, x0
  405008:	ldr	x0, [sp, #32]
  40500c:	str	x1, [x0]
  405010:	str	xzr, [sp, #72]
  405014:	ldr	x0, [sp, #56]
  405018:	cmp	x0, #0x0
  40501c:	b.eq	405038 <ferror@plt+0x3988>  // b.none
  405020:	ldr	x0, [sp, #56]
  405024:	ldrsb	w0, [x0]
  405028:	cmp	w0, #0x0
  40502c:	b.eq	405064 <ferror@plt+0x39b4>  // b.none
  405030:	b	405038 <ferror@plt+0x3988>
  405034:	nop
  405038:	ldr	x0, [sp, #64]
  40503c:	add	x0, x0, #0x1
  405040:	str	x0, [sp, #64]
  405044:	ldr	x0, [sp, #64]
  405048:	cmp	x0, #0x0
  40504c:	b.eq	405068 <ferror@plt+0x39b8>  // b.none
  405050:	ldr	x0, [sp, #64]
  405054:	ldrsb	w0, [x0]
  405058:	cmp	w0, #0x0
  40505c:	b.ne	404f44 <ferror@plt+0x3894>  // b.any
  405060:	b	405068 <ferror@plt+0x39b8>
  405064:	nop
  405068:	mov	w0, #0x0                   	// #0
  40506c:	ldp	x29, x30, [sp], #80
  405070:	ret
  405074:	stp	x29, x30, [sp, #-64]!
  405078:	mov	x29, sp
  40507c:	str	x0, [sp, #40]
  405080:	str	x1, [sp, #32]
  405084:	str	x2, [sp, #24]
  405088:	str	w3, [sp, #20]
  40508c:	str	xzr, [sp, #56]
  405090:	ldr	x0, [sp, #40]
  405094:	cmp	x0, #0x0
  405098:	b.ne	4050a4 <ferror@plt+0x39f4>  // b.any
  40509c:	mov	w0, #0x0                   	// #0
  4050a0:	b	405280 <ferror@plt+0x3bd0>
  4050a4:	ldr	x0, [sp, #32]
  4050a8:	ldr	w1, [sp, #20]
  4050ac:	str	w1, [x0]
  4050b0:	ldr	x0, [sp, #32]
  4050b4:	ldr	w1, [x0]
  4050b8:	ldr	x0, [sp, #24]
  4050bc:	str	w1, [x0]
  4050c0:	bl	401640 <__errno_location@plt>
  4050c4:	str	wzr, [x0]
  4050c8:	ldr	x0, [sp, #40]
  4050cc:	ldrsb	w0, [x0]
  4050d0:	cmp	w0, #0x3a
  4050d4:	b.ne	405148 <ferror@plt+0x3a98>  // b.any
  4050d8:	ldr	x0, [sp, #40]
  4050dc:	add	x0, x0, #0x1
  4050e0:	str	x0, [sp, #40]
  4050e4:	add	x0, sp, #0x38
  4050e8:	mov	w2, #0xa                   	// #10
  4050ec:	mov	x1, x0
  4050f0:	ldr	x0, [sp, #40]
  4050f4:	bl	401560 <strtol@plt>
  4050f8:	mov	w1, w0
  4050fc:	ldr	x0, [sp, #24]
  405100:	str	w1, [x0]
  405104:	bl	401640 <__errno_location@plt>
  405108:	ldr	w0, [x0]
  40510c:	cmp	w0, #0x0
  405110:	b.ne	405140 <ferror@plt+0x3a90>  // b.any
  405114:	ldr	x0, [sp, #56]
  405118:	cmp	x0, #0x0
  40511c:	b.eq	405140 <ferror@plt+0x3a90>  // b.none
  405120:	ldr	x0, [sp, #56]
  405124:	ldrsb	w0, [x0]
  405128:	cmp	w0, #0x0
  40512c:	b.ne	405140 <ferror@plt+0x3a90>  // b.any
  405130:	ldr	x0, [sp, #56]
  405134:	ldr	x1, [sp, #40]
  405138:	cmp	x1, x0
  40513c:	b.ne	40527c <ferror@plt+0x3bcc>  // b.any
  405140:	mov	w0, #0xffffffff            	// #-1
  405144:	b	405280 <ferror@plt+0x3bd0>
  405148:	add	x0, sp, #0x38
  40514c:	mov	w2, #0xa                   	// #10
  405150:	mov	x1, x0
  405154:	ldr	x0, [sp, #40]
  405158:	bl	401560 <strtol@plt>
  40515c:	mov	w1, w0
  405160:	ldr	x0, [sp, #32]
  405164:	str	w1, [x0]
  405168:	ldr	x0, [sp, #32]
  40516c:	ldr	w1, [x0]
  405170:	ldr	x0, [sp, #24]
  405174:	str	w1, [x0]
  405178:	bl	401640 <__errno_location@plt>
  40517c:	ldr	w0, [x0]
  405180:	cmp	w0, #0x0
  405184:	b.ne	4051a4 <ferror@plt+0x3af4>  // b.any
  405188:	ldr	x0, [sp, #56]
  40518c:	cmp	x0, #0x0
  405190:	b.eq	4051a4 <ferror@plt+0x3af4>  // b.none
  405194:	ldr	x0, [sp, #56]
  405198:	ldr	x1, [sp, #40]
  40519c:	cmp	x1, x0
  4051a0:	b.ne	4051ac <ferror@plt+0x3afc>  // b.any
  4051a4:	mov	w0, #0xffffffff            	// #-1
  4051a8:	b	405280 <ferror@plt+0x3bd0>
  4051ac:	ldr	x0, [sp, #56]
  4051b0:	ldrsb	w0, [x0]
  4051b4:	cmp	w0, #0x3a
  4051b8:	b.ne	4051e0 <ferror@plt+0x3b30>  // b.any
  4051bc:	ldr	x0, [sp, #56]
  4051c0:	add	x0, x0, #0x1
  4051c4:	ldrsb	w0, [x0]
  4051c8:	cmp	w0, #0x0
  4051cc:	b.ne	4051e0 <ferror@plt+0x3b30>  // b.any
  4051d0:	ldr	x0, [sp, #24]
  4051d4:	ldr	w1, [sp, #20]
  4051d8:	str	w1, [x0]
  4051dc:	b	40527c <ferror@plt+0x3bcc>
  4051e0:	ldr	x0, [sp, #56]
  4051e4:	ldrsb	w0, [x0]
  4051e8:	cmp	w0, #0x2d
  4051ec:	b.eq	405200 <ferror@plt+0x3b50>  // b.none
  4051f0:	ldr	x0, [sp, #56]
  4051f4:	ldrsb	w0, [x0]
  4051f8:	cmp	w0, #0x3a
  4051fc:	b.ne	40527c <ferror@plt+0x3bcc>  // b.any
  405200:	ldr	x0, [sp, #56]
  405204:	add	x0, x0, #0x1
  405208:	str	x0, [sp, #40]
  40520c:	str	xzr, [sp, #56]
  405210:	bl	401640 <__errno_location@plt>
  405214:	str	wzr, [x0]
  405218:	add	x0, sp, #0x38
  40521c:	mov	w2, #0xa                   	// #10
  405220:	mov	x1, x0
  405224:	ldr	x0, [sp, #40]
  405228:	bl	401560 <strtol@plt>
  40522c:	mov	w1, w0
  405230:	ldr	x0, [sp, #24]
  405234:	str	w1, [x0]
  405238:	bl	401640 <__errno_location@plt>
  40523c:	ldr	w0, [x0]
  405240:	cmp	w0, #0x0
  405244:	b.ne	405274 <ferror@plt+0x3bc4>  // b.any
  405248:	ldr	x0, [sp, #56]
  40524c:	cmp	x0, #0x0
  405250:	b.eq	405274 <ferror@plt+0x3bc4>  // b.none
  405254:	ldr	x0, [sp, #56]
  405258:	ldrsb	w0, [x0]
  40525c:	cmp	w0, #0x0
  405260:	b.ne	405274 <ferror@plt+0x3bc4>  // b.any
  405264:	ldr	x0, [sp, #56]
  405268:	ldr	x1, [sp, #40]
  40526c:	cmp	x1, x0
  405270:	b.ne	40527c <ferror@plt+0x3bcc>  // b.any
  405274:	mov	w0, #0xffffffff            	// #-1
  405278:	b	405280 <ferror@plt+0x3bd0>
  40527c:	mov	w0, #0x0                   	// #0
  405280:	ldp	x29, x30, [sp], #64
  405284:	ret
  405288:	sub	sp, sp, #0x20
  40528c:	str	x0, [sp, #8]
  405290:	str	x1, [sp]
  405294:	ldr	x0, [sp, #8]
  405298:	str	x0, [sp, #24]
  40529c:	ldr	x0, [sp]
  4052a0:	str	xzr, [x0]
  4052a4:	b	4052b4 <ferror@plt+0x3c04>
  4052a8:	ldr	x0, [sp, #24]
  4052ac:	add	x0, x0, #0x1
  4052b0:	str	x0, [sp, #24]
  4052b4:	ldr	x0, [sp, #24]
  4052b8:	cmp	x0, #0x0
  4052bc:	b.eq	4052e4 <ferror@plt+0x3c34>  // b.none
  4052c0:	ldr	x0, [sp, #24]
  4052c4:	ldrsb	w0, [x0]
  4052c8:	cmp	w0, #0x2f
  4052cc:	b.ne	4052e4 <ferror@plt+0x3c34>  // b.any
  4052d0:	ldr	x0, [sp, #24]
  4052d4:	add	x0, x0, #0x1
  4052d8:	ldrsb	w0, [x0]
  4052dc:	cmp	w0, #0x2f
  4052e0:	b.eq	4052a8 <ferror@plt+0x3bf8>  // b.none
  4052e4:	ldr	x0, [sp, #24]
  4052e8:	cmp	x0, #0x0
  4052ec:	b.eq	405300 <ferror@plt+0x3c50>  // b.none
  4052f0:	ldr	x0, [sp, #24]
  4052f4:	ldrsb	w0, [x0]
  4052f8:	cmp	w0, #0x0
  4052fc:	b.ne	405308 <ferror@plt+0x3c58>  // b.any
  405300:	mov	x0, #0x0                   	// #0
  405304:	b	405368 <ferror@plt+0x3cb8>
  405308:	ldr	x0, [sp]
  40530c:	mov	x1, #0x1                   	// #1
  405310:	str	x1, [x0]
  405314:	ldr	x0, [sp, #24]
  405318:	add	x0, x0, #0x1
  40531c:	str	x0, [sp, #16]
  405320:	b	405344 <ferror@plt+0x3c94>
  405324:	ldr	x0, [sp]
  405328:	ldr	x0, [x0]
  40532c:	add	x1, x0, #0x1
  405330:	ldr	x0, [sp]
  405334:	str	x1, [x0]
  405338:	ldr	x0, [sp, #16]
  40533c:	add	x0, x0, #0x1
  405340:	str	x0, [sp, #16]
  405344:	ldr	x0, [sp, #16]
  405348:	ldrsb	w0, [x0]
  40534c:	cmp	w0, #0x0
  405350:	b.eq	405364 <ferror@plt+0x3cb4>  // b.none
  405354:	ldr	x0, [sp, #16]
  405358:	ldrsb	w0, [x0]
  40535c:	cmp	w0, #0x2f
  405360:	b.ne	405324 <ferror@plt+0x3c74>  // b.any
  405364:	ldr	x0, [sp, #24]
  405368:	add	sp, sp, #0x20
  40536c:	ret
  405370:	stp	x29, x30, [sp, #-64]!
  405374:	mov	x29, sp
  405378:	str	x0, [sp, #24]
  40537c:	str	x1, [sp, #16]
  405380:	b	405480 <ferror@plt+0x3dd0>
  405384:	add	x0, sp, #0x28
  405388:	mov	x1, x0
  40538c:	ldr	x0, [sp, #24]
  405390:	bl	405288 <ferror@plt+0x3bd8>
  405394:	str	x0, [sp, #56]
  405398:	add	x0, sp, #0x20
  40539c:	mov	x1, x0
  4053a0:	ldr	x0, [sp, #16]
  4053a4:	bl	405288 <ferror@plt+0x3bd8>
  4053a8:	str	x0, [sp, #48]
  4053ac:	ldr	x1, [sp, #40]
  4053b0:	ldr	x0, [sp, #32]
  4053b4:	add	x0, x1, x0
  4053b8:	cmp	x0, #0x0
  4053bc:	b.ne	4053c8 <ferror@plt+0x3d18>  // b.any
  4053c0:	mov	w0, #0x1                   	// #1
  4053c4:	b	40549c <ferror@plt+0x3dec>
  4053c8:	ldr	x1, [sp, #40]
  4053cc:	ldr	x0, [sp, #32]
  4053d0:	add	x0, x1, x0
  4053d4:	cmp	x0, #0x1
  4053d8:	b.ne	40541c <ferror@plt+0x3d6c>  // b.any
  4053dc:	ldr	x0, [sp, #56]
  4053e0:	cmp	x0, #0x0
  4053e4:	b.eq	4053f8 <ferror@plt+0x3d48>  // b.none
  4053e8:	ldr	x0, [sp, #56]
  4053ec:	ldrsb	w0, [x0]
  4053f0:	cmp	w0, #0x2f
  4053f4:	b.eq	405414 <ferror@plt+0x3d64>  // b.none
  4053f8:	ldr	x0, [sp, #48]
  4053fc:	cmp	x0, #0x0
  405400:	b.eq	40541c <ferror@plt+0x3d6c>  // b.none
  405404:	ldr	x0, [sp, #48]
  405408:	ldrsb	w0, [x0]
  40540c:	cmp	w0, #0x2f
  405410:	b.ne	40541c <ferror@plt+0x3d6c>  // b.any
  405414:	mov	w0, #0x1                   	// #1
  405418:	b	40549c <ferror@plt+0x3dec>
  40541c:	ldr	x0, [sp, #56]
  405420:	cmp	x0, #0x0
  405424:	b.eq	405498 <ferror@plt+0x3de8>  // b.none
  405428:	ldr	x0, [sp, #48]
  40542c:	cmp	x0, #0x0
  405430:	b.eq	405498 <ferror@plt+0x3de8>  // b.none
  405434:	ldr	x1, [sp, #40]
  405438:	ldr	x0, [sp, #32]
  40543c:	cmp	x1, x0
  405440:	b.ne	405498 <ferror@plt+0x3de8>  // b.any
  405444:	ldr	x0, [sp, #40]
  405448:	mov	x2, x0
  40544c:	ldr	x1, [sp, #48]
  405450:	ldr	x0, [sp, #56]
  405454:	bl	401460 <strncmp@plt>
  405458:	cmp	w0, #0x0
  40545c:	b.ne	405498 <ferror@plt+0x3de8>  // b.any
  405460:	ldr	x0, [sp, #40]
  405464:	ldr	x1, [sp, #56]
  405468:	add	x0, x1, x0
  40546c:	str	x0, [sp, #24]
  405470:	ldr	x0, [sp, #32]
  405474:	ldr	x1, [sp, #48]
  405478:	add	x0, x1, x0
  40547c:	str	x0, [sp, #16]
  405480:	ldr	x0, [sp, #24]
  405484:	cmp	x0, #0x0
  405488:	b.eq	405498 <ferror@plt+0x3de8>  // b.none
  40548c:	ldr	x0, [sp, #16]
  405490:	cmp	x0, #0x0
  405494:	b.ne	405384 <ferror@plt+0x3cd4>  // b.any
  405498:	mov	w0, #0x0                   	// #0
  40549c:	ldp	x29, x30, [sp], #64
  4054a0:	ret
  4054a4:	stp	x29, x30, [sp, #-64]!
  4054a8:	mov	x29, sp
  4054ac:	str	x0, [sp, #40]
  4054b0:	str	x1, [sp, #32]
  4054b4:	str	x2, [sp, #24]
  4054b8:	ldr	x0, [sp, #40]
  4054bc:	cmp	x0, #0x0
  4054c0:	b.ne	4054e0 <ferror@plt+0x3e30>  // b.any
  4054c4:	ldr	x0, [sp, #32]
  4054c8:	cmp	x0, #0x0
  4054cc:	b.ne	4054e0 <ferror@plt+0x3e30>  // b.any
  4054d0:	adrp	x0, 406000 <ferror@plt+0x4950>
  4054d4:	add	x0, x0, #0x380
  4054d8:	bl	4014b0 <strdup@plt>
  4054dc:	b	405604 <ferror@plt+0x3f54>
  4054e0:	ldr	x0, [sp, #40]
  4054e4:	cmp	x0, #0x0
  4054e8:	b.ne	4054fc <ferror@plt+0x3e4c>  // b.any
  4054ec:	ldr	x1, [sp, #24]
  4054f0:	ldr	x0, [sp, #32]
  4054f4:	bl	401590 <strndup@plt>
  4054f8:	b	405604 <ferror@plt+0x3f54>
  4054fc:	ldr	x0, [sp, #32]
  405500:	cmp	x0, #0x0
  405504:	b.ne	405514 <ferror@plt+0x3e64>  // b.any
  405508:	ldr	x0, [sp, #40]
  40550c:	bl	4014b0 <strdup@plt>
  405510:	b	405604 <ferror@plt+0x3f54>
  405514:	ldr	x0, [sp, #40]
  405518:	cmp	x0, #0x0
  40551c:	b.ne	405540 <ferror@plt+0x3e90>  // b.any
  405520:	adrp	x0, 406000 <ferror@plt+0x4950>
  405524:	add	x3, x0, #0x3e0
  405528:	mov	w2, #0x383                 	// #899
  40552c:	adrp	x0, 406000 <ferror@plt+0x4950>
  405530:	add	x1, x0, #0x388
  405534:	adrp	x0, 406000 <ferror@plt+0x4950>
  405538:	add	x0, x0, #0x398
  40553c:	bl	401630 <__assert_fail@plt>
  405540:	ldr	x0, [sp, #32]
  405544:	cmp	x0, #0x0
  405548:	b.ne	40556c <ferror@plt+0x3ebc>  // b.any
  40554c:	adrp	x0, 406000 <ferror@plt+0x4950>
  405550:	add	x3, x0, #0x3e0
  405554:	mov	w2, #0x384                 	// #900
  405558:	adrp	x0, 406000 <ferror@plt+0x4950>
  40555c:	add	x1, x0, #0x388
  405560:	adrp	x0, 406000 <ferror@plt+0x4950>
  405564:	add	x0, x0, #0x3a0
  405568:	bl	401630 <__assert_fail@plt>
  40556c:	ldr	x0, [sp, #40]
  405570:	bl	401360 <strlen@plt>
  405574:	str	x0, [sp, #56]
  405578:	ldr	x0, [sp, #56]
  40557c:	mvn	x0, x0
  405580:	ldr	x1, [sp, #24]
  405584:	cmp	x1, x0
  405588:	b.ls	405594 <ferror@plt+0x3ee4>  // b.plast
  40558c:	mov	x0, #0x0                   	// #0
  405590:	b	405604 <ferror@plt+0x3f54>
  405594:	ldr	x1, [sp, #56]
  405598:	ldr	x0, [sp, #24]
  40559c:	add	x0, x1, x0
  4055a0:	add	x0, x0, #0x1
  4055a4:	bl	401440 <malloc@plt>
  4055a8:	str	x0, [sp, #48]
  4055ac:	ldr	x0, [sp, #48]
  4055b0:	cmp	x0, #0x0
  4055b4:	b.ne	4055c0 <ferror@plt+0x3f10>  // b.any
  4055b8:	mov	x0, #0x0                   	// #0
  4055bc:	b	405604 <ferror@plt+0x3f54>
  4055c0:	ldr	x2, [sp, #56]
  4055c4:	ldr	x1, [sp, #40]
  4055c8:	ldr	x0, [sp, #48]
  4055cc:	bl	401330 <memcpy@plt>
  4055d0:	ldr	x1, [sp, #48]
  4055d4:	ldr	x0, [sp, #56]
  4055d8:	add	x0, x1, x0
  4055dc:	ldr	x2, [sp, #24]
  4055e0:	ldr	x1, [sp, #32]
  4055e4:	bl	401330 <memcpy@plt>
  4055e8:	ldr	x1, [sp, #56]
  4055ec:	ldr	x0, [sp, #24]
  4055f0:	add	x0, x1, x0
  4055f4:	ldr	x1, [sp, #48]
  4055f8:	add	x0, x1, x0
  4055fc:	strb	wzr, [x0]
  405600:	ldr	x0, [sp, #48]
  405604:	ldp	x29, x30, [sp], #64
  405608:	ret
  40560c:	stp	x29, x30, [sp, #-32]!
  405610:	mov	x29, sp
  405614:	str	x0, [sp, #24]
  405618:	str	x1, [sp, #16]
  40561c:	ldr	x0, [sp, #16]
  405620:	cmp	x0, #0x0
  405624:	b.eq	405634 <ferror@plt+0x3f84>  // b.none
  405628:	ldr	x0, [sp, #16]
  40562c:	bl	401360 <strlen@plt>
  405630:	b	405638 <ferror@plt+0x3f88>
  405634:	mov	x0, #0x0                   	// #0
  405638:	mov	x2, x0
  40563c:	ldr	x1, [sp, #16]
  405640:	ldr	x0, [sp, #24]
  405644:	bl	4054a4 <ferror@plt+0x3df4>
  405648:	ldp	x29, x30, [sp], #32
  40564c:	ret
  405650:	stp	x29, x30, [sp, #-304]!
  405654:	mov	x29, sp
  405658:	str	x0, [sp, #56]
  40565c:	str	x1, [sp, #48]
  405660:	str	x2, [sp, #256]
  405664:	str	x3, [sp, #264]
  405668:	str	x4, [sp, #272]
  40566c:	str	x5, [sp, #280]
  405670:	str	x6, [sp, #288]
  405674:	str	x7, [sp, #296]
  405678:	str	q0, [sp, #128]
  40567c:	str	q1, [sp, #144]
  405680:	str	q2, [sp, #160]
  405684:	str	q3, [sp, #176]
  405688:	str	q4, [sp, #192]
  40568c:	str	q5, [sp, #208]
  405690:	str	q6, [sp, #224]
  405694:	str	q7, [sp, #240]
  405698:	add	x0, sp, #0x130
  40569c:	str	x0, [sp, #80]
  4056a0:	add	x0, sp, #0x130
  4056a4:	str	x0, [sp, #88]
  4056a8:	add	x0, sp, #0x100
  4056ac:	str	x0, [sp, #96]
  4056b0:	mov	w0, #0xffffffd0            	// #-48
  4056b4:	str	w0, [sp, #104]
  4056b8:	mov	w0, #0xffffff80            	// #-128
  4056bc:	str	w0, [sp, #108]
  4056c0:	add	x2, sp, #0x10
  4056c4:	add	x3, sp, #0x50
  4056c8:	ldp	x0, x1, [x3]
  4056cc:	stp	x0, x1, [x2]
  4056d0:	ldp	x0, x1, [x3, #16]
  4056d4:	stp	x0, x1, [x2, #16]
  4056d8:	add	x1, sp, #0x10
  4056dc:	add	x0, sp, #0x48
  4056e0:	mov	x2, x1
  4056e4:	ldr	x1, [sp, #48]
  4056e8:	bl	401580 <vasprintf@plt>
  4056ec:	str	w0, [sp, #124]
  4056f0:	ldr	w0, [sp, #124]
  4056f4:	cmp	w0, #0x0
  4056f8:	b.ge	405704 <ferror@plt+0x4054>  // b.tcont
  4056fc:	mov	x0, #0x0                   	// #0
  405700:	b	40572c <ferror@plt+0x407c>
  405704:	ldr	x0, [sp, #72]
  405708:	ldrsw	x1, [sp, #124]
  40570c:	mov	x2, x1
  405710:	mov	x1, x0
  405714:	ldr	x0, [sp, #56]
  405718:	bl	4054a4 <ferror@plt+0x3df4>
  40571c:	str	x0, [sp, #112]
  405720:	ldr	x0, [sp, #72]
  405724:	bl	401570 <free@plt>
  405728:	ldr	x0, [sp, #112]
  40572c:	ldp	x29, x30, [sp], #304
  405730:	ret
  405734:	stp	x29, x30, [sp, #-48]!
  405738:	mov	x29, sp
  40573c:	str	x0, [sp, #24]
  405740:	str	x1, [sp, #16]
  405744:	str	wzr, [sp, #44]
  405748:	str	wzr, [sp, #40]
  40574c:	b	4057b8 <ferror@plt+0x4108>
  405750:	ldr	w0, [sp, #44]
  405754:	cmp	w0, #0x0
  405758:	b.eq	405764 <ferror@plt+0x40b4>  // b.none
  40575c:	str	wzr, [sp, #44]
  405760:	b	4057ac <ferror@plt+0x40fc>
  405764:	ldrsw	x0, [sp, #40]
  405768:	ldr	x1, [sp, #24]
  40576c:	add	x0, x1, x0
  405770:	ldrsb	w0, [x0]
  405774:	cmp	w0, #0x5c
  405778:	b.ne	405788 <ferror@plt+0x40d8>  // b.any
  40577c:	mov	w0, #0x1                   	// #1
  405780:	str	w0, [sp, #44]
  405784:	b	4057ac <ferror@plt+0x40fc>
  405788:	ldrsw	x0, [sp, #40]
  40578c:	ldr	x1, [sp, #24]
  405790:	add	x0, x1, x0
  405794:	ldrsb	w0, [x0]
  405798:	mov	w1, w0
  40579c:	ldr	x0, [sp, #16]
  4057a0:	bl	4015b0 <strchr@plt>
  4057a4:	cmp	x0, #0x0
  4057a8:	b.ne	4057d4 <ferror@plt+0x4124>  // b.any
  4057ac:	ldr	w0, [sp, #40]
  4057b0:	add	w0, w0, #0x1
  4057b4:	str	w0, [sp, #40]
  4057b8:	ldrsw	x0, [sp, #40]
  4057bc:	ldr	x1, [sp, #24]
  4057c0:	add	x0, x1, x0
  4057c4:	ldrsb	w0, [x0]
  4057c8:	cmp	w0, #0x0
  4057cc:	b.ne	405750 <ferror@plt+0x40a0>  // b.any
  4057d0:	b	4057d8 <ferror@plt+0x4128>
  4057d4:	nop
  4057d8:	ldr	w1, [sp, #40]
  4057dc:	ldr	w0, [sp, #44]
  4057e0:	sub	w0, w1, w0
  4057e4:	sxtw	x0, w0
  4057e8:	ldp	x29, x30, [sp], #48
  4057ec:	ret
  4057f0:	stp	x29, x30, [sp, #-64]!
  4057f4:	mov	x29, sp
  4057f8:	str	x0, [sp, #40]
  4057fc:	str	x1, [sp, #32]
  405800:	str	x2, [sp, #24]
  405804:	str	w3, [sp, #20]
  405808:	ldr	x0, [sp, #40]
  40580c:	ldr	x0, [x0]
  405810:	str	x0, [sp, #56]
  405814:	ldr	x0, [sp, #56]
  405818:	ldrsb	w0, [x0]
  40581c:	cmp	w0, #0x0
  405820:	b.ne	405860 <ferror@plt+0x41b0>  // b.any
  405824:	ldr	x0, [sp, #40]
  405828:	ldr	x0, [x0]
  40582c:	ldrsb	w0, [x0]
  405830:	cmp	w0, #0x0
  405834:	b.eq	405858 <ferror@plt+0x41a8>  // b.none
  405838:	adrp	x0, 406000 <ferror@plt+0x4950>
  40583c:	add	x3, x0, #0x3f0
  405840:	mov	w2, #0x3c6                 	// #966
  405844:	adrp	x0, 406000 <ferror@plt+0x4950>
  405848:	add	x1, x0, #0x388
  40584c:	adrp	x0, 406000 <ferror@plt+0x4950>
  405850:	add	x0, x0, #0x3a8
  405854:	bl	401630 <__assert_fail@plt>
  405858:	mov	x0, #0x0                   	// #0
  40585c:	b	405a90 <ferror@plt+0x43e0>
  405860:	ldr	x1, [sp, #24]
  405864:	ldr	x0, [sp, #56]
  405868:	bl	4015a0 <strspn@plt>
  40586c:	mov	x1, x0
  405870:	ldr	x0, [sp, #56]
  405874:	add	x0, x0, x1
  405878:	str	x0, [sp, #56]
  40587c:	ldr	x0, [sp, #56]
  405880:	ldrsb	w0, [x0]
  405884:	cmp	w0, #0x0
  405888:	b.ne	4058a0 <ferror@plt+0x41f0>  // b.any
  40588c:	ldr	x0, [sp, #40]
  405890:	ldr	x1, [sp, #56]
  405894:	str	x1, [x0]
  405898:	mov	x0, #0x0                   	// #0
  40589c:	b	405a90 <ferror@plt+0x43e0>
  4058a0:	ldr	w0, [sp, #20]
  4058a4:	cmp	w0, #0x0
  4058a8:	b.eq	4059c4 <ferror@plt+0x4314>  // b.none
  4058ac:	ldr	x0, [sp, #56]
  4058b0:	ldrsb	w0, [x0]
  4058b4:	mov	w1, w0
  4058b8:	adrp	x0, 406000 <ferror@plt+0x4950>
  4058bc:	add	x0, x0, #0x3b8
  4058c0:	bl	4015b0 <strchr@plt>
  4058c4:	cmp	x0, #0x0
  4058c8:	b.eq	4059c4 <ferror@plt+0x4314>  // b.none
  4058cc:	ldr	x0, [sp, #56]
  4058d0:	ldrsb	w0, [x0]
  4058d4:	strb	w0, [sp, #48]
  4058d8:	strb	wzr, [sp, #49]
  4058dc:	ldr	x0, [sp, #56]
  4058e0:	add	x0, x0, #0x1
  4058e4:	add	x1, sp, #0x30
  4058e8:	bl	405734 <ferror@plt+0x4084>
  4058ec:	mov	x1, x0
  4058f0:	ldr	x0, [sp, #32]
  4058f4:	str	x1, [x0]
  4058f8:	ldr	x0, [sp, #32]
  4058fc:	ldr	x0, [x0]
  405900:	add	x0, x0, #0x1
  405904:	ldr	x1, [sp, #56]
  405908:	add	x0, x1, x0
  40590c:	ldrsb	w0, [x0]
  405910:	cmp	w0, #0x0
  405914:	b.eq	405988 <ferror@plt+0x42d8>  // b.none
  405918:	ldr	x0, [sp, #32]
  40591c:	ldr	x0, [x0]
  405920:	add	x0, x0, #0x1
  405924:	ldr	x1, [sp, #56]
  405928:	add	x0, x1, x0
  40592c:	ldrsb	w1, [x0]
  405930:	ldrsb	w0, [sp, #48]
  405934:	cmp	w1, w0
  405938:	b.ne	405988 <ferror@plt+0x42d8>  // b.any
  40593c:	ldr	x0, [sp, #32]
  405940:	ldr	x0, [x0]
  405944:	add	x0, x0, #0x2
  405948:	ldr	x1, [sp, #56]
  40594c:	add	x0, x1, x0
  405950:	ldrsb	w0, [x0]
  405954:	cmp	w0, #0x0
  405958:	b.eq	40599c <ferror@plt+0x42ec>  // b.none
  40595c:	ldr	x0, [sp, #32]
  405960:	ldr	x0, [x0]
  405964:	add	x0, x0, #0x2
  405968:	ldr	x1, [sp, #56]
  40596c:	add	x0, x1, x0
  405970:	ldrsb	w0, [x0]
  405974:	mov	w1, w0
  405978:	ldr	x0, [sp, #24]
  40597c:	bl	4015b0 <strchr@plt>
  405980:	cmp	x0, #0x0
  405984:	b.ne	40599c <ferror@plt+0x42ec>  // b.any
  405988:	ldr	x0, [sp, #40]
  40598c:	ldr	x1, [sp, #56]
  405990:	str	x1, [x0]
  405994:	mov	x0, #0x0                   	// #0
  405998:	b	405a90 <ferror@plt+0x43e0>
  40599c:	ldr	x0, [sp, #56]
  4059a0:	add	x1, x0, #0x1
  4059a4:	str	x1, [sp, #56]
  4059a8:	ldr	x1, [sp, #32]
  4059ac:	ldr	x1, [x1]
  4059b0:	add	x1, x1, #0x2
  4059b4:	add	x1, x0, x1
  4059b8:	ldr	x0, [sp, #40]
  4059bc:	str	x1, [x0]
  4059c0:	b	405a8c <ferror@plt+0x43dc>
  4059c4:	ldr	w0, [sp, #20]
  4059c8:	cmp	w0, #0x0
  4059cc:	b.eq	405a5c <ferror@plt+0x43ac>  // b.none
  4059d0:	ldr	x1, [sp, #24]
  4059d4:	ldr	x0, [sp, #56]
  4059d8:	bl	405734 <ferror@plt+0x4084>
  4059dc:	mov	x1, x0
  4059e0:	ldr	x0, [sp, #32]
  4059e4:	str	x1, [x0]
  4059e8:	ldr	x0, [sp, #32]
  4059ec:	ldr	x0, [x0]
  4059f0:	ldr	x1, [sp, #56]
  4059f4:	add	x0, x1, x0
  4059f8:	ldrsb	w0, [x0]
  4059fc:	cmp	w0, #0x0
  405a00:	b.eq	405a40 <ferror@plt+0x4390>  // b.none
  405a04:	ldr	x0, [sp, #32]
  405a08:	ldr	x0, [x0]
  405a0c:	ldr	x1, [sp, #56]
  405a10:	add	x0, x1, x0
  405a14:	ldrsb	w0, [x0]
  405a18:	mov	w1, w0
  405a1c:	ldr	x0, [sp, #24]
  405a20:	bl	4015b0 <strchr@plt>
  405a24:	cmp	x0, #0x0
  405a28:	b.ne	405a40 <ferror@plt+0x4390>  // b.any
  405a2c:	ldr	x0, [sp, #40]
  405a30:	ldr	x1, [sp, #56]
  405a34:	str	x1, [x0]
  405a38:	mov	x0, #0x0                   	// #0
  405a3c:	b	405a90 <ferror@plt+0x43e0>
  405a40:	ldr	x0, [sp, #32]
  405a44:	ldr	x0, [x0]
  405a48:	ldr	x1, [sp, #56]
  405a4c:	add	x1, x1, x0
  405a50:	ldr	x0, [sp, #40]
  405a54:	str	x1, [x0]
  405a58:	b	405a8c <ferror@plt+0x43dc>
  405a5c:	ldr	x1, [sp, #24]
  405a60:	ldr	x0, [sp, #56]
  405a64:	bl	401610 <strcspn@plt>
  405a68:	mov	x1, x0
  405a6c:	ldr	x0, [sp, #32]
  405a70:	str	x1, [x0]
  405a74:	ldr	x0, [sp, #32]
  405a78:	ldr	x0, [x0]
  405a7c:	ldr	x1, [sp, #56]
  405a80:	add	x1, x1, x0
  405a84:	ldr	x0, [sp, #40]
  405a88:	str	x1, [x0]
  405a8c:	ldr	x0, [sp, #56]
  405a90:	ldp	x29, x30, [sp], #64
  405a94:	ret
  405a98:	stp	x29, x30, [sp, #-48]!
  405a9c:	mov	x29, sp
  405aa0:	str	x0, [sp, #24]
  405aa4:	ldr	x0, [sp, #24]
  405aa8:	bl	401490 <fgetc@plt>
  405aac:	str	w0, [sp, #44]
  405ab0:	ldr	w0, [sp, #44]
  405ab4:	cmn	w0, #0x1
  405ab8:	b.ne	405ac4 <ferror@plt+0x4414>  // b.any
  405abc:	mov	w0, #0x1                   	// #1
  405ac0:	b	405ad4 <ferror@plt+0x4424>
  405ac4:	ldr	w0, [sp, #44]
  405ac8:	cmp	w0, #0xa
  405acc:	b.ne	405aa4 <ferror@plt+0x43f4>  // b.any
  405ad0:	mov	w0, #0x0                   	// #0
  405ad4:	ldp	x29, x30, [sp], #48
  405ad8:	ret
  405adc:	nop
  405ae0:	stp	x29, x30, [sp, #-64]!
  405ae4:	mov	x29, sp
  405ae8:	stp	x19, x20, [sp, #16]
  405aec:	adrp	x20, 417000 <ferror@plt+0x15950>
  405af0:	add	x20, x20, #0xdf0
  405af4:	stp	x21, x22, [sp, #32]
  405af8:	adrp	x21, 417000 <ferror@plt+0x15950>
  405afc:	add	x21, x21, #0xde8
  405b00:	sub	x20, x20, x21
  405b04:	mov	w22, w0
  405b08:	stp	x23, x24, [sp, #48]
  405b0c:	mov	x23, x1
  405b10:	mov	x24, x2
  405b14:	bl	4012f0 <memcpy@plt-0x40>
  405b18:	cmp	xzr, x20, asr #3
  405b1c:	b.eq	405b48 <ferror@plt+0x4498>  // b.none
  405b20:	asr	x20, x20, #3
  405b24:	mov	x19, #0x0                   	// #0
  405b28:	ldr	x3, [x21, x19, lsl #3]
  405b2c:	mov	x2, x24
  405b30:	add	x19, x19, #0x1
  405b34:	mov	x1, x23
  405b38:	mov	w0, w22
  405b3c:	blr	x3
  405b40:	cmp	x20, x19
  405b44:	b.ne	405b28 <ferror@plt+0x4478>  // b.any
  405b48:	ldp	x19, x20, [sp, #16]
  405b4c:	ldp	x21, x22, [sp, #32]
  405b50:	ldp	x23, x24, [sp, #48]
  405b54:	ldp	x29, x30, [sp], #64
  405b58:	ret
  405b5c:	nop
  405b60:	ret
  405b64:	nop
  405b68:	adrp	x2, 418000 <ferror@plt+0x16950>
  405b6c:	mov	x1, #0x0                   	// #0
  405b70:	ldr	x2, [x2, #464]
  405b74:	b	4013c0 <__cxa_atexit@plt>
  405b78:	mov	x2, x1
  405b7c:	mov	x1, x0
  405b80:	mov	w0, #0x0                   	// #0
  405b84:	b	401650 <__xstat@plt>
  405b88:	mov	x2, x1
  405b8c:	mov	w1, w0
  405b90:	mov	w0, #0x0                   	// #0
  405b94:	b	4015f0 <__fxstat@plt>

Disassembly of section .fini:

0000000000405b98 <.fini>:
  405b98:	stp	x29, x30, [sp, #-16]!
  405b9c:	mov	x29, sp
  405ba0:	ldp	x29, x30, [sp], #16
  405ba4:	ret
