Vivado Simulator v2025.1.0
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2025 Advanced Micro Devices, Inc. All Rights Reserved.
Running: C:/Xilinx/2025.1/Vivado/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_calculator_behav xil_defaultlib.tb_calculator xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "C:/work/github/FPGA_study/verilog_sim/verilog_sim.srcs/sources_1/imports/Verilog_Pratice/calculater.v" Line 5. Module calculator_default doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/work/github/FPGA_study/verilog_sim/verilog_sim.srcs/sources_1/imports/Verilog_Pratice/fulladder.v" Line 1. Module fulladder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/work/github/FPGA_study/verilog_sim/verilog_sim.srcs/sources_1/imports/Verilog_Pratice/fulladder.v" Line 1. Module fulladder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/work/github/FPGA_study/verilog_sim/verilog_sim.srcs/sources_1/imports/Verilog_Pratice/fulladder.v" Line 1. Module fulladder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/work/github/FPGA_study/verilog_sim/verilog_sim.srcs/sources_1/imports/Verilog_Pratice/fulladder.v" Line 1. Module fulladder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/work/github/FPGA_study/verilog_sim/verilog_sim.srcs/sources_1/imports/Verilog_Pratice/fulladder.v" Line 1. Module fulladder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/work/github/FPGA_study/verilog_sim/verilog_sim.srcs/sources_1/imports/Verilog_Pratice/fulladder.v" Line 1. Module fulladder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/work/github/FPGA_study/verilog_sim/verilog_sim.srcs/sources_1/imports/Verilog_Pratice/fulladder.v" Line 1. Module fulladder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/work/github/FPGA_study/verilog_sim/verilog_sim.srcs/sources_1/imports/Verilog_Pratice/fulladder.v" Line 1. Module fulladder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/work/github/FPGA_study/verilog_sim/verilog_sim.srcs/sources_1/imports/Verilog_Pratice/multiplier.v" Line 1. Module multiplier doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/work/github/FPGA_study/verilog_sim/verilog_sim.srcs/sources_1/imports/Verilog_Pratice/divider.v" Line 1. Module divider doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/work/github/FPGA_study/verilog_sim/verilog_sim.srcs/sources_1/imports/Verilog_Pratice/calculater.v" Line 5. Module calculator_default doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/work/github/FPGA_study/verilog_sim/verilog_sim.srcs/sources_1/imports/Verilog_Pratice/fulladder.v" Line 1. Module fulladder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/work/github/FPGA_study/verilog_sim/verilog_sim.srcs/sources_1/imports/Verilog_Pratice/fulladder.v" Line 1. Module fulladder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/work/github/FPGA_study/verilog_sim/verilog_sim.srcs/sources_1/imports/Verilog_Pratice/fulladder.v" Line 1. Module fulladder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/work/github/FPGA_study/verilog_sim/verilog_sim.srcs/sources_1/imports/Verilog_Pratice/fulladder.v" Line 1. Module fulladder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/work/github/FPGA_study/verilog_sim/verilog_sim.srcs/sources_1/imports/Verilog_Pratice/fulladder.v" Line 1. Module fulladder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/work/github/FPGA_study/verilog_sim/verilog_sim.srcs/sources_1/imports/Verilog_Pratice/fulladder.v" Line 1. Module fulladder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/work/github/FPGA_study/verilog_sim/verilog_sim.srcs/sources_1/imports/Verilog_Pratice/fulladder.v" Line 1. Module fulladder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/work/github/FPGA_study/verilog_sim/verilog_sim.srcs/sources_1/imports/Verilog_Pratice/fulladder.v" Line 1. Module fulladder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/work/github/FPGA_study/verilog_sim/verilog_sim.srcs/sources_1/imports/Verilog_Pratice/multiplier.v" Line 1. Module multiplier doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/work/github/FPGA_study/verilog_sim/verilog_sim.srcs/sources_1/imports/Verilog_Pratice/divider.v" Line 1. Module divider doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.fulladder
Compiling module xil_defaultlib.multiplier
Compiling module xil_defaultlib.divider
Compiling module xil_defaultlib.calculator_default
Compiling module xil_defaultlib.tb_calculator
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_calculator_behav
