{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1461525124623 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1461525124623 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Apr 24 13:12:04 2016 " "Processing started: Sun Apr 24 13:12:04 2016" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1461525124623 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1461525124623 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off reactionTimer -c reactionTimer " "Command: quartus_map --read_settings_files=on --write_settings_files=off reactionTimer -c reactionTimer" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1461525124623 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1461525126153 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "reactionTimer.v(158) " "Verilog HDL warning at reactionTimer.v(158): extended using \"x\" or \"z\"" {  } { { "reactionTimer.v" "" { Text "C:/altera/13.0sp1/reactiontimer/reactionTimerVerilog/reactionTimer.v" 158 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Quartus II" 0 -1 1461525126373 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "reactionTimer.v(173) " "Verilog HDL information at reactionTimer.v(173): always construct contains both blocking and non-blocking assignments" {  } { { "reactionTimer.v" "" { Text "C:/altera/13.0sp1/reactiontimer/reactionTimerVerilog/reactionTimer.v" 173 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Quartus II" 0 -1 1461525126373 ""}
{ "Warning" "WSGN_MEGAFN_REPLACE" "mux reactionTimer.v " "Entity \"mux\" obtained from \"reactionTimer.v\" instead of from Quartus II megafunction library" {  } { { "reactionTimer.v" "" { Text "C:/altera/13.0sp1/reactiontimer/reactionTimerVerilog/reactionTimer.v" 252 -1 0 } }  } 0 12090 "Entity \"%1!s!\" obtained from \"%2!s!\" instead of from Quartus II megafunction library" 0 0 "Quartus II" 0 -1 1461525126383 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "reactiontimer.v 7 7 " "Found 7 design units, including 7 entities, in source file reactiontimer.v" { { "Info" "ISGN_ENTITY_NAME" "1 reactionTimer " "Found entity 1: reactionTimer" {  } { { "reactionTimer.v" "" { Text "C:/altera/13.0sp1/reactiontimer/reactionTimerVerilog/reactionTimer.v" 13 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1461525126383 ""} { "Info" "ISGN_ENTITY_NAME" "2 BCDcount " "Found entity 2: BCDcount" {  } { { "reactionTimer.v" "" { Text "C:/altera/13.0sp1/reactiontimer/reactionTimerVerilog/reactionTimer.v" 106 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1461525126383 ""} { "Info" "ISGN_ENTITY_NAME" "3 seg7 " "Found entity 3: seg7" {  } { { "reactionTimer.v" "" { Text "C:/altera/13.0sp1/reactiontimer/reactionTimerVerilog/reactionTimer.v" 141 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1461525126383 ""} { "Info" "ISGN_ENTITY_NAME" "4 clockDivider " "Found entity 4: clockDivider" {  } { { "reactionTimer.v" "" { Text "C:/altera/13.0sp1/reactiontimer/reactionTimerVerilog/reactionTimer.v" 168 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1461525126383 ""} { "Info" "ISGN_ENTITY_NAME" "5 flipflop " "Found entity 5: flipflop" {  } { { "reactionTimer.v" "" { Text "C:/altera/13.0sp1/reactiontimer/reactionTimerVerilog/reactionTimer.v" 227 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1461525126383 ""} { "Info" "ISGN_ENTITY_NAME" "6 muxdff " "Found entity 6: muxdff" {  } { { "reactionTimer.v" "" { Text "C:/altera/13.0sp1/reactiontimer/reactionTimerVerilog/reactionTimer.v" 239 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1461525126383 ""} { "Info" "ISGN_ENTITY_NAME" "7 mux " "Found entity 7: mux" {  } { { "reactionTimer.v" "" { Text "C:/altera/13.0sp1/reactiontimer/reactionTimerVerilog/reactionTimer.v" 252 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1461525126383 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1461525126383 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "reactionTimer " "Elaborating entity \"reactionTimer\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1461525126513 ""}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "Digit1 reactionTimer.v(17) " "Output port \"Digit1\" at reactionTimer.v(17) has no driver" {  } { { "reactionTimer.v" "" { Text "C:/altera/13.0sp1/reactiontimer/reactionTimerVerilog/reactionTimer.v" 17 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1461525126513 "|reactionTimer"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "Digit0 reactionTimer.v(17) " "Output port \"Digit0\" at reactionTimer.v(17) has no driver" {  } { { "reactionTimer.v" "" { Text "C:/altera/13.0sp1/reactiontimer/reactionTimerVerilog/reactionTimer.v" 17 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1461525126513 "|reactionTimer"}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "Digit1\[7\] GND " "Pin \"Digit1\[7\]\" is stuck at GND" {  } { { "reactionTimer.v" "" { Text "C:/altera/13.0sp1/reactiontimer/reactionTimerVerilog/reactionTimer.v" 17 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1461525128563 "|reactionTimer|Digit1[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Digit1\[6\] GND " "Pin \"Digit1\[6\]\" is stuck at GND" {  } { { "reactionTimer.v" "" { Text "C:/altera/13.0sp1/reactiontimer/reactionTimerVerilog/reactionTimer.v" 17 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1461525128563 "|reactionTimer|Digit1[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Digit1\[5\] GND " "Pin \"Digit1\[5\]\" is stuck at GND" {  } { { "reactionTimer.v" "" { Text "C:/altera/13.0sp1/reactiontimer/reactionTimerVerilog/reactionTimer.v" 17 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1461525128563 "|reactionTimer|Digit1[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Digit1\[4\] GND " "Pin \"Digit1\[4\]\" is stuck at GND" {  } { { "reactionTimer.v" "" { Text "C:/altera/13.0sp1/reactiontimer/reactionTimerVerilog/reactionTimer.v" 17 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1461525128563 "|reactionTimer|Digit1[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Digit1\[3\] GND " "Pin \"Digit1\[3\]\" is stuck at GND" {  } { { "reactionTimer.v" "" { Text "C:/altera/13.0sp1/reactiontimer/reactionTimerVerilog/reactionTimer.v" 17 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1461525128563 "|reactionTimer|Digit1[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Digit1\[2\] GND " "Pin \"Digit1\[2\]\" is stuck at GND" {  } { { "reactionTimer.v" "" { Text "C:/altera/13.0sp1/reactiontimer/reactionTimerVerilog/reactionTimer.v" 17 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1461525128563 "|reactionTimer|Digit1[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Digit1\[1\] GND " "Pin \"Digit1\[1\]\" is stuck at GND" {  } { { "reactionTimer.v" "" { Text "C:/altera/13.0sp1/reactiontimer/reactionTimerVerilog/reactionTimer.v" 17 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1461525128563 "|reactionTimer|Digit1[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Digit0\[7\] GND " "Pin \"Digit0\[7\]\" is stuck at GND" {  } { { "reactionTimer.v" "" { Text "C:/altera/13.0sp1/reactiontimer/reactionTimerVerilog/reactionTimer.v" 17 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1461525128563 "|reactionTimer|Digit0[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Digit0\[6\] GND " "Pin \"Digit0\[6\]\" is stuck at GND" {  } { { "reactionTimer.v" "" { Text "C:/altera/13.0sp1/reactiontimer/reactionTimerVerilog/reactionTimer.v" 17 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1461525128563 "|reactionTimer|Digit0[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Digit0\[5\] GND " "Pin \"Digit0\[5\]\" is stuck at GND" {  } { { "reactionTimer.v" "" { Text "C:/altera/13.0sp1/reactiontimer/reactionTimerVerilog/reactionTimer.v" 17 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1461525128563 "|reactionTimer|Digit0[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Digit0\[4\] GND " "Pin \"Digit0\[4\]\" is stuck at GND" {  } { { "reactionTimer.v" "" { Text "C:/altera/13.0sp1/reactiontimer/reactionTimerVerilog/reactionTimer.v" 17 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1461525128563 "|reactionTimer|Digit0[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Digit0\[3\] GND " "Pin \"Digit0\[3\]\" is stuck at GND" {  } { { "reactionTimer.v" "" { Text "C:/altera/13.0sp1/reactiontimer/reactionTimerVerilog/reactionTimer.v" 17 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1461525128563 "|reactionTimer|Digit0[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Digit0\[2\] GND " "Pin \"Digit0\[2\]\" is stuck at GND" {  } { { "reactionTimer.v" "" { Text "C:/altera/13.0sp1/reactiontimer/reactionTimerVerilog/reactionTimer.v" 17 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1461525128563 "|reactionTimer|Digit0[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Digit0\[1\] GND " "Pin \"Digit0\[1\]\" is stuck at GND" {  } { { "reactionTimer.v" "" { Text "C:/altera/13.0sp1/reactiontimer/reactionTimerVerilog/reactionTimer.v" 17 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1461525128563 "|reactionTimer|Digit0[1]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Quartus II" 0 -1 1461525128563 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Quartus II" 0 -1 1461525129043 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "1 " "1 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Quartus II" 0 -1 1461525129503 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/altera/13.0sp1/reactiontimer/reactionTimerVerilog/output_files/reactionTimer.map.smsg " "Generated suppressed messages file C:/altera/13.0sp1/reactiontimer/reactionTimerVerilog/output_files/reactionTimer.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Quartus II" 0 -1 1461525129703 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1461525130143 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1461525130143 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "1 " "Design contains 1 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Reset " "No output dependent on input pin \"Reset\"" {  } { { "reactionTimer.v" "" { Text "C:/altera/13.0sp1/reactiontimer/reactionTimerVerilog/reactionTimer.v" 15 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1461525130323 "|reactionTimer|Reset"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Quartus II" 0 -1 1461525130323 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "22 " "Implemented 22 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "3 " "Implemented 3 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1461525130333 ""} { "Info" "ICUT_CUT_TM_OPINS" "16 " "Implemented 16 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1461525130333 ""} { "Info" "ICUT_CUT_TM_LCELLS" "3 " "Implemented 3 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1461525130333 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1461525130333 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 21 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 21 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "472 " "Peak virtual memory: 472 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1461525130453 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Apr 24 13:12:10 2016 " "Processing ended: Sun Apr 24 13:12:10 2016" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1461525130453 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:06 " "Elapsed time: 00:00:06" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1461525130453 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:06 " "Total CPU time (on all processors): 00:00:06" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1461525130453 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1461525130453 ""}
