Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2021.1 (win64) Build 3247384 Thu Jun 10 19:36:33 MDT 2021
| Date         : Mon Jan 16 14:12:02 2023
| Host         : DESKTOP-O3QOG7I running 64-bit major release  (build 9200)
| Command      : report_drc -file design_1_wrapper_drc_routed.rpt -pb design_1_wrapper_drc_routed.pb -rpx design_1_wrapper_drc_routed.rpx
| Design       : design_1_wrapper
| Device       : xck26-sfvc784-2LV-c
| Speed File   : -2LV
| Design State : Fully Routed
------------------------------------------------------------------------------------------------------------------------------------------

Report DRC

Table of Contents
-----------------
1. REPORT SUMMARY
2. REPORT DETAILS

1. REPORT SUMMARY
-----------------
            Netlist: netlist
          Floorplan: design_1
      Design limits: <entire design considered>
           Ruledeck: default
             Max violations: <unlimited>
             Violations found: 6
+-----------+----------+----------------------+------------+
| Rule      | Severity | Description          | Violations |
+-----------+----------+----------------------+------------+
| RTSTAT-10 | Warning  | No routable loads    | 1          |
| UTLZ-3    | Warning  | Resource utilization | 5          |
+-----------+----------+----------------------+------------+

2. REPORT DETAILS
-----------------
RTSTAT-10#1 Warning
No routable loads  
640 net(s) have no routable loads. The problem bus(es) and/or net(s) are design_1_i/top_0/inst/gen_code_label[5].aes_tinyi/text_out[127:0],
design_1_i/top_0/inst/gen_code_label[6].aes_tinyi/text_out[127:0],
design_1_i/top_0/inst/gen_code_label[7].aes_tinyi/text_out[127:0],
design_1_i/top_0/inst/gen_code_label[8].aes_tinyi/text_out[127:0]
design_1_i/top_0/inst/gen_code_label[9].aes_tinyi/text_out[127:0].
Related violations: <none>

UTLZ-3#1 Warning
Resource utilization  - PBlock:design_1_i_top_0_inst_pblock_aes
LUT as Logic over-utilized in Pblock design_1_i_top_0_inst_pblock_aes (Pblock design_1_i_top_0_inst_pblock_aes has 32628 LUT as Logic(s) assigned to it, but only 17936 LUT as Logic(s) are available in the area range defined. The placer will attempt to combine LUT as Logic(s) to make the assigned LUT as Logic(s) fit in the Pblock range. This may cause increased runtime and negative performance. It is highly encouraged that either the Pblock slice range is increased or fewer LUT as Logic(s) are assigned to the Pblock.)
Related violations: <none>

UTLZ-3#2 Warning
Resource utilization  - PBlock:design_1_i_top_0_inst_pblock_aes
LUT6 over-utilized in Pblock design_1_i_top_0_inst_pblock_aes (This design requires more LUT6 cells than are available in Pblock 'design_1_i_top_0_inst_pblock_aes'. This design requires 25910 of such cell types but only 17936 compatible sites are available in Pblock 'design_1_i_top_0_inst_pblock_aes'. Please consider increasing the span of Pblock 'design_1_i_top_0_inst_pblock_aes' or removing cells from it.)
Related violations: <none>

UTLZ-3#3 Warning
Resource utilization  - PBlock:design_1_i_top_0_inst_pblock_aes
Slice LUTs over-utilized in Pblock design_1_i_top_0_inst_pblock_aes (Pblock design_1_i_top_0_inst_pblock_aes has 32628 Slice LUTs(s) assigned to it, but only 17936 Slice LUTs(s) are available in the area range defined. The placer will attempt to combine Slice LUTs(s) to make the assigned Slice LUTs(s) fit in the Pblock range. This may cause increased runtime and negative performance. It is highly encouraged that either the Pblock slice range is increased or fewer Slice LUTs(s) are assigned to the Pblock.)
Related violations: <none>

UTLZ-3#4 Warning
Resource utilization  - PBlock:design_1_i_top_0_inst_pblock_aes
Slice over-utilized in Pblock design_1_i_top_0_inst_pblock_aes (This design requires more Slice cells than are available in Pblock 'design_1_i_top_0_inst_pblock_aes'. This design requires 4887 of such cell types but only 2242 compatible sites are available in Pblock 'design_1_i_top_0_inst_pblock_aes'. Please consider increasing the span of Pblock 'design_1_i_top_0_inst_pblock_aes' or removing cells from it.)
Related violations: <none>

UTLZ-3#5 Warning
Resource utilization  - PBlock:design_1_i_top_0_inst_pblock_aes
design_1_i_top_0_inst_pblock_aes over-utilized in Pblock design_1_i_top_0_inst_pblock_aes (Pblock design_1_i_top_0_inst_pblock_aes IS_SOFT property set. Ignoring capacity requirements for cells assigned to Pblock.)
Related violations: <none>


