<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "https://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.8.16"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>swarm-robotic-mining: /home/offworld5/OffWorld/Code/swarm-robotic-mining/dev_ws/src/firmware/bot_common_firmware/CubeMx/LinearActuatorFirmware/Inc/FreeRTOSConfig.h Source File</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/searchdata.js"></script>
<script type="text/javascript" src="search/search.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td id="projectalign" style="padding-left: 0.5em;">
   <div id="projectname">swarm-robotic-mining
   </div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.8.16 -->
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:cf05388f2679ee054f2beb29a391d25f4e673ac3&amp;dn=gpl-2.0.txt GPL-v2 */
var searchBox = new SearchBox("searchBox", "search",false,'Search');
/* @license-end */
</script>
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:cf05388f2679ee054f2beb29a391d25f4e673ac3&amp;dn=gpl-2.0.txt GPL-v2 */
$(function() {
  initMenu('',true,false,'search.php','Search');
  $(document).ready(function() { init_search(); });
});
/* @license-end */</script>
<div id="main-nav"></div>
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
</div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="javascript:void(0)" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

<div id="nav-path" class="navpath">
  <ul>
<li class="navelem"><a class="el" href="dir_943746df71106df9554fc943b3a59859.html">OffWorld</a></li><li class="navelem"><a class="el" href="dir_d2d2829a5de0d7a9ae67a9f2fa023844.html">Code</a></li><li class="navelem"><a class="el" href="dir_83a0277b5446e063e59439559cf614ae.html">swarm-robotic-mining</a></li><li class="navelem"><a class="el" href="dir_52f40c02f4896da093d18a84cb3f3356.html">dev_ws</a></li><li class="navelem"><a class="el" href="dir_1c0efcfb463459aa10e977aa8adb6dd3.html">src</a></li><li class="navelem"><a class="el" href="dir_6bf5931204ac15ed2eabe3c519e56d7e.html">firmware</a></li><li class="navelem"><a class="el" href="dir_11b84e13685b025db69e80222a127a4a.html">bot_common_firmware</a></li><li class="navelem"><a class="el" href="dir_456d80c110ad3c2536a7343983111840.html">CubeMx</a></li><li class="navelem"><a class="el" href="dir_e4955ec7c4a1992fa9af3d35cddab467.html">LinearActuatorFirmware</a></li><li class="navelem"><a class="el" href="dir_86e89f4b4838794a7320cf9f04921e36.html">Inc</a></li>  </ul>
</div>
</div><!-- top -->
<div class="header">
  <div class="headertitle">
<div class="title">FreeRTOSConfig.h</div>  </div>
</div><!--header-->
<div class="contents">
<div class="fragment"><div class="line"><a name="l00001"></a><span class="lineno">    1</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l00002"></a><span class="lineno">    2</span>&#160;<span class="comment">    FreeRTOS V9.0.0 - Copyright (C) 2016 Real Time Engineers Ltd.</span></div><div class="line"><a name="l00003"></a><span class="lineno">    3</span>&#160;<span class="comment">    All rights reserved</span></div><div class="line"><a name="l00004"></a><span class="lineno">    4</span>&#160;<span class="comment"></span> </div><div class="line"><a name="l00005"></a><span class="lineno">    5</span>&#160;<span class="comment">    VISIT http://www.FreeRTOS.org TO ENSURE YOU ARE USING THE LATEST VERSION.</span></div><div class="line"><a name="l00006"></a><span class="lineno">    6</span>&#160;<span class="comment"></span> </div><div class="line"><a name="l00007"></a><span class="lineno">    7</span>&#160;<span class="comment">    This file is part of the FreeRTOS distribution.</span></div><div class="line"><a name="l00008"></a><span class="lineno">    8</span>&#160;<span class="comment"></span> </div><div class="line"><a name="l00009"></a><span class="lineno">    9</span>&#160;<span class="comment">    FreeRTOS is free software; you can redistribute it and/or modify it under</span></div><div class="line"><a name="l00010"></a><span class="lineno">   10</span>&#160;<span class="comment">    the terms of the GNU General Public License (version 2) as published by the</span></div><div class="line"><a name="l00011"></a><span class="lineno">   11</span>&#160;<span class="comment">    Free Software Foundation &gt;&gt;!AND MODIFIED BY!&lt;&lt; the FreeRTOS exception.</span></div><div class="line"><a name="l00012"></a><span class="lineno">   12</span>&#160;<span class="comment"></span> </div><div class="line"><a name="l00013"></a><span class="lineno">   13</span>&#160;<span class="comment">    ***************************************************************************</span></div><div class="line"><a name="l00014"></a><span class="lineno">   14</span>&#160;<span class="comment">    &gt;&gt;!   NOTE: The modification to the GPL is included to allow you to     !&lt;&lt;</span></div><div class="line"><a name="l00015"></a><span class="lineno">   15</span>&#160;<span class="comment">    &gt;&gt;!   distribute a combined work that includes FreeRTOS without being   !&lt;&lt;</span></div><div class="line"><a name="l00016"></a><span class="lineno">   16</span>&#160;<span class="comment">    &gt;&gt;!   obliged to provide the source code for proprietary components     !&lt;&lt;</span></div><div class="line"><a name="l00017"></a><span class="lineno">   17</span>&#160;<span class="comment">    &gt;&gt;!   outside of the FreeRTOS kernel.                                   !&lt;&lt;</span></div><div class="line"><a name="l00018"></a><span class="lineno">   18</span>&#160;<span class="comment">    ***************************************************************************</span></div><div class="line"><a name="l00019"></a><span class="lineno">   19</span>&#160;<span class="comment"></span> </div><div class="line"><a name="l00020"></a><span class="lineno">   20</span>&#160;<span class="comment">    FreeRTOS is distributed in the hope that it will be useful, but WITHOUT ANY</span></div><div class="line"><a name="l00021"></a><span class="lineno">   21</span>&#160;<span class="comment">    WARRANTY; without even the implied warranty of MERCHANTABILITY or FITNESS</span></div><div class="line"><a name="l00022"></a><span class="lineno">   22</span>&#160;<span class="comment">    FOR A PARTICULAR PURPOSE.  Full license text is available on the following</span></div><div class="line"><a name="l00023"></a><span class="lineno">   23</span>&#160;<span class="comment">    link: http://www.freertos.org/a00114.html</span></div><div class="line"><a name="l00024"></a><span class="lineno">   24</span>&#160;<span class="comment"></span> </div><div class="line"><a name="l00025"></a><span class="lineno">   25</span>&#160;<span class="comment">    ***************************************************************************</span></div><div class="line"><a name="l00026"></a><span class="lineno">   26</span>&#160;<span class="comment">     *                                                                       *</span></div><div class="line"><a name="l00027"></a><span class="lineno">   27</span>&#160;<span class="comment">     *    FreeRTOS provides completely free yet professionally developed,    *</span></div><div class="line"><a name="l00028"></a><span class="lineno">   28</span>&#160;<span class="comment">     *    robust, strictly quality controlled, supported, and cross          *</span></div><div class="line"><a name="l00029"></a><span class="lineno">   29</span>&#160;<span class="comment">     *    platform software that is more than just the market leader, it     *</span></div><div class="line"><a name="l00030"></a><span class="lineno">   30</span>&#160;<span class="comment">     *    is the industry&#39;s de facto standard.                               *</span></div><div class="line"><a name="l00031"></a><span class="lineno">   31</span>&#160;<span class="comment">     *                                                                       *</span></div><div class="line"><a name="l00032"></a><span class="lineno">   32</span>&#160;<span class="comment">     *    Help yourself get started quickly while simultaneously helping     *</span></div><div class="line"><a name="l00033"></a><span class="lineno">   33</span>&#160;<span class="comment">     *    to support the FreeRTOS project by purchasing a FreeRTOS           *</span></div><div class="line"><a name="l00034"></a><span class="lineno">   34</span>&#160;<span class="comment">     *    tutorial book, reference manual, or both:                          *</span></div><div class="line"><a name="l00035"></a><span class="lineno">   35</span>&#160;<span class="comment">     *    http://www.FreeRTOS.org/Documentation                              *</span></div><div class="line"><a name="l00036"></a><span class="lineno">   36</span>&#160;<span class="comment">     *                                                                       *</span></div><div class="line"><a name="l00037"></a><span class="lineno">   37</span>&#160;<span class="comment">    ***************************************************************************</span></div><div class="line"><a name="l00038"></a><span class="lineno">   38</span>&#160;<span class="comment"></span> </div><div class="line"><a name="l00039"></a><span class="lineno">   39</span>&#160;<span class="comment">    http://www.FreeRTOS.org/FAQHelp.html - Having a problem?  Start by reading</span></div><div class="line"><a name="l00040"></a><span class="lineno">   40</span>&#160;<span class="comment">    the FAQ page &quot;My application does not run, what could be wrong?&quot;.  Have you</span></div><div class="line"><a name="l00041"></a><span class="lineno">   41</span>&#160;<span class="comment">    defined configASSERT()?</span></div><div class="line"><a name="l00042"></a><span class="lineno">   42</span>&#160;<span class="comment"></span> </div><div class="line"><a name="l00043"></a><span class="lineno">   43</span>&#160;<span class="comment">    http://www.FreeRTOS.org/support - In return for receiving this top quality</span></div><div class="line"><a name="l00044"></a><span class="lineno">   44</span>&#160;<span class="comment">    embedded software for free we request you assist our global community by</span></div><div class="line"><a name="l00045"></a><span class="lineno">   45</span>&#160;<span class="comment">    participating in the support forum.</span></div><div class="line"><a name="l00046"></a><span class="lineno">   46</span>&#160;<span class="comment"></span> </div><div class="line"><a name="l00047"></a><span class="lineno">   47</span>&#160;<span class="comment">    http://www.FreeRTOS.org/training - Investing in training allows your team to</span></div><div class="line"><a name="l00048"></a><span class="lineno">   48</span>&#160;<span class="comment">    be as productive as possible as early as possible.  Now you can receive</span></div><div class="line"><a name="l00049"></a><span class="lineno">   49</span>&#160;<span class="comment">    FreeRTOS training directly from Richard Barry, CEO of Real Time Engineers</span></div><div class="line"><a name="l00050"></a><span class="lineno">   50</span>&#160;<span class="comment">    Ltd, and the world&#39;s leading authority on the world&#39;s leading RTOS.</span></div><div class="line"><a name="l00051"></a><span class="lineno">   51</span>&#160;<span class="comment"></span> </div><div class="line"><a name="l00052"></a><span class="lineno">   52</span>&#160;<span class="comment">    http://www.FreeRTOS.org/plus - A selection of FreeRTOS ecosystem products,</span></div><div class="line"><a name="l00053"></a><span class="lineno">   53</span>&#160;<span class="comment">    including FreeRTOS+Trace - an indispensable productivity tool, a DOS</span></div><div class="line"><a name="l00054"></a><span class="lineno">   54</span>&#160;<span class="comment">    compatible FAT file system, and our tiny thread aware UDP/IP stack.</span></div><div class="line"><a name="l00055"></a><span class="lineno">   55</span>&#160;<span class="comment"></span> </div><div class="line"><a name="l00056"></a><span class="lineno">   56</span>&#160;<span class="comment">    http://www.FreeRTOS.org/labs - Where new FreeRTOS products go to incubate.</span></div><div class="line"><a name="l00057"></a><span class="lineno">   57</span>&#160;<span class="comment">    Come and try FreeRTOS+TCP, our new open source TCP/IP stack for FreeRTOS.</span></div><div class="line"><a name="l00058"></a><span class="lineno">   58</span>&#160;<span class="comment"></span> </div><div class="line"><a name="l00059"></a><span class="lineno">   59</span>&#160;<span class="comment">    http://www.OpenRTOS.com - Real Time Engineers ltd. license FreeRTOS to High</span></div><div class="line"><a name="l00060"></a><span class="lineno">   60</span>&#160;<span class="comment">    Integrity Systems ltd. to sell under the OpenRTOS brand.  Low cost OpenRTOS</span></div><div class="line"><a name="l00061"></a><span class="lineno">   61</span>&#160;<span class="comment">    licenses offer ticketed support, indemnification and commercial middleware.</span></div><div class="line"><a name="l00062"></a><span class="lineno">   62</span>&#160;<span class="comment"></span> </div><div class="line"><a name="l00063"></a><span class="lineno">   63</span>&#160;<span class="comment">    http://www.SafeRTOS.com - High Integrity Systems also provide a safety</span></div><div class="line"><a name="l00064"></a><span class="lineno">   64</span>&#160;<span class="comment">    engineered and independently SIL3 certified version for use in safety and</span></div><div class="line"><a name="l00065"></a><span class="lineno">   65</span>&#160;<span class="comment">    mission critical applications that require provable dependability.</span></div><div class="line"><a name="l00066"></a><span class="lineno">   66</span>&#160;<span class="comment"></span> </div><div class="line"><a name="l00067"></a><span class="lineno">   67</span>&#160;<span class="comment">    1 tab == 4 spaces!</span></div><div class="line"><a name="l00068"></a><span class="lineno">   68</span>&#160;<span class="comment">*/</span></div><div class="line"><a name="l00069"></a><span class="lineno">   69</span>&#160; </div><div class="line"><a name="l00070"></a><span class="lineno">   70</span>&#160;<span class="preprocessor">#ifndef FREERTOS_CONFIG_H</span></div><div class="line"><a name="l00071"></a><span class="lineno">   71</span>&#160;<span class="preprocessor">#define FREERTOS_CONFIG_H</span></div><div class="line"><a name="l00072"></a><span class="lineno">   72</span>&#160; </div><div class="line"><a name="l00073"></a><span class="lineno">   73</span>&#160;<span class="comment">/*-----------------------------------------------------------</span></div><div class="line"><a name="l00074"></a><span class="lineno">   74</span>&#160;<span class="comment"> * Application specific definitions.</span></div><div class="line"><a name="l00075"></a><span class="lineno">   75</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l00076"></a><span class="lineno">   76</span>&#160;<span class="comment"> * These definitions should be adjusted for your particular hardware and</span></div><div class="line"><a name="l00077"></a><span class="lineno">   77</span>&#160;<span class="comment"> * application requirements.</span></div><div class="line"><a name="l00078"></a><span class="lineno">   78</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l00079"></a><span class="lineno">   79</span>&#160;<span class="comment"> * THESE PARAMETERS ARE DESCRIBED WITHIN THE &#39;CONFIGURATION&#39; SECTION OF THE</span></div><div class="line"><a name="l00080"></a><span class="lineno">   80</span>&#160;<span class="comment"> * FreeRTOS API DOCUMENTATION AVAILABLE ON THE FreeRTOS.org WEB SITE.</span></div><div class="line"><a name="l00081"></a><span class="lineno">   81</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l00082"></a><span class="lineno">   82</span>&#160;<span class="comment"> * See http://www.freertos.org/a00110.html.</span></div><div class="line"><a name="l00083"></a><span class="lineno">   83</span>&#160;<span class="comment"> *----------------------------------------------------------*/</span></div><div class="line"><a name="l00084"></a><span class="lineno">   84</span>&#160; </div><div class="line"><a name="l00085"></a><span class="lineno">   85</span>&#160;<span class="comment">/* USER CODE BEGIN Includes */</span>            </div><div class="line"><a name="l00086"></a><span class="lineno">   86</span>&#160;<span class="comment">/* Section where include file can be added */</span></div><div class="line"><a name="l00087"></a><span class="lineno">   87</span>&#160;<span class="comment">/* USER CODE END Includes */</span> </div><div class="line"><a name="l00088"></a><span class="lineno">   88</span>&#160; </div><div class="line"><a name="l00089"></a><span class="lineno">   89</span>&#160;<span class="comment">/* Ensure stdint is only used by the compiler, and not the assembler. */</span></div><div class="line"><a name="l00090"></a><span class="lineno">   90</span>&#160;<span class="preprocessor">#if defined(__ICCARM__) || defined(__CC_ARM) || defined(__GNUC__)</span></div><div class="line"><a name="l00091"></a><span class="lineno">   91</span>&#160;<span class="preprocessor">    #include &lt;stdint.h&gt;</span></div><div class="line"><a name="l00092"></a><span class="lineno">   92</span>&#160;<span class="preprocessor">    #include &quot;main.h&quot;</span> </div><div class="line"><a name="l00093"></a><span class="lineno">   93</span>&#160;    <span class="keyword">extern</span> uint32_t <a class="code" href="group___s_t_m32_f3xx___system___exported__types.html#gaa3cd3e43291e81e795d642b79b6088e6">SystemCoreClock</a>;</div><div class="line"><a name="l00094"></a><span class="lineno">   94</span>&#160;<span class="preprocessor">#endif</span></div><div class="line"><a name="l00095"></a><span class="lineno">   95</span>&#160; </div><div class="line"><a name="l00096"></a><span class="lineno">   96</span>&#160;<span class="preprocessor">#define configUSE_PREEMPTION                     1</span></div><div class="line"><a name="l00097"></a><span class="lineno">   97</span>&#160;<span class="preprocessor">#define configSUPPORT_STATIC_ALLOCATION          0</span></div><div class="line"><a name="l00098"></a><span class="lineno">   98</span>&#160;<span class="preprocessor">#define configSUPPORT_DYNAMIC_ALLOCATION         1</span></div><div class="line"><a name="l00099"></a><span class="lineno">   99</span>&#160;<span class="preprocessor">#define configUSE_IDLE_HOOK                      0</span></div><div class="line"><a name="l00100"></a><span class="lineno">  100</span>&#160;<span class="preprocessor">#define configUSE_TICK_HOOK                      0</span></div><div class="line"><a name="l00101"></a><span class="lineno">  101</span>&#160;<span class="preprocessor">#define configCPU_CLOCK_HZ                       ( SystemCoreClock )</span></div><div class="line"><a name="l00102"></a><span class="lineno">  102</span>&#160;<span class="preprocessor">#define configTICK_RATE_HZ                       ((TickType_t)1000)</span></div><div class="line"><a name="l00103"></a><span class="lineno">  103</span>&#160;<span class="preprocessor">#define configMAX_PRIORITIES                     ( 7 )</span></div><div class="line"><a name="l00104"></a><span class="lineno">  104</span>&#160;<span class="preprocessor">#define configMINIMAL_STACK_SIZE                 ((uint16_t)128)</span></div><div class="line"><a name="l00105"></a><span class="lineno">  105</span>&#160;<span class="preprocessor">#define configTOTAL_HEAP_SIZE                    ((size_t)3072)</span></div><div class="line"><a name="l00106"></a><span class="lineno">  106</span>&#160;<span class="preprocessor">#define configMAX_TASK_NAME_LEN                  ( 16 )</span></div><div class="line"><a name="l00107"></a><span class="lineno">  107</span>&#160;<span class="preprocessor">#define configUSE_16_BIT_TICKS                   0</span></div><div class="line"><a name="l00108"></a><span class="lineno">  108</span>&#160;<span class="preprocessor">#define configUSE_MUTEXES                        1</span></div><div class="line"><a name="l00109"></a><span class="lineno">  109</span>&#160;<span class="preprocessor">#define configQUEUE_REGISTRY_SIZE                8</span></div><div class="line"><a name="l00110"></a><span class="lineno">  110</span>&#160;<span class="preprocessor">#define configUSE_PORT_OPTIMISED_TASK_SELECTION  1</span></div><div class="line"><a name="l00111"></a><span class="lineno">  111</span>&#160; </div><div class="line"><a name="l00112"></a><span class="lineno">  112</span>&#160;<span class="comment">/* Co-routine definitions. */</span></div><div class="line"><a name="l00113"></a><span class="lineno">  113</span>&#160;<span class="preprocessor">#define configUSE_CO_ROUTINES                    0</span></div><div class="line"><a name="l00114"></a><span class="lineno">  114</span>&#160;<span class="preprocessor">#define configMAX_CO_ROUTINE_PRIORITIES          ( 2 )</span></div><div class="line"><a name="l00115"></a><span class="lineno">  115</span>&#160; </div><div class="line"><a name="l00116"></a><span class="lineno">  116</span>&#160;<span class="comment">/* Set the following definitions to 1 to include the API function, or zero</span></div><div class="line"><a name="l00117"></a><span class="lineno">  117</span>&#160;<span class="comment">to exclude the API function. */</span></div><div class="line"><a name="l00118"></a><span class="lineno">  118</span>&#160;<span class="preprocessor">#define INCLUDE_vTaskPrioritySet            1</span></div><div class="line"><a name="l00119"></a><span class="lineno">  119</span>&#160;<span class="preprocessor">#define INCLUDE_uxTaskPriorityGet           1</span></div><div class="line"><a name="l00120"></a><span class="lineno">  120</span>&#160;<span class="preprocessor">#define INCLUDE_vTaskDelete                 1</span></div><div class="line"><a name="l00121"></a><span class="lineno">  121</span>&#160;<span class="preprocessor">#define INCLUDE_vTaskCleanUpResources       0</span></div><div class="line"><a name="l00122"></a><span class="lineno">  122</span>&#160;<span class="preprocessor">#define INCLUDE_vTaskSuspend                1</span></div><div class="line"><a name="l00123"></a><span class="lineno">  123</span>&#160;<span class="preprocessor">#define INCLUDE_vTaskDelayUntil             0</span></div><div class="line"><a name="l00124"></a><span class="lineno">  124</span>&#160;<span class="preprocessor">#define INCLUDE_vTaskDelay                  1</span></div><div class="line"><a name="l00125"></a><span class="lineno">  125</span>&#160;<span class="preprocessor">#define INCLUDE_xTaskGetSchedulerState      1</span></div><div class="line"><a name="l00126"></a><span class="lineno">  126</span>&#160; </div><div class="line"><a name="l00127"></a><span class="lineno">  127</span>&#160;<span class="comment">/* Cortex-M specific definitions. */</span></div><div class="line"><a name="l00128"></a><span class="lineno">  128</span>&#160;<span class="preprocessor">#ifdef __NVIC_PRIO_BITS</span></div><div class="line"><a name="l00129"></a><span class="lineno">  129</span>&#160; <span class="comment">/* __BVIC_PRIO_BITS will be specified when CMSIS is being used. */</span></div><div class="line"><a name="l00130"></a><span class="lineno">  130</span>&#160;<span class="preprocessor"> #define configPRIO_BITS         __NVIC_PRIO_BITS</span></div><div class="line"><a name="l00131"></a><span class="lineno">  131</span>&#160;<span class="preprocessor">#else</span></div><div class="line"><a name="l00132"></a><span class="lineno">  132</span>&#160;<span class="preprocessor"> #define configPRIO_BITS         4</span></div><div class="line"><a name="l00133"></a><span class="lineno">  133</span>&#160;<span class="preprocessor">#endif</span></div><div class="line"><a name="l00134"></a><span class="lineno">  134</span>&#160; </div><div class="line"><a name="l00135"></a><span class="lineno">  135</span>&#160;<span class="comment">/* The lowest interrupt priority that can be used in a call to a &quot;set priority&quot;</span></div><div class="line"><a name="l00136"></a><span class="lineno">  136</span>&#160;<span class="comment">function. */</span></div><div class="line"><a name="l00137"></a><span class="lineno">  137</span>&#160;<span class="preprocessor">#define configLIBRARY_LOWEST_INTERRUPT_PRIORITY   15</span></div><div class="line"><a name="l00138"></a><span class="lineno">  138</span>&#160; </div><div class="line"><a name="l00139"></a><span class="lineno">  139</span>&#160;<span class="comment">/* The highest interrupt priority that can be used by any interrupt service</span></div><div class="line"><a name="l00140"></a><span class="lineno">  140</span>&#160;<span class="comment">routine that makes calls to interrupt safe FreeRTOS API functions.  DO NOT CALL</span></div><div class="line"><a name="l00141"></a><span class="lineno">  141</span>&#160;<span class="comment">INTERRUPT SAFE FREERTOS API FUNCTIONS FROM ANY INTERRUPT THAT HAS A HIGHER</span></div><div class="line"><a name="l00142"></a><span class="lineno">  142</span>&#160;<span class="comment">PRIORITY THAN THIS! (higher priorities are lower numeric values. */</span></div><div class="line"><a name="l00143"></a><span class="lineno">  143</span>&#160;<span class="preprocessor">#define configLIBRARY_MAX_SYSCALL_INTERRUPT_PRIORITY 5</span></div><div class="line"><a name="l00144"></a><span class="lineno">  144</span>&#160; </div><div class="line"><a name="l00145"></a><span class="lineno">  145</span>&#160;<span class="comment">/* Interrupt priorities used by the kernel port layer itself.  These are generic</span></div><div class="line"><a name="l00146"></a><span class="lineno">  146</span>&#160;<span class="comment">to all Cortex-M ports, and do not rely on any particular library functions. */</span></div><div class="line"><a name="l00147"></a><span class="lineno">  147</span>&#160;<span class="preprocessor">#define configKERNEL_INTERRUPT_PRIORITY         ( configLIBRARY_LOWEST_INTERRUPT_PRIORITY &lt;&lt; (8 - configPRIO_BITS) )</span></div><div class="line"><a name="l00148"></a><span class="lineno">  148</span>&#160;<span class="comment">/* !!!! configMAX_SYSCALL_INTERRUPT_PRIORITY must not be set to zero !!!!</span></div><div class="line"><a name="l00149"></a><span class="lineno">  149</span>&#160;<span class="comment">See http://www.FreeRTOS.org/RTOS-Cortex-M3-M4.html. */</span></div><div class="line"><a name="l00150"></a><span class="lineno">  150</span>&#160;<span class="preprocessor">#define configMAX_SYSCALL_INTERRUPT_PRIORITY    ( configLIBRARY_MAX_SYSCALL_INTERRUPT_PRIORITY &lt;&lt; (8 - configPRIO_BITS) )</span></div><div class="line"><a name="l00151"></a><span class="lineno">  151</span>&#160; </div><div class="line"><a name="l00152"></a><span class="lineno">  152</span>&#160;<span class="comment">/* Normal assert() semantics without relying on the provision of an assert.h</span></div><div class="line"><a name="l00153"></a><span class="lineno">  153</span>&#160;<span class="comment">header file. */</span></div><div class="line"><a name="l00154"></a><span class="lineno">  154</span>&#160;<span class="comment">/* USER CODE BEGIN 1 */</span>   </div><div class="line"><a name="l00155"></a><span class="lineno">  155</span>&#160;<span class="preprocessor">#define configASSERT( x ) if ((x) == 0) {taskDISABLE_INTERRUPTS(); for( ;; );} </span></div><div class="line"><a name="l00156"></a><span class="lineno">  156</span>&#160;<span class="comment">/* USER CODE END 1 */</span></div><div class="line"><a name="l00157"></a><span class="lineno">  157</span>&#160; </div><div class="line"><a name="l00158"></a><span class="lineno">  158</span>&#160;<span class="comment">/* Definitions that map the FreeRTOS port interrupt handlers to their CMSIS</span></div><div class="line"><a name="l00159"></a><span class="lineno">  159</span>&#160;<span class="comment">standard names. */</span></div><div class="line"><a name="l00160"></a><span class="lineno">  160</span>&#160;<span class="preprocessor">#define vPortSVCHandler    SVC_Handler</span></div><div class="line"><a name="l00161"></a><span class="lineno">  161</span>&#160;<span class="preprocessor">#define xPortPendSVHandler PendSV_Handler</span></div><div class="line"><a name="l00162"></a><span class="lineno">  162</span>&#160; </div><div class="line"><a name="l00163"></a><span class="lineno">  163</span>&#160;<span class="comment">/* IMPORTANT: This define MUST be commented when used with STM32Cube firmware, </span></div><div class="line"><a name="l00164"></a><span class="lineno">  164</span>&#160;<span class="comment">              to prevent overwriting SysTick_Handler defined within STM32Cube HAL */</span></div><div class="line"><a name="l00165"></a><span class="lineno">  165</span>&#160;<span class="comment">/* #define xPortSysTickHandler SysTick_Handler */</span></div><div class="line"><a name="l00166"></a><span class="lineno">  166</span>&#160; </div><div class="line"><a name="l00167"></a><span class="lineno">  167</span>&#160;<span class="comment">/* USER CODE BEGIN Defines */</span>             </div><div class="line"><a name="l00168"></a><span class="lineno">  168</span>&#160;<span class="comment">/* Section where parameter definitions can be added (for instance, to override default ones in FreeRTOS.h) */</span></div><div class="line"><a name="l00169"></a><span class="lineno">  169</span>&#160;<span class="comment">/* USER CODE END Defines */</span> </div><div class="line"><a name="l00170"></a><span class="lineno">  170</span>&#160; </div><div class="line"><a name="l00171"></a><span class="lineno">  171</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* FREERTOS_CONFIG_H */</span><span class="preprocessor"></span></div></div><!-- fragment --></div><!-- contents -->
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_ga4b05a6e02802852a24805db90b978344"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#ga4b05a6e02802852a24805db90b978344">ADC_SMPR2_SMP11</a></div><div class="ttdeci">#define ADC_SMPR2_SMP11</div><div class="ttdef"><b>Definition:</b> stm32f303xe.h:1331</div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_gaebd124d19cd84bfe2381ac05cacf7e46"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#gaebd124d19cd84bfe2381ac05cacf7e46">ADC_CCR_DMACFG</a></div><div class="ttdeci">#define ADC_CCR_DMACFG</div><div class="ttdef"><b>Definition:</b> stm32f303xe.h:2407</div></div>
<div class="ttc" id="agroup___a_d_c___exported___types_html_ga1f99cd51b6636d9f60bc68dacb01eb10"><div class="ttname"><a href="group___a_d_c___exported___types.html#ga1f99cd51b6636d9f60bc68dacb01eb10">HAL_ADC_STATE_REG_OVR</a></div><div class="ttdeci">#define HAL_ADC_STATE_REG_OVR</div><div class="ttdef"><b>Definition:</b> stm32f3xx_hal_adc.h:87</div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_ga0f1f5bfac98940216c68e1adb2f9763d"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#ga0f1f5bfac98940216c68e1adb2f9763d">ADC_SMPR1_SMP9</a></div><div class="ttdeci">#define ADC_SMPR1_SMP9</div><div class="ttdef"><b>Definition:</b> stm32f303xe.h:1316</div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_ga1e94005518a839badc98d9713de326ee"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#ga1e94005518a839badc98d9713de326ee">ADC_OFR1_OFFSET1_CH</a></div><div class="ttdeci">#define ADC_OFR1_OFFSET1_CH</div><div class="ttdef"><b>Definition:</b> stm32f303xe.h:1722</div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_ga27b3e6a6bfa0c60d25674e43da3387ca"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#ga27b3e6a6bfa0c60d25674e43da3387ca">ADC_CR_JADSTART</a></div><div class="ttdeci">#define ADC_CR_JADSTART</div><div class="ttdef"><b>Definition:</b> stm32f303xe.h:1145</div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_gabde20461b88c714bd033532116a3aa6a"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#gabde20461b88c714bd033532116a3aa6a">ADC_CFGR_EXTSEL</a></div><div class="ttdeci">#define ADC_CFGR_EXTSEL</div><div class="ttdef"><b>Definition:</b> stm32f303xe.h:1184</div></div>
<div class="ttc" id="agroup___c_m_s_i_s___device_html_ga898b87cab4f099bcca981cc4c9318b51"><div class="ttname"><a href="group___c_m_s_i_s___device.html#ga898b87cab4f099bcca981cc4c9318b51">ADC_TypeDef::JDR2</a></div><div class="ttdeci">__IO uint32_t JDR2</div><div class="ttdef"><b>Definition:</b> stm32f303xe.h:216</div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_gab723bbe520a075dc05c051c5ff13c041"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#gab723bbe520a075dc05c051c5ff13c041">ADC_SMPR1_SMP4</a></div><div class="ttdeci">#define ADC_SMPR1_SMP4</div><div class="ttdef"><b>Definition:</b> stm32f303xe.h:1281</div></div>
<div class="ttc" id="agroup___c_m_s_i_s___device_html_ga40a83116e2176d7197fc4b7d0eb08609"><div class="ttname"><a href="group___c_m_s_i_s___device.html#ga40a83116e2176d7197fc4b7d0eb08609">ADC_TypeDef::CFGR</a></div><div class="ttdeci">__IO uint32_t CFGR</div><div class="ttdef"><b>Definition:</b> stm32f303xe.h:192</div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_gaaeefa6f00268db0df10fb97112a9f456"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#gaaeefa6f00268db0df10fb97112a9f456">ADC_CCR_VBATEN</a></div><div class="ttdeci">#define ADC_CCR_VBATEN</div><div class="ttdef"><b>Definition:</b> stm32f303xe.h:2429</div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_ga25021284fb6bfad3e8448edc6ef81218"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#ga25021284fb6bfad3e8448edc6ef81218">ADC_CR_ADSTART</a></div><div class="ttdeci">#define ADC_CR_ADSTART</div><div class="ttdef"><b>Definition:</b> stm32f303xe.h:1142</div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_ga027abde03e4ff1cae275fbea702d2095"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#ga027abde03e4ff1cae275fbea702d2095">ADC_SMPR1_SMP0</a></div><div class="ttdeci">#define ADC_SMPR1_SMP0</div><div class="ttdef"><b>Definition:</b> stm32f303xe.h:1253</div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_ga37b99aca9e1f5822d78fc7b6ec2698f7"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#ga37b99aca9e1f5822d78fc7b6ec2698f7">ADC_TR3_HT3</a></div><div class="ttdeci">#define ADC_TR3_HT3</div><div class="ttdef"><b>Definition:</b> stm32f303xe.h:1458</div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_ga95732299dd4eedd4c34b00eafe06ec02"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#ga95732299dd4eedd4c34b00eafe06ec02">ADC_CFGR_AWD1CH</a></div><div class="ttdeci">#define ADC_CFGR_AWD1CH</div><div class="ttdef"><b>Definition:</b> stm32f303xe.h:1238</div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_gac3cb20595be89277a7c2421268fd5fdb"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#gac3cb20595be89277a7c2421268fd5fdb">ADC_OFR3_OFFSET3_CH</a></div><div class="ttdeci">#define ADC_OFR3_OFFSET3_CH</div><div class="ttdef"><b>Definition:</b> stm32f303xe.h:1782</div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_gad9e80cddd31bb22e69abe0fa914515f4"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#gad9e80cddd31bb22e69abe0fa914515f4">ADC_CFGR_AWD1SGL</a></div><div class="ttdeci">#define ADC_CFGR_AWD1SGL</div><div class="ttdef"><b>Definition:</b> stm32f303xe.h:1225</div></div>
<div class="ttc" id="agroup___a_d_c___exported___types_html_ga24f867061abe6ee31227ec21289c69db"><div class="ttname"><a href="group___a_d_c___exported___types.html#ga24f867061abe6ee31227ec21289c69db">HAL_ADC_STATE_MULTIMODE_SLAVE</a></div><div class="ttdeci">#define HAL_ADC_STATE_MULTIMODE_SLAVE</div><div class="ttdef"><b>Definition:</b> stm32f3xx_hal_adc.h:103</div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_ga213e7ac73ff5f6d57ef808b55a5d06d2"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#ga213e7ac73ff5f6d57ef808b55a5d06d2">ADC_CFGR_DISCEN</a></div><div class="ttdeci">#define ADC_CFGR_DISCEN</div><div class="ttdef"><b>Definition:</b> stm32f303xe.h:1208</div></div>
<div class="ttc" id="astruct_____a_d_c___handle_type_def_html_a9f9ba74a69780d785ee8d471dcbbf49c"><div class="ttname"><a href="struct_____a_d_c___handle_type_def.html#a9f9ba74a69780d785ee8d471dcbbf49c">__ADC_HandleTypeDef::ErrorCode</a></div><div class="ttdeci">__IO uint32_t ErrorCode</div><div class="ttdef"><b>Definition:</b> stm32f3xx_hal_adc.h:121</div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_ga34e96250f583a5233b45f03e30b74562"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#ga34e96250f583a5233b45f03e30b74562">ADC_SMPR2_SMP18</a></div><div class="ttdeci">#define ADC_SMPR2_SMP18</div><div class="ttdef"><b>Definition:</b> stm32f303xe.h:1380</div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_ga414f0cdd54936a333a38594a0391f257"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#ga414f0cdd54936a333a38594a0391f257">ADC_SMPR2_SMP12</a></div><div class="ttdeci">#define ADC_SMPR2_SMP12</div><div class="ttdef"><b>Definition:</b> stm32f303xe.h:1338</div></div>
<div class="ttc" id="agroup___c_m_s_i_s___device_html_gaf12d65ad51bd7bd8218b247a89e3c1b8"><div class="ttname"><a href="group___c_m_s_i_s___device.html#gaf12d65ad51bd7bd8218b247a89e3c1b8">ADC_TypeDef::TR2</a></div><div class="ttdeci">__IO uint32_t TR2</div><div class="ttdef"><b>Definition:</b> stm32f303xe.h:198</div></div>
<div class="ttc" id="agroup___a_d_c___exported___functions___group1_html_ga39b0f8e80268ab3e660ead921ad4b22f"><div class="ttname"><a href="group___a_d_c___exported___functions___group1.html#ga39b0f8e80268ab3e660ead921ad4b22f">HAL_ADC_MspDeInit</a></div><div class="ttdeci">void HAL_ADC_MspDeInit(ADC_HandleTypeDef *hadc)</div><div class="ttdoc">ADC MSP De-Initialization This function freeze the hardware resources used in this example.</div><div class="ttdef"><b>Definition:</b> stm32f3xx_hal_msp.c:117</div></div>
<div class="ttc" id="agroup___c_m_s_i_s___device_html_ga23083f97baee16e0002366547c8cb5ea"><div class="ttname"><a href="group___c_m_s_i_s___device.html#ga23083f97baee16e0002366547c8cb5ea">ADC_TypeDef::OFR3</a></div><div class="ttdeci">__IO uint32_t OFR3</div><div class="ttdef"><b>Definition:</b> stm32f303xe.h:212</div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_gaba7b00a5ded63d156bf4d1bf6bf62ca8"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#gaba7b00a5ded63d156bf4d1bf6bf62ca8">ADC_TR1_LT1</a></div><div class="ttdeci">#define ADC_TR1_LT1</div><div class="ttdef"><b>Definition:</b> stm32f303xe.h:1388</div></div>
<div class="ttc" id="agroup___c_m_s_i_s___device_html_ga232fcdf46374a9c267c2a6533a777fac"><div class="ttname"><a href="group___c_m_s_i_s___device.html#ga232fcdf46374a9c267c2a6533a777fac">ADC_TypeDef::OFR4</a></div><div class="ttdeci">__IO uint32_t OFR4</div><div class="ttdef"><b>Definition:</b> stm32f303xe.h:213</div></div>
<div class="ttc" id="agroup___c_m_s_i_s___device_html_gae446fdae782b6dd059e348fc877681a6"><div class="ttname"><a href="group___c_m_s_i_s___device.html#gae446fdae782b6dd059e348fc877681a6">ADC_TypeDef::OFR2</a></div><div class="ttdeci">__IO uint32_t OFR2</div><div class="ttdef"><b>Definition:</b> stm32f303xe.h:211</div></div>
<div class="ttc" id="agroup___c_m_s_i_s___device_html_ga3be9b42a9cf52d1b6776c2cfa439592f"><div class="ttname"><a href="group___c_m_s_i_s___device.html#ga3be9b42a9cf52d1b6776c2cfa439592f">ADC_TypeDef::AWD3CR</a></div><div class="ttdeci">__IO uint32_t AWD3CR</div><div class="ttdef"><b>Definition:</b> stm32f303xe.h:221</div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_ga3e8446a5857e5379cff8cadf822e15d4"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#ga3e8446a5857e5379cff8cadf822e15d4">ADC_JSQR_JSQ2</a></div><div class="ttdeci">#define ADC_JSQR_JSQ2</div><div class="ttdef"><b>Definition:</b> stm32f303xe.h:1677</div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_ga9c9ed3df07ad839d62ce3077fe8b69fe"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#ga9c9ed3df07ad839d62ce3077fe8b69fe">ADC_SQR1_SQ3</a></div><div class="ttdeci">#define ADC_SQR1_SQ3</div><div class="ttdef"><b>Definition:</b> stm32f303xe.h:1497</div></div>
<div class="ttc" id="agroup___c_m_s_i_s___device_html_ga6b6e55e6c667042e5a46a76518b73d5a"><div class="ttname"><a href="group___c_m_s_i_s___device.html#ga6b6e55e6c667042e5a46a76518b73d5a">ADC_TypeDef::SQR2</a></div><div class="ttdeci">__IO uint32_t SQR2</div><div class="ttdef"><b>Definition:</b> stm32f303xe.h:202</div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_ga56c924ba75bdb8b75aa9130b75effbe5"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#ga56c924ba75bdb8b75aa9130b75effbe5">ADC_CR_ADSTP</a></div><div class="ttdeci">#define ADC_CR_ADSTP</div><div class="ttdef"><b>Definition:</b> stm32f303xe.h:1148</div></div>
<div class="ttc" id="agroup___a_d_c___exported___functions___group1_html_gaa30863492d5c3103e3e8ce8a63dadd07"><div class="ttname"><a href="group___a_d_c___exported___functions___group1.html#gaa30863492d5c3103e3e8ce8a63dadd07">HAL_ADC_MspInit</a></div><div class="ttdeci">void HAL_ADC_MspInit(ADC_HandleTypeDef *hadc)</div><div class="ttdoc">ADC MSP Initialization This function configures the hardware resources used in this example.</div><div class="ttdef"><b>Definition:</b> stm32f3xx_hal_msp.c:90</div></div>
<div class="ttc" id="agroup___c_m_s_i_s___device_html_ga6f7399bf70f677ef5de46a3038f414e1"><div class="ttname"><a href="group___c_m_s_i_s___device.html#ga6f7399bf70f677ef5de46a3038f414e1">ADC_Common_TypeDef::CDR</a></div><div class="ttdeci">__IO uint32_t CDR</div><div class="ttdef"><b>Definition:</b> stm32f303xe.h:234</div></div>
<div class="ttc" id="a_bag_scale_2_drivers_2_c_m_s_i_s_2_include_2core__cm0_8h_html_aec43007d9998a0a0e01faede4133d6be"><div class="ttname"><a href="_bag_scale_2_drivers_2_c_m_s_i_s_2_include_2core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a></div><div class="ttdeci">#define __IO</div><div class="ttdef"><b>Definition:</b> core_cm0.h:213</div></div>
<div class="ttc" id="agroup___c_m_s_i_s___device_html_gaae8c3abfca538d1846ee561af9ef9f22"><div class="ttname"><a href="group___c_m_s_i_s___device.html#gaae8c3abfca538d1846ee561af9ef9f22">ADC_TypeDef::TR3</a></div><div class="ttdeci">__IO uint32_t TR3</div><div class="ttdef"><b>Definition:</b> stm32f303xe.h:199</div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_ga6c745a8afc373cfb30d2eea5c3e2b539"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#ga6c745a8afc373cfb30d2eea5c3e2b539">ADC_CFGR_AUTDLY</a></div><div class="ttdeci">#define ADC_CFGR_AUTDLY</div><div class="ttdef"><b>Definition:</b> stm32f303xe.h:1204</div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_gad27b9dc322ac84ef5fc8b80094ae4e3d"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#gad27b9dc322ac84ef5fc8b80094ae4e3d">ADC_JSQR_JEXTEN</a></div><div class="ttdeci">#define ADC_JSQR_JEXTEN</div><div class="ttdef"><b>Definition:</b> stm32f303xe.h:1662</div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_gaa62e3d8b41cd41757a43db423f4ff4b4"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#gaa62e3d8b41cd41757a43db423f4ff4b4">ADC_OFR2_OFFSET2_EN</a></div><div class="ttdeci">#define ADC_OFR2_OFFSET2_EN</div><div class="ttdef"><b>Definition:</b> stm32f303xe.h:1761</div></div>
<div class="ttc" id="agroup___c_m_s_i_s___device_html_ga51dbdba74c4d3559157392109af68fc6"><div class="ttname"><a href="group___c_m_s_i_s___device.html#ga51dbdba74c4d3559157392109af68fc6">ADC_TypeDef::SQR3</a></div><div class="ttdeci">__IO uint32_t SQR3</div><div class="ttdef"><b>Definition:</b> stm32f303xe.h:203</div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_ga54bcccd92a204be96e683968b57d6863"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#ga54bcccd92a204be96e683968b57d6863">ADC_CFGR_DMACFG</a></div><div class="ttdeci">#define ADC_CFGR_DMACFG</div><div class="ttdef"><b>Definition:</b> stm32f303xe.h:1170</div></div>
<div class="ttc" id="agroup___c_m_s_i_s___device_html_gab66c9816c1ca151a6ec728ec55655264"><div class="ttname"><a href="group___c_m_s_i_s___device.html#gab66c9816c1ca151a6ec728ec55655264">ADC_TypeDef::SQR4</a></div><div class="ttdeci">__IO uint32_t SQR4</div><div class="ttdef"><b>Definition:</b> stm32f303xe.h:204</div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_ga47e0d0a06ebf3276d9c278ef3e7ccbc7"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#ga47e0d0a06ebf3276d9c278ef3e7ccbc7">ADC_OFR1_OFFSET1_EN</a></div><div class="ttdeci">#define ADC_OFR1_OFFSET1_EN</div><div class="ttdef"><b>Definition:</b> stm32f303xe.h:1731</div></div>
<div class="ttc" id="astruct_____a_d_c___handle_type_def_html_ac4d98baff110474f83f3faf933221e19"><div class="ttname"><a href="struct_____a_d_c___handle_type_def.html#ac4d98baff110474f83f3faf933221e19">__ADC_HandleTypeDef::Lock</a></div><div class="ttdeci">HAL_LockTypeDef Lock</div><div class="ttdef"><b>Definition:</b> stm32f3xx_hal_adc.h:117</div></div>
<div class="ttc" id="agroup___a_d_c___exported___types_html_gafcfffd11ab8b84d3b0a1ce50ccf821d5"><div class="ttname"><a href="group___a_d_c___exported___types.html#gafcfffd11ab8b84d3b0a1ce50ccf821d5">HAL_ADC_STATE_INJ_EOC</a></div><div class="ttdeci">#define HAL_ADC_STATE_INJ_EOC</div><div class="ttdef"><b>Definition:</b> stm32f3xx_hal_adc.h:94</div></div>
<div class="ttc" id="astruct_____a_d_c___handle_type_def_html"><div class="ttname"><a href="struct_____a_d_c___handle_type_def.html">__ADC_HandleTypeDef</a></div><div class="ttdoc">ADC handle Structure definition</div><div class="ttdef"><b>Definition:</b> stm32f3xx_hal_adc.h:109</div></div>
<div class="ttc" id="agroup___c_m_s_i_s___device_html_ga6126350919b341bfb13c0b24b30dc22a"><div class="ttname"><a href="group___c_m_s_i_s___device.html#ga6126350919b341bfb13c0b24b30dc22a">ADC_TypeDef::CR</a></div><div class="ttdeci">__IO uint32_t CR</div><div class="ttdef"><b>Definition:</b> stm32f303xe.h:191</div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_ga2d5194da2923b931e1b7c2f732960e5a"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#ga2d5194da2923b931e1b7c2f732960e5a">ADC_CR_ADVREGEN_1</a></div><div class="ttdeci">#define ADC_CR_ADVREGEN_1</div><div class="ttdef"><b>Definition:</b> stm32f303xe.h:1156</div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_ga308ec58a8d20dcb3a348c30c332a0a8e"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#ga308ec58a8d20dcb3a348c30c332a0a8e">ADC_SQR2_SQ8</a></div><div class="ttdeci">#define ADC_SQR2_SQ8</div><div class="ttdef"><b>Definition:</b> stm32f303xe.h:1543</div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_ga5e00ddb0cb78fce86eb721d8a328a7be"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#ga5e00ddb0cb78fce86eb721d8a328a7be">ADC_TR3_LT3</a></div><div class="ttdeci">#define ADC_TR3_LT3</div><div class="ttdef"><b>Definition:</b> stm32f303xe.h:1446</div></div>
<div class="ttc" id="agroup___c_m_s_i_s___device_html_ga97988c41c381690e8a38fec8d2d24ca5"><div class="ttname"><a href="group___c_m_s_i_s___device.html#ga97988c41c381690e8a38fec8d2d24ca5">ADC_TypeDef::OFR1</a></div><div class="ttdeci">__IO uint32_t OFR1</div><div class="ttdef"><b>Definition:</b> stm32f303xe.h:210</div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_gabccd9667b6e724480b2bb17c893a58f6"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#gabccd9667b6e724480b2bb17c893a58f6">ADC_OFR3_OFFSET3_EN</a></div><div class="ttdeci">#define ADC_OFR3_OFFSET3_EN</div><div class="ttdef"><b>Definition:</b> stm32f303xe.h:1791</div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_gaed2f858a86778698f9294da72af89642"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#gaed2f858a86778698f9294da72af89642">ADC_CFGR_ALIGN</a></div><div class="ttdeci">#define ADC_CFGR_ALIGN</div><div class="ttdef"><b>Definition:</b> stm32f303xe.h:1180</div></div>
<div class="ttc" id="astruct_____a_d_c___handle_type_def_html_a688d9b290e7ae9d5b9c79fd1edc55913"><div class="ttname"><a href="struct_____a_d_c___handle_type_def.html#a688d9b290e7ae9d5b9c79fd1edc55913">__ADC_HandleTypeDef::State</a></div><div class="ttdeci">__IO uint32_t State</div><div class="ttdef"><b>Definition:</b> stm32f3xx_hal_adc.h:119</div></div>
<div class="ttc" id="agroup___a_d_c___exported___types_html_ga28309e91f810694b13b5035f4ff698ce"><div class="ttname"><a href="group___a_d_c___exported___types.html#ga28309e91f810694b13b5035f4ff698ce">HAL_ADC_STATE_REG_EOSMP</a></div><div class="ttdeci">#define HAL_ADC_STATE_REG_EOSMP</div><div class="ttdef"><b>Definition:</b> stm32f3xx_hal_adc.h:88</div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_gaec05330012f52f35421531c72819fada"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#gaec05330012f52f35421531c72819fada">ADC_CCR_TSEN</a></div><div class="ttdeci">#define ADC_CCR_TSEN</div><div class="ttdef"><b>Definition:</b> stm32f303xe.h:2426</div></div>
<div class="ttc" id="agroup___c_m_s_i_s___device_html_ga02a34c693903ef6ac7326ed02582fdcf"><div class="ttname"><a href="group___c_m_s_i_s___device.html#ga02a34c693903ef6ac7326ed02582fdcf">ADC_TypeDef::AWD2CR</a></div><div class="ttdeci">__IO uint32_t AWD2CR</div><div class="ttdef"><b>Definition:</b> stm32f303xe.h:220</div></div>
<div class="ttc" id="agroup___c_m_s_i_s___device_html_ga685111833b5ed05fa8199fcac1f404b6"><div class="ttname"><a href="group___c_m_s_i_s___device.html#ga685111833b5ed05fa8199fcac1f404b6">ADC_TypeDef::CALFACT</a></div><div class="ttdeci">__IO uint32_t CALFACT</div><div class="ttdef"><b>Definition:</b> stm32f303xe.h:225</div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_gae2fbdc1b854a54c4288402c2d3a7fca9"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#gae2fbdc1b854a54c4288402c2d3a7fca9">ADC_JSQR_JSQ3</a></div><div class="ttdeci">#define ADC_JSQR_JSQ3</div><div class="ttdef"><b>Definition:</b> stm32f303xe.h:1686</div></div>
<div class="ttc" id="astruct_____a_d_c___handle_type_def_html_a2cfd22379ae5a736e94cd9887c6cece6"><div class="ttname"><a href="struct_____a_d_c___handle_type_def.html#a2cfd22379ae5a736e94cd9887c6cece6">__ADC_HandleTypeDef::Instance</a></div><div class="ttdeci">ADC_TypeDef * Instance</div><div class="ttdef"><b>Definition:</b> stm32f3xx_hal_adc.h:111</div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_ga2214f5bb73203af67652390fe61449d0"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#ga2214f5bb73203af67652390fe61449d0">ADC_SQR4_SQ15</a></div><div class="ttdeci">#define ADC_SQR4_SQ15</div><div class="ttdef"><b>Definition:</b> stm32f303xe.h:1608</div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_gae04353744e03fd108feb56f6a08bc2f0"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#gae04353744e03fd108feb56f6a08bc2f0">ADC_CFGR_JQM</a></div><div class="ttdeci">#define ADC_CFGR_JQM</div><div class="ttdef"><b>Definition:</b> stm32f303xe.h:1222</div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_ga442c9a6b73fff3f4068d82ee3dd3e15a"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#ga442c9a6b73fff3f4068d82ee3dd3e15a">ADC_OFR4_OFFSET4</a></div><div class="ttdeci">#define ADC_OFR4_OFFSET4</div><div class="ttdef"><b>Definition:</b> stm32f303xe.h:1796</div></div>
<div class="ttc" id="astruct_____d_m_a___handle_type_def_html_adcf7277f9e9cd6813b793d44ab975806"><div class="ttname"><a href="struct_____d_m_a___handle_type_def.html#adcf7277f9e9cd6813b793d44ab975806">__DMA_HandleTypeDef::XferCpltCallback</a></div><div class="ttdeci">void(* XferCpltCallback)(struct __DMA_HandleTypeDef *hdma)</div><div class="ttdef"><b>Definition:</b> stm32f3xx_hal_dma.h:138</div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_ga4896e6f24dae71bcf906f5621b4516d4"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#ga4896e6f24dae71bcf906f5621b4516d4">ADC_CFGR_DISCNUM</a></div><div class="ttdeci">#define ADC_CFGR_DISCNUM</div><div class="ttdef"><b>Definition:</b> stm32f303xe.h:1212</div></div>
<div class="ttc" id="agroup___a_d_c_ex___error___code_html_ga7d9fb36a5332ee8677c832560074cecd"><div class="ttname"><a href="group___a_d_c_ex___error___code.html#ga7d9fb36a5332ee8677c832560074cecd">HAL_ADC_ERROR_JQOVF</a></div><div class="ttdeci">#define HAL_ADC_ERROR_JQOVF</div><div class="ttdef"><b>Definition:</b> stm32f3xx_hal_adc_ex.h:525</div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_gaecc47464aaa52f565d8daa9cf1a86054"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#gaecc47464aaa52f565d8daa9cf1a86054">ADC_CCR_VREFEN</a></div><div class="ttdeci">#define ADC_CCR_VREFEN</div><div class="ttdef"><b>Definition:</b> stm32f303xe.h:2423</div></div>
<div class="ttc" id="agroup___s_t_m32_f3xx___system___exported__types_html_gaa3cd3e43291e81e795d642b79b6088e6"><div class="ttname"><a href="group___s_t_m32_f3xx___system___exported__types.html#gaa3cd3e43291e81e795d642b79b6088e6">SystemCoreClock</a></div><div class="ttdeci">uint32_t SystemCoreClock</div><div class="ttdef"><b>Definition:</b> system_stm32f3xx.c:144</div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_ga80aef43bf273a0b1c1c8c95ea2a05997"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#ga80aef43bf273a0b1c1c8c95ea2a05997">ADC_SMPR2_SMP14</a></div><div class="ttdeci">#define ADC_SMPR2_SMP14</div><div class="ttdef"><b>Definition:</b> stm32f303xe.h:1352</div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_gaaedba293d9d47927aa9ce1ac190f96fa"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#gaaedba293d9d47927aa9ce1ac190f96fa">ADC_OFR3_OFFSET3</a></div><div class="ttdeci">#define ADC_OFR3_OFFSET3</div><div class="ttdef"><b>Definition:</b> stm32f303xe.h:1766</div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_gaeaa43af8cc44bfe846f5405967e420ba"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#gaeaa43af8cc44bfe846f5405967e420ba">ADC_CFGR_RES</a></div><div class="ttdeci">#define ADC_CFGR_RES</div><div class="ttdef"><b>Definition:</b> stm32f303xe.h:1174</div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_gaaa348e5a8262fa4004bca7049df8ec8a"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#gaaa348e5a8262fa4004bca7049df8ec8a">ADC_CFGR_AWD1EN</a></div><div class="ttdeci">#define ADC_CFGR_AWD1EN</div><div class="ttdef"><b>Definition:</b> stm32f303xe.h:1228</div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_ga6e2d39fb0029e1ad687a974e951c3ccf"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#ga6e2d39fb0029e1ad687a974e951c3ccf">ADC_SMPR2_SMP17</a></div><div class="ttdeci">#define ADC_SMPR2_SMP17</div><div class="ttdef"><b>Definition:</b> stm32f303xe.h:1373</div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_ga1f9cf8ee9926eef711e304d59baee6ba"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#ga1f9cf8ee9926eef711e304d59baee6ba">ADC_OFR2_OFFSET2</a></div><div class="ttdeci">#define ADC_OFR2_OFFSET2</div><div class="ttdef"><b>Definition:</b> stm32f303xe.h:1736</div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_ga0cf2aa49ef5e2e03a137e7d42fd1eae1"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#ga0cf2aa49ef5e2e03a137e7d42fd1eae1">ADC_CALFACT_CALFACT_S</a></div><div class="ttdeci">#define ADC_CALFACT_CALFACT_S</div><div class="ttdef"><b>Definition:</b> stm32f303xe.h:1982</div></div>
<div class="ttc" id="agroup___c_m_s_i_s___device_html_ga5438a76a93ac1bd2526e92ef298dc193"><div class="ttname"><a href="group___c_m_s_i_s___device.html#ga5438a76a93ac1bd2526e92ef298dc193">ADC_TypeDef::JSQR</a></div><div class="ttdeci">__IO uint32_t JSQR</div><div class="ttdef"><b>Definition:</b> stm32f303xe.h:208</div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_gacae9f86a9852402b380d49f9781d75b9"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#gacae9f86a9852402b380d49f9781d75b9">ADC_CR_JADSTP</a></div><div class="ttdeci">#define ADC_CR_JADSTP</div><div class="ttdef"><b>Definition:</b> stm32f303xe.h:1151</div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_gaf437add5f6ed735d2b68d90f567630df"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#gaf437add5f6ed735d2b68d90f567630df">ADC_CFGR_EXTEN</a></div><div class="ttdeci">#define ADC_CFGR_EXTEN</div><div class="ttdef"><b>Definition:</b> stm32f303xe.h:1192</div></div>
<div class="ttc" id="a_bag_scale_2_inc_2stm32f3xx__hal__conf_8h_html_a631dea7b230e600555f979c62af1de21"><div class="ttname"><a href="_bag_scale_2_inc_2stm32f3xx__hal__conf_8h.html#a631dea7b230e600555f979c62af1de21">assert_param</a></div><div class="ttdeci">#define assert_param(expr)</div><div class="ttdoc">Include module's header file.</div><div class="ttdef"><b>Definition:</b> stm32f3xx_hal_conf.h:346</div></div>
<div class="ttc" id="agroup___a_d_c___exported___types_html_gae6e9712c706ca7f2998dfb5cf776b48f"><div class="ttname"><a href="group___a_d_c___exported___types.html#gae6e9712c706ca7f2998dfb5cf776b48f">HAL_ADC_STATE_AWD2</a></div><div class="ttdeci">#define HAL_ADC_STATE_AWD2</div><div class="ttdef"><b>Definition:</b> stm32f3xx_hal_adc.h:99</div></div>
<div class="ttc" id="agroup___c_m_s_i_s___device_html_ga6c97f0e1681230af109fddac27de9271"><div class="ttname"><a href="group___c_m_s_i_s___device.html#ga6c97f0e1681230af109fddac27de9271">ADC_TypeDef::DIFSEL</a></div><div class="ttdeci">__IO uint32_t DIFSEL</div><div class="ttdef"><b>Definition:</b> stm32f303xe.h:224</div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_ga2ddd593a7e2fa60d950beddca3b11b5e"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#ga2ddd593a7e2fa60d950beddca3b11b5e">ADC_SQR1_SQ4</a></div><div class="ttdeci">#define ADC_SQR1_SQ4</div><div class="ttdef"><b>Definition:</b> stm32f303xe.h:1506</div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_gaba11f0cdf47b3290e7a6bd4c25eeae9c"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#gaba11f0cdf47b3290e7a6bd4c25eeae9c">ADC_SQR2_SQ6</a></div><div class="ttdeci">#define ADC_SQR2_SQ6</div><div class="ttdef"><b>Definition:</b> stm32f303xe.h:1525</div></div>
<div class="ttc" id="astruct_____d_m_a___handle_type_def_html"><div class="ttname"><a href="struct_____d_m_a___handle_type_def.html">__DMA_HandleTypeDef</a></div><div class="ttdoc">DMA handle Structure definition</div><div class="ttdef"><b>Definition:</b> stm32f3xx_hal_dma.h:126</div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_ga31d897f4cff317a185a26376161349de"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#ga31d897f4cff317a185a26376161349de">ADC_AWD3CR_AWD3CH</a></div><div class="ttdeci">#define ADC_AWD3CR_AWD3CH</div><div class="ttdef"><b>Definition:</b> stm32f303xe.h:1934</div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_gad7fa15dfe51b084b36cb5df2fbf44bb2"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#gad7fa15dfe51b084b36cb5df2fbf44bb2">ADC_JSQR_JSQ1</a></div><div class="ttdeci">#define ADC_JSQR_JSQ1</div><div class="ttdef"><b>Definition:</b> stm32f303xe.h:1668</div></div>
<div class="ttc" id="agroup___a_d_c___exported___types_html_gaa43e91fedb9ce41e36bc78ced4f3912e"><div class="ttname"><a href="group___a_d_c___exported___types.html#gaa43e91fedb9ce41e36bc78ced4f3912e">HAL_ADC_STATE_AWD3</a></div><div class="ttdeci">#define HAL_ADC_STATE_AWD3</div><div class="ttdef"><b>Definition:</b> stm32f3xx_hal_adc.h:100</div></div>
<div class="ttc" id="agroup___a_d_c___exported___types_html_ga5a1b4881d17e72aa0823797958221172"><div class="ttname"><a href="group___a_d_c___exported___types.html#ga5a1b4881d17e72aa0823797958221172">HAL_ADC_STATE_ERROR_DMA</a></div><div class="ttdeci">#define HAL_ADC_STATE_ERROR_DMA</div><div class="ttdef"><b>Definition:</b> stm32f3xx_hal_adc.h:80</div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_ga8097124ae6a0a332d6fa66a494910b96"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#ga8097124ae6a0a332d6fa66a494910b96">ADC_JSQR_JEXTSEL</a></div><div class="ttdeci">#define ADC_JSQR_JEXTSEL</div><div class="ttdef"><b>Definition:</b> stm32f303xe.h:1654</div></div>
<div class="ttc" id="astruct_____a_d_c___handle_type_def_html_a7621e4d4c7bed107ea82e113043872ff"><div class="ttname"><a href="struct_____a_d_c___handle_type_def.html#a7621e4d4c7bed107ea82e113043872ff">__ADC_HandleTypeDef::DMA_Handle</a></div><div class="ttdeci">DMA_HandleTypeDef * DMA_Handle</div><div class="ttdef"><b>Definition:</b> stm32f3xx_hal_adc.h:115</div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_ga20840a5fcb23b91a8ac686e887d7d144"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#ga20840a5fcb23b91a8ac686e887d7d144">ADC_TR2_LT2</a></div><div class="ttdeci">#define ADC_TR2_LT2</div><div class="ttdef"><b>Definition:</b> stm32f303xe.h:1421</div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_gaf5d91ecfc3d40cc6b1960544e526eb91"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#gaf5d91ecfc3d40cc6b1960544e526eb91">ADC_SQR2_SQ9</a></div><div class="ttdeci">#define ADC_SQR2_SQ9</div><div class="ttdef"><b>Definition:</b> stm32f303xe.h:1552</div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_ga4510ca275d466ec70aea9351b7a2d812"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#ga4510ca275d466ec70aea9351b7a2d812">ADC_SMPR2_SMP10</a></div><div class="ttdeci">#define ADC_SMPR2_SMP10</div><div class="ttdef"><b>Definition:</b> stm32f303xe.h:1324</div></div>
<div class="ttc" id="agroup___c_m_s_i_s___device_html_ga0185aa54962ba987f192154fb7a2d673"><div class="ttname"><a href="group___c_m_s_i_s___device.html#ga0185aa54962ba987f192154fb7a2d673">ADC_TypeDef::SQR1</a></div><div class="ttdeci">__IO uint32_t SQR1</div><div class="ttdef"><b>Definition:</b> stm32f303xe.h:201</div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_ga5dfb1c31c13669683c09eed0907333c0"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#ga5dfb1c31c13669683c09eed0907333c0">ADC_SQR2_SQ5</a></div><div class="ttdeci">#define ADC_SQR2_SQ5</div><div class="ttdef"><b>Definition:</b> stm32f303xe.h:1516</div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_ga16ad6df507751f55e64b21412f34664b"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#ga16ad6df507751f55e64b21412f34664b">ADC_CFGR_JAUTO</a></div><div class="ttdeci">#define ADC_CFGR_JAUTO</div><div class="ttdef"><b>Definition:</b> stm32f303xe.h:1234</div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_ga73249abd113dec0f23baad8ed97a519b"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#ga73249abd113dec0f23baad8ed97a519b">ADC_CFGR_JAWD1EN</a></div><div class="ttdeci">#define ADC_CFGR_JAWD1EN</div><div class="ttdef"><b>Definition:</b> stm32f303xe.h:1231</div></div>
<div class="ttc" id="agroup___a_d_c___exported___types_html_gadccf2475d321f82bc5b18b4c0031794b"><div class="ttname"><a href="group___a_d_c___exported___types.html#gadccf2475d321f82bc5b18b4c0031794b">HAL_ADC_STATE_READY</a></div><div class="ttdeci">#define HAL_ADC_STATE_READY</div><div class="ttdef"><b>Definition:</b> stm32f3xx_hal_adc.h:73</div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_gae9f75ebf90f85ba43654ce84312221a4"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#gae9f75ebf90f85ba43654ce84312221a4">ADC_CFGR_JDISCEN</a></div><div class="ttdeci">#define ADC_CFGR_JDISCEN</div><div class="ttdef"><b>Definition:</b> stm32f303xe.h:1219</div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_gadddb5c25b3defb1a7d65a7df1bb73b5b"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#gadddb5c25b3defb1a7d65a7df1bb73b5b">ADC_SQR3_SQ11</a></div><div class="ttdeci">#define ADC_SQR3_SQ11</div><div class="ttdef"><b>Definition:</b> stm32f303xe.h:1571</div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_ga3637e441983200bdc8f6cb84343d28cd"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#ga3637e441983200bdc8f6cb84343d28cd">ADC_SQR3_SQ12</a></div><div class="ttdeci">#define ADC_SQR3_SQ12</div><div class="ttdef"><b>Definition:</b> stm32f303xe.h:1580</div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_gac55fed000d18748945c5ec1574e2aef2"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#gac55fed000d18748945c5ec1574e2aef2">ADC_SQR1_SQ1</a></div><div class="ttdeci">#define ADC_SQR1_SQ1</div><div class="ttdef"><b>Definition:</b> stm32f303xe.h:1479</div></div>
<div class="ttc" id="agroup___a_d_c___exported___types_html_ga39ce295171a5e608097017fda4cfd7d5"><div class="ttname"><a href="group___a_d_c___exported___types.html#ga39ce295171a5e608097017fda4cfd7d5">HAL_ADC_STATE_AWD1</a></div><div class="ttdeci">#define HAL_ADC_STATE_AWD1</div><div class="ttdef"><b>Definition:</b> stm32f3xx_hal_adc.h:98</div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_ga5865ff9d8e590fe16c4603a193488eff"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#ga5865ff9d8e590fe16c4603a193488eff">ADC_CCR_MDMA</a></div><div class="ttdeci">#define ADC_CCR_MDMA</div><div class="ttdef"><b>Definition:</b> stm32f303xe.h:2411</div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_ga821c516b84062c1548d1ec679449ae5f"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#ga821c516b84062c1548d1ec679449ae5f">ADC_CFGR_CONT</a></div><div class="ttdeci">#define ADC_CFGR_CONT</div><div class="ttdef"><b>Definition:</b> stm32f303xe.h:1201</div></div>
<div class="ttc" id="a_bag_scale_2_drivers_2_s_t_m32_f3xx___h_a_l___driver_2_inc_2stm32f3xx__hal__def_8h_html_a63c0679d1cb8b8c684fbb0632743478f"><div class="ttname"><a href="_bag_scale_2_drivers_2_s_t_m32_f3xx___h_a_l___driver_2_inc_2stm32f3xx__hal__def_8h.html#a63c0679d1cb8b8c684fbb0632743478f">HAL_StatusTypeDef</a></div><div class="ttdeci">HAL_StatusTypeDef</div><div class="ttdoc">HAL Status structures definition</div><div class="ttdef"><b>Definition:</b> stm32f3xx_hal_def.h:57</div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_gae9e547428b0798e4590c91f91f135e1f"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#gae9e547428b0798e4590c91f91f135e1f">ADC_CR_ADVREGEN_0</a></div><div class="ttdeci">#define ADC_CR_ADVREGEN_0</div><div class="ttdef"><b>Definition:</b> stm32f303xe.h:1155</div></div>
<div class="ttc" id="agroup___a_d_c___exported___types_html_ga22d43a637ce63e13e33f5a0f1d4564fd"><div class="ttname"><a href="group___a_d_c___exported___types.html#ga22d43a637ce63e13e33f5a0f1d4564fd">HAL_ADC_STATE_ERROR_CONFIG</a></div><div class="ttdeci">#define HAL_ADC_STATE_ERROR_CONFIG</div><div class="ttdef"><b>Definition:</b> stm32f3xx_hal_adc.h:79</div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_gabc90e672f9041a75ddeceaff3b04947b"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#gabc90e672f9041a75ddeceaff3b04947b">ADC_OFR4_OFFSET4_CH</a></div><div class="ttdeci">#define ADC_OFR4_OFFSET4_CH</div><div class="ttdef"><b>Definition:</b> stm32f303xe.h:1812</div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_ga4f425cee1f82c1082295777f1867c16f"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#ga4f425cee1f82c1082295777f1867c16f">ADC_DIFSEL_DIFSEL</a></div><div class="ttdeci">#define ADC_DIFSEL_DIFSEL</div><div class="ttdef"><b>Definition:</b> stm32f303xe.h:1958</div></div>
<div class="ttc" id="agroup___a_d_c___exported___types_html_ga3f995b6dedd7366d0663f852511b9104"><div class="ttname"><a href="group___a_d_c___exported___types.html#ga3f995b6dedd7366d0663f852511b9104">HAL_ADC_STATE_RESET</a></div><div class="ttdeci">#define HAL_ADC_STATE_RESET</div><div class="ttdoc">HAL ADC state machine: ADC states definition (bitfields)</div><div class="ttdef"><b>Definition:</b> stm32f3xx_hal_adc.h:72</div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_ga90ad1cfd78eff67df0be5c4925676819"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#ga90ad1cfd78eff67df0be5c4925676819">ADC_TR1_HT1</a></div><div class="ttdeci">#define ADC_TR1_HT1</div><div class="ttdef"><b>Definition:</b> stm32f303xe.h:1404</div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_ga602da64684da4f219320006e99afa3a6"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#ga602da64684da4f219320006e99afa3a6">ADC_CR_ADCALDIF</a></div><div class="ttdeci">#define ADC_CR_ADCALDIF</div><div class="ttdef"><b>Definition:</b> stm32f303xe.h:1159</div></div>
<div class="ttc" id="agroup___c_m_s_i_s___device_html_ga052b985734ae89cc566b5eebcbccb790"><div class="ttname"><a href="group___c_m_s_i_s___device.html#ga052b985734ae89cc566b5eebcbccb790">ADC_TypeDef::TR1</a></div><div class="ttdeci">__IO uint32_t TR1</div><div class="ttdef"><b>Definition:</b> stm32f303xe.h:197</div></div>
<div class="ttc" id="agroup___a_d_c_ex___error___code_html_ga7182f9ffc028f217db8724c7bc348f2f"><div class="ttname"><a href="group___a_d_c_ex___error___code.html#ga7182f9ffc028f217db8724c7bc348f2f">HAL_ADC_ERROR_INTERNAL</a></div><div class="ttdeci">#define HAL_ADC_ERROR_INTERNAL</div><div class="ttdef"><b>Definition:</b> stm32f3xx_hal_adc_ex.h:520</div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_ga646e3fc05e4474a9752a5d6cda422a39"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#ga646e3fc05e4474a9752a5d6cda422a39">ADC_SQR1_SQ2</a></div><div class="ttdeci">#define ADC_SQR1_SQ2</div><div class="ttdef"><b>Definition:</b> stm32f303xe.h:1488</div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_ga8377a1e787d0c8e274d56780ef2a757b"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#ga8377a1e787d0c8e274d56780ef2a757b">ADC_SMPR1_SMP1</a></div><div class="ttdeci">#define ADC_SMPR1_SMP1</div><div class="ttdef"><b>Definition:</b> stm32f303xe.h:1260</div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_ga9c13aa04949ed520cf92613d3a619198"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#ga9c13aa04949ed520cf92613d3a619198">ADC_CCR_DELAY</a></div><div class="ttdeci">#define ADC_CCR_DELAY</div><div class="ttdef"><b>Definition:</b> stm32f303xe.h:2399</div></div>
<div class="ttc" id="agroup___c_m_s_i_s___device_html_gab4b0a79a9e4a9d5b0a24d7285cf55bdc"><div class="ttname"><a href="group___c_m_s_i_s___device.html#gab4b0a79a9e4a9d5b0a24d7285cf55bdc">ADC_TypeDef::JDR1</a></div><div class="ttdeci">__IO uint32_t JDR1</div><div class="ttdef"><b>Definition:</b> stm32f303xe.h:215</div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_ga2960f4d5bf5971024daf60f274361f04"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#ga2960f4d5bf5971024daf60f274361f04">ADC_SMPR1_SMP8</a></div><div class="ttdeci">#define ADC_SMPR1_SMP8</div><div class="ttdef"><b>Definition:</b> stm32f303xe.h:1309</div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_ga64f2ff6a85748943d4f2c45813222d66"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#ga64f2ff6a85748943d4f2c45813222d66">ADC_AWD2CR_AWD2CH</a></div><div class="ttdeci">#define ADC_AWD2CR_AWD2CH</div><div class="ttdef"><b>Definition:</b> stm32f303xe.h:1910</div></div>
<div class="ttc" id="agroup___a_d_c___exported___types_html_ga0044d240de80a70923b5c970d19ba24b"><div class="ttname"><a href="group___a_d_c___exported___types.html#ga0044d240de80a70923b5c970d19ba24b">HAL_ADC_STATE_INJ_BUSY</a></div><div class="ttdeci">#define HAL_ADC_STATE_INJ_BUSY</div><div class="ttdef"><b>Definition:</b> stm32f3xx_hal_adc.h:91</div></div>
<div class="ttc" id="astruct_____d_m_a___handle_type_def_html_a9dd02a18a25c857ce4b9adf92895dd95"><div class="ttname"><a href="struct_____d_m_a___handle_type_def.html#a9dd02a18a25c857ce4b9adf92895dd95">__DMA_HandleTypeDef::XferHalfCpltCallback</a></div><div class="ttdeci">void(* XferHalfCpltCallback)(struct __DMA_HandleTypeDef *hdma)</div><div class="ttdef"><b>Definition:</b> stm32f3xx_hal_dma.h:140</div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_gab1b0faa04d1e41f0527e6a756c59cdb3"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#gab1b0faa04d1e41f0527e6a756c59cdb3">ADC_SMPR2_SMP15</a></div><div class="ttdeci">#define ADC_SMPR2_SMP15</div><div class="ttdef"><b>Definition:</b> stm32f303xe.h:1359</div></div>
<div class="ttc" id="agroup___c_m_s_i_s___device_html_ga73009a8122fcc628f467a4e997109347"><div class="ttname"><a href="group___c_m_s_i_s___device.html#ga73009a8122fcc628f467a4e997109347">ADC_TypeDef::SMPR1</a></div><div class="ttdeci">__IO uint32_t SMPR1</div><div class="ttdef"><b>Definition:</b> stm32f303xe.h:194</div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_ga2f3069fb9d69bfc49bcd3baef5bfb263"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#ga2f3069fb9d69bfc49bcd3baef5bfb263">ADC_SQR3_SQ10</a></div><div class="ttdeci">#define ADC_SQR3_SQ10</div><div class="ttdef"><b>Definition:</b> stm32f303xe.h:1562</div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_ga26fe09dfd6969dd95591942e80cc3d2b"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#ga26fe09dfd6969dd95591942e80cc3d2b">ADC_CR_ADEN</a></div><div class="ttdeci">#define ADC_CR_ADEN</div><div class="ttdef"><b>Definition:</b> stm32f303xe.h:1136</div></div>
<div class="ttc" id="agroup___a_d_c___exported___types_html_ga516d4b4ebc261c241c69d96aae19acc3"><div class="ttname"><a href="group___a_d_c___exported___types.html#ga516d4b4ebc261c241c69d96aae19acc3">HAL_ADC_STATE_REG_BUSY</a></div><div class="ttdeci">#define HAL_ADC_STATE_REG_BUSY</div><div class="ttdef"><b>Definition:</b> stm32f3xx_hal_adc.h:83</div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_gab22a34e787114885b112f3195b596e7a"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#gab22a34e787114885b112f3195b596e7a">ADC_SMPR1_SMP3</a></div><div class="ttdeci">#define ADC_SMPR1_SMP3</div><div class="ttdef"><b>Definition:</b> stm32f303xe.h:1274</div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_ga3f297640e000ec5c19b03bc7a1f02ead"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#ga3f297640e000ec5c19b03bc7a1f02ead">ADC_OFR4_OFFSET4_EN</a></div><div class="ttdeci">#define ADC_OFR4_OFFSET4_EN</div><div class="ttdef"><b>Definition:</b> stm32f303xe.h:1821</div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_ga622869f20d0369d203d3fc59daa1005a"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#ga622869f20d0369d203d3fc59daa1005a">ADC_SMPR1_SMP6</a></div><div class="ttdeci">#define ADC_SMPR1_SMP6</div><div class="ttdef"><b>Definition:</b> stm32f303xe.h:1295</div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_gaf19413a93e5983d4c2a3caa18c569b14"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#gaf19413a93e5983d4c2a3caa18c569b14">ADC_CFGR_OVRMOD</a></div><div class="ttdeci">#define ADC_CFGR_OVRMOD</div><div class="ttdef"><b>Definition:</b> stm32f303xe.h:1198</div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_ga3b518835d8add9dd1c4abf2d66cc60aa"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#ga3b518835d8add9dd1c4abf2d66cc60aa">ADC_SMPR2_SMP13</a></div><div class="ttdeci">#define ADC_SMPR2_SMP13</div><div class="ttdef"><b>Definition:</b> stm32f303xe.h:1345</div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_ga3ad505a73bda99d0d888aad0b0d78df5"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#ga3ad505a73bda99d0d888aad0b0d78df5">ADC_CFGR_DMAEN</a></div><div class="ttdeci">#define ADC_CFGR_DMAEN</div><div class="ttdef"><b>Definition:</b> stm32f303xe.h:1167</div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_gad99494f414a25f32a5f00ea39ea2150a"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#gad99494f414a25f32a5f00ea39ea2150a">ADC_CR_ADDIS</a></div><div class="ttdeci">#define ADC_CR_ADDIS</div><div class="ttdef"><b>Definition:</b> stm32f303xe.h:1139</div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_gad9809eba930562b84811df0a2f3eee9b"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#gad9809eba930562b84811df0a2f3eee9b">ADC_OFR2_OFFSET2_CH</a></div><div class="ttdeci">#define ADC_OFR2_OFFSET2_CH</div><div class="ttdef"><b>Definition:</b> stm32f303xe.h:1752</div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_ga109b3f5b8d67170f9eb030e7cb331ff7"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#ga109b3f5b8d67170f9eb030e7cb331ff7">ADC_SMPR1_SMP7</a></div><div class="ttdeci">#define ADC_SMPR1_SMP7</div><div class="ttdef"><b>Definition:</b> stm32f303xe.h:1302</div></div>
<div class="ttc" id="astruct_a_d_c___common___type_def_html"><div class="ttname"><a href="struct_a_d_c___common___type_def.html">ADC_Common_TypeDef</a></div><div class="ttdef"><b>Definition:</b> stm32f303xe.h:229</div></div>
<div class="ttc" id="agroup___a_d_c___exported___types_html_gaaa31ad8c2f5337eac601534cb581dd15"><div class="ttname"><a href="group___a_d_c___exported___types.html#gaaa31ad8c2f5337eac601534cb581dd15">HAL_ADC_STATE_TIMEOUT</a></div><div class="ttdeci">#define HAL_ADC_STATE_TIMEOUT</div><div class="ttdef"><b>Definition:</b> stm32f3xx_hal_adc.h:75</div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_gae45b3c4d93de2e7fd685f75e40e2231a"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#gae45b3c4d93de2e7fd685f75e40e2231a">ADC_SMPR1_SMP5</a></div><div class="ttdeci">#define ADC_SMPR1_SMP5</div><div class="ttdef"><b>Definition:</b> stm32f303xe.h:1288</div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_gae68a19a18d72f6d87c6f2b8cc8bfc6dc"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#gae68a19a18d72f6d87c6f2b8cc8bfc6dc">ADC_SQR1_L</a></div><div class="ttdeci">#define ADC_SQR1_L</div><div class="ttdef"><b>Definition:</b> stm32f303xe.h:1471</div></div>
<div class="ttc" id="agroup___a_d_c___exported___types_html_ga65b592627f1f9277f4b89bfc33a9e641"><div class="ttname"><a href="group___a_d_c___exported___types.html#ga65b592627f1f9277f4b89bfc33a9e641">HAL_ADC_STATE_ERROR_INTERNAL</a></div><div class="ttdeci">#define HAL_ADC_STATE_ERROR_INTERNAL</div><div class="ttdef"><b>Definition:</b> stm32f3xx_hal_adc.h:78</div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_ga06b41927167c714522bb04b6fff3820d"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#ga06b41927167c714522bb04b6fff3820d">ADC_CCR_CKMODE</a></div><div class="ttdeci">#define ADC_CCR_CKMODE</div><div class="ttdef"><b>Definition:</b> stm32f303xe.h:2417</div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_gaa624d1fe34014b88873e2dfa91f79232"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#gaa624d1fe34014b88873e2dfa91f79232">ADC_JSQR_JL</a></div><div class="ttdeci">#define ADC_JSQR_JL</div><div class="ttdef"><b>Definition:</b> stm32f303xe.h:1648</div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_ga2103c1c0afcda507339ba3aa355de327"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#ga2103c1c0afcda507339ba3aa355de327">ADC_SQR4_SQ16</a></div><div class="ttdeci">#define ADC_SQR4_SQ16</div><div class="ttdef"><b>Definition:</b> stm32f303xe.h:1617</div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_ga066b14e08b2f66cf148d43c61c68771f"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#ga066b14e08b2f66cf148d43c61c68771f">ADC_TR2_HT2</a></div><div class="ttdeci">#define ADC_TR2_HT2</div><div class="ttdef"><b>Definition:</b> stm32f303xe.h:1433</div></div>
<div class="ttc" id="agroup___c_m_s_i_s___device_html_ga9e68fe36c4c8fbbac294b5496ccf7130"><div class="ttname"><a href="group___c_m_s_i_s___device.html#ga9e68fe36c4c8fbbac294b5496ccf7130">ADC_TypeDef::SMPR2</a></div><div class="ttdeci">__IO uint32_t SMPR2</div><div class="ttdef"><b>Definition:</b> stm32f303xe.h:195</div></div>
<div class="ttc" id="agroup___a_d_c___exported___types_html_gae2da191bffb720a553a1e39c10929711"><div class="ttname"><a href="group___a_d_c___exported___types.html#gae2da191bffb720a553a1e39c10929711">HAL_ADC_STATE_REG_EOC</a></div><div class="ttdeci">#define HAL_ADC_STATE_REG_EOC</div><div class="ttdef"><b>Definition:</b> stm32f3xx_hal_adc.h:86</div></div>
<div class="ttc" id="astruct_____d_m_a___handle_type_def_html_aaffa61c597a2c7608508cb20d32edf41"><div class="ttname"><a href="struct_____d_m_a___handle_type_def.html#aaffa61c597a2c7608508cb20d32edf41">__DMA_HandleTypeDef::XferErrorCallback</a></div><div class="ttdeci">void(* XferErrorCallback)(struct __DMA_HandleTypeDef *hdma)</div><div class="ttdef"><b>Definition:</b> stm32f3xx_hal_dma.h:142</div></div>
<div class="ttc" id="agroup___a_d_c___exported___types_html_ga0e29888675cbdd18e461fcd7711a2ad4"><div class="ttname"><a href="group___a_d_c___exported___types.html#ga0e29888675cbdd18e461fcd7711a2ad4">HAL_ADC_STATE_INJ_JQOVF</a></div><div class="ttdeci">#define HAL_ADC_STATE_INJ_JQOVF</div><div class="ttdef"><b>Definition:</b> stm32f3xx_hal_adc.h:95</div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_ga39a279051ef198ee34cad73743b996f4"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#ga39a279051ef198ee34cad73743b996f4">ADC_JSQR_JSQ4</a></div><div class="ttdeci">#define ADC_JSQR_JSQ4</div><div class="ttdef"><b>Definition:</b> stm32f303xe.h:1695</div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_gaa9f66f702fc124040956117f20ef8df4"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#gaa9f66f702fc124040956117f20ef8df4">ADC_SQR2_SQ7</a></div><div class="ttdeci">#define ADC_SQR2_SQ7</div><div class="ttdef"><b>Definition:</b> stm32f303xe.h:1534</div></div>
<div class="ttc" id="agroup___c_m_s_i_s___device_html_gaee6d4af7571a1bad2fec9e7b53733277"><div class="ttname"><a href="group___c_m_s_i_s___device.html#gaee6d4af7571a1bad2fec9e7b53733277">ADC_Common_TypeDef::CCR</a></div><div class="ttdeci">__IO uint32_t CCR</div><div class="ttdef"><b>Definition:</b> stm32f303xe.h:233</div></div>
<div class="ttc" id="agroup___c_m_s_i_s___device_html_ga40999cd0a255ef62b2340e2726695063"><div class="ttname"><a href="group___c_m_s_i_s___device.html#ga40999cd0a255ef62b2340e2726695063">ADC_TypeDef::JDR3</a></div><div class="ttdeci">__IO uint32_t JDR3</div><div class="ttdef"><b>Definition:</b> stm32f303xe.h:217</div></div>
<div class="ttc" id="agroup___a_d_c___exported___types_html_ga7055248355e179ee208d23bd2ce8ba69"><div class="ttname"><a href="group___a_d_c___exported___types.html#ga7055248355e179ee208d23bd2ce8ba69">HAL_ADC_STATE_BUSY_INTERNAL</a></div><div class="ttdeci">#define HAL_ADC_STATE_BUSY_INTERNAL</div><div class="ttdef"><b>Definition:</b> stm32f3xx_hal_adc.h:74</div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_ga87c66f671af3241a20d7dfa2a048b40a"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#ga87c66f671af3241a20d7dfa2a048b40a">ADC_CR_ADCAL</a></div><div class="ttdeci">#define ADC_CR_ADCAL</div><div class="ttdef"><b>Definition:</b> stm32f303xe.h:1162</div></div>
<div class="ttc" id="agroup___c_m_s_i_s___device_html_ga84114accead82bd11a0e12a429cdfed9"><div class="ttname"><a href="group___c_m_s_i_s___device.html#ga84114accead82bd11a0e12a429cdfed9">ADC_TypeDef::DR</a></div><div class="ttdeci">__IO uint32_t DR</div><div class="ttdef"><b>Definition:</b> stm32f303xe.h:205</div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_ga5588971a8a0f83018dee5df29dbd8616"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#ga5588971a8a0f83018dee5df29dbd8616">ADC_SMPR1_SMP2</a></div><div class="ttdeci">#define ADC_SMPR1_SMP2</div><div class="ttdef"><b>Definition:</b> stm32f303xe.h:1267</div></div>
<div class="ttc" id="agroup___c_m_s_i_s___device_html_gabae6e9d688b16ef350878998f5e21c0b"><div class="ttname"><a href="group___c_m_s_i_s___device.html#gabae6e9d688b16ef350878998f5e21c0b">ADC_TypeDef::JDR4</a></div><div class="ttdeci">__IO uint32_t JDR4</div><div class="ttdef"><b>Definition:</b> stm32f303xe.h:218</div></div>
<div class="ttc" id="agroup___c_m_s_i_s___device_html_gadd06351bbb4cf771125247d62b145d75"><div class="ttname"><a href="group___c_m_s_i_s___device.html#gadd06351bbb4cf771125247d62b145d75">ADC_TypeDef::ISR</a></div><div class="ttdeci">__IO uint32_t ISR</div><div class="ttdef"><b>Definition:</b> stm32f303xe.h:189</div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_ga700209a12e66924a0fea72afd6e4bc1f"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#ga700209a12e66924a0fea72afd6e4bc1f">ADC_OFR1_OFFSET1</a></div><div class="ttdeci">#define ADC_OFR1_OFFSET1</div><div class="ttdef"><b>Definition:</b> stm32f303xe.h:1706</div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_ga2022339e35fd5ad394f97d7ed366744a"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#ga2022339e35fd5ad394f97d7ed366744a">ADC_SQR3_SQ13</a></div><div class="ttdeci">#define ADC_SQR3_SQ13</div><div class="ttdef"><b>Definition:</b> stm32f303xe.h:1589</div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_ga57d8954f0fea7b23d0706547b888770e"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#ga57d8954f0fea7b23d0706547b888770e">ADC_SMPR2_SMP16</a></div><div class="ttdeci">#define ADC_SMPR2_SMP16</div><div class="ttdef"><b>Definition:</b> stm32f303xe.h:1366</div></div>
<div class="ttc" id="astruct_____a_d_c___handle_type_def_html_a8b8e5224f15359298d706b3da0a2bd87"><div class="ttname"><a href="struct_____a_d_c___handle_type_def.html#a8b8e5224f15359298d706b3da0a2bd87">__ADC_HandleTypeDef::Init</a></div><div class="ttdeci">ADC_InitTypeDef Init</div><div class="ttdef"><b>Definition:</b> stm32f3xx_hal_adc.h:113</div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_gab2ee31087e62977a5e488d40edf7c057"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#gab2ee31087e62977a5e488d40edf7c057">ADC_CALFACT_CALFACT_D</a></div><div class="ttdeci">#define ADC_CALFACT_CALFACT_D</div><div class="ttdef"><b>Definition:</b> stm32f303xe.h:1993</div></div>
<div class="ttc" id="agroup___a_d_c_ex___error___code_html_gaea82628f53a8e30db3f3426922acf60f"><div class="ttname"><a href="group___a_d_c_ex___error___code.html#gaea82628f53a8e30db3f3426922acf60f">HAL_ADC_ERROR_DMA</a></div><div class="ttdeci">#define HAL_ADC_ERROR_DMA</div><div class="ttdef"><b>Definition:</b> stm32f3xx_hal_adc_ex.h:524</div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_gaad92b69d99317c86074d8ea5f609f771"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#gaad92b69d99317c86074d8ea5f609f771">ADC_SQR3_SQ14</a></div><div class="ttdeci">#define ADC_SQR3_SQ14</div><div class="ttdef"><b>Definition:</b> stm32f303xe.h:1598</div></div>
<div class="ttc" id="agroup___a_d_c_ex___error___code_html_ga30ce24556ebd3c0341558c700a3b9add"><div class="ttname"><a href="group___a_d_c_ex___error___code.html#ga30ce24556ebd3c0341558c700a3b9add">HAL_ADC_ERROR_OVR</a></div><div class="ttdeci">#define HAL_ADC_ERROR_OVR</div><div class="ttdef"><b>Definition:</b> stm32f3xx_hal_adc_ex.h:523</div></div>
<!-- start footer part -->
<hr class="footer"/><address class="footer"><small>
Generated by &#160;<a href="http://www.doxygen.org/index.html">
<img class="footer" src="doxygen.png" alt="doxygen"/>
</a> 1.8.16
</small></address>
</body>
</html>
