{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1749774227039 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1749774227039 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Jun 12 21:23:46 2025 " "Processing started: Thu Jun 12 21:23:46 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1749774227039 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1749774227039 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off tp -c datapathTestbench " "Command: quartus_map --read_settings_files=on --write_settings_files=off tp -c datapathTestbench" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1749774227039 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1749774227407 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "12 12 " "Parallel compilation is enabled and will use 12 of the 12 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1749774227407 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "control.v(17) " "Verilog HDL warning at control.v(17): extended using \"x\" or \"z\"" {  } { { "../control.v" "" { Text "C:/Users/Manoel C/Documents/tp02-5377-5389/src/control.v" 17 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1749774234087 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "immGen.v(21) " "Verilog HDL warning at immGen.v(21): extended using \"x\" or \"z\"" {  } { { "../immGen.v" "" { Text "C:/Users/Manoel C/Documents/tp02-5377-5389/src/immGen.v" 21 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1749774234094 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "datapathTestbench.v(30) " "Verilog HDL warning at datapathTestbench.v(30): extended using \"x\" or \"z\"" {  } { { "../datapathTestbench.v" "" { Text "C:/Users/Manoel C/Documents/tp02-5377-5389/src/datapathTestbench.v" 30 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1749774234102 ""}
{ "Warning" "WSGN_MEGAFN_REPLACE" "mux ../mux.v " "Entity \"mux\" obtained from \"../mux.v\" instead of from Quartus Prime megafunction library" {  } { { "../mux.v" "" { Text "C:/Users/Manoel C/Documents/tp02-5377-5389/src/mux.v" 2 -1 0 } }  } 0 12090 "Entity \"%1!s!\" obtained from \"%2!s!\" instead of from Quartus Prime megafunction library" 0 0 "Analysis & Synthesis" 0 -1 1749774234104 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/manoel c/documents/tp02-5377-5389/src/datapathtestbench.v 12 12 " "Found 12 design units, including 12 entities, in source file /users/manoel c/documents/tp02-5377-5389/src/datapathtestbench.v" { { "Info" "ISGN_ENTITY_NAME" "1 add " "Found entity 1: add" {  } { { "../add.v" "" { Text "C:/Users/Manoel C/Documents/tp02-5377-5389/src/add.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1749774234104 ""} { "Info" "ISGN_ENTITY_NAME" "2 alu " "Found entity 2: alu" {  } { { "../alu.v" "" { Text "C:/Users/Manoel C/Documents/tp02-5377-5389/src/alu.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1749774234104 ""} { "Info" "ISGN_ENTITY_NAME" "3 aluControl " "Found entity 3: aluControl" {  } { { "../aluControl.v" "" { Text "C:/Users/Manoel C/Documents/tp02-5377-5389/src/aluControl.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1749774234104 ""} { "Info" "ISGN_ENTITY_NAME" "4 control " "Found entity 4: control" {  } { { "../control.v" "" { Text "C:/Users/Manoel C/Documents/tp02-5377-5389/src/control.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1749774234104 ""} { "Info" "ISGN_ENTITY_NAME" "5 dataMemory " "Found entity 5: dataMemory" {  } { { "../dataMemory.v" "" { Text "C:/Users/Manoel C/Documents/tp02-5377-5389/src/dataMemory.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1749774234104 ""} { "Info" "ISGN_ENTITY_NAME" "6 immGen " "Found entity 6: immGen" {  } { { "../immGen.v" "" { Text "C:/Users/Manoel C/Documents/tp02-5377-5389/src/immGen.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1749774234104 ""} { "Info" "ISGN_ENTITY_NAME" "7 instructionMem " "Found entity 7: instructionMem" {  } { { "../instructionMem.v" "" { Text "C:/Users/Manoel C/Documents/tp02-5377-5389/src/instructionMem.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1749774234104 ""} { "Info" "ISGN_ENTITY_NAME" "8 mux " "Found entity 8: mux" {  } { { "../mux.v" "" { Text "C:/Users/Manoel C/Documents/tp02-5377-5389/src/mux.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1749774234104 ""} { "Info" "ISGN_ENTITY_NAME" "9 pc " "Found entity 9: pc" {  } { { "../pc.v" "" { Text "C:/Users/Manoel C/Documents/tp02-5377-5389/src/pc.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1749774234104 ""} { "Info" "ISGN_ENTITY_NAME" "10 regMemory " "Found entity 10: regMemory" {  } { { "../regMemory.v" "" { Text "C:/Users/Manoel C/Documents/tp02-5377-5389/src/regMemory.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1749774234104 ""} { "Info" "ISGN_ENTITY_NAME" "11 datapath " "Found entity 11: datapath" {  } { { "../datapath.v" "" { Text "C:/Users/Manoel C/Documents/tp02-5377-5389/src/datapath.v" 13 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1749774234104 ""} { "Info" "ISGN_ENTITY_NAME" "12 datapathTestbench " "Found entity 12: datapathTestbench" {  } { { "../datapathTestbench.v" "" { Text "C:/Users/Manoel C/Documents/tp02-5377-5389/src/datapathTestbench.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1749774234104 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1749774234104 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "datapathTestbench " "Elaborating entity \"datapathTestbench\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1749774234173 ""}
{ "Error" "EVRFX_VERI_2114_UNCONVERTED" "1 \$readmemb memory identifier datapathTestbench.v(13) " "Verilog HDL error at datapathTestbench.v(13): argument 1 to \$readmemb must be a memory identifier" {  } { { "../datapathTestbench.v" "" { Text "C:/Users/Manoel C/Documents/tp02-5377-5389/src/datapathTestbench.v" 13 0 0 } }  } 0 10853 "Verilog HDL error at %4!s!: argument %1!d! to %2!s! must be a %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1749774234177 ""}
{ "Error" "EVRFX_VERI_2114_UNCONVERTED" "1 \$readmemb memory identifier datapathTestbench.v(14) " "Verilog HDL error at datapathTestbench.v(14): argument 1 to \$readmemb must be a memory identifier" {  } { { "../datapathTestbench.v" "" { Text "C:/Users/Manoel C/Documents/tp02-5377-5389/src/datapathTestbench.v" 14 0 0 } }  } 0 10853 "Verilog HDL error at %4!s!: argument %1!d! to %2!s! must be a %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1749774234177 ""}
{ "Error" "EVRFX_VERI_2114_UNCONVERTED" "1 \$readmemb memory identifier datapathTestbench.v(15) " "Verilog HDL error at datapathTestbench.v(15): argument 1 to \$readmemb must be a memory identifier" {  } { { "../datapathTestbench.v" "" { Text "C:/Users/Manoel C/Documents/tp02-5377-5389/src/datapathTestbench.v" 15 0 0 } }  } 0 10853 "Verilog HDL error at %4!s!: argument %1!d! to %2!s! must be a %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1749774234177 ""}
{ "Warning" "WVRFX_VERI_IGNORED_SYSTEM_TASK" "datapathTestbench.v(16) " "Verilog HDL warning at datapathTestbench.v(16): ignoring unsupported system task" {  } { { "../datapathTestbench.v" "" { Text "C:/Users/Manoel C/Documents/tp02-5377-5389/src/datapathTestbench.v" 16 0 0 } }  } 0 10175 "Verilog HDL warning at %1!s!: ignoring unsupported system task" 0 0 "Analysis & Synthesis" 0 -1 1749774234177 "|datapathTestbench"}
{ "Warning" "WVRFX_VERI_IGNORED_SYSTEM_TASK" "datapathTestbench.v(17) " "Verilog HDL warning at datapathTestbench.v(17): ignoring unsupported system task" {  } { { "../datapathTestbench.v" "" { Text "C:/Users/Manoel C/Documents/tp02-5377-5389/src/datapathTestbench.v" 17 0 0 } }  } 0 10175 "Verilog HDL warning at %1!s!: ignoring unsupported system task" 0 0 "Analysis & Synthesis" 0 -1 1749774234177 "|datapathTestbench"}
{ "Error" "ESGN_TOP_HIER_ELABORATION_FAILURE" "" "Can't elaborate top-level user hierarchy" {  } {  } 0 12153 "Can't elaborate top-level user hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1749774234177 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/Manoel C/Documents/tp02-5377-5389/src/fpga/output_files/datapathTestbench.map.smsg " "Generated suppressed messages file C:/Users/Manoel C/Documents/tp02-5377-5389/src/fpga/output_files/datapathTestbench.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1749774234194 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 4 s 4 s Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 4 errors, 4 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4704 " "Peak virtual memory: 4704 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1749774234227 ""} { "Error" "EQEXE_END_BANNER_TIME" "Thu Jun 12 21:23:54 2025 " "Processing ended: Thu Jun 12 21:23:54 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1749774234227 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:08 " "Elapsed time: 00:00:08" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1749774234227 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:15 " "Total CPU time (on all processors): 00:00:15" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1749774234227 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1749774234227 ""}
