Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.2 (lin64) Build 2708876 Wed Nov  6 21:39:14 MST 2019
| Date         : Sat Mar 18 09:20:15 2023
| Host         : Angel running 64-bit Ubuntu 22.04.1 LTS
| Command      : report_timing_summary -datasheet -max_paths 10 -file j1soc-timing.rpt
| Design       : j1soc
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
---------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There is 1 register/latch pin with no clock driven by root clock pin: ledout2t_reg_i_11/O (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: per_d/d_16/ctl_dv/FSM_onehot_state_reg[0]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: per_d/d_16/ctl_dv/FSM_onehot_state_reg[2]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: per_d/d_16/ctl_dv/FSM_onehot_state_reg[3]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: per_d/d_16/ctl_dv/FSM_onehot_state_reg[4]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: per_d/d_16/ctl_dv/FSM_onehot_state_reg[5]/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 2 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There is 1 input port with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 3 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 21 combinational loops in the design. (HIGH)


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There is 1 combinational latch loop in the design through latch input (HIGH)



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     -0.020       -0.020                      1                 1150        0.133        0.000                      0                 1150        3.750        0.000                       0                   407  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin        -0.020       -0.020                      1                 1150        0.133        0.000                      0                 1150        3.750        0.000                       0                   407  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            1  Failing Endpoint ,  Worst Slack       -0.020ns,  Total Violation       -0.020ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.133ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -0.020ns  (required time - arrival time)
  Source:                 cpu0/ram0/ram_reg_3/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            per_m/d_out_reg[0]/D
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin fall@5.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.123ns  (logic 2.950ns (57.580%)  route 2.173ns (42.420%))
  Logic Levels:           4  (LUT3=1 LUT4=1 LUT6=2)
  Clock Path Skew:        0.057ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.157ns = ( 10.157 - 5.000 ) 
    Source Clock Delay      (SCD):    5.280ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clk_i (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_i
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  sys_clk_i_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    sys_clk_i_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096     3.602 r  sys_clk_i_IBUF_BUFG_inst_replica/O
                         net (fo=4, routed)           1.678     5.280    cpu0/ram0/sys_clk_i_IBUF_BUFG_repN_alias
    RAMB36_X0Y16         RAMB36E1                                     r  cpu0/ram0/ram_reg_3/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y16         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[2])
                                                      2.454     7.734 r  cpu0/ram0/ram_reg_3/DOBDO[2]
                         net (fo=82, routed)          0.838     8.572    cpu0/ram0/dat_b[14]
    SLICE_X8Y80          LUT3 (Prop_lut3_I0_O)        0.124     8.696 r  cpu0/ram0/A[15]_i_2/O
                         net (fo=26, routed)          0.533     9.229    cpu0/ram0/ram_reg_3_0
    SLICE_X8Y79          LUT6 (Prop_lut6_I0_O)        0.124     9.353 f  cpu0/ram0/d_out[15]_i_4/O
                         net (fo=3, routed)           0.489     9.842    cpu0/ram0/ram_reg_2_0
    SLICE_X10Y77         LUT4 (Prop_lut4_I3_O)        0.124     9.966 r  cpu0/ram0/d_out[0]_i_4/O
                         net (fo=1, routed)           0.314    10.280    cpu0/ram0/d_out[0]_i_4_n_0
    SLICE_X8Y77          LUT6 (Prop_lut6_I3_O)        0.124    10.404 r  cpu0/ram0/d_out[0]_i_1__0_comp/O
                         net (fo=1, routed)           0.000    10.404    per_m/d_out_reg[0]_0[0]
    SLICE_X8Y77          FDRE                                         r  per_m/d_out_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  sys_clk_i (IN)
                         net (fo=0)                   0.000     5.000    sys_clk_i
    E3                   IBUF (Prop_ibuf_I_O)         1.411     6.411 f  sys_clk_i_IBUF_inst/O
                         net (fo=1, routed)           1.920     8.331    sys_clk_i_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     8.422 f  sys_clk_i_IBUF_BUFG_inst_replica/O
                         net (fo=4, routed)           0.133     8.555    sys_clk_i_IBUF_BUFG_repN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     8.646 f  sys_clk_i_IBUF_BUFG_inst/O
                         net (fo=395, routed)         1.510    10.157    per_m/sys_clk_i_IBUF_BUFG
    SLICE_X8Y77          FDRE                                         r  per_m/d_out_reg[0]/C  (IS_INVERTED)
                         clock pessimism              0.180    10.337    
                         clock uncertainty           -0.035    10.301    
    SLICE_X8Y77          FDRE (Setup_fdre_C_D)        0.082    10.383    per_m/d_out_reg[0]
  -------------------------------------------------------------------
                         required time                         10.383    
                         arrival time                         -10.404    
  -------------------------------------------------------------------
                         slack                                 -0.020    

Slack (MET) :             0.008ns  (required time - arrival time)
  Source:                 cpu0/ram0/ram_reg_3/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            per_d/B_reg[14]/CE
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin fall@5.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.817ns  (logic 2.702ns (56.091%)  route 2.115ns (43.909%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        0.063ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.163ns = ( 10.163 - 5.000 ) 
    Source Clock Delay      (SCD):    5.280ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clk_i (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_i
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  sys_clk_i_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    sys_clk_i_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096     3.602 r  sys_clk_i_IBUF_BUFG_inst_replica/O
                         net (fo=4, routed)           1.678     5.280    cpu0/ram0/sys_clk_i_IBUF_BUFG_repN_alias
    RAMB36_X0Y16         RAMB36E1                                     r  cpu0/ram0/ram_reg_3/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y16         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[2])
                                                      2.454     7.734 r  cpu0/ram0/ram_reg_3/DOBDO[2]
                         net (fo=82, routed)          0.838     8.572    cpu0/ram0/dat_b[14]
    SLICE_X8Y80          LUT3 (Prop_lut3_I0_O)        0.124     8.696 r  cpu0/ram0/A[15]_i_2/O
                         net (fo=26, routed)          0.782     9.478    cpu0/ram0/ram_reg_3_0
    SLICE_X10Y77         LUT6 (Prop_lut6_I4_O)        0.124     9.602 r  cpu0/ram0/B[15]_i_1/O
                         net (fo=16, routed)          0.496    10.097    per_d/s[1]
    SLICE_X11Y80         FDRE                                         r  per_d/B_reg[14]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  sys_clk_i (IN)
                         net (fo=0)                   0.000     5.000    sys_clk_i
    E3                   IBUF (Prop_ibuf_I_O)         1.411     6.411 f  sys_clk_i_IBUF_inst/O
                         net (fo=1, routed)           1.920     8.331    sys_clk_i_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     8.422 f  sys_clk_i_IBUF_BUFG_inst_replica/O
                         net (fo=4, routed)           0.133     8.555    sys_clk_i_IBUF_BUFG_repN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     8.646 f  sys_clk_i_IBUF_BUFG_inst/O
                         net (fo=395, routed)         1.516    10.163    per_d/sys_clk_i_IBUF_BUFG
    SLICE_X11Y80         FDRE                                         r  per_d/B_reg[14]/C  (IS_INVERTED)
                         clock pessimism              0.180    10.343    
                         clock uncertainty           -0.035    10.307    
    SLICE_X11Y80         FDRE (Setup_fdre_C_CE)      -0.202    10.105    per_d/B_reg[14]
  -------------------------------------------------------------------
                         required time                         10.105    
                         arrival time                         -10.097    
  -------------------------------------------------------------------
                         slack                                  0.008    

Slack (MET) :             0.008ns  (required time - arrival time)
  Source:                 cpu0/ram0/ram_reg_3/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            per_d/B_reg[1]/CE
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin fall@5.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.817ns  (logic 2.702ns (56.091%)  route 2.115ns (43.909%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        0.063ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.163ns = ( 10.163 - 5.000 ) 
    Source Clock Delay      (SCD):    5.280ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clk_i (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_i
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  sys_clk_i_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    sys_clk_i_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096     3.602 r  sys_clk_i_IBUF_BUFG_inst_replica/O
                         net (fo=4, routed)           1.678     5.280    cpu0/ram0/sys_clk_i_IBUF_BUFG_repN_alias
    RAMB36_X0Y16         RAMB36E1                                     r  cpu0/ram0/ram_reg_3/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y16         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[2])
                                                      2.454     7.734 r  cpu0/ram0/ram_reg_3/DOBDO[2]
                         net (fo=82, routed)          0.838     8.572    cpu0/ram0/dat_b[14]
    SLICE_X8Y80          LUT3 (Prop_lut3_I0_O)        0.124     8.696 r  cpu0/ram0/A[15]_i_2/O
                         net (fo=26, routed)          0.782     9.478    cpu0/ram0/ram_reg_3_0
    SLICE_X10Y77         LUT6 (Prop_lut6_I4_O)        0.124     9.602 r  cpu0/ram0/B[15]_i_1/O
                         net (fo=16, routed)          0.496    10.097    per_d/s[1]
    SLICE_X11Y80         FDRE                                         r  per_d/B_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  sys_clk_i (IN)
                         net (fo=0)                   0.000     5.000    sys_clk_i
    E3                   IBUF (Prop_ibuf_I_O)         1.411     6.411 f  sys_clk_i_IBUF_inst/O
                         net (fo=1, routed)           1.920     8.331    sys_clk_i_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     8.422 f  sys_clk_i_IBUF_BUFG_inst_replica/O
                         net (fo=4, routed)           0.133     8.555    sys_clk_i_IBUF_BUFG_repN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     8.646 f  sys_clk_i_IBUF_BUFG_inst/O
                         net (fo=395, routed)         1.516    10.163    per_d/sys_clk_i_IBUF_BUFG
    SLICE_X11Y80         FDRE                                         r  per_d/B_reg[1]/C  (IS_INVERTED)
                         clock pessimism              0.180    10.343    
                         clock uncertainty           -0.035    10.307    
    SLICE_X11Y80         FDRE (Setup_fdre_C_CE)      -0.202    10.105    per_d/B_reg[1]
  -------------------------------------------------------------------
                         required time                         10.105    
                         arrival time                         -10.097    
  -------------------------------------------------------------------
                         slack                                  0.008    

Slack (MET) :             0.008ns  (required time - arrival time)
  Source:                 cpu0/ram0/ram_reg_3/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            per_d/B_reg[4]/CE
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin fall@5.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.817ns  (logic 2.702ns (56.091%)  route 2.115ns (43.909%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        0.063ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.163ns = ( 10.163 - 5.000 ) 
    Source Clock Delay      (SCD):    5.280ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clk_i (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_i
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  sys_clk_i_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    sys_clk_i_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096     3.602 r  sys_clk_i_IBUF_BUFG_inst_replica/O
                         net (fo=4, routed)           1.678     5.280    cpu0/ram0/sys_clk_i_IBUF_BUFG_repN_alias
    RAMB36_X0Y16         RAMB36E1                                     r  cpu0/ram0/ram_reg_3/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y16         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[2])
                                                      2.454     7.734 r  cpu0/ram0/ram_reg_3/DOBDO[2]
                         net (fo=82, routed)          0.838     8.572    cpu0/ram0/dat_b[14]
    SLICE_X8Y80          LUT3 (Prop_lut3_I0_O)        0.124     8.696 r  cpu0/ram0/A[15]_i_2/O
                         net (fo=26, routed)          0.782     9.478    cpu0/ram0/ram_reg_3_0
    SLICE_X10Y77         LUT6 (Prop_lut6_I4_O)        0.124     9.602 r  cpu0/ram0/B[15]_i_1/O
                         net (fo=16, routed)          0.496    10.097    per_d/s[1]
    SLICE_X11Y80         FDRE                                         r  per_d/B_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  sys_clk_i (IN)
                         net (fo=0)                   0.000     5.000    sys_clk_i
    E3                   IBUF (Prop_ibuf_I_O)         1.411     6.411 f  sys_clk_i_IBUF_inst/O
                         net (fo=1, routed)           1.920     8.331    sys_clk_i_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     8.422 f  sys_clk_i_IBUF_BUFG_inst_replica/O
                         net (fo=4, routed)           0.133     8.555    sys_clk_i_IBUF_BUFG_repN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     8.646 f  sys_clk_i_IBUF_BUFG_inst/O
                         net (fo=395, routed)         1.516    10.163    per_d/sys_clk_i_IBUF_BUFG
    SLICE_X11Y80         FDRE                                         r  per_d/B_reg[4]/C  (IS_INVERTED)
                         clock pessimism              0.180    10.343    
                         clock uncertainty           -0.035    10.307    
    SLICE_X11Y80         FDRE (Setup_fdre_C_CE)      -0.202    10.105    per_d/B_reg[4]
  -------------------------------------------------------------------
                         required time                         10.105    
                         arrival time                         -10.097    
  -------------------------------------------------------------------
                         slack                                  0.008    

Slack (MET) :             0.008ns  (required time - arrival time)
  Source:                 cpu0/ram0/ram_reg_3/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            per_d/B_reg[9]/CE
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin fall@5.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.817ns  (logic 2.702ns (56.091%)  route 2.115ns (43.909%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        0.063ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.163ns = ( 10.163 - 5.000 ) 
    Source Clock Delay      (SCD):    5.280ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clk_i (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_i
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  sys_clk_i_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    sys_clk_i_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096     3.602 r  sys_clk_i_IBUF_BUFG_inst_replica/O
                         net (fo=4, routed)           1.678     5.280    cpu0/ram0/sys_clk_i_IBUF_BUFG_repN_alias
    RAMB36_X0Y16         RAMB36E1                                     r  cpu0/ram0/ram_reg_3/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y16         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[2])
                                                      2.454     7.734 r  cpu0/ram0/ram_reg_3/DOBDO[2]
                         net (fo=82, routed)          0.838     8.572    cpu0/ram0/dat_b[14]
    SLICE_X8Y80          LUT3 (Prop_lut3_I0_O)        0.124     8.696 r  cpu0/ram0/A[15]_i_2/O
                         net (fo=26, routed)          0.782     9.478    cpu0/ram0/ram_reg_3_0
    SLICE_X10Y77         LUT6 (Prop_lut6_I4_O)        0.124     9.602 r  cpu0/ram0/B[15]_i_1/O
                         net (fo=16, routed)          0.496    10.097    per_d/s[1]
    SLICE_X11Y80         FDRE                                         r  per_d/B_reg[9]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  sys_clk_i (IN)
                         net (fo=0)                   0.000     5.000    sys_clk_i
    E3                   IBUF (Prop_ibuf_I_O)         1.411     6.411 f  sys_clk_i_IBUF_inst/O
                         net (fo=1, routed)           1.920     8.331    sys_clk_i_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     8.422 f  sys_clk_i_IBUF_BUFG_inst_replica/O
                         net (fo=4, routed)           0.133     8.555    sys_clk_i_IBUF_BUFG_repN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     8.646 f  sys_clk_i_IBUF_BUFG_inst/O
                         net (fo=395, routed)         1.516    10.163    per_d/sys_clk_i_IBUF_BUFG
    SLICE_X11Y80         FDRE                                         r  per_d/B_reg[9]/C  (IS_INVERTED)
                         clock pessimism              0.180    10.343    
                         clock uncertainty           -0.035    10.307    
    SLICE_X11Y80         FDRE (Setup_fdre_C_CE)      -0.202    10.105    per_d/B_reg[9]
  -------------------------------------------------------------------
                         required time                         10.105    
                         arrival time                         -10.097    
  -------------------------------------------------------------------
                         slack                                  0.008    

Slack (MET) :             0.020ns  (required time - arrival time)
  Source:                 cpu0/ram0/ram_reg_3/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            per_m/A_reg[10]/CE
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin fall@5.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.796ns  (logic 2.702ns (56.335%)  route 2.094ns (43.665%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        0.054ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.154ns = ( 10.154 - 5.000 ) 
    Source Clock Delay      (SCD):    5.280ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clk_i (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_i
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  sys_clk_i_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    sys_clk_i_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096     3.602 r  sys_clk_i_IBUF_BUFG_inst_replica/O
                         net (fo=4, routed)           1.678     5.280    cpu0/ram0/sys_clk_i_IBUF_BUFG_repN_alias
    RAMB36_X0Y16         RAMB36E1                                     r  cpu0/ram0/ram_reg_3/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y16         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[2])
                                                      2.454     7.734 r  cpu0/ram0/ram_reg_3/DOBDO[2]
                         net (fo=82, routed)          0.838     8.572    cpu0/ram0/dat_b[14]
    SLICE_X8Y80          LUT3 (Prop_lut3_I0_O)        0.124     8.696 r  cpu0/ram0/A[15]_i_2/O
                         net (fo=26, routed)          0.875     9.570    cpu0/ram0/ram_reg_3_0
    SLICE_X15Y75         LUT6 (Prop_lut6_I1_O)        0.124     9.694 r  cpu0/ram0/A[15]_i_1__0/O
                         net (fo=16, routed)          0.382    10.077    per_m/E[0]
    SLICE_X15Y74         FDRE                                         r  per_m/A_reg[10]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  sys_clk_i (IN)
                         net (fo=0)                   0.000     5.000    sys_clk_i
    E3                   IBUF (Prop_ibuf_I_O)         1.411     6.411 f  sys_clk_i_IBUF_inst/O
                         net (fo=1, routed)           1.920     8.331    sys_clk_i_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     8.422 f  sys_clk_i_IBUF_BUFG_inst_replica/O
                         net (fo=4, routed)           0.133     8.555    sys_clk_i_IBUF_BUFG_repN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     8.646 f  sys_clk_i_IBUF_BUFG_inst/O
                         net (fo=395, routed)         1.507    10.154    per_m/sys_clk_i_IBUF_BUFG
    SLICE_X15Y74         FDRE                                         r  per_m/A_reg[10]/C  (IS_INVERTED)
                         clock pessimism              0.180    10.334    
                         clock uncertainty           -0.035    10.298    
    SLICE_X15Y74         FDRE (Setup_fdre_C_CE)      -0.202    10.096    per_m/A_reg[10]
  -------------------------------------------------------------------
                         required time                         10.096    
                         arrival time                         -10.077    
  -------------------------------------------------------------------
                         slack                                  0.020    

Slack (MET) :             0.020ns  (required time - arrival time)
  Source:                 cpu0/ram0/ram_reg_3/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            per_m/A_reg[12]/CE
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin fall@5.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.796ns  (logic 2.702ns (56.335%)  route 2.094ns (43.665%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        0.054ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.154ns = ( 10.154 - 5.000 ) 
    Source Clock Delay      (SCD):    5.280ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clk_i (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_i
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  sys_clk_i_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    sys_clk_i_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096     3.602 r  sys_clk_i_IBUF_BUFG_inst_replica/O
                         net (fo=4, routed)           1.678     5.280    cpu0/ram0/sys_clk_i_IBUF_BUFG_repN_alias
    RAMB36_X0Y16         RAMB36E1                                     r  cpu0/ram0/ram_reg_3/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y16         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[2])
                                                      2.454     7.734 r  cpu0/ram0/ram_reg_3/DOBDO[2]
                         net (fo=82, routed)          0.838     8.572    cpu0/ram0/dat_b[14]
    SLICE_X8Y80          LUT3 (Prop_lut3_I0_O)        0.124     8.696 r  cpu0/ram0/A[15]_i_2/O
                         net (fo=26, routed)          0.875     9.570    cpu0/ram0/ram_reg_3_0
    SLICE_X15Y75         LUT6 (Prop_lut6_I1_O)        0.124     9.694 r  cpu0/ram0/A[15]_i_1__0/O
                         net (fo=16, routed)          0.382    10.077    per_m/E[0]
    SLICE_X15Y74         FDRE                                         r  per_m/A_reg[12]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  sys_clk_i (IN)
                         net (fo=0)                   0.000     5.000    sys_clk_i
    E3                   IBUF (Prop_ibuf_I_O)         1.411     6.411 f  sys_clk_i_IBUF_inst/O
                         net (fo=1, routed)           1.920     8.331    sys_clk_i_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     8.422 f  sys_clk_i_IBUF_BUFG_inst_replica/O
                         net (fo=4, routed)           0.133     8.555    sys_clk_i_IBUF_BUFG_repN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     8.646 f  sys_clk_i_IBUF_BUFG_inst/O
                         net (fo=395, routed)         1.507    10.154    per_m/sys_clk_i_IBUF_BUFG
    SLICE_X15Y74         FDRE                                         r  per_m/A_reg[12]/C  (IS_INVERTED)
                         clock pessimism              0.180    10.334    
                         clock uncertainty           -0.035    10.298    
    SLICE_X15Y74         FDRE (Setup_fdre_C_CE)      -0.202    10.096    per_m/A_reg[12]
  -------------------------------------------------------------------
                         required time                         10.096    
                         arrival time                         -10.077    
  -------------------------------------------------------------------
                         slack                                  0.020    

Slack (MET) :             0.020ns  (required time - arrival time)
  Source:                 cpu0/ram0/ram_reg_3/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            per_m/A_reg[15]/CE
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin fall@5.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.796ns  (logic 2.702ns (56.335%)  route 2.094ns (43.665%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        0.054ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.154ns = ( 10.154 - 5.000 ) 
    Source Clock Delay      (SCD):    5.280ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clk_i (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_i
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  sys_clk_i_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    sys_clk_i_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096     3.602 r  sys_clk_i_IBUF_BUFG_inst_replica/O
                         net (fo=4, routed)           1.678     5.280    cpu0/ram0/sys_clk_i_IBUF_BUFG_repN_alias
    RAMB36_X0Y16         RAMB36E1                                     r  cpu0/ram0/ram_reg_3/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y16         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[2])
                                                      2.454     7.734 r  cpu0/ram0/ram_reg_3/DOBDO[2]
                         net (fo=82, routed)          0.838     8.572    cpu0/ram0/dat_b[14]
    SLICE_X8Y80          LUT3 (Prop_lut3_I0_O)        0.124     8.696 r  cpu0/ram0/A[15]_i_2/O
                         net (fo=26, routed)          0.875     9.570    cpu0/ram0/ram_reg_3_0
    SLICE_X15Y75         LUT6 (Prop_lut6_I1_O)        0.124     9.694 r  cpu0/ram0/A[15]_i_1__0/O
                         net (fo=16, routed)          0.382    10.077    per_m/E[0]
    SLICE_X15Y74         FDRE                                         r  per_m/A_reg[15]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  sys_clk_i (IN)
                         net (fo=0)                   0.000     5.000    sys_clk_i
    E3                   IBUF (Prop_ibuf_I_O)         1.411     6.411 f  sys_clk_i_IBUF_inst/O
                         net (fo=1, routed)           1.920     8.331    sys_clk_i_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     8.422 f  sys_clk_i_IBUF_BUFG_inst_replica/O
                         net (fo=4, routed)           0.133     8.555    sys_clk_i_IBUF_BUFG_repN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     8.646 f  sys_clk_i_IBUF_BUFG_inst/O
                         net (fo=395, routed)         1.507    10.154    per_m/sys_clk_i_IBUF_BUFG
    SLICE_X15Y74         FDRE                                         r  per_m/A_reg[15]/C  (IS_INVERTED)
                         clock pessimism              0.180    10.334    
                         clock uncertainty           -0.035    10.298    
    SLICE_X15Y74         FDRE (Setup_fdre_C_CE)      -0.202    10.096    per_m/A_reg[15]
  -------------------------------------------------------------------
                         required time                         10.096    
                         arrival time                         -10.077    
  -------------------------------------------------------------------
                         slack                                  0.020    

Slack (MET) :             0.020ns  (required time - arrival time)
  Source:                 cpu0/ram0/ram_reg_3/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            per_m/A_reg[5]/CE
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin fall@5.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.796ns  (logic 2.702ns (56.335%)  route 2.094ns (43.665%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        0.054ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.154ns = ( 10.154 - 5.000 ) 
    Source Clock Delay      (SCD):    5.280ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clk_i (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_i
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  sys_clk_i_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    sys_clk_i_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096     3.602 r  sys_clk_i_IBUF_BUFG_inst_replica/O
                         net (fo=4, routed)           1.678     5.280    cpu0/ram0/sys_clk_i_IBUF_BUFG_repN_alias
    RAMB36_X0Y16         RAMB36E1                                     r  cpu0/ram0/ram_reg_3/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y16         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[2])
                                                      2.454     7.734 r  cpu0/ram0/ram_reg_3/DOBDO[2]
                         net (fo=82, routed)          0.838     8.572    cpu0/ram0/dat_b[14]
    SLICE_X8Y80          LUT3 (Prop_lut3_I0_O)        0.124     8.696 r  cpu0/ram0/A[15]_i_2/O
                         net (fo=26, routed)          0.875     9.570    cpu0/ram0/ram_reg_3_0
    SLICE_X15Y75         LUT6 (Prop_lut6_I1_O)        0.124     9.694 r  cpu0/ram0/A[15]_i_1__0/O
                         net (fo=16, routed)          0.382    10.077    per_m/E[0]
    SLICE_X15Y74         FDRE                                         r  per_m/A_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  sys_clk_i (IN)
                         net (fo=0)                   0.000     5.000    sys_clk_i
    E3                   IBUF (Prop_ibuf_I_O)         1.411     6.411 f  sys_clk_i_IBUF_inst/O
                         net (fo=1, routed)           1.920     8.331    sys_clk_i_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     8.422 f  sys_clk_i_IBUF_BUFG_inst_replica/O
                         net (fo=4, routed)           0.133     8.555    sys_clk_i_IBUF_BUFG_repN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     8.646 f  sys_clk_i_IBUF_BUFG_inst/O
                         net (fo=395, routed)         1.507    10.154    per_m/sys_clk_i_IBUF_BUFG
    SLICE_X15Y74         FDRE                                         r  per_m/A_reg[5]/C  (IS_INVERTED)
                         clock pessimism              0.180    10.334    
                         clock uncertainty           -0.035    10.298    
    SLICE_X15Y74         FDRE (Setup_fdre_C_CE)      -0.202    10.096    per_m/A_reg[5]
  -------------------------------------------------------------------
                         required time                         10.096    
                         arrival time                         -10.077    
  -------------------------------------------------------------------
                         slack                                  0.020    

Slack (MET) :             0.020ns  (required time - arrival time)
  Source:                 cpu0/ram0/ram_reg_3/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            per_m/A_reg[6]/CE
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin fall@5.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.796ns  (logic 2.702ns (56.335%)  route 2.094ns (43.665%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        0.054ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.154ns = ( 10.154 - 5.000 ) 
    Source Clock Delay      (SCD):    5.280ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clk_i (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_i
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  sys_clk_i_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    sys_clk_i_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096     3.602 r  sys_clk_i_IBUF_BUFG_inst_replica/O
                         net (fo=4, routed)           1.678     5.280    cpu0/ram0/sys_clk_i_IBUF_BUFG_repN_alias
    RAMB36_X0Y16         RAMB36E1                                     r  cpu0/ram0/ram_reg_3/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y16         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[2])
                                                      2.454     7.734 r  cpu0/ram0/ram_reg_3/DOBDO[2]
                         net (fo=82, routed)          0.838     8.572    cpu0/ram0/dat_b[14]
    SLICE_X8Y80          LUT3 (Prop_lut3_I0_O)        0.124     8.696 r  cpu0/ram0/A[15]_i_2/O
                         net (fo=26, routed)          0.875     9.570    cpu0/ram0/ram_reg_3_0
    SLICE_X15Y75         LUT6 (Prop_lut6_I1_O)        0.124     9.694 r  cpu0/ram0/A[15]_i_1__0/O
                         net (fo=16, routed)          0.382    10.077    per_m/E[0]
    SLICE_X15Y74         FDRE                                         r  per_m/A_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  sys_clk_i (IN)
                         net (fo=0)                   0.000     5.000    sys_clk_i
    E3                   IBUF (Prop_ibuf_I_O)         1.411     6.411 f  sys_clk_i_IBUF_inst/O
                         net (fo=1, routed)           1.920     8.331    sys_clk_i_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     8.422 f  sys_clk_i_IBUF_BUFG_inst_replica/O
                         net (fo=4, routed)           0.133     8.555    sys_clk_i_IBUF_BUFG_repN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     8.646 f  sys_clk_i_IBUF_BUFG_inst/O
                         net (fo=395, routed)         1.507    10.154    per_m/sys_clk_i_IBUF_BUFG
    SLICE_X15Y74         FDRE                                         r  per_m/A_reg[6]/C  (IS_INVERTED)
                         clock pessimism              0.180    10.334    
                         clock uncertainty           -0.035    10.298    
    SLICE_X15Y74         FDRE (Setup_fdre_C_CE)      -0.202    10.096    per_m/A_reg[6]
  -------------------------------------------------------------------
                         required time                         10.096    
                         arrival time                         -10.077    
  -------------------------------------------------------------------
                         slack                                  0.020    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.133ns  (arrival time - required time)
  Source:                 per_d/A_reg[11]/C
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            per_d/d_16/lsr_d/DV_reg[11]/D
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin fall@5.000ns - sys_clk_pin fall@5.000ns)
  Data Path Delay:        0.281ns  (logic 0.194ns (69.014%)  route 0.087ns (30.986%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.058ns = ( 7.058 - 5.000 ) 
    Source Clock Delay      (SCD):    1.538ns = ( 6.538 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.506ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  sys_clk_i (IN)
                         net (fo=0)                   0.000     5.000    sys_clk_i
    E3                   IBUF (Prop_ibuf_I_O)         0.250     5.250 f  sys_clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.644     5.894    sys_clk_i_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     5.920 f  sys_clk_i_IBUF_BUFG_inst_replica/O
                         net (fo=4, routed)           0.030     5.950    sys_clk_i_IBUF_BUFG_repN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     5.976 f  sys_clk_i_IBUF_BUFG_inst/O
                         net (fo=395, routed)         0.563     6.538    per_d/sys_clk_i_IBUF_BUFG
    SLICE_X13Y76         FDRE                                         r  per_d/A_reg[11]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y76         FDRE (Prop_fdre_C_Q)         0.146     6.684 r  per_d/A_reg[11]/Q
                         net (fo=1, routed)           0.087     6.771    per_d/d_16/ctl_dv/DV_reg[15][10]
    SLICE_X12Y76         LUT3 (Prop_lut3_I0_O)        0.048     6.819 r  per_d/d_16/ctl_dv/DV[11]_i_1/O
                         net (fo=1, routed)           0.000     6.819    per_d/d_16/lsr_d/DV_reg[15]_0[10]
    SLICE_X12Y76         FDRE                                         r  per_d/d_16/lsr_d/DV_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  sys_clk_i (IN)
                         net (fo=0)                   0.000     5.000    sys_clk_i
    E3                   IBUF (Prop_ibuf_I_O)         0.438     5.438 f  sys_clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.699     6.136    sys_clk_i_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     6.165 f  sys_clk_i_IBUF_BUFG_inst_replica/O
                         net (fo=4, routed)           0.033     6.198    sys_clk_i_IBUF_BUFG_repN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     6.227 f  sys_clk_i_IBUF_BUFG_inst/O
                         net (fo=395, routed)         0.831     7.058    per_d/d_16/lsr_d/sys_clk_i_IBUF_BUFG
    SLICE_X12Y76         FDRE                                         r  per_d/d_16/lsr_d/DV_reg[11]/C  (IS_INVERTED)
                         clock pessimism             -0.506     6.551    
    SLICE_X12Y76         FDRE (Hold_fdre_C_D)         0.135     6.686    per_d/d_16/lsr_d/DV_reg[11]
  -------------------------------------------------------------------
                         required time                         -6.686    
                         arrival time                           6.819    
  -------------------------------------------------------------------
                         slack                                  0.133    

Slack (MET) :             0.152ns  (arrival time - required time)
  Source:                 per_u/uart/shifter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            per_u/uart/shifter_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.286ns  (logic 0.186ns (64.996%)  route 0.100ns (35.004%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.057ns
    Source Clock Delay      (SCD):    1.537ns
    Clock Pessimism Removal (CPR):    0.506ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clk_i (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_i
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    sys_clk_i_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.920 r  sys_clk_i_IBUF_BUFG_inst_replica/O
                         net (fo=4, routed)           0.030     0.950    sys_clk_i_IBUF_BUFG_repN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.976 r  sys_clk_i_IBUF_BUFG_inst/O
                         net (fo=395, routed)         0.562     1.537    per_u/uart/sys_clk_i_IBUF_BUFG
    SLICE_X13Y75         FDRE                                         r  per_u/uart/shifter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y75         FDRE (Prop_fdre_C_Q)         0.141     1.678 r  per_u/uart/shifter_reg[1]/Q
                         net (fo=1, routed)           0.100     1.779    per_u/uart/shifter_reg_n_0_[1]
    SLICE_X14Y75         LUT5 (Prop_lut5_I3_O)        0.045     1.824 r  per_u/uart/shifter[0]_i_1/O
                         net (fo=1, routed)           0.000     1.824    per_u/uart/shifter[0]_i_1_n_0
    SLICE_X14Y75         FDRE                                         r  per_u/uart/shifter_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clk_i (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_i
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    sys_clk_i_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.165 r  sys_clk_i_IBUF_BUFG_inst_replica/O
                         net (fo=4, routed)           0.033     1.198    sys_clk_i_IBUF_BUFG_repN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.227 r  sys_clk_i_IBUF_BUFG_inst/O
                         net (fo=395, routed)         0.830     2.057    per_u/uart/sys_clk_i_IBUF_BUFG
    SLICE_X14Y75         FDRE                                         r  per_u/uart/shifter_reg[0]/C
                         clock pessimism             -0.506     1.550    
    SLICE_X14Y75         FDRE (Hold_fdre_C_D)         0.121     1.671    per_u/uart/shifter_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.671    
                         arrival time                           1.824    
  -------------------------------------------------------------------
                         slack                                  0.152    

Slack (MET) :             0.175ns  (arrival time - required time)
  Source:                 per_d/A_reg[14]/C
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            per_d/d_16/lsr_d/DV_reg[14]/D
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin fall@5.000ns - sys_clk_pin fall@5.000ns)
  Data Path Delay:        0.313ns  (logic 0.191ns (61.002%)  route 0.122ns (38.998%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.058ns = ( 7.058 - 5.000 ) 
    Source Clock Delay      (SCD):    1.538ns = ( 6.538 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.506ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  sys_clk_i (IN)
                         net (fo=0)                   0.000     5.000    sys_clk_i
    E3                   IBUF (Prop_ibuf_I_O)         0.250     5.250 f  sys_clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.644     5.894    sys_clk_i_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     5.920 f  sys_clk_i_IBUF_BUFG_inst_replica/O
                         net (fo=4, routed)           0.030     5.950    sys_clk_i_IBUF_BUFG_repN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     5.976 f  sys_clk_i_IBUF_BUFG_inst/O
                         net (fo=395, routed)         0.563     6.538    per_d/sys_clk_i_IBUF_BUFG
    SLICE_X11Y76         FDRE                                         r  per_d/A_reg[14]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y76         FDRE (Prop_fdre_C_Q)         0.146     6.684 r  per_d/A_reg[14]/Q
                         net (fo=1, routed)           0.122     6.806    per_d/d_16/ctl_dv/DV_reg[15][13]
    SLICE_X10Y76         LUT3 (Prop_lut3_I0_O)        0.045     6.851 r  per_d/d_16/ctl_dv/DV[14]_i_1/O
                         net (fo=1, routed)           0.000     6.851    per_d/d_16/lsr_d/DV_reg[15]_0[13]
    SLICE_X10Y76         FDRE                                         r  per_d/d_16/lsr_d/DV_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  sys_clk_i (IN)
                         net (fo=0)                   0.000     5.000    sys_clk_i
    E3                   IBUF (Prop_ibuf_I_O)         0.438     5.438 f  sys_clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.699     6.136    sys_clk_i_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     6.165 f  sys_clk_i_IBUF_BUFG_inst_replica/O
                         net (fo=4, routed)           0.033     6.198    sys_clk_i_IBUF_BUFG_repN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     6.227 f  sys_clk_i_IBUF_BUFG_inst/O
                         net (fo=395, routed)         0.831     7.058    per_d/d_16/lsr_d/sys_clk_i_IBUF_BUFG
    SLICE_X10Y76         FDRE                                         r  per_d/d_16/lsr_d/DV_reg[14]/C  (IS_INVERTED)
                         clock pessimism             -0.506     6.551    
    SLICE_X10Y76         FDRE (Hold_fdre_C_D)         0.125     6.676    per_d/d_16/lsr_d/DV_reg[14]
  -------------------------------------------------------------------
                         required time                         -6.676    
                         arrival time                           6.851    
  -------------------------------------------------------------------
                         slack                                  0.175    

Slack (MET) :             0.178ns  (arrival time - required time)
  Source:                 per_d/A_reg[3]/C
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            per_d/d_16/lsr_d/DV_reg[3]/D
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin fall@5.000ns - sys_clk_pin fall@5.000ns)
  Data Path Delay:        0.326ns  (logic 0.194ns (59.478%)  route 0.132ns (40.522%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.058ns = ( 7.058 - 5.000 ) 
    Source Clock Delay      (SCD):    1.538ns = ( 6.538 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.506ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  sys_clk_i (IN)
                         net (fo=0)                   0.000     5.000    sys_clk_i
    E3                   IBUF (Prop_ibuf_I_O)         0.250     5.250 f  sys_clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.644     5.894    sys_clk_i_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     5.920 f  sys_clk_i_IBUF_BUFG_inst_replica/O
                         net (fo=4, routed)           0.030     5.950    sys_clk_i_IBUF_BUFG_repN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     5.976 f  sys_clk_i_IBUF_BUFG_inst/O
                         net (fo=395, routed)         0.563     6.538    per_d/sys_clk_i_IBUF_BUFG
    SLICE_X13Y76         FDRE                                         r  per_d/A_reg[3]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y76         FDRE (Prop_fdre_C_Q)         0.146     6.684 r  per_d/A_reg[3]/Q
                         net (fo=1, routed)           0.132     6.817    per_d/d_16/ctl_dv/DV_reg[15][2]
    SLICE_X14Y76         LUT3 (Prop_lut3_I0_O)        0.048     6.865 r  per_d/d_16/ctl_dv/DV[3]_i_1/O
                         net (fo=1, routed)           0.000     6.865    per_d/d_16/lsr_d/DV_reg[15]_0[2]
    SLICE_X14Y76         FDRE                                         r  per_d/d_16/lsr_d/DV_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  sys_clk_i (IN)
                         net (fo=0)                   0.000     5.000    sys_clk_i
    E3                   IBUF (Prop_ibuf_I_O)         0.438     5.438 f  sys_clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.699     6.136    sys_clk_i_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     6.165 f  sys_clk_i_IBUF_BUFG_inst_replica/O
                         net (fo=4, routed)           0.033     6.198    sys_clk_i_IBUF_BUFG_repN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     6.227 f  sys_clk_i_IBUF_BUFG_inst/O
                         net (fo=395, routed)         0.831     7.058    per_d/d_16/lsr_d/sys_clk_i_IBUF_BUFG
    SLICE_X14Y76         FDRE                                         r  per_d/d_16/lsr_d/DV_reg[3]/C  (IS_INVERTED)
                         clock pessimism             -0.506     6.551    
    SLICE_X14Y76         FDRE (Hold_fdre_C_D)         0.135     6.686    per_d/d_16/lsr_d/DV_reg[3]
  -------------------------------------------------------------------
                         required time                         -6.686    
                         arrival time                           6.865    
  -------------------------------------------------------------------
                         slack                                  0.178    

Slack (MET) :             0.181ns  (arrival time - required time)
  Source:                 per_m/mt_32/acc0/pp_reg[8]/C
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            per_m/d_out_reg[8]/D
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin fall@5.000ns - sys_clk_pin fall@5.000ns)
  Data Path Delay:        0.341ns  (logic 0.191ns (56.082%)  route 0.150ns (43.918%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.062ns = ( 7.062 - 5.000 ) 
    Source Clock Delay      (SCD):    1.541ns = ( 6.541 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.485ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  sys_clk_i (IN)
                         net (fo=0)                   0.000     5.000    sys_clk_i
    E3                   IBUF (Prop_ibuf_I_O)         0.250     5.250 f  sys_clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.644     5.894    sys_clk_i_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     5.920 f  sys_clk_i_IBUF_BUFG_inst_replica/O
                         net (fo=4, routed)           0.030     5.950    sys_clk_i_IBUF_BUFG_repN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     5.976 f  sys_clk_i_IBUF_BUFG_inst/O
                         net (fo=395, routed)         0.566     6.541    per_m/mt_32/acc0/sys_clk_i_IBUF_BUFG
    SLICE_X9Y79          FDRE                                         r  per_m/mt_32/acc0/pp_reg[8]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y79          FDRE (Prop_fdre_C_Q)         0.146     6.687 r  per_m/mt_32/acc0/pp_reg[8]/Q
                         net (fo=2, routed)           0.150     6.837    per_m/mt_32/acc0/pp_reg[30]_0[7]
    SLICE_X10Y79         LUT3 (Prop_lut3_I0_O)        0.045     6.882 r  per_m/mt_32/acc0/d_out[8]_i_1/O
                         net (fo=1, routed)           0.000     6.882    per_m/mt_32_n_10
    SLICE_X10Y79         FDRE                                         r  per_m/d_out_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  sys_clk_i (IN)
                         net (fo=0)                   0.000     5.000    sys_clk_i
    E3                   IBUF (Prop_ibuf_I_O)         0.438     5.438 f  sys_clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.699     6.136    sys_clk_i_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     6.165 f  sys_clk_i_IBUF_BUFG_inst_replica/O
                         net (fo=4, routed)           0.033     6.198    sys_clk_i_IBUF_BUFG_repN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     6.227 f  sys_clk_i_IBUF_BUFG_inst/O
                         net (fo=395, routed)         0.835     7.062    per_m/sys_clk_i_IBUF_BUFG
    SLICE_X10Y79         FDRE                                         r  per_m/d_out_reg[8]/C  (IS_INVERTED)
                         clock pessimism             -0.485     6.576    
    SLICE_X10Y79         FDRE (Hold_fdre_C_D)         0.125     6.701    per_m/d_out_reg[8]
  -------------------------------------------------------------------
                         required time                         -6.701    
                         arrival time                           6.882    
  -------------------------------------------------------------------
                         slack                                  0.181    

Slack (MET) :             0.183ns  (arrival time - required time)
  Source:                 per_d/A_reg[0]/C
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            per_d/d_16/lsr_d/DV_reg[0]/D
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin fall@5.000ns - sys_clk_pin fall@5.000ns)
  Data Path Delay:        0.321ns  (logic 0.191ns (59.425%)  route 0.130ns (40.575%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.061ns = ( 7.061 - 5.000 ) 
    Source Clock Delay      (SCD):    1.540ns = ( 6.540 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.506ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  sys_clk_i (IN)
                         net (fo=0)                   0.000     5.000    sys_clk_i
    E3                   IBUF (Prop_ibuf_I_O)         0.250     5.250 f  sys_clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.644     5.894    sys_clk_i_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     5.920 f  sys_clk_i_IBUF_BUFG_inst_replica/O
                         net (fo=4, routed)           0.030     5.950    sys_clk_i_IBUF_BUFG_repN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     5.976 f  sys_clk_i_IBUF_BUFG_inst/O
                         net (fo=395, routed)         0.565     6.540    per_d/sys_clk_i_IBUF_BUFG
    SLICE_X13Y77         FDRE                                         r  per_d/A_reg[0]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y77         FDRE (Prop_fdre_C_Q)         0.146     6.686 r  per_d/A_reg[0]/Q
                         net (fo=1, routed)           0.130     6.817    per_d/d_16/lsr_d/DV_reg[0]_0[0]
    SLICE_X14Y78         LUT4 (Prop_lut4_I1_O)        0.045     6.862 r  per_d/d_16/lsr_d/DV[0]_i_1/O
                         net (fo=1, routed)           0.000     6.862    per_d/d_16/lsr_d/DV[0]_i_1_n_0
    SLICE_X14Y78         FDRE                                         r  per_d/d_16/lsr_d/DV_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  sys_clk_i (IN)
                         net (fo=0)                   0.000     5.000    sys_clk_i
    E3                   IBUF (Prop_ibuf_I_O)         0.438     5.438 f  sys_clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.699     6.136    sys_clk_i_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     6.165 f  sys_clk_i_IBUF_BUFG_inst_replica/O
                         net (fo=4, routed)           0.033     6.198    sys_clk_i_IBUF_BUFG_repN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     6.227 f  sys_clk_i_IBUF_BUFG_inst/O
                         net (fo=395, routed)         0.834     7.061    per_d/d_16/lsr_d/sys_clk_i_IBUF_BUFG
    SLICE_X14Y78         FDRE                                         r  per_d/d_16/lsr_d/DV_reg[0]/C  (IS_INVERTED)
                         clock pessimism             -0.506     6.554    
    SLICE_X14Y78         FDRE (Hold_fdre_C_D)         0.124     6.678    per_d/d_16/lsr_d/DV_reg[0]
  -------------------------------------------------------------------
                         required time                         -6.678    
                         arrival time                           6.862    
  -------------------------------------------------------------------
                         slack                                  0.183    

Slack (MET) :             0.186ns  (arrival time - required time)
  Source:                 per_d/d_16/ctl_dv/FSM_onehot_state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            per_d/d_16/ctl_dv/FSM_onehot_state_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.257ns  (logic 0.141ns (54.935%)  route 0.116ns (45.065%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.067ns
    Source Clock Delay      (SCD):    1.546ns
    Clock Pessimism Removal (CPR):    0.520ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clk_i (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_i
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    sys_clk_i_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.920 r  sys_clk_i_IBUF_BUFG_inst_replica/O
                         net (fo=4, routed)           0.030     0.950    sys_clk_i_IBUF_BUFG_repN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.976 r  sys_clk_i_IBUF_BUFG_inst/O
                         net (fo=395, routed)         0.571     1.546    per_d/d_16/ctl_dv/sys_clk_i_IBUF_BUFG
    SLICE_X11Y84         FDRE                                         r  per_d/d_16/ctl_dv/FSM_onehot_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y84         FDRE (Prop_fdre_C_Q)         0.141     1.687 r  per_d/d_16/ctl_dv/FSM_onehot_state_reg[1]/Q
                         net (fo=42, routed)          0.116     1.803    per_d/d_16/ctl_dv/Q[1]
    SLICE_X11Y84         FDRE                                         r  per_d/d_16/ctl_dv/FSM_onehot_state_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clk_i (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_i
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    sys_clk_i_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.165 r  sys_clk_i_IBUF_BUFG_inst_replica/O
                         net (fo=4, routed)           0.033     1.198    sys_clk_i_IBUF_BUFG_repN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.227 r  sys_clk_i_IBUF_BUFG_inst/O
                         net (fo=395, routed)         0.840     2.067    per_d/d_16/ctl_dv/sys_clk_i_IBUF_BUFG
    SLICE_X11Y84         FDRE                                         r  per_d/d_16/ctl_dv/FSM_onehot_state_reg[2]/C
                         clock pessimism             -0.520     1.546    
    SLICE_X11Y84         FDRE (Hold_fdre_C_D)         0.071     1.617    per_d/d_16/ctl_dv/FSM_onehot_state_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.617    
                         arrival time                           1.803    
  -------------------------------------------------------------------
                         slack                                  0.186    

Slack (MET) :             0.189ns  (arrival time - required time)
  Source:                 per_m/mt_32/acc0/pp_reg[4]/C
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            per_m/d_out_reg[4]/D
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin fall@5.000ns - sys_clk_pin fall@5.000ns)
  Data Path Delay:        0.349ns  (logic 0.191ns (54.790%)  route 0.158ns (45.210%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.062ns = ( 7.062 - 5.000 ) 
    Source Clock Delay      (SCD):    1.540ns = ( 6.540 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.485ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  sys_clk_i (IN)
                         net (fo=0)                   0.000     5.000    sys_clk_i
    E3                   IBUF (Prop_ibuf_I_O)         0.250     5.250 f  sys_clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.644     5.894    sys_clk_i_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     5.920 f  sys_clk_i_IBUF_BUFG_inst_replica/O
                         net (fo=4, routed)           0.030     5.950    sys_clk_i_IBUF_BUFG_repN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     5.976 f  sys_clk_i_IBUF_BUFG_inst/O
                         net (fo=395, routed)         0.565     6.540    per_m/mt_32/acc0/sys_clk_i_IBUF_BUFG
    SLICE_X9Y78          FDRE                                         r  per_m/mt_32/acc0/pp_reg[4]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y78          FDRE (Prop_fdre_C_Q)         0.146     6.686 r  per_m/mt_32/acc0/pp_reg[4]/Q
                         net (fo=2, routed)           0.158     6.844    per_m/mt_32/acc0/pp_reg[30]_0[3]
    SLICE_X10Y79         LUT3 (Prop_lut3_I0_O)        0.045     6.889 r  per_m/mt_32/acc0/d_out[4]_i_1/O
                         net (fo=1, routed)           0.000     6.889    per_m/mt_32_n_14
    SLICE_X10Y79         FDRE                                         r  per_m/d_out_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  sys_clk_i (IN)
                         net (fo=0)                   0.000     5.000    sys_clk_i
    E3                   IBUF (Prop_ibuf_I_O)         0.438     5.438 f  sys_clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.699     6.136    sys_clk_i_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     6.165 f  sys_clk_i_IBUF_BUFG_inst_replica/O
                         net (fo=4, routed)           0.033     6.198    sys_clk_i_IBUF_BUFG_repN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     6.227 f  sys_clk_i_IBUF_BUFG_inst/O
                         net (fo=395, routed)         0.835     7.062    per_m/sys_clk_i_IBUF_BUFG
    SLICE_X10Y79         FDRE                                         r  per_m/d_out_reg[4]/C  (IS_INVERTED)
                         clock pessimism             -0.485     6.576    
    SLICE_X10Y79         FDRE (Hold_fdre_C_D)         0.124     6.700    per_m/d_out_reg[4]
  -------------------------------------------------------------------
                         required time                         -6.700    
                         arrival time                           6.889    
  -------------------------------------------------------------------
                         slack                                  0.189    

Slack (MET) :             0.191ns  (arrival time - required time)
  Source:                 cpu0/st0_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cpu0/dstack_reg_0_31_0_5/RAMC/I
                            (rising edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.348ns  (logic 0.141ns (40.542%)  route 0.207ns (59.459%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.088ns
    Source Clock Delay      (SCD):    1.568ns
    Clock Pessimism Removal (CPR):    0.506ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clk_i (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_i
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    sys_clk_i_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.920 r  sys_clk_i_IBUF_BUFG_inst_replica/O
                         net (fo=4, routed)           0.030     0.950    sys_clk_i_IBUF_BUFG_repN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.976 r  sys_clk_i_IBUF_BUFG_inst/O
                         net (fo=395, routed)         0.593     1.568    cpu0/sys_clk_i_IBUF_BUFG
    SLICE_X5Y72          FDRE                                         r  cpu0/st0_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y72          FDRE (Prop_fdre_C_Q)         0.141     1.709 r  cpu0/st0_reg[4]/Q
                         net (fo=18, routed)          0.207     1.916    cpu0/dstack_reg_0_31_0_5/DIC0
    SLICE_X6Y72          RAMD32                                       r  cpu0/dstack_reg_0_31_0_5/RAMC/I
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clk_i (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_i
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    sys_clk_i_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.165 r  sys_clk_i_IBUF_BUFG_inst_replica/O
                         net (fo=4, routed)           0.033     1.198    sys_clk_i_IBUF_BUFG_repN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.227 r  sys_clk_i_IBUF_BUFG_inst/O
                         net (fo=395, routed)         0.861     2.088    cpu0/dstack_reg_0_31_0_5/WCLK
    SLICE_X6Y72          RAMD32                                       r  cpu0/dstack_reg_0_31_0_5/RAMC/CLK
                         clock pessimism             -0.506     1.581    
    SLICE_X6Y72          RAMD32 (Hold_ramd32_CLK_I)
                                                      0.144     1.725    cpu0/dstack_reg_0_31_0_5/RAMC
  -------------------------------------------------------------------
                         required time                         -1.725    
                         arrival time                           1.916    
  -------------------------------------------------------------------
                         slack                                  0.191    

Slack (MET) :             0.201ns  (arrival time - required time)
  Source:                 per_u/uart/shifter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            per_u/uart/uart_tx_reg/D
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.285ns  (logic 0.164ns (57.522%)  route 0.121ns (42.478%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.058ns
    Source Clock Delay      (SCD):    1.537ns
    Clock Pessimism Removal (CPR):    0.506ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clk_i (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_i
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    sys_clk_i_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.920 r  sys_clk_i_IBUF_BUFG_inst_replica/O
                         net (fo=4, routed)           0.030     0.950    sys_clk_i_IBUF_BUFG_repN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.976 r  sys_clk_i_IBUF_BUFG_inst/O
                         net (fo=395, routed)         0.562     1.537    per_u/uart/sys_clk_i_IBUF_BUFG
    SLICE_X14Y75         FDRE                                         r  per_u/uart/shifter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y75         FDRE (Prop_fdre_C_Q)         0.164     1.701 r  per_u/uart/shifter_reg[0]/Q
                         net (fo=2, routed)           0.121     1.822    per_u/uart/shifter_reg_n_0_[0]
    SLICE_X15Y76         FDSE                                         r  per_u/uart/uart_tx_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clk_i (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_i
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    sys_clk_i_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.165 r  sys_clk_i_IBUF_BUFG_inst_replica/O
                         net (fo=4, routed)           0.033     1.198    sys_clk_i_IBUF_BUFG_repN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.227 r  sys_clk_i_IBUF_BUFG_inst/O
                         net (fo=395, routed)         0.831     2.058    per_u/uart/sys_clk_i_IBUF_BUFG
    SLICE_X15Y76         FDSE                                         r  per_u/uart/uart_tx_reg/C
                         clock pessimism             -0.506     1.551    
    SLICE_X15Y76         FDSE (Hold_fdse_C_D)         0.070     1.621    per_u/uart/uart_tx_reg
  -------------------------------------------------------------------
                         required time                         -1.621    
                         arrival time                           1.822    
  -------------------------------------------------------------------
                         slack                                  0.201    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { sys_clk_i }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X0Y14    cpu0/ram0/ram_reg_1/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB36_X0Y14    cpu0/ram0/ram_reg_1/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X0Y15    cpu0/ram0/ram_reg_2/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB36_X0Y15    cpu0/ram0/ram_reg_2/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X0Y16    cpu0/ram0/ram_reg_3/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB36_X0Y16    cpu0/ram0/ram_reg_3/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X0Y13    cpu0/ram0/ram_reg_0/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB36_X0Y13    cpu0/ram0/ram_reg_0/CLKBWRCLK
Min Period        n/a     BUFG/I              n/a            2.155         10.000      7.845      BUFGCTRL_X0Y17  sys_clk_i_IBUF_BUFG_inst_replica/I
Min Period        n/a     BUFG/I              n/a            2.155         10.000      7.845      BUFGCTRL_X0Y18  sys_clk_i_IBUF_BUFG_inst_replica_1/I
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X6Y72     cpu0/dstack_reg_0_31_0_5/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X6Y72     cpu0/dstack_reg_0_31_0_5/RAMA_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X6Y72     cpu0/dstack_reg_0_31_0_5/RAMB/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X6Y72     cpu0/dstack_reg_0_31_0_5/RAMB_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X6Y72     cpu0/dstack_reg_0_31_0_5/RAMC/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X6Y72     cpu0/dstack_reg_0_31_0_5/RAMC_D1/CLK
Low Pulse Width   Slow    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X6Y72     cpu0/dstack_reg_0_31_0_5/RAMD/CLK
Low Pulse Width   Slow    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X6Y72     cpu0/dstack_reg_0_31_0_5/RAMD_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X6Y73     cpu0/dstack_reg_0_31_12_15/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X6Y73     cpu0/dstack_reg_0_31_12_15/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X2Y69     cpu0/rstack_reg_0_31_0_5/RAMA_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X2Y69     cpu0/rstack_reg_0_31_0_5/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X2Y69     cpu0/rstack_reg_0_31_0_5/RAMB/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X2Y69     cpu0/rstack_reg_0_31_0_5/RAMB/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X2Y69     cpu0/rstack_reg_0_31_0_5/RAMB_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X2Y69     cpu0/rstack_reg_0_31_0_5/RAMB_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X2Y69     cpu0/rstack_reg_0_31_0_5/RAMC/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X2Y69     cpu0/rstack_reg_0_31_0_5/RAMC/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X2Y69     cpu0/rstack_reg_0_31_0_5/RAMC_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X2Y69     cpu0/rstack_reg_0_31_0_5/RAMC_D1/CLK



------------------------------------------------------------------------------------------------
| Data sheet
| ----------
------------------------------------------------------------------------------------------------

Input Ports Setup/Hold

------------+-----------+---------+-------+---------------+---------+---------------+---------+----------+
Reference   | Input     | IO Reg  | Delay |     Setup(ns) | Process |      Hold(ns) | Process | Internal |
Clock       | Port      | Type    | Type  | to Clk (Edge) | Corner  | to Clk (Edge) | Corner  | Clock    |
------------+-----------+---------+-------+---------------+---------+---------------+---------+----------+
sys_clk_pin | sys_rst_i | FDSE    | -     |     4.606 (r) | SLOW    |     0.966 (r) | SLOW    |          |
sys_clk_pin | sys_rst_i | FDRE    | -     |     4.616 (f) | SLOW    |    -1.440 (f) | FAST    |          |
------------+-----------+---------+-------+---------------+---------+---------------+---------+----------+


Output Ports Clock-to-out

------------+---------+--------+-------+----------------+---------+----------------+---------+----------+
Reference   | Output  | IO Reg | Delay | Max Clk (Edge) | Process | Min Clk (Edge) | Process | Internal |
Clock       | Port    | Type   | Type  |    to port(ns) | Corner  |    to port(ns) | Corner  | Clock    |
------------+---------+--------+-------+----------------+---------+----------------+---------+----------+
sys_clk_pin | ledout  | FDRE   | -     |     12.577 (f) | SLOW    |      3.842 (f) | FAST    |          |
sys_clk_pin | uart_tx | FDSE   | -     |     14.827 (r) | SLOW    |      5.009 (r) | FAST    |          |
------------+---------+--------+-------+----------------+---------+----------------+---------+----------+


Setup between Clocks

------------+-------------+---------------+---------+---------------+---------+---------------+---------+---------------+---------+
Source      | Destination |  Src:Rise     | Process |  Src:Rise     | Process |  Src:Fall     | Process |  Src:Fall     | Process |
Clock       | Clock       | Dest:Rise(ns) | Corner  | Dest:Fall(ns) | Corner  | Dest:Rise(ns) | Corner  | Dest:Fall(ns) | Corner  |
------------+-------------+---------------+---------+---------------+---------+---------------+---------+---------------+---------+
sys_clk_pin | sys_clk_pin |         9.539 | SLOW    |         5.020 | SLOW    |         4.768 | SLOW    |         4.266 | SLOW    |
------------+-------------+---------------+---------+---------------+---------+---------------+---------+---------------+---------+



