<!DOCTYPE html>
<html lang="en">
<head>
<meta http-equiv="X-UA-Compatible" content="IE=Edge" />
<meta charset="utf-8" />
</head>

<body style="margin: 0;">

<div id="p2080" style="overflow: hidden; position: relative; background-color: white; width: 935px; height: 1210px;">

<!-- Begin shared CSS values -->
<style class="shared-css" type="text/css" >
.t {
	transform-origin: bottom left;
	z-index: 2;
	position: absolute;
	white-space: pre;
	overflow: visible;
	line-height: 1.5;
}
.text-container {
	white-space: pre;
}
@supports (-webkit-touch-callout: none) {
	.text-container {
		white-space: normal;
	}
}
</style>
<!-- End shared CSS values -->


<!-- Begin inline CSS -->
<style type="text/css" >

#t1_2080{left:306px;bottom:68px;letter-spacing:0.1px;word-spacing:-0.01px;}
#t2_2080{left:69px;bottom:1141px;letter-spacing:-0.13px;}
#t3_2080{left:69px;bottom:68px;letter-spacing:0.12px;}
#t4_2080{left:110px;bottom:68px;letter-spacing:0.1px;}
#t5_2080{left:69px;bottom:1083px;letter-spacing:0.15px;word-spacing:0.01px;}
#t6_2080{left:69px;bottom:1061px;letter-spacing:0.15px;word-spacing:0.01px;}
#t7_2080{left:359px;bottom:791px;letter-spacing:0.12px;word-spacing:0.02px;}
#t8_2080{left:69px;bottom:707px;letter-spacing:-0.13px;}
#t9_2080{left:69px;bottom:684px;letter-spacing:-0.15px;word-spacing:-0.59px;}
#ta_2080{left:69px;bottom:667px;letter-spacing:-0.14px;word-spacing:-0.48px;}
#tb_2080{left:69px;bottom:650px;letter-spacing:-0.14px;word-spacing:-0.5px;}
#tc_2080{left:69px;bottom:633px;letter-spacing:-0.19px;word-spacing:-0.42px;}
#td_2080{left:69px;bottom:617px;letter-spacing:-0.18px;word-spacing:-0.43px;}
#te_2080{left:69px;bottom:594px;letter-spacing:-0.15px;word-spacing:-0.46px;}
#tf_2080{left:69px;bottom:577px;letter-spacing:-0.14px;word-spacing:-1.2px;}
#tg_2080{left:69px;bottom:560px;letter-spacing:-0.15px;word-spacing:-0.5px;}
#th_2080{left:198px;bottom:567px;}
#ti_2080{left:212px;bottom:560px;letter-spacing:-0.14px;word-spacing:-0.47px;}
#tj_2080{left:69px;bottom:537px;letter-spacing:-0.14px;word-spacing:-0.47px;}
#tk_2080{left:69px;bottom:502px;letter-spacing:-0.13px;}
#tl_2080{left:69px;bottom:478px;letter-spacing:-0.14px;word-spacing:-0.04px;}
#tm_2080{left:69px;bottom:459px;letter-spacing:-0.12px;}
#tn_2080{left:90px;bottom:441px;letter-spacing:-0.14px;}
#to_2080{left:145px;bottom:441px;letter-spacing:-0.12px;word-spacing:-0.04px;}
#tp_2080{left:90px;bottom:423px;letter-spacing:-0.13px;}
#tq_2080{left:145px;bottom:423px;letter-spacing:-0.12px;word-spacing:-0.05px;}
#tr_2080{left:69px;bottom:404px;letter-spacing:-0.16px;}
#ts_2080{left:69px;bottom:369px;letter-spacing:-0.12px;word-spacing:-0.01px;}
#tt_2080{left:69px;bottom:345px;letter-spacing:-0.13px;}
#tu_2080{left:69px;bottom:326px;letter-spacing:-0.13px;}
#tv_2080{left:69px;bottom:308px;letter-spacing:-0.13px;}
#tw_2080{left:69px;bottom:290px;letter-spacing:-0.13px;}
#tx_2080{left:69px;bottom:254px;letter-spacing:-0.13px;word-spacing:-0.04px;}
#ty_2080{left:69px;bottom:232px;letter-spacing:-0.16px;word-spacing:-0.39px;}
#tz_2080{left:69px;bottom:196px;letter-spacing:-0.14px;word-spacing:0.06px;}
#t10_2080{left:69px;bottom:173px;letter-spacing:-0.15px;word-spacing:-0.4px;}
#t11_2080{left:78px;bottom:1043px;letter-spacing:-0.14px;}
#t12_2080{left:78px;bottom:1028px;letter-spacing:-0.12px;}
#t13_2080{left:325px;bottom:1043px;letter-spacing:-0.13px;word-spacing:-1.84px;}
#t14_2080{left:325px;bottom:1028px;letter-spacing:-0.18px;}
#t15_2080{left:368px;bottom:1043px;letter-spacing:-0.14px;}
#t16_2080{left:368px;bottom:1028px;letter-spacing:-0.12px;word-spacing:-0.49px;}
#t17_2080{left:368px;bottom:1013px;letter-spacing:-0.14px;}
#t18_2080{left:443px;bottom:1043px;letter-spacing:-0.12px;}
#t19_2080{left:443px;bottom:1028px;letter-spacing:-0.11px;}
#t1a_2080{left:443px;bottom:1013px;letter-spacing:-0.12px;}
#t1b_2080{left:528px;bottom:1043px;letter-spacing:-0.12px;}
#t1c_2080{left:78px;bottom:990px;letter-spacing:-0.12px;}
#t1d_2080{left:78px;bottom:973px;letter-spacing:-0.14px;}
#t1e_2080{left:325px;bottom:990px;}
#t1f_2080{left:368px;bottom:990px;letter-spacing:-0.15px;}
#t1g_2080{left:443px;bottom:990px;letter-spacing:-0.16px;}
#t1h_2080{left:528px;bottom:990px;letter-spacing:-0.11px;word-spacing:-0.81px;}
#t1i_2080{left:528px;bottom:973px;letter-spacing:-0.12px;}
#t1j_2080{left:528px;bottom:956px;letter-spacing:-0.11px;}
#t1k_2080{left:78px;bottom:933px;letter-spacing:-0.12px;}
#t1l_2080{left:78px;bottom:917px;letter-spacing:-0.14px;}
#t1m_2080{left:325px;bottom:933px;}
#t1n_2080{left:368px;bottom:933px;letter-spacing:-0.12px;}
#t1o_2080{left:403px;bottom:940px;}
#t1p_2080{left:70px;bottom:871px;letter-spacing:-0.14px;}
#t1q_2080{left:69px;bottom:852px;letter-spacing:-0.11px;}
#t1r_2080{left:443px;bottom:933px;letter-spacing:-0.16px;}
#t1s_2080{left:528px;bottom:933px;letter-spacing:-0.11px;word-spacing:-0.81px;}
#t1t_2080{left:528px;bottom:917px;letter-spacing:-0.13px;}
#t1u_2080{left:528px;bottom:900px;letter-spacing:-0.12px;}
#t1v_2080{left:80px;bottom:769px;letter-spacing:-0.14px;}
#t1w_2080{left:144px;bottom:769px;letter-spacing:-0.15px;word-spacing:0.07px;}
#t1x_2080{left:270px;bottom:769px;letter-spacing:-0.15px;word-spacing:0.07px;}
#t1y_2080{left:423px;bottom:769px;letter-spacing:-0.14px;word-spacing:0.06px;}
#t1z_2080{left:580px;bottom:769px;letter-spacing:-0.13px;word-spacing:-0.04px;}
#t20_2080{left:738px;bottom:769px;letter-spacing:-0.14px;word-spacing:0.06px;}
#t21_2080{left:95px;bottom:745px;}
#t22_2080{left:141px;bottom:745px;letter-spacing:-0.12px;}
#t23_2080{left:259px;bottom:745px;letter-spacing:-0.13px;}
#t24_2080{left:414px;bottom:745px;letter-spacing:-0.13px;word-spacing:0.01px;}
#t25_2080{left:601px;bottom:745px;letter-spacing:-0.16px;}
#t26_2080{left:759px;bottom:745px;letter-spacing:-0.15px;}

.s1_2080{font-size:12px;font-family:NeoSansIntel_6wv3;color:#000;}
.s2_2080{font-size:14px;font-family:NeoSansIntel_6wv3;color:#0860A8;}
.s3_2080{font-size:18px;font-family:NeoSansIntelMedium_6wv2;color:#0860A8;}
.s4_2080{font-size:15px;font-family:NeoSansIntelMedium_6wv2;color:#0860A8;}
.s5_2080{font-size:14px;font-family:NeoSansIntelMedium_6wv2;color:#0860A8;}
.s6_2080{font-size:14px;font-family:Verdana_b5t;color:#000;}
.s7_2080{font-size:11px;font-family:Verdana_b5t;color:#000;}
.s8_2080{font-size:14px;font-family:NeoSansIntelMedium_6wv2;color:#000;}
.s9_2080{font-size:14px;font-family:NeoSansIntel_6wv3;color:#000;}
.sa_2080{font-size:11px;font-family:NeoSansIntel_6wv3;color:#000;}
</style>
<!-- End inline CSS -->

<!-- Begin embedded font definitions -->
<style id="fonts2080" type="text/css" >

@font-face {
	font-family: NeoSansIntelMedium_6wv2;
	src: url("fonts/NeoSansIntelMedium_6wv2.woff") format("woff");
}

@font-face {
	font-family: NeoSansIntel_6wv3;
	src: url("fonts/NeoSansIntel_6wv3.woff") format("woff");
}

@font-face {
	font-family: Verdana_b5t;
	src: url("fonts/Verdana_b5t.woff") format("woff");
}

</style>
<!-- End embedded font definitions -->

<!-- Begin page background -->
<div id="pg2080Overlay" style="width:100%; height:100%; position:absolute; z-index:1; background-color:rgba(0,0,0,0); -webkit-user-select: none;"></div>
<div id="pg2080" style="-webkit-user-select: none;"><object width="935" height="1210" data="2080/2080.svg" type="image/svg+xml" id="pdf2080" style="width:935px; height:1210px; -moz-transform:scale(1); z-index: 0;"></object></div>
<!-- End page background -->


<!-- Begin text definitions (Positioned/styled in CSS) -->
<div class="text-container"><span id="t1_2080" class="t s1_2080">VCVTTSD2USI—Convert With Truncation Scalar Double Precision Floating-Point Value to Unsigned Integer </span>
<span id="t2_2080" class="t s2_2080">INSTRUCTION SET REFERENCE, V </span>
<span id="t3_2080" class="t s1_2080">5-118 </span><span id="t4_2080" class="t s1_2080">Vol. 2C </span>
<span id="t5_2080" class="t s3_2080">VCVTTSD2USI—Convert With Truncation Scalar Double Precision Floating-Point Value to </span>
<span id="t6_2080" class="t s3_2080">Unsigned Integer </span>
<span id="t7_2080" class="t s4_2080">Instruction Operand Encoding </span>
<span id="t8_2080" class="t s5_2080">Description </span>
<span id="t9_2080" class="t s6_2080">Converts with truncation a double precision floating-point value in the source operand (the second operand) to an </span>
<span id="ta_2080" class="t s6_2080">unsigned doubleword integer (or unsigned quadword integer if operand size is 64 bits) in the destination operand </span>
<span id="tb_2080" class="t s6_2080">(the first operand). The source operand can be an XMM register or a 64-bit memory location. The destination </span>
<span id="tc_2080" class="t s6_2080">operand is a general-purpose register. When the source operand is an XMM register, the double precision floating- </span>
<span id="td_2080" class="t s6_2080">point value is contained in the low quadword of the register. </span>
<span id="te_2080" class="t s6_2080">When a conversion is inexact, a truncated (round toward zero) value is returned. If a converted result cannot be </span>
<span id="tf_2080" class="t s6_2080">represented in the destination format, the floating-point invalid exception is raised, and if this exception is masked, </span>
<span id="tg_2080" class="t s6_2080">the integer value 2 </span>
<span id="th_2080" class="t s7_2080">w </span>
<span id="ti_2080" class="t s6_2080">– 1 is returned, where w represents the number of bits in the destination format. </span>
<span id="tj_2080" class="t s6_2080">EVEX.W1 version: promotes the instruction to produce 64-bit data in 64-bit mode. </span>
<span id="tk_2080" class="t s5_2080">Operation </span>
<span id="tl_2080" class="t s8_2080">VCVTTSD2USI (EVEX Encoded Version) </span>
<span id="tm_2080" class="t s9_2080">IF 64-Bit Mode and OperandSize = 64 </span>
<span id="tn_2080" class="t s9_2080">THEN </span><span id="to_2080" class="t s9_2080">DEST[63:0] := Convert_Double_Precision_Floating_Point_To_UInteger_Truncate(SRC[63:0]); </span>
<span id="tp_2080" class="t s9_2080">ELSE </span><span id="tq_2080" class="t s9_2080">DEST[31:0] := Convert_Double_Precision_Floating_Point_To_UInteger_Truncate(SRC[63:0]); </span>
<span id="tr_2080" class="t s9_2080">FI </span>
<span id="ts_2080" class="t s5_2080">Intel C/C++ Compiler Intrinsic Equivalent </span>
<span id="tt_2080" class="t s9_2080">VCVTTSD2USI unsigned int _mm_cvttsd_u32(__m128d); </span>
<span id="tu_2080" class="t s9_2080">VCVTTSD2USI unsigned int _mm_cvtt_roundsd_u32(__m128d, int sae); </span>
<span id="tv_2080" class="t s9_2080">VCVTTSD2USI unsigned __int64 _mm_cvttsd_u64(__m128d); </span>
<span id="tw_2080" class="t s9_2080">VCVTTSD2USI unsigned __int64 _mm_cvtt_roundsd_u64(__m128d, int sae); </span>
<span id="tx_2080" class="t s5_2080">SIMD Floating-Point Exceptions </span>
<span id="ty_2080" class="t s6_2080">Invalid, Precision. </span>
<span id="tz_2080" class="t s5_2080">Other Exceptions </span>
<span id="t10_2080" class="t s6_2080">EVEX-encoded instructions, see Table 2-48, “Type E3NF Class Exception Conditions.” </span>
<span id="t11_2080" class="t s8_2080">Opcode/ </span>
<span id="t12_2080" class="t s8_2080">Instruction </span>
<span id="t13_2080" class="t s8_2080">Op / </span>
<span id="t14_2080" class="t s8_2080">En </span>
<span id="t15_2080" class="t s8_2080">64/32 </span>
<span id="t16_2080" class="t s8_2080">bit Mode </span>
<span id="t17_2080" class="t s8_2080">Support </span>
<span id="t18_2080" class="t s8_2080">CPUID </span>
<span id="t19_2080" class="t s8_2080">Feature </span>
<span id="t1a_2080" class="t s8_2080">Flag </span>
<span id="t1b_2080" class="t s8_2080">Description </span>
<span id="t1c_2080" class="t s9_2080">EVEX.LLIG.F2.0F.W0 78 /r </span>
<span id="t1d_2080" class="t s9_2080">VCVTTSD2USI r32, xmm1/m64{sae} </span>
<span id="t1e_2080" class="t s9_2080">A </span><span id="t1f_2080" class="t s9_2080">V/V </span><span id="t1g_2080" class="t s9_2080">AVX512F </span><span id="t1h_2080" class="t s9_2080">Convert one double precision floating-point value from </span>
<span id="t1i_2080" class="t s9_2080">xmm1/m64 to one unsigned doubleword integer r32 </span>
<span id="t1j_2080" class="t s9_2080">using truncation. </span>
<span id="t1k_2080" class="t s9_2080">EVEX.LLIG.F2.0F.W1 78 /r </span>
<span id="t1l_2080" class="t s9_2080">VCVTTSD2USI r64, xmm1/m64{sae} </span>
<span id="t1m_2080" class="t s9_2080">A </span><span id="t1n_2080" class="t s9_2080">V/N.E. </span>
<span id="t1o_2080" class="t sa_2080">1 </span>
<span id="t1p_2080" class="t s5_2080">NOTES: </span>
<span id="t1q_2080" class="t s9_2080">1. For this specific instruction, EVEX.W in non-64 bit is ignored; the instruction behaves as if the W0 version is used. </span>
<span id="t1r_2080" class="t s9_2080">AVX512F </span><span id="t1s_2080" class="t s9_2080">Convert one double precision floating-point value from </span>
<span id="t1t_2080" class="t s9_2080">xmm1/m64 to one unsigned quadword integer zero- </span>
<span id="t1u_2080" class="t s9_2080">extended into r64 using truncation. </span>
<span id="t1v_2080" class="t s8_2080">Op/En </span><span id="t1w_2080" class="t s8_2080">Tuple Type </span><span id="t1x_2080" class="t s8_2080">Operand 1 </span><span id="t1y_2080" class="t s8_2080">Operand 2 </span><span id="t1z_2080" class="t s8_2080">Operand 3 </span><span id="t20_2080" class="t s8_2080">Operand 4 </span>
<span id="t21_2080" class="t s9_2080">A </span><span id="t22_2080" class="t s9_2080">Tuple1 Fixed </span><span id="t23_2080" class="t s9_2080">ModRM:reg (w) </span><span id="t24_2080" class="t s9_2080">ModRM:r/m (r) </span><span id="t25_2080" class="t s9_2080">N/A </span><span id="t26_2080" class="t s9_2080">N/A </span></div>
<!-- End text definitions -->


</div>
</body>
</html>
