Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.3 (lin64) Build 2018833 Wed Oct  4 19:58:07 MDT 2017
| Date         : Tue Dec 18 06:57:29 2018
| Host         : travis-job-9e271fa3-a23e-4a73-9014-84d83f0c61d9 running 64-bit Ubuntu 14.04.5 LTS
| Command      : report_utilization -hierarchical -file top_utilization_hierarchical_place.rpt
| Design       : top
| Device       : 7a35tcsg324-1
| Design State : Fully Placed
---------------------------------------------------------------------------------------------------

Utilization Design Information

Table of Contents
-----------------
1. Utilization by Hierarchy

1. Utilization by Hierarchy
---------------------------

+------------+----------+------------+------------+---------+------+------+--------+--------+--------------+
|  Instance  |  Module  | Total LUTs | Logic LUTs | LUTRAMs | SRLs |  FFs | RAMB36 | RAMB18 | DSP48 Blocks |
+------------+----------+------------+------------+---------+------+------+--------+--------+--------------+
| top        |    (top) |       4135 |       3861 |     272 |    2 | 3392 |     18 |     27 |            0 |
|   (top)    |    (top) |       2672 |       2486 |     184 |    2 | 2902 |     18 |     27 |            0 |
|   picorv32 | picorv32 |       1465 |       1377 |      88 |    0 |  490 |      0 |      0 |            0 |
+------------+----------+------------+------------+---------+------+------+--------+--------+--------------+
* Note: The sum of lower-level cells may be larger than their parent cells total, due to cross-hierarchy LUT combining


