Release 14.7 - xst P.20131013 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.10 secs
 
--> Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.10 secs
 
--> Reading design: dist2.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Parsing
  3) HDL Elaboration
  4) HDL Synthesis
       4.1) HDL Synthesis Report
  5) Advanced HDL Synthesis
       5.1) Advanced HDL Synthesis Report
  6) Low Level Synthesis
  7) Partition Report
  8) Design Summary
       8.1) Primitive and Black Box Usage
       8.2) Device utilization summary
       8.3) Partition Resource Summary
       8.4) Timing Report
            8.4.1) Clock Information
            8.4.2) Asynchronous Control Signals Information
            8.4.3) Timing Summary
            8.4.4) Timing Details
            8.4.5) Cross Clock Domains Report


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "dist2.prj"
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "dist2"
Output Format                      : NGC
Target Device                      : xc7a100t-3-csg324

---- Source Options
Top Module Name                    : dist2
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Shift Register Extraction          : YES
ROM Style                          : Auto
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Shift Register Minimum Size        : 2
Use DSP Block                      : Auto
Automatic Register Balancing       : No

---- Target Options
LUT Combining                      : Auto
Reduce Control Sets                : Auto
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 32
Register Duplication               : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Auto
Use Synchronous Set                : Auto
Use Synchronous Reset              : Auto
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Power Reduction                    : NO
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
DSP48 Utilization Ratio            : 100
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

=========================================================================


=========================================================================
*                          HDL Parsing                                  *
=========================================================================
Analyzing Verilog file "C:\Users\aaron\Desktop\git_tesis\xilinxWorkSpace\dist2\dist2\square.v" into library work
Parsing module <square>.
Analyzing Verilog file "C:\Users\aaron\Desktop\git_tesis\xilinxWorkSpace\dist2\dist2\abs.v" into library work
Parsing module <abs>.
Analyzing Verilog file "C:\Users\aaron\Desktop\git_tesis\xilinxWorkSpace\dist2\dist2\norm.v" into library work
Parsing module <norm>.
Analyzing Verilog file "C:\Users\aaron\Desktop\git_tesis\xilinxWorkSpace\dist2\dist2\dist2.v" into library work
Parsing module <dist2>.

=========================================================================
*                            HDL Elaboration                            *
=========================================================================

Elaborating module <dist2>.

Elaborating module <norm(WIDTH=16)>.

Elaborating module <abs(WIDTH=16)>.
WARNING:HDLCompiler:1127 - "C:\Users\aaron\Desktop\git_tesis\xilinxWorkSpace\dist2\dist2\abs.v" Line 34: Assignment to tempIncReal ignored, since the identifier is never used

Elaborating module <square(WIDTH=16)>.

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <dist2>.
    Related source file is "C:\Users\aaron\Desktop\git_tesis\xilinxWorkSpace\dist2\dist2\dist2.v".
        WIDTH = 16
    Summary:
	no macro.
Unit <dist2> synthesized.

Synthesizing Unit <norm>.
    Related source file is "C:\Users\aaron\Desktop\git_tesis\xilinxWorkSpace\dist2\dist2\norm.v".
        WIDTH = 16
    Summary:
	no macro.
Unit <norm> synthesized.

Synthesizing Unit <abs>.
    Related source file is "C:\Users\aaron\Desktop\git_tesis\xilinxWorkSpace\dist2\dist2\abs.v".
        WIDTH = 16
WARNING:Xst:647 - Input <incReal> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <incImag> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 16-bit register for signal <tempInaImag>.
    Found 16-bit register for signal <tempInbReal>.
    Found 16-bit register for signal <tempInbImag>.
    Found 16-bit register for signal <tempIndReal>.
    Found 16-bit register for signal <tempIndImag>.
    Found 16-bit register for signal <tempInaReal>.
    Found 16-bit adder for signal <outaAbs> created at line 29.
    Found 16-bit adder for signal <outbAbs> created at line 30.
    Found 16-bit adder for signal <outdAbs> created at line 32.
    Found 16x16-bit multiplier for signal <n0033> created at line 29.
    Found 16x16-bit multiplier for signal <n0034> created at line 29.
    Found 16x16-bit multiplier for signal <n0035> created at line 30.
    Found 16x16-bit multiplier for signal <n0036> created at line 30.
    Found 16x16-bit multiplier for signal <n0037> created at line 32.
    Found 16x16-bit multiplier for signal <n0038> created at line 32.
    Summary:
	inferred   6 Multiplier(s).
	inferred   3 Adder/Subtractor(s).
	inferred  96 D-type flip-flop(s).
Unit <abs> synthesized.

Synthesizing Unit <square>.
    Related source file is "C:\Users\aaron\Desktop\git_tesis\xilinxWorkSpace\dist2\dist2\square.v".
        WIDTH = 16
    Found 16x16-bit multiplier for signal <n0002> created at line 9.
    Summary:
	inferred   1 Multiplier(s).
Unit <square> synthesized.

=========================================================================
HDL Synthesis Report

Macro Statistics
# Multipliers                                          : 10
 16x16-bit multiplier                                  : 10
# Adders/Subtractors                                   : 3
 16-bit adder                                          : 3
# Registers                                            : 6
 16-bit register                                       : 6

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================


Synthesizing (advanced) Unit <abs>.
	Multiplier <Mmult_n0035> in block <abs> and adder/subtractor <Madd_outbAbs> in block <abs> are combined into a MAC<Maddsub_n0035>.
	Multiplier <Mmult_n0033> in block <abs> and adder/subtractor <Madd_outaAbs> in block <abs> are combined into a MAC<Maddsub_n0033>.
	Multiplier <Mmult_n0037> in block <abs> and adder/subtractor <Madd_outdAbs> in block <abs> are combined into a MAC<Maddsub_n0037>.
Unit <abs> synthesized (advanced).

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# MACs                                                 : 3
 16x16-to-16-bit MAC                                   : 3
# Multipliers                                          : 7
 16x16-bit multiplier                                  : 7
# Registers                                            : 96
 Flip-Flops                                            : 96

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================

Optimizing unit <dist2> ...

Optimizing unit <abs> ...

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block dist2, actual ratio is 0.

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 96
 Flip-Flops                                            : 96

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Design Summary                             *
=========================================================================

Top Level Output File Name         : dist2.ngc

Primitive and Black Box Usage:
------------------------------
# BELS                             : 3
#      GND                         : 1
#      INV                         : 1
#      VCC                         : 1
# FlipFlops/Latches                : 96
#      FDC                         : 96
# Clock Buffers                    : 1
#      BUFGP                       : 1
# IO Buffers                       : 161
#      IBUF                        : 97
#      OBUF                        : 64
# DSPs                             : 10
#      DSP48E1                     : 10

Device utilization summary:
---------------------------

Selected Device : 7a100tcsg324-3 


Slice Logic Utilization: 
 Number of Slice LUTs:                    1  out of  63400     0%  
    Number used as Logic:                 1  out of  63400     0%  

Slice Logic Distribution: 
 Number of LUT Flip Flop pairs used:      1
   Number with an unused Flip Flop:       1  out of      1   100%  
   Number with an unused LUT:             0  out of      1     0%  
   Number of fully used LUT-FF pairs:     0  out of      1     0%  
   Number of unique control sets:         1

IO Utilization: 
 Number of IOs:                         194
 Number of bonded IOBs:                 162  out of    210    77%  
    IOB Flip Flops/Latches:              96

Specific Feature Utilization:
 Number of BUFG/BUFGCTRLs:                1  out of     32     3%  
 Number of DSP48E1s:                     10  out of    240     4%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
Timing Report

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
clk                                | BUFGP                  | 96    |
-----------------------------------+------------------------+-------+

Asynchronous Control Signals Information:
----------------------------------------
No asynchronous control signals found in this design

Timing Summary:
---------------
Speed Grade: -3

   Minimum period: No path found
   Minimum input arrival time before clock: 1.138ns
   Maximum output required time after clock: 8.117ns
   Maximum combinational path delay: No path found

Timing Details:
---------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'clk'
  Total number of paths / destination ports: 192 / 192
-------------------------------------------------------------------------
Offset:              1.138ns (Levels of Logic = 2)
  Source:            rst (PAD)
  Destination:       norm_0/abs_0/tempIndReal_15 (FF)
  Destination Clock: clk rising

  Data Path: rst to norm_0/abs_0/tempIndReal_15
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             1   0.001   0.279  rst_IBUF (rst_IBUF)
     INV:I->O             96   0.113   0.396  norm_0/abs_0/rst_inv1_INV_0 (norm_0/abs_0/rst_inv)
     FDC:CLR                   0.349          norm_0/abs_0/tempInbReal_0
    ----------------------------------------
    Total                      1.138ns (0.463ns logic, 0.675ns route)
                                       (40.7% logic, 59.3% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'clk'
  Total number of paths / destination ports: 3211264 / 64
-------------------------------------------------------------------------
Offset:              8.117ns (Levels of Logic = 4)
  Source:            norm_0/abs_0/tempInbImag_15 (FF)
  Destination:       outbDist<15> (PAD)
  Source Clock:      clk rising

  Data Path: norm_0/abs_0/tempInbImag_15 to outbDist<15>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q              2   0.361   0.284  norm_0/abs_0/tempInbImag_15 (norm_0/abs_0/tempInbImag_15)
     DSP48E1:A15->PCOUT47    1   2.970   0.000  norm_0/abs_0/Mmult_n0036 (norm_0/abs_0/Mmult_n0036_PCOUT_to_Maddsub_n0035_PCIN_47)
     DSP48E1:PCIN47->P15    4   1.107   0.293  norm_0/abs_0/Maddsub_n0035 (norm_0/tempOutbAbs<15>)
     DSP48E1:A15->P15      1   2.823   0.279  norm_0/square_1/Mmult_n0002 (outbDist_15_OBUF)
     OBUF:I->O                 0.000          outbDist_15_OBUF (outbDist<15>)
    ----------------------------------------
    Total                      8.117ns (7.261ns logic, 0.856ns route)
                                       (89.5% logic, 10.5% route)

=========================================================================

Cross Clock Domains Report:
--------------------------

=========================================================================


Total REAL time to Xst completion: 10.00 secs
Total CPU time to Xst completion: 10.68 secs
 
--> 

Total memory usage is 4621696 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :    3 (   0 filtered)
Number of infos    :    0 (   0 filtered)

