#-----------------------------------------------------------
# Vivado v2016.4 (64-bit)
# SW Build 1756540 on Mon Jan 23 19:11:19 MST 2017
# IP Build 1755317 on Mon Jan 23 20:30:07 MST 2017
# Start of session at: Mon Feb 18 16:13:13 2019
# Process ID: 4128
# Current directory: /home/btech/cs1170347/cs1170347_cs1170350_lab6/cs1170347_cs1170350_lab6.runs/synth_1
# Command line: vivado -log memoryInt.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source memoryInt.tcl
# Log file: /home/btech/cs1170347/cs1170347_cs1170350_lab6/cs1170347_cs1170350_lab6.runs/synth_1/memoryInt.vds
# Journal file: /home/btech/cs1170347/cs1170347_cs1170350_lab6/cs1170347_cs1170350_lab6.runs/synth_1/vivado.jou
#-----------------------------------------------------------
source memoryInt.tcl -notrace
Command: synth_design -top memoryInt -part xc7a35tcpg236-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 4147 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 1080.801 ; gain = 158.086 ; free physical = 3042 ; free virtual = 12990
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'memoryInt' [/home/btech/cs1170347/cs1170347_cs1170350_lab6/cs1170347_cs1170350_lab6.srcs/sources_1/imports/new/memoryInt.vhd:41]
INFO: [Synth 8-638] synthesizing module 'freq_div_2_14' [/home/btech/cs1170347/cs1170347_cs1170350_lab6/cs1170347_cs1170350_lab6.srcs/sources_1/new/freq_div_2_14.vhd:41]
INFO: [Synth 8-256] done synthesizing module 'freq_div_2_14' (1#1) [/home/btech/cs1170347/cs1170347_cs1170350_lab6/cs1170347_cs1170350_lab6.srcs/sources_1/new/freq_div_2_14.vhd:41]
INFO: [Synth 8-638] synthesizing module 'debounce' [/home/btech/cs1170347/cs1170347_cs1170350_lab6/cs1170347_cs1170350_lab6.srcs/sources_1/new/debounce.vhd:39]
INFO: [Synth 8-256] done synthesizing module 'debounce' (2#1) [/home/btech/cs1170347/cs1170347_cs1170350_lab6/cs1170347_cs1170350_lab6.srcs/sources_1/new/debounce.vhd:39]
INFO: [Synth 8-3491] module 'CPU_design' declared at '/home/btech/cs1170347/cs1170347_cs1170350_lab6/cs1170347_cs1170350_lab6.srcs/sources_1/imports/new/CPU_design.vhd:36' bound to instance 'CPU_D' of component 'CPU_design' [/home/btech/cs1170347/cs1170347_cs1170350_lab6/cs1170347_cs1170350_lab6.srcs/sources_1/imports/new/memoryInt.vhd:142]
INFO: [Synth 8-638] synthesizing module 'CPU_design' [/home/btech/cs1170347/cs1170347_cs1170350_lab6/cs1170347_cs1170350_lab6.srcs/sources_1/imports/new/CPU_design.vhd:47]
WARNING: [Synth 8-614] signal 'psc' is read in the process but is not in the sensitivity list [/home/btech/cs1170347/cs1170347_cs1170350_lab6/cs1170347_cs1170350_lab6.srcs/sources_1/imports/new/CPU_design.vhd:140]
INFO: [Synth 8-256] done synthesizing module 'CPU_design' (3#1) [/home/btech/cs1170347/cs1170347_cs1170350_lab6/cs1170347_cs1170350_lab6.srcs/sources_1/imports/new/CPU_design.vhd:47]
INFO: [Synth 8-3491] module 'dist_mem_gen_0' declared at '/home/btech/cs1170347/cs1170347_cs1170350_lab6/cs1170347_cs1170350_lab6.runs/synth_1/.Xil/Vivado-4128-sabarmati/realtime/dist_mem_gen_0_stub.v:6' bound to instance 'Program_Mem' of component 'dist_mem_gen_0' [/home/btech/cs1170347/cs1170347_cs1170350_lab6/cs1170347_cs1170350_lab6.srcs/sources_1/imports/new/memoryInt.vhd:155]
INFO: [Synth 8-638] synthesizing module 'dist_mem_gen_0' [/home/btech/cs1170347/cs1170347_cs1170350_lab6/cs1170347_cs1170350_lab6.runs/synth_1/.Xil/Vivado-4128-sabarmati/realtime/dist_mem_gen_0_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'dist_mem_gen_0' (4#1) [/home/btech/cs1170347/cs1170347_cs1170350_lab6/cs1170347_cs1170350_lab6.runs/synth_1/.Xil/Vivado-4128-sabarmati/realtime/dist_mem_gen_0_stub.v:6]
INFO: [Synth 8-3491] module 'dist_mem_gen_1' declared at '/home/btech/cs1170347/cs1170347_cs1170350_lab6/cs1170347_cs1170350_lab6.runs/synth_1/.Xil/Vivado-4128-sabarmati/realtime/dist_mem_gen_1_stub.v:6' bound to instance 'Data_Memory' of component 'dist_mem_gen_1' [/home/btech/cs1170347/cs1170347_cs1170350_lab6/cs1170347_cs1170350_lab6.srcs/sources_1/imports/new/memoryInt.vhd:158]
INFO: [Synth 8-638] synthesizing module 'dist_mem_gen_1' [/home/btech/cs1170347/cs1170347_cs1170350_lab6/cs1170347_cs1170350_lab6.runs/synth_1/.Xil/Vivado-4128-sabarmati/realtime/dist_mem_gen_1_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'dist_mem_gen_1' (5#1) [/home/btech/cs1170347/cs1170347_cs1170350_lab6/cs1170347_cs1170350_lab6.runs/synth_1/.Xil/Vivado-4128-sabarmati/realtime/dist_mem_gen_1_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'memoryInt' (6#1) [/home/btech/cs1170347/cs1170347_cs1170350_lab6/cs1170347_cs1170350_lab6.srcs/sources_1/imports/new/memoryInt.vhd:41]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 1122.270 ; gain = 199.555 ; free physical = 3000 ; free virtual = 12949
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 1122.270 ; gain = 199.555 ; free physical = 2998 ; free virtual = 12947
---------------------------------------------------------------------------------
WARNING: [Project 1-486] Could not resolve non-primitive black box cell 'dist_mem_gen_0' instantiated as 'Program_Mem' [/home/btech/cs1170347/cs1170347_cs1170350_lab6/cs1170347_cs1170350_lab6.srcs/sources_1/imports/new/memoryInt.vhd:155]
WARNING: [Project 1-486] Could not resolve non-primitive black box cell 'dist_mem_gen_1' instantiated as 'Data_Memory' [/home/btech/cs1170347/cs1170347_cs1170350_lab6/cs1170347_cs1170350_lab6.srcs/sources_1/imports/new/memoryInt.vhd:158]
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/home/btech/cs1170347/cs1170347_cs1170350_lab6/cs1170347_cs1170350_lab6.runs/synth_1/.Xil/Vivado-4128-sabarmati/dcp/dist_mem_gen_0_in_context.xdc] for cell 'Program_Mem'
Finished Parsing XDC File [/home/btech/cs1170347/cs1170347_cs1170350_lab6/cs1170347_cs1170350_lab6.runs/synth_1/.Xil/Vivado-4128-sabarmati/dcp/dist_mem_gen_0_in_context.xdc] for cell 'Program_Mem'
Parsing XDC File [/home/btech/cs1170347/cs1170347_cs1170350_lab6/cs1170347_cs1170350_lab6.runs/synth_1/.Xil/Vivado-4128-sabarmati/dcp_2/dist_mem_gen_1_in_context.xdc] for cell 'Data_Memory'
Finished Parsing XDC File [/home/btech/cs1170347/cs1170347_cs1170350_lab6/cs1170347_cs1170350_lab6.runs/synth_1/.Xil/Vivado-4128-sabarmati/dcp_2/dist_mem_gen_1_in_context.xdc] for cell 'Data_Memory'
Parsing XDC File [/home/btech/cs1170347/cs1170347_cs1170350_lab6/cs1170347_cs1170350_lab6.srcs/constrs_1/new/constraint.xdc]
Finished Parsing XDC File [/home/btech/cs1170347/cs1170347_cs1170350_lab6/cs1170347_cs1170350_lab6.srcs/constrs_1/new/constraint.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/home/btech/cs1170347/cs1170347_cs1170350_lab6/cs1170347_cs1170350_lab6.srcs/constrs_1/new/constraint.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/memoryInt_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/memoryInt_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 1485.016 ; gain = 0.000 ; free physical = 2836 ; free virtual = 12785
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:14 ; elapsed = 00:00:16 . Memory (MB): peak = 1485.016 ; gain = 562.301 ; free physical = 2835 ; free virtual = 12784
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a35tcpg236-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:14 ; elapsed = 00:00:16 . Memory (MB): peak = 1485.016 ; gain = 562.301 ; free physical = 2835 ; free virtual = 12784
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:15 ; elapsed = 00:00:16 . Memory (MB): peak = 1485.016 ; gain = 562.301 ; free physical = 2835 ; free virtual = 12784
---------------------------------------------------------------------------------
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/home/btech/cs1170347/cs1170347_cs1170350_lab6/cs1170347_cs1170350_lab6.srcs/sources_1/imports/new/CPU_design.vhd:128]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/home/btech/cs1170347/cs1170347_cs1170350_lab6/cs1170347_cs1170350_lab6.srcs/sources_1/imports/new/CPU_design.vhd:125]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/home/btech/cs1170347/cs1170347_cs1170350_lab6/cs1170347_cs1170350_lab6.srcs/sources_1/imports/new/CPU_design.vhd:147]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/home/btech/cs1170347/cs1170347_cs1170350_lab6/cs1170347_cs1170350_lab6.srcs/sources_1/imports/new/CPU_design.vhd:134]
INFO: [Synth 8-5544] ROM "RF_reg[15]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "RF_reg[15]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "RF_reg[14]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "RF_reg[14]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "RF_reg[13]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "RF_reg[13]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "RF_reg[12]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "RF_reg[12]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "RF_reg[11]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "RF_reg[11]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "RF_reg[10]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "RF_reg[10]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "RF_reg[9]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "RF_reg[9]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "RF_reg[8]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "RF_reg[8]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "RF_reg[7]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "RF_reg[7]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "RF_reg[6]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "RF_reg[6]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "RF_reg[5]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "RF_reg[5]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "RF_reg[4]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "RF_reg[4]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "RF_reg[3]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "RF_reg[3]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "RF_reg[2]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "RF_reg[2]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "RF_reg[1]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "RF_reg[1]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "RF_reg[0]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "RF_reg[0]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "Z_flag" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "data_to_memory" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "address_data" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next_pc" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "RF_reg[15]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "RF_reg[15]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "RF_reg[14]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "RF_reg[14]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "RF_reg[13]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "RF_reg[13]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "RF_reg[12]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "RF_reg[12]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "RF_reg[11]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "RF_reg[11]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "RF_reg[10]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "RF_reg[10]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "RF_reg[9]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "RF_reg[9]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "RF_reg[8]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "RF_reg[8]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "RF_reg[7]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "RF_reg[7]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "RF_reg[6]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "RF_reg[6]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "RF_reg[5]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "RF_reg[5]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "RF_reg[4]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "RF_reg[4]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "RF_reg[3]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "RF_reg[3]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "RF_reg[2]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "RF_reg[2]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "RF_reg[1]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "RF_reg[1]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "RF_reg[0]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "RF_reg[0]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "Z_flag" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "data_to_memory" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "address_data" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next_pc" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'memoryInt'
INFO: [Synth 8-5545] ROM "state" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5544] ROM "state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  iSTATE |                              000 |                              000
                 iSTATE2 |                              001 |                              011
                 iSTATE3 |                              010 |                              100
*
                 iSTATE0 |                              011 |                              001
                 iSTATE1 |                              100 |                              010
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'memoryInt'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:15 ; elapsed = 00:00:16 . Memory (MB): peak = 1485.016 ; gain = 562.301 ; free physical = 2820 ; free virtual = 12769
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     32 Bit       Adders := 3     
	   2 Input     32 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 19    
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 8     
	   7 Input     32 Bit        Muxes := 2     
	   4 Input     32 Bit        Muxes := 1     
	   3 Input     32 Bit        Muxes := 1     
	   3 Input     16 Bit        Muxes := 1     
	  10 Input      4 Bit        Muxes := 1     
	   7 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 21    
	   8 Input      1 Bit        Muxes := 16    
	   3 Input      1 Bit        Muxes := 1     
	   7 Input      1 Bit        Muxes := 3     
	   6 Input      1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module memoryInt 
Detailed RTL Component Info : 
+---Muxes : 
	   3 Input     32 Bit        Muxes := 1     
	   3 Input     16 Bit        Muxes := 1     
	   7 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
	   6 Input      1 Bit        Muxes := 1     
Module debounce 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module CPU_design 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     32 Bit       Adders := 3     
	   2 Input     32 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 19    
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 8     
	   7 Input     32 Bit        Muxes := 2     
	   4 Input     32 Bit        Muxes := 1     
	  10 Input      4 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 19    
	   8 Input      1 Bit        Muxes := 16    
	   3 Input      1 Bit        Muxes := 1     
	   7 Input      1 Bit        Muxes := 3     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 90 (col length:60)
BRAMs: 100 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
INFO: [Synth 8-5545] ROM "state" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
WARNING: [Synth 8-3332] Sequential element (CPU_D/pc_reg[0]) is unused and will be removed from module memoryInt.
WARNING: [Synth 8-3332] Sequential element (CPU_D/address_data_reg[31]) is unused and will be removed from module memoryInt.
WARNING: [Synth 8-3332] Sequential element (CPU_D/address_data_reg[30]) is unused and will be removed from module memoryInt.
WARNING: [Synth 8-3332] Sequential element (CPU_D/address_data_reg[29]) is unused and will be removed from module memoryInt.
WARNING: [Synth 8-3332] Sequential element (CPU_D/address_data_reg[28]) is unused and will be removed from module memoryInt.
WARNING: [Synth 8-3332] Sequential element (CPU_D/address_data_reg[27]) is unused and will be removed from module memoryInt.
WARNING: [Synth 8-3332] Sequential element (CPU_D/address_data_reg[26]) is unused and will be removed from module memoryInt.
WARNING: [Synth 8-3332] Sequential element (CPU_D/address_data_reg[25]) is unused and will be removed from module memoryInt.
WARNING: [Synth 8-3332] Sequential element (CPU_D/address_data_reg[24]) is unused and will be removed from module memoryInt.
WARNING: [Synth 8-3332] Sequential element (CPU_D/address_data_reg[23]) is unused and will be removed from module memoryInt.
WARNING: [Synth 8-3332] Sequential element (CPU_D/address_data_reg[22]) is unused and will be removed from module memoryInt.
WARNING: [Synth 8-3332] Sequential element (CPU_D/address_data_reg[21]) is unused and will be removed from module memoryInt.
WARNING: [Synth 8-3332] Sequential element (CPU_D/address_data_reg[20]) is unused and will be removed from module memoryInt.
WARNING: [Synth 8-3332] Sequential element (CPU_D/address_data_reg[19]) is unused and will be removed from module memoryInt.
WARNING: [Synth 8-3332] Sequential element (CPU_D/address_data_reg[18]) is unused and will be removed from module memoryInt.
WARNING: [Synth 8-3332] Sequential element (CPU_D/address_data_reg[17]) is unused and will be removed from module memoryInt.
WARNING: [Synth 8-3332] Sequential element (CPU_D/address_data_reg[16]) is unused and will be removed from module memoryInt.
WARNING: [Synth 8-3332] Sequential element (CPU_D/address_data_reg[15]) is unused and will be removed from module memoryInt.
WARNING: [Synth 8-3332] Sequential element (CPU_D/address_data_reg[14]) is unused and will be removed from module memoryInt.
WARNING: [Synth 8-3332] Sequential element (CPU_D/address_data_reg[13]) is unused and will be removed from module memoryInt.
WARNING: [Synth 8-3332] Sequential element (CPU_D/address_data_reg[12]) is unused and will be removed from module memoryInt.
WARNING: [Synth 8-3332] Sequential element (CPU_D/address_data_reg[11]) is unused and will be removed from module memoryInt.
WARNING: [Synth 8-3332] Sequential element (CPU_D/address_data_reg[10]) is unused and will be removed from module memoryInt.
WARNING: [Synth 8-3332] Sequential element (CPU_D/address_data_reg[1]) is unused and will be removed from module memoryInt.
WARNING: [Synth 8-3332] Sequential element (CPU_D/address_data_reg[0]) is unused and will be removed from module memoryInt.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:18 ; elapsed = 00:00:20 . Memory (MB): peak = 1485.016 ; gain = 562.301 ; free physical = 2788 ; free virtual = 12737
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:24 ; elapsed = 00:00:26 . Memory (MB): peak = 1485.016 ; gain = 562.301 ; free physical = 2739 ; free virtual = 12688
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:24 ; elapsed = 00:00:26 . Memory (MB): peak = 1485.016 ; gain = 562.301 ; free physical = 2739 ; free virtual = 12687
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:25 ; elapsed = 00:00:26 . Memory (MB): peak = 1485.016 ; gain = 562.301 ; free physical = 2709 ; free virtual = 12658
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:25 ; elapsed = 00:00:27 . Memory (MB): peak = 1485.016 ; gain = 562.301 ; free physical = 2709 ; free virtual = 12658
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:25 ; elapsed = 00:00:27 . Memory (MB): peak = 1485.016 ; gain = 562.301 ; free physical = 2709 ; free virtual = 12658
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:25 ; elapsed = 00:00:27 . Memory (MB): peak = 1485.016 ; gain = 562.301 ; free physical = 2709 ; free virtual = 12658
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:25 ; elapsed = 00:00:27 . Memory (MB): peak = 1485.016 ; gain = 562.301 ; free physical = 2709 ; free virtual = 12658
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:25 ; elapsed = 00:00:27 . Memory (MB): peak = 1485.016 ; gain = 562.301 ; free physical = 2709 ; free virtual = 12658
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:25 ; elapsed = 00:00:27 . Memory (MB): peak = 1485.016 ; gain = 562.301 ; free physical = 2709 ; free virtual = 12658
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+---------------+----------+
|      |BlackBox name  |Instances |
+------+---------------+----------+
|1     |dist_mem_gen_0 |         1|
|2     |dist_mem_gen_1 |         1|
+------+---------------+----------+

Report Cell Usage: 
+------+---------------+------+
|      |Cell           |Count |
+------+---------------+------+
|1     |dist_mem_gen_0 |     1|
|2     |dist_mem_gen_1 |     1|
|3     |BUFG           |     1|
|4     |CARRY4         |    34|
|5     |LUT1           |    59|
|6     |LUT2           |    20|
|7     |LUT3           |    84|
|8     |LUT4           |    40|
|9     |LUT5           |    90|
|10    |LUT6           |   598|
|11    |MUXF7          |   120|
|12    |MUXF8          |    37|
|13    |FDCE           |    35|
|14    |FDPE           |     3|
|15    |FDRE           |   569|
|16    |LDC            |     3|
|17    |IBUF           |    11|
|18    |OBUF           |    16|
+------+---------------+------+

Report Instance Areas: 
+------+------------+--------------+------+
|      |Instance    |Module        |Cells |
+------+------------+--------------+------+
|1     |top         |              |  1784|
|2     |  CPU_D     |CPU_design    |  1612|
|3     |  debounceG |debounce      |     4|
|4     |  debounceR |debounce_0    |    26|
|5     |  debounceS |debounce_1    |     3|
|6     |  freq_div  |freq_div_2_14 |    35|
+------+------------+--------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:25 ; elapsed = 00:00:27 . Memory (MB): peak = 1485.016 ; gain = 562.301 ; free physical = 2709 ; free virtual = 12658
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 25 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:18 ; elapsed = 00:00:18 . Memory (MB): peak = 1485.016 ; gain = 108.469 ; free physical = 2709 ; free virtual = 12658
Synthesis Optimization Complete : Time (s): cpu = 00:00:25 ; elapsed = 00:00:27 . Memory (MB): peak = 1485.016 ; gain = 562.301 ; free physical = 2710 ; free virtual = 12659
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 48 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
WARNING: [Netlist 29-101] Netlist 'memoryInt' is not ideal for floorplanning, since the cellview 'CPU_design' contains a large number of primitives.  Please consider enabling hierarchy in synthesis if you want to do floorplanning.
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 3 instances were transformed.
  LDC => LDCE: 3 instances

INFO: [Common 17-83] Releasing license: Synthesis
113 Infos, 29 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:24 ; elapsed = 00:00:25 . Memory (MB): peak = 1514.055 ; gain = 512.836 ; free physical = 2710 ; free virtual = 12659
INFO: [Common 17-1381] The checkpoint '/home/btech/cs1170347/cs1170347_cs1170350_lab6/cs1170347_cs1170350_lab6.runs/synth_1/memoryInt.dcp' has been generated.
report_utilization: Time (s): cpu = 00:00:00.10 ; elapsed = 00:00:00.13 . Memory (MB): peak = 1538.066 ; gain = 0.000 ; free physical = 2709 ; free virtual = 12658
INFO: [Common 17-206] Exiting Vivado at Mon Feb 18 16:13:46 2019...
