// Seed: 3150263162
module module_0 (
    output tri0  id_0,
    output tri0  id_1,
    output wand  id_2,
    input  tri0  id_3
    , id_14,
    input  wor   id_4,
    output wand  id_5,
    input  tri0  id_6,
    output wire  id_7,
    input  uwire id_8,
    input  wire  id_9,
    output tri   id_10,
    input  wor   id_11,
    output tri1  id_12
);
  wire id_15, id_16;
endmodule
module module_1 (
    input tri1 id_0,
    input tri id_1,
    input tri0 id_2,
    output wor id_3,
    input wor id_4,
    input supply1 id_5,
    output tri0 id_6,
    input uwire id_7,
    output wor id_8
);
  tri1 id_10 = 1;
  wire id_11;
  always id_6 = 1;
  module_0 modCall_1 (
      id_8,
      id_6,
      id_6,
      id_7,
      id_7,
      id_8,
      id_7,
      id_8,
      id_2,
      id_5,
      id_8,
      id_7,
      id_8
  );
endmodule
