INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ecestudent/ECE2700/Lab2/SevenSegment/SevenSegment.srcs/sources_1/new/SevenSegementTruthTable.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SevenSegmentTruthTable
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ecestudent/ECE2700/Lab2/SevenSegment/SevenSegment.srcs/sources_1/new/SevenSegmentTop.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SevenSegmentTop
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ecestudent/ECE2700/Lab2/SevenSegment/SevenSegment.srcs/sim_1/new/SevenSegmentTest.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SevenSegmentTest
