Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.2 (win64) Build 2708876 Wed Nov  6 21:40:23 MST 2019
| Date         : Thu Dec 14 15:11:22 2023
| Host         : LAPTOP-FQ5SKUKF running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file Lab8_timing_summary_routed.rpt -pb Lab8_timing_summary_routed.pb -rpx Lab8_timing_summary_routed.rpx -warn_on_violation
| Design       : Lab8
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 25 register/latch pins with no clock driven by root clock pin: B/clk1/out_clk_reg/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 87 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 3 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 3 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      1.479        0.000                      0                   78        0.167        0.000                      0                   78        4.500        0.000                       0                    71  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         1.479        0.000                      0                   78        0.167        0.000                      0                   78        4.500        0.000                       0                    71  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        1.479ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.167ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.479ns  (required time - arrival time)
  Source:                 A/right_motor_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            A/m1/pwm_0/PWM_reg/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.461ns  (logic 5.745ns (67.903%)  route 2.716ns (32.097%))
  Logic Levels:           6  (CARRY4=3 DSP48E1=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.102ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.792ns = ( 14.792 - 10.000 ) 
    Source Clock Delay      (SCD):    5.074ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=70, routed)          1.553     5.074    A/clk_IBUF_BUFG
    SLICE_X11Y62         FDCE                                         r  A/right_motor_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y62         FDCE (Prop_fdce_C_Q)         0.419     5.493 r  A/right_motor_reg[9]/Q
                         net (fo=4, routed)           1.201     6.694    A/m1/pwm_0/A[2]
    DSP48_X0Y18          DSP48E1 (Prop_dsp48e1_A[1]_P[12])
                                                      4.013    10.707 r  A/m1/pwm_0/count_duty0/P[12]
                         net (fo=2, routed)           1.088    11.795    A/m1/pwm_0/count_duty0_n_93
    SLICE_X12Y46         LUT4 (Prop_lut4_I2_O)        0.124    11.919 r  A/m1/pwm_0/PWM0_carry_i_7__0/O
                         net (fo=1, routed)           0.000    11.919    A/m1/pwm_0/PWM0_carry_i_7__0_n_0
    SLICE_X12Y46         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    12.452 r  A/m1/pwm_0/PWM0_carry/CO[3]
                         net (fo=1, routed)           0.000    12.452    A/m1/pwm_0/PWM0_carry_n_0
    SLICE_X12Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.569 r  A/m1/pwm_0/PWM0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    12.569    A/m1/pwm_0/PWM0_carry__0_n_0
    SLICE_X12Y48         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    12.798 r  A/m1/pwm_0/PWM0_carry__1/CO[2]
                         net (fo=1, routed)           0.427    13.224    A/m1/pwm_0/PWM0_carry__1_n_1
    SLICE_X14Y47         LUT6 (Prop_lut6_I5_O)        0.310    13.534 r  A/m1/pwm_0/PWM_i_1__0/O
                         net (fo=1, routed)           0.000    13.534    A/m1/pwm_0/PWM_i_1__0_n_0
    SLICE_X14Y47         FDCE                                         r  A/m1/pwm_0/PWM_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=70, routed)          1.451    14.792    A/m1/pwm_0/clk_IBUF_BUFG
    SLICE_X14Y47         FDCE                                         r  A/m1/pwm_0/PWM_reg/C
                         clock pessimism              0.180    14.972    
                         clock uncertainty           -0.035    14.937    
    SLICE_X14Y47         FDCE (Setup_fdce_C_D)        0.077    15.014    A/m1/pwm_0/PWM_reg
  -------------------------------------------------------------------
                         required time                         15.014    
                         arrival time                         -13.534    
  -------------------------------------------------------------------
                         slack                                  1.479    

Slack (MET) :             1.960ns  (required time - arrival time)
  Source:                 A/left_motor_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            A/m0/pwm_0/PWM_reg/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.038ns  (logic 5.610ns (69.790%)  route 2.428ns (30.210%))
  Logic Levels:           6  (CARRY4=3 DSP48E1=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.773ns = ( 14.773 - 10.000 ) 
    Source Clock Delay      (SCD):    5.074ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=70, routed)          1.553     5.074    A/clk_IBUF_BUFG
    SLICE_X11Y62         FDCE                                         r  A/left_motor_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y62         FDCE (Prop_fdce_C_Q)         0.456     5.530 r  A/left_motor_reg[9]/Q
                         net (fo=4, routed)           0.972     6.502    A/m0/pwm_0/A[2]
    DSP48_X0Y26          DSP48E1 (Prop_dsp48e1_A[8]_P[12])
                                                      3.841    10.343 r  A/m0/pwm_0/count_duty0/P[12]
                         net (fo=2, routed)           1.154    11.497    A/m0/pwm_0/count_duty0_n_93
    SLICE_X12Y65         LUT4 (Prop_lut4_I2_O)        0.124    11.621 r  A/m0/pwm_0/PWM0_carry_i_7/O
                         net (fo=1, routed)           0.000    11.621    A/m0/pwm_0/PWM0_carry_i_7_n_0
    SLICE_X12Y65         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    12.154 r  A/m0/pwm_0/PWM0_carry/CO[3]
                         net (fo=1, routed)           0.000    12.154    A/m0/pwm_0/PWM0_carry_n_0
    SLICE_X12Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.271 r  A/m0/pwm_0/PWM0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    12.271    A/m0/pwm_0/PWM0_carry__0_n_0
    SLICE_X12Y67         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    12.500 r  A/m0/pwm_0/PWM0_carry__1/CO[2]
                         net (fo=1, routed)           0.303    12.802    A/m0/pwm_0/PWM0_carry__1_n_1
    SLICE_X14Y67         LUT6 (Prop_lut6_I5_O)        0.310    13.112 r  A/m0/pwm_0/PWM_i_1/O
                         net (fo=1, routed)           0.000    13.112    A/m0/pwm_0/PWM_i_1_n_0
    SLICE_X14Y67         FDCE                                         r  A/m0/pwm_0/PWM_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=70, routed)          1.432    14.773    A/m0/pwm_0/clk_IBUF_BUFG
    SLICE_X14Y67         FDCE                                         r  A/m0/pwm_0/PWM_reg/C
                         clock pessimism              0.258    15.031    
                         clock uncertainty           -0.035    14.996    
    SLICE_X14Y67         FDCE (Setup_fdce_C_D)        0.077    15.073    A/m0/pwm_0/PWM_reg
  -------------------------------------------------------------------
                         required time                         15.073    
                         arrival time                         -13.112    
  -------------------------------------------------------------------
                         slack                                  1.960    

Slack (MET) :             5.106ns  (required time - arrival time)
  Source:                 B/u1/count_reg[22]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            B/u1/count_reg[21]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.890ns  (logic 1.211ns (24.765%)  route 3.679ns (75.235%))
  Logic Levels:           5  (LUT2=2 LUT5=1 LUT6=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.844ns = ( 14.844 - 10.000 ) 
    Source Clock Delay      (SCD):    5.140ns
    Clock Pessimism Removal (CPR):    0.296ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=70, routed)          1.619     5.140    B/u1/clk_IBUF_BUFG
    SLICE_X7Y62          FDCE                                         r  B/u1/count_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y62          FDCE (Prop_fdce_C_Q)         0.419     5.559 r  B/u1/count_reg[22]/Q
                         net (fo=2, routed)           0.736     6.295    B/u1/count_reg_n_0_[22]
    SLICE_X7Y60          LUT5 (Prop_lut5_I2_O)        0.296     6.591 r  B/u1/count[0]_i_4/O
                         net (fo=1, routed)           0.566     7.157    B/u1/count[0]_i_4_n_0
    SLICE_X5Y60          LUT6 (Prop_lut6_I5_O)        0.124     7.281 r  B/u1/count[0]_i_2/O
                         net (fo=2, routed)           0.811     8.092    B/u1/count[0]_i_2_n_0
    SLICE_X5Y59          LUT2 (Prop_lut2_I0_O)        0.124     8.216 r  B/u1/count[9]_i_3/O
                         net (fo=9, routed)           0.556     8.772    B/u1/count[9]_i_3_n_0
    SLICE_X5Y60          LUT6 (Prop_lut6_I5_O)        0.124     8.896 r  B/u1/count[23]_i_2/O
                         net (fo=17, routed)          1.010     9.906    B/u1/count[23]_i_2_n_0
    SLICE_X7Y62          LUT2 (Prop_lut2_I0_O)        0.124    10.030 r  B/u1/count[21]_i_1/O
                         net (fo=1, routed)           0.000    10.030    B/u1/count[21]_i_1_n_0
    SLICE_X7Y62          FDCE                                         r  B/u1/count_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=70, routed)          1.503    14.844    B/u1/clk_IBUF_BUFG
    SLICE_X7Y62          FDCE                                         r  B/u1/count_reg[21]/C
                         clock pessimism              0.296    15.140    
                         clock uncertainty           -0.035    15.105    
    SLICE_X7Y62          FDCE (Setup_fdce_C_D)        0.031    15.136    B/u1/count_reg[21]
  -------------------------------------------------------------------
                         required time                         15.136    
                         arrival time                         -10.030    
  -------------------------------------------------------------------
                         slack                                  5.106    

Slack (MET) :             5.122ns  (required time - arrival time)
  Source:                 B/u1/count_reg[22]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            B/u1/count_reg[22]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.918ns  (logic 1.239ns (25.193%)  route 3.679ns (74.807%))
  Logic Levels:           5  (LUT2=2 LUT5=1 LUT6=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.844ns = ( 14.844 - 10.000 ) 
    Source Clock Delay      (SCD):    5.140ns
    Clock Pessimism Removal (CPR):    0.296ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=70, routed)          1.619     5.140    B/u1/clk_IBUF_BUFG
    SLICE_X7Y62          FDCE                                         r  B/u1/count_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y62          FDCE (Prop_fdce_C_Q)         0.419     5.559 r  B/u1/count_reg[22]/Q
                         net (fo=2, routed)           0.736     6.295    B/u1/count_reg_n_0_[22]
    SLICE_X7Y60          LUT5 (Prop_lut5_I2_O)        0.296     6.591 r  B/u1/count[0]_i_4/O
                         net (fo=1, routed)           0.566     7.157    B/u1/count[0]_i_4_n_0
    SLICE_X5Y60          LUT6 (Prop_lut6_I5_O)        0.124     7.281 r  B/u1/count[0]_i_2/O
                         net (fo=2, routed)           0.811     8.092    B/u1/count[0]_i_2_n_0
    SLICE_X5Y59          LUT2 (Prop_lut2_I0_O)        0.124     8.216 r  B/u1/count[9]_i_3/O
                         net (fo=9, routed)           0.556     8.772    B/u1/count[9]_i_3_n_0
    SLICE_X5Y60          LUT6 (Prop_lut6_I5_O)        0.124     8.896 r  B/u1/count[23]_i_2/O
                         net (fo=17, routed)          1.010     9.906    B/u1/count[23]_i_2_n_0
    SLICE_X7Y62          LUT2 (Prop_lut2_I0_O)        0.152    10.058 r  B/u1/count[22]_i_1/O
                         net (fo=1, routed)           0.000    10.058    B/u1/count[22]_i_1_n_0
    SLICE_X7Y62          FDCE                                         r  B/u1/count_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=70, routed)          1.503    14.844    B/u1/clk_IBUF_BUFG
    SLICE_X7Y62          FDCE                                         r  B/u1/count_reg[22]/C
                         clock pessimism              0.296    15.140    
                         clock uncertainty           -0.035    15.105    
    SLICE_X7Y62          FDCE (Setup_fdce_C_D)        0.075    15.180    B/u1/count_reg[22]
  -------------------------------------------------------------------
                         required time                         15.180    
                         arrival time                         -10.058    
  -------------------------------------------------------------------
                         slack                                  5.122    

Slack (MET) :             5.212ns  (required time - arrival time)
  Source:                 B/u1/count_reg[22]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            B/u1/trig_reg/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.514ns  (logic 1.211ns (26.828%)  route 3.303ns (73.172%))
  Logic Levels:           5  (LUT2=1 LUT5=3 LUT6=1)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.848ns = ( 14.848 - 10.000 ) 
    Source Clock Delay      (SCD):    5.140ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=70, routed)          1.619     5.140    B/u1/clk_IBUF_BUFG
    SLICE_X7Y62          FDCE                                         r  B/u1/count_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y62          FDCE (Prop_fdce_C_Q)         0.419     5.559 f  B/u1/count_reg[22]/Q
                         net (fo=2, routed)           0.736     6.295    B/u1/count_reg_n_0_[22]
    SLICE_X7Y60          LUT5 (Prop_lut5_I2_O)        0.296     6.591 f  B/u1/count[0]_i_4/O
                         net (fo=1, routed)           0.566     7.157    B/u1/count[0]_i_4_n_0
    SLICE_X5Y60          LUT6 (Prop_lut6_I5_O)        0.124     7.281 f  B/u1/count[0]_i_2/O
                         net (fo=2, routed)           0.811     8.092    B/u1/count[0]_i_2_n_0
    SLICE_X5Y59          LUT2 (Prop_lut2_I0_O)        0.124     8.216 f  B/u1/count[9]_i_3/O
                         net (fo=9, routed)           0.467     8.683    B/u1/count[9]_i_3_n_0
    SLICE_X5Y60          LUT5 (Prop_lut5_I4_O)        0.124     8.807 r  B/u1/trig_i_2/O
                         net (fo=8, routed)           0.384     9.191    B/u1/next_trig
    SLICE_X4Y60          LUT5 (Prop_lut5_I4_O)        0.124     9.315 r  B/u1/trig_i_1/O
                         net (fo=1, routed)           0.339     9.654    B/u1/trig0
    SLICE_X3Y60          FDCE                                         r  B/u1/trig_reg/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=70, routed)          1.507    14.848    B/u1/clk_IBUF_BUFG
    SLICE_X3Y60          FDCE                                         r  B/u1/trig_reg/C
                         clock pessimism              0.258    15.106    
                         clock uncertainty           -0.035    15.071    
    SLICE_X3Y60          FDCE (Setup_fdce_C_CE)      -0.205    14.866    B/u1/trig_reg
  -------------------------------------------------------------------
                         required time                         14.866    
                         arrival time                          -9.654    
  -------------------------------------------------------------------
                         slack                                  5.212    

Slack (MET) :             5.230ns  (required time - arrival time)
  Source:                 B/u1/count_reg[22]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            B/u1/count_reg[19]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.742ns  (logic 1.211ns (25.538%)  route 3.531ns (74.462%))
  Logic Levels:           5  (LUT2=2 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.845ns = ( 14.845 - 10.000 ) 
    Source Clock Delay      (SCD):    5.140ns
    Clock Pessimism Removal (CPR):    0.271ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=70, routed)          1.619     5.140    B/u1/clk_IBUF_BUFG
    SLICE_X7Y62          FDCE                                         r  B/u1/count_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y62          FDCE (Prop_fdce_C_Q)         0.419     5.559 r  B/u1/count_reg[22]/Q
                         net (fo=2, routed)           0.736     6.295    B/u1/count_reg_n_0_[22]
    SLICE_X7Y60          LUT5 (Prop_lut5_I2_O)        0.296     6.591 r  B/u1/count[0]_i_4/O
                         net (fo=1, routed)           0.566     7.157    B/u1/count[0]_i_4_n_0
    SLICE_X5Y60          LUT6 (Prop_lut6_I5_O)        0.124     7.281 r  B/u1/count[0]_i_2/O
                         net (fo=2, routed)           0.811     8.092    B/u1/count[0]_i_2_n_0
    SLICE_X5Y59          LUT2 (Prop_lut2_I0_O)        0.124     8.216 r  B/u1/count[9]_i_3/O
                         net (fo=9, routed)           0.556     8.772    B/u1/count[9]_i_3_n_0
    SLICE_X5Y60          LUT6 (Prop_lut6_I5_O)        0.124     8.896 r  B/u1/count[23]_i_2/O
                         net (fo=17, routed)          0.862     9.758    B/u1/count[23]_i_2_n_0
    SLICE_X7Y61          LUT2 (Prop_lut2_I0_O)        0.124     9.882 r  B/u1/count[19]_i_1__0/O
                         net (fo=1, routed)           0.000     9.882    B/u1/count[19]_i_1__0_n_0
    SLICE_X7Y61          FDCE                                         r  B/u1/count_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=70, routed)          1.504    14.845    B/u1/clk_IBUF_BUFG
    SLICE_X7Y61          FDCE                                         r  B/u1/count_reg[19]/C
                         clock pessimism              0.271    15.116    
                         clock uncertainty           -0.035    15.081    
    SLICE_X7Y61          FDCE (Setup_fdce_C_D)        0.031    15.112    B/u1/count_reg[19]
  -------------------------------------------------------------------
                         required time                         15.112    
                         arrival time                          -9.882    
  -------------------------------------------------------------------
                         slack                                  5.230    

Slack (MET) :             5.238ns  (required time - arrival time)
  Source:                 B/u1/count_reg[22]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            B/u1/count_reg[13]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.732ns  (logic 1.211ns (25.592%)  route 3.521ns (74.408%))
  Logic Levels:           5  (LUT2=2 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.845ns = ( 14.845 - 10.000 ) 
    Source Clock Delay      (SCD):    5.140ns
    Clock Pessimism Removal (CPR):    0.271ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=70, routed)          1.619     5.140    B/u1/clk_IBUF_BUFG
    SLICE_X7Y62          FDCE                                         r  B/u1/count_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y62          FDCE (Prop_fdce_C_Q)         0.419     5.559 r  B/u1/count_reg[22]/Q
                         net (fo=2, routed)           0.736     6.295    B/u1/count_reg_n_0_[22]
    SLICE_X7Y60          LUT5 (Prop_lut5_I2_O)        0.296     6.591 r  B/u1/count[0]_i_4/O
                         net (fo=1, routed)           0.566     7.157    B/u1/count[0]_i_4_n_0
    SLICE_X5Y60          LUT6 (Prop_lut6_I5_O)        0.124     7.281 r  B/u1/count[0]_i_2/O
                         net (fo=2, routed)           0.811     8.092    B/u1/count[0]_i_2_n_0
    SLICE_X5Y59          LUT2 (Prop_lut2_I0_O)        0.124     8.216 r  B/u1/count[9]_i_3/O
                         net (fo=9, routed)           0.556     8.772    B/u1/count[9]_i_3_n_0
    SLICE_X5Y60          LUT6 (Prop_lut6_I5_O)        0.124     8.896 r  B/u1/count[23]_i_2/O
                         net (fo=17, routed)          0.852     9.748    B/u1/count[23]_i_2_n_0
    SLICE_X7Y61          LUT2 (Prop_lut2_I0_O)        0.124     9.872 r  B/u1/count[13]_i_1__0/O
                         net (fo=1, routed)           0.000     9.872    B/u1/count[13]_i_1__0_n_0
    SLICE_X7Y61          FDCE                                         r  B/u1/count_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=70, routed)          1.504    14.845    B/u1/clk_IBUF_BUFG
    SLICE_X7Y61          FDCE                                         r  B/u1/count_reg[13]/C
                         clock pessimism              0.271    15.116    
                         clock uncertainty           -0.035    15.081    
    SLICE_X7Y61          FDCE (Setup_fdce_C_D)        0.029    15.110    B/u1/count_reg[13]
  -------------------------------------------------------------------
                         required time                         15.110    
                         arrival time                          -9.872    
  -------------------------------------------------------------------
                         slack                                  5.238    

Slack (MET) :             5.244ns  (required time - arrival time)
  Source:                 B/u1/count_reg[22]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            B/u1/count_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.772ns  (logic 1.241ns (26.006%)  route 3.531ns (73.994%))
  Logic Levels:           5  (LUT2=2 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.845ns = ( 14.845 - 10.000 ) 
    Source Clock Delay      (SCD):    5.140ns
    Clock Pessimism Removal (CPR):    0.271ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=70, routed)          1.619     5.140    B/u1/clk_IBUF_BUFG
    SLICE_X7Y62          FDCE                                         r  B/u1/count_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y62          FDCE (Prop_fdce_C_Q)         0.419     5.559 r  B/u1/count_reg[22]/Q
                         net (fo=2, routed)           0.736     6.295    B/u1/count_reg_n_0_[22]
    SLICE_X7Y60          LUT5 (Prop_lut5_I2_O)        0.296     6.591 r  B/u1/count[0]_i_4/O
                         net (fo=1, routed)           0.566     7.157    B/u1/count[0]_i_4_n_0
    SLICE_X5Y60          LUT6 (Prop_lut6_I5_O)        0.124     7.281 r  B/u1/count[0]_i_2/O
                         net (fo=2, routed)           0.811     8.092    B/u1/count[0]_i_2_n_0
    SLICE_X5Y59          LUT2 (Prop_lut2_I0_O)        0.124     8.216 r  B/u1/count[9]_i_3/O
                         net (fo=9, routed)           0.556     8.772    B/u1/count[9]_i_3_n_0
    SLICE_X5Y60          LUT6 (Prop_lut6_I5_O)        0.124     8.896 r  B/u1/count[23]_i_2/O
                         net (fo=17, routed)          0.862     9.758    B/u1/count[23]_i_2_n_0
    SLICE_X7Y61          LUT2 (Prop_lut2_I0_O)        0.154     9.912 r  B/u1/count[2]_i_1__0/O
                         net (fo=1, routed)           0.000     9.912    B/u1/count[2]_i_1__0_n_0
    SLICE_X7Y61          FDCE                                         r  B/u1/count_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=70, routed)          1.504    14.845    B/u1/clk_IBUF_BUFG
    SLICE_X7Y61          FDCE                                         r  B/u1/count_reg[2]/C
                         clock pessimism              0.271    15.116    
                         clock uncertainty           -0.035    15.081    
    SLICE_X7Y61          FDCE (Setup_fdce_C_D)        0.075    15.156    B/u1/count_reg[2]
  -------------------------------------------------------------------
                         required time                         15.156    
                         arrival time                          -9.912    
  -------------------------------------------------------------------
                         slack                                  5.244    

Slack (MET) :             5.254ns  (required time - arrival time)
  Source:                 B/u1/count_reg[22]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            B/u1/count_reg[10]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.717ns  (logic 1.211ns (25.675%)  route 3.506ns (74.325%))
  Logic Levels:           5  (LUT2=2 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.846ns = ( 14.846 - 10.000 ) 
    Source Clock Delay      (SCD):    5.140ns
    Clock Pessimism Removal (CPR):    0.271ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=70, routed)          1.619     5.140    B/u1/clk_IBUF_BUFG
    SLICE_X7Y62          FDCE                                         r  B/u1/count_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y62          FDCE (Prop_fdce_C_Q)         0.419     5.559 r  B/u1/count_reg[22]/Q
                         net (fo=2, routed)           0.736     6.295    B/u1/count_reg_n_0_[22]
    SLICE_X7Y60          LUT5 (Prop_lut5_I2_O)        0.296     6.591 r  B/u1/count[0]_i_4/O
                         net (fo=1, routed)           0.566     7.157    B/u1/count[0]_i_4_n_0
    SLICE_X5Y60          LUT6 (Prop_lut6_I5_O)        0.124     7.281 r  B/u1/count[0]_i_2/O
                         net (fo=2, routed)           0.811     8.092    B/u1/count[0]_i_2_n_0
    SLICE_X5Y59          LUT2 (Prop_lut2_I0_O)        0.124     8.216 r  B/u1/count[9]_i_3/O
                         net (fo=9, routed)           0.556     8.772    B/u1/count[9]_i_3_n_0
    SLICE_X5Y60          LUT6 (Prop_lut6_I5_O)        0.124     8.896 r  B/u1/count[23]_i_2/O
                         net (fo=17, routed)          0.836     9.732    B/u1/count[23]_i_2_n_0
    SLICE_X7Y59          LUT2 (Prop_lut2_I0_O)        0.124     9.856 r  B/u1/count[10]_i_1__0/O
                         net (fo=1, routed)           0.000     9.856    B/u1/count[10]_i_1__0_n_0
    SLICE_X7Y59          FDCE                                         r  B/u1/count_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=70, routed)          1.505    14.846    B/u1/clk_IBUF_BUFG
    SLICE_X7Y59          FDCE                                         r  B/u1/count_reg[10]/C
                         clock pessimism              0.271    15.117    
                         clock uncertainty           -0.035    15.082    
    SLICE_X7Y59          FDCE (Setup_fdce_C_D)        0.029    15.111    B/u1/count_reg[10]
  -------------------------------------------------------------------
                         required time                         15.111    
                         arrival time                          -9.856    
  -------------------------------------------------------------------
                         slack                                  5.254    

Slack (MET) :             5.256ns  (required time - arrival time)
  Source:                 B/u1/count_reg[22]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            B/u1/count_reg[14]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.760ns  (logic 1.239ns (26.030%)  route 3.521ns (73.970%))
  Logic Levels:           5  (LUT2=2 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.845ns = ( 14.845 - 10.000 ) 
    Source Clock Delay      (SCD):    5.140ns
    Clock Pessimism Removal (CPR):    0.271ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=70, routed)          1.619     5.140    B/u1/clk_IBUF_BUFG
    SLICE_X7Y62          FDCE                                         r  B/u1/count_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y62          FDCE (Prop_fdce_C_Q)         0.419     5.559 r  B/u1/count_reg[22]/Q
                         net (fo=2, routed)           0.736     6.295    B/u1/count_reg_n_0_[22]
    SLICE_X7Y60          LUT5 (Prop_lut5_I2_O)        0.296     6.591 r  B/u1/count[0]_i_4/O
                         net (fo=1, routed)           0.566     7.157    B/u1/count[0]_i_4_n_0
    SLICE_X5Y60          LUT6 (Prop_lut6_I5_O)        0.124     7.281 r  B/u1/count[0]_i_2/O
                         net (fo=2, routed)           0.811     8.092    B/u1/count[0]_i_2_n_0
    SLICE_X5Y59          LUT2 (Prop_lut2_I0_O)        0.124     8.216 r  B/u1/count[9]_i_3/O
                         net (fo=9, routed)           0.556     8.772    B/u1/count[9]_i_3_n_0
    SLICE_X5Y60          LUT6 (Prop_lut6_I5_O)        0.124     8.896 r  B/u1/count[23]_i_2/O
                         net (fo=17, routed)          0.852     9.748    B/u1/count[23]_i_2_n_0
    SLICE_X7Y61          LUT2 (Prop_lut2_I0_O)        0.152     9.900 r  B/u1/count[14]_i_1__0/O
                         net (fo=1, routed)           0.000     9.900    B/u1/count[14]_i_1__0_n_0
    SLICE_X7Y61          FDCE                                         r  B/u1/count_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=70, routed)          1.504    14.845    B/u1/clk_IBUF_BUFG
    SLICE_X7Y61          FDCE                                         r  B/u1/count_reg[14]/C
                         clock pessimism              0.271    15.116    
                         clock uncertainty           -0.035    15.081    
    SLICE_X7Y61          FDCE (Setup_fdce_C_D)        0.075    15.156    B/u1/count_reg[14]
  -------------------------------------------------------------------
                         required time                         15.156    
                         arrival time                          -9.900    
  -------------------------------------------------------------------
                         slack                                  5.256    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.167ns  (arrival time - required time)
  Source:                 B/clk1/cnt_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            B/clk1/cnt_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.301ns  (logic 0.186ns (61.717%)  route 0.115ns (38.283%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.962ns
    Source Clock Delay      (SCD):    1.448ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=70, routed)          0.565     1.448    B/clk1/clk_IBUF_BUFG
    SLICE_X15Y52         FDRE                                         r  B/clk1/cnt_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y52         FDRE (Prop_fdre_C_Q)         0.141     1.589 f  B/clk1/cnt_reg[6]/Q
                         net (fo=5, routed)           0.115     1.705    B/clk1/cnt_reg[6]
    SLICE_X14Y52         LUT6 (Prop_lut6_I4_O)        0.045     1.750 r  B/clk1/cnt[0]_i_1/O
                         net (fo=1, routed)           0.000     1.750    B/clk1/cnt[0]_i_1_n_0
    SLICE_X14Y52         FDRE                                         r  B/clk1/cnt_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=70, routed)          0.834     1.962    B/clk1/clk_IBUF_BUFG
    SLICE_X14Y52         FDRE                                         r  B/clk1/cnt_reg[0]/C
                         clock pessimism             -0.501     1.461    
    SLICE_X14Y52         FDRE (Hold_fdre_C_D)         0.121     1.582    B/clk1/cnt_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.582    
                         arrival time                           1.750    
  -------------------------------------------------------------------
                         slack                                  0.167    

Slack (MET) :             0.197ns  (arrival time - required time)
  Source:                 A/m1/pwm_0/count_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            A/m1/pwm_0/PWM_reg/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.333ns  (logic 0.186ns (55.920%)  route 0.147ns (44.080%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.964ns
    Source Clock Delay      (SCD):    1.450ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=70, routed)          0.567     1.450    A/m1/pwm_0/clk_IBUF_BUFG
    SLICE_X13Y47         FDCE                                         r  A/m1/pwm_0/count_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y47         FDCE (Prop_fdce_C_Q)         0.141     1.591 f  A/m1/pwm_0/count_reg[11]/Q
                         net (fo=16, routed)          0.147     1.738    A/m1/pwm_0/count_reg[11]
    SLICE_X14Y47         LUT6 (Prop_lut6_I3_O)        0.045     1.783 r  A/m1/pwm_0/PWM_i_1__0/O
                         net (fo=1, routed)           0.000     1.783    A/m1/pwm_0/PWM_i_1__0_n_0
    SLICE_X14Y47         FDCE                                         r  A/m1/pwm_0/PWM_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=70, routed)          0.837     1.964    A/m1/pwm_0/clk_IBUF_BUFG
    SLICE_X14Y47         FDCE                                         r  A/m1/pwm_0/PWM_reg/C
                         clock pessimism             -0.498     1.466    
    SLICE_X14Y47         FDCE (Hold_fdce_C_D)         0.120     1.586    A/m1/pwm_0/PWM_reg
  -------------------------------------------------------------------
                         required time                         -1.586    
                         arrival time                           1.783    
  -------------------------------------------------------------------
                         slack                                  0.197    

Slack (MET) :             0.212ns  (arrival time - required time)
  Source:                 B/clk1/cnt_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            B/clk1/cnt_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.333ns  (logic 0.246ns (73.912%)  route 0.087ns (26.088%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.962ns
    Source Clock Delay      (SCD):    1.448ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=70, routed)          0.565     1.448    B/clk1/clk_IBUF_BUFG
    SLICE_X14Y51         FDRE                                         r  B/clk1/cnt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y51         FDRE (Prop_fdre_C_Q)         0.148     1.596 r  B/clk1/cnt_reg[2]/Q
                         net (fo=9, routed)           0.087     1.683    B/clk1/cnt_reg[2]
    SLICE_X14Y51         LUT6 (Prop_lut6_I3_O)        0.098     1.781 r  B/clk1/cnt[5]_i_3/O
                         net (fo=1, routed)           0.000     1.781    B/clk1/cnt[5]_i_3_n_0
    SLICE_X14Y51         FDRE                                         r  B/clk1/cnt_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=70, routed)          0.834     1.962    B/clk1/clk_IBUF_BUFG
    SLICE_X14Y51         FDRE                                         r  B/clk1/cnt_reg[5]/C
                         clock pessimism             -0.514     1.448    
    SLICE_X14Y51         FDRE (Hold_fdre_C_D)         0.121     1.569    B/clk1/cnt_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.569    
                         arrival time                           1.781    
  -------------------------------------------------------------------
                         slack                                  0.212    

Slack (MET) :             0.232ns  (arrival time - required time)
  Source:                 t/state_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mode_reg[0]/D
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.387ns  (logic 0.186ns (48.059%)  route 0.201ns (51.941%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.956ns
    Source Clock Delay      (SCD):    1.443ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=70, routed)          0.560     1.443    t/CLK
    SLICE_X9Y63          FDPE                                         r  t/state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y63          FDPE (Prop_fdpe_C_Q)         0.141     1.584 r  t/state_reg[0]/Q
                         net (fo=1, routed)           0.201     1.785    B/u2/Q[0]
    SLICE_X10Y63         LUT5 (Prop_lut5_I0_O)        0.045     1.830 r  B/u2/mode[0]_i_1/O
                         net (fo=1, routed)           0.000     1.830    B_n_2
    SLICE_X10Y63         FDPE                                         r  mode_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=70, routed)          0.828     1.956    clk_IBUF_BUFG
    SLICE_X10Y63         FDPE                                         r  mode_reg[0]/C
                         clock pessimism             -0.478     1.478    
    SLICE_X10Y63         FDPE (Hold_fdpe_C_D)         0.120     1.598    mode_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.598    
                         arrival time                           1.830    
  -------------------------------------------------------------------
                         slack                                  0.232    

Slack (MET) :             0.242ns  (arrival time - required time)
  Source:                 A/m0/pwm_0/count_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            A/m0/pwm_0/PWM_reg/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.376ns  (logic 0.186ns (49.528%)  route 0.190ns (50.472%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.953ns
    Source Clock Delay      (SCD):    1.441ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=70, routed)          0.558     1.441    A/m0/pwm_0/clk_IBUF_BUFG
    SLICE_X13Y67         FDCE                                         r  A/m0/pwm_0/count_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y67         FDCE (Prop_fdce_C_Q)         0.141     1.582 f  A/m0/pwm_0/count_reg[9]/Q
                         net (fo=16, routed)          0.190     1.772    A/m0/pwm_0/count_reg[9]
    SLICE_X14Y67         LUT6 (Prop_lut6_I2_O)        0.045     1.817 r  A/m0/pwm_0/PWM_i_1/O
                         net (fo=1, routed)           0.000     1.817    A/m0/pwm_0/PWM_i_1_n_0
    SLICE_X14Y67         FDCE                                         r  A/m0/pwm_0/PWM_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=70, routed)          0.825     1.953    A/m0/pwm_0/clk_IBUF_BUFG
    SLICE_X14Y67         FDCE                                         r  A/m0/pwm_0/PWM_reg/C
                         clock pessimism             -0.498     1.455    
    SLICE_X14Y67         FDCE (Hold_fdce_C_D)         0.120     1.575    A/m0/pwm_0/PWM_reg
  -------------------------------------------------------------------
                         required time                         -1.575    
                         arrival time                           1.817    
  -------------------------------------------------------------------
                         slack                                  0.242    

Slack (MET) :             0.268ns  (arrival time - required time)
  Source:                 A/m0/pwm_0/count_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            A/m0/pwm_0/count_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.373ns  (logic 0.252ns (67.585%)  route 0.121ns (32.415%))
  Logic Levels:           2  (CARRY4=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.955ns
    Source Clock Delay      (SCD):    1.443ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=70, routed)          0.560     1.443    A/m0/pwm_0/clk_IBUF_BUFG
    SLICE_X13Y65         FDCE                                         r  A/m0/pwm_0/count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y65         FDCE (Prop_fdce_C_Q)         0.141     1.584 r  A/m0/pwm_0/count_reg[2]/Q
                         net (fo=3, routed)           0.121     1.705    A/m0/pwm_0/count_reg[2]
    SLICE_X13Y65         LUT6 (Prop_lut6_I5_O)        0.045     1.750 r  A/m0/pwm_0/count[0]_i_4__0/O
                         net (fo=1, routed)           0.000     1.750    A/m0/pwm_0/count[0]_i_4__0_n_0
    SLICE_X13Y65         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.066     1.816 r  A/m0/pwm_0/count_reg[0]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.816    A/m0/pwm_0/count_reg[0]_i_1_n_5
    SLICE_X13Y65         FDCE                                         r  A/m0/pwm_0/count_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=70, routed)          0.827     1.955    A/m0/pwm_0/clk_IBUF_BUFG
    SLICE_X13Y65         FDCE                                         r  A/m0/pwm_0/count_reg[2]/C
                         clock pessimism             -0.512     1.443    
    SLICE_X13Y65         FDCE (Hold_fdce_C_D)         0.105     1.548    A/m0/pwm_0/count_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.548    
                         arrival time                           1.816    
  -------------------------------------------------------------------
                         slack                                  0.268    

Slack (MET) :             0.268ns  (arrival time - required time)
  Source:                 A/m0/pwm_0/count_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            A/m0/pwm_0/count_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.373ns  (logic 0.256ns (68.565%)  route 0.117ns (31.435%))
  Logic Levels:           2  (CARRY4=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.954ns
    Source Clock Delay      (SCD):    1.442ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=70, routed)          0.559     1.442    A/m0/pwm_0/clk_IBUF_BUFG
    SLICE_X13Y66         FDCE                                         r  A/m0/pwm_0/count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y66         FDCE (Prop_fdce_C_Q)         0.141     1.583 r  A/m0/pwm_0/count_reg[4]/Q
                         net (fo=3, routed)           0.117     1.701    A/m0/pwm_0/count_reg[4]
    SLICE_X13Y66         LUT6 (Prop_lut6_I5_O)        0.045     1.746 r  A/m0/pwm_0/count[4]_i_5/O
                         net (fo=1, routed)           0.000     1.746    A/m0/pwm_0/count[4]_i_5_n_0
    SLICE_X13Y66         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070     1.816 r  A/m0/pwm_0/count_reg[4]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.816    A/m0/pwm_0/count_reg[4]_i_1_n_7
    SLICE_X13Y66         FDCE                                         r  A/m0/pwm_0/count_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=70, routed)          0.826     1.954    A/m0/pwm_0/clk_IBUF_BUFG
    SLICE_X13Y66         FDCE                                         r  A/m0/pwm_0/count_reg[4]/C
                         clock pessimism             -0.512     1.442    
    SLICE_X13Y66         FDCE (Hold_fdce_C_D)         0.105     1.547    A/m0/pwm_0/count_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.547    
                         arrival time                           1.816    
  -------------------------------------------------------------------
                         slack                                  0.268    

Slack (MET) :             0.273ns  (arrival time - required time)
  Source:                 B/clk1/cnt_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            B/clk1/cnt_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.365ns  (logic 0.186ns (50.988%)  route 0.179ns (49.012%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.962ns
    Source Clock Delay      (SCD):    1.448ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=70, routed)          0.565     1.448    B/clk1/clk_IBUF_BUFG
    SLICE_X15Y52         FDRE                                         r  B/clk1/cnt_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y52         FDRE (Prop_fdre_C_Q)         0.141     1.589 r  B/clk1/cnt_reg[4]/Q
                         net (fo=8, routed)           0.179     1.768    B/clk1/cnt_reg[4]
    SLICE_X15Y52         LUT6 (Prop_lut6_I3_O)        0.045     1.813 r  B/clk1/cnt[4]_i_1/O
                         net (fo=1, routed)           0.000     1.813    B/clk1/cnt[4]_i_1_n_0
    SLICE_X15Y52         FDRE                                         r  B/clk1/cnt_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=70, routed)          0.834     1.962    B/clk1/clk_IBUF_BUFG
    SLICE_X15Y52         FDRE                                         r  B/clk1/cnt_reg[4]/C
                         clock pessimism             -0.514     1.448    
    SLICE_X15Y52         FDRE (Hold_fdre_C_D)         0.092     1.540    B/clk1/cnt_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.540    
                         arrival time                           1.813    
  -------------------------------------------------------------------
                         slack                                  0.273    

Slack (MET) :             0.277ns  (arrival time - required time)
  Source:                 A/m0/pwm_0/count_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            A/m0/pwm_0/count_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.382ns  (logic 0.256ns (66.989%)  route 0.126ns (33.011%))
  Logic Levels:           2  (CARRY4=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.955ns
    Source Clock Delay      (SCD):    1.443ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=70, routed)          0.560     1.443    A/m0/pwm_0/clk_IBUF_BUFG
    SLICE_X13Y65         FDCE                                         r  A/m0/pwm_0/count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y65         FDCE (Prop_fdce_C_Q)         0.141     1.584 f  A/m0/pwm_0/count_reg[0]/Q
                         net (fo=4, routed)           0.126     1.710    A/m0/pwm_0/count_reg[0]
    SLICE_X13Y65         LUT6 (Prop_lut6_I5_O)        0.045     1.755 r  A/m0/pwm_0/count[0]_i_6/O
                         net (fo=1, routed)           0.000     1.755    A/m0/pwm_0/count[0]_i_6_n_0
    SLICE_X13Y65         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070     1.825 r  A/m0/pwm_0/count_reg[0]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.825    A/m0/pwm_0/count_reg[0]_i_1_n_7
    SLICE_X13Y65         FDCE                                         r  A/m0/pwm_0/count_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=70, routed)          0.827     1.955    A/m0/pwm_0/clk_IBUF_BUFG
    SLICE_X13Y65         FDCE                                         r  A/m0/pwm_0/count_reg[0]/C
                         clock pessimism             -0.512     1.443    
    SLICE_X13Y65         FDCE (Hold_fdce_C_D)         0.105     1.548    A/m0/pwm_0/count_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.548    
                         arrival time                           1.825    
  -------------------------------------------------------------------
                         slack                                  0.277    

Slack (MET) :             0.277ns  (arrival time - required time)
  Source:                 A/m1/pwm_0/count_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            A/m1/pwm_0/count_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.382ns  (logic 0.256ns (66.985%)  route 0.126ns (33.015%))
  Logic Levels:           2  (CARRY4=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.964ns
    Source Clock Delay      (SCD):    1.450ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=70, routed)          0.567     1.450    A/m1/pwm_0/clk_IBUF_BUFG
    SLICE_X13Y47         FDCE                                         r  A/m1/pwm_0/count_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y47         FDCE (Prop_fdce_C_Q)         0.141     1.591 r  A/m1/pwm_0/count_reg[8]/Q
                         net (fo=4, routed)           0.126     1.717    A/m1/pwm_0/count_reg[8]
    SLICE_X13Y47         LUT6 (Prop_lut6_I5_O)        0.045     1.762 r  A/m1/pwm_0/count[8]_i_5__0/O
                         net (fo=1, routed)           0.000     1.762    A/m1/pwm_0/count[8]_i_5__0_n_0
    SLICE_X13Y47         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070     1.832 r  A/m1/pwm_0/count_reg[8]_i_1__0/O[0]
                         net (fo=1, routed)           0.000     1.832    A/m1/pwm_0/count_reg[8]_i_1__0_n_7
    SLICE_X13Y47         FDCE                                         r  A/m1/pwm_0/count_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=70, routed)          0.837     1.964    A/m1/pwm_0/clk_IBUF_BUFG
    SLICE_X13Y47         FDCE                                         r  A/m1/pwm_0/count_reg[8]/C
                         clock pessimism             -0.514     1.450    
    SLICE_X13Y47         FDCE (Hold_fdce_C_D)         0.105     1.555    A/m1/pwm_0/count_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.555    
                         arrival time                           1.832    
  -------------------------------------------------------------------
                         slack                                  0.277    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDPE/C   n/a            1.000         10.000      9.000      SLICE_X11Y65   A/left_motor_reg[6]/C
Min Period        n/a     FDPE/C   n/a            1.000         10.000      9.000      SLICE_X11Y62   A/left_motor_reg[7]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X11Y62   A/left_motor_reg[9]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X13Y65   A/m0/pwm_0/count_reg[0]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X13Y67   A/m0/pwm_0/count_reg[10]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X13Y67   A/m0/pwm_0/count_reg[11]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X13Y68   A/m0/pwm_0/count_reg[12]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X13Y65   A/m0/pwm_0/count_reg[1]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X13Y65   A/m0/pwm_0/count_reg[2]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X5Y59    B/u1/count_reg[0]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X7Y59    B/u1/count_reg[10]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X4Y60    B/u1/count_reg[11]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X4Y60    B/u1/count_reg[12]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X7Y59    B/u1/count_reg[1]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X7Y59    B/u1/count_reg[20]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X5Y59    B/u1/count_reg[3]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X7Y59    B/u1/count_reg[4]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X7Y59    B/u1/count_reg[5]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X5Y59    B/u1/count_reg[6]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X13Y68   A/m0/pwm_0/count_reg[12]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X13Y45   A/m1/pwm_0/count_reg[0]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X13Y45   A/m1/pwm_0/count_reg[1]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X13Y45   A/m1/pwm_0/count_reg[2]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X13Y45   A/m1/pwm_0/count_reg[3]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X13Y46   A/m1/pwm_0/count_reg[4]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X13Y46   A/m1/pwm_0/count_reg[5]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X13Y46   A/m1/pwm_0/count_reg[6]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X13Y46   A/m1/pwm_0/count_reg[7]/C
High Pulse Width  Slow    FDPE/C   n/a            0.500         5.000       4.500      SLICE_X11Y65   A/left_motor_reg[6]/C



