//lpm_mult CBX_DECLARE_ALL_CONNECTED_PORTS="OFF" DEDICATED_MULTIPLIER_CIRCUITRY="NO" DEVICE_FAMILY="Cyclone V" DSP_BLOCK_BALANCING="Auto" LPM_PIPELINE=1 LPM_REPRESENTATION="UNSIGNED" LPM_WIDTHA=14 LPM_WIDTHB=13 LPM_WIDTHP=27 LPM_WIDTHS=1 aclr clken clock dataa datab result CARRY_CHAIN="MANUAL" CARRY_CHAIN_LENGTH=48
//VERSION_BEGIN 18.1 cbx_cycloneii 2018:09:12:13:04:24:SJ cbx_lpm_add_sub 2018:09:12:13:04:24:SJ cbx_lpm_mult 2018:09:12:13:04:24:SJ cbx_mgl 2018:09:12:13:10:36:SJ cbx_nadder 2018:09:12:13:04:24:SJ cbx_padd 2018:09:12:13:04:24:SJ cbx_stratix 2018:09:12:13:04:24:SJ cbx_stratixii 2018:09:12:13:04:24:SJ cbx_util_mgl 2018:09:12:13:04:24:SJ  VERSION_END
// synthesis VERILOG_INPUT_VERSION VERILOG_2001
// altera message_off 10463



// Copyright (C) 2018  Intel Corporation. All rights reserved.
//  Your use of Intel Corporation's design tools, logic functions 
//  and other software and tools, and its AMPP partner logic 
//  functions, and any output files from any of the foregoing 
//  (including device programming or simulation files), and any 
//  associated documentation or information are expressly subject 
//  to the terms and conditions of the Intel Program License 
//  Subscription Agreement, the Intel Quartus Prime License Agreement,
//  the Intel FPGA IP License Agreement, or other applicable license
//  agreement, including, without limitation, that your use is for
//  the sole purpose of programming logic devices manufactured by
//  Intel and sold by Intel or its authorized distributors.  Please
//  refer to the applicable agreement for further details.




//adder CBX_DECLARE_ALL_CONNECTED_PORTS="OFF" DEVICE_FAMILY="Cyclone V" WIDTH=26 dataa datab datac result
//VERSION_BEGIN 18.1 cbx_mgl 2018:09:12:13:10:36:SJ cbx_stratixii 2018:09:12:13:04:24:SJ cbx_util_mgl 2018:09:12:13:04:24:SJ  VERSION_END


//adder CBX_DECLARE_ALL_CONNECTED_PORTS="OFF" DEVICE_FAMILY="Cyclone V" WIDTH=19 dataa datab datac result
//VERSION_BEGIN 18.1 cbx_mgl 2018:09:12:13:10:36:SJ cbx_stratixii 2018:09:12:13:04:24:SJ cbx_util_mgl 2018:09:12:13:04:24:SJ  VERSION_END


//adder CBX_DECLARE_ALL_CONNECTED_PORTS="OFF" DEVICE_FAMILY="Cyclone V" WIDTH=11 dataa datab datac result
//VERSION_BEGIN 18.1 cbx_mgl 2018:09:12:13:10:36:SJ cbx_stratixii 2018:09:12:13:04:24:SJ cbx_util_mgl 2018:09:12:13:04:24:SJ  VERSION_END


//lpm_add_sub CARRY_CHAIN="MANUAL" CARRY_CHAIN_LENGTH=48 CBX_DECLARE_ALL_CONNECTED_PORTS="OFF" DEVICE_FAMILY="Cyclone V" LPM_REPRESENTATION="UNSIGNED" LPM_WIDTH=15 dataa datab result
//VERSION_BEGIN 18.1 cbx_cycloneii 2018:09:12:13:04:24:SJ cbx_lpm_add_sub 2018:09:12:13:04:24:SJ cbx_mgl 2018:09:12:13:10:36:SJ cbx_nadder 2018:09:12:13:04:24:SJ cbx_stratix 2018:09:12:13:04:24:SJ cbx_stratixii 2018:09:12:13:04:24:SJ  VERSION_END


//lpm_add_sub CARRY_CHAIN="MANUAL" CARRY_CHAIN_LENGTH=48 CBX_DECLARE_ALL_CONNECTED_PORTS="OFF" DEVICE_FAMILY="Cyclone V" LPM_REPRESENTATION="UNSIGNED" LPM_WIDTH=15 dataa datab result
//VERSION_BEGIN 18.1 cbx_cycloneii 2018:09:12:13:04:24:SJ cbx_lpm_add_sub 2018:09:12:13:04:24:SJ cbx_mgl 2018:09:12:13:10:36:SJ cbx_nadder 2018:09:12:13:04:24:SJ cbx_stratix 2018:09:12:13:04:24:SJ cbx_stratixii 2018:09:12:13:04:24:SJ  VERSION_END


//lpm_add_sub CARRY_CHAIN="MANUAL" CARRY_CHAIN_LENGTH=48 CBX_DECLARE_ALL_CONNECTED_PORTS="OFF" DEVICE_FAMILY="Cyclone V" LPM_REPRESENTATION="UNSIGNED" LPM_WIDTH=15 dataa datab result
//VERSION_BEGIN 18.1 cbx_cycloneii 2018:09:12:13:04:24:SJ cbx_lpm_add_sub 2018:09:12:13:04:24:SJ cbx_mgl 2018:09:12:13:10:36:SJ cbx_nadder 2018:09:12:13:04:24:SJ cbx_stratix 2018:09:12:13:04:24:SJ cbx_stratixii 2018:09:12:13:04:24:SJ  VERSION_END


//lpm_add_sub CARRY_CHAIN="MANUAL" CARRY_CHAIN_LENGTH=48 CBX_DECLARE_ALL_CONNECTED_PORTS="OFF" DEVICE_FAMILY="Cyclone V" LPM_REPRESENTATION="UNSIGNED" LPM_WIDTH=15 dataa datab result
//VERSION_BEGIN 18.1 cbx_cycloneii 2018:09:12:13:04:24:SJ cbx_lpm_add_sub 2018:09:12:13:04:24:SJ cbx_mgl 2018:09:12:13:10:36:SJ cbx_nadder 2018:09:12:13:04:24:SJ cbx_stratix 2018:09:12:13:04:24:SJ cbx_stratixii 2018:09:12:13:04:24:SJ  VERSION_END


//lpm_add_sub CARRY_CHAIN="MANUAL" CARRY_CHAIN_LENGTH=48 CBX_DECLARE_ALL_CONNECTED_PORTS="OFF" DEVICE_FAMILY="Cyclone V" LPM_REPRESENTATION="UNSIGNED" LPM_WIDTH=15 dataa datab result
//VERSION_BEGIN 18.1 cbx_cycloneii 2018:09:12:13:04:24:SJ cbx_lpm_add_sub 2018:09:12:13:04:24:SJ cbx_mgl 2018:09:12:13:10:36:SJ cbx_nadder 2018:09:12:13:04:24:SJ cbx_stratix 2018:09:12:13:04:24:SJ cbx_stratixii 2018:09:12:13:04:24:SJ  VERSION_END


//lpm_add_sub CARRY_CHAIN="MANUAL" CARRY_CHAIN_LENGTH=48 CBX_DECLARE_ALL_CONNECTED_PORTS="OFF" DEVICE_FAMILY="Cyclone V" LPM_REPRESENTATION="UNSIGNED" LPM_WIDTH=15 dataa datab result
//VERSION_BEGIN 18.1 cbx_cycloneii 2018:09:12:13:04:24:SJ cbx_lpm_add_sub 2018:09:12:13:04:24:SJ cbx_mgl 2018:09:12:13:10:36:SJ cbx_nadder 2018:09:12:13:04:24:SJ cbx_stratix 2018:09:12:13:04:24:SJ cbx_stratixii 2018:09:12:13:04:24:SJ  VERSION_END

//synthesis_resources = lut 202 reg 71 
//synopsys translate_off
`timescale 1 ps / 1 ps
//synopsys translate_on
module  mult_b8t
	( 
	aclr,
	clken,
	clock,
	dataa,
	datab,
	result) /* synthesis synthesis_clearbox=1 */;
	input   aclr;
	input   clken;
	input   clock;
	input   [13:0]  dataa;
	input   [12:0]  datab;
	output   [26:0]  result;
`ifndef ALTERA_RESERVED_QIS
// synopsys translate_off
`endif
	tri0   aclr;
	tri1   clken;
	tri0   clock;
`ifndef ALTERA_RESERVED_QIS
// synopsys translate_on
`endif

	wire	[25:0]	wire_add73_result;
	wire	[18:0]	wire_add78_result;
	wire	[10:0]	wire_add83_result;
	(* ALTERA_ATTRIBUTE = {"POWER_UP_LEVEL=LOW"} *)
	reg	dffe10;
	(* ALTERA_ATTRIBUTE = {"POWER_UP_LEVEL=LOW"} *)
	reg	dffe11;
	(* ALTERA_ATTRIBUTE = {"POWER_UP_LEVEL=LOW"} *)
	reg	dffe12;
	(* ALTERA_ATTRIBUTE = {"POWER_UP_LEVEL=LOW"} *)
	reg	dffe13;
	(* ALTERA_ATTRIBUTE = {"POWER_UP_LEVEL=LOW"} *)
	reg	dffe14;
	(* ALTERA_ATTRIBUTE = {"POWER_UP_LEVEL=LOW"} *)
	reg	dffe15;
	(* ALTERA_ATTRIBUTE = {"POWER_UP_LEVEL=LOW"} *)
	reg	dffe16;
	(* ALTERA_ATTRIBUTE = {"POWER_UP_LEVEL=LOW"} *)
	reg	dffe17;
	(* ALTERA_ATTRIBUTE = {"POWER_UP_LEVEL=LOW"} *)
	reg	dffe18;
	(* ALTERA_ATTRIBUTE = {"POWER_UP_LEVEL=LOW"} *)
	reg	dffe19;
	(* ALTERA_ATTRIBUTE = {"POWER_UP_LEVEL=LOW"} *)
	reg	dffe2;
	(* ALTERA_ATTRIBUTE = {"POWER_UP_LEVEL=LOW"} *)
	reg	dffe20;
	(* ALTERA_ATTRIBUTE = {"POWER_UP_LEVEL=LOW"} *)
	reg	dffe21;
	(* ALTERA_ATTRIBUTE = {"POWER_UP_LEVEL=LOW"} *)
	reg	dffe22;
	(* ALTERA_ATTRIBUTE = {"POWER_UP_LEVEL=LOW"} *)
	reg	dffe23;
	(* ALTERA_ATTRIBUTE = {"POWER_UP_LEVEL=LOW"} *)
	reg	dffe24;
	(* ALTERA_ATTRIBUTE = {"POWER_UP_LEVEL=LOW"} *)
	reg	dffe25;
	(* ALTERA_ATTRIBUTE = {"POWER_UP_LEVEL=LOW"} *)
	reg	dffe26;
	(* ALTERA_ATTRIBUTE = {"POWER_UP_LEVEL=LOW"} *)
	reg	dffe27;
	(* ALTERA_ATTRIBUTE = {"POWER_UP_LEVEL=LOW"} *)
	reg	dffe28;
	(* ALTERA_ATTRIBUTE = {"POWER_UP_LEVEL=LOW"} *)
	reg	dffe29;
	(* ALTERA_ATTRIBUTE = {"POWER_UP_LEVEL=LOW"} *)
	reg	dffe3;
	(* ALTERA_ATTRIBUTE = {"POWER_UP_LEVEL=LOW"} *)
	reg	dffe30;
	(* ALTERA_ATTRIBUTE = {"POWER_UP_LEVEL=LOW"} *)
	reg	dffe31;
	(* ALTERA_ATTRIBUTE = {"POWER_UP_LEVEL=LOW"} *)
	reg	dffe32;
	(* ALTERA_ATTRIBUTE = {"POWER_UP_LEVEL=LOW"} *)
	reg	dffe33;
	(* ALTERA_ATTRIBUTE = {"POWER_UP_LEVEL=LOW"} *)
	reg	dffe34;
	(* ALTERA_ATTRIBUTE = {"POWER_UP_LEVEL=LOW"} *)
	reg	dffe35;
	(* ALTERA_ATTRIBUTE = {"POWER_UP_LEVEL=LOW"} *)
	reg	dffe36;
	(* ALTERA_ATTRIBUTE = {"POWER_UP_LEVEL=LOW"} *)
	reg	dffe37;
	(* ALTERA_ATTRIBUTE = {"POWER_UP_LEVEL=LOW"} *)
	reg	dffe38;
	(* ALTERA_ATTRIBUTE = {"POWER_UP_LEVEL=LOW"} *)
	reg	dffe39;
	(* ALTERA_ATTRIBUTE = {"POWER_UP_LEVEL=LOW"} *)
	reg	dffe4;
	(* ALTERA_ATTRIBUTE = {"POWER_UP_LEVEL=LOW"} *)
	reg	dffe40;
	(* ALTERA_ATTRIBUTE = {"POWER_UP_LEVEL=LOW"} *)
	reg	dffe41;
	(* ALTERA_ATTRIBUTE = {"POWER_UP_LEVEL=LOW"} *)
	reg	dffe42;
	(* ALTERA_ATTRIBUTE = {"POWER_UP_LEVEL=LOW"} *)
	reg	dffe43;
	(* ALTERA_ATTRIBUTE = {"POWER_UP_LEVEL=LOW"} *)
	reg	dffe44;
	(* ALTERA_ATTRIBUTE = {"POWER_UP_LEVEL=LOW"} *)
	reg	dffe45;
	(* ALTERA_ATTRIBUTE = {"POWER_UP_LEVEL=LOW"} *)
	reg	dffe46;
	(* ALTERA_ATTRIBUTE = {"POWER_UP_LEVEL=LOW"} *)
	reg	dffe47;
	(* ALTERA_ATTRIBUTE = {"POWER_UP_LEVEL=LOW"} *)
	reg	dffe48;
	(* ALTERA_ATTRIBUTE = {"POWER_UP_LEVEL=LOW"} *)
	reg	dffe49;
	(* ALTERA_ATTRIBUTE = {"POWER_UP_LEVEL=LOW"} *)
	reg	dffe5;
	(* ALTERA_ATTRIBUTE = {"POWER_UP_LEVEL=LOW"} *)
	reg	dffe50;
	(* ALTERA_ATTRIBUTE = {"POWER_UP_LEVEL=LOW"} *)
	reg	dffe51;
	(* ALTERA_ATTRIBUTE = {"POWER_UP_LEVEL=LOW"} *)
	reg	dffe52;
	(* ALTERA_ATTRIBUTE = {"POWER_UP_LEVEL=LOW"} *)
	reg	dffe53;
	(* ALTERA_ATTRIBUTE = {"POWER_UP_LEVEL=LOW"} *)
	reg	dffe54;
	(* ALTERA_ATTRIBUTE = {"POWER_UP_LEVEL=LOW"} *)
	reg	dffe55;
	(* ALTERA_ATTRIBUTE = {"POWER_UP_LEVEL=LOW"} *)
	reg	dffe56;
	(* ALTERA_ATTRIBUTE = {"POWER_UP_LEVEL=LOW"} *)
	reg	dffe57;
	(* ALTERA_ATTRIBUTE = {"POWER_UP_LEVEL=LOW"} *)
	reg	dffe58;
	(* ALTERA_ATTRIBUTE = {"POWER_UP_LEVEL=LOW"} *)
	reg	dffe59;
	(* ALTERA_ATTRIBUTE = {"POWER_UP_LEVEL=LOW"} *)
	reg	dffe6;
	(* ALTERA_ATTRIBUTE = {"POWER_UP_LEVEL=LOW"} *)
	reg	dffe60;
	(* ALTERA_ATTRIBUTE = {"POWER_UP_LEVEL=LOW"} *)
	reg	dffe61;
	(* ALTERA_ATTRIBUTE = {"POWER_UP_LEVEL=LOW"} *)
	reg	dffe62;
	(* ALTERA_ATTRIBUTE = {"POWER_UP_LEVEL=LOW"} *)
	reg	dffe63;
	(* ALTERA_ATTRIBUTE = {"POWER_UP_LEVEL=LOW"} *)
	reg	dffe64;
	(* ALTERA_ATTRIBUTE = {"POWER_UP_LEVEL=LOW"} *)
	reg	dffe65;
	(* ALTERA_ATTRIBUTE = {"POWER_UP_LEVEL=LOW"} *)
	reg	dffe66;
	(* ALTERA_ATTRIBUTE = {"POWER_UP_LEVEL=LOW"} *)
	reg	dffe67;
	(* ALTERA_ATTRIBUTE = {"POWER_UP_LEVEL=LOW"} *)
	reg	dffe68;
	(* ALTERA_ATTRIBUTE = {"POWER_UP_LEVEL=LOW"} *)
	reg	dffe69;
	(* ALTERA_ATTRIBUTE = {"POWER_UP_LEVEL=LOW"} *)
	reg	dffe7;
	(* ALTERA_ATTRIBUTE = {"POWER_UP_LEVEL=LOW"} *)
	reg	dffe70;
	(* ALTERA_ATTRIBUTE = {"POWER_UP_LEVEL=LOW"} *)
	reg	dffe71;
	(* ALTERA_ATTRIBUTE = {"POWER_UP_LEVEL=LOW"} *)
	reg	dffe72;
	(* ALTERA_ATTRIBUTE = {"POWER_UP_LEVEL=LOW"} *)
	reg	dffe8;
	(* ALTERA_ATTRIBUTE = {"POWER_UP_LEVEL=LOW"} *)
	reg	dffe9;
	wire	[14:0]	wire_sum_adder1aa_0dataa;
	wire	[14:0]	wire_sum_adder1aa_0datab;
	wire	[14:0]	wire_sum_adder1aa_0result;
	wire	[14:0]	wire_sum_adder1aa_1dataa;
	wire	[14:0]	wire_sum_adder1aa_1datab;
	wire	[14:0]	wire_sum_adder1aa_1result;
	wire	[14:0]	wire_sum_adder1aa_2dataa;
	wire	[14:0]	wire_sum_adder1aa_2datab;
	wire	[14:0]	wire_sum_adder1aa_2result;
	wire	[14:0]	wire_sum_adder1aa_3dataa;
	wire	[14:0]	wire_sum_adder1aa_3datab;
	wire	[14:0]	wire_sum_adder1aa_3result;
	wire	[14:0]	wire_sum_adder1aa_4dataa;
	wire	[14:0]	wire_sum_adder1aa_4datab;
	wire	[14:0]	wire_sum_adder1aa_4result;
	wire	[14:0]	wire_sum_adder1aa_5dataa;
	wire	[14:0]	wire_sum_adder1aa_5datab;
	wire	[14:0]	wire_sum_adder1aa_5result;
	wire  [25:0]   wire_sft74a_in;
	wire  [25:0]   wire_sft74a_out;
	wire  [25:0]   wire_sft75a_in;
	wire  [25:0]   wire_sft75a_out;
	wire  [25:0]   wire_sft76a_in;
	wire  [25:0]   wire_sft76a_out;
	wire  [25:0]   wire_sft77a_in;
	wire  [25:0]   wire_sft77a_out;
	wire  [18:0]   wire_sft79a_in;
	wire  [18:0]   wire_sft79a_out;
	wire  [18:0]   wire_sft80a_in;
	wire  [18:0]   wire_sft80a_out;
	wire  [18:0]   wire_sft81a_in;
	wire  [18:0]   wire_sft81a_out;
	wire  [18:0]   wire_sft82a_in;
	wire  [18:0]   wire_sft82a_out;
	wire  [10:0]   wire_sft84a_in;
	wire  [10:0]   wire_sft84a_out;
	wire  [10:0]   wire_sft85a_in;
	wire  [10:0]   wire_sft85a_out;
	wire  [10:0]   wire_sft86a_in;
	wire  [10:0]   wire_sft86a_out;
	wire  [10:0]   wire_sft87a_in;
	wire  [10:0]   wire_sft87a_out;
	wire  [13:0]  dataa_node;
	wire  [12:0]  datab_node;
	wire  [26:0]  final_result_node;
	wire  w318w;
	wire  [27:0]  w538w;
	wire  [181:0]  w_decoder_node9w;
	wire  [12:0]  w_le_datab_node8w;
	wire  [13:0]  w_lone_sum_node11w;
	wire  [95:0]  w_sum_node10w;

	assign
		wire_add73_result = wire_sft74a_out + wire_sft75a_out + wire_sft76a_out;
	assign
		wire_add78_result = wire_sft79a_out + wire_sft80a_out + wire_sft81a_out;
	assign
		wire_add83_result = wire_sft84a_out + wire_sft85a_out + wire_sft86a_out;
	// synopsys translate_off
	initial
		dffe10 = 0;
	// synopsys translate_on
	always @ ( posedge clock or  posedge aclr)
		if (aclr == 1'b1) dffe10 <= 1'b0;
		else if  (clken == 1'b1)   dffe10 <= w_sum_node10w[32];
	// synopsys translate_off
	initial
		dffe11 = 0;
	// synopsys translate_on
	always @ ( posedge clock or  posedge aclr)
		if (aclr == 1'b1) dffe11 <= 1'b0;
		else if  (clken == 1'b1)   dffe11 <= w_sum_node10w[5];
	// synopsys translate_off
	initial
		dffe12 = 0;
	// synopsys translate_on
	always @ ( posedge clock or  posedge aclr)
		if (aclr == 1'b1) dffe12 <= 1'b0;
		else if  (clken == 1'b1)   dffe12 <= w_sum_node10w[19];
	// synopsys translate_off
	initial
		dffe13 = 0;
	// synopsys translate_on
	always @ ( posedge clock or  posedge aclr)
		if (aclr == 1'b1) dffe13 <= 1'b0;
		else if  (clken == 1'b1)   dffe13 <= w_sum_node10w[33];
	// synopsys translate_off
	initial
		dffe14 = 0;
	// synopsys translate_on
	always @ ( posedge clock or  posedge aclr)
		if (aclr == 1'b1) dffe14 <= 1'b0;
		else if  (clken == 1'b1)   dffe14 <= w_sum_node10w[6];
	// synopsys translate_off
	initial
		dffe15 = 0;
	// synopsys translate_on
	always @ ( posedge clock or  posedge aclr)
		if (aclr == 1'b1) dffe15 <= 1'b0;
		else if  (clken == 1'b1)   dffe15 <= w_sum_node10w[20];
	// synopsys translate_off
	initial
		dffe16 = 0;
	// synopsys translate_on
	always @ ( posedge clock or  posedge aclr)
		if (aclr == 1'b1) dffe16 <= 1'b0;
		else if  (clken == 1'b1)   dffe16 <= wire_sft82a_out[0];
	// synopsys translate_off
	initial
		dffe17 = 0;
	// synopsys translate_on
	always @ ( posedge clock or  posedge aclr)
		if (aclr == 1'b1) dffe17 <= 1'b0;
		else if  (clken == 1'b1)   dffe17 <= w_sum_node10w[7];
	// synopsys translate_off
	initial
		dffe18 = 0;
	// synopsys translate_on
	always @ ( posedge clock or  posedge aclr)
		if (aclr == 1'b1) dffe18 <= 1'b0;
		else if  (clken == 1'b1)   dffe18 <= w_sum_node10w[21];
	// synopsys translate_off
	initial
		dffe19 = 0;
	// synopsys translate_on
	always @ ( posedge clock or  posedge aclr)
		if (aclr == 1'b1) dffe19 <= 1'b0;
		else if  (clken == 1'b1)   dffe19 <= wire_sft82a_out[1];
	// synopsys translate_off
	initial
		dffe2 = 0;
	// synopsys translate_on
	always @ ( posedge clock or  posedge aclr)
		if (aclr == 1'b1) dffe2 <= 1'b0;
		else if  (clken == 1'b1)   dffe2 <= w_sum_node10w[0];
	// synopsys translate_off
	initial
		dffe20 = 0;
	// synopsys translate_on
	always @ ( posedge clock or  posedge aclr)
		if (aclr == 1'b1) dffe20 <= 1'b0;
		else if  (clken == 1'b1)   dffe20 <= w_sum_node10w[8];
	// synopsys translate_off
	initial
		dffe21 = 0;
	// synopsys translate_on
	always @ ( posedge clock or  posedge aclr)
		if (aclr == 1'b1) dffe21 <= 1'b0;
		else if  (clken == 1'b1)   dffe21 <= w_sum_node10w[22];
	// synopsys translate_off
	initial
		dffe22 = 0;
	// synopsys translate_on
	always @ ( posedge clock or  posedge aclr)
		if (aclr == 1'b1) dffe22 <= 1'b0;
		else if  (clken == 1'b1)   dffe22 <= wire_sft82a_out[2];
	// synopsys translate_off
	initial
		dffe23 = 0;
	// synopsys translate_on
	always @ ( posedge clock or  posedge aclr)
		if (aclr == 1'b1) dffe23 <= 1'b0;
		else if  (clken == 1'b1)   dffe23 <= w_sum_node10w[9];
	// synopsys translate_off
	initial
		dffe24 = 0;
	// synopsys translate_on
	always @ ( posedge clock or  posedge aclr)
		if (aclr == 1'b1) dffe24 <= 1'b0;
		else if  (clken == 1'b1)   dffe24 <= w_sum_node10w[23];
	// synopsys translate_off
	initial
		dffe25 = 0;
	// synopsys translate_on
	always @ ( posedge clock or  posedge aclr)
		if (aclr == 1'b1) dffe25 <= 1'b0;
		else if  (clken == 1'b1)   dffe25 <= wire_sft82a_out[3];
	// synopsys translate_off
	initial
		dffe26 = 0;
	// synopsys translate_on
	always @ ( posedge clock or  posedge aclr)
		if (aclr == 1'b1) dffe26 <= 1'b0;
		else if  (clken == 1'b1)   dffe26 <= w_sum_node10w[10];
	// synopsys translate_off
	initial
		dffe27 = 0;
	// synopsys translate_on
	always @ ( posedge clock or  posedge aclr)
		if (aclr == 1'b1) dffe27 <= 1'b0;
		else if  (clken == 1'b1)   dffe27 <= wire_sft82a_out[4];
	// synopsys translate_off
	initial
		dffe28 = 0;
	// synopsys translate_on
	always @ ( posedge clock or  posedge aclr)
		if (aclr == 1'b1) dffe28 <= 1'b0;
		else if  (clken == 1'b1)   dffe28 <= wire_sft87a_out[0];
	// synopsys translate_off
	initial
		dffe29 = 0;
	// synopsys translate_on
	always @ ( posedge clock or  posedge aclr)
		if (aclr == 1'b1) dffe29 <= 1'b0;
		else if  (clken == 1'b1)   dffe29 <= w_sum_node10w[11];
	// synopsys translate_off
	initial
		dffe3 = 0;
	// synopsys translate_on
	always @ ( posedge clock or  posedge aclr)
		if (aclr == 1'b1) dffe3 <= 1'b0;
		else if  (clken == 1'b1)   dffe3 <= w_sum_node10w[1];
	// synopsys translate_off
	initial
		dffe30 = 0;
	// synopsys translate_on
	always @ ( posedge clock or  posedge aclr)
		if (aclr == 1'b1) dffe30 <= 1'b0;
		else if  (clken == 1'b1)   dffe30 <= wire_sft82a_out[5];
	// synopsys translate_off
	initial
		dffe31 = 0;
	// synopsys translate_on
	always @ ( posedge clock or  posedge aclr)
		if (aclr == 1'b1) dffe31 <= 1'b0;
		else if  (clken == 1'b1)   dffe31 <= wire_sft87a_out[1];
	// synopsys translate_off
	initial
		dffe32 = 0;
	// synopsys translate_on
	always @ ( posedge clock or  posedge aclr)
		if (aclr == 1'b1) dffe32 <= 1'b0;
		else if  (clken == 1'b1)   dffe32 <= w_sum_node10w[12];
	// synopsys translate_off
	initial
		dffe33 = 0;
	// synopsys translate_on
	always @ ( posedge clock or  posedge aclr)
		if (aclr == 1'b1) dffe33 <= 1'b0;
		else if  (clken == 1'b1)   dffe33 <= wire_sft82a_out[6];
	// synopsys translate_off
	initial
		dffe34 = 0;
	// synopsys translate_on
	always @ ( posedge clock or  posedge aclr)
		if (aclr == 1'b1) dffe34 <= 1'b0;
		else if  (clken == 1'b1)   dffe34 <= wire_sft87a_out[2];
	// synopsys translate_off
	initial
		dffe35 = 0;
	// synopsys translate_on
	always @ ( posedge clock or  posedge aclr)
		if (aclr == 1'b1) dffe35 <= 1'b0;
		else if  (clken == 1'b1)   dffe35 <= w_sum_node10w[13];
	// synopsys translate_off
	initial
		dffe36 = 0;
	// synopsys translate_on
	always @ ( posedge clock or  posedge aclr)
		if (aclr == 1'b1) dffe36 <= 1'b0;
		else if  (clken == 1'b1)   dffe36 <= wire_sft82a_out[7];
	// synopsys translate_off
	initial
		dffe37 = 0;
	// synopsys translate_on
	always @ ( posedge clock or  posedge aclr)
		if (aclr == 1'b1) dffe37 <= 1'b0;
		else if  (clken == 1'b1)   dffe37 <= wire_sft87a_out[3];
	// synopsys translate_off
	initial
		dffe38 = 0;
	// synopsys translate_on
	always @ ( posedge clock or  posedge aclr)
		if (aclr == 1'b1) dffe38 <= 1'b0;
		else if  (clken == 1'b1)   dffe38 <= w_sum_node10w[14];
	// synopsys translate_off
	initial
		dffe39 = 0;
	// synopsys translate_on
	always @ ( posedge clock or  posedge aclr)
		if (aclr == 1'b1) dffe39 <= 1'b0;
		else if  (clken == 1'b1)   dffe39 <= wire_sft82a_out[8];
	// synopsys translate_off
	initial
		dffe4 = 0;
	// synopsys translate_on
	always @ ( posedge clock or  posedge aclr)
		if (aclr == 1'b1) dffe4 <= 1'b0;
		else if  (clken == 1'b1)   dffe4 <= w_sum_node10w[2];
	// synopsys translate_off
	initial
		dffe40 = 0;
	// synopsys translate_on
	always @ ( posedge clock or  posedge aclr)
		if (aclr == 1'b1) dffe40 <= 1'b0;
		else if  (clken == 1'b1)   dffe40 <= wire_sft87a_out[4];
	// synopsys translate_off
	initial
		dffe41 = 0;
	// synopsys translate_on
	always @ ( posedge clock or  posedge aclr)
		if (aclr == 1'b1) dffe41 <= 1'b0;
		else if  (clken == 1'b1)   dffe41 <= w_sum_node10w[15];
	// synopsys translate_off
	initial
		dffe42 = 0;
	// synopsys translate_on
	always @ ( posedge clock or  posedge aclr)
		if (aclr == 1'b1) dffe42 <= 1'b0;
		else if  (clken == 1'b1)   dffe42 <= wire_sft82a_out[9];
	// synopsys translate_off
	initial
		dffe43 = 0;
	// synopsys translate_on
	always @ ( posedge clock or  posedge aclr)
		if (aclr == 1'b1) dffe43 <= 1'b0;
		else if  (clken == 1'b1)   dffe43 <= wire_sft87a_out[5];
	// synopsys translate_off
	initial
		dffe44 = 0;
	// synopsys translate_on
	always @ ( posedge clock or  posedge aclr)
		if (aclr == 1'b1) dffe44 <= 1'b0;
		else if  (clken == 1'b1)   dffe44 <= w_sum_node10w[30];
	// synopsys translate_off
	initial
		dffe45 = 0;
	// synopsys translate_on
	always @ ( posedge clock or  posedge aclr)
		if (aclr == 1'b1) dffe45 <= 1'b0;
		else if  (clken == 1'b1)   dffe45 <= wire_sft82a_out[10];
	// synopsys translate_off
	initial
		dffe46 = 0;
	// synopsys translate_on
	always @ ( posedge clock or  posedge aclr)
		if (aclr == 1'b1) dffe46 <= 1'b0;
		else if  (clken == 1'b1)   dffe46 <= wire_sft87a_out[6];
	// synopsys translate_off
	initial
		dffe47 = 0;
	// synopsys translate_on
	always @ ( posedge clock or  posedge aclr)
		if (aclr == 1'b1) dffe47 <= 1'b0;
		else if  (clken == 1'b1)   dffe47 <= w_sum_node10w[31];
	// synopsys translate_off
	initial
		dffe48 = 0;
	// synopsys translate_on
	always @ ( posedge clock or  posedge aclr)
		if (aclr == 1'b1) dffe48 <= 1'b0;
		else if  (clken == 1'b1)   dffe48 <= wire_sft82a_out[11];
	// synopsys translate_off
	initial
		dffe49 = 0;
	// synopsys translate_on
	always @ ( posedge clock or  posedge aclr)
		if (aclr == 1'b1) dffe49 <= 1'b0;
		else if  (clken == 1'b1)   dffe49 <= wire_sft87a_out[7];
	// synopsys translate_off
	initial
		dffe5 = 0;
	// synopsys translate_on
	always @ ( posedge clock or  posedge aclr)
		if (aclr == 1'b1) dffe5 <= 1'b0;
		else if  (clken == 1'b1)   dffe5 <= w_sum_node10w[16];
	// synopsys translate_off
	initial
		dffe50 = 0;
	// synopsys translate_on
	always @ ( posedge clock or  posedge aclr)
		if (aclr == 1'b1) dffe50 <= 1'b0;
		else if  (clken == 1'b1)   dffe50 <= w_sum_node10w[60];
	// synopsys translate_off
	initial
		dffe51 = 0;
	// synopsys translate_on
	always @ ( posedge clock or  posedge aclr)
		if (aclr == 1'b1) dffe51 <= 1'b0;
		else if  (clken == 1'b1)   dffe51 <= wire_sft82a_out[12];
	// synopsys translate_off
	initial
		dffe52 = 0;
	// synopsys translate_on
	always @ ( posedge clock or  posedge aclr)
		if (aclr == 1'b1) dffe52 <= 1'b0;
		else if  (clken == 1'b1)   dffe52 <= wire_sft87a_out[8];
	// synopsys translate_off
	initial
		dffe53 = 0;
	// synopsys translate_on
	always @ ( posedge clock or  posedge aclr)
		if (aclr == 1'b1) dffe53 <= 1'b0;
		else if  (clken == 1'b1)   dffe53 <= w_sum_node10w[61];
	// synopsys translate_off
	initial
		dffe54 = 0;
	// synopsys translate_on
	always @ ( posedge clock or  posedge aclr)
		if (aclr == 1'b1) dffe54 <= 1'b0;
		else if  (clken == 1'b1)   dffe54 <= wire_sft82a_out[13];
	// synopsys translate_off
	initial
		dffe55 = 0;
	// synopsys translate_on
	always @ ( posedge clock or  posedge aclr)
		if (aclr == 1'b1) dffe55 <= 1'b0;
		else if  (clken == 1'b1)   dffe55 <= wire_sft87a_out[9];
	// synopsys translate_off
	initial
		dffe56 = 0;
	// synopsys translate_on
	always @ ( posedge clock or  posedge aclr)
		if (aclr == 1'b1) dffe56 <= 1'b0;
		else if  (clken == 1'b1)   dffe56 <= w_sum_node10w[76];
	// synopsys translate_off
	initial
		dffe57 = 0;
	// synopsys translate_on
	always @ ( posedge clock or  posedge aclr)
		if (aclr == 1'b1) dffe57 <= 1'b0;
		else if  (clken == 1'b1)   dffe57 <= wire_sft82a_out[14];
	// synopsys translate_off
	initial
		dffe58 = 0;
	// synopsys translate_on
	always @ ( posedge clock or  posedge aclr)
		if (aclr == 1'b1) dffe58 <= 1'b0;
		else if  (clken == 1'b1)   dffe58 <= wire_sft87a_out[10];
	// synopsys translate_off
	initial
		dffe59 = 0;
	// synopsys translate_on
	always @ ( posedge clock or  posedge aclr)
		if (aclr == 1'b1) dffe59 <= 1'b0;
		else if  (clken == 1'b1)   dffe59 <= w_sum_node10w[63];
	// synopsys translate_off
	initial
		dffe6 = 0;
	// synopsys translate_on
	always @ ( posedge clock or  posedge aclr)
		if (aclr == 1'b1) dffe6 <= 1'b0;
		else if  (clken == 1'b1)   dffe6 <= w_sum_node10w[3];
	// synopsys translate_off
	initial
		dffe60 = 0;
	// synopsys translate_on
	always @ ( posedge clock or  posedge aclr)
		if (aclr == 1'b1) dffe60 <= 1'b0;
		else if  (clken == 1'b1)   dffe60 <= w_sum_node10w[77];
	// synopsys translate_off
	initial
		dffe61 = 0;
	// synopsys translate_on
	always @ ( posedge clock or  posedge aclr)
		if (aclr == 1'b1) dffe61 <= 1'b0;
		else if  (clken == 1'b1)   dffe61 <= wire_sft82a_out[15];
	// synopsys translate_off
	initial
		dffe62 = 0;
	// synopsys translate_on
	always @ ( posedge clock or  posedge aclr)
		if (aclr == 1'b1) dffe62 <= 1'b0;
		else if  (clken == 1'b1)   dffe62 <= w_lone_sum_node11w[10];
	// synopsys translate_off
	initial
		dffe63 = 0;
	// synopsys translate_on
	always @ ( posedge clock or  posedge aclr)
		if (aclr == 1'b1) dffe63 <= 1'b0;
		else if  (clken == 1'b1)   dffe63 <= w_sum_node10w[92];
	// synopsys translate_off
	initial
		dffe64 = 0;
	// synopsys translate_on
	always @ ( posedge clock or  posedge aclr)
		if (aclr == 1'b1) dffe64 <= 1'b0;
		else if  (clken == 1'b1)   dffe64 <= wire_sft82a_out[16];
	// synopsys translate_off
	initial
		dffe65 = 0;
	// synopsys translate_on
	always @ ( posedge clock or  posedge aclr)
		if (aclr == 1'b1) dffe65 <= 1'b0;
		else if  (clken == 1'b1)   dffe65 <= w_lone_sum_node11w[11];
	// synopsys translate_off
	initial
		dffe66 = 0;
	// synopsys translate_on
	always @ ( posedge clock or  posedge aclr)
		if (aclr == 1'b1) dffe66 <= 1'b0;
		else if  (clken == 1'b1)   dffe66 <= w_sum_node10w[93];
	// synopsys translate_off
	initial
		dffe67 = 0;
	// synopsys translate_on
	always @ ( posedge clock or  posedge aclr)
		if (aclr == 1'b1) dffe67 <= 1'b0;
		else if  (clken == 1'b1)   dffe67 <= wire_sft82a_out[17];
	// synopsys translate_off
	initial
		dffe68 = 0;
	// synopsys translate_on
	always @ ( posedge clock or  posedge aclr)
		if (aclr == 1'b1) dffe68 <= 1'b0;
		else if  (clken == 1'b1)   dffe68 <= w_sum_node10w[94];
	// synopsys translate_off
	initial
		dffe69 = 0;
	// synopsys translate_on
	always @ ( posedge clock or  posedge aclr)
		if (aclr == 1'b1) dffe69 <= 1'b0;
		else if  (clken == 1'b1)   dffe69 <= w_lone_sum_node11w[12];
	// synopsys translate_off
	initial
		dffe7 = 0;
	// synopsys translate_on
	always @ ( posedge clock or  posedge aclr)
		if (aclr == 1'b1) dffe7 <= 1'b0;
		else if  (clken == 1'b1)   dffe7 <= w_sum_node10w[17];
	// synopsys translate_off
	initial
		dffe70 = 0;
	// synopsys translate_on
	always @ ( posedge clock or  posedge aclr)
		if (aclr == 1'b1) dffe70 <= 1'b0;
		else if  (clken == 1'b1)   dffe70 <= wire_sft82a_out[18];
	// synopsys translate_off
	initial
		dffe71 = 0;
	// synopsys translate_on
	always @ ( posedge clock or  posedge aclr)
		if (aclr == 1'b1) dffe71 <= 1'b0;
		else if  (clken == 1'b1)   dffe71 <= w_sum_node10w[95];
	// synopsys translate_off
	initial
		dffe72 = 0;
	// synopsys translate_on
	always @ ( posedge clock or  posedge aclr)
		if (aclr == 1'b1) dffe72 <= 1'b0;
		else if  (clken == 1'b1)   dffe72 <= w_lone_sum_node11w[13];
	// synopsys translate_off
	initial
		dffe8 = 0;
	// synopsys translate_on
	always @ ( posedge clock or  posedge aclr)
		if (aclr == 1'b1) dffe8 <= 1'b0;
		else if  (clken == 1'b1)   dffe8 <= w_sum_node10w[4];
	// synopsys translate_off
	initial
		dffe9 = 0;
	// synopsys translate_on
	always @ ( posedge clock or  posedge aclr)
		if (aclr == 1'b1) dffe9 <= 1'b0;
		else if  (clken == 1'b1)   dffe9 <= w_sum_node10w[18];
	assign
		wire_sum_adder1aa_0result = wire_sum_adder1aa_0dataa + wire_sum_adder1aa_0datab;
	assign
		wire_sum_adder1aa_0dataa = {1'b0, w_decoder_node9w[27:14]},
		wire_sum_adder1aa_0datab = {{2{1'b0}}, w_decoder_node9w[13:1]};
	assign
		wire_sum_adder1aa_1result = wire_sum_adder1aa_1dataa + wire_sum_adder1aa_1datab;
	assign
		wire_sum_adder1aa_1dataa = {1'b0, w_decoder_node9w[55:42]},
		wire_sum_adder1aa_1datab = {{2{1'b0}}, w_decoder_node9w[41:29]};
	assign
		wire_sum_adder1aa_2result = wire_sum_adder1aa_2dataa + wire_sum_adder1aa_2datab;
	assign
		wire_sum_adder1aa_2dataa = {1'b0, w_decoder_node9w[83:70]},
		wire_sum_adder1aa_2datab = {{2{1'b0}}, w_decoder_node9w[69:57]};
	assign
		wire_sum_adder1aa_3result = wire_sum_adder1aa_3dataa + wire_sum_adder1aa_3datab;
	assign
		wire_sum_adder1aa_3dataa = {1'b0, w_decoder_node9w[111:98]},
		wire_sum_adder1aa_3datab = {{2{1'b0}}, w_decoder_node9w[97:85]};
	assign
		wire_sum_adder1aa_4result = wire_sum_adder1aa_4dataa + wire_sum_adder1aa_4datab;
	assign
		wire_sum_adder1aa_4dataa = {1'b0, w_decoder_node9w[139:126]},
		wire_sum_adder1aa_4datab = {{2{1'b0}}, w_decoder_node9w[125:113]};
	assign
		wire_sum_adder1aa_5result = wire_sum_adder1aa_5dataa + wire_sum_adder1aa_5datab;
	assign
		wire_sum_adder1aa_5dataa = {1'b0, w_decoder_node9w[167:154]},
		wire_sum_adder1aa_5datab = {{2{1'b0}}, w_decoder_node9w[153:141]};
	soft   sft74a_0
	( 
	.in(wire_sft74a_in[0:0]),
	.out(wire_sft74a_out[0:0]));
	soft   sft74a_1
	( 
	.in(wire_sft74a_in[1:1]),
	.out(wire_sft74a_out[1:1]));
	soft   sft74a_2
	( 
	.in(wire_sft74a_in[2:2]),
	.out(wire_sft74a_out[2:2]));
	soft   sft74a_3
	( 
	.in(wire_sft74a_in[3:3]),
	.out(wire_sft74a_out[3:3]));
	soft   sft74a_4
	( 
	.in(wire_sft74a_in[4:4]),
	.out(wire_sft74a_out[4:4]));
	soft   sft74a_5
	( 
	.in(wire_sft74a_in[5:5]),
	.out(wire_sft74a_out[5:5]));
	soft   sft74a_6
	( 
	.in(wire_sft74a_in[6:6]),
	.out(wire_sft74a_out[6:6]));
	soft   sft74a_7
	( 
	.in(wire_sft74a_in[7:7]),
	.out(wire_sft74a_out[7:7]));
	soft   sft74a_8
	( 
	.in(wire_sft74a_in[8:8]),
	.out(wire_sft74a_out[8:8]));
	soft   sft74a_9
	( 
	.in(wire_sft74a_in[9:9]),
	.out(wire_sft74a_out[9:9]));
	soft   sft74a_10
	( 
	.in(wire_sft74a_in[10:10]),
	.out(wire_sft74a_out[10:10]));
	soft   sft74a_11
	( 
	.in(wire_sft74a_in[11:11]),
	.out(wire_sft74a_out[11:11]));
	soft   sft74a_12
	( 
	.in(wire_sft74a_in[12:12]),
	.out(wire_sft74a_out[12:12]));
	soft   sft74a_13
	( 
	.in(wire_sft74a_in[13:13]),
	.out(wire_sft74a_out[13:13]));
	soft   sft74a_14
	( 
	.in(wire_sft74a_in[14:14]),
	.out(wire_sft74a_out[14:14]));
	soft   sft74a_15
	( 
	.in(wire_sft74a_in[15:15]),
	.out(wire_sft74a_out[15:15]));
	soft   sft74a_16
	( 
	.in(wire_sft74a_in[16:16]),
	.out(wire_sft74a_out[16:16]));
	soft   sft74a_17
	( 
	.in(wire_sft74a_in[17:17]),
	.out(wire_sft74a_out[17:17]));
	soft   sft74a_18
	( 
	.in(wire_sft74a_in[18:18]),
	.out(wire_sft74a_out[18:18]));
	soft   sft74a_19
	( 
	.in(wire_sft74a_in[19:19]),
	.out(wire_sft74a_out[19:19]));
	soft   sft74a_20
	( 
	.in(wire_sft74a_in[20:20]),
	.out(wire_sft74a_out[20:20]));
	soft   sft74a_21
	( 
	.in(wire_sft74a_in[21:21]),
	.out(wire_sft74a_out[21:21]));
	soft   sft74a_22
	( 
	.in(wire_sft74a_in[22:22]),
	.out(wire_sft74a_out[22:22]));
	soft   sft74a_23
	( 
	.in(wire_sft74a_in[23:23]),
	.out(wire_sft74a_out[23:23]));
	soft   sft74a_24
	( 
	.in(wire_sft74a_in[24:24]),
	.out(wire_sft74a_out[24:24]));
	soft   sft74a_25
	( 
	.in(wire_sft74a_in[25:25]),
	.out(wire_sft74a_out[25:25]));
	assign
		wire_sft74a_in = {w318w, {w318w, {dffe71, {dffe68, {dffe65, {dffe62, {dffe59, {dffe56, {dffe53, {dffe50, {dffe47, {dffe44, {dffe41, {dffe38, {dffe35, {dffe32, {dffe29, {dffe26, {dffe23, {dffe20, {dffe17, {dffe14, {dffe11, {dffe8, {dffe6, dffe4}}}}}}}}}}}}}}}}}}}}}}}}};
	soft   sft75a_0
	( 
	.in(wire_sft75a_in[0:0]),
	.out(wire_sft75a_out[0:0]));
	soft   sft75a_1
	( 
	.in(wire_sft75a_in[1:1]),
	.out(wire_sft75a_out[1:1]));
	soft   sft75a_2
	( 
	.in(wire_sft75a_in[2:2]),
	.out(wire_sft75a_out[2:2]));
	soft   sft75a_3
	( 
	.in(wire_sft75a_in[3:3]),
	.out(wire_sft75a_out[3:3]));
	soft   sft75a_4
	( 
	.in(wire_sft75a_in[4:4]),
	.out(wire_sft75a_out[4:4]));
	soft   sft75a_5
	( 
	.in(wire_sft75a_in[5:5]),
	.out(wire_sft75a_out[5:5]));
	soft   sft75a_6
	( 
	.in(wire_sft75a_in[6:6]),
	.out(wire_sft75a_out[6:6]));
	soft   sft75a_7
	( 
	.in(wire_sft75a_in[7:7]),
	.out(wire_sft75a_out[7:7]));
	soft   sft75a_8
	( 
	.in(wire_sft75a_in[8:8]),
	.out(wire_sft75a_out[8:8]));
	soft   sft75a_9
	( 
	.in(wire_sft75a_in[9:9]),
	.out(wire_sft75a_out[9:9]));
	soft   sft75a_10
	( 
	.in(wire_sft75a_in[10:10]),
	.out(wire_sft75a_out[10:10]));
	soft   sft75a_11
	( 
	.in(wire_sft75a_in[11:11]),
	.out(wire_sft75a_out[11:11]));
	soft   sft75a_12
	( 
	.in(wire_sft75a_in[12:12]),
	.out(wire_sft75a_out[12:12]));
	soft   sft75a_13
	( 
	.in(wire_sft75a_in[13:13]),
	.out(wire_sft75a_out[13:13]));
	soft   sft75a_14
	( 
	.in(wire_sft75a_in[14:14]),
	.out(wire_sft75a_out[14:14]));
	soft   sft75a_15
	( 
	.in(wire_sft75a_in[15:15]),
	.out(wire_sft75a_out[15:15]));
	soft   sft75a_16
	( 
	.in(wire_sft75a_in[16:16]),
	.out(wire_sft75a_out[16:16]));
	soft   sft75a_17
	( 
	.in(wire_sft75a_in[17:17]),
	.out(wire_sft75a_out[17:17]));
	soft   sft75a_18
	( 
	.in(wire_sft75a_in[18:18]),
	.out(wire_sft75a_out[18:18]));
	soft   sft75a_19
	( 
	.in(wire_sft75a_in[19:19]),
	.out(wire_sft75a_out[19:19]));
	soft   sft75a_20
	( 
	.in(wire_sft75a_in[20:20]),
	.out(wire_sft75a_out[20:20]));
	soft   sft75a_21
	( 
	.in(wire_sft75a_in[21:21]),
	.out(wire_sft75a_out[21:21]));
	soft   sft75a_22
	( 
	.in(wire_sft75a_in[22:22]),
	.out(wire_sft75a_out[22:22]));
	soft   sft75a_23
	( 
	.in(wire_sft75a_in[23:23]),
	.out(wire_sft75a_out[23:23]));
	soft   sft75a_24
	( 
	.in(wire_sft75a_in[24:24]),
	.out(wire_sft75a_out[24:24]));
	soft   sft75a_25
	( 
	.in(wire_sft75a_in[25:25]),
	.out(wire_sft75a_out[25:25]));
	assign
		wire_sft75a_in = {w318w, {w318w, {dffe72, {dffe69, {dffe66, {dffe63, {dffe60, {dffe57, {dffe54, {dffe51, {dffe48, {dffe45, {dffe42, {dffe39, {dffe36, {dffe33, {dffe30, {dffe27, {dffe24, {dffe21, {dffe18, {dffe15, {dffe12, {dffe9, {dffe7, dffe5}}}}}}}}}}}}}}}}}}}}}}}}};
	soft   sft76a_0
	( 
	.in(wire_sft76a_in[0:0]),
	.out(wire_sft76a_out[0:0]));
	soft   sft76a_1
	( 
	.in(wire_sft76a_in[1:1]),
	.out(wire_sft76a_out[1:1]));
	soft   sft76a_2
	( 
	.in(wire_sft76a_in[2:2]),
	.out(wire_sft76a_out[2:2]));
	soft   sft76a_3
	( 
	.in(wire_sft76a_in[3:3]),
	.out(wire_sft76a_out[3:3]));
	soft   sft76a_4
	( 
	.in(wire_sft76a_in[4:4]),
	.out(wire_sft76a_out[4:4]));
	soft   sft76a_5
	( 
	.in(wire_sft76a_in[5:5]),
	.out(wire_sft76a_out[5:5]));
	soft   sft76a_6
	( 
	.in(wire_sft76a_in[6:6]),
	.out(wire_sft76a_out[6:6]));
	soft   sft76a_7
	( 
	.in(wire_sft76a_in[7:7]),
	.out(wire_sft76a_out[7:7]));
	soft   sft76a_8
	( 
	.in(wire_sft76a_in[8:8]),
	.out(wire_sft76a_out[8:8]));
	soft   sft76a_9
	( 
	.in(wire_sft76a_in[9:9]),
	.out(wire_sft76a_out[9:9]));
	soft   sft76a_10
	( 
	.in(wire_sft76a_in[10:10]),
	.out(wire_sft76a_out[10:10]));
	soft   sft76a_11
	( 
	.in(wire_sft76a_in[11:11]),
	.out(wire_sft76a_out[11:11]));
	soft   sft76a_12
	( 
	.in(wire_sft76a_in[12:12]),
	.out(wire_sft76a_out[12:12]));
	soft   sft76a_13
	( 
	.in(wire_sft76a_in[13:13]),
	.out(wire_sft76a_out[13:13]));
	soft   sft76a_14
	( 
	.in(wire_sft76a_in[14:14]),
	.out(wire_sft76a_out[14:14]));
	soft   sft76a_15
	( 
	.in(wire_sft76a_in[15:15]),
	.out(wire_sft76a_out[15:15]));
	soft   sft76a_16
	( 
	.in(wire_sft76a_in[16:16]),
	.out(wire_sft76a_out[16:16]));
	soft   sft76a_17
	( 
	.in(wire_sft76a_in[17:17]),
	.out(wire_sft76a_out[17:17]));
	soft   sft76a_18
	( 
	.in(wire_sft76a_in[18:18]),
	.out(wire_sft76a_out[18:18]));
	soft   sft76a_19
	( 
	.in(wire_sft76a_in[19:19]),
	.out(wire_sft76a_out[19:19]));
	soft   sft76a_20
	( 
	.in(wire_sft76a_in[20:20]),
	.out(wire_sft76a_out[20:20]));
	soft   sft76a_21
	( 
	.in(wire_sft76a_in[21:21]),
	.out(wire_sft76a_out[21:21]));
	soft   sft76a_22
	( 
	.in(wire_sft76a_in[22:22]),
	.out(wire_sft76a_out[22:22]));
	soft   sft76a_23
	( 
	.in(wire_sft76a_in[23:23]),
	.out(wire_sft76a_out[23:23]));
	soft   sft76a_24
	( 
	.in(wire_sft76a_in[24:24]),
	.out(wire_sft76a_out[24:24]));
	soft   sft76a_25
	( 
	.in(wire_sft76a_in[25:25]),
	.out(wire_sft76a_out[25:25]));
	assign
		wire_sft76a_in = {w318w, {w318w, {w318w, {dffe70, {dffe67, {dffe64, {dffe61, {dffe58, {dffe55, {dffe52, {dffe49, {dffe46, {dffe43, {dffe40, {dffe37, {dffe34, {dffe31, {dffe28, {dffe25, {dffe22, {dffe19, {dffe16, {dffe13, {dffe10, {2{w318w}}}}}}}}}}}}}}}}}}}}}}}}}};
	soft   sft77a_0
	( 
	.in(wire_sft77a_in[0:0]),
	.out(wire_sft77a_out[0:0]));
	soft   sft77a_1
	( 
	.in(wire_sft77a_in[1:1]),
	.out(wire_sft77a_out[1:1]));
	soft   sft77a_2
	( 
	.in(wire_sft77a_in[2:2]),
	.out(wire_sft77a_out[2:2]));
	soft   sft77a_3
	( 
	.in(wire_sft77a_in[3:3]),
	.out(wire_sft77a_out[3:3]));
	soft   sft77a_4
	( 
	.in(wire_sft77a_in[4:4]),
	.out(wire_sft77a_out[4:4]));
	soft   sft77a_5
	( 
	.in(wire_sft77a_in[5:5]),
	.out(wire_sft77a_out[5:5]));
	soft   sft77a_6
	( 
	.in(wire_sft77a_in[6:6]),
	.out(wire_sft77a_out[6:6]));
	soft   sft77a_7
	( 
	.in(wire_sft77a_in[7:7]),
	.out(wire_sft77a_out[7:7]));
	soft   sft77a_8
	( 
	.in(wire_sft77a_in[8:8]),
	.out(wire_sft77a_out[8:8]));
	soft   sft77a_9
	( 
	.in(wire_sft77a_in[9:9]),
	.out(wire_sft77a_out[9:9]));
	soft   sft77a_10
	( 
	.in(wire_sft77a_in[10:10]),
	.out(wire_sft77a_out[10:10]));
	soft   sft77a_11
	( 
	.in(wire_sft77a_in[11:11]),
	.out(wire_sft77a_out[11:11]));
	soft   sft77a_12
	( 
	.in(wire_sft77a_in[12:12]),
	.out(wire_sft77a_out[12:12]));
	soft   sft77a_13
	( 
	.in(wire_sft77a_in[13:13]),
	.out(wire_sft77a_out[13:13]));
	soft   sft77a_14
	( 
	.in(wire_sft77a_in[14:14]),
	.out(wire_sft77a_out[14:14]));
	soft   sft77a_15
	( 
	.in(wire_sft77a_in[15:15]),
	.out(wire_sft77a_out[15:15]));
	soft   sft77a_16
	( 
	.in(wire_sft77a_in[16:16]),
	.out(wire_sft77a_out[16:16]));
	soft   sft77a_17
	( 
	.in(wire_sft77a_in[17:17]),
	.out(wire_sft77a_out[17:17]));
	soft   sft77a_18
	( 
	.in(wire_sft77a_in[18:18]),
	.out(wire_sft77a_out[18:18]));
	soft   sft77a_19
	( 
	.in(wire_sft77a_in[19:19]),
	.out(wire_sft77a_out[19:19]));
	soft   sft77a_20
	( 
	.in(wire_sft77a_in[20:20]),
	.out(wire_sft77a_out[20:20]));
	soft   sft77a_21
	( 
	.in(wire_sft77a_in[21:21]),
	.out(wire_sft77a_out[21:21]));
	soft   sft77a_22
	( 
	.in(wire_sft77a_in[22:22]),
	.out(wire_sft77a_out[22:22]));
	soft   sft77a_23
	( 
	.in(wire_sft77a_in[23:23]),
	.out(wire_sft77a_out[23:23]));
	soft   sft77a_24
	( 
	.in(wire_sft77a_in[24:24]),
	.out(wire_sft77a_out[24:24]));
	soft   sft77a_25
	( 
	.in(wire_sft77a_in[25:25]),
	.out(wire_sft77a_out[25:25]));
	assign
		wire_sft77a_in = wire_add73_result;
	soft   sft79a_0
	( 
	.in(wire_sft79a_in[0:0]),
	.out(wire_sft79a_out[0:0]));
	soft   sft79a_1
	( 
	.in(wire_sft79a_in[1:1]),
	.out(wire_sft79a_out[1:1]));
	soft   sft79a_2
	( 
	.in(wire_sft79a_in[2:2]),
	.out(wire_sft79a_out[2:2]));
	soft   sft79a_3
	( 
	.in(wire_sft79a_in[3:3]),
	.out(wire_sft79a_out[3:3]));
	soft   sft79a_4
	( 
	.in(wire_sft79a_in[4:4]),
	.out(wire_sft79a_out[4:4]));
	soft   sft79a_5
	( 
	.in(wire_sft79a_in[5:5]),
	.out(wire_sft79a_out[5:5]));
	soft   sft79a_6
	( 
	.in(wire_sft79a_in[6:6]),
	.out(wire_sft79a_out[6:6]));
	soft   sft79a_7
	( 
	.in(wire_sft79a_in[7:7]),
	.out(wire_sft79a_out[7:7]));
	soft   sft79a_8
	( 
	.in(wire_sft79a_in[8:8]),
	.out(wire_sft79a_out[8:8]));
	soft   sft79a_9
	( 
	.in(wire_sft79a_in[9:9]),
	.out(wire_sft79a_out[9:9]));
	soft   sft79a_10
	( 
	.in(wire_sft79a_in[10:10]),
	.out(wire_sft79a_out[10:10]));
	soft   sft79a_11
	( 
	.in(wire_sft79a_in[11:11]),
	.out(wire_sft79a_out[11:11]));
	soft   sft79a_12
	( 
	.in(wire_sft79a_in[12:12]),
	.out(wire_sft79a_out[12:12]));
	soft   sft79a_13
	( 
	.in(wire_sft79a_in[13:13]),
	.out(wire_sft79a_out[13:13]));
	soft   sft79a_14
	( 
	.in(wire_sft79a_in[14:14]),
	.out(wire_sft79a_out[14:14]));
	soft   sft79a_15
	( 
	.in(wire_sft79a_in[15:15]),
	.out(wire_sft79a_out[15:15]));
	soft   sft79a_16
	( 
	.in(wire_sft79a_in[16:16]),
	.out(wire_sft79a_out[16:16]));
	soft   sft79a_17
	( 
	.in(wire_sft79a_in[17:17]),
	.out(wire_sft79a_out[17:17]));
	soft   sft79a_18
	( 
	.in(wire_sft79a_in[18:18]),
	.out(wire_sft79a_out[18:18]));
	assign
		wire_sft79a_in = {w318w, {w_sum_node10w[79], {w_sum_node10w[78], {w_lone_sum_node11w[9], {w_lone_sum_node11w[8], {w_sum_node10w[89], {w_sum_node10w[88], {w_sum_node10w[73], {w_sum_node10w[72], {w_sum_node10w[57], {w_sum_node10w[56], {w_sum_node10w[55], {w_sum_node10w[54], {w_sum_node10w[53], {w_sum_node10w[52], {w_sum_node10w[51], {w_sum_node10w[50], {w_sum_node10w[49:48]}}}}}}}}}}}}}}}}}};
	soft   sft80a_0
	( 
	.in(wire_sft80a_in[0:0]),
	.out(wire_sft80a_out[0:0]));
	soft   sft80a_1
	( 
	.in(wire_sft80a_in[1:1]),
	.out(wire_sft80a_out[1:1]));
	soft   sft80a_2
	( 
	.in(wire_sft80a_in[2:2]),
	.out(wire_sft80a_out[2:2]));
	soft   sft80a_3
	( 
	.in(wire_sft80a_in[3:3]),
	.out(wire_sft80a_out[3:3]));
	soft   sft80a_4
	( 
	.in(wire_sft80a_in[4:4]),
	.out(wire_sft80a_out[4:4]));
	soft   sft80a_5
	( 
	.in(wire_sft80a_in[5:5]),
	.out(wire_sft80a_out[5:5]));
	soft   sft80a_6
	( 
	.in(wire_sft80a_in[6:6]),
	.out(wire_sft80a_out[6:6]));
	soft   sft80a_7
	( 
	.in(wire_sft80a_in[7:7]),
	.out(wire_sft80a_out[7:7]));
	soft   sft80a_8
	( 
	.in(wire_sft80a_in[8:8]),
	.out(wire_sft80a_out[8:8]));
	soft   sft80a_9
	( 
	.in(wire_sft80a_in[9:9]),
	.out(wire_sft80a_out[9:9]));
	soft   sft80a_10
	( 
	.in(wire_sft80a_in[10:10]),
	.out(wire_sft80a_out[10:10]));
	soft   sft80a_11
	( 
	.in(wire_sft80a_in[11:11]),
	.out(wire_sft80a_out[11:11]));
	soft   sft80a_12
	( 
	.in(wire_sft80a_in[12:12]),
	.out(wire_sft80a_out[12:12]));
	soft   sft80a_13
	( 
	.in(wire_sft80a_in[13:13]),
	.out(wire_sft80a_out[13:13]));
	soft   sft80a_14
	( 
	.in(wire_sft80a_in[14:14]),
	.out(wire_sft80a_out[14:14]));
	soft   sft80a_15
	( 
	.in(wire_sft80a_in[15:15]),
	.out(wire_sft80a_out[15:15]));
	soft   sft80a_16
	( 
	.in(wire_sft80a_in[16:16]),
	.out(wire_sft80a_out[16:16]));
	soft   sft80a_17
	( 
	.in(wire_sft80a_in[17:17]),
	.out(wire_sft80a_out[17:17]));
	soft   sft80a_18
	( 
	.in(wire_sft80a_in[18:18]),
	.out(wire_sft80a_out[18:18]));
	assign
		wire_sft80a_in = {w318w, {w318w, {w318w, {w_sum_node10w[91], {w_sum_node10w[90], {w_sum_node10w[75], {w_sum_node10w[74], {w_sum_node10w[59], {w_sum_node10w[58], {w_sum_node10w[43], {w_sum_node10w[42], {w_sum_node10w[41], {w_sum_node10w[40], {w_sum_node10w[39], {w_sum_node10w[38], {w_sum_node10w[37], {w_sum_node10w[36], {w_sum_node10w[35:34]}}}}}}}}}}}}}}}}}};
	soft   sft81a_0
	( 
	.in(wire_sft81a_in[0:0]),
	.out(wire_sft81a_out[0:0]));
	soft   sft81a_1
	( 
	.in(wire_sft81a_in[1:1]),
	.out(wire_sft81a_out[1:1]));
	soft   sft81a_2
	( 
	.in(wire_sft81a_in[2:2]),
	.out(wire_sft81a_out[2:2]));
	soft   sft81a_3
	( 
	.in(wire_sft81a_in[3:3]),
	.out(wire_sft81a_out[3:3]));
	soft   sft81a_4
	( 
	.in(wire_sft81a_in[4:4]),
	.out(wire_sft81a_out[4:4]));
	soft   sft81a_5
	( 
	.in(wire_sft81a_in[5:5]),
	.out(wire_sft81a_out[5:5]));
	soft   sft81a_6
	( 
	.in(wire_sft81a_in[6:6]),
	.out(wire_sft81a_out[6:6]));
	soft   sft81a_7
	( 
	.in(wire_sft81a_in[7:7]),
	.out(wire_sft81a_out[7:7]));
	soft   sft81a_8
	( 
	.in(wire_sft81a_in[8:8]),
	.out(wire_sft81a_out[8:8]));
	soft   sft81a_9
	( 
	.in(wire_sft81a_in[9:9]),
	.out(wire_sft81a_out[9:9]));
	soft   sft81a_10
	( 
	.in(wire_sft81a_in[10:10]),
	.out(wire_sft81a_out[10:10]));
	soft   sft81a_11
	( 
	.in(wire_sft81a_in[11:11]),
	.out(wire_sft81a_out[11:11]));
	soft   sft81a_12
	( 
	.in(wire_sft81a_in[12:12]),
	.out(wire_sft81a_out[12:12]));
	soft   sft81a_13
	( 
	.in(wire_sft81a_in[13:13]),
	.out(wire_sft81a_out[13:13]));
	soft   sft81a_14
	( 
	.in(wire_sft81a_in[14:14]),
	.out(wire_sft81a_out[14:14]));
	soft   sft81a_15
	( 
	.in(wire_sft81a_in[15:15]),
	.out(wire_sft81a_out[15:15]));
	soft   sft81a_16
	( 
	.in(wire_sft81a_in[16:16]),
	.out(wire_sft81a_out[16:16]));
	soft   sft81a_17
	( 
	.in(wire_sft81a_in[17:17]),
	.out(wire_sft81a_out[17:17]));
	soft   sft81a_18
	( 
	.in(wire_sft81a_in[18:18]),
	.out(wire_sft81a_out[18:18]));
	assign
		wire_sft81a_in = {w318w, {w318w, {w318w, {w318w, {w_sum_node10w[62], {w_lone_sum_node11w[7], {w_lone_sum_node11w[6], {w_sum_node10w[87], {w_sum_node10w[86], {w_sum_node10w[71], {w_sum_node10w[70], {w_sum_node10w[69], {w_sum_node10w[68], {w_sum_node10w[67], {w_sum_node10w[66], {w_sum_node10w[65], {w_sum_node10w[64], {2{w318w}}}}}}}}}}}}}}}}}}};
	soft   sft82a_0
	( 
	.in(wire_sft82a_in[0:0]),
	.out(wire_sft82a_out[0:0]));
	soft   sft82a_1
	( 
	.in(wire_sft82a_in[1:1]),
	.out(wire_sft82a_out[1:1]));
	soft   sft82a_2
	( 
	.in(wire_sft82a_in[2:2]),
	.out(wire_sft82a_out[2:2]));
	soft   sft82a_3
	( 
	.in(wire_sft82a_in[3:3]),
	.out(wire_sft82a_out[3:3]));
	soft   sft82a_4
	( 
	.in(wire_sft82a_in[4:4]),
	.out(wire_sft82a_out[4:4]));
	soft   sft82a_5
	( 
	.in(wire_sft82a_in[5:5]),
	.out(wire_sft82a_out[5:5]));
	soft   sft82a_6
	( 
	.in(wire_sft82a_in[6:6]),
	.out(wire_sft82a_out[6:6]));
	soft   sft82a_7
	( 
	.in(wire_sft82a_in[7:7]),
	.out(wire_sft82a_out[7:7]));
	soft   sft82a_8
	( 
	.in(wire_sft82a_in[8:8]),
	.out(wire_sft82a_out[8:8]));
	soft   sft82a_9
	( 
	.in(wire_sft82a_in[9:9]),
	.out(wire_sft82a_out[9:9]));
	soft   sft82a_10
	( 
	.in(wire_sft82a_in[10:10]),
	.out(wire_sft82a_out[10:10]));
	soft   sft82a_11
	( 
	.in(wire_sft82a_in[11:11]),
	.out(wire_sft82a_out[11:11]));
	soft   sft82a_12
	( 
	.in(wire_sft82a_in[12:12]),
	.out(wire_sft82a_out[12:12]));
	soft   sft82a_13
	( 
	.in(wire_sft82a_in[13:13]),
	.out(wire_sft82a_out[13:13]));
	soft   sft82a_14
	( 
	.in(wire_sft82a_in[14:14]),
	.out(wire_sft82a_out[14:14]));
	soft   sft82a_15
	( 
	.in(wire_sft82a_in[15:15]),
	.out(wire_sft82a_out[15:15]));
	soft   sft82a_16
	( 
	.in(wire_sft82a_in[16:16]),
	.out(wire_sft82a_out[16:16]));
	soft   sft82a_17
	( 
	.in(wire_sft82a_in[17:17]),
	.out(wire_sft82a_out[17:17]));
	soft   sft82a_18
	( 
	.in(wire_sft82a_in[18:18]),
	.out(wire_sft82a_out[18:18]));
	assign
		wire_sft82a_in = wire_add78_result;
	soft   sft84a_0
	( 
	.in(wire_sft84a_in[0:0]),
	.out(wire_sft84a_out[0:0]));
	soft   sft84a_1
	( 
	.in(wire_sft84a_in[1:1]),
	.out(wire_sft84a_out[1:1]));
	soft   sft84a_2
	( 
	.in(wire_sft84a_in[2:2]),
	.out(wire_sft84a_out[2:2]));
	soft   sft84a_3
	( 
	.in(wire_sft84a_in[3:3]),
	.out(wire_sft84a_out[3:3]));
	soft   sft84a_4
	( 
	.in(wire_sft84a_in[4:4]),
	.out(wire_sft84a_out[4:4]));
	soft   sft84a_5
	( 
	.in(wire_sft84a_in[5:5]),
	.out(wire_sft84a_out[5:5]));
	soft   sft84a_6
	( 
	.in(wire_sft84a_in[6:6]),
	.out(wire_sft84a_out[6:6]));
	soft   sft84a_7
	( 
	.in(wire_sft84a_in[7:7]),
	.out(wire_sft84a_out[7:7]));
	soft   sft84a_8
	( 
	.in(wire_sft84a_in[8:8]),
	.out(wire_sft84a_out[8:8]));
	soft   sft84a_9
	( 
	.in(wire_sft84a_in[9:9]),
	.out(wire_sft84a_out[9:9]));
	soft   sft84a_10
	( 
	.in(wire_sft84a_in[10:10]),
	.out(wire_sft84a_out[10:10]));
	assign
		wire_sft84a_in = {w318w, {w_sum_node10w[47], {w_sum_node10w[46], {w_lone_sum_node11w[5], {w_lone_sum_node11w[4], {w_sum_node10w[85], {w_sum_node10w[84], {w_sum_node10w[83], {w_sum_node10w[82], {w_sum_node10w[81:80]}}}}}}}}}};
	soft   sft85a_0
	( 
	.in(wire_sft85a_in[0:0]),
	.out(wire_sft85a_out[0:0]));
	soft   sft85a_1
	( 
	.in(wire_sft85a_in[1:1]),
	.out(wire_sft85a_out[1:1]));
	soft   sft85a_2
	( 
	.in(wire_sft85a_in[2:2]),
	.out(wire_sft85a_out[2:2]));
	soft   sft85a_3
	( 
	.in(wire_sft85a_in[3:3]),
	.out(wire_sft85a_out[3:3]));
	soft   sft85a_4
	( 
	.in(wire_sft85a_in[4:4]),
	.out(wire_sft85a_out[4:4]));
	soft   sft85a_5
	( 
	.in(wire_sft85a_in[5:5]),
	.out(wire_sft85a_out[5:5]));
	soft   sft85a_6
	( 
	.in(wire_sft85a_in[6:6]),
	.out(wire_sft85a_out[6:6]));
	soft   sft85a_7
	( 
	.in(wire_sft85a_in[7:7]),
	.out(wire_sft85a_out[7:7]));
	soft   sft85a_8
	( 
	.in(wire_sft85a_in[8:8]),
	.out(wire_sft85a_out[8:8]));
	soft   sft85a_9
	( 
	.in(wire_sft85a_in[9:9]),
	.out(wire_sft85a_out[9:9]));
	soft   sft85a_10
	( 
	.in(wire_sft85a_in[10:10]),
	.out(wire_sft85a_out[10:10]));
	assign
		wire_sft85a_in = {w318w, {w318w, {w318w, {w_sum_node10w[45], {w_sum_node10w[44], {w_sum_node10w[29], {w_sum_node10w[28], {w_sum_node10w[27], {w_sum_node10w[26], {w_sum_node10w[25:24]}}}}}}}}}};
	soft   sft86a_0
	( 
	.in(wire_sft86a_in[0:0]),
	.out(wire_sft86a_out[0:0]));
	soft   sft86a_1
	( 
	.in(wire_sft86a_in[1:1]),
	.out(wire_sft86a_out[1:1]));
	soft   sft86a_2
	( 
	.in(wire_sft86a_in[2:2]),
	.out(wire_sft86a_out[2:2]));
	soft   sft86a_3
	( 
	.in(wire_sft86a_in[3:3]),
	.out(wire_sft86a_out[3:3]));
	soft   sft86a_4
	( 
	.in(wire_sft86a_in[4:4]),
	.out(wire_sft86a_out[4:4]));
	soft   sft86a_5
	( 
	.in(wire_sft86a_in[5:5]),
	.out(wire_sft86a_out[5:5]));
	soft   sft86a_6
	( 
	.in(wire_sft86a_in[6:6]),
	.out(wire_sft86a_out[6:6]));
	soft   sft86a_7
	( 
	.in(wire_sft86a_in[7:7]),
	.out(wire_sft86a_out[7:7]));
	soft   sft86a_8
	( 
	.in(wire_sft86a_in[8:8]),
	.out(wire_sft86a_out[8:8]));
	soft   sft86a_9
	( 
	.in(wire_sft86a_in[9:9]),
	.out(wire_sft86a_out[9:9]));
	soft   sft86a_10
	( 
	.in(wire_sft86a_in[10:10]),
	.out(wire_sft86a_out[10:10]));
	assign
		wire_sft86a_in = {w318w, {w318w, {w318w, {w318w, {w318w, {w_lone_sum_node11w[3], {w_lone_sum_node11w[2], {w_lone_sum_node11w[1], {w_lone_sum_node11w[0], {2{w318w}}}}}}}}}}};
	soft   sft87a_0
	( 
	.in(wire_sft87a_in[0:0]),
	.out(wire_sft87a_out[0:0]));
	soft   sft87a_1
	( 
	.in(wire_sft87a_in[1:1]),
	.out(wire_sft87a_out[1:1]));
	soft   sft87a_2
	( 
	.in(wire_sft87a_in[2:2]),
	.out(wire_sft87a_out[2:2]));
	soft   sft87a_3
	( 
	.in(wire_sft87a_in[3:3]),
	.out(wire_sft87a_out[3:3]));
	soft   sft87a_4
	( 
	.in(wire_sft87a_in[4:4]),
	.out(wire_sft87a_out[4:4]));
	soft   sft87a_5
	( 
	.in(wire_sft87a_in[5:5]),
	.out(wire_sft87a_out[5:5]));
	soft   sft87a_6
	( 
	.in(wire_sft87a_in[6:6]),
	.out(wire_sft87a_out[6:6]));
	soft   sft87a_7
	( 
	.in(wire_sft87a_in[7:7]),
	.out(wire_sft87a_out[7:7]));
	soft   sft87a_8
	( 
	.in(wire_sft87a_in[8:8]),
	.out(wire_sft87a_out[8:8]));
	soft   sft87a_9
	( 
	.in(wire_sft87a_in[9:9]),
	.out(wire_sft87a_out[9:9]));
	soft   sft87a_10
	( 
	.in(wire_sft87a_in[10:10]),
	.out(wire_sft87a_out[10:10]));
	assign
		wire_sft87a_in = wire_add83_result;
	assign
		dataa_node = {dataa[13:0]},
		datab_node = {datab[12:0]},
		final_result_node = {w538w[26:0]},
		result = {final_result_node[26:0]},
		w318w = 1'b0,
		w538w = {wire_sft77a_out[25:24], wire_sft77a_out[23:22], wire_sft77a_out[21:20], wire_sft77a_out[19:18], wire_sft77a_out[17:16], wire_sft77a_out[15:14], wire_sft77a_out[13:12], wire_sft77a_out[11:10], wire_sft77a_out[9:8], wire_sft77a_out[7:6], wire_sft77a_out[5:4], wire_sft77a_out[3:2], wire_sft77a_out[1:0], dffe3, dffe2},
		w_decoder_node9w = {({dataa_node[13:0]} & {14{w_le_datab_node8w[12]}}), ({dataa_node[13:0]} & {14{w_le_datab_node8w[11]}}), ({dataa_node[13:0]} & {14{w_le_datab_node8w[10]}}), ({dataa_node[13:0]} & {14{w_le_datab_node8w[9]}}), ({dataa_node[13:0]} & {14{w_le_datab_node8w[8]}}), ({dataa_node[13:0]} & {14{w_le_datab_node8w[7]}}), ({dataa_node[13:0]} & {14{w_le_datab_node8w[6]}}), ({dataa_node[13:0]} & {14{w_le_datab_node8w[5]}}), ({dataa_node[13:0]} & {14{w_le_datab_node8w[4]}}), ({dataa_node[13:0]} & {14{w_le_datab_node8w[3]}}), ({dataa_node[13:0]} & {14{w_le_datab_node8w[2]}}), ({dataa_node[13:0]} & {14{w_le_datab_node8w[1]}}), ({dataa_node[13:0]} & {14{w_le_datab_node8w[0]}})},
		w_le_datab_node8w = {datab_node[12:0]},
		w_lone_sum_node11w = {w_decoder_node9w[181:168]},
		w_sum_node10w = {wire_sum_adder1aa_5result[14:0], w_decoder_node9w[140], wire_sum_adder1aa_4result[14:0], w_decoder_node9w[112], wire_sum_adder1aa_3result[14:0], w_decoder_node9w[84], wire_sum_adder1aa_2result[14:0], w_decoder_node9w[56], wire_sum_adder1aa_1result[14:0], w_decoder_node9w[28], wire_sum_adder1aa_0result[14:0], w_decoder_node9w[0]};
endmodule //mult_b8t
//VALID FILE
