/opt/intelFPGA/18.0/modelsim_ase/bin/vlib /home/feilong/Storages/fpga/000_vivado_sim_linux32/xxv_ethernet_v2_4_1
/opt/intelFPGA/18.0/modelsim_ase/bin/vmap xxv_ethernet_v2_4_1 /home/feilong/Storages/fpga/000_vivado_sim_linux32/xxv_ethernet_v2_4_1
/opt/intelFPGA/18.0/modelsim_ase/bin/vlog  -32 +incdir+/home/feilong/.cxl.ip/incl -work xxv_ethernet_v2_4_1 -f /home/feilong/Storages/fpga/000_vivado_sim_linux32/xxv_ethernet_v2_4_1/.cxl.verilog.xxv_ethernet_v2_4_1.xxv_ethernet_v2_4_1.lin64.cmf
