{
    "design": {
        "language": {
            "vhdl": {
                "standard": "08",
                "synopsys": false
            }
        },
        "rtl": {
            "top": "LWC",
            "clock_port": "clk"
        },
        "tb":{
            "top": "LWC_TB",
            "uut": "uut"
        }
    },
    "flows": {
        "sim_flow": {
            "stop_time": null
        },
        "diamond_synth": {
            "fpga_part": "LFE5U-25F-6BG381C",
            "clock_period": 15.0,
            "synthesis_engine": "lse",
            "strategy": "Timing",
            "timeout": 2600,
            "fmax_low_freq": 10.0,
            "fmax_high_freq": 150.0
        },
        "vivado_synth": {
            "clock_period": 5.0,
            "fpga_part": "xc7a12tcsg325-3",
            "strategy": "ExtraTiming",
            "timeout": 3600,
            "fmax_low_freq": 50.0,
            "fmax_high_freq": 310.0,
            "nthreads": 4
        },
        "quartus_synth": {
            "clock_period": 8.0,
            "fpga_part": "10CL016YU256C6G",
            "dse": {
                "num_concurrent": 8,
                "nproc": null,
                "num_seeds": 8,
                "explore": "timing_high_effort",
                "compile_flow": "fit_sta",
                "stop_on_success": true,
                "timeout": "01:00:00"
            },
            "project_settings": {
                "OPTIMIZATION_MODE": "AGGRESSIVE PERFORMANCE",
                "REMOVE_REDUNDANT_LOGIC_CELLS": "ON",
                "AUTO_RESOURCE_SHARING": "ON",
                "ALLOW_REGISTER_RETIMING": "ON",
                "SYNTH_GATED_CLOCK_CONVERSION": "ON",
                "FITTER_EFFORT": "STANDARD FIT",
                "STRATIX_OPTIMIZATION_TECHNIQUE": "SPEED",
                "CYCLONE_OPTIMIZATION_TECHNIQUE": "SPEED",
                "PLACEMENT_EFFORT_MULTIPLIER": 3.0,
                "ROUTER_EFFORT_MULTIPLIER": 3.0,
                "ROUTER_TIMING_OPTIMIZATION_LEVEL": "MAXIMUM",
                "FINAL_PLACEMENT_OPTIMIZATION": "ALWAYS",
                "AUTO_PACKED_REGISTERS_STRATIX": "OFF",
                "AUTO_PACKED_REGISTERS_CYCLONE": "OFF",
                "PHYSICAL_SYNTHESIS_COMBO_LOGIC": "ON",
                "PHYSICAL_SYNTHESIS_REGISTER_DUPLICATION": "ON",
                "PHYSICAL_SYNTHESIS_REGISTER_RETIMING": "ON",
                "PHYSICAL_SYNTHESIS_EFFORT": "EXTRA",
                "AUTO_DSP_RECOGNITION": "OFF",
                "INNER_NUM": 8
            }
        },
        "dc": {
            "clock_period": 3.0,
            "flatten_effort": 1,
            "alib_dir": "alib_cache"
        }
    }
}