============================================================
  Generated by:           Genus(TM) Synthesis Solution 21.10-p002_1
  Generated on:           Jul 03 2024  02:44:38 pm
  Module:                 async_fifo
  Operating conditions:   PVT_0P9V_125C (balanced_tree)
  Wireload mode:          enclosed
  Area mode:              timing library
============================================================

Timing
--------

 Clock  Period 
---------------
rd_clk 20000.0 
wr_clk 20000.0 


  Cost    Critical         Violating 
 Group   Path Slack  TNS     Paths   
-------------------------------------
default    No paths   0.0            
rd_clk      16718.3   0.0          0 
wr_clk      16805.3   0.0          0 
-------------------------------------
Total                 0.0          0 

Instance Count
--------------
Leaf Instance Count             152 
Physical Instance count           0 
Sequential Instance Count        66 
Combinational Instance Count     86 
Hierarchical Instance Count       0 

Area
----
Cell Area                          613.548
Physical Cell Area                 0.000
Total Cell Area (Cell+Physical)    613.548
Net Area                           0.000
Total Area (Cell+Physical+Net)     613.548

Max Fanout                         45 (wr_clk)
Min Fanout                         0 (rd_data_q[0])
Average Fanout                     2.6
Terms to net ratio                 3.6190
Terms to instance ratio            4.0000
Runtime                            31.567789 seconds
Elapsed Runtime                    36 seconds
Genus peak memory usage            1210.55 
Innovus peak memory usage          no_value 
Hostname                           vlsicadclient09
