Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2025 Advanced Micro Devices, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2025.2 (lin64) Build 6299465 Fri Nov 14 12:34:56 MST 2025
| Date         : Thu Feb  5 00:14:16 2026
| Host         : valde-thinkpad running 64-bit Ubuntu 24.04.3 LTS
| Command      : report_methodology -file Sindri_methodology_drc_routed.rpt -pb Sindri_methodology_drc_routed.pb -rpx Sindri_methodology_drc_routed.rpx
| Design       : Sindri
| Device       : xc7s15ftgb196-1
| Speed File   : -1
| Design State : Fully Routed
--------------------------------------------------------------------------------------------------------------------------------------------------------

Report Methodology

Table of Contents
-----------------
1. REPORT SUMMARY
2. REPORT DETAILS

1. REPORT SUMMARY
-----------------
            Netlist: netlist
          Floorplan: design_1
      Design limits: <entire design considered>
             Max checks: <unlimited>
             Checks found: 4
+-----------+----------+-------------------------------+--------+
| Rule      | Severity | Description                   | Checks |
+-----------+----------+-------------------------------+--------+
| TIMING-18 | Warning  | Missing input or output delay | 4      |
+-----------+----------+-------------------------------+--------+

2. REPORT DETAILS
-----------------
TIMING-18#1 Warning
Missing input or output delay  
An output delay is missing on LED_O[0] relative to the rising and/or falling clock edge(s) of CLK12_I.
Related violations: <none>

TIMING-18#2 Warning
Missing input or output delay  
An output delay is missing on LED_O[1] relative to the rising and/or falling clock edge(s) of CLK12_I.
Related violations: <none>

TIMING-18#3 Warning
Missing input or output delay  
An output delay is missing on LED_O[2] relative to the rising and/or falling clock edge(s) of CLK12_I.
Related violations: <none>

TIMING-18#4 Warning
Missing input or output delay  
An output delay is missing on LED_O[3] relative to the rising and/or falling clock edge(s) of CLK12_I.
Related violations: <none>


