$date
	Thu Sep 20 14:44:50 2018
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module test_bench $end
$var wire 1 ! t_C $end
$var reg 1 " t_A $end
$var reg 1 # t_B $end
$var integer 32 $ cew_Error_Count [31:0] $end
$var integer 32 % cew_Test_Count [31:0] $end
$scope module cut $end
$var wire 1 " A $end
$var wire 1 # B $end
$var wire 1 & I2 $end
$var wire 1 ' I1 $end
$var wire 1 ! C $end
$var wire 1 ( B_BAR $end
$var wire 1 ) A_BAR $end
$scope module and_gates $end
$var wire 1 " P1 $end
$var wire 1 * P10 $end
$var wire 1 + P12 $end
$var wire 1 , P13 $end
$var wire 1 - P14 $end
$var wire 1 # P5 $end
$var wire 1 . P7 $end
$var wire 1 / P9 $end
$var wire 1 ) P4 $end
$var wire 1 ( P2 $end
$var reg 1 0 P11 $end
$var reg 1 ' P3 $end
$var reg 1 & P6 $end
$var reg 1 1 P8 $end
$upscope $end
$scope module inv_gates $end
$var wire 1 " P1 $end
$var wire 1 2 P11 $end
$var wire 1 3 P13 $end
$var wire 1 4 P14 $end
$var wire 1 # P3 $end
$var wire 1 5 P5 $end
$var wire 1 6 P7 $end
$var wire 1 7 P9 $end
$var reg 1 8 P10 $end
$var reg 1 9 P12 $end
$var reg 1 ) P2 $end
$var reg 1 ( P4 $end
$var reg 1 : P6 $end
$var reg 1 ; P8 $end
$upscope $end
$scope module or_gates $end
$var wire 1 ' P1 $end
$var wire 1 < P10 $end
$var wire 1 = P12 $end
$var wire 1 > P13 $end
$var wire 1 ? P14 $end
$var wire 1 & P2 $end
$var wire 1 @ P4 $end
$var wire 1 A P5 $end
$var wire 1 B P7 $end
$var wire 1 C P9 $end
$var reg 1 D P11 $end
$var reg 1 ! P3 $end
$var reg 1 E P6 $end
$var reg 1 F P8 $end
$upscope $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
0F
0E
0D
0C
0B
0A
0@
1?
0>
0=
0<
1;
1:
19
18
07
06
05
14
03
02
01
00
0/
0.
1-
0,
0+
0*
1)
1(
0'
0&
b1 %
b0 $
0#
0"
0!
$end
#1
1!
1&
0(
1#
b10 %
#2
1'
0&
1(
0)
0#
1"
b11 %
#3
0!
0'
0(
1#
b100 %
#5
