==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2 (64-bit)
Tool Version Limit: 2019.12
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2 (64-bit)
Tool Version Limit: 2019.12
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2 (64-bit)
Tool Version Limit: 2019.12
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2 (64-bit)
Tool Version Limit: 2019.12
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2 (64-bit)
Tool Version Limit: 2019.12
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2 (64-bit)
Tool Version Limit: 2019.12
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2 (64-bit)
Tool Version Limit: 2019.12
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2 (64-bit)
Tool Version Limit: 2019.12
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2 (64-bit)
Tool Version Limit: 2019.12
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 4ns.
INFO: [HLS 200-1611] Setting target device to 'xcu280-fsvh2892-2L-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_latency=0
INFO: [HLS 200-1510] Running: set_part xcu280-fsvh2892-2L-e 
INFO: [HLS 200-1510] Running: create_clock -period 4.0 -name default 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.02 seconds. CPU system time: 0.01 seconds. Elapsed time: 10.04 seconds; current allocated memory: 732.770 MB.
INFO: [HLS 200-10] Analyzing design file 'src/spmm_device_fpga.cpp' ... 
WARNING: [HLS 207-5292] unused parameter 'row_ptr' (src/spmm_device_fpga.cpp:16:20)
WARNING: [HLS 207-5292] unused parameter 'tile' (src/spmm_device_fpga.cpp:79:20)
WARNING: [HLS 207-5292] unused parameter 'tile' (src/spmm_device_fpga.cpp:85:15)
WARNING: [HLS 207-5292] unused parameter 'K' (src/spmm_device_fpga.cpp:86:13)
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 3.35 seconds. CPU system time: 0.62 seconds. Elapsed time: 4.11 seconds; current allocated memory: 732.777 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-291] Loop 'compare_all' is marked as complete unroll implied by the pipeline pragma (src/spmm_device_fpga.cpp:55:13)
INFO: [HLS 214-186] Unrolling loop 'compare_all' (src/spmm_device_fpga.cpp:55:13) in function 'set_tile' completely with a factor of 4 (src/spmm_device_fpga.cpp:23:0)
INFO: [HLS 214-186] Unrolling loop 'init_seen' (src/spmm_device_fpga.cpp:35:5) in function 'set_tile' completely with a factor of 4 (src/spmm_device_fpga.cpp:23:0)
INFO: [HLS 214-248] Applying array_partition to 'seen_y': Complete partitioning on dimension 1. (src/spmm_device_fpga.cpp:28:10)
INFO: [HLS 214-248] Applying array_partition to 'seen_v': Complete partitioning on dimension 1. (src/spmm_device_fpga.cpp:29:10)
INFO: [HLS 214-248] Applying array_partition to 'tile': Complete partitioning on dimension 1. (src/spmm_device_fpga.cpp:136:11)
INFO: [HLS 214-248] Applying array_partition to 'tile_ref': Complete partitioning on dimension 1. (src/spmm_device_fpga.cpp:141:7)
INFO: [HLS 214-241] Aggregating scalar variable 'tile_0' with compact=bit mode in 96-bits (src/spmm_device_fpga.cpp:136:11)
INFO: [HLS 214-241] Aggregating scalar variable 'tile_1' with compact=bit mode in 96-bits (src/spmm_device_fpga.cpp:136:11)
INFO: [HLS 214-241] Aggregating scalar variable 'tile_2' with compact=bit mode in 96-bits (src/spmm_device_fpga.cpp:136:11)
INFO: [HLS 214-241] Aggregating scalar variable 'tile_3' with compact=bit mode in 96-bits (src/spmm_device_fpga.cpp:136:11)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 3.89 seconds. CPU system time: 0.68 seconds. Elapsed time: 4.77 seconds; current allocated memory: 733.262 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 733.262 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.03 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.08 seconds; current allocated memory: 736.250 MB.
INFO: [HLS 200-10] Checking synthesizability ...
WARNING: [SYNCHK 200-77] The top function 'spmm_hls' (src/spmm_device_fpga.cpp:95) has no outputs. Possible cause(s) are: (1) Output parameters are passed by value; (2) intended outputs (parameters or global variables) are never written; (3) there are infinite loops.
INFO: [SYNCHK 200-10] 0 error(s), 1 warning(s).
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 736.477 MB.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (src/spmm_device_fpga.cpp:68:30) to (src/spmm_device_fpga.cpp:71:13) in function 'set_tile'... converting 5 basic blocks.
INFO: [XFORM 203-11] Balancing expressions in function 'set_tile' (src/spmm_device_fpga.cpp:28:5)...3 expression(s) balanced.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.1 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.13 seconds; current allocated memory: 758.820 MB.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.08 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.09 seconds; current allocated memory: 759.703 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'spmm_hls' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'set_tile' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'copy_tile_loop'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 10, loop 'copy_tile_loop'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.17 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.2 seconds; current allocated memory: 762.762 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.09 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.11 seconds; current allocated memory: 762.762 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'spmm_hls' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.16 seconds. CPU system time: 0 seconds. Elapsed time: 0.16 seconds; current allocated memory: 762.762 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 762.762 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'set_tile' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'set_tile' pipeline 'copy_tile_loop' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'set_tile'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.14 seconds. CPU system time: 0 seconds. Elapsed time: 0.14 seconds; current allocated memory: 763.418 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'spmm_hls' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'spmm_hls/gmem0' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'spmm_hls/gmem1' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'spmm_hls/gmem2' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'spmm_hls/gmem3' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'spmm_hls/gmem4' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'spmm_hls/gmem5' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'spmm_hls/gmem6' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'spmm_hls/gmem7' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'spmm_hls/N' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'spmm_hls/M' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'spmm_hls/K' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'spmm_hls/nnz' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'spmm_hls/row_ptr' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'spmm_hls/col_idx' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'spmm_hls/a_val' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'spmm_hls/B1' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'spmm_hls/B2' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'spmm_hls/B3' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'spmm_hls/B4' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'spmm_hls/C' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'spmm_hls' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'N', 'M', 'K', 'nnz', 'row_ptr', 'col_idx', 'a_val', 'B1', 'B2', 'B3', 'B4', 'C' and 'return' to AXI-Lite port control.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem0_AWVALID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem0_AWVALID' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem0_AWREADY' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem0_AWADDR' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem0_AWADDR' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem0_AWID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem0_AWID' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem0_AWLEN' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem0_AWLEN' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem0_AWSIZE' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem0_AWSIZE' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem0_AWBURST' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem0_AWBURST' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem0_AWLOCK' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem0_AWLOCK' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem0_AWCACHE' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem0_AWCACHE' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem0_AWPROT' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem0_AWPROT' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem0_AWQOS' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem0_AWQOS' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem0_AWREGION' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem0_AWREGION' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem0_AWUSER' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem0_AWUSER' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem0_WVALID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem0_WVALID' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem0_WREADY' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem0_WDATA' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem0_WDATA' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem0_WSTRB' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem0_WSTRB' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem0_WLAST' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem0_WLAST' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem0_WID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem0_WID' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem0_WUSER' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem0_WUSER' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem0_ARVALID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem0_ARVALID' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem0_ARREADY' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem0_ARADDR' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem0_ARADDR' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem0_ARID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem0_ARID' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem0_ARLEN' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem0_ARLEN' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem0_ARSIZE' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem0_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem0_ARBURST' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem0_ARBURST' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem0_ARLOCK' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem0_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem0_ARCACHE' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem0_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem0_ARPROT' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem0_ARPROT' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem0_ARQOS' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem0_ARQOS' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem0_ARREGION' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem0_ARREGION' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem0_ARUSER' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem0_ARUSER' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem0_RVALID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem0_RREADY' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem0_RREADY' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem0_RDATA' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem0_RLAST' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem0_RID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem0_RUSER' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem0_RRESP' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem0_BVALID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem0_BREADY' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem0_BREADY' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem0_BRESP' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem0_BID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem0_BUSER' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem3_AWVALID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem3_AWVALID' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem3_AWREADY' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem3_AWADDR' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem3_AWADDR' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem3_AWID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem3_AWID' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem3_AWLEN' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem3_AWLEN' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem3_AWSIZE' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem3_AWSIZE' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem3_AWBURST' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem3_AWBURST' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem3_AWLOCK' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem3_AWLOCK' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem3_AWCACHE' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem3_AWCACHE' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem3_AWPROT' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem3_AWPROT' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem3_AWQOS' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem3_AWQOS' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem3_AWREGION' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem3_AWREGION' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem3_AWUSER' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem3_AWUSER' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem3_WVALID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem3_WVALID' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem3_WREADY' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem3_WDATA' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem3_WDATA' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem3_WSTRB' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem3_WSTRB' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem3_WLAST' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem3_WLAST' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem3_WID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem3_WID' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem3_WUSER' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem3_WUSER' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem3_ARVALID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem3_ARVALID' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem3_ARREADY' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem3_ARADDR' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem3_ARADDR' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem3_ARID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem3_ARID' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem3_ARLEN' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem3_ARLEN' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem3_ARSIZE' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem3_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem3_ARBURST' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem3_ARBURST' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem3_ARLOCK' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem3_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem3_ARCACHE' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem3_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem3_ARPROT' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem3_ARPROT' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem3_ARQOS' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem3_ARQOS' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem3_ARREGION' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem3_ARREGION' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem3_ARUSER' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem3_ARUSER' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem3_RVALID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem3_RREADY' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem3_RREADY' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem3_RDATA' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem3_RLAST' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem3_RID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem3_RUSER' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem3_RRESP' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem3_BVALID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem3_BREADY' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem3_BREADY' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem3_BRESP' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem3_BID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem3_BUSER' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem4_AWVALID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem4_AWVALID' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem4_AWREADY' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem4_AWADDR' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem4_AWADDR' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem4_AWID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem4_AWID' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem4_AWLEN' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem4_AWLEN' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem4_AWSIZE' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem4_AWSIZE' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem4_AWBURST' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem4_AWBURST' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem4_AWLOCK' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem4_AWLOCK' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem4_AWCACHE' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem4_AWCACHE' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem4_AWPROT' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem4_AWPROT' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem4_AWQOS' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem4_AWQOS' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem4_AWREGION' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem4_AWREGION' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem4_AWUSER' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem4_AWUSER' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem4_WVALID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem4_WVALID' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem4_WREADY' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem4_WDATA' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem4_WDATA' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem4_WSTRB' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem4_WSTRB' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem4_WLAST' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem4_WLAST' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem4_WID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem4_WID' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem4_WUSER' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem4_WUSER' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem4_ARVALID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem4_ARVALID' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem4_ARREADY' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem4_ARADDR' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem4_ARADDR' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem4_ARID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem4_ARID' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem4_ARLEN' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem4_ARLEN' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem4_ARSIZE' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem4_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem4_ARBURST' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem4_ARBURST' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem4_ARLOCK' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem4_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem4_ARCACHE' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem4_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem4_ARPROT' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem4_ARPROT' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem4_ARQOS' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem4_ARQOS' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem4_ARREGION' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem4_ARREGION' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem4_ARUSER' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem4_ARUSER' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem4_RVALID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem4_RREADY' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem4_RREADY' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem4_RDATA' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem4_RLAST' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem4_RID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem4_RUSER' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem4_RRESP' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem4_BVALID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem4_BREADY' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem4_BREADY' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem4_BRESP' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem4_BID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem4_BUSER' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem5_AWVALID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem5_AWVALID' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem5_AWREADY' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem5_AWADDR' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem5_AWADDR' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem5_AWID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem5_AWID' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem5_AWLEN' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem5_AWLEN' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem5_AWSIZE' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem5_AWSIZE' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem5_AWBURST' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem5_AWBURST' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem5_AWLOCK' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem5_AWLOCK' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem5_AWCACHE' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem5_AWCACHE' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem5_AWPROT' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem5_AWPROT' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem5_AWQOS' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem5_AWQOS' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem5_AWREGION' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem5_AWREGION' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem5_AWUSER' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem5_AWUSER' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem5_WVALID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem5_WVALID' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem5_WREADY' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem5_WDATA' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem5_WDATA' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem5_WSTRB' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem5_WSTRB' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem5_WLAST' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem5_WLAST' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem5_WID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem5_WID' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem5_WUSER' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem5_WUSER' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem5_ARVALID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem5_ARVALID' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem5_ARREADY' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem5_ARADDR' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem5_ARADDR' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem5_ARID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem5_ARID' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem5_ARLEN' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem5_ARLEN' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem5_ARSIZE' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem5_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem5_ARBURST' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem5_ARBURST' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem5_ARLOCK' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem5_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem5_ARCACHE' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem5_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem5_ARPROT' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem5_ARPROT' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem5_ARQOS' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem5_ARQOS' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem5_ARREGION' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem5_ARREGION' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem5_ARUSER' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem5_ARUSER' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem5_RVALID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem5_RREADY' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem5_RREADY' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem5_RDATA' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem5_RLAST' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem5_RID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem5_RUSER' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem5_RRESP' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem5_BVALID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem5_BREADY' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem5_BREADY' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem5_BRESP' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem5_BID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem5_BUSER' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem6_AWVALID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem6_AWVALID' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem6_AWREADY' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem6_AWADDR' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem6_AWADDR' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem6_AWID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem6_AWID' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem6_AWLEN' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem6_AWLEN' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem6_AWSIZE' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem6_AWSIZE' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem6_AWBURST' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem6_AWBURST' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem6_AWLOCK' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem6_AWLOCK' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem6_AWCACHE' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem6_AWCACHE' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem6_AWPROT' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem6_AWPROT' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem6_AWQOS' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem6_AWQOS' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem6_AWREGION' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem6_AWREGION' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem6_AWUSER' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem6_AWUSER' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem6_WVALID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem6_WVALID' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem6_WREADY' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem6_WDATA' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem6_WDATA' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem6_WSTRB' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem6_WSTRB' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem6_WLAST' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem6_WLAST' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem6_WID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem6_WID' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem6_WUSER' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem6_WUSER' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem6_ARVALID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem6_ARVALID' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem6_ARREADY' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem6_ARADDR' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem6_ARADDR' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem6_ARID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem6_ARID' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem6_ARLEN' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem6_ARLEN' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem6_ARSIZE' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem6_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem6_ARBURST' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem6_ARBURST' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem6_ARLOCK' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem6_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem6_ARCACHE' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem6_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem6_ARPROT' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem6_ARPROT' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem6_ARQOS' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem6_ARQOS' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem6_ARREGION' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem6_ARREGION' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem6_ARUSER' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem6_ARUSER' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem6_RVALID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem6_RREADY' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem6_RREADY' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem6_RDATA' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem6_RLAST' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem6_RID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem6_RUSER' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem6_RRESP' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem6_BVALID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem6_BREADY' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem6_BREADY' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem6_BRESP' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem6_BID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem6_BUSER' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem7_AWVALID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem7_AWVALID' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem7_AWREADY' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem7_AWADDR' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem7_AWADDR' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem7_AWID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem7_AWID' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem7_AWLEN' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem7_AWLEN' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem7_AWSIZE' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem7_AWSIZE' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem7_AWBURST' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem7_AWBURST' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem7_AWLOCK' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem7_AWLOCK' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem7_AWCACHE' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem7_AWCACHE' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem7_AWPROT' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem7_AWPROT' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem7_AWQOS' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem7_AWQOS' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem7_AWREGION' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem7_AWREGION' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem7_AWUSER' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem7_AWUSER' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem7_WVALID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem7_WVALID' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem7_WREADY' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem7_WDATA' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem7_WDATA' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem7_WSTRB' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem7_WSTRB' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem7_WLAST' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem7_WLAST' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem7_WID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem7_WID' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem7_WUSER' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem7_WUSER' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem7_ARVALID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem7_ARVALID' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem7_ARREADY' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem7_ARADDR' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem7_ARADDR' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem7_ARID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem7_ARID' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem7_ARLEN' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem7_ARLEN' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem7_ARSIZE' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem7_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem7_ARBURST' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem7_ARBURST' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem7_ARLOCK' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem7_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem7_ARCACHE' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem7_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem7_ARPROT' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem7_ARPROT' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem7_ARQOS' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem7_ARQOS' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem7_ARREGION' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem7_ARREGION' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem7_ARUSER' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem7_ARUSER' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem7_RVALID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem7_RREADY' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem7_RREADY' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem7_RDATA' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem7_RLAST' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem7_RID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem7_RUSER' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem7_RRESP' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem7_BVALID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem7_BREADY' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem7_BREADY' to 0.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2 (64-bit)
Tool Version Limit: 2019.12
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 4ns.
INFO: [HLS 200-1611] Setting target device to 'xcu280-fsvh2892-2L-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_latency=0
INFO: [HLS 200-1464] Running solution command: config_export -format=xo
INFO: [HLS 200-1464] Running solution command: config_export -output=build_fpga/spmm_hls.xo
INFO: [HLS 200-1510] Running: set_part xcu280-fsvh2892-2L-e 
INFO: [HLS 200-1510] Running: create_clock -period 4.0 -name default 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.01 seconds. CPU system time: 0.02 seconds. Elapsed time: 10.04 seconds; current allocated memory: 732.820 MB.
INFO: [HLS 200-10] Analyzing design file 'src/spmm_device_fpga.cpp' ... 
WARNING: [HLS 207-5292] unused parameter 'row_ptr' (src/spmm_device_fpga.cpp:16:20)
WARNING: [HLS 207-5292] unused parameter 'tile' (src/spmm_device_fpga.cpp:79:20)
WARNING: [HLS 207-5292] unused parameter 'tile' (src/spmm_device_fpga.cpp:85:15)
WARNING: [HLS 207-5292] unused parameter 'K' (src/spmm_device_fpga.cpp:86:13)
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 3.23 seconds. CPU system time: 0.68 seconds. Elapsed time: 3.92 seconds; current allocated memory: 732.855 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-291] Loop 'compare_all' is marked as complete unroll implied by the pipeline pragma (src/spmm_device_fpga.cpp:55:13)
INFO: [HLS 214-186] Unrolling loop 'compare_all' (src/spmm_device_fpga.cpp:55:13) in function 'set_tile' completely with a factor of 4 (src/spmm_device_fpga.cpp:23:0)
INFO: [HLS 214-186] Unrolling loop 'init_seen' (src/spmm_device_fpga.cpp:35:5) in function 'set_tile' completely with a factor of 4 (src/spmm_device_fpga.cpp:23:0)
INFO: [HLS 214-248] Applying array_partition to 'seen_y': Complete partitioning on dimension 1. (src/spmm_device_fpga.cpp:28:10)
INFO: [HLS 214-248] Applying array_partition to 'seen_v': Complete partitioning on dimension 1. (src/spmm_device_fpga.cpp:29:10)
INFO: [HLS 214-248] Applying array_partition to 'tile': Complete partitioning on dimension 1. (src/spmm_device_fpga.cpp:136:11)
INFO: [HLS 214-248] Applying array_partition to 'tile_ref': Complete partitioning on dimension 1. (src/spmm_device_fpga.cpp:141:7)
INFO: [HLS 214-241] Aggregating scalar variable 'tile_0' with compact=bit mode in 96-bits (src/spmm_device_fpga.cpp:136:11)
INFO: [HLS 214-241] Aggregating scalar variable 'tile_1' with compact=bit mode in 96-bits (src/spmm_device_fpga.cpp:136:11)
INFO: [HLS 214-241] Aggregating scalar variable 'tile_2' with compact=bit mode in 96-bits (src/spmm_device_fpga.cpp:136:11)
INFO: [HLS 214-241] Aggregating scalar variable 'tile_3' with compact=bit mode in 96-bits (src/spmm_device_fpga.cpp:136:11)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 3.79 seconds. CPU system time: 0.57 seconds. Elapsed time: 4.39 seconds; current allocated memory: 733.387 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 733.387 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.04 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.04 seconds; current allocated memory: 736.387 MB.
INFO: [HLS 200-10] Checking synthesizability ...
WARNING: [SYNCHK 200-77] The top function 'spmm_hls' (src/spmm_device_fpga.cpp:95) has no outputs. Possible cause(s) are: (1) Output parameters are passed by value; (2) intended outputs (parameters or global variables) are never written; (3) there are infinite loops.
INFO: [SYNCHK 200-10] 0 error(s), 1 warning(s).
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 736.617 MB.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (src/spmm_device_fpga.cpp:68:30) to (src/spmm_device_fpga.cpp:71:13) in function 'set_tile'... converting 5 basic blocks.
INFO: [XFORM 203-11] Balancing expressions in function 'set_tile' (src/spmm_device_fpga.cpp:28:5)...3 expression(s) balanced.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.11 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.13 seconds; current allocated memory: 758.961 MB.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 759.875 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'spmm_hls' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'set_tile' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'copy_tile_loop'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 10, loop 'copy_tile_loop'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.18 seconds. CPU system time: 0.04 seconds. Elapsed time: 0.21 seconds; current allocated memory: 762.941 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.11 seconds. CPU system time: 0 seconds. Elapsed time: 0.11 seconds; current allocated memory: 762.941 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'spmm_hls' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.15 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.16 seconds; current allocated memory: 762.941 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 762.941 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'set_tile' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'set_tile' pipeline 'copy_tile_loop' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'set_tile'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.14 seconds. CPU system time: 0 seconds. Elapsed time: 0.15 seconds; current allocated memory: 763.555 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'spmm_hls' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'spmm_hls/gmem0' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'spmm_hls/gmem1' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'spmm_hls/gmem2' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'spmm_hls/gmem3' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'spmm_hls/gmem4' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'spmm_hls/gmem5' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'spmm_hls/gmem6' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'spmm_hls/gmem7' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'spmm_hls/N' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'spmm_hls/M' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'spmm_hls/K' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'spmm_hls/nnz' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'spmm_hls/row_ptr' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'spmm_hls/col_idx' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'spmm_hls/a_val' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'spmm_hls/B1' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'spmm_hls/B2' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'spmm_hls/B3' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'spmm_hls/B4' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'spmm_hls/C' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'spmm_hls' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'N', 'M', 'K', 'nnz', 'row_ptr', 'col_idx', 'a_val', 'B1', 'B2', 'B3', 'B4', 'C' and 'return' to AXI-Lite port control.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem0_AWVALID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem0_AWVALID' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem0_AWREADY' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem0_AWADDR' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem0_AWADDR' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem0_AWID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem0_AWID' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem0_AWLEN' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem0_AWLEN' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem0_AWSIZE' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem0_AWSIZE' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem0_AWBURST' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem0_AWBURST' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem0_AWLOCK' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem0_AWLOCK' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem0_AWCACHE' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem0_AWCACHE' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem0_AWPROT' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem0_AWPROT' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem0_AWQOS' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem0_AWQOS' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem0_AWREGION' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem0_AWREGION' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem0_AWUSER' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem0_AWUSER' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem0_WVALID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem0_WVALID' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem0_WREADY' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem0_WDATA' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem0_WDATA' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem0_WSTRB' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem0_WSTRB' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem0_WLAST' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem0_WLAST' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem0_WID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem0_WID' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem0_WUSER' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem0_WUSER' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem0_ARVALID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem0_ARVALID' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem0_ARREADY' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem0_ARADDR' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem0_ARADDR' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem0_ARID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem0_ARID' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem0_ARLEN' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem0_ARLEN' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem0_ARSIZE' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem0_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem0_ARBURST' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem0_ARBURST' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem0_ARLOCK' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem0_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem0_ARCACHE' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem0_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem0_ARPROT' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem0_ARPROT' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem0_ARQOS' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem0_ARQOS' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem0_ARREGION' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem0_ARREGION' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem0_ARUSER' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem0_ARUSER' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem0_RVALID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem0_RREADY' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem0_RREADY' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem0_RDATA' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem0_RLAST' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem0_RID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem0_RUSER' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem0_RRESP' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem0_BVALID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem0_BREADY' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem0_BREADY' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem0_BRESP' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem0_BID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem0_BUSER' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem3_AWVALID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem3_AWVALID' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem3_AWREADY' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem3_AWADDR' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem3_AWADDR' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem3_AWID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem3_AWID' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem3_AWLEN' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem3_AWLEN' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem3_AWSIZE' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem3_AWSIZE' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem3_AWBURST' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem3_AWBURST' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem3_AWLOCK' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem3_AWLOCK' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem3_AWCACHE' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem3_AWCACHE' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem3_AWPROT' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem3_AWPROT' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem3_AWQOS' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem3_AWQOS' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem3_AWREGION' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem3_AWREGION' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem3_AWUSER' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem3_AWUSER' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem3_WVALID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem3_WVALID' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem3_WREADY' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem3_WDATA' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem3_WDATA' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem3_WSTRB' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem3_WSTRB' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem3_WLAST' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem3_WLAST' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem3_WID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem3_WID' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem3_WUSER' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem3_WUSER' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem3_ARVALID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem3_ARVALID' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem3_ARREADY' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem3_ARADDR' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem3_ARADDR' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem3_ARID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem3_ARID' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem3_ARLEN' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem3_ARLEN' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem3_ARSIZE' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem3_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem3_ARBURST' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem3_ARBURST' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem3_ARLOCK' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem3_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem3_ARCACHE' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem3_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem3_ARPROT' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem3_ARPROT' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem3_ARQOS' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem3_ARQOS' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem3_ARREGION' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem3_ARREGION' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem3_ARUSER' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem3_ARUSER' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem3_RVALID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem3_RREADY' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem3_RREADY' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem3_RDATA' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem3_RLAST' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem3_RID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem3_RUSER' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem3_RRESP' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem3_BVALID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem3_BREADY' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem3_BREADY' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem3_BRESP' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem3_BID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem3_BUSER' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem4_AWVALID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem4_AWVALID' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem4_AWREADY' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem4_AWADDR' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem4_AWADDR' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem4_AWID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem4_AWID' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem4_AWLEN' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem4_AWLEN' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem4_AWSIZE' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem4_AWSIZE' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem4_AWBURST' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem4_AWBURST' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem4_AWLOCK' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem4_AWLOCK' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem4_AWCACHE' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem4_AWCACHE' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem4_AWPROT' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem4_AWPROT' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem4_AWQOS' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem4_AWQOS' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem4_AWREGION' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem4_AWREGION' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem4_AWUSER' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem4_AWUSER' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem4_WVALID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem4_WVALID' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem4_WREADY' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem4_WDATA' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem4_WDATA' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem4_WSTRB' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem4_WSTRB' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem4_WLAST' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem4_WLAST' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem4_WID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem4_WID' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem4_WUSER' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem4_WUSER' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem4_ARVALID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem4_ARVALID' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem4_ARREADY' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem4_ARADDR' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem4_ARADDR' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem4_ARID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem4_ARID' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem4_ARLEN' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem4_ARLEN' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem4_ARSIZE' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem4_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem4_ARBURST' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem4_ARBURST' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem4_ARLOCK' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem4_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem4_ARCACHE' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem4_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem4_ARPROT' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem4_ARPROT' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem4_ARQOS' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem4_ARQOS' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem4_ARREGION' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem4_ARREGION' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem4_ARUSER' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem4_ARUSER' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem4_RVALID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem4_RREADY' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem4_RREADY' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem4_RDATA' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem4_RLAST' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem4_RID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem4_RUSER' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem4_RRESP' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem4_BVALID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem4_BREADY' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem4_BREADY' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem4_BRESP' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem4_BID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem4_BUSER' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem5_AWVALID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem5_AWVALID' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem5_AWREADY' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem5_AWADDR' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem5_AWADDR' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem5_AWID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem5_AWID' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem5_AWLEN' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem5_AWLEN' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem5_AWSIZE' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem5_AWSIZE' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem5_AWBURST' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem5_AWBURST' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem5_AWLOCK' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem5_AWLOCK' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem5_AWCACHE' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem5_AWCACHE' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem5_AWPROT' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem5_AWPROT' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem5_AWQOS' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem5_AWQOS' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem5_AWREGION' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem5_AWREGION' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem5_AWUSER' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem5_AWUSER' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem5_WVALID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem5_WVALID' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem5_WREADY' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem5_WDATA' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem5_WDATA' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem5_WSTRB' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem5_WSTRB' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem5_WLAST' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem5_WLAST' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem5_WID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem5_WID' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem5_WUSER' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem5_WUSER' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem5_ARVALID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem5_ARVALID' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem5_ARREADY' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem5_ARADDR' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem5_ARADDR' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem5_ARID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem5_ARID' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem5_ARLEN' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem5_ARLEN' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem5_ARSIZE' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem5_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem5_ARBURST' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem5_ARBURST' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem5_ARLOCK' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem5_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem5_ARCACHE' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem5_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem5_ARPROT' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem5_ARPROT' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem5_ARQOS' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem5_ARQOS' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem5_ARREGION' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem5_ARREGION' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem5_ARUSER' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem5_ARUSER' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem5_RVALID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem5_RREADY' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem5_RREADY' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem5_RDATA' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem5_RLAST' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem5_RID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem5_RUSER' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem5_RRESP' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem5_BVALID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem5_BREADY' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem5_BREADY' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem5_BRESP' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem5_BID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem5_BUSER' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem6_AWVALID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem6_AWVALID' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem6_AWREADY' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem6_AWADDR' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem6_AWADDR' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem6_AWID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem6_AWID' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem6_AWLEN' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem6_AWLEN' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem6_AWSIZE' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem6_AWSIZE' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem6_AWBURST' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem6_AWBURST' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem6_AWLOCK' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem6_AWLOCK' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem6_AWCACHE' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem6_AWCACHE' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem6_AWPROT' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem6_AWPROT' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem6_AWQOS' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem6_AWQOS' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem6_AWREGION' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem6_AWREGION' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem6_AWUSER' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem6_AWUSER' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem6_WVALID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem6_WVALID' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem6_WREADY' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem6_WDATA' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem6_WDATA' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem6_WSTRB' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem6_WSTRB' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem6_WLAST' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem6_WLAST' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem6_WID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem6_WID' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem6_WUSER' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem6_WUSER' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem6_ARVALID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem6_ARVALID' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem6_ARREADY' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem6_ARADDR' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem6_ARADDR' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem6_ARID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem6_ARID' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem6_ARLEN' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem6_ARLEN' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem6_ARSIZE' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem6_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem6_ARBURST' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem6_ARBURST' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem6_ARLOCK' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem6_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem6_ARCACHE' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem6_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem6_ARPROT' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem6_ARPROT' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem6_ARQOS' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem6_ARQOS' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem6_ARREGION' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem6_ARREGION' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem6_ARUSER' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem6_ARUSER' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem6_RVALID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem6_RREADY' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem6_RREADY' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem6_RDATA' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem6_RLAST' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem6_RID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem6_RUSER' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem6_RRESP' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem6_BVALID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem6_BREADY' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem6_BREADY' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem6_BRESP' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem6_BID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem6_BUSER' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem7_AWVALID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem7_AWVALID' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem7_AWREADY' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem7_AWADDR' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem7_AWADDR' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem7_AWID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem7_AWID' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem7_AWLEN' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem7_AWLEN' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem7_AWSIZE' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem7_AWSIZE' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem7_AWBURST' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem7_AWBURST' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem7_AWLOCK' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem7_AWLOCK' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem7_AWCACHE' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem7_AWCACHE' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem7_AWPROT' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem7_AWPROT' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem7_AWQOS' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem7_AWQOS' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem7_AWREGION' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem7_AWREGION' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem7_AWUSER' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem7_AWUSER' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem7_WVALID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem7_WVALID' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem7_WREADY' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem7_WDATA' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem7_WDATA' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem7_WSTRB' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem7_WSTRB' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem7_WLAST' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem7_WLAST' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem7_WID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem7_WID' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem7_WUSER' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem7_WUSER' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem7_ARVALID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem7_ARVALID' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem7_ARREADY' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem7_ARADDR' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem7_ARADDR' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem7_ARID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem7_ARID' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem7_ARLEN' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem7_ARLEN' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem7_ARSIZE' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem7_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem7_ARBURST' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem7_ARBURST' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem7_ARLOCK' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem7_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem7_ARCACHE' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem7_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem7_ARPROT' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem7_ARPROT' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem7_ARQOS' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem7_ARQOS' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem7_ARREGION' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem7_ARREGION' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem7_ARUSER' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem7_ARUSER' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem7_RVALID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem7_RREADY' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem7_RREADY' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem7_RDATA' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem7_RLAST' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem7_RID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem7_RUSER' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem7_RRESP' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem7_BVALID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem7_BREADY' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem7_BREADY' to 0.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2 (64-bit)
Tool Version Limit: 2019.12
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2 (64-bit)
Tool Version Limit: 2019.12
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 4ns.
INFO: [HLS 200-1611] Setting target device to 'xcu280-fsvh2892-2L-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_latency=0
INFO: [HLS 200-1464] Running solution command: config_export -format=xo
INFO: [HLS 200-1464] Running solution command: config_export -output=build_fpga/spmm_hls.xo
INFO: [HLS 200-1510] Running: set_part xcu280-fsvh2892-2L-e 
INFO: [HLS 200-1510] Running: create_clock -period 4.0 -name default 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.01 seconds. CPU system time: 0.02 seconds. Elapsed time: 10.04 seconds; current allocated memory: 732.820 MB.
INFO: [HLS 200-10] Analyzing design file 'src/spmm_device_fpga.cpp' ... 
WARNING: [HLS 207-5292] unused parameter 'row_ptr' (src/spmm_device_fpga.cpp:16:20)
WARNING: [HLS 207-5292] unused parameter 'tile' (src/spmm_device_fpga.cpp:79:20)
WARNING: [HLS 207-5292] unused parameter 'tile' (src/spmm_device_fpga.cpp:85:15)
WARNING: [HLS 207-5292] unused parameter 'K' (src/spmm_device_fpga.cpp:86:13)
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 3.35 seconds. CPU system time: 0.61 seconds. Elapsed time: 3.98 seconds; current allocated memory: 732.840 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-291] Loop 'compare_all' is marked as complete unroll implied by the pipeline pragma (src/spmm_device_fpga.cpp:55:13)
INFO: [HLS 214-186] Unrolling loop 'compare_all' (src/spmm_device_fpga.cpp:55:13) in function 'set_tile' completely with a factor of 4 (src/spmm_device_fpga.cpp:23:0)
INFO: [HLS 214-248] Applying array_partition to 'seen_y': Complete partitioning on dimension 1. (src/spmm_device_fpga.cpp:28:10)
INFO: [HLS 214-248] Applying array_partition to 'seen_v': Complete partitioning on dimension 1. (src/spmm_device_fpga.cpp:29:10)
INFO: [HLS 214-248] Applying array_partition to 'tile': Complete partitioning on dimension 1. (src/spmm_device_fpga.cpp:136:11)
INFO: [HLS 214-248] Applying array_partition to 'tile_ref': Complete partitioning on dimension 1. (src/spmm_device_fpga.cpp:141:7)
INFO: [HLS 214-241] Aggregating scalar variable 'tile_0' with compact=bit mode in 96-bits (src/spmm_device_fpga.cpp:136:11)
INFO: [HLS 214-241] Aggregating scalar variable 'tile_1' with compact=bit mode in 96-bits (src/spmm_device_fpga.cpp:136:11)
INFO: [HLS 214-241] Aggregating scalar variable 'tile_2' with compact=bit mode in 96-bits (src/spmm_device_fpga.cpp:136:11)
INFO: [HLS 214-241] Aggregating scalar variable 'tile_3' with compact=bit mode in 96-bits (src/spmm_device_fpga.cpp:136:11)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 3.82 seconds. CPU system time: 0.62 seconds. Elapsed time: 4.45 seconds; current allocated memory: 733.371 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 733.371 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.03 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.04 seconds; current allocated memory: 736.477 MB.
INFO: [HLS 200-10] Checking synthesizability ...
WARNING: [SYNCHK 200-77] The top function 'spmm_hls' (src/spmm_device_fpga.cpp:95) has no outputs. Possible cause(s) are: (1) Output parameters are passed by value; (2) intended outputs (parameters or global variables) are never written; (3) there are infinite loops.
INFO: [SYNCHK 200-10] 0 error(s), 1 warning(s).
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.02 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.03 seconds; current allocated memory: 736.691 MB.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (src/spmm_device_fpga.cpp:68:30) to (src/spmm_device_fpga.cpp:71:13) in function 'set_tile'... converting 5 basic blocks.
INFO: [XFORM 203-11] Balancing expressions in function 'set_tile' (src/spmm_device_fpga.cpp:28:5)...3 expression(s) balanced.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.13 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.14 seconds; current allocated memory: 759.129 MB.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.11 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.11 seconds; current allocated memory: 779.363 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'spmm_hls' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'set_tile_Pipeline_init_seen' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'init_seen'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, loop 'init_seen'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.05 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.08 seconds; current allocated memory: 780.906 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 780.906 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'set_tile_Pipeline_copy_tile_loop' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'copy_tile_loop'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 10, loop 'copy_tile_loop'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.14 seconds. CPU system time: 0 seconds. Elapsed time: 0.15 seconds; current allocated memory: 782.734 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.11 seconds. CPU system time: 0 seconds. Elapsed time: 0.11 seconds; current allocated memory: 782.734 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'set_tile' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.15 seconds. CPU system time: 0 seconds. Elapsed time: 0.15 seconds; current allocated memory: 782.734 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 782.734 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'spmm_hls' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.13 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.15 seconds; current allocated memory: 782.902 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 782.902 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'set_tile_Pipeline_init_seen' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'set_tile_Pipeline_init_seen'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.12 seconds. CPU system time: 0 seconds. Elapsed time: 0.12 seconds; current allocated memory: 782.902 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'set_tile_Pipeline_copy_tile_loop' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'set_tile_Pipeline_copy_tile_loop' pipeline 'copy_tile_loop' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'set_tile_Pipeline_copy_tile_loop'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.07 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.08 seconds; current allocated memory: 784.703 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'set_tile' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'set_tile'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.45 seconds. CPU system time: 0 seconds. Elapsed time: 0.45 seconds; current allocated memory: 788.355 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'spmm_hls' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'spmm_hls/gmem0' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'spmm_hls/gmem1' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'spmm_hls/gmem2' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'spmm_hls/gmem3' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'spmm_hls/gmem4' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'spmm_hls/gmem5' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'spmm_hls/gmem6' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'spmm_hls/gmem7' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'spmm_hls/N' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'spmm_hls/M' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'spmm_hls/K' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'spmm_hls/nnz' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'spmm_hls/row_ptr' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'spmm_hls/col_idx' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'spmm_hls/a_val' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'spmm_hls/B1' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'spmm_hls/B2' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'spmm_hls/B3' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'spmm_hls/B4' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'spmm_hls/C' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'spmm_hls' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'N', 'M', 'K', 'nnz', 'row_ptr', 'col_idx', 'a_val', 'B1', 'B2', 'B3', 'B4', 'C' and 'return' to AXI-Lite port control.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem0_AWVALID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem0_AWVALID' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem0_AWREADY' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem0_AWADDR' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem0_AWADDR' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem0_AWID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem0_AWID' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem0_AWLEN' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem0_AWLEN' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem0_AWSIZE' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem0_AWSIZE' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem0_AWBURST' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem0_AWBURST' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem0_AWLOCK' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem0_AWLOCK' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem0_AWCACHE' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem0_AWCACHE' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem0_AWPROT' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem0_AWPROT' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem0_AWQOS' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem0_AWQOS' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem0_AWREGION' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem0_AWREGION' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem0_AWUSER' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem0_AWUSER' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem0_WVALID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem0_WVALID' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem0_WREADY' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem0_WDATA' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem0_WDATA' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem0_WSTRB' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem0_WSTRB' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem0_WLAST' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem0_WLAST' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem0_WID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem0_WID' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem0_WUSER' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem0_WUSER' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem0_ARVALID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem0_ARVALID' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem0_ARREADY' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem0_ARADDR' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem0_ARADDR' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem0_ARID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem0_ARID' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem0_ARLEN' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem0_ARLEN' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem0_ARSIZE' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem0_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem0_ARBURST' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem0_ARBURST' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem0_ARLOCK' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem0_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem0_ARCACHE' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem0_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem0_ARPROT' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem0_ARPROT' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem0_ARQOS' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem0_ARQOS' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem0_ARREGION' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem0_ARREGION' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem0_ARUSER' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem0_ARUSER' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem0_RVALID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem0_RREADY' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem0_RREADY' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem0_RDATA' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem0_RLAST' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem0_RID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem0_RUSER' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem0_RRESP' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem0_BVALID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem0_BREADY' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem0_BREADY' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem0_BRESP' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem0_BID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem0_BUSER' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem3_AWVALID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem3_AWVALID' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem3_AWREADY' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem3_AWADDR' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem3_AWADDR' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem3_AWID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem3_AWID' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem3_AWLEN' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem3_AWLEN' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem3_AWSIZE' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem3_AWSIZE' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem3_AWBURST' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem3_AWBURST' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem3_AWLOCK' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem3_AWLOCK' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem3_AWCACHE' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem3_AWCACHE' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem3_AWPROT' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem3_AWPROT' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem3_AWQOS' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem3_AWQOS' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem3_AWREGION' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem3_AWREGION' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem3_AWUSER' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem3_AWUSER' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem3_WVALID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem3_WVALID' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem3_WREADY' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem3_WDATA' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem3_WDATA' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem3_WSTRB' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem3_WSTRB' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem3_WLAST' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem3_WLAST' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem3_WID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem3_WID' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem3_WUSER' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem3_WUSER' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem3_ARVALID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem3_ARVALID' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem3_ARREADY' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem3_ARADDR' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem3_ARADDR' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem3_ARID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem3_ARID' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem3_ARLEN' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem3_ARLEN' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem3_ARSIZE' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem3_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem3_ARBURST' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem3_ARBURST' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem3_ARLOCK' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem3_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem3_ARCACHE' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem3_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem3_ARPROT' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem3_ARPROT' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem3_ARQOS' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem3_ARQOS' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem3_ARREGION' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem3_ARREGION' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem3_ARUSER' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem3_ARUSER' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem3_RVALID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem3_RREADY' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem3_RREADY' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem3_RDATA' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem3_RLAST' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem3_RID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem3_RUSER' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem3_RRESP' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem3_BVALID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem3_BREADY' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem3_BREADY' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem3_BRESP' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem3_BID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem3_BUSER' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem4_AWVALID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem4_AWVALID' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem4_AWREADY' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem4_AWADDR' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem4_AWADDR' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem4_AWID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem4_AWID' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem4_AWLEN' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem4_AWLEN' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem4_AWSIZE' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem4_AWSIZE' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem4_AWBURST' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem4_AWBURST' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem4_AWLOCK' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem4_AWLOCK' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem4_AWCACHE' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem4_AWCACHE' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem4_AWPROT' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem4_AWPROT' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem4_AWQOS' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem4_AWQOS' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem4_AWREGION' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem4_AWREGION' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem4_AWUSER' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem4_AWUSER' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem4_WVALID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem4_WVALID' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem4_WREADY' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem4_WDATA' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem4_WDATA' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem4_WSTRB' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem4_WSTRB' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem4_WLAST' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem4_WLAST' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem4_WID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem4_WID' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem4_WUSER' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem4_WUSER' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem4_ARVALID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem4_ARVALID' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem4_ARREADY' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem4_ARADDR' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem4_ARADDR' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem4_ARID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem4_ARID' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem4_ARLEN' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem4_ARLEN' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem4_ARSIZE' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem4_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem4_ARBURST' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem4_ARBURST' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem4_ARLOCK' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem4_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem4_ARCACHE' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem4_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem4_ARPROT' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem4_ARPROT' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem4_ARQOS' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem4_ARQOS' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem4_ARREGION' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem4_ARREGION' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem4_ARUSER' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem4_ARUSER' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem4_RVALID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem4_RREADY' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem4_RREADY' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem4_RDATA' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem4_RLAST' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem4_RID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem4_RUSER' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem4_RRESP' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem4_BVALID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem4_BREADY' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem4_BREADY' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem4_BRESP' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem4_BID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem4_BUSER' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem5_AWVALID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem5_AWVALID' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem5_AWREADY' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem5_AWADDR' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem5_AWADDR' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem5_AWID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem5_AWID' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem5_AWLEN' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem5_AWLEN' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem5_AWSIZE' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem5_AWSIZE' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem5_AWBURST' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem5_AWBURST' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem5_AWLOCK' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem5_AWLOCK' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem5_AWCACHE' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem5_AWCACHE' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem5_AWPROT' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem5_AWPROT' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem5_AWQOS' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem5_AWQOS' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem5_AWREGION' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem5_AWREGION' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem5_AWUSER' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem5_AWUSER' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem5_WVALID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem5_WVALID' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem5_WREADY' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem5_WDATA' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem5_WDATA' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem5_WSTRB' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem5_WSTRB' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem5_WLAST' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem5_WLAST' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem5_WID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem5_WID' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem5_WUSER' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem5_WUSER' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem5_ARVALID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem5_ARVALID' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem5_ARREADY' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem5_ARADDR' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem5_ARADDR' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem5_ARID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem5_ARID' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem5_ARLEN' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem5_ARLEN' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem5_ARSIZE' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem5_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem5_ARBURST' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem5_ARBURST' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem5_ARLOCK' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem5_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem5_ARCACHE' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem5_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem5_ARPROT' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem5_ARPROT' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem5_ARQOS' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem5_ARQOS' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem5_ARREGION' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem5_ARREGION' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem5_ARUSER' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem5_ARUSER' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem5_RVALID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem5_RREADY' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem5_RREADY' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem5_RDATA' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem5_RLAST' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem5_RID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem5_RUSER' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem5_RRESP' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem5_BVALID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem5_BREADY' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem5_BREADY' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem5_BRESP' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem5_BID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem5_BUSER' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem6_AWVALID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem6_AWVALID' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem6_AWREADY' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem6_AWADDR' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem6_AWADDR' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem6_AWID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem6_AWID' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem6_AWLEN' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem6_AWLEN' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem6_AWSIZE' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem6_AWSIZE' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem6_AWBURST' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem6_AWBURST' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem6_AWLOCK' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem6_AWLOCK' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem6_AWCACHE' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem6_AWCACHE' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem6_AWPROT' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem6_AWPROT' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem6_AWQOS' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem6_AWQOS' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem6_AWREGION' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem6_AWREGION' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem6_AWUSER' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem6_AWUSER' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem6_WVALID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem6_WVALID' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem6_WREADY' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem6_WDATA' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem6_WDATA' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem6_WSTRB' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem6_WSTRB' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem6_WLAST' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem6_WLAST' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem6_WID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem6_WID' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem6_WUSER' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem6_WUSER' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem6_ARVALID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem6_ARVALID' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem6_ARREADY' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem6_ARADDR' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem6_ARADDR' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem6_ARID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem6_ARID' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem6_ARLEN' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem6_ARLEN' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem6_ARSIZE' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem6_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem6_ARBURST' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem6_ARBURST' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem6_ARLOCK' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem6_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem6_ARCACHE' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem6_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem6_ARPROT' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem6_ARPROT' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem6_ARQOS' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem6_ARQOS' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem6_ARREGION' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem6_ARREGION' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem6_ARUSER' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem6_ARUSER' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem6_RVALID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem6_RREADY' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem6_RREADY' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem6_RDATA' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem6_RLAST' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem6_RID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem6_RUSER' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem6_RRESP' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem6_BVALID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem6_BREADY' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem6_BREADY' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem6_BRESP' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem6_BID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem6_BUSER' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem7_AWVALID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem7_AWVALID' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem7_AWREADY' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem7_AWADDR' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem7_AWADDR' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem7_AWID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem7_AWID' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem7_AWLEN' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem7_AWLEN' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem7_AWSIZE' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem7_AWSIZE' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem7_AWBURST' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem7_AWBURST' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem7_AWLOCK' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem7_AWLOCK' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem7_AWCACHE' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem7_AWCACHE' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem7_AWPROT' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem7_AWPROT' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem7_AWQOS' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem7_AWQOS' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem7_AWREGION' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem7_AWREGION' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem7_AWUSER' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem7_AWUSER' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem7_WVALID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem7_WVALID' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem7_WREADY' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem7_WDATA' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem7_WDATA' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem7_WSTRB' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem7_WSTRB' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem7_WLAST' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem7_WLAST' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem7_WID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem7_WID' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem7_WUSER' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem7_WUSER' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem7_ARVALID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem7_ARVALID' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem7_ARREADY' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem7_ARADDR' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem7_ARADDR' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem7_ARID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem7_ARID' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem7_ARLEN' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem7_ARLEN' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem7_ARSIZE' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem7_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem7_ARBURST' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem7_ARBURST' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem7_ARLOCK' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem7_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem7_ARCACHE' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem7_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem7_ARPROT' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem7_ARPROT' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem7_ARQOS' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem7_ARQOS' to 0.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2 (64-bit)
Tool Version Limit: 2019.12
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 4ns.
INFO: [HLS 200-1611] Setting target device to 'xcu280-fsvh2892-2L-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_latency=0
INFO: [HLS 200-1464] Running solution command: config_export -format=xo
INFO: [HLS 200-1464] Running solution command: config_export -output=build_fpga/spmm_hls.xo
INFO: [HLS 200-1510] Running: set_part xcu280-fsvh2892-2L-e 
INFO: [HLS 200-1510] Running: create_clock -period 4.0 -name default 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.01 seconds. CPU system time: 0.02 seconds. Elapsed time: 10.04 seconds; current allocated memory: 732.820 MB.
INFO: [HLS 200-10] Analyzing design file 'src/spmm_device_fpga.cpp' ... 
WARNING: [HLS 207-5292] unused parameter 'row_ptr' (src/spmm_device_fpga.cpp:16:20)
WARNING: [HLS 207-1017] unknown pragma ignored (src/spmm_device_fpga.cpp:87:9)
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 3.54 seconds. CPU system time: 0.59 seconds. Elapsed time: 4.14 seconds; current allocated memory: 732.879 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-291] Loop 'compare_all' is marked as complete unroll implied by the pipeline pragma (src/spmm_device_fpga.cpp:55:13)
INFO: [HLS 214-186] Unrolling loop 'compare_all' (src/spmm_device_fpga.cpp:55:13) in function 'set_tile' completely with a factor of 4 (src/spmm_device_fpga.cpp:23:0)
INFO: [HLS 214-248] Applying array_partition to 'seen_y': Complete partitioning on dimension 1. (src/spmm_device_fpga.cpp:28:10)
INFO: [HLS 214-248] Applying array_partition to 'seen_v': Complete partitioning on dimension 1. (src/spmm_device_fpga.cpp:29:10)
INFO: [HLS 214-248] Applying array_partition to 'tile': Complete partitioning on dimension 1. (src/spmm_device_fpga.cpp:160:11)
INFO: [HLS 214-248] Applying array_partition to 'tile_ref': Complete partitioning on dimension 1. (src/spmm_device_fpga.cpp:165:7)
INFO: [HLS 214-241] Aggregating scalar variable 'tile_0' with compact=bit mode in 96-bits (src/spmm_device_fpga.cpp:160:11)
INFO: [HLS 214-241] Aggregating scalar variable 'tile_1' with compact=bit mode in 96-bits (src/spmm_device_fpga.cpp:160:11)
INFO: [HLS 214-241] Aggregating scalar variable 'tile_2' with compact=bit mode in 96-bits (src/spmm_device_fpga.cpp:160:11)
INFO: [HLS 214-241] Aggregating scalar variable 'tile_3' with compact=bit mode in 96-bits (src/spmm_device_fpga.cpp:160:11)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 3.81 seconds. CPU system time: 0.49 seconds. Elapsed time: 4.32 seconds; current allocated memory: 733.375 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 733.375 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.04 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.04 seconds; current allocated memory: 736.477 MB.
INFO: [HLS 200-10] Checking synthesizability ...
WARNING: [SYNCHK 200-77] The top function 'spmm_hls' (src/spmm_device_fpga.cpp:119) has no outputs. Possible cause(s) are: (1) Output parameters are passed by value; (2) intended outputs (parameters or global variables) are never written; (3) there are infinite loops.
INFO: [SYNCHK 200-10] 0 error(s), 1 warning(s).
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 736.695 MB.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (src/spmm_device_fpga.cpp:68:30) to (src/spmm_device_fpga.cpp:71:13) in function 'set_tile'... converting 5 basic blocks.
INFO: [XFORM 203-11] Balancing expressions in function 'set_tile' (src/spmm_device_fpga.cpp:28:5)...3 expression(s) balanced.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.14 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.14 seconds; current allocated memory: 759.141 MB.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.1 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.11 seconds; current allocated memory: 779.363 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'spmm_hls' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'set_tile_Pipeline_init_seen' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'init_seen'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, loop 'init_seen'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.03 seconds. CPU system time: 0.04 seconds. Elapsed time: 0.08 seconds; current allocated memory: 780.891 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 780.891 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'set_tile_Pipeline_copy_tile_loop' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'copy_tile_loop'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 10, loop 'copy_tile_loop'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.14 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.14 seconds; current allocated memory: 782.816 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.1 seconds. CPU system time: 0 seconds. Elapsed time: 0.11 seconds; current allocated memory: 782.816 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'set_tile' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.15 seconds. CPU system time: 0 seconds. Elapsed time: 0.15 seconds; current allocated memory: 782.816 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.06 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.07 seconds; current allocated memory: 782.816 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'spmm_hls' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.14 seconds. CPU system time: 0 seconds. Elapsed time: 0.13 seconds; current allocated memory: 782.906 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 782.906 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'set_tile_Pipeline_init_seen' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'set_tile_Pipeline_init_seen'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.13 seconds. CPU system time: 0 seconds. Elapsed time: 0.12 seconds; current allocated memory: 782.906 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'set_tile_Pipeline_copy_tile_loop' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'set_tile_Pipeline_copy_tile_loop' pipeline 'copy_tile_loop' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'set_tile_Pipeline_copy_tile_loop'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 784.668 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'set_tile' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'set_tile'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.43 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.44 seconds; current allocated memory: 788.320 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'spmm_hls' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'spmm_hls/gmem0' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'spmm_hls/gmem1' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'spmm_hls/gmem2' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'spmm_hls/gmem3' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'spmm_hls/gmem4' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'spmm_hls/gmem5' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'spmm_hls/gmem6' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'spmm_hls/gmem7' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'spmm_hls/N' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'spmm_hls/M' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'spmm_hls/K' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'spmm_hls/nnz' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'spmm_hls/row_ptr' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'spmm_hls/col_idx' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'spmm_hls/a_val' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'spmm_hls/B1' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'spmm_hls/B2' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'spmm_hls/B3' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'spmm_hls/B4' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'spmm_hls/C' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'spmm_hls' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'N', 'M', 'K', 'nnz', 'row_ptr', 'col_idx', 'a_val', 'B1', 'B2', 'B3', 'B4', 'C' and 'return' to AXI-Lite port control.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem0_AWVALID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem0_AWVALID' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem0_AWREADY' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem0_AWADDR' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem0_AWADDR' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem0_AWID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem0_AWID' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem0_AWLEN' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem0_AWLEN' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem0_AWSIZE' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem0_AWSIZE' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem0_AWBURST' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem0_AWBURST' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem0_AWLOCK' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem0_AWLOCK' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem0_AWCACHE' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem0_AWCACHE' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem0_AWPROT' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem0_AWPROT' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem0_AWQOS' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem0_AWQOS' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem0_AWREGION' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem0_AWREGION' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem0_AWUSER' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem0_AWUSER' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem0_WVALID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem0_WVALID' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem0_WREADY' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem0_WDATA' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem0_WDATA' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem0_WSTRB' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem0_WSTRB' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem0_WLAST' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem0_WLAST' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem0_WID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem0_WID' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem0_WUSER' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem0_WUSER' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem0_ARVALID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem0_ARVALID' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem0_ARREADY' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem0_ARADDR' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem0_ARADDR' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem0_ARID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem0_ARID' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem0_ARLEN' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem0_ARLEN' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem0_ARSIZE' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem0_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem0_ARBURST' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem0_ARBURST' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem0_ARLOCK' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem0_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem0_ARCACHE' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem0_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem0_ARPROT' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem0_ARPROT' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem0_ARQOS' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem0_ARQOS' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem0_ARREGION' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem0_ARREGION' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem0_ARUSER' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem0_ARUSER' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem0_RVALID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem0_RREADY' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem0_RREADY' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem0_RDATA' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem0_RLAST' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem0_RID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem0_RUSER' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem0_RRESP' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem0_BVALID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem0_BREADY' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem0_BREADY' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem0_BRESP' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem0_BID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem0_BUSER' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem3_AWVALID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem3_AWVALID' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem3_AWREADY' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem3_AWADDR' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem3_AWADDR' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem3_AWID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem3_AWID' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem3_AWLEN' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem3_AWLEN' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem3_AWSIZE' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem3_AWSIZE' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem3_AWBURST' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem3_AWBURST' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem3_AWLOCK' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem3_AWLOCK' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem3_AWCACHE' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem3_AWCACHE' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem3_AWPROT' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem3_AWPROT' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem3_AWQOS' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem3_AWQOS' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem3_AWREGION' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem3_AWREGION' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem3_AWUSER' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem3_AWUSER' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem3_WVALID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem3_WVALID' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem3_WREADY' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem3_WDATA' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem3_WDATA' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem3_WSTRB' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem3_WSTRB' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem3_WLAST' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem3_WLAST' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem3_WID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem3_WID' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem3_WUSER' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem3_WUSER' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem3_ARVALID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem3_ARVALID' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem3_ARREADY' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem3_ARADDR' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem3_ARADDR' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem3_ARID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem3_ARID' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem3_ARLEN' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem3_ARLEN' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem3_ARSIZE' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem3_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem3_ARBURST' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem3_ARBURST' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem3_ARLOCK' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem3_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem3_ARCACHE' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem3_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem3_ARPROT' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem3_ARPROT' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem3_ARQOS' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem3_ARQOS' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem3_ARREGION' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem3_ARREGION' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem3_ARUSER' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem3_ARUSER' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem3_RVALID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem3_RREADY' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem3_RREADY' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem3_RDATA' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem3_RLAST' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem3_RID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem3_RUSER' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem3_RRESP' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem3_BVALID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem3_BREADY' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem3_BREADY' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem3_BRESP' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem3_BID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem3_BUSER' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem4_AWVALID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem4_AWVALID' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem4_AWREADY' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem4_AWADDR' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem4_AWADDR' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem4_AWID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem4_AWID' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem4_AWLEN' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem4_AWLEN' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem4_AWSIZE' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem4_AWSIZE' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem4_AWBURST' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem4_AWBURST' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem4_AWLOCK' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem4_AWLOCK' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem4_AWCACHE' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem4_AWCACHE' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem4_AWPROT' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem4_AWPROT' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem4_AWQOS' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem4_AWQOS' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem4_AWREGION' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem4_AWREGION' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem4_AWUSER' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem4_AWUSER' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem4_WVALID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem4_WVALID' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem4_WREADY' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem4_WDATA' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem4_WDATA' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem4_WSTRB' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem4_WSTRB' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem4_WLAST' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem4_WLAST' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem4_WID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem4_WID' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem4_WUSER' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem4_WUSER' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem4_ARVALID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem4_ARVALID' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem4_ARREADY' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem4_ARADDR' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem4_ARADDR' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem4_ARID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem4_ARID' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem4_ARLEN' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem4_ARLEN' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem4_ARSIZE' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem4_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem4_ARBURST' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem4_ARBURST' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem4_ARLOCK' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem4_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem4_ARCACHE' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem4_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem4_ARPROT' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem4_ARPROT' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem4_ARQOS' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem4_ARQOS' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem4_ARREGION' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem4_ARREGION' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem4_ARUSER' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem4_ARUSER' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem4_RVALID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem4_RREADY' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem4_RREADY' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem4_RDATA' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem4_RLAST' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem4_RID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem4_RUSER' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem4_RRESP' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem4_BVALID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem4_BREADY' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem4_BREADY' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem4_BRESP' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem4_BID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem4_BUSER' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem5_AWVALID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem5_AWVALID' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem5_AWREADY' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem5_AWADDR' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem5_AWADDR' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem5_AWID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem5_AWID' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem5_AWLEN' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem5_AWLEN' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem5_AWSIZE' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem5_AWSIZE' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem5_AWBURST' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem5_AWBURST' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem5_AWLOCK' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem5_AWLOCK' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem5_AWCACHE' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem5_AWCACHE' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem5_AWPROT' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem5_AWPROT' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem5_AWQOS' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem5_AWQOS' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem5_AWREGION' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem5_AWREGION' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem5_AWUSER' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem5_AWUSER' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem5_WVALID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem5_WVALID' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem5_WREADY' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem5_WDATA' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem5_WDATA' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem5_WSTRB' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem5_WSTRB' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem5_WLAST' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem5_WLAST' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem5_WID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem5_WID' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem5_WUSER' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem5_WUSER' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem5_ARVALID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem5_ARVALID' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem5_ARREADY' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem5_ARADDR' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem5_ARADDR' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem5_ARID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem5_ARID' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem5_ARLEN' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem5_ARLEN' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem5_ARSIZE' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem5_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem5_ARBURST' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem5_ARBURST' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem5_ARLOCK' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem5_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem5_ARCACHE' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem5_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem5_ARPROT' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem5_ARPROT' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem5_ARQOS' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem5_ARQOS' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem5_ARREGION' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem5_ARREGION' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem5_ARUSER' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem5_ARUSER' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem5_RVALID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem5_RREADY' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem5_RREADY' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem5_RDATA' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem5_RLAST' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem5_RID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem5_RUSER' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem5_RRESP' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem5_BVALID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem5_BREADY' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem5_BREADY' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem5_BRESP' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem5_BID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem5_BUSER' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem6_AWVALID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem6_AWVALID' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem6_AWREADY' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem6_AWADDR' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem6_AWADDR' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem6_AWID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem6_AWID' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem6_AWLEN' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem6_AWLEN' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem6_AWSIZE' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem6_AWSIZE' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem6_AWBURST' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem6_AWBURST' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem6_AWLOCK' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem6_AWLOCK' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem6_AWCACHE' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem6_AWCACHE' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem6_AWPROT' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem6_AWPROT' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem6_AWQOS' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem6_AWQOS' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem6_AWREGION' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem6_AWREGION' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem6_AWUSER' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem6_AWUSER' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem6_WVALID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem6_WVALID' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem6_WREADY' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem6_WDATA' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem6_WDATA' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem6_WSTRB' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem6_WSTRB' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem6_WLAST' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem6_WLAST' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem6_WID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem6_WID' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem6_WUSER' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem6_WUSER' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem6_ARVALID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem6_ARVALID' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem6_ARREADY' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem6_ARADDR' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem6_ARADDR' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem6_ARID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem6_ARID' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem6_ARLEN' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem6_ARLEN' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem6_ARSIZE' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem6_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem6_ARBURST' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem6_ARBURST' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem6_ARLOCK' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem6_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem6_ARCACHE' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem6_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem6_ARPROT' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem6_ARPROT' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem6_ARQOS' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem6_ARQOS' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem6_ARREGION' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem6_ARREGION' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem6_ARUSER' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem6_ARUSER' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem6_RVALID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem6_RREADY' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem6_RREADY' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem6_RDATA' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem6_RLAST' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem6_RID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem6_RUSER' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem6_RRESP' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem6_BVALID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem6_BREADY' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem6_BREADY' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem6_BRESP' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem6_BID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem6_BUSER' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem7_AWVALID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem7_AWVALID' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem7_AWREADY' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem7_AWADDR' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem7_AWADDR' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem7_AWID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem7_AWID' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem7_AWLEN' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem7_AWLEN' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem7_AWSIZE' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem7_AWSIZE' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem7_AWBURST' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem7_AWBURST' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem7_AWLOCK' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem7_AWLOCK' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem7_AWCACHE' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem7_AWCACHE' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem7_AWPROT' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem7_AWPROT' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem7_AWQOS' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem7_AWQOS' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem7_AWREGION' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem7_AWREGION' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem7_AWUSER' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem7_AWUSER' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem7_WVALID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem7_WVALID' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem7_WREADY' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem7_WDATA' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem7_WDATA' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem7_WSTRB' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem7_WSTRB' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem7_WLAST' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem7_WLAST' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem7_WID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem7_WID' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem7_WUSER' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem7_WUSER' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem7_ARVALID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem7_ARVALID' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem7_ARREADY' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem7_ARADDR' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem7_ARADDR' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem7_ARID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem7_ARID' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem7_ARLEN' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem7_ARLEN' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem7_ARSIZE' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem7_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem7_ARBURST' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem7_ARBURST' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem7_ARLOCK' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem7_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem7_ARCACHE' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem7_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem7_ARPROT' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem7_ARPROT' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem7_ARQOS' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem7_ARQOS' to 0.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2 (64-bit)
Tool Version Limit: 2019.12
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 4ns.
INFO: [HLS 200-1611] Setting target device to 'xcu280-fsvh2892-2L-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_latency=0
INFO: [HLS 200-1464] Running solution command: config_export -format=xo
INFO: [HLS 200-1464] Running solution command: config_export -output=build_fpga/spmm_hls.xo
INFO: [HLS 200-1510] Running: set_part xcu280-fsvh2892-2L-e 
INFO: [HLS 200-1510] Running: create_clock -period 4.0 -name default 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.01 seconds. CPU system time: 0.02 seconds. Elapsed time: 10.04 seconds; current allocated memory: 735.781 MB.
INFO: [HLS 200-10] Analyzing design file 'src/spmm_device_fpga.cpp' ... 
WARNING: [HLS 207-5292] unused parameter 'row_ptr' (src/spmm_device_fpga.cpp:16:20)
WARNING: [HLS 207-1017] unknown pragma ignored (src/spmm_device_fpga.cpp:87:9)
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 3.52 seconds. CPU system time: 0.64 seconds. Elapsed time: 4.16 seconds; current allocated memory: 735.844 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-291] Loop 'VITIS_LOOP_93_1' is marked as complete unroll implied by the pipeline pragma (src/spmm_device_fpga.cpp:93:30)
INFO: [HLS 214-291] Loop 'compare_all' is marked as complete unroll implied by the pipeline pragma (src/spmm_device_fpga.cpp:55:13)
INFO: [HLS 214-186] Unrolling loop 'compare_all' (src/spmm_device_fpga.cpp:55:13) in function 'set_tile' completely with a factor of 4 (src/spmm_device_fpga.cpp:23:0)
INFO: [HLS 214-178] Inlining function 'dfm(Sp_value*, bool*, float*, unsigned int&, float const*, unsigned int)' into 'pu_kernel(Sp_value*, bool*, float const*, unsigned int)' (src/spmm_device_fpga.cpp:108:0)
INFO: [HLS 214-248] Applying array_partition to 'seen_y': Complete partitioning on dimension 1. (src/spmm_device_fpga.cpp:28:10)
INFO: [HLS 214-248] Applying array_partition to 'seen_v': Complete partitioning on dimension 1. (src/spmm_device_fpga.cpp:29:10)
INFO: [HLS 214-248] Applying array_partition to 'tile': Complete partitioning on dimension 1. (src/spmm_device_fpga.cpp:160:11)
INFO: [HLS 214-248] Applying array_partition to 'tile_ref': Complete partitioning on dimension 1. (src/spmm_device_fpga.cpp:165:7)
INFO: [HLS 214-241] Aggregating scalar variable 'tile_0' with compact=bit mode in 96-bits (src/spmm_device_fpga.cpp:160:11)
INFO: [HLS 214-241] Aggregating scalar variable 'tile_1' with compact=bit mode in 96-bits (src/spmm_device_fpga.cpp:160:11)
INFO: [HLS 214-241] Aggregating scalar variable 'tile_2' with compact=bit mode in 96-bits (src/spmm_device_fpga.cpp:160:11)
INFO: [HLS 214-241] Aggregating scalar variable 'tile_3' with compact=bit mode in 96-bits (src/spmm_device_fpga.cpp:160:11)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 3.76 seconds. CPU system time: 0.62 seconds. Elapsed time: 4.4 seconds; current allocated memory: 736.336 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 736.336 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.03 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.04 seconds; current allocated memory: 739.445 MB.
INFO: [HLS 200-10] Checking synthesizability ...
WARNING: [SYNCHK 200-77] The top function 'spmm_hls' (src/spmm_device_fpga.cpp:119) has no outputs. Possible cause(s) are: (1) Output parameters are passed by value; (2) intended outputs (parameters or global variables) are never written; (3) there are infinite loops.
INFO: [SYNCHK 200-10] 0 error(s), 1 warning(s).
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.02 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.02 seconds; current allocated memory: 739.660 MB.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (src/spmm_device_fpga.cpp:68:30) to (src/spmm_device_fpga.cpp:71:13) in function 'set_tile'... converting 5 basic blocks.
INFO: [XFORM 203-11] Balancing expressions in function 'set_tile' (src/spmm_device_fpga.cpp:28:5)...3 expression(s) balanced.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.13 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.15 seconds; current allocated memory: 762.113 MB.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.1 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.11 seconds; current allocated memory: 782.352 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'spmm_hls' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'set_tile_Pipeline_init_seen' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'init_seen'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, loop 'init_seen'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.05 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.08 seconds; current allocated memory: 783.871 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 783.871 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'set_tile_Pipeline_copy_tile_loop' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'copy_tile_loop'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 10, loop 'copy_tile_loop'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.13 seconds. CPU system time: 0 seconds. Elapsed time: 0.13 seconds; current allocated memory: 785.789 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.1 seconds. CPU system time: 0 seconds. Elapsed time: 0.11 seconds; current allocated memory: 785.789 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'set_tile' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.15 seconds. CPU system time: 0 seconds. Elapsed time: 0.14 seconds; current allocated memory: 785.789 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 785.789 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'spmm_hls' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.13 seconds. CPU system time: 0 seconds. Elapsed time: 0.13 seconds; current allocated memory: 785.871 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.05 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.05 seconds; current allocated memory: 785.871 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'set_tile_Pipeline_init_seen' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'set_tile_Pipeline_init_seen'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.12 seconds. CPU system time: 0 seconds. Elapsed time: 0.12 seconds; current allocated memory: 785.871 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'set_tile_Pipeline_copy_tile_loop' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'set_tile_Pipeline_copy_tile_loop' pipeline 'copy_tile_loop' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'set_tile_Pipeline_copy_tile_loop'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 787.637 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'set_tile' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'set_tile'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.42 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.44 seconds; current allocated memory: 791.320 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'spmm_hls' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'spmm_hls/gmem0' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'spmm_hls/gmem1' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'spmm_hls/gmem2' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'spmm_hls/gmem3' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'spmm_hls/gmem4' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'spmm_hls/gmem5' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'spmm_hls/gmem6' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'spmm_hls/gmem7' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'spmm_hls/N' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'spmm_hls/M' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'spmm_hls/K' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'spmm_hls/nnz' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'spmm_hls/row_ptr' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'spmm_hls/col_idx' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'spmm_hls/a_val' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'spmm_hls/B1' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'spmm_hls/B2' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'spmm_hls/B3' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'spmm_hls/B4' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'spmm_hls/C' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'spmm_hls' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'N', 'M', 'K', 'nnz', 'row_ptr', 'col_idx', 'a_val', 'B1', 'B2', 'B3', 'B4', 'C' and 'return' to AXI-Lite port control.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem0_AWVALID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem0_AWVALID' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem0_AWREADY' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem0_AWADDR' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem0_AWADDR' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem0_AWID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem0_AWID' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem0_AWLEN' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem0_AWLEN' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem0_AWSIZE' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem0_AWSIZE' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem0_AWBURST' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem0_AWBURST' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem0_AWLOCK' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem0_AWLOCK' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem0_AWCACHE' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem0_AWCACHE' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem0_AWPROT' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem0_AWPROT' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem0_AWQOS' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem0_AWQOS' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem0_AWREGION' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem0_AWREGION' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem0_AWUSER' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem0_AWUSER' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem0_WVALID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem0_WVALID' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem0_WREADY' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem0_WDATA' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem0_WDATA' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem0_WSTRB' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem0_WSTRB' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem0_WLAST' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem0_WLAST' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem0_WID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem0_WID' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem0_WUSER' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem0_WUSER' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem0_ARVALID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem0_ARVALID' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem0_ARREADY' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem0_ARADDR' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem0_ARADDR' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem0_ARID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem0_ARID' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem0_ARLEN' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem0_ARLEN' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem0_ARSIZE' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem0_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem0_ARBURST' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem0_ARBURST' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem0_ARLOCK' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem0_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem0_ARCACHE' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem0_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem0_ARPROT' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem0_ARPROT' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem0_ARQOS' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem0_ARQOS' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem0_ARREGION' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem0_ARREGION' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem0_ARUSER' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem0_ARUSER' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem0_RVALID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem0_RREADY' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem0_RREADY' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem0_RDATA' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem0_RLAST' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem0_RID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem0_RUSER' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem0_RRESP' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem0_BVALID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem0_BREADY' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem0_BREADY' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem0_BRESP' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem0_BID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem0_BUSER' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem3_AWVALID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem3_AWVALID' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem3_AWREADY' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem3_AWADDR' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem3_AWADDR' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem3_AWID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem3_AWID' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem3_AWLEN' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem3_AWLEN' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem3_AWSIZE' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem3_AWSIZE' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem3_AWBURST' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem3_AWBURST' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem3_AWLOCK' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem3_AWLOCK' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem3_AWCACHE' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem3_AWCACHE' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem3_AWPROT' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem3_AWPROT' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem3_AWQOS' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem3_AWQOS' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem3_AWREGION' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem3_AWREGION' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem3_AWUSER' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem3_AWUSER' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem3_WVALID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem3_WVALID' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem3_WREADY' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem3_WDATA' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem3_WDATA' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem3_WSTRB' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem3_WSTRB' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem3_WLAST' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem3_WLAST' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem3_WID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem3_WID' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem3_WUSER' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem3_WUSER' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem3_ARVALID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem3_ARVALID' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem3_ARREADY' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem3_ARADDR' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem3_ARADDR' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem3_ARID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem3_ARID' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem3_ARLEN' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem3_ARLEN' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem3_ARSIZE' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem3_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem3_ARBURST' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem3_ARBURST' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem3_ARLOCK' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem3_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem3_ARCACHE' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem3_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem3_ARPROT' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem3_ARPROT' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem3_ARQOS' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem3_ARQOS' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem3_ARREGION' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem3_ARREGION' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem3_ARUSER' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem3_ARUSER' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem3_RVALID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem3_RREADY' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem3_RREADY' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem3_RDATA' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem3_RLAST' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem3_RID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem3_RUSER' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem3_RRESP' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem3_BVALID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem3_BREADY' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem3_BREADY' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem3_BRESP' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem3_BID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem3_BUSER' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem4_AWVALID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem4_AWVALID' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem4_AWREADY' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem4_AWADDR' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem4_AWADDR' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem4_AWID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem4_AWID' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem4_AWLEN' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem4_AWLEN' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem4_AWSIZE' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem4_AWSIZE' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem4_AWBURST' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem4_AWBURST' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem4_AWLOCK' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem4_AWLOCK' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem4_AWCACHE' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem4_AWCACHE' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem4_AWPROT' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem4_AWPROT' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem4_AWQOS' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem4_AWQOS' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem4_AWREGION' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem4_AWREGION' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem4_AWUSER' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem4_AWUSER' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem4_WVALID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem4_WVALID' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem4_WREADY' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem4_WDATA' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem4_WDATA' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem4_WSTRB' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem4_WSTRB' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem4_WLAST' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem4_WLAST' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem4_WID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem4_WID' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem4_WUSER' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem4_WUSER' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem4_ARVALID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem4_ARVALID' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem4_ARREADY' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem4_ARADDR' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem4_ARADDR' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem4_ARID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem4_ARID' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem4_ARLEN' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem4_ARLEN' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem4_ARSIZE' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem4_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem4_ARBURST' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem4_ARBURST' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem4_ARLOCK' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem4_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem4_ARCACHE' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem4_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem4_ARPROT' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem4_ARPROT' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem4_ARQOS' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem4_ARQOS' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem4_ARREGION' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem4_ARREGION' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem4_ARUSER' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem4_ARUSER' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem4_RVALID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem4_RREADY' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem4_RREADY' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem4_RDATA' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem4_RLAST' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem4_RID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem4_RUSER' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem4_RRESP' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem4_BVALID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem4_BREADY' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem4_BREADY' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem4_BRESP' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem4_BID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem4_BUSER' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem5_AWVALID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem5_AWVALID' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem5_AWREADY' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem5_AWADDR' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem5_AWADDR' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem5_AWID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem5_AWID' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem5_AWLEN' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem5_AWLEN' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem5_AWSIZE' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem5_AWSIZE' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem5_AWBURST' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem5_AWBURST' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem5_AWLOCK' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem5_AWLOCK' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem5_AWCACHE' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem5_AWCACHE' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem5_AWPROT' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem5_AWPROT' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem5_AWQOS' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem5_AWQOS' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem5_AWREGION' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem5_AWREGION' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem5_AWUSER' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem5_AWUSER' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem5_WVALID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem5_WVALID' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem5_WREADY' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem5_WDATA' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem5_WDATA' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem5_WSTRB' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem5_WSTRB' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem5_WLAST' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem5_WLAST' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem5_WID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem5_WID' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem5_WUSER' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem5_WUSER' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem5_ARVALID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem5_ARVALID' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem5_ARREADY' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem5_ARADDR' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem5_ARADDR' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem5_ARID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem5_ARID' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem5_ARLEN' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem5_ARLEN' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem5_ARSIZE' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem5_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem5_ARBURST' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem5_ARBURST' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem5_ARLOCK' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem5_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem5_ARCACHE' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem5_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem5_ARPROT' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem5_ARPROT' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem5_ARQOS' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem5_ARQOS' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem5_ARREGION' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem5_ARREGION' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem5_ARUSER' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem5_ARUSER' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem5_RVALID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem5_RREADY' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem5_RREADY' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem5_RDATA' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem5_RLAST' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem5_RID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem5_RUSER' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem5_RRESP' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem5_BVALID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem5_BREADY' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem5_BREADY' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem5_BRESP' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem5_BID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem5_BUSER' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem6_AWVALID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem6_AWVALID' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem6_AWREADY' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem6_AWADDR' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem6_AWADDR' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem6_AWID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem6_AWID' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem6_AWLEN' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem6_AWLEN' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem6_AWSIZE' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem6_AWSIZE' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem6_AWBURST' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem6_AWBURST' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem6_AWLOCK' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem6_AWLOCK' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem6_AWCACHE' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem6_AWCACHE' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem6_AWPROT' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem6_AWPROT' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem6_AWQOS' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem6_AWQOS' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem6_AWREGION' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem6_AWREGION' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem6_AWUSER' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem6_AWUSER' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem6_WVALID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem6_WVALID' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem6_WREADY' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem6_WDATA' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem6_WDATA' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem6_WSTRB' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem6_WSTRB' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem6_WLAST' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem6_WLAST' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem6_WID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem6_WID' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem6_WUSER' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem6_WUSER' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem6_ARVALID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem6_ARVALID' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem6_ARREADY' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem6_ARADDR' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem6_ARADDR' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem6_ARID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem6_ARID' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem6_ARLEN' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem6_ARLEN' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem6_ARSIZE' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem6_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem6_ARBURST' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem6_ARBURST' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem6_ARLOCK' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem6_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem6_ARCACHE' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem6_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem6_ARPROT' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem6_ARPROT' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem6_ARQOS' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem6_ARQOS' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem6_ARREGION' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem6_ARREGION' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem6_ARUSER' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem6_ARUSER' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem6_RVALID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem6_RREADY' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem6_RREADY' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem6_RDATA' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem6_RLAST' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem6_RID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem6_RUSER' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem6_RRESP' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem6_BVALID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem6_BREADY' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem6_BREADY' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem6_BRESP' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem6_BID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem6_BUSER' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem7_AWVALID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem7_AWVALID' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem7_AWREADY' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem7_AWADDR' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem7_AWADDR' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem7_AWID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem7_AWID' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem7_AWLEN' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem7_AWLEN' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem7_AWSIZE' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem7_AWSIZE' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem7_AWBURST' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem7_AWBURST' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem7_AWLOCK' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem7_AWLOCK' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem7_AWCACHE' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem7_AWCACHE' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem7_AWPROT' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem7_AWPROT' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem7_AWQOS' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem7_AWQOS' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem7_AWREGION' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem7_AWREGION' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem7_AWUSER' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem7_AWUSER' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem7_WVALID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem7_WVALID' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem7_WREADY' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem7_WDATA' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem7_WDATA' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem7_WSTRB' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem7_WSTRB' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem7_WLAST' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem7_WLAST' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem7_WID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem7_WID' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem7_WUSER' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem7_WUSER' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem7_ARVALID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem7_ARVALID' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem7_ARREADY' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem7_ARADDR' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem7_ARADDR' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem7_ARID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem7_ARID' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem7_ARLEN' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem7_ARLEN' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem7_ARSIZE' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem7_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem7_ARBURST' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem7_ARBURST' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem7_ARLOCK' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem7_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem7_ARCACHE' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem7_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem7_ARPROT' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem7_ARPROT' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem7_ARQOS' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem7_ARQOS' to 0.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2 (64-bit)
Tool Version Limit: 2019.12
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 4ns.
INFO: [HLS 200-1611] Setting target device to 'xcu280-fsvh2892-2L-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_latency=0
INFO: [HLS 200-1464] Running solution command: config_export -format=xo
INFO: [HLS 200-1464] Running solution command: config_export -output=build_fpga/spmm_hls.xo
INFO: [HLS 200-1510] Running: set_part xcu280-fsvh2892-2L-e 
INFO: [HLS 200-1510] Running: create_clock -period 4.0 -name default 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.01 seconds. CPU system time: 0.01 seconds. Elapsed time: 10.05 seconds; current allocated memory: 732.820 MB.
INFO: [HLS 200-10] Analyzing design file 'src/spmm_device_fpga.cpp' ... 
WARNING: [HLS 207-5292] unused parameter 'row_ptr' (src/spmm_device_fpga.cpp:16:20)
WARNING: [HLS 207-1017] unknown pragma ignored (src/spmm_device_fpga.cpp:87:9)
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 3.35 seconds. CPU system time: 0.7 seconds. Elapsed time: 4.04 seconds; current allocated memory: 732.879 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-291] Loop 'VITIS_LOOP_93_1' is marked as complete unroll implied by the pipeline pragma (src/spmm_device_fpga.cpp:93:30)
INFO: [HLS 214-291] Loop 'compare_all' is marked as complete unroll implied by the pipeline pragma (src/spmm_device_fpga.cpp:55:13)
INFO: [HLS 214-186] Unrolling loop 'compare_all' (src/spmm_device_fpga.cpp:55:13) in function 'set_tile' completely with a factor of 4 (src/spmm_device_fpga.cpp:23:0)
INFO: [HLS 214-178] Inlining function 'dfm(Sp_value*, bool*, float*, unsigned int&, float const*, unsigned int)' into 'pu_kernel(Sp_value*, bool*, float const*, unsigned int)' (src/spmm_device_fpga.cpp:108:0)
INFO: [HLS 214-248] Applying array_partition to 'seen_y': Complete partitioning on dimension 1. (src/spmm_device_fpga.cpp:28:10)
INFO: [HLS 214-248] Applying array_partition to 'seen_v': Complete partitioning on dimension 1. (src/spmm_device_fpga.cpp:29:10)
INFO: [HLS 214-248] Applying array_partition to 'tile': Complete partitioning on dimension 1. (src/spmm_device_fpga.cpp:160:11)
INFO: [HLS 214-248] Applying array_partition to 'tile_ref': Complete partitioning on dimension 1. (src/spmm_device_fpga.cpp:165:7)
INFO: [HLS 214-241] Aggregating scalar variable 'tile_0' with compact=bit mode in 96-bits (src/spmm_device_fpga.cpp:160:11)
INFO: [HLS 214-241] Aggregating scalar variable 'tile_1' with compact=bit mode in 96-bits (src/spmm_device_fpga.cpp:160:11)
INFO: [HLS 214-241] Aggregating scalar variable 'tile_2' with compact=bit mode in 96-bits (src/spmm_device_fpga.cpp:160:11)
INFO: [HLS 214-241] Aggregating scalar variable 'tile_3' with compact=bit mode in 96-bits (src/spmm_device_fpga.cpp:160:11)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 3.78 seconds. CPU system time: 0.65 seconds. Elapsed time: 4.44 seconds; current allocated memory: 733.375 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 733.375 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.02 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.04 seconds; current allocated memory: 736.480 MB.
INFO: [HLS 200-10] Checking synthesizability ...
WARNING: [SYNCHK 200-77] The top function 'spmm_hls' (src/spmm_device_fpga.cpp:119) has no outputs. Possible cause(s) are: (1) Output parameters are passed by value; (2) intended outputs (parameters or global variables) are never written; (3) there are infinite loops.
INFO: [SYNCHK 200-10] 0 error(s), 1 warning(s).
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 736.695 MB.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (src/spmm_device_fpga.cpp:68:30) to (src/spmm_device_fpga.cpp:71:13) in function 'set_tile'... converting 5 basic blocks.
INFO: [XFORM 203-11] Balancing expressions in function 'set_tile' (src/spmm_device_fpga.cpp:28:5)...3 expression(s) balanced.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.14 seconds. CPU system time: 0 seconds. Elapsed time: 0.14 seconds; current allocated memory: 759.145 MB.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.11 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.12 seconds; current allocated memory: 779.383 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'spmm_hls' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'set_tile_Pipeline_init_seen' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'init_seen'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, loop 'init_seen'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.04 seconds. CPU system time: 0.04 seconds. Elapsed time: 0.09 seconds; current allocated memory: 780.906 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.02 seconds; current allocated memory: 780.906 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'set_tile_Pipeline_copy_tile_loop' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'copy_tile_loop'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 10, loop 'copy_tile_loop'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.13 seconds. CPU system time: 0 seconds. Elapsed time: 0.13 seconds; current allocated memory: 782.738 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.11 seconds. CPU system time: 0 seconds. Elapsed time: 0.12 seconds; current allocated memory: 782.738 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'set_tile' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.16 seconds. CPU system time: 0 seconds. Elapsed time: 0.15 seconds; current allocated memory: 782.738 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 782.738 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'spmm_hls' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.13 seconds. CPU system time: 0 seconds. Elapsed time: 0.14 seconds; current allocated memory: 782.906 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 782.906 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'set_tile_Pipeline_init_seen' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'set_tile_Pipeline_init_seen'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.13 seconds. CPU system time: 0 seconds. Elapsed time: 0.13 seconds; current allocated memory: 782.906 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'set_tile_Pipeline_copy_tile_loop' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'set_tile_Pipeline_copy_tile_loop' pipeline 'copy_tile_loop' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'set_tile_Pipeline_copy_tile_loop'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 784.672 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'set_tile' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'set_tile'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.43 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.44 seconds; current allocated memory: 788.355 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'spmm_hls' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'spmm_hls/gmem0' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'spmm_hls/gmem1' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'spmm_hls/gmem2' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'spmm_hls/gmem3' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'spmm_hls/gmem4' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'spmm_hls/gmem5' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'spmm_hls/gmem6' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'spmm_hls/gmem7' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'spmm_hls/N' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'spmm_hls/M' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'spmm_hls/K' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'spmm_hls/nnz' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'spmm_hls/row_ptr' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'spmm_hls/col_idx' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'spmm_hls/a_val' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'spmm_hls/B1' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'spmm_hls/B2' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'spmm_hls/B3' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'spmm_hls/B4' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'spmm_hls/C' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'spmm_hls' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'N', 'M', 'K', 'nnz', 'row_ptr', 'col_idx', 'a_val', 'B1', 'B2', 'B3', 'B4', 'C' and 'return' to AXI-Lite port control.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem0_AWVALID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem0_AWVALID' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem0_AWREADY' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem0_AWADDR' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem0_AWADDR' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem0_AWID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem0_AWID' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem0_AWLEN' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem0_AWLEN' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem0_AWSIZE' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem0_AWSIZE' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem0_AWBURST' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem0_AWBURST' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem0_AWLOCK' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem0_AWLOCK' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem0_AWCACHE' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem0_AWCACHE' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem0_AWPROT' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem0_AWPROT' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem0_AWQOS' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem0_AWQOS' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem0_AWREGION' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem0_AWREGION' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem0_AWUSER' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem0_AWUSER' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem0_WVALID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem0_WVALID' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem0_WREADY' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem0_WDATA' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem0_WDATA' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem0_WSTRB' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem0_WSTRB' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem0_WLAST' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem0_WLAST' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem0_WID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem0_WID' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem0_WUSER' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem0_WUSER' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem0_ARVALID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem0_ARVALID' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem0_ARREADY' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem0_ARADDR' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem0_ARADDR' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem0_ARID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem0_ARID' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem0_ARLEN' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem0_ARLEN' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem0_ARSIZE' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem0_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem0_ARBURST' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem0_ARBURST' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem0_ARLOCK' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem0_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem0_ARCACHE' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem0_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem0_ARPROT' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem0_ARPROT' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem0_ARQOS' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem0_ARQOS' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem0_ARREGION' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem0_ARREGION' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem0_ARUSER' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem0_ARUSER' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem0_RVALID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem0_RREADY' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem0_RREADY' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem0_RDATA' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem0_RLAST' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem0_RID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem0_RUSER' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem0_RRESP' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem0_BVALID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem0_BREADY' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem0_BREADY' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem0_BRESP' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem0_BID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem0_BUSER' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem3_AWVALID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem3_AWVALID' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem3_AWREADY' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem3_AWADDR' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem3_AWADDR' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem3_AWID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem3_AWID' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem3_AWLEN' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem3_AWLEN' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem3_AWSIZE' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem3_AWSIZE' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem3_AWBURST' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem3_AWBURST' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem3_AWLOCK' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem3_AWLOCK' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem3_AWCACHE' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem3_AWCACHE' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem3_AWPROT' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem3_AWPROT' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem3_AWQOS' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem3_AWQOS' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem3_AWREGION' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem3_AWREGION' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem3_AWUSER' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem3_AWUSER' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem3_WVALID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem3_WVALID' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem3_WREADY' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem3_WDATA' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem3_WDATA' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem3_WSTRB' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem3_WSTRB' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem3_WLAST' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem3_WLAST' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem3_WID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem3_WID' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem3_WUSER' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem3_WUSER' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem3_ARVALID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem3_ARVALID' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem3_ARREADY' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem3_ARADDR' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem3_ARADDR' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem3_ARID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem3_ARID' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem3_ARLEN' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem3_ARLEN' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem3_ARSIZE' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem3_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem3_ARBURST' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem3_ARBURST' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem3_ARLOCK' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem3_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem3_ARCACHE' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem3_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem3_ARPROT' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem3_ARPROT' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem3_ARQOS' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem3_ARQOS' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem3_ARREGION' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem3_ARREGION' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem3_ARUSER' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem3_ARUSER' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem3_RVALID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem3_RREADY' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem3_RREADY' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem3_RDATA' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem3_RLAST' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem3_RID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem3_RUSER' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem3_RRESP' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem3_BVALID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem3_BREADY' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem3_BREADY' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem3_BRESP' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem3_BID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem3_BUSER' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem4_AWVALID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem4_AWVALID' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem4_AWREADY' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem4_AWADDR' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem4_AWADDR' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem4_AWID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem4_AWID' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem4_AWLEN' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem4_AWLEN' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem4_AWSIZE' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem4_AWSIZE' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem4_AWBURST' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem4_AWBURST' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem4_AWLOCK' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem4_AWLOCK' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem4_AWCACHE' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem4_AWCACHE' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem4_AWPROT' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem4_AWPROT' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem4_AWQOS' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem4_AWQOS' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem4_AWREGION' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem4_AWREGION' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem4_AWUSER' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem4_AWUSER' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem4_WVALID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem4_WVALID' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem4_WREADY' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem4_WDATA' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem4_WDATA' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem4_WSTRB' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem4_WSTRB' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem4_WLAST' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem4_WLAST' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem4_WID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem4_WID' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem4_WUSER' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem4_WUSER' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem4_ARVALID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem4_ARVALID' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem4_ARREADY' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem4_ARADDR' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem4_ARADDR' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem4_ARID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem4_ARID' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem4_ARLEN' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem4_ARLEN' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem4_ARSIZE' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem4_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem4_ARBURST' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem4_ARBURST' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem4_ARLOCK' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem4_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem4_ARCACHE' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem4_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem4_ARPROT' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem4_ARPROT' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem4_ARQOS' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem4_ARQOS' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem4_ARREGION' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem4_ARREGION' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem4_ARUSER' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem4_ARUSER' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem4_RVALID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem4_RREADY' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem4_RREADY' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem4_RDATA' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem4_RLAST' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem4_RID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem4_RUSER' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem4_RRESP' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem4_BVALID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem4_BREADY' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem4_BREADY' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem4_BRESP' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem4_BID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem4_BUSER' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem5_AWVALID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem5_AWVALID' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem5_AWREADY' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem5_AWADDR' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem5_AWADDR' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem5_AWID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem5_AWID' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem5_AWLEN' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem5_AWLEN' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem5_AWSIZE' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem5_AWSIZE' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem5_AWBURST' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem5_AWBURST' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem5_AWLOCK' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem5_AWLOCK' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem5_AWCACHE' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem5_AWCACHE' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem5_AWPROT' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem5_AWPROT' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem5_AWQOS' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem5_AWQOS' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem5_AWREGION' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem5_AWREGION' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem5_AWUSER' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem5_AWUSER' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem5_WVALID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem5_WVALID' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem5_WREADY' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem5_WDATA' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem5_WDATA' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem5_WSTRB' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem5_WSTRB' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem5_WLAST' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem5_WLAST' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem5_WID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem5_WID' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem5_WUSER' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem5_WUSER' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem5_ARVALID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem5_ARVALID' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem5_ARREADY' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem5_ARADDR' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem5_ARADDR' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem5_ARID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem5_ARID' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem5_ARLEN' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem5_ARLEN' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem5_ARSIZE' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem5_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem5_ARBURST' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem5_ARBURST' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem5_ARLOCK' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem5_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem5_ARCACHE' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem5_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem5_ARPROT' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem5_ARPROT' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem5_ARQOS' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem5_ARQOS' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem5_ARREGION' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem5_ARREGION' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem5_ARUSER' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem5_ARUSER' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem5_RVALID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem5_RREADY' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem5_RREADY' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem5_RDATA' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem5_RLAST' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem5_RID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem5_RUSER' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem5_RRESP' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem5_BVALID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem5_BREADY' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem5_BREADY' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem5_BRESP' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem5_BID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem5_BUSER' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem6_AWVALID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem6_AWVALID' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem6_AWREADY' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem6_AWADDR' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem6_AWADDR' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem6_AWID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem6_AWID' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem6_AWLEN' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem6_AWLEN' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem6_AWSIZE' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem6_AWSIZE' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem6_AWBURST' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem6_AWBURST' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem6_AWLOCK' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem6_AWLOCK' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem6_AWCACHE' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem6_AWCACHE' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem6_AWPROT' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem6_AWPROT' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem6_AWQOS' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem6_AWQOS' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem6_AWREGION' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem6_AWREGION' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem6_AWUSER' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem6_AWUSER' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem6_WVALID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem6_WVALID' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem6_WREADY' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem6_WDATA' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem6_WDATA' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem6_WSTRB' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem6_WSTRB' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem6_WLAST' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem6_WLAST' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem6_WID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem6_WID' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem6_WUSER' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem6_WUSER' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem6_ARVALID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem6_ARVALID' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem6_ARREADY' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem6_ARADDR' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem6_ARADDR' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem6_ARID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem6_ARID' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem6_ARLEN' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem6_ARLEN' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem6_ARSIZE' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem6_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem6_ARBURST' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem6_ARBURST' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem6_ARLOCK' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem6_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem6_ARCACHE' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem6_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem6_ARPROT' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem6_ARPROT' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem6_ARQOS' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem6_ARQOS' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem6_ARREGION' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem6_ARREGION' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem6_ARUSER' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem6_ARUSER' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem6_RVALID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem6_RREADY' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem6_RREADY' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem6_RDATA' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem6_RLAST' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem6_RID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem6_RUSER' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem6_RRESP' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem6_BVALID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem6_BREADY' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem6_BREADY' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem6_BRESP' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem6_BID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem6_BUSER' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem7_AWVALID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem7_AWVALID' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem7_AWREADY' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem7_AWADDR' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem7_AWADDR' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem7_AWID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem7_AWID' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem7_AWLEN' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem7_AWLEN' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem7_AWSIZE' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem7_AWSIZE' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem7_AWBURST' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem7_AWBURST' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem7_AWLOCK' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem7_AWLOCK' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem7_AWCACHE' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem7_AWCACHE' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem7_AWPROT' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem7_AWPROT' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem7_AWQOS' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem7_AWQOS' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem7_AWREGION' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem7_AWREGION' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem7_AWUSER' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem7_AWUSER' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem7_WVALID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem7_WVALID' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem7_WREADY' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem7_WDATA' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem7_WDATA' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem7_WSTRB' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem7_WSTRB' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem7_WLAST' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem7_WLAST' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem7_WID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem7_WID' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem7_WUSER' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem7_WUSER' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem7_ARVALID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem7_ARVALID' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem7_ARREADY' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem7_ARADDR' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem7_ARADDR' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem7_ARID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem7_ARID' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem7_ARLEN' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem7_ARLEN' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem7_ARSIZE' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem7_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem7_ARBURST' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem7_ARBURST' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem7_ARLOCK' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem7_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem7_ARCACHE' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem7_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem7_ARPROT' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem7_ARPROT' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem7_ARQOS' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem7_ARQOS' to 0.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2 (64-bit)
Tool Version Limit: 2019.12
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 4ns.
INFO: [HLS 200-1611] Setting target device to 'xcu280-fsvh2892-2L-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_latency=0
INFO: [HLS 200-1464] Running solution command: config_export -format=xo
INFO: [HLS 200-1464] Running solution command: config_export -output=build_fpga/spmm_hls.xo
INFO: [HLS 200-1510] Running: set_part xcu280-fsvh2892-2L-e 
INFO: [HLS 200-1510] Running: create_clock -period 4.0 -name default 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.01 seconds. CPU system time: 0.01 seconds. Elapsed time: 10.04 seconds; current allocated memory: 732.820 MB.
INFO: [HLS 200-10] Analyzing design file 'src/spmm_device_fpga.cpp' ... 
WARNING: [HLS 214-109] As the loop counter is not increased by 1, the compiler may not successfully process the dataflow loop (src/spmm_device_fpga.cpp:198:29)
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body (src/spmm_device_fpga.cpp:200:46)
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body (src/spmm_device_fpga.cpp:201:19)
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body (src/spmm_device_fpga.cpp:201:29)
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body (src/spmm_device_fpga.cpp:202:19)
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body (src/spmm_device_fpga.cpp:202:29)
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body (src/spmm_device_fpga.cpp:203:19)
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body (src/spmm_device_fpga.cpp:203:29)
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body (src/spmm_device_fpga.cpp:204:19)
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body (src/spmm_device_fpga.cpp:204:29)
WARNING: [HLS 200-471] Dataflow form checks found 10 issue(s) in file src/spmm_device_fpga.cpp
WARNING: [HLS 207-5292] unused parameter 'row_ptr' (src/spmm_device_fpga.cpp:27:20)
WARNING: [HLS 207-1017] unknown pragma ignored (src/spmm_device_fpga.cpp:108:9)
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 3.59 seconds. CPU system time: 0.59 seconds. Elapsed time: 4.21 seconds; current allocated memory: 733.027 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-291] Loop 'VITIS_LOOP_114_1' is marked as complete unroll implied by the pipeline pragma (src/spmm_device_fpga.cpp:114:31)
INFO: [HLS 214-291] Loop 'compare_all' is marked as complete unroll implied by the pipeline pragma (src/spmm_device_fpga.cpp:69:13)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_94_1' (src/spmm_device_fpga.cpp:94:22) in function 'set_tile_broadcast' completely with a factor of 4 (src/spmm_device_fpga.cpp:33:0)
INFO: [HLS 214-186] Unrolling loop 'compare_all' (src/spmm_device_fpga.cpp:69:13) in function 'set_tile_broadcast' completely with a factor of 4 (src/spmm_device_fpga.cpp:33:0)
INFO: [HLS 214-178] Inlining function 'dfm(Sp_value*, bool*, float*, unsigned int&, float const*, unsigned int)' into 'pu_kernel(hls::stream<TilePkt, 0>&, float const*, unsigned int)' (src/spmm_device_fpga.cpp:128:0)
INFO: [HLS 214-248] Applying array_partition to 'seen_y': Complete partitioning on dimension 1. (src/spmm_device_fpga.cpp:38:10)
INFO: [HLS 214-248] Applying array_partition to 'seen_v': Complete partitioning on dimension 1. (src/spmm_device_fpga.cpp:39:10)
INFO: [HLS 214-248] Applying array_partition to 's': Complete partitioning on dimension 1. (src/spmm_device_fpga.cpp:192:23)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 's_0' with compact=bit mode in 388-bits (src/spmm_device_fpga.cpp:192:23)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 's_1' with compact=bit mode in 388-bits (src/spmm_device_fpga.cpp:192:23)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 's_2' with compact=bit mode in 388-bits (src/spmm_device_fpga.cpp:192:23)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 's_3' with compact=bit mode in 388-bits (src/spmm_device_fpga.cpp:192:23)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 3.81 seconds. CPU system time: 0.63 seconds. Elapsed time: 4.44 seconds; current allocated memory: 733.492 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 733.492 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.03 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.04 seconds; current allocated memory: 734.289 MB.
INFO: [HLS 200-10] Checking synthesizability ...
WARNING: [SYNCHK 200-77] The top function 'spmm_hls' (src/spmm_device_fpga.cpp:151) has no outputs. Possible cause(s) are: (1) Output parameters are passed by value; (2) intended outputs (parameters or global variables) are never written; (3) there are infinite loops.
INFO: [SYNCHK 200-10] 0 error(s), 1 warning(s).
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 734.621 MB.
INFO: [XFORM 203-721] Extract dataflow region from loop row_loop (src/spmm_device_fpga.cpp:200)  of function 'spmm_hls'.
WARNING: [XFORM 203-713] Disabling dataflow-in-loop for loop row_loop at src/spmm_device_fpga.cpp:200 in function 'spmm_hls': cannot recognize loop index variable. The generated RTL may not be functionally correct. Please convert it into a for loop with a fixed iteration count.
INFO: [XFORM 203-712] Applying dataflow to function 'dataflow_in_loop_row_loop' (src/spmm_device_fpga.cpp:193:9), detected/extracted 5 process function(s): 
	 'set_tile_broadcast'
	 'pu_kernel'
	 'pu_kernel.1'
	 'pu_kernel.2'
	 'pu_kernel.3'.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (src/spmm_device_fpga.cpp:82:30) to (src/spmm_device_fpga.cpp:85:13) in function 'set_tile_broadcast'... converting 5 basic blocks.
INFO: [XFORM 203-11] Balancing expressions in function 'set_tile_broadcast' (src/spmm_device_fpga.cpp:38:13)...3 expression(s) balanced.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.16 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.18 seconds; current allocated memory: 757.270 MB.
INFO: [HLS 200-472] Inferring partial write operation for 'pkt.v.value' (src/spmm_device_fpga.cpp:90:18)
INFO: [HLS 200-472] Inferring partial write operation for 'pkt.ref' (src/spmm_device_fpga.cpp:91:20)
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.12 seconds. CPU system time: 0.04 seconds. Elapsed time: 0.16 seconds; current allocated memory: 825.363 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'spmm_hls' ...
WARNING: [SYN 201-103] Legalizing function name 'pu_kernel.1' to 'pu_kernel_1'.
WARNING: [SYN 201-103] Legalizing function name 'pu_kernel.2' to 'pu_kernel_2'.
WARNING: [SYN 201-103] Legalizing function name 'pu_kernel.3' to 'pu_kernel_3'.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'set_tile_broadcast_Pipeline_init_seen' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'init_seen'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, loop 'init_seen'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.04 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.08 seconds; current allocated memory: 826.918 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 826.918 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'set_tile_broadcast_Pipeline_copy_tile_loop' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'copy_tile_loop'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 10, loop 'copy_tile_loop'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.11 seconds. CPU system time: 0 seconds. Elapsed time: 0.1 seconds; current allocated memory: 828.430 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.1 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.11 seconds; current allocated memory: 828.430 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'set_tile_broadcast' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.19 seconds. CPU system time: 0 seconds. Elapsed time: 0.19 seconds; current allocated memory: 828.430 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.15 seconds. CPU system time: 0 seconds. Elapsed time: 0.15 seconds; current allocated memory: 828.430 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'pu_kernel' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.18 seconds. CPU system time: 0 seconds. Elapsed time: 0.19 seconds; current allocated memory: 828.430 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.01 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.01 seconds; current allocated memory: 828.430 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'pu_kernel_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 828.430 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 828.430 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'pu_kernel_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 828.430 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 828.430 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'pu_kernel_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 828.430 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 828.430 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dataflow_in_loop_row_loop' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 828.430 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 828.434 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'spmm_hls' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.18 seconds. CPU system time: 0 seconds. Elapsed time: 0.18 seconds; current allocated memory: 829.516 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 829.516 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'set_tile_broadcast_Pipeline_init_seen' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'set_tile_broadcast_Pipeline_init_seen'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.17 seconds. CPU system time: 0 seconds. Elapsed time: 0.17 seconds; current allocated memory: 829.516 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'set_tile_broadcast_Pipeline_copy_tile_loop' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'set_tile_broadcast_Pipeline_copy_tile_loop' pipeline 'copy_tile_loop' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'set_tile_broadcast_Pipeline_copy_tile_loop'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 831.309 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'set_tile_broadcast' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'set_tile_broadcast'.
INFO: [RTMG 210-278] Implementing memory 'spmm_hls_set_tile_broadcast_pkt_v_value_RAM_AUTO_1R1W' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'spmm_hls_set_tile_broadcast_pkt_ref_RAM_AUTO_1R1W' using auto RAMs.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.4 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.4 seconds; current allocated memory: 834.574 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'pu_kernel' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'pu_kernel'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.3 seconds. CPU system time: 0 seconds. Elapsed time: 0.3 seconds; current allocated memory: 835.723 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'pu_kernel_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'pu_kernel_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.02 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.03 seconds; current allocated memory: 835.961 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'pu_kernel_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'pu_kernel_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 836.227 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'pu_kernel_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'pu_kernel_3'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 836.465 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dataflow_in_loop_row_loop' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_row_loop/m_axi_gmem1_AWVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_row_loop/m_axi_gmem1_AWADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_row_loop/m_axi_gmem1_AWID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_row_loop/m_axi_gmem1_AWLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_row_loop/m_axi_gmem1_AWSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_row_loop/m_axi_gmem1_AWBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_row_loop/m_axi_gmem1_AWLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_row_loop/m_axi_gmem1_AWCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_row_loop/m_axi_gmem1_AWPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_row_loop/m_axi_gmem1_AWQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_row_loop/m_axi_gmem1_AWREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_row_loop/m_axi_gmem1_AWUSER' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_row_loop/m_axi_gmem1_WVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_row_loop/m_axi_gmem1_WDATA' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_row_loop/m_axi_gmem1_WSTRB' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_row_loop/m_axi_gmem1_WLAST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_row_loop/m_axi_gmem1_WID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_row_loop/m_axi_gmem1_WUSER' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_row_loop/m_axi_gmem1_BREADY' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_row_loop/m_axi_gmem2_AWVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_row_loop/m_axi_gmem2_AWADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_row_loop/m_axi_gmem2_AWID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_row_loop/m_axi_gmem2_AWLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_row_loop/m_axi_gmem2_AWSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_row_loop/m_axi_gmem2_AWBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_row_loop/m_axi_gmem2_AWLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_row_loop/m_axi_gmem2_AWCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_row_loop/m_axi_gmem2_AWPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_row_loop/m_axi_gmem2_AWQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_row_loop/m_axi_gmem2_AWREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_row_loop/m_axi_gmem2_AWUSER' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_row_loop/m_axi_gmem2_WVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_row_loop/m_axi_gmem2_WDATA' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_row_loop/m_axi_gmem2_WSTRB' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_row_loop/m_axi_gmem2_WLAST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_row_loop/m_axi_gmem2_WID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_row_loop/m_axi_gmem2_WUSER' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_row_loop/m_axi_gmem2_BREADY' to 0.
INFO: [RTGEN 206-100] Finished creating RTL model for 'dataflow_in_loop_row_loop'.
INFO: [RTMG 210-285] Implementing FIFO 's_01_U(spmm_hls_fifo_w388_d16_A)' using Vivado Default RAMs.
INFO: [RTMG 210-285] Implementing FIFO 's_12_U(spmm_hls_fifo_w388_d16_A)' using Vivado Default RAMs.
INFO: [RTMG 210-285] Implementing FIFO 's_23_U(spmm_hls_fifo_w388_d16_A)' using Vivado Default RAMs.
INFO: [RTMG 210-285] Implementing FIFO 's_34_U(spmm_hls_fifo_w388_d16_A)' using Vivado Default RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_pu_kernel_U0_U(spmm_hls_start_for_pu_kernel_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_pu_kernel_1_U0_U(spmm_hls_start_for_pu_kernel_1_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_pu_kernel_2_U0_U(spmm_hls_start_for_pu_kernel_2_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_pu_kernel_3_U0_U(spmm_hls_start_for_pu_kernel_3_U0)' using Shift Registers.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.12 seconds. CPU system time: 0 seconds. Elapsed time: 0.13 seconds; current allocated memory: 837.840 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'spmm_hls' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'spmm_hls/gmem0' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'spmm_hls/gmem1' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'spmm_hls/gmem2' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'spmm_hls/gmem3' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'spmm_hls/gmem4' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'spmm_hls/gmem5' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'spmm_hls/gmem6' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'spmm_hls/gmem7' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'spmm_hls/N' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'spmm_hls/M' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'spmm_hls/K' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'spmm_hls/nnz' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'spmm_hls/row_ptr' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'spmm_hls/col_idx' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'spmm_hls/a_val' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'spmm_hls/B1' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'spmm_hls/B2' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'spmm_hls/B3' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'spmm_hls/B4' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'spmm_hls/C' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'spmm_hls' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'N', 'M', 'K', 'nnz', 'row_ptr', 'col_idx', 'a_val', 'B1', 'B2', 'B3', 'B4', 'C' to AXI-Lite port control.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem0_AWVALID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem0_AWVALID' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem0_AWREADY' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem0_AWADDR' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem0_AWADDR' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem0_AWID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem0_AWID' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem0_AWLEN' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem0_AWLEN' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem0_AWSIZE' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem0_AWSIZE' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem0_AWBURST' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem0_AWBURST' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem0_AWLOCK' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem0_AWLOCK' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem0_AWCACHE' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem0_AWCACHE' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem0_AWPROT' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem0_AWPROT' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem0_AWQOS' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem0_AWQOS' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem0_AWREGION' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem0_AWREGION' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem0_AWUSER' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem0_AWUSER' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem0_WVALID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem0_WVALID' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem0_WREADY' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem0_WDATA' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem0_WDATA' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem0_WSTRB' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem0_WSTRB' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem0_WLAST' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem0_WLAST' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem0_WID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem0_WID' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem0_WUSER' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem0_WUSER' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem0_ARVALID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem0_ARVALID' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem0_ARREADY' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem0_ARADDR' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem0_ARADDR' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem0_ARID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem0_ARID' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem0_ARLEN' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem0_ARLEN' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem0_ARSIZE' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem0_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem0_ARBURST' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem0_ARBURST' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem0_ARLOCK' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem0_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem0_ARCACHE' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem0_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem0_ARPROT' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem0_ARPROT' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem0_ARQOS' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem0_ARQOS' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem0_ARREGION' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem0_ARREGION' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem0_ARUSER' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem0_ARUSER' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem0_RVALID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem0_RREADY' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem0_RREADY' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem0_RDATA' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem0_RLAST' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem0_RID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem0_RUSER' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem0_RRESP' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem0_BVALID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem0_BREADY' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem0_BREADY' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem0_BRESP' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem0_BID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem0_BUSER' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem3_AWVALID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem3_AWVALID' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem3_AWREADY' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem3_AWADDR' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem3_AWADDR' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem3_AWID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem3_AWID' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem3_AWLEN' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem3_AWLEN' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem3_AWSIZE' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem3_AWSIZE' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem3_AWBURST' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem3_AWBURST' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem3_AWLOCK' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem3_AWLOCK' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem3_AWCACHE' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem3_AWCACHE' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem3_AWPROT' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem3_AWPROT' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem3_AWQOS' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem3_AWQOS' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem3_AWREGION' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem3_AWREGION' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem3_AWUSER' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem3_AWUSER' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem3_WVALID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem3_WVALID' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem3_WREADY' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem3_WDATA' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem3_WDATA' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem3_WSTRB' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem3_WSTRB' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem3_WLAST' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem3_WLAST' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem3_WID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem3_WID' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem3_WUSER' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem3_WUSER' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem3_ARVALID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem3_ARVALID' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem3_ARREADY' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem3_ARADDR' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem3_ARADDR' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem3_ARID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem3_ARID' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem3_ARLEN' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem3_ARLEN' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem3_ARSIZE' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem3_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem3_ARBURST' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem3_ARBURST' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem3_ARLOCK' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem3_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem3_ARCACHE' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem3_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem3_ARPROT' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem3_ARPROT' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem3_ARQOS' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem3_ARQOS' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem3_ARREGION' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem3_ARREGION' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem3_ARUSER' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem3_ARUSER' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem3_RVALID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem3_RREADY' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem3_RREADY' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem3_RDATA' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem3_RLAST' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem3_RID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem3_RUSER' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem3_RRESP' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem3_BVALID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem3_BREADY' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem3_BREADY' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem3_BRESP' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem3_BID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem3_BUSER' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem4_AWVALID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem4_AWVALID' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem4_AWREADY' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem4_AWADDR' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem4_AWADDR' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem4_AWID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem4_AWID' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem4_AWLEN' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem4_AWLEN' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem4_AWSIZE' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem4_AWSIZE' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem4_AWBURST' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem4_AWBURST' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem4_AWLOCK' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem4_AWLOCK' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem4_AWCACHE' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem4_AWCACHE' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem4_AWPROT' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem4_AWPROT' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem4_AWQOS' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem4_AWQOS' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem4_AWREGION' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem4_AWREGION' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem4_AWUSER' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem4_AWUSER' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem4_WVALID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem4_WVALID' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem4_WREADY' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem4_WDATA' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem4_WDATA' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem4_WSTRB' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem4_WSTRB' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem4_WLAST' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem4_WLAST' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem4_WID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem4_WID' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem4_WUSER' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem4_WUSER' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem4_ARVALID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem4_ARVALID' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem4_ARREADY' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem4_ARADDR' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem4_ARADDR' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem4_ARID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem4_ARID' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem4_ARLEN' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem4_ARLEN' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem4_ARSIZE' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem4_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem4_ARBURST' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem4_ARBURST' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem4_ARLOCK' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem4_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem4_ARCACHE' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem4_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem4_ARPROT' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem4_ARPROT' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem4_ARQOS' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem4_ARQOS' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem4_ARREGION' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem4_ARREGION' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem4_ARUSER' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem4_ARUSER' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem4_RVALID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem4_RREADY' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem4_RREADY' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem4_RDATA' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem4_RLAST' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem4_RID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem4_RUSER' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem4_RRESP' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem4_BVALID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem4_BREADY' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem4_BREADY' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem4_BRESP' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem4_BID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem4_BUSER' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem5_AWVALID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem5_AWVALID' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem5_AWREADY' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem5_AWADDR' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem5_AWADDR' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem5_AWID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem5_AWID' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem5_AWLEN' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem5_AWLEN' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem5_AWSIZE' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem5_AWSIZE' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem5_AWBURST' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem5_AWBURST' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem5_AWLOCK' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem5_AWLOCK' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem5_AWCACHE' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem5_AWCACHE' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem5_AWPROT' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem5_AWPROT' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem5_AWQOS' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem5_AWQOS' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem5_AWREGION' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem5_AWREGION' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem5_AWUSER' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem5_AWUSER' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem5_WVALID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem5_WVALID' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem5_WREADY' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem5_WDATA' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem5_WDATA' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem5_WSTRB' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem5_WSTRB' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem5_WLAST' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem5_WLAST' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem5_WID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem5_WID' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem5_WUSER' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem5_WUSER' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem5_ARVALID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem5_ARVALID' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem5_ARREADY' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem5_ARADDR' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem5_ARADDR' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem5_ARID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem5_ARID' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem5_ARLEN' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem5_ARLEN' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem5_ARSIZE' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem5_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem5_ARBURST' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem5_ARBURST' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem5_ARLOCK' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem5_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem5_ARCACHE' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem5_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem5_ARPROT' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem5_ARPROT' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem5_ARQOS' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem5_ARQOS' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem5_ARREGION' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem5_ARREGION' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem5_ARUSER' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem5_ARUSER' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem5_RVALID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem5_RREADY' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem5_RREADY' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem5_RDATA' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem5_RLAST' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem5_RID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem5_RUSER' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem5_RRESP' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem5_BVALID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem5_BREADY' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem5_BREADY' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem5_BRESP' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem5_BID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem5_BUSER' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem6_AWVALID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem6_AWVALID' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem6_AWREADY' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem6_AWADDR' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem6_AWADDR' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem6_AWID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem6_AWID' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem6_AWLEN' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem6_AWLEN' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem6_AWSIZE' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem6_AWSIZE' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem6_AWBURST' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem6_AWBURST' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem6_AWLOCK' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem6_AWLOCK' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem6_AWCACHE' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem6_AWCACHE' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem6_AWPROT' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem6_AWPROT' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem6_AWQOS' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem6_AWQOS' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem6_AWREGION' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem6_AWREGION' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem6_AWUSER' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem6_AWUSER' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem6_WVALID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem6_WVALID' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem6_WREADY' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem6_WDATA' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem6_WDATA' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem6_WSTRB' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem6_WSTRB' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem6_WLAST' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem6_WLAST' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem6_WID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem6_WID' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem6_WUSER' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem6_WUSER' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem6_ARVALID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem6_ARVALID' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem6_ARREADY' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem6_ARADDR' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem6_ARADDR' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem6_ARID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem6_ARID' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem6_ARLEN' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem6_ARLEN' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem6_ARSIZE' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem6_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem6_ARBURST' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem6_ARBURST' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem6_ARLOCK' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem6_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem6_ARCACHE' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem6_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem6_ARPROT' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem6_ARPROT' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem6_ARQOS' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem6_ARQOS' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem6_ARREGION' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem6_ARREGION' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem6_ARUSER' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem6_ARUSER' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem6_RVALID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem6_RREADY' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem6_RREADY' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem6_RDATA' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem6_RLAST' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem6_RID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem6_RUSER' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem6_RRESP' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem6_BVALID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem6_BREADY' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem6_BREADY' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem6_BRESP' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem6_BID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem6_BUSER' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem7_AWVALID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem7_AWVALID' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem7_AWREADY' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem7_AWADDR' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem7_AWADDR' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem7_AWID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem7_AWID' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem7_AWLEN' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem7_AWLEN' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem7_AWSIZE' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem7_AWSIZE' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem7_AWBURST' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem7_AWBURST' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem7_AWLOCK' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem7_AWLOCK' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem7_AWCACHE' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem7_AWCACHE' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem7_AWPROT' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem7_AWPROT' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem7_AWQOS' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem7_AWQOS' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem7_AWREGION' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem7_AWREGION' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem7_AWUSER' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem7_AWUSER' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem7_WVALID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem7_WVALID' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem7_WREADY' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem7_WDATA' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem7_WDATA' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem7_WSTRB' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem7_WSTRB' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem7_WLAST' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem7_WLAST' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem7_WID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem7_WID' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem7_WUSER' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem7_WUSER' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem7_ARVALID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem7_ARVALID' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem7_ARREADY' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem7_ARADDR' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem7_ARADDR' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem7_ARID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem7_ARID' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem7_ARLEN' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem7_ARLEN' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem7_ARSIZE' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem7_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem7_ARBURST' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem7_ARBURST' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem7_ARLOCK' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem7_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem7_ARCACHE' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem7_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem7_ARPROT' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem7_ARPROT' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem7_ARQOS' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem7_ARQOS' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem7_ARREGION' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem7_ARREGION' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem7_ARUSER' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem7_ARUSER' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem7_RVALID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem7_RREADY' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem7_RREADY' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem7_RDATA' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2 (64-bit)
Tool Version Limit: 2019.12
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 4ns.
INFO: [HLS 200-1611] Setting target device to 'xcu280-fsvh2892-2L-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_latency=0
INFO: [HLS 200-1464] Running solution command: config_export -format=xo
INFO: [HLS 200-1464] Running solution command: config_export -output=build_fpga/spmm_hls.xo
INFO: [HLS 200-1510] Running: set_part xcu280-fsvh2892-2L-e 
INFO: [HLS 200-1510] Running: create_clock -period 4.0 -name default 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.02 seconds. CPU system time: 0.01 seconds. Elapsed time: 10.04 seconds; current allocated memory: 732.820 MB.
INFO: [HLS 200-10] Analyzing design file 'src/spmm_device_fpga.cpp' ... 
WARNING: [HLS 214-109] As the loop counter is not increased by 1, the compiler may not successfully process the dataflow loop (src/spmm_device_fpga.cpp:199:29)
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body (src/spmm_device_fpga.cpp:201:46)
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body (src/spmm_device_fpga.cpp:202:19)
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body (src/spmm_device_fpga.cpp:202:29)
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body (src/spmm_device_fpga.cpp:203:19)
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body (src/spmm_device_fpga.cpp:203:29)
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body (src/spmm_device_fpga.cpp:204:19)
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body (src/spmm_device_fpga.cpp:204:29)
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body (src/spmm_device_fpga.cpp:205:19)
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body (src/spmm_device_fpga.cpp:205:29)
WARNING: [HLS 200-471] Dataflow form checks found 10 issue(s) in file src/spmm_device_fpga.cpp
WARNING: [HLS 207-5292] unused parameter 'row_ptr' (src/spmm_device_fpga.cpp:27:20)
WARNING: [HLS 207-1017] unknown pragma ignored (src/spmm_device_fpga.cpp:108:9)
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 3.46 seconds. CPU system time: 0.6 seconds. Elapsed time: 4.09 seconds; current allocated memory: 733.027 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-291] Loop 'VITIS_LOOP_114_1' is marked as complete unroll implied by the pipeline pragma (src/spmm_device_fpga.cpp:114:31)
INFO: [HLS 214-291] Loop 'compare_all' is marked as complete unroll implied by the pipeline pragma (src/spmm_device_fpga.cpp:69:13)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_94_1' (src/spmm_device_fpga.cpp:94:22) in function 'set_tile_broadcast' completely with a factor of 4 (src/spmm_device_fpga.cpp:33:0)
INFO: [HLS 214-186] Unrolling loop 'compare_all' (src/spmm_device_fpga.cpp:69:13) in function 'set_tile_broadcast' completely with a factor of 4 (src/spmm_device_fpga.cpp:33:0)
INFO: [HLS 214-178] Inlining function 'dfm(Sp_value*, bool*, float*, unsigned int&, float const*, unsigned int)' into 'pu_kernel(hls::stream<TilePkt, 0>&, float const*, unsigned int)' (src/spmm_device_fpga.cpp:128:0)
INFO: [HLS 214-248] Applying array_partition to 'seen_y': Complete partitioning on dimension 1. (src/spmm_device_fpga.cpp:38:10)
INFO: [HLS 214-248] Applying array_partition to 'seen_v': Complete partitioning on dimension 1. (src/spmm_device_fpga.cpp:39:10)
INFO: [HLS 214-248] Applying array_partition to 's': Complete partitioning on dimension 1. (src/spmm_device_fpga.cpp:193:23)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 's_0' with compact=bit mode in 388-bits (src/spmm_device_fpga.cpp:193:23)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 's_1' with compact=bit mode in 388-bits (src/spmm_device_fpga.cpp:193:23)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 's_2' with compact=bit mode in 388-bits (src/spmm_device_fpga.cpp:193:23)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 's_3' with compact=bit mode in 388-bits (src/spmm_device_fpga.cpp:193:23)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 3.74 seconds. CPU system time: 0.6 seconds. Elapsed time: 4.35 seconds; current allocated memory: 733.477 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 733.477 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.03 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.05 seconds; current allocated memory: 734.273 MB.
INFO: [HLS 200-10] Checking synthesizability ...
WARNING: [SYNCHK 200-77] The top function 'spmm_hls' (src/spmm_device_fpga.cpp:152) has no outputs. Possible cause(s) are: (1) Output parameters are passed by value; (2) intended outputs (parameters or global variables) are never written; (3) there are infinite loops.
INFO: [SYNCHK 200-10] 0 error(s), 1 warning(s).
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 734.609 MB.
INFO: [XFORM 203-721] Extract dataflow region from loop row_loop (src/spmm_device_fpga.cpp:201)  of function 'spmm_hls'.
WARNING: [XFORM 203-713] Disabling dataflow-in-loop for loop row_loop at src/spmm_device_fpga.cpp:201 in function 'spmm_hls': cannot recognize loop index variable. The generated RTL may not be functionally correct. Please convert it into a for loop with a fixed iteration count.
INFO: [XFORM 203-712] Applying dataflow to function 'dataflow_in_loop_row_loop' (src/spmm_device_fpga.cpp:194:9), detected/extracted 5 process function(s): 
	 'set_tile_broadcast'
	 'pu_kernel'
	 'pu_kernel.1'
	 'pu_kernel.2'
	 'pu_kernel.3'.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (src/spmm_device_fpga.cpp:82:30) to (src/spmm_device_fpga.cpp:85:13) in function 'set_tile_broadcast'... converting 5 basic blocks.
INFO: [XFORM 203-11] Balancing expressions in function 'set_tile_broadcast' (src/spmm_device_fpga.cpp:38:13)...3 expression(s) balanced.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.16 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.18 seconds; current allocated memory: 757.270 MB.
INFO: [HLS 200-472] Inferring partial write operation for 'pkt.v.value' (src/spmm_device_fpga.cpp:90:18)
INFO: [HLS 200-472] Inferring partial write operation for 'pkt.ref' (src/spmm_device_fpga.cpp:91:20)
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.12 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.16 seconds; current allocated memory: 825.359 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'spmm_hls' ...
WARNING: [SYN 201-103] Legalizing function name 'pu_kernel.1' to 'pu_kernel_1'.
WARNING: [SYN 201-103] Legalizing function name 'pu_kernel.2' to 'pu_kernel_2'.
WARNING: [SYN 201-103] Legalizing function name 'pu_kernel.3' to 'pu_kernel_3'.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'set_tile_broadcast_Pipeline_init_seen' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'init_seen'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, loop 'init_seen'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.04 seconds. CPU system time: 0.04 seconds. Elapsed time: 0.07 seconds; current allocated memory: 826.918 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 826.918 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'set_tile_broadcast_Pipeline_copy_tile_loop' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'copy_tile_loop'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 10, loop 'copy_tile_loop'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.11 seconds. CPU system time: 0 seconds. Elapsed time: 0.1 seconds; current allocated memory: 828.414 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.1 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.11 seconds; current allocated memory: 828.414 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'set_tile_broadcast' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.18 seconds. CPU system time: 0 seconds. Elapsed time: 0.18 seconds; current allocated memory: 828.414 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.14 seconds. CPU system time: 0 seconds. Elapsed time: 0.14 seconds; current allocated memory: 828.414 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'pu_kernel' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.17 seconds. CPU system time: 0 seconds. Elapsed time: 0.18 seconds; current allocated memory: 828.414 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 828.414 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'pu_kernel_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 828.414 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 828.414 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'pu_kernel_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 828.414 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 828.414 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'pu_kernel_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 828.414 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 828.414 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dataflow_in_loop_row_loop' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 828.414 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 828.434 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'spmm_hls' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.17 seconds. CPU system time: 0 seconds. Elapsed time: 0.18 seconds; current allocated memory: 829.523 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 829.523 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'set_tile_broadcast_Pipeline_init_seen' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'set_tile_broadcast_Pipeline_init_seen'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.16 seconds. CPU system time: 0 seconds. Elapsed time: 0.16 seconds; current allocated memory: 829.523 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'set_tile_broadcast_Pipeline_copy_tile_loop' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'set_tile_broadcast_Pipeline_copy_tile_loop' pipeline 'copy_tile_loop' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'set_tile_broadcast_Pipeline_copy_tile_loop'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 831.332 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'set_tile_broadcast' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'set_tile_broadcast'.
INFO: [RTMG 210-278] Implementing memory 'spmm_hls_set_tile_broadcast_pkt_v_value_RAM_AUTO_1R1W' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'spmm_hls_set_tile_broadcast_pkt_ref_RAM_AUTO_1R1W' using auto RAMs.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.4 seconds. CPU system time: 0 seconds. Elapsed time: 0.4 seconds; current allocated memory: 834.578 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'pu_kernel' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'pu_kernel'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.29 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.3 seconds; current allocated memory: 835.730 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'pu_kernel_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'pu_kernel_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 835.965 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'pu_kernel_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'pu_kernel_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 836.234 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'pu_kernel_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'pu_kernel_3'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 836.473 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dataflow_in_loop_row_loop' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_row_loop/m_axi_gmem1_AWVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_row_loop/m_axi_gmem1_AWADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_row_loop/m_axi_gmem1_AWID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_row_loop/m_axi_gmem1_AWLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_row_loop/m_axi_gmem1_AWSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_row_loop/m_axi_gmem1_AWBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_row_loop/m_axi_gmem1_AWLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_row_loop/m_axi_gmem1_AWCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_row_loop/m_axi_gmem1_AWPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_row_loop/m_axi_gmem1_AWQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_row_loop/m_axi_gmem1_AWREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_row_loop/m_axi_gmem1_AWUSER' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_row_loop/m_axi_gmem1_WVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_row_loop/m_axi_gmem1_WDATA' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_row_loop/m_axi_gmem1_WSTRB' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_row_loop/m_axi_gmem1_WLAST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_row_loop/m_axi_gmem1_WID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_row_loop/m_axi_gmem1_WUSER' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_row_loop/m_axi_gmem1_BREADY' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_row_loop/m_axi_gmem2_AWVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_row_loop/m_axi_gmem2_AWADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_row_loop/m_axi_gmem2_AWID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_row_loop/m_axi_gmem2_AWLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_row_loop/m_axi_gmem2_AWSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_row_loop/m_axi_gmem2_AWBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_row_loop/m_axi_gmem2_AWLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_row_loop/m_axi_gmem2_AWCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_row_loop/m_axi_gmem2_AWPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_row_loop/m_axi_gmem2_AWQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_row_loop/m_axi_gmem2_AWREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_row_loop/m_axi_gmem2_AWUSER' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_row_loop/m_axi_gmem2_WVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_row_loop/m_axi_gmem2_WDATA' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_row_loop/m_axi_gmem2_WSTRB' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_row_loop/m_axi_gmem2_WLAST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_row_loop/m_axi_gmem2_WID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_row_loop/m_axi_gmem2_WUSER' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_row_loop/m_axi_gmem2_BREADY' to 0.
INFO: [RTGEN 206-100] Finished creating RTL model for 'dataflow_in_loop_row_loop'.
INFO: [RTMG 210-285] Implementing FIFO 's_01_U(spmm_hls_fifo_w388_d16_A)' using Vivado Default RAMs.
INFO: [RTMG 210-285] Implementing FIFO 's_12_U(spmm_hls_fifo_w388_d16_A)' using Vivado Default RAMs.
INFO: [RTMG 210-285] Implementing FIFO 's_23_U(spmm_hls_fifo_w388_d16_A)' using Vivado Default RAMs.
INFO: [RTMG 210-285] Implementing FIFO 's_34_U(spmm_hls_fifo_w388_d16_A)' using Vivado Default RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_pu_kernel_U0_U(spmm_hls_start_for_pu_kernel_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_pu_kernel_1_U0_U(spmm_hls_start_for_pu_kernel_1_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_pu_kernel_2_U0_U(spmm_hls_start_for_pu_kernel_2_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_pu_kernel_3_U0_U(spmm_hls_start_for_pu_kernel_3_U0)' using Shift Registers.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.11 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.12 seconds; current allocated memory: 837.848 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'spmm_hls' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'spmm_hls/gmem0' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'spmm_hls/gmem1' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'spmm_hls/gmem2' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'spmm_hls/gmem3' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'spmm_hls/gmem4' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'spmm_hls/gmem5' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'spmm_hls/gmem6' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'spmm_hls/gmem7' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'spmm_hls/N' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'spmm_hls/M' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'spmm_hls/K' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'spmm_hls/nnz' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'spmm_hls/row_ptr' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'spmm_hls/col_idx' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'spmm_hls/a_val' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'spmm_hls/B1' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'spmm_hls/B2' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'spmm_hls/B3' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'spmm_hls/B4' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'spmm_hls/C' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'spmm_hls' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'N', 'M', 'K', 'nnz', 'row_ptr', 'col_idx', 'a_val', 'B1', 'B2', 'B3', 'B4', 'C' to AXI-Lite port control.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem0_AWVALID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem0_AWVALID' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem0_AWREADY' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem0_AWADDR' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem0_AWADDR' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem0_AWID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem0_AWID' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem0_AWLEN' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem0_AWLEN' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem0_AWSIZE' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem0_AWSIZE' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem0_AWBURST' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem0_AWBURST' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem0_AWLOCK' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem0_AWLOCK' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem0_AWCACHE' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem0_AWCACHE' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem0_AWPROT' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem0_AWPROT' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem0_AWQOS' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem0_AWQOS' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem0_AWREGION' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem0_AWREGION' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem0_AWUSER' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem0_AWUSER' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem0_WVALID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem0_WVALID' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem0_WREADY' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem0_WDATA' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem0_WDATA' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem0_WSTRB' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem0_WSTRB' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem0_WLAST' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem0_WLAST' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem0_WID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem0_WID' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem0_WUSER' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem0_WUSER' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem0_ARVALID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem0_ARVALID' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem0_ARREADY' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem0_ARADDR' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem0_ARADDR' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem0_ARID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem0_ARID' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem0_ARLEN' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem0_ARLEN' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem0_ARSIZE' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem0_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem0_ARBURST' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem0_ARBURST' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem0_ARLOCK' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem0_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem0_ARCACHE' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem0_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem0_ARPROT' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem0_ARPROT' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem0_ARQOS' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem0_ARQOS' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem0_ARREGION' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem0_ARREGION' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem0_ARUSER' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem0_ARUSER' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem0_RVALID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem0_RREADY' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem0_RREADY' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem0_RDATA' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem0_RLAST' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem0_RID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem0_RUSER' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem0_RRESP' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem0_BVALID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem0_BREADY' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem0_BREADY' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem0_BRESP' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem0_BID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem0_BUSER' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem3_AWVALID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem3_AWVALID' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem3_AWREADY' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem3_AWADDR' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem3_AWADDR' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem3_AWID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem3_AWID' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem3_AWLEN' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem3_AWLEN' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem3_AWSIZE' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem3_AWSIZE' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem3_AWBURST' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem3_AWBURST' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem3_AWLOCK' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem3_AWLOCK' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem3_AWCACHE' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem3_AWCACHE' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem3_AWPROT' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem3_AWPROT' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem3_AWQOS' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem3_AWQOS' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem3_AWREGION' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem3_AWREGION' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem3_AWUSER' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem3_AWUSER' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem3_WVALID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem3_WVALID' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem3_WREADY' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem3_WDATA' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem3_WDATA' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem3_WSTRB' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem3_WSTRB' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem3_WLAST' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem3_WLAST' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem3_WID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem3_WID' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem3_WUSER' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem3_WUSER' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem3_ARVALID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem3_ARVALID' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem3_ARREADY' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem3_ARADDR' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem3_ARADDR' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem3_ARID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem3_ARID' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem3_ARLEN' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem3_ARLEN' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem3_ARSIZE' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem3_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem3_ARBURST' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem3_ARBURST' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem3_ARLOCK' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem3_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem3_ARCACHE' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem3_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem3_ARPROT' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem3_ARPROT' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem3_ARQOS' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem3_ARQOS' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem3_ARREGION' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem3_ARREGION' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem3_ARUSER' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem3_ARUSER' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem3_RVALID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem3_RREADY' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem3_RREADY' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem3_RDATA' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem3_RLAST' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem3_RID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem3_RUSER' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem3_RRESP' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem3_BVALID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem3_BREADY' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem3_BREADY' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem3_BRESP' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem3_BID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem3_BUSER' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem4_AWVALID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem4_AWVALID' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem4_AWREADY' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem4_AWADDR' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem4_AWADDR' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem4_AWID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem4_AWID' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem4_AWLEN' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem4_AWLEN' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem4_AWSIZE' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem4_AWSIZE' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem4_AWBURST' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem4_AWBURST' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem4_AWLOCK' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem4_AWLOCK' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem4_AWCACHE' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem4_AWCACHE' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem4_AWPROT' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem4_AWPROT' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem4_AWQOS' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem4_AWQOS' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem4_AWREGION' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem4_AWREGION' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem4_AWUSER' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem4_AWUSER' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem4_WVALID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem4_WVALID' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem4_WREADY' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem4_WDATA' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem4_WDATA' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem4_WSTRB' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem4_WSTRB' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem4_WLAST' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem4_WLAST' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem4_WID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem4_WID' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem4_WUSER' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem4_WUSER' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem4_ARVALID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem4_ARVALID' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem4_ARREADY' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem4_ARADDR' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem4_ARADDR' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem4_ARID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem4_ARID' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem4_ARLEN' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem4_ARLEN' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem4_ARSIZE' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem4_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem4_ARBURST' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem4_ARBURST' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem4_ARLOCK' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem4_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem4_ARCACHE' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem4_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem4_ARPROT' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem4_ARPROT' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem4_ARQOS' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem4_ARQOS' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem4_ARREGION' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem4_ARREGION' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem4_ARUSER' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem4_ARUSER' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem4_RVALID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem4_RREADY' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem4_RREADY' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem4_RDATA' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem4_RLAST' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem4_RID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem4_RUSER' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem4_RRESP' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem4_BVALID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem4_BREADY' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem4_BREADY' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem4_BRESP' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem4_BID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem4_BUSER' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem5_AWVALID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem5_AWVALID' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem5_AWREADY' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem5_AWADDR' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem5_AWADDR' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem5_AWID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem5_AWID' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem5_AWLEN' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem5_AWLEN' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem5_AWSIZE' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem5_AWSIZE' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem5_AWBURST' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem5_AWBURST' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem5_AWLOCK' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem5_AWLOCK' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem5_AWCACHE' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem5_AWCACHE' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem5_AWPROT' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem5_AWPROT' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem5_AWQOS' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem5_AWQOS' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem5_AWREGION' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem5_AWREGION' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem5_AWUSER' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem5_AWUSER' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem5_WVALID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem5_WVALID' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem5_WREADY' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem5_WDATA' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem5_WDATA' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem5_WSTRB' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem5_WSTRB' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem5_WLAST' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem5_WLAST' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem5_WID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem5_WID' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem5_WUSER' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem5_WUSER' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem5_ARVALID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem5_ARVALID' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem5_ARREADY' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem5_ARADDR' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem5_ARADDR' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem5_ARID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem5_ARID' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem5_ARLEN' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem5_ARLEN' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem5_ARSIZE' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem5_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem5_ARBURST' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem5_ARBURST' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem5_ARLOCK' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem5_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem5_ARCACHE' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem5_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem5_ARPROT' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem5_ARPROT' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem5_ARQOS' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem5_ARQOS' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem5_ARREGION' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem5_ARREGION' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem5_ARUSER' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem5_ARUSER' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem5_RVALID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem5_RREADY' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem5_RREADY' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem5_RDATA' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem5_RLAST' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem5_RID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem5_RUSER' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem5_RRESP' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem5_BVALID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem5_BREADY' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem5_BREADY' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem5_BRESP' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem5_BID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem5_BUSER' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem6_AWVALID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem6_AWVALID' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem6_AWREADY' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem6_AWADDR' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem6_AWADDR' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem6_AWID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem6_AWID' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem6_AWLEN' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem6_AWLEN' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem6_AWSIZE' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem6_AWSIZE' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem6_AWBURST' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem6_AWBURST' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem6_AWLOCK' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem6_AWLOCK' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem6_AWCACHE' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem6_AWCACHE' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem6_AWPROT' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem6_AWPROT' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem6_AWQOS' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem6_AWQOS' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem6_AWREGION' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem6_AWREGION' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem6_AWUSER' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem6_AWUSER' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem6_WVALID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem6_WVALID' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem6_WREADY' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem6_WDATA' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem6_WDATA' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem6_WSTRB' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem6_WSTRB' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem6_WLAST' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem6_WLAST' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem6_WID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem6_WID' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem6_WUSER' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem6_WUSER' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem6_ARVALID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem6_ARVALID' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem6_ARREADY' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem6_ARADDR' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem6_ARADDR' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem6_ARID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem6_ARID' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem6_ARLEN' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem6_ARLEN' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem6_ARSIZE' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem6_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem6_ARBURST' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem6_ARBURST' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem6_ARLOCK' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem6_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem6_ARCACHE' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem6_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem6_ARPROT' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem6_ARPROT' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem6_ARQOS' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem6_ARQOS' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem6_ARREGION' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem6_ARREGION' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem6_ARUSER' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem6_ARUSER' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem6_RVALID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem6_RREADY' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem6_RREADY' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem6_RDATA' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem6_RLAST' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem6_RID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem6_RUSER' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem6_RRESP' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem6_BVALID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem6_BREADY' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem6_BREADY' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem6_BRESP' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem6_BID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem6_BUSER' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem7_AWVALID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem7_AWVALID' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem7_AWREADY' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem7_AWADDR' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem7_AWADDR' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem7_AWID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem7_AWID' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem7_AWLEN' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem7_AWLEN' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem7_AWSIZE' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem7_AWSIZE' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem7_AWBURST' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem7_AWBURST' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem7_AWLOCK' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem7_AWLOCK' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem7_AWCACHE' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem7_AWCACHE' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem7_AWPROT' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem7_AWPROT' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem7_AWQOS' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem7_AWQOS' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem7_AWREGION' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem7_AWREGION' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem7_AWUSER' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem7_AWUSER' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem7_WVALID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem7_WVALID' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem7_WREADY' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem7_WDATA' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem7_WDATA' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem7_WSTRB' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem7_WSTRB' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem7_WLAST' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem7_WLAST' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem7_WID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem7_WID' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem7_WUSER' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem7_WUSER' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem7_ARVALID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem7_ARVALID' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem7_ARREADY' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem7_ARADDR' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem7_ARADDR' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem7_ARID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem7_ARID' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem7_ARLEN' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem7_ARLEN' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem7_ARSIZE' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem7_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem7_ARBURST' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem7_ARBURST' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem7_ARLOCK' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem7_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem7_ARCACHE' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem7_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem7_ARPROT' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem7_ARPROT' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem7_ARQOS' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem7_ARQOS' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem7_ARREGION' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem7_ARREGION' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem7_ARUSER' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem7_ARUSER' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem7_RVALID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem7_RREADY' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem7_RREADY' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem7_RDATA' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2 (64-bit)
Tool Version Limit: 2019.12
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 4ns.
INFO: [HLS 200-1611] Setting target device to 'xcu280-fsvh2892-2L-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_latency=0
INFO: [HLS 200-1464] Running solution command: config_export -format=xo
INFO: [HLS 200-1464] Running solution command: config_export -output=build_fpga/spmm_hls.xo
INFO: [HLS 200-1510] Running: set_part xcu280-fsvh2892-2L-e 
INFO: [HLS 200-1510] Running: create_clock -period 4.0 -name default 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.01 seconds. CPU system time: 0.02 seconds. Elapsed time: 10.04 seconds; current allocated memory: 735.781 MB.
INFO: [HLS 200-10] Analyzing design file 'src/spmm_device_fpga.cpp' ... 
WARNING: [HLS 214-109] As the loop counter is not increased by 1, the compiler may not successfully process the dataflow loop (src/spmm_device_fpga.cpp:219:29)
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body (src/spmm_device_fpga.cpp:221:46)
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body (src/spmm_device_fpga.cpp:222:19)
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body (src/spmm_device_fpga.cpp:222:29)
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body (src/spmm_device_fpga.cpp:223:19)
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body (src/spmm_device_fpga.cpp:223:29)
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body (src/spmm_device_fpga.cpp:224:19)
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body (src/spmm_device_fpga.cpp:224:29)
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body (src/spmm_device_fpga.cpp:225:19)
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body (src/spmm_device_fpga.cpp:225:29)
WARNING: [HLS 200-471] Dataflow form checks found 10 issue(s) in file src/spmm_device_fpga.cpp
WARNING: [HLS 207-5292] unused parameter 'row_ptr' (src/spmm_device_fpga.cpp:27:20)
WARNING: [HLS 207-1017] unknown pragma ignored (src/spmm_device_fpga.cpp:108:9)
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 3.7 seconds. CPU system time: 0.56 seconds. Elapsed time: 4.28 seconds; current allocated memory: 736.023 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-291] Loop 'VITIS_LOOP_114_1' is marked as complete unroll implied by the pipeline pragma (src/spmm_device_fpga.cpp:114:31)
INFO: [HLS 214-291] Loop 'compare_all' is marked as complete unroll implied by the pipeline pragma (src/spmm_device_fpga.cpp:69:13)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_94_1' (src/spmm_device_fpga.cpp:94:22) in function 'set_tile_broadcast' completely with a factor of 4 (src/spmm_device_fpga.cpp:33:0)
INFO: [HLS 214-186] Unrolling loop 'compare_all' (src/spmm_device_fpga.cpp:69:13) in function 'set_tile_broadcast' completely with a factor of 4 (src/spmm_device_fpga.cpp:33:0)
INFO: [HLS 214-178] Inlining function 'dfm(Sp_value*, bool*, float*, unsigned int&, float const*, unsigned int)' into 'pu_kernel(hls::stream<TilePkt, 0>&, float const*, unsigned int)' (src/spmm_device_fpga.cpp:141:0)
INFO: [HLS 214-248] Applying array_partition to 'seen_y': Complete partitioning on dimension 1. (src/spmm_device_fpga.cpp:38:10)
INFO: [HLS 214-248] Applying array_partition to 'seen_v': Complete partitioning on dimension 1. (src/spmm_device_fpga.cpp:39:10)
INFO: [HLS 214-248] Applying array_partition to 's': Complete partitioning on dimension 1. (src/spmm_device_fpga.cpp:213:23)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 's_0' with compact=bit mode in 388-bits (src/spmm_device_fpga.cpp:213:23)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 's_1' with compact=bit mode in 388-bits (src/spmm_device_fpga.cpp:213:23)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 's_2' with compact=bit mode in 388-bits (src/spmm_device_fpga.cpp:213:23)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 's_3' with compact=bit mode in 388-bits (src/spmm_device_fpga.cpp:213:23)
INFO: [HLS 214-115] Multiple burst reads of variable length and bit width 32 in loop 'VITIS_LOOP_114_1'(src/spmm_device_fpga.cpp:114:31) has been inferred on bundle 'gmem3'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (src/spmm_device_fpga.cpp:114:31)
INFO: [HLS 214-115] Multiple burst reads of variable length and bit width 32 in loop 'VITIS_LOOP_114_1'(src/spmm_device_fpga.cpp:114:31) has been inferred on bundle 'gmem4'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (src/spmm_device_fpga.cpp:114:31)
INFO: [HLS 214-115] Multiple burst reads of variable length and bit width 32 in loop 'VITIS_LOOP_114_1'(src/spmm_device_fpga.cpp:114:31) has been inferred on bundle 'gmem5'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (src/spmm_device_fpga.cpp:114:31)
INFO: [HLS 214-115] Multiple burst reads of variable length and bit width 32 in loop 'VITIS_LOOP_114_1'(src/spmm_device_fpga.cpp:114:31) has been inferred on bundle 'gmem6'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (src/spmm_device_fpga.cpp:114:31)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 4.22 seconds. CPU system time: 0.62 seconds. Elapsed time: 4.86 seconds; current allocated memory: 736.852 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 736.852 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.11 seconds. CPU system time: 0 seconds. Elapsed time: 0.11 seconds; current allocated memory: 738.434 MB.
INFO: [HLS 200-10] Checking synthesizability ...
WARNING: [SYNCHK 200-77] The top function 'spmm_hls' (src/spmm_device_fpga.cpp:172) has no outputs. Possible cause(s) are: (1) Output parameters are passed by value; (2) intended outputs (parameters or global variables) are never written; (3) there are infinite loops.
INFO: [SYNCHK 200-10] 0 error(s), 1 warning(s).
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.09 seconds; current allocated memory: 739.445 MB.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_164_1' (src/spmm_device_fpga.cpp:164) in function 'pu_kernel.3' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_164_1' (src/spmm_device_fpga.cpp:164) in function 'pu_kernel.2' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_164_1' (src/spmm_device_fpga.cpp:164) in function 'pu_kernel.1' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_164_1' (src/spmm_device_fpga.cpp:164) in function 'pu_kernel' automatically.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'move_B_to_BRAM' (src/spmm_device_fpga.cpp:146) in function 'pu_kernel.3' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'move_B_to_BRAM' (src/spmm_device_fpga.cpp:146) in function 'pu_kernel.2' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'move_B_to_BRAM' (src/spmm_device_fpga.cpp:146) in function 'pu_kernel.1' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'move_B_to_BRAM' (src/spmm_device_fpga.cpp:146) in function 'pu_kernel' for pipelining.
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'pu_comp' (src/spmm_device_fpga.cpp:125:20).
WARNING: [HLS 200-936] Cannot unroll loop 'VITIS_LOOP_114_1' (src/spmm_device_fpga.cpp:114) in function 'pu_kernel.3': cannot completely unroll a loop with a variable trip count.
WARNING: [HLS 200-936] Cannot unroll loop 'VITIS_LOOP_114_1' (src/spmm_device_fpga.cpp:114) in function 'pu_kernel.2': cannot completely unroll a loop with a variable trip count.
WARNING: [HLS 200-936] Cannot unroll loop 'VITIS_LOOP_114_1' (src/spmm_device_fpga.cpp:114) in function 'pu_kernel.1': cannot completely unroll a loop with a variable trip count.
WARNING: [HLS 200-936] Cannot unroll loop 'VITIS_LOOP_114_1' (src/spmm_device_fpga.cpp:114) in function 'pu_kernel': cannot completely unroll a loop with a variable trip count.
WARNING: [HLS 200-936] Cannot unroll loop 'VITIS_LOOP_130_1' (src/spmm_device_fpga.cpp:130) in function 'pu_comp': cannot completely unroll a loop with a variable trip count.
INFO: [XFORM 203-721] Extract dataflow region from loop row_loop (src/spmm_device_fpga.cpp:221)  of function 'spmm_hls'.
WARNING: [XFORM 203-713] Disabling dataflow-in-loop for loop row_loop at src/spmm_device_fpga.cpp:221 in function 'spmm_hls': cannot recognize loop index variable. The generated RTL may not be functionally correct. Please convert it into a for loop with a fixed iteration count.
INFO: [XFORM 203-712] Applying dataflow to function 'dataflow_in_loop_row_loop' (src/spmm_device_fpga.cpp:214:9), detected/extracted 5 process function(s): 
	 'set_tile_broadcast'
	 'pu_kernel'
	 'pu_kernel.1'
	 'pu_kernel.2'
	 'pu_kernel.3'.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (src/spmm_device_fpga.cpp:82:30) to (src/spmm_device_fpga.cpp:85:13) in function 'set_tile_broadcast'... converting 5 basic blocks.
INFO: [XFORM 203-11] Balancing expressions in function 'set_tile_broadcast' (src/spmm_device_fpga.cpp:38:13)...3 expression(s) balanced.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.31 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.32 seconds; current allocated memory: 763.832 MB.
WARNING: [HLS 200-960] Cannot flatten loop 'move_B_to_BRAM' (src/spmm_device_fpga.cpp:146:10) in function 'pu_kernel.3' the outer loop is not a perfect loop because there is nontrivial logic before entering the inner loop.
WARNING: [HLS 200-960] Cannot flatten loop 'move_B_to_BRAM' (src/spmm_device_fpga.cpp:146:10) in function 'pu_kernel.2' the outer loop is not a perfect loop because there is nontrivial logic before entering the inner loop.
WARNING: [HLS 200-960] Cannot flatten loop 'move_B_to_BRAM' (src/spmm_device_fpga.cpp:146:10) in function 'pu_kernel.1' the outer loop is not a perfect loop because there is nontrivial logic before entering the inner loop.
WARNING: [HLS 200-960] Cannot flatten loop 'move_B_to_BRAM' (src/spmm_device_fpga.cpp:146:10) in function 'pu_kernel' the outer loop is not a perfect loop because there is nontrivial logic before entering the inner loop.
INFO: [HLS 200-472] Inferring partial write operation for 'pkt.v.value' (src/spmm_device_fpga.cpp:90:18)
INFO: [HLS 200-472] Inferring partial write operation for 'pkt.ref' (src/spmm_device_fpga.cpp:91:20)
INFO: [HLS 200-472] Inferring partial write operation for 'p.v.value' (src/spmm_device_fpga.cpp:151:20)
INFO: [HLS 200-472] Inferring partial write operation for 'tile.value' (src/spmm_device_fpga.cpp:156:10)
INFO: [HLS 200-472] Inferring partial write operation for 'tile_ref' (src/spmm_device_fpga.cpp:157:21)
INFO: [HLS 200-472] Inferring partial write operation for 'Dbuf' (src/spmm_device_fpga.cpp:116:17)
INFO: [HLS 200-472] Inferring partial write operation for 'p.v.value' (src/spmm_device_fpga.cpp:151:20)
INFO: [HLS 200-472] Inferring partial write operation for 'tile.value' (src/spmm_device_fpga.cpp:156:10)
INFO: [HLS 200-472] Inferring partial write operation for 'tile_ref' (src/spmm_device_fpga.cpp:157:21)
INFO: [HLS 200-472] Inferring partial write operation for 'Dbuf' (src/spmm_device_fpga.cpp:116:17)
INFO: [HLS 200-472] Inferring partial write operation for 'p.v.value' (src/spmm_device_fpga.cpp:151:20)
INFO: [HLS 200-472] Inferring partial write operation for 'tile.value' (src/spmm_device_fpga.cpp:156:10)
INFO: [HLS 200-472] Inferring partial write operation for 'tile_ref' (src/spmm_device_fpga.cpp:157:21)
INFO: [HLS 200-472] Inferring partial write operation for 'Dbuf' (src/spmm_device_fpga.cpp:116:17)
INFO: [HLS 200-472] Inferring partial write operation for 'p.v.value' (src/spmm_device_fpga.cpp:151:20)
INFO: [HLS 200-472] Inferring partial write operation for 'tile.value' (src/spmm_device_fpga.cpp:156:10)
INFO: [HLS 200-472] Inferring partial write operation for 'tile_ref' (src/spmm_device_fpga.cpp:157:21)
INFO: [HLS 200-472] Inferring partial write operation for 'Dbuf' (src/spmm_device_fpga.cpp:116:17)
INFO: [HLS 200-472] Inferring partial write operation for 'res' (src/spmm_device_fpga.cpp:132:9)
WARNING: [HLS 200-1449] Process pu_kernel has both a predecessor and reads an input from its caller (see the GUI dataflow viewer). This may lead to lower throughput. Consider copying this input via a predecessor process.
WARNING: [HLS 200-1449] Process pu_kernel.1 has both a predecessor and reads an input from its caller (see the GUI dataflow viewer). This may lead to lower throughput. Consider copying this input via a predecessor process.
WARNING: [HLS 200-1449] Process pu_kernel.2 has both a predecessor and reads an input from its caller (see the GUI dataflow viewer). This may lead to lower throughput. Consider copying this input via a predecessor process.
WARNING: [HLS 200-1449] Process pu_kernel.3 has both a predecessor and reads an input from its caller (see the GUI dataflow viewer). This may lead to lower throughput. Consider copying this input via a predecessor process.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.24 seconds. CPU system time: 0.05 seconds. Elapsed time: 0.29 seconds; current allocated memory: 921.023 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'spmm_hls' ...
WARNING: [SYN 201-103] Legalizing function name 'pu_kernel.1_Pipeline_pu_save_stream_into_pu' to 'pu_kernel_1_Pipeline_pu_save_stream_into_pu'.
WARNING: [SYN 201-103] Legalizing function name 'pu_kernel.1_Pipeline_VITIS_LOOP_164_1' to 'pu_kernel_1_Pipeline_VITIS_LOOP_164_1'.
WARNING: [SYN 201-103] Legalizing function name 'pu_kernel.1' to 'pu_kernel_1'.
WARNING: [SYN 201-103] Legalizing function name 'pu_kernel.2_Pipeline_pu_save_stream_into_pu' to 'pu_kernel_2_Pipeline_pu_save_stream_into_pu'.
WARNING: [SYN 201-103] Legalizing function name 'pu_kernel.2_Pipeline_VITIS_LOOP_164_1' to 'pu_kernel_2_Pipeline_VITIS_LOOP_164_1'.
WARNING: [SYN 201-103] Legalizing function name 'pu_kernel.2' to 'pu_kernel_2'.
WARNING: [SYN 201-103] Legalizing function name 'pu_kernel.3_Pipeline_pu_save_stream_into_pu' to 'pu_kernel_3_Pipeline_pu_save_stream_into_pu'.
WARNING: [SYN 201-103] Legalizing function name 'pu_kernel.3_Pipeline_VITIS_LOOP_164_1' to 'pu_kernel_3_Pipeline_VITIS_LOOP_164_1'.
WARNING: [SYN 201-103] Legalizing function name 'pu_kernel.3' to 'pu_kernel_3'.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'set_tile_broadcast_Pipeline_init_seen' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'init_seen'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, loop 'init_seen'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.06 seconds. CPU system time: 0.04 seconds. Elapsed time: 0.1 seconds; current allocated memory: 922.695 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 922.695 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'set_tile_broadcast_Pipeline_copy_tile_loop' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'copy_tile_loop'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 10, loop 'copy_tile_loop'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.11 seconds. CPU system time: 0 seconds. Elapsed time: 0.11 seconds; current allocated memory: 924.133 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.11 seconds. CPU system time: 0 seconds. Elapsed time: 0.12 seconds; current allocated memory: 924.133 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'set_tile_broadcast' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.19 seconds. CPU system time: 0 seconds. Elapsed time: 0.2 seconds; current allocated memory: 924.133 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.14 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.14 seconds; current allocated memory: 924.133 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'pu_kernel_Pipeline_pu_save_stream_into_pu' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'pu_save_stream_into_pu'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'pu_save_stream_into_pu'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.2 seconds. CPU system time: 0 seconds. Elapsed time: 0.22 seconds; current allocated memory: 924.559 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 924.559 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'pu_comp' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=mul) to 3 in order to utilize available DSP registers.
WARNING: [SCHED 204-65] Unable to satisfy pipeline directive for function 'pu_comp': contains subloop(s) that are not unrolled.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 924.895 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 924.895 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'pu_kernel_Pipeline_VITIS_LOOP_164_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [SCHED 204-67] Unable to satisfy pipeline directive for loop 'VITIS_LOOP_164_1': contains subfunction 'pu_comp' which is not pipelined.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 925.184 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 925.184 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'pu_kernel' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [SCHED 204-65] Unable to satisfy pipeline directive for loop 'move_B_to_BRAM': contains subloop(s) that are not unrolled or flattened.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.18 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.18 seconds; current allocated memory: 925.922 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
WARNING: [BIND 205-102] The specified resource core for memory 'Dbuf' will be ignored if a simpler one can be used.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.23 seconds. CPU system time: 0 seconds. Elapsed time: 0.24 seconds; current allocated memory: 925.922 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'pu_kernel_1_Pipeline_pu_save_stream_into_pu' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'pu_save_stream_into_pu'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'pu_save_stream_into_pu'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.21 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.23 seconds; current allocated memory: 926.410 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 926.410 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'pu_kernel_1_Pipeline_VITIS_LOOP_164_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [SCHED 204-67] Unable to satisfy pipeline directive for loop 'VITIS_LOOP_164_1': contains subfunction 'pu_comp' which is not pipelined.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.06 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.07 seconds; current allocated memory: 926.715 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 926.715 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'pu_kernel_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [SCHED 204-65] Unable to satisfy pipeline directive for loop 'move_B_to_BRAM': contains subloop(s) that are not unrolled or flattened.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.18 seconds. CPU system time: 0 seconds. Elapsed time: 0.18 seconds; current allocated memory: 927.379 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
WARNING: [BIND 205-102] The specified resource core for memory 'Dbuf' will be ignored if a simpler one can be used.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.23 seconds. CPU system time: 0 seconds. Elapsed time: 0.23 seconds; current allocated memory: 927.379 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'pu_kernel_2_Pipeline_pu_save_stream_into_pu' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'pu_save_stream_into_pu'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'pu_save_stream_into_pu'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.22 seconds. CPU system time: 0 seconds. Elapsed time: 0.23 seconds; current allocated memory: 927.793 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 927.793 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'pu_kernel_2_Pipeline_VITIS_LOOP_164_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [SCHED 204-67] Unable to satisfy pipeline directive for loop 'VITIS_LOOP_164_1': contains subfunction 'pu_comp' which is not pipelined.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 928.207 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.06 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.07 seconds; current allocated memory: 928.207 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'pu_kernel_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [SCHED 204-65] Unable to satisfy pipeline directive for loop 'move_B_to_BRAM': contains subloop(s) that are not unrolled or flattened.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.17 seconds. CPU system time: 0 seconds. Elapsed time: 0.17 seconds; current allocated memory: 928.852 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
WARNING: [BIND 205-102] The specified resource core for memory 'Dbuf' will be ignored if a simpler one can be used.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.24 seconds. CPU system time: 0 seconds. Elapsed time: 0.24 seconds; current allocated memory: 928.852 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'pu_kernel_3_Pipeline_pu_save_stream_into_pu' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'pu_save_stream_into_pu'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'pu_save_stream_into_pu'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.23 seconds. CPU system time: 0 seconds. Elapsed time: 0.24 seconds; current allocated memory: 929.355 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 929.355 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'pu_kernel_3_Pipeline_VITIS_LOOP_164_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [SCHED 204-67] Unable to satisfy pipeline directive for loop 'VITIS_LOOP_164_1': contains subfunction 'pu_comp' which is not pipelined.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 929.691 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 929.691 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'pu_kernel_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [SCHED 204-65] Unable to satisfy pipeline directive for loop 'move_B_to_BRAM': contains subloop(s) that are not unrolled or flattened.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.18 seconds. CPU system time: 0 seconds. Elapsed time: 0.18 seconds; current allocated memory: 930.316 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
WARNING: [BIND 205-102] The specified resource core for memory 'Dbuf' will be ignored if a simpler one can be used.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.23 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.24 seconds; current allocated memory: 930.316 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dataflow_in_loop_row_loop' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.21 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.22 seconds; current allocated memory: 930.316 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.31 seconds. CPU system time: 0 seconds. Elapsed time: 0.32 seconds; current allocated memory: 930.316 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'spmm_hls' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.88 seconds. CPU system time: 0 seconds. Elapsed time: 0.88 seconds; current allocated memory: 931.273 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.32 seconds. CPU system time: 0 seconds. Elapsed time: 0.32 seconds; current allocated memory: 931.273 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'set_tile_broadcast_Pipeline_init_seen' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'set_tile_broadcast_Pipeline_init_seen'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.87 seconds. CPU system time: 0 seconds. Elapsed time: 0.87 seconds; current allocated memory: 931.273 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'set_tile_broadcast_Pipeline_copy_tile_loop' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'set_tile_broadcast_Pipeline_copy_tile_loop' pipeline 'copy_tile_loop' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'set_tile_broadcast_Pipeline_copy_tile_loop'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 933.090 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'set_tile_broadcast' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'set_tile_broadcast'.
INFO: [RTMG 210-278] Implementing memory 'spmm_hls_set_tile_broadcast_pkt_v_value_RAM_AUTO_1R1W' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'spmm_hls_set_tile_broadcast_pkt_ref_RAM_AUTO_1R1W' using auto RAMs.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.4 seconds. CPU system time: 0 seconds. Elapsed time: 0.41 seconds; current allocated memory: 936.332 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'pu_kernel_Pipeline_pu_save_stream_into_pu' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'pu_kernel_Pipeline_pu_save_stream_into_pu' pipeline 'pu_save_stream_into_pu' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'pu_kernel_Pipeline_pu_save_stream_into_pu'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.3 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.31 seconds; current allocated memory: 937.684 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'pu_comp' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_mul_16s_16s_16_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'pu_comp'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 938.484 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'pu_kernel_Pipeline_VITIS_LOOP_164_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'pu_kernel_Pipeline_VITIS_LOOP_164_1'.
INFO: [RTMG 210-278] Implementing memory 'spmm_hls_pu_kernel_Pipeline_VITIS_LOOP_164_1_resA_RAM_AUTO_0R0W' using auto RAMs.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.1 seconds. CPU system time: 0 seconds. Elapsed time: 0.1 seconds; current allocated memory: 939.391 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'pu_kernel' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'mul_32s_30ns_32_2_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'pu_kernel'.
INFO: [RTMG 210-278] Implementing memory 'spmm_hls_pu_kernel_Dbuf_RAM_2P_BRAM_1R1W' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'spmm_hls_pu_kernel_tile_value_RAM_AUTO_1R1W' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'spmm_hls_pu_kernel_tile_ref_RAM_AUTO_1R1W' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'spmm_hls_pu_kernel_p_v_value_RAM_AUTO_1R1W' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'spmm_hls_pu_kernel_p_ref_RAM_AUTO_1R1W' using auto RAMs.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.22 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.23 seconds; current allocated memory: 941.129 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'pu_kernel_1_Pipeline_pu_save_stream_into_pu' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'pu_kernel_1_Pipeline_pu_save_stream_into_pu' pipeline 'pu_save_stream_into_pu' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'pu_kernel_1_Pipeline_pu_save_stream_into_pu'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.47 seconds. CPU system time: 0 seconds. Elapsed time: 0.47 seconds; current allocated memory: 943.324 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'pu_kernel_1_Pipeline_VITIS_LOOP_164_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'pu_kernel_1_Pipeline_VITIS_LOOP_164_1'.
INFO: [RTMG 210-278] Implementing memory 'spmm_hls_pu_kernel_1_Pipeline_VITIS_LOOP_164_1_resA_RAM_AUTO_0R0W' using auto RAMs.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.08 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.09 seconds; current allocated memory: 944.211 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'pu_kernel_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'mul_32s_30ns_32_2_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'pu_kernel_1'.
INFO: [RTMG 210-278] Implementing memory 'spmm_hls_pu_kernel_1_tile_value_RAM_AUTO_1R1W' using auto RAMs.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.22 seconds. CPU system time: 0 seconds. Elapsed time: 0.22 seconds; current allocated memory: 945.938 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'pu_kernel_2_Pipeline_pu_save_stream_into_pu' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'pu_kernel_2_Pipeline_pu_save_stream_into_pu' pipeline 'pu_save_stream_into_pu' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'pu_kernel_2_Pipeline_pu_save_stream_into_pu'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.47 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.48 seconds; current allocated memory: 948.121 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'pu_kernel_2_Pipeline_VITIS_LOOP_164_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'pu_kernel_2_Pipeline_VITIS_LOOP_164_1'.
INFO: [RTMG 210-278] Implementing memory 'spmm_hls_pu_kernel_2_Pipeline_VITIS_LOOP_164_1_resA_RAM_AUTO_0R0W' using auto RAMs.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.1 seconds. CPU system time: 0 seconds. Elapsed time: 0.1 seconds; current allocated memory: 949.027 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'pu_kernel_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'mul_32s_30ns_32_2_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'pu_kernel_2'.
INFO: [RTMG 210-278] Implementing memory 'spmm_hls_pu_kernel_2_tile_value_RAM_AUTO_1R1W' using auto RAMs.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.23 seconds. CPU system time: 0 seconds. Elapsed time: 0.23 seconds; current allocated memory: 950.758 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'pu_kernel_3_Pipeline_pu_save_stream_into_pu' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'pu_kernel_3_Pipeline_pu_save_stream_into_pu' pipeline 'pu_save_stream_into_pu' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'pu_kernel_3_Pipeline_pu_save_stream_into_pu'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.46 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.47 seconds; current allocated memory: 952.961 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'pu_kernel_3_Pipeline_VITIS_LOOP_164_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'pu_kernel_3_Pipeline_VITIS_LOOP_164_1'.
INFO: [RTMG 210-278] Implementing memory 'spmm_hls_pu_kernel_3_Pipeline_VITIS_LOOP_164_1_resA_RAM_AUTO_0R0W' using auto RAMs.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.11 seconds. CPU system time: 0 seconds. Elapsed time: 0.1 seconds; current allocated memory: 953.871 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'pu_kernel_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'mul_32s_30ns_32_2_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'pu_kernel_3'.
INFO: [RTMG 210-278] Implementing memory 'spmm_hls_pu_kernel_3_tile_value_RAM_AUTO_1R1W' using auto RAMs.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.22 seconds. CPU system time: 0 seconds. Elapsed time: 0.23 seconds; current allocated memory: 955.586 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dataflow_in_loop_row_loop' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_row_loop/m_axi_gmem1_AWVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_row_loop/m_axi_gmem1_AWADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_row_loop/m_axi_gmem1_AWID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_row_loop/m_axi_gmem1_AWLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_row_loop/m_axi_gmem1_AWSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_row_loop/m_axi_gmem1_AWBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_row_loop/m_axi_gmem1_AWLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_row_loop/m_axi_gmem1_AWCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_row_loop/m_axi_gmem1_AWPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_row_loop/m_axi_gmem1_AWQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_row_loop/m_axi_gmem1_AWREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_row_loop/m_axi_gmem1_AWUSER' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_row_loop/m_axi_gmem1_WVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_row_loop/m_axi_gmem1_WDATA' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_row_loop/m_axi_gmem1_WSTRB' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_row_loop/m_axi_gmem1_WLAST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_row_loop/m_axi_gmem1_WID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_row_loop/m_axi_gmem1_WUSER' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_row_loop/m_axi_gmem1_BREADY' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_row_loop/m_axi_gmem2_AWVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_row_loop/m_axi_gmem2_AWADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_row_loop/m_axi_gmem2_AWID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_row_loop/m_axi_gmem2_AWLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_row_loop/m_axi_gmem2_AWSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_row_loop/m_axi_gmem2_AWBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_row_loop/m_axi_gmem2_AWLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_row_loop/m_axi_gmem2_AWCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_row_loop/m_axi_gmem2_AWPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_row_loop/m_axi_gmem2_AWQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_row_loop/m_axi_gmem2_AWREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_row_loop/m_axi_gmem2_AWUSER' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_row_loop/m_axi_gmem2_WVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_row_loop/m_axi_gmem2_WDATA' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_row_loop/m_axi_gmem2_WSTRB' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_row_loop/m_axi_gmem2_WLAST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_row_loop/m_axi_gmem2_WID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_row_loop/m_axi_gmem2_WUSER' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_row_loop/m_axi_gmem2_BREADY' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_row_loop/m_axi_gmem3_AWVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_row_loop/m_axi_gmem3_AWADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_row_loop/m_axi_gmem3_AWID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_row_loop/m_axi_gmem3_AWLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_row_loop/m_axi_gmem3_AWSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_row_loop/m_axi_gmem3_AWBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_row_loop/m_axi_gmem3_AWLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_row_loop/m_axi_gmem3_AWCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_row_loop/m_axi_gmem3_AWPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_row_loop/m_axi_gmem3_AWQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_row_loop/m_axi_gmem3_AWREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_row_loop/m_axi_gmem3_AWUSER' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_row_loop/m_axi_gmem3_WVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_row_loop/m_axi_gmem3_WDATA' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_row_loop/m_axi_gmem3_WSTRB' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_row_loop/m_axi_gmem3_WLAST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_row_loop/m_axi_gmem3_WID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_row_loop/m_axi_gmem3_WUSER' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_row_loop/m_axi_gmem3_BREADY' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_row_loop/m_axi_gmem4_AWVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_row_loop/m_axi_gmem4_AWADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_row_loop/m_axi_gmem4_AWID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_row_loop/m_axi_gmem4_AWLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_row_loop/m_axi_gmem4_AWSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_row_loop/m_axi_gmem4_AWBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_row_loop/m_axi_gmem4_AWLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_row_loop/m_axi_gmem4_AWCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_row_loop/m_axi_gmem4_AWPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_row_loop/m_axi_gmem4_AWQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_row_loop/m_axi_gmem4_AWREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_row_loop/m_axi_gmem4_AWUSER' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_row_loop/m_axi_gmem4_WVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_row_loop/m_axi_gmem4_WDATA' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_row_loop/m_axi_gmem4_WSTRB' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_row_loop/m_axi_gmem4_WLAST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_row_loop/m_axi_gmem4_WID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_row_loop/m_axi_gmem4_WUSER' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_row_loop/m_axi_gmem4_BREADY' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_row_loop/m_axi_gmem5_AWVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_row_loop/m_axi_gmem5_AWADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_row_loop/m_axi_gmem5_AWID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_row_loop/m_axi_gmem5_AWLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_row_loop/m_axi_gmem5_AWSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_row_loop/m_axi_gmem5_AWBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_row_loop/m_axi_gmem5_AWLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_row_loop/m_axi_gmem5_AWCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_row_loop/m_axi_gmem5_AWPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_row_loop/m_axi_gmem5_AWQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_row_loop/m_axi_gmem5_AWREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_row_loop/m_axi_gmem5_AWUSER' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_row_loop/m_axi_gmem5_WVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_row_loop/m_axi_gmem5_WDATA' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_row_loop/m_axi_gmem5_WSTRB' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_row_loop/m_axi_gmem5_WLAST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_row_loop/m_axi_gmem5_WID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_row_loop/m_axi_gmem5_WUSER' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_row_loop/m_axi_gmem5_BREADY' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_row_loop/m_axi_gmem6_AWVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_row_loop/m_axi_gmem6_AWADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_row_loop/m_axi_gmem6_AWID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_row_loop/m_axi_gmem6_AWLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_row_loop/m_axi_gmem6_AWSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_row_loop/m_axi_gmem6_AWBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_row_loop/m_axi_gmem6_AWLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_row_loop/m_axi_gmem6_AWCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_row_loop/m_axi_gmem6_AWPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_row_loop/m_axi_gmem6_AWQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_row_loop/m_axi_gmem6_AWREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_row_loop/m_axi_gmem6_AWUSER' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_row_loop/m_axi_gmem6_WVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_row_loop/m_axi_gmem6_WDATA' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_row_loop/m_axi_gmem6_WSTRB' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_row_loop/m_axi_gmem6_WLAST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_row_loop/m_axi_gmem6_WID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_row_loop/m_axi_gmem6_WUSER' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_row_loop/m_axi_gmem6_BREADY' to 0.
INFO: [RTGEN 206-100] Finished creating RTL model for 'dataflow_in_loop_row_loop'.
INFO: [RTMG 210-285] Implementing FIFO 's_01_U(spmm_hls_fifo_w388_d16_A)' using Vivado Default RAMs.
INFO: [RTMG 210-285] Implementing FIFO 's_12_U(spmm_hls_fifo_w388_d16_A)' using Vivado Default RAMs.
INFO: [RTMG 210-285] Implementing FIFO 's_23_U(spmm_hls_fifo_w388_d16_A)' using Vivado Default RAMs.
INFO: [RTMG 210-285] Implementing FIFO 's_34_U(spmm_hls_fifo_w388_d16_A)' using Vivado Default RAMs.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.93 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.96 seconds; current allocated memory: 959.953 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'spmm_hls' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'spmm_hls/gmem0' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'spmm_hls/gmem1' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'spmm_hls/gmem2' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'spmm_hls/gmem3' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'spmm_hls/gmem4' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'spmm_hls/gmem5' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'spmm_hls/gmem6' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'spmm_hls/gmem7' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'spmm_hls/N' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'spmm_hls/M' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'spmm_hls/K' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'spmm_hls/nnz' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'spmm_hls/row_ptr' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'spmm_hls/col_idx' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'spmm_hls/a_val' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'spmm_hls/B1' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'spmm_hls/B2' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'spmm_hls/B3' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'spmm_hls/B4' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'spmm_hls/C' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'spmm_hls' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'N', 'M', 'K', 'nnz', 'row_ptr', 'col_idx', 'a_val', 'B1', 'B2', 'B3', 'B4', 'C' to AXI-Lite port control.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem0_AWVALID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem0_AWVALID' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem0_AWREADY' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem0_AWADDR' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem0_AWADDR' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem0_AWID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem0_AWID' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem0_AWLEN' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem0_AWLEN' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem0_AWSIZE' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem0_AWSIZE' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem0_AWBURST' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem0_AWBURST' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem0_AWLOCK' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem0_AWLOCK' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem0_AWCACHE' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem0_AWCACHE' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem0_AWPROT' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem0_AWPROT' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem0_AWQOS' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem0_AWQOS' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem0_AWREGION' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem0_AWREGION' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem0_AWUSER' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem0_AWUSER' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem0_WVALID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem0_WVALID' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem0_WREADY' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem0_WDATA' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem0_WDATA' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem0_WSTRB' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem0_WSTRB' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem0_WLAST' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem0_WLAST' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem0_WID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem0_WID' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem0_WUSER' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem0_WUSER' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem0_ARVALID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem0_ARVALID' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem0_ARREADY' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem0_ARADDR' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem0_ARADDR' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem0_ARID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem0_ARID' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem0_ARLEN' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem0_ARLEN' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem0_ARSIZE' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem0_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem0_ARBURST' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem0_ARBURST' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem0_ARLOCK' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem0_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem0_ARCACHE' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem0_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem0_ARPROT' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem0_ARPROT' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem0_ARQOS' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem0_ARQOS' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem0_ARREGION' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem0_ARREGION' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem0_ARUSER' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem0_ARUSER' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem0_RVALID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem0_RREADY' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem0_RREADY' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem0_RDATA' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem0_RLAST' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem0_RID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem0_RUSER' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem0_RRESP' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem0_BVALID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem0_BREADY' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem0_BREADY' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem0_BRESP' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem0_BID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem0_BUSER' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem7_AWVALID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem7_AWVALID' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem7_AWREADY' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem7_AWADDR' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem7_AWADDR' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem7_AWID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem7_AWID' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem7_AWLEN' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem7_AWLEN' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem7_AWSIZE' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem7_AWSIZE' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem7_AWBURST' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem7_AWBURST' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem7_AWLOCK' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem7_AWLOCK' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem7_AWCACHE' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem7_AWCACHE' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem7_AWPROT' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem7_AWPROT' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem7_AWQOS' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem7_AWQOS' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem7_AWREGION' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem7_AWREGION' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem7_AWUSER' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem7_AWUSER' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem7_WVALID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem7_WVALID' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem7_WREADY' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem7_WDATA' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem7_WDATA' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem7_WSTRB' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem7_WSTRB' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem7_WLAST' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem7_WLAST' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem7_WID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem7_WID' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem7_WUSER' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem7_WUSER' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem7_ARVALID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem7_ARVALID' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem7_ARREADY' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem7_ARADDR' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem7_ARADDR' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem7_ARID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem7_ARID' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem7_ARLEN' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem7_ARLEN' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem7_ARSIZE' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem7_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem7_ARBURST' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem7_ARBURST' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem7_ARLOCK' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem7_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem7_ARCACHE' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem7_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem7_ARPROT' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem7_ARPROT' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem7_ARQOS' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2 (64-bit)
Tool Version Limit: 2019.12
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 4ns.
INFO: [HLS 200-1611] Setting target device to 'xcu280-fsvh2892-2L-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_latency=0
INFO: [HLS 200-1464] Running solution command: config_export -format=xo
INFO: [HLS 200-1464] Running solution command: config_export -output=build_fpga/spmm_hls.xo
INFO: [HLS 200-1510] Running: set_part xcu280-fsvh2892-2L-e 
INFO: [HLS 200-1510] Running: create_clock -period 4.0 -name default 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.01 seconds. CPU system time: 0.01 seconds. Elapsed time: 10.04 seconds; current allocated memory: 735.781 MB.
INFO: [HLS 200-10] Analyzing design file 'src/spmm_device_fpga.cpp' ... 
WARNING: [HLS 214-107] Since the loop counter is not declared in loop header and/or initialized to '0', the compiler may not successfully process the dataflow loop (src/spmm_device_fpga.cpp:164:27)
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body (src/spmm_device_fpga.cpp:166:10)
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body (src/spmm_device_fpga.cpp:166:16)
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body (src/spmm_device_fpga.cpp:166:25)
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body (src/spmm_device_fpga.cpp:167:17)
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body (src/spmm_device_fpga.cpp:167:23)
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body (src/spmm_device_fpga.cpp:167:32)
WARNING: [HLS 214-109] As the loop counter is not increased by 1, the compiler may not successfully process the dataflow loop (src/spmm_device_fpga.cpp:220:29)
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body (src/spmm_device_fpga.cpp:222:46)
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body (src/spmm_device_fpga.cpp:223:19)
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body (src/spmm_device_fpga.cpp:223:29)
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body (src/spmm_device_fpga.cpp:224:19)
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body (src/spmm_device_fpga.cpp:224:29)
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body (src/spmm_device_fpga.cpp:225:19)
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body (src/spmm_device_fpga.cpp:225:29)
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body (src/spmm_device_fpga.cpp:226:19)
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body (src/spmm_device_fpga.cpp:226:29)
WARNING: [HLS 200-471] Dataflow form checks found 17 issue(s) in file src/spmm_device_fpga.cpp
WARNING: [HLS 207-5292] unused parameter 'row_ptr' (src/spmm_device_fpga.cpp:27:20)
WARNING: [HLS 207-1017] unknown pragma ignored (src/spmm_device_fpga.cpp:108:9)
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 3.63 seconds. CPU system time: 0.57 seconds. Elapsed time: 4.21 seconds; current allocated memory: 736.074 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-291] Loop 'VITIS_LOOP_114_1' is marked as complete unroll implied by the pipeline pragma (src/spmm_device_fpga.cpp:114:31)
INFO: [HLS 214-291] Loop 'compare_all' is marked as complete unroll implied by the pipeline pragma (src/spmm_device_fpga.cpp:69:13)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_94_1' (src/spmm_device_fpga.cpp:94:22) in function 'set_tile_broadcast' completely with a factor of 4 (src/spmm_device_fpga.cpp:33:0)
INFO: [HLS 214-186] Unrolling loop 'compare_all' (src/spmm_device_fpga.cpp:69:13) in function 'set_tile_broadcast' completely with a factor of 4 (src/spmm_device_fpga.cpp:33:0)
INFO: [HLS 214-178] Inlining function 'dfm(Sp_value*, bool*, float*, unsigned int&, float const*, unsigned int)' into 'pu_kernel(hls::stream<TilePkt, 0>&, float const*, unsigned int)' (src/spmm_device_fpga.cpp:141:0)
INFO: [HLS 214-248] Applying array_partition to 'seen_y': Complete partitioning on dimension 1. (src/spmm_device_fpga.cpp:38:10)
INFO: [HLS 214-248] Applying array_partition to 'seen_v': Complete partitioning on dimension 1. (src/spmm_device_fpga.cpp:39:10)
INFO: [HLS 214-248] Applying array_partition to 's': Complete partitioning on dimension 1. (src/spmm_device_fpga.cpp:214:23)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 's_0' with compact=bit mode in 388-bits (src/spmm_device_fpga.cpp:214:23)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 's_1' with compact=bit mode in 388-bits (src/spmm_device_fpga.cpp:214:23)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 's_2' with compact=bit mode in 388-bits (src/spmm_device_fpga.cpp:214:23)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 's_3' with compact=bit mode in 388-bits (src/spmm_device_fpga.cpp:214:23)
INFO: [HLS 214-115] Multiple burst reads of variable length and bit width 32 in loop 'VITIS_LOOP_114_1'(src/spmm_device_fpga.cpp:114:31) has been inferred on bundle 'gmem3'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (src/spmm_device_fpga.cpp:114:31)
INFO: [HLS 214-115] Multiple burst reads of variable length and bit width 32 in loop 'VITIS_LOOP_114_1'(src/spmm_device_fpga.cpp:114:31) has been inferred on bundle 'gmem4'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (src/spmm_device_fpga.cpp:114:31)
INFO: [HLS 214-115] Multiple burst reads of variable length and bit width 32 in loop 'VITIS_LOOP_114_1'(src/spmm_device_fpga.cpp:114:31) has been inferred on bundle 'gmem5'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (src/spmm_device_fpga.cpp:114:31)
INFO: [HLS 214-115] Multiple burst reads of variable length and bit width 32 in loop 'VITIS_LOOP_114_1'(src/spmm_device_fpga.cpp:114:31) has been inferred on bundle 'gmem6'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (src/spmm_device_fpga.cpp:114:31)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 4.16 seconds. CPU system time: 0.78 seconds. Elapsed time: 4.95 seconds; current allocated memory: 736.828 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 736.828 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.11 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.12 seconds; current allocated memory: 738.695 MB.
INFO: [HLS 200-10] Checking synthesizability ...
WARNING: [SYNCHK 200-77] The top function 'spmm_hls' (src/spmm_device_fpga.cpp:173) has no outputs. Possible cause(s) are: (1) Output parameters are passed by value; (2) intended outputs (parameters or global variables) are never written; (3) there are infinite loops.
INFO: [SYNCHK 200-10] 0 error(s), 1 warning(s).
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.09 seconds. CPU system time: 0 seconds. Elapsed time: 0.1 seconds; current allocated memory: 739.832 MB.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'move_B_to_BRAM' (src/spmm_device_fpga.cpp:146) in function 'pu_kernel.9' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'move_B_to_BRAM' (src/spmm_device_fpga.cpp:146) in function 'pu_kernel.8' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'move_B_to_BRAM' (src/spmm_device_fpga.cpp:146) in function 'pu_kernel.10' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'move_B_to_BRAM' (src/spmm_device_fpga.cpp:146) in function 'pu_kernel' for pipelining.
WARNING: [HLS 200-936] Cannot unroll loop 'VITIS_LOOP_114_1' (src/spmm_device_fpga.cpp:114) in function 'pu_kernel.9': cannot completely unroll a loop with a variable trip count.
WARNING: [HLS 200-936] Cannot unroll loop 'VITIS_LOOP_114_1' (src/spmm_device_fpga.cpp:114) in function 'pu_kernel.8': cannot completely unroll a loop with a variable trip count.
WARNING: [HLS 200-936] Cannot unroll loop 'VITIS_LOOP_114_1' (src/spmm_device_fpga.cpp:114) in function 'pu_kernel.10': cannot completely unroll a loop with a variable trip count.
WARNING: [HLS 200-936] Cannot unroll loop 'VITIS_LOOP_114_1' (src/spmm_device_fpga.cpp:114) in function 'pu_kernel': cannot completely unroll a loop with a variable trip count.
INFO: [XFORM 203-721] Extract dataflow region from loop VITIS_LOOP_164_1 (src/spmm_device_fpga.cpp:166)  of function 'pu_kernel'.
WARNING: [XFORM 203-713] Disabling dataflow-in-loop for loop VITIS_LOOP_164_1 at src/spmm_device_fpga.cpp:166 in function 'pu_kernel': cannot recognize loop index variable. The generated RTL may not be functionally correct. Please convert it into a for loop with a fixed iteration count.
INFO: [XFORM 203-721] Extract dataflow region from loop VITIS_LOOP_164_1 (src/spmm_device_fpga.cpp:166)  of function 'pu_kernel.10'.
WARNING: [XFORM 203-713] Disabling dataflow-in-loop for loop VITIS_LOOP_164_1 at src/spmm_device_fpga.cpp:166 in function 'pu_kernel.10': cannot recognize loop index variable. The generated RTL may not be functionally correct. Please convert it into a for loop with a fixed iteration count.
INFO: [XFORM 203-721] Extract dataflow region from loop VITIS_LOOP_164_1 (src/spmm_device_fpga.cpp:166)  of function 'pu_kernel.8'.
WARNING: [XFORM 203-713] Disabling dataflow-in-loop for loop VITIS_LOOP_164_1 at src/spmm_device_fpga.cpp:166 in function 'pu_kernel.8': cannot recognize loop index variable. The generated RTL may not be functionally correct. Please convert it into a for loop with a fixed iteration count.
INFO: [XFORM 203-721] Extract dataflow region from loop VITIS_LOOP_164_1 (src/spmm_device_fpga.cpp:166)  of function 'pu_kernel.9'.
WARNING: [XFORM 203-713] Disabling dataflow-in-loop for loop VITIS_LOOP_164_1 at src/spmm_device_fpga.cpp:166 in function 'pu_kernel.9': cannot recognize loop index variable. The generated RTL may not be functionally correct. Please convert it into a for loop with a fixed iteration count.
INFO: [XFORM 203-721] Extract dataflow region from loop row_loop (src/spmm_device_fpga.cpp:222)  of function 'spmm_hls'.
WARNING: [XFORM 203-713] Disabling dataflow-in-loop for loop row_loop at src/spmm_device_fpga.cpp:222 in function 'spmm_hls': cannot recognize loop index variable. The generated RTL may not be functionally correct. Please convert it into a for loop with a fixed iteration count.
INFO: [HLS 200-778] Automatically marking array 'tile.value' as shared between two reader processes.
INFO: [HLS 200-755] Binding port 0 of memory 'tile.value' to function 'pu_comp.1' (src/spmm_device_fpga.cpp:125:20) 
INFO: [HLS 200-755] Binding port 1 of memory 'tile.value' to function 'pu_comp.2' (src/spmm_device_fpga.cpp:125:20) 
INFO: [HLS 200-778] Automatically marking array 'tile.y' as shared between two reader processes.
INFO: [HLS 200-755] Binding port 0 of memory 'tile.y' to function 'pu_comp.1' (src/spmm_device_fpga.cpp:125:20) 
INFO: [HLS 200-755] Binding port 1 of memory 'tile.y' to function 'pu_comp.2' (src/spmm_device_fpga.cpp:125:20) 
INFO: [HLS 200-778] Automatically marking array 'Dbuf' as shared between two reader processes.
INFO: [HLS 200-755] Binding port 0 of memory 'Dbuf' to function 'pu_comp.1' (src/spmm_device_fpga.cpp:125:20) 
INFO: [HLS 200-755] Binding port 1 of memory 'Dbuf' to function 'pu_comp.2' (src/spmm_device_fpga.cpp:125:20) 
INFO: [HLS 200-778] Automatically marking array 'tile.value' as shared between two reader processes.
INFO: [HLS 200-755] Binding port 0 of memory 'tile.value' to function 'pu_comp.3' (src/spmm_device_fpga.cpp:125:20) 
INFO: [HLS 200-755] Binding port 1 of memory 'tile.value' to function 'pu_comp.4' (src/spmm_device_fpga.cpp:125:20) 
INFO: [HLS 200-778] Automatically marking array 'tile.y' as shared between two reader processes.
INFO: [HLS 200-755] Binding port 0 of memory 'tile.y' to function 'pu_comp.3' (src/spmm_device_fpga.cpp:125:20) 
INFO: [HLS 200-755] Binding port 1 of memory 'tile.y' to function 'pu_comp.4' (src/spmm_device_fpga.cpp:125:20) 
INFO: [HLS 200-778] Automatically marking array 'Dbuf' as shared between two reader processes.
INFO: [HLS 200-755] Binding port 0 of memory 'Dbuf' to function 'pu_comp.3' (src/spmm_device_fpga.cpp:125:20) 
INFO: [HLS 200-755] Binding port 1 of memory 'Dbuf' to function 'pu_comp.4' (src/spmm_device_fpga.cpp:125:20) 
INFO: [HLS 200-778] Automatically marking array 'tile.value' as shared between two reader processes.
INFO: [HLS 200-755] Binding port 0 of memory 'tile.value' to function 'pu_comp.5' (src/spmm_device_fpga.cpp:125:20) 
INFO: [HLS 200-755] Binding port 1 of memory 'tile.value' to function 'pu_comp.6' (src/spmm_device_fpga.cpp:125:20) 
INFO: [HLS 200-778] Automatically marking array 'tile.y' as shared between two reader processes.
INFO: [HLS 200-755] Binding port 0 of memory 'tile.y' to function 'pu_comp.5' (src/spmm_device_fpga.cpp:125:20) 
INFO: [HLS 200-755] Binding port 1 of memory 'tile.y' to function 'pu_comp.6' (src/spmm_device_fpga.cpp:125:20) 
INFO: [HLS 200-778] Automatically marking array 'Dbuf' as shared between two reader processes.
INFO: [HLS 200-755] Binding port 0 of memory 'Dbuf' to function 'pu_comp.5' (src/spmm_device_fpga.cpp:125:20) 
INFO: [HLS 200-755] Binding port 1 of memory 'Dbuf' to function 'pu_comp.6' (src/spmm_device_fpga.cpp:125:20) 
INFO: [HLS 200-778] Automatically marking array 'tile.value' as shared between two reader processes.
INFO: [HLS 200-755] Binding port 0 of memory 'tile.value' to function 'pu_comp.7' (src/spmm_device_fpga.cpp:125:20) 
INFO: [HLS 200-755] Binding port 1 of memory 'tile.value' to function 'pu_comp' (src/spmm_device_fpga.cpp:125:20) 
INFO: [HLS 200-778] Automatically marking array 'tile.y' as shared between two reader processes.
INFO: [HLS 200-755] Binding port 0 of memory 'tile.y' to function 'pu_comp.7' (src/spmm_device_fpga.cpp:125:20) 
INFO: [HLS 200-755] Binding port 1 of memory 'tile.y' to function 'pu_comp' (src/spmm_device_fpga.cpp:125:20) 
INFO: [HLS 200-778] Automatically marking array 'Dbuf' as shared between two reader processes.
INFO: [HLS 200-755] Binding port 0 of memory 'Dbuf' to function 'pu_comp.7' (src/spmm_device_fpga.cpp:125:20) 
INFO: [HLS 200-755] Binding port 1 of memory 'Dbuf' to function 'pu_comp' (src/spmm_device_fpga.cpp:125:20) 
INFO: [XFORM 203-712] Applying dataflow to function 'dataflow_in_loop_VITIS_LOOP_164_1' (src/spmm_device_fpga.cpp:165:9), detected/extracted 2 process function(s): 
	 'pu_comp.1'
	 'pu_comp.2'.
INFO: [XFORM 203-712] Applying dataflow to function 'dataflow_in_loop_VITIS_LOOP_164_155' (src/spmm_device_fpga.cpp:165:9), detected/extracted 2 process function(s): 
	 'pu_comp.3'
	 'pu_comp.4'.
INFO: [XFORM 203-712] Applying dataflow to function 'dataflow_in_loop_VITIS_LOOP_164_156' (src/spmm_device_fpga.cpp:165:9), detected/extracted 2 process function(s): 
	 'pu_comp.5'
	 'pu_comp.6'.
INFO: [XFORM 203-712] Applying dataflow to function 'dataflow_in_loop_VITIS_LOOP_164_154' (src/spmm_device_fpga.cpp:165:9), detected/extracted 2 process function(s): 
	 'pu_comp.7'
	 'pu_comp'.
INFO: [XFORM 203-712] Applying dataflow to function 'dataflow_in_loop_row_loop' (src/spmm_device_fpga.cpp:215:9), detected/extracted 5 process function(s): 
	 'set_tile_broadcast'
	 'pu_kernel'
	 'pu_kernel.8'
	 'pu_kernel.9'
	 'pu_kernel.10'.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (src/spmm_device_fpga.cpp:82:30) to (src/spmm_device_fpga.cpp:85:13) in function 'set_tile_broadcast'... converting 5 basic blocks.
INFO: [XFORM 203-11] Balancing expressions in function 'set_tile_broadcast' (src/spmm_device_fpga.cpp:38:13)...3 expression(s) balanced.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.4 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.42 seconds; current allocated memory: 764.523 MB.
WARNING: [HLS 200-960] Cannot flatten loop 'move_B_to_BRAM' (src/spmm_device_fpga.cpp:146:10) in function 'pu_kernel.9' the outer loop is not a perfect loop because there is nontrivial logic before entering the inner loop.
WARNING: [HLS 200-960] Cannot flatten loop 'move_B_to_BRAM' (src/spmm_device_fpga.cpp:146:10) in function 'pu_kernel.8' the outer loop is not a perfect loop because there is nontrivial logic before entering the inner loop.
WARNING: [HLS 200-960] Cannot flatten loop 'move_B_to_BRAM' (src/spmm_device_fpga.cpp:146:10) in function 'pu_kernel.10' the outer loop is not a perfect loop because there is nontrivial logic before entering the inner loop.
WARNING: [HLS 200-960] Cannot flatten loop 'move_B_to_BRAM' (src/spmm_device_fpga.cpp:146:10) in function 'pu_kernel' the outer loop is not a perfect loop because there is nontrivial logic before entering the inner loop.
INFO: [HLS 200-472] Inferring partial write operation for 'pkt.v.value' (src/spmm_device_fpga.cpp:90:18)
INFO: [HLS 200-472] Inferring partial write operation for 'pkt.ref' (src/spmm_device_fpga.cpp:91:20)
INFO: [HLS 200-472] Inferring partial write operation for 'p.v.y' (src/spmm_device_fpga.cpp:151:20)
INFO: [HLS 200-472] Inferring partial write operation for 'tile.y' (src/spmm_device_fpga.cpp:156:10)
INFO: [HLS 200-472] Inferring partial write operation for 'tile_ref' (src/spmm_device_fpga.cpp:157:21)
INFO: [HLS 200-472] Inferring partial write operation for 'p.v.y' (src/spmm_device_fpga.cpp:151:20)
INFO: [HLS 200-472] Inferring partial write operation for 'tile.y' (src/spmm_device_fpga.cpp:156:10)
INFO: [HLS 200-472] Inferring partial write operation for 'tile_ref' (src/spmm_device_fpga.cpp:157:21)
INFO: [HLS 200-472] Inferring partial write operation for 'p.v.y' (src/spmm_device_fpga.cpp:151:20)
INFO: [HLS 200-472] Inferring partial write operation for 'tile.y' (src/spmm_device_fpga.cpp:156:10)
INFO: [HLS 200-472] Inferring partial write operation for 'tile_ref' (src/spmm_device_fpga.cpp:157:21)
INFO: [HLS 200-472] Inferring partial write operation for 'p.v.y' (src/spmm_device_fpga.cpp:151:20)
INFO: [HLS 200-472] Inferring partial write operation for 'tile.y' (src/spmm_device_fpga.cpp:156:10)
INFO: [HLS 200-472] Inferring partial write operation for 'tile_ref' (src/spmm_device_fpga.cpp:157:21)
WARNING: [HLS 200-1449] Process pu_kernel has both a predecessor and reads an input from its caller (see the GUI dataflow viewer). This may lead to lower throughput. Consider copying this input via a predecessor process.
WARNING: [HLS 200-1449] Process pu_kernel.8 has both a predecessor and reads an input from its caller (see the GUI dataflow viewer). This may lead to lower throughput. Consider copying this input via a predecessor process.
WARNING: [HLS 200-1449] Process pu_kernel.9 has both a predecessor and reads an input from its caller (see the GUI dataflow viewer). This may lead to lower throughput. Consider copying this input via a predecessor process.
WARNING: [HLS 200-1449] Process pu_kernel.10 has both a predecessor and reads an input from its caller (see the GUI dataflow viewer). This may lead to lower throughput. Consider copying this input via a predecessor process.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.19 seconds. CPU system time: 0.04 seconds. Elapsed time: 0.23 seconds; current allocated memory: 872.359 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'spmm_hls' ...
WARNING: [SYN 201-103] Legalizing function name 'pu_kernel.8_Pipeline_pu_save_stream_into_pu' to 'pu_kernel_8_Pipeline_pu_save_stream_into_pu'.
WARNING: [SYN 201-103] Legalizing function name 'pu_kernel.8' to 'pu_kernel_8'.
WARNING: [SYN 201-103] Legalizing function name 'pu_kernel.9_Pipeline_pu_save_stream_into_pu' to 'pu_kernel_9_Pipeline_pu_save_stream_into_pu'.
WARNING: [SYN 201-103] Legalizing function name 'pu_kernel.9' to 'pu_kernel_9'.
WARNING: [SYN 201-103] Legalizing function name 'pu_kernel.10_Pipeline_pu_save_stream_into_pu' to 'pu_kernel_10_Pipeline_pu_save_stream_into_pu'.
WARNING: [SYN 201-103] Legalizing function name 'pu_kernel.10' to 'pu_kernel_10'.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'set_tile_broadcast_Pipeline_init_seen' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'init_seen'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, loop 'init_seen'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.05 seconds. CPU system time: 0.04 seconds. Elapsed time: 0.09 seconds; current allocated memory: 873.996 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 873.996 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'set_tile_broadcast_Pipeline_copy_tile_loop' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'copy_tile_loop'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 10, loop 'copy_tile_loop'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.11 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.11 seconds; current allocated memory: 875.227 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.11 seconds. CPU system time: 0 seconds. Elapsed time: 0.11 seconds; current allocated memory: 875.227 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'set_tile_broadcast' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.18 seconds. CPU system time: 0 seconds. Elapsed time: 0.19 seconds; current allocated memory: 875.227 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.14 seconds. CPU system time: 0 seconds. Elapsed time: 0.15 seconds; current allocated memory: 875.227 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'pu_kernel_Pipeline_pu_save_stream_into_pu' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'pu_save_stream_into_pu'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'pu_save_stream_into_pu'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.2 seconds. CPU system time: 0 seconds. Elapsed time: 0.2 seconds; current allocated memory: 875.727 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 875.727 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'pu_kernel' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [SCHED 204-65] Unable to satisfy pipeline directive for loop 'move_B_to_BRAM': contains subloop(s) that are not unrolled or flattened.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.12 seconds. CPU system time: 0 seconds. Elapsed time: 0.12 seconds; current allocated memory: 876.332 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.16 seconds. CPU system time: 0 seconds. Elapsed time: 0.16 seconds; current allocated memory: 876.332 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'pu_kernel_8_Pipeline_pu_save_stream_into_pu' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'pu_save_stream_into_pu'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'pu_save_stream_into_pu'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.12 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.13 seconds; current allocated memory: 876.742 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 876.742 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'pu_kernel_8' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [SCHED 204-65] Unable to satisfy pipeline directive for loop 'move_B_to_BRAM': contains subloop(s) that are not unrolled or flattened.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.12 seconds. CPU system time: 0 seconds. Elapsed time: 0.12 seconds; current allocated memory: 877.102 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.17 seconds. CPU system time: 0 seconds. Elapsed time: 0.16 seconds; current allocated memory: 877.102 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'pu_kernel_9_Pipeline_pu_save_stream_into_pu' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'pu_save_stream_into_pu'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'pu_save_stream_into_pu'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.13 seconds. CPU system time: 0 seconds. Elapsed time: 0.14 seconds; current allocated memory: 877.555 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 877.555 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'pu_kernel_9' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [SCHED 204-65] Unable to satisfy pipeline directive for loop 'move_B_to_BRAM': contains subloop(s) that are not unrolled or flattened.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.12 seconds. CPU system time: 0 seconds. Elapsed time: 0.12 seconds; current allocated memory: 878.039 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.16 seconds. CPU system time: 0 seconds. Elapsed time: 0.17 seconds; current allocated memory: 878.039 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'pu_kernel_10_Pipeline_pu_save_stream_into_pu' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'pu_save_stream_into_pu'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'pu_save_stream_into_pu'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.13 seconds. CPU system time: 0 seconds. Elapsed time: 0.13 seconds; current allocated memory: 878.531 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 878.531 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'pu_kernel_10' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [SCHED 204-65] Unable to satisfy pipeline directive for loop 'move_B_to_BRAM': contains subloop(s) that are not unrolled or flattened.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.12 seconds. CPU system time: 0 seconds. Elapsed time: 0.12 seconds; current allocated memory: 879.133 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.17 seconds. CPU system time: 0 seconds. Elapsed time: 0.16 seconds; current allocated memory: 879.133 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dataflow_in_loop_row_loop' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.12 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.12 seconds; current allocated memory: 879.133 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.18 seconds. CPU system time: 0 seconds. Elapsed time: 0.18 seconds; current allocated memory: 879.133 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'spmm_hls' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.5 seconds. CPU system time: 0 seconds. Elapsed time: 0.49 seconds; current allocated memory: 879.898 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.18 seconds. CPU system time: 0 seconds. Elapsed time: 0.19 seconds; current allocated memory: 879.898 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'set_tile_broadcast_Pipeline_init_seen' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'set_tile_broadcast_Pipeline_init_seen'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.48 seconds. CPU system time: 0 seconds. Elapsed time: 0.48 seconds; current allocated memory: 879.934 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'set_tile_broadcast_Pipeline_copy_tile_loop' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'set_tile_broadcast_Pipeline_copy_tile_loop' pipeline 'copy_tile_loop' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'set_tile_broadcast_Pipeline_copy_tile_loop'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.07 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.07 seconds; current allocated memory: 881.789 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'set_tile_broadcast' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'set_tile_broadcast'.
INFO: [RTMG 210-278] Implementing memory 'spmm_hls_set_tile_broadcast_pkt_v_value_RAM_AUTO_1R1W' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'spmm_hls_set_tile_broadcast_pkt_ref_RAM_AUTO_1R1W' using auto RAMs.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.41 seconds. CPU system time: 0 seconds. Elapsed time: 0.41 seconds; current allocated memory: 885.035 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'pu_kernel_Pipeline_pu_save_stream_into_pu' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'pu_kernel_Pipeline_pu_save_stream_into_pu' pipeline 'pu_save_stream_into_pu' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'pu_kernel_Pipeline_pu_save_stream_into_pu'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.3 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.3 seconds; current allocated memory: 886.328 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'pu_kernel' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'mul_32s_30ns_32_2_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'pu_kernel'.
INFO: [RTMG 210-278] Implementing memory 'spmm_hls_pu_kernel_tile_y_RAM_AUTO_1R1W' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'spmm_hls_pu_kernel_tile_ref_RAM_AUTO_1R1W' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'spmm_hls_pu_kernel_p_v_y_RAM_AUTO_1R1W' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'spmm_hls_pu_kernel_p_ref_RAM_AUTO_1R1W' using auto RAMs.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.11 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.11 seconds; current allocated memory: 887.684 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'pu_kernel_8_Pipeline_pu_save_stream_into_pu' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'pu_kernel_8_Pipeline_pu_save_stream_into_pu' pipeline 'pu_save_stream_into_pu' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'pu_kernel_8_Pipeline_pu_save_stream_into_pu'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.28 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.29 seconds; current allocated memory: 889.312 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'pu_kernel_8' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'mul_32s_30ns_32_2_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'pu_kernel_8'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.09 seconds. CPU system time: 0 seconds. Elapsed time: 0.1 seconds; current allocated memory: 890.625 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'pu_kernel_9_Pipeline_pu_save_stream_into_pu' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'pu_kernel_9_Pipeline_pu_save_stream_into_pu' pipeline 'pu_save_stream_into_pu' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'pu_kernel_9_Pipeline_pu_save_stream_into_pu'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.27 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.29 seconds; current allocated memory: 892.266 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'pu_kernel_9' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'mul_32s_30ns_32_2_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'pu_kernel_9'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.09 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.1 seconds; current allocated memory: 893.582 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'pu_kernel_10_Pipeline_pu_save_stream_into_pu' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'pu_kernel_10_Pipeline_pu_save_stream_into_pu' pipeline 'pu_save_stream_into_pu' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'pu_kernel_10_Pipeline_pu_save_stream_into_pu'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.28 seconds. CPU system time: 0 seconds. Elapsed time: 0.29 seconds; current allocated memory: 895.277 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'pu_kernel_10' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'mul_32s_30ns_32_2_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'pu_kernel_10'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.09 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.1 seconds; current allocated memory: 896.594 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dataflow_in_loop_row_loop' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_row_loop/m_axi_gmem1_AWVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_row_loop/m_axi_gmem1_AWADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_row_loop/m_axi_gmem1_AWID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_row_loop/m_axi_gmem1_AWLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_row_loop/m_axi_gmem1_AWSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_row_loop/m_axi_gmem1_AWBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_row_loop/m_axi_gmem1_AWLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_row_loop/m_axi_gmem1_AWCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_row_loop/m_axi_gmem1_AWPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_row_loop/m_axi_gmem1_AWQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_row_loop/m_axi_gmem1_AWREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_row_loop/m_axi_gmem1_AWUSER' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_row_loop/m_axi_gmem1_WVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_row_loop/m_axi_gmem1_WDATA' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_row_loop/m_axi_gmem1_WSTRB' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_row_loop/m_axi_gmem1_WLAST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_row_loop/m_axi_gmem1_WID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_row_loop/m_axi_gmem1_WUSER' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_row_loop/m_axi_gmem1_BREADY' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_row_loop/m_axi_gmem2_AWVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_row_loop/m_axi_gmem2_AWADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_row_loop/m_axi_gmem2_AWID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_row_loop/m_axi_gmem2_AWLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_row_loop/m_axi_gmem2_AWSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_row_loop/m_axi_gmem2_AWBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_row_loop/m_axi_gmem2_AWLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_row_loop/m_axi_gmem2_AWCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_row_loop/m_axi_gmem2_AWPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_row_loop/m_axi_gmem2_AWQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_row_loop/m_axi_gmem2_AWREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_row_loop/m_axi_gmem2_AWUSER' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_row_loop/m_axi_gmem2_WVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_row_loop/m_axi_gmem2_WDATA' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_row_loop/m_axi_gmem2_WSTRB' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_row_loop/m_axi_gmem2_WLAST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_row_loop/m_axi_gmem2_WID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_row_loop/m_axi_gmem2_WUSER' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_row_loop/m_axi_gmem2_BREADY' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_row_loop/m_axi_gmem3_AWVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_row_loop/m_axi_gmem3_AWADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_row_loop/m_axi_gmem3_AWID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_row_loop/m_axi_gmem3_AWLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_row_loop/m_axi_gmem3_AWSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_row_loop/m_axi_gmem3_AWBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_row_loop/m_axi_gmem3_AWLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_row_loop/m_axi_gmem3_AWCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_row_loop/m_axi_gmem3_AWPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_row_loop/m_axi_gmem3_AWQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_row_loop/m_axi_gmem3_AWREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_row_loop/m_axi_gmem3_AWUSER' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_row_loop/m_axi_gmem3_WVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_row_loop/m_axi_gmem3_WDATA' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_row_loop/m_axi_gmem3_WSTRB' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_row_loop/m_axi_gmem3_WLAST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_row_loop/m_axi_gmem3_WID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_row_loop/m_axi_gmem3_WUSER' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_row_loop/m_axi_gmem3_BREADY' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_row_loop/m_axi_gmem4_AWVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_row_loop/m_axi_gmem4_AWADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_row_loop/m_axi_gmem4_AWID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_row_loop/m_axi_gmem4_AWLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_row_loop/m_axi_gmem4_AWSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_row_loop/m_axi_gmem4_AWBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_row_loop/m_axi_gmem4_AWLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_row_loop/m_axi_gmem4_AWCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_row_loop/m_axi_gmem4_AWPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_row_loop/m_axi_gmem4_AWQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_row_loop/m_axi_gmem4_AWREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_row_loop/m_axi_gmem4_AWUSER' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_row_loop/m_axi_gmem4_WVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_row_loop/m_axi_gmem4_WDATA' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_row_loop/m_axi_gmem4_WSTRB' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_row_loop/m_axi_gmem4_WLAST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_row_loop/m_axi_gmem4_WID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_row_loop/m_axi_gmem4_WUSER' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_row_loop/m_axi_gmem4_BREADY' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_row_loop/m_axi_gmem5_AWVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_row_loop/m_axi_gmem5_AWADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_row_loop/m_axi_gmem5_AWID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_row_loop/m_axi_gmem5_AWLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_row_loop/m_axi_gmem5_AWSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_row_loop/m_axi_gmem5_AWBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_row_loop/m_axi_gmem5_AWLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_row_loop/m_axi_gmem5_AWCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_row_loop/m_axi_gmem5_AWPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_row_loop/m_axi_gmem5_AWQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_row_loop/m_axi_gmem5_AWREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_row_loop/m_axi_gmem5_AWUSER' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_row_loop/m_axi_gmem5_WVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_row_loop/m_axi_gmem5_WDATA' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_row_loop/m_axi_gmem5_WSTRB' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_row_loop/m_axi_gmem5_WLAST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_row_loop/m_axi_gmem5_WID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_row_loop/m_axi_gmem5_WUSER' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_row_loop/m_axi_gmem5_BREADY' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_row_loop/m_axi_gmem6_AWVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_row_loop/m_axi_gmem6_AWADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_row_loop/m_axi_gmem6_AWID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_row_loop/m_axi_gmem6_AWLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_row_loop/m_axi_gmem6_AWSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_row_loop/m_axi_gmem6_AWBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_row_loop/m_axi_gmem6_AWLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_row_loop/m_axi_gmem6_AWCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_row_loop/m_axi_gmem6_AWPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_row_loop/m_axi_gmem6_AWQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_row_loop/m_axi_gmem6_AWREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_row_loop/m_axi_gmem6_AWUSER' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_row_loop/m_axi_gmem6_WVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_row_loop/m_axi_gmem6_WDATA' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_row_loop/m_axi_gmem6_WSTRB' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_row_loop/m_axi_gmem6_WLAST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_row_loop/m_axi_gmem6_WID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_row_loop/m_axi_gmem6_WUSER' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_row_loop/m_axi_gmem6_BREADY' to 0.
INFO: [RTGEN 206-100] Finished creating RTL model for 'dataflow_in_loop_row_loop'.
INFO: [RTMG 210-285] Implementing FIFO 's_01_U(spmm_hls_fifo_w388_d16_A)' using Vivado Default RAMs.
INFO: [RTMG 210-285] Implementing FIFO 's_12_U(spmm_hls_fifo_w388_d16_A)' using Vivado Default RAMs.
INFO: [RTMG 210-285] Implementing FIFO 's_23_U(spmm_hls_fifo_w388_d16_A)' using Vivado Default RAMs.
INFO: [RTMG 210-285] Implementing FIFO 's_34_U(spmm_hls_fifo_w388_d16_A)' using Vivado Default RAMs.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.69 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.71 seconds; current allocated memory: 900.398 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'spmm_hls' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'spmm_hls/gmem0' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'spmm_hls/gmem1' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'spmm_hls/gmem2' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'spmm_hls/gmem3' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'spmm_hls/gmem4' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'spmm_hls/gmem5' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'spmm_hls/gmem6' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'spmm_hls/gmem7' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'spmm_hls/N' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'spmm_hls/M' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'spmm_hls/K' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'spmm_hls/nnz' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'spmm_hls/row_ptr' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'spmm_hls/col_idx' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'spmm_hls/a_val' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'spmm_hls/B1' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'spmm_hls/B2' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'spmm_hls/B3' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'spmm_hls/B4' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'spmm_hls/C' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'spmm_hls' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'N', 'M', 'K', 'nnz', 'row_ptr', 'col_idx', 'a_val', 'B1', 'B2', 'B3', 'B4', 'C' to AXI-Lite port control.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem0_AWVALID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem0_AWVALID' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem0_AWREADY' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem0_AWADDR' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem0_AWADDR' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem0_AWID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem0_AWID' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem0_AWLEN' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem0_AWLEN' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem0_AWSIZE' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem0_AWSIZE' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem0_AWBURST' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem0_AWBURST' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem0_AWLOCK' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem0_AWLOCK' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem0_AWCACHE' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem0_AWCACHE' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem0_AWPROT' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem0_AWPROT' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem0_AWQOS' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem0_AWQOS' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem0_AWREGION' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem0_AWREGION' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem0_AWUSER' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem0_AWUSER' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem0_WVALID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem0_WVALID' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem0_WREADY' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem0_WDATA' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem0_WDATA' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem0_WSTRB' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem0_WSTRB' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem0_WLAST' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem0_WLAST' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem0_WID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem0_WID' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem0_WUSER' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem0_WUSER' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem0_ARVALID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem0_ARVALID' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem0_ARREADY' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem0_ARADDR' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem0_ARADDR' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem0_ARID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem0_ARID' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem0_ARLEN' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem0_ARLEN' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem0_ARSIZE' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem0_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem0_ARBURST' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem0_ARBURST' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem0_ARLOCK' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem0_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem0_ARCACHE' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem0_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem0_ARPROT' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem0_ARPROT' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem0_ARQOS' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem0_ARQOS' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem0_ARREGION' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem0_ARREGION' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem0_ARUSER' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem0_ARUSER' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem0_RVALID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem0_RREADY' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem0_RREADY' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem0_RDATA' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem0_RLAST' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem0_RID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem0_RUSER' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem0_RRESP' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem0_BVALID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem0_BREADY' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem0_BREADY' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem0_BRESP' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem0_BID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem0_BUSER' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem7_AWVALID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem7_AWVALID' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem7_AWREADY' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem7_AWADDR' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem7_AWADDR' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem7_AWID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem7_AWID' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem7_AWLEN' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem7_AWLEN' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem7_AWSIZE' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem7_AWSIZE' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem7_AWBURST' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem7_AWBURST' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem7_AWLOCK' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem7_AWLOCK' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem7_AWCACHE' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem7_AWCACHE' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem7_AWPROT' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem7_AWPROT' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem7_AWQOS' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem7_AWQOS' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem7_AWREGION' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem7_AWREGION' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem7_AWUSER' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem7_AWUSER' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem7_WVALID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem7_WVALID' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem7_WREADY' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem7_WDATA' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem7_WDATA' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem7_WSTRB' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem7_WSTRB' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem7_WLAST' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem7_WLAST' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem7_WID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem7_WID' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem7_WUSER' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem7_WUSER' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem7_ARVALID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem7_ARVALID' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem7_ARREADY' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem7_ARADDR' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem7_ARADDR' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem7_ARID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem7_ARID' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem7_ARLEN' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem7_ARLEN' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem7_ARSIZE' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem7_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem7_ARBURST' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem7_ARBURST' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem7_ARLOCK' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem7_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem7_ARCACHE' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem7_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem7_ARPROT' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem7_ARPROT' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem7_ARQOS' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem7_ARQOS' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem7_ARREGION' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem7_ARREGION' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem7_ARUSER' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem7_ARUSER' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem7_RVALID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem7_RREADY' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem7_RREADY' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem7_RDATA' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem7_RLAST' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem7_RID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem7_RUSER' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem7_RRESP' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem7_BVALID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem7_BREADY' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem7_BREADY' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem7_BRESP' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem7_BID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem7_BUSER' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
INFO: [RTGEN 206-100] Finished creating RTL model for 'spmm_hls'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.44 seconds. CPU system time: 0.03 seconds. Elapsed time: 1.46 seconds; current allocated memory: 905.199 MB.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 1.2 seconds. CPU system time: 0.03 seconds. Elapsed time: 1.23 seconds; current allocated memory: 908.406 MB.
INFO: [HLS 200-1603] Design has inferred MAXI bursts and missed bursts, see Vitis HLS GUI synthesis summary report for detailed information.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2 (64-bit)
Tool Version Limit: 2019.12
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2 (64-bit)
Tool Version Limit: 2019.12
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 4ns.
INFO: [HLS 200-1611] Setting target device to 'xcu280-fsvh2892-2L-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_latency=0
INFO: [HLS 200-1464] Running solution command: config_export -format=xo
INFO: [HLS 200-1464] Running solution command: config_export -output=build_fpga/spmm_hls.xo
INFO: [HLS 200-1510] Running: set_part xcu280-fsvh2892-2L-e 
INFO: [HLS 200-1510] Running: create_clock -period 4.0 -name default 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0.02 seconds. Elapsed time: 10.04 seconds; current allocated memory: 735.781 MB.
INFO: [HLS 200-10] Analyzing design file 'src/spmm_device_fpga.cpp' ... 
WARNING: [HLS 214-107] Since the loop counter is not declared in loop header and/or initialized to '0', the compiler may not successfully process the dataflow loop (src/spmm_device_fpga.cpp:164:27)
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body (src/spmm_device_fpga.cpp:166:10)
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body (src/spmm_device_fpga.cpp:166:16)
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body (src/spmm_device_fpga.cpp:166:25)
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body (src/spmm_device_fpga.cpp:167:17)
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body (src/spmm_device_fpga.cpp:167:23)
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body (src/spmm_device_fpga.cpp:167:32)
WARNING: [HLS 214-109] As the loop counter is not increased by 1, the compiler may not successfully process the dataflow loop (src/spmm_device_fpga.cpp:220:29)
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body (src/spmm_device_fpga.cpp:222:46)
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body (src/spmm_device_fpga.cpp:223:19)
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body (src/spmm_device_fpga.cpp:223:29)
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body (src/spmm_device_fpga.cpp:224:19)
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body (src/spmm_device_fpga.cpp:224:29)
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body (src/spmm_device_fpga.cpp:225:19)
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body (src/spmm_device_fpga.cpp:225:29)
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body (src/spmm_device_fpga.cpp:226:19)
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body (src/spmm_device_fpga.cpp:226:29)
WARNING: [HLS 200-471] Dataflow form checks found 17 issue(s) in file src/spmm_device_fpga.cpp
WARNING: [HLS 207-5292] unused parameter 'row_ptr' (src/spmm_device_fpga.cpp:27:20)
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 3.57 seconds. CPU system time: 0.64 seconds. Elapsed time: 4.22 seconds; current allocated memory: 736.074 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-291] Loop 'VITIS_LOOP_114_1' is marked as complete unroll implied by the pipeline pragma (src/spmm_device_fpga.cpp:114:31)
INFO: [HLS 214-291] Loop 'compare_all' is marked as complete unroll implied by the pipeline pragma (src/spmm_device_fpga.cpp:69:13)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_94_1' (src/spmm_device_fpga.cpp:94:22) in function 'set_tile_broadcast' completely with a factor of 4 (src/spmm_device_fpga.cpp:33:0)
INFO: [HLS 214-186] Unrolling loop 'compare_all' (src/spmm_device_fpga.cpp:69:13) in function 'set_tile_broadcast' completely with a factor of 4 (src/spmm_device_fpga.cpp:33:0)
INFO: [HLS 214-248] Applying array_partition to 'seen_y': Complete partitioning on dimension 1. (src/spmm_device_fpga.cpp:38:10)
INFO: [HLS 214-248] Applying array_partition to 'seen_v': Complete partitioning on dimension 1. (src/spmm_device_fpga.cpp:39:10)
INFO: [HLS 214-248] Applying array_partition to 's': Complete partitioning on dimension 1. (src/spmm_device_fpga.cpp:214:23)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 's_0' with compact=bit mode in 388-bits (src/spmm_device_fpga.cpp:214:23)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 's_1' with compact=bit mode in 388-bits (src/spmm_device_fpga.cpp:214:23)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 's_2' with compact=bit mode in 388-bits (src/spmm_device_fpga.cpp:214:23)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 's_3' with compact=bit mode in 388-bits (src/spmm_device_fpga.cpp:214:23)
INFO: [HLS 214-115] Multiple burst reads of variable length and bit width 32 in loop 'VITIS_LOOP_114_1'(src/spmm_device_fpga.cpp:114:31) has been inferred on bundle 'gmem6'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (src/spmm_device_fpga.cpp:114:31)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 3.93 seconds. CPU system time: 0.8 seconds. Elapsed time: 4.73 seconds; current allocated memory: 736.598 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 736.598 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.1 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.12 seconds; current allocated memory: 738.129 MB.
INFO: [HLS 200-10] Checking synthesizability ...
WARNING: [SYNCHK 200-77] The top function 'spmm_hls' (src/spmm_device_fpga.cpp:173) has no outputs. Possible cause(s) are: (1) Output parameters are passed by value; (2) intended outputs (parameters or global variables) are never written; (3) there are infinite loops.
INFO: [SYNCHK 200-10] 0 error(s), 1 warning(s).
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.12 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.13 seconds; current allocated memory: 739.449 MB.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'move_B_to_BRAM' (src/spmm_device_fpga.cpp:111) in function 'dfm' for pipelining.
WARNING: [HLS 200-936] Cannot unroll loop 'VITIS_LOOP_114_1' (src/spmm_device_fpga.cpp:114) in function 'dfm': cannot completely unroll a loop with a variable trip count.
INFO: [XFORM 203-721] Extract dataflow region from loop VITIS_LOOP_164_1 (src/spmm_device_fpga.cpp:166)  of function 'pu_kernel'.
WARNING: [XFORM 203-713] Disabling dataflow-in-loop for loop VITIS_LOOP_164_1 at src/spmm_device_fpga.cpp:166 in function 'pu_kernel': cannot recognize loop index variable. The generated RTL may not be functionally correct. Please convert it into a for loop with a fixed iteration count.
INFO: [XFORM 203-721] Extract dataflow region from loop VITIS_LOOP_164_1 (src/spmm_device_fpga.cpp:166)  of function 'pu_kernel.10'.
WARNING: [XFORM 203-713] Disabling dataflow-in-loop for loop VITIS_LOOP_164_1 at src/spmm_device_fpga.cpp:166 in function 'pu_kernel.10': cannot recognize loop index variable. The generated RTL may not be functionally correct. Please convert it into a for loop with a fixed iteration count.
INFO: [XFORM 203-721] Extract dataflow region from loop VITIS_LOOP_164_1 (src/spmm_device_fpga.cpp:166)  of function 'pu_kernel.8'.
WARNING: [XFORM 203-713] Disabling dataflow-in-loop for loop VITIS_LOOP_164_1 at src/spmm_device_fpga.cpp:166 in function 'pu_kernel.8': cannot recognize loop index variable. The generated RTL may not be functionally correct. Please convert it into a for loop with a fixed iteration count.
INFO: [XFORM 203-721] Extract dataflow region from loop VITIS_LOOP_164_1 (src/spmm_device_fpga.cpp:166)  of function 'pu_kernel.9'.
WARNING: [XFORM 203-713] Disabling dataflow-in-loop for loop VITIS_LOOP_164_1 at src/spmm_device_fpga.cpp:166 in function 'pu_kernel.9': cannot recognize loop index variable. The generated RTL may not be functionally correct. Please convert it into a for loop with a fixed iteration count.
INFO: [XFORM 203-721] Extract dataflow region from loop row_loop (src/spmm_device_fpga.cpp:222)  of function 'spmm_hls'.
WARNING: [XFORM 203-713] Disabling dataflow-in-loop for loop row_loop at src/spmm_device_fpga.cpp:222 in function 'spmm_hls': cannot recognize loop index variable. The generated RTL may not be functionally correct. Please convert it into a for loop with a fixed iteration count.
INFO: [HLS 200-778] Automatically marking array 'tile.value' as shared between two reader processes.
INFO: [HLS 200-755] Binding port 0 of memory 'tile.value' to function 'pu_comp.1' (src/spmm_device_fpga.cpp:125:20) 
INFO: [HLS 200-755] Binding port 1 of memory 'tile.value' to function 'pu_comp.2' (src/spmm_device_fpga.cpp:125:20) 
INFO: [HLS 200-778] Automatically marking array 'tile.y' as shared between two reader processes.
INFO: [HLS 200-755] Binding port 0 of memory 'tile.y' to function 'pu_comp.1' (src/spmm_device_fpga.cpp:125:20) 
INFO: [HLS 200-755] Binding port 1 of memory 'tile.y' to function 'pu_comp.2' (src/spmm_device_fpga.cpp:125:20) 
INFO: [HLS 200-778] Automatically marking array 'Dbuf' as shared between two reader processes.
INFO: [HLS 200-755] Binding port 0 of memory 'Dbuf' to function 'pu_comp.1' (src/spmm_device_fpga.cpp:125:20) 
INFO: [HLS 200-755] Binding port 1 of memory 'Dbuf' to function 'pu_comp.2' (src/spmm_device_fpga.cpp:125:20) 
INFO: [HLS 200-778] Automatically marking array 'tile.value' as shared between two reader processes.
INFO: [HLS 200-755] Binding port 0 of memory 'tile.value' to function 'pu_comp.3' (src/spmm_device_fpga.cpp:125:20) 
INFO: [HLS 200-755] Binding port 1 of memory 'tile.value' to function 'pu_comp.4' (src/spmm_device_fpga.cpp:125:20) 
INFO: [HLS 200-778] Automatically marking array 'tile.y' as shared between two reader processes.
INFO: [HLS 200-755] Binding port 0 of memory 'tile.y' to function 'pu_comp.3' (src/spmm_device_fpga.cpp:125:20) 
INFO: [HLS 200-755] Binding port 1 of memory 'tile.y' to function 'pu_comp.4' (src/spmm_device_fpga.cpp:125:20) 
INFO: [HLS 200-778] Automatically marking array 'Dbuf' as shared between two reader processes.
INFO: [HLS 200-755] Binding port 0 of memory 'Dbuf' to function 'pu_comp.3' (src/spmm_device_fpga.cpp:125:20) 
INFO: [HLS 200-755] Binding port 1 of memory 'Dbuf' to function 'pu_comp.4' (src/spmm_device_fpga.cpp:125:20) 
INFO: [HLS 200-778] Automatically marking array 'tile.value' as shared between two reader processes.
INFO: [HLS 200-755] Binding port 0 of memory 'tile.value' to function 'pu_comp.5' (src/spmm_device_fpga.cpp:125:20) 
INFO: [HLS 200-755] Binding port 1 of memory 'tile.value' to function 'pu_comp.6' (src/spmm_device_fpga.cpp:125:20) 
INFO: [HLS 200-778] Automatically marking array 'tile.y' as shared between two reader processes.
INFO: [HLS 200-755] Binding port 0 of memory 'tile.y' to function 'pu_comp.5' (src/spmm_device_fpga.cpp:125:20) 
INFO: [HLS 200-755] Binding port 1 of memory 'tile.y' to function 'pu_comp.6' (src/spmm_device_fpga.cpp:125:20) 
INFO: [HLS 200-778] Automatically marking array 'Dbuf' as shared between two reader processes.
INFO: [HLS 200-755] Binding port 0 of memory 'Dbuf' to function 'pu_comp.5' (src/spmm_device_fpga.cpp:125:20) 
INFO: [HLS 200-755] Binding port 1 of memory 'Dbuf' to function 'pu_comp.6' (src/spmm_device_fpga.cpp:125:20) 
INFO: [HLS 200-778] Automatically marking array 'tile.value' as shared between two reader processes.
INFO: [HLS 200-755] Binding port 0 of memory 'tile.value' to function 'pu_comp.7' (src/spmm_device_fpga.cpp:125:20) 
INFO: [HLS 200-755] Binding port 1 of memory 'tile.value' to function 'pu_comp' (src/spmm_device_fpga.cpp:125:20) 
INFO: [HLS 200-778] Automatically marking array 'tile.y' as shared between two reader processes.
INFO: [HLS 200-755] Binding port 0 of memory 'tile.y' to function 'pu_comp.7' (src/spmm_device_fpga.cpp:125:20) 
INFO: [HLS 200-755] Binding port 1 of memory 'tile.y' to function 'pu_comp' (src/spmm_device_fpga.cpp:125:20) 
INFO: [HLS 200-778] Automatically marking array 'Dbuf' as shared between two reader processes.
INFO: [HLS 200-755] Binding port 0 of memory 'Dbuf' to function 'pu_comp.7' (src/spmm_device_fpga.cpp:125:20) 
INFO: [HLS 200-755] Binding port 1 of memory 'Dbuf' to function 'pu_comp' (src/spmm_device_fpga.cpp:125:20) 
INFO: [XFORM 203-712] Applying dataflow to function 'dataflow_in_loop_VITIS_LOOP_164_1' (src/spmm_device_fpga.cpp:165:9), detected/extracted 2 process function(s): 
	 'pu_comp.1'
	 'pu_comp.2'.
INFO: [XFORM 203-712] Applying dataflow to function 'dataflow_in_loop_VITIS_LOOP_164_156' (src/spmm_device_fpga.cpp:165:9), detected/extracted 2 process function(s): 
	 'pu_comp.3'
	 'pu_comp.4'.
INFO: [XFORM 203-712] Applying dataflow to function 'dataflow_in_loop_VITIS_LOOP_164_157' (src/spmm_device_fpga.cpp:165:9), detected/extracted 2 process function(s): 
	 'pu_comp.5'
	 'pu_comp.6'.
INFO: [XFORM 203-712] Applying dataflow to function 'dataflow_in_loop_VITIS_LOOP_164_155' (src/spmm_device_fpga.cpp:165:9), detected/extracted 2 process function(s): 
	 'pu_comp.7'
	 'pu_comp'.
INFO: [XFORM 203-712] Applying dataflow to function 'dataflow_in_loop_row_loop' (src/spmm_device_fpga.cpp:215:9), detected/extracted 5 process function(s): 
	 'set_tile_broadcast'
	 'pu_kernel'
	 'pu_kernel.8'
	 'pu_kernel.9'
	 'pu_kernel.10'.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (src/spmm_device_fpga.cpp:82:30) to (src/spmm_device_fpga.cpp:85:13) in function 'set_tile_broadcast'... converting 5 basic blocks.
INFO: [XFORM 203-11] Balancing expressions in function 'set_tile_broadcast' (src/spmm_device_fpga.cpp:38:13)...3 expression(s) balanced.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.38 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.4 seconds; current allocated memory: 763.812 MB.
WARNING: [HLS 200-960] Cannot flatten loop 'move_B_to_BRAM' (src/spmm_device_fpga.cpp:111:13) in function 'dfm' the outer loop is not a perfect loop because there is nontrivial logic before entering the inner loop.
INFO: [HLS 200-472] Inferring partial write operation for 'pkt.v.value' (src/spmm_device_fpga.cpp:90:18)
INFO: [HLS 200-472] Inferring partial write operation for 'pkt.ref' (src/spmm_device_fpga.cpp:91:20)
INFO: [HLS 200-472] Inferring partial write operation for 'p.v.y' (src/spmm_device_fpga.cpp:151:20)
INFO: [HLS 200-472] Inferring partial write operation for 'tile.y' (src/spmm_device_fpga.cpp:156:10)
INFO: [HLS 200-472] Inferring partial write operation for 'tile_ref' (src/spmm_device_fpga.cpp:157:21)
INFO: [HLS 200-472] Inferring partial write operation for 'p.v.y' (src/spmm_device_fpga.cpp:151:20)
INFO: [HLS 200-472] Inferring partial write operation for 'tile.y' (src/spmm_device_fpga.cpp:156:10)
INFO: [HLS 200-472] Inferring partial write operation for 'tile_ref' (src/spmm_device_fpga.cpp:157:21)
INFO: [HLS 200-472] Inferring partial write operation for 'p.v.y' (src/spmm_device_fpga.cpp:151:20)
INFO: [HLS 200-472] Inferring partial write operation for 'tile.y' (src/spmm_device_fpga.cpp:156:10)
INFO: [HLS 200-472] Inferring partial write operation for 'tile_ref' (src/spmm_device_fpga.cpp:157:21)
INFO: [HLS 200-472] Inferring partial write operation for 'p.v.y' (src/spmm_device_fpga.cpp:151:20)
INFO: [HLS 200-472] Inferring partial write operation for 'tile.y' (src/spmm_device_fpga.cpp:156:10)
INFO: [HLS 200-472] Inferring partial write operation for 'tile_ref' (src/spmm_device_fpga.cpp:157:21)
INFO: [HLS 200-472] Inferring partial write operation for 'Dbuf' (src/spmm_device_fpga.cpp:116:17)
WARNING: [HLS 200-1449] Process pu_kernel has both a predecessor and reads an input from its caller (see the GUI dataflow viewer). This may lead to lower throughput. Consider copying this input via a predecessor process.
WARNING: [HLS 200-1449] Process pu_kernel.8 has both a predecessor and reads an input from its caller (see the GUI dataflow viewer). This may lead to lower throughput. Consider copying this input via a predecessor process.
WARNING: [HLS 200-1449] Process pu_kernel.9 has both a predecessor and reads an input from its caller (see the GUI dataflow viewer). This may lead to lower throughput. Consider copying this input via a predecessor process.
WARNING: [HLS 200-1449] Process pu_kernel.10 has both a predecessor and reads an input from its caller (see the GUI dataflow viewer). This may lead to lower throughput. Consider copying this input via a predecessor process.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.17 seconds. CPU system time: 0.04 seconds. Elapsed time: 0.21 seconds; current allocated memory: 890.410 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'spmm_hls' ...
WARNING: [SYN 201-103] Legalizing function name 'pu_kernel.8_Pipeline_pu_save_stream_into_pu' to 'pu_kernel_8_Pipeline_pu_save_stream_into_pu'.
WARNING: [SYN 201-103] Legalizing function name 'pu_kernel.8' to 'pu_kernel_8'.
WARNING: [SYN 201-103] Legalizing function name 'pu_kernel.9_Pipeline_pu_save_stream_into_pu' to 'pu_kernel_9_Pipeline_pu_save_stream_into_pu'.
WARNING: [SYN 201-103] Legalizing function name 'pu_kernel.9' to 'pu_kernel_9'.
WARNING: [SYN 201-103] Legalizing function name 'pu_kernel.10_Pipeline_pu_save_stream_into_pu' to 'pu_kernel_10_Pipeline_pu_save_stream_into_pu'.
WARNING: [SYN 201-103] Legalizing function name 'pu_kernel.10' to 'pu_kernel_10'.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'set_tile_broadcast_Pipeline_init_seen' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'init_seen'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, loop 'init_seen'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.05 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.09 seconds; current allocated memory: 892.027 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 892.027 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'set_tile_broadcast_Pipeline_copy_tile_loop' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'copy_tile_loop'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 10, loop 'copy_tile_loop'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.11 seconds. CPU system time: 0 seconds. Elapsed time: 0.11 seconds; current allocated memory: 893.371 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.11 seconds. CPU system time: 0 seconds. Elapsed time: 0.11 seconds; current allocated memory: 893.371 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'set_tile_broadcast' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.18 seconds. CPU system time: 0 seconds. Elapsed time: 0.19 seconds; current allocated memory: 893.371 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.14 seconds. CPU system time: 0 seconds. Elapsed time: 0.15 seconds; current allocated memory: 893.371 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'pu_kernel_Pipeline_pu_save_stream_into_pu' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'pu_save_stream_into_pu'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'pu_save_stream_into_pu'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.2 seconds. CPU system time: 0 seconds. Elapsed time: 0.2 seconds; current allocated memory: 893.812 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 893.812 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dfm_Pipeline_VITIS_LOOP_114_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [SCHED 204-65] Unable to satisfy pipeline directive for function 'dfm_Pipeline_VITIS_LOOP_114_1': contains subloop(s) that are not unrolled.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_114_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'VITIS_LOOP_114_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.05 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.06 seconds; current allocated memory: 894.188 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 894.188 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dfm' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [SCHED 204-67] Unable to satisfy pipeline directive for loop 'move_B_to_BRAM': contains subfunction 'dfm_Pipeline_VITIS_LOOP_114_1' which is not pipelined.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.07 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.07 seconds; current allocated memory: 894.648 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.09 seconds. CPU system time: 0 seconds. Elapsed time: 0.1 seconds; current allocated memory: 894.648 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'pu_kernel' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.11 seconds. CPU system time: 0 seconds. Elapsed time: 0.1 seconds; current allocated memory: 894.848 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.1 seconds. CPU system time: 0 seconds. Elapsed time: 0.1 seconds; current allocated memory: 894.848 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'pu_kernel_8_Pipeline_pu_save_stream_into_pu' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'pu_save_stream_into_pu'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'pu_save_stream_into_pu'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.12 seconds. CPU system time: 0 seconds. Elapsed time: 0.12 seconds; current allocated memory: 895.246 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 895.246 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'pu_kernel_8' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 895.535 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.1 seconds. CPU system time: 0 seconds. Elapsed time: 0.11 seconds; current allocated memory: 895.535 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'pu_kernel_9_Pipeline_pu_save_stream_into_pu' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'pu_save_stream_into_pu'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'pu_save_stream_into_pu'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.12 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.12 seconds; current allocated memory: 895.902 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 895.902 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'pu_kernel_9' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.07 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.08 seconds; current allocated memory: 896.168 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.11 seconds. CPU system time: 0 seconds. Elapsed time: 0.1 seconds; current allocated memory: 896.168 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'pu_kernel_10_Pipeline_pu_save_stream_into_pu' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'pu_save_stream_into_pu'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'pu_save_stream_into_pu'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.11 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.11 seconds; current allocated memory: 896.570 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 896.570 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'pu_kernel_10' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.09 seconds. CPU system time: 0 seconds. Elapsed time: 0.09 seconds; current allocated memory: 896.871 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.1 seconds. CPU system time: 0 seconds. Elapsed time: 0.1 seconds; current allocated memory: 896.871 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dataflow_in_loop_row_loop' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.11 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.11 seconds; current allocated memory: 896.871 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.2 seconds. CPU system time: 0 seconds. Elapsed time: 0.21 seconds; current allocated memory: 896.871 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'spmm_hls' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.55 seconds. CPU system time: 0 seconds. Elapsed time: 0.56 seconds; current allocated memory: 897.727 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.21 seconds. CPU system time: 0 seconds. Elapsed time: 0.22 seconds; current allocated memory: 897.727 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'set_tile_broadcast_Pipeline_init_seen' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'set_tile_broadcast_Pipeline_init_seen'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.55 seconds. CPU system time: 0 seconds. Elapsed time: 0.56 seconds; current allocated memory: 897.727 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'set_tile_broadcast_Pipeline_copy_tile_loop' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'set_tile_broadcast_Pipeline_copy_tile_loop' pipeline 'copy_tile_loop' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'set_tile_broadcast_Pipeline_copy_tile_loop'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.07 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.08 seconds; current allocated memory: 899.656 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'set_tile_broadcast' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'set_tile_broadcast'.
INFO: [RTMG 210-278] Implementing memory 'spmm_hls_set_tile_broadcast_pkt_v_value_RAM_AUTO_1R1W' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'spmm_hls_set_tile_broadcast_pkt_ref_RAM_AUTO_1R1W' using auto RAMs.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.4 seconds. CPU system time: 0 seconds. Elapsed time: 0.4 seconds; current allocated memory: 902.949 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'pu_kernel_Pipeline_pu_save_stream_into_pu' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'pu_kernel_Pipeline_pu_save_stream_into_pu' pipeline 'pu_save_stream_into_pu' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'pu_kernel_Pipeline_pu_save_stream_into_pu'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.3 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.3 seconds; current allocated memory: 904.230 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dfm_Pipeline_VITIS_LOOP_114_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'dfm_Pipeline_VITIS_LOOP_114_1' pipeline 'VITIS_LOOP_114_1' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'dfm_Pipeline_VITIS_LOOP_114_1/m_axi_gmem6_ARVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dfm_Pipeline_VITIS_LOOP_114_1/m_axi_gmem6_ARADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dfm_Pipeline_VITIS_LOOP_114_1/m_axi_gmem6_ARID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dfm_Pipeline_VITIS_LOOP_114_1/m_axi_gmem6_ARLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dfm_Pipeline_VITIS_LOOP_114_1/m_axi_gmem6_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dfm_Pipeline_VITIS_LOOP_114_1/m_axi_gmem6_ARBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dfm_Pipeline_VITIS_LOOP_114_1/m_axi_gmem6_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dfm_Pipeline_VITIS_LOOP_114_1/m_axi_gmem6_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dfm_Pipeline_VITIS_LOOP_114_1/m_axi_gmem6_ARPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dfm_Pipeline_VITIS_LOOP_114_1/m_axi_gmem6_ARQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dfm_Pipeline_VITIS_LOOP_114_1/m_axi_gmem6_ARREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dfm_Pipeline_VITIS_LOOP_114_1/m_axi_gmem6_ARUSER' to 0.
INFO: [RTGEN 206-100] Finished creating RTL model for 'dfm_Pipeline_VITIS_LOOP_114_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.1 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.1 seconds; current allocated memory: 905.129 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dfm' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'mul_32s_30ns_32_2_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'dfm'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.09 seconds. CPU system time: 0 seconds. Elapsed time: 0.09 seconds; current allocated memory: 906.383 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'pu_kernel' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'pu_kernel'.
INFO: [RTMG 210-278] Implementing memory 'spmm_hls_pu_kernel_Dbuf_RAM_2P_BRAM_0R0W' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'spmm_hls_pu_kernel_tile_y_RAM_AUTO_1R1W' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'spmm_hls_pu_kernel_tile_ref_RAM_AUTO_1R1W' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'spmm_hls_pu_kernel_p_v_y_RAM_AUTO_1R1W' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'spmm_hls_pu_kernel_p_ref_RAM_AUTO_1R1W' using auto RAMs.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.17 seconds. CPU system time: 0 seconds. Elapsed time: 0.16 seconds; current allocated memory: 908.051 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'pu_kernel_8_Pipeline_pu_save_stream_into_pu' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'pu_kernel_8_Pipeline_pu_save_stream_into_pu' pipeline 'pu_save_stream_into_pu' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'pu_kernel_8_Pipeline_pu_save_stream_into_pu'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.25 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.26 seconds; current allocated memory: 909.125 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'pu_kernel_8' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'pu_kernel_8'.
INFO: [RTMG 210-278] Implementing memory 'spmm_hls_pu_kernel_8_tile_y_RAM_AUTO_1R1W' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'spmm_hls_pu_kernel_8_tile_ref_RAM_AUTO_1R1W' using auto RAMs.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.1 seconds. CPU system time: 0 seconds. Elapsed time: 0.11 seconds; current allocated memory: 910.430 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'pu_kernel_9_Pipeline_pu_save_stream_into_pu' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'pu_kernel_9_Pipeline_pu_save_stream_into_pu' pipeline 'pu_save_stream_into_pu' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'pu_kernel_9_Pipeline_pu_save_stream_into_pu'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.26 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.27 seconds; current allocated memory: 911.582 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'pu_kernel_9' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'pu_kernel_9'.
INFO: [RTMG 210-278] Implementing memory 'spmm_hls_pu_kernel_9_tile_y_RAM_AUTO_1R1W' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'spmm_hls_pu_kernel_9_tile_ref_RAM_AUTO_1R1W' using auto RAMs.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.1 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.11 seconds; current allocated memory: 912.895 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'pu_kernel_10_Pipeline_pu_save_stream_into_pu' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'pu_kernel_10_Pipeline_pu_save_stream_into_pu' pipeline 'pu_save_stream_into_pu' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'pu_kernel_10_Pipeline_pu_save_stream_into_pu'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.26 seconds. CPU system time: 0 seconds. Elapsed time: 0.27 seconds; current allocated memory: 913.973 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'pu_kernel_10' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'pu_kernel_10'.
INFO: [RTMG 210-278] Implementing memory 'spmm_hls_pu_kernel_10_tile_y_RAM_AUTO_1R1W' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'spmm_hls_pu_kernel_10_tile_ref_RAM_AUTO_1R1W' using auto RAMs.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.1 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.11 seconds; current allocated memory: 915.285 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dataflow_in_loop_row_loop' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_row_loop/m_axi_gmem1_AWVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_row_loop/m_axi_gmem1_AWADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_row_loop/m_axi_gmem1_AWID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_row_loop/m_axi_gmem1_AWLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_row_loop/m_axi_gmem1_AWSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_row_loop/m_axi_gmem1_AWBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_row_loop/m_axi_gmem1_AWLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_row_loop/m_axi_gmem1_AWCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_row_loop/m_axi_gmem1_AWPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_row_loop/m_axi_gmem1_AWQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_row_loop/m_axi_gmem1_AWREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_row_loop/m_axi_gmem1_AWUSER' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_row_loop/m_axi_gmem1_WVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_row_loop/m_axi_gmem1_WDATA' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_row_loop/m_axi_gmem1_WSTRB' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_row_loop/m_axi_gmem1_WLAST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_row_loop/m_axi_gmem1_WID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_row_loop/m_axi_gmem1_WUSER' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_row_loop/m_axi_gmem1_BREADY' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_row_loop/m_axi_gmem2_AWVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_row_loop/m_axi_gmem2_AWADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_row_loop/m_axi_gmem2_AWID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_row_loop/m_axi_gmem2_AWLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_row_loop/m_axi_gmem2_AWSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_row_loop/m_axi_gmem2_AWBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_row_loop/m_axi_gmem2_AWLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_row_loop/m_axi_gmem2_AWCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_row_loop/m_axi_gmem2_AWPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_row_loop/m_axi_gmem2_AWQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_row_loop/m_axi_gmem2_AWREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_row_loop/m_axi_gmem2_AWUSER' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_row_loop/m_axi_gmem2_WVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_row_loop/m_axi_gmem2_WDATA' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_row_loop/m_axi_gmem2_WSTRB' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_row_loop/m_axi_gmem2_WLAST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_row_loop/m_axi_gmem2_WID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_row_loop/m_axi_gmem2_WUSER' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_row_loop/m_axi_gmem2_BREADY' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_row_loop/m_axi_gmem3_AWVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_row_loop/m_axi_gmem3_AWADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_row_loop/m_axi_gmem3_AWID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_row_loop/m_axi_gmem3_AWLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_row_loop/m_axi_gmem3_AWSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_row_loop/m_axi_gmem3_AWBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_row_loop/m_axi_gmem3_AWLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_row_loop/m_axi_gmem3_AWCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_row_loop/m_axi_gmem3_AWPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_row_loop/m_axi_gmem3_AWQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_row_loop/m_axi_gmem3_AWREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_row_loop/m_axi_gmem3_AWUSER' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_row_loop/m_axi_gmem3_WVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_row_loop/m_axi_gmem3_WDATA' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_row_loop/m_axi_gmem3_WSTRB' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_row_loop/m_axi_gmem3_WLAST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_row_loop/m_axi_gmem3_WID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_row_loop/m_axi_gmem3_WUSER' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_row_loop/m_axi_gmem3_BREADY' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_row_loop/m_axi_gmem4_AWVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_row_loop/m_axi_gmem4_AWADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_row_loop/m_axi_gmem4_AWID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_row_loop/m_axi_gmem4_AWLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_row_loop/m_axi_gmem4_AWSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_row_loop/m_axi_gmem4_AWBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_row_loop/m_axi_gmem4_AWLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_row_loop/m_axi_gmem4_AWCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_row_loop/m_axi_gmem4_AWPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_row_loop/m_axi_gmem4_AWQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_row_loop/m_axi_gmem4_AWREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_row_loop/m_axi_gmem4_AWUSER' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_row_loop/m_axi_gmem4_WVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_row_loop/m_axi_gmem4_WDATA' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_row_loop/m_axi_gmem4_WSTRB' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_row_loop/m_axi_gmem4_WLAST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_row_loop/m_axi_gmem4_WID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_row_loop/m_axi_gmem4_WUSER' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_row_loop/m_axi_gmem4_BREADY' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_row_loop/m_axi_gmem5_AWVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_row_loop/m_axi_gmem5_AWADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_row_loop/m_axi_gmem5_AWID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_row_loop/m_axi_gmem5_AWLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_row_loop/m_axi_gmem5_AWSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_row_loop/m_axi_gmem5_AWBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_row_loop/m_axi_gmem5_AWLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_row_loop/m_axi_gmem5_AWCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_row_loop/m_axi_gmem5_AWPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_row_loop/m_axi_gmem5_AWQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_row_loop/m_axi_gmem5_AWREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_row_loop/m_axi_gmem5_AWUSER' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_row_loop/m_axi_gmem5_WVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_row_loop/m_axi_gmem5_WDATA' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_row_loop/m_axi_gmem5_WSTRB' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_row_loop/m_axi_gmem5_WLAST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_row_loop/m_axi_gmem5_WID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_row_loop/m_axi_gmem5_WUSER' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_row_loop/m_axi_gmem5_BREADY' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_row_loop/m_axi_gmem6_AWVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_row_loop/m_axi_gmem6_AWADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_row_loop/m_axi_gmem6_AWID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_row_loop/m_axi_gmem6_AWLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_row_loop/m_axi_gmem6_AWSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_row_loop/m_axi_gmem6_AWBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_row_loop/m_axi_gmem6_AWLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_row_loop/m_axi_gmem6_AWCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_row_loop/m_axi_gmem6_AWPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_row_loop/m_axi_gmem6_AWQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_row_loop/m_axi_gmem6_AWREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_row_loop/m_axi_gmem6_AWUSER' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_row_loop/m_axi_gmem6_WVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_row_loop/m_axi_gmem6_WDATA' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_row_loop/m_axi_gmem6_WSTRB' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_row_loop/m_axi_gmem6_WLAST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_row_loop/m_axi_gmem6_WID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_row_loop/m_axi_gmem6_WUSER' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_row_loop/m_axi_gmem6_BREADY' to 0.
INFO: [RTGEN 206-100] Finished creating RTL model for 'dataflow_in_loop_row_loop'.
INFO: [RTMG 210-285] Implementing FIFO 's_01_U(spmm_hls_fifo_w388_d16_A)' using Vivado Default RAMs.
INFO: [RTMG 210-285] Implementing FIFO 's_12_U(spmm_hls_fifo_w388_d16_A)' using Vivado Default RAMs.
INFO: [RTMG 210-285] Implementing FIFO 's_23_U(spmm_hls_fifo_w388_d16_A)' using Vivado Default RAMs.
INFO: [RTMG 210-285] Implementing FIFO 's_34_U(spmm_hls_fifo_w388_d16_A)' using Vivado Default RAMs.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.69 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.72 seconds; current allocated memory: 918.559 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'spmm_hls' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'spmm_hls/gmem0' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'spmm_hls/gmem1' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'spmm_hls/gmem2' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'spmm_hls/gmem3' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'spmm_hls/gmem4' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'spmm_hls/gmem5' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'spmm_hls/gmem6' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'spmm_hls/gmem7' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'spmm_hls/N' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'spmm_hls/M' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'spmm_hls/K' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'spmm_hls/nnz' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'spmm_hls/row_ptr' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'spmm_hls/col_idx' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'spmm_hls/a_val' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'spmm_hls/B1' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'spmm_hls/B2' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'spmm_hls/B3' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'spmm_hls/B4' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'spmm_hls/C' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'spmm_hls' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'N', 'M', 'K', 'nnz', 'row_ptr', 'col_idx', 'a_val', 'B1', 'B2', 'B3', 'B4', 'C' to AXI-Lite port control.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem0_AWVALID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem0_AWVALID' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem0_AWREADY' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem0_AWADDR' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem0_AWADDR' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem0_AWID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem0_AWID' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem0_AWLEN' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem0_AWLEN' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem0_AWSIZE' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem0_AWSIZE' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem0_AWBURST' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem0_AWBURST' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem0_AWLOCK' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem0_AWLOCK' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem0_AWCACHE' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem0_AWCACHE' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem0_AWPROT' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem0_AWPROT' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem0_AWQOS' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem0_AWQOS' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem0_AWREGION' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem0_AWREGION' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem0_AWUSER' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem0_AWUSER' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem0_WVALID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem0_WVALID' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem0_WREADY' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem0_WDATA' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem0_WDATA' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem0_WSTRB' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem0_WSTRB' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem0_WLAST' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem0_WLAST' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem0_WID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem0_WID' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem0_WUSER' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem0_WUSER' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem0_ARVALID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem0_ARVALID' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem0_ARREADY' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem0_ARADDR' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem0_ARADDR' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem0_ARID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem0_ARID' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem0_ARLEN' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem0_ARLEN' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem0_ARSIZE' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem0_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem0_ARBURST' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem0_ARBURST' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem0_ARLOCK' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem0_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem0_ARCACHE' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem0_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem0_ARPROT' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem0_ARPROT' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem0_ARQOS' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem0_ARQOS' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem0_ARREGION' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem0_ARREGION' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem0_ARUSER' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem0_ARUSER' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem0_RVALID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem0_RREADY' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem0_RREADY' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem0_RDATA' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem0_RLAST' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem0_RID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem0_RUSER' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem0_RRESP' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem0_BVALID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem0_BREADY' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem0_BREADY' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem0_BRESP' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem0_BID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem0_BUSER' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem7_AWVALID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem7_AWVALID' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem7_AWREADY' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem7_AWADDR' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem7_AWADDR' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem7_AWID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem7_AWID' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem7_AWLEN' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem7_AWLEN' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem7_AWSIZE' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem7_AWSIZE' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem7_AWBURST' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem7_AWBURST' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem7_AWLOCK' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem7_AWLOCK' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem7_AWCACHE' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem7_AWCACHE' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem7_AWPROT' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem7_AWPROT' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem7_AWQOS' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem7_AWQOS' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem7_AWREGION' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem7_AWREGION' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem7_AWUSER' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem7_AWUSER' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem7_WVALID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem7_WVALID' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem7_WREADY' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem7_WDATA' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem7_WDATA' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem7_WSTRB' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem7_WSTRB' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem7_WLAST' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem7_WLAST' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem7_WID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem7_WID' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem7_WUSER' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem7_WUSER' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem7_ARVALID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem7_ARVALID' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem7_ARREADY' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem7_ARADDR' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem7_ARADDR' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem7_ARID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem7_ARID' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem7_ARLEN' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem7_ARLEN' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem7_ARSIZE' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem7_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem7_ARBURST' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem7_ARBURST' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem7_ARLOCK' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem7_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem7_ARCACHE' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem7_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem7_ARPROT' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem7_ARPROT' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem7_ARQOS' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem7_ARQOS' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem7_ARREGION' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem7_ARREGION' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem7_ARUSER' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem7_ARUSER' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem7_RVALID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem7_RREADY' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem7_RREADY' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem7_RDATA' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem7_RLAST' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem7_RID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem7_RUSER' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem7_RRESP' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2 (64-bit)
Tool Version Limit: 2019.12
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 4ns.
INFO: [HLS 200-1611] Setting target device to 'xcu280-fsvh2892-2L-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_latency=0
INFO: [HLS 200-1464] Running solution command: config_export -format=xo
INFO: [HLS 200-1464] Running solution command: config_export -output=build_fpga/spmm_hls.xo
INFO: [HLS 200-1510] Running: set_part xcu280-fsvh2892-2L-e 
INFO: [HLS 200-1510] Running: create_clock -period 4.0 -name default 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.01 seconds. CPU system time: 0.01 seconds. Elapsed time: 10.04 seconds; current allocated memory: 735.781 MB.
INFO: [HLS 200-10] Analyzing design file 'src/spmm_device_fpga.cpp' ... 
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body (src/spmm_device_fpga.cpp:176:10)
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body (src/spmm_device_fpga.cpp:176:16)
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body (src/spmm_device_fpga.cpp:176:29)
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body (src/spmm_device_fpga.cpp:177:17)
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body (src/spmm_device_fpga.cpp:177:23)
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body (src/spmm_device_fpga.cpp:177:40)
WARNING: [HLS 214-114] Since the only kind of statements allowed in a canonical dataflow region are variable declarations and function calls, the compiler may not be able to correctly handle the region (src/spmm_device_fpga.cpp:175:9)
WARNING: [HLS 214-109] As the loop counter is not increased by 1, the compiler may not successfully process the dataflow loop (src/spmm_device_fpga.cpp:245:29)
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body (src/spmm_device_fpga.cpp:247:46)
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body (src/spmm_device_fpga.cpp:248:19)
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body (src/spmm_device_fpga.cpp:248:29)
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body (src/spmm_device_fpga.cpp:249:19)
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body (src/spmm_device_fpga.cpp:249:29)
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body (src/spmm_device_fpga.cpp:250:19)
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body (src/spmm_device_fpga.cpp:250:29)
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body (src/spmm_device_fpga.cpp:251:19)
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body (src/spmm_device_fpga.cpp:251:29)
WARNING: [HLS 200-471] Dataflow form checks found 17 issue(s) in file src/spmm_device_fpga.cpp
WARNING: [HLS 207-5292] unused parameter 'row_ptr' (src/spmm_device_fpga.cpp:27:20)
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 3.68 seconds. CPU system time: 0.69 seconds. Elapsed time: 4.38 seconds; current allocated memory: 736.168 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-291] Loop 'VITIS_LOOP_113_2' is marked as complete unroll implied by the pipeline pragma (src/spmm_device_fpga.cpp:113:31)
INFO: [HLS 214-291] Loop 'compare_all' is marked as complete unroll implied by the pipeline pragma (src/spmm_device_fpga.cpp:69:13)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_94_1' (src/spmm_device_fpga.cpp:94:22) in function 'set_tile_broadcast' completely with a factor of 4 (src/spmm_device_fpga.cpp:33:0)
INFO: [HLS 214-186] Unrolling loop 'compare_all' (src/spmm_device_fpga.cpp:69:13) in function 'set_tile_broadcast' completely with a factor of 4 (src/spmm_device_fpga.cpp:33:0)
INFO: [HLS 214-248] Applying array_partition to 'seen_y': Complete partitioning on dimension 1. (src/spmm_device_fpga.cpp:38:10)
INFO: [HLS 214-248] Applying array_partition to 'seen_v': Complete partitioning on dimension 1. (src/spmm_device_fpga.cpp:39:10)
INFO: [HLS 214-248] Applying array_partition to 's': Complete partitioning on dimension 1. (src/spmm_device_fpga.cpp:239:23)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 's_0' with compact=bit mode in 388-bits (src/spmm_device_fpga.cpp:239:23)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 's_1' with compact=bit mode in 388-bits (src/spmm_device_fpga.cpp:239:23)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 's_2' with compact=bit mode in 388-bits (src/spmm_device_fpga.cpp:239:23)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 's_3' with compact=bit mode in 388-bits (src/spmm_device_fpga.cpp:239:23)
INFO: [HLS 214-115] Multiple burst reads of variable length and bit width 32 in loop 'VITIS_LOOP_113_2'(src/spmm_device_fpga.cpp:113:31) has been inferred on bundle 'gmem6'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (src/spmm_device_fpga.cpp:113:31)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 4.15 seconds. CPU system time: 0.81 seconds. Elapsed time: 4.96 seconds; current allocated memory: 736.609 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 736.609 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 3.12 seconds. CPU system time: 0.03 seconds. Elapsed time: 3.16 seconds; current allocated memory: 799.070 MB.
INFO: [HLS 200-10] Checking synthesizability ...
WARNING: [SYNCHK 200-77] The top function 'spmm_hls' (src/spmm_device_fpga.cpp:198) has no outputs. Possible cause(s) are: (1) Output parameters are passed by value; (2) intended outputs (parameters or global variables) are never written; (3) there are infinite loops.
INFO: [SYNCHK 200-10] 0 error(s), 1 warning(s).
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 3.02 seconds. CPU system time: 0.02 seconds. Elapsed time: 3.04 seconds; current allocated memory: 799.445 MB.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'VITIS_LOOP_110_1' (src/spmm_device_fpga.cpp:110) in function 'dfm' for pipelining.
WARNING: [HLS 200-936] Cannot unroll loop 'VITIS_LOOP_113_2' (src/spmm_device_fpga.cpp:113) in function 'dfm': cannot completely unroll a loop with a variable trip count.
INFO: [XFORM 203-721] Changing loop 'VITIS_LOOP_182_3' (src/spmm_device_fpga.cpp:184)  to a process function for dataflow in function 'pu_kernel'.
INFO: [XFORM 203-721] Changing loop 'VITIS_LOOP_187_4' (src/spmm_device_fpga.cpp:189)  to a process function for dataflow in function 'pu_kernel'.
ERROR: [HLS 200-996] In dataflow VITIS_LOOP_174_2  (src/spmm_device_fpga.cpp:176)  of function pu_kernel, conditional execution on  is not supported.
ERROR: [HLS 200-996] In dataflow VITIS_LOOP_174_2  (src/spmm_device_fpga.cpp:176)  of function pu_kernel, conditional execution on  is not supported.
ERROR: [HLS 200-1715] Encountered problem during source synthesis
ERROR: [HLS 200-70] Pre-synthesis failed.
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 17.22 seconds. CPU system time: 1.57 seconds. Elapsed time: 18.82 seconds; current allocated memory: 65.887 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2 (64-bit)
Tool Version Limit: 2019.12
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2 (64-bit)
Tool Version Limit: 2019.12
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 4ns.
INFO: [HLS 200-1611] Setting target device to 'xcu280-fsvh2892-2L-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_latency=0
INFO: [HLS 200-1464] Running solution command: config_export -format=xo
INFO: [HLS 200-1464] Running solution command: config_export -output=build_fpga/spmm_hls.xo
INFO: [HLS 200-1510] Running: set_part xcu280-fsvh2892-2L-e 
INFO: [HLS 200-1510] Running: create_clock -period 4.0 -name default 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.01 seconds. CPU system time: 0.01 seconds. Elapsed time: 10.04 seconds; current allocated memory: 732.820 MB.
INFO: [HLS 200-10] Analyzing design file 'src/spmm_device_fpga.cpp' ... 
WARNING: [HLS 207-5558] Only for-loops and functions support the dataflow (src/spmm_device_fpga.cpp:176:9)
WARNING: [HLS 214-104] Only for-loops and functions support the dataflow (src/spmm_device_fpga.cpp:176:9)
WARNING: [HLS 214-109] As the loop counter is not increased by 1, the compiler may not successfully process the dataflow loop (src/spmm_device_fpga.cpp:247:29)
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body (src/spmm_device_fpga.cpp:249:46)
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body (src/spmm_device_fpga.cpp:250:19)
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body (src/spmm_device_fpga.cpp:250:29)
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body (src/spmm_device_fpga.cpp:251:19)
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body (src/spmm_device_fpga.cpp:251:29)
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body (src/spmm_device_fpga.cpp:252:19)
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body (src/spmm_device_fpga.cpp:252:29)
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body (src/spmm_device_fpga.cpp:253:19)
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body (src/spmm_device_fpga.cpp:253:29)
WARNING: [HLS 200-471] Dataflow form checks found 11 issue(s) in file src/spmm_device_fpga.cpp
WARNING: [HLS 207-5292] unused parameter 'row_ptr' (src/spmm_device_fpga.cpp:27:20)
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 3.7 seconds. CPU system time: 0.75 seconds. Elapsed time: 4.47 seconds; current allocated memory: 733.219 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-291] Loop 'VITIS_LOOP_113_2' is marked as complete unroll implied by the pipeline pragma (src/spmm_device_fpga.cpp:113:31)
INFO: [HLS 214-291] Loop 'compare_all' is marked as complete unroll implied by the pipeline pragma (src/spmm_device_fpga.cpp:69:13)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_94_1' (src/spmm_device_fpga.cpp:94:22) in function 'set_tile_broadcast' completely with a factor of 4 (src/spmm_device_fpga.cpp:33:0)
INFO: [HLS 214-186] Unrolling loop 'compare_all' (src/spmm_device_fpga.cpp:69:13) in function 'set_tile_broadcast' completely with a factor of 4 (src/spmm_device_fpga.cpp:33:0)
INFO: [HLS 214-248] Applying array_partition to 'seen_y': Complete partitioning on dimension 1. (src/spmm_device_fpga.cpp:38:10)
INFO: [HLS 214-248] Applying array_partition to 'seen_v': Complete partitioning on dimension 1. (src/spmm_device_fpga.cpp:39:10)
INFO: [HLS 214-248] Applying array_partition to 's': Complete partitioning on dimension 1. (src/spmm_device_fpga.cpp:241:23)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 's_0' with compact=bit mode in 388-bits (src/spmm_device_fpga.cpp:241:23)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 's_1' with compact=bit mode in 388-bits (src/spmm_device_fpga.cpp:241:23)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 's_2' with compact=bit mode in 388-bits (src/spmm_device_fpga.cpp:241:23)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 's_3' with compact=bit mode in 388-bits (src/spmm_device_fpga.cpp:241:23)
INFO: [HLS 214-115] Multiple burst reads of variable length and bit width 32 in loop 'VITIS_LOOP_113_2'(src/spmm_device_fpga.cpp:113:31) has been inferred on bundle 'gmem6'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (src/spmm_device_fpga.cpp:113:31)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 4.01 seconds. CPU system time: 0.72 seconds. Elapsed time: 4.74 seconds; current allocated memory: 733.707 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 733.707 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.11 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.12 seconds; current allocated memory: 735.250 MB.
INFO: [HLS 200-10] Checking synthesizability ...
WARNING: [SYNCHK 200-77] The top function 'spmm_hls' (src/spmm_device_fpga.cpp:200) has no outputs. Possible cause(s) are: (1) Output parameters are passed by value; (2) intended outputs (parameters or global variables) are never written; (3) there are infinite loops.
INFO: [SYNCHK 200-10] 0 error(s), 1 warning(s).
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.12 seconds. CPU system time: 0 seconds. Elapsed time: 0.14 seconds; current allocated memory: 736.504 MB.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'VITIS_LOOP_110_1' (src/spmm_device_fpga.cpp:110) in function 'dfm' for pipelining.
WARNING: [HLS 200-936] Cannot unroll loop 'VITIS_LOOP_113_2' (src/spmm_device_fpga.cpp:113) in function 'dfm': cannot completely unroll a loop with a variable trip count.
INFO: [XFORM 203-721] Extract dataflow region from loop row_loop (src/spmm_device_fpga.cpp:249)  of function 'spmm_hls'.
WARNING: [XFORM 203-713] Disabling dataflow-in-loop for loop row_loop at src/spmm_device_fpga.cpp:249 in function 'spmm_hls': cannot recognize loop index variable. The generated RTL may not be functionally correct. Please convert it into a for loop with a fixed iteration count.
INFO: [XFORM 203-712] Applying dataflow to function 'dataflow_in_loop_row_loop' (src/spmm_device_fpga.cpp:242:9), detected/extracted 5 process function(s): 
	 'set_tile_broadcast'
	 'pu_kernel'
	 'pu_kernel.1'
	 'pu_kernel.2'
	 'pu_kernel.3'.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (src/spmm_device_fpga.cpp:82:30) to (src/spmm_device_fpga.cpp:85:13) in function 'set_tile_broadcast'... converting 5 basic blocks.
INFO: [XFORM 203-11] Balancing expressions in function 'set_tile_broadcast' (src/spmm_device_fpga.cpp:38:13)...3 expression(s) balanced.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.38 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.39 seconds; current allocated memory: 760.863 MB.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_174_2' (src/spmm_device_fpga.cpp:174:31) in function 'pu_kernel.3' more than one sub loop.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_174_2' (src/spmm_device_fpga.cpp:174:31) in function 'pu_kernel.2' more than one sub loop.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_174_2' (src/spmm_device_fpga.cpp:174:31) in function 'pu_kernel.1' more than one sub loop.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_174_2' (src/spmm_device_fpga.cpp:174:31) in function 'pu_kernel' more than one sub loop.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_110_1' (src/spmm_device_fpga.cpp:110:28) in function 'dfm' the outer loop is not a perfect loop because there is nontrivial logic before entering the inner loop.
INFO: [HLS 200-472] Inferring partial write operation for 'pkt.v.value' (src/spmm_device_fpga.cpp:90:18)
INFO: [HLS 200-472] Inferring partial write operation for 'pkt.ref' (src/spmm_device_fpga.cpp:91:20)
INFO: [HLS 200-472] Inferring partial write operation for 'p.v.value' (src/spmm_device_fpga.cpp:151:20)
INFO: [HLS 200-472] Inferring partial write operation for 'tile.value' (src/spmm_device_fpga.cpp:156:10)
INFO: [HLS 200-472] Inferring partial write operation for 'tile_ref' (src/spmm_device_fpga.cpp:157:21)
INFO: [HLS 200-472] Inferring partial write operation for 'AU0' (src/spmm_device_fpga.cpp:169:9)
INFO: [HLS 200-472] Inferring partial write operation for 'AU0' (src/spmm_device_fpga.cpp:186:9)
INFO: [HLS 200-472] Inferring partial write operation for 'AU0' (src/spmm_device_fpga.cpp:191:9)
INFO: [HLS 200-472] Inferring partial write operation for 'p.v.value' (src/spmm_device_fpga.cpp:151:20)
INFO: [HLS 200-472] Inferring partial write operation for 'tile.value' (src/spmm_device_fpga.cpp:156:10)
INFO: [HLS 200-472] Inferring partial write operation for 'tile_ref' (src/spmm_device_fpga.cpp:157:21)
INFO: [HLS 200-472] Inferring partial write operation for 'AU0' (src/spmm_device_fpga.cpp:169:9)
INFO: [HLS 200-472] Inferring partial write operation for 'AU0' (src/spmm_device_fpga.cpp:186:9)
INFO: [HLS 200-472] Inferring partial write operation for 'AU0' (src/spmm_device_fpga.cpp:191:9)
INFO: [HLS 200-472] Inferring partial write operation for 'p.v.value' (src/spmm_device_fpga.cpp:151:20)
INFO: [HLS 200-472] Inferring partial write operation for 'tile.value' (src/spmm_device_fpga.cpp:156:10)
INFO: [HLS 200-472] Inferring partial write operation for 'tile_ref' (src/spmm_device_fpga.cpp:157:21)
INFO: [HLS 200-472] Inferring partial write operation for 'AU0' (src/spmm_device_fpga.cpp:169:9)
INFO: [HLS 200-472] Inferring partial write operation for 'AU0' (src/spmm_device_fpga.cpp:186:9)
INFO: [HLS 200-472] Inferring partial write operation for 'AU0' (src/spmm_device_fpga.cpp:191:9)
INFO: [HLS 200-472] Inferring partial write operation for 'p.v.value' (src/spmm_device_fpga.cpp:151:20)
INFO: [HLS 200-472] Inferring partial write operation for 'tile.value' (src/spmm_device_fpga.cpp:156:10)
INFO: [HLS 200-472] Inferring partial write operation for 'tile_ref' (src/spmm_device_fpga.cpp:157:21)
INFO: [HLS 200-472] Inferring partial write operation for 'AU0' (src/spmm_device_fpga.cpp:169:9)
INFO: [HLS 200-472] Inferring partial write operation for 'AU0' (src/spmm_device_fpga.cpp:186:9)
INFO: [HLS 200-472] Inferring partial write operation for 'AU0' (src/spmm_device_fpga.cpp:191:9)
INFO: [HLS 200-472] Inferring partial write operation for 'res' (src/spmm_device_fpga.cpp:131:9)
INFO: [HLS 200-472] Inferring partial write operation for 'Dbuf' (src/spmm_device_fpga.cpp:115:17)
WARNING: [HLS 200-1449] Process pu_kernel has both a predecessor and reads an input from its caller (see the GUI dataflow viewer). This may lead to lower throughput. Consider copying this input via a predecessor process.
WARNING: [HLS 200-1449] Process pu_kernel.1 has both a predecessor and reads an input from its caller (see the GUI dataflow viewer). This may lead to lower throughput. Consider copying this input via a predecessor process.
WARNING: [HLS 200-1449] Process pu_kernel.2 has both a predecessor and reads an input from its caller (see the GUI dataflow viewer). This may lead to lower throughput. Consider copying this input via a predecessor process.
WARNING: [HLS 200-1449] Process pu_kernel.3 has both a predecessor and reads an input from its caller (see the GUI dataflow viewer). This may lead to lower throughput. Consider copying this input via a predecessor process.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.48 seconds. CPU system time: 0.1 seconds. Elapsed time: 0.59 seconds; current allocated memory: 1.004 GB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'spmm_hls' ...
WARNING: [SYN 201-103] Legalizing function name 'pu_kernel.1_Pipeline_pu_save_stream_into_pu' to 'pu_kernel_1_Pipeline_pu_save_stream_into_pu'.
WARNING: [SYN 201-103] Legalizing function name 'pu_kernel.1_Pipeline_VITIS_LOOP_167_1' to 'pu_kernel_1_Pipeline_VITIS_LOOP_167_1'.
WARNING: [SYN 201-103] Legalizing function name 'pu_kernel.1_Pipeline_VITIS_LOOP_189_4' to 'pu_kernel_1_Pipeline_VITIS_LOOP_189_4'.
WARNING: [SYN 201-103] Legalizing function name 'pu_kernel.1_Pipeline_VITIS_LOOP_184_3' to 'pu_kernel_1_Pipeline_VITIS_LOOP_184_3'.
WARNING: [SYN 201-103] Legalizing function name 'pu_kernel.1' to 'pu_kernel_1'.
WARNING: [SYN 201-103] Legalizing function name 'pu_kernel.2_Pipeline_pu_save_stream_into_pu' to 'pu_kernel_2_Pipeline_pu_save_stream_into_pu'.
WARNING: [SYN 201-103] Legalizing function name 'pu_kernel.2_Pipeline_VITIS_LOOP_167_1' to 'pu_kernel_2_Pipeline_VITIS_LOOP_167_1'.
WARNING: [SYN 201-103] Legalizing function name 'pu_kernel.2_Pipeline_VITIS_LOOP_189_4' to 'pu_kernel_2_Pipeline_VITIS_LOOP_189_4'.
WARNING: [SYN 201-103] Legalizing function name 'pu_kernel.2_Pipeline_VITIS_LOOP_184_3' to 'pu_kernel_2_Pipeline_VITIS_LOOP_184_3'.
WARNING: [SYN 201-103] Legalizing function name 'pu_kernel.2' to 'pu_kernel_2'.
WARNING: [SYN 201-103] Legalizing function name 'pu_kernel.3_Pipeline_pu_save_stream_into_pu' to 'pu_kernel_3_Pipeline_pu_save_stream_into_pu'.
WARNING: [SYN 201-103] Legalizing function name 'pu_kernel.3_Pipeline_VITIS_LOOP_167_1' to 'pu_kernel_3_Pipeline_VITIS_LOOP_167_1'.
WARNING: [SYN 201-103] Legalizing function name 'pu_kernel.3_Pipeline_VITIS_LOOP_189_4' to 'pu_kernel_3_Pipeline_VITIS_LOOP_189_4'.
WARNING: [SYN 201-103] Legalizing function name 'pu_kernel.3_Pipeline_VITIS_LOOP_184_3' to 'pu_kernel_3_Pipeline_VITIS_LOOP_184_3'.
WARNING: [SYN 201-103] Legalizing function name 'pu_kernel.3' to 'pu_kernel_3'.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'set_tile_broadcast_Pipeline_init_seen' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'init_seen'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, loop 'init_seen'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.1 seconds. CPU system time: 0.04 seconds. Elapsed time: 0.13 seconds; current allocated memory: 1.005 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 1.005 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'set_tile_broadcast_Pipeline_copy_tile_loop' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'copy_tile_loop'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 10, loop 'copy_tile_loop'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.11 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.12 seconds; current allocated memory: 1.007 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.12 seconds. CPU system time: 0 seconds. Elapsed time: 0.11 seconds; current allocated memory: 1.007 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'set_tile_broadcast' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.21 seconds. CPU system time: 0 seconds. Elapsed time: 0.2 seconds; current allocated memory: 1.007 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.15 seconds. CPU system time: 0 seconds. Elapsed time: 0.16 seconds; current allocated memory: 1.007 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'pu_kernel_Pipeline_pu_save_stream_into_pu' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'pu_save_stream_into_pu'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'pu_save_stream_into_pu'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.22 seconds. CPU system time: 0 seconds. Elapsed time: 0.22 seconds; current allocated memory: 1.007 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 1.007 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dfm_Pipeline_VITIS_LOOP_113_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [SCHED 204-65] Unable to satisfy pipeline directive for function 'dfm_Pipeline_VITIS_LOOP_113_2': contains subloop(s) that are not unrolled.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_113_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'VITIS_LOOP_113_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 1.008 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 1.008 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dfm' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [SCHED 204-67] Unable to satisfy pipeline directive for loop 'VITIS_LOOP_110_1': contains subfunction 'dfm_Pipeline_VITIS_LOOP_113_2' which is not pipelined.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.08 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.08 seconds; current allocated memory: 1.008 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.1 seconds. CPU system time: 0 seconds. Elapsed time: 0.1 seconds; current allocated memory: 1.008 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'pu_kernel_Pipeline_VITIS_LOOP_167_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_167_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, loop 'VITIS_LOOP_167_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.07 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.08 seconds; current allocated memory: 1.008 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 1.008 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'pu_comp_Pipeline_VITIS_LOOP_129_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_129_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 7, loop 'VITIS_LOOP_129_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 1.008 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 1.008 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'pu_comp' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=mul) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 1.009 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 1.009 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'pu_kernel_Pipeline_VITIS_LOOP_189_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_189_4'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'VITIS_LOOP_189_4'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 1.009 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.03 seconds; current allocated memory: 1.009 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'pu_kernel_Pipeline_VITIS_LOOP_184_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_184_3'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 17, loop 'VITIS_LOOP_184_3'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.09 seconds. CPU system time: 0 seconds. Elapsed time: 0.1 seconds; current allocated memory: 1.009 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.13 seconds. CPU system time: 0 seconds. Elapsed time: 0.12 seconds; current allocated memory: 1.009 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'pu_kernel' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.16 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.18 seconds; current allocated memory: 1.010 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.24 seconds. CPU system time: 0 seconds. Elapsed time: 0.24 seconds; current allocated memory: 1.010 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'pu_kernel_1_Pipeline_pu_save_stream_into_pu' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'pu_save_stream_into_pu'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'pu_save_stream_into_pu'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.25 seconds. CPU system time: 0 seconds. Elapsed time: 0.25 seconds; current allocated memory: 1.010 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 1.010 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'pu_kernel_1_Pipeline_VITIS_LOOP_167_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_167_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, loop 'VITIS_LOOP_167_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 1.011 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 1.011 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'pu_kernel_1_Pipeline_VITIS_LOOP_189_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_189_4'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'VITIS_LOOP_189_4'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 1.011 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.04 seconds; current allocated memory: 1.011 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'pu_kernel_1_Pipeline_VITIS_LOOP_184_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_184_3'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 17, loop 'VITIS_LOOP_184_3'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.1 seconds. CPU system time: 0 seconds. Elapsed time: 0.09 seconds; current allocated memory: 1.011 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.12 seconds. CPU system time: 0 seconds. Elapsed time: 0.12 seconds; current allocated memory: 1.011 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'pu_kernel_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.17 seconds. CPU system time: 0 seconds. Elapsed time: 0.17 seconds; current allocated memory: 1.011 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.25 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.25 seconds; current allocated memory: 1.011 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'pu_kernel_2_Pipeline_pu_save_stream_into_pu' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'pu_save_stream_into_pu'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'pu_save_stream_into_pu'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.25 seconds. CPU system time: 0 seconds. Elapsed time: 0.25 seconds; current allocated memory: 1.012 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 1.012 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'pu_kernel_2_Pipeline_VITIS_LOOP_167_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_167_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, loop 'VITIS_LOOP_167_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 1.013 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 1.013 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'pu_kernel_2_Pipeline_VITIS_LOOP_189_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_189_4'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'VITIS_LOOP_189_4'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 1.013 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 1.013 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'pu_kernel_2_Pipeline_VITIS_LOOP_184_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_184_3'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 17, loop 'VITIS_LOOP_184_3'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.09 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.09 seconds; current allocated memory: 1.013 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.13 seconds. CPU system time: 0 seconds. Elapsed time: 0.12 seconds; current allocated memory: 1.013 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'pu_kernel_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.17 seconds. CPU system time: 0 seconds. Elapsed time: 0.16 seconds; current allocated memory: 1.013 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.26 seconds. CPU system time: 0 seconds. Elapsed time: 0.26 seconds; current allocated memory: 1.013 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'pu_kernel_3_Pipeline_pu_save_stream_into_pu' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'pu_save_stream_into_pu'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'pu_save_stream_into_pu'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.24 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.25 seconds; current allocated memory: 1.014 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 1.014 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'pu_kernel_3_Pipeline_VITIS_LOOP_167_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_167_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, loop 'VITIS_LOOP_167_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 1.014 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 1.014 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'pu_kernel_3_Pipeline_VITIS_LOOP_189_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_189_4'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'VITIS_LOOP_189_4'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 1.015 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 1.015 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'pu_kernel_3_Pipeline_VITIS_LOOP_184_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_184_3'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 17, loop 'VITIS_LOOP_184_3'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.09 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.1 seconds; current allocated memory: 1.015 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.12 seconds. CPU system time: 0 seconds. Elapsed time: 0.13 seconds; current allocated memory: 1.015 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'pu_kernel_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.16 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.17 seconds; current allocated memory: 1.015 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.26 seconds. CPU system time: 0 seconds. Elapsed time: 0.26 seconds; current allocated memory: 1.015 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dataflow_in_loop_row_loop' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.23 seconds. CPU system time: 0 seconds. Elapsed time: 0.24 seconds; current allocated memory: 1.015 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.38 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.39 seconds; current allocated memory: 1.015 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'spmm_hls' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.06 seconds. CPU system time: 0 seconds. Elapsed time: 1.06 seconds; current allocated memory: 1.016 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.39 seconds. CPU system time: 0 seconds. Elapsed time: 0.39 seconds; current allocated memory: 1.016 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'set_tile_broadcast_Pipeline_init_seen' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'set_tile_broadcast_Pipeline_init_seen'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.04 seconds. CPU system time: 0.02 seconds. Elapsed time: 1.06 seconds; current allocated memory: 1.016 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'set_tile_broadcast_Pipeline_copy_tile_loop' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'set_tile_broadcast_Pipeline_copy_tile_loop' pipeline 'copy_tile_loop' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'set_tile_broadcast_Pipeline_copy_tile_loop'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.07 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.08 seconds; current allocated memory: 1.018 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'set_tile_broadcast' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'set_tile_broadcast'.
INFO: [RTMG 210-278] Implementing memory 'spmm_hls_set_tile_broadcast_pkt_v_value_RAM_AUTO_1R1W' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'spmm_hls_set_tile_broadcast_pkt_ref_RAM_AUTO_1R1W' using auto RAMs.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.41 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.42 seconds; current allocated memory: 1.022 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'pu_kernel_Pipeline_pu_save_stream_into_pu' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'pu_kernel_Pipeline_pu_save_stream_into_pu' pipeline 'pu_save_stream_into_pu' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'pu_kernel_Pipeline_pu_save_stream_into_pu'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.31 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.32 seconds; current allocated memory: 1.023 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dfm_Pipeline_VITIS_LOOP_113_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'dfm_Pipeline_VITIS_LOOP_113_2' pipeline 'VITIS_LOOP_113_2' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'dfm_Pipeline_VITIS_LOOP_113_2/m_axi_gmem6_ARVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dfm_Pipeline_VITIS_LOOP_113_2/m_axi_gmem6_ARADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dfm_Pipeline_VITIS_LOOP_113_2/m_axi_gmem6_ARID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dfm_Pipeline_VITIS_LOOP_113_2/m_axi_gmem6_ARLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dfm_Pipeline_VITIS_LOOP_113_2/m_axi_gmem6_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dfm_Pipeline_VITIS_LOOP_113_2/m_axi_gmem6_ARBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dfm_Pipeline_VITIS_LOOP_113_2/m_axi_gmem6_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dfm_Pipeline_VITIS_LOOP_113_2/m_axi_gmem6_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dfm_Pipeline_VITIS_LOOP_113_2/m_axi_gmem6_ARPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dfm_Pipeline_VITIS_LOOP_113_2/m_axi_gmem6_ARQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dfm_Pipeline_VITIS_LOOP_113_2/m_axi_gmem6_ARREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dfm_Pipeline_VITIS_LOOP_113_2/m_axi_gmem6_ARUSER' to 0.
INFO: [RTGEN 206-100] Finished creating RTL model for 'dfm_Pipeline_VITIS_LOOP_113_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.13 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.13 seconds; current allocated memory: 1.024 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dfm' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'mul_32s_30ns_32_2_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'dfm'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.1 seconds. CPU system time: 0 seconds. Elapsed time: 0.1 seconds; current allocated memory: 1.025 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'pu_kernel_Pipeline_VITIS_LOOP_167_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'pu_kernel_Pipeline_VITIS_LOOP_167_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.11 seconds. CPU system time: 0 seconds. Elapsed time: 0.11 seconds; current allocated memory: 1.026 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'pu_comp_Pipeline_VITIS_LOOP_129_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'pu_comp_Pipeline_VITIS_LOOP_129_1' pipeline 'VITIS_LOOP_129_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'pu_comp_Pipeline_VITIS_LOOP_129_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 1.027 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'pu_comp' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'mul_mul_16s_16s_16_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'pu_comp'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.11 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.11 seconds; current allocated memory: 1.027 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'pu_kernel_Pipeline_VITIS_LOOP_189_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'pu_kernel_Pipeline_VITIS_LOOP_189_4' pipeline 'VITIS_LOOP_189_4' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'pu_kernel_Pipeline_VITIS_LOOP_189_4'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.04 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.06 seconds; current allocated memory: 1.028 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'pu_kernel_Pipeline_VITIS_LOOP_184_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'pu_kernel_Pipeline_VITIS_LOOP_184_3' pipeline 'VITIS_LOOP_184_3' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_7_full_dsp_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'pu_kernel_Pipeline_VITIS_LOOP_184_3'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 1.029 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'pu_kernel' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'pu_kernel'.
INFO: [RTMG 210-278] Implementing memory 'spmm_hls_pu_kernel_Dbuf_RAM_2P_BRAM_1R1W' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'spmm_hls_pu_kernel_tile_value_RAM_AUTO_1R1W' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'spmm_hls_pu_kernel_tile_ref_RAM_AUTO_1R1W' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'spmm_hls_pu_kernel_p_v_value_RAM_AUTO_1R1W' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'spmm_hls_pu_kernel_p_ref_RAM_AUTO_1R1W' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'spmm_hls_pu_kernel_resA_RAM_AUTO_1R1W' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'spmm_hls_pu_kernel_AU0_RAM_AUTO_1R1W' using auto RAMs.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.28 seconds. CPU system time: 0 seconds. Elapsed time: 0.27 seconds; current allocated memory: 1.031 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'pu_kernel_1_Pipeline_pu_save_stream_into_pu' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'pu_kernel_1_Pipeline_pu_save_stream_into_pu' pipeline 'pu_save_stream_into_pu' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'pu_kernel_1_Pipeline_pu_save_stream_into_pu'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.57 seconds. CPU system time: 0 seconds. Elapsed time: 0.58 seconds; current allocated memory: 1.033 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'pu_kernel_1_Pipeline_VITIS_LOOP_167_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'pu_kernel_1_Pipeline_VITIS_LOOP_167_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 1.034 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'pu_kernel_1_Pipeline_VITIS_LOOP_189_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'pu_kernel_1_Pipeline_VITIS_LOOP_189_4' pipeline 'VITIS_LOOP_189_4' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'pu_kernel_1_Pipeline_VITIS_LOOP_189_4'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 1.034 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'pu_kernel_1_Pipeline_VITIS_LOOP_184_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'pu_kernel_1_Pipeline_VITIS_LOOP_184_3' pipeline 'VITIS_LOOP_184_3' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_7_full_dsp_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'pu_kernel_1_Pipeline_VITIS_LOOP_184_3'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.09 seconds; current allocated memory: 1.035 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'pu_kernel_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'pu_kernel_1'.
INFO: [RTMG 210-278] Implementing memory 'spmm_hls_pu_kernel_1_tile_ref_RAM_AUTO_1R1W' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'spmm_hls_pu_kernel_1_resA_RAM_AUTO_1R1W' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'spmm_hls_pu_kernel_1_AU0_RAM_AUTO_1R1W' using auto RAMs.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.24 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.25 seconds; current allocated memory: 1.037 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'pu_kernel_2_Pipeline_pu_save_stream_into_pu' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'pu_kernel_2_Pipeline_pu_save_stream_into_pu' pipeline 'pu_save_stream_into_pu' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'pu_kernel_2_Pipeline_pu_save_stream_into_pu'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.58 seconds. CPU system time: 0 seconds. Elapsed time: 0.58 seconds; current allocated memory: 1.040 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'pu_kernel_2_Pipeline_VITIS_LOOP_167_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'pu_kernel_2_Pipeline_VITIS_LOOP_167_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 1.040 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'pu_kernel_2_Pipeline_VITIS_LOOP_189_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'pu_kernel_2_Pipeline_VITIS_LOOP_189_4' pipeline 'VITIS_LOOP_189_4' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'pu_kernel_2_Pipeline_VITIS_LOOP_189_4'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 1.041 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'pu_kernel_2_Pipeline_VITIS_LOOP_184_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'pu_kernel_2_Pipeline_VITIS_LOOP_184_3' pipeline 'VITIS_LOOP_184_3' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_7_full_dsp_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'pu_kernel_2_Pipeline_VITIS_LOOP_184_3'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.07 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.09 seconds; current allocated memory: 1.042 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'pu_kernel_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'pu_kernel_2'.
INFO: [RTMG 210-278] Implementing memory 'spmm_hls_pu_kernel_2_tile_ref_RAM_AUTO_1R1W' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'spmm_hls_pu_kernel_2_resA_RAM_AUTO_1R1W' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'spmm_hls_pu_kernel_2_AU0_RAM_AUTO_1R1W' using auto RAMs.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.24 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.25 seconds; current allocated memory: 1.044 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'pu_kernel_3_Pipeline_pu_save_stream_into_pu' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'pu_kernel_3_Pipeline_pu_save_stream_into_pu' pipeline 'pu_save_stream_into_pu' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'pu_kernel_3_Pipeline_pu_save_stream_into_pu'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.57 seconds. CPU system time: 0 seconds. Elapsed time: 0.58 seconds; current allocated memory: 1.046 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'pu_kernel_3_Pipeline_VITIS_LOOP_167_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'pu_kernel_3_Pipeline_VITIS_LOOP_167_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.07 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.08 seconds; current allocated memory: 1.047 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'pu_kernel_3_Pipeline_VITIS_LOOP_189_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'pu_kernel_3_Pipeline_VITIS_LOOP_189_4' pipeline 'VITIS_LOOP_189_4' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'pu_kernel_3_Pipeline_VITIS_LOOP_189_4'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 1.047 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'pu_kernel_3_Pipeline_VITIS_LOOP_184_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'pu_kernel_3_Pipeline_VITIS_LOOP_184_3' pipeline 'VITIS_LOOP_184_3' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_7_full_dsp_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'pu_kernel_3_Pipeline_VITIS_LOOP_184_3'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.08 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.08 seconds; current allocated memory: 1.048 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'pu_kernel_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'pu_kernel_3'.
INFO: [RTMG 210-278] Implementing memory 'spmm_hls_pu_kernel_3_tile_ref_RAM_AUTO_1R1W' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'spmm_hls_pu_kernel_3_resA_RAM_AUTO_1R1W' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'spmm_hls_pu_kernel_3_AU0_RAM_AUTO_1R1W' using auto RAMs.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.25 seconds. CPU system time: 0 seconds. Elapsed time: 0.24 seconds; current allocated memory: 1.050 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dataflow_in_loop_row_loop' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_row_loop/m_axi_gmem1_AWVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_row_loop/m_axi_gmem1_AWADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_row_loop/m_axi_gmem1_AWID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_row_loop/m_axi_gmem1_AWLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_row_loop/m_axi_gmem1_AWSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_row_loop/m_axi_gmem1_AWBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_row_loop/m_axi_gmem1_AWLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_row_loop/m_axi_gmem1_AWCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_row_loop/m_axi_gmem1_AWPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_row_loop/m_axi_gmem1_AWQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_row_loop/m_axi_gmem1_AWREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_row_loop/m_axi_gmem1_AWUSER' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_row_loop/m_axi_gmem1_WVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_row_loop/m_axi_gmem1_WDATA' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_row_loop/m_axi_gmem1_WSTRB' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_row_loop/m_axi_gmem1_WLAST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_row_loop/m_axi_gmem1_WID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_row_loop/m_axi_gmem1_WUSER' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_row_loop/m_axi_gmem1_BREADY' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_row_loop/m_axi_gmem2_AWVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_row_loop/m_axi_gmem2_AWADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_row_loop/m_axi_gmem2_AWID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_row_loop/m_axi_gmem2_AWLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_row_loop/m_axi_gmem2_AWSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_row_loop/m_axi_gmem2_AWBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_row_loop/m_axi_gmem2_AWLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_row_loop/m_axi_gmem2_AWCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_row_loop/m_axi_gmem2_AWPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_row_loop/m_axi_gmem2_AWQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_row_loop/m_axi_gmem2_AWREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_row_loop/m_axi_gmem2_AWUSER' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_row_loop/m_axi_gmem2_WVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_row_loop/m_axi_gmem2_WDATA' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_row_loop/m_axi_gmem2_WSTRB' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_row_loop/m_axi_gmem2_WLAST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_row_loop/m_axi_gmem2_WID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_row_loop/m_axi_gmem2_WUSER' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_row_loop/m_axi_gmem2_BREADY' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_row_loop/m_axi_gmem3_AWVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_row_loop/m_axi_gmem3_AWADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_row_loop/m_axi_gmem3_AWID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_row_loop/m_axi_gmem3_AWLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_row_loop/m_axi_gmem3_AWSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_row_loop/m_axi_gmem3_AWBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_row_loop/m_axi_gmem3_AWLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_row_loop/m_axi_gmem3_AWCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_row_loop/m_axi_gmem3_AWPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_row_loop/m_axi_gmem3_AWQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_row_loop/m_axi_gmem3_AWREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_row_loop/m_axi_gmem3_AWUSER' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_row_loop/m_axi_gmem3_WVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_row_loop/m_axi_gmem3_WDATA' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_row_loop/m_axi_gmem3_WSTRB' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_row_loop/m_axi_gmem3_WLAST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_row_loop/m_axi_gmem3_WID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_row_loop/m_axi_gmem3_WUSER' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_row_loop/m_axi_gmem3_BREADY' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_row_loop/m_axi_gmem4_AWVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_row_loop/m_axi_gmem4_AWADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_row_loop/m_axi_gmem4_AWID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_row_loop/m_axi_gmem4_AWLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_row_loop/m_axi_gmem4_AWSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_row_loop/m_axi_gmem4_AWBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_row_loop/m_axi_gmem4_AWLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_row_loop/m_axi_gmem4_AWCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_row_loop/m_axi_gmem4_AWPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_row_loop/m_axi_gmem4_AWQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_row_loop/m_axi_gmem4_AWREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_row_loop/m_axi_gmem4_AWUSER' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_row_loop/m_axi_gmem4_WVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_row_loop/m_axi_gmem4_WDATA' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_row_loop/m_axi_gmem4_WSTRB' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_row_loop/m_axi_gmem4_WLAST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_row_loop/m_axi_gmem4_WID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_row_loop/m_axi_gmem4_WUSER' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_row_loop/m_axi_gmem4_BREADY' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_row_loop/m_axi_gmem5_AWVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_row_loop/m_axi_gmem5_AWADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_row_loop/m_axi_gmem5_AWID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_row_loop/m_axi_gmem5_AWLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_row_loop/m_axi_gmem5_AWSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_row_loop/m_axi_gmem5_AWBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_row_loop/m_axi_gmem5_AWLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_row_loop/m_axi_gmem5_AWCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_row_loop/m_axi_gmem5_AWPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_row_loop/m_axi_gmem5_AWQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_row_loop/m_axi_gmem5_AWREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_row_loop/m_axi_gmem5_AWUSER' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_row_loop/m_axi_gmem5_WVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_row_loop/m_axi_gmem5_WDATA' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_row_loop/m_axi_gmem5_WSTRB' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_row_loop/m_axi_gmem5_WLAST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_row_loop/m_axi_gmem5_WID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_row_loop/m_axi_gmem5_WUSER' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_row_loop/m_axi_gmem5_BREADY' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_row_loop/m_axi_gmem6_AWVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_row_loop/m_axi_gmem6_AWADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_row_loop/m_axi_gmem6_AWID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_row_loop/m_axi_gmem6_AWLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_row_loop/m_axi_gmem6_AWSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_row_loop/m_axi_gmem6_AWBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_row_loop/m_axi_gmem6_AWLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_row_loop/m_axi_gmem6_AWCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_row_loop/m_axi_gmem6_AWPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_row_loop/m_axi_gmem6_AWQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_row_loop/m_axi_gmem6_AWREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_row_loop/m_axi_gmem6_AWUSER' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_row_loop/m_axi_gmem6_WVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_row_loop/m_axi_gmem6_WDATA' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_row_loop/m_axi_gmem6_WSTRB' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_row_loop/m_axi_gmem6_WLAST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_row_loop/m_axi_gmem6_WID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_row_loop/m_axi_gmem6_WUSER' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_row_loop/m_axi_gmem6_BREADY' to 0.
INFO: [RTGEN 206-100] Finished creating RTL model for 'dataflow_in_loop_row_loop'.
INFO: [RTMG 210-285] Implementing FIFO 's_01_U(spmm_hls_fifo_w388_d16_A)' using Vivado Default RAMs.
INFO: [RTMG 210-285] Implementing FIFO 's_12_U(spmm_hls_fifo_w388_d16_A)' using Vivado Default RAMs.
INFO: [RTMG 210-285] Implementing FIFO 's_23_U(spmm_hls_fifo_w388_d16_A)' using Vivado Default RAMs.
INFO: [RTMG 210-285] Implementing FIFO 's_34_U(spmm_hls_fifo_w388_d16_A)' using Vivado Default RAMs.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.2 seconds. CPU system time: 0.04 seconds. Elapsed time: 1.24 seconds; current allocated memory: 1.055 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'spmm_hls' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'spmm_hls/gmem0' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'spmm_hls/gmem1' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'spmm_hls/gmem2' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'spmm_hls/gmem3' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'spmm_hls/gmem4' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'spmm_hls/gmem5' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'spmm_hls/gmem6' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'spmm_hls/gmem7' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'spmm_hls/N' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'spmm_hls/M' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'spmm_hls/K' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'spmm_hls/nnz' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'spmm_hls/row_ptr' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'spmm_hls/col_idx' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'spmm_hls/a_val' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'spmm_hls/B1' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'spmm_hls/B2' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'spmm_hls/B3' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'spmm_hls/B4' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'spmm_hls/C' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'spmm_hls' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'N', 'M', 'K', 'nnz', 'row_ptr', 'col_idx', 'a_val', 'B1', 'B2', 'B3', 'B4', 'C' and 'return' to AXI-Lite port control.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem0_AWVALID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem0_AWVALID' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem0_AWREADY' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem0_AWADDR' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem0_AWADDR' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem0_AWID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem0_AWID' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem0_AWLEN' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem0_AWLEN' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem0_AWSIZE' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem0_AWSIZE' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem0_AWBURST' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem0_AWBURST' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem0_AWLOCK' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem0_AWLOCK' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem0_AWCACHE' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem0_AWCACHE' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem0_AWPROT' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem0_AWPROT' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem0_AWQOS' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem0_AWQOS' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem0_AWREGION' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem0_AWREGION' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem0_AWUSER' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem0_AWUSER' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem0_WVALID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem0_WVALID' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem0_WREADY' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem0_WDATA' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem0_WDATA' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem0_WSTRB' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem0_WSTRB' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem0_WLAST' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem0_WLAST' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem0_WID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem0_WID' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem0_WUSER' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem0_WUSER' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem0_ARVALID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem0_ARVALID' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem0_ARREADY' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem0_ARADDR' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem0_ARADDR' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem0_ARID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem0_ARID' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem0_ARLEN' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem0_ARLEN' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem0_ARSIZE' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem0_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem0_ARBURST' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem0_ARBURST' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem0_ARLOCK' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem0_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem0_ARCACHE' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem0_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem0_ARPROT' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem0_ARPROT' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem0_ARQOS' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem0_ARQOS' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem0_ARREGION' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem0_ARREGION' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem0_ARUSER' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem0_ARUSER' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem0_RVALID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem0_RREADY' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem0_RREADY' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem0_RDATA' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem0_RLAST' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem0_RID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem0_RUSER' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem0_RRESP' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem0_BVALID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem0_BREADY' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem0_BREADY' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem0_BRESP' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem0_BID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem0_BUSER' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem7_AWVALID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem7_AWVALID' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem7_AWREADY' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem7_AWADDR' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem7_AWADDR' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem7_AWID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem7_AWID' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem7_AWLEN' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem7_AWLEN' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem7_AWSIZE' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem7_AWSIZE' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem7_AWBURST' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem7_AWBURST' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem7_AWLOCK' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem7_AWLOCK' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem7_AWCACHE' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem7_AWCACHE' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem7_AWPROT' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem7_AWPROT' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem7_AWQOS' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem7_AWQOS' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem7_AWREGION' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem7_AWREGION' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem7_AWUSER' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem7_AWUSER' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem7_WVALID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem7_WVALID' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem7_WREADY' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem7_WDATA' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem7_WDATA' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem7_WSTRB' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem7_WSTRB' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem7_WLAST' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem7_WLAST' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem7_WID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem7_WID' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem7_WUSER' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem7_WUSER' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem7_ARVALID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem7_ARVALID' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem7_ARREADY' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem7_ARADDR' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem7_ARADDR' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem7_ARID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem7_ARID' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem7_ARLEN' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101]==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2 (64-bit)
Tool Version Limit: 2019.12
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 4ns.
INFO: [HLS 200-1611] Setting target device to 'xcu280-fsvh2892-2L-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_latency=0
INFO: [HLS 200-1464] Running solution command: config_export -format=xo
INFO: [HLS 200-1464] Running solution command: config_export -output=build_fpga/spmm_hls.xo
INFO: [HLS 200-1510] Running: set_part xcu280-fsvh2892-2L-e 
INFO: [HLS 200-1510] Running: create_clock -period 4.0 -name default 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.02 seconds. CPU system time: 0.01 seconds. Elapsed time: 10.04 seconds; current allocated memory: 735.781 MB.
INFO: [HLS 200-10] Analyzing design file 'src/spmm_device_fpga.cpp' ... 
WARNING: [HLS 207-5558] Only for-loops and functions support the dataflow (src/spmm_device_fpga.cpp:177:9)
WARNING: [HLS 214-104] Only for-loops and functions support the dataflow (src/spmm_device_fpga.cpp:177:9)
WARNING: [HLS 214-109] As the loop counter is not increased by 1, the compiler may not successfully process the dataflow loop (src/spmm_device_fpga.cpp:248:29)
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body (src/spmm_device_fpga.cpp:250:46)
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body (src/spmm_device_fpga.cpp:251:19)
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body (src/spmm_device_fpga.cpp:251:29)
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body (src/spmm_device_fpga.cpp:252:19)
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body (src/spmm_device_fpga.cpp:252:29)
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body (src/spmm_device_fpga.cpp:253:19)
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body (src/spmm_device_fpga.cpp:253:29)
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body (src/spmm_device_fpga.cpp:254:19)
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body (src/spmm_device_fpga.cpp:254:29)
WARNING: [HLS 200-471] Dataflow form checks found 11 issue(s) in file src/spmm_device_fpga.cpp
WARNING: [HLS 207-5292] unused parameter 'row_ptr' (src/spmm_device_fpga.cpp:27:20)
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 3.56 seconds. CPU system time: 0.69 seconds. Elapsed time: 4.28 seconds; current allocated memory: 736.164 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-291] Loop 'VITIS_LOOP_113_2' is marked as complete unroll implied by the pipeline pragma (src/spmm_device_fpga.cpp:113:31)
INFO: [HLS 214-291] Loop 'compare_all' is marked as complete unroll implied by the pipeline pragma (src/spmm_device_fpga.cpp:69:13)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_94_1' (src/spmm_device_fpga.cpp:94:22) in function 'set_tile_broadcast' completely with a factor of 4 (src/spmm_device_fpga.cpp:33:0)
INFO: [HLS 214-186] Unrolling loop 'compare_all' (src/spmm_device_fpga.cpp:69:13) in function 'set_tile_broadcast' completely with a factor of 4 (src/spmm_device_fpga.cpp:33:0)
INFO: [HLS 214-248] Applying array_partition to 'seen_y': Complete partitioning on dimension 1. (src/spmm_device_fpga.cpp:38:10)
INFO: [HLS 214-248] Applying array_partition to 'seen_v': Complete partitioning on dimension 1. (src/spmm_device_fpga.cpp:39:10)
INFO: [HLS 214-248] Applying array_partition to 's': Complete partitioning on dimension 1. (src/spmm_device_fpga.cpp:242:23)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 's_0' with compact=bit mode in 388-bits (src/spmm_device_fpga.cpp:242:23)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 's_1' with compact=bit mode in 388-bits (src/spmm_device_fpga.cpp:242:23)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 's_2' with compact=bit mode in 388-bits (src/spmm_device_fpga.cpp:242:23)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 's_3' with compact=bit mode in 388-bits (src/spmm_device_fpga.cpp:242:23)
INFO: [HLS 214-115] Multiple burst reads of variable length and bit width 32 in loop 'VITIS_LOOP_113_2'(src/spmm_device_fpga.cpp:113:31) has been inferred on bundle 'gmem6'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (src/spmm_device_fpga.cpp:113:31)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 4.03 seconds. CPU system time: 0.68 seconds. Elapsed time: 4.7 seconds; current allocated memory: 736.637 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 736.637 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.11 seconds. CPU system time: 0 seconds. Elapsed time: 0.12 seconds; current allocated memory: 738.211 MB.
INFO: [HLS 200-10] Checking synthesizability ...
WARNING: [SYNCHK 200-77] The top function 'spmm_hls' (src/spmm_device_fpga.cpp:201) has no outputs. Possible cause(s) are: (1) Output parameters are passed by value; (2) intended outputs (parameters or global variables) are never written; (3) there are infinite loops.
INFO: [SYNCHK 200-10] 0 error(s), 1 warning(s).
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.12 seconds. CPU system time: 0 seconds. Elapsed time: 0.13 seconds; current allocated memory: 739.434 MB.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'VITIS_LOOP_110_1' (src/spmm_device_fpga.cpp:110) in function 'dfm' for pipelining.
WARNING: [HLS 200-936] Cannot unroll loop 'VITIS_LOOP_113_2' (src/spmm_device_fpga.cpp:113) in function 'dfm': cannot completely unroll a loop with a variable trip count.
INFO: [XFORM 203-721] Extract dataflow region from loop row_loop (src/spmm_device_fpga.cpp:250)  of function 'spmm_hls'.
WARNING: [XFORM 203-713] Disabling dataflow-in-loop for loop row_loop at src/spmm_device_fpga.cpp:250 in function 'spmm_hls': cannot recognize loop index variable. The generated RTL may not be functionally correct. Please convert it into a for loop with a fixed iteration count.
INFO: [XFORM 203-712] Applying dataflow to function 'dataflow_in_loop_row_loop' (src/spmm_device_fpga.cpp:243:9), detected/extracted 5 process function(s): 
	 'set_tile_broadcast'
	 'pu_kernel'
	 'pu_kernel.1'
	 'pu_kernel.2'
	 'pu_kernel.3'.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (src/spmm_device_fpga.cpp:82:30) to (src/spmm_device_fpga.cpp:85:13) in function 'set_tile_broadcast'... converting 5 basic blocks.
INFO: [XFORM 203-11] Balancing expressions in function 'set_tile_broadcast' (src/spmm_device_fpga.cpp:38:13)...3 expression(s) balanced.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.35 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.38 seconds; current allocated memory: 763.789 MB.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_175_1' (src/spmm_device_fpga.cpp:175:31) in function 'pu_kernel.3' more than one sub loop.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_175_1' (src/spmm_device_fpga.cpp:175:31) in function 'pu_kernel.2' more than one sub loop.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_175_1' (src/spmm_device_fpga.cpp:175:31) in function 'pu_kernel.1' more than one sub loop.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_175_1' (src/spmm_device_fpga.cpp:175:31) in function 'pu_kernel' more than one sub loop.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_110_1' (src/spmm_device_fpga.cpp:110:28) in function 'dfm' the outer loop is not a perfect loop because there is nontrivial logic before entering the inner loop.
INFO: [HLS 200-472] Inferring partial write operation for 'pkt.v.value' (src/spmm_device_fpga.cpp:90:18)
INFO: [HLS 200-472] Inferring partial write operation for 'pkt.ref' (src/spmm_device_fpga.cpp:91:20)
INFO: [HLS 200-472] Inferring partial write operation for 'p.v.value' (src/spmm_device_fpga.cpp:151:20)
INFO: [HLS 200-472] Inferring partial write operation for 'tile.value' (src/spmm_device_fpga.cpp:156:10)
INFO: [HLS 200-472] Inferring partial write operation for 'tile_ref' (src/spmm_device_fpga.cpp:157:21)
INFO: [HLS 200-472] Inferring partial write operation for 'AU0' (src/spmm_device_fpga.cpp:170:9)
INFO: [HLS 200-472] Inferring partial write operation for 'AU0' (src/spmm_device_fpga.cpp:187:9)
INFO: [HLS 200-472] Inferring partial write operation for 'AU0' (src/spmm_device_fpga.cpp:192:9)
INFO: [HLS 200-472] Inferring partial write operation for 'p.v.value' (src/spmm_device_fpga.cpp:151:20)
INFO: [HLS 200-472] Inferring partial write operation for 'tile.value' (src/spmm_device_fpga.cpp:156:10)
INFO: [HLS 200-472] Inferring partial write operation for 'tile_ref' (src/spmm_device_fpga.cpp:157:21)
INFO: [HLS 200-472] Inferring partial write operation for 'AU0' (src/spmm_device_fpga.cpp:170:9)
INFO: [HLS 200-472] Inferring partial write operation for 'AU0' (src/spmm_device_fpga.cpp:187:9)
INFO: [HLS 200-472] Inferring partial write operation for 'AU0' (src/spmm_device_fpga.cpp:192:9)
INFO: [HLS 200-472] Inferring partial write operation for 'p.v.value' (src/spmm_device_fpga.cpp:151:20)
INFO: [HLS 200-472] Inferring partial write operation for 'tile.value' (src/spmm_device_fpga.cpp:156:10)
INFO: [HLS 200-472] Inferring partial write operation for 'tile_ref' (src/spmm_device_fpga.cpp:157:21)
INFO: [HLS 200-472] Inferring partial write operation for 'AU0' (src/spmm_device_fpga.cpp:170:9)
INFO: [HLS 200-472] Inferring partial write operation for 'AU0' (src/spmm_device_fpga.cpp:187:9)
INFO: [HLS 200-472] Inferring partial write operation for 'AU0' (src/spmm_device_fpga.cpp:192:9)
INFO: [HLS 200-472] Inferring partial write operation for 'p.v.value' (src/spmm_device_fpga.cpp:151:20)
INFO: [HLS 200-472] Inferring partial write operation for 'tile.value' (src/spmm_device_fpga.cpp:156:10)
INFO: [HLS 200-472] Inferring partial write operation for 'tile_ref' (src/spmm_device_fpga.cpp:157:21)
INFO: [HLS 200-472] Inferring partial write operation for 'AU0' (src/spmm_device_fpga.cpp:170:9)
INFO: [HLS 200-472] Inferring partial write operation for 'AU0' (src/spmm_device_fpga.cpp:187:9)
INFO: [HLS 200-472] Inferring partial write operation for 'AU0' (src/spmm_device_fpga.cpp:192:9)
INFO: [HLS 200-472] Inferring partial write operation for 'res' (src/spmm_device_fpga.cpp:131:9)
INFO: [HLS 200-472] Inferring partial write operation for 'Dbuf' (src/spmm_device_fpga.cpp:115:17)
WARNING: [HLS 200-1449] Process pu_kernel has both a predecessor and reads an input from its caller (see the GUI dataflow viewer). This may lead to lower throughput. Consider copying this input via a predecessor process.
WARNING: [HLS 200-1449] Process pu_kernel.1 has both a predecessor and reads an input from its caller (see the GUI dataflow viewer). This may lead to lower throughput. Consider copying this input via a predecessor process.
WARNING: [HLS 200-1449] Process pu_kernel.2 has both a predecessor and reads an input from its caller (see the GUI dataflow viewer). This may lead to lower throughput. Consider copying this input via a predecessor process.
WARNING: [HLS 200-1449] Process pu_kernel.3 has both a predecessor and reads an input from its caller (see the GUI dataflow viewer). This may lead to lower throughput. Consider copying this input via a predecessor process.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.44 seconds. CPU system time: 0.1 seconds. Elapsed time: 0.57 seconds; current allocated memory: 1.007 GB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'spmm_hls' ...
WARNING: [SYN 201-103] Legalizing function name 'pu_kernel.1_Pipeline_pu_save_stream_into_pu' to 'pu_kernel_1_Pipeline_pu_save_stream_into_pu'.
WARNING: [SYN 201-103] Legalizing function name 'pu_kernel.1_Pipeline_init_au' to 'pu_kernel_1_Pipeline_init_au'.
WARNING: [SYN 201-103] Legalizing function name 'pu_kernel.1_Pipeline_VITIS_LOOP_190_3' to 'pu_kernel_1_Pipeline_VITIS_LOOP_190_3'.
WARNING: [SYN 201-103] Legalizing function name 'pu_kernel.1_Pipeline_VITIS_LOOP_185_2' to 'pu_kernel_1_Pipeline_VITIS_LOOP_185_2'.
WARNING: [SYN 201-103] Legalizing function name 'pu_kernel.1' to 'pu_kernel_1'.
WARNING: [SYN 201-103] Legalizing function name 'pu_kernel.2_Pipeline_pu_save_stream_into_pu' to 'pu_kernel_2_Pipeline_pu_save_stream_into_pu'.
WARNING: [SYN 201-103] Legalizing function name 'pu_kernel.2_Pipeline_init_au' to 'pu_kernel_2_Pipeline_init_au'.
WARNING: [SYN 201-103] Legalizing function name 'pu_kernel.2_Pipeline_VITIS_LOOP_190_3' to 'pu_kernel_2_Pipeline_VITIS_LOOP_190_3'.
WARNING: [SYN 201-103] Legalizing function name 'pu_kernel.2_Pipeline_VITIS_LOOP_185_2' to 'pu_kernel_2_Pipeline_VITIS_LOOP_185_2'.
WARNING: [SYN 201-103] Legalizing function name 'pu_kernel.2' to 'pu_kernel_2'.
WARNING: [SYN 201-103] Legalizing function name 'pu_kernel.3_Pipeline_pu_save_stream_into_pu' to 'pu_kernel_3_Pipeline_pu_save_stream_into_pu'.
WARNING: [SYN 201-103] Legalizing function name 'pu_kernel.3_Pipeline_init_au' to 'pu_kernel_3_Pipeline_init_au'.
WARNING: [SYN 201-103] Legalizing function name 'pu_kernel.3_Pipeline_VITIS_LOOP_190_3' to 'pu_kernel_3_Pipeline_VITIS_LOOP_190_3'.
WARNING: [SYN 201-103] Legalizing function name 'pu_kernel.3_Pipeline_VITIS_LOOP_185_2' to 'pu_kernel_3_Pipeline_VITIS_LOOP_185_2'.
WARNING: [SYN 201-103] Legalizing function name 'pu_kernel.3' to 'pu_kernel_3'.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'set_tile_broadcast_Pipeline_init_seen' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'init_seen'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, loop 'init_seen'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.09 seconds. CPU system time: 0.04 seconds. Elapsed time: 0.12 seconds; current allocated memory: 1.008 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 1.008 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'set_tile_broadcast_Pipeline_copy_tile_loop' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'copy_tile_loop'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 10, loop 'copy_tile_loop'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.11 seconds. CPU system time: 0 seconds. Elapsed time: 0.12 seconds; current allocated memory: 1.010 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.12 seconds. CPU system time: 0 seconds. Elapsed time: 0.12 seconds; current allocated memory: 1.010 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'set_tile_broadcast' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.19 seconds. CPU system time: 0 seconds. Elapsed time: 0.2 seconds; current allocated memory: 1.010 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.14 seconds. CPU system time: 0 seconds. Elapsed time: 0.14 seconds; current allocated memory: 1.010 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'pu_kernel_Pipeline_pu_save_stream_into_pu' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'pu_save_stream_into_pu'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'pu_save_stream_into_pu'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.21 seconds. CPU system time: 0 seconds. Elapsed time: 0.21 seconds; current allocated memory: 1.010 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.04 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.05 seconds; current allocated memory: 1.010 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dfm_Pipeline_VITIS_LOOP_113_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [SCHED 204-65] Unable to satisfy pipeline directive for function 'dfm_Pipeline_VITIS_LOOP_113_2': contains subloop(s) that are not unrolled.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_113_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'VITIS_LOOP_113_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 1.011 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 1.011 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dfm' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [SCHED 204-67] Unable to satisfy pipeline directive for loop 'VITIS_LOOP_110_1': contains subfunction 'dfm_Pipeline_VITIS_LOOP_113_2' which is not pipelined.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 1.011 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.1 seconds. CPU system time: 0 seconds. Elapsed time: 0.1 seconds; current allocated memory: 1.011 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'pu_kernel_Pipeline_init_au' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'init_au'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, loop 'init_au'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 1.011 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.02 seconds; current allocated memory: 1.011 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'pu_comp_Pipeline_VITIS_LOOP_129_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_129_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 7, loop 'VITIS_LOOP_129_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 1.011 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 1.011 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'pu_comp' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=mul) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 1.012 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 1.012 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'pu_kernel_Pipeline_VITIS_LOOP_190_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_190_3'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'VITIS_LOOP_190_3'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 1.012 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 1.012 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'pu_kernel_Pipeline_VITIS_LOOP_185_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_185_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 17, loop 'VITIS_LOOP_185_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.1 seconds. CPU system time: 0 seconds. Elapsed time: 0.1 seconds; current allocated memory: 1.012 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.12 seconds. CPU system time: 0 seconds. Elapsed time: 0.13 seconds; current allocated memory: 1.012 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'pu_kernel' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.16 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.17 seconds; current allocated memory: 1.013 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.25 seconds. CPU system time: 0 seconds. Elapsed time: 0.25 seconds; current allocated memory: 1.013 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'pu_kernel_1_Pipeline_pu_save_stream_into_pu' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'pu_save_stream_into_pu'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'pu_save_stream_into_pu'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.24 seconds. CPU system time: 0 seconds. Elapsed time: 0.25 seconds; current allocated memory: 1.013 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 1.013 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'pu_kernel_1_Pipeline_init_au' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'init_au'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, loop 'init_au'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.06 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.07 seconds; current allocated memory: 1.014 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 1.014 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'pu_kernel_1_Pipeline_VITIS_LOOP_190_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_190_3'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'VITIS_LOOP_190_3'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 1.014 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 1.014 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'pu_kernel_1_Pipeline_VITIS_LOOP_185_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_185_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 17, loop 'VITIS_LOOP_185_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.1 seconds. CPU system time: 0 seconds. Elapsed time: 0.1 seconds; current allocated memory: 1.014 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.12 seconds. CPU system time: 0 seconds. Elapsed time: 0.13 seconds; current allocated memory: 1.014 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'pu_kernel_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.17 seconds. CPU system time: 0 seconds. Elapsed time: 0.16 seconds; current allocated memory: 1.014 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.25 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.25 seconds; current allocated memory: 1.014 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'pu_kernel_2_Pipeline_pu_save_stream_into_pu' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'pu_save_stream_into_pu'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'pu_save_stream_into_pu'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.24 seconds. CPU system time: 0 seconds. Elapsed time: 0.25 seconds; current allocated memory: 1.015 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 1.015 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'pu_kernel_2_Pipeline_init_au' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'init_au'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, loop 'init_au'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 1.015 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 1.015 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'pu_kernel_2_Pipeline_VITIS_LOOP_190_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_190_3'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'VITIS_LOOP_190_3'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.05 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.06 seconds; current allocated memory: 1.016 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 1.016 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'pu_kernel_2_Pipeline_VITIS_LOOP_185_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_185_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 17, loop 'VITIS_LOOP_185_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.1 seconds. CPU system time: 0 seconds. Elapsed time: 0.1 seconds; current allocated memory: 1.016 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.13 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.13 seconds; current allocated memory: 1.016 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'pu_kernel_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.16 seconds. CPU system time: 0 seconds. Elapsed time: 0.17 seconds; current allocated memory: 1.016 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.25 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.25 seconds; current allocated memory: 1.016 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'pu_kernel_3_Pipeline_pu_save_stream_into_pu' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'pu_save_stream_into_pu'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'pu_save_stream_into_pu'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.25 seconds. CPU system time: 0 seconds. Elapsed time: 0.25 seconds; current allocated memory: 1.017 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 1.017 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'pu_kernel_3_Pipeline_init_au' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'init_au'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, loop 'init_au'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.07 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.08 seconds; current allocated memory: 1.017 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 1.017 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'pu_kernel_3_Pipeline_VITIS_LOOP_190_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_190_3'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'VITIS_LOOP_190_3'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 1.017 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 1.017 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'pu_kernel_3_Pipeline_VITIS_LOOP_185_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_185_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 17, loop 'VITIS_LOOP_185_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.1 seconds. CPU system time: 0 seconds. Elapsed time: 0.11 seconds; current allocated memory: 1.018 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.13 seconds. CPU system time: 0 seconds. Elapsed time: 0.14 seconds; current allocated memory: 1.018 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'pu_kernel_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.17 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.18 seconds; current allocated memory: 1.018 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.25 seconds. CPU system time: 0 seconds. Elapsed time: 0.26 seconds; current allocated memory: 1.018 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dataflow_in_loop_row_loop' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.24 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.24 seconds; current allocated memory: 1.018 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.39 seconds. CPU system time: 0 seconds. Elapsed time: 0.39 seconds; current allocated memory: 1.018 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'spmm_hls' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.06 seconds. CPU system time: 0 seconds. Elapsed time: 1.06 seconds; current allocated memory: 1.019 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.39 seconds. CPU system time: 0 seconds. Elapsed time: 0.39 seconds; current allocated memory: 1.019 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'set_tile_broadcast_Pipeline_init_seen' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'set_tile_broadcast_Pipeline_init_seen'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.07 seconds. CPU system time: 0 seconds. Elapsed time: 1.07 seconds; current allocated memory: 1.019 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'set_tile_broadcast_Pipeline_copy_tile_loop' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'set_tile_broadcast_Pipeline_copy_tile_loop' pipeline 'copy_tile_loop' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'set_tile_broadcast_Pipeline_copy_tile_loop'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.08 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.08 seconds; current allocated memory: 1.021 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'set_tile_broadcast' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'set_tile_broadcast'.
INFO: [RTMG 210-278] Implementing memory 'spmm_hls_set_tile_broadcast_pkt_v_value_RAM_AUTO_1R1W' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'spmm_hls_set_tile_broadcast_pkt_ref_RAM_AUTO_1R1W' using auto RAMs.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.42 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.42 seconds; current allocated memory: 1.024 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'pu_kernel_Pipeline_pu_save_stream_into_pu' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'pu_kernel_Pipeline_pu_save_stream_into_pu' pipeline 'pu_save_stream_into_pu' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'pu_kernel_Pipeline_pu_save_stream_into_pu'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.31 seconds. CPU system time: 0 seconds. Elapsed time: 0.31 seconds; current allocated memory: 1.026 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dfm_Pipeline_VITIS_LOOP_113_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'dfm_Pipeline_VITIS_LOOP_113_2' pipeline 'VITIS_LOOP_113_2' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'dfm_Pipeline_VITIS_LOOP_113_2/m_axi_gmem6_ARVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dfm_Pipeline_VITIS_LOOP_113_2/m_axi_gmem6_ARADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dfm_Pipeline_VITIS_LOOP_113_2/m_axi_gmem6_ARID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dfm_Pipeline_VITIS_LOOP_113_2/m_axi_gmem6_ARLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dfm_Pipeline_VITIS_LOOP_113_2/m_axi_gmem6_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dfm_Pipeline_VITIS_LOOP_113_2/m_axi_gmem6_ARBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dfm_Pipeline_VITIS_LOOP_113_2/m_axi_gmem6_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dfm_Pipeline_VITIS_LOOP_113_2/m_axi_gmem6_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dfm_Pipeline_VITIS_LOOP_113_2/m_axi_gmem6_ARPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dfm_Pipeline_VITIS_LOOP_113_2/m_axi_gmem6_ARQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dfm_Pipeline_VITIS_LOOP_113_2/m_axi_gmem6_ARREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dfm_Pipeline_VITIS_LOOP_113_2/m_axi_gmem6_ARUSER' to 0.
INFO: [RTGEN 206-100] Finished creating RTL model for 'dfm_Pipeline_VITIS_LOOP_113_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.13 seconds. CPU system time: 0 seconds. Elapsed time: 0.14 seconds; current allocated memory: 1.027 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dfm' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'mul_32s_30ns_32_2_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'dfm'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.1 seconds. CPU system time: 0 seconds. Elapsed time: 0.1 seconds; current allocated memory: 1.028 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'pu_kernel_Pipeline_init_au' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'pu_kernel_Pipeline_init_au'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.12 seconds. CPU system time: 0 seconds. Elapsed time: 0.12 seconds; current allocated memory: 1.029 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'pu_comp_Pipeline_VITIS_LOOP_129_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'pu_comp_Pipeline_VITIS_LOOP_129_1' pipeline 'VITIS_LOOP_129_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'pu_comp_Pipeline_VITIS_LOOP_129_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.06 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.07 seconds; current allocated memory: 1.030 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'pu_comp' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'mul_mul_16s_16s_16_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'pu_comp'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.11 seconds. CPU system time: 0 seconds. Elapsed time: 0.11 seconds; current allocated memory: 1.030 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'pu_kernel_Pipeline_VITIS_LOOP_190_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'pu_kernel_Pipeline_VITIS_LOOP_190_3' pipeline 'VITIS_LOOP_190_3' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'pu_kernel_Pipeline_VITIS_LOOP_190_3'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 1.031 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'pu_kernel_Pipeline_VITIS_LOOP_185_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'pu_kernel_Pipeline_VITIS_LOOP_185_2' pipeline 'VITIS_LOOP_185_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_7_full_dsp_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'pu_kernel_Pipeline_VITIS_LOOP_185_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 1.032 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'pu_kernel' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'pu_kernel'.
INFO: [RTMG 210-278] Implementing memory 'spmm_hls_pu_kernel_Dbuf_RAM_2P_BRAM_1R1W' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'spmm_hls_pu_kernel_tile_value_RAM_AUTO_1R1W' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'spmm_hls_pu_kernel_tile_ref_RAM_AUTO_1R1W' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'spmm_hls_pu_kernel_p_v_value_RAM_AUTO_1R1W' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'spmm_hls_pu_kernel_p_ref_RAM_AUTO_1R1W' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'spmm_hls_pu_kernel_resA_RAM_AUTO_1R1W' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'spmm_hls_pu_kernel_AU0_RAM_AUTO_1R1W' using auto RAMs.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.27 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.28 seconds; current allocated memory: 1.034 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'pu_kernel_1_Pipeline_pu_save_stream_into_pu' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'pu_kernel_1_Pipeline_pu_save_stream_into_pu' pipeline 'pu_save_stream_into_pu' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'pu_kernel_1_Pipeline_pu_save_stream_into_pu'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.57 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.58 seconds; current allocated memory: 1.036 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'pu_kernel_1_Pipeline_init_au' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'pu_kernel_1_Pipeline_init_au'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 1.037 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'pu_kernel_1_Pipeline_VITIS_LOOP_190_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'pu_kernel_1_Pipeline_VITIS_LOOP_190_3' pipeline 'VITIS_LOOP_190_3' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'pu_kernel_1_Pipeline_VITIS_LOOP_190_3'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.05 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.06 seconds; current allocated memory: 1.037 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'pu_kernel_1_Pipeline_VITIS_LOOP_185_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'pu_kernel_1_Pipeline_VITIS_LOOP_185_2' pipeline 'VITIS_LOOP_185_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_7_full_dsp_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'pu_kernel_1_Pipeline_VITIS_LOOP_185_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.09 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 1.038 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'pu_kernel_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'pu_kernel_1'.
INFO: [RTMG 210-278] Implementing memory 'spmm_hls_pu_kernel_1_tile_ref_RAM_AUTO_1R1W' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'spmm_hls_pu_kernel_1_resA_RAM_AUTO_1R1W' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'spmm_hls_pu_kernel_1_AU0_RAM_AUTO_1R1W' using auto RAMs.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.25 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.26 seconds; current allocated memory: 1.040 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'pu_kernel_2_Pipeline_pu_save_stream_into_pu' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'pu_kernel_2_Pipeline_pu_save_stream_into_pu' pipeline 'pu_save_stream_into_pu' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'pu_kernel_2_Pipeline_pu_save_stream_into_pu'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.57 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.58 seconds; current allocated memory: 1.042 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'pu_kernel_2_Pipeline_init_au' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'pu_kernel_2_Pipeline_init_au'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.09 seconds. CPU system time: 0 seconds. Elapsed time: 0.09 seconds; current allocated memory: 1.043 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'pu_kernel_2_Pipeline_VITIS_LOOP_190_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'pu_kernel_2_Pipeline_VITIS_LOOP_190_3' pipeline 'VITIS_LOOP_190_3' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'pu_kernel_2_Pipeline_VITIS_LOOP_190_3'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 1.044 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'pu_kernel_2_Pipeline_VITIS_LOOP_185_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'pu_kernel_2_Pipeline_VITIS_LOOP_185_2' pipeline 'VITIS_LOOP_185_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_7_full_dsp_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'pu_kernel_2_Pipeline_VITIS_LOOP_185_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.09 seconds. CPU system time: 0 seconds. Elapsed time: 0.09 seconds; current allocated memory: 1.045 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'pu_kernel_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'pu_kernel_2'.
INFO: [RTMG 210-278] Implementing memory 'spmm_hls_pu_kernel_2_tile_ref_RAM_AUTO_1R1W' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'spmm_hls_pu_kernel_2_resA_RAM_AUTO_1R1W' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'spmm_hls_pu_kernel_2_AU0_RAM_AUTO_1R1W' using auto RAMs.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.25 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.26 seconds; current allocated memory: 1.047 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'pu_kernel_3_Pipeline_pu_save_stream_into_pu' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'pu_kernel_3_Pipeline_pu_save_stream_into_pu' pipeline 'pu_save_stream_into_pu' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'pu_kernel_3_Pipeline_pu_save_stream_into_pu'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.58 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.59 seconds; current allocated memory: 1.049 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'pu_kernel_3_Pipeline_init_au' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'pu_kernel_3_Pipeline_init_au'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 1.050 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'pu_kernel_3_Pipeline_VITIS_LOOP_190_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'pu_kernel_3_Pipeline_VITIS_LOOP_190_3' pipeline 'VITIS_LOOP_190_3' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'pu_kernel_3_Pipeline_VITIS_LOOP_190_3'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 1.050 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'pu_kernel_3_Pipeline_VITIS_LOOP_185_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'pu_kernel_3_Pipeline_VITIS_LOOP_185_2' pipeline 'VITIS_LOOP_185_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_7_full_dsp_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'pu_kernel_3_Pipeline_VITIS_LOOP_185_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.09 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 1.051 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'pu_kernel_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'pu_kernel_3'.
INFO: [RTMG 210-278] Implementing memory 'spmm_hls_pu_kernel_3_tile_ref_RAM_AUTO_1R1W' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'spmm_hls_pu_kernel_3_resA_RAM_AUTO_1R1W' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'spmm_hls_pu_kernel_3_AU0_RAM_AUTO_1R1W' using auto RAMs.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.25 seconds. CPU system time: 0 seconds. Elapsed time: 0.26 seconds; current allocated memory: 1.053 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dataflow_in_loop_row_loop' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_row_loop/m_axi_gmem1_AWVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_row_loop/m_axi_gmem1_AWADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_row_loop/m_axi_gmem1_AWID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_row_loop/m_axi_gmem1_AWLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_row_loop/m_axi_gmem1_AWSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_row_loop/m_axi_gmem1_AWBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_row_loop/m_axi_gmem1_AWLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_row_loop/m_axi_gmem1_AWCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_row_loop/m_axi_gmem1_AWPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_row_loop/m_axi_gmem1_AWQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_row_loop/m_axi_gmem1_AWREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_row_loop/m_axi_gmem1_AWUSER' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_row_loop/m_axi_gmem1_WVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_row_loop/m_axi_gmem1_WDATA' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_row_loop/m_axi_gmem1_WSTRB' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_row_loop/m_axi_gmem1_WLAST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_row_loop/m_axi_gmem1_WID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_row_loop/m_axi_gmem1_WUSER' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_row_loop/m_axi_gmem1_BREADY' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_row_loop/m_axi_gmem2_AWVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_row_loop/m_axi_gmem2_AWADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_row_loop/m_axi_gmem2_AWID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_row_loop/m_axi_gmem2_AWLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_row_loop/m_axi_gmem2_AWSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_row_loop/m_axi_gmem2_AWBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_row_loop/m_axi_gmem2_AWLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_row_loop/m_axi_gmem2_AWCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_row_loop/m_axi_gmem2_AWPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_row_loop/m_axi_gmem2_AWQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_row_loop/m_axi_gmem2_AWREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_row_loop/m_axi_gmem2_AWUSER' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_row_loop/m_axi_gmem2_WVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_row_loop/m_axi_gmem2_WDATA' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_row_loop/m_axi_gmem2_WSTRB' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_row_loop/m_axi_gmem2_WLAST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_row_loop/m_axi_gmem2_WID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_row_loop/m_axi_gmem2_WUSER' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_row_loop/m_axi_gmem2_BREADY' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_row_loop/m_axi_gmem3_AWVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_row_loop/m_axi_gmem3_AWADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_row_loop/m_axi_gmem3_AWID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_row_loop/m_axi_gmem3_AWLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_row_loop/m_axi_gmem3_AWSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_row_loop/m_axi_gmem3_AWBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_row_loop/m_axi_gmem3_AWLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_row_loop/m_axi_gmem3_AWCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_row_loop/m_axi_gmem3_AWPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_row_loop/m_axi_gmem3_AWQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_row_loop/m_axi_gmem3_AWREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_row_loop/m_axi_gmem3_AWUSER' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_row_loop/m_axi_gmem3_WVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_row_loop/m_axi_gmem3_WDATA' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_row_loop/m_axi_gmem3_WSTRB' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_row_loop/m_axi_gmem3_WLAST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_row_loop/m_axi_gmem3_WID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_row_loop/m_axi_gmem3_WUSER' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_row_loop/m_axi_gmem3_BREADY' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_row_loop/m_axi_gmem4_AWVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_row_loop/m_axi_gmem4_AWADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_row_loop/m_axi_gmem4_AWID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_row_loop/m_axi_gmem4_AWLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_row_loop/m_axi_gmem4_AWSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_row_loop/m_axi_gmem4_AWBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_row_loop/m_axi_gmem4_AWLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_row_loop/m_axi_gmem4_AWCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_row_loop/m_axi_gmem4_AWPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_row_loop/m_axi_gmem4_AWQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_row_loop/m_axi_gmem4_AWREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_row_loop/m_axi_gmem4_AWUSER' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_row_loop/m_axi_gmem4_WVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_row_loop/m_axi_gmem4_WDATA' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_row_loop/m_axi_gmem4_WSTRB' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_row_loop/m_axi_gmem4_WLAST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_row_loop/m_axi_gmem4_WID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_row_loop/m_axi_gmem4_WUSER' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_row_loop/m_axi_gmem4_BREADY' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_row_loop/m_axi_gmem5_AWVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_row_loop/m_axi_gmem5_AWADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_row_loop/m_axi_gmem5_AWID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_row_loop/m_axi_gmem5_AWLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_row_loop/m_axi_gmem5_AWSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_row_loop/m_axi_gmem5_AWBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_row_loop/m_axi_gmem5_AWLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_row_loop/m_axi_gmem5_AWCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_row_loop/m_axi_gmem5_AWPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_row_loop/m_axi_gmem5_AWQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_row_loop/m_axi_gmem5_AWREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_row_loop/m_axi_gmem5_AWUSER' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_row_loop/m_axi_gmem5_WVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_row_loop/m_axi_gmem5_WDATA' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_row_loop/m_axi_gmem5_WSTRB' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_row_loop/m_axi_gmem5_WLAST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_row_loop/m_axi_gmem5_WID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_row_loop/m_axi_gmem5_WUSER' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_row_loop/m_axi_gmem5_BREADY' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_row_loop/m_axi_gmem6_AWVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_row_loop/m_axi_gmem6_AWADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_row_loop/m_axi_gmem6_AWID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_row_loop/m_axi_gmem6_AWLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_row_loop/m_axi_gmem6_AWSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_row_loop/m_axi_gmem6_AWBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_row_loop/m_axi_gmem6_AWLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_row_loop/m_axi_gmem6_AWCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_row_loop/m_axi_gmem6_AWPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_row_loop/m_axi_gmem6_AWQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_row_loop/m_axi_gmem6_AWREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_row_loop/m_axi_gmem6_AWUSER' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_row_loop/m_axi_gmem6_WVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_row_loop/m_axi_gmem6_WDATA' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_row_loop/m_axi_gmem6_WSTRB' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_row_loop/m_axi_gmem6_WLAST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_row_loop/m_axi_gmem6_WID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_row_loop/m_axi_gmem6_WUSER' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_row_loop/m_axi_gmem6_BREADY' to 0.
INFO: [RTGEN 206-100] Finished creating RTL model for 'dataflow_in_loop_row_loop'.
INFO: [RTMG 210-285] Implementing FIFO 's_01_U(spmm_hls_fifo_w388_d16_A)' using Vivado Default RAMs.
INFO: [RTMG 210-285] Implementing FIFO 's_12_U(spmm_hls_fifo_w388_d16_A)' using Vivado Default RAMs.
INFO: [RTMG 210-285] Implementing FIFO 's_23_U(spmm_hls_fifo_w388_d16_A)' using Vivado Default RAMs.
INFO: [RTMG 210-285] Implementing FIFO 's_34_U(spmm_hls_fifo_w388_d16_A)' using Vivado Default RAMs.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.27 seconds. CPU system time: 0.03 seconds. Elapsed time: 1.3 seconds; current allocated memory: 1.058 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'spmm_hls' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'spmm_hls/gmem0' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'spmm_hls/gmem1' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'spmm_hls/gmem2' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'spmm_hls/gmem3' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'spmm_hls/gmem4' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'spmm_hls/gmem5' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'spmm_hls/gmem6' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'spmm_hls/gmem7' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'spmm_hls/N' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'spmm_hls/M' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'spmm_hls/K' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'spmm_hls/nnz' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'spmm_hls/row_ptr' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'spmm_hls/col_idx' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'spmm_hls/a_val' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'spmm_hls/B1' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'spmm_hls/B2' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'spmm_hls/B3' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'spmm_hls/B4' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'spmm_hls/C' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'spmm_hls' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'N', 'M', 'K', 'nnz', 'row_ptr', 'col_idx', 'a_val', 'B1', 'B2', 'B3', 'B4', 'C' and 'return' to AXI-Lite port control.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem0_AWVALID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem0_AWVALID' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem0_AWREADY' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem0_AWADDR' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem0_AWADDR' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem0_AWID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem0_AWID' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem0_AWLEN' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem0_AWLEN' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem0_AWSIZE' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem0_AWSIZE' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem0_AWBURST' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem0_AWBURST' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem0_AWLOCK' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem0_AWLOCK' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem0_AWCACHE' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem0_AWCACHE' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem0_AWPROT' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem0_AWPROT' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem0_AWQOS' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem0_AWQOS' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem0_AWREGION' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem0_AWREGION' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem0_AWUSER' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem0_AWUSER' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem0_WVALID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem0_WVALID' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem0_WREADY' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem0_WDATA' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem0_WDATA' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem0_WSTRB' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem0_WSTRB' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem0_WLAST' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem0_WLAST' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem0_WID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem0_WID' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem0_WUSER' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem0_WUSER' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem0_ARVALID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem0_ARVALID' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem0_ARREADY' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem0_ARADDR' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem0_ARADDR' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem0_ARID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem0_ARID' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem0_ARLEN' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem0_ARLEN' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem0_ARSIZE' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem0_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem0_ARBURST' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem0_ARBURST' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem0_ARLOCK' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem0_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem0_ARCACHE' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem0_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem0_ARPROT' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem0_ARPROT' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem0_ARQOS' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem0_ARQOS' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem0_ARREGION' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem0_ARREGION' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem0_ARUSER' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem0_ARUSER' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem0_RVALID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem0_RREADY' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem0_RREADY' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem0_RDATA' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem0_RLAST' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem0_RID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem0_RUSER' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem0_RRESP' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem0_BVALID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem0_BREADY' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem0_BREADY' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem0_BRESP' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem0_BID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem0_BUSER' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem7_AWVALID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem7_AWVALID' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem7_AWREADY' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem7_AWADDR' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem7_AWADDR' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem7_AWID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem7_AWID' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem7_AWLEN' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem7_AWLEN' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem7_AWSIZE' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem7_AWSIZE' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem7_AWBURST' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem7_AWBURST' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem7_AWLOCK' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem7_AWLOCK' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem7_AWCACHE' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem7_AWCACHE' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem7_AWPROT' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem7_AWPROT' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem7_AWQOS' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem7_AWQOS' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem7_AWREGION' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem7_AWREGION' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem7_AWUSER' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem7_AWUSER' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem7_WVALID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem7_WVALID' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem7_WREADY' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem7_WDATA' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem7_WDATA' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem7_WSTRB' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem7_WSTRB' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem7_WLAST' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem7_WLAST' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem7_WID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem7_WID' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem7_WUSER' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem7_WUSER' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem7_ARVALID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem7_ARVALID' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem7_ARREADY' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem7_ARADDR' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem7_ARADDR' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem7_ARID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem7_ARID' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem7_ARLEN' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem7_ARLEN' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem7_ARSIZE' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2 (64-bit)
Tool Version Limit: 2019.12
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 4ns.
INFO: [HLS 200-1611] Setting target device to 'xcu280-fsvh2892-2L-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_latency=0
INFO: [HLS 200-1464] Running solution command: config_export -format=xo
INFO: [HLS 200-1464] Running solution command: config_export -output=build_fpga/spmm_hls.xo
INFO: [HLS 200-1510] Running: set_part xcu280-fsvh2892-2L-e 
INFO: [HLS 200-1510] Running: create_clock -period 4.0 -name default 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0.02 seconds. Elapsed time: 10.04 seconds; current allocated memory: 735.785 MB.
INFO: [HLS 200-10] Analyzing design file 'src/spmm_device_fpga.cpp' ... 
WARNING: [HLS 207-5558] Only for-loops and functions support the dataflow (src/spmm_device_fpga.cpp:177:9)
WARNING: [HLS 214-104] Only for-loops and functions support the dataflow (src/spmm_device_fpga.cpp:177:9)
WARNING: [HLS 214-109] As the loop counter is not increased by 1, the compiler may not successfully process the dataflow loop (src/spmm_device_fpga.cpp:256:29)
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body (src/spmm_device_fpga.cpp:258:46)
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body (src/spmm_device_fpga.cpp:259:19)
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body (src/spmm_device_fpga.cpp:259:29)
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body (src/spmm_device_fpga.cpp:260:19)
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body (src/spmm_device_fpga.cpp:260:29)
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body (src/spmm_device_fpga.cpp:261:19)
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body (src/spmm_device_fpga.cpp:261:29)
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body (src/spmm_device_fpga.cpp:262:19)
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body (src/spmm_device_fpga.cpp:262:29)
WARNING: [HLS 200-471] Dataflow form checks found 11 issue(s) in file src/spmm_device_fpga.cpp
WARNING: [HLS 207-5292] unused parameter 'row_ptr' (src/spmm_device_fpga.cpp:27:20)
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 3.66 seconds. CPU system time: 0.54 seconds. Elapsed time: 4.21 seconds; current allocated memory: 736.219 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-291] Loop 'VITIS_LOOP_113_2' is marked as complete unroll implied by the pipeline pragma (src/spmm_device_fpga.cpp:113:31)
INFO: [HLS 214-291] Loop 'compare_all' is marked as complete unroll implied by the pipeline pragma (src/spmm_device_fpga.cpp:69:13)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_94_1' (src/spmm_device_fpga.cpp:94:22) in function 'set_tile_broadcast' completely with a factor of 4 (src/spmm_device_fpga.cpp:33:0)
INFO: [HLS 214-186] Unrolling loop 'compare_all' (src/spmm_device_fpga.cpp:69:13) in function 'set_tile_broadcast' completely with a factor of 4 (src/spmm_device_fpga.cpp:33:0)
INFO: [HLS 214-248] Applying array_partition to 'seen_y': Complete partitioning on dimension 1. (src/spmm_device_fpga.cpp:38:10)
INFO: [HLS 214-248] Applying array_partition to 'seen_v': Complete partitioning on dimension 1. (src/spmm_device_fpga.cpp:39:10)
INFO: [HLS 214-248] Applying array_partition to 's': Complete partitioning on dimension 1. (src/spmm_device_fpga.cpp:250:23)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 's_0' with compact=bit mode in 388-bits (src/spmm_device_fpga.cpp:250:23)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 's_1' with compact=bit mode in 388-bits (src/spmm_device_fpga.cpp:250:23)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 's_2' with compact=bit mode in 388-bits (src/spmm_device_fpga.cpp:250:23)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 's_3' with compact=bit mode in 388-bits (src/spmm_device_fpga.cpp:250:23)
INFO: [HLS 214-115] Multiple burst reads of variable length and bit width 32 in loop 'VITIS_LOOP_113_2'(src/spmm_device_fpga.cpp:113:31) has been inferred on bundle 'gmem6'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (src/spmm_device_fpga.cpp:113:31)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 4.1 seconds. CPU system time: 0.65 seconds. Elapsed time: 4.76 seconds; current allocated memory: 736.695 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 736.695 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.09 seconds; current allocated memory: 738.262 MB.
INFO: [HLS 200-10] Checking synthesizability ...
WARNING: [SYNCHK 200-77] The top function 'spmm_hls' (src/spmm_device_fpga.cpp:209) has no outputs. Possible cause(s) are: (1) Output parameters are passed by value; (2) intended outputs (parameters or global variables) are never written; (3) there are infinite loops.
INFO: [SYNCHK 200-10] 0 error(s), 1 warning(s).
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.1 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.09 seconds; current allocated memory: 739.484 MB.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'VITIS_LOOP_110_1' (src/spmm_device_fpga.cpp:110) in function 'dfm' for pipelining.
WARNING: [HLS 200-936] Cannot unroll loop 'VITIS_LOOP_113_2' (src/spmm_device_fpga.cpp:113) in function 'dfm': cannot completely unroll a loop with a variable trip count.
INFO: [XFORM 203-721] Extract dataflow region from loop row_loop (src/spmm_device_fpga.cpp:258)  of function 'spmm_hls'.
WARNING: [XFORM 203-713] Disabling dataflow-in-loop for loop row_loop at src/spmm_device_fpga.cpp:258 in function 'spmm_hls': cannot recognize loop index variable. The generated RTL may not be functionally correct. Please convert it into a for loop with a fixed iteration count.
INFO: [XFORM 203-712] Applying dataflow to function 'dataflow_in_loop_row_loop' (src/spmm_device_fpga.cpp:251:9), detected/extracted 5 process function(s): 
	 'set_tile_broadcast'
	 'pu_kernel'
	 'pu_kernel.1'
	 'pu_kernel.2'
	 'pu_kernel.3'.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (src/spmm_device_fpga.cpp:82:30) to (src/spmm_device_fpga.cpp:85:13) in function 'set_tile_broadcast'... converting 5 basic blocks.
INFO: [XFORM 203-11] Balancing expressions in function 'set_tile_broadcast' (src/spmm_device_fpga.cpp:38:13)...3 expression(s) balanced.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.33 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.36 seconds; current allocated memory: 763.840 MB.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_175_1' (src/spmm_device_fpga.cpp:175:31) in function 'pu_kernel.3' more than one sub loop.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_175_1' (src/spmm_device_fpga.cpp:175:31) in function 'pu_kernel.2' more than one sub loop.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_175_1' (src/spmm_device_fpga.cpp:175:31) in function 'pu_kernel.1' more than one sub loop.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_175_1' (src/spmm_device_fpga.cpp:175:31) in function 'pu_kernel' more than one sub loop.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_110_1' (src/spmm_device_fpga.cpp:110:28) in function 'dfm' the outer loop is not a perfect loop because there is nontrivial logic before entering the inner loop.
INFO: [HLS 200-472] Inferring partial write operation for 'pkt.v.value' (src/spmm_device_fpga.cpp:90:18)
INFO: [HLS 200-472] Inferring partial write operation for 'pkt.ref' (src/spmm_device_fpga.cpp:91:20)
INFO: [HLS 200-472] Inferring partial write operation for 'p.v.value' (src/spmm_device_fpga.cpp:151:20)
INFO: [HLS 200-472] Inferring partial write operation for 'tile.value' (src/spmm_device_fpga.cpp:156:10)
INFO: [HLS 200-472] Inferring partial write operation for 'tile_ref' (src/spmm_device_fpga.cpp:157:21)
INFO: [HLS 200-472] Inferring partial write operation for 'AU0' (src/spmm_device_fpga.cpp:170:9)
INFO: [HLS 200-472] Inferring partial write operation for 'AU0' (src/spmm_device_fpga.cpp:193:9)
INFO: [HLS 200-472] Inferring partial write operation for 'AU0' (src/spmm_device_fpga.cpp:200:9)
INFO: [HLS 200-472] Inferring partial write operation for 'p.v.value' (src/spmm_device_fpga.cpp:151:20)
INFO: [HLS 200-472] Inferring partial write operation for 'tile.value' (src/spmm_device_fpga.cpp:156:10)
INFO: [HLS 200-472] Inferring partial write operation for 'tile_ref' (src/spmm_device_fpga.cpp:157:21)
INFO: [HLS 200-472] Inferring partial write operation for 'AU0' (src/spmm_device_fpga.cpp:170:9)
INFO: [HLS 200-472] Inferring partial write operation for 'AU0' (src/spmm_device_fpga.cpp:193:9)
INFO: [HLS 200-472] Inferring partial write operation for 'AU0' (src/spmm_device_fpga.cpp:200:9)
INFO: [HLS 200-472] Inferring partial write operation for 'p.v.value' (src/spmm_device_fpga.cpp:151:20)
INFO: [HLS 200-472] Inferring partial write operation for 'tile.value' (src/spmm_device_fpga.cpp:156:10)
INFO: [HLS 200-472] Inferring partial write operation for 'tile_ref' (src/spmm_device_fpga.cpp:157:21)
INFO: [HLS 200-472] Inferring partial write operation for 'AU0' (src/spmm_device_fpga.cpp:170:9)
INFO: [HLS 200-472] Inferring partial write operation for 'AU0' (src/spmm_device_fpga.cpp:193:9)
INFO: [HLS 200-472] Inferring partial write operation for 'AU0' (src/spmm_device_fpga.cpp:200:9)
INFO: [HLS 200-472] Inferring partial write operation for 'p.v.value' (src/spmm_device_fpga.cpp:151:20)
INFO: [HLS 200-472] Inferring partial write operation for 'tile.value' (src/spmm_device_fpga.cpp:156:10)
INFO: [HLS 200-472] Inferring partial write operation for 'tile_ref' (src/spmm_device_fpga.cpp:157:21)
INFO: [HLS 200-472] Inferring partial write operation for 'AU0' (src/spmm_device_fpga.cpp:170:9)
INFO: [HLS 200-472] Inferring partial write operation for 'AU0' (src/spmm_device_fpga.cpp:193:9)
INFO: [HLS 200-472] Inferring partial write operation for 'AU0' (src/spmm_device_fpga.cpp:200:9)
INFO: [HLS 200-472] Inferring partial write operation for 'res' (src/spmm_device_fpga.cpp:131:9)
INFO: [HLS 200-472] Inferring partial write operation for 'Dbuf' (src/spmm_device_fpga.cpp:115:17)
WARNING: [HLS 200-1449] Process pu_kernel has both a predecessor and reads an input from its caller (see the GUI dataflow viewer). This may lead to lower throughput. Consider copying this input via a predecessor process.
WARNING: [HLS 200-1449] Process pu_kernel.1 has both a predecessor and reads an input from its caller (see the GUI dataflow viewer). This may lead to lower throughput. Consider copying this input via a predecessor process.
WARNING: [HLS 200-1449] Process pu_kernel.2 has both a predecessor and reads an input from its caller (see the GUI dataflow viewer). This may lead to lower throughput. Consider copying this input via a predecessor process.
WARNING: [HLS 200-1449] Process pu_kernel.3 has both a predecessor and reads an input from its caller (see the GUI dataflow viewer). This may lead to lower throughput. Consider copying this input via a predecessor process.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.47 seconds. CPU system time: 0.08 seconds. Elapsed time: 0.56 seconds; current allocated memory: 1.007 GB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'spmm_hls' ...
WARNING: [SYN 201-103] Legalizing function name 'pu_kernel.1_Pipeline_pu_save_stream_into_pu' to 'pu_kernel_1_Pipeline_pu_save_stream_into_pu'.
WARNING: [SYN 201-103] Legalizing function name 'pu_kernel.1_Pipeline_init_au' to 'pu_kernel_1_Pipeline_init_au'.
WARNING: [SYN 201-103] Legalizing function name 'pu_kernel.1_Pipeline_VITIS_LOOP_198_3' to 'pu_kernel_1_Pipeline_VITIS_LOOP_198_3'.
WARNING: [SYN 201-103] Legalizing function name 'pu_kernel.1_Pipeline_VITIS_LOOP_191_2' to 'pu_kernel_1_Pipeline_VITIS_LOOP_191_2'.
WARNING: [SYN 201-103] Legalizing function name 'pu_kernel.1' to 'pu_kernel_1'.
WARNING: [SYN 201-103] Legalizing function name 'pu_kernel.2_Pipeline_pu_save_stream_into_pu' to 'pu_kernel_2_Pipeline_pu_save_stream_into_pu'.
WARNING: [SYN 201-103] Legalizing function name 'pu_kernel.2_Pipeline_init_au' to 'pu_kernel_2_Pipeline_init_au'.
WARNING: [SYN 201-103] Legalizing function name 'pu_kernel.2_Pipeline_VITIS_LOOP_198_3' to 'pu_kernel_2_Pipeline_VITIS_LOOP_198_3'.
WARNING: [SYN 201-103] Legalizing function name 'pu_kernel.2_Pipeline_VITIS_LOOP_191_2' to 'pu_kernel_2_Pipeline_VITIS_LOOP_191_2'.
WARNING: [SYN 201-103] Legalizing function name 'pu_kernel.2' to 'pu_kernel_2'.
WARNING: [SYN 201-103] Legalizing function name 'pu_kernel.3_Pipeline_pu_save_stream_into_pu' to 'pu_kernel_3_Pipeline_pu_save_stream_into_pu'.
WARNING: [SYN 201-103] Legalizing function name 'pu_kernel.3_Pipeline_init_au' to 'pu_kernel_3_Pipeline_init_au'.
WARNING: [SYN 201-103] Legalizing function name 'pu_kernel.3_Pipeline_VITIS_LOOP_198_3' to 'pu_kernel_3_Pipeline_VITIS_LOOP_198_3'.
WARNING: [SYN 201-103] Legalizing function name 'pu_kernel.3_Pipeline_VITIS_LOOP_191_2' to 'pu_kernel_3_Pipeline_VITIS_LOOP_191_2'.
WARNING: [SYN 201-103] Legalizing function name 'pu_kernel.3' to 'pu_kernel_3'.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'set_tile_broadcast_Pipeline_init_seen' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'init_seen'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, loop 'init_seen'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.08 seconds. CPU system time: 0.04 seconds. Elapsed time: 0.12 seconds; current allocated memory: 1.008 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 1.008 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'set_tile_broadcast_Pipeline_copy_tile_loop' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'copy_tile_loop'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 10, loop 'copy_tile_loop'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.11 seconds. CPU system time: 0 seconds. Elapsed time: 0.12 seconds; current allocated memory: 1.010 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.11 seconds. CPU system time: 0 seconds. Elapsed time: 0.11 seconds; current allocated memory: 1.010 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'set_tile_broadcast' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.2 seconds. CPU system time: 0 seconds. Elapsed time: 0.2 seconds; current allocated memory: 1.010 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.15 seconds. CPU system time: 0 seconds. Elapsed time: 0.15 seconds; current allocated memory: 1.010 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'pu_kernel_Pipeline_pu_save_stream_into_pu' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'pu_save_stream_into_pu'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'pu_save_stream_into_pu'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.21 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.21 seconds; current allocated memory: 1.010 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 1.010 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dfm_Pipeline_VITIS_LOOP_113_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [SCHED 204-65] Unable to satisfy pipeline directive for function 'dfm_Pipeline_VITIS_LOOP_113_2': contains subloop(s) that are not unrolled.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_113_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'VITIS_LOOP_113_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 1.011 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 1.011 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dfm' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [SCHED 204-67] Unable to satisfy pipeline directive for loop 'VITIS_LOOP_110_1': contains subfunction 'dfm_Pipeline_VITIS_LOOP_113_2' which is not pipelined.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 1.011 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.1 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.1 seconds; current allocated memory: 1.011 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'pu_kernel_Pipeline_init_au' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'init_au'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, loop 'init_au'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 1.011 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 1.011 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'pu_comp_Pipeline_VITIS_LOOP_129_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_129_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 7, loop 'VITIS_LOOP_129_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 1.011 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 1.011 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'pu_comp' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=mul) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 1.012 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.04 seconds; current allocated memory: 1.012 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'pu_kernel_Pipeline_VITIS_LOOP_198_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_198_3'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'VITIS_LOOP_198_3'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.06 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.06 seconds; current allocated memory: 1.012 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 1.012 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'pu_kernel_Pipeline_VITIS_LOOP_191_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_191_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 17, loop 'VITIS_LOOP_191_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.09 seconds. CPU system time: 0 seconds. Elapsed time: 0.09 seconds; current allocated memory: 1.012 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.12 seconds. CPU system time: 0 seconds. Elapsed time: 0.11 seconds; current allocated memory: 1.012 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'pu_kernel' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.16 seconds. CPU system time: 0 seconds. Elapsed time: 0.16 seconds; current allocated memory: 1.013 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.24 seconds. CPU system time: 0 seconds. Elapsed time: 0.24 seconds; current allocated memory: 1.013 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'pu_kernel_1_Pipeline_pu_save_stream_into_pu' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'pu_save_stream_into_pu'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'pu_save_stream_into_pu'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.24 seconds. CPU system time: 0 seconds. Elapsed time: 0.24 seconds; current allocated memory: 1.013 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 1.013 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'pu_kernel_1_Pipeline_init_au' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'init_au'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, loop 'init_au'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 1.014 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 1.014 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'pu_kernel_1_Pipeline_VITIS_LOOP_198_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_198_3'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'VITIS_LOOP_198_3'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 1.014 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 1.014 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'pu_kernel_1_Pipeline_VITIS_LOOP_191_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_191_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 17, loop 'VITIS_LOOP_191_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.09 seconds. CPU system time: 0 seconds. Elapsed time: 0.09 seconds; current allocated memory: 1.014 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.12 seconds. CPU system time: 0 seconds. Elapsed time: 0.12 seconds; current allocated memory: 1.014 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'pu_kernel_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.17 seconds. CPU system time: 0 seconds. Elapsed time: 0.17 seconds; current allocated memory: 1.014 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.25 seconds. CPU system time: 0 seconds. Elapsed time: 0.25 seconds; current allocated memory: 1.014 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'pu_kernel_2_Pipeline_pu_save_stream_into_pu' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'pu_save_stream_into_pu'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'pu_save_stream_into_pu'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.24 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.24 seconds; current allocated memory: 1.015 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 1.015 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'pu_kernel_2_Pipeline_init_au' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'init_au'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, loop 'init_au'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 1.015 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 1.015 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'pu_kernel_2_Pipeline_VITIS_LOOP_198_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_198_3'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'VITIS_LOOP_198_3'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 1.016 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 1.016 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'pu_kernel_2_Pipeline_VITIS_LOOP_191_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_191_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 17, loop 'VITIS_LOOP_191_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.09 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.1 seconds; current allocated memory: 1.016 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.12 seconds. CPU system time: 0 seconds. Elapsed time: 0.12 seconds; current allocated memory: 1.016 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'pu_kernel_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.16 seconds. CPU system time: 0 seconds. Elapsed time: 0.16 seconds; current allocated memory: 1.016 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.25 seconds. CPU system time: 0 seconds. Elapsed time: 0.24 seconds; current allocated memory: 1.016 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'pu_kernel_3_Pipeline_pu_save_stream_into_pu' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'pu_save_stream_into_pu'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'pu_save_stream_into_pu'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.25 seconds. CPU system time: 0 seconds. Elapsed time: 0.24 seconds; current allocated memory: 1.017 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 1.017 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'pu_kernel_3_Pipeline_init_au' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'init_au'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, loop 'init_au'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.06 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.07 seconds; current allocated memory: 1.017 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 1.017 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'pu_kernel_3_Pipeline_VITIS_LOOP_198_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_198_3'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'VITIS_LOOP_198_3'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.04 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.06 seconds; current allocated memory: 1.017 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 1.017 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'pu_kernel_3_Pipeline_VITIS_LOOP_191_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_191_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 17, loop 'VITIS_LOOP_191_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.09 seconds. CPU system time: 0 seconds. Elapsed time: 0.1 seconds; current allocated memory: 1.018 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.12 seconds. CPU system time: 0 seconds. Elapsed time: 0.13 seconds; current allocated memory: 1.018 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'pu_kernel_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.17 seconds. CPU system time: 0 seconds. Elapsed time: 0.17 seconds; current allocated memory: 1.018 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.26 seconds. CPU system time: 0 seconds. Elapsed time: 0.26 seconds; current allocated memory: 1.018 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dataflow_in_loop_row_loop' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.23 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.23 seconds; current allocated memory: 1.018 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.38 seconds. CPU system time: 0 seconds. Elapsed time: 0.39 seconds; current allocated memory: 1.018 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'spmm_hls' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.06 seconds. CPU system time: 0 seconds. Elapsed time: 1.06 seconds; current allocated memory: 1.019 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.38 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.39 seconds; current allocated memory: 1.019 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'set_tile_broadcast_Pipeline_init_seen' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'set_tile_broadcast_Pipeline_init_seen'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.07 seconds. CPU system time: 0 seconds. Elapsed time: 1.07 seconds; current allocated memory: 1.019 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'set_tile_broadcast_Pipeline_copy_tile_loop' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'set_tile_broadcast_Pipeline_copy_tile_loop' pipeline 'copy_tile_loop' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'set_tile_broadcast_Pipeline_copy_tile_loop'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 1.021 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'set_tile_broadcast' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'set_tile_broadcast'.
INFO: [RTMG 210-278] Implementing memory 'spmm_hls_set_tile_broadcast_pkt_v_value_RAM_AUTO_1R1W' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'spmm_hls_set_tile_broadcast_pkt_ref_RAM_AUTO_1R1W' using auto RAMs.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.42 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.43 seconds; current allocated memory: 1.024 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'pu_kernel_Pipeline_pu_save_stream_into_pu' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'pu_kernel_Pipeline_pu_save_stream_into_pu' pipeline 'pu_save_stream_into_pu' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'pu_kernel_Pipeline_pu_save_stream_into_pu'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.31 seconds. CPU system time: 0 seconds. Elapsed time: 0.32 seconds; current allocated memory: 1.026 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dfm_Pipeline_VITIS_LOOP_113_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'dfm_Pipeline_VITIS_LOOP_113_2' pipeline 'VITIS_LOOP_113_2' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'dfm_Pipeline_VITIS_LOOP_113_2/m_axi_gmem6_ARVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dfm_Pipeline_VITIS_LOOP_113_2/m_axi_gmem6_ARADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dfm_Pipeline_VITIS_LOOP_113_2/m_axi_gmem6_ARID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dfm_Pipeline_VITIS_LOOP_113_2/m_axi_gmem6_ARLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dfm_Pipeline_VITIS_LOOP_113_2/m_axi_gmem6_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dfm_Pipeline_VITIS_LOOP_113_2/m_axi_gmem6_ARBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dfm_Pipeline_VITIS_LOOP_113_2/m_axi_gmem6_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dfm_Pipeline_VITIS_LOOP_113_2/m_axi_gmem6_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dfm_Pipeline_VITIS_LOOP_113_2/m_axi_gmem6_ARPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dfm_Pipeline_VITIS_LOOP_113_2/m_axi_gmem6_ARQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dfm_Pipeline_VITIS_LOOP_113_2/m_axi_gmem6_ARREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dfm_Pipeline_VITIS_LOOP_113_2/m_axi_gmem6_ARUSER' to 0.
INFO: [RTGEN 206-100] Finished creating RTL model for 'dfm_Pipeline_VITIS_LOOP_113_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.12 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.12 seconds; current allocated memory: 1.027 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dfm' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'mul_32s_30ns_32_2_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'dfm'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.08 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.09 seconds; current allocated memory: 1.028 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'pu_kernel_Pipeline_init_au' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'pu_kernel_Pipeline_init_au'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.12 seconds. CPU system time: 0 seconds. Elapsed time: 0.12 seconds; current allocated memory: 1.029 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'pu_comp_Pipeline_VITIS_LOOP_129_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'pu_comp_Pipeline_VITIS_LOOP_129_1' pipeline 'VITIS_LOOP_129_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'pu_comp_Pipeline_VITIS_LOOP_129_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 1.030 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'pu_comp' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'mul_mul_16s_16s_16_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'pu_comp'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.11 seconds. CPU system time: 0 seconds. Elapsed time: 0.11 seconds; current allocated memory: 1.030 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'pu_kernel_Pipeline_VITIS_LOOP_198_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'pu_kernel_Pipeline_VITIS_LOOP_198_3' pipeline 'VITIS_LOOP_198_3' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'pu_kernel_Pipeline_VITIS_LOOP_198_3'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 1.031 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'pu_kernel_Pipeline_VITIS_LOOP_191_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'pu_kernel_Pipeline_VITIS_LOOP_191_2' pipeline 'VITIS_LOOP_191_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_7_full_dsp_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'pu_kernel_Pipeline_VITIS_LOOP_191_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.07 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.08 seconds; current allocated memory: 1.032 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'pu_kernel' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'pu_kernel'.
INFO: [RTMG 210-278] Implementing memory 'spmm_hls_pu_kernel_Dbuf_RAM_2P_BRAM_1R1W' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'spmm_hls_pu_kernel_tile_value_RAM_AUTO_1R1W' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'spmm_hls_pu_kernel_tile_ref_RAM_AUTO_1R1W' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'spmm_hls_pu_kernel_p_v_value_RAM_AUTO_1R1W' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'spmm_hls_pu_kernel_p_ref_RAM_AUTO_1R1W' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'spmm_hls_pu_kernel_resA_RAM_AUTO_1R1W' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'spmm_hls_pu_kernel_AU0_RAM_AUTO_1R1W' using auto RAMs.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.26 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.27 seconds; current allocated memory: 1.034 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'pu_kernel_1_Pipeline_pu_save_stream_into_pu' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'pu_kernel_1_Pipeline_pu_save_stream_into_pu' pipeline 'pu_save_stream_into_pu' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'pu_kernel_1_Pipeline_pu_save_stream_into_pu'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.58 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.58 seconds; current allocated memory: 1.036 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'pu_kernel_1_Pipeline_init_au' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'pu_kernel_1_Pipeline_init_au'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 1.037 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'pu_kernel_1_Pipeline_VITIS_LOOP_198_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'pu_kernel_1_Pipeline_VITIS_LOOP_198_3' pipeline 'VITIS_LOOP_198_3' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'pu_kernel_1_Pipeline_VITIS_LOOP_198_3'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 1.037 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'pu_kernel_1_Pipeline_VITIS_LOOP_191_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'pu_kernel_1_Pipeline_VITIS_LOOP_191_2' pipeline 'VITIS_LOOP_191_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_7_full_dsp_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'pu_kernel_1_Pipeline_VITIS_LOOP_191_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.08 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.08 seconds; current allocated memory: 1.038 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'pu_kernel_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'pu_kernel_1'.
INFO: [RTMG 210-278] Implementing memory 'spmm_hls_pu_kernel_1_tile_ref_RAM_AUTO_1R1W' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'spmm_hls_pu_kernel_1_resA_RAM_AUTO_1R1W' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'spmm_hls_pu_kernel_1_AU0_RAM_AUTO_1R1W' using auto RAMs.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.24 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.25 seconds; current allocated memory: 1.040 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'pu_kernel_2_Pipeline_pu_save_stream_into_pu' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'pu_kernel_2_Pipeline_pu_save_stream_into_pu' pipeline 'pu_save_stream_into_pu' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'pu_kernel_2_Pipeline_pu_save_stream_into_pu'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.58 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.59 seconds; current allocated memory: 1.042 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'pu_kernel_2_Pipeline_init_au' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'pu_kernel_2_Pipeline_init_au'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.09 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 1.043 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'pu_kernel_2_Pipeline_VITIS_LOOP_198_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'pu_kernel_2_Pipeline_VITIS_LOOP_198_3' pipeline 'VITIS_LOOP_198_3' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'pu_kernel_2_Pipeline_VITIS_LOOP_198_3'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 1.044 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'pu_kernel_2_Pipeline_VITIS_LOOP_191_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'pu_kernel_2_Pipeline_VITIS_LOOP_191_2' pipeline 'VITIS_LOOP_191_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_7_full_dsp_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'pu_kernel_2_Pipeline_VITIS_LOOP_191_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.09 seconds. CPU system time: 0 seconds. Elapsed time: 0.09 seconds; current allocated memory: 1.045 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'pu_kernel_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'pu_kernel_2'.
INFO: [RTMG 210-278] Implementing memory 'spmm_hls_pu_kernel_2_tile_ref_RAM_AUTO_1R1W' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'spmm_hls_pu_kernel_2_resA_RAM_AUTO_1R1W' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'spmm_hls_pu_kernel_2_AU0_RAM_AUTO_1R1W' using auto RAMs.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.23 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.25 seconds; current allocated memory: 1.047 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'pu_kernel_3_Pipeline_pu_save_stream_into_pu' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'pu_kernel_3_Pipeline_pu_save_stream_into_pu' pipeline 'pu_save_stream_into_pu' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'pu_kernel_3_Pipeline_pu_save_stream_into_pu'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.59 seconds. CPU system time: 0 seconds. Elapsed time: 0.59 seconds; current allocated memory: 1.049 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'pu_kernel_3_Pipeline_init_au' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'pu_kernel_3_Pipeline_init_au'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.08 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.08 seconds; current allocated memory: 1.050 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'pu_kernel_3_Pipeline_VITIS_LOOP_198_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'pu_kernel_3_Pipeline_VITIS_LOOP_198_3' pipeline 'VITIS_LOOP_198_3' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'pu_kernel_3_Pipeline_VITIS_LOOP_198_3'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 1.050 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'pu_kernel_3_Pipeline_VITIS_LOOP_191_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'pu_kernel_3_Pipeline_VITIS_LOOP_191_2' pipeline 'VITIS_LOOP_191_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_7_full_dsp_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'pu_kernel_3_Pipeline_VITIS_LOOP_191_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.08 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.09 seconds; current allocated memory: 1.051 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'pu_kernel_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'pu_kernel_3'.
INFO: [RTMG 210-278] Implementing memory 'spmm_hls_pu_kernel_3_tile_ref_RAM_AUTO_1R1W' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'spmm_hls_pu_kernel_3_resA_RAM_AUTO_1R1W' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'spmm_hls_pu_kernel_3_AU0_RAM_AUTO_1R1W' using auto RAMs.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.25 seconds. CPU system time: 0 seconds. Elapsed time: 0.25 seconds; current allocated memory: 1.053 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dataflow_in_loop_row_loop' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_row_loop/m_axi_gmem1_AWVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_row_loop/m_axi_gmem1_AWADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_row_loop/m_axi_gmem1_AWID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_row_loop/m_axi_gmem1_AWLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_row_loop/m_axi_gmem1_AWSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_row_loop/m_axi_gmem1_AWBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_row_loop/m_axi_gmem1_AWLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_row_loop/m_axi_gmem1_AWCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_row_loop/m_axi_gmem1_AWPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_row_loop/m_axi_gmem1_AWQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_row_loop/m_axi_gmem1_AWREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_row_loop/m_axi_gmem1_AWUSER' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_row_loop/m_axi_gmem1_WVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_row_loop/m_axi_gmem1_WDATA' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_row_loop/m_axi_gmem1_WSTRB' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_row_loop/m_axi_gmem1_WLAST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_row_loop/m_axi_gmem1_WID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_row_loop/m_axi_gmem1_WUSER' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_row_loop/m_axi_gmem1_BREADY' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_row_loop/m_axi_gmem2_AWVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_row_loop/m_axi_gmem2_AWADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_row_loop/m_axi_gmem2_AWID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_row_loop/m_axi_gmem2_AWLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_row_loop/m_axi_gmem2_AWSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_row_loop/m_axi_gmem2_AWBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_row_loop/m_axi_gmem2_AWLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_row_loop/m_axi_gmem2_AWCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_row_loop/m_axi_gmem2_AWPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_row_loop/m_axi_gmem2_AWQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_row_loop/m_axi_gmem2_AWREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_row_loop/m_axi_gmem2_AWUSER' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_row_loop/m_axi_gmem2_WVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_row_loop/m_axi_gmem2_WDATA' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_row_loop/m_axi_gmem2_WSTRB' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_row_loop/m_axi_gmem2_WLAST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_row_loop/m_axi_gmem2_WID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_row_loop/m_axi_gmem2_WUSER' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_row_loop/m_axi_gmem2_BREADY' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_row_loop/m_axi_gmem3_AWVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_row_loop/m_axi_gmem3_AWADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_row_loop/m_axi_gmem3_AWID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_row_loop/m_axi_gmem3_AWLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_row_loop/m_axi_gmem3_AWSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_row_loop/m_axi_gmem3_AWBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_row_loop/m_axi_gmem3_AWLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_row_loop/m_axi_gmem3_AWCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_row_loop/m_axi_gmem3_AWPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_row_loop/m_axi_gmem3_AWQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_row_loop/m_axi_gmem3_AWREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_row_loop/m_axi_gmem3_AWUSER' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_row_loop/m_axi_gmem3_WVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_row_loop/m_axi_gmem3_WDATA' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_row_loop/m_axi_gmem3_WSTRB' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_row_loop/m_axi_gmem3_WLAST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_row_loop/m_axi_gmem3_WID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_row_loop/m_axi_gmem3_WUSER' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_row_loop/m_axi_gmem3_BREADY' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_row_loop/m_axi_gmem4_AWVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_row_loop/m_axi_gmem4_AWADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_row_loop/m_axi_gmem4_AWID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_row_loop/m_axi_gmem4_AWLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_row_loop/m_axi_gmem4_AWSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_row_loop/m_axi_gmem4_AWBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_row_loop/m_axi_gmem4_AWLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_row_loop/m_axi_gmem4_AWCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_row_loop/m_axi_gmem4_AWPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_row_loop/m_axi_gmem4_AWQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_row_loop/m_axi_gmem4_AWREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_row_loop/m_axi_gmem4_AWUSER' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_row_loop/m_axi_gmem4_WVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_row_loop/m_axi_gmem4_WDATA' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_row_loop/m_axi_gmem4_WSTRB' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_row_loop/m_axi_gmem4_WLAST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_row_loop/m_axi_gmem4_WID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_row_loop/m_axi_gmem4_WUSER' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_row_loop/m_axi_gmem4_BREADY' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_row_loop/m_axi_gmem5_AWVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_row_loop/m_axi_gmem5_AWADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_row_loop/m_axi_gmem5_AWID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_row_loop/m_axi_gmem5_AWLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_row_loop/m_axi_gmem5_AWSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_row_loop/m_axi_gmem5_AWBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_row_loop/m_axi_gmem5_AWLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_row_loop/m_axi_gmem5_AWCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_row_loop/m_axi_gmem5_AWPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_row_loop/m_axi_gmem5_AWQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_row_loop/m_axi_gmem5_AWREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_row_loop/m_axi_gmem5_AWUSER' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_row_loop/m_axi_gmem5_WVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_row_loop/m_axi_gmem5_WDATA' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_row_loop/m_axi_gmem5_WSTRB' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_row_loop/m_axi_gmem5_WLAST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_row_loop/m_axi_gmem5_WID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_row_loop/m_axi_gmem5_WUSER' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_row_loop/m_axi_gmem5_BREADY' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_row_loop/m_axi_gmem6_AWVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_row_loop/m_axi_gmem6_AWADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_row_loop/m_axi_gmem6_AWID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_row_loop/m_axi_gmem6_AWLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_row_loop/m_axi_gmem6_AWSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_row_loop/m_axi_gmem6_AWBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_row_loop/m_axi_gmem6_AWLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_row_loop/m_axi_gmem6_AWCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_row_loop/m_axi_gmem6_AWPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_row_loop/m_axi_gmem6_AWQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_row_loop/m_axi_gmem6_AWREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_row_loop/m_axi_gmem6_AWUSER' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_row_loop/m_axi_gmem6_WVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_row_loop/m_axi_gmem6_WDATA' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_row_loop/m_axi_gmem6_WSTRB' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_row_loop/m_axi_gmem6_WLAST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_row_loop/m_axi_gmem6_WID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_row_loop/m_axi_gmem6_WUSER' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_row_loop/m_axi_gmem6_BREADY' to 0.
INFO: [RTGEN 206-100] Finished creating RTL model for 'dataflow_in_loop_row_loop'.
INFO: [RTMG 210-285] Implementing FIFO 's_01_U(spmm_hls_fifo_w388_d16_A)' using Vivado Default RAMs.
INFO: [RTMG 210-285] Implementing FIFO 's_12_U(spmm_hls_fifo_w388_d16_A)' using Vivado Default RAMs.
INFO: [RTMG 210-285] Implementing FIFO 's_23_U(spmm_hls_fifo_w388_d16_A)' using Vivado Default RAMs.
INFO: [RTMG 210-285] Implementing FIFO 's_34_U(spmm_hls_fifo_w388_d16_A)' using Vivado Default RAMs.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.17 seconds. CPU system time: 0.04 seconds. Elapsed time: 1.22 seconds; current allocated memory: 1.058 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'spmm_hls' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'spmm_hls/gmem0' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'spmm_hls/gmem1' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'spmm_hls/gmem2' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'spmm_hls/gmem3' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'spmm_hls/gmem4' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'spmm_hls/gmem5' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'spmm_hls/gmem6' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'spmm_hls/gmem7' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'spmm_hls/N' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'spmm_hls/M' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'spmm_hls/K' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'spmm_hls/nnz' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'spmm_hls/row_ptr' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'spmm_hls/col_idx' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'spmm_hls/a_val' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'spmm_hls/B1' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'spmm_hls/B2' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'spmm_hls/B3' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'spmm_hls/B4' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'spmm_hls/C' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'spmm_hls' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'N', 'M', 'K', 'nnz', 'row_ptr', 'col_idx', 'a_val', 'B1', 'B2', 'B3', 'B4', 'C' and 'return' to AXI-Lite port control.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem0_AWVALID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem0_AWVALID' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem0_AWREADY' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem0_AWADDR' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem0_AWADDR' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem0_AWID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem0_AWID' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem0_AWLEN' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem0_AWLEN' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem0_AWSIZE' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem0_AWSIZE' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem0_AWBURST' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem0_AWBURST' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem0_AWLOCK' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem0_AWLOCK' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem0_AWCACHE' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem0_AWCACHE' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem0_AWPROT' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem0_AWPROT' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem0_AWQOS' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem0_AWQOS' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem0_AWREGION' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem0_AWREGION' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem0_AWUSER' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem0_AWUSER' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem0_WVALID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem0_WVALID' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem0_WREADY' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem0_WDATA' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem0_WDATA' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem0_WSTRB' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem0_WSTRB' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem0_WLAST' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem0_WLAST' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem0_WID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem0_WID' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem0_WUSER' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem0_WUSER' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem0_ARVALID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem0_ARVALID' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem0_ARREADY' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem0_ARADDR' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem0_ARADDR' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem0_ARID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem0_ARID' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem0_ARLEN' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem0_ARLEN' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem0_ARSIZE' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem0_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem0_ARBURST' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem0_ARBURST' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem0_ARLOCK' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem0_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem0_ARCACHE' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem0_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem0_ARPROT' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem0_ARPROT' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem0_ARQOS' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem0_ARQOS' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem0_ARREGION' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem0_ARREGION' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem0_ARUSER' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem0_ARUSER' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem0_RVALID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem0_RREADY' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem0_RREADY' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem0_RDATA' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem0_RLAST' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem0_RID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem0_RUSER' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem0_RRESP' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem0_BVALID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem0_BREADY' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem0_BREADY' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem0_BRESP' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem0_BID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem0_BUSER' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem7_AWVALID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem7_AWVALID' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem7_AWREADY' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem7_AWADDR' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem7_AWADDR' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem7_AWID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem7_AWID' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem7_AWLEN' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem7_AWLEN' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem7_AWSIZE' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem7_AWSIZE' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem7_AWBURST' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem7_AWBURST' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem7_AWLOCK' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem7_AWLOCK' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem7_AWCACHE' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem7_AWCACHE' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem7_AWPROT' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem7_AWPROT' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem7_AWQOS' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem7_AWQOS' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem7_AWREGION' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem7_AWREGION' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem7_AWUSER' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem7_AWUSER' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem7_WVALID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem7_WVALID' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem7_WREADY' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem7_WDATA' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem7_WDATA' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem7_WSTRB' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem7_WSTRB' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem7_WLAST' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem7_WLAST' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem7_WID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem7_WID' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem7_WUSER' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem7_WUSER' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem7_ARVALID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem7_ARVALID' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem7_ARREADY' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem7_ARADDR' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem7_ARADDR' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem7_ARID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem7_ARID' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem7_ARLEN' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem7_ARLEN' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem7_ARSIZE' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2 (64-bit)
Tool Version Limit: 2019.12
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 4ns.
INFO: [HLS 200-1611] Setting target device to 'xcu280-fsvh2892-2L-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_latency=0
INFO: [HLS 200-1464] Running solution command: config_export -format=xo
INFO: [HLS 200-1464] Running solution command: config_export -output=build_fpga/spmm_hls.xo
INFO: [HLS 200-1510] Running: set_part xcu280-fsvh2892-2L-e 
INFO: [HLS 200-1510] Running: create_clock -period 4.0 -name default 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.01 seconds. CPU system time: 0.02 seconds. Elapsed time: 10.04 seconds; current allocated memory: 735.785 MB.
INFO: [HLS 200-10] Analyzing design file 'src/spmm_device_fpga.cpp' ... 
WARNING: [HLS 207-5558] Only for-loops and functions support the dataflow (src/spmm_device_fpga.cpp:177:9)
WARNING: [HLS 214-104] Only for-loops and functions support the dataflow (src/spmm_device_fpga.cpp:177:9)
WARNING: [HLS 214-109] As the loop counter is not increased by 1, the compiler may not successfully process the dataflow loop (src/spmm_device_fpga.cpp:256:29)
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body (src/spmm_device_fpga.cpp:258:46)
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body (src/spmm_device_fpga.cpp:259:19)
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body (src/spmm_device_fpga.cpp:259:29)
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body (src/spmm_device_fpga.cpp:260:19)
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body (src/spmm_device_fpga.cpp:260:29)
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body (src/spmm_device_fpga.cpp:261:19)
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body (src/spmm_device_fpga.cpp:261:29)
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body (src/spmm_device_fpga.cpp:262:19)
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body (src/spmm_device_fpga.cpp:262:29)
WARNING: [HLS 200-471] Dataflow form checks found 11 issue(s) in file src/spmm_device_fpga.cpp
WARNING: [HLS 207-5292] unused parameter 'row_ptr' (src/spmm_device_fpga.cpp:27:20)
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 3.68 seconds. CPU system time: 0.54 seconds. Elapsed time: 4.26 seconds; current allocated memory: 736.219 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-291] Loop 'VITIS_LOOP_113_2' is marked as complete unroll implied by the pipeline pragma (src/spmm_device_fpga.cpp:113:31)
INFO: [HLS 214-291] Loop 'compare_all' is marked as complete unroll implied by the pipeline pragma (src/spmm_device_fpga.cpp:69:13)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_94_1' (src/spmm_device_fpga.cpp:94:22) in function 'set_tile_broadcast' completely with a factor of 4 (src/spmm_device_fpga.cpp:33:0)
INFO: [HLS 214-186] Unrolling loop 'compare_all' (src/spmm_device_fpga.cpp:69:13) in function 'set_tile_broadcast' completely with a factor of 4 (src/spmm_device_fpga.cpp:33:0)
INFO: [HLS 214-248] Applying array_partition to 'seen_y': Complete partitioning on dimension 1. (src/spmm_device_fpga.cpp:38:10)
INFO: [HLS 214-248] Applying array_partition to 'seen_v': Complete partitioning on dimension 1. (src/spmm_device_fpga.cpp:39:10)
INFO: [HLS 214-248] Applying array_partition to 's': Complete partitioning on dimension 1. (src/spmm_device_fpga.cpp:250:23)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 's_0' with compact=bit mode in 388-bits (src/spmm_device_fpga.cpp:250:23)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 's_1' with compact=bit mode in 388-bits (src/spmm_device_fpga.cpp:250:23)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 's_2' with compact=bit mode in 388-bits (src/spmm_device_fpga.cpp:250:23)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 's_3' with compact=bit mode in 388-bits (src/spmm_device_fpga.cpp:250:23)
INFO: [HLS 214-115] Multiple burst reads of variable length and bit width 32 in loop 'VITIS_LOOP_113_2'(src/spmm_device_fpga.cpp:113:31) has been inferred on bundle 'gmem6'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (src/spmm_device_fpga.cpp:113:31)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 4.02 seconds. CPU system time: 0.68 seconds. Elapsed time: 4.7 seconds; current allocated memory: 736.695 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 736.695 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.12 seconds. CPU system time: 0 seconds. Elapsed time: 0.12 seconds; current allocated memory: 738.227 MB.
INFO: [HLS 200-10] Checking synthesizability ...
WARNING: [SYNCHK 200-77] The top function 'spmm_hls' (src/spmm_device_fpga.cpp:209) has no outputs. Possible cause(s) are: (1) Output parameters are passed by value; (2) intended outputs (parameters or global variables) are never written; (3) there are infinite loops.
INFO: [SYNCHK 200-10] 0 error(s), 1 warning(s).
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.12 seconds. CPU system time: 0 seconds. Elapsed time: 0.12 seconds; current allocated memory: 739.477 MB.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'VITIS_LOOP_110_1' (src/spmm_device_fpga.cpp:110) in function 'dfm' for pipelining.
WARNING: [HLS 200-936] Cannot unroll loop 'VITIS_LOOP_113_2' (src/spmm_device_fpga.cpp:113) in function 'dfm': cannot completely unroll a loop with a variable trip count.
INFO: [XFORM 203-721] Extract dataflow region from loop row_loop (src/spmm_device_fpga.cpp:258)  of function 'spmm_hls'.
WARNING: [XFORM 203-713] Disabling dataflow-in-loop for loop row_loop at src/spmm_device_fpga.cpp:258 in function 'spmm_hls': cannot recognize loop index variable. The generated RTL may not be functionally correct. Please convert it into a for loop with a fixed iteration count.
INFO: [XFORM 203-712] Applying dataflow to function 'dataflow_in_loop_row_loop' (src/spmm_device_fpga.cpp:251:9), detected/extracted 5 process function(s): 
	 'set_tile_broadcast'
	 'pu_kernel'
	 'pu_kernel.1'
	 'pu_kernel.2'
	 'pu_kernel.3'.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (src/spmm_device_fpga.cpp:82:30) to (src/spmm_device_fpga.cpp:85:13) in function 'set_tile_broadcast'... converting 5 basic blocks.
INFO: [XFORM 203-11] Balancing expressions in function 'set_tile_broadcast' (src/spmm_device_fpga.cpp:38:13)...3 expression(s) balanced.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.36 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.38 seconds; current allocated memory: 763.812 MB.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_175_1' (src/spmm_device_fpga.cpp:175:31) in function 'pu_kernel.3' more than one sub loop.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_175_1' (src/spmm_device_fpga.cpp:175:31) in function 'pu_kernel.2' more than one sub loop.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_175_1' (src/spmm_device_fpga.cpp:175:31) in function 'pu_kernel.1' more than one sub loop.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_175_1' (src/spmm_device_fpga.cpp:175:31) in function 'pu_kernel' more than one sub loop.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_110_1' (src/spmm_device_fpga.cpp:110:28) in function 'dfm' the outer loop is not a perfect loop because there is nontrivial logic before entering the inner loop.
INFO: [HLS 200-472] Inferring partial write operation for 'pkt.v.value' (src/spmm_device_fpga.cpp:90:18)
INFO: [HLS 200-472] Inferring partial write operation for 'pkt.ref' (src/spmm_device_fpga.cpp:91:20)
INFO: [HLS 200-472] Inferring partial write operation for 'p.v.value' (src/spmm_device_fpga.cpp:151:20)
INFO: [HLS 200-472] Inferring partial write operation for 'tile.value' (src/spmm_device_fpga.cpp:156:10)
INFO: [HLS 200-472] Inferring partial write operation for 'tile_ref' (src/spmm_device_fpga.cpp:157:21)
INFO: [HLS 200-472] Inferring partial write operation for 'AU0' (src/spmm_device_fpga.cpp:170:9)
INFO: [HLS 200-472] Inferring partial write operation for 'AU0' (src/spmm_device_fpga.cpp:193:9)
INFO: [HLS 200-472] Inferring partial write operation for 'AU0' (src/spmm_device_fpga.cpp:200:9)
INFO: [HLS 200-472] Inferring partial write operation for 'p.v.value' (src/spmm_device_fpga.cpp:151:20)
INFO: [HLS 200-472] Inferring partial write operation for 'tile.value' (src/spmm_device_fpga.cpp:156:10)
INFO: [HLS 200-472] Inferring partial write operation for 'tile_ref' (src/spmm_device_fpga.cpp:157:21)
INFO: [HLS 200-472] Inferring partial write operation for 'AU0' (src/spmm_device_fpga.cpp:170:9)
INFO: [HLS 200-472] Inferring partial write operation for 'AU0' (src/spmm_device_fpga.cpp:193:9)
INFO: [HLS 200-472] Inferring partial write operation for 'AU0' (src/spmm_device_fpga.cpp:200:9)
INFO: [HLS 200-472] Inferring partial write operation for 'p.v.value' (src/spmm_device_fpga.cpp:151:20)
INFO: [HLS 200-472] Inferring partial write operation for 'tile.value' (src/spmm_device_fpga.cpp:156:10)
INFO: [HLS 200-472] Inferring partial write operation for 'tile_ref' (src/spmm_device_fpga.cpp:157:21)
INFO: [HLS 200-472] Inferring partial write operation for 'AU0' (src/spmm_device_fpga.cpp:170:9)
INFO: [HLS 200-472] Inferring partial write operation for 'AU0' (src/spmm_device_fpga.cpp:193:9)
INFO: [HLS 200-472] Inferring partial write operation for 'AU0' (src/spmm_device_fpga.cpp:200:9)
INFO: [HLS 200-472] Inferring partial write operation for 'p.v.value' (src/spmm_device_fpga.cpp:151:20)
INFO: [HLS 200-472] Inferring partial write operation for 'tile.value' (src/spmm_device_fpga.cpp:156:10)
INFO: [HLS 200-472] Inferring partial write operation for 'tile_ref' (src/spmm_device_fpga.cpp:157:21)
INFO: [HLS 200-472] Inferring partial write operation for 'AU0' (src/spmm_device_fpga.cpp:170:9)
INFO: [HLS 200-472] Inferring partial write operation for 'AU0' (src/spmm_device_fpga.cpp:193:9)
INFO: [HLS 200-472] Inferring partial write operation for 'AU0' (src/spmm_device_fpga.cpp:200:9)
INFO: [HLS 200-472] Inferring partial write operation for 'res' (src/spmm_device_fpga.cpp:131:9)
INFO: [HLS 200-472] Inferring partial write operation for 'Dbuf' (src/spmm_device_fpga.cpp:115:17)
WARNING: [HLS 200-1449] Process pu_kernel has both a predecessor and reads an input from its caller (see the GUI dataflow viewer). This may lead to lower throughput. Consider copying this input via a predecessor process.
WARNING: [HLS 200-1449] Process pu_kernel.1 has both a predecessor and reads an input from its caller (see the GUI dataflow viewer). This may lead to lower throughput. Consider copying this input via a predecessor process.
WARNING: [HLS 200-1449] Process pu_kernel.2 has both a predecessor and reads an input from its caller (see the GUI dataflow viewer). This may lead to lower throughput. Consider copying this input via a predecessor process.
WARNING: [HLS 200-1449] Process pu_kernel.3 has both a predecessor and reads an input from its caller (see the GUI dataflow viewer). This may lead to lower throughput. Consider copying this input via a predecessor process.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.27 seconds. CPU system time: 0.1 seconds. Elapsed time: 0.37 seconds; current allocated memory: 1.003 GB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'spmm_hls' ...
WARNING: [SYN 201-103] Legalizing function name 'pu_kernel.1_Pipeline_pu_save_stream_into_pu' to 'pu_kernel_1_Pipeline_pu_save_stream_into_pu'.
WARNING: [SYN 201-103] Legalizing function name 'pu_kernel.1_Pipeline_init_au' to 'pu_kernel_1_Pipeline_init_au'.
WARNING: [SYN 201-103] Legalizing function name 'pu_kernel.1_Pipeline_VITIS_LOOP_198_3' to 'pu_kernel_1_Pipeline_VITIS_LOOP_198_3'.
WARNING: [SYN 201-103] Legalizing function name 'pu_kernel.1_Pipeline_VITIS_LOOP_191_2' to 'pu_kernel_1_Pipeline_VITIS_LOOP_191_2'.
WARNING: [SYN 201-103] Legalizing function name 'pu_kernel.1' to 'pu_kernel_1'.
WARNING: [SYN 201-103] Legalizing function name 'pu_kernel.2_Pipeline_pu_save_stream_into_pu' to 'pu_kernel_2_Pipeline_pu_save_stream_into_pu'.
WARNING: [SYN 201-103] Legalizing function name 'pu_kernel.2_Pipeline_init_au' to 'pu_kernel_2_Pipeline_init_au'.
WARNING: [SYN 201-103] Legalizing function name 'pu_kernel.2_Pipeline_VITIS_LOOP_198_3' to 'pu_kernel_2_Pipeline_VITIS_LOOP_198_3'.
WARNING: [SYN 201-103] Legalizing function name 'pu_kernel.2_Pipeline_VITIS_LOOP_191_2' to 'pu_kernel_2_Pipeline_VITIS_LOOP_191_2'.
WARNING: [SYN 201-103] Legalizing function name 'pu_kernel.2' to 'pu_kernel_2'.
WARNING: [SYN 201-103] Legalizing function name 'pu_kernel.3_Pipeline_pu_save_stream_into_pu' to 'pu_kernel_3_Pipeline_pu_save_stream_into_pu'.
WARNING: [SYN 201-103] Legalizing function name 'pu_kernel.3_Pipeline_init_au' to 'pu_kernel_3_Pipeline_init_au'.
WARNING: [SYN 201-103] Legalizing function name 'pu_kernel.3_Pipeline_VITIS_LOOP_198_3' to 'pu_kernel_3_Pipeline_VITIS_LOOP_198_3'.
WARNING: [SYN 201-103] Legalizing function name 'pu_kernel.3_Pipeline_VITIS_LOOP_191_2' to 'pu_kernel_3_Pipeline_VITIS_LOOP_191_2'.
WARNING: [SYN 201-103] Legalizing function name 'pu_kernel.3' to 'pu_kernel_3'.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'set_tile_broadcast_Pipeline_init_seen' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'init_seen'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, loop 'init_seen'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.08 seconds. CPU system time: 0.04 seconds. Elapsed time: 0.12 seconds; current allocated memory: 1.005 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 1.005 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'set_tile_broadcast_Pipeline_copy_tile_loop' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'copy_tile_loop'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 10, loop 'copy_tile_loop'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.11 seconds. CPU system time: 0 seconds. Elapsed time: 0.11 seconds; current allocated memory: 1.006 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.11 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.11 seconds; current allocated memory: 1.006 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'set_tile_broadcast' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.19 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.19 seconds; current allocated memory: 1.006 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.14 seconds. CPU system time: 0 seconds. Elapsed time: 0.15 seconds; current allocated memory: 1.006 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'pu_kernel_Pipeline_pu_save_stream_into_pu' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'pu_save_stream_into_pu'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'pu_save_stream_into_pu'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.21 seconds. CPU system time: 0 seconds. Elapsed time: 0.21 seconds; current allocated memory: 1.006 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 1.006 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dfm_Pipeline_VITIS_LOOP_113_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [SCHED 204-65] Unable to satisfy pipeline directive for function 'dfm_Pipeline_VITIS_LOOP_113_2': contains subloop(s) that are not unrolled.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_113_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'VITIS_LOOP_113_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 1.007 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 1.007 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dfm' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [SCHED 204-67] Unable to satisfy pipeline directive for loop 'VITIS_LOOP_110_1': contains subfunction 'dfm_Pipeline_VITIS_LOOP_113_2' which is not pipelined.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 1.007 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.09 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.09 seconds; current allocated memory: 1.007 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'pu_kernel_Pipeline_init_au' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'init_au'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, loop 'init_au'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 1.008 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 1.008 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'pu_comp_Pipeline_VITIS_LOOP_129_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_129_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 7, loop 'VITIS_LOOP_129_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 1.008 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.06 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.05 seconds; current allocated memory: 1.008 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'pu_comp' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=mul) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 1.008 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 1.008 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'pu_kernel_Pipeline_VITIS_LOOP_198_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_198_3'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'VITIS_LOOP_198_3'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 1.008 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 1.008 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'pu_kernel_Pipeline_VITIS_LOOP_191_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_191_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 17, loop 'VITIS_LOOP_191_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.09 seconds; current allocated memory: 1.008 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.12 seconds. CPU system time: 0 seconds. Elapsed time: 0.11 seconds; current allocated memory: 1.008 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'pu_kernel' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.16 seconds. CPU system time: 0 seconds. Elapsed time: 0.16 seconds; current allocated memory: 1.009 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.24 seconds. CPU system time: 0 seconds. Elapsed time: 0.23 seconds; current allocated memory: 1.009 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'pu_kernel_1_Pipeline_pu_save_stream_into_pu' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'pu_save_stream_into_pu'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'pu_save_stream_into_pu'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.23 seconds. CPU system time: 0 seconds. Elapsed time: 0.23 seconds; current allocated memory: 1.010 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.05 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.05 seconds; current allocated memory: 1.010 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'pu_kernel_1_Pipeline_init_au' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'init_au'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, loop 'init_au'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 1.010 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 1.010 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'pu_kernel_1_Pipeline_VITIS_LOOP_198_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_198_3'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'VITIS_LOOP_198_3'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 1.010 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 1.010 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'pu_kernel_1_Pipeline_VITIS_LOOP_191_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_191_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 17, loop 'VITIS_LOOP_191_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.1 seconds. CPU system time: 0 seconds. Elapsed time: 0.09 seconds; current allocated memory: 1.010 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.11 seconds. CPU system time: 0 seconds. Elapsed time: 0.12 seconds; current allocated memory: 1.010 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'pu_kernel_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.15 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.16 seconds; current allocated memory: 1.011 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.24 seconds. CPU system time: 0 seconds. Elapsed time: 0.24 seconds; current allocated memory: 1.011 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'pu_kernel_2_Pipeline_pu_save_stream_into_pu' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'pu_save_stream_into_pu'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'pu_save_stream_into_pu'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.23 seconds. CPU system time: 0 seconds. Elapsed time: 0.24 seconds; current allocated memory: 1.012 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.04 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.06 seconds; current allocated memory: 1.012 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'pu_kernel_2_Pipeline_init_au' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'init_au'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, loop 'init_au'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 1.012 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 1.012 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'pu_kernel_2_Pipeline_VITIS_LOOP_198_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_198_3'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'VITIS_LOOP_198_3'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 1.012 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.03 seconds; current allocated memory: 1.012 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'pu_kernel_2_Pipeline_VITIS_LOOP_191_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_191_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 17, loop 'VITIS_LOOP_191_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.09 seconds. CPU system time: 0 seconds. Elapsed time: 0.09 seconds; current allocated memory: 1.012 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.11 seconds. CPU system time: 0 seconds. Elapsed time: 0.12 seconds; current allocated memory: 1.012 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'pu_kernel_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.16 seconds. CPU system time: 0 seconds. Elapsed time: 0.16 seconds; current allocated memory: 1.013 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.24 seconds. CPU system time: 0 seconds. Elapsed time: 0.24 seconds; current allocated memory: 1.013 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'pu_kernel_3_Pipeline_pu_save_stream_into_pu' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'pu_save_stream_into_pu'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'pu_save_stream_into_pu'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.24 seconds. CPU system time: 0 seconds. Elapsed time: 0.24 seconds; current allocated memory: 1.013 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 1.013 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'pu_kernel_3_Pipeline_init_au' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'init_au'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, loop 'init_au'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 1.014 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 1.014 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'pu_kernel_3_Pipeline_VITIS_LOOP_198_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_198_3'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'VITIS_LOOP_198_3'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 1.014 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 1.014 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'pu_kernel_3_Pipeline_VITIS_LOOP_191_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_191_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 17, loop 'VITIS_LOOP_191_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.1 seconds. CPU system time: 0 seconds. Elapsed time: 0.1 seconds; current allocated memory: 1.014 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.12 seconds. CPU system time: 0 seconds. Elapsed time: 0.12 seconds; current allocated memory: 1.014 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'pu_kernel_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.16 seconds. CPU system time: 0 seconds. Elapsed time: 0.16 seconds; current allocated memory: 1.014 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.24 seconds. CPU system time: 0 seconds. Elapsed time: 0.24 seconds; current allocated memory: 1.014 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dataflow_in_loop_row_loop' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.24 seconds. CPU system time: 0 seconds. Elapsed time: 0.24 seconds; current allocated memory: 1.015 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.37 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.38 seconds; current allocated memory: 1.015 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'spmm_hls' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.06 seconds. CPU system time: 0.01 seconds. Elapsed time: 1.07 seconds; current allocated memory: 1.016 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.39 seconds. CPU system time: 0 seconds. Elapsed time: 0.39 seconds; current allocated memory: 1.016 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'set_tile_broadcast_Pipeline_init_seen' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'set_tile_broadcast_Pipeline_init_seen'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.07 seconds. CPU system time: 0 seconds. Elapsed time: 1.06 seconds; current allocated memory: 1.016 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'set_tile_broadcast_Pipeline_copy_tile_loop' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'set_tile_broadcast_Pipeline_copy_tile_loop' pipeline 'copy_tile_loop' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'set_tile_broadcast_Pipeline_copy_tile_loop'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 1.017 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'set_tile_broadcast' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'set_tile_broadcast'.
INFO: [RTMG 210-278] Implementing memory 'spmm_hls_set_tile_broadcast_pkt_v_value_RAM_AUTO_1R1W' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'spmm_hls_set_tile_broadcast_pkt_ref_RAM_AUTO_1R1W' using auto RAMs.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.43 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.43 seconds; current allocated memory: 1.021 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'pu_kernel_Pipeline_pu_save_stream_into_pu' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'pu_kernel_Pipeline_pu_save_stream_into_pu' pipeline 'pu_save_stream_into_pu' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'pu_kernel_Pipeline_pu_save_stream_into_pu'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.31 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.32 seconds; current allocated memory: 1.022 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dfm_Pipeline_VITIS_LOOP_113_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'dfm_Pipeline_VITIS_LOOP_113_2' pipeline 'VITIS_LOOP_113_2' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'dfm_Pipeline_VITIS_LOOP_113_2/m_axi_gmem6_ARVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dfm_Pipeline_VITIS_LOOP_113_2/m_axi_gmem6_ARADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dfm_Pipeline_VITIS_LOOP_113_2/m_axi_gmem6_ARID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dfm_Pipeline_VITIS_LOOP_113_2/m_axi_gmem6_ARLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dfm_Pipeline_VITIS_LOOP_113_2/m_axi_gmem6_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dfm_Pipeline_VITIS_LOOP_113_2/m_axi_gmem6_ARBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dfm_Pipeline_VITIS_LOOP_113_2/m_axi_gmem6_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dfm_Pipeline_VITIS_LOOP_113_2/m_axi_gmem6_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dfm_Pipeline_VITIS_LOOP_113_2/m_axi_gmem6_ARPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dfm_Pipeline_VITIS_LOOP_113_2/m_axi_gmem6_ARQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dfm_Pipeline_VITIS_LOOP_113_2/m_axi_gmem6_ARREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dfm_Pipeline_VITIS_LOOP_113_2/m_axi_gmem6_ARUSER' to 0.
INFO: [RTGEN 206-100] Finished creating RTL model for 'dfm_Pipeline_VITIS_LOOP_113_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.12 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.13 seconds; current allocated memory: 1.023 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dfm' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'mul_32s_30ns_32_2_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'dfm'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.09 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.09 seconds; current allocated memory: 1.024 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'pu_kernel_Pipeline_init_au' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'pu_kernel_Pipeline_init_au'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.12 seconds. CPU system time: 0 seconds. Elapsed time: 0.12 seconds; current allocated memory: 1.025 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'pu_comp_Pipeline_VITIS_LOOP_129_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'pu_comp_Pipeline_VITIS_LOOP_129_1' pipeline 'VITIS_LOOP_129_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'pu_comp_Pipeline_VITIS_LOOP_129_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 1.026 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'pu_comp' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'mul_mul_16s_16s_16_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'pu_comp'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.11 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.11 seconds; current allocated memory: 1.027 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'pu_kernel_Pipeline_VITIS_LOOP_198_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'pu_kernel_Pipeline_VITIS_LOOP_198_3' pipeline 'VITIS_LOOP_198_3' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'pu_kernel_Pipeline_VITIS_LOOP_198_3'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 1.027 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'pu_kernel_Pipeline_VITIS_LOOP_191_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'pu_kernel_Pipeline_VITIS_LOOP_191_2' pipeline 'VITIS_LOOP_191_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_7_full_dsp_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'pu_kernel_Pipeline_VITIS_LOOP_191_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.08 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.08 seconds; current allocated memory: 1.028 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'pu_kernel' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'pu_kernel'.
INFO: [RTMG 210-278] Implementing memory 'spmm_hls_pu_kernel_Dbuf_RAM_2P_BRAM_1R1W' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'spmm_hls_pu_kernel_tile_value_RAM_AUTO_1R1W' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'spmm_hls_pu_kernel_tile_ref_RAM_AUTO_1R1W' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'spmm_hls_pu_kernel_p_v_value_RAM_AUTO_1R1W' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'spmm_hls_pu_kernel_p_ref_RAM_AUTO_1R1W' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'spmm_hls_pu_kernel_resA_RAM_AUTO_1R1W' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'spmm_hls_pu_kernel_AU0_RAM_AUTO_1R1W' using auto RAMs.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.25 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.27 seconds; current allocated memory: 1.030 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'pu_kernel_1_Pipeline_pu_save_stream_into_pu' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'pu_kernel_1_Pipeline_pu_save_stream_into_pu' pipeline 'pu_save_stream_into_pu' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'pu_kernel_1_Pipeline_pu_save_stream_into_pu'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.56 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.57 seconds; current allocated memory: 1.032 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'pu_kernel_1_Pipeline_init_au' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'pu_kernel_1_Pipeline_init_au'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 1.033 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'pu_kernel_1_Pipeline_VITIS_LOOP_198_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'pu_kernel_1_Pipeline_VITIS_LOOP_198_3' pipeline 'VITIS_LOOP_198_3' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'pu_kernel_1_Pipeline_VITIS_LOOP_198_3'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.06 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.06 seconds; current allocated memory: 1.034 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'pu_kernel_1_Pipeline_VITIS_LOOP_191_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'pu_kernel_1_Pipeline_VITIS_LOOP_191_2' pipeline 'VITIS_LOOP_191_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_7_full_dsp_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'pu_kernel_1_Pipeline_VITIS_LOOP_191_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 1.034 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'pu_kernel_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'pu_kernel_1'.
INFO: [RTMG 210-278] Implementing memory 'spmm_hls_pu_kernel_1_tile_ref_RAM_AUTO_1R1W' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'spmm_hls_pu_kernel_1_resA_RAM_AUTO_1R1W' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'spmm_hls_pu_kernel_1_AU0_RAM_AUTO_1R1W' using auto RAMs.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.25 seconds. CPU system time: 0 seconds. Elapsed time: 0.25 seconds; current allocated memory: 1.037 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'pu_kernel_2_Pipeline_pu_save_stream_into_pu' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'pu_kernel_2_Pipeline_pu_save_stream_into_pu' pipeline 'pu_save_stream_into_pu' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'pu_kernel_2_Pipeline_pu_save_stream_into_pu'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.57 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.57 seconds; current allocated memory: 1.039 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'pu_kernel_2_Pipeline_init_au' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'pu_kernel_2_Pipeline_init_au'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.08 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.08 seconds; current allocated memory: 1.040 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'pu_kernel_2_Pipeline_VITIS_LOOP_198_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'pu_kernel_2_Pipeline_VITIS_LOOP_198_3' pipeline 'VITIS_LOOP_198_3' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'pu_kernel_2_Pipeline_VITIS_LOOP_198_3'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 1.040 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'pu_kernel_2_Pipeline_VITIS_LOOP_191_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'pu_kernel_2_Pipeline_VITIS_LOOP_191_2' pipeline 'VITIS_LOOP_191_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_7_full_dsp_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'pu_kernel_2_Pipeline_VITIS_LOOP_191_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 1.041 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'pu_kernel_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'pu_kernel_2'.
INFO: [RTMG 210-278] Implementing memory 'spmm_hls_pu_kernel_2_tile_ref_RAM_AUTO_1R1W' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'spmm_hls_pu_kernel_2_resA_RAM_AUTO_1R1W' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'spmm_hls_pu_kernel_2_AU0_RAM_AUTO_1R1W' using auto RAMs.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.24 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.24 seconds; current allocated memory: 1.043 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'pu_kernel_3_Pipeline_pu_save_stream_into_pu' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'pu_kernel_3_Pipeline_pu_save_stream_into_pu' pipeline 'pu_save_stream_into_pu' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'pu_kernel_3_Pipeline_pu_save_stream_into_pu'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.57 seconds. CPU system time: 0 seconds. Elapsed time: 0.57 seconds; current allocated memory: 1.045 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'pu_kernel_3_Pipeline_init_au' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'pu_kernel_3_Pipeline_init_au'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.09 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 1.046 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'pu_kernel_3_Pipeline_VITIS_LOOP_198_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'pu_kernel_3_Pipeline_VITIS_LOOP_198_3' pipeline 'VITIS_LOOP_198_3' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'pu_kernel_3_Pipeline_VITIS_LOOP_198_3'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.05 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.07 seconds; current allocated memory: 1.047 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'pu_kernel_3_Pipeline_VITIS_LOOP_191_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'pu_kernel_3_Pipeline_VITIS_LOOP_191_2' pipeline 'VITIS_LOOP_191_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_7_full_dsp_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'pu_kernel_3_Pipeline_VITIS_LOOP_191_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.07 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.08 seconds; current allocated memory: 1.048 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'pu_kernel_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'pu_kernel_3'.
INFO: [RTMG 210-278] Implementing memory 'spmm_hls_pu_kernel_3_tile_ref_RAM_AUTO_1R1W' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'spmm_hls_pu_kernel_3_resA_RAM_AUTO_1R1W' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'spmm_hls_pu_kernel_3_AU0_RAM_AUTO_1R1W' using auto RAMs.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.24 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.25 seconds; current allocated memory: 1.050 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dataflow_in_loop_row_loop' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_row_loop/m_axi_gmem1_AWVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_row_loop/m_axi_gmem1_AWADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_row_loop/m_axi_gmem1_AWID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_row_loop/m_axi_gmem1_AWLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_row_loop/m_axi_gmem1_AWSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_row_loop/m_axi_gmem1_AWBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_row_loop/m_axi_gmem1_AWLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_row_loop/m_axi_gmem1_AWCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_row_loop/m_axi_gmem1_AWPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_row_loop/m_axi_gmem1_AWQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_row_loop/m_axi_gmem1_AWREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_row_loop/m_axi_gmem1_AWUSER' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_row_loop/m_axi_gmem1_WVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_row_loop/m_axi_gmem1_WDATA' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_row_loop/m_axi_gmem1_WSTRB' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_row_loop/m_axi_gmem1_WLAST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_row_loop/m_axi_gmem1_WID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_row_loop/m_axi_gmem1_WUSER' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_row_loop/m_axi_gmem1_BREADY' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_row_loop/m_axi_gmem2_AWVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_row_loop/m_axi_gmem2_AWADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_row_loop/m_axi_gmem2_AWID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_row_loop/m_axi_gmem2_AWLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_row_loop/m_axi_gmem2_AWSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_row_loop/m_axi_gmem2_AWBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_row_loop/m_axi_gmem2_AWLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_row_loop/m_axi_gmem2_AWCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_row_loop/m_axi_gmem2_AWPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_row_loop/m_axi_gmem2_AWQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_row_loop/m_axi_gmem2_AWREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_row_loop/m_axi_gmem2_AWUSER' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_row_loop/m_axi_gmem2_WVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_row_loop/m_axi_gmem2_WDATA' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_row_loop/m_axi_gmem2_WSTRB' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_row_loop/m_axi_gmem2_WLAST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_row_loop/m_axi_gmem2_WID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_row_loop/m_axi_gmem2_WUSER' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_row_loop/m_axi_gmem2_BREADY' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_row_loop/m_axi_gmem3_AWVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_row_loop/m_axi_gmem3_AWADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_row_loop/m_axi_gmem3_AWID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_row_loop/m_axi_gmem3_AWLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_row_loop/m_axi_gmem3_AWSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_row_loop/m_axi_gmem3_AWBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_row_loop/m_axi_gmem3_AWLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_row_loop/m_axi_gmem3_AWCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_row_loop/m_axi_gmem3_AWPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_row_loop/m_axi_gmem3_AWQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_row_loop/m_axi_gmem3_AWREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_row_loop/m_axi_gmem3_AWUSER' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_row_loop/m_axi_gmem3_WVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_row_loop/m_axi_gmem3_WDATA' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_row_loop/m_axi_gmem3_WSTRB' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_row_loop/m_axi_gmem3_WLAST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_row_loop/m_axi_gmem3_WID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_row_loop/m_axi_gmem3_WUSER' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_row_loop/m_axi_gmem3_BREADY' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_row_loop/m_axi_gmem4_AWVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_row_loop/m_axi_gmem4_AWADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_row_loop/m_axi_gmem4_AWID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_row_loop/m_axi_gmem4_AWLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_row_loop/m_axi_gmem4_AWSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_row_loop/m_axi_gmem4_AWBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_row_loop/m_axi_gmem4_AWLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_row_loop/m_axi_gmem4_AWCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_row_loop/m_axi_gmem4_AWPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_row_loop/m_axi_gmem4_AWQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_row_loop/m_axi_gmem4_AWREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_row_loop/m_axi_gmem4_AWUSER' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_row_loop/m_axi_gmem4_WVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_row_loop/m_axi_gmem4_WDATA' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_row_loop/m_axi_gmem4_WSTRB' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_row_loop/m_axi_gmem4_WLAST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_row_loop/m_axi_gmem4_WID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_row_loop/m_axi_gmem4_WUSER' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_row_loop/m_axi_gmem4_BREADY' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_row_loop/m_axi_gmem5_AWVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_row_loop/m_axi_gmem5_AWADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_row_loop/m_axi_gmem5_AWID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_row_loop/m_axi_gmem5_AWLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_row_loop/m_axi_gmem5_AWSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_row_loop/m_axi_gmem5_AWBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_row_loop/m_axi_gmem5_AWLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_row_loop/m_axi_gmem5_AWCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_row_loop/m_axi_gmem5_AWPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_row_loop/m_axi_gmem5_AWQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_row_loop/m_axi_gmem5_AWREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_row_loop/m_axi_gmem5_AWUSER' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_row_loop/m_axi_gmem5_WVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_row_loop/m_axi_gmem5_WDATA' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_row_loop/m_axi_gmem5_WSTRB' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_row_loop/m_axi_gmem5_WLAST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_row_loop/m_axi_gmem5_WID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_row_loop/m_axi_gmem5_WUSER' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_row_loop/m_axi_gmem5_BREADY' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_row_loop/m_axi_gmem6_AWVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_row_loop/m_axi_gmem6_AWADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_row_loop/m_axi_gmem6_AWID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_row_loop/m_axi_gmem6_AWLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_row_loop/m_axi_gmem6_AWSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_row_loop/m_axi_gmem6_AWBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_row_loop/m_axi_gmem6_AWLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_row_loop/m_axi_gmem6_AWCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_row_loop/m_axi_gmem6_AWPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_row_loop/m_axi_gmem6_AWQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_row_loop/m_axi_gmem6_AWREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_row_loop/m_axi_gmem6_AWUSER' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_row_loop/m_axi_gmem6_WVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_row_loop/m_axi_gmem6_WDATA' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_row_loop/m_axi_gmem6_WSTRB' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_row_loop/m_axi_gmem6_WLAST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_row_loop/m_axi_gmem6_WID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_row_loop/m_axi_gmem6_WUSER' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_row_loop/m_axi_gmem6_BREADY' to 0.
INFO: [RTGEN 206-100] Finished creating RTL model for 'dataflow_in_loop_row_loop'.
INFO: [RTMG 210-285] Implementing FIFO 's_01_U(spmm_hls_fifo_w388_d16_A)' using Vivado Default RAMs.
INFO: [RTMG 210-285] Implementing FIFO 's_12_U(spmm_hls_fifo_w388_d16_A)' using Vivado Default RAMs.
INFO: [RTMG 210-285] Implementing FIFO 's_23_U(spmm_hls_fifo_w388_d16_A)' using Vivado Default RAMs.
INFO: [RTMG 210-285] Implementing FIFO 's_34_U(spmm_hls_fifo_w388_d16_A)' using Vivado Default RAMs.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.19 seconds. CPU system time: 0.04 seconds. Elapsed time: 1.22 seconds; current allocated memory: 1.054 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'spmm_hls' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'spmm_hls/gmem0' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'spmm_hls/gmem1' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'spmm_hls/gmem2' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'spmm_hls/gmem3' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'spmm_hls/gmem4' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'spmm_hls/gmem5' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'spmm_hls/gmem6' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'spmm_hls/gmem7' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'spmm_hls/N' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'spmm_hls/M' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'spmm_hls/K' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'spmm_hls/nnz' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'spmm_hls/row_ptr' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'spmm_hls/col_idx' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'spmm_hls/a_val' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'spmm_hls/B1' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'spmm_hls/B2' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'spmm_hls/B3' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'spmm_hls/B4' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'spmm_hls/C' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'spmm_hls' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'N', 'M', 'K', 'nnz', 'row_ptr', 'col_idx', 'a_val', 'B1', 'B2', 'B3', 'B4', 'C' and 'return' to AXI-Lite port control.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem0_AWVALID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem0_AWVALID' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem0_AWREADY' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem0_AWADDR' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem0_AWADDR' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem0_AWID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem0_AWID' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem0_AWLEN' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem0_AWLEN' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem0_AWSIZE' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem0_AWSIZE' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem0_AWBURST' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem0_AWBURST' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem0_AWLOCK' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem0_AWLOCK' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem0_AWCACHE' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem0_AWCACHE' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem0_AWPROT' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem0_AWPROT' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem0_AWQOS' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem0_AWQOS' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem0_AWREGION' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem0_AWREGION' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem0_AWUSER' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem0_AWUSER' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem0_WVALID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem0_WVALID' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem0_WREADY' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem0_WDATA' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem0_WDATA' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem0_WSTRB' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem0_WSTRB' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem0_WLAST' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem0_WLAST' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem0_WID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem0_WID' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem0_WUSER' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem0_WUSER' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem0_ARVALID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem0_ARVALID' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem0_ARREADY' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem0_ARADDR' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem0_ARADDR' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem0_ARID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem0_ARID' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem0_ARLEN' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem0_ARLEN' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem0_ARSIZE' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem0_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem0_ARBURST' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem0_ARBURST' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem0_ARLOCK' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem0_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem0_ARCACHE' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem0_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem0_ARPROT' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem0_ARPROT' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem0_ARQOS' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem0_ARQOS' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem0_ARREGION' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem0_ARREGION' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem0_ARUSER' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem0_ARUSER' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem0_RVALID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem0_RREADY' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem0_RREADY' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem0_RDATA' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem0_RLAST' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem0_RID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem0_RUSER' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem0_RRESP' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem0_BVALID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem0_BREADY' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem0_BREADY' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem0_BRESP' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem0_BID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem0_BUSER' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem7_AWVALID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem7_AWVALID' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem7_AWREADY' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem7_AWADDR' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem7_AWADDR' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem7_AWID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem7_AWID' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem7_AWLEN' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem7_AWLEN' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem7_AWSIZE' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem7_AWSIZE' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem7_AWBURST' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem7_AWBURST' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem7_AWLOCK' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem7_AWLOCK' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem7_AWCACHE' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem7_AWCACHE' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem7_AWPROT' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem7_AWPROT' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem7_AWQOS' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem7_AWQOS' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem7_AWREGION' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem7_AWREGION' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem7_AWUSER' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem7_AWUSER' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem7_WVALID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem7_WVALID' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem7_WREADY' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem7_WDATA' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem7_WDATA' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem7_WSTRB' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem7_WSTRB' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem7_WLAST' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem7_WLAST' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem7_WID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem7_WID' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem7_WUSER' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem7_WUSER' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem7_ARVALID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem7_ARVALID' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem7_ARREADY' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem7_ARADDR' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem7_ARADDR' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem7_ARID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem7_ARID' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem7_ARLEN' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem7_ARLEN' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem7_ARSIZE' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2 (64-bit)
Tool Version Limit: 2019.12
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 4ns.
INFO: [HLS 200-1611] Setting target device to 'xcu280-fsvh2892-2L-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_latency=0
INFO: [HLS 200-1464] Running solution command: config_export -format=xo
INFO: [HLS 200-1464] Running solution command: config_export -output=build_fpga/spmm_hls.xo
INFO: [HLS 200-1510] Running: set_part xcu280-fsvh2892-2L-e 
INFO: [HLS 200-1510] Running: create_clock -period 4.0 -name default 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.02 seconds. CPU system time: 0.01 seconds. Elapsed time: 10.04 seconds; current allocated memory: 732.820 MB.
INFO: [HLS 200-10] Analyzing design file 'src/spmm_device_fpga.cpp' ... 
WARNING: [HLS 207-5558] Only for-loops and functions support the dataflow (src/spmm_device_fpga.cpp:185:9)
WARNING: [HLS 214-104] Only for-loops and functions support the dataflow (src/spmm_device_fpga.cpp:185:9)
WARNING: [HLS 214-109] As the loop counter is not increased by 1, the compiler may not successfully process the dataflow loop (src/spmm_device_fpga.cpp:264:29)
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body (src/spmm_device_fpga.cpp:266:46)
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body (src/spmm_device_fpga.cpp:267:19)
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body (src/spmm_device_fpga.cpp:267:29)
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body (src/spmm_device_fpga.cpp:268:19)
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body (src/spmm_device_fpga.cpp:268:29)
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body (src/spmm_device_fpga.cpp:269:19)
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body (src/spmm_device_fpga.cpp:269:29)
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body (src/spmm_device_fpga.cpp:270:19)
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body (src/spmm_device_fpga.cpp:270:29)
WARNING: [HLS 200-471] Dataflow form checks found 11 issue(s) in file src/spmm_device_fpga.cpp
WARNING: [HLS 207-5292] unused parameter 'row_ptr' (src/spmm_device_fpga.cpp:27:20)
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 3.55 seconds. CPU system time: 0.61 seconds. Elapsed time: 4.19 seconds; current allocated memory: 733.242 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-291] Loop 'VITIS_LOOP_121_3' is marked as complete unroll implied by the pipeline pragma (src/spmm_device_fpga.cpp:121:31)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_114_2' is marked as complete unroll implied by the pipeline pragma (src/spmm_device_fpga.cpp:114:31)
INFO: [HLS 214-291] Loop 'compare_all' is marked as complete unroll implied by the pipeline pragma (src/spmm_device_fpga.cpp:69:13)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_94_1' (src/spmm_device_fpga.cpp:94:22) in function 'set_tile_broadcast' completely with a factor of 4 (src/spmm_device_fpga.cpp:33:0)
INFO: [HLS 214-186] Unrolling loop 'compare_all' (src/spmm_device_fpga.cpp:69:13) in function 'set_tile_broadcast' completely with a factor of 4 (src/spmm_device_fpga.cpp:33:0)
INFO: [HLS 214-248] Applying array_partition to 'seen_y': Complete partitioning on dimension 1. (src/spmm_device_fpga.cpp:38:10)
INFO: [HLS 214-248] Applying array_partition to 'seen_v': Complete partitioning on dimension 1. (src/spmm_device_fpga.cpp:39:10)
INFO: [HLS 214-248] Applying array_partition to 's': Complete partitioning on dimension 1. (src/spmm_device_fpga.cpp:258:23)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 's_0' with compact=bit mode in 388-bits (src/spmm_device_fpga.cpp:258:23)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 's_1' with compact=bit mode in 388-bits (src/spmm_device_fpga.cpp:258:23)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 's_2' with compact=bit mode in 388-bits (src/spmm_device_fpga.cpp:258:23)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 's_3' with compact=bit mode in 388-bits (src/spmm_device_fpga.cpp:258:23)
INFO: [HLS 214-115] Multiple burst reads of variable length and bit width 32 in loop 'VITIS_LOOP_114_2'(src/spmm_device_fpga.cpp:114:31) has been inferred on bundle 'gmem6'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (src/spmm_device_fpga.cpp:114:31)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 4.05 seconds. CPU system time: 0.72 seconds. Elapsed time: 4.77 seconds; current allocated memory: 733.730 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 733.730 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.12 seconds. CPU system time: 0 seconds. Elapsed time: 0.12 seconds; current allocated memory: 735.371 MB.
INFO: [HLS 200-10] Checking synthesizability ...
WARNING: [SYNCHK 200-77] The top function 'spmm_hls' (src/spmm_device_fpga.cpp:217) has no outputs. Possible cause(s) are: (1) Output parameters are passed by value; (2) intended outputs (parameters or global variables) are never written; (3) there are infinite loops.
INFO: [SYNCHK 200-10] 0 error(s), 1 warning(s).
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.12 seconds. CPU system time: 0 seconds. Elapsed time: 0.14 seconds; current allocated memory: 736.609 MB.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'VITIS_LOOP_111_1' (src/spmm_device_fpga.cpp:111) in function 'dfm' for pipelining.
WARNING: [HLS 200-936] Cannot unroll loop 'VITIS_LOOP_114_2' (src/spmm_device_fpga.cpp:114) in function 'dfm': cannot completely unroll a loop with a variable trip count.
WARNING: [HLS 200-936] Cannot unroll loop 'VITIS_LOOP_121_3' (src/spmm_device_fpga.cpp:121) in function 'dfm': cannot completely unroll a loop with a variable trip count.
INFO: [XFORM 203-721] Extract dataflow region from loop row_loop (src/spmm_device_fpga.cpp:266)  of function 'spmm_hls'.
WARNING: [XFORM 203-713] Disabling dataflow-in-loop for loop row_loop at src/spmm_device_fpga.cpp:266 in function 'spmm_hls': cannot recognize loop index variable. The generated RTL may not be functionally correct. Please convert it into a for loop with a fixed iteration count.
INFO: [XFORM 203-712] Applying dataflow to function 'dataflow_in_loop_row_loop' (src/spmm_device_fpga.cpp:259:9), detected/extracted 5 process function(s): 
	 'set_tile_broadcast'
	 'pu_kernel'
	 'pu_kernel.1'
	 'pu_kernel.2'
	 'pu_kernel.3'.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (src/spmm_device_fpga.cpp:82:30) to (src/spmm_device_fpga.cpp:85:13) in function 'set_tile_broadcast'... converting 5 basic blocks.
INFO: [XFORM 203-11] Balancing expressions in function 'set_tile_broadcast' (src/spmm_device_fpga.cpp:38:13)...3 expression(s) balanced.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.36 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.37 seconds; current allocated memory: 761.156 MB.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_183_1' (src/spmm_device_fpga.cpp:183:31) in function 'pu_kernel.3' more than one sub loop.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_183_1' (src/spmm_device_fpga.cpp:183:31) in function 'pu_kernel.2' more than one sub loop.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_183_1' (src/spmm_device_fpga.cpp:183:31) in function 'pu_kernel.1' more than one sub loop.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_183_1' (src/spmm_device_fpga.cpp:183:31) in function 'pu_kernel' more than one sub loop.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_111_1' (src/spmm_device_fpga.cpp:111:28) in function 'dfm' more than one sub loop.
INFO: [HLS 200-472] Inferring partial write operation for 'pkt.v.value' (src/spmm_device_fpga.cpp:90:18)
INFO: [HLS 200-472] Inferring partial write operation for 'pkt.ref' (src/spmm_device_fpga.cpp:91:20)
INFO: [HLS 200-472] Inferring partial write operation for 'p.v.value' (src/spmm_device_fpga.cpp:159:20)
INFO: [HLS 200-472] Inferring partial write operation for 'tile.value' (src/spmm_device_fpga.cpp:164:10)
INFO: [HLS 200-472] Inferring partial write operation for 'tile_ref' (src/spmm_device_fpga.cpp:165:21)
INFO: [HLS 200-472] Inferring partial write operation for 'AU0' (src/spmm_device_fpga.cpp:178:9)
INFO: [HLS 200-472] Inferring partial write operation for 'AU0' (src/spmm_device_fpga.cpp:201:9)
INFO: [HLS 200-472] Inferring partial write operation for 'AU0' (src/spmm_device_fpga.cpp:208:9)
INFO: [HLS 200-472] Inferring partial write operation for 'p.v.value' (src/spmm_device_fpga.cpp:159:20)
INFO: [HLS 200-472] Inferring partial write operation for 'tile.value' (src/spmm_device_fpga.cpp:164:10)
INFO: [HLS 200-472] Inferring partial write operation for 'tile_ref' (src/spmm_device_fpga.cpp:165:21)
INFO: [HLS 200-472] Inferring partial write operation for 'AU0' (src/spmm_device_fpga.cpp:178:9)
INFO: [HLS 200-472] Inferring partial write operation for 'AU0' (src/spmm_device_fpga.cpp:201:9)
INFO: [HLS 200-472] Inferring partial write operation for 'AU0' (src/spmm_device_fpga.cpp:208:9)
INFO: [HLS 200-472] Inferring partial write operation for 'p.v.value' (src/spmm_device_fpga.cpp:159:20)
INFO: [HLS 200-472] Inferring partial write operation for 'tile.value' (src/spmm_device_fpga.cpp:164:10)
INFO: [HLS 200-472] Inferring partial write operation for 'tile_ref' (src/spmm_device_fpga.cpp:165:21)
INFO: [HLS 200-472] Inferring partial write operation for 'AU0' (src/spmm_device_fpga.cpp:178:9)
INFO: [HLS 200-472] Inferring partial write operation for 'AU0' (src/spmm_device_fpga.cpp:201:9)
INFO: [HLS 200-472] Inferring partial write operation for 'AU0' (src/spmm_device_fpga.cpp:208:9)
INFO: [HLS 200-472] Inferring partial write operation for 'p.v.value' (src/spmm_device_fpga.cpp:159:20)
INFO: [HLS 200-472] Inferring partial write operation for 'tile.value' (src/spmm_device_fpga.cpp:164:10)
INFO: [HLS 200-472] Inferring partial write operation for 'tile_ref' (src/spmm_device_fpga.cpp:165:21)
INFO: [HLS 200-472] Inferring partial write operation for 'AU0' (src/spmm_device_fpga.cpp:178:9)
INFO: [HLS 200-472] Inferring partial write operation for 'AU0' (src/spmm_device_fpga.cpp:201:9)
INFO: [HLS 200-472] Inferring partial write operation for 'AU0' (src/spmm_device_fpga.cpp:208:9)
INFO: [HLS 200-472] Inferring partial write operation for 'res' (src/spmm_device_fpga.cpp:138:9)
INFO: [HLS 200-472] Inferring partial write operation for 'Dbuf' (src/spmm_device_fpga.cpp:116:17)
INFO: [HLS 200-472] Inferring partial write operation for 'tile_to_dbuf_begin' (src/spmm_device_fpga.cpp:118:35)
INFO: [HLS 200-472] Inferring partial write operation for 'tile_to_dbuf_begin' (src/spmm_device_fpga.cpp:122:67)
WARNING: [HLS 200-1449] Process pu_kernel has both a predecessor and reads an input from its caller (see the GUI dataflow viewer). This may lead to lower throughput. Consider copying this input via a predecessor process.
WARNING: [HLS 200-1449] Process pu_kernel.1 has both a predecessor and reads an input from its caller (see the GUI dataflow viewer). This may lead to lower throughput. Consider copying this input via a predecessor process.
WARNING: [HLS 200-1449] Process pu_kernel.2 has both a predecessor and reads an input from its caller (see the GUI dataflow viewer). This may lead to lower throughput. Consider copying this input via a predecessor process.
WARNING: [HLS 200-1449] Process pu_kernel.3 has both a predecessor and reads an input from its caller (see the GUI dataflow viewer). This may lead to lower throughput. Consider copying this input via a predecessor process.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.27 seconds. CPU system time: 0.09 seconds. Elapsed time: 0.37 seconds; current allocated memory: 1014.824 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'spmm_hls' ...
WARNING: [SYN 201-103] Legalizing function name 'pu_kernel.1_Pipeline_pu_save_stream_into_pu' to 'pu_kernel_1_Pipeline_pu_save_stream_into_pu'.
WARNING: [SYN 201-103] Legalizing function name 'pu_kernel.1_Pipeline_init_au' to 'pu_kernel_1_Pipeline_init_au'.
WARNING: [SYN 201-103] Legalizing function name 'pu_kernel.1_Pipeline_VITIS_LOOP_206_3' to 'pu_kernel_1_Pipeline_VITIS_LOOP_206_3'.
WARNING: [SYN 201-103] Legalizing function name 'pu_kernel.1_Pipeline_VITIS_LOOP_199_2' to 'pu_kernel_1_Pipeline_VITIS_LOOP_199_2'.
WARNING: [SYN 201-103] Legalizing function name 'pu_kernel.1' to 'pu_kernel_1'.
WARNING: [SYN 201-103] Legalizing function name 'pu_kernel.2_Pipeline_pu_save_stream_into_pu' to 'pu_kernel_2_Pipeline_pu_save_stream_into_pu'.
WARNING: [SYN 201-103] Legalizing function name 'pu_kernel.2_Pipeline_init_au' to 'pu_kernel_2_Pipeline_init_au'.
WARNING: [SYN 201-103] Legalizing function name 'pu_kernel.2_Pipeline_VITIS_LOOP_206_3' to 'pu_kernel_2_Pipeline_VITIS_LOOP_206_3'.
WARNING: [SYN 201-103] Legalizing function name 'pu_kernel.2_Pipeline_VITIS_LOOP_199_2' to 'pu_kernel_2_Pipeline_VITIS_LOOP_199_2'.
WARNING: [SYN 201-103] Legalizing function name 'pu_kernel.2' to 'pu_kernel_2'.
WARNING: [SYN 201-103] Legalizing function name 'pu_kernel.3_Pipeline_pu_save_stream_into_pu' to 'pu_kernel_3_Pipeline_pu_save_stream_into_pu'.
WARNING: [SYN 201-103] Legalizing function name 'pu_kernel.3_Pipeline_init_au' to 'pu_kernel_3_Pipeline_init_au'.
WARNING: [SYN 201-103] Legalizing function name 'pu_kernel.3_Pipeline_VITIS_LOOP_206_3' to 'pu_kernel_3_Pipeline_VITIS_LOOP_206_3'.
WARNING: [SYN 201-103] Legalizing function name 'pu_kernel.3_Pipeline_VITIS_LOOP_199_2' to 'pu_kernel_3_Pipeline_VITIS_LOOP_199_2'.
WARNING: [SYN 201-103] Legalizing function name 'pu_kernel.3' to 'pu_kernel_3'.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'set_tile_broadcast_Pipeline_init_seen' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'init_seen'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, loop 'init_seen'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.07 seconds. CPU system time: 0.04 seconds. Elapsed time: 0.12 seconds; current allocated memory: 1016.621 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 1016.621 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'set_tile_broadcast_Pipeline_copy_tile_loop' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'copy_tile_loop'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 10, loop 'copy_tile_loop'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.1 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.11 seconds; current allocated memory: 1018.055 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.11 seconds. CPU system time: 0 seconds. Elapsed time: 0.11 seconds; current allocated memory: 1018.055 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'set_tile_broadcast' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.19 seconds. CPU system time: 0 seconds. Elapsed time: 0.18 seconds; current allocated memory: 1018.055 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.14 seconds. CPU system time: 0 seconds. Elapsed time: 0.14 seconds; current allocated memory: 1018.055 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'pu_kernel_Pipeline_pu_save_stream_into_pu' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'tile_y'. Use bind_storage pragma to override this type.
INFO: [SCHED 204-61] Pipelining loop 'pu_save_stream_into_pu'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'pu_save_stream_into_pu'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.21 seconds. CPU system time: 0 seconds. Elapsed time: 0.21 seconds; current allocated memory: 1018.461 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 1018.461 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dfm_Pipeline_VITIS_LOOP_114_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [SCHED 204-65] Unable to satisfy pipeline directive for function 'dfm_Pipeline_VITIS_LOOP_114_2': contains subloop(s) that are not unrolled.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_114_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'VITIS_LOOP_114_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.06 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.06 seconds; current allocated memory: 1018.840 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 1018.840 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dfm' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'tile_y'. Use bind_storage pragma to override this type.
WARNING: [SCHED 204-65] Unable to satisfy pipeline directive for loop 'VITIS_LOOP_111_1': contains subloop(s) that are not unrolled or flattened.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.09 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.11 seconds; current allocated memory: 1019.445 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.12 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.13 seconds; current allocated memory: 1019.445 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'pu_kernel_Pipeline_init_au' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'init_au'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, loop 'init_au'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.1 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.11 seconds; current allocated memory: 1019.645 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 1019.645 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'pu_comp' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_136_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 7, loop 'VITIS_LOOP_136_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 1019.949 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 1019.949 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'pu_kernel_Pipeline_VITIS_LOOP_206_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_206_3'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'VITIS_LOOP_206_3'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 1020.242 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 1020.242 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'pu_kernel_Pipeline_VITIS_LOOP_199_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_199_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 17, loop 'VITIS_LOOP_199_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.09 seconds; current allocated memory: 1020.504 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.11 seconds. CPU system time: 0 seconds. Elapsed time: 0.12 seconds; current allocated memory: 1020.504 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'pu_kernel' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'tile_y'. Use bind_storage pragma to override this type.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.17 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.17 seconds; current allocated memory: 1020.914 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.25 seconds. CPU system time: 0 seconds. Elapsed time: 0.25 seconds; current allocated memory: 1020.914 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'pu_kernel_1_Pipeline_pu_save_stream_into_pu' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'tile_y'. Use bind_storage pragma to override this type.
INFO: [SCHED 204-61] Pipelining loop 'pu_save_stream_into_pu'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'pu_save_stream_into_pu'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.26 seconds. CPU system time: 0 seconds. Elapsed time: 0.26 seconds; current allocated memory: 1021.672 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 1021.672 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'pu_kernel_1_Pipeline_init_au' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'init_au'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, loop 'init_au'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 1021.914 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 1021.914 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'pu_kernel_1_Pipeline_VITIS_LOOP_206_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_206_3'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'VITIS_LOOP_206_3'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 1021.914 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 1021.914 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'pu_kernel_1_Pipeline_VITIS_LOOP_199_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_199_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 17, loop 'VITIS_LOOP_199_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.09 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 1021.914 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.11 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.12 seconds; current allocated memory: 1021.914 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'pu_kernel_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'tile_y'. Use bind_storage pragma to override this type.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.16 seconds. CPU system time: 0 seconds. Elapsed time: 0.17 seconds; current allocated memory: 1023.250 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.26 seconds. CPU system time: 0 seconds. Elapsed time: 0.26 seconds; current allocated memory: 1023.352 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'pu_kernel_2_Pipeline_pu_save_stream_into_pu' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'tile_y'. Use bind_storage pragma to override this type.
INFO: [SCHED 204-61] Pipelining loop 'pu_save_stream_into_pu'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'pu_save_stream_into_pu'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.26 seconds. CPU system time: 0 seconds. Elapsed time: 0.26 seconds; current allocated memory: 1.000 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 1.000 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'pu_kernel_2_Pipeline_init_au' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'init_au'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, loop 'init_au'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.06 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.06 seconds; current allocated memory: 1.001 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 1.001 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'pu_kernel_2_Pipeline_VITIS_LOOP_206_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_206_3'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'VITIS_LOOP_206_3'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 1.001 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 1.001 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'pu_kernel_2_Pipeline_VITIS_LOOP_199_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_199_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 17, loop 'VITIS_LOOP_199_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.09 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.09 seconds; current allocated memory: 1.001 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.12 seconds. CPU system time: 0 seconds. Elapsed time: 0.12 seconds; current allocated memory: 1.001 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'pu_kernel_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'tile_y'. Use bind_storage pragma to override this type.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.17 seconds. CPU system time: 0 seconds. Elapsed time: 0.17 seconds; current allocated memory: 1.002 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.26 seconds. CPU system time: 0 seconds. Elapsed time: 0.26 seconds; current allocated memory: 1.002 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'pu_kernel_3_Pipeline_pu_save_stream_into_pu' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'tile_y'. Use bind_storage pragma to override this type.
INFO: [SCHED 204-61] Pipelining loop 'pu_save_stream_into_pu'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'pu_save_stream_into_pu'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.27 seconds. CPU system time: 0 seconds. Elapsed time: 0.28 seconds; current allocated memory: 1.002 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 1.002 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'pu_kernel_3_Pipeline_init_au' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'init_au'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, loop 'init_au'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 1.003 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 1.003 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'pu_kernel_3_Pipeline_VITIS_LOOP_206_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_206_3'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'VITIS_LOOP_206_3'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 1.003 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 1.003 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'pu_kernel_3_Pipeline_VITIS_LOOP_199_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_199_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 17, loop 'VITIS_LOOP_199_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.1 seconds. CPU system time: 0 seconds. Elapsed time: 0.09 seconds; current allocated memory: 1.003 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.12 seconds. CPU system time: 0 seconds. Elapsed time: 0.12 seconds; current allocated memory: 1.003 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'pu_kernel_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'tile_y'. Use bind_storage pragma to override this type.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.17 seconds. CPU system time: 0 seconds. Elapsed time: 0.17 seconds; current allocated memory: 1.004 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.27 seconds. CPU system time: 0 seconds. Elapsed time: 0.27 seconds; current allocated memory: 1.004 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dataflow_in_loop_row_loop' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.25 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.25 seconds; current allocated memory: 1.004 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.4 seconds. CPU system time: 0 seconds. Elapsed time: 0.41 seconds; current allocated memory: 1.004 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'spmm_hls' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.16 seconds. CPU system time: 0 seconds. Elapsed time: 1.16 seconds; current allocated memory: 1.005 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.41 seconds. CPU system time: 0 seconds. Elapsed time: 0.42 seconds; current allocated memory: 1.005 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'set_tile_broadcast_Pipeline_init_seen' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'set_tile_broadcast_Pipeline_init_seen'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.15 seconds. CPU system time: 0.01 seconds. Elapsed time: 1.16 seconds; current allocated memory: 1.005 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'set_tile_broadcast_Pipeline_copy_tile_loop' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'set_tile_broadcast_Pipeline_copy_tile_loop' pipeline 'copy_tile_loop' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'set_tile_broadcast_Pipeline_copy_tile_loop'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 1.007 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'set_tile_broadcast' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'set_tile_broadcast'.
INFO: [RTMG 210-278] Implementing memory 'spmm_hls_set_tile_broadcast_pkt_v_value_RAM_AUTO_1R1W' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'spmm_hls_set_tile_broadcast_pkt_ref_RAM_AUTO_1R1W' using auto RAMs.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.4 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.42 seconds; current allocated memory: 1.010 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'pu_kernel_Pipeline_pu_save_stream_into_pu' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'pu_kernel_Pipeline_pu_save_stream_into_pu' pipeline 'pu_save_stream_into_pu' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'pu_kernel_Pipeline_pu_save_stream_into_pu'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.3 seconds. CPU system time: 0 seconds. Elapsed time: 0.31 seconds; current allocated memory: 1.011 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dfm_Pipeline_VITIS_LOOP_114_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'dfm_Pipeline_VITIS_LOOP_114_2' pipeline 'VITIS_LOOP_114_2' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'dfm_Pipeline_VITIS_LOOP_114_2/m_axi_gmem6_ARVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dfm_Pipeline_VITIS_LOOP_114_2/m_axi_gmem6_ARADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dfm_Pipeline_VITIS_LOOP_114_2/m_axi_gmem6_ARID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dfm_Pipeline_VITIS_LOOP_114_2/m_axi_gmem6_ARLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dfm_Pipeline_VITIS_LOOP_114_2/m_axi_gmem6_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dfm_Pipeline_VITIS_LOOP_114_2/m_axi_gmem6_ARBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dfm_Pipeline_VITIS_LOOP_114_2/m_axi_gmem6_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dfm_Pipeline_VITIS_LOOP_114_2/m_axi_gmem6_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dfm_Pipeline_VITIS_LOOP_114_2/m_axi_gmem6_ARPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dfm_Pipeline_VITIS_LOOP_114_2/m_axi_gmem6_ARQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dfm_Pipeline_VITIS_LOOP_114_2/m_axi_gmem6_ARREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dfm_Pipeline_VITIS_LOOP_114_2/m_axi_gmem6_ARUSER' to 0.
INFO: [RTGEN 206-100] Finished creating RTL model for 'dfm_Pipeline_VITIS_LOOP_114_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.12 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.13 seconds; current allocated memory: 1.012 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dfm' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'mul_32s_30ns_32_2_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'dfm'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.09 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.1 seconds; current allocated memory: 1.013 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'pu_kernel_Pipeline_init_au' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'pu_kernel_Pipeline_init_au'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.16 seconds. CPU system time: 0 seconds. Elapsed time: 0.17 seconds; current allocated memory: 1.015 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'pu_comp' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'pu_comp' pipeline 'VITIS_LOOP_136_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'pu_comp'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.06 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.06 seconds; current allocated memory: 1.015 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'pu_kernel_Pipeline_VITIS_LOOP_206_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'pu_kernel_Pipeline_VITIS_LOOP_206_3' pipeline 'VITIS_LOOP_206_3' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'pu_kernel_Pipeline_VITIS_LOOP_206_3'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.1 seconds. CPU system time: 0 seconds. Elapsed time: 0.1 seconds; current allocated memory: 1.016 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'pu_kernel_Pipeline_VITIS_LOOP_199_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'pu_kernel_Pipeline_VITIS_LOOP_199_2' pipeline 'VITIS_LOOP_199_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_7_full_dsp_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'pu_kernel_Pipeline_VITIS_LOOP_199_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 1.017 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'pu_kernel' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'pu_kernel'.
INFO: [RTMG 210-278] Implementing memory 'spmm_hls_pu_kernel_Dbuf_RAM_2P_BRAM_1R1W' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'spmm_hls_pu_kernel_tile_value_RAM_AUTO_1R1W' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'spmm_hls_pu_kernel_tile_y_RAM_1WNR_AUTO_1R1W' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'spmm_hls_pu_kernel_tile_ref_RAM_AUTO_1R1W' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'spmm_hls_pu_kernel_tile_to_dbuf_begin_RAM_AUTO_1R1W' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'spmm_hls_pu_kernel_p_v_value_RAM_AUTO_1R1W' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'spmm_hls_pu_kernel_p_ref_RAM_AUTO_1R1W' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'spmm_hls_pu_kernel_resA_RAM_AUTO_1R1W' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'spmm_hls_pu_kernel_AU0_RAM_AUTO_1R1W' using auto RAMs.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.27 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.31 seconds; current allocated memory: 1.019 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'pu_kernel_1_Pipeline_pu_save_stream_into_pu' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'pu_kernel_1_Pipeline_pu_save_stream_into_pu' pipeline 'pu_save_stream_into_pu' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'pu_kernel_1_Pipeline_pu_save_stream_into_pu'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.59 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.61 seconds; current allocated memory: 1.022 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'pu_kernel_1_Pipeline_init_au' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'pu_kernel_1_Pipeline_init_au'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 1.022 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'pu_kernel_1_Pipeline_VITIS_LOOP_206_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'pu_kernel_1_Pipeline_VITIS_LOOP_206_3' pipeline 'VITIS_LOOP_206_3' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'pu_kernel_1_Pipeline_VITIS_LOOP_206_3'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.06 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.06 seconds; current allocated memory: 1.023 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'pu_kernel_1_Pipeline_VITIS_LOOP_199_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'pu_kernel_1_Pipeline_VITIS_LOOP_199_2' pipeline 'VITIS_LOOP_199_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_7_full_dsp_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'pu_kernel_1_Pipeline_VITIS_LOOP_199_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 1.024 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'pu_kernel_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'pu_kernel_1'.
INFO: [RTMG 210-278] Implementing memory 'spmm_hls_pu_kernel_1_tile_ref_RAM_AUTO_1R1W' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'spmm_hls_pu_kernel_1_resA_RAM_AUTO_1R1W' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'spmm_hls_pu_kernel_1_AU0_RAM_AUTO_1R1W' using auto RAMs.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.27 seconds. CPU system time: 0 seconds. Elapsed time: 0.27 seconds; current allocated memory: 1.026 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'pu_kernel_2_Pipeline_pu_save_stream_into_pu' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'pu_kernel_2_Pipeline_pu_save_stream_into_pu' pipeline 'pu_save_stream_into_pu' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'pu_kernel_2_Pipeline_pu_save_stream_into_pu'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.6 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.61 seconds; current allocated memory: 1.028 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'pu_kernel_2_Pipeline_init_au' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'pu_kernel_2_Pipeline_init_au'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.06 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.08 seconds; current allocated memory: 1.029 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'pu_kernel_2_Pipeline_VITIS_LOOP_206_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'pu_kernel_2_Pipeline_VITIS_LOOP_206_3' pipeline 'VITIS_LOOP_206_3' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'pu_kernel_2_Pipeline_VITIS_LOOP_206_3'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 1.029 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'pu_kernel_2_Pipeline_VITIS_LOOP_199_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'pu_kernel_2_Pipeline_VITIS_LOOP_199_2' pipeline 'VITIS_LOOP_199_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_7_full_dsp_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'pu_kernel_2_Pipeline_VITIS_LOOP_199_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.07 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.08 seconds; current allocated memory: 1.030 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'pu_kernel_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'pu_kernel_2'.
INFO: [RTMG 210-278] Implementing memory 'spmm_hls_pu_kernel_2_tile_ref_RAM_AUTO_1R1W' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'spmm_hls_pu_kernel_2_resA_RAM_AUTO_1R1W' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'spmm_hls_pu_kernel_2_AU0_RAM_AUTO_1R1W' using auto RAMs.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.26 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.27 seconds; current allocated memory: 1.033 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'pu_kernel_3_Pipeline_pu_save_stream_into_pu' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'pu_kernel_3_Pipeline_pu_save_stream_into_pu' pipeline 'pu_save_stream_into_pu' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'pu_kernel_3_Pipeline_pu_save_stream_into_pu'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.62 seconds. CPU system time: 0 seconds. Elapsed time: 0.62 seconds; current allocated memory: 1.035 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'pu_kernel_3_Pipeline_init_au' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'pu_kernel_3_Pipeline_init_au'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.07 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.08 seconds; current allocated memory: 1.035 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'pu_kernel_3_Pipeline_VITIS_LOOP_206_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'pu_kernel_3_Pipeline_VITIS_LOOP_206_3' pipeline 'VITIS_LOOP_206_3' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'pu_kernel_3_Pipeline_VITIS_LOOP_206_3'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.05 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.06 seconds; current allocated memory: 1.036 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'pu_kernel_3_Pipeline_VITIS_LOOP_199_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'pu_kernel_3_Pipeline_VITIS_LOOP_199_2' pipeline 'VITIS_LOOP_199_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_7_full_dsp_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'pu_kernel_3_Pipeline_VITIS_LOOP_199_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 1.037 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'pu_kernel_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'pu_kernel_3'.
INFO: [RTMG 210-278] Implementing memory 'spmm_hls_pu_kernel_3_tile_ref_RAM_AUTO_1R1W' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'spmm_hls_pu_kernel_3_resA_RAM_AUTO_1R1W' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'spmm_hls_pu_kernel_3_AU0_RAM_AUTO_1R1W' using auto RAMs.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.28 seconds. CPU system time: 0 seconds. Elapsed time: 0.28 seconds; current allocated memory: 1.039 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dataflow_in_loop_row_loop' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_row_loop/m_axi_gmem1_AWVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_row_loop/m_axi_gmem1_AWADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_row_loop/m_axi_gmem1_AWID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_row_loop/m_axi_gmem1_AWLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_row_loop/m_axi_gmem1_AWSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_row_loop/m_axi_gmem1_AWBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_row_loop/m_axi_gmem1_AWLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_row_loop/m_axi_gmem1_AWCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_row_loop/m_axi_gmem1_AWPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_row_loop/m_axi_gmem1_AWQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_row_loop/m_axi_gmem1_AWREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_row_loop/m_axi_gmem1_AWUSER' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_row_loop/m_axi_gmem1_WVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_row_loop/m_axi_gmem1_WDATA' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_row_loop/m_axi_gmem1_WSTRB' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_row_loop/m_axi_gmem1_WLAST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_row_loop/m_axi_gmem1_WID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_row_loop/m_axi_gmem1_WUSER' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_row_loop/m_axi_gmem1_BREADY' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_row_loop/m_axi_gmem2_AWVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_row_loop/m_axi_gmem2_AWADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_row_loop/m_axi_gmem2_AWID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_row_loop/m_axi_gmem2_AWLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_row_loop/m_axi_gmem2_AWSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_row_loop/m_axi_gmem2_AWBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_row_loop/m_axi_gmem2_AWLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_row_loop/m_axi_gmem2_AWCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_row_loop/m_axi_gmem2_AWPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_row_loop/m_axi_gmem2_AWQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_row_loop/m_axi_gmem2_AWREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_row_loop/m_axi_gmem2_AWUSER' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_row_loop/m_axi_gmem2_WVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_row_loop/m_axi_gmem2_WDATA' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_row_loop/m_axi_gmem2_WSTRB' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_row_loop/m_axi_gmem2_WLAST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_row_loop/m_axi_gmem2_WID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_row_loop/m_axi_gmem2_WUSER' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_row_loop/m_axi_gmem2_BREADY' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_row_loop/m_axi_gmem3_AWVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_row_loop/m_axi_gmem3_AWADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_row_loop/m_axi_gmem3_AWID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_row_loop/m_axi_gmem3_AWLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_row_loop/m_axi_gmem3_AWSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_row_loop/m_axi_gmem3_AWBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_row_loop/m_axi_gmem3_AWLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_row_loop/m_axi_gmem3_AWCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_row_loop/m_axi_gmem3_AWPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_row_loop/m_axi_gmem3_AWQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_row_loop/m_axi_gmem3_AWREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_row_loop/m_axi_gmem3_AWUSER' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_row_loop/m_axi_gmem3_WVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_row_loop/m_axi_gmem3_WDATA' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_row_loop/m_axi_gmem3_WSTRB' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_row_loop/m_axi_gmem3_WLAST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_row_loop/m_axi_gmem3_WID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_row_loop/m_axi_gmem3_WUSER' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_row_loop/m_axi_gmem3_BREADY' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_row_loop/m_axi_gmem4_AWVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_row_loop/m_axi_gmem4_AWADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_row_loop/m_axi_gmem4_AWID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_row_loop/m_axi_gmem4_AWLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_row_loop/m_axi_gmem4_AWSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_row_loop/m_axi_gmem4_AWBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_row_loop/m_axi_gmem4_AWLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_row_loop/m_axi_gmem4_AWCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_row_loop/m_axi_gmem4_AWPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_row_loop/m_axi_gmem4_AWQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_row_loop/m_axi_gmem4_AWREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_row_loop/m_axi_gmem4_AWUSER' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_row_loop/m_axi_gmem4_WVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_row_loop/m_axi_gmem4_WDATA' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_row_loop/m_axi_gmem4_WSTRB' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_row_loop/m_axi_gmem4_WLAST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_row_loop/m_axi_gmem4_WID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_row_loop/m_axi_gmem4_WUSER' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_row_loop/m_axi_gmem4_BREADY' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_row_loop/m_axi_gmem5_AWVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_row_loop/m_axi_gmem5_AWADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_row_loop/m_axi_gmem5_AWID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_row_loop/m_axi_gmem5_AWLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_row_loop/m_axi_gmem5_AWSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_row_loop/m_axi_gmem5_AWBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_row_loop/m_axi_gmem5_AWLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_row_loop/m_axi_gmem5_AWCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_row_loop/m_axi_gmem5_AWPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_row_loop/m_axi_gmem5_AWQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_row_loop/m_axi_gmem5_AWREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_row_loop/m_axi_gmem5_AWUSER' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_row_loop/m_axi_gmem5_WVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_row_loop/m_axi_gmem5_WDATA' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_row_loop/m_axi_gmem5_WSTRB' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_row_loop/m_axi_gmem5_WLAST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_row_loop/m_axi_gmem5_WID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_row_loop/m_axi_gmem5_WUSER' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_row_loop/m_axi_gmem5_BREADY' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_row_loop/m_axi_gmem6_AWVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_row_loop/m_axi_gmem6_AWADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_row_loop/m_axi_gmem6_AWID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_row_loop/m_axi_gmem6_AWLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_row_loop/m_axi_gmem6_AWSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_row_loop/m_axi_gmem6_AWBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_row_loop/m_axi_gmem6_AWLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_row_loop/m_axi_gmem6_AWCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_row_loop/m_axi_gmem6_AWPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_row_loop/m_axi_gmem6_AWQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_row_loop/m_axi_gmem6_AWREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_row_loop/m_axi_gmem6_AWUSER' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_row_loop/m_axi_gmem6_WVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_row_loop/m_axi_gmem6_WDATA' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_row_loop/m_axi_gmem6_WSTRB' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_row_loop/m_axi_gmem6_WLAST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_row_loop/m_axi_gmem6_WID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_row_loop/m_axi_gmem6_WUSER' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_row_loop/m_axi_gmem6_BREADY' to 0.
INFO: [RTGEN 206-100] Finished creating RTL model for 'dataflow_in_loop_row_loop'.
INFO: [RTMG 210-285] Implementing FIFO 's_01_U(spmm_hls_fifo_w388_d16_A)' using Vivado Default RAMs.
INFO: [RTMG 210-285] Implementing FIFO 's_12_U(spmm_hls_fifo_w388_d16_A)' using Vivado Default RAMs.
INFO: [RTMG 210-285] Implementing FIFO 's_23_U(spmm_hls_fifo_w388_d16_A)' using Vivado Default RAMs.
INFO: [RTMG 210-285] Implementing FIFO 's_34_U(spmm_hls_fifo_w388_d16_A)' using Vivado Default RAMs.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.17 seconds. CPU system time: 0.06 seconds. Elapsed time: 1.23 seconds; current allocated memory: 1.044 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'spmm_hls' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'spmm_hls/gmem0' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'spmm_hls/gmem1' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'spmm_hls/gmem2' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'spmm_hls/gmem3' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'spmm_hls/gmem4' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'spmm_hls/gmem5' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'spmm_hls/gmem6' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'spmm_hls/gmem7' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'spmm_hls/N' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'spmm_hls/M' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'spmm_hls/K' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'spmm_hls/nnz' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'spmm_hls/row_ptr' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'spmm_hls/col_idx' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'spmm_hls/a_val' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'spmm_hls/B1' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'spmm_hls/B2' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'spmm_hls/B3' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'spmm_hls/B4' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'spmm_hls/C' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'spmm_hls' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'N', 'M', 'K', 'nnz', 'row_ptr', 'col_idx', 'a_val', 'B1', 'B2', 'B3', 'B4', 'C' and 'return' to AXI-Lite port control.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem0_AWVALID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem0_AWVALID' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem0_AWREADY' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem0_AWADDR' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem0_AWADDR' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem0_AWID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem0_AWID' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem0_AWLEN' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem0_AWLEN' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem0_AWSIZE' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem0_AWSIZE' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem0_AWBURST' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem0_AWBURST' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem0_AWLOCK' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem0_AWLOCK' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem0_AWCACHE' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem0_AWCACHE' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem0_AWPROT' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem0_AWPROT' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem0_AWQOS' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem0_AWQOS' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem0_AWREGION' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem0_AWREGION' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem0_AWUSER' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem0_AWUSER' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem0_WVALID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem0_WVALID' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem0_WREADY' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem0_WDATA' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem0_WDATA' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem0_WSTRB' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem0_WSTRB' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem0_WLAST' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem0_WLAST' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem0_WID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem0_WID' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem0_WUSER' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem0_WUSER' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem0_ARVALID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem0_ARVALID' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem0_ARREADY' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem0_ARADDR' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem0_ARADDR' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem0_ARID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem0_ARID' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem0_ARLEN' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem0_ARLEN' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem0_ARSIZE' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem0_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem0_ARBURST' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem0_ARBURST' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem0_ARLOCK' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem0_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem0_ARCACHE' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem0_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem0_ARPROT' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem0_ARPROT' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem0_ARQOS' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem0_ARQOS' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem0_ARREGION' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem0_ARREGION' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem0_ARUSER' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem0_ARUSER' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem0_RVALID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem0_RREADY' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem0_RREADY' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem0_RDATA' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem0_RLAST' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem0_RID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem0_RUSER' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem0_RRESP' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem0_BVALID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem0_BREADY' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem0_BREADY' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem0_BRESP' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem0_BID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem0_BUSER' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem7_AWVALID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem7_AWVALID' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem7_AWREADY' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem7_AWADDR' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem7_AWADDR' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem7_AWID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem7_AWID' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem7_AWLEN' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem7_AWLEN' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem7_AWSIZE' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem7_AWSIZE' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem7_AWBURST' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem7_AWBURST' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem7_AWLOCK' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem7_AWLOCK' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem7_AWCACHE' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem7_AWCACHE' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem7_AWPROT' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem7_AWPROT' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem7_AWQOS' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem7_AWQOS' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem7_AWREGION' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem7_AWREGION' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem7_AWUSER' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem7_AWUSER' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem7_WVALID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem7_WVALID' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem7_WREADY' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem7_WDATA' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem7_WDATA' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem7_WSTRB' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem7_WSTRB' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem7_WLAST' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem7_WLAST' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem7_WID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem7_WID' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem7_WUSER' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem7_WUSER' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem7_ARVALID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem7_ARVALID' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem7_ARREADY' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem7_ARADDR' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2 (64-bit)
Tool Version Limit: 2019.12
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 4ns.
INFO: [HLS 200-1611] Setting target device to 'xcu280-fsvh2892-2L-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_latency=0
INFO: [HLS 200-1464] Running solution command: config_export -format=xo
INFO: [HLS 200-1464] Running solution command: config_export -output=build_fpga/spmm_hls.xo
INFO: [HLS 200-1510] Running: set_part xcu280-fsvh2892-2L-e 
INFO: [HLS 200-1510] Running: create_clock -period 4.0 -name default 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.01 seconds. CPU system time: 0.02 seconds. Elapsed time: 10.04 seconds; current allocated memory: 735.785 MB.
INFO: [HLS 200-10] Analyzing design file 'src/spmm_device_fpga.cpp' ... 
WARNING: [HLS 207-5558] Only for-loops and functions support the dataflow (src/spmm_device_fpga.cpp:204:9)
WARNING: [HLS 207-5558] Only for-loops and functions support the dataflow (src/spmm_device_fpga.cpp:220:9)
WARNING: [HLS 207-5558] Only for-loops and functions support the dataflow (src/spmm_device_fpga.cpp:250:9)
WARNING: [HLS 214-104] Only for-loops and functions support the dataflow (src/spmm_device_fpga.cpp:204:9)
WARNING: [HLS 214-104] Only for-loops and functions support the dataflow (src/spmm_device_fpga.cpp:220:9)
WARNING: [HLS 214-104] Only for-loops and functions support the dataflow (src/spmm_device_fpga.cpp:250:9)
WARNING: [HLS 214-109] As the loop counter is not increased by 1, the compiler may not successfully process the dataflow loop (src/spmm_device_fpga.cpp:311:29)
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body (src/spmm_device_fpga.cpp:313:46)
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body (src/spmm_device_fpga.cpp:314:19)
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body (src/spmm_device_fpga.cpp:314:29)
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body (src/spmm_device_fpga.cpp:315:19)
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body (src/spmm_device_fpga.cpp:315:29)
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body (src/spmm_device_fpga.cpp:316:19)
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body (src/spmm_device_fpga.cpp:316:29)
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body (src/spmm_device_fpga.cpp:317:19)
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body (src/spmm_device_fpga.cpp:317:29)
WARNING: [HLS 200-471] Dataflow form checks found 13 issue(s) in file src/spmm_device_fpga.cpp
WARNING: [HLS 207-5292] unused parameter 'row_ptr' (src/spmm_device_fpga.cpp:27:20)
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 3.47 seconds. CPU system time: 0.61 seconds. Elapsed time: 4.12 seconds; current allocated memory: 736.309 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-291] Loop 'VITIS_LOOP_121_3' is marked as complete unroll implied by the pipeline pragma (src/spmm_device_fpga.cpp:121:31)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_114_2' is marked as complete unroll implied by the pipeline pragma (src/spmm_device_fpga.cpp:114:31)
INFO: [HLS 214-291] Loop 'compare_all' is marked as complete unroll implied by the pipeline pragma (src/spmm_device_fpga.cpp:69:13)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_94_1' (src/spmm_device_fpga.cpp:94:22) in function 'set_tile_broadcast' completely with a factor of 4 (src/spmm_device_fpga.cpp:33:0)
INFO: [HLS 214-186] Unrolling loop 'compare_all' (src/spmm_device_fpga.cpp:69:13) in function 'set_tile_broadcast' completely with a factor of 4 (src/spmm_device_fpga.cpp:33:0)
INFO: [HLS 214-178] Inlining function 'write_to_Obuf(float*, float*, unsigned int, unsigned int)' into 'pu_kernel(hls::stream<TilePkt, 0>&, float const*, unsigned int)' (src/spmm_device_fpga.cpp:161:0)
INFO: [HLS 214-248] Applying array_partition to 'seen_y': Complete partitioning on dimension 1. (src/spmm_device_fpga.cpp:38:10)
INFO: [HLS 214-248] Applying array_partition to 'seen_v': Complete partitioning on dimension 1. (src/spmm_device_fpga.cpp:39:10)
INFO: [HLS 214-248] Applying array_partition to 's': Complete partitioning on dimension 1. (src/spmm_device_fpga.cpp:305:23)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 's_0' with compact=bit mode in 388-bits (src/spmm_device_fpga.cpp:305:23)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 's_1' with compact=bit mode in 388-bits (src/spmm_device_fpga.cpp:305:23)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 's_2' with compact=bit mode in 388-bits (src/spmm_device_fpga.cpp:305:23)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 's_3' with compact=bit mode in 388-bits (src/spmm_device_fpga.cpp:305:23)
INFO: [HLS 214-115] Multiple burst reads of variable length and bit width 32 in loop 'VITIS_LOOP_114_2'(src/spmm_device_fpga.cpp:114:31) has been inferred on bundle 'gmem6'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (src/spmm_device_fpga.cpp:114:31)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 4.07 seconds. CPU system time: 0.72 seconds. Elapsed time: 4.79 seconds; current allocated memory: 736.750 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 736.750 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.15 seconds. CPU system time: 0 seconds. Elapsed time: 0.15 seconds; current allocated memory: 738.602 MB.
INFO: [HLS 200-10] Checking synthesizability ...
WARNING: [SYNCHK 200-77] The top function 'spmm_hls' (src/spmm_device_fpga.cpp:264) has no outputs. Possible cause(s) are: (1) Output parameters are passed by value; (2) intended outputs (parameters or global variables) are never written; (3) there are infinite loops.
INFO: [SYNCHK 200-10] 0 error(s), 1 warning(s).
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.15 seconds. CPU system time: 0 seconds. Elapsed time: 0.15 seconds; current allocated memory: 740.207 MB.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'VITIS_LOOP_111_1' (src/spmm_device_fpga.cpp:111) in function 'dfm' for pipelining.
WARNING: [HLS 200-936] Cannot unroll loop 'VITIS_LOOP_114_2' (src/spmm_device_fpga.cpp:114) in function 'dfm': cannot completely unroll a loop with a variable trip count.
WARNING: [HLS 200-936] Cannot unroll loop 'VITIS_LOOP_121_3' (src/spmm_device_fpga.cpp:121) in function 'dfm': cannot completely unroll a loop with a variable trip count.
INFO: [XFORM 203-721] Extract dataflow region from loop row_loop (src/spmm_device_fpga.cpp:313)  of function 'spmm_hls'.
WARNING: [XFORM 203-713] Disabling dataflow-in-loop for loop row_loop at src/spmm_device_fpga.cpp:313 in function 'spmm_hls': cannot recognize loop index variable. The generated RTL may not be functionally correct. Please convert it into a for loop with a fixed iteration count.
INFO: [XFORM 203-712] Applying dataflow to function 'dataflow_in_loop_row_loop' (src/spmm_device_fpga.cpp:306:9), detected/extracted 5 process function(s): 
	 'set_tile_broadcast'
	 'pu_kernel'
	 'pu_kernel.1'
	 'pu_kernel.2'
	 'pu_kernel.3'.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (src/spmm_device_fpga.cpp:82:30) to (src/spmm_device_fpga.cpp:85:13) in function 'set_tile_broadcast'... converting 5 basic blocks.
INFO: [XFORM 203-11] Balancing expressions in function 'set_tile_broadcast' (src/spmm_device_fpga.cpp:38:13)...3 expression(s) balanced.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.43 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.45 seconds; current allocated memory: 765.016 MB.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_202_1' (src/spmm_device_fpga.cpp:192:21) in function 'pu_kernel.3' more than one sub loop.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_202_1' (src/spmm_device_fpga.cpp:192:21) in function 'pu_kernel.2' more than one sub loop.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_202_1' (src/spmm_device_fpga.cpp:192:21) in function 'pu_kernel.1' more than one sub loop.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_202_1' (src/spmm_device_fpga.cpp:192:21) in function 'pu_kernel' more than one sub loop.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_111_1' (src/spmm_device_fpga.cpp:111:28) in function 'dfm' more than one sub loop.
INFO: [HLS 200-472] Inferring partial write operation for 'pkt.v.value' (src/spmm_device_fpga.cpp:90:18)
INFO: [HLS 200-472] Inferring partial write operation for 'pkt.ref' (src/spmm_device_fpga.cpp:91:20)
INFO: [HLS 200-472] Inferring partial write operation for 'p.v.value' (src/spmm_device_fpga.cpp:178:20)
INFO: [HLS 200-472] Inferring partial write operation for 'tile.value' (src/spmm_device_fpga.cpp:183:10)
INFO: [HLS 200-472] Inferring partial write operation for 'tile_ref' (src/spmm_device_fpga.cpp:184:21)
INFO: [HLS 200-472] Inferring partial write operation for 'AU0' (src/spmm_device_fpga.cpp:197:9)
INFO: [HLS 200-472] Inferring partial write operation for 'AU0' (src/spmm_device_fpga.cpp:151:15)
INFO: [HLS 200-472] Inferring partial write operation for 'AU0' (src/spmm_device_fpga.cpp:237:9)
INFO: [HLS 200-472] Inferring partial write operation for 'AU0' (src/spmm_device_fpga.cpp:243:9)
INFO: [HLS 200-472] Inferring partial write operation for 'p.v.value' (src/spmm_device_fpga.cpp:178:20)
INFO: [HLS 200-472] Inferring partial write operation for 'tile.value' (src/spmm_device_fpga.cpp:183:10)
INFO: [HLS 200-472] Inferring partial write operation for 'tile_ref' (src/spmm_device_fpga.cpp:184:21)
INFO: [HLS 200-472] Inferring partial write operation for 'AU0' (src/spmm_device_fpga.cpp:197:9)
INFO: [HLS 200-472] Inferring partial write operation for 'AU0' (src/spmm_device_fpga.cpp:237:9)
INFO: [HLS 200-472] Inferring partial write operation for 'AU0' (src/spmm_device_fpga.cpp:243:9)
INFO: [HLS 200-472] Inferring partial write operation for 'p.v.value' (src/spmm_device_fpga.cpp:178:20)
INFO: [HLS 200-472] Inferring partial write operation for 'tile.value' (src/spmm_device_fpga.cpp:183:10)
INFO: [HLS 200-472] Inferring partial write operation for 'tile_ref' (src/spmm_device_fpga.cpp:184:21)
INFO: [HLS 200-472] Inferring partial write operation for 'AU0' (src/spmm_device_fpga.cpp:197:9)
INFO: [HLS 200-472] Inferring partial write operation for 'AU0' (src/spmm_device_fpga.cpp:237:9)
INFO: [HLS 200-472] Inferring partial write operation for 'AU0' (src/spmm_device_fpga.cpp:243:9)
INFO: [HLS 200-472] Inferring partial write operation for 'p.v.value' (src/spmm_device_fpga.cpp:178:20)
INFO: [HLS 200-472] Inferring partial write operation for 'tile.value' (src/spmm_device_fpga.cpp:183:10)
INFO: [HLS 200-472] Inferring partial write operation for 'tile_ref' (src/spmm_device_fpga.cpp:184:21)
INFO: [HLS 200-472] Inferring partial write operation for 'AU0' (src/spmm_device_fpga.cpp:197:9)
INFO: [HLS 200-472] Inferring partial write operation for 'AU0' (src/spmm_device_fpga.cpp:237:9)
INFO: [HLS 200-472] Inferring partial write operation for 'AU0' (src/spmm_device_fpga.cpp:243:9)
INFO: [HLS 200-472] Inferring partial write operation for 'res' (src/spmm_device_fpga.cpp:138:9)
INFO: [HLS 200-472] Inferring partial write operation for 'Dbuf' (src/spmm_device_fpga.cpp:116:17)
INFO: [HLS 200-472] Inferring partial write operation for 'tile_to_dbuf_begin' (src/spmm_device_fpga.cpp:118:35)
INFO: [HLS 200-472] Inferring partial write operation for 'tile_to_dbuf_begin' (src/spmm_device_fpga.cpp:122:67)
WARNING: [HLS 200-1449] Process pu_kernel has both a predecessor and reads an input from its caller (see the GUI dataflow viewer). This may lead to lower throughput. Consider copying this input via a predecessor process.
WARNING: [HLS 200-1449] Process pu_kernel.1 has both a predecessor and reads an input from its caller (see the GUI dataflow viewer). This may lead to lower throughput. Consider copying this input via a predecessor process.
WARNING: [HLS 200-1449] Process pu_kernel.2 has both a predecessor and reads an input from its caller (see the GUI dataflow viewer). This may lead to lower throughput. Consider copying this input via a predecessor process.
WARNING: [HLS 200-1449] Process pu_kernel.3 has both a predecessor and reads an input from its caller (see the GUI dataflow viewer). This may lead to lower throughput. Consider copying this input via a predecessor process.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.39 seconds. CPU system time: 0.11 seconds. Elapsed time: 0.51 seconds; current allocated memory: 1.108 GB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'spmm_hls' ...
WARNING: [SYN 201-103] Legalizing function name 'pu_kernel.1_Pipeline_pu_save_stream_into_pu' to 'pu_kernel_1_Pipeline_pu_save_stream_into_pu'.
WARNING: [SYN 201-103] Legalizing function name 'pu_kernel.1_Pipeline_init_au' to 'pu_kernel_1_Pipeline_init_au'.
WARNING: [SYN 201-103] Legalizing function name 'pu_kernel.1_Pipeline_VITIS_LOOP_148_138' to 'pu_kernel_1_Pipeline_VITIS_LOOP_148_138'.
WARNING: [SYN 201-103] Legalizing function name 'pu_kernel.1_Pipeline_VITIS_LOOP_148_1' to 'pu_kernel_1_Pipeline_VITIS_LOOP_148_1'.
WARNING: [SYN 201-103] Legalizing function name 'pu_kernel.1_Pipeline_VITIS_LOOP_241_3' to 'pu_kernel_1_Pipeline_VITIS_LOOP_241_3'.
WARNING: [SYN 201-103] Legalizing function name 'pu_kernel.1_Pipeline_VITIS_LOOP_235_2' to 'pu_kernel_1_Pipeline_VITIS_LOOP_235_2'.
WARNING: [SYN 201-103] Legalizing function name 'pu_kernel.1_Pipeline_VITIS_LOOP_148_139' to 'pu_kernel_1_Pipeline_VITIS_LOOP_148_139'.
WARNING: [SYN 201-103] Legalizing function name 'pu_kernel.1' to 'pu_kernel_1'.
WARNING: [SYN 201-103] Legalizing function name 'pu_kernel.2_Pipeline_pu_save_stream_into_pu' to 'pu_kernel_2_Pipeline_pu_save_stream_into_pu'.
WARNING: [SYN 201-103] Legalizing function name 'pu_kernel.2_Pipeline_init_au' to 'pu_kernel_2_Pipeline_init_au'.
WARNING: [SYN 201-103] Legalizing function name 'pu_kernel.2_Pipeline_VITIS_LOOP_148_136' to 'pu_kernel_2_Pipeline_VITIS_LOOP_148_136'.
WARNING: [SYN 201-103] Legalizing function name 'pu_kernel.2_Pipeline_VITIS_LOOP_148_1' to 'pu_kernel_2_Pipeline_VITIS_LOOP_148_1'.
WARNING: [SYN 201-103] Legalizing function name 'pu_kernel.2_Pipeline_VITIS_LOOP_241_3' to 'pu_kernel_2_Pipeline_VITIS_LOOP_241_3'.
WARNING: [SYN 201-103] Legalizing function name 'pu_kernel.2_Pipeline_VITIS_LOOP_235_2' to 'pu_kernel_2_Pipeline_VITIS_LOOP_235_2'.
WARNING: [SYN 201-103] Legalizing function name 'pu_kernel.2_Pipeline_VITIS_LOOP_148_137' to 'pu_kernel_2_Pipeline_VITIS_LOOP_148_137'.
WARNING: [SYN 201-103] Legalizing function name 'pu_kernel.2' to 'pu_kernel_2'.
WARNING: [SYN 201-103] Legalizing function name 'pu_kernel.3_Pipeline_pu_save_stream_into_pu' to 'pu_kernel_3_Pipeline_pu_save_stream_into_pu'.
WARNING: [SYN 201-103] Legalizing function name 'pu_kernel.3_Pipeline_init_au' to 'pu_kernel_3_Pipeline_init_au'.
WARNING: [SYN 201-103] Legalizing function name 'pu_kernel.3_Pipeline_VITIS_LOOP_148_134' to 'pu_kernel_3_Pipeline_VITIS_LOOP_148_134'.
WARNING: [SYN 201-103] Legalizing function name 'pu_kernel.3_Pipeline_VITIS_LOOP_148_1' to 'pu_kernel_3_Pipeline_VITIS_LOOP_148_1'.
WARNING: [SYN 201-103] Legalizing function name 'pu_kernel.3_Pipeline_VITIS_LOOP_241_3' to 'pu_kernel_3_Pipeline_VITIS_LOOP_241_3'.
WARNING: [SYN 201-103] Legalizing function name 'pu_kernel.3_Pipeline_VITIS_LOOP_235_2' to 'pu_kernel_3_Pipeline_VITIS_LOOP_235_2'.
WARNING: [SYN 201-103] Legalizing function name 'pu_kernel.3_Pipeline_VITIS_LOOP_148_135' to 'pu_kernel_3_Pipeline_VITIS_LOOP_148_135'.
WARNING: [SYN 201-103] Legalizing function name 'pu_kernel.3' to 'pu_kernel_3'.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'set_tile_broadcast_Pipeline_init_seen' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'init_seen'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, loop 'init_seen'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.09 seconds. CPU system time: 0.05 seconds. Elapsed time: 0.14 seconds; current allocated memory: 1.110 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 1.110 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'set_tile_broadcast_Pipeline_copy_tile_loop' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'copy_tile_loop'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 10, loop 'copy_tile_loop'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.1 seconds. CPU system time: 0 seconds. Elapsed time: 0.11 seconds; current allocated memory: 1.112 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.1 seconds. CPU system time: 0 seconds. Elapsed time: 0.11 seconds; current allocated memory: 1.112 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'set_tile_broadcast' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.2 seconds. CPU system time: 0 seconds. Elapsed time: 0.2 seconds; current allocated memory: 1.112 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.14 seconds. CPU system time: 0 seconds. Elapsed time: 0.14 seconds; current allocated memory: 1.112 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'pu_kernel_Pipeline_pu_save_stream_into_pu' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'tile_y'. Use bind_storage pragma to override this type.
INFO: [SCHED 204-61] Pipelining loop 'pu_save_stream_into_pu'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'pu_save_stream_into_pu'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.21 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.2 seconds; current allocated memory: 1.112 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 1.112 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dfm_Pipeline_VITIS_LOOP_114_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [SCHED 204-65] Unable to satisfy pipeline directive for function 'dfm_Pipeline_VITIS_LOOP_114_2': contains subloop(s) that are not unrolled.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_114_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'VITIS_LOOP_114_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.06 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.06 seconds; current allocated memory: 1.112 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 1.112 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dfm' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'tile_y'. Use bind_storage pragma to override this type.
WARNING: [SCHED 204-65] Unable to satisfy pipeline directive for loop 'VITIS_LOOP_111_1': contains subloop(s) that are not unrolled or flattened.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.1 seconds. CPU system time: 0 seconds. Elapsed time: 0.1 seconds; current allocated memory: 1.113 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.13 seconds. CPU system time: 0 seconds. Elapsed time: 0.13 seconds; current allocated memory: 1.113 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'pu_kernel_Pipeline_init_au' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'init_au'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, loop 'init_au'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.1 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.1 seconds; current allocated memory: 1.113 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 1.113 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'pu_comp' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_136_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 7, loop 'VITIS_LOOP_136_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 1.114 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 1.114 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'pu_kernel_Pipeline_VITIS_LOOP_148_140' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_148_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, loop 'VITIS_LOOP_148_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 1.114 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 1.114 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'pu_kernel_Pipeline_VITIS_LOOP_148_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_148_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, loop 'VITIS_LOOP_148_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 1.114 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 1.114 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'pu_kernel_Pipeline_VITIS_LOOP_241_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_241_3'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'VITIS_LOOP_241_3'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 1.114 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 1.114 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'pu_kernel_Pipeline_VITIS_LOOP_235_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_235_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 17, loop 'VITIS_LOOP_235_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.09 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.09 seconds; current allocated memory: 1.115 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.11 seconds. CPU system time: 0 seconds. Elapsed time: 0.11 seconds; current allocated memory: 1.115 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'pu_kernel_Pipeline_VITIS_LOOP_148_141' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_148_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, loop 'VITIS_LOOP_148_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.09 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.09 seconds; current allocated memory: 1.115 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 1.115 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'pu_kernel' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'tile_y'. Use bind_storage pragma to override this type.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.14 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.15 seconds; current allocated memory: 1.116 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.3 seconds. CPU system time: 0 seconds. Elapsed time: 0.3 seconds; current allocated memory: 1.116 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'pu_kernel_1_Pipeline_pu_save_stream_into_pu' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'tile_y'. Use bind_storage pragma to override this type.
INFO: [SCHED 204-61] Pipelining loop 'pu_save_stream_into_pu'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'pu_save_stream_into_pu'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.31 seconds. CPU system time: 0 seconds. Elapsed time: 0.31 seconds; current allocated memory: 1.116 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.05 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.05 seconds; current allocated memory: 1.116 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'pu_kernel_1_Pipeline_init_au' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'init_au'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, loop 'init_au'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 1.116 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.03 seconds; current allocated memory: 1.116 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'pu_kernel_1_Pipeline_VITIS_LOOP_148_138' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_148_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, loop 'VITIS_LOOP_148_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 1.117 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 1.117 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'pu_kernel_1_Pipeline_VITIS_LOOP_148_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_148_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, loop 'VITIS_LOOP_148_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 1.117 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 1.117 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'pu_kernel_1_Pipeline_VITIS_LOOP_241_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_241_3'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'VITIS_LOOP_241_3'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 1.117 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 1.117 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'pu_kernel_1_Pipeline_VITIS_LOOP_235_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_235_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 17, loop 'VITIS_LOOP_235_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.09 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.09 seconds; current allocated memory: 1.117 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.12 seconds. CPU system time: 0 seconds. Elapsed time: 0.12 seconds; current allocated memory: 1.117 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'pu_kernel_1_Pipeline_VITIS_LOOP_148_139' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_148_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, loop 'VITIS_LOOP_148_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.09 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.09 seconds; current allocated memory: 1.118 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.03 seconds; current allocated memory: 1.118 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'pu_kernel_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'tile_y'. Use bind_storage pragma to override this type.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.16 seconds. CPU system time: 0 seconds. Elapsed time: 0.16 seconds; current allocated memory: 1.118 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.3 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.31 seconds; current allocated memory: 1.118 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'pu_kernel_2_Pipeline_pu_save_stream_into_pu' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'tile_y'. Use bind_storage pragma to override this type.
INFO: [SCHED 204-61] Pipelining loop 'pu_save_stream_into_pu'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'pu_save_stream_into_pu'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.31 seconds. CPU system time: 0 seconds. Elapsed time: 0.31 seconds; current allocated memory: 1.119 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.04 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.05 seconds; current allocated memory: 1.119 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'pu_kernel_2_Pipeline_init_au' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'init_au'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, loop 'init_au'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 1.119 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 1.119 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'pu_kernel_2_Pipeline_VITIS_LOOP_148_136' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_148_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, loop 'VITIS_LOOP_148_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 1.119 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 1.119 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'pu_kernel_2_Pipeline_VITIS_LOOP_148_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_148_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, loop 'VITIS_LOOP_148_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 1.120 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.03 seconds; current allocated memory: 1.120 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'pu_kernel_2_Pipeline_VITIS_LOOP_241_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_241_3'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'VITIS_LOOP_241_3'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 1.120 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 1.120 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'pu_kernel_2_Pipeline_VITIS_LOOP_235_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_235_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 17, loop 'VITIS_LOOP_235_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.1 seconds. CPU system time: 0 seconds. Elapsed time: 0.1 seconds; current allocated memory: 1.120 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.12 seconds. CPU system time: 0 seconds. Elapsed time: 0.13 seconds; current allocated memory: 1.120 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'pu_kernel_2_Pipeline_VITIS_LOOP_148_137' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_148_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, loop 'VITIS_LOOP_148_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.11 seconds. CPU system time: 0 seconds. Elapsed time: 0.11 seconds; current allocated memory: 1.120 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.03 seconds; current allocated memory: 1.120 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'pu_kernel_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'tile_y'. Use bind_storage pragma to override this type.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.14 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.16 seconds; current allocated memory: 1.121 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.32 seconds. CPU system time: 0 seconds. Elapsed time: 0.32 seconds; current allocated memory: 1.121 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'pu_kernel_3_Pipeline_pu_save_stream_into_pu' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'tile_y'. Use bind_storage pragma to override this type.
INFO: [SCHED 204-61] Pipelining loop 'pu_save_stream_into_pu'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'pu_save_stream_into_pu'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.32 seconds. CPU system time: 0 seconds. Elapsed time: 0.32 seconds; current allocated memory: 1.122 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 1.122 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'pu_kernel_3_Pipeline_init_au' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'init_au'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, loop 'init_au'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 1.122 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 1.122 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'pu_kernel_3_Pipeline_VITIS_LOOP_148_134' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_148_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, loop 'VITIS_LOOP_148_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 1.122 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 1.122 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'pu_kernel_3_Pipeline_VITIS_LOOP_148_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_148_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, loop 'VITIS_LOOP_148_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.05 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.06 seconds; current allocated memory: 1.122 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 1.122 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'pu_kernel_3_Pipeline_VITIS_LOOP_241_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_241_3'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'VITIS_LOOP_241_3'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 1.122 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 1.122 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'pu_kernel_3_Pipeline_VITIS_LOOP_235_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_235_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 17, loop 'VITIS_LOOP_235_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.09 seconds. CPU system time: 0 seconds. Elapsed time: 0.11 seconds; current allocated memory: 1.123 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.14 seconds. CPU system time: 0 seconds. Elapsed time: 0.14 seconds; current allocated memory: 1.123 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'pu_kernel_3_Pipeline_VITIS_LOOP_148_135' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_148_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, loop 'VITIS_LOOP_148_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.11 seconds. CPU system time: 0 seconds. Elapsed time: 0.11 seconds; current allocated memory: 1.123 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 1.123 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'pu_kernel_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'tile_y'. Use bind_storage pragma to override this type.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.16 seconds. CPU system time: 0 seconds. Elapsed time: 0.16 seconds; current allocated memory: 1.124 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.32 seconds. CPU system time: 0 seconds. Elapsed time: 0.33 seconds; current allocated memory: 1.124 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dataflow_in_loop_row_loop' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.29 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.3 seconds; current allocated memory: 1.124 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.44 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.45 seconds; current allocated memory: 1.124 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'spmm_hls' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.26 seconds. CPU system time: 0 seconds. Elapsed time: 1.26 seconds; current allocated memory: 1.125 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.45 seconds. CPU system time: 0 seconds. Elapsed time: 0.45 seconds; current allocated memory: 1.125 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'set_tile_broadcast_Pipeline_init_seen' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'set_tile_broadcast_Pipeline_init_seen'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.27 seconds. CPU system time: 0 seconds. Elapsed time: 1.26 seconds; current allocated memory: 1.125 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'set_tile_broadcast_Pipeline_copy_tile_loop' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'set_tile_broadcast_Pipeline_copy_tile_loop' pipeline 'copy_tile_loop' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'set_tile_broadcast_Pipeline_copy_tile_loop'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.07 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.09 seconds; current allocated memory: 1.127 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'set_tile_broadcast' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'set_tile_broadcast'.
INFO: [RTMG 210-278] Implementing memory 'spmm_hls_set_tile_broadcast_pkt_v_value_RAM_AUTO_1R1W' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'spmm_hls_set_tile_broadcast_pkt_ref_RAM_AUTO_1R1W' using auto RAMs.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.41 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.42 seconds; current allocated memory: 1.130 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'pu_kernel_Pipeline_pu_save_stream_into_pu' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'pu_kernel_Pipeline_pu_save_stream_into_pu' pipeline 'pu_save_stream_into_pu' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'pu_kernel_Pipeline_pu_save_stream_into_pu'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.32 seconds. CPU system time: 0 seconds. Elapsed time: 0.31 seconds; current allocated memory: 1.131 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dfm_Pipeline_VITIS_LOOP_114_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'dfm_Pipeline_VITIS_LOOP_114_2' pipeline 'VITIS_LOOP_114_2' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'dfm_Pipeline_VITIS_LOOP_114_2/m_axi_gmem6_ARVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dfm_Pipeline_VITIS_LOOP_114_2/m_axi_gmem6_ARADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dfm_Pipeline_VITIS_LOOP_114_2/m_axi_gmem6_ARID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dfm_Pipeline_VITIS_LOOP_114_2/m_axi_gmem6_ARLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dfm_Pipeline_VITIS_LOOP_114_2/m_axi_gmem6_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dfm_Pipeline_VITIS_LOOP_114_2/m_axi_gmem6_ARBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dfm_Pipeline_VITIS_LOOP_114_2/m_axi_gmem6_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dfm_Pipeline_VITIS_LOOP_114_2/m_axi_gmem6_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dfm_Pipeline_VITIS_LOOP_114_2/m_axi_gmem6_ARPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dfm_Pipeline_VITIS_LOOP_114_2/m_axi_gmem6_ARQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dfm_Pipeline_VITIS_LOOP_114_2/m_axi_gmem6_ARREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dfm_Pipeline_VITIS_LOOP_114_2/m_axi_gmem6_ARUSER' to 0.
INFO: [RTGEN 206-100] Finished creating RTL model for 'dfm_Pipeline_VITIS_LOOP_114_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.14 seconds. CPU system time: 0 seconds. Elapsed time: 0.14 seconds; current allocated memory: 1.132 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dfm' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'mul_32s_30ns_32_2_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'dfm'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.1 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.1 seconds; current allocated memory: 1.133 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'pu_kernel_Pipeline_init_au' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'pu_kernel_Pipeline_init_au'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.18 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.17 seconds; current allocated memory: 1.135 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'pu_comp' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'pu_comp' pipeline 'VITIS_LOOP_136_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'pu_comp'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 1.136 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'pu_kernel_Pipeline_VITIS_LOOP_148_140' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'pu_kernel_Pipeline_VITIS_LOOP_148_140'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.1 seconds. CPU system time: 0 seconds. Elapsed time: 0.1 seconds; current allocated memory: 1.136 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'pu_kernel_Pipeline_VITIS_LOOP_148_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'pu_kernel_Pipeline_VITIS_LOOP_148_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 1.137 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'pu_kernel_Pipeline_VITIS_LOOP_241_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'pu_kernel_Pipeline_VITIS_LOOP_241_3' pipeline 'VITIS_LOOP_241_3' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'pu_kernel_Pipeline_VITIS_LOOP_241_3'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.07 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.07 seconds; current allocated memory: 1.138 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'pu_kernel_Pipeline_VITIS_LOOP_235_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'pu_kernel_Pipeline_VITIS_LOOP_235_2' pipeline 'VITIS_LOOP_235_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_7_full_dsp_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'pu_kernel_Pipeline_VITIS_LOOP_235_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 1.139 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'pu_kernel_Pipeline_VITIS_LOOP_148_141' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'pu_kernel_Pipeline_VITIS_LOOP_148_141'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.14 seconds. CPU system time: 0 seconds. Elapsed time: 0.14 seconds; current allocated memory: 1.139 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'pu_kernel' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'pu_kernel'.
INFO: [RTMG 210-278] Implementing memory 'spmm_hls_pu_kernel_Dbuf_RAM_2P_BRAM_1R1W' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'spmm_hls_pu_kernel_tile_value_RAM_AUTO_1R1W' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'spmm_hls_pu_kernel_tile_y_RAM_1WNR_AUTO_1R1W' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'spmm_hls_pu_kernel_tile_ref_RAM_AUTO_1R1W' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'spmm_hls_pu_kernel_tile_to_dbuf_begin_RAM_AUTO_1R1W' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'spmm_hls_pu_kernel_p_v_value_RAM_AUTO_1R1W' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'spmm_hls_pu_kernel_p_ref_RAM_AUTO_1R1W' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'spmm_hls_pu_kernel_resA_RAM_AUTO_1R1W' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'spmm_hls_pu_kernel_AU0_RAM_AUTO_1R1W' using auto RAMs.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.22 seconds. CPU system time: 0 seconds. Elapsed time: 0.23 seconds; current allocated memory: 1.142 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'pu_kernel_1_Pipeline_pu_save_stream_into_pu' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'pu_kernel_1_Pipeline_pu_save_stream_into_pu' pipeline 'pu_save_stream_into_pu' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'pu_kernel_1_Pipeline_pu_save_stream_into_pu'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.72 seconds. CPU system time: 0 seconds. Elapsed time: 0.73 seconds; current allocated memory: 1.144 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'pu_kernel_1_Pipeline_init_au' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'pu_kernel_1_Pipeline_init_au'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 1.145 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'pu_kernel_1_Pipeline_VITIS_LOOP_148_138' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'pu_kernel_1_Pipeline_VITIS_LOOP_148_138'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.06 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.06 seconds; current allocated memory: 1.146 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'pu_kernel_1_Pipeline_VITIS_LOOP_148_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'pu_kernel_1_Pipeline_VITIS_LOOP_148_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 1.146 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'pu_kernel_1_Pipeline_VITIS_LOOP_241_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'pu_kernel_1_Pipeline_VITIS_LOOP_241_3' pipeline 'VITIS_LOOP_241_3' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'pu_kernel_1_Pipeline_VITIS_LOOP_241_3'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 1.147 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'pu_kernel_1_Pipeline_VITIS_LOOP_235_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'pu_kernel_1_Pipeline_VITIS_LOOP_235_2' pipeline 'VITIS_LOOP_235_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_7_full_dsp_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'pu_kernel_1_Pipeline_VITIS_LOOP_235_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.09 seconds. CPU system time: 0 seconds. Elapsed time: 0.09 seconds; current allocated memory: 1.148 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'pu_kernel_1_Pipeline_VITIS_LOOP_148_139' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'pu_kernel_1_Pipeline_VITIS_LOOP_148_139'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.14 seconds. CPU system time: 0 seconds. Elapsed time: 0.14 seconds; current allocated memory: 1.149 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'pu_kernel_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'pu_kernel_1'.
INFO: [RTMG 210-278] Implementing memory 'spmm_hls_pu_kernel_1_tile_ref_RAM_AUTO_1R1W' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'spmm_hls_pu_kernel_1_resA_RAM_AUTO_1R1W' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'spmm_hls_pu_kernel_1_AU0_RAM_AUTO_1R1W' using auto RAMs.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.21 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.21 seconds; current allocated memory: 1.151 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'pu_kernel_2_Pipeline_pu_save_stream_into_pu' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'pu_kernel_2_Pipeline_pu_save_stream_into_pu' pipeline 'pu_save_stream_into_pu' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'pu_kernel_2_Pipeline_pu_save_stream_into_pu'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.71 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.72 seconds; current allocated memory: 1.153 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'pu_kernel_2_Pipeline_init_au' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'pu_kernel_2_Pipeline_init_au'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 1.154 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'pu_kernel_2_Pipeline_VITIS_LOOP_148_136' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'pu_kernel_2_Pipeline_VITIS_LOOP_148_136'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 1.155 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'pu_kernel_2_Pipeline_VITIS_LOOP_148_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'pu_kernel_2_Pipeline_VITIS_LOOP_148_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.06 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.06 seconds; current allocated memory: 1.155 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'pu_kernel_2_Pipeline_VITIS_LOOP_241_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'pu_kernel_2_Pipeline_VITIS_LOOP_241_3' pipeline 'VITIS_LOOP_241_3' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'pu_kernel_2_Pipeline_VITIS_LOOP_241_3'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.06 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.06 seconds; current allocated memory: 1.156 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'pu_kernel_2_Pipeline_VITIS_LOOP_235_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'pu_kernel_2_Pipeline_VITIS_LOOP_235_2' pipeline 'VITIS_LOOP_235_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_7_full_dsp_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'pu_kernel_2_Pipeline_VITIS_LOOP_235_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.09 seconds; current allocated memory: 1.157 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'pu_kernel_2_Pipeline_VITIS_LOOP_148_137' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'pu_kernel_2_Pipeline_VITIS_LOOP_148_137'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.14 seconds. CPU system time: 0 seconds. Elapsed time: 0.15 seconds; current allocated memory: 1.158 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'pu_kernel_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'pu_kernel_2'.
INFO: [RTMG 210-278] Implementing memory 'spmm_hls_pu_kernel_2_tile_ref_RAM_AUTO_1R1W' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'spmm_hls_pu_kernel_2_resA_RAM_AUTO_1R1W' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'spmm_hls_pu_kernel_2_AU0_RAM_AUTO_1R1W' using auto RAMs.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.19 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.21 seconds; current allocated memory: 1.160 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'pu_kernel_3_Pipeline_pu_save_stream_into_pu' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'pu_kernel_3_Pipeline_pu_save_stream_into_pu' pipeline 'pu_save_stream_into_pu' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'pu_kernel_3_Pipeline_pu_save_stream_into_pu'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.71 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.72 seconds; current allocated memory: 1.163 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'pu_kernel_3_Pipeline_init_au' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'pu_kernel_3_Pipeline_init_au'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.09 seconds. CPU system time: 0 seconds. Elapsed time: 0.09 seconds; current allocated memory: 1.163 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'pu_kernel_3_Pipeline_VITIS_LOOP_148_134' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'pu_kernel_3_Pipeline_VITIS_LOOP_148_134'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.06 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.06 seconds; current allocated memory: 1.164 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'pu_kernel_3_Pipeline_VITIS_LOOP_148_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'pu_kernel_3_Pipeline_VITIS_LOOP_148_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 1.165 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'pu_kernel_3_Pipeline_VITIS_LOOP_241_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'pu_kernel_3_Pipeline_VITIS_LOOP_241_3' pipeline 'VITIS_LOOP_241_3' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'pu_kernel_3_Pipeline_VITIS_LOOP_241_3'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 1.165 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'pu_kernel_3_Pipeline_VITIS_LOOP_235_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'pu_kernel_3_Pipeline_VITIS_LOOP_235_2' pipeline 'VITIS_LOOP_235_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_7_full_dsp_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'pu_kernel_3_Pipeline_VITIS_LOOP_235_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.09 seconds. CPU system time: 0 seconds. Elapsed time: 0.09 seconds; current allocated memory: 1.166 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'pu_kernel_3_Pipeline_VITIS_LOOP_148_135' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'pu_kernel_3_Pipeline_VITIS_LOOP_148_135'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.14 seconds. CPU system time: 0 seconds. Elapsed time: 0.14 seconds; current allocated memory: 1.167 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'pu_kernel_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'pu_kernel_3'.
INFO: [RTMG 210-278] Implementing memory 'spmm_hls_pu_kernel_3_tile_ref_RAM_AUTO_1R1W' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'spmm_hls_pu_kernel_3_resA_RAM_AUTO_1R1W' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'spmm_hls_pu_kernel_3_AU0_RAM_AUTO_1R1W' using auto RAMs.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.21 seconds. CPU system time: 0 seconds. Elapsed time: 0.22 seconds; current allocated memory: 1.169 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dataflow_in_loop_row_loop' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_row_loop/m_axi_gmem1_AWVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_row_loop/m_axi_gmem1_AWADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_row_loop/m_axi_gmem1_AWID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_row_loop/m_axi_gmem1_AWLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_row_loop/m_axi_gmem1_AWSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_row_loop/m_axi_gmem1_AWBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_row_loop/m_axi_gmem1_AWLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_row_loop/m_axi_gmem1_AWCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_row_loop/m_axi_gmem1_AWPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_row_loop/m_axi_gmem1_AWQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_row_loop/m_axi_gmem1_AWREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_row_loop/m_axi_gmem1_AWUSER' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_row_loop/m_axi_gmem1_WVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_row_loop/m_axi_gmem1_WDATA' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_row_loop/m_axi_gmem1_WSTRB' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_row_loop/m_axi_gmem1_WLAST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_row_loop/m_axi_gmem1_WID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_row_loop/m_axi_gmem1_WUSER' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_row_loop/m_axi_gmem1_BREADY' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_row_loop/m_axi_gmem2_AWVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_row_loop/m_axi_gmem2_AWADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_row_loop/m_axi_gmem2_AWID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_row_loop/m_axi_gmem2_AWLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_row_loop/m_axi_gmem2_AWSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_row_loop/m_axi_gmem2_AWBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_row_loop/m_axi_gmem2_AWLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_row_loop/m_axi_gmem2_AWCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_row_loop/m_axi_gmem2_AWPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_row_loop/m_axi_gmem2_AWQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_row_loop/m_axi_gmem2_AWREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_row_loop/m_axi_gmem2_AWUSER' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_row_loop/m_axi_gmem2_WVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_row_loop/m_axi_gmem2_WDATA' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_row_loop/m_axi_gmem2_WSTRB' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_row_loop/m_axi_gmem2_WLAST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_row_loop/m_axi_gmem2_WID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_row_loop/m_axi_gmem2_WUSER' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_row_loop/m_axi_gmem2_BREADY' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_row_loop/m_axi_gmem3_AWVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_row_loop/m_axi_gmem3_AWADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_row_loop/m_axi_gmem3_AWID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_row_loop/m_axi_gmem3_AWLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_row_loop/m_axi_gmem3_AWSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_row_loop/m_axi_gmem3_AWBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_row_loop/m_axi_gmem3_AWLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_row_loop/m_axi_gmem3_AWCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_row_loop/m_axi_gmem3_AWPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_row_loop/m_axi_gmem3_AWQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_row_loop/m_axi_gmem3_AWREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_row_loop/m_axi_gmem3_AWUSER' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_row_loop/m_axi_gmem3_WVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_row_loop/m_axi_gmem3_WDATA' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_row_loop/m_axi_gmem3_WSTRB' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_row_loop/m_axi_gmem3_WLAST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_row_loop/m_axi_gmem3_WID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_row_loop/m_axi_gmem3_WUSER' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_row_loop/m_axi_gmem3_BREADY' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_row_loop/m_axi_gmem4_AWVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_row_loop/m_axi_gmem4_AWADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_row_loop/m_axi_gmem4_AWID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_row_loop/m_axi_gmem4_AWLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_row_loop/m_axi_gmem4_AWSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_row_loop/m_axi_gmem4_AWBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_row_loop/m_axi_gmem4_AWLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_row_loop/m_axi_gmem4_AWCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_row_loop/m_axi_gmem4_AWPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_row_loop/m_axi_gmem4_AWQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_row_loop/m_axi_gmem4_AWREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_row_loop/m_axi_gmem4_AWUSER' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_row_loop/m_axi_gmem4_WVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_row_loop/m_axi_gmem4_WDATA' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_row_loop/m_axi_gmem4_WSTRB' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_row_loop/m_axi_gmem4_WLAST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_row_loop/m_axi_gmem4_WID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_row_loop/m_axi_gmem4_WUSER' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_row_loop/m_axi_gmem4_BREADY' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_row_loop/m_axi_gmem5_AWVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_row_loop/m_axi_gmem5_AWADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_row_loop/m_axi_gmem5_AWID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_row_loop/m_axi_gmem5_AWLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_row_loop/m_axi_gmem5_AWSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_row_loop/m_axi_gmem5_AWBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_row_loop/m_axi_gmem5_AWLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_row_loop/m_axi_gmem5_AWCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_row_loop/m_axi_gmem5_AWPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_row_loop/m_axi_gmem5_AWQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_row_loop/m_axi_gmem5_AWREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_row_loop/m_axi_gmem5_AWUSER' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_row_loop/m_axi_gmem5_WVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_row_loop/m_axi_gmem5_WDATA' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_row_loop/m_axi_gmem5_WSTRB' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_row_loop/m_axi_gmem5_WLAST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_row_loop/m_axi_gmem5_WID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_row_loop/m_axi_gmem5_WUSER' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_row_loop/m_axi_gmem5_BREADY' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_row_loop/m_axi_gmem6_AWVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_row_loop/m_axi_gmem6_AWADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_row_loop/m_axi_gmem6_AWID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_row_loop/m_axi_gmem6_AWLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_row_loop/m_axi_gmem6_AWSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_row_loop/m_axi_gmem6_AWBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_row_loop/m_axi_gmem6_AWLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_row_loop/m_axi_gmem6_AWCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_row_loop/m_axi_gmem6_AWPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_row_loop/m_axi_gmem6_AWQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_row_loop/m_axi_gmem6_AWREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_row_loop/m_axi_gmem6_AWUSER' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_row_loop/m_axi_gmem6_WVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_row_loop/m_axi_gmem6_WDATA' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_row_loop/m_axi_gmem6_WSTRB' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_row_loop/m_axi_gmem6_WLAST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_row_loop/m_axi_gmem6_WID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_row_loop/m_axi_gmem6_WUSER' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_row_loop/m_axi_gmem6_BREADY' to 0.
INFO: [RTGEN 206-100] Finished creating RTL model for 'dataflow_in_loop_row_loop'.
INFO: [RTMG 210-285] Implementing FIFO 's_01_U(spmm_hls_fifo_w388_d16_A)' using Vivado Default RAMs.
INFO: [RTMG 210-285] Implementing FIFO 's_12_U(spmm_hls_fifo_w388_d16_A)' using Vivado Default RAMs.
INFO: [RTMG 210-285] Implementing FIFO 's_23_U(spmm_hls_fifo_w388_d16_A)' using Vivado Default RAMs.
INFO: [RTMG 210-285] Implementing FIFO 's_34_U(spmm_hls_fifo_w388_d16_A)' using Vivado Default RAMs.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.44 seconds. CPU system time: 0.05 seconds. Elapsed time: 1.48 seconds; current allocated memory: 1.174 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'spmm_hls' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'spmm_hls/gmem0' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'spmm_hls/gmem1' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'spmm_hls/gmem2' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'spmm_hls/gmem3' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'spmm_hls/gmem4' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'spmm_hls/gmem5' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'spmm_hls/gmem6' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'spmm_hls/gmem7' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'spmm_hls/N' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'spmm_hls/M' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'spmm_hls/K' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'spmm_hls/nnz' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'spmm_hls/row_ptr' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'spmm_hls/col_idx' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'spmm_hls/a_val' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'spmm_hls/B1' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'spmm_hls/B2' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'spmm_hls/B3' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'spmm_hls/B4' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'spmm_hls/C' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'spmm_hls' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'N', 'M', 'K', 'nnz', 'row_ptr', 'col_idx', 'a_val', 'B1', 'B2', 'B3', 'B4', 'C' and 'return' to AXI-Lite port control.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem0_AWVALID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem0_AWVALID' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem0_AWREADY' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem0_AWADDR' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem0_AWADDR' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem0_AWID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem0_AWID' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem0_AWLEN' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem0_AWLEN' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem0_AWSIZE' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem0_AWSIZE' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem0_AWBURST' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem0_AWBURST' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem0_AWLOCK' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem0_AWLOCK' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem0_AWCACHE' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem0_AWCACHE' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem0_AWPROT' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem0_AWPROT' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem0_AWQOS' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem0_AWQOS' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem0_AWREGION' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem0_AWREGION' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem0_AWUSER' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem0_AWUSER' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem0_WVALID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem0_WVALID' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem0_WREADY' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem0_WDATA' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem0_WDATA' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem0_WSTRB' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem0_WSTRB' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem0_WLAST' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem0_WLAST' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem0_WID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem0_WID' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem0_WUSER' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem0_WUSER' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem0_ARVALID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem0_ARVALID' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem0_ARREADY' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem0_ARADDR' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem0_ARADDR' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem0_ARID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem0_ARID' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem0_ARLEN' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem0_ARLEN' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem0_ARSIZE' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem0_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem0_ARBURST' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem0_ARBURST' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem0_ARLOCK' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem0_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem0_ARCACHE' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem0_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem0_ARPROT' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem0_ARPROT' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem0_ARQOS' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem0_ARQOS' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem0_ARREGION' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem0_ARREGION' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem0_ARUSER' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem0_ARUSER' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem0_RVALID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem0_RREADY' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem0_RREADY' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem0_RDATA' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem0_RLAST' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem0_RID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem0_RUSER' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem0_RRESP' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem0_BVALID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem0_BREADY' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem0_BREADY' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem0_BRESP' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem0_BID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem0_BUSER' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem7_AWVALID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem7_AWVALID' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem7_AWREADY' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem7_AWADDR' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem7_AWADDR' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem7_AWID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem7_AWID' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem7_AWLEN' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem7_AWLEN' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem7_AWSIZE' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem7_AWSIZE' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem7_AWBURST' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem7_AWBURST' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem7_AWLOCK' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem7_AWLOCK' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem7_AWCACHE' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem7_AWCACHE' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem7_AWPROT' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem7_AWPROT' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem7_AWQOS' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem7_AWQOS' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem7_AWREGION' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem7_AWREGION' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem7_AWUSER' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem7_AWUSER' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem7_WVALID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem7_WVALID' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem7_WREADY' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem7_WDATA' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem7_WDATA' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem7_WSTRB' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem7_WSTRB' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem7_WLAST' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem7_WLAST' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem7_WID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem7_WID' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem7_WUSER' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem7_WUSER' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem7_ARVALID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem7_ARVALID' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem7_ARREADY' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem7_ARADDR' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem7_ARADDR' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem7_ARID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem7_ARID' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem7_ARLEN' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem7_ARLEN' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem7_ARSIZE' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem7_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem7_ARBURST' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem7_ARBURST' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem7_ARLOCK' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem7_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem7_ARCACHE' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem7_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem7_ARPROT' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem7_ARPROT' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem7_ARQOS' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem7_ARQOS' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem7_ARREGION' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem7_ARREGION' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem7_ARUSER' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem7_ARUSER' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem7_RVALID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem7_RREADY' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem7_RREADY' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem7_RDATA' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2 (64-bit)
Tool Version Limit: 2019.12
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 4ns.
INFO: [HLS 200-1611] Setting target device to 'xcu280-fsvh2892-2L-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_latency=0
INFO: [HLS 200-1464] Running solution command: config_export -format=xo
INFO: [HLS 200-1464] Running solution command: config_export -output=build_fpga/spmm_hls.xo
INFO: [HLS 200-1510] Running: set_part xcu280-fsvh2892-2L-e 
INFO: [HLS 200-1510] Running: create_clock -period 4.0 -name default 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.01 seconds. CPU system time: 0.02 seconds. Elapsed time: 10.04 seconds; current allocated memory: 732.820 MB.
INFO: [HLS 200-10] Analyzing design file 'src/spmm_device_fpga.cpp' ... 
WARNING: [HLS 207-5554] unexpected pragma parameter 'on' (src/spmm_device_fpga.cpp:155:20)
WARNING: [HLS 207-5554] unexpected pragma parameter 'on' (src/spmm_device_fpga.cpp:173:20)
WARNING: [HLS 207-5558] Only for-loops and functions support the dataflow (src/spmm_device_fpga.cpp:265:9)
WARNING: [HLS 207-5558] Only for-loops and functions support the dataflow (src/spmm_device_fpga.cpp:322:9)
WARNING: [HLS 214-104] Only for-loops and functions support the dataflow (src/spmm_device_fpga.cpp:265:9)
WARNING: [HLS 214-104] Only for-loops and functions support the dataflow (src/spmm_device_fpga.cpp:322:9)
WARNING: [HLS 200-471] Dataflow form checks found 2 issue(s) in file src/spmm_device_fpga.cpp
WARNING: [HLS 207-5292] unused parameter 'row_ptr' (src/spmm_device_fpga.cpp:27:20)
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 3.84 seconds. CPU system time: 0.63 seconds. Elapsed time: 4.49 seconds; current allocated memory: 733.289 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-291] Loop 'VITIS_LOOP_121_3' is marked as complete unroll implied by the pipeline pragma (src/spmm_device_fpga.cpp:121:31)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_114_2' is marked as complete unroll implied by the pipeline pragma (src/spmm_device_fpga.cpp:114:31)
INFO: [HLS 214-291] Loop 'compare_all' is marked as complete unroll implied by the pipeline pragma (src/spmm_device_fpga.cpp:69:13)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_94_1' (src/spmm_device_fpga.cpp:94:22) in function 'set_tile_broadcast' completely with a factor of 4 (src/spmm_device_fpga.cpp:33:0)
INFO: [HLS 214-186] Unrolling loop 'compare_all' (src/spmm_device_fpga.cpp:69:13) in function 'set_tile_broadcast' completely with a factor of 4 (src/spmm_device_fpga.cpp:33:0)
INFO: [HLS 214-178] Inlining function 'merge_into_one_AU(unsigned int, hls::stream<float, 0>&, hls::stream<float, 0>&, float*, int&, int)' into 'au_merge(hls::stream<float, 0>&, hls::stream<float, 0>&, unsigned int, unsigned int, float*, float*, int&, int&, int)' (src/spmm_device_fpga.cpp:192:0)
INFO: [HLS 214-178] Inlining function 'split_into_two_AU(hls::stream<float, 0>&, hls::stream<float, 0>&, unsigned int, unsigned int, float*, float*, int&, int&, int)' into 'au_merge(hls::stream<float, 0>&, hls::stream<float, 0>&, unsigned int, unsigned int, float*, float*, int&, int&, int)' (src/spmm_device_fpga.cpp:192:0)
INFO: [HLS 214-248] Applying array_partition to 'seen_y': Complete partitioning on dimension 1. (src/spmm_device_fpga.cpp:38:10)
INFO: [HLS 214-248] Applying array_partition to 'seen_v': Complete partitioning on dimension 1. (src/spmm_device_fpga.cpp:39:10)
INFO: [HLS 214-248] Applying array_partition to 's': Complete partitioning on dimension 1. (src/spmm_device_fpga.cpp:316:23)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 's_0' with compact=bit mode in 388-bits (src/spmm_device_fpga.cpp:316:23)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 's_1' with compact=bit mode in 388-bits (src/spmm_device_fpga.cpp:316:23)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 's_2' with compact=bit mode in 388-bits (src/spmm_device_fpga.cpp:316:23)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 's_3' with compact=bit mode in 388-bits (src/spmm_device_fpga.cpp:316:23)
INFO: [HLS 214-115] Multiple burst reads of variable length and bit width 32 in loop 'VITIS_LOOP_114_2'(src/spmm_device_fpga.cpp:114:31) has been inferred on bundle 'gmem3'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (src/spmm_device_fpga.cpp:114:31)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 4.32 seconds. CPU system time: 0.74 seconds. Elapsed time: 5.08 seconds; current allocated memory: 733.762 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 733.762 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 735.027 MB.
INFO: [HLS 200-10] Checking synthesizability ...
WARNING: [SYNCHK 200-77] The top function 'spmm_hls' (src/spmm_device_fpga.cpp:275) has no outputs. Possible cause(s) are: (1) Output parameters are passed by value; (2) intended outputs (parameters or global variables) are never written; (3) there are infinite loops.
INFO: [SYNCHK 200-10] 0 error(s), 1 warning(s).
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 735.801 MB.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_157_1' (src/spmm_device_fpga.cpp:157) in function 'au_merge' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_176_1' (src/spmm_device_fpga.cpp:176) in function 'au_merge' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_176_1' (src/spmm_device_fpga.cpp:176) in function 'au_merge' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_157_1' (src/spmm_device_fpga.cpp:157) in function 'au_merge' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_176_1' (src/spmm_device_fpga.cpp:176) in function 'au_merge' automatically.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'VITIS_LOOP_111_1' (src/spmm_device_fpga.cpp:111) in function 'dfm' for pipelining.
WARNING: [HLS 200-936] Cannot unroll loop 'VITIS_LOOP_114_2' (src/spmm_device_fpga.cpp:114) in function 'dfm': cannot completely unroll a loop with a variable trip count.
WARNING: [HLS 200-936] Cannot unroll loop 'VITIS_LOOP_121_3' (src/spmm_device_fpga.cpp:121) in function 'dfm': cannot completely unroll a loop with a variable trip count.
INFO: [XFORM 203-102] Automatically partitioning small array 'pkt.v.value' (src/spmm_device_fpga.cpp:45) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'pkt.v.y' (src/spmm_device_fpga.cpp:45) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'pkt.ref' (src/spmm_device_fpga.cpp:45) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'tile.value' (src/spmm_device_fpga.cpp:234) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'tile.y' (src/spmm_device_fpga.cpp:234) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'tile_ref' (src/spmm_device_fpga.cpp:235) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'tile_to_dbuf_begin' (src/spmm_device_fpga.cpp:236) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'p.v.value' (src/spmm_device_fpga.cpp:238) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'p.v.y' (src/spmm_device_fpga.cpp:238) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'p.ref' (src/spmm_device_fpga.cpp:238) completely based on array size.
INFO: [XFORM 203-101] Partitioning array 'pkt.v.value' (src/spmm_device_fpga.cpp:45) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'pkt.v.y' (src/spmm_device_fpga.cpp:45) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'pkt.ref' (src/spmm_device_fpga.cpp:45) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'tile.value' (src/spmm_device_fpga.cpp:234) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'tile.y' (src/spmm_device_fpga.cpp:234) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'tile_ref' (src/spmm_device_fpga.cpp:235) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'tile_to_dbuf_begin' (src/spmm_device_fpga.cpp:236) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'p.v.value' (src/spmm_device_fpga.cpp:238) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'p.v.y' (src/spmm_device_fpga.cpp:238) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'p.ref' (src/spmm_device_fpga.cpp:238) in dimension 1 completely.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (src/spmm_device_fpga.cpp:91:20) to (src/spmm_device_fpga.cpp:57:5) in function 'set_tile_broadcast'... converting 13 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (src/spmm_device_fpga.cpp:82:30) to (src/spmm_device_fpga.cpp:85:13) in function 'set_tile_broadcast'... converting 5 basic blocks.
INFO: [XFORM 203-11] Balancing expressions in function 'set_tile_broadcast' (src/spmm_device_fpga.cpp:38:13)...3 expression(s) balanced.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.33 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.34 seconds; current allocated memory: 759.543 MB.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_111_1' (src/spmm_device_fpga.cpp:111:28) in function 'dfm' more than one sub loop.
INFO: [HLS 200-472] Inferring partial write operation for 'AU0' (src/spmm_device_fpga.cpp:258:9)
INFO: [HLS 200-472] Inferring partial write operation for 'AU1' (src/spmm_device_fpga.cpp:259:16)
INFO: [HLS 200-472] Inferring partial write operation for 'Dbuf' (src/spmm_device_fpga.cpp:116:17)
INFO: [HLS 200-472] Inferring partial write operation for 'AU0' (src/spmm_device_fpga.cpp:158:15)
INFO: [HLS 200-472] Inferring partial write operation for 'AU0' (src/spmm_device_fpga.cpp:177:16)
INFO: [HLS 200-472] Inferring partial write operation for 'AU1' (src/spmm_device_fpga.cpp:178:16)
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.19 seconds. CPU system time: 0.06 seconds. Elapsed time: 0.25 seconds; current allocated memory: 897.723 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'spmm_hls' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'set_tile_broadcast_Pipeline_init_seen' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'init_seen'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, loop 'init_seen'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.05 seconds. CPU system time: 0.05 seconds. Elapsed time: 0.1 seconds; current allocated memory: 899.555 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 899.555 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'set_tile_broadcast_Pipeline_copy_tile_loop' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'copy_tile_loop'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 10, loop 'copy_tile_loop'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.14 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.14 seconds; current allocated memory: 901.480 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.13 seconds. CPU system time: 0 seconds. Elapsed time: 0.14 seconds; current allocated memory: 901.480 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'set_tile_broadcast' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.21 seconds. CPU system time: 0 seconds. Elapsed time: 0.21 seconds; current allocated memory: 901.480 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 901.480 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'pu_kernel_Pipeline_pu_save_stream_into_pu' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'pu_save_stream_into_pu'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, loop 'pu_save_stream_into_pu'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.18 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.19 seconds; current allocated memory: 902.043 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 902.043 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dfm_Pipeline_VITIS_LOOP_114_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [SCHED 204-65] Unable to satisfy pipeline directive for function 'dfm_Pipeline_VITIS_LOOP_114_2': contains subloop(s) that are not unrolled.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_114_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'VITIS_LOOP_114_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 902.375 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 902.375 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dfm' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [SCHED 204-65] Unable to satisfy pipeline directive for loop 'VITIS_LOOP_111_1': contains subloop(s) that are not unrolled or flattened.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.09 seconds. CPU system time: 0 seconds. Elapsed time: 0.09 seconds; current allocated memory: 903.453 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.09 seconds. CPU system time: 0 seconds. Elapsed time: 0.09 seconds; current allocated memory: 903.453 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'pu_kernel_Pipeline_init_au' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'init_au'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, loop 'init_au'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.08 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.09 seconds; current allocated memory: 903.453 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 903.453 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'pu_comp' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_136_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 7, loop 'VITIS_LOOP_136_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.07 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.06 seconds; current allocated memory: 903.730 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 903.730 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'au_merge_Pipeline_VITIS_LOOP_176_13' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_176_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 10, loop 'VITIS_LOOP_176_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.09 seconds. CPU system time: 0 seconds. Elapsed time: 0.1 seconds; current allocated memory: 904.070 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.1 seconds. CPU system time: 0 seconds. Elapsed time: 0.09 seconds; current allocated memory: 904.070 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'au_merge_Pipeline_VITIS_LOOP_157_12' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_157_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 17, loop 'VITIS_LOOP_157_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.13 seconds. CPU system time: 0 seconds. Elapsed time: 0.13 seconds; current allocated memory: 904.445 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.12 seconds. CPU system time: 0 seconds. Elapsed time: 0.11 seconds; current allocated memory: 904.445 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'au_merge_Pipeline_VITIS_LOOP_176_11' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_176_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 10, loop 'VITIS_LOOP_176_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.12 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.12 seconds; current allocated memory: 904.852 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.09 seconds. CPU system time: 0 seconds. Elapsed time: 0.1 seconds; current allocated memory: 904.852 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'au_merge_Pipeline_VITIS_LOOP_176_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_176_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 10, loop 'VITIS_LOOP_176_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.12 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.12 seconds; current allocated memory: 905.250 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.1 seconds. CPU system time: 0 seconds. Elapsed time: 0.1 seconds; current allocated memory: 905.250 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'au_merge_Pipeline_VITIS_LOOP_157_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_157_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 17, loop 'VITIS_LOOP_157_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.13 seconds. CPU system time: 0 seconds. Elapsed time: 0.13 seconds; current allocated memory: 905.719 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.11 seconds. CPU system time: 0 seconds. Elapsed time: 0.11 seconds; current allocated memory: 905.719 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'au_merge' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.09 seconds. CPU system time: 0 seconds. Elapsed time: 0.1 seconds; current allocated memory: 906.000 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 906.000 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'pu_kernel' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.17 seconds. CPU system time: 0 seconds. Elapsed time: 0.18 seconds; current allocated memory: 906.402 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.16 seconds. CPU system time: 0 seconds. Elapsed time: 0.16 seconds; current allocated memory: 906.402 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'spmm_hls' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.27 seconds. CPU system time: 0 seconds. Elapsed time: 0.27 seconds; current allocated memory: 907.113 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.4 seconds. CPU system time: 0 seconds. Elapsed time: 0.4 seconds; current allocated memory: 907.113 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'set_tile_broadcast_Pipeline_init_seen' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'set_tile_broadcast_Pipeline_init_seen'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.06 seconds. CPU system time: 0 seconds. Elapsed time: 1.06 seconds; current allocated memory: 907.180 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'set_tile_broadcast_Pipeline_copy_tile_loop' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'set_tile_broadcast_Pipeline_copy_tile_loop' pipeline 'copy_tile_loop' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'set_tile_broadcast_Pipeline_copy_tile_loop'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.09 seconds; current allocated memory: 909.535 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'set_tile_broadcast' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'set_tile_broadcast'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.54 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.54 seconds; current allocated memory: 913.754 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'pu_kernel_Pipeline_pu_save_stream_into_pu' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'mux_42_1_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mux_42_32_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'pu_kernel_Pipeline_pu_save_stream_into_pu'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.2 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.2 seconds; current allocated memory: 915.055 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dfm_Pipeline_VITIS_LOOP_114_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'dfm_Pipeline_VITIS_LOOP_114_2' pipeline 'VITIS_LOOP_114_2' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'dfm_Pipeline_VITIS_LOOP_114_2/m_axi_gmem3_ARVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dfm_Pipeline_VITIS_LOOP_114_2/m_axi_gmem3_ARADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dfm_Pipeline_VITIS_LOOP_114_2/m_axi_gmem3_ARID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dfm_Pipeline_VITIS_LOOP_114_2/m_axi_gmem3_ARLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dfm_Pipeline_VITIS_LOOP_114_2/m_axi_gmem3_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dfm_Pipeline_VITIS_LOOP_114_2/m_axi_gmem3_ARBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dfm_Pipeline_VITIS_LOOP_114_2/m_axi_gmem3_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dfm_Pipeline_VITIS_LOOP_114_2/m_axi_gmem3_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dfm_Pipeline_VITIS_LOOP_114_2/m_axi_gmem3_ARPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dfm_Pipeline_VITIS_LOOP_114_2/m_axi_gmem3_ARQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dfm_Pipeline_VITIS_LOOP_114_2/m_axi_gmem3_ARREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dfm_Pipeline_VITIS_LOOP_114_2/m_axi_gmem3_ARUSER' to 0.
INFO: [RTGEN 206-100] Finished creating RTL model for 'dfm_Pipeline_VITIS_LOOP_114_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.1 seconds. CPU system time: 0 seconds. Elapsed time: 0.11 seconds; current allocated memory: 916.797 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dfm' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'mul_32s_30ns_32_2_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mux_42_1_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mux_42_32_1_1': 4 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'dfm'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.1 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.1 seconds; current allocated memory: 918.391 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'pu_kernel_Pipeline_init_au' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'pu_kernel_Pipeline_init_au'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.17 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.17 seconds; current allocated memory: 920.246 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'pu_comp' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'pu_comp' pipeline 'VITIS_LOOP_136_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'pu_comp'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 920.980 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'au_merge_Pipeline_VITIS_LOOP_176_13' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'au_merge_Pipeline_VITIS_LOOP_176_13' pipeline 'VITIS_LOOP_176_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_7_full_dsp_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'au_merge_Pipeline_VITIS_LOOP_176_13'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.11 seconds. CPU system time: 0 seconds. Elapsed time: 0.1 seconds; current allocated memory: 922.090 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'au_merge_Pipeline_VITIS_LOOP_157_12' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'au_merge_Pipeline_VITIS_LOOP_157_12' pipeline 'VITIS_LOOP_157_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_7_full_dsp_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'au_merge_Pipeline_VITIS_LOOP_157_12'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.15 seconds. CPU system time: 0 seconds. Elapsed time: 0.15 seconds; current allocated memory: 923.293 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'au_merge_Pipeline_VITIS_LOOP_176_11' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'au_merge_Pipeline_VITIS_LOOP_176_11' pipeline 'VITIS_LOOP_176_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_7_full_dsp_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'au_merge_Pipeline_VITIS_LOOP_176_11'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.15 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.16 seconds; current allocated memory: 924.426 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'au_merge_Pipeline_VITIS_LOOP_176_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'au_merge_Pipeline_VITIS_LOOP_176_1' pipeline 'VITIS_LOOP_176_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_7_full_dsp_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'au_merge_Pipeline_VITIS_LOOP_176_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.16 seconds. CPU system time: 0 seconds. Elapsed time: 0.16 seconds; current allocated memory: 925.582 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'au_merge_Pipeline_VITIS_LOOP_157_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'au_merge_Pipeline_VITIS_LOOP_157_1' pipeline 'VITIS_LOOP_157_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_7_full_dsp_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'au_merge_Pipeline_VITIS_LOOP_157_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.16 seconds. CPU system time: 0 seconds. Elapsed time: 0.16 seconds; current allocated memory: 926.754 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'au_merge' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'au_merge'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.15 seconds. CPU system time: 0 seconds. Elapsed time: 0.15 seconds; current allocated memory: 928.223 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'pu_kernel' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'pu_kernel'.
INFO: [RTMG 210-278] Implementing memory 'spmm_hls_pu_kernel_Dbuf_RAM_2P_BRAM_1R1W' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'spmm_hls_pu_kernel_AU0_RAM_AUTO_1R1W' using auto RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'streamA_U(spmm_hls_fifo_w32_d61278_A)' using Vivado Default RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'streamB_U(spmm_hls_fifo_w32_d61278_A)' using Vivado Default RAMs.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.25 seconds. CPU system time: 0 seconds. Elapsed time: 0.24 seconds; current allocated memory: 930.594 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'spmm_hls' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'spmm_hls/gmem0' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'spmm_hls/gmem1' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'spmm_hls/gmem2' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'spmm_hls/gmem3' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'spmm_hls/gmem4' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'spmm_hls/gmem5' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'spmm_hls/gmem6' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'spmm_hls/gmem7' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'spmm_hls/N' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'spmm_hls/M' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'spmm_hls/K' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'spmm_hls/nnz' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'spmm_hls/row_ptr' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'spmm_hls/col_idx' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'spmm_hls/a_val' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'spmm_hls/B1' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'spmm_hls/B2' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'spmm_hls/B3' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'spmm_hls/B4' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'spmm_hls/C' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'spmm_hls' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'N', 'M', 'K', 'nnz', 'row_ptr', 'col_idx', 'a_val', 'B1', 'B2', 'B3', 'B4', 'C' to AXI-Lite port control.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem0_AWVALID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem0_AWVALID' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem0_AWREADY' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem0_AWADDR' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem0_AWADDR' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem0_AWID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem0_AWID' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem0_AWLEN' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem0_AWLEN' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem0_AWSIZE' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem0_AWSIZE' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem0_AWBURST' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem0_AWBURST' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem0_AWLOCK' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem0_AWLOCK' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem0_AWCACHE' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem0_AWCACHE' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem0_AWPROT' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem0_AWPROT' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem0_AWQOS' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem0_AWQOS' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem0_AWREGION' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem0_AWREGION' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem0_AWUSER' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem0_AWUSER' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem0_WVALID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem0_WVALID' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem0_WREADY' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem0_WDATA' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem0_WDATA' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem0_WSTRB' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem0_WSTRB' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem0_WLAST' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem0_WLAST' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem0_WID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem0_WID' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem0_WUSER' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem0_WUSER' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem0_ARVALID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem0_ARVALID' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem0_ARREADY' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem0_ARADDR' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem0_ARADDR' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem0_ARID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem0_ARID' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem0_ARLEN' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem0_ARLEN' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem0_ARSIZE' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem0_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem0_ARBURST' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem0_ARBURST' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem0_ARLOCK' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem0_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem0_ARCACHE' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem0_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem0_ARPROT' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem0_ARPROT' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem0_ARQOS' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem0_ARQOS' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem0_ARREGION' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem0_ARREGION' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem0_ARUSER' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem0_ARUSER' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem0_RVALID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem0_RREADY' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem0_RREADY' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem0_RDATA' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem0_RLAST' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem0_RID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem0_RUSER' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem0_RRESP' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem0_BVALID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem0_BREADY' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem0_BREADY' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem0_BRESP' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem0_BID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem0_BUSER' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem7_AWVALID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem7_AWVALID' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem7_AWREADY' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem7_AWADDR' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem7_AWADDR' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem7_AWID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem7_AWID' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem7_AWLEN' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem7_AWLEN' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem7_AWSIZE' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem7_AWSIZE' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem7_AWBURST' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem7_AWBURST' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem7_AWLOCK' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem7_AWLOCK' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem7_AWCACHE' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem7_AWCACHE' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem7_AWPROT' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem7_AWPROT' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem7_AWQOS' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem7_AWQOS' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem7_AWREGION' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem7_AWREGION' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem7_AWUSER' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem7_AWUSER' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem7_WVALID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem7_WVALID' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem7_WREADY' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem7_WDATA' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem7_WDATA' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem7_WSTRB' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem7_WSTRB' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem7_WLAST' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem7_WLAST' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem7_WID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem7_WID' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem7_WUSER' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem7_WUSER' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem7_ARVALID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem7_ARVALID' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem7_ARREADY' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem7_ARADDR' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem7_ARADDR' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem7_ARID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem7_ARID' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem7_ARLEN' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem7_ARLEN' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem7_ARSIZE' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem7_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem7_ARBURST' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem7_ARBURST' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem7_ARLOCK' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem7_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem7_ARCACHE' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem7_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem7_ARPROT' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem7_ARPROT' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem7_ARQOS' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem7_ARQOS' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem7_ARREGION' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem7_ARREGION' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem7_ARUSER' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem7_ARUSER' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem7_RVALID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem7_RREADY' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem7_RREADY' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem7_RDATA' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem7_RLAST' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem7_RID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem7_RUSER' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem7_RRESP' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem7_BVALID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem7_BREADY' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem7_BREADY' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem7_BRESP' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem7_BID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2 (64-bit)
Tool Version Limit: 2019.12
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2 (64-bit)
Tool Version Limit: 2019.12
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2 (64-bit)
Tool Version Limit: 2019.12
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 4ns.
INFO: [HLS 200-1611] Setting target device to 'xcu280-fsvh2892-2L-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_latency=0
INFO: [HLS 200-1464] Running solution command: config_export -format=xo
INFO: [HLS 200-1464] Running solution command: config_export -output=build_fpga/spmm_hls.xo
INFO: [HLS 200-1510] Running: set_part xcu280-fsvh2892-2L-e 
INFO: [HLS 200-1510] Running: create_clock -period 4.0 -name default 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.01 seconds. CPU system time: 0.01 seconds. Elapsed time: 10.03 seconds; current allocated memory: 732.820 MB.
INFO: [HLS 200-10] Analyzing design file 'src/spmm_device_fpga.cpp' ... 
WARNING: [HLS 207-5558] Only for-loops and functions support the dataflow (src/spmm_device_fpga.cpp:78:9)
WARNING: [HLS 214-104] Only for-loops and functions support the dataflow (src/spmm_device_fpga.cpp:78:9)
WARNING: [HLS 200-471] Dataflow form checks found 1 issue(s) in file src/spmm_device_fpga.cpp
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 3.66 seconds. CPU system time: 0.56 seconds. Elapsed time: 4.23 seconds; current allocated memory: 732.820 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-178] Inlining function 'unpack_pcoo(ap_uint<64>)' into 'load_stream_to_buffer(hls::stream<ap_uint<64>, 0>&, PCOO*)' (src/spmm_device_fpga.cpp:27:0)
INFO: [HLS 214-178] Inlining function 'load_stream_to_buffer(hls::stream<ap_uint<64>, 0>&, PCOO*)' into 'spmm_hls' (src/spmm_device_fpga.cpp:43:0)
INFO: [HLS 214-248] Applying array_partition to 'buf0': Complete partitioning on dimension 1. (src/spmm_device_fpga.cpp:56:7)
INFO: [HLS 214-248] Applying array_partition to 'buf1': Complete partitioning on dimension 1. (src/spmm_device_fpga.cpp:57:10)
INFO: [HLS 214-115] Multiple burst reads of variable length and bit width 64 in loop 'VITIS_LOOP_18_1'(src/spmm_device_fpga.cpp:18:19) has been inferred on bundle 'gmem0'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (src/spmm_device_fpga.cpp:18:19)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 3.88 seconds. CPU system time: 0.69 seconds. Elapsed time: 4.59 seconds; current allocated memory: 733.215 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 733.215 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.05 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.06 seconds; current allocated memory: 740.531 MB.
INFO: [HLS 200-10] Checking synthesizability ...
WARNING: [SYNCHK 200-77] The top function 'load_stream_to_buffer' (src/spmm_device_fpga.cpp:24) has no outputs. Possible cause(s) are: (1) Output parameters are passed by value; (2) intended outputs (parameters or global variables) are never written; (3) there are infinite loops.
INFO: [SYNCHK 200-10] 0 error(s), 1 warning(s).
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.11 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.12 seconds; current allocated memory: 750.453 MB.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.15 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.18 seconds; current allocated memory: 782.246 MB.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_80_1' (src/spmm_device_fpga.cpp:80:34) in function 'spmm_hls'.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.1 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.11 seconds; current allocated memory: 808.125 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'spmm_hls' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'load_A_Pipeline_VITIS_LOOP_18_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_18_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'VITIS_LOOP_18_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.06 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.09 seconds; current allocated memory: 808.125 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 808.125 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'load_A' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.03 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.05 seconds; current allocated memory: 808.125 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 808.125 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'spmm_hls_Pipeline_VITIS_LOOP_80_1_VITIS_LOOP_28_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_80_1_VITIS_LOOP_28_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'VITIS_LOOP_80_1_VITIS_LOOP_28_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 808.125 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 808.125 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'spmm_hls' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.04 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.04 seconds; current allocated memory: 808.125 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 808.125 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'load_A_Pipeline_VITIS_LOOP_18_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'load_A_Pipeline_VITIS_LOOP_18_1' pipeline 'VITIS_LOOP_18_1' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'load_A_Pipeline_VITIS_LOOP_18_1/m_axi_gmem0_ARVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_A_Pipeline_VITIS_LOOP_18_1/m_axi_gmem0_ARADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_A_Pipeline_VITIS_LOOP_18_1/m_axi_gmem0_ARID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_A_Pipeline_VITIS_LOOP_18_1/m_axi_gmem0_ARLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_A_Pipeline_VITIS_LOOP_18_1/m_axi_gmem0_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_A_Pipeline_VITIS_LOOP_18_1/m_axi_gmem0_ARBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_A_Pipeline_VITIS_LOOP_18_1/m_axi_gmem0_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_A_Pipeline_VITIS_LOOP_18_1/m_axi_gmem0_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_A_Pipeline_VITIS_LOOP_18_1/m_axi_gmem0_ARPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_A_Pipeline_VITIS_LOOP_18_1/m_axi_gmem0_ARQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_A_Pipeline_VITIS_LOOP_18_1/m_axi_gmem0_ARREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_A_Pipeline_VITIS_LOOP_18_1/m_axi_gmem0_ARUSER' to 0.
INFO: [RTGEN 206-100] Finished creating RTL model for 'load_A_Pipeline_VITIS_LOOP_18_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 808.125 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'load_A' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'load_A'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 808.125 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'spmm_hls_Pipeline_VITIS_LOOP_80_1_VITIS_LOOP_28_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'spmm_hls_Pipeline_VITIS_LOOP_80_1_VITIS_LOOP_28_1' pipeline 'VITIS_LOOP_80_1_VITIS_LOOP_28_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'spmm_hls_Pipeline_VITIS_LOOP_80_1_VITIS_LOOP_28_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.05 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.06 seconds; current allocated memory: 808.125 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'spmm_hls' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'spmm_hls/gmem0' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'spmm_hls/gmem1' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'spmm_hls/A' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'spmm_hls/nnz' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'spmm_hls/B' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'spmm_hls/M' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'spmm_hls/K' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'spmm_hls' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'A', 'nnz', 'M', 'K' and 'return' to AXI-Lite port control.
INFO: [RTGEN 206-100] Bundling port 'B' to AXI-Lite port control_r.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem1_AWVALID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem1_AWVALID' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem1_AWREADY' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem1_AWADDR' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem1_AWADDR' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem1_AWID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem1_AWID' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem1_AWLEN' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem1_AWLEN' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem1_AWSIZE' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem1_AWSIZE' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem1_AWBURST' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem1_AWBURST' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem1_AWLOCK' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem1_AWLOCK' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem1_AWCACHE' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem1_AWCACHE' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem1_AWPROT' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem1_AWPROT' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem1_AWQOS' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem1_AWQOS' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem1_AWREGION' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem1_AWREGION' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem1_AWUSER' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem1_AWUSER' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem1_WVALID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem1_WVALID' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem1_WREADY' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem1_WDATA' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem1_WDATA' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem1_WSTRB' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem1_WSTRB' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem1_WLAST' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem1_WLAST' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem1_WID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem1_WID' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem1_WUSER' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem1_WUSER' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem1_ARVALID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem1_ARVALID' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem1_ARREADY' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem1_ARADDR' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem1_ARADDR' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem1_ARID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem1_ARID' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem1_ARLEN' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem1_ARLEN' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem1_ARSIZE' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem1_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem1_ARBURST' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem1_ARBURST' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem1_ARLOCK' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem1_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem1_ARCACHE' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem1_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem1_ARPROT' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem1_ARPROT' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem1_ARQOS' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem1_ARQOS' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem1_ARREGION' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem1_ARREGION' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem1_ARUSER' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem1_ARUSER' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem1_RVALID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem1_RREADY' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem1_RREADY' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem1_RDATA' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem1_RLAST' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem1_RID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem1_RUSER' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem1_RRESP' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem1_BVALID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem1_BREADY' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem1_BREADY' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem1_BRESP' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem1_BID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem1_BUSER' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2 (64-bit)
Tool Version Limit: 2019.12
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 4ns.
INFO: [HLS 200-1611] Setting target device to 'xcu280-fsvh2892-2L-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_latency=0
INFO: [HLS 200-1464] Running solution command: config_export -format=xo
INFO: [HLS 200-1464] Running solution command: config_export -output=build_fpga/spmm_hls.xo
INFO: [HLS 200-1510] Running: set_part xcu280-fsvh2892-2L-e 
INFO: [HLS 200-1510] Running: create_clock -period 4.0 -name default 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.01 seconds. CPU system time: 0.02 seconds. Elapsed time: 10.04 seconds; current allocated memory: 735.781 MB.
INFO: [HLS 200-10] Analyzing design file 'src/spmm_device_fpga.cpp' ... 
WARNING: [HLS 207-5558] Only for-loops and functions support the dataflow (src/spmm_device_fpga.cpp:79:9)
WARNING: [HLS 214-104] Only for-loops and functions support the dataflow (src/spmm_device_fpga.cpp:79:9)
WARNING: [HLS 200-471] Dataflow form checks found 1 issue(s) in file src/spmm_device_fpga.cpp
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 3.62 seconds. CPU system time: 0.58 seconds. Elapsed time: 4.21 seconds; current allocated memory: 735.781 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-131] Inlining function 'load_stream_to_buffer(hls::stream<ap_uint<64>, 0>&, PCOO*)' into 'spmm_hls' (src/spmm_device_fpga.cpp:83:13)
INFO: [HLS 214-178] Inlining function 'unpack_pcoo(ap_uint<64>)' into 'spmm_hls' (src/spmm_device_fpga.cpp:44:0)
INFO: [HLS 214-248] Applying array_partition to 'buf0': Complete partitioning on dimension 1. (src/spmm_device_fpga.cpp:57:7)
INFO: [HLS 214-248] Applying array_partition to 'buf1': Complete partitioning on dimension 1. (src/spmm_device_fpga.cpp:58:10)
INFO: [HLS 214-115] Multiple burst reads of variable length and bit width 64 in loop 'VITIS_LOOP_18_1'(src/spmm_device_fpga.cpp:18:19) has been inferred on bundle 'gmem0'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (src/spmm_device_fpga.cpp:18:19)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 3.75 seconds. CPU system time: 0.57 seconds. Elapsed time: 4.34 seconds; current allocated memory: 736.180 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 736.180 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.05 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.06 seconds; current allocated memory: 743.492 MB.
INFO: [HLS 200-10] Checking synthesizability ...
WARNING: [SYNCHK 200-77] The top function 'load_stream_to_buffer' (src/spmm_device_fpga.cpp:24) has no outputs. Possible cause(s) are: (1) Output parameters are passed by value; (2) intended outputs (parameters or global variables) are never written; (3) there are infinite loops.
INFO: [SYNCHK 200-10] 0 error(s), 1 warning(s).
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.11 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.13 seconds; current allocated memory: 753.414 MB.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.16 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.19 seconds; current allocated memory: 785.352 MB.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_81_1' (src/spmm_device_fpga.cpp:81:34) in function 'spmm_hls'.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.11 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.12 seconds; current allocated memory: 810.488 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'spmm_hls' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'load_A_Pipeline_VITIS_LOOP_18_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_18_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'VITIS_LOOP_18_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.05 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.08 seconds; current allocated memory: 810.488 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 810.488 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'load_A' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 810.488 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 810.488 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'spmm_hls_Pipeline_VITIS_LOOP_81_1_VITIS_LOOP_29_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_81_1_VITIS_LOOP_29_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'VITIS_LOOP_81_1_VITIS_LOOP_29_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 810.488 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 810.488 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'spmm_hls' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 810.488 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 810.488 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'load_A_Pipeline_VITIS_LOOP_18_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'load_A_Pipeline_VITIS_LOOP_18_1' pipeline 'VITIS_LOOP_18_1' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'load_A_Pipeline_VITIS_LOOP_18_1/m_axi_gmem0_ARVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_A_Pipeline_VITIS_LOOP_18_1/m_axi_gmem0_ARADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_A_Pipeline_VITIS_LOOP_18_1/m_axi_gmem0_ARID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_A_Pipeline_VITIS_LOOP_18_1/m_axi_gmem0_ARLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_A_Pipeline_VITIS_LOOP_18_1/m_axi_gmem0_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_A_Pipeline_VITIS_LOOP_18_1/m_axi_gmem0_ARBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_A_Pipeline_VITIS_LOOP_18_1/m_axi_gmem0_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_A_Pipeline_VITIS_LOOP_18_1/m_axi_gmem0_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_A_Pipeline_VITIS_LOOP_18_1/m_axi_gmem0_ARPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_A_Pipeline_VITIS_LOOP_18_1/m_axi_gmem0_ARQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_A_Pipeline_VITIS_LOOP_18_1/m_axi_gmem0_ARREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_A_Pipeline_VITIS_LOOP_18_1/m_axi_gmem0_ARUSER' to 0.
INFO: [RTGEN 206-100] Finished creating RTL model for 'load_A_Pipeline_VITIS_LOOP_18_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 810.488 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'load_A' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'load_A'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 810.488 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'spmm_hls_Pipeline_VITIS_LOOP_81_1_VITIS_LOOP_29_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'spmm_hls_Pipeline_VITIS_LOOP_81_1_VITIS_LOOP_29_1' pipeline 'VITIS_LOOP_81_1_VITIS_LOOP_29_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'spmm_hls_Pipeline_VITIS_LOOP_81_1_VITIS_LOOP_29_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 810.824 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'spmm_hls' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'spmm_hls/gmem0' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'spmm_hls/gmem1' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'spmm_hls/A' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'spmm_hls/nnz' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'spmm_hls/B' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'spmm_hls/M' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'spmm_hls/K' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'spmm_hls' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'A', 'nnz', 'M', 'K' and 'return' to AXI-Lite port control.
INFO: [RTGEN 206-100] Bundling port 'B' to AXI-Lite port control_r.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem1_AWVALID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem1_AWVALID' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem1_AWREADY' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem1_AWADDR' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem1_AWADDR' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem1_AWID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem1_AWID' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem1_AWLEN' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem1_AWLEN' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem1_AWSIZE' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem1_AWSIZE' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem1_AWBURST' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem1_AWBURST' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem1_AWLOCK' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem1_AWLOCK' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem1_AWCACHE' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem1_AWCACHE' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem1_AWPROT' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem1_AWPROT' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem1_AWQOS' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem1_AWQOS' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem1_AWREGION' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem1_AWREGION' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem1_AWUSER' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem1_AWUSER' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem1_WVALID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem1_WVALID' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem1_WREADY' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem1_WDATA' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem1_WDATA' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem1_WSTRB' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem1_WSTRB' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem1_WLAST' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem1_WLAST' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem1_WID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem1_WID' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem1_WUSER' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem1_WUSER' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem1_ARVALID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem1_ARVALID' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem1_ARREADY' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem1_ARADDR' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem1_ARADDR' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem1_ARID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem1_ARID' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem1_ARLEN' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem1_ARLEN' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem1_ARSIZE' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem1_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem1_ARBURST' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem1_ARBURST' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem1_ARLOCK' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem1_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem1_ARCACHE' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem1_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem1_ARPROT' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem1_ARPROT' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem1_ARQOS' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem1_ARQOS' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem1_ARREGION' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem1_ARREGION' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem1_ARUSER' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem1_ARUSER' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem1_RVALID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem1_RREADY' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem1_RREADY' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem1_RDATA' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem1_RLAST' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem1_RID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem1_RUSER' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem1_RRESP' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem1_BVALID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem1_BREADY' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem1_BREADY' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem1_BRESP' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem1_BID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem1_BUSER' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2 (64-bit)
Tool Version Limit: 2019.12
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 4ns.
INFO: [HLS 200-1611] Setting target device to 'xcu280-fsvh2892-2L-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_latency=0
INFO: [HLS 200-1464] Running solution command: config_export -format=xo
INFO: [HLS 200-1464] Running solution command: config_export -output=build_fpga/spmm_hls.xo
INFO: [HLS 200-1510] Running: set_part xcu280-fsvh2892-2L-e 
INFO: [HLS 200-1510] Running: create_clock -period 4.0 -name default 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0.02 seconds. Elapsed time: 10.03 seconds; current allocated memory: 732.820 MB.
INFO: [HLS 200-10] Analyzing design file 'src/spmm_device_fpga.cpp' ... 
WARNING: [HLS 207-5558] Only for-loops and functions support the dataflow (src/spmm_device_fpga.cpp:80:9)
WARNING: [HLS 214-104] Only for-loops and functions support the dataflow (src/spmm_device_fpga.cpp:80:9)
WARNING: [HLS 200-471] Dataflow form checks found 1 issue(s) in file src/spmm_device_fpga.cpp
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 3.52 seconds. CPU system time: 0.6 seconds. Elapsed time: 4.14 seconds; current allocated memory: 732.820 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-131] Inlining function 'load_stream_to_buffer(hls::stream<ap_uint<64>, 0>&, PCOO*)' into 'spmm_hls' (src/spmm_device_fpga.cpp:84:13)
INFO: [HLS 214-178] Inlining function 'unpack_pcoo(ap_uint<64>)' into 'spmm_hls' (src/spmm_device_fpga.cpp:45:0)
INFO: [HLS 214-248] Applying array_partition to 'buf0': Complete partitioning on dimension 1. (src/spmm_device_fpga.cpp:58:7)
INFO: [HLS 214-248] Applying array_partition to 'buf1': Complete partitioning on dimension 1. (src/spmm_device_fpga.cpp:59:10)
INFO: [HLS 214-115] Multiple burst reads of variable length and bit width 64 in loop 'VITIS_LOOP_18_1'(src/spmm_device_fpga.cpp:18:19) has been inferred on bundle 'gmem0'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (src/spmm_device_fpga.cpp:18:19)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 3.79 seconds. CPU system time: 0.55 seconds. Elapsed time: 4.34 seconds; current allocated memory: 733.215 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 733.215 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 740.531 MB.
INFO: [HLS 200-10] Checking synthesizability ...
WARNING: [SYNCHK 200-77] The top function 'load_stream_to_buffer' (src/spmm_device_fpga.cpp:24) has no outputs. Possible cause(s) are: (1) Output parameters are passed by value; (2) intended outputs (parameters or global variables) are never written; (3) there are infinite loops.
INFO: [SYNCHK 200-10] 0 error(s), 1 warning(s).
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.1 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.12 seconds; current allocated memory: 750.453 MB.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.15 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.18 seconds; current allocated memory: 782.375 MB.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_82_1' (src/spmm_device_fpga.cpp:82:34) in function 'spmm_hls'.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.1 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.12 seconds; current allocated memory: 808.129 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'spmm_hls' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'load_A_Pipeline_VITIS_LOOP_18_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_18_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'VITIS_LOOP_18_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.06 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.1 seconds; current allocated memory: 808.129 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.02 seconds; current allocated memory: 808.129 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'load_A' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 808.129 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 808.129 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'spmm_hls_Pipeline_VITIS_LOOP_82_1_read_data_loop' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_82_1_read_data_loop'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'VITIS_LOOP_82_1_read_data_loop'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 808.129 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 808.129 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'spmm_hls' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 808.129 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 808.129 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'load_A_Pipeline_VITIS_LOOP_18_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'load_A_Pipeline_VITIS_LOOP_18_1' pipeline 'VITIS_LOOP_18_1' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'load_A_Pipeline_VITIS_LOOP_18_1/m_axi_gmem0_ARVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_A_Pipeline_VITIS_LOOP_18_1/m_axi_gmem0_ARADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_A_Pipeline_VITIS_LOOP_18_1/m_axi_gmem0_ARID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_A_Pipeline_VITIS_LOOP_18_1/m_axi_gmem0_ARLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_A_Pipeline_VITIS_LOOP_18_1/m_axi_gmem0_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_A_Pipeline_VITIS_LOOP_18_1/m_axi_gmem0_ARBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_A_Pipeline_VITIS_LOOP_18_1/m_axi_gmem0_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_A_Pipeline_VITIS_LOOP_18_1/m_axi_gmem0_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_A_Pipeline_VITIS_LOOP_18_1/m_axi_gmem0_ARPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_A_Pipeline_VITIS_LOOP_18_1/m_axi_gmem0_ARQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_A_Pipeline_VITIS_LOOP_18_1/m_axi_gmem0_ARREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_A_Pipeline_VITIS_LOOP_18_1/m_axi_gmem0_ARUSER' to 0.
INFO: [RTGEN 206-100] Finished creating RTL model for 'load_A_Pipeline_VITIS_LOOP_18_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 808.129 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'load_A' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'load_A'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 808.129 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'spmm_hls_Pipeline_VITIS_LOOP_82_1_read_data_loop' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'spmm_hls_Pipeline_VITIS_LOOP_82_1_read_data_loop' pipeline 'VITIS_LOOP_82_1_read_data_loop' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'spmm_hls_Pipeline_VITIS_LOOP_82_1_read_data_loop'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.05 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.06 seconds; current allocated memory: 808.129 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'spmm_hls' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'spmm_hls/gmem0' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'spmm_hls/gmem1' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'spmm_hls/A' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'spmm_hls/nnz' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'spmm_hls/B' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'spmm_hls/M' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'spmm_hls/K' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'spmm_hls' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'A', 'nnz', 'M', 'K' and 'return' to AXI-Lite port control.
INFO: [RTGEN 206-100] Bundling port 'B' to AXI-Lite port control_r.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem1_AWVALID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem1_AWVALID' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem1_AWREADY' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem1_AWADDR' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem1_AWADDR' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem1_AWID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem1_AWID' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem1_AWLEN' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem1_AWLEN' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem1_AWSIZE' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem1_AWSIZE' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem1_AWBURST' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem1_AWBURST' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem1_AWLOCK' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem1_AWLOCK' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem1_AWCACHE' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem1_AWCACHE' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem1_AWPROT' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem1_AWPROT' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem1_AWQOS' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem1_AWQOS' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem1_AWREGION' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem1_AWREGION' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem1_AWUSER' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem1_AWUSER' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem1_WVALID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem1_WVALID' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem1_WREADY' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem1_WDATA' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem1_WDATA' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem1_WSTRB' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem1_WSTRB' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem1_WLAST' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem1_WLAST' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem1_WID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem1_WID' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem1_WUSER' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem1_WUSER' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem1_ARVALID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem1_ARVALID' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem1_ARREADY' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem1_ARADDR' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem1_ARADDR' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem1_ARID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem1_ARID' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem1_ARLEN' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem1_ARLEN' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem1_ARSIZE' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem1_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem1_ARBURST' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem1_ARBURST' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem1_ARLOCK' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem1_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem1_ARCACHE' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem1_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem1_ARPROT' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem1_ARPROT' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem1_ARQOS' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem1_ARQOS' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem1_ARREGION' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem1_ARREGION' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem1_ARUSER' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem1_ARUSER' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem1_RVALID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem1_RREADY' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem1_RREADY' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem1_RDATA' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem1_RLAST' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem1_RID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem1_RUSER' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem1_RRESP' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem1_BVALID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem1_BREADY' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem1_BREADY' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem1_BRESP' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem1_BID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem1_BUSER' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2 (64-bit)
Tool Version Limit: 2019.12
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 4ns.
INFO: [HLS 200-1611] Setting target device to 'xcu280-fsvh2892-2L-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_latency=0
INFO: [HLS 200-1464] Running solution command: config_export -format=xo
INFO: [HLS 200-1464] Running solution command: config_export -output=build_fpga/spmm_hls.xo
INFO: [HLS 200-1510] Running: set_part xcu280-fsvh2892-2L-e 
INFO: [HLS 200-1510] Running: create_clock -period 4.0 -name default 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.02 seconds. CPU system time: 0.01 seconds. Elapsed time: 10.04 seconds; current allocated memory: 735.781 MB.
INFO: [HLS 200-10] Analyzing design file 'src/spmm_device_fpga.cpp' ... 
WARNING: [HLS 207-5558] Only for-loops and functions support the dataflow (src/spmm_device_fpga.cpp:113:9)
WARNING: [HLS 214-104] Only for-loops and functions support the dataflow (src/spmm_device_fpga.cpp:113:9)
WARNING: [HLS 200-471] Dataflow form checks found 1 issue(s) in file src/spmm_device_fpga.cpp
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 3.76 seconds. CPU system time: 0.64 seconds. Elapsed time: 4.42 seconds; current allocated memory: 735.781 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-131] Inlining function 'load_stream_to_buffer(hls::stream<ap_uint<64>, 0>&, PCOO*)' into 'spmm_hls' (src/spmm_device_fpga.cpp:117:13)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_52_3' is marked as complete unroll implied by the pipeline pragma (src/spmm_device_fpga.cpp:52:26)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_60_4' is marked as complete unroll implied by the pipeline pragma (src/spmm_device_fpga.cpp:60:30)
INFO: [HLS 214-178] Inlining function 'unpack_pcoo(ap_uint<64>)' into 'spmm_hls' (src/spmm_device_fpga.cpp:76:0)
INFO: [HLS 214-178] Inlining function 'load_dense_accoding_A(PCOO*, float*, int*, ap_uint<32> const*, int)' into 'spmm_hls' (src/spmm_device_fpga.cpp:76:0)
INFO: [HLS 214-248] Applying array_partition to 'buf0': Complete partitioning on dimension 1. (src/spmm_device_fpga.cpp:89:7)
INFO: [HLS 214-248] Applying array_partition to 'buf1': Complete partitioning on dimension 1. (src/spmm_device_fpga.cpp:90:10)
INFO: [HLS 214-248] Applying array_partition to 'map_buf': Complete partitioning on dimension 1. (src/spmm_device_fpga.cpp:93:6)
INFO: [HLS 214-115] Multiple burst reads of variable length and bit width 64 in loop 'VITIS_LOOP_18_1'(src/spmm_device_fpga.cpp:18:19) has been inferred on bundle 'gmem0'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (src/spmm_device_fpga.cpp:18:19)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 3.98 seconds. CPU system time: 0.58 seconds. Elapsed time: 4.56 seconds; current allocated memory: 736.234 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 736.234 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.06 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.08 seconds; current allocated memory: 744.176 MB.
INFO: [HLS 200-10] Checking synthesizability ...
WARNING: [SYNCHK 200-77] The top function 'load_dense_accoding_A' (src/spmm_device_fpga.cpp:37) has no outputs. Possible cause(s) are: (1) Output parameters are passed by value; (2) intended outputs (parameters or global variables) are never written; (3) there are infinite loops.
INFO: [SYNCHK 200-10] 0 error(s), 1 warning(s).
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.11 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.13 seconds; current allocated memory: 753.754 MB.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'VITIS_LOOP_49_2' (src/spmm_device_fpga.cpp:51) in function 'spmm_hls' for pipelining.
WARNING: [HLS 200-932] Cannot unroll loop 'VITIS_LOOP_52_3' (src/spmm_device_fpga.cpp:52) in function 'spmm_hls' completely: variable loop bound.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (src/spmm_device_fpga.cpp:50:9) to (src/spmm_device_fpga.cpp:52:26) in function 'spmm_hls'... converting 4 basic blocks.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.27 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.28 seconds; current allocated memory: 786.059 MB.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_49_2' (src/spmm_device_fpga.cpp:51:11) in function 'spmm_hls' the outer loop is not a perfect loop because there is nontrivial logic before entering the inner loop.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_115_1' (src/spmm_device_fpga.cpp:103:10) in function 'spmm_hls' more than one sub loop.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.15 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.16 seconds; current allocated memory: 820.352 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'spmm_hls' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'load_A_Pipeline_VITIS_LOOP_18_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_18_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'VITIS_LOOP_18_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.07 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.11 seconds; current allocated memory: 821.602 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 821.602 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'load_A' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 821.789 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 821.789 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'spmm_hls_Pipeline_read_data_loop' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'read_data_loop'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'read_data_loop'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.13 seconds. CPU system time: 0 seconds. Elapsed time: 0.13 seconds; current allocated memory: 824.270 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 824.270 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'spmm_hls_Pipeline_VITIS_LOOP_52_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [SCHED 204-65] Unable to satisfy pipeline directive for function 'spmm_hls_Pipeline_VITIS_LOOP_52_3': contains subloop(s) that are not unrolled.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_52_3'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, loop 'VITIS_LOOP_52_3'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 824.270 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 824.270 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'spmm_hls' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [SCHED 204-67] Unable to satisfy pipeline directive for loop 'VITIS_LOOP_49_2': contains subfunction 'spmm_hls_Pipeline_VITIS_LOOP_52_3' which is not pipelined.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.13 seconds. CPU system time: 0 seconds. Elapsed time: 0.14 seconds; current allocated memory: 825.992 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.09 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.09 seconds; current allocated memory: 825.992 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'load_A_Pipeline_VITIS_LOOP_18_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'load_A_Pipeline_VITIS_LOOP_18_1' pipeline 'VITIS_LOOP_18_1' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'load_A_Pipeline_VITIS_LOOP_18_1/m_axi_gmem0_ARVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_A_Pipeline_VITIS_LOOP_18_1/m_axi_gmem0_ARADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_A_Pipeline_VITIS_LOOP_18_1/m_axi_gmem0_ARID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_A_Pipeline_VITIS_LOOP_18_1/m_axi_gmem0_ARLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_A_Pipeline_VITIS_LOOP_18_1/m_axi_gmem0_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_A_Pipeline_VITIS_LOOP_18_1/m_axi_gmem0_ARBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_A_Pipeline_VITIS_LOOP_18_1/m_axi_gmem0_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_A_Pipeline_VITIS_LOOP_18_1/m_axi_gmem0_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_A_Pipeline_VITIS_LOOP_18_1/m_axi_gmem0_ARPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_A_Pipeline_VITIS_LOOP_18_1/m_axi_gmem0_ARQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_A_Pipeline_VITIS_LOOP_18_1/m_axi_gmem0_ARREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_A_Pipeline_VITIS_LOOP_18_1/m_axi_gmem0_ARUSER' to 0.
INFO: [RTGEN 206-100] Finished creating RTL model for 'load_A_Pipeline_VITIS_LOOP_18_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.12 seconds. CPU system time: 0 seconds. Elapsed time: 0.12 seconds; current allocated memory: 825.992 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'load_A' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'load_A'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 825.992 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'spmm_hls_Pipeline_read_data_loop' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'spmm_hls_Pipeline_read_data_loop' pipeline 'read_data_loop' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'spmm_hls_Pipeline_read_data_loop'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.09 seconds; current allocated memory: 827.492 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'spmm_hls_Pipeline_VITIS_LOOP_52_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'spmm_hls_Pipeline_VITIS_LOOP_52_3'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.25 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.27 seconds; current allocated memory: 831.973 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'spmm_hls' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'spmm_hls/gmem0' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'spmm_hls/gmem1' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'spmm_hls/A' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'spmm_hls/nnz' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'spmm_hls/B' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'spmm_hls/M' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'spmm_hls/K' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'spmm_hls' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'A', 'nnz', 'M', 'K' to AXI-Lite port control.
INFO: [RTGEN 206-100] Bundling port 'B' to AXI-Lite port control_r.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem1_AWVALID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem1_AWVALID' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem1_AWREADY' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem1_AWADDR' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem1_AWADDR' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem1_AWID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem1_AWID' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem1_AWLEN' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem1_AWLEN' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem1_AWSIZE' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem1_AWSIZE' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem1_AWBURST' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem1_AWBURST' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem1_AWLOCK' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem1_AWLOCK' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem1_AWCACHE' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem1_AWCACHE' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem1_AWPROT' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem1_AWPROT' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem1_AWQOS' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem1_AWQOS' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem1_AWREGION' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem1_AWREGION' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem1_AWUSER' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem1_AWUSER' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem1_WVALID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem1_WVALID' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem1_WREADY' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem1_WDATA' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem1_WDATA' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem1_WSTRB' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem1_WSTRB' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem1_WLAST' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem1_WLAST' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem1_WID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem1_WID' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem1_WUSER' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem1_WUSER' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem1_ARVALID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem1_ARVALID' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem1_ARREADY' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem1_ARADDR' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem1_ARADDR' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem1_ARID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem1_ARID' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem1_ARLEN' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem1_ARLEN' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem1_ARSIZE' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem1_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem1_ARBURST' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem1_ARBURST' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem1_ARLOCK' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem1_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem1_ARCACHE' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem1_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem1_ARPROT' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem1_ARPROT' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem1_ARQOS' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem1_ARQOS' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem1_ARREGION' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2 (64-bit)
Tool Version Limit: 2019.12
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 4ns.
INFO: [HLS 200-1611] Setting target device to 'xcu280-fsvh2892-2L-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_latency=0
INFO: [HLS 200-1464] Running solution command: config_export -format=xo
INFO: [HLS 200-1464] Running solution command: config_export -output=build_fpga/spmm_hls.xo
INFO: [HLS 200-1510] Running: set_part xcu280-fsvh2892-2L-e 
INFO: [HLS 200-1510] Running: create_clock -period 4.0 -name default 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.01 seconds. CPU system time: 0.01 seconds. Elapsed time: 10.04 seconds; current allocated memory: 732.820 MB.
INFO: [HLS 200-10] Analyzing design file 'src/spmm_device_fpga.cpp' ... 
WARNING: [HLS 207-5558] Only for-loops and functions support the dataflow (src/spmm_device_fpga.cpp:113:9)
WARNING: [HLS 214-104] Only for-loops and functions support the dataflow (src/spmm_device_fpga.cpp:113:9)
WARNING: [HLS 200-471] Dataflow form checks found 1 issue(s) in file src/spmm_device_fpga.cpp
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 3.8 seconds. CPU system time: 0.6 seconds. Elapsed time: 4.41 seconds; current allocated memory: 732.820 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-131] Inlining function 'load_stream_to_buffer(hls::stream<ap_uint<64>, 0>&, PCOO*)' into 'spmm_hls' (src/spmm_device_fpga.cpp:117:13)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_52_3' is marked as complete unroll implied by the pipeline pragma (src/spmm_device_fpga.cpp:52:26)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_60_4' is marked as complete unroll implied by the pipeline pragma (src/spmm_device_fpga.cpp:60:30)
INFO: [HLS 214-178] Inlining function 'unpack_pcoo(ap_uint<64>)' into 'spmm_hls' (src/spmm_device_fpga.cpp:76:0)
INFO: [HLS 214-178] Inlining function 'load_dense_accoding_A(PCOO*, float*, int*, ap_uint<32> const*, int)' into 'spmm_hls' (src/spmm_device_fpga.cpp:76:0)
INFO: [HLS 214-248] Applying array_partition to 'buf0': Complete partitioning on dimension 1. (src/spmm_device_fpga.cpp:89:7)
INFO: [HLS 214-248] Applying array_partition to 'buf1': Complete partitioning on dimension 1. (src/spmm_device_fpga.cpp:90:10)
INFO: [HLS 214-248] Applying array_partition to 'map_buf': Complete partitioning on dimension 1. (src/spmm_device_fpga.cpp:93:6)
INFO: [HLS 214-115] Multiple burst reads of variable length and bit width 64 in loop 'VITIS_LOOP_18_1'(src/spmm_device_fpga.cpp:18:19) has been inferred on bundle 'gmem0'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (src/spmm_device_fpga.cpp:18:19)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 3.94 seconds. CPU system time: 0.61 seconds. Elapsed time: 4.55 seconds; current allocated memory: 733.270 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 733.270 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.07 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.08 seconds; current allocated memory: 741.211 MB.
INFO: [HLS 200-10] Checking synthesizability ...
WARNING: [SYNCHK 200-77] The top function 'load_dense_accoding_A' (src/spmm_device_fpga.cpp:37) has no outputs. Possible cause(s) are: (1) Output parameters are passed by value; (2) intended outputs (parameters or global variables) are never written; (3) there are infinite loops.
INFO: [SYNCHK 200-10] 0 error(s), 1 warning(s).
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.13 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.14 seconds; current allocated memory: 750.781 MB.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'VITIS_LOOP_49_2' (src/spmm_device_fpga.cpp:51) in function 'spmm_hls' for pipelining.
WARNING: [HLS 200-932] Cannot unroll loop 'VITIS_LOOP_52_3' (src/spmm_device_fpga.cpp:52) in function 'spmm_hls' completely: variable loop bound.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (src/spmm_device_fpga.cpp:50:9) to (src/spmm_device_fpga.cpp:52:26) in function 'spmm_hls'... converting 4 basic blocks.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.28 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.28 seconds; current allocated memory: 783.469 MB.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_49_2' (src/spmm_device_fpga.cpp:51:11) in function 'spmm_hls' the outer loop is not a perfect loop because there is nontrivial logic before entering the inner loop.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_115_1' (src/spmm_device_fpga.cpp:103:10) in function 'spmm_hls' more than one sub loop.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.14 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.17 seconds; current allocated memory: 817.387 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'spmm_hls' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'load_A_Pipeline_VITIS_LOOP_18_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_18_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'VITIS_LOOP_18_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.07 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.1 seconds; current allocated memory: 818.633 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 818.633 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'load_A' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 818.824 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 818.824 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'spmm_hls_Pipeline_read_data_loop' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'read_data_loop'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'read_data_loop'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.13 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.13 seconds; current allocated memory: 820.422 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.04 seconds; current allocated memory: 820.422 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'spmm_hls_Pipeline_VITIS_LOOP_52_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [SCHED 204-65] Unable to satisfy pipeline directive for function 'spmm_hls_Pipeline_VITIS_LOOP_52_3': contains subloop(s) that are not unrolled.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_52_3'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, loop 'VITIS_LOOP_52_3'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 820.422 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 820.422 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'spmm_hls' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [SCHED 204-67] Unable to satisfy pipeline directive for loop 'VITIS_LOOP_49_2': contains subfunction 'spmm_hls_Pipeline_VITIS_LOOP_52_3' which is not pipelined.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.14 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.13 seconds; current allocated memory: 823.000 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.09 seconds. CPU system time: 0 seconds. Elapsed time: 0.09 seconds; current allocated memory: 823.000 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'load_A_Pipeline_VITIS_LOOP_18_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'load_A_Pipeline_VITIS_LOOP_18_1' pipeline 'VITIS_LOOP_18_1' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'load_A_Pipeline_VITIS_LOOP_18_1/m_axi_gmem0_ARVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_A_Pipeline_VITIS_LOOP_18_1/m_axi_gmem0_ARADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_A_Pipeline_VITIS_LOOP_18_1/m_axi_gmem0_ARID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_A_Pipeline_VITIS_LOOP_18_1/m_axi_gmem0_ARLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_A_Pipeline_VITIS_LOOP_18_1/m_axi_gmem0_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_A_Pipeline_VITIS_LOOP_18_1/m_axi_gmem0_ARBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_A_Pipeline_VITIS_LOOP_18_1/m_axi_gmem0_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_A_Pipeline_VITIS_LOOP_18_1/m_axi_gmem0_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_A_Pipeline_VITIS_LOOP_18_1/m_axi_gmem0_ARPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_A_Pipeline_VITIS_LOOP_18_1/m_axi_gmem0_ARQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_A_Pipeline_VITIS_LOOP_18_1/m_axi_gmem0_ARREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_A_Pipeline_VITIS_LOOP_18_1/m_axi_gmem0_ARUSER' to 0.
INFO: [RTGEN 206-100] Finished creating RTL model for 'load_A_Pipeline_VITIS_LOOP_18_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.12 seconds. CPU system time: 0 seconds. Elapsed time: 0.11 seconds; current allocated memory: 823.000 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'load_A' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'load_A'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 823.000 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'spmm_hls_Pipeline_read_data_loop' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'spmm_hls_Pipeline_read_data_loop' pipeline 'read_data_loop' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'spmm_hls_Pipeline_read_data_loop'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.07 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.08 seconds; current allocated memory: 824.523 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'spmm_hls_Pipeline_VITIS_LOOP_52_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'spmm_hls_Pipeline_VITIS_LOOP_52_3'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.26 seconds. CPU system time: 0 seconds. Elapsed time: 0.27 seconds; current allocated memory: 829.004 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'spmm_hls' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'spmm_hls/gmem0' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'spmm_hls/gmem1' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'spmm_hls/A' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'spmm_hls/nnz' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'spmm_hls/B' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'spmm_hls/M' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'spmm_hls/K' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'spmm_hls' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'A', 'nnz', 'M', 'K' to AXI-Lite port control.
INFO: [RTGEN 206-100] Bundling port 'B' to AXI-Lite port control_r.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem1_AWVALID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem1_AWVALID' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem1_AWREADY' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem1_AWADDR' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem1_AWADDR' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem1_AWID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem1_AWID' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem1_AWLEN' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem1_AWLEN' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem1_AWSIZE' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem1_AWSIZE' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem1_AWBURST' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem1_AWBURST' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem1_AWLOCK' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem1_AWLOCK' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem1_AWCACHE' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem1_AWCACHE' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem1_AWPROT' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem1_AWPROT' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem1_AWQOS' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem1_AWQOS' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem1_AWREGION' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem1_AWREGION' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem1_AWUSER' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem1_AWUSER' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem1_WVALID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem1_WVALID' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem1_WREADY' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem1_WDATA' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem1_WDATA' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem1_WSTRB' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem1_WSTRB' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem1_WLAST' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem1_WLAST' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem1_WID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem1_WID' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem1_WUSER' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem1_WUSER' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem1_ARVALID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem1_ARVALID' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem1_ARREADY' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem1_ARADDR' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem1_ARADDR' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem1_ARID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem1_ARID' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem1_ARLEN' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem1_ARLEN' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem1_ARSIZE' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem1_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem1_ARBURST' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem1_ARBURST' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem1_ARLOCK' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem1_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem1_ARCACHE' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem1_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem1_ARPROT' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem1_ARPROT' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem1_ARQOS' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem1_ARQOS' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem1_ARREGION' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2 (64-bit)
Tool Version Limit: 2019.12
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 4ns.
INFO: [HLS 200-1611] Setting target device to 'xcu280-fsvh2892-2L-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_latency=0
INFO: [HLS 200-1464] Running solution command: config_export -format=xo
INFO: [HLS 200-1464] Running solution command: config_export -output=build_fpga/spmm_hls.xo
INFO: [HLS 200-1510] Running: set_part xcu280-fsvh2892-2L-e 
INFO: [HLS 200-1510] Running: create_clock -period 4.0 -name default 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.01 seconds. CPU system time: 0.01 seconds. Elapsed time: 10.04 seconds; current allocated memory: 732.820 MB.
INFO: [HLS 200-10] Analyzing design file 'src/spmm_device_fpga.cpp' ... 
WARNING: [HLS 207-5558] Only for-loops and functions support the dataflow (src/spmm_device_fpga.cpp:128:9)
WARNING: [HLS 214-104] Only for-loops and functions support the dataflow (src/spmm_device_fpga.cpp:128:9)
WARNING: [HLS 200-471] Dataflow form checks found 1 issue(s) in file src/spmm_device_fpga.cpp
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 3.78 seconds. CPU system time: 0.62 seconds. Elapsed time: 4.42 seconds; current allocated memory: 732.820 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-131] Inlining function 'load_stream_to_buffer(hls::stream<ap_uint<64>, 0>&, PCOO*)' into 'spmm_hls' (src/spmm_device_fpga.cpp:132:13)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_67_3' is marked as complete unroll implied by the pipeline pragma (src/spmm_device_fpga.cpp:67:26)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_75_4' is marked as complete unroll implied by the pipeline pragma (src/spmm_device_fpga.cpp:75:30)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_26_2' is marked as complete unroll implied by the pipeline pragma (src/spmm_device_fpga.cpp:26:26)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_26_2' (src/spmm_device_fpga.cpp:26:26) in function 'load_A' completely with a factor of 8 (src/spmm_device_fpga.cpp:18:0)
INFO: [HLS 214-178] Inlining function 'load_A(ap_uint<64> const*, int, hls::stream<ap_uint<64>, 0>&)' into 'spmm_hls' (src/spmm_device_fpga.cpp:91:0)
INFO: [HLS 214-178] Inlining function 'unpack_pcoo(ap_uint<64>)' into 'spmm_hls' (src/spmm_device_fpga.cpp:91:0)
INFO: [HLS 214-178] Inlining function 'load_dense_accoding_A(PCOO*, float*, int*, ap_uint<32> const*, int)' into 'spmm_hls' (src/spmm_device_fpga.cpp:91:0)
INFO: [HLS 214-248] Applying array_partition to 'buf0': Complete partitioning on dimension 1. (src/spmm_device_fpga.cpp:104:7)
INFO: [HLS 214-248] Applying array_partition to 'buf1': Complete partitioning on dimension 1. (src/spmm_device_fpga.cpp:105:10)
INFO: [HLS 214-248] Applying array_partition to 'map_buf': Complete partitioning on dimension 1. (src/spmm_device_fpga.cpp:108:6)
INFO: [HLS 214-115] Multiple burst reads of variable length and bit width 512 in loop 'VITIS_LOOP_22_1'(src/spmm_device_fpga.cpp:22:22) has been inferred on bundle 'gmem0'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (src/spmm_device_fpga.cpp:22:22)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 4.05 seconds. CPU system time: 0.59 seconds. Elapsed time: 4.63 seconds; current allocated memory: 733.395 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 733.395 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.07 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.08 seconds; current allocated memory: 741.777 MB.
INFO: [HLS 200-10] Checking synthesizability ...
WARNING: [SYNCHK 200-77] The top function 'load_dense_accoding_A' (src/spmm_device_fpga.cpp:52) has no outputs. Possible cause(s) are: (1) Output parameters are passed by value; (2) intended outputs (parameters or global variables) are never written; (3) there are infinite loops.
INFO: [SYNCHK 200-10] 0 error(s), 1 warning(s).
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.12 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.14 seconds; current allocated memory: 751.535 MB.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'VITIS_LOOP_64_2' (src/spmm_device_fpga.cpp:66) in function 'spmm_hls' for pipelining.
WARNING: [HLS 200-932] Cannot unroll loop 'VITIS_LOOP_67_3' (src/spmm_device_fpga.cpp:67) in function 'spmm_hls' completely: variable loop bound.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (src/spmm_device_fpga.cpp:65:9) to (src/spmm_device_fpga.cpp:67:26) in function 'spmm_hls'... converting 4 basic blocks.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.26 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.28 seconds; current allocated memory: 784.645 MB.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_64_2' (src/spmm_device_fpga.cpp:66:11) in function 'spmm_hls' the outer loop is not a perfect loop because there is nontrivial logic before entering the inner loop.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_130_1' (src/spmm_device_fpga.cpp:118:10) in function 'spmm_hls' more than one sub loop.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.16 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.18 seconds; current allocated memory: 818.914 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'spmm_hls' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'spmm_hls_Pipeline_VITIS_LOOP_22_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_22_1'.
WARNING: [HLS 200-880] The II Violation in module 'spmm_hls_Pipeline_VITIS_LOOP_22_1' (loop 'VITIS_LOOP_22_1'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between fifo write operation ('A_stream_write_ln29', src/spmm_device_fpga.cpp:29) on port 'A_stream' (src/spmm_device_fpga.cpp:29) and fifo write operation ('A_stream_write_ln29', src/spmm_device_fpga.cpp:29) on port 'A_stream' (src/spmm_device_fpga.cpp:29).
WARNING: [HLS 200-880] The II Violation in module 'spmm_hls_Pipeline_VITIS_LOOP_22_1' (loop 'VITIS_LOOP_22_1'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1) between fifo write operation ('A_stream_write_ln29', src/spmm_device_fpga.cpp:29) on port 'A_stream' (src/spmm_device_fpga.cpp:29) and fifo write operation ('A_stream_write_ln29', src/spmm_device_fpga.cpp:29) on port 'A_stream' (src/spmm_device_fpga.cpp:29).
WARNING: [HLS 200-880] The II Violation in module 'spmm_hls_Pipeline_VITIS_LOOP_22_1' (loop 'VITIS_LOOP_22_1'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1) between fifo write operation ('A_stream_write_ln29', src/spmm_device_fpga.cpp:29) on port 'A_stream' (src/spmm_device_fpga.cpp:29) and fifo write operation ('A_stream_write_ln29', src/spmm_device_fpga.cpp:29) on port 'A_stream' (src/spmm_device_fpga.cpp:29).
WARNING: [HLS 200-880] The II Violation in module 'spmm_hls_Pipeline_VITIS_LOOP_22_1' (loop 'VITIS_LOOP_22_1'): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1) between fifo write operation ('A_stream_write_ln29', src/spmm_device_fpga.cpp:29) on port 'A_stream' (src/spmm_device_fpga.cpp:29) and fifo write operation ('A_stream_write_ln29', src/spmm_device_fpga.cpp:29) on port 'A_stream' (src/spmm_device_fpga.cpp:29).
WARNING: [HLS 200-880] The II Violation in module 'spmm_hls_Pipeline_VITIS_LOOP_22_1' (loop 'VITIS_LOOP_22_1'): Unable to enforce a carried dependence constraint (II = 7, distance = 1, offset = 1) between fifo write operation ('A_stream_write_ln29', src/spmm_device_fpga.cpp:29) on port 'A_stream' (src/spmm_device_fpga.cpp:29) and fifo write operation ('A_stream_write_ln29', src/spmm_device_fpga.cpp:29) on port 'A_stream' (src/spmm_device_fpga.cpp:29).
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 8, Depth = 10, loop 'VITIS_LOOP_22_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.12 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.15 seconds; current allocated memory: 820.242 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.05 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.06 seconds; current allocated memory: 820.242 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'spmm_hls_Pipeline_VITIS_LOOP_33_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_33_3'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 11, loop 'VITIS_LOOP_33_3'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 820.598 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 820.598 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'spmm_hls_Pipeline_read_data_loop' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'read_data_loop'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'read_data_loop'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.15 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.16 seconds; current allocated memory: 823.016 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 823.016 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'spmm_hls_Pipeline_VITIS_LOOP_67_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [SCHED 204-65] Unable to satisfy pipeline directive for function 'spmm_hls_Pipeline_VITIS_LOOP_67_3': contains subloop(s) that are not unrolled.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_67_3'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, loop 'VITIS_LOOP_67_3'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 823.016 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 823.016 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'spmm_hls' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [SCHED 204-67] Unable to satisfy pipeline directive for loop 'VITIS_LOOP_64_2': contains subfunction 'spmm_hls_Pipeline_VITIS_LOOP_67_3' which is not pipelined.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.18 seconds. CPU system time: 0 seconds. Elapsed time: 0.19 seconds; current allocated memory: 824.980 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.16 seconds. CPU system time: 0 seconds. Elapsed time: 0.17 seconds; current allocated memory: 824.980 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'spmm_hls_Pipeline_VITIS_LOOP_22_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'spmm_hls_Pipeline_VITIS_LOOP_22_1' pipeline 'VITIS_LOOP_22_1' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls_Pipeline_VITIS_LOOP_22_1/m_axi_gmem0_ARVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls_Pipeline_VITIS_LOOP_22_1/m_axi_gmem0_ARADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls_Pipeline_VITIS_LOOP_22_1/m_axi_gmem0_ARID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls_Pipeline_VITIS_LOOP_22_1/m_axi_gmem0_ARLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls_Pipeline_VITIS_LOOP_22_1/m_axi_gmem0_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls_Pipeline_VITIS_LOOP_22_1/m_axi_gmem0_ARBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls_Pipeline_VITIS_LOOP_22_1/m_axi_gmem0_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls_Pipeline_VITIS_LOOP_22_1/m_axi_gmem0_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls_Pipeline_VITIS_LOOP_22_1/m_axi_gmem0_ARPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls_Pipeline_VITIS_LOOP_22_1/m_axi_gmem0_ARQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls_Pipeline_VITIS_LOOP_22_1/m_axi_gmem0_ARREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls_Pipeline_VITIS_LOOP_22_1/m_axi_gmem0_ARUSER' to 0.
INFO: [RTGEN 206-100] Finished creating RTL model for 'spmm_hls_Pipeline_VITIS_LOOP_22_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.18 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.18 seconds; current allocated memory: 824.980 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'spmm_hls_Pipeline_VITIS_LOOP_33_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'spmm_hls_Pipeline_VITIS_LOOP_33_3' pipeline 'VITIS_LOOP_33_3' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'spmm_hls_Pipeline_VITIS_LOOP_33_3'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.1 seconds. CPU system time: 0 seconds. Elapsed time: 0.11 seconds; current allocated memory: 825.684 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'spmm_hls_Pipeline_read_data_loop' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'spmm_hls_Pipeline_read_data_loop' pipeline 'read_data_loop' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'spmm_hls_Pipeline_read_data_loop'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.16 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.16 seconds; current allocated memory: 827.621 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'spmm_hls_Pipeline_VITIS_LOOP_67_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'spmm_hls_Pipeline_VITIS_LOOP_67_3'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.28 seconds. CPU system time: 0 seconds. Elapsed time: 0.28 seconds; current allocated memory: 832.133 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'spmm_hls' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'spmm_hls/gmem0' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'spmm_hls/gmem1' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'spmm_hls/A' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'spmm_hls/nnz' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'spmm_hls/B' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'spmm_hls/M' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'spmm_hls/K' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'spmm_hls' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'A', 'nnz', 'M', 'K' to AXI-Lite port control.
INFO: [RTGEN 206-100] Bundling port 'B' to AXI-Lite port control_r.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem1_AWVALID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem1_AWVALID' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem1_AWREADY' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem1_AWADDR' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem1_AWADDR' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem1_AWID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem1_AWID' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem1_AWLEN' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem1_AWLEN' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem1_AWSIZE' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem1_AWSIZE' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem1_AWBURST' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem1_AWBURST' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem1_AWLOCK' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem1_AWLOCK' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem1_AWCACHE' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem1_AWCACHE' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem1_AWPROT' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem1_AWPROT' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem1_AWQOS' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem1_AWQOS' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem1_AWREGION' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem1_AWREGION' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem1_AWUSER' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem1_AWUSER' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem1_WVALID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem1_WVALID' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem1_WREADY' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem1_WDATA' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem1_WDATA' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem1_WSTRB' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem1_WSTRB' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem1_WLAST' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem1_WLAST' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem1_WID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem1_WID' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem1_WUSER' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem1_WUSER' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem1_ARVALID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem1_ARVALID' to 0.
WARNING: [RTGEN 206-101]==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2 (64-bit)
Tool Version Limit: 2019.12
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 4ns.
INFO: [HLS 200-1611] Setting target device to 'xcu280-fsvh2892-2L-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_latency=0
INFO: [HLS 200-1464] Running solution command: config_export -format=xo
INFO: [HLS 200-1464] Running solution command: config_export -output=build_fpga/spmm_hls.xo
INFO: [HLS 200-1510] Running: set_part xcu280-fsvh2892-2L-e 
INFO: [HLS 200-1510] Running: create_clock -period 4.0 -name default 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0.02 seconds. Elapsed time: 10.05 seconds; current allocated memory: 735.781 MB.
INFO: [HLS 200-10] Analyzing design file 'src/spmm_device_fpga.cpp' ... 
WARNING: [HLS 207-5558] Only for-loops and functions support the dataflow (src/spmm_device_fpga.cpp:114:9)
WARNING: [HLS 214-104] Only for-loops and functions support the dataflow (src/spmm_device_fpga.cpp:114:9)
WARNING: [HLS 200-471] Dataflow form checks found 1 issue(s) in file src/spmm_device_fpga.cpp
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 3.7 seconds. CPU system time: 0.65 seconds. Elapsed time: 4.37 seconds; current allocated memory: 735.781 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-131] Inlining function 'load_stream_to_buffer(hls::stream<ap_uint<64>, 0>&, PCOO*)' into 'spmm_hls' (src/spmm_device_fpga.cpp:118:13)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_53_3' is marked as complete unroll implied by the pipeline pragma (src/spmm_device_fpga.cpp:53:26)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_61_4' is marked as complete unroll implied by the pipeline pragma (src/spmm_device_fpga.cpp:61:30)
INFO: [HLS 214-178] Inlining function 'load_A(ap_uint<64> const*, int, hls::stream<ap_uint<64>, 0>&)' into 'spmm_hls' (src/spmm_device_fpga.cpp:77:0)
INFO: [HLS 214-178] Inlining function 'unpack_pcoo(ap_uint<64>)' into 'spmm_hls' (src/spmm_device_fpga.cpp:77:0)
INFO: [HLS 214-178] Inlining function 'load_dense_accoding_A(PCOO*, float*, int*, ap_uint<32> const*, int)' into 'spmm_hls' (src/spmm_device_fpga.cpp:77:0)
INFO: [HLS 214-248] Applying array_partition to 'buf0': Complete partitioning on dimension 1. (src/spmm_device_fpga.cpp:90:7)
INFO: [HLS 214-248] Applying array_partition to 'buf1': Complete partitioning on dimension 1. (src/spmm_device_fpga.cpp:91:10)
INFO: [HLS 214-248] Applying array_partition to 'map_buf': Complete partitioning on dimension 1. (src/spmm_device_fpga.cpp:94:6)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 3.96 seconds. CPU system time: 0.58 seconds. Elapsed time: 4.55 seconds; current allocated memory: 736.164 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 736.164 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.06 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.08 seconds; current allocated memory: 744.109 MB.
INFO: [HLS 200-10] Checking synthesizability ...
WARNING: [SYNCHK 200-77] The top function 'load_dense_accoding_A' (src/spmm_device_fpga.cpp:38) has no outputs. Possible cause(s) are: (1) Output parameters are passed by value; (2) intended outputs (parameters or global variables) are never written; (3) there are infinite loops.
INFO: [SYNCHK 200-10] 0 error(s), 1 warning(s).
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.12 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.13 seconds; current allocated memory: 753.027 MB.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'VITIS_LOOP_50_2' (src/spmm_device_fpga.cpp:52) in function 'spmm_hls' for pipelining.
WARNING: [HLS 200-932] Cannot unroll loop 'VITIS_LOOP_53_3' (src/spmm_device_fpga.cpp:53) in function 'spmm_hls' completely: variable loop bound.
WARNING: [XFORM 203-731] Internal stream variable 'A_stream' (src/spmm_device_fpga.cpp:86) is invalid: it has no data producer
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (src/spmm_device_fpga.cpp:51:9) to (src/spmm_device_fpga.cpp:53:26) in function 'spmm_hls'... converting 4 basic blocks.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.25 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.27 seconds; current allocated memory: 786.012 MB.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_50_2' (src/spmm_device_fpga.cpp:52:11) in function 'spmm_hls' the outer loop is not a perfect loop because there is nontrivial logic before entering the inner loop.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_116_1' (src/spmm_device_fpga.cpp:104:10) in function 'spmm_hls' more than one sub loop.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.18 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.2 seconds; current allocated memory: 801.926 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'spmm_hls' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'spmm_hls_Pipeline_read_data_loop' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'read_data_loop'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'read_data_loop'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.16 seconds. CPU system time: 0.04 seconds. Elapsed time: 0.2 seconds; current allocated memory: 803.254 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.04 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.04 seconds; current allocated memory: 803.254 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'spmm_hls_Pipeline_VITIS_LOOP_53_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [SCHED 204-65] Unable to satisfy pipeline directive for function 'spmm_hls_Pipeline_VITIS_LOOP_53_3': contains subloop(s) that are not unrolled.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_53_3'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, loop 'VITIS_LOOP_53_3'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 803.254 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 803.254 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'spmm_hls' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [SCHED 204-67] Unable to satisfy pipeline directive for loop 'VITIS_LOOP_50_2': contains subfunction 'spmm_hls_Pipeline_VITIS_LOOP_53_3' which is not pipelined.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.13 seconds. CPU system time: 0 seconds. Elapsed time: 0.14 seconds; current allocated memory: 804.875 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.09 seconds. CPU system time: 0 seconds. Elapsed time: 0.1 seconds; current allocated memory: 804.875 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'spmm_hls_Pipeline_read_data_loop' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'spmm_hls_Pipeline_read_data_loop' pipeline 'read_data_loop' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'spmm_hls_Pipeline_read_data_loop'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.12 seconds. CPU system time: 0 seconds. Elapsed time: 0.12 seconds; current allocated memory: 804.875 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'spmm_hls_Pipeline_VITIS_LOOP_53_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'spmm_hls_Pipeline_VITIS_LOOP_53_3'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.28 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.29 seconds; current allocated memory: 809.105 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'spmm_hls' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
ERROR: [RTGEN 206-102] Illegal connection is found on FIFO pin 'spmm_hls|A_stream' connecting to 'call_ln120'('spmm_hls_Pipeline_read_data_loop|A_stream').
INFO: [RTGEN 206-500] Setting interface mode on port 'spmm_hls/gmem0' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'spmm_hls/gmem1' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'spmm_hls/A' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'spmm_hls/nnz' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'spmm_hls/B' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'spmm_hls/M' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'spmm_hls/K' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'spmm_hls' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'A', 'nnz', 'M', 'K' to AXI-Lite port control.
INFO: [RTGEN 206-100] Bundling port 'B' to AXI-Lite port control_r.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem0_AWVALID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem0_AWVALID' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem0_AWREADY' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem0_AWADDR' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem0_AWADDR' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem0_AWID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem0_AWID' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem0_AWLEN' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem0_AWLEN' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem0_AWSIZE' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem0_AWSIZE' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem0_AWBURST' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem0_AWBURST' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem0_AWLOCK' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem0_AWLOCK' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem0_AWCACHE' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem0_AWCACHE' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem0_AWPROT' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem0_AWPROT' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem0_AWQOS' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem0_AWQOS' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem0_AWREGION' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem0_AWREGION' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem0_AWUSER' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem0_AWUSER' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem0_WVALID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem0_WVALID' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem0_WREADY' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem0_WDATA' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem0_WDATA' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem0_WSTRB' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem0_WSTRB' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem0_WLAST' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem0_WLAST' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem0_WID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem0_WID' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem0_WUSER' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem0_WUSER' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem0_ARVALID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem0_ARVALID' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem0_ARREADY' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem0_ARADDR' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem0_ARADDR' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem0_ARID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem0_ARID' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem0_ARLEN' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem0_ARLEN' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem0_ARSIZE' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem0_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem0_ARBURST' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem0_ARBURST' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem0_ARLOCK' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem0_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem0_ARCACHE' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem0_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem0_ARPROT' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem0_ARPROT' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem0_ARQOS' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem0_ARQOS' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem0_ARREGION' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem0_ARREGION' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem0_ARUSER' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem0_ARUSER' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem0_RVALID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem0_RREADY' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem0_RREADY' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem0_RDATA' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem0_RLAST' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem0_RID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem0_RUSER' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem0_RRESP' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem0_BVALID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem0_BREADY' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem0_BREADY' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem0_BRESP' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem0_BID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem0_BUSER' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem1_AWVALID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem1_AWVALID' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem1_AWREADY' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem1_AWADDR' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem1_AWADDR' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem1_AWID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem1_AWID' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem1_AWLEN' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem1_AWLEN' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem1_AWSIZE' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem1_AWSIZE' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem1_AWBURST' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem1_AWBURST' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem1_AWLOCK' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem1_AWLOCK' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem1_AWCACHE' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem1_AWCACHE' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem1_AWPROT' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem1_AWPROT' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem1_AWQOS' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem1_AWQOS' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem1_AWREGION' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem1_AWREGION' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem1_AWUSER' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem1_AWUSER' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem1_WVALID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem1_WVALID' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem1_WREADY' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem1_WDATA' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem1_WDATA' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem1_WSTRB' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem1_WSTRB' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem1_WLAST' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem1_WLAST' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem1_WID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem1_WID' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem1_WUSER' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem1_WUSER' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem1_ARVALID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem1_ARVALID' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem1_ARREADY' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem1_ARADDR' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem1_ARADDR' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem1_ARID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem1_ARID' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem1_ARLEN' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem1_ARLEN' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem1_ARSIZE' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem1_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem1_ARBURST' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem1_ARBURST' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem1_ARLOCK' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem1_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem1_ARCACHE' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem1_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem1_ARPROT' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem1_ARPROT' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem1_ARQOS' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem1_ARQOS' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem1_ARREGION' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem1_ARREGION' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem1_ARUSER' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem1_ARUSER' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem1_RVALID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2 (64-bit)
Tool Version Limit: 2019.12
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 4ns.
INFO: [HLS 200-1611] Setting target device to 'xcu280-fsvh2892-2L-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_latency=0
INFO: [HLS 200-1464] Running solution command: config_export -format=xo
INFO: [HLS 200-1464] Running solution command: config_export -output=build_fpga/spmm_hls.xo
INFO: [HLS 200-1510] Running: set_part xcu280-fsvh2892-2L-e 
INFO: [HLS 200-1510] Running: create_clock -period 4.0 -name default 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.01 seconds. CPU system time: 0.02 seconds. Elapsed time: 10.03 seconds; current allocated memory: 732.820 MB.
INFO: [HLS 200-10] Analyzing design file 'src/spmm_device_fpga.cpp' ... 
WARNING: [HLS 207-5558] Only for-loops and functions support the dataflow (src/spmm_device_fpga.cpp:94:9)
WARNING: [HLS 207-5558] Only for-loops and functions support the dataflow (src/spmm_device_fpga.cpp:147:9)
WARNING: [HLS 214-104] Only for-loops and functions support the dataflow (src/spmm_device_fpga.cpp:94:9)
WARNING: [HLS 214-104] Only for-loops and functions support the dataflow (src/spmm_device_fpga.cpp:147:9)
WARNING: [HLS 200-471] Dataflow form checks found 2 issue(s) in file src/spmm_device_fpga.cpp
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 3.82 seconds. CPU system time: 0.53 seconds. Elapsed time: 4.37 seconds; current allocated memory: 732.820 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-131] Inlining function 'load_stream_to_buffer(hls::stream<ap_uint<64>, 0>&, PCOO*)' into 'spmm_hls' (src/spmm_device_fpga.cpp:151:13)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_53_3' is marked as complete unroll implied by the pipeline pragma (src/spmm_device_fpga.cpp:53:26)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_61_4' is marked as complete unroll implied by the pipeline pragma (src/spmm_device_fpga.cpp:61:30)
INFO: [HLS 214-178] Inlining function 'pe_kernel(PCOO&, float*, float*, int)' into 'pe(PCOO*, float*, int*, float*, int)' (src/spmm_device_fpga.cpp:87:0)
INFO: [HLS 214-178] Inlining function 'load_A(ap_uint<64> const*, int, hls::stream<ap_uint<64>, 0>&)' into 'spmm_hls' (src/spmm_device_fpga.cpp:110:0)
INFO: [HLS 214-178] Inlining function 'unpack_pcoo(ap_uint<64>)' into 'spmm_hls' (src/spmm_device_fpga.cpp:110:0)
INFO: [HLS 214-178] Inlining function 'load_dense_accoding_A(PCOO*, float*, int*, ap_uint<32> const*, int)' into 'spmm_hls' (src/spmm_device_fpga.cpp:110:0)
INFO: [HLS 214-178] Inlining function 'pe(PCOO*, float*, int*, float*, int)' into 'spmm_hls' (src/spmm_device_fpga.cpp:110:0)
INFO: [HLS 214-248] Applying array_partition to 'buf0': Complete partitioning on dimension 1. (src/spmm_device_fpga.cpp:123:7)
INFO: [HLS 214-248] Applying array_partition to 'buf1': Complete partitioning on dimension 1. (src/spmm_device_fpga.cpp:124:10)
INFO: [HLS 214-248] Applying array_partition to 'map_buf': Complete partitioning on dimension 1. (src/spmm_device_fpga.cpp:127:6)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 3.88 seconds. CPU system time: 0.56 seconds. Elapsed time: 4.45 seconds; current allocated memory: 733.266 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 733.266 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.06 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.07 seconds; current allocated memory: 740.852 MB.
INFO: [HLS 200-10] Checking synthesizability ...
WARNING: [SYNCHK 200-77] The top function 'load_dense_accoding_A' (src/spmm_device_fpga.cpp:38) has no outputs. Possible cause(s) are: (1) Output parameters are passed by value; (2) intended outputs (parameters or global variables) are never written; (3) there are infinite loops.
INFO: [SYNCHK 200-10] 0 error(s), 1 warning(s).
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.13 seconds. CPU system time: 0 seconds. Elapsed time: 0.12 seconds; current allocated memory: 750.141 MB.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'VITIS_LOOP_50_2' (src/spmm_device_fpga.cpp:52) in function 'spmm_hls' for pipelining.
WARNING: [HLS 200-932] Cannot unroll loop 'VITIS_LOOP_53_3' (src/spmm_device_fpga.cpp:53) in function 'spmm_hls' completely: variable loop bound.
WARNING: [XFORM 203-731] Internal stream variable 'A_stream' (src/spmm_device_fpga.cpp:119) is invalid: it has no data producer
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (src/spmm_device_fpga.cpp:51:9) to (src/spmm_device_fpga.cpp:53:26) in function 'spmm_hls'... converting 4 basic blocks.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.22 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.26 seconds; current allocated memory: 783.055 MB.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_50_2' (src/spmm_device_fpga.cpp:52:11) in function 'spmm_hls' the outer loop is not a perfect loop because there is nontrivial logic before entering the inner loop.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_149_1' (src/spmm_device_fpga.cpp:137:10) in function 'spmm_hls' more than one sub loop.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.13 seconds. CPU system time: 0 seconds. Elapsed time: 0.14 seconds; current allocated memory: 799.594 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'spmm_hls' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'spmm_hls_Pipeline_read_data_loop' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'read_data_loop'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'read_data_loop'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.17 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.2 seconds; current allocated memory: 800.344 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 800.344 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'spmm_hls_Pipeline_VITIS_LOOP_53_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [SCHED 204-65] Unable to satisfy pipeline directive for function 'spmm_hls_Pipeline_VITIS_LOOP_53_3': contains subloop(s) that are not unrolled.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_53_3'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, loop 'VITIS_LOOP_53_3'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 800.344 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.01 seconds; current allocated memory: 800.344 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'spmm_hls' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [SCHED 204-67] Unable to satisfy pipeline directive for loop 'VITIS_LOOP_50_2': contains subfunction 'spmm_hls_Pipeline_VITIS_LOOP_53_3' which is not pipelined.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.13 seconds. CPU system time: 0 seconds. Elapsed time: 0.14 seconds; current allocated memory: 801.844 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.09 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 801.844 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'spmm_hls_Pipeline_read_data_loop' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'spmm_hls_Pipeline_read_data_loop' pipeline 'read_data_loop' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'spmm_hls_Pipeline_read_data_loop'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.11 seconds. CPU system time: 0 seconds. Elapsed time: 0.12 seconds; current allocated memory: 801.844 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'spmm_hls_Pipeline_VITIS_LOOP_53_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'spmm_hls_Pipeline_VITIS_LOOP_53_3'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.27 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.28 seconds; current allocated memory: 806.156 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'spmm_hls' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
ERROR: [RTGEN 206-102] Illegal connection is found on FIFO pin 'spmm_hls|A_stream' connecting to 'call_ln154'('spmm_hls_Pipeline_read_data_loop|A_stream').
INFO: [RTGEN 206-500] Setting interface mode on port 'spmm_hls/gmem0' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'spmm_hls/gmem1' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'spmm_hls/A' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'spmm_hls/nnz' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'spmm_hls/B' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'spmm_hls/M' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'spmm_hls/K' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'spmm_hls' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'A', 'nnz', 'M', 'K' to AXI-Lite port control.
INFO: [RTGEN 206-100] Bundling port 'B' to AXI-Lite port control_r.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem0_AWVALID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem0_AWVALID' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem0_AWREADY' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem0_AWADDR' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem0_AWADDR' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem0_AWID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem0_AWID' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem0_AWLEN' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem0_AWLEN' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem0_AWSIZE' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem0_AWSIZE' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem0_AWBURST' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem0_AWBURST' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem0_AWLOCK' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem0_AWLOCK' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem0_AWCACHE' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem0_AWCACHE' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem0_AWPROT' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem0_AWPROT' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem0_AWQOS' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem0_AWQOS' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem0_AWREGION' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem0_AWREGION' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem0_AWUSER' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem0_AWUSER' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem0_WVALID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem0_WVALID' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem0_WREADY' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem0_WDATA' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem0_WDATA' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem0_WSTRB' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem0_WSTRB' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem0_WLAST' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem0_WLAST' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem0_WID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem0_WID' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem0_WUSER' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem0_WUSER' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem0_ARVALID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem0_ARVALID' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem0_ARREADY' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem0_ARADDR' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem0_ARADDR' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem0_ARID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem0_ARID' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem0_ARLEN' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem0_ARLEN' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem0_ARSIZE' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem0_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem0_ARBURST' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem0_ARBURST' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem0_ARLOCK' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem0_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem0_ARCACHE' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem0_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem0_ARPROT' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem0_ARPROT' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem0_ARQOS' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem0_ARQOS' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem0_ARREGION' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem0_ARREGION' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem0_ARUSER' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem0_ARUSER' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem0_RVALID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem0_RREADY' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem0_RREADY' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem0_RDATA' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem0_RLAST' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem0_RID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem0_RUSER' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem0_RRESP' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem0_BVALID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem0_BREADY' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem0_BREADY' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem0_BRESP' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem0_BID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem0_BUSER' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem1_AWVALID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem1_AWVALID' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem1_AWREADY' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem1_AWADDR' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem1_AWADDR' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem1_AWID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem1_AWID' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem1_AWLEN' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem1_AWLEN' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem1_AWSIZE' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem1_AWSIZE' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem1_AWBURST' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem1_AWBURST' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem1_AWLOCK' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem1_AWLOCK' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem1_AWCACHE' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem1_AWCACHE' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem1_AWPROT' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem1_AWPROT' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem1_AWQOS' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem1_AWQOS' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem1_AWREGION' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem1_AWREGION' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem1_AWUSER' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem1_AWUSER' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem1_WVALID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem1_WVALID' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem1_WREADY' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem1_WDATA' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem1_WDATA' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem1_WSTRB' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem1_WSTRB' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem1_WLAST' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem1_WLAST' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem1_WID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem1_WID' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem1_WUSER' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem1_WUSER' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem1_ARVALID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem1_ARVALID' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem1_ARREADY' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem1_ARADDR' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem1_ARADDR' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem1_ARID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem1_ARID' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem1_ARLEN' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem1_ARLEN' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem1_ARSIZE' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem1_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem1_ARBURST' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem1_ARBURST' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem1_ARLOCK' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem1_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem1_ARCACHE' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem1_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem1_ARPROT' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem1_ARPROT' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem1_ARQOS' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem1_ARQOS' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem1_ARREGION' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2 (64-bit)
Tool Version Limit: 2019.12
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2 (64-bit)
Tool Version Limit: 2019.12
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 4ns.
INFO: [HLS 200-1611] Setting target device to 'xcu280-fsvh2892-2L-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_latency=0
INFO: [HLS 200-1464] Running solution command: config_export -format=xo
INFO: [HLS 200-1464] Running solution command: config_export -output=build_fpga/spmm_hls.xo
INFO: [HLS 200-1510] Running: set_part xcu280-fsvh2892-2L-e 
INFO: [HLS 200-1510] Running: create_clock -period 4.0 -name default 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.01 seconds. CPU system time: 0.01 seconds. Elapsed time: 10.03 seconds; current allocated memory: 735.781 MB.
INFO: [HLS 200-10] Analyzing design file 'src/spmm_device_fpga.cpp' ... 
WARNING: [HLS 207-5558] Only for-loops and functions support the dataflow (src/spmm_device_fpga.cpp:95:9)
WARNING: [HLS 207-5558] Only for-loops and functions support the dataflow (src/spmm_device_fpga.cpp:144:9)
WARNING: [HLS 214-104] Only for-loops and functions support the dataflow (src/spmm_device_fpga.cpp:95:9)
WARNING: [HLS 214-104] Only for-loops and functions support the dataflow (src/spmm_device_fpga.cpp:144:9)
WARNING: [HLS 200-471] Dataflow form checks found 2 issue(s) in file src/spmm_device_fpga.cpp
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 3.8 seconds. CPU system time: 0.56 seconds. Elapsed time: 4.38 seconds; current allocated memory: 735.781 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-291] Loop 'VITIS_LOOP_54_3' is marked as complete unroll implied by the pipeline pragma (src/spmm_device_fpga.cpp:54:26)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_62_4' is marked as complete unroll implied by the pipeline pragma (src/spmm_device_fpga.cpp:62:30)
INFO: [HLS 214-178] Inlining function 'unpack_pcoo(ap_uint<64>)' into 'load_stream_to_buffer(hls::stream<ap_uint<64>, 0>&, PCOO*)' (src/spmm_device_fpga.cpp:29:0)
INFO: [HLS 214-178] Inlining function 'pe_kernel(PCOO&, float*, float*, int) (.19.37.43.61.73.79.97.109.115.133)' into 'pe(PCOO*, float*, int*, float*, int)' (src/spmm_device_fpga.cpp:88:0)
INFO: [HLS 214-248] Applying array_partition to 'buf0.eor': Complete partitioning on dimension 1. (src/spmm_device_fpga.cpp:124:7)
INFO: [HLS 214-248] Applying array_partition to 'buf0.col': Complete partitioning on dimension 1. (src/spmm_device_fpga.cpp:124:7)
INFO: [HLS 214-248] Applying array_partition to 'buf0.value': Complete partitioning on dimension 1. (src/spmm_device_fpga.cpp:124:7)
INFO: [HLS 214-248] Applying array_partition to 'buf1.eor': Complete partitioning on dimension 1. (src/spmm_device_fpga.cpp:125:10)
INFO: [HLS 214-248] Applying array_partition to 'buf1.col': Complete partitioning on dimension 1. (src/spmm_device_fpga.cpp:125:10)
INFO: [HLS 214-248] Applying array_partition to 'buf1.value': Complete partitioning on dimension 1. (src/spmm_device_fpga.cpp:125:10)
INFO: [HLS 214-248] Applying array_partition to 'map_buf': Complete partitioning on dimension 1. (src/spmm_device_fpga.cpp:128:6)
INFO: [HLS 214-248] Applying array_partition to 'Dense_Buf0': Cyclic partitioning with factor 8 on dimension 1. (src/spmm_device_fpga.cpp:130:8)
INFO: [HLS 214-248] Applying array_partition to 'Dense_Buf1': Cyclic partitioning with factor 8 on dimension 1. (src/spmm_device_fpga.cpp:131:11)
INFO: [HLS 214-115] Multiple burst reads of variable length and bit width 32 in loop 'VITIS_LOOP_62_4'(src/spmm_device_fpga.cpp:62:30) has been inferred on bundle 'gmem1'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (src/spmm_device_fpga.cpp:62:30)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 4.29 seconds. CPU system time: 0.61 seconds. Elapsed time: 4.92 seconds; current allocated memory: 736.371 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 736.371 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.13 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.14 seconds; current allocated memory: 751.832 MB.
INFO: [HLS 200-10] Checking synthesizability ...
WARNING: [SYNCHK 200-77] The top function 'spmm_hls' (src/spmm_device_fpga.cpp:105) has no outputs. Possible cause(s) are: (1) Output parameters are passed by value; (2) intended outputs (parameters or global variables) are never written; (3) there are infinite loops.
INFO: [SYNCHK 200-10] 0 error(s), 1 warning(s).
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.26 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.28 seconds; current allocated memory: 774.438 MB.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'VITIS_LOOP_51_2' (src/spmm_device_fpga.cpp:53) in function 'load_dense_accoding_A' for pipelining.
WARNING: [HLS 200-932] Cannot unroll loop 'VITIS_LOOP_54_3' (src/spmm_device_fpga.cpp:54) in function 'load_dense_accoding_A' completely: variable loop bound.
WARNING: [HLS 200-936] Cannot unroll loop 'VITIS_LOOP_62_4' (src/spmm_device_fpga.cpp:62) in function 'load_dense_accoding_A': cannot completely unroll a loop with a variable trip count.
WARNING: [XFORM 203-731] Internal stream variable 'A_stream' (src/spmm_device_fpga.cpp:120) is invalid: it has no data producer
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.39 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.43 seconds; current allocated memory: 819.965 MB.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_93_1' (src/spmm_device_fpga.cpp:91:9) in function 'pe' more than one sub loop.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_51_2' (src/spmm_device_fpga.cpp:53:11) in function 'load_dense_accoding_A' more than one sub loop.
INFO: [HLS 200-472] Inferring partial write operation for 'out_buf' (src/spmm_device_fpga.cpp:78:13)
INFO: [HLS 200-472] Inferring partial write operation for 'dense_ptr_0' (src/spmm_device_fpga.cpp:64:23)
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.31 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.32 seconds; current allocated memory: 898.547 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'spmm_hls' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'load_stream_to_buffer' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'read_data_loop'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'read_data_loop'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.11 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.15 seconds; current allocated memory: 901.242 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 901.242 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'load_dense_accoding_A_Pipeline_VITIS_LOOP_47_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_47_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, loop 'VITIS_LOOP_47_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 901.586 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 901.586 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'load_dense_accoding_A_Pipeline_VITIS_LOOP_54_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [SCHED 204-65] Unable to satisfy pipeline directive for function 'load_dense_accoding_A_Pipeline_VITIS_LOOP_54_3': contains subloop(s) that are not unrolled.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_54_3'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, loop 'VITIS_LOOP_54_3'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 901.781 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.01 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.02 seconds; current allocated memory: 901.781 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'load_dense_accoding_A_Pipeline_VITIS_LOOP_62_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [SCHED 204-65] Unable to satisfy pipeline directive for function 'load_dense_accoding_A_Pipeline_VITIS_LOOP_62_4': contains subloop(s) that are not unrolled.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_62_4'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 7, loop 'VITIS_LOOP_62_4'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 902.309 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 902.309 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'load_dense_accoding_A' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [SCHED 204-67] Unable to satisfy pipeline directive for loop 'VITIS_LOOP_51_2': contains subfunction 'load_dense_accoding_A_Pipeline_VITIS_LOOP_54_3' which is not pipelined.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.13 seconds. CPU system time: 0 seconds. Elapsed time: 0.12 seconds; current allocated memory: 903.480 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.12 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.13 seconds; current allocated memory: 903.480 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'pe_Pipeline_VITIS_LOOP_76_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_76_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 7, loop 'VITIS_LOOP_76_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.17 seconds. CPU system time: 0 seconds. Elapsed time: 0.17 seconds; current allocated memory: 903.629 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.1 seconds. CPU system time: 0 seconds. Elapsed time: 0.11 seconds; current allocated memory: 903.629 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'pe_Pipeline_VITIS_LOOP_76_11' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_76_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 7, loop 'VITIS_LOOP_76_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.16 seconds. CPU system time: 0 seconds. Elapsed time: 0.16 seconds; current allocated memory: 904.141 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.09 seconds. CPU system time: 0 seconds. Elapsed time: 0.1 seconds; current allocated memory: 904.141 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'pe' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.16 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.17 seconds; current allocated memory: 905.320 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.14 seconds. CPU system time: 0 seconds. Elapsed time: 0.13 seconds; current allocated memory: 905.320 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'spmm_hls' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.25 seconds. CPU system time: 0 seconds. Elapsed time: 0.27 seconds; current allocated memory: 907.371 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.32 seconds. CPU system time: 0 seconds. Elapsed time: 0.32 seconds; current allocated memory: 907.371 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'load_stream_to_buffer' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'load_stream_to_buffer' pipeline 'read_data_loop' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'load_stream_to_buffer'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.34 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.34 seconds; current allocated memory: 907.453 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'load_dense_accoding_A_Pipeline_VITIS_LOOP_47_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'load_dense_accoding_A_Pipeline_VITIS_LOOP_47_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.09 seconds. CPU system time: 0 seconds. Elapsed time: 0.09 seconds; current allocated memory: 909.551 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'load_dense_accoding_A_Pipeline_VITIS_LOOP_54_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'load_dense_accoding_A_Pipeline_VITIS_LOOP_54_3'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 910.730 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'load_dense_accoding_A_Pipeline_VITIS_LOOP_62_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'load_dense_accoding_A_Pipeline_VITIS_LOOP_62_4' pipeline 'VITIS_LOOP_62_4' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'load_dense_accoding_A_Pipeline_VITIS_LOOP_62_4/m_axi_gmem1_ARVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_dense_accoding_A_Pipeline_VITIS_LOOP_62_4/m_axi_gmem1_ARADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_dense_accoding_A_Pipeline_VITIS_LOOP_62_4/m_axi_gmem1_ARID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_dense_accoding_A_Pipeline_VITIS_LOOP_62_4/m_axi_gmem1_ARLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_dense_accoding_A_Pipeline_VITIS_LOOP_62_4/m_axi_gmem1_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_dense_accoding_A_Pipeline_VITIS_LOOP_62_4/m_axi_gmem1_ARBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_dense_accoding_A_Pipeline_VITIS_LOOP_62_4/m_axi_gmem1_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_dense_accoding_A_Pipeline_VITIS_LOOP_62_4/m_axi_gmem1_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_dense_accoding_A_Pipeline_VITIS_LOOP_62_4/m_axi_gmem1_ARPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_dense_accoding_A_Pipeline_VITIS_LOOP_62_4/m_axi_gmem1_ARQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_dense_accoding_A_Pipeline_VITIS_LOOP_62_4/m_axi_gmem1_ARREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_dense_accoding_A_Pipeline_VITIS_LOOP_62_4/m_axi_gmem1_ARUSER' to 0.
INFO: [RTGEN 206-100] Generating core module 'uitofp_32ns_32_4_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'load_dense_accoding_A_Pipeline_VITIS_LOOP_62_4'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.07 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.07 seconds; current allocated memory: 911.750 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'load_dense_accoding_A' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'mul_32ns_31ns_62_2_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_32s_32s_32_2_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mux_164_31_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mux_164_32_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'load_dense_accoding_A'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.16 seconds. CPU system time: 0 seconds. Elapsed time: 0.15 seconds; current allocated memory: 914.578 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'pe_Pipeline_VITIS_LOOP_76_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'pe_Pipeline_VITIS_LOOP_76_1' pipeline 'VITIS_LOOP_76_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mux_83_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'pe_Pipeline_VITIS_LOOP_76_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.23 seconds. CPU system time: 0 seconds. Elapsed time: 0.23 seconds; current allocated memory: 917.285 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'pe_Pipeline_VITIS_LOOP_76_11' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'pe_Pipeline_VITIS_LOOP_76_11' pipeline 'VITIS_LOOP_76_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mux_83_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'pe_Pipeline_VITIS_LOOP_76_11'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.15 seconds. CPU system time: 0 seconds. Elapsed time: 0.16 seconds; current allocated memory: 918.750 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'pe' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_32s_32s_32_2_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mux_164_1_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mux_164_32_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'uitofp_32ns_32_4_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'pe'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.17 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.18 seconds; current allocated memory: 921.035 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'spmm_hls' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
ERROR: [RTGEN 206-102] Illegal connection is found on FIFO pin 'spmm_hls|A_stream' connecting to 'call_ln152'('load_stream_to_buffer|A_stream1').
ERROR: [RTGEN 206-102] Illegal connection is found on FIFO pin 'spmm_hls|A_stream' connecting to 'call_ln148'('load_stream_to_buffer|A_stream1').
INFO: [RTGEN 206-500] Setting interface mode on port 'spmm_hls/gmem0' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'spmm_hls/gmem1' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'spmm_hls/A' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'spmm_hls/nnz' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'spmm_hls/B' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'spmm_hls/M' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'spmm_hls/K' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'spmm_hls' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'A', 'nnz', 'M', 'K' and 'return' to AXI-Lite port control.
INFO: [RTGEN 206-100] Bundling port 'B' to AXI-Lite port control_r.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem0_AWVALID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem0_AWVALID' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem0_AWREADY' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem0_AWADDR' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem0_AWADDR' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem0_AWID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem0_AWID' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem0_AWLEN' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem0_AWLEN' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem0_AWSIZE' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem0_AWSIZE' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem0_AWBURST' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem0_AWBURST' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem0_AWLOCK' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem0_AWLOCK' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem0_AWCACHE' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem0_AWCACHE' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem0_AWPROT' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem0_AWPROT' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem0_AWQOS' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem0_AWQOS' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem0_AWREGION' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem0_AWREGION' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem0_AWUSER' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem0_AWUSER' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem0_WVALID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem0_WVALID' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem0_WREADY' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem0_WDATA' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem0_WDATA' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem0_WSTRB' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem0_WSTRB' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem0_WLAST' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem0_WLAST' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem0_WID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem0_WID' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem0_WUSER' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem0_WUSER' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem0_ARVALID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem0_ARVALID' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem0_ARREADY' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem0_ARADDR' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem0_ARADDR' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem0_ARID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem0_ARID' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem0_ARLEN' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem0_ARLEN' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem0_ARSIZE' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem0_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem0_ARBURST' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2 (64-bit)
Tool Version Limit: 2019.12
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 4ns.
INFO: [HLS 200-1611] Setting target device to 'xcu280-fsvh2892-2L-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_latency=0
INFO: [HLS 200-1464] Running solution command: config_export -format=xo
INFO: [HLS 200-1464] Running solution command: config_export -output=build_fpga/spmm_hls.xo
INFO: [HLS 200-1510] Running: set_part xcu280-fsvh2892-2L-e 
INFO: [HLS 200-1510] Running: create_clock -period 4.0 -name default 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.01 seconds. CPU system time: 0.01 seconds. Elapsed time: 10.05 seconds; current allocated memory: 732.820 MB.
INFO: [HLS 200-10] Analyzing design file 'src/spmm_device_fpga.cpp' ... 
WARNING: [HLS 207-5558] Only for-loops and functions support the dataflow (src/spmm_device_fpga.cpp:95:9)
WARNING: [HLS 214-104] Only for-loops and functions support the dataflow (src/spmm_device_fpga.cpp:95:9)
WARNING: [HLS 200-471] Dataflow form checks found 1 issue(s) in file src/spmm_device_fpga.cpp
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 3.69 seconds. CPU system time: 0.67 seconds. Elapsed time: 4.37 seconds; current allocated memory: 732.820 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-291] Loop 'VITIS_LOOP_54_3' is marked as complete unroll implied by the pipeline pragma (src/spmm_device_fpga.cpp:54:26)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_62_4' is marked as complete unroll implied by the pipeline pragma (src/spmm_device_fpga.cpp:62:30)
INFO: [HLS 214-178] Inlining function 'unpack_pcoo(ap_uint<64>)' into 'load_stream_to_buffer(hls::stream<ap_uint<64>, 0>&, PCOO*)' (src/spmm_device_fpga.cpp:29:0)
INFO: [HLS 214-178] Inlining function 'pe_kernel(PCOO&, float*, float*, int) (.19.37.43.61.73.79.97.109.115.133)' into 'pe(PCOO*, float*, int*, float*, int)' (src/spmm_device_fpga.cpp:88:0)
INFO: [HLS 214-248] Applying array_partition to 'buf0.eor': Complete partitioning on dimension 1. (src/spmm_device_fpga.cpp:124:7)
INFO: [HLS 214-248] Applying array_partition to 'buf0.col': Complete partitioning on dimension 1. (src/spmm_device_fpga.cpp:124:7)
INFO: [HLS 214-248] Applying array_partition to 'buf0.value': Complete partitioning on dimension 1. (src/spmm_device_fpga.cpp:124:7)
INFO: [HLS 214-248] Applying array_partition to 'buf1.eor': Complete partitioning on dimension 1. (src/spmm_device_fpga.cpp:125:10)
INFO: [HLS 214-248] Applying array_partition to 'buf1.col': Complete partitioning on dimension 1. (src/spmm_device_fpga.cpp:125:10)
INFO: [HLS 214-248] Applying array_partition to 'buf1.value': Complete partitioning on dimension 1. (src/spmm_device_fpga.cpp:125:10)
INFO: [HLS 214-248] Applying array_partition to 'map_buf': Complete partitioning on dimension 1. (src/spmm_device_fpga.cpp:128:6)
INFO: [HLS 214-248] Applying array_partition to 'Dense_Buf0': Cyclic partitioning with factor 8 on dimension 1. (src/spmm_device_fpga.cpp:130:8)
INFO: [HLS 214-248] Applying array_partition to 'Dense_Buf1': Cyclic partitioning with factor 8 on dimension 1. (src/spmm_device_fpga.cpp:131:11)
INFO: [HLS 214-115] Multiple burst reads of variable length and bit width 32 in loop 'VITIS_LOOP_62_4'(src/spmm_device_fpga.cpp:62:30) has been inferred on bundle 'gmem1'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (src/spmm_device_fpga.cpp:62:30)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 4.35 seconds. CPU system time: 0.67 seconds. Elapsed time: 5.02 seconds; current allocated memory: 733.363 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 733.363 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.13 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.14 seconds; current allocated memory: 748.812 MB.
INFO: [HLS 200-10] Checking synthesizability ...
WARNING: [SYNCHK 200-77] The top function 'spmm_hls' (src/spmm_device_fpga.cpp:105) has no outputs. Possible cause(s) are: (1) Output parameters are passed by value; (2) intended outputs (parameters or global variables) are never written; (3) there are infinite loops.
INFO: [SYNCHK 200-10] 0 error(s), 1 warning(s).
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.25 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.27 seconds; current allocated memory: 771.422 MB.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'VITIS_LOOP_51_2' (src/spmm_device_fpga.cpp:53) in function 'load_dense_accoding_A' for pipelining.
WARNING: [HLS 200-932] Cannot unroll loop 'VITIS_LOOP_54_3' (src/spmm_device_fpga.cpp:54) in function 'load_dense_accoding_A' completely: variable loop bound.
WARNING: [HLS 200-936] Cannot unroll loop 'VITIS_LOOP_62_4' (src/spmm_device_fpga.cpp:62) in function 'load_dense_accoding_A': cannot completely unroll a loop with a variable trip count.
WARNING: [XFORM 203-731] Internal stream variable 'A_stream' (src/spmm_device_fpga.cpp:120) is invalid: it has no data producer
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.43 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.45 seconds; current allocated memory: 816.922 MB.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_93_1' (src/spmm_device_fpga.cpp:91:9) in function 'pe' more than one sub loop.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_51_2' (src/spmm_device_fpga.cpp:53:11) in function 'load_dense_accoding_A' more than one sub loop.
INFO: [HLS 200-472] Inferring partial write operation for 'out_buf' (src/spmm_device_fpga.cpp:78:13)
INFO: [HLS 200-472] Inferring partial write operation for 'dense_ptr_0' (src/spmm_device_fpga.cpp:64:23)
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.3 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.34 seconds; current allocated memory: 895.406 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'spmm_hls' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'load_stream_to_buffer' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'read_data_loop'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'read_data_loop'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.11 seconds. CPU system time: 0.04 seconds. Elapsed time: 0.16 seconds; current allocated memory: 898.215 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 898.215 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'load_dense_accoding_A_Pipeline_VITIS_LOOP_47_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_47_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, loop 'VITIS_LOOP_47_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 898.590 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 898.590 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'load_dense_accoding_A_Pipeline_VITIS_LOOP_54_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [SCHED 204-65] Unable to satisfy pipeline directive for function 'load_dense_accoding_A_Pipeline_VITIS_LOOP_54_3': contains subloop(s) that are not unrolled.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_54_3'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, loop 'VITIS_LOOP_54_3'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 898.781 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 898.781 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'load_dense_accoding_A_Pipeline_VITIS_LOOP_62_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [SCHED 204-65] Unable to satisfy pipeline directive for function 'load_dense_accoding_A_Pipeline_VITIS_LOOP_62_4': contains subloop(s) that are not unrolled.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_62_4'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 7, loop 'VITIS_LOOP_62_4'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.09 seconds. CPU system time: 0 seconds. Elapsed time: 0.09 seconds; current allocated memory: 899.301 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 899.301 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'load_dense_accoding_A' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [SCHED 204-67] Unable to satisfy pipeline directive for loop 'VITIS_LOOP_51_2': contains subfunction 'load_dense_accoding_A_Pipeline_VITIS_LOOP_54_3' which is not pipelined.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.14 seconds. CPU system time: 0 seconds. Elapsed time: 0.14 seconds; current allocated memory: 900.488 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.14 seconds. CPU system time: 0 seconds. Elapsed time: 0.14 seconds; current allocated memory: 900.488 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'pe_Pipeline_VITIS_LOOP_76_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_76_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 7, loop 'VITIS_LOOP_76_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.17 seconds. CPU system time: 0 seconds. Elapsed time: 0.17 seconds; current allocated memory: 900.633 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.1 seconds. CPU system time: 0 seconds. Elapsed time: 0.1 seconds; current allocated memory: 900.633 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'pe_Pipeline_VITIS_LOOP_76_11' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_76_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 7, loop 'VITIS_LOOP_76_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.16 seconds. CPU system time: 0 seconds. Elapsed time: 0.17 seconds; current allocated memory: 901.145 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.1 seconds. CPU system time: 0 seconds. Elapsed time: 0.1 seconds; current allocated memory: 901.145 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'pe' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.16 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.18 seconds; current allocated memory: 902.316 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.13 seconds. CPU system time: 0 seconds. Elapsed time: 0.14 seconds; current allocated memory: 902.316 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'spmm_hls' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.25 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.25 seconds; current allocated memory: 904.352 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.31 seconds. CPU system time: 0 seconds. Elapsed time: 0.31 seconds; current allocated memory: 904.352 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'load_stream_to_buffer' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'load_stream_to_buffer' pipeline 'read_data_loop' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'load_stream_to_buffer'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.34 seconds. CPU system time: 0 seconds. Elapsed time: 0.34 seconds; current allocated memory: 904.434 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'load_dense_accoding_A_Pipeline_VITIS_LOOP_47_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'load_dense_accoding_A_Pipeline_VITIS_LOOP_47_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.09 seconds; current allocated memory: 906.496 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'load_dense_accoding_A_Pipeline_VITIS_LOOP_54_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'load_dense_accoding_A_Pipeline_VITIS_LOOP_54_3'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 907.703 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'load_dense_accoding_A_Pipeline_VITIS_LOOP_62_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'load_dense_accoding_A_Pipeline_VITIS_LOOP_62_4' pipeline 'VITIS_LOOP_62_4' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'load_dense_accoding_A_Pipeline_VITIS_LOOP_62_4/m_axi_gmem1_ARVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_dense_accoding_A_Pipeline_VITIS_LOOP_62_4/m_axi_gmem1_ARADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_dense_accoding_A_Pipeline_VITIS_LOOP_62_4/m_axi_gmem1_ARID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_dense_accoding_A_Pipeline_VITIS_LOOP_62_4/m_axi_gmem1_ARLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_dense_accoding_A_Pipeline_VITIS_LOOP_62_4/m_axi_gmem1_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_dense_accoding_A_Pipeline_VITIS_LOOP_62_4/m_axi_gmem1_ARBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_dense_accoding_A_Pipeline_VITIS_LOOP_62_4/m_axi_gmem1_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_dense_accoding_A_Pipeline_VITIS_LOOP_62_4/m_axi_gmem1_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_dense_accoding_A_Pipeline_VITIS_LOOP_62_4/m_axi_gmem1_ARPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_dense_accoding_A_Pipeline_VITIS_LOOP_62_4/m_axi_gmem1_ARQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_dense_accoding_A_Pipeline_VITIS_LOOP_62_4/m_axi_gmem1_ARREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_dense_accoding_A_Pipeline_VITIS_LOOP_62_4/m_axi_gmem1_ARUSER' to 0.
INFO: [RTGEN 206-100] Generating core module 'uitofp_32ns_32_4_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'load_dense_accoding_A_Pipeline_VITIS_LOOP_62_4'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 908.727 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'load_dense_accoding_A' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'mul_32ns_31ns_62_2_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_32s_32s_32_2_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mux_164_31_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mux_164_32_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'load_dense_accoding_A'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.16 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.16 seconds; current allocated memory: 911.570 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'pe_Pipeline_VITIS_LOOP_76_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'pe_Pipeline_VITIS_LOOP_76_1' pipeline 'VITIS_LOOP_76_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mux_83_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'pe_Pipeline_VITIS_LOOP_76_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.23 seconds. CPU system time: 0 seconds. Elapsed time: 0.24 seconds; current allocated memory: 914.262 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'pe_Pipeline_VITIS_LOOP_76_11' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'pe_Pipeline_VITIS_LOOP_76_11' pipeline 'VITIS_LOOP_76_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mux_83_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'pe_Pipeline_VITIS_LOOP_76_11'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.16 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.16 seconds; current allocated memory: 915.773 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'pe' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_32s_32s_32_2_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mux_164_1_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mux_164_32_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'uitofp_32ns_32_4_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'pe'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.17 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.18 seconds; current allocated memory: 918.020 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'spmm_hls' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
ERROR: [RTGEN 206-102] Illegal connection is found on FIFO pin 'spmm_hls|A_stream' connecting to 'call_ln150'('load_stream_to_buffer|A_stream1').
ERROR: [RTGEN 206-102] Illegal connection is found on FIFO pin 'spmm_hls|A_stream' connecting to 'call_ln146'('load_stream_to_buffer|A_stream1').
INFO: [RTGEN 206-500] Setting interface mode on port 'spmm_hls/gmem0' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'spmm_hls/gmem1' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'spmm_hls/A' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'spmm_hls/nnz' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'spmm_hls/B' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'spmm_hls/M' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'spmm_hls/K' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'spmm_hls' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'A', 'nnz', 'M', 'K' and 'return' to AXI-Lite port control.
INFO: [RTGEN 206-100] Bundling port 'B' to AXI-Lite port control_r.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem0_AWVALID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem0_AWVALID' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem0_AWREADY' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem0_AWADDR' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem0_AWADDR' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem0_AWID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem0_AWID' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem0_AWLEN' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem0_AWLEN' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem0_AWSIZE' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem0_AWSIZE' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem0_AWBURST' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem0_AWBURST' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem0_AWLOCK' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem0_AWLOCK' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem0_AWCACHE' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem0_AWCACHE' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem0_AWPROT' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem0_AWPROT' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem0_AWQOS' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem0_AWQOS' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem0_AWREGION' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem0_AWREGION' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem0_AWUSER' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem0_AWUSER' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem0_WVALID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem0_WVALID' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem0_WREADY' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem0_WDATA' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem0_WDATA' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem0_WSTRB' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem0_WSTRB' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem0_WLAST' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem0_WLAST' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem0_WID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem0_WID' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem0_WUSER' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem0_WUSER' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem0_ARVALID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem0_ARVALID' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem0_ARREADY' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem0_ARADDR' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem0_ARADDR' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem0_ARID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem0_ARID' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem0_ARLEN' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem0_ARLEN' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem0_ARSIZE' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem0_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem0_ARBURST' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem0_ARBURST' to 0.
WARNING: [RTGEN 206-101]==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2 (64-bit)
Tool Version Limit: 2019.12
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2 (64-bit)
Tool Version Limit: 2019.12
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2 (64-bit)
Tool Version Limit: 2019.12
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 4ns.
INFO: [HLS 200-1611] Setting target device to 'xcu280-fsvh2892-2L-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_latency=0
INFO: [HLS 200-1464] Running solution command: config_export -format=xo
INFO: [HLS 200-1464] Running solution command: config_export -output=build_fpga/spmm_hls.xo
INFO: [HLS 200-1510] Running: set_part xcu280-fsvh2892-2L-e 
INFO: [HLS 200-1510] Running: create_clock -period 4.0 -name default 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.01 seconds. CPU system time: 0.02 seconds. Elapsed time: 10.04 seconds; current allocated memory: 732.820 MB.
INFO: [HLS 200-10] Analyzing design file 'src/spmm_device_fpga.cpp' ... 
WARNING: [HLS 207-5558] Only for-loops and functions support the dataflow (src/spmm_device_fpga.cpp:95:9)
WARNING: [HLS 207-5558] Only for-loops and functions support the dataflow (src/spmm_device_fpga.cpp:144:9)
WARNING: [HLS 207-5558] Only for-loops and functions support the dataflow (src/spmm_device_fpga.cpp:150:9)
WARNING: [HLS 214-104] Only for-loops and functions support the dataflow (src/spmm_device_fpga.cpp:95:9)
WARNING: [HLS 214-104] Only for-loops and functions support the dataflow (src/spmm_device_fpga.cpp:144:9)
WARNING: [HLS 214-104] Only for-loops and functions support the dataflow (src/spmm_device_fpga.cpp:150:9)
WARNING: [HLS 200-471] Dataflow form checks found 3 issue(s) in file src/spmm_device_fpga.cpp
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 3.75 seconds. CPU system time: 0.6 seconds. Elapsed time: 4.39 seconds; current allocated memory: 732.820 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-291] Loop 'VITIS_LOOP_54_3' is marked as complete unroll implied by the pipeline pragma (src/spmm_device_fpga.cpp:54:26)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_62_4' is marked as complete unroll implied by the pipeline pragma (src/spmm_device_fpga.cpp:62:30)
INFO: [HLS 214-178] Inlining function 'unpack_pcoo(ap_uint<64>)' into 'load_stream_to_buffer(hls::stream<ap_uint<64>, 0>&, PCOO*)' (src/spmm_device_fpga.cpp:29:0)
INFO: [HLS 214-178] Inlining function 'pe_kernel(PCOO&, float*, float*, int) (.19.37.43.61.73.79.97.109.115.133)' into 'pe(PCOO*, float*, int*, float*, int)' (src/spmm_device_fpga.cpp:88:0)
INFO: [HLS 214-248] Applying array_partition to 'buf0.eor': Complete partitioning on dimension 1. (src/spmm_device_fpga.cpp:124:7)
INFO: [HLS 214-248] Applying array_partition to 'buf0.col': Complete partitioning on dimension 1. (src/spmm_device_fpga.cpp:124:7)
INFO: [HLS 214-248] Applying array_partition to 'buf0.value': Complete partitioning on dimension 1. (src/spmm_device_fpga.cpp:124:7)
INFO: [HLS 214-248] Applying array_partition to 'buf1.eor': Complete partitioning on dimension 1. (src/spmm_device_fpga.cpp:125:10)
INFO: [HLS 214-248] Applying array_partition to 'buf1.col': Complete partitioning on dimension 1. (src/spmm_device_fpga.cpp:125:10)
INFO: [HLS 214-248] Applying array_partition to 'buf1.value': Complete partitioning on dimension 1. (src/spmm_device_fpga.cpp:125:10)
INFO: [HLS 214-248] Applying array_partition to 'map_buf': Complete partitioning on dimension 1. (src/spmm_device_fpga.cpp:128:6)
INFO: [HLS 214-248] Applying array_partition to 'Dense_Buf0': Cyclic partitioning with factor 8 on dimension 1. (src/spmm_device_fpga.cpp:130:8)
INFO: [HLS 214-248] Applying array_partition to 'Dense_Buf1': Cyclic partitioning with factor 8 on dimension 1. (src/spmm_device_fpga.cpp:131:11)
INFO: [HLS 214-115] Multiple burst reads of length 16 and bit width 64 in loop 'VITIS_LOOP_20_1'(src/spmm_device_fpga.cpp:20:19) has been inferred on bundle 'gmem0'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (src/spmm_device_fpga.cpp:20:19)
INFO: [HLS 214-115] Multiple burst reads of variable length and bit width 32 in loop 'VITIS_LOOP_62_4'(src/spmm_device_fpga.cpp:62:30) has been inferred on bundle 'gmem1'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (src/spmm_device_fpga.cpp:62:30)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 4.32 seconds. CPU system time: 0.68 seconds. Elapsed time: 5 seconds; current allocated memory: 733.473 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 733.473 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.13 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.15 seconds; current allocated memory: 749.363 MB.
INFO: [HLS 200-10] Checking synthesizability ...
WARNING: [SYNCHK 200-77] The top function 'spmm_hls' (src/spmm_device_fpga.cpp:105) has no outputs. Possible cause(s) are: (1) Output parameters are passed by value; (2) intended outputs (parameters or global variables) are never written; (3) there are infinite loops.
INFO: [SYNCHK 200-10] 0 error(s), 1 warning(s).
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.25 seconds. CPU system time: 0 seconds. Elapsed time: 0.27 seconds; current allocated memory: 772.793 MB.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'VITIS_LOOP_51_2' (src/spmm_device_fpga.cpp:53) in function 'load_dense_accoding_A' for pipelining.
WARNING: [HLS 200-932] Cannot unroll loop 'VITIS_LOOP_54_3' (src/spmm_device_fpga.cpp:54) in function 'load_dense_accoding_A' completely: variable loop bound.
WARNING: [HLS 200-936] Cannot unroll loop 'VITIS_LOOP_62_4' (src/spmm_device_fpga.cpp:62) in function 'load_dense_accoding_A': cannot completely unroll a loop with a variable trip count.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.44 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.45 seconds; current allocated memory: 818.301 MB.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_93_1' (src/spmm_device_fpga.cpp:91:9) in function 'pe' more than one sub loop.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_51_2' (src/spmm_device_fpga.cpp:53:11) in function 'load_dense_accoding_A' more than one sub loop.
INFO: [HLS 200-472] Inferring partial write operation for 'out_buf' (src/spmm_device_fpga.cpp:78:13)
INFO: [HLS 200-472] Inferring partial write operation for 'dense_ptr_0' (src/spmm_device_fpga.cpp:64:23)
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.3 seconds. CPU system time: 0.04 seconds. Elapsed time: 0.35 seconds; current allocated memory: 916.156 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'spmm_hls' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'load_A_Pipeline_VITIS_LOOP_20_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_20_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'VITIS_LOOP_20_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.09 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.12 seconds; current allocated memory: 917.719 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.02 seconds; current allocated memory: 917.719 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'load_A' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 917.906 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 917.906 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'load_stream_to_buffer' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'read_data_loop'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'read_data_loop'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 919.359 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 919.359 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'load_dense_accoding_A_Pipeline_VITIS_LOOP_47_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_47_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, loop 'VITIS_LOOP_47_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.05 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.04 seconds; current allocated memory: 919.695 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 919.695 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'load_dense_accoding_A_Pipeline_VITIS_LOOP_54_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [SCHED 204-65] Unable to satisfy pipeline directive for function 'load_dense_accoding_A_Pipeline_VITIS_LOOP_54_3': contains subloop(s) that are not unrolled.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_54_3'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, loop 'VITIS_LOOP_54_3'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 919.895 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 919.895 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'load_dense_accoding_A_Pipeline_VITIS_LOOP_62_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [SCHED 204-65] Unable to satisfy pipeline directive for function 'load_dense_accoding_A_Pipeline_VITIS_LOOP_62_4': contains subloop(s) that are not unrolled.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_62_4'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 7, loop 'VITIS_LOOP_62_4'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.09 seconds. CPU system time: 0 seconds. Elapsed time: 0.09 seconds; current allocated memory: 920.422 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 920.422 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'load_dense_accoding_A' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [SCHED 204-67] Unable to satisfy pipeline directive for loop 'VITIS_LOOP_51_2': contains subfunction 'load_dense_accoding_A_Pipeline_VITIS_LOOP_54_3' which is not pipelined.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.12 seconds. CPU system time: 0 seconds. Elapsed time: 0.13 seconds; current allocated memory: 921.629 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.14 seconds. CPU system time: 0 seconds. Elapsed time: 0.14 seconds; current allocated memory: 921.629 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'pe_Pipeline_VITIS_LOOP_76_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_76_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 7, loop 'VITIS_LOOP_76_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.17 seconds. CPU system time: 0 seconds. Elapsed time: 0.16 seconds; current allocated memory: 921.836 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.1 seconds. CPU system time: 0 seconds. Elapsed time: 0.09 seconds; current allocated memory: 921.836 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'pe_Pipeline_VITIS_LOOP_76_11' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_76_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 7, loop 'VITIS_LOOP_76_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.15 seconds. CPU system time: 0 seconds. Elapsed time: 0.15 seconds; current allocated memory: 922.355 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.1 seconds. CPU system time: 0 seconds. Elapsed time: 0.1 seconds; current allocated memory: 922.355 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'pe' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.16 seconds. CPU system time: 0 seconds. Elapsed time: 0.17 seconds; current allocated memory: 923.484 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.13 seconds. CPU system time: 0 seconds. Elapsed time: 0.13 seconds; current allocated memory: 923.484 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'spmm_hls' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.25 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.26 seconds; current allocated memory: 925.543 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.32 seconds. CPU system time: 0 seconds. Elapsed time: 0.32 seconds; current allocated memory: 925.543 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'load_A_Pipeline_VITIS_LOOP_20_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'load_A_Pipeline_VITIS_LOOP_20_1' pipeline 'VITIS_LOOP_20_1' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'load_A_Pipeline_VITIS_LOOP_20_1/m_axi_gmem0_ARVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_A_Pipeline_VITIS_LOOP_20_1/m_axi_gmem0_ARADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_A_Pipeline_VITIS_LOOP_20_1/m_axi_gmem0_ARID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_A_Pipeline_VITIS_LOOP_20_1/m_axi_gmem0_ARLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_A_Pipeline_VITIS_LOOP_20_1/m_axi_gmem0_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_A_Pipeline_VITIS_LOOP_20_1/m_axi_gmem0_ARBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_A_Pipeline_VITIS_LOOP_20_1/m_axi_gmem0_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_A_Pipeline_VITIS_LOOP_20_1/m_axi_gmem0_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_A_Pipeline_VITIS_LOOP_20_1/m_axi_gmem0_ARPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_A_Pipeline_VITIS_LOOP_20_1/m_axi_gmem0_ARQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_A_Pipeline_VITIS_LOOP_20_1/m_axi_gmem0_ARREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_A_Pipeline_VITIS_LOOP_20_1/m_axi_gmem0_ARUSER' to 0.
INFO: [RTGEN 206-100] Finished creating RTL model for 'load_A_Pipeline_VITIS_LOOP_20_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.34 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.36 seconds; current allocated memory: 925.543 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'load_A' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'load_A'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.05 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.07 seconds; current allocated memory: 926.520 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'load_stream_to_buffer' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'load_stream_to_buffer' pipeline 'read_data_loop' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'load_stream_to_buffer'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 927.418 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'load_dense_accoding_A_Pipeline_VITIS_LOOP_47_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'load_dense_accoding_A_Pipeline_VITIS_LOOP_47_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.08 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.09 seconds; current allocated memory: 929.406 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'load_dense_accoding_A_Pipeline_VITIS_LOOP_54_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'load_dense_accoding_A_Pipeline_VITIS_LOOP_54_3'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 930.633 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'load_dense_accoding_A_Pipeline_VITIS_LOOP_62_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'load_dense_accoding_A_Pipeline_VITIS_LOOP_62_4' pipeline 'VITIS_LOOP_62_4' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'load_dense_accoding_A_Pipeline_VITIS_LOOP_62_4/m_axi_gmem1_ARVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_dense_accoding_A_Pipeline_VITIS_LOOP_62_4/m_axi_gmem1_ARADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_dense_accoding_A_Pipeline_VITIS_LOOP_62_4/m_axi_gmem1_ARID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_dense_accoding_A_Pipeline_VITIS_LOOP_62_4/m_axi_gmem1_ARLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_dense_accoding_A_Pipeline_VITIS_LOOP_62_4/m_axi_gmem1_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_dense_accoding_A_Pipeline_VITIS_LOOP_62_4/m_axi_gmem1_ARBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_dense_accoding_A_Pipeline_VITIS_LOOP_62_4/m_axi_gmem1_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_dense_accoding_A_Pipeline_VITIS_LOOP_62_4/m_axi_gmem1_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_dense_accoding_A_Pipeline_VITIS_LOOP_62_4/m_axi_gmem1_ARPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_dense_accoding_A_Pipeline_VITIS_LOOP_62_4/m_axi_gmem1_ARQOS' to 0.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2 (64-bit)
Tool Version Limit: 2019.12
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 4ns.
INFO: [HLS 200-1611] Setting target device to 'xcu280-fsvh2892-2L-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_latency=0
INFO: [HLS 200-1464] Running solution command: config_export -format=xo
INFO: [HLS 200-1464] Running solution command: config_export -output=build_fpga/spmm_hls.xo
INFO: [HLS 200-1510] Running: set_part xcu280-fsvh2892-2L-e 
INFO: [HLS 200-1510] Running: create_clock -period 4.0 -name default 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.01 seconds. CPU system time: 0.01 seconds. Elapsed time: 10.04 seconds; current allocated memory: 735.781 MB.
INFO: [HLS 200-10] Analyzing design file 'src/spmm_device_fpga.cpp' ... 
WARNING: [HLS 207-5558] Only for-loops and functions support the dataflow (src/spmm_device_fpga.cpp:95:9)
WARNING: [HLS 207-5558] Only for-loops and functions support the dataflow (src/spmm_device_fpga.cpp:146:9)
WARNING: [HLS 207-5558] Only for-loops and functions support the dataflow (src/spmm_device_fpga.cpp:152:9)
WARNING: [HLS 214-104] Only for-loops and functions support the dataflow (src/spmm_device_fpga.cpp:95:9)
WARNING: [HLS 214-104] Only for-loops and functions support the dataflow (src/spmm_device_fpga.cpp:146:9)
WARNING: [HLS 214-104] Only for-loops and functions support the dataflow (src/spmm_device_fpga.cpp:152:9)
WARNING: [HLS 200-471] Dataflow form checks found 3 issue(s) in file src/spmm_device_fpga.cpp
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 3.66 seconds. CPU system time: 0.64 seconds. Elapsed time: 4.34 seconds; current allocated memory: 735.832 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-291] Loop 'VITIS_LOOP_54_3' is marked as complete unroll implied by the pipeline pragma (src/spmm_device_fpga.cpp:54:26)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_62_4' is marked as complete unroll implied by the pipeline pragma (src/spmm_device_fpga.cpp:62:30)
INFO: [HLS 214-178] Inlining function 'unpack_pcoo(ap_uint<64>)' into 'load_stream_to_buffer(hls::stream<ap_uint<64>, 0>&, PCOO*)' (src/spmm_device_fpga.cpp:29:0)
INFO: [HLS 214-178] Inlining function 'pe_kernel(PCOO&, float*, float*, int) (.19.37.43.61.73.79.97.109.115.133)' into 'pe(PCOO*, float*, int*, float*, int)' (src/spmm_device_fpga.cpp:88:0)
INFO: [HLS 214-248] Applying array_partition to 'buf0.eor': Complete partitioning on dimension 1. (src/spmm_device_fpga.cpp:124:7)
INFO: [HLS 214-248] Applying array_partition to 'buf0.col': Complete partitioning on dimension 1. (src/spmm_device_fpga.cpp:124:7)
INFO: [HLS 214-248] Applying array_partition to 'buf0.value': Complete partitioning on dimension 1. (src/spmm_device_fpga.cpp:124:7)
INFO: [HLS 214-248] Applying array_partition to 'buf1.eor': Complete partitioning on dimension 1. (src/spmm_device_fpga.cpp:125:10)
INFO: [HLS 214-248] Applying array_partition to 'buf1.col': Complete partitioning on dimension 1. (src/spmm_device_fpga.cpp:125:10)
INFO: [HLS 214-248] Applying array_partition to 'buf1.value': Complete partitioning on dimension 1. (src/spmm_device_fpga.cpp:125:10)
INFO: [HLS 214-248] Applying array_partition to 'map_buf': Complete partitioning on dimension 1. (src/spmm_device_fpga.cpp:128:6)
INFO: [HLS 214-248] Applying array_partition to 'Dense_Buf0': Cyclic partitioning with factor 8 on dimension 1. (src/spmm_device_fpga.cpp:130:8)
INFO: [HLS 214-248] Applying array_partition to 'Dense_Buf1': Cyclic partitioning with factor 8 on dimension 1. (src/spmm_device_fpga.cpp:131:11)
INFO: [HLS 214-248] Applying array_partition to 'Out_Buf0': Cyclic partitioning with factor 8 on dimension 1. (src/spmm_device_fpga.cpp:135:8)
INFO: [HLS 214-248] Applying array_partition to 'Out_Buf1': Cyclic partitioning with factor 8 on dimension 1. (src/spmm_device_fpga.cpp:136:11)
INFO: [HLS 214-115] Multiple burst reads of length 16 and bit width 64 in loop 'VITIS_LOOP_20_1'(src/spmm_device_fpga.cpp:20:19) has been inferred on bundle 'gmem0'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (src/spmm_device_fpga.cpp:20:19)
INFO: [HLS 214-115] Multiple burst reads of variable length and bit width 32 in loop 'VITIS_LOOP_62_4'(src/spmm_device_fpga.cpp:62:30) has been inferred on bundle 'gmem1'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (src/spmm_device_fpga.cpp:62:30)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 4.38 seconds. CPU system time: 0.68 seconds. Elapsed time: 5.06 seconds; current allocated memory: 736.453 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 736.453 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.13 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.16 seconds; current allocated memory: 752.281 MB.
INFO: [HLS 200-10] Checking synthesizability ...
WARNING: [SYNCHK 200-77] The top function 'spmm_hls' (src/spmm_device_fpga.cpp:105) has no outputs. Possible cause(s) are: (1) Output parameters are passed by value; (2) intended outputs (parameters or global variables) are never written; (3) there are infinite loops.
INFO: [SYNCHK 200-10] 0 error(s), 1 warning(s).
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.25 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.26 seconds; current allocated memory: 774.055 MB.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'VITIS_LOOP_51_2' (src/spmm_device_fpga.cpp:53) in function 'load_dense_accoding_A' for pipelining.
WARNING: [HLS 200-932] Cannot unroll loop 'VITIS_LOOP_54_3' (src/spmm_device_fpga.cpp:54) in function 'load_dense_accoding_A' completely: variable loop bound.
WARNING: [HLS 200-936] Cannot unroll loop 'VITIS_LOOP_62_4' (src/spmm_device_fpga.cpp:62) in function 'load_dense_accoding_A': cannot completely unroll a loop with a variable trip count.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.44 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.47 seconds; current allocated memory: 821.281 MB.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_93_1' (src/spmm_device_fpga.cpp:91:9) in function 'pe' more than one sub loop.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_51_2' (src/spmm_device_fpga.cpp:53:11) in function 'load_dense_accoding_A' more than one sub loop.
INFO: [HLS 200-472] Inferring partial write operation for 'out_buf_0' (src/spmm_device_fpga.cpp:78:13)
INFO: [HLS 200-472] Inferring partial write operation for 'dense_ptr_0' (src/spmm_device_fpga.cpp:64:23)
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.32 seconds. CPU system time: 0.04 seconds. Elapsed time: 0.36 seconds; current allocated memory: 919.820 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'spmm_hls' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'load_A_Pipeline_VITIS_LOOP_20_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_20_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'VITIS_LOOP_20_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.11 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.13 seconds; current allocated memory: 921.375 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 921.375 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'load_A' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 921.562 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 921.562 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'load_stream_to_buffer' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'read_data_loop'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'read_data_loop'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 923.016 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 923.016 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'load_dense_accoding_A_Pipeline_VITIS_LOOP_47_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_47_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, loop 'VITIS_LOOP_47_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 923.340 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 923.340 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'load_dense_accoding_A_Pipeline_VITIS_LOOP_54_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [SCHED 204-65] Unable to satisfy pipeline directive for function 'load_dense_accoding_A_Pipeline_VITIS_LOOP_54_3': contains subloop(s) that are not unrolled.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_54_3'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, loop 'VITIS_LOOP_54_3'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 923.656 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 923.656 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'load_dense_accoding_A_Pipeline_VITIS_LOOP_62_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [SCHED 204-65] Unable to satisfy pipeline directive for function 'load_dense_accoding_A_Pipeline_VITIS_LOOP_62_4': contains subloop(s) that are not unrolled.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_62_4'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 7, loop 'VITIS_LOOP_62_4'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 924.074 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 924.074 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'load_dense_accoding_A' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [SCHED 204-67] Unable to satisfy pipeline directive for loop 'VITIS_LOOP_51_2': contains subfunction 'load_dense_accoding_A_Pipeline_VITIS_LOOP_54_3' which is not pipelined.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.12 seconds. CPU system time: 0 seconds. Elapsed time: 0.13 seconds; current allocated memory: 925.270 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.14 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.14 seconds; current allocated memory: 925.270 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'pe_Pipeline_VITIS_LOOP_76_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_76_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 7, loop 'VITIS_LOOP_76_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.19 seconds. CPU system time: 0 seconds. Elapsed time: 0.19 seconds; current allocated memory: 925.773 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.12 seconds. CPU system time: 0 seconds. Elapsed time: 0.12 seconds; current allocated memory: 925.773 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'pe_Pipeline_VITIS_LOOP_76_173' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_76_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 7, loop 'VITIS_LOOP_76_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.2 seconds. CPU system time: 0 seconds. Elapsed time: 0.2 seconds; current allocated memory: 926.547 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.13 seconds. CPU system time: 0 seconds. Elapsed time: 0.12 seconds; current allocated memory: 926.547 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'pe' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.17 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.18 seconds; current allocated memory: 927.598 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.15 seconds. CPU system time: 0 seconds. Elapsed time: 0.15 seconds; current allocated memory: 927.598 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'spmm_hls' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.28 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.28 seconds; current allocated memory: 929.734 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.41 seconds. CPU system time: 0 seconds. Elapsed time: 0.4 seconds; current allocated memory: 929.734 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'load_A_Pipeline_VITIS_LOOP_20_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'load_A_Pipeline_VITIS_LOOP_20_1' pipeline 'VITIS_LOOP_20_1' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'load_A_Pipeline_VITIS_LOOP_20_1/m_axi_gmem0_ARVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_A_Pipeline_VITIS_LOOP_20_1/m_axi_gmem0_ARADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_A_Pipeline_VITIS_LOOP_20_1/m_axi_gmem0_ARID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_A_Pipeline_VITIS_LOOP_20_1/m_axi_gmem0_ARLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_A_Pipeline_VITIS_LOOP_20_1/m_axi_gmem0_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_A_Pipeline_VITIS_LOOP_20_1/m_axi_gmem0_ARBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_A_Pipeline_VITIS_LOOP_20_1/m_axi_gmem0_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_A_Pipeline_VITIS_LOOP_20_1/m_axi_gmem0_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_A_Pipeline_VITIS_LOOP_20_1/m_axi_gmem0_ARPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_A_Pipeline_VITIS_LOOP_20_1/m_axi_gmem0_ARQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_A_Pipeline_VITIS_LOOP_20_1/m_axi_gmem0_ARREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_A_Pipeline_VITIS_LOOP_20_1/m_axi_gmem0_ARUSER' to 0.
INFO: [RTGEN 206-100] Finished creating RTL model for 'load_A_Pipeline_VITIS_LOOP_20_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.43 seconds. CPU system time: 0 seconds. Elapsed time: 0.43 seconds; current allocated memory: 929.734 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'load_A' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'load_A'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.05 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.07 seconds; current allocated memory: 930.703 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'load_stream_to_buffer' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'load_stream_to_buffer' pipeline 'read_data_loop' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'load_stream_to_buffer'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 931.617 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'load_dense_accoding_A_Pipeline_VITIS_LOOP_47_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'load_dense_accoding_A_Pipeline_VITIS_LOOP_47_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.07 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.08 seconds; current allocated memory: 933.609 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'load_dense_accoding_A_Pipeline_VITIS_LOOP_54_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'load_dense_accoding_A_Pipeline_VITIS_LOOP_54_3'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.05 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.06 seconds; current allocated memory: 934.848 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'load_dense_accoding_A_Pipeline_VITIS_LOOP_62_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'load_dense_accoding_A_Pipeline_VITIS_LOOP_62_4' pipeline 'VITIS_LOOP_62_4' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'load_dense_accoding_A_Pipeline_VITIS_LOOP_62_4/m_axi_gmem1_ARVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_dense_accoding_A_Pipeline_VITIS_LOOP_62_4/m_axi_gmem1_ARADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_dense_accoding_A_Pipeline_VITIS_LOOP_62_4/m_axi_gmem1_ARID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_dense_accoding_A_Pipeline_VITIS_LOOP_62_4/m_axi_gmem1_ARLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_dense_accoding_A_Pipeline_VITIS_LOOP_62_4/m_axi_gmem1_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_dense_accoding_A_Pipeline_VITIS_LOOP_62_4/m_axi_gmem1_ARBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_dense_accoding_A_Pipeline_VITIS_LOOP_62_4/m_axi_gmem1_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_dense_accoding_A_Pipeline_VITIS_LOOP_62_4/m_axi_gmem1_ARCACHE' to 0.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2 (64-bit)
Tool Version Limit: 2019.12
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 4ns.
INFO: [HLS 200-1611] Setting target device to 'xcu280-fsvh2892-2L-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_latency=0
INFO: [HLS 200-1464] Running solution command: config_export -format=xo
INFO: [HLS 200-1464] Running solution command: config_export -output=build_fpga/spmm_hls.xo
INFO: [HLS 200-1510] Running: set_part xcu280-fsvh2892-2L-e 
INFO: [HLS 200-1510] Running: create_clock -period 4.0 -name default 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.02 seconds. CPU system time: 0.02 seconds. Elapsed time: 10.04 seconds; current allocated memory: 735.781 MB.
INFO: [HLS 200-10] Analyzing design file 'src/spmm_device_fpga.cpp' ... 
WARNING: [HLS 207-5558] Only for-loops and functions support the dataflow (src/spmm_device_fpga.cpp:95:9)
WARNING: [HLS 207-5558] Only for-loops and functions support the dataflow (src/spmm_device_fpga.cpp:148:9)
WARNING: [HLS 207-5558] Only for-loops and functions support the dataflow (src/spmm_device_fpga.cpp:158:9)
WARNING: [HLS 214-104] Only for-loops and functions support the dataflow (src/spmm_device_fpga.cpp:95:9)
WARNING: [HLS 214-104] Only for-loops and functions support the dataflow (src/spmm_device_fpga.cpp:148:9)
WARNING: [HLS 214-104] Only for-loops and functions support the dataflow (src/spmm_device_fpga.cpp:158:9)
WARNING: [HLS 200-471] Dataflow form checks found 3 issue(s) in file src/spmm_device_fpga.cpp
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 3.66 seconds. CPU system time: 0.59 seconds. Elapsed time: 4.26 seconds; current allocated memory: 735.832 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-291] Loop 'VITIS_LOOP_54_3' is marked as complete unroll implied by the pipeline pragma (src/spmm_device_fpga.cpp:54:26)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_62_4' is marked as complete unroll implied by the pipeline pragma (src/spmm_device_fpga.cpp:62:30)
INFO: [HLS 214-178] Inlining function 'unpack_pcoo(ap_uint<64>)' into 'load_stream_to_buffer(hls::stream<ap_uint<64>, 0>&, PCOO*)' (src/spmm_device_fpga.cpp:29:0)
INFO: [HLS 214-178] Inlining function 'pe_kernel(PCOO&, float*, float*, int) (.19.37.43.61.73.79.97.109.115.133)' into 'pe(PCOO*, float*, int*, float*, int)' (src/spmm_device_fpga.cpp:88:0)
INFO: [HLS 214-248] Applying array_partition to 'buf0.eor': Complete partitioning on dimension 1. (src/spmm_device_fpga.cpp:124:7)
INFO: [HLS 214-248] Applying array_partition to 'buf0.col': Complete partitioning on dimension 1. (src/spmm_device_fpga.cpp:124:7)
INFO: [HLS 214-248] Applying array_partition to 'buf0.value': Complete partitioning on dimension 1. (src/spmm_device_fpga.cpp:124:7)
INFO: [HLS 214-248] Applying array_partition to 'buf1.eor': Complete partitioning on dimension 1. (src/spmm_device_fpga.cpp:125:10)
INFO: [HLS 214-248] Applying array_partition to 'buf1.col': Complete partitioning on dimension 1. (src/spmm_device_fpga.cpp:125:10)
INFO: [HLS 214-248] Applying array_partition to 'buf1.value': Complete partitioning on dimension 1. (src/spmm_device_fpga.cpp:125:10)
INFO: [HLS 214-248] Applying array_partition to 'map_buf': Complete partitioning on dimension 1. (src/spmm_device_fpga.cpp:128:6)
INFO: [HLS 214-248] Applying array_partition to 'Dense_Buf0': Cyclic partitioning with factor 8 on dimension 1. (src/spmm_device_fpga.cpp:130:8)
INFO: [HLS 214-248] Applying array_partition to 'Dense_Buf1': Cyclic partitioning with factor 8 on dimension 1. (src/spmm_device_fpga.cpp:131:11)
INFO: [HLS 214-248] Applying array_partition to 'Out_Buf0': Cyclic partitioning with factor 8 on dimension 1. (src/spmm_device_fpga.cpp:135:8)
INFO: [HLS 214-248] Applying array_partition to 'Out_Buf1': Cyclic partitioning with factor 8 on dimension 1. (src/spmm_device_fpga.cpp:136:11)
INFO: [HLS 214-115] Multiple burst reads of length 16 and bit width 64 in loop 'VITIS_LOOP_20_1'(src/spmm_device_fpga.cpp:20:19) has been inferred on bundle 'gmem0'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (src/spmm_device_fpga.cpp:20:19)
INFO: [HLS 214-115] Multiple burst reads of variable length and bit width 32 in loop 'VITIS_LOOP_62_4'(src/spmm_device_fpga.cpp:62:30) has been inferred on bundle 'gmem1'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (src/spmm_device_fpga.cpp:62:30)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 4.43 seconds. CPU system time: 0.67 seconds. Elapsed time: 5.11 seconds; current allocated memory: 736.453 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 736.453 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.14 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.15 seconds; current allocated memory: 752.285 MB.
INFO: [HLS 200-10] Checking synthesizability ...
WARNING: [SYNCHK 200-77] The top function 'spmm_hls' (src/spmm_device_fpga.cpp:105) has no outputs. Possible cause(s) are: (1) Output parameters are passed by value; (2) intended outputs (parameters or global variables) are never written; (3) there are infinite loops.
INFO: [SYNCHK 200-10] 0 error(s), 1 warning(s).
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.25 seconds. CPU system time: 0 seconds. Elapsed time: 0.26 seconds; current allocated memory: 774.055 MB.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'VITIS_LOOP_51_2' (src/spmm_device_fpga.cpp:53) in function 'load_dense_accoding_A' for pipelining.
WARNING: [HLS 200-932] Cannot unroll loop 'VITIS_LOOP_54_3' (src/spmm_device_fpga.cpp:54) in function 'load_dense_accoding_A' completely: variable loop bound.
WARNING: [HLS 200-936] Cannot unroll loop 'VITIS_LOOP_62_4' (src/spmm_device_fpga.cpp:62) in function 'load_dense_accoding_A': cannot completely unroll a loop with a variable trip count.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.43 seconds. CPU system time: 0.04 seconds. Elapsed time: 0.47 seconds; current allocated memory: 821.277 MB.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_93_1' (src/spmm_device_fpga.cpp:91:9) in function 'pe' more than one sub loop.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_51_2' (src/spmm_device_fpga.cpp:53:11) in function 'load_dense_accoding_A' more than one sub loop.
INFO: [HLS 200-472] Inferring partial write operation for 'out_buf_0' (src/spmm_device_fpga.cpp:78:13)
INFO: [HLS 200-472] Inferring partial write operation for 'dense_ptr_0' (src/spmm_device_fpga.cpp:64:23)
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.31 seconds. CPU system time: 0.04 seconds. Elapsed time: 0.36 seconds; current allocated memory: 919.812 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'spmm_hls' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'load_A_Pipeline_VITIS_LOOP_20_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_20_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'VITIS_LOOP_20_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.09 seconds. CPU system time: 0.04 seconds. Elapsed time: 0.12 seconds; current allocated memory: 921.367 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 921.367 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'load_A' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 921.559 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 921.559 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'load_stream_to_buffer' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'read_data_loop'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'read_data_loop'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 922.938 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 922.938 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'load_dense_accoding_A_Pipeline_VITIS_LOOP_47_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_47_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, loop 'VITIS_LOOP_47_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 923.344 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 923.344 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'load_dense_accoding_A_Pipeline_VITIS_LOOP_54_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [SCHED 204-65] Unable to satisfy pipeline directive for function 'load_dense_accoding_A_Pipeline_VITIS_LOOP_54_3': contains subloop(s) that are not unrolled.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_54_3'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, loop 'VITIS_LOOP_54_3'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.04 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.04 seconds; current allocated memory: 923.656 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 923.656 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'load_dense_accoding_A_Pipeline_VITIS_LOOP_62_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [SCHED 204-65] Unable to satisfy pipeline directive for function 'load_dense_accoding_A_Pipeline_VITIS_LOOP_62_4': contains subloop(s) that are not unrolled.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_62_4'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 7, loop 'VITIS_LOOP_62_4'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.09 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.09 seconds; current allocated memory: 924.074 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 924.074 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'load_dense_accoding_A' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [SCHED 204-67] Unable to satisfy pipeline directive for loop 'VITIS_LOOP_51_2': contains subfunction 'load_dense_accoding_A_Pipeline_VITIS_LOOP_54_3' which is not pipelined.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.13 seconds. CPU system time: 0 seconds. Elapsed time: 0.13 seconds; current allocated memory: 925.273 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.14 seconds. CPU system time: 0 seconds. Elapsed time: 0.14 seconds; current allocated memory: 925.273 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'pe_Pipeline_VITIS_LOOP_76_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_76_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 7, loop 'VITIS_LOOP_76_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.19 seconds. CPU system time: 0 seconds. Elapsed time: 0.19 seconds; current allocated memory: 925.773 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.11 seconds. CPU system time: 0 seconds. Elapsed time: 0.11 seconds; current allocated memory: 925.773 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'pe_Pipeline_VITIS_LOOP_76_173' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_76_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 7, loop 'VITIS_LOOP_76_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.21 seconds. CPU system time: 0 seconds. Elapsed time: 0.2 seconds; current allocated memory: 926.539 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.12 seconds. CPU system time: 0 seconds. Elapsed time: 0.12 seconds; current allocated memory: 926.539 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'pe' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.17 seconds. CPU system time: 0 seconds. Elapsed time: 0.18 seconds; current allocated memory: 927.602 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.14 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.14 seconds; current allocated memory: 927.602 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'spmm_hls' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.27 seconds. CPU system time: 0 seconds. Elapsed time: 0.27 seconds; current allocated memory: 929.746 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.39 seconds. CPU system time: 0 seconds. Elapsed time: 0.4 seconds; current allocated memory: 929.746 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'load_A_Pipeline_VITIS_LOOP_20_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'load_A_Pipeline_VITIS_LOOP_20_1' pipeline 'VITIS_LOOP_20_1' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'load_A_Pipeline_VITIS_LOOP_20_1/m_axi_gmem0_ARVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_A_Pipeline_VITIS_LOOP_20_1/m_axi_gmem0_ARADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_A_Pipeline_VITIS_LOOP_20_1/m_axi_gmem0_ARID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_A_Pipeline_VITIS_LOOP_20_1/m_axi_gmem0_ARLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_A_Pipeline_VITIS_LOOP_20_1/m_axi_gmem0_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_A_Pipeline_VITIS_LOOP_20_1/m_axi_gmem0_ARBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_A_Pipeline_VITIS_LOOP_20_1/m_axi_gmem0_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_A_Pipeline_VITIS_LOOP_20_1/m_axi_gmem0_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_A_Pipeline_VITIS_LOOP_20_1/m_axi_gmem0_ARPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_A_Pipeline_VITIS_LOOP_20_1/m_axi_gmem0_ARQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_A_Pipeline_VITIS_LOOP_20_1/m_axi_gmem0_ARREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_A_Pipeline_VITIS_LOOP_20_1/m_axi_gmem0_ARUSER' to 0.
INFO: [RTGEN 206-100] Finished creating RTL model for 'load_A_Pipeline_VITIS_LOOP_20_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.42 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.43 seconds; current allocated memory: 929.746 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'load_A' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'load_A'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 930.703 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'load_stream_to_buffer' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'load_stream_to_buffer' pipeline 'read_data_loop' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'load_stream_to_buffer'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 931.617 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'load_dense_accoding_A_Pipeline_VITIS_LOOP_47_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'load_dense_accoding_A_Pipeline_VITIS_LOOP_47_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.09 seconds; current allocated memory: 933.605 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'load_dense_accoding_A_Pipeline_VITIS_LOOP_54_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'load_dense_accoding_A_Pipeline_VITIS_LOOP_54_3'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.04 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.06 seconds; current allocated memory: 934.848 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'load_dense_accoding_A_Pipeline_VITIS_LOOP_62_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'load_dense_accoding_A_Pipeline_VITIS_LOOP_62_4' pipeline 'VITIS_LOOP_62_4' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'load_dense_accoding_A_Pipeline_VITIS_LOOP_62_4/m_axi_gmem1_ARVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_dense_accoding_A_Pipeline_VITIS_LOOP_62_4/m_axi_gmem1_ARADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_dense_accoding_A_Pipeline_VITIS_LOOP_62_4/m_axi_gmem1_ARID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_dense_accoding_A_Pipeline_VITIS_LOOP_62_4/m_axi_gmem1_ARLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_dense_accoding_A_Pipeline_VITIS_LOOP_62_4/m_axi_gmem1_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_dense_accoding_A_Pipeline_VITIS_LOOP_62_4/m_axi_gmem1_ARBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_dense_accoding_A_Pipeline_VITIS_LOOP_62_4/m_axi_gmem1_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_dense_accoding_A_Pipeline_VITIS_LOOP_62_4/m_axi_gmem1_ARCACHE' to 0.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2 (64-bit)
Tool Version Limit: 2019.12
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 4ns.
INFO: [HLS 200-1611] Setting target device to 'xcu280-fsvh2892-2L-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_latency=0
INFO: [HLS 200-1464] Running solution command: config_export -format=xo
INFO: [HLS 200-1464] Running solution command: config_export -output=build_fpga/spmm_hls.xo
INFO: [HLS 200-1510] Running: set_part xcu280-fsvh2892-2L-e 
INFO: [HLS 200-1510] Running: create_clock -period 4.0 -name default 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.01 seconds. CPU system time: 0.01 seconds. Elapsed time: 10.04 seconds; current allocated memory: 735.781 MB.
INFO: [HLS 200-10] Analyzing design file 'src/spmm_device_fpga.cpp' ... 
WARNING: [HLS 207-5558] Only for-loops and functions support the dataflow (src/spmm_device_fpga.cpp:95:9)
WARNING: [HLS 207-5558] Only for-loops and functions support the dataflow (src/spmm_device_fpga.cpp:147:9)
WARNING: [HLS 214-104] Only for-loops and functions support the dataflow (src/spmm_device_fpga.cpp:95:9)
WARNING: [HLS 214-104] Only for-loops and functions support the dataflow (src/spmm_device_fpga.cpp:147:9)
WARNING: [HLS 200-471] Dataflow form checks found 2 issue(s) in file src/spmm_device_fpga.cpp
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 3.78 seconds. CPU system time: 0.58 seconds. Elapsed time: 4.39 seconds; current allocated memory: 735.785 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-291] Loop 'VITIS_LOOP_54_3' is marked as complete unroll implied by the pipeline pragma (src/spmm_device_fpga.cpp:54:26)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_62_4' is marked as complete unroll implied by the pipeline pragma (src/spmm_device_fpga.cpp:62:30)
INFO: [HLS 214-178] Inlining function 'unpack_pcoo(ap_uint<64>)' into 'load_stream_to_buffer(hls::stream<ap_uint<64>, 0>&, PCOO*)' (src/spmm_device_fpga.cpp:29:0)
INFO: [HLS 214-178] Inlining function 'pe_kernel(PCOO&, float*, float*, int)' into 'pe(PCOO*, float*, int*, float*, int)' (src/spmm_device_fpga.cpp:88:0)
INFO: [HLS 214-178] Inlining function 'load_dense_accoding_A(PCOO*, float*, int*, ap_uint<32> const*, int)' into 'spmm_hls' (src/spmm_device_fpga.cpp:111:0)
INFO: [HLS 214-178] Inlining function 'pe(PCOO*, float*, int*, float*, int)' into 'spmm_hls' (src/spmm_device_fpga.cpp:111:0)
INFO: [HLS 214-248] Applying array_partition to 'buf0.eor': Complete partitioning on dimension 1. (src/spmm_device_fpga.cpp:124:7)
INFO: [HLS 214-248] Applying array_partition to 'buf0.col': Complete partitioning on dimension 1. (src/spmm_device_fpga.cpp:124:7)
INFO: [HLS 214-248] Applying array_partition to 'buf0.value': Complete partitioning on dimension 1. (src/spmm_device_fpga.cpp:124:7)
INFO: [HLS 214-248] Applying array_partition to 'map_buf': Complete partitioning on dimension 1. (src/spmm_device_fpga.cpp:128:6)
INFO: [HLS 214-248] Applying array_partition to 'Dense_Buf0': Cyclic partitioning with factor 8 on dimension 1. (src/spmm_device_fpga.cpp:130:8)
INFO: [HLS 214-115] Multiple burst reads of length 16 and bit width 64 in loop 'VITIS_LOOP_20_1'(src/spmm_device_fpga.cpp:20:19) has been inferred on bundle 'gmem0'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (src/spmm_device_fpga.cpp:20:19)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 4.07 seconds. CPU system time: 0.59 seconds. Elapsed time: 4.66 seconds; current allocated memory: 736.336 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 736.336 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.09 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.11 seconds; current allocated memory: 748.852 MB.
INFO: [HLS 200-10] Checking synthesizability ...
WARNING: [SYNCHK 200-77] The top function 'load_dense_accoding_A' (src/spmm_device_fpga.cpp:39) has no outputs. Possible cause(s) are: (1) Output parameters are passed by value; (2) intended outputs (parameters or global variables) are never written; (3) there are infinite loops.
INFO: [SYNCHK 200-10] 0 error(s), 1 warning(s).
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.21 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.22 seconds; current allocated memory: 766.262 MB.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'VITIS_LOOP_51_2' (src/spmm_device_fpga.cpp:53) in function 'spmm_hls' for pipelining.
WARNING: [HLS 200-932] Cannot unroll loop 'VITIS_LOOP_54_3' (src/spmm_device_fpga.cpp:54) in function 'spmm_hls' completely: variable loop bound.
WARNING: [HLS 200-936] Cannot unroll loop 'VITIS_LOOP_62_4' (src/spmm_device_fpga.cpp:62) in function 'spmm_hls': cannot completely unroll a loop with a variable trip count.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.26 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.3 seconds; current allocated memory: 803.746 MB.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_51_2' (src/spmm_device_fpga.cpp:53:11) in function 'spmm_hls' the outer loop is not a perfect loop because there is nontrivial logic before entering the inner loop.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_144_1' (src/spmm_device_fpga.cpp:128:6) in function 'spmm_hls' the outer loop is not a perfect loop because there is nontrivial logic before entering the inner loop.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.14 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.15 seconds; current allocated memory: 840.887 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'spmm_hls' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'load_A_Pipeline_VITIS_LOOP_20_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_20_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'VITIS_LOOP_20_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.07 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.09 seconds; current allocated memory: 841.074 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 841.074 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'load_A' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 841.301 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 841.301 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'load_stream_to_buffer' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'read_data_loop'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'read_data_loop'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 842.691 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 842.691 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'spmm_hls_Pipeline_VITIS_LOOP_54_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [SCHED 204-65] Unable to satisfy pipeline directive for function 'spmm_hls_Pipeline_VITIS_LOOP_54_3': contains subloop(s) that are not unrolled.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_54_3'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, loop 'VITIS_LOOP_54_3'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.03 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.03 seconds; current allocated memory: 842.691 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 842.691 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'spmm_hls' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [SCHED 204-67] Unable to satisfy pipeline directive for loop 'VITIS_LOOP_51_2': contains subfunction 'spmm_hls_Pipeline_VITIS_LOOP_54_3' which is not pipelined.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.09 seconds; current allocated memory: 843.594 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.09 seconds. CPU system time: 0 seconds. Elapsed time: 0.09 seconds; current allocated memory: 843.594 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'load_A_Pipeline_VITIS_LOOP_20_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'load_A_Pipeline_VITIS_LOOP_20_1' pipeline 'VITIS_LOOP_20_1' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'load_A_Pipeline_VITIS_LOOP_20_1/m_axi_gmem0_ARVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_A_Pipeline_VITIS_LOOP_20_1/m_axi_gmem0_ARADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_A_Pipeline_VITIS_LOOP_20_1/m_axi_gmem0_ARID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_A_Pipeline_VITIS_LOOP_20_1/m_axi_gmem0_ARLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_A_Pipeline_VITIS_LOOP_20_1/m_axi_gmem0_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_A_Pipeline_VITIS_LOOP_20_1/m_axi_gmem0_ARBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_A_Pipeline_VITIS_LOOP_20_1/m_axi_gmem0_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_A_Pipeline_VITIS_LOOP_20_1/m_axi_gmem0_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_A_Pipeline_VITIS_LOOP_20_1/m_axi_gmem0_ARPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_A_Pipeline_VITIS_LOOP_20_1/m_axi_gmem0_ARQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_A_Pipeline_VITIS_LOOP_20_1/m_axi_gmem0_ARREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_A_Pipeline_VITIS_LOOP_20_1/m_axi_gmem0_ARUSER' to 0.
INFO: [RTGEN 206-100] Finished creating RTL model for 'load_A_Pipeline_VITIS_LOOP_20_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.1 seconds. CPU system time: 0 seconds. Elapsed time: 0.1 seconds; current allocated memory: 843.594 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'load_A' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'load_A'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.06 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.06 seconds; current allocated memory: 844.215 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'load_stream_to_buffer' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'load_stream_to_buffer' pipeline 'read_data_loop' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'load_stream_to_buffer'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 845.168 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'spmm_hls_Pipeline_VITIS_LOOP_54_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'spmm_hls_Pipeline_VITIS_LOOP_54_3'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 846.988 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'spmm_hls' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'spmm_hls/gmem0' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'spmm_hls/gmem1' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'spmm_hls/A' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'spmm_hls/nnz' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'spmm_hls/B' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'spmm_hls/M' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'spmm_hls/K' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'spmm_hls' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'A', 'nnz', 'M', 'K' to AXI-Lite port control.
INFO: [RTGEN 206-100] Bundling port 'B' to AXI-Lite port control_r.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem1_AWVALID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem1_AWVALID' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem1_AWREADY' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem1_AWADDR' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem1_AWADDR' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem1_AWID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem1_AWID' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem1_AWLEN' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem1_AWLEN' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem1_AWSIZE' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem1_AWSIZE' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem1_AWBURST' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem1_AWBURST' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem1_AWLOCK' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem1_AWLOCK' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem1_AWCACHE' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem1_AWCACHE' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem1_AWPROT' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem1_AWPROT' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem1_AWQOS' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem1_AWQOS' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem1_AWREGION' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem1_AWREGION' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem1_AWUSER' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem1_AWUSER' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem1_WVALID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem1_WVALID' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem1_WREADY' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem1_WDATA' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem1_WDATA' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem1_WSTRB' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem1_WSTRB' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem1_WLAST' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem1_WLAST' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem1_WID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem1_WID' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem1_WUSER' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem1_WUSER' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem1_ARVALID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem1_ARVALID' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem1_ARREADY' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem1_ARADDR' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem1_ARADDR' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem1_ARID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem1_ARID' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem1_ARLEN' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem1_ARLEN' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem1_ARSIZE' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem1_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem1_ARBURST' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem1_ARBURST' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem1_ARLOCK' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem1_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem1_ARCACHE' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem1_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem1_ARPROT' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2 (64-bit)
Tool Version Limit: 2019.12
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 4ns.
INFO: [HLS 200-1611] Setting target device to 'xcu280-fsvh2892-2L-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_latency=0
INFO: [HLS 200-1464] Running solution command: config_export -format=xo
INFO: [HLS 200-1464] Running solution command: config_export -output=build_fpga/spmm_hls.xo
INFO: [HLS 200-1510] Running: set_part xcu280-fsvh2892-2L-e 
INFO: [HLS 200-1510] Running: create_clock -period 4.0 -name default 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.02 seconds. CPU system time: 0.01 seconds. Elapsed time: 10.04 seconds; current allocated memory: 732.820 MB.
INFO: [HLS 200-10] Analyzing design file 'src/spmm_device_fpga.cpp' ... 
WARNING: [HLS 207-5558] Only for-loops and functions support the dataflow (src/spmm_device_fpga.cpp:95:9)
WARNING: [HLS 207-5558] Only for-loops and functions support the dataflow (src/spmm_device_fpga.cpp:146:9)
WARNING: [HLS 207-5558] Only for-loops and functions support the dataflow (src/spmm_device_fpga.cpp:153:9)
WARNING: [HLS 214-104] Only for-loops and functions support the dataflow (src/spmm_device_fpga.cpp:95:9)
WARNING: [HLS 214-104] Only for-loops and functions support the dataflow (src/spmm_device_fpga.cpp:146:9)
WARNING: [HLS 214-104] Only for-loops and functions support the dataflow (src/spmm_device_fpga.cpp:153:9)
WARNING: [HLS 200-471] Dataflow form checks found 3 issue(s) in file src/spmm_device_fpga.cpp
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 3.6 seconds. CPU system time: 0.6 seconds. Elapsed time: 4.21 seconds; current allocated memory: 732.867 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-291] Loop 'VITIS_LOOP_54_3' is marked as complete unroll implied by the pipeline pragma (src/spmm_device_fpga.cpp:54:26)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_62_4' is marked as complete unroll implied by the pipeline pragma (src/spmm_device_fpga.cpp:62:30)
INFO: [HLS 214-178] Inlining function 'unpack_pcoo(ap_uint<64>)' into 'load_stream_to_buffer(hls::stream<ap_uint<64>, 0>&, PCOO*)' (src/spmm_device_fpga.cpp:29:0)
INFO: [HLS 214-178] Inlining function 'pe_kernel(PCOO&, float*, float*, int) (.19.37.43.61.73.79.97.109.115.133)' into 'pe(PCOO*, float*, int*, float*, int)' (src/spmm_device_fpga.cpp:88:0)
INFO: [HLS 214-248] Applying array_partition to 'buf0.eor': Complete partitioning on dimension 1. (src/spmm_device_fpga.cpp:124:7)
INFO: [HLS 214-248] Applying array_partition to 'buf0.col': Complete partitioning on dimension 1. (src/spmm_device_fpga.cpp:124:7)
INFO: [HLS 214-248] Applying array_partition to 'buf0.value': Complete partitioning on dimension 1. (src/spmm_device_fpga.cpp:124:7)
INFO: [HLS 214-248] Applying array_partition to 'buf1.eor': Complete partitioning on dimension 1. (src/spmm_device_fpga.cpp:125:10)
INFO: [HLS 214-248] Applying array_partition to 'buf1.col': Complete partitioning on dimension 1. (src/spmm_device_fpga.cpp:125:10)
INFO: [HLS 214-248] Applying array_partition to 'buf1.value': Complete partitioning on dimension 1. (src/spmm_device_fpga.cpp:125:10)
INFO: [HLS 214-248] Applying array_partition to 'map_buf': Complete partitioning on dimension 1. (src/spmm_device_fpga.cpp:128:6)
INFO: [HLS 214-248] Applying array_partition to 'Dense_Buf0': Cyclic partitioning with factor 8 on dimension 1. (src/spmm_device_fpga.cpp:130:8)
INFO: [HLS 214-248] Applying array_partition to 'Dense_Buf1': Cyclic partitioning with factor 8 on dimension 1. (src/spmm_device_fpga.cpp:131:11)
INFO: [HLS 214-248] Applying array_partition to 'Out_Buf0': Cyclic partitioning with factor 8 on dimension 1. (src/spmm_device_fpga.cpp:135:8)
INFO: [HLS 214-248] Applying array_partition to 'Out_Buf1': Cyclic partitioning with factor 8 on dimension 1. (src/spmm_device_fpga.cpp:136:11)
INFO: [HLS 214-115] Multiple burst reads of length 16 and bit width 64 in loop 'VITIS_LOOP_20_1'(src/spmm_device_fpga.cpp:20:19) has been inferred on bundle 'gmem0'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (src/spmm_device_fpga.cpp:20:19)
INFO: [HLS 214-115] Multiple burst reads of variable length and bit width 32 in loop 'VITIS_LOOP_62_4'(src/spmm_device_fpga.cpp:62:30) has been inferred on bundle 'gmem1'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (src/spmm_device_fpga.cpp:62:30)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 4.34 seconds. CPU system time: 0.64 seconds. Elapsed time: 5 seconds; current allocated memory: 733.488 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 733.488 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.13 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.16 seconds; current allocated memory: 749.316 MB.
INFO: [HLS 200-10] Checking synthesizability ...
WARNING: [SYNCHK 200-77] The top function 'spmm_hls' (src/spmm_device_fpga.cpp:105) has no outputs. Possible cause(s) are: (1) Output parameters are passed by value; (2) intended outputs (parameters or global variables) are never written; (3) there are infinite loops.
INFO: [SYNCHK 200-10] 0 error(s), 1 warning(s).
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.24 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.26 seconds; current allocated memory: 773.094 MB.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'VITIS_LOOP_51_2' (src/spmm_device_fpga.cpp:53) in function 'load_dense_accoding_A' for pipelining.
WARNING: [HLS 200-932] Cannot unroll loop 'VITIS_LOOP_54_3' (src/spmm_device_fpga.cpp:54) in function 'load_dense_accoding_A' completely: variable loop bound.
WARNING: [HLS 200-936] Cannot unroll loop 'VITIS_LOOP_62_4' (src/spmm_device_fpga.cpp:62) in function 'load_dense_accoding_A': cannot completely unroll a loop with a variable trip count.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.43 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.46 seconds; current allocated memory: 818.434 MB.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_93_1' (src/spmm_device_fpga.cpp:91:9) in function 'pe' more than one sub loop.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_51_2' (src/spmm_device_fpga.cpp:53:11) in function 'load_dense_accoding_A' more than one sub loop.
INFO: [HLS 200-472] Inferring partial write operation for 'out_buf_0' (src/spmm_device_fpga.cpp:78:13)
INFO: [HLS 200-472] Inferring partial write operation for 'dense_ptr_0' (src/spmm_device_fpga.cpp:64:23)
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.32 seconds. CPU system time: 0.05 seconds. Elapsed time: 0.35 seconds; current allocated memory: 916.848 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'spmm_hls' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'load_A_Pipeline_VITIS_LOOP_20_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_20_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'VITIS_LOOP_20_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.08 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.11 seconds; current allocated memory: 918.402 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 918.402 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'load_A' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.03 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.03 seconds; current allocated memory: 918.582 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 918.582 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'load_stream_to_buffer' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'read_data_loop'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'read_data_loop'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 919.973 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.02 seconds; current allocated memory: 919.973 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'load_dense_accoding_A_Pipeline_VITIS_LOOP_47_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_47_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, loop 'VITIS_LOOP_47_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 920.375 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.01 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.02 seconds; current allocated memory: 920.375 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'load_dense_accoding_A_Pipeline_VITIS_LOOP_54_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [SCHED 204-65] Unable to satisfy pipeline directive for function 'load_dense_accoding_A_Pipeline_VITIS_LOOP_54_3': contains subloop(s) that are not unrolled.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_54_3'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, loop 'VITIS_LOOP_54_3'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 920.688 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 920.688 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'load_dense_accoding_A_Pipeline_VITIS_LOOP_62_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [SCHED 204-65] Unable to satisfy pipeline directive for function 'load_dense_accoding_A_Pipeline_VITIS_LOOP_62_4': contains subloop(s) that are not unrolled.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_62_4'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 7, loop 'VITIS_LOOP_62_4'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.09 seconds. CPU system time: 0 seconds. Elapsed time: 0.09 seconds; current allocated memory: 921.102 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 921.102 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'load_dense_accoding_A' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [SCHED 204-67] Unable to satisfy pipeline directive for loop 'VITIS_LOOP_51_2': contains subfunction 'load_dense_accoding_A_Pipeline_VITIS_LOOP_54_3' which is not pipelined.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.13 seconds. CPU system time: 0 seconds. Elapsed time: 0.13 seconds; current allocated memory: 922.301 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.14 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.14 seconds; current allocated memory: 922.301 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'pe_Pipeline_VITIS_LOOP_76_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_76_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 7, loop 'VITIS_LOOP_76_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.19 seconds. CPU system time: 0 seconds. Elapsed time: 0.19 seconds; current allocated memory: 922.809 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.11 seconds. CPU system time: 0 seconds. Elapsed time: 0.11 seconds; current allocated memory: 922.809 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'pe_Pipeline_VITIS_LOOP_76_173' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_76_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 7, loop 'VITIS_LOOP_76_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.21 seconds. CPU system time: 0 seconds. Elapsed time: 0.21 seconds; current allocated memory: 923.570 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.1 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.12 seconds; current allocated memory: 923.570 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'pe' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.17 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.18 seconds; current allocated memory: 924.629 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.15 seconds. CPU system time: 0 seconds. Elapsed time: 0.15 seconds; current allocated memory: 924.629 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'spmm_hls' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.27 seconds. CPU system time: 0 seconds. Elapsed time: 0.26 seconds; current allocated memory: 926.762 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.4 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.4 seconds; current allocated memory: 926.762 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'load_A_Pipeline_VITIS_LOOP_20_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'load_A_Pipeline_VITIS_LOOP_20_1' pipeline 'VITIS_LOOP_20_1' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'load_A_Pipeline_VITIS_LOOP_20_1/m_axi_gmem0_ARVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_A_Pipeline_VITIS_LOOP_20_1/m_axi_gmem0_ARADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_A_Pipeline_VITIS_LOOP_20_1/m_axi_gmem0_ARID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_A_Pipeline_VITIS_LOOP_20_1/m_axi_gmem0_ARLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_A_Pipeline_VITIS_LOOP_20_1/m_axi_gmem0_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_A_Pipeline_VITIS_LOOP_20_1/m_axi_gmem0_ARBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_A_Pipeline_VITIS_LOOP_20_1/m_axi_gmem0_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_A_Pipeline_VITIS_LOOP_20_1/m_axi_gmem0_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_A_Pipeline_VITIS_LOOP_20_1/m_axi_gmem0_ARPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_A_Pipeline_VITIS_LOOP_20_1/m_axi_gmem0_ARQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_A_Pipeline_VITIS_LOOP_20_1/m_axi_gmem0_ARREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_A_Pipeline_VITIS_LOOP_20_1/m_axi_gmem0_ARUSER' to 0.
INFO: [RTGEN 206-100] Finished creating RTL model for 'load_A_Pipeline_VITIS_LOOP_20_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.42 seconds. CPU system time: 0 seconds. Elapsed time: 0.42 seconds; current allocated memory: 926.762 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'load_A' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'load_A'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 927.734 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'load_stream_to_buffer' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'load_stream_to_buffer' pipeline 'read_data_loop' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'load_stream_to_buffer'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.05 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.05 seconds; current allocated memory: 928.648 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'load_dense_accoding_A_Pipeline_VITIS_LOOP_47_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'load_dense_accoding_A_Pipeline_VITIS_LOOP_47_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 930.637 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'load_dense_accoding_A_Pipeline_VITIS_LOOP_54_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'load_dense_accoding_A_Pipeline_VITIS_LOOP_54_3'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 931.879 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'load_dense_accoding_A_Pipeline_VITIS_LOOP_62_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'load_dense_accoding_A_Pipeline_VITIS_LOOP_62_4' pipeline 'VITIS_LOOP_62_4' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'load_dense_accoding_A_Pipeline_VITIS_LOOP_62_4/m_axi_gmem1_ARVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_dense_accoding_A_Pipeline_VITIS_LOOP_62_4/m_axi_gmem1_ARADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_dense_accoding_A_Pipeline_VITIS_LOOP_62_4/m_axi_gmem1_ARID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_dense_accoding_A_Pipeline_VITIS_LOOP_62_4/m_axi_gmem1_ARLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_dense_accoding_A_Pipeline_VITIS_LOOP_62_4/m_axi_gmem1_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_dense_accoding_A_Pipeline_VITIS_LOOP_62_4/m_axi_gmem1_ARBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_dense_accoding_A_Pipeline_VITIS_LOOP_62_4/m_axi_gmem1_ARLOCK' to 0.
WARNING: ==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2 (64-bit)
Tool Version Limit: 2019.12
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 4ns.
INFO: [HLS 200-1611] Setting target device to 'xcu280-fsvh2892-2L-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_latency=0
INFO: [HLS 200-1464] Running solution command: config_export -format=xo
INFO: [HLS 200-1464] Running solution command: config_export -output=build_fpga/spmm_hls.xo
INFO: [HLS 200-1510] Running: set_part xcu280-fsvh2892-2L-e 
INFO: [HLS 200-1510] Running: create_clock -period 4.0 -name default 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.01 seconds. CPU system time: 0.01 seconds. Elapsed time: 10.04 seconds; current allocated memory: 732.820 MB.
INFO: [HLS 200-10] Analyzing design file 'src/spmm_device_fpga.cpp' ... 
WARNING: [HLS 207-5558] Only for-loops and functions support the dataflow (src/spmm_device_fpga.cpp:95:9)
WARNING: [HLS 214-104] Only for-loops and functions support the dataflow (src/spmm_device_fpga.cpp:95:9)
WARNING: [HLS 214-110] As the loop bound is not a constant or function argument, the compiler may not successfully process the dataflow loop (src/spmm_device_fpga.cpp:144:51)
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body (src/spmm_device_fpga.cpp:147:9)
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body (src/spmm_device_fpga.cpp:147:43)
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body (src/spmm_device_fpga.cpp:148:35)
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body (src/spmm_device_fpga.cpp:148:45)
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body (src/spmm_device_fpga.cpp:149:35)
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body (src/spmm_device_fpga.cpp:149:41)
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body (src/spmm_device_fpga.cpp:149:53)
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body (src/spmm_device_fpga.cpp:150:16)
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body (src/spmm_device_fpga.cpp:150:22)
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body (src/spmm_device_fpga.cpp:150:34)
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body (src/spmm_device_fpga.cpp:150:43)
WARNING: [HLS 200-471] Dataflow form checks found 13 issue(s) in file src/spmm_device_fpga.cpp
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 3.74 seconds. CPU system time: 0.59 seconds. Elapsed time: 4.35 seconds; current allocated memory: 732.910 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-291] Loop 'VITIS_LOOP_54_3' is marked as complete unroll implied by the pipeline pragma (src/spmm_device_fpga.cpp:54:26)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_62_4' is marked as complete unroll implied by the pipeline pragma (src/spmm_device_fpga.cpp:62:30)
INFO: [HLS 214-178] Inlining function 'unpack_pcoo(ap_uint<64>)' into 'load_stream_to_buffer(hls::stream<ap_uint<64>, 0>&, PCOO*)' (src/spmm_device_fpga.cpp:29:0)
INFO: [HLS 214-178] Inlining function 'pe_kernel(PCOO&, float*, float*, int)' into 'pe(PCOO*, float*, int*, float*, int)' (src/spmm_device_fpga.cpp:88:0)
INFO: [HLS 214-248] Applying array_partition to 'buf0.eor': Complete partitioning on dimension 1. (src/spmm_device_fpga.cpp:124:7)
INFO: [HLS 214-248] Applying array_partition to 'buf0.col': Complete partitioning on dimension 1. (src/spmm_device_fpga.cpp:124:7)
INFO: [HLS 214-248] Applying array_partition to 'buf0.value': Complete partitioning on dimension 1. (src/spmm_device_fpga.cpp:124:7)
INFO: [HLS 214-248] Applying array_partition to 'map_buf': Complete partitioning on dimension 1. (src/spmm_device_fpga.cpp:128:6)
INFO: [HLS 214-248] Applying array_partition to 'Dense_Buf0': Cyclic partitioning with factor 8 on dimension 1. (src/spmm_device_fpga.cpp:130:8)
INFO: [HLS 214-248] Applying array_partition to 'Out_Buf0': Cyclic partitioning with factor 8 on dimension 1. (src/spmm_device_fpga.cpp:135:8)
INFO: [HLS 214-115] Multiple burst reads of length 16 and bit width 64 in loop 'VITIS_LOOP_20_1'(src/spmm_device_fpga.cpp:20:19) has been inferred on bundle 'gmem0'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (src/spmm_device_fpga.cpp:20:19)
INFO: [HLS 214-115] Multiple burst reads of variable length and bit width 32 in loop 'VITIS_LOOP_62_4'(src/spmm_device_fpga.cpp:62:30) has been inferred on bundle 'gmem1'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (src/spmm_device_fpga.cpp:62:30)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 4.15 seconds. CPU system time: 0.67 seconds. Elapsed time: 4.82 seconds; current allocated memory: 733.488 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 733.488 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.12 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.15 seconds; current allocated memory: 749.223 MB.
INFO: [HLS 200-10] Checking synthesizability ...
WARNING: [SYNCHK 200-77] The top function 'spmm_hls' (src/spmm_device_fpga.cpp:105) has no outputs. Possible cause(s) are: (1) Output parameters are passed by value; (2) intended outputs (parameters or global variables) are never written; (3) there are infinite loops.
INFO: [SYNCHK 200-10] 0 error(s), 1 warning(s).
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.25 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.28 seconds; current allocated memory: 772.727 MB.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'VITIS_LOOP_51_2' (src/spmm_device_fpga.cpp:53) in function 'load_dense_accoding_A' for pipelining.
WARNING: [HLS 200-932] Cannot unroll loop 'VITIS_LOOP_54_3' (src/spmm_device_fpga.cpp:54) in function 'load_dense_accoding_A' completely: variable loop bound.
WARNING: [HLS 200-936] Cannot unroll loop 'VITIS_LOOP_62_4' (src/spmm_device_fpga.cpp:62) in function 'load_dense_accoding_A': cannot completely unroll a loop with a variable trip count.
INFO: [XFORM 203-721] Extract dataflow region from loop VITIS_LOOP_144_1 (src/spmm_device_fpga.cpp:147)  of function 'spmm_hls'.
INFO: [XFORM 203-712] Applying dataflow to function 'dataflow_in_loop_VITIS_LOOP_144_1' (src/spmm_device_fpga.cpp:120:13), detected/extracted 5 process function(s): 
	 'entry_proc'
	 'load_A'
	 'load_stream_to_buffer'
	 'load_dense_accoding_A'
	 'pe'.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.38 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.39 seconds; current allocated memory: 817.645 MB.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_93_1' (src/spmm_device_fpga.cpp:91:9) in function 'pe' more than one sub loop.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_51_2' (src/spmm_device_fpga.cpp:53:11) in function 'load_dense_accoding_A' more than one sub loop.
INFO: [HLS 200-472] Inferring partial write operation for 'dense_ptr_0' (src/spmm_device_fpga.cpp:64:23)
WARNING: [HLS 200-1449] Process load_dense_accoding_A has both a predecessor and reads an input from its caller (see the GUI dataflow viewer). This may lead to lower throughput. Consider copying this input via a predecessor process.
WARNING: [HLS 200-1449] Process dataflow_in_loop_VITIS_LOOP_144_1 has both a predecessor and reads an input from its caller (see the GUI dataflow viewer). This may lead to lower throughput. Consider copying this input via a predecessor process.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.23 seconds. CPU system time: 0.04 seconds. Elapsed time: 0.28 seconds; current allocated memory: 913.969 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'spmm_hls' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'entry_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.06 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.09 seconds; current allocated memory: 914.367 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 914.375 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'load_A_Pipeline_VITIS_LOOP_20_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_20_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'VITIS_LOOP_20_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 915.500 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 915.500 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'load_A' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 915.648 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.04 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.05 seconds; current allocated memory: 915.648 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'load_stream_to_buffer' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'read_data_loop'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'read_data_loop'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.09 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.1 seconds; current allocated memory: 917.379 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.04 seconds; current allocated memory: 917.379 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'load_dense_accoding_A_Pipeline_VITIS_LOOP_47_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_47_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, loop 'VITIS_LOOP_47_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 917.789 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 917.789 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'load_dense_accoding_A_Pipeline_VITIS_LOOP_54_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [SCHED 204-65] Unable to satisfy pipeline directive for function 'load_dense_accoding_A_Pipeline_VITIS_LOOP_54_3': contains subloop(s) that are not unrolled.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_54_3'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, loop 'VITIS_LOOP_54_3'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 918.113 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 918.113 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'load_dense_accoding_A_Pipeline_VITIS_LOOP_62_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [SCHED 204-65] Unable to satisfy pipeline directive for function 'load_dense_accoding_A_Pipeline_VITIS_LOOP_62_4': contains subloop(s) that are not unrolled.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_62_4'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 7, loop 'VITIS_LOOP_62_4'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.08 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.09 seconds; current allocated memory: 918.531 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 918.531 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'load_dense_accoding_A' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [SCHED 204-67] Unable to satisfy pipeline directive for loop 'VITIS_LOOP_51_2': contains subfunction 'load_dense_accoding_A_Pipeline_VITIS_LOOP_54_3' which is not pipelined.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.14 seconds. CPU system time: 0 seconds. Elapsed time: 0.14 seconds; current allocated memory: 919.789 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.13 seconds. CPU system time: 0 seconds. Elapsed time: 0.13 seconds; current allocated memory: 919.789 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dataflow_in_loop_VITIS_LOOP_144_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.11 seconds. CPU system time: 0 seconds. Elapsed time: 0.12 seconds; current allocated memory: 919.840 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.12 seconds. CPU system time: 0 seconds. Elapsed time: 0.12 seconds; current allocated memory: 919.840 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dataflow_parent_loop_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.15 seconds. CPU system time: 0 seconds. Elapsed time: 0.16 seconds; current allocated memory: 919.883 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.1 seconds. CPU system time: 0 seconds. Elapsed time: 0.09 seconds; current allocated memory: 919.883 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'spmm_hls' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.24 seconds. CPU system time: 0 seconds. Elapsed time: 0.25 seconds; current allocated memory: 920.586 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.11 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.11 seconds; current allocated memory: 920.586 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'entry_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'entry_proc'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.24 seconds. CPU system time: 0 seconds. Elapsed time: 0.25 seconds; current allocated memory: 920.586 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'load_A_Pipeline_VITIS_LOOP_20_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'load_A_Pipeline_VITIS_LOOP_20_1' pipeline 'VITIS_LOOP_20_1' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'load_A_Pipeline_VITIS_LOOP_20_1/m_axi_gmem0_ARVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_A_Pipeline_VITIS_LOOP_20_1/m_axi_gmem0_ARADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_A_Pipeline_VITIS_LOOP_20_1/m_axi_gmem0_ARID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_A_Pipeline_VITIS_LOOP_20_1/m_axi_gmem0_ARLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_A_Pipeline_VITIS_LOOP_20_1/m_axi_gmem0_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_A_Pipeline_VITIS_LOOP_20_1/m_axi_gmem0_ARBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_A_Pipeline_VITIS_LOOP_20_1/m_axi_gmem0_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_A_Pipeline_VITIS_LOOP_20_1/m_axi_gmem0_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_A_Pipeline_VITIS_LOOP_20_1/m_axi_gmem0_ARPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_A_Pipeline_VITIS_LOOP_20_1/m_axi_gmem0_ARQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_A_Pipeline_VITIS_LOOP_20_1/m_axi_gmem0_ARREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_A_Pipeline_VITIS_LOOP_20_1/m_axi_gmem0_ARUSER' to 0.
INFO: [RTGEN 206-100] Finished creating RTL model for 'load_A_Pipeline_VITIS_LOOP_20_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.04 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.05 seconds; current allocated memory: 920.711 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'load_A' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'load_A'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 921.680 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'load_stream_to_buffer' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'load_stream_to_buffer' pipeline 'read_data_loop' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'load_stream_to_buffer'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 923.586 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'load_dense_accoding_A_Pipeline_VITIS_LOOP_47_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'load_dense_accoding_A_Pipeline_VITIS_LOOP_47_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.11 seconds. CPU system time: 0 seconds. Elapsed time: 0.12 seconds; current allocated memory: 926.691 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'load_dense_accoding_A_Pipeline_VITIS_LOOP_54_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'load_dense_accoding_A_Pipeline_VITIS_LOOP_54_3'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.06 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.06 seconds; current allocated memory: 928.301 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'load_dense_accoding_A_Pipeline_VITIS_LOOP_62_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'load_dense_accoding_A_Pipeline_VITIS_LOOP_62_4' pipeline 'VITIS_LOOP_62_4' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'load_dense_accoding_A_Pipeline_VITIS_LOOP_62_4/m_axi_gmem1_ARVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_dense_accoding_A_Pipeline_VITIS_LOOP_62_4/m_axi_gmem1_ARADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_dense_accoding_A_Pipeline_VITIS_LOOP_62_4/m_axi_gmem1_ARID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_dense_accoding_A_Pipeline_VITIS_LOOP_62_4/m_axi_gmem1_ARLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_dense_accoding_A_Pipeline_VITIS_LOOP_62_4/m_axi_gmem1_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_dense_accoding_A_Pipeline_VITIS_LOOP_62_4/m_axi_gmem1_ARBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_dense_accoding_A_Pipeline_VITIS_LOOP_62_4/m_axi_gmem1_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_dense_accoding_A_Pipeline_VITIS_LOOP_62_4/m_axi_gmem1_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_dense_accoding_A_Pipeline_VITIS_LOOP_62_4/m_axi_gmem1_ARPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_dense_accoding_A_Pipeline_VITIS_LOOP_62_4/m_axi_gmem1_ARQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_dense_accoding_A_Pipeline_VITIS_LOOP_62_4/m_axi_gmem1_ARREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_dense_accoding_A_Pipeline_VITIS_LOOP_62_4/m_axi_gmem1_ARUSER' to 0.
INFO: [RTGEN 206-100] Generating core module 'uitofp_32ns_32_4_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'load_dense_accoding_A_Pipeline_VITIS_LOOP_62_4'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.06 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.08 seconds; current allocated memory: 929.316 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'load_dense_accoding_A' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'mul_32ns_31ns_62_2_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_32s_32s_32_2_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mux_164_31_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mux_164_32_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'load_dense_accoding_A'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.15 seconds. CPU system time: 0 seconds. Elapsed time: 0.15 seconds; current allocated memory: 932.145 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dataflow_in_loop_VITIS_LOOP_144_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_VITIS_LOOP_144_1/m_axi_gmem0_AWVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_VITIS_LOOP_144_1/m_axi_gmem0_AWADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_VITIS_LOOP_144_1/m_axi_gmem0_AWID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_VITIS_LOOP_144_1/m_axi_gmem0_AWLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_VITIS_LOOP_144_1/m_axi_gmem0_AWSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_VITIS_LOOP_144_1/m_axi_gmem0_AWBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_VITIS_LOOP_144_1/m_axi_gmem0_AWLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_VITIS_LOOP_144_1/m_axi_gmem0_AWCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_VITIS_LOOP_144_1/m_axi_gmem0_AWPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_VITIS_LOOP_144_1/m_axi_gmem0_AWQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_VITIS_LOOP_144_1/m_axi_gmem0_AWREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_VITIS_LOOP_144_1/m_axi_gmem0_AWUSER' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_VITIS_LOOP_144_1/m_axi_gmem0_WVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_VITIS_LOOP_144_1/m_axi_gmem0_WDATA' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_VITIS_LOOP_144_1/m_axi_gmem0_WSTRB' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_VITIS_LOOP_144_1/m_axi_gmem0_WLAST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_VITIS_LOOP_144_1/m_axi_gmem0_WID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_VITIS_LOOP_144_1/m_axi_gmem0_WUSER' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_VITIS_LOOP_144_1/m_axi_gmem0_BREADY' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_VITIS_LOOP_144_1/m_axi_gmem1_AWVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_VITIS_LOOP_144_1/m_axi_gmem1_AWADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_VITIS_LOOP_144_1/m_axi_gmem1_AWID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_VITIS_LOOP_144_1/m_axi_gmem1_AWLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_VITIS_LOOP_144_1/m_axi_gmem1_AWSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_VITIS_LOOP_144_1/m_axi_gmem1_AWBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_VITIS_LOOP_144_1/m_axi_gmem1_AWLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_VITIS_LOOP_144_1/m_axi_gmem1_AWCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_VITIS_LOOP_144_1/m_axi_gmem1_AWPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_VITIS_LOOP_144_1/m_axi_gmem1_AWQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_VITIS_LOOP_144_1/m_axi_gmem1_AWREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_VITIS_LOOP_144_1/m_axi_gmem1_AWUSER' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_VITIS_LOOP_144_1/m_axi_gmem1_WVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_VITIS_LOOP_144_1/m_axi_gmem1_WDATA' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_VITIS_LOOP_144_1/m_axi_gmem1_WSTRB' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_VITIS_LOOP_144_1/m_axi_gmem1_WLAST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_VITIS_LOOP_144_1/m_axi_gmem1_WID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_VITIS_LOOP_144_1/m_axi_gmem1_WUSER' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_VITIS_LOOP_144_1/m_axi_gmem1_BREADY' to 0.
INFO: [RTGEN 206-100] Finished creating RTL model for 'dataflow_in_loop_VITIS_LOOP_144_1'.
INFO: [RTMG 210-278] Implementing memory 'spmm_hls_dataflow_in_loop_VITIS_LOOP_144_1_Dense_Buf0_RAM_AUTO_0R0W' using auto RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'A_stream_U(spmm_hls_fifo_w64_d16_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'buf0_col_V_U(spmm_hls_fifo_w31_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'buf0_col_V_1_U(spmm_hls_fifo_w31_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'buf0_col_V_2_U(spmm_hls_fifo_w31_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'buf0_col_V_3_U(spmm_hls_fifo_w31_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'buf0_col_V_4_U(spmm_hls_fifo_w31_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'buf0_col_V_5_U(spmm_hls_fifo_w31_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'buf0_col_V_6_U(spmm_hls_fifo_w31_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'buf0_col_V_7_U(spmm_hls_fifo_w31_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'buf0_col_V_8_U(spmm_hls_fifo_w31_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'buf0_col_V_9_U(spmm_hls_fifo_w31_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'buf0_col_V_10_U(spmm_hls_fifo_w31_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'buf0_col_V_11_U(spmm_hls_fifo_w31_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'buf0_col_V_12_U(spmm_hls_fifo_w31_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'buf0_col_V_13_U(spmm_hls_fifo_w31_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'buf0_col_V_14_U(spmm_hls_fifo_w31_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'buf0_col_V_15_U(spmm_hls_fifo_w31_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_load_stream_to_buffer_U0_U(spmm_hls_start_for_load_stream_to_buffer_U0)' using Shift Registers.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.35 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.36 seconds; current allocated memory: 936.184 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dataflow_parent_loop_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_parent_loop_proc/m_axi_gmem0_AWVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_parent_loop_proc/m_axi_gmem0_AWADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_parent_loop_proc/m_axi_gmem0_AWID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_parent_loop_proc/m_axi_gmem0_AWLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_parent_loop_proc/m_axi_gmem0_AWSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_parent_loop_proc/m_axi_gmem0_AWBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_parent_loop_proc/m_axi_gmem0_AWLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_parent_loop_proc/m_axi_gmem0_AWCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_parent_loop_proc/m_axi_gmem0_AWPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_parent_loop_proc/m_axi_gmem0_AWQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_parent_loop_proc/m_axi_gmem0_AWREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_parent_loop_proc/m_axi_gmem0_AWUSER' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_parent_loop_proc/m_axi_gmem0_WVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_parent_loop_proc/m_axi_gmem0_WDATA' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_parent_loop_proc/m_axi_gmem0_WSTRB' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_parent_loop_proc/m_axi_gmem0_WLAST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_parent_loop_proc/m_axi_gmem0_WID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_parent_loop_proc/m_axi_gmem0_WUSER' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_parent_loop_proc/m_axi_gmem0_BREADY' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_parent_loop_proc/m_axi_gmem1_AWVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_parent_loop_proc/m_axi_gmem1_AWADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_parent_loop_proc/m_axi_gmem1_AWID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_parent_loop_proc/m_axi_gmem1_AWLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_parent_loop_proc/m_axi_gmem1_AWSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_parent_loop_proc/m_axi_gmem1_AWBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_parent_loop_proc/m_axi_gmem1_AWLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_parent_loop_proc/m_axi_gmem1_AWCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_parent_loop_proc/m_axi_gmem1_AWPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_parent_loop_proc/m_axi_gmem1_AWQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_parent_loop_proc/m_axi_gmem1_AWREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_parent_loop_proc/m_axi_gmem1_AWUSER' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_parent_loop_proc/m_axi_gmem1_WVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_parent_loop_proc/m_axi_gmem1_WDATA' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_parent_loop_proc/m_axi_gmem1_WSTRB' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_parent_loop_proc/m_axi_gmem1_WLAST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_parent_loop_proc/m_axi_gmem1_WID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_parent_loop_proc/m_axi_gmem1_WUSER' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_parent_loop_proc/m_axi_gmem1_BREADY' to 0.
INFO: [RTGEN 206-100] Finished creating RTL model for 'dataflow_parent_loop_proc'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.77 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.79 seconds; current allocated memory: 938.285 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'spmm_hls' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'spmm_hls/gmem0' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'spmm_hls/gmem1' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'spmm_hls/A' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'spmm_hls/nnz' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'spmm_hls/B' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'spmm_hls/M' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'spmm_hls/K' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'spmm_hls' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'A', 'nnz', 'M', 'K' and 'return' to AXI-Lite port control.
INFO: [RTGEN 206-100] Bundling port 'B' to AXI-Lite port control_r.
INFO: [RTGEN 206-100] Finished creating RTL model for 'spmm_hls'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.31 seconds. CPU system time: 0 seconds. Elapsed time: 0.32 seconds; current allocated memory: 940.027 MB.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 0.83 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.86 seconds; current allocated memory: 943.016 MB.
INFO: [HLS 200-1603] Design has inferred MAXI bursts and missed bursts, see Vitis HLS GUI synthesis summary report for detailed information.
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 1.13 seconds. CPU system time: 0.03 seconds. Elapsed time: 1.15 seconds; current allocated memory: 955.734 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2 (64-bit)
Tool Version Limit: 2019.12
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 4ns.
INFO: [HLS 200-1611] Setting target device to 'xcu280-fsvh2892-2L-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_latency=0
INFO: [HLS 200-1464] Running solution command: config_export -format=xo
INFO: [HLS 200-1464] Running solution command: config_export -output=build_fpga/spmm_hls.xo
INFO: [HLS 200-1510] Running: set_part xcu280-fsvh2892-2L-e 
INFO: [HLS 200-1510] Running: create_clock -period 4.0 -name default 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.01 seconds. CPU system time: 0.01 seconds. Elapsed time: 10.05 seconds; current allocated memory: 735.781 MB.
INFO: [HLS 200-10] Analyzing design file 'src/spmm_device_fpga.cpp' ... 
WARNING: [HLS 207-5558] Only for-loops and functions support the dataflow (src/spmm_device_fpga.cpp:95:9)
WARNING: [HLS 207-5558] Only for-loops and functions support the dataflow (src/spmm_device_fpga.cpp:146:9)
WARNING: [HLS 207-5558] Only for-loops and functions support the dataflow (src/spmm_device_fpga.cpp:153:9)
WARNING: [HLS 214-104] Only for-loops and functions support the dataflow (src/spmm_device_fpga.cpp:95:9)
WARNING: [HLS 214-104] Only for-loops and functions support the dataflow (src/spmm_device_fpga.cpp:146:9)
WARNING: [HLS 214-104] Only for-loops and functions support the dataflow (src/spmm_device_fpga.cpp:153:9)
WARNING: [HLS 200-471] Dataflow form checks found 3 issue(s) in file src/spmm_device_fpga.cpp
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 3.74 seconds. CPU system time: 0.61 seconds. Elapsed time: 4.38 seconds; current allocated memory: 735.832 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-291] Loop 'VITIS_LOOP_54_3' is marked as complete unroll implied by the pipeline pragma (src/spmm_device_fpga.cpp:54:26)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_62_4' is marked as complete unroll implied by the pipeline pragma (src/spmm_device_fpga.cpp:62:30)
INFO: [HLS 214-178] Inlining function 'unpack_pcoo(ap_uint<64>)' into 'load_stream_to_buffer(hls::stream<ap_uint<64>, 0>&, PCOO*)' (src/spmm_device_fpga.cpp:29:0)
INFO: [HLS 214-178] Inlining function 'pe_kernel(PCOO&, float*, float*, int) (.19.37.43.61.73.79.97.109.115.133)' into 'pe(PCOO*, float*, int*, float*, int)' (src/spmm_device_fpga.cpp:88:0)
INFO: [HLS 214-248] Applying array_partition to 'buf0.eor': Complete partitioning on dimension 1. (src/spmm_device_fpga.cpp:124:7)
INFO: [HLS 214-248] Applying array_partition to 'buf0.col': Complete partitioning on dimension 1. (src/spmm_device_fpga.cpp:124:7)
INFO: [HLS 214-248] Applying array_partition to 'buf0.value': Complete partitioning on dimension 1. (src/spmm_device_fpga.cpp:124:7)
INFO: [HLS 214-248] Applying array_partition to 'buf1.eor': Complete partitioning on dimension 1. (src/spmm_device_fpga.cpp:125:10)
INFO: [HLS 214-248] Applying array_partition to 'buf1.col': Complete partitioning on dimension 1. (src/spmm_device_fpga.cpp:125:10)
INFO: [HLS 214-248] Applying array_partition to 'buf1.value': Complete partitioning on dimension 1. (src/spmm_device_fpga.cpp:125:10)
INFO: [HLS 214-248] Applying array_partition to 'map_buf': Complete partitioning on dimension 1. (src/spmm_device_fpga.cpp:128:6)
INFO: [HLS 214-248] Applying array_partition to 'Dense_Buf0': Cyclic partitioning with factor 8 on dimension 1. (src/spmm_device_fpga.cpp:130:8)
INFO: [HLS 214-248] Applying array_partition to 'Dense_Buf1': Cyclic partitioning with factor 8 on dimension 1. (src/spmm_device_fpga.cpp:131:11)
INFO: [HLS 214-248] Applying array_partition to 'Out_Buf0': Cyclic partitioning with factor 8 on dimension 1. (src/spmm_device_fpga.cpp:135:8)
INFO: [HLS 214-248] Applying array_partition to 'Out_Buf1': Cyclic partitioning with factor 8 on dimension 1. (src/spmm_device_fpga.cpp:136:11)
INFO: [HLS 214-115] Multiple burst reads of length 16 and bit width 64 in loop 'VITIS_LOOP_20_1'(src/spmm_device_fpga.cpp:20:19) has been inferred on bundle 'gmem0'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (src/spmm_device_fpga.cpp:20:19)
INFO: [HLS 214-115] Multiple burst reads of variable length and bit width 32 in loop 'VITIS_LOOP_62_4'(src/spmm_device_fpga.cpp:62:30) has been inferred on bundle 'gmem1'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (src/spmm_device_fpga.cpp:62:30)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 4.34 seconds. CPU system time: 0.67 seconds. Elapsed time: 5.01 seconds; current allocated memory: 736.453 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 736.453 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.14 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.15 seconds; current allocated memory: 752.281 MB.
INFO: [HLS 200-10] Checking synthesizability ...
WARNING: [SYNCHK 200-77] The top function 'spmm_hls' (src/spmm_device_fpga.cpp:105) has no outputs. Possible cause(s) are: (1) Output parameters are passed by value; (2) intended outputs (parameters or global variables) are never written; (3) there are infinite loops.
INFO: [SYNCHK 200-10] 0 error(s), 1 warning(s).
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.22 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.27 seconds; current allocated memory: 774.059 MB.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'VITIS_LOOP_51_2' (src/spmm_device_fpga.cpp:53) in function 'load_dense_accoding_A' for pipelining.
WARNING: [HLS 200-932] Cannot unroll loop 'VITIS_LOOP_54_3' (src/spmm_device_fpga.cpp:54) in function 'load_dense_accoding_A' completely: variable loop bound.
WARNING: [HLS 200-936] Cannot unroll loop 'VITIS_LOOP_62_4' (src/spmm_device_fpga.cpp:62) in function 'load_dense_accoding_A': cannot completely unroll a loop with a variable trip count.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.45 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.46 seconds; current allocated memory: 821.273 MB.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_93_1' (src/spmm_device_fpga.cpp:91:9) in function 'pe' more than one sub loop.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_51_2' (src/spmm_device_fpga.cpp:53:11) in function 'load_dense_accoding_A' more than one sub loop.
INFO: [HLS 200-472] Inferring partial write operation for 'out_buf_0' (src/spmm_device_fpga.cpp:78:13)
INFO: [HLS 200-472] Inferring partial write operation for 'dense_ptr_0' (src/spmm_device_fpga.cpp:64:23)
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.32 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.36 seconds; current allocated memory: 919.812 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'spmm_hls' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'load_A_Pipeline_VITIS_LOOP_20_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_20_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'VITIS_LOOP_20_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.08 seconds. CPU system time: 0.04 seconds. Elapsed time: 0.12 seconds; current allocated memory: 921.371 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 921.371 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'load_A' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 921.559 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 921.559 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'load_stream_to_buffer' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'read_data_loop'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'read_data_loop'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.06 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.05 seconds; current allocated memory: 923.000 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 923.000 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'load_dense_accoding_A_Pipeline_VITIS_LOOP_47_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_47_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, loop 'VITIS_LOOP_47_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 923.340 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 923.340 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'load_dense_accoding_A_Pipeline_VITIS_LOOP_54_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [SCHED 204-65] Unable to satisfy pipeline directive for function 'load_dense_accoding_A_Pipeline_VITIS_LOOP_54_3': contains subloop(s) that are not unrolled.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_54_3'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, loop 'VITIS_LOOP_54_3'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 923.652 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 923.652 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'load_dense_accoding_A_Pipeline_VITIS_LOOP_62_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [SCHED 204-65] Unable to satisfy pipeline directive for function 'load_dense_accoding_A_Pipeline_VITIS_LOOP_62_4': contains subloop(s) that are not unrolled.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_62_4'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 7, loop 'VITIS_LOOP_62_4'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.09 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 924.094 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 924.094 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'load_dense_accoding_A' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [SCHED 204-67] Unable to satisfy pipeline directive for loop 'VITIS_LOOP_51_2': contains subfunction 'load_dense_accoding_A_Pipeline_VITIS_LOOP_54_3' which is not pipelined.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.12 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.12 seconds; current allocated memory: 925.266 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.13 seconds. CPU system time: 0 seconds. Elapsed time: 0.13 seconds; current allocated memory: 925.266 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'pe_Pipeline_VITIS_LOOP_76_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_76_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 7, loop 'VITIS_LOOP_76_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.19 seconds. CPU system time: 0 seconds. Elapsed time: 0.19 seconds; current allocated memory: 925.770 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.12 seconds. CPU system time: 0 seconds. Elapsed time: 0.12 seconds; current allocated memory: 925.770 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'pe_Pipeline_VITIS_LOOP_76_173' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_76_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 7, loop 'VITIS_LOOP_76_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.2 seconds. CPU system time: 0 seconds. Elapsed time: 0.2 seconds; current allocated memory: 926.535 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.12 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.12 seconds; current allocated memory: 926.535 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'pe' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.18 seconds. CPU system time: 0 seconds. Elapsed time: 0.18 seconds; current allocated memory: 927.594 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.14 seconds. CPU system time: 0 seconds. Elapsed time: 0.15 seconds; current allocated memory: 927.594 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'spmm_hls' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.26 seconds. CPU system time: 0 seconds. Elapsed time: 0.27 seconds; current allocated memory: 929.730 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.39 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.4 seconds; current allocated memory: 929.730 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'load_A_Pipeline_VITIS_LOOP_20_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'load_A_Pipeline_VITIS_LOOP_20_1' pipeline 'VITIS_LOOP_20_1' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'load_A_Pipeline_VITIS_LOOP_20_1/m_axi_gmem0_ARVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_A_Pipeline_VITIS_LOOP_20_1/m_axi_gmem0_ARADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_A_Pipeline_VITIS_LOOP_20_1/m_axi_gmem0_ARID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_A_Pipeline_VITIS_LOOP_20_1/m_axi_gmem0_ARLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_A_Pipeline_VITIS_LOOP_20_1/m_axi_gmem0_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_A_Pipeline_VITIS_LOOP_20_1/m_axi_gmem0_ARBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_A_Pipeline_VITIS_LOOP_20_1/m_axi_gmem0_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_A_Pipeline_VITIS_LOOP_20_1/m_axi_gmem0_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_A_Pipeline_VITIS_LOOP_20_1/m_axi_gmem0_ARPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_A_Pipeline_VITIS_LOOP_20_1/m_axi_gmem0_ARQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_A_Pipeline_VITIS_LOOP_20_1/m_axi_gmem0_ARREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_A_Pipeline_VITIS_LOOP_20_1/m_axi_gmem0_ARUSER' to 0.
INFO: [RTGEN 206-100] Finished creating RTL model for 'load_A_Pipeline_VITIS_LOOP_20_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.42 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.42 seconds; current allocated memory: 929.730 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'load_A' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'load_A'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 930.699 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'load_stream_to_buffer' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'load_stream_to_buffer' pipeline 'read_data_loop' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'load_stream_to_buffer'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 931.613 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'load_dense_accoding_A_Pipeline_VITIS_LOOP_47_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'load_dense_accoding_A_Pipeline_VITIS_LOOP_47_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.09 seconds; current allocated memory: 933.605 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'load_dense_accoding_A_Pipeline_VITIS_LOOP_54_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'load_dense_accoding_A_Pipeline_VITIS_LOOP_54_3'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 934.848 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'load_dense_accoding_A_Pipeline_VITIS_LOOP_62_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'load_dense_accoding_A_Pipeline_VITIS_LOOP_62_4' pipeline 'VITIS_LOOP_62_4' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'load_dense_accoding_A_Pipeline_VITIS_LOOP_62_4/m_axi_gmem1_ARVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_dense_accoding_A_Pipeline_VITIS_LOOP_62_4/m_axi_gmem1_ARADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_dense_accoding_A_Pipeline_VITIS_LOOP_62_4/m_axi_gmem1_ARID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_dense_accoding_A_Pipeline_VITIS_LOOP_62_4/m_axi_gmem1_ARLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_dense_accoding_A_Pipeline_VITIS_LOOP_62_4/m_axi_gmem1_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_dense_accoding_A_Pipeline_VITIS_LOOP_62_4/m_axi_gmem1_ARBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_dense_accoding_A_Pipeline_VITIS_LOOP_62_4/m_axi_gmem1_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_dense_accoding_A_Pipeline_VITIS_LOOP_62_4/m_axi_gmem1_ARCACHE' to 0.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2 (64-bit)
Tool Version Limit: 2019.12
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2 (64-bit)
Tool Version Limit: 2019.12
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2 (64-bit)
Tool Version Limit: 2019.12
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 4ns.
INFO: [HLS 200-1611] Setting target device to 'xcu280-fsvh2892-2L-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_latency=0
INFO: [HLS 200-1464] Running solution command: config_export -format=xo
INFO: [HLS 200-1464] Running solution command: config_export -output=build_fpga/spmm_hls.xo
INFO: [HLS 200-1510] Running: set_part xcu280-fsvh2892-2L-e 
INFO: [HLS 200-1510] Running: create_clock -period 4.0 -name default 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.01 seconds. CPU system time: 0.01 seconds. Elapsed time: 10.04 seconds; current allocated memory: 735.781 MB.
INFO: [HLS 200-10] Analyzing design file 'src/spmm_device_fpga.cpp' ... 
WARNING: [HLS 207-5558] Only for-loops and functions support the dataflow (src/spmm_device_fpga.cpp:97:9)
WARNING: [HLS 207-5558] Only for-loops and functions support the dataflow (src/spmm_device_fpga.cpp:163:9)
WARNING: [HLS 207-5558] Only for-loops and functions support the dataflow (src/spmm_device_fpga.cpp:171:9)
WARNING: [HLS 214-104] Only for-loops and functions support the dataflow (src/spmm_device_fpga.cpp:97:9)
WARNING: [HLS 214-104] Only for-loops and functions support the dataflow (src/spmm_device_fpga.cpp:163:9)
WARNING: [HLS 214-104] Only for-loops and functions support the dataflow (src/spmm_device_fpga.cpp:171:9)
WARNING: [HLS 200-471] Dataflow form checks found 3 issue(s) in file src/spmm_device_fpga.cpp
WARNING: [HLS 207-5292] unused parameter 'outBuf' (src/spmm_device_fpga.cpp:108:13)
WARNING: [HLS 207-5292] unused parameter 'C' (src/spmm_device_fpga.cpp:109:13)
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 3.89 seconds. CPU system time: 0.59 seconds. Elapsed time: 4.5 seconds; current allocated memory: 735.965 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-291] Loop 'VITIS_LOOP_56_3' is marked as complete unroll implied by the pipeline pragma (src/spmm_device_fpga.cpp:56:26)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_64_4' is marked as complete unroll implied by the pipeline pragma (src/spmm_device_fpga.cpp:64:30)
INFO: [HLS 214-178] Inlining function 'unpack_pcoo(ap_uint<64>)' into 'load_stream_to_buffer(hls::stream<ap_uint<64>, 0>&, PCOO*, ap_uint<32>&)' (src/spmm_device_fpga.cpp:30:0)
INFO: [HLS 214-178] Inlining function 'pe_kernel(PCOO&, float*, float*, int) (.31.49.55.73.85.91.109.121.127.145)' into 'pe(PCOO*, float*, int*, float*, int)' (src/spmm_device_fpga.cpp:90:0)
INFO: [HLS 214-248] Applying array_partition to 'buf0.eor': Complete partitioning on dimension 1. (src/spmm_device_fpga.cpp:138:7)
INFO: [HLS 214-248] Applying array_partition to 'buf0.col': Complete partitioning on dimension 1. (src/spmm_device_fpga.cpp:138:7)
INFO: [HLS 214-248] Applying array_partition to 'buf0.value': Complete partitioning on dimension 1. (src/spmm_device_fpga.cpp:138:7)
INFO: [HLS 214-248] Applying array_partition to 'buf1.eor': Complete partitioning on dimension 1. (src/spmm_device_fpga.cpp:139:10)
INFO: [HLS 214-248] Applying array_partition to 'buf1.col': Complete partitioning on dimension 1. (src/spmm_device_fpga.cpp:139:10)
INFO: [HLS 214-248] Applying array_partition to 'buf1.value': Complete partitioning on dimension 1. (src/spmm_device_fpga.cpp:139:10)
INFO: [HLS 214-248] Applying array_partition to 'map_buf': Complete partitioning on dimension 1. (src/spmm_device_fpga.cpp:144:9)
INFO: [HLS 214-248] Applying array_partition to 'Dense_Buf0': Cyclic partitioning with factor 8 on dimension 1. (src/spmm_device_fpga.cpp:146:8)
INFO: [HLS 214-248] Applying array_partition to 'Dense_Buf1': Cyclic partitioning with factor 8 on dimension 1. (src/spmm_device_fpga.cpp:147:11)
INFO: [HLS 214-248] Applying array_partition to 'Out_Buf0': Cyclic partitioning with factor 8 on dimension 1. (src/spmm_device_fpga.cpp:151:8)
INFO: [HLS 214-248] Applying array_partition to 'Out_Buf1': Cyclic partitioning with factor 8 on dimension 1. (src/spmm_device_fpga.cpp:152:11)
INFO: [HLS 214-115] Multiple burst reads of length 16 and bit width 64 in loop 'VITIS_LOOP_20_1'(src/spmm_device_fpga.cpp:20:19) has been inferred on bundle 'gmem0'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (src/spmm_device_fpga.cpp:20:19)
INFO: [HLS 214-115] Multiple burst reads of variable length and bit width 32 in loop 'VITIS_LOOP_64_4'(src/spmm_device_fpga.cpp:64:30) has been inferred on bundle 'gmem1'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (src/spmm_device_fpga.cpp:64:30)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 4.32 seconds. CPU system time: 0.7 seconds. Elapsed time: 5.03 seconds; current allocated memory: 736.516 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 736.516 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.1 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.11 seconds; current allocated memory: 746.391 MB.
INFO: [HLS 200-10] Checking synthesizability ...
WARNING: [SYNCHK 200-77] The top function 'spmm_hls' (src/spmm_device_fpga.cpp:116) has no outputs. Possible cause(s) are: (1) Output parameters are passed by value; (2) intended outputs (parameters or global variables) are never written; (3) there are infinite loops.
INFO: [SYNCHK 200-10] 0 error(s), 1 warning(s).
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.18 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.19 seconds; current allocated memory: 758.449 MB.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'VITIS_LOOP_53_2' (src/spmm_device_fpga.cpp:55) in function 'load_dense_accoding_A' for pipelining.
WARNING: [HLS 200-932] Cannot unroll loop 'VITIS_LOOP_56_3' (src/spmm_device_fpga.cpp:56) in function 'load_dense_accoding_A' completely: variable loop bound.
WARNING: [HLS 200-936] Cannot unroll loop 'VITIS_LOOP_64_4' (src/spmm_device_fpga.cpp:64) in function 'load_dense_accoding_A': cannot completely unroll a loop with a variable trip count.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.37 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.39 seconds; current allocated memory: 793.340 MB.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_95_1' (src/spmm_device_fpga.cpp:93:9) in function 'pe' more than one sub loop.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_53_2' (src/spmm_device_fpga.cpp:55:11) in function 'load_dense_accoding_A' more than one sub loop.
INFO: [HLS 200-472] Inferring partial write operation for 'out_buf_0' (src/spmm_device_fpga.cpp:80:13)
INFO: [HLS 200-472] Inferring partial write operation for 'dense_ptr_0' (src/spmm_device_fpga.cpp:66:23)
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.27 seconds. CPU system time: 0.04 seconds. Elapsed time: 0.32 seconds; current allocated memory: 886.969 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'spmm_hls' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'load_A_Pipeline_VITIS_LOOP_20_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_20_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'VITIS_LOOP_20_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.08 seconds. CPU system time: 0.04 seconds. Elapsed time: 0.11 seconds; current allocated memory: 888.652 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 888.652 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'load_A' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 888.840 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 888.840 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'load_stream_to_buffer' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'read_data_loop'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'read_data_loop'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.06 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.07 seconds; current allocated memory: 890.320 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 890.320 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'load_dense_accoding_A_Pipeline_VITIS_LOOP_49_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_49_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, loop 'VITIS_LOOP_49_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 890.695 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 890.695 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'load_dense_accoding_A_Pipeline_VITIS_LOOP_56_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [SCHED 204-65] Unable to satisfy pipeline directive for function 'load_dense_accoding_A_Pipeline_VITIS_LOOP_56_3': contains subloop(s) that are not unrolled.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_56_3'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, loop 'VITIS_LOOP_56_3'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 890.906 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.01 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.02 seconds; current allocated memory: 890.906 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'load_dense_accoding_A_Pipeline_VITIS_LOOP_64_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [SCHED 204-65] Unable to satisfy pipeline directive for function 'load_dense_accoding_A_Pipeline_VITIS_LOOP_64_4': contains subloop(s) that are not unrolled.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_64_4'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 7, loop 'VITIS_LOOP_64_4'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.09 seconds. CPU system time: 0 seconds. Elapsed time: 0.09 seconds; current allocated memory: 891.430 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 891.430 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'load_dense_accoding_A' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [SCHED 204-67] Unable to satisfy pipeline directive for loop 'VITIS_LOOP_53_2': contains subfunction 'load_dense_accoding_A_Pipeline_VITIS_LOOP_56_3' which is not pipelined.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.13 seconds. CPU system time: 0 seconds. Elapsed time: 0.13 seconds; current allocated memory: 892.621 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.13 seconds. CPU system time: 0 seconds. Elapsed time: 0.14 seconds; current allocated memory: 892.621 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'pe_Pipeline_VITIS_LOOP_78_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_78_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 7, loop 'VITIS_LOOP_78_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.19 seconds. CPU system time: 0 seconds. Elapsed time: 0.19 seconds; current allocated memory: 893.098 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.12 seconds. CPU system time: 0 seconds. Elapsed time: 0.12 seconds; current allocated memory: 893.098 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'pe_Pipeline_VITIS_LOOP_78_173' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_78_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 7, loop 'VITIS_LOOP_78_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.2 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.2 seconds; current allocated memory: 893.859 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.12 seconds. CPU system time: 0 seconds. Elapsed time: 0.13 seconds; current allocated memory: 893.859 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'pe' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.18 seconds. CPU system time: 0 seconds. Elapsed time: 0.18 seconds; current allocated memory: 894.363 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.15 seconds. CPU system time: 0 seconds. Elapsed time: 0.15 seconds; current allocated memory: 894.363 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'spmm_hls' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.27 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.28 seconds; current allocated memory: 897.152 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.4 seconds. CPU system time: 0 seconds. Elapsed time: 0.4 seconds; current allocated memory: 897.152 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'load_A_Pipeline_VITIS_LOOP_20_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'load_A_Pipeline_VITIS_LOOP_20_1' pipeline 'VITIS_LOOP_20_1' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'load_A_Pipeline_VITIS_LOOP_20_1/m_axi_gmem0_ARVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_A_Pipeline_VITIS_LOOP_20_1/m_axi_gmem0_ARADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_A_Pipeline_VITIS_LOOP_20_1/m_axi_gmem0_ARID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_A_Pipeline_VITIS_LOOP_20_1/m_axi_gmem0_ARLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_A_Pipeline_VITIS_LOOP_20_1/m_axi_gmem0_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_A_Pipeline_VITIS_LOOP_20_1/m_axi_gmem0_ARBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_A_Pipeline_VITIS_LOOP_20_1/m_axi_gmem0_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_A_Pipeline_VITIS_LOOP_20_1/m_axi_gmem0_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_A_Pipeline_VITIS_LOOP_20_1/m_axi_gmem0_ARPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_A_Pipeline_VITIS_LOOP_20_1/m_axi_gmem0_ARQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_A_Pipeline_VITIS_LOOP_20_1/m_axi_gmem0_ARREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_A_Pipeline_VITIS_LOOP_20_1/m_axi_gmem0_ARUSER' to 0.
INFO: [RTGEN 206-100] Finished creating RTL model for 'load_A_Pipeline_VITIS_LOOP_20_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.43 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.44 seconds; current allocated memory: 897.152 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'load_A' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'load_A'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 898.090 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'load_stream_to_buffer' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'load_stream_to_buffer' pipeline 'read_data_loop' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'load_stream_to_buffer'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.05 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.05 seconds; current allocated memory: 899.102 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'load_dense_accoding_A_Pipeline_VITIS_LOOP_49_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'load_dense_accoding_A_Pipeline_VITIS_LOOP_49_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.1 seconds. CPU system time: 0 seconds. Elapsed time: 0.11 seconds; current allocated memory: 901.180 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'load_dense_accoding_A_Pipeline_VITIS_LOOP_56_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'load_dense_accoding_A_Pipeline_VITIS_LOOP_56_3'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 902.418 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'load_dense_accoding_A_Pipeline_VITIS_LOOP_64_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'load_dense_accoding_A_Pipeline_VITIS_LOOP_64_4' pipeline 'VITIS_LOOP_64_4' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'load_dense_accoding_A_Pipeline_VITIS_LOOP_64_4/m_axi_gmem1_ARVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_dense_accoding_A_Pipeline_VITIS_LOOP_64_4/m_axi_gmem1_ARADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_dense_accoding_A_Pipeline_VITIS_LOOP_64_4/m_axi_gmem1_ARID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_dense_accoding_A_Pipeline_VITIS_LOOP_64_4/m_axi_gmem1_ARLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_dense_accoding_A_Pipeline_VITIS_LOOP_64_4/m_axi_gmem1_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_dense_accoding_A_Pipeline_VITIS_LOOP_64_4/m_axi_gmem1_ARBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_dense_accoding_A_Pipeline_VITIS_LOOP_64_4/m_axi_gmem1_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_dense_accoding_A_Pipeline_VITIS_LOOP_64_4/m_axi_gmem1_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_dense_accoding_A_Pipeline_VITIS_LOOP_64_4/m_axi_gmem1_ARPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_dense_accoding_A_Pipeline_VITIS_LOOP_64_4/m_axi_gmem1_ARQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_dense_accoding_A_Pipeline_VITIS_LOOP_64_4/m_axi_gmem1_ARREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_dense_accoding_A_Pipeline_VITIS_LOOP_64_4/m_axi_gmem1_ARUSER' to 0.
INFO: [RTGEN 206-100] Generating core module 'uitofp_32ns_32_4_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'load_dense_accoding_A_Pipeline_VITIS_LOOP_64_4'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.07 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.08 seconds; current allocated memory: 903.414 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'load_dense_accoding_A' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'mul_32ns_31ns_62_2_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_32s_32s_32_2_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mux_164_31_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mux_164_32_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'load_dense_accoding_A'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.17 seconds. CPU system time: 0 seconds. Elapsed time: 0.17 seconds; current allocated memory: 906.246 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'pe_Pipeline_VITIS_LOOP_78_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'pe_Pipeline_VITIS_LOOP_78_1' pipeline 'VITIS_LOOP_78_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mux_83_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'pe_Pipeline_VITIS_LOOP_78_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.23 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.23 seconds; current allocated memory: 909.141 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'pe_Pipeline_VITIS_LOOP_78_173' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'pe_Pipeline_VITIS_LOOP_78_173' pipeline 'VITIS_LOOP_78_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mux_83_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'pe_Pipeline_VITIS_LOOP_78_173'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.19 seconds. CPU system time: 0 seconds. Elapsed time: 0.19 seconds; current allocated memory: 911.188 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'pe' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_32s_32s_32_2_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mux_164_1_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mux_164_32_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'uitofp_32ns_32_4_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'pe'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.2 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.21 seconds; current allocated memory: 914.227 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'spmm_hls' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'spmm_hls/gmem0' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'spmm_hls/gmem1' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'spmm_hls/gmem2' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'spmm_hls/A' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'spmm_hls/nnz' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'spmm_hls/B' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'spmm_hls/C' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'spmm_hls/M' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'spmm_hls/K' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'spmm_hls' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'A', 'nnz', 'C', 'M', 'K' and 'return' to AXI-Lite port control.
INFO: [RTGEN 206-100] Bundling port 'B' to AXI-Lite port control_r.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem2_AWVALID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem2_AWVALID' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem2_AWREADY' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem2_AWADDR' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem2_AWADDR' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem2_AWID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem2_AWID' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem2_AWLEN' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem2_AWLEN' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem2_AWSIZE' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem2_AWSIZE' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem2_AWBURST' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem2_AWBURST' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem2_AWLOCK' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem2_AWLOCK' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem2_AWCACHE' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem2_AWCACHE' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem2_AWPROT' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem2_AWPROT' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem2_AWQOS' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem2_AWQOS' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem2_AWREGION' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem2_AWREGION' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem2_AWUSER' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem2_AWUSER' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem2_WVALID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem2_WVALID' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem2_WREADY' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem2_WDATA' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem2_WDATA' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem2_WSTRB' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem2_WSTRB' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem2_WLAST' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem2_WLAST' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem2_WID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem2_WID' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem2_WUSER' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem2_WUSER' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem2_ARVALID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem2_ARVALID' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem2_ARREADY' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem2_ARADDR' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem2_ARADDR' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem2_ARID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem2_ARID' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem2_ARLEN' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem2_ARLEN' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem2_ARSIZE' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem2_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem2_ARBURST' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem2_ARBURST' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem2_ARLOCK' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem2_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem2_ARCACHE' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem2_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem2_ARPROT' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem2_ARPROT' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem2_ARQOS' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem2_ARQOS' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem2_ARREGION' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem2_ARREGION' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem2_ARUSER' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem2_ARUSER' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem2_RVALID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem2_RREADY' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem2_RREADY' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem2_RDATA' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem2_RLAST' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem2_RID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem2_RUSER' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2 (64-bit)
Tool Version Limit: 2019.12
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 4ns.
INFO: [HLS 200-1611] Setting target device to 'xcu280-fsvh2892-2L-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_latency=0
INFO: [HLS 200-1464] Running solution command: config_export -format=xo
INFO: [HLS 200-1464] Running solution command: config_export -output=build_fpga/spmm_hls.xo
INFO: [HLS 200-1510] Running: set_part xcu280-fsvh2892-2L-e 
INFO: [HLS 200-1510] Running: create_clock -period 4.0 -name default 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.01 seconds. CPU system time: 0.02 seconds. Elapsed time: 10.04 seconds; current allocated memory: 732.820 MB.
INFO: [HLS 200-10] Analyzing design file 'src/spmm_device_fpga.cpp' ... 
WARNING: [HLS 207-5558] Only for-loops and functions support the dataflow (src/spmm_device_fpga.cpp:98:9)
WARNING: [HLS 207-5558] Only for-loops and functions support the dataflow (src/spmm_device_fpga.cpp:164:9)
WARNING: [HLS 207-5558] Only for-loops and functions support the dataflow (src/spmm_device_fpga.cpp:172:9)
WARNING: [HLS 214-104] Only for-loops and functions support the dataflow (src/spmm_device_fpga.cpp:98:9)
WARNING: [HLS 214-104] Only for-loops and functions support the dataflow (src/spmm_device_fpga.cpp:164:9)
WARNING: [HLS 214-104] Only for-loops and functions support the dataflow (src/spmm_device_fpga.cpp:172:9)
WARNING: [HLS 200-471] Dataflow form checks found 3 issue(s) in file src/spmm_device_fpga.cpp
WARNING: [HLS 207-5292] unused parameter 'outBuf' (src/spmm_device_fpga.cpp:109:13)
WARNING: [HLS 207-5292] unused parameter 'C' (src/spmm_device_fpga.cpp:110:13)
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 3.69 seconds. CPU system time: 0.66 seconds. Elapsed time: 4.38 seconds; current allocated memory: 733.023 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-291] Loop 'VITIS_LOOP_56_3' is marked as complete unroll implied by the pipeline pragma (src/spmm_device_fpga.cpp:56:26)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_64_4' is marked as complete unroll implied by the pipeline pragma (src/spmm_device_fpga.cpp:64:30)
INFO: [HLS 214-178] Inlining function 'unpack_pcoo(ap_uint<64>)' into 'load_stream_to_buffer(hls::stream<ap_uint<64>, 0>&, PCOO*, ap_uint<32>&)' (src/spmm_device_fpga.cpp:30:0)
INFO: [HLS 214-178] Inlining function 'pe(PCOO*, float*, int*, float*, int)' into 'spmm_hls' (src/spmm_device_fpga.cpp:124:0)
INFO: [HLS 214-248] Applying array_partition to 'buf0.eor': Complete partitioning on dimension 1. (src/spmm_device_fpga.cpp:139:7)
INFO: [HLS 214-248] Applying array_partition to 'buf0.col': Complete partitioning on dimension 1. (src/spmm_device_fpga.cpp:139:7)
INFO: [HLS 214-248] Applying array_partition to 'buf0.value': Complete partitioning on dimension 1. (src/spmm_device_fpga.cpp:139:7)
INFO: [HLS 214-248] Applying array_partition to 'buf1.eor': Complete partitioning on dimension 1. (src/spmm_device_fpga.cpp:140:10)
INFO: [HLS 214-248] Applying array_partition to 'buf1.col': Complete partitioning on dimension 1. (src/spmm_device_fpga.cpp:140:10)
INFO: [HLS 214-248] Applying array_partition to 'buf1.value': Complete partitioning on dimension 1. (src/spmm_device_fpga.cpp:140:10)
INFO: [HLS 214-248] Applying array_partition to 'map_buf': Complete partitioning on dimension 1. (src/spmm_device_fpga.cpp:145:9)
INFO: [HLS 214-248] Applying array_partition to 'Dense_Buf0': Cyclic partitioning with factor 8 on dimension 1. (src/spmm_device_fpga.cpp:147:8)
INFO: [HLS 214-248] Applying array_partition to 'Dense_Buf1': Cyclic partitioning with factor 8 on dimension 1. (src/spmm_device_fpga.cpp:148:11)
INFO: [HLS 214-248] Applying array_partition to 'Out_Buf0': Cyclic partitioning with factor 8 on dimension 1. (src/spmm_device_fpga.cpp:152:8)
INFO: [HLS 214-248] Applying array_partition to 'Out_Buf1': Cyclic partitioning with factor 8 on dimension 1. (src/spmm_device_fpga.cpp:153:11)
INFO: [HLS 214-115] Multiple burst reads of length 16 and bit width 64 in loop 'VITIS_LOOP_20_1'(src/spmm_device_fpga.cpp:20:19) has been inferred on bundle 'gmem0'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (src/spmm_device_fpga.cpp:20:19)
INFO: [HLS 214-115] Multiple burst reads of variable length and bit width 32 in loop 'VITIS_LOOP_64_4'(src/spmm_device_fpga.cpp:64:30) has been inferred on bundle 'gmem1'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (src/spmm_device_fpga.cpp:64:30)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 5.05 seconds. CPU system time: 0.63 seconds. Elapsed time: 5.68 seconds; current allocated memory: 733.570 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 733.570 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.15 seconds. CPU system time: 0 seconds. Elapsed time: 0.16 seconds; current allocated memory: 744.004 MB.
INFO: [HLS 200-10] Checking synthesizability ...
WARNING: [SYNCHK 200-77] The top function 'pe' (src/spmm_device_fpga.cpp:85) has no outputs. Possible cause(s) are: (1) Output parameters are passed by value; (2) intended outputs (parameters or global variables) are never written; (3) there are infinite loops.
INFO: [SYNCHK 200-10] 0 error(s), 1 warning(s).
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.19 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.2 seconds; current allocated memory: 756.578 MB.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'VITIS_LOOP_53_2' (src/spmm_device_fpga.cpp:55) in function 'load_dense_accoding_A' for pipelining.
WARNING: [HLS 200-932] Cannot unroll loop 'VITIS_LOOP_56_3' (src/spmm_device_fpga.cpp:56) in function 'load_dense_accoding_A' completely: variable loop bound.
WARNING: [HLS 200-936] Cannot unroll loop 'VITIS_LOOP_64_4' (src/spmm_device_fpga.cpp:64) in function 'load_dense_accoding_A': cannot completely unroll a loop with a variable trip count.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.51 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.55 seconds; current allocated memory: 792.227 MB.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_53_2' (src/spmm_device_fpga.cpp:55:11) in function 'load_dense_accoding_A' more than one sub loop.
INFO: [HLS 200-472] Inferring partial write operation for 'out_buf_0' (src/spmm_device_fpga.cpp:81:13)
INFO: [HLS 200-472] Inferring partial write operation for 'dense_ptr_0' (src/spmm_device_fpga.cpp:66:23)
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.41 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.43 seconds; current allocated memory: 868.164 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'spmm_hls' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'load_A_Pipeline_VITIS_LOOP_20_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_20_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'VITIS_LOOP_20_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.09 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.12 seconds; current allocated memory: 869.992 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.03 seconds; current allocated memory: 869.992 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'load_A' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 870.176 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 870.176 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'load_stream_to_buffer' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'read_data_loop'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'read_data_loop'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.05 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.06 seconds; current allocated memory: 871.656 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.04 seconds; current allocated memory: 871.656 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'load_dense_accoding_A_Pipeline_VITIS_LOOP_49_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_49_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, loop 'VITIS_LOOP_49_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.05 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.06 seconds; current allocated memory: 872.039 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 872.039 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'load_dense_accoding_A_Pipeline_VITIS_LOOP_56_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [SCHED 204-65] Unable to satisfy pipeline directive for function 'load_dense_accoding_A_Pipeline_VITIS_LOOP_56_3': contains subloop(s) that are not unrolled.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_56_3'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, loop 'VITIS_LOOP_56_3'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 872.352 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 872.352 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'load_dense_accoding_A_Pipeline_VITIS_LOOP_64_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [SCHED 204-65] Unable to satisfy pipeline directive for function 'load_dense_accoding_A_Pipeline_VITIS_LOOP_64_4': contains subloop(s) that are not unrolled.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_64_4'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 7, loop 'VITIS_LOOP_64_4'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.09 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 872.770 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 872.770 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'load_dense_accoding_A' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [SCHED 204-67] Unable to satisfy pipeline directive for loop 'VITIS_LOOP_53_2': contains subfunction 'load_dense_accoding_A_Pipeline_VITIS_LOOP_56_3' which is not pipelined.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.14 seconds. CPU system time: 0 seconds. Elapsed time: 0.14 seconds; current allocated memory: 873.969 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.14 seconds. CPU system time: 0 seconds. Elapsed time: 0.14 seconds; current allocated memory: 873.969 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'pe_kernel' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_79_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 7, loop 'VITIS_LOOP_79_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.2 seconds. CPU system time: 0 seconds. Elapsed time: 0.21 seconds; current allocated memory: 874.445 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.15 seconds. CPU system time: 0 seconds. Elapsed time: 0.15 seconds; current allocated memory: 874.445 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'spmm_hls' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.58 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.59 seconds; current allocated memory: 884.012 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1.9 seconds. CPU system time: 0 seconds. Elapsed time: 1.9 seconds; current allocated memory: 884.012 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'load_A_Pipeline_VITIS_LOOP_20_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'load_A_Pipeline_VITIS_LOOP_20_1' pipeline 'VITIS_LOOP_20_1' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'load_A_Pipeline_VITIS_LOOP_20_1/m_axi_gmem0_ARVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_A_Pipeline_VITIS_LOOP_20_1/m_axi_gmem0_ARADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_A_Pipeline_VITIS_LOOP_20_1/m_axi_gmem0_ARID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_A_Pipeline_VITIS_LOOP_20_1/m_axi_gmem0_ARLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_A_Pipeline_VITIS_LOOP_20_1/m_axi_gmem0_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_A_Pipeline_VITIS_LOOP_20_1/m_axi_gmem0_ARBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_A_Pipeline_VITIS_LOOP_20_1/m_axi_gmem0_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_A_Pipeline_VITIS_LOOP_20_1/m_axi_gmem0_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_A_Pipeline_VITIS_LOOP_20_1/m_axi_gmem0_ARPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_A_Pipeline_VITIS_LOOP_20_1/m_axi_gmem0_ARQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_A_Pipeline_VITIS_LOOP_20_1/m_axi_gmem0_ARREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_A_Pipeline_VITIS_LOOP_20_1/m_axi_gmem0_ARUSER' to 0.
INFO: [RTGEN 206-100] Finished creating RTL model for 'load_A_Pipeline_VITIS_LOOP_20_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.51 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.52 seconds; current allocated memory: 884.012 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'load_A' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'load_A'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 884.012 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'load_stream_to_buffer' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'load_stream_to_buffer' pipeline 'read_data_loop' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'load_stream_to_buffer'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 884.012 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'load_dense_accoding_A_Pipeline_VITIS_LOOP_49_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'load_dense_accoding_A_Pipeline_VITIS_LOOP_49_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.1 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.11 seconds; current allocated memory: 884.012 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'load_dense_accoding_A_Pipeline_VITIS_LOOP_56_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'load_dense_accoding_A_Pipeline_VITIS_LOOP_56_3'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 884.473 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'load_dense_accoding_A_Pipeline_VITIS_LOOP_64_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'load_dense_accoding_A_Pipeline_VITIS_LOOP_64_4' pipeline 'VITIS_LOOP_64_4' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'load_dense_accoding_A_Pipeline_VITIS_LOOP_64_4/m_axi_gmem1_ARVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_dense_accoding_A_Pipeline_VITIS_LOOP_64_4/m_axi_gmem1_ARADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_dense_accoding_A_Pipeline_VITIS_LOOP_64_4/m_axi_gmem1_ARID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_dense_accoding_A_Pipeline_VITIS_LOOP_64_4/m_axi_gmem1_ARLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_dense_accoding_A_Pipeline_VITIS_LOOP_64_4/m_axi_gmem1_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_dense_accoding_A_Pipeline_VITIS_LOOP_64_4/m_axi_gmem1_ARBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_dense_accoding_A_Pipeline_VITIS_LOOP_64_4/m_axi_gmem1_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_dense_accoding_A_Pipeline_VITIS_LOOP_64_4/m_axi_gmem1_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_dense_accoding_A_Pipeline_VITIS_LOOP_64_4/m_axi_gmem1_ARPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_dense_accoding_A_Pipeline_VITIS_LOOP_64_4/m_axi_gmem1_ARQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_dense_accoding_A_Pipeline_VITIS_LOOP_64_4/m_axi_gmem1_ARREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_dense_accoding_A_Pipeline_VITIS_LOOP_64_4/m_axi_gmem1_ARUSER' to 0.
INFO: [RTGEN 206-100] Generating core module 'uitofp_32ns_32_4_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'load_dense_accoding_A_Pipeline_VITIS_LOOP_64_4'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 885.492 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'load_dense_accoding_A' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'mul_32ns_31ns_62_2_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_32s_32s_32_2_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mux_164_31_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mux_164_32_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'load_dense_accoding_A'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.16 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.16 seconds; current allocated memory: 888.324 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'pe_kernel' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mux_83_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'uitofp_32ns_32_4_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'pe_kernel'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.23 seconds. CPU system time: 0 seconds. Elapsed time: 0.24 seconds; current allocated memory: 891.195 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'spmm_hls' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'spmm_hls/gmem0' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'spmm_hls/gmem1' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'spmm_hls/gmem2' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'spmm_hls/A' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'spmm_hls/nnz' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'spmm_hls/B' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'spmm_hls/C' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'spmm_hls/M' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'spmm_hls/K' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'spmm_hls' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'A', 'nnz', 'C', 'M', 'K' and 'return' to AXI-Lite port control.
INFO: [RTGEN 206-100] Bundling port 'B' to AXI-Lite port control_r.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem2_AWVALID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem2_AWVALID' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem2_AWREADY' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem2_AWADDR' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem2_AWADDR' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem2_AWID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem2_AWID' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem2_AWLEN' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem2_AWLEN' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem2_AWSIZE' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem2_AWSIZE' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem2_AWBURST' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem2_AWBURST' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem2_AWLOCK' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem2_AWLOCK' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem2_AWCACHE' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem2_AWCACHE' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem2_AWPROT' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem2_AWPROT' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem2_AWQOS' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem2_AWQOS' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem2_AWREGION' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem2_AWREGION' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem2_AWUSER' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem2_AWUSER' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem2_WVALID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem2_WVALID' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem2_WREADY' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem2_WDATA' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem2_WDATA' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem2_WSTRB' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem2_WSTRB' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem2_WLAST' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem2_WLAST' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem2_WID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem2_WID' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem2_WUSER' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem2_WUSER' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem2_ARVALID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem2_ARVALID' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem2_ARREADY' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem2_ARADDR' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2 (64-bit)
Tool Version Limit: 2019.12
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 4ns.
INFO: [HLS 200-1611] Setting target device to 'xcu280-fsvh2892-2L-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_latency=0
INFO: [HLS 200-1464] Running solution command: config_export -format=xo
INFO: [HLS 200-1464] Running solution command: config_export -output=build_fpga/spmm_hls.xo
INFO: [HLS 200-1510] Running: set_part xcu280-fsvh2892-2L-e 
INFO: [HLS 200-1510] Running: create_clock -period 4.0 -name default 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.01 seconds. CPU system time: 0.02 seconds. Elapsed time: 10.04 seconds; current allocated memory: 732.820 MB.
INFO: [HLS 200-10] Analyzing design file 'src/spmm_device_fpga.cpp' ... 
WARNING: [HLS 207-5558] Only for-loops and functions support the dataflow (src/spmm_device_fpga.cpp:98:9)
WARNING: [HLS 207-5558] Only for-loops and functions support the dataflow (src/spmm_device_fpga.cpp:164:9)
WARNING: [HLS 207-5558] Only for-loops and functions support the dataflow (src/spmm_device_fpga.cpp:172:9)
WARNING: [HLS 214-104] Only for-loops and functions support the dataflow (src/spmm_device_fpga.cpp:98:9)
WARNING: [HLS 214-104] Only for-loops and functions support the dataflow (src/spmm_device_fpga.cpp:164:9)
WARNING: [HLS 214-104] Only for-loops and functions support the dataflow (src/spmm_device_fpga.cpp:172:9)
WARNING: [HLS 200-471] Dataflow form checks found 3 issue(s) in file src/spmm_device_fpga.cpp
WARNING: [HLS 207-5292] unused parameter 'outBuf' (src/spmm_device_fpga.cpp:109:13)
WARNING: [HLS 207-5292] unused parameter 'C' (src/spmm_device_fpga.cpp:110:13)
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 3.79 seconds. CPU system time: 0.68 seconds. Elapsed time: 4.5 seconds; current allocated memory: 733.023 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-131] Inlining function 'pe_kernel(PCOO&, float*, float*, int)' into 'pe(PCOO*, float*, int*, float*, int)' (src/spmm_device_fpga.cpp:99:2)
INFO: [HLS 214-131] Inlining function 'pe_kernel(PCOO&, float*, float*, int)' into 'pe(PCOO*, float*, int*, float*, int)' (src/spmm_device_fpga.cpp:100:13)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_56_3' is marked as complete unroll implied by the pipeline pragma (src/spmm_device_fpga.cpp:56:26)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_64_4' is marked as complete unroll implied by the pipeline pragma (src/spmm_device_fpga.cpp:64:30)
INFO: [HLS 214-178] Inlining function 'unpack_pcoo(ap_uint<64>)' into 'load_stream_to_buffer(hls::stream<ap_uint<64>, 0>&, PCOO*, ap_uint<32>&)' (src/spmm_device_fpga.cpp:30:0)
INFO: [HLS 214-248] Applying array_partition to 'buf0.eor': Complete partitioning on dimension 1. (src/spmm_device_fpga.cpp:139:7)
INFO: [HLS 214-248] Applying array_partition to 'buf0.col': Complete partitioning on dimension 1. (src/spmm_device_fpga.cpp:139:7)
INFO: [HLS 214-248] Applying array_partition to 'buf0.value': Complete partitioning on dimension 1. (src/spmm_device_fpga.cpp:139:7)
INFO: [HLS 214-248] Applying array_partition to 'buf1.eor': Complete partitioning on dimension 1. (src/spmm_device_fpga.cpp:140:10)
INFO: [HLS 214-248] Applying array_partition to 'buf1.col': Complete partitioning on dimension 1. (src/spmm_device_fpga.cpp:140:10)
INFO: [HLS 214-248] Applying array_partition to 'buf1.value': Complete partitioning on dimension 1. (src/spmm_device_fpga.cpp:140:10)
INFO: [HLS 214-248] Applying array_partition to 'map_buf': Complete partitioning on dimension 1. (src/spmm_device_fpga.cpp:145:9)
INFO: [HLS 214-248] Applying array_partition to 'Dense_Buf0': Cyclic partitioning with factor 8 on dimension 1. (src/spmm_device_fpga.cpp:147:8)
INFO: [HLS 214-248] Applying array_partition to 'Dense_Buf1': Cyclic partitioning with factor 8 on dimension 1. (src/spmm_device_fpga.cpp:148:11)
INFO: [HLS 214-248] Applying array_partition to 'Out_Buf0': Cyclic partitioning with factor 8 on dimension 1. (src/spmm_device_fpga.cpp:152:8)
INFO: [HLS 214-248] Applying array_partition to 'Out_Buf1': Cyclic partitioning with factor 8 on dimension 1. (src/spmm_device_fpga.cpp:153:11)
INFO: [HLS 214-115] Multiple burst reads of length 16 and bit width 64 in loop 'VITIS_LOOP_20_1'(src/spmm_device_fpga.cpp:20:19) has been inferred on bundle 'gmem0'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (src/spmm_device_fpga.cpp:20:19)
INFO: [HLS 214-115] Multiple burst reads of variable length and bit width 32 in loop 'VITIS_LOOP_64_4'(src/spmm_device_fpga.cpp:64:30) has been inferred on bundle 'gmem1'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (src/spmm_device_fpga.cpp:64:30)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 4.48 seconds. CPU system time: 0.67 seconds. Elapsed time: 5.16 seconds; current allocated memory: 733.570 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 733.570 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.11 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.12 seconds; current allocated memory: 743.445 MB.
INFO: [HLS 200-10] Checking synthesizability ...
WARNING: [SYNCHK 200-77] The top function 'spmm_hls' (src/spmm_device_fpga.cpp:117) has no outputs. Possible cause(s) are: (1) Output parameters are passed by value; (2) intended outputs (parameters or global variables) are never written; (3) there are infinite loops.
INFO: [SYNCHK 200-10] 0 error(s), 1 warning(s).
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.18 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.2 seconds; current allocated memory: 755.500 MB.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'VITIS_LOOP_53_2' (src/spmm_device_fpga.cpp:55) in function 'load_dense_accoding_A' for pipelining.
WARNING: [HLS 200-932] Cannot unroll loop 'VITIS_LOOP_56_3' (src/spmm_device_fpga.cpp:56) in function 'load_dense_accoding_A' completely: variable loop bound.
WARNING: [HLS 200-936] Cannot unroll loop 'VITIS_LOOP_64_4' (src/spmm_device_fpga.cpp:64) in function 'load_dense_accoding_A': cannot completely unroll a loop with a variable trip count.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.39 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.4 seconds; current allocated memory: 788.371 MB.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_96_1' (src/spmm_device_fpga.cpp:94:9) in function 'pe' more than one sub loop.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_53_2' (src/spmm_device_fpga.cpp:55:11) in function 'load_dense_accoding_A' more than one sub loop.
INFO: [HLS 200-472] Inferring partial write operation for 'out_buf_0' (src/spmm_device_fpga.cpp:81:13)
INFO: [HLS 200-472] Inferring partial write operation for 'dense_ptr_0' (src/spmm_device_fpga.cpp:66:23)
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.29 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.33 seconds; current allocated memory: 884.004 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'spmm_hls' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'load_A_Pipeline_VITIS_LOOP_20_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_20_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'VITIS_LOOP_20_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.08 seconds. CPU system time: 0.04 seconds. Elapsed time: 0.12 seconds; current allocated memory: 885.703 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 885.703 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'load_A' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 885.887 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 885.887 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'load_stream_to_buffer' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'read_data_loop'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'read_data_loop'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 887.375 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 887.375 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'load_dense_accoding_A_Pipeline_VITIS_LOOP_49_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_49_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, loop 'VITIS_LOOP_49_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 887.746 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 887.746 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'load_dense_accoding_A_Pipeline_VITIS_LOOP_56_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [SCHED 204-65] Unable to satisfy pipeline directive for function 'load_dense_accoding_A_Pipeline_VITIS_LOOP_56_3': contains subloop(s) that are not unrolled.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_56_3'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, loop 'VITIS_LOOP_56_3'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 888.066 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 888.066 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'load_dense_accoding_A_Pipeline_VITIS_LOOP_64_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [SCHED 204-65] Unable to satisfy pipeline directive for function 'load_dense_accoding_A_Pipeline_VITIS_LOOP_64_4': contains subloop(s) that are not unrolled.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_64_4'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 7, loop 'VITIS_LOOP_64_4'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.09 seconds. CPU system time: 0 seconds. Elapsed time: 0.1 seconds; current allocated memory: 888.469 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 888.469 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'load_dense_accoding_A' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [SCHED 204-67] Unable to satisfy pipeline directive for loop 'VITIS_LOOP_53_2': contains subfunction 'load_dense_accoding_A_Pipeline_VITIS_LOOP_56_3' which is not pipelined.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.14 seconds. CPU system time: 0 seconds. Elapsed time: 0.14 seconds; current allocated memory: 889.676 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.13 seconds. CPU system time: 0 seconds. Elapsed time: 0.13 seconds; current allocated memory: 889.676 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'pe_Pipeline_VITIS_LOOP_79_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_79_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 7, loop 'VITIS_LOOP_79_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.19 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.19 seconds; current allocated memory: 890.148 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.11 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.12 seconds; current allocated memory: 890.148 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'pe_Pipeline_VITIS_LOOP_79_173' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_79_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 7, loop 'VITIS_LOOP_79_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.21 seconds. CPU system time: 0 seconds. Elapsed time: 0.22 seconds; current allocated memory: 890.906 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.13 seconds. CPU system time: 0 seconds. Elapsed time: 0.12 seconds; current allocated memory: 890.906 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'pe' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.19 seconds. CPU system time: 0 seconds. Elapsed time: 0.19 seconds; current allocated memory: 891.977 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.15 seconds. CPU system time: 0 seconds. Elapsed time: 0.16 seconds; current allocated memory: 891.977 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'spmm_hls' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.29 seconds. CPU system time: 0 seconds. Elapsed time: 0.29 seconds; current allocated memory: 894.191 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.41 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.42 seconds; current allocated memory: 894.191 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'load_A_Pipeline_VITIS_LOOP_20_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'load_A_Pipeline_VITIS_LOOP_20_1' pipeline 'VITIS_LOOP_20_1' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'load_A_Pipeline_VITIS_LOOP_20_1/m_axi_gmem0_ARVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_A_Pipeline_VITIS_LOOP_20_1/m_axi_gmem0_ARADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_A_Pipeline_VITIS_LOOP_20_1/m_axi_gmem0_ARID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_A_Pipeline_VITIS_LOOP_20_1/m_axi_gmem0_ARLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_A_Pipeline_VITIS_LOOP_20_1/m_axi_gmem0_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_A_Pipeline_VITIS_LOOP_20_1/m_axi_gmem0_ARBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_A_Pipeline_VITIS_LOOP_20_1/m_axi_gmem0_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_A_Pipeline_VITIS_LOOP_20_1/m_axi_gmem0_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_A_Pipeline_VITIS_LOOP_20_1/m_axi_gmem0_ARPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_A_Pipeline_VITIS_LOOP_20_1/m_axi_gmem0_ARQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_A_Pipeline_VITIS_LOOP_20_1/m_axi_gmem0_ARREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_A_Pipeline_VITIS_LOOP_20_1/m_axi_gmem0_ARUSER' to 0.
INFO: [RTGEN 206-100] Finished creating RTL model for 'load_A_Pipeline_VITIS_LOOP_20_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.44 seconds. CPU system time: 0 seconds. Elapsed time: 0.44 seconds; current allocated memory: 894.191 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'load_A' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'load_A'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.05 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.07 seconds; current allocated memory: 895.129 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'load_stream_to_buffer' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'load_stream_to_buffer' pipeline 'read_data_loop' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'load_stream_to_buffer'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 896.125 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'load_dense_accoding_A_Pipeline_VITIS_LOOP_49_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'load_dense_accoding_A_Pipeline_VITIS_LOOP_49_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.09 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.1 seconds; current allocated memory: 898.230 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'load_dense_accoding_A_Pipeline_VITIS_LOOP_56_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'load_dense_accoding_A_Pipeline_VITIS_LOOP_56_3'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 899.473 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'load_dense_accoding_A_Pipeline_VITIS_LOOP_64_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'load_dense_accoding_A_Pipeline_VITIS_LOOP_64_4' pipeline 'VITIS_LOOP_64_4' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'load_dense_accoding_A_Pipeline_VITIS_LOOP_64_4/m_axi_gmem1_ARVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_dense_accoding_A_Pipeline_VITIS_LOOP_64_4/m_axi_gmem1_ARADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_dense_accoding_A_Pipeline_VITIS_LOOP_64_4/m_axi_gmem1_ARID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_dense_accoding_A_Pipeline_VITIS_LOOP_64_4/m_axi_gmem1_ARLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_dense_accoding_A_Pipeline_VITIS_LOOP_64_4/m_axi_gmem1_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_dense_accoding_A_Pipeline_VITIS_LOOP_64_4/m_axi_gmem1_ARBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_dense_accoding_A_Pipeline_VITIS_LOOP_64_4/m_axi_gmem1_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_dense_accoding_A_Pipeline_VITIS_LOOP_64_4/m_axi_gmem1_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_dense_accoding_A_Pipeline_VITIS_LOOP_64_4/m_axi_gmem1_ARPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_dense_accoding_A_Pipeline_VITIS_LOOP_64_4/m_axi_gmem1_ARQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_dense_accoding_A_Pipeline_VITIS_LOOP_64_4/m_axi_gmem1_ARREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_dense_accoding_A_Pipeline_VITIS_LOOP_64_4/m_axi_gmem1_ARUSER' to 0.
INFO: [RTGEN 206-100] Generating core module 'uitofp_32ns_32_4_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'load_dense_accoding_A_Pipeline_VITIS_LOOP_64_4'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 900.465 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'load_dense_accoding_A' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'mul_32ns_31ns_62_2_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_32s_32s_32_2_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mux_164_31_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mux_164_32_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'load_dense_accoding_A'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.16 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.16 seconds; current allocated memory: 903.281 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'pe_Pipeline_VITIS_LOOP_79_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'pe_Pipeline_VITIS_LOOP_79_1' pipeline 'VITIS_LOOP_79_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mux_83_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'pe_Pipeline_VITIS_LOOP_79_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.22 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.24 seconds; current allocated memory: 906.180 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'pe_Pipeline_VITIS_LOOP_79_173' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'pe_Pipeline_VITIS_LOOP_79_173' pipeline 'VITIS_LOOP_79_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mux_83_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'pe_Pipeline_VITIS_LOOP_79_173'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.2 seconds. CPU system time: 0 seconds. Elapsed time: 0.2 seconds; current allocated memory: 908.254 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'pe' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_32s_32s_32_2_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mux_164_1_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mux_164_32_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'uitofp_32ns_32_4_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'pe'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.22 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.21 seconds; current allocated memory: 911.273 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'spmm_hls' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'spmm_hls/gmem0' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'spmm_hls/gmem1' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'spmm_hls/gmem2' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'spmm_hls/A' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'spmm_hls/nnz' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'spmm_hls/B' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'spmm_hls/C' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'spmm_hls/M' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'spmm_hls/K' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'spmm_hls' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'A', 'nnz', 'C', 'M', 'K' and 'return' to AXI-Lite port control.
INFO: [RTGEN 206-100] Bundling port 'B' to AXI-Lite port control_r.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem2_AWVALID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem2_AWVALID' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem2_AWREADY' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem2_AWADDR' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem2_AWADDR' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem2_AWID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem2_AWID' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem2_AWLEN' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem2_AWLEN' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem2_AWSIZE' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem2_AWSIZE' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem2_AWBURST' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem2_AWBURST' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem2_AWLOCK' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem2_AWLOCK' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem2_AWCACHE' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem2_AWCACHE' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem2_AWPROT' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem2_AWPROT' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem2_AWQOS' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem2_AWQOS' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem2_AWREGION' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem2_AWREGION' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem2_AWUSER' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem2_AWUSER' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem2_WVALID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem2_WVALID' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem2_WREADY' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem2_WDATA' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem2_WDATA' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem2_WSTRB' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem2_WSTRB' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem2_WLAST' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem2_WLAST' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem2_WID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem2_WID' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem2_WUSER' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem2_WUSER' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem2_ARVALID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem2_ARVALID' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem2_ARREADY' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem2_ARADDR' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem2_ARADDR' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem2_ARID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem2_ARID' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem2_ARLEN' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem2_ARLEN' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem2_ARSIZE' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem2_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem2_ARBURST' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem2_ARBURST' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem2_ARLOCK' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem2_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem2_ARCACHE' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem2_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem2_ARPROT' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem2_ARPROT' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem2_ARQOS' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem2_ARQOS' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem2_ARREGION' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem2_ARREGION' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem2_ARUSER' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem2_ARUSER' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem2_RVALID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem2_RREADY' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem2_RREADY' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem2_RDATA' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem2_RLAST' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem2_RID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem2_RUSER' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2 (64-bit)
Tool Version Limit: 2019.12
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 4ns.
INFO: [HLS 200-1611] Setting target device to 'xcu280-fsvh2892-2L-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_latency=0
INFO: [HLS 200-1464] Running solution command: config_export -format=xo
INFO: [HLS 200-1464] Running solution command: config_export -output=build_fpga/spmm_hls.xo
INFO: [HLS 200-1510] Running: set_part xcu280-fsvh2892-2L-e 
INFO: [HLS 200-1510] Running: create_clock -period 4.0 -name default 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.01 seconds. CPU system time: 0.02 seconds. Elapsed time: 10.04 seconds; current allocated memory: 732.820 MB.
INFO: [HLS 200-10] Analyzing design file 'src/spmm_device_fpga.cpp' ... 
WARNING: [HLS 207-5558] Only for-loops and functions support the dataflow (src/spmm_device_fpga.cpp:109:9)
WARNING: [HLS 207-5558] Only for-loops and functions support the dataflow (src/spmm_device_fpga.cpp:175:9)
WARNING: [HLS 207-5558] Only for-loops and functions support the dataflow (src/spmm_device_fpga.cpp:183:9)
WARNING: [HLS 214-104] Only for-loops and functions support the dataflow (src/spmm_device_fpga.cpp:109:9)
WARNING: [HLS 214-104] Only for-loops and functions support the dataflow (src/spmm_device_fpga.cpp:175:9)
WARNING: [HLS 214-104] Only for-loops and functions support the dataflow (src/spmm_device_fpga.cpp:183:9)
WARNING: [HLS 200-471] Dataflow form checks found 3 issue(s) in file src/spmm_device_fpga.cpp
WARNING: [HLS 207-5292] unused parameter 'outBuf' (src/spmm_device_fpga.cpp:120:13)
WARNING: [HLS 207-5292] unused parameter 'C' (src/spmm_device_fpga.cpp:121:13)
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 3.67 seconds. CPU system time: 0.67 seconds. Elapsed time: 4.34 seconds; current allocated memory: 733.055 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-291] Loop 'VITIS_LOOP_56_3' is marked as complete unroll implied by the pipeline pragma (src/spmm_device_fpga.cpp:56:26)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_64_4' is marked as complete unroll implied by the pipeline pragma (src/spmm_device_fpga.cpp:64:30)
INFO: [HLS 214-178] Inlining function 'unpack_pcoo(ap_uint<64>)' into 'load_stream_to_buffer(hls::stream<ap_uint<64>, 0>&, PCOO*, ap_uint<32>&)' (src/spmm_device_fpga.cpp:30:0)
INFO: [HLS 214-178] Inlining function 'pe_kernel_0(PCOO&, float*, float*, int) (.34.55.64.85.100.109.130.145.154.175)' into 'pe(PCOO*, float*, int*, float*, int)' (src/spmm_device_fpga.cpp:102:0)
INFO: [HLS 214-178] Inlining function 'pe_kernel_1(PCOO&, float*, float*, int) (.31.52.61.82.97.106.127.142.151.172)' into 'pe(PCOO*, float*, int*, float*, int)' (src/spmm_device_fpga.cpp:102:0)
INFO: [HLS 214-248] Applying array_partition to 'buf0.eor': Complete partitioning on dimension 1. (src/spmm_device_fpga.cpp:150:7)
INFO: [HLS 214-248] Applying array_partition to 'buf0.col': Complete partitioning on dimension 1. (src/spmm_device_fpga.cpp:150:7)
INFO: [HLS 214-248] Applying array_partition to 'buf0.value': Complete partitioning on dimension 1. (src/spmm_device_fpga.cpp:150:7)
INFO: [HLS 214-248] Applying array_partition to 'buf1.eor': Complete partitioning on dimension 1. (src/spmm_device_fpga.cpp:151:10)
INFO: [HLS 214-248] Applying array_partition to 'buf1.col': Complete partitioning on dimension 1. (src/spmm_device_fpga.cpp:151:10)
INFO: [HLS 214-248] Applying array_partition to 'buf1.value': Complete partitioning on dimension 1. (src/spmm_device_fpga.cpp:151:10)
INFO: [HLS 214-248] Applying array_partition to 'map_buf': Complete partitioning on dimension 1. (src/spmm_device_fpga.cpp:156:9)
INFO: [HLS 214-248] Applying array_partition to 'Dense_Buf0': Cyclic partitioning with factor 8 on dimension 1. (src/spmm_device_fpga.cpp:158:8)
INFO: [HLS 214-248] Applying array_partition to 'Dense_Buf1': Cyclic partitioning with factor 8 on dimension 1. (src/spmm_device_fpga.cpp:159:11)
INFO: [HLS 214-248] Applying array_partition to 'Out_Buf0': Cyclic partitioning with factor 8 on dimension 1. (src/spmm_device_fpga.cpp:163:8)
INFO: [HLS 214-248] Applying array_partition to 'Out_Buf1': Cyclic partitioning with factor 8 on dimension 1. (src/spmm_device_fpga.cpp:164:11)
INFO: [HLS 214-115] Multiple burst reads of length 16 and bit width 64 in loop 'VITIS_LOOP_20_1'(src/spmm_device_fpga.cpp:20:19) has been inferred on bundle 'gmem0'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (src/spmm_device_fpga.cpp:20:19)
INFO: [HLS 214-115] Multiple burst reads of variable length and bit width 32 in loop 'VITIS_LOOP_64_4'(src/spmm_device_fpga.cpp:64:30) has been inferred on bundle 'gmem1'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (src/spmm_device_fpga.cpp:64:30)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 4.38 seconds. CPU system time: 0.71 seconds. Elapsed time: 5.12 seconds; current allocated memory: 733.586 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 733.586 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.11 seconds. CPU system time: 0 seconds. Elapsed time: 0.11 seconds; current allocated memory: 743.457 MB.
INFO: [HLS 200-10] Checking synthesizability ...
WARNING: [SYNCHK 200-77] The top function 'spmm_hls' (src/spmm_device_fpga.cpp:128) has no outputs. Possible cause(s) are: (1) Output parameters are passed by value; (2) intended outputs (parameters or global variables) are never written; (3) there are infinite loops.
INFO: [SYNCHK 200-10] 0 error(s), 1 warning(s).
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.18 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.19 seconds; current allocated memory: 755.523 MB.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'VITIS_LOOP_53_2' (src/spmm_device_fpga.cpp:55) in function 'load_dense_accoding_A' for pipelining.
WARNING: [HLS 200-932] Cannot unroll loop 'VITIS_LOOP_56_3' (src/spmm_device_fpga.cpp:56) in function 'load_dense_accoding_A' completely: variable loop bound.
WARNING: [HLS 200-936] Cannot unroll loop 'VITIS_LOOP_64_4' (src/spmm_device_fpga.cpp:64) in function 'load_dense_accoding_A': cannot completely unroll a loop with a variable trip count.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.38 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.38 seconds; current allocated memory: 790.910 MB.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_107_1' (src/spmm_device_fpga.cpp:105:9) in function 'pe' more than one sub loop.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_53_2' (src/spmm_device_fpga.cpp:55:11) in function 'load_dense_accoding_A' more than one sub loop.
INFO: [HLS 200-472] Inferring partial write operation for 'out_buf_0' (src/spmm_device_fpga.cpp:80:13)
INFO: [HLS 200-472] Inferring partial write operation for 'out_buf_0' (src/spmm_device_fpga.cpp:92:13)
INFO: [HLS 200-472] Inferring partial write operation for 'dense_ptr_0' (src/spmm_device_fpga.cpp:66:23)
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.28 seconds. CPU system time: 0.04 seconds. Elapsed time: 0.32 seconds; current allocated memory: 884.043 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'spmm_hls' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'load_A_Pipeline_VITIS_LOOP_20_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_20_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'VITIS_LOOP_20_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.09 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.11 seconds; current allocated memory: 885.734 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 885.734 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'load_A' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 885.953 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 885.953 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'load_stream_to_buffer' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'read_data_loop'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'read_data_loop'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 887.457 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 887.457 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'load_dense_accoding_A_Pipeline_VITIS_LOOP_49_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_49_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, loop 'VITIS_LOOP_49_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.05 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.06 seconds; current allocated memory: 887.773 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 887.773 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'load_dense_accoding_A_Pipeline_VITIS_LOOP_56_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [SCHED 204-65] Unable to satisfy pipeline directive for function 'load_dense_accoding_A_Pipeline_VITIS_LOOP_56_3': contains subloop(s) that are not unrolled.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_56_3'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, loop 'VITIS_LOOP_56_3'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 888.094 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 888.094 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'load_dense_accoding_A_Pipeline_VITIS_LOOP_64_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [SCHED 204-65] Unable to satisfy pipeline directive for function 'load_dense_accoding_A_Pipeline_VITIS_LOOP_64_4': contains subloop(s) that are not unrolled.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_64_4'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 7, loop 'VITIS_LOOP_64_4'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.09 seconds. CPU system time: 0 seconds. Elapsed time: 0.09 seconds; current allocated memory: 888.508 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.09 seconds; current allocated memory: 888.508 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'load_dense_accoding_A' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [SCHED 204-67] Unable to satisfy pipeline directive for loop 'VITIS_LOOP_53_2': contains subfunction 'load_dense_accoding_A_Pipeline_VITIS_LOOP_56_3' which is not pipelined.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.13 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.13 seconds; current allocated memory: 889.703 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.13 seconds. CPU system time: 0 seconds. Elapsed time: 0.14 seconds; current allocated memory: 889.703 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'pe_Pipeline_VITIS_LOOP_78_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_78_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 7, loop 'VITIS_LOOP_78_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.2 seconds. CPU system time: 0 seconds. Elapsed time: 0.2 seconds; current allocated memory: 890.176 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.13 seconds. CPU system time: 0 seconds. Elapsed time: 0.13 seconds; current allocated memory: 890.176 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'pe_Pipeline_VITIS_LOOP_90_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_90_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 7, loop 'VITIS_LOOP_90_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.2 seconds. CPU system time: 0 seconds. Elapsed time: 0.2 seconds; current allocated memory: 890.938 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.12 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.13 seconds; current allocated memory: 890.938 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'pe' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.19 seconds. CPU system time: 0 seconds. Elapsed time: 0.19 seconds; current allocated memory: 892.004 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.16 seconds. CPU system time: 0 seconds. Elapsed time: 0.16 seconds; current allocated memory: 892.004 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'spmm_hls' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.28 seconds. CPU system time: 0 seconds. Elapsed time: 0.28 seconds; current allocated memory: 894.219 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.41 seconds. CPU system time: 0 seconds. Elapsed time: 0.41 seconds; current allocated memory: 894.219 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'load_A_Pipeline_VITIS_LOOP_20_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'load_A_Pipeline_VITIS_LOOP_20_1' pipeline 'VITIS_LOOP_20_1' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'load_A_Pipeline_VITIS_LOOP_20_1/m_axi_gmem0_ARVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_A_Pipeline_VITIS_LOOP_20_1/m_axi_gmem0_ARADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_A_Pipeline_VITIS_LOOP_20_1/m_axi_gmem0_ARID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_A_Pipeline_VITIS_LOOP_20_1/m_axi_gmem0_ARLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_A_Pipeline_VITIS_LOOP_20_1/m_axi_gmem0_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_A_Pipeline_VITIS_LOOP_20_1/m_axi_gmem0_ARBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_A_Pipeline_VITIS_LOOP_20_1/m_axi_gmem0_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_A_Pipeline_VITIS_LOOP_20_1/m_axi_gmem0_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_A_Pipeline_VITIS_LOOP_20_1/m_axi_gmem0_ARPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_A_Pipeline_VITIS_LOOP_20_1/m_axi_gmem0_ARQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_A_Pipeline_VITIS_LOOP_20_1/m_axi_gmem0_ARREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_A_Pipeline_VITIS_LOOP_20_1/m_axi_gmem0_ARUSER' to 0.
INFO: [RTGEN 206-100] Finished creating RTL model for 'load_A_Pipeline_VITIS_LOOP_20_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.43 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.44 seconds; current allocated memory: 894.219 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'load_A' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'load_A'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 895.156 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'load_stream_to_buffer' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'load_stream_to_buffer' pipeline 'read_data_loop' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'load_stream_to_buffer'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 896.152 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'load_dense_accoding_A_Pipeline_VITIS_LOOP_49_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'load_dense_accoding_A_Pipeline_VITIS_LOOP_49_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.1 seconds. CPU system time: 0 seconds. Elapsed time: 0.1 seconds; current allocated memory: 898.262 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'load_dense_accoding_A_Pipeline_VITIS_LOOP_56_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'load_dense_accoding_A_Pipeline_VITIS_LOOP_56_3'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.05 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.06 seconds; current allocated memory: 899.500 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'load_dense_accoding_A_Pipeline_VITIS_LOOP_64_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'load_dense_accoding_A_Pipeline_VITIS_LOOP_64_4' pipeline 'VITIS_LOOP_64_4' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'load_dense_accoding_A_Pipeline_VITIS_LOOP_64_4/m_axi_gmem1_ARVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_dense_accoding_A_Pipeline_VITIS_LOOP_64_4/m_axi_gmem1_ARADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_dense_accoding_A_Pipeline_VITIS_LOOP_64_4/m_axi_gmem1_ARID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_dense_accoding_A_Pipeline_VITIS_LOOP_64_4/m_axi_gmem1_ARLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_dense_accoding_A_Pipeline_VITIS_LOOP_64_4/m_axi_gmem1_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_dense_accoding_A_Pipeline_VITIS_LOOP_64_4/m_axi_gmem1_ARBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_dense_accoding_A_Pipeline_VITIS_LOOP_64_4/m_axi_gmem1_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_dense_accoding_A_Pipeline_VITIS_LOOP_64_4/m_axi_gmem1_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_dense_accoding_A_Pipeline_VITIS_LOOP_64_4/m_axi_gmem1_ARPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_dense_accoding_A_Pipeline_VITIS_LOOP_64_4/m_axi_gmem1_ARQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_dense_accoding_A_Pipeline_VITIS_LOOP_64_4/m_axi_gmem1_ARREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_dense_accoding_A_Pipeline_VITIS_LOOP_64_4/m_axi_gmem1_ARUSER' to 0.
INFO: [RTGEN 206-100] Generating core module 'uitofp_32ns_32_4_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'load_dense_accoding_A_Pipeline_VITIS_LOOP_64_4'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.07 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.08 seconds; current allocated memory: 900.492 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'load_dense_accoding_A' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'mul_32ns_31ns_62_2_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_32s_32s_32_2_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mux_164_31_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mux_164_32_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'load_dense_accoding_A'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.16 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.16 seconds; current allocated memory: 903.324 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'pe_Pipeline_VITIS_LOOP_78_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'pe_Pipeline_VITIS_LOOP_78_1' pipeline 'VITIS_LOOP_78_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mux_83_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'pe_Pipeline_VITIS_LOOP_78_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.22 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.23 seconds; current allocated memory: 906.227 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'pe_Pipeline_VITIS_LOOP_90_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'pe_Pipeline_VITIS_LOOP_90_1' pipeline 'VITIS_LOOP_90_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mux_83_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'pe_Pipeline_VITIS_LOOP_90_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.19 seconds. CPU system time: 0 seconds. Elapsed time: 0.2 seconds; current allocated memory: 908.301 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'pe' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_32s_32s_32_2_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mux_164_1_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mux_164_32_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'uitofp_32ns_32_4_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'pe'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.19 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.22 seconds; current allocated memory: 911.320 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'spmm_hls' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'spmm_hls/gmem0' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'spmm_hls/gmem1' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'spmm_hls/gmem2' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'spmm_hls/A' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'spmm_hls/nnz' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'spmm_hls/B' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'spmm_hls/C' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'spmm_hls/M' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'spmm_hls/K' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'spmm_hls' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'A', 'nnz', 'C', 'M', 'K' and 'return' to AXI-Lite port control.
INFO: [RTGEN 206-100] Bundling port 'B' to AXI-Lite port control_r.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem2_AWVALID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem2_AWVALID' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem2_AWREADY' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem2_AWADDR' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem2_AWADDR' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem2_AWID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem2_AWID' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem2_AWLEN' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem2_AWLEN' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem2_AWSIZE' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem2_AWSIZE' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem2_AWBURST' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem2_AWBURST' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem2_AWLOCK' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem2_AWLOCK' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem2_AWCACHE' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem2_AWCACHE' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem2_AWPROT' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem2_AWPROT' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem2_AWQOS' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem2_AWQOS' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem2_AWREGION' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem2_AWREGION' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem2_AWUSER' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem2_AWUSER' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem2_WVALID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem2_WVALID' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem2_WREADY' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem2_WDATA' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem2_WDATA' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem2_WSTRB' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem2_WSTRB' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem2_WLAST' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem2_WLAST' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem2_WID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem2_WID' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem2_WUSER' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem2_WUSER' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem2_ARVALID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem2_ARVALID' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem2_ARREADY' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem2_ARADDR' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem2_ARADDR' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem2_ARID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem2_ARID' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem2_ARLEN' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem2_ARLEN' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem2_ARSIZE' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem2_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem2_ARBURST' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem2_ARBURST' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem2_ARLOCK' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem2_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem2_ARCACHE' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem2_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem2_ARPROT' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem2_ARPROT' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem2_ARQOS' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem2_ARQOS' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem2_ARREGION' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem2_ARREGION' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem2_ARUSER' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem2_ARUSER' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem2_RVALID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem2_RREADY' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem2_RREADY' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem2_RDATA' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem2_RLAST' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2 (64-bit)
Tool Version Limit: 2019.12
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 4ns.
INFO: [HLS 200-1611] Setting target device to 'xcu280-fsvh2892-2L-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_latency=0
INFO: [HLS 200-1464] Running solution command: config_export -format=xo
INFO: [HLS 200-1464] Running solution command: config_export -output=build_fpga/spmm_hls.xo
INFO: [HLS 200-1510] Running: set_part xcu280-fsvh2892-2L-e 
INFO: [HLS 200-1510] Running: create_clock -period 4.0 -name default 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.01 seconds. CPU system time: 0.02 seconds. Elapsed time: 10.04 seconds; current allocated memory: 732.820 MB.
INFO: [HLS 200-10] Analyzing design file 'src/spmm_device_fpga.cpp' ... 
WARNING: [HLS 207-5558] Only for-loops and functions support the dataflow (src/spmm_device_fpga.cpp:111:9)
WARNING: [HLS 207-5558] Only for-loops and functions support the dataflow (src/spmm_device_fpga.cpp:177:9)
WARNING: [HLS 207-5558] Only for-loops and functions support the dataflow (src/spmm_device_fpga.cpp:185:9)
WARNING: [HLS 214-104] Only for-loops and functions support the dataflow (src/spmm_device_fpga.cpp:111:9)
WARNING: [HLS 214-104] Only for-loops and functions support the dataflow (src/spmm_device_fpga.cpp:177:9)
WARNING: [HLS 214-104] Only for-loops and functions support the dataflow (src/spmm_device_fpga.cpp:185:9)
WARNING: [HLS 200-471] Dataflow form checks found 3 issue(s) in file src/spmm_device_fpga.cpp
WARNING: [HLS 207-1017] unknown pragma ignored (src/spmm_device_fpga.cpp:78:9)
WARNING: [HLS 207-1017] unknown pragma ignored (src/spmm_device_fpga.cpp:91:9)
WARNING: [HLS 207-5292] unused parameter 'outBuf' (src/spmm_device_fpga.cpp:122:13)
WARNING: [HLS 207-5292] unused parameter 'C' (src/spmm_device_fpga.cpp:123:13)
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 3.66 seconds. CPU system time: 0.67 seconds. Elapsed time: 4.36 seconds; current allocated memory: 733.055 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-291] Loop 'VITIS_LOOP_56_3' is marked as complete unroll implied by the pipeline pragma (src/spmm_device_fpga.cpp:56:26)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_64_4' is marked as complete unroll implied by the pipeline pragma (src/spmm_device_fpga.cpp:64:30)
INFO: [HLS 214-178] Inlining function 'unpack_pcoo(ap_uint<64>)' into 'load_stream_to_buffer(hls::stream<ap_uint<64>, 0>&, PCOO*, ap_uint<32>&)' (src/spmm_device_fpga.cpp:30:0)
INFO: [HLS 214-178] Inlining function 'pe_kernel_0(PCOO&, float*, float*, int) (.34.55.64.85.100.109.130.145.154.175)' into 'pe(PCOO*, float*, int*, float*, int)' (src/spmm_device_fpga.cpp:104:0)
INFO: [HLS 214-178] Inlining function 'pe_kernel_1(PCOO&, float*, float*, int) (.31.52.61.82.97.106.127.142.151.172)' into 'pe(PCOO*, float*, int*, float*, int)' (src/spmm_device_fpga.cpp:104:0)
INFO: [HLS 214-248] Applying array_partition to 'buf0.eor': Complete partitioning on dimension 1. (src/spmm_device_fpga.cpp:152:7)
INFO: [HLS 214-248] Applying array_partition to 'buf0.col': Complete partitioning on dimension 1. (src/spmm_device_fpga.cpp:152:7)
INFO: [HLS 214-248] Applying array_partition to 'buf0.value': Complete partitioning on dimension 1. (src/spmm_device_fpga.cpp:152:7)
INFO: [HLS 214-248] Applying array_partition to 'buf1.eor': Complete partitioning on dimension 1. (src/spmm_device_fpga.cpp:153:10)
INFO: [HLS 214-248] Applying array_partition to 'buf1.col': Complete partitioning on dimension 1. (src/spmm_device_fpga.cpp:153:10)
INFO: [HLS 214-248] Applying array_partition to 'buf1.value': Complete partitioning on dimension 1. (src/spmm_device_fpga.cpp:153:10)
INFO: [HLS 214-248] Applying array_partition to 'map_buf': Complete partitioning on dimension 1. (src/spmm_device_fpga.cpp:158:9)
INFO: [HLS 214-248] Applying array_partition to 'Dense_Buf0': Cyclic partitioning with factor 8 on dimension 1. (src/spmm_device_fpga.cpp:160:8)
INFO: [HLS 214-248] Applying array_partition to 'Dense_Buf1': Cyclic partitioning with factor 8 on dimension 1. (src/spmm_device_fpga.cpp:161:11)
INFO: [HLS 214-248] Applying array_partition to 'Out_Buf0': Cyclic partitioning with factor 8 on dimension 1. (src/spmm_device_fpga.cpp:165:8)
INFO: [HLS 214-248] Applying array_partition to 'Out_Buf1': Cyclic partitioning with factor 8 on dimension 1. (src/spmm_device_fpga.cpp:166:11)
INFO: [HLS 214-115] Multiple burst reads of length 16 and bit width 64 in loop 'VITIS_LOOP_20_1'(src/spmm_device_fpga.cpp:20:19) has been inferred on bundle 'gmem0'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (src/spmm_device_fpga.cpp:20:19)
INFO: [HLS 214-115] Multiple burst reads of variable length and bit width 32 in loop 'VITIS_LOOP_64_4'(src/spmm_device_fpga.cpp:64:30) has been inferred on bundle 'gmem1'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (src/spmm_device_fpga.cpp:64:30)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 4.52 seconds. CPU system time: 0.69 seconds. Elapsed time: 5.22 seconds; current allocated memory: 733.586 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 733.586 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.1 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.11 seconds; current allocated memory: 743.469 MB.
INFO: [HLS 200-10] Checking synthesizability ...
WARNING: [SYNCHK 200-77] The top function 'spmm_hls' (src/spmm_device_fpga.cpp:130) has no outputs. Possible cause(s) are: (1) Output parameters are passed by value; (2) intended outputs (parameters or global variables) are never written; (3) there are infinite loops.
INFO: [SYNCHK 200-10] 0 error(s), 1 warning(s).
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.19 seconds. CPU system time: 0 seconds. Elapsed time: 0.2 seconds; current allocated memory: 755.527 MB.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'VITIS_LOOP_53_2' (src/spmm_device_fpga.cpp:55) in function 'load_dense_accoding_A' for pipelining.
WARNING: [HLS 200-932] Cannot unroll loop 'VITIS_LOOP_56_3' (src/spmm_device_fpga.cpp:56) in function 'load_dense_accoding_A' completely: variable loop bound.
WARNING: [HLS 200-936] Cannot unroll loop 'VITIS_LOOP_64_4' (src/spmm_device_fpga.cpp:64) in function 'load_dense_accoding_A': cannot completely unroll a loop with a variable trip count.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.38 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.42 seconds; current allocated memory: 788.406 MB.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_109_1' (src/spmm_device_fpga.cpp:107:9) in function 'pe' more than one sub loop.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_53_2' (src/spmm_device_fpga.cpp:55:11) in function 'load_dense_accoding_A' more than one sub loop.
INFO: [HLS 200-472] Inferring partial write operation for 'out_buf_0' (src/spmm_device_fpga.cpp:81:13)
INFO: [HLS 200-472] Inferring partial write operation for 'out_buf_0' (src/spmm_device_fpga.cpp:94:13)
INFO: [HLS 200-472] Inferring partial write operation for 'dense_ptr_0' (src/spmm_device_fpga.cpp:66:23)
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.29 seconds. CPU system time: 0.04 seconds. Elapsed time: 0.32 seconds; current allocated memory: 884.047 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'spmm_hls' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'load_A_Pipeline_VITIS_LOOP_20_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_20_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'VITIS_LOOP_20_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.07 seconds. CPU system time: 0.04 seconds. Elapsed time: 0.11 seconds; current allocated memory: 885.754 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 885.754 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'load_A' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.04 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.04 seconds; current allocated memory: 885.969 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 885.969 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'load_stream_to_buffer' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'read_data_loop'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'read_data_loop'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 887.410 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 887.410 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'load_dense_accoding_A_Pipeline_VITIS_LOOP_49_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_49_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, loop 'VITIS_LOOP_49_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 887.816 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 887.816 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'load_dense_accoding_A_Pipeline_VITIS_LOOP_56_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [SCHED 204-65] Unable to satisfy pipeline directive for function 'load_dense_accoding_A_Pipeline_VITIS_LOOP_56_3': contains subloop(s) that are not unrolled.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_56_3'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, loop 'VITIS_LOOP_56_3'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 888.113 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.01 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.02 seconds; current allocated memory: 888.113 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'load_dense_accoding_A_Pipeline_VITIS_LOOP_64_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [SCHED 204-65] Unable to satisfy pipeline directive for function 'load_dense_accoding_A_Pipeline_VITIS_LOOP_64_4': contains subloop(s) that are not unrolled.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_64_4'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 7, loop 'VITIS_LOOP_64_4'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.08 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.09 seconds; current allocated memory: 888.531 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 888.531 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'load_dense_accoding_A' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [SCHED 204-67] Unable to satisfy pipeline directive for loop 'VITIS_LOOP_53_2': contains subfunction 'load_dense_accoding_A_Pipeline_VITIS_LOOP_56_3' which is not pipelined.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.14 seconds. CPU system time: 0 seconds. Elapsed time: 0.14 seconds; current allocated memory: 889.723 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.14 seconds. CPU system time: 0 seconds. Elapsed time: 0.14 seconds; current allocated memory: 889.723 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'pe_Pipeline_VITIS_LOOP_79_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_79_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 7, loop 'VITIS_LOOP_79_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.2 seconds. CPU system time: 0 seconds. Elapsed time: 0.2 seconds; current allocated memory: 890.195 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.12 seconds. CPU system time: 0 seconds. Elapsed time: 0.12 seconds; current allocated memory: 890.195 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'pe_Pipeline_VITIS_LOOP_92_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_92_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 7, loop 'VITIS_LOOP_92_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.21 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.21 seconds; current allocated memory: 890.949 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.13 seconds. CPU system time: 0 seconds. Elapsed time: 0.12 seconds; current allocated memory: 890.949 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'pe' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.18 seconds. CPU system time: 0 seconds. Elapsed time: 0.18 seconds; current allocated memory: 892.023 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.15 seconds. CPU system time: 0 seconds. Elapsed time: 0.16 seconds; current allocated memory: 892.023 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'spmm_hls' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.29 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.29 seconds; current allocated memory: 894.238 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.42 seconds. CPU system time: 0 seconds. Elapsed time: 0.41 seconds; current allocated memory: 894.238 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'load_A_Pipeline_VITIS_LOOP_20_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'load_A_Pipeline_VITIS_LOOP_20_1' pipeline 'VITIS_LOOP_20_1' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'load_A_Pipeline_VITIS_LOOP_20_1/m_axi_gmem0_ARVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_A_Pipeline_VITIS_LOOP_20_1/m_axi_gmem0_ARADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_A_Pipeline_VITIS_LOOP_20_1/m_axi_gmem0_ARID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_A_Pipeline_VITIS_LOOP_20_1/m_axi_gmem0_ARLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_A_Pipeline_VITIS_LOOP_20_1/m_axi_gmem0_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_A_Pipeline_VITIS_LOOP_20_1/m_axi_gmem0_ARBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_A_Pipeline_VITIS_LOOP_20_1/m_axi_gmem0_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_A_Pipeline_VITIS_LOOP_20_1/m_axi_gmem0_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_A_Pipeline_VITIS_LOOP_20_1/m_axi_gmem0_ARPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_A_Pipeline_VITIS_LOOP_20_1/m_axi_gmem0_ARQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_A_Pipeline_VITIS_LOOP_20_1/m_axi_gmem0_ARREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_A_Pipeline_VITIS_LOOP_20_1/m_axi_gmem0_ARUSER' to 0.
INFO: [RTGEN 206-100] Finished creating RTL model for 'load_A_Pipeline_VITIS_LOOP_20_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.43 seconds. CPU system time: 0 seconds. Elapsed time: 0.44 seconds; current allocated memory: 894.238 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'load_A' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'load_A'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 895.184 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'load_stream_to_buffer' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'load_stream_to_buffer' pipeline 'read_data_loop' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'load_stream_to_buffer'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.05 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.06 seconds; current allocated memory: 896.195 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'load_dense_accoding_A_Pipeline_VITIS_LOOP_49_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'load_dense_accoding_A_Pipeline_VITIS_LOOP_49_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.09 seconds. CPU system time: 0 seconds. Elapsed time: 0.1 seconds; current allocated memory: 898.316 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'load_dense_accoding_A_Pipeline_VITIS_LOOP_56_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'load_dense_accoding_A_Pipeline_VITIS_LOOP_56_3'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 899.527 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'load_dense_accoding_A_Pipeline_VITIS_LOOP_64_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'load_dense_accoding_A_Pipeline_VITIS_LOOP_64_4' pipeline 'VITIS_LOOP_64_4' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'load_dense_accoding_A_Pipeline_VITIS_LOOP_64_4/m_axi_gmem1_ARVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_dense_accoding_A_Pipeline_VITIS_LOOP_64_4/m_axi_gmem1_ARADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_dense_accoding_A_Pipeline_VITIS_LOOP_64_4/m_axi_gmem1_ARID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_dense_accoding_A_Pipeline_VITIS_LOOP_64_4/m_axi_gmem1_ARLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_dense_accoding_A_Pipeline_VITIS_LOOP_64_4/m_axi_gmem1_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_dense_accoding_A_Pipeline_VITIS_LOOP_64_4/m_axi_gmem1_ARBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_dense_accoding_A_Pipeline_VITIS_LOOP_64_4/m_axi_gmem1_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_dense_accoding_A_Pipeline_VITIS_LOOP_64_4/m_axi_gmem1_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_dense_accoding_A_Pipeline_VITIS_LOOP_64_4/m_axi_gmem1_ARPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_dense_accoding_A_Pipeline_VITIS_LOOP_64_4/m_axi_gmem1_ARQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_dense_accoding_A_Pipeline_VITIS_LOOP_64_4/m_axi_gmem1_ARREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_dense_accoding_A_Pipeline_VITIS_LOOP_64_4/m_axi_gmem1_ARUSER' to 0.
INFO: [RTGEN 206-100] Generating core module 'uitofp_32ns_32_4_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'load_dense_accoding_A_Pipeline_VITIS_LOOP_64_4'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.08 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.08 seconds; current allocated memory: 900.504 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'load_dense_accoding_A' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'mul_32ns_31ns_62_2_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_32s_32s_32_2_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mux_164_31_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mux_164_32_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'load_dense_accoding_A'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.17 seconds. CPU system time: 0 seconds. Elapsed time: 0.16 seconds; current allocated memory: 903.336 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'pe_Pipeline_VITIS_LOOP_79_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'pe_Pipeline_VITIS_LOOP_79_1' pipeline 'VITIS_LOOP_79_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mux_83_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'pe_Pipeline_VITIS_LOOP_79_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.21 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.24 seconds; current allocated memory: 906.258 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'pe_Pipeline_VITIS_LOOP_92_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'pe_Pipeline_VITIS_LOOP_92_1' pipeline 'VITIS_LOOP_92_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mux_83_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'pe_Pipeline_VITIS_LOOP_92_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.2 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.21 seconds; current allocated memory: 908.309 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'pe' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_32s_32s_32_2_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mux_164_1_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mux_164_32_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'uitofp_32ns_32_4_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'pe'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.23 seconds. CPU system time: 0 seconds. Elapsed time: 0.23 seconds; current allocated memory: 911.312 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'spmm_hls' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'spmm_hls/gmem0' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'spmm_hls/gmem1' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'spmm_hls/gmem2' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'spmm_hls/A' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'spmm_hls/nnz' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'spmm_hls/B' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'spmm_hls/C' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'spmm_hls/M' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'spmm_hls/K' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'spmm_hls' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'A', 'nnz', 'C', 'M', 'K' and 'return' to AXI-Lite port control.
INFO: [RTGEN 206-100] Bundling port 'B' to AXI-Lite port control_r.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem2_AWVALID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem2_AWVALID' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem2_AWREADY' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem2_AWADDR' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem2_AWADDR' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem2_AWID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem2_AWID' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem2_AWLEN' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem2_AWLEN' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem2_AWSIZE' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem2_AWSIZE' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem2_AWBURST' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem2_AWBURST' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem2_AWLOCK' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem2_AWLOCK' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem2_AWCACHE' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem2_AWCACHE' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem2_AWPROT' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem2_AWPROT' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem2_AWQOS' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem2_AWQOS' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem2_AWREGION' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem2_AWREGION' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem2_AWUSER' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem2_AWUSER' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem2_WVALID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem2_WVALID' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem2_WREADY' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem2_WDATA' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem2_WDATA' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem2_WSTRB' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem2_WSTRB' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem2_WLAST' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem2_WLAST' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem2_WID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem2_WID' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem2_WUSER' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem2_WUSER' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem2_ARVALID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem2_ARVALID' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem2_ARREADY' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem2_ARADDR' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem2_ARADDR' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem2_ARID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem2_ARID' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem2_ARLEN' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem2_ARLEN' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem2_ARSIZE' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem2_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem2_ARBURST' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem2_ARBURST' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem2_ARLOCK' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem2_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem2_ARCACHE' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem2_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem2_ARPROT' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem2_ARPROT' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem2_ARQOS' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem2_ARQOS' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem2_ARREGION' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem2_ARREGION' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem2_ARUSER' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem2_ARUSER' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem2_RVALID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem2_RREADY' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem2_RREADY' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem2_RDATA' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2 (64-bit)
Tool Version Limit: 2019.12
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 4ns.
INFO: [HLS 200-1611] Setting target device to 'xcu280-fsvh2892-2L-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_latency=0
INFO: [HLS 200-1464] Running solution command: config_export -format=xo
INFO: [HLS 200-1464] Running solution command: config_export -output=build_fpga/spmm_hls.xo
INFO: [HLS 200-1510] Running: set_part xcu280-fsvh2892-2L-e 
INFO: [HLS 200-1510] Running: create_clock -period 4.0 -name default 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.01 seconds. CPU system time: 0.01 seconds. Elapsed time: 10.04 seconds; current allocated memory: 735.781 MB.
INFO: [HLS 200-10] Analyzing design file 'src/spmm_device_fpga.cpp' ... 
WARNING: [HLS 207-5558] Only for-loops and functions support the dataflow (src/spmm_device_fpga.cpp:154:9)
WARNING: [HLS 207-5558] Only for-loops and functions support the dataflow (src/spmm_device_fpga.cpp:162:9)
WARNING: [HLS 214-114] Since the only kind of statements allowed in a canonical dataflow region are variable declarations and function calls, the compiler may not be able to correctly handle the region (src/spmm_device_fpga.cpp:83:9)
WARNING: [HLS 214-104] Only for-loops and functions support the dataflow (src/spmm_device_fpga.cpp:154:9)
WARNING: [HLS 214-104] Only for-loops and functions support the dataflow (src/spmm_device_fpga.cpp:162:9)
WARNING: [HLS 200-471] Dataflow form checks found 3 issue(s) in file src/spmm_device_fpga.cpp
WARNING: [HLS 207-5292] unused parameter 'outBuf' (src/spmm_device_fpga.cpp:99:13)
WARNING: [HLS 207-5292] unused parameter 'C' (src/spmm_device_fpga.cpp:100:13)
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 3.76 seconds. CPU system time: 0.58 seconds. Elapsed time: 4.37 seconds; current allocated memory: 735.879 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-291] Loop 'VITIS_LOOP_56_3' is marked as complete unroll implied by the pipeline pragma (src/spmm_device_fpga.cpp:56:26)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_64_4' is marked as complete unroll implied by the pipeline pragma (src/spmm_device_fpga.cpp:64:30)
INFO: [HLS 214-178] Inlining function 'unpack_pcoo(ap_uint<64>)' into 'load_stream_to_buffer(hls::stream<ap_uint<64>, 0>&, PCOO*, ap_uint<32>&)' (src/spmm_device_fpga.cpp:30:0)
INFO: [HLS 214-248] Applying array_partition to 'buf0.eor': Complete partitioning on dimension 1. (src/spmm_device_fpga.cpp:129:7)
INFO: [HLS 214-248] Applying array_partition to 'buf0.col': Complete partitioning on dimension 1. (src/spmm_device_fpga.cpp:129:7)
INFO: [HLS 214-248] Applying array_partition to 'buf0.value': Complete partitioning on dimension 1. (src/spmm_device_fpga.cpp:129:7)
INFO: [HLS 214-248] Applying array_partition to 'buf1.eor': Complete partitioning on dimension 1. (src/spmm_device_fpga.cpp:130:10)
INFO: [HLS 214-248] Applying array_partition to 'buf1.col': Complete partitioning on dimension 1. (src/spmm_device_fpga.cpp:130:10)
INFO: [HLS 214-248] Applying array_partition to 'buf1.value': Complete partitioning on dimension 1. (src/spmm_device_fpga.cpp:130:10)
INFO: [HLS 214-248] Applying array_partition to 'map_buf': Complete partitioning on dimension 1. (src/spmm_device_fpga.cpp:135:9)
INFO: [HLS 214-248] Applying array_partition to 'Dense_Buf0': Cyclic partitioning with factor 8 on dimension 1. (src/spmm_device_fpga.cpp:137:8)
INFO: [HLS 214-248] Applying array_partition to 'Dense_Buf1': Cyclic partitioning with factor 8 on dimension 1. (src/spmm_device_fpga.cpp:138:11)
INFO: [HLS 214-248] Applying array_partition to 'Out_Buf0': Cyclic partitioning with factor 8 on dimension 1. (src/spmm_device_fpga.cpp:142:8)
INFO: [HLS 214-248] Applying array_partition to 'Out_Buf1': Cyclic partitioning with factor 8 on dimension 1. (src/spmm_device_fpga.cpp:143:11)
INFO: [HLS 214-115] Multiple burst reads of length 16 and bit width 64 in loop 'VITIS_LOOP_20_1'(src/spmm_device_fpga.cpp:20:19) has been inferred on bundle 'gmem0'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (src/spmm_device_fpga.cpp:20:19)
INFO: [HLS 214-115] Multiple burst reads of variable length and bit width 32 in loop 'VITIS_LOOP_64_4'(src/spmm_device_fpga.cpp:64:30) has been inferred on bundle 'gmem1'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (src/spmm_device_fpga.cpp:64:30)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 4.42 seconds. CPU system time: 0.61 seconds. Elapsed time: 5.04 seconds; current allocated memory: 736.457 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 736.457 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.09 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.12 seconds; current allocated memory: 746.312 MB.
INFO: [HLS 200-10] Checking synthesizability ...
WARNING: [SYNCHK 200-77] The top function 'spmm_hls' (src/spmm_device_fpga.cpp:107) has no outputs. Possible cause(s) are: (1) Output parameters are passed by value; (2) intended outputs (parameters or global variables) are never written; (3) there are infinite loops.
INFO: [SYNCHK 200-10] 0 error(s), 1 warning(s).
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.18 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.21 seconds; current allocated memory: 758.316 MB.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_85_2' (src/spmm_device_fpga.cpp:85) in function 'pe' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_90_4' (src/spmm_device_fpga.cpp:90) in function 'pe' automatically.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'VITIS_LOOP_53_2' (src/spmm_device_fpga.cpp:55) in function 'load_dense_accoding_A' for pipelining.
WARNING: [HLS 200-932] Cannot unroll loop 'VITIS_LOOP_56_3' (src/spmm_device_fpga.cpp:56) in function 'load_dense_accoding_A' completely: variable loop bound.
WARNING: [HLS 200-936] Cannot unroll loop 'VITIS_LOOP_64_4' (src/spmm_device_fpga.cpp:64) in function 'load_dense_accoding_A': cannot completely unroll a loop with a variable trip count.
INFO: [XFORM 203-721] Changing loop 'Loop_VITIS_LOOP_84_1_proc' (src/spmm_device_fpga.cpp:85) to a process function for dataflow in function 'pe'.
INFO: [XFORM 203-721] Changing loop 'Loop_VITIS_LOOP_89_3_proc' (src/spmm_device_fpga.cpp:90) to a process function for dataflow in function 'pe'.
INFO: [HLS 200-778] Automatically marking array 'dense_buf_0' as shared between two reader processes.
INFO: [HLS 200-755] Binding port 0 of memory 'dense_buf_0' to function 'pe_Loop_VITIS_LOOP_84_1_proc' (src/spmm_device_fpga.cpp:84:26) 
INFO: [HLS 200-755] Binding port 1 of memory 'dense_buf_0' to function 'pe_Loop_VITIS_LOOP_89_3_proc' (src/spmm_device_fpga.cpp:89:26) 
INFO: [HLS 200-778] Automatically marking array 'dense_buf_1' as shared between two reader processes.
INFO: [HLS 200-755] Binding port 0 of memory 'dense_buf_1' to function 'pe_Loop_VITIS_LOOP_84_1_proc' (src/spmm_device_fpga.cpp:84:26) 
INFO: [HLS 200-755] Binding port 1 of memory 'dense_buf_1' to function 'pe_Loop_VITIS_LOOP_89_3_proc' (src/spmm_device_fpga.cpp:89:26) 
INFO: [HLS 200-778] Automatically marking array 'dense_buf_2' as shared between two reader processes.
INFO: [HLS 200-755] Binding port 0 of memory 'dense_buf_2' to function 'pe_Loop_VITIS_LOOP_84_1_proc' (src/spmm_device_fpga.cpp:84:26) 
INFO: [HLS 200-755] Binding port 1 of memory 'dense_buf_2' to function 'pe_Loop_VITIS_LOOP_89_3_proc' (src/spmm_device_fpga.cpp:89:26) 
INFO: [HLS 200-778] Automatically marking array 'dense_buf_3' as shared between two reader processes.
INFO: [HLS 200-755] Binding port 0 of memory 'dense_buf_3' to function 'pe_Loop_VITIS_LOOP_84_1_proc' (src/spmm_device_fpga.cpp:84:26) 
INFO: [HLS 200-755] Binding port 1 of memory 'dense_buf_3' to function 'pe_Loop_VITIS_LOOP_89_3_proc' (src/spmm_device_fpga.cpp:89:26) 
INFO: [HLS 200-778] Automatically marking array 'dense_buf_4' as shared between two reader processes.
INFO: [HLS 200-755] Binding port 0 of memory 'dense_buf_4' to function 'pe_Loop_VITIS_LOOP_84_1_proc' (src/spmm_device_fpga.cpp:84:26) 
INFO: [HLS 200-755] Binding port 1 of memory 'dense_buf_4' to function 'pe_Loop_VITIS_LOOP_89_3_proc' (src/spmm_device_fpga.cpp:89:26) 
INFO: [HLS 200-778] Automatically marking array 'dense_buf_5' as shared between two reader processes.
INFO: [HLS 200-755] Binding port 0 of memory 'dense_buf_5' to function 'pe_Loop_VITIS_LOOP_84_1_proc' (src/spmm_device_fpga.cpp:84:26) 
INFO: [HLS 200-755] Binding port 1 of memory 'dense_buf_5' to function 'pe_Loop_VITIS_LOOP_89_3_proc' (src/spmm_device_fpga.cpp:89:26) 
INFO: [HLS 200-778] Automatically marking array 'dense_buf_6' as shared between two reader processes.
INFO: [HLS 200-755] Binding port 0 of memory 'dense_buf_6' to function 'pe_Loop_VITIS_LOOP_84_1_proc' (src/spmm_device_fpga.cpp:84:26) 
INFO: [HLS 200-755] Binding port 1 of memory 'dense_buf_6' to function 'pe_Loop_VITIS_LOOP_89_3_proc' (src/spmm_device_fpga.cpp:89:26) 
INFO: [HLS 200-778] Automatically marking array 'dense_buf_7' as shared between two reader processes.
INFO: [HLS 200-755] Binding port 0 of memory 'dense_buf_7' to function 'pe_Loop_VITIS_LOOP_84_1_proc' (src/spmm_device_fpga.cpp:84:26) 
INFO: [HLS 200-755] Binding port 1 of memory 'dense_buf_7' to function 'pe_Loop_VITIS_LOOP_89_3_proc' (src/spmm_device_fpga.cpp:89:26) 
ERROR: [HLS 200-979] Argument 'out_buf_0' failed dataflow checking: it can only be written in one process function.
INFO: [HLS 200-992] Argument 'out_buf_0' has write operations in process function 'pe_Loop_VITIS_LOOP_84_1_proc' (src/spmm_device_fpga.cpp:84:26).
INFO: [HLS 200-992] Argument 'out_buf_0' has write operations in process function 'pe_Loop_VITIS_LOOP_89_3_proc' (src/spmm_device_fpga.cpp:89:26).
ERROR: [HLS 200-779] Non-shared array 'out_buf_0' failed dataflow checking: it can only have a single reader and a single writer.
INFO: [HLS 200-992] Argument 'out_buf_0' has write operations in process function 'pe_Loop_VITIS_LOOP_84_1_proc' (src/spmm_device_fpga.cpp:84:26).
INFO: [HLS 200-992] Argument 'out_buf_0' has write operations in process function 'pe_Loop_VITIS_LOOP_89_3_proc' (src/spmm_device_fpga.cpp:89:26).
ERROR: [HLS 200-979] Argument 'out_buf_1' failed dataflow checking: it can only be written in one process function.
INFO: [HLS 200-992] Argument 'out_buf_1' has write operations in process function 'pe_Loop_VITIS_LOOP_84_1_proc' (src/spmm_device_fpga.cpp:84:26).
INFO: [HLS 200-992] Argument 'out_buf_1' has write operations in process function 'pe_Loop_VITIS_LOOP_89_3_proc' (src/spmm_device_fpga.cpp:89:26).
ERROR: [HLS 200-779] Non-shared array 'out_buf_1' failed dataflow checking: it can only have a single reader and a single writer.
INFO: [HLS 200-992] Argument 'out_buf_1' has write operations in process function 'pe_Loop_VITIS_LOOP_84_1_proc' (src/spmm_device_fpga.cpp:84:26).
INFO: [HLS 200-992] Argument 'out_buf_1' has write operations in process function 'pe_Loop_VITIS_LOOP_89_3_proc' (src/spmm_device_fpga.cpp:89:26).
ERROR: [HLS 200-979] Argument 'out_buf_2' failed dataflow checking: it can only be written in one process function.
INFO: [HLS 200-992] Argument 'out_buf_2' has write operations in process function 'pe_Loop_VITIS_LOOP_84_1_proc' (src/spmm_device_fpga.cpp:84:26).
INFO: [HLS 200-992] Argument 'out_buf_2' has write operations in process function 'pe_Loop_VITIS_LOOP_89_3_proc' (src/spmm_device_fpga.cpp:89:26).
ERROR: [HLS 200-779] Non-shared array 'out_buf_2' failed dataflow checking: it can only have a single reader and a single writer.
INFO: [HLS 200-992] Argument 'out_buf_2' has write operations in process function 'pe_Loop_VITIS_LOOP_84_1_proc' (src/spmm_device_fpga.cpp:84:26).
INFO: [HLS 200-992] Argument 'out_buf_2' has write operations in process function 'pe_Loop_VITIS_LOOP_89_3_proc' (src/spmm_device_fpga.cpp:89:26).
ERROR: [HLS 200-979] Argument 'out_buf_3' failed dataflow checking: it can only be written in one process function.
INFO: [HLS 200-992] Argument 'out_buf_3' has write operations in process function 'pe_Loop_VITIS_LOOP_84_1_proc' (src/spmm_device_fpga.cpp:84:26).
INFO: [HLS 200-992] Argument 'out_buf_3' has write operations in process function 'pe_Loop_VITIS_LOOP_89_3_proc' (src/spmm_device_fpga.cpp:89:26).
ERROR: [HLS 200-779] Non-shared array 'out_buf_3' failed dataflow checking: it can only have a single reader and a single writer.
INFO: [HLS 200-992] Argument 'out_buf_3' has write operations in process function 'pe_Loop_VITIS_LOOP_84_1_proc' (src/spmm_device_fpga.cpp:84:26).
INFO: [HLS 200-992] Argument 'out_buf_3' has write operations in process function 'pe_Loop_VITIS_LOOP_89_3_proc' (src/spmm_device_fpga.cpp:89:26).
ERROR: [HLS 200-979] Argument 'out_buf_4' failed dataflow checking: it can only be written in one process function.
INFO: [HLS 200-992] Argument 'out_buf_4' has write operations in process function 'pe_Loop_VITIS_LOOP_84_1_proc' (src/spmm_device_fpga.cpp:84:26).
INFO: [HLS 200-992] Argument 'out_buf_4' has write operations in process function 'pe_Loop_VITIS_LOOP_89_3_proc' (src/spmm_device_fpga.cpp:89:26).
ERROR: [HLS 200-779] Non-shared array 'out_buf_4' failed dataflow checking: it can only have a single reader and a single writer.
INFO: [HLS 200-992] Argument 'out_buf_4' has write operations in process function 'pe_Loop_VITIS_LOOP_84_1_proc' (src/spmm_device_fpga.cpp:84:26).
INFO: [HLS 200-992] Argument 'out_buf_4' has write operations in process function 'pe_Loop_VITIS_LOOP_89_3_proc' (src/spmm_device_fpga.cpp:89:26).
ERROR: [HLS 200-979] Argument 'out_buf_5' failed dataflow checking: it can only be written in one process function.
INFO: [HLS 200-992] Argument 'out_buf_5' has write operations in process function 'pe_Loop_VITIS_LOOP_84_1_proc' (src/spmm_device_fpga.cpp:84:26).
INFO: [HLS 200-992] Argument 'out_buf_5' has write operations in process function 'pe_Loop_VITIS_LOOP_89_3_proc' (src/spmm_device_fpga.cpp:89:26).
ERROR: [HLS 200-779] Non-shared array 'out_buf_5' failed dataflow checking: it can only have a single reader and a single writer.
INFO: [HLS 200-992] Argument 'out_buf_5' has write operations in process function 'pe_Loop_VITIS_LOOP_84_1_proc' (src/spmm_device_fpga.cpp:84:26).
INFO: [HLS 200-992] Argument 'out_buf_5' has write operations in process function 'pe_Loop_VITIS_LOOP_89_3_proc' (src/spmm_device_fpga.cpp:89:26).
ERROR: [HLS 200-979] Argument 'out_buf_6' failed dataflow checking: it can only be written in one process function.
INFO: [HLS 200-992] Argument 'out_buf_6' has write operations in process function 'pe_Loop_VITIS_LOOP_84_1_proc' (src/spmm_device_fpga.cpp:84:26).
INFO: [HLS 200-992] Argument 'out_buf_6' has write operations in process function 'pe_Loop_VITIS_LOOP_89_3_proc' (src/spmm_device_fpga.cpp:89:26).
ERROR: [HLS 200-779] Non-shared array 'out_buf_6' failed dataflow checking: it can only have a single reader and a single writer.
INFO: [HLS 200-992] Argument 'out_buf_6' has write operations in process function 'pe_Loop_VITIS_LOOP_84_1_proc' (src/spmm_device_fpga.cpp:84:26).
INFO: [HLS 200-992] Argument 'out_buf_6' has write operations in process function 'pe_Loop_VITIS_LOOP_89_3_proc' (src/spmm_device_fpga.cpp:89:26).
ERROR: [HLS 200-979] Argument 'out_buf_7' failed dataflow checking: it can only be written in one process function.
INFO: [HLS 200-992] Argument 'out_buf_7' has write operations in process function 'pe_Loop_VITIS_LOOP_84_1_proc' (src/spmm_device_fpga.cpp:84:26).
INFO: [HLS 200-992] Argument 'out_buf_7' has write operations in process function 'pe_Loop_VITIS_LOOP_89_3_proc' (src/spmm_device_fpga.cpp:89:26).
ERROR: [HLS 200-779] Non-shared array 'out_buf_7' failed dataflow checking: it can only have a single reader and a single writer.
INFO: [HLS 200-992] Argument 'out_buf_7' has write operations in process function 'pe_Loop_VITIS_LOOP_84_1_proc' (src/spmm_device_fpga.cpp:84:26).
INFO: [HLS 200-992] Argument 'out_buf_7' has write operations in process function 'pe_Loop_VITIS_LOOP_89_3_proc' (src/spmm_device_fpga.cpp:89:26).
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2 (64-bit)
Tool Version Limit: 2019.12
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 4ns.
INFO: [HLS 200-1611] Setting target device to 'xcu280-fsvh2892-2L-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_latency=0
INFO: [HLS 200-1464] Running solution command: config_export -format=xo
INFO: [HLS 200-1464] Running solution command: config_export -output=build_fpga/spmm_hls.xo
INFO: [HLS 200-1510] Running: set_part xcu280-fsvh2892-2L-e 
INFO: [HLS 200-1510] Running: create_clock -period 4.0 -name default 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.01 seconds. CPU system time: 0.01 seconds. Elapsed time: 10.04 seconds; current allocated memory: 735.781 MB.
INFO: [HLS 200-10] Analyzing design file 'src/spmm_device_fpga.cpp' ... 
WARNING: [HLS 207-5527] 'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead (src/spmm_device_fpga.cpp:146:9)
WARNING: [HLS 207-5527] 'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead (src/spmm_device_fpga.cpp:147:9)
WARNING: [HLS 207-5558] Only for-loops and functions support the dataflow (src/spmm_device_fpga.cpp:156:9)
WARNING: [HLS 207-5558] Only for-loops and functions support the dataflow (src/spmm_device_fpga.cpp:164:9)
WARNING: [HLS 214-114] Since the only kind of statements allowed in a canonical dataflow region are variable declarations and function calls, the compiler may not be able to correctly handle the region (src/spmm_device_fpga.cpp:83:9)
WARNING: [HLS 214-104] Only for-loops and functions support the dataflow (src/spmm_device_fpga.cpp:156:9)
WARNING: [HLS 214-104] Only for-loops and functions support the dataflow (src/spmm_device_fpga.cpp:164:9)
WARNING: [HLS 200-471] Dataflow form checks found 3 issue(s) in file src/spmm_device_fpga.cpp
WARNING: [HLS 207-5292] unused parameter 'outBuf' (src/spmm_device_fpga.cpp:99:13)
WARNING: [HLS 207-5292] unused parameter 'C' (src/spmm_device_fpga.cpp:100:13)
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 3.57 seconds. CPU system time: 0.68 seconds. Elapsed time: 4.28 seconds; current allocated memory: 736.055 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-291] Loop 'VITIS_LOOP_56_3' is marked as complete unroll implied by the pipeline pragma (src/spmm_device_fpga.cpp:56:26)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_64_4' is marked as complete unroll implied by the pipeline pragma (src/spmm_device_fpga.cpp:64:30)
INFO: [HLS 214-178] Inlining function 'unpack_pcoo(ap_uint<64>)' into 'load_stream_to_buffer(hls::stream<ap_uint<64>, 0>&, PCOO*, ap_uint<32>&)' (src/spmm_device_fpga.cpp:30:0)
INFO: [HLS 214-248] Applying array_partition to 'buf0.eor': Complete partitioning on dimension 1. (src/spmm_device_fpga.cpp:129:7)
INFO: [HLS 214-248] Applying array_partition to 'buf0.col': Complete partitioning on dimension 1. (src/spmm_device_fpga.cpp:129:7)
INFO: [HLS 214-248] Applying array_partition to 'buf0.value': Complete partitioning on dimension 1. (src/spmm_device_fpga.cpp:129:7)
INFO: [HLS 214-248] Applying array_partition to 'buf1.eor': Complete partitioning on dimension 1. (src/spmm_device_fpga.cpp:130:10)
INFO: [HLS 214-248] Applying array_partition to 'buf1.col': Complete partitioning on dimension 1. (src/spmm_device_fpga.cpp:130:10)
INFO: [HLS 214-248] Applying array_partition to 'buf1.value': Complete partitioning on dimension 1. (src/spmm_device_fpga.cpp:130:10)
INFO: [HLS 214-248] Applying array_partition to 'map_buf': Complete partitioning on dimension 1. (src/spmm_device_fpga.cpp:135:9)
INFO: [HLS 214-248] Applying array_partition to 'Dense_Buf0': Cyclic partitioning with factor 8 on dimension 1. (src/spmm_device_fpga.cpp:137:8)
INFO: [HLS 214-248] Applying array_partition to 'Dense_Buf1': Cyclic partitioning with factor 8 on dimension 1. (src/spmm_device_fpga.cpp:138:11)
INFO: [HLS 214-248] Applying array_partition to 'Out_Buf0': Cyclic partitioning with factor 8 on dimension 1. (src/spmm_device_fpga.cpp:142:8)
INFO: [HLS 214-248] Applying array_partition to 'Out_Buf1': Cyclic partitioning with factor 8 on dimension 1. (src/spmm_device_fpga.cpp:143:11)
INFO: [HLS 214-115] Multiple burst reads of length 16 and bit width 64 in loop 'VITIS_LOOP_20_1'(src/spmm_device_fpga.cpp:20:19) has been inferred on bundle 'gmem0'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (src/spmm_device_fpga.cpp:20:19)
INFO: [HLS 214-115] Multiple burst reads of variable length and bit width 32 in loop 'VITIS_LOOP_64_4'(src/spmm_device_fpga.cpp:64:30) has been inferred on bundle 'gmem1'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (src/spmm_device_fpga.cpp:64:30)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 4.42 seconds. CPU system time: 0.64 seconds. Elapsed time: 5.07 seconds; current allocated memory: 736.539 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 736.539 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.1 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.12 seconds; current allocated memory: 746.375 MB.
INFO: [HLS 200-10] Checking synthesizability ...
WARNING: [SYNCHK 200-77] The top function 'spmm_hls' (src/spmm_device_fpga.cpp:107) has no outputs. Possible cause(s) are: (1) Output parameters are passed by value; (2) intended outputs (parameters or global variables) are never written; (3) there are infinite loops.
INFO: [SYNCHK 200-10] 0 error(s), 1 warning(s).
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.19 seconds. CPU system time: 0 seconds. Elapsed time: 0.2 seconds; current allocated memory: 758.410 MB.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_85_2' (src/spmm_device_fpga.cpp:85) in function 'pe' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_90_4' (src/spmm_device_fpga.cpp:90) in function 'pe' automatically.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'VITIS_LOOP_53_2' (src/spmm_device_fpga.cpp:55) in function 'load_dense_accoding_A' for pipelining.
WARNING: [HLS 200-932] Cannot unroll loop 'VITIS_LOOP_56_3' (src/spmm_device_fpga.cpp:56) in function 'load_dense_accoding_A' completely: variable loop bound.
WARNING: [HLS 200-936] Cannot unroll loop 'VITIS_LOOP_64_4' (src/spmm_device_fpga.cpp:64) in function 'load_dense_accoding_A': cannot completely unroll a loop with a variable trip count.
INFO: [XFORM 203-721] Changing loop 'Loop_VITIS_LOOP_84_1_proc' (src/spmm_device_fpga.cpp:85) to a process function for dataflow in function 'pe'.
INFO: [XFORM 203-721] Changing loop 'Loop_VITIS_LOOP_89_3_proc' (src/spmm_device_fpga.cpp:90) to a process function for dataflow in function 'pe'.
INFO: [HLS 200-778] Automatically marking array 'dense_buf_0' as shared between two reader processes.
INFO: [HLS 200-755] Binding port 0 of memory 'dense_buf_0' to function 'pe_Loop_VITIS_LOOP_84_1_proc' (src/spmm_device_fpga.cpp:84:26) 
INFO: [HLS 200-755] Binding port 1 of memory 'dense_buf_0' to function 'pe_Loop_VITIS_LOOP_89_3_proc' (src/spmm_device_fpga.cpp:89:26) 
INFO: [HLS 200-778] Automatically marking array 'dense_buf_1' as shared between two reader processes.
INFO: [HLS 200-755] Binding port 0 of memory 'dense_buf_1' to function 'pe_Loop_VITIS_LOOP_84_1_proc' (src/spmm_device_fpga.cpp:84:26) 
INFO: [HLS 200-755] Binding port 1 of memory 'dense_buf_1' to function 'pe_Loop_VITIS_LOOP_89_3_proc' (src/spmm_device_fpga.cpp:89:26) 
INFO: [HLS 200-778] Automatically marking array 'dense_buf_2' as shared between two reader processes.
INFO: [HLS 200-755] Binding port 0 of memory 'dense_buf_2' to function 'pe_Loop_VITIS_LOOP_84_1_proc' (src/spmm_device_fpga.cpp:84:26) 
INFO: [HLS 200-755] Binding port 1 of memory 'dense_buf_2' to function 'pe_Loop_VITIS_LOOP_89_3_proc' (src/spmm_device_fpga.cpp:89:26) 
INFO: [HLS 200-778] Automatically marking array 'dense_buf_3' as shared between two reader processes.
INFO: [HLS 200-755] Binding port 0 of memory 'dense_buf_3' to function 'pe_Loop_VITIS_LOOP_84_1_proc' (src/spmm_device_fpga.cpp:84:26) 
INFO: [HLS 200-755] Binding port 1 of memory 'dense_buf_3' to function 'pe_Loop_VITIS_LOOP_89_3_proc' (src/spmm_device_fpga.cpp:89:26) 
INFO: [HLS 200-778] Automatically marking array 'dense_buf_4' as shared between two reader processes.
INFO: [HLS 200-755] Binding port 0 of memory 'dense_buf_4' to function 'pe_Loop_VITIS_LOOP_84_1_proc' (src/spmm_device_fpga.cpp:84:26) 
INFO: [HLS 200-755] Binding port 1 of memory 'dense_buf_4' to function 'pe_Loop_VITIS_LOOP_89_3_proc' (src/spmm_device_fpga.cpp:89:26) 
INFO: [HLS 200-778] Automatically marking array 'dense_buf_5' as shared between two reader processes.
INFO: [HLS 200-755] Binding port 0 of memory 'dense_buf_5' to function 'pe_Loop_VITIS_LOOP_84_1_proc' (src/spmm_device_fpga.cpp:84:26) 
INFO: [HLS 200-755] Binding port 1 of memory 'dense_buf_5' to function 'pe_Loop_VITIS_LOOP_89_3_proc' (src/spmm_device_fpga.cpp:89:26) 
INFO: [HLS 200-778] Automatically marking array 'dense_buf_6' as shared between two reader processes.
INFO: [HLS 200-755] Binding port 0 of memory 'dense_buf_6' to function 'pe_Loop_VITIS_LOOP_84_1_proc' (src/spmm_device_fpga.cpp:84:26) 
INFO: [HLS 200-755] Binding port 1 of memory 'dense_buf_6' to function 'pe_Loop_VITIS_LOOP_89_3_proc' (src/spmm_device_fpga.cpp:89:26) 
INFO: [HLS 200-778] Automatically marking array 'dense_buf_7' as shared between two reader processes.
INFO: [HLS 200-755] Binding port 0 of memory 'dense_buf_7' to function 'pe_Loop_VITIS_LOOP_84_1_proc' (src/spmm_device_fpga.cpp:84:26) 
INFO: [HLS 200-755] Binding port 1 of memory 'dense_buf_7' to function 'pe_Loop_VITIS_LOOP_89_3_proc' (src/spmm_device_fpga.cpp:89:26) 
ERROR: [HLS 200-979] Argument 'out_buf_0' failed dataflow checking: it can only be written in one process function.
INFO: [HLS 200-992] Argument 'out_buf_0' has write operations in process function 'pe_Loop_VITIS_LOOP_84_1_proc' (src/spmm_device_fpga.cpp:84:26).
INFO: [HLS 200-992] Argument 'out_buf_0' has write operations in process function 'pe_Loop_VITIS_LOOP_89_3_proc' (src/spmm_device_fpga.cpp:89:26).
ERROR: [HLS 200-779] Non-shared array 'out_buf_0' failed dataflow checking: it can only have a single reader and a single writer.
INFO: [HLS 200-992] Argument 'out_buf_0' has write operations in process function 'pe_Loop_VITIS_LOOP_84_1_proc' (src/spmm_device_fpga.cpp:84:26).
INFO: [HLS 200-992] Argument 'out_buf_0' has write operations in process function 'pe_Loop_VITIS_LOOP_89_3_proc' (src/spmm_device_fpga.cpp:89:26).
ERROR: [HLS 200-979] Argument 'out_buf_1' failed dataflow checking: it can only be written in one process function.
INFO: [HLS 200-992] Argument 'out_buf_1' has write operations in process function 'pe_Loop_VITIS_LOOP_84_1_proc' (src/spmm_device_fpga.cpp:84:26).
INFO: [HLS 200-992] Argument 'out_buf_1' has write operations in process function 'pe_Loop_VITIS_LOOP_89_3_proc' (src/spmm_device_fpga.cpp:89:26).
ERROR: [HLS 200-779] Non-shared array 'out_buf_1' failed dataflow checking: it can only have a single reader and a single writer.
INFO: [HLS 200-992] Argument 'out_buf_1' has write operations in process function 'pe_Loop_VITIS_LOOP_84_1_proc' (src/spmm_device_fpga.cpp:84:26).
INFO: [HLS 200-992] Argument 'out_buf_1' has write operations in process function 'pe_Loop_VITIS_LOOP_89_3_proc' (src/spmm_device_fpga.cpp:89:26).
ERROR: [HLS 200-979] Argument 'out_buf_2' failed dataflow checking: it can only be written in one process function.
INFO: [HLS 200-992] Argument 'out_buf_2' has write operations in process function 'pe_Loop_VITIS_LOOP_84_1_proc' (src/spmm_device_fpga.cpp:84:26).
INFO: [HLS 200-992] Argument 'out_buf_2' has write operations in process function 'pe_Loop_VITIS_LOOP_89_3_proc' (src/spmm_device_fpga.cpp:89:26).
ERROR: [HLS 200-779] Non-shared array 'out_buf_2' failed dataflow checking: it can only have a single reader and a single writer.
INFO: [HLS 200-992] Argument 'out_buf_2' has write operations in process function 'pe_Loop_VITIS_LOOP_84_1_proc' (src/spmm_device_fpga.cpp:84:26).
INFO: [HLS 200-992] Argument 'out_buf_2' has write operations in process function 'pe_Loop_VITIS_LOOP_89_3_proc' (src/spmm_device_fpga.cpp:89:26).
ERROR: [HLS 200-979] Argument 'out_buf_3' failed dataflow checking: it can only be written in one process function.
INFO: [HLS 200-992] Argument 'out_buf_3' has write operations in process function 'pe_Loop_VITIS_LOOP_84_1_proc' (src/spmm_device_fpga.cpp:84:26).
INFO: [HLS 200-992] Argument 'out_buf_3' has write operations in process function 'pe_Loop_VITIS_LOOP_89_3_proc' (src/spmm_device_fpga.cpp:89:26).
ERROR: [HLS 200-779] Non-shared array 'out_buf_3' failed dataflow checking: it can only have a single reader and a single writer.
INFO: [HLS 200-992] Argument 'out_buf_3' has write operations in process function 'pe_Loop_VITIS_LOOP_84_1_proc' (src/spmm_device_fpga.cpp:84:26).
INFO: [HLS 200-992] Argument 'out_buf_3' has write operations in process function 'pe_Loop_VITIS_LOOP_89_3_proc' (src/spmm_device_fpga.cpp:89:26).
ERROR: [HLS 200-979] Argument 'out_buf_4' failed dataflow checking: it can only be written in one process function.
INFO: [HLS 200-992] Argument 'out_buf_4' has write operations in process function 'pe_Loop_VITIS_LOOP_84_1_proc' (src/spmm_device_fpga.cpp:84:26).
INFO: [HLS 200-992] Argument 'out_buf_4' has write operations in process function 'pe_Loop_VITIS_LOOP_89_3_proc' (src/spmm_device_fpga.cpp:89:26).
ERROR: [HLS 200-779] Non-shared array 'out_buf_4' failed dataflow checking: it can only have a single reader and a single writer.
INFO: [HLS 200-992] Argument 'out_buf_4' has write operations in process function 'pe_Loop_VITIS_LOOP_84_1_proc' (src/spmm_device_fpga.cpp:84:26).
INFO: [HLS 200-992] Argument 'out_buf_4' has write operations in process function 'pe_Loop_VITIS_LOOP_89_3_proc' (src/spmm_device_fpga.cpp:89:26).
ERROR: [HLS 200-979] Argument 'out_buf_5' failed dataflow checking: it can only be written in one process function.
INFO: [HLS 200-992] Argument 'out_buf_5' has write operations in process function 'pe_Loop_VITIS_LOOP_84_1_proc' (src/spmm_device_fpga.cpp:84:26).
INFO: [HLS 200-992] Argument 'out_buf_5' has write operations in process function 'pe_Loop_VITIS_LOOP_89_3_proc' (src/spmm_device_fpga.cpp:89:26).
ERROR: [HLS 200-779] Non-shared array 'out_buf_5' failed dataflow checking: it can only have a single reader and a single writer.
INFO: [HLS 200-992] Argument 'out_buf_5' has write operations in process function 'pe_Loop_VITIS_LOOP_84_1_proc' (src/spmm_device_fpga.cpp:84:26).
INFO: [HLS 200-992] Argument 'out_buf_5' has write operations in process function 'pe_Loop_VITIS_LOOP_89_3_proc' (src/spmm_device_fpga.cpp:89:26).
ERROR: [HLS 200-979] Argument 'out_buf_6' failed dataflow checking: it can only be written in one process function.
INFO: [HLS 200-992] Argument 'out_buf_6' has write operations in process function 'pe_Loop_VITIS_LOOP_84_1_proc' (src/spmm_device_fpga.cpp:84:26).
INFO: [HLS 200-992] Argument 'out_buf_6' has write operations in process function 'pe_Loop_VITIS_LOOP_89_3_proc' (src/spmm_device_fpga.cpp:89:26).
ERROR: [HLS 200-779] Non-shared array 'out_buf_6' failed dataflow checking: it can only have a single reader and a single writer.
INFO: [HLS 200-992] Argument 'out_buf_6' has write operations in process function 'pe_Loop_VITIS_LOOP_84_1_proc' (src/spmm_device_fpga.cpp:84:26).
INFO: [HLS 200-992] Argument 'out_buf_6' has write operations in process function 'pe_Loop_VITIS_LOOP_89_3_proc' (src/spmm_device_fpga.cpp:89:26).
ERROR: [HLS 200-979] Argument 'out_buf_7' failed dataflow checking: it can only be written in one process function.
INFO: [HLS 200-992] Argument 'out_buf_7' has write operations in process function 'pe_Loop_VITIS_LOOP_84_1_proc' (src/spmm_device_fpga.cpp:84:26).
INFO: [HLS 200-992] Argument 'out_buf_7' has write operations in process function 'pe_Loop_VITIS_LOOP_89_3_proc' (src/spmm_device_fpga.cpp:89:26).
ERROR: [HLS 200-779] Non-shared array 'out_buf_7' failed dataflow checking: it can only have a single reader and a single writer.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2 (64-bit)
Tool Version Limit: 2019.12
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 4ns.
INFO: [HLS 200-1611] Setting target device to 'xcu280-fsvh2892-2L-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_latency=0
INFO: [HLS 200-1464] Running solution command: config_export -format=xo
INFO: [HLS 200-1464] Running solution command: config_export -output=build_fpga/spmm_hls.xo
INFO: [HLS 200-1510] Running: set_part xcu280-fsvh2892-2L-e 
INFO: [HLS 200-1510] Running: create_clock -period 4.0 -name default 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.01 seconds. CPU system time: 0.01 seconds. Elapsed time: 10.03 seconds; current allocated memory: 735.781 MB.
INFO: [HLS 200-10] Analyzing design file 'src/spmm_device_fpga.cpp' ... 
WARNING: [HLS 207-5527] 'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead (src/spmm_device_fpga.cpp:167:9)
WARNING: [HLS 207-5527] 'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead (src/spmm_device_fpga.cpp:168:9)
WARNING: [HLS 207-5558] Only for-loops and functions support the dataflow (src/spmm_device_fpga.cpp:177:9)
WARNING: [HLS 207-5558] Only for-loops and functions support the dataflow (src/spmm_device_fpga.cpp:185:9)
WARNING: [HLS 214-104] Only for-loops and functions support the dataflow (src/spmm_device_fpga.cpp:177:9)
WARNING: [HLS 214-104] Only for-loops and functions support the dataflow (src/spmm_device_fpga.cpp:185:9)
WARNING: [HLS 200-471] Dataflow form checks found 2 issue(s) in file src/spmm_device_fpga.cpp
WARNING: [HLS 207-5292] unused parameter 'outBuf' (src/spmm_device_fpga.cpp:120:13)
WARNING: [HLS 207-5292] unused parameter 'C' (src/spmm_device_fpga.cpp:121:13)
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 3.85 seconds. CPU system time: 0.65 seconds. Elapsed time: 4.51 seconds; current allocated memory: 736.039 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-291] Loop 'VITIS_LOOP_56_3' is marked as complete unroll implied by the pipeline pragma (src/spmm_device_fpga.cpp:56:26)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_64_4' is marked as complete unroll implied by the pipeline pragma (src/spmm_device_fpga.cpp:64:30)
INFO: [HLS 214-178] Inlining function 'unpack_pcoo(ap_uint<64>)' into 'load_stream_to_buffer(hls::stream<ap_uint<64>, 0>&, PCOO*, ap_uint<32>&)' (src/spmm_device_fpga.cpp:30:0)
INFO: [HLS 214-248] Applying array_partition to 'buf0.eor': Complete partitioning on dimension 1. (src/spmm_device_fpga.cpp:150:7)
INFO: [HLS 214-248] Applying array_partition to 'buf0.col': Complete partitioning on dimension 1. (src/spmm_device_fpga.cpp:150:7)
INFO: [HLS 214-248] Applying array_partition to 'buf0.value': Complete partitioning on dimension 1. (src/spmm_device_fpga.cpp:150:7)
INFO: [HLS 214-248] Applying array_partition to 'buf1.eor': Complete partitioning on dimension 1. (src/spmm_device_fpga.cpp:151:10)
INFO: [HLS 214-248] Applying array_partition to 'buf1.col': Complete partitioning on dimension 1. (src/spmm_device_fpga.cpp:151:10)
INFO: [HLS 214-248] Applying array_partition to 'buf1.value': Complete partitioning on dimension 1. (src/spmm_device_fpga.cpp:151:10)
INFO: [HLS 214-248] Applying array_partition to 'map_buf': Complete partitioning on dimension 1. (src/spmm_device_fpga.cpp:156:9)
INFO: [HLS 214-248] Applying array_partition to 'Dense_Buf0': Cyclic partitioning with factor 8 on dimension 1. (src/spmm_device_fpga.cpp:158:8)
INFO: [HLS 214-248] Applying array_partition to 'Dense_Buf1': Cyclic partitioning with factor 8 on dimension 1. (src/spmm_device_fpga.cpp:159:11)
INFO: [HLS 214-248] Applying array_partition to 'Out_Buf0': Cyclic partitioning with factor 8 on dimension 1. (src/spmm_device_fpga.cpp:163:8)
INFO: [HLS 214-248] Applying array_partition to 'Out_Buf1': Cyclic partitioning with factor 8 on dimension 1. (src/spmm_device_fpga.cpp:164:11)
INFO: [HLS 214-115] Multiple burst reads of length 16 and bit width 64 in loop 'VITIS_LOOP_20_1'(src/spmm_device_fpga.cpp:20:19) has been inferred on bundle 'gmem0'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (src/spmm_device_fpga.cpp:20:19)
INFO: [HLS 214-115] Multiple burst reads of variable length and bit width 32 in loop 'VITIS_LOOP_64_4'(src/spmm_device_fpga.cpp:64:30) has been inferred on bundle 'gmem1'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (src/spmm_device_fpga.cpp:64:30)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 4.55 seconds. CPU system time: 0.89 seconds. Elapsed time: 5.45 seconds; current allocated memory: 736.539 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 736.539 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.11 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.12 seconds; current allocated memory: 746.848 MB.
INFO: [HLS 200-10] Checking synthesizability ...
WARNING: [SYNCHK 200-77] The top function 'spmm_hls' (src/spmm_device_fpga.cpp:128) has no outputs. Possible cause(s) are: (1) Output parameters are passed by value; (2) intended outputs (parameters or global variables) are never written; (3) there are infinite loops.
INFO: [SYNCHK 200-10] 0 error(s), 1 warning(s).
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.19 seconds. CPU system time: 0 seconds. Elapsed time: 0.22 seconds; current allocated memory: 759.875 MB.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_94_2' (src/spmm_device_fpga.cpp:94) in function 'write_right' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_80_2' (src/spmm_device_fpga.cpp:80) in function 'write_left' automatically.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'VITIS_LOOP_53_2' (src/spmm_device_fpga.cpp:55) in function 'load_dense_accoding_A' for pipelining.
WARNING: [HLS 200-932] Cannot unroll loop 'VITIS_LOOP_56_3' (src/spmm_device_fpga.cpp:56) in function 'load_dense_accoding_A' completely: variable loop bound.
WARNING: [HLS 200-936] Cannot unroll loop 'VITIS_LOOP_64_4' (src/spmm_device_fpga.cpp:64) in function 'load_dense_accoding_A': cannot completely unroll a loop with a variable trip count.
INFO: [HLS 200-778] Automatically marking array 'dense_buf_0' as shared between two reader processes.
INFO: [HLS 200-755] Binding port 0 of memory 'dense_buf_0' to function 'write_left' (src/spmm_device_fpga.cpp:79:26) 
INFO: [HLS 200-755] Binding port 1 of memory 'dense_buf_0' to function 'write_right' (src/spmm_device_fpga.cpp:93:26) 
INFO: [HLS 200-778] Automatically marking array 'dense_buf_1' as shared between two reader processes.
INFO: [HLS 200-755] Binding port 0 of memory 'dense_buf_1' to function 'write_left' (src/spmm_device_fpga.cpp:79:26) 
INFO: [HLS 200-755] Binding port 1 of memory 'dense_buf_1' to function 'write_right' (src/spmm_device_fpga.cpp:93:26) 
INFO: [HLS 200-778] Automatically marking array 'dense_buf_2' as shared between two reader processes.
INFO: [HLS 200-755] Binding port 0 of memory 'dense_buf_2' to function 'write_left' (src/spmm_device_fpga.cpp:79:26) 
INFO: [HLS 200-755] Binding port 1 of memory 'dense_buf_2' to function 'write_right' (src/spmm_device_fpga.cpp:93:26) 
INFO: [HLS 200-778] Automatically marking array 'dense_buf_3' as shared between two reader processes.
INFO: [HLS 200-755] Binding port 0 of memory 'dense_buf_3' to function 'write_left' (src/spmm_device_fpga.cpp:79:26) 
INFO: [HLS 200-755] Binding port 1 of memory 'dense_buf_3' to function 'write_right' (src/spmm_device_fpga.cpp:93:26) 
INFO: [HLS 200-778] Automatically marking array 'dense_buf_4' as shared between two reader processes.
INFO: [HLS 200-755] Binding port 0 of memory 'dense_buf_4' to function 'write_left' (src/spmm_device_fpga.cpp:79:26) 
INFO: [HLS 200-755] Binding port 1 of memory 'dense_buf_4' to function 'write_right' (src/spmm_device_fpga.cpp:93:26) 
INFO: [HLS 200-778] Automatically marking array 'dense_buf_5' as shared between two reader processes.
INFO: [HLS 200-755] Binding port 0 of memory 'dense_buf_5' to function 'write_left' (src/spmm_device_fpga.cpp:79:26) 
INFO: [HLS 200-755] Binding port 1 of memory 'dense_buf_5' to function 'write_right' (src/spmm_device_fpga.cpp:93:26) 
INFO: [HLS 200-778] Automatically marking array 'dense_buf_6' as shared between two reader processes.
INFO: [HLS 200-755] Binding port 0 of memory 'dense_buf_6' to function 'write_left' (src/spmm_device_fpga.cpp:79:26) 
INFO: [HLS 200-755] Binding port 1 of memory 'dense_buf_6' to function 'write_right' (src/spmm_device_fpga.cpp:93:26) 
INFO: [HLS 200-778] Automatically marking array 'dense_buf_7' as shared between two reader processes.
INFO: [HLS 200-755] Binding port 0 of memory 'dense_buf_7' to function 'write_left' (src/spmm_device_fpga.cpp:79:26) 
INFO: [HLS 200-755] Binding port 1 of memory 'dense_buf_7' to function 'write_right' (src/spmm_device_fpga.cpp:93:26) 
ERROR: [HLS 200-979] Argument 'out_buf_0' failed dataflow checking: it can only be written in one process function.
INFO: [HLS 200-992] Argument 'out_buf_0' has write operations in process function 'write_left' (src/spmm_device_fpga.cpp:79:26) (around src/spmm_device_fpga.cpp:113).
INFO: [HLS 200-992] Argument 'out_buf_0' has write operations in process function 'write_right' (src/spmm_device_fpga.cpp:93:26) (around src/spmm_device_fpga.cpp:114).
ERROR: [HLS 200-779] Non-shared array 'out_buf_0' failed dataflow checking: it can only have a single reader and a single writer.
INFO: [HLS 200-992] Argument 'out_buf_0' has write operations in process function 'write_left' (src/spmm_device_fpga.cpp:79:26) (around src/spmm_device_fpga.cpp:113).
INFO: [HLS 200-992] Argument 'out_buf_0' has write operations in process function 'write_right' (src/spmm_device_fpga.cpp:93:26) (around src/spmm_device_fpga.cpp:114).
ERROR: [HLS 200-979] Argument 'out_buf_1' failed dataflow checking: it can only be written in one process function.
INFO: [HLS 200-992] Argument 'out_buf_1' has write operations in process function 'write_left' (src/spmm_device_fpga.cpp:79:26) (around src/spmm_device_fpga.cpp:113).
INFO: [HLS 200-992] Argument 'out_buf_1' has write operations in process function 'write_right' (src/spmm_device_fpga.cpp:93:26) (around src/spmm_device_fpga.cpp:114).
ERROR: [HLS 200-779] Non-shared array 'out_buf_1' failed dataflow checking: it can only have a single reader and a single writer.
INFO: [HLS 200-992] Argument 'out_buf_1' has write operations in process function 'write_left' (src/spmm_device_fpga.cpp:79:26) (around src/spmm_device_fpga.cpp:113).
INFO: [HLS 200-992] Argument 'out_buf_1' has write operations in process function 'write_right' (src/spmm_device_fpga.cpp:93:26) (around src/spmm_device_fpga.cpp:114).
ERROR: [HLS 200-979] Argument 'out_buf_2' failed dataflow checking: it can only be written in one process function.
INFO: [HLS 200-992] Argument 'out_buf_2' has write operations in process function 'write_left' (src/spmm_device_fpga.cpp:79:26) (around src/spmm_device_fpga.cpp:113).
INFO: [HLS 200-992] Argument 'out_buf_2' has write operations in process function 'write_right' (src/spmm_device_fpga.cpp:93:26) (around src/spmm_device_fpga.cpp:114).
ERROR: [HLS 200-779] Non-shared array 'out_buf_2' failed dataflow checking: it can only have a single reader and a single writer.
INFO: [HLS 200-992] Argument 'out_buf_2' has write operations in process function 'write_left' (src/spmm_device_fpga.cpp:79:26) (around src/spmm_device_fpga.cpp:113).
INFO: [HLS 200-992] Argument 'out_buf_2' has write operations in process function 'write_right' (src/spmm_device_fpga.cpp:93:26) (around src/spmm_device_fpga.cpp:114).
ERROR: [HLS 200-979] Argument 'out_buf_3' failed dataflow checking: it can only be written in one process function.
INFO: [HLS 200-992] Argument 'out_buf_3' has write operations in process function 'write_left' (src/spmm_device_fpga.cpp:79:26) (around src/spmm_device_fpga.cpp:113).
INFO: [HLS 200-992] Argument 'out_buf_3' has write operations in process function 'write_right' (src/spmm_device_fpga.cpp:93:26) (around src/spmm_device_fpga.cpp:114).
ERROR: [HLS 200-779] Non-shared array 'out_buf_3' failed dataflow checking: it can only have a single reader and a single writer.
INFO: [HLS 200-992] Argument 'out_buf_3' has write operations in process function 'write_left' (src/spmm_device_fpga.cpp:79:26) (around src/spmm_device_fpga.cpp:113).
INFO: [HLS 200-992] Argument 'out_buf_3' has write operations in process function 'write_right' (src/spmm_device_fpga.cpp:93:26) (around src/spmm_device_fpga.cpp:114).
ERROR: [HLS 200-979] Argument 'out_buf_4' failed dataflow checking: it can only be written in one process function.
INFO: [HLS 200-992] Argument 'out_buf_4' has write operations in process function 'write_left' (src/spmm_device_fpga.cpp:79:26) (around src/spmm_device_fpga.cpp:113).
INFO: [HLS 200-992] Argument 'out_buf_4' has write operations in process function 'write_right' (src/spmm_device_fpga.cpp:93:26) (around src/spmm_device_fpga.cpp:114).
ERROR: [HLS 200-779] Non-shared array 'out_buf_4' failed dataflow checking: it can only have a single reader and a single writer.
INFO: [HLS 200-992] Argument 'out_buf_4' has write operations in process function 'write_left' (src/spmm_device_fpga.cpp:79:26) (around src/spmm_device_fpga.cpp:113).
INFO: [HLS 200-992] Argument 'out_buf_4' has write operations in process function 'write_right' (src/spmm_device_fpga.cpp:93:26) (around src/spmm_device_fpga.cpp:114).
ERROR: [HLS 200-979] Argument 'out_buf_5' failed dataflow checking: it can only be written in one process function.
INFO: [HLS 200-992] Argument 'out_buf_5' has write operations in process function 'write_left' (src/spmm_device_fpga.cpp:79:26) (around src/spmm_device_fpga.cpp:113).
INFO: [HLS 200-992] Argument 'out_buf_5' has write operations in process function 'write_right' (src/spmm_device_fpga.cpp:93:26) (around src/spmm_device_fpga.cpp:114).
ERROR: [HLS 200-779] Non-shared array 'out_buf_5' failed dataflow checking: it can only have a single reader and a single writer.
INFO: [HLS 200-992] Argument 'out_buf_5' has write operations in process function 'write_left' (src/spmm_device_fpga.cpp:79:26) (around src/spmm_device_fpga.cpp:113).
INFO: [HLS 200-992] Argument 'out_buf_5' has write operations in process function 'write_right' (src/spmm_device_fpga.cpp:93:26) (around src/spmm_device_fpga.cpp:114).
ERROR: [HLS 200-979] Argument 'out_buf_6' failed dataflow checking: it can only be written in one process function.
INFO: [HLS 200-992] Argument 'out_buf_6' has write operations in process function 'write_left' (src/spmm_device_fpga.cpp:79:26) (around src/spmm_device_fpga.cpp:113).
INFO: [HLS 200-992] Argument 'out_buf_6' has write operations in process function 'write_right' (src/spmm_device_fpga.cpp:93:26) (around src/spmm_device_fpga.cpp:114).
ERROR: [HLS 200-779] Non-shared array 'out_buf_6' failed dataflow checking: it can only have a single reader and a single writer.
INFO: [HLS 200-992] Argument 'out_buf_6' has write operations in process function 'write_left' (src/spmm_device_fpga.cpp:79:26) (around src/spmm_device_fpga.cpp:113).
INFO: [HLS 200-992] Argument 'out_buf_6' has write operations in process function 'write_right' (src/spmm_device_fpga.cpp:93:26) (around src/spmm_device_fpga.cpp:114).
ERROR: [HLS 200-979] Argument 'out_buf_7' failed dataflow checking: it can only be written in one process function.
INFO: [HLS 200-992] Argument 'out_buf_7' has write operations in process function 'write_left' (src/spmm_device_fpga.cpp:79:26) (around src/spmm_device_fpga.cpp:113).
INFO: [HLS 200-992] Argument 'out_buf_7' has write operations in process function 'write_right' (src/spmm_device_fpga.cpp:93:26) (around src/spmm_device_fpga.cpp:114).
ERROR: [HLS 200-779] Non-shared array 'out_buf_7' failed dataflow checking: it can only have a single reader and a single writer.
INFO: [HLS 200-992] Argument 'out_buf_7' has write operations in process function 'write_left' (src/spmm_device_fpga.cpp:79:26) (around src/spmm_device_fpga.cpp:113).
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2 (64-bit)
Tool Version Limit: 2019.12
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 4ns.
INFO: [HLS 200-1611] Setting target device to 'xcu280-fsvh2892-2L-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_latency=0
INFO: [HLS 200-1464] Running solution command: config_export -format=xo
INFO: [HLS 200-1464] Running solution command: config_export -output=build_fpga/spmm_hls.xo
INFO: [HLS 200-1510] Running: set_part xcu280-fsvh2892-2L-e 
INFO: [HLS 200-1510] Running: create_clock -period 4.0 -name default 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.01 seconds. CPU system time: 0.01 seconds. Elapsed time: 10.04 seconds; current allocated memory: 732.820 MB.
INFO: [HLS 200-10] Analyzing design file 'src/spmm_device_fpga.cpp' ... 
WARNING: [HLS 207-5527] 'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead (src/spmm_device_fpga.cpp:165:9)
WARNING: [HLS 207-5527] 'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead (src/spmm_device_fpga.cpp:166:9)
WARNING: [HLS 207-5558] Only for-loops and functions support the dataflow (src/spmm_device_fpga.cpp:177:9)
WARNING: [HLS 207-5558] Only for-loops and functions support the dataflow (src/spmm_device_fpga.cpp:185:9)
WARNING: [HLS 214-104] Only for-loops and functions support the dataflow (src/spmm_device_fpga.cpp:177:9)
WARNING: [HLS 214-104] Only for-loops and functions support the dataflow (src/spmm_device_fpga.cpp:185:9)
WARNING: [HLS 200-471] Dataflow form checks found 2 issue(s) in file src/spmm_device_fpga.cpp
WARNING: [HLS 207-5292] unused parameter 'outBuf' (src/spmm_device_fpga.cpp:120:13)
WARNING: [HLS 207-5292] unused parameter 'C' (src/spmm_device_fpga.cpp:121:13)
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 3.86 seconds. CPU system time: 0.68 seconds. Elapsed time: 4.58 seconds; current allocated memory: 733.078 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-291] Loop 'VITIS_LOOP_56_3' is marked as complete unroll implied by the pipeline pragma (src/spmm_device_fpga.cpp:56:26)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_64_4' is marked as complete unroll implied by the pipeline pragma (src/spmm_device_fpga.cpp:64:30)
INFO: [HLS 214-178] Inlining function 'unpack_pcoo(ap_uint<64>)' into 'load_stream_to_buffer(hls::stream<ap_uint<64>, 0>&, PCOO*, ap_uint<32>&)' (src/spmm_device_fpga.cpp:30:0)
INFO: [HLS 214-248] Applying array_partition to 'buf0.eor': Complete partitioning on dimension 1. (src/spmm_device_fpga.cpp:150:7)
INFO: [HLS 214-248] Applying array_partition to 'buf0.col': Complete partitioning on dimension 1. (src/spmm_device_fpga.cpp:150:7)
INFO: [HLS 214-248] Applying array_partition to 'buf0.value': Complete partitioning on dimension 1. (src/spmm_device_fpga.cpp:150:7)
INFO: [HLS 214-248] Applying array_partition to 'buf1.eor': Complete partitioning on dimension 1. (src/spmm_device_fpga.cpp:151:10)
INFO: [HLS 214-248] Applying array_partition to 'buf1.col': Complete partitioning on dimension 1. (src/spmm_device_fpga.cpp:151:10)
INFO: [HLS 214-248] Applying array_partition to 'buf1.value': Complete partitioning on dimension 1. (src/spmm_device_fpga.cpp:151:10)
INFO: [HLS 214-248] Applying array_partition to 'map_buf': Complete partitioning on dimension 1. (src/spmm_device_fpga.cpp:156:9)
INFO: [HLS 214-248] Applying array_partition to 'Dense_Buf0': Cyclic partitioning with factor 8 on dimension 1. (src/spmm_device_fpga.cpp:158:8)
INFO: [HLS 214-248] Applying array_partition to 'Dense_Buf1': Cyclic partitioning with factor 8 on dimension 1. (src/spmm_device_fpga.cpp:159:11)
INFO: [HLS 214-248] Applying array_partition to 'Out_Buf0': Cyclic partitioning with factor 8 on dimension 1. (src/spmm_device_fpga.cpp:163:8)
INFO: [HLS 214-248] Applying array_partition to 'Out_Buf1': Cyclic partitioning with factor 8 on dimension 1. (src/spmm_device_fpga.cpp:164:11)
INFO: [HLS 214-115] Multiple burst reads of length 16 and bit width 64 in loop 'VITIS_LOOP_20_1'(src/spmm_device_fpga.cpp:20:19) has been inferred on bundle 'gmem0'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (src/spmm_device_fpga.cpp:20:19)
INFO: [HLS 214-115] Multiple burst reads of variable length and bit width 32 in loop 'VITIS_LOOP_64_4'(src/spmm_device_fpga.cpp:64:30) has been inferred on bundle 'gmem1'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (src/spmm_device_fpga.cpp:64:30)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 4.46 seconds. CPU system time: 0.75 seconds. Elapsed time: 5.23 seconds; current allocated memory: 733.574 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 733.574 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.11 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.13 seconds; current allocated memory: 743.887 MB.
INFO: [HLS 200-10] Checking synthesizability ...
WARNING: [SYNCHK 200-77] The top function 'spmm_hls' (src/spmm_device_fpga.cpp:128) has no outputs. Possible cause(s) are: (1) Output parameters are passed by value; (2) intended outputs (parameters or global variables) are never written; (3) there are infinite loops.
INFO: [SYNCHK 200-10] 0 error(s), 1 warning(s).
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.23 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.24 seconds; current allocated memory: 756.922 MB.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_94_2' (src/spmm_device_fpga.cpp:94) in function 'write_right' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_80_2' (src/spmm_device_fpga.cpp:80) in function 'write_left' automatically.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'VITIS_LOOP_53_2' (src/spmm_device_fpga.cpp:55) in function 'load_dense_accoding_A' for pipelining.
WARNING: [HLS 200-932] Cannot unroll loop 'VITIS_LOOP_56_3' (src/spmm_device_fpga.cpp:56) in function 'load_dense_accoding_A' completely: variable loop bound.
WARNING: [HLS 200-936] Cannot unroll loop 'VITIS_LOOP_64_4' (src/spmm_device_fpga.cpp:64) in function 'load_dense_accoding_A': cannot completely unroll a loop with a variable trip count.
INFO: [HLS 200-778] Automatically marking array 'dense_buf_0' as shared between two reader processes.
INFO: [HLS 200-755] Binding port 0 of memory 'dense_buf_0' to function 'write_left' (src/spmm_device_fpga.cpp:79:26) 
INFO: [HLS 200-755] Binding port 1 of memory 'dense_buf_0' to function 'write_right' (src/spmm_device_fpga.cpp:93:26) 
INFO: [HLS 200-778] Automatically marking array 'dense_buf_1' as shared between two reader processes.
INFO: [HLS 200-755] Binding port 0 of memory 'dense_buf_1' to function 'write_left' (src/spmm_device_fpga.cpp:79:26) 
INFO: [HLS 200-755] Binding port 1 of memory 'dense_buf_1' to function 'write_right' (src/spmm_device_fpga.cpp:93:26) 
INFO: [HLS 200-778] Automatically marking array 'dense_buf_2' as shared between two reader processes.
INFO: [HLS 200-755] Binding port 0 of memory 'dense_buf_2' to function 'write_left' (src/spmm_device_fpga.cpp:79:26) 
INFO: [HLS 200-755] Binding port 1 of memory 'dense_buf_2' to function 'write_right' (src/spmm_device_fpga.cpp:93:26) 
INFO: [HLS 200-778] Automatically marking array 'dense_buf_3' as shared between two reader processes.
INFO: [HLS 200-755] Binding port 0 of memory 'dense_buf_3' to function 'write_left' (src/spmm_device_fpga.cpp:79:26) 
INFO: [HLS 200-755] Binding port 1 of memory 'dense_buf_3' to function 'write_right' (src/spmm_device_fpga.cpp:93:26) 
INFO: [HLS 200-778] Automatically marking array 'dense_buf_4' as shared between two reader processes.
INFO: [HLS 200-755] Binding port 0 of memory 'dense_buf_4' to function 'write_left' (src/spmm_device_fpga.cpp:79:26) 
INFO: [HLS 200-755] Binding port 1 of memory 'dense_buf_4' to function 'write_right' (src/spmm_device_fpga.cpp:93:26) 
INFO: [HLS 200-778] Automatically marking array 'dense_buf_5' as shared between two reader processes.
INFO: [HLS 200-755] Binding port 0 of memory 'dense_buf_5' to function 'write_left' (src/spmm_device_fpga.cpp:79:26) 
INFO: [HLS 200-755] Binding port 1 of memory 'dense_buf_5' to function 'write_right' (src/spmm_device_fpga.cpp:93:26) 
INFO: [HLS 200-778] Automatically marking array 'dense_buf_6' as shared between two reader processes.
INFO: [HLS 200-755] Binding port 0 of memory 'dense_buf_6' to function 'write_left' (src/spmm_device_fpga.cpp:79:26) 
INFO: [HLS 200-755] Binding port 1 of memory 'dense_buf_6' to function 'write_right' (src/spmm_device_fpga.cpp:93:26) 
INFO: [HLS 200-778] Automatically marking array 'dense_buf_7' as shared between two reader processes.
INFO: [HLS 200-755] Binding port 0 of memory 'dense_buf_7' to function 'write_left' (src/spmm_device_fpga.cpp:79:26) 
INFO: [HLS 200-755] Binding port 1 of memory 'dense_buf_7' to function 'write_right' (src/spmm_device_fpga.cpp:93:26) 
ERROR: [HLS 200-979] Argument 'out_buf_0' failed dataflow checking: it can only be written in one process function.
INFO: [HLS 200-992] Argument 'out_buf_0' has write operations in process function 'write_left' (src/spmm_device_fpga.cpp:79:26) (around src/spmm_device_fpga.cpp:113).
INFO: [HLS 200-992] Argument 'out_buf_0' has write operations in process function 'write_right' (src/spmm_device_fpga.cpp:93:26) (around src/spmm_device_fpga.cpp:114).
ERROR: [HLS 200-779] Non-shared array 'out_buf_0' failed dataflow checking: it can only have a single reader and a single writer.
INFO: [HLS 200-992] Argument 'out_buf_0' has write operations in process function 'write_left' (src/spmm_device_fpga.cpp:79:26) (around src/spmm_device_fpga.cpp:113).
INFO: [HLS 200-992] Argument 'out_buf_0' has write operations in process function 'write_right' (src/spmm_device_fpga.cpp:93:26) (around src/spmm_device_fpga.cpp:114).
ERROR: [HLS 200-979] Argument 'out_buf_1' failed dataflow checking: it can only be written in one process function.
INFO: [HLS 200-992] Argument 'out_buf_1' has write operations in process function 'write_left' (src/spmm_device_fpga.cpp:79:26) (around src/spmm_device_fpga.cpp:113).
INFO: [HLS 200-992] Argument 'out_buf_1' has write operations in process function 'write_right' (src/spmm_device_fpga.cpp:93:26) (around src/spmm_device_fpga.cpp:114).
ERROR: [HLS 200-779] Non-shared array 'out_buf_1' failed dataflow checking: it can only have a single reader and a single writer.
INFO: [HLS 200-992] Argument 'out_buf_1' has write operations in process function 'write_left' (src/spmm_device_fpga.cpp:79:26) (around src/spmm_device_fpga.cpp:113).
INFO: [HLS 200-992] Argument 'out_buf_1' has write operations in process function 'write_right' (src/spmm_device_fpga.cpp:93:26) (around src/spmm_device_fpga.cpp:114).
ERROR: [HLS 200-979] Argument 'out_buf_2' failed dataflow checking: it can only be written in one process function.
INFO: [HLS 200-992] Argument 'out_buf_2' has write operations in process function 'write_left' (src/spmm_device_fpga.cpp:79:26) (around src/spmm_device_fpga.cpp:113).
INFO: [HLS 200-992] Argument 'out_buf_2' has write operations in process function 'write_right' (src/spmm_device_fpga.cpp:93:26) (around src/spmm_device_fpga.cpp:114).
ERROR: [HLS 200-779] Non-shared array 'out_buf_2' failed dataflow checking: it can only have a single reader and a single writer.
INFO: [HLS 200-992] Argument 'out_buf_2' has write operations in process function 'write_left' (src/spmm_device_fpga.cpp:79:26) (around src/spmm_device_fpga.cpp:113).
INFO: [HLS 200-992] Argument 'out_buf_2' has write operations in process function 'write_right' (src/spmm_device_fpga.cpp:93:26) (around src/spmm_device_fpga.cpp:114).
ERROR: [HLS 200-979] Argument 'out_buf_3' failed dataflow checking: it can only be written in one process function.
INFO: [HLS 200-992] Argument 'out_buf_3' has write operations in process function 'write_left' (src/spmm_device_fpga.cpp:79:26) (around src/spmm_device_fpga.cpp:113).
INFO: [HLS 200-992] Argument 'out_buf_3' has write operations in process function 'write_right' (src/spmm_device_fpga.cpp:93:26) (around src/spmm_device_fpga.cpp:114).
ERROR: [HLS 200-779] Non-shared array 'out_buf_3' failed dataflow checking: it can only have a single reader and a single writer.
INFO: [HLS 200-992] Argument 'out_buf_3' has write operations in process function 'write_left' (src/spmm_device_fpga.cpp:79:26) (around src/spmm_device_fpga.cpp:113).
INFO: [HLS 200-992] Argument 'out_buf_3' has write operations in process function 'write_right' (src/spmm_device_fpga.cpp:93:26) (around src/spmm_device_fpga.cpp:114).
ERROR: [HLS 200-979] Argument 'out_buf_4' failed dataflow checking: it can only be written in one process function.
INFO: [HLS 200-992] Argument 'out_buf_4' has write operations in process function 'write_left' (src/spmm_device_fpga.cpp:79:26) (around src/spmm_device_fpga.cpp:113).
INFO: [HLS 200-992] Argument 'out_buf_4' has write operations in process function 'write_right' (src/spmm_device_fpga.cpp:93:26) (around src/spmm_device_fpga.cpp:114).
ERROR: [HLS 200-779] Non-shared array 'out_buf_4' failed dataflow checking: it can only have a single reader and a single writer.
INFO: [HLS 200-992] Argument 'out_buf_4' has write operations in process function 'write_left' (src/spmm_device_fpga.cpp:79:26) (around src/spmm_device_fpga.cpp:113).
INFO: [HLS 200-992] Argument 'out_buf_4' has write operations in process function 'write_right' (src/spmm_device_fpga.cpp:93:26) (around src/spmm_device_fpga.cpp:114).
ERROR: [HLS 200-979] Argument 'out_buf_5' failed dataflow checking: it can only be written in one process function.
INFO: [HLS 200-992] Argument 'out_buf_5' has write operations in process function 'write_left' (src/spmm_device_fpga.cpp:79:26) (around src/spmm_device_fpga.cpp:113).
INFO: [HLS 200-992] Argument 'out_buf_5' has write operations in process function 'write_right' (src/spmm_device_fpga.cpp:93:26) (around src/spmm_device_fpga.cpp:114).
ERROR: [HLS 200-779] Non-shared array 'out_buf_5' failed dataflow checking: it can only have a single reader and a single writer.
INFO: [HLS 200-992] Argument 'out_buf_5' has write operations in process function 'write_left' (src/spmm_device_fpga.cpp:79:26) (around src/spmm_device_fpga.cpp:113).
INFO: [HLS 200-992] Argument 'out_buf_5' has write operations in process function 'write_right' (src/spmm_device_fpga.cpp:93:26) (around src/spmm_device_fpga.cpp:114).
ERROR: [HLS 200-979] Argument 'out_buf_6' failed dataflow checking: it can only be written in one process function.
INFO: [HLS 200-992] Argument 'out_buf_6' has write operations in process function 'write_left' (src/spmm_device_fpga.cpp:79:26) (around src/spmm_device_fpga.cpp:113).
INFO: [HLS 200-992] Argument 'out_buf_6' has write operations in process function 'write_right' (src/spmm_device_fpga.cpp:93:26) (around src/spmm_device_fpga.cpp:114).
ERROR: [HLS 200-779] Non-shared array 'out_buf_6' failed dataflow checking: it can only have a single reader and a single writer.
INFO: [HLS 200-992] Argument 'out_buf_6' has write operations in process function 'write_left' (src/spmm_device_fpga.cpp:79:26) (around src/spmm_device_fpga.cpp:113).
INFO: [HLS 200-992] Argument 'out_buf_6' has write operations in process function 'write_right' (src/spmm_device_fpga.cpp:93:26) (around src/spmm_device_fpga.cpp:114).
ERROR: [HLS 200-979] Argument 'out_buf_7' failed dataflow checking: it can only be written in one process function.
INFO: [HLS 200-992] Argument 'out_buf_7' has write operations in process function 'write_left' (src/spmm_device_fpga.cpp:79:26) (around src/spmm_device_fpga.cpp:113).
INFO: [HLS 200-992] Argument 'out_buf_7' has write operations in process function 'write_right' (src/spmm_device_fpga.cpp:93:26) (around src/spmm_device_fpga.cpp:114).
ERROR: [HLS 200-779] Non-shared array 'out_buf_7' failed dataflow checking: it can only have a single reader and a single writer.
INFO: [HLS 200-992] Argument 'out_buf_7' has write operations in process function 'write_left' (src/spmm_device_fpga.cpp:79:26) (around src/spmm_device_fpga.cpp:113).
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2 (64-bit)
Tool Version Limit: 2019.12
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 4ns.
INFO: [HLS 200-1611] Setting target device to 'xcu280-fsvh2892-2L-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_latency=0
INFO: [HLS 200-1464] Running solution command: config_export -format=xo
INFO: [HLS 200-1464] Running solution command: config_export -output=build_fpga/spmm_hls.xo
INFO: [HLS 200-1510] Running: set_part xcu280-fsvh2892-2L-e 
INFO: [HLS 200-1510] Running: create_clock -period 4.0 -name default 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.01 seconds. CPU system time: 0.01 seconds. Elapsed time: 10.04 seconds; current allocated memory: 732.820 MB.
INFO: [HLS 200-10] Analyzing design file 'src/spmm_device_fpga.cpp' ... 
WARNING: [HLS 207-5558] Only for-loops and functions support the dataflow (src/spmm_device_fpga.cpp:177:9)
WARNING: [HLS 207-5558] Only for-loops and functions support the dataflow (src/spmm_device_fpga.cpp:185:9)
WARNING: [HLS 214-104] Only for-loops and functions support the dataflow (src/spmm_device_fpga.cpp:177:9)
WARNING: [HLS 214-104] Only for-loops and functions support the dataflow (src/spmm_device_fpga.cpp:185:9)
WARNING: [HLS 200-471] Dataflow form checks found 2 issue(s) in file src/spmm_device_fpga.cpp
WARNING: [HLS 207-5292] unused parameter 'outBuf' (src/spmm_device_fpga.cpp:120:13)
WARNING: [HLS 207-5292] unused parameter 'C' (src/spmm_device_fpga.cpp:121:13)
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 3.82 seconds. CPU system time: 0.69 seconds. Elapsed time: 4.55 seconds; current allocated memory: 733.004 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-291] Loop 'VITIS_LOOP_56_3' is marked as complete unroll implied by the pipeline pragma (src/spmm_device_fpga.cpp:56:26)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_64_4' is marked as complete unroll implied by the pipeline pragma (src/spmm_device_fpga.cpp:64:30)
INFO: [HLS 214-178] Inlining function 'unpack_pcoo(ap_uint<64>)' into 'load_stream_to_buffer(hls::stream<ap_uint<64>, 0>&, PCOO*, ap_uint<32>&)' (src/spmm_device_fpga.cpp:30:0)
INFO: [HLS 214-248] Applying array_partition to 'buf0.eor': Complete partitioning on dimension 1. (src/spmm_device_fpga.cpp:150:7)
INFO: [HLS 214-248] Applying array_partition to 'buf0.col': Complete partitioning on dimension 1. (src/spmm_device_fpga.cpp:150:7)
INFO: [HLS 214-248] Applying array_partition to 'buf0.value': Complete partitioning on dimension 1. (src/spmm_device_fpga.cpp:150:7)
INFO: [HLS 214-248] Applying array_partition to 'buf1.eor': Complete partitioning on dimension 1. (src/spmm_device_fpga.cpp:151:10)
INFO: [HLS 214-248] Applying array_partition to 'buf1.col': Complete partitioning on dimension 1. (src/spmm_device_fpga.cpp:151:10)
INFO: [HLS 214-248] Applying array_partition to 'buf1.value': Complete partitioning on dimension 1. (src/spmm_device_fpga.cpp:151:10)
INFO: [HLS 214-248] Applying array_partition to 'map_buf': Complete partitioning on dimension 1. (src/spmm_device_fpga.cpp:156:9)
INFO: [HLS 214-248] Applying array_partition to 'Dense_Buf0': Cyclic partitioning with factor 8 on dimension 1. (src/spmm_device_fpga.cpp:158:8)
INFO: [HLS 214-248] Applying array_partition to 'Dense_Buf1': Cyclic partitioning with factor 8 on dimension 1. (src/spmm_device_fpga.cpp:159:11)
INFO: [HLS 214-248] Applying array_partition to 'Out_Buf0': Cyclic partitioning with factor 8 on dimension 1. (src/spmm_device_fpga.cpp:163:8)
INFO: [HLS 214-248] Applying array_partition to 'Out_Buf1': Cyclic partitioning with factor 8 on dimension 1. (src/spmm_device_fpga.cpp:164:11)
INFO: [HLS 214-115] Multiple burst reads of length 16 and bit width 64 in loop 'VITIS_LOOP_20_1'(src/spmm_device_fpga.cpp:20:19) has been inferred on bundle 'gmem0'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (src/spmm_device_fpga.cpp:20:19)
INFO: [HLS 214-115] Multiple burst reads of variable length and bit width 32 in loop 'VITIS_LOOP_64_4'(src/spmm_device_fpga.cpp:64:30) has been inferred on bundle 'gmem1'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (src/spmm_device_fpga.cpp:64:30)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 4.57 seconds. CPU system time: 0.68 seconds. Elapsed time: 5.24 seconds; current allocated memory: 733.539 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 733.539 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.11 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.13 seconds; current allocated memory: 743.848 MB.
INFO: [HLS 200-10] Checking synthesizability ...
WARNING: [SYNCHK 200-77] The top function 'spmm_hls' (src/spmm_device_fpga.cpp:128) has no outputs. Possible cause(s) are: (1) Output parameters are passed by value; (2) intended outputs (parameters or global variables) are never written; (3) there are infinite loops.
INFO: [SYNCHK 200-10] 0 error(s), 1 warning(s).
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.19 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.21 seconds; current allocated memory: 756.879 MB.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_94_2' (src/spmm_device_fpga.cpp:94) in function 'write_right' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_80_2' (src/spmm_device_fpga.cpp:80) in function 'write_left' automatically.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'VITIS_LOOP_53_2' (src/spmm_device_fpga.cpp:55) in function 'load_dense_accoding_A' for pipelining.
WARNING: [HLS 200-932] Cannot unroll loop 'VITIS_LOOP_56_3' (src/spmm_device_fpga.cpp:56) in function 'load_dense_accoding_A' completely: variable loop bound.
WARNING: [HLS 200-936] Cannot unroll loop 'VITIS_LOOP_64_4' (src/spmm_device_fpga.cpp:64) in function 'load_dense_accoding_A': cannot completely unroll a loop with a variable trip count.
INFO: [HLS 200-778] Automatically marking array 'dense_buf_0' as shared between two reader processes.
INFO: [HLS 200-755] Binding port 0 of memory 'dense_buf_0' to function 'write_left' (src/spmm_device_fpga.cpp:79:26) 
INFO: [HLS 200-755] Binding port 1 of memory 'dense_buf_0' to function 'write_right' (src/spmm_device_fpga.cpp:93:26) 
INFO: [HLS 200-778] Automatically marking array 'dense_buf_1' as shared between two reader processes.
INFO: [HLS 200-755] Binding port 0 of memory 'dense_buf_1' to function 'write_left' (src/spmm_device_fpga.cpp:79:26) 
INFO: [HLS 200-755] Binding port 1 of memory 'dense_buf_1' to function 'write_right' (src/spmm_device_fpga.cpp:93:26) 
INFO: [HLS 200-778] Automatically marking array 'dense_buf_2' as shared between two reader processes.
INFO: [HLS 200-755] Binding port 0 of memory 'dense_buf_2' to function 'write_left' (src/spmm_device_fpga.cpp:79:26) 
INFO: [HLS 200-755] Binding port 1 of memory 'dense_buf_2' to function 'write_right' (src/spmm_device_fpga.cpp:93:26) 
INFO: [HLS 200-778] Automatically marking array 'dense_buf_3' as shared between two reader processes.
INFO: [HLS 200-755] Binding port 0 of memory 'dense_buf_3' to function 'write_left' (src/spmm_device_fpga.cpp:79:26) 
INFO: [HLS 200-755] Binding port 1 of memory 'dense_buf_3' to function 'write_right' (src/spmm_device_fpga.cpp:93:26) 
INFO: [HLS 200-778] Automatically marking array 'dense_buf_4' as shared between two reader processes.
INFO: [HLS 200-755] Binding port 0 of memory 'dense_buf_4' to function 'write_left' (src/spmm_device_fpga.cpp:79:26) 
INFO: [HLS 200-755] Binding port 1 of memory 'dense_buf_4' to function 'write_right' (src/spmm_device_fpga.cpp:93:26) 
INFO: [HLS 200-778] Automatically marking array 'dense_buf_5' as shared between two reader processes.
INFO: [HLS 200-755] Binding port 0 of memory 'dense_buf_5' to function 'write_left' (src/spmm_device_fpga.cpp:79:26) 
INFO: [HLS 200-755] Binding port 1 of memory 'dense_buf_5' to function 'write_right' (src/spmm_device_fpga.cpp:93:26) 
INFO: [HLS 200-778] Automatically marking array 'dense_buf_6' as shared between two reader processes.
INFO: [HLS 200-755] Binding port 0 of memory 'dense_buf_6' to function 'write_left' (src/spmm_device_fpga.cpp:79:26) 
INFO: [HLS 200-755] Binding port 1 of memory 'dense_buf_6' to function 'write_right' (src/spmm_device_fpga.cpp:93:26) 
INFO: [HLS 200-778] Automatically marking array 'dense_buf_7' as shared between two reader processes.
INFO: [HLS 200-755] Binding port 0 of memory 'dense_buf_7' to function 'write_left' (src/spmm_device_fpga.cpp:79:26) 
INFO: [HLS 200-755] Binding port 1 of memory 'dense_buf_7' to function 'write_right' (src/spmm_device_fpga.cpp:93:26) 
ERROR: [HLS 200-979] Argument 'out_buf_0' failed dataflow checking: it can only be written in one process function.
INFO: [HLS 200-992] Argument 'out_buf_0' has write operations in process function 'write_left' (src/spmm_device_fpga.cpp:79:26) (around src/spmm_device_fpga.cpp:113).
INFO: [HLS 200-992] Argument 'out_buf_0' has write operations in process function 'write_right' (src/spmm_device_fpga.cpp:93:26) (around src/spmm_device_fpga.cpp:114).
ERROR: [HLS 200-779] Non-shared array 'out_buf_0' failed dataflow checking: it can only have a single reader and a single writer.
INFO: [HLS 200-992] Argument 'out_buf_0' has write operations in process function 'write_left' (src/spmm_device_fpga.cpp:79:26) (around src/spmm_device_fpga.cpp:113).
INFO: [HLS 200-992] Argument 'out_buf_0' has write operations in process function 'write_right' (src/spmm_device_fpga.cpp:93:26) (around src/spmm_device_fpga.cpp:114).
ERROR: [HLS 200-979] Argument 'out_buf_1' failed dataflow checking: it can only be written in one process function.
INFO: [HLS 200-992] Argument 'out_buf_1' has write operations in process function 'write_left' (src/spmm_device_fpga.cpp:79:26) (around src/spmm_device_fpga.cpp:113).
INFO: [HLS 200-992] Argument 'out_buf_1' has write operations in process function 'write_right' (src/spmm_device_fpga.cpp:93:26) (around src/spmm_device_fpga.cpp:114).
ERROR: [HLS 200-779] Non-shared array 'out_buf_1' failed dataflow checking: it can only have a single reader and a single writer.
INFO: [HLS 200-992] Argument 'out_buf_1' has write operations in process function 'write_left' (src/spmm_device_fpga.cpp:79:26) (around src/spmm_device_fpga.cpp:113).
INFO: [HLS 200-992] Argument 'out_buf_1' has write operations in process function 'write_right' (src/spmm_device_fpga.cpp:93:26) (around src/spmm_device_fpga.cpp:114).
ERROR: [HLS 200-979] Argument 'out_buf_2' failed dataflow checking: it can only be written in one process function.
INFO: [HLS 200-992] Argument 'out_buf_2' has write operations in process function 'write_left' (src/spmm_device_fpga.cpp:79:26) (around src/spmm_device_fpga.cpp:113).
INFO: [HLS 200-992] Argument 'out_buf_2' has write operations in process function 'write_right' (src/spmm_device_fpga.cpp:93:26) (around src/spmm_device_fpga.cpp:114).
ERROR: [HLS 200-779] Non-shared array 'out_buf_2' failed dataflow checking: it can only have a single reader and a single writer.
INFO: [HLS 200-992] Argument 'out_buf_2' has write operations in process function 'write_left' (src/spmm_device_fpga.cpp:79:26) (around src/spmm_device_fpga.cpp:113).
INFO: [HLS 200-992] Argument 'out_buf_2' has write operations in process function 'write_right' (src/spmm_device_fpga.cpp:93:26) (around src/spmm_device_fpga.cpp:114).
ERROR: [HLS 200-979] Argument 'out_buf_3' failed dataflow checking: it can only be written in one process function.
INFO: [HLS 200-992] Argument 'out_buf_3' has write operations in process function 'write_left' (src/spmm_device_fpga.cpp:79:26) (around src/spmm_device_fpga.cpp:113).
INFO: [HLS 200-992] Argument 'out_buf_3' has write operations in process function 'write_right' (src/spmm_device_fpga.cpp:93:26) (around src/spmm_device_fpga.cpp:114).
ERROR: [HLS 200-779] Non-shared array 'out_buf_3' failed dataflow checking: it can only have a single reader and a single writer.
INFO: [HLS 200-992] Argument 'out_buf_3' has write operations in process function 'write_left' (src/spmm_device_fpga.cpp:79:26) (around src/spmm_device_fpga.cpp:113).
INFO: [HLS 200-992] Argument 'out_buf_3' has write operations in process function 'write_right' (src/spmm_device_fpga.cpp:93:26) (around src/spmm_device_fpga.cpp:114).
ERROR: [HLS 200-979] Argument 'out_buf_4' failed dataflow checking: it can only be written in one process function.
INFO: [HLS 200-992] Argument 'out_buf_4' has write operations in process function 'write_left' (src/spmm_device_fpga.cpp:79:26) (around src/spmm_device_fpga.cpp:113).
INFO: [HLS 200-992] Argument 'out_buf_4' has write operations in process function 'write_right' (src/spmm_device_fpga.cpp:93:26) (around src/spmm_device_fpga.cpp:114).
ERROR: [HLS 200-779] Non-shared array 'out_buf_4' failed dataflow checking: it can only have a single reader and a single writer.
INFO: [HLS 200-992] Argument 'out_buf_4' has write operations in process function 'write_left' (src/spmm_device_fpga.cpp:79:26) (around src/spmm_device_fpga.cpp:113).
INFO: [HLS 200-992] Argument 'out_buf_4' has write operations in process function 'write_right' (src/spmm_device_fpga.cpp:93:26) (around src/spmm_device_fpga.cpp:114).
ERROR: [HLS 200-979] Argument 'out_buf_5' failed dataflow checking: it can only be written in one process function.
INFO: [HLS 200-992] Argument 'out_buf_5' has write operations in process function 'write_left' (src/spmm_device_fpga.cpp:79:26) (around src/spmm_device_fpga.cpp:113).
INFO: [HLS 200-992] Argument 'out_buf_5' has write operations in process function 'write_right' (src/spmm_device_fpga.cpp:93:26) (around src/spmm_device_fpga.cpp:114).
ERROR: [HLS 200-779] Non-shared array 'out_buf_5' failed dataflow checking: it can only have a single reader and a single writer.
INFO: [HLS 200-992] Argument 'out_buf_5' has write operations in process function 'write_left' (src/spmm_device_fpga.cpp:79:26) (around src/spmm_device_fpga.cpp:113).
INFO: [HLS 200-992] Argument 'out_buf_5' has write operations in process function 'write_right' (src/spmm_device_fpga.cpp:93:26) (around src/spmm_device_fpga.cpp:114).
ERROR: [HLS 200-979] Argument 'out_buf_6' failed dataflow checking: it can only be written in one process function.
INFO: [HLS 200-992] Argument 'out_buf_6' has write operations in process function 'write_left' (src/spmm_device_fpga.cpp:79:26) (around src/spmm_device_fpga.cpp:113).
INFO: [HLS 200-992] Argument 'out_buf_6' has write operations in process function 'write_right' (src/spmm_device_fpga.cpp:93:26) (around src/spmm_device_fpga.cpp:114).
ERROR: [HLS 200-779] Non-shared array 'out_buf_6' failed dataflow checking: it can only have a single reader and a single writer.
INFO: [HLS 200-992] Argument 'out_buf_6' has write operations in process function 'write_left' (src/spmm_device_fpga.cpp:79:26) (around src/spmm_device_fpga.cpp:113).
INFO: [HLS 200-992] Argument 'out_buf_6' has write operations in process function 'write_right' (src/spmm_device_fpga.cpp:93:26) (around src/spmm_device_fpga.cpp:114).
ERROR: [HLS 200-979] Argument 'out_buf_7' failed dataflow checking: it can only be written in one process function.
INFO: [HLS 200-992] Argument 'out_buf_7' has write operations in process function 'write_left' (src/spmm_device_fpga.cpp:79:26) (around src/spmm_device_fpga.cpp:113).
INFO: [HLS 200-992] Argument 'out_buf_7' has write operations in process function 'write_right' (src/spmm_device_fpga.cpp:93:26) (around src/spmm_device_fpga.cpp:114).
ERROR: [HLS 200-779] Non-shared array 'out_buf_7' failed dataflow checking: it can only have a single reader and a single writer.
INFO: [HLS 200-992] Argument 'out_buf_7' has write operations in process function 'write_left' (src/spmm_device_fpga.cpp:79:26) (around src/spmm_device_fpga.cpp:113).
INFO: [HLS 200-992] Argument 'out_buf_7' has write operations in process function 'write_right' (src/spmm_device_fpga.cpp:93:26) (around src/spmm_device_fpga.cpp:114).
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2 (64-bit)
Tool Version Limit: 2019.12
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 4ns.
INFO: [HLS 200-1611] Setting target device to 'xcu280-fsvh2892-2L-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_latency=0
INFO: [HLS 200-1464] Running solution command: config_export -format=xo
INFO: [HLS 200-1464] Running solution command: config_export -output=build_fpga/spmm_hls.xo
INFO: [HLS 200-1510] Running: set_part xcu280-fsvh2892-2L-e 
INFO: [HLS 200-1510] Running: create_clock -period 4.0 -name default 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.01 seconds. CPU system time: 0.01 seconds. Elapsed time: 10.04 seconds; current allocated memory: 732.820 MB.
INFO: [HLS 200-10] Analyzing design file 'src/spmm_device_fpga.cpp' ... 
WARNING: [HLS 207-5558] Only for-loops and functions support the dataflow (src/spmm_device_fpga.cpp:179:9)
WARNING: [HLS 207-5558] Only for-loops and functions support the dataflow (src/spmm_device_fpga.cpp:187:9)
WARNING: [HLS 214-104] Only for-loops and functions support the dataflow (src/spmm_device_fpga.cpp:179:9)
WARNING: [HLS 214-104] Only for-loops and functions support the dataflow (src/spmm_device_fpga.cpp:187:9)
WARNING: [HLS 200-471] Dataflow form checks found 2 issue(s) in file src/spmm_device_fpga.cpp
WARNING: [HLS 207-5292] unused parameter 'outBuf' (src/spmm_device_fpga.cpp:122:13)
WARNING: [HLS 207-5292] unused parameter 'C' (src/spmm_device_fpga.cpp:123:13)
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 3.68 seconds. CPU system time: 0.67 seconds. Elapsed time: 4.37 seconds; current allocated memory: 733.086 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-291] Loop 'VITIS_LOOP_56_3' is marked as complete unroll implied by the pipeline pragma (src/spmm_device_fpga.cpp:56:26)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_64_4' is marked as complete unroll implied by the pipeline pragma (src/spmm_device_fpga.cpp:64:30)
INFO: [HLS 214-178] Inlining function 'unpack_pcoo(ap_uint<64>)' into 'load_stream_to_buffer(hls::stream<ap_uint<64>, 0>&, PCOO*, ap_uint<32>&)' (src/spmm_device_fpga.cpp:30:0)
INFO: [HLS 214-248] Applying array_partition to 'buf0.eor': Complete partitioning on dimension 1. (src/spmm_device_fpga.cpp:152:7)
INFO: [HLS 214-248] Applying array_partition to 'buf0.col': Complete partitioning on dimension 1. (src/spmm_device_fpga.cpp:152:7)
INFO: [HLS 214-248] Applying array_partition to 'buf0.value': Complete partitioning on dimension 1. (src/spmm_device_fpga.cpp:152:7)
INFO: [HLS 214-248] Applying array_partition to 'buf1.eor': Complete partitioning on dimension 1. (src/spmm_device_fpga.cpp:153:10)
INFO: [HLS 214-248] Applying array_partition to 'buf1.col': Complete partitioning on dimension 1. (src/spmm_device_fpga.cpp:153:10)
INFO: [HLS 214-248] Applying array_partition to 'buf1.value': Complete partitioning on dimension 1. (src/spmm_device_fpga.cpp:153:10)
INFO: [HLS 214-248] Applying array_partition to 'map_buf': Complete partitioning on dimension 1. (src/spmm_device_fpga.cpp:158:9)
INFO: [HLS 214-248] Applying array_partition to 'Dense_Buf0': Cyclic partitioning with factor 8 on dimension 1. (src/spmm_device_fpga.cpp:160:8)
INFO: [HLS 214-248] Applying array_partition to 'Dense_Buf1': Cyclic partitioning with factor 8 on dimension 1. (src/spmm_device_fpga.cpp:161:11)
INFO: [HLS 214-248] Applying array_partition to 'Out_Buf0': Cyclic partitioning with factor 8 on dimension 1. (src/spmm_device_fpga.cpp:165:8)
INFO: [HLS 214-248] Applying array_partition to 'Out_Buf1': Cyclic partitioning with factor 8 on dimension 1. (src/spmm_device_fpga.cpp:166:11)
INFO: [HLS 214-115] Multiple burst reads of length 16 and bit width 64 in loop 'VITIS_LOOP_20_1'(src/spmm_device_fpga.cpp:20:19) has been inferred on bundle 'gmem0'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (src/spmm_device_fpga.cpp:20:19)
INFO: [HLS 214-115] Multiple burst reads of variable length and bit width 32 in loop 'VITIS_LOOP_64_4'(src/spmm_device_fpga.cpp:64:30) has been inferred on bundle 'gmem1'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (src/spmm_device_fpga.cpp:64:30)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 4.56 seconds. CPU system time: 0.8 seconds. Elapsed time: 5.37 seconds; current allocated memory: 733.570 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 733.570 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.11 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.13 seconds; current allocated memory: 743.879 MB.
INFO: [HLS 200-10] Checking synthesizability ...
WARNING: [SYNCHK 200-77] The top function 'spmm_hls' (src/spmm_device_fpga.cpp:130) has no outputs. Possible cause(s) are: (1) Output parameters are passed by value; (2) intended outputs (parameters or global variables) are never written; (3) there are infinite loops.
INFO: [SYNCHK 200-10] 0 error(s), 1 warning(s).
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.19 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.21 seconds; current allocated memory: 757.414 MB.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_96_2' (src/spmm_device_fpga.cpp:96) in function 'write_right' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_81_2' (src/spmm_device_fpga.cpp:81) in function 'write_left' automatically.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'VITIS_LOOP_53_2' (src/spmm_device_fpga.cpp:55) in function 'load_dense_accoding_A' for pipelining.
WARNING: [HLS 200-932] Cannot unroll loop 'VITIS_LOOP_56_3' (src/spmm_device_fpga.cpp:56) in function 'load_dense_accoding_A' completely: variable loop bound.
WARNING: [HLS 200-936] Cannot unroll loop 'VITIS_LOOP_64_4' (src/spmm_device_fpga.cpp:64) in function 'load_dense_accoding_A': cannot completely unroll a loop with a variable trip count.
INFO: [HLS 200-778] Automatically marking array 'dense_buf_0' as shared between two reader processes.
INFO: [HLS 200-755] Binding port 0 of memory 'dense_buf_0' to function 'write_left' (src/spmm_device_fpga.cpp:73:26) 
INFO: [HLS 200-755] Binding port 1 of memory 'dense_buf_0' to function 'write_right' (src/spmm_device_fpga.cpp:88:26) 
INFO: [HLS 200-778] Automatically marking array 'dense_buf_1' as shared between two reader processes.
INFO: [HLS 200-755] Binding port 0 of memory 'dense_buf_1' to function 'write_left' (src/spmm_device_fpga.cpp:73:26) 
INFO: [HLS 200-755] Binding port 1 of memory 'dense_buf_1' to function 'write_right' (src/spmm_device_fpga.cpp:88:26) 
INFO: [HLS 200-778] Automatically marking array 'dense_buf_2' as shared between two reader processes.
INFO: [HLS 200-755] Binding port 0 of memory 'dense_buf_2' to function 'write_left' (src/spmm_device_fpga.cpp:73:26) 
INFO: [HLS 200-755] Binding port 1 of memory 'dense_buf_2' to function 'write_right' (src/spmm_device_fpga.cpp:88:26) 
INFO: [HLS 200-778] Automatically marking array 'dense_buf_3' as shared between two reader processes.
INFO: [HLS 200-755] Binding port 0 of memory 'dense_buf_3' to function 'write_left' (src/spmm_device_fpga.cpp:73:26) 
INFO: [HLS 200-755] Binding port 1 of memory 'dense_buf_3' to function 'write_right' (src/spmm_device_fpga.cpp:88:26) 
INFO: [HLS 200-778] Automatically marking array 'dense_buf_4' as shared between two reader processes.
INFO: [HLS 200-755] Binding port 0 of memory 'dense_buf_4' to function 'write_left' (src/spmm_device_fpga.cpp:73:26) 
INFO: [HLS 200-755] Binding port 1 of memory 'dense_buf_4' to function 'write_right' (src/spmm_device_fpga.cpp:88:26) 
INFO: [HLS 200-778] Automatically marking array 'dense_buf_5' as shared between two reader processes.
INFO: [HLS 200-755] Binding port 0 of memory 'dense_buf_5' to function 'write_left' (src/spmm_device_fpga.cpp:73:26) 
INFO: [HLS 200-755] Binding port 1 of memory 'dense_buf_5' to function 'write_right' (src/spmm_device_fpga.cpp:88:26) 
INFO: [HLS 200-778] Automatically marking array 'dense_buf_6' as shared between two reader processes.
INFO: [HLS 200-755] Binding port 0 of memory 'dense_buf_6' to function 'write_left' (src/spmm_device_fpga.cpp:73:26) 
INFO: [HLS 200-755] Binding port 1 of memory 'dense_buf_6' to function 'write_right' (src/spmm_device_fpga.cpp:88:26) 
INFO: [HLS 200-778] Automatically marking array 'dense_buf_7' as shared between two reader processes.
INFO: [HLS 200-755] Binding port 0 of memory 'dense_buf_7' to function 'write_left' (src/spmm_device_fpga.cpp:73:26) 
INFO: [HLS 200-755] Binding port 1 of memory 'dense_buf_7' to function 'write_right' (src/spmm_device_fpga.cpp:88:26) 
ERROR: [HLS 200-979] Argument 'out_buf_0' failed dataflow checking: it can only be written in one process function.
INFO: [HLS 200-992] Argument 'out_buf_0' has write operations in process function 'write_left' (src/spmm_device_fpga.cpp:73:26) (around src/spmm_device_fpga.cpp:115).
INFO: [HLS 200-992] Argument 'out_buf_0' has write operations in process function 'write_right' (src/spmm_device_fpga.cpp:88:26) (around src/spmm_device_fpga.cpp:116).
ERROR: [HLS 200-779] Non-shared array 'out_buf_0' failed dataflow checking: it can only have a single reader and a single writer.
INFO: [HLS 200-992] Argument 'out_buf_0' has write operations in process function 'write_left' (src/spmm_device_fpga.cpp:73:26) (around src/spmm_device_fpga.cpp:115).
INFO: [HLS 200-992] Argument 'out_buf_0' has write operations in process function 'write_right' (src/spmm_device_fpga.cpp:88:26) (around src/spmm_device_fpga.cpp:116).
ERROR: [HLS 200-979] Argument 'out_buf_1' failed dataflow checking: it can only be written in one process function.
INFO: [HLS 200-992] Argument 'out_buf_1' has write operations in process function 'write_left' (src/spmm_device_fpga.cpp:73:26) (around src/spmm_device_fpga.cpp:115).
INFO: [HLS 200-992] Argument 'out_buf_1' has write operations in process function 'write_right' (src/spmm_device_fpga.cpp:88:26) (around src/spmm_device_fpga.cpp:116).
ERROR: [HLS 200-779] Non-shared array 'out_buf_1' failed dataflow checking: it can only have a single reader and a single writer.
INFO: [HLS 200-992] Argument 'out_buf_1' has write operations in process function 'write_left' (src/spmm_device_fpga.cpp:73:26) (around src/spmm_device_fpga.cpp:115).
INFO: [HLS 200-992] Argument 'out_buf_1' has write operations in process function 'write_right' (src/spmm_device_fpga.cpp:88:26) (around src/spmm_device_fpga.cpp:116).
ERROR: [HLS 200-979] Argument 'out_buf_2' failed dataflow checking: it can only be written in one process function.
INFO: [HLS 200-992] Argument 'out_buf_2' has write operations in process function 'write_left' (src/spmm_device_fpga.cpp:73:26) (around src/spmm_device_fpga.cpp:115).
INFO: [HLS 200-992] Argument 'out_buf_2' has write operations in process function 'write_right' (src/spmm_device_fpga.cpp:88:26) (around src/spmm_device_fpga.cpp:116).
ERROR: [HLS 200-779] Non-shared array 'out_buf_2' failed dataflow checking: it can only have a single reader and a single writer.
INFO: [HLS 200-992] Argument 'out_buf_2' has write operations in process function 'write_left' (src/spmm_device_fpga.cpp:73:26) (around src/spmm_device_fpga.cpp:115).
INFO: [HLS 200-992] Argument 'out_buf_2' has write operations in process function 'write_right' (src/spmm_device_fpga.cpp:88:26) (around src/spmm_device_fpga.cpp:116).
ERROR: [HLS 200-979] Argument 'out_buf_3' failed dataflow checking: it can only be written in one process function.
INFO: [HLS 200-992] Argument 'out_buf_3' has write operations in process function 'write_left' (src/spmm_device_fpga.cpp:73:26) (around src/spmm_device_fpga.cpp:115).
INFO: [HLS 200-992] Argument 'out_buf_3' has write operations in process function 'write_right' (src/spmm_device_fpga.cpp:88:26) (around src/spmm_device_fpga.cpp:116).
ERROR: [HLS 200-779] Non-shared array 'out_buf_3' failed dataflow checking: it can only have a single reader and a single writer.
INFO: [HLS 200-992] Argument 'out_buf_3' has write operations in process function 'write_left' (src/spmm_device_fpga.cpp:73:26) (around src/spmm_device_fpga.cpp:115).
INFO: [HLS 200-992] Argument 'out_buf_3' has write operations in process function 'write_right' (src/spmm_device_fpga.cpp:88:26) (around src/spmm_device_fpga.cpp:116).
ERROR: [HLS 200-979] Argument 'out_buf_4' failed dataflow checking: it can only be written in one process function.
INFO: [HLS 200-992] Argument 'out_buf_4' has write operations in process function 'write_left' (src/spmm_device_fpga.cpp:73:26) (around src/spmm_device_fpga.cpp:115).
INFO: [HLS 200-992] Argument 'out_buf_4' has write operations in process function 'write_right' (src/spmm_device_fpga.cpp:88:26) (around src/spmm_device_fpga.cpp:116).
ERROR: [HLS 200-779] Non-shared array 'out_buf_4' failed dataflow checking: it can only have a single reader and a single writer.
INFO: [HLS 200-992] Argument 'out_buf_4' has write operations in process function 'write_left' (src/spmm_device_fpga.cpp:73:26) (around src/spmm_device_fpga.cpp:115).
INFO: [HLS 200-992] Argument 'out_buf_4' has write operations in process function 'write_right' (src/spmm_device_fpga.cpp:88:26) (around src/spmm_device_fpga.cpp:116).
ERROR: [HLS 200-979] Argument 'out_buf_5' failed dataflow checking: it can only be written in one process function.
INFO: [HLS 200-992] Argument 'out_buf_5' has write operations in process function 'write_left' (src/spmm_device_fpga.cpp:73:26) (around src/spmm_device_fpga.cpp:115).
INFO: [HLS 200-992] Argument 'out_buf_5' has write operations in process function 'write_right' (src/spmm_device_fpga.cpp:88:26) (around src/spmm_device_fpga.cpp:116).
ERROR: [HLS 200-779] Non-shared array 'out_buf_5' failed dataflow checking: it can only have a single reader and a single writer.
INFO: [HLS 200-992] Argument 'out_buf_5' has write operations in process function 'write_left' (src/spmm_device_fpga.cpp:73:26) (around src/spmm_device_fpga.cpp:115).
INFO: [HLS 200-992] Argument 'out_buf_5' has write operations in process function 'write_right' (src/spmm_device_fpga.cpp:88:26) (around src/spmm_device_fpga.cpp:116).
ERROR: [HLS 200-979] Argument 'out_buf_6' failed dataflow checking: it can only be written in one process function.
INFO: [HLS 200-992] Argument 'out_buf_6' has write operations in process function 'write_left' (src/spmm_device_fpga.cpp:73:26) (around src/spmm_device_fpga.cpp:115).
INFO: [HLS 200-992] Argument 'out_buf_6' has write operations in process function 'write_right' (src/spmm_device_fpga.cpp:88:26) (around src/spmm_device_fpga.cpp:116).
ERROR: [HLS 200-779] Non-shared array 'out_buf_6' failed dataflow checking: it can only have a single reader and a single writer.
INFO: [HLS 200-992] Argument 'out_buf_6' has write operations in process function 'write_left' (src/spmm_device_fpga.cpp:73:26) (around src/spmm_device_fpga.cpp:115).
INFO: [HLS 200-992] Argument 'out_buf_6' has write operations in process function 'write_right' (src/spmm_device_fpga.cpp:88:26) (around src/spmm_device_fpga.cpp:116).
ERROR: [HLS 200-979] Argument 'out_buf_7' failed dataflow checking: it can only be written in one process function.
INFO: [HLS 200-992] Argument 'out_buf_7' has write operations in process function 'write_left' (src/spmm_device_fpga.cpp:73:26) (around src/spmm_device_fpga.cpp:115).
INFO: [HLS 200-992] Argument 'out_buf_7' has write operations in process function 'write_right' (src/spmm_device_fpga.cpp:88:26) (around src/spmm_device_fpga.cpp:116).
ERROR: [HLS 200-779] Non-shared array 'out_buf_7' failed dataflow checking: it can only have a single reader and a single writer.
INFO: [HLS 200-992] Argument 'out_buf_7' has write operations in process function 'write_left' (src/spmm_device_fpga.cpp:73:26) (around src/spmm_device_fpga.cpp:115).
INFO: [HLS 200-992] Argument 'out_buf_7' has write operations in process function 'write_right' (src/spmm_device_fpga.cpp:88:26) (around src/spmm_device_fpga.cpp:116).
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2 (64-bit)
Tool Version Limit: 2019.12
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 4ns.
INFO: [HLS 200-1611] Setting target device to 'xcu280-fsvh2892-2L-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_latency=0
INFO: [HLS 200-1464] Running solution command: config_export -format=xo
INFO: [HLS 200-1464] Running solution command: config_export -output=build_fpga/spmm_hls.xo
INFO: [HLS 200-1510] Running: set_part xcu280-fsvh2892-2L-e 
INFO: [HLS 200-1510] Running: create_clock -period 4.0 -name default 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0.02 seconds. Elapsed time: 10.05 seconds; current allocated memory: 732.820 MB.
INFO: [HLS 200-10] Analyzing design file 'src/spmm_device_fpga.cpp' ... 
WARNING: [HLS 207-5527] 'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead (src/spmm_device_fpga.cpp:92:9)
WARNING: [HLS 207-5558] Only for-loops and functions support the dataflow (src/spmm_device_fpga.cpp:157:9)
WARNING: [HLS 207-5558] Only for-loops and functions support the dataflow (src/spmm_device_fpga.cpp:165:9)
WARNING: [HLS 214-104] Only for-loops and functions support the dataflow (src/spmm_device_fpga.cpp:157:9)
WARNING: [HLS 214-104] Only for-loops and functions support the dataflow (src/spmm_device_fpga.cpp:165:9)
WARNING: [HLS 200-471] Dataflow form checks found 2 issue(s) in file src/spmm_device_fpga.cpp
WARNING: [HLS 207-5292] unused parameter 'sparse_ptr' (src/spmm_device_fpga.cpp:82:11)
WARNING: [HLS 207-5292] unused parameter 'dense_buf' (src/spmm_device_fpga.cpp:83:13)
WARNING: [HLS 207-5292] unused parameter 'map_buf' (src/spmm_device_fpga.cpp:84:11)
WARNING: [HLS 207-5292] unused parameter 'outBuf' (src/spmm_device_fpga.cpp:100:13)
WARNING: [HLS 207-5292] unused parameter 'C' (src/spmm_device_fpga.cpp:101:13)
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 3.83 seconds. CPU system time: 0.68 seconds. Elapsed time: 4.53 seconds; current allocated memory: 733.062 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-291] Loop 'VITIS_LOOP_56_3' is marked as complete unroll implied by the pipeline pragma (src/spmm_device_fpga.cpp:56:26)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_64_4' is marked as complete unroll implied by the pipeline pragma (src/spmm_device_fpga.cpp:64:30)
INFO: [HLS 214-178] Inlining function 'unpack_pcoo(ap_uint<64>)' into 'load_stream_to_buffer(hls::stream<ap_uint<64>, 0>&, PCOO*, ap_uint<32>&)' (src/spmm_device_fpga.cpp:30:0)
INFO: [HLS 214-248] Applying array_partition to 'buf0.eor': Complete partitioning on dimension 1. (src/spmm_device_fpga.cpp:130:7)
INFO: [HLS 214-248] Applying array_partition to 'buf0.col': Complete partitioning on dimension 1. (src/spmm_device_fpga.cpp:130:7)
INFO: [HLS 214-248] Applying array_partition to 'buf0.value': Complete partitioning on dimension 1. (src/spmm_device_fpga.cpp:130:7)
INFO: [HLS 214-248] Applying array_partition to 'buf1.eor': Complete partitioning on dimension 1. (src/spmm_device_fpga.cpp:131:10)
INFO: [HLS 214-248] Applying array_partition to 'buf1.col': Complete partitioning on dimension 1. (src/spmm_device_fpga.cpp:131:10)
INFO: [HLS 214-248] Applying array_partition to 'buf1.value': Complete partitioning on dimension 1. (src/spmm_device_fpga.cpp:131:10)
INFO: [HLS 214-248] Applying array_partition to 'map_buf': Complete partitioning on dimension 1. (src/spmm_device_fpga.cpp:136:9)
INFO: [HLS 214-248] Applying array_partition to 'Dense_Buf0': Cyclic partitioning with factor 8 on dimension 1. (src/spmm_device_fpga.cpp:138:8)
INFO: [HLS 214-248] Applying array_partition to 'Dense_Buf1': Cyclic partitioning with factor 8 on dimension 1. (src/spmm_device_fpga.cpp:139:11)
INFO: [HLS 214-115] Multiple burst reads of length 16 and bit width 64 in loop 'VITIS_LOOP_20_1'(src/spmm_device_fpga.cpp:20:19) has been inferred on bundle 'gmem0'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (src/spmm_device_fpga.cpp:20:19)
INFO: [HLS 214-115] Multiple burst reads of variable length and bit width 32 in loop 'VITIS_LOOP_64_4'(src/spmm_device_fpga.cpp:64:30) has been inferred on bundle 'gmem1'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (src/spmm_device_fpga.cpp:64:30)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 4.2 seconds. CPU system time: 0.7 seconds. Elapsed time: 4.91 seconds; current allocated memory: 733.574 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 733.574 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.09 seconds. CPU system time: 0 seconds. Elapsed time: 0.1 seconds; current allocated memory: 742.992 MB.
INFO: [HLS 200-10] Checking synthesizability ...
WARNING: [SYNCHK 200-77] The top function 'spmm_hls' (src/spmm_device_fpga.cpp:108) has no outputs. Possible cause(s) are: (1) Output parameters are passed by value; (2) intended outputs (parameters or global variables) are never written; (3) there are infinite loops.
INFO: [SYNCHK 200-10] 0 error(s), 1 warning(s).
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.17 seconds. CPU system time: 0 seconds. Elapsed time: 0.17 seconds; current allocated memory: 754.824 MB.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'VITIS_LOOP_53_2' (src/spmm_device_fpga.cpp:55) in function 'load_dense_accoding_A' for pipelining.
WARNING: [HLS 200-932] Cannot unroll loop 'VITIS_LOOP_56_3' (src/spmm_device_fpga.cpp:56) in function 'load_dense_accoding_A' completely: variable loop bound.
WARNING: [HLS 200-936] Cannot unroll loop 'VITIS_LOOP_64_4' (src/spmm_device_fpga.cpp:64) in function 'load_dense_accoding_A': cannot completely unroll a loop with a variable trip count.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.27 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.28 seconds; current allocated memory: 787.867 MB.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_53_2' (src/spmm_device_fpga.cpp:55:11) in function 'load_dense_accoding_A' more than one sub loop.
INFO: [HLS 200-472] Inferring partial write operation for 'dense_ptr_0' (src/spmm_device_fpga.cpp:66:23)
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.2 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.22 seconds; current allocated memory: 851.043 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'spmm_hls' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'load_A_Pipeline_VITIS_LOOP_20_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_20_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'VITIS_LOOP_20_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.07 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.1 seconds; current allocated memory: 852.363 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 852.363 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'load_A' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 852.363 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 852.363 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'load_stream_to_buffer' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'read_data_loop'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'read_data_loop'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 854.191 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 854.191 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'load_dense_accoding_A_Pipeline_VITIS_LOOP_49_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_49_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, loop 'VITIS_LOOP_49_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.05 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.05 seconds; current allocated memory: 854.613 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 854.613 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'load_dense_accoding_A_Pipeline_VITIS_LOOP_56_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [SCHED 204-65] Unable to satisfy pipeline directive for function 'load_dense_accoding_A_Pipeline_VITIS_LOOP_56_3': contains subloop(s) that are not unrolled.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_56_3'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, loop 'VITIS_LOOP_56_3'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 854.895 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 854.895 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'load_dense_accoding_A_Pipeline_VITIS_LOOP_64_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [SCHED 204-65] Unable to satisfy pipeline directive for function 'load_dense_accoding_A_Pipeline_VITIS_LOOP_64_4': contains subloop(s) that are not unrolled.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_64_4'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 7, loop 'VITIS_LOOP_64_4'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.08 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.09 seconds; current allocated memory: 855.324 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 855.324 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'load_dense_accoding_A' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [SCHED 204-67] Unable to satisfy pipeline directive for loop 'VITIS_LOOP_53_2': contains subfunction 'load_dense_accoding_A_Pipeline_VITIS_LOOP_56_3' which is not pipelined.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.12 seconds. CPU system time: 0 seconds. Elapsed time: 0.12 seconds; current allocated memory: 856.539 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.14 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.14 seconds; current allocated memory: 856.539 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'spmm_hls' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.2 seconds. CPU system time: 0 seconds. Elapsed time: 0.2 seconds; current allocated memory: 857.645 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.22 seconds. CPU system time: 0 seconds. Elapsed time: 0.23 seconds; current allocated memory: 857.645 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'load_A_Pipeline_VITIS_LOOP_20_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'load_A_Pipeline_VITIS_LOOP_20_1' pipeline 'VITIS_LOOP_20_1' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'load_A_Pipeline_VITIS_LOOP_20_1/m_axi_gmem0_ARVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_A_Pipeline_VITIS_LOOP_20_1/m_axi_gmem0_ARADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_A_Pipeline_VITIS_LOOP_20_1/m_axi_gmem0_ARID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_A_Pipeline_VITIS_LOOP_20_1/m_axi_gmem0_ARLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_A_Pipeline_VITIS_LOOP_20_1/m_axi_gmem0_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_A_Pipeline_VITIS_LOOP_20_1/m_axi_gmem0_ARBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_A_Pipeline_VITIS_LOOP_20_1/m_axi_gmem0_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_A_Pipeline_VITIS_LOOP_20_1/m_axi_gmem0_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_A_Pipeline_VITIS_LOOP_20_1/m_axi_gmem0_ARPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_A_Pipeline_VITIS_LOOP_20_1/m_axi_gmem0_ARQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_A_Pipeline_VITIS_LOOP_20_1/m_axi_gmem0_ARREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_A_Pipeline_VITIS_LOOP_20_1/m_axi_gmem0_ARUSER' to 0.
INFO: [RTGEN 206-100] Finished creating RTL model for 'load_A_Pipeline_VITIS_LOOP_20_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.24 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.26 seconds; current allocated memory: 857.707 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'load_A' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'load_A'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 858.688 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'load_stream_to_buffer' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'load_stream_to_buffer' pipeline 'read_data_loop' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'load_stream_to_buffer'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.05 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.05 seconds; current allocated memory: 859.668 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'load_dense_accoding_A_Pipeline_VITIS_LOOP_49_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'load_dense_accoding_A_Pipeline_VITIS_LOOP_49_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.1 seconds. CPU system time: 0 seconds. Elapsed time: 0.1 seconds; current allocated memory: 861.754 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'load_dense_accoding_A_Pipeline_VITIS_LOOP_56_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'load_dense_accoding_A_Pipeline_VITIS_LOOP_56_3'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 862.992 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'load_dense_accoding_A_Pipeline_VITIS_LOOP_64_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'load_dense_accoding_A_Pipeline_VITIS_LOOP_64_4' pipeline 'VITIS_LOOP_64_4' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'load_dense_accoding_A_Pipeline_VITIS_LOOP_64_4/m_axi_gmem1_ARVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_dense_accoding_A_Pipeline_VITIS_LOOP_64_4/m_axi_gmem1_ARADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_dense_accoding_A_Pipeline_VITIS_LOOP_64_4/m_axi_gmem1_ARID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_dense_accoding_A_Pipeline_VITIS_LOOP_64_4/m_axi_gmem1_ARLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_dense_accoding_A_Pipeline_VITIS_LOOP_64_4/m_axi_gmem1_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_dense_accoding_A_Pipeline_VITIS_LOOP_64_4/m_axi_gmem1_ARBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_dense_accoding_A_Pipeline_VITIS_LOOP_64_4/m_axi_gmem1_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_dense_accoding_A_Pipeline_VITIS_LOOP_64_4/m_axi_gmem1_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_dense_accoding_A_Pipeline_VITIS_LOOP_64_4/m_axi_gmem1_ARPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_dense_accoding_A_Pipeline_VITIS_LOOP_64_4/m_axi_gmem1_ARQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_dense_accoding_A_Pipeline_VITIS_LOOP_64_4/m_axi_gmem1_ARREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_dense_accoding_A_Pipeline_VITIS_LOOP_64_4/m_axi_gmem1_ARUSER' to 0.
INFO: [RTGEN 206-100] Generating core module 'uitofp_32ns_32_4_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'load_dense_accoding_A_Pipeline_VITIS_LOOP_64_4'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.07 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.07 seconds; current allocated memory: 864.000 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'load_dense_accoding_A' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'mul_32ns_31ns_62_2_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_32s_32s_32_2_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mux_164_31_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mux_164_32_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'load_dense_accoding_A'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.14 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.16 seconds; current allocated memory: 866.828 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'spmm_hls' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'spmm_hls/gmem0' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'spmm_hls/gmem1' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'spmm_hls/gmem2' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'spmm_hls/A' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'spmm_hls/nnz' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'spmm_hls/B' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'spmm_hls/C' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'spmm_hls/M' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'spmm_hls/K' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'spmm_hls' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'A', 'nnz', 'C', 'M', 'K' to AXI-Lite port control.
INFO: [RTGEN 206-100] Bundling port 'B' to AXI-Lite port control_r.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem2_AWVALID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem2_AWVALID' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem2_AWREADY' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem2_AWADDR' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem2_AWADDR' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem2_AWID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem2_AWID' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem2_AWLEN' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem2_AWLEN' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem2_AWSIZE' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem2_AWSIZE' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem2_AWBURST' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem2_AWBURST' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem2_AWLOCK' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem2_AWLOCK' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem2_AWCACHE' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem2_AWCACHE' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem2_AWPROT' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem2_AWPROT' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem2_AWQOS' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem2_AWQOS' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem2_AWREGION' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem2_AWREGION' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem2_AWUSER' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem2_AWUSER' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem2_WVALID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem2_WVALID' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem2_WREADY' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem2_WDATA' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem2_WDATA' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem2_WSTRB' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem2_WSTRB' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem2_WLAST' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem2_WLAST' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem2_WID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem2_WID' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem2_WUSER' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem2_WUSER' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem2_ARVALID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem2_ARVALID' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem2_ARREADY' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem2_ARADDR' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem2_ARADDR' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem2_ARID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem2_ARID' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem2_ARLEN' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem2_ARLEN' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem2_ARSIZE' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem2_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem2_ARBURST' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem2_ARBURST' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem2_ARLOCK' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem2_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem2_ARCACHE' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem2_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem2_ARPROT' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2 (64-bit)
Tool Version Limit: 2019.12
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 4ns.
INFO: [HLS 200-1611] Setting target device to 'xcu280-fsvh2892-2L-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_latency=0
INFO: [HLS 200-1464] Running solution command: config_export -format=xo
INFO: [HLS 200-1464] Running solution command: config_export -output=build_fpga/spmm_hls.xo
INFO: [HLS 200-1510] Running: set_part xcu280-fsvh2892-2L-e 
INFO: [HLS 200-1510] Running: create_clock -period 4.0 -name default 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.01 seconds. CPU system time: 0.01 seconds. Elapsed time: 10.05 seconds; current allocated memory: 735.781 MB.
INFO: [HLS 200-10] Analyzing design file 'src/spmm_device_fpga.cpp' ... 
WARNING: [HLS 207-5558] Only for-loops and functions support the dataflow (src/spmm_device_fpga.cpp:157:9)
WARNING: [HLS 207-5558] Only for-loops and functions support the dataflow (src/spmm_device_fpga.cpp:165:9)
WARNING: [HLS 214-104] Only for-loops and functions support the dataflow (src/spmm_device_fpga.cpp:157:9)
WARNING: [HLS 214-104] Only for-loops and functions support the dataflow (src/spmm_device_fpga.cpp:165:9)
WARNING: [HLS 200-471] Dataflow form checks found 2 issue(s) in file src/spmm_device_fpga.cpp
WARNING: [HLS 207-5292] unused parameter 'sparse_ptr' (src/spmm_device_fpga.cpp:82:11)
WARNING: [HLS 207-5292] unused parameter 'dense_buf' (src/spmm_device_fpga.cpp:83:13)
WARNING: [HLS 207-5292] unused parameter 'map_buf' (src/spmm_device_fpga.cpp:84:11)
WARNING: [HLS 207-5292] unused parameter 'outBuf' (src/spmm_device_fpga.cpp:100:13)
WARNING: [HLS 207-5292] unused parameter 'C' (src/spmm_device_fpga.cpp:101:13)
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 3.73 seconds. CPU system time: 0.61 seconds. Elapsed time: 4.35 seconds; current allocated memory: 736.016 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-291] Loop 'VITIS_LOOP_56_3' is marked as complete unroll implied by the pipeline pragma (src/spmm_device_fpga.cpp:56:26)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_64_4' is marked as complete unroll implied by the pipeline pragma (src/spmm_device_fpga.cpp:64:30)
INFO: [HLS 214-178] Inlining function 'unpack_pcoo(ap_uint<64>)' into 'load_stream_to_buffer(hls::stream<ap_uint<64>, 0>&, PCOO*, ap_uint<32>&)' (src/spmm_device_fpga.cpp:30:0)
INFO: [HLS 214-248] Applying array_partition to 'buf0.eor': Complete partitioning on dimension 1. (src/spmm_device_fpga.cpp:130:7)
INFO: [HLS 214-248] Applying array_partition to 'buf0.col': Complete partitioning on dimension 1. (src/spmm_device_fpga.cpp:130:7)
INFO: [HLS 214-248] Applying array_partition to 'buf0.value': Complete partitioning on dimension 1. (src/spmm_device_fpga.cpp:130:7)
INFO: [HLS 214-248] Applying array_partition to 'buf1.eor': Complete partitioning on dimension 1. (src/spmm_device_fpga.cpp:131:10)
INFO: [HLS 214-248] Applying array_partition to 'buf1.col': Complete partitioning on dimension 1. (src/spmm_device_fpga.cpp:131:10)
INFO: [HLS 214-248] Applying array_partition to 'buf1.value': Complete partitioning on dimension 1. (src/spmm_device_fpga.cpp:131:10)
INFO: [HLS 214-248] Applying array_partition to 'map_buf': Complete partitioning on dimension 1. (src/spmm_device_fpga.cpp:136:9)
INFO: [HLS 214-248] Applying array_partition to 'Dense_Buf0': Cyclic partitioning with factor 8 on dimension 1. (src/spmm_device_fpga.cpp:138:8)
INFO: [HLS 214-248] Applying array_partition to 'Dense_Buf1': Cyclic partitioning with factor 8 on dimension 1. (src/spmm_device_fpga.cpp:139:11)
INFO: [HLS 214-115] Multiple burst reads of length 16 and bit width 64 in loop 'VITIS_LOOP_20_1'(src/spmm_device_fpga.cpp:20:19) has been inferred on bundle 'gmem0'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (src/spmm_device_fpga.cpp:20:19)
INFO: [HLS 214-115] Multiple burst reads of variable length and bit width 32 in loop 'VITIS_LOOP_64_4'(src/spmm_device_fpga.cpp:64:30) has been inferred on bundle 'gmem1'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (src/spmm_device_fpga.cpp:64:30)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 4.37 seconds. CPU system time: 0.63 seconds. Elapsed time: 5.01 seconds; current allocated memory: 736.500 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 736.500 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.08 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.09 seconds; current allocated memory: 745.906 MB.
INFO: [HLS 200-10] Checking synthesizability ...
WARNING: [SYNCHK 200-77] The top function 'spmm_hls' (src/spmm_device_fpga.cpp:108) has no outputs. Possible cause(s) are: (1) Output parameters are passed by value; (2) intended outputs (parameters or global variables) are never written; (3) there are infinite loops.
INFO: [SYNCHK 200-10] 0 error(s), 1 warning(s).
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.16 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.18 seconds; current allocated memory: 757.730 MB.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'VITIS_LOOP_53_2' (src/spmm_device_fpga.cpp:55) in function 'load_dense_accoding_A' for pipelining.
WARNING: [HLS 200-932] Cannot unroll loop 'VITIS_LOOP_56_3' (src/spmm_device_fpga.cpp:56) in function 'load_dense_accoding_A' completely: variable loop bound.
WARNING: [HLS 200-936] Cannot unroll loop 'VITIS_LOOP_64_4' (src/spmm_device_fpga.cpp:64) in function 'load_dense_accoding_A': cannot completely unroll a loop with a variable trip count.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.28 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.31 seconds; current allocated memory: 790.793 MB.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_53_2' (src/spmm_device_fpga.cpp:55:11) in function 'load_dense_accoding_A' more than one sub loop.
INFO: [HLS 200-472] Inferring partial write operation for 'dense_ptr_0' (src/spmm_device_fpga.cpp:66:23)
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.2 seconds. CPU system time: 0.04 seconds. Elapsed time: 0.23 seconds; current allocated memory: 853.961 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'spmm_hls' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'load_A_Pipeline_VITIS_LOOP_20_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_20_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'VITIS_LOOP_20_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.07 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.1 seconds; current allocated memory: 855.449 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 855.449 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'load_A' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 855.637 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 855.637 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'load_stream_to_buffer' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'read_data_loop'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'read_data_loop'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 857.188 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 857.188 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'load_dense_accoding_A_Pipeline_VITIS_LOOP_49_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_49_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, loop 'VITIS_LOOP_49_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 857.520 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.02 seconds; current allocated memory: 857.520 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'load_dense_accoding_A_Pipeline_VITIS_LOOP_56_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [SCHED 204-65] Unable to satisfy pipeline directive for function 'load_dense_accoding_A_Pipeline_VITIS_LOOP_56_3': contains subloop(s) that are not unrolled.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_56_3'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, loop 'VITIS_LOOP_56_3'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 857.746 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 857.746 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'load_dense_accoding_A_Pipeline_VITIS_LOOP_64_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [SCHED 204-65] Unable to satisfy pipeline directive for function 'load_dense_accoding_A_Pipeline_VITIS_LOOP_64_4': contains subloop(s) that are not unrolled.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_64_4'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 7, loop 'VITIS_LOOP_64_4'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.09 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 858.254 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 858.254 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'load_dense_accoding_A' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [SCHED 204-67] Unable to satisfy pipeline directive for loop 'VITIS_LOOP_53_2': contains subfunction 'load_dense_accoding_A_Pipeline_VITIS_LOOP_56_3' which is not pipelined.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.14 seconds. CPU system time: 0 seconds. Elapsed time: 0.14 seconds; current allocated memory: 859.426 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.14 seconds. CPU system time: 0 seconds. Elapsed time: 0.14 seconds; current allocated memory: 859.426 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'spmm_hls' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.19 seconds. CPU system time: 0 seconds. Elapsed time: 0.2 seconds; current allocated memory: 860.578 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.23 seconds. CPU system time: 0 seconds. Elapsed time: 0.24 seconds; current allocated memory: 860.578 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'load_A_Pipeline_VITIS_LOOP_20_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'load_A_Pipeline_VITIS_LOOP_20_1' pipeline 'VITIS_LOOP_20_1' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'load_A_Pipeline_VITIS_LOOP_20_1/m_axi_gmem0_ARVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_A_Pipeline_VITIS_LOOP_20_1/m_axi_gmem0_ARADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_A_Pipeline_VITIS_LOOP_20_1/m_axi_gmem0_ARID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_A_Pipeline_VITIS_LOOP_20_1/m_axi_gmem0_ARLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_A_Pipeline_VITIS_LOOP_20_1/m_axi_gmem0_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_A_Pipeline_VITIS_LOOP_20_1/m_axi_gmem0_ARBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_A_Pipeline_VITIS_LOOP_20_1/m_axi_gmem0_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_A_Pipeline_VITIS_LOOP_20_1/m_axi_gmem0_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_A_Pipeline_VITIS_LOOP_20_1/m_axi_gmem0_ARPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_A_Pipeline_VITIS_LOOP_20_1/m_axi_gmem0_ARQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_A_Pipeline_VITIS_LOOP_20_1/m_axi_gmem0_ARREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_A_Pipeline_VITIS_LOOP_20_1/m_axi_gmem0_ARUSER' to 0.
INFO: [RTGEN 206-100] Finished creating RTL model for 'load_A_Pipeline_VITIS_LOOP_20_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.26 seconds. CPU system time: 0 seconds. Elapsed time: 0.26 seconds; current allocated memory: 860.621 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'load_A' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'load_A'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 861.637 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'load_stream_to_buffer' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'load_stream_to_buffer' pipeline 'read_data_loop' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'load_stream_to_buffer'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 862.570 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'load_dense_accoding_A_Pipeline_VITIS_LOOP_49_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'load_dense_accoding_A_Pipeline_VITIS_LOOP_49_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.1 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.1 seconds; current allocated memory: 864.703 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'load_dense_accoding_A_Pipeline_VITIS_LOOP_56_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'load_dense_accoding_A_Pipeline_VITIS_LOOP_56_3'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.05 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.06 seconds; current allocated memory: 865.941 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'load_dense_accoding_A_Pipeline_VITIS_LOOP_64_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'load_dense_accoding_A_Pipeline_VITIS_LOOP_64_4' pipeline 'VITIS_LOOP_64_4' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'load_dense_accoding_A_Pipeline_VITIS_LOOP_64_4/m_axi_gmem1_ARVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_dense_accoding_A_Pipeline_VITIS_LOOP_64_4/m_axi_gmem1_ARADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_dense_accoding_A_Pipeline_VITIS_LOOP_64_4/m_axi_gmem1_ARID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_dense_accoding_A_Pipeline_VITIS_LOOP_64_4/m_axi_gmem1_ARLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_dense_accoding_A_Pipeline_VITIS_LOOP_64_4/m_axi_gmem1_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_dense_accoding_A_Pipeline_VITIS_LOOP_64_4/m_axi_gmem1_ARBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_dense_accoding_A_Pipeline_VITIS_LOOP_64_4/m_axi_gmem1_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_dense_accoding_A_Pipeline_VITIS_LOOP_64_4/m_axi_gmem1_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_dense_accoding_A_Pipeline_VITIS_LOOP_64_4/m_axi_gmem1_ARPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_dense_accoding_A_Pipeline_VITIS_LOOP_64_4/m_axi_gmem1_ARQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_dense_accoding_A_Pipeline_VITIS_LOOP_64_4/m_axi_gmem1_ARREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_dense_accoding_A_Pipeline_VITIS_LOOP_64_4/m_axi_gmem1_ARUSER' to 0.
INFO: [RTGEN 206-100] Generating core module 'uitofp_32ns_32_4_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'load_dense_accoding_A_Pipeline_VITIS_LOOP_64_4'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.06 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.07 seconds; current allocated memory: 866.961 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'load_dense_accoding_A' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'mul_32ns_31ns_62_2_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_32s_32s_32_2_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mux_164_31_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mux_164_32_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'load_dense_accoding_A'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.16 seconds. CPU system time: 0 seconds. Elapsed time: 0.16 seconds; current allocated memory: 869.789 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'spmm_hls' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'spmm_hls/gmem0' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'spmm_hls/gmem1' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'spmm_hls/gmem2' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'spmm_hls/A' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'spmm_hls/nnz' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'spmm_hls/B' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'spmm_hls/C' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'spmm_hls/M' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'spmm_hls/K' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'spmm_hls' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'A', 'nnz', 'C', 'M', 'K' to AXI-Lite port control.
INFO: [RTGEN 206-100] Bundling port 'B' to AXI-Lite port control_r.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem2_AWVALID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem2_AWVALID' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem2_AWREADY' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem2_AWADDR' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem2_AWADDR' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem2_AWID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem2_AWID' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem2_AWLEN' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem2_AWLEN' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem2_AWSIZE' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem2_AWSIZE' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem2_AWBURST' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem2_AWBURST' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem2_AWLOCK' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem2_AWLOCK' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem2_AWCACHE' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem2_AWCACHE' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem2_AWPROT' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem2_AWPROT' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem2_AWQOS' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem2_AWQOS' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem2_AWREGION' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem2_AWREGION' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem2_AWUSER' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem2_AWUSER' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem2_WVALID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem2_WVALID' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem2_WREADY' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem2_WDATA' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem2_WDATA' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem2_WSTRB' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem2_WSTRB' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem2_WLAST' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem2_WLAST' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem2_WID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem2_WID' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem2_WUSER' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem2_WUSER' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem2_ARVALID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem2_ARVALID' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem2_ARREADY' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem2_ARADDR' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem2_ARADDR' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem2_ARID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem2_ARID' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem2_ARLEN' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem2_ARLEN' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem2_ARSIZE' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem2_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem2_ARBURST' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem2_ARBURST' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem2_ARLOCK' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem2_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem2_ARCACHE' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem2_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem2_ARPROT' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem2_ARPROT' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem2_ARQOS' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2 (64-bit)
Tool Version Limit: 2019.12
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2 (64-bit)
Tool Version Limit: 2019.12
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 4ns.
INFO: [HLS 200-1611] Setting target device to 'xcu280-fsvh2892-2L-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_latency=0
INFO: [HLS 200-1464] Running solution command: config_export -format=xo
INFO: [HLS 200-1464] Running solution command: config_export -output=build_fpga/spmm_hls.xo
INFO: [HLS 200-1510] Running: set_part xcu280-fsvh2892-2L-e 
INFO: [HLS 200-1510] Running: create_clock -period 4.0 -name default 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.01 seconds. CPU system time: 0.02 seconds. Elapsed time: 10.04 seconds; current allocated memory: 732.820 MB.
INFO: [HLS 200-10] Analyzing design file 'src/spmm_device_fpga.cpp' ... 
WARNING: [HLS 207-5558] Only for-loops and functions support the dataflow (src/spmm_device_fpga.cpp:159:9)
WARNING: [HLS 207-5558] Only for-loops and functions support the dataflow (src/spmm_device_fpga.cpp:167:9)
WARNING: [HLS 214-104] Only for-loops and functions support the dataflow (src/spmm_device_fpga.cpp:159:9)
WARNING: [HLS 214-104] Only for-loops and functions support the dataflow (src/spmm_device_fpga.cpp:167:9)
WARNING: [HLS 200-471] Dataflow form checks found 2 issue(s) in file src/spmm_device_fpga.cpp
WARNING: [HLS 207-5292] unused parameter 'sparse' (src/spmm_device_fpga.cpp:74:11)
WARNING: [HLS 207-5292] unused parameter 'dense_buf' (src/spmm_device_fpga.cpp:75:12)
WARNING: [HLS 207-5292] unused parameter 'sparse_ptr' (src/spmm_device_fpga.cpp:82:11)
WARNING: [HLS 207-5292] unused parameter 'map_buf' (src/spmm_device_fpga.cpp:84:11)
WARNING: [HLS 207-5292] unused parameter 'outBuf' (src/spmm_device_fpga.cpp:100:13)
WARNING: [HLS 207-5292] unused parameter 'C' (src/spmm_device_fpga.cpp:101:13)
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 3.78 seconds. CPU system time: 0.72 seconds. Elapsed time: 4.53 seconds; current allocated memory: 733.121 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-291] Loop 'VITIS_LOOP_56_3' is marked as complete unroll implied by the pipeline pragma (src/spmm_device_fpga.cpp:56:26)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_64_4' is marked as complete unroll implied by the pipeline pragma (src/spmm_device_fpga.cpp:64:30)
INFO: [HLS 214-178] Inlining function 'unpack_pcoo(ap_uint<64>)' into 'load_stream_to_buffer(hls::stream<ap_uint<64>, 0>&, PCOO*, ap_uint<32>&)' (src/spmm_device_fpga.cpp:30:0)
INFO: [HLS 214-248] Applying array_partition to 'buf0.eor': Complete partitioning on dimension 1. (src/spmm_device_fpga.cpp:130:7)
INFO: [HLS 214-248] Applying array_partition to 'buf0.col': Complete partitioning on dimension 1. (src/spmm_device_fpga.cpp:130:7)
INFO: [HLS 214-248] Applying array_partition to 'buf0.value': Complete partitioning on dimension 1. (src/spmm_device_fpga.cpp:130:7)
INFO: [HLS 214-248] Applying array_partition to 'buf1.eor': Complete partitioning on dimension 1. (src/spmm_device_fpga.cpp:131:10)
INFO: [HLS 214-248] Applying array_partition to 'buf1.col': Complete partitioning on dimension 1. (src/spmm_device_fpga.cpp:131:10)
INFO: [HLS 214-248] Applying array_partition to 'buf1.value': Complete partitioning on dimension 1. (src/spmm_device_fpga.cpp:131:10)
INFO: [HLS 214-248] Applying array_partition to 'map_buf': Complete partitioning on dimension 1. (src/spmm_device_fpga.cpp:136:9)
INFO: [HLS 214-248] Applying array_partition to 'Dense_Buf0': Cyclic partitioning with factor 8 on dimension 1. (src/spmm_device_fpga.cpp:138:8)
INFO: [HLS 214-248] Applying array_partition to 'Dense_Buf1': Cyclic partitioning with factor 8 on dimension 1. (src/spmm_device_fpga.cpp:139:11)
INFO: [HLS 214-115] Multiple burst reads of length 16 and bit width 64 in loop 'VITIS_LOOP_20_1'(src/spmm_device_fpga.cpp:20:19) has been inferred on bundle 'gmem0'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (src/spmm_device_fpga.cpp:20:19)
INFO: [HLS 214-115] Multiple burst reads of variable length and bit width 32 in loop 'VITIS_LOOP_64_4'(src/spmm_device_fpga.cpp:64:30) has been inferred on bundle 'gmem1'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (src/spmm_device_fpga.cpp:64:30)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 4.25 seconds. CPU system time: 0.62 seconds. Elapsed time: 4.88 seconds; current allocated memory: 733.586 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 733.586 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.09 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.1 seconds; current allocated memory: 743.020 MB.
INFO: [HLS 200-10] Checking synthesizability ...
WARNING: [SYNCHK 200-77] The top function 'spmm_hls' (src/spmm_device_fpga.cpp:108) has no outputs. Possible cause(s) are: (1) Output parameters are passed by value; (2) intended outputs (parameters or global variables) are never written; (3) there are infinite loops.
INFO: [SYNCHK 200-10] 0 error(s), 1 warning(s).
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.18 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.2 seconds; current allocated memory: 754.629 MB.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'VITIS_LOOP_53_2' (src/spmm_device_fpga.cpp:55) in function 'load_dense_accoding_A' for pipelining.
WARNING: [HLS 200-932] Cannot unroll loop 'VITIS_LOOP_56_3' (src/spmm_device_fpga.cpp:56) in function 'load_dense_accoding_A' completely: variable loop bound.
WARNING: [HLS 200-936] Cannot unroll loop 'VITIS_LOOP_64_4' (src/spmm_device_fpga.cpp:64) in function 'load_dense_accoding_A': cannot completely unroll a loop with a variable trip count.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.29 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.31 seconds; current allocated memory: 787.980 MB.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_53_2' (src/spmm_device_fpga.cpp:55:11) in function 'load_dense_accoding_A' more than one sub loop.
INFO: [HLS 200-472] Inferring partial write operation for 'dense_ptr_0' (src/spmm_device_fpga.cpp:66:23)
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.22 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.23 seconds; current allocated memory: 851.281 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'spmm_hls' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'load_A_Pipeline_VITIS_LOOP_20_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_20_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'VITIS_LOOP_20_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.07 seconds. CPU system time: 0.04 seconds. Elapsed time: 0.12 seconds; current allocated memory: 852.785 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 852.785 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'load_A' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 852.785 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 852.785 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'load_stream_to_buffer' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'read_data_loop'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'read_data_loop'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 854.914 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.03 seconds; current allocated memory: 854.914 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'load_dense_accoding_A_Pipeline_VITIS_LOOP_49_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_49_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, loop 'VITIS_LOOP_49_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 855.227 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.01 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.02 seconds; current allocated memory: 855.227 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'load_dense_accoding_A_Pipeline_VITIS_LOOP_56_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [SCHED 204-65] Unable to satisfy pipeline directive for function 'load_dense_accoding_A_Pipeline_VITIS_LOOP_56_3': contains subloop(s) that are not unrolled.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_56_3'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, loop 'VITIS_LOOP_56_3'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 855.523 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 855.523 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'load_dense_accoding_A_Pipeline_VITIS_LOOP_64_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [SCHED 204-65] Unable to satisfy pipeline directive for function 'load_dense_accoding_A_Pipeline_VITIS_LOOP_64_4': contains subloop(s) that are not unrolled.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_64_4'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 7, loop 'VITIS_LOOP_64_4'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.09 seconds. CPU system time: 0 seconds. Elapsed time: 0.09 seconds; current allocated memory: 855.973 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 855.973 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'load_dense_accoding_A' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [SCHED 204-67] Unable to satisfy pipeline directive for loop 'VITIS_LOOP_53_2': contains subfunction 'load_dense_accoding_A_Pipeline_VITIS_LOOP_56_3' which is not pipelined.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.15 seconds. CPU system time: 0 seconds. Elapsed time: 0.14 seconds; current allocated memory: 857.191 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.13 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.14 seconds; current allocated memory: 857.191 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'spmm_hls' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.2 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.2 seconds; current allocated memory: 858.566 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.25 seconds. CPU system time: 0 seconds. Elapsed time: 0.26 seconds; current allocated memory: 858.566 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'load_A_Pipeline_VITIS_LOOP_20_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'load_A_Pipeline_VITIS_LOOP_20_1' pipeline 'VITIS_LOOP_20_1' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'load_A_Pipeline_VITIS_LOOP_20_1/m_axi_gmem0_ARVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_A_Pipeline_VITIS_LOOP_20_1/m_axi_gmem0_ARADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_A_Pipeline_VITIS_LOOP_20_1/m_axi_gmem0_ARID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_A_Pipeline_VITIS_LOOP_20_1/m_axi_gmem0_ARLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_A_Pipeline_VITIS_LOOP_20_1/m_axi_gmem0_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_A_Pipeline_VITIS_LOOP_20_1/m_axi_gmem0_ARBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_A_Pipeline_VITIS_LOOP_20_1/m_axi_gmem0_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_A_Pipeline_VITIS_LOOP_20_1/m_axi_gmem0_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_A_Pipeline_VITIS_LOOP_20_1/m_axi_gmem0_ARPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_A_Pipeline_VITIS_LOOP_20_1/m_axi_gmem0_ARQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_A_Pipeline_VITIS_LOOP_20_1/m_axi_gmem0_ARREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_A_Pipeline_VITIS_LOOP_20_1/m_axi_gmem0_ARUSER' to 0.
INFO: [RTGEN 206-100] Finished creating RTL model for 'load_A_Pipeline_VITIS_LOOP_20_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.27 seconds. CPU system time: 0 seconds. Elapsed time: 0.28 seconds; current allocated memory: 858.566 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'load_A' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'load_A'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 859.477 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'load_stream_to_buffer' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'load_stream_to_buffer' pipeline 'read_data_loop' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'load_stream_to_buffer'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.04 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.06 seconds; current allocated memory: 860.441 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'load_dense_accoding_A_Pipeline_VITIS_LOOP_49_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'load_dense_accoding_A_Pipeline_VITIS_LOOP_49_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.1 seconds. CPU system time: 0 seconds. Elapsed time: 0.11 seconds; current allocated memory: 862.617 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'load_dense_accoding_A_Pipeline_VITIS_LOOP_56_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'load_dense_accoding_A_Pipeline_VITIS_LOOP_56_3'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.05 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.06 seconds; current allocated memory: 863.793 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'load_dense_accoding_A_Pipeline_VITIS_LOOP_64_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'load_dense_accoding_A_Pipeline_VITIS_LOOP_64_4' pipeline 'VITIS_LOOP_64_4' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'load_dense_accoding_A_Pipeline_VITIS_LOOP_64_4/m_axi_gmem1_ARVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_dense_accoding_A_Pipeline_VITIS_LOOP_64_4/m_axi_gmem1_ARADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_dense_accoding_A_Pipeline_VITIS_LOOP_64_4/m_axi_gmem1_ARID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_dense_accoding_A_Pipeline_VITIS_LOOP_64_4/m_axi_gmem1_ARLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_dense_accoding_A_Pipeline_VITIS_LOOP_64_4/m_axi_gmem1_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_dense_accoding_A_Pipeline_VITIS_LOOP_64_4/m_axi_gmem1_ARBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_dense_accoding_A_Pipeline_VITIS_LOOP_64_4/m_axi_gmem1_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_dense_accoding_A_Pipeline_VITIS_LOOP_64_4/m_axi_gmem1_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_dense_accoding_A_Pipeline_VITIS_LOOP_64_4/m_axi_gmem1_ARPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_dense_accoding_A_Pipeline_VITIS_LOOP_64_4/m_axi_gmem1_ARQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_dense_accoding_A_Pipeline_VITIS_LOOP_64_4/m_axi_gmem1_ARREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_dense_accoding_A_Pipeline_VITIS_LOOP_64_4/m_axi_gmem1_ARUSER' to 0.
INFO: [RTGEN 206-100] Generating core module 'uitofp_32ns_32_4_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'load_dense_accoding_A_Pipeline_VITIS_LOOP_64_4'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.08 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.08 seconds; current allocated memory: 864.789 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'load_dense_accoding_A' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'mul_32ns_31ns_62_2_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_32s_32s_32_2_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mux_164_31_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mux_164_32_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'load_dense_accoding_A'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.17 seconds. CPU system time: 0 seconds. Elapsed time: 0.17 seconds; current allocated memory: 867.613 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'spmm_hls' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'spmm_hls/gmem0' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'spmm_hls/gmem1' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'spmm_hls/gmem2' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'spmm_hls/A' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'spmm_hls/nnz' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'spmm_hls/B' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'spmm_hls/C' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'spmm_hls/M' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'spmm_hls/K' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'spmm_hls' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'A', 'nnz', 'C', 'M', 'K' to AXI-Lite port control.
INFO: [RTGEN 206-100] Bundling port 'B' to AXI-Lite port control_r.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem2_AWVALID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem2_AWVALID' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem2_AWREADY' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem2_AWADDR' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem2_AWADDR' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem2_AWID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem2_AWID' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem2_AWLEN' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem2_AWLEN' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem2_AWSIZE' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem2_AWSIZE' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem2_AWBURST' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem2_AWBURST' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem2_AWLOCK' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem2_AWLOCK' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem2_AWCACHE' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem2_AWCACHE' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem2_AWPROT' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem2_AWPROT' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem2_AWQOS' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem2_AWQOS' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem2_AWREGION' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem2_AWREGION' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem2_AWUSER' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem2_AWUSER' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem2_WVALID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem2_WVALID' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem2_WREADY' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem2_WDATA' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem2_WDATA' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem2_WSTRB' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem2_WSTRB' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem2_WLAST' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem2_WLAST' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem2_WID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem2_WID' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem2_WUSER' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem2_WUSER' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem2_ARVALID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem2_ARVALID' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem2_ARREADY' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem2_ARADDR' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem2_ARADDR' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem2_ARID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem2_ARID' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem2_ARLEN' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem2_ARLEN' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem2_ARSIZE' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem2_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem2_ARBURST' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem2_ARBURST' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem2_ARLOCK' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem2_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem2_ARCACHE' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem2_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem2_ARPROT' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem2_ARPROT' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem2_ARQOS' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2 (64-bit)
Tool Version Limit: 2019.12
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 4ns.
INFO: [HLS 200-1611] Setting target device to 'xcu280-fsvh2892-2L-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_latency=0
INFO: [HLS 200-1464] Running solution command: config_export -format=xo
INFO: [HLS 200-1464] Running solution command: config_export -output=build_fpga/spmm_hls.xo
INFO: [HLS 200-1510] Running: set_part xcu280-fsvh2892-2L-e 
INFO: [HLS 200-1510] Running: create_clock -period 4.0 -name default 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.01 seconds. CPU system time: 0.02 seconds. Elapsed time: 10.04 seconds; current allocated memory: 732.820 MB.
INFO: [HLS 200-10] Analyzing design file 'src/spmm_device_fpga.cpp' ... 
WARNING: [HLS 207-5558] Only for-loops and functions support the dataflow (src/spmm_device_fpga.cpp:168:9)
WARNING: [HLS 207-5558] Only for-loops and functions support the dataflow (src/spmm_device_fpga.cpp:176:9)
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body (src/spmm_device_fpga.cpp:101:56)
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body (src/spmm_device_fpga.cpp:102:69)
WARNING: [HLS 214-104] Only for-loops and functions support the dataflow (src/spmm_device_fpga.cpp:168:9)
WARNING: [HLS 214-104] Only for-loops and functions support the dataflow (src/spmm_device_fpga.cpp:176:9)
WARNING: [HLS 200-471] Dataflow form checks found 4 issue(s) in file src/spmm_device_fpga.cpp
WARNING: [HLS 207-5292] unused parameter 'map_buf' (src/spmm_device_fpga.cpp:89:11)
WARNING: [HLS 207-5292] unused parameter 'outBuf' (src/spmm_device_fpga.cpp:109:13)
WARNING: [HLS 207-5292] unused parameter 'C' (src/spmm_device_fpga.cpp:110:13)
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 3.62 seconds. CPU system time: 0.6 seconds. Elapsed time: 4.24 seconds; current allocated memory: 733.105 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-291] Loop 'VITIS_LOOP_56_3' is marked as complete unroll implied by the pipeline pragma (src/spmm_device_fpga.cpp:56:26)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_64_4' is marked as complete unroll implied by the pipeline pragma (src/spmm_device_fpga.cpp:64:30)
INFO: [HLS 214-178] Inlining function 'unpack_pcoo(ap_uint<64>)' into 'load_stream_to_buffer(hls::stream<ap_uint<64>, 0>&, PCOO*, ap_uint<32>&)' (src/spmm_device_fpga.cpp:30:0)
INFO: [HLS 214-248] Applying array_partition to 'buf0.eor': Complete partitioning on dimension 1. (src/spmm_device_fpga.cpp:139:7)
INFO: [HLS 214-248] Applying array_partition to 'buf0.col': Complete partitioning on dimension 1. (src/spmm_device_fpga.cpp:139:7)
INFO: [HLS 214-248] Applying array_partition to 'buf0.value': Complete partitioning on dimension 1. (src/spmm_device_fpga.cpp:139:7)
INFO: [HLS 214-248] Applying array_partition to 'buf1.eor': Complete partitioning on dimension 1. (src/spmm_device_fpga.cpp:140:10)
INFO: [HLS 214-248] Applying array_partition to 'buf1.col': Complete partitioning on dimension 1. (src/spmm_device_fpga.cpp:140:10)
INFO: [HLS 214-248] Applying array_partition to 'buf1.value': Complete partitioning on dimension 1. (src/spmm_device_fpga.cpp:140:10)
INFO: [HLS 214-248] Applying array_partition to 'map_buf': Complete partitioning on dimension 1. (src/spmm_device_fpga.cpp:145:9)
INFO: [HLS 214-248] Applying array_partition to 'Dense_Buf0': Cyclic partitioning with factor 8 on dimension 1. (src/spmm_device_fpga.cpp:147:8)
INFO: [HLS 214-248] Applying array_partition to 'Dense_Buf1': Cyclic partitioning with factor 8 on dimension 1. (src/spmm_device_fpga.cpp:148:11)
INFO: [HLS 214-248] Applying array_partition to 'Out_Buf0': Cyclic partitioning with factor 8 on dimension 1. (src/spmm_device_fpga.cpp:154:8)
INFO: [HLS 214-248] Applying array_partition to 'Out_Buf1': Cyclic partitioning with factor 8 on dimension 1. (src/spmm_device_fpga.cpp:155:11)
INFO: [HLS 214-115] Multiple burst reads of length 16 and bit width 64 in loop 'VITIS_LOOP_20_1'(src/spmm_device_fpga.cpp:20:19) has been inferred on bundle 'gmem0'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (src/spmm_device_fpga.cpp:20:19)
INFO: [HLS 214-115] Multiple burst reads of variable length and bit width 32 in loop 'VITIS_LOOP_64_4'(src/spmm_device_fpga.cpp:64:30) has been inferred on bundle 'gmem1'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (src/spmm_device_fpga.cpp:64:30)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 4.41 seconds. CPU system time: 0.72 seconds. Elapsed time: 5.15 seconds; current allocated memory: 733.586 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 733.586 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.13 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.13 seconds; current allocated memory: 744.266 MB.
INFO: [HLS 200-10] Checking synthesizability ...
WARNING: [SYNCHK 200-77] The top function 'spmm_hls' (src/spmm_device_fpga.cpp:117) has no outputs. Possible cause(s) are: (1) Output parameters are passed by value; (2) intended outputs (parameters or global variables) are never written; (3) there are infinite loops.
INFO: [SYNCHK 200-10] 0 error(s), 1 warning(s).
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.24 seconds. CPU system time: 0 seconds. Elapsed time: 0.25 seconds; current allocated memory: 757.371 MB.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'VITIS_LOOP_53_2' (src/spmm_device_fpga.cpp:55) in function 'load_dense_accoding_A' for pipelining.
WARNING: [HLS 200-932] Cannot unroll loop 'VITIS_LOOP_56_3' (src/spmm_device_fpga.cpp:56) in function 'load_dense_accoding_A' completely: variable loop bound.
WARNING: [HLS 200-936] Cannot unroll loop 'VITIS_LOOP_64_4' (src/spmm_device_fpga.cpp:64) in function 'load_dense_accoding_A': cannot completely unroll a loop with a variable trip count.
ERROR: [HLS 200-996] In dataflow VITIS_LOOP_99_1  (src/spmm_device_fpga.cpp:101)  of function pe, conditional execution on src/spmm_device_fpga.cpp:101:2 is not supported.
ERROR: [HLS 200-996] In dataflow VITIS_LOOP_99_1  (src/spmm_device_fpga.cpp:101)  of function pe, conditional execution on src/spmm_device_fpga.cpp:102:9 is not supported.
ERROR: [HLS 200-996] In dataflow VITIS_LOOP_99_1  (src/spmm_device_fpga.cpp:101)  of function pe, conditional execution on src/spmm_device_fpga.cpp:101:2 is not supported.
ERROR: [HLS 200-996] In dataflow VITIS_LOOP_99_1  (src/spmm_device_fpga.cpp:101)  of function pe, conditional execution on src/spmm_device_fpga.cpp:102:9 is not supported.
ERROR: [HLS 200-996] In dataflow VITIS_LOOP_99_1  (src/spmm_device_fpga.cpp:101)  of function pe, conditional execution on src/spmm_device_fpga.cpp:101:2 is not supported.
ERROR: [HLS 200-996] In dataflow VITIS_LOOP_99_1  (src/spmm_device_fpga.cpp:101)  of function pe, conditional execution on src/spmm_device_fpga.cpp:102:9 is not supported.
ERROR: [HLS 200-996] In dataflow VITIS_LOOP_99_1  (src/spmm_device_fpga.cpp:101)  of function pe, conditional execution on src/spmm_device_fpga.cpp:101:2 is not supported.
ERROR: [HLS 200-996] In dataflow VITIS_LOOP_99_1  (src/spmm_device_fpga.cpp:101)  of function pe, conditional execution on src/spmm_device_fpga.cpp:102:9 is not supported.
ERROR: [HLS 200-996] In dataflow VITIS_LOOP_99_1  (src/spmm_device_fpga.cpp:101)  of function pe, conditional execution on src/spmm_device_fpga.cpp:101:2 is not supported.
ERROR: [HLS 200-996] In dataflow VITIS_LOOP_99_1  (src/spmm_device_fpga.cpp:101)  of function pe, conditional execution on src/spmm_device_fpga.cpp:102:9 is not supported.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2 (64-bit)
Tool Version Limit: 2019.12
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 4ns.
INFO: [HLS 200-1611] Setting target device to 'xcu280-fsvh2892-2L-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_latency=0
INFO: [HLS 200-1464] Running solution command: config_export -format=xo
INFO: [HLS 200-1464] Running solution command: config_export -output=build_fpga/spmm_hls.xo
INFO: [HLS 200-1510] Running: set_part xcu280-fsvh2892-2L-e 
INFO: [HLS 200-1510] Running: create_clock -period 4.0 -name default 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0.03 seconds. Elapsed time: 10.04 seconds; current allocated memory: 735.781 MB.
INFO: [HLS 200-10] Analyzing design file 'src/spmm_device_fpga.cpp' ... 
WARNING: [HLS 207-5558] Only for-loops and functions support the dataflow (src/spmm_device_fpga.cpp:168:9)
WARNING: [HLS 207-5558] Only for-loops and functions support the dataflow (src/spmm_device_fpga.cpp:176:9)
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body (src/spmm_device_fpga.cpp:101:56)
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body (src/spmm_device_fpga.cpp:102:69)
WARNING: [HLS 214-104] Only for-loops and functions support the dataflow (src/spmm_device_fpga.cpp:168:9)
WARNING: [HLS 214-104] Only for-loops and functions support the dataflow (src/spmm_device_fpga.cpp:176:9)
WARNING: [HLS 200-471] Dataflow form checks found 4 issue(s) in file src/spmm_device_fpga.cpp
WARNING: [HLS 207-5292] unused parameter 'map_buf' (src/spmm_device_fpga.cpp:89:11)
WARNING: [HLS 207-5292] unused parameter 'outBuf' (src/spmm_device_fpga.cpp:109:13)
WARNING: [HLS 207-5292] unused parameter 'C' (src/spmm_device_fpga.cpp:110:13)
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 3.85 seconds. CPU system time: 0.63 seconds. Elapsed time: 4.5 seconds; current allocated memory: 736.082 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-291] Loop 'VITIS_LOOP_56_3' is marked as complete unroll implied by the pipeline pragma (src/spmm_device_fpga.cpp:56:26)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_64_4' is marked as complete unroll implied by the pipeline pragma (src/spmm_device_fpga.cpp:64:30)
INFO: [HLS 214-178] Inlining function 'unpack_pcoo(ap_uint<64>)' into 'load_stream_to_buffer(hls::stream<ap_uint<64>, 0>&, PCOO*, ap_uint<32>&)' (src/spmm_device_fpga.cpp:30:0)
INFO: [HLS 214-248] Applying array_partition to 'buf0.eor': Complete partitioning on dimension 1. (src/spmm_device_fpga.cpp:139:7)
INFO: [HLS 214-248] Applying array_partition to 'buf0.col': Complete partitioning on dimension 1. (src/spmm_device_fpga.cpp:139:7)
INFO: [HLS 214-248] Applying array_partition to 'buf0.value': Complete partitioning on dimension 1. (src/spmm_device_fpga.cpp:139:7)
INFO: [HLS 214-248] Applying array_partition to 'buf1.eor': Complete partitioning on dimension 1. (src/spmm_device_fpga.cpp:140:10)
INFO: [HLS 214-248] Applying array_partition to 'buf1.col': Complete partitioning on dimension 1. (src/spmm_device_fpga.cpp:140:10)
INFO: [HLS 214-248] Applying array_partition to 'buf1.value': Complete partitioning on dimension 1. (src/spmm_device_fpga.cpp:140:10)
INFO: [HLS 214-248] Applying array_partition to 'map_buf': Complete partitioning on dimension 1. (src/spmm_device_fpga.cpp:145:9)
INFO: [HLS 214-248] Applying array_partition to 'Dense_Buf0': Cyclic partitioning with factor 8 on dimension 1. (src/spmm_device_fpga.cpp:147:8)
INFO: [HLS 214-248] Applying array_partition to 'Dense_Buf1': Cyclic partitioning with factor 8 on dimension 1. (src/spmm_device_fpga.cpp:148:11)
INFO: [HLS 214-248] Applying array_partition to 'Out_Buf0': Cyclic partitioning with factor 8 on dimension 1. (src/spmm_device_fpga.cpp:154:8)
INFO: [HLS 214-248] Applying array_partition to 'Out_Buf1': Cyclic partitioning with factor 8 on dimension 1. (src/spmm_device_fpga.cpp:155:11)
INFO: [HLS 214-115] Multiple burst reads of length 16 and bit width 64 in loop 'VITIS_LOOP_20_1'(src/spmm_device_fpga.cpp:20:19) has been inferred on bundle 'gmem0'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (src/spmm_device_fpga.cpp:20:19)
INFO: [HLS 214-115] Multiple burst reads of variable length and bit width 32 in loop 'VITIS_LOOP_64_4'(src/spmm_device_fpga.cpp:64:30) has been inferred on bundle 'gmem1'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (src/spmm_device_fpga.cpp:64:30)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 4.45 seconds. CPU system time: 0.68 seconds. Elapsed time: 5.14 seconds; current allocated memory: 736.551 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 736.551 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.12 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.13 seconds; current allocated memory: 747.227 MB.
INFO: [HLS 200-10] Checking synthesizability ...
WARNING: [SYNCHK 200-77] The top function 'spmm_hls' (src/spmm_device_fpga.cpp:117) has no outputs. Possible cause(s) are: (1) Output parameters are passed by value; (2) intended outputs (parameters or global variables) are never written; (3) there are infinite loops.
INFO: [SYNCHK 200-10] 0 error(s), 1 warning(s).
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.22 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.24 seconds; current allocated memory: 760.328 MB.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'VITIS_LOOP_53_2' (src/spmm_device_fpga.cpp:55) in function 'load_dense_accoding_A' for pipelining.
WARNING: [HLS 200-932] Cannot unroll loop 'VITIS_LOOP_56_3' (src/spmm_device_fpga.cpp:56) in function 'load_dense_accoding_A' completely: variable loop bound.
WARNING: [HLS 200-936] Cannot unroll loop 'VITIS_LOOP_64_4' (src/spmm_device_fpga.cpp:64) in function 'load_dense_accoding_A': cannot completely unroll a loop with a variable trip count.
ERROR: [HLS 200-996] In dataflow VITIS_LOOP_99_1  (src/spmm_device_fpga.cpp:101)  of function pe, conditional execution on src/spmm_device_fpga.cpp:101:2 is not supported.
ERROR: [HLS 200-996] In dataflow VITIS_LOOP_99_1  (src/spmm_device_fpga.cpp:101)  of function pe, conditional execution on src/spmm_device_fpga.cpp:102:9 is not supported.
ERROR: [HLS 200-996] In dataflow VITIS_LOOP_99_1  (src/spmm_device_fpga.cpp:101)  of function pe, conditional execution on src/spmm_device_fpga.cpp:101:2 is not supported.
ERROR: [HLS 200-996] In dataflow VITIS_LOOP_99_1  (src/spmm_device_fpga.cpp:101)  of function pe, conditional execution on src/spmm_device_fpga.cpp:102:9 is not supported.
ERROR: [HLS 200-996] In dataflow VITIS_LOOP_99_1  (src/spmm_device_fpga.cpp:101)  of function pe, conditional execution on src/spmm_device_fpga.cpp:101:2 is not supported.
ERROR: [HLS 200-996] In dataflow VITIS_LOOP_99_1  (src/spmm_device_fpga.cpp:101)  of function pe, conditional execution on src/spmm_device_fpga.cpp:102:9 is not supported.
ERROR: [HLS 200-996] In dataflow VITIS_LOOP_99_1  (src/spmm_device_fpga.cpp:101)  of function pe, conditional execution on src/spmm_device_fpga.cpp:101:2 is not supported.
ERROR: [HLS 200-996] In dataflow VITIS_LOOP_99_1  (src/spmm_device_fpga.cpp:101)  of function pe, conditional execution on src/spmm_device_fpga.cpp:102:9 is not supported.
ERROR: [HLS 200-996] In dataflow VITIS_LOOP_99_1  (src/spmm_device_fpga.cpp:101)  of function pe, conditional execution on src/spmm_device_fpga.cpp:101:2 is not supported.
ERROR: [HLS 200-996] In dataflow VITIS_LOOP_99_1  (src/spmm_device_fpga.cpp:101)  of function pe, conditional execution on src/spmm_device_fpga.cpp:102:9 is not supported.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2 (64-bit)
Tool Version Limit: 2019.12
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 4ns.
INFO: [HLS 200-1611] Setting target device to 'xcu280-fsvh2892-2L-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_latency=0
INFO: [HLS 200-1464] Running solution command: config_export -format=xo
INFO: [HLS 200-1464] Running solution command: config_export -output=build_fpga/spmm_hls.xo
INFO: [HLS 200-1510] Running: set_part xcu280-fsvh2892-2L-e 
INFO: [HLS 200-1510] Running: create_clock -period 4.0 -name default 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 10.04 seconds; current allocated memory: 735.781 MB.
INFO: [HLS 200-10] Analyzing design file 'src/spmm_device_fpga.cpp' ... 
WARNING: [HLS 207-5558] Only for-loops and functions support the dataflow (src/spmm_device_fpga.cpp:169:9)
WARNING: [HLS 207-5558] Only for-loops and functions support the dataflow (src/spmm_device_fpga.cpp:177:9)
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body (src/spmm_device_fpga.cpp:102:69)
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body (src/spmm_device_fpga.cpp:103:86)
WARNING: [HLS 214-104] Only for-loops and functions support the dataflow (src/spmm_device_fpga.cpp:169:9)
WARNING: [HLS 214-104] Only for-loops and functions support the dataflow (src/spmm_device_fpga.cpp:177:9)
WARNING: [HLS 200-471] Dataflow form checks found 4 issue(s) in file src/spmm_device_fpga.cpp
WARNING: [HLS 207-5292] unused parameter 'outBuf' (src/spmm_device_fpga.cpp:110:13)
WARNING: [HLS 207-5292] unused parameter 'C' (src/spmm_device_fpga.cpp:111:13)
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 3.69 seconds. CPU system time: 0.73 seconds. Elapsed time: 4.44 seconds; current allocated memory: 736.066 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-291] Loop 'VITIS_LOOP_56_3' is marked as complete unroll implied by the pipeline pragma (src/spmm_device_fpga.cpp:56:26)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_64_4' is marked as complete unroll implied by the pipeline pragma (src/spmm_device_fpga.cpp:64:30)
INFO: [HLS 214-178] Inlining function 'unpack_pcoo(ap_uint<64>)' into 'load_stream_to_buffer(hls::stream<ap_uint<64>, 0>&, PCOO*, ap_uint<32>&)' (src/spmm_device_fpga.cpp:30:0)
INFO: [HLS 214-248] Applying array_partition to 'buf0.eor': Complete partitioning on dimension 1. (src/spmm_device_fpga.cpp:140:7)
INFO: [HLS 214-248] Applying array_partition to 'buf0.col': Complete partitioning on dimension 1. (src/spmm_device_fpga.cpp:140:7)
INFO: [HLS 214-248] Applying array_partition to 'buf0.value': Complete partitioning on dimension 1. (src/spmm_device_fpga.cpp:140:7)
INFO: [HLS 214-248] Applying array_partition to 'buf1.eor': Complete partitioning on dimension 1. (src/spmm_device_fpga.cpp:141:10)
INFO: [HLS 214-248] Applying array_partition to 'buf1.col': Complete partitioning on dimension 1. (src/spmm_device_fpga.cpp:141:10)
INFO: [HLS 214-248] Applying array_partition to 'buf1.value': Complete partitioning on dimension 1. (src/spmm_device_fpga.cpp:141:10)
INFO: [HLS 214-248] Applying array_partition to 'map_buf': Complete partitioning on dimension 1. (src/spmm_device_fpga.cpp:146:9)
INFO: [HLS 214-248] Applying array_partition to 'Dense_Buf0': Cyclic partitioning with factor 8 on dimension 1. (src/spmm_device_fpga.cpp:148:8)
INFO: [HLS 214-248] Applying array_partition to 'Dense_Buf1': Cyclic partitioning with factor 8 on dimension 1. (src/spmm_device_fpga.cpp:149:11)
INFO: [HLS 214-248] Applying array_partition to 'Out_Buf0': Cyclic partitioning with factor 8 on dimension 1. (src/spmm_device_fpga.cpp:155:8)
INFO: [HLS 214-248] Applying array_partition to 'Out_Buf1': Cyclic partitioning with factor 8 on dimension 1. (src/spmm_device_fpga.cpp:156:11)
INFO: [HLS 214-115] Multiple burst reads of length 16 and bit width 64 in loop 'VITIS_LOOP_20_1'(src/spmm_device_fpga.cpp:20:19) has been inferred on bundle 'gmem0'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (src/spmm_device_fpga.cpp:20:19)
INFO: [HLS 214-115] Multiple burst reads of variable length and bit width 32 in loop 'VITIS_LOOP_64_4'(src/spmm_device_fpga.cpp:64:30) has been inferred on bundle 'gmem1'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (src/spmm_device_fpga.cpp:64:30)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 4.41 seconds. CPU system time: 0.71 seconds. Elapsed time: 5.13 seconds; current allocated memory: 736.535 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 736.535 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.11 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.13 seconds; current allocated memory: 747.238 MB.
INFO: [HLS 200-10] Checking synthesizability ...
WARNING: [SYNCHK 200-77] The top function 'spmm_hls' (src/spmm_device_fpga.cpp:118) has no outputs. Possible cause(s) are: (1) Output parameters are passed by value; (2) intended outputs (parameters or global variables) are never written; (3) there are infinite loops.
INFO: [SYNCHK 200-10] 0 error(s), 1 warning(s).
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.23 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.24 seconds; current allocated memory: 760.414 MB.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'VITIS_LOOP_53_2' (src/spmm_device_fpga.cpp:55) in function 'load_dense_accoding_A' for pipelining.
WARNING: [HLS 200-932] Cannot unroll loop 'VITIS_LOOP_56_3' (src/spmm_device_fpga.cpp:56) in function 'load_dense_accoding_A' completely: variable loop bound.
WARNING: [HLS 200-936] Cannot unroll loop 'VITIS_LOOP_64_4' (src/spmm_device_fpga.cpp:64) in function 'load_dense_accoding_A': cannot completely unroll a loop with a variable trip count.
ERROR: [HLS 200-996] In dataflow VITIS_LOOP_100_1  (src/spmm_device_fpga.cpp:102)  of function pe, conditional execution on src/spmm_device_fpga.cpp:102:2 is not supported.
ERROR: [HLS 200-996] In dataflow VITIS_LOOP_100_1  (src/spmm_device_fpga.cpp:102)  of function pe, conditional execution on src/spmm_device_fpga.cpp:103:9 is not supported.
ERROR: [HLS 200-996] In dataflow VITIS_LOOP_100_1  (src/spmm_device_fpga.cpp:102)  of function pe, conditional execution on src/spmm_device_fpga.cpp:102:2 is not supported.
ERROR: [HLS 200-996] In dataflow VITIS_LOOP_100_1  (src/spmm_device_fpga.cpp:102)  of function pe, conditional execution on src/spmm_device_fpga.cpp:103:9 is not supported.
ERROR: [HLS 200-996] In dataflow VITIS_LOOP_100_1  (src/spmm_device_fpga.cpp:102)  of function pe, conditional execution on src/spmm_device_fpga.cpp:102:2 is not supported.
ERROR: [HLS 200-996] In dataflow VITIS_LOOP_100_1  (src/spmm_device_fpga.cpp:102)  of function pe, conditional execution on src/spmm_device_fpga.cpp:103:9 is not supported.
ERROR: [HLS 200-996] In dataflow VITIS_LOOP_100_1  (src/spmm_device_fpga.cpp:102)  of function pe, conditional execution on src/spmm_device_fpga.cpp:102:2 is not supported.
ERROR: [HLS 200-996] In dataflow VITIS_LOOP_100_1  (src/spmm_device_fpga.cpp:102)  of function pe, conditional execution on src/spmm_device_fpga.cpp:103:9 is not supported.
ERROR: [HLS 200-996] In dataflow VITIS_LOOP_100_1  (src/spmm_device_fpga.cpp:102)  of function pe, conditional execution on src/spmm_device_fpga.cpp:102:2 is not supported.
ERROR: [HLS 200-996] In dataflow VITIS_LOOP_100_1  (src/spmm_device_fpga.cpp:102)  of function pe, conditional execution on src/spmm_device_fpga.cpp:103:9 is not supported.
ERROR: [HLS 200-996]==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2 (64-bit)
Tool Version Limit: 2019.12
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 4ns.
INFO: [HLS 200-1611] Setting target device to 'xcu280-fsvh2892-2L-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_latency=0
INFO: [HLS 200-1464] Running solution command: config_export -format=xo
INFO: [HLS 200-1464] Running solution command: config_export -output=build_fpga/spmm_hls.xo
INFO: [HLS 200-1510] Running: set_part xcu280-fsvh2892-2L-e 
INFO: [HLS 200-1510] Running: create_clock -period 4.0 -name default 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0.01 seconds. Elapsed time: 10.04 seconds; current allocated memory: 735.781 MB.
INFO: [HLS 200-10] Analyzing design file 'src/spmm_device_fpga.cpp' ... 
WARNING: [HLS 207-5558] Only for-loops and functions support the dataflow (src/spmm_device_fpga.cpp:169:9)
WARNING: [HLS 207-5558] Only for-loops and functions support the dataflow (src/spmm_device_fpga.cpp:177:9)
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body (src/spmm_device_fpga.cpp:102:69)
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body (src/spmm_device_fpga.cpp:103:86)
WARNING: [HLS 214-104] Only for-loops and functions support the dataflow (src/spmm_device_fpga.cpp:169:9)
WARNING: [HLS 214-104] Only for-loops and functions support the dataflow (src/spmm_device_fpga.cpp:177:9)
WARNING: [HLS 200-471] Dataflow form checks found 4 issue(s) in file src/spmm_device_fpga.cpp
WARNING: [HLS 207-5292] unused parameter 'outBuf' (src/spmm_device_fpga.cpp:110:13)
WARNING: [HLS 207-5292] unused parameter 'C' (src/spmm_device_fpga.cpp:111:13)
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 3.72 seconds. CPU system time: 0.64 seconds. Elapsed time: 4.38 seconds; current allocated memory: 736.066 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-291] Loop 'VITIS_LOOP_56_3' is marked as complete unroll implied by the pipeline pragma (src/spmm_device_fpga.cpp:56:26)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_64_4' is marked as complete unroll implied by the pipeline pragma (src/spmm_device_fpga.cpp:64:30)
INFO: [HLS 214-178] Inlining function 'unpack_pcoo(ap_uint<64>)' into 'load_stream_to_buffer(hls::stream<ap_uint<64>, 0>&, PCOO*, ap_uint<32>&)' (src/spmm_device_fpga.cpp:30:0)
INFO: [HLS 214-248] Applying array_partition to 'buf0.eor': Complete partitioning on dimension 1. (src/spmm_device_fpga.cpp:140:7)
INFO: [HLS 214-248] Applying array_partition to 'buf0.col': Complete partitioning on dimension 1. (src/spmm_device_fpga.cpp:140:7)
INFO: [HLS 214-248] Applying array_partition to 'buf0.value': Complete partitioning on dimension 1. (src/spmm_device_fpga.cpp:140:7)
INFO: [HLS 214-248] Applying array_partition to 'buf1.eor': Complete partitioning on dimension 1. (src/spmm_device_fpga.cpp:141:10)
INFO: [HLS 214-248] Applying array_partition to 'buf1.col': Complete partitioning on dimension 1. (src/spmm_device_fpga.cpp:141:10)
INFO: [HLS 214-248] Applying array_partition to 'buf1.value': Complete partitioning on dimension 1. (src/spmm_device_fpga.cpp:141:10)
INFO: [HLS 214-248] Applying array_partition to 'map_buf': Complete partitioning on dimension 1. (src/spmm_device_fpga.cpp:146:9)
INFO: [HLS 214-248] Applying array_partition to 'Dense_Buf0': Cyclic partitioning with factor 8 on dimension 1. (src/spmm_device_fpga.cpp:148:8)
INFO: [HLS 214-248] Applying array_partition to 'Dense_Buf1': Cyclic partitioning with factor 8 on dimension 1. (src/spmm_device_fpga.cpp:149:11)
INFO: [HLS 214-248] Applying array_partition to 'Out_Buf0': Cyclic partitioning with factor 8 on dimension 1. (src/spmm_device_fpga.cpp:155:8)
INFO: [HLS 214-248] Applying array_partition to 'Out_Buf1': Cyclic partitioning with factor 8 on dimension 1. (src/spmm_device_fpga.cpp:156:11)
INFO: [HLS 214-115] Multiple burst reads of length 16 and bit width 64 in loop 'VITIS_LOOP_20_1'(src/spmm_device_fpga.cpp:20:19) has been inferred on bundle 'gmem0'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (src/spmm_device_fpga.cpp:20:19)
INFO: [HLS 214-115] Multiple burst reads of variable length and bit width 32 in loop 'VITIS_LOOP_64_4'(src/spmm_device_fpga.cpp:64:30) has been inferred on bundle 'gmem1'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (src/spmm_device_fpga.cpp:64:30)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 4.43 seconds. CPU system time: 0.69 seconds. Elapsed time: 5.14 seconds; current allocated memory: 736.535 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 736.535 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.13 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.14 seconds; current allocated memory: 747.242 MB.
INFO: [HLS 200-10] Checking synthesizability ...
WARNING: [SYNCHK 200-77] The top function 'spmm_hls' (src/spmm_device_fpga.cpp:118) has no outputs. Possible cause(s) are: (1) Output parameters are passed by value; (2) intended outputs (parameters or global variables) are never written; (3) there are infinite loops.
INFO: [SYNCHK 200-10] 0 error(s), 1 warning(s).
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.23 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.24 seconds; current allocated memory: 759.910 MB.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'VITIS_LOOP_53_2' (src/spmm_device_fpga.cpp:55) in function 'load_dense_accoding_A' for pipelining.
WARNING: [HLS 200-932] Cannot unroll loop 'VITIS_LOOP_56_3' (src/spmm_device_fpga.cpp:56) in function 'load_dense_accoding_A' completely: variable loop bound.
WARNING: [HLS 200-936] Cannot unroll loop 'VITIS_LOOP_64_4' (src/spmm_device_fpga.cpp:64) in function 'load_dense_accoding_A': cannot completely unroll a loop with a variable trip count.
ERROR: [HLS 200-996] In dataflow VITIS_LOOP_100_1  (src/spmm_device_fpga.cpp:102)  of function pe, conditional execution on src/spmm_device_fpga.cpp:102:2 is not supported.
ERROR: [HLS 200-996] In dataflow VITIS_LOOP_100_1  (src/spmm_device_fpga.cpp:102)  of function pe, conditional execution on src/spmm_device_fpga.cpp:103:9 is not supported.
ERROR: [HLS 200-996] In dataflow VITIS_LOOP_100_1  (src/spmm_device_fpga.cpp:102)  of function pe, conditional execution on src/spmm_device_fpga.cpp:102:2 is not supported.
ERROR: [HLS 200-996] In dataflow VITIS_LOOP_100_1  (src/spmm_device_fpga.cpp:102)  of function pe, conditional execution on src/spmm_device_fpga.cpp:103:9 is not supported.
ERROR: [HLS 200-996] In dataflow VITIS_LOOP_100_1  (src/spmm_device_fpga.cpp:102)  of function pe, conditional execution on src/spmm_device_fpga.cpp:102:2 is not supported.
ERROR: [HLS 200-996] In dataflow VITIS_LOOP_100_1  (src/spmm_device_fpga.cpp:102)  of function pe, conditional execution on src/spmm_device_fpga.cpp:103:9 is not supported.
ERROR: [HLS 200-996] In dataflow VITIS_LOOP_100_1  (src/spmm_device_fpga.cpp:102)  of function pe, conditional execution on src/spmm_device_fpga.cpp:102:2 is not supported.
ERROR: [HLS 200-996] In dataflow VITIS_LOOP_100_1  (src/spmm_device_fpga.cpp:102)  of function pe, conditional execution on src/spmm_device_fpga.cpp:103:9 is not supported.
ERROR: [HLS 200-996] In dataflow VITIS_LOOP_100_1  (src/spmm_device_fpga.cpp:102)  of function pe, conditional execution on src/spmm_device_fpga.cpp:102:2 is not supported.
ERROR: [HLS 200-996] In dataflow VITIS_LOOP_100_1  (src/spmm_device_fpga.cpp:102)  of function pe, conditional execution on src/spmm_device_fpga.cpp:103:9 is not supported.
ERROR: [HLS 200-996] In dataflow VITIS_LOOP_100_1  (src/spmm_device_fpga.cpp:102)  of function pe, conditional execution on src/spmm_device_fpga.cpp:102:2 is not supported.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2 (64-bit)
Tool Version Limit: 2019.12
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 4ns.
INFO: [HLS 200-1611] Setting target device to 'xcu280-fsvh2892-2L-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_latency=0
INFO: [HLS 200-1464] Running solution command: config_export -format=xo
INFO: [HLS 200-1464] Running solution command: config_export -output=build_fpga/spmm_hls.xo
INFO: [HLS 200-1510] Running: set_part xcu280-fsvh2892-2L-e 
INFO: [HLS 200-1510] Running: create_clock -period 4.0 -name default 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.01 seconds. CPU system time: 0.01 seconds. Elapsed time: 10.04 seconds; current allocated memory: 732.820 MB.
INFO: [HLS 200-10] Analyzing design file 'src/spmm_device_fpga.cpp' ... 
WARNING: [HLS 207-5558] Only for-loops and functions support the dataflow (src/spmm_device_fpga.cpp:102:9)
WARNING: [HLS 207-5558] Only for-loops and functions support the dataflow (src/spmm_device_fpga.cpp:171:9)
WARNING: [HLS 207-5558] Only for-loops and functions support the dataflow (src/spmm_device_fpga.cpp:179:9)
WARNING: [HLS 214-104] Only for-loops and functions support the dataflow (src/spmm_device_fpga.cpp:102:9)
WARNING: [HLS 214-104] Only for-loops and functions support the dataflow (src/spmm_device_fpga.cpp:171:9)
WARNING: [HLS 214-104] Only for-loops and functions support the dataflow (src/spmm_device_fpga.cpp:179:9)
WARNING: [HLS 200-471] Dataflow form checks found 3 issue(s) in file src/spmm_device_fpga.cpp
WARNING: [HLS 207-5292] unused parameter 'outBuf' (src/spmm_device_fpga.cpp:112:13)
WARNING: [HLS 207-5292] unused parameter 'C' (src/spmm_device_fpga.cpp:113:13)
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 3.8 seconds. CPU system time: 0.67 seconds. Elapsed time: 4.49 seconds; current allocated memory: 733.137 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-291] Loop 'VITIS_LOOP_56_3' is marked as complete unroll implied by the pipeline pragma (src/spmm_device_fpga.cpp:56:26)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_64_4' is marked as complete unroll implied by the pipeline pragma (src/spmm_device_fpga.cpp:64:30)
INFO: [HLS 214-178] Inlining function 'unpack_pcoo(ap_uint<64>)' into 'load_stream_to_buffer(hls::stream<ap_uint<64>, 0>&, PCOO*, ap_uint<32>&)' (src/spmm_device_fpga.cpp:30:0)
INFO: [HLS 214-178] Inlining function 'pe_kernel(PCOO*, float*, float*, int) (.31.49.55.73.85.91.109.121.127.145)' into 'pe(PCOO*, float*, int*, float*, int)' (src/spmm_device_fpga.cpp:92:0)
INFO: [HLS 214-178] Inlining function 'pe(PCOO*, float*, int*, float*, int)' into 'spmm_hls' (src/spmm_device_fpga.cpp:127:0)
INFO: [HLS 214-248] Applying array_partition to 'buf0.eor': Complete partitioning on dimension 1. (src/spmm_device_fpga.cpp:142:7)
INFO: [HLS 214-248] Applying array_partition to 'buf0.col': Complete partitioning on dimension 1. (src/spmm_device_fpga.cpp:142:7)
INFO: [HLS 214-248] Applying array_partition to 'buf0.value': Complete partitioning on dimension 1. (src/spmm_device_fpga.cpp:142:7)
INFO: [HLS 214-248] Applying array_partition to 'buf1.eor': Complete partitioning on dimension 1. (src/spmm_device_fpga.cpp:143:10)
INFO: [HLS 214-248] Applying array_partition to 'buf1.col': Complete partitioning on dimension 1. (src/spmm_device_fpga.cpp:143:10)
INFO: [HLS 214-248] Applying array_partition to 'buf1.value': Complete partitioning on dimension 1. (src/spmm_device_fpga.cpp:143:10)
INFO: [HLS 214-248] Applying array_partition to 'map_buf': Complete partitioning on dimension 1. (src/spmm_device_fpga.cpp:148:9)
INFO: [HLS 214-248] Applying array_partition to 'Dense_Buf0': Cyclic partitioning with factor 8 on dimension 1. (src/spmm_device_fpga.cpp:150:8)
INFO: [HLS 214-248] Applying array_partition to 'Dense_Buf1': Cyclic partitioning with factor 8 on dimension 1. (src/spmm_device_fpga.cpp:151:11)
INFO: [HLS 214-115] Multiple burst reads of length 16 and bit width 64 in loop 'VITIS_LOOP_20_1'(src/spmm_device_fpga.cpp:20:19) has been inferred on bundle 'gmem0'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (src/spmm_device_fpga.cpp:20:19)
INFO: [HLS 214-115] Multiple burst reads of variable length and bit width 32 in loop 'VITIS_LOOP_64_4'(src/spmm_device_fpga.cpp:64:30) has been inferred on bundle 'gmem1'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (src/spmm_device_fpga.cpp:64:30)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 4.22 seconds. CPU system time: 0.68 seconds. Elapsed time: 4.9 seconds; current allocated memory: 733.586 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 733.586 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.09 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.1 seconds; current allocated memory: 743.020 MB.
INFO: [HLS 200-10] Checking synthesizability ...
WARNING: [SYNCHK 200-77] The top function 'spmm_hls' (src/spmm_device_fpga.cpp:120) has no outputs. Possible cause(s) are: (1) Output parameters are passed by value; (2) intended outputs (parameters or global variables) are never written; (3) there are infinite loops.
INFO: [SYNCHK 200-10] 0 error(s), 1 warning(s).
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.18 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.19 seconds; current allocated memory: 754.621 MB.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'VITIS_LOOP_53_2' (src/spmm_device_fpga.cpp:55) in function 'load_dense_accoding_A' for pipelining.
WARNING: [HLS 200-932] Cannot unroll loop 'VITIS_LOOP_56_3' (src/spmm_device_fpga.cpp:56) in function 'load_dense_accoding_A' completely: variable loop bound.
WARNING: [HLS 200-936] Cannot unroll loop 'VITIS_LOOP_64_4' (src/spmm_device_fpga.cpp:64) in function 'load_dense_accoding_A': cannot completely unroll a loop with a variable trip count.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.26 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.28 seconds; current allocated memory: 787.977 MB.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_53_2' (src/spmm_device_fpga.cpp:55:11) in function 'load_dense_accoding_A' more than one sub loop.
INFO: [HLS 200-472] Inferring partial write operation for 'dense_ptr_0' (src/spmm_device_fpga.cpp:66:23)
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.2 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.22 seconds; current allocated memory: 851.293 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'spmm_hls' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'load_A_Pipeline_VITIS_LOOP_20_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_20_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'VITIS_LOOP_20_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.07 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.1 seconds; current allocated memory: 852.918 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.01 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.02 seconds; current allocated memory: 852.918 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'load_A' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 853.062 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.04 seconds; current allocated memory: 853.062 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'load_stream_to_buffer' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'read_data_loop'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'read_data_loop'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 854.578 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 854.578 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'load_dense_accoding_A_Pipeline_VITIS_LOOP_49_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_49_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, loop 'VITIS_LOOP_49_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 854.891 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 854.891 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'load_dense_accoding_A_Pipeline_VITIS_LOOP_56_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [SCHED 204-65] Unable to satisfy pipeline directive for function 'load_dense_accoding_A_Pipeline_VITIS_LOOP_56_3': contains subloop(s) that are not unrolled.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_56_3'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, loop 'VITIS_LOOP_56_3'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 855.176 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 855.176 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'load_dense_accoding_A_Pipeline_VITIS_LOOP_64_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [SCHED 204-65] Unable to satisfy pipeline directive for function 'load_dense_accoding_A_Pipeline_VITIS_LOOP_64_4': contains subloop(s) that are not unrolled.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_64_4'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 7, loop 'VITIS_LOOP_64_4'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.09 seconds; current allocated memory: 855.641 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 855.641 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'load_dense_accoding_A' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [SCHED 204-67] Unable to satisfy pipeline directive for loop 'VITIS_LOOP_53_2': contains subfunction 'load_dense_accoding_A_Pipeline_VITIS_LOOP_56_3' which is not pipelined.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.13 seconds. CPU system time: 0 seconds. Elapsed time: 0.13 seconds; current allocated memory: 856.863 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.14 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.14 seconds; current allocated memory: 856.863 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'spmm_hls' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.19 seconds. CPU system time: 0 seconds. Elapsed time: 0.2 seconds; current allocated memory: 858.219 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.24 seconds. CPU system time: 0 seconds. Elapsed time: 0.24 seconds; current allocated memory: 858.219 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'load_A_Pipeline_VITIS_LOOP_20_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'load_A_Pipeline_VITIS_LOOP_20_1' pipeline 'VITIS_LOOP_20_1' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'load_A_Pipeline_VITIS_LOOP_20_1/m_axi_gmem0_ARVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_A_Pipeline_VITIS_LOOP_20_1/m_axi_gmem0_ARADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_A_Pipeline_VITIS_LOOP_20_1/m_axi_gmem0_ARID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_A_Pipeline_VITIS_LOOP_20_1/m_axi_gmem0_ARLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_A_Pipeline_VITIS_LOOP_20_1/m_axi_gmem0_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_A_Pipeline_VITIS_LOOP_20_1/m_axi_gmem0_ARBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_A_Pipeline_VITIS_LOOP_20_1/m_axi_gmem0_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_A_Pipeline_VITIS_LOOP_20_1/m_axi_gmem0_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_A_Pipeline_VITIS_LOOP_20_1/m_axi_gmem0_ARPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_A_Pipeline_VITIS_LOOP_20_1/m_axi_gmem0_ARQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_A_Pipeline_VITIS_LOOP_20_1/m_axi_gmem0_ARREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_A_Pipeline_VITIS_LOOP_20_1/m_axi_gmem0_ARUSER' to 0.
INFO: [RTGEN 206-100] Finished creating RTL model for 'load_A_Pipeline_VITIS_LOOP_20_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.26 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.26 seconds; current allocated memory: 858.219 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'load_A' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'load_A'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 859.125 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'load_stream_to_buffer' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'load_stream_to_buffer' pipeline 'read_data_loop' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'load_stream_to_buffer'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 860.137 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'load_dense_accoding_A_Pipeline_VITIS_LOOP_49_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'load_dense_accoding_A_Pipeline_VITIS_LOOP_49_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.1 seconds. CPU system time: 0 seconds. Elapsed time: 0.1 seconds; current allocated memory: 862.285 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'load_dense_accoding_A_Pipeline_VITIS_LOOP_56_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'load_dense_accoding_A_Pipeline_VITIS_LOOP_56_3'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 863.461 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'load_dense_accoding_A_Pipeline_VITIS_LOOP_64_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'load_dense_accoding_A_Pipeline_VITIS_LOOP_64_4' pipeline 'VITIS_LOOP_64_4' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'load_dense_accoding_A_Pipeline_VITIS_LOOP_64_4/m_axi_gmem1_ARVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_dense_accoding_A_Pipeline_VITIS_LOOP_64_4/m_axi_gmem1_ARADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_dense_accoding_A_Pipeline_VITIS_LOOP_64_4/m_axi_gmem1_ARID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_dense_accoding_A_Pipeline_VITIS_LOOP_64_4/m_axi_gmem1_ARLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_dense_accoding_A_Pipeline_VITIS_LOOP_64_4/m_axi_gmem1_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_dense_accoding_A_Pipeline_VITIS_LOOP_64_4/m_axi_gmem1_ARBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_dense_accoding_A_Pipeline_VITIS_LOOP_64_4/m_axi_gmem1_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_dense_accoding_A_Pipeline_VITIS_LOOP_64_4/m_axi_gmem1_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_dense_accoding_A_Pipeline_VITIS_LOOP_64_4/m_axi_gmem1_ARPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_dense_accoding_A_Pipeline_VITIS_LOOP_64_4/m_axi_gmem1_ARQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_dense_accoding_A_Pipeline_VITIS_LOOP_64_4/m_axi_gmem1_ARREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_dense_accoding_A_Pipeline_VITIS_LOOP_64_4/m_axi_gmem1_ARUSER' to 0.
INFO: [RTGEN 206-100] Generating core module 'uitofp_32ns_32_4_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'load_dense_accoding_A_Pipeline_VITIS_LOOP_64_4'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.07 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.07 seconds; current allocated memory: 864.453 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'load_dense_accoding_A' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'mul_32ns_31ns_62_2_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_32s_32s_32_2_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mux_164_31_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mux_164_32_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'load_dense_accoding_A'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.15 seconds. CPU system time: 0 seconds. Elapsed time: 0.16 seconds; current allocated memory: 867.285 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'spmm_hls' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'spmm_hls/gmem0' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'spmm_hls/gmem1' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'spmm_hls/gmem2' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'spmm_hls/A' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'spmm_hls/nnz' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'spmm_hls/B' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'spmm_hls/C' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'spmm_hls/M' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'spmm_hls/K' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'spmm_hls' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'A', 'nnz', 'C', 'M', 'K' to AXI-Lite port control.
INFO: [RTGEN 206-100] Bundling port 'B' to AXI-Lite port control_r.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem2_AWVALID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem2_AWVALID' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem2_AWREADY' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem2_AWADDR' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem2_AWADDR' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem2_AWID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem2_AWID' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem2_AWLEN' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem2_AWLEN' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem2_AWSIZE' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem2_AWSIZE' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem2_AWBURST' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem2_AWBURST' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem2_AWLOCK' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem2_AWLOCK' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem2_AWCACHE' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem2_AWCACHE' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem2_AWPROT' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem2_AWPROT' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem2_AWQOS' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem2_AWQOS' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem2_AWREGION' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem2_AWREGION' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem2_AWUSER' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem2_AWUSER' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem2_WVALID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem2_WVALID' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem2_WREADY' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem2_WDATA' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem2_WDATA' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem2_WSTRB' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem2_WSTRB' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem2_WLAST' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem2_WLAST' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem2_WID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem2_WID' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem2_WUSER' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem2_WUSER' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem2_ARVALID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem2_ARVALID' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem2_ARREADY' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem2_ARADDR' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem2_ARADDR' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem2_ARID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem2_ARID' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem2_ARLEN' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem2_ARLEN' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem2_ARSIZE' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem2_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem2_ARBURST' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem2_ARBURST' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem2_ARLOCK' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem2_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem2_ARCACHE' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem2_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem2_ARPROT' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2 (64-bit)
Tool Version Limit: 2019.12
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 4ns.
INFO: [HLS 200-1611] Setting target device to 'xcu280-fsvh2892-2L-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_latency=0
INFO: [HLS 200-1464] Running solution command: config_export -format=xo
INFO: [HLS 200-1464] Running solution command: config_export -output=build_fpga/spmm_hls.xo
INFO: [HLS 200-1510] Running: set_part xcu280-fsvh2892-2L-e 
INFO: [HLS 200-1510] Running: create_clock -period 4.0 -name default 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.01 seconds. CPU system time: 0.02 seconds. Elapsed time: 10.05 seconds; current allocated memory: 732.820 MB.
INFO: [HLS 200-10] Analyzing design file 'src/spmm_device_fpga.cpp' ... 
WARNING: [HLS 207-5558] Only for-loops and functions support the dataflow (src/spmm_device_fpga.cpp:103:9)
WARNING: [HLS 207-5558] Only for-loops and functions support the dataflow (src/spmm_device_fpga.cpp:172:9)
WARNING: [HLS 207-5558] Only for-loops and functions support the dataflow (src/spmm_device_fpga.cpp:180:9)
WARNING: [HLS 214-104] Only for-loops and functions support the dataflow (src/spmm_device_fpga.cpp:103:9)
WARNING: [HLS 214-104] Only for-loops and functions support the dataflow (src/spmm_device_fpga.cpp:172:9)
WARNING: [HLS 214-104] Only for-loops and functions support the dataflow (src/spmm_device_fpga.cpp:180:9)
WARNING: [HLS 200-471] Dataflow form checks found 3 issue(s) in file src/spmm_device_fpga.cpp
WARNING: [HLS 207-5292] unused parameter 'outBuf' (src/spmm_device_fpga.cpp:113:13)
WARNING: [HLS 207-5292] unused parameter 'C' (src/spmm_device_fpga.cpp:114:13)
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 3.7 seconds. CPU system time: 0.61 seconds. Elapsed time: 4.32 seconds; current allocated memory: 733.152 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-291] Loop 'VITIS_LOOP_56_3' is marked as complete unroll implied by the pipeline pragma (src/spmm_device_fpga.cpp:56:26)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_64_4' is marked as complete unroll implied by the pipeline pragma (src/spmm_device_fpga.cpp:64:30)
INFO: [HLS 214-178] Inlining function 'unpack_pcoo(ap_uint<64>)' into 'load_stream_to_buffer(hls::stream<ap_uint<64>, 0>&, PCOO*, ap_uint<32>&)' (src/spmm_device_fpga.cpp:30:0)
INFO: [HLS 214-178] Inlining function 'pe(PCOO*, float*, int*, float*, int)' into 'spmm_hls' (src/spmm_device_fpga.cpp:128:0)
INFO: [HLS 214-248] Applying array_partition to 'buf0.eor': Complete partitioning on dimension 1. (src/spmm_device_fpga.cpp:143:7)
INFO: [HLS 214-248] Applying array_partition to 'buf0.col': Complete partitioning on dimension 1. (src/spmm_device_fpga.cpp:143:7)
INFO: [HLS 214-248] Applying array_partition to 'buf0.value': Complete partitioning on dimension 1. (src/spmm_device_fpga.cpp:143:7)
INFO: [HLS 214-248] Applying array_partition to 'buf1.eor': Complete partitioning on dimension 1. (src/spmm_device_fpga.cpp:144:10)
INFO: [HLS 214-248] Applying array_partition to 'buf1.col': Complete partitioning on dimension 1. (src/spmm_device_fpga.cpp:144:10)
INFO: [HLS 214-248] Applying array_partition to 'buf1.value': Complete partitioning on dimension 1. (src/spmm_device_fpga.cpp:144:10)
INFO: [HLS 214-248] Applying array_partition to 'map_buf': Complete partitioning on dimension 1. (src/spmm_device_fpga.cpp:149:9)
INFO: [HLS 214-248] Applying array_partition to 'Dense_Buf0': Cyclic partitioning with factor 8 on dimension 1. (src/spmm_device_fpga.cpp:151:8)
INFO: [HLS 214-248] Applying array_partition to 'Dense_Buf1': Cyclic partitioning with factor 8 on dimension 1. (src/spmm_device_fpga.cpp:152:11)
INFO: [HLS 214-248] Applying array_partition to 'Out_Buf0': Cyclic partitioning with factor 8 on dimension 1. (src/spmm_device_fpga.cpp:158:8)
INFO: [HLS 214-248] Applying array_partition to 'Out_Buf1': Cyclic partitioning with factor 8 on dimension 1. (src/spmm_device_fpga.cpp:159:11)
INFO: [HLS 214-115] Multiple burst reads of length 16 and bit width 64 in loop 'VITIS_LOOP_20_1'(src/spmm_device_fpga.cpp:20:19) has been inferred on bundle 'gmem0'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (src/spmm_device_fpga.cpp:20:19)
INFO: [HLS 214-115] Multiple burst reads of variable length and bit width 32 in loop 'VITIS_LOOP_64_4'(src/spmm_device_fpga.cpp:64:30) has been inferred on bundle 'gmem1'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (src/spmm_device_fpga.cpp:64:30)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 4.85 seconds. CPU system time: 0.67 seconds. Elapsed time: 5.52 seconds; current allocated memory: 733.648 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 733.648 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.14 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.14 seconds; current allocated memory: 743.949 MB.
INFO: [HLS 200-10] Checking synthesizability ...
WARNING: [SYNCHK 200-77] The top function 'pe' (src/spmm_device_fpga.cpp:87) has no outputs. Possible cause(s) are: (1) Output parameters are passed by value; (2) intended outputs (parameters or global variables) are never written; (3) there are infinite loops.
INFO: [SYNCHK 200-10] 0 error(s), 1 warning(s).
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.25 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.27 seconds; current allocated memory: 756.469 MB.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'VITIS_LOOP_53_2' (src/spmm_device_fpga.cpp:55) in function 'load_dense_accoding_A' for pipelining.
WARNING: [HLS 200-932] Cannot unroll loop 'VITIS_LOOP_56_3' (src/spmm_device_fpga.cpp:56) in function 'load_dense_accoding_A' completely: variable loop bound.
WARNING: [HLS 200-936] Cannot unroll loop 'VITIS_LOOP_64_4' (src/spmm_device_fpga.cpp:64) in function 'load_dense_accoding_A': cannot completely unroll a loop with a variable trip count.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.6 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.62 seconds; current allocated memory: 791.969 MB.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_53_2' (src/spmm_device_fpga.cpp:55:11) in function 'load_dense_accoding_A' more than one sub loop.
INFO: [HLS 200-472] Inferring partial write operation for 'out_buf_0' (src/spmm_device_fpga.cpp:82:13)
INFO: [HLS 200-472] Inferring partial write operation for 'dense_ptr_0' (src/spmm_device_fpga.cpp:66:23)
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.46 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.48 seconds; current allocated memory: 868.422 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'spmm_hls' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'load_A_Pipeline_VITIS_LOOP_20_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_20_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'VITIS_LOOP_20_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.09 seconds. CPU system time: 0.04 seconds. Elapsed time: 0.12 seconds; current allocated memory: 870.051 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 870.051 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'load_A' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 870.266 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 870.266 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'load_stream_to_buffer' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'read_data_loop'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'read_data_loop'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 871.773 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 871.773 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'load_dense_accoding_A_Pipeline_VITIS_LOOP_49_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_49_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, loop 'VITIS_LOOP_49_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.05 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.05 seconds; current allocated memory: 872.090 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 872.090 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'load_dense_accoding_A_Pipeline_VITIS_LOOP_56_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [SCHED 204-65] Unable to satisfy pipeline directive for function 'load_dense_accoding_A_Pipeline_VITIS_LOOP_56_3': contains subloop(s) that are not unrolled.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_56_3'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, loop 'VITIS_LOOP_56_3'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.03 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.04 seconds; current allocated memory: 872.375 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 872.375 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'load_dense_accoding_A_Pipeline_VITIS_LOOP_64_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [SCHED 204-65] Unable to satisfy pipeline directive for function 'load_dense_accoding_A_Pipeline_VITIS_LOOP_64_4': contains subloop(s) that are not unrolled.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_64_4'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 7, loop 'VITIS_LOOP_64_4'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.09 seconds. CPU system time: 0 seconds. Elapsed time: 0.09 seconds; current allocated memory: 872.836 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 872.836 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'load_dense_accoding_A' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [SCHED 204-67] Unable to satisfy pipeline directive for loop 'VITIS_LOOP_53_2': contains subfunction 'load_dense_accoding_A_Pipeline_VITIS_LOOP_56_3' which is not pipelined.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.14 seconds. CPU system time: 0 seconds. Elapsed time: 0.14 seconds; current allocated memory: 874.055 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.13 seconds. CPU system time: 0 seconds. Elapsed time: 0.14 seconds; current allocated memory: 874.055 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'pe_kernel' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_80_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 7, loop 'VITIS_LOOP_80_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.21 seconds. CPU system time: 0 seconds. Elapsed time: 0.21 seconds; current allocated memory: 874.570 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.15 seconds. CPU system time: 0 seconds. Elapsed time: 0.14 seconds; current allocated memory: 874.570 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'spmm_hls' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.46 seconds. CPU system time: 0 seconds. Elapsed time: 0.47 seconds; current allocated memory: 883.320 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1.83 seconds. CPU system time: 0.02 seconds. Elapsed time: 1.84 seconds; current allocated memory: 883.320 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'load_A_Pipeline_VITIS_LOOP_20_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'load_A_Pipeline_VITIS_LOOP_20_1' pipeline 'VITIS_LOOP_20_1' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'load_A_Pipeline_VITIS_LOOP_20_1/m_axi_gmem0_ARVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_A_Pipeline_VITIS_LOOP_20_1/m_axi_gmem0_ARADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_A_Pipeline_VITIS_LOOP_20_1/m_axi_gmem0_ARID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_A_Pipeline_VITIS_LOOP_20_1/m_axi_gmem0_ARLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_A_Pipeline_VITIS_LOOP_20_1/m_axi_gmem0_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_A_Pipeline_VITIS_LOOP_20_1/m_axi_gmem0_ARBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_A_Pipeline_VITIS_LOOP_20_1/m_axi_gmem0_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_A_Pipeline_VITIS_LOOP_20_1/m_axi_gmem0_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_A_Pipeline_VITIS_LOOP_20_1/m_axi_gmem0_ARPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_A_Pipeline_VITIS_LOOP_20_1/m_axi_gmem0_ARQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_A_Pipeline_VITIS_LOOP_20_1/m_axi_gmem0_ARREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_A_Pipeline_VITIS_LOOP_20_1/m_axi_gmem0_ARUSER' to 0.
INFO: [RTGEN 206-100] Finished creating RTL model for 'load_A_Pipeline_VITIS_LOOP_20_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.47 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.48 seconds; current allocated memory: 883.320 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'load_A' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'load_A'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 883.320 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'load_stream_to_buffer' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'load_stream_to_buffer' pipeline 'read_data_loop' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'load_stream_to_buffer'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 883.320 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'load_dense_accoding_A_Pipeline_VITIS_LOOP_49_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'load_dense_accoding_A_Pipeline_VITIS_LOOP_49_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.09 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.1 seconds; current allocated memory: 883.320 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'load_dense_accoding_A_Pipeline_VITIS_LOOP_56_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'load_dense_accoding_A_Pipeline_VITIS_LOOP_56_3'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 884.391 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'load_dense_accoding_A_Pipeline_VITIS_LOOP_64_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'load_dense_accoding_A_Pipeline_VITIS_LOOP_64_4' pipeline 'VITIS_LOOP_64_4' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'load_dense_accoding_A_Pipeline_VITIS_LOOP_64_4/m_axi_gmem1_ARVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_dense_accoding_A_Pipeline_VITIS_LOOP_64_4/m_axi_gmem1_ARADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_dense_accoding_A_Pipeline_VITIS_LOOP_64_4/m_axi_gmem1_ARID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_dense_accoding_A_Pipeline_VITIS_LOOP_64_4/m_axi_gmem1_ARLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_dense_accoding_A_Pipeline_VITIS_LOOP_64_4/m_axi_gmem1_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_dense_accoding_A_Pipeline_VITIS_LOOP_64_4/m_axi_gmem1_ARBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_dense_accoding_A_Pipeline_VITIS_LOOP_64_4/m_axi_gmem1_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_dense_accoding_A_Pipeline_VITIS_LOOP_64_4/m_axi_gmem1_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_dense_accoding_A_Pipeline_VITIS_LOOP_64_4/m_axi_gmem1_ARPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_dense_accoding_A_Pipeline_VITIS_LOOP_64_4/m_axi_gmem1_ARQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_dense_accoding_A_Pipeline_VITIS_LOOP_64_4/m_axi_gmem1_ARREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_dense_accoding_A_Pipeline_VITIS_LOOP_64_4/m_axi_gmem1_ARUSER' to 0.
INFO: [RTGEN 206-100] Generating core module 'uitofp_32ns_32_4_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'load_dense_accoding_A_Pipeline_VITIS_LOOP_64_4'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.07 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.08 seconds; current allocated memory: 885.383 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'load_dense_accoding_A' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'mul_32ns_31ns_62_2_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_32s_32s_32_2_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mux_164_31_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mux_164_32_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'load_dense_accoding_A'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.14 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.16 seconds; current allocated memory: 888.215 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'pe_kernel' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mux_83_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'uitofp_32ns_32_4_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'pe_kernel'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.22 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.24 seconds; current allocated memory: 891.168 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'spmm_hls' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'spmm_hls/gmem0' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'spmm_hls/gmem1' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'spmm_hls/gmem2' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'spmm_hls/A' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'spmm_hls/nnz' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'spmm_hls/B' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'spmm_hls/C' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'spmm_hls/M' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'spmm_hls/K' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'spmm_hls' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'A', 'nnz', 'C', 'M', 'K' and 'return' to AXI-Lite port control.
INFO: [RTGEN 206-100] Bundling port 'B' to AXI-Lite port control_r.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem2_AWVALID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem2_AWVALID' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem2_AWREADY' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem2_AWADDR' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem2_AWADDR' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem2_AWID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem2_AWID' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem2_AWLEN' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem2_AWLEN' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem2_AWSIZE' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem2_AWSIZE' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem2_AWBURST' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem2_AWBURST' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem2_AWLOCK' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem2_AWLOCK' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem2_AWCACHE' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem2_AWCACHE' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem2_AWPROT' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem2_AWPROT' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem2_AWQOS' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem2_AWQOS' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem2_AWREGION' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem2_AWREGION' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem2_AWUSER' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem2_AWUSER' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem2_WVALID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem2_WVALID' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem2_WREADY' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem2_WDATA' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem2_WDATA' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem2_WSTRB' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem2_WSTRB' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem2_WLAST' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem2_WLAST' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem2_WID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem2_WID' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem2_WUSER' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem2_WUSER' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem2_ARVALID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem2_ARVALID' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem2_ARREADY' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem2_ARADDR' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2 (64-bit)
Tool Version Limit: 2019.12
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 4ns.
INFO: [HLS 200-1611] Setting target device to 'xcu280-fsvh2892-2L-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_latency=0
INFO: [HLS 200-1464] Running solution command: config_export -format=xo
INFO: [HLS 200-1464] Running solution command: config_export -output=build_fpga/spmm_hls.xo
INFO: [HLS 200-1510] Running: set_part xcu280-fsvh2892-2L-e 
INFO: [HLS 200-1510] Running: create_clock -period 4.0 -name default 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.01 seconds. CPU system time: 0.02 seconds. Elapsed time: 10.04 seconds; current allocated memory: 735.781 MB.
INFO: [HLS 200-10] Analyzing design file 'src/spmm_device_fpga.cpp' ... 
WARNING: [HLS 207-5558] Only for-loops and functions support the dataflow (src/spmm_device_fpga.cpp:116:9)
WARNING: [HLS 207-5558] Only for-loops and functions support the dataflow (src/spmm_device_fpga.cpp:185:9)
WARNING: [HLS 207-5558] Only for-loops and functions support the dataflow (src/spmm_device_fpga.cpp:193:9)
WARNING: [HLS 214-104] Only for-loops and functions support the dataflow (src/spmm_device_fpga.cpp:116:9)
WARNING: [HLS 214-104] Only for-loops and functions support the dataflow (src/spmm_device_fpga.cpp:185:9)
WARNING: [HLS 214-104] Only for-loops and functions support the dataflow (src/spmm_device_fpga.cpp:193:9)
WARNING: [HLS 200-471] Dataflow form checks found 3 issue(s) in file src/spmm_device_fpga.cpp
WARNING: [HLS 207-5292] unused parameter 'outBuf' (src/spmm_device_fpga.cpp:126:13)
WARNING: [HLS 207-5292] unused parameter 'C' (src/spmm_device_fpga.cpp:127:13)
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 3.65 seconds. CPU system time: 0.69 seconds. Elapsed time: 4.38 seconds; current allocated memory: 736.172 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-291] Loop 'VITIS_LOOP_56_3' is marked as complete unroll implied by the pipeline pragma (src/spmm_device_fpga.cpp:56:26)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_64_4' is marked as complete unroll implied by the pipeline pragma (src/spmm_device_fpga.cpp:64:30)
INFO: [HLS 214-178] Inlining function 'unpack_pcoo(ap_uint<64>)' into 'load_stream_to_buffer(hls::stream<ap_uint<64>, 0>&, PCOO*, ap_uint<32>&)' (src/spmm_device_fpga.cpp:30:0)
INFO: [HLS 214-178] Inlining function 'pe(PCOO*, float*, int*, float*, int)' into 'spmm_hls' (src/spmm_device_fpga.cpp:141:0)
INFO: [HLS 214-248] Applying array_partition to 'buf0.eor': Complete partitioning on dimension 1. (src/spmm_device_fpga.cpp:156:7)
INFO: [HLS 214-248] Applying array_partition to 'buf0.col': Complete partitioning on dimension 1. (src/spmm_device_fpga.cpp:156:7)
INFO: [HLS 214-248] Applying array_partition to 'buf0.value': Complete partitioning on dimension 1. (src/spmm_device_fpga.cpp:156:7)
INFO: [HLS 214-248] Applying array_partition to 'buf1.eor': Complete partitioning on dimension 1. (src/spmm_device_fpga.cpp:157:10)
INFO: [HLS 214-248] Applying array_partition to 'buf1.col': Complete partitioning on dimension 1. (src/spmm_device_fpga.cpp:157:10)
INFO: [HLS 214-248] Applying array_partition to 'buf1.value': Complete partitioning on dimension 1. (src/spmm_device_fpga.cpp:157:10)
INFO: [HLS 214-248] Applying array_partition to 'map_buf': Complete partitioning on dimension 1. (src/spmm_device_fpga.cpp:162:9)
INFO: [HLS 214-248] Applying array_partition to 'Dense_Buf0': Cyclic partitioning with factor 8 on dimension 1. (src/spmm_device_fpga.cpp:164:8)
INFO: [HLS 214-248] Applying array_partition to 'Dense_Buf1': Cyclic partitioning with factor 8 on dimension 1. (src/spmm_device_fpga.cpp:165:11)
INFO: [HLS 214-248] Applying array_partition to 'Out_Buf0': Cyclic partitioning with factor 8 on dimension 1. (src/spmm_device_fpga.cpp:171:8)
INFO: [HLS 214-248] Applying array_partition to 'Out_Buf1': Cyclic partitioning with factor 8 on dimension 1. (src/spmm_device_fpga.cpp:172:11)
INFO: [HLS 214-115] Multiple burst reads of length 16 and bit width 64 in loop 'VITIS_LOOP_20_1'(src/spmm_device_fpga.cpp:20:19) has been inferred on bundle 'gmem0'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (src/spmm_device_fpga.cpp:20:19)
INFO: [HLS 214-115] Multiple burst reads of variable length and bit width 32 in loop 'VITIS_LOOP_64_4'(src/spmm_device_fpga.cpp:64:30) has been inferred on bundle 'gmem1'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (src/spmm_device_fpga.cpp:64:30)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 4.91 seconds. CPU system time: 0.65 seconds. Elapsed time: 5.57 seconds; current allocated memory: 736.625 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 736.625 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.15 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.16 seconds; current allocated memory: 747.496 MB.
INFO: [HLS 200-10] Checking synthesizability ...
WARNING: [SYNCHK 200-77] The top function 'pe' (src/spmm_device_fpga.cpp:100) has no outputs. Possible cause(s) are: (1) Output parameters are passed by value; (2) intended outputs (parameters or global variables) are never written; (3) there are infinite loops.
INFO: [SYNCHK 200-10] 0 error(s), 1 warning(s).
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.27 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.27 seconds; current allocated memory: 760.734 MB.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'VITIS_LOOP_53_2' (src/spmm_device_fpga.cpp:55) in function 'load_dense_accoding_A' for pipelining.
WARNING: [HLS 200-932] Cannot unroll loop 'VITIS_LOOP_56_3' (src/spmm_device_fpga.cpp:56) in function 'load_dense_accoding_A' completely: variable loop bound.
WARNING: [HLS 200-936] Cannot unroll loop 'VITIS_LOOP_64_4' (src/spmm_device_fpga.cpp:64) in function 'load_dense_accoding_A': cannot completely unroll a loop with a variable trip count.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.6 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.64 seconds; current allocated memory: 795.934 MB.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_53_2' (src/spmm_device_fpga.cpp:55:11) in function 'load_dense_accoding_A' more than one sub loop.
INFO: [HLS 200-472] Inferring partial write operation for 'out_buf_0' (src/spmm_device_fpga.cpp:95:13)
INFO: [HLS 200-472] Inferring partial write operation for 'out_buf_0' (src/spmm_device_fpga.cpp:82:13)
INFO: [HLS 200-472] Inferring partial write operation for 'dense_ptr_0' (src/spmm_device_fpga.cpp:66:23)
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.48 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.51 seconds; current allocated memory: 882.383 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'spmm_hls' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'load_A_Pipeline_VITIS_LOOP_20_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_20_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'VITIS_LOOP_20_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.09 seconds. CPU system time: 0.04 seconds. Elapsed time: 0.11 seconds; current allocated memory: 884.340 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 884.340 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'load_A' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 884.523 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 884.523 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'load_stream_to_buffer' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'read_data_loop'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'read_data_loop'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 885.973 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 885.973 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'load_dense_accoding_A_Pipeline_VITIS_LOOP_49_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_49_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, loop 'VITIS_LOOP_49_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 886.344 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 886.344 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'load_dense_accoding_A_Pipeline_VITIS_LOOP_56_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [SCHED 204-65] Unable to satisfy pipeline directive for function 'load_dense_accoding_A_Pipeline_VITIS_LOOP_56_3': contains subloop(s) that are not unrolled.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_56_3'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, loop 'VITIS_LOOP_56_3'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 886.637 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 886.637 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'load_dense_accoding_A_Pipeline_VITIS_LOOP_64_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [SCHED 204-65] Unable to satisfy pipeline directive for function 'load_dense_accoding_A_Pipeline_VITIS_LOOP_64_4': contains subloop(s) that are not unrolled.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_64_4'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 7, loop 'VITIS_LOOP_64_4'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.09 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.09 seconds; current allocated memory: 887.074 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 887.074 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'load_dense_accoding_A' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [SCHED 204-67] Unable to satisfy pipeline directive for loop 'VITIS_LOOP_53_2': contains subfunction 'load_dense_accoding_A_Pipeline_VITIS_LOOP_56_3' which is not pipelined.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.13 seconds. CPU system time: 0 seconds. Elapsed time: 0.14 seconds; current allocated memory: 888.309 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.13 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.14 seconds; current allocated memory: 888.309 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'pe_kernel_0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_80_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 7, loop 'VITIS_LOOP_80_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.2 seconds. CPU system time: 0 seconds. Elapsed time: 0.2 seconds; current allocated memory: 888.789 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.14 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.15 seconds; current allocated memory: 888.789 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'pe_kernel_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_93_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 7, loop 'VITIS_LOOP_93_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.22 seconds. CPU system time: 0 seconds. Elapsed time: 0.21 seconds; current allocated memory: 889.617 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.15 seconds. CPU system time: 0 seconds. Elapsed time: 0.15 seconds; current allocated memory: 889.617 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'spmm_hls' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.49 seconds. CPU system time: 0 seconds. Elapsed time: 0.5 seconds; current allocated memory: 898.352 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1.83 seconds. CPU system time: 0.03 seconds. Elapsed time: 1.86 seconds; current allocated memory: 898.352 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'load_A_Pipeline_VITIS_LOOP_20_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'load_A_Pipeline_VITIS_LOOP_20_1' pipeline 'VITIS_LOOP_20_1' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'load_A_Pipeline_VITIS_LOOP_20_1/m_axi_gmem0_ARVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_A_Pipeline_VITIS_LOOP_20_1/m_axi_gmem0_ARADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_A_Pipeline_VITIS_LOOP_20_1/m_axi_gmem0_ARID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_A_Pipeline_VITIS_LOOP_20_1/m_axi_gmem0_ARLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_A_Pipeline_VITIS_LOOP_20_1/m_axi_gmem0_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_A_Pipeline_VITIS_LOOP_20_1/m_axi_gmem0_ARBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_A_Pipeline_VITIS_LOOP_20_1/m_axi_gmem0_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_A_Pipeline_VITIS_LOOP_20_1/m_axi_gmem0_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_A_Pipeline_VITIS_LOOP_20_1/m_axi_gmem0_ARPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_A_Pipeline_VITIS_LOOP_20_1/m_axi_gmem0_ARQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_A_Pipeline_VITIS_LOOP_20_1/m_axi_gmem0_ARREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_A_Pipeline_VITIS_LOOP_20_1/m_axi_gmem0_ARUSER' to 0.
INFO: [RTGEN 206-100] Finished creating RTL model for 'load_A_Pipeline_VITIS_LOOP_20_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.48 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.5 seconds; current allocated memory: 898.352 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'load_A' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'load_A'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.06 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.07 seconds; current allocated memory: 898.352 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'load_stream_to_buffer' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'load_stream_to_buffer' pipeline 'read_data_loop' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'load_stream_to_buffer'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.04 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.05 seconds; current allocated memory: 898.352 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'load_dense_accoding_A_Pipeline_VITIS_LOOP_49_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'load_dense_accoding_A_Pipeline_VITIS_LOOP_49_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.09 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.1 seconds; current allocated memory: 898.352 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'load_dense_accoding_A_Pipeline_VITIS_LOOP_56_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'load_dense_accoding_A_Pipeline_VITIS_LOOP_56_3'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 899.508 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'load_dense_accoding_A_Pipeline_VITIS_LOOP_64_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'load_dense_accoding_A_Pipeline_VITIS_LOOP_64_4' pipeline 'VITIS_LOOP_64_4' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'load_dense_accoding_A_Pipeline_VITIS_LOOP_64_4/m_axi_gmem1_ARVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_dense_accoding_A_Pipeline_VITIS_LOOP_64_4/m_axi_gmem1_ARADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_dense_accoding_A_Pipeline_VITIS_LOOP_64_4/m_axi_gmem1_ARID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_dense_accoding_A_Pipeline_VITIS_LOOP_64_4/m_axi_gmem1_ARLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_dense_accoding_A_Pipeline_VITIS_LOOP_64_4/m_axi_gmem1_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_dense_accoding_A_Pipeline_VITIS_LOOP_64_4/m_axi_gmem1_ARBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_dense_accoding_A_Pipeline_VITIS_LOOP_64_4/m_axi_gmem1_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_dense_accoding_A_Pipeline_VITIS_LOOP_64_4/m_axi_gmem1_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_dense_accoding_A_Pipeline_VITIS_LOOP_64_4/m_axi_gmem1_ARPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_dense_accoding_A_Pipeline_VITIS_LOOP_64_4/m_axi_gmem1_ARQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_dense_accoding_A_Pipeline_VITIS_LOOP_64_4/m_axi_gmem1_ARREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_dense_accoding_A_Pipeline_VITIS_LOOP_64_4/m_axi_gmem1_ARUSER' to 0.
INFO: [RTGEN 206-100] Generating core module 'uitofp_32ns_32_4_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'load_dense_accoding_A_Pipeline_VITIS_LOOP_64_4'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.08 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.08 seconds; current allocated memory: 900.418 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'load_dense_accoding_A' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'mul_32ns_31ns_62_2_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_32s_32s_32_2_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mux_164_31_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mux_164_32_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'load_dense_accoding_A'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.16 seconds. CPU system time: 0 seconds. Elapsed time: 0.16 seconds; current allocated memory: 903.250 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'pe_kernel_0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mux_83_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'uitofp_32ns_32_4_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'pe_kernel_0'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.22 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.24 seconds; current allocated memory: 906.145 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'pe_kernel_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mux_83_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'uitofp_32ns_32_4_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'pe_kernel_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.2 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.2 seconds; current allocated memory: 908.199 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'spmm_hls' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'spmm_hls/gmem0' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'spmm_hls/gmem1' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'spmm_hls/gmem2' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'spmm_hls/A' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'spmm_hls/nnz' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'spmm_hls/B' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'spmm_hls/C' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'spmm_hls/M' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'spmm_hls/K' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'spmm_hls' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'A', 'nnz', 'C', 'M', 'K' and 'return' to AXI-Lite port control.
INFO: [RTGEN 206-100] Bundling port 'B' to AXI-Lite port control_r.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem2_AWVALID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem2_AWVALID' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem2_AWREADY' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem2_AWADDR' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem2_AWADDR' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem2_AWID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem2_AWID' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem2_AWLEN' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem2_AWLEN' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem2_AWSIZE' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem2_AWSIZE' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem2_AWBURST' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem2_AWBURST' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem2_AWLOCK' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem2_AWLOCK' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem2_AWCACHE' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem2_AWCACHE' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem2_AWPROT' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem2_AWPROT' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem2_AWQOS' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem2_AWQOS' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem2_AWREGION' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem2_AWREGION' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem2_AWUSER' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem2_AWUSER' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem2_WVALID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem2_WVALID' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem2_WREADY' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem2_WDATA' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem2_WDATA' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem2_WSTRB' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem2_WSTRB' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem2_WLAST' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem2_WLAST' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem2_WID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem2_WID' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem2_WUSER' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem2_WUSER' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem2_ARVALID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem2_ARVALID' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem2_ARREADY' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem2_ARADDR' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem2_ARADDR' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem2_ARID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem2_ARID' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem2_ARLEN' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem2_ARLEN' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem2_ARSIZE' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem2_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem2_ARBURST' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem2_ARBURST' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem2_ARLOCK' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem2_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem2_ARCACHE' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem2_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem2_ARPROT' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem2_ARPROT' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem2_ARQOS' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem2_ARQOS' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem2_ARREGION' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem2_ARREGION' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem2_ARUSER' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem2_ARUSER' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem2_RVALID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem2_RREADY' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem2_RREADY' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem2_RDATA' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem2_RLAST' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem2_RID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem2_RUSER' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem2_RRESP' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem2_BVALID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem2_BREADY' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem2_BREADY' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem2_BRESP' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem2_BID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem2_BUSER' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
INFO: [RTGEN 206-100] Generating core module 'mul_32s_32s_32_2_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mux_164_32_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'spmm_hls'.
INFO: [RTMG 210-278] Implementing memory 'spmm_hls_Dense_Buf0_RAM_2P_BRAM_1R1W' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'spmm_hls_Out_Buf0_RAM_2P_BRAM_0R0W' using block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'A_stream_U(spmm_hls_fifo_w64_d16_S)' using Shift Registers.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.79 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.83 seconds; current allocated memory: 916.074 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2 (64-bit)
Tool Version Limit: 2019.12
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 4ns.
INFO: [HLS 200-1611] Setting target device to 'xcu280-fsvh2892-2L-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_latency=0
INFO: [HLS 200-1464] Running solution command: config_export -format=xo
INFO: [HLS 200-1464] Running solution command: config_export -output=build_fpga/spmm_hls.xo
INFO: [HLS 200-1510] Running: set_part xcu280-fsvh2892-2L-e 
INFO: [HLS 200-1510] Running: create_clock -period 4.0 -name default 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.02 seconds. CPU system time: 0.01 seconds. Elapsed time: 10.04 seconds; current allocated memory: 735.781 MB.
INFO: [HLS 200-10] Analyzing design file 'src/spmm_device_fpga.cpp' ... 
WARNING: [HLS 207-5558] Only for-loops and functions support the dataflow (src/spmm_device_fpga.cpp:116:9)
WARNING: [HLS 207-5558] Only for-loops and functions support the dataflow (src/spmm_device_fpga.cpp:185:9)
WARNING: [HLS 207-5558] Only for-loops and functions support the dataflow (src/spmm_device_fpga.cpp:193:9)
WARNING: [HLS 214-104] Only for-loops and functions support the dataflow (src/spmm_device_fpga.cpp:116:9)
WARNING: [HLS 214-104] Only for-loops and functions support the dataflow (src/spmm_device_fpga.cpp:185:9)
WARNING: [HLS 214-104] Only for-loops and functions support the dataflow (src/spmm_device_fpga.cpp:193:9)
WARNING: [HLS 200-471] Dataflow form checks found 3 issue(s) in file src/spmm_device_fpga.cpp
WARNING: [HLS 207-5292] unused parameter 'outBuf' (src/spmm_device_fpga.cpp:126:13)
WARNING: [HLS 207-5292] unused parameter 'C' (src/spmm_device_fpga.cpp:127:13)
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 3.59 seconds. CPU system time: 0.67 seconds. Elapsed time: 4.28 seconds; current allocated memory: 736.117 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-291] Loop 'VITIS_LOOP_56_3' is marked as complete unroll implied by the pipeline pragma (src/spmm_device_fpga.cpp:56:26)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_64_4' is marked as complete unroll implied by the pipeline pragma (src/spmm_device_fpga.cpp:64:30)
INFO: [HLS 214-178] Inlining function 'unpack_pcoo(ap_uint<64>)' into 'load_stream_to_buffer(hls::stream<ap_uint<64>, 0>&, PCOO*, ap_uint<32>&)' (src/spmm_device_fpga.cpp:30:0)
INFO: [HLS 214-178] Inlining function 'pe(PCOO*, float*, int*, float*, int)' into 'spmm_hls' (src/spmm_device_fpga.cpp:141:0)
INFO: [HLS 214-248] Applying array_partition to 'buf0.eor': Complete partitioning on dimension 1. (src/spmm_device_fpga.cpp:156:7)
INFO: [HLS 214-248] Applying array_partition to 'buf0.col': Complete partitioning on dimension 1. (src/spmm_device_fpga.cpp:156:7)
INFO: [HLS 214-248] Applying array_partition to 'buf0.value': Complete partitioning on dimension 1. (src/spmm_device_fpga.cpp:156:7)
INFO: [HLS 214-248] Applying array_partition to 'buf1.eor': Complete partitioning on dimension 1. (src/spmm_device_fpga.cpp:157:10)
INFO: [HLS 214-248] Applying array_partition to 'buf1.col': Complete partitioning on dimension 1. (src/spmm_device_fpga.cpp:157:10)
INFO: [HLS 214-248] Applying array_partition to 'buf1.value': Complete partitioning on dimension 1. (src/spmm_device_fpga.cpp:157:10)
INFO: [HLS 214-248] Applying array_partition to 'map_buf': Complete partitioning on dimension 1. (src/spmm_device_fpga.cpp:162:9)
INFO: [HLS 214-248] Applying array_partition to 'Dense_Buf0': Cyclic partitioning with factor 8 on dimension 1. (src/spmm_device_fpga.cpp:164:8)
INFO: [HLS 214-248] Applying array_partition to 'Dense_Buf1': Cyclic partitioning with factor 8 on dimension 1. (src/spmm_device_fpga.cpp:165:11)
INFO: [HLS 214-248] Applying array_partition to 'Out_Buf0': Cyclic partitioning with factor 8 on dimension 1. (src/spmm_device_fpga.cpp:171:8)
INFO: [HLS 214-248] Applying array_partition to 'Out_Buf1': Cyclic partitioning with factor 8 on dimension 1. (src/spmm_device_fpga.cpp:172:11)
INFO: [HLS 214-115] Multiple burst reads of length 16 and bit width 64 in loop 'VITIS_LOOP_20_1'(src/spmm_device_fpga.cpp:20:19) has been inferred on bundle 'gmem0'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (src/spmm_device_fpga.cpp:20:19)
INFO: [HLS 214-115] Multiple burst reads of variable length and bit width 32 in loop 'VITIS_LOOP_64_4'(src/spmm_device_fpga.cpp:64:30) has been inferred on bundle 'gmem1'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (src/spmm_device_fpga.cpp:64:30)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 4.89 seconds. CPU system time: 0.66 seconds. Elapsed time: 5.57 seconds; current allocated memory: 736.613 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 736.613 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.14 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.15 seconds; current allocated memory: 747.164 MB.
INFO: [HLS 200-10] Checking synthesizability ...
WARNING: [SYNCHK 200-77] The top function 'pe' (src/spmm_device_fpga.cpp:100) has no outputs. Possible cause(s) are: (1) Output parameters are passed by value; (2) intended outputs (parameters or global variables) are never written; (3) there are infinite loops.
INFO: [SYNCHK 200-10] 0 error(s), 1 warning(s).
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.25 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.28 seconds; current allocated memory: 760.238 MB.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'VITIS_LOOP_53_2' (src/spmm_device_fpga.cpp:55) in function 'load_dense_accoding_A' for pipelining.
WARNING: [HLS 200-932] Cannot unroll loop 'VITIS_LOOP_56_3' (src/spmm_device_fpga.cpp:56) in function 'load_dense_accoding_A' completely: variable loop bound.
WARNING: [HLS 200-936] Cannot unroll loop 'VITIS_LOOP_64_4' (src/spmm_device_fpga.cpp:64) in function 'load_dense_accoding_A': cannot completely unroll a loop with a variable trip count.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.61 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.63 seconds; current allocated memory: 795.926 MB.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_53_2' (src/spmm_device_fpga.cpp:55:11) in function 'load_dense_accoding_A' more than one sub loop.
INFO: [HLS 200-472] Inferring partial write operation for 'out_buf_0' (src/spmm_device_fpga.cpp:95:13)
INFO: [HLS 200-472] Inferring partial write operation for 'out_buf_0' (src/spmm_device_fpga.cpp:82:13)
INFO: [HLS 200-472] Inferring partial write operation for 'dense_ptr_0' (src/spmm_device_fpga.cpp:66:23)
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.45 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.49 seconds; current allocated memory: 882.371 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'spmm_hls' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'load_A_Pipeline_VITIS_LOOP_20_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_20_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'VITIS_LOOP_20_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.09 seconds. CPU system time: 0.04 seconds. Elapsed time: 0.12 seconds; current allocated memory: 884.312 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 884.312 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'load_A' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 884.492 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 884.492 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'load_stream_to_buffer' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'read_data_loop'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'read_data_loop'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.06 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.06 seconds; current allocated memory: 885.945 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 885.945 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'load_dense_accoding_A_Pipeline_VITIS_LOOP_49_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_49_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, loop 'VITIS_LOOP_49_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 886.316 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 886.316 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'load_dense_accoding_A_Pipeline_VITIS_LOOP_56_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [SCHED 204-65] Unable to satisfy pipeline directive for function 'load_dense_accoding_A_Pipeline_VITIS_LOOP_56_3': contains subloop(s) that are not unrolled.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_56_3'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, loop 'VITIS_LOOP_56_3'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 886.605 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 886.605 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'load_dense_accoding_A_Pipeline_VITIS_LOOP_64_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [SCHED 204-65] Unable to satisfy pipeline directive for function 'load_dense_accoding_A_Pipeline_VITIS_LOOP_64_4': contains subloop(s) that are not unrolled.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_64_4'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 7, loop 'VITIS_LOOP_64_4'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.09 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 887.051 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.07 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.08 seconds; current allocated memory: 887.051 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'load_dense_accoding_A' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [SCHED 204-67] Unable to satisfy pipeline directive for loop 'VITIS_LOOP_53_2': contains subfunction 'load_dense_accoding_A_Pipeline_VITIS_LOOP_56_3' which is not pipelined.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.13 seconds. CPU system time: 0 seconds. Elapsed time: 0.13 seconds; current allocated memory: 888.277 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.14 seconds. CPU system time: 0 seconds. Elapsed time: 0.14 seconds; current allocated memory: 888.277 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'pe_kernel_0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_80_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 7, loop 'VITIS_LOOP_80_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.19 seconds. CPU system time: 0 seconds. Elapsed time: 0.2 seconds; current allocated memory: 888.754 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.13 seconds. CPU system time: 0 seconds. Elapsed time: 0.14 seconds; current allocated memory: 888.754 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'pe_kernel_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_93_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 7, loop 'VITIS_LOOP_93_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.21 seconds. CPU system time: 0 seconds. Elapsed time: 0.21 seconds; current allocated memory: 889.609 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.14 seconds. CPU system time: 0 seconds. Elapsed time: 0.15 seconds; current allocated memory: 889.609 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'spmm_hls' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.45 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.45 seconds; current allocated memory: 898.316 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1.81 seconds. CPU system time: 0.01 seconds. Elapsed time: 1.83 seconds; current allocated memory: 898.316 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'load_A_Pipeline_VITIS_LOOP_20_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'load_A_Pipeline_VITIS_LOOP_20_1' pipeline 'VITIS_LOOP_20_1' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'load_A_Pipeline_VITIS_LOOP_20_1/m_axi_gmem0_ARVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_A_Pipeline_VITIS_LOOP_20_1/m_axi_gmem0_ARADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_A_Pipeline_VITIS_LOOP_20_1/m_axi_gmem0_ARID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_A_Pipeline_VITIS_LOOP_20_1/m_axi_gmem0_ARLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_A_Pipeline_VITIS_LOOP_20_1/m_axi_gmem0_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_A_Pipeline_VITIS_LOOP_20_1/m_axi_gmem0_ARBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_A_Pipeline_VITIS_LOOP_20_1/m_axi_gmem0_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_A_Pipeline_VITIS_LOOP_20_1/m_axi_gmem0_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_A_Pipeline_VITIS_LOOP_20_1/m_axi_gmem0_ARPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_A_Pipeline_VITIS_LOOP_20_1/m_axi_gmem0_ARQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_A_Pipeline_VITIS_LOOP_20_1/m_axi_gmem0_ARREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_A_Pipeline_VITIS_LOOP_20_1/m_axi_gmem0_ARUSER' to 0.
INFO: [RTGEN 206-100] Finished creating RTL model for 'load_A_Pipeline_VITIS_LOOP_20_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.49 seconds. CPU system time: 0 seconds. Elapsed time: 0.48 seconds; current allocated memory: 898.316 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'load_A' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'load_A'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.05 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.06 seconds; current allocated memory: 898.316 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'load_stream_to_buffer' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'load_stream_to_buffer' pipeline 'read_data_loop' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'load_stream_to_buffer'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 898.316 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'load_dense_accoding_A_Pipeline_VITIS_LOOP_49_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'load_dense_accoding_A_Pipeline_VITIS_LOOP_49_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.1 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.1 seconds; current allocated memory: 898.316 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'load_dense_accoding_A_Pipeline_VITIS_LOOP_56_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'load_dense_accoding_A_Pipeline_VITIS_LOOP_56_3'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 899.492 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'load_dense_accoding_A_Pipeline_VITIS_LOOP_64_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'load_dense_accoding_A_Pipeline_VITIS_LOOP_64_4' pipeline 'VITIS_LOOP_64_4' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'load_dense_accoding_A_Pipeline_VITIS_LOOP_64_4/m_axi_gmem1_ARVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_dense_accoding_A_Pipeline_VITIS_LOOP_64_4/m_axi_gmem1_ARADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_dense_accoding_A_Pipeline_VITIS_LOOP_64_4/m_axi_gmem1_ARID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_dense_accoding_A_Pipeline_VITIS_LOOP_64_4/m_axi_gmem1_ARLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_dense_accoding_A_Pipeline_VITIS_LOOP_64_4/m_axi_gmem1_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_dense_accoding_A_Pipeline_VITIS_LOOP_64_4/m_axi_gmem1_ARBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_dense_accoding_A_Pipeline_VITIS_LOOP_64_4/m_axi_gmem1_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_dense_accoding_A_Pipeline_VITIS_LOOP_64_4/m_axi_gmem1_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_dense_accoding_A_Pipeline_VITIS_LOOP_64_4/m_axi_gmem1_ARPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_dense_accoding_A_Pipeline_VITIS_LOOP_64_4/m_axi_gmem1_ARQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_dense_accoding_A_Pipeline_VITIS_LOOP_64_4/m_axi_gmem1_ARREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_dense_accoding_A_Pipeline_VITIS_LOOP_64_4/m_axi_gmem1_ARUSER' to 0.
INFO: [RTGEN 206-100] Generating core module 'uitofp_32ns_32_4_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'load_dense_accoding_A_Pipeline_VITIS_LOOP_64_4'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.07 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.08 seconds; current allocated memory: 900.422 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'load_dense_accoding_A' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'mul_32ns_31ns_62_2_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_32s_32s_32_2_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mux_164_31_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mux_164_32_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'load_dense_accoding_A'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.15 seconds. CPU system time: 0 seconds. Elapsed time: 0.16 seconds; current allocated memory: 903.254 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'pe_kernel_0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mux_83_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'uitofp_32ns_32_4_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'pe_kernel_0'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.24 seconds. CPU system time: 0 seconds. Elapsed time: 0.23 seconds; current allocated memory: 906.133 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'pe_kernel_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mux_83_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'uitofp_32ns_32_4_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'pe_kernel_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.18 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.19 seconds; current allocated memory: 908.199 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'spmm_hls' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'spmm_hls/gmem0' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'spmm_hls/gmem1' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'spmm_hls/gmem2' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'spmm_hls/A' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'spmm_hls/nnz' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'spmm_hls/B' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'spmm_hls/C' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'spmm_hls/M' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'spmm_hls/K' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'spmm_hls' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'A', 'nnz', 'C', 'M', 'K' and 'return' to AXI-Lite port control.
INFO: [RTGEN 206-100] Bundling port 'B' to AXI-Lite port control_r.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem2_AWVALID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem2_AWVALID' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem2_AWREADY' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem2_AWADDR' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem2_AWADDR' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem2_AWID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem2_AWID' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem2_AWLEN' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem2_AWLEN' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem2_AWSIZE' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem2_AWSIZE' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem2_AWBURST' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem2_AWBURST' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem2_AWLOCK' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem2_AWLOCK' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem2_AWCACHE' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem2_AWCACHE' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem2_AWPROT' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem2_AWPROT' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem2_AWQOS' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem2_AWQOS' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem2_AWREGION' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem2_AWREGION' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem2_AWUSER' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem2_AWUSER' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem2_WVALID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem2_WVALID' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem2_WREADY' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem2_WDATA' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem2_WDATA' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem2_WSTRB' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem2_WSTRB' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem2_WLAST' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem2_WLAST' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem2_WID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem2_WID' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem2_WUSER' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem2_WUSER' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem2_ARVALID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem2_ARVALID' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem2_ARREADY' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem2_ARADDR' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem2_ARADDR' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem2_ARID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem2_ARID' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem2_ARLEN' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem2_ARLEN' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem2_ARSIZE' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem2_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem2_ARBURST' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem2_ARBURST' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem2_ARLOCK' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem2_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem2_ARCACHE' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem2_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem2_ARPROT' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem2_ARPROT' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem2_ARQOS' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem2_ARQOS' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem2_ARREGION' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem2_ARREGION' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem2_ARUSER' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem2_ARUSER' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem2_RVALID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem2_RREADY' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem2_RREADY' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem2_RDATA' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem2_RLAST' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem2_RID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem2_RUSER' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem2_RRESP' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem2_BVALID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem2_BREADY' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem2_BREADY' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem2_BRESP' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem2_BID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem2_BUSER' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
INFO: [RTGEN 206-100] Generating core module 'mul_32s_32s_32_2_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mux_164_32_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'spmm_hls'.
INFO: [RTMG 210-278] Implementing memory 'spmm_hls_Dense_Buf0_RAM_2P_BRAM_1R1W' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'spmm_hls_Out_Buf0_RAM_2P_BRAM_0R0W' using block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'A_stream_U(spmm_hls_fifo_w64_d16_S)' using Shift Registers.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.77 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.8 seconds; current allocated memory: 916.066 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2 (64-bit)
Tool Version Limit: 2019.12
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 4ns.
INFO: [HLS 200-1611] Setting target device to 'xcu280-fsvh2892-2L-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_latency=0
INFO: [HLS 200-1464] Running solution command: config_export -format=xo
INFO: [HLS 200-1464] Running solution command: config_export -output=build_fpga/spmm_hls.xo
INFO: [HLS 200-1510] Running: set_part xcu280-fsvh2892-2L-e 
INFO: [HLS 200-1510] Running: create_clock -period 4.0 -name default 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.01 seconds. CPU system time: 0.02 seconds. Elapsed time: 10.04 seconds; current allocated memory: 735.781 MB.
INFO: [HLS 200-10] Analyzing design file 'src/spmm_device_fpga.cpp' ... 
WARNING: [HLS 207-5560] Only for/while/do support the pipeline  pragma (src/spmm_device_fpga.cpp:116:9)
WARNING: [HLS 207-5558] Only for-loops and functions support the dataflow (src/spmm_device_fpga.cpp:185:9)
WARNING: [HLS 207-5558] Only for-loops and functions support the dataflow (src/spmm_device_fpga.cpp:193:9)
WARNING: [HLS 214-104] Only for-loops and functions support the dataflow (src/spmm_device_fpga.cpp:185:9)
WARNING: [HLS 214-104] Only for-loops and functions support the dataflow (src/spmm_device_fpga.cpp:193:9)
WARNING: [HLS 200-471] Dataflow form checks found 2 issue(s) in file src/spmm_device_fpga.cpp
WARNING: [HLS 207-5292] unused parameter 'outBuf' (src/spmm_device_fpga.cpp:126:13)
WARNING: [HLS 207-5292] unused parameter 'C' (src/spmm_device_fpga.cpp:127:13)
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 3.79 seconds. CPU system time: 0.69 seconds. Elapsed time: 4.52 seconds; current allocated memory: 736.117 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-291] Loop 'VITIS_LOOP_56_3' is marked as complete unroll implied by the pipeline pragma (src/spmm_device_fpga.cpp:56:26)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_64_4' is marked as complete unroll implied by the pipeline pragma (src/spmm_device_fpga.cpp:64:30)
INFO: [HLS 214-178] Inlining function 'unpack_pcoo(ap_uint<64>)' into 'load_stream_to_buffer(hls::stream<ap_uint<64>, 0>&, PCOO*, ap_uint<32>&)' (src/spmm_device_fpga.cpp:30:0)
INFO: [HLS 214-178] Inlining function 'pe(PCOO*, float*, int*, float*, int)' into 'spmm_hls' (src/spmm_device_fpga.cpp:141:0)
INFO: [HLS 214-248] Applying array_partition to 'buf0.eor': Complete partitioning on dimension 1. (src/spmm_device_fpga.cpp:156:7)
INFO: [HLS 214-248] Applying array_partition to 'buf0.col': Complete partitioning on dimension 1. (src/spmm_device_fpga.cpp:156:7)
INFO: [HLS 214-248] Applying array_partition to 'buf0.value': Complete partitioning on dimension 1. (src/spmm_device_fpga.cpp:156:7)
INFO: [HLS 214-248] Applying array_partition to 'buf1.eor': Complete partitioning on dimension 1. (src/spmm_device_fpga.cpp:157:10)
INFO: [HLS 214-248] Applying array_partition to 'buf1.col': Complete partitioning on dimension 1. (src/spmm_device_fpga.cpp:157:10)
INFO: [HLS 214-248] Applying array_partition to 'buf1.value': Complete partitioning on dimension 1. (src/spmm_device_fpga.cpp:157:10)
INFO: [HLS 214-248] Applying array_partition to 'map_buf': Complete partitioning on dimension 1. (src/spmm_device_fpga.cpp:162:9)
INFO: [HLS 214-248] Applying array_partition to 'Dense_Buf0': Cyclic partitioning with factor 8 on dimension 1. (src/spmm_device_fpga.cpp:164:8)
INFO: [HLS 214-248] Applying array_partition to 'Dense_Buf1': Cyclic partitioning with factor 8 on dimension 1. (src/spmm_device_fpga.cpp:165:11)
INFO: [HLS 214-248] Applying array_partition to 'Out_Buf0': Cyclic partitioning with factor 8 on dimension 1. (src/spmm_device_fpga.cpp:171:8)
INFO: [HLS 214-248] Applying array_partition to 'Out_Buf1': Cyclic partitioning with factor 8 on dimension 1. (src/spmm_device_fpga.cpp:172:11)
INFO: [HLS 214-115] Multiple burst reads of length 16 and bit width 64 in loop 'VITIS_LOOP_20_1'(src/spmm_device_fpga.cpp:20:19) has been inferred on bundle 'gmem0'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (src/spmm_device_fpga.cpp:20:19)
INFO: [HLS 214-115] Multiple burst reads of variable length and bit width 32 in loop 'VITIS_LOOP_64_4'(src/spmm_device_fpga.cpp:64:30) has been inferred on bundle 'gmem1'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (src/spmm_device_fpga.cpp:64:30)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 4.94 seconds. CPU system time: 0.68 seconds. Elapsed time: 5.63 seconds; current allocated memory: 736.613 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 736.613 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.15 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.15 seconds; current allocated memory: 747.164 MB.
INFO: [HLS 200-10] Checking synthesizability ...
WARNING: [SYNCHK 200-77] The top function 'pe' (src/spmm_device_fpga.cpp:100) has no outputs. Possible cause(s) are: (1) Output parameters are passed by value; (2) intended outputs (parameters or global variables) are never written; (3) there are infinite loops.
INFO: [SYNCHK 200-10] 0 error(s), 1 warning(s).
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.26 seconds. CPU system time: 0 seconds. Elapsed time: 0.28 seconds; current allocated memory: 760.738 MB.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'VITIS_LOOP_53_2' (src/spmm_device_fpga.cpp:55) in function 'load_dense_accoding_A' for pipelining.
WARNING: [HLS 200-932] Cannot unroll loop 'VITIS_LOOP_56_3' (src/spmm_device_fpga.cpp:56) in function 'load_dense_accoding_A' completely: variable loop bound.
WARNING: [HLS 200-936] Cannot unroll loop 'VITIS_LOOP_64_4' (src/spmm_device_fpga.cpp:64) in function 'load_dense_accoding_A': cannot completely unroll a loop with a variable trip count.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.6 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.62 seconds; current allocated memory: 795.926 MB.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_53_2' (src/spmm_device_fpga.cpp:55:11) in function 'load_dense_accoding_A' more than one sub loop.
INFO: [HLS 200-472] Inferring partial write operation for 'out_buf_0' (src/spmm_device_fpga.cpp:95:13)
INFO: [HLS 200-472] Inferring partial write operation for 'out_buf_0' (src/spmm_device_fpga.cpp:82:13)
INFO: [HLS 200-472] Inferring partial write operation for 'dense_ptr_0' (src/spmm_device_fpga.cpp:66:23)
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.45 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.48 seconds; current allocated memory: 882.383 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'spmm_hls' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'load_A_Pipeline_VITIS_LOOP_20_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_20_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'VITIS_LOOP_20_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.07 seconds. CPU system time: 0.04 seconds. Elapsed time: 0.12 seconds; current allocated memory: 884.324 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 884.324 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'load_A' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.04 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.04 seconds; current allocated memory: 884.500 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 884.500 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'load_stream_to_buffer' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'read_data_loop'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'read_data_loop'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 885.957 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 885.957 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'load_dense_accoding_A_Pipeline_VITIS_LOOP_49_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_49_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, loop 'VITIS_LOOP_49_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 886.332 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 886.332 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'load_dense_accoding_A_Pipeline_VITIS_LOOP_56_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [SCHED 204-65] Unable to satisfy pipeline directive for function 'load_dense_accoding_A_Pipeline_VITIS_LOOP_56_3': contains subloop(s) that are not unrolled.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_56_3'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, loop 'VITIS_LOOP_56_3'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 886.621 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 886.621 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'load_dense_accoding_A_Pipeline_VITIS_LOOP_64_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [SCHED 204-65] Unable to satisfy pipeline directive for function 'load_dense_accoding_A_Pipeline_VITIS_LOOP_64_4': contains subloop(s) that are not unrolled.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_64_4'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 7, loop 'VITIS_LOOP_64_4'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.08 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.09 seconds; current allocated memory: 887.062 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 887.062 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'load_dense_accoding_A' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [SCHED 204-67] Unable to satisfy pipeline directive for loop 'VITIS_LOOP_53_2': contains subfunction 'load_dense_accoding_A_Pipeline_VITIS_LOOP_56_3' which is not pipelined.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.12 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.13 seconds; current allocated memory: 888.293 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.15 seconds. CPU system time: 0 seconds. Elapsed time: 0.14 seconds; current allocated memory: 888.293 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'pe_kernel_0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_80_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 7, loop 'VITIS_LOOP_80_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.2 seconds. CPU system time: 0 seconds. Elapsed time: 0.21 seconds; current allocated memory: 888.770 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.14 seconds. CPU system time: 0 seconds. Elapsed time: 0.14 seconds; current allocated memory: 888.770 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'pe_kernel_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_93_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 7, loop 'VITIS_LOOP_93_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.21 seconds. CPU system time: 0 seconds. Elapsed time: 0.21 seconds; current allocated memory: 889.613 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.14 seconds. CPU system time: 0 seconds. Elapsed time: 0.14 seconds; current allocated memory: 889.613 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'spmm_hls' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.44 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.45 seconds; current allocated memory: 898.324 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1.83 seconds. CPU system time: 0 seconds. Elapsed time: 1.83 seconds; current allocated memory: 898.324 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'load_A_Pipeline_VITIS_LOOP_20_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'load_A_Pipeline_VITIS_LOOP_20_1' pipeline 'VITIS_LOOP_20_1' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'load_A_Pipeline_VITIS_LOOP_20_1/m_axi_gmem0_ARVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_A_Pipeline_VITIS_LOOP_20_1/m_axi_gmem0_ARADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_A_Pipeline_VITIS_LOOP_20_1/m_axi_gmem0_ARID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_A_Pipeline_VITIS_LOOP_20_1/m_axi_gmem0_ARLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_A_Pipeline_VITIS_LOOP_20_1/m_axi_gmem0_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_A_Pipeline_VITIS_LOOP_20_1/m_axi_gmem0_ARBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_A_Pipeline_VITIS_LOOP_20_1/m_axi_gmem0_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_A_Pipeline_VITIS_LOOP_20_1/m_axi_gmem0_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_A_Pipeline_VITIS_LOOP_20_1/m_axi_gmem0_ARPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_A_Pipeline_VITIS_LOOP_20_1/m_axi_gmem0_ARQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_A_Pipeline_VITIS_LOOP_20_1/m_axi_gmem0_ARREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_A_Pipeline_VITIS_LOOP_20_1/m_axi_gmem0_ARUSER' to 0.
INFO: [RTGEN 206-100] Finished creating RTL model for 'load_A_Pipeline_VITIS_LOOP_20_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.48 seconds. CPU system time: 0 seconds. Elapsed time: 0.48 seconds; current allocated memory: 898.324 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'load_A' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'load_A'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 898.324 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'load_stream_to_buffer' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'load_stream_to_buffer' pipeline 'read_data_loop' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'load_stream_to_buffer'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.05 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.05 seconds; current allocated memory: 898.324 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'load_dense_accoding_A_Pipeline_VITIS_LOOP_49_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'load_dense_accoding_A_Pipeline_VITIS_LOOP_49_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.1 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.1 seconds; current allocated memory: 898.324 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'load_dense_accoding_A_Pipeline_VITIS_LOOP_56_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'load_dense_accoding_A_Pipeline_VITIS_LOOP_56_3'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 899.504 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'load_dense_accoding_A_Pipeline_VITIS_LOOP_64_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'load_dense_accoding_A_Pipeline_VITIS_LOOP_64_4' pipeline 'VITIS_LOOP_64_4' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'load_dense_accoding_A_Pipeline_VITIS_LOOP_64_4/m_axi_gmem1_ARVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_dense_accoding_A_Pipeline_VITIS_LOOP_64_4/m_axi_gmem1_ARADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_dense_accoding_A_Pipeline_VITIS_LOOP_64_4/m_axi_gmem1_ARID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_dense_accoding_A_Pipeline_VITIS_LOOP_64_4/m_axi_gmem1_ARLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_dense_accoding_A_Pipeline_VITIS_LOOP_64_4/m_axi_gmem1_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_dense_accoding_A_Pipeline_VITIS_LOOP_64_4/m_axi_gmem1_ARBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_dense_accoding_A_Pipeline_VITIS_LOOP_64_4/m_axi_gmem1_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_dense_accoding_A_Pipeline_VITIS_LOOP_64_4/m_axi_gmem1_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_dense_accoding_A_Pipeline_VITIS_LOOP_64_4/m_axi_gmem1_ARPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_dense_accoding_A_Pipeline_VITIS_LOOP_64_4/m_axi_gmem1_ARQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_dense_accoding_A_Pipeline_VITIS_LOOP_64_4/m_axi_gmem1_ARREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_dense_accoding_A_Pipeline_VITIS_LOOP_64_4/m_axi_gmem1_ARUSER' to 0.
INFO: [RTGEN 206-100] Generating core module 'uitofp_32ns_32_4_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'load_dense_accoding_A_Pipeline_VITIS_LOOP_64_4'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.06 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.07 seconds; current allocated memory: 900.414 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'load_dense_accoding_A' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'mul_32ns_31ns_62_2_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_32s_32s_32_2_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mux_164_31_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mux_164_32_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'load_dense_accoding_A'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.15 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.16 seconds; current allocated memory: 903.246 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'pe_kernel_0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mux_83_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'uitofp_32ns_32_4_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'pe_kernel_0'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.22 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.24 seconds; current allocated memory: 906.145 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'pe_kernel_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mux_83_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'uitofp_32ns_32_4_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'pe_kernel_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.19 seconds. CPU system time: 0 seconds. Elapsed time: 0.19 seconds; current allocated memory: 908.195 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'spmm_hls' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'spmm_hls/gmem0' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'spmm_hls/gmem1' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'spmm_hls/gmem2' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'spmm_hls/A' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'spmm_hls/nnz' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'spmm_hls/B' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'spmm_hls/C' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'spmm_hls/M' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'spmm_hls/K' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'spmm_hls' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'A', 'nnz', 'C', 'M', 'K' and 'return' to AXI-Lite port control.
INFO: [RTGEN 206-100] Bundling port 'B' to AXI-Lite port control_r.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem2_AWVALID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem2_AWVALID' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem2_AWREADY' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem2_AWADDR' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem2_AWADDR' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem2_AWID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem2_AWID' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem2_AWLEN' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem2_AWLEN' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem2_AWSIZE' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem2_AWSIZE' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem2_AWBURST' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem2_AWBURST' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem2_AWLOCK' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem2_AWLOCK' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem2_AWCACHE' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem2_AWCACHE' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem2_AWPROT' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem2_AWPROT' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem2_AWQOS' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem2_AWQOS' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem2_AWREGION' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem2_AWREGION' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem2_AWUSER' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem2_AWUSER' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem2_WVALID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem2_WVALID' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem2_WREADY' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem2_WDATA' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem2_WDATA' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem2_WSTRB' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem2_WSTRB' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem2_WLAST' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem2_WLAST' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem2_WID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem2_WID' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem2_WUSER' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem2_WUSER' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem2_ARVALID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem2_ARVALID' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem2_ARREADY' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem2_ARADDR' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem2_ARADDR' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem2_ARID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem2_ARID' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem2_ARLEN' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem2_ARLEN' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem2_ARSIZE' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem2_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem2_ARBURST' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem2_ARBURST' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem2_ARLOCK' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem2_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem2_ARCACHE' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem2_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem2_ARPROT' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem2_ARPROT' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem2_ARQOS' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem2_ARQOS' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem2_ARREGION' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem2_ARREGION' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem2_ARUSER' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem2_ARUSER' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem2_RVALID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem2_RREADY' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem2_RREADY' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem2_RDATA' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem2_RLAST' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem2_RID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem2_RUSER' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem2_RRESP' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem2_BVALID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem2_BREADY' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem2_BREADY' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem2_BRESP' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem2_BID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem2_BUSER' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
INFO: [RTGEN 206-100] Generating core module 'mul_32s_32s_32_2_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mux_164_32_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'spmm_hls'.
INFO: [RTMG 210-278] Implementing memory 'spmm_hls_Dense_Buf0_RAM_2P_BRAM_1R1W' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'spmm_hls_Out_Buf0_RAM_2P_BRAM_0R0W' using block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'A_stream_U(spmm_hls_fifo_w64_d16_S)' using Shift Registers.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.77 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.79 seconds; current allocated memory: 916.055 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2 (64-bit)
Tool Version Limit: 2019.12
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 4ns.
INFO: [HLS 200-1611] Setting target device to 'xcu280-fsvh2892-2L-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_latency=0
INFO: [HLS 200-1464] Running solution command: config_export -format=xo
INFO: [HLS 200-1464] Running solution command: config_export -output=build_fpga/spmm_hls.xo
INFO: [HLS 200-1510] Running: set_part xcu280-fsvh2892-2L-e 
INFO: [HLS 200-1510] Running: create_clock -period 4.0 -name default 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.02 seconds. CPU system time: 0.01 seconds. Elapsed time: 10.04 seconds; current allocated memory: 732.820 MB.
INFO: [HLS 200-10] Analyzing design file 'src/spmm_device_fpga.cpp' ... 
WARNING: [HLS 207-5558] Only for-loops and functions support the dataflow (src/spmm_device_fpga.cpp:183:9)
WARNING: [HLS 207-5558] Only for-loops and functions support the dataflow (src/spmm_device_fpga.cpp:191:9)
WARNING: [HLS 214-104] Only for-loops and functions support the dataflow (src/spmm_device_fpga.cpp:183:9)
WARNING: [HLS 214-104] Only for-loops and functions support the dataflow (src/spmm_device_fpga.cpp:191:9)
WARNING: [HLS 200-471] Dataflow form checks found 2 issue(s) in file src/spmm_device_fpga.cpp
WARNING: [HLS 207-5292] unused parameter 'outBuf' (src/spmm_device_fpga.cpp:124:13)
WARNING: [HLS 207-5292] unused parameter 'C' (src/spmm_device_fpga.cpp:125:13)
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 3.64 seconds. CPU system time: 0.65 seconds. Elapsed time: 4.31 seconds; current allocated memory: 733.152 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-291] Loop 'VITIS_LOOP_93_1' is marked as complete unroll implied by the pipeline pragma (src/spmm_device_fpga.cpp:93:19)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_80_1' is marked as complete unroll implied by the pipeline pragma (src/spmm_device_fpga.cpp:80:19)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_56_3' is marked as complete unroll implied by the pipeline pragma (src/spmm_device_fpga.cpp:56:26)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_64_4' is marked as complete unroll implied by the pipeline pragma (src/spmm_device_fpga.cpp:64:30)
INFO: [HLS 214-178] Inlining function 'unpack_pcoo(ap_uint<64>)' into 'load_stream_to_buffer(hls::stream<ap_uint<64>, 0>&, PCOO*, ap_uint<32>&)' (src/spmm_device_fpga.cpp:30:0)
INFO: [HLS 214-178] Inlining function 'pe(PCOO*, float*, int*, float*, int)' into 'spmm_hls' (src/spmm_device_fpga.cpp:139:0)
INFO: [HLS 214-248] Applying array_partition to 'buf0.eor': Complete partitioning on dimension 1. (src/spmm_device_fpga.cpp:154:7)
INFO: [HLS 214-248] Applying array_partition to 'buf0.col': Complete partitioning on dimension 1. (src/spmm_device_fpga.cpp:154:7)
INFO: [HLS 214-248] Applying array_partition to 'buf0.value': Complete partitioning on dimension 1. (src/spmm_device_fpga.cpp:154:7)
INFO: [HLS 214-248] Applying array_partition to 'buf1.eor': Complete partitioning on dimension 1. (src/spmm_device_fpga.cpp:155:10)
INFO: [HLS 214-248] Applying array_partition to 'buf1.col': Complete partitioning on dimension 1. (src/spmm_device_fpga.cpp:155:10)
INFO: [HLS 214-248] Applying array_partition to 'buf1.value': Complete partitioning on dimension 1. (src/spmm_device_fpga.cpp:155:10)
INFO: [HLS 214-248] Applying array_partition to 'map_buf': Complete partitioning on dimension 1. (src/spmm_device_fpga.cpp:160:9)
INFO: [HLS 214-248] Applying array_partition to 'Dense_Buf0': Cyclic partitioning with factor 8 on dimension 1. (src/spmm_device_fpga.cpp:162:8)
INFO: [HLS 214-248] Applying array_partition to 'Dense_Buf1': Cyclic partitioning with factor 8 on dimension 1. (src/spmm_device_fpga.cpp:163:11)
INFO: [HLS 214-248] Applying array_partition to 'Out_Buf0': Cyclic partitioning with factor 8 on dimension 1. (src/spmm_device_fpga.cpp:169:8)
INFO: [HLS 214-248] Applying array_partition to 'Out_Buf1': Cyclic partitioning with factor 8 on dimension 1. (src/spmm_device_fpga.cpp:170:11)
INFO: [HLS 214-115] Multiple burst reads of length 16 and bit width 64 in loop 'VITIS_LOOP_20_1'(src/spmm_device_fpga.cpp:20:19) has been inferred on bundle 'gmem0'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (src/spmm_device_fpga.cpp:20:19)
INFO: [HLS 214-115] Multiple burst reads of variable length and bit width 32 in loop 'VITIS_LOOP_64_4'(src/spmm_device_fpga.cpp:64:30) has been inferred on bundle 'gmem1'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (src/spmm_device_fpga.cpp:64:30)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 4.92 seconds. CPU system time: 0.7 seconds. Elapsed time: 5.62 seconds; current allocated memory: 733.648 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 733.648 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.13 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.16 seconds; current allocated memory: 744.203 MB.
INFO: [HLS 200-10] Checking synthesizability ...
WARNING: [SYNCHK 200-77] The top function 'pe' (src/spmm_device_fpga.cpp:100) has no outputs. Possible cause(s) are: (1) Output parameters are passed by value; (2) intended outputs (parameters or global variables) are never written; (3) there are infinite loops.
INFO: [SYNCHK 200-10] 0 error(s), 1 warning(s).
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.24 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.26 seconds; current allocated memory: 757.777 MB.
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'pe_kernel_1' (src/spmm_device_fpga.cpp:87:19).
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'pe_kernel_0' (src/spmm_device_fpga.cpp:74:19).
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'VITIS_LOOP_53_2' (src/spmm_device_fpga.cpp:55) in function 'load_dense_accoding_A' for pipelining.
WARNING: [HLS 200-936] Cannot unroll loop 'VITIS_LOOP_93_1' (src/spmm_device_fpga.cpp:93) in function 'pe_kernel_1': cannot completely unroll a loop with a variable trip count.
WARNING: [HLS 200-936] Cannot unroll loop 'VITIS_LOOP_80_1' (src/spmm_device_fpga.cpp:80) in function 'pe_kernel_0': cannot completely unroll a loop with a variable trip count.
WARNING: [HLS 200-932] Cannot unroll loop 'VITIS_LOOP_56_3' (src/spmm_device_fpga.cpp:56) in function 'load_dense_accoding_A' completely: variable loop bound.
WARNING: [HLS 200-936] Cannot unroll loop 'VITIS_LOOP_64_4' (src/spmm_device_fpga.cpp:64) in function 'load_dense_accoding_A': cannot completely unroll a loop with a variable trip count.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.6 seconds. CPU system time: 0.04 seconds. Elapsed time: 0.65 seconds; current allocated memory: 792.965 MB.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_180_1' (src/spmm_device_fpga.cpp:180:32) in function 'spmm_hls' more than one sub loop.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_53_2' (src/spmm_device_fpga.cpp:55:11) in function 'load_dense_accoding_A' more than one sub loop.
INFO: [HLS 200-472] Inferring partial write operation for 'out_buf_0' (src/spmm_device_fpga.cpp:95:13)
INFO: [HLS 200-472] Inferring partial write operation for 'out_buf_0' (src/spmm_device_fpga.cpp:82:13)
INFO: [HLS 200-472] Inferring partial write operation for 'dense_ptr_0' (src/spmm_device_fpga.cpp:66:23)
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.46 seconds. CPU system time: 0.04 seconds. Elapsed time: 0.51 seconds; current allocated memory: 898.727 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'spmm_hls' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'load_A_Pipeline_VITIS_LOOP_20_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_20_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'VITIS_LOOP_20_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.07 seconds. CPU system time: 0.05 seconds. Elapsed time: 0.12 seconds; current allocated memory: 900.762 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.03 seconds; current allocated memory: 900.762 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'load_A' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 900.953 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 900.953 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'load_stream_to_buffer' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'read_data_loop'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'read_data_loop'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 902.422 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 902.422 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'load_dense_accoding_A_Pipeline_VITIS_LOOP_49_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_49_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, loop 'VITIS_LOOP_49_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 902.793 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 902.793 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'load_dense_accoding_A_Pipeline_VITIS_LOOP_56_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [SCHED 204-65] Unable to satisfy pipeline directive for function 'load_dense_accoding_A_Pipeline_VITIS_LOOP_56_3': contains subloop(s) that are not unrolled.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_56_3'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, loop 'VITIS_LOOP_56_3'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.03 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.04 seconds; current allocated memory: 903.090 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.02 seconds; current allocated memory: 903.090 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'load_dense_accoding_A_Pipeline_VITIS_LOOP_64_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [SCHED 204-65] Unable to satisfy pipeline directive for function 'load_dense_accoding_A_Pipeline_VITIS_LOOP_64_4': contains subloop(s) that are not unrolled.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_64_4'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 7, loop 'VITIS_LOOP_64_4'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 903.512 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 903.512 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'load_dense_accoding_A' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [SCHED 204-67] Unable to satisfy pipeline directive for loop 'VITIS_LOOP_53_2': contains subfunction 'load_dense_accoding_A_Pipeline_VITIS_LOOP_56_3' which is not pipelined.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.13 seconds. CPU system time: 0 seconds. Elapsed time: 0.14 seconds; current allocated memory: 904.750 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.12 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.13 seconds; current allocated memory: 904.750 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'pe_kernel_0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [SCHED 204-65] Unable to satisfy pipeline directive for function 'pe_kernel_0': contains subloop(s) that are not unrolled.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_80_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 7, loop 'VITIS_LOOP_80_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.2 seconds. CPU system time: 0 seconds. Elapsed time: 0.2 seconds; current allocated memory: 905.230 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.13 seconds. CPU system time: 0 seconds. Elapsed time: 0.14 seconds; current allocated memory: 905.230 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'pe_kernel_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [SCHED 204-65] Unable to satisfy pipeline directive for function 'pe_kernel_1': contains subloop(s) that are not unrolled.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_93_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 7, loop 'VITIS_LOOP_93_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.21 seconds. CPU system time: 0 seconds. Elapsed time: 0.21 seconds; current allocated memory: 905.871 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.14 seconds. CPU system time: 0 seconds. Elapsed time: 0.15 seconds; current allocated memory: 905.871 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'spmm_hls_Pipeline_pe_loop' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln116) to 3 in order to utilize available DSP registers.
WARNING: [SCHED 204-67] Unable to satisfy pipeline directive for loop 'pe_loop': contains subfunction 'pe_kernel_0' which is not pipelined.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.21 seconds. CPU system time: 0 seconds. Elapsed time: 0.21 seconds; current allocated memory: 908.242 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.77 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.77 seconds; current allocated memory: 908.242 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'spmm_hls_Pipeline_pe_loop1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln116) to 3 in order to utilize available DSP registers.
WARNING: [SCHED 204-67] Unable to satisfy pipeline directive for loop 'pe_loop': contains subfunction 'pe_kernel_0' which is not pipelined.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.2 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.21 seconds; current allocated memory: 909.832 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.77 seconds. CPU system time: 0 seconds. Elapsed time: 0.77 seconds; current allocated memory: 909.832 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'spmm_hls' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.25 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.26 seconds; current allocated memory: 911.859 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.44 seconds. CPU system time: 0 seconds. Elapsed time: 0.44 seconds; current allocated memory: 911.859 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'load_A_Pipeline_VITIS_LOOP_20_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'load_A_Pipeline_VITIS_LOOP_20_1' pipeline 'VITIS_LOOP_20_1' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'load_A_Pipeline_VITIS_LOOP_20_1/m_axi_gmem0_ARVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_A_Pipeline_VITIS_LOOP_20_1/m_axi_gmem0_ARADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_A_Pipeline_VITIS_LOOP_20_1/m_axi_gmem0_ARID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_A_Pipeline_VITIS_LOOP_20_1/m_axi_gmem0_ARLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_A_Pipeline_VITIS_LOOP_20_1/m_axi_gmem0_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_A_Pipeline_VITIS_LOOP_20_1/m_axi_gmem0_ARBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_A_Pipeline_VITIS_LOOP_20_1/m_axi_gmem0_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_A_Pipeline_VITIS_LOOP_20_1/m_axi_gmem0_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_A_Pipeline_VITIS_LOOP_20_1/m_axi_gmem0_ARPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_A_Pipeline_VITIS_LOOP_20_1/m_axi_gmem0_ARQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_A_Pipeline_VITIS_LOOP_20_1/m_axi_gmem0_ARREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_A_Pipeline_VITIS_LOOP_20_1/m_axi_gmem0_ARUSER' to 0.
INFO: [RTGEN 206-100] Finished creating RTL model for 'load_A_Pipeline_VITIS_LOOP_20_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.5 seconds. CPU system time: 0 seconds. Elapsed time: 0.5 seconds; current allocated memory: 911.953 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'load_A' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'load_A'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 912.922 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'load_stream_to_buffer' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'load_stream_to_buffer' pipeline 'read_data_loop' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'load_stream_to_buffer'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.05 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.06 seconds; current allocated memory: 913.887 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'load_dense_accoding_A_Pipeline_VITIS_LOOP_49_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'load_dense_accoding_A_Pipeline_VITIS_LOOP_49_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.1 seconds. CPU system time: 0 seconds. Elapsed time: 0.1 seconds; current allocated memory: 916.023 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'load_dense_accoding_A_Pipeline_VITIS_LOOP_56_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'load_dense_accoding_A_Pipeline_VITIS_LOOP_56_3'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 917.203 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'load_dense_accoding_A_Pipeline_VITIS_LOOP_64_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'load_dense_accoding_A_Pipeline_VITIS_LOOP_64_4' pipeline 'VITIS_LOOP_64_4' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'load_dense_accoding_A_Pipeline_VITIS_LOOP_64_4/m_axi_gmem1_ARVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_dense_accoding_A_Pipeline_VITIS_LOOP_64_4/m_axi_gmem1_ARADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_dense_accoding_A_Pipeline_VITIS_LOOP_64_4/m_axi_gmem1_ARID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_dense_accoding_A_Pipeline_VITIS_LOOP_64_4/m_axi_gmem1_ARLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_dense_accoding_A_Pipeline_VITIS_LOOP_64_4/m_axi_gmem1_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_dense_accoding_A_Pipeline_VITIS_LOOP_64_4/m_axi_gmem1_ARBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_dense_accoding_A_Pipeline_VITIS_LOOP_64_4/m_axi_gmem1_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_dense_accoding_A_Pipeline_VITIS_LOOP_64_4/m_axi_gmem1_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_dense_accoding_A_Pipeline_VITIS_LOOP_64_4/m_axi_gmem1_ARPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_dense_accoding_A_Pipeline_VITIS_LOOP_64_4/m_axi_gmem1_ARQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_dense_accoding_A_Pipeline_VITIS_LOOP_64_4/m_axi_gmem1_ARREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_dense_accoding_A_Pipeline_VITIS_LOOP_64_4/m_axi_gmem1_ARUSER' to 0.
INFO: [RTGEN 206-100] Generating core module 'uitofp_32ns_32_4_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'load_dense_accoding_A_Pipeline_VITIS_LOOP_64_4'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.08 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.08 seconds; current allocated memory: 918.199 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'load_dense_accoding_A' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'mul_32ns_31ns_62_2_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_32s_32s_32_2_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mux_164_31_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mux_164_32_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'load_dense_accoding_A'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.16 seconds. CPU system time: 0 seconds. Elapsed time: 0.16 seconds; current allocated memory: 921.027 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'pe_kernel_0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mux_83_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'uitofp_32ns_32_4_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'pe_kernel_0'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.22 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.24 seconds; current allocated memory: 923.910 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'pe_kernel_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mux_83_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'uitofp_32ns_32_4_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'pe_kernel_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.2 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.2 seconds; current allocated memory: 925.996 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'spmm_hls_Pipeline_pe_loop' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'mul_mul_16s_16s_16_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mux_164_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'spmm_hls_Pipeline_pe_loop'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.32 seconds. CPU system time: 0 seconds. Elapsed time: 0.33 seconds; current allocated memory: 928.984 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'spmm_hls_Pipeline_pe_loop1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'mul_mul_16s_16s_16_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mux_164_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'spmm_hls_Pipeline_pe_loop1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.33 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.34 seconds; current allocated memory: 933.723 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'spmm_hls' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'spmm_hls/gmem0' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'spmm_hls/gmem1' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'spmm_hls/gmem2' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'spmm_hls/A' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'spmm_hls/nnz' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'spmm_hls/B' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'spmm_hls/C' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'spmm_hls/M' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'spmm_hls/K' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'spmm_hls' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'A', 'nnz', 'C', 'M', 'K' and 'return' to AXI-Lite port control.
INFO: [RTGEN 206-100] Bundling port 'B' to AXI-Lite port control_r.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem2_AWVALID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem2_AWVALID' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem2_AWREADY' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem2_AWADDR' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem2_AWADDR' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem2_AWID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem2_AWID' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem2_AWLEN' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem2_AWLEN' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem2_AWSIZE' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem2_AWSIZE' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem2_AWBURST' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem2_AWBURST' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem2_AWLOCK' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem2_AWLOCK' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem2_AWCACHE' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem2_AWCACHE' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem2_AWPROT' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem2_AWPROT' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem2_AWQOS' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem2_AWQOS' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem2_AWREGION' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem2_AWREGION' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem2_AWUSER' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem2_AWUSER' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem2_WVALID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem2_WVALID' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem2_WREADY' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem2_WDATA' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem2_WDATA' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem2_WSTRB' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem2_WSTRB' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem2_WLAST' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem2_WLAST' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem2_WID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem2_WID' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem2_WUSER' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem2_WUSER' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem2_ARVALID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem2_ARVALID' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem2_ARREADY' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem2_ARADDR' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem2_ARADDR' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem2_ARID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem2_ARID' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem2_ARLEN' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem2_ARLEN' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem2_ARSIZE' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem2_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem2_ARBURST' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem2_ARBURST' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem2_ARLOCK' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem2_ARLOCK' to 0.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2 (64-bit)
Tool Version Limit: 2019.12
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 4ns.
INFO: [HLS 200-1611] Setting target device to 'xcu280-fsvh2892-2L-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_latency=0
INFO: [HLS 200-1464] Running solution command: config_export -format=xo
INFO: [HLS 200-1464] Running solution command: config_export -output=build_fpga/spmm_hls.xo
INFO: [HLS 200-1510] Running: set_part xcu280-fsvh2892-2L-e 
INFO: [HLS 200-1510] Running: create_clock -period 4.0 -name default 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.01 seconds. CPU system time: 0.02 seconds. Elapsed time: 10.04 seconds; current allocated memory: 735.781 MB.
INFO: [HLS 200-10] Analyzing design file 'src/spmm_device_fpga.cpp' ... 
WARNING: [HLS 207-5558] Only for-loops and functions support the dataflow (src/spmm_device_fpga.cpp:115:9)
WARNING: [HLS 207-5558] Only for-loops and functions support the dataflow (src/spmm_device_fpga.cpp:187:9)
WARNING: [HLS 207-5558] Only for-loops and functions support the dataflow (src/spmm_device_fpga.cpp:195:9)
WARNING: [HLS 214-104] Only for-loops and functions support the dataflow (src/spmm_device_fpga.cpp:115:9)
WARNING: [HLS 214-104] Only for-loops and functions support the dataflow (src/spmm_device_fpga.cpp:187:9)
WARNING: [HLS 214-104] Only for-loops and functions support the dataflow (src/spmm_device_fpga.cpp:195:9)
WARNING: [HLS 200-471] Dataflow form checks found 3 issue(s) in file src/spmm_device_fpga.cpp
WARNING: [HLS 207-5292] unused parameter 'outBuf' (src/spmm_device_fpga.cpp:128:13)
WARNING: [HLS 207-5292] unused parameter 'C' (src/spmm_device_fpga.cpp:129:13)
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 3.66 seconds. CPU system time: 0.66 seconds. Elapsed time: 4.34 seconds; current allocated memory: 736.102 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-291] Loop 'VITIS_LOOP_56_3' is marked as complete unroll implied by the pipeline pragma (src/spmm_device_fpga.cpp:56:26)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_64_4' is marked as complete unroll implied by the pipeline pragma (src/spmm_device_fpga.cpp:64:30)
INFO: [HLS 214-178] Inlining function 'unpack_pcoo(ap_uint<64>)' into 'load_stream_to_buffer(hls::stream<ap_uint<64>, 0>&, PCOO*, ap_uint<32>&)' (src/spmm_device_fpga.cpp:30:0)
INFO: [HLS 214-178] Inlining function 'pe(PCOO*, float*, int*, float*, int)' into 'spmm_hls' (src/spmm_device_fpga.cpp:143:0)
INFO: [HLS 214-248] Applying array_partition to 'buf0.eor': Complete partitioning on dimension 1. (src/spmm_device_fpga.cpp:158:7)
INFO: [HLS 214-248] Applying array_partition to 'buf0.col': Complete partitioning on dimension 1. (src/spmm_device_fpga.cpp:158:7)
INFO: [HLS 214-248] Applying array_partition to 'buf0.value': Complete partitioning on dimension 1. (src/spmm_device_fpga.cpp:158:7)
INFO: [HLS 214-248] Applying array_partition to 'buf1.eor': Complete partitioning on dimension 1. (src/spmm_device_fpga.cpp:159:10)
INFO: [HLS 214-248] Applying array_partition to 'buf1.col': Complete partitioning on dimension 1. (src/spmm_device_fpga.cpp:159:10)
INFO: [HLS 214-248] Applying array_partition to 'buf1.value': Complete partitioning on dimension 1. (src/spmm_device_fpga.cpp:159:10)
INFO: [HLS 214-248] Applying array_partition to 'map_buf': Complete partitioning on dimension 1. (src/spmm_device_fpga.cpp:164:9)
INFO: [HLS 214-248] Applying array_partition to 'Dense_Buf0': Cyclic partitioning with factor 8 on dimension 1. (src/spmm_device_fpga.cpp:166:8)
INFO: [HLS 214-248] Applying array_partition to 'Dense_Buf1': Cyclic partitioning with factor 8 on dimension 1. (src/spmm_device_fpga.cpp:167:11)
INFO: [HLS 214-248] Applying array_partition to 'Out_Buf0': Cyclic partitioning with factor 8 on dimension 1. (src/spmm_device_fpga.cpp:173:8)
INFO: [HLS 214-248] Applying array_partition to 'Out_Buf1': Cyclic partitioning with factor 8 on dimension 1. (src/spmm_device_fpga.cpp:174:11)
INFO: [HLS 214-115] Multiple burst reads of length 16 and bit width 64 in loop 'VITIS_LOOP_20_1'(src/spmm_device_fpga.cpp:20:19) has been inferred on bundle 'gmem0'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (src/spmm_device_fpga.cpp:20:19)
INFO: [HLS 214-115] Multiple burst reads of variable length and bit width 32 in loop 'VITIS_LOOP_64_4'(src/spmm_device_fpga.cpp:64:30) has been inferred on bundle 'gmem1'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (src/spmm_device_fpga.cpp:64:30)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 4.97 seconds. CPU system time: 0.68 seconds. Elapsed time: 5.66 seconds; current allocated memory: 736.629 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 736.629 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.14 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.16 seconds; current allocated memory: 747.266 MB.
INFO: [HLS 200-10] Checking synthesizability ...
WARNING: [SYNCHK 200-77] The top function 'pe' (src/spmm_device_fpga.cpp:100) has no outputs. Possible cause(s) are: (1) Output parameters are passed by value; (2) intended outputs (parameters or global variables) are never written; (3) there are infinite loops.
INFO: [SYNCHK 200-10] 0 error(s), 1 warning(s).
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.26 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.28 seconds; current allocated memory: 760.336 MB.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'VITIS_LOOP_53_2' (src/spmm_device_fpga.cpp:55) in function 'load_dense_accoding_A' for pipelining.
WARNING: [HLS 200-932] Cannot unroll loop 'VITIS_LOOP_56_3' (src/spmm_device_fpga.cpp:56) in function 'load_dense_accoding_A' completely: variable loop bound.
WARNING: [HLS 200-936] Cannot unroll loop 'VITIS_LOOP_64_4' (src/spmm_device_fpga.cpp:64) in function 'load_dense_accoding_A': cannot completely unroll a loop with a variable trip count.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.65 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.67 seconds; current allocated memory: 796.344 MB.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_53_2' (src/spmm_device_fpga.cpp:55:11) in function 'load_dense_accoding_A' more than one sub loop.
INFO: [HLS 200-472] Inferring partial write operation for 'out_buf_0' (src/spmm_device_fpga.cpp:95:13)
INFO: [HLS 200-472] Inferring partial write operation for 'out_buf_0' (src/spmm_device_fpga.cpp:82:13)
INFO: [HLS 200-472] Inferring partial write operation for 'dense_ptr_0' (src/spmm_device_fpga.cpp:66:23)
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.49 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.51 seconds; current allocated memory: 883.062 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'spmm_hls' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'load_A_Pipeline_VITIS_LOOP_20_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_20_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'VITIS_LOOP_20_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.1 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.13 seconds; current allocated memory: 884.945 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 884.945 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'load_A' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 885.137 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 885.137 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'load_stream_to_buffer' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'read_data_loop'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'read_data_loop'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 886.637 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.03 seconds; current allocated memory: 886.637 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'load_dense_accoding_A_Pipeline_VITIS_LOOP_49_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_49_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, loop 'VITIS_LOOP_49_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 886.957 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.01 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.02 seconds; current allocated memory: 886.957 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'load_dense_accoding_A_Pipeline_VITIS_LOOP_56_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [SCHED 204-65] Unable to satisfy pipeline directive for function 'load_dense_accoding_A_Pipeline_VITIS_LOOP_56_3': contains subloop(s) that are not unrolled.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_56_3'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, loop 'VITIS_LOOP_56_3'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 887.242 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 887.242 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'load_dense_accoding_A_Pipeline_VITIS_LOOP_64_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [SCHED 204-65] Unable to satisfy pipeline directive for function 'load_dense_accoding_A_Pipeline_VITIS_LOOP_64_4': contains subloop(s) that are not unrolled.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_64_4'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 7, loop 'VITIS_LOOP_64_4'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.09 seconds. CPU system time: 0 seconds. Elapsed time: 0.09 seconds; current allocated memory: 887.688 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 887.688 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'load_dense_accoding_A' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [SCHED 204-67] Unable to satisfy pipeline directive for loop 'VITIS_LOOP_53_2': contains subfunction 'load_dense_accoding_A_Pipeline_VITIS_LOOP_56_3' which is not pipelined.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.13 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.14 seconds; current allocated memory: 888.906 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.14 seconds. CPU system time: 0 seconds. Elapsed time: 0.14 seconds; current allocated memory: 888.906 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'pe_kernel_0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_80_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 7, loop 'VITIS_LOOP_80_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.2 seconds. CPU system time: 0 seconds. Elapsed time: 0.2 seconds; current allocated memory: 889.395 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.13 seconds. CPU system time: 0 seconds. Elapsed time: 0.14 seconds; current allocated memory: 889.395 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'pe_kernel_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_93_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 7, loop 'VITIS_LOOP_93_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.21 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.21 seconds; current allocated memory: 890.250 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.15 seconds. CPU system time: 0 seconds. Elapsed time: 0.15 seconds; current allocated memory: 890.250 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'spmm_hls' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.42 seconds. CPU system time: 0 seconds. Elapsed time: 0.42 seconds; current allocated memory: 899.457 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1.85 seconds. CPU system time: 0.01 seconds. Elapsed time: 1.86 seconds; current allocated memory: 899.457 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'load_A_Pipeline_VITIS_LOOP_20_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'load_A_Pipeline_VITIS_LOOP_20_1' pipeline 'VITIS_LOOP_20_1' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'load_A_Pipeline_VITIS_LOOP_20_1/m_axi_gmem0_ARVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_A_Pipeline_VITIS_LOOP_20_1/m_axi_gmem0_ARADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_A_Pipeline_VITIS_LOOP_20_1/m_axi_gmem0_ARID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_A_Pipeline_VITIS_LOOP_20_1/m_axi_gmem0_ARLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_A_Pipeline_VITIS_LOOP_20_1/m_axi_gmem0_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_A_Pipeline_VITIS_LOOP_20_1/m_axi_gmem0_ARBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_A_Pipeline_VITIS_LOOP_20_1/m_axi_gmem0_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_A_Pipeline_VITIS_LOOP_20_1/m_axi_gmem0_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_A_Pipeline_VITIS_LOOP_20_1/m_axi_gmem0_ARPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_A_Pipeline_VITIS_LOOP_20_1/m_axi_gmem0_ARQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_A_Pipeline_VITIS_LOOP_20_1/m_axi_gmem0_ARREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_A_Pipeline_VITIS_LOOP_20_1/m_axi_gmem0_ARUSER' to 0.
INFO: [RTGEN 206-100] Finished creating RTL model for 'load_A_Pipeline_VITIS_LOOP_20_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.49 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.51 seconds; current allocated memory: 899.457 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'load_A' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'load_A'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.06 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.07 seconds; current allocated memory: 899.457 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'load_stream_to_buffer' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'load_stream_to_buffer' pipeline 'read_data_loop' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'load_stream_to_buffer'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 899.457 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'load_dense_accoding_A_Pipeline_VITIS_LOOP_49_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'load_dense_accoding_A_Pipeline_VITIS_LOOP_49_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.1 seconds. CPU system time: 0 seconds. Elapsed time: 0.1 seconds; current allocated memory: 899.836 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'load_dense_accoding_A_Pipeline_VITIS_LOOP_56_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'load_dense_accoding_A_Pipeline_VITIS_LOOP_56_3'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 901.012 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'load_dense_accoding_A_Pipeline_VITIS_LOOP_64_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'load_dense_accoding_A_Pipeline_VITIS_LOOP_64_4' pipeline 'VITIS_LOOP_64_4' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'load_dense_accoding_A_Pipeline_VITIS_LOOP_64_4/m_axi_gmem1_ARVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_dense_accoding_A_Pipeline_VITIS_LOOP_64_4/m_axi_gmem1_ARADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_dense_accoding_A_Pipeline_VITIS_LOOP_64_4/m_axi_gmem1_ARID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_dense_accoding_A_Pipeline_VITIS_LOOP_64_4/m_axi_gmem1_ARLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_dense_accoding_A_Pipeline_VITIS_LOOP_64_4/m_axi_gmem1_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_dense_accoding_A_Pipeline_VITIS_LOOP_64_4/m_axi_gmem1_ARBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_dense_accoding_A_Pipeline_VITIS_LOOP_64_4/m_axi_gmem1_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_dense_accoding_A_Pipeline_VITIS_LOOP_64_4/m_axi_gmem1_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_dense_accoding_A_Pipeline_VITIS_LOOP_64_4/m_axi_gmem1_ARPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_dense_accoding_A_Pipeline_VITIS_LOOP_64_4/m_axi_gmem1_ARQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_dense_accoding_A_Pipeline_VITIS_LOOP_64_4/m_axi_gmem1_ARREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_dense_accoding_A_Pipeline_VITIS_LOOP_64_4/m_axi_gmem1_ARUSER' to 0.
INFO: [RTGEN 206-100] Generating core module 'uitofp_32ns_32_4_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'load_dense_accoding_A_Pipeline_VITIS_LOOP_64_4'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.06 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.07 seconds; current allocated memory: 902.008 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'load_dense_accoding_A' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'mul_32ns_31ns_62_2_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_32s_32s_32_2_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mux_164_31_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mux_164_32_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'load_dense_accoding_A'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.15 seconds. CPU system time: 0 seconds. Elapsed time: 0.15 seconds; current allocated memory: 904.840 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'pe_kernel_0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mux_83_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'uitofp_32ns_32_4_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'pe_kernel_0'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.24 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.24 seconds; current allocated memory: 907.734 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'pe_kernel_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mux_83_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'uitofp_32ns_32_4_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'pe_kernel_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.19 seconds. CPU system time: 0 seconds. Elapsed time: 0.2 seconds; current allocated memory: 909.805 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'spmm_hls' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'spmm_hls/gmem0' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'spmm_hls/gmem1' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'spmm_hls/gmem2' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'spmm_hls/A' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'spmm_hls/nnz' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'spmm_hls/B' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'spmm_hls/C' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'spmm_hls/M' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'spmm_hls/K' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'spmm_hls' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'A', 'nnz', 'C', 'M', 'K' and 'return' to AXI-Lite port control.
INFO: [RTGEN 206-100] Bundling port 'B' to AXI-Lite port control_r.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem2_AWVALID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem2_AWVALID' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem2_AWREADY' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem2_AWADDR' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem2_AWADDR' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem2_AWID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem2_AWID' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem2_AWLEN' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem2_AWLEN' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem2_AWSIZE' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem2_AWSIZE' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem2_AWBURST' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem2_AWBURST' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem2_AWLOCK' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem2_AWLOCK' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem2_AWCACHE' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem2_AWCACHE' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem2_AWPROT' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem2_AWPROT' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem2_AWQOS' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem2_AWQOS' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem2_AWREGION' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem2_AWREGION' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem2_AWUSER' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem2_AWUSER' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem2_WVALID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem2_WVALID' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem2_WREADY' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem2_WDATA' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem2_WDATA' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem2_WSTRB' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem2_WSTRB' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem2_WLAST' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem2_WLAST' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem2_WID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem2_WID' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem2_WUSER' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem2_WUSER' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem2_ARVALID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem2_ARVALID' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem2_ARREADY' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem2_ARADDR' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem2_ARADDR' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem2_ARID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem2_ARID' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem2_ARLEN' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem2_ARLEN' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem2_ARSIZE' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem2_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem2_ARBURST' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem2_ARBURST' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem2_ARLOCK' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem2_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem2_ARCACHE' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem2_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem2_ARPROT' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem2_ARPROT' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem2_ARQOS' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem2_ARQOS' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem2_ARREGION' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem2_ARREGION' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem2_ARUSER' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem2_ARUSER' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem2_RVALID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem2_RREADY' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem2_RREADY' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem2_RDATA' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem2_RLAST' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem2_RID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem2_RUSER' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem2_RRESP' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem2_BVALID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem2_BREADY' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem2_BREADY' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem2_BRESP' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem2_BID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem2_BUSER' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
INFO: [RTGEN 206-100] Generating core module 'mul_32s_32s_32_2_1': 4 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mux_164_32_1_1': 4 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'spmm_hls'.
INFO: [RTMG 210-278] Implementing memory 'spmm_hls_Dense_Buf0_RAM_2P_BRAM_1R1W' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'spmm_hls_Out_Buf0_RAM_2P_BRAM_0R0W' using block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'A_stream_U(spmm_hls_fifo_w64_d16_S)' using Shift Registers.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.76 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.79 seconds; current allocated memory: 918.070 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2 (64-bit)
Tool Version Limit: 2019.12
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 4ns.
INFO: [HLS 200-1611] Setting target device to 'xcu280-fsvh2892-2L-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_latency=0
INFO: [HLS 200-1464] Running solution command: config_export -format=xo
INFO: [HLS 200-1464] Running solution command: config_export -output=build_fpga/spmm_hls.xo
INFO: [HLS 200-1510] Running: set_part xcu280-fsvh2892-2L-e 
INFO: [HLS 200-1510] Running: create_clock -period 4.0 -name default 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.01 seconds. CPU system time: 0.02 seconds. Elapsed time: 10.05 seconds; current allocated memory: 732.820 MB.
INFO: [HLS 200-10] Analyzing design file 'src/spmm_device_fpga.cpp' ... 
WARNING: [HLS 207-5558] Only for-loops and functions support the dataflow (src/spmm_device_fpga.cpp:116:9)
WARNING: [HLS 207-5558] Only for-loops and functions support the dataflow (src/spmm_device_fpga.cpp:188:9)
WARNING: [HLS 207-5558] Only for-loops and functions support the dataflow (src/spmm_device_fpga.cpp:196:9)
WARNING: [HLS 214-104] Only for-loops and functions support the dataflow (src/spmm_device_fpga.cpp:116:9)
WARNING: [HLS 214-104] Only for-loops and functions support the dataflow (src/spmm_device_fpga.cpp:188:9)
WARNING: [HLS 214-104] Only for-loops and functions support the dataflow (src/spmm_device_fpga.cpp:196:9)
WARNING: [HLS 200-471] Dataflow form checks found 3 issue(s) in file src/spmm_device_fpga.cpp
WARNING: [HLS 207-5292] unused parameter 'outBuf' (src/spmm_device_fpga.cpp:129:13)
WARNING: [HLS 207-5292] unused parameter 'C' (src/spmm_device_fpga.cpp:130:13)
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 3.78 seconds. CPU system time: 0.68 seconds. Elapsed time: 4.48 seconds; current allocated memory: 733.156 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-291] Loop 'VITIS_LOOP_56_3' is marked as complete unroll implied by the pipeline pragma (src/spmm_device_fpga.cpp:56:26)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_64_4' is marked as complete unroll implied by the pipeline pragma (src/spmm_device_fpga.cpp:64:30)
INFO: [HLS 214-178] Inlining function 'unpack_pcoo(ap_uint<64>)' into 'load_stream_to_buffer(hls::stream<ap_uint<64>, 0>&, PCOO*, ap_uint<32>&)' (src/spmm_device_fpga.cpp:30:0)
INFO: [HLS 214-178] Inlining function 'pe(PCOO*, float*, int*, float*, int)' into 'spmm_hls' (src/spmm_device_fpga.cpp:144:0)
INFO: [HLS 214-248] Applying array_partition to 'buf0.eor': Complete partitioning on dimension 1. (src/spmm_device_fpga.cpp:159:7)
INFO: [HLS 214-248] Applying array_partition to 'buf0.col': Complete partitioning on dimension 1. (src/spmm_device_fpga.cpp:159:7)
INFO: [HLS 214-248] Applying array_partition to 'buf0.value': Complete partitioning on dimension 1. (src/spmm_device_fpga.cpp:159:7)
INFO: [HLS 214-248] Applying array_partition to 'buf1.eor': Complete partitioning on dimension 1. (src/spmm_device_fpga.cpp:160:10)
INFO: [HLS 214-248] Applying array_partition to 'buf1.col': Complete partitioning on dimension 1. (src/spmm_device_fpga.cpp:160:10)
INFO: [HLS 214-248] Applying array_partition to 'buf1.value': Complete partitioning on dimension 1. (src/spmm_device_fpga.cpp:160:10)
INFO: [HLS 214-248] Applying array_partition to 'map_buf': Complete partitioning on dimension 1. (src/spmm_device_fpga.cpp:165:9)
INFO: [HLS 214-248] Applying array_partition to 'Dense_Buf0': Cyclic partitioning with factor 8 on dimension 1. (src/spmm_device_fpga.cpp:167:8)
INFO: [HLS 214-248] Applying array_partition to 'Dense_Buf1': Cyclic partitioning with factor 8 on dimension 1. (src/spmm_device_fpga.cpp:168:11)
INFO: [HLS 214-248] Applying array_partition to 'Out_Buf0': Cyclic partitioning with factor 8 on dimension 1. (src/spmm_device_fpga.cpp:174:8)
INFO: [HLS 214-248] Applying array_partition to 'Out_Buf1': Cyclic partitioning with factor 8 on dimension 1. (src/spmm_device_fpga.cpp:175:11)
INFO: [HLS 214-115] Multiple burst reads of length 16 and bit width 64 in loop 'VITIS_LOOP_20_1'(src/spmm_device_fpga.cpp:20:19) has been inferred on bundle 'gmem0'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (src/spmm_device_fpga.cpp:20:19)
INFO: [HLS 214-115] Multiple burst reads of variable length and bit width 32 in loop 'VITIS_LOOP_64_4'(src/spmm_device_fpga.cpp:64:30) has been inferred on bundle 'gmem1'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (src/spmm_device_fpga.cpp:64:30)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 4.95 seconds. CPU system time: 0.71 seconds. Elapsed time: 5.66 seconds; current allocated memory: 733.652 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 733.652 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.15 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.15 seconds; current allocated memory: 744.402 MB.
INFO: [HLS 200-10] Checking synthesizability ...
WARNING: [SYNCHK 200-77] The top function 'pe' (src/spmm_device_fpga.cpp:100) has no outputs. Possible cause(s) are: (1) Output parameters are passed by value; (2) intended outputs (parameters or global variables) are never written; (3) there are infinite loops.
INFO: [SYNCHK 200-10] 0 error(s), 1 warning(s).
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.25 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.28 seconds; current allocated memory: 757.852 MB.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'VITIS_LOOP_53_2' (src/spmm_device_fpga.cpp:55) in function 'load_dense_accoding_A' for pipelining.
WARNING: [HLS 200-932] Cannot unroll loop 'VITIS_LOOP_56_3' (src/spmm_device_fpga.cpp:56) in function 'load_dense_accoding_A' completely: variable loop bound.
WARNING: [HLS 200-936] Cannot unroll loop 'VITIS_LOOP_64_4' (src/spmm_device_fpga.cpp:64) in function 'load_dense_accoding_A': cannot completely unroll a loop with a variable trip count.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.67 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.69 seconds; current allocated memory: 793.348 MB.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_53_2' (src/spmm_device_fpga.cpp:55:11) in function 'load_dense_accoding_A' more than one sub loop.
INFO: [HLS 200-472] Inferring partial write operation for 'out_buf_0' (src/spmm_device_fpga.cpp:95:13)
INFO: [HLS 200-472] Inferring partial write operation for 'out_buf_0' (src/spmm_device_fpga.cpp:82:13)
INFO: [HLS 200-472] Inferring partial write operation for 'dense_ptr_0' (src/spmm_device_fpga.cpp:66:23)
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'Out_Buf0' (src/spmm_device_fpga.cpp:174).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'Out_Buf1' (src/spmm_device_fpga.cpp:175).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'Out_Buf0' (src/spmm_device_fpga.cpp:174).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'Out_Buf1' (src/spmm_device_fpga.cpp:175).
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.53 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.57 seconds; current allocated memory: 880.605 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'spmm_hls' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'load_A_Pipeline_VITIS_LOOP_20_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_20_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'VITIS_LOOP_20_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.08 seconds. CPU system time: 0.04 seconds. Elapsed time: 0.12 seconds; current allocated memory: 882.527 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 882.527 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'load_A' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 882.703 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 882.703 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'load_stream_to_buffer' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'read_data_loop'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'read_data_loop'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 884.211 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 884.211 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'load_dense_accoding_A_Pipeline_VITIS_LOOP_49_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_49_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, loop 'VITIS_LOOP_49_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.05 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.06 seconds; current allocated memory: 884.527 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 884.527 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'load_dense_accoding_A_Pipeline_VITIS_LOOP_56_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [SCHED 204-65] Unable to satisfy pipeline directive for function 'load_dense_accoding_A_Pipeline_VITIS_LOOP_56_3': contains subloop(s) that are not unrolled.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_56_3'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, loop 'VITIS_LOOP_56_3'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 884.824 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 884.824 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'load_dense_accoding_A_Pipeline_VITIS_LOOP_64_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [SCHED 204-65] Unable to satisfy pipeline directive for function 'load_dense_accoding_A_Pipeline_VITIS_LOOP_64_4': contains subloop(s) that are not unrolled.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_64_4'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 7, loop 'VITIS_LOOP_64_4'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.09 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 885.250 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 885.250 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'load_dense_accoding_A' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [SCHED 204-67] Unable to satisfy pipeline directive for loop 'VITIS_LOOP_53_2': contains subfunction 'load_dense_accoding_A_Pipeline_VITIS_LOOP_56_3' which is not pipelined.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.13 seconds. CPU system time: 0 seconds. Elapsed time: 0.13 seconds; current allocated memory: 886.492 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.14 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.14 seconds; current allocated memory: 886.492 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'pe_kernel_0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_80_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 7, loop 'VITIS_LOOP_80_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.19 seconds. CPU system time: 0 seconds. Elapsed time: 0.2 seconds; current allocated memory: 886.969 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.13 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.14 seconds; current allocated memory: 886.969 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'pe_kernel_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_93_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 7, loop 'VITIS_LOOP_93_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.21 seconds. CPU system time: 0 seconds. Elapsed time: 0.21 seconds; current allocated memory: 887.816 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.15 seconds. CPU system time: 0 seconds. Elapsed time: 0.15 seconds; current allocated memory: 887.816 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'spmm_hls' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.41 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.42 seconds; current allocated memory: 897.000 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1.85 seconds. CPU system time: 0.01 seconds. Elapsed time: 1.85 seconds; current allocated memory: 897.000 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'load_A_Pipeline_VITIS_LOOP_20_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'load_A_Pipeline_VITIS_LOOP_20_1' pipeline 'VITIS_LOOP_20_1' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'load_A_Pipeline_VITIS_LOOP_20_1/m_axi_gmem0_ARVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_A_Pipeline_VITIS_LOOP_20_1/m_axi_gmem0_ARADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_A_Pipeline_VITIS_LOOP_20_1/m_axi_gmem0_ARID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_A_Pipeline_VITIS_LOOP_20_1/m_axi_gmem0_ARLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_A_Pipeline_VITIS_LOOP_20_1/m_axi_gmem0_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_A_Pipeline_VITIS_LOOP_20_1/m_axi_gmem0_ARBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_A_Pipeline_VITIS_LOOP_20_1/m_axi_gmem0_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_A_Pipeline_VITIS_LOOP_20_1/m_axi_gmem0_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_A_Pipeline_VITIS_LOOP_20_1/m_axi_gmem0_ARPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_A_Pipeline_VITIS_LOOP_20_1/m_axi_gmem0_ARQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_A_Pipeline_VITIS_LOOP_20_1/m_axi_gmem0_ARREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_A_Pipeline_VITIS_LOOP_20_1/m_axi_gmem0_ARUSER' to 0.
INFO: [RTGEN 206-100] Finished creating RTL model for 'load_A_Pipeline_VITIS_LOOP_20_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.5 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.5 seconds; current allocated memory: 897.000 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'load_A' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'load_A'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 897.000 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'load_stream_to_buffer' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'load_stream_to_buffer' pipeline 'read_data_loop' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'load_stream_to_buffer'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.05 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.05 seconds; current allocated memory: 897.000 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'load_dense_accoding_A_Pipeline_VITIS_LOOP_49_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'load_dense_accoding_A_Pipeline_VITIS_LOOP_49_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.09 seconds. CPU system time: 0 seconds. Elapsed time: 0.09 seconds; current allocated memory: 897.438 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'load_dense_accoding_A_Pipeline_VITIS_LOOP_56_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'load_dense_accoding_A_Pipeline_VITIS_LOOP_56_3'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.04 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.05 seconds; current allocated memory: 898.613 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'load_dense_accoding_A_Pipeline_VITIS_LOOP_64_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'load_dense_accoding_A_Pipeline_VITIS_LOOP_64_4' pipeline 'VITIS_LOOP_64_4' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'load_dense_accoding_A_Pipeline_VITIS_LOOP_64_4/m_axi_gmem1_ARVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_dense_accoding_A_Pipeline_VITIS_LOOP_64_4/m_axi_gmem1_ARADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_dense_accoding_A_Pipeline_VITIS_LOOP_64_4/m_axi_gmem1_ARID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_dense_accoding_A_Pipeline_VITIS_LOOP_64_4/m_axi_gmem1_ARLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_dense_accoding_A_Pipeline_VITIS_LOOP_64_4/m_axi_gmem1_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_dense_accoding_A_Pipeline_VITIS_LOOP_64_4/m_axi_gmem1_ARBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_dense_accoding_A_Pipeline_VITIS_LOOP_64_4/m_axi_gmem1_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_dense_accoding_A_Pipeline_VITIS_LOOP_64_4/m_axi_gmem1_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_dense_accoding_A_Pipeline_VITIS_LOOP_64_4/m_axi_gmem1_ARPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_dense_accoding_A_Pipeline_VITIS_LOOP_64_4/m_axi_gmem1_ARQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_dense_accoding_A_Pipeline_VITIS_LOOP_64_4/m_axi_gmem1_ARREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_dense_accoding_A_Pipeline_VITIS_LOOP_64_4/m_axi_gmem1_ARUSER' to 0.
INFO: [RTGEN 206-100] Generating core module 'uitofp_32ns_32_4_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'load_dense_accoding_A_Pipeline_VITIS_LOOP_64_4'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.08 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.08 seconds; current allocated memory: 899.609 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'load_dense_accoding_A' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'mul_32ns_31ns_62_2_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_32s_32s_32_2_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mux_164_31_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mux_164_32_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'load_dense_accoding_A'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.14 seconds. CPU system time: 0 seconds. Elapsed time: 0.16 seconds; current allocated memory: 902.426 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'pe_kernel_0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mux_83_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'uitofp_32ns_32_4_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'pe_kernel_0'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.23 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.23 seconds; current allocated memory: 905.320 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'pe_kernel_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mux_83_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'uitofp_32ns_32_4_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'pe_kernel_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.2 seconds. CPU system time: 0 seconds. Elapsed time: 0.2 seconds; current allocated memory: 907.375 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'spmm_hls' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'spmm_hls/gmem0' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'spmm_hls/gmem1' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'spmm_hls/gmem2' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'spmm_hls/A' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'spmm_hls/nnz' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'spmm_hls/B' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'spmm_hls/C' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'spmm_hls/M' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'spmm_hls/K' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'spmm_hls' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'A', 'nnz', 'C', 'M', 'K' and 'return' to AXI-Lite port control.
INFO: [RTGEN 206-100] Bundling port 'B' to AXI-Lite port control_r.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem2_AWVALID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem2_AWVALID' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem2_AWREADY' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem2_AWADDR' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem2_AWADDR' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem2_AWID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem2_AWID' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem2_AWLEN' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem2_AWLEN' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem2_AWSIZE' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem2_AWSIZE' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem2_AWBURST' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem2_AWBURST' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem2_AWLOCK' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem2_AWLOCK' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem2_AWCACHE' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem2_AWCACHE' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem2_AWPROT' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem2_AWPROT' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem2_AWQOS' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem2_AWQOS' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem2_AWREGION' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem2_AWREGION' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem2_AWUSER' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem2_AWUSER' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem2_WVALID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem2_WVALID' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem2_WREADY' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem2_WDATA' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem2_WDATA' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem2_WSTRB' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem2_WSTRB' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem2_WLAST' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem2_WLAST' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem2_WID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem2_WID' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem2_WUSER' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem2_WUSER' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem2_ARVALID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem2_ARVALID' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem2_ARREADY' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem2_ARADDR' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem2_ARADDR' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem2_ARID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem2_ARID' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem2_ARLEN' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem2_ARLEN' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem2_ARSIZE' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem2_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem2_ARBURST' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem2_ARBURST' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem2_ARLOCK' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem2_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem2_ARCACHE' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem2_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem2_ARPROT' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem2_ARPROT' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem2_ARQOS' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem2_ARQOS' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem2_ARREGION' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem2_ARREGION' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem2_ARUSER' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem2_ARUSER' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem2_RVALID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem2_RREADY' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem2_RREADY' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem2_RDATA' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem2_RLAST' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem2_RID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem2_RUSER' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem2_RRESP' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem2_BVALID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem2_BREADY' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem2_BREADY' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem2_BRESP' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem2_BID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem2_BUSER' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
INFO: [RTGEN 206-100] Generating core module 'mul_32s_32s_32_2_1': 4 instance(s).
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2 (64-bit)
Tool Version Limit: 2019.12
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 4ns.
INFO: [HLS 200-1611] Setting target device to 'xcu280-fsvh2892-2L-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_latency=0
INFO: [HLS 200-1464] Running solution command: config_export -format=xo
INFO: [HLS 200-1464] Running solution command: config_export -output=build_fpga/spmm_hls.xo
INFO: [HLS 200-1510] Running: set_part xcu280-fsvh2892-2L-e 
INFO: [HLS 200-1510] Running: create_clock -period 4.0 -name default 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.01 seconds. CPU system time: 0.02 seconds. Elapsed time: 10.05 seconds; current allocated memory: 732.820 MB.
INFO: [HLS 200-10] Analyzing design file 'src/spmm_device_fpga.cpp' ... 
WARNING: [HLS 207-5558] Only for-loops and functions support the dataflow (src/spmm_device_fpga.cpp:114:9)
WARNING: [HLS 207-5558] Only for-loops and functions support the dataflow (src/spmm_device_fpga.cpp:186:9)
WARNING: [HLS 207-5558] Only for-loops and functions support the dataflow (src/spmm_device_fpga.cpp:194:9)
WARNING: [HLS 214-104] Only for-loops and functions support the dataflow (src/spmm_device_fpga.cpp:114:9)
WARNING: [HLS 214-104] Only for-loops and functions support the dataflow (src/spmm_device_fpga.cpp:186:9)
WARNING: [HLS 214-104] Only for-loops and functions support the dataflow (src/spmm_device_fpga.cpp:194:9)
WARNING: [HLS 200-471] Dataflow form checks found 3 issue(s) in file src/spmm_device_fpga.cpp
WARNING: [HLS 207-5292] unused parameter 'outBuf' (src/spmm_device_fpga.cpp:127:13)
WARNING: [HLS 207-5292] unused parameter 'C' (src/spmm_device_fpga.cpp:128:13)
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 3.65 seconds. CPU system time: 0.74 seconds. Elapsed time: 4.4 seconds; current allocated memory: 733.137 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-291] Loop 'VITIS_LOOP_56_3' is marked as complete unroll implied by the pipeline pragma (src/spmm_device_fpga.cpp:56:26)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_64_4' is marked as complete unroll implied by the pipeline pragma (src/spmm_device_fpga.cpp:64:30)
INFO: [HLS 214-178] Inlining function 'unpack_pcoo(ap_uint<64>)' into 'load_stream_to_buffer(hls::stream<ap_uint<64>, 0>&, PCOO*, ap_uint<32>&)' (src/spmm_device_fpga.cpp:30:0)
INFO: [HLS 214-178] Inlining function 'pe(PCOO*, float*, int*, float*, int)' into 'spmm_hls' (src/spmm_device_fpga.cpp:142:0)
INFO: [HLS 214-248] Applying array_partition to 'buf0.eor': Complete partitioning on dimension 1. (src/spmm_device_fpga.cpp:157:7)
INFO: [HLS 214-248] Applying array_partition to 'buf0.col': Complete partitioning on dimension 1. (src/spmm_device_fpga.cpp:157:7)
INFO: [HLS 214-248] Applying array_partition to 'buf0.value': Complete partitioning on dimension 1. (src/spmm_device_fpga.cpp:157:7)
INFO: [HLS 214-248] Applying array_partition to 'buf1.eor': Complete partitioning on dimension 1. (src/spmm_device_fpga.cpp:158:10)
INFO: [HLS 214-248] Applying array_partition to 'buf1.col': Complete partitioning on dimension 1. (src/spmm_device_fpga.cpp:158:10)
INFO: [HLS 214-248] Applying array_partition to 'buf1.value': Complete partitioning on dimension 1. (src/spmm_device_fpga.cpp:158:10)
INFO: [HLS 214-248] Applying array_partition to 'map_buf': Complete partitioning on dimension 1. (src/spmm_device_fpga.cpp:163:9)
INFO: [HLS 214-248] Applying array_partition to 'Dense_Buf0': Cyclic partitioning with factor 8 on dimension 1. (src/spmm_device_fpga.cpp:165:8)
INFO: [HLS 214-248] Applying array_partition to 'Dense_Buf1': Cyclic partitioning with factor 8 on dimension 1. (src/spmm_device_fpga.cpp:166:11)
INFO: [HLS 214-248] Applying array_partition to 'Out_Buf0': Cyclic partitioning with factor 8 on dimension 1. (src/spmm_device_fpga.cpp:172:8)
INFO: [HLS 214-248] Applying array_partition to 'Out_Buf1': Cyclic partitioning with factor 8 on dimension 1. (src/spmm_device_fpga.cpp:173:11)
INFO: [HLS 214-115] Multiple burst reads of length 16 and bit width 64 in loop 'VITIS_LOOP_20_1'(src/spmm_device_fpga.cpp:20:19) has been inferred on bundle 'gmem0'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (src/spmm_device_fpga.cpp:20:19)
INFO: [HLS 214-115] Multiple burst reads of variable length and bit width 32 in loop 'VITIS_LOOP_64_4'(src/spmm_device_fpga.cpp:64:30) has been inferred on bundle 'gmem1'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (src/spmm_device_fpga.cpp:64:30)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 4.87 seconds. CPU system time: 0.7 seconds. Elapsed time: 5.57 seconds; current allocated memory: 733.668 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 733.668 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.14 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.14 seconds; current allocated memory: 744.039 MB.
INFO: [HLS 200-10] Checking synthesizability ...
WARNING: [SYNCHK 200-77] The top function 'pe' (src/spmm_device_fpga.cpp:100) has no outputs. Possible cause(s) are: (1) Output parameters are passed by value; (2) intended outputs (parameters or global variables) are never written; (3) there are infinite loops.
INFO: [SYNCHK 200-10] 0 error(s), 1 warning(s).
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.25 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.27 seconds; current allocated memory: 756.551 MB.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'VITIS_LOOP_53_2' (src/spmm_device_fpga.cpp:55) in function 'load_dense_accoding_A' for pipelining.
WARNING: [HLS 200-932] Cannot unroll loop 'VITIS_LOOP_56_3' (src/spmm_device_fpga.cpp:56) in function 'load_dense_accoding_A' completely: variable loop bound.
WARNING: [HLS 200-936] Cannot unroll loop 'VITIS_LOOP_64_4' (src/spmm_device_fpga.cpp:64) in function 'load_dense_accoding_A': cannot completely unroll a loop with a variable trip count.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.64 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.66 seconds; current allocated memory: 792.016 MB.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_53_2' (src/spmm_device_fpga.cpp:55:11) in function 'load_dense_accoding_A' more than one sub loop.
INFO: [HLS 200-472] Inferring partial write operation for 'out_buf_0' (src/spmm_device_fpga.cpp:82:13)
INFO: [HLS 200-472] Inferring partial write operation for 'dense_ptr_0' (src/spmm_device_fpga.cpp:66:23)
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.47 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.49 seconds; current allocated memory: 868.898 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'spmm_hls' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'load_A_Pipeline_VITIS_LOOP_20_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_20_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'VITIS_LOOP_20_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.07 seconds. CPU system time: 0.04 seconds. Elapsed time: 0.13 seconds; current allocated memory: 870.738 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 870.738 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'load_A' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 870.918 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 870.918 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'load_stream_to_buffer' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'read_data_loop'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'read_data_loop'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 872.371 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 872.371 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'load_dense_accoding_A_Pipeline_VITIS_LOOP_49_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_49_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, loop 'VITIS_LOOP_49_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 872.742 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 872.742 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'load_dense_accoding_A_Pipeline_VITIS_LOOP_56_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [SCHED 204-65] Unable to satisfy pipeline directive for function 'load_dense_accoding_A_Pipeline_VITIS_LOOP_56_3': contains subloop(s) that are not unrolled.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_56_3'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, loop 'VITIS_LOOP_56_3'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.03 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.04 seconds; current allocated memory: 873.031 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 873.031 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'load_dense_accoding_A_Pipeline_VITIS_LOOP_64_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [SCHED 204-65] Unable to satisfy pipeline directive for function 'load_dense_accoding_A_Pipeline_VITIS_LOOP_64_4': contains subloop(s) that are not unrolled.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_64_4'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 7, loop 'VITIS_LOOP_64_4'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.09 seconds; current allocated memory: 873.473 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 873.473 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'load_dense_accoding_A' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [SCHED 204-67] Unable to satisfy pipeline directive for loop 'VITIS_LOOP_53_2': contains subfunction 'load_dense_accoding_A_Pipeline_VITIS_LOOP_56_3' which is not pipelined.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.12 seconds. CPU system time: 0 seconds. Elapsed time: 0.12 seconds; current allocated memory: 874.699 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.14 seconds. CPU system time: 0 seconds. Elapsed time: 0.15 seconds; current allocated memory: 874.699 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'pe_kernel_0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_80_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 7, loop 'VITIS_LOOP_80_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.2 seconds. CPU system time: 0 seconds. Elapsed time: 0.2 seconds; current allocated memory: 875.234 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.15 seconds. CPU system time: 0 seconds. Elapsed time: 0.14 seconds; current allocated memory: 875.234 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'spmm_hls' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.42 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.43 seconds; current allocated memory: 884.469 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1.84 seconds. CPU system time: 0.01 seconds. Elapsed time: 1.85 seconds; current allocated memory: 884.469 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'load_A_Pipeline_VITIS_LOOP_20_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'load_A_Pipeline_VITIS_LOOP_20_1' pipeline 'VITIS_LOOP_20_1' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'load_A_Pipeline_VITIS_LOOP_20_1/m_axi_gmem0_ARVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_A_Pipeline_VITIS_LOOP_20_1/m_axi_gmem0_ARADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_A_Pipeline_VITIS_LOOP_20_1/m_axi_gmem0_ARID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_A_Pipeline_VITIS_LOOP_20_1/m_axi_gmem0_ARLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_A_Pipeline_VITIS_LOOP_20_1/m_axi_gmem0_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_A_Pipeline_VITIS_LOOP_20_1/m_axi_gmem0_ARBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_A_Pipeline_VITIS_LOOP_20_1/m_axi_gmem0_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_A_Pipeline_VITIS_LOOP_20_1/m_axi_gmem0_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_A_Pipeline_VITIS_LOOP_20_1/m_axi_gmem0_ARPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_A_Pipeline_VITIS_LOOP_20_1/m_axi_gmem0_ARQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_A_Pipeline_VITIS_LOOP_20_1/m_axi_gmem0_ARREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_A_Pipeline_VITIS_LOOP_20_1/m_axi_gmem0_ARUSER' to 0.
INFO: [RTGEN 206-100] Finished creating RTL model for 'load_A_Pipeline_VITIS_LOOP_20_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.49 seconds. CPU system time: 0 seconds. Elapsed time: 0.49 seconds; current allocated memory: 884.469 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'load_A' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'load_A'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 884.469 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'load_stream_to_buffer' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'load_stream_to_buffer' pipeline 'read_data_loop' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'load_stream_to_buffer'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 884.469 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'load_dense_accoding_A_Pipeline_VITIS_LOOP_49_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'load_dense_accoding_A_Pipeline_VITIS_LOOP_49_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.09 seconds. CPU system time: 0 seconds. Elapsed time: 0.1 seconds; current allocated memory: 884.836 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'load_dense_accoding_A_Pipeline_VITIS_LOOP_56_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'load_dense_accoding_A_Pipeline_VITIS_LOOP_56_3'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.04 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.06 seconds; current allocated memory: 886.012 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'load_dense_accoding_A_Pipeline_VITIS_LOOP_64_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'load_dense_accoding_A_Pipeline_VITIS_LOOP_64_4' pipeline 'VITIS_LOOP_64_4' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'load_dense_accoding_A_Pipeline_VITIS_LOOP_64_4/m_axi_gmem1_ARVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_dense_accoding_A_Pipeline_VITIS_LOOP_64_4/m_axi_gmem1_ARADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_dense_accoding_A_Pipeline_VITIS_LOOP_64_4/m_axi_gmem1_ARID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_dense_accoding_A_Pipeline_VITIS_LOOP_64_4/m_axi_gmem1_ARLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_dense_accoding_A_Pipeline_VITIS_LOOP_64_4/m_axi_gmem1_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_dense_accoding_A_Pipeline_VITIS_LOOP_64_4/m_axi_gmem1_ARBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_dense_accoding_A_Pipeline_VITIS_LOOP_64_4/m_axi_gmem1_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_dense_accoding_A_Pipeline_VITIS_LOOP_64_4/m_axi_gmem1_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_dense_accoding_A_Pipeline_VITIS_LOOP_64_4/m_axi_gmem1_ARPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_dense_accoding_A_Pipeline_VITIS_LOOP_64_4/m_axi_gmem1_ARQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_dense_accoding_A_Pipeline_VITIS_LOOP_64_4/m_axi_gmem1_ARREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_dense_accoding_A_Pipeline_VITIS_LOOP_64_4/m_axi_gmem1_ARUSER' to 0.
INFO: [RTGEN 206-100] Generating core module 'uitofp_32ns_32_4_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'load_dense_accoding_A_Pipeline_VITIS_LOOP_64_4'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.07 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.07 seconds; current allocated memory: 887.020 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'load_dense_accoding_A' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'mul_32ns_31ns_62_2_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_32s_32s_32_2_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mux_164_31_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mux_164_32_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'load_dense_accoding_A'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.15 seconds. CPU system time: 0 seconds. Elapsed time: 0.16 seconds; current allocated memory: 889.852 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'pe_kernel_0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mux_83_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'uitofp_32ns_32_4_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'pe_kernel_0'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.23 seconds. CPU system time: 0 seconds. Elapsed time: 0.24 seconds; current allocated memory: 892.773 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'spmm_hls' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'spmm_hls/gmem0' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'spmm_hls/gmem1' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'spmm_hls/gmem2' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'spmm_hls/A' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'spmm_hls/nnz' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'spmm_hls/B' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'spmm_hls/C' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'spmm_hls/M' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'spmm_hls/K' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'spmm_hls' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'A', 'nnz', 'C', 'M', 'K' and 'return' to AXI-Lite port control.
INFO: [RTGEN 206-100] Bundling port 'B' to AXI-Lite port control_r.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem2_AWVALID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem2_AWVALID' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem2_AWREADY' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem2_AWADDR' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem2_AWADDR' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem2_AWID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem2_AWID' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem2_AWLEN' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem2_AWLEN' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem2_AWSIZE' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem2_AWSIZE' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem2_AWBURST' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem2_AWBURST' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem2_AWLOCK' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem2_AWLOCK' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem2_AWCACHE' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem2_AWCACHE' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem2_AWPROT' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem2_AWPROT' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem2_AWQOS' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem2_AWQOS' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem2_AWREGION' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem2_AWREGION' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem2_AWUSER' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem2_AWUSER' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem2_WVALID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem2_WVALID' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem2_WREADY' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem2_WDATA' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem2_WDATA' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem2_WSTRB' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem2_WSTRB' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem2_WLAST' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem2_WLAST' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem2_WID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem2_WID' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem2_WUSER' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem2_WUSER' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem2_ARVALID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem2_ARVALID' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem2_ARREADY' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem2_ARADDR' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2 (64-bit)
Tool Version Limit: 2019.12
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 4ns.
INFO: [HLS 200-1611] Setting target device to 'xcu280-fsvh2892-2L-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_latency=0
INFO: [HLS 200-1464] Running solution command: config_export -format=xo
INFO: [HLS 200-1464] Running solution command: config_export -output=build_fpga/spmm_hls.xo
INFO: [HLS 200-1510] Running: set_part xcu280-fsvh2892-2L-e 
INFO: [HLS 200-1510] Running: create_clock -period 4.0 -name default 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.02 seconds. CPU system time: 0.02 seconds. Elapsed time: 10.05 seconds; current allocated memory: 732.820 MB.
INFO: [HLS 200-10] Analyzing design file 'src/spmm_device_fpga.cpp' ... 
WARNING: [HLS 207-5555] unexpected pragma argument 'pe_kernel_0', expects function/operation (src/spmm_device_fpga.cpp:110:34)
WARNING: [HLS 207-5558] Only for-loops and functions support the dataflow (src/spmm_device_fpga.cpp:115:9)
WARNING: [HLS 207-5558] Only for-loops and functions support the dataflow (src/spmm_device_fpga.cpp:187:9)
WARNING: [HLS 207-5558] Only for-loops and functions support the dataflow (src/spmm_device_fpga.cpp:195:9)
WARNING: [HLS 214-104] Only for-loops and functions support the dataflow (src/spmm_device_fpga.cpp:115:9)
WARNING: [HLS 214-104] Only for-loops and functions support the dataflow (src/spmm_device_fpga.cpp:187:9)
WARNING: [HLS 214-104] Only for-loops and functions support the dataflow (src/spmm_device_fpga.cpp:195:9)
WARNING: [HLS 200-471] Dataflow form checks found 3 issue(s) in file src/spmm_device_fpga.cpp
WARNING: [HLS 207-5292] unused parameter 'outBuf' (src/spmm_device_fpga.cpp:128:13)
WARNING: [HLS 207-5292] unused parameter 'C' (src/spmm_device_fpga.cpp:129:13)
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 3.86 seconds. CPU system time: 0.65 seconds. Elapsed time: 4.52 seconds; current allocated memory: 733.191 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-291] Loop 'VITIS_LOOP_56_3' is marked as complete unroll implied by the pipeline pragma (src/spmm_device_fpga.cpp:56:26)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_64_4' is marked as complete unroll implied by the pipeline pragma (src/spmm_device_fpga.cpp:64:30)
INFO: [HLS 214-178] Inlining function 'unpack_pcoo(ap_uint<64>)' into 'load_stream_to_buffer(hls::stream<ap_uint<64>, 0>&, PCOO*, ap_uint<32>&)' (src/spmm_device_fpga.cpp:30:0)
INFO: [HLS 214-178] Inlining function 'pe(PCOO*, float*, int*, float*, int)' into 'spmm_hls' (src/spmm_device_fpga.cpp:143:0)
INFO: [HLS 214-248] Applying array_partition to 'buf0.eor': Complete partitioning on dimension 1. (src/spmm_device_fpga.cpp:158:7)
INFO: [HLS 214-248] Applying array_partition to 'buf0.col': Complete partitioning on dimension 1. (src/spmm_device_fpga.cpp:158:7)
INFO: [HLS 214-248] Applying array_partition to 'buf0.value': Complete partitioning on dimension 1. (src/spmm_device_fpga.cpp:158:7)
INFO: [HLS 214-248] Applying array_partition to 'buf1.eor': Complete partitioning on dimension 1. (src/spmm_device_fpga.cpp:159:10)
INFO: [HLS 214-248] Applying array_partition to 'buf1.col': Complete partitioning on dimension 1. (src/spmm_device_fpga.cpp:159:10)
INFO: [HLS 214-248] Applying array_partition to 'buf1.value': Complete partitioning on dimension 1. (src/spmm_device_fpga.cpp:159:10)
INFO: [HLS 214-248] Applying array_partition to 'map_buf': Complete partitioning on dimension 1. (src/spmm_device_fpga.cpp:164:9)
INFO: [HLS 214-248] Applying array_partition to 'Dense_Buf0': Cyclic partitioning with factor 8 on dimension 1. (src/spmm_device_fpga.cpp:166:8)
INFO: [HLS 214-248] Applying array_partition to 'Dense_Buf1': Cyclic partitioning with factor 8 on dimension 1. (src/spmm_device_fpga.cpp:167:11)
INFO: [HLS 214-248] Applying array_partition to 'Out_Buf0': Cyclic partitioning with factor 8 on dimension 1. (src/spmm_device_fpga.cpp:173:8)
INFO: [HLS 214-248] Applying array_partition to 'Out_Buf1': Cyclic partitioning with factor 8 on dimension 1. (src/spmm_device_fpga.cpp:174:11)
INFO: [HLS 214-115] Multiple burst reads of length 16 and bit width 64 in loop 'VITIS_LOOP_20_1'(src/spmm_device_fpga.cpp:20:19) has been inferred on bundle 'gmem0'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (src/spmm_device_fpga.cpp:20:19)
INFO: [HLS 214-115] Multiple burst reads of variable length and bit width 32 in loop 'VITIS_LOOP_64_4'(src/spmm_device_fpga.cpp:64:30) has been inferred on bundle 'gmem1'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (src/spmm_device_fpga.cpp:64:30)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 5.04 seconds. CPU system time: 0.62 seconds. Elapsed time: 5.66 seconds; current allocated memory: 733.699 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 733.699 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.13 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.14 seconds; current allocated memory: 744.039 MB.
INFO: [HLS 200-10] Checking synthesizability ...
WARNING: [SYNCHK 200-77] The top function 'pe' (src/spmm_device_fpga.cpp:100) has no outputs. Possible cause(s) are: (1) Output parameters are passed by value; (2) intended outputs (parameters or global variables) are never written; (3) there are infinite loops.
INFO: [SYNCHK 200-10] 0 error(s), 1 warning(s).
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.3 seconds. CPU system time: 0 seconds. Elapsed time: 0.31 seconds; current allocated memory: 756.582 MB.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'VITIS_LOOP_53_2' (src/spmm_device_fpga.cpp:55) in function 'load_dense_accoding_A' for pipelining.
WARNING: [HLS 200-932] Cannot unroll loop 'VITIS_LOOP_56_3' (src/spmm_device_fpga.cpp:56) in function 'load_dense_accoding_A' completely: variable loop bound.
WARNING: [HLS 200-936] Cannot unroll loop 'VITIS_LOOP_64_4' (src/spmm_device_fpga.cpp:64) in function 'load_dense_accoding_A': cannot completely unroll a loop with a variable trip count.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.65 seconds. CPU system time: 0.04 seconds. Elapsed time: 0.69 seconds; current allocated memory: 792.051 MB.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_53_2' (src/spmm_device_fpga.cpp:55:11) in function 'load_dense_accoding_A' more than one sub loop.
INFO: [HLS 200-472] Inferring partial write operation for 'out_buf_0' (src/spmm_device_fpga.cpp:82:13)
INFO: [HLS 200-472] Inferring partial write operation for 'dense_ptr_0' (src/spmm_device_fpga.cpp:66:23)
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.49 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.51 seconds; current allocated memory: 868.902 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'spmm_hls' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'load_A_Pipeline_VITIS_LOOP_20_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_20_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'VITIS_LOOP_20_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.09 seconds. CPU system time: 0.04 seconds. Elapsed time: 0.13 seconds; current allocated memory: 870.773 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 870.773 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'load_A' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.03 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.05 seconds; current allocated memory: 870.961 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 870.961 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'load_stream_to_buffer' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'read_data_loop'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'read_data_loop'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 872.465 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 872.465 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'load_dense_accoding_A_Pipeline_VITIS_LOOP_49_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_49_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, loop 'VITIS_LOOP_49_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.05 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.06 seconds; current allocated memory: 872.781 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 872.781 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'load_dense_accoding_A_Pipeline_VITIS_LOOP_56_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [SCHED 204-65] Unable to satisfy pipeline directive for function 'load_dense_accoding_A_Pipeline_VITIS_LOOP_56_3': contains subloop(s) that are not unrolled.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_56_3'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, loop 'VITIS_LOOP_56_3'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 873.070 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.01 seconds; current allocated memory: 873.070 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'load_dense_accoding_A_Pipeline_VITIS_LOOP_64_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [SCHED 204-65] Unable to satisfy pipeline directive for function 'load_dense_accoding_A_Pipeline_VITIS_LOOP_64_4': contains subloop(s) that are not unrolled.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_64_4'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 7, loop 'VITIS_LOOP_64_4'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.09 seconds. CPU system time: 0 seconds. Elapsed time: 0.1 seconds; current allocated memory: 873.531 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 873.531 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'load_dense_accoding_A' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [SCHED 204-67] Unable to satisfy pipeline directive for loop 'VITIS_LOOP_53_2': contains subfunction 'load_dense_accoding_A_Pipeline_VITIS_LOOP_56_3' which is not pipelined.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.14 seconds. CPU system time: 0 seconds. Elapsed time: 0.14 seconds; current allocated memory: 874.742 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.14 seconds. CPU system time: 0 seconds. Elapsed time: 0.14 seconds; current allocated memory: 874.742 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'pe_kernel_0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_80_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 7, loop 'VITIS_LOOP_80_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.21 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.22 seconds; current allocated memory: 875.262 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.15 seconds. CPU system time: 0 seconds. Elapsed time: 0.15 seconds; current allocated memory: 875.262 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'spmm_hls' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.43 seconds. CPU system time: 0 seconds. Elapsed time: 0.44 seconds; current allocated memory: 884.508 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1.91 seconds. CPU system time: 0.01 seconds. Elapsed time: 1.92 seconds; current allocated memory: 884.508 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'load_A_Pipeline_VITIS_LOOP_20_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'load_A_Pipeline_VITIS_LOOP_20_1' pipeline 'VITIS_LOOP_20_1' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'load_A_Pipeline_VITIS_LOOP_20_1/m_axi_gmem0_ARVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_A_Pipeline_VITIS_LOOP_20_1/m_axi_gmem0_ARADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_A_Pipeline_VITIS_LOOP_20_1/m_axi_gmem0_ARID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_A_Pipeline_VITIS_LOOP_20_1/m_axi_gmem0_ARLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_A_Pipeline_VITIS_LOOP_20_1/m_axi_gmem0_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_A_Pipeline_VITIS_LOOP_20_1/m_axi_gmem0_ARBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_A_Pipeline_VITIS_LOOP_20_1/m_axi_gmem0_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_A_Pipeline_VITIS_LOOP_20_1/m_axi_gmem0_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_A_Pipeline_VITIS_LOOP_20_1/m_axi_gmem0_ARPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_A_Pipeline_VITIS_LOOP_20_1/m_axi_gmem0_ARQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_A_Pipeline_VITIS_LOOP_20_1/m_axi_gmem0_ARREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_A_Pipeline_VITIS_LOOP_20_1/m_axi_gmem0_ARUSER' to 0.
INFO: [RTGEN 206-100] Finished creating RTL model for 'load_A_Pipeline_VITIS_LOOP_20_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.5 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.49 seconds; current allocated memory: 884.508 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'load_A' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'load_A'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 884.508 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'load_stream_to_buffer' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'load_stream_to_buffer' pipeline 'read_data_loop' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'load_stream_to_buffer'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 884.508 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'load_dense_accoding_A_Pipeline_VITIS_LOOP_49_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'load_dense_accoding_A_Pipeline_VITIS_LOOP_49_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.09 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.1 seconds; current allocated memory: 884.859 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'load_dense_accoding_A_Pipeline_VITIS_LOOP_56_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'load_dense_accoding_A_Pipeline_VITIS_LOOP_56_3'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.05 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.06 seconds; current allocated memory: 886.039 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'load_dense_accoding_A_Pipeline_VITIS_LOOP_64_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'load_dense_accoding_A_Pipeline_VITIS_LOOP_64_4' pipeline 'VITIS_LOOP_64_4' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'load_dense_accoding_A_Pipeline_VITIS_LOOP_64_4/m_axi_gmem1_ARVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_dense_accoding_A_Pipeline_VITIS_LOOP_64_4/m_axi_gmem1_ARADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_dense_accoding_A_Pipeline_VITIS_LOOP_64_4/m_axi_gmem1_ARID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_dense_accoding_A_Pipeline_VITIS_LOOP_64_4/m_axi_gmem1_ARLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_dense_accoding_A_Pipeline_VITIS_LOOP_64_4/m_axi_gmem1_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_dense_accoding_A_Pipeline_VITIS_LOOP_64_4/m_axi_gmem1_ARBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_dense_accoding_A_Pipeline_VITIS_LOOP_64_4/m_axi_gmem1_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_dense_accoding_A_Pipeline_VITIS_LOOP_64_4/m_axi_gmem1_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_dense_accoding_A_Pipeline_VITIS_LOOP_64_4/m_axi_gmem1_ARPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_dense_accoding_A_Pipeline_VITIS_LOOP_64_4/m_axi_gmem1_ARQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_dense_accoding_A_Pipeline_VITIS_LOOP_64_4/m_axi_gmem1_ARREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_dense_accoding_A_Pipeline_VITIS_LOOP_64_4/m_axi_gmem1_ARUSER' to 0.
INFO: [RTGEN 206-100] Generating core module 'uitofp_32ns_32_4_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'load_dense_accoding_A_Pipeline_VITIS_LOOP_64_4'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 887.074 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'load_dense_accoding_A' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'mul_32ns_31ns_62_2_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_32s_32s_32_2_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mux_164_31_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mux_164_32_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'load_dense_accoding_A'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.14 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.16 seconds; current allocated memory: 889.879 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'pe_kernel_0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mux_83_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'uitofp_32ns_32_4_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'pe_kernel_0'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.23 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.23 seconds; current allocated memory: 892.816 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'spmm_hls' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'spmm_hls/gmem0' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'spmm_hls/gmem1' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'spmm_hls/gmem2' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'spmm_hls/A' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'spmm_hls/nnz' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'spmm_hls/B' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'spmm_hls/C' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'spmm_hls/M' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'spmm_hls/K' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'spmm_hls' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'A', 'nnz', 'C', 'M', 'K' and 'return' to AXI-Lite port control.
INFO: [RTGEN 206-100] Bundling port 'B' to AXI-Lite port control_r.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem2_AWVALID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem2_AWVALID' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem2_AWREADY' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem2_AWADDR' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem2_AWADDR' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem2_AWID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem2_AWID' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem2_AWLEN' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem2_AWLEN' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem2_AWSIZE' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem2_AWSIZE' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem2_AWBURST' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem2_AWBURST' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem2_AWLOCK' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem2_AWLOCK' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem2_AWCACHE' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem2_AWCACHE' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem2_AWPROT' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem2_AWPROT' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem2_AWQOS' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem2_AWQOS' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem2_AWREGION' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem2_AWREGION' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem2_AWUSER' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem2_AWUSER' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem2_WVALID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem2_WVALID' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem2_WREADY' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem2_WDATA' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem2_WDATA' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem2_WSTRB' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem2_WSTRB' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem2_WLAST' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem2_WLAST' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem2_WID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem2_WID' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem2_WUSER' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem2_WUSER' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem2_ARVALID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem2_ARVALID' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem2_ARREADY' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2 (64-bit)
Tool Version Limit: 2019.12
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 4ns.
INFO: [HLS 200-1611] Setting target device to 'xcu280-fsvh2892-2L-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_latency=0
INFO: [HLS 200-1464] Running solution command: config_export -format=xo
INFO: [HLS 200-1464] Running solution command: config_export -output=build_fpga/spmm_hls.xo
INFO: [HLS 200-1510] Running: set_part xcu280-fsvh2892-2L-e 
INFO: [HLS 200-1510] Running: create_clock -period 4.0 -name default 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.01 seconds. CPU system time: 0.01 seconds. Elapsed time: 10.04 seconds; current allocated memory: 732.820 MB.
INFO: [HLS 200-10] Analyzing design file 'src/spmm_device_fpga.cpp' ... 
WARNING: [HLS 207-5555] unexpected pragma argument 'pe_kernel_0', expects function/operation (src/spmm_device_fpga.cpp:115:34)
WARNING: [HLS 207-5558] Only for-loops and functions support the dataflow (src/spmm_device_fpga.cpp:114:9)
WARNING: [HLS 207-5558] Only for-loops and functions support the dataflow (src/spmm_device_fpga.cpp:187:9)
WARNING: [HLS 207-5558] Only for-loops and functions support the dataflow (src/spmm_device_fpga.cpp:195:9)
WARNING: [HLS 214-104] Only for-loops and functions support the dataflow (src/spmm_device_fpga.cpp:114:9)
WARNING: [HLS 214-104] Only for-loops and functions support the dataflow (src/spmm_device_fpga.cpp:187:9)
WARNING: [HLS 214-104] Only for-loops and functions support the dataflow (src/spmm_device_fpga.cpp:195:9)
WARNING: [HLS 200-471] Dataflow form checks found 3 issue(s) in file src/spmm_device_fpga.cpp
WARNING: [HLS 207-5292] unused parameter 'outBuf' (src/spmm_device_fpga.cpp:128:13)
WARNING: [HLS 207-5292] unused parameter 'C' (src/spmm_device_fpga.cpp:129:13)
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 3.78 seconds. CPU system time: 0.63 seconds. Elapsed time: 4.43 seconds; current allocated memory: 733.191 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-291] Loop 'VITIS_LOOP_56_3' is marked as complete unroll implied by the pipeline pragma (src/spmm_device_fpga.cpp:56:26)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_64_4' is marked as complete unroll implied by the pipeline pragma (src/spmm_device_fpga.cpp:64:30)
INFO: [HLS 214-178] Inlining function 'unpack_pcoo(ap_uint<64>)' into 'load_stream_to_buffer(hls::stream<ap_uint<64>, 0>&, PCOO*, ap_uint<32>&)' (src/spmm_device_fpga.cpp:30:0)
INFO: [HLS 214-178] Inlining function 'pe(PCOO*, float*, int*, float*, int)' into 'spmm_hls' (src/spmm_device_fpga.cpp:143:0)
INFO: [HLS 214-248] Applying array_partition to 'buf0.eor': Complete partitioning on dimension 1. (src/spmm_device_fpga.cpp:158:7)
INFO: [HLS 214-248] Applying array_partition to 'buf0.col': Complete partitioning on dimension 1. (src/spmm_device_fpga.cpp:158:7)
INFO: [HLS 214-248] Applying array_partition to 'buf0.value': Complete partitioning on dimension 1. (src/spmm_device_fpga.cpp:158:7)
INFO: [HLS 214-248] Applying array_partition to 'buf1.eor': Complete partitioning on dimension 1. (src/spmm_device_fpga.cpp:159:10)
INFO: [HLS 214-248] Applying array_partition to 'buf1.col': Complete partitioning on dimension 1. (src/spmm_device_fpga.cpp:159:10)
INFO: [HLS 214-248] Applying array_partition to 'buf1.value': Complete partitioning on dimension 1. (src/spmm_device_fpga.cpp:159:10)
INFO: [HLS 214-248] Applying array_partition to 'map_buf': Complete partitioning on dimension 1. (src/spmm_device_fpga.cpp:164:9)
INFO: [HLS 214-248] Applying array_partition to 'Dense_Buf0': Cyclic partitioning with factor 8 on dimension 1. (src/spmm_device_fpga.cpp:166:8)
INFO: [HLS 214-248] Applying array_partition to 'Dense_Buf1': Cyclic partitioning with factor 8 on dimension 1. (src/spmm_device_fpga.cpp:167:11)
INFO: [HLS 214-248] Applying array_partition to 'Out_Buf0': Cyclic partitioning with factor 8 on dimension 1. (src/spmm_device_fpga.cpp:173:8)
INFO: [HLS 214-248] Applying array_partition to 'Out_Buf1': Cyclic partitioning with factor 8 on dimension 1. (src/spmm_device_fpga.cpp:174:11)
INFO: [HLS 214-115] Multiple burst reads of length 16 and bit width 64 in loop 'VITIS_LOOP_20_1'(src/spmm_device_fpga.cpp:20:19) has been inferred on bundle 'gmem0'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (src/spmm_device_fpga.cpp:20:19)
INFO: [HLS 214-115] Multiple burst reads of variable length and bit width 32 in loop 'VITIS_LOOP_64_4'(src/spmm_device_fpga.cpp:64:30) has been inferred on bundle 'gmem1'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (src/spmm_device_fpga.cpp:64:30)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 4.88 seconds. CPU system time: 0.64 seconds. Elapsed time: 5.54 seconds; current allocated memory: 733.699 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 733.699 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.14 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.15 seconds; current allocated memory: 744.078 MB.
INFO: [HLS 200-10] Checking synthesizability ...
WARNING: [SYNCHK 200-77] The top function 'pe' (src/spmm_device_fpga.cpp:100) has no outputs. Possible cause(s) are: (1) Output parameters are passed by value; (2) intended outputs (parameters or global variables) are never written; (3) there are infinite loops.
INFO: [SYNCHK 200-10] 0 error(s), 1 warning(s).
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.26 seconds. CPU system time: 0 seconds. Elapsed time: 0.27 seconds; current allocated memory: 756.578 MB.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'VITIS_LOOP_53_2' (src/spmm_device_fpga.cpp:55) in function 'load_dense_accoding_A' for pipelining.
WARNING: [HLS 200-932] Cannot unroll loop 'VITIS_LOOP_56_3' (src/spmm_device_fpga.cpp:56) in function 'load_dense_accoding_A' completely: variable loop bound.
WARNING: [HLS 200-936] Cannot unroll loop 'VITIS_LOOP_64_4' (src/spmm_device_fpga.cpp:64) in function 'load_dense_accoding_A': cannot completely unroll a loop with a variable trip count.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.63 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.67 seconds; current allocated memory: 792.043 MB.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_53_2' (src/spmm_device_fpga.cpp:55:11) in function 'load_dense_accoding_A' more than one sub loop.
INFO: [HLS 200-472] Inferring partial write operation for 'out_buf_0' (src/spmm_device_fpga.cpp:82:13)
INFO: [HLS 200-472] Inferring partial write operation for 'dense_ptr_0' (src/spmm_device_fpga.cpp:66:23)
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.47 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.5 seconds; current allocated memory: 868.898 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'spmm_hls' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'load_A_Pipeline_VITIS_LOOP_20_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_20_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'VITIS_LOOP_20_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.09 seconds. CPU system time: 0.04 seconds. Elapsed time: 0.12 seconds; current allocated memory: 870.773 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 870.773 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'load_A' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 870.957 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 870.957 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'load_stream_to_buffer' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'read_data_loop'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'read_data_loop'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 872.461 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 872.461 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'load_dense_accoding_A_Pipeline_VITIS_LOOP_49_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_49_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, loop 'VITIS_LOOP_49_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.05 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.05 seconds; current allocated memory: 872.777 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 872.777 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'load_dense_accoding_A_Pipeline_VITIS_LOOP_56_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [SCHED 204-65] Unable to satisfy pipeline directive for function 'load_dense_accoding_A_Pipeline_VITIS_LOOP_56_3': contains subloop(s) that are not unrolled.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_56_3'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, loop 'VITIS_LOOP_56_3'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 873.070 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 873.070 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'load_dense_accoding_A_Pipeline_VITIS_LOOP_64_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [SCHED 204-65] Unable to satisfy pipeline directive for function 'load_dense_accoding_A_Pipeline_VITIS_LOOP_64_4': contains subloop(s) that are not unrolled.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_64_4'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 7, loop 'VITIS_LOOP_64_4'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.09 seconds. CPU system time: 0 seconds. Elapsed time: 0.09 seconds; current allocated memory: 873.527 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 873.527 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'load_dense_accoding_A' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [SCHED 204-67] Unable to satisfy pipeline directive for loop 'VITIS_LOOP_53_2': contains subfunction 'load_dense_accoding_A_Pipeline_VITIS_LOOP_56_3' which is not pipelined.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.14 seconds. CPU system time: 0 seconds. Elapsed time: 0.14 seconds; current allocated memory: 874.746 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.14 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.13 seconds; current allocated memory: 874.746 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'pe_kernel_0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_80_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 7, loop 'VITIS_LOOP_80_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.2 seconds. CPU system time: 0 seconds. Elapsed time: 0.21 seconds; current allocated memory: 875.266 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.15 seconds. CPU system time: 0 seconds. Elapsed time: 0.15 seconds; current allocated memory: 875.266 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'spmm_hls' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.43 seconds. CPU system time: 0 seconds. Elapsed time: 0.42 seconds; current allocated memory: 884.844 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1.86 seconds. CPU system time: 0 seconds. Elapsed time: 1.87 seconds; current allocated memory: 884.844 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'load_A_Pipeline_VITIS_LOOP_20_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'load_A_Pipeline_VITIS_LOOP_20_1' pipeline 'VITIS_LOOP_20_1' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'load_A_Pipeline_VITIS_LOOP_20_1/m_axi_gmem0_ARVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_A_Pipeline_VITIS_LOOP_20_1/m_axi_gmem0_ARADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_A_Pipeline_VITIS_LOOP_20_1/m_axi_gmem0_ARID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_A_Pipeline_VITIS_LOOP_20_1/m_axi_gmem0_ARLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_A_Pipeline_VITIS_LOOP_20_1/m_axi_gmem0_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_A_Pipeline_VITIS_LOOP_20_1/m_axi_gmem0_ARBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_A_Pipeline_VITIS_LOOP_20_1/m_axi_gmem0_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_A_Pipeline_VITIS_LOOP_20_1/m_axi_gmem0_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_A_Pipeline_VITIS_LOOP_20_1/m_axi_gmem0_ARPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_A_Pipeline_VITIS_LOOP_20_1/m_axi_gmem0_ARQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_A_Pipeline_VITIS_LOOP_20_1/m_axi_gmem0_ARREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_A_Pipeline_VITIS_LOOP_20_1/m_axi_gmem0_ARUSER' to 0.
INFO: [RTGEN 206-100] Finished creating RTL model for 'load_A_Pipeline_VITIS_LOOP_20_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.49 seconds. CPU system time: 0 seconds. Elapsed time: 0.49 seconds; current allocated memory: 884.844 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'load_A' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'load_A'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 884.844 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'load_stream_to_buffer' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'load_stream_to_buffer' pipeline 'read_data_loop' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'load_stream_to_buffer'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 884.844 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'load_dense_accoding_A_Pipeline_VITIS_LOOP_49_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'load_dense_accoding_A_Pipeline_VITIS_LOOP_49_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.1 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.1 seconds; current allocated memory: 884.859 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'load_dense_accoding_A_Pipeline_VITIS_LOOP_56_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'load_dense_accoding_A_Pipeline_VITIS_LOOP_56_3'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.05 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.06 seconds; current allocated memory: 886.039 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'load_dense_accoding_A_Pipeline_VITIS_LOOP_64_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'load_dense_accoding_A_Pipeline_VITIS_LOOP_64_4' pipeline 'VITIS_LOOP_64_4' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'load_dense_accoding_A_Pipeline_VITIS_LOOP_64_4/m_axi_gmem1_ARVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_dense_accoding_A_Pipeline_VITIS_LOOP_64_4/m_axi_gmem1_ARADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_dense_accoding_A_Pipeline_VITIS_LOOP_64_4/m_axi_gmem1_ARID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_dense_accoding_A_Pipeline_VITIS_LOOP_64_4/m_axi_gmem1_ARLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_dense_accoding_A_Pipeline_VITIS_LOOP_64_4/m_axi_gmem1_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_dense_accoding_A_Pipeline_VITIS_LOOP_64_4/m_axi_gmem1_ARBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_dense_accoding_A_Pipeline_VITIS_LOOP_64_4/m_axi_gmem1_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_dense_accoding_A_Pipeline_VITIS_LOOP_64_4/m_axi_gmem1_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_dense_accoding_A_Pipeline_VITIS_LOOP_64_4/m_axi_gmem1_ARPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_dense_accoding_A_Pipeline_VITIS_LOOP_64_4/m_axi_gmem1_ARQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_dense_accoding_A_Pipeline_VITIS_LOOP_64_4/m_axi_gmem1_ARREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_dense_accoding_A_Pipeline_VITIS_LOOP_64_4/m_axi_gmem1_ARUSER' to 0.
INFO: [RTGEN 206-100] Generating core module 'uitofp_32ns_32_4_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'load_dense_accoding_A_Pipeline_VITIS_LOOP_64_4'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 887.078 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'load_dense_accoding_A' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'mul_32ns_31ns_62_2_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_32s_32s_32_2_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mux_164_31_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mux_164_32_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'load_dense_accoding_A'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.16 seconds. CPU system time: 0 seconds. Elapsed time: 0.17 seconds; current allocated memory: 889.879 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'pe_kernel_0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mux_83_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'uitofp_32ns_32_4_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'pe_kernel_0'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.24 seconds. CPU system time: 0 seconds. Elapsed time: 0.24 seconds; current allocated memory: 892.812 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'spmm_hls' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'spmm_hls/gmem0' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'spmm_hls/gmem1' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'spmm_hls/gmem2' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'spmm_hls/A' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'spmm_hls/nnz' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'spmm_hls/B' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'spmm_hls/C' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'spmm_hls/M' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'spmm_hls/K' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'spmm_hls' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'A', 'nnz', 'C', 'M', 'K' and 'return' to AXI-Lite port control.
INFO: [RTGEN 206-100] Bundling port 'B' to AXI-Lite port control_r.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem2_AWVALID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem2_AWVALID' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem2_AWREADY' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem2_AWADDR' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem2_AWADDR' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem2_AWID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem2_AWID' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem2_AWLEN' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem2_AWLEN' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem2_AWSIZE' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem2_AWSIZE' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem2_AWBURST' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem2_AWBURST' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem2_AWLOCK' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem2_AWLOCK' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem2_AWCACHE' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem2_AWCACHE' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem2_AWPROT' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem2_AWPROT' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem2_AWQOS' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem2_AWQOS' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem2_AWREGION' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem2_AWREGION' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem2_AWUSER' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem2_AWUSER' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem2_WVALID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem2_WVALID' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem2_WREADY' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem2_WDATA' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem2_WDATA' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem2_WSTRB' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem2_WSTRB' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem2_WLAST' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem2_WLAST' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem2_WID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem2_WID' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem2_WUSER' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem2_WUSER' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem2_ARVALID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem2_ARVALID' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem2_ARREADY' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2 (64-bit)
Tool Version Limit: 2019.12
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 4ns.
INFO: [HLS 200-1611] Setting target device to 'xcu280-fsvh2892-2L-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_latency=0
INFO: [HLS 200-1464] Running solution command: config_export -format=xo
INFO: [HLS 200-1464] Running solution command: config_export -output=build_fpga/spmm_hls.xo
INFO: [HLS 200-1510] Running: set_part xcu280-fsvh2892-2L-e 
INFO: [HLS 200-1510] Running: create_clock -period 4.0 -name default 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.02 seconds. CPU system time: 0.02 seconds. Elapsed time: 10.04 seconds; current allocated memory: 732.820 MB.
INFO: [HLS 200-10] Analyzing design file 'src/spmm_device_fpga.cpp' ... 
WARNING: [HLS 207-5555] unexpected pragma argument 'pe_kernel_0', expects function/operation (src/spmm_device_fpga.cpp:115:34)
WARNING: [HLS 207-5558] Only for-loops and functions support the dataflow (src/spmm_device_fpga.cpp:114:9)
WARNING: [HLS 207-5558] Only for-loops and functions support the dataflow (src/spmm_device_fpga.cpp:188:9)
WARNING: [HLS 207-5558] Only for-loops and functions support the dataflow (src/spmm_device_fpga.cpp:196:9)
WARNING: [HLS 214-104] Only for-loops and functions support the dataflow (src/spmm_device_fpga.cpp:114:9)
WARNING: [HLS 214-104] Only for-loops and functions support the dataflow (src/spmm_device_fpga.cpp:188:9)
WARNING: [HLS 214-104] Only for-loops and functions support the dataflow (src/spmm_device_fpga.cpp:196:9)
WARNING: [HLS 200-471] Dataflow form checks found 3 issue(s) in file src/spmm_device_fpga.cpp
WARNING: [HLS 207-5292] unused parameter 'outBuf' (src/spmm_device_fpga.cpp:129:13)
WARNING: [HLS 207-5292] unused parameter 'C' (src/spmm_device_fpga.cpp:130:13)
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 3.84 seconds. CPU system time: 0.66 seconds. Elapsed time: 4.52 seconds; current allocated memory: 733.219 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-291] Loop 'VITIS_LOOP_56_3' is marked as complete unroll implied by the pipeline pragma (src/spmm_device_fpga.cpp:56:26)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_64_4' is marked as complete unroll implied by the pipeline pragma (src/spmm_device_fpga.cpp:64:30)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_116_1' (src/spmm_device_fpga.cpp:116:20) in function 'pe' completely with a factor of 16 (src/spmm_device_fpga.cpp:106:0)
INFO: [HLS 214-178] Inlining function 'unpack_pcoo(ap_uint<64>)' into 'load_stream_to_buffer(hls::stream<ap_uint<64>, 0>&, PCOO*, ap_uint<32>&)' (src/spmm_device_fpga.cpp:30:0)
INFO: [HLS 214-248] Applying array_partition to 'buf0.eor': Complete partitioning on dimension 1. (src/spmm_device_fpga.cpp:159:7)
INFO: [HLS 214-248] Applying array_partition to 'buf0.col': Complete partitioning on dimension 1. (src/spmm_device_fpga.cpp:159:7)
INFO: [HLS 214-248] Applying array_partition to 'buf0.value': Complete partitioning on dimension 1. (src/spmm_device_fpga.cpp:159:7)
INFO: [HLS 214-248] Applying array_partition to 'buf1.eor': Complete partitioning on dimension 1. (src/spmm_device_fpga.cpp:160:10)
INFO: [HLS 214-248] Applying array_partition to 'buf1.col': Complete partitioning on dimension 1. (src/spmm_device_fpga.cpp:160:10)
INFO: [HLS 214-248] Applying array_partition to 'buf1.value': Complete partitioning on dimension 1. (src/spmm_device_fpga.cpp:160:10)
INFO: [HLS 214-248] Applying array_partition to 'map_buf': Complete partitioning on dimension 1. (src/spmm_device_fpga.cpp:165:9)
INFO: [HLS 214-248] Applying array_partition to 'Dense_Buf0': Cyclic partitioning with factor 8 on dimension 1. (src/spmm_device_fpga.cpp:167:8)
INFO: [HLS 214-248] Applying array_partition to 'Dense_Buf1': Cyclic partitioning with factor 8 on dimension 1. (src/spmm_device_fpga.cpp:168:11)
INFO: [HLS 214-248] Applying array_partition to 'Out_Buf0': Cyclic partitioning with factor 8 on dimension 1. (src/spmm_device_fpga.cpp:174:8)
INFO: [HLS 214-248] Applying array_partition to 'Out_Buf1': Cyclic partitioning with factor 8 on dimension 1. (src/spmm_device_fpga.cpp:175:11)
INFO: [HLS 214-115] Multiple burst reads of length 16 and bit width 64 in loop 'VITIS_LOOP_20_1'(src/spmm_device_fpga.cpp:20:19) has been inferred on bundle 'gmem0'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (src/spmm_device_fpga.cpp:20:19)
INFO: [HLS 214-115] Multiple burst reads of variable length and bit width 32 in loop 'VITIS_LOOP_64_4'(src/spmm_device_fpga.cpp:64:30) has been inferred on bundle 'gmem1'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (src/spmm_device_fpga.cpp:64:30)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 4.41 seconds. CPU system time: 0.71 seconds. Elapsed time: 5.12 seconds; current allocated memory: 733.734 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 733.734 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.11 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.12 seconds; current allocated memory: 743.820 MB.
INFO: [HLS 200-10] Checking synthesizability ...
WARNING: [SYNCHK 200-77] The top function 'spmm_hls' (src/spmm_device_fpga.cpp:137) has no outputs. Possible cause(s) are: (1) Output parameters are passed by value; (2) intended outputs (parameters or global variables) are never written; (3) there are infinite loops.
INFO: [SYNCHK 200-10] 0 error(s), 1 warning(s).
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.21 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.23 seconds; current allocated memory: 756.262 MB.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'VITIS_LOOP_53_2' (src/spmm_device_fpga.cpp:55) in function 'load_dense_accoding_A' for pipelining.
WARNING: [HLS 200-932] Cannot unroll loop 'VITIS_LOOP_56_3' (src/spmm_device_fpga.cpp:56) in function 'load_dense_accoding_A' completely: variable loop bound.
WARNING: [HLS 200-936] Cannot unroll loop 'VITIS_LOOP_64_4' (src/spmm_device_fpga.cpp:64) in function 'load_dense_accoding_A': cannot completely unroll a loop with a variable trip count.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.43 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.46 seconds; current allocated memory: 791.621 MB.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_53_2' (src/spmm_device_fpga.cpp:55:11) in function 'load_dense_accoding_A' more than one sub loop.
INFO: [HLS 200-472] Inferring partial write operation for 'out_buf_0' (src/spmm_device_fpga.cpp:82:13)
INFO: [HLS 200-472] Inferring partial write operation for 'dense_ptr_0' (src/spmm_device_fpga.cpp:66:23)
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.32 seconds. CPU system time: 0.04 seconds. Elapsed time: 0.37 seconds; current allocated memory: 876.695 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'spmm_hls' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'load_A_Pipeline_VITIS_LOOP_20_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_20_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'VITIS_LOOP_20_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.07 seconds. CPU system time: 0.04 seconds. Elapsed time: 0.12 seconds; current allocated memory: 878.527 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 878.527 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'load_A' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 878.711 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 878.711 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'load_stream_to_buffer' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'read_data_loop'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'read_data_loop'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 880.223 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 880.223 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'load_dense_accoding_A_Pipeline_VITIS_LOOP_49_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_49_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, loop 'VITIS_LOOP_49_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 880.539 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.02 seconds; current allocated memory: 880.539 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'load_dense_accoding_A_Pipeline_VITIS_LOOP_56_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [SCHED 204-65] Unable to satisfy pipeline directive for function 'load_dense_accoding_A_Pipeline_VITIS_LOOP_56_3': contains subloop(s) that are not unrolled.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_56_3'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, loop 'VITIS_LOOP_56_3'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 880.828 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 880.828 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'load_dense_accoding_A_Pipeline_VITIS_LOOP_64_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [SCHED 204-65] Unable to satisfy pipeline directive for function 'load_dense_accoding_A_Pipeline_VITIS_LOOP_64_4': contains subloop(s) that are not unrolled.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_64_4'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 7, loop 'VITIS_LOOP_64_4'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.07 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.09 seconds; current allocated memory: 881.270 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 881.270 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'load_dense_accoding_A' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [SCHED 204-67] Unable to satisfy pipeline directive for loop 'VITIS_LOOP_53_2': contains subfunction 'load_dense_accoding_A_Pipeline_VITIS_LOOP_56_3' which is not pipelined.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.13 seconds. CPU system time: 0 seconds. Elapsed time: 0.14 seconds; current allocated memory: 882.508 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.14 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.14 seconds; current allocated memory: 882.508 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'pe_kernel_0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_80_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 7, loop 'VITIS_LOOP_80_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.19 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.21 seconds; current allocated memory: 883.027 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.14 seconds. CPU system time: 0 seconds. Elapsed time: 0.15 seconds; current allocated memory: 883.027 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'pe' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.3 seconds. CPU system time: 0 seconds. Elapsed time: 0.3 seconds; current allocated memory: 886.078 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.92 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.92 seconds; current allocated memory: 886.078 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'spmm_hls' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.3 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.32 seconds; current allocated memory: 887.324 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.43 seconds. CPU system time: 0 seconds. Elapsed time: 0.43 seconds; current allocated memory: 887.324 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'load_A_Pipeline_VITIS_LOOP_20_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'load_A_Pipeline_VITIS_LOOP_20_1' pipeline 'VITIS_LOOP_20_1' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'load_A_Pipeline_VITIS_LOOP_20_1/m_axi_gmem0_ARVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_A_Pipeline_VITIS_LOOP_20_1/m_axi_gmem0_ARADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_A_Pipeline_VITIS_LOOP_20_1/m_axi_gmem0_ARID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_A_Pipeline_VITIS_LOOP_20_1/m_axi_gmem0_ARLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_A_Pipeline_VITIS_LOOP_20_1/m_axi_gmem0_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_A_Pipeline_VITIS_LOOP_20_1/m_axi_gmem0_ARBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_A_Pipeline_VITIS_LOOP_20_1/m_axi_gmem0_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_A_Pipeline_VITIS_LOOP_20_1/m_axi_gmem0_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_A_Pipeline_VITIS_LOOP_20_1/m_axi_gmem0_ARPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_A_Pipeline_VITIS_LOOP_20_1/m_axi_gmem0_ARQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_A_Pipeline_VITIS_LOOP_20_1/m_axi_gmem0_ARREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_A_Pipeline_VITIS_LOOP_20_1/m_axi_gmem0_ARUSER' to 0.
INFO: [RTGEN 206-100] Finished creating RTL model for 'load_A_Pipeline_VITIS_LOOP_20_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.46 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.46 seconds; current allocated memory: 887.324 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'load_A' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'load_A'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 888.223 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'load_stream_to_buffer' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'load_stream_to_buffer' pipeline 'read_data_loop' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'load_stream_to_buffer'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 889.203 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'load_dense_accoding_A_Pipeline_VITIS_LOOP_49_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'load_dense_accoding_A_Pipeline_VITIS_LOOP_49_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.1 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.1 seconds; current allocated memory: 891.336 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'load_dense_accoding_A_Pipeline_VITIS_LOOP_56_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'load_dense_accoding_A_Pipeline_VITIS_LOOP_56_3'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 892.500 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'load_dense_accoding_A_Pipeline_VITIS_LOOP_64_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'load_dense_accoding_A_Pipeline_VITIS_LOOP_64_4' pipeline 'VITIS_LOOP_64_4' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'load_dense_accoding_A_Pipeline_VITIS_LOOP_64_4/m_axi_gmem1_ARVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_dense_accoding_A_Pipeline_VITIS_LOOP_64_4/m_axi_gmem1_ARADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_dense_accoding_A_Pipeline_VITIS_LOOP_64_4/m_axi_gmem1_ARID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_dense_accoding_A_Pipeline_VITIS_LOOP_64_4/m_axi_gmem1_ARLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_dense_accoding_A_Pipeline_VITIS_LOOP_64_4/m_axi_gmem1_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_dense_accoding_A_Pipeline_VITIS_LOOP_64_4/m_axi_gmem1_ARBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_dense_accoding_A_Pipeline_VITIS_LOOP_64_4/m_axi_gmem1_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_dense_accoding_A_Pipeline_VITIS_LOOP_64_4/m_axi_gmem1_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_dense_accoding_A_Pipeline_VITIS_LOOP_64_4/m_axi_gmem1_ARPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_dense_accoding_A_Pipeline_VITIS_LOOP_64_4/m_axi_gmem1_ARQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_dense_accoding_A_Pipeline_VITIS_LOOP_64_4/m_axi_gmem1_ARREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_dense_accoding_A_Pipeline_VITIS_LOOP_64_4/m_axi_gmem1_ARUSER' to 0.
INFO: [RTGEN 206-100] Generating core module 'uitofp_32ns_32_4_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'load_dense_accoding_A_Pipeline_VITIS_LOOP_64_4'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 893.570 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'load_dense_accoding_A' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'mul_32ns_31ns_62_2_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_32s_32s_32_2_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mux_164_31_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mux_164_32_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'load_dense_accoding_A'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.15 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.15 seconds; current allocated memory: 896.367 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'pe_kernel_0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mux_83_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'uitofp_32ns_32_4_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'pe_kernel_0'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.23 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.25 seconds; current allocated memory: 899.258 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'pe' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] RTL name 'mux_164_32_1_1' is changed to 'mux_164_32_1_1_x' due to conflict.
INFO: [RTGEN 206-100] Generating core module 'mul_2ns_16s_16_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_32s_32s_32_2_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_3ns_16s_16_1_1': 3 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_4ns_16s_16_1_1': 8 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mux_164_32_1_1_x': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'pe'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.34 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.35 seconds; current allocated memory: 902.793 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'spmm_hls' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'spmm_hls/gmem0' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'spmm_hls/gmem1' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'spmm_hls/gmem2' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'spmm_hls/A' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'spmm_hls/nnz' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'spmm_hls/B' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'spmm_hls/C' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'spmm_hls/M' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'spmm_hls/K' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'spmm_hls' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'A', 'nnz', 'C', 'M', 'K' and 'return' to AXI-Lite port control.
INFO: [RTGEN 206-100] Bundling port 'B' to AXI-Lite port control_r.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem2_AWVALID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem2_AWVALID' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem2_AWREADY' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem2_AWADDR' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem2_AWADDR' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem2_AWID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem2_AWID' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem2_AWLEN' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem2_AWLEN' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem2_AWSIZE' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem2_AWSIZE' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem2_AWBURST' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem2_AWBURST' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem2_AWLOCK' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem2_AWLOCK' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem2_AWCACHE' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem2_AWCACHE' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem2_AWPROT' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem2_AWPROT' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem2_AWQOS' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem2_AWQOS' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem2_AWREGION' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem2_AWREGION' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem2_AWUSER' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem2_AWUSER' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem2_WVALID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem2_WVALID' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem2_WREADY' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem2_WDATA' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem2_WDATA' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem2_WSTRB' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem2_WSTRB' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem2_WLAST' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem2_WLAST' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem2_WID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem2_WID' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem2_WUSER' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem2_WUSER' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem2_ARVALID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem2_ARVALID' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem2_ARREADY' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem2_ARADDR' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem2_ARADDR' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem2_ARID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem2_ARID' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem2_ARLEN' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem2_ARLEN' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem2_ARSIZE' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem2_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem2_ARBURST' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem2_ARBURST' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem2_ARLOCK' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem2_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem2_ARCACHE' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem2_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem2_ARPROT' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem2_ARPROT' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem2_ARQOS' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem2_ARQOS' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem2_ARREGION' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem2_ARREGION' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem2_ARUSER' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem2_ARUSER' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem2_RVALID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem2_RREADY' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem2_RREADY' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem2_RDATA' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem2_RLAST' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem2_RID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem2_RUSER' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem2_RRESP' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem2_BVALID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem2_BREADY' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem2_BREADY' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem2_BRESP' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem2_BID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem2_BUSER' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
INFO: [RTGEN 206-100] Finished creating RTL model for 'spmm_hls'.
INFO: [RTMG 210-278] Implementing memory 'spmm_hls_Dense_Buf0_RAM_2P_BRAM_1R1W' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'spmm_hls_Out_Buf0_0_RAM_2P_BRAM_0R0W' using block RAMs.
INFO: ==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2 (64-bit)
Tool Version Limit: 2019.12
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 4ns.
INFO: [HLS 200-1611] Setting target device to 'xcu280-fsvh2892-2L-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_latency=0
INFO: [HLS 200-1464] Running solution command: config_export -format=xo
INFO: [HLS 200-1464] Running solution command: config_export -output=build_fpga/spmm_hls.xo
INFO: [HLS 200-1510] Running: set_part xcu280-fsvh2892-2L-e 
INFO: [HLS 200-1510] Running: create_clock -period 4.0 -name default 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.01 seconds. CPU system time: 0.01 seconds. Elapsed time: 10.04 seconds; current allocated memory: 735.781 MB.
INFO: [HLS 200-10] Analyzing design file 'src/spmm_device_fpga.cpp' ... 
WARNING: [HLS 207-5555] unexpected pragma argument 'pe_kernel_0', expects function/operation (src/spmm_device_fpga.cpp:115:34)
WARNING: [HLS 207-5558] Only for-loops and functions support the dataflow (src/spmm_device_fpga.cpp:114:9)
WARNING: [HLS 207-5558] Only for-loops and functions support the dataflow (src/spmm_device_fpga.cpp:186:9)
WARNING: [HLS 207-5558] Only for-loops and functions support the dataflow (src/spmm_device_fpga.cpp:194:9)
WARNING: [HLS 214-104] Only for-loops and functions support the dataflow (src/spmm_device_fpga.cpp:114:9)
WARNING: [HLS 214-104] Only for-loops and functions support the dataflow (src/spmm_device_fpga.cpp:186:9)
WARNING: [HLS 214-104] Only for-loops and functions support the dataflow (src/spmm_device_fpga.cpp:194:9)
WARNING: [HLS 200-471] Dataflow form checks found 3 issue(s) in file src/spmm_device_fpga.cpp
WARNING: [HLS 207-5292] unused parameter 'outBuf' (src/spmm_device_fpga.cpp:127:13)
WARNING: [HLS 207-5292] unused parameter 'C' (src/spmm_device_fpga.cpp:128:13)
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 3.7 seconds. CPU system time: 0.66 seconds. Elapsed time: 4.39 seconds; current allocated memory: 736.195 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-291] Loop 'VITIS_LOOP_56_3' is marked as complete unroll implied by the pipeline pragma (src/spmm_device_fpga.cpp:56:26)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_64_4' is marked as complete unroll implied by the pipeline pragma (src/spmm_device_fpga.cpp:64:30)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_116_1' (src/spmm_device_fpga.cpp:116:20) in function 'pe' completely with a factor of 16 (src/spmm_device_fpga.cpp:106:0)
INFO: [HLS 214-178] Inlining function 'unpack_pcoo(ap_uint<64>)' into 'load_stream_to_buffer(hls::stream<ap_uint<64>, 0>&, PCOO*, ap_uint<32>&)' (src/spmm_device_fpga.cpp:30:0)
INFO: [HLS 214-248] Applying array_partition to 'buf0.eor': Complete partitioning on dimension 1. (src/spmm_device_fpga.cpp:157:7)
INFO: [HLS 214-248] Applying array_partition to 'buf0.col': Complete partitioning on dimension 1. (src/spmm_device_fpga.cpp:157:7)
INFO: [HLS 214-248] Applying array_partition to 'buf0.value': Complete partitioning on dimension 1. (src/spmm_device_fpga.cpp:157:7)
INFO: [HLS 214-248] Applying array_partition to 'buf1.eor': Complete partitioning on dimension 1. (src/spmm_device_fpga.cpp:158:10)
INFO: [HLS 214-248] Applying array_partition to 'buf1.col': Complete partitioning on dimension 1. (src/spmm_device_fpga.cpp:158:10)
INFO: [HLS 214-248] Applying array_partition to 'buf1.value': Complete partitioning on dimension 1. (src/spmm_device_fpga.cpp:158:10)
INFO: [HLS 214-248] Applying array_partition to 'map_buf': Complete partitioning on dimension 1. (src/spmm_device_fpga.cpp:163:9)
INFO: [HLS 214-248] Applying array_partition to 'Dense_Buf0': Cyclic partitioning with factor 8 on dimension 1. (src/spmm_device_fpga.cpp:165:8)
INFO: [HLS 214-248] Applying array_partition to 'Dense_Buf1': Cyclic partitioning with factor 8 on dimension 1. (src/spmm_device_fpga.cpp:166:11)
INFO: [HLS 214-248] Applying array_partition to 'Out_Buf0': Cyclic partitioning with factor 8 on dimension 1. (src/spmm_device_fpga.cpp:172:8)
INFO: [HLS 214-248] Applying array_partition to 'Out_Buf1': Cyclic partitioning with factor 8 on dimension 1. (src/spmm_device_fpga.cpp:173:11)
INFO: [HLS 214-115] Multiple burst reads of length 16 and bit width 64 in loop 'VITIS_LOOP_20_1'(src/spmm_device_fpga.cpp:20:19) has been inferred on bundle 'gmem0'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (src/spmm_device_fpga.cpp:20:19)
INFO: [HLS 214-115] Multiple burst reads of variable length and bit width 32 in loop 'VITIS_LOOP_64_4'(src/spmm_device_fpga.cpp:64:30) has been inferred on bundle 'gmem1'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (src/spmm_device_fpga.cpp:64:30)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 4.34 seconds. CPU system time: 0.72 seconds. Elapsed time: 5.06 seconds; current allocated memory: 736.699 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 736.699 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.11 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.13 seconds; current allocated memory: 746.762 MB.
INFO: [HLS 200-10] Checking synthesizability ...
WARNING: [SYNCHK 200-77] The top function 'spmm_hls' (src/spmm_device_fpga.cpp:135) has no outputs. Possible cause(s) are: (1) Output parameters are passed by value; (2) intended outputs (parameters or global variables) are never written; (3) there are infinite loops.
INFO: [SYNCHK 200-10] 0 error(s), 1 warning(s).
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.2 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.23 seconds; current allocated memory: 759.188 MB.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'VITIS_LOOP_53_2' (src/spmm_device_fpga.cpp:55) in function 'load_dense_accoding_A' for pipelining.
WARNING: [HLS 200-932] Cannot unroll loop 'VITIS_LOOP_56_3' (src/spmm_device_fpga.cpp:56) in function 'load_dense_accoding_A' completely: variable loop bound.
WARNING: [HLS 200-936] Cannot unroll loop 'VITIS_LOOP_64_4' (src/spmm_device_fpga.cpp:64) in function 'load_dense_accoding_A': cannot completely unroll a loop with a variable trip count.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.42 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.44 seconds; current allocated memory: 794.309 MB.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_53_2' (src/spmm_device_fpga.cpp:55:11) in function 'load_dense_accoding_A' more than one sub loop.
INFO: [HLS 200-472] Inferring partial write operation for 'out_buf_0' (src/spmm_device_fpga.cpp:82:13)
INFO: [HLS 200-472] Inferring partial write operation for 'dense_ptr_0' (src/spmm_device_fpga.cpp:66:23)
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.31 seconds. CPU system time: 0.04 seconds. Elapsed time: 0.36 seconds; current allocated memory: 879.301 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'spmm_hls' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'load_A_Pipeline_VITIS_LOOP_20_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_20_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'VITIS_LOOP_20_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.08 seconds. CPU system time: 0.05 seconds. Elapsed time: 0.12 seconds; current allocated memory: 881.090 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 881.090 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'load_A' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 881.270 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 881.270 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'load_stream_to_buffer' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'read_data_loop'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'read_data_loop'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 882.789 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 882.789 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'load_dense_accoding_A_Pipeline_VITIS_LOOP_49_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_49_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, loop 'VITIS_LOOP_49_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.05 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.05 seconds; current allocated memory: 883.098 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 883.098 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'load_dense_accoding_A_Pipeline_VITIS_LOOP_56_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [SCHED 204-65] Unable to satisfy pipeline directive for function 'load_dense_accoding_A_Pipeline_VITIS_LOOP_56_3': contains subloop(s) that are not unrolled.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_56_3'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, loop 'VITIS_LOOP_56_3'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 883.387 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.01 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.02 seconds; current allocated memory: 883.387 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'load_dense_accoding_A_Pipeline_VITIS_LOOP_64_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [SCHED 204-65] Unable to satisfy pipeline directive for function 'load_dense_accoding_A_Pipeline_VITIS_LOOP_64_4': contains subloop(s) that are not unrolled.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_64_4'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 7, loop 'VITIS_LOOP_64_4'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.09 seconds. CPU system time: 0 seconds. Elapsed time: 0.09 seconds; current allocated memory: 883.805 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 883.805 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'load_dense_accoding_A' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [SCHED 204-67] Unable to satisfy pipeline directive for loop 'VITIS_LOOP_53_2': contains subfunction 'load_dense_accoding_A_Pipeline_VITIS_LOOP_56_3' which is not pipelined.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.13 seconds. CPU system time: 0 seconds. Elapsed time: 0.13 seconds; current allocated memory: 885.062 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.13 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.14 seconds; current allocated memory: 885.062 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'pe_kernel_0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_80_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 7, loop 'VITIS_LOOP_80_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.2 seconds. CPU system time: 0 seconds. Elapsed time: 0.21 seconds; current allocated memory: 885.586 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.14 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.14 seconds; current allocated memory: 885.586 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'pe' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln118) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.36 seconds. CPU system time: 0 seconds. Elapsed time: 0.36 seconds; current allocated memory: 887.410 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1.03 seconds. CPU system time: 0.01 seconds. Elapsed time: 1.03 seconds; current allocated memory: 887.410 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'spmm_hls' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.35 seconds. CPU system time: 0 seconds. Elapsed time: 0.35 seconds; current allocated memory: 889.648 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.43 seconds. CPU system time: 0 seconds. Elapsed time: 0.44 seconds; current allocated memory: 889.648 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'load_A_Pipeline_VITIS_LOOP_20_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'load_A_Pipeline_VITIS_LOOP_20_1' pipeline 'VITIS_LOOP_20_1' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'load_A_Pipeline_VITIS_LOOP_20_1/m_axi_gmem0_ARVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_A_Pipeline_VITIS_LOOP_20_1/m_axi_gmem0_ARADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_A_Pipeline_VITIS_LOOP_20_1/m_axi_gmem0_ARID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_A_Pipeline_VITIS_LOOP_20_1/m_axi_gmem0_ARLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_A_Pipeline_VITIS_LOOP_20_1/m_axi_gmem0_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_A_Pipeline_VITIS_LOOP_20_1/m_axi_gmem0_ARBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_A_Pipeline_VITIS_LOOP_20_1/m_axi_gmem0_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_A_Pipeline_VITIS_LOOP_20_1/m_axi_gmem0_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_A_Pipeline_VITIS_LOOP_20_1/m_axi_gmem0_ARPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_A_Pipeline_VITIS_LOOP_20_1/m_axi_gmem0_ARQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_A_Pipeline_VITIS_LOOP_20_1/m_axi_gmem0_ARREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_A_Pipeline_VITIS_LOOP_20_1/m_axi_gmem0_ARUSER' to 0.
INFO: [RTGEN 206-100] Finished creating RTL model for 'load_A_Pipeline_VITIS_LOOP_20_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.47 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.48 seconds; current allocated memory: 889.648 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'load_A' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'load_A'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 890.570 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'load_stream_to_buffer' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'load_stream_to_buffer' pipeline 'read_data_loop' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'load_stream_to_buffer'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.05 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.05 seconds; current allocated memory: 891.539 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'load_dense_accoding_A_Pipeline_VITIS_LOOP_49_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'load_dense_accoding_A_Pipeline_VITIS_LOOP_49_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.1 seconds. CPU system time: 0 seconds. Elapsed time: 0.1 seconds; current allocated memory: 893.672 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'load_dense_accoding_A_Pipeline_VITIS_LOOP_56_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'load_dense_accoding_A_Pipeline_VITIS_LOOP_56_3'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.04 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.06 seconds; current allocated memory: 894.848 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'load_dense_accoding_A_Pipeline_VITIS_LOOP_64_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'load_dense_accoding_A_Pipeline_VITIS_LOOP_64_4' pipeline 'VITIS_LOOP_64_4' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'load_dense_accoding_A_Pipeline_VITIS_LOOP_64_4/m_axi_gmem1_ARVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_dense_accoding_A_Pipeline_VITIS_LOOP_64_4/m_axi_gmem1_ARADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_dense_accoding_A_Pipeline_VITIS_LOOP_64_4/m_axi_gmem1_ARID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_dense_accoding_A_Pipeline_VITIS_LOOP_64_4/m_axi_gmem1_ARLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_dense_accoding_A_Pipeline_VITIS_LOOP_64_4/m_axi_gmem1_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_dense_accoding_A_Pipeline_VITIS_LOOP_64_4/m_axi_gmem1_ARBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_dense_accoding_A_Pipeline_VITIS_LOOP_64_4/m_axi_gmem1_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_dense_accoding_A_Pipeline_VITIS_LOOP_64_4/m_axi_gmem1_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_dense_accoding_A_Pipeline_VITIS_LOOP_64_4/m_axi_gmem1_ARPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_dense_accoding_A_Pipeline_VITIS_LOOP_64_4/m_axi_gmem1_ARQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_dense_accoding_A_Pipeline_VITIS_LOOP_64_4/m_axi_gmem1_ARREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_dense_accoding_A_Pipeline_VITIS_LOOP_64_4/m_axi_gmem1_ARUSER' to 0.
INFO: [RTGEN 206-100] Generating core module 'uitofp_32ns_32_4_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'load_dense_accoding_A_Pipeline_VITIS_LOOP_64_4'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.06 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.07 seconds; current allocated memory: 895.902 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'load_dense_accoding_A' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'mul_32ns_31ns_62_2_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_32s_32s_32_2_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mux_164_31_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mux_164_32_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'load_dense_accoding_A'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.15 seconds. CPU system time: 0 seconds. Elapsed time: 0.16 seconds; current allocated memory: 898.703 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'pe_kernel_0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mux_83_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'uitofp_32ns_32_4_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'pe_kernel_0'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.24 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.24 seconds; current allocated memory: 901.621 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'pe' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'mul_2ns_16s_16_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_3ns_16s_16_1_1': 3 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_4ns_16s_16_1_1': 8 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_mul_16s_16s_16_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'pe'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.33 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.34 seconds; current allocated memory: 905.250 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'spmm_hls' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'spmm_hls/gmem0' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'spmm_hls/gmem1' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'spmm_hls/gmem2' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'spmm_hls/A' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'spmm_hls/nnz' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'spmm_hls/B' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'spmm_hls/C' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'spmm_hls/M' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'spmm_hls/K' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'spmm_hls' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'A', 'nnz', 'C', 'M', 'K' and 'return' to AXI-Lite port control.
INFO: [RTGEN 206-100] Bundling port 'B' to AXI-Lite port control_r.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem2_AWVALID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem2_AWVALID' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem2_AWREADY' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem2_AWADDR' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem2_AWADDR' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem2_AWID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem2_AWID' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem2_AWLEN' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem2_AWLEN' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem2_AWSIZE' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem2_AWSIZE' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem2_AWBURST' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem2_AWBURST' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem2_AWLOCK' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem2_AWLOCK' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem2_AWCACHE' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem2_AWCACHE' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem2_AWPROT' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem2_AWPROT' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem2_AWQOS' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem2_AWQOS' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem2_AWREGION' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem2_AWREGION' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem2_AWUSER' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem2_AWUSER' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem2_WVALID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem2_WVALID' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem2_WREADY' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem2_WDATA' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem2_WDATA' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem2_WSTRB' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem2_WSTRB' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem2_WLAST' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem2_WLAST' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem2_WID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem2_WID' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem2_WUSER' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem2_WUSER' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem2_ARVALID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem2_ARVALID' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem2_ARREADY' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem2_ARADDR' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem2_ARADDR' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem2_ARID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem2_ARID' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem2_ARLEN' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem2_ARLEN' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem2_ARSIZE' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem2_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem2_ARBURST' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem2_ARBURST' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem2_ARLOCK' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem2_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem2_ARCACHE' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem2_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem2_ARPROT' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem2_ARPROT' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem2_ARQOS' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem2_ARQOS' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem2_ARREGION' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem2_ARREGION' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem2_ARUSER' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem2_ARUSER' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem2_RVALID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem2_RREADY' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem2_RREADY' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem2_RDATA' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem2_RLAST' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem2_RID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem2_RUSER' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem2_RRESP' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem2_BVALID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem2_BREADY' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem2_BREADY' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem2_BRESP' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem2_BID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem2_BUSER' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
INFO: [RTGEN 206-100] Finished creating RTL model for 'spmm_hls'.
INFO: [RTMG 210-278] Implementing memory 'spmm_hls_Dense_Buf0_RAM_2P_BRAM_1R1W' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'spmm_hls_Out_Buf0_0_RAM_2P_BRAM_0R0W' using block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'A_stream_U(spmm_hls_fifo_w64_d16_S)' using Shift Registers.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.81 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.85 seconds; current allocated memory: 913.605 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2 (64-bit)
Tool Version Limit: 2019.12
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 4ns.
INFO: [HLS 200-1611] Setting target device to 'xcu280-fsvh2892-2L-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_latency=0
INFO: [HLS 200-1464] Running solution command: config_export -format=xo
INFO: [HLS 200-1464] Running solution command: config_export -output=build_fpga/spmm_hls.xo
INFO: [HLS 200-1510] Running: set_part xcu280-fsvh2892-2L-e 
INFO: [HLS 200-1510] Running: create_clock -period 4.0 -name default 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.01 seconds. CPU system time: 0.02 seconds. Elapsed time: 10.04 seconds; current allocated memory: 732.820 MB.
INFO: [HLS 200-10] Analyzing design file 'src/spmm_device_fpga.cpp' ... 
WARNING: [HLS 207-5558] Only for-loops and functions support the dataflow (src/spmm_device_fpga.cpp:114:9)
WARNING: [HLS 207-5558] Only for-loops and functions support the dataflow (src/spmm_device_fpga.cpp:186:9)
WARNING: [HLS 207-5558] Only for-loops and functions support the dataflow (src/spmm_device_fpga.cpp:194:9)
WARNING: [HLS 214-104] Only for-loops and functions support the dataflow (src/spmm_device_fpga.cpp:114:9)
WARNING: [HLS 214-104] Only for-loops and functions support the dataflow (src/spmm_device_fpga.cpp:186:9)
WARNING: [HLS 214-104] Only for-loops and functions support the dataflow (src/spmm_device_fpga.cpp:194:9)
WARNING: [HLS 200-471] Dataflow form checks found 3 issue(s) in file src/spmm_device_fpga.cpp
WARNING: [HLS 207-5292] unused parameter 'outBuf' (src/spmm_device_fpga.cpp:127:13)
WARNING: [HLS 207-5292] unused parameter 'C' (src/spmm_device_fpga.cpp:128:13)
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 3.73 seconds. CPU system time: 0.65 seconds. Elapsed time: 4.39 seconds; current allocated memory: 733.188 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-291] Loop 'VITIS_LOOP_56_3' is marked as complete unroll implied by the pipeline pragma (src/spmm_device_fpga.cpp:56:26)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_64_4' is marked as complete unroll implied by the pipeline pragma (src/spmm_device_fpga.cpp:64:30)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_116_1' (src/spmm_device_fpga.cpp:116:20) in function 'pe' completely with a factor of 16 (src/spmm_device_fpga.cpp:106:0)
INFO: [HLS 214-178] Inlining function 'unpack_pcoo(ap_uint<64>)' into 'load_stream_to_buffer(hls::stream<ap_uint<64>, 0>&, PCOO*, ap_uint<32>&)' (src/spmm_device_fpga.cpp:30:0)
INFO: [HLS 214-248] Applying array_partition to 'buf0.eor': Complete partitioning on dimension 1. (src/spmm_device_fpga.cpp:157:7)
INFO: [HLS 214-248] Applying array_partition to 'buf0.col': Complete partitioning on dimension 1. (src/spmm_device_fpga.cpp:157:7)
INFO: [HLS 214-248] Applying array_partition to 'buf0.value': Complete partitioning on dimension 1. (src/spmm_device_fpga.cpp:157:7)
INFO: [HLS 214-248] Applying array_partition to 'buf1.eor': Complete partitioning on dimension 1. (src/spmm_device_fpga.cpp:158:10)
INFO: [HLS 214-248] Applying array_partition to 'buf1.col': Complete partitioning on dimension 1. (src/spmm_device_fpga.cpp:158:10)
INFO: [HLS 214-248] Applying array_partition to 'buf1.value': Complete partitioning on dimension 1. (src/spmm_device_fpga.cpp:158:10)
INFO: [HLS 214-248] Applying array_partition to 'map_buf': Complete partitioning on dimension 1. (src/spmm_device_fpga.cpp:163:9)
INFO: [HLS 214-248] Applying array_partition to 'Dense_Buf0': Cyclic partitioning with factor 8 on dimension 1. (src/spmm_device_fpga.cpp:165:8)
INFO: [HLS 214-248] Applying array_partition to 'Dense_Buf1': Cyclic partitioning with factor 8 on dimension 1. (src/spmm_device_fpga.cpp:166:11)
INFO: [HLS 214-248] Applying array_partition to 'Out_Buf0': Cyclic partitioning with factor 8 on dimension 1. (src/spmm_device_fpga.cpp:172:8)
INFO: [HLS 214-248] Applying array_partition to 'Out_Buf1': Cyclic partitioning with factor 8 on dimension 1. (src/spmm_device_fpga.cpp:173:11)
INFO: [HLS 214-115] Multiple burst reads of length 16 and bit width 64 in loop 'VITIS_LOOP_20_1'(src/spmm_device_fpga.cpp:20:19) has been inferred on bundle 'gmem0'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (src/spmm_device_fpga.cpp:20:19)
INFO: [HLS 214-115] Multiple burst reads of variable length and bit width 32 in loop 'VITIS_LOOP_64_4'(src/spmm_device_fpga.cpp:64:30) has been inferred on bundle 'gmem1'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (src/spmm_device_fpga.cpp:64:30)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 4.38 seconds. CPU system time: 0.7 seconds. Elapsed time: 5.1 seconds; current allocated memory: 733.695 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 733.695 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.11 seconds. CPU system time: 0 seconds. Elapsed time: 0.13 seconds; current allocated memory: 743.777 MB.
INFO: [HLS 200-10] Checking synthesizability ...
WARNING: [SYNCHK 200-77] The top function 'spmm_hls' (src/spmm_device_fpga.cpp:135) has no outputs. Possible cause(s) are: (1) Output parameters are passed by value; (2) intended outputs (parameters or global variables) are never written; (3) there are infinite loops.
INFO: [SYNCHK 200-10] 0 error(s), 1 warning(s).
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.22 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.22 seconds; current allocated memory: 756.211 MB.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'VITIS_LOOP_53_2' (src/spmm_device_fpga.cpp:55) in function 'load_dense_accoding_A' for pipelining.
WARNING: [HLS 200-932] Cannot unroll loop 'VITIS_LOOP_56_3' (src/spmm_device_fpga.cpp:56) in function 'load_dense_accoding_A' completely: variable loop bound.
WARNING: [HLS 200-936] Cannot unroll loop 'VITIS_LOOP_64_4' (src/spmm_device_fpga.cpp:64) in function 'load_dense_accoding_A': cannot completely unroll a loop with a variable trip count.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.41 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.44 seconds; current allocated memory: 791.586 MB.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_53_2' (src/spmm_device_fpga.cpp:55:11) in function 'load_dense_accoding_A' more than one sub loop.
INFO: [HLS 200-472] Inferring partial write operation for 'out_buf_0' (src/spmm_device_fpga.cpp:82:13)
INFO: [HLS 200-472] Inferring partial write operation for 'dense_ptr_0' (src/spmm_device_fpga.cpp:66:23)
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.31 seconds. CPU system time: 0.04 seconds. Elapsed time: 0.35 seconds; current allocated memory: 876.422 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'spmm_hls' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'load_A_Pipeline_VITIS_LOOP_20_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_20_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'VITIS_LOOP_20_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.09 seconds. CPU system time: 0.04 seconds. Elapsed time: 0.11 seconds; current allocated memory: 878.215 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 878.215 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'load_A' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 878.395 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.04 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.04 seconds; current allocated memory: 878.395 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'load_stream_to_buffer' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'read_data_loop'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'read_data_loop'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 879.910 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 879.910 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'load_dense_accoding_A_Pipeline_VITIS_LOOP_49_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_49_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, loop 'VITIS_LOOP_49_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 880.223 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 880.223 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'load_dense_accoding_A_Pipeline_VITIS_LOOP_56_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [SCHED 204-65] Unable to satisfy pipeline directive for function 'load_dense_accoding_A_Pipeline_VITIS_LOOP_56_3': contains subloop(s) that are not unrolled.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_56_3'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, loop 'VITIS_LOOP_56_3'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.03 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.03 seconds; current allocated memory: 880.512 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 880.512 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'load_dense_accoding_A_Pipeline_VITIS_LOOP_64_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [SCHED 204-65] Unable to satisfy pipeline directive for function 'load_dense_accoding_A_Pipeline_VITIS_LOOP_64_4': contains subloop(s) that are not unrolled.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_64_4'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 7, loop 'VITIS_LOOP_64_4'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.09 seconds; current allocated memory: 880.957 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 880.957 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'load_dense_accoding_A' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [SCHED 204-67] Unable to satisfy pipeline directive for loop 'VITIS_LOOP_53_2': contains subfunction 'load_dense_accoding_A_Pipeline_VITIS_LOOP_56_3' which is not pipelined.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.12 seconds. CPU system time: 0 seconds. Elapsed time: 0.13 seconds; current allocated memory: 882.191 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.13 seconds. CPU system time: 0 seconds. Elapsed time: 0.13 seconds; current allocated memory: 882.191 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'pe_kernel_0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_80_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 7, loop 'VITIS_LOOP_80_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.2 seconds. CPU system time: 0 seconds. Elapsed time: 0.2 seconds; current allocated memory: 882.727 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.14 seconds. CPU system time: 0 seconds. Elapsed time: 0.15 seconds; current allocated memory: 882.727 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'pe' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln118) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.32 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.32 seconds; current allocated memory: 884.785 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Starting global binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1.05 seconds. CPU system time: 0.01 seconds. Elapsed time: 1.07 seconds; current allocated memory: 884.785 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'spmm_hls' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.36 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.38 seconds; current allocated memory: 887.199 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.44 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.45 seconds; current allocated memory: 887.199 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'load_A_Pipeline_VITIS_LOOP_20_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'load_A_Pipeline_VITIS_LOOP_20_1' pipeline 'VITIS_LOOP_20_1' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'load_A_Pipeline_VITIS_LOOP_20_1/m_axi_gmem0_ARVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_A_Pipeline_VITIS_LOOP_20_1/m_axi_gmem0_ARADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_A_Pipeline_VITIS_LOOP_20_1/m_axi_gmem0_ARID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_A_Pipeline_VITIS_LOOP_20_1/m_axi_gmem0_ARLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_A_Pipeline_VITIS_LOOP_20_1/m_axi_gmem0_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_A_Pipeline_VITIS_LOOP_20_1/m_axi_gmem0_ARBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_A_Pipeline_VITIS_LOOP_20_1/m_axi_gmem0_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_A_Pipeline_VITIS_LOOP_20_1/m_axi_gmem0_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_A_Pipeline_VITIS_LOOP_20_1/m_axi_gmem0_ARPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_A_Pipeline_VITIS_LOOP_20_1/m_axi_gmem0_ARQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_A_Pipeline_VITIS_LOOP_20_1/m_axi_gmem0_ARREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_A_Pipeline_VITIS_LOOP_20_1/m_axi_gmem0_ARUSER' to 0.
INFO: [RTGEN 206-100] Finished creating RTL model for 'load_A_Pipeline_VITIS_LOOP_20_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.49 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.5 seconds; current allocated memory: 887.199 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'load_A' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'load_A'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 888.129 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'load_stream_to_buffer' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'load_stream_to_buffer' pipeline 'read_data_loop' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'load_stream_to_buffer'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 889.113 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'load_dense_accoding_A_Pipeline_VITIS_LOOP_49_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'load_dense_accoding_A_Pipeline_VITIS_LOOP_49_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.1 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.09 seconds; current allocated memory: 891.258 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'load_dense_accoding_A_Pipeline_VITIS_LOOP_56_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'load_dense_accoding_A_Pipeline_VITIS_LOOP_56_3'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 892.422 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'load_dense_accoding_A_Pipeline_VITIS_LOOP_64_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'load_dense_accoding_A_Pipeline_VITIS_LOOP_64_4' pipeline 'VITIS_LOOP_64_4' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'load_dense_accoding_A_Pipeline_VITIS_LOOP_64_4/m_axi_gmem1_ARVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_dense_accoding_A_Pipeline_VITIS_LOOP_64_4/m_axi_gmem1_ARADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_dense_accoding_A_Pipeline_VITIS_LOOP_64_4/m_axi_gmem1_ARID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_dense_accoding_A_Pipeline_VITIS_LOOP_64_4/m_axi_gmem1_ARLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_dense_accoding_A_Pipeline_VITIS_LOOP_64_4/m_axi_gmem1_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_dense_accoding_A_Pipeline_VITIS_LOOP_64_4/m_axi_gmem1_ARBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_dense_accoding_A_Pipeline_VITIS_LOOP_64_4/m_axi_gmem1_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_dense_accoding_A_Pipeline_VITIS_LOOP_64_4/m_axi_gmem1_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_dense_accoding_A_Pipeline_VITIS_LOOP_64_4/m_axi_gmem1_ARPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_dense_accoding_A_Pipeline_VITIS_LOOP_64_4/m_axi_gmem1_ARQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_dense_accoding_A_Pipeline_VITIS_LOOP_64_4/m_axi_gmem1_ARREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_dense_accoding_A_Pipeline_VITIS_LOOP_64_4/m_axi_gmem1_ARUSER' to 0.
INFO: [RTGEN 206-100] Generating core module 'uitofp_32ns_32_4_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'load_dense_accoding_A_Pipeline_VITIS_LOOP_64_4'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 893.461 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'load_dense_accoding_A' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'mul_32ns_31ns_62_2_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_32s_32s_32_2_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mux_164_31_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mux_164_32_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'load_dense_accoding_A'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.14 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.15 seconds; current allocated memory: 896.262 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'pe_kernel_0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mux_83_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'uitofp_32ns_32_4_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'pe_kernel_0'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.23 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.22 seconds; current allocated memory: 899.199 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'pe' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'mul_2ns_32s_32_2_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_3ns_32s_32_2_1': 3 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_4ns_32s_32_2_1': 8 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_mul_16s_16s_16_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'pe'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.31 seconds. CPU system time: 0 seconds. Elapsed time: 0.32 seconds; current allocated memory: 903.320 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'spmm_hls' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'spmm_hls/gmem0' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'spmm_hls/gmem1' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'spmm_hls/gmem2' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'spmm_hls/A' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'spmm_hls/nnz' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'spmm_hls/B' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'spmm_hls/C' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'spmm_hls/M' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'spmm_hls/K' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'spmm_hls' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'A', 'nnz', 'C', 'M', 'K' and 'return' to AXI-Lite port control.
INFO: [RTGEN 206-100] Bundling port 'B' to AXI-Lite port control_r.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem2_AWVALID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem2_AWVALID' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem2_AWREADY' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem2_AWADDR' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem2_AWADDR' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem2_AWID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem2_AWID' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem2_AWLEN' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem2_AWLEN' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem2_AWSIZE' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem2_AWSIZE' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem2_AWBURST' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem2_AWBURST' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem2_AWLOCK' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem2_AWLOCK' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem2_AWCACHE' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem2_AWCACHE' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem2_AWPROT' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem2_AWPROT' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem2_AWQOS' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem2_AWQOS' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem2_AWREGION' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem2_AWREGION' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem2_AWUSER' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem2_AWUSER' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem2_WVALID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem2_WVALID' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem2_WREADY' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem2_WDATA' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem2_WDATA' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem2_WSTRB' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem2_WSTRB' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem2_WLAST' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem2_WLAST' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem2_WID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem2_WID' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem2_WUSER' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem2_WUSER' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem2_ARVALID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem2_ARVALID' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem2_ARREADY' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem2_ARADDR' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem2_ARADDR' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem2_ARID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem2_ARID' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem2_ARLEN' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem2_ARLEN' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem2_ARSIZE' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem2_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem2_ARBURST' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem2_ARBURST' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem2_ARLOCK' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem2_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem2_ARCACHE' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem2_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem2_ARPROT' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem2_ARPROT' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem2_ARQOS' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem2_ARQOS' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem2_ARREGION' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem2_ARREGION' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem2_ARUSER' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem2_ARUSER' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem2_RVALID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem2_RREADY' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem2_RREADY' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem2_RDATA' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem2_RLAST' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem2_RID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem2_RUSER' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem2_RRESP' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem2_BVALID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem2_BREADY' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'spmm_hls/m_axi_gmem2_BREADY' to 0.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem2_BRESP' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem2_BID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'spmm_hls/m_axi_gmem2_BUSER' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
INFO: [RTGEN 206-100] Finished creating RTL model for 'spmm_hls'.
INFO: [RTMG 210-278] Implementing memory 'spmm_hls_Dense_Buf0_RAM_2P_BRAM_1R1W' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'spmm_hls_Out_Buf0_0_RAM_2P_BRAM_0R0W' using block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'A_stream_U(spmm_hls_fifo_w64_d16_S)' using Shift Registers.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.84 seconds. CPU system time: 0.04 seconds. Elapsed time: 0.88 seconds; current allocated memory: 912.305 MB.
