ARM GAS  /tmp/ccRHjASi.s 			page 1


   1              		.cpu cortex-m4
   2              		.arch armv7e-m
   3              		.fpu fpv4-sp-d16
   4              		.eabi_attribute 27, 1
   5              		.eabi_attribute 28, 1
   6              		.eabi_attribute 20, 1
   7              		.eabi_attribute 21, 1
   8              		.eabi_attribute 23, 3
   9              		.eabi_attribute 24, 1
  10              		.eabi_attribute 25, 1
  11              		.eabi_attribute 26, 1
  12              		.eabi_attribute 30, 1
  13              		.eabi_attribute 34, 1
  14              		.eabi_attribute 18, 4
  15              		.file	"gpio.c"
  16              		.text
  17              	.Ltext0:
  18              		.cfi_sections	.debug_frame
  19              		.section	.text.MX_GPIO_Init,"ax",%progbits
  20              		.align	1
  21              		.global	MX_GPIO_Init
  22              		.syntax unified
  23              		.thumb
  24              		.thumb_func
  26              	MX_GPIO_Init:
  27              	.LFB134:
  28              		.file 1 "Core/Src/gpio.c"
   1:Core/Src/gpio.c **** /* USER CODE BEGIN Header */
   2:Core/Src/gpio.c **** /**
   3:Core/Src/gpio.c ****   ******************************************************************************
   4:Core/Src/gpio.c ****   * @file    gpio.c
   5:Core/Src/gpio.c ****   * @brief   This file provides code for the configuration
   6:Core/Src/gpio.c ****   *          of all used GPIO pins.
   7:Core/Src/gpio.c ****   ******************************************************************************
   8:Core/Src/gpio.c ****   * @attention
   9:Core/Src/gpio.c ****   *
  10:Core/Src/gpio.c ****   * Copyright (c) 2024 STMicroelectronics.
  11:Core/Src/gpio.c ****   * All rights reserved.
  12:Core/Src/gpio.c ****   *
  13:Core/Src/gpio.c ****   * This software is licensed under terms that can be found in the LICENSE file
  14:Core/Src/gpio.c ****   * in the root directory of this software component.
  15:Core/Src/gpio.c ****   * If no LICENSE file comes with this software, it is provided AS-IS.
  16:Core/Src/gpio.c ****   *
  17:Core/Src/gpio.c ****   ******************************************************************************
  18:Core/Src/gpio.c ****   */
  19:Core/Src/gpio.c **** /* USER CODE END Header */
  20:Core/Src/gpio.c **** 
  21:Core/Src/gpio.c **** /* Includes ------------------------------------------------------------------*/
  22:Core/Src/gpio.c **** #include "gpio.h"
  23:Core/Src/gpio.c **** 
  24:Core/Src/gpio.c **** /* USER CODE BEGIN 0 */
  25:Core/Src/gpio.c **** 
  26:Core/Src/gpio.c **** /* USER CODE END 0 */
  27:Core/Src/gpio.c **** 
  28:Core/Src/gpio.c **** /*----------------------------------------------------------------------------*/
  29:Core/Src/gpio.c **** /* Configure GPIO                                                             */
  30:Core/Src/gpio.c **** /*----------------------------------------------------------------------------*/
ARM GAS  /tmp/ccRHjASi.s 			page 2


  31:Core/Src/gpio.c **** /* USER CODE BEGIN 1 */
  32:Core/Src/gpio.c **** 
  33:Core/Src/gpio.c **** /* USER CODE END 1 */
  34:Core/Src/gpio.c **** 
  35:Core/Src/gpio.c **** /** Configure pins as
  36:Core/Src/gpio.c ****         * Analog
  37:Core/Src/gpio.c ****         * Input
  38:Core/Src/gpio.c ****         * Output
  39:Core/Src/gpio.c ****         * EVENT_OUT
  40:Core/Src/gpio.c ****         * EXTI
  41:Core/Src/gpio.c **** */
  42:Core/Src/gpio.c **** void MX_GPIO_Init(void)
  43:Core/Src/gpio.c **** {
  29              		.loc 1 43 1 view -0
  30              		.cfi_startproc
  31              		@ args = 0, pretend = 0, frame = 40
  32              		@ frame_needed = 0, uses_anonymous_args = 0
  33 0000 70B5     		push	{r4, r5, r6, lr}
  34              		.cfi_def_cfa_offset 16
  35              		.cfi_offset 4, -16
  36              		.cfi_offset 5, -12
  37              		.cfi_offset 6, -8
  38              		.cfi_offset 14, -4
  39 0002 8AB0     		sub	sp, sp, #40
  40              		.cfi_def_cfa_offset 56
  44:Core/Src/gpio.c **** 
  45:Core/Src/gpio.c ****   GPIO_InitTypeDef GPIO_InitStruct = {0};
  41              		.loc 1 45 3 view .LVU1
  42              		.loc 1 45 20 is_stmt 0 view .LVU2
  43 0004 0024     		movs	r4, #0
  44 0006 0594     		str	r4, [sp, #20]
  45 0008 0694     		str	r4, [sp, #24]
  46 000a 0794     		str	r4, [sp, #28]
  47 000c 0894     		str	r4, [sp, #32]
  48 000e 0994     		str	r4, [sp, #36]
  46:Core/Src/gpio.c **** 
  47:Core/Src/gpio.c ****   /* GPIO Ports Clock Enable */
  48:Core/Src/gpio.c ****   __HAL_RCC_GPIOH_CLK_ENABLE();
  49              		.loc 1 48 3 is_stmt 1 view .LVU3
  50              	.LBB2:
  51              		.loc 1 48 3 view .LVU4
  52 0010 0194     		str	r4, [sp, #4]
  53              		.loc 1 48 3 view .LVU5
  54 0012 2F4B     		ldr	r3, .L3
  55 0014 1A6B     		ldr	r2, [r3, #48]
  56 0016 42F08002 		orr	r2, r2, #128
  57 001a 1A63     		str	r2, [r3, #48]
  58              		.loc 1 48 3 view .LVU6
  59 001c 1A6B     		ldr	r2, [r3, #48]
  60 001e 02F08002 		and	r2, r2, #128
  61 0022 0192     		str	r2, [sp, #4]
  62              		.loc 1 48 3 view .LVU7
  63 0024 019A     		ldr	r2, [sp, #4]
  64              	.LBE2:
  65              		.loc 1 48 3 view .LVU8
  49:Core/Src/gpio.c ****   __HAL_RCC_GPIOC_CLK_ENABLE();
  66              		.loc 1 49 3 view .LVU9
ARM GAS  /tmp/ccRHjASi.s 			page 3


  67              	.LBB3:
  68              		.loc 1 49 3 view .LVU10
  69 0026 0294     		str	r4, [sp, #8]
  70              		.loc 1 49 3 view .LVU11
  71 0028 1A6B     		ldr	r2, [r3, #48]
  72 002a 42F00402 		orr	r2, r2, #4
  73 002e 1A63     		str	r2, [r3, #48]
  74              		.loc 1 49 3 view .LVU12
  75 0030 1A6B     		ldr	r2, [r3, #48]
  76 0032 02F00402 		and	r2, r2, #4
  77 0036 0292     		str	r2, [sp, #8]
  78              		.loc 1 49 3 view .LVU13
  79 0038 029A     		ldr	r2, [sp, #8]
  80              	.LBE3:
  81              		.loc 1 49 3 view .LVU14
  50:Core/Src/gpio.c ****   __HAL_RCC_GPIOA_CLK_ENABLE();
  82              		.loc 1 50 3 view .LVU15
  83              	.LBB4:
  84              		.loc 1 50 3 view .LVU16
  85 003a 0394     		str	r4, [sp, #12]
  86              		.loc 1 50 3 view .LVU17
  87 003c 1A6B     		ldr	r2, [r3, #48]
  88 003e 42F00102 		orr	r2, r2, #1
  89 0042 1A63     		str	r2, [r3, #48]
  90              		.loc 1 50 3 view .LVU18
  91 0044 1A6B     		ldr	r2, [r3, #48]
  92 0046 02F00102 		and	r2, r2, #1
  93 004a 0392     		str	r2, [sp, #12]
  94              		.loc 1 50 3 view .LVU19
  95 004c 039A     		ldr	r2, [sp, #12]
  96              	.LBE4:
  97              		.loc 1 50 3 view .LVU20
  51:Core/Src/gpio.c ****   __HAL_RCC_GPIOB_CLK_ENABLE();
  98              		.loc 1 51 3 view .LVU21
  99              	.LBB5:
 100              		.loc 1 51 3 view .LVU22
 101 004e 0494     		str	r4, [sp, #16]
 102              		.loc 1 51 3 view .LVU23
 103 0050 1A6B     		ldr	r2, [r3, #48]
 104 0052 42F00202 		orr	r2, r2, #2
 105 0056 1A63     		str	r2, [r3, #48]
 106              		.loc 1 51 3 view .LVU24
 107 0058 1B6B     		ldr	r3, [r3, #48]
 108 005a 03F00203 		and	r3, r3, #2
 109 005e 0493     		str	r3, [sp, #16]
 110              		.loc 1 51 3 view .LVU25
 111 0060 049B     		ldr	r3, [sp, #16]
 112              	.LBE5:
 113              		.loc 1 51 3 view .LVU26
  52:Core/Src/gpio.c **** 
  53:Core/Src/gpio.c ****   /*Configure GPIO pin Output Level */
  54:Core/Src/gpio.c ****   HAL_GPIO_WritePin(GPIOB, GPIO_PIN_12, GPIO_PIN_RESET);
 114              		.loc 1 54 3 view .LVU27
 115 0062 1C4D     		ldr	r5, .L3+4
 116 0064 2246     		mov	r2, r4
 117 0066 4FF48051 		mov	r1, #4096
 118 006a 2846     		mov	r0, r5
ARM GAS  /tmp/ccRHjASi.s 			page 4


 119 006c FFF7FEFF 		bl	HAL_GPIO_WritePin
 120              	.LVL0:
  55:Core/Src/gpio.c **** 
  56:Core/Src/gpio.c ****   /*Configure GPIO pin Output Level */
  57:Core/Src/gpio.c ****   HAL_GPIO_WritePin(GPIOB, GPIO_PIN_14, GPIO_PIN_SET);
 121              		.loc 1 57 3 view .LVU28
 122 0070 0122     		movs	r2, #1
 123 0072 4FF48041 		mov	r1, #16384
 124 0076 2846     		mov	r0, r5
 125 0078 FFF7FEFF 		bl	HAL_GPIO_WritePin
 126              	.LVL1:
  58:Core/Src/gpio.c **** 
  59:Core/Src/gpio.c ****   /*Configure GPIO pin : PtPin */
  60:Core/Src/gpio.c ****   GPIO_InitStruct.Pin = SPI_EXIT_Pin;
 127              		.loc 1 60 3 view .LVU29
 128              		.loc 1 60 23 is_stmt 0 view .LVU30
 129 007c 0223     		movs	r3, #2
 130 007e 0593     		str	r3, [sp, #20]
  61:Core/Src/gpio.c ****   GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 131              		.loc 1 61 3 is_stmt 1 view .LVU31
 132              		.loc 1 61 24 is_stmt 0 view .LVU32
 133 0080 4FF48813 		mov	r3, #1114112
 134 0084 0693     		str	r3, [sp, #24]
  62:Core/Src/gpio.c ****   GPIO_InitStruct.Pull = GPIO_PULLUP;
 135              		.loc 1 62 3 is_stmt 1 view .LVU33
 136              		.loc 1 62 24 is_stmt 0 view .LVU34
 137 0086 0126     		movs	r6, #1
 138 0088 0796     		str	r6, [sp, #28]
  63:Core/Src/gpio.c ****   HAL_GPIO_Init(SPI_EXIT_GPIO_Port, &GPIO_InitStruct);
 139              		.loc 1 63 3 is_stmt 1 view .LVU35
 140 008a 05A9     		add	r1, sp, #20
 141 008c 1248     		ldr	r0, .L3+8
 142 008e FFF7FEFF 		bl	HAL_GPIO_Init
 143              	.LVL2:
  64:Core/Src/gpio.c **** 
  65:Core/Src/gpio.c ****   /*Configure GPIO pin : PB12 */
  66:Core/Src/gpio.c ****   GPIO_InitStruct.Pin = GPIO_PIN_12;
 144              		.loc 1 66 3 view .LVU36
 145              		.loc 1 66 23 is_stmt 0 view .LVU37
 146 0092 4FF48053 		mov	r3, #4096
 147 0096 0593     		str	r3, [sp, #20]
  67:Core/Src/gpio.c ****   GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 148              		.loc 1 67 3 is_stmt 1 view .LVU38
 149              		.loc 1 67 24 is_stmt 0 view .LVU39
 150 0098 0696     		str	r6, [sp, #24]
  68:Core/Src/gpio.c ****   GPIO_InitStruct.Pull = GPIO_NOPULL;
 151              		.loc 1 68 3 is_stmt 1 view .LVU40
 152              		.loc 1 68 24 is_stmt 0 view .LVU41
 153 009a 0794     		str	r4, [sp, #28]
  69:Core/Src/gpio.c ****   GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 154              		.loc 1 69 3 is_stmt 1 view .LVU42
 155              		.loc 1 69 25 is_stmt 0 view .LVU43
 156 009c 0323     		movs	r3, #3
 157 009e 0893     		str	r3, [sp, #32]
  70:Core/Src/gpio.c ****   HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 158              		.loc 1 70 3 is_stmt 1 view .LVU44
 159 00a0 05A9     		add	r1, sp, #20
ARM GAS  /tmp/ccRHjASi.s 			page 5


 160 00a2 2846     		mov	r0, r5
 161 00a4 FFF7FEFF 		bl	HAL_GPIO_Init
 162              	.LVL3:
  71:Core/Src/gpio.c **** 
  72:Core/Src/gpio.c ****   /*Configure GPIO pin : PB14 */
  73:Core/Src/gpio.c ****   GPIO_InitStruct.Pin = GPIO_PIN_14;
 163              		.loc 1 73 3 view .LVU45
 164              		.loc 1 73 23 is_stmt 0 view .LVU46
 165 00a8 4FF48043 		mov	r3, #16384
 166 00ac 0593     		str	r3, [sp, #20]
  74:Core/Src/gpio.c ****   GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 167              		.loc 1 74 3 is_stmt 1 view .LVU47
 168              		.loc 1 74 24 is_stmt 0 view .LVU48
 169 00ae 0696     		str	r6, [sp, #24]
  75:Core/Src/gpio.c ****   GPIO_InitStruct.Pull = GPIO_NOPULL;
 170              		.loc 1 75 3 is_stmt 1 view .LVU49
 171              		.loc 1 75 24 is_stmt 0 view .LVU50
 172 00b0 0794     		str	r4, [sp, #28]
  76:Core/Src/gpio.c ****   GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 173              		.loc 1 76 3 is_stmt 1 view .LVU51
 174              		.loc 1 76 25 is_stmt 0 view .LVU52
 175 00b2 0894     		str	r4, [sp, #32]
  77:Core/Src/gpio.c ****   HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 176              		.loc 1 77 3 is_stmt 1 view .LVU53
 177 00b4 05A9     		add	r1, sp, #20
 178 00b6 2846     		mov	r0, r5
 179 00b8 FFF7FEFF 		bl	HAL_GPIO_Init
 180              	.LVL4:
  78:Core/Src/gpio.c **** 
  79:Core/Src/gpio.c ****   /* EXTI interrupt init*/
  80:Core/Src/gpio.c ****   HAL_NVIC_SetPriority(EXTI1_IRQn, 0, 0);
 181              		.loc 1 80 3 view .LVU54
 182 00bc 2246     		mov	r2, r4
 183 00be 2146     		mov	r1, r4
 184 00c0 0720     		movs	r0, #7
 185 00c2 FFF7FEFF 		bl	HAL_NVIC_SetPriority
 186              	.LVL5:
  81:Core/Src/gpio.c ****   HAL_NVIC_EnableIRQ(EXTI1_IRQn);
 187              		.loc 1 81 3 view .LVU55
 188 00c6 0720     		movs	r0, #7
 189 00c8 FFF7FEFF 		bl	HAL_NVIC_EnableIRQ
 190              	.LVL6:
  82:Core/Src/gpio.c **** 
  83:Core/Src/gpio.c **** }
 191              		.loc 1 83 1 is_stmt 0 view .LVU56
 192 00cc 0AB0     		add	sp, sp, #40
 193              		.cfi_def_cfa_offset 16
 194              		@ sp needed
 195 00ce 70BD     		pop	{r4, r5, r6, pc}
 196              	.L4:
 197              		.align	2
 198              	.L3:
 199 00d0 00380240 		.word	1073887232
 200 00d4 00040240 		.word	1073873920
 201 00d8 00080240 		.word	1073874944
 202              		.cfi_endproc
 203              	.LFE134:
ARM GAS  /tmp/ccRHjASi.s 			page 6


 205              		.text
 206              	.Letext0:
 207              		.file 2 "/usr/share/gcc-arm-none-eabi-10.3-2021.10/arm-none-eabi/include/machine/_default_types.h"
 208              		.file 3 "/usr/share/gcc-arm-none-eabi-10.3-2021.10/arm-none-eabi/include/sys/_stdint.h"
 209              		.file 4 "Drivers/CMSIS/Device/ST/STM32F4xx/Include/stm32f405xx.h"
 210              		.file 5 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_gpio.h"
 211              		.file 6 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_cortex.h"
ARM GAS  /tmp/ccRHjASi.s 			page 7


DEFINED SYMBOLS
                            *ABS*:0000000000000000 gpio.c
     /tmp/ccRHjASi.s:20     .text.MX_GPIO_Init:0000000000000000 $t
     /tmp/ccRHjASi.s:26     .text.MX_GPIO_Init:0000000000000000 MX_GPIO_Init
     /tmp/ccRHjASi.s:199    .text.MX_GPIO_Init:00000000000000d0 $d

UNDEFINED SYMBOLS
HAL_GPIO_WritePin
HAL_GPIO_Init
HAL_NVIC_SetPriority
HAL_NVIC_EnableIRQ
