
ubuntu-preinstalled/systemd-cgtop:     file format elf32-littlearm


Disassembly of section .init:

0000152c <.init>:
    152c:	push	{r3, lr}
    1530:	bl	29a0 <log_oom_internal@plt+0xff0>
    1534:	pop	{r3, pc}

Disassembly of section .plt:

00001538 <signal@plt-0x14>:
    1538:	push	{lr}		; (str lr, [sp, #-4]!)
    153c:	ldr	lr, [pc, #4]	; 1548 <signal@plt-0x4>
    1540:	add	lr, pc, lr
    1544:	ldr	pc, [lr, #8]!
    1548:	andeq	r4, r1, ip, ror #17

0000154c <signal@plt>:
    154c:	add	ip, pc, #0, 12
    1550:	add	ip, ip, #20, 20	; 0x14000
    1554:	ldr	pc, [ip, #2284]!	; 0x8ec

00001558 <strv_find@plt>:
    1558:	add	ip, pc, #0, 12
    155c:	add	ip, ip, #20, 20	; 0x14000
    1560:	ldr	pc, [ip, #2276]!	; 0x8e4

00001564 <cg_mask_supported@plt>:
    1564:	add	ip, pc, #0, 12
    1568:	add	ip, ip, #20, 20	; 0x14000
    156c:	ldr	pc, [ip, #2268]!	; 0x8dc

00001570 <is_kernel_thread@plt>:
    1570:	add	ip, pc, #0, 12
    1574:	add	ip, ip, #20, 20	; 0x14000
    1578:	ldr	pc, [ip, #2260]!	; 0x8d4

0000157c <first_word@plt>:
    157c:	add	ip, pc, #0, 12
    1580:	add	ip, ip, #20, 20	; 0x14000
    1584:	ldr	pc, [ip, #2252]!	; 0x8cc

00001588 <version@plt>:
    1588:	add	ip, pc, #0, 12
    158c:	add	ip, ip, #20, 20	; 0x14000
    1590:	ldr	pc, [ip, #2244]!	; 0x8c4

00001594 <path_startswith@plt>:
    1594:	add	ip, pc, #0, 12
    1598:	add	ip, ip, #20, 20	; 0x14000
    159c:	ldr	pc, [ip, #2236]!	; 0x8bc

000015a0 <free@plt>:
    15a0:			; <UNDEFINED> instruction: 0xe7fd4778
    15a4:	add	ip, pc, #0, 12
    15a8:	add	ip, ip, #20, 20	; 0x14000
    15ac:	ldr	pc, [ip, #2224]!	; 0x8b0

000015b0 <log_open@plt>:
    15b0:	add	ip, pc, #0, 12
    15b4:	add	ip, ip, #20, 20	; 0x14000
    15b8:	ldr	pc, [ip, #2216]!	; 0x8a8

000015bc <log_show_color@plt>:
    15bc:	add	ip, pc, #0, 12
    15c0:	add	ip, ip, #20, 20	; 0x14000
    15c4:	ldr	pc, [ip, #2208]!	; 0x8a0

000015c8 <qsort@plt>:
    15c8:	add	ip, pc, #0, 12
    15cc:	add	ip, ip, #20, 20	; 0x14000
    15d0:	ldr	pc, [ip, #2200]!	; 0x898

000015d4 <log_assert_failed_unreachable_realm@plt>:
    15d4:	add	ip, pc, #0, 12
    15d8:	add	ip, ip, #20, 20	; 0x14000
    15dc:	ldr	pc, [ip, #2192]!	; 0x890

000015e0 <strcspn@plt>:
    15e0:	add	ip, pc, #0, 12
    15e4:	add	ip, ip, #20, 20	; 0x14000
    15e8:	ldr	pc, [ip, #2184]!	; 0x888

000015ec <path_join_internal@plt>:
    15ec:	add	ip, pc, #0, 12
    15f0:	add	ip, ip, #20, 20	; 0x14000
    15f4:	ldr	pc, [ip, #2176]!	; 0x880

000015f8 <internal_hashmap_iterate@plt>:
    15f8:	add	ip, pc, #0, 12
    15fc:	add	ip, ip, #20, 20	; 0x14000
    1600:	ldr	pc, [ip, #2168]!	; 0x878

00001604 <closedir@plt>:
    1604:	add	ip, pc, #0, 12
    1608:	add	ip, ip, #20, 20	; 0x14000
    160c:	ldr	pc, [ip, #2160]!	; 0x870

00001610 <internal_hashmap_clear@plt>:
    1610:	add	ip, pc, #0, 12
    1614:	add	ip, ip, #20, 20	; 0x14000
    1618:	ldr	pc, [ip, #2152]!	; 0x868

0000161c <ask_password_agent_close@plt>:
    161c:	add	ip, pc, #0, 12
    1620:	add	ip, ip, #20, 20	; 0x14000
    1624:	ldr	pc, [ip, #2144]!	; 0x860

00001628 <polkit_agent_close@plt>:
    1628:	add	ip, pc, #0, 12
    162c:	add	ip, ip, #20, 20	; 0x14000
    1630:	ldr	pc, [ip, #2136]!	; 0x858

00001634 <mac_selinux_finish@plt>:
    1634:	add	ip, pc, #0, 12
    1638:	add	ip, ip, #20, 20	; 0x14000
    163c:	ldr	pc, [ip, #2128]!	; 0x850

00001640 <procfs_cpu_get_usage@plt>:
    1640:	add	ip, pc, #0, 12
    1644:	add	ip, ip, #20, 20	; 0x14000
    1648:	ldr	pc, [ip, #2120]!	; 0x848

0000164c <safe_atollu@plt>:
    164c:	add	ip, pc, #0, 12
    1650:	add	ip, ip, #20, 20	; 0x14000
    1654:	ldr	pc, [ip, #2112]!	; 0x840

00001658 <sd_notifyf@plt>:
    1658:	add	ip, pc, #0, 12
    165c:	add	ip, ip, #20, 20	; 0x14000
    1660:	ldr	pc, [ip, #2104]!	; 0x838

00001664 <cg_get_keyed_attribute@plt>:
    1664:	add	ip, pc, #0, 12
    1668:	add	ip, ip, #20, 20	; 0x14000
    166c:	ldr	pc, [ip, #2096]!	; 0x830

00001670 <path_compare@plt>:
    1670:			; <UNDEFINED> instruction: 0xe7fd4778
    1674:	add	ip, pc, #0, 12
    1678:	add	ip, ip, #20, 20	; 0x14000
    167c:	ldr	pc, [ip, #2084]!	; 0x824

00001680 <internal_hashmap_new@plt>:
    1680:	add	ip, pc, #0, 12
    1684:	add	ip, ip, #20, 20	; 0x14000
    1688:	ldr	pc, [ip, #2076]!	; 0x81c

0000168c <__fprintf_chk@plt>:
    168c:	add	ip, pc, #0, 12
    1690:	add	ip, ip, #20, 20	; 0x14000
    1694:	ldr	pc, [ip, #2068]!	; 0x814

00001698 <columns@plt>:
    1698:	add	ip, pc, #0, 12
    169c:	add	ip, ip, #20, 20	; 0x14000
    16a0:	ldr	pc, [ip, #2060]!	; 0x80c

000016a4 <strspn@plt>:
    16a4:	add	ip, pc, #0, 12
    16a8:	add	ip, ip, #20, 20	; 0x14000
    16ac:	ldr	pc, [ip, #2052]!	; 0x804

000016b0 <log_get_max_level_realm@plt>:
    16b0:	add	ip, pc, #0, 12
    16b4:	add	ip, ip, #20, 20	; 0x14000
    16b8:	ldr	pc, [ip, #2044]!	; 0x7fc

000016bc <path_simplify@plt>:
    16bc:	add	ip, pc, #0, 12
    16c0:	add	ip, ip, #20, 20	; 0x14000
    16c4:	ldr	pc, [ip, #2036]!	; 0x7f4

000016c8 <abort@plt>:
    16c8:	add	ip, pc, #0, 12
    16cc:	add	ip, ip, #20, 20	; 0x14000
    16d0:	ldr	pc, [ip, #2028]!	; 0x7ec

000016d4 <cg_all_unified@plt>:
    16d4:	add	ip, pc, #0, 12
    16d8:	add	ip, ip, #20, 20	; 0x14000
    16dc:	ldr	pc, [ip, #2020]!	; 0x7e4

000016e0 <empty_or_root@plt>:
    16e0:	add	ip, pc, #0, 12
    16e4:	add	ip, ip, #20, 20	; 0x14000
    16e8:	ldr	pc, [ip, #2012]!	; 0x7dc

000016ec <ellipsize_mem@plt>:
    16ec:	add	ip, pc, #0, 12
    16f0:	add	ip, ip, #20, 20	; 0x14000
    16f4:	ldr	pc, [ip, #2004]!	; 0x7d4

000016f8 <__isoc99_sscanf@plt>:
    16f8:	add	ip, pc, #0, 12
    16fc:	add	ip, ip, #20, 20	; 0x14000
    1700:	ldr	pc, [ip, #1996]!	; 0x7cc

00001704 <underline_enabled@plt>:
    1704:	add	ip, pc, #0, 12
    1708:	add	ip, ip, #20, 20	; 0x14000
    170c:	ldr	pc, [ip, #1988]!	; 0x7c4

00001710 <__stack_chk_fail@plt>:
    1710:	add	ip, pc, #0, 12
    1714:	add	ip, ip, #20, 20	; 0x14000
    1718:	ldr	pc, [ip, #1980]!	; 0x7bc

0000171c <terminal_urlify_man@plt>:
    171c:	add	ip, pc, #0, 12
    1720:	add	ip, ip, #20, 20	; 0x14000
    1724:	ldr	pc, [ip, #1972]!	; 0x7b4

00001728 <internal_hashmap_free@plt>:
    1728:	add	ip, pc, #0, 12
    172c:	add	ip, ip, #20, 20	; 0x14000
    1730:	ldr	pc, [ip, #1964]!	; 0x7ac

00001734 <putc@plt>:
    1734:	add	ip, pc, #0, 12
    1738:	add	ip, ip, #20, 20	; 0x14000
    173c:	ldr	pc, [ip, #1956]!	; 0x7a4

00001740 <parse_sec@plt>:
    1740:	add	ip, pc, #0, 12
    1744:	add	ip, ip, #20, 20	; 0x14000
    1748:	ldr	pc, [ip, #1948]!	; 0x79c

0000174c <internal_hashmap_size@plt>:
    174c:	add	ip, pc, #0, 12
    1750:	add	ip, ip, #20, 20	; 0x14000
    1754:	ldr	pc, [ip, #1940]!	; 0x794

00001758 <terminal_is_dumb@plt>:
    1758:	add	ip, pc, #0, 12
    175c:	add	ip, ip, #20, 20	; 0x14000
    1760:	ldr	pc, [ip, #1932]!	; 0x78c

00001764 <strstrip@plt>:
    1764:	add	ip, pc, #0, 12
    1768:	add	ip, ip, #20, 20	; 0x14000
    176c:	ldr	pc, [ip, #1924]!	; 0x784

00001770 <parse_boolean@plt>:
    1770:	add	ip, pc, #0, 12
    1774:	add	ip, ip, #20, 20	; 0x14000
    1778:	ldr	pc, [ip, #1916]!	; 0x77c

0000177c <internal_hashmap_move_one@plt>:
    177c:	add	ip, pc, #0, 12
    1780:	add	ip, ip, #20, 20	; 0x14000
    1784:	ldr	pc, [ip, #1908]!	; 0x774

00001788 <now_nsec@plt>:
    1788:	add	ip, pc, #0, 12
    178c:	add	ip, ip, #20, 20	; 0x14000
    1790:	ldr	pc, [ip, #1900]!	; 0x76c

00001794 <getopt_long@plt>:
    1794:	add	ip, pc, #0, 12
    1798:	add	ip, ip, #20, 20	; 0x14000
    179c:	ldr	pc, [ip, #1892]!	; 0x764

000017a0 <lines@plt>:
    17a0:	add	ip, pc, #0, 12
    17a4:	add	ip, ip, #20, 20	; 0x14000
    17a8:	ldr	pc, [ip, #1884]!	; 0x75c

000017ac <sleep@plt>:
    17ac:	add	ip, pc, #0, 12
    17b0:	add	ip, ip, #20, 20	; 0x14000
    17b4:	ldr	pc, [ip, #1876]!	; 0x754

000017b8 <raise@plt>:
    17b8:	add	ip, pc, #0, 12
    17bc:	add	ip, ip, #20, 20	; 0x14000
    17c0:	ldr	pc, [ip, #1868]!	; 0x74c

000017c4 <pager_close@plt>:
    17c4:	add	ip, pc, #0, 12
    17c8:	add	ip, ip, #20, 20	; 0x14000
    17cc:	ldr	pc, [ip, #1860]!	; 0x744

000017d0 <read_line_full@plt>:
    17d0:	add	ip, pc, #0, 12
    17d4:	add	ip, ip, #20, 20	; 0x14000
    17d8:	ldr	pc, [ip, #1852]!	; 0x73c

000017dc <procfs_tasks_get_current@plt>:
    17dc:	add	ip, pc, #0, 12
    17e0:	add	ip, ip, #20, 20	; 0x14000
    17e4:	ldr	pc, [ip, #1844]!	; 0x734

000017e8 <calloc@plt>:
    17e8:	add	ip, pc, #0, 12
    17ec:	add	ip, ip, #20, 20	; 0x14000
    17f0:	ldr	pc, [ip, #1836]!	; 0x72c

000017f4 <cg_enumerate_processes@plt>:
    17f4:	add	ip, pc, #0, 12
    17f8:	add	ip, ip, #20, 20	; 0x14000
    17fc:	ldr	pc, [ip, #1828]!	; 0x724

00001800 <cg_read_pid@plt>:
    1800:	add	ip, pc, #0, 12
    1804:	add	ip, ip, #20, 20	; 0x14000
    1808:	ldr	pc, [ip, #1820]!	; 0x71c

0000180c <fputc@plt>:
    180c:	add	ip, pc, #0, 12
    1810:	add	ip, ip, #20, 20	; 0x14000
    1814:	ldr	pc, [ip, #1812]!	; 0x714

00001818 <fwrite@plt>:
    1818:	add	ip, pc, #0, 12
    181c:	add	ip, ip, #20, 20	; 0x14000
    1820:	ldr	pc, [ip, #1804]!	; 0x70c

00001824 <safe_atou_full@plt>:
    1824:	add	ip, pc, #0, 12
    1828:	add	ip, ip, #20, 20	; 0x14000
    182c:	ldr	pc, [ip, #1796]!	; 0x704

00001830 <on_tty@plt>:
    1830:	add	ip, pc, #0, 12
    1834:	add	ip, ip, #20, 20	; 0x14000
    1838:	ldr	pc, [ip, #1788]!	; 0x6fc

0000183c <read_one_char@plt>:
    183c:	add	ip, pc, #0, 12
    1840:	add	ip, ip, #20, 20	; 0x14000
    1844:	ldr	pc, [ip, #1780]!	; 0x6f4

00001848 <safe_fclose@plt>:
    1848:	add	ip, pc, #0, 12
    184c:	add	ip, ip, #20, 20	; 0x14000
    1850:	ldr	pc, [ip, #1772]!	; 0x6ec

00001854 <strlen@plt>:
    1854:	add	ip, pc, #0, 12
    1858:	add	ip, ip, #20, 20	; 0x14000
    185c:	ldr	pc, [ip, #1764]!	; 0x6e4

00001860 <internal_hashmap_get@plt>:
    1860:	add	ip, pc, #0, 12
    1864:	add	ip, ip, #20, 20	; 0x14000
    1868:	ldr	pc, [ip, #1756]!	; 0x6dc

0000186c <__snprintf_chk@plt>:
    186c:	add	ip, pc, #0, 12
    1870:	add	ip, ip, #20, 20	; 0x14000
    1874:	ldr	pc, [ip, #1748]!	; 0x6d4

00001878 <usleep@plt>:
    1878:	add	ip, pc, #0, 12
    187c:	add	ip, ip, #20, 20	; 0x14000
    1880:	ldr	pc, [ip, #1740]!	; 0x6cc

00001884 <format_bytes_full@plt>:
    1884:	add	ip, pc, #0, 12
    1888:	add	ip, ip, #20, 20	; 0x14000
    188c:	ldr	pc, [ip, #1732]!	; 0x6c4

00001890 <now@plt>:
    1890:	add	ip, pc, #0, 12
    1894:	add	ip, ip, #20, 20	; 0x14000
    1898:	ldr	pc, [ip, #1724]!	; 0x6bc

0000189c <detect_container@plt>:
    189c:	add	ip, pc, #0, 12
    18a0:	add	ip, ip, #20, 20	; 0x14000
    18a4:	ldr	pc, [ip, #1716]!	; 0x6b4

000018a8 <cpu_accounting_is_cheap@plt>:
    18a8:	add	ip, pc, #0, 12
    18ac:	add	ip, ip, #20, 20	; 0x14000
    18b0:	ldr	pc, [ip, #1708]!	; 0x6ac

000018b4 <strcmp@plt>:
    18b4:	add	ip, pc, #0, 12
    18b8:	add	ip, ip, #20, 20	; 0x14000
    18bc:	ldr	pc, [ip, #1700]!	; 0x6a4

000018c0 <log_parse_environment_realm@plt>:
    18c0:	add	ip, pc, #0, 12
    18c4:	add	ip, ip, #20, 20	; 0x14000
    18c8:	ldr	pc, [ip, #1692]!	; 0x69c

000018cc <show_cgroup_get_path_and_warn@plt>:
    18cc:	add	ip, pc, #0, 12
    18d0:	add	ip, ip, #20, 20	; 0x14000
    18d4:	ldr	pc, [ip, #1684]!	; 0x694

000018d8 <__errno_location@plt>:
    18d8:	add	ip, pc, #0, 12
    18dc:	add	ip, ip, #20, 20	; 0x14000
    18e0:	ldr	pc, [ip, #1676]!	; 0x68c

000018e4 <fflush@plt>:
    18e4:	add	ip, pc, #0, 12
    18e8:	add	ip, ip, #20, 20	; 0x14000
    18ec:	ldr	pc, [ip, #1668]!	; 0x684

000018f0 <fopen64@plt>:
    18f0:	add	ip, pc, #0, 12
    18f4:	add	ip, ip, #20, 20	; 0x14000
    18f8:	ldr	pc, [ip, #1660]!	; 0x67c

000018fc <log_assert_failed_realm@plt>:
    18fc:	add	ip, pc, #0, 12
    1900:	add	ip, ip, #20, 20	; 0x14000
    1904:	ldr	pc, [ip, #1652]!	; 0x674

00001908 <log_internal_realm@plt>:
    1908:	add	ip, pc, #0, 12
    190c:	add	ip, ip, #20, 20	; 0x14000
    1910:	ldr	pc, [ip, #1644]!	; 0x66c

00001914 <format_timespan@plt>:
    1914:	add	ip, pc, #0, 12
    1918:	add	ip, ip, #20, 20	; 0x14000
    191c:	ldr	pc, [ip, #1636]!	; 0x664

00001920 <cg_get_path@plt>:
    1920:	add	ip, pc, #0, 12
    1924:	add	ip, ip, #20, 20	; 0x14000
    1928:	ldr	pc, [ip, #1628]!	; 0x65c

0000192c <cg_enumerate_subgroups@plt>:
    192c:	add	ip, pc, #0, 12
    1930:	add	ip, ip, #20, 20	; 0x14000
    1934:	ldr	pc, [ip, #1620]!	; 0x654

00001938 <__libc_start_main@plt>:
    1938:	add	ip, pc, #0, 12
    193c:	add	ip, ip, #20, 20	; 0x14000
    1940:	ldr	pc, [ip, #1612]!	; 0x64c

00001944 <procfs_memory_get@plt>:
    1944:	add	ip, pc, #0, 12
    1948:	add	ip, ip, #20, 20	; 0x14000
    194c:	ldr	pc, [ip, #1604]!	; 0x644

00001950 <colors_enabled@plt>:
    1950:	add	ip, pc, #0, 12
    1954:	add	ip, ip, #20, 20	; 0x14000
    1958:	ldr	pc, [ip, #1596]!	; 0x63c

0000195c <__gmon_start__@plt>:
    195c:	add	ip, pc, #0, 12
    1960:	add	ip, ip, #20, 20	; 0x14000
    1964:	ldr	pc, [ip, #1588]!	; 0x634

00001968 <read_one_line_file@plt>:
    1968:	add	ip, pc, #0, 12
    196c:	add	ip, ip, #20, 20	; 0x14000
    1970:	ldr	pc, [ip, #1580]!	; 0x62c

00001974 <__cxa_finalize@plt>:
    1974:	add	ip, pc, #0, 12
    1978:	add	ip, ip, #20, 20	; 0x14000
    197c:	ldr	pc, [ip, #1572]!	; 0x624

00001980 <cg_read_subgroup@plt>:
    1980:	add	ip, pc, #0, 12
    1984:	add	ip, ip, #20, 20	; 0x14000
    1988:	ldr	pc, [ip, #1564]!	; 0x61c

0000198c <strdup@plt>:
    198c:	add	ip, pc, #0, 12
    1990:	add	ip, ip, #20, 20	; 0x14000
    1994:	ldr	pc, [ip, #1556]!	; 0x614

00001998 <__printf_chk@plt>:
    1998:	add	ip, pc, #0, 12
    199c:	add	ip, ip, #20, 20	; 0x14000
    19a0:	ldr	pc, [ip, #1548]!	; 0x60c

000019a4 <hashmap_put@plt>:
    19a4:	add	ip, pc, #0, 12
    19a8:	add	ip, ip, #20, 20	; 0x14000
    19ac:	ldr	pc, [ip, #1540]!	; 0x604

000019b0 <log_oom_internal@plt>:
    19b0:	add	ip, pc, #0, 12
    19b4:	add	ip, ip, #20, 20	; 0x14000
    19b8:	ldr	pc, [ip, #1532]!	; 0x5fc

Disassembly of section .text:

000019c0 <.text>:
    19c0:	svcmi	0x00f0e92d
    19c4:	stc	6, cr4, [sp, #-16]!
    19c8:	strcs	r8, [r0], -r2, lsl #22
    19cc:	ldccs	8, cr15, [r0], #-892	; 0xfffffc84
    19d0:			; <UNDEFINED> instruction: 0xf8df2001
    19d4:			; <UNDEFINED> instruction: 0x460d3c30
    19d8:			; <UNDEFINED> instruction: 0xf8df447a
    19dc:	addslt	sl, pc, ip, lsr #24
    19e0:	ldrbtmi	r5, [sl], #2259	; 0x8d3
    19e4:	stccs	8, cr15, [r4], #-892	; 0xfffffc84
    19e8:	tstls	sp, #1769472	; 0x1b0000
    19ec:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
    19f0:	ldccc	8, cr15, [ip], {223}	; 0xdf
    19f4:	andcs	pc, r2, sl, asr r8	; <UNPREDICTABLE>
    19f8:			; <UNDEFINED> instruction: 0xf85a6014
    19fc:	strls	r3, [fp], -r3
    1a00:			; <UNDEFINED> instruction: 0xf7ff6019
    1a04:			; <UNDEFINED> instruction: 0x4630eddc
    1a08:	svc	0x005af7ff
    1a0c:	ldcl	7, cr15, [r0, #1020]	; 0x3fc
    1a10:	vqsub.u8	d20, d16, d20
    1a14:	cfstrscs	mvf8, [r0, #-1000]	; 0xfffffc18
    1a18:	strhi	pc, [fp, #-0]!
    1a1c:	blls	ffd3fda0 <log_oom_internal@plt+0xffd3e3f0>
    1a20:	blhi	ffd3fda4 <log_oom_internal@plt+0xffd3e3f4>
    1a24:	bllt	ffd3fda8 <log_oom_internal@plt+0xffd3e3f8>
    1a28:			; <UNDEFINED> instruction: 0xf8df44f9
    1a2c:	ldrbtmi	r6, [r8], #3060	; 0xbf4
    1a30:	stmdbeq	r8, {r0, r3, r8, ip, sp, lr, pc}
    1a34:			; <UNDEFINED> instruction: 0xf10844fb
    1a38:	ldrbtmi	r0, [lr], #-2080	; 0xfffff7e0
    1a3c:	ldrbmi	r2, [fp], -r0, lsl #14
    1a40:			; <UNDEFINED> instruction: 0x46294632
    1a44:	strls	r4, [r0, -r0, lsr #12]
    1a48:	mcr	7, 5, pc, cr4, cr15, {7}	; <UNPREDICTABLE>
    1a4c:	vmlal.s8	q9, d0, d0
    1a50:	ldmdacs	r4!, {r1, r3, r5, r6, r7, sl, pc}^
    1a54:	addhi	pc, r4, r0, lsl #6
    1a58:	vceq.i8	d18, d0, d16
    1a5c:	ldmdacc	r1!, {r1, r2, r3, r4, r5, r8, sl, pc}
    1a60:	vadd.i8	q1, q0, <illegal reg q1.5>
    1a64:	ldm	pc, {r1, r3, r4, r5, r8, sl, pc}^	; <UNPREDICTABLE>
    1a68:	movweq	pc, #28688	; 0x7010	; <UNPREDICTABLE>
    1a6c:	ldreq	r0, [r8, #-1336]!	; 0xfffffac8
    1a70:	ldreq	r0, [r8, #-1336]!	; 0xfffffac8
    1a74:	ldreq	r0, [r8, #-1336]!	; 0xfffffac8
    1a78:	ldreq	r0, [r8, #-1336]!	; 0xfffffac8
    1a7c:	ldreq	r0, [r8, #-1336]!	; 0xfffffac8
    1a80:	ldreq	r0, [r8, #-1336]!	; 0xfffffac8
    1a84:	subeq	r0, r4, r8, lsr r5
    1a88:	ldreq	r0, [r8, #-1336]!	; 0xfffffac8
    1a8c:	ldreq	r0, [r8, #-1336]!	; 0xfffffac8
    1a90:	ldreq	r0, [r8, #-1336]!	; 0xfffffac8
    1a94:	ldreq	r0, [r8, #-1336]!	; 0xfffffac8
    1a98:	ldreq	r0, [r8, #-1336]!	; 0xfffffac8
    1a9c:	ldreq	r0, [r8, #-1336]!	; 0xfffffac8
    1aa0:	rscseq	r0, sp, #56, 10	; 0xe000000
    1aa4:	ldreq	r0, [r8, #-1336]!	; 0xfffffac8
    1aa8:	ldreq	r0, [r8, #-759]!	; 0xfffffd09
    1aac:	ldreq	r0, [r8, #-1336]!	; 0xfffffac8
    1ab0:	ldreq	r0, [r8, #-1336]!	; 0xfffffac8
    1ab4:	ldreq	r0, [r8, #-1336]!	; 0xfffffac8
    1ab8:	ldreq	r0, [r8, #-1336]!	; 0xfffffac8
    1abc:	ldreq	r0, [r8, #-1336]!	; 0xfffffac8
    1ac0:	ldreq	r0, [r8, #-1336]!	; 0xfffffac8
    1ac4:	ldreq	r0, [r8, #-1336]!	; 0xfffffac8
    1ac8:	ldreq	r0, [r8, #-1336]!	; 0xfffffac8
    1acc:	rsceq	r0, fp, #268435471	; 0x1000000f
    1ad0:	ldreq	r0, [r8, #-694]!	; 0xfffffd4a
    1ad4:	ldreq	r0, [r8, #-1336]!	; 0xfffffac8
    1ad8:	addeq	r0, sl, #144, 4
    1adc:	addeq	r0, r4, #56, 10	; 0xe000000
    1ae0:	rsbseq	r0, lr, #56, 10	; 0xe000000
    1ae4:	ldreq	r0, [r8, #-614]!	; 0xfffffd9a
    1ae8:	ldreq	r0, [r8, #-608]!	; 0xfffffda0
    1aec:	ldreq	r0, [r8, #-602]!	; 0xfffffda6
    1af0:			; <UNDEFINED> instruction: 0xf06f0254
    1af4:	stmdals	fp, {r0, r2, r4, sl}
    1af8:	ldcl	7, cr15, [r4, #-1020]	; 0xfffffc04
    1afc:	vmull.s8	q9, d0, d0
    1b00:			; <UNDEFINED> instruction: 0xf7ff82cc
    1b04:			; <UNDEFINED> instruction: 0xf7ffed8c
    1b08:			; <UNDEFINED> instruction: 0xf7ffed90
    1b0c:			; <UNDEFINED> instruction: 0xf7ffee5c
    1b10:			; <UNDEFINED> instruction: 0xf8dfed92
    1b14:			; <UNDEFINED> instruction: 0xf85a3b10
    1b18:	cmnlt	r5, r3
    1b1c:	blcc	23fea0 <log_oom_internal@plt+0x23e4f0>
    1b20:			; <UNDEFINED> instruction: 0xf0253503
    1b24:			; <UNDEFINED> instruction: 0xf85a0503
    1b28:	adcsmi	r6, r5, #3
    1b2c:	ldmib	r5, {r0, r2, r9, ip, lr, pc}^
    1b30:	strcc	r0, [r8, #-768]	; 0xfffffd00
    1b34:	adcsmi	r4, r5, #152, 14	; 0x2600000
    1b38:			; <UNDEFINED> instruction: 0xf8dfd3f9
    1b3c:	svceq	0x00e02af0
    1b40:	bcc	ff03fec4 <log_oom_internal@plt+0xff03e514>
    1b44:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
    1b48:	blls	75bbb8 <log_oom_internal@plt+0x75a208>
    1b4c:			; <UNDEFINED> instruction: 0xf04f405a
    1b50:			; <UNDEFINED> instruction: 0xf0400300
    1b54:	andslt	r8, pc, r4, asr #13
    1b58:	blhi	bce54 <log_oom_internal@plt+0xbb4a4>
    1b5c:	svchi	0x00f0e8bd
    1b60:	addvc	pc, r0, r0, lsr #11
    1b64:	vadd.i8	d2, d0, d4
    1b68:	stmdacs	r4, {r3, r4, r5, r7, sl, pc}
    1b6c:	ldrthi	pc, [r5], #512	; 0x200	; <UNPREDICTABLE>
    1b70:			; <UNDEFINED> instruction: 0xf000e8df
    1b74:	svcne	0x003c5b80
    1b78:			; <UNDEFINED> instruction: 0xf8df0003
    1b7c:			; <UNDEFINED> instruction: 0xf85a3ab4
    1b80:	ldmdavs	pc, {r0, r1, ip, sp}	; <UNPREDICTABLE>
    1b84:			; <UNDEFINED> instruction: 0xf7ff4638
    1b88:	stmdacs	r0, {r2, r4, r5, r6, r7, r8, sl, fp, sp, lr, pc}
    1b8c:	strbhi	pc, [lr], -r0, asr #5	; <UNPREDICTABLE>
    1b90:	bcs	fe83ff14 <log_oom_internal@plt+0xfe83e564>
    1b94:	andcs	fp, r1, r8, lsl pc
    1b98:	bcc	fe73ff1c <log_oom_internal@plt+0xfe73e56c>
    1b9c:	andcs	fp, r0, r8, lsl #30
    1ba0:	svclt	0x0008447a
    1ba4:	ldrbtmi	r2, [fp], #-257	; 0xfffffeff
    1ba8:	tstcs	r0, r8, lsl pc
    1bac:	cmpvc	r9, #16, 2
    1bb0:			; <UNDEFINED> instruction: 0xf8dfe744
    1bb4:			; <UNDEFINED> instruction: 0xf8df3a7c
    1bb8:			; <UNDEFINED> instruction: 0xf85a1a84
    1bbc:	ldrbtmi	r3, [r9], #-3
    1bc0:			; <UNDEFINED> instruction: 0x4638681f
    1bc4:	mrc	7, 3, APSR_nzcv, cr6, cr15, {7}
    1bc8:			; <UNDEFINED> instruction: 0xf0002800
    1bcc:			; <UNDEFINED> instruction: 0xf8df827a
    1bd0:			; <UNDEFINED> instruction: 0x46381a70
    1bd4:			; <UNDEFINED> instruction: 0xf7ff4479
    1bd8:	stmdacs	r0, {r1, r2, r3, r5, r6, r9, sl, fp, sp, lr, pc}
    1bdc:	strbthi	pc, [sl], #-64	; 0xffffffc0	; <UNPREDICTABLE>
    1be0:	bcc	183ff64 <log_oom_internal@plt+0x183e5b4>
    1be4:	ldrbtmi	r2, [fp], #-513	; 0xfffffdff
    1be8:			; <UNDEFINED> instruction: 0xe727601a
    1bec:	bcc	103ff70 <log_oom_internal@plt+0x103e5c0>
    1bf0:	andcc	pc, r3, sl, asr r8	; <UNPREDICTABLE>
    1bf4:	svccs	0x0000681f
    1bf8:	rsbhi	pc, r8, #0
    1bfc:	bne	123ff80 <log_oom_internal@plt+0x123e5d0>
    1c00:	ldrbtmi	r4, [r9], #-1592	; 0xfffff9c8
    1c04:	mrc	7, 2, APSR_nzcv, cr6, cr15, {7}
    1c08:			; <UNDEFINED> instruction: 0xf0002800
    1c0c:			; <UNDEFINED> instruction: 0xf8df825f
    1c10:			; <UNDEFINED> instruction: 0x46381a3c
    1c14:			; <UNDEFINED> instruction: 0xf7ff4479
    1c18:	stmdacs	r0, {r1, r2, r3, r6, r9, sl, fp, sp, lr, pc}
    1c1c:	ldrthi	pc, [r4], -r0, asr #32	; <UNPREDICTABLE>
    1c20:	bcc	b3ffa4 <log_oom_internal@plt+0xb3e5f4>
    1c24:	subsvs	r4, r8, fp, ror r4
    1c28:			; <UNDEFINED> instruction: 0xf8dfe708
    1c2c:	strbmi	r3, [sl], -r4, lsl #20
    1c30:			; <UNDEFINED> instruction: 0xf85a2100
    1c34:	ldmdavs	r8!, {r0, r1, ip, sp, lr}
    1c38:	ldcl	7, cr15, [r4, #1020]!	; 0x3fc
    1c3c:			; <UNDEFINED> instruction: 0xf6bf2800
    1c40:	strdls	sl, [r7], -sp
    1c44:			; <UNDEFINED> instruction: 0xf7ff2000
    1c48:	stmdbls	r7, {r2, r4, r5, r8, sl, fp, sp, lr, pc}
    1c4c:	vsub.i8	d18, d0, d2
    1c50:			; <UNDEFINED> instruction: 0xf8df8186
    1c54:	vpmax.s8	d20, d0, d0
    1c58:	ldmdavs	r8!, {r0, r1, r2, r3, r8, r9, ip, sp}
    1c5c:	ldmibcs	r8!, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}^
    1c60:	strls	r4, [r1], #-1148	; 0xfffffb84
    1c64:	ldmibmi	r4!, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}^
    1c68:	andls	r4, r2, sl, ror r4
    1c6c:	ldrbtmi	r3, [ip], #-552	; 0xfffffdd8
    1c70:	bics	r2, lr, r3
    1c74:	stc	7, cr15, [r8], {255}	; 0xff
    1c78:	stccs	6, cr4, [r0], {4}
    1c7c:	svcge	0x003bf77f
    1c80:			; <UNDEFINED> instruction: 0xf7ffa80c
    1c84:	mcrne	12, 0, lr, cr4, cr0, {3}
    1c88:			; <UNDEFINED> instruction: 0x83a6f2c0
    1c8c:	ldmibcs	r0, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}^
    1c90:	ldrbtmi	r9, [sl], #-2828	; 0xfffff4f4
    1c94:	orreq	pc, r0, #19
    1c98:	svclt	0x000c7b51
    1c9c:	andcs	r2, r0, r1
    1ca0:			; <UNDEFINED> instruction: 0xb1116090
    1ca4:			; <UNDEFINED> instruction: 0xf0402b00
    1ca8:			; <UNDEFINED> instruction: 0xf8df81ed
    1cac:	bge	2d0394 <log_oom_internal@plt+0x2ce9e4>
    1cb0:	ldmib	r3, {r0, r1, r3, r4, r5, r6, sl, lr}^
    1cb4:			; <UNDEFINED> instruction: 0xf7ff0104
    1cb8:	cdpne	14, 0, cr14, cr4, cr10, {0}
    1cbc:	andeq	pc, r0, pc, asr #32
    1cc0:	andhi	pc, sl, #192, 4
    1cc4:	ldcl	7, cr15, [r4], #1020	; 0x3fc
    1cc8:	vsub.i8	d2, d0, d6
    1ccc:			; <UNDEFINED> instruction: 0xf8df83e0
    1cd0:	ldrbtmi	r4, [ip], #-2456	; 0xfffff668
    1cd4:			; <UNDEFINED> instruction: 0xf7ff4620
    1cd8:	pkhtbmi	lr, r1, r4, asr #25
    1cdc:			; <UNDEFINED> instruction: 0xf7ff4620
    1ce0:	blx	fec3d028 <log_oom_internal@plt+0xfec3b678>
    1ce4:	strmi	pc, [r0], r0, lsl #7
    1ce8:			; <UNDEFINED> instruction: 0xf1b9095b
    1cec:	svclt	0x00140f00
    1cf0:	strcs	r4, [r1], #-1564	; 0xfffff9e4
    1cf4:			; <UNDEFINED> instruction: 0xf0402c00
    1cf8:			; <UNDEFINED> instruction: 0xf8df835b
    1cfc:	andscs	r3, ip, r0, ror r9
    1d00:	stmdbpl	ip!, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}^
    1d04:			; <UNDEFINED> instruction: 0xf85a447d
    1d08:			; <UNDEFINED> instruction: 0xf7ff1003
    1d0c:	bvs	afcd94 <log_oom_internal@plt+0xafb3e4>
    1d10:			; <UNDEFINED> instruction: 0xf0003301
    1d14:			; <UNDEFINED> instruction: 0xf04f8439
    1d18:	stmib	sp, {r8, r9, fp}^
    1d1c:	ldrbmi	fp, [sp], -r7, lsl #22
    1d20:	ldrdcs	r4, [r1], -r3
    1d24:	ldc	7, cr15, [r4, #1020]!	; 0x3fc
    1d28:	stmdbcc	r8, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}^
    1d2c:	ldmib	r3, {r0, r1, r3, r4, r5, r6, sl, lr}^
    1d30:	strmi	r2, [pc], -r6, lsl #6
    1d34:	strmi	r9, [r6], -r7, lsl #18
    1d38:	andls	r1, r4, #9043968	; 0x8a0000
    1d3c:	bl	10a8564 <log_oom_internal@plt+0x10a6bb4>
    1d40:	movwls	r0, #21251	; 0x5303
    1d44:	movwcs	lr, #18909	; 0x49dd
    1d48:	svclt	0x0008429f
    1d4c:	svclt	0x00284296
    1d50:	streq	pc, [r1], #-68	; 0xffffffbc
    1d54:	suble	r2, r4, r0, lsl #24
    1d58:	ldmdbne	ip, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}
    1d5c:	movwls	r1, #31851	; 0x7c6b
    1d60:	ldrbtmi	r2, [r9], #-512	; 0xfffffe00
    1d64:			; <UNDEFINED> instruction: 0xf8df910f
    1d68:			; <UNDEFINED> instruction: 0xf10d1914
    1d6c:			; <UNDEFINED> instruction: 0xf8df0a34
    1d70:	ldrbtmi	r3, [r9], #-2320	; 0xfffff6f0
    1d74:	stmdbls	fp, {r1, r4, r8, ip, pc}
    1d78:			; <UNDEFINED> instruction: 0xf8df447b
    1d7c:			; <UNDEFINED> instruction: 0xf8df0908
    1d80:			; <UNDEFINED> instruction: 0xf8df4908
    1d84:	ldrbtmi	ip, [r8], #-2312	; 0xfffff6f8
    1d88:	ldrbtmi	r9, [ip], #-784	; 0xfffffcf0
    1d8c:	stmdbcc	r0, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}
    1d90:	stmib	sp, {r2, r3, r4, r5, r6, r7, sl, lr}^
    1d94:	ldrmi	r0, [r4], -sp, lsl #8
    1d98:	strvs	lr, [r8, -sp, asr #19]
    1d9c:	strmi	r4, [sp], -pc, lsr #12
    1da0:			; <UNDEFINED> instruction: 0xf8cd447b
    1da4:	stmib	sp, {r2, r6, lr, pc}^
    1da8:			; <UNDEFINED> instruction: 0x46433213
    1dac:	strtmi	r4, [r9], -sl, asr #12
    1db0:	strmi	lr, [r1], #-2509	; 0xfffff633
    1db4:			; <UNDEFINED> instruction: 0xf0019700
    1db8:	stmdacs	r0, {r0, r1, r2, r4, r5, r6, r7, r9, fp, ip, sp, lr, pc}
    1dbc:	sbcshi	pc, r6, #192, 4
    1dc0:	svceq	0x0004f85a
    1dc4:	mvnsle	r2, r0, lsl #16
    1dc8:			; <UNDEFINED> instruction: 0x6708e9dd
    1dcc:	strmi	r4, [r1], -r2, lsl #12
    1dd0:	stcls	6, cr4, [r7, #-256]	; 0xffffff00
    1dd4:	ldc	7, cr15, [ip], {255}	; 0xff
    1dd8:	strbmi	r4, [r1], fp, asr #12
    1ddc:			; <UNDEFINED> instruction: 0x96074698
    1de0:	strbmi	r9, [r0], -r8, lsl #14
    1de4:			; <UNDEFINED> instruction: 0xff78f000
    1de8:	stmiacc	r8!, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}
    1dec:	bvs	692fe0 <log_oom_internal@plt+0x691630>
    1df0:	svclt	0x008c42aa
    1df4:	movwcs	r2, #4864	; 0x1300
    1df8:	svclt	0x00082a00
    1dfc:	blcs	aa04 <log_oom_internal@plt+0x9054>
    1e00:	orrshi	pc, r8, r0, asr #32
    1e04:	ldc	7, cr15, [r4, #-1020]	; 0xfffffc04
    1e08:	stmcc	ip, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}
    1e0c:			; <UNDEFINED> instruction: 0xf0002800
    1e10:			; <UNDEFINED> instruction: 0xf85b82ba
    1e14:			; <UNDEFINED> instruction: 0xf8daa003
    1e18:			; <UNDEFINED> instruction: 0xf7ff0000
    1e1c:			; <UNDEFINED> instruction: 0xf8dfed64
    1e20:	ldrbtmi	r3, [fp], #-2172	; 0xfffff784
    1e24:			; <UNDEFINED> instruction: 0x2c007b1c
    1e28:	rsbshi	pc, r5, #0
    1e2c:	ldmdacc	r0!, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}^
    1e30:	ldmibvs	r8, {r0, r1, r3, r4, r5, r6, sl, lr}
    1e34:	blne	fe028a58 <log_oom_internal@plt+0xfe0270a8>
    1e38:			; <UNDEFINED> instruction: 0xf7ff4418
    1e3c:			; <UNDEFINED> instruction: 0xf7ffed1e
    1e40:	stmdacs	r0, {r3, r4, r5, r6, r7, sl, fp, sp, lr, pc}
    1e44:	adchi	pc, r7, #64	; 0x40
    1e48:	ldmdacc	r8, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}^
    1e4c:	blvc	713040 <log_oom_internal@plt+0x711690>
    1e50:			; <UNDEFINED> instruction: 0xf0402c00
    1e54:			; <UNDEFINED> instruction: 0xf89d8289
    1e58:			; <UNDEFINED> instruction: 0xf1a3302b
    1e5c:	bcs	15026e4 <log_oom_internal@plt+0x1500d34>
    1e60:	msrhi	R11_usr, r0
    1e64:			; <UNDEFINED> instruction: 0xf012e8df
    1e68:	strdeq	r0, [r1, -r6]!
    1e6c:			; <UNDEFINED> instruction: 0x01210121
    1e70:	mvneq	r0, r1, lsr #2
    1e74:			; <UNDEFINED> instruction: 0x01210121
    1e78:			; <UNDEFINED> instruction: 0x01210121
    1e7c:			; <UNDEFINED> instruction: 0x01bf0121
    1e80:	orreq	r0, r6, r1, lsr #2
    1e84:			; <UNDEFINED> instruction: 0x01210121
    1e88:			; <UNDEFINED> instruction: 0x01210121
    1e8c:			; <UNDEFINED> instruction: 0x01210121
    1e90:			; <UNDEFINED> instruction: 0x01210121
    1e94:			; <UNDEFINED> instruction: 0x01210121
    1e98:			; <UNDEFINED> instruction: 0x01210121
    1e9c:			; <UNDEFINED> instruction: 0x01210121
    1ea0:			; <UNDEFINED> instruction: 0x01210121
    1ea4:	cmpeq	r6, r1, lsr #2
    1ea8:			; <UNDEFINED> instruction: 0x01210121
    1eac:			; <UNDEFINED> instruction: 0x01210121
    1eb0:			; <UNDEFINED> instruction: 0x01210121
    1eb4:			; <UNDEFINED> instruction: 0x01210121
    1eb8:			; <UNDEFINED> instruction: 0x01210121
    1ebc:			; <UNDEFINED> instruction: 0x01210121
    1ec0:			; <UNDEFINED> instruction: 0x01210121
    1ec4:			; <UNDEFINED> instruction: 0x01210121
    1ec8:			; <UNDEFINED> instruction: 0x0121023a
    1ecc:			; <UNDEFINED> instruction: 0x01210121
    1ed0:			; <UNDEFINED> instruction: 0x01210121
    1ed4:			; <UNDEFINED> instruction: 0x01210121
    1ed8:			; <UNDEFINED> instruction: 0x01210121
    1edc:			; <UNDEFINED> instruction: 0x01210121
    1ee0:			; <UNDEFINED> instruction: 0x01210121
    1ee4:			; <UNDEFINED> instruction: 0x01210121
    1ee8:			; <UNDEFINED> instruction: 0x01210121
    1eec:	orreq	r0, r0, r1, lsr #2
    1ef0:			; <UNDEFINED> instruction: 0x01210121
    1ef4:			; <UNDEFINED> instruction: 0x01210121
    1ef8:	cmneq	sl, r6, asr r1
    1efc:	eoreq	r0, r8, #1073741832	; 0x40000008
    1f00:	eoreq	r0, r2, #1073741832	; 0x40000008
    1f04:			; <UNDEFINED> instruction: 0x01210121
    1f08:	cmneq	r6, ip, lsl r2
    1f0c:	strdeq	r0, [r1, -r8]!
    1f10:			; <UNDEFINED> instruction: 0xf8df0251
    1f14:	andcs	r3, r1, #148, 14	; 0x2500000
    1f18:	andsvs	r4, sl, fp, ror r4
    1f1c:			; <UNDEFINED> instruction: 0xf8dfe58e
    1f20:	andcs	r3, r1, #140, 14	; 0x2300000
    1f24:	andsvc	r4, sl, fp, ror r4
    1f28:			; <UNDEFINED> instruction: 0xf8dfe588
    1f2c:	andcs	r3, r0, #132, 14	; 0x2100000
    1f30:	andsvs	r4, sl, fp, ror r4
    1f34:			; <UNDEFINED> instruction: 0xf8dfe582
    1f38:			; <UNDEFINED> instruction: 0x464236f8
    1f3c:			; <UNDEFINED> instruction: 0xf85a2100
    1f40:	ldmdavs	r8!, {r0, r1, ip, sp, lr}
    1f44:	stcl	7, cr15, [lr], #-1020	; 0xfffffc04
    1f48:			; <UNDEFINED> instruction: 0xf6bf2800
    1f4c:	andls	sl, r7, r7, ror sp
    1f50:			; <UNDEFINED> instruction: 0xf7ff2000
    1f54:	stmdbls	r7, {r1, r2, r3, r5, r7, r8, r9, fp, sp, lr, pc}
    1f58:	vsub.i8	d2, d0, d2
    1f5c:	submi	r8, ip, #-1325400064	; 0xb1000000
    1f60:	rsbmi	fp, r4, #228, 4	; 0x4000000e
    1f64:			; <UNDEFINED> instruction: 0xf8dfe5c7
    1f68:	andcs	r3, r3, #76, 14	; 0x1300000
    1f6c:	andsvs	r4, sl, fp, ror r4
    1f70:			; <UNDEFINED> instruction: 0xf8dfe564
    1f74:	andcs	r3, r2, #68, 14	; 0x1100000
    1f78:	addsvs	r4, sl, fp, ror r4
    1f7c:			; <UNDEFINED> instruction: 0xf8dfe55e
    1f80:	andcs	r3, r4, #60, 14	; 0xf00000
    1f84:	andsvs	r4, sl, fp, ror r4
    1f88:			; <UNDEFINED> instruction: 0xf8dfe558
    1f8c:	bge	307c64 <log_oom_internal@plt+0x3062b4>
    1f90:			; <UNDEFINED> instruction: 0x0730f8df
    1f94:	ldrbtmi	r2, [r9], #-1024	; 0xfffffc00
    1f98:	ldrbtmi	r9, [r8], #-1036	; 0xfffffbf4
    1f9c:	bl	fefbffa0 <log_oom_internal@plt+0xfefbe5f0>
    1fa0:	vsubl.s8	q10, d16, d16
    1fa4:			; <UNDEFINED> instruction: 0xf8df80a5
    1fa8:	andcs	r2, r1, r0, lsr #14
    1fac:			; <UNDEFINED> instruction: 0x371cf8df
    1fb0:	ldrbtmi	r9, [fp], #-2316	; 0xfffff6f4
    1fb4:	andcs	pc, r2, sl, asr r8	; <UNPREDICTABLE>
    1fb8:			; <UNDEFINED> instruction: 0x9100689b
    1fbc:			; <UNDEFINED> instruction: 0x1710f8df
    1fc0:	ldrbtmi	r6, [r9], #-2066	; 0xfffff7ee
    1fc4:	stcl	7, cr15, [r8], #1020	; 0x3fc
    1fc8:			; <UNDEFINED> instruction: 0xf7ff980c
    1fcc:	stmdals	fp, {r2, r3, r5, r6, r7, r9, fp, sp, lr, pc}
    1fd0:	b	ffa3ffd4 <log_oom_internal@plt+0xffa3e624>
    1fd4:			; <UNDEFINED> instruction: 0xf8dfe595
    1fd8:			; <UNDEFINED> instruction: 0xf8df3658
    1fdc:			; <UNDEFINED> instruction: 0xf85a76f8
    1fe0:	ldrbtmi	r3, [pc], #-3	; 1fe8 <log_oom_internal@plt+0x638>
    1fe4:	tsteq	r8, r7, lsl #2	; <UNPREDICTABLE>
    1fe8:	movwls	r6, #30744	; 0x7818
    1fec:	bl	fea3fff0 <log_oom_internal@plt+0xfea3e640>
    1ff0:	vmlal.s8	q9, d0, d0
    1ff4:	ldmib	r7, {r0, r4, r5, sl, pc}^
    1ff8:	tstmi	r3, #402653184	; 0x18000000
    1ffc:	cfldrsge	mvf15, [lr, #-508]	; 0xfffffe04
    2000:			; <UNDEFINED> instruction: 0xf7ff2000
    2004:	stmdacs	r2, {r1, r2, r4, r6, r8, r9, fp, sp, lr, pc}
    2008:	blls	1f9518 <log_oom_internal@plt+0x1f7b68>
    200c:			; <UNDEFINED> instruction: 0xf8df2116
    2010:	vmlsl.s<illegal width 8>	q10, d20, d0[2]
    2014:			; <UNDEFINED> instruction: 0xf8df0100
    2018:	ldmdavs	r8, {r2, r6, r7, r9, sl, sp}
    201c:	strls	r4, [r1], #-1148	; 0xfffffb84
    2020:			; <UNDEFINED> instruction: 0xf8df447a
    2024:	eorcc	r4, r8, #188, 12	; 0xbc00000
    2028:	vst4.8	{d25-d28}, [pc], r2
    202c:	ldrbtmi	r7, [ip], #-838	; 0xfffffcba
    2030:	andls	r2, r0, #3
    2034:	strmi	r4, [r2], #-1570	; 0xfffff9de
    2038:	stcl	7, cr15, [r6], #-1020	; 0xfffffc04
    203c:	ldr	r4, [ip], -r4, lsl #12
    2040:	ssatcc	pc, #1, pc, asr #17	; <UNPREDICTABLE>
    2044:	ldrbtmi	r2, [fp], #-514	; 0xfffffdfe
    2048:	ldrbt	r6, [r7], #26
    204c:			; <UNDEFINED> instruction: 0x3698f8df
    2050:	ldrbtmi	r2, [fp], #-513	; 0xfffffdff
    2054:	ldrbt	r7, [r1], #794	; 0x31a
    2058:			; <UNDEFINED> instruction: 0x3690f8df
    205c:	ldrbtmi	r2, [fp], #-513	; 0xfffffdff
    2060:	strbt	r6, [fp], #154	; 0x9a
    2064:	strbcc	pc, [r8, #2271]	; 0x8df	; <UNPREDICTABLE>
    2068:	pkhtbcs	pc, r4, pc, asr #17	; <UNPREDICTABLE>
    206c:	andcc	pc, r3, sl, asr r8	; <UNPREDICTABLE>
    2070:	ldmdavs	fp, {r1, r3, r4, r5, r6, sl, lr}
    2074:	strbt	r6, [r1], #275	; 0x113
    2078:			; <UNDEFINED> instruction: 0x3678f8df
    207c:	ldrbtmi	r2, [fp], #-513	; 0xfffffdff
    2080:	ldrb	r6, [fp], #538	; 0x21a
    2084:			; <UNDEFINED> instruction: 0xf7ff2000
    2088:	stmdacs	r2, {r2, r4, r8, r9, fp, sp, lr, pc}
    208c:	rsbhi	pc, lr, #0, 6
    2090:			; <UNDEFINED> instruction: 0xf06f980b
    2094:			; <UNDEFINED> instruction: 0xf7ff0415
    2098:			; <UNDEFINED> instruction: 0xf8dfea86
    209c:	rsbmi	r1, r2, #92, 12	; 0x5c00000
    20a0:	ldrbtmi	r2, [r9], #-0
    20a4:	b	ff6400a8 <log_oom_internal@plt+0xff63e6f8>
    20a8:	blcs	7fb55c <log_oom_internal@plt+0x7f9bac>
    20ac:	ldrdeq	pc, [r0], -sl
    20b0:	eorshi	pc, r2, #0, 4
    20b4:			; <UNDEFINED> instruction: 0x2644f8df
    20b8:	ldrbtmi	r2, [sl], #-257	; 0xfffffeff
    20bc:	b	ff9c00c0 <log_oom_internal@plt+0xff9be710>
    20c0:			; <UNDEFINED> instruction: 0xf8dfe0e6
    20c4:	ldrbtmi	r3, [fp], #-1596	; 0xfffff9c4
    20c8:	ldrt	r6, [r7], #24
    20cc:			; <UNDEFINED> instruction: 0x3634f8df
    20d0:	ldrbtmi	r2, [fp], #-513	; 0xfffffdff
    20d4:	ldrt	r6, [r1], #90	; 0x5a
    20d8:	b	ffac00dc <log_oom_internal@plt+0xffabe72c>
    20dc:	vsub.i8	d2, d0, d2
    20e0:	rsbmi	r8, r4, #36, 4	; 0x40000002
    20e4:	rsclt	r9, r4, #720896	; 0xb0000
    20e8:			; <UNDEFINED> instruction: 0xf7ff4264
    20ec:	str	lr, [r5, #-2652]	; 0xfffff5a4
    20f0:			; <UNDEFINED> instruction: 0x3614f8df
    20f4:			; <UNDEFINED> instruction: 0xf8df4620
    20f8:	vmin.s8	d17, d0, d4
    20fc:	ldrbtmi	r2, [fp], #-694	; 0xfffffd4a
    2100:			; <UNDEFINED> instruction: 0x33204479
    2104:			; <UNDEFINED> instruction: 0xf7ff3103
    2108:			; <UNDEFINED> instruction: 0x4604ec54
    210c:			; <UNDEFINED> instruction: 0xf7ff980c
    2110:	ldr	lr, [r2, #2634]!	; 0xa4a
    2114:	ldrbcs	pc, [r8, #2271]!	; 0x8df	; <UNPREDICTABLE>
    2118:			; <UNDEFINED> instruction: 0xf8da2101
    211c:	ldrbtmi	r0, [sl], #-0
    2120:	b	fed40124 <log_oom_internal@plt+0xfed3e774>
    2124:	ldrdeq	pc, [r0], -sl
    2128:	bl	ff74012c <log_oom_internal@plt+0xff73e77c>
    212c:			; <UNDEFINED> instruction: 0xf7ff2003
    2130:	ldrb	lr, [r6, #2878]!	; 0xb3e
    2134:	strcs	r4, [r0], #-1754	; 0xfffff926
    2138:			; <UNDEFINED> instruction: 0xf7ff980b
    213c:	andcs	lr, r0, #52, 20	; 0x34000
    2140:	ldrmi	r4, [r1], -r0, asr #12
    2144:	b	ffc40148 <log_oom_internal@plt+0xffc3e798>
    2148:	svceq	0x0000f1b9
    214c:	cfldrdge	mvd15, [r6], {63}	; 0x3f
    2150:	strbmi	r2, [r8], -r0, lsl #4
    2154:			; <UNDEFINED> instruction: 0xf7ff4611
    2158:	strb	lr, [pc], #2792	; 2160 <log_oom_internal@plt+0x7b0>
    215c:	ldrcc	pc, [r4, #2271]!	; 0x8df
    2160:	ldrbtmi	r2, [fp], #-516	; 0xfffffdfc
    2164:	ldrb	r6, [ip, #26]
    2168:	strcc	pc, [ip, #2271]!	; 0x8df
    216c:	ldrbtmi	r2, [fp], #-514	; 0xfffffdfe
    2170:	ldrb	r6, [r6, #26]
    2174:	strne	pc, [r4, #2271]!	; 0x8df
    2178:	eorne	pc, r0, #-1610612732	; 0xa0000004
    217c:	vsubw.s8	q9, q0, d0
    2180:	ldrbtmi	r0, [r9], #-519	; 0xfffffdf9
    2184:			; <UNDEFINED> instruction: 0x6706e9d1
    2188:	svclt	0x000842bb
    218c:			; <UNDEFINED> instruction: 0xf08042b2
    2190:	vand	d8, d31, d27
    2194:	ldmib	r3, {r2, r5, r6, r8, r9, lr}^
    2198:	adcsmi	r2, fp, #0, 6
    219c:	adcsmi	fp, r2, #8, 30
    21a0:			; <UNDEFINED> instruction: 0xf642bf2b
    21a4:			; <UNDEFINED> instruction: 0xf64b7370
    21a8:			; <UNDEFINED> instruction: 0xf6cf53c0
    21ac:			; <UNDEFINED> instruction: 0xf6cf73fc
    21b0:	ldmne	r2!, {r4, r5, r6, r7, r8, r9, ip, sp, lr}^
    21b4:			; <UNDEFINED> instruction: 0xf147618a
    21b8:	strdvs	r3, [fp, #63]	; 0x3f
    21bc:	strbvc	pc, [r0, #-2271]!	; 0xfffff721	; <UNPREDICTABLE>
    21c0:			; <UNDEFINED> instruction: 0xf8da2200
    21c4:	movwcs	r6, #0
    21c8:	stmib	sp, {r0, r1, r2, r3, r4, r5, r6, sl, lr}^
    21cc:	stmdage	sp, {r8, r9, sp}
    21d0:	ldmib	r7, {r6, r8, sp}^
    21d4:			; <UNDEFINED> instruction: 0xf7ff2306
    21d8:			; <UNDEFINED> instruction: 0xf8dfeb9e
    21dc:	ldrbtmi	r2, [sl], #-1352	; 0xfffffab8
    21e0:	ldrtmi	r4, [r0], -r3, lsl #12
    21e4:			; <UNDEFINED> instruction: 0xf8dfe08d
    21e8:	vrshl.s8	<illegal reg q9.5>, q0, q2
    21ec:	vmvn.i32	d18, #3840	; 0x00000f00
    21f0:	ldrbtmi	r0, [fp], #-527	; 0xfffffdf1
    21f4:	ldrdeq	lr, [r6, -r3]
    21f8:	addmi	r2, fp, #0, 6
    21fc:	addmi	fp, r2, #8, 30
    2200:	cmnhi	sl, r0, lsl #1	; <UNPREDICTABLE>
    2204:	subcs	pc, r0, #68, 4	; 0x40000004
    2208:	andeq	pc, pc, #192, 4
    220c:			; <UNDEFINED> instruction: 0xf04f1882
    2210:	bl	1042e18 <log_oom_internal@plt+0x1041468>
    2214:			; <UNDEFINED> instruction: 0xf8df0303
    2218:	stmdage	sp, {r2, r4, r8, sl, sp, lr}
    221c:	bhi	3d88c <log_oom_internal@plt+0x3bedc>
    2220:	ldrbtmi	r2, [lr], #-320	; 0xfffffec0
    2224:			; <UNDEFINED> instruction: 0x61b22700
    2228:			; <UNDEFINED> instruction: 0x260061f3
    222c:	strvs	lr, [r0, -sp, asr #19]
    2230:	bl	1c40234 <log_oom_internal@plt+0x1c3e884>
    2234:	ldrbtcs	pc, [r8], #2271	; 0x8df	; <UNPREDICTABLE>
    2238:			; <UNDEFINED> instruction: 0x4603447a
    223c:	beq	43daa4 <log_oom_internal@plt+0x43c0f4>
    2240:			; <UNDEFINED> instruction: 0xf8dfe05f
    2244:	ldrbtmi	r2, [sl], #-1264	; 0xfffffb10
    2248:	blcc	5c39c <log_oom_internal@plt+0x5a9ec>
    224c:	movwcs	fp, #7960	; 0x1f18
    2250:	strb	r6, [r6, #-83]!	; 0xffffffad
    2254:	strb	r2, [r4, #-1025]!	; 0xfffffbff
    2258:	ldrbcc	pc, [ip], #2271	; 0x8df	; <UNPREDICTABLE>
    225c:	ldrdeq	pc, [r0], -sl
    2260:	ldmvs	fp, {r0, r1, r3, r4, r5, r6, sl, lr}
    2264:			; <UNDEFINED> instruction: 0xf0002b00
    2268:			; <UNDEFINED> instruction: 0xf8df8172
    226c:	ldrbtmi	r2, [sl], #-1232	; 0xfffffb30
    2270:			; <UNDEFINED> instruction: 0xf0837913
    2274:	tstvc	r3, r1, lsl #6
    2278:			; <UNDEFINED> instruction: 0xf0402b00
    227c:			; <UNDEFINED> instruction: 0xf8df818d
    2280:	ldrbtmi	r3, [fp], #-1216	; 0xfffffb40
    2284:	ldrtcs	pc, [ip], #2271	; 0x8df	; <UNPREDICTABLE>
    2288:	ldrbtmi	r2, [sl], #-257	; 0xfffffeff
    228c:	ldmib	lr!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    2290:	ldrdeq	pc, [r0], -sl
    2294:	bl	9c0298 <log_oom_internal@plt+0x9be8e8>
    2298:			; <UNDEFINED> instruction: 0xf7ff2001
    229c:	strb	lr, [r0, #-2696]	; 0xfffff578
    22a0:	strtcc	pc, [r4], #2271	; 0x8df
    22a4:	ldrbtmi	r2, [fp], #-512	; 0xfffffe00
    22a8:	ldr	r6, [sl, #-26]!	; 0xffffffe6
    22ac:	ldrcc	pc, [ip], #2271	; 0x8df
    22b0:	ldrbtmi	r2, [fp], #-515	; 0xfffffdfd
    22b4:	ldr	r6, [r4, #-26]!	; 0xffffffe6
    22b8:	ldrcc	pc, [r4], #2271	; 0x8df
    22bc:	ldrdeq	pc, [r0], -sl
    22c0:	ldmvs	sl, {r0, r1, r3, r4, r5, r6, sl, lr}
    22c4:			; <UNDEFINED> instruction: 0xf0002a02
    22c8:	andcs	r8, r2, #1073741839	; 0x4000000f
    22cc:			; <UNDEFINED> instruction: 0xf8df609a
    22d0:	ldrbtmi	r3, [fp], #-1156	; 0xfffffb7c
    22d4:	strcs	pc, [r0], #2271	; 0x8df
    22d8:	ands	r4, r2, sl, ror r4
    22dc:	ldrbtcc	pc, [ip], #-2271	; 0xfffff721	; <UNPREDICTABLE>
    22e0:	ldrdeq	pc, [r0], -sl
    22e4:	ldmvs	sl, {r0, r1, r3, r4, r5, r6, sl, lr}
    22e8:	svclt	0x00142a01
    22ec:	andcs	r2, r0, #268435456	; 0x10000000
    22f0:			; <UNDEFINED> instruction: 0xf000609a
    22f4:			; <UNDEFINED> instruction: 0xf8df8124
    22f8:	ldrbtmi	r3, [fp], #-1128	; 0xfffffb98
    22fc:	strbtcs	pc, [r4], #-2271	; 0xfffff721	; <UNPREDICTABLE>
    2300:	tstcs	r1, sl, ror r4
    2304:	stmib	r2, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    2308:			; <UNDEFINED> instruction: 0xf8dfe7c2
    230c:	andcs	r3, r1, #92, 8	; 0x5c000000
    2310:	andsvs	r4, sl, fp, ror r4
    2314:			; <UNDEFINED> instruction: 0xf8dfe505
    2318:			; <UNDEFINED> instruction: 0xf10d3454
    231c:			; <UNDEFINED> instruction: 0xf8df012b
    2320:	ldrbtmi	r2, [fp], #-1104	; 0xfffffbb0
    2324:	andeq	pc, r2, fp, asr r8	; <UNPREDICTABLE>
    2328:	movwcs	lr, #27091	; 0x69d3
    232c:	vmovls.32	d23[0], r1
    2330:	movweq	lr, #31587	; 0x7b63
    2334:	ldmibne	r2, {fp, sp, lr}
    2338:	strls	r9, [r0], #-3592	; 0xfffff1f8
    233c:	movweq	lr, #15174	; 0x3b46
    2340:	b	1f40344 <log_oom_internal@plt+0x1f3e994>
    2344:	svceq	0x006ef110
    2348:	stmdacs	r0, {r1, r2, r3, ip, lr, pc}
    234c:	ldclge	6, cr15, [r7, #-764]!	; 0xfffffd04
    2350:	strtmi	r4, [r0], -r6, lsl #12
    2354:	stmib	ip!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    2358:	stmdacs	r2, {r1, r3, r4, r6, r7, r9, sl, lr}
    235c:	mrshi	pc, SPSR_irq	; <UNPREDICTABLE>
    2360:	rsclt	r4, r4, #116, 4	; 0x40000007
    2364:	strbt	r4, [r7], r4, ror #4
    2368:	ldrb	r2, [sl], #1024	; 0x400
    236c:	andcs	r9, r0, r4
    2370:	ldmib	lr, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    2374:	blls	113ee4 <log_oom_internal@plt+0x112534>
    2378:	vsub.i8	d2, d0, d2
    237c:	subsmi	r8, ip, #-2147483641	; 0x80000007
    2380:	rsbmi	fp, r4, #228, 4	; 0x4000000e
    2384:			; <UNDEFINED> instruction: 0xf85be6d8
    2388:	andcs	sl, sl, r3
    238c:	ldrdne	pc, [r0], -sl
    2390:	b	f40394 <log_oom_internal@plt+0xf3e9e4>
    2394:	ldmmi	r7!, {r0, r1, r2, r3, r4, r5, r8, sl, sp, lr, pc}^
    2398:			; <UNDEFINED> instruction: 0xf8da2203
    239c:	mrscs	r3, (UNDEF: 1)
    23a0:			; <UNDEFINED> instruction: 0xf7ff4478
    23a4:			; <UNDEFINED> instruction: 0xf8daea3a
    23a8:			; <UNDEFINED> instruction: 0xf7ff0000
    23ac:	strb	lr, [fp, #-2716]	; 0xfffff564
    23b0:	vpadd.i8	q10, q8, <illegal reg q8.5>
    23b4:	ldmibmi	r1!, {r0, r3, r5, r7, r9, ip, sp}^
    23b8:	ldrbtmi	r2, [fp], #-0
    23bc:	teqcc	r4, #2030043136	; 0x79000000
    23c0:			; <UNDEFINED> instruction: 0xf7ff3103
    23c4:			; <UNDEFINED> instruction: 0x4604eaf6
    23c8:			; <UNDEFINED> instruction: 0xf7ff980b
    23cc:			; <UNDEFINED> instruction: 0xf1b8e8ec
    23d0:			; <UNDEFINED> instruction: 0xf47f0f00
    23d4:			; <UNDEFINED> instruction: 0xe6b7aeb4
    23d8:			; <UNDEFINED> instruction: 0xf7ff2000
    23dc:	stmdacs	r2, {r1, r3, r5, r6, r8, fp, sp, lr, pc}
    23e0:	mrcge	7, 3, APSR_nzcv, cr15, cr15, {3}
    23e4:	strtmi	r4, [r1], -r6, ror #27
    23e8:	vpmax.s8	q10, q8, q11
    23ec:	stmiami	r6!, {r0, r3, r4, r7, r8, r9, ip, sp}^
    23f0:	ldrbtmi	r4, [sl], #-1149	; 0xfffffb83
    23f4:	eorscc	r4, r4, #120, 8	; 0x78000000
    23f8:	andls	r9, r0, #4194304	; 0x400000
    23fc:	andcs	r1, r3, r2, asr #25
    2400:	b	fe0c0404 <log_oom_internal@plt+0xfe0bea54>
    2404:			; <UNDEFINED> instruction: 0xf7ff4604
    2408:	vstmiami	r0!, {d27-<overflow reg d85>}
    240c:	bmi	ff813cd4 <log_oom_internal@plt+0xff812324>
    2410:	teqvc	ip, #1325400064	; 0x4f000000	; <UNPREDICTABLE>
    2414:	ldrbtmi	r4, [ip], #-2527	; 0xfffff621
    2418:	ldrcc	r4, [r4], #-1146	; 0xfffffb86
    241c:	andcc	r4, r3, #2030043136	; 0x79000000
    2420:			; <UNDEFINED> instruction: 0xf7ff9400
    2424:	blmi	ff73cddc <log_oom_internal@plt+0xff73b42c>
    2428:			; <UNDEFINED> instruction: 0xf85a1e62
    242c:	ldmdavs	fp, {r0, r1, ip, sp}
    2430:			; <UNDEFINED> instruction: 0xf000429a
    2434:	addsmi	r8, ip, #148	; 0x94
    2438:	stcge	7, cr15, [r2], #-508	; 0xfffffe04
    243c:			; <UNDEFINED> instruction: 0xf7ff4638
    2440:	stmdacs	r2, {r3, r4, r5, r8, fp, sp, lr, pc}
    2444:	mcrge	7, 1, pc, cr4, cr15, {3}	; <UNPREDICTABLE>
    2448:			; <UNDEFINED> instruction: 0x211648d4
    244c:			; <UNDEFINED> instruction: 0xf2c44ad4
    2450:	ldrbtmi	r0, [r8], #-256	; 0xffffff00
    2454:	ldrbtmi	r4, [sl], #-3283	; 0xfffff32d
    2458:	cmncc	r5, #64, 4	; <UNPREDICTABLE>
    245c:	eorcc	r4, r8, #124, 8	; 0x7c000000
    2460:	strcs	lr, [r0], #-2509	; 0xfffff633
    2464:	andcs	r4, r3, r2, lsl #12
    2468:			; <UNDEFINED> instruction: 0xf7ff3203
    246c:	strmi	lr, [r4], -lr, asr #20
    2470:	cfstrdmi	mvd14, [sp], {3}
    2474:	bmi	ff353d1c <log_oom_internal@plt+0xff35236c>
    2478:	mvnscs	pc, #64, 4
    247c:	ldrbtmi	r4, [ip], #-2508	; 0xfffff634
    2480:	ldrcc	r4, [r4], #-1146	; 0xfffffb86
    2484:	andcc	r4, r3, #2030043136	; 0x79000000
    2488:			; <UNDEFINED> instruction: 0xf7ff9400
    248c:	bmi	ff27cd74 <log_oom_internal@plt+0xff27b3c4>
    2490:	msrvc	SPSR_fc, #1325400064	; 0x4f000000
    2494:	tstcs	r0, fp, lsl #16
    2498:	cfstrdmi	mvd4, [r7], {122}	; 0x7a
    249c:	bmi	ff1e6ca8 <log_oom_internal@plt+0xff1e52f8>
    24a0:	ldrtcc	r4, [r4], #-1148	; 0xfffffb84
    24a4:	ldrbtmi	r9, [sl], #-2
    24a8:	andcc	r9, r3, #0, 8
    24ac:			; <UNDEFINED> instruction: 0xf7ff2007
    24b0:	str	lr, [ip], #-2604	; 0xfffff5d4
    24b4:	ldrtmi	r4, [r8], -r2, asr #19
    24b8:			; <UNDEFINED> instruction: 0xf7ff4479
    24bc:	cmnlt	r0, #252, 18	; 0x3f0000
    24c0:	ldrtmi	r4, [r8], -r0, asr #19
    24c4:			; <UNDEFINED> instruction: 0xf7ff4479
    24c8:	stmdacs	r0, {r1, r2, r4, r5, r6, r7, r8, fp, sp, lr, pc}
    24cc:	blmi	fefb6a70 <log_oom_internal@plt+0xfefb50c0>
    24d0:	ldrbtmi	r2, [fp], #-515	; 0xfffffdfd
    24d4:			; <UNDEFINED> instruction: 0xf7ff601a
    24d8:	vldmiami	ip!, {s22-s198}
    24dc:	msrcc	SPSR_fsxc, #64, 4
    24e0:			; <UNDEFINED> instruction: 0x20004abb
    24e4:	ldrbtmi	r4, [ip], #-2491	; 0xfffff645
    24e8:	andscc	r4, r4, #2046820352	; 0x7a000000
    24ec:	andls	r4, r0, #2030043136	; 0x79000000
    24f0:	andcc	r4, r3, #35651584	; 0x2200000
    24f4:	stmda	lr!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    24f8:	orrseq	pc, r0, #-805306364	; 0xd0000004
    24fc:	movweq	pc, #12992	; 0x32c0	; <UNPREDICTABLE>
    2500:			; <UNDEFINED> instruction: 0xf14118c2
    2504:	str	r0, [r6], r0, lsl #6
    2508:	orrseq	pc, r0, #-805306364	; 0xd0000004
    250c:	movweq	pc, #12992	; 0x32c0	; <UNPREDICTABLE>
    2510:	movwcs	r6, #395	; 0x18b
    2514:	ldrb	r6, [r1], -fp, asr #3
    2518:	ldrbtmi	r4, [sl], #-2735	; 0xfffff551
    251c:	blmi	febfc0e8 <log_oom_internal@plt+0xfebfa738>
    2520:	ldrbtmi	r2, [fp], #-514	; 0xfffffdfe
    2524:			; <UNDEFINED> instruction: 0xf7ff601a
    2528:			; <UNDEFINED> instruction: 0x4dadba89
    252c:	bmi	feb53db8 <log_oom_internal@plt+0xfeb52408>
    2530:			; <UNDEFINED> instruction: 0x33a3f240
    2534:	ldrbtmi	r4, [sp], #-2220	; 0xfffff754
    2538:	ldrbtmi	r4, [r8], #-1146	; 0xfffffb86
    253c:	blmi	feafc2b0 <log_oom_internal@plt+0xfeafa900>
    2540:			; <UNDEFINED> instruction: 0xe6db447b
    2544:	addsvs	r2, sl, r0, lsl #4
    2548:	ldrbtmi	r4, [fp], #-2985	; 0xfffff457
    254c:	strmi	lr, [r3], -r2, asr #13
    2550:	subcs	r4, r8, #168, 16	; 0xa80000
    2554:	ldrbtmi	r2, [r8], #-257	; 0xfffffeff
    2558:	ldmdb	lr, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    255c:	blmi	fe9bbfc4 <log_oom_internal@plt+0xfe9ba614>
    2560:	eorcs	pc, r2, r5, asr r8	; <UNPREDICTABLE>
    2564:	cmpvs	sl, fp, ror r4
    2568:	bllt	fe2c056c <log_oom_internal@plt+0xfe2bebbc>
    256c:	tstcs	r6, r3, lsr #21
    2570:	vmull.s8	q10, d20, d19
    2574:	stmiami	r3!, {r8}
    2578:	ldrbtmi	r4, [ip], #-1146	; 0xfffffb86
    257c:	ldrbtmi	r3, [r8], #-564	; 0xfffffdcc
    2580:	orrscc	pc, lr, #64, 4
    2584:	ldr	r9, [r8, -r1, lsl #8]!
    2588:	ldmdb	r2, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    258c:	andeq	pc, r1, r0, lsl #1
    2590:	eorvs	fp, r8, #192, 4
    2594:	bllt	ff000598 <log_oom_internal@plt+0xfeffebe8>
    2598:	ldrbtmi	r4, [fp], #-2971	; 0xfffff465
    259c:	ldmibmi	fp, {r1, r4, r5, r6, r9, sl, sp, lr, pc}
    25a0:	ldrbtmi	r4, [r9], #-1592	; 0xfffff9c8
    25a4:	stmib	r6, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    25a8:			; <UNDEFINED> instruction: 0xf0402800
    25ac:	blmi	fe622c1c <log_oom_internal@plt+0xfe62126c>
    25b0:	ldrbtmi	r2, [fp], #-516	; 0xfffffdfc
    25b4:			; <UNDEFINED> instruction: 0xf7ff601a
    25b8:	vldmiami	r6, {s22-s86}
    25bc:	bmi	fe593e28 <log_oom_internal@plt+0xfe592478>
    25c0:			; <UNDEFINED> instruction: 0x33bbf240
    25c4:	ldrbtmi	r4, [ip], #-2197	; 0xfffff76b
    25c8:	ldrbtmi	r4, [r8], #-1146	; 0xfffffb86
    25cc:	stmib	sp, {r2, r4, r5, r9, ip, sp}^
    25d0:	strmi	r2, [r2], -r0, lsl #8
    25d4:	andcc	r2, r3, #3
    25d8:	ldmib	r6, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    25dc:	str	r4, [fp, #1540]!	; 0x604
    25e0:	ldrtmi	r4, [r1], -pc, lsl #25
    25e4:	vst1.32	{d20-d21}, [pc]
    25e8:	stmmi	pc, {r0, r2, r4, r5, r6, r8, r9, ip, sp, lr}	; <UNPREDICTABLE>
    25ec:	ldrbtmi	r4, [sl], #-1148	; 0xfffffb84
    25f0:			; <UNDEFINED> instruction: 0xe7eb4478
    25f4:	andhi	pc, r0, pc, lsr #7
    25f8:	andseq	r1, r3, pc, asr #5
    25fc:	andeq	r0, r0, r0
    2600:	andeq	r4, r1, r8, asr r4
    2604:	andeq	r0, r0, r8, lsl #3
    2608:	andeq	r4, r1, lr, asr #8
    260c:	muleq	r0, ip, r1
    2610:	muleq	r0, r0, r1
    2614:	ldrdeq	r4, [r1], -ip
    2618:	ldrdeq	r4, [r1], -r6
    261c:	andeq	r4, r1, r8, lsl r2
    2620:	strdeq	r3, [r0], -sl
    2624:	andeq	r0, r0, r4, lsr #3
    2628:	andeq	r0, r0, r8, lsr #3
    262c:	andeq	r4, r1, ip, ror #5
    2630:	muleq	r0, r8, r1
    2634:	andeq	r4, r1, r4, ror #8
    2638:	andeq	r4, r1, r6, lsl #9
    263c:	andeq	r2, r0, r2, lsr #19
    2640:	andeq	r2, r0, r8, asr sl
    2644:	andeq	r4, r1, lr, lsl r4
    2648:	andeq	r2, r0, sl, ror #29
    264c:	andeq	r2, r0, r0, ror #29
    2650:	andeq	r4, r1, r8, lsl #8
    2654:	andeq	r2, r0, r0, asr #29
    2658:	andeq	r3, r0, r4, ror #7
    265c:	muleq	r0, r2, r7
    2660:	muleq	r1, sl, r3
    2664:	andeq	r4, r1, ip, ror r3
    2668:	andeq	r4, r1, sl, lsr r0
    266c:	andeq	r0, r0, r0, lsr #3
    2670:	andeq	r4, r1, r0, lsl #6
    2674:	ldrdeq	r4, [r1], -r8
    2678:	andeq	r2, r0, lr, lsl #17
    267c:	andeq	r2, r0, sl, asr #16
    2680:	andeq	r2, r0, r4, lsl r8
    2684:	andeq	r2, r0, r2, ror #15
    2688:	andeq	r2, r0, r2, ror #16
    268c:	andeq	r2, r0, r8, lsr lr
    2690:	ldrdeq	r2, [r0], -r4
    2694:	andeq	r4, r1, r8, lsl r2
    2698:			; <UNDEFINED> instruction: 0x000001b0
    269c:	andeq	r4, r1, sl, lsl #4
    26a0:	ldrdeq	r4, [r1], -r4	; <UNPREDICTABLE>
    26a4:	andeq	r4, r1, r0, ror #3
    26a8:	andeq	r4, r1, ip, ror #1
    26ac:	andeq	r4, r1, r8, lsl #2
    26b0:	ldrdeq	r4, [r1], -r4	; <UNPREDICTABLE>
    26b4:	muleq	r1, r8, r0
    26b8:	strheq	r4, [r1], -r4	; <UNPREDICTABLE>
    26bc:	andeq	r4, r1, r0, lsl #1
    26c0:	strdeq	r2, [r0], -r2	; <UNPREDICTABLE>
    26c4:	strdeq	r2, [r0], -sl
    26c8:			; <UNDEFINED> instruction: 0x000001bc
    26cc:	andeq	r4, r1, r2, asr r0
    26d0:	andeq	r2, r0, r2, ror #13
    26d4:	andeq	r4, r1, r2, lsr #32
    26d8:	andeq	r2, r0, ip, asr fp
    26dc:	andeq	r3, r0, ip, lsr #32
    26e0:	ldrdeq	r2, [r0], -r2	; <UNPREDICTABLE>
    26e4:			; <UNDEFINED> instruction: 0x00013fbe
    26e8:	ldrdeq	r3, [r1], -sl
    26ec:	andeq	r3, r1, lr, asr #31
    26f0:			; <UNDEFINED> instruction: 0x00013fbc
    26f4:	andeq	r3, r1, r6, lsl #31
    26f8:	andeq	r2, r0, sl, asr #30
    26fc:	strdeq	r2, [r0], -r2	; <UNPREDICTABLE>
    2700:	andeq	r3, r1, lr, lsr pc
    2704:	andeq	r3, r1, sl, asr pc
    2708:	andeq	r2, r0, lr, asr #30
    270c:	andeq	r2, r0, r0, lsl #6
    2710:	andeq	r2, r0, r6, ror #25
    2714:	andeq	r3, r1, r2, lsr #29
    2718:	muleq	r1, r6, lr
    271c:	andeq	r3, r1, r2, lsl #29
    2720:	andeq	r3, r1, ip, lsr lr
    2724:	andeq	r2, r0, lr, lsl #24
    2728:	andeq	r3, r1, r2, lsl lr
    272c:	andeq	r3, r1, r2, ror #27
    2730:	muleq	r0, ip, fp
    2734:	andeq	r3, r1, r6, ror #27
    2738:	andeq	r3, r1, ip, asr #27
    273c:	muleq	r1, r6, sp
    2740:	strdeq	r2, [r0], -sl
    2744:	andeq	r2, r0, sl, lsr #22
    2748:	andeq	r3, r1, lr, asr sp
    274c:	andeq	r3, r1, r2, asr sp
    2750:	andeq	r3, r1, ip, ror #26
    2754:	andeq	r2, r0, r2, ror #6
    2758:	andeq	r2, r0, r0, lsl #21
    275c:	andeq	r3, r1, r8, asr #26
    2760:	andeq	r2, r0, sl, asr r3
    2764:	andeq	r2, r0, r8, asr sl
    2768:	strdeq	r3, [r1], -r4
    276c:	andeq	r3, r1, r2, ror #25
    2770:	andeq	r0, r0, r4, lsl #3
    2774:			; <UNDEFINED> instruction: 0x000029b4
    2778:	muleq	r0, r2, ip
    277c:	andeq	r2, r0, r4, asr #32
    2780:	andeq	r2, r0, ip, ror #16
    2784:	andeq	r2, r0, sl, asr ip
    2788:	andeq	r2, r0, ip
    278c:	andeq	r2, r0, r6, lsr ip
    2790:	andeq	r1, r0, r8, ror #31
    2794:	andeq	r2, r0, r4, ror #4
    2798:	andeq	r0, r0, ip, lsl #3
    279c:	andeq	r1, r0, lr, lsr #31
    27a0:	strdeq	r2, [r0], -r6
    27a4:	andeq	r2, r0, ip, ror #15
    27a8:	andeq	r2, r0, lr, asr #23
    27ac:	andeq	r1, r0, r0, lsl #31
    27b0:	andeq	r2, r0, r8, lsl #4
    27b4:	andeq	r2, r0, ip, ror r8
    27b8:	andeq	r2, r0, ip, lsr #23
    27bc:	andeq	r1, r0, sl, asr pc
    27c0:	andeq	r2, r0, r4, lsr r1
    27c4:	andeq	r2, r0, r8, asr #1
    27c8:	andeq	r3, r1, r2, lsr fp
    27cc:	andeq	r1, r0, sl, lsl pc
    27d0:	andeq	r2, r0, r4, ror #22
    27d4:	andeq	r2, r0, r4, lsr r7
    27d8:			; <UNDEFINED> instruction: 0x00002ab2
    27dc:	andeq	r3, r1, r2, ror #21
    27e0:			; <UNDEFINED> instruction: 0x000027b2
    27e4:	andeq	r2, r0, r4, lsl fp
    27e8:	andeq	r1, r0, r6, asr #29
    27ec:	andeq	r2, r0, ip, ror #1
    27f0:	andeq	r2, r0, r2, ror #1
    27f4:	andeq	r2, r0, r2, lsl r8
    27f8:	andeq	r3, r1, r8, asr #21
    27fc:	ldrdeq	r2, [r0], -r4
    2800:	andeq	r2, r0, r2, lsl r7
    2804:	andeq	r1, r0, r2, lsl #29
    2808:	ldrdeq	r2, [r0], -lr
    280c:	andeq	r2, r0, r6, lsr #12
    2810:	andeq	r3, r1, r2, asr sl
    2814:	andeq	r2, r0, lr, asr r7
    2818:	andeq	r2, r0, r4, lsl #21
    281c:	andeq	r1, r0, r6, lsr lr
    2820:	andeq	r2, r0, r0, asr r7
    2824:	andeq	r2, r0, lr, asr sl
    2828:	andeq	r1, r0, r0, lsl lr
    282c:	andcs	r9, r0, r7
    2830:	svc	0x003ef7fe
    2834:	stmdacs	r2, {r0, r1, r2, r8, fp, ip, pc}
    2838:	blge	fe48063c <log_oom_internal@plt+0xfe47ec8c>
    283c:	vfma.f32	d20, d0, d23
    2840:	bmi	dcf5cc <log_oom_internal@plt+0xdcdc1c>
    2844:	ldrbtmi	r2, [ip], #-3
    2848:	cfldrsmi	mvf9, [r6], #-4
    284c:	eorcc	r4, r8, #2046820352	; 0x7a000000
    2850:	ldrbtmi	r9, [ip], #-1794	; 0xfffff8fe
    2854:	bllt	ffb80858 <log_oom_internal@plt+0xffb7eea8>
    2858:	andcs	r9, r0, r8
    285c:	svc	0x0028f7fe
    2860:	stmdacs	r2, {r3, r8, fp, ip, pc}
    2864:	blge	1f00668 <log_oom_internal@plt+0x1efecb8>
    2868:			; <UNDEFINED> instruction: 0x4c2f9b07
    286c:	ldmdavs	r8, {r0, r1, r2, r3, r5, r9, fp, lr}
    2870:	strls	r4, [r1], #-1148	; 0xfffffb84
    2874:	cfstrsmi	mvf4, [lr], #-488	; 0xfffffe18
    2878:	andls	r3, r2, r8, lsr #4
    287c:	tstcc	r6, #64, 4	; <UNPREDICTABLE>
    2880:	andcs	r4, r3, ip, ror r4
    2884:	bllt	ff580888 <log_oom_internal@plt+0xff57eed8>
    2888:			; <UNDEFINED> instruction: 0xf7fe2000
    288c:	stmdacs	r2, {r1, r4, r8, r9, sl, fp, sp, lr, pc}
    2890:	blge	fffc0694 <log_oom_internal@plt+0xfffbece4>
    2894:	tstcs	r6, r7, lsr #22
    2898:	vmlsl.s8	q10, d4, d23
    289c:	stmdami	r7!, {r8}
    28a0:	ldrbtmi	r4, [sl], #-1147	; 0xfffffb85
    28a4:	ldrbtmi	r3, [r8], #-808	; 0xfffffcd8
    28a8:	andls	r9, r1, r0, lsl #6
    28ac:	vst1.8	{d19-d22}, [pc], r3
    28b0:	andcs	r7, r3, r1, asr #6
    28b4:			; <UNDEFINED> instruction: 0xf7ff9702
    28b8:	strmi	lr, [r4], -r8, lsr #16
    28bc:	ldmiblt	sp, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    28c0:	vfma.f32	d20, d0, d15
    28c4:	ldmdavs	r8!, {r0, r5, r8, r9, ip, sp}
    28c8:	ldrbtmi	r4, [ip], #-2590	; 0xfffff5e2
    28cc:	cfldrsmi	mvf9, [lr], {1}
    28d0:	andls	r4, r2, sl, ror r4
    28d4:	ldrbtmi	r3, [ip], #-552	; 0xfffffdd8
    28d8:			; <UNDEFINED> instruction: 0xf7ff2003
    28dc:			; <UNDEFINED> instruction: 0xf7febbaa
    28e0:	andcs	lr, r0, r8, lsl pc
    28e4:	mcr	7, 7, pc, cr4, cr14, {7}	; <UNPREDICTABLE>
    28e8:			; <UNDEFINED> instruction: 0xf77f2802
    28ec:	blmi	5ed838 <log_oom_internal@plt+0x5ebe88>
    28f0:	bmi	5cad50 <log_oom_internal@plt+0x5c93a0>
    28f4:	smlabteq	r0, r4, r2, pc	; <UNPREDICTABLE>
    28f8:	ldrbtmi	r4, [fp], #-2070	; 0xfffff7ea
    28fc:			; <UNDEFINED> instruction: 0x3328447a
    2900:	movwls	r4, #1144	; 0x478
    2904:	andcc	r9, r3, #1
    2908:	cmpcc	r1, #64, 4	; <UNPREDICTABLE>
    290c:	strls	r2, [r2, -r3]
    2910:	svc	0x00faf7fe
    2914:			; <UNDEFINED> instruction: 0xf7ff4604
    2918:	svclt	0x0000b9b0
    291c:	andeq	r2, r0, sl, lsr #7
    2920:	andeq	r2, r0, r0, lsl #16
    2924:	andeq	r1, r0, lr, lsr #23
    2928:	ldrdeq	r2, [r0], -ip
    292c:	ldrdeq	r2, [r0], -r8
    2930:	andeq	r1, r0, r0, lsl #23
    2934:	andeq	r2, r0, ip, lsr #15
    2938:	andeq	r1, r0, lr, asr fp
    293c:	andeq	r2, r0, sl, asr r2
    2940:	andeq	r2, r0, lr, asr #5
    2944:	andeq	r2, r0, ip, ror r7
    2948:	andeq	r1, r0, sl, lsr #22
    294c:	andeq	r2, r0, r2, asr r7
    2950:	andeq	r1, r0, r4, lsl #22
    2954:	andeq	r2, r0, ip, asr #5
    2958:	bleq	3ea9c <log_oom_internal@plt+0x3d0ec>
    295c:	cdpeq	0, 0, cr15, cr0, cr15, {2}
    2960:	strbtmi	fp, [sl], -r2, lsl #24
    2964:	strlt	fp, [r1], #-1028	; 0xfffffbfc
    2968:	ldrdge	pc, [r4], -pc	; <UNPREDICTABLE>
    296c:	ldrmi	sl, [sl], #776	; 0x308
    2970:	ldrdgt	pc, [r0], -pc	; <UNPREDICTABLE>
    2974:	andgt	pc, ip, sl, asr r8	; <UNPREDICTABLE>
    2978:	stcgt	8, cr15, [r4, #-308]	; 0xfffffecc
    297c:			; <UNDEFINED> instruction: 0xf85a4b06
    2980:	stmdami	r6, {r0, r1, ip, sp}
    2984:	andeq	pc, r0, sl, asr r8	; <UNPREDICTABLE>
    2988:	svc	0x00d6f7fe
    298c:	mrc	7, 4, APSR_nzcv, cr12, cr14, {7}
    2990:	andeq	r3, r1, r4, lsr #9
    2994:			; <UNDEFINED> instruction: 0x000001b8
    2998:	andeq	r0, r0, ip, lsr #3
    299c:	muleq	r0, r4, r1
    29a0:	ldr	r3, [pc, #20]	; 29bc <log_oom_internal@plt+0x100c>
    29a4:	ldr	r2, [pc, #20]	; 29c0 <log_oom_internal@plt+0x1010>
    29a8:	add	r3, pc, r3
    29ac:	ldr	r2, [r3, r2]
    29b0:	cmp	r2, #0
    29b4:	bxeq	lr
    29b8:	b	195c <__gmon_start__@plt>
    29bc:	andeq	r3, r1, r4, lsl #9
    29c0:	andeq	r0, r0, r0, asr #3
    29c4:	blmi	1d49e4 <log_oom_internal@plt+0x1d3034>
    29c8:	bmi	1d3bb0 <log_oom_internal@plt+0x1d2200>
    29cc:	addmi	r4, r3, #2063597568	; 0x7b000000
    29d0:	andle	r4, r3, sl, ror r4
    29d4:	ldmpl	r3, {r0, r2, r8, r9, fp, lr}^
    29d8:	ldrmi	fp, [r8, -r3, lsl #2]
    29dc:	svclt	0x00004770
    29e0:	andeq	r3, r1, r0, ror #12
    29e4:	andeq	r3, r1, ip, asr r6
    29e8:	andeq	r3, r1, r0, ror #8
    29ec:			; <UNDEFINED> instruction: 0x000001b4
    29f0:	stmdbmi	r9, {r3, fp, lr}
    29f4:	bmi	253bdc <log_oom_internal@plt+0x25222c>
    29f8:	bne	253be4 <log_oom_internal@plt+0x252234>
    29fc:	svceq	0x00cb447a
    2a00:			; <UNDEFINED> instruction: 0x01a1eb03
    2a04:	andle	r1, r3, r9, asr #32
    2a08:	ldmpl	r3, {r0, r2, r8, r9, fp, lr}^
    2a0c:	ldrmi	fp, [r8, -r3, lsl #2]
    2a10:	svclt	0x00004770
    2a14:	andeq	r3, r1, r4, lsr r6
    2a18:	andeq	r3, r1, r0, lsr r6
    2a1c:	andeq	r3, r1, r4, lsr r4
    2a20:	andeq	r0, r0, r4, asr #3
    2a24:	blmi	2afe4c <log_oom_internal@plt+0x2ae49c>
    2a28:	ldrbtmi	r4, [fp], #-2570	; 0xfffff5f6
    2a2c:	ldmdavc	fp, {r1, r3, r4, r5, r6, sl, lr}
    2a30:	blmi	270fe4 <log_oom_internal@plt+0x26f634>
    2a34:	ldrdlt	r5, [r3, -r3]!
    2a38:	ldrbtmi	r4, [fp], #-2824	; 0xfffff4f8
    2a3c:			; <UNDEFINED> instruction: 0xf7fe6818
    2a40:			; <UNDEFINED> instruction: 0xf7ffef9a
    2a44:	blmi	1c2948 <log_oom_internal@plt+0x1c0f98>
    2a48:	ldrbtmi	r2, [fp], #-513	; 0xfffffdff
    2a4c:	stclt	0, cr7, [r8, #-104]	; 0xffffff98
    2a50:	strdeq	r3, [r1], -lr
    2a54:	andeq	r3, r1, r4, lsl #8
    2a58:	andeq	r0, r0, r8, asr #3
    2a5c:	andeq	r3, r1, r2, asr #11
    2a60:	ldrdeq	r3, [r1], -lr
    2a64:	svclt	0x0000e7c4
    2a68:	ldmdbmi	r0, {r0, r5, r6, r7, r8, ip, sp, pc}
    2a6c:	ldrbtmi	fp, [r9], #-1520	; 0xfffffa10
    2a70:	stmdavc	r9, {r0, r2, r7, ip, sp, pc}
    2a74:	strcs	fp, [r7], #-2353	; 0xfffff6cf
    2a78:	strls	r2, [r0], #-320	; 0xfffffec0
    2a7c:	svc	0x0002f7fe
    2a80:	ldcllt	0, cr11, [r0, #20]!
    2a84:	ldrmi	r4, [ip], -sl, lsl #30
    2a88:			; <UNDEFINED> instruction: 0xf04f9202
    2a8c:	ldrbtmi	r3, [pc], #-1023	; 2a94 <log_oom_internal@plt+0x10e4>
    2a90:	cmpcs	r0, r1, lsl #4
    2a94:	strls	r9, [r0, -r3, lsl #8]
    2a98:			; <UNDEFINED> instruction: 0xf7fe4606
    2a9c:	ldrtmi	lr, [r0], -r8, ror #29
    2aa0:	ldcllt	0, cr11, [r0, #20]!
    2aa4:	ldrbtmi	r4, [r8], #-2051	; 0xfffff7fd
    2aa8:	svclt	0x00004770
    2aac:			; <UNDEFINED> instruction: 0x000135be
    2ab0:	andeq	r1, r0, r6, lsr #18
    2ab4:	andeq	r1, r0, sl, lsl #18
    2ab8:			; <UNDEFINED> instruction: 0x4604b510
    2abc:			; <UNDEFINED> instruction: 0xf7fe6800
    2ac0:			; <UNDEFINED> instruction: 0x4620ed72
    2ac4:			; <UNDEFINED> instruction: 0x4010e8bd
    2ac8:	stcllt	7, cr15, [sl, #-1016]!	; 0xfffffc08
    2acc:	ldrb	fp, [r3, r0, lsl #2]!
    2ad0:	svclt	0x00004770
    2ad4:	push	{r3, r4, r5, r6, r8, r9, fp, lr}
    2ad8:	ldrbtmi	r4, [fp], #-4080	; 0xfffff010
    2adc:	ldrdge	pc, [r0], -r0
    2ae0:	ldmdavs	ip, {r0, r1, r7, ip, sp, pc}
    2ae4:	ldrdlt	pc, [r0], -r1
    2ae8:	subsle	r2, r5, r1, lsl #24
    2aec:	ldrdpl	pc, [r0], -fp
    2af0:	rsble	r2, fp, r0, lsl #26
    2af4:	strtmi	r7, [r8], -fp, lsr #16
    2af8:	eorle	r2, lr, r0, lsl #22
    2afc:	ldrdvc	pc, [r0], -sl
    2b00:	eorsle	r2, r0, r0, lsl #30
    2b04:	orrslt	r7, r2, sl, lsr r8
    2b08:			; <UNDEFINED> instruction: 0xf7fe4639
    2b0c:	stmdacs	r0, {r2, r6, r8, sl, fp, sp, lr, pc}
    2b10:			; <UNDEFINED> instruction: 0x4638d130
    2b14:	stmdavc	sl!, {r0, r2, r5, r7, r8, ip, sp, pc}
    2b18:	stmdblt	sl, {r0, r3, r5, r9, sl, lr}
    2b1c:	ldrbtmi	r4, [r9], #-2407	; 0xfffff699
    2b20:	ldc	7, cr15, [r8, #-1016]!	; 0xfffffc08
    2b24:	mulcs	r1, r0, r1
    2b28:	pop	{r0, r1, ip, sp, pc}
    2b2c:	mcrmi	15, 3, r8, cr4, cr0, {7}
    2b30:			; <UNDEFINED> instruction: 0x4631447e
    2b34:	stc	7, cr15, [lr, #-1016]!	; 0xfffffc08
    2b38:	ldrtmi	fp, [r0], -r0, ror #19
    2b3c:	mvnle	r2, r0, lsl #26
    2b40:	ldrbtmi	r4, [r9], #-2400	; 0xfffff6a0
    2b44:	stc	7, cr15, [r6, #-1016]!	; 0xfffffc08
    2b48:	mvnle	r2, r0, lsl #16
    2b4c:	stccs	12, cr3, [r3], {1}
    2b50:	ldm	pc, {r0, r1, r3, r4, fp, ip, lr, pc}^	; <UNPREDICTABLE>
    2b54:	msrhi	CPSR_s, r4
    2b58:			; <UNDEFINED> instruction: 0xf8da3e6a
    2b5c:	ldmdami	sl, {ip, sp, lr}^
    2b60:	svccs	0x00004478
    2b64:	logmi<illegal precision>m	f5, #0.5
    2b68:			; <UNDEFINED> instruction: 0x4631447e
    2b6c:	ldc	7, cr15, [r2, #-1016]	; 0xfffffc08
    2b70:	rscle	r2, r2, r0, lsl #16
    2b74:	rscscc	pc, pc, pc, asr #32
    2b78:	pop	{r0, r1, ip, sp, pc}
    2b7c:	blcs	26b44 <log_oom_internal@plt+0x25194>
    2b80:			; <UNDEFINED> instruction: 0xf8dbd1d1
    2b84:			; <UNDEFINED> instruction: 0xf8da5000
    2b88:	strtmi	r7, [r9], -r0
    2b8c:	andlt	r4, r3, r8, lsr r6
    2b90:	svcmi	0x00f0e8bd
    2b94:	stcllt	7, cr15, [ip, #-1016]!	; 0xfffffc08
    2b98:	blcs	2100c <log_oom_internal@plt+0x1f65c>
    2b9c:			; <UNDEFINED> instruction: 0xf89ad1a6
    2ba0:			; <UNDEFINED> instruction: 0xf89b2004
    2ba4:	ldrbeq	r3, [r0, r4]
    2ba8:	movweq	pc, #4099	; 0x1003	; <UNPREDICTABLE>
    2bac:	blcs	38350 <log_oom_internal@plt+0x369a0>
    2bb0:	ldmib	fp, {r5, r6, r7, ip, lr, pc}^
    2bb4:	ldmib	sl, {r1, r8, r9, sp}^
    2bb8:	addmi	r0, fp, #-2147483648	; 0x80000000
    2bbc:	addmi	fp, r2, #8, 30
    2bc0:	addsmi	sp, r9, #216, 6	; 0x60000003
    2bc4:	addsmi	fp, r0, #8, 30
    2bc8:	sbfx	sp, fp, #5, #13
    2bcc:	ldrbtmi	r4, [r8], #-2112	; 0xfffff7c0
    2bd0:			; <UNDEFINED> instruction: 0xf89ae794
    2bd4:			; <UNDEFINED> instruction: 0xf89b1004
    2bd8:	streq	r2, [fp, -r4]
    2bdc:	andeq	pc, r8, #2
    2be0:	bcs	38140 <log_oom_internal@plt+0x36790>
    2be4:	ldmib	fp, {r1, r2, r6, r7, ip, lr, pc}^
    2be8:			; <UNDEFINED> instruction: 0xf8db4117
    2bec:			; <UNDEFINED> instruction: 0xf8db2058
    2bf0:	ldmdane	r3, {r2, r5, r6}^
    2bf4:	ldrsbcs	pc, [r8], #-138	; 0xffffff76	; <UNPREDICTABLE>
    2bf8:	ldrdne	pc, [r0], #-138	; 0xffffff76	; <UNPREDICTABLE>
    2bfc:	bl	1127804 <log_oom_internal@plt+0x1125e54>
    2c00:			; <UNDEFINED> instruction: 0xf8da0300
    2c04:	bl	492d7c <log_oom_internal@plt+0x4913cc>
    2c08:			; <UNDEFINED> instruction: 0xf8da0801
    2c0c:	movwls	r0, #4196	; 0x1064
    2c10:	stmdbeq	r0, {r2, r6, r8, r9, fp, sp, lr, pc}
    2c14:	strcc	lr, [r0], #-2525	; 0xfffff623
    2c18:	svclt	0x0008454c
    2c1c:			; <UNDEFINED> instruction: 0xd3a94543
    2c20:	svclt	0x000845a1
    2c24:	adcsle	r4, r0, #152, 10	; 0x26000000
    2c28:			; <UNDEFINED> instruction: 0xf89ae77d
    2c2c:			; <UNDEFINED> instruction: 0xf89b1004
    2c30:	strbeq	r2, [r9, -r4]
    2c34:	andeq	pc, r4, #2
    2c38:	bcs	380e8 <log_oom_internal@plt+0x36738>
    2c3c:	ldmib	fp, {r1, r3, r4, r7, ip, lr, pc}^
    2c40:	ldmib	sl, {r2, r3, r8}^
    2c44:	addsmi	r2, r9, #12, 6	; 0x30000000
    2c48:	addsmi	fp, r0, #8, 30
    2c4c:	addmi	sp, fp, #1207959554	; 0x48000002
    2c50:	addmi	fp, r2, #8, 30
    2c54:			; <UNDEFINED> instruction: 0xe766d299
    2c58:	ldrbtmi	r4, [sl], #-2590	; 0xfffff5e2
    2c5c:	bllt	29cdac <log_oom_internal@plt+0x29b3fc>
    2c60:	mulne	r4, sl, r8
    2c64:	mulcs	r4, fp, r8
    2c68:			; <UNDEFINED> instruction: 0xf002078c
    2c6c:	strle	r0, [pc, #-514]	; 2a72 <log_oom_internal@plt+0x10c2>
    2c70:			; <UNDEFINED> instruction: 0xf43f2a00
    2c74:	ldc	15, cr10, [fp, #508]	; 0x1fc
    2c78:	vldr	d6, [sl, #40]	; 0x28
    2c7c:	vmov.f64	d7, #74	; 0x3e500000  0.2031250
    2c80:	vsqrt.f64	d22, d7
    2c84:			; <UNDEFINED> instruction: 0xf6fffa10
    2c88:			; <UNDEFINED> instruction: 0xf77faf75
    2c8c:	smlsldx	sl, sl, lr, pc	; <UNPREDICTABLE>
    2c90:			; <UNDEFINED> instruction: 0xf47f2a00
    2c94:	strtmi	sl, [r9], -r8, asr #30
    2c98:	andlt	r4, r3, r8, lsr r6
    2c9c:	svcmi	0x00f0e8bd
    2ca0:	stcllt	7, cr15, [r6], #1016	; 0x3f8
    2ca4:	ldrdeq	lr, [r6, -fp]
    2ca8:	movwcs	lr, #27098	; 0x69da
    2cac:	svclt	0x00084299
    2cb0:	sbcle	r4, ip, #144, 4
    2cb4:	svclt	0x0000e75e
    2cb8:	andeq	r3, r1, sl, lsr #10
    2cbc:	muleq	r0, lr, r8
    2cc0:	andeq	r1, r0, ip, lsl #17
    2cc4:	andeq	r1, r0, sl, ror r8
    2cc8:	andeq	r1, r0, ip, asr r8
    2ccc:	andeq	r1, r0, r4, asr r8
    2cd0:	andeq	r1, r0, lr, ror #15
    2cd4:	ldrdeq	r3, [r1], -r2
    2cd8:	svcmi	0x00f0e92d
    2cdc:	strtcs	pc, [r0], #2271	; 0x8df
    2ce0:	blhi	13e19c <log_oom_internal@plt+0x13c7ec>
    2ce4:	ldrcc	pc, [ip], #2271	; 0x8df
    2ce8:	adcslt	r4, r5, sl, ror r4
    2cec:	svcge	0x001458d3
    2cf0:			; <UNDEFINED> instruction: 0x67fb681b
    2cf4:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
    2cf8:	strcc	pc, [ip], #2271	; 0x8df
    2cfc:	adcsvs	r4, fp, #2063597568	; 0x7b000000
    2d00:			; <UNDEFINED> instruction: 0xf0002800
    2d04:	strmi	r8, [r4], -sl, lsr #4
    2d08:	stc	7, cr15, [r6, #-1016]!	; 0xfffffc08
    2d0c:			; <UNDEFINED> instruction: 0xf0002800
    2d10:			; <UNDEFINED> instruction: 0x46208173
    2d14:	ldc	7, cr15, [sl, #-1016]	; 0xfffffc08
    2d18:			; <UNDEFINED> instruction: 0xf0402800
    2d1c:	andcc	r8, r7, r5, lsl #5
    2d20:			; <UNDEFINED> instruction: 0xf0202300
    2d24:			; <UNDEFINED> instruction: 0x63bb0007
    2d28:	vstreq	d14, [r0, #-692]	; 0xfffffd4c
    2d2c:	blge	4db920 <log_oom_internal@plt+0x4d9f70>
    2d30:	ldmdbeq	r0, {r0, r2, r3, r8, ip, sp, lr, pc}^
    2d34:			; <UNDEFINED> instruction: 0xf10761fb
    2d38:			; <UNDEFINED> instruction: 0x461e0830
    2d3c:	ldreq	pc, [r4, #-263]!	; 0xfffffef9
    2d40:	movweq	pc, #4207	; 0x106f	; <UNPREDICTABLE>
    2d44:	and	r6, r8, fp, ror r3
    2d48:	ldmdbvc	r8, {r0, r1, r3, r4, r5, r8, r9, fp, sp, lr}
    2d4c:	svclt	0x001f0701
    2d50:	svccc	0x0004f846
    2d54:	andcc	r6, r1, #1024000	; 0xfa000
    2d58:	movwcs	r6, #762	; 0x2fa
    2d5c:	strtmi	r4, [r9], -r2, asr #12
    2d60:			; <UNDEFINED> instruction: 0xf7fe4620
    2d64:	stmdacs	r0, {r1, r3, r6, sl, fp, sp, lr, pc}
    2d68:	bvs	ffe77528 <log_oom_internal@plt+0xffe75b78>
    2d6c:	vmla.i8	d18, d0, d1
    2d70:			; <UNDEFINED> instruction: 0xf8df81da
    2d74:	andcs	r3, r4, #24, 8	; 0x18000000
    2d78:	ldrbtmi	r4, [fp], #-1608	; 0xfffff9b8
    2d7c:	stc	7, cr15, [r4], #-1016	; 0xfffffc08
    2d80:			; <UNDEFINED> instruction: 0xf1076afb
    2d84:	strcs	r0, [r0], #-1596	; 0xfffff9c4
    2d88:			; <UNDEFINED> instruction: 0xf04f2500
    2d8c:			; <UNDEFINED> instruction: 0xf04f0803
    2d90:	bl	245998 <log_oom_internal@plt+0x243fe8>
    2d94:			; <UNDEFINED> instruction: 0xf8d90a83
    2d98:	vst4.8	{d17-d20}, [pc], r0
    2d9c:	movwcs	r7, #634	; 0x27a
    2da0:	ldrdeq	lr, [r6, -r1]
    2da4:	blx	d3edb0 <log_oom_internal@plt+0xd3d400>
    2da8:	strmi	lr, [r0, #-2509]	; 0xfffff633
    2dac:	strmi	r4, [fp], -r2, lsl #12
    2db0:	cmpcs	r0, r0, lsr r6
    2db4:	stc	7, cr15, [lr, #1016]!	; 0x3f8
    2db8:			; <UNDEFINED> instruction: 0xf7fe4630
    2dbc:			; <UNDEFINED> instruction: 0xf859ed4c
    2dc0:	strmi	r3, [r3, #2820]	; 0xb04
    2dc4:			; <UNDEFINED> instruction: 0x4683bf38
    2dc8:			; <UNDEFINED> instruction: 0xf7fe6818
    2dcc:	strmi	lr, [r0, #3396]	; 0xd44
    2dd0:			; <UNDEFINED> instruction: 0x4680bf38
    2dd4:	bicsle	r4, lr, sl, asr #11
    2dd8:	ldrbtmi	r4, [fp], #-3053	; 0xfffff413
    2ddc:	blcs	1cf50 <log_oom_internal@plt+0x1b5a0>
    2de0:	sbchi	pc, r1, r0
    2de4:	movtcs	r4, #2283	; 0x8eb
    2de8:	ldrmi	r4, [r9], -fp, ror #25
    2dec:	andcs	r4, r1, #120, 8	; 0x78000000
    2df0:	andls	r4, r2, ip, ror r4
    2df4:	andlt	pc, r4, sp, asr #17
    2df8:	strls	r4, [r0], #-1584	; 0xfffff9d0
    2dfc:	ldc	7, cr15, [r6, #-1016]!	; 0xfffffc08
    2e00:	stcl	7, cr15, [lr], {254}	; 0xfe
    2e04:	svclt	0x0038280a
    2e08:	rsbsvs	r2, r8, #10
    2e0c:	ldc	7, cr15, [r0, #-1016]	; 0xfffffc08
    2e10:			; <UNDEFINED> instruction: 0xf0402800
    2e14:	bvs	ffee320c <log_oom_internal@plt+0xffee185c>
    2e18:			; <UNDEFINED> instruction: 0xf0002b00
    2e1c:	blmi	ff7e3194 <log_oom_internal@plt+0xff7e17e4>
    2e20:	stmdbeq	r0, {r0, r1, r2, r3, r6, ip, sp, lr, pc}
    2e24:	eorlt	pc, r0, r7, asr #17
    2e28:			; <UNDEFINED> instruction: 0xf8d7447b
    2e2c:	mcr	0, 0, fp, cr8, cr12, {0}
    2e30:	blmi	ff6d1678 <log_oom_internal@plt+0xff6cfcc8>
    2e34:	mcr	4, 0, r4, cr8, cr11, {3}
    2e38:	blmi	ff691880 <log_oom_internal@plt+0xff68fed0>
    2e3c:	mcr	4, 0, r4, cr9, cr11, {3}
    2e40:	subs	r3, fp, r0, lsl sl
    2e44:	movwcs	lr, #10707	; 0x29d3
    2e48:	cdp	0, 1, cr2, cr9, cr1, {0}
    2e4c:			; <UNDEFINED> instruction: 0xf7fe1a10
    2e50:	blmi	ff57e4e8 <log_oom_internal@plt+0xff57cb38>
    2e54:			; <UNDEFINED> instruction: 0xf8526aba
    2e58:	blmi	ff52ae6c <log_oom_internal@plt+0xff5294bc>
    2e5c:	ldrbtmi	r6, [fp], #-2873	; 0xfffff4c7
    2e60:	blcs	1cfd4 <log_oom_internal@plt+0x1b624>
    2e64:	addshi	pc, sl, r0, asr #32
    2e68:	ldreq	r7, [fp, fp, lsl #18]
    2e6c:	addhi	pc, sp, r0, asr #2
    2e70:	blvs	2be4bc <log_oom_internal@plt+0x2bcb0c>
    2e74:	stmibmi	lr, {r0, sp}^
    2e78:	blvc	feffe4fc <log_oom_internal@plt+0xfeffcb4c>
    2e7c:	mcr	4, 1, r4, cr6, cr9, {3}
    2e80:	mrrc	11, 0, r7, r3, cr7
    2e84:			; <UNDEFINED> instruction: 0xf7fe2b17
    2e88:	blvs	efe4b0 <log_oom_internal@plt+0xefcb00>
    2e8c:	stclmi	6, cr4, [r9, #192]	; 0xc0
    2e90:	stmdbeq	r1, {r0, r3, r8, ip, sp, lr, pc}
    2e94:	ldrbtmi	r7, [sp], #-2329	; 0xfffff6e7
    2e98:	movwcs	lr, #51667	; 0xc9d3
    2e9c:	orreq	pc, r0, r1, asr #7
    2ea0:	stc2l	7, cr15, [r2, #1020]!	; 0x3fc
    2ea4:	strmi	r4, [r2], -r9, lsr #12
    2ea8:			; <UNDEFINED> instruction: 0xf7fe2001
    2eac:	blvs	efe48c <log_oom_internal@plt+0xefcadc>
    2eb0:	ldmdbvc	r9, {r4, r5, r9, sl, lr}
    2eb4:	tstcs	r6, #3457024	; 0x34c000
    2eb8:	biceq	pc, r0, r1, asr #7
    2ebc:	ldc2l	7, cr15, [r4, #1020]	; 0x3fc
    2ec0:	strmi	r4, [r2], -r9, lsr #12
    2ec4:			; <UNDEFINED> instruction: 0xf7fe2001
    2ec8:	blvs	efe470 <log_oom_internal@plt+0xefcac0>
    2ecc:	ldmdbvc	r9, {r4, r5, r9, sl, lr}
    2ed0:	tstcs	r8, #3457024	; 0x34c000
    2ed4:	biceq	pc, r0, r1, asr #7
    2ed8:	stc2l	7, cr15, [r6, #1020]	; 0x3fc
    2edc:	strmi	r4, [r2], -r9, lsr #12
    2ee0:			; <UNDEFINED> instruction: 0xf7fe2001
    2ee4:			; <UNDEFINED> instruction: 0xf8daed5a
    2ee8:	andcs	r1, sl, r0
    2eec:	stc	7, cr15, [r2], #-1016	; 0xfffffc08
    2ef0:			; <UNDEFINED> instruction: 0xf7fe4620
    2ef4:	bvs	ffefdc5c <log_oom_internal@plt+0xffefc2ac>
    2ef8:	rsble	r4, ip, fp, asr #10
    2efc:	ldc	7, cr15, [r8], {254}	; 0xfe
    2f00:	bvs	1eaf388 <log_oom_internal@plt+0x1ead9d8>
    2f04:	movweq	pc, #24841	; 0x6109	; <UNPREDICTABLE>
    2f08:	stmdale	r4!, {r0, r1, r4, r7, r9, lr}^
    2f0c:	svccc	0x0004f85b
    2f10:	ldmdavs	sp, {r0, r1, r3, r4, r5, r8, r9, sp, lr}
    2f14:	subsle	r2, sl, r0, lsl #26
    2f18:	bllt	fe2e0fcc <log_oom_internal@plt+0xfe2df61c>
    2f1c:	smlatbcs	r1, r6, sp, r4
    2f20:			; <UNDEFINED> instruction: 0x2321447d
    2f24:	strtmi	r4, [r8], -r2, asr #12
    2f28:	bl	ff840f28 <log_oom_internal@plt+0xff83f578>
    2f2c:	cfmsub32	mvax2, mvfx4, mvfx8, mvfx2
    2f30:	vmovne	s8, r1
    2f34:	andeq	pc, r1, pc, asr #32
    2f38:	strtmi	fp, [fp], -ip, lsl #30
    2f3c:			; <UNDEFINED> instruction: 0xf7fe4623
    2f40:	blvs	efe3f8 <log_oom_internal@plt+0xefca48>
    2f44:	bfieq	r7, sl, #18, #1
    2f48:	svcge	0x007cf53f
    2f4c:	andcs	r4, r8, #153600	; 0x25800
    2f50:			; <UNDEFINED> instruction: 0x21016abd
    2f54:	beq	fe43e7bc <log_oom_internal@plt+0xfe43ce0c>
    2f58:	andge	pc, r3, r5, asr r8	; <UNPREDICTABLE>
    2f5c:	ldrdcc	pc, [r0], -sl
    2f60:	mrrc	7, 15, pc, sl, cr14	; <UNPREDICTABLE>
    2f64:	ldmmi	r5, {r0, r3, r4, r5, r6, r8, r9, sl, sp, lr, pc}
    2f68:	ldcmi	3, cr2, [r5], {64}	; 0x40
    2f6c:	ldrbtmi	r4, [r8], #-1561	; 0xfffff9e7
    2f70:	ldrbtmi	r2, [ip], #-513	; 0xfffffdff
    2f74:	strls	r9, [r0], #-1
    2f78:			; <UNDEFINED> instruction: 0xf7fe4630
    2f7c:			; <UNDEFINED> instruction: 0xe73fec78
    2f80:			; <UNDEFINED> instruction: 0xf7fe4628
    2f84:	strmi	lr, [r1], -r8, ror #24
    2f88:	stmmi	lr, {r0, r1, r3, r6, r7, r8, r9, sl, sp, lr, pc}
    2f8c:			; <UNDEFINED> instruction: 0xf8da2207
    2f90:	mrscs	r3, (UNDEF: 1)
    2f94:			; <UNDEFINED> instruction: 0xf7fe4478
    2f98:	ldrb	lr, [r6, -r0, asr #24]!
    2f9c:	ldrdeq	lr, [r6, -r1]
    2fa0:	rsbsvc	pc, sl, #1325400064	; 0x4f000000
    2fa4:			; <UNDEFINED> instruction: 0xf0012300
    2fa8:			; <UNDEFINED> instruction: 0x4602f933
    2fac:	andcs	r4, r0, fp, lsl #12
    2fb0:	stmib	sp, {r8, sp}^
    2fb4:	mrscs	r0, (UNDEF: 80)
    2fb8:			; <UNDEFINED> instruction: 0xf7fe4630
    2fbc:	stmibmi	r2, {r2, r3, r5, r7, sl, fp, sp, lr, pc}
    2fc0:	ldrbtmi	r6, [r9], #-2618	; 0xfffff5c6
    2fc4:	andcs	r4, r1, r3, lsl #12
    2fc8:	stcl	7, cr15, [r6], #1016	; 0x3f8
    2fcc:	ldclmi	7, cr14, [pc, #-372]!	; 2e60 <log_oom_internal@plt+0x14b0>
    2fd0:	ldrbtmi	r2, [sp], #-257	; 0xfffffeff
    2fd4:	bmi	1fbce70 <log_oom_internal@plt+0x1fbb4c0>
    2fd8:	ldrbtmi	r4, [sl], #-2922	; 0xfffff496
    2fdc:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
    2fe0:	ldrshmi	r6, [sl], #-251	; 0xffffff05
    2fe4:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
    2fe8:	orrshi	pc, ip, r0, asr #32
    2fec:	ldrtmi	r3, [sp], r4, lsl #15
    2ff0:	blhi	13e2ec <log_oom_internal@plt+0x13c93c>
    2ff4:	svchi	0x00f0e8bd
    2ff8:	andcs	r6, r7, #774144	; 0xbd000
    2ffc:	tstcs	r1, sl, ror #22
    3000:	stmiapl	fp!, {r2, r4, r5, r6, fp, lr}^
    3004:	ldmdavs	fp, {r3, r4, r5, r6, sl, lr}
    3008:	stc	7, cr15, [r6], {254}	; 0xfe
    300c:			; <UNDEFINED> instruction: 0xf7fee681
    3010:	strmi	lr, [r4], -r4, asr #22
    3014:			; <UNDEFINED> instruction: 0xf7fe4630
    3018:	stccc	12, cr14, [r4], #-120	; 0xffffff88
    301c:	stmdaeq	r0, {r2, r5, r7, r8, r9, fp, sp, lr, pc}
    3020:	svceq	0x000af1b8
    3024:			; <UNDEFINED> instruction: 0xf04fbfb8
    3028:			; <UNDEFINED> instruction: 0xf7fe080a
    302c:	stmdacs	r0, {r2, r3, r5, r6, r8, r9, fp, sp, lr, pc}
    3030:	stclmi	0, cr13, [r9], #-452	; 0xfffffe3c
    3034:			; <UNDEFINED> instruction: 0xf7fe447c
    3038:	stmdacs	r0, {r1, r2, r5, r6, r8, r9, fp, sp, lr, pc}
    303c:	msrhi	CPSR_s, r0
    3040:			; <UNDEFINED> instruction: 0xa198f8df
    3044:			; <UNDEFINED> instruction: 0xf7fe44fa
    3048:	stmdacs	r0, {r1, r2, r3, r4, r6, r8, r9, fp, sp, lr, pc}
    304c:	tsthi	r6, r0	; <UNPREDICTABLE>
    3050:	ldrbtmi	r4, [sl], #-2659	; 0xfffff59d
    3054:	blmi	19155e8 <log_oom_internal@plt+0x1913c38>
    3058:	ldrbtmi	r4, [fp], #-1145	; 0xfffffb87
    305c:	ldmvs	r8, {r0, r3, fp, sp, lr}
    3060:	cmnle	pc, r0, lsl #18
    3064:			; <UNDEFINED> instruction: 0xf0002800
    3068:	blmi	1823598 <log_oom_internal@plt+0x1821be8>
    306c:	stmib	r7, {r0, r1, r3, r4, r5, r6, sl, lr}^
    3070:	strtmi	r3, [r3], -r3, lsl #20
    3074:			; <UNDEFINED> instruction: 0xf0002801
    3078:	ldmdami	sp, {r1, r3, r5, r8, pc}^
    307c:	eorsvs	r4, r8, r8, ror r4
    3080:			; <UNDEFINED> instruction: 0xf0002901
    3084:	stmdbcs	r2, {r0, r1, r2, r3, r8, pc}
    3088:	rschi	pc, ip, r0
    308c:			; <UNDEFINED> instruction: 0xf0402903
    3090:			; <UNDEFINED> instruction: 0xf8df80df
    3094:	ldrbmi	r9, [r5], -r0, ror #2
    3098:	ldrbtmi	r6, [r9], #380	; 0x17c
    309c:	andsls	pc, r8, r7, asr #17
    30a0:	eorls	pc, r0, r7, asr #17
    30a4:	strbmi	r4, [sl], ip, asr #12
    30a8:	andcc	lr, r1, #3260416	; 0x31c000
    30ac:	mrrc	7, 15, pc, r0, cr14	; <UNPREDICTABLE>
    30b0:	andcc	lr, r1, #3522560	; 0x35c000
    30b4:	cmple	r1, r0, lsl #16
    30b8:	teq	ip, pc	; <illegal shifter operand>	; <UNPREDICTABLE>
    30bc:	stmdbmi	pc, {r1, r2, r3, r4, r5, r6, r7, sl, lr}^	; <UNPREDICTABLE>
    30c0:	stmdbpl	fp, {r0, r2, r3, r6, r7, r8, fp, sp, lr, pc}
    30c4:	adcsvs	r4, r9, r9, ror r4
    30c8:	ldmibvs	sp!, {r0, r3, r4, r5, r9, fp, sp, lr}
    30cc:	tstls	r5, r8, ror r9
    30d0:			; <UNDEFINED> instruction: 0xf8df6839
    30d4:	strls	ip, [r8, #-300]	; 0xfffffed4
    30d8:	ldrbtmi	r9, [ip], #260	; 0x104
    30dc:	stmib	sp, {r0, r3, r4, r5, r6, r7, fp, sp, lr}^
    30e0:	stclmi	6, cr4, [r8, #-24]	; 0xffffffe8
    30e4:	ldmdbvs	r9!, {r0, r1, r8, ip, pc}
    30e8:	cfstrdmi	mvd4, [r7], {125}	; 0x7d
    30ec:	andcs	r9, r1, r9
    30f0:	ldrbtmi	r9, [ip], #-258	; 0xfffffefe
    30f4:			; <UNDEFINED> instruction: 0xf8cd68b9
    30f8:			; <UNDEFINED> instruction: 0xf8cd8000
    30fc:	tstls	sl, r4
    3100:	stmib	sp, {r1, r6, r8, fp, lr}^
    3104:	ldrbtmi	sl, [r9], #-3601	; 0xfffff1ef
    3108:	stmdbge	lr, {r0, r2, r3, r6, r7, r8, fp, sp, lr, pc}
    310c:	strls	r9, [sp], #-1296	; 0xfffffaf0
    3110:	mcrr	7, 15, pc, r2, cr14	; <UNPREDICTABLE>
    3114:			; <UNDEFINED> instruction: 0xf7fee67f
    3118:	stmdacs	r0, {r2, r3, r4, sl, fp, sp, lr, pc}
    311c:	sbchi	pc, sp, r0
    3120:	ldrbtmi	r4, [ip], #-3131	; 0xfffff3c5
    3124:	bvs	ffefcf48 <log_oom_internal@plt+0xffefb598>
    3128:			; <UNDEFINED> instruction: 0xf47f2b00
    312c:			; <UNDEFINED> instruction: 0xf8d7ae29
    3130:			; <UNDEFINED> instruction: 0xf107b02c
    3134:			; <UNDEFINED> instruction: 0xf04f063c
    3138:	strb	r0, [sp], -r3, lsl #16
    313c:	ldrsb	pc, [r4], #143	; 0x8f	; <UNPREDICTABLE>
    3140:			; <UNDEFINED> instruction: 0xe7bc44fe
    3144:			; <UNDEFINED> instruction: 0xf0402901
    3148:	stmdacs	r0, {r1, r2, r6, r7, pc}
    314c:	adchi	pc, r3, r0
    3150:	ldrbtmi	r4, [fp], #-2865	; 0xfffff4cf
    3154:	movwmi	lr, #14791	; 0x39c7
    3158:	bmi	c3cf90 <log_oom_internal@plt+0xc3b5e0>
    315c:	tstvc	r4, #1325400064	; 0x4f000000	; <UNPREDICTABLE>
    3160:	ldmdbmi	r0!, {r0, r1, r2, r3, r5, sl, fp, lr}
    3164:	ldrbtmi	r4, [ip], #-1146	; 0xfffffb86
    3168:	ldrbtmi	r3, [r9], #-515	; 0xfffffdfd
    316c:			; <UNDEFINED> instruction: 0xf7fe9400
    3170:	svclt	0x0000ebc6
    3174:	andhi	pc, r0, pc, lsr #7
    3178:	andeq	r0, r0, r0
    317c:	subsmi	r0, r9, r0
    3180:	andeq	r3, r1, r8, asr #2
    3184:	andeq	r0, r0, r8, lsl #3
    3188:	andeq	r3, r1, r4, lsr r1
    318c:			; <UNDEFINED> instruction: 0xfffffd57
    3190:	andeq	r3, r1, r2, asr r2
    3194:	muleq	r0, r8, r6
    3198:	andeq	r1, r0, r0, lsr #13
    319c:	ldrdeq	r1, [r0], -r0
    31a0:	ldrdeq	r1, [r0], -r4
    31a4:	andeq	r1, r0, r4, asr #13
    31a8:			; <UNDEFINED> instruction: 0x000001b0
    31ac:	andeq	r3, r1, lr, asr #3
    31b0:	muleq	r0, r8, r6
    31b4:	muleq	r0, r6, r6
    31b8:	muleq	r0, ip, r4
    31bc:	andeq	r1, r0, sl, lsl #10
    31c0:	andeq	r1, r0, lr, lsl #10
    31c4:	andeq	r1, r0, r8, lsl #11
    31c8:	andeq	r1, r0, r2, ror #10
    31cc:	andeq	r1, r0, sl, ror #7
    31d0:	andeq	r2, r1, r6, asr lr
    31d4:	andeq	r1, r0, r8, lsl r4
    31d8:	andeq	r1, r0, ip, lsl #7
    31dc:	muleq	r0, ip, r3
    31e0:	andeq	r1, r0, lr, lsl #7
    31e4:	andeq	r2, r1, ip, lsr #31
    31e8:	ldrdeq	r2, [r1], -r2	; <UNPREDICTABLE>
    31ec:	andeq	r1, r0, ip, asr r4
    31f0:	andeq	r1, r0, r4, ror r3
    31f4:	andeq	r1, r0, lr, lsr #8
    31f8:	andeq	r1, r0, ip, lsl #8
    31fc:	andeq	r1, r0, ip, lsl r4
    3200:	andeq	r1, r0, lr, lsl #8
    3204:	andeq	r1, r0, r4, ror #7
    3208:	andeq	r1, r0, r6, ror #7
    320c:	andeq	r1, r0, lr, lsl #7
    3210:	andeq	r1, r0, sl, lsr #5
    3214:	muleq	r0, r8, r2
    3218:	andeq	r1, r0, r6, ror r3
    321c:	muleq	r0, ip, r2
    3220:	andeq	r1, r0, r6, ror #29
    3224:	andeq	r1, r0, lr, lsr #5
    3228:	cmnle	sp, r3, lsl #31
    322c:			; <UNDEFINED> instruction: 0xf5b00080
    3230:			; <UNDEFINED> instruction: 0xf67f0f80
    3234:	bmi	116e80c <log_oom_internal@plt+0x116ce5c>
    3238:	mcrrmi	6, 1, r4, r5, cr8
    323c:	cmpcs	r5, #64, 4	; <UNPREDICTABLE>
    3240:	ldrbtmi	r4, [sl], #-2372	; 0xfffff6bc
    3244:	andcc	r4, r3, #124, 8	; 0x7c000000
    3248:	strls	r4, [r0], #-1145	; 0xfffffb87
    324c:	bl	15c124c <log_oom_internal@plt+0x15bf89c>
    3250:	cmple	r9, r4, lsl #18
    3254:	strtmi	r4, [r1], r0, asr #26
    3258:	cmnvs	sp, sp, ror r4
    325c:			; <UNDEFINED> instruction: 0x462c623d
    3260:			; <UNDEFINED> instruction: 0xe72161bd
    3264:	ldrsbtls	pc, [r4], #143	; 0x8f	; <UNPREDICTABLE>
    3268:	andsge	pc, r8, r7, asr #17
    326c:			; <UNDEFINED> instruction: 0xf8c744f9
    3270:			; <UNDEFINED> instruction: 0xf8c79014
    3274:	strbmi	r9, [sp], -r0, lsr #32
    3278:	ldr	r4, [r5, -sl, asr #13]
    327c:	bl	1a4127c <log_oom_internal@plt+0x1a3f8cc>
    3280:	bmi	defec8 <log_oom_internal@plt+0xdee518>
    3284:	uxtab	r4, r5, sl, ror #8
    3288:	bl	18c1288 <log_oom_internal@plt+0x18bf8d8>
    328c:			; <UNDEFINED> instruction: 0xf8dfb1c0
    3290:	ldrbtmi	sl, [sl], #212	; 0xd4
    3294:	blmi	d3cdf8 <log_oom_internal@plt+0xd3b448>
    3298:	ldrbtmi	r4, [fp], #-2356	; 0xfffff6cc
    329c:	movwmi	lr, #14791	; 0x39c7
    32a0:	eorsvs	r4, r9, r9, ror r4
    32a4:	ldrdls	pc, [r8], #143	; 0x8f
    32a8:	eorge	pc, r0, r7, asr #17
    32ac:	stmib	r7, {r0, r3, r4, r5, r6, r7, sl, lr}^
    32b0:	strbmi	r9, [sp], -r5, lsl #18
    32b4:	strbmi	r4, [sl], ip, asr #12
    32b8:	stcmi	6, cr14, [lr], #-984	; 0xfffffc28
    32bc:	sxtah	r4, sl, ip, ror #8
    32c0:	ldrsbtge	pc, [r4], pc	; <UNPREDICTABLE>
    32c4:			; <UNDEFINED> instruction: 0xe6be44fa
    32c8:	ldrbtmi	r4, [sl], #-2604	; 0xfffff5d4
    32cc:	stmdami	ip!, {r1, r6, r7, r9, sl, sp, lr, pc}
    32d0:	eorsvs	r4, r8, r8, ror r4
    32d4:	bllt	fe83ce2c <log_oom_internal@plt+0xfe83b47c>
    32d8:	stmdami	fp!, {r1, r3, r5, r8, r9, fp, lr}
    32dc:	rscsvs	r4, fp, fp, ror r4
    32e0:	teqvs	fp, r8, ror r4
    32e4:			; <UNDEFINED> instruction: 0xe6ce6038
    32e8:	ldrdls	pc, [r0], pc	; <UNPREDICTABLE>
    32ec:			; <UNDEFINED> instruction: 0xf8c744f9
    32f0:	stmib	r7, {r5, ip, pc}^
    32f4:	strbmi	r9, [ip], -r5, lsl #18
    32f8:	strbmi	r4, [sl], sp, asr #12
    32fc:			; <UNDEFINED> instruction: 0xf8dfe6d4
    3300:			; <UNDEFINED> instruction: 0x46239090
    3304:	ldrbtmi	r4, [r9], #2339	; 0x923
    3308:	andsge	pc, r0, r7, asr #17
    330c:			; <UNDEFINED> instruction: 0xf8c74479
    3310:	strbmi	r9, [ip], -r0, lsr #32
    3314:	strbmi	r4, [sl], sp, asr #12
    3318:			; <UNDEFINED> instruction: 0xf8c76039
    331c:	stmib	r7, {r2, r3, ip, pc}^
    3320:	strb	r9, [r1], r5, lsl #18
    3324:	ldmib	r4!, {r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    3328:	vpmin.s8	d20, d0, d11
    332c:	ldcmi	3, cr2, [fp], {85}	; 0x55
    3330:	ldmdbmi	fp, {sp}
    3334:	ldrbtmi	r4, [ip], #-1146	; 0xfffffb86
    3338:	ldrbtmi	r3, [r9], #-515	; 0xfffffdfd
    333c:			; <UNDEFINED> instruction: 0xf7fe9400
    3340:	blmi	63dec0 <log_oom_internal@plt+0x63c510>
    3344:	stmib	r7, {r0, r1, r3, r4, r5, r6, sl, lr}^
    3348:	ldr	r3, [r3], r3, lsl #6
    334c:			; <UNDEFINED> instruction: 0x000011be
    3350:	andeq	r1, r0, r8, lsl #28
    3354:	andeq	r1, r0, ip, lsl #4
    3358:	andeq	r1, r0, r0, ror r2
    335c:	andeq	r1, r0, ip, asr r2
    3360:	andeq	r1, r0, r4, asr r1
    3364:	andeq	r1, r0, r6, asr #2
    3368:	andeq	r1, r0, lr, lsr #4
    336c:	andeq	r1, r0, r8, asr r1
    3370:	andeq	r1, r0, ip, lsl r2
    3374:	andeq	r1, r0, ip, lsl #4
    3378:	andeq	r1, r0, r4, lsl #4
    337c:	strdeq	r1, [r0], -lr
    3380:	andeq	r1, r0, r8, lsl r1
    3384:	andeq	r1, r0, ip, ror #3
    3388:	andeq	r1, r0, r8, lsl r1
    338c:	ldrdeq	r1, [r0], -ip
    3390:	andeq	r1, r0, r2, asr #3
    3394:	andeq	r1, r0, ip, ror #1
    3398:	andeq	r1, r0, ip, asr #1
    339c:	andeq	r1, r0, r6, lsl sp
    33a0:	andeq	r1, r0, sl, ror #1
    33a4:	andeq	r1, r0, r4, lsl #3
    33a8:	svcmi	0x00f0e92d
    33ac:	stc	6, cr4, [sp, #-92]!	; 0xffffffa4
    33b0:	ldrmi	r8, [sl], r4, lsl #22
    33b4:	bcs	1041738 <log_oom_internal@plt+0x103fd88>
    33b8:			; <UNDEFINED> instruction: 0xf8df2400
    33bc:	ldrbtmi	r3, [sl], #-2624	; 0xfffff5c0
    33c0:	ldmpl	r3, {r0, r5, r7, ip, sp, pc}^
    33c4:	tstls	pc, #1769472	; 0x1b0000
    33c8:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
    33cc:	ldrls	r9, [r1], #-2864	; 0xfffff4d0
    33d0:	stmdacs	r0, {r0, r2, r8, r9, ip, pc}
    33d4:	teqhi	r7, r0	; <UNPREDICTABLE>
    33d8:	stmdbcs	r0, {r1, r2, r3, r9, sl, lr}
    33dc:	mrshi	pc, (UNDEF: 67)	; <UNPREDICTABLE>
    33e0:			; <UNDEFINED> instruction: 0xf0002f00
    33e4:			; <UNDEFINED> instruction: 0xf8df8151
    33e8:	bls	bd1c50 <log_oom_internal@plt+0xbd02a0>
    33ec:	ldmvs	fp, {r0, r1, r3, r4, r5, r6, sl, lr}
    33f0:	andsle	r4, r2, #805306377	; 0x30000009
    33f4:	bcs	341778 <log_oom_internal@plt+0x33fdc8>
    33f8:	bcc	4177c <log_oom_internal@plt+0x3fdcc>
    33fc:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
    3400:	blls	7dd470 <log_oom_internal@plt+0x7dbac0>
    3404:			; <UNDEFINED> instruction: 0xf04f405a
    3408:			; <UNDEFINED> instruction: 0xf0400300
    340c:	strtmi	r8, [r0], -sl, ror #9
    3410:	ldc	0, cr11, [sp], #132	; 0x84
    3414:	pop	{r2, r8, r9, fp, pc}
    3418:			; <UNDEFINED> instruction: 0x46058ff0
    341c:	ldmdb	sl, {r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    3420:	vmull.p8	<illegal reg q8.5>, d0, d4
    3424:	ldrtmi	r8, [r1], -r9, lsl #2
    3428:			; <UNDEFINED> instruction: 0xf7fe4638
    342c:	pkhbtmi	lr, r3, sl, lsl #20
    3430:			; <UNDEFINED> instruction: 0xf0002800
    3434:			; <UNDEFINED> instruction: 0xf8df82bb
    3438:			; <UNDEFINED> instruction: 0x462819d0
    343c:			; <UNDEFINED> instruction: 0xf7fe4479
    3440:			; <UNDEFINED> instruction: 0xf8dfea3a
    3444:	ldrbtmi	r3, [fp], #-2504	; 0xfffff638
    3448:	ldrdls	pc, [r8], -r3
    344c:	stmdblt	r0!, {r7, r9, sl, lr}
    3450:	mvnscc	pc, #1073741826	; 0x40000002
    3454:	vqdmulh.s<illegal width 8>	d18, d0, d1
    3458:			; <UNDEFINED> instruction: 0xf8df8321
    345c:			; <UNDEFINED> instruction: 0x462819b4
    3460:			; <UNDEFINED> instruction: 0xf7fe4479
    3464:	b	143dd0c <log_oom_internal@plt+0x143c35c>
    3468:			; <UNDEFINED> instruction: 0xf0000309
    346c:			; <UNDEFINED> instruction: 0xf8df82d2
    3470:	strtmi	r1, [r8], -r4, lsr #19
    3474:			; <UNDEFINED> instruction: 0xf7fe4479
    3478:	pkhbtmi	lr, r0, lr, lsl #20
    347c:			; <UNDEFINED> instruction: 0xf0002800
    3480:	stmdavc	fp!, {r1, r6, r9, pc}
    3484:			; <UNDEFINED> instruction: 0xf0003b69
    3488:	mcrne	1, 1, r8, cr2, cr0, {0}
    348c:	andcs	fp, r1, #24, 30	; 0x60
    3490:	svclt	0x000c2b00
    3494:	movwcs	r4, #1555	; 0x613
    3498:			; <UNDEFINED> instruction: 0xf0402b00
    349c:			; <UNDEFINED> instruction: 0xf8df832f
    34a0:			; <UNDEFINED> instruction: 0x46281978
    34a4:			; <UNDEFINED> instruction: 0xf7fe4479
    34a8:			; <UNDEFINED> instruction: 0x4320ea06
    34ac:	tsthi	r2, r0, asr #32	; <UNPREDICTABLE>
    34b0:	movwcs	r2, #512	; 0x200
    34b4:	tstcs	r4, #3358720	; 0x334000
    34b8:	tstcs	r6, #3358720	; 0x334000
    34bc:	ldmdbcs	ip, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}^
    34c0:	ldrbtmi	r9, [sl], #-18	; 0xffffffee
    34c4:			; <UNDEFINED> instruction: 0x4631ab12
    34c8:			; <UNDEFINED> instruction: 0xf7fe4628
    34cc:			; <UNDEFINED> instruction: 0xf1b0ea2a
    34d0:	vmlal.s8	q8, d0, d0
    34d4:			; <UNDEFINED> instruction: 0xf8df82d8
    34d8:	ldmdals	r2, {r3, r6, r8, fp, ip}
    34dc:			; <UNDEFINED> instruction: 0xf7fe4479
    34e0:	vmla.f32	s28, s16, s16
    34e4:	stmdacs	r0, {r4, r9, fp}
    34e8:			; <UNDEFINED> instruction: 0x83aef000
    34ec:			; <UNDEFINED> instruction: 0xf8dfab13
    34f0:	strls	r2, [r6, #-2356]	; 0xfffff6cc
    34f4:	bcc	fe43ed1c <log_oom_internal@plt+0xfe43d36c>
    34f8:	stmdbcc	ip!, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}
    34fc:			; <UNDEFINED> instruction: 0xf8cd447a
    3500:	ldrbtmi	fp, [fp], #-48	; 0xffffffd0
    3504:	cfmadd32	mvax0, mvfx9, mvfx9, mvfx8
    3508:			; <UNDEFINED> instruction: 0x970a2a90
    350c:	eor	r4, r8, sp, lsl r6
    3510:	ldmdbne	r8, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}
    3514:	ldrbtmi	r4, [r9], #-1584	; 0xfffff9d0
    3518:	ldmda	r0!, {r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    351c:			; <UNDEFINED> instruction: 0xf0002800
    3520:			; <UNDEFINED> instruction: 0xf1068237
    3524:			; <UNDEFINED> instruction: 0xf10d0904
    3528:			; <UNDEFINED> instruction: 0xf8df0858
    352c:	strbmi	r1, [r8], -r4, lsl #18
    3530:			; <UNDEFINED> instruction: 0xf7fe4479
    3534:	ldmdbge	r8, {r3, r4, r5, r7, fp, sp, lr, pc}
    3538:			; <UNDEFINED> instruction: 0xf7fe4448
    353c:	stmdacs	r0, {r3, r7, fp, sp, lr, pc}
    3540:			; <UNDEFINED> instruction: 0xf8d8db0c
    3544:	ldmdbls	r8, {ip, sp}
    3548:	ldrdcs	pc, [r4], -r8
    354c:	ldmdbls	r9, {r0, r1, r3, r4, r6, fp, ip}
    3550:	andcc	pc, r0, r8, asr #17
    3554:	andeq	lr, r2, #66560	; 0x10400
    3558:	andcs	pc, r4, r8, asr #17
    355c:			; <UNDEFINED> instruction: 0xf7fe9813
    3560:	andcs	lr, r0, #2228224	; 0x220000
    3564:	bcc	fe43edcc <log_oom_internal@plt+0xfe43d41c>
    3568:	beq	43edd0 <log_oom_internal@plt+0x43d420>
    356c:	orrne	pc, r0, pc, asr #8
    3570:			; <UNDEFINED> instruction: 0xf7fe9213
    3574:	stmdacs	r0, {r1, r2, r3, r5, r8, fp, sp, lr, pc}
    3578:	tsthi	r7, #192, 4	; <UNPREDICTABLE>
    357c:			; <UNDEFINED> instruction: 0xf0009813
    3580:			; <UNDEFINED> instruction: 0xf7fe8320
    3584:			; <UNDEFINED> instruction: 0x4629e8f0
    3588:			; <UNDEFINED> instruction: 0xf7fe4680
    358c:	strtmi	lr, [r9], -sl, lsr #16
    3590:	strbmi	r4, [r0], -r0, lsl #9
    3594:	stm	r6, {r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    3598:	streq	lr, [r0], -r8, lsl #22
    359c:	adcsle	r2, r7, r0, lsl #24
    35a0:	andcs	pc, r0, r8, lsl r8	; <UNPREDICTABLE>
    35a4:	sbcsle	r2, r9, r0, lsl #20
    35a8:	bpl	43edd4 <log_oom_internal@plt+0x43d424>
    35ac:	ldrtmi	r4, [r5], -r8, lsr #13
    35b0:	bvs	fe43ee1c <log_oom_internal@plt+0xfe43d46c>
    35b4:	ldmdalt	ip!, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}^
    35b8:	stmdbeq	r0!, {r0, r2, r3, r8, ip, sp, lr, pc}^
    35bc:			; <UNDEFINED> instruction: 0x464a44fb
    35c0:			; <UNDEFINED> instruction: 0x46284659
    35c4:	ldm	r8, {r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    35c8:			; <UNDEFINED> instruction: 0xf0002800
    35cc:	ldmib	sp, {r1, r3, r5, r6, r8, pc}^
    35d0:	blls	58ba34 <log_oom_internal@plt+0x58a084>
    35d4:	ldmdbls	r9, {r0, r1, r3, r4, r6, fp, ip}
    35d8:	bl	1068238 <log_oom_internal@plt+0x1066888>
    35dc:	andsls	r0, r7, #536870912	; 0x20000000
    35e0:	strtmi	r4, [r8], -r1, asr #12
    35e4:	svc	0x00fcf7fd
    35e8:	stmdane	pc!, {r0, r6, r9, sl, lr}	; <UNPREDICTABLE>
    35ec:			; <UNDEFINED> instruction: 0xf7fe4638
    35f0:	ldcpl	8, cr14, [fp], #-360	; 0xfffffe98
    35f4:	blcs	96f0 <log_oom_internal@plt+0x7d40>
    35f8:	mnf<illegal precision>z	f5, f1
    35fc:			; <UNDEFINED> instruction: 0xe7ad5a10
    3600:	andcs	r2, r1, r8, ror #2
    3604:	ldm	r0!, {r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    3608:	stmdacs	r0, {r0, r1, r7, r9, sl, lr}
    360c:	mvnshi	pc, #0
    3610:			; <UNDEFINED> instruction: 0xf7fe4630
    3614:			; <UNDEFINED> instruction: 0x4601e9bc
    3618:	andeq	pc, r0, fp, asr #17
    361c:			; <UNDEFINED> instruction: 0xf0002800
    3620:	ldrbmi	r8, [sl], -r2, ror #7
    3624:			; <UNDEFINED> instruction: 0xf7fe4638
    3628:			; <UNDEFINED> instruction: 0x1e03e9be
    362c:	svcge	0x0003f6bf
    3630:			; <UNDEFINED> instruction: 0x461c4658
    3634:	blx	1041638 <log_oom_internal@plt+0x103fc88>
    3638:	stmdacs	r0, {r0, r4, fp, ip, pc}
    363c:	mrcge	4, 6, APSR_nzcv, cr10, cr15, {1}
    3640:	svc	0x00e0f7fd
    3644:			; <UNDEFINED> instruction: 0xf8dfe6d6
    3648:	vst1.64	{d20}, [pc :256], r0
    364c:			; <UNDEFINED> instruction: 0xf8df73d9
    3650:			; <UNDEFINED> instruction: 0xf8df27ec
    3654:	ldrbtmi	r1, [ip], #-2028	; 0xfffff814
    3658:	strcc	r4, [r8], #-1146	; 0xfffffb86
    365c:	andcc	r4, r3, #2030043136	; 0x79000000
    3660:			; <UNDEFINED> instruction: 0xf7fe9400
    3664:			; <UNDEFINED> instruction: 0xf8dfe94c
    3668:			; <UNDEFINED> instruction: 0x460847dc
    366c:			; <UNDEFINED> instruction: 0x27d8f8df
    3670:			; <UNDEFINED> instruction: 0x13b3f240
    3674:			; <UNDEFINED> instruction: 0x17d4f8df
    3678:	ldrbtmi	r4, [sl], #-1148	; 0xfffffb84
    367c:	ldrbtmi	r3, [r9], #-1032	; 0xfffffbf8
    3680:	strls	r3, [r0], #-515	; 0xfffffdfd
    3684:	ldmdb	sl!, {r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    3688:			; <UNDEFINED> instruction: 0x47c4f8df
    368c:			; <UNDEFINED> instruction: 0xf8df4638
    3690:	vst1.64	{d18}, [pc], r4
    3694:			; <UNDEFINED> instruction: 0xf8df73da
    3698:	ldrbtmi	r1, [ip], #-1984	; 0xfffff840
    369c:	strcc	r4, [r8], #-1146	; 0xfffffb86
    36a0:	andcc	r4, r3, #2030043136	; 0x79000000
    36a4:			; <UNDEFINED> instruction: 0xf7fe9400
    36a8:	stmdavc	fp!, {r1, r3, r5, r8, fp, sp, lr, pc}^
    36ac:	svclt	0x00083b6f
    36b0:	strbt	r7, [sl], fp, lsr #17
    36b4:	sbfxcc	pc, pc, #17, #5
    36b8:	movwcc	r4, #50299	; 0xc47b
    36bc:	muleq	r7, r3, r8
    36c0:	stm	r3, {r2, r3, r4, r8, r9, fp, sp, pc}
    36c4:	ldrmi	r0, [r8], -r7
    36c8:			; <UNDEFINED> instruction: 0xf7fd4629
    36cc:	stmdacs	r0, {r1, r2, r6, r8, r9, sl, fp, sp, lr, pc}
    36d0:	adcshi	pc, r4, #0
    36d4:	stmib	sp, {r8, r9, sp}^
    36d8:			; <UNDEFINED> instruction: 0xf7fe3313
    36dc:	stmdacs	r0, {r5, r6, r7, fp, sp, lr, pc}
    36e0:	sbchi	pc, r5, r0, asr #6
    36e4:			; <UNDEFINED> instruction: 0xf0002c00
    36e8:			; <UNDEFINED> instruction: 0xf8df8239
    36ec:			; <UNDEFINED> instruction: 0x46289774
    36f0:	stmdaeq	r0, {r0, r1, r2, r3, r6, ip, sp, lr, pc}
    36f4:	subshi	pc, r8, sp, asr #17
    36f8:			; <UNDEFINED> instruction: 0x464944f9
    36fc:	ldm	sl, {r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    3700:	strbmi	r4, [r0], -r4, lsl #12
    3704:			; <UNDEFINED> instruction: 0xf0402c00
    3708:			; <UNDEFINED> instruction: 0xf8df8259
    370c:	blge	58d474 <log_oom_internal@plt+0x58bac4>
    3710:	smmlsgt	r4, pc, r8, pc	; <UNPREDICTABLE>
    3714:	movwls	r4, #1608	; 0x648
    3718:	blge	694908 <log_oom_internal@plt+0x692f58>
    371c:	ldrbtmi	r4, [ip], #1585	; 0x631
    3720:	ldrgt	lr, [sl], #-2509	; 0xfffff633
    3724:	svc	0x009ef7fd
    3728:	movweq	pc, #16416	; 0x4020	; <UNPREDICTABLE>
    372c:	movwcc	r4, #26240	; 0x6680
    3730:	ldmdals	r6, {r2, r8, r9, sl, fp, ip, sp, pc}
    3734:			; <UNDEFINED> instruction: 0xf00046a0
    3738:			; <UNDEFINED> instruction: 0xf1b88241
    373c:	ldmdals	r6, {r8, r9, sl, fp}
    3740:	eorshi	pc, ip, #192, 4
    3744:			; <UNDEFINED> instruction: 0xf7fda918
    3748:			; <UNDEFINED> instruction: 0xf1b0ef82
    374c:	svclt	0x00b80800
    3750:	vmov.i16	d25, #6	; 0x0006
    3754:	ldmib	sp, {r0, r1, r4, r5, r9, pc}^
    3758:	ldmdals	r6, {r3, r4, r8, lr}
    375c:	cmpeq	sl, r3, ror #2
    3760:	b	108a3d4 <log_oom_internal@plt+0x1088a24>
    3764:	bl	189c2bc <log_oom_internal@plt+0x189a90c>
    3768:	ldmne	fp, {r0, r9}^
    376c:	ldmne	fp, {r1, r4, r6, r8, lr}^
    3770:	ldmdbne	fp, {r1, r4, r6, r8, lr}
    3774:	andeq	lr, r2, #66560	; 0x10400
    3778:	ldrsbeq	r0, [r2], #9
    377c:	subsvc	lr, r3, #270336	; 0x42000
    3780:	andsne	lr, r8, #3358720	; 0x334000
    3784:	svc	0x000ef7fd
    3788:			; <UNDEFINED> instruction: 0xf7fd2001
    378c:	blls	bbf78c <log_oom_internal@plt+0xbbdddc>
    3790:			; <UNDEFINED> instruction: 0x2010f8db
    3794:	addsmi	r3, sl, #1024	; 0x400
    3798:	strmi	r4, [r8], r4, lsl #12
    379c:	rschi	pc, ip, #0
    37a0:	tstcs	r8, #3620864	; 0x374000
    37a4:	movwcs	lr, #27083	; 0x69cb
    37a8:	stmib	fp, {r1, r2, r3, r5, r8, r9, fp, ip, pc}^
    37ac:			; <UNDEFINED> instruction: 0xf8cb4808
    37b0:	ldmdals	r4, {r4, ip, sp}
    37b4:	mrc	7, 7, APSR_nzcv, cr6, cr13, {7}
    37b8:			; <UNDEFINED> instruction: 0xf7fd9813
    37bc:			; <UNDEFINED> instruction: 0x4631eef4
    37c0:			; <UNDEFINED> instruction: 0x4628aa11
    37c4:	ldm	r2!, {r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    37c8:	strmi	r1, [r4], -r1, lsl #25
    37cc:	strcs	fp, [r0], #-3848	; 0xfffff0f8
    37d0:	svcge	0x0032f43f
    37d4:			; <UNDEFINED> instruction: 0xf6ff2c00
    37d8:			; <UNDEFINED> instruction: 0xf8dfaf2f
    37dc:	ldcge	6, cr3, [r8], {144}	; 0x90
    37e0:	pkhtbcs	pc, ip, pc, asr #17	; <UNPREDICTABLE>
    37e4:			; <UNDEFINED> instruction: 0xf8cd447b
    37e8:	ldrbtmi	fp, [sl], #-32	; 0xffffffe0
    37ec:			; <UNDEFINED> instruction: 0xf8df9206
    37f0:	ldrmi	r2, [fp], r4, lsl #13
    37f4:	andls	r4, sl, #2046820352	; 0x7a000000
    37f8:			; <UNDEFINED> instruction: 0x46219811
    37fc:	stmdbeq	r0, {r0, r1, r2, r3, r6, ip, sp, lr, pc}
    3800:	rsbls	pc, r0, sp, asr #17
    3804:	subsls	pc, r8, sp, asr #17
    3808:	ldm	sl!, {r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    380c:	vmlal.s8	q9, d0, d0
    3810:	ldmdbls	r8, {r1, r2, r5, r6, r7, pc}
    3814:	rschi	pc, ip, r0
    3818:	rscscc	pc, pc, #79	; 0x4f
    381c:			; <UNDEFINED> instruction: 0xf7fd4630
    3820:	strmi	lr, [r0], r6, ror #29
    3824:			; <UNDEFINED> instruction: 0xf0002800
    3828:			; <UNDEFINED> instruction: 0x464980f1
    382c:	svc	0x0046f7fd
    3830:	strbmi	r9, [r1], -lr, lsr #22
    3834:	movwls	r4, #1576	; 0x628
    3838:	mrrcne	11, 2, r9, sl, cr15
    383c:	andls	sl, r1, #22528	; 0x5800
    3840:	movwls	r4, #9786	; 0x263a
    3844:			; <UNDEFINED> instruction: 0xf7ff4653
    3848:	stmdacs	r0, {r0, r1, r2, r3, r5, r7, r8, sl, fp, ip, sp, lr, pc}
    384c:	tsthi	r9, r0, asr #5	; <UNPREDICTABLE>
    3850:	mulcc	r4, fp, r8
    3854:	blls	1afce8 <log_oom_internal@plt+0x1ae338>
    3858:	blcc	5dacc <log_oom_internal@plt+0x5c11c>
    385c:	ldmdble	r2!, {r0, r8, r9, fp, sp}
    3860:			; <UNDEFINED> instruction: 0xf7fd4640
    3864:	ldmdals	r8, {r5, r7, r9, sl, fp, sp, lr, pc}
    3868:	mrc	7, 4, APSR_nzcv, cr12, cr13, {7}
    386c:	ldrtmi	lr, [r0], -r4, asr #15
    3870:	svc	0x0036f7fd
    3874:			; <UNDEFINED> instruction: 0xf43f2800
    3878:	ldmdage	r8, {r0, r2, r4, r5, r8, r9, sl, fp, sp, pc}
    387c:	mcr	7, 7, pc, cr0, cr13, {7}	; <UNPREDICTABLE>
    3880:	stmdaeq	r0, {r4, r5, r7, r8, ip, sp, lr, pc}
    3884:	ldmdals	r4, {r7, r9, fp, ip, lr, pc}
    3888:	mcr	7, 4, pc, cr12, cr13, {7}	; <UNPREDICTABLE>
    388c:			; <UNDEFINED> instruction: 0xf7fd9813
    3890:			; <UNDEFINED> instruction: 0xf1b8ee8a
    3894:	svclt	0x00a80f00
    3898:	bleq	3f9dc <log_oom_internal@plt+0x3e02c>
    389c:	strbmi	sp, [r4], -pc, lsl #21
    38a0:	strbmi	lr, [sl], -sl, asr #13
    38a4:			; <UNDEFINED> instruction: 0x46284631
    38a8:	svc	0x0026f7fd
    38ac:			; <UNDEFINED> instruction: 0xf43f2800
    38b0:	blls	52f314 <log_oom_internal@plt+0x52d964>
    38b4:	bls	569d1c <log_oom_internal@plt+0x56836c>
    38b8:	ldmdbls	r9, {r0, r1, r3, r4, r6, fp, ip}
    38bc:	bl	1068514 <log_oom_internal@plt+0x1066b64>
    38c0:	andsls	r0, r5, #536870912	; 0x20000000
    38c4:			; <UNDEFINED> instruction: 0xf8dde68c
    38c8:			; <UNDEFINED> instruction: 0xf1b99058
    38cc:	sbcle	r0, r7, r0, lsl #30
    38d0:	mulcc	r4, r9, r8
    38d4:	strble	r0, [r3, #2010]	; 0x7da
    38d8:	strtmi	r9, [r8], -sl, lsl #18
    38dc:	svc	0x00eaf7fd
    38e0:			; <UNDEFINED> instruction: 0xd1bd2800
    38e4:	ldmib	r9, {r3, fp, ip, pc}^
    38e8:	stmdbvc	r3, {r1, sl, fp, sp}
    38ec:			; <UNDEFINED> instruction: 0xf14007db
    38f0:	stmiavs	r1, {r1, r2, r3, r4, r5, r7, r8, pc}^
    38f4:	smlabbls	ip, r3, r8, r6
    38f8:	stmdbls	ip, {r0, r1, r3, r4, r7, fp, ip}
    38fc:	bl	131bb10 <log_oom_internal@plt+0x131a160>
    3900:	sbcvs	r0, r1, r1, lsl #2
    3904:			; <UNDEFINED> instruction: 0xf7fde7ac
    3908:	stmdacs	r0, {r1, r3, r6, r7, r8, r9, sl, fp, sp, lr, pc}
    390c:	tsthi	r9, r0, asr #6	; <UNPREDICTABLE>
    3910:	tstls	r6, #0, 6
    3914:	blge	5a857c <log_oom_internal@plt+0x5a6bcc>
    3918:			; <UNDEFINED> instruction: 0xf0002c00
    391c:			; <UNDEFINED> instruction: 0xf8df80fa
    3920:			; <UNDEFINED> instruction: 0x46312558
    3924:	ldrbtmi	r4, [sl], #-1576	; 0xfffff9d8
    3928:	svc	0x00faf7fd
    392c:			; <UNDEFINED> instruction: 0xf1b84680
    3930:	blle	947538 <log_oom_internal@plt+0x945b88>
    3934:	ldmdbge	r8, {r1, r2, r4, fp, ip, pc}
    3938:	ldmda	r6, {r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    393c:			; <UNDEFINED> instruction: 0xf1184680
    3940:	ldmdals	r8, {r1, r8, r9, sl, fp}
    3944:	orrshi	pc, ip, r0
    3948:	svceq	0x0000f1b8
    394c:			; <UNDEFINED> instruction: 0xf10bdb19
    3950:			; <UNDEFINED> instruction: 0xf7fd0130
    3954:			; <UNDEFINED> instruction: 0xf1b0ee7c
    3958:	ldmdals	r8, {fp}
    395c:			; <UNDEFINED> instruction: 0xf7fddb11
    3960:	ldmdals	r6, {r1, r5, r9, sl, fp, sp, lr, pc}
    3964:	mrc	7, 0, APSR_nzcv, cr14, cr13, {7}
    3968:	movwcs	lr, #51675	; 0xc9db
    396c:			; <UNDEFINED> instruction: 0xf43f4313
    3970:			; <UNDEFINED> instruction: 0xf89baf26
    3974:			; <UNDEFINED> instruction: 0xf0433004
    3978:			; <UNDEFINED> instruction: 0xf88b0304
    397c:	ldr	r3, [lr, -r4]
    3980:			; <UNDEFINED> instruction: 0xf7fd9818
    3984:	ldmdals	r6, {r4, r9, sl, fp, sp, lr, pc}
    3988:	mcr	7, 0, pc, cr12, cr13, {7}	; <UNPREDICTABLE>
    398c:	ldrb	r4, [r3], -r4, asr #12
    3990:	strbtne	pc, [r8], #2271	; 0x8df	; <UNPREDICTABLE>
    3994:	ldrbtmi	r4, [r9], #-1584	; 0xfffff9d0
    3998:	ldcl	7, cr15, [r0, #1012]!	; 0x3f4
    399c:			; <UNDEFINED> instruction: 0xf43f2800
    39a0:			; <UNDEFINED> instruction: 0xf106addd
    39a4:			; <UNDEFINED> instruction: 0xf10d0905
    39a8:	ldr	r0, [lr, #2128]!	; 0x850
    39ac:			; <UNDEFINED> instruction: 0x46504631
    39b0:	svc	0x0056f7fd
    39b4:	stmdacs	r0, {r0, r1, r7, r9, sl, lr}
    39b8:	mcrge	4, 1, pc, cr2, cr15, {1}	; <UNPREDICTABLE>
    39bc:			; <UNDEFINED> instruction: 0x46514632
    39c0:			; <UNDEFINED> instruction: 0xf7fd4638
    39c4:	stmdacs	r0, {r2, r3, r4, r6, r7, r9, sl, fp, sp, lr, pc}
    39c8:			; <UNDEFINED> instruction: 0x4604bfb8
    39cc:	mrcge	6, 1, APSR_nzcv, cr4, cr15, {7}
    39d0:	mulcc	r4, fp, r8
    39d4:	movweq	pc, #61475	; 0xf023	; <UNPREDICTABLE>
    39d8:	andcc	pc, r4, fp, lsl #17
    39dc:	strmi	lr, [r4], -fp, lsr #10
    39e0:	strbmi	r4, [r0], -r8, asr #13
    39e4:	ldcl	7, cr15, [lr, #1012]	; 0x3f4
    39e8:			; <UNDEFINED> instruction: 0xf7fd9818
    39ec:			; <UNDEFINED> instruction: 0xe623eddc
    39f0:			; <UNDEFINED> instruction: 0xf8dd4608
    39f4:			; <UNDEFINED> instruction: 0xf7fdb020
    39f8:	blls	17f158 <log_oom_internal@plt+0x17d7a8>
    39fc:	blcs	ca08 <log_oom_internal@plt+0xb058>
    3a00:	mrcge	4, 0, APSR_nzcv, cr10, cr15, {1}
    3a04:			; <UNDEFINED> instruction: 0xf8c32401
    3a08:	ldr	fp, [r5], -r0
    3a0c:	streq	pc, [fp], #-111	; 0xffffff91
    3a10:			; <UNDEFINED> instruction: 0xf7fde7e7
    3a14:	stmdacs	r0, {r2, r6, r8, r9, sl, fp, sp, lr, pc}
    3a18:	tsthi	r2, r0, asr #6	; <UNPREDICTABLE>
    3a1c:	strbtcs	pc, [r0], #-2271	; 0xfffff721	; <UNPREDICTABLE>
    3a20:			; <UNDEFINED> instruction: 0x4631ab16
    3a24:	ldrbtmi	r4, [sl], #-1576	; 0xfffff9d8
    3a28:	ldrls	r2, [r6], #-1024	; 0xfffffc00
    3a2c:			; <UNDEFINED> instruction: 0xf7fd9418
    3a30:			; <UNDEFINED> instruction: 0xf1b0ef78
    3a34:	blle	fe8c5a3c <log_oom_internal@plt+0xfe8c408c>
    3a38:	ldmdbge	r8, {r1, r2, r4, fp, ip, pc}
    3a3c:	svc	0x0094f7fd
    3a40:			; <UNDEFINED> instruction: 0xf1184680
    3a44:	ldmdals	r8, {r1, r8, r9, sl, fp}
    3a48:	tsthi	sl, r0	; <UNPREDICTABLE>
    3a4c:	blle	fe6150d4 <log_oom_internal@plt+0xfe613724>
    3a50:	tsteq	r8, fp, lsl #2	; <UNPREDICTABLE>
    3a54:	ldcl	7, cr15, [sl, #1012]!	; 0x3f4
    3a58:	stmdaeq	r0, {r4, r5, r7, r8, ip, sp, lr, pc}
    3a5c:	blle	fe429ac4 <log_oom_internal@plt+0xfe428114>
    3a60:	stc	7, cr15, [r0, #1012]!	; 0x3f4
    3a64:			; <UNDEFINED> instruction: 0xf7fd9816
    3a68:	ldmib	fp, {r1, r2, r3, r4, r7, r8, sl, fp, sp, lr, pc}^
    3a6c:	tstmi	r3, #134217728	; 0x8000000
    3a70:	mcrge	4, 5, pc, cr5, cr15, {1}	; <UNPREDICTABLE>
    3a74:	mulcc	r4, fp, r8
    3a78:	movweq	pc, #4163	; 0x1043	; <UNPREDICTABLE>
    3a7c:	andcc	pc, r4, fp, lsl #17
    3a80:			; <UNDEFINED> instruction: 0x4604e69d
    3a84:	movwcs	lr, #1965	; 0x7ad
    3a88:	mcr	8, 0, r9, cr8, cr2, {0}
    3a8c:			; <UNDEFINED> instruction: 0xf7fd3a10
    3a90:	cdp	13, 1, cr14, cr8, cr10, {4}
    3a94:			; <UNDEFINED> instruction: 0xf7fd0a10
    3a98:	usat	lr, #26, r8, asr #29
    3a9c:			; <UNDEFINED> instruction: 0x4631aa16
    3aa0:			; <UNDEFINED> instruction: 0xf8cd4628
    3aa4:			; <UNDEFINED> instruction: 0xf7fd8058
    3aa8:	strmi	lr, [r4], -r6, lsr #29
    3aac:	ldmdals	r6, {r0, r1, r5, r7, sl, fp, ip}
    3ab0:	rscshi	pc, r6, r0
    3ab4:	vmull.s8	q9, d0, d0
    3ab8:	movwcs	r8, #247	; 0xf7
    3abc:	andcs	r4, r0, #61696	; 0xf100
    3ac0:	movwcs	lr, #10699	; 0x29cb
    3ac4:	ldrbtmi	sl, [ip], #-2840	; 0xfffff4e8
    3ac8:	mul	r9, r8, r6
    3acc:	andcc	lr, r2, #3588096	; 0x36c000
    3ad0:			; <UNDEFINED> instruction: 0xf8cb3301
    3ad4:			; <UNDEFINED> instruction: 0xf1423008
    3ad8:			; <UNDEFINED> instruction: 0xf8cb0200
    3adc:	ldmdals	r6, {r2, r3, sp}
    3ae0:			; <UNDEFINED> instruction: 0xf7fd4641
    3ae4:	stmdacs	r0, {r1, r2, r3, r7, r9, sl, fp, sp, lr, pc}
    3ae8:	stmiavs	r3!, {r1, r3, r5, r8, sl, fp, ip, lr, pc}
    3aec:	mvnle	r2, r1, lsl #22
    3af0:			; <UNDEFINED> instruction: 0xf7fd9818
    3af4:	stmdacs	r0, {r1, r2, r3, r4, r5, r8, sl, fp, sp, lr, pc}
    3af8:	ldrb	sp, [r0, r8, ror #27]!
    3afc:	movwcs	r2, #512	; 0x200
    3b00:	movwcs	r9, #786	; 0x312
    3b04:	tstcs	r4, #3358720	; 0x334000
    3b08:	tstcs	r6, #3358720	; 0x334000
    3b0c:	ldrbtmi	r4, [sl], #-2782	; 0xfffff522
    3b10:	bmi	ff7bce78 <log_oom_internal@plt+0xff7bb4c8>
    3b14:			; <UNDEFINED> instruction: 0x46284631
    3b18:			; <UNDEFINED> instruction: 0xf7fd447a
    3b1c:	strmi	lr, [r0], r2, lsl #30
    3b20:	ldrtmi	lr, [r0], -r5, lsl #14
    3b24:	ldcl	7, cr15, [ip, #1012]	; 0x3f4
    3b28:			; <UNDEFINED> instruction: 0xf43f2800
    3b2c:			; <UNDEFINED> instruction: 0xf10baef1
    3b30:			; <UNDEFINED> instruction: 0x46400130
    3b34:	svc	0x0006f7fd
    3b38:			; <UNDEFINED> instruction: 0xf6bf1e04
    3b3c:	ldrb	sl, [fp, #-3861]!	; 0xfffff0eb
    3b40:	movwcs	lr, #10715	; 0x29db
    3b44:	svclt	0x001e4313
    3b48:	mulcc	r4, fp, r8
    3b4c:	movweq	pc, #4163	; 0x1043	; <UNPREDICTABLE>
    3b50:	andcc	pc, r4, fp, lsl #17
    3b54:			; <UNDEFINED> instruction: 0xf7fd9816
    3b58:			; <UNDEFINED> instruction: 0xe630ee78
    3b5c:	strtmi	r4, [r8], -ip, asr #19
    3b60:			; <UNDEFINED> instruction: 0xf7fd4479
    3b64:	stmdacs	r0, {r3, r5, r7, r9, sl, fp, sp, lr, pc}
    3b68:	addshi	pc, r2, r0, asr #32
    3b6c:	blge	4d6698 <log_oom_internal@plt+0x4d4ce8>
    3b70:			; <UNDEFINED> instruction: 0x46284631
    3b74:			; <UNDEFINED> instruction: 0xf7fd447a
    3b78:			; <UNDEFINED> instruction: 0xf1b0eed4
    3b7c:			; <UNDEFINED> instruction: 0xf6ff0800
    3b80:	ldmdals	r3, {r1, r7, r9, sl, fp, sp, pc}
    3b84:			; <UNDEFINED> instruction: 0xf7fda914
    3b88:			; <UNDEFINED> instruction: 0xf110eef0
    3b8c:	strmi	r0, [r0], r2, lsl #30
    3b90:	stmdacs	r0, {r1, r2, r3, r4, r5, r6, ip, lr, pc}
    3b94:	mrcge	6, 3, APSR_nzcv, cr7, cr15, {7}
    3b98:	ldmdbge	r8, {r2, r4, fp, ip, pc}
    3b9c:	ldcl	7, cr15, [r6, #-1012]	; 0xfffffc0c
    3ba0:	stmdaeq	r0, {r4, r5, r7, r8, ip, sp, lr, pc}
    3ba4:	ldclge	6, cr15, [r0, #764]!	; 0x2fc
    3ba8:	strmi	lr, [r0], sp, ror #12
    3bac:	stcls	8, cr9, [r6, #-76]	; 0xffffffb4
    3bb0:	svcls	0x000a9e08
    3bb4:	ldcl	7, cr15, [r6], #1012	; 0x3f4
    3bb8:			; <UNDEFINED> instruction: 0xe7689812
    3bbc:	ldcl	7, cr15, [r2], #1012	; 0x3f4
    3bc0:			; <UNDEFINED> instruction: 0xf8dde661
    3bc4:	stcls	0, cr11, [r6, #-192]	; 0xffffff40
    3bc8:	svcls	0x000a9e08
    3bcc:	stcl	7, cr15, [sl], #1012	; 0x3f4
    3bd0:			; <UNDEFINED> instruction: 0xf7fd2001
    3bd4:	blls	bbf344 <log_oom_internal@plt+0xbbd994>
    3bd8:	ldrsbtcs	pc, [r8], -fp	; <UNPREDICTABLE>
    3bdc:	addsmi	r3, sl, #1024	; 0x400
    3be0:	strmi	r4, [r9], r0, lsl #13
    3be4:			; <UNDEFINED> instruction: 0x0116e9dd
    3be8:	smlabteq	r6, sp, r9, lr
    3bec:			; <UNDEFINED> instruction: 0x0114e9dd
    3bf0:	smlabteq	r8, sp, r9, lr
    3bf4:	ldmib	sp, {r0, r1, r3, r4, r6, ip, lr, pc}^
    3bf8:	ldmdals	r2, {r1, r2, sl, ip, sp}
    3bfc:	ldmdbhi	r4, {r0, r1, r3, r6, r7, r8, fp, sp, lr, pc}
    3c00:	ldrcc	lr, [r0], #-2507	; 0xfffff635
    3c04:	strcc	lr, [r8], #-2525	; 0xfffff623
    3c08:	ldrcc	lr, [r2], #-2507	; 0xfffff635
    3c0c:			; <UNDEFINED> instruction: 0xf8cb9b2e
    3c10:			; <UNDEFINED> instruction: 0xf7fd3038
    3c14:	cdp	12, 1, cr14, cr8, cr8, {6}
    3c18:			; <UNDEFINED> instruction: 0xf7fd0a10
    3c1c:	strb	lr, [lr, #3606]	; 0xe16
    3c20:			; <UNDEFINED> instruction: 0xf7fd4630
    3c24:	stmdacs	r0, {r1, r2, r3, r4, r6, r8, sl, fp, sp, lr, pc}
    3c28:	mrcge	4, 7, APSR_nzcv, cr8, cr15, {1}
    3c2c:	andeq	pc, r8, fp, lsl #2
    3c30:	ldcl	7, cr15, [r4, #1012]	; 0x3f4
    3c34:			; <UNDEFINED> instruction: 0xf6bf1e04
    3c38:	ldrbt	sl, [sp], #3864	; 0xf18
    3c3c:	mrc	7, 1, APSR_nzcv, cr4, cr13, {7}
    3c40:			; <UNDEFINED> instruction: 0xf47f2800
    3c44:	ldr	sl, [sl, #3399]!	; 0xd47
    3c48:	mcr	7, 2, pc, cr6, cr13, {7}	; <UNPREDICTABLE>
    3c4c:	ldmdals	r2, {r0, r1, fp, sp, lr}
    3c50:	svclt	0x00182b02
    3c54:	stmdaeq	r0, {r0, r1, r6, r7, r8, ip, sp, lr, pc}
    3c58:	svcge	0x0019f47f
    3c5c:	stc	7, cr15, [r2], #1012	; 0x3f4
    3c60:	beq	43f4c8 <log_oom_internal@plt+0x43db18>
    3c64:	blt	43f4cc <log_oom_internal@plt+0x43db1c>
    3c68:	stcl	7, cr15, [lr, #1012]!	; 0x3f4
    3c6c:	stmdbls	r8, {r0, r1, r2, r5, r7, r8, sl, sp, lr, pc}
    3c70:	addvs	r7, sl, fp, lsl #18
    3c74:	movweq	pc, #4163	; 0x1043	; <UNPREDICTABLE>
    3c78:	andgt	pc, ip, r1, asr #17
    3c7c:	strb	r7, [pc, #267]!	; 3d8f <log_oom_internal@plt+0x23df>
    3c80:	ldc	7, cr15, [r0], {253}	; 0xfd
    3c84:			; <UNDEFINED> instruction: 0xf04f9816
    3c88:			; <UNDEFINED> instruction: 0xf7fd0b00
    3c8c:	ldr	lr, [r6, #3212]	; 0xc8c
    3c90:	ssatmi	r9, #4, r4, lsl #16
    3c94:	stc	7, cr15, [r6], {253}	; 0xfd
    3c98:			; <UNDEFINED> instruction: 0xf7fd9813
    3c9c:	str	lr, [lr, #3204]	; 0xc84
    3ca0:			; <UNDEFINED> instruction: 0xf7fd46c3
    3ca4:	str	lr, [sl, #3538]	; 0xdd2
    3ca8:	stcl	7, cr15, [lr, #1012]	; 0x3f4
    3cac:	ldmib	fp, {r2, r6, r7, sl, sp, lr, pc}^
    3cb0:	ldmib	fp, {r1, r4, r8}^
    3cb4:	stmib	sp, {r4, r8, r9, sp}^
    3cb8:	ldmib	sp, {r1, r3, r8}^
    3cbc:	addmi	r0, fp, #-2147483647	; 0x80000001
    3cc0:	addmi	fp, r2, #8, 30
    3cc4:	bl	fec385d0 <log_oom_internal@plt+0xfec36c20>
    3cc8:	bl	1846cd8 <log_oom_internal@plt+0x1845328>
    3ccc:	ldmib	sp, {r0, r1, r9, sl, fp}^
    3cd0:	ldmib	sp, {r3, sl, ip, sp}^
    3cd4:	adcmi	r1, r2, #-1610612736	; 0xa0000000
    3cd8:	addsmi	fp, r9, #8, 30
    3cdc:	movwcs	sp, #833	; 0x341
    3ce0:	movwcc	lr, #51661	; 0xc9cd
    3ce4:			; <UNDEFINED> instruction: 0x0114e9db
    3ce8:	strbmi	pc, [sl], #-1103	; 0xfffffbb1	; <UNPREDICTABLE>
    3cec:	ldrcc	pc, [sl], #1731	; 0x6c3
    3cf0:	andeq	lr, r0, #184, 22	; 0x2e000
    3cf4:	movweq	lr, #7017	; 0x1b69
    3cf8:	svclt	0x00084589
    3cfc:	blx	feb15306 <log_oom_internal@plt+0xfeb13956>
    3d00:	svclt	0x00040104
    3d04:	movwcs	r2, #513	; 0x201
    3d08:	andcc	lr, lr, #3358720	; 0x334000
    3d0c:	tstne	lr, r4, lsl #22	; <UNPREDICTABLE>
    3d10:	blx	1fbfd18 <log_oom_internal@plt+0x1fbe368>
    3d14:	blx	fe8ea94e <log_oom_internal@plt+0xfe8e8f9e>
    3d18:	stmib	sp, {r2, r8, r9, sp}^
    3d1c:	ldmib	sp, {r1, r3, r8, r9, sp}^
    3d20:	stmib	fp, {r1, r2, r3, r9, ip, sp}^
    3d24:	stmdals	fp, {r1, r2, r4, r8}
    3d28:	blx	12a166 <log_oom_internal@plt+0x1287b6>
    3d2c:	tstls	fp, r1, lsl #2
    3d30:	ldrdeq	lr, [sl, -sp]
    3d34:	blx	1b3fd3c <log_oom_internal@plt+0x1b3e38c>
    3d38:	mulcc	r4, fp, r8
    3d3c:	movweq	pc, #32835	; 0x8043	; <UNPREDICTABLE>
    3d40:	andcc	pc, r4, fp, lsl #17
    3d44:	tsteq	r8, fp, asr #19
    3d48:	ldmib	sp, {r0, r2, r4, r6, r8, r9, sl, sp, lr, pc}^
    3d4c:	ldmib	sp, {r3, sl, ip, sp}^
    3d50:	adcmi	r1, r2, #-1610612736	; 0xa0000000
    3d54:	addsmi	fp, r9, #8, 30
    3d58:	svcge	0x004df4bf
    3d5c:	stceq	0, cr15, [r0], {79}	; 0x4f
    3d60:	ldmib	sp, {r1, r2, r5, r6, r7, r9, sl, lr}^
    3d64:	stmdals	sl, {r3, r9, ip}
    3d68:	movwls	r1, #51723	; 0xca0b
    3d6c:	bls	2d55c0 <log_oom_internal@plt+0x2d3c10>
    3d70:	movweq	lr, #11107	; 0x2b63
    3d74:	ldr	r9, [r5, sp, lsl #6]!
    3d78:	movwcs	lr, #27099	; 0x69db
    3d7c:			; <UNDEFINED> instruction: 0x46194610
    3d80:	tstcs	r8, #3620864	; 0x374000
    3d84:	smlabteq	r6, sp, r9, lr
    3d88:	svclt	0x00084299
    3d8c:			; <UNDEFINED> instruction: 0xf4bf4290
    3d90:	ldmib	fp, {r0, r3, r8, sl, fp, sp, pc}^
    3d94:	bl	fed041bc <log_oom_internal@plt+0xfed0280c>
    3d98:	stmdals	r6, {r8, fp}
    3d9c:	tsteq	r1, r8, ror #22
    3da0:	stmdbls	r7, {r3, r8, ip, pc}
    3da4:	bl	18ca5ec <log_oom_internal@plt+0x18c8c3c>
    3da8:			; <UNDEFINED> instruction: 0xf0000101
    3dac:			; <UNDEFINED> instruction: 0x460bf9fb
    3db0:	strmi	r9, [r2], -r8, lsl #18
    3db4:	mcrr	6, 4, r4, r3, cr8
    3db8:	b	140ea20 <log_oom_internal@plt+0x140d070>
    3dbc:	svclt	0x00040301
    3dc0:	tstcs	r0, r1
    3dc4:			; <UNDEFINED> instruction: 0xf9eef000
    3dc8:	mulcc	r4, fp, r8
    3dcc:	movweq	pc, #8259	; 0x2043	; <UNPREDICTABLE>
    3dd0:	andcc	pc, r4, fp, lsl #17
    3dd4:	bleq	5feee0 <log_oom_internal@plt+0x5fd530>
    3dd8:	blvc	1ff800 <log_oom_internal@plt+0x1fde50>
    3ddc:	blvc	2bf410 <log_oom_internal@plt+0x2bda60>
    3de0:			; <UNDEFINED> instruction: 0xf7fde4de
    3de4:			; <UNDEFINED> instruction: 0x4658ec96
    3de8:	streq	pc, [fp], #-111	; 0xffffff91
    3dec:	mcr2	7, 3, pc, cr4, cr14, {7}	; <UNPREDICTABLE>
    3df0:			; <UNDEFINED> instruction: 0xf06fe422
    3df4:	ldr	r0, [pc], #-1035	; 3dfc <log_oom_internal@plt+0x244c>
    3df8:	andeq	r2, r1, r2, ror sl
    3dfc:	andeq	r0, r0, r8, lsl #3
    3e00:	andeq	r2, r1, r8, lsl ip
    3e04:	andeq	r2, r1, r4, lsr sl
    3e08:	andeq	r1, r0, ip, lsr #2
    3e0c:	andeq	r2, r1, r6, ror #23
    3e10:	andeq	r1, r0, r4, lsl r1
    3e14:	andeq	r1, r0, r8, lsl r1
    3e18:	andeq	r1, r0, r8, lsl r1
    3e1c:	andeq	r1, r0, r2, ror r0
    3e20:	andeq	r1, r0, r8, ror #1
    3e24:	ldrdeq	r1, [r0], -r4
    3e28:	andeq	r1, r0, r6, asr #1
    3e2c:	andeq	r1, r0, r6, asr #1
    3e30:	muleq	r0, r8, r0
    3e34:	andeq	r1, r0, r4, rrx
    3e38:	strdeq	r1, [r0], -r6
    3e3c:	andeq	r0, r0, r8, lsr #27
    3e40:	strdeq	r0, [r0], -r8
    3e44:	ldrdeq	r1, [r0], -r4
    3e48:	andeq	r0, r0, r6, lsl #27
    3e4c:	andeq	r0, r0, r2, ror #29
    3e50:			; <UNDEFINED> instruction: 0x000019b2
    3e54:	andeq	r0, r0, r4, ror #26
    3e58:	andeq	r0, r0, r8, ror sp
    3e5c:	andeq	r2, r1, ip, asr #18
    3e60:	strdeq	r0, [r0], -r4
    3e64:	andeq	r0, r0, ip, ror #29
    3e68:	ldrdeq	r0, [r0], -sl
    3e6c:	andeq	r2, r1, r0, lsr #16
    3e70:	andeq	r2, r1, r2, asr #16
    3e74:	andeq	r0, r0, r4, ror sp
    3e78:	andeq	r0, r0, lr, ror #24
    3e7c:	andeq	r0, r0, lr, asr #24
    3e80:	andeq	r0, r0, r6, asr fp
    3e84:	andeq	r2, r1, r6, ror #10
    3e88:	andeq	r0, r0, lr, lsr sl
    3e8c:	andeq	r0, r0, ip, lsl #21
    3e90:	muleq	r0, r0, sl
    3e94:	muleq	r0, ip, sl
    3e98:	smlabbmi	r0, r1, r0, pc	; <UNPREDICTABLE>
    3e9c:	svclt	0x0000e002
    3ea0:	movwmi	pc, #131	; 0x83	; <UNPREDICTABLE>
    3ea4:	b	13f136c <log_oom_internal@plt+0x13ef9bc>
    3ea8:	b	13c4fb4 <log_oom_internal@plt+0x13c3604>
    3eac:	b	fe5053c0 <log_oom_internal@plt+0xfe503a10>
    3eb0:	svclt	0x00080f05
    3eb4:	svceq	0x0002ea90
    3eb8:	b	1533b3c <log_oom_internal@plt+0x153218c>
    3ebc:	b	1546ec4 <log_oom_internal@plt+0x1545514>
    3ec0:	b	1fc6ed0 <log_oom_internal@plt+0x1fc5520>
    3ec4:	b	1fdb05c <log_oom_internal@plt+0x1fd96ac>
    3ec8:			; <UNDEFINED> instruction: 0xf0005c65
    3ecc:	b	13e425c <log_oom_internal@plt+0x13e28ac>
    3ed0:	bl	ff519028 <log_oom_internal@plt+0xff517678>
    3ed4:	svclt	0x00b85555
    3ed8:	sfmle	f4, 4, [ip, #-436]	; 0xfffffe4c
    3edc:	b	fe014f94 <log_oom_internal@plt+0xfe0135e4>
    3ee0:	b	fe0446f0 <log_oom_internal@plt+0xfe042d40>
    3ee4:	b	fe084af8 <log_oom_internal@plt+0xfe083148>
    3ee8:	b	fe0c3ef0 <log_oom_internal@plt+0xfe0c2540>
    3eec:	b	fe0042f8 <log_oom_internal@plt+0xfe002948>
    3ef0:	b	fe044700 <log_oom_internal@plt+0xfe042d50>
    3ef4:	ldccs	3, cr0, [r6, #-12]!
    3ef8:	ldclt	15, cr11, [r0, #-544]!	; 0xfffffde0
    3efc:	svcmi	0x0000f011
    3f00:	tstcc	r1, pc, asr #20
    3f04:	cfstrsne	mvf15, [r0], {79}	; 0x4f
    3f08:	tstcc	r1, ip, asr #20
    3f0c:	submi	sp, r0, #2
    3f10:	cmpeq	r1, r1, ror #22
    3f14:	svcmi	0x0000f013
    3f18:	movwcc	lr, #14927	; 0x3a4f
    3f1c:	tstcc	r3, #76, 20	; 0x4c000
    3f20:	subsmi	sp, r2, #2
    3f24:	movteq	lr, #15203	; 0x3b63
    3f28:	svceq	0x0005ea94
    3f2c:	adchi	pc, r7, r0
    3f30:	streq	pc, [r1], #-420	; 0xfffffe5c
    3f34:	mcreq	1, 1, pc, cr0, cr5, {6}	; <UNPREDICTABLE>
    3f38:	blx	bab74 <log_oom_internal@plt+0xb91c4>
    3f3c:	blx	8c2f7c <log_oom_internal@plt+0x8c15cc>
    3f40:	stmne	r0, {r0, r2, r9, ip, sp, lr, pc}
    3f44:	tsteq	r0, r1, asr #2	; <UNPREDICTABLE>
    3f48:	vpmax.s8	d15, d14, d3
    3f4c:	blx	10ca154 <log_oom_internal@plt+0x10c87a4>
    3f50:	cmpmi	r9, r5, lsl #6	; <UNPREDICTABLE>
    3f54:			; <UNDEFINED> instruction: 0xf1a5e00e
    3f58:			; <UNDEFINED> instruction: 0xf10e0520
    3f5c:	bcs	477e4 <log_oom_internal@plt+0x45e34>
    3f60:	stc2	10, cr15, [lr], {3}	; <UNPREDICTABLE>
    3f64:			; <UNDEFINED> instruction: 0xf04cbf28
    3f68:	blx	10c6f78 <log_oom_internal@plt+0x10c55c8>
    3f6c:	stmiane	r0, {r0, r2, r8, r9, ip, sp, lr, pc}^
    3f70:	mvnvc	lr, r1, asr fp
    3f74:	strmi	pc, [r0, #-1]
    3f78:			; <UNDEFINED> instruction: 0xf04fd507
    3f7c:			; <UNDEFINED> instruction: 0xf1dc0e00
    3f80:	bl	1f86f88 <log_oom_internal@plt+0x1f855d8>
    3f84:	bl	1b83f8c <log_oom_internal@plt+0x1b825dc>
    3f88:			; <UNDEFINED> instruction: 0xf5b10101
    3f8c:	tstle	fp, #128, 30	; 0x200
    3f90:	svcne	0x0000f5b1
    3f94:	stmdaeq	r9, {r2, r3, r8, r9, ip, lr, pc}^
    3f98:	eorseq	lr, r0, pc, asr sl
    3f9c:			; <UNDEFINED> instruction: 0x0c3cea4f
    3fa0:	streq	pc, [r1], #-260	; 0xfffffefc
    3fa4:	subpl	lr, r4, #323584	; 0x4f000
    3fa8:	svceq	0x0080f512
    3fac:	addshi	pc, sl, r0, lsl #1
    3fb0:	svcmi	0x0000f1bc
    3fb4:	b	17f3bdc <log_oom_internal@plt+0x17f222c>
    3fb8:			; <UNDEFINED> instruction: 0xf1500c50
    3fbc:	bl	1043fc4 <log_oom_internal@plt+0x1042614>
    3fc0:	b	10583d8 <log_oom_internal@plt+0x1056a28>
    3fc4:	ldflts	f0, [r0, #-20]!	; 0xffffffec
    3fc8:	mcrreq	10, 5, lr, ip, cr15
    3fcc:	bl	10544d4 <log_oom_internal@plt+0x1052b24>
    3fd0:	stfccs	f0, [r1], {1}
    3fd4:			; <UNDEFINED> instruction: 0xf5b1bf28
    3fd8:	rscle	r1, r9, #128, 30	; 0x200
    3fdc:	svceq	0x0000f091
    3fe0:	strmi	fp, [r1], -r4, lsl #30
    3fe4:	blx	fec4bfec <log_oom_internal@plt+0xfec4a63c>
    3fe8:	svclt	0x0008f381
    3fec:			; <UNDEFINED> instruction: 0xf1a33320
    3ff0:			; <UNDEFINED> instruction: 0xf1b3030b
    3ff4:	ble	30487c <log_oom_internal@plt+0x302ecc>
    3ff8:	sfmle	f3, 4, [r8, #-48]	; 0xffffffd0
    3ffc:	ldfeqd	f7, [r4], {2}
    4000:	andeq	pc, ip, #-2147483600	; 0x80000030
    4004:			; <UNDEFINED> instruction: 0xf00cfa01
    4008:			; <UNDEFINED> instruction: 0xf102fa21
    400c:			; <UNDEFINED> instruction: 0xf102e00c
    4010:	svclt	0x00d80214
    4014:	stfeqd	f7, [r0], #-776	; 0xfffffcf8
    4018:			; <UNDEFINED> instruction: 0xf102fa01
    401c:	stc2	10, cr15, [ip], {32}	; <UNPREDICTABLE>
    4020:	b	1073f98 <log_oom_internal@plt+0x10725e8>
    4024:	addsmi	r0, r0, ip, lsl #2
    4028:	svclt	0x00a21ae4
    402c:	tstpl	r4, r1, lsl #22
    4030:	ldclt	3, cr4, [r0, #-164]!	; 0xffffff5c
    4034:	streq	lr, [r4], #-2671	; 0xfffff591
    4038:	ble	7130bc <log_oom_internal@plt+0x71170c>
    403c:	cfstrsle	mvf3, [lr], {12}
    4040:	ldreq	pc, [r4], #-260	; 0xfffffefc
    4044:	eoreq	pc, r0, #196, 2	; 0x31
    4048:			; <UNDEFINED> instruction: 0xf004fa20
    404c:	vpmax.u8	d15, d2, d1
    4050:	andeq	lr, r3, r0, asr #20
    4054:	vpmax.u8	d15, d4, d17
    4058:	tsteq	r3, r5, asr #20
    405c:			; <UNDEFINED> instruction: 0xf1c4bd30
    4060:			; <UNDEFINED> instruction: 0xf1c4040c
    4064:	blx	8048ec <log_oom_internal@plt+0x802f3c>
    4068:	blx	80078 <log_oom_internal@plt+0x7e6c8>
    406c:	b	1040c84 <log_oom_internal@plt+0x103f2d4>
    4070:	strtmi	r0, [r9], -r3
    4074:	blx	87353c <log_oom_internal@plt+0x871b8c>
    4078:	strtmi	pc, [r9], -r4
    407c:			; <UNDEFINED> instruction: 0xf094bd30
    4080:	vst4.<illegal width 64>	{d0[0],d1[0],d2[0],d3[0]}, [r3], r0
    4084:	svclt	0x00061380
    4088:	orrne	pc, r0, r1, lsl #9
    408c:	cfstrscc	mvf3, [r1, #-4]
    4090:	b	1ffddd0 <log_oom_internal@plt+0x1ffc420>
    4094:	svclt	0x00185c64
    4098:			; <UNDEFINED> instruction: 0x5c65ea7f
    409c:	b	fe538148 <log_oom_internal@plt+0xfe536798>
    40a0:	svclt	0x00080f05
    40a4:	svceq	0x0002ea90
    40a8:	b	15380c4 <log_oom_internal@plt+0x1536714>
    40ac:	svclt	0x00040c00
    40b0:			; <UNDEFINED> instruction: 0x46104619
    40b4:	b	fe47357c <log_oom_internal@plt+0xfe471bcc>
    40b8:	svclt	0x001e0f03
    40bc:	andcs	r2, r0, r0, lsl #2
    40c0:	b	17f3588 <log_oom_internal@plt+0x17f1bd8>
    40c4:	tstle	r5, r4, asr ip
    40c8:	cmpmi	r9, r0, asr #32
    40cc:			; <UNDEFINED> instruction: 0xf041bf28
    40d0:	ldflts	f4, [r0, #-0]
    40d4:	streq	pc, [r0], #1300	; 0x514
    40d8:			; <UNDEFINED> instruction: 0xf501bf3c
    40dc:	ldflts	f1, [r0, #-512]!	; 0xfffffe00
    40e0:	strmi	pc, [r0, #-1]
    40e4:	mvnsmi	pc, r5, asr #32
    40e8:	cmneq	r0, r1, asr #8	; <UNPREDICTABLE>
    40ec:	andeq	pc, r0, pc, asr #32
    40f0:	b	1ff35b8 <log_oom_internal@plt+0x1ff1c08>
    40f4:	svclt	0x001a5c64
    40f8:			; <UNDEFINED> instruction: 0x46104619
    40fc:			; <UNDEFINED> instruction: 0x5c65ea7f
    4100:			; <UNDEFINED> instruction: 0x460bbf1c
    4104:	b	1415914 <log_oom_internal@plt+0x1413f64>
    4108:	svclt	0x00063401
    410c:	strcc	lr, [r3, #-2642]	; 0xfffff5ae
    4110:	svceq	0x0003ea91
    4114:	tstcs	r0, r1, asr #8	; <UNPREDICTABLE>
    4118:	svclt	0x0000bd30
    411c:	svceq	0x0000f090
    4120:	tstcs	r0, r4, lsl #30
    4124:	ldrlt	r4, [r0, #-1904]!	; 0xfffff890
    4128:	strvs	pc, [r0], #1103	; 0x44f
    412c:	ldrteq	pc, [r2], #-260	; 0xfffffefc	; <UNPREDICTABLE>
    4130:	streq	pc, [r0, #-79]	; 0xffffffb1
    4134:	tsteq	r0, pc, asr #32	; <UNPREDICTABLE>
    4138:	svclt	0x0000e750
    413c:	svceq	0x0000f090
    4140:	tstcs	r0, r4, lsl #30
    4144:	ldrlt	r4, [r0, #-1904]!	; 0xfffff890
    4148:	strvs	pc, [r0], #1103	; 0x44f
    414c:	ldrteq	pc, [r2], #-260	; 0xfffffefc	; <UNPREDICTABLE>
    4150:	strmi	pc, [r0, #-16]
    4154:	submi	fp, r0, #72, 30	; 0x120
    4158:	tsteq	r0, pc, asr #32	; <UNPREDICTABLE>
    415c:	svclt	0x0000e73e
    4160:	b	13c4270 <log_oom_internal@plt+0x13c28c0>
    4164:	b	13c48f4 <log_oom_internal@plt+0x13c2f44>
    4168:	b	13c4634 <log_oom_internal@plt+0x13c2c84>
    416c:	svclt	0x001f7002
    4170:	cmnmi	pc, #18	; <UNPREDICTABLE>
    4174:	svcmi	0x007ff093
    4178:	msrpl	SPSR_, r1, lsl #1
    417c:			; <UNDEFINED> instruction: 0xf0324770
    4180:	svclt	0x0008427f
    4184:			; <UNDEFINED> instruction: 0xf0934770
    4188:	svclt	0x00044f7f
    418c:	tstcs	r0, r1, asr #8	; <UNPREDICTABLE>
    4190:	ldrlt	r4, [r0, #-1904]!	; 0xfffff890
    4194:	strbtvc	pc, [r0], #-1103	; 0xfffffbb1	; <UNPREDICTABLE>
    4198:	strmi	pc, [r0, #-1]
    419c:	tstmi	r0, r1, lsr #32	; <UNPREDICTABLE>
    41a0:	svclt	0x0000e71c
    41a4:	andeq	lr, r1, #80, 20	; 0x50000
    41a8:	ldrbmi	fp, [r0, -r8, lsl #30]!
    41ac:			; <UNDEFINED> instruction: 0xf04fb530
    41b0:	and	r0, sl, r0, lsl #10
    41b4:	andeq	lr, r1, #80, 20	; 0x50000
    41b8:	ldrbmi	fp, [r0, -r8, lsl #30]!
    41bc:			; <UNDEFINED> instruction: 0xf011b530
    41c0:	strle	r4, [r2, #-1280]	; 0xfffffb00
    41c4:	bl	1854acc <log_oom_internal@plt+0x185311c>
    41c8:	vst4.16	{d16,d18,d20,d22}, [pc], r1
    41cc:			; <UNDEFINED> instruction: 0xf1046480
    41d0:	b	17c52a0 <log_oom_internal@plt+0x17c38f0>
    41d4:			; <UNDEFINED> instruction: 0xf43f5c91
    41d8:			; <UNDEFINED> instruction: 0xf04faed8
    41dc:	b	17c49f0 <log_oom_internal@plt+0x17c3040>
    41e0:	svclt	0x00180cdc
    41e4:	b	17d09f8 <log_oom_internal@plt+0x17cf048>
    41e8:	svclt	0x00180cdc
    41ec:	bl	90a00 <log_oom_internal@plt+0x8f050>
    41f0:			; <UNDEFINED> instruction: 0xf1c202dc
    41f4:	blx	4e7c <log_oom_internal@plt+0x34cc>
    41f8:	blx	84320c <log_oom_internal@plt+0x84185c>
    41fc:	blx	8020c <log_oom_internal@plt+0x7e85c>
    4200:	b	1043a14 <log_oom_internal@plt+0x1042064>
    4204:	blx	844244 <log_oom_internal@plt+0x842894>
    4208:	ldrmi	pc, [r4], #-258	; 0xfffffefe
    420c:	svclt	0x0000e6bd
    4210:	stmdblt	sl, {r0, r1, r4, r6, r8, fp, ip, sp, pc}^
    4214:	svclt	0x00082900
    4218:	svclt	0x001c2800
    421c:	mvnscc	pc, pc, asr #32
    4220:	rscscc	pc, pc, pc, asr #32
    4224:	stmdalt	ip, {ip, sp, lr, pc}
    4228:	stfeqd	f7, [r8], {173}	; 0xad
    422c:	vmlsgt.f16	s28, s8, s27	; <UNPREDICTABLE>
    4230:			; <UNDEFINED> instruction: 0xf80cf000
    4234:	ldrd	pc, [r4], -sp
    4238:	movwcs	lr, #10717	; 0x29dd
    423c:	ldrbmi	fp, [r0, -r4]!
    4240:			; <UNDEFINED> instruction: 0xf04fb502
    4244:			; <UNDEFINED> instruction: 0xf7fd0008
    4248:	vstrlt	s28, [r2, #-736]	; 0xfffffd20
    424c:	svclt	0x00084299
    4250:	push	{r4, r7, r9, lr}
    4254:			; <UNDEFINED> instruction: 0x46044ff0
    4258:	andcs	fp, r0, r8, lsr pc
    425c:			; <UNDEFINED> instruction: 0xf8dd460d
    4260:	svclt	0x0038c024
    4264:	cmnle	fp, #1048576	; 0x100000
    4268:			; <UNDEFINED> instruction: 0x46994690
    426c:			; <UNDEFINED> instruction: 0xf283fab3
    4270:	rsbsle	r2, r0, r0, lsl #22
    4274:			; <UNDEFINED> instruction: 0xf385fab5
    4278:	rsble	r2, r8, r0, lsl #26
    427c:			; <UNDEFINED> instruction: 0xf1a21ad2
    4280:	blx	247b08 <log_oom_internal@plt+0x246158>
    4284:	blx	242e94 <log_oom_internal@plt+0x2414e4>
    4288:			; <UNDEFINED> instruction: 0xf1c2f30e
    428c:	b	12c5f14 <log_oom_internal@plt+0x12c4564>
    4290:	blx	a06ea4 <log_oom_internal@plt+0xa054f4>
    4294:	b	1300eb8 <log_oom_internal@plt+0x12ff508>
    4298:	blx	206eac <log_oom_internal@plt+0x2054fc>
    429c:	ldrbmi	pc, [sp, #-2562]	; 0xfffff5fe	; <UNPREDICTABLE>
    42a0:	ldrbmi	fp, [r4, #-3848]	; 0xfffff0f8
    42a4:	andcs	fp, r0, ip, lsr pc
    42a8:	movwle	r4, #42497	; 0xa601
    42ac:	bl	fed0c2b8 <log_oom_internal@plt+0xfed0a908>
    42b0:	blx	52e0 <log_oom_internal@plt+0x3930>
    42b4:	blx	8406f4 <log_oom_internal@plt+0x83ed44>
    42b8:	bl	1980edc <log_oom_internal@plt+0x197f52c>
    42bc:	tstmi	r9, #46137344	; 0x2c00000
    42c0:	bcs	14508 <log_oom_internal@plt+0x12b58>
    42c4:	b	13f83bc <log_oom_internal@plt+0x13f6a0c>
    42c8:	b	13c6438 <log_oom_internal@plt+0x13c4a88>
    42cc:	b	1206840 <log_oom_internal@plt+0x1204e90>
    42d0:	ldrmi	r7, [r6], -fp, asr #17
    42d4:	bl	fed3c308 <log_oom_internal@plt+0xfed3a958>
    42d8:	bl	1944f00 <log_oom_internal@plt+0x1943550>
    42dc:	ldmne	fp, {r0, r3, r9, fp}^
    42e0:	beq	2bf010 <log_oom_internal@plt+0x2bd660>
    42e4:			; <UNDEFINED> instruction: 0xf14a1c5c
    42e8:	cfsh32cc	mvfx0, mvfx1, #0
    42ec:	strbmi	sp, [sp, #-7]
    42f0:	strbmi	fp, [r4, #-3848]	; 0xfffff0f8
    42f4:	stmdbne	r4!, {r0, r1, r2, r3, r5, r6, r7, r9, ip, lr, pc}
    42f8:	adfccsz	f4, f1, #5.0
    42fc:	blx	178ae0 <log_oom_internal@plt+0x177130>
    4300:	blx	941f24 <log_oom_internal@plt+0x940574>
    4304:	teqmi	fp, #134217728	; 0x8000000	; <UNPREDICTABLE>
    4308:	vseleq.f32	s30, s28, s11
    430c:	blx	94a714 <log_oom_internal@plt+0x948d64>
    4310:	b	1102320 <log_oom_internal@plt+0x1100970>
    4314:			; <UNDEFINED> instruction: 0xf1a2040e
    4318:			; <UNDEFINED> instruction: 0xf1c20720
    431c:	blx	205ba4 <log_oom_internal@plt+0x2041f4>
    4320:	blx	140f30 <log_oom_internal@plt+0x13f580>
    4324:	blx	141f48 <log_oom_internal@plt+0x140598>
    4328:	b	1100b38 <log_oom_internal@plt+0x10ff188>
    432c:	blx	904f50 <log_oom_internal@plt+0x9035a0>
    4330:	bl	1181b50 <log_oom_internal@plt+0x11801a0>
    4334:	teqmi	r3, #1073741824	; 0x40000000
    4338:	strbmi	r1, [r5], -r0, lsl #21
    433c:	tsteq	r3, r1, ror #22
    4340:	svceq	0x0000f1bc
    4344:	stmib	ip, {r0, ip, lr, pc}^
    4348:	pop	{r8, sl, lr}
    434c:	blx	fed28314 <log_oom_internal@plt+0xfed26964>
    4350:	msrcc	CPSR_, #132, 6	; 0x10000002
    4354:	blx	fee3e1a4 <log_oom_internal@plt+0xfee3c7f4>
    4358:	blx	fed80d80 <log_oom_internal@plt+0xfed7f3d0>
    435c:	eorcc	pc, r0, #335544322	; 0x14000002
    4360:	orrle	r2, fp, r0, lsl #26
    4364:	svclt	0x0000e7f3
    4368:	mvnsmi	lr, #737280	; 0xb4000
    436c:	cfmadd32mi	mvax0, mvfx4, mvfx12, mvfx7
    4370:	stcmi	6, cr4, [ip, #-544]	; 0xfffffde0
    4374:	ldrbtmi	r4, [lr], #-1681	; 0xfffff96f
    4378:	ldm	r8, {r0, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    437c:	blne	1d95578 <log_oom_internal@plt+0x1d93bc8>
    4380:	strhle	r1, [sl], -r6
    4384:	strcs	r3, [r0], #-3332	; 0xfffff2fc
    4388:	svccc	0x0004f855
    438c:	strbmi	r3, [sl], -r1, lsl #8
    4390:	ldrtmi	r4, [r8], -r1, asr #12
    4394:	adcmi	r4, r6, #152, 14	; 0x2600000
    4398:	pop	{r1, r2, r4, r5, r6, r7, r8, ip, lr, pc}
    439c:	svclt	0x000083f8
    43a0:	ldrdeq	r1, [r1], -r2
    43a4:	andeq	r1, r1, r8, asr #17
    43a8:	svclt	0x00004770

Disassembly of section .fini:

000043ac <.fini>:
    43ac:	push	{r3, lr}
    43b0:	pop	{r3, pc}
