--counter
--includes
	library ieee;
	use ieee.std_logic_1164.all;
	use ieee.numeric_std.all;
	use work.Rs232_tx_pack.all;

entity Counter is
 	port (
		clk:		in std_logic;
		inc:		in std_logic;
		load: 		in std_logic;
		start_num:	in std_logic_vector(ADRR_LENGTH-1 downto 0);
		count_out:	out std_logic_vector(ADRR_LENGTH-1 downto 0)
 	) ;
end entity ; -- Counter

architecture arch of Counter is
	signal count: unsigned(ADRR_LENGTH-1 downto 0);

	begin
		process( clk )
			begin
				if( rising_edge(clk) ) then
					if load='1' then
						count_out<=start_num;
					elsif inc='1' then
						count_out<=std_logic_vector(count+'1');
					else
						count_out<=std_logic_vector(count);
					end if ;
				end if ;
		end process ;
end architecture ; -- arch