Release 14.7 - xst P.20131013 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.08 secs
 
--> Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.08 secs
 
--> Reading design: lab8_topLevel.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Compilation
  3) Design Hierarchy Analysis
  4) HDL Analysis
  5) HDL Synthesis
     5.1) HDL Synthesis Report
  6) Advanced HDL Synthesis
     6.1) Advanced HDL Synthesis Report
  7) Low Level Synthesis
  8) Partition Report
  9) Final Report
	9.1) Device utilization summary
	9.2) Partition Resource Summary
	9.3) TIMING REPORT


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "lab8_topLevel.prj"
Input Format                       : mixed
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "lab8_topLevel"
Output Format                      : NGC
Target Device                      : xc3s500e-4-fg320

---- Source Options
Top Module Name                    : lab8_topLevel
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Mux Style                          : Auto
Decoder Extraction                 : YES
Priority Encoder Extraction        : Yes
Shift Register Extraction          : YES
Logical Shifter Extraction         : YES
XOR Collapsing                     : YES
ROM Style                          : Auto
Mux Extraction                     : Yes
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Multiplier Style                   : Auto
Automatic Register Balancing       : No

---- Target Options
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 24
Register Duplication               : YES
Slice Packing                      : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Yes
Use Synchronous Set                : Yes
Use Synchronous Reset              : Yes
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
Verilog 2001                       : YES
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

---- Other Options
Cores Search Directories           : {"ipcore_dir"  }

=========================================================================


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling vhdl file "D:/VHDL Projects/Lab8/seg7_hex.vhd" in Library work.
Architecture behavioral of Entity seg7_hex is up to date.
Compiling vhdl file "D:/VHDL Projects/Lab8/pulseGenerator.vhd" in Library work.
Architecture behavioral of Entity pulsegenerator is up to date.
Compiling vhdl file "D:/VHDL Projects/Lab8/upCounter.vhd" in Library work.
Architecture behavioral of Entity upcounter is up to date.
Compiling vhdl file "D:/VHDL Projects/Lab8/ipcore_dir/sineLUT.vhd" in Library work.
Architecture sinelut_a of Entity sinelut is up to date.
Compiling vhdl file "D:/VHDL Projects/Lab8/myDCM.vhd" in Library work.
Architecture behavioral of Entity mydcm is up to date.
Compiling vhdl file "D:/VHDL Projects/Lab8/dac.vhd" in Library work.
Architecture rtl of Entity dac is up to date.
Compiling vhdl file "D:/VHDL Projects/Lab8/seg7_driver.vhd" in Library work.
Architecture behavioral of Entity seg7_driver is up to date.
Compiling vhdl file "D:/VHDL Projects/Lab8/lab8_topLevel.vhd" in Library work.
Architecture behavioral of Entity lab8_toplevel is up to date.

=========================================================================
*                     Design Hierarchy Analysis                         *
=========================================================================
Analyzing hierarchy for entity <lab8_topLevel> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <pulseGenerator> in library <work> (architecture <Behavioral>) with generics.
	n = 14

Analyzing hierarchy for entity <upCounter> in library <work> (architecture <Behavioral>) with generics.
	n = 4

Analyzing hierarchy for entity <myDCM> in library <work> (architecture <BEHAVIORAL>).

Analyzing hierarchy for entity <dac> in library <work> (architecture <rtl>) with generics.
	MSBI = 9

Analyzing hierarchy for entity <seg7_driver> in library <work> (architecture <Behavioral>).

Analyzing hierarchy for entity <seg7_hex> in library <work> (architecture <Behavioral>).

Analyzing hierarchy for entity <pulseGenerator> in library <work> (architecture <Behavioral>) with generics.
	n = 16

Analyzing hierarchy for entity <upCounter> in library <work> (architecture <Behavioral>) with generics.
	n = 2


=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing Entity <lab8_topLevel> in library <work> (Architecture <behavioral>).
WARNING:Xst:2211 - "D:/VHDL Projects/Lab8/lab8_topLevel.vhd" line 39: Instantiating black box module <sineLUT>.
Entity <lab8_topLevel> analyzed. Unit <lab8_topLevel> generated.

Analyzing generic Entity <pulseGenerator.1> in library <work> (Architecture <Behavioral>).
	n = 14
Entity <pulseGenerator.1> analyzed. Unit <pulseGenerator.1> generated.

Analyzing generic Entity <upCounter.1> in library <work> (Architecture <Behavioral>).
	n = 4
Entity <upCounter.1> analyzed. Unit <upCounter.1> generated.

Analyzing Entity <myDCM> in library <work> (Architecture <BEHAVIORAL>).
    Set user-defined property "CLKDV_DIVIDE =  2.0000000000000000" for instance <DCM_SP_INST> in unit <myDCM>.
    Set user-defined property "CLKFX_DIVIDE =  1" for instance <DCM_SP_INST> in unit <myDCM>.
    Set user-defined property "CLKFX_MULTIPLY =  4" for instance <DCM_SP_INST> in unit <myDCM>.
    Set user-defined property "CLKIN_DIVIDE_BY_2 =  FALSE" for instance <DCM_SP_INST> in unit <myDCM>.
    Set user-defined property "CLKIN_PERIOD =  20.0000000000000000" for instance <DCM_SP_INST> in unit <myDCM>.
    Set user-defined property "CLKOUT_PHASE_SHIFT =  NONE" for instance <DCM_SP_INST> in unit <myDCM>.
    Set user-defined property "CLK_FEEDBACK =  2X" for instance <DCM_SP_INST> in unit <myDCM>.
    Set user-defined property "DESKEW_ADJUST =  SYSTEM_SYNCHRONOUS" for instance <DCM_SP_INST> in unit <myDCM>.
    Set user-defined property "DFS_FREQUENCY_MODE =  LOW" for instance <DCM_SP_INST> in unit <myDCM>.
    Set user-defined property "DLL_FREQUENCY_MODE =  LOW" for instance <DCM_SP_INST> in unit <myDCM>.
    Set user-defined property "DSS_MODE =  NONE" for instance <DCM_SP_INST> in unit <myDCM>.
    Set user-defined property "DUTY_CYCLE_CORRECTION =  TRUE" for instance <DCM_SP_INST> in unit <myDCM>.
    Set user-defined property "FACTORY_JF =  C080" for instance <DCM_SP_INST> in unit <myDCM>.
    Set user-defined property "PHASE_SHIFT =  0" for instance <DCM_SP_INST> in unit <myDCM>.
    Set user-defined property "STARTUP_WAIT =  FALSE" for instance <DCM_SP_INST> in unit <myDCM>.
Entity <myDCM> analyzed. Unit <myDCM> generated.

Analyzing generic Entity <dac> in library <work> (Architecture <rtl>).
	MSBI = 9
Entity <dac> analyzed. Unit <dac> generated.

Analyzing Entity <seg7_driver> in library <work> (Architecture <Behavioral>).
Entity <seg7_driver> analyzed. Unit <seg7_driver> generated.

Analyzing Entity <seg7_hex> in library <work> (Architecture <Behavioral>).
Entity <seg7_hex> analyzed. Unit <seg7_hex> generated.

Analyzing generic Entity <pulseGenerator.2> in library <work> (Architecture <Behavioral>).
	n = 16
Entity <pulseGenerator.2> analyzed. Unit <pulseGenerator.2> generated.

Analyzing generic Entity <upCounter.2> in library <work> (Architecture <Behavioral>).
	n = 2
Entity <upCounter.2> analyzed. Unit <upCounter.2> generated.


=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Performing bidirectional port resolution...

Synthesizing Unit <pulseGenerator_1>.
    Related source file is "D:/VHDL Projects/Lab8/pulseGenerator.vhd".
    Found 14-bit comparator equal for signal <clear$cmp_eq0000> created at line 43.
    Found 14-bit up counter for signal <cntrSig>.
    Summary:
	inferred   1 Counter(s).
	inferred   1 Comparator(s).
Unit <pulseGenerator_1> synthesized.


Synthesizing Unit <upCounter_1>.
    Related source file is "D:/VHDL Projects/Lab8/upCounter.vhd".
    Found 4-bit up counter for signal <cntr2Sig>.
    Summary:
	inferred   1 Counter(s).
Unit <upCounter_1> synthesized.


Synthesizing Unit <dac>.
    Related source file is "D:/VHDL Projects/Lab8/dac.vhd".
    Found 1-bit register for signal <DACout>.
    Found 12-bit adder for signal <deltaAdder>.
    Found 12-bit adder for signal <sigmaAdder>.
    Found 12-bit register for signal <sigmaLatch>.
    Summary:
	inferred  13 D-type flip-flop(s).
	inferred   2 Adder/Subtractor(s).
Unit <dac> synthesized.


Synthesizing Unit <seg7_hex>.
    Related source file is "D:/VHDL Projects/Lab8/seg7_hex.vhd".
    Found 16x7-bit ROM for signal <seg7>.
    Summary:
	inferred   1 ROM(s).
Unit <seg7_hex> synthesized.


Synthesizing Unit <pulseGenerator_2>.
    Related source file is "D:/VHDL Projects/Lab8/pulseGenerator.vhd".
    Found 16-bit up counter for signal <cntrSig>.
    Summary:
	inferred   1 Counter(s).
Unit <pulseGenerator_2> synthesized.


Synthesizing Unit <upCounter_2>.
    Related source file is "D:/VHDL Projects/Lab8/upCounter.vhd".
    Found 2-bit up counter for signal <cntr2Sig>.
    Summary:
	inferred   1 Counter(s).
Unit <upCounter_2> synthesized.


Synthesizing Unit <myDCM>.
    Related source file is "D:/VHDL Projects/Lab8/myDCM.vhd".
Unit <myDCM> synthesized.


Synthesizing Unit <seg7_driver>.
    Related source file is "D:/VHDL Projects/Lab8/seg7_driver.vhd".
    Found 4-bit register for signal <anodes>.
    Found 1-of-4 decoder for signal <anodes$mux0004>.
    Found 4-bit register for signal <charToDisplay>.
    Found 4-bit 4-to-1 multiplexer for signal <charToDisplay$mux0000>.
    Summary:
	inferred   8 D-type flip-flop(s).
	inferred   4 Multiplexer(s).
	inferred   1 Decoder(s).
Unit <seg7_driver> synthesized.


Synthesizing Unit <lab8_topLevel>.
    Related source file is "D:/VHDL Projects/Lab8/lab8_topLevel.vhd".
    Found 8x18-bit ROM for signal <sliderSwitches_2_0$rom0000>.
    Found 8x3-bit ROM for signal <toShift>.
    Summary:
	inferred   2 ROM(s).
Unit <lab8_topLevel> synthesized.


=========================================================================
HDL Synthesis Report

Macro Statistics
# ROMs                                                 : 3
 16x7-bit ROM                                          : 1
 8x18-bit ROM                                          : 1
 8x3-bit ROM                                           : 1
# Adders/Subtractors                                   : 2
 12-bit adder                                          : 2
# Counters                                             : 4
 14-bit up counter                                     : 1
 16-bit up counter                                     : 1
 2-bit up counter                                      : 1
 4-bit up counter                                      : 1
# Registers                                            : 15
 1-bit register                                        : 13
 4-bit register                                        : 2
# Comparators                                          : 1
 14-bit comparator equal                               : 1
# Multiplexers                                         : 1
 4-bit 4-to-1 multiplexer                              : 1
# Decoders                                             : 1
 1-of-4 decoder                                        : 1

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

Reading core <ipcore_dir/sineLUT.ngc>.
Loading core <sineLUT> for timing and area information for instance <MYSINELUT>.

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# ROMs                                                 : 3
 16x7-bit ROM                                          : 1
 8x18-bit ROM                                          : 1
 8x3-bit ROM                                           : 1
# Adders/Subtractors                                   : 2
 12-bit adder                                          : 2
# Counters                                             : 4
 14-bit up counter                                     : 1
 16-bit up counter                                     : 1
 2-bit up counter                                      : 1
 4-bit up counter                                      : 1
# Registers                                            : 21
 Flip-Flops                                            : 21
# Comparators                                          : 1
 14-bit comparator equal                               : 1
# Multiplexers                                         : 1
 4-bit 4-to-1 multiplexer                              : 1
# Decoders                                             : 1
 1-of-4 decoder                                        : 1

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
WARNING:Xst:1710 - FF/Latch <charToDisplay_3> (without init value) has a constant value of 0 in block <seg7_driver>. This FF/Latch will be trimmed during the optimization process.

Optimizing unit <lab8_topLevel> ...

Optimizing unit <dac> ...

Optimizing unit <seg7_driver> ...

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block lab8_topLevel, actual ratio is 1.

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 56
 Flip-Flops                                            : 56

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Final Report                               *
=========================================================================
Final Results
RTL Top Level Output File Name     : lab8_topLevel.ngr
Top Level Output File Name         : lab8_topLevel
Output Format                      : NGC
Optimization Goal                  : Speed
Keep Hierarchy                     : No

Design Statistics
# IOs                              : 19

Cell Usage :
# BELS                             : 220
#      GND                         : 2
#      INV                         : 4
#      LUT1                        : 28
#      LUT2                        : 13
#      LUT3                        : 33
#      LUT3_D                      : 1
#      LUT4                        : 33
#      LUT4_D                      : 1
#      MULT_AND                    : 9
#      MUXCY                       : 46
#      MUXF5                       : 7
#      VCC                         : 1
#      XORCY                       : 42
# FlipFlops/Latches                : 64
#      FD                          : 21
#      FDE                         : 13
#      FDR                         : 30
# RAMS                             : 8
#      RAM16X1D                    : 8
# Clock Buffers                    : 2
#      BUFG                        : 2
# IO Buffers                       : 19
#      IBUF                        : 6
#      IBUFG                       : 1
#      OBUF                        : 12
# DCMs                             : 1
#      DCM_SP                      : 1
=========================================================================

Device utilization summary:
---------------------------

Selected Device : 3s500efg320-4 

 Number of Slices:                       71  out of   4656     1%  
 Number of Slice Flip Flops:             64  out of   9312     0%  
 Number of 4 input LUTs:                129  out of   9312     1%  
    Number used as logic:               113
    Number used as RAMs:                 16
 Number of IOs:                          19
 Number of bonded IOBs:                  19  out of    232     8%  
 Number of GCLKs:                         2  out of     24     8%  
 Number of DCMs:                          1  out of      4    25%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
TIMING REPORT

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
clk_50                             | MYDCM/DCM_SP_INST:CLK2X| 47    |
clk_50                             | IBUFG+BUFG             | 25    |
-----------------------------------+------------------------+-------+

Asynchronous Control Signals Information:
----------------------------------------
No asynchronous control signals found in this design

Timing Summary:
---------------
Speed Grade: -4

   Minimum period: 15.032ns (Maximum Frequency: 66.525MHz)
   Minimum input arrival time before clock: 8.951ns
   Maximum output required time after clock: 5.870ns
   Maximum combinational path delay: No path found

Timing Detail:
--------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'clk_50'
  Clock period: 15.032ns (frequency: 66.525MHz)
  Total number of paths / destination ports: 2229 / 139
-------------------------------------------------------------------------
Delay:               7.516ns (Levels of Logic = 13)
  Source:            MYSINELUT/blk0000000f (FF)
  Destination:       MYDAC/sigmaLatch_11 (FF)
  Source Clock:      clk_50 rising 2.0X
  Destination Clock: clk_50 rising 2.0X

  Data Path: MYSINELUT/blk0000000f to MYDAC/sigmaLatch_11
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q               5   0.591   0.712  blk0000000f (sine<2>)
     end scope: 'MYSINELUT'
     LUT3_D:I1->LO         1   0.704   0.104  DACin<0>22 (N54)
     LUT4:I3->O            1   0.704   0.455  DACin<3>2_F (N45)
     LUT3:I2->O            2   0.704   0.447  DACin<3>21 (DACin<3>)
     MULT_AND:I0->LO       0   0.741   0.000  MYDAC/Madd_sigmaAdderC2_mand (MYDAC/Madd_sigmaAdderC2_mand1)
     MUXCY:DI->O           1   0.888   0.000  MYDAC/Madd_sigmaAdder_Madd_cy<4> (MYDAC/Madd_sigmaAdder_Madd_cy<4>)
     MUXCY:CI->O           1   0.059   0.000  MYDAC/Madd_sigmaAdder_Madd_cy<5> (MYDAC/Madd_sigmaAdder_Madd_cy<5>)
     MUXCY:CI->O           1   0.059   0.000  MYDAC/Madd_sigmaAdder_Madd_cy<6> (MYDAC/Madd_sigmaAdder_Madd_cy<6>)
     MUXCY:CI->O           1   0.059   0.000  MYDAC/Madd_sigmaAdder_Madd_cy<7> (MYDAC/Madd_sigmaAdder_Madd_cy<7>)
     MUXCY:CI->O           1   0.059   0.000  MYDAC/Madd_sigmaAdder_Madd_cy<8> (MYDAC/Madd_sigmaAdder_Madd_cy<8>)
     MUXCY:CI->O           1   0.059   0.000  MYDAC/Madd_sigmaAdder_Madd_cy<9> (MYDAC/Madd_sigmaAdder_Madd_cy<9>)
     MUXCY:CI->O           0   0.059   0.000  MYDAC/Madd_sigmaAdder_Madd_cy<10> (MYDAC/Madd_sigmaAdder_Madd_cy<10>)
     XORCY:CI->O           1   0.804   0.000  MYDAC/Madd_sigmaAdder_Madd_xor<11> (MYDAC/sigmaAdder<11>)
     FD:D                      0.308          MYDAC/sigmaLatch_11
    ----------------------------------------
    Total                      7.516ns (5.798ns logic, 1.718ns route)
                                       (77.1% logic, 22.9% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'clk_50'
  Total number of paths / destination ports: 1777 / 33
-------------------------------------------------------------------------
Offset:              8.951ns (Levels of Logic = 11)
  Source:            sliderSwitches<5> (PAD)
  Destination:       MYDAC/sigmaLatch_11 (FF)
  Destination Clock: clk_50 rising 2.0X

  Data Path: sliderSwitches<5> to MYDAC/sigmaLatch_11
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            18   1.218   1.147  sliderSwitches_5_IBUF (sliderSwitches_5_IBUF)
     LUT2:I1->O            1   0.704   0.595  DACin<1>11_SW0 (N31)
     LUT4:I0->O            1   0.704   0.455  DACin<5>44 (DACin<5>44)
     LUT4:I2->O            2   0.704   0.447  DACin<5>47 (DACin<5>)
     MULT_AND:I0->LO       0   0.741   0.000  MYDAC/Madd_sigmaAdderC4_mand (MYDAC/Madd_sigmaAdderC4_mand1)
     MUXCY:DI->O           1   0.888   0.000  MYDAC/Madd_sigmaAdder_Madd_cy<6> (MYDAC/Madd_sigmaAdder_Madd_cy<6>)
     MUXCY:CI->O           1   0.059   0.000  MYDAC/Madd_sigmaAdder_Madd_cy<7> (MYDAC/Madd_sigmaAdder_Madd_cy<7>)
     MUXCY:CI->O           1   0.059   0.000  MYDAC/Madd_sigmaAdder_Madd_cy<8> (MYDAC/Madd_sigmaAdder_Madd_cy<8>)
     MUXCY:CI->O           1   0.059   0.000  MYDAC/Madd_sigmaAdder_Madd_cy<9> (MYDAC/Madd_sigmaAdder_Madd_cy<9>)
     MUXCY:CI->O           0   0.059   0.000  MYDAC/Madd_sigmaAdder_Madd_cy<10> (MYDAC/Madd_sigmaAdder_Madd_cy<10>)
     XORCY:CI->O           1   0.804   0.000  MYDAC/Madd_sigmaAdder_Madd_xor<11> (MYDAC/sigmaAdder<11>)
     FD:D                      0.308          MYDAC/sigmaLatch_11
    ----------------------------------------
    Total                      8.951ns (6.307ns logic, 2.644ns route)
                                       (70.5% logic, 29.5% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'clk_50'
  Total number of paths / destination ports: 26 / 12
-------------------------------------------------------------------------
Offset:              5.870ns (Levels of Logic = 2)
  Source:            SEG7DRVR/charToDisplay_1 (FF)
  Destination:       seg7<6> (PAD)
  Source Clock:      clk_50 rising

  Data Path: SEG7DRVR/charToDisplay_1 to seg7<6>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDE:C->Q              7   0.591   0.883  SEG7DRVR/charToDisplay_1 (SEG7DRVR/charToDisplay_1)
     LUT3:I0->O            1   0.704   0.420  SEG7DRVR/SEG7DISP/Mrom_seg721 (seg7_2_OBUF)
     OBUF:I->O                 3.272          seg7_2_OBUF (seg7<2>)
    ----------------------------------------
    Total                      5.870ns (4.567ns logic, 1.303ns route)
                                       (77.8% logic, 22.2% route)

=========================================================================


Total REAL time to Xst completion: 5.00 secs
Total CPU time to Xst completion: 5.40 secs
 
--> 

Total memory usage is 268996 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :    2 (   0 filtered)
Number of infos    :    0 (   0 filtered)

