Classic Timing Analyzer report for register
Wed Nov 22 09:26:23 2017
Quartus II Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Timing Analyzer Summary
  3. Timing Analyzer Settings
  4. Clock Settings Summary
  5. Parallel Compilation
  6. Clock Setup: 'Clk'
  7. tsu
  8. tco
  9. tpd
 10. th
 11. Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2010 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Summary                                                                                                                                                                               ;
+------------------------------+-------+---------------+----------------------------------+------------------------------------+---------------------------------+------------+----------+--------------+
; Type                         ; Slack ; Required Time ; Actual Time                      ; From                               ; To                              ; From Clock ; To Clock ; Failed Paths ;
+------------------------------+-------+---------------+----------------------------------+------------------------------------+---------------------------------+------------+----------+--------------+
; Worst-case tsu               ; N/A   ; None          ; 5.881 ns                         ; A                                  ; ms_ff:inst|d_latch:inst|inst5~1 ; --         ; Clk      ; 0            ;
; Worst-case tco               ; N/A   ; None          ; 8.981 ns                         ; ms_ff:inst16|d_latch:inst1|inst5~1 ; Q15                             ; Clk        ; --       ; 0            ;
; Worst-case tpd               ; N/A   ; None          ; 11.233 ns                        ; A                                  ; Q1                              ; --         ; --       ; 0            ;
; Worst-case th                ; N/A   ; None          ; -0.629 ns                        ; D                                  ; ms_ff:inst|d_latch:inst|inst5~1 ; --         ; Clk      ; 0            ;
; Clock Setup: 'Clk'           ; N/A   ; None          ; 242.60 MHz ( period = 4.122 ns ) ; ms_ff:inst18|d_latch:inst1|inst5~1 ; ms_ff:inst|d_latch:inst|inst5~1 ; Clk        ; Clk      ; 0            ;
; Total number of failed paths ;       ;               ;                                  ;                                    ;                                 ;            ;          ; 0            ;
+------------------------------+-------+---------------+----------------------------------+------------------------------------+---------------------------------+------------+----------+--------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Settings                                                                                                                            ;
+------------------------------------------------------------------------------------------------------+--------------------+------+----+-------------+
; Option                                                                                               ; Setting            ; From ; To ; Entity Name ;
+------------------------------------------------------------------------------------------------------+--------------------+------+----+-------------+
; Device Name                                                                                          ; EP2C35F672C6       ;      ;    ;             ;
; Timing Models                                                                                        ; Final              ;      ;    ;             ;
; Default hold multicycle                                                                              ; Same as Multicycle ;      ;    ;             ;
; Cut paths between unrelated clock domains                                                            ; On                 ;      ;    ;             ;
; Cut off read during write signal paths                                                               ; On                 ;      ;    ;             ;
; Cut off feedback from I/O pins                                                                       ; On                 ;      ;    ;             ;
; Report Combined Fast/Slow Timing                                                                     ; Off                ;      ;    ;             ;
; Ignore Clock Settings                                                                                ; Off                ;      ;    ;             ;
; Analyze latches as synchronous elements                                                              ; On                 ;      ;    ;             ;
; Enable Recovery/Removal analysis                                                                     ; Off                ;      ;    ;             ;
; Enable Clock Latency                                                                                 ; Off                ;      ;    ;             ;
; Use TimeQuest Timing Analyzer                                                                        ; Off                ;      ;    ;             ;
; Minimum Core Junction Temperature                                                                    ; 0                  ;      ;    ;             ;
; Maximum Core Junction Temperature                                                                    ; 85                 ;      ;    ;             ;
; Number of source nodes to report per destination node                                                ; 10                 ;      ;    ;             ;
; Number of destination nodes to report                                                                ; 10                 ;      ;    ;             ;
; Number of paths to report                                                                            ; 200                ;      ;    ;             ;
; Report Minimum Timing Checks                                                                         ; Off                ;      ;    ;             ;
; Use Fast Timing Models                                                                               ; Off                ;      ;    ;             ;
; Report IO Paths Separately                                                                           ; Off                ;      ;    ;             ;
; Perform Multicorner Analysis                                                                         ; On                 ;      ;    ;             ;
; Reports the worst-case path for each clock domain and analysis                                       ; Off                ;      ;    ;             ;
; Reports worst-case timing paths for each clock domain and analysis                                   ; On                 ;      ;    ;             ;
; Specifies the maximum number of worst-case timing paths to report for each clock domain and analysis ; 100                ;      ;    ;             ;
; Removes common clock path pessimism (CCPP) during slack computation                                  ; Off                ;      ;    ;             ;
; Output I/O Timing Endpoint                                                                           ; Near End           ;      ;    ;             ;
+------------------------------------------------------------------------------------------------------+--------------------+------+----+-------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Settings Summary                                                                                                                                                             ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+
; Clock Node Name ; Clock Setting Name ; Type     ; Fmax Requirement ; Early Latency ; Late Latency ; Based on ; Multiply Base Fmax by ; Divide Base Fmax by ; Offset ; Phase offset ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+
; Clk             ;                    ; User Pin ; None             ; 0.000 ns      ; 0.000 ns     ; --       ; N/A                   ; N/A                 ; N/A    ;              ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+


Parallel compilation was disabled, but you have multiple processors available. Enable parallel compilation to reduce compilation time.
+-------------------------------------+
; Parallel Compilation                ;
+----------------------------+--------+
; Processors                 ; Number ;
+----------------------------+--------+
; Number detected on machine ; 2      ;
; Maximum allowed            ; 1      ;
+----------------------------+--------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Setup: 'Clk'                                                                                                                                                                                                             ;
+-------+----------------------------------+------------------------------------+------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; Slack ; Actual fmax (period)             ; From                               ; To                                 ; From Clock ; To Clock ; Required Setup Relationship ; Required Longest P2P Time ; Actual Longest P2P Time ;
+-------+----------------------------------+------------------------------------+------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; N/A   ; 242.60 MHz ( period = 4.122 ns ) ; ms_ff:inst18|d_latch:inst1|inst5~1 ; ms_ff:inst|d_latch:inst|inst5~1    ; Clk        ; Clk      ; None                        ; None                      ; 1.195 ns                ;
; N/A   ; 242.95 MHz ( period = 4.116 ns ) ; ms_ff:inst12|d_latch:inst|inst5~1  ; ms_ff:inst12|d_latch:inst1|inst5~1 ; Clk        ; Clk      ; None                        ; None                      ; 0.889 ns                ;
; N/A   ; 254.45 MHz ( period = 3.930 ns ) ; ms_ff:inst1|d_latch:inst|inst5~1   ; ms_ff:inst1|d_latch:inst1|inst5~1  ; Clk        ; Clk      ; None                        ; None                      ; 0.991 ns                ;
; N/A   ; 256.94 MHz ( period = 3.892 ns ) ; ms_ff:inst17|d_latch:inst1|inst5~1 ; ms_ff:inst|d_latch:inst|inst5~1    ; Clk        ; Clk      ; None                        ; None                      ; 1.079 ns                ;
; N/A   ; 262.88 MHz ( period = 3.804 ns ) ; ms_ff:inst12|d_latch:inst1|inst5~1 ; ms_ff:inst13|d_latch:inst|inst5~1  ; Clk        ; Clk      ; None                        ; None                      ; 1.101 ns                ;
; N/A   ; 300.48 MHz ( period = 3.328 ns ) ; ms_ff:inst10|d_latch:inst1|inst5~1 ; ms_ff:inst12|d_latch:inst|inst5~1  ; Clk        ; Clk      ; None                        ; None                      ; 0.698 ns                ;
; N/A   ; 315.86 MHz ( period = 3.166 ns ) ; ms_ff:inst|d_latch:inst1|inst5~1   ; ms_ff:inst1|d_latch:inst|inst5~1   ; Clk        ; Clk      ; None                        ; None                      ; 0.703 ns                ;
; N/A   ; 319.28 MHz ( period = 3.132 ns ) ; ms_ff:inst7|d_latch:inst1|inst5~1  ; ms_ff:inst8|d_latch:inst|inst5~1   ; Clk        ; Clk      ; None                        ; None                      ; 0.696 ns                ;
; N/A   ; 319.90 MHz ( period = 3.126 ns ) ; ms_ff:inst17|d_latch:inst1|inst5~1 ; ms_ff:inst18|d_latch:inst|inst5~1  ; Clk        ; Clk      ; None                        ; None                      ; 0.703 ns                ;
; N/A   ; 320.10 MHz ( period = 3.124 ns ) ; ms_ff:inst8|d_latch:inst|inst5~1   ; ms_ff:inst8|d_latch:inst1|inst5~1  ; Clk        ; Clk      ; None                        ; None                      ; 0.689 ns                ;
; N/A   ; 320.72 MHz ( period = 3.118 ns ) ; ms_ff:inst14|d_latch:inst|inst5~1  ; ms_ff:inst14|d_latch:inst1|inst5~1 ; Clk        ; Clk      ; None                        ; None                      ; 0.693 ns                ;
; N/A   ; 320.72 MHz ( period = 3.118 ns ) ; ms_ff:inst|d_latch:inst|inst5~1    ; ms_ff:inst|d_latch:inst1|inst5~1   ; Clk        ; Clk      ; None                        ; None                      ; 0.713 ns                ;
; N/A   ; 321.13 MHz ( period = 3.114 ns ) ; ms_ff:inst2|d_latch:inst1|inst5~1  ; ms_ff:inst3|d_latch:inst|inst5~1   ; Clk        ; Clk      ; None                        ; None                      ; 0.724 ns                ;
; N/A   ; 351.86 MHz ( period = 2.842 ns ) ; ms_ff:inst6|d_latch:inst1|inst5~1  ; ms_ff:inst7|d_latch:inst|inst5~1   ; Clk        ; Clk      ; None                        ; None                      ; 0.730 ns                ;
; N/A   ; 352.61 MHz ( period = 2.836 ns ) ; ms_ff:inst14|d_latch:inst1|inst5~1 ; ms_ff:inst15|d_latch:inst|inst5~1  ; Clk        ; Clk      ; None                        ; None                      ; 0.723 ns                ;
; N/A   ; 352.86 MHz ( period = 2.834 ns ) ; ms_ff:inst2|d_latch:inst|inst5~1   ; ms_ff:inst2|d_latch:inst1|inst5~1  ; Clk        ; Clk      ; None                        ; None                      ; 0.543 ns                ;
; N/A   ; 353.61 MHz ( period = 2.828 ns ) ; ms_ff:inst6|d_latch:inst|inst5~1   ; ms_ff:inst6|d_latch:inst1|inst5~1  ; Clk        ; Clk      ; None                        ; None                      ; 0.543 ns                ;
; N/A   ; 354.11 MHz ( period = 2.824 ns ) ; ms_ff:inst15|d_latch:inst1|inst5~1 ; ms_ff:inst16|d_latch:inst|inst5~1  ; Clk        ; Clk      ; None                        ; None                      ; 0.723 ns                ;
; N/A   ; 354.11 MHz ( period = 2.824 ns ) ; ms_ff:inst13|d_latch:inst|inst5~1  ; ms_ff:inst13|d_latch:inst1|inst5~1 ; Clk        ; Clk      ; None                        ; None                      ; 0.544 ns                ;
; N/A   ; 354.36 MHz ( period = 2.822 ns ) ; ms_ff:inst8|d_latch:inst1|inst5~1  ; ms_ff:inst10|d_latch:inst|inst5~1  ; Clk        ; Clk      ; None                        ; None                      ; 0.725 ns                ;
; N/A   ; 355.11 MHz ( period = 2.816 ns ) ; ms_ff:inst15|d_latch:inst|inst5~1  ; ms_ff:inst15|d_latch:inst1|inst5~1 ; Clk        ; Clk      ; None                        ; None                      ; 0.542 ns                ;
; N/A   ; 355.87 MHz ( period = 2.810 ns ) ; ms_ff:inst3|d_latch:inst1|inst5~1  ; ms_ff:inst5|d_latch:inst|inst5~1   ; Clk        ; Clk      ; None                        ; None                      ; 0.694 ns                ;
; N/A   ; 358.17 MHz ( period = 2.792 ns ) ; ms_ff:inst13|d_latch:inst1|inst5~1 ; ms_ff:inst14|d_latch:inst|inst5~1  ; Clk        ; Clk      ; None                        ; None                      ; 0.552 ns                ;
; N/A   ; 359.97 MHz ( period = 2.778 ns ) ; ms_ff:inst17|d_latch:inst|inst5~1  ; ms_ff:inst17|d_latch:inst1|inst5~1 ; Clk        ; Clk      ; None                        ; None                      ; 0.541 ns                ;
; N/A   ; 360.49 MHz ( period = 2.774 ns ) ; ms_ff:inst5|d_latch:inst|inst5~1   ; ms_ff:inst5|d_latch:inst1|inst5~1  ; Clk        ; Clk      ; None                        ; None                      ; 0.542 ns                ;
; N/A   ; 360.75 MHz ( period = 2.772 ns ) ; ms_ff:inst10|d_latch:inst|inst5~1  ; ms_ff:inst10|d_latch:inst1|inst5~1 ; Clk        ; Clk      ; None                        ; None                      ; 0.541 ns                ;
; N/A   ; 361.27 MHz ( period = 2.768 ns ) ; ms_ff:inst7|d_latch:inst|inst5~1   ; ms_ff:inst7|d_latch:inst1|inst5~1  ; Clk        ; Clk      ; None                        ; None                      ; 0.543 ns                ;
; N/A   ; 362.32 MHz ( period = 2.760 ns ) ; ms_ff:inst5|d_latch:inst1|inst5~1  ; ms_ff:inst6|d_latch:inst|inst5~1   ; Clk        ; Clk      ; None                        ; None                      ; 0.692 ns                ;
; N/A   ; 364.70 MHz ( period = 2.742 ns ) ; ms_ff:inst16|d_latch:inst1|inst5~1 ; ms_ff:inst17|d_latch:inst|inst5~1  ; Clk        ; Clk      ; None                        ; None                      ; 0.684 ns                ;
; N/A   ; 364.70 MHz ( period = 2.742 ns ) ; ms_ff:inst16|d_latch:inst|inst5~1  ; ms_ff:inst16|d_latch:inst1|inst5~1 ; Clk        ; Clk      ; None                        ; None                      ; 0.541 ns                ;
; N/A   ; 364.96 MHz ( period = 2.740 ns ) ; ms_ff:inst18|d_latch:inst|inst5~1  ; ms_ff:inst18|d_latch:inst1|inst5~1 ; Clk        ; Clk      ; None                        ; None                      ; 0.679 ns                ;
; N/A   ; 368.73 MHz ( period = 2.712 ns ) ; ms_ff:inst3|d_latch:inst|inst5~1   ; ms_ff:inst3|d_latch:inst1|inst5~1  ; Clk        ; Clk      ; None                        ; None                      ; 0.417 ns                ;
; N/A   ; 406.83 MHz ( period = 2.458 ns ) ; ms_ff:inst1|d_latch:inst1|inst5~1  ; ms_ff:inst2|d_latch:inst|inst5~1   ; Clk        ; Clk      ; None                        ; None                      ; 0.682 ns                ;
+-------+----------------------------------+------------------------------------+------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+


+---------------------------------------------------------------------------------------+
; tsu                                                                                   ;
+-------+--------------+------------+------+---------------------------------+----------+
; Slack ; Required tsu ; Actual tsu ; From ; To                              ; To Clock ;
+-------+--------------+------------+------+---------------------------------+----------+
; N/A   ; None         ; 5.881 ns   ; A    ; ms_ff:inst|d_latch:inst|inst5~1 ; Clk      ;
; N/A   ; None         ; 1.492 ns   ; D    ; ms_ff:inst|d_latch:inst|inst5~1 ; Clk      ;
+-------+--------------+------------+------+---------------------------------+----------+


+-------------------------------------------------------------------------------------------+
; tco                                                                                       ;
+-------+--------------+------------+------------------------------------+-----+------------+
; Slack ; Required tco ; Actual tco ; From                               ; To  ; From Clock ;
+-------+--------------+------------+------------------------------------+-----+------------+
; N/A   ; None         ; 8.981 ns   ; ms_ff:inst16|d_latch:inst1|inst5~1 ; Q15 ; Clk        ;
; N/A   ; None         ; 8.815 ns   ; ms_ff:inst17|d_latch:inst1|inst5~1 ; Q16 ; Clk        ;
; N/A   ; None         ; 8.447 ns   ; ms_ff:inst15|d_latch:inst1|inst5~1 ; Q14 ; Clk        ;
; N/A   ; None         ; 8.227 ns   ; ms_ff:inst10|d_latch:inst1|inst5~1 ; Q10 ; Clk        ;
; N/A   ; None         ; 8.207 ns   ; ms_ff:inst13|d_latch:inst1|inst5~1 ; Q12 ; Clk        ;
; N/A   ; None         ; 7.749 ns   ; ms_ff:inst14|d_latch:inst1|inst5~1 ; Q13 ; Clk        ;
; N/A   ; None         ; 7.735 ns   ; ms_ff:inst12|d_latch:inst1|inst5~1 ; Q11 ; Clk        ;
; N/A   ; None         ; 7.549 ns   ; ms_ff:inst8|d_latch:inst1|inst5~1  ; Q9  ; Clk        ;
; N/A   ; None         ; 7.413 ns   ; ms_ff:inst18|d_latch:inst1|inst5~1 ; Q1  ; Clk        ;
; N/A   ; None         ; 7.298 ns   ; ms_ff:inst17|d_latch:inst1|inst5~1 ; Q1  ; Clk        ;
; N/A   ; None         ; 6.888 ns   ; ms_ff:inst3|d_latch:inst1|inst5~1  ; Q5  ; Clk        ;
; N/A   ; None         ; 6.868 ns   ; ms_ff:inst5|d_latch:inst1|inst5~1  ; Q6  ; Clk        ;
; N/A   ; None         ; 6.864 ns   ; ms_ff:inst|d_latch:inst1|inst5~1   ; Q2  ; Clk        ;
; N/A   ; None         ; 6.857 ns   ; ms_ff:inst7|d_latch:inst1|inst5~1  ; Q8  ; Clk        ;
; N/A   ; None         ; 6.855 ns   ; ms_ff:inst6|d_latch:inst1|inst5~1  ; Q7  ; Clk        ;
; N/A   ; None         ; 6.840 ns   ; ms_ff:inst2|d_latch:inst1|inst5~1  ; Q4  ; Clk        ;
; N/A   ; None         ; 6.698 ns   ; ms_ff:inst1|d_latch:inst1|inst5~1  ; Q3  ; Clk        ;
+-------+--------------+------------+------------------------------------+-----+------------+


+---------------------------------------------------------+
; tpd                                                     ;
+-------+-------------------+-----------------+------+----+
; Slack ; Required P2P Time ; Actual P2P Time ; From ; To ;
+-------+-------------------+-----------------+------+----+
; N/A   ; None              ; 11.233 ns       ; A    ; Q1 ;
; N/A   ; None              ; 6.844 ns        ; D    ; Q1 ;
; N/A   ; None              ; 5.943 ns        ; D    ; Q0 ;
+-------+-------------------+-----------------+------+----+


+---------------------------------------------------------------------------------------------+
; th                                                                                          ;
+---------------+-------------+-----------+------+---------------------------------+----------+
; Minimum Slack ; Required th ; Actual th ; From ; To                              ; To Clock ;
+---------------+-------------+-----------+------+---------------------------------+----------+
; N/A           ; None        ; -0.629 ns ; D    ; ms_ff:inst|d_latch:inst|inst5~1 ; Clk      ;
; N/A           ; None        ; -5.018 ns ; A    ; ms_ff:inst|d_latch:inst|inst5~1 ; Clk      ;
+---------------+-------------+-----------+------+---------------------------------+----------+


+--------------------------+
; Timing Analyzer Messages ;
+--------------------------+
Info: *******************************************************************
Info: Running Quartus II Classic Timing Analyzer
    Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition
    Info: Processing started: Wed Nov 22 09:26:23 2017
Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off register -c register --timing_analysis_only
Warning: Timing Analysis is analyzing one or more combinational loops as latches
    Warning: Node "ms_ff:inst18|d_latch:inst1|inst5~1" is a latch
    Warning: Node "ms_ff:inst17|d_latch:inst1|inst5~1" is a latch
    Warning: Node "ms_ff:inst18|d_latch:inst|inst5~1" is a latch
    Warning: Node "ms_ff:inst17|d_latch:inst|inst5~1" is a latch
    Warning: Node "ms_ff:inst16|d_latch:inst1|inst5~1" is a latch
    Warning: Node "ms_ff:inst16|d_latch:inst|inst5~1" is a latch
    Warning: Node "ms_ff:inst15|d_latch:inst1|inst5~1" is a latch
    Warning: Node "ms_ff:inst15|d_latch:inst|inst5~1" is a latch
    Warning: Node "ms_ff:inst14|d_latch:inst1|inst5~1" is a latch
    Warning: Node "ms_ff:inst14|d_latch:inst|inst5~1" is a latch
    Warning: Node "ms_ff:inst13|d_latch:inst1|inst5~1" is a latch
    Warning: Node "ms_ff:inst13|d_latch:inst|inst5~1" is a latch
    Warning: Node "ms_ff:inst12|d_latch:inst1|inst5~1" is a latch
    Warning: Node "ms_ff:inst12|d_latch:inst|inst5~1" is a latch
    Warning: Node "ms_ff:inst10|d_latch:inst1|inst5~1" is a latch
    Warning: Node "ms_ff:inst10|d_latch:inst|inst5~1" is a latch
    Warning: Node "ms_ff:inst8|d_latch:inst1|inst5~1" is a latch
    Warning: Node "ms_ff:inst8|d_latch:inst|inst5~1" is a latch
    Warning: Node "ms_ff:inst7|d_latch:inst1|inst5~1" is a latch
    Warning: Node "ms_ff:inst7|d_latch:inst|inst5~1" is a latch
    Warning: Node "ms_ff:inst6|d_latch:inst1|inst5~1" is a latch
    Warning: Node "ms_ff:inst6|d_latch:inst|inst5~1" is a latch
    Warning: Node "ms_ff:inst5|d_latch:inst1|inst5~1" is a latch
    Warning: Node "ms_ff:inst5|d_latch:inst|inst5~1" is a latch
    Warning: Node "ms_ff:inst3|d_latch:inst1|inst5~1" is a latch
    Warning: Node "ms_ff:inst3|d_latch:inst|inst5~1" is a latch
    Warning: Node "ms_ff:inst2|d_latch:inst1|inst5~1" is a latch
    Warning: Node "ms_ff:inst2|d_latch:inst|inst5~1" is a latch
    Warning: Node "ms_ff:inst1|d_latch:inst1|inst5~1" is a latch
    Warning: Node "ms_ff:inst1|d_latch:inst|inst5~1" is a latch
    Warning: Node "ms_ff:inst|d_latch:inst1|inst5~1" is a latch
    Warning: Node "ms_ff:inst|d_latch:inst|inst5~1" is a latch
Warning: Found pins functioning as undefined clocks and/or memory enables
    Info: Assuming node "Clk" is a latch enable. Will not compute fmax for this pin.
Info: Clock "Clk" has Internal fmax of 242.6 MHz between source register "ms_ff:inst18|d_latch:inst1|inst5~1" and destination register "ms_ff:inst|d_latch:inst|inst5~1" (period= 4.122 ns)
    Info: + Longest register to register delay is 1.195 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCCOMB_X63_Y2_N20; Fanout = 1; REG Node = 'ms_ff:inst18|d_latch:inst1|inst5~1'
        Info: 2: + IC(0.274 ns) + CELL(0.275 ns) = 0.549 ns; Loc. = LCCOMB_X63_Y2_N0; Fanout = 2; COMB Node = 'inst9~0'
        Info: 3: + IC(0.253 ns) + CELL(0.393 ns) = 1.195 ns; Loc. = LCCOMB_X63_Y2_N28; Fanout = 1; REG Node = 'ms_ff:inst|d_latch:inst|inst5~1'
        Info: Total cell delay = 0.668 ns ( 55.90 % )
        Info: Total interconnect delay = 0.527 ns ( 44.10 % )
    Info: - Smallest clock skew is -0.003 ns
        Info: + Shortest clock path from clock "Clk" to destination register is 3.441 ns
            Info: 1: + IC(0.000 ns) + CELL(0.862 ns) = 0.862 ns; Loc. = PIN_G26; Fanout = 32; CLK Node = 'Clk'
            Info: 2: + IC(2.429 ns) + CELL(0.150 ns) = 3.441 ns; Loc. = LCCOMB_X63_Y2_N28; Fanout = 1; REG Node = 'ms_ff:inst|d_latch:inst|inst5~1'
            Info: Total cell delay = 1.012 ns ( 29.41 % )
            Info: Total interconnect delay = 2.429 ns ( 70.59 % )
        Info: - Longest clock path from clock "Clk" to source register is 3.444 ns
            Info: 1: + IC(0.000 ns) + CELL(0.862 ns) = 0.862 ns; Loc. = PIN_G26; Fanout = 32; CLK Node = 'Clk'
            Info: 2: + IC(2.432 ns) + CELL(0.150 ns) = 3.444 ns; Loc. = LCCOMB_X63_Y2_N20; Fanout = 1; REG Node = 'ms_ff:inst18|d_latch:inst1|inst5~1'
            Info: Total cell delay = 1.012 ns ( 29.38 % )
            Info: Total interconnect delay = 2.432 ns ( 70.62 % )
    Info: + Micro clock to output delay of source is 0.000 ns
    Info: + Micro setup delay of destination is 0.863 ns
    Info: Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two
Info: tsu for register "ms_ff:inst|d_latch:inst|inst5~1" (data pin = "A", clock pin = "Clk") is 5.881 ns
    Info: + Longest pin to register delay is 8.459 ns
        Info: 1: + IC(0.000 ns) + CELL(0.852 ns) = 0.852 ns; Loc. = PIN_V2; Fanout = 1; PIN Node = 'A'
        Info: 2: + IC(6.542 ns) + CELL(0.419 ns) = 7.813 ns; Loc. = LCCOMB_X63_Y2_N0; Fanout = 2; COMB Node = 'inst9~0'
        Info: 3: + IC(0.253 ns) + CELL(0.393 ns) = 8.459 ns; Loc. = LCCOMB_X63_Y2_N28; Fanout = 1; REG Node = 'ms_ff:inst|d_latch:inst|inst5~1'
        Info: Total cell delay = 1.664 ns ( 19.67 % )
        Info: Total interconnect delay = 6.795 ns ( 80.33 % )
    Info: + Micro setup delay of destination is 0.863 ns
    Info: - Shortest clock path from clock "Clk" to destination register is 3.441 ns
        Info: 1: + IC(0.000 ns) + CELL(0.862 ns) = 0.862 ns; Loc. = PIN_G26; Fanout = 32; CLK Node = 'Clk'
        Info: 2: + IC(2.429 ns) + CELL(0.150 ns) = 3.441 ns; Loc. = LCCOMB_X63_Y2_N28; Fanout = 1; REG Node = 'ms_ff:inst|d_latch:inst|inst5~1'
        Info: Total cell delay = 1.012 ns ( 29.41 % )
        Info: Total interconnect delay = 2.429 ns ( 70.59 % )
Info: tco from clock "Clk" to destination pin "Q15" through register "ms_ff:inst16|d_latch:inst1|inst5~1" is 8.981 ns
    Info: + Longest clock path from clock "Clk" to source register is 3.440 ns
        Info: 1: + IC(0.000 ns) + CELL(0.862 ns) = 0.862 ns; Loc. = PIN_G26; Fanout = 32; CLK Node = 'Clk'
        Info: 2: + IC(2.428 ns) + CELL(0.150 ns) = 3.440 ns; Loc. = LCCOMB_X63_Y2_N30; Fanout = 2; REG Node = 'ms_ff:inst16|d_latch:inst1|inst5~1'
        Info: Total cell delay = 1.012 ns ( 29.42 % )
        Info: Total interconnect delay = 2.428 ns ( 70.58 % )
    Info: + Micro clock to output delay of source is 0.000 ns
    Info: + Longest register to pin delay is 5.541 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCCOMB_X63_Y2_N30; Fanout = 2; REG Node = 'ms_ff:inst16|d_latch:inst1|inst5~1'
        Info: 2: + IC(2.743 ns) + CELL(2.798 ns) = 5.541 ns; Loc. = PIN_AF13; Fanout = 0; PIN Node = 'Q15'
        Info: Total cell delay = 2.798 ns ( 50.50 % )
        Info: Total interconnect delay = 2.743 ns ( 49.50 % )
Info: Longest tpd from source pin "A" to destination pin "Q1" is 11.233 ns
    Info: 1: + IC(0.000 ns) + CELL(0.852 ns) = 0.852 ns; Loc. = PIN_V2; Fanout = 1; PIN Node = 'A'
    Info: 2: + IC(6.542 ns) + CELL(0.419 ns) = 7.813 ns; Loc. = LCCOMB_X63_Y2_N0; Fanout = 2; COMB Node = 'inst9~0'
    Info: 3: + IC(0.602 ns) + CELL(2.818 ns) = 11.233 ns; Loc. = PIN_AE23; Fanout = 0; PIN Node = 'Q1'
    Info: Total cell delay = 4.089 ns ( 36.40 % )
    Info: Total interconnect delay = 7.144 ns ( 63.60 % )
Info: th for register "ms_ff:inst|d_latch:inst|inst5~1" (data pin = "D", clock pin = "Clk") is -0.629 ns
    Info: + Longest clock path from clock "Clk" to destination register is 3.441 ns
        Info: 1: + IC(0.000 ns) + CELL(0.862 ns) = 0.862 ns; Loc. = PIN_G26; Fanout = 32; CLK Node = 'Clk'
        Info: 2: + IC(2.429 ns) + CELL(0.150 ns) = 3.441 ns; Loc. = LCCOMB_X63_Y2_N28; Fanout = 1; REG Node = 'ms_ff:inst|d_latch:inst|inst5~1'
        Info: Total cell delay = 1.012 ns ( 29.41 % )
        Info: Total interconnect delay = 2.429 ns ( 70.59 % )
    Info: + Micro hold delay of destination is 0.000 ns
    Info: - Shortest pin to register delay is 4.070 ns
        Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_N25; Fanout = 2; PIN Node = 'D'
        Info: 2: + IC(1.987 ns) + CELL(0.438 ns) = 3.424 ns; Loc. = LCCOMB_X63_Y2_N0; Fanout = 2; COMB Node = 'inst9~0'
        Info: 3: + IC(0.253 ns) + CELL(0.393 ns) = 4.070 ns; Loc. = LCCOMB_X63_Y2_N28; Fanout = 1; REG Node = 'ms_ff:inst|d_latch:inst|inst5~1'
        Info: Total cell delay = 1.830 ns ( 44.96 % )
        Info: Total interconnect delay = 2.240 ns ( 55.04 % )
Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 34 warnings
    Info: Peak virtual memory: 176 megabytes
    Info: Processing ended: Wed Nov 22 09:26:24 2017
    Info: Elapsed time: 00:00:01
    Info: Total CPU time (on all processors): 00:00:01


