SIM             = icarus
WAVE            = False
TOPLEVEL_LANG   = verilog
VERILOG_SOURCES = /code/rtl/secure_read_write_bus_interface.v
TOPLEVEL        = secure_read_write_bus_interface 
MODULE          = test_secure_read_write_bus_interface
PYTHONPATH      = /src
HASH            = 1-address-secured-read-and-write-bus