/*******************************************************************************
 *
 * DO NOT EDIT THIS FILE!
 * This file is auto-generated by fltg from Logical Table definition files.
 * Edits to this file will be lost when it is regenerated.
 *
 * Copyright: (c) 2018 Broadcom. All Rights Reserved. "Broadcom" refers to 
 * Broadcom Limited and/or its subsidiaries.
 * 
 * Broadcom Switch Software License
 * 
 * This license governs the use of the accompanying Broadcom software. Your 
 * use of the software indicates your acceptance of the terms and conditions 
 * of this license. If you do not agree to the terms and conditions of this 
 * license, do not use the software.
 * 1. Definitions
 *    "Licensor" means any person or entity that distributes its Work.
 *    "Software" means the original work of authorship made available under 
 *    this license.
 *    "Work" means the Software and any additions to or derivative works of 
 *    the Software that are made available under this license.
 *    The terms "reproduce," "reproduction," "derivative works," and 
 *    "distribution" have the meaning as provided under U.S. copyright law.
 *    Works, including the Software, are "made available" under this license 
 *    by including in or with the Work either (a) a copyright notice 
 *    referencing the applicability of this license to the Work, or (b) a copy 
 *    of this license.
 * 2. Grant of Copyright License
 *    Subject to the terms and conditions of this license, each Licensor 
 *    grants to you a perpetual, worldwide, non-exclusive, and royalty-free 
 *    copyright license to reproduce, prepare derivative works of, publicly 
 *    display, publicly perform, sublicense and distribute its Work and any 
 *    resulting derivative works in any form.
 * 3. Grant of Patent License
 *    Subject to the terms and conditions of this license, each Licensor 
 *    grants to you a perpetual, worldwide, non-exclusive, and royalty-free 
 *    patent license to make, have made, use, offer to sell, sell, import, and 
 *    otherwise transfer its Work, in whole or in part. This patent license 
 *    applies only to the patent claims licensable by Licensor that would be 
 *    infringed by Licensor's Work (or portion thereof) individually and 
 *    excluding any combinations with any other materials or technology.
 *    If you institute patent litigation against any Licensor (including a 
 *    cross-claim or counterclaim in a lawsuit) to enforce any patents that 
 *    you allege are infringed by any Work, then your patent license from such 
 *    Licensor to the Work shall terminate as of the date such litigation is 
 *    filed.
 * 4. Redistribution
 *    You may reproduce or distribute the Work only if (a) you do so under 
 *    this License, (b) you include a complete copy of this License with your 
 *    distribution, and (c) you retain without modification any copyright, 
 *    patent, trademark, or attribution notices that are present in the Work.
 * 5. Derivative Works
 *    You may specify that additional or different terms apply to the use, 
 *    reproduction, and distribution of your derivative works of the Work 
 *    ("Your Terms") only if (a) Your Terms provide that the limitations of 
 *    Section 7 apply to your derivative works, and (b) you identify the 
 *    specific derivative works that are subject to Your Terms. 
 *    Notwithstanding Your Terms, this license (including the redistribution 
 *    requirements in Section 4) will continue to apply to the Work itself.
 * 6. Trademarks
 *    This license does not grant any rights to use any Licensor's or its 
 *    affiliates' names, logos, or trademarks, except as necessary to 
 *    reproduce the notices described in this license.
 * 7. Limitations
 *    Platform. The Work and any derivative works thereof may only be used, or 
 *    intended for use, with a Broadcom switch integrated circuit.
 *    No Reverse Engineering. You will not use the Work to disassemble, 
 *    reverse engineer, decompile, or attempt to ascertain the underlying 
 *    technology of a Broadcom switch integrated circuit.
 * 8. Termination
 *    If you violate any term of this license, then your rights under this 
 *    license (including the license grants of Sections 2 and 3) will 
 *    terminate immediately.
 * 9. Disclaimer of Warranty
 *    THE WORK IS PROVIDED "AS IS" WITHOUT WARRANTIES OR CONDITIONS OF ANY 
 *    KIND, EITHER EXPRESS OR IMPLIED, INCLUDING WARRANTIES OR CONDITIONS OF 
 *    MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE, TITLE OR 
 *    NON-INFRINGEMENT. YOU BEAR THE RISK OF UNDERTAKING ANY ACTIVITIES UNDER 
 *    THIS LICENSE. SOME STATES' CONSUMER LAWS DO NOT ALLOW EXCLUSION OF AN 
 *    IMPLIED WARRANTY, SO THIS DISCLAIMER MAY NOT APPLY TO YOU.
 * 10. Limitation of Liability
 *    EXCEPT AS PROHIBITED BY APPLICABLE LAW, IN NO EVENT AND UNDER NO LEGAL 
 *    THEORY, WHETHER IN TORT (INCLUDING NEGLIGENCE), CONTRACT, OR OTHERWISE 
 *    SHALL ANY LICENSOR BE LIABLE TO YOU FOR DAMAGES, INCLUDING ANY DIRECT, 
 *    INDIRECT, SPECIAL, INCIDENTAL, OR CONSEQUENTIAL DAMAGES ARISING OUT OF 
 *    OR RELATED TO THIS LICENSE, THE USE OR INABILITY TO USE THE WORK 
 *    (INCLUDING BUT NOT LIMITED TO LOSS OF GOODWILL, BUSINESS INTERRUPTION, 
 *    LOST PROFITS OR DATA, COMPUTER FAILURE OR MALFUNCTION, OR ANY OTHER 
 *    COMMERCIAL DAMAGES OR LOSSES), EVEN IF THE LICENSOR HAS BEEN ADVISED OF 
 *    THE POSSIBILITY OF SUCH DAMAGES.
 */
#include "bcm56960_a0_lrd_enumpool.h"
/* enum ALPM_DB_T */
const shr_enum_map_t bcm56960_a0_lrd_alpm_db_t_enum[BCMLRD_BCM56960_A0_ALPM_DB_T_ENUM_COUNT] = {
    { "ALPM_DB_0", 0 },
    { "ALPM_DB_1", 1 },
};

/* enum ALPM_KEY_INPUT_T */
const shr_enum_map_t bcm56960_a0_lrd_alpm_key_input_t_enum[BCMLRD_BCM56960_A0_ALPM_KEY_INPUT_T_ENUM_COUNT] = {
    { "ALPM_KEY_INPUT_128", 0 },
    { "ALPM_KEY_INPUT_64", 1 },
};

/* enum ALPM_MODE_T */
const shr_enum_map_t bcm56960_a0_lrd_alpm_mode_t_enum[BCMLRD_BCM56960_A0_ALPM_MODE_T_ENUM_COUNT] = {
    { "ALPM_MODE_COMBINED", 0 },
    { "ALPM_MODE_PARALLEL", 1 },
};

/* enum DEVICE_EM_BANK_ID_KEY_T */
const shr_enum_map_t bcm56960_a0_lrd_device_em_bank_id_key_t_enum[BCMLRD_BCM56960_A0_DEVICE_EM_BANK_ID_KEY_T_ENUM_COUNT] = {
    { "L2_BANK0", 1 },
    { "L2_BANK1", 2 },
    { "L3_BANK0", 3 },
    { "L3_BANK1", 4 },
    { "L3_BANK2", 5 },
    { "L3_BANK3", 6 },
    { "VLAN_XLATE_BANK0", 7 },
    { "VLAN_XLATE_BANK1", 8 },
    { "MPLS_BANK0", 9 },
    { "MPLS_BANK1", 10 },
    { "UFT_BANK0", 11 },
    { "UFT_BANK1", 12 },
    { "UFT_BANK2", 13 },
    { "UFT_BANK3", 14 },
    { "EGR_VLAN_XLATE_BANK0", 15 },
    { "EGR_VLAN_XLATE_BANK1", 16 },
};

/* enum DEVICE_EM_BANK_ID_VALUE_T */
const shr_enum_map_t bcm56960_a0_lrd_device_em_bank_id_value_t_enum[BCMLRD_BCM56960_A0_DEVICE_EM_BANK_ID_VALUE_T_ENUM_COUNT] = {
    { "INVALID", 0 },
    { "L2_BANK0", 1 },
    { "L2_BANK1", 2 },
    { "L3_BANK0", 3 },
    { "L3_BANK1", 4 },
    { "L3_BANK2", 5 },
    { "L3_BANK3", 6 },
    { "VLAN_XLATE_BANK0", 7 },
    { "VLAN_XLATE_BANK1", 8 },
    { "MPLS_BANK0", 9 },
    { "MPLS_BANK1", 10 },
    { "UFT_BANK0", 11 },
    { "UFT_BANK1", 12 },
    { "UFT_BANK2", 13 },
    { "UFT_BANK3", 14 },
    { "EGR_VLAN_XLATE_BANK0", 15 },
    { "EGR_VLAN_XLATE_BANK1", 16 },
};

/* enum DEVICE_EM_GROUP_ID_KEY_T */
const shr_enum_map_t bcm56960_a0_lrd_device_em_group_id_key_t_enum[BCMLRD_BCM56960_A0_DEVICE_EM_GROUP_ID_KEY_T_ENUM_COUNT] = {
    { "L2_HASH_GROUP", 1 },
    { "L3_HASH_GROUP", 2 },
    { "VLAN_XLATE_HASH_GROUP", 3 },
    { "EGR_VLAN_XLATE_HASH_GROUP", 4 },
    { "MPLS_HASH_GROUP", 5 },
    { "FP_EM_HASH_GROUP", 6 },
    { "ALPM_LEVEL2_GROUP", 7 },
};

/* enum DEVICE_EM_GROUP_ID_VALUE_T */
const shr_enum_map_t bcm56960_a0_lrd_device_em_group_id_value_t_enum[BCMLRD_BCM56960_A0_DEVICE_EM_GROUP_ID_VALUE_T_ENUM_COUNT] = {
    { "INVALID", 0 },
    { "L2_HASH_GROUP", 1 },
    { "L3_HASH_GROUP", 2 },
    { "VLAN_XLATE_HASH_GROUP", 3 },
    { "EGR_VLAN_XLATE_HASH_GROUP", 4 },
    { "MPLS_HASH_GROUP", 5 },
    { "FP_EM_HASH_GROUP", 6 },
    { "ALPM_LEVEL2_GROUP", 7 },
};

/* enum DEVICE_HASH_VECTOR_T */
const shr_enum_map_t bcm56960_a0_lrd_device_hash_vector_t_enum[BCMLRD_BCM56960_A0_DEVICE_HASH_VECTOR_T_ENUM_COUNT] = {
    { "ZERO", 0 },
    { "CRC32", 1 },
    { "CRC16", 2 },
    { "KEY_LSB", 3 },
    { "CRC32_CRC16_LSB", 4 },
    { "CRC32_CRC16_ZERO", 5 },
    { "CRC32A_CRC32B", 6 },
};

/* enum DOT1P_PRI_SELECT_MODE_T */
const shr_enum_map_t bcm56960_a0_lrd_dot1p_pri_select_mode_t_enum[BCMLRD_BCM56960_A0_DOT1P_PRI_SELECT_MODE_T_ENUM_COUNT] = {
    { "USE_TNL_TABLE", 0 },
    { "USE_MAPPING", 1 },
};

/* enum ECMP_FAST_LB_MODE_T */
const shr_enum_map_t bcm56960_a0_lrd_ecmp_fast_lb_mode_t_enum[BCMLRD_BCM56960_A0_ECMP_FAST_LB_MODE_T_ENUM_COUNT] = {
    { "REGULAR", 0 },
    { "RESILIENT", 1 },
    { "RANDOM", 2 },
    { "ROUNDROBIN", 3 },
    { "RAW", 4 },
};

/* enum ECMP_HASH_ALG_T */
const shr_enum_map_t bcm56960_a0_lrd_ecmp_hash_alg_t_enum[BCMLRD_BCM56960_A0_ECMP_HASH_ALG_T_ENUM_COUNT] = {
    { "ZERO", 0 },
    { "CRC32U", 1 },
    { "CRC32L", 2 },
    { "LSB", 3 },
};

/* enum ECMP_HASH_MASK_T */
const shr_enum_map_t bcm56960_a0_lrd_ecmp_hash_mask_t_enum[BCMLRD_BCM56960_A0_ECMP_HASH_MASK_T_ENUM_COUNT] = {
    { "LSB_10BITS", 0 },
    { "LSB_11BITS", 1 },
    { "LSB_12BITS", 2 },
    { "LSB_13BITS", 3 },
    { "LSB_14BITS", 4 },
    { "LSB_15BITS", 5 },
    { "LSB_16BITS", 6 },
};

/* enum ECMP_LB_MODE_T */
const shr_enum_map_t bcm56960_a0_lrd_ecmp_lb_mode_t_enum[BCMLRD_BCM56960_A0_ECMP_LB_MODE_T_ENUM_COUNT] = {
    { "REGULAR", 0 },
    { "RESILIENT", 1 },
    { "RANDOM", 2 },
    { "ROUNDROBIN", 3 },
    { "RAW", 4 },
};

/* enum ECMP_OVERLAY_LB_MODE_T */
const shr_enum_map_t bcm56960_a0_lrd_ecmp_overlay_lb_mode_t_enum[BCMLRD_BCM56960_A0_ECMP_OVERLAY_LB_MODE_T_ENUM_COUNT] = {
    { "REGULAR", 0 },
    { "RESILIENT", 1 },
    { "RANDOM", 2 },
    { "ROUNDROBIN", 3 },
    { "RAW", 4 },
};

/* enum ECMP_RH_SIZE_T */
const shr_enum_map_t bcm56960_a0_lrd_ecmp_rh_size_t_enum[BCMLRD_BCM56960_A0_ECMP_RH_SIZE_T_ENUM_COUNT] = {
    { "RH_SIZE_64", 6 },
    { "RH_SIZE_128", 7 },
    { "RH_SIZE_256", 8 },
    { "RH_SIZE_512", 9 },
    { "RH_SIZE_1K", 10 },
    { "RH_SIZE_2K", 11 },
    { "RH_SIZE_4K", 12 },
    { "RH_SIZE_8K", 13 },
    { "RH_SIZE_16K", 14 },
};

/* enum ECMP_UNDERLAY_LB_MODE_T */
const shr_enum_map_t bcm56960_a0_lrd_ecmp_underlay_lb_mode_t_enum[BCMLRD_BCM56960_A0_ECMP_UNDERLAY_LB_MODE_T_ENUM_COUNT] = {
    { "REGULAR", 0 },
    { "RANDOM", 2 },
    { "ROUNDROBIN", 3 },
    { "RAW", 4 },
};

/* enum EVICTION_MODE_T */
const shr_enum_map_t bcm56960_a0_lrd_eviction_mode_t_enum[BCMLRD_BCM56960_A0_EVICTION_MODE_T_ENUM_COUNT] = {
    { "DISABLE", 0 },
    { "THRESHOLD", 2 },
};

/* enum FORWARDING_BEHAVIOR_T */
const shr_enum_map_t bcm56960_a0_lrd_forwarding_behavior_t_enum[BCMLRD_BCM56960_A0_FORWARDING_BEHAVIOR_T_ENUM_COUNT] = {
    { "BRIDGE", 0 },
    { "SINGLE_XCONNECT", 1 },
    { "DOUBLE_XCONNECT", 2 },
};

/* enum FP_COMPRESSION_DST_L4_TYPE_T */
const shr_enum_map_t bcm56960_a0_lrd_fp_compression_dst_l4_type_t_enum[BCMLRD_BCM56960_A0_FP_COMPRESSION_DST_L4_TYPE_T_ENUM_COUNT] = {
    { "DST_L4_PORT", 0 },
    { "DST_L4_FCOE_RX_ID", 1 },
};

/* enum FP_COMPRESSION_SRC_L4_TYPE_T */
const shr_enum_map_t bcm56960_a0_lrd_fp_compression_src_l4_type_t_enum[BCMLRD_BCM56960_A0_FP_COMPRESSION_SRC_L4_TYPE_T_ENUM_COUNT] = {
    { "SRC_L4_PORT", 0 },
    { "SRC_L4_FCOE_OX_ID", 1 },
};

/* enum FP_EGR_GRP_MODE_T */
const shr_enum_map_t bcm56960_a0_lrd_fp_egr_grp_mode_t_enum[BCMLRD_BCM56960_A0_FP_EGR_GRP_MODE_T_ENUM_COUNT] = {
    { "L2_SINGLE_WIDE", 0 },
    { "L3_SINGLE_WIDE", 1 },
    { "L3_DOUBLE_WIDE", 2 },
    { "L3_ANY_SINGLE_WIDE", 3 },
    { "L3_ANY_DOUBLE_WIDE", 4 },
    { "L3_ALT_DOUBLE_WIDE", 5 },
};

/* enum FP_EGR_PORT_PKT_TYPE_T */
const shr_enum_map_t bcm56960_a0_lrd_fp_egr_port_pkt_type_t_enum[BCMLRD_BCM56960_A0_FP_EGR_PORT_PKT_TYPE_T_ENUM_COUNT] = {
    { "PORT_ANY_PACKET_ANY", 0 },
    { "PORT_ANY_PACKET_IPV4", 1 },
    { "PORT_ANY_PACKET_IPV6", 2 },
    { "PORT_ANY_PACKET_IP", 3 },
    { "PORT_ANY_PACKET_NONIP", 4 },
    { "PORT_HIGIG_PACKET_ANY", 5 },
    { "PORT_LOOPBACK_PACKET_ANY", 6 },
    { "PORT_FRONT_PACKET_ANY", 7 },
};

/* enum FP_EGR_QUAL_COLOR_T */
const shr_enum_map_t bcm56960_a0_lrd_fp_egr_qual_color_t_enum[BCMLRD_BCM56960_A0_FP_EGR_QUAL_COLOR_T_ENUM_COUNT] = {
    { "GREEN", 1 },
    { "YELLOW", 2 },
    { "RED", 3 },
};

/* enum FP_EGR_QUAL_FORWARDING_TYPE_T */
const shr_enum_map_t bcm56960_a0_lrd_fp_egr_qual_forwarding_type_t_enum[BCMLRD_BCM56960_A0_FP_EGR_QUAL_FORWARDING_TYPE_T_ENUM_COUNT] = {
    { "ANY", 0 },
    { "L2", 1 },
    { "L3", 2 },
    { "L2_SHARED", 3 },
    { "L2_INDEPENDENT", 4 },
    { "L2_VPN", 5 },
    { "L2_VPN_DIRECT", 6 },
    { "L3_DIRECT", 7 },
    { "MPLS", 12 },
    { "TRILL", 13 },
    { "PORT_EXTENDER", 21 },
};

/* enum FP_EGR_QUAL_FP_ING_CLASS_ID_TYPE_T */
const shr_enum_map_t bcm56960_a0_lrd_fp_egr_qual_fp_ing_class_id_type_t_enum[BCMLRD_BCM56960_A0_FP_EGR_QUAL_FP_ING_CLASS_ID_TYPE_T_ENUM_COUNT] = {
    { "ING_INTF_PORT_CLASSID", 1 },
    { "ING_INTF_VPORT_CLASSID", 2 },
    { "L3_INTF_CLASS", 3 },
    { "FP_VLAN_CLASS1", 4 },
    { "FP_VLAN_CLASS0", 5 },
    { "L2SRC_CLASS", 6 },
    { "L2DEST_CLASS", 7 },
    { "L3SRC_CLASS", 8 },
    { "L3DEST_CLASS", 9 },
    { "VLAN_CLASS", 10 },
    { "ING_CLASSID", 15 },
};

/* enum FP_EGR_QUAL_IP_TYPE_T */
const shr_enum_map_t bcm56960_a0_lrd_fp_egr_qual_ip_type_t_enum[BCMLRD_BCM56960_A0_FP_EGR_QUAL_IP_TYPE_T_ENUM_COUNT] = {
    { "ANY", 0 },
    { "NON_IP", 1 },
    { "IP4_NO_OPTIONS", 2 },
    { "IP4_OPTIONS", 3 },
    { "ANY_IP4", 4 },
    { "IP6_NO_EXT_HDR", 5 },
    { "IP6_ONE_EXT_HDR", 6 },
    { "IP6_TWO_EXT_HDR", 7 },
    { "ANY_IP6", 8 },
    { "IP", 9 },
    { "ARP", 10 },
    { "ARP_REQUEST", 11 },
    { "ARP_REPLY", 12 },
    { "UC_MPLS", 13 },
    { "MC_MPLS", 14 },
    { "TRILL", 15 },
    { "MIM", 16 },
    { "FCOE", 17 },
};

/* enum FP_EGR_QUAL_L2_FORMAT_T */
const shr_enum_map_t bcm56960_a0_lrd_fp_egr_qual_l2_format_t_enum[BCMLRD_BCM56960_A0_FP_EGR_QUAL_L2_FORMAT_T_ENUM_COUNT] = {
    { "ANY", 0 },
    { "ETHER_2", 1 },
    { "SNAP", 2 },
    { "LLC", 3 },
    { "IEEE802DOT3", 4 },
};

/* enum FP_EM_ACTION_COLOR_T */
const shr_enum_map_t bcm56960_a0_lrd_fp_em_action_color_t_enum[BCMLRD_BCM56960_A0_FP_EM_ACTION_COLOR_T_ENUM_COUNT] = {
    { "GREEN", 0 },
    { "RED", 1 },
    { "YELLOW", 3 },
};

/* enum FP_EM_ACTION_HIGIG_CLASSID_SELECT_T */
const shr_enum_map_t bcm56960_a0_lrd_fp_em_action_higig_classid_select_t_enum[BCMLRD_BCM56960_A0_FP_EM_ACTION_HIGIG_CLASSID_SELECT_T_ENUM_COUNT] = {
    { "NO_ASSIGNED", 0 },
    { "I2E_CLASSID", 1 },
    { "USE_PORT", 4 },
};

/* enum FP_EM_ACTION_I2E_CLASSID_SELECT_T */
const shr_enum_map_t bcm56960_a0_lrd_fp_em_action_i2e_classid_select_t_enum[BCMLRD_BCM56960_A0_FP_EM_ACTION_I2E_CLASSID_SELECT_T_ENUM_COUNT] = {
    { "INVALID", 0 },
    { "PORT", 1 },
    { "SVP", 2 },
    { "L3_IIF", 3 },
    { "FIELD_SRC", 4 },
    { "FIELD_DST", 5 },
    { "L2_SRC", 6 },
    { "L2_DST", 7 },
    { "L3_SRC", 8 },
    { "L3_DST", 9 },
    { "VLAN", 10 },
    { "VRF", 11 },
    { "NEW", 15 },
};

/* enum FP_EM_GRP_MODE_T */
const shr_enum_map_t bcm56960_a0_lrd_fp_em_grp_mode_t_enum[BCMLRD_BCM56960_A0_FP_EM_GRP_MODE_T_ENUM_COUNT] = {
    { "NONE", 0 },
    { "SINGLE", 1 },
    { "DBLINTER", 3 },
};

/* enum FP_EM_PRESEL_QUAL_FORWARDING_TYPE_T */
const shr_enum_map_t bcm56960_a0_lrd_fp_em_presel_qual_forwarding_type_t_enum[BCMLRD_BCM56960_A0_FP_EM_PRESEL_QUAL_FORWARDING_TYPE_T_ENUM_COUNT] = {
    { "ANY", 0 },
    { "L2", 1 },
    { "L3", 2 },
    { "L2_SHARED", 3 },
    { "L2_INDEPENDENT", 4 },
    { "L2_VPN", 5 },
    { "L2_VPN_DIRECT", 6 },
    { "L3_DIRECT", 7 },
    { "MPLS", 8 },
    { "TRILL", 9 },
    { "PORT_EXTENDER", 10 },
};

/* enum FP_EM_PRESEL_QUAL_ING_STP_STATE_T */
const shr_enum_map_t bcm56960_a0_lrd_fp_em_presel_qual_ing_stp_state_t_enum[BCMLRD_BCM56960_A0_FP_EM_PRESEL_QUAL_ING_STP_STATE_T_ENUM_COUNT] = {
    { "DISABLE", 0 },
    { "BLOCK", 1 },
    { "LEARN", 3 },
    { "FORWARD", 4 },
    { "LEARN_FORWARD", 5 },
    { "LEARN_DISABLE", 6 },
    { "FORWARD_BLOCK", 7 },
    { "DISABLE_BLOCK", 8 },
};

/* enum FP_EM_PRESEL_QUAL_IP_TYPE_T */
const shr_enum_map_t bcm56960_a0_lrd_fp_em_presel_qual_ip_type_t_enum[BCMLRD_BCM56960_A0_FP_EM_PRESEL_QUAL_IP_TYPE_T_ENUM_COUNT] = {
    { "ANY", 0 },
    { "NON_IP", 1 },
    { "IP4_NO_OPTIONS", 2 },
    { "IP4_OPTIONS", 3 },
    { "ANY_IP4", 4 },
    { "IP6_NO_EXT_HDR", 5 },
    { "IP6_ONE_EXT_HDR", 6 },
    { "IP6_TWO_EXT_HDR", 7 },
    { "ANY_IP6", 8 },
    { "IP", 9 },
    { "ARP", 10 },
    { "ARP_REQUEST", 11 },
    { "ARP_REPLY", 12 },
    { "UC_MPLS", 13 },
    { "MC_MPLS", 14 },
    { "TRILL", 15 },
    { "MIM", 16 },
    { "FCOE", 17 },
};

/* enum FP_EM_PRESEL_QUAL_LOOPBACK_TYPE_T */
const shr_enum_map_t bcm56960_a0_lrd_fp_em_presel_qual_loopback_type_t_enum[BCMLRD_BCM56960_A0_FP_EM_PRESEL_QUAL_LOOPBACK_TYPE_T_ENUM_COUNT] = {
    { "ANY", 0 },
    { "MIM", 1 },
    { "TRILL_NETWORK", 2 },
    { "TRILL_ACCESS", 3 },
    { "L2GRE", 4 },
    { "VXLAN", 5 },
};

/* enum FP_EM_PRESEL_QUAL_TNL_TYPE_T */
const shr_enum_map_t bcm56960_a0_lrd_fp_em_presel_qual_tnl_type_t_enum[BCMLRD_BCM56960_A0_FP_EM_PRESEL_QUAL_TNL_TYPE_T_ENUM_COUNT] = {
    { "ANY", 0 },
    { "IP", 1 },
    { "MPLS", 2 },
    { "MIM", 3 },
    { "AUTO_IP4_MC", 4 },
    { "TRILL", 5 },
    { "L2GRE", 6 },
    { "VXLAN", 7 },
    { "NONE", 8 },
};

/* enum FP_EM_PRESEL_QUAL_VXLT_LOOKUP_T */
const shr_enum_map_t bcm56960_a0_lrd_fp_em_presel_qual_vxlt_lookup_t_enum[BCMLRD_BCM56960_A0_FP_EM_PRESEL_QUAL_VXLT_LOOKUP_T_ENUM_COUNT] = {
    { "NO_HIT", 0 },
    { "FIRST_LOOKUP_HIT", 1 },
    { "SECOND_LOOKUP_HIT", 2 },
    { "ANY_LOOKUP_HIT", 3 },
};

/* enum FP_EM_QUAL_FORWARDING_TYPE_T */
const shr_enum_map_t bcm56960_a0_lrd_fp_em_qual_forwarding_type_t_enum[BCMLRD_BCM56960_A0_FP_EM_QUAL_FORWARDING_TYPE_T_ENUM_COUNT] = {
    { "ANY", 0 },
    { "L2", 1 },
    { "L3", 2 },
    { "L2_SHARED", 3 },
    { "L2_INDEPENDENT", 4 },
    { "L2_VPN", 5 },
    { "L2_VPN_DIRECT", 6 },
    { "L3_DIRECT", 7 },
    { "MPLS", 12 },
    { "TRILL", 13 },
    { "PORT_EXTENDER", 21 },
};

/* enum FP_EM_QUAL_ING_STP_STATE_T */
const shr_enum_map_t bcm56960_a0_lrd_fp_em_qual_ing_stp_state_t_enum[BCMLRD_BCM56960_A0_FP_EM_QUAL_ING_STP_STATE_T_ENUM_COUNT] = {
    { "DISABLE", 0 },
    { "BLOCK", 1 },
    { "LEARN", 3 },
    { "FORWARD", 4 },
    { "LEARN_FORWARD", 5 },
    { "LEARN_DISABLE", 6 },
    { "FORWARD_BLOCK", 7 },
    { "DISABLE_BLOCK", 8 },
};

/* enum FP_EM_QUAL_INNER_TPID_T */
const shr_enum_map_t bcm56960_a0_lrd_fp_em_qual_inner_tpid_t_enum[BCMLRD_BCM56960_A0_FP_EM_QUAL_INNER_TPID_T_ENUM_COUNT] = {
    { "TPID_8100", 0 },
    { "TPID_9100", 1 },
    { "TPID_88A8", 2 },
    { "TPID_OTHER", 3 },
};

/* enum FP_EM_QUAL_IP_FRAG_T */
const shr_enum_map_t bcm56960_a0_lrd_fp_em_qual_ip_frag_t_enum[BCMLRD_BCM56960_A0_FP_EM_QUAL_IP_FRAG_T_ENUM_COUNT] = {
    { "NON", 0 },
    { "FIRST", 1 },
    { "NON_OR_FIRST", 2 },
    { "NOT_FIRST", 3 },
    { "ANY", 4 },
};

/* enum FP_EM_QUAL_IP_TYPE_T */
const shr_enum_map_t bcm56960_a0_lrd_fp_em_qual_ip_type_t_enum[BCMLRD_BCM56960_A0_FP_EM_QUAL_IP_TYPE_T_ENUM_COUNT] = {
    { "ANY", 0 },
    { "NON_IP", 1 },
    { "IP4_NO_OPTIONS", 2 },
    { "IP4_OPTIONS", 3 },
    { "ANY_IP4", 4 },
    { "IP6_NO_EXT_HDR", 5 },
    { "IP6_ONE_EXT_HDR", 6 },
    { "IP6_TWO_EXT_HDR", 7 },
    { "ANY_IP6", 8 },
    { "IP", 9 },
    { "ARP", 10 },
    { "ARP_REQUEST", 11 },
    { "ARP_REPLY", 12 },
    { "UC_MPLS", 13 },
    { "MC_MPLS", 14 },
    { "TRILL", 15 },
    { "MIM", 16 },
    { "FCOE", 17 },
};

/* enum FP_EM_QUAL_L2_FORMAT_T */
const shr_enum_map_t bcm56960_a0_lrd_fp_em_qual_l2_format_t_enum[BCMLRD_BCM56960_A0_FP_EM_QUAL_L2_FORMAT_T_ENUM_COUNT] = {
    { "ANY", 0 },
    { "ETHER_2", 1 },
    { "SNAP", 2 },
    { "LLC", 3 },
    { "IEEE802DOT3", 4 },
};

/* enum FP_EM_QUAL_LOOPBACK_TYPE_T */
const shr_enum_map_t bcm56960_a0_lrd_fp_em_qual_loopback_type_t_enum[BCMLRD_BCM56960_A0_FP_EM_QUAL_LOOPBACK_TYPE_T_ENUM_COUNT] = {
    { "ANY", 0 },
    { "MIM", 1 },
    { "TRILL_NETWORK", 2 },
    { "TRILL_ACCESS", 3 },
    { "L2GRE", 4 },
    { "VXLAN", 5 },
};

/* enum FP_EM_QUAL_MPLS_FWD_LABEL_ACTION_T */
const shr_enum_map_t bcm56960_a0_lrd_fp_em_qual_mpls_fwd_label_action_t_enum[BCMLRD_BCM56960_A0_FP_EM_QUAL_MPLS_FWD_LABEL_ACTION_T_ENUM_COUNT] = {
    { "INVALID", 0 },
    { "PHP", 1 },
    { "SWAP", 2 },
    { "POP", 3 },
    { "POP_USE_L2_VPN", 4 },
    { "POP_USE_L3_VPN", 5 },
    { "POP_USE_ENTROPY", 6 },
};

/* enum FP_EM_QUAL_OUTER_TPID_T */
const shr_enum_map_t bcm56960_a0_lrd_fp_em_qual_outer_tpid_t_enum[BCMLRD_BCM56960_A0_FP_EM_QUAL_OUTER_TPID_T_ENUM_COUNT] = {
    { "TPID_8100", 0 },
    { "TPID_9100", 1 },
    { "TPID_88A8", 2 },
    { "TPID_OTHER", 3 },
};

/* enum FP_EM_QUAL_TNL_TYPE_T */
const shr_enum_map_t bcm56960_a0_lrd_fp_em_qual_tnl_type_t_enum[BCMLRD_BCM56960_A0_FP_EM_QUAL_TNL_TYPE_T_ENUM_COUNT] = {
    { "ANY", 0 },
    { "IP", 1 },
    { "MPLS", 2 },
    { "MIM", 3 },
    { "AUTO_IP4_MC", 4 },
    { "TRILL", 5 },
    { "L2GRE", 6 },
    { "VXLAN", 7 },
    { "NONE", 8 },
};

/* enum FP_EM_QUAL_VXLT_LOOKUP_T */
const shr_enum_map_t bcm56960_a0_lrd_fp_em_qual_vxlt_lookup_t_enum[BCMLRD_BCM56960_A0_FP_EM_QUAL_VXLT_LOOKUP_T_ENUM_COUNT] = {
    { "NO_HIT", 0 },
    { "FIRST_LOOKUP_HIT", 1 },
    { "SECOND_LOOKUP_HIT", 2 },
    { "ANY_LOOKUP_HIT", 3 },
};

/* enum FP_ENTRY_STATE_T */
const shr_enum_map_t bcm56960_a0_lrd_fp_entry_state_t_enum[BCMLRD_BCM56960_A0_FP_ENTRY_STATE_T_ENUM_COUNT] = {
    { "SUCCESS", 0 },
    { "GRP_TEMP_NOT_EXISTS", 1 },
    { "RULE_TEMP_NOT_EXISTS", 2 },
    { "POLICY_TEMP_NOT_EXISTS", 3 },
    { "RULE_QSET_NOT_IN_GRP", 4 },
    { "RULE_QSET_WIDTH_EXCEEDS", 5 },
};

/* enum FP_ING_ACTION_COLOR_T */
const shr_enum_map_t bcm56960_a0_lrd_fp_ing_action_color_t_enum[BCMLRD_BCM56960_A0_FP_ING_ACTION_COLOR_T_ENUM_COUNT] = {
    { "GREEN", 0 },
    { "RED", 1 },
    { "YELLOW", 3 },
};

/* enum FP_ING_ACTION_HIGIG_CLASSID_SELECT_T */
const shr_enum_map_t bcm56960_a0_lrd_fp_ing_action_higig_classid_select_t_enum[BCMLRD_BCM56960_A0_FP_ING_ACTION_HIGIG_CLASSID_SELECT_T_ENUM_COUNT] = {
    { "NO_ASSIGNED", 0 },
    { "I2E_CLASSID", 1 },
    { "USE_PORT", 4 },
};

/* enum FP_ING_ACTION_I2E_CLASSID_SELECT_T */
const shr_enum_map_t bcm56960_a0_lrd_fp_ing_action_i2e_classid_select_t_enum[BCMLRD_BCM56960_A0_FP_ING_ACTION_I2E_CLASSID_SELECT_T_ENUM_COUNT] = {
    { "INVALID", 0 },
    { "PORT", 1 },
    { "SVP", 2 },
    { "L3_IIF", 3 },
    { "FIELD_SRC", 4 },
    { "FIELD_DST", 5 },
    { "L2_SRC", 6 },
    { "L2_DST", 7 },
    { "L3_SRC", 8 },
    { "L3_DST", 9 },
    { "VLAN", 10 },
    { "VRF", 11 },
    { "NEW", 15 },
};

/* enum FP_ING_GRP_MODE_T */
const shr_enum_map_t bcm56960_a0_lrd_fp_ing_grp_mode_t_enum[BCMLRD_BCM56960_A0_FP_ING_GRP_MODE_T_ENUM_COUNT] = {
    { "NONE", 0 },
    { "SINGLE", 1 },
    { "DBLINTRA", 2 },
    { "DBLINTER", 3 },
    { "TRIPLE", 4 },
};

/* enum FP_ING_PRESEL_QUAL_FORWARDING_TYPE_T */
const shr_enum_map_t bcm56960_a0_lrd_fp_ing_presel_qual_forwarding_type_t_enum[BCMLRD_BCM56960_A0_FP_ING_PRESEL_QUAL_FORWARDING_TYPE_T_ENUM_COUNT] = {
    { "ANY", 0 },
    { "L2", 1 },
    { "L3", 2 },
    { "L2_SHARED", 3 },
    { "L2_INDEPENDENT", 4 },
    { "L2_VPN", 5 },
    { "L2_VPN_DIRECT", 6 },
    { "L3_DIRECT", 7 },
    { "MPLS", 8 },
    { "TRILL", 9 },
    { "PORT_EXTENDER", 10 },
};

/* enum FP_ING_PRESEL_QUAL_ING_STP_STATE_T */
const shr_enum_map_t bcm56960_a0_lrd_fp_ing_presel_qual_ing_stp_state_t_enum[BCMLRD_BCM56960_A0_FP_ING_PRESEL_QUAL_ING_STP_STATE_T_ENUM_COUNT] = {
    { "DISABLE", 0 },
    { "BLOCK", 1 },
    { "LEARN", 3 },
    { "FORWARD", 4 },
    { "LEARN_FORWARD", 5 },
    { "LEARN_DISABLE", 6 },
    { "FORWARD_BLOCK", 7 },
    { "DISABLE_BLOCK", 8 },
};

/* enum FP_ING_PRESEL_QUAL_IP_TYPE_T */
const shr_enum_map_t bcm56960_a0_lrd_fp_ing_presel_qual_ip_type_t_enum[BCMLRD_BCM56960_A0_FP_ING_PRESEL_QUAL_IP_TYPE_T_ENUM_COUNT] = {
    { "ANY", 0 },
    { "NON_IP", 1 },
    { "IP4_NO_OPTIONS", 2 },
    { "IP4_OPTIONS", 3 },
    { "ANY_IP4", 4 },
    { "IP6_NO_EXT_HDR", 5 },
    { "IP6_ONE_EXT_HDR", 6 },
    { "IP6_TWO_EXT_HDR", 7 },
    { "ANY_IP6", 8 },
    { "IP", 9 },
    { "ARP", 10 },
    { "ARP_REQUEST", 11 },
    { "ARP_REPLY", 12 },
    { "UC_MPLS", 13 },
    { "MC_MPLS", 14 },
    { "TRILL", 15 },
    { "MIM", 16 },
    { "FCOE", 17 },
};

/* enum FP_ING_PRESEL_QUAL_LOOPBACK_TYPE_T */
const shr_enum_map_t bcm56960_a0_lrd_fp_ing_presel_qual_loopback_type_t_enum[BCMLRD_BCM56960_A0_FP_ING_PRESEL_QUAL_LOOPBACK_TYPE_T_ENUM_COUNT] = {
    { "ANY", 0 },
    { "MIM", 1 },
    { "TRILL_NETWORK", 2 },
    { "TRILL_ACCESS", 3 },
    { "L2GRE", 4 },
    { "VXLAN", 5 },
};

/* enum FP_ING_PRESEL_QUAL_PKT_RESOLUTION_T */
const shr_enum_map_t bcm56960_a0_lrd_fp_ing_presel_qual_pkt_resolution_t_enum[BCMLRD_BCM56960_A0_FP_ING_PRESEL_QUAL_PKT_RESOLUTION_T_ENUM_COUNT] = {
    { "UNKNOWN_PKT", 0 },
    { "CONTROL_PKT", 1 },
    { "BPDU_PKT", 2 },
    { "L2BC_PKT", 3 },
    { "L2UC_PKT", 4 },
    { "UNKNOWN_L2_PKT", 5 },
    { "UNKNOWN_L3MC_PKT", 6 },
    { "KNOWN_L3MC_PKT", 7 },
    { "KNOWN_L2MC_PKT", 8 },
    { "UNKNOWN_L2MC_PKT", 9 },
    { "KNOWN_L3UC_PKT", 10 },
    { "UNKNOWN_L3UC_PKT", 11 },
    { "KNOWN_MPLS_PKT", 12 },
    { "KNOWN_MPLS_L3_PKT", 14 },
    { "KNOWN_MPLS_L2_PKT", 15 },
    { "UNKNOWN_MPLS_PKT", 16 },
    { "KNOWN_MIM_PKT", 17 },
    { "UNKNOWN_MIM_PKT", 18 },
    { "KNOWN_TRILL_PKT", 19 },
    { "UNKNOWN_TRILL_PKT", 20 },
    { "KNOWN_NIV_PKT", 21 },
    { "UNKNOWN_NIV_PKT", 22 },
    { "OAM_PKT", 23 },
    { "BFD_PKT", 24 },
    { "IEEE1588_PKT", 26 },
    { "KNOWN_L2GRE_PKT", 27 },
    { "KNOWN_VXLAN_PKT", 28 },
};

/* enum FP_ING_PRESEL_QUAL_TNL_TYPE_T */
const shr_enum_map_t bcm56960_a0_lrd_fp_ing_presel_qual_tnl_type_t_enum[BCMLRD_BCM56960_A0_FP_ING_PRESEL_QUAL_TNL_TYPE_T_ENUM_COUNT] = {
    { "ANY", 0 },
    { "IP", 1 },
    { "MPLS", 2 },
    { "MIM", 3 },
    { "AUTO_IP4_MC", 4 },
    { "TRILL", 5 },
    { "L2GRE", 6 },
    { "VXLAN", 7 },
    { "NONE", 8 },
};

/* enum FP_ING_PRESEL_QUAL_VXLT_LOOKUP_T */
const shr_enum_map_t bcm56960_a0_lrd_fp_ing_presel_qual_vxlt_lookup_t_enum[BCMLRD_BCM56960_A0_FP_ING_PRESEL_QUAL_VXLT_LOOKUP_T_ENUM_COUNT] = {
    { "NO_HIT", 0 },
    { "FIRST_LOOKUP_HIT", 1 },
    { "SECOND_LOOKUP_HIT", 2 },
    { "ANY_LOOKUP_HIT", 3 },
};

/* enum FP_ING_QUAL_COLOR_T */
const shr_enum_map_t bcm56960_a0_lrd_fp_ing_qual_color_t_enum[BCMLRD_BCM56960_A0_FP_ING_QUAL_COLOR_T_ENUM_COUNT] = {
    { "GREEN", 1 },
    { "YELLOW", 2 },
    { "RED", 3 },
};

/* enum FP_ING_QUAL_FORWARDING_TYPE_T */
const shr_enum_map_t bcm56960_a0_lrd_fp_ing_qual_forwarding_type_t_enum[BCMLRD_BCM56960_A0_FP_ING_QUAL_FORWARDING_TYPE_T_ENUM_COUNT] = {
    { "ANY", 0 },
    { "L2", 1 },
    { "L3", 2 },
    { "L2_SHARED", 3 },
    { "L2_INDEPENDENT", 4 },
    { "L2_VPN", 5 },
    { "L2_VPN_DIRECT", 6 },
    { "L3_DIRECT", 7 },
    { "MPLS", 12 },
    { "TRILL", 13 },
    { "PORT_EXTENDER", 21 },
};

/* enum FP_ING_QUAL_ING_STP_STATE_T */
const shr_enum_map_t bcm56960_a0_lrd_fp_ing_qual_ing_stp_state_t_enum[BCMLRD_BCM56960_A0_FP_ING_QUAL_ING_STP_STATE_T_ENUM_COUNT] = {
    { "DISABLE", 0 },
    { "BLOCK", 1 },
    { "LEARN", 3 },
    { "FORWARD", 4 },
    { "LEARN_FORWARD", 5 },
    { "LEARN_DISABLE", 6 },
    { "FORWARD_BLOCK", 7 },
    { "DISABLE_BLOCK", 8 },
};

/* enum FP_ING_QUAL_INNER_TPID_T */
const shr_enum_map_t bcm56960_a0_lrd_fp_ing_qual_inner_tpid_t_enum[BCMLRD_BCM56960_A0_FP_ING_QUAL_INNER_TPID_T_ENUM_COUNT] = {
    { "TPID_8100", 0 },
    { "TPID_9100", 1 },
    { "TPID_88A8", 2 },
    { "TPID_OTHER", 3 },
};

/* enum FP_ING_QUAL_IP_FRAG_T */
const shr_enum_map_t bcm56960_a0_lrd_fp_ing_qual_ip_frag_t_enum[BCMLRD_BCM56960_A0_FP_ING_QUAL_IP_FRAG_T_ENUM_COUNT] = {
    { "NON", 0 },
    { "FIRST", 1 },
    { "NON_OR_FIRST", 2 },
    { "NOT_FIRST", 3 },
    { "ANY", 4 },
};

/* enum FP_ING_QUAL_IP_TYPE_T */
const shr_enum_map_t bcm56960_a0_lrd_fp_ing_qual_ip_type_t_enum[BCMLRD_BCM56960_A0_FP_ING_QUAL_IP_TYPE_T_ENUM_COUNT] = {
    { "ANY", 0 },
    { "NON_IP", 1 },
    { "IP4_NO_OPTIONS", 2 },
    { "IP4_OPTIONS", 3 },
    { "ANY_IP4", 4 },
    { "IP6_NO_EXT_HDR", 5 },
    { "IP6_ONE_EXT_HDR", 6 },
    { "IP6_TWO_EXT_HDR", 7 },
    { "ANY_IP6", 8 },
    { "IP", 9 },
    { "ARP", 10 },
    { "ARP_REQUEST", 11 },
    { "ARP_REPLY", 12 },
    { "UC_MPLS", 13 },
    { "MC_MPLS", 14 },
    { "TRILL", 15 },
    { "MIM", 16 },
    { "FCOE", 17 },
};

/* enum FP_ING_QUAL_L2_FORMAT_T */
const shr_enum_map_t bcm56960_a0_lrd_fp_ing_qual_l2_format_t_enum[BCMLRD_BCM56960_A0_FP_ING_QUAL_L2_FORMAT_T_ENUM_COUNT] = {
    { "ANY", 0 },
    { "ETHER_2", 1 },
    { "SNAP", 2 },
    { "LLC", 3 },
    { "IEEE802DOT3", 4 },
};

/* enum FP_ING_QUAL_LOOPBACK_TYPE_T */
const shr_enum_map_t bcm56960_a0_lrd_fp_ing_qual_loopback_type_t_enum[BCMLRD_BCM56960_A0_FP_ING_QUAL_LOOPBACK_TYPE_T_ENUM_COUNT] = {
    { "ANY", 0 },
    { "MIM", 1 },
    { "TRILL_NETWORK", 2 },
    { "TRILL_ACCESS", 3 },
    { "L2GRE", 4 },
    { "VXLAN", 5 },
};

/* enum FP_ING_QUAL_MPLS_FWD_LABEL_ACTION_T */
const shr_enum_map_t bcm56960_a0_lrd_fp_ing_qual_mpls_fwd_label_action_t_enum[BCMLRD_BCM56960_A0_FP_ING_QUAL_MPLS_FWD_LABEL_ACTION_T_ENUM_COUNT] = {
    { "INVALID", 0 },
    { "PHP", 1 },
    { "SWAP", 2 },
    { "POP", 3 },
    { "POP_USE_L2_VPN", 4 },
    { "POP_USE_L3_VPN", 5 },
    { "POP_USE_ENTROPY", 6 },
};

/* enum FP_ING_QUAL_OUTER_TPID_T */
const shr_enum_map_t bcm56960_a0_lrd_fp_ing_qual_outer_tpid_t_enum[BCMLRD_BCM56960_A0_FP_ING_QUAL_OUTER_TPID_T_ENUM_COUNT] = {
    { "TPID_8100", 0 },
    { "TPID_9100", 1 },
    { "TPID_88A8", 2 },
    { "TPID_OTHER", 3 },
};

/* enum FP_ING_QUAL_PKT_RESOLUTION_T */
const shr_enum_map_t bcm56960_a0_lrd_fp_ing_qual_pkt_resolution_t_enum[BCMLRD_BCM56960_A0_FP_ING_QUAL_PKT_RESOLUTION_T_ENUM_COUNT] = {
    { "UNKNOWN_PKT", 0 },
    { "CONTROL_PKT", 1 },
    { "BPDU_PKT", 2 },
    { "L2BC_PKT", 3 },
    { "L2UC_PKT", 4 },
    { "UNKNOWN_L2_PKT", 5 },
    { "UNKNOWN_L3MC_PKT", 6 },
    { "KNOWN_L3MC_PKT", 7 },
    { "KNOWN_L2MC_PKT", 8 },
    { "UNKNOWN_L2MC_PKT", 9 },
    { "KNOWN_L3UC_PKT", 10 },
    { "UNKNOWN_L3UC_PKT", 11 },
    { "KNOWN_MPLS_PKT", 12 },
    { "KNOWN_MPLS_MC_PKT", 13 },
    { "KNOWN_MPLS_L3_PKT", 14 },
    { "KNOWN_MPLS_L2_PKT", 15 },
    { "UNKNOWN_MPLS_PKT", 16 },
    { "KNOWN_MIM_PKT", 17 },
    { "UNKNOWN_MIM_PKT", 18 },
    { "KNOWN_TRILL_PKT", 19 },
    { "UNKNOWN_TRILL_PKT", 20 },
    { "KNOWN_NIV_PKT", 21 },
    { "UNKNOWN_NIV_PKT", 22 },
    { "OAM_PKT", 23 },
    { "BFD_PKT", 24 },
    { "ICNM_PKT", 25 },
    { "IEEE1588_PKT", 26 },
    { "KNOWN_L2GRE_PKT", 27 },
    { "KNOWN_VXLAN_PKT", 28 },
    { "KNOWN_FCOE_PKT", 29 },
    { "UNKNOWN_FCOE_PKT", 30 },
    { "UNKNOWN_PIM_BIDIR_PKT", 31 },
};

/* enum FP_ING_QUAL_TNL_TYPE_T */
const shr_enum_map_t bcm56960_a0_lrd_fp_ing_qual_tnl_type_t_enum[BCMLRD_BCM56960_A0_FP_ING_QUAL_TNL_TYPE_T_ENUM_COUNT] = {
    { "ANY", 0 },
    { "IP", 1 },
    { "MPLS", 2 },
    { "MIM", 3 },
    { "AUTO_IP4_MC", 4 },
    { "TRILL", 5 },
    { "L2GRE", 6 },
    { "VXLAN", 7 },
    { "NONE", 8 },
};

/* enum FP_ING_QUAL_VXLT_LOOKUP_T */
const shr_enum_map_t bcm56960_a0_lrd_fp_ing_qual_vxlt_lookup_t_enum[BCMLRD_BCM56960_A0_FP_ING_QUAL_VXLT_LOOKUP_T_ENUM_COUNT] = {
    { "NO_HIT", 0 },
    { "FIRST_LOOKUP_HIT", 1 },
    { "SECOND_LOOKUP_HIT", 2 },
    { "ANY_LOOKUP_HIT", 3 },
};

/* enum FP_SRC_CLASS_MODE_T */
const shr_enum_map_t bcm56960_a0_lrd_fp_src_class_mode_t_enum[BCMLRD_BCM56960_A0_FP_SRC_CLASS_MODE_T_ENUM_COUNT] = {
    { "LEGACY", 0 },
    { "SDN", 1 },
    { "BALANCED", 2 },
    { "OVERLAY", 3 },
};

/* enum FP_VLAN_ACTION_COLOR_T */
const shr_enum_map_t bcm56960_a0_lrd_fp_vlan_action_color_t_enum[BCMLRD_BCM56960_A0_FP_VLAN_ACTION_COLOR_T_ENUM_COUNT] = {
    { "GREEN", 0 },
    { "RED", 1 },
    { "YELLOW", 3 },
};

/* enum FP_VLAN_GRP_MODE_T */
const shr_enum_map_t bcm56960_a0_lrd_fp_vlan_grp_mode_t_enum[BCMLRD_BCM56960_A0_FP_VLAN_GRP_MODE_T_ENUM_COUNT] = {
    { "NONE", 0 },
    { "SINGLE", 1 },
    { "DBLINTRA", 2 },
    { "DBLINTER", 3 },
    { "QUAD", 5 },
};

/* enum FP_VLAN_QUAL_FIBRE_HEADER_T */
const shr_enum_map_t bcm56960_a0_lrd_fp_vlan_qual_fibre_header_t_enum[BCMLRD_BCM56960_A0_FP_VLAN_QUAL_FIBRE_HEADER_T_ENUM_COUNT] = {
    { "ANY", 0 },
    { "STANDARD", 1 },
    { "ENCAPSULATED", 2 },
    { "VIRTUAL", 3 },
    { "ROUTED", 4 },
};

/* enum FP_VLAN_QUAL_INNER_TPID_T */
const shr_enum_map_t bcm56960_a0_lrd_fp_vlan_qual_inner_tpid_t_enum[BCMLRD_BCM56960_A0_FP_VLAN_QUAL_INNER_TPID_T_ENUM_COUNT] = {
    { "TPID_8100", 0 },
    { "TPID_9100", 1 },
    { "TPID_88A8", 2 },
    { "TPID_OTHER", 3 },
};

/* enum FP_VLAN_QUAL_IP_PROTOCOL_COMMON_T */
const shr_enum_map_t bcm56960_a0_lrd_fp_vlan_qual_ip_protocol_common_t_enum[BCMLRD_BCM56960_A0_FP_VLAN_QUAL_IP_PROTOCOL_COMMON_T_ENUM_COUNT] = {
    { "TCP", 0 },
    { "UDP", 1 },
    { "IGMP", 2 },
    { "ICMP", 3 },
    { "IP6_ICMP", 4 },
    { "IP6_HOP_BY_HOP", 5 },
    { "IP_IN_IP", 6 },
    { "TCP_UDP", 7 },
    { "UNKNOWN", 8 },
    { "IP6_IN_IP", 9 },
    { "MPLS_IN_IP", 10 },
};

/* enum FP_VLAN_QUAL_IP_TYPE_T */
const shr_enum_map_t bcm56960_a0_lrd_fp_vlan_qual_ip_type_t_enum[BCMLRD_BCM56960_A0_FP_VLAN_QUAL_IP_TYPE_T_ENUM_COUNT] = {
    { "ANY", 0 },
    { "NON_IP", 1 },
    { "IP4_NO_OPTIONS", 2 },
    { "IP4_OPTIONS", 3 },
    { "ANY_IP4", 4 },
    { "IP6_NO_EXT_HDR", 5 },
    { "IP6_ONE_EXT_HDR", 6 },
    { "IP6_TWO_EXT_HDR", 7 },
    { "ANY_IP6", 8 },
    { "IP", 9 },
    { "ARP", 10 },
    { "ARP_REQUEST", 11 },
    { "ARP_REPLY", 12 },
    { "UC_MPLS", 13 },
    { "MC_MPLS", 14 },
    { "TRILL", 15 },
    { "MIM", 16 },
    { "FCOE", 17 },
};

/* enum FP_VLAN_QUAL_L2_FORMAT_T */
const shr_enum_map_t bcm56960_a0_lrd_fp_vlan_qual_l2_format_t_enum[BCMLRD_BCM56960_A0_FP_VLAN_QUAL_L2_FORMAT_T_ENUM_COUNT] = {
    { "ANY", 0 },
    { "ETHER_2", 1 },
    { "SNAP", 2 },
    { "LLC", 3 },
    { "IEEE802DOT3", 4 },
};

/* enum FP_VLAN_QUAL_OUTER_TPID_T */
const shr_enum_map_t bcm56960_a0_lrd_fp_vlan_qual_outer_tpid_t_enum[BCMLRD_BCM56960_A0_FP_VLAN_QUAL_OUTER_TPID_T_ENUM_COUNT] = {
    { "TPID_8100", 0 },
    { "TPID_9100", 1 },
    { "TPID_88A8", 2 },
    { "TPID_OTHER", 3 },
};

/* enum ING_XLATE_MISS_ACTION_T */
const shr_enum_map_t bcm56960_a0_lrd_ing_xlate_miss_action_t_enum[BCMLRD_BCM56960_A0_ING_XLATE_MISS_ACTION_T_ENUM_COUNT] = {
    { "NO_DROP", 0 },
    { "FIRST_LOOKUP_MISS_DROP", 1 },
    { "SECOND_LOOKUP_MISS_DROP", 2 },
    { "BOTH_LOOKUPS_MISS_DROP", 3 },
    { "ANY_LOOKUP_MISS_DROP", 4 },
};

/* enum ING_XLATE_TBL_SEL_T */
const shr_enum_map_t bcm56960_a0_lrd_ing_xlate_tbl_sel_t_enum[BCMLRD_BCM56960_A0_ING_XLATE_TBL_SEL_T_ENUM_COUNT] = {
    { "VLAN_ING_XLATE_IVID_OVID", 0 },
    { "VLAN_ING_XLATE_IVID_OVID_MODPORT", 1 },
    { "VLAN_ING_XLATE_IVID_OVID_TRUNK", 2 },
    { "VLAN_ING_XLATE_IVID_OVID_PORT_GRP", 3 },
    { "VLAN_ING_XLATE_OTAG", 4 },
    { "VLAN_ING_XLATE_OTAG_MODPORT", 5 },
    { "VLAN_ING_XLATE_OTAG_TRUNK", 6 },
    { "VLAN_ING_XLATE_OTAG_PORT_GRP", 7 },
    { "VLAN_ING_XLATE_ITAG", 8 },
    { "VLAN_ING_XLATE_ITAG_MODPORT", 9 },
    { "VLAN_ING_XLATE_ITAG_TRUNK", 10 },
    { "VLAN_ING_XLATE_ITAG_PORT_GRP", 11 },
    { "VLAN_ING_XLATE_OVID", 12 },
    { "VLAN_ING_XLATE_OVID_MODPORT", 13 },
    { "VLAN_ING_XLATE_OVID_TRUNK", 14 },
    { "VLAN_ING_XLATE_OVID_PORT_GRP", 15 },
    { "VLAN_ING_XLATE_IVID", 16 },
    { "VLAN_ING_XLATE_IVID_MODPORT", 17 },
    { "VLAN_ING_XLATE_IVID_TRUNK", 18 },
    { "VLAN_ING_XLATE_IVID_PORT_GRP", 19 },
    { "VLAN_ING_XLATE_CFI_PRI", 20 },
    { "VLAN_ING_XLATE_CFI_PRI_MODPORT", 21 },
    { "VLAN_ING_XLATE_CFI_PRI_TRUNK", 22 },
    { "VLAN_ING_XLATE_CFI_PRI_PORT_GRP", 23 },
};

/* enum IPV4_IN_IPV4_DF_MODE_T */
const shr_enum_map_t bcm56960_a0_lrd_ipv4_in_ipv4_df_mode_t_enum[BCMLRD_BCM56960_A0_IPV4_IN_IPV4_DF_MODE_T_ENUM_COUNT] = {
    { "CLEAR", 0 },
    { "SET", 1 },
    { "USE_INNER_DF", 2 },
};

/* enum IPV4_MC_FLOOD_MODE_T */
const shr_enum_map_t bcm56960_a0_lrd_ipv4_mc_flood_mode_t_enum[BCMLRD_BCM56960_A0_IPV4_MC_FLOOD_MODE_T_ENUM_COUNT] = {
    { "FLOOD_ALL", 0 },
    { "FLOOD_UMC", 1 },
    { "FLOOD_NONE", 2 },
};

/* enum IPV6_IN_IPV4_DF_MODE_T */
const shr_enum_map_t bcm56960_a0_lrd_ipv6_in_ipv4_df_mode_t_enum[BCMLRD_BCM56960_A0_IPV6_IN_IPV4_DF_MODE_T_ENUM_COUNT] = {
    { "CLEAR", 0 },
    { "SET", 1 },
};

/* enum IPV6_MC_FLOOD_MODE_T */
const shr_enum_map_t bcm56960_a0_lrd_ipv6_mc_flood_mode_t_enum[BCMLRD_BCM56960_A0_IPV6_MC_FLOOD_MODE_T_ENUM_COUNT] = {
    { "FLOOD_ALL", 0 },
    { "FLOOD_UMC", 1 },
    { "FLOOD_NONE", 2 },
};

/* enum L2_DEST_T */
const shr_enum_map_t bcm56960_a0_lrd_l2_dest_t_enum[BCMLRD_BCM56960_A0_L2_DEST_T_ENUM_COUNT] = {
    { "PORT", 0 },
    { "L2_MC_GRP", 1 },
    { "TRUNK", 2 },
};

/* enum L2_MC_FLOOD_MODE_T */
const shr_enum_map_t bcm56960_a0_lrd_l2_mc_flood_mode_t_enum[BCMLRD_BCM56960_A0_L2_MC_FLOOD_MODE_T_ENUM_COUNT] = {
    { "FLOOD_ALL", 0 },
    { "FLOOD_UMC", 1 },
    { "FLOOD_NONE", 2 },
};

/* enum L3_TNL_TYPE_T */
const shr_enum_map_t bcm56960_a0_lrd_l3_tnl_type_t_enum[BCMLRD_BCM56960_A0_L3_TNL_TYPE_T_ENUM_COUNT] = {
    { "NONE", 0 },
    { "IPV4", 1 },
    { "IPV6", 2 },
    { "MPLS", 3 },
};

/* enum LB_HASH_ALGORITHM_T */
const shr_enum_map_t bcm56960_a0_lrd_lb_hash_algorithm_t_enum[BCMLRD_BCM56960_A0_LB_HASH_ALGORITHM_T_ENUM_COUNT] = {
    { "RESERVED", 0 },
    { "CRC16_BISYNC", 3 },
    { "CRC16_BISYNC_AND_XOR1", 4 },
    { "CRC16_BISYNC_AND_XOR2", 5 },
    { "CRC16_BISYNC_AND_XOR4", 6 },
    { "CRC16_BISYNC_AND_XOR8", 7 },
    { "XOR16", 8 },
    { "CRC16_CCITT", 9 },
    { "CRC32_LO", 10 },
    { "CRC32_HI", 11 },
    { "CRC32_ETH_LO", 12 },
    { "CRC32_ETH_HI", 13 },
    { "CRC32_KOOPMAN_LO", 14 },
    { "CRC32_KOOPMAN_HI", 15 },
};

/* enum LB_HASH_BIN0_FIELD_T */
const shr_enum_map_t bcm56960_a0_lrd_lb_hash_bin0_field_t_enum[BCMLRD_BCM56960_A0_LB_HASH_BIN0_FIELD_T_ENUM_COUNT] = {
    { "DST_MOD_ID", 0 },
    { "VNTAG_SRC_VIF", 1 },
};

/* enum LB_HASH_BIN1_FIELD_T */
const shr_enum_map_t bcm56960_a0_lrd_lb_hash_bin1_field_t_enum[BCMLRD_BCM56960_A0_LB_HASH_BIN1_FIELD_T_ENUM_COUNT] = {
    { "DST_PORT_ID", 0 },
    { "VNTAG_DST_VIF", 1 },
};

/* enum LB_HASH_SUBSET_SELECT_T */
const shr_enum_map_t bcm56960_a0_lrd_lb_hash_subset_select_t_enum[BCMLRD_BCM56960_A0_LB_HASH_SUBSET_SELECT_T_ENUM_COUNT] = {
    { "USE_0_0", 0 },
    { "USE_1_0", 1 },
    { "USE_PORT_LBN", 2 },
    { "USE_DEST_PORT", 3 },
    { "USE_LBID", 4 },
    { "USE_LOCAL_LBID", 5 },
    { "USE_0_1", 6 },
    { "USE_1_1", 7 },
};

/* enum LB_HASH_TABLE_LOOKUP_ALG_T */
const shr_enum_map_t bcm56960_a0_lrd_lb_hash_table_lookup_alg_t_enum[BCMLRD_BCM56960_A0_LB_HASH_TABLE_LOOKUP_ALG_T_ENUM_COUNT] = {
    { "ZERO", 0 },
    { "CRC32_UPPER", 1 },
    { "CRC32_LOWER", 2 },
    { "LSB", 3 },
    { "CRC16_UPPER", 4 },
    { "CRC16_LOWER", 5 },
};

/* enum LB_HASH_TRILL_TUNNEL_T */
const shr_enum_map_t bcm56960_a0_lrd_lb_hash_trill_tunnel_t_enum[BCMLRD_BCM56960_A0_LB_HASH_TRILL_TUNNEL_T_ENUM_COUNT] = {
    { "OUTER_L2", 0 },
    { "TUNNEL_INNER_L2", 2 },
    { "INNER_L3", 3 },
};

/* enum LB_HASH_TUNNEL_PAYLOAD_T */
const shr_enum_map_t bcm56960_a0_lrd_lb_hash_tunnel_payload_t_enum[BCMLRD_BCM56960_A0_LB_HASH_TUNNEL_PAYLOAD_T_ENUM_COUNT] = {
    { "INNER_L2", 0 },
    { "INNER_L3", 1 },
};

/* enum LTID_T */
const shr_enum_map_t bcm56960_a0_lrd_ltid_t_enum[BCMLRD_BCM56960_A0_LTID_T_ENUM_COUNT] = {
    { "CTR_CONTROL", 0 },
    { "CTR_ECN", 2 },
    { "CTR_EGR_DEBUG", 3 },
    { "CTR_EGR_DEBUG_SELECT", 4 },
    { "CTR_EGR_FLEX_POOL_CONTROL", 5 },
    { "CTR_EGR_FP_CONTROL", 6 },
    { "CTR_EGR_Q_CONTROL", 8 },
    { "CTR_ING_DEBUG", 11 },
    { "CTR_ING_DEBUG_SELECT", 12 },
    { "CTR_ING_FLEX_POOL_CONTROL", 13 },
    { "CTR_L3", 14 },
    { "CTR_MAC", 15 },
    { "CTR_MAC_ERR", 16 },
    { "CTR_NIV", 17 },
    { "CTR_TRILL", 20 },
    { "DEVICE_EM_BANK", 22 },
    { "DEVICE_EM_BANK_INFO", 23 },
    { "DEVICE_EM_GROUP", 24 },
    { "DEVICE_PKT_RX_Q", 25 },
    { "DOS_CONTROL", 26 },
    { "ECMP", 27 },
    { "ECMP_CONFIG", 28 },
    { "ECMP_CONTROL", 29 },
    { "ECMP_FAST", 30 },
    { "ECMP_HIERARCHICAL", 31 },
    { "ECMP_OVERLAY", 32 },
    { "ECMP_UNDERLAY", 33 },
    { "ECN_CNG_TO_IP_ECN", 34 },
    { "ECN_CNG_TO_WRED", 36 },
    { "ECN_CONTROL", 37 },
    { "ECN_IP_TO_CNG", 38 },
    { "ECN_PROTOCOL", 42 },
    { "ECN_TNL_DECAP_IP_PAYLOAD", 43 },
    { "ECN_TNL_DECAP_NON_IP_PAYLOAD", 44 },
    { "ECN_TNL_ENCAP_IP_PAYLOAD", 45 },
    { "ECN_TNL_ENCAP_NON_IP_PAYLOAD", 46 },
    { "ECN_WRED_UPDATE", 47 },
    { "FP_COMPRESSION_DST_FCOE", 48 },
    { "FP_COMPRESSION_DST_IPV4", 49 },
    { "FP_COMPRESSION_DST_IPV6", 50 },
    { "FP_COMPRESSION_DST_L4", 51 },
    { "FP_COMPRESSION_ETHERTYPE", 52 },
    { "FP_COMPRESSION_IP_PROTOCOL", 53 },
    { "FP_COMPRESSION_IP_TOS", 54 },
    { "FP_COMPRESSION_IP_TTL", 55 },
    { "FP_COMPRESSION_SRC_FCOE", 56 },
    { "FP_COMPRESSION_SRC_IPV4", 57 },
    { "FP_COMPRESSION_SRC_IPV6", 58 },
    { "FP_COMPRESSION_SRC_L4", 59 },
    { "FP_COMPRESSION_TCP_FLAGS", 60 },
    { "FP_CONFIG", 61 },
    { "FP_CONTROL", 62 },
    { "FP_EGR_ENTRY", 63 },
    { "FP_EGR_GRP_TEMPLATE", 64 },
    { "FP_EGR_POLICY_TEMPLATE", 65 },
    { "FP_EGR_RULE_TEMPLATE", 66 },
    { "FP_EM_ENTRY", 67 },
    { "FP_EM_GRP_TEMPLATE", 68 },
    { "FP_EM_POLICY_TEMPLATE", 69 },
    { "FP_EM_PRESEL_ENTRY_TEMPLATE", 70 },
    { "FP_EM_RULE_TEMPLATE", 71 },
    { "FP_EM_SRC_CLASS_MODE", 72 },
    { "FP_ING_ENTRY", 73 },
    { "FP_ING_GRP_TEMPLATE", 74 },
    { "FP_ING_HIGIG_EH_MASK", 75 },
    { "FP_ING_POLICY_TEMPLATE", 76 },
    { "FP_ING_PRESEL_ENTRY_TEMPLATE", 77 },
    { "FP_ING_RANGE_CHECK", 78 },
    { "FP_ING_REDIRECT_DATA", 79 },
    { "FP_ING_RULE_TEMPLATE", 80 },
    { "FP_ING_SRC_CLASS_MODE", 81 },
    { "FP_VLAN_ENTRY", 82 },
    { "FP_VLAN_GRP_TEMPLATE", 83 },
    { "FP_VLAN_POLICY_TEMPLATE", 84 },
    { "FP_VLAN_RULE_TEMPLATE", 85 },
    { "L2_FDB_VLAN", 86 },
    { "L2_FDB_VLAN_STATIC", 87 },
    { "L2_MY_STATION", 90 },
    { "L2_MY_STATION_MODPORT", 91 },
    { "L2_MY_STATION_TRUNK", 92 },
    { "L3_ALPM_CONTROL", 94 },
    { "L3_EIF", 95 },
    { "L3_IIF", 96 },
    { "L3_IIF_PROFILE", 97 },
    { "L3_IPV4_UC_HOST", 98 },
    { "L3_IPV4_UC_ROUTE", 99 },
    { "L3_IPV4_UC_ROUTE_OVERRIDE", 100 },
    { "L3_IPV4_UC_ROUTE_VRF", 101 },
    { "L3_IPV6_UC_HOST", 102 },
    { "L3_IPV6_UC_ROUTE", 103 },
    { "L3_IPV6_UC_ROUTE_OVERRIDE", 104 },
    { "L3_IPV6_UC_ROUTE_VRF", 105 },
    { "L3_IP_OPTION_CONTROL_PROFILE", 106 },
    { "L3_UC_MTU", 107 },
    { "L3_UC_NHOP", 108 },
    { "L3_UC_TNL_MTU", 109 },
    { "LB_HASH_ALGORITHM", 110 },
    { "LB_HASH_BINS_ASSIGNMENT", 111 },
    { "LB_HASH_CONTROL", 112 },
    { "LB_HASH_FLOW_ECMP_OUTPUT_SELECTION", 113 },
    { "LB_HASH_FLOW_ID_SELECTION", 114 },
    { "LB_HASH_FLOW_LBID_OR_ENTROPY_LABEL_OUTPUT_SELECTION", 115 },
    { "LB_HASH_FLOW_SYMMETRY", 116 },
    { "LB_HASH_FLOW_TRUNK_OUTPUT_SELECTION", 117 },
    { "LB_HASH_IPV4_FIELDS_SELECTION", 118 },
    { "LB_HASH_IPV4_TCP_UDP_FIELDS_SELECTION", 119 },
    { "LB_HASH_IPV4_TCP_UDP_PORTS_EQUAL_FIELDS_SELECTION", 120 },
    { "LB_HASH_IPV6_FIELDS_SELECTION", 121 },
    { "LB_HASH_IPV6_TCP_UDP_FIELDS_SELECTION", 122 },
    { "LB_HASH_IPV6_TCP_UDP_PORTS_EQUAL_FIELDS_SELECTION", 123 },
    { "LB_HASH_L2_FIELDS_SELECTION", 124 },
    { "LB_HASH_L3MPLS_L3PAYLOAD_FIELDS_SELECTION", 125 },
    { "LB_HASH_MPLS_TUNNEL_FIELDS_SELECTION", 126 },
    { "LB_HASH_PKT_HDR_SELECTION", 127 },
    { "LB_HASH_PORT_ENTROPY_LABEL_OUTPUT_SELECTION", 128 },
    { "LB_HASH_PORT_L3_ECMP_OUTPUT_SELECTION", 129 },
    { "LB_HASH_PORT_LBID_OUTPUT_SELECTION", 130 },
    { "LB_HASH_PORT_MPLS_ECMP_OUTPUT_SELECTION", 131 },
    { "LB_HASH_PORT_PLFS_OUTPUT_SELECTION", 132 },
    { "LB_HASH_PORT_RH_ECMP_OUTPUT_SELECTION", 133 },
    { "LB_HASH_PORT_TRUNK_OUTPUT_SELECTION", 134 },
    { "LB_HASH_SEED_CONTROL", 135 },
    { "LB_HASH_TUNNEL_FIELDS_SELECTION", 136 },
    { "LM_CONTROL", 137 },
    { "LM_LINK_STATE", 138 },
    { "LM_PORT_CONTROL", 139 },
    { "METER_FP_CONTROL", 140 },
    { "METER_FP_EGR_CONFIG", 141 },
    { "METER_FP_EGR_DEVICE_INFO", 142 },
    { "METER_FP_EGR_GRANULARITY_INFO", 143 },
    { "METER_FP_EGR_TEMPLATE", 144 },
    { "METER_FP_ING_CONFIG", 145 },
    { "METER_FP_ING_DEVICE_INFO", 146 },
    { "METER_FP_ING_GRANULARITY_INFO", 147 },
    { "METER_FP_ING_TEMPLATE", 148 },
    { "METER_STORM_CONTROL", 149 },
    { "METER_STORM_CONTROL_ENABLE", 150 },
    { "METER_STORM_CONTROL_MAP", 151 },
    { "MIRROR_CONTROL", 152 },
    { "MIRROR_EGR_INSTANCE", 153 },
    { "MIRROR_EGR_MEMBER", 154 },
    { "MIRROR_ENCAP_ERSPAN", 155 },
    { "MIRROR_ENCAP_RSPAN", 156 },
    { "MIRROR_ENCAP_SFLOW", 157 },
    { "MIRROR_ING_INSTANCE", 158 },
    { "MIRROR_ING_MEMBER", 159 },
    { "MIRROR_INSTANCE", 160 },
    { "MIRROR_PORT_ENCAP_SFLOW", 161 },
    { "PC_AUTONEG_PROFILE", 162 },
    { "PC_PFC_PROFILE", 163 },
    { "PC_PHYS_PORT", 164 },
    { "PC_PM", 165 },
    { "PC_PM_CORE", 166 },
    { "PC_PM_LANE", 167 },
    { "PC_PM_LANE_STATUS", 168 },
    { "PC_PM_PROP", 169 },
    { "PC_PM_RX_LANE_PROFILE", 170 },
    { "PC_PM_TX_LANE_PROFILE", 171 },
    { "PC_PORT", 172 },
    { "PC_PORT_STATUS", 173 },
    { "PHB_EGR_IP_INT_PRI_TO_DSCP", 174 },
    { "PHB_EGR_L2_INT_PRI_TO_ITAG", 175 },
    { "PHB_EGR_L2_INT_PRI_TO_OTAG", 176 },
    { "PHB_EGR_MPLS_EXP_TO_L2_OTAG", 177 },
    { "PHB_EGR_MPLS_INT_PRI_TO_L2_OTAG", 178 },
    { "PHB_EGR_MPLS_INT_PRI_TO_LSP_EXP", 179 },
    { "PHB_EGR_MPLS_INT_PRI_TO_TRANSIT_EXP", 180 },
    { "PHB_EGR_MPLS_INT_PRI_TO_VPN_EXP", 181 },
    { "PHB_EGR_PORT_INT_PRI_REMAP", 182 },
    { "PHB_EGR_PORT_INT_PRI_TO_L2_OTAG", 183 },
    { "PHB_ING_IP_DSCP_TO_INT_PRI_REMAP", 184 },
    { "PHB_ING_L2_OTAG_REMAP", 185 },
    { "PHB_ING_L2_TAGGED_TO_INT_PRI", 186 },
    { "PHB_ING_L2_UNTAGGED_TO_INT_PRI", 187 },
    { "PHB_ING_MPLS_EXP_TO_INT_PRI", 188 },
    { "PHB_ING_ROUTED_INT_PRI_REMAP", 189 },
    { "PORT", 190 },
    { "PORT_BRIDGE", 191 },
    { "PORT_CONTROL", 192 },
    { "PORT_COS_QUEUE_MAP", 193 },
    { "PORT_EGR_MIRROR", 194 },
    { "PORT_FP", 196 },
    { "PORT_ING_MIRROR", 197 },
    { "PORT_LB", 199 },
    { "PORT_LEARN", 200 },
    { "PORT_MEMBERSHIP_POLICY", 201 },
    { "PORT_MODBASE", 202 },
    { "PORT_PHB", 203 },
    { "PORT_PKT_CONTROL", 204 },
    { "PORT_POLICY", 205 },
    { "PORT_PVLAN", 206 },
    { "PORT_SYSTEM", 207 },
    { "PORT_VLAN_XLATE", 208 },
    { "SER_CONFIG", 209 },
    { "SER_CONTROL", 210 },
    { "SER_CONTROL_PT", 211 },
    { "SER_INJECTION", 212 },
    { "SER_INJECTION_STATUS", 213 },
    { "SER_NOTIFICATION", 214 },
    { "SER_STATS", 215 },
    { "TABLE_CONTROL", 216 },
    { "TABLE_EM_CONTROL", 217 },
    { "TABLE_INFO", 218 },
    { "TABLE_OP_PT_INFO", 219 },
    { "TABLE_STATS", 220 },
    { "TM_DEVICE_INFO", 233 },
    { "TM_PIPE_MAP_INFO", 239 },
    { "TM_PORT_MAP_INFO", 240 },
    { "TM_SCHEDULER_SHAPER_CPU_NODE", 247 },
    { "TM_SCHEDULER_SHAPER_NODES", 248 },
    { "TM_SHAPER_CONFIG", 251 },
    { "TM_SHAPER_PORT", 253 },
    { "TM_THD_CONFIG", 254 },
    { "TM_THD_EGR_MC_PORT_SERVICE_POOL", 255 },
    { "TM_THD_EGR_SERVICE_POOL", 256 },
    { "TM_THD_EGR_UC_PORT_SERVICE_POOL", 257 },
    { "TM_THD_ING_HEADROOM_POOL", 258 },
    { "TM_THD_ING_SERVICE_POOL", 259 },
    { "TM_THD_MC_Q", 260 },
    { "TM_THD_PORT_INT_PRI_TO_PRI_GRP", 261 },
    { "TM_THD_PORT_MC_Q_TO_SERVICE_POOL", 262 },
    { "TM_THD_PORT_PRI_GRP", 263 },
    { "TM_THD_PORT_PRI_GRP_TO_HEADROOM_POOL", 264 },
    { "TM_THD_PORT_PRI_GRP_TO_SERVICE_POOL", 265 },
    { "TM_THD_PORT_UC_Q_TO_SERVICE_POOL", 266 },
    { "TM_THD_UC_Q", 267 },
    { "TM_THD_UC_Q_GRP", 268 },
    { "TM_THD_UC_Q_TO_UC_Q_GRP", 269 },
    { "TM_WRED_CNG_NOTIFICATION_PROFILE", 270 },
    { "TM_WRED_DROP_CURVE_SET_PROFILE", 271 },
    { "TM_WRED_PIPE_SERVICE_POOL", 272 },
    { "TM_WRED_PORT_SERVICE_POOL", 273 },
    { "TM_WRED_REFRESH", 274 },
    { "TM_WRED_TIMER_PROFILE", 275 },
    { "TM_WRED_UCQ", 276 },
    { "TNL_IPV4_DECAP", 278 },
    { "TNL_IPV4_ENCAP", 279 },
    { "TNL_IPV6_DECAP", 280 },
    { "TNL_IPV6_ENCAP", 281 },
    { "TNL_MPLS_DECAP", 282 },
    { "TNL_MPLS_DECAP_TRUNK", 283 },
    { "TNL_MPLS_DST_MAC", 284 },
    { "TNL_MPLS_ENCAP", 285 },
    { "TNL_MPLS_ENCAP_NHOP", 286 },
    { "TNL_MPLS_TRANSIT", 287 },
    { "TNL_MPLS_TRANSIT_NHOP", 288 },
    { "TNL_MPLS_VPN_ENCAP", 289 },
    { "TRUNK", 290 },
    { "TRUNK_CONFIG", 291 },
    { "TRUNK_CONTROL", 292 },
    { "TRUNK_FAILOVER", 293 },
    { "TRUNK_FAST", 294 },
    { "UDF", 295 },
    { "UDF_CONFIG", 296 },
    { "UDF_FLEX_HASH_COND_CHECK", 297 },
    { "VLAN", 298 },
    { "VLAN_ASSIGNMENT_IPV4", 299 },
    { "VLAN_ASSIGNMENT_MAC", 300 },
    { "VLAN_ASSIGNMENT_MAC_MODPORT", 301 },
    { "VLAN_ASSIGNMENT_MAC_PORT_GRP", 302 },
    { "VLAN_ASSIGNMENT_MAC_TRUNK", 303 },
    { "VLAN_ASSIGNMENT_PROTOCOL", 304 },
    { "VLAN_ASSIGNMENT_VLAN_RANGE", 305 },
    { "VLAN_EGR_TAG_ACTION_PROFILE", 306 },
    { "VLAN_EGR_XLATE_MODPORT", 307 },
    { "VLAN_EGR_XLATE_PORT_GRP", 308 },
    { "VLAN_ING_TAG_ACTION_PROFILE", 310 },
    { "VLAN_ING_XLATE_CFI_PRI", 311 },
    { "VLAN_ING_XLATE_CFI_PRI_MODPORT", 312 },
    { "VLAN_ING_XLATE_CFI_PRI_PORT_GRP", 313 },
    { "VLAN_ING_XLATE_CFI_PRI_TRUNK", 314 },
    { "VLAN_ING_XLATE_ITAG", 315 },
    { "VLAN_ING_XLATE_ITAG_MODPORT", 316 },
    { "VLAN_ING_XLATE_ITAG_PORT_GRP", 317 },
    { "VLAN_ING_XLATE_ITAG_TRUNK", 318 },
    { "VLAN_ING_XLATE_IVID", 319 },
    { "VLAN_ING_XLATE_IVID_MODPORT", 320 },
    { "VLAN_ING_XLATE_IVID_OVID", 321 },
    { "VLAN_ING_XLATE_IVID_OVID_MODPORT", 322 },
    { "VLAN_ING_XLATE_IVID_OVID_PORT_GRP", 323 },
    { "VLAN_ING_XLATE_IVID_OVID_TRUNK", 324 },
    { "VLAN_ING_XLATE_IVID_PORT_GRP", 325 },
    { "VLAN_ING_XLATE_IVID_TRUNK", 326 },
    { "VLAN_ING_XLATE_OTAG", 327 },
    { "VLAN_ING_XLATE_OTAG_MODPORT", 328 },
    { "VLAN_ING_XLATE_OTAG_PORT_GRP", 329 },
    { "VLAN_ING_XLATE_OTAG_TRUNK", 330 },
    { "VLAN_ING_XLATE_OVID", 331 },
    { "VLAN_ING_XLATE_OVID_MODPORT", 332 },
    { "VLAN_ING_XLATE_OVID_PORT_GRP", 333 },
    { "VLAN_ING_XLATE_OVID_TRUNK", 334 },
    { "VLAN_INNER_TPID", 335 },
    { "VLAN_OUTER_TPID", 336 },
    { "VLAN_PROFILE", 337 },
    { "VLAN_PROTOCOL_MATCH", 338 },
    { "VLAN_STG", 339 },
    { "VLAN_XLATE_CONFIG", 340 },
};

/* enum MIRROR_ENCAP_TYPE_T */
const shr_enum_map_t bcm56960_a0_lrd_mirror_encap_type_t_enum[BCMLRD_BCM56960_A0_MIRROR_ENCAP_TYPE_T_ENUM_COUNT] = {
    { "RSPAN", 0 },
    { "ERSPAN", 1 },
    { "SFLOW", 2 },
    { "PSAMP", 3 },
    { "ERSPAN_IPV6", 4 },
    { "SFLOW_IPV6", 5 },
    { "PSAMP_IPV6", 6 },
    { "SFLOW_SEQ", 7 },
    { "SFLOW_SEQ_IPV6", 8 },
    { "PSAMP_FORMAT_2", 9 },
    { "PSAMP_FORMAT_2_IPV6", 10 },
};

/* enum MIRROR_HASH_T */
const shr_enum_map_t bcm56960_a0_lrd_mirror_hash_t_enum[BCMLRD_BCM56960_A0_MIRROR_HASH_T_ENUM_COUNT] = {
    { "ZERO", 0 },
    { "SRC_MAC", 1 },
    { "DST_MAC", 2 },
    { "SRC_DST_MAC", 3 },
    { "SRC_IPV4", 4 },
    { "DST_IPV4", 5 },
    { "SRC_DST_IPV4", 6 },
    { "ENHANCED", 7 },
};

/* enum MMRP_FWD_ACTION_T */
const shr_enum_map_t bcm56960_a0_lrd_mmrp_fwd_action_t_enum[BCMLRD_BCM56960_A0_MMRP_FWD_ACTION_T_ENUM_COUNT] = {
    { "FORWARD", 0 },
    { "DROP", 1 },
    { "FLOOD", 2 },
};

/* enum MPLS_EXP_MAP_ACTION_T */
const shr_enum_map_t bcm56960_a0_lrd_mpls_exp_map_action_t_enum[BCMLRD_BCM56960_A0_MPLS_EXP_MAP_ACTION_T_ENUM_COUNT] = {
    { "NONE", 0 },
    { "MAP_PRI_CNG", 1 },
    { "FIXED_PRI_MAP_CNG", 2 },
};

/* enum MPLS_EXP_MODE_T */
const shr_enum_map_t bcm56960_a0_lrd_mpls_exp_mode_t_enum[BCMLRD_BCM56960_A0_MPLS_EXP_MODE_T_ENUM_COUNT] = {
    { "FIXED", 0 },
    { "MAP", 1 },
    { "USE_INNER_LABEL", 2 },
};

/* enum MPLS_TNL_BOS_ACTIONS_T */
const shr_enum_map_t bcm56960_a0_lrd_mpls_tnl_bos_actions_t_enum[BCMLRD_BCM56960_A0_MPLS_TNL_BOS_ACTIONS_T_ENUM_COUNT] = {
    { "INVALID", 0 },
    { "L3_IIF", 2 },
    { "SWAP_NHI", 3 },
    { "L3_NHI", 4 },
    { "L3_ECMP", 5 },
    { "SWAP_ECMP", 6 },
};

/* enum MPLS_TNL_NON_BOS_ACTIONS_T */
const shr_enum_map_t bcm56960_a0_lrd_mpls_tnl_non_bos_actions_t_enum[BCMLRD_BCM56960_A0_MPLS_TNL_NON_BOS_ACTIONS_T_ENUM_COUNT] = {
    { "INVALID", 0 },
    { "POP", 1 },
    { "PHP_NHI", 2 },
    { "SWAP_NHI", 3 },
    { "SWAP_ECMP", 4 },
    { "PHP_ECMP", 5 },
};

/* enum PHB_EGR_DSCP_ACTION_T */
const shr_enum_map_t bcm56960_a0_lrd_phb_egr_dscp_action_t_enum[BCMLRD_BCM56960_A0_PHB_EGR_DSCP_ACTION_T_ENUM_COUNT] = {
    { "NONE", 0 },
    { "FIXED", 1 },
    { "MAP", 2 },
};

/* enum PHB_EGR_L2_TAG_ACTION_T */
const shr_enum_map_t bcm56960_a0_lrd_phb_egr_l2_tag_action_t_enum[BCMLRD_BCM56960_A0_PHB_EGR_L2_TAG_ACTION_T_ENUM_COUNT] = {
    { "NONE", 0 },
    { "FIXED", 1 },
    { "MAP", 2 },
};

/* enum PHB_EGR_TNL_DSCP_ACTION_T */
const shr_enum_map_t bcm56960_a0_lrd_phb_egr_tnl_dscp_action_t_enum[BCMLRD_BCM56960_A0_PHB_EGR_TNL_DSCP_ACTION_T_ENUM_COUNT] = {
    { "FIXED", 0 },
    { "PACKET", 1 },
    { "MAP", 2 },
};

/* enum PORT_OPERATING_MODE_T */
const shr_enum_map_t bcm56960_a0_lrd_port_operating_mode_t_enum[BCMLRD_BCM56960_A0_PORT_OPERATING_MODE_T_ENUM_COUNT] = {
    { "NORMAL", 0 },
    { "L3_IIF", 1 },
    { "VRF", 2 },
    { "VLAN", 3 },
};

/* enum PORT_TYPE_T */
const shr_enum_map_t bcm56960_a0_lrd_port_type_t_enum[BCMLRD_BCM56960_A0_PORT_TYPE_T_ENUM_COUNT] = {
    { "ETHERNET", 0 },
    { "HIGIG", 1 },
    { "LOOPBACK", 2 },
};

/* enum PTID_T */
const shr_enum_map_t bcm56960_a0_lrd_ptid_t_enum[BCMLRD_BCM56960_A0_PTID_T_ENUM_COUNT] = {
    { "AGM_MONITOR_TABLEm", 0 },
    { "ALTERNATE_EMIRROR_BITMAPm", 1 },
    { "ASF_CREDIT_THRESH_HIr", 2 },
    { "ASF_EPORT_CFGr", 3 },
    { "ASF_IPORT_CFGr", 4 },
    { "AUX_ARB_CONTROLr", 5 },
    { "AUX_L2_BULK_CONTROLr", 6 },
    { "AVS_CTRLr", 7 },
    { "AVS_REG_HW_MNTR_ADC_SETTLING_TIMEr", 8 },
    { "AVS_REG_HW_MNTR_AVS_INTERRUPT_FLAGSr", 9 },
    { "AVS_REG_HW_MNTR_AVS_INTERRUPT_FLAGS_CLEARr", 10 },
    { "AVS_REG_HW_MNTR_AVS_REGISTERS_LOCKSr", 11 },
    { "AVS_REG_HW_MNTR_AVS_SPAREr", 12 },
    { "AVS_REG_HW_MNTR_AVS_SPARE_0r", 13 },
    { "AVS_REG_HW_MNTR_AVS_SPARE_1r", 14 },
    { "AVS_REG_HW_MNTR_ENABLE_DEFAULT_CEN_ROSC_0r", 15 },
    { "AVS_REG_HW_MNTR_ENABLE_DEFAULT_CEN_ROSC_1r", 16 },
    { "AVS_REG_HW_MNTR_ENABLE_DEFAULT_PVT_MNTRr", 17 },
    { "AVS_REG_HW_MNTR_IDLE_STATE_0_CEN_ROSC_0r", 18 },
    { "AVS_REG_HW_MNTR_IDLE_STATE_0_CEN_ROSC_1r", 19 },
    { "AVS_REG_HW_MNTR_INTERRUPT_POW_WDOG_ENr", 20 },
    { "AVS_REG_HW_MNTR_INTERRUPT_POW_WDOG_EN_1r", 21 },
    { "AVS_REG_HW_MNTR_INTERRUPT_POW_WDOG_EN_2r", 22 },
    { "AVS_REG_HW_MNTR_INTERRUPT_SW_MEASUREMENT_DONE_ENr", 23 },
    { "AVS_REG_HW_MNTR_LAST_MEASURED_SENSORr", 24 },
    { "AVS_REG_HW_MNTR_MEASUREMENTS_INIT_CEN_ROSC_0r", 25 },
    { "AVS_REG_HW_MNTR_MEASUREMENTS_INIT_CEN_ROSC_1r", 26 },
    { "AVS_REG_HW_MNTR_MEASUREMENTS_INIT_POW_WDOGr", 27 },
    { "AVS_REG_HW_MNTR_MEASUREMENTS_INIT_PVT_MNTRr", 28 },
    { "AVS_REG_HW_MNTR_MEASUREMENTS_INIT_RMT_ROSCr", 29 },
    { "AVS_REG_HW_MNTR_MEASUREMENTS_INIT_RMT_ROSC_0r", 30 },
    { "AVS_REG_HW_MNTR_MEASUREMENTS_INIT_RMT_ROSC_1r", 31 },
    { "AVS_REG_HW_MNTR_MEASUREMENTS_INIT_RMT_ROSC_2r", 32 },
    { "AVS_REG_HW_MNTR_MEASUREMENTS_INIT_RMT_ROSC_3r", 33 },
    { "AVS_REG_HW_MNTR_MEASUREMENTS_INIT_RMT_ROSC_4r", 34 },
    { "AVS_REG_HW_MNTR_REMOTE_SENSOR_TYPEr", 35 },
    { "AVS_REG_HW_MNTR_REMOTE_SENSOR_TYPE_1r", 36 },
    { "AVS_REG_HW_MNTR_REMOTE_SENSOR_TYPE_2r", 37 },
    { "AVS_REG_HW_MNTR_ROSC_COUNTING_MODEr", 38 },
    { "AVS_REG_HW_MNTR_ROSC_MEASUREMENT_TIME_CONTROLr", 39 },
    { "AVS_REG_HW_MNTR_SEQUENCER_INITr", 40 },
    { "AVS_REG_HW_MNTR_SEQUENCER_MASK_CEN_ROSC_0r", 41 },
    { "AVS_REG_HW_MNTR_SEQUENCER_MASK_CEN_ROSC_1r", 42 },
    { "AVS_REG_HW_MNTR_SEQUENCER_MASK_PVT_MNTRr", 43 },
    { "AVS_REG_HW_MNTR_SEQUENCER_MASK_RMT_ROSCr", 44 },
    { "AVS_REG_HW_MNTR_SEQUENCER_MASK_RMT_ROSC_0r", 45 },
    { "AVS_REG_HW_MNTR_SEQUENCER_MASK_RMT_ROSC_1r", 46 },
    { "AVS_REG_HW_MNTR_SEQUENCER_MASK_RMT_ROSC_2r", 47 },
    { "AVS_REG_HW_MNTR_SEQUENCER_MASK_RMT_ROSC_3r", 48 },
    { "AVS_REG_HW_MNTR_SEQUENCER_MASK_RMT_ROSC_4r", 49 },
    { "AVS_REG_HW_MNTR_SW_CONTROLSr", 50 },
    { "AVS_REG_HW_MNTR_SW_MEASUREMENT_UNIT_BUSYr", 51 },
    { "AVS_REG_HW_MNTR_TEMPERATURE_RESET_ENABLEr", 52 },
    { "AVS_REG_HW_MNTR_TEMPERATURE_THRESHOLDr", 53 },
    { "AVS_REG_MISC_CONTROL_0r", 54 },
    { "AVS_REG_MISC_CONTROL_1r", 55 },
    { "AVS_REG_MISC_CONTROL_2r", 56 },
    { "AVS_REG_MISC_CONTROL_3r", 57 },
    { "AVS_REG_MISC_STATUSr", 58 },
    { "AVS_REG_MISC_STATUS_0r", 59 },
    { "AVS_REG_MISC_STATUS_1r", 60 },
    { "AVS_REG_PMB_REGISTERS_CLEAR_PMB_ERROR_STATUSr", 61 },
    { "AVS_REG_PMB_REGISTERS_PMB_ERROR_STATUSr", 62 },
    { "AVS_REG_PMB_REGISTERS_PMB_TIMEOUTr", 63 },
    { "AVS_REG_PMB_SLAVE_AVS_PWD_ACC_CONTROLr", 64 },
    { "AVS_REG_PMB_SLAVE_AVS_PWD_CONTROLr", 65 },
    { "AVS_REG_PMB_SLAVE_AVS_ROSC_CONTROLr", 66 },
    { "AVS_REG_PMB_SLAVE_AVS_ROSC_COUNTr", 67 },
    { "AVS_REG_PMB_SLAVE_AVS_ROSC_H_THRESHOLDr", 68 },
    { "AVS_REG_PMB_SLAVE_AVS_ROSC_S_THRESHOLDr", 69 },
    { "AVS_REG_PMB_SLAVE_BPCM_CAPABILITYr", 70 },
    { "AVS_REG_PMB_SLAVE_BPCM_CONTROLr", 71 },
    { "AVS_REG_PMB_SLAVE_BPCM_IDr", 72 },
    { "AVS_REG_PMB_SLAVE_BPCM_STATUSr", 73 },
    { "AVS_REG_PVT_MNTR_CONFIG_AVS_TOP_ANALOG_SRAM_INDICATORr", 74 },
    { "AVS_REG_PVT_MNTR_CONFIG_DAC_CODEr", 75 },
    { "AVS_REG_PVT_MNTR_CONFIG_DAC_CODE_PROGRAMMING_ENABLEr", 76 },
    { "AVS_REG_PVT_MNTR_CONFIG_MAX_DAC_CODEr", 77 },
    { "AVS_REG_PVT_MNTR_CONFIG_MIN_DAC_CODEr", 78 },
    { "AVS_REG_PVT_MNTR_CONFIG_PVT_MNTR_CTRLr", 79 },
    { "AVS_REG_PVT_MNTR_CONFIG_PVT_MNTR_SW_RESETBr", 80 },
    { "AVS_REG_PVT_MNTR_CONFIG_PVT_MNTR_TP_MODE_ENABLEr", 81 },
    { "AVS_REG_ROSC_THRESHOLD_1_CEN_ROSC_THRESHOLD1_EN_0r", 82 },
    { "AVS_REG_ROSC_THRESHOLD_1_CEN_ROSC_THRESHOLD1_EN_1r", 83 },
    { "AVS_REG_ROSC_THRESHOLD_1_INTERRUPT_STATUS_THRESHOLD1_FAULTY_SENSORr", 84 },
    { "AVS_REG_ROSC_THRESHOLD_1_RMT_ROSC_THRESHOLD1_EN_0r", 85 },
    { "AVS_REG_ROSC_THRESHOLD_1_RMT_ROSC_THRESHOLD1_EN_1r", 86 },
    { "AVS_REG_ROSC_THRESHOLD_1_RMT_ROSC_THRESHOLD1_EN_2r", 87 },
    { "AVS_REG_ROSC_THRESHOLD_1_RMT_ROSC_THRESHOLD1_EN_3r", 88 },
    { "AVS_REG_ROSC_THRESHOLD_1_RMT_ROSC_THRESHOLD1_EN_4r", 89 },
    { "AVS_REG_ROSC_THRESHOLD_1_THRESHOLD1_CEN_ROSCr", 90 },
    { "AVS_REG_ROSC_THRESHOLD_1_THRESHOLD1_DIRECTIONr", 91 },
    { "AVS_REG_ROSC_THRESHOLD_1_THRESHOLD1_RMT_ROSC_G8Hr", 92 },
    { "AVS_REG_ROSC_THRESHOLD_1_THRESHOLD1_RMT_ROSC_G8Sr", 93 },
    { "AVS_REG_ROSC_THRESHOLD_1_THRESHOLD1_RMT_ROSC_GHr", 94 },
    { "AVS_REG_ROSC_THRESHOLD_1_THRESHOLD1_RMT_ROSC_GSr", 95 },
    { "AVS_REG_ROSC_THRESHOLD_2_CEN_ROSC_THRESHOLD2_EN_0r", 96 },
    { "AVS_REG_ROSC_THRESHOLD_2_CEN_ROSC_THRESHOLD2_EN_1r", 97 },
    { "AVS_REG_ROSC_THRESHOLD_2_INTERRUPT_STATUS_THRESHOLD2_FAULTY_SENSORr", 98 },
    { "AVS_REG_ROSC_THRESHOLD_2_RMT_ROSC_THRESHOLD2_EN_0r", 99 },
    { "AVS_REG_ROSC_THRESHOLD_2_RMT_ROSC_THRESHOLD2_EN_1r", 100 },
    { "AVS_REG_ROSC_THRESHOLD_2_RMT_ROSC_THRESHOLD2_EN_2r", 101 },
    { "AVS_REG_ROSC_THRESHOLD_2_RMT_ROSC_THRESHOLD2_EN_3r", 102 },
    { "AVS_REG_ROSC_THRESHOLD_2_RMT_ROSC_THRESHOLD2_EN_4r", 103 },
    { "AVS_REG_ROSC_THRESHOLD_2_THRESHOLD2_CEN_ROSCr", 104 },
    { "AVS_REG_ROSC_THRESHOLD_2_THRESHOLD2_DIRECTIONr", 105 },
    { "AVS_REG_ROSC_THRESHOLD_2_THRESHOLD2_RMT_ROSC_G8Hr", 106 },
    { "AVS_REG_ROSC_THRESHOLD_2_THRESHOLD2_RMT_ROSC_G8Sr", 107 },
    { "AVS_REG_ROSC_THRESHOLD_2_THRESHOLD2_RMT_ROSC_GHr", 108 },
    { "AVS_REG_ROSC_THRESHOLD_2_THRESHOLD2_RMT_ROSC_GSr", 109 },
    { "AVS_REG_RO_REGISTERS_0_CEN_ROSC_ALL_IDL_HI_LOW_ROSCSr", 110 },
    { "AVS_REG_RO_REGISTERS_0_CEN_ROSC_STATUSr", 111 },
    { "AVS_REG_RO_REGISTERS_0_PVT_0P85V_0_MNTR_STATUSr", 112 },
    { "AVS_REG_RO_REGISTERS_0_PVT_0P85V_1_MNTR_STATUSr", 113 },
    { "AVS_REG_RO_REGISTERS_0_PVT_1V_0_MNTR_STATUSr", 114 },
    { "AVS_REG_RO_REGISTERS_0_PVT_1V_1_MNTR_STATUSr", 115 },
    { "AVS_REG_RO_REGISTERS_0_PVT_1P8V_MNTR_STATUSr", 116 },
    { "AVS_REG_RO_REGISTERS_0_PVT_3P3V_MNTR_STATUSr", 117 },
    { "AVS_REG_RO_REGISTERS_0_PVT_TEMPERATURE_MNTR_STATUSr", 118 },
    { "AVS_REG_RO_REGISTERS_0_PVT_TESTMODE_MNTR_STATUSr", 119 },
    { "AVS_REG_RO_REGISTERS_1_INTERRUPT_STATUS_FAULTY_POW_WDOGr", 120 },
    { "AVS_REG_RO_REGISTERS_1_INTERRUPT_STATUS_FAULTY_POW_WDOG_1r", 121 },
    { "AVS_REG_RO_REGISTERS_1_INTERRUPT_STATUS_FAULTY_POW_WDOG_2r", 122 },
    { "AVS_REG_RO_REGISTERS_1_POW_WDOG_FAILURE_STATUSr", 123 },
    { "AVS_REG_RO_REGISTERS_1_RMT_ROSC_STATUSr", 124 },
    { "AVS_REG_TOP_CTRL_AVS_STATUS_INr", 125 },
    { "AVS_REG_TOP_CTRL_AVS_STATUS_OUTr", 126 },
    { "AVS_REG_TOP_CTRL_MEMORY_ASSISTr", 127 },
    { "AVS_REG_TOP_CTRL_MEMORY_ASSIST_STATUSr", 128 },
    { "AVS_REG_TOP_CTRL_MEMORY_STANDBY_AFECr", 129 },
    { "AVS_REG_TOP_CTRL_MEMORY_STANDBY_AFEC0r", 130 },
    { "AVS_REG_TOP_CTRL_MEMORY_STANDBY_AFEC1r", 131 },
    { "AVS_REG_TOP_CTRL_MEMORY_STANDBY_AFEC2r", 132 },
    { "AVS_REG_TOP_CTRL_MEMORY_STANDBY_AFEC3r", 133 },
    { "AVS_REG_TOP_CTRL_MEMORY_STANDBY_BSPr", 134 },
    { "AVS_REG_TOP_CTRL_MEMORY_STANDBY_HIFr", 135 },
    { "AVS_REG_TOP_CTRL_MEMORY_STANDBY_LEAPr", 136 },
    { "AVS_REG_TOP_CTRL_RMON_HZr", 137 },
    { "AVS_REG_TOP_CTRL_RMON_VTr", 138 },
    { "AVS_REG_TOP_CTRL_S2_STANDBY_STATUSr", 139 },
    { "AVS_REG_TOP_CTRL_SPARE_HIGHr", 140 },
    { "AVS_REG_TOP_CTRL_SPARE_LOWr", 141 },
    { "AVS_REG_TOP_CTRL_SRAM_POWER_GATE_IN_AFECr", 142 },
    { "AVS_REG_TOP_CTRL_SRAM_POWER_GATE_IN_AFEC0r", 143 },
    { "AVS_REG_TOP_CTRL_SRAM_POWER_GATE_IN_AFEC1r", 144 },
    { "AVS_REG_TOP_CTRL_SRAM_POWER_GATE_IN_AFEC2r", 145 },
    { "AVS_REG_TOP_CTRL_SRAM_POWER_GATE_IN_AFEC3r", 146 },
    { "AVS_REG_TOP_CTRL_SRAM_POWER_GATE_IN_AIOr", 147 },
    { "AVS_REG_TOP_CTRL_SRAM_POWER_GATE_IN_BVNr", 148 },
    { "AVS_REG_TOP_CTRL_SRAM_POWER_GATE_IN_BVNDr", 149 },
    { "AVS_REG_TOP_CTRL_SRAM_POWER_GATE_IN_FSKr", 150 },
    { "AVS_REG_TOP_CTRL_SRAM_POWER_GATE_IN_GFXr", 151 },
    { "AVS_REG_TOP_CTRL_SRAM_POWER_GATE_IN_HVDr", 152 },
    { "AVS_REG_TOP_CTRL_SRAM_POWER_GATE_IN_LEAPr", 153 },
    { "AVS_REG_TOP_CTRL_SRAM_POWER_GATE_IN_M2MC1r", 154 },
    { "AVS_REG_TOP_CTRL_SRAM_POWER_GATE_IN_MOCAMACr", 155 },
    { "AVS_REG_TOP_CTRL_SRAM_POWER_GATE_IN_MOCAPHYr", 156 },
    { "AVS_REG_TOP_CTRL_SRAM_POWER_GATE_IN_RAAGA0r", 157 },
    { "AVS_REG_TOP_CTRL_SRAM_POWER_GATE_IN_SDSr", 158 },
    { "AVS_REG_TOP_CTRL_SRAM_POWER_GATE_IN_SDS0r", 159 },
    { "AVS_REG_TOP_CTRL_SRAM_POWER_GATE_IN_SDS1r", 160 },
    { "AVS_REG_TOP_CTRL_SRAM_POWER_GATE_IN_SDS2r", 161 },
    { "AVS_REG_TOP_CTRL_SRAM_POWER_GATE_IN_SDS3r", 162 },
    { "AVS_REG_TOP_CTRL_SRAM_POWER_GATE_IN_SIDr", 163 },
    { "AVS_REG_TOP_CTRL_SRAM_POWER_GATE_IN_V3Dr", 164 },
    { "AVS_REG_TOP_CTRL_SRAM_POWER_GATE_IN_VECr", 165 },
    { "AVS_REG_TOP_CTRL_SRAM_POWER_GATE_OUT_AFECr", 166 },
    { "AVS_REG_TOP_CTRL_SRAM_POWER_GATE_OUT_AFEC0r", 167 },
    { "AVS_REG_TOP_CTRL_SRAM_POWER_GATE_OUT_AFEC1r", 168 },
    { "AVS_REG_TOP_CTRL_SRAM_POWER_GATE_OUT_AFEC2r", 169 },
    { "AVS_REG_TOP_CTRL_SRAM_POWER_GATE_OUT_AFEC3r", 170 },
    { "AVS_REG_TOP_CTRL_SRAM_POWER_GATE_OUT_AIOr", 171 },
    { "AVS_REG_TOP_CTRL_SRAM_POWER_GATE_OUT_BVNr", 172 },
    { "AVS_REG_TOP_CTRL_SRAM_POWER_GATE_OUT_BVNDr", 173 },
    { "AVS_REG_TOP_CTRL_SRAM_POWER_GATE_OUT_FSKr", 174 },
    { "AVS_REG_TOP_CTRL_SRAM_POWER_GATE_OUT_GFXr", 175 },
    { "AVS_REG_TOP_CTRL_SRAM_POWER_GATE_OUT_HVDr", 176 },
    { "AVS_REG_TOP_CTRL_SRAM_POWER_GATE_OUT_LEAPr", 177 },
    { "AVS_REG_TOP_CTRL_SRAM_POWER_GATE_OUT_M2MC1r", 178 },
    { "AVS_REG_TOP_CTRL_SRAM_POWER_GATE_OUT_MOCAMACr", 179 },
    { "AVS_REG_TOP_CTRL_SRAM_POWER_GATE_OUT_MOCAPHYr", 180 },
    { "AVS_REG_TOP_CTRL_SRAM_POWER_GATE_OUT_RAAGA0r", 181 },
    { "AVS_REG_TOP_CTRL_SRAM_POWER_GATE_OUT_SDSr", 182 },
    { "AVS_REG_TOP_CTRL_SRAM_POWER_GATE_OUT_SDS0r", 183 },
    { "AVS_REG_TOP_CTRL_SRAM_POWER_GATE_OUT_SDS1r", 184 },
    { "AVS_REG_TOP_CTRL_SRAM_POWER_GATE_OUT_SDS2r", 185 },
    { "AVS_REG_TOP_CTRL_SRAM_POWER_GATE_OUT_SDS3r", 186 },
    { "AVS_REG_TOP_CTRL_SRAM_POWER_GATE_OUT_SIDr", 187 },
    { "AVS_REG_TOP_CTRL_SRAM_POWER_GATE_OUT_V3Dr", 188 },
    { "AVS_REG_TOP_CTRL_SRAM_POWER_GATE_OUT_VECr", 189 },
    { "AVS_REG_TOP_CTRL_START_AVS_CPUr", 190 },
    { "AVS_REG_TOP_CTRL_VOLTAGE_REGULATOR_PWRDNr", 191 },
    { "AVS_REG_TOP_CTRL_VOLTAGE_REGULATOR_STATUSr", 192 },
    { "AVS_REG_TOP_CTRL_VTRAP_STATUSr", 193 },
    { "AVS_REG_TOP_CTRL_VTRAP_STATUS_CLEARr", 194 },
    { "BCAST_BLOCK_MASKm", 195 },
    { "BFD_RX_ACH_TYPE_CONTROL0r", 196 },
    { "BFD_RX_ACH_TYPE_CONTROL1r", 197 },
    { "BFD_RX_ACH_TYPE_MPLSTPr", 198 },
    { "BFD_RX_ACH_TYPE_MPLSTP1_32r", 199 },
    { "BFD_RX_UDP_CONTROLr", 200 },
    { "BFD_RX_UDP_CONTROL_1r", 201 },
    { "CBL_ATTRIBUTEr", 202 },
    { "CCPMEMDEBUGr", 203 },
    { "CCP_STSr", 204 },
    { "CELL_LINK_MEM_DEBUG_TMr", 205 },
    { "CENTRAL_CTR_EVICTION_CONTROLr", 206 },
    { "CENTRAL_CTR_EVICTION_COUNTER_FLAGr", 207 },
    { "CENTRAL_CTR_EVICTION_FIFOm", 208 },
    { "CENTRAL_CTR_EVICTION_FIFO_PARITY_CONTROLr", 209 },
    { "CENTRAL_CTR_EVICTION_FIFO_PARITY_ERRORr", 210 },
    { "CENTRAL_CTR_EVICTION_FIFO_RAM_CONTROLr", 211 },
    { "CENTRAL_CTR_EVICTION_INTR_ENABLEr", 212 },
    { "CENTRAL_CTR_EVICTION_INTR_STATUSr", 213 },
    { "CFAPBANKFULLr", 214 },
    { "CFAPBANKSTATUSr", 215 },
    { "CFAPBSTSTATr", 216 },
    { "CFAPBSTTHRSr", 217 },
    { "CFAPCONFIGr", 218 },
    { "CFAPDEBUGSCRr", 219 },
    { "CFAPDEBUGSCR0r", 220 },
    { "CFAPDEBUGSCR1r", 221 },
    { "CFAPDEBUGSCR2r", 222 },
    { "CFAPFULLTHRESHOLDRESETr", 223 },
    { "CFAPFULLTHRESHOLDSETr", 224 },
    { "CFAPINITr", 225 },
    { "CFAPMEMDEBUGr", 226 },
    { "CFAPREADPOINTERr", 227 },
    { "CFAP_ARBITER_CONTROLr", 228 },
    { "CFAP_ARBITER_MASKr", 229 },
    { "CFAP_ARBITER_RANDOM_SEEDr", 230 },
    { "CFAP_ARBITER_RANKERr", 231 },
    { "CFG_RAM_CONTROL_1r", 232 },
    { "CFG_RAM_CONTROL_2r", 233 },
    { "CFG_SER_CONTROLr", 234 },
    { "CHFC2PFC_STATEr", 235 },
    { "CLMAC_CLEAR_ECC_STATUSr", 236 },
    { "CLMAC_CLEAR_FIFO_STATUSr", 237 },
    { "CLMAC_CLEAR_RX_LSS_STATUSr", 238 },
    { "CLMAC_CTRLr", 239 },
    { "CLMAC_E2ECC_DATA_HDR_0r", 240 },
    { "CLMAC_E2ECC_DATA_HDR_1r", 241 },
    { "CLMAC_E2ECC_MODULE_HDR_0r", 242 },
    { "CLMAC_E2ECC_MODULE_HDR_1r", 243 },
    { "CLMAC_E2EFC_DATA_HDR_0r", 244 },
    { "CLMAC_E2EFC_DATA_HDR_1r", 245 },
    { "CLMAC_E2EFC_MODULE_HDR_0r", 246 },
    { "CLMAC_E2EFC_MODULE_HDR_1r", 247 },
    { "CLMAC_E2E_CTRLr", 248 },
    { "CLMAC_ECC_CTRLr", 249 },
    { "CLMAC_ECC_FORCE_DOUBLE_BIT_ERRr", 250 },
    { "CLMAC_ECC_FORCE_SINGLE_BIT_ERRr", 251 },
    { "CLMAC_EEE_1_SEC_LINK_STATUS_TIMERr", 252 },
    { "CLMAC_EEE_CTRLr", 253 },
    { "CLMAC_EEE_TIMERSr", 254 },
    { "CLMAC_FIFO_STATUSr", 255 },
    { "CLMAC_GMII_EEE_CTRLr", 256 },
    { "CLMAC_HIGIG_HDR_0r", 257 },
    { "CLMAC_HIGIG_HDR_1r", 258 },
    { "CLMAC_LAG_FAILOVER_STATUSr", 259 },
    { "CLMAC_LLFC_CTRLr", 260 },
    { "CLMAC_MEM_CTRLr", 261 },
    { "CLMAC_MODEr", 262 },
    { "CLMAC_PAUSE_CTRLr", 263 },
    { "CLMAC_PFC_CTRLr", 264 },
    { "CLMAC_PFC_DAr", 265 },
    { "CLMAC_PFC_OPCODEr", 266 },
    { "CLMAC_PFC_TYPEr", 267 },
    { "CLMAC_RX_CDC_ECC_STATUSr", 268 },
    { "CLMAC_RX_CTRLr", 269 },
    { "CLMAC_RX_LLFC_MSG_FIELDSr", 270 },
    { "CLMAC_RX_LSS_CTRLr", 271 },
    { "CLMAC_RX_LSS_STATUSr", 272 },
    { "CLMAC_RX_MAC_SAr", 273 },
    { "CLMAC_RX_MAX_SIZEr", 274 },
    { "CLMAC_RX_TS_MEM_ECC_STATUSr", 275 },
    { "CLMAC_RX_VLAN_TAGr", 276 },
    { "CLMAC_SPARE0r", 277 },
    { "CLMAC_SPARE1r", 278 },
    { "CLMAC_TIMESTAMP_ADJUSTr", 279 },
    { "CLMAC_TXFIFO_CELL_CNTr", 280 },
    { "CLMAC_TXFIFO_CELL_REQ_CNTr", 281 },
    { "CLMAC_TX_CDC_ECC_STATUSr", 282 },
    { "CLMAC_TX_CRC_CORRUPT_CTRLr", 283 },
    { "CLMAC_TX_CTRLr", 284 },
    { "CLMAC_TX_LLFC_MSG_FIELDSr", 285 },
    { "CLMAC_TX_MAC_SAr", 286 },
    { "CLMAC_TX_TIMESTAMP_FIFO_DATAr", 287 },
    { "CLMAC_TX_TIMESTAMP_FIFO_STATUSr", 288 },
    { "CLMAC_VERSION_IDr", 289 },
    { "CLPORT_CNTMAXSIZEr", 290 },
    { "CLPORT_CONFIGr", 291 },
    { "CLPORT_ECC_CONTROLr", 292 },
    { "CLPORT_EEE_CLOCK_GATEr", 293 },
    { "CLPORT_EEE_CORE0_CLOCK_GATE_COUNTERr", 294 },
    { "CLPORT_EEE_COUNTER_MODEr", 295 },
    { "CLPORT_EEE_DURATION_TIMER_PULSEr", 296 },
    { "CLPORT_ENABLE_REGr", 297 },
    { "CLPORT_FAULT_LINK_STATUSr", 298 },
    { "CLPORT_FLOW_CONTROL_CONFIGr", 299 },
    { "CLPORT_FORCE_DOUBLE_BIT_ERRORr", 300 },
    { "CLPORT_FORCE_SINGLE_BIT_ERRORr", 301 },
    { "CLPORT_INTR_ENABLEr", 302 },
    { "CLPORT_INTR_STATUSr", 303 },
    { "CLPORT_LAG_FAILOVER_CONFIGr", 304 },
    { "CLPORT_LED_CHAIN_CONFIGr", 305 },
    { "CLPORT_LINKSTATUS_DOWNr", 306 },
    { "CLPORT_LINKSTATUS_DOWN_CLEARr", 307 },
    { "CLPORT_MAC_CONTROLr", 308 },
    { "CLPORT_MAC_RSV_MASKr", 309 },
    { "CLPORT_MIB_RESETr", 310 },
    { "CLPORT_MIB_RSC0_ECC_STATUSr", 311 },
    { "CLPORT_MIB_RSC1_ECC_STATUSr", 312 },
    { "CLPORT_MIB_RSC_ECC_STATUSr", 313 },
    { "CLPORT_MIB_RSC_RAM_CONTROLr", 314 },
    { "CLPORT_MIB_TSC0_ECC_STATUSr", 315 },
    { "CLPORT_MIB_TSC1_ECC_STATUSr", 316 },
    { "CLPORT_MIB_TSC_ECC_STATUSr", 317 },
    { "CLPORT_MIB_TSC_RAM_CONTROLr", 318 },
    { "CLPORT_MODE_REGr", 319 },
    { "CLPORT_POWER_SAVEr", 320 },
    { "CLPORT_SBUS_CONTROLr", 321 },
    { "CLPORT_SGNDET_EARLYCRSr", 322 },
    { "CLPORT_SOFT_RESETr", 323 },
    { "CLPORT_SPARE0_REGr", 324 },
    { "CLPORT_SW_FLOW_CONTROLr", 325 },
    { "CLPORT_TSC_PLL_LOCK_STATUSr", 326 },
    { "CLPORT_TS_TIMER_31_0_REGr", 327 },
    { "CLPORT_TS_TIMER_47_32_REGr", 328 },
    { "CLPORT_WC_UCMEM_CTRLr", 329 },
    { "CLPORT_WC_UCMEM_DATAm", 330 },
    { "CLPORT_XGXS0_CTRL_REGr", 331 },
    { "CLPORT_XGXS0_LN0_STATUS0_REGr", 332 },
    { "CLPORT_XGXS0_LN1_STATUS0_REGr", 333 },
    { "CLPORT_XGXS0_LN2_STATUS0_REGr", 334 },
    { "CLPORT_XGXS0_LN3_STATUS0_REGr", 335 },
    { "CLPORT_XGXS0_STATUS0_REGr", 336 },
    { "CLPORT_XGXS_COUNTER_MODEr", 337 },
    { "CMICM_BSPI_B0_CNTRLr", 338 },
    { "CMICM_BSPI_B0_STATUSr", 339 },
    { "CMICM_BSPI_B1_CNTRLr", 340 },
    { "CMICM_BSPI_B1_STATUSr", 341 },
    { "CMICM_BSPI_BUSY_STATUSr", 342 },
    { "CMICM_BSPI_B_CNTRLr", 343 },
    { "CMICM_BSPI_B_STATUSr", 344 },
    { "CMICM_BSPI_INTR_STATUSr", 345 },
    { "CMICM_BSPI_MAST_N_BOOTr", 346 },
    { "CMICM_COMMON_CONFIGr", 347 },
    { "CMICM_REVIDr", 348 },
    { "CMIC_BROADSYNC_REF_CLK_GEN_CTRLr", 349 },
    { "CMIC_BS0_CLK_CTRLr", 350 },
    { "CMIC_BS0_CONFIGr", 351 },
    { "CMIC_BS0_HEARTBEAT_CTRLr", 352 },
    { "CMIC_BS0_HEARTBEAT_DOWN_DURATIONr", 353 },
    { "CMIC_BS0_HEARTBEAT_UP_DURATIONr", 354 },
    { "CMIC_BS0_INITIAL_CRCr", 355 },
    { "CMIC_BS0_INPUT_TIME_0r", 356 },
    { "CMIC_BS0_INPUT_TIME_1r", 357 },
    { "CMIC_BS0_INPUT_TIME_2r", 358 },
    { "CMIC_BS0_OUTPUT_TIME_0r", 359 },
    { "CMIC_BS0_OUTPUT_TIME_1r", 360 },
    { "CMIC_BS0_OUTPUT_TIME_2r", 361 },
    { "CMIC_BS1_CLK_CTRLr", 362 },
    { "CMIC_BS1_CONFIGr", 363 },
    { "CMIC_BS1_HEARTBEAT_CTRLr", 364 },
    { "CMIC_BS1_HEARTBEAT_DOWN_DURATIONr", 365 },
    { "CMIC_BS1_HEARTBEAT_UP_DURATIONr", 366 },
    { "CMIC_BS1_INITIAL_CRCr", 367 },
    { "CMIC_BS1_INPUT_TIME_0r", 368 },
    { "CMIC_BS1_INPUT_TIME_1r", 369 },
    { "CMIC_BS1_INPUT_TIME_2r", 370 },
    { "CMIC_BS1_OUTPUT_TIME_0r", 371 },
    { "CMIC_BS1_OUTPUT_TIME_1r", 372 },
    { "CMIC_BS1_OUTPUT_TIME_2r", 373 },
    { "CMIC_CMC0_2BIT_ECC_ERROR_STATUSr", 374 },
    { "CMIC_CMC0_2BIT_ECC_ERROR_STATUS_MASKr", 375 },
    { "CMIC_CMC0_AXIIC_TM_CONTROL_0r", 376 },
    { "CMIC_CMC0_AXIIC_TM_CONTROL_1r", 377 },
    { "CMIC_CMC0_AXIIC_TM_CONTROL_2r", 378 },
    { "CMIC_CMC0_CCMDMA_TM_CONTROL_0r", 379 },
    { "CMIC_CMC0_CCMDMA_TM_CONTROL_1r", 380 },
    { "CMIC_CMC0_CCM_DMA_CFGr", 381 },
    { "CMIC_CMC0_CCM_DMA_CUR_HOST0_ADDRr", 382 },
    { "CMIC_CMC0_CCM_DMA_CUR_HOST1_ADDRr", 383 },
    { "CMIC_CMC0_CCM_DMA_ECCERR_ADDRr", 384 },
    { "CMIC_CMC0_CCM_DMA_ECCERR_CONTROLr", 385 },
    { "CMIC_CMC0_CCM_DMA_ENTRY_COUNTr", 386 },
    { "CMIC_CMC0_CCM_DMA_HOST0_MEM_START_ADDRr", 387 },
    { "CMIC_CMC0_CCM_DMA_HOST1_MEM_START_ADDRr", 388 },
    { "CMIC_CMC0_CCM_DMA_STATr", 389 },
    { "CMIC_CMC0_CCM_DMA_STATUS_CLRr", 390 },
    { "CMIC_CMC0_CH0_COS_CTRL_RX_0r", 391 },
    { "CMIC_CMC0_CH0_COS_CTRL_RX_1r", 392 },
    { "CMIC_CMC0_CH0_DMA_CTRLr", 393 },
    { "CMIC_CMC0_CH0_DMA_CURR_DESCr", 394 },
    { "CMIC_CMC0_CH0_RXBUF_THRESHOLD_CONFIGr", 395 },
    { "CMIC_CMC0_CH1_COS_CTRL_RX_0r", 396 },
    { "CMIC_CMC0_CH1_COS_CTRL_RX_1r", 397 },
    { "CMIC_CMC0_CH1_DMA_CTRLr", 398 },
    { "CMIC_CMC0_CH1_DMA_CURR_DESCr", 399 },
    { "CMIC_CMC0_CH1_RXBUF_THRESHOLD_CONFIGr", 400 },
    { "CMIC_CMC0_CH2_COS_CTRL_RX_0r", 401 },
    { "CMIC_CMC0_CH2_COS_CTRL_RX_1r", 402 },
    { "CMIC_CMC0_CH2_DMA_CTRLr", 403 },
    { "CMIC_CMC0_CH2_DMA_CURR_DESCr", 404 },
    { "CMIC_CMC0_CH2_RXBUF_THRESHOLD_CONFIGr", 405 },
    { "CMIC_CMC0_CH3_COS_CTRL_RX_0r", 406 },
    { "CMIC_CMC0_CH3_COS_CTRL_RX_1r", 407 },
    { "CMIC_CMC0_CH3_DMA_CTRLr", 408 },
    { "CMIC_CMC0_CH3_DMA_CURR_DESCr", 409 },
    { "CMIC_CMC0_CH3_RXBUF_THRESHOLD_CONFIGr", 410 },
    { "CMIC_CMC0_CONFIGr", 411 },
    { "CMIC_CMC0_DMA_CH0_DESC_HALT_ADDRr", 412 },
    { "CMIC_CMC0_DMA_CH0_INTR_COALr", 413 },
    { "CMIC_CMC0_DMA_CH1_DESC_HALT_ADDRr", 414 },
    { "CMIC_CMC0_DMA_CH1_INTR_COALr", 415 },
    { "CMIC_CMC0_DMA_CH2_DESC_HALT_ADDRr", 416 },
    { "CMIC_CMC0_DMA_CH2_INTR_COALr", 417 },
    { "CMIC_CMC0_DMA_CH3_DESC_HALT_ADDRr", 418 },
    { "CMIC_CMC0_DMA_CH3_INTR_COALr", 419 },
    { "CMIC_CMC0_DMA_DESC0r", 420 },
    { "CMIC_CMC0_DMA_DESC1r", 421 },
    { "CMIC_CMC0_DMA_DESC2r", 422 },
    { "CMIC_CMC0_DMA_DESC3r", 423 },
    { "CMIC_CMC0_DMA_STATr", 424 },
    { "CMIC_CMC0_DMA_STAT_CLRr", 425 },
    { "CMIC_CMC0_DMA_STAT_HIr", 426 },
    { "CMIC_CMC0_FIFORDDMA_CH0_TM_CONTROL_0r", 427 },
    { "CMIC_CMC0_FIFORDDMA_CH0_TM_CONTROL_1r", 428 },
    { "CMIC_CMC0_FIFORDDMA_CH1_TM_CONTROL_0r", 429 },
    { "CMIC_CMC0_FIFORDDMA_CH1_TM_CONTROL_1r", 430 },
    { "CMIC_CMC0_FIFORDDMA_CH2_TM_CONTROL_0r", 431 },
    { "CMIC_CMC0_FIFORDDMA_CH2_TM_CONTROL_1r", 432 },
    { "CMIC_CMC0_FIFORDDMA_CH3_TM_CONTROL_0r", 433 },
    { "CMIC_CMC0_FIFORDDMA_CH3_TM_CONTROL_1r", 434 },
    { "CMIC_CMC0_FIFO_CH0_RD_DMA_CFGr", 435 },
    { "CMIC_CMC0_FIFO_CH0_RD_DMA_CUR_HOSTMEM_WRITE_PTRr", 436 },
    { "CMIC_CMC0_FIFO_CH0_RD_DMA_ECCERR_ADDRESSr", 437 },
    { "CMIC_CMC0_FIFO_CH0_RD_DMA_ECCERR_CONTROLr", 438 },
    { "CMIC_CMC0_FIFO_CH0_RD_DMA_HOSTMEM_START_ADDRESSr", 439 },
    { "CMIC_CMC0_FIFO_CH0_RD_DMA_HOSTMEM_THRESHOLDr", 440 },
    { "CMIC_CMC0_FIFO_CH0_RD_DMA_NUM_OF_ENTRIES_READ_FRM_HOSTMEMr", 441 },
    { "CMIC_CMC0_FIFO_CH0_RD_DMA_NUM_OF_ENTRIES_VALID_IN_HOSTMEMr", 442 },
    { "CMIC_CMC0_FIFO_CH0_RD_DMA_OPCODEr", 443 },
    { "CMIC_CMC0_FIFO_CH0_RD_DMA_SBUS_START_ADDRESSr", 444 },
    { "CMIC_CMC0_FIFO_CH0_RD_DMA_STATr", 445 },
    { "CMIC_CMC0_FIFO_CH0_RD_DMA_STAT_CLRr", 446 },
    { "CMIC_CMC0_FIFO_CH1_RD_DMA_CFGr", 447 },
    { "CMIC_CMC0_FIFO_CH1_RD_DMA_CUR_HOSTMEM_WRITE_PTRr", 448 },
    { "CMIC_CMC0_FIFO_CH1_RD_DMA_ECCERR_ADDRESSr", 449 },
    { "CMIC_CMC0_FIFO_CH1_RD_DMA_ECCERR_CONTROLr", 450 },
    { "CMIC_CMC0_FIFO_CH1_RD_DMA_HOSTMEM_START_ADDRESSr", 451 },
    { "CMIC_CMC0_FIFO_CH1_RD_DMA_HOSTMEM_THRESHOLDr", 452 },
    { "CMIC_CMC0_FIFO_CH1_RD_DMA_NUM_OF_ENTRIES_READ_FRM_HOSTMEMr", 453 },
    { "CMIC_CMC0_FIFO_CH1_RD_DMA_NUM_OF_ENTRIES_VALID_IN_HOSTMEMr", 454 },
    { "CMIC_CMC0_FIFO_CH1_RD_DMA_OPCODEr", 455 },
    { "CMIC_CMC0_FIFO_CH1_RD_DMA_SBUS_START_ADDRESSr", 456 },
    { "CMIC_CMC0_FIFO_CH1_RD_DMA_STATr", 457 },
    { "CMIC_CMC0_FIFO_CH1_RD_DMA_STAT_CLRr", 458 },
    { "CMIC_CMC0_FIFO_CH2_RD_DMA_CFGr", 459 },
    { "CMIC_CMC0_FIFO_CH2_RD_DMA_CUR_HOSTMEM_WRITE_PTRr", 460 },
    { "CMIC_CMC0_FIFO_CH2_RD_DMA_ECCERR_ADDRESSr", 461 },
    { "CMIC_CMC0_FIFO_CH2_RD_DMA_ECCERR_CONTROLr", 462 },
    { "CMIC_CMC0_FIFO_CH2_RD_DMA_HOSTMEM_START_ADDRESSr", 463 },
    { "CMIC_CMC0_FIFO_CH2_RD_DMA_HOSTMEM_THRESHOLDr", 464 },
    { "CMIC_CMC0_FIFO_CH2_RD_DMA_NUM_OF_ENTRIES_READ_FRM_HOSTMEMr", 465 },
    { "CMIC_CMC0_FIFO_CH2_RD_DMA_NUM_OF_ENTRIES_VALID_IN_HOSTMEMr", 466 },
    { "CMIC_CMC0_FIFO_CH2_RD_DMA_OPCODEr", 467 },
    { "CMIC_CMC0_FIFO_CH2_RD_DMA_SBUS_START_ADDRESSr", 468 },
    { "CMIC_CMC0_FIFO_CH2_RD_DMA_STATr", 469 },
    { "CMIC_CMC0_FIFO_CH2_RD_DMA_STAT_CLRr", 470 },
    { "CMIC_CMC0_FIFO_CH3_RD_DMA_CFGr", 471 },
    { "CMIC_CMC0_FIFO_CH3_RD_DMA_CUR_HOSTMEM_WRITE_PTRr", 472 },
    { "CMIC_CMC0_FIFO_CH3_RD_DMA_ECCERR_ADDRESSr", 473 },
    { "CMIC_CMC0_FIFO_CH3_RD_DMA_ECCERR_CONTROLr", 474 },
    { "CMIC_CMC0_FIFO_CH3_RD_DMA_HOSTMEM_START_ADDRESSr", 475 },
    { "CMIC_CMC0_FIFO_CH3_RD_DMA_HOSTMEM_THRESHOLDr", 476 },
    { "CMIC_CMC0_FIFO_CH3_RD_DMA_NUM_OF_ENTRIES_READ_FRM_HOSTMEMr", 477 },
    { "CMIC_CMC0_FIFO_CH3_RD_DMA_NUM_OF_ENTRIES_VALID_IN_HOSTMEMr", 478 },
    { "CMIC_CMC0_FIFO_CH3_RD_DMA_OPCODEr", 479 },
    { "CMIC_CMC0_FIFO_CH3_RD_DMA_SBUS_START_ADDRESSr", 480 },
    { "CMIC_CMC0_FIFO_CH3_RD_DMA_STATr", 481 },
    { "CMIC_CMC0_FIFO_CH3_RD_DMA_STAT_CLRr", 482 },
    { "CMIC_CMC0_FSCHAN_ADDRESSr", 483 },
    { "CMIC_CMC0_FSCHAN_DATA32r", 484 },
    { "CMIC_CMC0_FSCHAN_DATA64_HIr", 485 },
    { "CMIC_CMC0_FSCHAN_DATA64_LOr", 486 },
    { "CMIC_CMC0_FSCHAN_OPCODEr", 487 },
    { "CMIC_CMC0_FSCHAN_STATUSr", 488 },
    { "CMIC_CMC0_HOSTMEM_ADDR_REMAP_0r", 489 },
    { "CMIC_CMC0_HOSTMEM_ADDR_REMAP_1r", 490 },
    { "CMIC_CMC0_HOSTMEM_ADDR_REMAP_2r", 491 },
    { "CMIC_CMC0_HOSTMEM_ADDR_REMAP_3r", 492 },
    { "CMIC_CMC0_IRQ_STAT0r", 493 },
    { "CMIC_CMC0_IRQ_STAT1r", 494 },
    { "CMIC_CMC0_IRQ_STAT2r", 495 },
    { "CMIC_CMC0_IRQ_STAT3r", 496 },
    { "CMIC_CMC0_IRQ_STAT4r", 497 },
    { "CMIC_CMC0_IRQ_STAT5r", 498 },
    { "CMIC_CMC0_IRQ_STAT6r", 499 },
    { "CMIC_CMC0_MIIM_ADDRESSr", 500 },
    { "CMIC_CMC0_MIIM_CTRLr", 501 },
    { "CMIC_CMC0_MIIM_PARAMr", 502 },
    { "CMIC_CMC0_MIIM_READ_DATAr", 503 },
    { "CMIC_CMC0_MIIM_STATr", 504 },
    { "CMIC_CMC0_PCIE_IRQ_MASK0r", 505 },
    { "CMIC_CMC0_PCIE_IRQ_MASK1r", 506 },
    { "CMIC_CMC0_PCIE_IRQ_MASK2r", 507 },
    { "CMIC_CMC0_PCIE_IRQ_MASK3r", 508 },
    { "CMIC_CMC0_PCIE_IRQ_MASK4r", 509 },
    { "CMIC_CMC0_PCIE_IRQ_MASK5r", 510 },
    { "CMIC_CMC0_PCIE_IRQ_MASK6r", 511 },
    { "CMIC_CMC0_PCIE_MISCELr", 512 },
    { "CMIC_CMC0_PKT_COUNT_CH0_RXPKTr", 513 },
    { "CMIC_CMC0_PKT_COUNT_CH0_TXPKTr", 514 },
    { "CMIC_CMC0_PKT_COUNT_CH1_RXPKTr", 515 },
    { "CMIC_CMC0_PKT_COUNT_CH1_TXPKTr", 516 },
    { "CMIC_CMC0_PKT_COUNT_CH2_RXPKTr", 517 },
    { "CMIC_CMC0_PKT_COUNT_CH2_TXPKTr", 518 },
    { "CMIC_CMC0_PKT_COUNT_CH3_RXPKTr", 519 },
    { "CMIC_CMC0_PKT_COUNT_CH3_TXPKTr", 520 },
    { "CMIC_CMC0_PKT_COUNT_RXPKTr", 521 },
    { "CMIC_CMC0_PKT_COUNT_TXPKTr", 522 },
    { "CMIC_CMC0_PROGRAMMABLE_COS_MASK0r", 523 },
    { "CMIC_CMC0_PROGRAMMABLE_COS_MASK1r", 524 },
    { "CMIC_CMC0_RCPU_IRQ_MASK0r", 525 },
    { "CMIC_CMC0_SBUSDMA_CH0_CONTROLr", 526 },
    { "CMIC_CMC0_SBUSDMA_CH0_COUNTr", 527 },
    { "CMIC_CMC0_SBUSDMA_CH0_CUR_DESC_ADDRESSr", 528 },
    { "CMIC_CMC0_SBUSDMA_CH0_CUR_HOSTMEM_ADDRESSr", 529 },
    { "CMIC_CMC0_SBUSDMA_CH0_CUR_SBUSDMA_CONFIG_COUNTr", 530 },
    { "CMIC_CMC0_SBUSDMA_CH0_CUR_SBUSDMA_CONFIG_HOSTMEM_START_ADDRESSr", 531 },
    { "CMIC_CMC0_SBUSDMA_CH0_CUR_SBUSDMA_CONFIG_OPCODEr", 532 },
    { "CMIC_CMC0_SBUSDMA_CH0_CUR_SBUSDMA_CONFIG_REQUESTr", 533 },
    { "CMIC_CMC0_SBUSDMA_CH0_CUR_SBUSDMA_CONFIG_SBUS_START_ADDRESSr", 534 },
    { "CMIC_CMC0_SBUSDMA_CH0_CUR_SBUS_ADDRESSr", 535 },
    { "CMIC_CMC0_SBUSDMA_CH0_DESC_START_ADDRESSr", 536 },
    { "CMIC_CMC0_SBUSDMA_CH0_HOSTMEM_START_ADDRESSr", 537 },
    { "CMIC_CMC0_SBUSDMA_CH0_ITER_COUNTr", 538 },
    { "CMIC_CMC0_SBUSDMA_CH0_OPCODEr", 539 },
    { "CMIC_CMC0_SBUSDMA_CH0_REQUESTr", 540 },
    { "CMIC_CMC0_SBUSDMA_CH0_SBUSDMA_DEBUGr", 541 },
    { "CMIC_CMC0_SBUSDMA_CH0_SBUSDMA_DEBUG_CLRr", 542 },
    { "CMIC_CMC0_SBUSDMA_CH0_SBUSDMA_ECCERR_ADDRESSr", 543 },
    { "CMIC_CMC0_SBUSDMA_CH0_SBUSDMA_ECCERR_CONTROLr", 544 },
    { "CMIC_CMC0_SBUSDMA_CH0_SBUS_START_ADDRESSr", 545 },
    { "CMIC_CMC0_SBUSDMA_CH0_STATUSr", 546 },
    { "CMIC_CMC0_SBUSDMA_CH0_TIMERr", 547 },
    { "CMIC_CMC0_SBUSDMA_CH0_TM_CONTROL_0r", 548 },
    { "CMIC_CMC0_SBUSDMA_CH0_TM_CONTROL_1r", 549 },
    { "CMIC_CMC0_SBUSDMA_CH0_TM_CONTROL_2r", 550 },
    { "CMIC_CMC0_SBUSDMA_CH1_CONTROLr", 551 },
    { "CMIC_CMC0_SBUSDMA_CH1_COUNTr", 552 },
    { "CMIC_CMC0_SBUSDMA_CH1_CUR_DESC_ADDRESSr", 553 },
    { "CMIC_CMC0_SBUSDMA_CH1_CUR_HOSTMEM_ADDRESSr", 554 },
    { "CMIC_CMC0_SBUSDMA_CH1_CUR_SBUSDMA_CONFIG_COUNTr", 555 },
    { "CMIC_CMC0_SBUSDMA_CH1_CUR_SBUSDMA_CONFIG_HOSTMEM_START_ADDRESSr", 556 },
    { "CMIC_CMC0_SBUSDMA_CH1_CUR_SBUSDMA_CONFIG_OPCODEr", 557 },
    { "CMIC_CMC0_SBUSDMA_CH1_CUR_SBUSDMA_CONFIG_REQUESTr", 558 },
    { "CMIC_CMC0_SBUSDMA_CH1_CUR_SBUSDMA_CONFIG_SBUS_START_ADDRESSr", 559 },
    { "CMIC_CMC0_SBUSDMA_CH1_CUR_SBUS_ADDRESSr", 560 },
    { "CMIC_CMC0_SBUSDMA_CH1_DESC_START_ADDRESSr", 561 },
    { "CMIC_CMC0_SBUSDMA_CH1_HOSTMEM_START_ADDRESSr", 562 },
    { "CMIC_CMC0_SBUSDMA_CH1_ITER_COUNTr", 563 },
    { "CMIC_CMC0_SBUSDMA_CH1_OPCODEr", 564 },
    { "CMIC_CMC0_SBUSDMA_CH1_REQUESTr", 565 },
    { "CMIC_CMC0_SBUSDMA_CH1_SBUSDMA_DEBUGr", 566 },
    { "CMIC_CMC0_SBUSDMA_CH1_SBUSDMA_DEBUG_CLRr", 567 },
    { "CMIC_CMC0_SBUSDMA_CH1_SBUSDMA_ECCERR_ADDRESSr", 568 },
    { "CMIC_CMC0_SBUSDMA_CH1_SBUSDMA_ECCERR_CONTROLr", 569 },
    { "CMIC_CMC0_SBUSDMA_CH1_SBUS_START_ADDRESSr", 570 },
    { "CMIC_CMC0_SBUSDMA_CH1_STATUSr", 571 },
    { "CMIC_CMC0_SBUSDMA_CH1_TIMERr", 572 },
    { "CMIC_CMC0_SBUSDMA_CH1_TM_CONTROL_0r", 573 },
    { "CMIC_CMC0_SBUSDMA_CH1_TM_CONTROL_1r", 574 },
    { "CMIC_CMC0_SBUSDMA_CH1_TM_CONTROL_2r", 575 },
    { "CMIC_CMC0_SBUSDMA_CH2_CONTROLr", 576 },
    { "CMIC_CMC0_SBUSDMA_CH2_COUNTr", 577 },
    { "CMIC_CMC0_SBUSDMA_CH2_CUR_DESC_ADDRESSr", 578 },
    { "CMIC_CMC0_SBUSDMA_CH2_CUR_HOSTMEM_ADDRESSr", 579 },
    { "CMIC_CMC0_SBUSDMA_CH2_CUR_SBUSDMA_CONFIG_COUNTr", 580 },
    { "CMIC_CMC0_SBUSDMA_CH2_CUR_SBUSDMA_CONFIG_HOSTMEM_START_ADDRESSr", 581 },
    { "CMIC_CMC0_SBUSDMA_CH2_CUR_SBUSDMA_CONFIG_OPCODEr", 582 },
    { "CMIC_CMC0_SBUSDMA_CH2_CUR_SBUSDMA_CONFIG_REQUESTr", 583 },
    { "CMIC_CMC0_SBUSDMA_CH2_CUR_SBUSDMA_CONFIG_SBUS_START_ADDRESSr", 584 },
    { "CMIC_CMC0_SBUSDMA_CH2_CUR_SBUS_ADDRESSr", 585 },
    { "CMIC_CMC0_SBUSDMA_CH2_DESC_START_ADDRESSr", 586 },
    { "CMIC_CMC0_SBUSDMA_CH2_HOSTMEM_START_ADDRESSr", 587 },
    { "CMIC_CMC0_SBUSDMA_CH2_ITER_COUNTr", 588 },
    { "CMIC_CMC0_SBUSDMA_CH2_OPCODEr", 589 },
    { "CMIC_CMC0_SBUSDMA_CH2_REQUESTr", 590 },
    { "CMIC_CMC0_SBUSDMA_CH2_SBUSDMA_DEBUGr", 591 },
    { "CMIC_CMC0_SBUSDMA_CH2_SBUSDMA_DEBUG_CLRr", 592 },
    { "CMIC_CMC0_SBUSDMA_CH2_SBUSDMA_ECCERR_ADDRESSr", 593 },
    { "CMIC_CMC0_SBUSDMA_CH2_SBUSDMA_ECCERR_CONTROLr", 594 },
    { "CMIC_CMC0_SBUSDMA_CH2_SBUS_START_ADDRESSr", 595 },
    { "CMIC_CMC0_SBUSDMA_CH2_STATUSr", 596 },
    { "CMIC_CMC0_SBUSDMA_CH2_TIMERr", 597 },
    { "CMIC_CMC0_SBUSDMA_CH2_TM_CONTROL_0r", 598 },
    { "CMIC_CMC0_SBUSDMA_CH2_TM_CONTROL_1r", 599 },
    { "CMIC_CMC0_SBUSDMA_CH2_TM_CONTROL_2r", 600 },
    { "CMIC_CMC0_SCHAN_ACK_DATA_BEAT_COUNTr", 601 },
    { "CMIC_CMC0_SCHAN_CTRLr", 602 },
    { "CMIC_CMC0_SCHAN_ERRr", 603 },
    { "CMIC_CMC0_SCHAN_MESSAGEr", 604 },
    { "CMIC_CMC0_STATr", 605 },
    { "CMIC_CMC0_SW_INTR_CONFIGr", 606 },
    { "CMIC_CMC0_UC0_IRQ_MASK0r", 607 },
    { "CMIC_CMC0_UC0_IRQ_MASK1r", 608 },
    { "CMIC_CMC0_UC0_IRQ_MASK2r", 609 },
    { "CMIC_CMC0_UC0_IRQ_MASK3r", 610 },
    { "CMIC_CMC0_UC0_IRQ_MASK4r", 611 },
    { "CMIC_CMC0_UC0_IRQ_MASK5r", 612 },
    { "CMIC_CMC0_UC0_IRQ_MASK6r", 613 },
    { "CMIC_CMC0_UC1_IRQ_MASK0r", 614 },
    { "CMIC_CMC0_UC1_IRQ_MASK1r", 615 },
    { "CMIC_CMC0_UC1_IRQ_MASK2r", 616 },
    { "CMIC_CMC0_UC1_IRQ_MASK3r", 617 },
    { "CMIC_CMC0_UC1_IRQ_MASK4r", 618 },
    { "CMIC_CMC0_UC1_IRQ_MASK5r", 619 },
    { "CMIC_CMC0_UC1_IRQ_MASK6r", 620 },
    { "CMIC_CMC1_2BIT_ECC_ERROR_STATUSr", 621 },
    { "CMIC_CMC1_2BIT_ECC_ERROR_STATUS_MASKr", 622 },
    { "CMIC_CMC1_AXIIC_TM_CONTROL_0r", 623 },
    { "CMIC_CMC1_AXIIC_TM_CONTROL_1r", 624 },
    { "CMIC_CMC1_AXIIC_TM_CONTROL_2r", 625 },
    { "CMIC_CMC1_CCMDMA_TM_CONTROL_0r", 626 },
    { "CMIC_CMC1_CCMDMA_TM_CONTROL_1r", 627 },
    { "CMIC_CMC1_CCM_DMA_CFGr", 628 },
    { "CMIC_CMC1_CCM_DMA_CUR_HOST0_ADDRr", 629 },
    { "CMIC_CMC1_CCM_DMA_CUR_HOST1_ADDRr", 630 },
    { "CMIC_CMC1_CCM_DMA_ECCERR_ADDRr", 631 },
    { "CMIC_CMC1_CCM_DMA_ECCERR_CONTROLr", 632 },
    { "CMIC_CMC1_CCM_DMA_ENTRY_COUNTr", 633 },
    { "CMIC_CMC1_CCM_DMA_HOST0_MEM_START_ADDRr", 634 },
    { "CMIC_CMC1_CCM_DMA_HOST1_MEM_START_ADDRr", 635 },
    { "CMIC_CMC1_CCM_DMA_STATr", 636 },
    { "CMIC_CMC1_CCM_DMA_STATUS_CLRr", 637 },
    { "CMIC_CMC1_CH0_COS_CTRL_RX_0r", 638 },
    { "CMIC_CMC1_CH0_COS_CTRL_RX_1r", 639 },
    { "CMIC_CMC1_CH0_DMA_CTRLr", 640 },
    { "CMIC_CMC1_CH0_DMA_CURR_DESCr", 641 },
    { "CMIC_CMC1_CH0_RXBUF_THRESHOLD_CONFIGr", 642 },
    { "CMIC_CMC1_CH1_COS_CTRL_RX_0r", 643 },
    { "CMIC_CMC1_CH1_COS_CTRL_RX_1r", 644 },
    { "CMIC_CMC1_CH1_DMA_CTRLr", 645 },
    { "CMIC_CMC1_CH1_DMA_CURR_DESCr", 646 },
    { "CMIC_CMC1_CH1_RXBUF_THRESHOLD_CONFIGr", 647 },
    { "CMIC_CMC1_CH2_COS_CTRL_RX_0r", 648 },
    { "CMIC_CMC1_CH2_COS_CTRL_RX_1r", 649 },
    { "CMIC_CMC1_CH2_DMA_CTRLr", 650 },
    { "CMIC_CMC1_CH2_DMA_CURR_DESCr", 651 },
    { "CMIC_CMC1_CH2_RXBUF_THRESHOLD_CONFIGr", 652 },
    { "CMIC_CMC1_CH3_COS_CTRL_RX_0r", 653 },
    { "CMIC_CMC1_CH3_COS_CTRL_RX_1r", 654 },
    { "CMIC_CMC1_CH3_DMA_CTRLr", 655 },
    { "CMIC_CMC1_CH3_DMA_CURR_DESCr", 656 },
    { "CMIC_CMC1_CH3_RXBUF_THRESHOLD_CONFIGr", 657 },
    { "CMIC_CMC1_CONFIGr", 658 },
    { "CMIC_CMC1_DMA_CH0_DESC_HALT_ADDRr", 659 },
    { "CMIC_CMC1_DMA_CH0_INTR_COALr", 660 },
    { "CMIC_CMC1_DMA_CH1_DESC_HALT_ADDRr", 661 },
    { "CMIC_CMC1_DMA_CH1_INTR_COALr", 662 },
    { "CMIC_CMC1_DMA_CH2_DESC_HALT_ADDRr", 663 },
    { "CMIC_CMC1_DMA_CH2_INTR_COALr", 664 },
    { "CMIC_CMC1_DMA_CH3_DESC_HALT_ADDRr", 665 },
    { "CMIC_CMC1_DMA_CH3_INTR_COALr", 666 },
    { "CMIC_CMC1_DMA_DESC0r", 667 },
    { "CMIC_CMC1_DMA_DESC1r", 668 },
    { "CMIC_CMC1_DMA_DESC2r", 669 },
    { "CMIC_CMC1_DMA_DESC3r", 670 },
    { "CMIC_CMC1_DMA_STATr", 671 },
    { "CMIC_CMC1_DMA_STAT_CLRr", 672 },
    { "CMIC_CMC1_DMA_STAT_HIr", 673 },
    { "CMIC_CMC1_FIFORDDMA_CH0_TM_CONTROL_0r", 674 },
    { "CMIC_CMC1_FIFORDDMA_CH0_TM_CONTROL_1r", 675 },
    { "CMIC_CMC1_FIFORDDMA_CH1_TM_CONTROL_0r", 676 },
    { "CMIC_CMC1_FIFORDDMA_CH1_TM_CONTROL_1r", 677 },
    { "CMIC_CMC1_FIFORDDMA_CH2_TM_CONTROL_0r", 678 },
    { "CMIC_CMC1_FIFORDDMA_CH2_TM_CONTROL_1r", 679 },
    { "CMIC_CMC1_FIFORDDMA_CH3_TM_CONTROL_0r", 680 },
    { "CMIC_CMC1_FIFORDDMA_CH3_TM_CONTROL_1r", 681 },
    { "CMIC_CMC1_FIFO_CH0_RD_DMA_CFGr", 682 },
    { "CMIC_CMC1_FIFO_CH0_RD_DMA_CUR_HOSTMEM_WRITE_PTRr", 683 },
    { "CMIC_CMC1_FIFO_CH0_RD_DMA_ECCERR_ADDRESSr", 684 },
    { "CMIC_CMC1_FIFO_CH0_RD_DMA_ECCERR_CONTROLr", 685 },
    { "CMIC_CMC1_FIFO_CH0_RD_DMA_HOSTMEM_START_ADDRESSr", 686 },
    { "CMIC_CMC1_FIFO_CH0_RD_DMA_HOSTMEM_THRESHOLDr", 687 },
    { "CMIC_CMC1_FIFO_CH0_RD_DMA_NUM_OF_ENTRIES_READ_FRM_HOSTMEMr", 688 },
    { "CMIC_CMC1_FIFO_CH0_RD_DMA_NUM_OF_ENTRIES_VALID_IN_HOSTMEMr", 689 },
    { "CMIC_CMC1_FIFO_CH0_RD_DMA_OPCODEr", 690 },
    { "CMIC_CMC1_FIFO_CH0_RD_DMA_SBUS_START_ADDRESSr", 691 },
    { "CMIC_CMC1_FIFO_CH0_RD_DMA_STATr", 692 },
    { "CMIC_CMC1_FIFO_CH0_RD_DMA_STAT_CLRr", 693 },
    { "CMIC_CMC1_FIFO_CH1_RD_DMA_CFGr", 694 },
    { "CMIC_CMC1_FIFO_CH1_RD_DMA_CUR_HOSTMEM_WRITE_PTRr", 695 },
    { "CMIC_CMC1_FIFO_CH1_RD_DMA_ECCERR_ADDRESSr", 696 },
    { "CMIC_CMC1_FIFO_CH1_RD_DMA_ECCERR_CONTROLr", 697 },
    { "CMIC_CMC1_FIFO_CH1_RD_DMA_HOSTMEM_START_ADDRESSr", 698 },
    { "CMIC_CMC1_FIFO_CH1_RD_DMA_HOSTMEM_THRESHOLDr", 699 },
    { "CMIC_CMC1_FIFO_CH1_RD_DMA_NUM_OF_ENTRIES_READ_FRM_HOSTMEMr", 700 },
    { "CMIC_CMC1_FIFO_CH1_RD_DMA_NUM_OF_ENTRIES_VALID_IN_HOSTMEMr", 701 },
    { "CMIC_CMC1_FIFO_CH1_RD_DMA_OPCODEr", 702 },
    { "CMIC_CMC1_FIFO_CH1_RD_DMA_SBUS_START_ADDRESSr", 703 },
    { "CMIC_CMC1_FIFO_CH1_RD_DMA_STATr", 704 },
    { "CMIC_CMC1_FIFO_CH1_RD_DMA_STAT_CLRr", 705 },
    { "CMIC_CMC1_FIFO_CH2_RD_DMA_CFGr", 706 },
    { "CMIC_CMC1_FIFO_CH2_RD_DMA_CUR_HOSTMEM_WRITE_PTRr", 707 },
    { "CMIC_CMC1_FIFO_CH2_RD_DMA_ECCERR_ADDRESSr", 708 },
    { "CMIC_CMC1_FIFO_CH2_RD_DMA_ECCERR_CONTROLr", 709 },
    { "CMIC_CMC1_FIFO_CH2_RD_DMA_HOSTMEM_START_ADDRESSr", 710 },
    { "CMIC_CMC1_FIFO_CH2_RD_DMA_HOSTMEM_THRESHOLDr", 711 },
    { "CMIC_CMC1_FIFO_CH2_RD_DMA_NUM_OF_ENTRIES_READ_FRM_HOSTMEMr", 712 },
    { "CMIC_CMC1_FIFO_CH2_RD_DMA_NUM_OF_ENTRIES_VALID_IN_HOSTMEMr", 713 },
    { "CMIC_CMC1_FIFO_CH2_RD_DMA_OPCODEr", 714 },
    { "CMIC_CMC1_FIFO_CH2_RD_DMA_SBUS_START_ADDRESSr", 715 },
    { "CMIC_CMC1_FIFO_CH2_RD_DMA_STATr", 716 },
    { "CMIC_CMC1_FIFO_CH2_RD_DMA_STAT_CLRr", 717 },
    { "CMIC_CMC1_FIFO_CH3_RD_DMA_CFGr", 718 },
    { "CMIC_CMC1_FIFO_CH3_RD_DMA_CUR_HOSTMEM_WRITE_PTRr", 719 },
    { "CMIC_CMC1_FIFO_CH3_RD_DMA_ECCERR_ADDRESSr", 720 },
    { "CMIC_CMC1_FIFO_CH3_RD_DMA_ECCERR_CONTROLr", 721 },
    { "CMIC_CMC1_FIFO_CH3_RD_DMA_HOSTMEM_START_ADDRESSr", 722 },
    { "CMIC_CMC1_FIFO_CH3_RD_DMA_HOSTMEM_THRESHOLDr", 723 },
    { "CMIC_CMC1_FIFO_CH3_RD_DMA_NUM_OF_ENTRIES_READ_FRM_HOSTMEMr", 724 },
    { "CMIC_CMC1_FIFO_CH3_RD_DMA_NUM_OF_ENTRIES_VALID_IN_HOSTMEMr", 725 },
    { "CMIC_CMC1_FIFO_CH3_RD_DMA_OPCODEr", 726 },
    { "CMIC_CMC1_FIFO_CH3_RD_DMA_SBUS_START_ADDRESSr", 727 },
    { "CMIC_CMC1_FIFO_CH3_RD_DMA_STATr", 728 },
    { "CMIC_CMC1_FIFO_CH3_RD_DMA_STAT_CLRr", 729 },
    { "CMIC_CMC1_FSCHAN_ADDRESSr", 730 },
    { "CMIC_CMC1_FSCHAN_DATA32r", 731 },
    { "CMIC_CMC1_FSCHAN_DATA64_HIr", 732 },
    { "CMIC_CMC1_FSCHAN_DATA64_LOr", 733 },
    { "CMIC_CMC1_FSCHAN_OPCODEr", 734 },
    { "CMIC_CMC1_FSCHAN_STATUSr", 735 },
    { "CMIC_CMC1_HOSTMEM_ADDR_REMAP_0r", 736 },
    { "CMIC_CMC1_HOSTMEM_ADDR_REMAP_1r", 737 },
    { "CMIC_CMC1_HOSTMEM_ADDR_REMAP_2r", 738 },
    { "CMIC_CMC1_HOSTMEM_ADDR_REMAP_3r", 739 },
    { "CMIC_CMC1_IRQ_STAT0r", 740 },
    { "CMIC_CMC1_IRQ_STAT1r", 741 },
    { "CMIC_CMC1_IRQ_STAT2r", 742 },
    { "CMIC_CMC1_IRQ_STAT3r", 743 },
    { "CMIC_CMC1_IRQ_STAT4r", 744 },
    { "CMIC_CMC1_IRQ_STAT5r", 745 },
    { "CMIC_CMC1_IRQ_STAT6r", 746 },
    { "CMIC_CMC1_MIIM_ADDRESSr", 747 },
    { "CMIC_CMC1_MIIM_CTRLr", 748 },
    { "CMIC_CMC1_MIIM_PARAMr", 749 },
    { "CMIC_CMC1_MIIM_READ_DATAr", 750 },
    { "CMIC_CMC1_MIIM_STATr", 751 },
    { "CMIC_CMC1_PCIE_IRQ_MASK0r", 752 },
    { "CMIC_CMC1_PCIE_IRQ_MASK1r", 753 },
    { "CMIC_CMC1_PCIE_IRQ_MASK2r", 754 },
    { "CMIC_CMC1_PCIE_IRQ_MASK3r", 755 },
    { "CMIC_CMC1_PCIE_IRQ_MASK4r", 756 },
    { "CMIC_CMC1_PCIE_IRQ_MASK5r", 757 },
    { "CMIC_CMC1_PCIE_IRQ_MASK6r", 758 },
    { "CMIC_CMC1_PCIE_MISCELr", 759 },
    { "CMIC_CMC1_PKT_COUNT_CH0_RXPKTr", 760 },
    { "CMIC_CMC1_PKT_COUNT_CH0_TXPKTr", 761 },
    { "CMIC_CMC1_PKT_COUNT_CH1_RXPKTr", 762 },
    { "CMIC_CMC1_PKT_COUNT_CH1_TXPKTr", 763 },
    { "CMIC_CMC1_PKT_COUNT_CH2_RXPKTr", 764 },
    { "CMIC_CMC1_PKT_COUNT_CH2_TXPKTr", 765 },
    { "CMIC_CMC1_PKT_COUNT_CH3_RXPKTr", 766 },
    { "CMIC_CMC1_PKT_COUNT_CH3_TXPKTr", 767 },
    { "CMIC_CMC1_PKT_COUNT_RXPKTr", 768 },
    { "CMIC_CMC1_PKT_COUNT_TXPKTr", 769 },
    { "CMIC_CMC1_PROGRAMMABLE_COS_MASK0r", 770 },
    { "CMIC_CMC1_PROGRAMMABLE_COS_MASK1r", 771 },
    { "CMIC_CMC1_RCPU_IRQ_MASK0r", 772 },
    { "CMIC_CMC1_SBUSDMA_CH0_CONTROLr", 773 },
    { "CMIC_CMC1_SBUSDMA_CH0_COUNTr", 774 },
    { "CMIC_CMC1_SBUSDMA_CH0_CUR_DESC_ADDRESSr", 775 },
    { "CMIC_CMC1_SBUSDMA_CH0_CUR_HOSTMEM_ADDRESSr", 776 },
    { "CMIC_CMC1_SBUSDMA_CH0_CUR_SBUSDMA_CONFIG_COUNTr", 777 },
    { "CMIC_CMC1_SBUSDMA_CH0_CUR_SBUSDMA_CONFIG_HOSTMEM_START_ADDRESSr", 778 },
    { "CMIC_CMC1_SBUSDMA_CH0_CUR_SBUSDMA_CONFIG_OPCODEr", 779 },
    { "CMIC_CMC1_SBUSDMA_CH0_CUR_SBUSDMA_CONFIG_REQUESTr", 780 },
    { "CMIC_CMC1_SBUSDMA_CH0_CUR_SBUSDMA_CONFIG_SBUS_START_ADDRESSr", 781 },
    { "CMIC_CMC1_SBUSDMA_CH0_CUR_SBUS_ADDRESSr", 782 },
    { "CMIC_CMC1_SBUSDMA_CH0_DESC_START_ADDRESSr", 783 },
    { "CMIC_CMC1_SBUSDMA_CH0_HOSTMEM_START_ADDRESSr", 784 },
    { "CMIC_CMC1_SBUSDMA_CH0_ITER_COUNTr", 785 },
    { "CMIC_CMC1_SBUSDMA_CH0_OPCODEr", 786 },
    { "CMIC_CMC1_SBUSDMA_CH0_REQUESTr", 787 },
    { "CMIC_CMC1_SBUSDMA_CH0_SBUSDMA_DEBUGr", 788 },
    { "CMIC_CMC1_SBUSDMA_CH0_SBUSDMA_DEBUG_CLRr", 789 },
    { "CMIC_CMC1_SBUSDMA_CH0_SBUSDMA_ECCERR_ADDRESSr", 790 },
    { "CMIC_CMC1_SBUSDMA_CH0_SBUSDMA_ECCERR_CONTROLr", 791 },
    { "CMIC_CMC1_SBUSDMA_CH0_SBUS_START_ADDRESSr", 792 },
    { "CMIC_CMC1_SBUSDMA_CH0_STATUSr", 793 },
    { "CMIC_CMC1_SBUSDMA_CH0_TIMERr", 794 },
    { "CMIC_CMC1_SBUSDMA_CH0_TM_CONTROL_0r", 795 },
    { "CMIC_CMC1_SBUSDMA_CH0_TM_CONTROL_1r", 796 },
    { "CMIC_CMC1_SBUSDMA_CH0_TM_CONTROL_2r", 797 },
    { "CMIC_CMC1_SBUSDMA_CH1_CONTROLr", 798 },
    { "CMIC_CMC1_SBUSDMA_CH1_COUNTr", 799 },
    { "CMIC_CMC1_SBUSDMA_CH1_CUR_DESC_ADDRESSr", 800 },
    { "CMIC_CMC1_SBUSDMA_CH1_CUR_HOSTMEM_ADDRESSr", 801 },
    { "CMIC_CMC1_SBUSDMA_CH1_CUR_SBUSDMA_CONFIG_COUNTr", 802 },
    { "CMIC_CMC1_SBUSDMA_CH1_CUR_SBUSDMA_CONFIG_HOSTMEM_START_ADDRESSr", 803 },
    { "CMIC_CMC1_SBUSDMA_CH1_CUR_SBUSDMA_CONFIG_OPCODEr", 804 },
    { "CMIC_CMC1_SBUSDMA_CH1_CUR_SBUSDMA_CONFIG_REQUESTr", 805 },
    { "CMIC_CMC1_SBUSDMA_CH1_CUR_SBUSDMA_CONFIG_SBUS_START_ADDRESSr", 806 },
    { "CMIC_CMC1_SBUSDMA_CH1_CUR_SBUS_ADDRESSr", 807 },
    { "CMIC_CMC1_SBUSDMA_CH1_DESC_START_ADDRESSr", 808 },
    { "CMIC_CMC1_SBUSDMA_CH1_HOSTMEM_START_ADDRESSr", 809 },
    { "CMIC_CMC1_SBUSDMA_CH1_ITER_COUNTr", 810 },
    { "CMIC_CMC1_SBUSDMA_CH1_OPCODEr", 811 },
    { "CMIC_CMC1_SBUSDMA_CH1_REQUESTr", 812 },
    { "CMIC_CMC1_SBUSDMA_CH1_SBUSDMA_DEBUGr", 813 },
    { "CMIC_CMC1_SBUSDMA_CH1_SBUSDMA_DEBUG_CLRr", 814 },
    { "CMIC_CMC1_SBUSDMA_CH1_SBUSDMA_ECCERR_ADDRESSr", 815 },
    { "CMIC_CMC1_SBUSDMA_CH1_SBUSDMA_ECCERR_CONTROLr", 816 },
    { "CMIC_CMC1_SBUSDMA_CH1_SBUS_START_ADDRESSr", 817 },
    { "CMIC_CMC1_SBUSDMA_CH1_STATUSr", 818 },
    { "CMIC_CMC1_SBUSDMA_CH1_TIMERr", 819 },
    { "CMIC_CMC1_SBUSDMA_CH1_TM_CONTROL_0r", 820 },
    { "CMIC_CMC1_SBUSDMA_CH1_TM_CONTROL_1r", 821 },
    { "CMIC_CMC1_SBUSDMA_CH1_TM_CONTROL_2r", 822 },
    { "CMIC_CMC1_SBUSDMA_CH2_CONTROLr", 823 },
    { "CMIC_CMC1_SBUSDMA_CH2_COUNTr", 824 },
    { "CMIC_CMC1_SBUSDMA_CH2_CUR_DESC_ADDRESSr", 825 },
    { "CMIC_CMC1_SBUSDMA_CH2_CUR_HOSTMEM_ADDRESSr", 826 },
    { "CMIC_CMC1_SBUSDMA_CH2_CUR_SBUSDMA_CONFIG_COUNTr", 827 },
    { "CMIC_CMC1_SBUSDMA_CH2_CUR_SBUSDMA_CONFIG_HOSTMEM_START_ADDRESSr", 828 },
    { "CMIC_CMC1_SBUSDMA_CH2_CUR_SBUSDMA_CONFIG_OPCODEr", 829 },
    { "CMIC_CMC1_SBUSDMA_CH2_CUR_SBUSDMA_CONFIG_REQUESTr", 830 },
    { "CMIC_CMC1_SBUSDMA_CH2_CUR_SBUSDMA_CONFIG_SBUS_START_ADDRESSr", 831 },
    { "CMIC_CMC1_SBUSDMA_CH2_CUR_SBUS_ADDRESSr", 832 },
    { "CMIC_CMC1_SBUSDMA_CH2_DESC_START_ADDRESSr", 833 },
    { "CMIC_CMC1_SBUSDMA_CH2_HOSTMEM_START_ADDRESSr", 834 },
    { "CMIC_CMC1_SBUSDMA_CH2_ITER_COUNTr", 835 },
    { "CMIC_CMC1_SBUSDMA_CH2_OPCODEr", 836 },
    { "CMIC_CMC1_SBUSDMA_CH2_REQUESTr", 837 },
    { "CMIC_CMC1_SBUSDMA_CH2_SBUSDMA_DEBUGr", 838 },
    { "CMIC_CMC1_SBUSDMA_CH2_SBUSDMA_DEBUG_CLRr", 839 },
    { "CMIC_CMC1_SBUSDMA_CH2_SBUSDMA_ECCERR_ADDRESSr", 840 },
    { "CMIC_CMC1_SBUSDMA_CH2_SBUSDMA_ECCERR_CONTROLr", 841 },
    { "CMIC_CMC1_SBUSDMA_CH2_SBUS_START_ADDRESSr", 842 },
    { "CMIC_CMC1_SBUSDMA_CH2_STATUSr", 843 },
    { "CMIC_CMC1_SBUSDMA_CH2_TIMERr", 844 },
    { "CMIC_CMC1_SBUSDMA_CH2_TM_CONTROL_0r", 845 },
    { "CMIC_CMC1_SBUSDMA_CH2_TM_CONTROL_1r", 846 },
    { "CMIC_CMC1_SBUSDMA_CH2_TM_CONTROL_2r", 847 },
    { "CMIC_CMC1_SCHAN_ACK_DATA_BEAT_COUNTr", 848 },
    { "CMIC_CMC1_SCHAN_CTRLr", 849 },
    { "CMIC_CMC1_SCHAN_ERRr", 850 },
    { "CMIC_CMC1_SCHAN_MESSAGEr", 851 },
    { "CMIC_CMC1_STATr", 852 },
    { "CMIC_CMC1_SW_INTR_CONFIGr", 853 },
    { "CMIC_CMC1_UC0_IRQ_MASK0r", 854 },
    { "CMIC_CMC1_UC0_IRQ_MASK1r", 855 },
    { "CMIC_CMC1_UC0_IRQ_MASK2r", 856 },
    { "CMIC_CMC1_UC0_IRQ_MASK3r", 857 },
    { "CMIC_CMC1_UC0_IRQ_MASK4r", 858 },
    { "CMIC_CMC1_UC0_IRQ_MASK5r", 859 },
    { "CMIC_CMC1_UC0_IRQ_MASK6r", 860 },
    { "CMIC_CMC1_UC1_IRQ_MASK0r", 861 },
    { "CMIC_CMC1_UC1_IRQ_MASK1r", 862 },
    { "CMIC_CMC1_UC1_IRQ_MASK2r", 863 },
    { "CMIC_CMC1_UC1_IRQ_MASK3r", 864 },
    { "CMIC_CMC1_UC1_IRQ_MASK4r", 865 },
    { "CMIC_CMC1_UC1_IRQ_MASK5r", 866 },
    { "CMIC_CMC1_UC1_IRQ_MASK6r", 867 },
    { "CMIC_CMC2_2BIT_ECC_ERROR_STATUSr", 868 },
    { "CMIC_CMC2_2BIT_ECC_ERROR_STATUS_MASKr", 869 },
    { "CMIC_CMC2_AXIIC_TM_CONTROL_0r", 870 },
    { "CMIC_CMC2_AXIIC_TM_CONTROL_1r", 871 },
    { "CMIC_CMC2_AXIIC_TM_CONTROL_2r", 872 },
    { "CMIC_CMC2_CCMDMA_TM_CONTROL_0r", 873 },
    { "CMIC_CMC2_CCMDMA_TM_CONTROL_1r", 874 },
    { "CMIC_CMC2_CCM_DMA_CFGr", 875 },
    { "CMIC_CMC2_CCM_DMA_CUR_HOST0_ADDRr", 876 },
    { "CMIC_CMC2_CCM_DMA_CUR_HOST1_ADDRr", 877 },
    { "CMIC_CMC2_CCM_DMA_ECCERR_ADDRr", 878 },
    { "CMIC_CMC2_CCM_DMA_ECCERR_CONTROLr", 879 },
    { "CMIC_CMC2_CCM_DMA_ENTRY_COUNTr", 880 },
    { "CMIC_CMC2_CCM_DMA_HOST0_MEM_START_ADDRr", 881 },
    { "CMIC_CMC2_CCM_DMA_HOST1_MEM_START_ADDRr", 882 },
    { "CMIC_CMC2_CCM_DMA_STATr", 883 },
    { "CMIC_CMC2_CCM_DMA_STATUS_CLRr", 884 },
    { "CMIC_CMC2_CH0_COS_CTRL_RX_0r", 885 },
    { "CMIC_CMC2_CH0_COS_CTRL_RX_1r", 886 },
    { "CMIC_CMC2_CH0_DMA_CTRLr", 887 },
    { "CMIC_CMC2_CH0_DMA_CURR_DESCr", 888 },
    { "CMIC_CMC2_CH0_RXBUF_THRESHOLD_CONFIGr", 889 },
    { "CMIC_CMC2_CH1_COS_CTRL_RX_0r", 890 },
    { "CMIC_CMC2_CH1_COS_CTRL_RX_1r", 891 },
    { "CMIC_CMC2_CH1_DMA_CTRLr", 892 },
    { "CMIC_CMC2_CH1_DMA_CURR_DESCr", 893 },
    { "CMIC_CMC2_CH1_RXBUF_THRESHOLD_CONFIGr", 894 },
    { "CMIC_CMC2_CH2_COS_CTRL_RX_0r", 895 },
    { "CMIC_CMC2_CH2_COS_CTRL_RX_1r", 896 },
    { "CMIC_CMC2_CH2_DMA_CTRLr", 897 },
    { "CMIC_CMC2_CH2_DMA_CURR_DESCr", 898 },
    { "CMIC_CMC2_CH2_RXBUF_THRESHOLD_CONFIGr", 899 },
    { "CMIC_CMC2_CH3_COS_CTRL_RX_0r", 900 },
    { "CMIC_CMC2_CH3_COS_CTRL_RX_1r", 901 },
    { "CMIC_CMC2_CH3_DMA_CTRLr", 902 },
    { "CMIC_CMC2_CH3_DMA_CURR_DESCr", 903 },
    { "CMIC_CMC2_CH3_RXBUF_THRESHOLD_CONFIGr", 904 },
    { "CMIC_CMC2_CONFIGr", 905 },
    { "CMIC_CMC2_DMA_CH0_DESC_HALT_ADDRr", 906 },
    { "CMIC_CMC2_DMA_CH0_INTR_COALr", 907 },
    { "CMIC_CMC2_DMA_CH1_DESC_HALT_ADDRr", 908 },
    { "CMIC_CMC2_DMA_CH1_INTR_COALr", 909 },
    { "CMIC_CMC2_DMA_CH2_DESC_HALT_ADDRr", 910 },
    { "CMIC_CMC2_DMA_CH2_INTR_COALr", 911 },
    { "CMIC_CMC2_DMA_CH3_DESC_HALT_ADDRr", 912 },
    { "CMIC_CMC2_DMA_CH3_INTR_COALr", 913 },
    { "CMIC_CMC2_DMA_DESC0r", 914 },
    { "CMIC_CMC2_DMA_DESC1r", 915 },
    { "CMIC_CMC2_DMA_DESC2r", 916 },
    { "CMIC_CMC2_DMA_DESC3r", 917 },
    { "CMIC_CMC2_DMA_STATr", 918 },
    { "CMIC_CMC2_DMA_STAT_CLRr", 919 },
    { "CMIC_CMC2_DMA_STAT_HIr", 920 },
    { "CMIC_CMC2_FIFORDDMA_CH0_TM_CONTROL_0r", 921 },
    { "CMIC_CMC2_FIFORDDMA_CH0_TM_CONTROL_1r", 922 },
    { "CMIC_CMC2_FIFORDDMA_CH1_TM_CONTROL_0r", 923 },
    { "CMIC_CMC2_FIFORDDMA_CH1_TM_CONTROL_1r", 924 },
    { "CMIC_CMC2_FIFORDDMA_CH2_TM_CONTROL_0r", 925 },
    { "CMIC_CMC2_FIFORDDMA_CH2_TM_CONTROL_1r", 926 },
    { "CMIC_CMC2_FIFORDDMA_CH3_TM_CONTROL_0r", 927 },
    { "CMIC_CMC2_FIFORDDMA_CH3_TM_CONTROL_1r", 928 },
    { "CMIC_CMC2_FIFO_CH0_RD_DMA_CFGr", 929 },
    { "CMIC_CMC2_FIFO_CH0_RD_DMA_CUR_HOSTMEM_WRITE_PTRr", 930 },
    { "CMIC_CMC2_FIFO_CH0_RD_DMA_ECCERR_ADDRESSr", 931 },
    { "CMIC_CMC2_FIFO_CH0_RD_DMA_ECCERR_CONTROLr", 932 },
    { "CMIC_CMC2_FIFO_CH0_RD_DMA_HOSTMEM_START_ADDRESSr", 933 },
    { "CMIC_CMC2_FIFO_CH0_RD_DMA_HOSTMEM_THRESHOLDr", 934 },
    { "CMIC_CMC2_FIFO_CH0_RD_DMA_NUM_OF_ENTRIES_READ_FRM_HOSTMEMr", 935 },
    { "CMIC_CMC2_FIFO_CH0_RD_DMA_NUM_OF_ENTRIES_VALID_IN_HOSTMEMr", 936 },
    { "CMIC_CMC2_FIFO_CH0_RD_DMA_OPCODEr", 937 },
    { "CMIC_CMC2_FIFO_CH0_RD_DMA_SBUS_START_ADDRESSr", 938 },
    { "CMIC_CMC2_FIFO_CH0_RD_DMA_STATr", 939 },
    { "CMIC_CMC2_FIFO_CH0_RD_DMA_STAT_CLRr", 940 },
    { "CMIC_CMC2_FIFO_CH1_RD_DMA_CFGr", 941 },
    { "CMIC_CMC2_FIFO_CH1_RD_DMA_CUR_HOSTMEM_WRITE_PTRr", 942 },
    { "CMIC_CMC2_FIFO_CH1_RD_DMA_ECCERR_ADDRESSr", 943 },
    { "CMIC_CMC2_FIFO_CH1_RD_DMA_ECCERR_CONTROLr", 944 },
    { "CMIC_CMC2_FIFO_CH1_RD_DMA_HOSTMEM_START_ADDRESSr", 945 },
    { "CMIC_CMC2_FIFO_CH1_RD_DMA_HOSTMEM_THRESHOLDr", 946 },
    { "CMIC_CMC2_FIFO_CH1_RD_DMA_NUM_OF_ENTRIES_READ_FRM_HOSTMEMr", 947 },
    { "CMIC_CMC2_FIFO_CH1_RD_DMA_NUM_OF_ENTRIES_VALID_IN_HOSTMEMr", 948 },
    { "CMIC_CMC2_FIFO_CH1_RD_DMA_OPCODEr", 949 },
    { "CMIC_CMC2_FIFO_CH1_RD_DMA_SBUS_START_ADDRESSr", 950 },
    { "CMIC_CMC2_FIFO_CH1_RD_DMA_STATr", 951 },
    { "CMIC_CMC2_FIFO_CH1_RD_DMA_STAT_CLRr", 952 },
    { "CMIC_CMC2_FIFO_CH2_RD_DMA_CFGr", 953 },
    { "CMIC_CMC2_FIFO_CH2_RD_DMA_CUR_HOSTMEM_WRITE_PTRr", 954 },
    { "CMIC_CMC2_FIFO_CH2_RD_DMA_ECCERR_ADDRESSr", 955 },
    { "CMIC_CMC2_FIFO_CH2_RD_DMA_ECCERR_CONTROLr", 956 },
    { "CMIC_CMC2_FIFO_CH2_RD_DMA_HOSTMEM_START_ADDRESSr", 957 },
    { "CMIC_CMC2_FIFO_CH2_RD_DMA_HOSTMEM_THRESHOLDr", 958 },
    { "CMIC_CMC2_FIFO_CH2_RD_DMA_NUM_OF_ENTRIES_READ_FRM_HOSTMEMr", 959 },
    { "CMIC_CMC2_FIFO_CH2_RD_DMA_NUM_OF_ENTRIES_VALID_IN_HOSTMEMr", 960 },
    { "CMIC_CMC2_FIFO_CH2_RD_DMA_OPCODEr", 961 },
    { "CMIC_CMC2_FIFO_CH2_RD_DMA_SBUS_START_ADDRESSr", 962 },
    { "CMIC_CMC2_FIFO_CH2_RD_DMA_STATr", 963 },
    { "CMIC_CMC2_FIFO_CH2_RD_DMA_STAT_CLRr", 964 },
    { "CMIC_CMC2_FIFO_CH3_RD_DMA_CFGr", 965 },
    { "CMIC_CMC2_FIFO_CH3_RD_DMA_CUR_HOSTMEM_WRITE_PTRr", 966 },
    { "CMIC_CMC2_FIFO_CH3_RD_DMA_ECCERR_ADDRESSr", 967 },
    { "CMIC_CMC2_FIFO_CH3_RD_DMA_ECCERR_CONTROLr", 968 },
    { "CMIC_CMC2_FIFO_CH3_RD_DMA_HOSTMEM_START_ADDRESSr", 969 },
    { "CMIC_CMC2_FIFO_CH3_RD_DMA_HOSTMEM_THRESHOLDr", 970 },
    { "CMIC_CMC2_FIFO_CH3_RD_DMA_NUM_OF_ENTRIES_READ_FRM_HOSTMEMr", 971 },
    { "CMIC_CMC2_FIFO_CH3_RD_DMA_NUM_OF_ENTRIES_VALID_IN_HOSTMEMr", 972 },
    { "CMIC_CMC2_FIFO_CH3_RD_DMA_OPCODEr", 973 },
    { "CMIC_CMC2_FIFO_CH3_RD_DMA_SBUS_START_ADDRESSr", 974 },
    { "CMIC_CMC2_FIFO_CH3_RD_DMA_STATr", 975 },
    { "CMIC_CMC2_FIFO_CH3_RD_DMA_STAT_CLRr", 976 },
    { "CMIC_CMC2_FSCHAN_ADDRESSr", 977 },
    { "CMIC_CMC2_FSCHAN_DATA32r", 978 },
    { "CMIC_CMC2_FSCHAN_DATA64_HIr", 979 },
    { "CMIC_CMC2_FSCHAN_DATA64_LOr", 980 },
    { "CMIC_CMC2_FSCHAN_OPCODEr", 981 },
    { "CMIC_CMC2_FSCHAN_STATUSr", 982 },
    { "CMIC_CMC2_HOSTMEM_ADDR_REMAP_0r", 983 },
    { "CMIC_CMC2_HOSTMEM_ADDR_REMAP_1r", 984 },
    { "CMIC_CMC2_HOSTMEM_ADDR_REMAP_2r", 985 },
    { "CMIC_CMC2_HOSTMEM_ADDR_REMAP_3r", 986 },
    { "CMIC_CMC2_IRQ_STAT0r", 987 },
    { "CMIC_CMC2_IRQ_STAT1r", 988 },
    { "CMIC_CMC2_IRQ_STAT2r", 989 },
    { "CMIC_CMC2_IRQ_STAT3r", 990 },
    { "CMIC_CMC2_IRQ_STAT4r", 991 },
    { "CMIC_CMC2_IRQ_STAT5r", 992 },
    { "CMIC_CMC2_IRQ_STAT6r", 993 },
    { "CMIC_CMC2_MIIM_ADDRESSr", 994 },
    { "CMIC_CMC2_MIIM_CTRLr", 995 },
    { "CMIC_CMC2_MIIM_PARAMr", 996 },
    { "CMIC_CMC2_MIIM_READ_DATAr", 997 },
    { "CMIC_CMC2_MIIM_STATr", 998 },
    { "CMIC_CMC2_PCIE_IRQ_MASK0r", 999 },
    { "CMIC_CMC2_PCIE_IRQ_MASK1r", 1000 },
    { "CMIC_CMC2_PCIE_IRQ_MASK2r", 1001 },
    { "CMIC_CMC2_PCIE_IRQ_MASK3r", 1002 },
    { "CMIC_CMC2_PCIE_IRQ_MASK4r", 1003 },
    { "CMIC_CMC2_PCIE_IRQ_MASK5r", 1004 },
    { "CMIC_CMC2_PCIE_IRQ_MASK6r", 1005 },
    { "CMIC_CMC2_PCIE_MISCELr", 1006 },
    { "CMIC_CMC2_PKT_COUNT_CH0_RXPKTr", 1007 },
    { "CMIC_CMC2_PKT_COUNT_CH0_TXPKTr", 1008 },
    { "CMIC_CMC2_PKT_COUNT_CH1_RXPKTr", 1009 },
    { "CMIC_CMC2_PKT_COUNT_CH1_TXPKTr", 1010 },
    { "CMIC_CMC2_PKT_COUNT_CH2_RXPKTr", 1011 },
    { "CMIC_CMC2_PKT_COUNT_CH2_TXPKTr", 1012 },
    { "CMIC_CMC2_PKT_COUNT_CH3_RXPKTr", 1013 },
    { "CMIC_CMC2_PKT_COUNT_CH3_TXPKTr", 1014 },
    { "CMIC_CMC2_PKT_COUNT_RXPKTr", 1015 },
    { "CMIC_CMC2_PKT_COUNT_TXPKTr", 1016 },
    { "CMIC_CMC2_PROGRAMMABLE_COS_MASK0r", 1017 },
    { "CMIC_CMC2_PROGRAMMABLE_COS_MASK1r", 1018 },
    { "CMIC_CMC2_RCPU_IRQ_MASK0r", 1019 },
    { "CMIC_CMC2_SBUSDMA_CH0_CONTROLr", 1020 },
    { "CMIC_CMC2_SBUSDMA_CH0_COUNTr", 1021 },
    { "CMIC_CMC2_SBUSDMA_CH0_CUR_DESC_ADDRESSr", 1022 },
    { "CMIC_CMC2_SBUSDMA_CH0_CUR_HOSTMEM_ADDRESSr", 1023 },
    { "CMIC_CMC2_SBUSDMA_CH0_CUR_SBUSDMA_CONFIG_COUNTr", 1024 },
    { "CMIC_CMC2_SBUSDMA_CH0_CUR_SBUSDMA_CONFIG_HOSTMEM_START_ADDRESSr", 1025 },
    { "CMIC_CMC2_SBUSDMA_CH0_CUR_SBUSDMA_CONFIG_OPCODEr", 1026 },
    { "CMIC_CMC2_SBUSDMA_CH0_CUR_SBUSDMA_CONFIG_REQUESTr", 1027 },
    { "CMIC_CMC2_SBUSDMA_CH0_CUR_SBUSDMA_CONFIG_SBUS_START_ADDRESSr", 1028 },
    { "CMIC_CMC2_SBUSDMA_CH0_CUR_SBUS_ADDRESSr", 1029 },
    { "CMIC_CMC2_SBUSDMA_CH0_DESC_START_ADDRESSr", 1030 },
    { "CMIC_CMC2_SBUSDMA_CH0_HOSTMEM_START_ADDRESSr", 1031 },
    { "CMIC_CMC2_SBUSDMA_CH0_ITER_COUNTr", 1032 },
    { "CMIC_CMC2_SBUSDMA_CH0_OPCODEr", 1033 },
    { "CMIC_CMC2_SBUSDMA_CH0_REQUESTr", 1034 },
    { "CMIC_CMC2_SBUSDMA_CH0_SBUSDMA_DEBUGr", 1035 },
    { "CMIC_CMC2_SBUSDMA_CH0_SBUSDMA_DEBUG_CLRr", 1036 },
    { "CMIC_CMC2_SBUSDMA_CH0_SBUSDMA_ECCERR_ADDRESSr", 1037 },
    { "CMIC_CMC2_SBUSDMA_CH0_SBUSDMA_ECCERR_CONTROLr", 1038 },
    { "CMIC_CMC2_SBUSDMA_CH0_SBUS_START_ADDRESSr", 1039 },
    { "CMIC_CMC2_SBUSDMA_CH0_STATUSr", 1040 },
    { "CMIC_CMC2_SBUSDMA_CH0_TIMERr", 1041 },
    { "CMIC_CMC2_SBUSDMA_CH0_TM_CONTROL_0r", 1042 },
    { "CMIC_CMC2_SBUSDMA_CH0_TM_CONTROL_1r", 1043 },
    { "CMIC_CMC2_SBUSDMA_CH0_TM_CONTROL_2r", 1044 },
    { "CMIC_CMC2_SBUSDMA_CH1_CONTROLr", 1045 },
    { "CMIC_CMC2_SBUSDMA_CH1_COUNTr", 1046 },
    { "CMIC_CMC2_SBUSDMA_CH1_CUR_DESC_ADDRESSr", 1047 },
    { "CMIC_CMC2_SBUSDMA_CH1_CUR_HOSTMEM_ADDRESSr", 1048 },
    { "CMIC_CMC2_SBUSDMA_CH1_CUR_SBUSDMA_CONFIG_COUNTr", 1049 },
    { "CMIC_CMC2_SBUSDMA_CH1_CUR_SBUSDMA_CONFIG_HOSTMEM_START_ADDRESSr", 1050 },
    { "CMIC_CMC2_SBUSDMA_CH1_CUR_SBUSDMA_CONFIG_OPCODEr", 1051 },
    { "CMIC_CMC2_SBUSDMA_CH1_CUR_SBUSDMA_CONFIG_REQUESTr", 1052 },
    { "CMIC_CMC2_SBUSDMA_CH1_CUR_SBUSDMA_CONFIG_SBUS_START_ADDRESSr", 1053 },
    { "CMIC_CMC2_SBUSDMA_CH1_CUR_SBUS_ADDRESSr", 1054 },
    { "CMIC_CMC2_SBUSDMA_CH1_DESC_START_ADDRESSr", 1055 },
    { "CMIC_CMC2_SBUSDMA_CH1_HOSTMEM_START_ADDRESSr", 1056 },
    { "CMIC_CMC2_SBUSDMA_CH1_ITER_COUNTr", 1057 },
    { "CMIC_CMC2_SBUSDMA_CH1_OPCODEr", 1058 },
    { "CMIC_CMC2_SBUSDMA_CH1_REQUESTr", 1059 },
    { "CMIC_CMC2_SBUSDMA_CH1_SBUSDMA_DEBUGr", 1060 },
    { "CMIC_CMC2_SBUSDMA_CH1_SBUSDMA_DEBUG_CLRr", 1061 },
    { "CMIC_CMC2_SBUSDMA_CH1_SBUSDMA_ECCERR_ADDRESSr", 1062 },
    { "CMIC_CMC2_SBUSDMA_CH1_SBUSDMA_ECCERR_CONTROLr", 1063 },
    { "CMIC_CMC2_SBUSDMA_CH1_SBUS_START_ADDRESSr", 1064 },
    { "CMIC_CMC2_SBUSDMA_CH1_STATUSr", 1065 },
    { "CMIC_CMC2_SBUSDMA_CH1_TIMERr", 1066 },
    { "CMIC_CMC2_SBUSDMA_CH1_TM_CONTROL_0r", 1067 },
    { "CMIC_CMC2_SBUSDMA_CH1_TM_CONTROL_1r", 1068 },
    { "CMIC_CMC2_SBUSDMA_CH1_TM_CONTROL_2r", 1069 },
    { "CMIC_CMC2_SBUSDMA_CH2_CONTROLr", 1070 },
    { "CMIC_CMC2_SBUSDMA_CH2_COUNTr", 1071 },
    { "CMIC_CMC2_SBUSDMA_CH2_CUR_DESC_ADDRESSr", 1072 },
    { "CMIC_CMC2_SBUSDMA_CH2_CUR_HOSTMEM_ADDRESSr", 1073 },
    { "CMIC_CMC2_SBUSDMA_CH2_CUR_SBUSDMA_CONFIG_COUNTr", 1074 },
    { "CMIC_CMC2_SBUSDMA_CH2_CUR_SBUSDMA_CONFIG_HOSTMEM_START_ADDRESSr", 1075 },
    { "CMIC_CMC2_SBUSDMA_CH2_CUR_SBUSDMA_CONFIG_OPCODEr", 1076 },
    { "CMIC_CMC2_SBUSDMA_CH2_CUR_SBUSDMA_CONFIG_REQUESTr", 1077 },
    { "CMIC_CMC2_SBUSDMA_CH2_CUR_SBUSDMA_CONFIG_SBUS_START_ADDRESSr", 1078 },
    { "CMIC_CMC2_SBUSDMA_CH2_CUR_SBUS_ADDRESSr", 1079 },
    { "CMIC_CMC2_SBUSDMA_CH2_DESC_START_ADDRESSr", 1080 },
    { "CMIC_CMC2_SBUSDMA_CH2_HOSTMEM_START_ADDRESSr", 1081 },
    { "CMIC_CMC2_SBUSDMA_CH2_ITER_COUNTr", 1082 },
    { "CMIC_CMC2_SBUSDMA_CH2_OPCODEr", 1083 },
    { "CMIC_CMC2_SBUSDMA_CH2_REQUESTr", 1084 },
    { "CMIC_CMC2_SBUSDMA_CH2_SBUSDMA_DEBUGr", 1085 },
    { "CMIC_CMC2_SBUSDMA_CH2_SBUSDMA_DEBUG_CLRr", 1086 },
    { "CMIC_CMC2_SBUSDMA_CH2_SBUSDMA_ECCERR_ADDRESSr", 1087 },
    { "CMIC_CMC2_SBUSDMA_CH2_SBUSDMA_ECCERR_CONTROLr", 1088 },
    { "CMIC_CMC2_SBUSDMA_CH2_SBUS_START_ADDRESSr", 1089 },
    { "CMIC_CMC2_SBUSDMA_CH2_STATUSr", 1090 },
    { "CMIC_CMC2_SBUSDMA_CH2_TIMERr", 1091 },
    { "CMIC_CMC2_SBUSDMA_CH2_TM_CONTROL_0r", 1092 },
    { "CMIC_CMC2_SBUSDMA_CH2_TM_CONTROL_1r", 1093 },
    { "CMIC_CMC2_SBUSDMA_CH2_TM_CONTROL_2r", 1094 },
    { "CMIC_CMC2_SCHAN_ACK_DATA_BEAT_COUNTr", 1095 },
    { "CMIC_CMC2_SCHAN_CTRLr", 1096 },
    { "CMIC_CMC2_SCHAN_ERRr", 1097 },
    { "CMIC_CMC2_SCHAN_MESSAGEr", 1098 },
    { "CMIC_CMC2_STATr", 1099 },
    { "CMIC_CMC2_SW_INTR_CONFIGr", 1100 },
    { "CMIC_CMC2_UC0_IRQ_MASK0r", 1101 },
    { "CMIC_CMC2_UC0_IRQ_MASK1r", 1102 },
    { "CMIC_CMC2_UC0_IRQ_MASK2r", 1103 },
    { "CMIC_CMC2_UC0_IRQ_MASK3r", 1104 },
    { "CMIC_CMC2_UC0_IRQ_MASK4r", 1105 },
    { "CMIC_CMC2_UC0_IRQ_MASK5r", 1106 },
    { "CMIC_CMC2_UC0_IRQ_MASK6r", 1107 },
    { "CMIC_CMC2_UC1_IRQ_MASK0r", 1108 },
    { "CMIC_CMC2_UC1_IRQ_MASK1r", 1109 },
    { "CMIC_CMC2_UC1_IRQ_MASK2r", 1110 },
    { "CMIC_CMC2_UC1_IRQ_MASK3r", 1111 },
    { "CMIC_CMC2_UC1_IRQ_MASK4r", 1112 },
    { "CMIC_CMC2_UC1_IRQ_MASK5r", 1113 },
    { "CMIC_CMC2_UC1_IRQ_MASK6r", 1114 },
    { "CMIC_COMMON_BSPI_BIGENDIANr", 1115 },
    { "CMIC_COMMON_I2C_PIO_ENDIANESSr", 1116 },
    { "CMIC_COMMON_MIIM_ADDRESSr", 1117 },
    { "CMIC_COMMON_MIIM_CTRLr", 1118 },
    { "CMIC_COMMON_MIIM_PARAMr", 1119 },
    { "CMIC_COMMON_MIIM_READ_DATAr", 1120 },
    { "CMIC_COMMON_MIIM_STATr", 1121 },
    { "CMIC_COMMON_PCIE_PIO_ENDIANESSr", 1122 },
    { "CMIC_COMMON_RPE_PIO_ENDIANESSr", 1123 },
    { "CMIC_COMMON_SCHAN_ACK_DATA_BEAT_COUNTr", 1124 },
    { "CMIC_COMMON_SCHAN_CTRLr", 1125 },
    { "CMIC_COMMON_SCHAN_ERRr", 1126 },
    { "CMIC_COMMON_SCHAN_MESSAGEr", 1127 },
    { "CMIC_COMMON_SPI_PIO_ENDIANESSr", 1128 },
    { "CMIC_COMMON_STRAP_STATUS_0r", 1129 },
    { "CMIC_COMMON_STRAP_STATUS_1r", 1130 },
    { "CMIC_COMMON_UC0_PIO_ENDIANESSr", 1131 },
    { "CMIC_COMMON_UC1_PIO_ENDIANESSr", 1132 },
    { "CMIC_CPS_RESETr", 1133 },
    { "CMIC_DEV_REV_IDr", 1134 },
    { "CMIC_FINE_GRAIN_COUNTERS_CTRLr", 1135 },
    { "CMIC_FINE_GRAIN_COUNTERS_NS_VALUEr", 1136 },
    { "CMIC_FINE_GRAIN_COUNTERS_SECOND_VALUEr", 1137 },
    { "CMIC_FSCHAN_ADDRESSr", 1138 },
    { "CMIC_FSCHAN_DATA32r", 1139 },
    { "CMIC_FSCHAN_DATA64_HIr", 1140 },
    { "CMIC_FSCHAN_DATA64_LOr", 1141 },
    { "CMIC_FSCHAN_OPCODEr", 1142 },
    { "CMIC_FSCHAN_STATUSr", 1143 },
    { "CMIC_FSRF_STBY_CONTROLr", 1144 },
    { "CMIC_GP_AUX_SELr", 1145 },
    { "CMIC_GP_DATA_INr", 1146 },
    { "CMIC_GP_DATA_OUTr", 1147 },
    { "CMIC_GP_INIT_VALr", 1148 },
    { "CMIC_GP_INT_CLRr", 1149 },
    { "CMIC_GP_INT_DEr", 1150 },
    { "CMIC_GP_INT_EDGEr", 1151 },
    { "CMIC_GP_INT_MSKr", 1152 },
    { "CMIC_GP_INT_MSTATr", 1153 },
    { "CMIC_GP_INT_STATr", 1154 },
    { "CMIC_GP_INT_TYPEr", 1155 },
    { "CMIC_GP_OUT_ENr", 1156 },
    { "CMIC_GP_PAD_RESr", 1157 },
    { "CMIC_GP_PRB_ENABLEr", 1158 },
    { "CMIC_GP_PRB_OEr", 1159 },
    { "CMIC_GP_RES_ENr", 1160 },
    { "CMIC_GP_TEST_ENABLEr", 1161 },
    { "CMIC_GP_TEST_INPUTr", 1162 },
    { "CMIC_GP_TEST_OUTPUTr", 1163 },
    { "CMIC_I2CM_SMBUS_ADDRESSr", 1164 },
    { "CMIC_I2CM_SMBUS_BIT_BANG_CONTROLr", 1165 },
    { "CMIC_I2CM_SMBUS_CONFIGr", 1166 },
    { "CMIC_I2CM_SMBUS_EVENT_ENABLEr", 1167 },
    { "CMIC_I2CM_SMBUS_EVENT_STATUSr", 1168 },
    { "CMIC_I2CM_SMBUS_MASTER_COMMANDr", 1169 },
    { "CMIC_I2CM_SMBUS_MASTER_DATA_READr", 1170 },
    { "CMIC_I2CM_SMBUS_MASTER_DATA_WRITEr", 1171 },
    { "CMIC_I2CM_SMBUS_MASTER_FIFO_CONTROLr", 1172 },
    { "CMIC_I2CM_SMBUS_SLAVE_COMMANDr", 1173 },
    { "CMIC_I2CM_SMBUS_SLAVE_DATA_READr", 1174 },
    { "CMIC_I2CM_SMBUS_SLAVE_DATA_WRITEr", 1175 },
    { "CMIC_I2CM_SMBUS_SLAVE_FIFO_CONTROLr", 1176 },
    { "CMIC_I2CM_SMBUS_TIMING_CONFIGr", 1177 },
    { "CMIC_INTR_PKT_PACING_DELAYr", 1178 },
    { "CMIC_LEDUP0_CLK_DIVr", 1179 },
    { "CMIC_LEDUP0_CLK_PARAMSr", 1180 },
    { "CMIC_LEDUP0_CTRLr", 1181 },
    { "CMIC_LEDUP0_DATA_RAMr", 1182 },
    { "CMIC_LEDUP0_PORT_ORDER_REMAPr", 1183 },
    { "CMIC_LEDUP0_PORT_ORDER_REMAP_0_3r", 1184 },
    { "CMIC_LEDUP0_PORT_ORDER_REMAP_12_15r", 1185 },
    { "CMIC_LEDUP0_PORT_ORDER_REMAP_16_19r", 1186 },
    { "CMIC_LEDUP0_PORT_ORDER_REMAP_20_23r", 1187 },
    { "CMIC_LEDUP0_PORT_ORDER_REMAP_24_27r", 1188 },
    { "CMIC_LEDUP0_PORT_ORDER_REMAP_28_31r", 1189 },
    { "CMIC_LEDUP0_PORT_ORDER_REMAP_32_35r", 1190 },
    { "CMIC_LEDUP0_PORT_ORDER_REMAP_36_39r", 1191 },
    { "CMIC_LEDUP0_PORT_ORDER_REMAP_40_43r", 1192 },
    { "CMIC_LEDUP0_PORT_ORDER_REMAP_44_47r", 1193 },
    { "CMIC_LEDUP0_PORT_ORDER_REMAP_48_51r", 1194 },
    { "CMIC_LEDUP0_PORT_ORDER_REMAP_4_7r", 1195 },
    { "CMIC_LEDUP0_PORT_ORDER_REMAP_52_55r", 1196 },
    { "CMIC_LEDUP0_PORT_ORDER_REMAP_56_59r", 1197 },
    { "CMIC_LEDUP0_PORT_ORDER_REMAP_60_63r", 1198 },
    { "CMIC_LEDUP0_PORT_ORDER_REMAP_8_11r", 1199 },
    { "CMIC_LEDUP0_PROGRAM_RAMr", 1200 },
    { "CMIC_LEDUP0_SCANCHAIN_ASSEMBLY_ST_ADDRr", 1201 },
    { "CMIC_LEDUP0_SCANOUT_COUNT_UPPERr", 1202 },
    { "CMIC_LEDUP0_STATUSr", 1203 },
    { "CMIC_LEDUP0_TM_CONTROLr", 1204 },
    { "CMIC_LEDUP1_CLK_DIVr", 1205 },
    { "CMIC_LEDUP1_CLK_PARAMSr", 1206 },
    { "CMIC_LEDUP1_CTRLr", 1207 },
    { "CMIC_LEDUP1_DATA_RAMr", 1208 },
    { "CMIC_LEDUP1_PORT_ORDER_REMAPr", 1209 },
    { "CMIC_LEDUP1_PORT_ORDER_REMAP_0_3r", 1210 },
    { "CMIC_LEDUP1_PORT_ORDER_REMAP_12_15r", 1211 },
    { "CMIC_LEDUP1_PORT_ORDER_REMAP_16_19r", 1212 },
    { "CMIC_LEDUP1_PORT_ORDER_REMAP_20_23r", 1213 },
    { "CMIC_LEDUP1_PORT_ORDER_REMAP_24_27r", 1214 },
    { "CMIC_LEDUP1_PORT_ORDER_REMAP_28_31r", 1215 },
    { "CMIC_LEDUP1_PORT_ORDER_REMAP_32_35r", 1216 },
    { "CMIC_LEDUP1_PORT_ORDER_REMAP_36_39r", 1217 },
    { "CMIC_LEDUP1_PORT_ORDER_REMAP_40_43r", 1218 },
    { "CMIC_LEDUP1_PORT_ORDER_REMAP_44_47r", 1219 },
    { "CMIC_LEDUP1_PORT_ORDER_REMAP_48_51r", 1220 },
    { "CMIC_LEDUP1_PORT_ORDER_REMAP_4_7r", 1221 },
    { "CMIC_LEDUP1_PORT_ORDER_REMAP_52_55r", 1222 },
    { "CMIC_LEDUP1_PORT_ORDER_REMAP_56_59r", 1223 },
    { "CMIC_LEDUP1_PORT_ORDER_REMAP_60_63r", 1224 },
    { "CMIC_LEDUP1_PORT_ORDER_REMAP_8_11r", 1225 },
    { "CMIC_LEDUP1_PROGRAM_RAMr", 1226 },
    { "CMIC_LEDUP1_SCANCHAIN_ASSEMBLY_ST_ADDRr", 1227 },
    { "CMIC_LEDUP1_SCANOUT_COUNT_UPPERr", 1228 },
    { "CMIC_LEDUP1_STATUSr", 1229 },
    { "CMIC_LEDUP1_TM_CONTROLr", 1230 },
    { "CMIC_LEDUP2_CLK_DIVr", 1231 },
    { "CMIC_LEDUP2_CLK_PARAMSr", 1232 },
    { "CMIC_LEDUP2_CTRLr", 1233 },
    { "CMIC_LEDUP2_DATA_RAMr", 1234 },
    { "CMIC_LEDUP2_PORT_ORDER_REMAPr", 1235 },
    { "CMIC_LEDUP2_PORT_ORDER_REMAP_0_3r", 1236 },
    { "CMIC_LEDUP2_PORT_ORDER_REMAP_12_15r", 1237 },
    { "CMIC_LEDUP2_PORT_ORDER_REMAP_16_19r", 1238 },
    { "CMIC_LEDUP2_PORT_ORDER_REMAP_20_23r", 1239 },
    { "CMIC_LEDUP2_PORT_ORDER_REMAP_24_27r", 1240 },
    { "CMIC_LEDUP2_PORT_ORDER_REMAP_28_31r", 1241 },
    { "CMIC_LEDUP2_PORT_ORDER_REMAP_32_35r", 1242 },
    { "CMIC_LEDUP2_PORT_ORDER_REMAP_36_39r", 1243 },
    { "CMIC_LEDUP2_PORT_ORDER_REMAP_40_43r", 1244 },
    { "CMIC_LEDUP2_PORT_ORDER_REMAP_44_47r", 1245 },
    { "CMIC_LEDUP2_PORT_ORDER_REMAP_48_51r", 1246 },
    { "CMIC_LEDUP2_PORT_ORDER_REMAP_4_7r", 1247 },
    { "CMIC_LEDUP2_PORT_ORDER_REMAP_52_55r", 1248 },
    { "CMIC_LEDUP2_PORT_ORDER_REMAP_56_59r", 1249 },
    { "CMIC_LEDUP2_PORT_ORDER_REMAP_60_63r", 1250 },
    { "CMIC_LEDUP2_PORT_ORDER_REMAP_8_11r", 1251 },
    { "CMIC_LEDUP2_PROGRAM_RAMr", 1252 },
    { "CMIC_LEDUP2_SCANCHAIN_ASSEMBLY_ST_ADDRr", 1253 },
    { "CMIC_LEDUP2_SCANOUT_COUNT_UPPERr", 1254 },
    { "CMIC_LEDUP2_STATUSr", 1255 },
    { "CMIC_LEDUP2_TM_CONTROLr", 1256 },
    { "CMIC_MIIM_AUTO_SCAN_ADDRESSr", 1257 },
    { "CMIC_MIIM_BUS_SEL_MAP_109_100r", 1258 },
    { "CMIC_MIIM_BUS_SEL_MAP_119_110r", 1259 },
    { "CMIC_MIIM_BUS_SEL_MAP_129_120r", 1260 },
    { "CMIC_MIIM_BUS_SEL_MAP_139_130r", 1261 },
    { "CMIC_MIIM_BUS_SEL_MAP_149_140r", 1262 },
    { "CMIC_MIIM_BUS_SEL_MAP_159_150r", 1263 },
    { "CMIC_MIIM_BUS_SEL_MAP_169_160r", 1264 },
    { "CMIC_MIIM_BUS_SEL_MAP_179_170r", 1265 },
    { "CMIC_MIIM_BUS_SEL_MAP_189_180r", 1266 },
    { "CMIC_MIIM_BUS_SEL_MAP_191_190r", 1267 },
    { "CMIC_MIIM_BUS_SEL_MAP_19_10r", 1268 },
    { "CMIC_MIIM_BUS_SEL_MAP_29_20r", 1269 },
    { "CMIC_MIIM_BUS_SEL_MAP_39_30r", 1270 },
    { "CMIC_MIIM_BUS_SEL_MAP_49_40r", 1271 },
    { "CMIC_MIIM_BUS_SEL_MAP_59_50r", 1272 },
    { "CMIC_MIIM_BUS_SEL_MAP_69_60r", 1273 },
    { "CMIC_MIIM_BUS_SEL_MAP_79_70r", 1274 },
    { "CMIC_MIIM_BUS_SEL_MAP_89_80r", 1275 },
    { "CMIC_MIIM_BUS_SEL_MAP_99_90r", 1276 },
    { "CMIC_MIIM_BUS_SEL_MAP_9_0r", 1277 },
    { "CMIC_MIIM_CLR_SCAN_STATUSr", 1278 },
    { "CMIC_MIIM_CONFIGr", 1279 },
    { "CMIC_MIIM_EXT_PHY_ADDR_MAP_103_100r", 1280 },
    { "CMIC_MIIM_EXT_PHY_ADDR_MAP_107_104r", 1281 },
    { "CMIC_MIIM_EXT_PHY_ADDR_MAP_111_108r", 1282 },
    { "CMIC_MIIM_EXT_PHY_ADDR_MAP_115_112r", 1283 },
    { "CMIC_MIIM_EXT_PHY_ADDR_MAP_119_116r", 1284 },
    { "CMIC_MIIM_EXT_PHY_ADDR_MAP_11_8r", 1285 },
    { "CMIC_MIIM_EXT_PHY_ADDR_MAP_123_120r", 1286 },
    { "CMIC_MIIM_EXT_PHY_ADDR_MAP_127_124r", 1287 },
    { "CMIC_MIIM_EXT_PHY_ADDR_MAP_131_128r", 1288 },
    { "CMIC_MIIM_EXT_PHY_ADDR_MAP_135_132r", 1289 },
    { "CMIC_MIIM_EXT_PHY_ADDR_MAP_139_136r", 1290 },
    { "CMIC_MIIM_EXT_PHY_ADDR_MAP_143_140r", 1291 },
    { "CMIC_MIIM_EXT_PHY_ADDR_MAP_147_144r", 1292 },
    { "CMIC_MIIM_EXT_PHY_ADDR_MAP_151_148r", 1293 },
    { "CMIC_MIIM_EXT_PHY_ADDR_MAP_155_152r", 1294 },
    { "CMIC_MIIM_EXT_PHY_ADDR_MAP_159_156r", 1295 },
    { "CMIC_MIIM_EXT_PHY_ADDR_MAP_15_12r", 1296 },
    { "CMIC_MIIM_EXT_PHY_ADDR_MAP_163_160r", 1297 },
    { "CMIC_MIIM_EXT_PHY_ADDR_MAP_167_164r", 1298 },
    { "CMIC_MIIM_EXT_PHY_ADDR_MAP_171_168r", 1299 },
    { "CMIC_MIIM_EXT_PHY_ADDR_MAP_175_172r", 1300 },
    { "CMIC_MIIM_EXT_PHY_ADDR_MAP_179_176r", 1301 },
    { "CMIC_MIIM_EXT_PHY_ADDR_MAP_183_180r", 1302 },
    { "CMIC_MIIM_EXT_PHY_ADDR_MAP_187_184r", 1303 },
    { "CMIC_MIIM_EXT_PHY_ADDR_MAP_191_188r", 1304 },
    { "CMIC_MIIM_EXT_PHY_ADDR_MAP_19_16r", 1305 },
    { "CMIC_MIIM_EXT_PHY_ADDR_MAP_23_20r", 1306 },
    { "CMIC_MIIM_EXT_PHY_ADDR_MAP_27_24r", 1307 },
    { "CMIC_MIIM_EXT_PHY_ADDR_MAP_31_28r", 1308 },
    { "CMIC_MIIM_EXT_PHY_ADDR_MAP_35_32r", 1309 },
    { "CMIC_MIIM_EXT_PHY_ADDR_MAP_39_36r", 1310 },
    { "CMIC_MIIM_EXT_PHY_ADDR_MAP_3_0r", 1311 },
    { "CMIC_MIIM_EXT_PHY_ADDR_MAP_43_40r", 1312 },
    { "CMIC_MIIM_EXT_PHY_ADDR_MAP_47_44r", 1313 },
    { "CMIC_MIIM_EXT_PHY_ADDR_MAP_51_48r", 1314 },
    { "CMIC_MIIM_EXT_PHY_ADDR_MAP_55_52r", 1315 },
    { "CMIC_MIIM_EXT_PHY_ADDR_MAP_59_56r", 1316 },
    { "CMIC_MIIM_EXT_PHY_ADDR_MAP_63_60r", 1317 },
    { "CMIC_MIIM_EXT_PHY_ADDR_MAP_67_64r", 1318 },
    { "CMIC_MIIM_EXT_PHY_ADDR_MAP_71_68r", 1319 },
    { "CMIC_MIIM_EXT_PHY_ADDR_MAP_75_72r", 1320 },
    { "CMIC_MIIM_EXT_PHY_ADDR_MAP_79_76r", 1321 },
    { "CMIC_MIIM_EXT_PHY_ADDR_MAP_7_4r", 1322 },
    { "CMIC_MIIM_EXT_PHY_ADDR_MAP_83_80r", 1323 },
    { "CMIC_MIIM_EXT_PHY_ADDR_MAP_87_84r", 1324 },
    { "CMIC_MIIM_EXT_PHY_ADDR_MAP_91_88r", 1325 },
    { "CMIC_MIIM_EXT_PHY_ADDR_MAP_95_92r", 1326 },
    { "CMIC_MIIM_EXT_PHY_ADDR_MAP_99_96r", 1327 },
    { "CMIC_MIIM_INT_SEL_MAP_0r", 1328 },
    { "CMIC_MIIM_INT_SEL_MAP_1r", 1329 },
    { "CMIC_MIIM_INT_SEL_MAP_2r", 1330 },
    { "CMIC_MIIM_INT_SEL_MAP_3r", 1331 },
    { "CMIC_MIIM_INT_SEL_MAP_4r", 1332 },
    { "CMIC_MIIM_INT_SEL_MAP_5r", 1333 },
    { "CMIC_MIIM_LINK_STATUS_0r", 1334 },
    { "CMIC_MIIM_LINK_STATUS_1r", 1335 },
    { "CMIC_MIIM_LINK_STATUS_2r", 1336 },
    { "CMIC_MIIM_LINK_STATUS_3r", 1337 },
    { "CMIC_MIIM_LINK_STATUS_4r", 1338 },
    { "CMIC_MIIM_LINK_STATUS_5r", 1339 },
    { "CMIC_MIIM_PAUSE_MIIM_ADDRESSr", 1340 },
    { "CMIC_MIIM_PAUSE_SCAN_PORTS_0r", 1341 },
    { "CMIC_MIIM_PAUSE_SCAN_PORTS_1r", 1342 },
    { "CMIC_MIIM_PAUSE_SCAN_PORTS_2r", 1343 },
    { "CMIC_MIIM_PAUSE_SCAN_PORTS_3r", 1344 },
    { "CMIC_MIIM_PAUSE_SCAN_PORTS_4r", 1345 },
    { "CMIC_MIIM_PAUSE_SCAN_PORTS_5r", 1346 },
    { "CMIC_MIIM_PROTOCOL_MAP_0r", 1347 },
    { "CMIC_MIIM_PROTOCOL_MAP_1r", 1348 },
    { "CMIC_MIIM_PROTOCOL_MAP_2r", 1349 },
    { "CMIC_MIIM_PROTOCOL_MAP_3r", 1350 },
    { "CMIC_MIIM_PROTOCOL_MAP_4r", 1351 },
    { "CMIC_MIIM_PROTOCOL_MAP_5r", 1352 },
    { "CMIC_MIIM_RX_PAUSE_CAPABILITY_0r", 1353 },
    { "CMIC_MIIM_RX_PAUSE_CAPABILITY_1r", 1354 },
    { "CMIC_MIIM_RX_PAUSE_CAPABILITY_2r", 1355 },
    { "CMIC_MIIM_RX_PAUSE_CAPABILITY_3r", 1356 },
    { "CMIC_MIIM_RX_PAUSE_CAPABILITY_4r", 1357 },
    { "CMIC_MIIM_RX_PAUSE_CAPABILITY_5r", 1358 },
    { "CMIC_MIIM_RX_PAUSE_OVERRIDE_CONTROL_0r", 1359 },
    { "CMIC_MIIM_RX_PAUSE_OVERRIDE_CONTROL_1r", 1360 },
    { "CMIC_MIIM_RX_PAUSE_OVERRIDE_CONTROL_2r", 1361 },
    { "CMIC_MIIM_RX_PAUSE_OVERRIDE_CONTROL_3r", 1362 },
    { "CMIC_MIIM_RX_PAUSE_OVERRIDE_CONTROL_4r", 1363 },
    { "CMIC_MIIM_RX_PAUSE_OVERRIDE_CONTROL_5r", 1364 },
    { "CMIC_MIIM_RX_PAUSE_STATUS_0r", 1365 },
    { "CMIC_MIIM_RX_PAUSE_STATUS_1r", 1366 },
    { "CMIC_MIIM_RX_PAUSE_STATUS_2r", 1367 },
    { "CMIC_MIIM_RX_PAUSE_STATUS_3r", 1368 },
    { "CMIC_MIIM_RX_PAUSE_STATUS_4r", 1369 },
    { "CMIC_MIIM_RX_PAUSE_STATUS_5r", 1370 },
    { "CMIC_MIIM_SCAN_CTRLr", 1371 },
    { "CMIC_MIIM_SCAN_PORTS_0r", 1372 },
    { "CMIC_MIIM_SCAN_PORTS_1r", 1373 },
    { "CMIC_MIIM_SCAN_PORTS_2r", 1374 },
    { "CMIC_MIIM_SCAN_PORTS_3r", 1375 },
    { "CMIC_MIIM_SCAN_PORTS_4r", 1376 },
    { "CMIC_MIIM_SCAN_PORTS_5r", 1377 },
    { "CMIC_MIIM_SCAN_STATUSr", 1378 },
    { "CMIC_MIIM_TX_PAUSE_CAPABILITY_0r", 1379 },
    { "CMIC_MIIM_TX_PAUSE_CAPABILITY_1r", 1380 },
    { "CMIC_MIIM_TX_PAUSE_CAPABILITY_2r", 1381 },
    { "CMIC_MIIM_TX_PAUSE_CAPABILITY_3r", 1382 },
    { "CMIC_MIIM_TX_PAUSE_CAPABILITY_4r", 1383 },
    { "CMIC_MIIM_TX_PAUSE_CAPABILITY_5r", 1384 },
    { "CMIC_MIIM_TX_PAUSE_OVERRIDE_CONTROL_0r", 1385 },
    { "CMIC_MIIM_TX_PAUSE_OVERRIDE_CONTROL_1r", 1386 },
    { "CMIC_MIIM_TX_PAUSE_OVERRIDE_CONTROL_2r", 1387 },
    { "CMIC_MIIM_TX_PAUSE_OVERRIDE_CONTROL_3r", 1388 },
    { "CMIC_MIIM_TX_PAUSE_OVERRIDE_CONTROL_4r", 1389 },
    { "CMIC_MIIM_TX_PAUSE_OVERRIDE_CONTROL_5r", 1390 },
    { "CMIC_MIIM_TX_PAUSE_STATUS_0r", 1391 },
    { "CMIC_MIIM_TX_PAUSE_STATUS_1r", 1392 },
    { "CMIC_MIIM_TX_PAUSE_STATUS_2r", 1393 },
    { "CMIC_MIIM_TX_PAUSE_STATUS_3r", 1394 },
    { "CMIC_MIIM_TX_PAUSE_STATUS_4r", 1395 },
    { "CMIC_MIIM_TX_PAUSE_STATUS_5r", 1396 },
    { "CMIC_MISC_CONTROLr", 1397 },
    { "CMIC_MISC_STATUSr", 1398 },
    { "CMIC_MMU_COSLC_COUNT_ADDRr", 1399 },
    { "CMIC_MMU_COSLC_COUNT_DATAr", 1400 },
    { "CMIC_OVERRIDE_STRAPr", 1401 },
    { "CMIC_PCIE_CONFIGr", 1402 },
    { "CMIC_PCIE_ERROR_STATUSr", 1403 },
    { "CMIC_PCIE_ERROR_STATUS_CLRr", 1404 },
    { "CMIC_PCIE_USERIF_PURGE_CONTROLr", 1405 },
    { "CMIC_PCIE_USERIF_PURGE_STATUSr", 1406 },
    { "CMIC_PCIE_USERIF_STATUSr", 1407 },
    { "CMIC_PCIE_USERIF_STATUS_CLRr", 1408 },
    { "CMIC_PCIE_USERIF_STATUS_MASKr", 1409 },
    { "CMIC_PCIE_USERIF_TIMEOUTr", 1410 },
    { "CMIC_PIO_IC_AR_ARB_MI0r", 1411 },
    { "CMIC_PIO_IC_AR_ARB_MI1r", 1412 },
    { "CMIC_PIO_IC_AR_ARB_MI2r", 1413 },
    { "CMIC_PIO_IC_AR_ARB_MI3r", 1414 },
    { "CMIC_PIO_IC_AR_ARB_MI4r", 1415 },
    { "CMIC_PIO_IC_AR_ARB_MI5r", 1416 },
    { "CMIC_PIO_IC_AR_ARB_MI6r", 1417 },
    { "CMIC_PIO_IC_AR_ARB_MI7r", 1418 },
    { "CMIC_PIO_IC_AW_ARB_MI0r", 1419 },
    { "CMIC_PIO_IC_AW_ARB_MI1r", 1420 },
    { "CMIC_PIO_IC_AW_ARB_MI2r", 1421 },
    { "CMIC_PIO_IC_AW_ARB_MI3r", 1422 },
    { "CMIC_PIO_IC_AW_ARB_MI4r", 1423 },
    { "CMIC_PIO_IC_AW_ARB_MI5r", 1424 },
    { "CMIC_PIO_IC_AW_ARB_MI6r", 1425 },
    { "CMIC_PIO_IC_AW_ARB_MI7r", 1426 },
    { "CMIC_PIO_IC_CFG_REG_0r", 1427 },
    { "CMIC_PIO_IC_CFG_REG_1r", 1428 },
    { "CMIC_PIO_IC_CFG_REG_2r", 1429 },
    { "CMIC_PIO_IC_ID_REG_0r", 1430 },
    { "CMIC_PIO_IC_ID_REG_1r", 1431 },
    { "CMIC_PIO_IC_ID_REG_2r", 1432 },
    { "CMIC_PIO_IC_ID_REG_3r", 1433 },
    { "CMIC_PIO_IC_PER_REG_0r", 1434 },
    { "CMIC_PIO_IC_PER_REG_1r", 1435 },
    { "CMIC_PIO_IC_PER_REG_2r", 1436 },
    { "CMIC_PIO_IC_PER_REG_3r", 1437 },
    { "CMIC_PIO_MCS_ACCESS_PAGEr", 1438 },
    { "CMIC_PKT_COSr", 1439 },
    { "CMIC_PKT_COS_0r", 1440 },
    { "CMIC_PKT_COS_1r", 1441 },
    { "CMIC_PKT_COS_QUEUES_HIr", 1442 },
    { "CMIC_PKT_COS_QUEUES_LOr", 1443 },
    { "CMIC_PKT_COUNT_FROMCPUr", 1444 },
    { "CMIC_PKT_COUNT_FROMCPU_MHr", 1445 },
    { "CMIC_PKT_COUNT_INTRr", 1446 },
    { "CMIC_PKT_COUNT_PIOr", 1447 },
    { "CMIC_PKT_COUNT_PIO_REPLYr", 1448 },
    { "CMIC_PKT_COUNT_SCHANr", 1449 },
    { "CMIC_PKT_COUNT_SCHAN_REPr", 1450 },
    { "CMIC_PKT_COUNT_TOCPUDr", 1451 },
    { "CMIC_PKT_COUNT_TOCPUDMr", 1452 },
    { "CMIC_PKT_COUNT_TOCPUEr", 1453 },
    { "CMIC_PKT_COUNT_TOCPUEMr", 1454 },
    { "CMIC_PKT_CTRLr", 1455 },
    { "CMIC_PKT_ETHER_SIGr", 1456 },
    { "CMIC_PKT_LMAC0_HIr", 1457 },
    { "CMIC_PKT_LMAC0_LOr", 1458 },
    { "CMIC_PKT_LMAC1_HIr", 1459 },
    { "CMIC_PKT_LMAC1_LOr", 1460 },
    { "CMIC_PKT_LMAC_HIr", 1461 },
    { "CMIC_PKT_LMAC_LOr", 1462 },
    { "CMIC_PKT_PORTS_0r", 1463 },
    { "CMIC_PKT_PORTS_1r", 1464 },
    { "CMIC_PKT_PORTS_2r", 1465 },
    { "CMIC_PKT_PORTS_3r", 1466 },
    { "CMIC_PKT_PORTS_4r", 1467 },
    { "CMIC_PKT_PORTS_5r", 1468 },
    { "CMIC_PKT_PORTS_6r", 1469 },
    { "CMIC_PKT_PORTS_7r", 1470 },
    { "CMIC_PKT_PRI_MAP_TABLE_ENTRYr", 1471 },
    { "CMIC_PKT_PRI_MAP_TABLE_ENTRY_0r", 1472 },
    { "CMIC_PKT_PRI_MAP_TABLE_ENTRY_1r", 1473 },
    { "CMIC_PKT_PRI_MAP_TABLE_ENTRY_10r", 1474 },
    { "CMIC_PKT_PRI_MAP_TABLE_ENTRY_11r", 1475 },
    { "CMIC_PKT_PRI_MAP_TABLE_ENTRY_12r", 1476 },
    { "CMIC_PKT_PRI_MAP_TABLE_ENTRY_13r", 1477 },
    { "CMIC_PKT_PRI_MAP_TABLE_ENTRY_14r", 1478 },
    { "CMIC_PKT_PRI_MAP_TABLE_ENTRY_15r", 1479 },
    { "CMIC_PKT_PRI_MAP_TABLE_ENTRY_16r", 1480 },
    { "CMIC_PKT_PRI_MAP_TABLE_ENTRY_17r", 1481 },
    { "CMIC_PKT_PRI_MAP_TABLE_ENTRY_18r", 1482 },
    { "CMIC_PKT_PRI_MAP_TABLE_ENTRY_19r", 1483 },
    { "CMIC_PKT_PRI_MAP_TABLE_ENTRY_2r", 1484 },
    { "CMIC_PKT_PRI_MAP_TABLE_ENTRY_20r", 1485 },
    { "CMIC_PKT_PRI_MAP_TABLE_ENTRY_21r", 1486 },
    { "CMIC_PKT_PRI_MAP_TABLE_ENTRY_22r", 1487 },
    { "CMIC_PKT_PRI_MAP_TABLE_ENTRY_23r", 1488 },
    { "CMIC_PKT_PRI_MAP_TABLE_ENTRY_24r", 1489 },
    { "CMIC_PKT_PRI_MAP_TABLE_ENTRY_25r", 1490 },
    { "CMIC_PKT_PRI_MAP_TABLE_ENTRY_26r", 1491 },
    { "CMIC_PKT_PRI_MAP_TABLE_ENTRY_27r", 1492 },
    { "CMIC_PKT_PRI_MAP_TABLE_ENTRY_28r", 1493 },
    { "CMIC_PKT_PRI_MAP_TABLE_ENTRY_29r", 1494 },
    { "CMIC_PKT_PRI_MAP_TABLE_ENTRY_3r", 1495 },
    { "CMIC_PKT_PRI_MAP_TABLE_ENTRY_30r", 1496 },
    { "CMIC_PKT_PRI_MAP_TABLE_ENTRY_31r", 1497 },
    { "CMIC_PKT_PRI_MAP_TABLE_ENTRY_32r", 1498 },
    { "CMIC_PKT_PRI_MAP_TABLE_ENTRY_33r", 1499 },
    { "CMIC_PKT_PRI_MAP_TABLE_ENTRY_34r", 1500 },
    { "CMIC_PKT_PRI_MAP_TABLE_ENTRY_35r", 1501 },
    { "CMIC_PKT_PRI_MAP_TABLE_ENTRY_36r", 1502 },
    { "CMIC_PKT_PRI_MAP_TABLE_ENTRY_37r", 1503 },
    { "CMIC_PKT_PRI_MAP_TABLE_ENTRY_38r", 1504 },
    { "CMIC_PKT_PRI_MAP_TABLE_ENTRY_39r", 1505 },
    { "CMIC_PKT_PRI_MAP_TABLE_ENTRY_4r", 1506 },
    { "CMIC_PKT_PRI_MAP_TABLE_ENTRY_40r", 1507 },
    { "CMIC_PKT_PRI_MAP_TABLE_ENTRY_41r", 1508 },
    { "CMIC_PKT_PRI_MAP_TABLE_ENTRY_42r", 1509 },
    { "CMIC_PKT_PRI_MAP_TABLE_ENTRY_43r", 1510 },
    { "CMIC_PKT_PRI_MAP_TABLE_ENTRY_44r", 1511 },
    { "CMIC_PKT_PRI_MAP_TABLE_ENTRY_45r", 1512 },
    { "CMIC_PKT_PRI_MAP_TABLE_ENTRY_46r", 1513 },
    { "CMIC_PKT_PRI_MAP_TABLE_ENTRY_47r", 1514 },
    { "CMIC_PKT_PRI_MAP_TABLE_ENTRY_48r", 1515 },
    { "CMIC_PKT_PRI_MAP_TABLE_ENTRY_49r", 1516 },
    { "CMIC_PKT_PRI_MAP_TABLE_ENTRY_5r", 1517 },
    { "CMIC_PKT_PRI_MAP_TABLE_ENTRY_50r", 1518 },
    { "CMIC_PKT_PRI_MAP_TABLE_ENTRY_51r", 1519 },
    { "CMIC_PKT_PRI_MAP_TABLE_ENTRY_52r", 1520 },
    { "CMIC_PKT_PRI_MAP_TABLE_ENTRY_53r", 1521 },
    { "CMIC_PKT_PRI_MAP_TABLE_ENTRY_54r", 1522 },
    { "CMIC_PKT_PRI_MAP_TABLE_ENTRY_55r", 1523 },
    { "CMIC_PKT_PRI_MAP_TABLE_ENTRY_56r", 1524 },
    { "CMIC_PKT_PRI_MAP_TABLE_ENTRY_57r", 1525 },
    { "CMIC_PKT_PRI_MAP_TABLE_ENTRY_58r", 1526 },
    { "CMIC_PKT_PRI_MAP_TABLE_ENTRY_59r", 1527 },
    { "CMIC_PKT_PRI_MAP_TABLE_ENTRY_6r", 1528 },
    { "CMIC_PKT_PRI_MAP_TABLE_ENTRY_60r", 1529 },
    { "CMIC_PKT_PRI_MAP_TABLE_ENTRY_61r", 1530 },
    { "CMIC_PKT_PRI_MAP_TABLE_ENTRY_62r", 1531 },
    { "CMIC_PKT_PRI_MAP_TABLE_ENTRY_63r", 1532 },
    { "CMIC_PKT_PRI_MAP_TABLE_ENTRY_7r", 1533 },
    { "CMIC_PKT_PRI_MAP_TABLE_ENTRY_8r", 1534 },
    { "CMIC_PKT_PRI_MAP_TABLE_ENTRY_9r", 1535 },
    { "CMIC_PKT_REASON_0_TYPEr", 1536 },
    { "CMIC_PKT_REASON_1_TYPEr", 1537 },
    { "CMIC_PKT_REASON_2_TYPEr", 1538 },
    { "CMIC_PKT_REASON_DIRECT_0_TYPEr", 1539 },
    { "CMIC_PKT_REASON_DIRECT_1_TYPEr", 1540 },
    { "CMIC_PKT_REASON_DIRECT_2_TYPEr", 1541 },
    { "CMIC_PKT_REASON_MINI_0_TYPEr", 1542 },
    { "CMIC_PKT_REASON_MINI_1_TYPEr", 1543 },
    { "CMIC_PKT_REASON_MINI_2_TYPEr", 1544 },
    { "CMIC_PKT_RMACr", 1545 },
    { "CMIC_PKT_RMAC_HIr", 1546 },
    { "CMIC_PKT_RMH0r", 1547 },
    { "CMIC_PKT_RMH1r", 1548 },
    { "CMIC_PKT_RMH2r", 1549 },
    { "CMIC_PKT_RMH3r", 1550 },
    { "CMIC_PKT_VLANr", 1551 },
    { "CMIC_RATE_ADJUSTr", 1552 },
    { "CMIC_RATE_ADJUST_INT_MDIOr", 1553 },
    { "CMIC_RPE0_MAX_CELL_LIMITr", 1554 },
    { "CMIC_RPE1_MAX_CELL_LIMITr", 1555 },
    { "CMIC_RPE_DEBUGr", 1556 },
    { "CMIC_RPE_IRQ_STAT0r", 1557 },
    { "CMIC_RPE_IRQ_STAT1r", 1558 },
    { "CMIC_RPE_IRQ_STAT2r", 1559 },
    { "CMIC_RPE_IRQ_STAT3r", 1560 },
    { "CMIC_RPE_IRQ_STAT4r", 1561 },
    { "CMIC_RPE_IRQ_STAT5r", 1562 },
    { "CMIC_RPE_IRQ_STAT6r", 1563 },
    { "CMIC_RPE_MAX_CELL_LIMITr", 1564 },
    { "CMIC_RPE_MIIM_ADDRESSr", 1565 },
    { "CMIC_RPE_MIIM_CTRLr", 1566 },
    { "CMIC_RPE_MIIM_PARAMr", 1567 },
    { "CMIC_RPE_MIIM_READ_DATAr", 1568 },
    { "CMIC_RPE_MIIM_STATr", 1569 },
    { "CMIC_RPE_PCIE_IRQ_MASK0r", 1570 },
    { "CMIC_RPE_RCPU_IRQ_MASK0r", 1571 },
    { "CMIC_RPE_RCPU_IRQ_MASK1r", 1572 },
    { "CMIC_RPE_RCPU_IRQ_MASK2r", 1573 },
    { "CMIC_RPE_RCPU_IRQ_MASK3r", 1574 },
    { "CMIC_RPE_RCPU_IRQ_MASK4r", 1575 },
    { "CMIC_RPE_RCPU_IRQ_MASK5r", 1576 },
    { "CMIC_RPE_RCPU_IRQ_MASK6r", 1577 },
    { "CMIC_RPE_STATr", 1578 },
    { "CMIC_RPE_STAT_CLRr", 1579 },
    { "CMIC_RPE_SW_INTR_CONFIGr", 1580 },
    { "CMIC_RPE_UC0_IRQ_MASK0r", 1581 },
    { "CMIC_RPE_UC1_IRQ_MASK0r", 1582 },
    { "CMIC_RXBUF_BLOCK_DATABUF_ALLOCr", 1583 },
    { "CMIC_RXBUF_BLOCK_STATUSBUF_ALLOCr", 1584 },
    { "CMIC_RXBUF_CONFIGr", 1585 },
    { "CMIC_RXBUF_DATABUF_MAX_FLIST_ENTRIESr", 1586 },
    { "CMIC_RXBUF_DATABUF_NUM_FREE_ENTRIESr", 1587 },
    { "CMIC_RXBUF_DATABUF_TMr", 1588 },
    { "CMIC_RXBUF_DATABUF_TM_0r", 1589 },
    { "CMIC_RXBUF_DATABUF_TM_1r", 1590 },
    { "CMIC_RXBUF_DATABUF_TM_2r", 1591 },
    { "CMIC_RXBUF_ECCERR_CONTROLr", 1592 },
    { "CMIC_RXBUF_EP_BUF_DEPTHr", 1593 },
    { "CMIC_RXBUF_EP_MAX_CREDr", 1594 },
    { "CMIC_RXBUF_EP_RLS_CREDr", 1595 },
    { "CMIC_RXBUF_STATBUF_TM_0r", 1596 },
    { "CMIC_RXBUF_STATBUF_TM_1r", 1597 },
    { "CMIC_RXBUF_STATUSBUF_MAX_FLIST_ENTRIESr", 1598 },
    { "CMIC_RXBUF_STATUSBUF_NUM_FREE_ENTRIESr", 1599 },
    { "CMIC_SBUS_RING_MAPr", 1600 },
    { "CMIC_SBUS_RING_MAP_0_7r", 1601 },
    { "CMIC_SBUS_RING_MAP_104_111r", 1602 },
    { "CMIC_SBUS_RING_MAP_112_119r", 1603 },
    { "CMIC_SBUS_RING_MAP_120_127r", 1604 },
    { "CMIC_SBUS_RING_MAP_16_23r", 1605 },
    { "CMIC_SBUS_RING_MAP_24_31r", 1606 },
    { "CMIC_SBUS_RING_MAP_32_39r", 1607 },
    { "CMIC_SBUS_RING_MAP_40_47r", 1608 },
    { "CMIC_SBUS_RING_MAP_48_55r", 1609 },
    { "CMIC_SBUS_RING_MAP_56_63r", 1610 },
    { "CMIC_SBUS_RING_MAP_64_71r", 1611 },
    { "CMIC_SBUS_RING_MAP_72_79r", 1612 },
    { "CMIC_SBUS_RING_MAP_80_87r", 1613 },
    { "CMIC_SBUS_RING_MAP_88_95r", 1614 },
    { "CMIC_SBUS_RING_MAP_8_15r", 1615 },
    { "CMIC_SBUS_RING_MAP_96_103r", 1616 },
    { "CMIC_SBUS_TIMEOUTr", 1617 },
    { "CMIC_SCHAN_RCPU_RPIO_MESSAGEr", 1618 },
    { "CMIC_SEMAPHOREr", 1619 },
    { "CMIC_SEMAPHORE_1r", 1620 },
    { "CMIC_SEMAPHORE_10r", 1621 },
    { "CMIC_SEMAPHORE_10_SHADOWr", 1622 },
    { "CMIC_SEMAPHORE_11r", 1623 },
    { "CMIC_SEMAPHORE_11_SHADOWr", 1624 },
    { "CMIC_SEMAPHORE_12r", 1625 },
    { "CMIC_SEMAPHORE_12_SHADOWr", 1626 },
    { "CMIC_SEMAPHORE_13r", 1627 },
    { "CMIC_SEMAPHORE_13_SHADOWr", 1628 },
    { "CMIC_SEMAPHORE_14r", 1629 },
    { "CMIC_SEMAPHORE_14_SHADOWr", 1630 },
    { "CMIC_SEMAPHORE_15r", 1631 },
    { "CMIC_SEMAPHORE_15_SHADOWr", 1632 },
    { "CMIC_SEMAPHORE_16r", 1633 },
    { "CMIC_SEMAPHORE_16_SHADOWr", 1634 },
    { "CMIC_SEMAPHORE_17r", 1635 },
    { "CMIC_SEMAPHORE_17_SHADOWr", 1636 },
    { "CMIC_SEMAPHORE_18r", 1637 },
    { "CMIC_SEMAPHORE_18_SHADOWr", 1638 },
    { "CMIC_SEMAPHORE_19r", 1639 },
    { "CMIC_SEMAPHORE_19_SHADOWr", 1640 },
    { "CMIC_SEMAPHORE_1_SHADOWr", 1641 },
    { "CMIC_SEMAPHORE_2r", 1642 },
    { "CMIC_SEMAPHORE_20r", 1643 },
    { "CMIC_SEMAPHORE_20_SHADOWr", 1644 },
    { "CMIC_SEMAPHORE_21r", 1645 },
    { "CMIC_SEMAPHORE_21_SHADOWr", 1646 },
    { "CMIC_SEMAPHORE_22r", 1647 },
    { "CMIC_SEMAPHORE_22_SHADOWr", 1648 },
    { "CMIC_SEMAPHORE_23r", 1649 },
    { "CMIC_SEMAPHORE_23_SHADOWr", 1650 },
    { "CMIC_SEMAPHORE_24r", 1651 },
    { "CMIC_SEMAPHORE_24_SHADOWr", 1652 },
    { "CMIC_SEMAPHORE_25r", 1653 },
    { "CMIC_SEMAPHORE_25_SHADOWr", 1654 },
    { "CMIC_SEMAPHORE_26r", 1655 },
    { "CMIC_SEMAPHORE_26_SHADOWr", 1656 },
    { "CMIC_SEMAPHORE_27r", 1657 },
    { "CMIC_SEMAPHORE_27_SHADOWr", 1658 },
    { "CMIC_SEMAPHORE_28r", 1659 },
    { "CMIC_SEMAPHORE_28_SHADOWr", 1660 },
    { "CMIC_SEMAPHORE_29r", 1661 },
    { "CMIC_SEMAPHORE_29_SHADOWr", 1662 },
    { "CMIC_SEMAPHORE_2_SHADOWr", 1663 },
    { "CMIC_SEMAPHORE_3r", 1664 },
    { "CMIC_SEMAPHORE_30r", 1665 },
    { "CMIC_SEMAPHORE_30_SHADOWr", 1666 },
    { "CMIC_SEMAPHORE_31r", 1667 },
    { "CMIC_SEMAPHORE_31_SHADOWr", 1668 },
    { "CMIC_SEMAPHORE_32r", 1669 },
    { "CMIC_SEMAPHORE_32_SHADOWr", 1670 },
    { "CMIC_SEMAPHORE_3_SHADOWr", 1671 },
    { "CMIC_SEMAPHORE_4r", 1672 },
    { "CMIC_SEMAPHORE_4_SHADOWr", 1673 },
    { "CMIC_SEMAPHORE_5r", 1674 },
    { "CMIC_SEMAPHORE_5_SHADOWr", 1675 },
    { "CMIC_SEMAPHORE_6r", 1676 },
    { "CMIC_SEMAPHORE_6_SHADOWr", 1677 },
    { "CMIC_SEMAPHORE_7r", 1678 },
    { "CMIC_SEMAPHORE_7_SHADOWr", 1679 },
    { "CMIC_SEMAPHORE_8r", 1680 },
    { "CMIC_SEMAPHORE_8_SHADOWr", 1681 },
    { "CMIC_SEMAPHORE_9r", 1682 },
    { "CMIC_SEMAPHORE_9_SHADOWr", 1683 },
    { "CMIC_SEMAPHORE_SHADOWr", 1684 },
    { "CMIC_SRAM_TM0_CONTROLr", 1685 },
    { "CMIC_SRAM_TM1_CONTROLr", 1686 },
    { "CMIC_SRAM_TM2_CONTROLr", 1687 },
    { "CMIC_SRAM_TM3_CONTROLr", 1688 },
    { "CMIC_SW_RSTr", 1689 },
    { "CMIC_TIM0_TIMER1BGLOADr", 1690 },
    { "CMIC_TIM0_TIMER1CONTROLr", 1691 },
    { "CMIC_TIM0_TIMER1INTCLRr", 1692 },
    { "CMIC_TIM0_TIMER1LOADr", 1693 },
    { "CMIC_TIM0_TIMER1MISr", 1694 },
    { "CMIC_TIM0_TIMER1RISr", 1695 },
    { "CMIC_TIM0_TIMER1VALUEr", 1696 },
    { "CMIC_TIM0_TIMER2BGLOADr", 1697 },
    { "CMIC_TIM0_TIMER2CONTROLr", 1698 },
    { "CMIC_TIM0_TIMER2INTCLRr", 1699 },
    { "CMIC_TIM0_TIMER2LOADr", 1700 },
    { "CMIC_TIM0_TIMER2MISr", 1701 },
    { "CMIC_TIM0_TIMER2RISr", 1702 },
    { "CMIC_TIM0_TIMER2VALUEr", 1703 },
    { "CMIC_TIM0_TIMERBGLOADr", 1704 },
    { "CMIC_TIM0_TIMERCONTROLr", 1705 },
    { "CMIC_TIM0_TIMERITCRr", 1706 },
    { "CMIC_TIM0_TIMERITOPr", 1707 },
    { "CMIC_TIM0_TIMERINTCLRr", 1708 },
    { "CMIC_TIM0_TIMERLOADr", 1709 },
    { "CMIC_TIM0_TIMERMISr", 1710 },
    { "CMIC_TIM0_TIMERPCELLID0r", 1711 },
    { "CMIC_TIM0_TIMERPCELLID1r", 1712 },
    { "CMIC_TIM0_TIMERPCELLID2r", 1713 },
    { "CMIC_TIM0_TIMERPCELLID3r", 1714 },
    { "CMIC_TIM0_TIMERPERIPHID0r", 1715 },
    { "CMIC_TIM0_TIMERPERIPHID1r", 1716 },
    { "CMIC_TIM0_TIMERPERIPHID2r", 1717 },
    { "CMIC_TIM0_TIMERPERIPHID3r", 1718 },
    { "CMIC_TIM0_TIMERRISr", 1719 },
    { "CMIC_TIM0_TIMERVALUEr", 1720 },
    { "CMIC_TIM1_TIMER1BGLOADr", 1721 },
    { "CMIC_TIM1_TIMER1CONTROLr", 1722 },
    { "CMIC_TIM1_TIMER1INTCLRr", 1723 },
    { "CMIC_TIM1_TIMER1LOADr", 1724 },
    { "CMIC_TIM1_TIMER1MISr", 1725 },
    { "CMIC_TIM1_TIMER1RISr", 1726 },
    { "CMIC_TIM1_TIMER1VALUEr", 1727 },
    { "CMIC_TIM1_TIMER2BGLOADr", 1728 },
    { "CMIC_TIM1_TIMER2CONTROLr", 1729 },
    { "CMIC_TIM1_TIMER2INTCLRr", 1730 },
    { "CMIC_TIM1_TIMER2LOADr", 1731 },
    { "CMIC_TIM1_TIMER2MISr", 1732 },
    { "CMIC_TIM1_TIMER2RISr", 1733 },
    { "CMIC_TIM1_TIMER2VALUEr", 1734 },
    { "CMIC_TIM1_TIMERBGLOADr", 1735 },
    { "CMIC_TIM1_TIMERCONTROLr", 1736 },
    { "CMIC_TIM1_TIMERITCRr", 1737 },
    { "CMIC_TIM1_TIMERITOPr", 1738 },
    { "CMIC_TIM1_TIMERINTCLRr", 1739 },
    { "CMIC_TIM1_TIMERLOADr", 1740 },
    { "CMIC_TIM1_TIMERMISr", 1741 },
    { "CMIC_TIM1_TIMERPCELLID0r", 1742 },
    { "CMIC_TIM1_TIMERPCELLID1r", 1743 },
    { "CMIC_TIM1_TIMERPCELLID2r", 1744 },
    { "CMIC_TIM1_TIMERPCELLID3r", 1745 },
    { "CMIC_TIM1_TIMERPERIPHID0r", 1746 },
    { "CMIC_TIM1_TIMERPERIPHID1r", 1747 },
    { "CMIC_TIM1_TIMERPERIPHID2r", 1748 },
    { "CMIC_TIM1_TIMERPERIPHID3r", 1749 },
    { "CMIC_TIM1_TIMERRISr", 1750 },
    { "CMIC_TIM1_TIMERVALUEr", 1751 },
    { "CMIC_TIMESYNC_BROADSYNC0_CLK_COUNT_CTRLr", 1752 },
    { "CMIC_TIMESYNC_BROADSYNC1_CLK_COUNT_CTRLr", 1753 },
    { "CMIC_TIMESYNC_BROADSYNC_CLK_COUNT_CTRLr", 1754 },
    { "CMIC_TIMESYNC_CAPTURE_STATUS_1r", 1755 },
    { "CMIC_TIMESYNC_CAPTURE_STATUS_CLR_1r", 1756 },
    { "CMIC_TIMESYNC_COUNTER_CONFIG_SELECTr", 1757 },
    { "CMIC_TIMESYNC_FIFO_STATUSr", 1758 },
    { "CMIC_TIMESYNC_GPIO_0_CTRLr", 1759 },
    { "CMIC_TIMESYNC_GPIO_0_DOWN_EVENT_CTRLr", 1760 },
    { "CMIC_TIMESYNC_GPIO_0_INPUT_DIVISORr", 1761 },
    { "CMIC_TIMESYNC_GPIO_0_OUTPUT_ENABLEr", 1762 },
    { "CMIC_TIMESYNC_GPIO_0_PHASE_ADJUST_LOWERr", 1763 },
    { "CMIC_TIMESYNC_GPIO_0_PHASE_ADJUST_UPPERr", 1764 },
    { "CMIC_TIMESYNC_GPIO_0_UP_EVENT_CTRLr", 1765 },
    { "CMIC_TIMESYNC_GPIO_1_CTRLr", 1766 },
    { "CMIC_TIMESYNC_GPIO_1_DOWN_EVENT_CTRLr", 1767 },
    { "CMIC_TIMESYNC_GPIO_1_INPUT_DIVISORr", 1768 },
    { "CMIC_TIMESYNC_GPIO_1_OUTPUT_ENABLEr", 1769 },
    { "CMIC_TIMESYNC_GPIO_1_PHASE_ADJUST_LOWERr", 1770 },
    { "CMIC_TIMESYNC_GPIO_1_PHASE_ADJUST_UPPERr", 1771 },
    { "CMIC_TIMESYNC_GPIO_1_UP_EVENT_CTRLr", 1772 },
    { "CMIC_TIMESYNC_GPIO_2_CTRLr", 1773 },
    { "CMIC_TIMESYNC_GPIO_2_DOWN_EVENT_CTRLr", 1774 },
    { "CMIC_TIMESYNC_GPIO_2_INPUT_DIVISORr", 1775 },
    { "CMIC_TIMESYNC_GPIO_2_OUTPUT_ENABLEr", 1776 },
    { "CMIC_TIMESYNC_GPIO_2_PHASE_ADJUST_LOWERr", 1777 },
    { "CMIC_TIMESYNC_GPIO_2_PHASE_ADJUST_UPPERr", 1778 },
    { "CMIC_TIMESYNC_GPIO_2_UP_EVENT_CTRLr", 1779 },
    { "CMIC_TIMESYNC_GPIO_3_CTRLr", 1780 },
    { "CMIC_TIMESYNC_GPIO_3_DOWN_EVENT_CTRLr", 1781 },
    { "CMIC_TIMESYNC_GPIO_3_INPUT_DIVISORr", 1782 },
    { "CMIC_TIMESYNC_GPIO_3_OUTPUT_ENABLEr", 1783 },
    { "CMIC_TIMESYNC_GPIO_3_PHASE_ADJUST_LOWERr", 1784 },
    { "CMIC_TIMESYNC_GPIO_3_PHASE_ADJUST_UPPERr", 1785 },
    { "CMIC_TIMESYNC_GPIO_3_UP_EVENT_CTRLr", 1786 },
    { "CMIC_TIMESYNC_GPIO_4_CTRLr", 1787 },
    { "CMIC_TIMESYNC_GPIO_4_DOWN_EVENT_CTRLr", 1788 },
    { "CMIC_TIMESYNC_GPIO_4_INPUT_DIVISORr", 1789 },
    { "CMIC_TIMESYNC_GPIO_4_OUTPUT_ENABLEr", 1790 },
    { "CMIC_TIMESYNC_GPIO_4_PHASE_ADJUST_LOWERr", 1791 },
    { "CMIC_TIMESYNC_GPIO_4_PHASE_ADJUST_UPPERr", 1792 },
    { "CMIC_TIMESYNC_GPIO_4_UP_EVENT_CTRLr", 1793 },
    { "CMIC_TIMESYNC_GPIO_5_CTRLr", 1794 },
    { "CMIC_TIMESYNC_GPIO_5_DOWN_EVENT_CTRLr", 1795 },
    { "CMIC_TIMESYNC_GPIO_5_INPUT_DIVISORr", 1796 },
    { "CMIC_TIMESYNC_GPIO_5_OUTPUT_ENABLEr", 1797 },
    { "CMIC_TIMESYNC_GPIO_5_PHASE_ADJUST_LOWERr", 1798 },
    { "CMIC_TIMESYNC_GPIO_5_PHASE_ADJUST_UPPERr", 1799 },
    { "CMIC_TIMESYNC_GPIO_5_UP_EVENT_CTRLr", 1800 },
    { "CMIC_TIMESYNC_GPIO_CTRLr", 1801 },
    { "CMIC_TIMESYNC_GPIO_DOWN_EVENT_CTRLr", 1802 },
    { "CMIC_TIMESYNC_GPIO_INPUT_DIVISORr", 1803 },
    { "CMIC_TIMESYNC_GPIO_OUTPUT_ENABLEr", 1804 },
    { "CMIC_TIMESYNC_GPIO_PHASE_ADJUST_LOWERr", 1805 },
    { "CMIC_TIMESYNC_GPIO_PHASE_ADJUST_UPPERr", 1806 },
    { "CMIC_TIMESYNC_GPIO_UP_EVENT_CTRLr", 1807 },
    { "CMIC_TIMESYNC_INPUT_TIME_FIFO_TS_LOWERr", 1808 },
    { "CMIC_TIMESYNC_INPUT_TIME_FIFO_TS_UPPERr", 1809 },
    { "CMIC_TIMESYNC_INTERRUPT_CLRr", 1810 },
    { "CMIC_TIMESYNC_INTERRUPT_ENABLEr", 1811 },
    { "CMIC_TIMESYNC_INTERRUPT_STATUSr", 1812 },
    { "CMIC_TIMESYNC_SYNCE_CLK1_COUNT_CTRLr", 1813 },
    { "CMIC_TIMESYNC_SYNCE_CLK2_COUNT_CTRLr", 1814 },
    { "CMIC_TIMESYNC_SYNCE_CLK3_COUNT_CTRLr", 1815 },
    { "CMIC_TIMESYNC_SYNCE_CLK4_COUNT_CTRLr", 1816 },
    { "CMIC_TIMESYNC_SYNCE_CLK5_COUNT_CTRLr", 1817 },
    { "CMIC_TIMESYNC_SYNCE_CLK_COUNT_CTRLr", 1818 },
    { "CMIC_TIMESYNC_TIME_CAPTURE_CONTROLr", 1819 },
    { "CMIC_TIMESYNC_TIME_CAPTURE_MODEr", 1820 },
    { "CMIC_TIMESYNC_TMr", 1821 },
    { "CMIC_TIMESYNC_TS0_COUNTER_ENABLEr", 1822 },
    { "CMIC_TIMESYNC_TS0_FREQ_CTRL_FRACr", 1823 },
    { "CMIC_TIMESYNC_TS0_FREQ_CTRL_LOWERr", 1824 },
    { "CMIC_TIMESYNC_TS0_FREQ_CTRL_UPPERr", 1825 },
    { "CMIC_TIMESYNC_TS1_COUNTER_ENABLEr", 1826 },
    { "CMIC_TIMESYNC_TS1_FREQ_CTRL_FRACr", 1827 },
    { "CMIC_TIMESYNC_TS1_FREQ_CTRL_LOWERr", 1828 },
    { "CMIC_TIMESYNC_TS1_FREQ_CTRL_UPPERr", 1829 },
    { "CMIC_TIMESYNC_TS_COUNTER_ENABLEr", 1830 },
    { "CMIC_TIMESYNC_TS_FREQ_CTRL_FRACr", 1831 },
    { "CMIC_TIMESYNC_TS_FREQ_CTRL_LOWERr", 1832 },
    { "CMIC_TIMESYNC_TS_FREQ_CTRL_UPPERr", 1833 },
    { "CMIC_TXBUF_CMC0_PKT_CNTr", 1834 },
    { "CMIC_TXBUF_CMC1_PKT_CNTr", 1835 },
    { "CMIC_TXBUF_CMC2_PKT_CNTr", 1836 },
    { "CMIC_TXBUF_CMC_PKT_CNTr", 1837 },
    { "CMIC_TXBUF_CONFIGr", 1838 },
    { "CMIC_TXBUF_DATABUF_MAX_FLIST_ENTRIESr", 1839 },
    { "CMIC_TXBUF_DATABUF_NUM_FREE_ENTRIESr", 1840 },
    { "CMIC_TXBUF_DATABUF_TM_0r", 1841 },
    { "CMIC_TXBUF_DATABUF_TM_1r", 1842 },
    { "CMIC_TXBUF_DEBUGr", 1843 },
    { "CMIC_TXBUF_ECCERR_CONTROLr", 1844 },
    { "CMIC_TXBUF_IP_BUF_DEPTHr", 1845 },
    { "CMIC_TXBUF_IP_CREDr", 1846 },
    { "CMIC_TXBUF_MAX_BUF_LIMITSr", 1847 },
    { "CMIC_TXBUF_MHDRBUF_TM_0r", 1848 },
    { "CMIC_TXBUF_MIN_BUF_LIMITSr", 1849 },
    { "CMIC_TXBUF_RPE_PKT_CNTr", 1850 },
    { "CMIC_TXBUF_STATr", 1851 },
    { "CMIC_TXBUF_STAT_CLRr", 1852 },
    { "CMIC_UC0_CONFIGr", 1853 },
    { "CMIC_UC1_CONFIGr", 1854 },
    { "CMIC_UC_CONFIGr", 1855 },
    { "COS_MAP_SELm", 1856 },
    { "COS_MODE_64r", 1857 },
    { "CPU_CONTROL_0r", 1858 },
    { "CPU_CONTROL_1r", 1859 },
    { "CPU_CONTROL_Mr", 1860 },
    { "CPU_COS_CAM_BIST_CONFIGr", 1861 },
    { "CPU_COS_CAM_BIST_DBG_DATAr", 1862 },
    { "CPU_COS_CAM_BIST_STATUSr", 1863 },
    { "CPU_COS_CAM_DBGCTRLr", 1864 },
    { "CPU_HI_RQE_Q_NUMr", 1865 },
    { "CPU_LB_OPP_CFGr", 1866 },
    { "CPU_LO_RQE_Q_NUMr", 1867 },
    { "CPU_PBMm", 1868 },
    { "CPU_PBM_2m", 1869 },
    { "CPU_PKT_PROFILE_1r", 1870 },
    { "CPU_PKT_PROFILE_2r", 1871 },
    { "CPU_TS_MAPm", 1872 },
    { "CTR_MEM_TMr", 1873 },
    { "CT_FIFO_DBGr", 1874 },
    { "CT_PURGE_CNTr", 1875 },
    { "CT_PURGE_CNT_MMU_XPE0_EPIPE0r", 1876 },
    { "CT_PURGE_CNT_MMU_XPE0_EPIPE1r", 1877 },
    { "CT_PURGE_CNT_MMU_XPE1_EPIPE2r", 1878 },
    { "CT_PURGE_CNT_MMU_XPE1_EPIPE3r", 1879 },
    { "CT_PURGE_CNT_MMU_XPE2_EPIPE0r", 1880 },
    { "CT_PURGE_CNT_MMU_XPE2_EPIPE1r", 1881 },
    { "CT_PURGE_CNT_MMU_XPE3_EPIPE2r", 1882 },
    { "CT_PURGE_CNT_MMU_XPE3_EPIPE3r", 1883 },
    { "DEST_TRUNK_BITMAPm", 1884 },
    { "DEVICE_LOOPBACK_PORTS_BITMAPm", 1885 },
    { "DMU_CRU_RESETr", 1886 },
    { "DNAT_DISCARDSr", 1887 },
    { "DNAT_TRANSLATIONSr", 1888 },
    { "DOS_CONTROLr", 1889 },
    { "DOS_CONTROL_2r", 1890 },
    { "DOS_CONTROL_3r", 1891 },
    { "DQS_MEMDEBUGr", 1892 },
    { "DROP_CBP_64r", 1893 },
    { "DROP_CONTROL_0r", 1894 },
    { "DROP_PKT_CNT_RQE_BYTE_64r", 1895 },
    { "DROP_PKT_CNT_RQE_PKT_64r", 1896 },
    { "DROP_PKT_CNT_RQE_RED_64r", 1897 },
    { "DROP_PKT_CNT_RQE_YEL_64r", 1898 },
    { "DSCP_TABLEm", 1899 },
    { "DST_COMPRESSIONm", 1900 },
    { "DST_COMPRESSION_CAM_BIST_CONFIGr", 1901 },
    { "DST_COMPRESSION_CAM_BIST_DBG_DATAr", 1902 },
    { "DST_COMPRESSION_CAM_BIST_STATUSr", 1903 },
    { "DST_COMPRESSION_CAM_DBGCTRLr", 1904 },
    { "DST_COMPRESSION_DATA_ONLYm", 1905 },
    { "DST_COMPRESSION_RAM_DBGCTRLr", 1906 },
    { "DST_COMPRESSION_TCAM_ONLYm", 1907 },
    { "ECMP_CONFIGr", 1908 },
    { "ECMP_RANDOM_LB_CONFIGr", 1909 },
    { "ECN_CONTROLr", 1910 },
    { "EDB_1DBG_Ar", 1911 },
    { "EDB_1DBG_Bm", 1912 },
    { "EFP_CAM_BIST_CONFIGr", 1913 },
    { "EFP_CAM_BIST_CONTROLr", 1914 },
    { "EFP_CAM_BIST_DBG_DATAr", 1915 },
    { "EFP_CAM_BIST_STATUSr", 1916 },
    { "EFP_CLASSID_SELECTORr", 1917 },
    { "EFP_COUNTER_TABLEm", 1918 },
    { "EFP_KEY4_DVP_SELECTORr", 1919 },
    { "EFP_KEY4_MDL_SELECTORr", 1920 },
    { "EFP_KEY8_DVP_SELECTORr", 1921 },
    { "EFP_METER_CONTROLr", 1922 },
    { "EFP_METER_TABLEm", 1923 },
    { "EFP_PARITY_CONTROLr", 1924 },
    { "EFP_POLICY_TABLEm", 1925 },
    { "EFP_RAM_CONTROLr", 1926 },
    { "EFP_RAM_CONTROL_1_64r", 1927 },
    { "EFP_RAM_CONTROL_2_64r", 1928 },
    { "EFP_RAM_CONTROL_3r", 1929 },
    { "EFP_RAM_CONTROL_4r", 1930 },
    { "EFP_RAM_CONTROL_5r", 1931 },
    { "EFP_SLICE_CONTROLr", 1932 },
    { "EFP_SLICE_MAPr", 1933 },
    { "EFP_TCAMm", 1934 },
    { "EGR_1588_EGRESS_CTRLr", 1935 },
    { "EGR_1588_INGRESS_CTRLr", 1936 },
    { "EGR_1588_LINK_DELAY_64r", 1937 },
    { "EGR_1588_PARSING_CONTROLr", 1938 },
    { "EGR_1588_SAm", 1939 },
    { "EGR_ARB_MISC_CONTROLr", 1940 },
    { "EGR_ARB_TIMEOUT_CONTROLr", 1941 },
    { "EGR_CONFIGr", 1942 },
    { "EGR_CONFIG_1r", 1943 },
    { "EGR_COUNTER_CONTROLr", 1944 },
    { "EGR_DATABUF_ISO_CONTROL_1r", 1945 },
    { "EGR_DATABUF_LVM_CONTROL_1r", 1946 },
    { "EGR_DATABUF_RAM_CONTROL_1r", 1947 },
    { "EGR_DATABUF_RAM_CONTROL_2r", 1948 },
    { "EGR_DATABUF_RAM_CONTROL_3r", 1949 },
    { "EGR_DATABUF_RAM_CONTROL_4r", 1950 },
    { "EGR_DATABUF_RAM_CONTROL_5r", 1951 },
    { "EGR_DATABUF_RDT_CONTROL_1r", 1952 },
    { "EGR_DATABUF_WBT_CONTROL_1r", 1953 },
    { "EGR_DBGr", 1954 },
    { "EGR_DEV_TO_PHYS_MAPr", 1955 },
    { "EGR_DROP_VECTORr", 1956 },
    { "EGR_DSCP_TABLEm", 1957 },
    { "EGR_DVP_ATTRIBUTEm", 1958 },
    { "EGR_DVP_ATTRIBUTE_1m", 1959 },
    { "EGR_ECN_CONTROLr", 1960 },
    { "EGR_ECN_COUNTER_64r", 1961 },
    { "EGR_EDATABUF_EN_COR_ERR_RPTr", 1962 },
    { "EGR_EDATABUF_EN_COR_ERR_RPT_1r", 1963 },
    { "EGR_EDATABUF_PARITY_CONTROLr", 1964 },
    { "EGR_EDATABUF_PDA_CONTROLr", 1965 },
    { "EGR_EDB_CTRL_PARITY_ENr", 1966 },
    { "EGR_EDB_MISC_CTRLr", 1967 },
    { "EGR_EFPMOD_RAM_CONTROLr", 1968 },
    { "EGR_EFPMOD_SER_CONTROLr", 1969 },
    { "EGR_EFPPARS_SER_CONTROLr", 1970 },
    { "EGR_EFP_CNTR_UPDATE_CONTROLr", 1971 },
    { "EGR_EFP_EVICTION_CONTROLr", 1972 },
    { "EGR_EFP_EVICTION_SEEDr", 1973 },
    { "EGR_EFP_EVICTION_THRESHOLDr", 1974 },
    { "EGR_EHCPM_ECC_PARITY_CONTROLr", 1975 },
    { "EGR_EHCPM_EN_COR_ERR_RPTr", 1976 },
    { "EGR_EHCPM_RAM_CONTROLr", 1977 },
    { "EGR_EHCPM_SER_CONTROLr", 1978 },
    { "EGR_EL3_ECC_PARITY_CONTROLr", 1979 },
    { "EGR_EL3_EN_COR_ERR_RPTr", 1980 },
    { "EGR_EL3_PM_CONTROLr", 1981 },
    { "EGR_EL3_RAM_CONTROL_2_64r", 1982 },
    { "EGR_EL3_RAM_CONTROL_3r", 1983 },
    { "EGR_EL3_RAM_CONTROL_4r", 1984 },
    { "EGR_EL3_RAM_CONTROL_5r", 1985 },
    { "EGR_EL3_RAM_CONTROL_6r", 1986 },
    { "EGR_EL3_RAM_CONTROL_64r", 1987 },
    { "EGR_EM_MTP_INDEXm", 1988 },
    { "EGR_ENABLEm", 1989 },
    { "EGR_EPMOD_SER_CONTROLr", 1990 },
    { "EGR_ETAG_MULTICAST_RANGEr", 1991 },
    { "EGR_ETAG_PCP_MAPPINGm", 1992 },
    { "EGR_FLEXIBLE_IPV6_EXT_HDRr", 1993 },
    { "EGR_FLEX_CTR_COS_MAPm", 1994 },
    { "EGR_FLEX_CTR_COUNTER_TABLE_0m", 1995 },
    { "EGR_FLEX_CTR_COUNTER_TABLE_1m", 1996 },
    { "EGR_FLEX_CTR_COUNTER_TABLE_2m", 1997 },
    { "EGR_FLEX_CTR_COUNTER_TABLE_3m", 1998 },
    { "EGR_FLEX_CTR_COUNTER_TABLE_CONTROL_0r", 1999 },
    { "EGR_FLEX_CTR_COUNTER_TABLE_CONTROL_1r", 2000 },
    { "EGR_FLEX_CTR_COUNTER_TABLE_CONTROL_2r", 2001 },
    { "EGR_FLEX_CTR_COUNTER_TABLE_CONTROL_3r", 2002 },
    { "EGR_FLEX_CTR_COUNTER_UPDATE_CONTROLr", 2003 },
    { "EGR_FLEX_CTR_COUNTER_UPDATE_CONTROL_0r", 2004 },
    { "EGR_FLEX_CTR_COUNTER_UPDATE_CONTROL_1r", 2005 },
    { "EGR_FLEX_CTR_COUNTER_UPDATE_CONTROL_2r", 2006 },
    { "EGR_FLEX_CTR_COUNTER_UPDATE_CONTROL_3r", 2007 },
    { "EGR_FLEX_CTR_EVICTION_CONTROL_POOLr", 2008 },
    { "EGR_FLEX_CTR_EVICTION_CONTROL_POOL_0r", 2009 },
    { "EGR_FLEX_CTR_EVICTION_CONTROL_POOL_1r", 2010 },
    { "EGR_FLEX_CTR_EVICTION_CONTROL_POOL_2r", 2011 },
    { "EGR_FLEX_CTR_EVICTION_CONTROL_POOL_3r", 2012 },
    { "EGR_FLEX_CTR_EVICTION_LFSR_SEED_POOL_0r", 2013 },
    { "EGR_FLEX_CTR_EVICTION_LFSR_SEED_POOL_1r", 2014 },
    { "EGR_FLEX_CTR_EVICTION_LFSR_SEED_POOL_2r", 2015 },
    { "EGR_FLEX_CTR_EVICTION_LFSR_SEED_POOL_3r", 2016 },
    { "EGR_FLEX_CTR_EVICTION_THRESHOLD_POOL_0r", 2017 },
    { "EGR_FLEX_CTR_EVICTION_THRESHOLD_POOL_1r", 2018 },
    { "EGR_FLEX_CTR_EVICTION_THRESHOLD_POOL_2r", 2019 },
    { "EGR_FLEX_CTR_EVICTION_THRESHOLD_POOL_3r", 2020 },
    { "EGR_FLEX_CTR_OFFSET_TABLE_0m", 2021 },
    { "EGR_FLEX_CTR_OFFSET_TABLE_1m", 2022 },
    { "EGR_FLEX_CTR_OFFSET_TABLE_2m", 2023 },
    { "EGR_FLEX_CTR_OFFSET_TABLE_3m", 2024 },
    { "EGR_FLEX_CTR_OFFSET_TABLE_CONTROL_0r", 2025 },
    { "EGR_FLEX_CTR_OFFSET_TABLE_CONTROL_1r", 2026 },
    { "EGR_FLEX_CTR_OFFSET_TABLE_CONTROL_2r", 2027 },
    { "EGR_FLEX_CTR_OFFSET_TABLE_CONTROL_3r", 2028 },
    { "EGR_FLEX_CTR_PKT_ATTR_SELECTOR_KEYr", 2029 },
    { "EGR_FLEX_CTR_PKT_ATTR_SELECTOR_KEY_0r", 2030 },
    { "EGR_FLEX_CTR_PKT_ATTR_SELECTOR_KEY_1r", 2031 },
    { "EGR_FLEX_CTR_PKT_ATTR_SELECTOR_KEY_2r", 2032 },
    { "EGR_FLEX_CTR_PKT_ATTR_SELECTOR_KEY_3r", 2033 },
    { "EGR_FLEX_CTR_PKT_PRI_MAPm", 2034 },
    { "EGR_FLEX_CTR_PKT_RES_MAPm", 2035 },
    { "EGR_FLEX_CTR_PORT_MAPm", 2036 },
    { "EGR_FLEX_CTR_PRI_CNG_MAPm", 2037 },
    { "EGR_FLEX_CTR_TOS_MAPm", 2038 },
    { "EGR_FRAGMENT_ID_TABLEm", 2039 },
    { "EGR_GPP_ATTRIBUTESm", 2040 },
    { "EGR_GPP_ATTRIBUTES_MODBASEm", 2041 },
    { "EGR_HBFC_CNTAG_ETHERTYPE_2r", 2042 },
    { "EGR_HG_EH_CONTROL_64r", 2043 },
    { "EGR_HG_HDR_PROT_STATUS_TX_CONTROLr", 2044 },
    { "EGR_HW_RESET_CONTROL_0r", 2045 },
    { "EGR_HW_RESET_CONTROL_1r", 2046 },
    { "EGR_IM_MTP_INDEXm", 2047 },
    { "EGR_INGRESS_PORT_TPID_SELECTr", 2048 },
    { "EGR_ING_PORTm", 2049 },
    { "EGR_INTR_ENABLEr", 2050 },
    { "EGR_INTR_STATUSr", 2051 },
    { "EGR_INT_CN_TO_IP_MAPPINGm", 2052 },
    { "EGR_INT_CN_UPDATEm", 2053 },
    { "EGR_IPMCm", 2054 },
    { "EGR_IPMC_CFG2r", 2055 },
    { "EGR_IP_CUT_THRU_CLASSm", 2056 },
    { "EGR_IP_TO_INT_CN_MAPPINGm", 2057 },
    { "EGR_IP_TUNNELm", 2058 },
    { "EGR_IP_TUNNEL_IPV6m", 2059 },
    { "EGR_IP_TUNNEL_MPLSm", 2060 },
    { "EGR_L1_CLK_RECOVERY_CTRLr", 2061 },
    { "EGR_L2GRE_CONTROLr", 2062 },
    { "EGR_L3_INTFm", 2063 },
    { "EGR_L3_NEXT_HOPm", 2064 },
    { "EGR_L3_TUNNEL_PFM_VIDr", 2065 },
    { "EGR_LATENCY_MODEr", 2066 },
    { "EGR_MACDA_OUI_PROFILEm", 2067 },
    { "EGR_MAC_DA_PROFILEm", 2068 },
    { "EGR_MAP_MHm", 2069 },
    { "EGR_MASKm", 2070 },
    { "EGR_MASK_MODBASEm", 2071 },
    { "EGR_MAX_USED_ENTRIESm", 2072 },
    { "EGR_MC_CONTROL_1r", 2073 },
    { "EGR_MC_CONTROL_2r", 2074 },
    { "EGR_MIM_ETHERTYPEr", 2075 },
    { "EGR_MIRROR_ENCAP_CONTROLm", 2076 },
    { "EGR_MIRROR_ENCAP_DATA_1m", 2077 },
    { "EGR_MIRROR_ENCAP_DATA_2m", 2078 },
    { "EGR_MIRROR_SELECTr", 2079 },
    { "EGR_MISC_XMIT_START_COUNTr", 2080 },
    { "EGR_MMU_CELL_CREDITr", 2081 },
    { "EGR_MMU_REQUESTSm", 2082 },
    { "EGR_MODMAP_CTRLr", 2083 },
    { "EGR_MOD_MAP_TABLEm", 2084 },
    { "EGR_MPLS_EXP_MAPPING_1m", 2085 },
    { "EGR_MPLS_EXP_MAPPING_2m", 2086 },
    { "EGR_MPLS_EXP_PRI_MAPPINGm", 2087 },
    { "EGR_MPLS_PRI_MAPPINGm", 2088 },
    { "EGR_MPLS_VC_AND_SWAP_LABEL_TABLEm", 2089 },
    { "EGR_MTUr", 2090 },
    { "EGR_NAT_PACKET_EDIT_INFOm", 2091 },
    { "EGR_NIV_CONFIGr", 2092 },
    { "EGR_NIV_ETHERTYPEr", 2093 },
    { "EGR_NIV_ETHERTYPE_2r", 2094 },
    { "EGR_OUTER_PRI_CFI_MAPPING_FOR_BYPASSm", 2095 },
    { "EGR_OUTER_TPIDr", 2096 },
    { "EGR_OUTER_TPID_0r", 2097 },
    { "EGR_OUTER_TPID_1r", 2098 },
    { "EGR_OUTER_TPID_2r", 2099 },
    { "EGR_OUTER_TPID_3r", 2100 },
    { "EGR_PERQ_CNTR_UPDATE_CONTROLr", 2101 },
    { "EGR_PERQ_EVICTION_CONTROLr", 2102 },
    { "EGR_PERQ_EVICTION_SEEDr", 2103 },
    { "EGR_PERQ_EVICTION_THRESHOLDr", 2104 },
    { "EGR_PERQ_XMT_COUNTERSm", 2105 },
    { "EGR_PER_PORT_BUFFER_SFT_RESETm", 2106 },
    { "EGR_PE_ETHERTYPEr", 2107 },
    { "EGR_PE_ETHERTYPE_2r", 2108 },
    { "EGR_PKT_MODS_CONTROLr", 2109 },
    { "EGR_PORTm", 2110 },
    { "EGR_PORT_1r", 2111 },
    { "EGR_PORT_BUFFER_CLK_SHUTDOWNr", 2112 },
    { "EGR_PORT_BUFFER_SFT_RESET_0r", 2113 },
    { "EGR_PORT_CREDIT_RESETm", 2114 },
    { "EGR_PORT_REQUESTSm", 2115 },
    { "EGR_PORT_TO_NHI_MAPPINGr", 2116 },
    { "EGR_PRI_CNG_MAPm", 2117 },
    { "EGR_PVLAN_EPORT_CONTROLr", 2118 },
    { "EGR_PW_INIT_COUNTERSm", 2119 },
    { "EGR_QCN_CNTAG_ETHERTYPEr", 2120 },
    { "EGR_QCN_CNTAG_ETHERTYPE_2r", 2121 },
    { "EGR_Q_BEGINr", 2122 },
    { "EGR_Q_ENDr", 2123 },
    { "EGR_SBS_CONTROLr", 2124 },
    { "EGR_SER_FIFOm", 2125 },
    { "EGR_SER_FIFO_CTRLr", 2126 },
    { "EGR_SER_FIFO_STATUSr", 2127 },
    { "EGR_SFLOW_CPU_COS_CONFIGr", 2128 },
    { "EGR_SF_SRC_MODID_CHECKr", 2129 },
    { "EGR_SHAPING_CONTROLr", 2130 },
    { "EGR_SPECIAL_DROP_CTRLr", 2131 },
    { "EGR_SPECIAL_DROP_CTRL_2r", 2132 },
    { "EGR_SYS_RSVD_VIDr", 2133 },
    { "EGR_TDM_ERRr", 2134 },
    { "EGR_TRILL_HEADER_ATTRIBUTESr", 2135 },
    { "EGR_TRILL_PARSE_CONTROLm", 2136 },
    { "EGR_TRILL_PARSE_CONTROL_2m", 2137 },
    { "EGR_TRILL_RBRIDGE_NICKNAMESm", 2138 },
    { "EGR_TRILL_TREE_PROFILEm", 2139 },
    { "EGR_TRILL_TX_ACCESS_PORT_TRILL_PKTS_DISCARDED_64r", 2140 },
    { "EGR_TRILL_TX_NETWORK_PORT_NON_TRILL_PKTS_DISCARDED_64r", 2141 },
    { "EGR_TRILL_TX_PKTS_64r", 2142 },
    { "EGR_TUNNEL_ECN_ENCAPm", 2143 },
    { "EGR_TUNNEL_ECN_ENCAP_2m", 2144 },
    { "EGR_TUNNEL_ID_MASKr", 2145 },
    { "EGR_TUNNEL_PIMDR1_CFG0r", 2146 },
    { "EGR_TUNNEL_PIMDR1_CFG1r", 2147 },
    { "EGR_TUNNEL_PIMDR2_CFG0r", 2148 },
    { "EGR_TUNNEL_PIMDR2_CFG1r", 2149 },
    { "EGR_VFIm", 2150 },
    { "EGR_VLANm", 2151 },
    { "EGR_VLAN_CONTROL_1r", 2152 },
    { "EGR_VLAN_CONTROL_2r", 2153 },
    { "EGR_VLAN_CONTROL_3r", 2154 },
    { "EGR_VLAN_RAM_CONTROL_1_64r", 2155 },
    { "EGR_VLAN_RAM_CONTROL_2_64r", 2156 },
    { "EGR_VLAN_RAM_CONTROL_3_64r", 2157 },
    { "EGR_VLAN_RAM_CONTROL_4_64r", 2158 },
    { "EGR_VLAN_RAM_CONTROL_5r", 2159 },
    { "EGR_VLAN_RAM_CONTROL_6r", 2160 },
    { "EGR_VLAN_RAM_CONTROL_7r", 2161 },
    { "EGR_VLAN_RAM_CONTROL_8r", 2162 },
    { "EGR_VLAN_RAM_CONTROL_PDAHr", 2163 },
    { "EGR_VLAN_RAM_CONTROL_PMr", 2164 },
    { "EGR_VLAN_SER_CONTROLr", 2165 },
    { "EGR_VLAN_STGm", 2166 },
    { "EGR_VLAN_TAG_ACTION_FOR_BYPASSr", 2167 },
    { "EGR_VLAN_TAG_ACTION_PROFILEm", 2168 },
    { "EGR_VLAN_XLATEm", 2169 },
    { "EGR_VLAN_XLATE_CONTROLr", 2170 },
    { "EGR_VLAN_XLATE_ECCm", 2171 },
    { "EGR_VLAN_XLATE_HASH_CONTROLr", 2172 },
    { "EGR_VLAN_XLATE_LPm", 2173 },
    { "EGR_VNTAG_ETAG_PROFILEm", 2174 },
    { "EGR_VPLAG_GROUPm", 2175 },
    { "EGR_VPLAG_MEMBERm", 2176 },
    { "EGR_VP_VLAN_MEMBERSHIPm", 2177 },
    { "EGR_VP_VLAN_MEMBERSHIP_HASH_CONTROLr", 2178 },
    { "EGR_VXLAN_CONTROLr", 2179 },
    { "EGR_VXLT_ACTION_TABLE_Am", 2180 },
    { "EGR_VXLT_ACTION_TABLE_Bm", 2181 },
    { "EGR_VXLT_REMAP_TABLE_Am", 2182 },
    { "EGR_VXLT_REMAP_TABLE_Bm", 2183 },
    { "EGR_WESP_PROTO_CONTROLr", 2184 },
    { "EGR_XMIT_START_COUNTm", 2185 },
    { "EH_MASK_PROFILEm", 2186 },
    { "EMIRROR_CONTROLm", 2187 },
    { "EMIRROR_CONTROL1m", 2188 },
    { "EMIRROR_CONTROL2m", 2189 },
    { "EMIRROR_CONTROL3m", 2190 },
    { "EM_MTP_INDEXm", 2191 },
    { "ENQS_ASF_ERRORr", 2192 },
    { "ENQS_CONFIGr", 2193 },
    { "EPC_LINK_BMAPm", 2194 },
    { "ETAG_MULTICAST_RANGEr", 2195 },
    { "ETHERTYPE_MAPr", 2196 },
    { "EXACT_MATCH_2m", 2197 },
    { "EXACT_MATCH_2_ENTRY_ONLYm", 2198 },
    { "EXACT_MATCH_4m", 2199 },
    { "EXACT_MATCH_4_ENTRY_ONLYm", 2200 },
    { "EXACT_MATCH_ACTION_PROFILEm", 2201 },
    { "EXACT_MATCH_DEFAULT_POLICYm", 2202 },
    { "EXACT_MATCH_HIT_ONLYm", 2203 },
    { "EXACT_MATCH_KEY_GEN_MASKm", 2204 },
    { "EXACT_MATCH_KEY_GEN_PROGRAM_PROFILEm", 2205 },
    { "EXACT_MATCH_LOGICAL_TABLE_SELECTm", 2206 },
    { "EXACT_MATCH_LOGICAL_TABLE_SELECT_CAM_BIST_CONFIGr", 2207 },
    { "EXACT_MATCH_LOGICAL_TABLE_SELECT_CAM_BIST_DBG_DATAr", 2208 },
    { "EXACT_MATCH_LOGICAL_TABLE_SELECT_CAM_BIST_STATUSr", 2209 },
    { "EXACT_MATCH_LOGICAL_TABLE_SELECT_CAM_DBGCTRLr", 2210 },
    { "EXACT_MATCH_LOGICAL_TABLE_SELECT_CONFIGr", 2211 },
    { "EXACT_MATCH_LOGICAL_TABLE_SELECT_DATA_ONLYm", 2212 },
    { "EXACT_MATCH_LOGICAL_TABLE_SELECT_TCAM_ONLYm", 2213 },
    { "EXACT_MATCH_QOS_ACTIONS_PROFILEm", 2214 },
    { "EXACT_MATCH_QOS_CONTROLr", 2215 },
    { "FAST_TRUNK_GROUPm", 2216 },
    { "FLEXIBLE_IPV6_EXT_HDRr", 2217 },
    { "FPEM_CONTROLr", 2218 },
    { "FPEM_ECCm", 2219 },
    { "FPEM_LPm", 2220 },
    { "FP_METER_TM0r", 2221 },
    { "FP_METER_TM1r", 2222 },
    { "FP_METER_TM2r", 2223 },
    { "FP_METER_TM3r", 2224 },
    { "FP_POLICY_LVMr", 2225 },
    { "FP_POLICY_PDA_64r", 2226 },
    { "FP_POLICY_TMr", 2227 },
    { "FP_UDF_OFFSETm", 2228 },
    { "FP_UDF_TCAMm", 2229 },
    { "FREE_LIST_DEBUG_TMr", 2230 },
    { "FROM_REMOTE_CPU_DAr", 2231 },
    { "FROM_REMOTE_CPU_DA0r", 2232 },
    { "FROM_REMOTE_CPU_DA1r", 2233 },
    { "FROM_REMOTE_CPU_ETHERTYPEr", 2234 },
    { "FROM_REMOTE_CPU_SIGNATUREr", 2235 },
    { "GLOBAL_MPLS_RANGE_1_LOWERr", 2236 },
    { "GLOBAL_MPLS_RANGE_1_UPPERr", 2237 },
    { "GLOBAL_MPLS_RANGE_2_LOWERr", 2238 },
    { "GLOBAL_MPLS_RANGE_2_UPPERr", 2239 },
    { "GLOBAL_MPLS_RANGE_LOWERr", 2240 },
    { "GLOBAL_MPLS_RANGE_UPPERr", 2241 },
    { "GTP_PORT_TABLEm", 2242 },
    { "HASH_CONTROLr", 2243 },
    { "HG_EH_CONTROLr", 2244 },
    { "HG_LOOKUP_DESTINATIONr", 2245 },
    { "HG_TRUNK_BITMAPm", 2246 },
    { "HG_TRUNK_FAILOVER_ENABLEm", 2247 },
    { "HG_TRUNK_FAILOVER_SETm", 2248 },
    { "HG_TRUNK_GROUPm", 2249 },
    { "HG_TRUNK_MEMBERm", 2250 },
    { "HG_TRUNK_MODEm", 2251 },
    { "HG_TRUNK_RAND_LB_SEEDr", 2252 },
    { "HG_TRUNK_RR_CNTm", 2253 },
    { "HIGIG_TRUNK_CONTROLm", 2254 },
    { "IBCAST_64r", 2255 },
    { "ICFG_EN_COR_ERR_RPTr", 2256 },
    { "ICMP_ERROR_TYPEr", 2257 },
    { "ICONTROL_OPCODE_BITMAPm", 2258 },
    { "ICTRL_64r", 2259 },
    { "IDB_CA_CPU_CONTROLr", 2260 },
    { "IDB_CA_CPU_CT_CONTROLr", 2261 },
    { "IDB_CA_CPU_ECC_STATUSr", 2262 },
    { "IDB_CA_CPU_HW_CONTROLr", 2263 },
    { "IDB_CA_CPU_HW_STATUSr", 2264 },
    { "IDB_CA_LPBK_CONTROLr", 2265 },
    { "IDB_CA_LPBK_CT_CONTROLr", 2266 },
    { "IDB_CA_LPBK_ECC_STATUSr", 2267 },
    { "IDB_CA_LPBK_HW_CONTROLr", 2268 },
    { "IDB_CA_LPBK_HW_STATUSr", 2269 },
    { "IDB_DBG_Br", 2270 },
    { "IDB_HW_CONTROLr", 2271 },
    { "IDB_IS_TDM_CAL_ECC_STATUSr", 2272 },
    { "IDB_OBM0_BANK_CONFIGr", 2273 },
    { "IDB_OBM0_CA_CONTROLr", 2274 },
    { "IDB_OBM0_CA_CT_CONTROLr", 2275 },
    { "IDB_OBM0_CA_ECC_STATUSr", 2276 },
    { "IDB_OBM0_CA_HW_CONTROLr", 2277 },
    { "IDB_OBM0_CA_HW_STATUSr", 2278 },
    { "IDB_OBM0_CA_POINTER_STATUSr", 2279 },
    { "IDB_OBM0_CONTROLr", 2280 },
    { "IDB_OBM0_CT_THRESHOLDr", 2281 },
    { "IDB_OBM0_DATA_ECC_STATUSr", 2282 },
    { "IDB_OBM0_DBG_Ar", 2283 },
    { "IDB_OBM0_DSCP_MAP_PORT0m", 2284 },
    { "IDB_OBM0_DSCP_MAP_PORT1m", 2285 },
    { "IDB_OBM0_DSCP_MAP_PORT2m", 2286 },
    { "IDB_OBM0_DSCP_MAP_PORT3m", 2287 },
    { "IDB_OBM0_ETAG_MAP_PORT0m", 2288 },
    { "IDB_OBM0_ETAG_MAP_PORT1m", 2289 },
    { "IDB_OBM0_ETAG_MAP_PORT2m", 2290 },
    { "IDB_OBM0_ETAG_MAP_PORT3m", 2291 },
    { "IDB_OBM0_FC_THRESHOLDr", 2292 },
    { "IDB_OBM0_FLOW_CONTROL_CONFIGr", 2293 },
    { "IDB_OBM0_FLOW_CONTROL_EVENT_COUNTr", 2294 },
    { "IDB_OBM0_INNER_TPIDr", 2295 },
    { "IDB_OBM0_LOSSLESS0_BYTE_DROP_COUNTr", 2296 },
    { "IDB_OBM0_LOSSLESS0_PKT_DROP_COUNTr", 2297 },
    { "IDB_OBM0_LOSSLESS1_BYTE_DROP_COUNTr", 2298 },
    { "IDB_OBM0_LOSSLESS1_PKT_DROP_COUNTr", 2299 },
    { "IDB_OBM0_LOSSY_HI_BYTE_DROP_COUNTr", 2300 },
    { "IDB_OBM0_LOSSY_HI_PKT_DROP_COUNTr", 2301 },
    { "IDB_OBM0_LOSSY_LO_BYTE_DROP_COUNTr", 2302 },
    { "IDB_OBM0_LOSSY_LO_PKT_DROP_COUNTr", 2303 },
    { "IDB_OBM0_MAX_USAGEr", 2304 },
    { "IDB_OBM0_MAX_USAGE_SELECTr", 2305 },
    { "IDB_OBM0_NIV_ETHERTYPEr", 2306 },
    { "IDB_OBM0_OUTER_TPIDr", 2307 },
    { "IDB_OBM0_OUTER_TPID_0r", 2308 },
    { "IDB_OBM0_OUTER_TPID_1r", 2309 },
    { "IDB_OBM0_OUTER_TPID_2r", 2310 },
    { "IDB_OBM0_OUTER_TPID_3r", 2311 },
    { "IDB_OBM0_OVERSUB_MON_PARITY_STATUSr", 2312 },
    { "IDB_OBM0_PE_ETHERTYPEr", 2313 },
    { "IDB_OBM0_PORT_CONFIGr", 2314 },
    { "IDB_OBM0_PRI_MAP_PORT0m", 2315 },
    { "IDB_OBM0_PRI_MAP_PORT1m", 2316 },
    { "IDB_OBM0_PRI_MAP_PORT2m", 2317 },
    { "IDB_OBM0_PRI_MAP_PORT3m", 2318 },
    { "IDB_OBM0_PROTOCOL_CONTROL_0r", 2319 },
    { "IDB_OBM0_PROTOCOL_CONTROL_1r", 2320 },
    { "IDB_OBM0_PROTOCOL_CONTROL_2r", 2321 },
    { "IDB_OBM0_QUEUE_ECC_STATUSr", 2322 },
    { "IDB_OBM0_QUEUE_SER_CONTROLr", 2323 },
    { "IDB_OBM0_RAM_CONTROLr", 2324 },
    { "IDB_OBM0_SER_CONTROLr", 2325 },
    { "IDB_OBM0_SHARED_CONFIGr", 2326 },
    { "IDB_OBM0_SHARED_USAGEr", 2327 },
    { "IDB_OBM0_THRESHOLDr", 2328 },
    { "IDB_OBM0_USAGEr", 2329 },
    { "IDB_OBM1_BANK_CONFIGr", 2330 },
    { "IDB_OBM1_CA_CONTROLr", 2331 },
    { "IDB_OBM1_CA_CT_CONTROLr", 2332 },
    { "IDB_OBM1_CA_ECC_STATUSr", 2333 },
    { "IDB_OBM1_CA_HW_CONTROLr", 2334 },
    { "IDB_OBM1_CA_HW_STATUSr", 2335 },
    { "IDB_OBM1_CA_POINTER_STATUSr", 2336 },
    { "IDB_OBM1_CONTROLr", 2337 },
    { "IDB_OBM1_CT_THRESHOLDr", 2338 },
    { "IDB_OBM1_DATA_ECC_STATUSr", 2339 },
    { "IDB_OBM1_DBG_Ar", 2340 },
    { "IDB_OBM1_DSCP_MAP_PORT0m", 2341 },
    { "IDB_OBM1_DSCP_MAP_PORT1m", 2342 },
    { "IDB_OBM1_DSCP_MAP_PORT2m", 2343 },
    { "IDB_OBM1_DSCP_MAP_PORT3m", 2344 },
    { "IDB_OBM1_ETAG_MAP_PORT0m", 2345 },
    { "IDB_OBM1_ETAG_MAP_PORT1m", 2346 },
    { "IDB_OBM1_ETAG_MAP_PORT2m", 2347 },
    { "IDB_OBM1_ETAG_MAP_PORT3m", 2348 },
    { "IDB_OBM1_FC_THRESHOLDr", 2349 },
    { "IDB_OBM1_FLOW_CONTROL_CONFIGr", 2350 },
    { "IDB_OBM1_FLOW_CONTROL_EVENT_COUNTr", 2351 },
    { "IDB_OBM1_INNER_TPIDr", 2352 },
    { "IDB_OBM1_LOSSLESS0_BYTE_DROP_COUNTr", 2353 },
    { "IDB_OBM1_LOSSLESS0_PKT_DROP_COUNTr", 2354 },
    { "IDB_OBM1_LOSSLESS1_BYTE_DROP_COUNTr", 2355 },
    { "IDB_OBM1_LOSSLESS1_PKT_DROP_COUNTr", 2356 },
    { "IDB_OBM1_LOSSY_HI_BYTE_DROP_COUNTr", 2357 },
    { "IDB_OBM1_LOSSY_HI_PKT_DROP_COUNTr", 2358 },
    { "IDB_OBM1_LOSSY_LO_BYTE_DROP_COUNTr", 2359 },
    { "IDB_OBM1_LOSSY_LO_PKT_DROP_COUNTr", 2360 },
    { "IDB_OBM1_MAX_USAGEr", 2361 },
    { "IDB_OBM1_MAX_USAGE_SELECTr", 2362 },
    { "IDB_OBM1_NIV_ETHERTYPEr", 2363 },
    { "IDB_OBM1_OUTER_TPIDr", 2364 },
    { "IDB_OBM1_OUTER_TPID_0r", 2365 },
    { "IDB_OBM1_OUTER_TPID_1r", 2366 },
    { "IDB_OBM1_OUTER_TPID_2r", 2367 },
    { "IDB_OBM1_OUTER_TPID_3r", 2368 },
    { "IDB_OBM1_OVERSUB_MON_PARITY_STATUSr", 2369 },
    { "IDB_OBM1_PE_ETHERTYPEr", 2370 },
    { "IDB_OBM1_PORT_CONFIGr", 2371 },
    { "IDB_OBM1_PRI_MAP_PORT0m", 2372 },
    { "IDB_OBM1_PRI_MAP_PORT1m", 2373 },
    { "IDB_OBM1_PRI_MAP_PORT2m", 2374 },
    { "IDB_OBM1_PRI_MAP_PORT3m", 2375 },
    { "IDB_OBM1_PROTOCOL_CONTROL_0r", 2376 },
    { "IDB_OBM1_PROTOCOL_CONTROL_1r", 2377 },
    { "IDB_OBM1_PROTOCOL_CONTROL_2r", 2378 },
    { "IDB_OBM1_QUEUE_ECC_STATUSr", 2379 },
    { "IDB_OBM1_QUEUE_SER_CONTROLr", 2380 },
    { "IDB_OBM1_RAM_CONTROLr", 2381 },
    { "IDB_OBM1_SER_CONTROLr", 2382 },
    { "IDB_OBM1_SHARED_CONFIGr", 2383 },
    { "IDB_OBM1_SHARED_USAGEr", 2384 },
    { "IDB_OBM1_THRESHOLDr", 2385 },
    { "IDB_OBM1_USAGEr", 2386 },
    { "IDB_OBM2_BANK_CONFIGr", 2387 },
    { "IDB_OBM2_CA_CONTROLr", 2388 },
    { "IDB_OBM2_CA_CT_CONTROLr", 2389 },
    { "IDB_OBM2_CA_ECC_STATUSr", 2390 },
    { "IDB_OBM2_CA_HW_CONTROLr", 2391 },
    { "IDB_OBM2_CA_HW_STATUSr", 2392 },
    { "IDB_OBM2_CA_POINTER_STATUSr", 2393 },
    { "IDB_OBM2_CONTROLr", 2394 },
    { "IDB_OBM2_CT_THRESHOLDr", 2395 },
    { "IDB_OBM2_DATA_ECC_STATUSr", 2396 },
    { "IDB_OBM2_DBG_Ar", 2397 },
    { "IDB_OBM2_DSCP_MAP_PORT0m", 2398 },
    { "IDB_OBM2_DSCP_MAP_PORT1m", 2399 },
    { "IDB_OBM2_DSCP_MAP_PORT2m", 2400 },
    { "IDB_OBM2_DSCP_MAP_PORT3m", 2401 },
    { "IDB_OBM2_ETAG_MAP_PORT0m", 2402 },
    { "IDB_OBM2_ETAG_MAP_PORT1m", 2403 },
    { "IDB_OBM2_ETAG_MAP_PORT2m", 2404 },
    { "IDB_OBM2_ETAG_MAP_PORT3m", 2405 },
    { "IDB_OBM2_FC_THRESHOLDr", 2406 },
    { "IDB_OBM2_FLOW_CONTROL_CONFIGr", 2407 },
    { "IDB_OBM2_FLOW_CONTROL_EVENT_COUNTr", 2408 },
    { "IDB_OBM2_INNER_TPIDr", 2409 },
    { "IDB_OBM2_LOSSLESS0_BYTE_DROP_COUNTr", 2410 },
    { "IDB_OBM2_LOSSLESS0_PKT_DROP_COUNTr", 2411 },
    { "IDB_OBM2_LOSSLESS1_BYTE_DROP_COUNTr", 2412 },
    { "IDB_OBM2_LOSSLESS1_PKT_DROP_COUNTr", 2413 },
    { "IDB_OBM2_LOSSY_HI_BYTE_DROP_COUNTr", 2414 },
    { "IDB_OBM2_LOSSY_HI_PKT_DROP_COUNTr", 2415 },
    { "IDB_OBM2_LOSSY_LO_BYTE_DROP_COUNTr", 2416 },
    { "IDB_OBM2_LOSSY_LO_PKT_DROP_COUNTr", 2417 },
    { "IDB_OBM2_MAX_USAGEr", 2418 },
    { "IDB_OBM2_MAX_USAGE_SELECTr", 2419 },
    { "IDB_OBM2_NIV_ETHERTYPEr", 2420 },
    { "IDB_OBM2_OUTER_TPIDr", 2421 },
    { "IDB_OBM2_OUTER_TPID_0r", 2422 },
    { "IDB_OBM2_OUTER_TPID_1r", 2423 },
    { "IDB_OBM2_OUTER_TPID_2r", 2424 },
    { "IDB_OBM2_OUTER_TPID_3r", 2425 },
    { "IDB_OBM2_OVERSUB_MON_PARITY_STATUSr", 2426 },
    { "IDB_OBM2_PE_ETHERTYPEr", 2427 },
    { "IDB_OBM2_PORT_CONFIGr", 2428 },
    { "IDB_OBM2_PRI_MAP_PORT0m", 2429 },
    { "IDB_OBM2_PRI_MAP_PORT1m", 2430 },
    { "IDB_OBM2_PRI_MAP_PORT2m", 2431 },
    { "IDB_OBM2_PRI_MAP_PORT3m", 2432 },
    { "IDB_OBM2_PROTOCOL_CONTROL_0r", 2433 },
    { "IDB_OBM2_PROTOCOL_CONTROL_1r", 2434 },
    { "IDB_OBM2_PROTOCOL_CONTROL_2r", 2435 },
    { "IDB_OBM2_QUEUE_ECC_STATUSr", 2436 },
    { "IDB_OBM2_QUEUE_SER_CONTROLr", 2437 },
    { "IDB_OBM2_RAM_CONTROLr", 2438 },
    { "IDB_OBM2_SER_CONTROLr", 2439 },
    { "IDB_OBM2_SHARED_CONFIGr", 2440 },
    { "IDB_OBM2_SHARED_USAGEr", 2441 },
    { "IDB_OBM2_THRESHOLDr", 2442 },
    { "IDB_OBM2_USAGEr", 2443 },
    { "IDB_OBM3_BANK_CONFIGr", 2444 },
    { "IDB_OBM3_CA_CONTROLr", 2445 },
    { "IDB_OBM3_CA_CT_CONTROLr", 2446 },
    { "IDB_OBM3_CA_ECC_STATUSr", 2447 },
    { "IDB_OBM3_CA_HW_CONTROLr", 2448 },
    { "IDB_OBM3_CA_HW_STATUSr", 2449 },
    { "IDB_OBM3_CA_POINTER_STATUSr", 2450 },
    { "IDB_OBM3_CONTROLr", 2451 },
    { "IDB_OBM3_CT_THRESHOLDr", 2452 },
    { "IDB_OBM3_DATA_ECC_STATUSr", 2453 },
    { "IDB_OBM3_DBG_Ar", 2454 },
    { "IDB_OBM3_DSCP_MAP_PORT0m", 2455 },
    { "IDB_OBM3_DSCP_MAP_PORT1m", 2456 },
    { "IDB_OBM3_DSCP_MAP_PORT2m", 2457 },
    { "IDB_OBM3_DSCP_MAP_PORT3m", 2458 },
    { "IDB_OBM3_ETAG_MAP_PORT0m", 2459 },
    { "IDB_OBM3_ETAG_MAP_PORT1m", 2460 },
    { "IDB_OBM3_ETAG_MAP_PORT2m", 2461 },
    { "IDB_OBM3_ETAG_MAP_PORT3m", 2462 },
    { "IDB_OBM3_FC_THRESHOLDr", 2463 },
    { "IDB_OBM3_FLOW_CONTROL_CONFIGr", 2464 },
    { "IDB_OBM3_FLOW_CONTROL_EVENT_COUNTr", 2465 },
    { "IDB_OBM3_INNER_TPIDr", 2466 },
    { "IDB_OBM3_LOSSLESS0_BYTE_DROP_COUNTr", 2467 },
    { "IDB_OBM3_LOSSLESS0_PKT_DROP_COUNTr", 2468 },
    { "IDB_OBM3_LOSSLESS1_BYTE_DROP_COUNTr", 2469 },
    { "IDB_OBM3_LOSSLESS1_PKT_DROP_COUNTr", 2470 },
    { "IDB_OBM3_LOSSY_HI_BYTE_DROP_COUNTr", 2471 },
    { "IDB_OBM3_LOSSY_HI_PKT_DROP_COUNTr", 2472 },
    { "IDB_OBM3_LOSSY_LO_BYTE_DROP_COUNTr", 2473 },
    { "IDB_OBM3_LOSSY_LO_PKT_DROP_COUNTr", 2474 },
    { "IDB_OBM3_MAX_USAGEr", 2475 },
    { "IDB_OBM3_MAX_USAGE_SELECTr", 2476 },
    { "IDB_OBM3_NIV_ETHERTYPEr", 2477 },
    { "IDB_OBM3_OUTER_TPIDr", 2478 },
    { "IDB_OBM3_OUTER_TPID_0r", 2479 },
    { "IDB_OBM3_OUTER_TPID_1r", 2480 },
    { "IDB_OBM3_OUTER_TPID_2r", 2481 },
    { "IDB_OBM3_OUTER_TPID_3r", 2482 },
    { "IDB_OBM3_OVERSUB_MON_PARITY_STATUSr", 2483 },
    { "IDB_OBM3_PE_ETHERTYPEr", 2484 },
    { "IDB_OBM3_PORT_CONFIGr", 2485 },
    { "IDB_OBM3_PRI_MAP_PORT0m", 2486 },
    { "IDB_OBM3_PRI_MAP_PORT1m", 2487 },
    { "IDB_OBM3_PRI_MAP_PORT2m", 2488 },
    { "IDB_OBM3_PRI_MAP_PORT3m", 2489 },
    { "IDB_OBM3_PROTOCOL_CONTROL_0r", 2490 },
    { "IDB_OBM3_PROTOCOL_CONTROL_1r", 2491 },
    { "IDB_OBM3_PROTOCOL_CONTROL_2r", 2492 },
    { "IDB_OBM3_QUEUE_ECC_STATUSr", 2493 },
    { "IDB_OBM3_QUEUE_SER_CONTROLr", 2494 },
    { "IDB_OBM3_RAM_CONTROLr", 2495 },
    { "IDB_OBM3_SER_CONTROLr", 2496 },
    { "IDB_OBM3_SHARED_CONFIGr", 2497 },
    { "IDB_OBM3_SHARED_USAGEr", 2498 },
    { "IDB_OBM3_THRESHOLDr", 2499 },
    { "IDB_OBM3_USAGEr", 2500 },
    { "IDB_OBM4_BANK_CONFIGr", 2501 },
    { "IDB_OBM4_CA_CONTROLr", 2502 },
    { "IDB_OBM4_CA_CT_CONTROLr", 2503 },
    { "IDB_OBM4_CA_ECC_STATUSr", 2504 },
    { "IDB_OBM4_CA_HW_CONTROLr", 2505 },
    { "IDB_OBM4_CA_HW_STATUSr", 2506 },
    { "IDB_OBM4_CA_POINTER_STATUSr", 2507 },
    { "IDB_OBM4_CONTROLr", 2508 },
    { "IDB_OBM4_CT_THRESHOLDr", 2509 },
    { "IDB_OBM4_DATA_ECC_STATUSr", 2510 },
    { "IDB_OBM4_DBG_Ar", 2511 },
    { "IDB_OBM4_DSCP_MAP_PORT0m", 2512 },
    { "IDB_OBM4_DSCP_MAP_PORT1m", 2513 },
    { "IDB_OBM4_DSCP_MAP_PORT2m", 2514 },
    { "IDB_OBM4_DSCP_MAP_PORT3m", 2515 },
    { "IDB_OBM4_ETAG_MAP_PORT0m", 2516 },
    { "IDB_OBM4_ETAG_MAP_PORT1m", 2517 },
    { "IDB_OBM4_ETAG_MAP_PORT2m", 2518 },
    { "IDB_OBM4_ETAG_MAP_PORT3m", 2519 },
    { "IDB_OBM4_FC_THRESHOLDr", 2520 },
    { "IDB_OBM4_FLOW_CONTROL_CONFIGr", 2521 },
    { "IDB_OBM4_FLOW_CONTROL_EVENT_COUNTr", 2522 },
    { "IDB_OBM4_INNER_TPIDr", 2523 },
    { "IDB_OBM4_LOSSLESS0_BYTE_DROP_COUNTr", 2524 },
    { "IDB_OBM4_LOSSLESS0_PKT_DROP_COUNTr", 2525 },
    { "IDB_OBM4_LOSSLESS1_BYTE_DROP_COUNTr", 2526 },
    { "IDB_OBM4_LOSSLESS1_PKT_DROP_COUNTr", 2527 },
    { "IDB_OBM4_LOSSY_HI_BYTE_DROP_COUNTr", 2528 },
    { "IDB_OBM4_LOSSY_HI_PKT_DROP_COUNTr", 2529 },
    { "IDB_OBM4_LOSSY_LO_BYTE_DROP_COUNTr", 2530 },
    { "IDB_OBM4_LOSSY_LO_PKT_DROP_COUNTr", 2531 },
    { "IDB_OBM4_MAX_USAGEr", 2532 },
    { "IDB_OBM4_MAX_USAGE_SELECTr", 2533 },
    { "IDB_OBM4_NIV_ETHERTYPEr", 2534 },
    { "IDB_OBM4_OUTER_TPIDr", 2535 },
    { "IDB_OBM4_OUTER_TPID_0r", 2536 },
    { "IDB_OBM4_OUTER_TPID_1r", 2537 },
    { "IDB_OBM4_OUTER_TPID_2r", 2538 },
    { "IDB_OBM4_OUTER_TPID_3r", 2539 },
    { "IDB_OBM4_OVERSUB_MON_PARITY_STATUSr", 2540 },
    { "IDB_OBM4_PE_ETHERTYPEr", 2541 },
    { "IDB_OBM4_PORT_CONFIGr", 2542 },
    { "IDB_OBM4_PRI_MAP_PORT0m", 2543 },
    { "IDB_OBM4_PRI_MAP_PORT1m", 2544 },
    { "IDB_OBM4_PRI_MAP_PORT2m", 2545 },
    { "IDB_OBM4_PRI_MAP_PORT3m", 2546 },
    { "IDB_OBM4_PROTOCOL_CONTROL_0r", 2547 },
    { "IDB_OBM4_PROTOCOL_CONTROL_1r", 2548 },
    { "IDB_OBM4_PROTOCOL_CONTROL_2r", 2549 },
    { "IDB_OBM4_QUEUE_ECC_STATUSr", 2550 },
    { "IDB_OBM4_QUEUE_SER_CONTROLr", 2551 },
    { "IDB_OBM4_RAM_CONTROLr", 2552 },
    { "IDB_OBM4_SER_CONTROLr", 2553 },
    { "IDB_OBM4_SHARED_CONFIGr", 2554 },
    { "IDB_OBM4_SHARED_USAGEr", 2555 },
    { "IDB_OBM4_THRESHOLDr", 2556 },
    { "IDB_OBM4_USAGEr", 2557 },
    { "IDB_OBM5_BANK_CONFIGr", 2558 },
    { "IDB_OBM5_CA_CONTROLr", 2559 },
    { "IDB_OBM5_CA_CT_CONTROLr", 2560 },
    { "IDB_OBM5_CA_ECC_STATUSr", 2561 },
    { "IDB_OBM5_CA_HW_CONTROLr", 2562 },
    { "IDB_OBM5_CA_HW_STATUSr", 2563 },
    { "IDB_OBM5_CA_POINTER_STATUSr", 2564 },
    { "IDB_OBM5_CONTROLr", 2565 },
    { "IDB_OBM5_CT_THRESHOLDr", 2566 },
    { "IDB_OBM5_DATA_ECC_STATUSr", 2567 },
    { "IDB_OBM5_DBG_Ar", 2568 },
    { "IDB_OBM5_DSCP_MAP_PORT0m", 2569 },
    { "IDB_OBM5_DSCP_MAP_PORT1m", 2570 },
    { "IDB_OBM5_DSCP_MAP_PORT2m", 2571 },
    { "IDB_OBM5_DSCP_MAP_PORT3m", 2572 },
    { "IDB_OBM5_ETAG_MAP_PORT0m", 2573 },
    { "IDB_OBM5_ETAG_MAP_PORT1m", 2574 },
    { "IDB_OBM5_ETAG_MAP_PORT2m", 2575 },
    { "IDB_OBM5_ETAG_MAP_PORT3m", 2576 },
    { "IDB_OBM5_FC_THRESHOLDr", 2577 },
    { "IDB_OBM5_FLOW_CONTROL_CONFIGr", 2578 },
    { "IDB_OBM5_FLOW_CONTROL_EVENT_COUNTr", 2579 },
    { "IDB_OBM5_INNER_TPIDr", 2580 },
    { "IDB_OBM5_LOSSLESS0_BYTE_DROP_COUNTr", 2581 },
    { "IDB_OBM5_LOSSLESS0_PKT_DROP_COUNTr", 2582 },
    { "IDB_OBM5_LOSSLESS1_BYTE_DROP_COUNTr", 2583 },
    { "IDB_OBM5_LOSSLESS1_PKT_DROP_COUNTr", 2584 },
    { "IDB_OBM5_LOSSY_HI_BYTE_DROP_COUNTr", 2585 },
    { "IDB_OBM5_LOSSY_HI_PKT_DROP_COUNTr", 2586 },
    { "IDB_OBM5_LOSSY_LO_BYTE_DROP_COUNTr", 2587 },
    { "IDB_OBM5_LOSSY_LO_PKT_DROP_COUNTr", 2588 },
    { "IDB_OBM5_MAX_USAGEr", 2589 },
    { "IDB_OBM5_MAX_USAGE_SELECTr", 2590 },
    { "IDB_OBM5_NIV_ETHERTYPEr", 2591 },
    { "IDB_OBM5_OUTER_TPIDr", 2592 },
    { "IDB_OBM5_OUTER_TPID_0r", 2593 },
    { "IDB_OBM5_OUTER_TPID_1r", 2594 },
    { "IDB_OBM5_OUTER_TPID_2r", 2595 },
    { "IDB_OBM5_OUTER_TPID_3r", 2596 },
    { "IDB_OBM5_OVERSUB_MON_PARITY_STATUSr", 2597 },
    { "IDB_OBM5_PE_ETHERTYPEr", 2598 },
    { "IDB_OBM5_PORT_CONFIGr", 2599 },
    { "IDB_OBM5_PRI_MAP_PORT0m", 2600 },
    { "IDB_OBM5_PRI_MAP_PORT1m", 2601 },
    { "IDB_OBM5_PRI_MAP_PORT2m", 2602 },
    { "IDB_OBM5_PRI_MAP_PORT3m", 2603 },
    { "IDB_OBM5_PROTOCOL_CONTROL_0r", 2604 },
    { "IDB_OBM5_PROTOCOL_CONTROL_1r", 2605 },
    { "IDB_OBM5_PROTOCOL_CONTROL_2r", 2606 },
    { "IDB_OBM5_QUEUE_ECC_STATUSr", 2607 },
    { "IDB_OBM5_QUEUE_SER_CONTROLr", 2608 },
    { "IDB_OBM5_RAM_CONTROLr", 2609 },
    { "IDB_OBM5_SER_CONTROLr", 2610 },
    { "IDB_OBM5_SHARED_CONFIGr", 2611 },
    { "IDB_OBM5_SHARED_USAGEr", 2612 },
    { "IDB_OBM5_THRESHOLDr", 2613 },
    { "IDB_OBM5_USAGEr", 2614 },
    { "IDB_OBM6_BANK_CONFIGr", 2615 },
    { "IDB_OBM6_CA_CONTROLr", 2616 },
    { "IDB_OBM6_CA_CT_CONTROLr", 2617 },
    { "IDB_OBM6_CA_ECC_STATUSr", 2618 },
    { "IDB_OBM6_CA_HW_CONTROLr", 2619 },
    { "IDB_OBM6_CA_HW_STATUSr", 2620 },
    { "IDB_OBM6_CA_POINTER_STATUSr", 2621 },
    { "IDB_OBM6_CONTROLr", 2622 },
    { "IDB_OBM6_CT_THRESHOLDr", 2623 },
    { "IDB_OBM6_DATA_ECC_STATUSr", 2624 },
    { "IDB_OBM6_DBG_Ar", 2625 },
    { "IDB_OBM6_DSCP_MAP_PORT0m", 2626 },
    { "IDB_OBM6_DSCP_MAP_PORT1m", 2627 },
    { "IDB_OBM6_DSCP_MAP_PORT2m", 2628 },
    { "IDB_OBM6_DSCP_MAP_PORT3m", 2629 },
    { "IDB_OBM6_ETAG_MAP_PORT0m", 2630 },
    { "IDB_OBM6_ETAG_MAP_PORT1m", 2631 },
    { "IDB_OBM6_ETAG_MAP_PORT2m", 2632 },
    { "IDB_OBM6_ETAG_MAP_PORT3m", 2633 },
    { "IDB_OBM6_FC_THRESHOLDr", 2634 },
    { "IDB_OBM6_FLOW_CONTROL_CONFIGr", 2635 },
    { "IDB_OBM6_FLOW_CONTROL_EVENT_COUNTr", 2636 },
    { "IDB_OBM6_INNER_TPIDr", 2637 },
    { "IDB_OBM6_LOSSLESS0_BYTE_DROP_COUNTr", 2638 },
    { "IDB_OBM6_LOSSLESS0_PKT_DROP_COUNTr", 2639 },
    { "IDB_OBM6_LOSSLESS1_BYTE_DROP_COUNTr", 2640 },
    { "IDB_OBM6_LOSSLESS1_PKT_DROP_COUNTr", 2641 },
    { "IDB_OBM6_LOSSY_HI_BYTE_DROP_COUNTr", 2642 },
    { "IDB_OBM6_LOSSY_HI_PKT_DROP_COUNTr", 2643 },
    { "IDB_OBM6_LOSSY_LO_BYTE_DROP_COUNTr", 2644 },
    { "IDB_OBM6_LOSSY_LO_PKT_DROP_COUNTr", 2645 },
    { "IDB_OBM6_MAX_USAGEr", 2646 },
    { "IDB_OBM6_MAX_USAGE_SELECTr", 2647 },
    { "IDB_OBM6_NIV_ETHERTYPEr", 2648 },
    { "IDB_OBM6_OUTER_TPIDr", 2649 },
    { "IDB_OBM6_OUTER_TPID_0r", 2650 },
    { "IDB_OBM6_OUTER_TPID_1r", 2651 },
    { "IDB_OBM6_OUTER_TPID_2r", 2652 },
    { "IDB_OBM6_OUTER_TPID_3r", 2653 },
    { "IDB_OBM6_OVERSUB_MON_PARITY_STATUSr", 2654 },
    { "IDB_OBM6_PE_ETHERTYPEr", 2655 },
    { "IDB_OBM6_PORT_CONFIGr", 2656 },
    { "IDB_OBM6_PRI_MAP_PORT0m", 2657 },
    { "IDB_OBM6_PRI_MAP_PORT1m", 2658 },
    { "IDB_OBM6_PRI_MAP_PORT2m", 2659 },
    { "IDB_OBM6_PRI_MAP_PORT3m", 2660 },
    { "IDB_OBM6_PROTOCOL_CONTROL_0r", 2661 },
    { "IDB_OBM6_PROTOCOL_CONTROL_1r", 2662 },
    { "IDB_OBM6_PROTOCOL_CONTROL_2r", 2663 },
    { "IDB_OBM6_QUEUE_ECC_STATUSr", 2664 },
    { "IDB_OBM6_QUEUE_SER_CONTROLr", 2665 },
    { "IDB_OBM6_RAM_CONTROLr", 2666 },
    { "IDB_OBM6_SER_CONTROLr", 2667 },
    { "IDB_OBM6_SHARED_CONFIGr", 2668 },
    { "IDB_OBM6_SHARED_USAGEr", 2669 },
    { "IDB_OBM6_THRESHOLDr", 2670 },
    { "IDB_OBM6_USAGEr", 2671 },
    { "IDB_OBM7_BANK_CONFIGr", 2672 },
    { "IDB_OBM7_CA_CONTROLr", 2673 },
    { "IDB_OBM7_CA_CT_CONTROLr", 2674 },
    { "IDB_OBM7_CA_ECC_STATUSr", 2675 },
    { "IDB_OBM7_CA_HW_CONTROLr", 2676 },
    { "IDB_OBM7_CA_HW_STATUSr", 2677 },
    { "IDB_OBM7_CA_POINTER_STATUSr", 2678 },
    { "IDB_OBM7_CONTROLr", 2679 },
    { "IDB_OBM7_CT_THRESHOLDr", 2680 },
    { "IDB_OBM7_DATA_ECC_STATUSr", 2681 },
    { "IDB_OBM7_DBG_Ar", 2682 },
    { "IDB_OBM7_DSCP_MAP_PORT0m", 2683 },
    { "IDB_OBM7_DSCP_MAP_PORT1m", 2684 },
    { "IDB_OBM7_DSCP_MAP_PORT2m", 2685 },
    { "IDB_OBM7_DSCP_MAP_PORT3m", 2686 },
    { "IDB_OBM7_ETAG_MAP_PORT0m", 2687 },
    { "IDB_OBM7_ETAG_MAP_PORT1m", 2688 },
    { "IDB_OBM7_ETAG_MAP_PORT2m", 2689 },
    { "IDB_OBM7_ETAG_MAP_PORT3m", 2690 },
    { "IDB_OBM7_FC_THRESHOLDr", 2691 },
    { "IDB_OBM7_FLOW_CONTROL_CONFIGr", 2692 },
    { "IDB_OBM7_FLOW_CONTROL_EVENT_COUNTr", 2693 },
    { "IDB_OBM7_INNER_TPIDr", 2694 },
    { "IDB_OBM7_LOSSLESS0_BYTE_DROP_COUNTr", 2695 },
    { "IDB_OBM7_LOSSLESS0_PKT_DROP_COUNTr", 2696 },
    { "IDB_OBM7_LOSSLESS1_BYTE_DROP_COUNTr", 2697 },
    { "IDB_OBM7_LOSSLESS1_PKT_DROP_COUNTr", 2698 },
    { "IDB_OBM7_LOSSY_HI_BYTE_DROP_COUNTr", 2699 },
    { "IDB_OBM7_LOSSY_HI_PKT_DROP_COUNTr", 2700 },
    { "IDB_OBM7_LOSSY_LO_BYTE_DROP_COUNTr", 2701 },
    { "IDB_OBM7_LOSSY_LO_PKT_DROP_COUNTr", 2702 },
    { "IDB_OBM7_MAX_USAGEr", 2703 },
    { "IDB_OBM7_MAX_USAGE_SELECTr", 2704 },
    { "IDB_OBM7_NIV_ETHERTYPEr", 2705 },
    { "IDB_OBM7_OUTER_TPIDr", 2706 },
    { "IDB_OBM7_OUTER_TPID_0r", 2707 },
    { "IDB_OBM7_OUTER_TPID_1r", 2708 },
    { "IDB_OBM7_OUTER_TPID_2r", 2709 },
    { "IDB_OBM7_OUTER_TPID_3r", 2710 },
    { "IDB_OBM7_OVERSUB_MON_PARITY_STATUSr", 2711 },
    { "IDB_OBM7_PE_ETHERTYPEr", 2712 },
    { "IDB_OBM7_PORT_CONFIGr", 2713 },
    { "IDB_OBM7_PRI_MAP_PORT0m", 2714 },
    { "IDB_OBM7_PRI_MAP_PORT1m", 2715 },
    { "IDB_OBM7_PRI_MAP_PORT2m", 2716 },
    { "IDB_OBM7_PRI_MAP_PORT3m", 2717 },
    { "IDB_OBM7_PROTOCOL_CONTROL_0r", 2718 },
    { "IDB_OBM7_PROTOCOL_CONTROL_1r", 2719 },
    { "IDB_OBM7_PROTOCOL_CONTROL_2r", 2720 },
    { "IDB_OBM7_QUEUE_ECC_STATUSr", 2721 },
    { "IDB_OBM7_QUEUE_SER_CONTROLr", 2722 },
    { "IDB_OBM7_RAM_CONTROLr", 2723 },
    { "IDB_OBM7_SER_CONTROLr", 2724 },
    { "IDB_OBM7_SHARED_CONFIGr", 2725 },
    { "IDB_OBM7_SHARED_USAGEr", 2726 },
    { "IDB_OBM7_THRESHOLDr", 2727 },
    { "IDB_OBM7_USAGEr", 2728 },
    { "IDB_OBM_MON_HW_CONTROLr", 2729 },
    { "IDB_SBUS_TIMERr", 2730 },
    { "IDB_SER_CONTROLr", 2731 },
    { "IFP_BIST_CAM_MODEr", 2732 },
    { "IFP_CONFIGr", 2733 },
    { "IFP_COS_MAPm", 2734 },
    { "IFP_ECMP_HASH_CONTROLr", 2735 },
    { "IFP_HG_CLASSID_SELECTm", 2736 },
    { "IFP_I2E_CLASSID_SELECTm", 2737 },
    { "IFP_ING_DVP_2_CONTROLr", 2738 },
    { "IFP_KEY_GEN_PROGRAM_PROFILEm", 2739 },
    { "IFP_KEY_GEN_PROGRAM_PROFILE2m", 2740 },
    { "IFP_LOGICAL_TABLE_ACTION_PRIORITYm", 2741 },
    { "IFP_LOGICAL_TABLE_CONFIGr", 2742 },
    { "IFP_LOGICAL_TABLE_SELECTm", 2743 },
    { "IFP_LOGICAL_TABLE_SELECT_CAM_BIST_CONFIGr", 2744 },
    { "IFP_LOGICAL_TABLE_SELECT_CAM_BIST_DBG_DATAr", 2745 },
    { "IFP_LOGICAL_TABLE_SELECT_CAM_BIST_STATUSr", 2746 },
    { "IFP_LOGICAL_TABLE_SELECT_CAM_DBGCTRLr", 2747 },
    { "IFP_LOGICAL_TABLE_SELECT_CONFIGr", 2748 },
    { "IFP_LOGICAL_TABLE_SELECT_DATA_CTRLr", 2749 },
    { "IFP_LOGICAL_TABLE_SELECT_DATA_ONLYm", 2750 },
    { "IFP_LOGICAL_TABLE_SELECT_TCAM_ONLYm", 2751 },
    { "IFP_METER_CONTROLr", 2752 },
    { "IFP_METER_TABLEm", 2753 },
    { "IFP_PARITY_CONTROLr", 2754 },
    { "IFP_POLICY_TABLEm", 2755 },
    { "IFP_PORT_METER_MAPm", 2756 },
    { "IFP_RANGE_CHECKm", 2757 },
    { "IFP_REDIRECTION_PROFILEm", 2758 },
    { "IFP_SLICE_METER_MAP_ENABLEr", 2759 },
    { "IFP_STORM_CONTROL_METERSm", 2760 },
    { "IFP_TCAMm", 2761 },
    { "IFP_TCAM0_DBGCTRLr", 2762 },
    { "IFP_TCAM10_DBGCTRLr", 2763 },
    { "IFP_TCAM11_DBGCTRLr", 2764 },
    { "IFP_TCAM1_DBGCTRLr", 2765 },
    { "IFP_TCAM2_DBGCTRLr", 2766 },
    { "IFP_TCAM3_DBGCTRLr", 2767 },
    { "IFP_TCAM4_DBGCTRLr", 2768 },
    { "IFP_TCAM5_DBGCTRLr", 2769 },
    { "IFP_TCAM6_DBGCTRLr", 2770 },
    { "IFP_TCAM7_DBGCTRLr", 2771 },
    { "IFP_TCAM8_DBGCTRLr", 2772 },
    { "IFP_TCAM9_DBGCTRLr", 2773 },
    { "IFP_TCAM_3M_POOL0_BIST_CONFIGr", 2774 },
    { "IFP_TCAM_3M_POOL0_BIST_DBG_DATAr", 2775 },
    { "IFP_TCAM_3M_POOL0_BIST_STATUSr", 2776 },
    { "IFP_TCAM_3M_POOL1_BIST_CONFIGr", 2777 },
    { "IFP_TCAM_3M_POOL1_BIST_DBG_DATAr", 2778 },
    { "IFP_TCAM_3M_POOL1_BIST_STATUSr", 2779 },
    { "IFP_TCAM_3M_POOL2_BIST_CONFIGr", 2780 },
    { "IFP_TCAM_3M_POOL2_BIST_DBG_DATAr", 2781 },
    { "IFP_TCAM_3M_POOL2_BIST_STATUSr", 2782 },
    { "IFP_TCAM_3M_POOL3_BIST_CONFIGr", 2783 },
    { "IFP_TCAM_3M_POOL3_BIST_DBG_DATAr", 2784 },
    { "IFP_TCAM_3M_POOL3_BIST_STATUSr", 2785 },
    { "IFP_TCAM_POOL0_BISTCTRLr", 2786 },
    { "IFP_TCAM_POOL0_BIST_CONFIGr", 2787 },
    { "IFP_TCAM_POOL0_BIST_DBG_DATAr", 2788 },
    { "IFP_TCAM_POOL0_BIST_STATUSr", 2789 },
    { "IFP_TCAM_POOL1_BISTCTRLr", 2790 },
    { "IFP_TCAM_POOL1_BIST_CONFIGr", 2791 },
    { "IFP_TCAM_POOL1_BIST_DBG_DATAr", 2792 },
    { "IFP_TCAM_POOL1_BIST_STATUSr", 2793 },
    { "IFP_TCAM_POOL2_BISTCTRLr", 2794 },
    { "IFP_TCAM_POOL2_BIST_CONFIGr", 2795 },
    { "IFP_TCAM_POOL2_BIST_DBG_DATAr", 2796 },
    { "IFP_TCAM_POOL2_BIST_STATUSr", 2797 },
    { "IFP_TCAM_POOL3_BISTCTRLr", 2798 },
    { "IFP_TCAM_POOL3_BIST_CONFIGr", 2799 },
    { "IFP_TCAM_POOL3_BIST_DBG_DATAr", 2800 },
    { "IFP_TCAM_POOL3_BIST_STATUSr", 2801 },
    { "IFP_TCAM_WIDEm", 2802 },
    { "IFWD_EN_COR_ERR_RPTr", 2803 },
    { "IFWD_SER_CONTROLr", 2804 },
    { "IGMP_MLD_PKT_CONTROLr", 2805 },
    { "IHG_LOOKUPr", 2806 },
    { "IIPMC_64r", 2807 },
    { "ILPM_SER_CONTROLr", 2808 },
    { "ILTOMC_64r", 2809 },
    { "IMIRROR_BITMAPm", 2810 },
    { "IMRP4r", 2811 },
    { "IMRP6r", 2812 },
    { "IM_MTP_INDEXm", 2813 },
    { "ING_1588_INGRESS_CTRLm", 2814 },
    { "ING_1588_PARSING_CONTROLr", 2815 },
    { "ING_ACTIVE_L3_IIF_PROFILEm", 2816 },
    { "ING_CONFIG_64r", 2817 },
    { "ING_COS_MODEr", 2818 },
    { "ING_DNAT_ADDRESS_TYPEm", 2819 },
    { "ING_DNAT_ADDRESS_TYPE_HASH_CONTROLr", 2820 },
    { "ING_DNAT_ADDRESS_TYPE_RAM_CONTROLr", 2821 },
    { "ING_DVP_2_TABLEm", 2822 },
    { "ING_DVP_TABLEm", 2823 },
    { "ING_ECN_COUNTER_64r", 2824 },
    { "ING_EGRMSKBMAPm", 2825 },
    { "ING_EN_EFILTER_BITMAPm", 2826 },
    { "ING_ETAG_PCP_MAPPINGm", 2827 },
    { "ING_ETAG_PCP_MAPPING_CONTROL_DBGCTRLr", 2828 },
    { "ING_EVENT_DEBUGr", 2829 },
    { "ING_EVENT_DEBUG_2r", 2830 },
    { "ING_EVENT_DEBUG_3r", 2831 },
    { "ING_FCOE_ETHERTYPEr", 2832 },
    { "ING_FC_HEADER_TYPEm", 2833 },
    { "ING_FLEX_CTR_COUNTER_TABLE_0m", 2834 },
    { "ING_FLEX_CTR_COUNTER_TABLE_1m", 2835 },
    { "ING_FLEX_CTR_COUNTER_TABLE_10m", 2836 },
    { "ING_FLEX_CTR_COUNTER_TABLE_11m", 2837 },
    { "ING_FLEX_CTR_COUNTER_TABLE_12m", 2838 },
    { "ING_FLEX_CTR_COUNTER_TABLE_13m", 2839 },
    { "ING_FLEX_CTR_COUNTER_TABLE_14m", 2840 },
    { "ING_FLEX_CTR_COUNTER_TABLE_15m", 2841 },
    { "ING_FLEX_CTR_COUNTER_TABLE_16m", 2842 },
    { "ING_FLEX_CTR_COUNTER_TABLE_17m", 2843 },
    { "ING_FLEX_CTR_COUNTER_TABLE_18m", 2844 },
    { "ING_FLEX_CTR_COUNTER_TABLE_19m", 2845 },
    { "ING_FLEX_CTR_COUNTER_TABLE_2m", 2846 },
    { "ING_FLEX_CTR_COUNTER_TABLE_3m", 2847 },
    { "ING_FLEX_CTR_COUNTER_TABLE_4m", 2848 },
    { "ING_FLEX_CTR_COUNTER_TABLE_5m", 2849 },
    { "ING_FLEX_CTR_COUNTER_TABLE_6m", 2850 },
    { "ING_FLEX_CTR_COUNTER_TABLE_7m", 2851 },
    { "ING_FLEX_CTR_COUNTER_TABLE_8m", 2852 },
    { "ING_FLEX_CTR_COUNTER_TABLE_9m", 2853 },
    { "ING_FLEX_CTR_COUNTER_TABLE_CONTROL_0r", 2854 },
    { "ING_FLEX_CTR_COUNTER_TABLE_CONTROL_1r", 2855 },
    { "ING_FLEX_CTR_COUNTER_TABLE_CONTROL_10r", 2856 },
    { "ING_FLEX_CTR_COUNTER_TABLE_CONTROL_11r", 2857 },
    { "ING_FLEX_CTR_COUNTER_TABLE_CONTROL_12r", 2858 },
    { "ING_FLEX_CTR_COUNTER_TABLE_CONTROL_13r", 2859 },
    { "ING_FLEX_CTR_COUNTER_TABLE_CONTROL_14r", 2860 },
    { "ING_FLEX_CTR_COUNTER_TABLE_CONTROL_15r", 2861 },
    { "ING_FLEX_CTR_COUNTER_TABLE_CONTROL_16r", 2862 },
    { "ING_FLEX_CTR_COUNTER_TABLE_CONTROL_17r", 2863 },
    { "ING_FLEX_CTR_COUNTER_TABLE_CONTROL_18r", 2864 },
    { "ING_FLEX_CTR_COUNTER_TABLE_CONTROL_19r", 2865 },
    { "ING_FLEX_CTR_COUNTER_TABLE_CONTROL_2r", 2866 },
    { "ING_FLEX_CTR_COUNTER_TABLE_CONTROL_3r", 2867 },
    { "ING_FLEX_CTR_COUNTER_TABLE_CONTROL_4r", 2868 },
    { "ING_FLEX_CTR_COUNTER_TABLE_CONTROL_5r", 2869 },
    { "ING_FLEX_CTR_COUNTER_TABLE_CONTROL_6r", 2870 },
    { "ING_FLEX_CTR_COUNTER_TABLE_CONTROL_7r", 2871 },
    { "ING_FLEX_CTR_COUNTER_TABLE_CONTROL_8r", 2872 },
    { "ING_FLEX_CTR_COUNTER_TABLE_CONTROL_9r", 2873 },
    { "ING_FLEX_CTR_COUNTER_UPDATE_CONTROL_0r", 2874 },
    { "ING_FLEX_CTR_COUNTER_UPDATE_CONTROL_1r", 2875 },
    { "ING_FLEX_CTR_COUNTER_UPDATE_CONTROL_10r", 2876 },
    { "ING_FLEX_CTR_COUNTER_UPDATE_CONTROL_11r", 2877 },
    { "ING_FLEX_CTR_COUNTER_UPDATE_CONTROL_12r", 2878 },
    { "ING_FLEX_CTR_COUNTER_UPDATE_CONTROL_13r", 2879 },
    { "ING_FLEX_CTR_COUNTER_UPDATE_CONTROL_14r", 2880 },
    { "ING_FLEX_CTR_COUNTER_UPDATE_CONTROL_15r", 2881 },
    { "ING_FLEX_CTR_COUNTER_UPDATE_CONTROL_16r", 2882 },
    { "ING_FLEX_CTR_COUNTER_UPDATE_CONTROL_17r", 2883 },
    { "ING_FLEX_CTR_COUNTER_UPDATE_CONTROL_18r", 2884 },
    { "ING_FLEX_CTR_COUNTER_UPDATE_CONTROL_19r", 2885 },
    { "ING_FLEX_CTR_COUNTER_UPDATE_CONTROL_2r", 2886 },
    { "ING_FLEX_CTR_COUNTER_UPDATE_CONTROL_3r", 2887 },
    { "ING_FLEX_CTR_COUNTER_UPDATE_CONTROL_4r", 2888 },
    { "ING_FLEX_CTR_COUNTER_UPDATE_CONTROL_5r", 2889 },
    { "ING_FLEX_CTR_COUNTER_UPDATE_CONTROL_6r", 2890 },
    { "ING_FLEX_CTR_COUNTER_UPDATE_CONTROL_7r", 2891 },
    { "ING_FLEX_CTR_COUNTER_UPDATE_CONTROL_8r", 2892 },
    { "ING_FLEX_CTR_COUNTER_UPDATE_CONTROL_9r", 2893 },
    { "ING_FLEX_CTR_EVICTION_CONTROL_POOL_0r", 2894 },
    { "ING_FLEX_CTR_EVICTION_CONTROL_POOL_1r", 2895 },
    { "ING_FLEX_CTR_EVICTION_CONTROL_POOL_10r", 2896 },
    { "ING_FLEX_CTR_EVICTION_CONTROL_POOL_11r", 2897 },
    { "ING_FLEX_CTR_EVICTION_CONTROL_POOL_12r", 2898 },
    { "ING_FLEX_CTR_EVICTION_CONTROL_POOL_13r", 2899 },
    { "ING_FLEX_CTR_EVICTION_CONTROL_POOL_14r", 2900 },
    { "ING_FLEX_CTR_EVICTION_CONTROL_POOL_15r", 2901 },
    { "ING_FLEX_CTR_EVICTION_CONTROL_POOL_16r", 2902 },
    { "ING_FLEX_CTR_EVICTION_CONTROL_POOL_17r", 2903 },
    { "ING_FLEX_CTR_EVICTION_CONTROL_POOL_18r", 2904 },
    { "ING_FLEX_CTR_EVICTION_CONTROL_POOL_19r", 2905 },
    { "ING_FLEX_CTR_EVICTION_CONTROL_POOL_2r", 2906 },
    { "ING_FLEX_CTR_EVICTION_CONTROL_POOL_3r", 2907 },
    { "ING_FLEX_CTR_EVICTION_CONTROL_POOL_4r", 2908 },
    { "ING_FLEX_CTR_EVICTION_CONTROL_POOL_5r", 2909 },
    { "ING_FLEX_CTR_EVICTION_CONTROL_POOL_6r", 2910 },
    { "ING_FLEX_CTR_EVICTION_CONTROL_POOL_7r", 2911 },
    { "ING_FLEX_CTR_EVICTION_CONTROL_POOL_8r", 2912 },
    { "ING_FLEX_CTR_EVICTION_CONTROL_POOL_9r", 2913 },
    { "ING_FLEX_CTR_EVICTION_LFSR_SEED_POOL_0r", 2914 },
    { "ING_FLEX_CTR_EVICTION_LFSR_SEED_POOL_1r", 2915 },
    { "ING_FLEX_CTR_EVICTION_LFSR_SEED_POOL_10r", 2916 },
    { "ING_FLEX_CTR_EVICTION_LFSR_SEED_POOL_11r", 2917 },
    { "ING_FLEX_CTR_EVICTION_LFSR_SEED_POOL_12r", 2918 },
    { "ING_FLEX_CTR_EVICTION_LFSR_SEED_POOL_13r", 2919 },
    { "ING_FLEX_CTR_EVICTION_LFSR_SEED_POOL_14r", 2920 },
    { "ING_FLEX_CTR_EVICTION_LFSR_SEED_POOL_15r", 2921 },
    { "ING_FLEX_CTR_EVICTION_LFSR_SEED_POOL_16r", 2922 },
    { "ING_FLEX_CTR_EVICTION_LFSR_SEED_POOL_17r", 2923 },
    { "ING_FLEX_CTR_EVICTION_LFSR_SEED_POOL_18r", 2924 },
    { "ING_FLEX_CTR_EVICTION_LFSR_SEED_POOL_19r", 2925 },
    { "ING_FLEX_CTR_EVICTION_LFSR_SEED_POOL_2r", 2926 },
    { "ING_FLEX_CTR_EVICTION_LFSR_SEED_POOL_3r", 2927 },
    { "ING_FLEX_CTR_EVICTION_LFSR_SEED_POOL_4r", 2928 },
    { "ING_FLEX_CTR_EVICTION_LFSR_SEED_POOL_5r", 2929 },
    { "ING_FLEX_CTR_EVICTION_LFSR_SEED_POOL_6r", 2930 },
    { "ING_FLEX_CTR_EVICTION_LFSR_SEED_POOL_7r", 2931 },
    { "ING_FLEX_CTR_EVICTION_LFSR_SEED_POOL_8r", 2932 },
    { "ING_FLEX_CTR_EVICTION_LFSR_SEED_POOL_9r", 2933 },
    { "ING_FLEX_CTR_EVICTION_THRESHOLD_POOL_0r", 2934 },
    { "ING_FLEX_CTR_EVICTION_THRESHOLD_POOL_1r", 2935 },
    { "ING_FLEX_CTR_EVICTION_THRESHOLD_POOL_10r", 2936 },
    { "ING_FLEX_CTR_EVICTION_THRESHOLD_POOL_11r", 2937 },
    { "ING_FLEX_CTR_EVICTION_THRESHOLD_POOL_12r", 2938 },
    { "ING_FLEX_CTR_EVICTION_THRESHOLD_POOL_13r", 2939 },
    { "ING_FLEX_CTR_EVICTION_THRESHOLD_POOL_14r", 2940 },
    { "ING_FLEX_CTR_EVICTION_THRESHOLD_POOL_15r", 2941 },
    { "ING_FLEX_CTR_EVICTION_THRESHOLD_POOL_16r", 2942 },
    { "ING_FLEX_CTR_EVICTION_THRESHOLD_POOL_17r", 2943 },
    { "ING_FLEX_CTR_EVICTION_THRESHOLD_POOL_18r", 2944 },
    { "ING_FLEX_CTR_EVICTION_THRESHOLD_POOL_19r", 2945 },
    { "ING_FLEX_CTR_EVICTION_THRESHOLD_POOL_2r", 2946 },
    { "ING_FLEX_CTR_EVICTION_THRESHOLD_POOL_3r", 2947 },
    { "ING_FLEX_CTR_EVICTION_THRESHOLD_POOL_4r", 2948 },
    { "ING_FLEX_CTR_EVICTION_THRESHOLD_POOL_5r", 2949 },
    { "ING_FLEX_CTR_EVICTION_THRESHOLD_POOL_6r", 2950 },
    { "ING_FLEX_CTR_EVICTION_THRESHOLD_POOL_7r", 2951 },
    { "ING_FLEX_CTR_EVICTION_THRESHOLD_POOL_8r", 2952 },
    { "ING_FLEX_CTR_EVICTION_THRESHOLD_POOL_9r", 2953 },
    { "ING_FLEX_CTR_OFFSET_TABLE_0m", 2954 },
    { "ING_FLEX_CTR_OFFSET_TABLE_1m", 2955 },
    { "ING_FLEX_CTR_OFFSET_TABLE_10m", 2956 },
    { "ING_FLEX_CTR_OFFSET_TABLE_11m", 2957 },
    { "ING_FLEX_CTR_OFFSET_TABLE_12m", 2958 },
    { "ING_FLEX_CTR_OFFSET_TABLE_13m", 2959 },
    { "ING_FLEX_CTR_OFFSET_TABLE_14m", 2960 },
    { "ING_FLEX_CTR_OFFSET_TABLE_15m", 2961 },
    { "ING_FLEX_CTR_OFFSET_TABLE_16m", 2962 },
    { "ING_FLEX_CTR_OFFSET_TABLE_17m", 2963 },
    { "ING_FLEX_CTR_OFFSET_TABLE_18m", 2964 },
    { "ING_FLEX_CTR_OFFSET_TABLE_19m", 2965 },
    { "ING_FLEX_CTR_OFFSET_TABLE_2m", 2966 },
    { "ING_FLEX_CTR_OFFSET_TABLE_3m", 2967 },
    { "ING_FLEX_CTR_OFFSET_TABLE_4m", 2968 },
    { "ING_FLEX_CTR_OFFSET_TABLE_5m", 2969 },
    { "ING_FLEX_CTR_OFFSET_TABLE_6m", 2970 },
    { "ING_FLEX_CTR_OFFSET_TABLE_7m", 2971 },
    { "ING_FLEX_CTR_OFFSET_TABLE_8m", 2972 },
    { "ING_FLEX_CTR_OFFSET_TABLE_9m", 2973 },
    { "ING_FLEX_CTR_OFFSET_TABLE_CONTROL_0r", 2974 },
    { "ING_FLEX_CTR_OFFSET_TABLE_CONTROL_1r", 2975 },
    { "ING_FLEX_CTR_OFFSET_TABLE_CONTROL_10r", 2976 },
    { "ING_FLEX_CTR_OFFSET_TABLE_CONTROL_11r", 2977 },
    { "ING_FLEX_CTR_OFFSET_TABLE_CONTROL_12r", 2978 },
    { "ING_FLEX_CTR_OFFSET_TABLE_CONTROL_13r", 2979 },
    { "ING_FLEX_CTR_OFFSET_TABLE_CONTROL_14r", 2980 },
    { "ING_FLEX_CTR_OFFSET_TABLE_CONTROL_15r", 2981 },
    { "ING_FLEX_CTR_OFFSET_TABLE_CONTROL_16r", 2982 },
    { "ING_FLEX_CTR_OFFSET_TABLE_CONTROL_17r", 2983 },
    { "ING_FLEX_CTR_OFFSET_TABLE_CONTROL_18r", 2984 },
    { "ING_FLEX_CTR_OFFSET_TABLE_CONTROL_19r", 2985 },
    { "ING_FLEX_CTR_OFFSET_TABLE_CONTROL_2r", 2986 },
    { "ING_FLEX_CTR_OFFSET_TABLE_CONTROL_3r", 2987 },
    { "ING_FLEX_CTR_OFFSET_TABLE_CONTROL_4r", 2988 },
    { "ING_FLEX_CTR_OFFSET_TABLE_CONTROL_5r", 2989 },
    { "ING_FLEX_CTR_OFFSET_TABLE_CONTROL_6r", 2990 },
    { "ING_FLEX_CTR_OFFSET_TABLE_CONTROL_7r", 2991 },
    { "ING_FLEX_CTR_OFFSET_TABLE_CONTROL_8r", 2992 },
    { "ING_FLEX_CTR_OFFSET_TABLE_CONTROL_9r", 2993 },
    { "ING_FLEX_CTR_PKT_ATTR_SELECTOR_KEY_0r", 2994 },
    { "ING_FLEX_CTR_PKT_ATTR_SELECTOR_KEY_1r", 2995 },
    { "ING_FLEX_CTR_PKT_ATTR_SELECTOR_KEY_10r", 2996 },
    { "ING_FLEX_CTR_PKT_ATTR_SELECTOR_KEY_11r", 2997 },
    { "ING_FLEX_CTR_PKT_ATTR_SELECTOR_KEY_12r", 2998 },
    { "ING_FLEX_CTR_PKT_ATTR_SELECTOR_KEY_13r", 2999 },
    { "ING_FLEX_CTR_PKT_ATTR_SELECTOR_KEY_14r", 3000 },
    { "ING_FLEX_CTR_PKT_ATTR_SELECTOR_KEY_15r", 3001 },
    { "ING_FLEX_CTR_PKT_ATTR_SELECTOR_KEY_16r", 3002 },
    { "ING_FLEX_CTR_PKT_ATTR_SELECTOR_KEY_17r", 3003 },
    { "ING_FLEX_CTR_PKT_ATTR_SELECTOR_KEY_18r", 3004 },
    { "ING_FLEX_CTR_PKT_ATTR_SELECTOR_KEY_19r", 3005 },
    { "ING_FLEX_CTR_PKT_ATTR_SELECTOR_KEY_2r", 3006 },
    { "ING_FLEX_CTR_PKT_ATTR_SELECTOR_KEY_3r", 3007 },
    { "ING_FLEX_CTR_PKT_ATTR_SELECTOR_KEY_4r", 3008 },
    { "ING_FLEX_CTR_PKT_ATTR_SELECTOR_KEY_5r", 3009 },
    { "ING_FLEX_CTR_PKT_ATTR_SELECTOR_KEY_6r", 3010 },
    { "ING_FLEX_CTR_PKT_ATTR_SELECTOR_KEY_7r", 3011 },
    { "ING_FLEX_CTR_PKT_ATTR_SELECTOR_KEY_8r", 3012 },
    { "ING_FLEX_CTR_PKT_ATTR_SELECTOR_KEY_9r", 3013 },
    { "ING_FLEX_CTR_PKT_PRI_MAPm", 3014 },
    { "ING_FLEX_CTR_PKT_RES_MAPm", 3015 },
    { "ING_FLEX_CTR_PORT_MAPm", 3016 },
    { "ING_FLEX_CTR_PRI_CNG_MAPm", 3017 },
    { "ING_FLEX_CTR_TOS_MAPm", 3018 },
    { "ING_GTP_CONTROLr", 3019 },
    { "ING_HASH_CONFIG_0r", 3020 },
    { "ING_HBFC_CNTAG_ETHERTYPEr", 3021 },
    { "ING_HIGIG_TRUNK_OVERRIDE_PROFILEm", 3022 },
    { "ING_HW_RESET_CONTROL_1r", 3023 },
    { "ING_HW_RESET_CONTROL_2r", 3024 },
    { "ING_IDB_TO_DEV_MAPm", 3025 },
    { "ING_IPV6_MC_RESERVED_ADDRESSm", 3026 },
    { "ING_L2_TUNNEL_PARSE_CONTROLr", 3027 },
    { "ING_L3_NEXT_HOPm", 3028 },
    { "ING_LATENCY_CONTROLr", 3029 },
    { "ING_MIRROR_COS_CONTROLr", 3030 },
    { "ING_MISC_CONFIGr", 3031 },
    { "ING_MISC_CONFIG2r", 3032 },
    { "ING_MODMAP_CTRLr", 3033 },
    { "ING_MOD_MAP_TABLEm", 3034 },
    { "ING_MPLS_ENTRY_ACTION_TABLE_Am", 3035 },
    { "ING_MPLS_ENTRY_ACTION_TABLE_Bm", 3036 },
    { "ING_MPLS_ENTRY_REMAP_TABLE_Am", 3037 },
    { "ING_MPLS_ENTRY_REMAP_TABLE_Bm", 3038 },
    { "ING_MPLS_EXP_MAPPINGm", 3039 },
    { "ING_MPLS_INNER_TPIDr", 3040 },
    { "ING_MPLS_TPIDr", 3041 },
    { "ING_MPLS_TPID_0r", 3042 },
    { "ING_MPLS_TPID_1r", 3043 },
    { "ING_MPLS_TPID_2r", 3044 },
    { "ING_MPLS_TPID_3r", 3045 },
    { "ING_NIV_CONFIGr", 3046 },
    { "ING_NIV_RX_FRAMES_ERROR_DROP_64r", 3047 },
    { "ING_NIV_RX_FRAMES_FORWARDING_DROP_64r", 3048 },
    { "ING_NIV_RX_FRAMES_VLAN_TAGGED_64r", 3049 },
    { "ING_OUTER_DOT1P_MAPPING_TABLEm", 3050 },
    { "ING_OUTER_TPIDr", 3051 },
    { "ING_OUTER_TPID_0r", 3052 },
    { "ING_OUTER_TPID_1r", 3053 },
    { "ING_OUTER_TPID_2r", 3054 },
    { "ING_OUTER_TPID_3r", 3055 },
    { "ING_PRI_CNG_MAPm", 3056 },
    { "ING_PW_TERM_SEQ_NUMm", 3057 },
    { "ING_QCN_CNTAG_ETHERTYPEr", 3058 },
    { "ING_Q_BEGINr", 3059 },
    { "ING_ROUTED_INT_PRI_MAPPINGm", 3060 },
    { "ING_SCTP_CONTROLr", 3061 },
    { "ING_SER_FIFOm", 3062 },
    { "ING_SER_FIFO_CTRLr", 3063 },
    { "ING_SNATm", 3064 },
    { "ING_SNAT_CAM_BIST_CONFIGr", 3065 },
    { "ING_SNAT_CAM_BIST_CONTROLr", 3066 },
    { "ING_SNAT_CAM_BIST_DBG_DATAr", 3067 },
    { "ING_SNAT_CAM_BIST_STATUSr", 3068 },
    { "ING_SNAT_DATA_ONLYm", 3069 },
    { "ING_SNAT_HIT_ONLYm", 3070 },
    { "ING_SNAT_ONLYm", 3071 },
    { "ING_SYS_RSVD_VIDr", 3072 },
    { "ING_TRILL_ADJACENCYr", 3073 },
    { "ING_TRILL_PARSE_CONTROLm", 3074 },
    { "ING_TRILL_PAYLOAD_PARSE_CONTROLm", 3075 },
    { "ING_TRILL_RX_ACCESS_PORT_TRILL_PKTS_DISCARDED_64r", 3076 },
    { "ING_TRILL_RX_NETWORK_PORT_NON_TRILL_PKTS_DISCARDED_64r", 3077 },
    { "ING_TRILL_RX_PKTS_64r", 3078 },
    { "ING_TUNNEL_ECN_DECAPm", 3079 },
    { "ING_TUNNEL_ECN_DECAP_2m", 3080 },
    { "ING_UNTAGGED_PHBm", 3081 },
    { "ING_VLAN_RANGEm", 3082 },
    { "ING_VLAN_TAG_ACTION_PROFILEm", 3083 },
    { "ING_VLAN_TAG_ACTION_PROFILE_CONTROL_DBGCTRLr", 3084 },
    { "ING_VP_VLAN_MEMBERSHIPm", 3085 },
    { "ING_VP_VLAN_MEMBERSHIP_HASH_CONTROLr", 3086 },
    { "ING_VXLT_ACTION_TABLE_Am", 3087 },
    { "ING_VXLT_ACTION_TABLE_Bm", 3088 },
    { "ING_VXLT_REMAP_TABLE_Am", 3089 },
    { "ING_VXLT_REMAP_TABLE_Bm", 3090 },
    { "ING_WESP_PROTO_CONTROLr", 3091 },
    { "INITIAL_ING_L3_NEXT_HOPm", 3092 },
    { "INITIAL_L3_ECMPm", 3093 },
    { "INITIAL_L3_ECMP_GROUPm", 3094 },
    { "INITIAL_PROT_GROUP_TABLEm", 3095 },
    { "INITIAL_PROT_NHI_TABLEm", 3096 },
    { "INSTRUMENTATION_TRIGGERS_ENABLEm", 3097 },
    { "INSTRUMENT_CPU_COS_CONFIGr", 3098 },
    { "INTFO_CONGST_STr", 3099 },
    { "INTFO_EN_COR_ERR_RPTr", 3100 },
    { "INTFO_FCN_ENr", 3101 },
    { "INTFO_HW_UPDATE_DISr", 3102 },
    { "INTFO_MEM_TMr", 3103 },
    { "INTFO_MERGE_MCQ_POOLr", 3104 },
    { "INTFO_MERGE_RQE_POOLr", 3105 },
    { "INTFO_OOBFC_MSG_RX_FAILED_CNTr", 3106 },
    { "INTFO_OOBFC_MSG_RX_FAILED_CNT0r", 3107 },
    { "INTFO_OOBFC_MSG_RX_FAILED_CNT1r", 3108 },
    { "INTFO_OOBFC_MSG_RX_FAILED_CNT2r", 3109 },
    { "INTFO_OOBFC_MSG_RX_FAILED_CNT3r", 3110 },
    { "INTFO_STAT_MSG_FF_STATUSr", 3111 },
    { "INTFO_STAT_QS_CMD_FF_STATUSr", 3112 },
    { "INTFO_STAT_QS_RX_R_FF_STATUSr", 3113 },
    { "INTFO_STAT_QS_RX_S_FF_STATUSr", 3114 },
    { "INTFO_STAT_SP_CMD_FF_STATUSr", 3115 },
    { "INTFO_STAT_THDI_SP_RX_RA_FF_STATUSr", 3116 },
    { "INTFO_STAT_THDI_SP_RX_RB_FF_STATUSr", 3117 },
    { "INTFO_STAT_THDI_SP_RX_SA_FF_STATUSr", 3118 },
    { "INTFO_STAT_THDI_SP_RX_SB_FF_STATUSr", 3119 },
    { "INTFO_STAT_THDM_SP_RX_RA_FF_STATUSr", 3120 },
    { "INTFO_STAT_THDM_SP_RX_RB_FF_STATUSr", 3121 },
    { "INTFO_STAT_THDM_SP_RX_SA_FF_STATUSr", 3122 },
    { "INTFO_STAT_THDM_SP_RX_SB_FF_STATUSr", 3123 },
    { "INT_CN_TO_MMUIF_MAPPINGm", 3124 },
    { "IP0_INTR_ENABLEr", 3125 },
    { "IP0_INTR_STATUSr", 3126 },
    { "IPARS_EN_COR_ERR_RPTr", 3127 },
    { "IPARS_SER_CONTROLr", 3128 },
    { "IPMC_MEMORY_DEBUG_TMr", 3129 },
    { "IPV4_IN_IPV6_PREFIX_MATCH_TABLEm", 3130 },
    { "IPV6_MIN_FRAG_SIZEr", 3131 },
    { "IP_MULTICAST_TCAMm", 3132 },
    { "IP_MULTICAST_TCAM_BIST_CONFIGr", 3133 },
    { "IP_MULTICAST_TCAM_BIST_CONTROLr", 3134 },
    { "IP_MULTICAST_TCAM_BIST_DBG_DATAr", 3135 },
    { "IP_MULTICAST_TCAM_BIST_STATUSr", 3136 },
    { "IP_OPTION_CONTROL_PROFILE_TABLEm", 3137 },
    { "IP_PROTO_MAPm", 3138 },
    { "IP_TO_INT_CN_MAPPINGm", 3139 },
    { "IRSEL1_SER_CONTROLr", 3140 },
    { "IRSEL2_SER_CONTROLr", 3141 },
    { "ISS_BANK_CONFIGr", 3142 },
    { "ISS_LOG_TO_PHY_BANK_MAPr", 3143 },
    { "ISS_LOG_TO_PHY_BANK_MAP_2r", 3144 },
    { "ISS_LOG_TO_PHY_BANK_MAP_3r", 3145 },
    { "ISS_MEMORY_CONTROL_0r", 3146 },
    { "ISS_MEMORY_CONTROL_1r", 3147 },
    { "ISS_MEMORY_CONTROL_2r", 3148 },
    { "ISS_MEMORY_CONTROL_3r", 3149 },
    { "ISS_MEMORY_CONTROL_4r", 3150 },
    { "ISS_MEMORY_CONTROL_5r", 3151 },
    { "ISS_MEMORY_CONTROL_84r", 3152 },
    { "ISW1_SER_CONTROLr", 3153 },
    { "ISW2_SER_CONTROL_0_64r", 3154 },
    { "ISW2_SER_CONTROL_1r", 3155 },
    { "ISW2_SER_CONTROL_2r", 3156 },
    { "ISW3_SER_CONTROL_1r", 3157 },
    { "ISW3_SER_CONTROL_2r", 3158 },
    { "IS_CPU_LB_OPP_CFGr", 3159 },
    { "IS_OPP_SCHED_CFGr", 3160 },
    { "IS_OVR_SUB_GRP0_TBLr", 3161 },
    { "IS_OVR_SUB_GRP1_TBLr", 3162 },
    { "IS_OVR_SUB_GRP2_TBLr", 3163 },
    { "IS_OVR_SUB_GRP3_TBLr", 3164 },
    { "IS_OVR_SUB_GRP4_TBLr", 3165 },
    { "IS_OVR_SUB_GRP5_TBLr", 3166 },
    { "IS_OVR_SUB_GRP6_TBLr", 3167 },
    { "IS_OVR_SUB_GRP7_TBLr", 3168 },
    { "IS_OVR_SUB_GRP_CFGr", 3169 },
    { "IS_PBLK0_CALENDARr", 3170 },
    { "IS_PBLK1_CALENDARr", 3171 },
    { "IS_PBLK2_CALENDARr", 3172 },
    { "IS_PBLK3_CALENDARr", 3173 },
    { "IS_PBLK4_CALENDARr", 3174 },
    { "IS_PBLK5_CALENDARr", 3175 },
    { "IS_PBLK6_CALENDARr", 3176 },
    { "IS_PBLK7_CALENDARr", 3177 },
    { "IS_TDM_CALENDAR0m", 3178 },
    { "IS_TDM_CALENDAR1m", 3179 },
    { "IS_TDM_CONFIGr", 3180 },
    { "IS_TDM_DFT_REGr", 3181 },
    { "IS_TDM_EN_COR_ERR_RPTr", 3182 },
    { "IS_TDM_HSPr", 3183 },
    { "IUNHGI_64r", 3184 },
    { "IUNKOPC_64r", 3185 },
    { "IVP_EN_COR_ERR_RPTr", 3186 },
    { "IVXLT_EN_COR_ERR_RPTr", 3187 },
    { "IVXLT_PT_HWY_RAM_CONTROL_DBGCTRLr", 3188 },
    { "IVXLT_SER_CONTROLr", 3189 },
    { "KNOWN_MCAST_BLOCK_MASKm", 3190 },
    { "L2GRE_CONTROLr", 3191 },
    { "L2GRE_DEFAULT_NETWORK_SVPr", 3192 },
    { "L2MCm", 3193 },
    { "L2Xm", 3194 },
    { "L2_BULKm", 3195 },
    { "L2_BULK_CONTROLr", 3196 },
    { "L2_BULK_ECC_STATUSr", 3197 },
    { "L2_ENTRY_CONTROL_0r", 3198 },
    { "L2_ENTRY_CONTROL_6r", 3199 },
    { "L2_ENTRY_ISS_LPm", 3200 },
    { "L2_ENTRY_LPm", 3201 },
    { "L2_ENTRY_ONLY_ECCm", 3202 },
    { "L2_ENTRY_ONLY_TILEm", 3203 },
    { "L2_ENTRY_PARITY_CONTROLr", 3204 },
    { "L2_ENTRY_TILEm", 3205 },
    { "L2_HITDA_ONLYm", 3206 },
    { "L2_HITSA_ONLYm", 3207 },
    { "L2_HIT_DBGCTRL_0r", 3208 },
    { "L2_LEARN_INSERT_FAILUREm", 3209 },
    { "L2_LP_CONTROL_0r", 3210 },
    { "L2_MGMT_CONTROLr", 3211 },
    { "L2_MGMT_HW_RESET_CONTROL_0r", 3212 },
    { "L2_MGMT_HW_RESET_CONTROL_1r", 3213 },
    { "L2_MGMT_INTRr", 3214 },
    { "L2_MGMT_INTR_MASKr", 3215 },
    { "L2_MGMT_SER_FIFOm", 3216 },
    { "L2_MGMT_SER_FIFO_CTRLr", 3217 },
    { "L2_MOD_FIFOm", 3218 },
    { "L2_MOD_FIFO_CLAIM_AVAILr", 3219 },
    { "L2_MOD_FIFO_CNTr", 3220 },
    { "L2_MOD_FIFO_ENABLEr", 3221 },
    { "L2_MOD_FIFO_MEMORY_CONTROL_0r", 3222 },
    { "L2_MOD_FIFO_PARITY_CONTROLr", 3223 },
    { "L2_MOD_FIFO_RD_PTRr", 3224 },
    { "L2_MOD_FIFO_WR_PTRr", 3225 },
    { "L2_TABLE_HASH_CONTROLr", 3226 },
    { "L2_USER_ENTRYm", 3227 },
    { "L2_USER_ENTRY_CAM_BIST_CONFIGr", 3228 },
    { "L2_USER_ENTRY_CAM_BIST_DBGCTRLr", 3229 },
    { "L2_USER_ENTRY_CAM_BIST_DBG_DATAr", 3230 },
    { "L2_USER_ENTRY_CAM_BIST_STATUSr", 3231 },
    { "L2_USER_ENTRY_CAM_DBGCTRLr", 3232 },
    { "L2_USER_ENTRY_DATA_DBGCTRLr", 3233 },
    { "L2_USER_ENTRY_DATA_ONLYm", 3234 },
    { "L2_USER_ENTRY_DATA_PARITY_CONTROLr", 3235 },
    { "L2_USER_ENTRY_ONLYm", 3236 },
    { "L3_DEFIPm", 3237 },
    { "L3_DEFIP_ALPM_ASSOC_DATA_FULL", 3238 },
    { "L3_DEFIP_ALPM_ASSOC_DATA_REDUCED", 3239 },
    { "L3_DEFIP_ALPM_CFGr", 3240 },
    { "L3_DEFIP_ALPM_ECCm", 3241 },
    { "L3_DEFIP_ALPM_HIT_ONLYm", 3242 },
    { "L3_DEFIP_ALPM_IPV4m", 3243 },
    { "L3_DEFIP_ALPM_IPV4_1m", 3244 },
    { "L3_DEFIP_ALPM_IPV6_128m", 3245 },
    { "L3_DEFIP_ALPM_IPV6_64m", 3246 },
    { "L3_DEFIP_ALPM_IPV6_64_1m", 3247 },
    { "L3_DEFIP_ALPM_RAWm", 3248 },
    { "L3_DEFIP_ALPM_ROUTE_FMT1", 3249 },
    { "L3_DEFIP_ALPM_ROUTE_FMT1_FULL", 3250 },
    { "L3_DEFIP_ALPM_ROUTE_FMT2", 3251 },
    { "L3_DEFIP_ALPM_ROUTE_FMT2_FULL", 3252 },
    { "L3_DEFIP_ALPM_ROUTE_FMT3", 3253 },
    { "L3_DEFIP_ALPM_ROUTE_FMT3_FULL", 3254 },
    { "L3_DEFIP_ALPM_ROUTE_FMT4", 3255 },
    { "L3_DEFIP_ALPM_ROUTE_FMT4_FULL", 3256 },
    { "L3_DEFIP_ALPM_ROUTE_FMT5", 3257 },
    { "L3_DEFIP_ALPM_ROUTE_FMT5_FULL", 3258 },
    { "L3_DEFIP_ASSOC_DATA_1", 3259 },
    { "L3_DEFIP_ASSOC_DATA_2", 3260 },
    { "L3_DEFIP_ASSOC_DATA_3", 3261 },
    { "L3_DEFIP_AUX_CTRLr", 3262 },
    { "L3_DEFIP_AUX_CTRL_1r", 3263 },
    { "L3_DEFIP_AUX_HITBIT_UPDATEm", 3264 },
    { "L3_DEFIP_AUX_RAM_CTRL_0_32r", 3265 },
    { "L3_DEFIP_AUX_SCRATCHm", 3266 },
    { "L3_DEFIP_AUX_TABLEm", 3267 },
    { "L3_DEFIP_CAM_BIST_CONFIGr", 3268 },
    { "L3_DEFIP_CAM_BIST_DBGCTRLr", 3269 },
    { "L3_DEFIP_CAM_BIST_DBG_DATAr", 3270 },
    { "L3_DEFIP_CAM_BIST_STATUSr", 3271 },
    { "L3_DEFIP_CAM_DBGCTRL0r", 3272 },
    { "L3_DEFIP_CAM_DBGCTRL2r", 3273 },
    { "L3_DEFIP_CAM_DBGCTRL3r", 3274 },
    { "L3_DEFIP_CAM_DBGCTRL4r", 3275 },
    { "L3_DEFIP_CAM_DBGCTRL5r", 3276 },
    { "L3_DEFIP_CAM_ENABLEr", 3277 },
    { "L3_DEFIP_DATA_DBGCTRL_0r", 3278 },
    { "L3_DEFIP_DATA_ONLYm", 3279 },
    { "L3_DEFIP_HIT_ONLYm", 3280 },
    { "L3_DEFIP_KEY_SELr", 3281 },
    { "L3_DEFIP_ONLYm", 3282 },
    { "L3_DEFIP_PAIR_128m", 3283 },
    { "L3_DEFIP_PAIR_128_DATA_ONLYm", 3284 },
    { "L3_DEFIP_PAIR_128_HIT_ONLYm", 3285 },
    { "L3_DEFIP_PAIR_128_ONLYm", 3286 },
    { "L3_DEFIP_REPLACE_DATA", 3287 },
    { "L3_DEFIP_RPF_CONTROLr", 3288 },
    { "L3_ECMPm", 3289 },
    { "L3_ECMP_COUNTm", 3290 },
    { "L3_ECMP_RRLB_CNTm", 3291 },
    { "L3_ENTRY_CONTROL_0r", 3292 },
    { "L3_ENTRY_CONTROL_1r", 3293 },
    { "L3_ENTRY_CONTROL_10r", 3294 },
    { "L3_ENTRY_HIT_ONLYm", 3295 },
    { "L3_ENTRY_IPV4_MULTICASTm", 3296 },
    { "L3_ENTRY_IPV4_UNICASTm", 3297 },
    { "L3_ENTRY_IPV6_MULTICASTm", 3298 },
    { "L3_ENTRY_IPV6_UNICASTm", 3299 },
    { "L3_ENTRY_ISS_LPm", 3300 },
    { "L3_ENTRY_LPm", 3301 },
    { "L3_ENTRY_ONLYm", 3302 },
    { "L3_ENTRY_ONLY_ECCm", 3303 },
    { "L3_ENTRY_PARITY_CONTROLr", 3304 },
    { "L3_IIFm", 3305 },
    { "L3_IIF_PROFILEm", 3306 },
    { "L3_IPMCm", 3307 },
    { "L3_IPMC_REMAPm", 3308 },
    { "L3_LP_CONTROL_0r", 3309 },
    { "L3_LP_CONTROL_1r", 3310 },
    { "L3_MTU_VALUESm", 3311 },
    { "L3_TABLE_HASH_CONTROLr", 3312 },
    { "L3_TUNNELm", 3313 },
    { "L3_TUNNEL_CAM_BIST_CONFIGr", 3314 },
    { "L3_TUNNEL_CAM_BIST_DBG_DATAr", 3315 },
    { "L3_TUNNEL_CAM_BIST_STATUSr", 3316 },
    { "L3_TUNNEL_CAM_DBGCTRL_64r", 3317 },
    { "L3_TUNNEL_DATA_ONLYm", 3318 },
    { "L3_TUNNEL_ONLYm", 3319 },
    { "L4_DST_PORT_MAPr", 3320 },
    { "L4_SRC_PORT_MAPr", 3321 },
    { "LEARN_CONTROLr", 3322 },
    { "LEARN_FIFO_ECC_CONTROLr", 3323 },
    { "LINK_LIST_DEBUG_TMr", 3324 },
    { "LINK_STATUSm", 3325 },
    { "LOCAL_SW_DISABLE_CTRLr", 3326 },
    { "LOCAL_SW_DISABLE_DEFAULT_PBMm", 3327 },
    { "LOCAL_SW_DISABLE_DEFAULT_PBM_MIRRm", 3328 },
    { "LPORT_TABm", 3329 },
    { "MAC_BLOCKm", 3330 },
    { "MB_MEMDEBUGr", 3331 },
    { "MCFP_MEM_DEBUGr", 3332 },
    { "MCQE_MEM_DEBUG_TMr", 3333 },
    { "MCQN_MEM_DEBUG_TMr", 3334 },
    { "MC_CONTROL_1r", 3335 },
    { "MC_CONTROL_2r", 3336 },
    { "MC_CONTROL_3r", 3337 },
    { "MC_CONTROL_4r", 3338 },
    { "MC_CONTROL_5r", 3339 },
    { "MIM_DEFAULT_NETWORK_SVPr", 3340 },
    { "MIM_ETHERTYPEr", 3341 },
    { "MIRROR_CONTROLm", 3342 },
    { "MIRROR_CPU_COS_CONFIGr", 3343 },
    { "MIRROR_RQE_Q_NUMr", 3344 },
    { "MIRROR_SELECTr", 3345 },
    { "MMRP_CONTROL_1r", 3346 },
    { "MMRP_CONTROL_2r", 3347 },
    { "MMU_1DBG_Ar", 3348 },
    { "MMU_1DBG_Cr", 3349 },
    { "MMU_2DBG_C_0r", 3350 },
    { "MMU_2DBG_C_1r", 3351 },
    { "MMU_3DBG_Cr", 3352 },
    { "MMU_CBPDATA0m", 3353 },
    { "MMU_CBPDATA1m", 3354 },
    { "MMU_CBPDATA10m", 3355 },
    { "MMU_CBPDATA11m", 3356 },
    { "MMU_CBPDATA12m", 3357 },
    { "MMU_CBPDATA13m", 3358 },
    { "MMU_CBPDATA14m", 3359 },
    { "MMU_CBPDATA15m", 3360 },
    { "MMU_CBPDATA16m", 3361 },
    { "MMU_CBPDATA17m", 3362 },
    { "MMU_CBPDATA18m", 3363 },
    { "MMU_CBPDATA19m", 3364 },
    { "MMU_CBPDATA2m", 3365 },
    { "MMU_CBPDATA20m", 3366 },
    { "MMU_CBPDATA21m", 3367 },
    { "MMU_CBPDATA22m", 3368 },
    { "MMU_CBPDATA23m", 3369 },
    { "MMU_CBPDATA24m", 3370 },
    { "MMU_CBPDATA25m", 3371 },
    { "MMU_CBPDATA26m", 3372 },
    { "MMU_CBPDATA27m", 3373 },
    { "MMU_CBPDATA28m", 3374 },
    { "MMU_CBPDATA29m", 3375 },
    { "MMU_CBPDATA3m", 3376 },
    { "MMU_CBPDATA30m", 3377 },
    { "MMU_CBPDATA31m", 3378 },
    { "MMU_CBPDATA32m", 3379 },
    { "MMU_CBPDATA33m", 3380 },
    { "MMU_CBPDATA34m", 3381 },
    { "MMU_CBPDATA35m", 3382 },
    { "MMU_CBPDATA36m", 3383 },
    { "MMU_CBPDATA37m", 3384 },
    { "MMU_CBPDATA38m", 3385 },
    { "MMU_CBPDATA39m", 3386 },
    { "MMU_CBPDATA4m", 3387 },
    { "MMU_CBPDATA40m", 3388 },
    { "MMU_CBPDATA41m", 3389 },
    { "MMU_CBPDATA42m", 3390 },
    { "MMU_CBPDATA43m", 3391 },
    { "MMU_CBPDATA44m", 3392 },
    { "MMU_CBPDATA45m", 3393 },
    { "MMU_CBPDATA46m", 3394 },
    { "MMU_CBPDATA47m", 3395 },
    { "MMU_CBPDATA48m", 3396 },
    { "MMU_CBPDATA49m", 3397 },
    { "MMU_CBPDATA5m", 3398 },
    { "MMU_CBPDATA50m", 3399 },
    { "MMU_CBPDATA51m", 3400 },
    { "MMU_CBPDATA52m", 3401 },
    { "MMU_CBPDATA53m", 3402 },
    { "MMU_CBPDATA54m", 3403 },
    { "MMU_CBPDATA55m", 3404 },
    { "MMU_CBPDATA56m", 3405 },
    { "MMU_CBPDATA57m", 3406 },
    { "MMU_CBPDATA58m", 3407 },
    { "MMU_CBPDATA59m", 3408 },
    { "MMU_CBPDATA6m", 3409 },
    { "MMU_CBPDATA7m", 3410 },
    { "MMU_CBPDATA8m", 3411 },
    { "MMU_CBPDATA9m", 3412 },
    { "MMU_CCP_ENABLE_ECCP_MEMr", 3413 },
    { "MMU_CCP_EN_COR_ERR_RPTr", 3414 },
    { "MMU_CCP_MEMm", 3415 },
    { "MMU_CCP_RESEQ_MEMm", 3416 },
    { "MMU_CCP_RESEQ_MEM_MMU_XPE0_EPIPE0m", 3417 },
    { "MMU_CCP_RESEQ_MEM_MMU_XPE0_EPIPE1m", 3418 },
    { "MMU_CCP_RESEQ_MEM_MMU_XPE1_EPIPE2m", 3419 },
    { "MMU_CCP_RESEQ_MEM_MMU_XPE1_EPIPE3m", 3420 },
    { "MMU_CCP_RESEQ_MEM_MMU_XPE2_EPIPE0m", 3421 },
    { "MMU_CCP_RESEQ_MEM_MMU_XPE2_EPIPE1m", 3422 },
    { "MMU_CCP_RESEQ_MEM_MMU_XPE3_EPIPE2m", 3423 },
    { "MMU_CCP_RESEQ_MEM_MMU_XPE3_EPIPE3m", 3424 },
    { "MMU_CELL_LINKm", 3425 },
    { "MMU_CFAP_BANK0m", 3426 },
    { "MMU_CFAP_BANK1m", 3427 },
    { "MMU_CFAP_BANK10m", 3428 },
    { "MMU_CFAP_BANK11m", 3429 },
    { "MMU_CFAP_BANK12m", 3430 },
    { "MMU_CFAP_BANK13m", 3431 },
    { "MMU_CFAP_BANK14m", 3432 },
    { "MMU_CFAP_BANK2m", 3433 },
    { "MMU_CFAP_BANK3m", 3434 },
    { "MMU_CFAP_BANK4m", 3435 },
    { "MMU_CFAP_BANK5m", 3436 },
    { "MMU_CFAP_BANK6m", 3437 },
    { "MMU_CFAP_BANK7m", 3438 },
    { "MMU_CFAP_BANK8m", 3439 },
    { "MMU_CFAP_BANK9m", 3440 },
    { "MMU_CFAP_COLLISIONr", 3441 },
    { "MMU_CFAP_ENABLE_ECCP_MEMr", 3442 },
    { "MMU_CFAP_EN_COR_ERR_RPTr", 3443 },
    { "MMU_CFAP_FULLr", 3444 },
    { "MMU_CHFC_SYSPORT_MAPPINGm", 3445 },
    { "MMU_CTR_COLOR_DROP_MEMm", 3446 },
    { "MMU_CTR_ENABLE_ECCP_MEMr", 3447 },
    { "MMU_CTR_ING_DROP_MEMm", 3448 },
    { "MMU_CTR_MC_DROP_MEMm", 3449 },
    { "MMU_CTR_MC_DROP_MEM_MMU_XPE0_EPIPE0m", 3450 },
    { "MMU_CTR_MC_DROP_MEM_MMU_XPE0_EPIPE1m", 3451 },
    { "MMU_CTR_MC_DROP_MEM_MMU_XPE1_EPIPE2m", 3452 },
    { "MMU_CTR_MC_DROP_MEM_MMU_XPE1_EPIPE3m", 3453 },
    { "MMU_CTR_MC_DROP_MEM_MMU_XPE2_EPIPE0m", 3454 },
    { "MMU_CTR_MC_DROP_MEM_MMU_XPE2_EPIPE1m", 3455 },
    { "MMU_CTR_MC_DROP_MEM_MMU_XPE3_EPIPE2m", 3456 },
    { "MMU_CTR_MC_DROP_MEM_MMU_XPE3_EPIPE3m", 3457 },
    { "MMU_CTR_UC_DROP_MEMm", 3458 },
    { "MMU_CTR_UC_DROP_MEM_MMU_XPE0_EPIPE0m", 3459 },
    { "MMU_CTR_UC_DROP_MEM_MMU_XPE0_EPIPE1m", 3460 },
    { "MMU_CTR_UC_DROP_MEM_MMU_XPE1_EPIPE2m", 3461 },
    { "MMU_CTR_UC_DROP_MEM_MMU_XPE1_EPIPE3m", 3462 },
    { "MMU_CTR_UC_DROP_MEM_MMU_XPE2_EPIPE0m", 3463 },
    { "MMU_CTR_UC_DROP_MEM_MMU_XPE2_EPIPE1m", 3464 },
    { "MMU_CTR_UC_DROP_MEM_MMU_XPE3_EPIPE2m", 3465 },
    { "MMU_CTR_UC_DROP_MEM_MMU_XPE3_EPIPE3m", 3466 },
    { "MMU_CTR_WRED_DROP_MEMm", 3467 },
    { "MMU_CTR_WRED_DROP_MEM_MMU_XPE0_EPIPE0m", 3468 },
    { "MMU_CTR_WRED_DROP_MEM_MMU_XPE0_EPIPE1m", 3469 },
    { "MMU_CTR_WRED_DROP_MEM_MMU_XPE1_EPIPE2m", 3470 },
    { "MMU_CTR_WRED_DROP_MEM_MMU_XPE1_EPIPE3m", 3471 },
    { "MMU_CTR_WRED_DROP_MEM_MMU_XPE2_EPIPE0m", 3472 },
    { "MMU_CTR_WRED_DROP_MEM_MMU_XPE2_EPIPE1m", 3473 },
    { "MMU_CTR_WRED_DROP_MEM_MMU_XPE3_EPIPE2m", 3474 },
    { "MMU_CTR_WRED_DROP_MEM_MMU_XPE3_EPIPE3m", 3475 },
    { "MMU_DI_THRr", 3476 },
    { "MMU_DQS_ENABLE_ECCP_MEMr", 3477 },
    { "MMU_DQS_EN_COR_ERR_RPTr", 3478 },
    { "MMU_DQS_REPL_PORT_AGG_MAPr", 3479 },
    { "MMU_DQX_ENABLE_ECCP_MEMr", 3480 },
    { "MMU_DQX_EN_COR_ERR_RPTr", 3481 },
    { "MMU_DQX_MB_CBI_ERRr", 3482 },
    { "MMU_ENQS_CT_FIFOm", 3483 },
    { "MMU_ENQS_CT_FIFO_DFTr", 3484 },
    { "MMU_ENQS_DEBUGr", 3485 },
    { "MMU_ENQS_ENABLE_ECCP_MEMr", 3486 },
    { "MMU_ENQS_EN_COR_ERR_RPTr", 3487 },
    { "MMU_ENQS_NO_DESTr", 3488 },
    { "MMU_ENQS_PBI_DBm", 3489 },
    { "MMU_ENQS_PBI_DB_DFTr", 3490 },
    { "MMU_ENQS_PBI_DB_MMU_SC0_IPIPE0m", 3491 },
    { "MMU_ENQS_PBI_DB_MMU_SC0_IPIPE1m", 3492 },
    { "MMU_ENQS_PBI_DB_MMU_SC0_IPIPE2m", 3493 },
    { "MMU_ENQS_PBI_DB_MMU_SC0_IPIPE3m", 3494 },
    { "MMU_ENQS_PBI_DB_MMU_SC1_IPIPE0m", 3495 },
    { "MMU_ENQS_PBI_DB_MMU_SC1_IPIPE1m", 3496 },
    { "MMU_ENQS_PBI_DB_MMU_SC1_IPIPE2m", 3497 },
    { "MMU_ENQS_PBI_DB_MMU_SC1_IPIPE3m", 3498 },
    { "MMU_ENQS_PORT_NON_EMPTY_BMPAr", 3499 },
    { "MMU_ENQS_PORT_NON_EMPTY_BMPBr", 3500 },
    { "MMU_ENQX_ENABLE_ECCP_MEMr", 3501 },
    { "MMU_ENQX_EN_COR_ERR_RPTr", 3502 },
    { "MMU_ENQX_PIPEMEM_HIm", 3503 },
    { "MMU_ENQX_PIPEMEM_HI_MMU_XPE0_IPIPE0m", 3504 },
    { "MMU_ENQX_PIPEMEM_HI_MMU_XPE0_IPIPE3m", 3505 },
    { "MMU_ENQX_PIPEMEM_HI_MMU_XPE1_IPIPE0m", 3506 },
    { "MMU_ENQX_PIPEMEM_HI_MMU_XPE1_IPIPE3m", 3507 },
    { "MMU_ENQX_PIPEMEM_HI_MMU_XPE2_IPIPE1m", 3508 },
    { "MMU_ENQX_PIPEMEM_HI_MMU_XPE2_IPIPE2m", 3509 },
    { "MMU_ENQX_PIPEMEM_HI_MMU_XPE3_IPIPE1m", 3510 },
    { "MMU_ENQX_PIPEMEM_HI_MMU_XPE3_IPIPE2m", 3511 },
    { "MMU_ENQX_PIPEMEM_LOm", 3512 },
    { "MMU_ENQX_PIPEMEM_LO_MMU_XPE0_IPIPE0m", 3513 },
    { "MMU_ENQX_PIPEMEM_LO_MMU_XPE0_IPIPE3m", 3514 },
    { "MMU_ENQX_PIPEMEM_LO_MMU_XPE1_IPIPE0m", 3515 },
    { "MMU_ENQX_PIPEMEM_LO_MMU_XPE1_IPIPE3m", 3516 },
    { "MMU_ENQX_PIPEMEM_LO_MMU_XPE2_IPIPE1m", 3517 },
    { "MMU_ENQX_PIPEMEM_LO_MMU_XPE2_IPIPE2m", 3518 },
    { "MMU_ENQX_PIPEMEM_LO_MMU_XPE3_IPIPE1m", 3519 },
    { "MMU_ENQX_PIPEMEM_LO_MMU_XPE3_IPIPE2m", 3520 },
    { "MMU_EPRG_ENABLE_ECCP_MEMr", 3521 },
    { "MMU_EPRG_EN_COR_ERR_RPTr", 3522 },
    { "MMU_EPRG_FIFO_CONFIGr", 3523 },
    { "MMU_EPRG_FIFO_STATUSr", 3524 },
    { "MMU_EPRG_MEMm", 3525 },
    { "MMU_EPRG_MEM_MMU_XPE0_XPE0m", 3526 },
    { "MMU_EPRG_MEM_MMU_XPE1_XPE1m", 3527 },
    { "MMU_EPRG_MEM_MMU_XPE2_XPE2m", 3528 },
    { "MMU_EPRG_MEM_MMU_XPE3_XPE3m", 3529 },
    { "MMU_EPRG_MEM_TMr", 3530 },
    { "MMU_GCFG_ALL_CPU_INT_ENr", 3531 },
    { "MMU_GCFG_ALL_CPU_INT_STATr", 3532 },
    { "MMU_GCFG_BST_HW_SNAPSHOT_ENr", 3533 },
    { "MMU_GCFG_BST_SNAPSHOT_ACTION_ENr", 3534 },
    { "MMU_GCFG_BST_TRACKING_ENABLEr", 3535 },
    { "MMU_GCFG_ECC_SINGLE_BIT_ERRORSr", 3536 },
    { "MMU_GCFG_GLB_CPU_INT_CLEARr", 3537 },
    { "MMU_GCFG_GLB_CPU_INT_ENr", 3538 },
    { "MMU_GCFG_GLB_CPU_INT_STATr", 3539 },
    { "MMU_GCFG_MEM_FAIL_ADDR_64m", 3540 },
    { "MMU_GCFG_MEM_FAIL_INT_CTRr", 3541 },
    { "MMU_GCFG_MEM_SER_FIFO_STSr", 3542 },
    { "MMU_GCFG_MISCCONFIGr", 3543 },
    { "MMU_GCFG_PARITY_ENr", 3544 },
    { "MMU_GCFG_SPLITTER_RESP_STATUSr", 3545 },
    { "MMU_GCFG_SPLITTER_SBUS_ERR_CAPTUREr", 3546 },
    { "MMU_INTFO_ENABLE_ECCP_MEMr", 3547 },
    { "MMU_INTFO_TC2PRI_MAPPINGm", 3548 },
    { "MMU_LLFC_TX_CONFIG_1r", 3549 },
    { "MMU_LLFC_TX_CONFIG_2r", 3550 },
    { "MMU_MCFPm", 3551 },
    { "MMU_MCQDB_X_Am", 3552 },
    { "MMU_MCQDB_X_Bm", 3553 },
    { "MMU_MCQDB_Y_Am", 3554 },
    { "MMU_MCQDB_Y_Bm", 3555 },
    { "MMU_MCQEm", 3556 },
    { "MMU_MCQNm", 3557 },
    { "MMU_MTRO_BUCKET_L0_MEMm", 3558 },
    { "MMU_MTRO_BUCKET_L1_MEMm", 3559 },
    { "MMU_MTRO_EGRMETERINGBUCKET_MEMm", 3560 },
    { "MMU_MTRO_EGRMETERINGCONFIG_MEMm", 3561 },
    { "MMU_MTRO_EGRMETERINGCONFIG_MEM_Am", 3562 },
    { "MMU_MTRO_EGRMETERINGCONFIG_MEM_Bm", 3563 },
    { "MMU_MTRO_L0_MEMm", 3564 },
    { "MMU_MTRO_L1_MEMm", 3565 },
    { "MMU_PDB_Xm", 3566 },
    { "MMU_PDB_Ym", 3567 },
    { "MMU_PKTHDRm", 3568 },
    { "MMU_PKT_LINKm", 3569 },
    { "MMU_PORTCNTm", 3570 },
    { "MMU_PORT_CREDITr", 3571 },
    { "MMU_PQE0_MEMm", 3572 },
    { "MMU_PQE0_MEM_MMU_XPE0_XPE0m", 3573 },
    { "MMU_PQE0_MEM_MMU_XPE1_XPE1m", 3574 },
    { "MMU_PQE0_MEM_MMU_XPE2_XPE2m", 3575 },
    { "MMU_PQE0_MEM_MMU_XPE3_XPE3m", 3576 },
    { "MMU_PQE1_MEMm", 3577 },
    { "MMU_PQE1_MEM_MMU_XPE0_XPE0m", 3578 },
    { "MMU_PQE1_MEM_MMU_XPE1_XPE1m", 3579 },
    { "MMU_PQE1_MEM_MMU_XPE2_XPE2m", 3580 },
    { "MMU_PQE1_MEM_MMU_XPE3_XPE3m", 3581 },
    { "MMU_PQE_ENABLE_ECCP_MEMr", 3582 },
    { "MMU_PQE_EN_COR_ERR_RPTr", 3583 },
    { "MMU_REPL_GROUP_INFO_TBLm", 3584 },
    { "MMU_REPL_GROUP_INITIAL_COPY_COUNTm", 3585 },
    { "MMU_REPL_GROUP_INITIAL_COPY_COUNT0m", 3586 },
    { "MMU_REPL_GROUP_INITIAL_COPY_COUNT1m", 3587 },
    { "MMU_REPL_HEAD_TBLm", 3588 },
    { "MMU_REPL_LIST_TBLm", 3589 },
    { "MMU_REPL_STATE_TBLm", 3590 },
    { "MMU_RQE_ENABLE_ECCP_MEMr", 3591 },
    { "MMU_RXD_PKT_64r", 3592 },
    { "MMU_SCFG_ECC_SINGLE_BIT_ERRORSr", 3593 },
    { "MMU_SCFG_MEM_FAIL_ADDR_64m", 3594 },
    { "MMU_SCFG_MEM_FAIL_INT_CTRr", 3595 },
    { "MMU_SCFG_MEM_SER_FIFO_STSr", 3596 },
    { "MMU_SCFG_MISCCONFIGr", 3597 },
    { "MMU_SCFG_PARITY_ENr", 3598 },
    { "MMU_SCFG_SC_CPU_INT_CLEARr", 3599 },
    { "MMU_SCFG_SC_CPU_INT_ENr", 3600 },
    { "MMU_SCFG_SC_CPU_INT_STATr", 3601 },
    { "MMU_SCFG_START_BY_START_ERRORr", 3602 },
    { "MMU_SCFG_TOQ_MC_CFG0r", 3603 },
    { "MMU_SCFG_TOQ_MC_CFG1r", 3604 },
    { "MMU_SCFG_TOQ_MC_CFG2r", 3605 },
    { "MMU_THDI_ENABLE_ECCP_MEMr", 3606 },
    { "MMU_THDM_DB_CPUQUEUE_BST_THRESHOLD_PROFILEr", 3607 },
    { "MMU_THDM_DB_CPUQUEUE_BST_THRESHOLD_PROFILE_MMU_XPE0_SLICE0r", 3608 },
    { "MMU_THDM_DB_CPUQUEUE_BST_THRESHOLD_PROFILE_MMU_XPE1_SLICE1r", 3609 },
    { "MMU_THDM_DB_CPUQUEUE_BST_THRESHOLD_PROFILE_MMU_XPE2_SLICE0r", 3610 },
    { "MMU_THDM_DB_CPUQUEUE_BST_THRESHOLD_PROFILE_MMU_XPE3_SLICE1r", 3611 },
    { "MMU_THDM_DB_DEVICE_BST_STATr", 3612 },
    { "MMU_THDM_DB_DEVICE_BYPASSr", 3613 },
    { "MMU_THDM_DB_DEVICE_THR_CONFIGr", 3614 },
    { "MMU_THDM_DB_ENABLE_ECCP_MEMr", 3615 },
    { "MMU_THDM_DB_EN_COR_ERR_RPTr", 3616 },
    { "MMU_THDM_DB_MEMORY_TMr", 3617 },
    { "MMU_THDM_DB_PKTPTR_CACHEr", 3618 },
    { "MMU_THDM_DB_PKTPTR_CACHE_STATUSr", 3619 },
    { "MMU_THDM_DB_POOL_DROP_STATESr", 3620 },
    { "MMU_THDM_DB_POOL_MCUC_BST_STATr", 3621 },
    { "MMU_THDM_DB_POOL_MCUC_BST_THRESHOLDr", 3622 },
    { "MMU_THDM_DB_POOL_MC_BST_STATr", 3623 },
    { "MMU_THDM_DB_POOL_MC_BST_THRESHOLDr", 3624 },
    { "MMU_THDM_DB_POOL_MC_SHARED_COUNTr", 3625 },
    { "MMU_THDM_DB_POOL_RED_RESUME_LIMITr", 3626 },
    { "MMU_THDM_DB_POOL_RED_SHARED_LIMITr", 3627 },
    { "MMU_THDM_DB_POOL_RESUME_LIMITr", 3628 },
    { "MMU_THDM_DB_POOL_SHARED_COUNTr", 3629 },
    { "MMU_THDM_DB_POOL_SHARED_LIMITr", 3630 },
    { "MMU_THDM_DB_POOL_YELLOW_RESUME_LIMITr", 3631 },
    { "MMU_THDM_DB_POOL_YELLOW_SHARED_LIMITr", 3632 },
    { "MMU_THDM_DB_PORTSP_BSTm", 3633 },
    { "MMU_THDM_DB_PORTSP_BST_MMU_XPE0_EPIPE0m", 3634 },
    { "MMU_THDM_DB_PORTSP_BST_MMU_XPE0_EPIPE1m", 3635 },
    { "MMU_THDM_DB_PORTSP_BST_MMU_XPE1_EPIPE2m", 3636 },
    { "MMU_THDM_DB_PORTSP_BST_MMU_XPE1_EPIPE3m", 3637 },
    { "MMU_THDM_DB_PORTSP_BST_MMU_XPE2_EPIPE0m", 3638 },
    { "MMU_THDM_DB_PORTSP_BST_MMU_XPE2_EPIPE1m", 3639 },
    { "MMU_THDM_DB_PORTSP_BST_MMU_XPE3_EPIPE2m", 3640 },
    { "MMU_THDM_DB_PORTSP_BST_MMU_XPE3_EPIPE3m", 3641 },
    { "MMU_THDM_DB_PORTSP_BST_THRESHOLDr", 3642 },
    { "MMU_THDM_DB_PORTSP_CONFIGm", 3643 },
    { "MMU_THDM_DB_PORTSP_CONFIG_Am", 3644 },
    { "MMU_THDM_DB_PORTSP_CONFIG_Bm", 3645 },
    { "MMU_THDM_DB_PORTSP_CONFIG_Cm", 3646 },
    { "MMU_THDM_DB_PORTSP_DROP_STATE_BMP_64r", 3647 },
    { "MMU_THDM_DB_PORTSP_DROP_STATE_BMP_64_MMU_XPE0_EPIPE0r", 3648 },
    { "MMU_THDM_DB_PORTSP_DROP_STATE_BMP_64_MMU_XPE0_EPIPE1r", 3649 },
    { "MMU_THDM_DB_PORTSP_DROP_STATE_BMP_64_MMU_XPE1_EPIPE2r", 3650 },
    { "MMU_THDM_DB_PORTSP_DROP_STATE_BMP_64_MMU_XPE1_EPIPE3r", 3651 },
    { "MMU_THDM_DB_PORTSP_DROP_STATE_BMP_64_MMU_XPE2_EPIPE0r", 3652 },
    { "MMU_THDM_DB_PORTSP_DROP_STATE_BMP_64_MMU_XPE2_EPIPE1r", 3653 },
    { "MMU_THDM_DB_PORTSP_DROP_STATE_BMP_64_MMU_XPE3_EPIPE2r", 3654 },
    { "MMU_THDM_DB_PORTSP_DROP_STATE_BMP_64_MMU_XPE3_EPIPE3r", 3655 },
    { "MMU_THDM_DB_PORTSP_RED_DROP_STATE_BMP_64r", 3656 },
    { "MMU_THDM_DB_PORTSP_RED_DROP_STATE_BMP_64_MMU_XPE0_EPIPE0r", 3657 },
    { "MMU_THDM_DB_PORTSP_RED_DROP_STATE_BMP_64_MMU_XPE0_EPIPE1r", 3658 },
    { "MMU_THDM_DB_PORTSP_RED_DROP_STATE_BMP_64_MMU_XPE1_EPIPE2r", 3659 },
    { "MMU_THDM_DB_PORTSP_RED_DROP_STATE_BMP_64_MMU_XPE1_EPIPE3r", 3660 },
    { "MMU_THDM_DB_PORTSP_RED_DROP_STATE_BMP_64_MMU_XPE2_EPIPE0r", 3661 },
    { "MMU_THDM_DB_PORTSP_RED_DROP_STATE_BMP_64_MMU_XPE2_EPIPE1r", 3662 },
    { "MMU_THDM_DB_PORTSP_RED_DROP_STATE_BMP_64_MMU_XPE3_EPIPE2r", 3663 },
    { "MMU_THDM_DB_PORTSP_RED_DROP_STATE_BMP_64_MMU_XPE3_EPIPE3r", 3664 },
    { "MMU_THDM_DB_PORTSP_SHARED_COUNTr", 3665 },
    { "MMU_THDM_DB_PORTSP_SHARED_COUNT_MMU_XPE0r", 3666 },
    { "MMU_THDM_DB_PORTSP_SHARED_COUNT_MMU_XPE1r", 3667 },
    { "MMU_THDM_DB_PORTSP_SHARED_COUNT_MMU_XPE2r", 3668 },
    { "MMU_THDM_DB_PORTSP_SHARED_COUNT_MMU_XPE3r", 3669 },
    { "MMU_THDM_DB_PORTSP_THRESHOLD_PROFILE_SELr", 3670 },
    { "MMU_THDM_DB_PORTSP_THRESHOLD_PROFILE_SEL_MMU_XPE0r", 3671 },
    { "MMU_THDM_DB_PORTSP_THRESHOLD_PROFILE_SEL_MMU_XPE1r", 3672 },
    { "MMU_THDM_DB_PORTSP_THRESHOLD_PROFILE_SEL_MMU_XPE2r", 3673 },
    { "MMU_THDM_DB_PORTSP_THRESHOLD_PROFILE_SEL_MMU_XPE3r", 3674 },
    { "MMU_THDM_DB_PORTSP_YELLOW_DROP_STATE_BMP_64r", 3675 },
    { "MMU_THDM_DB_PORTSP_YELLOW_DROP_STATE_BMP_64_MMU_XPE0_EPIPE0r", 3676 },
    { "MMU_THDM_DB_PORTSP_YELLOW_DROP_STATE_BMP_64_MMU_XPE0_EPIPE1r", 3677 },
    { "MMU_THDM_DB_PORTSP_YELLOW_DROP_STATE_BMP_64_MMU_XPE1_EPIPE2r", 3678 },
    { "MMU_THDM_DB_PORTSP_YELLOW_DROP_STATE_BMP_64_MMU_XPE1_EPIPE3r", 3679 },
    { "MMU_THDM_DB_PORTSP_YELLOW_DROP_STATE_BMP_64_MMU_XPE2_EPIPE0r", 3680 },
    { "MMU_THDM_DB_PORTSP_YELLOW_DROP_STATE_BMP_64_MMU_XPE2_EPIPE1r", 3681 },
    { "MMU_THDM_DB_PORTSP_YELLOW_DROP_STATE_BMP_64_MMU_XPE3_EPIPE2r", 3682 },
    { "MMU_THDM_DB_PORTSP_YELLOW_DROP_STATE_BMP_64_MMU_XPE3_EPIPE3r", 3683 },
    { "MMU_THDM_DB_PORT_RX_ENABLE_64r", 3684 },
    { "MMU_THDM_DB_QUEUE_BSTm", 3685 },
    { "MMU_THDM_DB_QUEUE_BST_MMU_XPE0_EPIPE0m", 3686 },
    { "MMU_THDM_DB_QUEUE_BST_MMU_XPE0_EPIPE1m", 3687 },
    { "MMU_THDM_DB_QUEUE_BST_MMU_XPE1_EPIPE2m", 3688 },
    { "MMU_THDM_DB_QUEUE_BST_MMU_XPE1_EPIPE3m", 3689 },
    { "MMU_THDM_DB_QUEUE_BST_MMU_XPE2_EPIPE0m", 3690 },
    { "MMU_THDM_DB_QUEUE_BST_MMU_XPE2_EPIPE1m", 3691 },
    { "MMU_THDM_DB_QUEUE_BST_MMU_XPE3_EPIPE2m", 3692 },
    { "MMU_THDM_DB_QUEUE_BST_MMU_XPE3_EPIPE3m", 3693 },
    { "MMU_THDM_DB_QUEUE_CONFIGm", 3694 },
    { "MMU_THDM_DB_QUEUE_CONFIG_Am", 3695 },
    { "MMU_THDM_DB_QUEUE_CONFIG_Bm", 3696 },
    { "MMU_THDM_DB_QUEUE_CONFIG_Cm", 3697 },
    { "MMU_THDM_DB_QUEUE_COUNTm", 3698 },
    { "MMU_THDM_DB_QUEUE_COUNT_MMU_XPE0_EPIPE0m", 3699 },
    { "MMU_THDM_DB_QUEUE_COUNT_MMU_XPE0_EPIPE1m", 3700 },
    { "MMU_THDM_DB_QUEUE_COUNT_MMU_XPE1_EPIPE2m", 3701 },
    { "MMU_THDM_DB_QUEUE_COUNT_MMU_XPE1_EPIPE3m", 3702 },
    { "MMU_THDM_DB_QUEUE_COUNT_MMU_XPE2_EPIPE0m", 3703 },
    { "MMU_THDM_DB_QUEUE_COUNT_MMU_XPE2_EPIPE1m", 3704 },
    { "MMU_THDM_DB_QUEUE_COUNT_MMU_XPE3_EPIPE2m", 3705 },
    { "MMU_THDM_DB_QUEUE_COUNT_MMU_XPE3_EPIPE3m", 3706 },
    { "MMU_THDM_DB_QUEUE_E2E_DSr", 3707 },
    { "MMU_THDM_DB_QUEUE_E2E_DS_ENr", 3708 },
    { "MMU_THDM_DB_QUEUE_E2E_SPIDr", 3709 },
    { "MMU_THDM_DB_QUEUE_MC_BST_THRESHOLD_PROFILEr", 3710 },
    { "MMU_THDM_DB_QUEUE_OFFSETm", 3711 },
    { "MMU_THDM_DB_QUEUE_OFFSET_Am", 3712 },
    { "MMU_THDM_DB_QUEUE_OFFSET_Bm", 3713 },
    { "MMU_THDM_DB_QUEUE_OFFSET_Cm", 3714 },
    { "MMU_THDM_DB_QUEUE_RESUMEm", 3715 },
    { "MMU_THDM_DB_QUEUE_RESUME_MMU_XPE0_EPIPE0m", 3716 },
    { "MMU_THDM_DB_QUEUE_RESUME_MMU_XPE0_EPIPE1m", 3717 },
    { "MMU_THDM_DB_QUEUE_RESUME_MMU_XPE1_EPIPE2m", 3718 },
    { "MMU_THDM_DB_QUEUE_RESUME_MMU_XPE1_EPIPE3m", 3719 },
    { "MMU_THDM_DB_QUEUE_RESUME_MMU_XPE2_EPIPE0m", 3720 },
    { "MMU_THDM_DB_QUEUE_RESUME_MMU_XPE2_EPIPE1m", 3721 },
    { "MMU_THDM_DB_QUEUE_RESUME_MMU_XPE3_EPIPE2m", 3722 },
    { "MMU_THDM_DB_QUEUE_RESUME_MMU_XPE3_EPIPE3m", 3723 },
    { "MMU_THDM_DB_QUEUE_RESUME_OFFSET_PROFILE_REDr", 3724 },
    { "MMU_THDM_DB_QUEUE_RESUME_OFFSET_PROFILE_YELLOWr", 3725 },
    { "MMU_THDM_MCQE_CPUQUEUE_BST_THRESHOLD_PROFILEr", 3726 },
    { "MMU_THDM_MCQE_CPUQUEUE_BST_THRESHOLD_PROFILE_MMU_XPE0_SLICE0r", 3727 },
    { "MMU_THDM_MCQE_CPUQUEUE_BST_THRESHOLD_PROFILE_MMU_XPE1_SLICE1r", 3728 },
    { "MMU_THDM_MCQE_CPUQUEUE_BST_THRESHOLD_PROFILE_MMU_XPE2_SLICE0r", 3729 },
    { "MMU_THDM_MCQE_CPUQUEUE_BST_THRESHOLD_PROFILE_MMU_XPE3_SLICE1r", 3730 },
    { "MMU_THDM_MCQE_DEVICE_BST_STATr", 3731 },
    { "MMU_THDM_MCQE_DEVICE_BYPASSr", 3732 },
    { "MMU_THDM_MCQE_DEVICE_THR_CONFIGr", 3733 },
    { "MMU_THDM_MCQE_ENABLE_ECCP_MEMr", 3734 },
    { "MMU_THDM_MCQE_EN_COR_ERR_RPTr", 3735 },
    { "MMU_THDM_MCQE_MEMORY_TMr", 3736 },
    { "MMU_THDM_MCQE_POOL_DROP_STATESr", 3737 },
    { "MMU_THDM_MCQE_POOL_MC_BST_STATr", 3738 },
    { "MMU_THDM_MCQE_POOL_MC_BST_THRESHOLDr", 3739 },
    { "MMU_THDM_MCQE_POOL_RED_RESUME_LIMITr", 3740 },
    { "MMU_THDM_MCQE_POOL_RED_SHARED_LIMITr", 3741 },
    { "MMU_THDM_MCQE_POOL_RESUME_LIMITr", 3742 },
    { "MMU_THDM_MCQE_POOL_SHARED_COUNTr", 3743 },
    { "MMU_THDM_MCQE_POOL_SHARED_LIMITr", 3744 },
    { "MMU_THDM_MCQE_POOL_YELLOW_RESUME_LIMITr", 3745 },
    { "MMU_THDM_MCQE_POOL_YELLOW_SHARED_LIMITr", 3746 },
    { "MMU_THDM_MCQE_PORTSP_BSTm", 3747 },
    { "MMU_THDM_MCQE_PORTSP_BST_MMU_XPE0_EPIPE0m", 3748 },
    { "MMU_THDM_MCQE_PORTSP_BST_MMU_XPE0_EPIPE1m", 3749 },
    { "MMU_THDM_MCQE_PORTSP_BST_MMU_XPE1_EPIPE2m", 3750 },
    { "MMU_THDM_MCQE_PORTSP_BST_MMU_XPE1_EPIPE3m", 3751 },
    { "MMU_THDM_MCQE_PORTSP_BST_MMU_XPE2_EPIPE0m", 3752 },
    { "MMU_THDM_MCQE_PORTSP_BST_MMU_XPE2_EPIPE1m", 3753 },
    { "MMU_THDM_MCQE_PORTSP_BST_MMU_XPE3_EPIPE2m", 3754 },
    { "MMU_THDM_MCQE_PORTSP_BST_MMU_XPE3_EPIPE3m", 3755 },
    { "MMU_THDM_MCQE_PORTSP_BST_THRESHOLDr", 3756 },
    { "MMU_THDM_MCQE_PORTSP_CONFIGm", 3757 },
    { "MMU_THDM_MCQE_PORTSP_CONFIG_Am", 3758 },
    { "MMU_THDM_MCQE_PORTSP_CONFIG_Bm", 3759 },
    { "MMU_THDM_MCQE_PORTSP_CONFIG_Cm", 3760 },
    { "MMU_THDM_MCQE_PORTSP_DROP_STATE_BMP_64r", 3761 },
    { "MMU_THDM_MCQE_PORTSP_DROP_STATE_BMP_64_MMU_XPE0_EPIPE0r", 3762 },
    { "MMU_THDM_MCQE_PORTSP_DROP_STATE_BMP_64_MMU_XPE0_EPIPE1r", 3763 },
    { "MMU_THDM_MCQE_PORTSP_DROP_STATE_BMP_64_MMU_XPE1_EPIPE2r", 3764 },
    { "MMU_THDM_MCQE_PORTSP_DROP_STATE_BMP_64_MMU_XPE1_EPIPE3r", 3765 },
    { "MMU_THDM_MCQE_PORTSP_DROP_STATE_BMP_64_MMU_XPE2_EPIPE0r", 3766 },
    { "MMU_THDM_MCQE_PORTSP_DROP_STATE_BMP_64_MMU_XPE2_EPIPE1r", 3767 },
    { "MMU_THDM_MCQE_PORTSP_DROP_STATE_BMP_64_MMU_XPE3_EPIPE2r", 3768 },
    { "MMU_THDM_MCQE_PORTSP_DROP_STATE_BMP_64_MMU_XPE3_EPIPE3r", 3769 },
    { "MMU_THDM_MCQE_PORTSP_RED_DROP_STATE_BMP_64r", 3770 },
    { "MMU_THDM_MCQE_PORTSP_RED_DROP_STATE_BMP_64_MMU_XPE0_EPIPE0r", 3771 },
    { "MMU_THDM_MCQE_PORTSP_RED_DROP_STATE_BMP_64_MMU_XPE0_EPIPE1r", 3772 },
    { "MMU_THDM_MCQE_PORTSP_RED_DROP_STATE_BMP_64_MMU_XPE1_EPIPE2r", 3773 },
    { "MMU_THDM_MCQE_PORTSP_RED_DROP_STATE_BMP_64_MMU_XPE1_EPIPE3r", 3774 },
    { "MMU_THDM_MCQE_PORTSP_RED_DROP_STATE_BMP_64_MMU_XPE2_EPIPE0r", 3775 },
    { "MMU_THDM_MCQE_PORTSP_RED_DROP_STATE_BMP_64_MMU_XPE2_EPIPE1r", 3776 },
    { "MMU_THDM_MCQE_PORTSP_RED_DROP_STATE_BMP_64_MMU_XPE3_EPIPE2r", 3777 },
    { "MMU_THDM_MCQE_PORTSP_RED_DROP_STATE_BMP_64_MMU_XPE3_EPIPE3r", 3778 },
    { "MMU_THDM_MCQE_PORTSP_SHARED_COUNTr", 3779 },
    { "MMU_THDM_MCQE_PORTSP_SHARED_COUNT_MMU_XPE0r", 3780 },
    { "MMU_THDM_MCQE_PORTSP_SHARED_COUNT_MMU_XPE1r", 3781 },
    { "MMU_THDM_MCQE_PORTSP_SHARED_COUNT_MMU_XPE2r", 3782 },
    { "MMU_THDM_MCQE_PORTSP_SHARED_COUNT_MMU_XPE3r", 3783 },
    { "MMU_THDM_MCQE_PORTSP_THRESHOLD_PROFILE_SELr", 3784 },
    { "MMU_THDM_MCQE_PORTSP_THRESHOLD_PROFILE_SEL_MMU_XPE0r", 3785 },
    { "MMU_THDM_MCQE_PORTSP_THRESHOLD_PROFILE_SEL_MMU_XPE1r", 3786 },
    { "MMU_THDM_MCQE_PORTSP_THRESHOLD_PROFILE_SEL_MMU_XPE2r", 3787 },
    { "MMU_THDM_MCQE_PORTSP_THRESHOLD_PROFILE_SEL_MMU_XPE3r", 3788 },
    { "MMU_THDM_MCQE_PORTSP_YELLOW_DROP_STATE_BMP0_64r", 3789 },
    { "MMU_THDM_MCQE_PORTSP_YELLOW_DROP_STATE_BMP0_64_MMU_XPE0_EPIPE0r", 3790 },
    { "MMU_THDM_MCQE_PORTSP_YELLOW_DROP_STATE_BMP0_64_MMU_XPE0_EPIPE1r", 3791 },
    { "MMU_THDM_MCQE_PORTSP_YELLOW_DROP_STATE_BMP0_64_MMU_XPE1_EPIPE2r", 3792 },
    { "MMU_THDM_MCQE_PORTSP_YELLOW_DROP_STATE_BMP0_64_MMU_XPE1_EPIPE3r", 3793 },
    { "MMU_THDM_MCQE_PORTSP_YELLOW_DROP_STATE_BMP0_64_MMU_XPE2_EPIPE0r", 3794 },
    { "MMU_THDM_MCQE_PORTSP_YELLOW_DROP_STATE_BMP0_64_MMU_XPE2_EPIPE1r", 3795 },
    { "MMU_THDM_MCQE_PORTSP_YELLOW_DROP_STATE_BMP0_64_MMU_XPE3_EPIPE2r", 3796 },
    { "MMU_THDM_MCQE_PORTSP_YELLOW_DROP_STATE_BMP0_64_MMU_XPE3_EPIPE3r", 3797 },
    { "MMU_THDM_MCQE_PORT_RX_ENABLE_64r", 3798 },
    { "MMU_THDM_MCQE_QUEUE_BSTm", 3799 },
    { "MMU_THDM_MCQE_QUEUE_BST_MMU_XPE0_EPIPE0m", 3800 },
    { "MMU_THDM_MCQE_QUEUE_BST_MMU_XPE0_EPIPE1m", 3801 },
    { "MMU_THDM_MCQE_QUEUE_BST_MMU_XPE1_EPIPE2m", 3802 },
    { "MMU_THDM_MCQE_QUEUE_BST_MMU_XPE1_EPIPE3m", 3803 },
    { "MMU_THDM_MCQE_QUEUE_BST_MMU_XPE2_EPIPE0m", 3804 },
    { "MMU_THDM_MCQE_QUEUE_BST_MMU_XPE2_EPIPE1m", 3805 },
    { "MMU_THDM_MCQE_QUEUE_BST_MMU_XPE3_EPIPE2m", 3806 },
    { "MMU_THDM_MCQE_QUEUE_BST_MMU_XPE3_EPIPE3m", 3807 },
    { "MMU_THDM_MCQE_QUEUE_CONFIGm", 3808 },
    { "MMU_THDM_MCQE_QUEUE_CONFIG_Am", 3809 },
    { "MMU_THDM_MCQE_QUEUE_CONFIG_Bm", 3810 },
    { "MMU_THDM_MCQE_QUEUE_CONFIG_Cm", 3811 },
    { "MMU_THDM_MCQE_QUEUE_COUNTm", 3812 },
    { "MMU_THDM_MCQE_QUEUE_COUNT_MMU_XPE0_EPIPE0m", 3813 },
    { "MMU_THDM_MCQE_QUEUE_COUNT_MMU_XPE0_EPIPE1m", 3814 },
    { "MMU_THDM_MCQE_QUEUE_COUNT_MMU_XPE1_EPIPE2m", 3815 },
    { "MMU_THDM_MCQE_QUEUE_COUNT_MMU_XPE1_EPIPE3m", 3816 },
    { "MMU_THDM_MCQE_QUEUE_COUNT_MMU_XPE2_EPIPE0m", 3817 },
    { "MMU_THDM_MCQE_QUEUE_COUNT_MMU_XPE2_EPIPE1m", 3818 },
    { "MMU_THDM_MCQE_QUEUE_COUNT_MMU_XPE3_EPIPE2m", 3819 },
    { "MMU_THDM_MCQE_QUEUE_COUNT_MMU_XPE3_EPIPE3m", 3820 },
    { "MMU_THDM_MCQE_QUEUE_MC_BST_THRESHOLD_PROFILEr", 3821 },
    { "MMU_THDM_MCQE_QUEUE_OFFSETm", 3822 },
    { "MMU_THDM_MCQE_QUEUE_OFFSET_Am", 3823 },
    { "MMU_THDM_MCQE_QUEUE_OFFSET_Bm", 3824 },
    { "MMU_THDM_MCQE_QUEUE_OFFSET_Cm", 3825 },
    { "MMU_THDM_MCQE_QUEUE_RESUMEm", 3826 },
    { "MMU_THDM_MCQE_QUEUE_RESUME_MMU_XPE0_EPIPE0m", 3827 },
    { "MMU_THDM_MCQE_QUEUE_RESUME_MMU_XPE0_EPIPE1m", 3828 },
    { "MMU_THDM_MCQE_QUEUE_RESUME_MMU_XPE1_EPIPE2m", 3829 },
    { "MMU_THDM_MCQE_QUEUE_RESUME_MMU_XPE1_EPIPE3m", 3830 },
    { "MMU_THDM_MCQE_QUEUE_RESUME_MMU_XPE2_EPIPE0m", 3831 },
    { "MMU_THDM_MCQE_QUEUE_RESUME_MMU_XPE2_EPIPE1m", 3832 },
    { "MMU_THDM_MCQE_QUEUE_RESUME_MMU_XPE3_EPIPE2m", 3833 },
    { "MMU_THDM_MCQE_QUEUE_RESUME_MMU_XPE3_EPIPE3m", 3834 },
    { "MMU_THDM_MCQE_QUEUE_RESUME_OFFSET_PROFILE_REDr", 3835 },
    { "MMU_THDM_MCQE_QUEUE_RESUME_OFFSET_PROFILE_YELLOWr", 3836 },
    { "MMU_THDR_DB_BST_STATr", 3837 },
    { "MMU_THDR_DB_BST_STAT_PRIQr", 3838 },
    { "MMU_THDR_DB_BST_STAT_SPr", 3839 },
    { "MMU_THDR_DB_BST_THRESHOLD_PRIQr", 3840 },
    { "MMU_THDR_DB_BST_THRESHOLD_SPr", 3841 },
    { "MMU_THDR_DB_BYPASSr", 3842 },
    { "MMU_THDR_DB_CONFIGr", 3843 },
    { "MMU_THDR_DB_CONFIG1_PRIQr", 3844 },
    { "MMU_THDR_DB_CONFIG_PRIQr", 3845 },
    { "MMU_THDR_DB_CONFIG_SPr", 3846 },
    { "MMU_THDR_DB_LIMIT_COLOR_PRIQr", 3847 },
    { "MMU_THDR_DB_LIMIT_MIN_PRIQr", 3848 },
    { "MMU_THDR_DB_MIN_COUNT_PRIQr", 3849 },
    { "MMU_THDR_DB_RESET_OFFSET_COLOR_PRIQr", 3850 },
    { "MMU_THDR_DB_RESUME_COLOR_LIMIT_CALCULATED_PRIQr", 3851 },
    { "MMU_THDR_DB_RESUME_COLOR_LIMIT_SPr", 3852 },
    { "MMU_THDR_DB_SHARED_COUNT_PRIQr", 3853 },
    { "MMU_THDR_DB_SHARED_COUNT_SPr", 3854 },
    { "MMU_THDR_DB_SP_SHARED_LIMITr", 3855 },
    { "MMU_THDR_DB_STATUS_PRIQr", 3856 },
    { "MMU_THDR_DB_STATUS_SPr", 3857 },
    { "MMU_THDR_QE_BST_STATr", 3858 },
    { "MMU_THDR_QE_BST_STAT_PRIQr", 3859 },
    { "MMU_THDR_QE_BST_STAT_SPr", 3860 },
    { "MMU_THDR_QE_BST_THRESHOLD_PRIQr", 3861 },
    { "MMU_THDR_QE_BST_THRESHOLD_SPr", 3862 },
    { "MMU_THDR_QE_BYPASSr", 3863 },
    { "MMU_THDR_QE_CONFIGr", 3864 },
    { "MMU_THDR_QE_CONFIG1_PRIQr", 3865 },
    { "MMU_THDR_QE_CONFIG_PRIQr", 3866 },
    { "MMU_THDR_QE_CONFIG_SPr", 3867 },
    { "MMU_THDR_QE_DEBUGr", 3868 },
    { "MMU_THDR_QE_LIMIT_COLOR_PRIQr", 3869 },
    { "MMU_THDR_QE_LIMIT_MIN_PRIQr", 3870 },
    { "MMU_THDR_QE_MIN_COUNT_PRIQr", 3871 },
    { "MMU_THDR_QE_RESET_OFFSET_COLOR_PRIQr", 3872 },
    { "MMU_THDR_QE_RESUME_COLOR_LIMIT_CALCULATED_PRIQr", 3873 },
    { "MMU_THDR_QE_RESUME_COLOR_LIMIT_SPr", 3874 },
    { "MMU_THDR_QE_SHARED_COLOR_LIMIT_SPr", 3875 },
    { "MMU_THDR_QE_SHARED_COUNT_PRIQr", 3876 },
    { "MMU_THDR_QE_SHARED_COUNT_SPr", 3877 },
    { "MMU_THDR_QE_STATUSr", 3878 },
    { "MMU_THDR_QE_STATUS_PRIQr", 3879 },
    { "MMU_THDR_QE_STATUS_SPr", 3880 },
    { "MMU_THDU_BST_PORTm", 3881 },
    { "MMU_THDU_BST_PORT_MMU_XPE0_EPIPE0m", 3882 },
    { "MMU_THDU_BST_PORT_MMU_XPE0_EPIPE1m", 3883 },
    { "MMU_THDU_BST_PORT_MMU_XPE1_EPIPE2m", 3884 },
    { "MMU_THDU_BST_PORT_MMU_XPE1_EPIPE3m", 3885 },
    { "MMU_THDU_BST_PORT_MMU_XPE2_EPIPE0m", 3886 },
    { "MMU_THDU_BST_PORT_MMU_XPE2_EPIPE1m", 3887 },
    { "MMU_THDU_BST_PORT_MMU_XPE3_EPIPE2m", 3888 },
    { "MMU_THDU_BST_PORT_MMU_XPE3_EPIPE3m", 3889 },
    { "MMU_THDU_BST_QGROUPm", 3890 },
    { "MMU_THDU_BST_QGROUP_MMU_XPE0_EPIPE0m", 3891 },
    { "MMU_THDU_BST_QGROUP_MMU_XPE0_EPIPE1m", 3892 },
    { "MMU_THDU_BST_QGROUP_MMU_XPE1_EPIPE2m", 3893 },
    { "MMU_THDU_BST_QGROUP_MMU_XPE1_EPIPE3m", 3894 },
    { "MMU_THDU_BST_QGROUP_MMU_XPE2_EPIPE0m", 3895 },
    { "MMU_THDU_BST_QGROUP_MMU_XPE2_EPIPE1m", 3896 },
    { "MMU_THDU_BST_QGROUP_MMU_XPE3_EPIPE2m", 3897 },
    { "MMU_THDU_BST_QGROUP_MMU_XPE3_EPIPE3m", 3898 },
    { "MMU_THDU_BST_QUEUEm", 3899 },
    { "MMU_THDU_BST_QUEUE_MMU_XPE0_EPIPE0m", 3900 },
    { "MMU_THDU_BST_QUEUE_MMU_XPE0_EPIPE1m", 3901 },
    { "MMU_THDU_BST_QUEUE_MMU_XPE1_EPIPE2m", 3902 },
    { "MMU_THDU_BST_QUEUE_MMU_XPE1_EPIPE3m", 3903 },
    { "MMU_THDU_BST_QUEUE_MMU_XPE2_EPIPE0m", 3904 },
    { "MMU_THDU_BST_QUEUE_MMU_XPE2_EPIPE1m", 3905 },
    { "MMU_THDU_BST_QUEUE_MMU_XPE3_EPIPE2m", 3906 },
    { "MMU_THDU_BST_QUEUE_MMU_XPE3_EPIPE3m", 3907 },
    { "MMU_THDU_CONFIG_PORTm", 3908 },
    { "MMU_THDU_CONFIG_PORT0m", 3909 },
    { "MMU_THDU_CONFIG_PORT1m", 3910 },
    { "MMU_THDU_CONFIG_QGROUPm", 3911 },
    { "MMU_THDU_CONFIG_QGROUP0m", 3912 },
    { "MMU_THDU_CONFIG_QGROUP1m", 3913 },
    { "MMU_THDU_CONFIG_QUEUEm", 3914 },
    { "MMU_THDU_CONFIG_QUEUE0m", 3915 },
    { "MMU_THDU_CONFIG_QUEUE1m", 3916 },
    { "MMU_THDU_COUNTER_PORTm", 3917 },
    { "MMU_THDU_COUNTER_PORT_MMU_XPE0_EPIPE0m", 3918 },
    { "MMU_THDU_COUNTER_PORT_MMU_XPE0_EPIPE1m", 3919 },
    { "MMU_THDU_COUNTER_PORT_MMU_XPE1_EPIPE2m", 3920 },
    { "MMU_THDU_COUNTER_PORT_MMU_XPE1_EPIPE3m", 3921 },
    { "MMU_THDU_COUNTER_PORT_MMU_XPE2_EPIPE0m", 3922 },
    { "MMU_THDU_COUNTER_PORT_MMU_XPE2_EPIPE1m", 3923 },
    { "MMU_THDU_COUNTER_PORT_MMU_XPE3_EPIPE2m", 3924 },
    { "MMU_THDU_COUNTER_PORT_MMU_XPE3_EPIPE3m", 3925 },
    { "MMU_THDU_COUNTER_QGROUPm", 3926 },
    { "MMU_THDU_COUNTER_QGROUP_MMU_XPE0_EPIPE0m", 3927 },
    { "MMU_THDU_COUNTER_QGROUP_MMU_XPE0_EPIPE1m", 3928 },
    { "MMU_THDU_COUNTER_QGROUP_MMU_XPE1_EPIPE2m", 3929 },
    { "MMU_THDU_COUNTER_QGROUP_MMU_XPE1_EPIPE3m", 3930 },
    { "MMU_THDU_COUNTER_QGROUP_MMU_XPE2_EPIPE0m", 3931 },
    { "MMU_THDU_COUNTER_QGROUP_MMU_XPE2_EPIPE1m", 3932 },
    { "MMU_THDU_COUNTER_QGROUP_MMU_XPE3_EPIPE2m", 3933 },
    { "MMU_THDU_COUNTER_QGROUP_MMU_XPE3_EPIPE3m", 3934 },
    { "MMU_THDU_COUNTER_QUEUEm", 3935 },
    { "MMU_THDU_COUNTER_QUEUE_MMU_XPE0_EPIPE0m", 3936 },
    { "MMU_THDU_COUNTER_QUEUE_MMU_XPE0_EPIPE1m", 3937 },
    { "MMU_THDU_COUNTER_QUEUE_MMU_XPE1_EPIPE2m", 3938 },
    { "MMU_THDU_COUNTER_QUEUE_MMU_XPE1_EPIPE3m", 3939 },
    { "MMU_THDU_COUNTER_QUEUE_MMU_XPE2_EPIPE0m", 3940 },
    { "MMU_THDU_COUNTER_QUEUE_MMU_XPE2_EPIPE1m", 3941 },
    { "MMU_THDU_COUNTER_QUEUE_MMU_XPE3_EPIPE2m", 3942 },
    { "MMU_THDU_COUNTER_QUEUE_MMU_XPE3_EPIPE3m", 3943 },
    { "MMU_THDU_ENABLE_ECCP_MEMr", 3944 },
    { "MMU_THDU_EN_COR_ERR_RPTr", 3945 },
    { "MMU_THDU_OFFSET_QGROUPm", 3946 },
    { "MMU_THDU_OFFSET_QGROUP0m", 3947 },
    { "MMU_THDU_OFFSET_QGROUP1m", 3948 },
    { "MMU_THDU_OFFSET_QUEUEm", 3949 },
    { "MMU_THDU_OFFSET_QUEUE0m", 3950 },
    { "MMU_THDU_OFFSET_QUEUE1m", 3951 },
    { "MMU_THDU_Q_TO_QGRP_MAPm", 3952 },
    { "MMU_THDU_Q_TO_QGRP_MAP0m", 3953 },
    { "MMU_THDU_Q_TO_QGRP_MAP1m", 3954 },
    { "MMU_THDU_Q_TO_QGRP_MAP2m", 3955 },
    { "MMU_THDU_RESUME_PORTm", 3956 },
    { "MMU_THDU_RESUME_PORT0m", 3957 },
    { "MMU_THDU_RESUME_PORT1m", 3958 },
    { "MMU_THDU_RESUME_PORT2m", 3959 },
    { "MMU_THDU_RESUME_QGROUPm", 3960 },
    { "MMU_THDU_RESUME_QGROUP_MMU_XPE0_EPIPE0m", 3961 },
    { "MMU_THDU_RESUME_QGROUP_MMU_XPE0_EPIPE1m", 3962 },
    { "MMU_THDU_RESUME_QGROUP_MMU_XPE1_EPIPE2m", 3963 },
    { "MMU_THDU_RESUME_QGROUP_MMU_XPE1_EPIPE3m", 3964 },
    { "MMU_THDU_RESUME_QGROUP_MMU_XPE2_EPIPE0m", 3965 },
    { "MMU_THDU_RESUME_QGROUP_MMU_XPE2_EPIPE1m", 3966 },
    { "MMU_THDU_RESUME_QGROUP_MMU_XPE3_EPIPE2m", 3967 },
    { "MMU_THDU_RESUME_QGROUP_MMU_XPE3_EPIPE3m", 3968 },
    { "MMU_THDU_RESUME_QUEUEm", 3969 },
    { "MMU_THDU_RESUME_QUEUE_MMU_XPE0_EPIPE0m", 3970 },
    { "MMU_THDU_RESUME_QUEUE_MMU_XPE0_EPIPE1m", 3971 },
    { "MMU_THDU_RESUME_QUEUE_MMU_XPE1_EPIPE2m", 3972 },
    { "MMU_THDU_RESUME_QUEUE_MMU_XPE1_EPIPE3m", 3973 },
    { "MMU_THDU_RESUME_QUEUE_MMU_XPE2_EPIPE0m", 3974 },
    { "MMU_THDU_RESUME_QUEUE_MMU_XPE2_EPIPE1m", 3975 },
    { "MMU_THDU_RESUME_QUEUE_MMU_XPE3_EPIPE2m", 3976 },
    { "MMU_THDU_RESUME_QUEUE_MMU_XPE3_EPIPE3m", 3977 },
    { "MMU_TOQ_ENABLE_ECCP_MEMr", 3978 },
    { "MMU_TOQ_EN_COR_ERR_RPTr", 3979 },
    { "MMU_TO_DEV_MAPr", 3980 },
    { "MMU_TO_PHYS_MAPr", 3981 },
    { "MMU_TO_SYS_MAPr", 3982 },
    { "MMU_TO_XPORT_BKPr", 3983 },
    { "MMU_UCQDB_Xm", 3984 },
    { "MMU_UCQDB_Ym", 3985 },
    { "MMU_WRED_AVG_QSIZEm", 3986 },
    { "MMU_WRED_AVG_QSIZE_MMU_XPE0_EPIPE0m", 3987 },
    { "MMU_WRED_AVG_QSIZE_MMU_XPE0_EPIPE1m", 3988 },
    { "MMU_WRED_AVG_QSIZE_MMU_XPE1_EPIPE2m", 3989 },
    { "MMU_WRED_AVG_QSIZE_MMU_XPE1_EPIPE3m", 3990 },
    { "MMU_WRED_AVG_QSIZE_MMU_XPE2_EPIPE0m", 3991 },
    { "MMU_WRED_AVG_QSIZE_MMU_XPE2_EPIPE1m", 3992 },
    { "MMU_WRED_AVG_QSIZE_MMU_XPE3_EPIPE2m", 3993 },
    { "MMU_WRED_AVG_QSIZE_MMU_XPE3_EPIPE3m", 3994 },
    { "MMU_WRED_CONFIGm", 3995 },
    { "MMU_WRED_CONFIG_MMU_XPE0_EPIPE0m", 3996 },
    { "MMU_WRED_CONFIG_MMU_XPE0_EPIPE1m", 3997 },
    { "MMU_WRED_CONFIG_MMU_XPE1_EPIPE2m", 3998 },
    { "MMU_WRED_CONFIG_MMU_XPE1_EPIPE3m", 3999 },
    { "MMU_WRED_CONFIG_MMU_XPE2_EPIPE0m", 4000 },
    { "MMU_WRED_CONFIG_MMU_XPE2_EPIPE1m", 4001 },
    { "MMU_WRED_CONFIG_MMU_XPE3_EPIPE2m", 4002 },
    { "MMU_WRED_CONFIG_MMU_XPE3_EPIPE3m", 4003 },
    { "MMU_WRED_DROP_CURVE_PROFILE_0m", 4004 },
    { "MMU_WRED_DROP_CURVE_PROFILE_0_Am", 4005 },
    { "MMU_WRED_DROP_CURVE_PROFILE_0_Bm", 4006 },
    { "MMU_WRED_DROP_CURVE_PROFILE_1m", 4007 },
    { "MMU_WRED_DROP_CURVE_PROFILE_1_Am", 4008 },
    { "MMU_WRED_DROP_CURVE_PROFILE_1_Bm", 4009 },
    { "MMU_WRED_DROP_CURVE_PROFILE_2m", 4010 },
    { "MMU_WRED_DROP_CURVE_PROFILE_2_Am", 4011 },
    { "MMU_WRED_DROP_CURVE_PROFILE_2_Bm", 4012 },
    { "MMU_WRED_DROP_CURVE_PROFILE_3m", 4013 },
    { "MMU_WRED_DROP_CURVE_PROFILE_3_Am", 4014 },
    { "MMU_WRED_DROP_CURVE_PROFILE_3_Bm", 4015 },
    { "MMU_WRED_DROP_CURVE_PROFILE_4m", 4016 },
    { "MMU_WRED_DROP_CURVE_PROFILE_4_Am", 4017 },
    { "MMU_WRED_DROP_CURVE_PROFILE_4_Bm", 4018 },
    { "MMU_WRED_DROP_CURVE_PROFILE_5m", 4019 },
    { "MMU_WRED_DROP_CURVE_PROFILE_5_Am", 4020 },
    { "MMU_WRED_DROP_CURVE_PROFILE_5_Bm", 4021 },
    { "MMU_WRED_DROP_CURVE_PROFILE_6m", 4022 },
    { "MMU_WRED_DROP_CURVE_PROFILE_6_Am", 4023 },
    { "MMU_WRED_DROP_CURVE_PROFILE_6_Bm", 4024 },
    { "MMU_WRED_DROP_CURVE_PROFILE_7m", 4025 },
    { "MMU_WRED_DROP_CURVE_PROFILE_7_Am", 4026 },
    { "MMU_WRED_DROP_CURVE_PROFILE_7_Bm", 4027 },
    { "MMU_WRED_DROP_CURVE_PROFILE_8m", 4028 },
    { "MMU_WRED_DROP_CURVE_PROFILE_8_Am", 4029 },
    { "MMU_WRED_DROP_CURVE_PROFILE_8_Bm", 4030 },
    { "MMU_WRED_ENABLE_ECCP_MEMr", 4031 },
    { "MMU_WRED_EN_COR_ERR_RPTr", 4032 },
    { "MMU_WRED_PORT_SP_DROP_THDm", 4033 },
    { "MMU_WRED_PORT_SP_DROP_THD_MARKm", 4034 },
    { "MMU_WRED_PORT_SP_DROP_THD_MARK_MMU_XPE0_EPIPE0m", 4035 },
    { "MMU_WRED_PORT_SP_DROP_THD_MARK_MMU_XPE0_EPIPE1m", 4036 },
    { "MMU_WRED_PORT_SP_DROP_THD_MARK_MMU_XPE1_EPIPE2m", 4037 },
    { "MMU_WRED_PORT_SP_DROP_THD_MARK_MMU_XPE1_EPIPE3m", 4038 },
    { "MMU_WRED_PORT_SP_DROP_THD_MARK_MMU_XPE2_EPIPE0m", 4039 },
    { "MMU_WRED_PORT_SP_DROP_THD_MARK_MMU_XPE2_EPIPE1m", 4040 },
    { "MMU_WRED_PORT_SP_DROP_THD_MARK_MMU_XPE3_EPIPE2m", 4041 },
    { "MMU_WRED_PORT_SP_DROP_THD_MARK_MMU_XPE3_EPIPE3m", 4042 },
    { "MMU_WRED_PORT_SP_DROP_THD_MMU_XPE0_EPIPE0m", 4043 },
    { "MMU_WRED_PORT_SP_DROP_THD_MMU_XPE0_EPIPE1m", 4044 },
    { "MMU_WRED_PORT_SP_DROP_THD_MMU_XPE1_EPIPE2m", 4045 },
    { "MMU_WRED_PORT_SP_DROP_THD_MMU_XPE1_EPIPE3m", 4046 },
    { "MMU_WRED_PORT_SP_DROP_THD_MMU_XPE2_EPIPE0m", 4047 },
    { "MMU_WRED_PORT_SP_DROP_THD_MMU_XPE2_EPIPE1m", 4048 },
    { "MMU_WRED_PORT_SP_DROP_THD_MMU_XPE3_EPIPE2m", 4049 },
    { "MMU_WRED_PORT_SP_DROP_THD_MMU_XPE3_EPIPE3m", 4050 },
    { "MMU_WRED_PORT_SP_SHARED_COUNTm", 4051 },
    { "MMU_WRED_PORT_SP_SHARED_COUNT_MMU_XPE0_EPIPE0m", 4052 },
    { "MMU_WRED_PORT_SP_SHARED_COUNT_MMU_XPE0_EPIPE1m", 4053 },
    { "MMU_WRED_PORT_SP_SHARED_COUNT_MMU_XPE1_EPIPE2m", 4054 },
    { "MMU_WRED_PORT_SP_SHARED_COUNT_MMU_XPE1_EPIPE3m", 4055 },
    { "MMU_WRED_PORT_SP_SHARED_COUNT_MMU_XPE2_EPIPE0m", 4056 },
    { "MMU_WRED_PORT_SP_SHARED_COUNT_MMU_XPE2_EPIPE1m", 4057 },
    { "MMU_WRED_PORT_SP_SHARED_COUNT_MMU_XPE3_EPIPE2m", 4058 },
    { "MMU_WRED_PORT_SP_SHARED_COUNT_MMU_XPE3_EPIPE3m", 4059 },
    { "MMU_WRED_UC_QUEUE_DROP_THD_0m", 4060 },
    { "MMU_WRED_UC_QUEUE_DROP_THD_0_MMU_XPE0_EPIPE0m", 4061 },
    { "MMU_WRED_UC_QUEUE_DROP_THD_0_MMU_XPE0_EPIPE1m", 4062 },
    { "MMU_WRED_UC_QUEUE_DROP_THD_0_MMU_XPE1_EPIPE2m", 4063 },
    { "MMU_WRED_UC_QUEUE_DROP_THD_0_MMU_XPE1_EPIPE3m", 4064 },
    { "MMU_WRED_UC_QUEUE_DROP_THD_0_MMU_XPE2_EPIPE0m", 4065 },
    { "MMU_WRED_UC_QUEUE_DROP_THD_0_MMU_XPE2_EPIPE1m", 4066 },
    { "MMU_WRED_UC_QUEUE_DROP_THD_0_MMU_XPE3_EPIPE2m", 4067 },
    { "MMU_WRED_UC_QUEUE_DROP_THD_0_MMU_XPE3_EPIPE3m", 4068 },
    { "MMU_WRED_UC_QUEUE_DROP_THD_1m", 4069 },
    { "MMU_WRED_UC_QUEUE_DROP_THD_1_MMU_XPE0_EPIPE0m", 4070 },
    { "MMU_WRED_UC_QUEUE_DROP_THD_1_MMU_XPE0_EPIPE1m", 4071 },
    { "MMU_WRED_UC_QUEUE_DROP_THD_1_MMU_XPE1_EPIPE2m", 4072 },
    { "MMU_WRED_UC_QUEUE_DROP_THD_1_MMU_XPE1_EPIPE3m", 4073 },
    { "MMU_WRED_UC_QUEUE_DROP_THD_1_MMU_XPE2_EPIPE0m", 4074 },
    { "MMU_WRED_UC_QUEUE_DROP_THD_1_MMU_XPE2_EPIPE1m", 4075 },
    { "MMU_WRED_UC_QUEUE_DROP_THD_1_MMU_XPE3_EPIPE2m", 4076 },
    { "MMU_WRED_UC_QUEUE_DROP_THD_1_MMU_XPE3_EPIPE3m", 4077 },
    { "MMU_WRED_UC_QUEUE_DROP_THD_MARKm", 4078 },
    { "MMU_WRED_UC_QUEUE_DROP_THD_MARK_MMU_XPE0_EPIPE0m", 4079 },
    { "MMU_WRED_UC_QUEUE_DROP_THD_MARK_MMU_XPE0_EPIPE1m", 4080 },
    { "MMU_WRED_UC_QUEUE_DROP_THD_MARK_MMU_XPE1_EPIPE2m", 4081 },
    { "MMU_WRED_UC_QUEUE_DROP_THD_MARK_MMU_XPE1_EPIPE3m", 4082 },
    { "MMU_WRED_UC_QUEUE_DROP_THD_MARK_MMU_XPE2_EPIPE0m", 4083 },
    { "MMU_WRED_UC_QUEUE_DROP_THD_MARK_MMU_XPE2_EPIPE1m", 4084 },
    { "MMU_WRED_UC_QUEUE_DROP_THD_MARK_MMU_XPE3_EPIPE2m", 4085 },
    { "MMU_WRED_UC_QUEUE_DROP_THD_MARK_MMU_XPE3_EPIPE3m", 4086 },
    { "MMU_WRED_UC_QUEUE_TOTAL_COUNTm", 4087 },
    { "MMU_WRED_UC_QUEUE_TOTAL_COUNT_FROM_REMOTEm", 4088 },
    { "MMU_WRED_UC_QUEUE_TOTAL_COUNT_FROM_REMOTE_MMU_XPE0_EPIPE0m", 4089 },
    { "MMU_WRED_UC_QUEUE_TOTAL_COUNT_FROM_REMOTE_MMU_XPE0_EPIPE1m", 4090 },
    { "MMU_WRED_UC_QUEUE_TOTAL_COUNT_FROM_REMOTE_MMU_XPE1_EPIPE2m", 4091 },
    { "MMU_WRED_UC_QUEUE_TOTAL_COUNT_FROM_REMOTE_MMU_XPE1_EPIPE3m", 4092 },
    { "MMU_WRED_UC_QUEUE_TOTAL_COUNT_FROM_REMOTE_MMU_XPE2_EPIPE0m", 4093 },
    { "MMU_WRED_UC_QUEUE_TOTAL_COUNT_FROM_REMOTE_MMU_XPE2_EPIPE1m", 4094 },
    { "MMU_WRED_UC_QUEUE_TOTAL_COUNT_FROM_REMOTE_MMU_XPE3_EPIPE2m", 4095 },
    { "MMU_WRED_UC_QUEUE_TOTAL_COUNT_FROM_REMOTE_MMU_XPE3_EPIPE3m", 4096 },
    { "MMU_WRED_UC_QUEUE_TOTAL_COUNT_MMU_XPE0_EPIPE0m", 4097 },
    { "MMU_WRED_UC_QUEUE_TOTAL_COUNT_MMU_XPE0_EPIPE1m", 4098 },
    { "MMU_WRED_UC_QUEUE_TOTAL_COUNT_MMU_XPE1_EPIPE2m", 4099 },
    { "MMU_WRED_UC_QUEUE_TOTAL_COUNT_MMU_XPE1_EPIPE3m", 4100 },
    { "MMU_WRED_UC_QUEUE_TOTAL_COUNT_MMU_XPE2_EPIPE0m", 4101 },
    { "MMU_WRED_UC_QUEUE_TOTAL_COUNT_MMU_XPE2_EPIPE1m", 4102 },
    { "MMU_WRED_UC_QUEUE_TOTAL_COUNT_MMU_XPE3_EPIPE2m", 4103 },
    { "MMU_WRED_UC_QUEUE_TOTAL_COUNT_MMU_XPE3_EPIPE3m", 4104 },
    { "MMU_XCFG_ECC_SINGLE_BIT_ERRORSr", 4105 },
    { "MMU_XCFG_MEM_FAIL_ADDR_64m", 4106 },
    { "MMU_XCFG_MEM_FAIL_INT_CTRr", 4107 },
    { "MMU_XCFG_MEM_SER_FIFO_STSr", 4108 },
    { "MMU_XCFG_PARITY_ENr", 4109 },
    { "MMU_XCFG_XPE_CPU_INT_CLEARr", 4110 },
    { "MMU_XCFG_XPE_CPU_INT_ENr", 4111 },
    { "MMU_XCFG_XPE_CPU_INT_STATr", 4112 },
    { "MODPORT_MAP_M0m", 4113 },
    { "MODPORT_MAP_M1m", 4114 },
    { "MODPORT_MAP_M2m", 4115 },
    { "MODPORT_MAP_M3m", 4116 },
    { "MODPORT_MAP_MIRRORm", 4117 },
    { "MODPORT_MAP_SELr", 4118 },
    { "MODPORT_MAP_SWm", 4119 },
    { "MPLS_CAM_DBGCTRL_0r", 4120 },
    { "MPLS_ENTRYm", 4121 },
    { "MPLS_ENTRY_DBGCTRL_0r", 4122 },
    { "MPLS_ENTRY_ECCm", 4123 },
    { "MPLS_ENTRY_HASH_CONTROLr", 4124 },
    { "MPLS_ENTRY_LP_DATA_DBGCTRL_0r", 4125 },
    { "MPLS_MEMORY_DBGCTRL_0_64r", 4126 },
    { "MPLS_MEMORY_DBGCTRL_1_64r", 4127 },
    { "MPLS_MEMORY_DBGCTRL_2r", 4128 },
    { "MPLS_MEMORY_DBGCTRL_3r", 4129 },
    { "MSPI_CDRAMr", 4130 },
    { "MSPI_CDRAM_00r", 4131 },
    { "MSPI_CDRAM_01r", 4132 },
    { "MSPI_CDRAM_02r", 4133 },
    { "MSPI_CDRAM_03r", 4134 },
    { "MSPI_CDRAM_04r", 4135 },
    { "MSPI_CDRAM_05r", 4136 },
    { "MSPI_CDRAM_06r", 4137 },
    { "MSPI_CDRAM_07r", 4138 },
    { "MSPI_CDRAM_08r", 4139 },
    { "MSPI_CDRAM_09r", 4140 },
    { "MSPI_CDRAM_10r", 4141 },
    { "MSPI_CDRAM_11r", 4142 },
    { "MSPI_CDRAM_12r", 4143 },
    { "MSPI_CDRAM_13r", 4144 },
    { "MSPI_CDRAM_14r", 4145 },
    { "MSPI_CDRAM_15r", 4146 },
    { "MSPI_CPTQPr", 4147 },
    { "MSPI_ENDQPr", 4148 },
    { "MSPI_NEWQPr", 4149 },
    { "MSPI_RXRAMr", 4150 },
    { "MSPI_RXRAM_00r", 4151 },
    { "MSPI_RXRAM_01r", 4152 },
    { "MSPI_RXRAM_02r", 4153 },
    { "MSPI_RXRAM_03r", 4154 },
    { "MSPI_RXRAM_04r", 4155 },
    { "MSPI_RXRAM_05r", 4156 },
    { "MSPI_RXRAM_06r", 4157 },
    { "MSPI_RXRAM_07r", 4158 },
    { "MSPI_RXRAM_08r", 4159 },
    { "MSPI_RXRAM_09r", 4160 },
    { "MSPI_RXRAM_10r", 4161 },
    { "MSPI_RXRAM_11r", 4162 },
    { "MSPI_RXRAM_12r", 4163 },
    { "MSPI_RXRAM_13r", 4164 },
    { "MSPI_RXRAM_14r", 4165 },
    { "MSPI_RXRAM_15r", 4166 },
    { "MSPI_RXRAM_16r", 4167 },
    { "MSPI_RXRAM_17r", 4168 },
    { "MSPI_RXRAM_18r", 4169 },
    { "MSPI_RXRAM_19r", 4170 },
    { "MSPI_RXRAM_20r", 4171 },
    { "MSPI_RXRAM_21r", 4172 },
    { "MSPI_RXRAM_22r", 4173 },
    { "MSPI_RXRAM_23r", 4174 },
    { "MSPI_RXRAM_24r", 4175 },
    { "MSPI_RXRAM_25r", 4176 },
    { "MSPI_RXRAM_26r", 4177 },
    { "MSPI_RXRAM_27r", 4178 },
    { "MSPI_RXRAM_28r", 4179 },
    { "MSPI_RXRAM_29r", 4180 },
    { "MSPI_RXRAM_30r", 4181 },
    { "MSPI_RXRAM_31r", 4182 },
    { "MSPI_SPCR0_LSBr", 4183 },
    { "MSPI_SPCR0_MSBr", 4184 },
    { "MSPI_SPCR1_LSBr", 4185 },
    { "MSPI_SPCR1_MSBr", 4186 },
    { "MSPI_SPCR2r", 4187 },
    { "MSPI_STATUSr", 4188 },
    { "MSPI_TXRAMr", 4189 },
    { "MSPI_TXRAM_00r", 4190 },
    { "MSPI_TXRAM_01r", 4191 },
    { "MSPI_TXRAM_02r", 4192 },
    { "MSPI_TXRAM_03r", 4193 },
    { "MSPI_TXRAM_04r", 4194 },
    { "MSPI_TXRAM_05r", 4195 },
    { "MSPI_TXRAM_06r", 4196 },
    { "MSPI_TXRAM_07r", 4197 },
    { "MSPI_TXRAM_08r", 4198 },
    { "MSPI_TXRAM_09r", 4199 },
    { "MSPI_TXRAM_10r", 4200 },
    { "MSPI_TXRAM_11r", 4201 },
    { "MSPI_TXRAM_12r", 4202 },
    { "MSPI_TXRAM_13r", 4203 },
    { "MSPI_TXRAM_14r", 4204 },
    { "MSPI_TXRAM_15r", 4205 },
    { "MSPI_TXRAM_16r", 4206 },
    { "MSPI_TXRAM_17r", 4207 },
    { "MSPI_TXRAM_18r", 4208 },
    { "MSPI_TXRAM_19r", 4209 },
    { "MSPI_TXRAM_20r", 4210 },
    { "MSPI_TXRAM_21r", 4211 },
    { "MSPI_TXRAM_22r", 4212 },
    { "MSPI_TXRAM_23r", 4213 },
    { "MSPI_TXRAM_24r", 4214 },
    { "MSPI_TXRAM_25r", 4215 },
    { "MSPI_TXRAM_26r", 4216 },
    { "MSPI_TXRAM_27r", 4217 },
    { "MSPI_TXRAM_28r", 4218 },
    { "MSPI_TXRAM_29r", 4219 },
    { "MSPI_TXRAM_30r", 4220 },
    { "MSPI_TXRAM_31r", 4221 },
    { "MTRO_ENABLE_ECCP_MEMr", 4222 },
    { "MTRO_EN_COR_ERR_RPTr", 4223 },
    { "MTRO_MEMDEBUG_CONFIG_Lr", 4224 },
    { "MTRO_MEMDEBUG_CONFIG_L0r", 4225 },
    { "MTRO_MEMDEBUG_CONFIG_L1r", 4226 },
    { "MTRO_MEMDEBUG_CONFIG_PORTr", 4227 },
    { "MTRO_PORT_ENTITY_DISABLEr", 4228 },
    { "MTRO_REFRESH_CONFIGr", 4229 },
    { "MTRO_REFRESH_STATUSr", 4230 },
    { "MULTIPASS_LOOPBACK_BITMAPm", 4231 },
    { "MY_STATION_CAM_BIST_CONFIGr", 4232 },
    { "MY_STATION_CAM_BIST_CONTROLr", 4233 },
    { "MY_STATION_CAM_BIST_DBG_DATAr", 4234 },
    { "MY_STATION_CAM_BIST_STATUSr", 4235 },
    { "MY_STATION_TCAMm", 4236 },
    { "MY_STATION_TCAM_DATA_ONLYm", 4237 },
    { "MY_STATION_TCAM_ENTRY_ONLYm", 4238 },
    { "NIV_ETHERTYPEr", 4239 },
    { "NONUCAST_TRUNK_BLOCK_MASKm", 4240 },
    { "OOBFC_CHANNEL_BASE_64r", 4241 },
    { "OOBFC_CHIF_CFGr", 4242 },
    { "OOBFC_CHIF_CFG0r", 4243 },
    { "OOBFC_CHIF_CFG1r", 4244 },
    { "OOBFC_CHIF_CFG2r", 4245 },
    { "OOBFC_CHIF_CFG3r", 4246 },
    { "OOBFC_ENG_PORT_EN0_64r", 4247 },
    { "OOBFC_ENG_PORT_EN1_64r", 4248 },
    { "OOBFC_ENG_PORT_EN2r", 4249 },
    { "OOBFC_ENG_PORT_QSEL0_64r", 4250 },
    { "OOBFC_ENG_PORT_QSEL1_64r", 4251 },
    { "OOBFC_ENG_PORT_QSEL2r", 4252 },
    { "OOBFC_GCSr", 4253 },
    { "OOBFC_ING_PORT_EN0_64r", 4254 },
    { "OOBFC_ING_PORT_EN1_64r", 4255 },
    { "OOBFC_ING_PORT_EN2r", 4256 },
    { "OOBFC_MSG_CRC_CNTr", 4257 },
    { "OOBFC_MSG_CRC_CNT0r", 4258 },
    { "OOBFC_MSG_CRC_CNT1r", 4259 },
    { "OOBFC_MSG_CRC_CNT2r", 4260 },
    { "OOBFC_MSG_CRC_CNT3r", 4261 },
    { "OOBFC_MSG_REGr", 4262 },
    { "OOBFC_MSG_REG0r", 4263 },
    { "OOBFC_MSG_REG1r", 4264 },
    { "OOBFC_MSG_RX_TOT_CNTr", 4265 },
    { "OOBFC_MSG_RX_TOT_CNT0r", 4266 },
    { "OOBFC_MSG_RX_TOT_CNT1r", 4267 },
    { "OOBFC_MSG_RX_TOT_CNT2r", 4268 },
    { "OOBFC_MSG_RX_TOT_CNT3r", 4269 },
    { "OOBFC_MSG_TX_CNTr", 4270 },
    { "OOBFC_STSr", 4271 },
    { "OOBFC_TX_IDLEr", 4272 },
    { "OOBIF_DEBUGr", 4273 },
    { "OOBIF_RX_TESTr", 4274 },
    { "OOBIF_TX_TESTr", 4275 },
    { "OOB_STATS_MSG_TX_CNTr", 4276 },
    { "OOB_STATS_STSr", 4277 },
    { "OOB_STATS_TX_IDLEr", 4278 },
    { "OOB_STATS_TX_TESTr", 4279 },
    { "OPP_SCHED_CFGr", 4280 },
    { "OP_THDU_CONFIGr", 4281 },
    { "OP_UC_PORT_BST_THRESHOLDr", 4282 },
    { "OP_UC_PORT_DROP_STATEr", 4283 },
    { "OP_UC_PORT_DROP_STATE_MMU_XPE0_EPIPE0r", 4284 },
    { "OP_UC_PORT_DROP_STATE_MMU_XPE0_EPIPE1r", 4285 },
    { "OP_UC_PORT_DROP_STATE_MMU_XPE1_EPIPE2r", 4286 },
    { "OP_UC_PORT_DROP_STATE_MMU_XPE1_EPIPE3r", 4287 },
    { "OP_UC_PORT_DROP_STATE_MMU_XPE2_EPIPE0r", 4288 },
    { "OP_UC_PORT_DROP_STATE_MMU_XPE2_EPIPE1r", 4289 },
    { "OP_UC_PORT_DROP_STATE_MMU_XPE3_EPIPE2r", 4290 },
    { "OP_UC_PORT_DROP_STATE_MMU_XPE3_EPIPE3r", 4291 },
    { "OP_UC_PORT_RED_DROP_STATEr", 4292 },
    { "OP_UC_PORT_RED_DROP_STATE_MMU_XPE0_EPIPE0r", 4293 },
    { "OP_UC_PORT_RED_DROP_STATE_MMU_XPE0_EPIPE1r", 4294 },
    { "OP_UC_PORT_RED_DROP_STATE_MMU_XPE1_EPIPE2r", 4295 },
    { "OP_UC_PORT_RED_DROP_STATE_MMU_XPE1_EPIPE3r", 4296 },
    { "OP_UC_PORT_RED_DROP_STATE_MMU_XPE2_EPIPE0r", 4297 },
    { "OP_UC_PORT_RED_DROP_STATE_MMU_XPE2_EPIPE1r", 4298 },
    { "OP_UC_PORT_RED_DROP_STATE_MMU_XPE3_EPIPE2r", 4299 },
    { "OP_UC_PORT_RED_DROP_STATE_MMU_XPE3_EPIPE3r", 4300 },
    { "OP_UC_PORT_YELLOW_DROP_STATEr", 4301 },
    { "OP_UC_PORT_YELLOW_DROP_STATE_MMU_XPE0_EPIPE0r", 4302 },
    { "OP_UC_PORT_YELLOW_DROP_STATE_MMU_XPE0_EPIPE1r", 4303 },
    { "OP_UC_PORT_YELLOW_DROP_STATE_MMU_XPE1_EPIPE2r", 4304 },
    { "OP_UC_PORT_YELLOW_DROP_STATE_MMU_XPE1_EPIPE3r", 4305 },
    { "OP_UC_PORT_YELLOW_DROP_STATE_MMU_XPE2_EPIPE0r", 4306 },
    { "OP_UC_PORT_YELLOW_DROP_STATE_MMU_XPE2_EPIPE1r", 4307 },
    { "OP_UC_PORT_YELLOW_DROP_STATE_MMU_XPE3_EPIPE2r", 4308 },
    { "OP_UC_PORT_YELLOW_DROP_STATE_MMU_XPE3_EPIPE3r", 4309 },
    { "OP_UC_QGROUP_BST_THRESHOLDr", 4310 },
    { "OP_UC_QGROUP_DROP_STATEr", 4311 },
    { "OP_UC_QGROUP_DROP_STATE_MMU_XPE0_EPIPE0r", 4312 },
    { "OP_UC_QGROUP_DROP_STATE_MMU_XPE0_EPIPE1r", 4313 },
    { "OP_UC_QGROUP_DROP_STATE_MMU_XPE1_EPIPE2r", 4314 },
    { "OP_UC_QGROUP_DROP_STATE_MMU_XPE1_EPIPE3r", 4315 },
    { "OP_UC_QGROUP_DROP_STATE_MMU_XPE2_EPIPE0r", 4316 },
    { "OP_UC_QGROUP_DROP_STATE_MMU_XPE2_EPIPE1r", 4317 },
    { "OP_UC_QGROUP_DROP_STATE_MMU_XPE3_EPIPE2r", 4318 },
    { "OP_UC_QGROUP_DROP_STATE_MMU_XPE3_EPIPE3r", 4319 },
    { "OP_UC_QGROUP_RED_DROP_STATEr", 4320 },
    { "OP_UC_QGROUP_RED_DROP_STATE_MMU_XPE0_EPIPE0r", 4321 },
    { "OP_UC_QGROUP_RED_DROP_STATE_MMU_XPE0_EPIPE1r", 4322 },
    { "OP_UC_QGROUP_RED_DROP_STATE_MMU_XPE1_EPIPE2r", 4323 },
    { "OP_UC_QGROUP_RED_DROP_STATE_MMU_XPE1_EPIPE3r", 4324 },
    { "OP_UC_QGROUP_RED_DROP_STATE_MMU_XPE2_EPIPE0r", 4325 },
    { "OP_UC_QGROUP_RED_DROP_STATE_MMU_XPE2_EPIPE1r", 4326 },
    { "OP_UC_QGROUP_RED_DROP_STATE_MMU_XPE3_EPIPE2r", 4327 },
    { "OP_UC_QGROUP_RED_DROP_STATE_MMU_XPE3_EPIPE3r", 4328 },
    { "OP_UC_QGROUP_YELLOW_DROP_STATEr", 4329 },
    { "OP_UC_QGROUP_YELLOW_DROP_STATE_MMU_XPE0_EPIPE0r", 4330 },
    { "OP_UC_QGROUP_YELLOW_DROP_STATE_MMU_XPE0_EPIPE1r", 4331 },
    { "OP_UC_QGROUP_YELLOW_DROP_STATE_MMU_XPE1_EPIPE2r", 4332 },
    { "OP_UC_QGROUP_YELLOW_DROP_STATE_MMU_XPE1_EPIPE3r", 4333 },
    { "OP_UC_QGROUP_YELLOW_DROP_STATE_MMU_XPE2_EPIPE0r", 4334 },
    { "OP_UC_QGROUP_YELLOW_DROP_STATE_MMU_XPE2_EPIPE1r", 4335 },
    { "OP_UC_QGROUP_YELLOW_DROP_STATE_MMU_XPE3_EPIPE2r", 4336 },
    { "OP_UC_QGROUP_YELLOW_DROP_STATE_MMU_XPE3_EPIPE3r", 4337 },
    { "OP_UC_QUEUE_BST_THRESHOLDr", 4338 },
    { "OP_UC_QUEUE_DROP_STATEr", 4339 },
    { "OP_UC_QUEUE_DROP_STATE_MMU_XPE0_EPIPE0r", 4340 },
    { "OP_UC_QUEUE_DROP_STATE_MMU_XPE0_EPIPE1r", 4341 },
    { "OP_UC_QUEUE_DROP_STATE_MMU_XPE1_EPIPE2r", 4342 },
    { "OP_UC_QUEUE_DROP_STATE_MMU_XPE1_EPIPE3r", 4343 },
    { "OP_UC_QUEUE_DROP_STATE_MMU_XPE2_EPIPE0r", 4344 },
    { "OP_UC_QUEUE_DROP_STATE_MMU_XPE2_EPIPE1r", 4345 },
    { "OP_UC_QUEUE_DROP_STATE_MMU_XPE3_EPIPE2r", 4346 },
    { "OP_UC_QUEUE_DROP_STATE_MMU_XPE3_EPIPE3r", 4347 },
    { "OP_UC_QUEUE_RED_DROP_STATEr", 4348 },
    { "OP_UC_QUEUE_RED_DROP_STATE_MMU_XPE0_EPIPE0r", 4349 },
    { "OP_UC_QUEUE_RED_DROP_STATE_MMU_XPE0_EPIPE1r", 4350 },
    { "OP_UC_QUEUE_RED_DROP_STATE_MMU_XPE1_EPIPE2r", 4351 },
    { "OP_UC_QUEUE_RED_DROP_STATE_MMU_XPE1_EPIPE3r", 4352 },
    { "OP_UC_QUEUE_RED_DROP_STATE_MMU_XPE2_EPIPE0r", 4353 },
    { "OP_UC_QUEUE_RED_DROP_STATE_MMU_XPE2_EPIPE1r", 4354 },
    { "OP_UC_QUEUE_RED_DROP_STATE_MMU_XPE3_EPIPE2r", 4355 },
    { "OP_UC_QUEUE_RED_DROP_STATE_MMU_XPE3_EPIPE3r", 4356 },
    { "OP_UC_QUEUE_YELLOW_DROP_STATEr", 4357 },
    { "OP_UC_QUEUE_YELLOW_DROP_STATE_MMU_XPE0_EPIPE0r", 4358 },
    { "OP_UC_QUEUE_YELLOW_DROP_STATE_MMU_XPE0_EPIPE1r", 4359 },
    { "OP_UC_QUEUE_YELLOW_DROP_STATE_MMU_XPE1_EPIPE2r", 4360 },
    { "OP_UC_QUEUE_YELLOW_DROP_STATE_MMU_XPE1_EPIPE3r", 4361 },
    { "OP_UC_QUEUE_YELLOW_DROP_STATE_MMU_XPE2_EPIPE0r", 4362 },
    { "OP_UC_QUEUE_YELLOW_DROP_STATE_MMU_XPE2_EPIPE1r", 4363 },
    { "OP_UC_QUEUE_YELLOW_DROP_STATE_MMU_XPE3_EPIPE2r", 4364 },
    { "OP_UC_QUEUE_YELLOW_DROP_STATE_MMU_XPE3_EPIPE3r", 4365 },
    { "OVR_SUB_GRP0_TBLr", 4366 },
    { "OVR_SUB_GRP1_TBLr", 4367 },
    { "OVR_SUB_GRP2_TBLr", 4368 },
    { "OVR_SUB_GRP3_TBLr", 4369 },
    { "OVR_SUB_GRP4_TBLr", 4370 },
    { "OVR_SUB_GRP5_TBLr", 4371 },
    { "OVR_SUB_GRP6_TBLr", 4372 },
    { "OVR_SUB_GRP7_TBLr", 4373 },
    { "OVR_SUB_GRP_CFGr", 4374 },
    { "PARS_RAM_DBGCTRLr", 4375 },
    { "PARS_RAM_DBGCTRL_1r", 4376 },
    { "PARS_RAM_DBGCTRL_2_64r", 4377 },
    { "PAXB_0_PAXB_ENDIANNESSr", 4378 },
    { "PBLK0_CALENDARr", 4379 },
    { "PBLK1_CALENDARr", 4380 },
    { "PBLK2_CALENDARr", 4381 },
    { "PBLK3_CALENDARr", 4382 },
    { "PBLK4_CALENDARr", 4383 },
    { "PBLK5_CALENDARr", 4384 },
    { "PBLK6_CALENDARr", 4385 },
    { "PBLK7_CALENDARr", 4386 },
    { "PCIE_RST_CONTROLr", 4387 },
    { "PE_ETHERTYPEr", 4388 },
    { "PHB2_COS_MAPm", 4389 },
    { "PIPEMEMHI_DEBUGr", 4390 },
    { "PIPEMEMLO_DEBUGr", 4391 },
    { "PKTHDRMEMDEBUGr", 4392 },
    { "PKT_LINK_MEM_DEBUG_TMr", 4393 },
    { "PORTCNTMEMDEBUGr", 4394 },
    { "PORT_BRIDGE_BMAPm", 4395 },
    { "PORT_BRIDGE_MIRROR_BMAPm", 4396 },
    { "PORT_CBL_TABLEm", 4397 },
    { "PORT_CBL_TABLE_MODBASEm", 4398 },
    { "PORT_COS_MAPm", 4399 },
    { "PORT_INITIAL_COPY_COUNT_WIDTHr", 4400 },
    { "PORT_LAG_FAILOVER_SETm", 4401 },
    { "PORT_LLFC_CFGr", 4402 },
    { "PORT_TABm", 4403 },
    { "PQE0_FIFOEMPTY0r", 4404 },
    { "PQE0_FIFOEMPTY1r", 4405 },
    { "PQE0_FIFOOVERFLOW0r", 4406 },
    { "PQE0_FIFOOVERFLOW1r", 4407 },
    { "PQE0_FIFOPTREQUAL0r", 4408 },
    { "PQE0_FIFOPTREQUAL1r", 4409 },
    { "PQE0_MEMCFGr", 4410 },
    { "PQE0_MEMDEBUGr", 4411 },
    { "PQE1_FIFOEMPTY0r", 4412 },
    { "PQE1_FIFOEMPTY1r", 4413 },
    { "PQE1_FIFOOVERFLOW0r", 4414 },
    { "PQE1_FIFOOVERFLOW1r", 4415 },
    { "PQE1_FIFOPTREQUAL0r", 4416 },
    { "PQE1_FIFOPTREQUAL1r", 4417 },
    { "PQE1_MEMCFGr", 4418 },
    { "PQE1_MEMDEBUGr", 4419 },
    { "PQE_MEMCFGr", 4420 },
    { "PQE_MEMDEBUGr", 4421 },
    { "PRIO2COS_PROFILEr", 4422 },
    { "PRIORITY_CONTROLr", 4423 },
    { "PROTOCOL_PKT_CONTROLr", 4424 },
    { "PTR_COPYTOCPU_MASKr", 4425 },
    { "PTR_COPYTOCPU_MASK_0r", 4426 },
    { "PTR_COPYTOCPU_MASK_1r", 4427 },
    { "PTR_RESULTS_BUFFER_ISW1m", 4428 },
    { "PTR_RESULTS_BUFFER_ISW2m", 4429 },
    { "PTR_RESULTS_BUFFER_IVPm", 4430 },
    { "PWR_WATCH_DOG_CONTROL_MBr", 4431 },
    { "PWR_WATCH_DOG_STATUS_MBr", 4432 },
    { "QDB_MEM_DEBUG_TMr", 4433 },
    { "Q_SCHED_CPU_L0_NODE_CONFIGr", 4434 },
    { "Q_SCHED_CPU_L1_MC_QUEUE_CONFIGr", 4435 },
    { "Q_SCHED_CPU_L1_MC_QUEUE_L0_MAPPINGr", 4436 },
    { "Q_SCHED_CPU_L1_MC_QUEUE_MASKr", 4437 },
    { "Q_SCHED_CPU_PORT_CONFIGr", 4438 },
    { "Q_SCHED_DD_CHIP_CONFIG1r", 4439 },
    { "Q_SCHED_DD_CHIP_CONFIG2r", 4440 },
    { "Q_SCHED_DD_PORT_CONFIGr", 4441 },
    { "Q_SCHED_DD_TIMER_Ar", 4442 },
    { "Q_SCHED_DD_TIMER_Br", 4443 },
    { "Q_SCHED_DD_TIMER_ENABLE_Ar", 4444 },
    { "Q_SCHED_DD_TIMER_ENABLE_Br", 4445 },
    { "Q_SCHED_DD_TIMER_STATUS_Ar", 4446 },
    { "Q_SCHED_DD_TIMER_STATUS_A_MASKr", 4447 },
    { "Q_SCHED_DD_TIMER_STATUS_Br", 4448 },
    { "Q_SCHED_DD_TIMER_STATUS_B_MASKr", 4449 },
    { "Q_SCHED_DEBUG_FORCE_CPU_COSMASKr", 4450 },
    { "Q_SCHED_ENABLE_ECCP_MEMr", 4451 },
    { "Q_SCHED_EN_COR_ERR_RPTr", 4452 },
    { "Q_SCHED_L0_ACCUM_COMP_MEMm", 4453 },
    { "Q_SCHED_L0_CREDIT_MEMm", 4454 },
    { "Q_SCHED_L0_MEMORY_TMr", 4455 },
    { "Q_SCHED_L0_NODE_CONFIGr", 4456 },
    { "Q_SCHED_L0_WEIGHT_MEMm", 4457 },
    { "Q_SCHED_L1_ACCUM_COMP_MEMm", 4458 },
    { "Q_SCHED_L1_CREDIT_MEMm", 4459 },
    { "Q_SCHED_L1_MC_QUEUE_CONFIGr", 4460 },
    { "Q_SCHED_L1_MEMORY_TMr", 4461 },
    { "Q_SCHED_L1_UC_QUEUE_CONFIGr", 4462 },
    { "Q_SCHED_L1_WEIGHT_MEMm", 4463 },
    { "Q_SCHED_L2_ACCUM_COMP_MEMm", 4464 },
    { "Q_SCHED_L2_CREDIT_MEMm", 4465 },
    { "Q_SCHED_L2_MEMORY_TMr", 4466 },
    { "Q_SCHED_PORT_CONFIGr", 4467 },
    { "Q_SCHED_PORT_EMPTY_STATUSr", 4468 },
    { "Q_SCHED_PORT_FLUSHr", 4469 },
    { "Q_SCHED_RQE_SNAPSHOTr", 4470 },
    { "Q_SCHED_SPECIAL_CONFIGr", 4471 },
    { "R1023r", 4472 },
    { "R127r", 4473 },
    { "R1518r", 4474 },
    { "R16383r", 4475 },
    { "R2047r", 4476 },
    { "R255r", 4477 },
    { "R4095r", 4478 },
    { "R511r", 4479 },
    { "R64r", 4480 },
    { "R9216r", 4481 },
    { "RALNr", 4482 },
    { "RANDOM_RRLB_HG_TRUNK_MEMBERm", 4483 },
    { "RBCAr", 4484 },
    { "RBYTr", 4485 },
    { "RDBGC0r", 4486 },
    { "RDBGC0_SELECTr", 4487 },
    { "RDBGC1r", 4488 },
    { "RDBGC1_SELECTr", 4489 },
    { "RDBGC2r", 4490 },
    { "RDBGC2_SELECTr", 4491 },
    { "RDBGC3r", 4492 },
    { "RDBGC3_SELECTr", 4493 },
    { "RDBGC4r", 4494 },
    { "RDBGC4_SELECTr", 4495 },
    { "RDBGC5r", 4496 },
    { "RDBGC5_SELECTr", 4497 },
    { "RDBGC6r", 4498 },
    { "RDBGC6_SELECTr", 4499 },
    { "RDBGC7r", 4500 },
    { "RDBGC7_SELECTr", 4501 },
    { "RDBGC8r", 4502 },
    { "RDBGC8_SELECTr", 4503 },
    { "RDBGC_SELECT_2r", 4504 },
    { "RDISCr", 4505 },
    { "RDVLNr", 4506 },
    { "REMOTE_CPU_DA_LSr", 4507 },
    { "REMOTE_CPU_DA_MSr", 4508 },
    { "REMOTE_CPU_LENGTH_TYPEr", 4509 },
    { "REPLICATION_FIFO_BANK0m", 4510 },
    { "REPLICATION_FIFO_BANK1m", 4511 },
    { "REPLICATION_FIFO_DEBUG_TMr", 4512 },
    { "REP_FIFO_SNAPSHOT_DONEr", 4513 },
    { "REP_FIFO_SNAPSHOT_ENr", 4514 },
    { "REP_FIFO_SNAPSHOT_INITr", 4515 },
    { "REP_ID_REMAP_CONTROLr", 4516 },
    { "RERPKTr", 4517 },
    { "RESPONSIVE_PROTOCOL_MATCHm", 4518 },
    { "RFCRr", 4519 },
    { "RFCSr", 4520 },
    { "RFLRr", 4521 },
    { "RFRGr", 4522 },
    { "RIPC4r", 4523 },
    { "RIPC6r", 4524 },
    { "RIPD4r", 4525 },
    { "RIPD6r", 4526 },
    { "RIPHE4r", 4527 },
    { "RIPHE6r", 4528 },
    { "RJBRr", 4529 },
    { "RMCAr", 4530 },
    { "RMCRCr", 4531 },
    { "RMGVr", 4532 },
    { "RMTUEr", 4533 },
    { "ROVRr", 4534 },
    { "RPFCr", 4535 },
    { "RPFC0r", 4536 },
    { "RPFC1r", 4537 },
    { "RPFC2r", 4538 },
    { "RPFC3r", 4539 },
    { "RPFC4r", 4540 },
    { "RPFC5r", 4541 },
    { "RPFC6r", 4542 },
    { "RPFC7r", 4543 },
    { "RPFCOFFr", 4544 },
    { "RPFCOFF0r", 4545 },
    { "RPFCOFF1r", 4546 },
    { "RPFCOFF2r", 4547 },
    { "RPFCOFF3r", 4548 },
    { "RPFCOFF4r", 4549 },
    { "RPFCOFF5r", 4550 },
    { "RPFCOFF6r", 4551 },
    { "RPFCOFF7r", 4552 },
    { "RPKTr", 4553 },
    { "RPOKr", 4554 },
    { "RPORTDr", 4555 },
    { "RPRMr", 4556 },
    { "RQE_DEBUG_FREE_LIST_MEMr", 4557 },
    { "RQE_DEBUG_FREE_LIST_OOP_CLRr", 4558 },
    { "RQE_DEBUG_SAME_PORT_THDM_ERRORr", 4559 },
    { "RQE_DEBUG_THDM_CHOKE_COUNTERr", 4560 },
    { "RQE_ENABLE_SINGLE_PACKET_MODEr", 4561 },
    { "RQE_ENABLE_THDM_PAUSEr", 4562 },
    { "RQE_EN_COR_ERR_RPTr", 4563 },
    { "RQE_FREE_LISTm", 4564 },
    { "RQE_LINK_LISTm", 4565 },
    { "RQE_MAX_SHAPER_ENr", 4566 },
    { "RQE_MAX_SHAPER_LIMIT_COUNTr", 4567 },
    { "RQE_MAX_SHAPER_RATEr", 4568 },
    { "RQE_MAX_SHAPER_THRESHOLDr", 4569 },
    { "RQE_MAX_SHAPER_THRESHOLD_CLEARr", 4570 },
    { "RQE_PRIORITY_QUEUE_ENTRYr", 4571 },
    { "RQE_PRIORITY_QUEUE_HEADr", 4572 },
    { "RQE_PRIORITY_QUEUE_TAILr", 4573 },
    { "RQE_PRIORITY_SCHEDULING_TYPEr", 4574 },
    { "RQE_PRIORITY_WERR_WEIGHTr", 4575 },
    { "RQE_REPLICATION_ENTRY_COUNTr", 4576 },
    { "RQE_REPLICATION_ENTRY_THRESHOLDr", 4577 },
    { "RQE_REP_BUF_WATERMARKr", 4578 },
    { "RQE_REP_BUF_WATERMARK_CLEARr", 4579 },
    { "RQE_WERR_MAXSC_CLEARr", 4580 },
    { "RQE_WERR_MAXSC_RESETr", 4581 },
    { "RQE_WERR_WORKING_COUNTSr", 4582 },
    { "RQE_WERR_WORKING_COUNTS_CLEARr", 4583 },
    { "RQE_WORK_FIFO_CREDIT_COUNTr", 4584 },
    { "RQE_WORK_FIFO_ENTRY_COUNTr", 4585 },
    { "RRBYTr", 4586 },
    { "RRPKTr", 4587 },
    { "RSCHCRCr", 4588 },
    { "RSEL1_RAM_DBGCTRL2_64r", 4589 },
    { "RSEL1_RAM_DBGCTRL3_64r", 4590 },
    { "RSEL1_RAM_DBGCTRL4r", 4591 },
    { "RSEL1_RAM_DBGCTRL_64r", 4592 },
    { "RSEL2_CAM_DBGCTRLr", 4593 },
    { "RSEL2_RAM_DBGCTRL2_64r", 4594 },
    { "RSEL2_RAM_DBGCTRL3_64r", 4595 },
    { "RSEL2_RAM_DBGCTRL4_64r", 4596 },
    { "RSEL2_RAM_DBGCTRL5r", 4597 },
    { "RSEL2_RAM_DBGCTRL_64r", 4598 },
    { "RTAG7_FCOE_HASH_FIELD_BMAPr", 4599 },
    { "RTAG7_FLOW_BASED_HASHm", 4600 },
    { "RTAG7_HASH_CONTROLr", 4601 },
    { "RTAG7_HASH_CONTROL_2r", 4602 },
    { "RTAG7_HASH_CONTROL_3r", 4603 },
    { "RTAG7_HASH_CONTROL_4r", 4604 },
    { "RTAG7_HASH_CONTROL_L2GRE_MASK_Ar", 4605 },
    { "RTAG7_HASH_CONTROL_L2GRE_MASK_Br", 4606 },
    { "RTAG7_HASH_FIELD_BMAP_1r", 4607 },
    { "RTAG7_HASH_FIELD_BMAP_2r", 4608 },
    { "RTAG7_HASH_FIELD_BMAP_3r", 4609 },
    { "RTAG7_HASH_FIELD_BMAP_5r", 4610 },
    { "RTAG7_HASH_SEED_Ar", 4611 },
    { "RTAG7_HASH_SEED_Br", 4612 },
    { "RTAG7_HASH_SELr", 4613 },
    { "RTAG7_IPV4_TCP_UDP_HASH_FIELD_BMAP_1r", 4614 },
    { "RTAG7_IPV4_TCP_UDP_HASH_FIELD_BMAP_2r", 4615 },
    { "RTAG7_IPV6_TCP_UDP_HASH_FIELD_BMAP_1r", 4616 },
    { "RTAG7_IPV6_TCP_UDP_HASH_FIELD_BMAP_2r", 4617 },
    { "RTAG7_L2GRE_PAYLOAD_L2_HASH_FIELD_BMAPr", 4618 },
    { "RTAG7_L2GRE_PAYLOAD_L3_HASH_FIELD_BMAPr", 4619 },
    { "RTAG7_MIM_OUTER_HASH_FIELD_BMAPr", 4620 },
    { "RTAG7_MIM_PAYLOAD_HASH_FIELD_BMAPr", 4621 },
    { "RTAG7_MIM_PAYLOAD_L3_HASH_FIELD_BMAPr", 4622 },
    { "RTAG7_MPLS_L2_PAYLOAD_HASH_FIELD_BMAPr", 4623 },
    { "RTAG7_MPLS_L2_PAYLOAD_L3_HASH_FIELD_BMAPr", 4624 },
    { "RTAG7_MPLS_L3_PAYLOAD_HASH_FIELD_BMAPr", 4625 },
    { "RTAG7_MPLS_OUTER_HASH_FIELD_BMAPr", 4626 },
    { "RTAG7_PORT_BASED_HASHm", 4627 },
    { "RTAG7_TRILL_PAYLOAD_L2_HASH_FIELD_BMAPr", 4628 },
    { "RTAG7_TRILL_PAYLOAD_L3_HASH_FIELD_BMAPr", 4629 },
    { "RTAG7_TRILL_TUNNEL_HASH_FIELD_BMAPr", 4630 },
    { "RTAG7_VXLAN_PAYLOAD_L2_HASH_FIELD_BMAPr", 4631 },
    { "RTAG7_VXLAN_PAYLOAD_L3_HASH_FIELD_BMAPr", 4632 },
    { "RTRFUr", 4633 },
    { "RUCr", 4634 },
    { "RUCAr", 4635 },
    { "RUNDr", 4636 },
    { "RVLNr", 4637 },
    { "RXCFr", 4638 },
    { "RXPFr", 4639 },
    { "RXPPr", 4640 },
    { "RXUDAr", 4641 },
    { "RXUOr", 4642 },
    { "RXWSAr", 4643 },
    { "RX_DCB", 4644 },
    { "RX_EEE_LPI_DURATION_COUNTERr", 4645 },
    { "RX_EEE_LPI_EVENT_COUNTERr", 4646 },
    { "RX_HCFC_COUNTERr", 4647 },
    { "RX_HCFC_CRC_COUNTERr", 4648 },
    { "RX_LLFC_CRC_COUNTERr", 4649 },
    { "RX_LLFC_LOG_COUNTERr", 4650 },
    { "RX_LLFC_PHY_COUNTERr", 4651 },
    { "SBS_CONTROLr", 4652 },
    { "SER_ACC_TYPE_MAPm", 4653 },
    { "SER_CONFIG_REGr", 4654 },
    { "SER_ERROR_0r", 4655 },
    { "SER_ERROR_1r", 4656 },
    { "SER_MEMORYm", 4657 },
    { "SER_MISSED_EVENTr", 4658 },
    { "SER_RANGE_0_ADDR_BITSr", 4659 },
    { "SER_RANGE_0_CONFIGr", 4660 },
    { "SER_RANGE_0_DISABLEr", 4661 },
    { "SER_RANGE_0_ENDr", 4662 },
    { "SER_RANGE_0_PROT_WORDr", 4663 },
    { "SER_RANGE_0_PROT_WORD_0r", 4664 },
    { "SER_RANGE_0_PROT_WORD_1r", 4665 },
    { "SER_RANGE_0_PROT_WORD_2r", 4666 },
    { "SER_RANGE_0_PROT_WORD_3r", 4667 },
    { "SER_RANGE_0_RESULTr", 4668 },
    { "SER_RANGE_0_STARTr", 4669 },
    { "SER_RANGE_10_ADDR_BITSr", 4670 },
    { "SER_RANGE_10_CONFIGr", 4671 },
    { "SER_RANGE_10_DISABLEr", 4672 },
    { "SER_RANGE_10_ENDr", 4673 },
    { "SER_RANGE_10_PROT_WORDr", 4674 },
    { "SER_RANGE_10_PROT_WORD_0r", 4675 },
    { "SER_RANGE_10_PROT_WORD_1r", 4676 },
    { "SER_RANGE_10_PROT_WORD_2r", 4677 },
    { "SER_RANGE_10_PROT_WORD_3r", 4678 },
    { "SER_RANGE_10_RESULTr", 4679 },
    { "SER_RANGE_10_STARTr", 4680 },
    { "SER_RANGE_11_ADDR_BITSr", 4681 },
    { "SER_RANGE_11_CONFIGr", 4682 },
    { "SER_RANGE_11_DISABLEr", 4683 },
    { "SER_RANGE_11_ENDr", 4684 },
    { "SER_RANGE_11_PROT_WORDr", 4685 },
    { "SER_RANGE_11_PROT_WORD_0r", 4686 },
    { "SER_RANGE_11_PROT_WORD_1r", 4687 },
    { "SER_RANGE_11_PROT_WORD_2r", 4688 },
    { "SER_RANGE_11_PROT_WORD_3r", 4689 },
    { "SER_RANGE_11_RESULTr", 4690 },
    { "SER_RANGE_11_STARTr", 4691 },
    { "SER_RANGE_12_ADDR_BITSr", 4692 },
    { "SER_RANGE_12_CONFIGr", 4693 },
    { "SER_RANGE_12_DISABLEr", 4694 },
    { "SER_RANGE_12_ENDr", 4695 },
    { "SER_RANGE_12_PROT_WORDr", 4696 },
    { "SER_RANGE_12_PROT_WORD_0r", 4697 },
    { "SER_RANGE_12_PROT_WORD_1r", 4698 },
    { "SER_RANGE_12_PROT_WORD_2r", 4699 },
    { "SER_RANGE_12_PROT_WORD_3r", 4700 },
    { "SER_RANGE_12_RESULTr", 4701 },
    { "SER_RANGE_12_STARTr", 4702 },
    { "SER_RANGE_13_ADDR_BITSr", 4703 },
    { "SER_RANGE_13_CONFIGr", 4704 },
    { "SER_RANGE_13_DISABLEr", 4705 },
    { "SER_RANGE_13_ENDr", 4706 },
    { "SER_RANGE_13_PROT_WORDr", 4707 },
    { "SER_RANGE_13_PROT_WORD_0r", 4708 },
    { "SER_RANGE_13_PROT_WORD_1r", 4709 },
    { "SER_RANGE_13_PROT_WORD_2r", 4710 },
    { "SER_RANGE_13_PROT_WORD_3r", 4711 },
    { "SER_RANGE_13_RESULTr", 4712 },
    { "SER_RANGE_13_STARTr", 4713 },
    { "SER_RANGE_14_ADDR_BITSr", 4714 },
    { "SER_RANGE_14_CONFIGr", 4715 },
    { "SER_RANGE_14_DISABLEr", 4716 },
    { "SER_RANGE_14_ENDr", 4717 },
    { "SER_RANGE_14_PROT_WORDr", 4718 },
    { "SER_RANGE_14_PROT_WORD_0r", 4719 },
    { "SER_RANGE_14_PROT_WORD_1r", 4720 },
    { "SER_RANGE_14_PROT_WORD_2r", 4721 },
    { "SER_RANGE_14_PROT_WORD_3r", 4722 },
    { "SER_RANGE_14_RESULTr", 4723 },
    { "SER_RANGE_14_STARTr", 4724 },
    { "SER_RANGE_15_ADDR_BITSr", 4725 },
    { "SER_RANGE_15_CONFIGr", 4726 },
    { "SER_RANGE_15_DISABLEr", 4727 },
    { "SER_RANGE_15_ENDr", 4728 },
    { "SER_RANGE_15_PROT_WORDr", 4729 },
    { "SER_RANGE_15_PROT_WORD_0r", 4730 },
    { "SER_RANGE_15_PROT_WORD_1r", 4731 },
    { "SER_RANGE_15_PROT_WORD_2r", 4732 },
    { "SER_RANGE_15_PROT_WORD_3r", 4733 },
    { "SER_RANGE_15_RESULTr", 4734 },
    { "SER_RANGE_15_STARTr", 4735 },
    { "SER_RANGE_16_ADDR_BITSr", 4736 },
    { "SER_RANGE_16_CONFIGr", 4737 },
    { "SER_RANGE_16_DISABLEr", 4738 },
    { "SER_RANGE_16_ENDr", 4739 },
    { "SER_RANGE_16_PROT_WORDr", 4740 },
    { "SER_RANGE_16_PROT_WORD_0r", 4741 },
    { "SER_RANGE_16_PROT_WORD_1r", 4742 },
    { "SER_RANGE_16_PROT_WORD_2r", 4743 },
    { "SER_RANGE_16_PROT_WORD_3r", 4744 },
    { "SER_RANGE_16_RESULTr", 4745 },
    { "SER_RANGE_16_STARTr", 4746 },
    { "SER_RANGE_17_ADDR_BITSr", 4747 },
    { "SER_RANGE_17_CONFIGr", 4748 },
    { "SER_RANGE_17_DISABLEr", 4749 },
    { "SER_RANGE_17_ENDr", 4750 },
    { "SER_RANGE_17_PROT_WORDr", 4751 },
    { "SER_RANGE_17_PROT_WORD_0r", 4752 },
    { "SER_RANGE_17_PROT_WORD_1r", 4753 },
    { "SER_RANGE_17_PROT_WORD_2r", 4754 },
    { "SER_RANGE_17_PROT_WORD_3r", 4755 },
    { "SER_RANGE_17_RESULTr", 4756 },
    { "SER_RANGE_17_STARTr", 4757 },
    { "SER_RANGE_18_ADDR_BITSr", 4758 },
    { "SER_RANGE_18_CONFIGr", 4759 },
    { "SER_RANGE_18_DISABLEr", 4760 },
    { "SER_RANGE_18_ENDr", 4761 },
    { "SER_RANGE_18_PROT_WORDr", 4762 },
    { "SER_RANGE_18_PROT_WORD_0r", 4763 },
    { "SER_RANGE_18_PROT_WORD_1r", 4764 },
    { "SER_RANGE_18_PROT_WORD_2r", 4765 },
    { "SER_RANGE_18_PROT_WORD_3r", 4766 },
    { "SER_RANGE_18_RESULTr", 4767 },
    { "SER_RANGE_18_STARTr", 4768 },
    { "SER_RANGE_19_ADDR_BITSr", 4769 },
    { "SER_RANGE_19_CONFIGr", 4770 },
    { "SER_RANGE_19_DISABLEr", 4771 },
    { "SER_RANGE_19_ENDr", 4772 },
    { "SER_RANGE_19_PROT_WORDr", 4773 },
    { "SER_RANGE_19_PROT_WORD_0r", 4774 },
    { "SER_RANGE_19_PROT_WORD_1r", 4775 },
    { "SER_RANGE_19_PROT_WORD_2r", 4776 },
    { "SER_RANGE_19_PROT_WORD_3r", 4777 },
    { "SER_RANGE_19_RESULTr", 4778 },
    { "SER_RANGE_19_STARTr", 4779 },
    { "SER_RANGE_1_ADDR_BITSr", 4780 },
    { "SER_RANGE_1_CONFIGr", 4781 },
    { "SER_RANGE_1_DISABLEr", 4782 },
    { "SER_RANGE_1_ENDr", 4783 },
    { "SER_RANGE_1_PROT_WORDr", 4784 },
    { "SER_RANGE_1_PROT_WORD_0r", 4785 },
    { "SER_RANGE_1_PROT_WORD_1r", 4786 },
    { "SER_RANGE_1_PROT_WORD_2r", 4787 },
    { "SER_RANGE_1_PROT_WORD_3r", 4788 },
    { "SER_RANGE_1_RESULTr", 4789 },
    { "SER_RANGE_1_STARTr", 4790 },
    { "SER_RANGE_20_ADDR_BITSr", 4791 },
    { "SER_RANGE_20_CONFIGr", 4792 },
    { "SER_RANGE_20_DISABLEr", 4793 },
    { "SER_RANGE_20_ENDr", 4794 },
    { "SER_RANGE_20_PROT_WORDr", 4795 },
    { "SER_RANGE_20_PROT_WORD_0r", 4796 },
    { "SER_RANGE_20_PROT_WORD_1r", 4797 },
    { "SER_RANGE_20_PROT_WORD_2r", 4798 },
    { "SER_RANGE_20_PROT_WORD_3r", 4799 },
    { "SER_RANGE_20_RESULTr", 4800 },
    { "SER_RANGE_20_STARTr", 4801 },
    { "SER_RANGE_21_ADDR_BITSr", 4802 },
    { "SER_RANGE_21_CONFIGr", 4803 },
    { "SER_RANGE_21_DISABLEr", 4804 },
    { "SER_RANGE_21_ENDr", 4805 },
    { "SER_RANGE_21_PROT_WORDr", 4806 },
    { "SER_RANGE_21_PROT_WORD_0r", 4807 },
    { "SER_RANGE_21_PROT_WORD_1r", 4808 },
    { "SER_RANGE_21_PROT_WORD_2r", 4809 },
    { "SER_RANGE_21_PROT_WORD_3r", 4810 },
    { "SER_RANGE_21_RESULTr", 4811 },
    { "SER_RANGE_21_STARTr", 4812 },
    { "SER_RANGE_22_ADDR_BITSr", 4813 },
    { "SER_RANGE_22_CONFIGr", 4814 },
    { "SER_RANGE_22_DISABLEr", 4815 },
    { "SER_RANGE_22_ENDr", 4816 },
    { "SER_RANGE_22_PROT_WORDr", 4817 },
    { "SER_RANGE_22_PROT_WORD_0r", 4818 },
    { "SER_RANGE_22_PROT_WORD_1r", 4819 },
    { "SER_RANGE_22_PROT_WORD_2r", 4820 },
    { "SER_RANGE_22_PROT_WORD_3r", 4821 },
    { "SER_RANGE_22_RESULTr", 4822 },
    { "SER_RANGE_22_STARTr", 4823 },
    { "SER_RANGE_23_ADDR_BITSr", 4824 },
    { "SER_RANGE_23_CONFIGr", 4825 },
    { "SER_RANGE_23_DISABLEr", 4826 },
    { "SER_RANGE_23_ENDr", 4827 },
    { "SER_RANGE_23_PROT_WORDr", 4828 },
    { "SER_RANGE_23_PROT_WORD_0r", 4829 },
    { "SER_RANGE_23_PROT_WORD_1r", 4830 },
    { "SER_RANGE_23_PROT_WORD_2r", 4831 },
    { "SER_RANGE_23_PROT_WORD_3r", 4832 },
    { "SER_RANGE_23_RESULTr", 4833 },
    { "SER_RANGE_23_STARTr", 4834 },
    { "SER_RANGE_24_ADDR_BITSr", 4835 },
    { "SER_RANGE_24_CONFIGr", 4836 },
    { "SER_RANGE_24_DISABLEr", 4837 },
    { "SER_RANGE_24_ENDr", 4838 },
    { "SER_RANGE_24_PROT_WORDr", 4839 },
    { "SER_RANGE_24_PROT_WORD_0r", 4840 },
    { "SER_RANGE_24_PROT_WORD_1r", 4841 },
    { "SER_RANGE_24_PROT_WORD_2r", 4842 },
    { "SER_RANGE_24_PROT_WORD_3r", 4843 },
    { "SER_RANGE_24_RESULTr", 4844 },
    { "SER_RANGE_24_STARTr", 4845 },
    { "SER_RANGE_25_ADDR_BITSr", 4846 },
    { "SER_RANGE_25_CONFIGr", 4847 },
    { "SER_RANGE_25_DISABLEr", 4848 },
    { "SER_RANGE_25_ENDr", 4849 },
    { "SER_RANGE_25_PROT_WORDr", 4850 },
    { "SER_RANGE_25_PROT_WORD_0r", 4851 },
    { "SER_RANGE_25_PROT_WORD_1r", 4852 },
    { "SER_RANGE_25_PROT_WORD_2r", 4853 },
    { "SER_RANGE_25_PROT_WORD_3r", 4854 },
    { "SER_RANGE_25_RESULTr", 4855 },
    { "SER_RANGE_25_STARTr", 4856 },
    { "SER_RANGE_26_ADDR_BITSr", 4857 },
    { "SER_RANGE_26_CONFIGr", 4858 },
    { "SER_RANGE_26_DISABLEr", 4859 },
    { "SER_RANGE_26_ENDr", 4860 },
    { "SER_RANGE_26_PROT_WORDr", 4861 },
    { "SER_RANGE_26_PROT_WORD_0r", 4862 },
    { "SER_RANGE_26_PROT_WORD_1r", 4863 },
    { "SER_RANGE_26_PROT_WORD_2r", 4864 },
    { "SER_RANGE_26_PROT_WORD_3r", 4865 },
    { "SER_RANGE_26_RESULTr", 4866 },
    { "SER_RANGE_26_STARTr", 4867 },
    { "SER_RANGE_27_ADDR_BITSr", 4868 },
    { "SER_RANGE_27_CONFIGr", 4869 },
    { "SER_RANGE_27_DISABLEr", 4870 },
    { "SER_RANGE_27_ENDr", 4871 },
    { "SER_RANGE_27_PROT_WORDr", 4872 },
    { "SER_RANGE_27_PROT_WORD_0r", 4873 },
    { "SER_RANGE_27_PROT_WORD_1r", 4874 },
    { "SER_RANGE_27_PROT_WORD_2r", 4875 },
    { "SER_RANGE_27_PROT_WORD_3r", 4876 },
    { "SER_RANGE_27_RESULTr", 4877 },
    { "SER_RANGE_27_STARTr", 4878 },
    { "SER_RANGE_28_ADDR_BITSr", 4879 },
    { "SER_RANGE_28_CONFIGr", 4880 },
    { "SER_RANGE_28_DISABLEr", 4881 },
    { "SER_RANGE_28_ENDr", 4882 },
    { "SER_RANGE_28_PROT_WORDr", 4883 },
    { "SER_RANGE_28_PROT_WORD_0r", 4884 },
    { "SER_RANGE_28_PROT_WORD_1r", 4885 },
    { "SER_RANGE_28_PROT_WORD_2r", 4886 },
    { "SER_RANGE_28_PROT_WORD_3r", 4887 },
    { "SER_RANGE_28_RESULTr", 4888 },
    { "SER_RANGE_28_STARTr", 4889 },
    { "SER_RANGE_29_ADDR_BITSr", 4890 },
    { "SER_RANGE_29_CONFIGr", 4891 },
    { "SER_RANGE_29_DISABLEr", 4892 },
    { "SER_RANGE_29_ENDr", 4893 },
    { "SER_RANGE_29_PROT_WORDr", 4894 },
    { "SER_RANGE_29_PROT_WORD_0r", 4895 },
    { "SER_RANGE_29_PROT_WORD_1r", 4896 },
    { "SER_RANGE_29_PROT_WORD_2r", 4897 },
    { "SER_RANGE_29_PROT_WORD_3r", 4898 },
    { "SER_RANGE_29_RESULTr", 4899 },
    { "SER_RANGE_29_STARTr", 4900 },
    { "SER_RANGE_2_ADDR_BITSr", 4901 },
    { "SER_RANGE_2_CONFIGr", 4902 },
    { "SER_RANGE_2_DISABLEr", 4903 },
    { "SER_RANGE_2_ENDr", 4904 },
    { "SER_RANGE_2_PROT_WORDr", 4905 },
    { "SER_RANGE_2_PROT_WORD_0r", 4906 },
    { "SER_RANGE_2_PROT_WORD_1r", 4907 },
    { "SER_RANGE_2_PROT_WORD_2r", 4908 },
    { "SER_RANGE_2_PROT_WORD_3r", 4909 },
    { "SER_RANGE_2_RESULTr", 4910 },
    { "SER_RANGE_2_STARTr", 4911 },
    { "SER_RANGE_30_ADDR_BITSr", 4912 },
    { "SER_RANGE_30_CONFIGr", 4913 },
    { "SER_RANGE_30_DISABLEr", 4914 },
    { "SER_RANGE_30_ENDr", 4915 },
    { "SER_RANGE_30_PROT_WORDr", 4916 },
    { "SER_RANGE_30_PROT_WORD_0r", 4917 },
    { "SER_RANGE_30_PROT_WORD_1r", 4918 },
    { "SER_RANGE_30_PROT_WORD_2r", 4919 },
    { "SER_RANGE_30_PROT_WORD_3r", 4920 },
    { "SER_RANGE_30_RESULTr", 4921 },
    { "SER_RANGE_30_STARTr", 4922 },
    { "SER_RANGE_31_ADDR_BITSr", 4923 },
    { "SER_RANGE_31_CONFIGr", 4924 },
    { "SER_RANGE_31_DISABLEr", 4925 },
    { "SER_RANGE_31_ENDr", 4926 },
    { "SER_RANGE_31_PROT_WORDr", 4927 },
    { "SER_RANGE_31_PROT_WORD_0r", 4928 },
    { "SER_RANGE_31_PROT_WORD_1r", 4929 },
    { "SER_RANGE_31_PROT_WORD_2r", 4930 },
    { "SER_RANGE_31_PROT_WORD_3r", 4931 },
    { "SER_RANGE_31_RESULTr", 4932 },
    { "SER_RANGE_31_STARTr", 4933 },
    { "SER_RANGE_3_ADDR_BITSr", 4934 },
    { "SER_RANGE_3_CONFIGr", 4935 },
    { "SER_RANGE_3_DISABLEr", 4936 },
    { "SER_RANGE_3_ENDr", 4937 },
    { "SER_RANGE_3_PROT_WORDr", 4938 },
    { "SER_RANGE_3_PROT_WORD_0r", 4939 },
    { "SER_RANGE_3_PROT_WORD_1r", 4940 },
    { "SER_RANGE_3_PROT_WORD_2r", 4941 },
    { "SER_RANGE_3_PROT_WORD_3r", 4942 },
    { "SER_RANGE_3_RESULTr", 4943 },
    { "SER_RANGE_3_STARTr", 4944 },
    { "SER_RANGE_4_ADDR_BITSr", 4945 },
    { "SER_RANGE_4_CONFIGr", 4946 },
    { "SER_RANGE_4_DISABLEr", 4947 },
    { "SER_RANGE_4_ENDr", 4948 },
    { "SER_RANGE_4_PROT_WORDr", 4949 },
    { "SER_RANGE_4_PROT_WORD_0r", 4950 },
    { "SER_RANGE_4_PROT_WORD_1r", 4951 },
    { "SER_RANGE_4_PROT_WORD_2r", 4952 },
    { "SER_RANGE_4_PROT_WORD_3r", 4953 },
    { "SER_RANGE_4_RESULTr", 4954 },
    { "SER_RANGE_4_STARTr", 4955 },
    { "SER_RANGE_5_ADDR_BITSr", 4956 },
    { "SER_RANGE_5_CONFIGr", 4957 },
    { "SER_RANGE_5_DISABLEr", 4958 },
    { "SER_RANGE_5_ENDr", 4959 },
    { "SER_RANGE_5_PROT_WORDr", 4960 },
    { "SER_RANGE_5_PROT_WORD_0r", 4961 },
    { "SER_RANGE_5_PROT_WORD_1r", 4962 },
    { "SER_RANGE_5_PROT_WORD_2r", 4963 },
    { "SER_RANGE_5_PROT_WORD_3r", 4964 },
    { "SER_RANGE_5_RESULTr", 4965 },
    { "SER_RANGE_5_STARTr", 4966 },
    { "SER_RANGE_6_ADDR_BITSr", 4967 },
    { "SER_RANGE_6_CONFIGr", 4968 },
    { "SER_RANGE_6_DISABLEr", 4969 },
    { "SER_RANGE_6_ENDr", 4970 },
    { "SER_RANGE_6_PROT_WORDr", 4971 },
    { "SER_RANGE_6_PROT_WORD_0r", 4972 },
    { "SER_RANGE_6_PROT_WORD_1r", 4973 },
    { "SER_RANGE_6_PROT_WORD_2r", 4974 },
    { "SER_RANGE_6_PROT_WORD_3r", 4975 },
    { "SER_RANGE_6_RESULTr", 4976 },
    { "SER_RANGE_6_STARTr", 4977 },
    { "SER_RANGE_7_ADDR_BITSr", 4978 },
    { "SER_RANGE_7_CONFIGr", 4979 },
    { "SER_RANGE_7_DISABLEr", 4980 },
    { "SER_RANGE_7_ENDr", 4981 },
    { "SER_RANGE_7_PROT_WORDr", 4982 },
    { "SER_RANGE_7_PROT_WORD_0r", 4983 },
    { "SER_RANGE_7_PROT_WORD_1r", 4984 },
    { "SER_RANGE_7_PROT_WORD_2r", 4985 },
    { "SER_RANGE_7_PROT_WORD_3r", 4986 },
    { "SER_RANGE_7_RESULTr", 4987 },
    { "SER_RANGE_7_STARTr", 4988 },
    { "SER_RANGE_8_ADDR_BITSr", 4989 },
    { "SER_RANGE_8_CONFIGr", 4990 },
    { "SER_RANGE_8_DISABLEr", 4991 },
    { "SER_RANGE_8_ENDr", 4992 },
    { "SER_RANGE_8_PROT_WORDr", 4993 },
    { "SER_RANGE_8_PROT_WORD_0r", 4994 },
    { "SER_RANGE_8_PROT_WORD_1r", 4995 },
    { "SER_RANGE_8_PROT_WORD_2r", 4996 },
    { "SER_RANGE_8_PROT_WORD_3r", 4997 },
    { "SER_RANGE_8_RESULTr", 4998 },
    { "SER_RANGE_8_STARTr", 4999 },
    { "SER_RANGE_9_ADDR_BITSr", 5000 },
    { "SER_RANGE_9_CONFIGr", 5001 },
    { "SER_RANGE_9_DISABLEr", 5002 },
    { "SER_RANGE_9_ENDr", 5003 },
    { "SER_RANGE_9_PROT_WORDr", 5004 },
    { "SER_RANGE_9_PROT_WORD_0r", 5005 },
    { "SER_RANGE_9_PROT_WORD_1r", 5006 },
    { "SER_RANGE_9_PROT_WORD_2r", 5007 },
    { "SER_RANGE_9_PROT_WORD_3r", 5008 },
    { "SER_RANGE_9_RESULTr", 5009 },
    { "SER_RANGE_9_STARTr", 5010 },
    { "SER_RANGE_ADDR_BITSr", 5011 },
    { "SER_RANGE_CONFIGr", 5012 },
    { "SER_RANGE_DISABLEr", 5013 },
    { "SER_RANGE_ENABLEr", 5014 },
    { "SER_RANGE_ENDr", 5015 },
    { "SER_RANGE_RESULTr", 5016 },
    { "SER_RANGE_STARTr", 5017 },
    { "SER_RESULT_0m", 5018 },
    { "SER_RESULT_1m", 5019 },
    { "SER_RESULT_DATA_0m", 5020 },
    { "SER_RESULT_DATA_1m", 5021 },
    { "SER_RESULT_EXPECTED_0m", 5022 },
    { "SER_RESULT_EXPECTED_1m", 5023 },
    { "SER_RESULT_MEM_LVMr", 5024 },
    { "SER_RESULT_MEM_TMr", 5025 },
    { "SER_RING_ERR_CTRLr", 5026 },
    { "SFLOW_EGR_RAND_SEEDr", 5027 },
    { "SFLOW_EGR_THRESHOLDr", 5028 },
    { "SFLOW_ING_DATA_SOURCEm", 5029 },
    { "SFLOW_ING_FLEX_DATA_SOURCEm", 5030 },
    { "SFLOW_ING_FLEX_RAND_SEEDr", 5031 },
    { "SFLOW_ING_MIRROR_CONFIGr", 5032 },
    { "SFLOW_ING_RAND_SEEDr", 5033 },
    { "SHARED_TABLE_HASH_CONTROLr", 5034 },
    { "SMBUS_TIMING_CONFIG_2r", 5035 },
    { "SNAT_DISCARDSr", 5036 },
    { "SNAT_TRANSLATIONSr", 5037 },
    { "SNAT_TRANSLATIONS_NEEDEDr", 5038 },
    { "SOFTWARE_BLOCKMAP", 5039 },
    { "SOURCE_MOD_PROXY_TABLEm", 5040 },
    { "SOURCE_TRUNK_MAP_MODBASEm", 5041 },
    { "SOURCE_TRUNK_MAP_TABLEm", 5042 },
    { "SOURCE_VPm", 5043 },
    { "SOURCE_VP_2m", 5044 },
    { "SRC_COMPRESSIONm", 5045 },
    { "SRC_COMPRESSION_CAM_BIST_CONFIGr", 5046 },
    { "SRC_COMPRESSION_CAM_BIST_DBG_DATAr", 5047 },
    { "SRC_COMPRESSION_CAM_BIST_STATUSr", 5048 },
    { "SRC_COMPRESSION_CAM_DBGCTRLr", 5049 },
    { "SRC_COMPRESSION_DATA_ONLYm", 5050 },
    { "SRC_COMPRESSION_RAM_DBGCTRLr", 5051 },
    { "SRC_COMPRESSION_TCAM_ONLYm", 5052 },
    { "SRC_MODID_EGRESSm", 5053 },
    { "SRC_MODID_EGRESS_SELr", 5054 },
    { "SRC_MODID_INGRESS_BLOCKm", 5055 },
    { "SRP_CONTROL_1r", 5056 },
    { "SRP_CONTROL_2r", 5057 },
    { "STATS_INTF_CONFIG_IDr", 5058 },
    { "STATS_INTF_QUEUE_LISTm", 5059 },
    { "STATS_INTF_REPORT_ENr", 5060 },
    { "STATS_INTF_SERVPOOL_LISTm", 5061 },
    { "STG_TABm", 5062 },
    { "STORM_CONTROL_METER_CONFIGr", 5063 },
    { "STORM_CONTROL_METER_MAPPINGr", 5064 },
    { "STORM_CONTROL_METER_RAM_CONTROLr", 5065 },
    { "SW1_RAM_DBGCTRL2_64r", 5066 },
    { "SW1_RAM_DBGCTRL_64r", 5067 },
    { "SW2_HW_CONTROLr", 5068 },
    { "SW2_IFP_DST_ACTION_CONTROLr", 5069 },
    { "SW2_RAM_CONTROL_1_64r", 5070 },
    { "SW2_RAM_CONTROL_2_64r", 5071 },
    { "SW2_RAM_CONTROL_3_64r", 5072 },
    { "SW2_RAM_CONTROL_4_64r", 5073 },
    { "SW2_RAM_CONTROL_5_64r", 5074 },
    { "SW2_RAM_CONTROL_6_64r", 5075 },
    { "SW2_RAM_CONTROL_7_64r", 5076 },
    { "SW2_RAM_CONTROL_8_64r", 5077 },
    { "SW3_RAM_CONTROL_2r", 5078 },
    { "SW3_RAM_CONTROL_3r", 5079 },
    { "SW3_RAM_CONTROL_4r", 5080 },
    { "SW3_RAM_CONTROL_5r", 5081 },
    { "SW3_RAM_CONTROL_6r", 5082 },
    { "SW3_RAM_CONTROL_7r", 5083 },
    { "SYSTEM_CONFIG_TABLEm", 5084 },
    { "SYSTEM_CONFIG_TABLE_MODBASEm", 5085 },
    { "SYS_CONTROLr", 5086 },
    { "SYS_PORTMAPm", 5087 },
    { "T1023r", 5088 },
    { "T127r", 5089 },
    { "T1518r", 5090 },
    { "T16383r", 5091 },
    { "T2047r", 5092 },
    { "T255r", 5093 },
    { "T4095r", 5094 },
    { "T511r", 5095 },
    { "T64r", 5096 },
    { "T9216r", 5097 },
    { "TBCAr", 5098 },
    { "TBYTr", 5099 },
    { "TCP_FNm", 5100 },
    { "TCP_FN_RAM_DBGCTRLr", 5101 },
    { "TDBGCr", 5102 },
    { "TDBGC0r", 5103 },
    { "TDBGC0_SELECTr", 5104 },
    { "TDBGC1r", 5105 },
    { "TDBGC10r", 5106 },
    { "TDBGC10_SELECTr", 5107 },
    { "TDBGC11r", 5108 },
    { "TDBGC11_SELECTr", 5109 },
    { "TDBGC1_SELECTr", 5110 },
    { "TDBGC2r", 5111 },
    { "TDBGC2_SELECTr", 5112 },
    { "TDBGC3r", 5113 },
    { "TDBGC3_SELECTr", 5114 },
    { "TDBGC4r", 5115 },
    { "TDBGC4_SELECTr", 5116 },
    { "TDBGC5r", 5117 },
    { "TDBGC5_SELECTr", 5118 },
    { "TDBGC6r", 5119 },
    { "TDBGC6_SELECTr", 5120 },
    { "TDBGC7r", 5121 },
    { "TDBGC7_SELECTr", 5122 },
    { "TDBGC8r", 5123 },
    { "TDBGC8_SELECTr", 5124 },
    { "TDBGC9r", 5125 },
    { "TDBGC9_SELECTr", 5126 },
    { "TDBGC_SELECTr", 5127 },
    { "TDBGC_SELECT_2r", 5128 },
    { "TDFRr", 5129 },
    { "TDM_CALENDAR0m", 5130 },
    { "TDM_CALENDAR1m", 5131 },
    { "TDM_CONFIGr", 5132 },
    { "TDM_DFT_REGr", 5133 },
    { "TDM_EN_COR_ERR_RPTr", 5134 },
    { "TDM_HSPr", 5135 },
    { "TDVLNr", 5136 },
    { "TEDFr", 5137 },
    { "TERRr", 5138 },
    { "TFCSr", 5139 },
    { "TFRGr", 5140 },
    { "THDI_BST_PG_HDRM_PROFILEr", 5141 },
    { "THDI_BST_PG_SHARED_PROFILEr", 5142 },
    { "THDI_BST_SP_GLOBAL_SHARED_CNTr", 5143 },
    { "THDI_BST_SP_GLOBAL_SHARED_PROFILEr", 5144 },
    { "THDI_BST_SP_SHARED_PROFILEr", 5145 },
    { "THDI_BST_TRIGGER_STATUS_32r", 5146 },
    { "THDI_BST_TRIGGER_STATUS_32_MMU_XPE0_IPIPE0r", 5147 },
    { "THDI_BST_TRIGGER_STATUS_32_MMU_XPE0_IPIPE3r", 5148 },
    { "THDI_BST_TRIGGER_STATUS_32_MMU_XPE1_IPIPE0r", 5149 },
    { "THDI_BST_TRIGGER_STATUS_32_MMU_XPE1_IPIPE3r", 5150 },
    { "THDI_BST_TRIGGER_STATUS_32_MMU_XPE2_IPIPE1r", 5151 },
    { "THDI_BST_TRIGGER_STATUS_32_MMU_XPE2_IPIPE2r", 5152 },
    { "THDI_BST_TRIGGER_STATUS_32_MMU_XPE3_IPIPE1r", 5153 },
    { "THDI_BST_TRIGGER_STATUS_32_MMU_XPE3_IPIPE2r", 5154 },
    { "THDI_BST_TRIGGER_STATUS_TYPEr", 5155 },
    { "THDI_BST_TRIGGER_STATUS_TYPE_MMU_XPE0_IPIPE0r", 5156 },
    { "THDI_BST_TRIGGER_STATUS_TYPE_MMU_XPE0_IPIPE3r", 5157 },
    { "THDI_BST_TRIGGER_STATUS_TYPE_MMU_XPE1_IPIPE0r", 5158 },
    { "THDI_BST_TRIGGER_STATUS_TYPE_MMU_XPE1_IPIPE3r", 5159 },
    { "THDI_BST_TRIGGER_STATUS_TYPE_MMU_XPE2_IPIPE1r", 5160 },
    { "THDI_BST_TRIGGER_STATUS_TYPE_MMU_XPE2_IPIPE2r", 5161 },
    { "THDI_BST_TRIGGER_STATUS_TYPE_MMU_XPE3_IPIPE1r", 5162 },
    { "THDI_BST_TRIGGER_STATUS_TYPE_MMU_XPE3_IPIPE2r", 5163 },
    { "THDI_BUFFER_CELL_LIMIT_PUBLIC_POOLr", 5164 },
    { "THDI_BUFFER_CELL_LIMIT_PUBLIC_POOL_MMU_XPE0_LAYER0r", 5165 },
    { "THDI_BUFFER_CELL_LIMIT_PUBLIC_POOL_MMU_XPE1_LAYER0r", 5166 },
    { "THDI_BUFFER_CELL_LIMIT_PUBLIC_POOL_MMU_XPE2_LAYER1r", 5167 },
    { "THDI_BUFFER_CELL_LIMIT_PUBLIC_POOL_MMU_XPE3_LAYER1r", 5168 },
    { "THDI_BUFFER_CELL_LIMIT_SPr", 5169 },
    { "THDI_BUFFER_CELL_LIMIT_SP_MMU_XPE0_LAYER0r", 5170 },
    { "THDI_BUFFER_CELL_LIMIT_SP_MMU_XPE1_LAYER0r", 5171 },
    { "THDI_BUFFER_CELL_LIMIT_SP_MMU_XPE2_LAYER1r", 5172 },
    { "THDI_BUFFER_CELL_LIMIT_SP_MMU_XPE3_LAYER1r", 5173 },
    { "THDI_BYPASSr", 5174 },
    { "THDI_CELL_RESET_LIMIT_OFFSET_SPr", 5175 },
    { "THDI_CELL_RESET_LIMIT_OFFSET_SP_MMU_XPE0_LAYER0r", 5176 },
    { "THDI_CELL_RESET_LIMIT_OFFSET_SP_MMU_XPE1_LAYER0r", 5177 },
    { "THDI_CELL_RESET_LIMIT_OFFSET_SP_MMU_XPE2_LAYER1r", 5178 },
    { "THDI_CELL_RESET_LIMIT_OFFSET_SP_MMU_XPE3_LAYER1r", 5179 },
    { "THDI_CELL_SPAP_RED_OFFSET_SPr", 5180 },
    { "THDI_CELL_SPAP_RED_OFFSET_SP_MMU_XPE0_LAYER0r", 5181 },
    { "THDI_CELL_SPAP_RED_OFFSET_SP_MMU_XPE1_LAYER0r", 5182 },
    { "THDI_CELL_SPAP_RED_OFFSET_SP_MMU_XPE2_LAYER1r", 5183 },
    { "THDI_CELL_SPAP_RED_OFFSET_SP_MMU_XPE3_LAYER1r", 5184 },
    { "THDI_CELL_SPAP_YELLOW_OFFSET_SPr", 5185 },
    { "THDI_CELL_SPAP_YELLOW_OFFSET_SP_MMU_XPE0_LAYER0r", 5186 },
    { "THDI_CELL_SPAP_YELLOW_OFFSET_SP_MMU_XPE1_LAYER0r", 5187 },
    { "THDI_CELL_SPAP_YELLOW_OFFSET_SP_MMU_XPE2_LAYER1r", 5188 },
    { "THDI_CELL_SPAP_YELLOW_OFFSET_SP_MMU_XPE3_LAYER1r", 5189 },
    { "THDI_EN_COR_ERR_RPTr", 5190 },
    { "THDI_FLOW_CONTROL_XOFF_STATEr", 5191 },
    { "THDI_FLOW_CONTROL_XOFF_STATE_MMU_XPE0r", 5192 },
    { "THDI_FLOW_CONTROL_XOFF_STATE_MMU_XPE1r", 5193 },
    { "THDI_FLOW_CONTROL_XOFF_STATE_MMU_XPE2r", 5194 },
    { "THDI_FLOW_CONTROL_XOFF_STATE_MMU_XPE3r", 5195 },
    { "THDI_GLOBAL_HDRM_COUNTr", 5196 },
    { "THDI_GLOBAL_HDRM_COUNT_MMU_XPE0_IPIPE0r", 5197 },
    { "THDI_GLOBAL_HDRM_COUNT_MMU_XPE0_IPIPE3r", 5198 },
    { "THDI_GLOBAL_HDRM_COUNT_MMU_XPE1_IPIPE0r", 5199 },
    { "THDI_GLOBAL_HDRM_COUNT_MMU_XPE1_IPIPE3r", 5200 },
    { "THDI_GLOBAL_HDRM_COUNT_MMU_XPE2_IPIPE1r", 5201 },
    { "THDI_GLOBAL_HDRM_COUNT_MMU_XPE2_IPIPE2r", 5202 },
    { "THDI_GLOBAL_HDRM_COUNT_MMU_XPE3_IPIPE1r", 5203 },
    { "THDI_GLOBAL_HDRM_COUNT_MMU_XPE3_IPIPE2r", 5204 },
    { "THDI_GLOBAL_HDRM_LIMITr", 5205 },
    { "THDI_GLOBAL_HDRM_RESERVEDr", 5206 },
    { "THDI_GLOBAL_HDRM_RESERVED_MMU_XPE0_IPIPE0r", 5207 },
    { "THDI_GLOBAL_HDRM_RESERVED_MMU_XPE0_IPIPE3r", 5208 },
    { "THDI_GLOBAL_HDRM_RESERVED_MMU_XPE1_IPIPE0r", 5209 },
    { "THDI_GLOBAL_HDRM_RESERVED_MMU_XPE1_IPIPE3r", 5210 },
    { "THDI_GLOBAL_HDRM_RESERVED_MMU_XPE2_IPIPE1r", 5211 },
    { "THDI_GLOBAL_HDRM_RESERVED_MMU_XPE2_IPIPE2r", 5212 },
    { "THDI_GLOBAL_HDRM_RESERVED_MMU_XPE3_IPIPE1r", 5213 },
    { "THDI_GLOBAL_HDRM_RESERVED_MMU_XPE3_IPIPE2r", 5214 },
    { "THDI_HDRM_BUFFER_CELL_LIMIT_HPr", 5215 },
    { "THDI_HDRM_BUFFER_CELL_LIMIT_HP_MMU_XPE0_LAYER0r", 5216 },
    { "THDI_HDRM_BUFFER_CELL_LIMIT_HP_MMU_XPE1_LAYER0r", 5217 },
    { "THDI_HDRM_BUFFER_CELL_LIMIT_HP_MMU_XPE2_LAYER1r", 5218 },
    { "THDI_HDRM_BUFFER_CELL_LIMIT_HP_MMU_XPE3_LAYER1r", 5219 },
    { "THDI_HDRM_POOL_CFGr", 5220 },
    { "THDI_HDRM_POOL_COUNT_HPr", 5221 },
    { "THDI_HDRM_POOL_PEAK_COUNT_HPr", 5222 },
    { "THDI_HDRM_POOL_STATUSr", 5223 },
    { "THDI_HDRM_PORT_PG_HPIDr", 5224 },
    { "THDI_INPUT_PORT_XON_ENABLESr", 5225 },
    { "THDI_MEMORY_PTPG_CFG_MEM_TMr", 5226 },
    { "THDI_MEMORY_PTSP_CFG_MEM_TMr", 5227 },
    { "THDI_MEMORY_TMr", 5228 },
    { "THDI_MEM_INIT_STATUSr", 5229 },
    { "THDI_MEM_INIT_STATUS_MMU_XPE0_IPIPE0r", 5230 },
    { "THDI_MEM_INIT_STATUS_MMU_XPE0_IPIPE3r", 5231 },
    { "THDI_MEM_INIT_STATUS_MMU_XPE1_IPIPE0r", 5232 },
    { "THDI_MEM_INIT_STATUS_MMU_XPE1_IPIPE3r", 5233 },
    { "THDI_MEM_INIT_STATUS_MMU_XPE2_IPIPE1r", 5234 },
    { "THDI_MEM_INIT_STATUS_MMU_XPE2_IPIPE2r", 5235 },
    { "THDI_MEM_INIT_STATUS_MMU_XPE3_IPIPE1r", 5236 },
    { "THDI_MEM_INIT_STATUS_MMU_XPE3_IPIPE2r", 5237 },
    { "THDI_PG_FDR_MODE_ENABLEr", 5238 },
    { "THDI_POOL_CONFIGr", 5239 },
    { "THDI_POOL_DROP_STATEr", 5240 },
    { "THDI_POOL_SHARED_COUNT_SPr", 5241 },
    { "THDI_PORT_LIMIT_STATESr", 5242 },
    { "THDI_PORT_LIMIT_STATES_MMU_XPE0r", 5243 },
    { "THDI_PORT_LIMIT_STATES_MMU_XPE1r", 5244 },
    { "THDI_PORT_LIMIT_STATES_MMU_XPE2r", 5245 },
    { "THDI_PORT_LIMIT_STATES_MMU_XPE3r", 5246 },
    { "THDI_PORT_MAX_PKT_SIZEr", 5247 },
    { "THDI_PORT_PG_BSTm", 5248 },
    { "THDI_PORT_PG_BST_MMU_XPE0_IPIPE0m", 5249 },
    { "THDI_PORT_PG_BST_MMU_XPE0_IPIPE3m", 5250 },
    { "THDI_PORT_PG_BST_MMU_XPE1_IPIPE0m", 5251 },
    { "THDI_PORT_PG_BST_MMU_XPE1_IPIPE3m", 5252 },
    { "THDI_PORT_PG_BST_MMU_XPE2_IPIPE1m", 5253 },
    { "THDI_PORT_PG_BST_MMU_XPE2_IPIPE2m", 5254 },
    { "THDI_PORT_PG_BST_MMU_XPE3_IPIPE1m", 5255 },
    { "THDI_PORT_PG_BST_MMU_XPE3_IPIPE2m", 5256 },
    { "THDI_PORT_PG_CNTRS_RT1m", 5257 },
    { "THDI_PORT_PG_CNTRS_RT1_MMU_XPE0_IPIPE0m", 5258 },
    { "THDI_PORT_PG_CNTRS_RT1_MMU_XPE0_IPIPE3m", 5259 },
    { "THDI_PORT_PG_CNTRS_RT1_MMU_XPE1_IPIPE0m", 5260 },
    { "THDI_PORT_PG_CNTRS_RT1_MMU_XPE1_IPIPE3m", 5261 },
    { "THDI_PORT_PG_CNTRS_RT1_MMU_XPE2_IPIPE1m", 5262 },
    { "THDI_PORT_PG_CNTRS_RT1_MMU_XPE2_IPIPE2m", 5263 },
    { "THDI_PORT_PG_CNTRS_RT1_MMU_XPE3_IPIPE1m", 5264 },
    { "THDI_PORT_PG_CNTRS_RT1_MMU_XPE3_IPIPE2m", 5265 },
    { "THDI_PORT_PG_CNTRS_RT2m", 5266 },
    { "THDI_PORT_PG_CNTRS_RT2_MMU_XPE0_IPIPE0m", 5267 },
    { "THDI_PORT_PG_CNTRS_RT2_MMU_XPE0_IPIPE3m", 5268 },
    { "THDI_PORT_PG_CNTRS_RT2_MMU_XPE1_IPIPE0m", 5269 },
    { "THDI_PORT_PG_CNTRS_RT2_MMU_XPE1_IPIPE3m", 5270 },
    { "THDI_PORT_PG_CNTRS_RT2_MMU_XPE2_IPIPE1m", 5271 },
    { "THDI_PORT_PG_CNTRS_RT2_MMU_XPE2_IPIPE2m", 5272 },
    { "THDI_PORT_PG_CNTRS_RT2_MMU_XPE3_IPIPE1m", 5273 },
    { "THDI_PORT_PG_CNTRS_RT2_MMU_XPE3_IPIPE2m", 5274 },
    { "THDI_PORT_PG_CNTRS_SH1m", 5275 },
    { "THDI_PORT_PG_CNTRS_SH1_MMU_XPE0_IPIPE0m", 5276 },
    { "THDI_PORT_PG_CNTRS_SH1_MMU_XPE0_IPIPE3m", 5277 },
    { "THDI_PORT_PG_CNTRS_SH1_MMU_XPE1_IPIPE0m", 5278 },
    { "THDI_PORT_PG_CNTRS_SH1_MMU_XPE1_IPIPE3m", 5279 },
    { "THDI_PORT_PG_CNTRS_SH1_MMU_XPE2_IPIPE1m", 5280 },
    { "THDI_PORT_PG_CNTRS_SH1_MMU_XPE2_IPIPE2m", 5281 },
    { "THDI_PORT_PG_CNTRS_SH1_MMU_XPE3_IPIPE1m", 5282 },
    { "THDI_PORT_PG_CNTRS_SH1_MMU_XPE3_IPIPE2m", 5283 },
    { "THDI_PORT_PG_CNTRS_SH2m", 5284 },
    { "THDI_PORT_PG_CNTRS_SH2_MMU_XPE0_IPIPE0m", 5285 },
    { "THDI_PORT_PG_CNTRS_SH2_MMU_XPE0_IPIPE3m", 5286 },
    { "THDI_PORT_PG_CNTRS_SH2_MMU_XPE1_IPIPE0m", 5287 },
    { "THDI_PORT_PG_CNTRS_SH2_MMU_XPE1_IPIPE3m", 5288 },
    { "THDI_PORT_PG_CNTRS_SH2_MMU_XPE2_IPIPE1m", 5289 },
    { "THDI_PORT_PG_CNTRS_SH2_MMU_XPE2_IPIPE2m", 5290 },
    { "THDI_PORT_PG_CNTRS_SH2_MMU_XPE3_IPIPE1m", 5291 },
    { "THDI_PORT_PG_CNTRS_SH2_MMU_XPE3_IPIPE2m", 5292 },
    { "THDI_PORT_PG_CONFIGm", 5293 },
    { "THDI_PORT_PG_SPIDr", 5294 },
    { "THDI_PORT_PRI_GRPr", 5295 },
    { "THDI_PORT_PRI_GRP0r", 5296 },
    { "THDI_PORT_PRI_GRP1r", 5297 },
    { "THDI_PORT_SP_BSTm", 5298 },
    { "THDI_PORT_SP_BST_MMU_XPE0_IPIPE0m", 5299 },
    { "THDI_PORT_SP_BST_MMU_XPE0_IPIPE3m", 5300 },
    { "THDI_PORT_SP_BST_MMU_XPE1_IPIPE0m", 5301 },
    { "THDI_PORT_SP_BST_MMU_XPE1_IPIPE3m", 5302 },
    { "THDI_PORT_SP_BST_MMU_XPE2_IPIPE1m", 5303 },
    { "THDI_PORT_SP_BST_MMU_XPE2_IPIPE2m", 5304 },
    { "THDI_PORT_SP_BST_MMU_XPE3_IPIPE1m", 5305 },
    { "THDI_PORT_SP_BST_MMU_XPE3_IPIPE2m", 5306 },
    { "THDI_PORT_SP_CNTRS_RTm", 5307 },
    { "THDI_PORT_SP_CNTRS_RT_MMU_XPE0_IPIPE0m", 5308 },
    { "THDI_PORT_SP_CNTRS_RT_MMU_XPE0_IPIPE3m", 5309 },
    { "THDI_PORT_SP_CNTRS_RT_MMU_XPE1_IPIPE0m", 5310 },
    { "THDI_PORT_SP_CNTRS_RT_MMU_XPE1_IPIPE3m", 5311 },
    { "THDI_PORT_SP_CNTRS_RT_MMU_XPE2_IPIPE1m", 5312 },
    { "THDI_PORT_SP_CNTRS_RT_MMU_XPE2_IPIPE2m", 5313 },
    { "THDI_PORT_SP_CNTRS_RT_MMU_XPE3_IPIPE1m", 5314 },
    { "THDI_PORT_SP_CNTRS_RT_MMU_XPE3_IPIPE2m", 5315 },
    { "THDI_PORT_SP_CNTRS_SHm", 5316 },
    { "THDI_PORT_SP_CNTRS_SH_MMU_XPE0_IPIPE0m", 5317 },
    { "THDI_PORT_SP_CNTRS_SH_MMU_XPE0_IPIPE3m", 5318 },
    { "THDI_PORT_SP_CNTRS_SH_MMU_XPE1_IPIPE0m", 5319 },
    { "THDI_PORT_SP_CNTRS_SH_MMU_XPE1_IPIPE3m", 5320 },
    { "THDI_PORT_SP_CNTRS_SH_MMU_XPE2_IPIPE1m", 5321 },
    { "THDI_PORT_SP_CNTRS_SH_MMU_XPE2_IPIPE2m", 5322 },
    { "THDI_PORT_SP_CNTRS_SH_MMU_XPE3_IPIPE1m", 5323 },
    { "THDI_PORT_SP_CNTRS_SH_MMU_XPE3_IPIPE2m", 5324 },
    { "THDI_PORT_SP_CONFIGm", 5325 },
    { "THDI_PORT_SP_CONFIG0m", 5326 },
    { "THDI_PORT_SP_CONFIG1m", 5327 },
    { "THDI_PORT_SP_CONFIG2m", 5328 },
    { "THDI_TOTAL_CELL_COUNT_PUBLIC_POOLr", 5329 },
    { "THDI_TO_OOBFC_SP_STr", 5330 },
    { "THDO_TO_OOBFC_SP_STr", 5331 },
    { "THDU_BST_STATr", 5332 },
    { "THDU_CNG_STATE_RESETr", 5333 },
    { "THDU_CNG_STATE_RESET_MMU_XPE0_EPIPE0r", 5334 },
    { "THDU_CNG_STATE_RESET_MMU_XPE0_EPIPE1r", 5335 },
    { "THDU_CNG_STATE_RESET_MMU_XPE1_EPIPE2r", 5336 },
    { "THDU_CNG_STATE_RESET_MMU_XPE1_EPIPE3r", 5337 },
    { "THDU_CNG_STATE_RESET_MMU_XPE2_EPIPE0r", 5338 },
    { "THDU_CNG_STATE_RESET_MMU_XPE2_EPIPE1r", 5339 },
    { "THDU_CNG_STATE_RESET_MMU_XPE3_EPIPE2r", 5340 },
    { "THDU_CNG_STATE_RESET_MMU_XPE3_EPIPE3r", 5341 },
    { "THDU_MEMORY_0_TMr", 5342 },
    { "THDU_MEMORY_1_TM_64r", 5343 },
    { "THDU_OUTPUT_PORT_RX_ENABLE_64r", 5344 },
    { "THDU_OUTPUT_PORT_RX_ENABLE_64_MMU_XPE0_EPIPE0r", 5345 },
    { "THDU_OUTPUT_PORT_RX_ENABLE_64_MMU_XPE0_EPIPE1r", 5346 },
    { "THDU_OUTPUT_PORT_RX_ENABLE_64_MMU_XPE1_EPIPE2r", 5347 },
    { "THDU_OUTPUT_PORT_RX_ENABLE_64_MMU_XPE1_EPIPE3r", 5348 },
    { "THDU_OUTPUT_PORT_RX_ENABLE_64_MMU_XPE2_EPIPE0r", 5349 },
    { "THDU_OUTPUT_PORT_RX_ENABLE_64_MMU_XPE2_EPIPE1r", 5350 },
    { "THDU_OUTPUT_PORT_RX_ENABLE_64_MMU_XPE3_EPIPE2r", 5351 },
    { "THDU_OUTPUT_PORT_RX_ENABLE_64_MMU_XPE3_EPIPE3r", 5352 },
    { "THDU_PORT_E2ECC_COS_SPIDr", 5353 },
    { "THDU_PORT_E2ECC_COS_SPID_MMU_XPE0r", 5354 },
    { "THDU_PORT_E2ECC_COS_SPID_MMU_XPE1r", 5355 },
    { "THDU_PORT_E2ECC_COS_SPID_MMU_XPE2r", 5356 },
    { "THDU_PORT_E2ECC_COS_SPID_MMU_XPE3r", 5357 },
    { "THD_MISC_CONTROLr", 5358 },
    { "TIME_DOMAINr", 5359 },
    { "TJBRr", 5360 },
    { "TLCLr", 5361 },
    { "TMCAr", 5362 },
    { "TMCLr", 5363 },
    { "TMGVr", 5364 },
    { "TM_RESEQMEMr", 5365 },
    { "TNCLr", 5366 },
    { "TOP_AVS_INTR_STATUSr", 5367 },
    { "TOP_AVS_SEL_REGr", 5368 },
    { "TOP_BS_PLL0_CTRL_0r", 5369 },
    { "TOP_BS_PLL0_CTRL_1r", 5370 },
    { "TOP_BS_PLL0_CTRL_2r", 5371 },
    { "TOP_BS_PLL0_CTRL_3r", 5372 },
    { "TOP_BS_PLL0_CTRL_4r", 5373 },
    { "TOP_BS_PLL0_STATUSr", 5374 },
    { "TOP_BS_PLL1_CTRL_0r", 5375 },
    { "TOP_BS_PLL1_CTRL_1r", 5376 },
    { "TOP_BS_PLL1_CTRL_2r", 5377 },
    { "TOP_BS_PLL1_CTRL_3r", 5378 },
    { "TOP_BS_PLL1_CTRL_4r", 5379 },
    { "TOP_BS_PLL1_STATUSr", 5380 },
    { "TOP_CLOCKING_ENFORCE_PCGr", 5381 },
    { "TOP_CLOCKING_ENFORCE_PSGr", 5382 },
    { "TOP_CORE_CLK_FREQ_SELr", 5383 },
    { "TOP_CORE_PLL0_CTRL_0r", 5384 },
    { "TOP_CORE_PLL0_CTRL_1r", 5385 },
    { "TOP_CORE_PLL0_CTRL_2r", 5386 },
    { "TOP_CORE_PLL0_CTRL_3r", 5387 },
    { "TOP_CORE_PLL0_CTRL_4r", 5388 },
    { "TOP_CORE_PLL0_STATUSr", 5389 },
    { "TOP_CORE_PLL1_CTRL_0r", 5390 },
    { "TOP_CORE_PLL1_CTRL_1r", 5391 },
    { "TOP_CORE_PLL1_CTRL_2r", 5392 },
    { "TOP_CORE_PLL1_CTRL_3r", 5393 },
    { "TOP_CORE_PLL1_CTRL_4r", 5394 },
    { "TOP_CORE_PLL1_STATUSr", 5395 },
    { "TOP_CORE_PLL_CTRL_0r", 5396 },
    { "TOP_CORE_PLL_CTRL_2r", 5397 },
    { "TOP_CORE_PLL_STATUSr", 5398 },
    { "TOP_CPU2TAP_MEM_TMr", 5399 },
    { "TOP_DEV_REV_IDr", 5400 },
    { "TOP_FREQUENCY_SWITCH_STATUSr", 5401 },
    { "TOP_FUNC_DEBUG_STATUSr", 5402 },
    { "TOP_FUNC_DEBUG_STATUS_0r", 5403 },
    { "TOP_FUNC_DEBUG_STATUS_1r", 5404 },
    { "TOP_FUNC_DEBUG_STATUS_SELr", 5405 },
    { "TOP_HW_TAP_CONTROLr", 5406 },
    { "TOP_HW_TAP_MEM_DEBUGr", 5407 },
    { "TOP_HW_TAP_MEM_ECC_CTRL_0r", 5408 },
    { "TOP_HW_TAP_MEM_ECC_CTRL_1r", 5409 },
    { "TOP_HW_TAP_MEM_ECC_STATUSr", 5410 },
    { "TOP_HW_TAP_READ_VAILD_DEBUG_STATUSr", 5411 },
    { "TOP_INT_REV_ID_REGr", 5412 },
    { "TOP_IPROC_PLL_CTRL_0r", 5413 },
    { "TOP_IPROC_PLL_CTRL_1r", 5414 },
    { "TOP_IPROC_PLL_CTRL_2r", 5415 },
    { "TOP_IPROC_PLL_CTRL_3r", 5416 },
    { "TOP_IPROC_PLL_CTRL_4r", 5417 },
    { "TOP_IPROC_PLL_STATUSr", 5418 },
    { "TOP_L1_RCVD_CLK_VALID_STATUS_0r", 5419 },
    { "TOP_L1_RCVD_CLK_VALID_STATUS_1r", 5420 },
    { "TOP_L1_RCVD_CLK_VALID_STATUS_2r", 5421 },
    { "TOP_L1_RCVD_CLK_VALID_STATUS_3r", 5422 },
    { "TOP_LVM_CONTROLr", 5423 },
    { "TOP_MISC_CONTROLr", 5424 },
    { "TOP_MISC_CONTROL_2r", 5425 },
    { "TOP_MISC_GENERIC_CONTROLr", 5426 },
    { "TOP_MISC_STATUSr", 5427 },
    { "TOP_MISC_STATUS_1r", 5428 },
    { "TOP_OSC_COUNT_STATr", 5429 },
    { "TOP_PM_PORT_EN_STATUS_0r", 5430 },
    { "TOP_PM_PORT_EN_STATUS_1r", 5431 },
    { "TOP_PM_PORT_EN_STATUS_2r", 5432 },
    { "TOP_PM_PORT_EN_STATUS_3r", 5433 },
    { "TOP_PM_PORT_EN_STATUS_4r", 5434 },
    { "TOP_PVTMON_0_INTR_THRESHOLDr", 5435 },
    { "TOP_PVTMON_1_INTR_THRESHOLDr", 5436 },
    { "TOP_PVTMON_2_INTR_THRESHOLDr", 5437 },
    { "TOP_PVTMON_3_INTR_THRESHOLDr", 5438 },
    { "TOP_PVTMON_4_INTR_THRESHOLDr", 5439 },
    { "TOP_PVTMON_5_INTR_THRESHOLDr", 5440 },
    { "TOP_PVTMON_6_INTR_THRESHOLDr", 5441 },
    { "TOP_PVTMON_7_INTR_THRESHOLDr", 5442 },
    { "TOP_PVTMON_8_INTR_THRESHOLDr", 5443 },
    { "TOP_PVTMON_CTRL_0r", 5444 },
    { "TOP_PVTMON_CTRL_1r", 5445 },
    { "TOP_PVTMON_INTR_MASKr", 5446 },
    { "TOP_PVTMON_INTR_STATUSr", 5447 },
    { "TOP_PVTMON_INTR_THRESHOLDr", 5448 },
    { "TOP_PVTMON_RESULTr", 5449 },
    { "TOP_PVTMON_RESULT_0r", 5450 },
    { "TOP_PVTMON_RESULT_1r", 5451 },
    { "TOP_PVTMON_RESULT_2r", 5452 },
    { "TOP_PVTMON_RESULT_3r", 5453 },
    { "TOP_PVTMON_RESULT_4r", 5454 },
    { "TOP_PVTMON_RESULT_5r", 5455 },
    { "TOP_PVTMON_RESULT_6r", 5456 },
    { "TOP_PVTMON_RESULT_7r", 5457 },
    { "TOP_PVTMON_RESULT_8r", 5458 },
    { "TOP_RESCAL_0_CONTROLr", 5459 },
    { "TOP_RESCAL_0_STATUS_0r", 5460 },
    { "TOP_RESCAL_0_STATUS_1r", 5461 },
    { "TOP_RESCAL_1_CONTROLr", 5462 },
    { "TOP_RESCAL_1_STATUS_0r", 5463 },
    { "TOP_RESCAL_1_STATUS_1r", 5464 },
    { "TOP_RESCAL_2_CONTROLr", 5465 },
    { "TOP_RESCAL_2_STATUS_0r", 5466 },
    { "TOP_RESCAL_2_STATUS_1r", 5467 },
    { "TOP_RESCAL_3_CONTROLr", 5468 },
    { "TOP_RESCAL_3_STATUS_0r", 5469 },
    { "TOP_RESCAL_3_STATUS_1r", 5470 },
    { "TOP_RESCAL_CONTROLr", 5471 },
    { "TOP_RING_OSC_CTRLr", 5472 },
    { "TOP_SOFT_RESET_REGr", 5473 },
    { "TOP_SOFT_RESET_REG_2r", 5474 },
    { "TOP_SOFT_RESET_REG_3r", 5475 },
    { "TOP_SWITCH_FEATURE_ENABLEr", 5476 },
    { "TOP_TAP_CONTROLr", 5477 },
    { "TOP_TSC_0_RESOLVED_SPEED_STATUSr", 5478 },
    { "TOP_TSC_10_RESOLVED_SPEED_STATUSr", 5479 },
    { "TOP_TSC_11_RESOLVED_SPEED_STATUSr", 5480 },
    { "TOP_TSC_12_RESOLVED_SPEED_STATUSr", 5481 },
    { "TOP_TSC_13_RESOLVED_SPEED_STATUSr", 5482 },
    { "TOP_TSC_14_RESOLVED_SPEED_STATUSr", 5483 },
    { "TOP_TSC_15_RESOLVED_SPEED_STATUSr", 5484 },
    { "TOP_TSC_16_RESOLVED_SPEED_STATUSr", 5485 },
    { "TOP_TSC_17_RESOLVED_SPEED_STATUSr", 5486 },
    { "TOP_TSC_18_RESOLVED_SPEED_STATUSr", 5487 },
    { "TOP_TSC_19_RESOLVED_SPEED_STATUSr", 5488 },
    { "TOP_TSC_1_RESOLVED_SPEED_STATUSr", 5489 },
    { "TOP_TSC_20_RESOLVED_SPEED_STATUSr", 5490 },
    { "TOP_TSC_21_RESOLVED_SPEED_STATUSr", 5491 },
    { "TOP_TSC_22_RESOLVED_SPEED_STATUSr", 5492 },
    { "TOP_TSC_23_RESOLVED_SPEED_STATUSr", 5493 },
    { "TOP_TSC_24_RESOLVED_SPEED_STATUSr", 5494 },
    { "TOP_TSC_25_RESOLVED_SPEED_STATUSr", 5495 },
    { "TOP_TSC_26_RESOLVED_SPEED_STATUSr", 5496 },
    { "TOP_TSC_27_RESOLVED_SPEED_STATUSr", 5497 },
    { "TOP_TSC_28_RESOLVED_SPEED_STATUSr", 5498 },
    { "TOP_TSC_29_RESOLVED_SPEED_STATUSr", 5499 },
    { "TOP_TSC_2_RESOLVED_SPEED_STATUSr", 5500 },
    { "TOP_TSC_30_RESOLVED_SPEED_STATUSr", 5501 },
    { "TOP_TSC_31_RESOLVED_SPEED_STATUSr", 5502 },
    { "TOP_TSC_32_RESOLVED_SPEED_STATUSr", 5503 },
    { "TOP_TSC_3_RESOLVED_SPEED_STATUSr", 5504 },
    { "TOP_TSC_4_RESOLVED_SPEED_STATUSr", 5505 },
    { "TOP_TSC_5_RESOLVED_SPEED_STATUSr", 5506 },
    { "TOP_TSC_6_RESOLVED_SPEED_STATUSr", 5507 },
    { "TOP_TSC_7_RESOLVED_SPEED_STATUSr", 5508 },
    { "TOP_TSC_8_RESOLVED_SPEED_STATUSr", 5509 },
    { "TOP_TSC_9_RESOLVED_SPEED_STATUSr", 5510 },
    { "TOP_TSC_AFE_PLL_STATUSr", 5511 },
    { "TOP_TSC_ENABLEr", 5512 },
    { "TOP_TSC_RESOLVED_SPEED_STATUSr", 5513 },
    { "TOP_TS_PLL_CTRL_0r", 5514 },
    { "TOP_TS_PLL_CTRL_1r", 5515 },
    { "TOP_TS_PLL_CTRL_2r", 5516 },
    { "TOP_TS_PLL_CTRL_3r", 5517 },
    { "TOP_TS_PLL_CTRL_4r", 5518 },
    { "TOP_TS_PLL_STATUSr", 5519 },
    { "TOP_UC_TAP_CONTROLr", 5520 },
    { "TOP_UC_TAP_READ_DATAr", 5521 },
    { "TOP_UC_TAP_WRITE_DATAr", 5522 },
    { "TOP_UPI_CTRL_0r", 5523 },
    { "TOP_UPI_CTRL_1r", 5524 },
    { "TOP_UPI_STATUS_0r", 5525 },
    { "TOP_UPI_STATUS_1r", 5526 },
    { "TOP_UPI_STATUS_10r", 5527 },
    { "TOP_UPI_STATUS_11r", 5528 },
    { "TOP_UPI_STATUS_12r", 5529 },
    { "TOP_UPI_STATUS_13r", 5530 },
    { "TOP_UPI_STATUS_14r", 5531 },
    { "TOP_UPI_STATUS_15r", 5532 },
    { "TOP_UPI_STATUS_16r", 5533 },
    { "TOP_UPI_STATUS_2r", 5534 },
    { "TOP_UPI_STATUS_3r", 5535 },
    { "TOP_UPI_STATUS_4r", 5536 },
    { "TOP_UPI_STATUS_5r", 5537 },
    { "TOP_UPI_STATUS_6r", 5538 },
    { "TOP_UPI_STATUS_7r", 5539 },
    { "TOP_UPI_STATUS_8r", 5540 },
    { "TOP_UPI_STATUS_9r", 5541 },
    { "TOP_XG_PLL0_CTRL_0r", 5542 },
    { "TOP_XG_PLL0_CTRL_1r", 5543 },
    { "TOP_XG_PLL0_CTRL_2r", 5544 },
    { "TOP_XG_PLL0_CTRL_3r", 5545 },
    { "TOP_XG_PLL0_CTRL_4r", 5546 },
    { "TOP_XG_PLL0_STATUSr", 5547 },
    { "TOP_XG_PLL1_CTRL_0r", 5548 },
    { "TOP_XG_PLL1_CTRL_1r", 5549 },
    { "TOP_XG_PLL1_CTRL_2r", 5550 },
    { "TOP_XG_PLL1_CTRL_3r", 5551 },
    { "TOP_XG_PLL1_CTRL_4r", 5552 },
    { "TOP_XG_PLL1_STATUSr", 5553 },
    { "TOP_XG_PLL2_CTRL_0r", 5554 },
    { "TOP_XG_PLL2_CTRL_1r", 5555 },
    { "TOP_XG_PLL2_CTRL_2r", 5556 },
    { "TOP_XG_PLL2_CTRL_3r", 5557 },
    { "TOP_XG_PLL2_CTRL_4r", 5558 },
    { "TOP_XG_PLL2_STATUSr", 5559 },
    { "TOP_XG_PLL3_CTRL_0r", 5560 },
    { "TOP_XG_PLL3_CTRL_1r", 5561 },
    { "TOP_XG_PLL3_CTRL_2r", 5562 },
    { "TOP_XG_PLL3_CTRL_3r", 5563 },
    { "TOP_XG_PLL3_CTRL_4r", 5564 },
    { "TOP_XG_PLL3_STATUSr", 5565 },
    { "TOP_XG_PLL_CTRL_0r", 5566 },
    { "TOP_XG_PLL_CTRL_1r", 5567 },
    { "TOP_XG_PLL_CTRL_2r", 5568 },
    { "TOP_XG_PLL_CTRL_4r", 5569 },
    { "TOP_XG_PLL_STATUSr", 5570 },
    { "TOQ_DEBUG_REG1r", 5571 },
    { "TOQ_FATALr", 5572 },
    { "TOQ_MC_CACHE_COUNT_DEBUGr", 5573 },
    { "TOQ_MC_CACHE_DEBUGr", 5574 },
    { "TOQ_STATUSr", 5575 },
    { "TOQ_UC_CACHE_COUNT_DEBUGr", 5576 },
    { "TOQ_UC_CACHE_DEBUGr", 5577 },
    { "TOS_FNm", 5578 },
    { "TOS_FN_RAM_DBGCTRLr", 5579 },
    { "TOVRr", 5580 },
    { "TPCE_64r", 5581 },
    { "TPFCr", 5582 },
    { "TPFC0r", 5583 },
    { "TPFC1r", 5584 },
    { "TPFC2r", 5585 },
    { "TPFC3r", 5586 },
    { "TPFC4r", 5587 },
    { "TPFC5r", 5588 },
    { "TPFC6r", 5589 },
    { "TPFC7r", 5590 },
    { "TPKTr", 5591 },
    { "TPOKr", 5592 },
    { "TRILL_DROP_CONTROLr", 5593 },
    { "TRILL_DROP_STATSm", 5594 },
    { "TRILL_RBRIDGE_NICKNAME_SELECTr", 5595 },
    { "TRPKTr", 5596 },
    { "TRUNK_BITMAPm", 5597 },
    { "TRUNK_CBL_TABLEm", 5598 },
    { "TRUNK_GROUPm", 5599 },
    { "TRUNK_MEMBERm", 5600 },
    { "TRUNK_RAND_LB_SEEDr", 5601 },
    { "TRUNK_RR_CNTm", 5602 },
    { "TSCLr", 5603 },
    { "TS_TO_CORE_SYNC_ENABLEr", 5604 },
    { "TTL_FNm", 5605 },
    { "TTL_FN_RAM_DBGCTRLr", 5606 },
    { "TUCAr", 5607 },
    { "TUFLr", 5608 },
    { "TVLNr", 5609 },
    { "TXCFr", 5610 },
    { "TXCLr", 5611 },
    { "TXPFr", 5612 },
    { "TXPPr", 5613 },
    { "TX_CNT_CONFIGr", 5614 },
    { "TX_DCB", 5615 },
    { "TX_EEE_LPI_DURATION_COUNTERr", 5616 },
    { "TX_EEE_LPI_EVENT_COUNTERr", 5617 },
    { "TX_HCFC_COUNTERr", 5618 },
    { "TX_LLFC_LOG_COUNTERr", 5619 },
    { "TX_PKT_CNT_64r", 5620 },
    { "UDF_CAM_BIST_CONFIGr", 5621 },
    { "UDF_CAM_BIST_DBG_DATAr", 5622 },
    { "UDF_CAM_BIST_STATUSr", 5623 },
    { "UDF_CAM_DBGCTRLr", 5624 },
    { "UDF_CONDITIONAL_CHECK_TABLE_CAMm", 5625 },
    { "UDF_CONDITIONAL_CHECK_TABLE_RAMm", 5626 },
    { "UNKNOWN_HGI_BITMAPm", 5627 },
    { "UNKNOWN_MCAST_BLOCK_MASKm", 5628 },
    { "UNKNOWN_UCAST_BLOCK_MASKm", 5629 },
    { "VFIm", 5630 },
    { "VFI_1m", 5631 },
    { "VFP_CAM_BIST_CONFIGr", 5632 },
    { "VFP_CAM_BIST_CONTROLr", 5633 },
    { "VFP_CAM_BIST_DBG_DATAr", 5634 },
    { "VFP_CAM_BIST_STATUSr", 5635 },
    { "VFP_CAM_CONTROL_SLICE_3_0r", 5636 },
    { "VFP_HASH_FIELD_BMAP_TABLE_Am", 5637 },
    { "VFP_HASH_FIELD_BMAP_TABLE_Bm", 5638 },
    { "VFP_KEY_CONTROL_1r", 5639 },
    { "VFP_KEY_CONTROL_2r", 5640 },
    { "VFP_POLICY_TABLEm", 5641 },
    { "VFP_POLICY_TABLE_RAM_CONTROL_64r", 5642 },
    { "VFP_SLICE_CONTROLr", 5643 },
    { "VFP_SLICE_MAPr", 5644 },
    { "VFP_TCAMm", 5645 },
    { "VLAN_CTRLr", 5646 },
    { "VLAN_MACm", 5647 },
    { "VLAN_MEMORY_DBGCTRL_0r", 5648 },
    { "VLAN_MEMORY_DBGCTRL_1r", 5649 },
    { "VLAN_MPLSm", 5650 },
    { "VLAN_PROFILE_2m", 5651 },
    { "VLAN_PROFILE_TABm", 5652 },
    { "VLAN_PROTOCOLm", 5653 },
    { "VLAN_PROTOCOL_DATAm", 5654 },
    { "VLAN_PROTOCOL_DATA_DBGCTRLr", 5655 },
    { "VLAN_SUBNETm", 5656 },
    { "VLAN_SUBNET_CAM_BIST_CONFIGr", 5657 },
    { "VLAN_SUBNET_CAM_BIST_DBG_DATAr", 5658 },
    { "VLAN_SUBNET_CAM_BIST_STATUSr", 5659 },
    { "VLAN_SUBNET_CAM_DBGCTRLr", 5660 },
    { "VLAN_SUBNET_DATA_DBGCTRLr", 5661 },
    { "VLAN_SUBNET_DATA_ONLYm", 5662 },
    { "VLAN_SUBNET_ONLYm", 5663 },
    { "VLAN_TABm", 5664 },
    { "VLAN_XLATEm", 5665 },
    { "VLAN_XLATE_DBGCTRL_0r", 5666 },
    { "VLAN_XLATE_ECCm", 5667 },
    { "VLAN_XLATE_HASH_CONTROLr", 5668 },
    { "VLAN_XLATE_LPm", 5669 },
    { "VLAN_XLATE_LP_DATA_DBGCTRL_0r", 5670 },
    { "VP_CAM_DBGCTRLr", 5671 },
    { "VP_RAM_CONTROL_0r", 5672 },
    { "VP_RAM_CONTROL_1r", 5673 },
    { "VP_RAM_CONTROL_2r", 5674 },
    { "VP_RAM_CONTROL_3r", 5675 },
    { "VP_RAM_CONTROL_4r", 5676 },
    { "VP_RAM_CONTROL_5r", 5677 },
    { "VP_RAM_CONTROL_6r", 5678 },
    { "VP_RAM_CONTROL_7r", 5679 },
    { "VP_RAM_CONTROL_8r", 5680 },
    { "VP_SER_CONTROLr", 5681 },
    { "VRFm", 5682 },
    { "VRF_MASKr", 5683 },
    { "VXLAN_CONTROLr", 5684 },
    { "VXLAN_DEFAULT_NETWORK_SVPr", 5685 },
    { "WREDMEMDEBUG_AVG_QSIZE_TMr", 5686 },
    { "WREDMEMDEBUG_CONFIG_TMr", 5687 },
    { "WREDMEMDEBUG_DROP_CURVE_PROFILE_TMr", 5688 },
    { "WREDMEMDEBUG_PORT_SP_DROP_THD_TMr", 5689 },
    { "WREDMEMDEBUG_PORT_SP_SHARED_COUNT_TMr", 5690 },
    { "WREDMEMDEBUG_UC_QUEUE_DROP_THD_0_TMr", 5691 },
    { "WREDMEMDEBUG_UC_QUEUE_DROP_THD_1_TMr", 5692 },
    { "WREDMEMDEBUG_UC_QUEUE_DROP_THD_MARK_TMr", 5693 },
    { "WREDMEMDEBUG_UC_QUEUE_DROP_THD_TMr", 5694 },
    { "WREDMEMDEBUG_UC_QUEUE_TOTAL_COUNT_TMr", 5695 },
    { "WRED_CONG_NOTIFICATION_RESOLUTION_TABLEr", 5696 },
    { "WRED_POOL_INST_CONG_LIMITr", 5697 },
    { "WRED_POOL_INST_CONG_LIMIT_0r", 5698 },
    { "WRED_POOL_INST_CONG_LIMIT_1r", 5699 },
    { "WRED_POOL_INST_CONG_LIMIT_2r", 5700 },
    { "WRED_POOL_INST_CONG_LIMIT_3r", 5701 },
    { "WRED_REFRESH_CONTROLr", 5702 },
    { "XLMAC_CLEAR_ECC_STATUSr", 5703 },
    { "XLMAC_CLEAR_FIFO_STATUSr", 5704 },
    { "XLMAC_CLEAR_RX_LSS_STATUSr", 5705 },
    { "XLMAC_CTRLr", 5706 },
    { "XLMAC_E2ECC_DATA_HDR_0r", 5707 },
    { "XLMAC_E2ECC_DATA_HDR_1r", 5708 },
    { "XLMAC_E2ECC_MODULE_HDR_0r", 5709 },
    { "XLMAC_E2ECC_MODULE_HDR_1r", 5710 },
    { "XLMAC_E2EFC_DATA_HDR_0r", 5711 },
    { "XLMAC_E2EFC_DATA_HDR_1r", 5712 },
    { "XLMAC_E2EFC_MODULE_HDR_0r", 5713 },
    { "XLMAC_E2EFC_MODULE_HDR_1r", 5714 },
    { "XLMAC_E2E_CTRLr", 5715 },
    { "XLMAC_ECC_CTRLr", 5716 },
    { "XLMAC_ECC_FORCE_DOUBLE_BIT_ERRr", 5717 },
    { "XLMAC_ECC_FORCE_SINGLE_BIT_ERRr", 5718 },
    { "XLMAC_EEE_1_SEC_LINK_STATUS_TIMERr", 5719 },
    { "XLMAC_EEE_CTRLr", 5720 },
    { "XLMAC_EEE_TIMERSr", 5721 },
    { "XLMAC_FIFO_STATUSr", 5722 },
    { "XLMAC_GMII_EEE_CTRLr", 5723 },
    { "XLMAC_HIGIG_HDR_0r", 5724 },
    { "XLMAC_HIGIG_HDR_1r", 5725 },
    { "XLMAC_LAG_FAILOVER_STATUSr", 5726 },
    { "XLMAC_LLFC_CTRLr", 5727 },
    { "XLMAC_MEM_CTRLr", 5728 },
    { "XLMAC_MODEr", 5729 },
    { "XLMAC_PAUSE_CTRLr", 5730 },
    { "XLMAC_PFC_CTRLr", 5731 },
    { "XLMAC_PFC_DAr", 5732 },
    { "XLMAC_PFC_OPCODEr", 5733 },
    { "XLMAC_PFC_TYPEr", 5734 },
    { "XLMAC_RX_CDC_ECC_STATUSr", 5735 },
    { "XLMAC_RX_CTRLr", 5736 },
    { "XLMAC_RX_LLFC_MSG_FIELDSr", 5737 },
    { "XLMAC_RX_LSS_CTRLr", 5738 },
    { "XLMAC_RX_LSS_STATUSr", 5739 },
    { "XLMAC_RX_MAC_SAr", 5740 },
    { "XLMAC_RX_MAX_SIZEr", 5741 },
    { "XLMAC_RX_VLAN_TAGr", 5742 },
    { "XLMAC_SPARE0r", 5743 },
    { "XLMAC_SPARE1r", 5744 },
    { "XLMAC_TIMESTAMP_ADJUSTr", 5745 },
    { "XLMAC_TXFIFO_CELL_CNTr", 5746 },
    { "XLMAC_TXFIFO_CELL_REQ_CNTr", 5747 },
    { "XLMAC_TX_CDC_ECC_STATUSr", 5748 },
    { "XLMAC_TX_CRC_CORRUPT_CTRLr", 5749 },
    { "XLMAC_TX_CTRLr", 5750 },
    { "XLMAC_TX_LLFC_MSG_FIELDSr", 5751 },
    { "XLMAC_TX_MAC_SAr", 5752 },
    { "XLMAC_TX_TIMESTAMP_FIFO_DATAr", 5753 },
    { "XLMAC_TX_TIMESTAMP_FIFO_STATUSr", 5754 },
    { "XLMAC_VERSION_IDr", 5755 },
    { "XLPORT_CNTMAXSIZEr", 5756 },
    { "XLPORT_CONFIGr", 5757 },
    { "XLPORT_ECC_CONTROLr", 5758 },
    { "XLPORT_EEE_CLOCK_GATEr", 5759 },
    { "XLPORT_EEE_CORE0_CLOCK_GATE_COUNTERr", 5760 },
    { "XLPORT_EEE_COUNTER_MODEr", 5761 },
    { "XLPORT_EEE_DURATION_TIMER_PULSEr", 5762 },
    { "XLPORT_ENABLE_REGr", 5763 },
    { "XLPORT_FAULT_LINK_STATUSr", 5764 },
    { "XLPORT_FLOW_CONTROL_CONFIGr", 5765 },
    { "XLPORT_FORCE_DOUBLE_BIT_ERRORr", 5766 },
    { "XLPORT_FORCE_SINGLE_BIT_ERRORr", 5767 },
    { "XLPORT_INTR_ENABLEr", 5768 },
    { "XLPORT_INTR_STATUSr", 5769 },
    { "XLPORT_LAG_FAILOVER_CONFIGr", 5770 },
    { "XLPORT_LED_CHAIN_CONFIGr", 5771 },
    { "XLPORT_LINKSTATUS_DOWNr", 5772 },
    { "XLPORT_LINKSTATUS_DOWN_CLEARr", 5773 },
    { "XLPORT_MAC_CONTROLr", 5774 },
    { "XLPORT_MAC_RSV_MASKr", 5775 },
    { "XLPORT_MIB_RESETr", 5776 },
    { "XLPORT_MIB_RSC0_ECC_STATUSr", 5777 },
    { "XLPORT_MIB_RSC1_ECC_STATUSr", 5778 },
    { "XLPORT_MIB_RSC_ECC_STATUSr", 5779 },
    { "XLPORT_MIB_RSC_RAM_CONTROLr", 5780 },
    { "XLPORT_MIB_TSC0_ECC_STATUSr", 5781 },
    { "XLPORT_MIB_TSC1_ECC_STATUSr", 5782 },
    { "XLPORT_MIB_TSC_ECC_STATUSr", 5783 },
    { "XLPORT_MIB_TSC_RAM_CONTROLr", 5784 },
    { "XLPORT_MODE_REGr", 5785 },
    { "XLPORT_POWER_SAVEr", 5786 },
    { "XLPORT_SBUS_CONTROLr", 5787 },
    { "XLPORT_SGNDET_EARLYCRSr", 5788 },
    { "XLPORT_SOFT_RESETr", 5789 },
    { "XLPORT_SPARE0_REGr", 5790 },
    { "XLPORT_SW_FLOW_CONTROLr", 5791 },
    { "XLPORT_TSC_PLL_LOCK_STATUSr", 5792 },
    { "XLPORT_TS_TIMER_31_0_REGr", 5793 },
    { "XLPORT_TS_TIMER_47_32_REGr", 5794 },
    { "XLPORT_WC_UCMEM_CTRLr", 5795 },
    { "XLPORT_WC_UCMEM_DATAm", 5796 },
    { "XLPORT_XGXS0_CTRL_REGr", 5797 },
    { "XLPORT_XGXS0_LN0_STATUS0_REGr", 5798 },
    { "XLPORT_XGXS0_LN1_STATUS0_REGr", 5799 },
    { "XLPORT_XGXS0_LN2_STATUS0_REGr", 5800 },
    { "XLPORT_XGXS0_LN3_STATUS0_REGr", 5801 },
    { "XLPORT_XGXS0_STATUS0_REGr", 5802 },
    { "XLPORT_XGXS_COUNTER_MODEr", 5803 },
    { "XPORT_PFC_STATEr", 5804 },
    { "XPORT_TO_MMU_BKPr", 5805 },
    { "XTHOLr", 5806 },
    { "INVALID_PT", 2147483647 },
};

/* enum PVLAN_PORT_TYPE_T */
const shr_enum_map_t bcm56960_a0_lrd_pvlan_port_type_t_enum[BCMLRD_BCM56960_A0_PVLAN_PORT_TYPE_T_ENUM_COUNT] = {
    { "PROMISCUOUS_PORT", 0 },
    { "ISOLATED_PORT", 1 },
    { "COMMUNITY_PORT", 2 },
};

/* enum RANGECHECK_FIELD_T */
const shr_enum_map_t bcm56960_a0_lrd_rangecheck_field_t_enum[BCMLRD_BCM56960_A0_RANGECHECK_FIELD_T_ENUM_COUNT] = {
    { "L4SRCPORT", 0 },
    { "L4DSTPORT", 1 },
    { "OUTER_VLANID", 2 },
    { "PKT_PAYLOAD_LEN", 3 },
    { "UDF", 4 },
};

/* enum SER_ERROR_BIT_NUM_T */
const shr_enum_map_t bcm56960_a0_lrd_ser_error_bit_num_t_enum[BCMLRD_BCM56960_A0_SER_ERROR_BIT_NUM_T_ENUM_COUNT] = {
    { "SER_SINGLE_BIT_ERR", 0 },
    { "SER_DOUBLE_BIT_ERR", 1 },
};

/* enum SER_ERROR_TYPE_T */
const shr_enum_map_t bcm56960_a0_lrd_ser_error_type_t_enum[BCMLRD_BCM56960_A0_SER_ERROR_TYPE_T_ENUM_COUNT] = {
    { "SER_ERR_PARITY", 0 },
    { "SER_ERR_ECC_1BIT", 1 },
    { "SER_ERR_ECC_2BIT", 2 },
};

/* enum SER_INSTRUCTION_TYPE_T */
const shr_enum_map_t bcm56960_a0_lrd_ser_instruction_type_t_enum[BCMLRD_BCM56960_A0_SER_INSTRUCTION_TYPE_T_ENUM_COUNT] = {
    { "SER_INSTRUCTION_SOP", 0 },
    { "SER_INSTRUCTION_MOP", 1 },
    { "SER_INSTRUCTION_EOP", 2 },
    { "SER_INSTRUCTION_SBUS", 3 },
    { "SER_INSTRUCTION_AGE", 4 },
    { "SER_INSTRUCTION_OTHER", 5 },
    { "SER_INSTRUCTION_MMU", 6 },
    { "SER_INSTRUCTION_PORT", 7 },
};

/* enum SER_RECOVERY_TYPE_T */
const shr_enum_map_t bcm56960_a0_lrd_ser_recovery_type_t_enum[BCMLRD_BCM56960_A0_SER_RECOVERY_TYPE_T_ENUM_COUNT] = {
    { "SER_CACHE_RESTORE", 0 },
    { "SER_ENTRY_CLEAR", 1 },
    { "SER_NO_OPER", 2 },
};

/* enum SER_VALIDATE_TYPE_T */
const shr_enum_map_t bcm56960_a0_lrd_ser_validate_type_t_enum[BCMLRD_BCM56960_A0_SER_VALIDATE_TYPE_T_ENUM_COUNT] = {
    { "SER_VALIDATION", 0 },
    { "SER_NO_VALIDATION", 1 },
};

/* enum SRP_FWD_ACTION_T */
const shr_enum_map_t bcm56960_a0_lrd_srp_fwd_action_t_enum[BCMLRD_BCM56960_A0_SRP_FWD_ACTION_T_ENUM_COUNT] = {
    { "FORWARD", 0 },
    { "DROP", 1 },
    { "FLOOD", 2 },
};

/* enum STG_STATE_T */
const shr_enum_map_t bcm56960_a0_lrd_stg_state_t_enum[BCMLRD_BCM56960_A0_STG_STATE_T_ENUM_COUNT] = {
    { "DISABLE", 0 },
    { "BLOCK", 1 },
    { "LEARN", 2 },
    { "FORWARD", 3 },
};

/* enum SYSTEM_PORT_TYPE_T */
const shr_enum_map_t bcm56960_a0_lrd_system_port_type_t_enum[BCMLRD_BCM56960_A0_SYSTEM_PORT_TYPE_T_ENUM_COUNT] = {
    { "NORMAL_PORT", 0 },
    { "TRUNK_PORT", 1 },
};

/* enum TM_SCHED_MODE_T */
const shr_enum_map_t bcm56960_a0_lrd_tm_sched_mode_t_enum[BCMLRD_BCM56960_A0_TM_SCHED_MODE_T_ENUM_COUNT] = {
    { "SP", 0 },
    { "WRR", 1 },
    { "WERR", 2 },
};

/* enum TM_THD_MODE_T */
const shr_enum_map_t bcm56960_a0_lrd_tm_thd_mode_t_enum[BCMLRD_BCM56960_A0_TM_THD_MODE_T_ENUM_COUNT] = {
    { "LOSSLESS", 0 },
    { "LOSSY", 1 },
};

/* enum TM_WRED_DROP_PERCENTAGE_T */
const shr_enum_map_t bcm56960_a0_lrd_tm_wred_drop_percentage_t_enum[BCMLRD_BCM56960_A0_TM_WRED_DROP_PERCENTAGE_T_ENUM_COUNT] = {
    { "TM_WRED_DROP_PERCENTAGE_0", 0 },
    { "TM_WRED_DROP_PERCENTAGE_1", 1 },
    { "TM_WRED_DROP_PERCENTAGE_2", 2 },
    { "TM_WRED_DROP_PERCENTAGE_3", 3 },
    { "TM_WRED_DROP_PERCENTAGE_4", 4 },
    { "TM_WRED_DROP_PERCENTAGE_5", 5 },
    { "TM_WRED_DROP_PERCENTAGE_6", 6 },
    { "TM_WRED_DROP_PERCENTAGE_7", 7 },
    { "TM_WRED_DROP_PERCENTAGE_8", 8 },
    { "TM_WRED_DROP_PERCENTAGE_9", 9 },
    { "TM_WRED_DROP_PERCENTAGE_10", 10 },
    { "TM_WRED_DROP_PERCENTAGE_25", 11 },
    { "TM_WRED_DROP_PERCENTAGE_50", 12 },
    { "TM_WRED_DROP_PERCENTAGE_75", 13 },
    { "TM_WRED_DROP_PERCENTAGE_100", 14 },
};

/* enum TM_WRED_JITTER_T */
const shr_enum_map_t bcm56960_a0_lrd_tm_wred_jitter_t_enum[BCMLRD_BCM56960_A0_TM_WRED_JITTER_T_ENUM_COUNT] = {
    { "TM_WRED_JITTER_RANGE_50NS_0", 1 },
    { "TM_WRED_JITTER_RANGE_150NS_0", 2 },
    { "TM_WRED_JITTER_RANGE_350NS_0", 3 },
    { "TM_WRED_JITTER_RANGE_750NS_0", 4 },
    { "TM_WRED_JITTER_RANGE_1550NS_0", 5 },
    { "TM_WRED_JITTER_RANGE_3150NS_0", 6 },
    { "TM_WRED_JITTER_RANGE_6350NS_0", 7 },
};

/* enum TM_WRED_TIMER_DOMAIN_T */
const shr_enum_map_t bcm56960_a0_lrd_tm_wred_timer_domain_t_enum[BCMLRD_BCM56960_A0_TM_WRED_TIMER_DOMAIN_T_ENUM_COUNT] = {
    { "TIMER_DOMAIN_0", 0 },
    { "TIMER_DOMAIN_1", 1 },
    { "TIMER_DOMAIN_2", 2 },
    { "TIMER_DOMAIN_3", 3 },
    { "TIMER_DOMAIN_4", 4 },
    { "TIMER_DOMAIN_5", 5 },
    { "TIMER_DOMAIN_6", 6 },
    { "TIMER_DOMAIN_7", 7 },
    { "TIMER_DOMAIN_8", 8 },
    { "TIMER_DOMAIN_9", 9 },
    { "TIMER_DOMAIN_10", 10 },
    { "TIMER_DOMAIN_11", 11 },
    { "TIMER_DOMAIN_12", 12 },
    { "TIMER_DOMAIN_13", 13 },
    { "TIMER_DOMAIN_14", 14 },
    { "TIMER_DOMAIN_15", 15 },
    { "TIMER_DOMAIN_16", 16 },
    { "TIMER_DOMAIN_17", 17 },
    { "TIMER_DOMAIN_18", 18 },
    { "TIMER_DOMAIN_19", 19 },
    { "TIMER_DOMAIN_20", 20 },
    { "TIMER_DOMAIN_21", 21 },
    { "TIMER_DOMAIN_22", 22 },
    { "TIMER_DOMAIN_23", 23 },
    { "TIMER_DOMAIN_24", 24 },
    { "TIMER_DOMAIN_25", 25 },
    { "TIMER_DOMAIN_26", 26 },
    { "TIMER_DOMAIN_27", 27 },
    { "TIMER_DOMAIN_28", 28 },
    { "TIMER_DOMAIN_29", 29 },
    { "TIMER_DOMAIN_30", 30 },
    { "TIMER_DOMAIN_31", 31 },
    { "TIMER_DOMAIN_32", 32 },
    { "TIMER_DOMAIN_33", 33 },
    { "TIMER_DOMAIN_34", 34 },
    { "TIMER_DOMAIN_35", 35 },
    { "TIMER_DOMAIN_36", 36 },
    { "TIMER_DOMAIN_37", 37 },
    { "TIMER_DOMAIN_38", 38 },
    { "TIMER_DOMAIN_39", 39 },
    { "TIMER_DOMAIN_40", 40 },
    { "TIMER_DOMAIN_41", 41 },
    { "TIMER_DOMAIN_42", 42 },
    { "TIMER_DOMAIN_43", 43 },
    { "TIMER_DOMAIN_44", 44 },
    { "TIMER_DOMAIN_45", 45 },
    { "TIMER_DOMAIN_46", 46 },
    { "TIMER_DOMAIN_47", 47 },
    { "TIMER_DOMAIN_48", 48 },
    { "TIMER_DOMAIN_49", 49 },
    { "TIMER_DOMAIN_50", 50 },
    { "TIMER_DOMAIN_51", 51 },
    { "TIMER_DOMAIN_52", 52 },
    { "TIMER_DOMAIN_53", 53 },
    { "TIMER_DOMAIN_54", 54 },
    { "TIMER_DOMAIN_55", 55 },
    { "TIMER_DOMAIN_56", 56 },
    { "TIMER_DOMAIN_57", 57 },
    { "TIMER_DOMAIN_58", 58 },
    { "TIMER_DOMAIN_59", 59 },
    { "TIMER_DOMAIN_60", 60 },
    { "TIMER_DOMAIN_61", 61 },
    { "TIMER_DOMAIN_62", 62 },
    { "TIMER_DOMAIN_63", 63 },
};

/* enum TNL_IPV4_CONFIG_MODE_T */
const shr_enum_map_t bcm56960_a0_lrd_tnl_ipv4_config_mode_t_enum[BCMLRD_BCM56960_A0_TNL_IPV4_CONFIG_MODE_T_ENUM_COUNT] = {
    { "CONFIG", 0 },
    { "AUTO", 1 },
};

/* enum TNL_IPV4_DECAP_TYPE_T */
const shr_enum_map_t bcm56960_a0_lrd_tnl_ipv4_decap_type_t_enum[BCMLRD_BCM56960_A0_TNL_IPV4_DECAP_TYPE_T_ENUM_COUNT] = {
    { "IP6TOIP4", 0 },
    { "ISATAP", 1 },
    { "IP6TOIP4SECURE", 2 },
    { "RESERVED", 3 },
};

/* enum TNL_IPV4_UDP_TYPE_T */
const shr_enum_map_t bcm56960_a0_lrd_tnl_ipv4_udp_type_t_enum[BCMLRD_BCM56960_A0_TNL_IPV4_UDP_TYPE_T_ENUM_COUNT] = {
    { "NONE", 0 },
    { "AMT", 2 },
};

/* enum TNL_IPV6_CONFIG_MODE_T */
const shr_enum_map_t bcm56960_a0_lrd_tnl_ipv6_config_mode_t_enum[BCMLRD_BCM56960_A0_TNL_IPV6_CONFIG_MODE_T_ENUM_COUNT] = {
    { "CONFIG", 0 },
    { "AUTO", 1 },
};

/* enum TNL_IPV6_DECAP_TYPE_T */
const shr_enum_map_t bcm56960_a0_lrd_tnl_ipv6_decap_type_t_enum[BCMLRD_BCM56960_A0_TNL_IPV6_DECAP_TYPE_T_ENUM_COUNT] = {
    { "IP6TOIP4", 0 },
    { "ISATAP", 1 },
    { "IP6TOIP4SECURE", 2 },
    { "RESERVED", 3 },
};

/* enum TNL_IPV6_TYPE_T */
const shr_enum_map_t bcm56960_a0_lrd_tnl_ipv6_type_t_enum[BCMLRD_BCM56960_A0_TNL_IPV6_TYPE_T_ENUM_COUNT] = {
    { "IP", 0 },
    { "GRE", 4 },
    { "PIMSM_DR1", 5 },
    { "PIMSM_DR2", 6 },
    { "AMT", 10 },
};

/* enum TNL_IPV6_UDP_TYPE_T */
const shr_enum_map_t bcm56960_a0_lrd_tnl_ipv6_udp_type_t_enum[BCMLRD_BCM56960_A0_TNL_IPV6_UDP_TYPE_T_ENUM_COUNT] = {
    { "NONE", 0 },
    { "AMT", 2 },
};

/* enum TNL_MPLS_EXP_MODE_T */
const shr_enum_map_t bcm56960_a0_lrd_tnl_mpls_exp_mode_t_enum[BCMLRD_BCM56960_A0_TNL_MPLS_EXP_MODE_T_ENUM_COUNT] = {
    { "FIXED", 0 },
    { "MAP", 1 },
    { "USE_INNER_LABEL", 2 },
    { "USE_SWAP_LABEL", 3 },
};

/* enum TNL_TYPE_T */
const shr_enum_map_t bcm56960_a0_lrd_tnl_type_t_enum[BCMLRD_BCM56960_A0_TNL_TYPE_T_ENUM_COUNT] = {
    { "IP", 0 },
    { "IP6TOIP4", 1 },
    { "ISATAP", 2 },
    { "IP6TOIP4Secure", 3 },
    { "GRE", 4 },
    { "PIMSM_DR1", 5 },
    { "PIMSM_DR2", 6 },
    { "L2GRE", 7 },
    { "AMT", 10 },
    { "VXLAN", 11 },
};

/* enum TRUNK_FAILOVER_RTAG_T */
const shr_enum_map_t bcm56960_a0_lrd_trunk_failover_rtag_t_enum[BCMLRD_BCM56960_A0_TRUNK_FAILOVER_RTAG_T_ENUM_COUNT] = {
    { "ZERO", 0 },
    { "SMAC", 1 },
    { "DMAC", 2 },
    { "SRCDSTMAC", 3 },
    { "SIP", 4 },
    { "DIP", 5 },
    { "SRCDSTIP", 6 },
    { "LB_HASH", 7 },
};

/* enum TRUNK_FAST_LB_MODE_T */
const shr_enum_map_t bcm56960_a0_lrd_trunk_fast_lb_mode_t_enum[BCMLRD_BCM56960_A0_TRUNK_FAST_LB_MODE_T_ENUM_COUNT] = {
    { "REG_HASH", 0 },
};

/* enum TRUNK_FAST_RTAG_T */
const shr_enum_map_t bcm56960_a0_lrd_trunk_fast_rtag_t_enum[BCMLRD_BCM56960_A0_TRUNK_FAST_RTAG_T_ENUM_COUNT] = {
    { "ZERO", 0 },
    { "SMAC", 1 },
    { "DMAC", 2 },
    { "SRCDSTMAC", 3 },
    { "SIP", 4 },
    { "DIP", 5 },
    { "SRCDSTIP", 6 },
    { "LB_HASH", 7 },
};

/* enum TRUNK_LB_MODE_T */
const shr_enum_map_t bcm56960_a0_lrd_trunk_lb_mode_t_enum[BCMLRD_BCM56960_A0_TRUNK_LB_MODE_T_ENUM_COUNT] = {
    { "REG_HASH", 0 },
    { "RANDOM", 1 },
    { "RR", 2 },
};

/* enum TRUNK_RTAG_T */
const shr_enum_map_t bcm56960_a0_lrd_trunk_rtag_t_enum[BCMLRD_BCM56960_A0_TRUNK_RTAG_T_ENUM_COUNT] = {
    { "ZERO", 0 },
    { "SMAC", 1 },
    { "DMAC", 2 },
    { "SRCDSTMAC", 3 },
    { "SIP", 4 },
    { "DIP", 5 },
    { "SRCDSTIP", 6 },
    { "LB_HASH", 7 },
};

/* enum UDF_BASE_LAYER_ENCODE_T */
const shr_enum_map_t bcm56960_a0_lrd_udf_base_layer_encode_t_enum[BCMLRD_BCM56960_A0_UDF_BASE_LAYER_ENCODE_T_ENUM_COUNT] = {
    { "MODULE_HDR", 0 },
    { "L2_HDR", 1 },
    { "OUTER_L3_HDR", 2 },
    { "INNER_L3_HDR", 3 },
    { "L4_HDR", 4 },
};

/* enum UDF_FLEX_HASH_FIELD_EXTR_T */
const shr_enum_map_t bcm56960_a0_lrd_udf_flex_hash_field_extr_t_enum[BCMLRD_BCM56960_A0_UDF_FLEX_HASH_FIELD_EXTR_T_ENUM_COUNT] = {
    { "L4_DATA", 0 },
    { "UDF", 1 },
};

/* enum UDF_PKT_FORMAT_FBR_CHNL_T */
const shr_enum_map_t bcm56960_a0_lrd_udf_pkt_format_fbr_chnl_t_enum[BCMLRD_BCM56960_A0_UDF_PKT_FORMAT_FBR_CHNL_T_ENUM_COUNT] = {
    { "UNKNOWN", 0 },
    { "STANDARD", 1 },
    { "ENCAPSULATED", 2 },
    { "VIRTUAL", 3 },
    { "ROUTED", 4 },
};

/* enum UDF_PKT_FORMAT_IP_HEADER_T */
const shr_enum_map_t bcm56960_a0_lrd_udf_pkt_format_ip_header_t_enum[BCMLRD_BCM56960_A0_UDF_PKT_FORMAT_IP_HEADER_T_ENUM_COUNT] = {
    { "IPV4_NO_OPTIONS", 0 },
    { "IPV4_WITH_OPTIONS", 1 },
    { "INNER_HDR_NON_IP", 2 },
    { "IPV6_NO_EXTN", 4 },
    { "IPV6_WITH_EXTN", 5 },
};

/* enum UDF_PKT_FORMAT_L2_TYPE_T */
const shr_enum_map_t bcm56960_a0_lrd_udf_pkt_format_l2_type_t_enum[BCMLRD_BCM56960_A0_UDF_PKT_FORMAT_L2_TYPE_T_ENUM_COUNT] = {
    { "ETHER_II", 0 },
    { "SNAP", 1 },
    { "LLC", 2 },
    { "OTHER", 3 },
};

/* enum UDF_PKT_FORMAT_LOOPBACK_TYPE_T */
const shr_enum_map_t bcm56960_a0_lrd_udf_pkt_format_loopback_type_t_enum[BCMLRD_BCM56960_A0_UDF_PKT_FORMAT_LOOPBACK_TYPE_T_ENUM_COUNT] = {
    { "UNUSED", 0 },
    { "MIM", 1 },
    { "NONE", 7 },
};

/* enum UDF_PKT_FORMAT_NUM_VLAN_TAGS_T */
const shr_enum_map_t bcm56960_a0_lrd_udf_pkt_format_num_vlan_tags_t_enum[BCMLRD_BCM56960_A0_UDF_PKT_FORMAT_NUM_VLAN_TAGS_T_ENUM_COUNT] = {
    { "UNTAG", 0 },
    { "SINGLE", 1 },
    { "DOUBLE", 2 },
};

/* enum URPF_MODE_T */
const shr_enum_map_t bcm56960_a0_lrd_urpf_mode_t_enum[BCMLRD_BCM56960_A0_URPF_MODE_T_ENUM_COUNT] = {
    { "DISABLE", 0 },
    { "LOOSE", 1 },
    { "STRICT", 2 },
    { "STRICT_ECMP_GT8_TOCPU", 3 },
};

/* enum VLAN_EGR_DT_ICFI_T */
const shr_enum_map_t bcm56960_a0_lrd_vlan_egr_dt_icfi_t_enum[BCMLRD_BCM56960_A0_VLAN_EGR_DT_ICFI_T_ENUM_COUNT] = {
    { "DO_NOT_MODIFY", 0 },
    { "REPLACE", 2 },
    { "COPY_FROM_OTAG", 3 },
};

/* enum VLAN_EGR_DT_IPRI_T */
const shr_enum_map_t bcm56960_a0_lrd_vlan_egr_dt_ipri_t_enum[BCMLRD_BCM56960_A0_VLAN_EGR_DT_IPRI_T_ENUM_COUNT] = {
    { "DO_NOT_MODIFY", 0 },
    { "REPLACE", 2 },
    { "COPY_FROM_OTAG", 3 },
};

/* enum VLAN_EGR_DT_ITAG_T */
const shr_enum_map_t bcm56960_a0_lrd_vlan_egr_dt_itag_t_enum[BCMLRD_BCM56960_A0_VLAN_EGR_DT_ITAG_T_ENUM_COUNT] = {
    { "DO_NOT_MODIFY", 0 },
    { "REPLACE_WITH_OUTGOING_IVID", 2 },
    { "DELETE", 3 },
    { "REPLACE_WITH_INTERNAL_OVID", 4 },
};

/* enum VLAN_EGR_DT_OCFI_T */
const shr_enum_map_t bcm56960_a0_lrd_vlan_egr_dt_ocfi_t_enum[BCMLRD_BCM56960_A0_VLAN_EGR_DT_OCFI_T_ENUM_COUNT] = {
    { "DO_NOT_MODIFY", 0 },
    { "ADD", 1 },
    { "REPLACE", 2 },
    { "COPY_FROM_ITAG", 3 },
};

/* enum VLAN_EGR_DT_OPRI_T */
const shr_enum_map_t bcm56960_a0_lrd_vlan_egr_dt_opri_t_enum[BCMLRD_BCM56960_A0_VLAN_EGR_DT_OPRI_T_ENUM_COUNT] = {
    { "DO_NOT_MODIFY", 0 },
    { "ADD", 2 },
    { "COPY_FROM_ITAG", 3 },
};

/* enum VLAN_EGR_DT_OTAG_T */
const shr_enum_map_t bcm56960_a0_lrd_vlan_egr_dt_otag_t_enum[BCMLRD_BCM56960_A0_VLAN_EGR_DT_OTAG_T_ENUM_COUNT] = {
    { "DO_NOT_MODIFY", 0 },
    { "REPLACE_WITH_OUTGOING_OVID", 2 },
    { "DELETE", 3 },
    { "REPLACE_WITH_INTERNAL_IVID", 4 },
};

/* enum VLAN_EGR_DT_PITAG_T */
const shr_enum_map_t bcm56960_a0_lrd_vlan_egr_dt_pitag_t_enum[BCMLRD_BCM56960_A0_VLAN_EGR_DT_PITAG_T_ENUM_COUNT] = {
    { "DO_NOT_MODIFY", 0 },
    { "REPLACE_WITH_OUTGOING_IVID", 2 },
    { "DELETE", 3 },
    { "REPLACE_WITH_INTERNAL_OVID", 4 },
};

/* enum VLAN_EGR_DT_POTAG_T */
const shr_enum_map_t bcm56960_a0_lrd_vlan_egr_dt_potag_t_enum[BCMLRD_BCM56960_A0_VLAN_EGR_DT_POTAG_T_ENUM_COUNT] = {
    { "DO_NOT_MODIFY", 0 },
    { "REPLACE_WITH_OUTGOING_OVID", 2 },
    { "DELETE", 3 },
    { "REPLACE_WITH_INTERNAL_IVID", 4 },
};

/* enum VLAN_EGR_SIT_ICFI_T */
const shr_enum_map_t bcm56960_a0_lrd_vlan_egr_sit_icfi_t_enum[BCMLRD_BCM56960_A0_VLAN_EGR_SIT_ICFI_T_ENUM_COUNT] = {
    { "DO_NOT_MODIFY", 0 },
    { "REPLACE", 2 },
};

/* enum VLAN_EGR_SIT_IPRI_T */
const shr_enum_map_t bcm56960_a0_lrd_vlan_egr_sit_ipri_t_enum[BCMLRD_BCM56960_A0_VLAN_EGR_SIT_IPRI_T_ENUM_COUNT] = {
    { "DO_NOT_MODIFY", 0 },
    { "REPLACE", 2 },
};

/* enum VLAN_EGR_SIT_ITAG_T */
const shr_enum_map_t bcm56960_a0_lrd_vlan_egr_sit_itag_t_enum[BCMLRD_BCM56960_A0_VLAN_EGR_SIT_ITAG_T_ENUM_COUNT] = {
    { "DO_NOT_MODIFY", 0 },
    { "REPLACE", 2 },
    { "DELETE", 3 },
};

/* enum VLAN_EGR_SIT_OCFI_T */
const shr_enum_map_t bcm56960_a0_lrd_vlan_egr_sit_ocfi_t_enum[BCMLRD_BCM56960_A0_VLAN_EGR_SIT_OCFI_T_ENUM_COUNT] = {
    { "DO_NOT_MODIFY", 0 },
    { "ADD", 1 },
    { "COPY_FROM_ITAG", 3 },
};

/* enum VLAN_EGR_SIT_OPRI_T */
const shr_enum_map_t bcm56960_a0_lrd_vlan_egr_sit_opri_t_enum[BCMLRD_BCM56960_A0_VLAN_EGR_SIT_OPRI_T_ENUM_COUNT] = {
    { "DO_NOT_MODIFY", 0 },
    { "ADD", 1 },
    { "COPY_FROM_ITAG", 3 },
};

/* enum VLAN_EGR_SIT_OTAG_T */
const shr_enum_map_t bcm56960_a0_lrd_vlan_egr_sit_otag_t_enum[BCMLRD_BCM56960_A0_VLAN_EGR_SIT_OTAG_T_ENUM_COUNT] = {
    { "DO_NOT_MODIFY", 0 },
    { "ADD", 1 },
    { "REPLACE", 4 },
};

/* enum VLAN_EGR_SIT_PITAG_T */
const shr_enum_map_t bcm56960_a0_lrd_vlan_egr_sit_pitag_t_enum[BCMLRD_BCM56960_A0_VLAN_EGR_SIT_PITAG_T_ENUM_COUNT] = {
    { "DO_NOT_MODIFY", 0 },
    { "REPLACE", 2 },
    { "DELETE", 3 },
};

/* enum VLAN_EGR_SOT_ICFI_T */
const shr_enum_map_t bcm56960_a0_lrd_vlan_egr_sot_icfi_t_enum[BCMLRD_BCM56960_A0_VLAN_EGR_SOT_ICFI_T_ENUM_COUNT] = {
    { "DO_NOT_MODIFY", 0 },
    { "ADD", 1 },
    { "COPY_FROM_OTAG", 3 },
};

/* enum VLAN_EGR_SOT_IPRI_T */
const shr_enum_map_t bcm56960_a0_lrd_vlan_egr_sot_ipri_t_enum[BCMLRD_BCM56960_A0_VLAN_EGR_SOT_IPRI_T_ENUM_COUNT] = {
    { "DO_NOT_MODIFY", 0 },
    { "ADD", 1 },
    { "COPY_FROM_OTAG", 3 },
};

/* enum VLAN_EGR_SOT_ITAG_T */
const shr_enum_map_t bcm56960_a0_lrd_vlan_egr_sot_itag_t_enum[BCMLRD_BCM56960_A0_VLAN_EGR_SOT_ITAG_T_ENUM_COUNT] = {
    { "DO_NOT_MODIFY", 0 },
    { "ADD", 1 },
    { "REPLACE", 4 },
};

/* enum VLAN_EGR_SOT_OCFI_T */
const shr_enum_map_t bcm56960_a0_lrd_vlan_egr_sot_ocfi_t_enum[BCMLRD_BCM56960_A0_VLAN_EGR_SOT_OCFI_T_ENUM_COUNT] = {
    { "DO_NOT_MODIFY", 0 },
    { "REPLACE", 2 },
};

/* enum VLAN_EGR_SOT_OPRI_T */
const shr_enum_map_t bcm56960_a0_lrd_vlan_egr_sot_opri_t_enum[BCMLRD_BCM56960_A0_VLAN_EGR_SOT_OPRI_T_ENUM_COUNT] = {
    { "DO_NOT_MODIFY", 0 },
    { "REPLACE", 2 },
};

/* enum VLAN_EGR_SOT_OTAG_T */
const shr_enum_map_t bcm56960_a0_lrd_vlan_egr_sot_otag_t_enum[BCMLRD_BCM56960_A0_VLAN_EGR_SOT_OTAG_T_ENUM_COUNT] = {
    { "DO_NOT_MODIFY", 0 },
    { "REPLACE", 2 },
    { "DELETE", 3 },
};

/* enum VLAN_EGR_SOT_POTAG_T */
const shr_enum_map_t bcm56960_a0_lrd_vlan_egr_sot_potag_t_enum[BCMLRD_BCM56960_A0_VLAN_EGR_SOT_POTAG_T_ENUM_COUNT] = {
    { "DO_NOT_MODIFY", 0 },
    { "REPLACE", 2 },
    { "DELETE", 3 },
};

/* enum VLAN_EGR_UT_ICFI_T */
const shr_enum_map_t bcm56960_a0_lrd_vlan_egr_ut_icfi_t_enum[BCMLRD_BCM56960_A0_VLAN_EGR_UT_ICFI_T_ENUM_COUNT] = {
    { "DO_NOT_MODIFY", 0 },
    { "ADD", 1 },
};

/* enum VLAN_EGR_UT_IPRI_T */
const shr_enum_map_t bcm56960_a0_lrd_vlan_egr_ut_ipri_t_enum[BCMLRD_BCM56960_A0_VLAN_EGR_UT_IPRI_T_ENUM_COUNT] = {
    { "DO_NOT_MODIFY", 0 },
    { "ADD", 1 },
};

/* enum VLAN_EGR_UT_ITAG_T */
const shr_enum_map_t bcm56960_a0_lrd_vlan_egr_ut_itag_t_enum[BCMLRD_BCM56960_A0_VLAN_EGR_UT_ITAG_T_ENUM_COUNT] = {
    { "DO_NOT_MODIFY", 0 },
    { "ADD", 1 },
};

/* enum VLAN_EGR_UT_OCFI_T */
const shr_enum_map_t bcm56960_a0_lrd_vlan_egr_ut_ocfi_t_enum[BCMLRD_BCM56960_A0_VLAN_EGR_UT_OCFI_T_ENUM_COUNT] = {
    { "DO_NOT_MODIFY", 0 },
    { "ADD", 1 },
};

/* enum VLAN_EGR_UT_OPRI_T */
const shr_enum_map_t bcm56960_a0_lrd_vlan_egr_ut_opri_t_enum[BCMLRD_BCM56960_A0_VLAN_EGR_UT_OPRI_T_ENUM_COUNT] = {
    { "DO_NOT_MODIFY", 0 },
    { "ADD", 1 },
};

/* enum VLAN_EGR_UT_OTAG_T */
const shr_enum_map_t bcm56960_a0_lrd_vlan_egr_ut_otag_t_enum[BCMLRD_BCM56960_A0_VLAN_EGR_UT_OTAG_T_ENUM_COUNT] = {
    { "DO_NOT_MODIFY", 0 },
    { "ADD", 1 },
};

/* enum VLAN_ING_DT_ICFI_T */
const shr_enum_map_t bcm56960_a0_lrd_vlan_ing_dt_icfi_t_enum[BCMLRD_BCM56960_A0_VLAN_ING_DT_ICFI_T_ENUM_COUNT] = {
    { "DO_NOT_MODIFY", 0 },
    { "REPLACE", 2 },
    { "COPY_FROM_OTAG", 3 },
};

/* enum VLAN_ING_DT_IPRI_T */
const shr_enum_map_t bcm56960_a0_lrd_vlan_ing_dt_ipri_t_enum[BCMLRD_BCM56960_A0_VLAN_ING_DT_IPRI_T_ENUM_COUNT] = {
    { "DO_NOT_MODIFY", 0 },
    { "REPLACE", 2 },
    { "COPY_FROM_OTAG", 3 },
};

/* enum VLAN_ING_DT_ITAG_T */
const shr_enum_map_t bcm56960_a0_lrd_vlan_ing_dt_itag_t_enum[BCMLRD_BCM56960_A0_VLAN_ING_DT_ITAG_T_ENUM_COUNT] = {
    { "DO_NOT_MODIFY", 0 },
    { "ADD", 1 },
    { "REPLACE_WITH_OVID", 2 },
    { "DELETE", 3 },
    { "REPLACE_WITH_IVID", 4 },
};

/* enum VLAN_ING_DT_OCFI_T */
const shr_enum_map_t bcm56960_a0_lrd_vlan_ing_dt_ocfi_t_enum[BCMLRD_BCM56960_A0_VLAN_ING_DT_OCFI_T_ENUM_COUNT] = {
    { "DO_NOT_MODIFY", 0 },
    { "ADD", 1 },
    { "REPLACE", 2 },
    { "COPY_FROM_ITAG", 3 },
};

/* enum VLAN_ING_DT_OPRI_T */
const shr_enum_map_t bcm56960_a0_lrd_vlan_ing_dt_opri_t_enum[BCMLRD_BCM56960_A0_VLAN_ING_DT_OPRI_T_ENUM_COUNT] = {
    { "DO_NOT_MODIFY", 0 },
    { "ADD", 1 },
    { "REPLACE", 2 },
    { "COPY_FROM_ITAG", 3 },
};

/* enum VLAN_ING_DT_OTAG_T */
const shr_enum_map_t bcm56960_a0_lrd_vlan_ing_dt_otag_t_enum[BCMLRD_BCM56960_A0_VLAN_ING_DT_OTAG_T_ENUM_COUNT] = {
    { "DO_NOT_MODIFY", 0 },
    { "ADD", 1 },
    { "REPLACE_WITH_OVID", 2 },
    { "DELETE", 3 },
    { "REPLACE_WITH_IVID", 4 },
};

/* enum VLAN_ING_DT_PITAG_T */
const shr_enum_map_t bcm56960_a0_lrd_vlan_ing_dt_pitag_t_enum[BCMLRD_BCM56960_A0_VLAN_ING_DT_PITAG_T_ENUM_COUNT] = {
    { "DO_NOT_MODIFY", 0 },
    { "REPLACE_WITH_IVID", 1 },
    { "DELETE", 3 },
    { "REPLACE_WITH_OVID", 4 },
};

/* enum VLAN_ING_DT_POTAG_T */
const shr_enum_map_t bcm56960_a0_lrd_vlan_ing_dt_potag_t_enum[BCMLRD_BCM56960_A0_VLAN_ING_DT_POTAG_T_ENUM_COUNT] = {
    { "DO_NOT_MODIFY", 0 },
    { "ADD", 1 },
    { "REPLACE_WITH_OVID", 2 },
    { "DELETE", 3 },
    { "REPLACE_WITH_IVID", 4 },
};

/* enum VLAN_ING_SIT_ICFI_T */
const shr_enum_map_t bcm56960_a0_lrd_vlan_ing_sit_icfi_t_enum[BCMLRD_BCM56960_A0_VLAN_ING_SIT_ICFI_T_ENUM_COUNT] = {
    { "DO_NOT_MODIFY", 0 },
    { "REPLACE", 2 },
};

/* enum VLAN_ING_SIT_IPRI_T */
const shr_enum_map_t bcm56960_a0_lrd_vlan_ing_sit_ipri_t_enum[BCMLRD_BCM56960_A0_VLAN_ING_SIT_IPRI_T_ENUM_COUNT] = {
    { "DO_NOT_MODIFY", 0 },
    { "REPLACE", 2 },
};

/* enum VLAN_ING_SIT_ITAG_T */
const shr_enum_map_t bcm56960_a0_lrd_vlan_ing_sit_itag_t_enum[BCMLRD_BCM56960_A0_VLAN_ING_SIT_ITAG_T_ENUM_COUNT] = {
    { "DO_NOT_MODIFY", 0 },
    { "REPLACE", 2 },
    { "DELETE", 3 },
};

/* enum VLAN_ING_SIT_OCFI_T */
const shr_enum_map_t bcm56960_a0_lrd_vlan_ing_sit_ocfi_t_enum[BCMLRD_BCM56960_A0_VLAN_ING_SIT_OCFI_T_ENUM_COUNT] = {
    { "DO_NOT_MODIFY", 0 },
    { "ADD", 1 },
    { "COPY_FROM_ITAG", 3 },
};

/* enum VLAN_ING_SIT_OPRI_T */
const shr_enum_map_t bcm56960_a0_lrd_vlan_ing_sit_opri_t_enum[BCMLRD_BCM56960_A0_VLAN_ING_SIT_OPRI_T_ENUM_COUNT] = {
    { "DO_NOT_MODIFY", 0 },
    { "ADD", 1 },
    { "COPY_FROM_ITAG", 3 },
};

/* enum VLAN_ING_SIT_OTAG_T */
const shr_enum_map_t bcm56960_a0_lrd_vlan_ing_sit_otag_t_enum[BCMLRD_BCM56960_A0_VLAN_ING_SIT_OTAG_T_ENUM_COUNT] = {
    { "DO_NOT_MODIFY", 0 },
    { "ADD_INTERNAL_OVID", 1 },
    { "ADD_INCOMING_IVID", 4 },
};

/* enum VLAN_ING_SIT_PITAG_T */
const shr_enum_map_t bcm56960_a0_lrd_vlan_ing_sit_pitag_t_enum[BCMLRD_BCM56960_A0_VLAN_ING_SIT_PITAG_T_ENUM_COUNT] = {
    { "DO_NOT_MODIFY", 0 },
    { "REPLACE", 2 },
    { "DELETE", 3 },
};

/* enum VLAN_ING_SOT_ICFI_T */
const shr_enum_map_t bcm56960_a0_lrd_vlan_ing_sot_icfi_t_enum[BCMLRD_BCM56960_A0_VLAN_ING_SOT_ICFI_T_ENUM_COUNT] = {
    { "DO_NOT_MODIFY", 0 },
    { "ADD", 1 },
    { "COPY_FROM_OTAG", 3 },
};

/* enum VLAN_ING_SOT_IPRI_T */
const shr_enum_map_t bcm56960_a0_lrd_vlan_ing_sot_ipri_t_enum[BCMLRD_BCM56960_A0_VLAN_ING_SOT_IPRI_T_ENUM_COUNT] = {
    { "DO_NOT_MODIFY", 0 },
    { "ADD", 1 },
    { "COPY_FROM_OTAG", 3 },
};

/* enum VLAN_ING_SOT_ITAG_T */
const shr_enum_map_t bcm56960_a0_lrd_vlan_ing_sot_itag_t_enum[BCMLRD_BCM56960_A0_VLAN_ING_SOT_ITAG_T_ENUM_COUNT] = {
    { "DO_NOT_MODIFY", 0 },
    { "ADD_INTERNAL_OVID", 1 },
    { "ADD_INCOMING_OVID", 4 },
};

/* enum VLAN_ING_SOT_OCFI_T */
const shr_enum_map_t bcm56960_a0_lrd_vlan_ing_sot_ocfi_t_enum[BCMLRD_BCM56960_A0_VLAN_ING_SOT_OCFI_T_ENUM_COUNT] = {
    { "DO_NOT_MODIFY", 0 },
    { "REPLACE", 2 },
};

/* enum VLAN_ING_SOT_OPRI_T */
const shr_enum_map_t bcm56960_a0_lrd_vlan_ing_sot_opri_t_enum[BCMLRD_BCM56960_A0_VLAN_ING_SOT_OPRI_T_ENUM_COUNT] = {
    { "DO_NOT_MODIFY", 0 },
    { "REPLACE", 2 },
};

/* enum VLAN_ING_SOT_OTAG_T */
const shr_enum_map_t bcm56960_a0_lrd_vlan_ing_sot_otag_t_enum[BCMLRD_BCM56960_A0_VLAN_ING_SOT_OTAG_T_ENUM_COUNT] = {
    { "DO_NOT_MODIFY", 0 },
    { "ADD", 1 },
    { "REPLACE", 2 },
    { "DELETE", 3 },
};

/* enum VLAN_ING_SOT_POTAG_T */
const shr_enum_map_t bcm56960_a0_lrd_vlan_ing_sot_potag_t_enum[BCMLRD_BCM56960_A0_VLAN_ING_SOT_POTAG_T_ENUM_COUNT] = {
    { "DO_NOT_MODIFY", 0 },
    { "ADD", 1 },
    { "REPLACE", 2 },
    { "DELETE", 3 },
};

/* enum VLAN_ING_UT_ICFI_T */
const shr_enum_map_t bcm56960_a0_lrd_vlan_ing_ut_icfi_t_enum[BCMLRD_BCM56960_A0_VLAN_ING_UT_ICFI_T_ENUM_COUNT] = {
    { "DO_NOT_MODIFY", 0 },
    { "ADD", 1 },
};

/* enum VLAN_ING_UT_IPRI_T */
const shr_enum_map_t bcm56960_a0_lrd_vlan_ing_ut_ipri_t_enum[BCMLRD_BCM56960_A0_VLAN_ING_UT_IPRI_T_ENUM_COUNT] = {
    { "DO_NOT_MODIFY", 0 },
    { "ADD", 1 },
};

/* enum VLAN_ING_UT_ITAG_T */
const shr_enum_map_t bcm56960_a0_lrd_vlan_ing_ut_itag_t_enum[BCMLRD_BCM56960_A0_VLAN_ING_UT_ITAG_T_ENUM_COUNT] = {
    { "DO_NOT_MODIFY", 0 },
    { "ADD", 1 },
};

/* enum VLAN_ING_UT_OCFI_T */
const shr_enum_map_t bcm56960_a0_lrd_vlan_ing_ut_ocfi_t_enum[BCMLRD_BCM56960_A0_VLAN_ING_UT_OCFI_T_ENUM_COUNT] = {
    { "DO_NOT_MODIFY", 0 },
    { "ADD", 1 },
};

/* enum VLAN_ING_UT_OPRI_T */
const shr_enum_map_t bcm56960_a0_lrd_vlan_ing_ut_opri_t_enum[BCMLRD_BCM56960_A0_VLAN_ING_UT_OPRI_T_ENUM_COUNT] = {
    { "DO_NOT_MODIFY", 0 },
    { "ADD", 1 },
};

/* enum VLAN_ING_UT_OTAG_T */
const shr_enum_map_t bcm56960_a0_lrd_vlan_ing_ut_otag_t_enum[BCMLRD_BCM56960_A0_VLAN_ING_UT_OTAG_T_ENUM_COUNT] = {
    { "DO_NOT_MODIFY", 0 },
    { "ADD", 1 },
};

