---
layout: single
title: "AMBA - Handshake2"
categories: amba
---

# Handshake Interface

ì•ˆë…•í•˜ì„¸ìš”. ì´ë²ˆ í¬ìŠ¤íŒ…ì—ì„œëŠ” Handshake interfaceë¥¼ ì§ì ‘ verilogë¡œ ì‘ì„±í•´ë³´ê³  testbenchë¡œ ê·¸ íŒŒí˜•ì„ í™•ì¸í•´ë³´ê² ìŠµë‹ˆë‹¤. 

**Environment**
>Vivado 2025.2 version <br> Ubuntu 24.04 <br> í™˜ê²½ë³€ìˆ˜ì— Vivado bin ë“±ë¡

ì•„ë˜ ê·¸ë¦¼ì€ ì´ì „ ê¸€ì—ì„œ ë³´ì…¨ì„ ê²ƒì…ë‹ˆë‹¤. ì•ìœ¼ë¡œ ì´ ê·¸ë¦¼ì€ ë§ì´ ë‚˜ì˜¬í…Œë‹ˆ ëˆˆì— ê³„ì† ìµíˆì‹œëŠ” ê²ƒì„ ì¶”ì²œí•©ë‹ˆë‹¤. 

![alt text](/assets/images/2025-12-10-rtl-handshake2/handshake_img.png)

ê·¸ëŸ¼ ì´ì œ interface schematicì„ ë³´ê² ìŠµë‹ˆë‹¤.


![alt text](/assets/images/2025-12-10-rtl-handshake2/handshake_schematic.png)

Master, Slaveì— ëŒ€í•œ ê°œë…ì€ ì•„ì‹¤ê±°ë¼ ìƒê°í•©ë‹ˆë‹¤ë§Œ, í•œë²ˆ ì§šê³  ë„˜ì–´ê°€ìë©´ MasterëŠ” ë°ì´í„° ì „ì†¡ì„ ì‹œì‘í•˜ëŠ” ì£¼ì²´ì´ê³  SlaveëŠ” Masterì˜ ìš”ì²­ì— ì‘ë‹µí•˜ëŠ” ì£¼ì²´ì…ë‹ˆë‹¤. ë”°ë¼ì„œ ìœ„ ê·¸ë¦¼ì˜ Data flowëŠ” ì™¼ìª½ì—ì„œ ì˜¤ë¥¸ìª½ì…ë‹ˆë‹¤. Validì™€ DataëŠ” â†’ ë°©í–¥ì¸ë° readyì˜ ê²½ìš° ê·¸ ë°˜ëŒ€ì¸ â† ë°©í–¥ìœ¼ë¡œ ë˜ì–´ìˆìŠµë‹ˆë‹¤. readyì˜ ì˜ë¯¸ëŠ” slave ë‹¨ì—ì„œ masterì˜ ì‘ë‹µì„ ë°›ì„ ì¤€ë¹„ê°€ ë˜ì—ˆë‹¤ë¼ëŠ” ê²ƒì„ ì•Œë¦¬ëŠ” ì‹ í˜¸ ì—­í• ì´ê¸°ì— ê·¸ë ‡ìŠµë‹ˆë‹¤.

ìš°ì„  Validì™€ Dataì— ëŒ€í•´ ê°„ë‹¨í•˜ê²Œ ì„¤ëª…í•˜ìë©´, Validì™€ DataëŠ” Cycleë§ˆë‹¤ í•¨ê»˜ ìŒìœ¼ë¡œ ì›€ì§ì…ë‹ˆë‹¤. ìœ„ì˜ basic moduleì—ì„œ validë¥¼ ì €ì¥í•˜ëŠ” F/Fê°€ 1ìœ¼ë¡œ set ë˜ì–´ìˆë‹¤ë©´ Data F/Fì˜ ë‚´ìš©ì´ ìœ íš¨í•˜ë‹¤ëŠ” ì˜ë¯¸ì…ë‹ˆë‹¤. ë§Œì•½ Validê°€ 0ìœ¼ë¡œ set ë˜ì–´ìˆë‹¤ë©´ Data F/Fì˜ ë‚´ìš©ì€ ìœ íš¨í•œ ê°’ì´ ì•„ë‹Œ ì“°ë ˆê¸° ê°’ì´ë¼ëŠ” ì˜ë¯¸ì…ë‹ˆë‹¤. 

ì´ì œ Ready ì‹ í˜¸ì— ëŒ€í•´ ì‚´í´ë³´ê² ìŠµë‹ˆë‹¤. Readyì˜ ê²½ìš° Valid F/Fì˜ ì¶œë ¥ê³¼ Slaveë‹¨ì˜ ready ì‹ í˜¸ê°€ ì„œë¡œ ORing ë˜ì–´ì„œ Valid, Data F/Fì˜ Enable ì‹ í˜¸ë¡œ ë“¤ì–´ê°‘ë‹ˆë‹¤. ì™œ ì´ë ‡ê²Œ í•˜ë©´ Valid/Ready Handshakeê°€ ë˜ëŠ”ì§€ í•œë²ˆ ì•Œì•„ë´…ì‹œë‹¤.

í˜„ì¬ Valid F/Fì´ 0ì¸ ê²½ìš°ì—ëŠ” Data F/Fì— ìˆëŠ” ê°’ì€ ì˜ë¯¸ìˆëŠ” ê°’ì´ ì•„ë‹™ë‹ˆë‹¤. ë”°ë¼ì„œ Masterë¡œë¶€í„° ë°ì´í„°ë¥¼ ë°›ì•„ë„ ë¬¸ì œê°€ ìƒê¸°ì§€ ì•ŠìŠµë‹ˆë‹¤. ê·¸ëŸ¼ Valid F/Fê°€ 1ì¸ ê²½ìš°ëŠ” ì–´ë–»ê²Œ ë ê¹Œìš”? Valid F/Fê°€ 1ì´ë¼ëŠ”ê±´ í˜„ì¬ Data F/Fì´ ê°€ì§€ê³  ìˆëŠ” ê°’ì´ ìœ íš¨í•œ ë°ì´í„°ë¼ëŠ” ê²ƒì´ê³  ì´ëŠ” Data flowìƒ ë‹¤ìŒ clkì˜ edgeì— slave ëª¨ë“ˆë¡œ ë„˜ê²¨ì¤˜ì•¼í•©ë‹ˆë‹¤. ê·¸ëŸ¼ slaveì—ì„œ readyê°€ 0ì´ë¼ë©´ ë‹¤ìŒ clk edgeì— Slave Data F/Fìœ¼ë¡œ ë„˜ê²¨ì£¼ë©´ ì•ˆë˜ê² ì§€ìš”? ë§Œì•½ ë„˜ê²¨ì£¼ê²Œ ë˜ë©´ ì´ë¯¸ ê¸°ì¡´ì— Slaveì˜ Data F/Fê°€ ì§€ë‹ˆê³  ìˆëŠ” ê°’ì´ ë¬´ì‹œë˜ê² ì§€ìš”. ë”°ë¼ì„œ ì´ ë•ŒëŠ” Slaveë¡œ ë„˜ê²¨ì£¼ëŠ” ê²ƒì´ ì•„ë‹Œ í˜„ F/Fì—ì„œ ê°’ì„ ê³„ì† ìœ ì§€í•´ì¤˜ì•¼í•©ë‹ˆë‹¤. ì´ì œ ë°˜ëŒ€ë¡œ slaveì—ì„œ readyë¥¼ 1ë¡œ ë„ì›Œì¤€ë‹¤ë©´ ì–´ë–»ê²Œ ë ê¹Œìš”? Slaveì—ì„œ ë°›ì„ ì¤€ë¹„ê°€ ë˜ì—ˆë‹¤ë‹ˆ Validì™€ Dataë¥¼ ê·¸ëŒ€ë¡œ ë‹¤ìŒ clk edgeì— ë„˜ê²¨ì£¼ë©´ ë©ë‹ˆë‹¤.

ì´í•´ë¥¼ ìœ„í•´ ë§ë¡œ ì„¤ëª…í–ˆì§€ë§Œ, ì§„ë¦¬í‘œë¡œ ë³´ëŠ” ê²ƒì´ ì¡°ê¸ˆ ë” ì‰¬ìš¸ ìˆ˜ ìˆìŠµë‹ˆë‹¤. ì•„ë˜ í‘œì—ì„œ ì‹ í˜¸ëŠ” Valid/Ready Handshake Basic Module ë‚´ ì‹ í˜¸ì…ë‹ˆë‹¤.
ì´ë¯¸ ì„¤ëª…ì„ ë³´ê³  ì´í•´í•˜ì‹  ë¶„ì€ m_validê°€ 0ì´ë¼ë©´ m_readyëŠ” don't careë¼ëŠ” ê²ƒì„ ëˆˆì¹˜ì±„ì‹  ë¶„ë„ ê³„ì‹¤ ê²ƒì…ë‹ˆë‹¤.

|m_valid|m_ready|s_ready|description|
|---|---|---|---|
| 0 | X | 1 | í˜„ì¬ Data F/Fì˜ ê°’ì´ ìœ íš¨í•˜ì§€ ì•ŠìŒ ë”°ë¼ì„œ readyì— ë¬´ê´€í•˜ê²Œ dataë¥¼ ë°›ì„ ìˆ˜ ìˆìŒ |
| 1 | 0 | 0 | í˜„ì¬ Data F/Fê°’ì´ ìœ íš¨í•œ ìƒí™©, ë’¤ì— ì—°ê²°ëœ ëª¨ë“ˆì—ì„œ Dataë¥¼ ë°›ì„ ìˆ˜ ìˆëŠ” ìƒí™©ì´ ì•„ë‹˜ |
| 1 | 1 | 1 | í˜„ì¬ Data F/Fê°’ì´ ìœ íš¨í•œ ìƒí™©, ë’¤ì— ì—°ê²°ëœ ëª¨ë“ˆì—ì„œ Dataë¥¼ ë°›ì„ ìˆ˜ ìˆìŒ (next clk edgeì—ì„œ ë’· ëª¨ë“ˆì— ë„˜ê²¨ì£¼ê³  ì• ëª¨ë“ˆë¡œ dataë¥¼ ë°›ì•„ì˜¤ëŠ” ê²ƒì´ ê°€ëŠ¥í•œ ìƒí™©) |

## Critical Path

![alt text](/assets/images/2025-12-10-rtl-handshake2/cascade_blackbox_module.png)


í•˜ì§€ë§Œ ìœ„ ê·¸ë¦¼ì²˜ëŸ¼ handshake interfaceë¥¼ ê°€ì§€ëŠ” moduleë“¤ì„ cascade êµ¬ì¡°ë¡œ ì—°ê²°í•´ì£¼ë©´ timing ê´€ì ì—ì„œ ë¬¸ì œê°€ ìƒê¸¸ ìˆ˜ ìˆìŠµë‹ˆë‹¤. 

![alt text](/assets/images/2025-12-10-rtl-handshake2/critical_path_candidate.png)

Valid, DataëŠ” F/Fìœ¼ë¡œ ì¸í•´ registered outputì´ì§€ë§Œ, ready ì‹ í˜¸ëŠ” ì•„ë‹™ë‹ˆë‹¤. ë”°ë¼ì„œ ì´ëŸ° êµ¬ì¡°ê°€ ê¹Šì–´ì§„ë‹¤ë©´ ready signal pathê°€ critical pathê°€ ë  ê°€ëŠ¥ì„±ì´ ë†’ì•„ì§‘ë‹ˆë‹¤. ë”°ë¼ì„œ ì´ëŸ° ë¶€ë¶„ë„ ì¤‘ê°„ì— registerë¥¼ ì‹¬ì–´ì¤˜ì„œ pipelining í•´ì£¼ëŠ” ê²ƒì´ í•„ìš”í•©ë‹ˆë‹¤. ì´ê±¸ í•´ê²°í•˜ëŠ” ë°©ë²•ì€ ì¶”í›„ skid bufferí¸ìœ¼ë¡œ ì°¾ì•„ì˜¤ê² ìŠµë‹ˆë‹¤. 

## Verilog ì‹¤ìŠµ

git repoì—ì„œ lab1_valid_interface ì½”ë“œë¥¼ handshake ê¸°ë°˜ ëª¨ë“ˆë¡œ ë°”ê¿”ë³´ë©´ì„œ ì‹¤ìŠµí•˜ëŠ” ì‹œê°„ì„ ê°€ì§€ê² ìŠµë‹ˆë‹¤
ì†ŒìŠ¤ ì½”ë“œëŠ” ì•„ë˜ ë ˆí¬ì—ì„œ cloneí•´ì„œ ì‚¬ìš©í•˜ì‹œê±°ë‚˜, ì½”ë“œ ìŠ¤ë‹ˆí«ì„ ì°¸ê³ í•˜ê¸¸ ë°”ëë‹ˆë‹¤.
[Git Repo](https://github.com/jeongyoon-kang/RTL.git)

 lab1_valid_interfaceì˜ schematicì€ ì•„ë˜ì™€ ê°™ìŠµë‹ˆë‹¤. ì…ë ¥ì„ ë°›ì•„ì„œ ìì‹ ì— ëŒ€í•´ ê³±í•˜ì—¬ì„œ 3-stageë¥¼ ê±°ì¹˜ë©´ ì…ë ¥ì— ëŒ€í•´ 8ì œê³±ì„ í•œ ê°’ì´ ì¶œë ¥ìœ¼ë¡œ ë‚˜ì˜¤ê²Œ ë˜ëŠ” ëª¨ë“ˆì…ë‹ˆë‹¤.
![alt text](/assets/images/2025-12-10-rtl-handshake2/valid_module_schmetic.png)

ì•„ë˜ ê·¸ë¦¼ì€ lab1_valid_interfaceì˜ ê²€ì¦ íë¦„ì…ë‹ˆë‹¤. test vectorë¥¼ ì£¼ì…í•˜ê³  ê·¸ ê²°ê³¼ë¥¼ reference ê²°ê³¼ì™€ ë¹„êµí•˜ë©´ì„œ scoreboardì— pass/failì„ ë‚¨ê¸°ê²Œ ë©ë‹ˆë‹¤.
lab1ì— ëŒ€í•´ì„œëŠ” ë”°ë¡œ ë‹¤ë£¬ í¬ìŠ¤íŒ…ì€ ì—†ìŠµë‹ˆë‹¤ë§Œ, ë”°ë¡œ í•´ë³´ê³  ì‹¶ìœ¼ì‹  ë¶„ì€ ê·¸ë¦¼ì„ ì°¸ê³ í•´ì„œ ìŠ¤ìŠ¤ë¡œ ì§„í–‰í•´ë³´ì…”ë„ ì¢‹ìŠµë‹ˆë‹¤.
![alt text](/assets/images/2025-12-10-rtl-handshake2/valid_test_flow.png)


ì´ì œ ì•„ë˜ì™€ ê°™ì´ ready signalì„ ì¶”ê°€í•´ì„œ valid/ready handshake interfaceë¡œ ì™„ì„±í•˜ëŠ” ì‹œê°„ì„ ê°€ì ¸ë³´ê² ìŠµë‹ˆë‹¤.
![alt text](/assets/images/2025-12-10-rtl-handshake2/handshake_module_schmetic.png)


lab1_valid_interfaceì˜ ì½”ë“œëŠ” ì•„ë˜ì™€ ê°™ìŠµë‹ˆë‹¤. ì—¬ê¸°ì„œ ê°„ë‹¨í•˜ê²Œ or gateì— ëŒ€í•œ combination logicì„ ì¶”ê°€í•˜ê³  register logicì„ ìˆ˜ì •í•˜ë©´ ëì…ë‹ˆë‹¤.

```verilog
//==============================================================================
// File name    : basic.v
// Description  : [Brief description of what this module does]
//
// Author       : [Jeongyoon Kang]
// Email        : [goneki9713@naver.com]
// Date         : 2025-12-13
// Version      : 1.0
//
// History:
//   2025-12-13 - [Jeongyoon Kang] - Initial version: Simple Vaild interface example
//
// Parameters:
//   PARAM_NAME  - [Description]
//
// Notes:
//   - [Any important notes about this module]
//   - [Design decisions, limitations, or usage guidelines]
//==============================================================================

`timescale 1ns/1ps
`default_nettype none

module power #(
    parameter DATA_WIDTH = 32
)(
    // Clock and Reset
    input  wire                     clk,
    input  wire                     reset_n,

    // Input Interface
    input  wire                     i_valid,
    input  wire  [DATA_WIDTH-1:0]   i_data,

    // Output Interface
    output wire                     o_valid,
    output wire  [63:0]   o_data
);

//ğŸŸ©: Stage
//ğŸŸ§: Combinational logic
//ğŸŸ¦: Sequential logic


//=============================================================================
// Internal Signal Declarations
//=============================================================================

//-----------------------------------------------------------------------------
// ğŸŸ©Stage 0
//-----------------------------------------------------------------------------
// ğŸŸ§Combinational signals (intermediate values, NOT registers)

    wire [63:0] power_of_2;

// ğŸŸ¦Sequential signals (actual flip-flops)

    reg [2:0] r_valid;
    reg [63:0] r_power_of_2;

//-----------------------------------------------------------------------------
// ğŸŸ©Stage 1
//-----------------------------------------------------------------------------
// ğŸŸ§Combinational signals (intermediate values, NOT registers)

    wire [63:0] power_of_4;

// ğŸŸ¦Sequential signals (actual flip-flops)

    // reg [2:0] r_valid;
    reg [63:0] r_power_of_4;

//-----------------------------------------------------------------------------
// ğŸŸ©Stage 2
//-----------------------------------------------------------------------------
// ğŸŸ§Combinational signals (intermediate values, NOT registers)

    wire [63:0] power_of_8;

// ğŸŸ¦Sequential signals (actual flip-flops)

    // reg [2:0] r_valid;
    reg [63:0] r_power_of_8;



//=============================================================================
// ğŸŸ§Combinational Logic
//=============================================================================

// ğŸŸ©Stage 0

    assign power_of_2 = i_data * i_data;


// ğŸŸ©Stage 1

    assign power_of_4 = r_power_of_2 * r_power_of_2;


// ğŸŸ©Stage 2

    assign power_of_8 = r_power_of_4 * r_power_of_4;


//=============================================================================
// ğŸŸ¦Sequential Logic (Registers)
//=============================================================================

// ğŸŸ©Stage 0

    //
    always@(posedge clk or negedge reset_n)begin
        if(!reset_n)begin
            r_valid[0] <= 1'b0; 
        end 
        else begin
            r_valid[0] <= i_valid;
        end
    end

    always@(posedge clk or negedge reset_n)begin
        if(!reset_n)begin
            r_power_of_2 <= 'b0;
        end
        else begin
            r_power_of_2 <= power_of_2;
        end
    end


// ğŸŸ©Stage 1

    always@(posedge clk or negedge reset_n)begin
        if(!reset_n)begin
            r_valid[1] <= 1'b0;
        end
        else begin
            r_valid[1] <= r_valid[0];
        end
    end

    always@(posedge clk or negedge reset_n)begin
        if(!reset_n)begin
            r_power_of_4 <= 'b0;
        end
        else begin
            r_power_of_4 <= power_of_4;
        end
    end


// ğŸŸ©Stage 2

    always@(posedge clk or negedge reset_n)begin
        if(!reset_n)begin
            r_valid[2] <= 1'b0;
        end
        else begin
            r_valid[2] <= r_valid[1];
        end
    end

    always@(posedge clk or negedge reset_n)begin
        if(!reset_n)begin
            r_power_of_8 <= 'b0;
        end
        else begin
            r_power_of_8 <= power_of_8;
        end
    end



//=============================================================================
// Output Assign(Must be registered output!)
//=============================================================================

    assign o_valid = r_valid[2];
    assign o_data = r_power_of_8;


//=============================================================================
// Assertions (for simulation/formal verification)
//=============================================================================
`ifdef FORMAL
    // Add formal properties here
`endif

`ifdef SIMULATION
    // Add simulation assertions here
`endif

endmodule

`default_nettype wire

```