0.7
2020.2
May 22 2025
00:13:55
C:/Users/Thanmayee/full_adder_01/full_adder_01.sim/sim_1/behav/xsim/glbl.v,1741209010,verilog,,,,glbl,,,,,,,,
C:/Users/Thanmayee/full_adder_01/full_adder_01.srcs/sim_1/new/testbench.v,1761135944,verilog,,,,full_adder_4bit_dataflow;tb_full_adder;tb_full_adder_4bit,,,../../../../../../../Xilinx/2025.1/Vivado/data/rsb/busdef,,,,,
C:/Users/Thanmayee/full_adder_01/full_adder_01.srcs/sources_1/new/code.v,1761135944,verilog,,C:/Users/Thanmayee/full_adder_01/full_adder_01.srcs/sim_1/new/testbench.v,,full_adder_dataflow,,,../../../../../../../Xilinx/2025.1/Vivado/data/rsb/busdef,,,,,
