
beacon_fw.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   0000010c  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00008134  08000110  08000110  00001110  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000005e0  08008248  08008248  00009248  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08008828  08008828  0000a1d8  2**0
                  CONTENTS
  4 .ARM          00000008  08008828  08008828  00009828  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08008830  08008830  0000a1d8  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08008830  08008830  00009830  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  08008834  08008834  00009834  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         000001d8  20000000  08008838  0000a000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000980  200001d8  08008a10  0000a1d8  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  20000b58  08008a10  0000ab58  2**0
                  ALLOC
 11 .ARM.attributes 00000029  00000000  00000000  0000a1d8  2**0
                  CONTENTS, READONLY
 12 .debug_info   000095c4  00000000  00000000  0000a201  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 0000227a  00000000  00000000  000137c5  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 000009b8  00000000  00000000  00015a40  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 0000073e  00000000  00000000  000163f8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  000195fa  00000000  00000000  00016b36  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   000103b8  00000000  00000000  00030130  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    00084866  00000000  00000000  000404e8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  000c4d4e  2**0
                  CONTENTS, READONLY
 20 .debug_frame  000038e4  00000000  00000000  000c4d94  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 00000068  00000000  00000000  000c8678  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000110 <__do_global_dtors_aux>:
 8000110:	b510      	push	{r4, lr}
 8000112:	4c05      	ldr	r4, [pc, #20]	@ (8000128 <__do_global_dtors_aux+0x18>)
 8000114:	7823      	ldrb	r3, [r4, #0]
 8000116:	b933      	cbnz	r3, 8000126 <__do_global_dtors_aux+0x16>
 8000118:	4b04      	ldr	r3, [pc, #16]	@ (800012c <__do_global_dtors_aux+0x1c>)
 800011a:	b113      	cbz	r3, 8000122 <__do_global_dtors_aux+0x12>
 800011c:	4804      	ldr	r0, [pc, #16]	@ (8000130 <__do_global_dtors_aux+0x20>)
 800011e:	f3af 8000 	nop.w
 8000122:	2301      	movs	r3, #1
 8000124:	7023      	strb	r3, [r4, #0]
 8000126:	bd10      	pop	{r4, pc}
 8000128:	200001d8 	.word	0x200001d8
 800012c:	00000000 	.word	0x00000000
 8000130:	0800822c 	.word	0x0800822c

08000134 <frame_dummy>:
 8000134:	b508      	push	{r3, lr}
 8000136:	4b03      	ldr	r3, [pc, #12]	@ (8000144 <frame_dummy+0x10>)
 8000138:	b11b      	cbz	r3, 8000142 <frame_dummy+0xe>
 800013a:	4903      	ldr	r1, [pc, #12]	@ (8000148 <frame_dummy+0x14>)
 800013c:	4803      	ldr	r0, [pc, #12]	@ (800014c <frame_dummy+0x18>)
 800013e:	f3af 8000 	nop.w
 8000142:	bd08      	pop	{r3, pc}
 8000144:	00000000 	.word	0x00000000
 8000148:	200001dc 	.word	0x200001dc
 800014c:	0800822c 	.word	0x0800822c

08000150 <strcmp>:
 8000150:	f810 2b01 	ldrb.w	r2, [r0], #1
 8000154:	f811 3b01 	ldrb.w	r3, [r1], #1
 8000158:	2a01      	cmp	r2, #1
 800015a:	bf28      	it	cs
 800015c:	429a      	cmpcs	r2, r3
 800015e:	d0f7      	beq.n	8000150 <strcmp>
 8000160:	1ad0      	subs	r0, r2, r3
 8000162:	4770      	bx	lr

08000164 <__aeabi_drsub>:
 8000164:	f081 4100 	eor.w	r1, r1, #2147483648	@ 0x80000000
 8000168:	e002      	b.n	8000170 <__adddf3>
 800016a:	bf00      	nop

0800016c <__aeabi_dsub>:
 800016c:	f083 4300 	eor.w	r3, r3, #2147483648	@ 0x80000000

08000170 <__adddf3>:
 8000170:	b530      	push	{r4, r5, lr}
 8000172:	ea4f 0441 	mov.w	r4, r1, lsl #1
 8000176:	ea4f 0543 	mov.w	r5, r3, lsl #1
 800017a:	ea94 0f05 	teq	r4, r5
 800017e:	bf08      	it	eq
 8000180:	ea90 0f02 	teqeq	r0, r2
 8000184:	bf1f      	itttt	ne
 8000186:	ea54 0c00 	orrsne.w	ip, r4, r0
 800018a:	ea55 0c02 	orrsne.w	ip, r5, r2
 800018e:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 8000192:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000196:	f000 80e2 	beq.w	800035e <__adddf3+0x1ee>
 800019a:	ea4f 5454 	mov.w	r4, r4, lsr #21
 800019e:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 80001a2:	bfb8      	it	lt
 80001a4:	426d      	neglt	r5, r5
 80001a6:	dd0c      	ble.n	80001c2 <__adddf3+0x52>
 80001a8:	442c      	add	r4, r5
 80001aa:	ea80 0202 	eor.w	r2, r0, r2
 80001ae:	ea81 0303 	eor.w	r3, r1, r3
 80001b2:	ea82 0000 	eor.w	r0, r2, r0
 80001b6:	ea83 0101 	eor.w	r1, r3, r1
 80001ba:	ea80 0202 	eor.w	r2, r0, r2
 80001be:	ea81 0303 	eor.w	r3, r1, r3
 80001c2:	2d36      	cmp	r5, #54	@ 0x36
 80001c4:	bf88      	it	hi
 80001c6:	bd30      	pophi	{r4, r5, pc}
 80001c8:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 80001cc:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80001d0:	f44f 1c80 	mov.w	ip, #1048576	@ 0x100000
 80001d4:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 80001d8:	d002      	beq.n	80001e0 <__adddf3+0x70>
 80001da:	4240      	negs	r0, r0
 80001dc:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80001e0:	f013 4f00 	tst.w	r3, #2147483648	@ 0x80000000
 80001e4:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80001e8:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 80001ec:	d002      	beq.n	80001f4 <__adddf3+0x84>
 80001ee:	4252      	negs	r2, r2
 80001f0:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 80001f4:	ea94 0f05 	teq	r4, r5
 80001f8:	f000 80a7 	beq.w	800034a <__adddf3+0x1da>
 80001fc:	f1a4 0401 	sub.w	r4, r4, #1
 8000200:	f1d5 0e20 	rsbs	lr, r5, #32
 8000204:	db0d      	blt.n	8000222 <__adddf3+0xb2>
 8000206:	fa02 fc0e 	lsl.w	ip, r2, lr
 800020a:	fa22 f205 	lsr.w	r2, r2, r5
 800020e:	1880      	adds	r0, r0, r2
 8000210:	f141 0100 	adc.w	r1, r1, #0
 8000214:	fa03 f20e 	lsl.w	r2, r3, lr
 8000218:	1880      	adds	r0, r0, r2
 800021a:	fa43 f305 	asr.w	r3, r3, r5
 800021e:	4159      	adcs	r1, r3
 8000220:	e00e      	b.n	8000240 <__adddf3+0xd0>
 8000222:	f1a5 0520 	sub.w	r5, r5, #32
 8000226:	f10e 0e20 	add.w	lr, lr, #32
 800022a:	2a01      	cmp	r2, #1
 800022c:	fa03 fc0e 	lsl.w	ip, r3, lr
 8000230:	bf28      	it	cs
 8000232:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000236:	fa43 f305 	asr.w	r3, r3, r5
 800023a:	18c0      	adds	r0, r0, r3
 800023c:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 8000240:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 8000244:	d507      	bpl.n	8000256 <__adddf3+0xe6>
 8000246:	f04f 0e00 	mov.w	lr, #0
 800024a:	f1dc 0c00 	rsbs	ip, ip, #0
 800024e:	eb7e 0000 	sbcs.w	r0, lr, r0
 8000252:	eb6e 0101 	sbc.w	r1, lr, r1
 8000256:	f5b1 1f80 	cmp.w	r1, #1048576	@ 0x100000
 800025a:	d31b      	bcc.n	8000294 <__adddf3+0x124>
 800025c:	f5b1 1f00 	cmp.w	r1, #2097152	@ 0x200000
 8000260:	d30c      	bcc.n	800027c <__adddf3+0x10c>
 8000262:	0849      	lsrs	r1, r1, #1
 8000264:	ea5f 0030 	movs.w	r0, r0, rrx
 8000268:	ea4f 0c3c 	mov.w	ip, ip, rrx
 800026c:	f104 0401 	add.w	r4, r4, #1
 8000270:	ea4f 5244 	mov.w	r2, r4, lsl #21
 8000274:	f512 0f80 	cmn.w	r2, #4194304	@ 0x400000
 8000278:	f080 809a 	bcs.w	80003b0 <__adddf3+0x240>
 800027c:	f1bc 4f00 	cmp.w	ip, #2147483648	@ 0x80000000
 8000280:	bf08      	it	eq
 8000282:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000286:	f150 0000 	adcs.w	r0, r0, #0
 800028a:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800028e:	ea41 0105 	orr.w	r1, r1, r5
 8000292:	bd30      	pop	{r4, r5, pc}
 8000294:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 8000298:	4140      	adcs	r0, r0
 800029a:	eb41 0101 	adc.w	r1, r1, r1
 800029e:	3c01      	subs	r4, #1
 80002a0:	bf28      	it	cs
 80002a2:	f5b1 1f80 	cmpcs.w	r1, #1048576	@ 0x100000
 80002a6:	d2e9      	bcs.n	800027c <__adddf3+0x10c>
 80002a8:	f091 0f00 	teq	r1, #0
 80002ac:	bf04      	itt	eq
 80002ae:	4601      	moveq	r1, r0
 80002b0:	2000      	moveq	r0, #0
 80002b2:	fab1 f381 	clz	r3, r1
 80002b6:	bf08      	it	eq
 80002b8:	3320      	addeq	r3, #32
 80002ba:	f1a3 030b 	sub.w	r3, r3, #11
 80002be:	f1b3 0220 	subs.w	r2, r3, #32
 80002c2:	da0c      	bge.n	80002de <__adddf3+0x16e>
 80002c4:	320c      	adds	r2, #12
 80002c6:	dd08      	ble.n	80002da <__adddf3+0x16a>
 80002c8:	f102 0c14 	add.w	ip, r2, #20
 80002cc:	f1c2 020c 	rsb	r2, r2, #12
 80002d0:	fa01 f00c 	lsl.w	r0, r1, ip
 80002d4:	fa21 f102 	lsr.w	r1, r1, r2
 80002d8:	e00c      	b.n	80002f4 <__adddf3+0x184>
 80002da:	f102 0214 	add.w	r2, r2, #20
 80002de:	bfd8      	it	le
 80002e0:	f1c2 0c20 	rsble	ip, r2, #32
 80002e4:	fa01 f102 	lsl.w	r1, r1, r2
 80002e8:	fa20 fc0c 	lsr.w	ip, r0, ip
 80002ec:	bfdc      	itt	le
 80002ee:	ea41 010c 	orrle.w	r1, r1, ip
 80002f2:	4090      	lslle	r0, r2
 80002f4:	1ae4      	subs	r4, r4, r3
 80002f6:	bfa2      	ittt	ge
 80002f8:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 80002fc:	4329      	orrge	r1, r5
 80002fe:	bd30      	popge	{r4, r5, pc}
 8000300:	ea6f 0404 	mvn.w	r4, r4
 8000304:	3c1f      	subs	r4, #31
 8000306:	da1c      	bge.n	8000342 <__adddf3+0x1d2>
 8000308:	340c      	adds	r4, #12
 800030a:	dc0e      	bgt.n	800032a <__adddf3+0x1ba>
 800030c:	f104 0414 	add.w	r4, r4, #20
 8000310:	f1c4 0220 	rsb	r2, r4, #32
 8000314:	fa20 f004 	lsr.w	r0, r0, r4
 8000318:	fa01 f302 	lsl.w	r3, r1, r2
 800031c:	ea40 0003 	orr.w	r0, r0, r3
 8000320:	fa21 f304 	lsr.w	r3, r1, r4
 8000324:	ea45 0103 	orr.w	r1, r5, r3
 8000328:	bd30      	pop	{r4, r5, pc}
 800032a:	f1c4 040c 	rsb	r4, r4, #12
 800032e:	f1c4 0220 	rsb	r2, r4, #32
 8000332:	fa20 f002 	lsr.w	r0, r0, r2
 8000336:	fa01 f304 	lsl.w	r3, r1, r4
 800033a:	ea40 0003 	orr.w	r0, r0, r3
 800033e:	4629      	mov	r1, r5
 8000340:	bd30      	pop	{r4, r5, pc}
 8000342:	fa21 f004 	lsr.w	r0, r1, r4
 8000346:	4629      	mov	r1, r5
 8000348:	bd30      	pop	{r4, r5, pc}
 800034a:	f094 0f00 	teq	r4, #0
 800034e:	f483 1380 	eor.w	r3, r3, #1048576	@ 0x100000
 8000352:	bf06      	itte	eq
 8000354:	f481 1180 	eoreq.w	r1, r1, #1048576	@ 0x100000
 8000358:	3401      	addeq	r4, #1
 800035a:	3d01      	subne	r5, #1
 800035c:	e74e      	b.n	80001fc <__adddf3+0x8c>
 800035e:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 8000362:	bf18      	it	ne
 8000364:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000368:	d029      	beq.n	80003be <__adddf3+0x24e>
 800036a:	ea94 0f05 	teq	r4, r5
 800036e:	bf08      	it	eq
 8000370:	ea90 0f02 	teqeq	r0, r2
 8000374:	d005      	beq.n	8000382 <__adddf3+0x212>
 8000376:	ea54 0c00 	orrs.w	ip, r4, r0
 800037a:	bf04      	itt	eq
 800037c:	4619      	moveq	r1, r3
 800037e:	4610      	moveq	r0, r2
 8000380:	bd30      	pop	{r4, r5, pc}
 8000382:	ea91 0f03 	teq	r1, r3
 8000386:	bf1e      	ittt	ne
 8000388:	2100      	movne	r1, #0
 800038a:	2000      	movne	r0, #0
 800038c:	bd30      	popne	{r4, r5, pc}
 800038e:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 8000392:	d105      	bne.n	80003a0 <__adddf3+0x230>
 8000394:	0040      	lsls	r0, r0, #1
 8000396:	4149      	adcs	r1, r1
 8000398:	bf28      	it	cs
 800039a:	f041 4100 	orrcs.w	r1, r1, #2147483648	@ 0x80000000
 800039e:	bd30      	pop	{r4, r5, pc}
 80003a0:	f514 0480 	adds.w	r4, r4, #4194304	@ 0x400000
 80003a4:	bf3c      	itt	cc
 80003a6:	f501 1180 	addcc.w	r1, r1, #1048576	@ 0x100000
 80003aa:	bd30      	popcc	{r4, r5, pc}
 80003ac:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 80003b0:	f045 41fe 	orr.w	r1, r5, #2130706432	@ 0x7f000000
 80003b4:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 80003b8:	f04f 0000 	mov.w	r0, #0
 80003bc:	bd30      	pop	{r4, r5, pc}
 80003be:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80003c2:	bf1a      	itte	ne
 80003c4:	4619      	movne	r1, r3
 80003c6:	4610      	movne	r0, r2
 80003c8:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 80003cc:	bf1c      	itt	ne
 80003ce:	460b      	movne	r3, r1
 80003d0:	4602      	movne	r2, r0
 80003d2:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80003d6:	bf06      	itte	eq
 80003d8:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 80003dc:	ea91 0f03 	teqeq	r1, r3
 80003e0:	f441 2100 	orrne.w	r1, r1, #524288	@ 0x80000
 80003e4:	bd30      	pop	{r4, r5, pc}
 80003e6:	bf00      	nop

080003e8 <__aeabi_ui2d>:
 80003e8:	f090 0f00 	teq	r0, #0
 80003ec:	bf04      	itt	eq
 80003ee:	2100      	moveq	r1, #0
 80003f0:	4770      	bxeq	lr
 80003f2:	b530      	push	{r4, r5, lr}
 80003f4:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 80003f8:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 80003fc:	f04f 0500 	mov.w	r5, #0
 8000400:	f04f 0100 	mov.w	r1, #0
 8000404:	e750      	b.n	80002a8 <__adddf3+0x138>
 8000406:	bf00      	nop

08000408 <__aeabi_i2d>:
 8000408:	f090 0f00 	teq	r0, #0
 800040c:	bf04      	itt	eq
 800040e:	2100      	moveq	r1, #0
 8000410:	4770      	bxeq	lr
 8000412:	b530      	push	{r4, r5, lr}
 8000414:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000418:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 800041c:	f010 4500 	ands.w	r5, r0, #2147483648	@ 0x80000000
 8000420:	bf48      	it	mi
 8000422:	4240      	negmi	r0, r0
 8000424:	f04f 0100 	mov.w	r1, #0
 8000428:	e73e      	b.n	80002a8 <__adddf3+0x138>
 800042a:	bf00      	nop

0800042c <__aeabi_f2d>:
 800042c:	0042      	lsls	r2, r0, #1
 800042e:	ea4f 01e2 	mov.w	r1, r2, asr #3
 8000432:	ea4f 0131 	mov.w	r1, r1, rrx
 8000436:	ea4f 7002 	mov.w	r0, r2, lsl #28
 800043a:	bf1f      	itttt	ne
 800043c:	f012 437f 	andsne.w	r3, r2, #4278190080	@ 0xff000000
 8000440:	f093 4f7f 	teqne	r3, #4278190080	@ 0xff000000
 8000444:	f081 5160 	eorne.w	r1, r1, #939524096	@ 0x38000000
 8000448:	4770      	bxne	lr
 800044a:	f032 427f 	bics.w	r2, r2, #4278190080	@ 0xff000000
 800044e:	bf08      	it	eq
 8000450:	4770      	bxeq	lr
 8000452:	f093 4f7f 	teq	r3, #4278190080	@ 0xff000000
 8000456:	bf04      	itt	eq
 8000458:	f441 2100 	orreq.w	r1, r1, #524288	@ 0x80000
 800045c:	4770      	bxeq	lr
 800045e:	b530      	push	{r4, r5, lr}
 8000460:	f44f 7460 	mov.w	r4, #896	@ 0x380
 8000464:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 8000468:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 800046c:	e71c      	b.n	80002a8 <__adddf3+0x138>
 800046e:	bf00      	nop

08000470 <__aeabi_ul2d>:
 8000470:	ea50 0201 	orrs.w	r2, r0, r1
 8000474:	bf08      	it	eq
 8000476:	4770      	bxeq	lr
 8000478:	b530      	push	{r4, r5, lr}
 800047a:	f04f 0500 	mov.w	r5, #0
 800047e:	e00a      	b.n	8000496 <__aeabi_l2d+0x16>

08000480 <__aeabi_l2d>:
 8000480:	ea50 0201 	orrs.w	r2, r0, r1
 8000484:	bf08      	it	eq
 8000486:	4770      	bxeq	lr
 8000488:	b530      	push	{r4, r5, lr}
 800048a:	f011 4500 	ands.w	r5, r1, #2147483648	@ 0x80000000
 800048e:	d502      	bpl.n	8000496 <__aeabi_l2d+0x16>
 8000490:	4240      	negs	r0, r0
 8000492:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000496:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 800049a:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 800049e:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 80004a2:	f43f aed8 	beq.w	8000256 <__adddf3+0xe6>
 80004a6:	f04f 0203 	mov.w	r2, #3
 80004aa:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80004ae:	bf18      	it	ne
 80004b0:	3203      	addne	r2, #3
 80004b2:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80004b6:	bf18      	it	ne
 80004b8:	3203      	addne	r2, #3
 80004ba:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 80004be:	f1c2 0320 	rsb	r3, r2, #32
 80004c2:	fa00 fc03 	lsl.w	ip, r0, r3
 80004c6:	fa20 f002 	lsr.w	r0, r0, r2
 80004ca:	fa01 fe03 	lsl.w	lr, r1, r3
 80004ce:	ea40 000e 	orr.w	r0, r0, lr
 80004d2:	fa21 f102 	lsr.w	r1, r1, r2
 80004d6:	4414      	add	r4, r2
 80004d8:	e6bd      	b.n	8000256 <__adddf3+0xe6>
 80004da:	bf00      	nop

080004dc <__aeabi_dmul>:
 80004dc:	b570      	push	{r4, r5, r6, lr}
 80004de:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 80004e2:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 80004e6:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 80004ea:	bf1d      	ittte	ne
 80004ec:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 80004f0:	ea94 0f0c 	teqne	r4, ip
 80004f4:	ea95 0f0c 	teqne	r5, ip
 80004f8:	f000 f8de 	bleq	80006b8 <__aeabi_dmul+0x1dc>
 80004fc:	442c      	add	r4, r5
 80004fe:	ea81 0603 	eor.w	r6, r1, r3
 8000502:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000506:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 800050a:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800050e:	bf18      	it	ne
 8000510:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000514:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000518:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 800051c:	d038      	beq.n	8000590 <__aeabi_dmul+0xb4>
 800051e:	fba0 ce02 	umull	ip, lr, r0, r2
 8000522:	f04f 0500 	mov.w	r5, #0
 8000526:	fbe1 e502 	umlal	lr, r5, r1, r2
 800052a:	f006 4200 	and.w	r2, r6, #2147483648	@ 0x80000000
 800052e:	fbe0 e503 	umlal	lr, r5, r0, r3
 8000532:	f04f 0600 	mov.w	r6, #0
 8000536:	fbe1 5603 	umlal	r5, r6, r1, r3
 800053a:	f09c 0f00 	teq	ip, #0
 800053e:	bf18      	it	ne
 8000540:	f04e 0e01 	orrne.w	lr, lr, #1
 8000544:	f1a4 04ff 	sub.w	r4, r4, #255	@ 0xff
 8000548:	f5b6 7f00 	cmp.w	r6, #512	@ 0x200
 800054c:	f564 7440 	sbc.w	r4, r4, #768	@ 0x300
 8000550:	d204      	bcs.n	800055c <__aeabi_dmul+0x80>
 8000552:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 8000556:	416d      	adcs	r5, r5
 8000558:	eb46 0606 	adc.w	r6, r6, r6
 800055c:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 8000560:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 8000564:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 8000568:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 800056c:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 8000570:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 8000574:	bf88      	it	hi
 8000576:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 800057a:	d81e      	bhi.n	80005ba <__aeabi_dmul+0xde>
 800057c:	f1be 4f00 	cmp.w	lr, #2147483648	@ 0x80000000
 8000580:	bf08      	it	eq
 8000582:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 8000586:	f150 0000 	adcs.w	r0, r0, #0
 800058a:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800058e:	bd70      	pop	{r4, r5, r6, pc}
 8000590:	f006 4600 	and.w	r6, r6, #2147483648	@ 0x80000000
 8000594:	ea46 0101 	orr.w	r1, r6, r1
 8000598:	ea40 0002 	orr.w	r0, r0, r2
 800059c:	ea81 0103 	eor.w	r1, r1, r3
 80005a0:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 80005a4:	bfc2      	ittt	gt
 80005a6:	ebd4 050c 	rsbsgt	r5, r4, ip
 80005aa:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80005ae:	bd70      	popgt	{r4, r5, r6, pc}
 80005b0:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 80005b4:	f04f 0e00 	mov.w	lr, #0
 80005b8:	3c01      	subs	r4, #1
 80005ba:	f300 80ab 	bgt.w	8000714 <__aeabi_dmul+0x238>
 80005be:	f114 0f36 	cmn.w	r4, #54	@ 0x36
 80005c2:	bfde      	ittt	le
 80005c4:	2000      	movle	r0, #0
 80005c6:	f001 4100 	andle.w	r1, r1, #2147483648	@ 0x80000000
 80005ca:	bd70      	pople	{r4, r5, r6, pc}
 80005cc:	f1c4 0400 	rsb	r4, r4, #0
 80005d0:	3c20      	subs	r4, #32
 80005d2:	da35      	bge.n	8000640 <__aeabi_dmul+0x164>
 80005d4:	340c      	adds	r4, #12
 80005d6:	dc1b      	bgt.n	8000610 <__aeabi_dmul+0x134>
 80005d8:	f104 0414 	add.w	r4, r4, #20
 80005dc:	f1c4 0520 	rsb	r5, r4, #32
 80005e0:	fa00 f305 	lsl.w	r3, r0, r5
 80005e4:	fa20 f004 	lsr.w	r0, r0, r4
 80005e8:	fa01 f205 	lsl.w	r2, r1, r5
 80005ec:	ea40 0002 	orr.w	r0, r0, r2
 80005f0:	f001 4200 	and.w	r2, r1, #2147483648	@ 0x80000000
 80005f4:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 80005f8:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 80005fc:	fa21 f604 	lsr.w	r6, r1, r4
 8000600:	eb42 0106 	adc.w	r1, r2, r6
 8000604:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000608:	bf08      	it	eq
 800060a:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800060e:	bd70      	pop	{r4, r5, r6, pc}
 8000610:	f1c4 040c 	rsb	r4, r4, #12
 8000614:	f1c4 0520 	rsb	r5, r4, #32
 8000618:	fa00 f304 	lsl.w	r3, r0, r4
 800061c:	fa20 f005 	lsr.w	r0, r0, r5
 8000620:	fa01 f204 	lsl.w	r2, r1, r4
 8000624:	ea40 0002 	orr.w	r0, r0, r2
 8000628:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 800062c:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000630:	f141 0100 	adc.w	r1, r1, #0
 8000634:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000638:	bf08      	it	eq
 800063a:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800063e:	bd70      	pop	{r4, r5, r6, pc}
 8000640:	f1c4 0520 	rsb	r5, r4, #32
 8000644:	fa00 f205 	lsl.w	r2, r0, r5
 8000648:	ea4e 0e02 	orr.w	lr, lr, r2
 800064c:	fa20 f304 	lsr.w	r3, r0, r4
 8000650:	fa01 f205 	lsl.w	r2, r1, r5
 8000654:	ea43 0302 	orr.w	r3, r3, r2
 8000658:	fa21 f004 	lsr.w	r0, r1, r4
 800065c:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000660:	fa21 f204 	lsr.w	r2, r1, r4
 8000664:	ea20 0002 	bic.w	r0, r0, r2
 8000668:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 800066c:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000670:	bf08      	it	eq
 8000672:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8000676:	bd70      	pop	{r4, r5, r6, pc}
 8000678:	f094 0f00 	teq	r4, #0
 800067c:	d10f      	bne.n	800069e <__aeabi_dmul+0x1c2>
 800067e:	f001 4600 	and.w	r6, r1, #2147483648	@ 0x80000000
 8000682:	0040      	lsls	r0, r0, #1
 8000684:	eb41 0101 	adc.w	r1, r1, r1
 8000688:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 800068c:	bf08      	it	eq
 800068e:	3c01      	subeq	r4, #1
 8000690:	d0f7      	beq.n	8000682 <__aeabi_dmul+0x1a6>
 8000692:	ea41 0106 	orr.w	r1, r1, r6
 8000696:	f095 0f00 	teq	r5, #0
 800069a:	bf18      	it	ne
 800069c:	4770      	bxne	lr
 800069e:	f003 4600 	and.w	r6, r3, #2147483648	@ 0x80000000
 80006a2:	0052      	lsls	r2, r2, #1
 80006a4:	eb43 0303 	adc.w	r3, r3, r3
 80006a8:	f413 1f80 	tst.w	r3, #1048576	@ 0x100000
 80006ac:	bf08      	it	eq
 80006ae:	3d01      	subeq	r5, #1
 80006b0:	d0f7      	beq.n	80006a2 <__aeabi_dmul+0x1c6>
 80006b2:	ea43 0306 	orr.w	r3, r3, r6
 80006b6:	4770      	bx	lr
 80006b8:	ea94 0f0c 	teq	r4, ip
 80006bc:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80006c0:	bf18      	it	ne
 80006c2:	ea95 0f0c 	teqne	r5, ip
 80006c6:	d00c      	beq.n	80006e2 <__aeabi_dmul+0x206>
 80006c8:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80006cc:	bf18      	it	ne
 80006ce:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80006d2:	d1d1      	bne.n	8000678 <__aeabi_dmul+0x19c>
 80006d4:	ea81 0103 	eor.w	r1, r1, r3
 80006d8:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 80006dc:	f04f 0000 	mov.w	r0, #0
 80006e0:	bd70      	pop	{r4, r5, r6, pc}
 80006e2:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80006e6:	bf06      	itte	eq
 80006e8:	4610      	moveq	r0, r2
 80006ea:	4619      	moveq	r1, r3
 80006ec:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80006f0:	d019      	beq.n	8000726 <__aeabi_dmul+0x24a>
 80006f2:	ea94 0f0c 	teq	r4, ip
 80006f6:	d102      	bne.n	80006fe <__aeabi_dmul+0x222>
 80006f8:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 80006fc:	d113      	bne.n	8000726 <__aeabi_dmul+0x24a>
 80006fe:	ea95 0f0c 	teq	r5, ip
 8000702:	d105      	bne.n	8000710 <__aeabi_dmul+0x234>
 8000704:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000708:	bf1c      	itt	ne
 800070a:	4610      	movne	r0, r2
 800070c:	4619      	movne	r1, r3
 800070e:	d10a      	bne.n	8000726 <__aeabi_dmul+0x24a>
 8000710:	ea81 0103 	eor.w	r1, r1, r3
 8000714:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000718:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 800071c:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 8000720:	f04f 0000 	mov.w	r0, #0
 8000724:	bd70      	pop	{r4, r5, r6, pc}
 8000726:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 800072a:	f441 0178 	orr.w	r1, r1, #16252928	@ 0xf80000
 800072e:	bd70      	pop	{r4, r5, r6, pc}

08000730 <__aeabi_ddiv>:
 8000730:	b570      	push	{r4, r5, r6, lr}
 8000732:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 8000736:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 800073a:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800073e:	bf1d      	ittte	ne
 8000740:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000744:	ea94 0f0c 	teqne	r4, ip
 8000748:	ea95 0f0c 	teqne	r5, ip
 800074c:	f000 f8a7 	bleq	800089e <__aeabi_ddiv+0x16e>
 8000750:	eba4 0405 	sub.w	r4, r4, r5
 8000754:	ea81 0e03 	eor.w	lr, r1, r3
 8000758:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 800075c:	ea4f 3101 	mov.w	r1, r1, lsl #12
 8000760:	f000 8088 	beq.w	8000874 <__aeabi_ddiv+0x144>
 8000764:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000768:	f04f 5580 	mov.w	r5, #268435456	@ 0x10000000
 800076c:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 8000770:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 8000774:	ea4f 2202 	mov.w	r2, r2, lsl #8
 8000778:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 800077c:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 8000780:	ea4f 2600 	mov.w	r6, r0, lsl #8
 8000784:	f00e 4100 	and.w	r1, lr, #2147483648	@ 0x80000000
 8000788:	429d      	cmp	r5, r3
 800078a:	bf08      	it	eq
 800078c:	4296      	cmpeq	r6, r2
 800078e:	f144 04fd 	adc.w	r4, r4, #253	@ 0xfd
 8000792:	f504 7440 	add.w	r4, r4, #768	@ 0x300
 8000796:	d202      	bcs.n	800079e <__aeabi_ddiv+0x6e>
 8000798:	085b      	lsrs	r3, r3, #1
 800079a:	ea4f 0232 	mov.w	r2, r2, rrx
 800079e:	1ab6      	subs	r6, r6, r2
 80007a0:	eb65 0503 	sbc.w	r5, r5, r3
 80007a4:	085b      	lsrs	r3, r3, #1
 80007a6:	ea4f 0232 	mov.w	r2, r2, rrx
 80007aa:	f44f 1080 	mov.w	r0, #1048576	@ 0x100000
 80007ae:	f44f 2c00 	mov.w	ip, #524288	@ 0x80000
 80007b2:	ebb6 0e02 	subs.w	lr, r6, r2
 80007b6:	eb75 0e03 	sbcs.w	lr, r5, r3
 80007ba:	bf22      	ittt	cs
 80007bc:	1ab6      	subcs	r6, r6, r2
 80007be:	4675      	movcs	r5, lr
 80007c0:	ea40 000c 	orrcs.w	r0, r0, ip
 80007c4:	085b      	lsrs	r3, r3, #1
 80007c6:	ea4f 0232 	mov.w	r2, r2, rrx
 80007ca:	ebb6 0e02 	subs.w	lr, r6, r2
 80007ce:	eb75 0e03 	sbcs.w	lr, r5, r3
 80007d2:	bf22      	ittt	cs
 80007d4:	1ab6      	subcs	r6, r6, r2
 80007d6:	4675      	movcs	r5, lr
 80007d8:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 80007dc:	085b      	lsrs	r3, r3, #1
 80007de:	ea4f 0232 	mov.w	r2, r2, rrx
 80007e2:	ebb6 0e02 	subs.w	lr, r6, r2
 80007e6:	eb75 0e03 	sbcs.w	lr, r5, r3
 80007ea:	bf22      	ittt	cs
 80007ec:	1ab6      	subcs	r6, r6, r2
 80007ee:	4675      	movcs	r5, lr
 80007f0:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 80007f4:	085b      	lsrs	r3, r3, #1
 80007f6:	ea4f 0232 	mov.w	r2, r2, rrx
 80007fa:	ebb6 0e02 	subs.w	lr, r6, r2
 80007fe:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000802:	bf22      	ittt	cs
 8000804:	1ab6      	subcs	r6, r6, r2
 8000806:	4675      	movcs	r5, lr
 8000808:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 800080c:	ea55 0e06 	orrs.w	lr, r5, r6
 8000810:	d018      	beq.n	8000844 <__aeabi_ddiv+0x114>
 8000812:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000816:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 800081a:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800081e:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 8000822:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000826:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 800082a:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800082e:	d1c0      	bne.n	80007b2 <__aeabi_ddiv+0x82>
 8000830:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000834:	d10b      	bne.n	800084e <__aeabi_ddiv+0x11e>
 8000836:	ea41 0100 	orr.w	r1, r1, r0
 800083a:	f04f 0000 	mov.w	r0, #0
 800083e:	f04f 4c00 	mov.w	ip, #2147483648	@ 0x80000000
 8000842:	e7b6      	b.n	80007b2 <__aeabi_ddiv+0x82>
 8000844:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000848:	bf04      	itt	eq
 800084a:	4301      	orreq	r1, r0
 800084c:	2000      	moveq	r0, #0
 800084e:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 8000852:	bf88      	it	hi
 8000854:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 8000858:	f63f aeaf 	bhi.w	80005ba <__aeabi_dmul+0xde>
 800085c:	ebb5 0c03 	subs.w	ip, r5, r3
 8000860:	bf04      	itt	eq
 8000862:	ebb6 0c02 	subseq.w	ip, r6, r2
 8000866:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 800086a:	f150 0000 	adcs.w	r0, r0, #0
 800086e:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 8000872:	bd70      	pop	{r4, r5, r6, pc}
 8000874:	f00e 4e00 	and.w	lr, lr, #2147483648	@ 0x80000000
 8000878:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 800087c:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 8000880:	bfc2      	ittt	gt
 8000882:	ebd4 050c 	rsbsgt	r5, r4, ip
 8000886:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 800088a:	bd70      	popgt	{r4, r5, r6, pc}
 800088c:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000890:	f04f 0e00 	mov.w	lr, #0
 8000894:	3c01      	subs	r4, #1
 8000896:	e690      	b.n	80005ba <__aeabi_dmul+0xde>
 8000898:	ea45 0e06 	orr.w	lr, r5, r6
 800089c:	e68d      	b.n	80005ba <__aeabi_dmul+0xde>
 800089e:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80008a2:	ea94 0f0c 	teq	r4, ip
 80008a6:	bf08      	it	eq
 80008a8:	ea95 0f0c 	teqeq	r5, ip
 80008ac:	f43f af3b 	beq.w	8000726 <__aeabi_dmul+0x24a>
 80008b0:	ea94 0f0c 	teq	r4, ip
 80008b4:	d10a      	bne.n	80008cc <__aeabi_ddiv+0x19c>
 80008b6:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80008ba:	f47f af34 	bne.w	8000726 <__aeabi_dmul+0x24a>
 80008be:	ea95 0f0c 	teq	r5, ip
 80008c2:	f47f af25 	bne.w	8000710 <__aeabi_dmul+0x234>
 80008c6:	4610      	mov	r0, r2
 80008c8:	4619      	mov	r1, r3
 80008ca:	e72c      	b.n	8000726 <__aeabi_dmul+0x24a>
 80008cc:	ea95 0f0c 	teq	r5, ip
 80008d0:	d106      	bne.n	80008e0 <__aeabi_ddiv+0x1b0>
 80008d2:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80008d6:	f43f aefd 	beq.w	80006d4 <__aeabi_dmul+0x1f8>
 80008da:	4610      	mov	r0, r2
 80008dc:	4619      	mov	r1, r3
 80008de:	e722      	b.n	8000726 <__aeabi_dmul+0x24a>
 80008e0:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80008e4:	bf18      	it	ne
 80008e6:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80008ea:	f47f aec5 	bne.w	8000678 <__aeabi_dmul+0x19c>
 80008ee:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 80008f2:	f47f af0d 	bne.w	8000710 <__aeabi_dmul+0x234>
 80008f6:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 80008fa:	f47f aeeb 	bne.w	80006d4 <__aeabi_dmul+0x1f8>
 80008fe:	e712      	b.n	8000726 <__aeabi_dmul+0x24a>

08000900 <__gedf2>:
 8000900:	f04f 3cff 	mov.w	ip, #4294967295
 8000904:	e006      	b.n	8000914 <__cmpdf2+0x4>
 8000906:	bf00      	nop

08000908 <__ledf2>:
 8000908:	f04f 0c01 	mov.w	ip, #1
 800090c:	e002      	b.n	8000914 <__cmpdf2+0x4>
 800090e:	bf00      	nop

08000910 <__cmpdf2>:
 8000910:	f04f 0c01 	mov.w	ip, #1
 8000914:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000918:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 800091c:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000920:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000924:	bf18      	it	ne
 8000926:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 800092a:	d01b      	beq.n	8000964 <__cmpdf2+0x54>
 800092c:	b001      	add	sp, #4
 800092e:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000932:	bf0c      	ite	eq
 8000934:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000938:	ea91 0f03 	teqne	r1, r3
 800093c:	bf02      	ittt	eq
 800093e:	ea90 0f02 	teqeq	r0, r2
 8000942:	2000      	moveq	r0, #0
 8000944:	4770      	bxeq	lr
 8000946:	f110 0f00 	cmn.w	r0, #0
 800094a:	ea91 0f03 	teq	r1, r3
 800094e:	bf58      	it	pl
 8000950:	4299      	cmppl	r1, r3
 8000952:	bf08      	it	eq
 8000954:	4290      	cmpeq	r0, r2
 8000956:	bf2c      	ite	cs
 8000958:	17d8      	asrcs	r0, r3, #31
 800095a:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 800095e:	f040 0001 	orr.w	r0, r0, #1
 8000962:	4770      	bx	lr
 8000964:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000968:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 800096c:	d102      	bne.n	8000974 <__cmpdf2+0x64>
 800096e:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000972:	d107      	bne.n	8000984 <__cmpdf2+0x74>
 8000974:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000978:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 800097c:	d1d6      	bne.n	800092c <__cmpdf2+0x1c>
 800097e:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000982:	d0d3      	beq.n	800092c <__cmpdf2+0x1c>
 8000984:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000988:	4770      	bx	lr
 800098a:	bf00      	nop

0800098c <__aeabi_cdrcmple>:
 800098c:	4684      	mov	ip, r0
 800098e:	4610      	mov	r0, r2
 8000990:	4662      	mov	r2, ip
 8000992:	468c      	mov	ip, r1
 8000994:	4619      	mov	r1, r3
 8000996:	4663      	mov	r3, ip
 8000998:	e000      	b.n	800099c <__aeabi_cdcmpeq>
 800099a:	bf00      	nop

0800099c <__aeabi_cdcmpeq>:
 800099c:	b501      	push	{r0, lr}
 800099e:	f7ff ffb7 	bl	8000910 <__cmpdf2>
 80009a2:	2800      	cmp	r0, #0
 80009a4:	bf48      	it	mi
 80009a6:	f110 0f00 	cmnmi.w	r0, #0
 80009aa:	bd01      	pop	{r0, pc}

080009ac <__aeabi_dcmpeq>:
 80009ac:	f84d ed08 	str.w	lr, [sp, #-8]!
 80009b0:	f7ff fff4 	bl	800099c <__aeabi_cdcmpeq>
 80009b4:	bf0c      	ite	eq
 80009b6:	2001      	moveq	r0, #1
 80009b8:	2000      	movne	r0, #0
 80009ba:	f85d fb08 	ldr.w	pc, [sp], #8
 80009be:	bf00      	nop

080009c0 <__aeabi_dcmplt>:
 80009c0:	f84d ed08 	str.w	lr, [sp, #-8]!
 80009c4:	f7ff ffea 	bl	800099c <__aeabi_cdcmpeq>
 80009c8:	bf34      	ite	cc
 80009ca:	2001      	movcc	r0, #1
 80009cc:	2000      	movcs	r0, #0
 80009ce:	f85d fb08 	ldr.w	pc, [sp], #8
 80009d2:	bf00      	nop

080009d4 <__aeabi_dcmple>:
 80009d4:	f84d ed08 	str.w	lr, [sp, #-8]!
 80009d8:	f7ff ffe0 	bl	800099c <__aeabi_cdcmpeq>
 80009dc:	bf94      	ite	ls
 80009de:	2001      	movls	r0, #1
 80009e0:	2000      	movhi	r0, #0
 80009e2:	f85d fb08 	ldr.w	pc, [sp], #8
 80009e6:	bf00      	nop

080009e8 <__aeabi_dcmpge>:
 80009e8:	f84d ed08 	str.w	lr, [sp, #-8]!
 80009ec:	f7ff ffce 	bl	800098c <__aeabi_cdrcmple>
 80009f0:	bf94      	ite	ls
 80009f2:	2001      	movls	r0, #1
 80009f4:	2000      	movhi	r0, #0
 80009f6:	f85d fb08 	ldr.w	pc, [sp], #8
 80009fa:	bf00      	nop

080009fc <__aeabi_dcmpgt>:
 80009fc:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000a00:	f7ff ffc4 	bl	800098c <__aeabi_cdrcmple>
 8000a04:	bf34      	ite	cc
 8000a06:	2001      	movcc	r0, #1
 8000a08:	2000      	movcs	r0, #0
 8000a0a:	f85d fb08 	ldr.w	pc, [sp], #8
 8000a0e:	bf00      	nop

08000a10 <__aeabi_dcmpun>:
 8000a10:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a14:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a18:	d102      	bne.n	8000a20 <__aeabi_dcmpun+0x10>
 8000a1a:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000a1e:	d10a      	bne.n	8000a36 <__aeabi_dcmpun+0x26>
 8000a20:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a24:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a28:	d102      	bne.n	8000a30 <__aeabi_dcmpun+0x20>
 8000a2a:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000a2e:	d102      	bne.n	8000a36 <__aeabi_dcmpun+0x26>
 8000a30:	f04f 0000 	mov.w	r0, #0
 8000a34:	4770      	bx	lr
 8000a36:	f04f 0001 	mov.w	r0, #1
 8000a3a:	4770      	bx	lr

08000a3c <__aeabi_d2uiz>:
 8000a3c:	004a      	lsls	r2, r1, #1
 8000a3e:	d211      	bcs.n	8000a64 <__aeabi_d2uiz+0x28>
 8000a40:	f512 1200 	adds.w	r2, r2, #2097152	@ 0x200000
 8000a44:	d211      	bcs.n	8000a6a <__aeabi_d2uiz+0x2e>
 8000a46:	d50d      	bpl.n	8000a64 <__aeabi_d2uiz+0x28>
 8000a48:	f46f 7378 	mvn.w	r3, #992	@ 0x3e0
 8000a4c:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000a50:	d40e      	bmi.n	8000a70 <__aeabi_d2uiz+0x34>
 8000a52:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000a56:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8000a5a:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000a5e:	fa23 f002 	lsr.w	r0, r3, r2
 8000a62:	4770      	bx	lr
 8000a64:	f04f 0000 	mov.w	r0, #0
 8000a68:	4770      	bx	lr
 8000a6a:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000a6e:	d102      	bne.n	8000a76 <__aeabi_d2uiz+0x3a>
 8000a70:	f04f 30ff 	mov.w	r0, #4294967295
 8000a74:	4770      	bx	lr
 8000a76:	f04f 0000 	mov.w	r0, #0
 8000a7a:	4770      	bx	lr

08000a7c <__aeabi_d2f>:
 8000a7c:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000a80:	f1b2 43e0 	subs.w	r3, r2, #1879048192	@ 0x70000000
 8000a84:	bf24      	itt	cs
 8000a86:	f5b3 1c00 	subscs.w	ip, r3, #2097152	@ 0x200000
 8000a8a:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	@ 0x1fc00000
 8000a8e:	d90d      	bls.n	8000aac <__aeabi_d2f+0x30>
 8000a90:	f001 4c00 	and.w	ip, r1, #2147483648	@ 0x80000000
 8000a94:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 8000a98:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 8000a9c:	f1b2 4f00 	cmp.w	r2, #2147483648	@ 0x80000000
 8000aa0:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 8000aa4:	bf08      	it	eq
 8000aa6:	f020 0001 	biceq.w	r0, r0, #1
 8000aaa:	4770      	bx	lr
 8000aac:	f011 4f80 	tst.w	r1, #1073741824	@ 0x40000000
 8000ab0:	d121      	bne.n	8000af6 <__aeabi_d2f+0x7a>
 8000ab2:	f113 7238 	adds.w	r2, r3, #48234496	@ 0x2e00000
 8000ab6:	bfbc      	itt	lt
 8000ab8:	f001 4000 	andlt.w	r0, r1, #2147483648	@ 0x80000000
 8000abc:	4770      	bxlt	lr
 8000abe:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000ac2:	ea4f 5252 	mov.w	r2, r2, lsr #21
 8000ac6:	f1c2 0218 	rsb	r2, r2, #24
 8000aca:	f1c2 0c20 	rsb	ip, r2, #32
 8000ace:	fa10 f30c 	lsls.w	r3, r0, ip
 8000ad2:	fa20 f002 	lsr.w	r0, r0, r2
 8000ad6:	bf18      	it	ne
 8000ad8:	f040 0001 	orrne.w	r0, r0, #1
 8000adc:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000ae0:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 8000ae4:	fa03 fc0c 	lsl.w	ip, r3, ip
 8000ae8:	ea40 000c 	orr.w	r0, r0, ip
 8000aec:	fa23 f302 	lsr.w	r3, r3, r2
 8000af0:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8000af4:	e7cc      	b.n	8000a90 <__aeabi_d2f+0x14>
 8000af6:	ea7f 5362 	mvns.w	r3, r2, asr #21
 8000afa:	d107      	bne.n	8000b0c <__aeabi_d2f+0x90>
 8000afc:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 8000b00:	bf1e      	ittt	ne
 8000b02:	f04f 40fe 	movne.w	r0, #2130706432	@ 0x7f000000
 8000b06:	f440 0040 	orrne.w	r0, r0, #12582912	@ 0xc00000
 8000b0a:	4770      	bxne	lr
 8000b0c:	f001 4000 	and.w	r0, r1, #2147483648	@ 0x80000000
 8000b10:	f040 40fe 	orr.w	r0, r0, #2130706432	@ 0x7f000000
 8000b14:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 8000b18:	4770      	bx	lr
 8000b1a:	bf00      	nop

08000b1c <__gesf2>:
 8000b1c:	f04f 3cff 	mov.w	ip, #4294967295
 8000b20:	e006      	b.n	8000b30 <__cmpsf2+0x4>
 8000b22:	bf00      	nop

08000b24 <__lesf2>:
 8000b24:	f04f 0c01 	mov.w	ip, #1
 8000b28:	e002      	b.n	8000b30 <__cmpsf2+0x4>
 8000b2a:	bf00      	nop

08000b2c <__cmpsf2>:
 8000b2c:	f04f 0c01 	mov.w	ip, #1
 8000b30:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000b34:	ea4f 0240 	mov.w	r2, r0, lsl #1
 8000b38:	ea4f 0341 	mov.w	r3, r1, lsl #1
 8000b3c:	ea7f 6c22 	mvns.w	ip, r2, asr #24
 8000b40:	bf18      	it	ne
 8000b42:	ea7f 6c23 	mvnsne.w	ip, r3, asr #24
 8000b46:	d011      	beq.n	8000b6c <__cmpsf2+0x40>
 8000b48:	b001      	add	sp, #4
 8000b4a:	ea52 0c53 	orrs.w	ip, r2, r3, lsr #1
 8000b4e:	bf18      	it	ne
 8000b50:	ea90 0f01 	teqne	r0, r1
 8000b54:	bf58      	it	pl
 8000b56:	ebb2 0003 	subspl.w	r0, r2, r3
 8000b5a:	bf88      	it	hi
 8000b5c:	17c8      	asrhi	r0, r1, #31
 8000b5e:	bf38      	it	cc
 8000b60:	ea6f 70e1 	mvncc.w	r0, r1, asr #31
 8000b64:	bf18      	it	ne
 8000b66:	f040 0001 	orrne.w	r0, r0, #1
 8000b6a:	4770      	bx	lr
 8000b6c:	ea7f 6c22 	mvns.w	ip, r2, asr #24
 8000b70:	d102      	bne.n	8000b78 <__cmpsf2+0x4c>
 8000b72:	ea5f 2c40 	movs.w	ip, r0, lsl #9
 8000b76:	d105      	bne.n	8000b84 <__cmpsf2+0x58>
 8000b78:	ea7f 6c23 	mvns.w	ip, r3, asr #24
 8000b7c:	d1e4      	bne.n	8000b48 <__cmpsf2+0x1c>
 8000b7e:	ea5f 2c41 	movs.w	ip, r1, lsl #9
 8000b82:	d0e1      	beq.n	8000b48 <__cmpsf2+0x1c>
 8000b84:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000b88:	4770      	bx	lr
 8000b8a:	bf00      	nop

08000b8c <__aeabi_cfrcmple>:
 8000b8c:	4684      	mov	ip, r0
 8000b8e:	4608      	mov	r0, r1
 8000b90:	4661      	mov	r1, ip
 8000b92:	e7ff      	b.n	8000b94 <__aeabi_cfcmpeq>

08000b94 <__aeabi_cfcmpeq>:
 8000b94:	b50f      	push	{r0, r1, r2, r3, lr}
 8000b96:	f7ff ffc9 	bl	8000b2c <__cmpsf2>
 8000b9a:	2800      	cmp	r0, #0
 8000b9c:	bf48      	it	mi
 8000b9e:	f110 0f00 	cmnmi.w	r0, #0
 8000ba2:	bd0f      	pop	{r0, r1, r2, r3, pc}

08000ba4 <__aeabi_fcmpeq>:
 8000ba4:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000ba8:	f7ff fff4 	bl	8000b94 <__aeabi_cfcmpeq>
 8000bac:	bf0c      	ite	eq
 8000bae:	2001      	moveq	r0, #1
 8000bb0:	2000      	movne	r0, #0
 8000bb2:	f85d fb08 	ldr.w	pc, [sp], #8
 8000bb6:	bf00      	nop

08000bb8 <__aeabi_fcmplt>:
 8000bb8:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000bbc:	f7ff ffea 	bl	8000b94 <__aeabi_cfcmpeq>
 8000bc0:	bf34      	ite	cc
 8000bc2:	2001      	movcc	r0, #1
 8000bc4:	2000      	movcs	r0, #0
 8000bc6:	f85d fb08 	ldr.w	pc, [sp], #8
 8000bca:	bf00      	nop

08000bcc <__aeabi_fcmple>:
 8000bcc:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000bd0:	f7ff ffe0 	bl	8000b94 <__aeabi_cfcmpeq>
 8000bd4:	bf94      	ite	ls
 8000bd6:	2001      	movls	r0, #1
 8000bd8:	2000      	movhi	r0, #0
 8000bda:	f85d fb08 	ldr.w	pc, [sp], #8
 8000bde:	bf00      	nop

08000be0 <__aeabi_fcmpge>:
 8000be0:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000be4:	f7ff ffd2 	bl	8000b8c <__aeabi_cfrcmple>
 8000be8:	bf94      	ite	ls
 8000bea:	2001      	movls	r0, #1
 8000bec:	2000      	movhi	r0, #0
 8000bee:	f85d fb08 	ldr.w	pc, [sp], #8
 8000bf2:	bf00      	nop

08000bf4 <__aeabi_fcmpgt>:
 8000bf4:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000bf8:	f7ff ffc8 	bl	8000b8c <__aeabi_cfrcmple>
 8000bfc:	bf34      	ite	cc
 8000bfe:	2001      	movcc	r0, #1
 8000c00:	2000      	movcs	r0, #0
 8000c02:	f85d fb08 	ldr.w	pc, [sp], #8
 8000c06:	bf00      	nop

08000c08 <__aeabi_fcmpun>:
 8000c08:	ea4f 0240 	mov.w	r2, r0, lsl #1
 8000c0c:	ea4f 0341 	mov.w	r3, r1, lsl #1
 8000c10:	ea7f 6c22 	mvns.w	ip, r2, asr #24
 8000c14:	d102      	bne.n	8000c1c <__aeabi_fcmpun+0x14>
 8000c16:	ea5f 2c40 	movs.w	ip, r0, lsl #9
 8000c1a:	d108      	bne.n	8000c2e <__aeabi_fcmpun+0x26>
 8000c1c:	ea7f 6c23 	mvns.w	ip, r3, asr #24
 8000c20:	d102      	bne.n	8000c28 <__aeabi_fcmpun+0x20>
 8000c22:	ea5f 2c41 	movs.w	ip, r1, lsl #9
 8000c26:	d102      	bne.n	8000c2e <__aeabi_fcmpun+0x26>
 8000c28:	f04f 0000 	mov.w	r0, #0
 8000c2c:	4770      	bx	lr
 8000c2e:	f04f 0001 	mov.w	r0, #1
 8000c32:	4770      	bx	lr

08000c34 <__aeabi_d2lz>:
 8000c34:	b538      	push	{r3, r4, r5, lr}
 8000c36:	2200      	movs	r2, #0
 8000c38:	2300      	movs	r3, #0
 8000c3a:	4604      	mov	r4, r0
 8000c3c:	460d      	mov	r5, r1
 8000c3e:	f7ff febf 	bl	80009c0 <__aeabi_dcmplt>
 8000c42:	b928      	cbnz	r0, 8000c50 <__aeabi_d2lz+0x1c>
 8000c44:	4620      	mov	r0, r4
 8000c46:	4629      	mov	r1, r5
 8000c48:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8000c4c:	f000 b80a 	b.w	8000c64 <__aeabi_d2ulz>
 8000c50:	4620      	mov	r0, r4
 8000c52:	f105 4100 	add.w	r1, r5, #2147483648	@ 0x80000000
 8000c56:	f000 f805 	bl	8000c64 <__aeabi_d2ulz>
 8000c5a:	4240      	negs	r0, r0
 8000c5c:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000c60:	bd38      	pop	{r3, r4, r5, pc}
 8000c62:	bf00      	nop

08000c64 <__aeabi_d2ulz>:
 8000c64:	b5d0      	push	{r4, r6, r7, lr}
 8000c66:	2200      	movs	r2, #0
 8000c68:	4b0b      	ldr	r3, [pc, #44]	@ (8000c98 <__aeabi_d2ulz+0x34>)
 8000c6a:	4606      	mov	r6, r0
 8000c6c:	460f      	mov	r7, r1
 8000c6e:	f7ff fc35 	bl	80004dc <__aeabi_dmul>
 8000c72:	f7ff fee3 	bl	8000a3c <__aeabi_d2uiz>
 8000c76:	4604      	mov	r4, r0
 8000c78:	f7ff fbb6 	bl	80003e8 <__aeabi_ui2d>
 8000c7c:	2200      	movs	r2, #0
 8000c7e:	4b07      	ldr	r3, [pc, #28]	@ (8000c9c <__aeabi_d2ulz+0x38>)
 8000c80:	f7ff fc2c 	bl	80004dc <__aeabi_dmul>
 8000c84:	4602      	mov	r2, r0
 8000c86:	460b      	mov	r3, r1
 8000c88:	4630      	mov	r0, r6
 8000c8a:	4639      	mov	r1, r7
 8000c8c:	f7ff fa6e 	bl	800016c <__aeabi_dsub>
 8000c90:	f7ff fed4 	bl	8000a3c <__aeabi_d2uiz>
 8000c94:	4621      	mov	r1, r4
 8000c96:	bdd0      	pop	{r4, r6, r7, pc}
 8000c98:	3df00000 	.word	0x3df00000
 8000c9c:	41f00000 	.word	0x41f00000

08000ca0 <apInit>:




void apInit(void)
{
 8000ca0:	b580      	push	{r7, lr}
 8000ca2:	af00      	add	r7, sp, #0
  cliOpen(_DEF_UART2, 57600);
 8000ca4:	f44f 4161 	mov.w	r1, #57600	@ 0xe100
 8000ca8:	2001      	movs	r0, #1
 8000caa:	f000 fbb5 	bl	8001418 <cliOpen>
}
 8000cae:	bf00      	nop
 8000cb0:	bd80      	pop	{r7, pc}

08000cb2 <apMain>:

void apMain(void)
{
 8000cb2:	b580      	push	{r7, lr}
 8000cb4:	af00      	add	r7, sp, #0

  while(1)
  {

    cliMain();
 8000cb6:	f000 fc67 	bl	8001588 <cliMain>
 8000cba:	e7fc      	b.n	8000cb6 <apMain+0x4>

08000cbc <bspInit>:
#include "bsp.h"

void SystemClock_Config(void);

void bspInit(void)
{
 8000cbc:	b580      	push	{r7, lr}
 8000cbe:	b084      	sub	sp, #16
 8000cc0:	af00      	add	r7, sp, #0
  HAL_Init();
 8000cc2:	f001 fde9 	bl	8002898 <HAL_Init>
  SystemClock_Config();
 8000cc6:	f000 f836 	bl	8000d36 <SystemClock_Config>

  __HAL_RCC_GPIOD_CLK_ENABLE();
 8000cca:	4b14      	ldr	r3, [pc, #80]	@ (8000d1c <bspInit+0x60>)
 8000ccc:	699b      	ldr	r3, [r3, #24]
 8000cce:	4a13      	ldr	r2, [pc, #76]	@ (8000d1c <bspInit+0x60>)
 8000cd0:	f043 0320 	orr.w	r3, r3, #32
 8000cd4:	6193      	str	r3, [r2, #24]
 8000cd6:	4b11      	ldr	r3, [pc, #68]	@ (8000d1c <bspInit+0x60>)
 8000cd8:	699b      	ldr	r3, [r3, #24]
 8000cda:	f003 0320 	and.w	r3, r3, #32
 8000cde:	60fb      	str	r3, [r7, #12]
 8000ce0:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8000ce2:	4b0e      	ldr	r3, [pc, #56]	@ (8000d1c <bspInit+0x60>)
 8000ce4:	699b      	ldr	r3, [r3, #24]
 8000ce6:	4a0d      	ldr	r2, [pc, #52]	@ (8000d1c <bspInit+0x60>)
 8000ce8:	f043 0308 	orr.w	r3, r3, #8
 8000cec:	6193      	str	r3, [r2, #24]
 8000cee:	4b0b      	ldr	r3, [pc, #44]	@ (8000d1c <bspInit+0x60>)
 8000cf0:	699b      	ldr	r3, [r3, #24]
 8000cf2:	f003 0308 	and.w	r3, r3, #8
 8000cf6:	60bb      	str	r3, [r7, #8]
 8000cf8:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8000cfa:	4b08      	ldr	r3, [pc, #32]	@ (8000d1c <bspInit+0x60>)
 8000cfc:	699b      	ldr	r3, [r3, #24]
 8000cfe:	4a07      	ldr	r2, [pc, #28]	@ (8000d1c <bspInit+0x60>)
 8000d00:	f043 0304 	orr.w	r3, r3, #4
 8000d04:	6193      	str	r3, [r2, #24]
 8000d06:	4b05      	ldr	r3, [pc, #20]	@ (8000d1c <bspInit+0x60>)
 8000d08:	699b      	ldr	r3, [r3, #24]
 8000d0a:	f003 0304 	and.w	r3, r3, #4
 8000d0e:	607b      	str	r3, [r7, #4]
 8000d10:	687b      	ldr	r3, [r7, #4]
}
 8000d12:	bf00      	nop
 8000d14:	3710      	adds	r7, #16
 8000d16:	46bd      	mov	sp, r7
 8000d18:	bd80      	pop	{r7, pc}
 8000d1a:	bf00      	nop
 8000d1c:	40021000 	.word	0x40021000

08000d20 <delay>:

void delay(uint32_t ms)
{
 8000d20:	b580      	push	{r7, lr}
 8000d22:	b082      	sub	sp, #8
 8000d24:	af00      	add	r7, sp, #0
 8000d26:	6078      	str	r0, [r7, #4]
  HAL_Delay(ms);
 8000d28:	6878      	ldr	r0, [r7, #4]
 8000d2a:	f001 fe17 	bl	800295c <HAL_Delay>
}
 8000d2e:	bf00      	nop
 8000d30:	3708      	adds	r7, #8
 8000d32:	46bd      	mov	sp, r7
 8000d34:	bd80      	pop	{r7, pc}

08000d36 <SystemClock_Config>:
{
  return HAL_GetTick();
}

void SystemClock_Config(void)
{
 8000d36:	b580      	push	{r7, lr}
 8000d38:	b094      	sub	sp, #80	@ 0x50
 8000d3a:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8000d3c:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 8000d40:	2228      	movs	r2, #40	@ 0x28
 8000d42:	2100      	movs	r1, #0
 8000d44:	4618      	mov	r0, r3
 8000d46:	f005 f9b5 	bl	80060b4 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8000d4a:	f107 0314 	add.w	r3, r7, #20
 8000d4e:	2200      	movs	r2, #0
 8000d50:	601a      	str	r2, [r3, #0]
 8000d52:	605a      	str	r2, [r3, #4]
 8000d54:	609a      	str	r2, [r3, #8]
 8000d56:	60da      	str	r2, [r3, #12]
 8000d58:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8000d5a:	1d3b      	adds	r3, r7, #4
 8000d5c:	2200      	movs	r2, #0
 8000d5e:	601a      	str	r2, [r3, #0]
 8000d60:	605a      	str	r2, [r3, #4]
 8000d62:	609a      	str	r2, [r3, #8]
 8000d64:	60da      	str	r2, [r3, #12]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 8000d66:	2301      	movs	r3, #1
 8000d68:	62bb      	str	r3, [r7, #40]	@ 0x28
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 8000d6a:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 8000d6e:	62fb      	str	r3, [r7, #44]	@ 0x2c
  RCC_OscInitStruct.HSEPredivValue = RCC_HSE_PREDIV_DIV1;
 8000d70:	2300      	movs	r3, #0
 8000d72:	633b      	str	r3, [r7, #48]	@ 0x30
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8000d74:	2301      	movs	r3, #1
 8000d76:	63bb      	str	r3, [r7, #56]	@ 0x38
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8000d78:	2302      	movs	r3, #2
 8000d7a:	647b      	str	r3, [r7, #68]	@ 0x44
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 8000d7c:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 8000d80:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLMUL = RCC_PLL_MUL9;
 8000d82:	f44f 13e0 	mov.w	r3, #1835008	@ 0x1c0000
 8000d86:	64fb      	str	r3, [r7, #76]	@ 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8000d88:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 8000d8c:	4618      	mov	r0, r3
 8000d8e:	f002 fc87 	bl	80036a0 <HAL_RCC_OscConfig>
 8000d92:	4603      	mov	r3, r0
 8000d94:	2b00      	cmp	r3, #0
 8000d96:	d001      	beq.n	8000d9c <SystemClock_Config+0x66>
  {
    Error_Handler();
 8000d98:	f000 f827 	bl	8000dea <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8000d9c:	230f      	movs	r3, #15
 8000d9e:	617b      	str	r3, [r7, #20]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8000da0:	2302      	movs	r3, #2
 8000da2:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8000da4:	2300      	movs	r3, #0
 8000da6:	61fb      	str	r3, [r7, #28]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 8000da8:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8000dac:	623b      	str	r3, [r7, #32]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8000dae:	2300      	movs	r3, #0
 8000db0:	627b      	str	r3, [r7, #36]	@ 0x24

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 8000db2:	f107 0314 	add.w	r3, r7, #20
 8000db6:	2102      	movs	r1, #2
 8000db8:	4618      	mov	r0, r3
 8000dba:	f002 fef3 	bl	8003ba4 <HAL_RCC_ClockConfig>
 8000dbe:	4603      	mov	r3, r0
 8000dc0:	2b00      	cmp	r3, #0
 8000dc2:	d001      	beq.n	8000dc8 <SystemClock_Config+0x92>
  {
    Error_Handler();
 8000dc4:	f000 f811 	bl	8000dea <Error_Handler>
  }
  PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USB;
 8000dc8:	2310      	movs	r3, #16
 8000dca:	607b      	str	r3, [r7, #4]
  PeriphClkInit.UsbClockSelection = RCC_USBCLKSOURCE_PLL_DIV1_5;
 8000dcc:	2300      	movs	r3, #0
 8000dce:	613b      	str	r3, [r7, #16]
  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8000dd0:	1d3b      	adds	r3, r7, #4
 8000dd2:	4618      	mov	r0, r3
 8000dd4:	f003 f874 	bl	8003ec0 <HAL_RCCEx_PeriphCLKConfig>
 8000dd8:	4603      	mov	r3, r0
 8000dda:	2b00      	cmp	r3, #0
 8000ddc:	d001      	beq.n	8000de2 <SystemClock_Config+0xac>
  {
    Error_Handler();
 8000dde:	f000 f804 	bl	8000dea <Error_Handler>
  }
}
 8000de2:	bf00      	nop
 8000de4:	3750      	adds	r7, #80	@ 0x50
 8000de6:	46bd      	mov	sp, r7
 8000de8:	bd80      	pop	{r7, pc}

08000dea <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8000dea:	b480      	push	{r7}
 8000dec:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8000dee:	b672      	cpsid	i
}
 8000df0:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8000df2:	bf00      	nop
 8000df4:	e7fd      	b.n	8000df2 <Error_Handler+0x8>
	...

08000df8 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8000df8:	b580      	push	{r7, lr}
 8000dfa:	b084      	sub	sp, #16
 8000dfc:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_AFIO_CLK_ENABLE();
 8000dfe:	4b19      	ldr	r3, [pc, #100]	@ (8000e64 <HAL_MspInit+0x6c>)
 8000e00:	699b      	ldr	r3, [r3, #24]
 8000e02:	4a18      	ldr	r2, [pc, #96]	@ (8000e64 <HAL_MspInit+0x6c>)
 8000e04:	f043 0301 	orr.w	r3, r3, #1
 8000e08:	6193      	str	r3, [r2, #24]
 8000e0a:	4b16      	ldr	r3, [pc, #88]	@ (8000e64 <HAL_MspInit+0x6c>)
 8000e0c:	699b      	ldr	r3, [r3, #24]
 8000e0e:	f003 0301 	and.w	r3, r3, #1
 8000e12:	60bb      	str	r3, [r7, #8]
 8000e14:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_PWR_CLK_ENABLE();
 8000e16:	4b13      	ldr	r3, [pc, #76]	@ (8000e64 <HAL_MspInit+0x6c>)
 8000e18:	69db      	ldr	r3, [r3, #28]
 8000e1a:	4a12      	ldr	r2, [pc, #72]	@ (8000e64 <HAL_MspInit+0x6c>)
 8000e1c:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8000e20:	61d3      	str	r3, [r2, #28]
 8000e22:	4b10      	ldr	r3, [pc, #64]	@ (8000e64 <HAL_MspInit+0x6c>)
 8000e24:	69db      	ldr	r3, [r3, #28]
 8000e26:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8000e2a:	607b      	str	r3, [r7, #4]
 8000e2c:	687b      	ldr	r3, [r7, #4]

  /* System interrupt init*/

  /* Peripheral interrupt init */
  /* RCC_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(RCC_IRQn, 0, 0);
 8000e2e:	2200      	movs	r2, #0
 8000e30:	2100      	movs	r1, #0
 8000e32:	2005      	movs	r0, #5
 8000e34:	f001 feb1 	bl	8002b9a <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(RCC_IRQn);
 8000e38:	2005      	movs	r0, #5
 8000e3a:	f001 feca 	bl	8002bd2 <HAL_NVIC_EnableIRQ>

  /** NOJTAG: JTAG-DP Disabled and SW-DP Enabled
  */
  __HAL_AFIO_REMAP_SWJ_NOJTAG();
 8000e3e:	4b0a      	ldr	r3, [pc, #40]	@ (8000e68 <HAL_MspInit+0x70>)
 8000e40:	685b      	ldr	r3, [r3, #4]
 8000e42:	60fb      	str	r3, [r7, #12]
 8000e44:	68fb      	ldr	r3, [r7, #12]
 8000e46:	f023 63e0 	bic.w	r3, r3, #117440512	@ 0x7000000
 8000e4a:	60fb      	str	r3, [r7, #12]
 8000e4c:	68fb      	ldr	r3, [r7, #12]
 8000e4e:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
 8000e52:	60fb      	str	r3, [r7, #12]
 8000e54:	4a04      	ldr	r2, [pc, #16]	@ (8000e68 <HAL_MspInit+0x70>)
 8000e56:	68fb      	ldr	r3, [r7, #12]
 8000e58:	6053      	str	r3, [r2, #4]

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8000e5a:	bf00      	nop
 8000e5c:	3710      	adds	r7, #16
 8000e5e:	46bd      	mov	sp, r7
 8000e60:	bd80      	pop	{r7, pc}
 8000e62:	bf00      	nop
 8000e64:	40021000 	.word	0x40021000
 8000e68:	40010000 	.word	0x40010000

08000e6c <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8000e6c:	b480      	push	{r7}
 8000e6e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8000e70:	bf00      	nop
 8000e72:	e7fd      	b.n	8000e70 <NMI_Handler+0x4>

08000e74 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8000e74:	b480      	push	{r7}
 8000e76:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8000e78:	bf00      	nop
 8000e7a:	e7fd      	b.n	8000e78 <HardFault_Handler+0x4>

08000e7c <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8000e7c:	b480      	push	{r7}
 8000e7e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8000e80:	bf00      	nop
 8000e82:	e7fd      	b.n	8000e80 <MemManage_Handler+0x4>

08000e84 <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8000e84:	b480      	push	{r7}
 8000e86:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8000e88:	bf00      	nop
 8000e8a:	e7fd      	b.n	8000e88 <BusFault_Handler+0x4>

08000e8c <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8000e8c:	b480      	push	{r7}
 8000e8e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8000e90:	bf00      	nop
 8000e92:	e7fd      	b.n	8000e90 <UsageFault_Handler+0x4>

08000e94 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8000e94:	b480      	push	{r7}
 8000e96:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8000e98:	bf00      	nop
 8000e9a:	46bd      	mov	sp, r7
 8000e9c:	bc80      	pop	{r7}
 8000e9e:	4770      	bx	lr

08000ea0 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8000ea0:	b480      	push	{r7}
 8000ea2:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8000ea4:	bf00      	nop
 8000ea6:	46bd      	mov	sp, r7
 8000ea8:	bc80      	pop	{r7}
 8000eaa:	4770      	bx	lr

08000eac <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8000eac:	b480      	push	{r7}
 8000eae:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8000eb0:	bf00      	nop
 8000eb2:	46bd      	mov	sp, r7
 8000eb4:	bc80      	pop	{r7}
 8000eb6:	4770      	bx	lr

08000eb8 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8000eb8:	b580      	push	{r7, lr}
 8000eba:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8000ebc:	f001 fd32 	bl	8002924 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8000ec0:	bf00      	nop
 8000ec2:	bd80      	pop	{r7, pc}

08000ec4 <RCC_IRQHandler>:

/**
  * @brief This function handles RCC global interrupt.
  */
void RCC_IRQHandler(void)
{
 8000ec4:	b480      	push	{r7}
 8000ec6:	af00      	add	r7, sp, #0

  /* USER CODE END RCC_IRQn 0 */
  /* USER CODE BEGIN RCC_IRQn 1 */

  /* USER CODE END RCC_IRQn 1 */
}
 8000ec8:	bf00      	nop
 8000eca:	46bd      	mov	sp, r7
 8000ecc:	bc80      	pop	{r7}
 8000ece:	4770      	bx	lr

08000ed0 <DMA1_Channel5_IRQHandler>:

/**
  * @brief This function handles DMA1 channel5 global interrupt.
  */
void DMA1_Channel5_IRQHandler(void)
{
 8000ed0:	b580      	push	{r7, lr}
 8000ed2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Channel5_IRQn 0 */

  /* USER CODE END DMA1_Channel5_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_usart1_rx);
 8000ed4:	4802      	ldr	r0, [pc, #8]	@ (8000ee0 <DMA1_Channel5_IRQHandler+0x10>)
 8000ed6:	f002 f86f 	bl	8002fb8 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel5_IRQn 1 */

  /* USER CODE END DMA1_Channel5_IRQn 1 */
}
 8000eda:	bf00      	nop
 8000edc:	bd80      	pop	{r7, pc}
 8000ede:	bf00      	nop
 8000ee0:	20000980 	.word	0x20000980

08000ee4 <DMA1_Channel6_IRQHandler>:

/**
  * @brief This function handles DMA1 channel6 global interrupt.
  */
void DMA1_Channel6_IRQHandler(void)
{
 8000ee4:	b580      	push	{r7, lr}
 8000ee6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Channel6_IRQn 0 */

  /* USER CODE END DMA1_Channel6_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_usart2_rx);
 8000ee8:	4802      	ldr	r0, [pc, #8]	@ (8000ef4 <DMA1_Channel6_IRQHandler+0x10>)
 8000eea:	f002 f865 	bl	8002fb8 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel6_IRQn 1 */

  /* USER CODE END DMA1_Channel6_IRQn 1 */
}
 8000eee:	bf00      	nop
 8000ef0:	bd80      	pop	{r7, pc}
 8000ef2:	bf00      	nop
 8000ef4:	200009c4 	.word	0x200009c4

08000ef8 <USART1_IRQHandler>:

/**
  * @brief This function handles USART1 global interrupt.
  */
void USART1_IRQHandler(void)
{
 8000ef8:	b580      	push	{r7, lr}
 8000efa:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART1_IRQn 0 */

  /* USER CODE END USART1_IRQn 0 */
  HAL_UART_IRQHandler(&huart1);
 8000efc:	4802      	ldr	r0, [pc, #8]	@ (8000f08 <USART1_IRQHandler+0x10>)
 8000efe:	f003 f9bf 	bl	8004280 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART1_IRQn 1 */

  /* USER CODE END USART1_IRQn 1 */
}
 8000f02:	bf00      	nop
 8000f04:	bd80      	pop	{r7, pc}
 8000f06:	bf00      	nop
 8000f08:	200008f0 	.word	0x200008f0

08000f0c <USART2_IRQHandler>:

/**
  * @brief This function handles USART2 global interrupt.
  */
void USART2_IRQHandler(void)
{
 8000f0c:	b580      	push	{r7, lr}
 8000f0e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART2_IRQn 0 */

  /* USER CODE END USART2_IRQn 0 */
  HAL_UART_IRQHandler(&huart2);
 8000f10:	4802      	ldr	r0, [pc, #8]	@ (8000f1c <USART2_IRQHandler+0x10>)
 8000f12:	f003 f9b5 	bl	8004280 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART2_IRQn 1 */

  /* USER CODE END USART2_IRQn 1 */
}
 8000f16:	bf00      	nop
 8000f18:	bd80      	pop	{r7, pc}
 8000f1a:	bf00      	nop
 8000f1c:	20000938 	.word	0x20000938

08000f20 <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 8000f20:	b480      	push	{r7}
 8000f22:	af00      	add	r7, sp, #0
  return 1;
 8000f24:	2301      	movs	r3, #1
}
 8000f26:	4618      	mov	r0, r3
 8000f28:	46bd      	mov	sp, r7
 8000f2a:	bc80      	pop	{r7}
 8000f2c:	4770      	bx	lr

08000f2e <_kill>:

int _kill(int pid, int sig)
{
 8000f2e:	b580      	push	{r7, lr}
 8000f30:	b082      	sub	sp, #8
 8000f32:	af00      	add	r7, sp, #0
 8000f34:	6078      	str	r0, [r7, #4]
 8000f36:	6039      	str	r1, [r7, #0]
  (void)pid;
  (void)sig;
  errno = EINVAL;
 8000f38:	f005 f948 	bl	80061cc <__errno>
 8000f3c:	4603      	mov	r3, r0
 8000f3e:	2216      	movs	r2, #22
 8000f40:	601a      	str	r2, [r3, #0]
  return -1;
 8000f42:	f04f 33ff 	mov.w	r3, #4294967295
}
 8000f46:	4618      	mov	r0, r3
 8000f48:	3708      	adds	r7, #8
 8000f4a:	46bd      	mov	sp, r7
 8000f4c:	bd80      	pop	{r7, pc}

08000f4e <_exit>:

void _exit (int status)
{
 8000f4e:	b580      	push	{r7, lr}
 8000f50:	b082      	sub	sp, #8
 8000f52:	af00      	add	r7, sp, #0
 8000f54:	6078      	str	r0, [r7, #4]
  _kill(status, -1);
 8000f56:	f04f 31ff 	mov.w	r1, #4294967295
 8000f5a:	6878      	ldr	r0, [r7, #4]
 8000f5c:	f7ff ffe7 	bl	8000f2e <_kill>
  while (1) {}    /* Make sure we hang here */
 8000f60:	bf00      	nop
 8000f62:	e7fd      	b.n	8000f60 <_exit+0x12>

08000f64 <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8000f64:	b580      	push	{r7, lr}
 8000f66:	b086      	sub	sp, #24
 8000f68:	af00      	add	r7, sp, #0
 8000f6a:	60f8      	str	r0, [r7, #12]
 8000f6c:	60b9      	str	r1, [r7, #8]
 8000f6e:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8000f70:	2300      	movs	r3, #0
 8000f72:	617b      	str	r3, [r7, #20]
 8000f74:	e00a      	b.n	8000f8c <_read+0x28>
  {
    *ptr++ = __io_getchar();
 8000f76:	f3af 8000 	nop.w
 8000f7a:	4601      	mov	r1, r0
 8000f7c:	68bb      	ldr	r3, [r7, #8]
 8000f7e:	1c5a      	adds	r2, r3, #1
 8000f80:	60ba      	str	r2, [r7, #8]
 8000f82:	b2ca      	uxtb	r2, r1
 8000f84:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8000f86:	697b      	ldr	r3, [r7, #20]
 8000f88:	3301      	adds	r3, #1
 8000f8a:	617b      	str	r3, [r7, #20]
 8000f8c:	697a      	ldr	r2, [r7, #20]
 8000f8e:	687b      	ldr	r3, [r7, #4]
 8000f90:	429a      	cmp	r2, r3
 8000f92:	dbf0      	blt.n	8000f76 <_read+0x12>
  }

  return len;
 8000f94:	687b      	ldr	r3, [r7, #4]
}
 8000f96:	4618      	mov	r0, r3
 8000f98:	3718      	adds	r7, #24
 8000f9a:	46bd      	mov	sp, r7
 8000f9c:	bd80      	pop	{r7, pc}

08000f9e <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 8000f9e:	b580      	push	{r7, lr}
 8000fa0:	b086      	sub	sp, #24
 8000fa2:	af00      	add	r7, sp, #0
 8000fa4:	60f8      	str	r0, [r7, #12]
 8000fa6:	60b9      	str	r1, [r7, #8]
 8000fa8:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8000faa:	2300      	movs	r3, #0
 8000fac:	617b      	str	r3, [r7, #20]
 8000fae:	e009      	b.n	8000fc4 <_write+0x26>
  {
    __io_putchar(*ptr++);
 8000fb0:	68bb      	ldr	r3, [r7, #8]
 8000fb2:	1c5a      	adds	r2, r3, #1
 8000fb4:	60ba      	str	r2, [r7, #8]
 8000fb6:	781b      	ldrb	r3, [r3, #0]
 8000fb8:	4618      	mov	r0, r3
 8000fba:	f3af 8000 	nop.w
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8000fbe:	697b      	ldr	r3, [r7, #20]
 8000fc0:	3301      	adds	r3, #1
 8000fc2:	617b      	str	r3, [r7, #20]
 8000fc4:	697a      	ldr	r2, [r7, #20]
 8000fc6:	687b      	ldr	r3, [r7, #4]
 8000fc8:	429a      	cmp	r2, r3
 8000fca:	dbf1      	blt.n	8000fb0 <_write+0x12>
  }
  return len;
 8000fcc:	687b      	ldr	r3, [r7, #4]
}
 8000fce:	4618      	mov	r0, r3
 8000fd0:	3718      	adds	r7, #24
 8000fd2:	46bd      	mov	sp, r7
 8000fd4:	bd80      	pop	{r7, pc}

08000fd6 <_close>:

int _close(int file)
{
 8000fd6:	b480      	push	{r7}
 8000fd8:	b083      	sub	sp, #12
 8000fda:	af00      	add	r7, sp, #0
 8000fdc:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 8000fde:	f04f 33ff 	mov.w	r3, #4294967295
}
 8000fe2:	4618      	mov	r0, r3
 8000fe4:	370c      	adds	r7, #12
 8000fe6:	46bd      	mov	sp, r7
 8000fe8:	bc80      	pop	{r7}
 8000fea:	4770      	bx	lr

08000fec <_fstat>:


int _fstat(int file, struct stat *st)
{
 8000fec:	b480      	push	{r7}
 8000fee:	b083      	sub	sp, #12
 8000ff0:	af00      	add	r7, sp, #0
 8000ff2:	6078      	str	r0, [r7, #4]
 8000ff4:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 8000ff6:	683b      	ldr	r3, [r7, #0]
 8000ff8:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 8000ffc:	605a      	str	r2, [r3, #4]
  return 0;
 8000ffe:	2300      	movs	r3, #0
}
 8001000:	4618      	mov	r0, r3
 8001002:	370c      	adds	r7, #12
 8001004:	46bd      	mov	sp, r7
 8001006:	bc80      	pop	{r7}
 8001008:	4770      	bx	lr

0800100a <_isatty>:

int _isatty(int file)
{
 800100a:	b480      	push	{r7}
 800100c:	b083      	sub	sp, #12
 800100e:	af00      	add	r7, sp, #0
 8001010:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 8001012:	2301      	movs	r3, #1
}
 8001014:	4618      	mov	r0, r3
 8001016:	370c      	adds	r7, #12
 8001018:	46bd      	mov	sp, r7
 800101a:	bc80      	pop	{r7}
 800101c:	4770      	bx	lr

0800101e <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 800101e:	b480      	push	{r7}
 8001020:	b085      	sub	sp, #20
 8001022:	af00      	add	r7, sp, #0
 8001024:	60f8      	str	r0, [r7, #12]
 8001026:	60b9      	str	r1, [r7, #8]
 8001028:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 800102a:	2300      	movs	r3, #0
}
 800102c:	4618      	mov	r0, r3
 800102e:	3714      	adds	r7, #20
 8001030:	46bd      	mov	sp, r7
 8001032:	bc80      	pop	{r7}
 8001034:	4770      	bx	lr
	...

08001038 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8001038:	b580      	push	{r7, lr}
 800103a:	b086      	sub	sp, #24
 800103c:	af00      	add	r7, sp, #0
 800103e:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8001040:	4a14      	ldr	r2, [pc, #80]	@ (8001094 <_sbrk+0x5c>)
 8001042:	4b15      	ldr	r3, [pc, #84]	@ (8001098 <_sbrk+0x60>)
 8001044:	1ad3      	subs	r3, r2, r3
 8001046:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8001048:	697b      	ldr	r3, [r7, #20]
 800104a:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 800104c:	4b13      	ldr	r3, [pc, #76]	@ (800109c <_sbrk+0x64>)
 800104e:	681b      	ldr	r3, [r3, #0]
 8001050:	2b00      	cmp	r3, #0
 8001052:	d102      	bne.n	800105a <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8001054:	4b11      	ldr	r3, [pc, #68]	@ (800109c <_sbrk+0x64>)
 8001056:	4a12      	ldr	r2, [pc, #72]	@ (80010a0 <_sbrk+0x68>)
 8001058:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 800105a:	4b10      	ldr	r3, [pc, #64]	@ (800109c <_sbrk+0x64>)
 800105c:	681a      	ldr	r2, [r3, #0]
 800105e:	687b      	ldr	r3, [r7, #4]
 8001060:	4413      	add	r3, r2
 8001062:	693a      	ldr	r2, [r7, #16]
 8001064:	429a      	cmp	r2, r3
 8001066:	d207      	bcs.n	8001078 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8001068:	f005 f8b0 	bl	80061cc <__errno>
 800106c:	4603      	mov	r3, r0
 800106e:	220c      	movs	r2, #12
 8001070:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8001072:	f04f 33ff 	mov.w	r3, #4294967295
 8001076:	e009      	b.n	800108c <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8001078:	4b08      	ldr	r3, [pc, #32]	@ (800109c <_sbrk+0x64>)
 800107a:	681b      	ldr	r3, [r3, #0]
 800107c:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 800107e:	4b07      	ldr	r3, [pc, #28]	@ (800109c <_sbrk+0x64>)
 8001080:	681a      	ldr	r2, [r3, #0]
 8001082:	687b      	ldr	r3, [r7, #4]
 8001084:	4413      	add	r3, r2
 8001086:	4a05      	ldr	r2, [pc, #20]	@ (800109c <_sbrk+0x64>)
 8001088:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 800108a:	68fb      	ldr	r3, [r7, #12]
}
 800108c:	4618      	mov	r0, r3
 800108e:	3718      	adds	r7, #24
 8001090:	46bd      	mov	sp, r7
 8001092:	bd80      	pop	{r7, pc}
 8001094:	20005000 	.word	0x20005000
 8001098:	00000400 	.word	0x00000400
 800109c:	200001f4 	.word	0x200001f4
 80010a0:	20000b58 	.word	0x20000b58

080010a4 <SystemInit>:
  * @note   This function should be used only after reset.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 80010a4:	b480      	push	{r7}
 80010a6:	af00      	add	r7, sp, #0

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM. */
#endif /* USER_VECT_TAB_ADDRESS */
}
 80010a8:	bf00      	nop
 80010aa:	46bd      	mov	sp, r7
 80010ac:	bc80      	pop	{r7}
 80010ae:	4770      	bx	lr

080010b0 <Reset_Handler>:
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:

/* Call the clock system initialization function.*/
    bl  SystemInit
 80010b0:	f7ff fff8 	bl	80010a4 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 80010b4:	480b      	ldr	r0, [pc, #44]	@ (80010e4 <LoopFillZerobss+0xe>)
  ldr r1, =_edata
 80010b6:	490c      	ldr	r1, [pc, #48]	@ (80010e8 <LoopFillZerobss+0x12>)
  ldr r2, =_sidata
 80010b8:	4a0c      	ldr	r2, [pc, #48]	@ (80010ec <LoopFillZerobss+0x16>)
  movs r3, #0
 80010ba:	2300      	movs	r3, #0
  b LoopCopyDataInit
 80010bc:	e002      	b.n	80010c4 <LoopCopyDataInit>

080010be <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 80010be:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 80010c0:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 80010c2:	3304      	adds	r3, #4

080010c4 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 80010c4:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 80010c6:	428c      	cmp	r4, r1
  bcc CopyDataInit
 80010c8:	d3f9      	bcc.n	80010be <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 80010ca:	4a09      	ldr	r2, [pc, #36]	@ (80010f0 <LoopFillZerobss+0x1a>)
  ldr r4, =_ebss
 80010cc:	4c09      	ldr	r4, [pc, #36]	@ (80010f4 <LoopFillZerobss+0x1e>)
  movs r3, #0
 80010ce:	2300      	movs	r3, #0
  b LoopFillZerobss
 80010d0:	e001      	b.n	80010d6 <LoopFillZerobss>

080010d2 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 80010d2:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 80010d4:	3204      	adds	r2, #4

080010d6 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 80010d6:	42a2      	cmp	r2, r4
  bcc FillZerobss
 80010d8:	d3fb      	bcc.n	80010d2 <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 80010da:	f005 f87d 	bl	80061d8 <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 80010de:	f003 ffd5 	bl	800508c <main>
  bx lr
 80010e2:	4770      	bx	lr
  ldr r0, =_sdata
 80010e4:	20000000 	.word	0x20000000
  ldr r1, =_edata
 80010e8:	200001d8 	.word	0x200001d8
  ldr r2, =_sidata
 80010ec:	08008838 	.word	0x08008838
  ldr r2, =_sbss
 80010f0:	200001d8 	.word	0x200001d8
  ldr r4, =_ebss
 80010f4:	20000b58 	.word	0x20000b58

080010f8 <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 80010f8:	e7fe      	b.n	80010f8 <ADC1_2_IRQHandler>

080010fa <qbufferCreate>:
{

}

bool qbufferCreate(qbuffer_t *p_node, uint8_t *p_buf, uint32_t length)
{
 80010fa:	b480      	push	{r7}
 80010fc:	b087      	sub	sp, #28
 80010fe:	af00      	add	r7, sp, #0
 8001100:	60f8      	str	r0, [r7, #12]
 8001102:	60b9      	str	r1, [r7, #8]
 8001104:	607a      	str	r2, [r7, #4]
  bool ret = true;
 8001106:	2301      	movs	r3, #1
 8001108:	75fb      	strb	r3, [r7, #23]

  p_node->in    = 0;
 800110a:	68fb      	ldr	r3, [r7, #12]
 800110c:	2200      	movs	r2, #0
 800110e:	601a      	str	r2, [r3, #0]
  p_node->out   = 0;
 8001110:	68fb      	ldr	r3, [r7, #12]
 8001112:	2200      	movs	r2, #0
 8001114:	605a      	str	r2, [r3, #4]
  p_node->len   = length;
 8001116:	68fb      	ldr	r3, [r7, #12]
 8001118:	687a      	ldr	r2, [r7, #4]
 800111a:	609a      	str	r2, [r3, #8]
  p_node->p_buf = p_buf;
 800111c:	68fb      	ldr	r3, [r7, #12]
 800111e:	68ba      	ldr	r2, [r7, #8]
 8001120:	60da      	str	r2, [r3, #12]

  return ret;
 8001122:	7dfb      	ldrb	r3, [r7, #23]
}
 8001124:	4618      	mov	r0, r3
 8001126:	371c      	adds	r7, #28
 8001128:	46bd      	mov	sp, r7
 800112a:	bc80      	pop	{r7}
 800112c:	4770      	bx	lr

0800112e <qbufferRead>:

  return ret;
}

bool qbufferRead(qbuffer_t *p_node, uint8_t *p_data, uint32_t length)
{
 800112e:	b480      	push	{r7}
 8001130:	b087      	sub	sp, #28
 8001132:	af00      	add	r7, sp, #0
 8001134:	60f8      	str	r0, [r7, #12]
 8001136:	60b9      	str	r1, [r7, #8]
 8001138:	607a      	str	r2, [r7, #4]
  bool ret = true;
 800113a:	2301      	movs	r3, #1
 800113c:	75fb      	strb	r3, [r7, #23]


  for (int i=0; i<length; i++)
 800113e:	2300      	movs	r3, #0
 8001140:	613b      	str	r3, [r7, #16]
 8001142:	e026      	b.n	8001192 <qbufferRead+0x64>
  {
    if (p_node->p_buf != NULL)
 8001144:	68fb      	ldr	r3, [r7, #12]
 8001146:	68db      	ldr	r3, [r3, #12]
 8001148:	2b00      	cmp	r3, #0
 800114a:	d009      	beq.n	8001160 <qbufferRead+0x32>
    {
      p_data[i] = p_node->p_buf[p_node->out];
 800114c:	68fb      	ldr	r3, [r7, #12]
 800114e:	68da      	ldr	r2, [r3, #12]
 8001150:	68fb      	ldr	r3, [r7, #12]
 8001152:	685b      	ldr	r3, [r3, #4]
 8001154:	441a      	add	r2, r3
 8001156:	693b      	ldr	r3, [r7, #16]
 8001158:	68b9      	ldr	r1, [r7, #8]
 800115a:	440b      	add	r3, r1
 800115c:	7812      	ldrb	r2, [r2, #0]
 800115e:	701a      	strb	r2, [r3, #0]
    }

    if (p_node->out != p_node->in)
 8001160:	68fb      	ldr	r3, [r7, #12]
 8001162:	685a      	ldr	r2, [r3, #4]
 8001164:	68fb      	ldr	r3, [r7, #12]
 8001166:	681b      	ldr	r3, [r3, #0]
 8001168:	429a      	cmp	r2, r3
 800116a:	d00c      	beq.n	8001186 <qbufferRead+0x58>
    {
      p_node->out = (p_node->out + 1) % p_node->len;
 800116c:	68fb      	ldr	r3, [r7, #12]
 800116e:	685b      	ldr	r3, [r3, #4]
 8001170:	3301      	adds	r3, #1
 8001172:	68fa      	ldr	r2, [r7, #12]
 8001174:	6892      	ldr	r2, [r2, #8]
 8001176:	fbb3 f1f2 	udiv	r1, r3, r2
 800117a:	fb01 f202 	mul.w	r2, r1, r2
 800117e:	1a9a      	subs	r2, r3, r2
 8001180:	68fb      	ldr	r3, [r7, #12]
 8001182:	605a      	str	r2, [r3, #4]
 8001184:	e002      	b.n	800118c <qbufferRead+0x5e>
    }
    else
    {
      ret = false;
 8001186:	2300      	movs	r3, #0
 8001188:	75fb      	strb	r3, [r7, #23]
      break;
 800118a:	e006      	b.n	800119a <qbufferRead+0x6c>
  for (int i=0; i<length; i++)
 800118c:	693b      	ldr	r3, [r7, #16]
 800118e:	3301      	adds	r3, #1
 8001190:	613b      	str	r3, [r7, #16]
 8001192:	693b      	ldr	r3, [r7, #16]
 8001194:	687a      	ldr	r2, [r7, #4]
 8001196:	429a      	cmp	r2, r3
 8001198:	d8d4      	bhi.n	8001144 <qbufferRead+0x16>
    }
  }

  return ret;
 800119a:	7dfb      	ldrb	r3, [r7, #23]
}
 800119c:	4618      	mov	r0, r3
 800119e:	371c      	adds	r7, #28
 80011a0:	46bd      	mov	sp, r7
 80011a2:	bc80      	pop	{r7}
 80011a4:	4770      	bx	lr

080011a6 <qbufferAvailable>:

uint32_t qbufferAvailable(qbuffer_t *p_node)
{
 80011a6:	b480      	push	{r7}
 80011a8:	b085      	sub	sp, #20
 80011aa:	af00      	add	r7, sp, #0
 80011ac:	6078      	str	r0, [r7, #4]
  uint32_t ret;

  ret = (p_node->in - p_node->out) % p_node->len;
 80011ae:	687b      	ldr	r3, [r7, #4]
 80011b0:	681a      	ldr	r2, [r3, #0]
 80011b2:	687b      	ldr	r3, [r7, #4]
 80011b4:	685b      	ldr	r3, [r3, #4]
 80011b6:	1ad3      	subs	r3, r2, r3
 80011b8:	687a      	ldr	r2, [r7, #4]
 80011ba:	6892      	ldr	r2, [r2, #8]
 80011bc:	fbb3 f1f2 	udiv	r1, r3, r2
 80011c0:	fb01 f202 	mul.w	r2, r1, r2
 80011c4:	1a9b      	subs	r3, r3, r2
 80011c6:	60fb      	str	r3, [r7, #12]

  return ret;
 80011c8:	68fb      	ldr	r3, [r7, #12]
}
 80011ca:	4618      	mov	r0, r3
 80011cc:	3714      	adds	r7, #20
 80011ce:	46bd      	mov	sp, r7
 80011d0:	bc80      	pop	{r7}
 80011d2:	4770      	bx	lr

080011d4 <beaconInit>:
#ifdef _USE_HW_CLI
static void cliBeacon(cli_args_t *args);
#endif

bool beaconInit()
{
 80011d4:	b580      	push	{r7, lr}
 80011d6:	b082      	sub	sp, #8
 80011d8:	af00      	add	r7, sp, #0
  bool ret = true;
 80011da:	2301      	movs	r3, #1
 80011dc:	71fb      	strb	r3, [r7, #7]

  beacon_tbl.floor = 0;
 80011de:	4b14      	ldr	r3, [pc, #80]	@ (8001230 <beaconInit+0x5c>)
 80011e0:	2200      	movs	r2, #0
 80011e2:	701a      	strb	r2, [r3, #0]
  beacon_tbl.x = 0;
 80011e4:	4b12      	ldr	r3, [pc, #72]	@ (8001230 <beaconInit+0x5c>)
 80011e6:	2200      	movs	r2, #0
 80011e8:	705a      	strb	r2, [r3, #1]
  beacon_tbl.y = 0;
 80011ea:	4b11      	ldr	r3, [pc, #68]	@ (8001230 <beaconInit+0x5c>)
 80011ec:	2200      	movs	r2, #0
 80011ee:	709a      	strb	r2, [r3, #2]

  beacon_tbl.ch = _DEF_UART3;
 80011f0:	4b0f      	ldr	r3, [pc, #60]	@ (8001230 <beaconInit+0x5c>)
 80011f2:	2202      	movs	r2, #2
 80011f4:	70da      	strb	r2, [r3, #3]
  beacon_tbl.baud = 9600;
 80011f6:	4b0e      	ldr	r3, [pc, #56]	@ (8001230 <beaconInit+0x5c>)
 80011f8:	f44f 5216 	mov.w	r2, #9600	@ 0x2580
 80011fc:	605a      	str	r2, [r3, #4]
  beacon_tbl.rf_status = false;
 80011fe:	4b0c      	ldr	r3, [pc, #48]	@ (8001230 <beaconInit+0x5c>)
 8001200:	2200      	movs	r2, #0
 8001202:	721a      	strb	r2, [r3, #8]

#ifdef _USE_HW_UART
  beacon_tbl.rf_status = uartOpen(beacon_tbl.ch, beacon_tbl.baud);
 8001204:	4b0a      	ldr	r3, [pc, #40]	@ (8001230 <beaconInit+0x5c>)
 8001206:	78db      	ldrb	r3, [r3, #3]
 8001208:	4a09      	ldr	r2, [pc, #36]	@ (8001230 <beaconInit+0x5c>)
 800120a:	6852      	ldr	r2, [r2, #4]
 800120c:	4611      	mov	r1, r2
 800120e:	4618      	mov	r0, r3
 8001210:	f000 fffe 	bl	8002210 <uartOpen>
 8001214:	4603      	mov	r3, r0
 8001216:	461a      	mov	r2, r3
 8001218:	4b05      	ldr	r3, [pc, #20]	@ (8001230 <beaconInit+0x5c>)
 800121a:	721a      	strb	r2, [r3, #8]
#endif

#ifdef _USE_HW_CLI
  cliAdd("beacon", cliBeacon);
 800121c:	4905      	ldr	r1, [pc, #20]	@ (8001234 <beaconInit+0x60>)
 800121e:	4806      	ldr	r0, [pc, #24]	@ (8001238 <beaconInit+0x64>)
 8001220:	f000 feba 	bl	8001f98 <cliAdd>
#endif

  return ret;
 8001224:	79fb      	ldrb	r3, [r7, #7]
}
 8001226:	4618      	mov	r0, r3
 8001228:	3708      	adds	r7, #8
 800122a:	46bd      	mov	sp, r7
 800122c:	bd80      	pop	{r7, pc}
 800122e:	bf00      	nop
 8001230:	200001f8 	.word	0x200001f8
 8001234:	0800123d 	.word	0x0800123d
 8001238:	08008248 	.word	0x08008248

0800123c <cliBeacon>:

#ifdef _USE_HW_CLI

void cliBeacon(cli_args_t *args)
{
 800123c:	b580      	push	{r7, lr}
 800123e:	b086      	sub	sp, #24
 8001240:	af02      	add	r7, sp, #8
 8001242:	6078      	str	r0, [r7, #4]
  bool ret = false;
 8001244:	2300      	movs	r3, #0
 8001246:	73fb      	strb	r3, [r7, #15]

  if(args->argc == 1 && args->isStr(0, "info") == true)
 8001248:	687b      	ldr	r3, [r7, #4]
 800124a:	881b      	ldrh	r3, [r3, #0]
 800124c:	2b01      	cmp	r3, #1
 800124e:	d118      	bne.n	8001282 <cliBeacon+0x46>
 8001250:	687b      	ldr	r3, [r7, #4]
 8001252:	695b      	ldr	r3, [r3, #20]
 8001254:	493f      	ldr	r1, [pc, #252]	@ (8001354 <cliBeacon+0x118>)
 8001256:	2000      	movs	r0, #0
 8001258:	4798      	blx	r3
 800125a:	4603      	mov	r3, r0
 800125c:	2b00      	cmp	r3, #0
 800125e:	d010      	beq.n	8001282 <cliBeacon+0x46>
  {
    uint8_t beacon_floor = beacon_tbl.floor;
 8001260:	4b3d      	ldr	r3, [pc, #244]	@ (8001358 <cliBeacon+0x11c>)
 8001262:	781b      	ldrb	r3, [r3, #0]
 8001264:	73bb      	strb	r3, [r7, #14]
    uint8_t beacon_x = beacon_tbl.x;
 8001266:	4b3c      	ldr	r3, [pc, #240]	@ (8001358 <cliBeacon+0x11c>)
 8001268:	785b      	ldrb	r3, [r3, #1]
 800126a:	737b      	strb	r3, [r7, #13]
    uint8_t beacon_y = beacon_tbl.y;
 800126c:	4b3a      	ldr	r3, [pc, #232]	@ (8001358 <cliBeacon+0x11c>)
 800126e:	789b      	ldrb	r3, [r3, #2]
 8001270:	733b      	strb	r3, [r7, #12]

    cliPrintf("Floor: %d, [x, y]: [%d, %d]\n", beacon_floor, beacon_x, beacon_y);
 8001272:	7bb9      	ldrb	r1, [r7, #14]
 8001274:	7b7a      	ldrb	r2, [r7, #13]
 8001276:	7b3b      	ldrb	r3, [r7, #12]
 8001278:	4838      	ldr	r0, [pc, #224]	@ (800135c <cliBeacon+0x120>)
 800127a:	f000 fd99 	bl	8001db0 <cliPrintf>

    ret = true;
 800127e:	2301      	movs	r3, #1
 8001280:	73fb      	strb	r3, [r7, #15]
  }

  if(args->argc == 1 && args->isStr(0, "start") == true)
 8001282:	687b      	ldr	r3, [r7, #4]
 8001284:	881b      	ldrh	r3, [r3, #0]
 8001286:	2b01      	cmp	r3, #1
 8001288:	d128      	bne.n	80012dc <cliBeacon+0xa0>
 800128a:	687b      	ldr	r3, [r7, #4]
 800128c:	695b      	ldr	r3, [r3, #20]
 800128e:	4934      	ldr	r1, [pc, #208]	@ (8001360 <cliBeacon+0x124>)
 8001290:	2000      	movs	r0, #0
 8001292:	4798      	blx	r3
 8001294:	4603      	mov	r3, r0
 8001296:	2b00      	cmp	r3, #0
 8001298:	d020      	beq.n	80012dc <cliBeacon+0xa0>
  {
    if(beacon_tbl.rf_status == true)
 800129a:	4b2f      	ldr	r3, [pc, #188]	@ (8001358 <cliBeacon+0x11c>)
 800129c:	7a1b      	ldrb	r3, [r3, #8]
 800129e:	2b00      	cmp	r3, #0
 80012a0:	d017      	beq.n	80012d2 <cliBeacon+0x96>
    {
      cliPrintf("Open Success\n");
 80012a2:	4830      	ldr	r0, [pc, #192]	@ (8001364 <cliBeacon+0x128>)
 80012a4:	f000 fd84 	bl	8001db0 <cliPrintf>

      while(1)
      {
        uartPrintf(beacon_tbl.ch, "%d %d %d\n", beacon_tbl.floor, beacon_tbl.x, beacon_tbl.y);
 80012a8:	4b2b      	ldr	r3, [pc, #172]	@ (8001358 <cliBeacon+0x11c>)
 80012aa:	78d8      	ldrb	r0, [r3, #3]
 80012ac:	4b2a      	ldr	r3, [pc, #168]	@ (8001358 <cliBeacon+0x11c>)
 80012ae:	781b      	ldrb	r3, [r3, #0]
 80012b0:	461a      	mov	r2, r3
 80012b2:	4b29      	ldr	r3, [pc, #164]	@ (8001358 <cliBeacon+0x11c>)
 80012b4:	785b      	ldrb	r3, [r3, #1]
 80012b6:	4619      	mov	r1, r3
 80012b8:	4b27      	ldr	r3, [pc, #156]	@ (8001358 <cliBeacon+0x11c>)
 80012ba:	789b      	ldrb	r3, [r3, #2]
 80012bc:	9300      	str	r3, [sp, #0]
 80012be:	460b      	mov	r3, r1
 80012c0:	4929      	ldr	r1, [pc, #164]	@ (8001368 <cliBeacon+0x12c>)
 80012c2:	f001 f96b 	bl	800259c <uartPrintf>
        delay(1000);
 80012c6:	f44f 707a 	mov.w	r0, #1000	@ 0x3e8
 80012ca:	f7ff fd29 	bl	8000d20 <delay>
        uartPrintf(beacon_tbl.ch, "%d %d %d\n", beacon_tbl.floor, beacon_tbl.x, beacon_tbl.y);
 80012ce:	bf00      	nop
 80012d0:	e7ea      	b.n	80012a8 <cliBeacon+0x6c>
      }
    }
    else
    {
      cliPrintf("Open Fail\n");
 80012d2:	4826      	ldr	r0, [pc, #152]	@ (800136c <cliBeacon+0x130>)
 80012d4:	f000 fd6c 	bl	8001db0 <cliPrintf>
    }

    ret = true;
 80012d8:	2301      	movs	r3, #1
 80012da:	73fb      	strb	r3, [r7, #15]
  }

  if(args->argc == 4 && args->isStr(0, "set") == true)
 80012dc:	687b      	ldr	r3, [r7, #4]
 80012de:	881b      	ldrh	r3, [r3, #0]
 80012e0:	2b04      	cmp	r3, #4
 80012e2:	d124      	bne.n	800132e <cliBeacon+0xf2>
 80012e4:	687b      	ldr	r3, [r7, #4]
 80012e6:	695b      	ldr	r3, [r3, #20]
 80012e8:	4921      	ldr	r1, [pc, #132]	@ (8001370 <cliBeacon+0x134>)
 80012ea:	2000      	movs	r0, #0
 80012ec:	4798      	blx	r3
 80012ee:	4603      	mov	r3, r0
 80012f0:	2b00      	cmp	r3, #0
 80012f2:	d01c      	beq.n	800132e <cliBeacon+0xf2>
  {
    uint8_t beacon_floor = (uint8_t)args->getData(1);
 80012f4:	687b      	ldr	r3, [r7, #4]
 80012f6:	689b      	ldr	r3, [r3, #8]
 80012f8:	2001      	movs	r0, #1
 80012fa:	4798      	blx	r3
 80012fc:	4603      	mov	r3, r0
 80012fe:	72fb      	strb	r3, [r7, #11]
    uint8_t beacon_x = (uint8_t)args->getData(2);
 8001300:	687b      	ldr	r3, [r7, #4]
 8001302:	689b      	ldr	r3, [r3, #8]
 8001304:	2002      	movs	r0, #2
 8001306:	4798      	blx	r3
 8001308:	4603      	mov	r3, r0
 800130a:	72bb      	strb	r3, [r7, #10]
    uint8_t beacon_y = (uint8_t)args->getData(3);
 800130c:	687b      	ldr	r3, [r7, #4]
 800130e:	689b      	ldr	r3, [r3, #8]
 8001310:	2003      	movs	r0, #3
 8001312:	4798      	blx	r3
 8001314:	4603      	mov	r3, r0
 8001316:	727b      	strb	r3, [r7, #9]

    beacon_tbl.floor = beacon_floor;
 8001318:	4a0f      	ldr	r2, [pc, #60]	@ (8001358 <cliBeacon+0x11c>)
 800131a:	7afb      	ldrb	r3, [r7, #11]
 800131c:	7013      	strb	r3, [r2, #0]
    beacon_tbl.x = beacon_x;
 800131e:	4a0e      	ldr	r2, [pc, #56]	@ (8001358 <cliBeacon+0x11c>)
 8001320:	7abb      	ldrb	r3, [r7, #10]
 8001322:	7053      	strb	r3, [r2, #1]
    beacon_tbl.y = beacon_y;
 8001324:	4a0c      	ldr	r2, [pc, #48]	@ (8001358 <cliBeacon+0x11c>)
 8001326:	7a7b      	ldrb	r3, [r7, #9]
 8001328:	7093      	strb	r3, [r2, #2]

    ret = true;
 800132a:	2301      	movs	r3, #1
 800132c:	73fb      	strb	r3, [r7, #15]
  }

  if(ret != true)
 800132e:	7bfb      	ldrb	r3, [r7, #15]
 8001330:	f083 0301 	eor.w	r3, r3, #1
 8001334:	b2db      	uxtb	r3, r3
 8001336:	2b00      	cmp	r3, #0
 8001338:	d008      	beq.n	800134c <cliBeacon+0x110>
  {
    cliPrintf("beacon info\n");
 800133a:	480e      	ldr	r0, [pc, #56]	@ (8001374 <cliBeacon+0x138>)
 800133c:	f000 fd38 	bl	8001db0 <cliPrintf>
    cliPrintf("beacon set floor, x, y\n");
 8001340:	480d      	ldr	r0, [pc, #52]	@ (8001378 <cliBeacon+0x13c>)
 8001342:	f000 fd35 	bl	8001db0 <cliPrintf>
    cliPrintf("beacon start\n");
 8001346:	480d      	ldr	r0, [pc, #52]	@ (800137c <cliBeacon+0x140>)
 8001348:	f000 fd32 	bl	8001db0 <cliPrintf>
  }
}
 800134c:	bf00      	nop
 800134e:	3710      	adds	r7, #16
 8001350:	46bd      	mov	sp, r7
 8001352:	bd80      	pop	{r7, pc}
 8001354:	08008250 	.word	0x08008250
 8001358:	200001f8 	.word	0x200001f8
 800135c:	08008258 	.word	0x08008258
 8001360:	08008278 	.word	0x08008278
 8001364:	08008280 	.word	0x08008280
 8001368:	08008290 	.word	0x08008290
 800136c:	0800829c 	.word	0x0800829c
 8001370:	080082a8 	.word	0x080082a8
 8001374:	080082ac 	.word	0x080082ac
 8001378:	080082bc 	.word	0x080082bc
 800137c:	080082d4 	.word	0x080082d4

08001380 <cliInit>:
void cliShowList(cli_args_t *args);
void cliMemoryDump(cli_args_t *args);


bool cliInit(void)
{
 8001380:	b580      	push	{r7, lr}
 8001382:	af00      	add	r7, sp, #0
  cli_node.is_open = false;
 8001384:	4b1b      	ldr	r3, [pc, #108]	@ (80013f4 <cliInit+0x74>)
 8001386:	2200      	movs	r2, #0
 8001388:	721a      	strb	r2, [r3, #8]
  cli_node.is_log  = false;
 800138a:	4b1a      	ldr	r3, [pc, #104]	@ (80013f4 <cliInit+0x74>)
 800138c:	2200      	movs	r2, #0
 800138e:	725a      	strb	r2, [r3, #9]
  cli_node.state   = CLI_RX_IDLE;
 8001390:	4b18      	ldr	r3, [pc, #96]	@ (80013f4 <cliInit+0x74>)
 8001392:	2200      	movs	r2, #0
 8001394:	741a      	strb	r2, [r3, #16]

  cli_node.hist_line_i     = 0;
 8001396:	4b17      	ldr	r3, [pc, #92]	@ (80013f4 <cliInit+0x74>)
 8001398:	2200      	movs	r2, #0
 800139a:	f883 2195 	strb.w	r2, [r3, #405]	@ 0x195
  cli_node.hist_line_last  = 0;
 800139e:	4b15      	ldr	r3, [pc, #84]	@ (80013f4 <cliInit+0x74>)
 80013a0:	2200      	movs	r2, #0
 80013a2:	f883 2196 	strb.w	r2, [r3, #406]	@ 0x196
  cli_node.hist_line_count = 0;
 80013a6:	4b13      	ldr	r3, [pc, #76]	@ (80013f4 <cliInit+0x74>)
 80013a8:	2200      	movs	r2, #0
 80013aa:	f883 2197 	strb.w	r2, [r3, #407]	@ 0x197
  cli_node.hist_line_new   = false;
 80013ae:	4b11      	ldr	r3, [pc, #68]	@ (80013f4 <cliInit+0x74>)
 80013b0:	2200      	movs	r2, #0
 80013b2:	f883 2194 	strb.w	r2, [r3, #404]	@ 0x194

  cli_node.cmd_args.getData  = cliArgsGetData;
 80013b6:	4b0f      	ldr	r3, [pc, #60]	@ (80013f4 <cliInit+0x74>)
 80013b8:	4a0f      	ldr	r2, [pc, #60]	@ (80013f8 <cliInit+0x78>)
 80013ba:	f8c3 24b8 	str.w	r2, [r3, #1208]	@ 0x4b8
  cli_node.cmd_args.getFloat = cliArgsGetFloat;
 80013be:	4b0d      	ldr	r3, [pc, #52]	@ (80013f4 <cliInit+0x74>)
 80013c0:	4a0e      	ldr	r2, [pc, #56]	@ (80013fc <cliInit+0x7c>)
 80013c2:	f8c3 24bc 	str.w	r2, [r3, #1212]	@ 0x4bc
  cli_node.cmd_args.getStr   = cliArgsGetStr;
 80013c6:	4b0b      	ldr	r3, [pc, #44]	@ (80013f4 <cliInit+0x74>)
 80013c8:	4a0d      	ldr	r2, [pc, #52]	@ (8001400 <cliInit+0x80>)
 80013ca:	f8c3 24c0 	str.w	r2, [r3, #1216]	@ 0x4c0
  cli_node.cmd_args.isStr    = cliArgsIsStr;
 80013ce:	4b09      	ldr	r3, [pc, #36]	@ (80013f4 <cliInit+0x74>)
 80013d0:	4a0c      	ldr	r2, [pc, #48]	@ (8001404 <cliInit+0x84>)
 80013d2:	f8c3 24c4 	str.w	r2, [r3, #1220]	@ 0x4c4

  cliLineClean(&cli_node);
 80013d6:	4807      	ldr	r0, [pc, #28]	@ (80013f4 <cliInit+0x74>)
 80013d8:	f000 fb5a 	bl	8001a90 <cliLineClean>


  cliAdd("help", cliShowList);
 80013dc:	490a      	ldr	r1, [pc, #40]	@ (8001408 <cliInit+0x88>)
 80013de:	480b      	ldr	r0, [pc, #44]	@ (800140c <cliInit+0x8c>)
 80013e0:	f000 fdda 	bl	8001f98 <cliAdd>
  cliAdd("md"  , cliMemoryDump);
 80013e4:	490a      	ldr	r1, [pc, #40]	@ (8001410 <cliInit+0x90>)
 80013e6:	480b      	ldr	r0, [pc, #44]	@ (8001414 <cliInit+0x94>)
 80013e8:	f000 fdd6 	bl	8001f98 <cliAdd>

  return true;
 80013ec:	2301      	movs	r3, #1
}
 80013ee:	4618      	mov	r0, r3
 80013f0:	bd80      	pop	{r7, pc}
 80013f2:	bf00      	nop
 80013f4:	20000204 	.word	0x20000204
 80013f8:	08001e61 	.word	0x08001e61
 80013fc:	08001eb1 	.word	0x08001eb1
 8001400:	08001f01 	.word	0x08001f01
 8001404:	08001f45 	.word	0x08001f45
 8001408:	08002029 	.word	0x08002029
 800140c:	080082e4 	.word	0x080082e4
 8001410:	08002099 	.word	0x08002099
 8001414:	080082ec 	.word	0x080082ec

08001418 <cliOpen>:

bool cliOpen(uint8_t ch, uint32_t baud)
{
 8001418:	b580      	push	{r7, lr}
 800141a:	b082      	sub	sp, #8
 800141c:	af00      	add	r7, sp, #0
 800141e:	4603      	mov	r3, r0
 8001420:	6039      	str	r1, [r7, #0]
 8001422:	71fb      	strb	r3, [r7, #7]
  cli_node.ch = ch;
 8001424:	4a0a      	ldr	r2, [pc, #40]	@ (8001450 <cliOpen+0x38>)
 8001426:	79fb      	ldrb	r3, [r7, #7]
 8001428:	7013      	strb	r3, [r2, #0]
  cli_node.baud = baud;
 800142a:	4a09      	ldr	r2, [pc, #36]	@ (8001450 <cliOpen+0x38>)
 800142c:	683b      	ldr	r3, [r7, #0]
 800142e:	6053      	str	r3, [r2, #4]

  cli_node.is_open = uartOpen(ch, baud);
 8001430:	79fb      	ldrb	r3, [r7, #7]
 8001432:	6839      	ldr	r1, [r7, #0]
 8001434:	4618      	mov	r0, r3
 8001436:	f000 feeb 	bl	8002210 <uartOpen>
 800143a:	4603      	mov	r3, r0
 800143c:	461a      	mov	r2, r3
 800143e:	4b04      	ldr	r3, [pc, #16]	@ (8001450 <cliOpen+0x38>)
 8001440:	721a      	strb	r2, [r3, #8]

  return cli_node.is_open;
 8001442:	4b03      	ldr	r3, [pc, #12]	@ (8001450 <cliOpen+0x38>)
 8001444:	7a1b      	ldrb	r3, [r3, #8]
}
 8001446:	4618      	mov	r0, r3
 8001448:	3708      	adds	r7, #8
 800144a:	46bd      	mov	sp, r7
 800144c:	bd80      	pop	{r7, pc}
 800144e:	bf00      	nop
 8001450:	20000204 	.word	0x20000204

08001454 <cliShowLog>:
  cli_node.is_log = false;
  return true;
}

void cliShowLog(cli_t *p_cli)
{
 8001454:	b580      	push	{r7, lr}
 8001456:	b084      	sub	sp, #16
 8001458:	af00      	add	r7, sp, #0
 800145a:	6078      	str	r0, [r7, #4]
  if (cli_node.is_log == true)
 800145c:	4b34      	ldr	r3, [pc, #208]	@ (8001530 <cliShowLog+0xdc>)
 800145e:	7a5b      	ldrb	r3, [r3, #9]
 8001460:	2b00      	cmp	r3, #0
 8001462:	d061      	beq.n	8001528 <cliShowLog+0xd4>
  {
    uartPrintf(p_cli->log_ch, "Cursor  : %d\n", p_cli->line.cursor);
 8001464:	687b      	ldr	r3, [r7, #4]
 8001466:	7a98      	ldrb	r0, [r3, #10]
 8001468:	687b      	ldr	r3, [r7, #4]
 800146a:	f893 336b 	ldrb.w	r3, [r3, #875]	@ 0x36b
 800146e:	461a      	mov	r2, r3
 8001470:	4930      	ldr	r1, [pc, #192]	@ (8001534 <cliShowLog+0xe0>)
 8001472:	f001 f893 	bl	800259c <uartPrintf>
    uartPrintf(p_cli->log_ch, "Count   : %d\n", p_cli->line.count);
 8001476:	687b      	ldr	r3, [r7, #4]
 8001478:	7a98      	ldrb	r0, [r3, #10]
 800147a:	687b      	ldr	r3, [r7, #4]
 800147c:	f893 336c 	ldrb.w	r3, [r3, #876]	@ 0x36c
 8001480:	461a      	mov	r2, r3
 8001482:	492d      	ldr	r1, [pc, #180]	@ (8001538 <cliShowLog+0xe4>)
 8001484:	f001 f88a 	bl	800259c <uartPrintf>
    uartPrintf(p_cli->log_ch, "buf_len : %d\n", p_cli->line.buf_len);
 8001488:	687b      	ldr	r3, [r7, #4]
 800148a:	7a98      	ldrb	r0, [r3, #10]
 800148c:	687b      	ldr	r3, [r7, #4]
 800148e:	f893 336a 	ldrb.w	r3, [r3, #874]	@ 0x36a
 8001492:	461a      	mov	r2, r3
 8001494:	4929      	ldr	r1, [pc, #164]	@ (800153c <cliShowLog+0xe8>)
 8001496:	f001 f881 	bl	800259c <uartPrintf>
    uartPrintf(p_cli->log_ch, "buf     : %s\n", p_cli->line.buf);
 800149a:	687b      	ldr	r3, [r7, #4]
 800149c:	7a98      	ldrb	r0, [r3, #10]
 800149e:	687b      	ldr	r3, [r7, #4]
 80014a0:	f203 332a 	addw	r3, r3, #810	@ 0x32a
 80014a4:	461a      	mov	r2, r3
 80014a6:	4926      	ldr	r1, [pc, #152]	@ (8001540 <cliShowLog+0xec>)
 80014a8:	f001 f878 	bl	800259c <uartPrintf>
    uartPrintf(p_cli->log_ch, "line_i  : %d\n", p_cli->hist_line_i);
 80014ac:	687b      	ldr	r3, [r7, #4]
 80014ae:	7a98      	ldrb	r0, [r3, #10]
 80014b0:	687b      	ldr	r3, [r7, #4]
 80014b2:	f993 3195 	ldrsb.w	r3, [r3, #405]	@ 0x195
 80014b6:	461a      	mov	r2, r3
 80014b8:	4922      	ldr	r1, [pc, #136]	@ (8001544 <cliShowLog+0xf0>)
 80014ba:	f001 f86f 	bl	800259c <uartPrintf>
    uartPrintf(p_cli->log_ch, "line_lt : %d\n", p_cli->hist_line_last);
 80014be:	687b      	ldr	r3, [r7, #4]
 80014c0:	7a98      	ldrb	r0, [r3, #10]
 80014c2:	687b      	ldr	r3, [r7, #4]
 80014c4:	f893 3196 	ldrb.w	r3, [r3, #406]	@ 0x196
 80014c8:	461a      	mov	r2, r3
 80014ca:	491f      	ldr	r1, [pc, #124]	@ (8001548 <cliShowLog+0xf4>)
 80014cc:	f001 f866 	bl	800259c <uartPrintf>
    uartPrintf(p_cli->log_ch, "line_c  : %d\n", p_cli->hist_line_count);
 80014d0:	687b      	ldr	r3, [r7, #4]
 80014d2:	7a98      	ldrb	r0, [r3, #10]
 80014d4:	687b      	ldr	r3, [r7, #4]
 80014d6:	f893 3197 	ldrb.w	r3, [r3, #407]	@ 0x197
 80014da:	461a      	mov	r2, r3
 80014dc:	491b      	ldr	r1, [pc, #108]	@ (800154c <cliShowLog+0xf8>)
 80014de:	f001 f85d 	bl	800259c <uartPrintf>

    for (int i=0; i<p_cli->hist_line_count; i++)
 80014e2:	2300      	movs	r3, #0
 80014e4:	60fb      	str	r3, [r7, #12]
 80014e6:	e012      	b.n	800150e <cliShowLog+0xba>
    {
      uartPrintf(p_cli->log_ch, "buf %d   : %s\n", i, p_cli->line_buf[i].buf);
 80014e8:	687b      	ldr	r3, [r7, #4]
 80014ea:	7a98      	ldrb	r0, [r3, #10]
 80014ec:	68fa      	ldr	r2, [r7, #12]
 80014ee:	4613      	mov	r3, r2
 80014f0:	015b      	lsls	r3, r3, #5
 80014f2:	4413      	add	r3, r2
 80014f4:	005b      	lsls	r3, r3, #1
 80014f6:	4413      	add	r3, r2
 80014f8:	f503 73cc 	add.w	r3, r3, #408	@ 0x198
 80014fc:	687a      	ldr	r2, [r7, #4]
 80014fe:	4413      	add	r3, r2
 8001500:	68fa      	ldr	r2, [r7, #12]
 8001502:	4913      	ldr	r1, [pc, #76]	@ (8001550 <cliShowLog+0xfc>)
 8001504:	f001 f84a 	bl	800259c <uartPrintf>
    for (int i=0; i<p_cli->hist_line_count; i++)
 8001508:	68fb      	ldr	r3, [r7, #12]
 800150a:	3301      	adds	r3, #1
 800150c:	60fb      	str	r3, [r7, #12]
 800150e:	687b      	ldr	r3, [r7, #4]
 8001510:	f893 3197 	ldrb.w	r3, [r3, #407]	@ 0x197
 8001514:	461a      	mov	r2, r3
 8001516:	68fb      	ldr	r3, [r7, #12]
 8001518:	4293      	cmp	r3, r2
 800151a:	dbe5      	blt.n	80014e8 <cliShowLog+0x94>
    }
    uartPrintf(p_cli->log_ch, "\n");
 800151c:	687b      	ldr	r3, [r7, #4]
 800151e:	7a9b      	ldrb	r3, [r3, #10]
 8001520:	490c      	ldr	r1, [pc, #48]	@ (8001554 <cliShowLog+0x100>)
 8001522:	4618      	mov	r0, r3
 8001524:	f001 f83a 	bl	800259c <uartPrintf>
  }
}
 8001528:	bf00      	nop
 800152a:	3710      	adds	r7, #16
 800152c:	46bd      	mov	sp, r7
 800152e:	bd80      	pop	{r7, pc}
 8001530:	20000204 	.word	0x20000204
 8001534:	080082f0 	.word	0x080082f0
 8001538:	08008300 	.word	0x08008300
 800153c:	08008310 	.word	0x08008310
 8001540:	08008320 	.word	0x08008320
 8001544:	08008330 	.word	0x08008330
 8001548:	08008340 	.word	0x08008340
 800154c:	08008350 	.word	0x08008350
 8001550:	08008360 	.word	0x08008360
 8001554:	08008370 	.word	0x08008370

08001558 <cliShowPrompt>:

void cliShowPrompt(cli_t *p_cli)
{
 8001558:	b580      	push	{r7, lr}
 800155a:	b082      	sub	sp, #8
 800155c:	af00      	add	r7, sp, #0
 800155e:	6078      	str	r0, [r7, #4]
  uartPrintf(p_cli->ch, "\n\r");
 8001560:	687b      	ldr	r3, [r7, #4]
 8001562:	781b      	ldrb	r3, [r3, #0]
 8001564:	4906      	ldr	r1, [pc, #24]	@ (8001580 <cliShowPrompt+0x28>)
 8001566:	4618      	mov	r0, r3
 8001568:	f001 f818 	bl	800259c <uartPrintf>
  uartPrintf(p_cli->ch, CLI_PROMPT_STR);
 800156c:	687b      	ldr	r3, [r7, #4]
 800156e:	781b      	ldrb	r3, [r3, #0]
 8001570:	4904      	ldr	r1, [pc, #16]	@ (8001584 <cliShowPrompt+0x2c>)
 8001572:	4618      	mov	r0, r3
 8001574:	f001 f812 	bl	800259c <uartPrintf>
}
 8001578:	bf00      	nop
 800157a:	3708      	adds	r7, #8
 800157c:	46bd      	mov	sp, r7
 800157e:	bd80      	pop	{r7, pc}
 8001580:	08008374 	.word	0x08008374
 8001584:	08008378 	.word	0x08008378

08001588 <cliMain>:

bool cliMain(void)
{
 8001588:	b580      	push	{r7, lr}
 800158a:	af00      	add	r7, sp, #0
  if (cli_node.is_open != true)
 800158c:	4b0e      	ldr	r3, [pc, #56]	@ (80015c8 <cliMain+0x40>)
 800158e:	7a1b      	ldrb	r3, [r3, #8]
 8001590:	f083 0301 	eor.w	r3, r3, #1
 8001594:	b2db      	uxtb	r3, r3
 8001596:	2b00      	cmp	r3, #0
 8001598:	d001      	beq.n	800159e <cliMain+0x16>
  {
    return false;
 800159a:	2300      	movs	r3, #0
 800159c:	e012      	b.n	80015c4 <cliMain+0x3c>
  }

  if (uartAvailable(cli_node.ch) > 0)
 800159e:	4b0a      	ldr	r3, [pc, #40]	@ (80015c8 <cliMain+0x40>)
 80015a0:	781b      	ldrb	r3, [r3, #0]
 80015a2:	4618      	mov	r0, r3
 80015a4:	f000 ff46 	bl	8002434 <uartAvailable>
 80015a8:	4603      	mov	r3, r0
 80015aa:	2b00      	cmp	r3, #0
 80015ac:	d009      	beq.n	80015c2 <cliMain+0x3a>
  {
    cliUpdate(&cli_node, uartRead(cli_node.ch));
 80015ae:	4b06      	ldr	r3, [pc, #24]	@ (80015c8 <cliMain+0x40>)
 80015b0:	781b      	ldrb	r3, [r3, #0]
 80015b2:	4618      	mov	r0, r3
 80015b4:	f000 ff8a 	bl	80024cc <uartRead>
 80015b8:	4603      	mov	r3, r0
 80015ba:	4619      	mov	r1, r3
 80015bc:	4802      	ldr	r0, [pc, #8]	@ (80015c8 <cliMain+0x40>)
 80015be:	f000 f805 	bl	80015cc <cliUpdate>
  }

  return true;
 80015c2:	2301      	movs	r3, #1
}
 80015c4:	4618      	mov	r0, r3
 80015c6:	bd80      	pop	{r7, pc}
 80015c8:	20000204 	.word	0x20000204

080015cc <cliUpdate>:
{
  return uartWrite(cli_node.ch, p_data, length);
}

bool cliUpdate(cli_t *p_cli, uint8_t rx_data)
{
 80015cc:	b580      	push	{r7, lr}
 80015ce:	b08c      	sub	sp, #48	@ 0x30
 80015d0:	af00      	add	r7, sp, #0
 80015d2:	6078      	str	r0, [r7, #4]
 80015d4:	460b      	mov	r3, r1
 80015d6:	70fb      	strb	r3, [r7, #3]
  bool ret = false;
 80015d8:	2300      	movs	r3, #0
 80015da:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
  uint8_t tx_buf[8];
  cli_line_t *line;

  line = &p_cli->line;
 80015de:	687b      	ldr	r3, [r7, #4]
 80015e0:	f203 332a 	addw	r3, r3, #810	@ 0x32a
 80015e4:	61fb      	str	r3, [r7, #28]


  if (p_cli->state == CLI_RX_IDLE)
 80015e6:	687b      	ldr	r3, [r7, #4]
 80015e8:	7c1b      	ldrb	r3, [r3, #16]
 80015ea:	2b00      	cmp	r3, #0
 80015ec:	f040 816d 	bne.w	80018ca <cliUpdate+0x2fe>
  {
    switch(rx_data)
 80015f0:	78fb      	ldrb	r3, [r7, #3]
 80015f2:	2b7f      	cmp	r3, #127	@ 0x7f
 80015f4:	d02a      	beq.n	800164c <cliUpdate+0x80>
 80015f6:	2b7f      	cmp	r3, #127	@ 0x7f
 80015f8:	f300 80da 	bgt.w	80017b0 <cliUpdate+0x1e4>
 80015fc:	2b1b      	cmp	r3, #27
 80015fe:	d021      	beq.n	8001644 <cliUpdate+0x78>
 8001600:	2b1b      	cmp	r3, #27
 8001602:	f300 80d5 	bgt.w	80017b0 <cliUpdate+0x1e4>
 8001606:	2b08      	cmp	r3, #8
 8001608:	d062      	beq.n	80016d0 <cliUpdate+0x104>
 800160a:	2b0d      	cmp	r3, #13
 800160c:	f040 80d0 	bne.w	80017b0 <cliUpdate+0x1e4>
    {
      // 엔터
      //
      case CLI_KEY_ENTER:
        if (line->count > 0)
 8001610:	69fb      	ldr	r3, [r7, #28]
 8001612:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 8001616:	2b00      	cmp	r3, #0
 8001618:	d005      	beq.n	8001626 <cliUpdate+0x5a>
        {
          cliLineAdd(p_cli);
 800161a:	6878      	ldr	r0, [r7, #4]
 800161c:	f000 fa52 	bl	8001ac4 <cliLineAdd>
          cliRunCmd(p_cli);
 8001620:	6878      	ldr	r0, [r7, #4]
 8001622:	f000 fb23 	bl	8001c6c <cliRunCmd>
        }

        line->count = 0;
 8001626:	69fb      	ldr	r3, [r7, #28]
 8001628:	2200      	movs	r2, #0
 800162a:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
        line->cursor = 0;
 800162e:	69fb      	ldr	r3, [r7, #28]
 8001630:	2200      	movs	r2, #0
 8001632:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
        line->buf[0] = 0;
 8001636:	69fb      	ldr	r3, [r7, #28]
 8001638:	2200      	movs	r2, #0
 800163a:	701a      	strb	r2, [r3, #0]
        cliShowPrompt(p_cli);
 800163c:	6878      	ldr	r0, [r7, #4]
 800163e:	f7ff ff8b 	bl	8001558 <cliShowPrompt>
        break;
 8001642:	e142      	b.n	80018ca <cliUpdate+0x2fe>


      case CLI_KEY_ESC:
        p_cli->state = CLI_RX_SP1;
 8001644:	687b      	ldr	r3, [r7, #4]
 8001646:	2201      	movs	r2, #1
 8001648:	741a      	strb	r2, [r3, #16]
        break;
 800164a:	e13e      	b.n	80018ca <cliUpdate+0x2fe>


      // DEL
      //
      case CLI_KEY_DEL:
        if (line->cursor < line->count)
 800164c:	69fb      	ldr	r3, [r7, #28]
 800164e:	f893 2041 	ldrb.w	r2, [r3, #65]	@ 0x41
 8001652:	69fb      	ldr	r3, [r7, #28]
 8001654:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 8001658:	429a      	cmp	r2, r3
 800165a:	f080 8131 	bcs.w	80018c0 <cliUpdate+0x2f4>
        {
          uint8_t mov_len;

          mov_len = line->count - line->cursor;
 800165e:	69fb      	ldr	r3, [r7, #28]
 8001660:	f893 2042 	ldrb.w	r2, [r3, #66]	@ 0x42
 8001664:	69fb      	ldr	r3, [r7, #28]
 8001666:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 800166a:	1ad3      	subs	r3, r2, r3
 800166c:	76fb      	strb	r3, [r7, #27]
          for (int i=1; i<mov_len; i++)
 800166e:	2301      	movs	r3, #1
 8001670:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8001672:	e013      	b.n	800169c <cliUpdate+0xd0>
          {
            line->buf[line->cursor + i - 1] = line->buf[line->cursor + i];
 8001674:	69fb      	ldr	r3, [r7, #28]
 8001676:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 800167a:	461a      	mov	r2, r3
 800167c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800167e:	441a      	add	r2, r3
 8001680:	69fb      	ldr	r3, [r7, #28]
 8001682:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8001686:	4619      	mov	r1, r3
 8001688:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800168a:	440b      	add	r3, r1
 800168c:	3b01      	subs	r3, #1
 800168e:	69f9      	ldr	r1, [r7, #28]
 8001690:	5c89      	ldrb	r1, [r1, r2]
 8001692:	69fa      	ldr	r2, [r7, #28]
 8001694:	54d1      	strb	r1, [r2, r3]
          for (int i=1; i<mov_len; i++)
 8001696:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8001698:	3301      	adds	r3, #1
 800169a:	62fb      	str	r3, [r7, #44]	@ 0x2c
 800169c:	7efb      	ldrb	r3, [r7, #27]
 800169e:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 80016a0:	429a      	cmp	r2, r3
 80016a2:	dbe7      	blt.n	8001674 <cliUpdate+0xa8>
          }

          line->count--;
 80016a4:	69fb      	ldr	r3, [r7, #28]
 80016a6:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 80016aa:	3b01      	subs	r3, #1
 80016ac:	b2da      	uxtb	r2, r3
 80016ae:	69fb      	ldr	r3, [r7, #28]
 80016b0:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
          line->buf[line->count] = 0;
 80016b4:	69fb      	ldr	r3, [r7, #28]
 80016b6:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 80016ba:	461a      	mov	r2, r3
 80016bc:	69fb      	ldr	r3, [r7, #28]
 80016be:	2100      	movs	r1, #0
 80016c0:	5499      	strb	r1, [r3, r2]

          uartPrintf(p_cli->ch, "\x1B[1P");
 80016c2:	687b      	ldr	r3, [r7, #4]
 80016c4:	781b      	ldrb	r3, [r3, #0]
 80016c6:	498d      	ldr	r1, [pc, #564]	@ (80018fc <cliUpdate+0x330>)
 80016c8:	4618      	mov	r0, r3
 80016ca:	f000 ff67 	bl	800259c <uartPrintf>
        }
        break;
 80016ce:	e0f7      	b.n	80018c0 <cliUpdate+0x2f4>


      // 백스페이스
      //
      case CLI_KEY_BACK:
        if (line->count > 0 && line->cursor > 0)
 80016d0:	69fb      	ldr	r3, [r7, #28]
 80016d2:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 80016d6:	2b00      	cmp	r3, #0
 80016d8:	d055      	beq.n	8001786 <cliUpdate+0x1ba>
 80016da:	69fb      	ldr	r3, [r7, #28]
 80016dc:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 80016e0:	2b00      	cmp	r3, #0
 80016e2:	d050      	beq.n	8001786 <cliUpdate+0x1ba>
        {
          if (line->cursor == line->count)
 80016e4:	69fb      	ldr	r3, [r7, #28]
 80016e6:	f893 2041 	ldrb.w	r2, [r3, #65]	@ 0x41
 80016ea:	69fb      	ldr	r3, [r7, #28]
 80016ec:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 80016f0:	429a      	cmp	r2, r3
 80016f2:	d10e      	bne.n	8001712 <cliUpdate+0x146>
          {
            line->count--;
 80016f4:	69fb      	ldr	r3, [r7, #28]
 80016f6:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 80016fa:	3b01      	subs	r3, #1
 80016fc:	b2da      	uxtb	r2, r3
 80016fe:	69fb      	ldr	r3, [r7, #28]
 8001700:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
            line->buf[line->count] = 0;
 8001704:	69fb      	ldr	r3, [r7, #28]
 8001706:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 800170a:	461a      	mov	r2, r3
 800170c:	69fb      	ldr	r3, [r7, #28]
 800170e:	2100      	movs	r1, #0
 8001710:	5499      	strb	r1, [r3, r2]
          }

          if (line->cursor < line->count)
 8001712:	69fb      	ldr	r3, [r7, #28]
 8001714:	f893 2041 	ldrb.w	r2, [r3, #65]	@ 0x41
 8001718:	69fb      	ldr	r3, [r7, #28]
 800171a:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 800171e:	429a      	cmp	r2, r3
 8001720:	d231      	bcs.n	8001786 <cliUpdate+0x1ba>
          {
            uint8_t mov_len;

            mov_len = line->count - line->cursor;
 8001722:	69fb      	ldr	r3, [r7, #28]
 8001724:	f893 2042 	ldrb.w	r2, [r3, #66]	@ 0x42
 8001728:	69fb      	ldr	r3, [r7, #28]
 800172a:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 800172e:	1ad3      	subs	r3, r2, r3
 8001730:	76bb      	strb	r3, [r7, #26]

            for (int i=0; i<mov_len; i++)
 8001732:	2300      	movs	r3, #0
 8001734:	62bb      	str	r3, [r7, #40]	@ 0x28
 8001736:	e013      	b.n	8001760 <cliUpdate+0x194>
            {
              line->buf[line->cursor + i - 1] = line->buf[line->cursor + i];
 8001738:	69fb      	ldr	r3, [r7, #28]
 800173a:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 800173e:	461a      	mov	r2, r3
 8001740:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8001742:	441a      	add	r2, r3
 8001744:	69fb      	ldr	r3, [r7, #28]
 8001746:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 800174a:	4619      	mov	r1, r3
 800174c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800174e:	440b      	add	r3, r1
 8001750:	3b01      	subs	r3, #1
 8001752:	69f9      	ldr	r1, [r7, #28]
 8001754:	5c89      	ldrb	r1, [r1, r2]
 8001756:	69fa      	ldr	r2, [r7, #28]
 8001758:	54d1      	strb	r1, [r2, r3]
            for (int i=0; i<mov_len; i++)
 800175a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800175c:	3301      	adds	r3, #1
 800175e:	62bb      	str	r3, [r7, #40]	@ 0x28
 8001760:	7ebb      	ldrb	r3, [r7, #26]
 8001762:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8001764:	429a      	cmp	r2, r3
 8001766:	dbe7      	blt.n	8001738 <cliUpdate+0x16c>
            }

            line->count--;
 8001768:	69fb      	ldr	r3, [r7, #28]
 800176a:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 800176e:	3b01      	subs	r3, #1
 8001770:	b2da      	uxtb	r2, r3
 8001772:	69fb      	ldr	r3, [r7, #28]
 8001774:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
            line->buf[line->count] = 0;
 8001778:	69fb      	ldr	r3, [r7, #28]
 800177a:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 800177e:	461a      	mov	r2, r3
 8001780:	69fb      	ldr	r3, [r7, #28]
 8001782:	2100      	movs	r1, #0
 8001784:	5499      	strb	r1, [r3, r2]
          }
        }

        if (line->cursor > 0)
 8001786:	69fb      	ldr	r3, [r7, #28]
 8001788:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 800178c:	2b00      	cmp	r3, #0
 800178e:	f000 8099 	beq.w	80018c4 <cliUpdate+0x2f8>
        {
          line->cursor--;
 8001792:	69fb      	ldr	r3, [r7, #28]
 8001794:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8001798:	3b01      	subs	r3, #1
 800179a:	b2da      	uxtb	r2, r3
 800179c:	69fb      	ldr	r3, [r7, #28]
 800179e:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
          uartPrintf(p_cli->ch, "\b \b\x1B[1P");
 80017a2:	687b      	ldr	r3, [r7, #4]
 80017a4:	781b      	ldrb	r3, [r3, #0]
 80017a6:	4956      	ldr	r1, [pc, #344]	@ (8001900 <cliUpdate+0x334>)
 80017a8:	4618      	mov	r0, r3
 80017aa:	f000 fef7 	bl	800259c <uartPrintf>
        }
        break;
 80017ae:	e089      	b.n	80018c4 <cliUpdate+0x2f8>


      default:
        if ((line->count + 1) < line->buf_len)
 80017b0:	69fb      	ldr	r3, [r7, #28]
 80017b2:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 80017b6:	3301      	adds	r3, #1
 80017b8:	69fa      	ldr	r2, [r7, #28]
 80017ba:	f892 2040 	ldrb.w	r2, [r2, #64]	@ 0x40
 80017be:	4293      	cmp	r3, r2
 80017c0:	f280 8082 	bge.w	80018c8 <cliUpdate+0x2fc>
        {
          if (line->cursor == line->count)
 80017c4:	69fb      	ldr	r3, [r7, #28]
 80017c6:	f893 2041 	ldrb.w	r2, [r3, #65]	@ 0x41
 80017ca:	69fb      	ldr	r3, [r7, #28]
 80017cc:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 80017d0:	429a      	cmp	r2, r3
 80017d2:	d124      	bne.n	800181e <cliUpdate+0x252>
          {
            uartWrite(p_cli->ch, &rx_data, 1);
 80017d4:	687b      	ldr	r3, [r7, #4]
 80017d6:	781b      	ldrb	r3, [r3, #0]
 80017d8:	1cf9      	adds	r1, r7, #3
 80017da:	2201      	movs	r2, #1
 80017dc:	4618      	mov	r0, r3
 80017de:	f000 fe9f 	bl	8002520 <uartWrite>

            line->buf[line->cursor] = rx_data;
 80017e2:	69fb      	ldr	r3, [r7, #28]
 80017e4:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 80017e8:	461a      	mov	r2, r3
 80017ea:	78f9      	ldrb	r1, [r7, #3]
 80017ec:	69fb      	ldr	r3, [r7, #28]
 80017ee:	5499      	strb	r1, [r3, r2]
            line->count++;
 80017f0:	69fb      	ldr	r3, [r7, #28]
 80017f2:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 80017f6:	3301      	adds	r3, #1
 80017f8:	b2da      	uxtb	r2, r3
 80017fa:	69fb      	ldr	r3, [r7, #28]
 80017fc:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
            line->cursor++;
 8001800:	69fb      	ldr	r3, [r7, #28]
 8001802:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8001806:	3301      	adds	r3, #1
 8001808:	b2da      	uxtb	r2, r3
 800180a:	69fb      	ldr	r3, [r7, #28]
 800180c:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
            line->buf[line->count] = 0;
 8001810:	69fb      	ldr	r3, [r7, #28]
 8001812:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 8001816:	461a      	mov	r2, r3
 8001818:	69fb      	ldr	r3, [r7, #28]
 800181a:	2100      	movs	r1, #0
 800181c:	5499      	strb	r1, [r3, r2]
          }
          if (line->cursor < line->count)
 800181e:	69fb      	ldr	r3, [r7, #28]
 8001820:	f893 2041 	ldrb.w	r2, [r3, #65]	@ 0x41
 8001824:	69fb      	ldr	r3, [r7, #28]
 8001826:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 800182a:	429a      	cmp	r2, r3
 800182c:	d24c      	bcs.n	80018c8 <cliUpdate+0x2fc>
          {
            uint8_t mov_len;

            mov_len = line->count - line->cursor;
 800182e:	69fb      	ldr	r3, [r7, #28]
 8001830:	f893 2042 	ldrb.w	r2, [r3, #66]	@ 0x42
 8001834:	69fb      	ldr	r3, [r7, #28]
 8001836:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 800183a:	1ad3      	subs	r3, r2, r3
 800183c:	767b      	strb	r3, [r7, #25]
            for (int i=0; i<mov_len; i++)
 800183e:	2300      	movs	r3, #0
 8001840:	627b      	str	r3, [r7, #36]	@ 0x24
 8001842:	e013      	b.n	800186c <cliUpdate+0x2a0>
            {
              line->buf[line->count - i] = line->buf[line->count - i - 1];
 8001844:	69fb      	ldr	r3, [r7, #28]
 8001846:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 800184a:	461a      	mov	r2, r3
 800184c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800184e:	1ad3      	subs	r3, r2, r3
 8001850:	1e5a      	subs	r2, r3, #1
 8001852:	69fb      	ldr	r3, [r7, #28]
 8001854:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 8001858:	4619      	mov	r1, r3
 800185a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800185c:	1acb      	subs	r3, r1, r3
 800185e:	69f9      	ldr	r1, [r7, #28]
 8001860:	5c89      	ldrb	r1, [r1, r2]
 8001862:	69fa      	ldr	r2, [r7, #28]
 8001864:	54d1      	strb	r1, [r2, r3]
            for (int i=0; i<mov_len; i++)
 8001866:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001868:	3301      	adds	r3, #1
 800186a:	627b      	str	r3, [r7, #36]	@ 0x24
 800186c:	7e7b      	ldrb	r3, [r7, #25]
 800186e:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8001870:	429a      	cmp	r2, r3
 8001872:	dbe7      	blt.n	8001844 <cliUpdate+0x278>
            }
            line->buf[line->cursor] = rx_data;
 8001874:	69fb      	ldr	r3, [r7, #28]
 8001876:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 800187a:	461a      	mov	r2, r3
 800187c:	78f9      	ldrb	r1, [r7, #3]
 800187e:	69fb      	ldr	r3, [r7, #28]
 8001880:	5499      	strb	r1, [r3, r2]
            line->count++;
 8001882:	69fb      	ldr	r3, [r7, #28]
 8001884:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 8001888:	3301      	adds	r3, #1
 800188a:	b2da      	uxtb	r2, r3
 800188c:	69fb      	ldr	r3, [r7, #28]
 800188e:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
            line->cursor++;
 8001892:	69fb      	ldr	r3, [r7, #28]
 8001894:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8001898:	3301      	adds	r3, #1
 800189a:	b2da      	uxtb	r2, r3
 800189c:	69fb      	ldr	r3, [r7, #28]
 800189e:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
            line->buf[line->count] = 0;
 80018a2:	69fb      	ldr	r3, [r7, #28]
 80018a4:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 80018a8:	461a      	mov	r2, r3
 80018aa:	69fb      	ldr	r3, [r7, #28]
 80018ac:	2100      	movs	r1, #0
 80018ae:	5499      	strb	r1, [r3, r2]

            uartPrintf(p_cli->ch, "\x1B[4h%c\x1B[4l", rx_data);
 80018b0:	687b      	ldr	r3, [r7, #4]
 80018b2:	781b      	ldrb	r3, [r3, #0]
 80018b4:	78fa      	ldrb	r2, [r7, #3]
 80018b6:	4913      	ldr	r1, [pc, #76]	@ (8001904 <cliUpdate+0x338>)
 80018b8:	4618      	mov	r0, r3
 80018ba:	f000 fe6f 	bl	800259c <uartPrintf>
          }
        }
        break;
 80018be:	e003      	b.n	80018c8 <cliUpdate+0x2fc>
        break;
 80018c0:	bf00      	nop
 80018c2:	e002      	b.n	80018ca <cliUpdate+0x2fe>
        break;
 80018c4:	bf00      	nop
 80018c6:	e000      	b.n	80018ca <cliUpdate+0x2fe>
        break;
 80018c8:	bf00      	nop
    }
  }

  switch(p_cli->state)
 80018ca:	687b      	ldr	r3, [r7, #4]
 80018cc:	7c1b      	ldrb	r3, [r3, #16]
 80018ce:	3b01      	subs	r3, #1
 80018d0:	2b03      	cmp	r3, #3
 80018d2:	f200 80d0 	bhi.w	8001a76 <cliUpdate+0x4aa>
 80018d6:	a201      	add	r2, pc, #4	@ (adr r2, 80018dc <cliUpdate+0x310>)
 80018d8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80018dc:	080018ed 	.word	0x080018ed
 80018e0:	080018f5 	.word	0x080018f5
 80018e4:	08001909 	.word	0x08001909
 80018e8:	08001a6d 	.word	0x08001a6d
  {
    case CLI_RX_SP1:
      p_cli->state = CLI_RX_SP2;
 80018ec:	687b      	ldr	r3, [r7, #4]
 80018ee:	2202      	movs	r2, #2
 80018f0:	741a      	strb	r2, [r3, #16]
      break;
 80018f2:	e0c0      	b.n	8001a76 <cliUpdate+0x4aa>

    case CLI_RX_SP2:
      p_cli->state = CLI_RX_SP3;
 80018f4:	687b      	ldr	r3, [r7, #4]
 80018f6:	2203      	movs	r2, #3
 80018f8:	741a      	strb	r2, [r3, #16]
      break;
 80018fa:	e0bc      	b.n	8001a76 <cliUpdate+0x4aa>
 80018fc:	08008380 	.word	0x08008380
 8001900:	08008388 	.word	0x08008388
 8001904:	08008390 	.word	0x08008390

    case CLI_RX_SP3:
      p_cli->state = CLI_RX_IDLE;
 8001908:	687b      	ldr	r3, [r7, #4]
 800190a:	2200      	movs	r2, #0
 800190c:	741a      	strb	r2, [r3, #16]

      if (rx_data == CLI_KEY_LEFT)
 800190e:	78fb      	ldrb	r3, [r7, #3]
 8001910:	2b44      	cmp	r3, #68	@ 0x44
 8001912:	d11a      	bne.n	800194a <cliUpdate+0x37e>
      {
        if (line->cursor > 0)
 8001914:	69fb      	ldr	r3, [r7, #28]
 8001916:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 800191a:	2b00      	cmp	r3, #0
 800191c:	d015      	beq.n	800194a <cliUpdate+0x37e>
        {
          line->cursor--;
 800191e:	69fb      	ldr	r3, [r7, #28]
 8001920:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8001924:	3b01      	subs	r3, #1
 8001926:	b2da      	uxtb	r2, r3
 8001928:	69fb      	ldr	r3, [r7, #28]
 800192a:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
          tx_buf[0] = 0x1B;
 800192e:	231b      	movs	r3, #27
 8001930:	733b      	strb	r3, [r7, #12]
          tx_buf[1] = 0x5B;
 8001932:	235b      	movs	r3, #91	@ 0x5b
 8001934:	737b      	strb	r3, [r7, #13]
          tx_buf[2] = rx_data;
 8001936:	78fb      	ldrb	r3, [r7, #3]
 8001938:	73bb      	strb	r3, [r7, #14]
          uartWrite(p_cli->ch, tx_buf, 3);
 800193a:	687b      	ldr	r3, [r7, #4]
 800193c:	781b      	ldrb	r3, [r3, #0]
 800193e:	f107 010c 	add.w	r1, r7, #12
 8001942:	2203      	movs	r2, #3
 8001944:	4618      	mov	r0, r3
 8001946:	f000 fdeb 	bl	8002520 <uartWrite>
        }
      }

      if (rx_data == CLI_KEY_RIGHT)
 800194a:	78fb      	ldrb	r3, [r7, #3]
 800194c:	2b43      	cmp	r3, #67	@ 0x43
 800194e:	d11d      	bne.n	800198c <cliUpdate+0x3c0>
      {
        if (line->cursor < line->count)
 8001950:	69fb      	ldr	r3, [r7, #28]
 8001952:	f893 2041 	ldrb.w	r2, [r3, #65]	@ 0x41
 8001956:	69fb      	ldr	r3, [r7, #28]
 8001958:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 800195c:	429a      	cmp	r2, r3
 800195e:	d215      	bcs.n	800198c <cliUpdate+0x3c0>
        {
          line->cursor++;
 8001960:	69fb      	ldr	r3, [r7, #28]
 8001962:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8001966:	3301      	adds	r3, #1
 8001968:	b2da      	uxtb	r2, r3
 800196a:	69fb      	ldr	r3, [r7, #28]
 800196c:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

          tx_buf[0] = 0x1B;
 8001970:	231b      	movs	r3, #27
 8001972:	733b      	strb	r3, [r7, #12]
          tx_buf[1] = 0x5B;
 8001974:	235b      	movs	r3, #91	@ 0x5b
 8001976:	737b      	strb	r3, [r7, #13]
          tx_buf[2] = rx_data;
 8001978:	78fb      	ldrb	r3, [r7, #3]
 800197a:	73bb      	strb	r3, [r7, #14]
          uartWrite(p_cli->ch, tx_buf, 3);
 800197c:	687b      	ldr	r3, [r7, #4]
 800197e:	781b      	ldrb	r3, [r3, #0]
 8001980:	f107 010c 	add.w	r1, r7, #12
 8001984:	2203      	movs	r2, #3
 8001986:	4618      	mov	r0, r3
 8001988:	f000 fdca 	bl	8002520 <uartWrite>
        }
      }

      if (rx_data == CLI_KEY_UP)
 800198c:	78fb      	ldrb	r3, [r7, #3]
 800198e:	2b41      	cmp	r3, #65	@ 0x41
 8001990:	d10c      	bne.n	80019ac <cliUpdate+0x3e0>
      {
        cliLineChange(p_cli, true);
 8001992:	2101      	movs	r1, #1
 8001994:	6878      	ldr	r0, [r7, #4]
 8001996:	f000 f8df 	bl	8001b58 <cliLineChange>
        uartPrintf(p_cli->ch, (char *)p_cli->line.buf);
 800199a:	687b      	ldr	r3, [r7, #4]
 800199c:	781a      	ldrb	r2, [r3, #0]
 800199e:	687b      	ldr	r3, [r7, #4]
 80019a0:	f203 332a 	addw	r3, r3, #810	@ 0x32a
 80019a4:	4619      	mov	r1, r3
 80019a6:	4610      	mov	r0, r2
 80019a8:	f000 fdf8 	bl	800259c <uartPrintf>
      }

      if (rx_data == CLI_KEY_DOWN)
 80019ac:	78fb      	ldrb	r3, [r7, #3]
 80019ae:	2b42      	cmp	r3, #66	@ 0x42
 80019b0:	d10c      	bne.n	80019cc <cliUpdate+0x400>
      {
        cliLineChange(p_cli, false);
 80019b2:	2100      	movs	r1, #0
 80019b4:	6878      	ldr	r0, [r7, #4]
 80019b6:	f000 f8cf 	bl	8001b58 <cliLineChange>
        uartPrintf(p_cli->ch, (char *)p_cli->line.buf);
 80019ba:	687b      	ldr	r3, [r7, #4]
 80019bc:	781a      	ldrb	r2, [r3, #0]
 80019be:	687b      	ldr	r3, [r7, #4]
 80019c0:	f203 332a 	addw	r3, r3, #810	@ 0x32a
 80019c4:	4619      	mov	r1, r3
 80019c6:	4610      	mov	r0, r2
 80019c8:	f000 fde8 	bl	800259c <uartPrintf>
      }

      if (rx_data == CLI_KEY_HOME)
 80019cc:	78fb      	ldrb	r3, [r7, #3]
 80019ce:	2b31      	cmp	r3, #49	@ 0x31
 80019d0:	d10f      	bne.n	80019f2 <cliUpdate+0x426>
      {
        uartPrintf(p_cli->ch, "\x1B[%dD", line->cursor);
 80019d2:	687b      	ldr	r3, [r7, #4]
 80019d4:	7818      	ldrb	r0, [r3, #0]
 80019d6:	69fb      	ldr	r3, [r7, #28]
 80019d8:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 80019dc:	461a      	mov	r2, r3
 80019de:	492a      	ldr	r1, [pc, #168]	@ (8001a88 <cliUpdate+0x4bc>)
 80019e0:	f000 fddc 	bl	800259c <uartPrintf>
        line->cursor = 0;
 80019e4:	69fb      	ldr	r3, [r7, #28]
 80019e6:	2200      	movs	r2, #0
 80019e8:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

        p_cli->state = CLI_RX_SP4;
 80019ec:	687b      	ldr	r3, [r7, #4]
 80019ee:	2204      	movs	r2, #4
 80019f0:	741a      	strb	r2, [r3, #16]
      }

      if (rx_data == CLI_KEY_END)
 80019f2:	78fb      	ldrb	r3, [r7, #3]
 80019f4:	2b34      	cmp	r3, #52	@ 0x34
 80019f6:	d13d      	bne.n	8001a74 <cliUpdate+0x4a8>
      {
        uint16_t mov_len;

        if (line->cursor < line->count)
 80019f8:	69fb      	ldr	r3, [r7, #28]
 80019fa:	f893 2041 	ldrb.w	r2, [r3, #65]	@ 0x41
 80019fe:	69fb      	ldr	r3, [r7, #28]
 8001a00:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 8001a04:	429a      	cmp	r2, r3
 8001a06:	d20f      	bcs.n	8001a28 <cliUpdate+0x45c>
        {
          mov_len = line->count - line->cursor;
 8001a08:	69fb      	ldr	r3, [r7, #28]
 8001a0a:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 8001a0e:	461a      	mov	r2, r3
 8001a10:	69fb      	ldr	r3, [r7, #28]
 8001a12:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8001a16:	1ad3      	subs	r3, r2, r3
 8001a18:	82fb      	strh	r3, [r7, #22]
          uartPrintf(p_cli->ch, "\x1B[%dC", mov_len);
 8001a1a:	687b      	ldr	r3, [r7, #4]
 8001a1c:	781b      	ldrb	r3, [r3, #0]
 8001a1e:	8afa      	ldrh	r2, [r7, #22]
 8001a20:	491a      	ldr	r1, [pc, #104]	@ (8001a8c <cliUpdate+0x4c0>)
 8001a22:	4618      	mov	r0, r3
 8001a24:	f000 fdba 	bl	800259c <uartPrintf>
        }
        if (line->cursor > line->count)
 8001a28:	69fb      	ldr	r3, [r7, #28]
 8001a2a:	f893 2041 	ldrb.w	r2, [r3, #65]	@ 0x41
 8001a2e:	69fb      	ldr	r3, [r7, #28]
 8001a30:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 8001a34:	429a      	cmp	r2, r3
 8001a36:	d90f      	bls.n	8001a58 <cliUpdate+0x48c>
        {
          mov_len = line->cursor - line->count;
 8001a38:	69fb      	ldr	r3, [r7, #28]
 8001a3a:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8001a3e:	461a      	mov	r2, r3
 8001a40:	69fb      	ldr	r3, [r7, #28]
 8001a42:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 8001a46:	1ad3      	subs	r3, r2, r3
 8001a48:	82fb      	strh	r3, [r7, #22]
          uartPrintf(p_cli->ch, "\x1B[%dD", mov_len);
 8001a4a:	687b      	ldr	r3, [r7, #4]
 8001a4c:	781b      	ldrb	r3, [r3, #0]
 8001a4e:	8afa      	ldrh	r2, [r7, #22]
 8001a50:	490d      	ldr	r1, [pc, #52]	@ (8001a88 <cliUpdate+0x4bc>)
 8001a52:	4618      	mov	r0, r3
 8001a54:	f000 fda2 	bl	800259c <uartPrintf>
        }
        line->cursor = line->count;
 8001a58:	69fb      	ldr	r3, [r7, #28]
 8001a5a:	f893 2042 	ldrb.w	r2, [r3, #66]	@ 0x42
 8001a5e:	69fb      	ldr	r3, [r7, #28]
 8001a60:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
        p_cli->state = CLI_RX_SP4;
 8001a64:	687b      	ldr	r3, [r7, #4]
 8001a66:	2204      	movs	r2, #4
 8001a68:	741a      	strb	r2, [r3, #16]
      }
      break;
 8001a6a:	e003      	b.n	8001a74 <cliUpdate+0x4a8>

    case CLI_RX_SP4:
      p_cli->state = CLI_RX_IDLE;
 8001a6c:	687b      	ldr	r3, [r7, #4]
 8001a6e:	2200      	movs	r2, #0
 8001a70:	741a      	strb	r2, [r3, #16]
      break;
 8001a72:	e000      	b.n	8001a76 <cliUpdate+0x4aa>
      break;
 8001a74:	bf00      	nop
  }



  cliShowLog(p_cli);
 8001a76:	6878      	ldr	r0, [r7, #4]
 8001a78:	f7ff fcec 	bl	8001454 <cliShowLog>

  return ret;
 8001a7c:	f897 3023 	ldrb.w	r3, [r7, #35]	@ 0x23
}
 8001a80:	4618      	mov	r0, r3
 8001a82:	3730      	adds	r7, #48	@ 0x30
 8001a84:	46bd      	mov	sp, r7
 8001a86:	bd80      	pop	{r7, pc}
 8001a88:	0800839c 	.word	0x0800839c
 8001a8c:	080083a4 	.word	0x080083a4

08001a90 <cliLineClean>:

void cliLineClean(cli_t *p_cli)
{
 8001a90:	b480      	push	{r7}
 8001a92:	b083      	sub	sp, #12
 8001a94:	af00      	add	r7, sp, #0
 8001a96:	6078      	str	r0, [r7, #4]
  p_cli->line.count   = 0;
 8001a98:	687b      	ldr	r3, [r7, #4]
 8001a9a:	2200      	movs	r2, #0
 8001a9c:	f883 236c 	strb.w	r2, [r3, #876]	@ 0x36c
  p_cli->line.cursor  = 0;
 8001aa0:	687b      	ldr	r3, [r7, #4]
 8001aa2:	2200      	movs	r2, #0
 8001aa4:	f883 236b 	strb.w	r2, [r3, #875]	@ 0x36b
  p_cli->line.buf_len = CLI_LINE_BUF_MAX - 1;
 8001aa8:	687b      	ldr	r3, [r7, #4]
 8001aaa:	223f      	movs	r2, #63	@ 0x3f
 8001aac:	f883 236a 	strb.w	r2, [r3, #874]	@ 0x36a
  p_cli->line.buf[0]  = 0;
 8001ab0:	687b      	ldr	r3, [r7, #4]
 8001ab2:	2200      	movs	r2, #0
 8001ab4:	f883 232a 	strb.w	r2, [r3, #810]	@ 0x32a
}
 8001ab8:	bf00      	nop
 8001aba:	370c      	adds	r7, #12
 8001abc:	46bd      	mov	sp, r7
 8001abe:	bc80      	pop	{r7}
 8001ac0:	4770      	bx	lr
	...

08001ac4 <cliLineAdd>:

void cliLineAdd(cli_t *p_cli)
{
 8001ac4:	b580      	push	{r7, lr}
 8001ac6:	b082      	sub	sp, #8
 8001ac8:	af00      	add	r7, sp, #0
 8001aca:	6078      	str	r0, [r7, #4]

  p_cli->line_buf[p_cli->hist_line_last] = p_cli->line;
 8001acc:	687b      	ldr	r3, [r7, #4]
 8001ace:	f893 3196 	ldrb.w	r3, [r3, #406]	@ 0x196
 8001ad2:	461a      	mov	r2, r3
 8001ad4:	6879      	ldr	r1, [r7, #4]
 8001ad6:	4613      	mov	r3, r2
 8001ad8:	015b      	lsls	r3, r3, #5
 8001ada:	4413      	add	r3, r2
 8001adc:	005b      	lsls	r3, r3, #1
 8001ade:	4413      	add	r3, r2
 8001ae0:	440b      	add	r3, r1
 8001ae2:	f503 72cc 	add.w	r2, r3, #408	@ 0x198
 8001ae6:	687b      	ldr	r3, [r7, #4]
 8001ae8:	4610      	mov	r0, r2
 8001aea:	f203 332a 	addw	r3, r3, #810	@ 0x32a
 8001aee:	2243      	movs	r2, #67	@ 0x43
 8001af0:	4619      	mov	r1, r3
 8001af2:	f004 fba0 	bl	8006236 <memcpy>

  if (p_cli->hist_line_count < CLI_LINE_HIS_MAX)
 8001af6:	687b      	ldr	r3, [r7, #4]
 8001af8:	f893 3197 	ldrb.w	r3, [r3, #407]	@ 0x197
 8001afc:	2b05      	cmp	r3, #5
 8001afe:	d807      	bhi.n	8001b10 <cliLineAdd+0x4c>
  {
    p_cli->hist_line_count++;
 8001b00:	687b      	ldr	r3, [r7, #4]
 8001b02:	f893 3197 	ldrb.w	r3, [r3, #407]	@ 0x197
 8001b06:	3301      	adds	r3, #1
 8001b08:	b2da      	uxtb	r2, r3
 8001b0a:	687b      	ldr	r3, [r7, #4]
 8001b0c:	f883 2197 	strb.w	r2, [r3, #407]	@ 0x197
  }

  p_cli->hist_line_i    = p_cli->hist_line_last;
 8001b10:	687b      	ldr	r3, [r7, #4]
 8001b12:	f893 3196 	ldrb.w	r3, [r3, #406]	@ 0x196
 8001b16:	b25a      	sxtb	r2, r3
 8001b18:	687b      	ldr	r3, [r7, #4]
 8001b1a:	f883 2195 	strb.w	r2, [r3, #405]	@ 0x195
  p_cli->hist_line_last = (p_cli->hist_line_last + 1) % CLI_LINE_HIS_MAX;
 8001b1e:	687b      	ldr	r3, [r7, #4]
 8001b20:	f893 3196 	ldrb.w	r3, [r3, #406]	@ 0x196
 8001b24:	1c5a      	adds	r2, r3, #1
 8001b26:	4b0b      	ldr	r3, [pc, #44]	@ (8001b54 <cliLineAdd+0x90>)
 8001b28:	fb83 3102 	smull	r3, r1, r3, r2
 8001b2c:	17d3      	asrs	r3, r2, #31
 8001b2e:	1ac9      	subs	r1, r1, r3
 8001b30:	460b      	mov	r3, r1
 8001b32:	005b      	lsls	r3, r3, #1
 8001b34:	440b      	add	r3, r1
 8001b36:	005b      	lsls	r3, r3, #1
 8001b38:	1ad1      	subs	r1, r2, r3
 8001b3a:	b2ca      	uxtb	r2, r1
 8001b3c:	687b      	ldr	r3, [r7, #4]
 8001b3e:	f883 2196 	strb.w	r2, [r3, #406]	@ 0x196
  p_cli->hist_line_new  = true;
 8001b42:	687b      	ldr	r3, [r7, #4]
 8001b44:	2201      	movs	r2, #1
 8001b46:	f883 2194 	strb.w	r2, [r3, #404]	@ 0x194
}
 8001b4a:	bf00      	nop
 8001b4c:	3708      	adds	r7, #8
 8001b4e:	46bd      	mov	sp, r7
 8001b50:	bd80      	pop	{r7, pc}
 8001b52:	bf00      	nop
 8001b54:	2aaaaaab 	.word	0x2aaaaaab

08001b58 <cliLineChange>:

void cliLineChange(cli_t *p_cli, int8_t key_up)
{
 8001b58:	b580      	push	{r7, lr}
 8001b5a:	b084      	sub	sp, #16
 8001b5c:	af00      	add	r7, sp, #0
 8001b5e:	6078      	str	r0, [r7, #4]
 8001b60:	460b      	mov	r3, r1
 8001b62:	70fb      	strb	r3, [r7, #3]
  uint8_t change_i;


  if (p_cli->hist_line_count == 0)
 8001b64:	687b      	ldr	r3, [r7, #4]
 8001b66:	f893 3197 	ldrb.w	r3, [r3, #407]	@ 0x197
 8001b6a:	2b00      	cmp	r3, #0
 8001b6c:	d076      	beq.n	8001c5c <cliLineChange+0x104>
  {
    return;
  }


  if (p_cli->line.cursor > 0)
 8001b6e:	687b      	ldr	r3, [r7, #4]
 8001b70:	f893 336b 	ldrb.w	r3, [r3, #875]	@ 0x36b
 8001b74:	2b00      	cmp	r3, #0
 8001b76:	d008      	beq.n	8001b8a <cliLineChange+0x32>
  {
    uartPrintf(p_cli->ch, "\x1B[%dD", p_cli->line.cursor);
 8001b78:	687b      	ldr	r3, [r7, #4]
 8001b7a:	7818      	ldrb	r0, [r3, #0]
 8001b7c:	687b      	ldr	r3, [r7, #4]
 8001b7e:	f893 336b 	ldrb.w	r3, [r3, #875]	@ 0x36b
 8001b82:	461a      	mov	r2, r3
 8001b84:	4937      	ldr	r1, [pc, #220]	@ (8001c64 <cliLineChange+0x10c>)
 8001b86:	f000 fd09 	bl	800259c <uartPrintf>
  }
  if (p_cli->line.count > 0)
 8001b8a:	687b      	ldr	r3, [r7, #4]
 8001b8c:	f893 336c 	ldrb.w	r3, [r3, #876]	@ 0x36c
 8001b90:	2b00      	cmp	r3, #0
 8001b92:	d008      	beq.n	8001ba6 <cliLineChange+0x4e>
  {
    uartPrintf(p_cli->ch, "\x1B[%dP", p_cli->line.count);
 8001b94:	687b      	ldr	r3, [r7, #4]
 8001b96:	7818      	ldrb	r0, [r3, #0]
 8001b98:	687b      	ldr	r3, [r7, #4]
 8001b9a:	f893 336c 	ldrb.w	r3, [r3, #876]	@ 0x36c
 8001b9e:	461a      	mov	r2, r3
 8001ba0:	4931      	ldr	r1, [pc, #196]	@ (8001c68 <cliLineChange+0x110>)
 8001ba2:	f000 fcfb 	bl	800259c <uartPrintf>
  }


  if (key_up == true)
 8001ba6:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8001baa:	2b01      	cmp	r3, #1
 8001bac:	d125      	bne.n	8001bfa <cliLineChange+0xa2>
  {
    if (p_cli->hist_line_new == true)
 8001bae:	687b      	ldr	r3, [r7, #4]
 8001bb0:	f893 3194 	ldrb.w	r3, [r3, #404]	@ 0x194
 8001bb4:	2b00      	cmp	r3, #0
 8001bb6:	d006      	beq.n	8001bc6 <cliLineChange+0x6e>
    {
      p_cli->hist_line_i = p_cli->hist_line_last;
 8001bb8:	687b      	ldr	r3, [r7, #4]
 8001bba:	f893 3196 	ldrb.w	r3, [r3, #406]	@ 0x196
 8001bbe:	b25a      	sxtb	r2, r3
 8001bc0:	687b      	ldr	r3, [r7, #4]
 8001bc2:	f883 2195 	strb.w	r2, [r3, #405]	@ 0x195
    }
    p_cli->hist_line_i = (p_cli->hist_line_i + p_cli->hist_line_count - 1) % p_cli->hist_line_count;
 8001bc6:	687b      	ldr	r3, [r7, #4]
 8001bc8:	f993 3195 	ldrsb.w	r3, [r3, #405]	@ 0x195
 8001bcc:	461a      	mov	r2, r3
 8001bce:	687b      	ldr	r3, [r7, #4]
 8001bd0:	f893 3197 	ldrb.w	r3, [r3, #407]	@ 0x197
 8001bd4:	4413      	add	r3, r2
 8001bd6:	3b01      	subs	r3, #1
 8001bd8:	687a      	ldr	r2, [r7, #4]
 8001bda:	f892 2197 	ldrb.w	r2, [r2, #407]	@ 0x197
 8001bde:	fb93 f1f2 	sdiv	r1, r3, r2
 8001be2:	fb01 f202 	mul.w	r2, r1, r2
 8001be6:	1a9b      	subs	r3, r3, r2
 8001be8:	b25a      	sxtb	r2, r3
 8001bea:	687b      	ldr	r3, [r7, #4]
 8001bec:	f883 2195 	strb.w	r2, [r3, #405]	@ 0x195
    change_i = p_cli->hist_line_i;
 8001bf0:	687b      	ldr	r3, [r7, #4]
 8001bf2:	f993 3195 	ldrsb.w	r3, [r3, #405]	@ 0x195
 8001bf6:	73fb      	strb	r3, [r7, #15]
 8001bf8:	e013      	b.n	8001c22 <cliLineChange+0xca>
  }
  else
  {
    p_cli->hist_line_i = (p_cli->hist_line_i + 1) % p_cli->hist_line_count;
 8001bfa:	687b      	ldr	r3, [r7, #4]
 8001bfc:	f993 3195 	ldrsb.w	r3, [r3, #405]	@ 0x195
 8001c00:	3301      	adds	r3, #1
 8001c02:	687a      	ldr	r2, [r7, #4]
 8001c04:	f892 2197 	ldrb.w	r2, [r2, #407]	@ 0x197
 8001c08:	fb93 f1f2 	sdiv	r1, r3, r2
 8001c0c:	fb01 f202 	mul.w	r2, r1, r2
 8001c10:	1a9b      	subs	r3, r3, r2
 8001c12:	b25a      	sxtb	r2, r3
 8001c14:	687b      	ldr	r3, [r7, #4]
 8001c16:	f883 2195 	strb.w	r2, [r3, #405]	@ 0x195
    change_i = p_cli->hist_line_i;
 8001c1a:	687b      	ldr	r3, [r7, #4]
 8001c1c:	f993 3195 	ldrsb.w	r3, [r3, #405]	@ 0x195
 8001c20:	73fb      	strb	r3, [r7, #15]
  }

  p_cli->line = p_cli->line_buf[change_i];
 8001c22:	7bfa      	ldrb	r2, [r7, #15]
 8001c24:	6879      	ldr	r1, [r7, #4]
 8001c26:	6878      	ldr	r0, [r7, #4]
 8001c28:	4613      	mov	r3, r2
 8001c2a:	015b      	lsls	r3, r3, #5
 8001c2c:	4413      	add	r3, r2
 8001c2e:	005b      	lsls	r3, r3, #1
 8001c30:	4413      	add	r3, r2
 8001c32:	4403      	add	r3, r0
 8001c34:	f503 72cc 	add.w	r2, r3, #408	@ 0x198
 8001c38:	f201 332a 	addw	r3, r1, #810	@ 0x32a
 8001c3c:	4611      	mov	r1, r2
 8001c3e:	2243      	movs	r2, #67	@ 0x43
 8001c40:	4618      	mov	r0, r3
 8001c42:	f004 faf8 	bl	8006236 <memcpy>
  p_cli->line.cursor = p_cli->line.count;
 8001c46:	687b      	ldr	r3, [r7, #4]
 8001c48:	f893 236c 	ldrb.w	r2, [r3, #876]	@ 0x36c
 8001c4c:	687b      	ldr	r3, [r7, #4]
 8001c4e:	f883 236b 	strb.w	r2, [r3, #875]	@ 0x36b

  p_cli->hist_line_new = false;
 8001c52:	687b      	ldr	r3, [r7, #4]
 8001c54:	2200      	movs	r2, #0
 8001c56:	f883 2194 	strb.w	r2, [r3, #404]	@ 0x194
 8001c5a:	e000      	b.n	8001c5e <cliLineChange+0x106>
    return;
 8001c5c:	bf00      	nop
}
 8001c5e:	3710      	adds	r7, #16
 8001c60:	46bd      	mov	sp, r7
 8001c62:	bd80      	pop	{r7, pc}
 8001c64:	0800839c 	.word	0x0800839c
 8001c68:	080083ac 	.word	0x080083ac

08001c6c <cliRunCmd>:

bool cliRunCmd(cli_t *p_cli)
{
 8001c6c:	b580      	push	{r7, lr}
 8001c6e:	b084      	sub	sp, #16
 8001c70:	af00      	add	r7, sp, #0
 8001c72:	6078      	str	r0, [r7, #4]
  bool ret = false;
 8001c74:	2300      	movs	r3, #0
 8001c76:	72fb      	strb	r3, [r7, #11]


  if (cliParseArgs(p_cli) == true)
 8001c78:	6878      	ldr	r0, [r7, #4]
 8001c7a:	f000 f851 	bl	8001d20 <cliParseArgs>
 8001c7e:	4603      	mov	r3, r0
 8001c80:	2b00      	cmp	r3, #0
 8001c82:	d045      	beq.n	8001d10 <cliRunCmd+0xa4>
  {
    cliPrintf("\r\n");
 8001c84:	4825      	ldr	r0, [pc, #148]	@ (8001d1c <cliRunCmd+0xb0>)
 8001c86:	f000 f893 	bl	8001db0 <cliPrintf>

    cliToUpper(p_cli->argv[0]);
 8001c8a:	687b      	ldr	r3, [r7, #4]
 8001c8c:	f8d3 3114 	ldr.w	r3, [r3, #276]	@ 0x114
 8001c90:	4618      	mov	r0, r3
 8001c92:	f000 f8b1 	bl	8001df8 <cliToUpper>

    for (int i=0; i<p_cli->cmd_count; i++)
 8001c96:	2300      	movs	r3, #0
 8001c98:	60fb      	str	r3, [r7, #12]
 8001c9a:	e032      	b.n	8001d02 <cliRunCmd+0x96>
    {
      if (strcmp(p_cli->argv[0], p_cli->cmd_list[i].cmd_str) == 0)
 8001c9c:	687b      	ldr	r3, [r7, #4]
 8001c9e:	f8d3 0114 	ldr.w	r0, [r3, #276]	@ 0x114
 8001ca2:	68fa      	ldr	r2, [r7, #12]
 8001ca4:	4613      	mov	r3, r2
 8001ca6:	009b      	lsls	r3, r3, #2
 8001ca8:	4413      	add	r3, r2
 8001caa:	009b      	lsls	r3, r3, #2
 8001cac:	f503 735c 	add.w	r3, r3, #880	@ 0x370
 8001cb0:	687a      	ldr	r2, [r7, #4]
 8001cb2:	4413      	add	r3, r2
 8001cb4:	4619      	mov	r1, r3
 8001cb6:	f7fe fa4b 	bl	8000150 <strcmp>
 8001cba:	4603      	mov	r3, r0
 8001cbc:	2b00      	cmp	r3, #0
 8001cbe:	d11d      	bne.n	8001cfc <cliRunCmd+0x90>
      {
        p_cli->cmd_args.argc =  p_cli->argc - 1;
 8001cc0:	687b      	ldr	r3, [r7, #4]
 8001cc2:	f8b3 3112 	ldrh.w	r3, [r3, #274]	@ 0x112
 8001cc6:	3b01      	subs	r3, #1
 8001cc8:	b29a      	uxth	r2, r3
 8001cca:	687b      	ldr	r3, [r7, #4]
 8001ccc:	f8a3 24b0 	strh.w	r2, [r3, #1200]	@ 0x4b0
        p_cli->cmd_args.argv = &p_cli->argv[1];
 8001cd0:	687b      	ldr	r3, [r7, #4]
 8001cd2:	f503 728c 	add.w	r2, r3, #280	@ 0x118
 8001cd6:	687b      	ldr	r3, [r7, #4]
 8001cd8:	f8c3 24b4 	str.w	r2, [r3, #1204]	@ 0x4b4
        p_cli->cmd_list[i].cmd_func(&p_cli->cmd_args);
 8001cdc:	6879      	ldr	r1, [r7, #4]
 8001cde:	68fa      	ldr	r2, [r7, #12]
 8001ce0:	4613      	mov	r3, r2
 8001ce2:	009b      	lsls	r3, r3, #2
 8001ce4:	4413      	add	r3, r2
 8001ce6:	009b      	lsls	r3, r3, #2
 8001ce8:	440b      	add	r3, r1
 8001cea:	f503 7360 	add.w	r3, r3, #896	@ 0x380
 8001cee:	681b      	ldr	r3, [r3, #0]
 8001cf0:	687a      	ldr	r2, [r7, #4]
 8001cf2:	f502 6296 	add.w	r2, r2, #1200	@ 0x4b0
 8001cf6:	4610      	mov	r0, r2
 8001cf8:	4798      	blx	r3
        break;
 8001cfa:	e009      	b.n	8001d10 <cliRunCmd+0xa4>
    for (int i=0; i<p_cli->cmd_count; i++)
 8001cfc:	68fb      	ldr	r3, [r7, #12]
 8001cfe:	3301      	adds	r3, #1
 8001d00:	60fb      	str	r3, [r7, #12]
 8001d02:	687b      	ldr	r3, [r7, #4]
 8001d04:	f8b3 336e 	ldrh.w	r3, [r3, #878]	@ 0x36e
 8001d08:	461a      	mov	r2, r3
 8001d0a:	68fb      	ldr	r3, [r7, #12]
 8001d0c:	4293      	cmp	r3, r2
 8001d0e:	dbc5      	blt.n	8001c9c <cliRunCmd+0x30>
      }
    }
  }

  return ret;
 8001d10:	7afb      	ldrb	r3, [r7, #11]
}
 8001d12:	4618      	mov	r0, r3
 8001d14:	3710      	adds	r7, #16
 8001d16:	46bd      	mov	sp, r7
 8001d18:	bd80      	pop	{r7, pc}
 8001d1a:	bf00      	nop
 8001d1c:	080083b4 	.word	0x080083b4

08001d20 <cliParseArgs>:

bool cliParseArgs(cli_t *p_cli)
{
 8001d20:	b580      	push	{r7, lr}
 8001d22:	b088      	sub	sp, #32
 8001d24:	af00      	add	r7, sp, #0
 8001d26:	6078      	str	r0, [r7, #4]
  bool ret = false;
 8001d28:	2300      	movs	r3, #0
 8001d2a:	77fb      	strb	r3, [r7, #31]
  char *tok;
  char *next_ptr;
  uint16_t argc = 0;
 8001d2c:	2300      	movs	r3, #0
 8001d2e:	82fb      	strh	r3, [r7, #22]
  static const char *delim = " \f\n\r\t\v";
  char *cmdline;
  char **argv;

  p_cli->argc = 0;
 8001d30:	687b      	ldr	r3, [r7, #4]
 8001d32:	2200      	movs	r2, #0
 8001d34:	f8a3 2112 	strh.w	r2, [r3, #274]	@ 0x112

  cmdline = (char *)p_cli->line.buf;
 8001d38:	687b      	ldr	r3, [r7, #4]
 8001d3a:	f203 332a 	addw	r3, r3, #810	@ 0x32a
 8001d3e:	613b      	str	r3, [r7, #16]
  argv    = p_cli->argv;
 8001d40:	687b      	ldr	r3, [r7, #4]
 8001d42:	f503 738a 	add.w	r3, r3, #276	@ 0x114
 8001d46:	60fb      	str	r3, [r7, #12]

  argv[argc] = NULL;
 8001d48:	8afb      	ldrh	r3, [r7, #22]
 8001d4a:	009b      	lsls	r3, r3, #2
 8001d4c:	68fa      	ldr	r2, [r7, #12]
 8001d4e:	4413      	add	r3, r2
 8001d50:	2200      	movs	r2, #0
 8001d52:	601a      	str	r2, [r3, #0]

  for (tok = strtok_r(cmdline, delim, &next_ptr); tok; tok = strtok_r(NULL, delim, &next_ptr))
 8001d54:	4b15      	ldr	r3, [pc, #84]	@ (8001dac <cliParseArgs+0x8c>)
 8001d56:	681b      	ldr	r3, [r3, #0]
 8001d58:	f107 0208 	add.w	r2, r7, #8
 8001d5c:	4619      	mov	r1, r3
 8001d5e:	6938      	ldr	r0, [r7, #16]
 8001d60:	f004 f9ea 	bl	8006138 <strtok_r>
 8001d64:	61b8      	str	r0, [r7, #24]
 8001d66:	e010      	b.n	8001d8a <cliParseArgs+0x6a>
  {
    argv[argc++] = tok;
 8001d68:	8afb      	ldrh	r3, [r7, #22]
 8001d6a:	1c5a      	adds	r2, r3, #1
 8001d6c:	82fa      	strh	r2, [r7, #22]
 8001d6e:	009b      	lsls	r3, r3, #2
 8001d70:	68fa      	ldr	r2, [r7, #12]
 8001d72:	4413      	add	r3, r2
 8001d74:	69ba      	ldr	r2, [r7, #24]
 8001d76:	601a      	str	r2, [r3, #0]
  for (tok = strtok_r(cmdline, delim, &next_ptr); tok; tok = strtok_r(NULL, delim, &next_ptr))
 8001d78:	4b0c      	ldr	r3, [pc, #48]	@ (8001dac <cliParseArgs+0x8c>)
 8001d7a:	681b      	ldr	r3, [r3, #0]
 8001d7c:	f107 0208 	add.w	r2, r7, #8
 8001d80:	4619      	mov	r1, r3
 8001d82:	2000      	movs	r0, #0
 8001d84:	f004 f9d8 	bl	8006138 <strtok_r>
 8001d88:	61b8      	str	r0, [r7, #24]
 8001d8a:	69bb      	ldr	r3, [r7, #24]
 8001d8c:	2b00      	cmp	r3, #0
 8001d8e:	d1eb      	bne.n	8001d68 <cliParseArgs+0x48>
  }

  p_cli->argc = argc;
 8001d90:	687b      	ldr	r3, [r7, #4]
 8001d92:	8afa      	ldrh	r2, [r7, #22]
 8001d94:	f8a3 2112 	strh.w	r2, [r3, #274]	@ 0x112

  if (argc > 0)
 8001d98:	8afb      	ldrh	r3, [r7, #22]
 8001d9a:	2b00      	cmp	r3, #0
 8001d9c:	d001      	beq.n	8001da2 <cliParseArgs+0x82>
  {
    ret = true;
 8001d9e:	2301      	movs	r3, #1
 8001da0:	77fb      	strb	r3, [r7, #31]
  }

  return ret;
 8001da2:	7ffb      	ldrb	r3, [r7, #31]
}
 8001da4:	4618      	mov	r0, r3
 8001da6:	3720      	adds	r7, #32
 8001da8:	46bd      	mov	sp, r7
 8001daa:	bd80      	pop	{r7, pc}
 8001dac:	20000004 	.word	0x20000004

08001db0 <cliPrintf>:

void cliPrintf(const char *fmt, ...)
{
 8001db0:	b40f      	push	{r0, r1, r2, r3}
 8001db2:	b580      	push	{r7, lr}
 8001db4:	b084      	sub	sp, #16
 8001db6:	af00      	add	r7, sp, #0
  va_list arg;
  va_start (arg, fmt);
 8001db8:	f107 031c 	add.w	r3, r7, #28
 8001dbc:	607b      	str	r3, [r7, #4]
  int32_t len;
  cli_t *p_cli = &cli_node;
 8001dbe:	4b0d      	ldr	r3, [pc, #52]	@ (8001df4 <cliPrintf+0x44>)
 8001dc0:	60fb      	str	r3, [r7, #12]


  len = vsnprintf(p_cli->print_buffer, 256, fmt, arg);
 8001dc2:	68fb      	ldr	r3, [r7, #12]
 8001dc4:	f103 0011 	add.w	r0, r3, #17
 8001dc8:	687b      	ldr	r3, [r7, #4]
 8001dca:	69ba      	ldr	r2, [r7, #24]
 8001dcc:	f44f 7180 	mov.w	r1, #256	@ 0x100
 8001dd0:	f004 f962 	bl	8006098 <vsniprintf>
 8001dd4:	60b8      	str	r0, [r7, #8]
  va_end (arg);

  uartWrite(p_cli->ch, (uint8_t *)p_cli->print_buffer, len);
 8001dd6:	68fb      	ldr	r3, [r7, #12]
 8001dd8:	7818      	ldrb	r0, [r3, #0]
 8001dda:	68fb      	ldr	r3, [r7, #12]
 8001ddc:	3311      	adds	r3, #17
 8001dde:	68ba      	ldr	r2, [r7, #8]
 8001de0:	4619      	mov	r1, r3
 8001de2:	f000 fb9d 	bl	8002520 <uartWrite>
}
 8001de6:	bf00      	nop
 8001de8:	3710      	adds	r7, #16
 8001dea:	46bd      	mov	sp, r7
 8001dec:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 8001df0:	b004      	add	sp, #16
 8001df2:	4770      	bx	lr
 8001df4:	20000204 	.word	0x20000204

08001df8 <cliToUpper>:

void cliToUpper(char *str)
{
 8001df8:	b480      	push	{r7}
 8001dfa:	b085      	sub	sp, #20
 8001dfc:	af00      	add	r7, sp, #0
 8001dfe:	6078      	str	r0, [r7, #4]
  uint16_t i;
  uint8_t  str_ch;

  for (i=0; i<CLI_CMD_NAME_MAX; i++)
 8001e00:	2300      	movs	r3, #0
 8001e02:	81fb      	strh	r3, [r7, #14]
 8001e04:	e018      	b.n	8001e38 <cliToUpper+0x40>
  {
    str_ch = str[i];
 8001e06:	89fb      	ldrh	r3, [r7, #14]
 8001e08:	687a      	ldr	r2, [r7, #4]
 8001e0a:	4413      	add	r3, r2
 8001e0c:	781b      	ldrb	r3, [r3, #0]
 8001e0e:	737b      	strb	r3, [r7, #13]

    if (str_ch == 0)
 8001e10:	7b7b      	ldrb	r3, [r7, #13]
 8001e12:	2b00      	cmp	r3, #0
 8001e14:	d014      	beq.n	8001e40 <cliToUpper+0x48>
    {
      break;
    }

    if ((str_ch >= 'a') && (str_ch <= 'z'))
 8001e16:	7b7b      	ldrb	r3, [r7, #13]
 8001e18:	2b60      	cmp	r3, #96	@ 0x60
 8001e1a:	d905      	bls.n	8001e28 <cliToUpper+0x30>
 8001e1c:	7b7b      	ldrb	r3, [r7, #13]
 8001e1e:	2b7a      	cmp	r3, #122	@ 0x7a
 8001e20:	d802      	bhi.n	8001e28 <cliToUpper+0x30>
    {
      str_ch = str_ch - 'a' + 'A';
 8001e22:	7b7b      	ldrb	r3, [r7, #13]
 8001e24:	3b20      	subs	r3, #32
 8001e26:	737b      	strb	r3, [r7, #13]
    }
    str[i] = str_ch;
 8001e28:	89fb      	ldrh	r3, [r7, #14]
 8001e2a:	687a      	ldr	r2, [r7, #4]
 8001e2c:	4413      	add	r3, r2
 8001e2e:	7b7a      	ldrb	r2, [r7, #13]
 8001e30:	701a      	strb	r2, [r3, #0]
  for (i=0; i<CLI_CMD_NAME_MAX; i++)
 8001e32:	89fb      	ldrh	r3, [r7, #14]
 8001e34:	3301      	adds	r3, #1
 8001e36:	81fb      	strh	r3, [r7, #14]
 8001e38:	89fb      	ldrh	r3, [r7, #14]
 8001e3a:	2b0f      	cmp	r3, #15
 8001e3c:	d9e3      	bls.n	8001e06 <cliToUpper+0xe>
 8001e3e:	e000      	b.n	8001e42 <cliToUpper+0x4a>
      break;
 8001e40:	bf00      	nop
  }

  if (i == CLI_CMD_NAME_MAX)
 8001e42:	89fb      	ldrh	r3, [r7, #14]
 8001e44:	2b10      	cmp	r3, #16
 8001e46:	d105      	bne.n	8001e54 <cliToUpper+0x5c>
  {
    str[i-1] = 0;
 8001e48:	89fb      	ldrh	r3, [r7, #14]
 8001e4a:	3b01      	subs	r3, #1
 8001e4c:	687a      	ldr	r2, [r7, #4]
 8001e4e:	4413      	add	r3, r2
 8001e50:	2200      	movs	r2, #0
 8001e52:	701a      	strb	r2, [r3, #0]
  }
}
 8001e54:	bf00      	nop
 8001e56:	3714      	adds	r7, #20
 8001e58:	46bd      	mov	sp, r7
 8001e5a:	bc80      	pop	{r7}
 8001e5c:	4770      	bx	lr
	...

08001e60 <cliArgsGetData>:

int32_t cliArgsGetData(uint8_t index)
{
 8001e60:	b580      	push	{r7, lr}
 8001e62:	b084      	sub	sp, #16
 8001e64:	af00      	add	r7, sp, #0
 8001e66:	4603      	mov	r3, r0
 8001e68:	71fb      	strb	r3, [r7, #7]
  int32_t ret = 0;
 8001e6a:	2300      	movs	r3, #0
 8001e6c:	60fb      	str	r3, [r7, #12]
  cli_t *p_cli = &cli_node;
 8001e6e:	4b0f      	ldr	r3, [pc, #60]	@ (8001eac <cliArgsGetData+0x4c>)
 8001e70:	60bb      	str	r3, [r7, #8]


  if (index >= p_cli->cmd_args.argc)
 8001e72:	79fb      	ldrb	r3, [r7, #7]
 8001e74:	b29a      	uxth	r2, r3
 8001e76:	68bb      	ldr	r3, [r7, #8]
 8001e78:	f8b3 34b0 	ldrh.w	r3, [r3, #1200]	@ 0x4b0
 8001e7c:	429a      	cmp	r2, r3
 8001e7e:	d301      	bcc.n	8001e84 <cliArgsGetData+0x24>
  {
    return 0;
 8001e80:	2300      	movs	r3, #0
 8001e82:	e00e      	b.n	8001ea2 <cliArgsGetData+0x42>
  }

  ret = (int32_t)strtoul((const char * ) p_cli->cmd_args.argv[index], (char **)NULL, (int) 0);
 8001e84:	68bb      	ldr	r3, [r7, #8]
 8001e86:	f8d3 24b4 	ldr.w	r2, [r3, #1204]	@ 0x4b4
 8001e8a:	79fb      	ldrb	r3, [r7, #7]
 8001e8c:	009b      	lsls	r3, r3, #2
 8001e8e:	4413      	add	r3, r2
 8001e90:	681b      	ldr	r3, [r3, #0]
 8001e92:	2200      	movs	r2, #0
 8001e94:	2100      	movs	r1, #0
 8001e96:	4618      	mov	r0, r3
 8001e98:	f003 ffc4 	bl	8005e24 <strtoul>
 8001e9c:	4603      	mov	r3, r0
 8001e9e:	60fb      	str	r3, [r7, #12]

  return ret;
 8001ea0:	68fb      	ldr	r3, [r7, #12]
}
 8001ea2:	4618      	mov	r0, r3
 8001ea4:	3710      	adds	r7, #16
 8001ea6:	46bd      	mov	sp, r7
 8001ea8:	bd80      	pop	{r7, pc}
 8001eaa:	bf00      	nop
 8001eac:	20000204 	.word	0x20000204

08001eb0 <cliArgsGetFloat>:

float cliArgsGetFloat(uint8_t index)
{
 8001eb0:	b580      	push	{r7, lr}
 8001eb2:	b084      	sub	sp, #16
 8001eb4:	af00      	add	r7, sp, #0
 8001eb6:	4603      	mov	r3, r0
 8001eb8:	71fb      	strb	r3, [r7, #7]
  float ret = 0.0;
 8001eba:	f04f 0300 	mov.w	r3, #0
 8001ebe:	60fb      	str	r3, [r7, #12]
  cli_t *p_cli = &cli_node;
 8001ec0:	4b0e      	ldr	r3, [pc, #56]	@ (8001efc <cliArgsGetFloat+0x4c>)
 8001ec2:	60bb      	str	r3, [r7, #8]


  if (index >= p_cli->cmd_args.argc)
 8001ec4:	79fb      	ldrb	r3, [r7, #7]
 8001ec6:	b29a      	uxth	r2, r3
 8001ec8:	68bb      	ldr	r3, [r7, #8]
 8001eca:	f8b3 34b0 	ldrh.w	r3, [r3, #1200]	@ 0x4b0
 8001ece:	429a      	cmp	r2, r3
 8001ed0:	d302      	bcc.n	8001ed8 <cliArgsGetFloat+0x28>
  {
    return 0;
 8001ed2:	f04f 0300 	mov.w	r3, #0
 8001ed6:	e00c      	b.n	8001ef2 <cliArgsGetFloat+0x42>
  }

  ret = (float)strtof((const char * ) p_cli->cmd_args.argv[index], (char **)NULL);
 8001ed8:	68bb      	ldr	r3, [r7, #8]
 8001eda:	f8d3 24b4 	ldr.w	r2, [r3, #1204]	@ 0x4b4
 8001ede:	79fb      	ldrb	r3, [r7, #7]
 8001ee0:	009b      	lsls	r3, r3, #2
 8001ee2:	4413      	add	r3, r2
 8001ee4:	681b      	ldr	r3, [r3, #0]
 8001ee6:	2100      	movs	r1, #0
 8001ee8:	4618      	mov	r0, r3
 8001eea:	f003 fed5 	bl	8005c98 <strtof>
 8001eee:	60f8      	str	r0, [r7, #12]

  return ret;
 8001ef0:	68fb      	ldr	r3, [r7, #12]
}
 8001ef2:	4618      	mov	r0, r3
 8001ef4:	3710      	adds	r7, #16
 8001ef6:	46bd      	mov	sp, r7
 8001ef8:	bd80      	pop	{r7, pc}
 8001efa:	bf00      	nop
 8001efc:	20000204 	.word	0x20000204

08001f00 <cliArgsGetStr>:

char *cliArgsGetStr(uint8_t index)
{
 8001f00:	b480      	push	{r7}
 8001f02:	b085      	sub	sp, #20
 8001f04:	af00      	add	r7, sp, #0
 8001f06:	4603      	mov	r3, r0
 8001f08:	71fb      	strb	r3, [r7, #7]
  char *ret = NULL;
 8001f0a:	2300      	movs	r3, #0
 8001f0c:	60fb      	str	r3, [r7, #12]
  cli_t *p_cli = &cli_node;
 8001f0e:	4b0c      	ldr	r3, [pc, #48]	@ (8001f40 <cliArgsGetStr+0x40>)
 8001f10:	60bb      	str	r3, [r7, #8]


  if (index >= p_cli->cmd_args.argc)
 8001f12:	79fb      	ldrb	r3, [r7, #7]
 8001f14:	b29a      	uxth	r2, r3
 8001f16:	68bb      	ldr	r3, [r7, #8]
 8001f18:	f8b3 34b0 	ldrh.w	r3, [r3, #1200]	@ 0x4b0
 8001f1c:	429a      	cmp	r2, r3
 8001f1e:	d301      	bcc.n	8001f24 <cliArgsGetStr+0x24>
  {
    return 0;
 8001f20:	2300      	movs	r3, #0
 8001f22:	e008      	b.n	8001f36 <cliArgsGetStr+0x36>
  }

  ret = p_cli->cmd_args.argv[index];
 8001f24:	68bb      	ldr	r3, [r7, #8]
 8001f26:	f8d3 24b4 	ldr.w	r2, [r3, #1204]	@ 0x4b4
 8001f2a:	79fb      	ldrb	r3, [r7, #7]
 8001f2c:	009b      	lsls	r3, r3, #2
 8001f2e:	4413      	add	r3, r2
 8001f30:	681b      	ldr	r3, [r3, #0]
 8001f32:	60fb      	str	r3, [r7, #12]

  return ret;
 8001f34:	68fb      	ldr	r3, [r7, #12]
}
 8001f36:	4618      	mov	r0, r3
 8001f38:	3714      	adds	r7, #20
 8001f3a:	46bd      	mov	sp, r7
 8001f3c:	bc80      	pop	{r7}
 8001f3e:	4770      	bx	lr
 8001f40:	20000204 	.word	0x20000204

08001f44 <cliArgsIsStr>:

bool cliArgsIsStr(uint8_t index, char *p_str)
{
 8001f44:	b580      	push	{r7, lr}
 8001f46:	b084      	sub	sp, #16
 8001f48:	af00      	add	r7, sp, #0
 8001f4a:	4603      	mov	r3, r0
 8001f4c:	6039      	str	r1, [r7, #0]
 8001f4e:	71fb      	strb	r3, [r7, #7]
  bool ret = false;
 8001f50:	2300      	movs	r3, #0
 8001f52:	73fb      	strb	r3, [r7, #15]
  cli_t *p_cli = &cli_node;
 8001f54:	4b0f      	ldr	r3, [pc, #60]	@ (8001f94 <cliArgsIsStr+0x50>)
 8001f56:	60bb      	str	r3, [r7, #8]


  if (index >= p_cli->cmd_args.argc)
 8001f58:	79fb      	ldrb	r3, [r7, #7]
 8001f5a:	b29a      	uxth	r2, r3
 8001f5c:	68bb      	ldr	r3, [r7, #8]
 8001f5e:	f8b3 34b0 	ldrh.w	r3, [r3, #1200]	@ 0x4b0
 8001f62:	429a      	cmp	r2, r3
 8001f64:	d301      	bcc.n	8001f6a <cliArgsIsStr+0x26>
  {
    return 0;
 8001f66:	2300      	movs	r3, #0
 8001f68:	e010      	b.n	8001f8c <cliArgsIsStr+0x48>
  }

  if(strcmp(p_str, p_cli->cmd_args.argv[index]) == 0)
 8001f6a:	68bb      	ldr	r3, [r7, #8]
 8001f6c:	f8d3 24b4 	ldr.w	r2, [r3, #1204]	@ 0x4b4
 8001f70:	79fb      	ldrb	r3, [r7, #7]
 8001f72:	009b      	lsls	r3, r3, #2
 8001f74:	4413      	add	r3, r2
 8001f76:	681b      	ldr	r3, [r3, #0]
 8001f78:	4619      	mov	r1, r3
 8001f7a:	6838      	ldr	r0, [r7, #0]
 8001f7c:	f7fe f8e8 	bl	8000150 <strcmp>
 8001f80:	4603      	mov	r3, r0
 8001f82:	2b00      	cmp	r3, #0
 8001f84:	d101      	bne.n	8001f8a <cliArgsIsStr+0x46>
  {
    ret = true;
 8001f86:	2301      	movs	r3, #1
 8001f88:	73fb      	strb	r3, [r7, #15]
  }

  return ret;
 8001f8a:	7bfb      	ldrb	r3, [r7, #15]
}
 8001f8c:	4618      	mov	r0, r3
 8001f8e:	3710      	adds	r7, #16
 8001f90:	46bd      	mov	sp, r7
 8001f92:	bd80      	pop	{r7, pc}
 8001f94:	20000204 	.word	0x20000204

08001f98 <cliAdd>:
    return false;
  }
}

bool cliAdd(const char *cmd_str, void (*p_func)(cli_args_t *))
{
 8001f98:	b580      	push	{r7, lr}
 8001f9a:	b086      	sub	sp, #24
 8001f9c:	af00      	add	r7, sp, #0
 8001f9e:	6078      	str	r0, [r7, #4]
 8001fa0:	6039      	str	r1, [r7, #0]
  bool ret = true;
 8001fa2:	2301      	movs	r3, #1
 8001fa4:	75fb      	strb	r3, [r7, #23]
  cli_t *p_cli = &cli_node;
 8001fa6:	4b1f      	ldr	r3, [pc, #124]	@ (8002024 <cliAdd+0x8c>)
 8001fa8:	613b      	str	r3, [r7, #16]
  uint16_t index;

  if (p_cli->cmd_count >= CLI_CMD_LIST_MAX)
 8001faa:	693b      	ldr	r3, [r7, #16]
 8001fac:	f8b3 336e 	ldrh.w	r3, [r3, #878]	@ 0x36e
 8001fb0:	2b0f      	cmp	r3, #15
 8001fb2:	d901      	bls.n	8001fb8 <cliAdd+0x20>
  {
    return false;
 8001fb4:	2300      	movs	r3, #0
 8001fb6:	e030      	b.n	800201a <cliAdd+0x82>
  }

  index = p_cli->cmd_count;
 8001fb8:	693b      	ldr	r3, [r7, #16]
 8001fba:	f8b3 336e 	ldrh.w	r3, [r3, #878]	@ 0x36e
 8001fbe:	81fb      	strh	r3, [r7, #14]

  strcpy(p_cli->cmd_list[index].cmd_str, cmd_str);
 8001fc0:	89fa      	ldrh	r2, [r7, #14]
 8001fc2:	4613      	mov	r3, r2
 8001fc4:	009b      	lsls	r3, r3, #2
 8001fc6:	4413      	add	r3, r2
 8001fc8:	009b      	lsls	r3, r3, #2
 8001fca:	f503 735c 	add.w	r3, r3, #880	@ 0x370
 8001fce:	693a      	ldr	r2, [r7, #16]
 8001fd0:	4413      	add	r3, r2
 8001fd2:	6879      	ldr	r1, [r7, #4]
 8001fd4:	4618      	mov	r0, r3
 8001fd6:	f004 f926 	bl	8006226 <strcpy>
  p_cli->cmd_list[index].cmd_func = p_func;
 8001fda:	89fa      	ldrh	r2, [r7, #14]
 8001fdc:	6939      	ldr	r1, [r7, #16]
 8001fde:	4613      	mov	r3, r2
 8001fe0:	009b      	lsls	r3, r3, #2
 8001fe2:	4413      	add	r3, r2
 8001fe4:	009b      	lsls	r3, r3, #2
 8001fe6:	440b      	add	r3, r1
 8001fe8:	f503 7360 	add.w	r3, r3, #896	@ 0x380
 8001fec:	683a      	ldr	r2, [r7, #0]
 8001fee:	601a      	str	r2, [r3, #0]

  cliToUpper(p_cli->cmd_list[index].cmd_str);
 8001ff0:	89fa      	ldrh	r2, [r7, #14]
 8001ff2:	4613      	mov	r3, r2
 8001ff4:	009b      	lsls	r3, r3, #2
 8001ff6:	4413      	add	r3, r2
 8001ff8:	009b      	lsls	r3, r3, #2
 8001ffa:	f503 735c 	add.w	r3, r3, #880	@ 0x370
 8001ffe:	693a      	ldr	r2, [r7, #16]
 8002000:	4413      	add	r3, r2
 8002002:	4618      	mov	r0, r3
 8002004:	f7ff fef8 	bl	8001df8 <cliToUpper>

  p_cli->cmd_count++;
 8002008:	693b      	ldr	r3, [r7, #16]
 800200a:	f8b3 336e 	ldrh.w	r3, [r3, #878]	@ 0x36e
 800200e:	3301      	adds	r3, #1
 8002010:	b29a      	uxth	r2, r3
 8002012:	693b      	ldr	r3, [r7, #16]
 8002014:	f8a3 236e 	strh.w	r2, [r3, #878]	@ 0x36e

  return ret;
 8002018:	7dfb      	ldrb	r3, [r7, #23]
}
 800201a:	4618      	mov	r0, r3
 800201c:	3718      	adds	r7, #24
 800201e:	46bd      	mov	sp, r7
 8002020:	bd80      	pop	{r7, pc}
 8002022:	bf00      	nop
 8002024:	20000204 	.word	0x20000204

08002028 <cliShowList>:

void cliShowList(cli_args_t *args)
{
 8002028:	b580      	push	{r7, lr}
 800202a:	b084      	sub	sp, #16
 800202c:	af00      	add	r7, sp, #0
 800202e:	6078      	str	r0, [r7, #4]
  cli_t *p_cli = &cli_node;
 8002030:	4b15      	ldr	r3, [pc, #84]	@ (8002088 <cliShowList+0x60>)
 8002032:	60bb      	str	r3, [r7, #8]


  cliPrintf("\r\n");
 8002034:	4815      	ldr	r0, [pc, #84]	@ (800208c <cliShowList+0x64>)
 8002036:	f7ff febb 	bl	8001db0 <cliPrintf>
  cliPrintf("---------- cmd list ---------\r\n");
 800203a:	4815      	ldr	r0, [pc, #84]	@ (8002090 <cliShowList+0x68>)
 800203c:	f7ff feb8 	bl	8001db0 <cliPrintf>

  for (int i=0; i<p_cli->cmd_count; i++)
 8002040:	2300      	movs	r3, #0
 8002042:	60fb      	str	r3, [r7, #12]
 8002044:	e011      	b.n	800206a <cliShowList+0x42>
  {
    cliPrintf(p_cli->cmd_list[i].cmd_str);
 8002046:	68fa      	ldr	r2, [r7, #12]
 8002048:	4613      	mov	r3, r2
 800204a:	009b      	lsls	r3, r3, #2
 800204c:	4413      	add	r3, r2
 800204e:	009b      	lsls	r3, r3, #2
 8002050:	f503 735c 	add.w	r3, r3, #880	@ 0x370
 8002054:	68ba      	ldr	r2, [r7, #8]
 8002056:	4413      	add	r3, r2
 8002058:	4618      	mov	r0, r3
 800205a:	f7ff fea9 	bl	8001db0 <cliPrintf>
    cliPrintf("\r\n");
 800205e:	480b      	ldr	r0, [pc, #44]	@ (800208c <cliShowList+0x64>)
 8002060:	f7ff fea6 	bl	8001db0 <cliPrintf>
  for (int i=0; i<p_cli->cmd_count; i++)
 8002064:	68fb      	ldr	r3, [r7, #12]
 8002066:	3301      	adds	r3, #1
 8002068:	60fb      	str	r3, [r7, #12]
 800206a:	68bb      	ldr	r3, [r7, #8]
 800206c:	f8b3 336e 	ldrh.w	r3, [r3, #878]	@ 0x36e
 8002070:	461a      	mov	r2, r3
 8002072:	68fb      	ldr	r3, [r7, #12]
 8002074:	4293      	cmp	r3, r2
 8002076:	dbe6      	blt.n	8002046 <cliShowList+0x1e>
  }

  cliPrintf("-----------------------------\r\n");
 8002078:	4806      	ldr	r0, [pc, #24]	@ (8002094 <cliShowList+0x6c>)
 800207a:	f7ff fe99 	bl	8001db0 <cliPrintf>
}
 800207e:	bf00      	nop
 8002080:	3710      	adds	r7, #16
 8002082:	46bd      	mov	sp, r7
 8002084:	bd80      	pop	{r7, pc}
 8002086:	bf00      	nop
 8002088:	20000204 	.word	0x20000204
 800208c:	080083b4 	.word	0x080083b4
 8002090:	080083b8 	.word	0x080083b8
 8002094:	080083d8 	.word	0x080083d8

08002098 <cliMemoryDump>:

void cliMemoryDump(cli_args_t *args)
{
 8002098:	b580      	push	{r7, lr}
 800209a:	b08c      	sub	sp, #48	@ 0x30
 800209c:	af00      	add	r7, sp, #0
 800209e:	6078      	str	r0, [r7, #4]
  int idx, size = 16;
 80020a0:	2310      	movs	r3, #16
 80020a2:	62bb      	str	r3, [r7, #40]	@ 0x28
  unsigned int *addr;
  int idx1, i;
  unsigned int *ascptr;
  unsigned char asc[4];

  int    argc = args->argc;
 80020a4:	687b      	ldr	r3, [r7, #4]
 80020a6:	881b      	ldrh	r3, [r3, #0]
 80020a8:	617b      	str	r3, [r7, #20]
  char **argv = args->argv;
 80020aa:	687b      	ldr	r3, [r7, #4]
 80020ac:	685b      	ldr	r3, [r3, #4]
 80020ae:	613b      	str	r3, [r7, #16]


  if(args->argc < 1)
 80020b0:	687b      	ldr	r3, [r7, #4]
 80020b2:	881b      	ldrh	r3, [r3, #0]
 80020b4:	2b00      	cmp	r3, #0
 80020b6:	d103      	bne.n	80020c0 <cliMemoryDump+0x28>
  {
    cliPrintf(">> md addr [size] \n");
 80020b8:	4840      	ldr	r0, [pc, #256]	@ (80021bc <cliMemoryDump+0x124>)
 80020ba:	f7ff fe79 	bl	8001db0 <cliPrintf>
 80020be:	e07a      	b.n	80021b6 <cliMemoryDump+0x11e>
    return;
  }

  if(argc > 1)
 80020c0:	697b      	ldr	r3, [r7, #20]
 80020c2:	2b01      	cmp	r3, #1
 80020c4:	dd09      	ble.n	80020da <cliMemoryDump+0x42>
  {
    size = (int)strtoul((const char * ) argv[1], (char **)NULL, (int) 0);
 80020c6:	693b      	ldr	r3, [r7, #16]
 80020c8:	3304      	adds	r3, #4
 80020ca:	681b      	ldr	r3, [r3, #0]
 80020cc:	2200      	movs	r2, #0
 80020ce:	2100      	movs	r1, #0
 80020d0:	4618      	mov	r0, r3
 80020d2:	f003 fea7 	bl	8005e24 <strtoul>
 80020d6:	4603      	mov	r3, r0
 80020d8:	62bb      	str	r3, [r7, #40]	@ 0x28
  }
  addr   = (unsigned int *)strtoul((const char * ) argv[0], (char **)NULL, (int) 0);
 80020da:	693b      	ldr	r3, [r7, #16]
 80020dc:	681b      	ldr	r3, [r3, #0]
 80020de:	2200      	movs	r2, #0
 80020e0:	2100      	movs	r1, #0
 80020e2:	4618      	mov	r0, r3
 80020e4:	f003 fe9e 	bl	8005e24 <strtoul>
 80020e8:	4603      	mov	r3, r0
 80020ea:	627b      	str	r3, [r7, #36]	@ 0x24
  ascptr = (unsigned int *)addr;
 80020ec:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80020ee:	61bb      	str	r3, [r7, #24]

  cliPrintf("\n   ");
 80020f0:	4833      	ldr	r0, [pc, #204]	@ (80021c0 <cliMemoryDump+0x128>)
 80020f2:	f7ff fe5d 	bl	8001db0 <cliPrintf>
  for (idx = 0; idx<size; idx++)
 80020f6:	2300      	movs	r3, #0
 80020f8:	62fb      	str	r3, [r7, #44]	@ 0x2c
 80020fa:	e058      	b.n	80021ae <cliMemoryDump+0x116>
  {
    if((idx%4) == 0)
 80020fc:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80020fe:	f003 0303 	and.w	r3, r3, #3
 8002102:	2b00      	cmp	r3, #0
 8002104:	d104      	bne.n	8002110 <cliMemoryDump+0x78>
    {
      cliPrintf(" 0x%08X: ", (unsigned int)addr);
 8002106:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002108:	4619      	mov	r1, r3
 800210a:	482e      	ldr	r0, [pc, #184]	@ (80021c4 <cliMemoryDump+0x12c>)
 800210c:	f7ff fe50 	bl	8001db0 <cliPrintf>
    }
    cliPrintf(" 0x%08X", *(addr));
 8002110:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002112:	681b      	ldr	r3, [r3, #0]
 8002114:	4619      	mov	r1, r3
 8002116:	482c      	ldr	r0, [pc, #176]	@ (80021c8 <cliMemoryDump+0x130>)
 8002118:	f7ff fe4a 	bl	8001db0 <cliPrintf>

    if ((idx%4) == 3)
 800211c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800211e:	425a      	negs	r2, r3
 8002120:	f003 0303 	and.w	r3, r3, #3
 8002124:	f002 0203 	and.w	r2, r2, #3
 8002128:	bf58      	it	pl
 800212a:	4253      	negpl	r3, r2
 800212c:	2b03      	cmp	r3, #3
 800212e:	d138      	bne.n	80021a2 <cliMemoryDump+0x10a>
    {
      cliPrintf ("  |");
 8002130:	4826      	ldr	r0, [pc, #152]	@ (80021cc <cliMemoryDump+0x134>)
 8002132:	f7ff fe3d 	bl	8001db0 <cliPrintf>
      for (idx1= 0; idx1< 4; idx1++)
 8002136:	2300      	movs	r3, #0
 8002138:	623b      	str	r3, [r7, #32]
 800213a:	e02c      	b.n	8002196 <cliMemoryDump+0xfe>
      {
        memcpy((char *)asc, (char *)ascptr, 4);
 800213c:	69bb      	ldr	r3, [r7, #24]
 800213e:	681b      	ldr	r3, [r3, #0]
 8002140:	60fb      	str	r3, [r7, #12]
        for (i=0;i<4;i++)
 8002142:	2300      	movs	r3, #0
 8002144:	61fb      	str	r3, [r7, #28]
 8002146:	e01d      	b.n	8002184 <cliMemoryDump+0xec>
        {
          if (asc[i] > 0x1f && asc[i] < 0x7f)
 8002148:	f107 020c 	add.w	r2, r7, #12
 800214c:	69fb      	ldr	r3, [r7, #28]
 800214e:	4413      	add	r3, r2
 8002150:	781b      	ldrb	r3, [r3, #0]
 8002152:	2b1f      	cmp	r3, #31
 8002154:	d910      	bls.n	8002178 <cliMemoryDump+0xe0>
 8002156:	f107 020c 	add.w	r2, r7, #12
 800215a:	69fb      	ldr	r3, [r7, #28]
 800215c:	4413      	add	r3, r2
 800215e:	781b      	ldrb	r3, [r3, #0]
 8002160:	2b7e      	cmp	r3, #126	@ 0x7e
 8002162:	d809      	bhi.n	8002178 <cliMemoryDump+0xe0>
          {
            cliPrintf("%c", asc[i]);
 8002164:	f107 020c 	add.w	r2, r7, #12
 8002168:	69fb      	ldr	r3, [r7, #28]
 800216a:	4413      	add	r3, r2
 800216c:	781b      	ldrb	r3, [r3, #0]
 800216e:	4619      	mov	r1, r3
 8002170:	4817      	ldr	r0, [pc, #92]	@ (80021d0 <cliMemoryDump+0x138>)
 8002172:	f7ff fe1d 	bl	8001db0 <cliPrintf>
 8002176:	e002      	b.n	800217e <cliMemoryDump+0xe6>
          }
          else
          {
            cliPrintf(".");
 8002178:	4816      	ldr	r0, [pc, #88]	@ (80021d4 <cliMemoryDump+0x13c>)
 800217a:	f7ff fe19 	bl	8001db0 <cliPrintf>
        for (i=0;i<4;i++)
 800217e:	69fb      	ldr	r3, [r7, #28]
 8002180:	3301      	adds	r3, #1
 8002182:	61fb      	str	r3, [r7, #28]
 8002184:	69fb      	ldr	r3, [r7, #28]
 8002186:	2b03      	cmp	r3, #3
 8002188:	ddde      	ble.n	8002148 <cliMemoryDump+0xb0>
          }
        }
        ascptr+=1;
 800218a:	69bb      	ldr	r3, [r7, #24]
 800218c:	3304      	adds	r3, #4
 800218e:	61bb      	str	r3, [r7, #24]
      for (idx1= 0; idx1< 4; idx1++)
 8002190:	6a3b      	ldr	r3, [r7, #32]
 8002192:	3301      	adds	r3, #1
 8002194:	623b      	str	r3, [r7, #32]
 8002196:	6a3b      	ldr	r3, [r7, #32]
 8002198:	2b03      	cmp	r3, #3
 800219a:	ddcf      	ble.n	800213c <cliMemoryDump+0xa4>
      }
      cliPrintf("|\n   ");
 800219c:	480e      	ldr	r0, [pc, #56]	@ (80021d8 <cliMemoryDump+0x140>)
 800219e:	f7ff fe07 	bl	8001db0 <cliPrintf>
    }
    addr++;
 80021a2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80021a4:	3304      	adds	r3, #4
 80021a6:	627b      	str	r3, [r7, #36]	@ 0x24
  for (idx = 0; idx<size; idx++)
 80021a8:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80021aa:	3301      	adds	r3, #1
 80021ac:	62fb      	str	r3, [r7, #44]	@ 0x2c
 80021ae:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 80021b0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80021b2:	429a      	cmp	r2, r3
 80021b4:	dba2      	blt.n	80020fc <cliMemoryDump+0x64>
  }
}
 80021b6:	3730      	adds	r7, #48	@ 0x30
 80021b8:	46bd      	mov	sp, r7
 80021ba:	bd80      	pop	{r7, pc}
 80021bc:	080083f8 	.word	0x080083f8
 80021c0:	0800840c 	.word	0x0800840c
 80021c4:	08008414 	.word	0x08008414
 80021c8:	08008420 	.word	0x08008420
 80021cc:	08008428 	.word	0x08008428
 80021d0:	0800842c 	.word	0x0800842c
 80021d4:	08008430 	.word	0x08008430
 80021d8:	08008434 	.word	0x08008434

080021dc <uartInit>:
DMA_HandleTypeDef hdma_usart2_rx;
#endif


bool uartInit(void)
{
 80021dc:	b480      	push	{r7}
 80021de:	b083      	sub	sp, #12
 80021e0:	af00      	add	r7, sp, #0
  for (int i=0; i<UART_MAX_CH; i++)
 80021e2:	2300      	movs	r3, #0
 80021e4:	607b      	str	r3, [r7, #4]
 80021e6:	e007      	b.n	80021f8 <uartInit+0x1c>
  {
    is_open[i] = false;
 80021e8:	4a08      	ldr	r2, [pc, #32]	@ (800220c <uartInit+0x30>)
 80021ea:	687b      	ldr	r3, [r7, #4]
 80021ec:	4413      	add	r3, r2
 80021ee:	2200      	movs	r2, #0
 80021f0:	701a      	strb	r2, [r3, #0]
  for (int i=0; i<UART_MAX_CH; i++)
 80021f2:	687b      	ldr	r3, [r7, #4]
 80021f4:	3301      	adds	r3, #1
 80021f6:	607b      	str	r3, [r7, #4]
 80021f8:	687b      	ldr	r3, [r7, #4]
 80021fa:	2b01      	cmp	r3, #1
 80021fc:	ddf4      	ble.n	80021e8 <uartInit+0xc>
  }

  return true;
 80021fe:	2301      	movs	r3, #1
}
 8002200:	4618      	mov	r0, r3
 8002202:	370c      	adds	r7, #12
 8002204:	46bd      	mov	sp, r7
 8002206:	bc80      	pop	{r7}
 8002208:	4770      	bx	lr
 800220a:	bf00      	nop
 800220c:	200006cc 	.word	0x200006cc

08002210 <uartOpen>:

bool uartOpen(uint8_t ch, uint32_t baud)
{
 8002210:	b580      	push	{r7, lr}
 8002212:	b086      	sub	sp, #24
 8002214:	af00      	add	r7, sp, #0
 8002216:	4603      	mov	r3, r0
 8002218:	6039      	str	r1, [r7, #0]
 800221a:	71fb      	strb	r3, [r7, #7]
  bool ret = false;
 800221c:	2300      	movs	r3, #0
 800221e:	75fb      	strb	r3, [r7, #23]

  switch(ch)
 8002220:	79fb      	ldrb	r3, [r7, #7]
 8002222:	2b02      	cmp	r3, #2
 8002224:	d07c      	beq.n	8002320 <uartOpen+0x110>
 8002226:	2b02      	cmp	r3, #2
 8002228:	f300 80e8 	bgt.w	80023fc <uartOpen+0x1ec>
 800222c:	2b00      	cmp	r3, #0
 800222e:	d002      	beq.n	8002236 <uartOpen+0x26>
 8002230:	2b01      	cmp	r3, #1
 8002232:	d007      	beq.n	8002244 <uartOpen+0x34>
 8002234:	e0e2      	b.n	80023fc <uartOpen+0x1ec>
  {
    case _DEF_UART1:
      is_open[ch] = true;
 8002236:	79fb      	ldrb	r3, [r7, #7]
 8002238:	4a73      	ldr	r2, [pc, #460]	@ (8002408 <uartOpen+0x1f8>)
 800223a:	2101      	movs	r1, #1
 800223c:	54d1      	strb	r1, [r2, r3]
      ret = true;
 800223e:	2301      	movs	r3, #1
 8002240:	75fb      	strb	r3, [r7, #23]
      break;
 8002242:	e0db      	b.n	80023fc <uartOpen+0x1ec>

    case _DEF_UART2:
      #ifdef _USE_UART2
      huart1.Instance         = USART1;
 8002244:	4b71      	ldr	r3, [pc, #452]	@ (800240c <uartOpen+0x1fc>)
 8002246:	4a72      	ldr	r2, [pc, #456]	@ (8002410 <uartOpen+0x200>)
 8002248:	601a      	str	r2, [r3, #0]
      huart1.Init.BaudRate    = baud;
 800224a:	4a70      	ldr	r2, [pc, #448]	@ (800240c <uartOpen+0x1fc>)
 800224c:	683b      	ldr	r3, [r7, #0]
 800224e:	6053      	str	r3, [r2, #4]
      huart1.Init.WordLength  = UART_WORDLENGTH_8B;
 8002250:	4b6e      	ldr	r3, [pc, #440]	@ (800240c <uartOpen+0x1fc>)
 8002252:	2200      	movs	r2, #0
 8002254:	609a      	str	r2, [r3, #8]
      huart1.Init.StopBits    = UART_STOPBITS_1;
 8002256:	4b6d      	ldr	r3, [pc, #436]	@ (800240c <uartOpen+0x1fc>)
 8002258:	2200      	movs	r2, #0
 800225a:	60da      	str	r2, [r3, #12]
      huart1.Init.Parity      = UART_PARITY_NONE;
 800225c:	4b6b      	ldr	r3, [pc, #428]	@ (800240c <uartOpen+0x1fc>)
 800225e:	2200      	movs	r2, #0
 8002260:	611a      	str	r2, [r3, #16]
      huart1.Init.Mode        = UART_MODE_TX_RX;
 8002262:	4b6a      	ldr	r3, [pc, #424]	@ (800240c <uartOpen+0x1fc>)
 8002264:	220c      	movs	r2, #12
 8002266:	615a      	str	r2, [r3, #20]
      huart1.Init.HwFlowCtl   = UART_HWCONTROL_NONE;
 8002268:	4b68      	ldr	r3, [pc, #416]	@ (800240c <uartOpen+0x1fc>)
 800226a:	2200      	movs	r2, #0
 800226c:	619a      	str	r2, [r3, #24]
      huart1.Init.OverSampling= UART_OVERSAMPLING_16;
 800226e:	4b67      	ldr	r3, [pc, #412]	@ (800240c <uartOpen+0x1fc>)
 8002270:	2200      	movs	r2, #0
 8002272:	61da      	str	r2, [r3, #28]

      HAL_UART_DeInit(&huart1);
 8002274:	4865      	ldr	r0, [pc, #404]	@ (800240c <uartOpen+0x1fc>)
 8002276:	f001 ff29 	bl	80040cc <HAL_UART_DeInit>

      qbufferCreate(&qbuffer[ch], &rx_buf[0], 256);
 800227a:	79fb      	ldrb	r3, [r7, #7]
 800227c:	011b      	lsls	r3, r3, #4
 800227e:	4a65      	ldr	r2, [pc, #404]	@ (8002414 <uartOpen+0x204>)
 8002280:	4413      	add	r3, r2
 8002282:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8002286:	4964      	ldr	r1, [pc, #400]	@ (8002418 <uartOpen+0x208>)
 8002288:	4618      	mov	r0, r3
 800228a:	f7fe ff36 	bl	80010fa <qbufferCreate>

      __HAL_RCC_DMA1_CLK_ENABLE();
 800228e:	4b63      	ldr	r3, [pc, #396]	@ (800241c <uartOpen+0x20c>)
 8002290:	695b      	ldr	r3, [r3, #20]
 8002292:	4a62      	ldr	r2, [pc, #392]	@ (800241c <uartOpen+0x20c>)
 8002294:	f043 0301 	orr.w	r3, r3, #1
 8002298:	6153      	str	r3, [r2, #20]
 800229a:	4b60      	ldr	r3, [pc, #384]	@ (800241c <uartOpen+0x20c>)
 800229c:	695b      	ldr	r3, [r3, #20]
 800229e:	f003 0301 	and.w	r3, r3, #1
 80022a2:	613b      	str	r3, [r7, #16]
 80022a4:	693b      	ldr	r3, [r7, #16]
      HAL_NVIC_SetPriority(DMA1_Channel5_IRQn, 0, 0);
 80022a6:	2200      	movs	r2, #0
 80022a8:	2100      	movs	r1, #0
 80022aa:	200f      	movs	r0, #15
 80022ac:	f000 fc75 	bl	8002b9a <HAL_NVIC_SetPriority>
      HAL_NVIC_EnableIRQ(DMA1_Channel5_IRQn);
 80022b0:	200f      	movs	r0, #15
 80022b2:	f000 fc8e 	bl	8002bd2 <HAL_NVIC_EnableIRQ>


      if (HAL_UART_Init(&huart1) != HAL_OK)
 80022b6:	4855      	ldr	r0, [pc, #340]	@ (800240c <uartOpen+0x1fc>)
 80022b8:	f001 feb8 	bl	800402c <HAL_UART_Init>
 80022bc:	4603      	mov	r3, r0
 80022be:	2b00      	cmp	r3, #0
 80022c0:	d002      	beq.n	80022c8 <uartOpen+0xb8>
      {
        ret = false;
 80022c2:	2300      	movs	r3, #0
 80022c4:	75fb      	strb	r3, [r7, #23]

        qbuffer[ch].in  = qbuffer[ch].len - hdma_usart1_rx.Instance->CNDTR;
        qbuffer[ch].out = qbuffer[ch].in;
      }
      #endif
      break;
 80022c6:	e099      	b.n	80023fc <uartOpen+0x1ec>
        ret = true;
 80022c8:	2301      	movs	r3, #1
 80022ca:	75fb      	strb	r3, [r7, #23]
        is_open[ch] = true;
 80022cc:	79fb      	ldrb	r3, [r7, #7]
 80022ce:	4a4e      	ldr	r2, [pc, #312]	@ (8002408 <uartOpen+0x1f8>)
 80022d0:	2101      	movs	r1, #1
 80022d2:	54d1      	strb	r1, [r2, r3]
        if(HAL_UART_Receive_DMA(&huart1, (uint8_t *)&rx_buf[0], 256) != HAL_OK)
 80022d4:	f44f 7280 	mov.w	r2, #256	@ 0x100
 80022d8:	494f      	ldr	r1, [pc, #316]	@ (8002418 <uartOpen+0x208>)
 80022da:	484c      	ldr	r0, [pc, #304]	@ (800240c <uartOpen+0x1fc>)
 80022dc:	f001 ffab 	bl	8004236 <HAL_UART_Receive_DMA>
 80022e0:	4603      	mov	r3, r0
 80022e2:	2b00      	cmp	r3, #0
 80022e4:	d001      	beq.n	80022ea <uartOpen+0xda>
          ret = false;
 80022e6:	2300      	movs	r3, #0
 80022e8:	75fb      	strb	r3, [r7, #23]
        qbuffer[ch].in  = qbuffer[ch].len - hdma_usart1_rx.Instance->CNDTR;
 80022ea:	79fb      	ldrb	r3, [r7, #7]
 80022ec:	4a49      	ldr	r2, [pc, #292]	@ (8002414 <uartOpen+0x204>)
 80022ee:	011b      	lsls	r3, r3, #4
 80022f0:	4413      	add	r3, r2
 80022f2:	3308      	adds	r3, #8
 80022f4:	6819      	ldr	r1, [r3, #0]
 80022f6:	4b4a      	ldr	r3, [pc, #296]	@ (8002420 <uartOpen+0x210>)
 80022f8:	681b      	ldr	r3, [r3, #0]
 80022fa:	685a      	ldr	r2, [r3, #4]
 80022fc:	79fb      	ldrb	r3, [r7, #7]
 80022fe:	1a8a      	subs	r2, r1, r2
 8002300:	4944      	ldr	r1, [pc, #272]	@ (8002414 <uartOpen+0x204>)
 8002302:	011b      	lsls	r3, r3, #4
 8002304:	440b      	add	r3, r1
 8002306:	601a      	str	r2, [r3, #0]
        qbuffer[ch].out = qbuffer[ch].in;
 8002308:	79fa      	ldrb	r2, [r7, #7]
 800230a:	79fb      	ldrb	r3, [r7, #7]
 800230c:	4941      	ldr	r1, [pc, #260]	@ (8002414 <uartOpen+0x204>)
 800230e:	0112      	lsls	r2, r2, #4
 8002310:	440a      	add	r2, r1
 8002312:	6812      	ldr	r2, [r2, #0]
 8002314:	493f      	ldr	r1, [pc, #252]	@ (8002414 <uartOpen+0x204>)
 8002316:	011b      	lsls	r3, r3, #4
 8002318:	440b      	add	r3, r1
 800231a:	3304      	adds	r3, #4
 800231c:	601a      	str	r2, [r3, #0]
      break;
 800231e:	e06d      	b.n	80023fc <uartOpen+0x1ec>

    case _DEF_UART3:
      #ifdef _USE_UART3
      huart2.Instance = USART2;
 8002320:	4b40      	ldr	r3, [pc, #256]	@ (8002424 <uartOpen+0x214>)
 8002322:	4a41      	ldr	r2, [pc, #260]	@ (8002428 <uartOpen+0x218>)
 8002324:	601a      	str	r2, [r3, #0]
      huart2.Init.BaudRate = baud;
 8002326:	4a3f      	ldr	r2, [pc, #252]	@ (8002424 <uartOpen+0x214>)
 8002328:	683b      	ldr	r3, [r7, #0]
 800232a:	6053      	str	r3, [r2, #4]
      huart2.Init.WordLength = UART_WORDLENGTH_8B;
 800232c:	4b3d      	ldr	r3, [pc, #244]	@ (8002424 <uartOpen+0x214>)
 800232e:	2200      	movs	r2, #0
 8002330:	609a      	str	r2, [r3, #8]
      huart2.Init.StopBits = UART_STOPBITS_1;
 8002332:	4b3c      	ldr	r3, [pc, #240]	@ (8002424 <uartOpen+0x214>)
 8002334:	2200      	movs	r2, #0
 8002336:	60da      	str	r2, [r3, #12]
      huart2.Init.Parity = UART_PARITY_NONE;
 8002338:	4b3a      	ldr	r3, [pc, #232]	@ (8002424 <uartOpen+0x214>)
 800233a:	2200      	movs	r2, #0
 800233c:	611a      	str	r2, [r3, #16]
      huart2.Init.Mode = UART_MODE_TX_RX;
 800233e:	4b39      	ldr	r3, [pc, #228]	@ (8002424 <uartOpen+0x214>)
 8002340:	220c      	movs	r2, #12
 8002342:	615a      	str	r2, [r3, #20]
      huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8002344:	4b37      	ldr	r3, [pc, #220]	@ (8002424 <uartOpen+0x214>)
 8002346:	2200      	movs	r2, #0
 8002348:	619a      	str	r2, [r3, #24]
      huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 800234a:	4b36      	ldr	r3, [pc, #216]	@ (8002424 <uartOpen+0x214>)
 800234c:	2200      	movs	r2, #0
 800234e:	61da      	str	r2, [r3, #28]
      HAL_UART_DeInit(&huart2);
 8002350:	4834      	ldr	r0, [pc, #208]	@ (8002424 <uartOpen+0x214>)
 8002352:	f001 febb 	bl	80040cc <HAL_UART_DeInit>

      qbufferCreate(&qbuffer[ch], &rx_buf2[0], 256);
 8002356:	79fb      	ldrb	r3, [r7, #7]
 8002358:	011b      	lsls	r3, r3, #4
 800235a:	4a2e      	ldr	r2, [pc, #184]	@ (8002414 <uartOpen+0x204>)
 800235c:	4413      	add	r3, r2
 800235e:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8002362:	4932      	ldr	r1, [pc, #200]	@ (800242c <uartOpen+0x21c>)
 8002364:	4618      	mov	r0, r3
 8002366:	f7fe fec8 	bl	80010fa <qbufferCreate>

      __HAL_RCC_DMA1_CLK_ENABLE();
 800236a:	4b2c      	ldr	r3, [pc, #176]	@ (800241c <uartOpen+0x20c>)
 800236c:	695b      	ldr	r3, [r3, #20]
 800236e:	4a2b      	ldr	r2, [pc, #172]	@ (800241c <uartOpen+0x20c>)
 8002370:	f043 0301 	orr.w	r3, r3, #1
 8002374:	6153      	str	r3, [r2, #20]
 8002376:	4b29      	ldr	r3, [pc, #164]	@ (800241c <uartOpen+0x20c>)
 8002378:	695b      	ldr	r3, [r3, #20]
 800237a:	f003 0301 	and.w	r3, r3, #1
 800237e:	60fb      	str	r3, [r7, #12]
 8002380:	68fb      	ldr	r3, [r7, #12]
      HAL_NVIC_SetPriority(DMA1_Channel6_IRQn, 0, 0);
 8002382:	2200      	movs	r2, #0
 8002384:	2100      	movs	r1, #0
 8002386:	2010      	movs	r0, #16
 8002388:	f000 fc07 	bl	8002b9a <HAL_NVIC_SetPriority>
      HAL_NVIC_EnableIRQ(DMA1_Channel6_IRQn);
 800238c:	2010      	movs	r0, #16
 800238e:	f000 fc20 	bl	8002bd2 <HAL_NVIC_EnableIRQ>

      if (HAL_UART_Init(&huart2) != HAL_OK)
 8002392:	4824      	ldr	r0, [pc, #144]	@ (8002424 <uartOpen+0x214>)
 8002394:	f001 fe4a 	bl	800402c <HAL_UART_Init>
 8002398:	4603      	mov	r3, r0
 800239a:	2b00      	cmp	r3, #0
 800239c:	d002      	beq.n	80023a4 <uartOpen+0x194>
      {
        ret = false;
 800239e:	2300      	movs	r3, #0
 80023a0:	75fb      	strb	r3, [r7, #23]

        qbuffer[ch].in  = qbuffer[ch].len - hdma_usart2_rx.Instance->CNDTR;
        qbuffer[ch].out = qbuffer[ch].in;
      }
      #endif
      break;
 80023a2:	e02a      	b.n	80023fa <uartOpen+0x1ea>
        ret = true;
 80023a4:	2301      	movs	r3, #1
 80023a6:	75fb      	strb	r3, [r7, #23]
        is_open[ch] = true;
 80023a8:	79fb      	ldrb	r3, [r7, #7]
 80023aa:	4a17      	ldr	r2, [pc, #92]	@ (8002408 <uartOpen+0x1f8>)
 80023ac:	2101      	movs	r1, #1
 80023ae:	54d1      	strb	r1, [r2, r3]
        if(HAL_UART_Receive_DMA(&huart2, (uint8_t *)&rx_buf2[0], 256) != HAL_OK)
 80023b0:	f44f 7280 	mov.w	r2, #256	@ 0x100
 80023b4:	491d      	ldr	r1, [pc, #116]	@ (800242c <uartOpen+0x21c>)
 80023b6:	481b      	ldr	r0, [pc, #108]	@ (8002424 <uartOpen+0x214>)
 80023b8:	f001 ff3d 	bl	8004236 <HAL_UART_Receive_DMA>
 80023bc:	4603      	mov	r3, r0
 80023be:	2b00      	cmp	r3, #0
 80023c0:	d001      	beq.n	80023c6 <uartOpen+0x1b6>
          ret = false;
 80023c2:	2300      	movs	r3, #0
 80023c4:	75fb      	strb	r3, [r7, #23]
        qbuffer[ch].in  = qbuffer[ch].len - hdma_usart2_rx.Instance->CNDTR;
 80023c6:	79fb      	ldrb	r3, [r7, #7]
 80023c8:	4a12      	ldr	r2, [pc, #72]	@ (8002414 <uartOpen+0x204>)
 80023ca:	011b      	lsls	r3, r3, #4
 80023cc:	4413      	add	r3, r2
 80023ce:	3308      	adds	r3, #8
 80023d0:	6819      	ldr	r1, [r3, #0]
 80023d2:	4b17      	ldr	r3, [pc, #92]	@ (8002430 <uartOpen+0x220>)
 80023d4:	681b      	ldr	r3, [r3, #0]
 80023d6:	685a      	ldr	r2, [r3, #4]
 80023d8:	79fb      	ldrb	r3, [r7, #7]
 80023da:	1a8a      	subs	r2, r1, r2
 80023dc:	490d      	ldr	r1, [pc, #52]	@ (8002414 <uartOpen+0x204>)
 80023de:	011b      	lsls	r3, r3, #4
 80023e0:	440b      	add	r3, r1
 80023e2:	601a      	str	r2, [r3, #0]
        qbuffer[ch].out = qbuffer[ch].in;
 80023e4:	79fa      	ldrb	r2, [r7, #7]
 80023e6:	79fb      	ldrb	r3, [r7, #7]
 80023e8:	490a      	ldr	r1, [pc, #40]	@ (8002414 <uartOpen+0x204>)
 80023ea:	0112      	lsls	r2, r2, #4
 80023ec:	440a      	add	r2, r1
 80023ee:	6812      	ldr	r2, [r2, #0]
 80023f0:	4908      	ldr	r1, [pc, #32]	@ (8002414 <uartOpen+0x204>)
 80023f2:	011b      	lsls	r3, r3, #4
 80023f4:	440b      	add	r3, r1
 80023f6:	3304      	adds	r3, #4
 80023f8:	601a      	str	r2, [r3, #0]
      break;
 80023fa:	bf00      	nop
  }

  return ret;
 80023fc:	7dfb      	ldrb	r3, [r7, #23]
}
 80023fe:	4618      	mov	r0, r3
 8002400:	3718      	adds	r7, #24
 8002402:	46bd      	mov	sp, r7
 8002404:	bd80      	pop	{r7, pc}
 8002406:	bf00      	nop
 8002408:	200006cc 	.word	0x200006cc
 800240c:	200008f0 	.word	0x200008f0
 8002410:	40013800 	.word	0x40013800
 8002414:	200006d0 	.word	0x200006d0
 8002418:	200006f0 	.word	0x200006f0
 800241c:	40021000 	.word	0x40021000
 8002420:	20000980 	.word	0x20000980
 8002424:	20000938 	.word	0x20000938
 8002428:	40004400 	.word	0x40004400
 800242c:	200007f0 	.word	0x200007f0
 8002430:	200009c4 	.word	0x200009c4

08002434 <uartAvailable>:

uint32_t uartAvailable(uint8_t ch)
{
 8002434:	b580      	push	{r7, lr}
 8002436:	b084      	sub	sp, #16
 8002438:	af00      	add	r7, sp, #0
 800243a:	4603      	mov	r3, r0
 800243c:	71fb      	strb	r3, [r7, #7]
  uint32_t ret = 0;
 800243e:	2300      	movs	r3, #0
 8002440:	60fb      	str	r3, [r7, #12]

  switch(ch)
 8002442:	79fb      	ldrb	r3, [r7, #7]
 8002444:	2b02      	cmp	r3, #2
 8002446:	d01d      	beq.n	8002484 <uartAvailable+0x50>
 8002448:	2b02      	cmp	r3, #2
 800244a:	dc34      	bgt.n	80024b6 <uartAvailable+0x82>
 800244c:	2b00      	cmp	r3, #0
 800244e:	d031      	beq.n	80024b4 <uartAvailable+0x80>
 8002450:	2b01      	cmp	r3, #1
 8002452:	d130      	bne.n	80024b6 <uartAvailable+0x82>
      //ret = cdcAvailable();
      break;

    case _DEF_UART2:
      #ifdef _USE_UART2
      qbuffer[ch].in = (qbuffer[ch].len - hdma_usart1_rx.Instance->CNDTR);
 8002454:	79fb      	ldrb	r3, [r7, #7]
 8002456:	4a1a      	ldr	r2, [pc, #104]	@ (80024c0 <uartAvailable+0x8c>)
 8002458:	011b      	lsls	r3, r3, #4
 800245a:	4413      	add	r3, r2
 800245c:	3308      	adds	r3, #8
 800245e:	6819      	ldr	r1, [r3, #0]
 8002460:	4b18      	ldr	r3, [pc, #96]	@ (80024c4 <uartAvailable+0x90>)
 8002462:	681b      	ldr	r3, [r3, #0]
 8002464:	685a      	ldr	r2, [r3, #4]
 8002466:	79fb      	ldrb	r3, [r7, #7]
 8002468:	1a8a      	subs	r2, r1, r2
 800246a:	4915      	ldr	r1, [pc, #84]	@ (80024c0 <uartAvailable+0x8c>)
 800246c:	011b      	lsls	r3, r3, #4
 800246e:	440b      	add	r3, r1
 8002470:	601a      	str	r2, [r3, #0]
      ret = qbufferAvailable(&qbuffer[ch]);
 8002472:	79fb      	ldrb	r3, [r7, #7]
 8002474:	011b      	lsls	r3, r3, #4
 8002476:	4a12      	ldr	r2, [pc, #72]	@ (80024c0 <uartAvailable+0x8c>)
 8002478:	4413      	add	r3, r2
 800247a:	4618      	mov	r0, r3
 800247c:	f7fe fe93 	bl	80011a6 <qbufferAvailable>
 8002480:	60f8      	str	r0, [r7, #12]
      #endif
      break;
 8002482:	e018      	b.n	80024b6 <uartAvailable+0x82>

    case _DEF_UART3:
      #ifdef _USE_UART3
      qbuffer[ch].in = (qbuffer[ch].len - hdma_usart2_rx.Instance->CNDTR);
 8002484:	79fb      	ldrb	r3, [r7, #7]
 8002486:	4a0e      	ldr	r2, [pc, #56]	@ (80024c0 <uartAvailable+0x8c>)
 8002488:	011b      	lsls	r3, r3, #4
 800248a:	4413      	add	r3, r2
 800248c:	3308      	adds	r3, #8
 800248e:	6819      	ldr	r1, [r3, #0]
 8002490:	4b0d      	ldr	r3, [pc, #52]	@ (80024c8 <uartAvailable+0x94>)
 8002492:	681b      	ldr	r3, [r3, #0]
 8002494:	685a      	ldr	r2, [r3, #4]
 8002496:	79fb      	ldrb	r3, [r7, #7]
 8002498:	1a8a      	subs	r2, r1, r2
 800249a:	4909      	ldr	r1, [pc, #36]	@ (80024c0 <uartAvailable+0x8c>)
 800249c:	011b      	lsls	r3, r3, #4
 800249e:	440b      	add	r3, r1
 80024a0:	601a      	str	r2, [r3, #0]
      ret = qbufferAvailable(&qbuffer[ch]);
 80024a2:	79fb      	ldrb	r3, [r7, #7]
 80024a4:	011b      	lsls	r3, r3, #4
 80024a6:	4a06      	ldr	r2, [pc, #24]	@ (80024c0 <uartAvailable+0x8c>)
 80024a8:	4413      	add	r3, r2
 80024aa:	4618      	mov	r0, r3
 80024ac:	f7fe fe7b 	bl	80011a6 <qbufferAvailable>
 80024b0:	60f8      	str	r0, [r7, #12]
      #endif
      break;
 80024b2:	e000      	b.n	80024b6 <uartAvailable+0x82>
      break;
 80024b4:	bf00      	nop
  }

  return ret;
 80024b6:	68fb      	ldr	r3, [r7, #12]
}
 80024b8:	4618      	mov	r0, r3
 80024ba:	3710      	adds	r7, #16
 80024bc:	46bd      	mov	sp, r7
 80024be:	bd80      	pop	{r7, pc}
 80024c0:	200006d0 	.word	0x200006d0
 80024c4:	20000980 	.word	0x20000980
 80024c8:	200009c4 	.word	0x200009c4

080024cc <uartRead>:

uint8_t uartRead(uint8_t ch)
{
 80024cc:	b580      	push	{r7, lr}
 80024ce:	b084      	sub	sp, #16
 80024d0:	af00      	add	r7, sp, #0
 80024d2:	4603      	mov	r3, r0
 80024d4:	71fb      	strb	r3, [r7, #7]
  uint8_t ret = 0;
 80024d6:	2300      	movs	r3, #0
 80024d8:	73fb      	strb	r3, [r7, #15]

  switch(ch)
 80024da:	79fb      	ldrb	r3, [r7, #7]
 80024dc:	2b02      	cmp	r3, #2
 80024de:	d00d      	beq.n	80024fc <uartRead+0x30>
 80024e0:	2b02      	cmp	r3, #2
 80024e2:	dc14      	bgt.n	800250e <uartRead+0x42>
 80024e4:	2b00      	cmp	r3, #0
 80024e6:	d011      	beq.n	800250c <uartRead+0x40>
 80024e8:	2b01      	cmp	r3, #1
 80024ea:	d110      	bne.n	800250e <uartRead+0x42>
      //ret = cdcRead();
      break;

    case _DEF_UART2:
      #ifdef _USE_UART2
      qbufferRead(&qbuffer[_DEF_UART2], &ret, 1);
 80024ec:	f107 030f 	add.w	r3, r7, #15
 80024f0:	2201      	movs	r2, #1
 80024f2:	4619      	mov	r1, r3
 80024f4:	4808      	ldr	r0, [pc, #32]	@ (8002518 <uartRead+0x4c>)
 80024f6:	f7fe fe1a 	bl	800112e <qbufferRead>
      #endif
      break;
 80024fa:	e008      	b.n	800250e <uartRead+0x42>

    case _DEF_UART3:
      #ifdef _USE_UART3
      qbufferRead(&qbuffer[_DEF_UART3], &ret, 1);
 80024fc:	f107 030f 	add.w	r3, r7, #15
 8002500:	2201      	movs	r2, #1
 8002502:	4619      	mov	r1, r3
 8002504:	4805      	ldr	r0, [pc, #20]	@ (800251c <uartRead+0x50>)
 8002506:	f7fe fe12 	bl	800112e <qbufferRead>
      #endif
      break;
 800250a:	e000      	b.n	800250e <uartRead+0x42>
      break;
 800250c:	bf00      	nop
  }

  return ret;
 800250e:	7bfb      	ldrb	r3, [r7, #15]
}
 8002510:	4618      	mov	r0, r3
 8002512:	3710      	adds	r7, #16
 8002514:	46bd      	mov	sp, r7
 8002516:	bd80      	pop	{r7, pc}
 8002518:	200006e0 	.word	0x200006e0
 800251c:	200006f0 	.word	0x200006f0

08002520 <uartWrite>:

uint32_t uartWrite(uint8_t ch, uint8_t *p_data, uint32_t length)
{
 8002520:	b580      	push	{r7, lr}
 8002522:	b086      	sub	sp, #24
 8002524:	af00      	add	r7, sp, #0
 8002526:	4603      	mov	r3, r0
 8002528:	60b9      	str	r1, [r7, #8]
 800252a:	607a      	str	r2, [r7, #4]
 800252c:	73fb      	strb	r3, [r7, #15]
  uint32_t ret = 0;
 800252e:	2300      	movs	r3, #0
 8002530:	617b      	str	r3, [r7, #20]
  HAL_StatusTypeDef status;

  switch(ch)
 8002532:	7bfb      	ldrb	r3, [r7, #15]
 8002534:	2b02      	cmp	r3, #2
 8002536:	d014      	beq.n	8002562 <uartWrite+0x42>
 8002538:	2b02      	cmp	r3, #2
 800253a:	dc26      	bgt.n	800258a <uartWrite+0x6a>
 800253c:	2b00      	cmp	r3, #0
 800253e:	d01f      	beq.n	8002580 <uartWrite+0x60>
 8002540:	2b01      	cmp	r3, #1
 8002542:	d122      	bne.n	800258a <uartWrite+0x6a>
      //ret = cdcWrite(p_data, length);
      break;

    case _DEF_UART2:
      #ifdef _USE_UART2
      status = HAL_UART_Transmit(&huart1, p_data, length, 100);
 8002544:	687b      	ldr	r3, [r7, #4]
 8002546:	b29a      	uxth	r2, r3
 8002548:	2364      	movs	r3, #100	@ 0x64
 800254a:	68b9      	ldr	r1, [r7, #8]
 800254c:	4811      	ldr	r0, [pc, #68]	@ (8002594 <uartWrite+0x74>)
 800254e:	f001 fdef 	bl	8004130 <HAL_UART_Transmit>
 8002552:	4603      	mov	r3, r0
 8002554:	74fb      	strb	r3, [r7, #19]
      if (status == HAL_OK)
 8002556:	7cfb      	ldrb	r3, [r7, #19]
 8002558:	2b00      	cmp	r3, #0
 800255a:	d113      	bne.n	8002584 <uartWrite+0x64>
      {
        ret = length;
 800255c:	687b      	ldr	r3, [r7, #4]
 800255e:	617b      	str	r3, [r7, #20]
      }
      #endif
      break;
 8002560:	e010      	b.n	8002584 <uartWrite+0x64>

    case _DEF_UART3:
      #ifdef _USE_UART3
      status = HAL_UART_Transmit(&huart2, p_data, length, 100);
 8002562:	687b      	ldr	r3, [r7, #4]
 8002564:	b29a      	uxth	r2, r3
 8002566:	2364      	movs	r3, #100	@ 0x64
 8002568:	68b9      	ldr	r1, [r7, #8]
 800256a:	480b      	ldr	r0, [pc, #44]	@ (8002598 <uartWrite+0x78>)
 800256c:	f001 fde0 	bl	8004130 <HAL_UART_Transmit>
 8002570:	4603      	mov	r3, r0
 8002572:	74fb      	strb	r3, [r7, #19]
      if (status == HAL_OK)
 8002574:	7cfb      	ldrb	r3, [r7, #19]
 8002576:	2b00      	cmp	r3, #0
 8002578:	d106      	bne.n	8002588 <uartWrite+0x68>
      {
        ret = length;
 800257a:	687b      	ldr	r3, [r7, #4]
 800257c:	617b      	str	r3, [r7, #20]
      }
      #endif
      break;
 800257e:	e003      	b.n	8002588 <uartWrite+0x68>
      break;
 8002580:	bf00      	nop
 8002582:	e002      	b.n	800258a <uartWrite+0x6a>
      break;
 8002584:	bf00      	nop
 8002586:	e000      	b.n	800258a <uartWrite+0x6a>
      break;
 8002588:	bf00      	nop
  }

  return ret;
 800258a:	697b      	ldr	r3, [r7, #20]
}
 800258c:	4618      	mov	r0, r3
 800258e:	3718      	adds	r7, #24
 8002590:	46bd      	mov	sp, r7
 8002592:	bd80      	pop	{r7, pc}
 8002594:	200008f0 	.word	0x200008f0
 8002598:	20000938 	.word	0x20000938

0800259c <uartPrintf>:

uint32_t uartPrintf(uint8_t ch, char *fmt, ...)
{
 800259c:	b40e      	push	{r1, r2, r3}
 800259e:	b580      	push	{r7, lr}
 80025a0:	b0c7      	sub	sp, #284	@ 0x11c
 80025a2:	af00      	add	r7, sp, #0
 80025a4:	4602      	mov	r2, r0
 80025a6:	f507 738c 	add.w	r3, r7, #280	@ 0x118
 80025aa:	f2a3 1311 	subw	r3, r3, #273	@ 0x111
 80025ae:	701a      	strb	r2, [r3, #0]
  char buf[256];
  va_list args;
  int len;
  uint32_t ret;

  va_start(args, fmt);
 80025b0:	f507 7294 	add.w	r2, r7, #296	@ 0x128
 80025b4:	f507 738c 	add.w	r3, r7, #280	@ 0x118
 80025b8:	f5a3 7386 	sub.w	r3, r3, #268	@ 0x10c
 80025bc:	601a      	str	r2, [r3, #0]
  len = vsnprintf(buf, 256, fmt, args);
 80025be:	f507 738c 	add.w	r3, r7, #280	@ 0x118
 80025c2:	f5a3 7386 	sub.w	r3, r3, #268	@ 0x10c
 80025c6:	f107 0010 	add.w	r0, r7, #16
 80025ca:	681b      	ldr	r3, [r3, #0]
 80025cc:	f8d7 2124 	ldr.w	r2, [r7, #292]	@ 0x124
 80025d0:	f44f 7180 	mov.w	r1, #256	@ 0x100
 80025d4:	f003 fd60 	bl	8006098 <vsniprintf>
 80025d8:	f8c7 0114 	str.w	r0, [r7, #276]	@ 0x114

  ret = uartWrite(ch, (uint8_t *)buf, len);
 80025dc:	f8d7 2114 	ldr.w	r2, [r7, #276]	@ 0x114
 80025e0:	f107 0110 	add.w	r1, r7, #16
 80025e4:	f507 738c 	add.w	r3, r7, #280	@ 0x118
 80025e8:	f2a3 1311 	subw	r3, r3, #273	@ 0x111
 80025ec:	781b      	ldrb	r3, [r3, #0]
 80025ee:	4618      	mov	r0, r3
 80025f0:	f7ff ff96 	bl	8002520 <uartWrite>
 80025f4:	f8c7 0110 	str.w	r0, [r7, #272]	@ 0x110

  va_end(args);


  return ret;
 80025f8:	f8d7 3110 	ldr.w	r3, [r7, #272]	@ 0x110
}
 80025fc:	4618      	mov	r0, r3
 80025fe:	f507 778e 	add.w	r7, r7, #284	@ 0x11c
 8002602:	46bd      	mov	sp, r7
 8002604:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 8002608:	b003      	add	sp, #12
 800260a:	4770      	bx	lr

0800260c <HAL_UART_ErrorCallback>:
}


#ifdef _USE_UART2
void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 800260c:	b480      	push	{r7}
 800260e:	b083      	sub	sp, #12
 8002610:	af00      	add	r7, sp, #0
 8002612:	6078      	str	r0, [r7, #4]
  if (huart->Instance == USART1)
  {
  }
}
 8002614:	bf00      	nop
 8002616:	370c      	adds	r7, #12
 8002618:	46bd      	mov	sp, r7
 800261a:	bc80      	pop	{r7}
 800261c:	4770      	bx	lr

0800261e <HAL_UART_RxCpltCallback>:

void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart)
{
 800261e:	b480      	push	{r7}
 8002620:	b083      	sub	sp, #12
 8002622:	af00      	add	r7, sp, #0
 8002624:	6078      	str	r0, [r7, #4]
    qbufferWrite(&qbuffer[_DEF_UART2], &rx_data[_DEF_UART2], 1);

    HAL_UART_Receive_IT(&huart1, (uint8_t *)&rx_data[_DEF_UART2], 1);
  }
#endif
}
 8002626:	bf00      	nop
 8002628:	370c      	adds	r7, #12
 800262a:	46bd      	mov	sp, r7
 800262c:	bc80      	pop	{r7}
 800262e:	4770      	bx	lr

08002630 <HAL_UART_MspInit>:




void HAL_UART_MspInit(UART_HandleTypeDef* uartHandle)
{
 8002630:	b580      	push	{r7, lr}
 8002632:	b08a      	sub	sp, #40	@ 0x28
 8002634:	af00      	add	r7, sp, #0
 8002636:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002638:	f107 0318 	add.w	r3, r7, #24
 800263c:	2200      	movs	r2, #0
 800263e:	601a      	str	r2, [r3, #0]
 8002640:	605a      	str	r2, [r3, #4]
 8002642:	609a      	str	r2, [r3, #8]
 8002644:	60da      	str	r2, [r3, #12]
  if(uartHandle->Instance==USART1)
 8002646:	687b      	ldr	r3, [r7, #4]
 8002648:	681b      	ldr	r3, [r3, #0]
 800264a:	4a65      	ldr	r2, [pc, #404]	@ (80027e0 <HAL_UART_MspInit+0x1b0>)
 800264c:	4293      	cmp	r3, r2
 800264e:	d160      	bne.n	8002712 <HAL_UART_MspInit+0xe2>
  {
  /* USER CODE BEGIN USART1_MspInit 0 */

  /* USER CODE END USART1_MspInit 0 */
    /* USART1 clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 8002650:	4b64      	ldr	r3, [pc, #400]	@ (80027e4 <HAL_UART_MspInit+0x1b4>)
 8002652:	699b      	ldr	r3, [r3, #24]
 8002654:	4a63      	ldr	r2, [pc, #396]	@ (80027e4 <HAL_UART_MspInit+0x1b4>)
 8002656:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 800265a:	6193      	str	r3, [r2, #24]
 800265c:	4b61      	ldr	r3, [pc, #388]	@ (80027e4 <HAL_UART_MspInit+0x1b4>)
 800265e:	699b      	ldr	r3, [r3, #24]
 8002660:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8002664:	617b      	str	r3, [r7, #20]
 8002666:	697b      	ldr	r3, [r7, #20]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8002668:	4b5e      	ldr	r3, [pc, #376]	@ (80027e4 <HAL_UART_MspInit+0x1b4>)
 800266a:	699b      	ldr	r3, [r3, #24]
 800266c:	4a5d      	ldr	r2, [pc, #372]	@ (80027e4 <HAL_UART_MspInit+0x1b4>)
 800266e:	f043 0304 	orr.w	r3, r3, #4
 8002672:	6193      	str	r3, [r2, #24]
 8002674:	4b5b      	ldr	r3, [pc, #364]	@ (80027e4 <HAL_UART_MspInit+0x1b4>)
 8002676:	699b      	ldr	r3, [r3, #24]
 8002678:	f003 0304 	and.w	r3, r3, #4
 800267c:	613b      	str	r3, [r7, #16]
 800267e:	693b      	ldr	r3, [r7, #16]
    /**USART1 GPIO Configuration
    PA9     ------> USART1_TX
    PA10     ------> USART1_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_9;
 8002680:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8002684:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002686:	2302      	movs	r3, #2
 8002688:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 800268a:	2303      	movs	r3, #3
 800268c:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800268e:	f107 0318 	add.w	r3, r7, #24
 8002692:	4619      	mov	r1, r3
 8002694:	4854      	ldr	r0, [pc, #336]	@ (80027e8 <HAL_UART_MspInit+0x1b8>)
 8002696:	f000 fdc3 	bl	8003220 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_10;
 800269a:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 800269e:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80026a0:	2300      	movs	r3, #0
 80026a2:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80026a4:	2300      	movs	r3, #0
 80026a6:	623b      	str	r3, [r7, #32]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80026a8:	f107 0318 	add.w	r3, r7, #24
 80026ac:	4619      	mov	r1, r3
 80026ae:	484e      	ldr	r0, [pc, #312]	@ (80027e8 <HAL_UART_MspInit+0x1b8>)
 80026b0:	f000 fdb6 	bl	8003220 <HAL_GPIO_Init>

    /* USART1 DMA Init */
    /* USART1_RX Init */
    hdma_usart1_rx.Instance = DMA1_Channel5;
 80026b4:	4b4d      	ldr	r3, [pc, #308]	@ (80027ec <HAL_UART_MspInit+0x1bc>)
 80026b6:	4a4e      	ldr	r2, [pc, #312]	@ (80027f0 <HAL_UART_MspInit+0x1c0>)
 80026b8:	601a      	str	r2, [r3, #0]
    hdma_usart1_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 80026ba:	4b4c      	ldr	r3, [pc, #304]	@ (80027ec <HAL_UART_MspInit+0x1bc>)
 80026bc:	2200      	movs	r2, #0
 80026be:	605a      	str	r2, [r3, #4]
    hdma_usart1_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 80026c0:	4b4a      	ldr	r3, [pc, #296]	@ (80027ec <HAL_UART_MspInit+0x1bc>)
 80026c2:	2200      	movs	r2, #0
 80026c4:	609a      	str	r2, [r3, #8]
    hdma_usart1_rx.Init.MemInc = DMA_MINC_ENABLE;
 80026c6:	4b49      	ldr	r3, [pc, #292]	@ (80027ec <HAL_UART_MspInit+0x1bc>)
 80026c8:	2280      	movs	r2, #128	@ 0x80
 80026ca:	60da      	str	r2, [r3, #12]
    hdma_usart1_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 80026cc:	4b47      	ldr	r3, [pc, #284]	@ (80027ec <HAL_UART_MspInit+0x1bc>)
 80026ce:	2200      	movs	r2, #0
 80026d0:	611a      	str	r2, [r3, #16]
    hdma_usart1_rx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 80026d2:	4b46      	ldr	r3, [pc, #280]	@ (80027ec <HAL_UART_MspInit+0x1bc>)
 80026d4:	2200      	movs	r2, #0
 80026d6:	615a      	str	r2, [r3, #20]
    hdma_usart1_rx.Init.Mode = DMA_NORMAL;
 80026d8:	4b44      	ldr	r3, [pc, #272]	@ (80027ec <HAL_UART_MspInit+0x1bc>)
 80026da:	2200      	movs	r2, #0
 80026dc:	619a      	str	r2, [r3, #24]
    hdma_usart1_rx.Init.Priority = DMA_PRIORITY_LOW;
 80026de:	4b43      	ldr	r3, [pc, #268]	@ (80027ec <HAL_UART_MspInit+0x1bc>)
 80026e0:	2200      	movs	r2, #0
 80026e2:	61da      	str	r2, [r3, #28]
    if (HAL_DMA_Init(&hdma_usart1_rx) != HAL_OK)
 80026e4:	4841      	ldr	r0, [pc, #260]	@ (80027ec <HAL_UART_MspInit+0x1bc>)
 80026e6:	f000 fa9d 	bl	8002c24 <HAL_DMA_Init>
 80026ea:	4603      	mov	r3, r0
 80026ec:	2b00      	cmp	r3, #0
 80026ee:	d001      	beq.n	80026f4 <HAL_UART_MspInit+0xc4>
    {
      Error_Handler();
 80026f0:	f7fe fb7b 	bl	8000dea <Error_Handler>
    }

    __HAL_LINKDMA(uartHandle,hdmarx,hdma_usart1_rx);
 80026f4:	687b      	ldr	r3, [r7, #4]
 80026f6:	4a3d      	ldr	r2, [pc, #244]	@ (80027ec <HAL_UART_MspInit+0x1bc>)
 80026f8:	63da      	str	r2, [r3, #60]	@ 0x3c
 80026fa:	4a3c      	ldr	r2, [pc, #240]	@ (80027ec <HAL_UART_MspInit+0x1bc>)
 80026fc:	687b      	ldr	r3, [r7, #4]
 80026fe:	6253      	str	r3, [r2, #36]	@ 0x24

    /* USART1 interrupt Init */
    HAL_NVIC_SetPriority(USART1_IRQn, 0, 0);
 8002700:	2200      	movs	r2, #0
 8002702:	2100      	movs	r1, #0
 8002704:	2025      	movs	r0, #37	@ 0x25
 8002706:	f000 fa48 	bl	8002b9a <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART1_IRQn);
 800270a:	2025      	movs	r0, #37	@ 0x25
 800270c:	f000 fa61 	bl	8002bd2 <HAL_NVIC_EnableIRQ>
    HAL_NVIC_EnableIRQ(USART2_IRQn);
  /* USER CODE BEGIN USART2_MspInit 1 */

  /* USER CODE END USART2_MspInit 1 */
  }
}
 8002710:	e062      	b.n	80027d8 <HAL_UART_MspInit+0x1a8>
  else if(uartHandle->Instance==USART2)
 8002712:	687b      	ldr	r3, [r7, #4]
 8002714:	681b      	ldr	r3, [r3, #0]
 8002716:	4a37      	ldr	r2, [pc, #220]	@ (80027f4 <HAL_UART_MspInit+0x1c4>)
 8002718:	4293      	cmp	r3, r2
 800271a:	d15d      	bne.n	80027d8 <HAL_UART_MspInit+0x1a8>
    __HAL_RCC_USART2_CLK_ENABLE();
 800271c:	4b31      	ldr	r3, [pc, #196]	@ (80027e4 <HAL_UART_MspInit+0x1b4>)
 800271e:	69db      	ldr	r3, [r3, #28]
 8002720:	4a30      	ldr	r2, [pc, #192]	@ (80027e4 <HAL_UART_MspInit+0x1b4>)
 8002722:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8002726:	61d3      	str	r3, [r2, #28]
 8002728:	4b2e      	ldr	r3, [pc, #184]	@ (80027e4 <HAL_UART_MspInit+0x1b4>)
 800272a:	69db      	ldr	r3, [r3, #28]
 800272c:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002730:	60fb      	str	r3, [r7, #12]
 8002732:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8002734:	4b2b      	ldr	r3, [pc, #172]	@ (80027e4 <HAL_UART_MspInit+0x1b4>)
 8002736:	699b      	ldr	r3, [r3, #24]
 8002738:	4a2a      	ldr	r2, [pc, #168]	@ (80027e4 <HAL_UART_MspInit+0x1b4>)
 800273a:	f043 0304 	orr.w	r3, r3, #4
 800273e:	6193      	str	r3, [r2, #24]
 8002740:	4b28      	ldr	r3, [pc, #160]	@ (80027e4 <HAL_UART_MspInit+0x1b4>)
 8002742:	699b      	ldr	r3, [r3, #24]
 8002744:	f003 0304 	and.w	r3, r3, #4
 8002748:	60bb      	str	r3, [r7, #8]
 800274a:	68bb      	ldr	r3, [r7, #8]
    GPIO_InitStruct.Pin = GPIO_PIN_2;
 800274c:	2304      	movs	r3, #4
 800274e:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002750:	2302      	movs	r3, #2
 8002752:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8002754:	2303      	movs	r3, #3
 8002756:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002758:	f107 0318 	add.w	r3, r7, #24
 800275c:	4619      	mov	r1, r3
 800275e:	4822      	ldr	r0, [pc, #136]	@ (80027e8 <HAL_UART_MspInit+0x1b8>)
 8002760:	f000 fd5e 	bl	8003220 <HAL_GPIO_Init>
    GPIO_InitStruct.Pin = GPIO_PIN_3;
 8002764:	2308      	movs	r3, #8
 8002766:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8002768:	2300      	movs	r3, #0
 800276a:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800276c:	2300      	movs	r3, #0
 800276e:	623b      	str	r3, [r7, #32]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002770:	f107 0318 	add.w	r3, r7, #24
 8002774:	4619      	mov	r1, r3
 8002776:	481c      	ldr	r0, [pc, #112]	@ (80027e8 <HAL_UART_MspInit+0x1b8>)
 8002778:	f000 fd52 	bl	8003220 <HAL_GPIO_Init>
    hdma_usart2_rx.Instance = DMA1_Channel6;
 800277c:	4b1e      	ldr	r3, [pc, #120]	@ (80027f8 <HAL_UART_MspInit+0x1c8>)
 800277e:	4a1f      	ldr	r2, [pc, #124]	@ (80027fc <HAL_UART_MspInit+0x1cc>)
 8002780:	601a      	str	r2, [r3, #0]
    hdma_usart2_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8002782:	4b1d      	ldr	r3, [pc, #116]	@ (80027f8 <HAL_UART_MspInit+0x1c8>)
 8002784:	2200      	movs	r2, #0
 8002786:	605a      	str	r2, [r3, #4]
    hdma_usart2_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 8002788:	4b1b      	ldr	r3, [pc, #108]	@ (80027f8 <HAL_UART_MspInit+0x1c8>)
 800278a:	2200      	movs	r2, #0
 800278c:	609a      	str	r2, [r3, #8]
    hdma_usart2_rx.Init.MemInc = DMA_MINC_ENABLE;
 800278e:	4b1a      	ldr	r3, [pc, #104]	@ (80027f8 <HAL_UART_MspInit+0x1c8>)
 8002790:	2280      	movs	r2, #128	@ 0x80
 8002792:	60da      	str	r2, [r3, #12]
    hdma_usart2_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 8002794:	4b18      	ldr	r3, [pc, #96]	@ (80027f8 <HAL_UART_MspInit+0x1c8>)
 8002796:	2200      	movs	r2, #0
 8002798:	611a      	str	r2, [r3, #16]
    hdma_usart2_rx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 800279a:	4b17      	ldr	r3, [pc, #92]	@ (80027f8 <HAL_UART_MspInit+0x1c8>)
 800279c:	2200      	movs	r2, #0
 800279e:	615a      	str	r2, [r3, #20]
    hdma_usart2_rx.Init.Mode = DMA_NORMAL;
 80027a0:	4b15      	ldr	r3, [pc, #84]	@ (80027f8 <HAL_UART_MspInit+0x1c8>)
 80027a2:	2200      	movs	r2, #0
 80027a4:	619a      	str	r2, [r3, #24]
    hdma_usart2_rx.Init.Priority = DMA_PRIORITY_LOW;
 80027a6:	4b14      	ldr	r3, [pc, #80]	@ (80027f8 <HAL_UART_MspInit+0x1c8>)
 80027a8:	2200      	movs	r2, #0
 80027aa:	61da      	str	r2, [r3, #28]
    if (HAL_DMA_Init(&hdma_usart2_rx) != HAL_OK)
 80027ac:	4812      	ldr	r0, [pc, #72]	@ (80027f8 <HAL_UART_MspInit+0x1c8>)
 80027ae:	f000 fa39 	bl	8002c24 <HAL_DMA_Init>
 80027b2:	4603      	mov	r3, r0
 80027b4:	2b00      	cmp	r3, #0
 80027b6:	d001      	beq.n	80027bc <HAL_UART_MspInit+0x18c>
      Error_Handler();
 80027b8:	f7fe fb17 	bl	8000dea <Error_Handler>
    __HAL_LINKDMA(uartHandle,hdmarx,hdma_usart2_rx);
 80027bc:	687b      	ldr	r3, [r7, #4]
 80027be:	4a0e      	ldr	r2, [pc, #56]	@ (80027f8 <HAL_UART_MspInit+0x1c8>)
 80027c0:	63da      	str	r2, [r3, #60]	@ 0x3c
 80027c2:	4a0d      	ldr	r2, [pc, #52]	@ (80027f8 <HAL_UART_MspInit+0x1c8>)
 80027c4:	687b      	ldr	r3, [r7, #4]
 80027c6:	6253      	str	r3, [r2, #36]	@ 0x24
    HAL_NVIC_SetPriority(USART2_IRQn, 0, 0);
 80027c8:	2200      	movs	r2, #0
 80027ca:	2100      	movs	r1, #0
 80027cc:	2026      	movs	r0, #38	@ 0x26
 80027ce:	f000 f9e4 	bl	8002b9a <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART2_IRQn);
 80027d2:	2026      	movs	r0, #38	@ 0x26
 80027d4:	f000 f9fd 	bl	8002bd2 <HAL_NVIC_EnableIRQ>
}
 80027d8:	bf00      	nop
 80027da:	3728      	adds	r7, #40	@ 0x28
 80027dc:	46bd      	mov	sp, r7
 80027de:	bd80      	pop	{r7, pc}
 80027e0:	40013800 	.word	0x40013800
 80027e4:	40021000 	.word	0x40021000
 80027e8:	40010800 	.word	0x40010800
 80027ec:	20000980 	.word	0x20000980
 80027f0:	40020058 	.word	0x40020058
 80027f4:	40004400 	.word	0x40004400
 80027f8:	200009c4 	.word	0x200009c4
 80027fc:	4002006c 	.word	0x4002006c

08002800 <HAL_UART_MspDeInit>:

void HAL_UART_MspDeInit(UART_HandleTypeDef* uartHandle)
{
 8002800:	b580      	push	{r7, lr}
 8002802:	b082      	sub	sp, #8
 8002804:	af00      	add	r7, sp, #0
 8002806:	6078      	str	r0, [r7, #4]

  if(uartHandle->Instance==USART1)
 8002808:	687b      	ldr	r3, [r7, #4]
 800280a:	681b      	ldr	r3, [r3, #0]
 800280c:	4a18      	ldr	r2, [pc, #96]	@ (8002870 <HAL_UART_MspDeInit+0x70>)
 800280e:	4293      	cmp	r3, r2
 8002810:	d113      	bne.n	800283a <HAL_UART_MspDeInit+0x3a>
  {
  /* USER CODE BEGIN USART1_MspDeInit 0 */

  /* USER CODE END USART1_MspDeInit 0 */
    /* Peripheral clock disable */
    __HAL_RCC_USART1_CLK_DISABLE();
 8002812:	4b18      	ldr	r3, [pc, #96]	@ (8002874 <HAL_UART_MspDeInit+0x74>)
 8002814:	699b      	ldr	r3, [r3, #24]
 8002816:	4a17      	ldr	r2, [pc, #92]	@ (8002874 <HAL_UART_MspDeInit+0x74>)
 8002818:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 800281c:	6193      	str	r3, [r2, #24]

    /**USART1 GPIO Configuration
    PA9     ------> USART1_TX
    PA10     ------> USART1_RX
    */
    HAL_GPIO_DeInit(GPIOA, GPIO_PIN_9|GPIO_PIN_10);
 800281e:	f44f 61c0 	mov.w	r1, #1536	@ 0x600
 8002822:	4815      	ldr	r0, [pc, #84]	@ (8002878 <HAL_UART_MspDeInit+0x78>)
 8002824:	f000 fe80 	bl	8003528 <HAL_GPIO_DeInit>

    /* USART1 DMA DeInit */
    HAL_DMA_DeInit(uartHandle->hdmarx);
 8002828:	687b      	ldr	r3, [r7, #4]
 800282a:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800282c:	4618      	mov	r0, r3
 800282e:	f000 fa53 	bl	8002cd8 <HAL_DMA_DeInit>

    /* USART1 interrupt Deinit */
    HAL_NVIC_DisableIRQ(USART1_IRQn);
 8002832:	2025      	movs	r0, #37	@ 0x25
 8002834:	f000 f9db 	bl	8002bee <HAL_NVIC_DisableIRQ>
    HAL_NVIC_DisableIRQ(USART2_IRQn);
  /* USER CODE BEGIN USART2_MspDeInit 1 */

  /* USER CODE END USART2_MspDeInit 1 */
  }
}
 8002838:	e016      	b.n	8002868 <HAL_UART_MspDeInit+0x68>
  else if(uartHandle->Instance==USART2)
 800283a:	687b      	ldr	r3, [r7, #4]
 800283c:	681b      	ldr	r3, [r3, #0]
 800283e:	4a0f      	ldr	r2, [pc, #60]	@ (800287c <HAL_UART_MspDeInit+0x7c>)
 8002840:	4293      	cmp	r3, r2
 8002842:	d111      	bne.n	8002868 <HAL_UART_MspDeInit+0x68>
    __HAL_RCC_USART2_CLK_DISABLE();
 8002844:	4b0b      	ldr	r3, [pc, #44]	@ (8002874 <HAL_UART_MspDeInit+0x74>)
 8002846:	69db      	ldr	r3, [r3, #28]
 8002848:	4a0a      	ldr	r2, [pc, #40]	@ (8002874 <HAL_UART_MspDeInit+0x74>)
 800284a:	f423 3300 	bic.w	r3, r3, #131072	@ 0x20000
 800284e:	61d3      	str	r3, [r2, #28]
    HAL_GPIO_DeInit(GPIOA, GPIO_PIN_2|GPIO_PIN_3);
 8002850:	210c      	movs	r1, #12
 8002852:	4809      	ldr	r0, [pc, #36]	@ (8002878 <HAL_UART_MspDeInit+0x78>)
 8002854:	f000 fe68 	bl	8003528 <HAL_GPIO_DeInit>
    HAL_DMA_DeInit(uartHandle->hdmarx);
 8002858:	687b      	ldr	r3, [r7, #4]
 800285a:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800285c:	4618      	mov	r0, r3
 800285e:	f000 fa3b 	bl	8002cd8 <HAL_DMA_DeInit>
    HAL_NVIC_DisableIRQ(USART2_IRQn);
 8002862:	2026      	movs	r0, #38	@ 0x26
 8002864:	f000 f9c3 	bl	8002bee <HAL_NVIC_DisableIRQ>
}
 8002868:	bf00      	nop
 800286a:	3708      	adds	r7, #8
 800286c:	46bd      	mov	sp, r7
 800286e:	bd80      	pop	{r7, pc}
 8002870:	40013800 	.word	0x40013800
 8002874:	40021000 	.word	0x40021000
 8002878:	40010800 	.word	0x40010800
 800287c:	40004400 	.word	0x40004400

08002880 <hwInit>:


#include "hw.h"

void hwInit(void)
{
 8002880:	b580      	push	{r7, lr}
 8002882:	af00      	add	r7, sp, #0
  bspInit();
 8002884:	f7fe fa1a 	bl	8000cbc <bspInit>

  //ledInit();
  //cdcInit();
  uartInit();
 8002888:	f7ff fca8 	bl	80021dc <uartInit>
  cliInit();
 800288c:	f7fe fd78 	bl	8001380 <cliInit>
  beaconInit();
 8002890:	f7fe fca0 	bl	80011d4 <beaconInit>
}
 8002894:	bf00      	nop
 8002896:	bd80      	pop	{r7, pc}

08002898 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8002898:	b580      	push	{r7, lr}
 800289a:	af00      	add	r7, sp, #0
    defined(STM32F102x6) || defined(STM32F102xB) || \
    defined(STM32F103x6) || defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG) || \
    defined(STM32F105xC) || defined(STM32F107xC)

  /* Prefetch buffer is not available on value line devices */
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 800289c:	4b08      	ldr	r3, [pc, #32]	@ (80028c0 <HAL_Init+0x28>)
 800289e:	681b      	ldr	r3, [r3, #0]
 80028a0:	4a07      	ldr	r2, [pc, #28]	@ (80028c0 <HAL_Init+0x28>)
 80028a2:	f043 0310 	orr.w	r3, r3, #16
 80028a6:	6013      	str	r3, [r2, #0]
#endif
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 80028a8:	2003      	movs	r0, #3
 80028aa:	f000 f96b 	bl	8002b84 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 80028ae:	200f      	movs	r0, #15
 80028b0:	f000 f808 	bl	80028c4 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 80028b4:	f7fe faa0 	bl	8000df8 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 80028b8:	2300      	movs	r3, #0
}
 80028ba:	4618      	mov	r0, r3
 80028bc:	bd80      	pop	{r7, pc}
 80028be:	bf00      	nop
 80028c0:	40022000 	.word	0x40022000

080028c4 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 80028c4:	b580      	push	{r7, lr}
 80028c6:	b082      	sub	sp, #8
 80028c8:	af00      	add	r7, sp, #0
 80028ca:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 80028cc:	4b12      	ldr	r3, [pc, #72]	@ (8002918 <HAL_InitTick+0x54>)
 80028ce:	681a      	ldr	r2, [r3, #0]
 80028d0:	4b12      	ldr	r3, [pc, #72]	@ (800291c <HAL_InitTick+0x58>)
 80028d2:	781b      	ldrb	r3, [r3, #0]
 80028d4:	4619      	mov	r1, r3
 80028d6:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 80028da:	fbb3 f3f1 	udiv	r3, r3, r1
 80028de:	fbb2 f3f3 	udiv	r3, r2, r3
 80028e2:	4618      	mov	r0, r3
 80028e4:	f000 f991 	bl	8002c0a <HAL_SYSTICK_Config>
 80028e8:	4603      	mov	r3, r0
 80028ea:	2b00      	cmp	r3, #0
 80028ec:	d001      	beq.n	80028f2 <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 80028ee:	2301      	movs	r3, #1
 80028f0:	e00e      	b.n	8002910 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 80028f2:	687b      	ldr	r3, [r7, #4]
 80028f4:	2b0f      	cmp	r3, #15
 80028f6:	d80a      	bhi.n	800290e <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 80028f8:	2200      	movs	r2, #0
 80028fa:	6879      	ldr	r1, [r7, #4]
 80028fc:	f04f 30ff 	mov.w	r0, #4294967295
 8002900:	f000 f94b 	bl	8002b9a <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8002904:	4a06      	ldr	r2, [pc, #24]	@ (8002920 <HAL_InitTick+0x5c>)
 8002906:	687b      	ldr	r3, [r7, #4]
 8002908:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 800290a:	2300      	movs	r3, #0
 800290c:	e000      	b.n	8002910 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 800290e:	2301      	movs	r3, #1
}
 8002910:	4618      	mov	r0, r3
 8002912:	3708      	adds	r7, #8
 8002914:	46bd      	mov	sp, r7
 8002916:	bd80      	pop	{r7, pc}
 8002918:	20000000 	.word	0x20000000
 800291c:	2000000c 	.word	0x2000000c
 8002920:	20000008 	.word	0x20000008

08002924 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8002924:	b480      	push	{r7}
 8002926:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8002928:	4b05      	ldr	r3, [pc, #20]	@ (8002940 <HAL_IncTick+0x1c>)
 800292a:	781b      	ldrb	r3, [r3, #0]
 800292c:	461a      	mov	r2, r3
 800292e:	4b05      	ldr	r3, [pc, #20]	@ (8002944 <HAL_IncTick+0x20>)
 8002930:	681b      	ldr	r3, [r3, #0]
 8002932:	4413      	add	r3, r2
 8002934:	4a03      	ldr	r2, [pc, #12]	@ (8002944 <HAL_IncTick+0x20>)
 8002936:	6013      	str	r3, [r2, #0]
}
 8002938:	bf00      	nop
 800293a:	46bd      	mov	sp, r7
 800293c:	bc80      	pop	{r7}
 800293e:	4770      	bx	lr
 8002940:	2000000c 	.word	0x2000000c
 8002944:	20000a08 	.word	0x20000a08

08002948 <HAL_GetTick>:
  * @note  This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8002948:	b480      	push	{r7}
 800294a:	af00      	add	r7, sp, #0
  return uwTick;
 800294c:	4b02      	ldr	r3, [pc, #8]	@ (8002958 <HAL_GetTick+0x10>)
 800294e:	681b      	ldr	r3, [r3, #0]
}
 8002950:	4618      	mov	r0, r3
 8002952:	46bd      	mov	sp, r7
 8002954:	bc80      	pop	{r7}
 8002956:	4770      	bx	lr
 8002958:	20000a08 	.word	0x20000a08

0800295c <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 800295c:	b580      	push	{r7, lr}
 800295e:	b084      	sub	sp, #16
 8002960:	af00      	add	r7, sp, #0
 8002962:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8002964:	f7ff fff0 	bl	8002948 <HAL_GetTick>
 8002968:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 800296a:	687b      	ldr	r3, [r7, #4]
 800296c:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 800296e:	68fb      	ldr	r3, [r7, #12]
 8002970:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002974:	d005      	beq.n	8002982 <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8002976:	4b0a      	ldr	r3, [pc, #40]	@ (80029a0 <HAL_Delay+0x44>)
 8002978:	781b      	ldrb	r3, [r3, #0]
 800297a:	461a      	mov	r2, r3
 800297c:	68fb      	ldr	r3, [r7, #12]
 800297e:	4413      	add	r3, r2
 8002980:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 8002982:	bf00      	nop
 8002984:	f7ff ffe0 	bl	8002948 <HAL_GetTick>
 8002988:	4602      	mov	r2, r0
 800298a:	68bb      	ldr	r3, [r7, #8]
 800298c:	1ad3      	subs	r3, r2, r3
 800298e:	68fa      	ldr	r2, [r7, #12]
 8002990:	429a      	cmp	r2, r3
 8002992:	d8f7      	bhi.n	8002984 <HAL_Delay+0x28>
  {
  }
}
 8002994:	bf00      	nop
 8002996:	bf00      	nop
 8002998:	3710      	adds	r7, #16
 800299a:	46bd      	mov	sp, r7
 800299c:	bd80      	pop	{r7, pc}
 800299e:	bf00      	nop
 80029a0:	2000000c 	.word	0x2000000c

080029a4 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80029a4:	b480      	push	{r7}
 80029a6:	b085      	sub	sp, #20
 80029a8:	af00      	add	r7, sp, #0
 80029aa:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 80029ac:	687b      	ldr	r3, [r7, #4]
 80029ae:	f003 0307 	and.w	r3, r3, #7
 80029b2:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 80029b4:	4b0c      	ldr	r3, [pc, #48]	@ (80029e8 <__NVIC_SetPriorityGrouping+0x44>)
 80029b6:	68db      	ldr	r3, [r3, #12]
 80029b8:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 80029ba:	68ba      	ldr	r2, [r7, #8]
 80029bc:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 80029c0:	4013      	ands	r3, r2
 80029c2:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos) );               /* Insert write key and priority group */
 80029c4:	68fb      	ldr	r3, [r7, #12]
 80029c6:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 80029c8:	68bb      	ldr	r3, [r7, #8]
 80029ca:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 80029cc:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 80029d0:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 80029d4:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 80029d6:	4a04      	ldr	r2, [pc, #16]	@ (80029e8 <__NVIC_SetPriorityGrouping+0x44>)
 80029d8:	68bb      	ldr	r3, [r7, #8]
 80029da:	60d3      	str	r3, [r2, #12]
}
 80029dc:	bf00      	nop
 80029de:	3714      	adds	r7, #20
 80029e0:	46bd      	mov	sp, r7
 80029e2:	bc80      	pop	{r7}
 80029e4:	4770      	bx	lr
 80029e6:	bf00      	nop
 80029e8:	e000ed00 	.word	0xe000ed00

080029ec <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 80029ec:	b480      	push	{r7}
 80029ee:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 80029f0:	4b04      	ldr	r3, [pc, #16]	@ (8002a04 <__NVIC_GetPriorityGrouping+0x18>)
 80029f2:	68db      	ldr	r3, [r3, #12]
 80029f4:	0a1b      	lsrs	r3, r3, #8
 80029f6:	f003 0307 	and.w	r3, r3, #7
}
 80029fa:	4618      	mov	r0, r3
 80029fc:	46bd      	mov	sp, r7
 80029fe:	bc80      	pop	{r7}
 8002a00:	4770      	bx	lr
 8002a02:	bf00      	nop
 8002a04:	e000ed00 	.word	0xe000ed00

08002a08 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8002a08:	b480      	push	{r7}
 8002a0a:	b083      	sub	sp, #12
 8002a0c:	af00      	add	r7, sp, #0
 8002a0e:	4603      	mov	r3, r0
 8002a10:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8002a12:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002a16:	2b00      	cmp	r3, #0
 8002a18:	db0b      	blt.n	8002a32 <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8002a1a:	79fb      	ldrb	r3, [r7, #7]
 8002a1c:	f003 021f 	and.w	r2, r3, #31
 8002a20:	4906      	ldr	r1, [pc, #24]	@ (8002a3c <__NVIC_EnableIRQ+0x34>)
 8002a22:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002a26:	095b      	lsrs	r3, r3, #5
 8002a28:	2001      	movs	r0, #1
 8002a2a:	fa00 f202 	lsl.w	r2, r0, r2
 8002a2e:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 8002a32:	bf00      	nop
 8002a34:	370c      	adds	r7, #12
 8002a36:	46bd      	mov	sp, r7
 8002a38:	bc80      	pop	{r7}
 8002a3a:	4770      	bx	lr
 8002a3c:	e000e100 	.word	0xe000e100

08002a40 <__NVIC_DisableIRQ>:
  \details Disables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_DisableIRQ(IRQn_Type IRQn)
{
 8002a40:	b480      	push	{r7}
 8002a42:	b083      	sub	sp, #12
 8002a44:	af00      	add	r7, sp, #0
 8002a46:	4603      	mov	r3, r0
 8002a48:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8002a4a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002a4e:	2b00      	cmp	r3, #0
 8002a50:	db12      	blt.n	8002a78 <__NVIC_DisableIRQ+0x38>
  {
    NVIC->ICER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8002a52:	79fb      	ldrb	r3, [r7, #7]
 8002a54:	f003 021f 	and.w	r2, r3, #31
 8002a58:	490a      	ldr	r1, [pc, #40]	@ (8002a84 <__NVIC_DisableIRQ+0x44>)
 8002a5a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002a5e:	095b      	lsrs	r3, r3, #5
 8002a60:	2001      	movs	r0, #1
 8002a62:	fa00 f202 	lsl.w	r2, r0, r2
 8002a66:	3320      	adds	r3, #32
 8002a68:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  \details Acts as a special kind of Data Memory Barrier.
           It completes when all explicit memory accesses before this instruction complete.
 */
__STATIC_FORCEINLINE void __DSB(void)
{
  __ASM volatile ("dsb 0xF":::"memory");
 8002a6c:	f3bf 8f4f 	dsb	sy
}
 8002a70:	bf00      	nop
  __ASM volatile ("isb 0xF":::"memory");
 8002a72:	f3bf 8f6f 	isb	sy
}
 8002a76:	bf00      	nop
    __DSB();
    __ISB();
  }
}
 8002a78:	bf00      	nop
 8002a7a:	370c      	adds	r7, #12
 8002a7c:	46bd      	mov	sp, r7
 8002a7e:	bc80      	pop	{r7}
 8002a80:	4770      	bx	lr
 8002a82:	bf00      	nop
 8002a84:	e000e100 	.word	0xe000e100

08002a88 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8002a88:	b480      	push	{r7}
 8002a8a:	b083      	sub	sp, #12
 8002a8c:	af00      	add	r7, sp, #0
 8002a8e:	4603      	mov	r3, r0
 8002a90:	6039      	str	r1, [r7, #0]
 8002a92:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8002a94:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002a98:	2b00      	cmp	r3, #0
 8002a9a:	db0a      	blt.n	8002ab2 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002a9c:	683b      	ldr	r3, [r7, #0]
 8002a9e:	b2da      	uxtb	r2, r3
 8002aa0:	490c      	ldr	r1, [pc, #48]	@ (8002ad4 <__NVIC_SetPriority+0x4c>)
 8002aa2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002aa6:	0112      	lsls	r2, r2, #4
 8002aa8:	b2d2      	uxtb	r2, r2
 8002aaa:	440b      	add	r3, r1
 8002aac:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8002ab0:	e00a      	b.n	8002ac8 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002ab2:	683b      	ldr	r3, [r7, #0]
 8002ab4:	b2da      	uxtb	r2, r3
 8002ab6:	4908      	ldr	r1, [pc, #32]	@ (8002ad8 <__NVIC_SetPriority+0x50>)
 8002ab8:	79fb      	ldrb	r3, [r7, #7]
 8002aba:	f003 030f 	and.w	r3, r3, #15
 8002abe:	3b04      	subs	r3, #4
 8002ac0:	0112      	lsls	r2, r2, #4
 8002ac2:	b2d2      	uxtb	r2, r2
 8002ac4:	440b      	add	r3, r1
 8002ac6:	761a      	strb	r2, [r3, #24]
}
 8002ac8:	bf00      	nop
 8002aca:	370c      	adds	r7, #12
 8002acc:	46bd      	mov	sp, r7
 8002ace:	bc80      	pop	{r7}
 8002ad0:	4770      	bx	lr
 8002ad2:	bf00      	nop
 8002ad4:	e000e100 	.word	0xe000e100
 8002ad8:	e000ed00 	.word	0xe000ed00

08002adc <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8002adc:	b480      	push	{r7}
 8002ade:	b089      	sub	sp, #36	@ 0x24
 8002ae0:	af00      	add	r7, sp, #0
 8002ae2:	60f8      	str	r0, [r7, #12]
 8002ae4:	60b9      	str	r1, [r7, #8]
 8002ae6:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8002ae8:	68fb      	ldr	r3, [r7, #12]
 8002aea:	f003 0307 	and.w	r3, r3, #7
 8002aee:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8002af0:	69fb      	ldr	r3, [r7, #28]
 8002af2:	f1c3 0307 	rsb	r3, r3, #7
 8002af6:	2b04      	cmp	r3, #4
 8002af8:	bf28      	it	cs
 8002afa:	2304      	movcs	r3, #4
 8002afc:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8002afe:	69fb      	ldr	r3, [r7, #28]
 8002b00:	3304      	adds	r3, #4
 8002b02:	2b06      	cmp	r3, #6
 8002b04:	d902      	bls.n	8002b0c <NVIC_EncodePriority+0x30>
 8002b06:	69fb      	ldr	r3, [r7, #28]
 8002b08:	3b03      	subs	r3, #3
 8002b0a:	e000      	b.n	8002b0e <NVIC_EncodePriority+0x32>
 8002b0c:	2300      	movs	r3, #0
 8002b0e:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002b10:	f04f 32ff 	mov.w	r2, #4294967295
 8002b14:	69bb      	ldr	r3, [r7, #24]
 8002b16:	fa02 f303 	lsl.w	r3, r2, r3
 8002b1a:	43da      	mvns	r2, r3
 8002b1c:	68bb      	ldr	r3, [r7, #8]
 8002b1e:	401a      	ands	r2, r3
 8002b20:	697b      	ldr	r3, [r7, #20]
 8002b22:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8002b24:	f04f 31ff 	mov.w	r1, #4294967295
 8002b28:	697b      	ldr	r3, [r7, #20]
 8002b2a:	fa01 f303 	lsl.w	r3, r1, r3
 8002b2e:	43d9      	mvns	r1, r3
 8002b30:	687b      	ldr	r3, [r7, #4]
 8002b32:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002b34:	4313      	orrs	r3, r2
         );
}
 8002b36:	4618      	mov	r0, r3
 8002b38:	3724      	adds	r7, #36	@ 0x24
 8002b3a:	46bd      	mov	sp, r7
 8002b3c:	bc80      	pop	{r7}
 8002b3e:	4770      	bx	lr

08002b40 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8002b40:	b580      	push	{r7, lr}
 8002b42:	b082      	sub	sp, #8
 8002b44:	af00      	add	r7, sp, #0
 8002b46:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8002b48:	687b      	ldr	r3, [r7, #4]
 8002b4a:	3b01      	subs	r3, #1
 8002b4c:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8002b50:	d301      	bcc.n	8002b56 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8002b52:	2301      	movs	r3, #1
 8002b54:	e00f      	b.n	8002b76 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8002b56:	4a0a      	ldr	r2, [pc, #40]	@ (8002b80 <SysTick_Config+0x40>)
 8002b58:	687b      	ldr	r3, [r7, #4]
 8002b5a:	3b01      	subs	r3, #1
 8002b5c:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8002b5e:	210f      	movs	r1, #15
 8002b60:	f04f 30ff 	mov.w	r0, #4294967295
 8002b64:	f7ff ff90 	bl	8002a88 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8002b68:	4b05      	ldr	r3, [pc, #20]	@ (8002b80 <SysTick_Config+0x40>)
 8002b6a:	2200      	movs	r2, #0
 8002b6c:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8002b6e:	4b04      	ldr	r3, [pc, #16]	@ (8002b80 <SysTick_Config+0x40>)
 8002b70:	2207      	movs	r2, #7
 8002b72:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8002b74:	2300      	movs	r3, #0
}
 8002b76:	4618      	mov	r0, r3
 8002b78:	3708      	adds	r7, #8
 8002b7a:	46bd      	mov	sp, r7
 8002b7c:	bd80      	pop	{r7, pc}
 8002b7e:	bf00      	nop
 8002b80:	e000e010 	.word	0xe000e010

08002b84 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8002b84:	b580      	push	{r7, lr}
 8002b86:	b082      	sub	sp, #8
 8002b88:	af00      	add	r7, sp, #0
 8002b8a:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8002b8c:	6878      	ldr	r0, [r7, #4]
 8002b8e:	f7ff ff09 	bl	80029a4 <__NVIC_SetPriorityGrouping>
}
 8002b92:	bf00      	nop
 8002b94:	3708      	adds	r7, #8
 8002b96:	46bd      	mov	sp, r7
 8002b98:	bd80      	pop	{r7, pc}

08002b9a <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8002b9a:	b580      	push	{r7, lr}
 8002b9c:	b086      	sub	sp, #24
 8002b9e:	af00      	add	r7, sp, #0
 8002ba0:	4603      	mov	r3, r0
 8002ba2:	60b9      	str	r1, [r7, #8]
 8002ba4:	607a      	str	r2, [r7, #4]
 8002ba6:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8002ba8:	2300      	movs	r3, #0
 8002baa:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8002bac:	f7ff ff1e 	bl	80029ec <__NVIC_GetPriorityGrouping>
 8002bb0:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8002bb2:	687a      	ldr	r2, [r7, #4]
 8002bb4:	68b9      	ldr	r1, [r7, #8]
 8002bb6:	6978      	ldr	r0, [r7, #20]
 8002bb8:	f7ff ff90 	bl	8002adc <NVIC_EncodePriority>
 8002bbc:	4602      	mov	r2, r0
 8002bbe:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8002bc2:	4611      	mov	r1, r2
 8002bc4:	4618      	mov	r0, r3
 8002bc6:	f7ff ff5f 	bl	8002a88 <__NVIC_SetPriority>
}
 8002bca:	bf00      	nop
 8002bcc:	3718      	adds	r7, #24
 8002bce:	46bd      	mov	sp, r7
 8002bd0:	bd80      	pop	{r7, pc}

08002bd2 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f10xxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8002bd2:	b580      	push	{r7, lr}
 8002bd4:	b082      	sub	sp, #8
 8002bd6:	af00      	add	r7, sp, #0
 8002bd8:	4603      	mov	r3, r0
 8002bda:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8002bdc:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002be0:	4618      	mov	r0, r3
 8002be2:	f7ff ff11 	bl	8002a08 <__NVIC_EnableIRQ>
}
 8002be6:	bf00      	nop
 8002be8:	3708      	adds	r7, #8
 8002bea:	46bd      	mov	sp, r7
 8002bec:	bd80      	pop	{r7, pc}

08002bee <HAL_NVIC_DisableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f10xxx.h))  
  * @retval None
  */
void HAL_NVIC_DisableIRQ(IRQn_Type IRQn)
{
 8002bee:	b580      	push	{r7, lr}
 8002bf0:	b082      	sub	sp, #8
 8002bf2:	af00      	add	r7, sp, #0
 8002bf4:	4603      	mov	r3, r0
 8002bf6:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Disable interrupt */
  NVIC_DisableIRQ(IRQn);
 8002bf8:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002bfc:	4618      	mov	r0, r3
 8002bfe:	f7ff ff1f 	bl	8002a40 <__NVIC_DisableIRQ>
}
 8002c02:	bf00      	nop
 8002c04:	3708      	adds	r7, #8
 8002c06:	46bd      	mov	sp, r7
 8002c08:	bd80      	pop	{r7, pc}

08002c0a <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8002c0a:	b580      	push	{r7, lr}
 8002c0c:	b082      	sub	sp, #8
 8002c0e:	af00      	add	r7, sp, #0
 8002c10:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8002c12:	6878      	ldr	r0, [r7, #4]
 8002c14:	f7ff ff94 	bl	8002b40 <SysTick_Config>
 8002c18:	4603      	mov	r3, r0
}
 8002c1a:	4618      	mov	r0, r3
 8002c1c:	3708      	adds	r7, #8
 8002c1e:	46bd      	mov	sp, r7
 8002c20:	bd80      	pop	{r7, pc}
	...

08002c24 <HAL_DMA_Init>:
  * @param  hdma: Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 8002c24:	b480      	push	{r7}
 8002c26:	b085      	sub	sp, #20
 8002c28:	af00      	add	r7, sp, #0
 8002c2a:	6078      	str	r0, [r7, #4]
  uint32_t tmp = 0U;
 8002c2c:	2300      	movs	r3, #0
 8002c2e:	60fb      	str	r3, [r7, #12]

  /* Check the DMA handle allocation */
  if(hdma == NULL)
 8002c30:	687b      	ldr	r3, [r7, #4]
 8002c32:	2b00      	cmp	r3, #0
 8002c34:	d101      	bne.n	8002c3a <HAL_DMA_Init+0x16>
  {
    return HAL_ERROR;
 8002c36:	2301      	movs	r3, #1
 8002c38:	e043      	b.n	8002cc2 <HAL_DMA_Init+0x9e>
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA2_Channel1) / ((uint32_t)DMA2_Channel2 - (uint32_t)DMA2_Channel1)) << 2;
    hdma->DmaBaseAddress = DMA2;
  }
#else
  /* DMA1 */
  hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA1_Channel1) / ((uint32_t)DMA1_Channel2 - (uint32_t)DMA1_Channel1)) << 2;
 8002c3a:	687b      	ldr	r3, [r7, #4]
 8002c3c:	681b      	ldr	r3, [r3, #0]
 8002c3e:	461a      	mov	r2, r3
 8002c40:	4b22      	ldr	r3, [pc, #136]	@ (8002ccc <HAL_DMA_Init+0xa8>)
 8002c42:	4413      	add	r3, r2
 8002c44:	4a22      	ldr	r2, [pc, #136]	@ (8002cd0 <HAL_DMA_Init+0xac>)
 8002c46:	fba2 2303 	umull	r2, r3, r2, r3
 8002c4a:	091b      	lsrs	r3, r3, #4
 8002c4c:	009a      	lsls	r2, r3, #2
 8002c4e:	687b      	ldr	r3, [r7, #4]
 8002c50:	641a      	str	r2, [r3, #64]	@ 0x40
  hdma->DmaBaseAddress = DMA1;
 8002c52:	687b      	ldr	r3, [r7, #4]
 8002c54:	4a1f      	ldr	r2, [pc, #124]	@ (8002cd4 <HAL_DMA_Init+0xb0>)
 8002c56:	63da      	str	r2, [r3, #60]	@ 0x3c
#endif /* DMA2 */

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 8002c58:	687b      	ldr	r3, [r7, #4]
 8002c5a:	2202      	movs	r2, #2
 8002c5c:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21

  /* Get the CR register value */
  tmp = hdma->Instance->CCR;
 8002c60:	687b      	ldr	r3, [r7, #4]
 8002c62:	681b      	ldr	r3, [r3, #0]
 8002c64:	681b      	ldr	r3, [r3, #0]
 8002c66:	60fb      	str	r3, [r7, #12]

  /* Clear PL, MSIZE, PSIZE, MINC, PINC, CIRC and DIR bits */
  tmp &= ((uint32_t)~(DMA_CCR_PL    | DMA_CCR_MSIZE  | DMA_CCR_PSIZE  | \
 8002c68:	68fb      	ldr	r3, [r7, #12]
 8002c6a:	f423 537f 	bic.w	r3, r3, #16320	@ 0x3fc0
 8002c6e:	f023 0330 	bic.w	r3, r3, #48	@ 0x30
 8002c72:	60fb      	str	r3, [r7, #12]
                      DMA_CCR_MINC  | DMA_CCR_PINC   | DMA_CCR_CIRC   | \
                      DMA_CCR_DIR));

  /* Prepare the DMA Channel configuration */
  tmp |=  hdma->Init.Direction        |
 8002c74:	687b      	ldr	r3, [r7, #4]
 8002c76:	685a      	ldr	r2, [r3, #4]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8002c78:	687b      	ldr	r3, [r7, #4]
 8002c7a:	689b      	ldr	r3, [r3, #8]
  tmp |=  hdma->Init.Direction        |
 8002c7c:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8002c7e:	687b      	ldr	r3, [r7, #4]
 8002c80:	68db      	ldr	r3, [r3, #12]
 8002c82:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8002c84:	687b      	ldr	r3, [r7, #4]
 8002c86:	691b      	ldr	r3, [r3, #16]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8002c88:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8002c8a:	687b      	ldr	r3, [r7, #4]
 8002c8c:	695b      	ldr	r3, [r3, #20]
 8002c8e:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8002c90:	687b      	ldr	r3, [r7, #4]
 8002c92:	699b      	ldr	r3, [r3, #24]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8002c94:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8002c96:	687b      	ldr	r3, [r7, #4]
 8002c98:	69db      	ldr	r3, [r3, #28]
 8002c9a:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Direction        |
 8002c9c:	68fa      	ldr	r2, [r7, #12]
 8002c9e:	4313      	orrs	r3, r2
 8002ca0:	60fb      	str	r3, [r7, #12]

  /* Write to DMA Channel CR register */
  hdma->Instance->CCR = tmp;
 8002ca2:	687b      	ldr	r3, [r7, #4]
 8002ca4:	681b      	ldr	r3, [r3, #0]
 8002ca6:	68fa      	ldr	r2, [r7, #12]
 8002ca8:	601a      	str	r2, [r3, #0]

  /* Initialise the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8002caa:	687b      	ldr	r3, [r7, #4]
 8002cac:	2200      	movs	r2, #0
 8002cae:	639a      	str	r2, [r3, #56]	@ 0x38

  /* Initialize the DMA state*/
  hdma->State = HAL_DMA_STATE_READY;
 8002cb0:	687b      	ldr	r3, [r7, #4]
 8002cb2:	2201      	movs	r2, #1
 8002cb4:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21
  /* Allocate lock resource and initialize it */
  hdma->Lock = HAL_UNLOCKED;
 8002cb8:	687b      	ldr	r3, [r7, #4]
 8002cba:	2200      	movs	r2, #0
 8002cbc:	f883 2020 	strb.w	r2, [r3, #32]

  return HAL_OK;
 8002cc0:	2300      	movs	r3, #0
}
 8002cc2:	4618      	mov	r0, r3
 8002cc4:	3714      	adds	r7, #20
 8002cc6:	46bd      	mov	sp, r7
 8002cc8:	bc80      	pop	{r7}
 8002cca:	4770      	bx	lr
 8002ccc:	bffdfff8 	.word	0xbffdfff8
 8002cd0:	cccccccd 	.word	0xcccccccd
 8002cd4:	40020000 	.word	0x40020000

08002cd8 <HAL_DMA_DeInit>:
  * @param  hdma: pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_DeInit(DMA_HandleTypeDef *hdma)
{
 8002cd8:	b480      	push	{r7}
 8002cda:	b083      	sub	sp, #12
 8002cdc:	af00      	add	r7, sp, #0
 8002cde:	6078      	str	r0, [r7, #4]
  /* Check the DMA handle allocation */
  if(hdma == NULL)
 8002ce0:	687b      	ldr	r3, [r7, #4]
 8002ce2:	2b00      	cmp	r3, #0
 8002ce4:	d101      	bne.n	8002cea <HAL_DMA_DeInit+0x12>
  {
    return HAL_ERROR;
 8002ce6:	2301      	movs	r3, #1
 8002ce8:	e046      	b.n	8002d78 <HAL_DMA_DeInit+0xa0>

  /* Check the parameters */
  assert_param(IS_DMA_ALL_INSTANCE(hdma->Instance));

  /* Disable the selected DMA Channelx */
  __HAL_DMA_DISABLE(hdma);
 8002cea:	687b      	ldr	r3, [r7, #4]
 8002cec:	681b      	ldr	r3, [r3, #0]
 8002cee:	681a      	ldr	r2, [r3, #0]
 8002cf0:	687b      	ldr	r3, [r7, #4]
 8002cf2:	681b      	ldr	r3, [r3, #0]
 8002cf4:	f022 0201 	bic.w	r2, r2, #1
 8002cf8:	601a      	str	r2, [r3, #0]

  /* Reset DMA Channel control register */
  hdma->Instance->CCR  = 0U;
 8002cfa:	687b      	ldr	r3, [r7, #4]
 8002cfc:	681b      	ldr	r3, [r3, #0]
 8002cfe:	2200      	movs	r2, #0
 8002d00:	601a      	str	r2, [r3, #0]

  /* Reset DMA Channel Number of Data to Transfer register */
  hdma->Instance->CNDTR = 0U;
 8002d02:	687b      	ldr	r3, [r7, #4]
 8002d04:	681b      	ldr	r3, [r3, #0]
 8002d06:	2200      	movs	r2, #0
 8002d08:	605a      	str	r2, [r3, #4]

  /* Reset DMA Channel peripheral address register */
  hdma->Instance->CPAR  = 0U;
 8002d0a:	687b      	ldr	r3, [r7, #4]
 8002d0c:	681b      	ldr	r3, [r3, #0]
 8002d0e:	2200      	movs	r2, #0
 8002d10:	609a      	str	r2, [r3, #8]

  /* Reset DMA Channel memory address register */
  hdma->Instance->CMAR = 0U;
 8002d12:	687b      	ldr	r3, [r7, #4]
 8002d14:	681b      	ldr	r3, [r3, #0]
 8002d16:	2200      	movs	r2, #0
 8002d18:	60da      	str	r2, [r3, #12]
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA2_Channel1) / ((uint32_t)DMA2_Channel2 - (uint32_t)DMA2_Channel1)) << 2;
    hdma->DmaBaseAddress = DMA2;
  }
#else
  /* DMA1 */
  hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA1_Channel1) / ((uint32_t)DMA1_Channel2 - (uint32_t)DMA1_Channel1)) << 2;
 8002d1a:	687b      	ldr	r3, [r7, #4]
 8002d1c:	681b      	ldr	r3, [r3, #0]
 8002d1e:	461a      	mov	r2, r3
 8002d20:	4b18      	ldr	r3, [pc, #96]	@ (8002d84 <HAL_DMA_DeInit+0xac>)
 8002d22:	4413      	add	r3, r2
 8002d24:	4a18      	ldr	r2, [pc, #96]	@ (8002d88 <HAL_DMA_DeInit+0xb0>)
 8002d26:	fba2 2303 	umull	r2, r3, r2, r3
 8002d2a:	091b      	lsrs	r3, r3, #4
 8002d2c:	009a      	lsls	r2, r3, #2
 8002d2e:	687b      	ldr	r3, [r7, #4]
 8002d30:	641a      	str	r2, [r3, #64]	@ 0x40
  hdma->DmaBaseAddress = DMA1;
 8002d32:	687b      	ldr	r3, [r7, #4]
 8002d34:	4a15      	ldr	r2, [pc, #84]	@ (8002d8c <HAL_DMA_DeInit+0xb4>)
 8002d36:	63da      	str	r2, [r3, #60]	@ 0x3c
#endif /* DMA2 */

  /* Clear all flags */
  hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex));
 8002d38:	687b      	ldr	r3, [r7, #4]
 8002d3a:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8002d3c:	687b      	ldr	r3, [r7, #4]
 8002d3e:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8002d40:	2101      	movs	r1, #1
 8002d42:	fa01 f202 	lsl.w	r2, r1, r2
 8002d46:	605a      	str	r2, [r3, #4]

  /* Clean all callbacks */
  hdma->XferCpltCallback = NULL;
 8002d48:	687b      	ldr	r3, [r7, #4]
 8002d4a:	2200      	movs	r2, #0
 8002d4c:	629a      	str	r2, [r3, #40]	@ 0x28
  hdma->XferHalfCpltCallback = NULL;
 8002d4e:	687b      	ldr	r3, [r7, #4]
 8002d50:	2200      	movs	r2, #0
 8002d52:	62da      	str	r2, [r3, #44]	@ 0x2c
  hdma->XferErrorCallback = NULL;
 8002d54:	687b      	ldr	r3, [r7, #4]
 8002d56:	2200      	movs	r2, #0
 8002d58:	631a      	str	r2, [r3, #48]	@ 0x30
  hdma->XferAbortCallback = NULL;
 8002d5a:	687b      	ldr	r3, [r7, #4]
 8002d5c:	2200      	movs	r2, #0
 8002d5e:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Reset the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8002d60:	687b      	ldr	r3, [r7, #4]
 8002d62:	2200      	movs	r2, #0
 8002d64:	639a      	str	r2, [r3, #56]	@ 0x38

  /* Reset the DMA state */
  hdma->State = HAL_DMA_STATE_RESET;
 8002d66:	687b      	ldr	r3, [r7, #4]
 8002d68:	2200      	movs	r2, #0
 8002d6a:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21

  /* Release Lock */
  __HAL_UNLOCK(hdma);
 8002d6e:	687b      	ldr	r3, [r7, #4]
 8002d70:	2200      	movs	r2, #0
 8002d72:	f883 2020 	strb.w	r2, [r3, #32]

  return HAL_OK;
 8002d76:	2300      	movs	r3, #0
}
 8002d78:	4618      	mov	r0, r3
 8002d7a:	370c      	adds	r7, #12
 8002d7c:	46bd      	mov	sp, r7
 8002d7e:	bc80      	pop	{r7}
 8002d80:	4770      	bx	lr
 8002d82:	bf00      	nop
 8002d84:	bffdfff8 	.word	0xbffdfff8
 8002d88:	cccccccd 	.word	0xcccccccd
 8002d8c:	40020000 	.word	0x40020000

08002d90 <HAL_DMA_Start_IT>:
  * @param  DstAddress: The destination memory Buffer address
  * @param  DataLength: The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8002d90:	b580      	push	{r7, lr}
 8002d92:	b086      	sub	sp, #24
 8002d94:	af00      	add	r7, sp, #0
 8002d96:	60f8      	str	r0, [r7, #12]
 8002d98:	60b9      	str	r1, [r7, #8]
 8002d9a:	607a      	str	r2, [r7, #4]
 8002d9c:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8002d9e:	2300      	movs	r3, #0
 8002da0:	75fb      	strb	r3, [r7, #23]

  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));

  /* Process locked */
  __HAL_LOCK(hdma);
 8002da2:	68fb      	ldr	r3, [r7, #12]
 8002da4:	f893 3020 	ldrb.w	r3, [r3, #32]
 8002da8:	2b01      	cmp	r3, #1
 8002daa:	d101      	bne.n	8002db0 <HAL_DMA_Start_IT+0x20>
 8002dac:	2302      	movs	r3, #2
 8002dae:	e04b      	b.n	8002e48 <HAL_DMA_Start_IT+0xb8>
 8002db0:	68fb      	ldr	r3, [r7, #12]
 8002db2:	2201      	movs	r2, #1
 8002db4:	f883 2020 	strb.w	r2, [r3, #32]
  
  if(HAL_DMA_STATE_READY == hdma->State)
 8002db8:	68fb      	ldr	r3, [r7, #12]
 8002dba:	f893 3021 	ldrb.w	r3, [r3, #33]	@ 0x21
 8002dbe:	b2db      	uxtb	r3, r3
 8002dc0:	2b01      	cmp	r3, #1
 8002dc2:	d13a      	bne.n	8002e3a <HAL_DMA_Start_IT+0xaa>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 8002dc4:	68fb      	ldr	r3, [r7, #12]
 8002dc6:	2202      	movs	r2, #2
 8002dc8:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8002dcc:	68fb      	ldr	r3, [r7, #12]
 8002dce:	2200      	movs	r2, #0
 8002dd0:	639a      	str	r2, [r3, #56]	@ 0x38
    
    /* Disable the peripheral */
    __HAL_DMA_DISABLE(hdma);
 8002dd2:	68fb      	ldr	r3, [r7, #12]
 8002dd4:	681b      	ldr	r3, [r3, #0]
 8002dd6:	681a      	ldr	r2, [r3, #0]
 8002dd8:	68fb      	ldr	r3, [r7, #12]
 8002dda:	681b      	ldr	r3, [r3, #0]
 8002ddc:	f022 0201 	bic.w	r2, r2, #1
 8002de0:	601a      	str	r2, [r3, #0]
    
    /* Configure the source, destination address and the data length & clear flags*/
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 8002de2:	683b      	ldr	r3, [r7, #0]
 8002de4:	687a      	ldr	r2, [r7, #4]
 8002de6:	68b9      	ldr	r1, [r7, #8]
 8002de8:	68f8      	ldr	r0, [r7, #12]
 8002dea:	f000 f9eb 	bl	80031c4 <DMA_SetConfig>
    
    /* Enable the transfer complete interrupt */
    /* Enable the transfer Error interrupt */
    if(NULL != hdma->XferHalfCpltCallback)
 8002dee:	68fb      	ldr	r3, [r7, #12]
 8002df0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002df2:	2b00      	cmp	r3, #0
 8002df4:	d008      	beq.n	8002e08 <HAL_DMA_Start_IT+0x78>
    {
      /* Enable the Half transfer complete interrupt as well */
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8002df6:	68fb      	ldr	r3, [r7, #12]
 8002df8:	681b      	ldr	r3, [r3, #0]
 8002dfa:	681a      	ldr	r2, [r3, #0]
 8002dfc:	68fb      	ldr	r3, [r7, #12]
 8002dfe:	681b      	ldr	r3, [r3, #0]
 8002e00:	f042 020e 	orr.w	r2, r2, #14
 8002e04:	601a      	str	r2, [r3, #0]
 8002e06:	e00f      	b.n	8002e28 <HAL_DMA_Start_IT+0x98>
    }
    else
    {
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 8002e08:	68fb      	ldr	r3, [r7, #12]
 8002e0a:	681b      	ldr	r3, [r3, #0]
 8002e0c:	681a      	ldr	r2, [r3, #0]
 8002e0e:	68fb      	ldr	r3, [r7, #12]
 8002e10:	681b      	ldr	r3, [r3, #0]
 8002e12:	f022 0204 	bic.w	r2, r2, #4
 8002e16:	601a      	str	r2, [r3, #0]
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_TE));
 8002e18:	68fb      	ldr	r3, [r7, #12]
 8002e1a:	681b      	ldr	r3, [r3, #0]
 8002e1c:	681a      	ldr	r2, [r3, #0]
 8002e1e:	68fb      	ldr	r3, [r7, #12]
 8002e20:	681b      	ldr	r3, [r3, #0]
 8002e22:	f042 020a 	orr.w	r2, r2, #10
 8002e26:	601a      	str	r2, [r3, #0]
    }
    /* Enable the Peripheral */
    __HAL_DMA_ENABLE(hdma);
 8002e28:	68fb      	ldr	r3, [r7, #12]
 8002e2a:	681b      	ldr	r3, [r3, #0]
 8002e2c:	681a      	ldr	r2, [r3, #0]
 8002e2e:	68fb      	ldr	r3, [r7, #12]
 8002e30:	681b      	ldr	r3, [r3, #0]
 8002e32:	f042 0201 	orr.w	r2, r2, #1
 8002e36:	601a      	str	r2, [r3, #0]
 8002e38:	e005      	b.n	8002e46 <HAL_DMA_Start_IT+0xb6>
  }
  else
  {      
    /* Process Unlocked */
    __HAL_UNLOCK(hdma); 
 8002e3a:	68fb      	ldr	r3, [r7, #12]
 8002e3c:	2200      	movs	r2, #0
 8002e3e:	f883 2020 	strb.w	r2, [r3, #32]

    /* Remain BUSY */
    status = HAL_BUSY;
 8002e42:	2302      	movs	r3, #2
 8002e44:	75fb      	strb	r3, [r7, #23]
  }    
  return status;
 8002e46:	7dfb      	ldrb	r3, [r7, #23]
}
 8002e48:	4618      	mov	r0, r3
 8002e4a:	3718      	adds	r7, #24
 8002e4c:	46bd      	mov	sp, r7
 8002e4e:	bd80      	pop	{r7, pc}

08002e50 <HAL_DMA_Abort>:
  * @param  hdma: pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 8002e50:	b480      	push	{r7}
 8002e52:	b085      	sub	sp, #20
 8002e54:	af00      	add	r7, sp, #0
 8002e56:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8002e58:	2300      	movs	r3, #0
 8002e5a:	73fb      	strb	r3, [r7, #15]
  
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8002e5c:	687b      	ldr	r3, [r7, #4]
 8002e5e:	f893 3021 	ldrb.w	r3, [r3, #33]	@ 0x21
 8002e62:	b2db      	uxtb	r3, r3
 8002e64:	2b02      	cmp	r3, #2
 8002e66:	d008      	beq.n	8002e7a <HAL_DMA_Abort+0x2a>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8002e68:	687b      	ldr	r3, [r7, #4]
 8002e6a:	2204      	movs	r2, #4
 8002e6c:	639a      	str	r2, [r3, #56]	@ 0x38
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8002e6e:	687b      	ldr	r3, [r7, #4]
 8002e70:	2200      	movs	r2, #0
 8002e72:	f883 2020 	strb.w	r2, [r3, #32]
    
    return HAL_ERROR;
 8002e76:	2301      	movs	r3, #1
 8002e78:	e020      	b.n	8002ebc <HAL_DMA_Abort+0x6c>
  }
  else

  {
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8002e7a:	687b      	ldr	r3, [r7, #4]
 8002e7c:	681b      	ldr	r3, [r3, #0]
 8002e7e:	681a      	ldr	r2, [r3, #0]
 8002e80:	687b      	ldr	r3, [r7, #4]
 8002e82:	681b      	ldr	r3, [r3, #0]
 8002e84:	f022 020e 	bic.w	r2, r2, #14
 8002e88:	601a      	str	r2, [r3, #0]
      
    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 8002e8a:	687b      	ldr	r3, [r7, #4]
 8002e8c:	681b      	ldr	r3, [r3, #0]
 8002e8e:	681a      	ldr	r2, [r3, #0]
 8002e90:	687b      	ldr	r3, [r7, #4]
 8002e92:	681b      	ldr	r3, [r3, #0]
 8002e94:	f022 0201 	bic.w	r2, r2, #1
 8002e98:	601a      	str	r2, [r3, #0]
      
    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << hdma->ChannelIndex);
 8002e9a:	687b      	ldr	r3, [r7, #4]
 8002e9c:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8002e9e:	687b      	ldr	r3, [r7, #4]
 8002ea0:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8002ea2:	2101      	movs	r1, #1
 8002ea4:	fa01 f202 	lsl.w	r2, r1, r2
 8002ea8:	605a      	str	r2, [r3, #4]
  }
  /* Change the DMA state */
  hdma->State = HAL_DMA_STATE_READY;
 8002eaa:	687b      	ldr	r3, [r7, #4]
 8002eac:	2201      	movs	r2, #1
 8002eae:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21

  /* Process Unlocked */
  __HAL_UNLOCK(hdma);      
 8002eb2:	687b      	ldr	r3, [r7, #4]
 8002eb4:	2200      	movs	r2, #0
 8002eb6:	f883 2020 	strb.w	r2, [r3, #32]
  
  return status; 
 8002eba:	7bfb      	ldrb	r3, [r7, #15]
}
 8002ebc:	4618      	mov	r0, r3
 8002ebe:	3714      	adds	r7, #20
 8002ec0:	46bd      	mov	sp, r7
 8002ec2:	bc80      	pop	{r7}
 8002ec4:	4770      	bx	lr
	...

08002ec8 <HAL_DMA_Abort_IT>:
  * @param  hdma  : pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{  
 8002ec8:	b580      	push	{r7, lr}
 8002eca:	b084      	sub	sp, #16
 8002ecc:	af00      	add	r7, sp, #0
 8002ece:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8002ed0:	2300      	movs	r3, #0
 8002ed2:	73fb      	strb	r3, [r7, #15]
  
  if(HAL_DMA_STATE_BUSY != hdma->State)
 8002ed4:	687b      	ldr	r3, [r7, #4]
 8002ed6:	f893 3021 	ldrb.w	r3, [r3, #33]	@ 0x21
 8002eda:	b2db      	uxtb	r3, r3
 8002edc:	2b02      	cmp	r3, #2
 8002ede:	d005      	beq.n	8002eec <HAL_DMA_Abort_IT+0x24>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8002ee0:	687b      	ldr	r3, [r7, #4]
 8002ee2:	2204      	movs	r2, #4
 8002ee4:	639a      	str	r2, [r3, #56]	@ 0x38
        
    status = HAL_ERROR;
 8002ee6:	2301      	movs	r3, #1
 8002ee8:	73fb      	strb	r3, [r7, #15]
 8002eea:	e051      	b.n	8002f90 <HAL_DMA_Abort_IT+0xc8>
  }
  else
  { 
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8002eec:	687b      	ldr	r3, [r7, #4]
 8002eee:	681b      	ldr	r3, [r3, #0]
 8002ef0:	681a      	ldr	r2, [r3, #0]
 8002ef2:	687b      	ldr	r3, [r7, #4]
 8002ef4:	681b      	ldr	r3, [r3, #0]
 8002ef6:	f022 020e 	bic.w	r2, r2, #14
 8002efa:	601a      	str	r2, [r3, #0]

    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 8002efc:	687b      	ldr	r3, [r7, #4]
 8002efe:	681b      	ldr	r3, [r3, #0]
 8002f00:	681a      	ldr	r2, [r3, #0]
 8002f02:	687b      	ldr	r3, [r7, #4]
 8002f04:	681b      	ldr	r3, [r3, #0]
 8002f06:	f022 0201 	bic.w	r2, r2, #1
 8002f0a:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    __HAL_DMA_CLEAR_FLAG(hdma, __HAL_DMA_GET_GI_FLAG_INDEX(hdma));
 8002f0c:	687b      	ldr	r3, [r7, #4]
 8002f0e:	681b      	ldr	r3, [r3, #0]
 8002f10:	4a22      	ldr	r2, [pc, #136]	@ (8002f9c <HAL_DMA_Abort_IT+0xd4>)
 8002f12:	4293      	cmp	r3, r2
 8002f14:	d029      	beq.n	8002f6a <HAL_DMA_Abort_IT+0xa2>
 8002f16:	687b      	ldr	r3, [r7, #4]
 8002f18:	681b      	ldr	r3, [r3, #0]
 8002f1a:	4a21      	ldr	r2, [pc, #132]	@ (8002fa0 <HAL_DMA_Abort_IT+0xd8>)
 8002f1c:	4293      	cmp	r3, r2
 8002f1e:	d022      	beq.n	8002f66 <HAL_DMA_Abort_IT+0x9e>
 8002f20:	687b      	ldr	r3, [r7, #4]
 8002f22:	681b      	ldr	r3, [r3, #0]
 8002f24:	4a1f      	ldr	r2, [pc, #124]	@ (8002fa4 <HAL_DMA_Abort_IT+0xdc>)
 8002f26:	4293      	cmp	r3, r2
 8002f28:	d01a      	beq.n	8002f60 <HAL_DMA_Abort_IT+0x98>
 8002f2a:	687b      	ldr	r3, [r7, #4]
 8002f2c:	681b      	ldr	r3, [r3, #0]
 8002f2e:	4a1e      	ldr	r2, [pc, #120]	@ (8002fa8 <HAL_DMA_Abort_IT+0xe0>)
 8002f30:	4293      	cmp	r3, r2
 8002f32:	d012      	beq.n	8002f5a <HAL_DMA_Abort_IT+0x92>
 8002f34:	687b      	ldr	r3, [r7, #4]
 8002f36:	681b      	ldr	r3, [r3, #0]
 8002f38:	4a1c      	ldr	r2, [pc, #112]	@ (8002fac <HAL_DMA_Abort_IT+0xe4>)
 8002f3a:	4293      	cmp	r3, r2
 8002f3c:	d00a      	beq.n	8002f54 <HAL_DMA_Abort_IT+0x8c>
 8002f3e:	687b      	ldr	r3, [r7, #4]
 8002f40:	681b      	ldr	r3, [r3, #0]
 8002f42:	4a1b      	ldr	r2, [pc, #108]	@ (8002fb0 <HAL_DMA_Abort_IT+0xe8>)
 8002f44:	4293      	cmp	r3, r2
 8002f46:	d102      	bne.n	8002f4e <HAL_DMA_Abort_IT+0x86>
 8002f48:	f44f 1380 	mov.w	r3, #1048576	@ 0x100000
 8002f4c:	e00e      	b.n	8002f6c <HAL_DMA_Abort_IT+0xa4>
 8002f4e:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 8002f52:	e00b      	b.n	8002f6c <HAL_DMA_Abort_IT+0xa4>
 8002f54:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 8002f58:	e008      	b.n	8002f6c <HAL_DMA_Abort_IT+0xa4>
 8002f5a:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8002f5e:	e005      	b.n	8002f6c <HAL_DMA_Abort_IT+0xa4>
 8002f60:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8002f64:	e002      	b.n	8002f6c <HAL_DMA_Abort_IT+0xa4>
 8002f66:	2310      	movs	r3, #16
 8002f68:	e000      	b.n	8002f6c <HAL_DMA_Abort_IT+0xa4>
 8002f6a:	2301      	movs	r3, #1
 8002f6c:	4a11      	ldr	r2, [pc, #68]	@ (8002fb4 <HAL_DMA_Abort_IT+0xec>)
 8002f6e:	6053      	str	r3, [r2, #4]

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8002f70:	687b      	ldr	r3, [r7, #4]
 8002f72:	2201      	movs	r2, #1
 8002f74:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8002f78:	687b      	ldr	r3, [r7, #4]
 8002f7a:	2200      	movs	r2, #0
 8002f7c:	f883 2020 	strb.w	r2, [r3, #32]

    /* Call User Abort callback */
    if(hdma->XferAbortCallback != NULL)
 8002f80:	687b      	ldr	r3, [r7, #4]
 8002f82:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8002f84:	2b00      	cmp	r3, #0
 8002f86:	d003      	beq.n	8002f90 <HAL_DMA_Abort_IT+0xc8>
    {
      hdma->XferAbortCallback(hdma);
 8002f88:	687b      	ldr	r3, [r7, #4]
 8002f8a:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8002f8c:	6878      	ldr	r0, [r7, #4]
 8002f8e:	4798      	blx	r3
    } 
  }
  return status;
 8002f90:	7bfb      	ldrb	r3, [r7, #15]
}
 8002f92:	4618      	mov	r0, r3
 8002f94:	3710      	adds	r7, #16
 8002f96:	46bd      	mov	sp, r7
 8002f98:	bd80      	pop	{r7, pc}
 8002f9a:	bf00      	nop
 8002f9c:	40020008 	.word	0x40020008
 8002fa0:	4002001c 	.word	0x4002001c
 8002fa4:	40020030 	.word	0x40020030
 8002fa8:	40020044 	.word	0x40020044
 8002fac:	40020058 	.word	0x40020058
 8002fb0:	4002006c 	.word	0x4002006c
 8002fb4:	40020000 	.word	0x40020000

08002fb8 <HAL_DMA_IRQHandler>:
  * @param  hdma: pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.  
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 8002fb8:	b580      	push	{r7, lr}
 8002fba:	b084      	sub	sp, #16
 8002fbc:	af00      	add	r7, sp, #0
 8002fbe:	6078      	str	r0, [r7, #4]
  uint32_t flag_it = hdma->DmaBaseAddress->ISR;
 8002fc0:	687b      	ldr	r3, [r7, #4]
 8002fc2:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8002fc4:	681b      	ldr	r3, [r3, #0]
 8002fc6:	60fb      	str	r3, [r7, #12]
  uint32_t source_it = hdma->Instance->CCR;
 8002fc8:	687b      	ldr	r3, [r7, #4]
 8002fca:	681b      	ldr	r3, [r3, #0]
 8002fcc:	681b      	ldr	r3, [r3, #0]
 8002fce:	60bb      	str	r3, [r7, #8]
  
  /* Half Transfer Complete Interrupt management ******************************/
  if (((flag_it & (DMA_FLAG_HT1 << hdma->ChannelIndex)) != RESET) && ((source_it & DMA_IT_HT) != RESET))
 8002fd0:	687b      	ldr	r3, [r7, #4]
 8002fd2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002fd4:	2204      	movs	r2, #4
 8002fd6:	409a      	lsls	r2, r3
 8002fd8:	68fb      	ldr	r3, [r7, #12]
 8002fda:	4013      	ands	r3, r2
 8002fdc:	2b00      	cmp	r3, #0
 8002fde:	d04f      	beq.n	8003080 <HAL_DMA_IRQHandler+0xc8>
 8002fe0:	68bb      	ldr	r3, [r7, #8]
 8002fe2:	f003 0304 	and.w	r3, r3, #4
 8002fe6:	2b00      	cmp	r3, #0
 8002fe8:	d04a      	beq.n	8003080 <HAL_DMA_IRQHandler+0xc8>
  {
    /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
    if((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 8002fea:	687b      	ldr	r3, [r7, #4]
 8002fec:	681b      	ldr	r3, [r3, #0]
 8002fee:	681b      	ldr	r3, [r3, #0]
 8002ff0:	f003 0320 	and.w	r3, r3, #32
 8002ff4:	2b00      	cmp	r3, #0
 8002ff6:	d107      	bne.n	8003008 <HAL_DMA_IRQHandler+0x50>
    {
      /* Disable the half transfer interrupt */
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 8002ff8:	687b      	ldr	r3, [r7, #4]
 8002ffa:	681b      	ldr	r3, [r3, #0]
 8002ffc:	681a      	ldr	r2, [r3, #0]
 8002ffe:	687b      	ldr	r3, [r7, #4]
 8003000:	681b      	ldr	r3, [r3, #0]
 8003002:	f022 0204 	bic.w	r2, r2, #4
 8003006:	601a      	str	r2, [r3, #0]
    }
    /* Clear the half transfer complete flag */
    __HAL_DMA_CLEAR_FLAG(hdma, __HAL_DMA_GET_HT_FLAG_INDEX(hdma));
 8003008:	687b      	ldr	r3, [r7, #4]
 800300a:	681b      	ldr	r3, [r3, #0]
 800300c:	4a66      	ldr	r2, [pc, #408]	@ (80031a8 <HAL_DMA_IRQHandler+0x1f0>)
 800300e:	4293      	cmp	r3, r2
 8003010:	d029      	beq.n	8003066 <HAL_DMA_IRQHandler+0xae>
 8003012:	687b      	ldr	r3, [r7, #4]
 8003014:	681b      	ldr	r3, [r3, #0]
 8003016:	4a65      	ldr	r2, [pc, #404]	@ (80031ac <HAL_DMA_IRQHandler+0x1f4>)
 8003018:	4293      	cmp	r3, r2
 800301a:	d022      	beq.n	8003062 <HAL_DMA_IRQHandler+0xaa>
 800301c:	687b      	ldr	r3, [r7, #4]
 800301e:	681b      	ldr	r3, [r3, #0]
 8003020:	4a63      	ldr	r2, [pc, #396]	@ (80031b0 <HAL_DMA_IRQHandler+0x1f8>)
 8003022:	4293      	cmp	r3, r2
 8003024:	d01a      	beq.n	800305c <HAL_DMA_IRQHandler+0xa4>
 8003026:	687b      	ldr	r3, [r7, #4]
 8003028:	681b      	ldr	r3, [r3, #0]
 800302a:	4a62      	ldr	r2, [pc, #392]	@ (80031b4 <HAL_DMA_IRQHandler+0x1fc>)
 800302c:	4293      	cmp	r3, r2
 800302e:	d012      	beq.n	8003056 <HAL_DMA_IRQHandler+0x9e>
 8003030:	687b      	ldr	r3, [r7, #4]
 8003032:	681b      	ldr	r3, [r3, #0]
 8003034:	4a60      	ldr	r2, [pc, #384]	@ (80031b8 <HAL_DMA_IRQHandler+0x200>)
 8003036:	4293      	cmp	r3, r2
 8003038:	d00a      	beq.n	8003050 <HAL_DMA_IRQHandler+0x98>
 800303a:	687b      	ldr	r3, [r7, #4]
 800303c:	681b      	ldr	r3, [r3, #0]
 800303e:	4a5f      	ldr	r2, [pc, #380]	@ (80031bc <HAL_DMA_IRQHandler+0x204>)
 8003040:	4293      	cmp	r3, r2
 8003042:	d102      	bne.n	800304a <HAL_DMA_IRQHandler+0x92>
 8003044:	f44f 0380 	mov.w	r3, #4194304	@ 0x400000
 8003048:	e00e      	b.n	8003068 <HAL_DMA_IRQHandler+0xb0>
 800304a:	f04f 6380 	mov.w	r3, #67108864	@ 0x4000000
 800304e:	e00b      	b.n	8003068 <HAL_DMA_IRQHandler+0xb0>
 8003050:	f44f 2380 	mov.w	r3, #262144	@ 0x40000
 8003054:	e008      	b.n	8003068 <HAL_DMA_IRQHandler+0xb0>
 8003056:	f44f 4380 	mov.w	r3, #16384	@ 0x4000
 800305a:	e005      	b.n	8003068 <HAL_DMA_IRQHandler+0xb0>
 800305c:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8003060:	e002      	b.n	8003068 <HAL_DMA_IRQHandler+0xb0>
 8003062:	2340      	movs	r3, #64	@ 0x40
 8003064:	e000      	b.n	8003068 <HAL_DMA_IRQHandler+0xb0>
 8003066:	2304      	movs	r3, #4
 8003068:	4a55      	ldr	r2, [pc, #340]	@ (80031c0 <HAL_DMA_IRQHandler+0x208>)
 800306a:	6053      	str	r3, [r2, #4]

    /* DMA peripheral state is not updated in Half Transfer */
    /* but in Transfer Complete case */

    if(hdma->XferHalfCpltCallback != NULL)
 800306c:	687b      	ldr	r3, [r7, #4]
 800306e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003070:	2b00      	cmp	r3, #0
 8003072:	f000 8094 	beq.w	800319e <HAL_DMA_IRQHandler+0x1e6>
    {
      /* Half transfer callback */
      hdma->XferHalfCpltCallback(hdma);
 8003076:	687b      	ldr	r3, [r7, #4]
 8003078:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800307a:	6878      	ldr	r0, [r7, #4]
 800307c:	4798      	blx	r3
    if(hdma->XferHalfCpltCallback != NULL)
 800307e:	e08e      	b.n	800319e <HAL_DMA_IRQHandler+0x1e6>
    }
  }

  /* Transfer Complete Interrupt management ***********************************/
  else if (((flag_it & (DMA_FLAG_TC1 << hdma->ChannelIndex)) != RESET) && ((source_it & DMA_IT_TC) != RESET))
 8003080:	687b      	ldr	r3, [r7, #4]
 8003082:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003084:	2202      	movs	r2, #2
 8003086:	409a      	lsls	r2, r3
 8003088:	68fb      	ldr	r3, [r7, #12]
 800308a:	4013      	ands	r3, r2
 800308c:	2b00      	cmp	r3, #0
 800308e:	d056      	beq.n	800313e <HAL_DMA_IRQHandler+0x186>
 8003090:	68bb      	ldr	r3, [r7, #8]
 8003092:	f003 0302 	and.w	r3, r3, #2
 8003096:	2b00      	cmp	r3, #0
 8003098:	d051      	beq.n	800313e <HAL_DMA_IRQHandler+0x186>
  {
    if((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 800309a:	687b      	ldr	r3, [r7, #4]
 800309c:	681b      	ldr	r3, [r3, #0]
 800309e:	681b      	ldr	r3, [r3, #0]
 80030a0:	f003 0320 	and.w	r3, r3, #32
 80030a4:	2b00      	cmp	r3, #0
 80030a6:	d10b      	bne.n	80030c0 <HAL_DMA_IRQHandler+0x108>
    {
      /* Disable the transfer complete and error interrupt */
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_TE | DMA_IT_TC);  
 80030a8:	687b      	ldr	r3, [r7, #4]
 80030aa:	681b      	ldr	r3, [r3, #0]
 80030ac:	681a      	ldr	r2, [r3, #0]
 80030ae:	687b      	ldr	r3, [r7, #4]
 80030b0:	681b      	ldr	r3, [r3, #0]
 80030b2:	f022 020a 	bic.w	r2, r2, #10
 80030b6:	601a      	str	r2, [r3, #0]

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 80030b8:	687b      	ldr	r3, [r7, #4]
 80030ba:	2201      	movs	r2, #1
 80030bc:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21
    }
    /* Clear the transfer complete flag */
      __HAL_DMA_CLEAR_FLAG(hdma, __HAL_DMA_GET_TC_FLAG_INDEX(hdma));
 80030c0:	687b      	ldr	r3, [r7, #4]
 80030c2:	681b      	ldr	r3, [r3, #0]
 80030c4:	4a38      	ldr	r2, [pc, #224]	@ (80031a8 <HAL_DMA_IRQHandler+0x1f0>)
 80030c6:	4293      	cmp	r3, r2
 80030c8:	d029      	beq.n	800311e <HAL_DMA_IRQHandler+0x166>
 80030ca:	687b      	ldr	r3, [r7, #4]
 80030cc:	681b      	ldr	r3, [r3, #0]
 80030ce:	4a37      	ldr	r2, [pc, #220]	@ (80031ac <HAL_DMA_IRQHandler+0x1f4>)
 80030d0:	4293      	cmp	r3, r2
 80030d2:	d022      	beq.n	800311a <HAL_DMA_IRQHandler+0x162>
 80030d4:	687b      	ldr	r3, [r7, #4]
 80030d6:	681b      	ldr	r3, [r3, #0]
 80030d8:	4a35      	ldr	r2, [pc, #212]	@ (80031b0 <HAL_DMA_IRQHandler+0x1f8>)
 80030da:	4293      	cmp	r3, r2
 80030dc:	d01a      	beq.n	8003114 <HAL_DMA_IRQHandler+0x15c>
 80030de:	687b      	ldr	r3, [r7, #4]
 80030e0:	681b      	ldr	r3, [r3, #0]
 80030e2:	4a34      	ldr	r2, [pc, #208]	@ (80031b4 <HAL_DMA_IRQHandler+0x1fc>)
 80030e4:	4293      	cmp	r3, r2
 80030e6:	d012      	beq.n	800310e <HAL_DMA_IRQHandler+0x156>
 80030e8:	687b      	ldr	r3, [r7, #4]
 80030ea:	681b      	ldr	r3, [r3, #0]
 80030ec:	4a32      	ldr	r2, [pc, #200]	@ (80031b8 <HAL_DMA_IRQHandler+0x200>)
 80030ee:	4293      	cmp	r3, r2
 80030f0:	d00a      	beq.n	8003108 <HAL_DMA_IRQHandler+0x150>
 80030f2:	687b      	ldr	r3, [r7, #4]
 80030f4:	681b      	ldr	r3, [r3, #0]
 80030f6:	4a31      	ldr	r2, [pc, #196]	@ (80031bc <HAL_DMA_IRQHandler+0x204>)
 80030f8:	4293      	cmp	r3, r2
 80030fa:	d102      	bne.n	8003102 <HAL_DMA_IRQHandler+0x14a>
 80030fc:	f44f 1300 	mov.w	r3, #2097152	@ 0x200000
 8003100:	e00e      	b.n	8003120 <HAL_DMA_IRQHandler+0x168>
 8003102:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 8003106:	e00b      	b.n	8003120 <HAL_DMA_IRQHandler+0x168>
 8003108:	f44f 3300 	mov.w	r3, #131072	@ 0x20000
 800310c:	e008      	b.n	8003120 <HAL_DMA_IRQHandler+0x168>
 800310e:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 8003112:	e005      	b.n	8003120 <HAL_DMA_IRQHandler+0x168>
 8003114:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8003118:	e002      	b.n	8003120 <HAL_DMA_IRQHandler+0x168>
 800311a:	2320      	movs	r3, #32
 800311c:	e000      	b.n	8003120 <HAL_DMA_IRQHandler+0x168>
 800311e:	2302      	movs	r3, #2
 8003120:	4a27      	ldr	r2, [pc, #156]	@ (80031c0 <HAL_DMA_IRQHandler+0x208>)
 8003122:	6053      	str	r3, [r2, #4]

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8003124:	687b      	ldr	r3, [r7, #4]
 8003126:	2200      	movs	r2, #0
 8003128:	f883 2020 	strb.w	r2, [r3, #32]

    if(hdma->XferCpltCallback != NULL)
 800312c:	687b      	ldr	r3, [r7, #4]
 800312e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003130:	2b00      	cmp	r3, #0
 8003132:	d034      	beq.n	800319e <HAL_DMA_IRQHandler+0x1e6>
    {
      /* Transfer complete callback */
      hdma->XferCpltCallback(hdma);
 8003134:	687b      	ldr	r3, [r7, #4]
 8003136:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003138:	6878      	ldr	r0, [r7, #4]
 800313a:	4798      	blx	r3
    if(hdma->XferCpltCallback != NULL)
 800313c:	e02f      	b.n	800319e <HAL_DMA_IRQHandler+0x1e6>
    }
  }

  /* Transfer Error Interrupt management **************************************/
  else if (( RESET != (flag_it & (DMA_FLAG_TE1 << hdma->ChannelIndex))) && (RESET != (source_it & DMA_IT_TE)))
 800313e:	687b      	ldr	r3, [r7, #4]
 8003140:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003142:	2208      	movs	r2, #8
 8003144:	409a      	lsls	r2, r3
 8003146:	68fb      	ldr	r3, [r7, #12]
 8003148:	4013      	ands	r3, r2
 800314a:	2b00      	cmp	r3, #0
 800314c:	d028      	beq.n	80031a0 <HAL_DMA_IRQHandler+0x1e8>
 800314e:	68bb      	ldr	r3, [r7, #8]
 8003150:	f003 0308 	and.w	r3, r3, #8
 8003154:	2b00      	cmp	r3, #0
 8003156:	d023      	beq.n	80031a0 <HAL_DMA_IRQHandler+0x1e8>
  {
    /* When a DMA transfer error occurs */
    /* A hardware clear of its EN bits is performed */
    /* Disable ALL DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8003158:	687b      	ldr	r3, [r7, #4]
 800315a:	681b      	ldr	r3, [r3, #0]
 800315c:	681a      	ldr	r2, [r3, #0]
 800315e:	687b      	ldr	r3, [r7, #4]
 8003160:	681b      	ldr	r3, [r3, #0]
 8003162:	f022 020e 	bic.w	r2, r2, #14
 8003166:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << hdma->ChannelIndex);
 8003168:	687b      	ldr	r3, [r7, #4]
 800316a:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 800316c:	687b      	ldr	r3, [r7, #4]
 800316e:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8003170:	2101      	movs	r1, #1
 8003172:	fa01 f202 	lsl.w	r2, r1, r2
 8003176:	605a      	str	r2, [r3, #4]

    /* Update error code */
    hdma->ErrorCode = HAL_DMA_ERROR_TE;
 8003178:	687b      	ldr	r3, [r7, #4]
 800317a:	2201      	movs	r2, #1
 800317c:	639a      	str	r2, [r3, #56]	@ 0x38

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 800317e:	687b      	ldr	r3, [r7, #4]
 8003180:	2201      	movs	r2, #1
 8003182:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8003186:	687b      	ldr	r3, [r7, #4]
 8003188:	2200      	movs	r2, #0
 800318a:	f883 2020 	strb.w	r2, [r3, #32]

    if (hdma->XferErrorCallback != NULL)
 800318e:	687b      	ldr	r3, [r7, #4]
 8003190:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003192:	2b00      	cmp	r3, #0
 8003194:	d004      	beq.n	80031a0 <HAL_DMA_IRQHandler+0x1e8>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 8003196:	687b      	ldr	r3, [r7, #4]
 8003198:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800319a:	6878      	ldr	r0, [r7, #4]
 800319c:	4798      	blx	r3
    }
  }
  return;
 800319e:	bf00      	nop
 80031a0:	bf00      	nop
}
 80031a2:	3710      	adds	r7, #16
 80031a4:	46bd      	mov	sp, r7
 80031a6:	bd80      	pop	{r7, pc}
 80031a8:	40020008 	.word	0x40020008
 80031ac:	4002001c 	.word	0x4002001c
 80031b0:	40020030 	.word	0x40020030
 80031b4:	40020044 	.word	0x40020044
 80031b8:	40020058 	.word	0x40020058
 80031bc:	4002006c 	.word	0x4002006c
 80031c0:	40020000 	.word	0x40020000

080031c4 <DMA_SetConfig>:
  * @param  DstAddress: The destination memory Buffer address
  * @param  DataLength: The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 80031c4:	b480      	push	{r7}
 80031c6:	b085      	sub	sp, #20
 80031c8:	af00      	add	r7, sp, #0
 80031ca:	60f8      	str	r0, [r7, #12]
 80031cc:	60b9      	str	r1, [r7, #8]
 80031ce:	607a      	str	r2, [r7, #4]
 80031d0:	603b      	str	r3, [r7, #0]
  /* Clear all flags */
  hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << hdma->ChannelIndex);
 80031d2:	68fb      	ldr	r3, [r7, #12]
 80031d4:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 80031d6:	68fb      	ldr	r3, [r7, #12]
 80031d8:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80031da:	2101      	movs	r1, #1
 80031dc:	fa01 f202 	lsl.w	r2, r1, r2
 80031e0:	605a      	str	r2, [r3, #4]

  /* Configure DMA Channel data length */
  hdma->Instance->CNDTR = DataLength;
 80031e2:	68fb      	ldr	r3, [r7, #12]
 80031e4:	681b      	ldr	r3, [r3, #0]
 80031e6:	683a      	ldr	r2, [r7, #0]
 80031e8:	605a      	str	r2, [r3, #4]

  /* Memory to Peripheral */
  if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 80031ea:	68fb      	ldr	r3, [r7, #12]
 80031ec:	685b      	ldr	r3, [r3, #4]
 80031ee:	2b10      	cmp	r3, #16
 80031f0:	d108      	bne.n	8003204 <DMA_SetConfig+0x40>
  {
    /* Configure DMA Channel destination address */
    hdma->Instance->CPAR = DstAddress;
 80031f2:	68fb      	ldr	r3, [r7, #12]
 80031f4:	681b      	ldr	r3, [r3, #0]
 80031f6:	687a      	ldr	r2, [r7, #4]
 80031f8:	609a      	str	r2, [r3, #8]

    /* Configure DMA Channel source address */
    hdma->Instance->CMAR = SrcAddress;
 80031fa:	68fb      	ldr	r3, [r7, #12]
 80031fc:	681b      	ldr	r3, [r3, #0]
 80031fe:	68ba      	ldr	r2, [r7, #8]
 8003200:	60da      	str	r2, [r3, #12]
    hdma->Instance->CPAR = SrcAddress;

    /* Configure DMA Channel destination address */
    hdma->Instance->CMAR = DstAddress;
  }
}
 8003202:	e007      	b.n	8003214 <DMA_SetConfig+0x50>
    hdma->Instance->CPAR = SrcAddress;
 8003204:	68fb      	ldr	r3, [r7, #12]
 8003206:	681b      	ldr	r3, [r3, #0]
 8003208:	68ba      	ldr	r2, [r7, #8]
 800320a:	609a      	str	r2, [r3, #8]
    hdma->Instance->CMAR = DstAddress;
 800320c:	68fb      	ldr	r3, [r7, #12]
 800320e:	681b      	ldr	r3, [r3, #0]
 8003210:	687a      	ldr	r2, [r7, #4]
 8003212:	60da      	str	r2, [r3, #12]
}
 8003214:	bf00      	nop
 8003216:	3714      	adds	r7, #20
 8003218:	46bd      	mov	sp, r7
 800321a:	bc80      	pop	{r7}
 800321c:	4770      	bx	lr
	...

08003220 <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8003220:	b480      	push	{r7}
 8003222:	b08b      	sub	sp, #44	@ 0x2c
 8003224:	af00      	add	r7, sp, #0
 8003226:	6078      	str	r0, [r7, #4]
 8003228:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 800322a:	2300      	movs	r3, #0
 800322c:	627b      	str	r3, [r7, #36]	@ 0x24
  uint32_t ioposition;
  uint32_t iocurrent;
  uint32_t temp;
  uint32_t config = 0x00u;
 800322e:	2300      	movs	r3, #0
 8003230:	623b      	str	r3, [r7, #32]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8003232:	e169      	b.n	8003508 <HAL_GPIO_Init+0x2e8>
  {
    /* Get the IO position */
    ioposition = (0x01uL << position);
 8003234:	2201      	movs	r2, #1
 8003236:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003238:	fa02 f303 	lsl.w	r3, r2, r3
 800323c:	61fb      	str	r3, [r7, #28]

    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 800323e:	683b      	ldr	r3, [r7, #0]
 8003240:	681b      	ldr	r3, [r3, #0]
 8003242:	69fa      	ldr	r2, [r7, #28]
 8003244:	4013      	ands	r3, r2
 8003246:	61bb      	str	r3, [r7, #24]

    if (iocurrent == ioposition)
 8003248:	69ba      	ldr	r2, [r7, #24]
 800324a:	69fb      	ldr	r3, [r7, #28]
 800324c:	429a      	cmp	r2, r3
 800324e:	f040 8158 	bne.w	8003502 <HAL_GPIO_Init+0x2e2>
    {
      /* Check the Alternate function parameters */
      assert_param(IS_GPIO_AF_INSTANCE(GPIOx));

      /* Based on the required mode, filling config variable with MODEy[1:0] and CNFy[3:2] corresponding bits */
      switch (GPIO_Init->Mode)
 8003252:	683b      	ldr	r3, [r7, #0]
 8003254:	685b      	ldr	r3, [r3, #4]
 8003256:	4a9a      	ldr	r2, [pc, #616]	@ (80034c0 <HAL_GPIO_Init+0x2a0>)
 8003258:	4293      	cmp	r3, r2
 800325a:	d05e      	beq.n	800331a <HAL_GPIO_Init+0xfa>
 800325c:	4a98      	ldr	r2, [pc, #608]	@ (80034c0 <HAL_GPIO_Init+0x2a0>)
 800325e:	4293      	cmp	r3, r2
 8003260:	d875      	bhi.n	800334e <HAL_GPIO_Init+0x12e>
 8003262:	4a98      	ldr	r2, [pc, #608]	@ (80034c4 <HAL_GPIO_Init+0x2a4>)
 8003264:	4293      	cmp	r3, r2
 8003266:	d058      	beq.n	800331a <HAL_GPIO_Init+0xfa>
 8003268:	4a96      	ldr	r2, [pc, #600]	@ (80034c4 <HAL_GPIO_Init+0x2a4>)
 800326a:	4293      	cmp	r3, r2
 800326c:	d86f      	bhi.n	800334e <HAL_GPIO_Init+0x12e>
 800326e:	4a96      	ldr	r2, [pc, #600]	@ (80034c8 <HAL_GPIO_Init+0x2a8>)
 8003270:	4293      	cmp	r3, r2
 8003272:	d052      	beq.n	800331a <HAL_GPIO_Init+0xfa>
 8003274:	4a94      	ldr	r2, [pc, #592]	@ (80034c8 <HAL_GPIO_Init+0x2a8>)
 8003276:	4293      	cmp	r3, r2
 8003278:	d869      	bhi.n	800334e <HAL_GPIO_Init+0x12e>
 800327a:	4a94      	ldr	r2, [pc, #592]	@ (80034cc <HAL_GPIO_Init+0x2ac>)
 800327c:	4293      	cmp	r3, r2
 800327e:	d04c      	beq.n	800331a <HAL_GPIO_Init+0xfa>
 8003280:	4a92      	ldr	r2, [pc, #584]	@ (80034cc <HAL_GPIO_Init+0x2ac>)
 8003282:	4293      	cmp	r3, r2
 8003284:	d863      	bhi.n	800334e <HAL_GPIO_Init+0x12e>
 8003286:	4a92      	ldr	r2, [pc, #584]	@ (80034d0 <HAL_GPIO_Init+0x2b0>)
 8003288:	4293      	cmp	r3, r2
 800328a:	d046      	beq.n	800331a <HAL_GPIO_Init+0xfa>
 800328c:	4a90      	ldr	r2, [pc, #576]	@ (80034d0 <HAL_GPIO_Init+0x2b0>)
 800328e:	4293      	cmp	r3, r2
 8003290:	d85d      	bhi.n	800334e <HAL_GPIO_Init+0x12e>
 8003292:	2b12      	cmp	r3, #18
 8003294:	d82a      	bhi.n	80032ec <HAL_GPIO_Init+0xcc>
 8003296:	2b12      	cmp	r3, #18
 8003298:	d859      	bhi.n	800334e <HAL_GPIO_Init+0x12e>
 800329a:	a201      	add	r2, pc, #4	@ (adr r2, 80032a0 <HAL_GPIO_Init+0x80>)
 800329c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80032a0:	0800331b 	.word	0x0800331b
 80032a4:	080032f5 	.word	0x080032f5
 80032a8:	08003307 	.word	0x08003307
 80032ac:	08003349 	.word	0x08003349
 80032b0:	0800334f 	.word	0x0800334f
 80032b4:	0800334f 	.word	0x0800334f
 80032b8:	0800334f 	.word	0x0800334f
 80032bc:	0800334f 	.word	0x0800334f
 80032c0:	0800334f 	.word	0x0800334f
 80032c4:	0800334f 	.word	0x0800334f
 80032c8:	0800334f 	.word	0x0800334f
 80032cc:	0800334f 	.word	0x0800334f
 80032d0:	0800334f 	.word	0x0800334f
 80032d4:	0800334f 	.word	0x0800334f
 80032d8:	0800334f 	.word	0x0800334f
 80032dc:	0800334f 	.word	0x0800334f
 80032e0:	0800334f 	.word	0x0800334f
 80032e4:	080032fd 	.word	0x080032fd
 80032e8:	08003311 	.word	0x08003311
 80032ec:	4a79      	ldr	r2, [pc, #484]	@ (80034d4 <HAL_GPIO_Init+0x2b4>)
 80032ee:	4293      	cmp	r3, r2
 80032f0:	d013      	beq.n	800331a <HAL_GPIO_Init+0xfa>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
          break;

        /* Parameters are checked with assert_param */
        default:
          break;
 80032f2:	e02c      	b.n	800334e <HAL_GPIO_Init+0x12e>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_PP;
 80032f4:	683b      	ldr	r3, [r7, #0]
 80032f6:	68db      	ldr	r3, [r3, #12]
 80032f8:	623b      	str	r3, [r7, #32]
          break;
 80032fa:	e029      	b.n	8003350 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_OD;
 80032fc:	683b      	ldr	r3, [r7, #0]
 80032fe:	68db      	ldr	r3, [r3, #12]
 8003300:	3304      	adds	r3, #4
 8003302:	623b      	str	r3, [r7, #32]
          break;
 8003304:	e024      	b.n	8003350 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_PP;
 8003306:	683b      	ldr	r3, [r7, #0]
 8003308:	68db      	ldr	r3, [r3, #12]
 800330a:	3308      	adds	r3, #8
 800330c:	623b      	str	r3, [r7, #32]
          break;
 800330e:	e01f      	b.n	8003350 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_OD;
 8003310:	683b      	ldr	r3, [r7, #0]
 8003312:	68db      	ldr	r3, [r3, #12]
 8003314:	330c      	adds	r3, #12
 8003316:	623b      	str	r3, [r7, #32]
          break;
 8003318:	e01a      	b.n	8003350 <HAL_GPIO_Init+0x130>
          if (GPIO_Init->Pull == GPIO_NOPULL)
 800331a:	683b      	ldr	r3, [r7, #0]
 800331c:	689b      	ldr	r3, [r3, #8]
 800331e:	2b00      	cmp	r3, #0
 8003320:	d102      	bne.n	8003328 <HAL_GPIO_Init+0x108>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_FLOATING;
 8003322:	2304      	movs	r3, #4
 8003324:	623b      	str	r3, [r7, #32]
          break;
 8003326:	e013      	b.n	8003350 <HAL_GPIO_Init+0x130>
          else if (GPIO_Init->Pull == GPIO_PULLUP)
 8003328:	683b      	ldr	r3, [r7, #0]
 800332a:	689b      	ldr	r3, [r3, #8]
 800332c:	2b01      	cmp	r3, #1
 800332e:	d105      	bne.n	800333c <HAL_GPIO_Init+0x11c>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 8003330:	2308      	movs	r3, #8
 8003332:	623b      	str	r3, [r7, #32]
            GPIOx->BSRR = ioposition;
 8003334:	687b      	ldr	r3, [r7, #4]
 8003336:	69fa      	ldr	r2, [r7, #28]
 8003338:	611a      	str	r2, [r3, #16]
          break;
 800333a:	e009      	b.n	8003350 <HAL_GPIO_Init+0x130>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 800333c:	2308      	movs	r3, #8
 800333e:	623b      	str	r3, [r7, #32]
            GPIOx->BRR = ioposition;
 8003340:	687b      	ldr	r3, [r7, #4]
 8003342:	69fa      	ldr	r2, [r7, #28]
 8003344:	615a      	str	r2, [r3, #20]
          break;
 8003346:	e003      	b.n	8003350 <HAL_GPIO_Init+0x130>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
 8003348:	2300      	movs	r3, #0
 800334a:	623b      	str	r3, [r7, #32]
          break;
 800334c:	e000      	b.n	8003350 <HAL_GPIO_Init+0x130>
          break;
 800334e:	bf00      	nop
      }

      /* Check if the current bit belongs to first half or last half of the pin count number
       in order to address CRH or CRL register*/
      configregister = (iocurrent < GPIO_PIN_8) ? &GPIOx->CRL     : &GPIOx->CRH;
 8003350:	69bb      	ldr	r3, [r7, #24]
 8003352:	2bff      	cmp	r3, #255	@ 0xff
 8003354:	d801      	bhi.n	800335a <HAL_GPIO_Init+0x13a>
 8003356:	687b      	ldr	r3, [r7, #4]
 8003358:	e001      	b.n	800335e <HAL_GPIO_Init+0x13e>
 800335a:	687b      	ldr	r3, [r7, #4]
 800335c:	3304      	adds	r3, #4
 800335e:	617b      	str	r3, [r7, #20]
      registeroffset = (iocurrent < GPIO_PIN_8) ? (position << 2u) : ((position - 8u) << 2u);
 8003360:	69bb      	ldr	r3, [r7, #24]
 8003362:	2bff      	cmp	r3, #255	@ 0xff
 8003364:	d802      	bhi.n	800336c <HAL_GPIO_Init+0x14c>
 8003366:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003368:	009b      	lsls	r3, r3, #2
 800336a:	e002      	b.n	8003372 <HAL_GPIO_Init+0x152>
 800336c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800336e:	3b08      	subs	r3, #8
 8003370:	009b      	lsls	r3, r3, #2
 8003372:	613b      	str	r3, [r7, #16]

      /* Apply the new configuration of the pin to the register */
      MODIFY_REG((*configregister), ((GPIO_CRL_MODE0 | GPIO_CRL_CNF0) << registeroffset), (config << registeroffset));
 8003374:	697b      	ldr	r3, [r7, #20]
 8003376:	681a      	ldr	r2, [r3, #0]
 8003378:	210f      	movs	r1, #15
 800337a:	693b      	ldr	r3, [r7, #16]
 800337c:	fa01 f303 	lsl.w	r3, r1, r3
 8003380:	43db      	mvns	r3, r3
 8003382:	401a      	ands	r2, r3
 8003384:	6a39      	ldr	r1, [r7, #32]
 8003386:	693b      	ldr	r3, [r7, #16]
 8003388:	fa01 f303 	lsl.w	r3, r1, r3
 800338c:	431a      	orrs	r2, r3
 800338e:	697b      	ldr	r3, [r7, #20]
 8003390:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 8003392:	683b      	ldr	r3, [r7, #0]
 8003394:	685b      	ldr	r3, [r3, #4]
 8003396:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800339a:	2b00      	cmp	r3, #0
 800339c:	f000 80b1 	beq.w	8003502 <HAL_GPIO_Init+0x2e2>
      {
        /* Enable AFIO Clock */
        __HAL_RCC_AFIO_CLK_ENABLE();
 80033a0:	4b4d      	ldr	r3, [pc, #308]	@ (80034d8 <HAL_GPIO_Init+0x2b8>)
 80033a2:	699b      	ldr	r3, [r3, #24]
 80033a4:	4a4c      	ldr	r2, [pc, #304]	@ (80034d8 <HAL_GPIO_Init+0x2b8>)
 80033a6:	f043 0301 	orr.w	r3, r3, #1
 80033aa:	6193      	str	r3, [r2, #24]
 80033ac:	4b4a      	ldr	r3, [pc, #296]	@ (80034d8 <HAL_GPIO_Init+0x2b8>)
 80033ae:	699b      	ldr	r3, [r3, #24]
 80033b0:	f003 0301 	and.w	r3, r3, #1
 80033b4:	60bb      	str	r3, [r7, #8]
 80033b6:	68bb      	ldr	r3, [r7, #8]
        temp = AFIO->EXTICR[position >> 2u];
 80033b8:	4a48      	ldr	r2, [pc, #288]	@ (80034dc <HAL_GPIO_Init+0x2bc>)
 80033ba:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80033bc:	089b      	lsrs	r3, r3, #2
 80033be:	3302      	adds	r3, #2
 80033c0:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80033c4:	60fb      	str	r3, [r7, #12]
        CLEAR_BIT(temp, (0x0Fu) << (4u * (position & 0x03u)));
 80033c6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80033c8:	f003 0303 	and.w	r3, r3, #3
 80033cc:	009b      	lsls	r3, r3, #2
 80033ce:	220f      	movs	r2, #15
 80033d0:	fa02 f303 	lsl.w	r3, r2, r3
 80033d4:	43db      	mvns	r3, r3
 80033d6:	68fa      	ldr	r2, [r7, #12]
 80033d8:	4013      	ands	r3, r2
 80033da:	60fb      	str	r3, [r7, #12]
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4u * (position & 0x03u)));
 80033dc:	687b      	ldr	r3, [r7, #4]
 80033de:	4a40      	ldr	r2, [pc, #256]	@ (80034e0 <HAL_GPIO_Init+0x2c0>)
 80033e0:	4293      	cmp	r3, r2
 80033e2:	d013      	beq.n	800340c <HAL_GPIO_Init+0x1ec>
 80033e4:	687b      	ldr	r3, [r7, #4]
 80033e6:	4a3f      	ldr	r2, [pc, #252]	@ (80034e4 <HAL_GPIO_Init+0x2c4>)
 80033e8:	4293      	cmp	r3, r2
 80033ea:	d00d      	beq.n	8003408 <HAL_GPIO_Init+0x1e8>
 80033ec:	687b      	ldr	r3, [r7, #4]
 80033ee:	4a3e      	ldr	r2, [pc, #248]	@ (80034e8 <HAL_GPIO_Init+0x2c8>)
 80033f0:	4293      	cmp	r3, r2
 80033f2:	d007      	beq.n	8003404 <HAL_GPIO_Init+0x1e4>
 80033f4:	687b      	ldr	r3, [r7, #4]
 80033f6:	4a3d      	ldr	r2, [pc, #244]	@ (80034ec <HAL_GPIO_Init+0x2cc>)
 80033f8:	4293      	cmp	r3, r2
 80033fa:	d101      	bne.n	8003400 <HAL_GPIO_Init+0x1e0>
 80033fc:	2303      	movs	r3, #3
 80033fe:	e006      	b.n	800340e <HAL_GPIO_Init+0x1ee>
 8003400:	2304      	movs	r3, #4
 8003402:	e004      	b.n	800340e <HAL_GPIO_Init+0x1ee>
 8003404:	2302      	movs	r3, #2
 8003406:	e002      	b.n	800340e <HAL_GPIO_Init+0x1ee>
 8003408:	2301      	movs	r3, #1
 800340a:	e000      	b.n	800340e <HAL_GPIO_Init+0x1ee>
 800340c:	2300      	movs	r3, #0
 800340e:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8003410:	f002 0203 	and.w	r2, r2, #3
 8003414:	0092      	lsls	r2, r2, #2
 8003416:	4093      	lsls	r3, r2
 8003418:	68fa      	ldr	r2, [r7, #12]
 800341a:	4313      	orrs	r3, r2
 800341c:	60fb      	str	r3, [r7, #12]
        AFIO->EXTICR[position >> 2u] = temp;
 800341e:	492f      	ldr	r1, [pc, #188]	@ (80034dc <HAL_GPIO_Init+0x2bc>)
 8003420:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003422:	089b      	lsrs	r3, r3, #2
 8003424:	3302      	adds	r3, #2
 8003426:	68fa      	ldr	r2, [r7, #12]
 8003428:	f841 2023 	str.w	r2, [r1, r3, lsl #2]


        /* Enable or disable the rising trigger */
        if ((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 800342c:	683b      	ldr	r3, [r7, #0]
 800342e:	685b      	ldr	r3, [r3, #4]
 8003430:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8003434:	2b00      	cmp	r3, #0
 8003436:	d006      	beq.n	8003446 <HAL_GPIO_Init+0x226>
        {
          SET_BIT(EXTI->RTSR, iocurrent);
 8003438:	4b2d      	ldr	r3, [pc, #180]	@ (80034f0 <HAL_GPIO_Init+0x2d0>)
 800343a:	689a      	ldr	r2, [r3, #8]
 800343c:	492c      	ldr	r1, [pc, #176]	@ (80034f0 <HAL_GPIO_Init+0x2d0>)
 800343e:	69bb      	ldr	r3, [r7, #24]
 8003440:	4313      	orrs	r3, r2
 8003442:	608b      	str	r3, [r1, #8]
 8003444:	e006      	b.n	8003454 <HAL_GPIO_Init+0x234>
        }
        else
        {
          CLEAR_BIT(EXTI->RTSR, iocurrent);
 8003446:	4b2a      	ldr	r3, [pc, #168]	@ (80034f0 <HAL_GPIO_Init+0x2d0>)
 8003448:	689a      	ldr	r2, [r3, #8]
 800344a:	69bb      	ldr	r3, [r7, #24]
 800344c:	43db      	mvns	r3, r3
 800344e:	4928      	ldr	r1, [pc, #160]	@ (80034f0 <HAL_GPIO_Init+0x2d0>)
 8003450:	4013      	ands	r3, r2
 8003452:	608b      	str	r3, [r1, #8]
        }

        /* Enable or disable the falling trigger */
        if ((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 8003454:	683b      	ldr	r3, [r7, #0]
 8003456:	685b      	ldr	r3, [r3, #4]
 8003458:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 800345c:	2b00      	cmp	r3, #0
 800345e:	d006      	beq.n	800346e <HAL_GPIO_Init+0x24e>
        {
          SET_BIT(EXTI->FTSR, iocurrent);
 8003460:	4b23      	ldr	r3, [pc, #140]	@ (80034f0 <HAL_GPIO_Init+0x2d0>)
 8003462:	68da      	ldr	r2, [r3, #12]
 8003464:	4922      	ldr	r1, [pc, #136]	@ (80034f0 <HAL_GPIO_Init+0x2d0>)
 8003466:	69bb      	ldr	r3, [r7, #24]
 8003468:	4313      	orrs	r3, r2
 800346a:	60cb      	str	r3, [r1, #12]
 800346c:	e006      	b.n	800347c <HAL_GPIO_Init+0x25c>
        }
        else
        {
          CLEAR_BIT(EXTI->FTSR, iocurrent);
 800346e:	4b20      	ldr	r3, [pc, #128]	@ (80034f0 <HAL_GPIO_Init+0x2d0>)
 8003470:	68da      	ldr	r2, [r3, #12]
 8003472:	69bb      	ldr	r3, [r7, #24]
 8003474:	43db      	mvns	r3, r3
 8003476:	491e      	ldr	r1, [pc, #120]	@ (80034f0 <HAL_GPIO_Init+0x2d0>)
 8003478:	4013      	ands	r3, r2
 800347a:	60cb      	str	r3, [r1, #12]
        }

        /* Configure the event mask */
        if ((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 800347c:	683b      	ldr	r3, [r7, #0]
 800347e:	685b      	ldr	r3, [r3, #4]
 8003480:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003484:	2b00      	cmp	r3, #0
 8003486:	d006      	beq.n	8003496 <HAL_GPIO_Init+0x276>
        {
          SET_BIT(EXTI->EMR, iocurrent);
 8003488:	4b19      	ldr	r3, [pc, #100]	@ (80034f0 <HAL_GPIO_Init+0x2d0>)
 800348a:	685a      	ldr	r2, [r3, #4]
 800348c:	4918      	ldr	r1, [pc, #96]	@ (80034f0 <HAL_GPIO_Init+0x2d0>)
 800348e:	69bb      	ldr	r3, [r7, #24]
 8003490:	4313      	orrs	r3, r2
 8003492:	604b      	str	r3, [r1, #4]
 8003494:	e006      	b.n	80034a4 <HAL_GPIO_Init+0x284>
        }
        else
        {
          CLEAR_BIT(EXTI->EMR, iocurrent);
 8003496:	4b16      	ldr	r3, [pc, #88]	@ (80034f0 <HAL_GPIO_Init+0x2d0>)
 8003498:	685a      	ldr	r2, [r3, #4]
 800349a:	69bb      	ldr	r3, [r7, #24]
 800349c:	43db      	mvns	r3, r3
 800349e:	4914      	ldr	r1, [pc, #80]	@ (80034f0 <HAL_GPIO_Init+0x2d0>)
 80034a0:	4013      	ands	r3, r2
 80034a2:	604b      	str	r3, [r1, #4]
        }

        /* Configure the interrupt mask */
        if ((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 80034a4:	683b      	ldr	r3, [r7, #0]
 80034a6:	685b      	ldr	r3, [r3, #4]
 80034a8:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 80034ac:	2b00      	cmp	r3, #0
 80034ae:	d021      	beq.n	80034f4 <HAL_GPIO_Init+0x2d4>
        {
          SET_BIT(EXTI->IMR, iocurrent);
 80034b0:	4b0f      	ldr	r3, [pc, #60]	@ (80034f0 <HAL_GPIO_Init+0x2d0>)
 80034b2:	681a      	ldr	r2, [r3, #0]
 80034b4:	490e      	ldr	r1, [pc, #56]	@ (80034f0 <HAL_GPIO_Init+0x2d0>)
 80034b6:	69bb      	ldr	r3, [r7, #24]
 80034b8:	4313      	orrs	r3, r2
 80034ba:	600b      	str	r3, [r1, #0]
 80034bc:	e021      	b.n	8003502 <HAL_GPIO_Init+0x2e2>
 80034be:	bf00      	nop
 80034c0:	10320000 	.word	0x10320000
 80034c4:	10310000 	.word	0x10310000
 80034c8:	10220000 	.word	0x10220000
 80034cc:	10210000 	.word	0x10210000
 80034d0:	10120000 	.word	0x10120000
 80034d4:	10110000 	.word	0x10110000
 80034d8:	40021000 	.word	0x40021000
 80034dc:	40010000 	.word	0x40010000
 80034e0:	40010800 	.word	0x40010800
 80034e4:	40010c00 	.word	0x40010c00
 80034e8:	40011000 	.word	0x40011000
 80034ec:	40011400 	.word	0x40011400
 80034f0:	40010400 	.word	0x40010400
        }
        else
        {
          CLEAR_BIT(EXTI->IMR, iocurrent);
 80034f4:	4b0b      	ldr	r3, [pc, #44]	@ (8003524 <HAL_GPIO_Init+0x304>)
 80034f6:	681a      	ldr	r2, [r3, #0]
 80034f8:	69bb      	ldr	r3, [r7, #24]
 80034fa:	43db      	mvns	r3, r3
 80034fc:	4909      	ldr	r1, [pc, #36]	@ (8003524 <HAL_GPIO_Init+0x304>)
 80034fe:	4013      	ands	r3, r2
 8003500:	600b      	str	r3, [r1, #0]
        }
      }
    }

	position++;
 8003502:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003504:	3301      	adds	r3, #1
 8003506:	627b      	str	r3, [r7, #36]	@ 0x24
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8003508:	683b      	ldr	r3, [r7, #0]
 800350a:	681a      	ldr	r2, [r3, #0]
 800350c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800350e:	fa22 f303 	lsr.w	r3, r2, r3
 8003512:	2b00      	cmp	r3, #0
 8003514:	f47f ae8e 	bne.w	8003234 <HAL_GPIO_Init+0x14>
  }
}
 8003518:	bf00      	nop
 800351a:	bf00      	nop
 800351c:	372c      	adds	r7, #44	@ 0x2c
 800351e:	46bd      	mov	sp, r7
 8003520:	bc80      	pop	{r7}
 8003522:	4770      	bx	lr
 8003524:	40010400 	.word	0x40010400

08003528 <HAL_GPIO_DeInit>:
  * @param  GPIO_Pin: specifies the port bit to be written.
  *         This parameter can be one of GPIO_PIN_x where x can be (0..15).
  * @retval None
  */
void HAL_GPIO_DeInit(GPIO_TypeDef  *GPIOx, uint32_t GPIO_Pin)
{
 8003528:	b480      	push	{r7}
 800352a:	b089      	sub	sp, #36	@ 0x24
 800352c:	af00      	add	r7, sp, #0
 800352e:	6078      	str	r0, [r7, #4]
 8003530:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 8003532:	2300      	movs	r3, #0
 8003534:	61fb      	str	r3, [r7, #28]
  /* Check the parameters */
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* Configure the port pins */
  while ((GPIO_Pin >> position) != 0u)
 8003536:	e09a      	b.n	800366e <HAL_GPIO_DeInit+0x146>
  {
    /* Get current io position */
    iocurrent = (GPIO_Pin) & (1uL << position);
 8003538:	2201      	movs	r2, #1
 800353a:	69fb      	ldr	r3, [r7, #28]
 800353c:	fa02 f303 	lsl.w	r3, r2, r3
 8003540:	683a      	ldr	r2, [r7, #0]
 8003542:	4013      	ands	r3, r2
 8003544:	61bb      	str	r3, [r7, #24]

    if (iocurrent)
 8003546:	69bb      	ldr	r3, [r7, #24]
 8003548:	2b00      	cmp	r3, #0
 800354a:	f000 808d 	beq.w	8003668 <HAL_GPIO_DeInit+0x140>
    {
      /*------------------------- EXTI Mode Configuration --------------------*/
      /* Clear the External Interrupt or Event for the current IO */

      tmp = AFIO->EXTICR[position >> 2u];
 800354e:	4a4e      	ldr	r2, [pc, #312]	@ (8003688 <HAL_GPIO_DeInit+0x160>)
 8003550:	69fb      	ldr	r3, [r7, #28]
 8003552:	089b      	lsrs	r3, r3, #2
 8003554:	3302      	adds	r3, #2
 8003556:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800355a:	617b      	str	r3, [r7, #20]
      tmp &= 0x0FuL << (4u * (position & 0x03u));
 800355c:	69fb      	ldr	r3, [r7, #28]
 800355e:	f003 0303 	and.w	r3, r3, #3
 8003562:	009b      	lsls	r3, r3, #2
 8003564:	220f      	movs	r2, #15
 8003566:	fa02 f303 	lsl.w	r3, r2, r3
 800356a:	697a      	ldr	r2, [r7, #20]
 800356c:	4013      	ands	r3, r2
 800356e:	617b      	str	r3, [r7, #20]
      if (tmp == (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u))))
 8003570:	687b      	ldr	r3, [r7, #4]
 8003572:	4a46      	ldr	r2, [pc, #280]	@ (800368c <HAL_GPIO_DeInit+0x164>)
 8003574:	4293      	cmp	r3, r2
 8003576:	d013      	beq.n	80035a0 <HAL_GPIO_DeInit+0x78>
 8003578:	687b      	ldr	r3, [r7, #4]
 800357a:	4a45      	ldr	r2, [pc, #276]	@ (8003690 <HAL_GPIO_DeInit+0x168>)
 800357c:	4293      	cmp	r3, r2
 800357e:	d00d      	beq.n	800359c <HAL_GPIO_DeInit+0x74>
 8003580:	687b      	ldr	r3, [r7, #4]
 8003582:	4a44      	ldr	r2, [pc, #272]	@ (8003694 <HAL_GPIO_DeInit+0x16c>)
 8003584:	4293      	cmp	r3, r2
 8003586:	d007      	beq.n	8003598 <HAL_GPIO_DeInit+0x70>
 8003588:	687b      	ldr	r3, [r7, #4]
 800358a:	4a43      	ldr	r2, [pc, #268]	@ (8003698 <HAL_GPIO_DeInit+0x170>)
 800358c:	4293      	cmp	r3, r2
 800358e:	d101      	bne.n	8003594 <HAL_GPIO_DeInit+0x6c>
 8003590:	2303      	movs	r3, #3
 8003592:	e006      	b.n	80035a2 <HAL_GPIO_DeInit+0x7a>
 8003594:	2304      	movs	r3, #4
 8003596:	e004      	b.n	80035a2 <HAL_GPIO_DeInit+0x7a>
 8003598:	2302      	movs	r3, #2
 800359a:	e002      	b.n	80035a2 <HAL_GPIO_DeInit+0x7a>
 800359c:	2301      	movs	r3, #1
 800359e:	e000      	b.n	80035a2 <HAL_GPIO_DeInit+0x7a>
 80035a0:	2300      	movs	r3, #0
 80035a2:	69fa      	ldr	r2, [r7, #28]
 80035a4:	f002 0203 	and.w	r2, r2, #3
 80035a8:	0092      	lsls	r2, r2, #2
 80035aa:	4093      	lsls	r3, r2
 80035ac:	697a      	ldr	r2, [r7, #20]
 80035ae:	429a      	cmp	r2, r3
 80035b0:	d132      	bne.n	8003618 <HAL_GPIO_DeInit+0xf0>
      {
        /* Clear EXTI line configuration */
        CLEAR_BIT(EXTI->IMR, (uint32_t)iocurrent);
 80035b2:	4b3a      	ldr	r3, [pc, #232]	@ (800369c <HAL_GPIO_DeInit+0x174>)
 80035b4:	681a      	ldr	r2, [r3, #0]
 80035b6:	69bb      	ldr	r3, [r7, #24]
 80035b8:	43db      	mvns	r3, r3
 80035ba:	4938      	ldr	r1, [pc, #224]	@ (800369c <HAL_GPIO_DeInit+0x174>)
 80035bc:	4013      	ands	r3, r2
 80035be:	600b      	str	r3, [r1, #0]
        CLEAR_BIT(EXTI->EMR, (uint32_t)iocurrent);
 80035c0:	4b36      	ldr	r3, [pc, #216]	@ (800369c <HAL_GPIO_DeInit+0x174>)
 80035c2:	685a      	ldr	r2, [r3, #4]
 80035c4:	69bb      	ldr	r3, [r7, #24]
 80035c6:	43db      	mvns	r3, r3
 80035c8:	4934      	ldr	r1, [pc, #208]	@ (800369c <HAL_GPIO_DeInit+0x174>)
 80035ca:	4013      	ands	r3, r2
 80035cc:	604b      	str	r3, [r1, #4]

        /* Clear Rising Falling edge configuration */
        CLEAR_BIT(EXTI->FTSR, (uint32_t)iocurrent);
 80035ce:	4b33      	ldr	r3, [pc, #204]	@ (800369c <HAL_GPIO_DeInit+0x174>)
 80035d0:	68da      	ldr	r2, [r3, #12]
 80035d2:	69bb      	ldr	r3, [r7, #24]
 80035d4:	43db      	mvns	r3, r3
 80035d6:	4931      	ldr	r1, [pc, #196]	@ (800369c <HAL_GPIO_DeInit+0x174>)
 80035d8:	4013      	ands	r3, r2
 80035da:	60cb      	str	r3, [r1, #12]
        CLEAR_BIT(EXTI->RTSR, (uint32_t)iocurrent);
 80035dc:	4b2f      	ldr	r3, [pc, #188]	@ (800369c <HAL_GPIO_DeInit+0x174>)
 80035de:	689a      	ldr	r2, [r3, #8]
 80035e0:	69bb      	ldr	r3, [r7, #24]
 80035e2:	43db      	mvns	r3, r3
 80035e4:	492d      	ldr	r1, [pc, #180]	@ (800369c <HAL_GPIO_DeInit+0x174>)
 80035e6:	4013      	ands	r3, r2
 80035e8:	608b      	str	r3, [r1, #8]
        
        tmp = 0x0FuL << (4u * (position & 0x03u));
 80035ea:	69fb      	ldr	r3, [r7, #28]
 80035ec:	f003 0303 	and.w	r3, r3, #3
 80035f0:	009b      	lsls	r3, r3, #2
 80035f2:	220f      	movs	r2, #15
 80035f4:	fa02 f303 	lsl.w	r3, r2, r3
 80035f8:	617b      	str	r3, [r7, #20]
        CLEAR_BIT(AFIO->EXTICR[position >> 2u], tmp);
 80035fa:	4a23      	ldr	r2, [pc, #140]	@ (8003688 <HAL_GPIO_DeInit+0x160>)
 80035fc:	69fb      	ldr	r3, [r7, #28]
 80035fe:	089b      	lsrs	r3, r3, #2
 8003600:	3302      	adds	r3, #2
 8003602:	f852 1023 	ldr.w	r1, [r2, r3, lsl #2]
 8003606:	697b      	ldr	r3, [r7, #20]
 8003608:	43da      	mvns	r2, r3
 800360a:	481f      	ldr	r0, [pc, #124]	@ (8003688 <HAL_GPIO_DeInit+0x160>)
 800360c:	69fb      	ldr	r3, [r7, #28]
 800360e:	089b      	lsrs	r3, r3, #2
 8003610:	400a      	ands	r2, r1
 8003612:	3302      	adds	r3, #2
 8003614:	f840 2023 	str.w	r2, [r0, r3, lsl #2]
      }
      /*------------------------- GPIO Mode Configuration --------------------*/
      /* Check if the current bit belongs to first half or last half of the pin count number
       in order to address CRH or CRL register */
      configregister = (iocurrent < GPIO_PIN_8) ? &GPIOx->CRL     : &GPIOx->CRH;
 8003618:	69bb      	ldr	r3, [r7, #24]
 800361a:	2bff      	cmp	r3, #255	@ 0xff
 800361c:	d801      	bhi.n	8003622 <HAL_GPIO_DeInit+0xfa>
 800361e:	687b      	ldr	r3, [r7, #4]
 8003620:	e001      	b.n	8003626 <HAL_GPIO_DeInit+0xfe>
 8003622:	687b      	ldr	r3, [r7, #4]
 8003624:	3304      	adds	r3, #4
 8003626:	613b      	str	r3, [r7, #16]
      registeroffset = (iocurrent < GPIO_PIN_8) ? (position << 2u) : ((position - 8u) << 2u);
 8003628:	69bb      	ldr	r3, [r7, #24]
 800362a:	2bff      	cmp	r3, #255	@ 0xff
 800362c:	d802      	bhi.n	8003634 <HAL_GPIO_DeInit+0x10c>
 800362e:	69fb      	ldr	r3, [r7, #28]
 8003630:	009b      	lsls	r3, r3, #2
 8003632:	e002      	b.n	800363a <HAL_GPIO_DeInit+0x112>
 8003634:	69fb      	ldr	r3, [r7, #28]
 8003636:	3b08      	subs	r3, #8
 8003638:	009b      	lsls	r3, r3, #2
 800363a:	60fb      	str	r3, [r7, #12]

      /* CRL/CRH default value is floating input(0x04) shifted to correct position */
      MODIFY_REG(*configregister, ((GPIO_CRL_MODE0 | GPIO_CRL_CNF0) << registeroffset), GPIO_CRL_CNF0_0 << registeroffset);
 800363c:	693b      	ldr	r3, [r7, #16]
 800363e:	681a      	ldr	r2, [r3, #0]
 8003640:	210f      	movs	r1, #15
 8003642:	68fb      	ldr	r3, [r7, #12]
 8003644:	fa01 f303 	lsl.w	r3, r1, r3
 8003648:	43db      	mvns	r3, r3
 800364a:	401a      	ands	r2, r3
 800364c:	2104      	movs	r1, #4
 800364e:	68fb      	ldr	r3, [r7, #12]
 8003650:	fa01 f303 	lsl.w	r3, r1, r3
 8003654:	431a      	orrs	r2, r3
 8003656:	693b      	ldr	r3, [r7, #16]
 8003658:	601a      	str	r2, [r3, #0]

      /* ODR default value is 0 */
      CLEAR_BIT(GPIOx->ODR, iocurrent);
 800365a:	687b      	ldr	r3, [r7, #4]
 800365c:	68da      	ldr	r2, [r3, #12]
 800365e:	69bb      	ldr	r3, [r7, #24]
 8003660:	43db      	mvns	r3, r3
 8003662:	401a      	ands	r2, r3
 8003664:	687b      	ldr	r3, [r7, #4]
 8003666:	60da      	str	r2, [r3, #12]
    }

    position++;
 8003668:	69fb      	ldr	r3, [r7, #28]
 800366a:	3301      	adds	r3, #1
 800366c:	61fb      	str	r3, [r7, #28]
  while ((GPIO_Pin >> position) != 0u)
 800366e:	683a      	ldr	r2, [r7, #0]
 8003670:	69fb      	ldr	r3, [r7, #28]
 8003672:	fa22 f303 	lsr.w	r3, r2, r3
 8003676:	2b00      	cmp	r3, #0
 8003678:	f47f af5e 	bne.w	8003538 <HAL_GPIO_DeInit+0x10>
  }
}
 800367c:	bf00      	nop
 800367e:	bf00      	nop
 8003680:	3724      	adds	r7, #36	@ 0x24
 8003682:	46bd      	mov	sp, r7
 8003684:	bc80      	pop	{r7}
 8003686:	4770      	bx	lr
 8003688:	40010000 	.word	0x40010000
 800368c:	40010800 	.word	0x40010800
 8003690:	40010c00 	.word	0x40010c00
 8003694:	40011000 	.word	0x40011000
 8003698:	40011400 	.word	0x40011400
 800369c:	40010400 	.word	0x40010400

080036a0 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 80036a0:	b580      	push	{r7, lr}
 80036a2:	b086      	sub	sp, #24
 80036a4:	af00      	add	r7, sp, #0
 80036a6:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 80036a8:	687b      	ldr	r3, [r7, #4]
 80036aa:	2b00      	cmp	r3, #0
 80036ac:	d101      	bne.n	80036b2 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 80036ae:	2301      	movs	r3, #1
 80036b0:	e272      	b.n	8003b98 <HAL_RCC_OscConfig+0x4f8>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 80036b2:	687b      	ldr	r3, [r7, #4]
 80036b4:	681b      	ldr	r3, [r3, #0]
 80036b6:	f003 0301 	and.w	r3, r3, #1
 80036ba:	2b00      	cmp	r3, #0
 80036bc:	f000 8087 	beq.w	80037ce <HAL_RCC_OscConfig+0x12e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 80036c0:	4b92      	ldr	r3, [pc, #584]	@ (800390c <HAL_RCC_OscConfig+0x26c>)
 80036c2:	685b      	ldr	r3, [r3, #4]
 80036c4:	f003 030c 	and.w	r3, r3, #12
 80036c8:	2b04      	cmp	r3, #4
 80036ca:	d00c      	beq.n	80036e6 <HAL_RCC_OscConfig+0x46>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 80036cc:	4b8f      	ldr	r3, [pc, #572]	@ (800390c <HAL_RCC_OscConfig+0x26c>)
 80036ce:	685b      	ldr	r3, [r3, #4]
 80036d0:	f003 030c 	and.w	r3, r3, #12
 80036d4:	2b08      	cmp	r3, #8
 80036d6:	d112      	bne.n	80036fe <HAL_RCC_OscConfig+0x5e>
 80036d8:	4b8c      	ldr	r3, [pc, #560]	@ (800390c <HAL_RCC_OscConfig+0x26c>)
 80036da:	685b      	ldr	r3, [r3, #4]
 80036dc:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 80036e0:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80036e4:	d10b      	bne.n	80036fe <HAL_RCC_OscConfig+0x5e>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80036e6:	4b89      	ldr	r3, [pc, #548]	@ (800390c <HAL_RCC_OscConfig+0x26c>)
 80036e8:	681b      	ldr	r3, [r3, #0]
 80036ea:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80036ee:	2b00      	cmp	r3, #0
 80036f0:	d06c      	beq.n	80037cc <HAL_RCC_OscConfig+0x12c>
 80036f2:	687b      	ldr	r3, [r7, #4]
 80036f4:	685b      	ldr	r3, [r3, #4]
 80036f6:	2b00      	cmp	r3, #0
 80036f8:	d168      	bne.n	80037cc <HAL_RCC_OscConfig+0x12c>
      {
        return HAL_ERROR;
 80036fa:	2301      	movs	r3, #1
 80036fc:	e24c      	b.n	8003b98 <HAL_RCC_OscConfig+0x4f8>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80036fe:	687b      	ldr	r3, [r7, #4]
 8003700:	685b      	ldr	r3, [r3, #4]
 8003702:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8003706:	d106      	bne.n	8003716 <HAL_RCC_OscConfig+0x76>
 8003708:	4b80      	ldr	r3, [pc, #512]	@ (800390c <HAL_RCC_OscConfig+0x26c>)
 800370a:	681b      	ldr	r3, [r3, #0]
 800370c:	4a7f      	ldr	r2, [pc, #508]	@ (800390c <HAL_RCC_OscConfig+0x26c>)
 800370e:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8003712:	6013      	str	r3, [r2, #0]
 8003714:	e02e      	b.n	8003774 <HAL_RCC_OscConfig+0xd4>
 8003716:	687b      	ldr	r3, [r7, #4]
 8003718:	685b      	ldr	r3, [r3, #4]
 800371a:	2b00      	cmp	r3, #0
 800371c:	d10c      	bne.n	8003738 <HAL_RCC_OscConfig+0x98>
 800371e:	4b7b      	ldr	r3, [pc, #492]	@ (800390c <HAL_RCC_OscConfig+0x26c>)
 8003720:	681b      	ldr	r3, [r3, #0]
 8003722:	4a7a      	ldr	r2, [pc, #488]	@ (800390c <HAL_RCC_OscConfig+0x26c>)
 8003724:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8003728:	6013      	str	r3, [r2, #0]
 800372a:	4b78      	ldr	r3, [pc, #480]	@ (800390c <HAL_RCC_OscConfig+0x26c>)
 800372c:	681b      	ldr	r3, [r3, #0]
 800372e:	4a77      	ldr	r2, [pc, #476]	@ (800390c <HAL_RCC_OscConfig+0x26c>)
 8003730:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8003734:	6013      	str	r3, [r2, #0]
 8003736:	e01d      	b.n	8003774 <HAL_RCC_OscConfig+0xd4>
 8003738:	687b      	ldr	r3, [r7, #4]
 800373a:	685b      	ldr	r3, [r3, #4]
 800373c:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8003740:	d10c      	bne.n	800375c <HAL_RCC_OscConfig+0xbc>
 8003742:	4b72      	ldr	r3, [pc, #456]	@ (800390c <HAL_RCC_OscConfig+0x26c>)
 8003744:	681b      	ldr	r3, [r3, #0]
 8003746:	4a71      	ldr	r2, [pc, #452]	@ (800390c <HAL_RCC_OscConfig+0x26c>)
 8003748:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 800374c:	6013      	str	r3, [r2, #0]
 800374e:	4b6f      	ldr	r3, [pc, #444]	@ (800390c <HAL_RCC_OscConfig+0x26c>)
 8003750:	681b      	ldr	r3, [r3, #0]
 8003752:	4a6e      	ldr	r2, [pc, #440]	@ (800390c <HAL_RCC_OscConfig+0x26c>)
 8003754:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8003758:	6013      	str	r3, [r2, #0]
 800375a:	e00b      	b.n	8003774 <HAL_RCC_OscConfig+0xd4>
 800375c:	4b6b      	ldr	r3, [pc, #428]	@ (800390c <HAL_RCC_OscConfig+0x26c>)
 800375e:	681b      	ldr	r3, [r3, #0]
 8003760:	4a6a      	ldr	r2, [pc, #424]	@ (800390c <HAL_RCC_OscConfig+0x26c>)
 8003762:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8003766:	6013      	str	r3, [r2, #0]
 8003768:	4b68      	ldr	r3, [pc, #416]	@ (800390c <HAL_RCC_OscConfig+0x26c>)
 800376a:	681b      	ldr	r3, [r3, #0]
 800376c:	4a67      	ldr	r2, [pc, #412]	@ (800390c <HAL_RCC_OscConfig+0x26c>)
 800376e:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8003772:	6013      	str	r3, [r2, #0]


      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8003774:	687b      	ldr	r3, [r7, #4]
 8003776:	685b      	ldr	r3, [r3, #4]
 8003778:	2b00      	cmp	r3, #0
 800377a:	d013      	beq.n	80037a4 <HAL_RCC_OscConfig+0x104>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800377c:	f7ff f8e4 	bl	8002948 <HAL_GetTick>
 8003780:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8003782:	e008      	b.n	8003796 <HAL_RCC_OscConfig+0xf6>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8003784:	f7ff f8e0 	bl	8002948 <HAL_GetTick>
 8003788:	4602      	mov	r2, r0
 800378a:	693b      	ldr	r3, [r7, #16]
 800378c:	1ad3      	subs	r3, r2, r3
 800378e:	2b64      	cmp	r3, #100	@ 0x64
 8003790:	d901      	bls.n	8003796 <HAL_RCC_OscConfig+0xf6>
          {
            return HAL_TIMEOUT;
 8003792:	2303      	movs	r3, #3
 8003794:	e200      	b.n	8003b98 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8003796:	4b5d      	ldr	r3, [pc, #372]	@ (800390c <HAL_RCC_OscConfig+0x26c>)
 8003798:	681b      	ldr	r3, [r3, #0]
 800379a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800379e:	2b00      	cmp	r3, #0
 80037a0:	d0f0      	beq.n	8003784 <HAL_RCC_OscConfig+0xe4>
 80037a2:	e014      	b.n	80037ce <HAL_RCC_OscConfig+0x12e>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80037a4:	f7ff f8d0 	bl	8002948 <HAL_GetTick>
 80037a8:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80037aa:	e008      	b.n	80037be <HAL_RCC_OscConfig+0x11e>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80037ac:	f7ff f8cc 	bl	8002948 <HAL_GetTick>
 80037b0:	4602      	mov	r2, r0
 80037b2:	693b      	ldr	r3, [r7, #16]
 80037b4:	1ad3      	subs	r3, r2, r3
 80037b6:	2b64      	cmp	r3, #100	@ 0x64
 80037b8:	d901      	bls.n	80037be <HAL_RCC_OscConfig+0x11e>
          {
            return HAL_TIMEOUT;
 80037ba:	2303      	movs	r3, #3
 80037bc:	e1ec      	b.n	8003b98 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80037be:	4b53      	ldr	r3, [pc, #332]	@ (800390c <HAL_RCC_OscConfig+0x26c>)
 80037c0:	681b      	ldr	r3, [r3, #0]
 80037c2:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80037c6:	2b00      	cmp	r3, #0
 80037c8:	d1f0      	bne.n	80037ac <HAL_RCC_OscConfig+0x10c>
 80037ca:	e000      	b.n	80037ce <HAL_RCC_OscConfig+0x12e>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80037cc:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 80037ce:	687b      	ldr	r3, [r7, #4]
 80037d0:	681b      	ldr	r3, [r3, #0]
 80037d2:	f003 0302 	and.w	r3, r3, #2
 80037d6:	2b00      	cmp	r3, #0
 80037d8:	d063      	beq.n	80038a2 <HAL_RCC_OscConfig+0x202>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 80037da:	4b4c      	ldr	r3, [pc, #304]	@ (800390c <HAL_RCC_OscConfig+0x26c>)
 80037dc:	685b      	ldr	r3, [r3, #4]
 80037de:	f003 030c 	and.w	r3, r3, #12
 80037e2:	2b00      	cmp	r3, #0
 80037e4:	d00b      	beq.n	80037fe <HAL_RCC_OscConfig+0x15e>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI_DIV2)))
 80037e6:	4b49      	ldr	r3, [pc, #292]	@ (800390c <HAL_RCC_OscConfig+0x26c>)
 80037e8:	685b      	ldr	r3, [r3, #4]
 80037ea:	f003 030c 	and.w	r3, r3, #12
 80037ee:	2b08      	cmp	r3, #8
 80037f0:	d11c      	bne.n	800382c <HAL_RCC_OscConfig+0x18c>
 80037f2:	4b46      	ldr	r3, [pc, #280]	@ (800390c <HAL_RCC_OscConfig+0x26c>)
 80037f4:	685b      	ldr	r3, [r3, #4]
 80037f6:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 80037fa:	2b00      	cmp	r3, #0
 80037fc:	d116      	bne.n	800382c <HAL_RCC_OscConfig+0x18c>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80037fe:	4b43      	ldr	r3, [pc, #268]	@ (800390c <HAL_RCC_OscConfig+0x26c>)
 8003800:	681b      	ldr	r3, [r3, #0]
 8003802:	f003 0302 	and.w	r3, r3, #2
 8003806:	2b00      	cmp	r3, #0
 8003808:	d005      	beq.n	8003816 <HAL_RCC_OscConfig+0x176>
 800380a:	687b      	ldr	r3, [r7, #4]
 800380c:	691b      	ldr	r3, [r3, #16]
 800380e:	2b01      	cmp	r3, #1
 8003810:	d001      	beq.n	8003816 <HAL_RCC_OscConfig+0x176>
      {
        return HAL_ERROR;
 8003812:	2301      	movs	r3, #1
 8003814:	e1c0      	b.n	8003b98 <HAL_RCC_OscConfig+0x4f8>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8003816:	4b3d      	ldr	r3, [pc, #244]	@ (800390c <HAL_RCC_OscConfig+0x26c>)
 8003818:	681b      	ldr	r3, [r3, #0]
 800381a:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 800381e:	687b      	ldr	r3, [r7, #4]
 8003820:	695b      	ldr	r3, [r3, #20]
 8003822:	00db      	lsls	r3, r3, #3
 8003824:	4939      	ldr	r1, [pc, #228]	@ (800390c <HAL_RCC_OscConfig+0x26c>)
 8003826:	4313      	orrs	r3, r2
 8003828:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800382a:	e03a      	b.n	80038a2 <HAL_RCC_OscConfig+0x202>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 800382c:	687b      	ldr	r3, [r7, #4]
 800382e:	691b      	ldr	r3, [r3, #16]
 8003830:	2b00      	cmp	r3, #0
 8003832:	d020      	beq.n	8003876 <HAL_RCC_OscConfig+0x1d6>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8003834:	4b36      	ldr	r3, [pc, #216]	@ (8003910 <HAL_RCC_OscConfig+0x270>)
 8003836:	2201      	movs	r2, #1
 8003838:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800383a:	f7ff f885 	bl	8002948 <HAL_GetTick>
 800383e:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8003840:	e008      	b.n	8003854 <HAL_RCC_OscConfig+0x1b4>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8003842:	f7ff f881 	bl	8002948 <HAL_GetTick>
 8003846:	4602      	mov	r2, r0
 8003848:	693b      	ldr	r3, [r7, #16]
 800384a:	1ad3      	subs	r3, r2, r3
 800384c:	2b02      	cmp	r3, #2
 800384e:	d901      	bls.n	8003854 <HAL_RCC_OscConfig+0x1b4>
          {
            return HAL_TIMEOUT;
 8003850:	2303      	movs	r3, #3
 8003852:	e1a1      	b.n	8003b98 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8003854:	4b2d      	ldr	r3, [pc, #180]	@ (800390c <HAL_RCC_OscConfig+0x26c>)
 8003856:	681b      	ldr	r3, [r3, #0]
 8003858:	f003 0302 	and.w	r3, r3, #2
 800385c:	2b00      	cmp	r3, #0
 800385e:	d0f0      	beq.n	8003842 <HAL_RCC_OscConfig+0x1a2>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8003860:	4b2a      	ldr	r3, [pc, #168]	@ (800390c <HAL_RCC_OscConfig+0x26c>)
 8003862:	681b      	ldr	r3, [r3, #0]
 8003864:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8003868:	687b      	ldr	r3, [r7, #4]
 800386a:	695b      	ldr	r3, [r3, #20]
 800386c:	00db      	lsls	r3, r3, #3
 800386e:	4927      	ldr	r1, [pc, #156]	@ (800390c <HAL_RCC_OscConfig+0x26c>)
 8003870:	4313      	orrs	r3, r2
 8003872:	600b      	str	r3, [r1, #0]
 8003874:	e015      	b.n	80038a2 <HAL_RCC_OscConfig+0x202>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8003876:	4b26      	ldr	r3, [pc, #152]	@ (8003910 <HAL_RCC_OscConfig+0x270>)
 8003878:	2200      	movs	r2, #0
 800387a:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800387c:	f7ff f864 	bl	8002948 <HAL_GetTick>
 8003880:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8003882:	e008      	b.n	8003896 <HAL_RCC_OscConfig+0x1f6>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8003884:	f7ff f860 	bl	8002948 <HAL_GetTick>
 8003888:	4602      	mov	r2, r0
 800388a:	693b      	ldr	r3, [r7, #16]
 800388c:	1ad3      	subs	r3, r2, r3
 800388e:	2b02      	cmp	r3, #2
 8003890:	d901      	bls.n	8003896 <HAL_RCC_OscConfig+0x1f6>
          {
            return HAL_TIMEOUT;
 8003892:	2303      	movs	r3, #3
 8003894:	e180      	b.n	8003b98 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8003896:	4b1d      	ldr	r3, [pc, #116]	@ (800390c <HAL_RCC_OscConfig+0x26c>)
 8003898:	681b      	ldr	r3, [r3, #0]
 800389a:	f003 0302 	and.w	r3, r3, #2
 800389e:	2b00      	cmp	r3, #0
 80038a0:	d1f0      	bne.n	8003884 <HAL_RCC_OscConfig+0x1e4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 80038a2:	687b      	ldr	r3, [r7, #4]
 80038a4:	681b      	ldr	r3, [r3, #0]
 80038a6:	f003 0308 	and.w	r3, r3, #8
 80038aa:	2b00      	cmp	r3, #0
 80038ac:	d03a      	beq.n	8003924 <HAL_RCC_OscConfig+0x284>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if (RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 80038ae:	687b      	ldr	r3, [r7, #4]
 80038b0:	699b      	ldr	r3, [r3, #24]
 80038b2:	2b00      	cmp	r3, #0
 80038b4:	d019      	beq.n	80038ea <HAL_RCC_OscConfig+0x24a>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 80038b6:	4b17      	ldr	r3, [pc, #92]	@ (8003914 <HAL_RCC_OscConfig+0x274>)
 80038b8:	2201      	movs	r2, #1
 80038ba:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80038bc:	f7ff f844 	bl	8002948 <HAL_GetTick>
 80038c0:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80038c2:	e008      	b.n	80038d6 <HAL_RCC_OscConfig+0x236>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80038c4:	f7ff f840 	bl	8002948 <HAL_GetTick>
 80038c8:	4602      	mov	r2, r0
 80038ca:	693b      	ldr	r3, [r7, #16]
 80038cc:	1ad3      	subs	r3, r2, r3
 80038ce:	2b02      	cmp	r3, #2
 80038d0:	d901      	bls.n	80038d6 <HAL_RCC_OscConfig+0x236>
        {
          return HAL_TIMEOUT;
 80038d2:	2303      	movs	r3, #3
 80038d4:	e160      	b.n	8003b98 <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80038d6:	4b0d      	ldr	r3, [pc, #52]	@ (800390c <HAL_RCC_OscConfig+0x26c>)
 80038d8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80038da:	f003 0302 	and.w	r3, r3, #2
 80038de:	2b00      	cmp	r3, #0
 80038e0:	d0f0      	beq.n	80038c4 <HAL_RCC_OscConfig+0x224>
        }
      }
      /*  To have a fully stabilized clock in the specified range, a software delay of 1ms
          should be added.*/
      RCC_Delay(1);
 80038e2:	2001      	movs	r0, #1
 80038e4:	f000 face 	bl	8003e84 <RCC_Delay>
 80038e8:	e01c      	b.n	8003924 <HAL_RCC_OscConfig+0x284>
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 80038ea:	4b0a      	ldr	r3, [pc, #40]	@ (8003914 <HAL_RCC_OscConfig+0x274>)
 80038ec:	2200      	movs	r2, #0
 80038ee:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80038f0:	f7ff f82a 	bl	8002948 <HAL_GetTick>
 80038f4:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80038f6:	e00f      	b.n	8003918 <HAL_RCC_OscConfig+0x278>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80038f8:	f7ff f826 	bl	8002948 <HAL_GetTick>
 80038fc:	4602      	mov	r2, r0
 80038fe:	693b      	ldr	r3, [r7, #16]
 8003900:	1ad3      	subs	r3, r2, r3
 8003902:	2b02      	cmp	r3, #2
 8003904:	d908      	bls.n	8003918 <HAL_RCC_OscConfig+0x278>
        {
          return HAL_TIMEOUT;
 8003906:	2303      	movs	r3, #3
 8003908:	e146      	b.n	8003b98 <HAL_RCC_OscConfig+0x4f8>
 800390a:	bf00      	nop
 800390c:	40021000 	.word	0x40021000
 8003910:	42420000 	.word	0x42420000
 8003914:	42420480 	.word	0x42420480
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8003918:	4b92      	ldr	r3, [pc, #584]	@ (8003b64 <HAL_RCC_OscConfig+0x4c4>)
 800391a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800391c:	f003 0302 	and.w	r3, r3, #2
 8003920:	2b00      	cmp	r3, #0
 8003922:	d1e9      	bne.n	80038f8 <HAL_RCC_OscConfig+0x258>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8003924:	687b      	ldr	r3, [r7, #4]
 8003926:	681b      	ldr	r3, [r3, #0]
 8003928:	f003 0304 	and.w	r3, r3, #4
 800392c:	2b00      	cmp	r3, #0
 800392e:	f000 80a6 	beq.w	8003a7e <HAL_RCC_OscConfig+0x3de>
  {
    FlagStatus       pwrclkchanged = RESET;
 8003932:	2300      	movs	r3, #0
 8003934:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8003936:	4b8b      	ldr	r3, [pc, #556]	@ (8003b64 <HAL_RCC_OscConfig+0x4c4>)
 8003938:	69db      	ldr	r3, [r3, #28]
 800393a:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800393e:	2b00      	cmp	r3, #0
 8003940:	d10d      	bne.n	800395e <HAL_RCC_OscConfig+0x2be>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8003942:	4b88      	ldr	r3, [pc, #544]	@ (8003b64 <HAL_RCC_OscConfig+0x4c4>)
 8003944:	69db      	ldr	r3, [r3, #28]
 8003946:	4a87      	ldr	r2, [pc, #540]	@ (8003b64 <HAL_RCC_OscConfig+0x4c4>)
 8003948:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800394c:	61d3      	str	r3, [r2, #28]
 800394e:	4b85      	ldr	r3, [pc, #532]	@ (8003b64 <HAL_RCC_OscConfig+0x4c4>)
 8003950:	69db      	ldr	r3, [r3, #28]
 8003952:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8003956:	60bb      	str	r3, [r7, #8]
 8003958:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 800395a:	2301      	movs	r3, #1
 800395c:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800395e:	4b82      	ldr	r3, [pc, #520]	@ (8003b68 <HAL_RCC_OscConfig+0x4c8>)
 8003960:	681b      	ldr	r3, [r3, #0]
 8003962:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003966:	2b00      	cmp	r3, #0
 8003968:	d118      	bne.n	800399c <HAL_RCC_OscConfig+0x2fc>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 800396a:	4b7f      	ldr	r3, [pc, #508]	@ (8003b68 <HAL_RCC_OscConfig+0x4c8>)
 800396c:	681b      	ldr	r3, [r3, #0]
 800396e:	4a7e      	ldr	r2, [pc, #504]	@ (8003b68 <HAL_RCC_OscConfig+0x4c8>)
 8003970:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8003974:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8003976:	f7fe ffe7 	bl	8002948 <HAL_GetTick>
 800397a:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800397c:	e008      	b.n	8003990 <HAL_RCC_OscConfig+0x2f0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800397e:	f7fe ffe3 	bl	8002948 <HAL_GetTick>
 8003982:	4602      	mov	r2, r0
 8003984:	693b      	ldr	r3, [r7, #16]
 8003986:	1ad3      	subs	r3, r2, r3
 8003988:	2b64      	cmp	r3, #100	@ 0x64
 800398a:	d901      	bls.n	8003990 <HAL_RCC_OscConfig+0x2f0>
        {
          return HAL_TIMEOUT;
 800398c:	2303      	movs	r3, #3
 800398e:	e103      	b.n	8003b98 <HAL_RCC_OscConfig+0x4f8>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003990:	4b75      	ldr	r3, [pc, #468]	@ (8003b68 <HAL_RCC_OscConfig+0x4c8>)
 8003992:	681b      	ldr	r3, [r3, #0]
 8003994:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003998:	2b00      	cmp	r3, #0
 800399a:	d0f0      	beq.n	800397e <HAL_RCC_OscConfig+0x2de>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 800399c:	687b      	ldr	r3, [r7, #4]
 800399e:	68db      	ldr	r3, [r3, #12]
 80039a0:	2b01      	cmp	r3, #1
 80039a2:	d106      	bne.n	80039b2 <HAL_RCC_OscConfig+0x312>
 80039a4:	4b6f      	ldr	r3, [pc, #444]	@ (8003b64 <HAL_RCC_OscConfig+0x4c4>)
 80039a6:	6a1b      	ldr	r3, [r3, #32]
 80039a8:	4a6e      	ldr	r2, [pc, #440]	@ (8003b64 <HAL_RCC_OscConfig+0x4c4>)
 80039aa:	f043 0301 	orr.w	r3, r3, #1
 80039ae:	6213      	str	r3, [r2, #32]
 80039b0:	e02d      	b.n	8003a0e <HAL_RCC_OscConfig+0x36e>
 80039b2:	687b      	ldr	r3, [r7, #4]
 80039b4:	68db      	ldr	r3, [r3, #12]
 80039b6:	2b00      	cmp	r3, #0
 80039b8:	d10c      	bne.n	80039d4 <HAL_RCC_OscConfig+0x334>
 80039ba:	4b6a      	ldr	r3, [pc, #424]	@ (8003b64 <HAL_RCC_OscConfig+0x4c4>)
 80039bc:	6a1b      	ldr	r3, [r3, #32]
 80039be:	4a69      	ldr	r2, [pc, #420]	@ (8003b64 <HAL_RCC_OscConfig+0x4c4>)
 80039c0:	f023 0301 	bic.w	r3, r3, #1
 80039c4:	6213      	str	r3, [r2, #32]
 80039c6:	4b67      	ldr	r3, [pc, #412]	@ (8003b64 <HAL_RCC_OscConfig+0x4c4>)
 80039c8:	6a1b      	ldr	r3, [r3, #32]
 80039ca:	4a66      	ldr	r2, [pc, #408]	@ (8003b64 <HAL_RCC_OscConfig+0x4c4>)
 80039cc:	f023 0304 	bic.w	r3, r3, #4
 80039d0:	6213      	str	r3, [r2, #32]
 80039d2:	e01c      	b.n	8003a0e <HAL_RCC_OscConfig+0x36e>
 80039d4:	687b      	ldr	r3, [r7, #4]
 80039d6:	68db      	ldr	r3, [r3, #12]
 80039d8:	2b05      	cmp	r3, #5
 80039da:	d10c      	bne.n	80039f6 <HAL_RCC_OscConfig+0x356>
 80039dc:	4b61      	ldr	r3, [pc, #388]	@ (8003b64 <HAL_RCC_OscConfig+0x4c4>)
 80039de:	6a1b      	ldr	r3, [r3, #32]
 80039e0:	4a60      	ldr	r2, [pc, #384]	@ (8003b64 <HAL_RCC_OscConfig+0x4c4>)
 80039e2:	f043 0304 	orr.w	r3, r3, #4
 80039e6:	6213      	str	r3, [r2, #32]
 80039e8:	4b5e      	ldr	r3, [pc, #376]	@ (8003b64 <HAL_RCC_OscConfig+0x4c4>)
 80039ea:	6a1b      	ldr	r3, [r3, #32]
 80039ec:	4a5d      	ldr	r2, [pc, #372]	@ (8003b64 <HAL_RCC_OscConfig+0x4c4>)
 80039ee:	f043 0301 	orr.w	r3, r3, #1
 80039f2:	6213      	str	r3, [r2, #32]
 80039f4:	e00b      	b.n	8003a0e <HAL_RCC_OscConfig+0x36e>
 80039f6:	4b5b      	ldr	r3, [pc, #364]	@ (8003b64 <HAL_RCC_OscConfig+0x4c4>)
 80039f8:	6a1b      	ldr	r3, [r3, #32]
 80039fa:	4a5a      	ldr	r2, [pc, #360]	@ (8003b64 <HAL_RCC_OscConfig+0x4c4>)
 80039fc:	f023 0301 	bic.w	r3, r3, #1
 8003a00:	6213      	str	r3, [r2, #32]
 8003a02:	4b58      	ldr	r3, [pc, #352]	@ (8003b64 <HAL_RCC_OscConfig+0x4c4>)
 8003a04:	6a1b      	ldr	r3, [r3, #32]
 8003a06:	4a57      	ldr	r2, [pc, #348]	@ (8003b64 <HAL_RCC_OscConfig+0x4c4>)
 8003a08:	f023 0304 	bic.w	r3, r3, #4
 8003a0c:	6213      	str	r3, [r2, #32]
    /* Check the LSE State */
    if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8003a0e:	687b      	ldr	r3, [r7, #4]
 8003a10:	68db      	ldr	r3, [r3, #12]
 8003a12:	2b00      	cmp	r3, #0
 8003a14:	d015      	beq.n	8003a42 <HAL_RCC_OscConfig+0x3a2>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8003a16:	f7fe ff97 	bl	8002948 <HAL_GetTick>
 8003a1a:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8003a1c:	e00a      	b.n	8003a34 <HAL_RCC_OscConfig+0x394>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8003a1e:	f7fe ff93 	bl	8002948 <HAL_GetTick>
 8003a22:	4602      	mov	r2, r0
 8003a24:	693b      	ldr	r3, [r7, #16]
 8003a26:	1ad3      	subs	r3, r2, r3
 8003a28:	f241 3288 	movw	r2, #5000	@ 0x1388
 8003a2c:	4293      	cmp	r3, r2
 8003a2e:	d901      	bls.n	8003a34 <HAL_RCC_OscConfig+0x394>
        {
          return HAL_TIMEOUT;
 8003a30:	2303      	movs	r3, #3
 8003a32:	e0b1      	b.n	8003b98 <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8003a34:	4b4b      	ldr	r3, [pc, #300]	@ (8003b64 <HAL_RCC_OscConfig+0x4c4>)
 8003a36:	6a1b      	ldr	r3, [r3, #32]
 8003a38:	f003 0302 	and.w	r3, r3, #2
 8003a3c:	2b00      	cmp	r3, #0
 8003a3e:	d0ee      	beq.n	8003a1e <HAL_RCC_OscConfig+0x37e>
 8003a40:	e014      	b.n	8003a6c <HAL_RCC_OscConfig+0x3cc>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8003a42:	f7fe ff81 	bl	8002948 <HAL_GetTick>
 8003a46:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8003a48:	e00a      	b.n	8003a60 <HAL_RCC_OscConfig+0x3c0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8003a4a:	f7fe ff7d 	bl	8002948 <HAL_GetTick>
 8003a4e:	4602      	mov	r2, r0
 8003a50:	693b      	ldr	r3, [r7, #16]
 8003a52:	1ad3      	subs	r3, r2, r3
 8003a54:	f241 3288 	movw	r2, #5000	@ 0x1388
 8003a58:	4293      	cmp	r3, r2
 8003a5a:	d901      	bls.n	8003a60 <HAL_RCC_OscConfig+0x3c0>
        {
          return HAL_TIMEOUT;
 8003a5c:	2303      	movs	r3, #3
 8003a5e:	e09b      	b.n	8003b98 <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8003a60:	4b40      	ldr	r3, [pc, #256]	@ (8003b64 <HAL_RCC_OscConfig+0x4c4>)
 8003a62:	6a1b      	ldr	r3, [r3, #32]
 8003a64:	f003 0302 	and.w	r3, r3, #2
 8003a68:	2b00      	cmp	r3, #0
 8003a6a:	d1ee      	bne.n	8003a4a <HAL_RCC_OscConfig+0x3aa>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if (pwrclkchanged == SET)
 8003a6c:	7dfb      	ldrb	r3, [r7, #23]
 8003a6e:	2b01      	cmp	r3, #1
 8003a70:	d105      	bne.n	8003a7e <HAL_RCC_OscConfig+0x3de>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8003a72:	4b3c      	ldr	r3, [pc, #240]	@ (8003b64 <HAL_RCC_OscConfig+0x4c4>)
 8003a74:	69db      	ldr	r3, [r3, #28]
 8003a76:	4a3b      	ldr	r2, [pc, #236]	@ (8003b64 <HAL_RCC_OscConfig+0x4c4>)
 8003a78:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8003a7c:	61d3      	str	r3, [r2, #28]

#endif /* RCC_CR_PLL2ON */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8003a7e:	687b      	ldr	r3, [r7, #4]
 8003a80:	69db      	ldr	r3, [r3, #28]
 8003a82:	2b00      	cmp	r3, #0
 8003a84:	f000 8087 	beq.w	8003b96 <HAL_RCC_OscConfig+0x4f6>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8003a88:	4b36      	ldr	r3, [pc, #216]	@ (8003b64 <HAL_RCC_OscConfig+0x4c4>)
 8003a8a:	685b      	ldr	r3, [r3, #4]
 8003a8c:	f003 030c 	and.w	r3, r3, #12
 8003a90:	2b08      	cmp	r3, #8
 8003a92:	d061      	beq.n	8003b58 <HAL_RCC_OscConfig+0x4b8>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8003a94:	687b      	ldr	r3, [r7, #4]
 8003a96:	69db      	ldr	r3, [r3, #28]
 8003a98:	2b02      	cmp	r3, #2
 8003a9a:	d146      	bne.n	8003b2a <HAL_RCC_OscConfig+0x48a>
        /* Check the parameters */
        assert_param(IS_RCC_PLLSOURCE(RCC_OscInitStruct->PLL.PLLSource));
        assert_param(IS_RCC_PLL_MUL(RCC_OscInitStruct->PLL.PLLMUL));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8003a9c:	4b33      	ldr	r3, [pc, #204]	@ (8003b6c <HAL_RCC_OscConfig+0x4cc>)
 8003a9e:	2200      	movs	r2, #0
 8003aa0:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003aa2:	f7fe ff51 	bl	8002948 <HAL_GetTick>
 8003aa6:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8003aa8:	e008      	b.n	8003abc <HAL_RCC_OscConfig+0x41c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8003aaa:	f7fe ff4d 	bl	8002948 <HAL_GetTick>
 8003aae:	4602      	mov	r2, r0
 8003ab0:	693b      	ldr	r3, [r7, #16]
 8003ab2:	1ad3      	subs	r3, r2, r3
 8003ab4:	2b02      	cmp	r3, #2
 8003ab6:	d901      	bls.n	8003abc <HAL_RCC_OscConfig+0x41c>
          {
            return HAL_TIMEOUT;
 8003ab8:	2303      	movs	r3, #3
 8003aba:	e06d      	b.n	8003b98 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8003abc:	4b29      	ldr	r3, [pc, #164]	@ (8003b64 <HAL_RCC_OscConfig+0x4c4>)
 8003abe:	681b      	ldr	r3, [r3, #0]
 8003ac0:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8003ac4:	2b00      	cmp	r3, #0
 8003ac6:	d1f0      	bne.n	8003aaa <HAL_RCC_OscConfig+0x40a>
          }
        }

        /* Configure the HSE prediv factor --------------------------------*/
        /* It can be written only when the PLL is disabled. Not used in PLL source is different than HSE */
        if (RCC_OscInitStruct->PLL.PLLSource == RCC_PLLSOURCE_HSE)
 8003ac8:	687b      	ldr	r3, [r7, #4]
 8003aca:	6a1b      	ldr	r3, [r3, #32]
 8003acc:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8003ad0:	d108      	bne.n	8003ae4 <HAL_RCC_OscConfig+0x444>
          /* Set PREDIV1 source */
          SET_BIT(RCC->CFGR2, RCC_OscInitStruct->Prediv1Source);
#endif /* RCC_CFGR2_PREDIV1SRC */

          /* Set PREDIV1 Value */
          __HAL_RCC_HSE_PREDIV_CONFIG(RCC_OscInitStruct->HSEPredivValue);
 8003ad2:	4b24      	ldr	r3, [pc, #144]	@ (8003b64 <HAL_RCC_OscConfig+0x4c4>)
 8003ad4:	685b      	ldr	r3, [r3, #4]
 8003ad6:	f423 3200 	bic.w	r2, r3, #131072	@ 0x20000
 8003ada:	687b      	ldr	r3, [r7, #4]
 8003adc:	689b      	ldr	r3, [r3, #8]
 8003ade:	4921      	ldr	r1, [pc, #132]	@ (8003b64 <HAL_RCC_OscConfig+0x4c4>)
 8003ae0:	4313      	orrs	r3, r2
 8003ae2:	604b      	str	r3, [r1, #4]
        }

        /* Configure the main PLL clock source and multiplication factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8003ae4:	4b1f      	ldr	r3, [pc, #124]	@ (8003b64 <HAL_RCC_OscConfig+0x4c4>)
 8003ae6:	685b      	ldr	r3, [r3, #4]
 8003ae8:	f423 1274 	bic.w	r2, r3, #3997696	@ 0x3d0000
 8003aec:	687b      	ldr	r3, [r7, #4]
 8003aee:	6a19      	ldr	r1, [r3, #32]
 8003af0:	687b      	ldr	r3, [r7, #4]
 8003af2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003af4:	430b      	orrs	r3, r1
 8003af6:	491b      	ldr	r1, [pc, #108]	@ (8003b64 <HAL_RCC_OscConfig+0x4c4>)
 8003af8:	4313      	orrs	r3, r2
 8003afa:	604b      	str	r3, [r1, #4]
                             RCC_OscInitStruct->PLL.PLLMUL);
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8003afc:	4b1b      	ldr	r3, [pc, #108]	@ (8003b6c <HAL_RCC_OscConfig+0x4cc>)
 8003afe:	2201      	movs	r2, #1
 8003b00:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003b02:	f7fe ff21 	bl	8002948 <HAL_GetTick>
 8003b06:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8003b08:	e008      	b.n	8003b1c <HAL_RCC_OscConfig+0x47c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8003b0a:	f7fe ff1d 	bl	8002948 <HAL_GetTick>
 8003b0e:	4602      	mov	r2, r0
 8003b10:	693b      	ldr	r3, [r7, #16]
 8003b12:	1ad3      	subs	r3, r2, r3
 8003b14:	2b02      	cmp	r3, #2
 8003b16:	d901      	bls.n	8003b1c <HAL_RCC_OscConfig+0x47c>
          {
            return HAL_TIMEOUT;
 8003b18:	2303      	movs	r3, #3
 8003b1a:	e03d      	b.n	8003b98 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8003b1c:	4b11      	ldr	r3, [pc, #68]	@ (8003b64 <HAL_RCC_OscConfig+0x4c4>)
 8003b1e:	681b      	ldr	r3, [r3, #0]
 8003b20:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8003b24:	2b00      	cmp	r3, #0
 8003b26:	d0f0      	beq.n	8003b0a <HAL_RCC_OscConfig+0x46a>
 8003b28:	e035      	b.n	8003b96 <HAL_RCC_OscConfig+0x4f6>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8003b2a:	4b10      	ldr	r3, [pc, #64]	@ (8003b6c <HAL_RCC_OscConfig+0x4cc>)
 8003b2c:	2200      	movs	r2, #0
 8003b2e:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003b30:	f7fe ff0a 	bl	8002948 <HAL_GetTick>
 8003b34:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8003b36:	e008      	b.n	8003b4a <HAL_RCC_OscConfig+0x4aa>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8003b38:	f7fe ff06 	bl	8002948 <HAL_GetTick>
 8003b3c:	4602      	mov	r2, r0
 8003b3e:	693b      	ldr	r3, [r7, #16]
 8003b40:	1ad3      	subs	r3, r2, r3
 8003b42:	2b02      	cmp	r3, #2
 8003b44:	d901      	bls.n	8003b4a <HAL_RCC_OscConfig+0x4aa>
          {
            return HAL_TIMEOUT;
 8003b46:	2303      	movs	r3, #3
 8003b48:	e026      	b.n	8003b98 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8003b4a:	4b06      	ldr	r3, [pc, #24]	@ (8003b64 <HAL_RCC_OscConfig+0x4c4>)
 8003b4c:	681b      	ldr	r3, [r3, #0]
 8003b4e:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8003b52:	2b00      	cmp	r3, #0
 8003b54:	d1f0      	bne.n	8003b38 <HAL_RCC_OscConfig+0x498>
 8003b56:	e01e      	b.n	8003b96 <HAL_RCC_OscConfig+0x4f6>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8003b58:	687b      	ldr	r3, [r7, #4]
 8003b5a:	69db      	ldr	r3, [r3, #28]
 8003b5c:	2b01      	cmp	r3, #1
 8003b5e:	d107      	bne.n	8003b70 <HAL_RCC_OscConfig+0x4d0>
      {
        return HAL_ERROR;
 8003b60:	2301      	movs	r3, #1
 8003b62:	e019      	b.n	8003b98 <HAL_RCC_OscConfig+0x4f8>
 8003b64:	40021000 	.word	0x40021000
 8003b68:	40007000 	.word	0x40007000
 8003b6c:	42420060 	.word	0x42420060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->CFGR;
 8003b70:	4b0b      	ldr	r3, [pc, #44]	@ (8003ba0 <HAL_RCC_OscConfig+0x500>)
 8003b72:	685b      	ldr	r3, [r3, #4]
 8003b74:	60fb      	str	r3, [r7, #12]
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8003b76:	68fb      	ldr	r3, [r7, #12]
 8003b78:	f403 3280 	and.w	r2, r3, #65536	@ 0x10000
 8003b7c:	687b      	ldr	r3, [r7, #4]
 8003b7e:	6a1b      	ldr	r3, [r3, #32]
 8003b80:	429a      	cmp	r2, r3
 8003b82:	d106      	bne.n	8003b92 <HAL_RCC_OscConfig+0x4f2>
            (READ_BIT(pll_config, RCC_CFGR_PLLMULL) != RCC_OscInitStruct->PLL.PLLMUL))
 8003b84:	68fb      	ldr	r3, [r7, #12]
 8003b86:	f403 1270 	and.w	r2, r3, #3932160	@ 0x3c0000
 8003b8a:	687b      	ldr	r3, [r7, #4]
 8003b8c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8003b8e:	429a      	cmp	r2, r3
 8003b90:	d001      	beq.n	8003b96 <HAL_RCC_OscConfig+0x4f6>
        {
          return HAL_ERROR;
 8003b92:	2301      	movs	r3, #1
 8003b94:	e000      	b.n	8003b98 <HAL_RCC_OscConfig+0x4f8>
        }
      }
    }
  }

  return HAL_OK;
 8003b96:	2300      	movs	r3, #0
}
 8003b98:	4618      	mov	r0, r3
 8003b9a:	3718      	adds	r7, #24
 8003b9c:	46bd      	mov	sp, r7
 8003b9e:	bd80      	pop	{r7, pc}
 8003ba0:	40021000 	.word	0x40021000

08003ba4 <HAL_RCC_ClockConfig>:
  *         You can use @ref HAL_RCC_GetClockConfig() function to know which clock is
  *         currently used as system clock source.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8003ba4:	b580      	push	{r7, lr}
 8003ba6:	b084      	sub	sp, #16
 8003ba8:	af00      	add	r7, sp, #0
 8003baa:	6078      	str	r0, [r7, #4]
 8003bac:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8003bae:	687b      	ldr	r3, [r7, #4]
 8003bb0:	2b00      	cmp	r3, #0
 8003bb2:	d101      	bne.n	8003bb8 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8003bb4:	2301      	movs	r3, #1
 8003bb6:	e0d0      	b.n	8003d5a <HAL_RCC_ClockConfig+0x1b6>
  must be correctly programmed according to the frequency of the CPU clock
    (HCLK) of the device. */

#if defined(FLASH_ACR_LATENCY)
  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8003bb8:	4b6a      	ldr	r3, [pc, #424]	@ (8003d64 <HAL_RCC_ClockConfig+0x1c0>)
 8003bba:	681b      	ldr	r3, [r3, #0]
 8003bbc:	f003 0307 	and.w	r3, r3, #7
 8003bc0:	683a      	ldr	r2, [r7, #0]
 8003bc2:	429a      	cmp	r2, r3
 8003bc4:	d910      	bls.n	8003be8 <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8003bc6:	4b67      	ldr	r3, [pc, #412]	@ (8003d64 <HAL_RCC_ClockConfig+0x1c0>)
 8003bc8:	681b      	ldr	r3, [r3, #0]
 8003bca:	f023 0207 	bic.w	r2, r3, #7
 8003bce:	4965      	ldr	r1, [pc, #404]	@ (8003d64 <HAL_RCC_ClockConfig+0x1c0>)
 8003bd0:	683b      	ldr	r3, [r7, #0]
 8003bd2:	4313      	orrs	r3, r2
 8003bd4:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8003bd6:	4b63      	ldr	r3, [pc, #396]	@ (8003d64 <HAL_RCC_ClockConfig+0x1c0>)
 8003bd8:	681b      	ldr	r3, [r3, #0]
 8003bda:	f003 0307 	and.w	r3, r3, #7
 8003bde:	683a      	ldr	r2, [r7, #0]
 8003be0:	429a      	cmp	r2, r3
 8003be2:	d001      	beq.n	8003be8 <HAL_RCC_ClockConfig+0x44>
  {
    return HAL_ERROR;
 8003be4:	2301      	movs	r3, #1
 8003be6:	e0b8      	b.n	8003d5a <HAL_RCC_ClockConfig+0x1b6>
  }
}

#endif /* FLASH_ACR_LATENCY */
/*-------------------------- HCLK Configuration --------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8003be8:	687b      	ldr	r3, [r7, #4]
 8003bea:	681b      	ldr	r3, [r3, #0]
 8003bec:	f003 0302 	and.w	r3, r3, #2
 8003bf0:	2b00      	cmp	r3, #0
 8003bf2:	d020      	beq.n	8003c36 <HAL_RCC_ClockConfig+0x92>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
    a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8003bf4:	687b      	ldr	r3, [r7, #4]
 8003bf6:	681b      	ldr	r3, [r3, #0]
 8003bf8:	f003 0304 	and.w	r3, r3, #4
 8003bfc:	2b00      	cmp	r3, #0
 8003bfe:	d005      	beq.n	8003c0c <HAL_RCC_ClockConfig+0x68>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8003c00:	4b59      	ldr	r3, [pc, #356]	@ (8003d68 <HAL_RCC_ClockConfig+0x1c4>)
 8003c02:	685b      	ldr	r3, [r3, #4]
 8003c04:	4a58      	ldr	r2, [pc, #352]	@ (8003d68 <HAL_RCC_ClockConfig+0x1c4>)
 8003c06:	f443 63e0 	orr.w	r3, r3, #1792	@ 0x700
 8003c0a:	6053      	str	r3, [r2, #4]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8003c0c:	687b      	ldr	r3, [r7, #4]
 8003c0e:	681b      	ldr	r3, [r3, #0]
 8003c10:	f003 0308 	and.w	r3, r3, #8
 8003c14:	2b00      	cmp	r3, #0
 8003c16:	d005      	beq.n	8003c24 <HAL_RCC_ClockConfig+0x80>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8003c18:	4b53      	ldr	r3, [pc, #332]	@ (8003d68 <HAL_RCC_ClockConfig+0x1c4>)
 8003c1a:	685b      	ldr	r3, [r3, #4]
 8003c1c:	4a52      	ldr	r2, [pc, #328]	@ (8003d68 <HAL_RCC_ClockConfig+0x1c4>)
 8003c1e:	f443 5360 	orr.w	r3, r3, #14336	@ 0x3800
 8003c22:	6053      	str	r3, [r2, #4]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8003c24:	4b50      	ldr	r3, [pc, #320]	@ (8003d68 <HAL_RCC_ClockConfig+0x1c4>)
 8003c26:	685b      	ldr	r3, [r3, #4]
 8003c28:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8003c2c:	687b      	ldr	r3, [r7, #4]
 8003c2e:	689b      	ldr	r3, [r3, #8]
 8003c30:	494d      	ldr	r1, [pc, #308]	@ (8003d68 <HAL_RCC_ClockConfig+0x1c4>)
 8003c32:	4313      	orrs	r3, r2
 8003c34:	604b      	str	r3, [r1, #4]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8003c36:	687b      	ldr	r3, [r7, #4]
 8003c38:	681b      	ldr	r3, [r3, #0]
 8003c3a:	f003 0301 	and.w	r3, r3, #1
 8003c3e:	2b00      	cmp	r3, #0
 8003c40:	d040      	beq.n	8003cc4 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8003c42:	687b      	ldr	r3, [r7, #4]
 8003c44:	685b      	ldr	r3, [r3, #4]
 8003c46:	2b01      	cmp	r3, #1
 8003c48:	d107      	bne.n	8003c5a <HAL_RCC_ClockConfig+0xb6>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8003c4a:	4b47      	ldr	r3, [pc, #284]	@ (8003d68 <HAL_RCC_ClockConfig+0x1c4>)
 8003c4c:	681b      	ldr	r3, [r3, #0]
 8003c4e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003c52:	2b00      	cmp	r3, #0
 8003c54:	d115      	bne.n	8003c82 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8003c56:	2301      	movs	r3, #1
 8003c58:	e07f      	b.n	8003d5a <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8003c5a:	687b      	ldr	r3, [r7, #4]
 8003c5c:	685b      	ldr	r3, [r3, #4]
 8003c5e:	2b02      	cmp	r3, #2
 8003c60:	d107      	bne.n	8003c72 <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8003c62:	4b41      	ldr	r3, [pc, #260]	@ (8003d68 <HAL_RCC_ClockConfig+0x1c4>)
 8003c64:	681b      	ldr	r3, [r3, #0]
 8003c66:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8003c6a:	2b00      	cmp	r3, #0
 8003c6c:	d109      	bne.n	8003c82 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8003c6e:	2301      	movs	r3, #1
 8003c70:	e073      	b.n	8003d5a <HAL_RCC_ClockConfig+0x1b6>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8003c72:	4b3d      	ldr	r3, [pc, #244]	@ (8003d68 <HAL_RCC_ClockConfig+0x1c4>)
 8003c74:	681b      	ldr	r3, [r3, #0]
 8003c76:	f003 0302 	and.w	r3, r3, #2
 8003c7a:	2b00      	cmp	r3, #0
 8003c7c:	d101      	bne.n	8003c82 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8003c7e:	2301      	movs	r3, #1
 8003c80:	e06b      	b.n	8003d5a <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8003c82:	4b39      	ldr	r3, [pc, #228]	@ (8003d68 <HAL_RCC_ClockConfig+0x1c4>)
 8003c84:	685b      	ldr	r3, [r3, #4]
 8003c86:	f023 0203 	bic.w	r2, r3, #3
 8003c8a:	687b      	ldr	r3, [r7, #4]
 8003c8c:	685b      	ldr	r3, [r3, #4]
 8003c8e:	4936      	ldr	r1, [pc, #216]	@ (8003d68 <HAL_RCC_ClockConfig+0x1c4>)
 8003c90:	4313      	orrs	r3, r2
 8003c92:	604b      	str	r3, [r1, #4]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8003c94:	f7fe fe58 	bl	8002948 <HAL_GetTick>
 8003c98:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8003c9a:	e00a      	b.n	8003cb2 <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8003c9c:	f7fe fe54 	bl	8002948 <HAL_GetTick>
 8003ca0:	4602      	mov	r2, r0
 8003ca2:	68fb      	ldr	r3, [r7, #12]
 8003ca4:	1ad3      	subs	r3, r2, r3
 8003ca6:	f241 3288 	movw	r2, #5000	@ 0x1388
 8003caa:	4293      	cmp	r3, r2
 8003cac:	d901      	bls.n	8003cb2 <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8003cae:	2303      	movs	r3, #3
 8003cb0:	e053      	b.n	8003d5a <HAL_RCC_ClockConfig+0x1b6>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8003cb2:	4b2d      	ldr	r3, [pc, #180]	@ (8003d68 <HAL_RCC_ClockConfig+0x1c4>)
 8003cb4:	685b      	ldr	r3, [r3, #4]
 8003cb6:	f003 020c 	and.w	r2, r3, #12
 8003cba:	687b      	ldr	r3, [r7, #4]
 8003cbc:	685b      	ldr	r3, [r3, #4]
 8003cbe:	009b      	lsls	r3, r3, #2
 8003cc0:	429a      	cmp	r2, r3
 8003cc2:	d1eb      	bne.n	8003c9c <HAL_RCC_ClockConfig+0xf8>
    }
  }

#if defined(FLASH_ACR_LATENCY)
  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8003cc4:	4b27      	ldr	r3, [pc, #156]	@ (8003d64 <HAL_RCC_ClockConfig+0x1c0>)
 8003cc6:	681b      	ldr	r3, [r3, #0]
 8003cc8:	f003 0307 	and.w	r3, r3, #7
 8003ccc:	683a      	ldr	r2, [r7, #0]
 8003cce:	429a      	cmp	r2, r3
 8003cd0:	d210      	bcs.n	8003cf4 <HAL_RCC_ClockConfig+0x150>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8003cd2:	4b24      	ldr	r3, [pc, #144]	@ (8003d64 <HAL_RCC_ClockConfig+0x1c0>)
 8003cd4:	681b      	ldr	r3, [r3, #0]
 8003cd6:	f023 0207 	bic.w	r2, r3, #7
 8003cda:	4922      	ldr	r1, [pc, #136]	@ (8003d64 <HAL_RCC_ClockConfig+0x1c0>)
 8003cdc:	683b      	ldr	r3, [r7, #0]
 8003cde:	4313      	orrs	r3, r2
 8003ce0:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8003ce2:	4b20      	ldr	r3, [pc, #128]	@ (8003d64 <HAL_RCC_ClockConfig+0x1c0>)
 8003ce4:	681b      	ldr	r3, [r3, #0]
 8003ce6:	f003 0307 	and.w	r3, r3, #7
 8003cea:	683a      	ldr	r2, [r7, #0]
 8003cec:	429a      	cmp	r2, r3
 8003cee:	d001      	beq.n	8003cf4 <HAL_RCC_ClockConfig+0x150>
  {
    return HAL_ERROR;
 8003cf0:	2301      	movs	r3, #1
 8003cf2:	e032      	b.n	8003d5a <HAL_RCC_ClockConfig+0x1b6>
  }
}
#endif /* FLASH_ACR_LATENCY */

/*-------------------------- PCLK1 Configuration ---------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8003cf4:	687b      	ldr	r3, [r7, #4]
 8003cf6:	681b      	ldr	r3, [r3, #0]
 8003cf8:	f003 0304 	and.w	r3, r3, #4
 8003cfc:	2b00      	cmp	r3, #0
 8003cfe:	d008      	beq.n	8003d12 <HAL_RCC_ClockConfig+0x16e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8003d00:	4b19      	ldr	r3, [pc, #100]	@ (8003d68 <HAL_RCC_ClockConfig+0x1c4>)
 8003d02:	685b      	ldr	r3, [r3, #4]
 8003d04:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 8003d08:	687b      	ldr	r3, [r7, #4]
 8003d0a:	68db      	ldr	r3, [r3, #12]
 8003d0c:	4916      	ldr	r1, [pc, #88]	@ (8003d68 <HAL_RCC_ClockConfig+0x1c4>)
 8003d0e:	4313      	orrs	r3, r2
 8003d10:	604b      	str	r3, [r1, #4]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8003d12:	687b      	ldr	r3, [r7, #4]
 8003d14:	681b      	ldr	r3, [r3, #0]
 8003d16:	f003 0308 	and.w	r3, r3, #8
 8003d1a:	2b00      	cmp	r3, #0
 8003d1c:	d009      	beq.n	8003d32 <HAL_RCC_ClockConfig+0x18e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 8003d1e:	4b12      	ldr	r3, [pc, #72]	@ (8003d68 <HAL_RCC_ClockConfig+0x1c4>)
 8003d20:	685b      	ldr	r3, [r3, #4]
 8003d22:	f423 5260 	bic.w	r2, r3, #14336	@ 0x3800
 8003d26:	687b      	ldr	r3, [r7, #4]
 8003d28:	691b      	ldr	r3, [r3, #16]
 8003d2a:	00db      	lsls	r3, r3, #3
 8003d2c:	490e      	ldr	r1, [pc, #56]	@ (8003d68 <HAL_RCC_ClockConfig+0x1c4>)
 8003d2e:	4313      	orrs	r3, r2
 8003d30:	604b      	str	r3, [r1, #4]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 8003d32:	f000 f821 	bl	8003d78 <HAL_RCC_GetSysClockFreq>
 8003d36:	4602      	mov	r2, r0
 8003d38:	4b0b      	ldr	r3, [pc, #44]	@ (8003d68 <HAL_RCC_ClockConfig+0x1c4>)
 8003d3a:	685b      	ldr	r3, [r3, #4]
 8003d3c:	091b      	lsrs	r3, r3, #4
 8003d3e:	f003 030f 	and.w	r3, r3, #15
 8003d42:	490a      	ldr	r1, [pc, #40]	@ (8003d6c <HAL_RCC_ClockConfig+0x1c8>)
 8003d44:	5ccb      	ldrb	r3, [r1, r3]
 8003d46:	fa22 f303 	lsr.w	r3, r2, r3
 8003d4a:	4a09      	ldr	r2, [pc, #36]	@ (8003d70 <HAL_RCC_ClockConfig+0x1cc>)
 8003d4c:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick(uwTickPrio);
 8003d4e:	4b09      	ldr	r3, [pc, #36]	@ (8003d74 <HAL_RCC_ClockConfig+0x1d0>)
 8003d50:	681b      	ldr	r3, [r3, #0]
 8003d52:	4618      	mov	r0, r3
 8003d54:	f7fe fdb6 	bl	80028c4 <HAL_InitTick>

  return HAL_OK;
 8003d58:	2300      	movs	r3, #0
}
 8003d5a:	4618      	mov	r0, r3
 8003d5c:	3710      	adds	r7, #16
 8003d5e:	46bd      	mov	sp, r7
 8003d60:	bd80      	pop	{r7, pc}
 8003d62:	bf00      	nop
 8003d64:	40022000 	.word	0x40022000
 8003d68:	40021000 	.word	0x40021000
 8003d6c:	08008444 	.word	0x08008444
 8003d70:	20000000 	.word	0x20000000
 8003d74:	20000008 	.word	0x20000008

08003d78 <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8003d78:	b480      	push	{r7}
 8003d7a:	b087      	sub	sp, #28
 8003d7c:	af00      	add	r7, sp, #0
#else
  static const uint8_t aPredivFactorTable[2U] = {1, 2};
#endif /*RCC_CFGR2_PREDIV1*/

#endif
  uint32_t tmpreg = 0U, prediv = 0U, pllclk = 0U, pllmul = 0U;
 8003d7e:	2300      	movs	r3, #0
 8003d80:	60fb      	str	r3, [r7, #12]
 8003d82:	2300      	movs	r3, #0
 8003d84:	60bb      	str	r3, [r7, #8]
 8003d86:	2300      	movs	r3, #0
 8003d88:	617b      	str	r3, [r7, #20]
 8003d8a:	2300      	movs	r3, #0
 8003d8c:	607b      	str	r3, [r7, #4]
  uint32_t sysclockfreq = 0U;
 8003d8e:	2300      	movs	r3, #0
 8003d90:	613b      	str	r3, [r7, #16]
#if defined(RCC_CFGR2_PREDIV1SRC)
  uint32_t prediv2 = 0U, pll2mul = 0U;
#endif /*RCC_CFGR2_PREDIV1SRC*/

  tmpreg = RCC->CFGR;
 8003d92:	4b1e      	ldr	r3, [pc, #120]	@ (8003e0c <HAL_RCC_GetSysClockFreq+0x94>)
 8003d94:	685b      	ldr	r3, [r3, #4]
 8003d96:	60fb      	str	r3, [r7, #12]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 8003d98:	68fb      	ldr	r3, [r7, #12]
 8003d9a:	f003 030c 	and.w	r3, r3, #12
 8003d9e:	2b04      	cmp	r3, #4
 8003da0:	d002      	beq.n	8003da8 <HAL_RCC_GetSysClockFreq+0x30>
 8003da2:	2b08      	cmp	r3, #8
 8003da4:	d003      	beq.n	8003dae <HAL_RCC_GetSysClockFreq+0x36>
 8003da6:	e027      	b.n	8003df8 <HAL_RCC_GetSysClockFreq+0x80>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 8003da8:	4b19      	ldr	r3, [pc, #100]	@ (8003e10 <HAL_RCC_GetSysClockFreq+0x98>)
 8003daa:	613b      	str	r3, [r7, #16]
      break;
 8003dac:	e027      	b.n	8003dfe <HAL_RCC_GetSysClockFreq+0x86>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMULL) >> RCC_CFGR_PLLMULL_Pos];
 8003dae:	68fb      	ldr	r3, [r7, #12]
 8003db0:	0c9b      	lsrs	r3, r3, #18
 8003db2:	f003 030f 	and.w	r3, r3, #15
 8003db6:	4a17      	ldr	r2, [pc, #92]	@ (8003e14 <HAL_RCC_GetSysClockFreq+0x9c>)
 8003db8:	5cd3      	ldrb	r3, [r2, r3]
 8003dba:	607b      	str	r3, [r7, #4]
      if ((tmpreg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
 8003dbc:	68fb      	ldr	r3, [r7, #12]
 8003dbe:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8003dc2:	2b00      	cmp	r3, #0
 8003dc4:	d010      	beq.n	8003de8 <HAL_RCC_GetSysClockFreq+0x70>
      {
#if defined(RCC_CFGR2_PREDIV1)
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV1) >> RCC_CFGR2_PREDIV1_Pos];
#else
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR & RCC_CFGR_PLLXTPRE) >> RCC_CFGR_PLLXTPRE_Pos];
 8003dc6:	4b11      	ldr	r3, [pc, #68]	@ (8003e0c <HAL_RCC_GetSysClockFreq+0x94>)
 8003dc8:	685b      	ldr	r3, [r3, #4]
 8003dca:	0c5b      	lsrs	r3, r3, #17
 8003dcc:	f003 0301 	and.w	r3, r3, #1
 8003dd0:	4a11      	ldr	r2, [pc, #68]	@ (8003e18 <HAL_RCC_GetSysClockFreq+0xa0>)
 8003dd2:	5cd3      	ldrb	r3, [r2, r3]
 8003dd4:	60bb      	str	r3, [r7, #8]
        {
          pllclk = pllclk / 2;
        }
#else
        /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV1 * PLLMUL */
        pllclk = (uint32_t)((HSE_VALUE  * pllmul) / prediv);
 8003dd6:	687b      	ldr	r3, [r7, #4]
 8003dd8:	4a0d      	ldr	r2, [pc, #52]	@ (8003e10 <HAL_RCC_GetSysClockFreq+0x98>)
 8003dda:	fb03 f202 	mul.w	r2, r3, r2
 8003dde:	68bb      	ldr	r3, [r7, #8]
 8003de0:	fbb2 f3f3 	udiv	r3, r2, r3
 8003de4:	617b      	str	r3, [r7, #20]
 8003de6:	e004      	b.n	8003df2 <HAL_RCC_GetSysClockFreq+0x7a>
#endif /*RCC_CFGR2_PREDIV1SRC*/
      }
      else
      {
        /* HSI used as PLL clock source : PLLCLK = HSI/2 * PLLMUL */
        pllclk = (uint32_t)((HSI_VALUE >> 1) * pllmul);
 8003de8:	687b      	ldr	r3, [r7, #4]
 8003dea:	4a0c      	ldr	r2, [pc, #48]	@ (8003e1c <HAL_RCC_GetSysClockFreq+0xa4>)
 8003dec:	fb02 f303 	mul.w	r3, r2, r3
 8003df0:	617b      	str	r3, [r7, #20]
      }
      sysclockfreq = pllclk;
 8003df2:	697b      	ldr	r3, [r7, #20]
 8003df4:	613b      	str	r3, [r7, #16]
      break;
 8003df6:	e002      	b.n	8003dfe <HAL_RCC_GetSysClockFreq+0x86>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    default: /* HSI used as system clock */
    {
      sysclockfreq = HSI_VALUE;
 8003df8:	4b05      	ldr	r3, [pc, #20]	@ (8003e10 <HAL_RCC_GetSysClockFreq+0x98>)
 8003dfa:	613b      	str	r3, [r7, #16]
      break;
 8003dfc:	bf00      	nop
    }
  }
  return sysclockfreq;
 8003dfe:	693b      	ldr	r3, [r7, #16]
}
 8003e00:	4618      	mov	r0, r3
 8003e02:	371c      	adds	r7, #28
 8003e04:	46bd      	mov	sp, r7
 8003e06:	bc80      	pop	{r7}
 8003e08:	4770      	bx	lr
 8003e0a:	bf00      	nop
 8003e0c:	40021000 	.word	0x40021000
 8003e10:	007a1200 	.word	0x007a1200
 8003e14:	0800845c 	.word	0x0800845c
 8003e18:	0800846c 	.word	0x0800846c
 8003e1c:	003d0900 	.word	0x003d0900

08003e20 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8003e20:	b480      	push	{r7}
 8003e22:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8003e24:	4b02      	ldr	r3, [pc, #8]	@ (8003e30 <HAL_RCC_GetHCLKFreq+0x10>)
 8003e26:	681b      	ldr	r3, [r3, #0]
}
 8003e28:	4618      	mov	r0, r3
 8003e2a:	46bd      	mov	sp, r7
 8003e2c:	bc80      	pop	{r7}
 8003e2e:	4770      	bx	lr
 8003e30:	20000000 	.word	0x20000000

08003e34 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8003e34:	b580      	push	{r7, lr}
 8003e36:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 8003e38:	f7ff fff2 	bl	8003e20 <HAL_RCC_GetHCLKFreq>
 8003e3c:	4602      	mov	r2, r0
 8003e3e:	4b05      	ldr	r3, [pc, #20]	@ (8003e54 <HAL_RCC_GetPCLK1Freq+0x20>)
 8003e40:	685b      	ldr	r3, [r3, #4]
 8003e42:	0a1b      	lsrs	r3, r3, #8
 8003e44:	f003 0307 	and.w	r3, r3, #7
 8003e48:	4903      	ldr	r1, [pc, #12]	@ (8003e58 <HAL_RCC_GetPCLK1Freq+0x24>)
 8003e4a:	5ccb      	ldrb	r3, [r1, r3]
 8003e4c:	fa22 f303 	lsr.w	r3, r2, r3
}
 8003e50:	4618      	mov	r0, r3
 8003e52:	bd80      	pop	{r7, pc}
 8003e54:	40021000 	.word	0x40021000
 8003e58:	08008454 	.word	0x08008454

08003e5c <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8003e5c:	b580      	push	{r7, lr}
 8003e5e:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 8003e60:	f7ff ffde 	bl	8003e20 <HAL_RCC_GetHCLKFreq>
 8003e64:	4602      	mov	r2, r0
 8003e66:	4b05      	ldr	r3, [pc, #20]	@ (8003e7c <HAL_RCC_GetPCLK2Freq+0x20>)
 8003e68:	685b      	ldr	r3, [r3, #4]
 8003e6a:	0adb      	lsrs	r3, r3, #11
 8003e6c:	f003 0307 	and.w	r3, r3, #7
 8003e70:	4903      	ldr	r1, [pc, #12]	@ (8003e80 <HAL_RCC_GetPCLK2Freq+0x24>)
 8003e72:	5ccb      	ldrb	r3, [r1, r3]
 8003e74:	fa22 f303 	lsr.w	r3, r2, r3
}
 8003e78:	4618      	mov	r0, r3
 8003e7a:	bd80      	pop	{r7, pc}
 8003e7c:	40021000 	.word	0x40021000
 8003e80:	08008454 	.word	0x08008454

08003e84 <RCC_Delay>:
  * @brief  This function provides delay (in milliseconds) based on CPU cycles method.
  * @param  mdelay: specifies the delay time length, in milliseconds.
  * @retval None
  */
static void RCC_Delay(uint32_t mdelay)
{
 8003e84:	b480      	push	{r7}
 8003e86:	b085      	sub	sp, #20
 8003e88:	af00      	add	r7, sp, #0
 8003e8a:	6078      	str	r0, [r7, #4]
  __IO uint32_t Delay = mdelay * (SystemCoreClock / 8U / 1000U);
 8003e8c:	4b0a      	ldr	r3, [pc, #40]	@ (8003eb8 <RCC_Delay+0x34>)
 8003e8e:	681b      	ldr	r3, [r3, #0]
 8003e90:	4a0a      	ldr	r2, [pc, #40]	@ (8003ebc <RCC_Delay+0x38>)
 8003e92:	fba2 2303 	umull	r2, r3, r2, r3
 8003e96:	0a5b      	lsrs	r3, r3, #9
 8003e98:	687a      	ldr	r2, [r7, #4]
 8003e9a:	fb02 f303 	mul.w	r3, r2, r3
 8003e9e:	60fb      	str	r3, [r7, #12]
  do
  {
    __NOP();
 8003ea0:	bf00      	nop
  }
  while (Delay --);
 8003ea2:	68fb      	ldr	r3, [r7, #12]
 8003ea4:	1e5a      	subs	r2, r3, #1
 8003ea6:	60fa      	str	r2, [r7, #12]
 8003ea8:	2b00      	cmp	r3, #0
 8003eaa:	d1f9      	bne.n	8003ea0 <RCC_Delay+0x1c>
}
 8003eac:	bf00      	nop
 8003eae:	bf00      	nop
 8003eb0:	3714      	adds	r7, #20
 8003eb2:	46bd      	mov	sp, r7
 8003eb4:	bc80      	pop	{r7}
 8003eb6:	4770      	bx	lr
 8003eb8:	20000000 	.word	0x20000000
 8003ebc:	10624dd3 	.word	0x10624dd3

08003ec0 <HAL_RCCEx_PeriphCLKConfig>:
  *         manually disable it.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8003ec0:	b580      	push	{r7, lr}
 8003ec2:	b086      	sub	sp, #24
 8003ec4:	af00      	add	r7, sp, #0
 8003ec6:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U, temp_reg = 0U;
 8003ec8:	2300      	movs	r3, #0
 8003eca:	613b      	str	r3, [r7, #16]
 8003ecc:	2300      	movs	r3, #0
 8003ece:	60fb      	str	r3, [r7, #12]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*------------------------------- RTC/LCD Configuration ------------------------*/
  if ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC))
 8003ed0:	687b      	ldr	r3, [r7, #4]
 8003ed2:	681b      	ldr	r3, [r3, #0]
 8003ed4:	f003 0301 	and.w	r3, r3, #1
 8003ed8:	2b00      	cmp	r3, #0
 8003eda:	d07d      	beq.n	8003fd8 <HAL_RCCEx_PeriphCLKConfig+0x118>
  {
    FlagStatus pwrclkchanged = RESET;
 8003edc:	2300      	movs	r3, #0
 8003ede:	75fb      	strb	r3, [r7, #23]
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* As soon as function is called to change RTC clock source, activation of the
       power domain is done. */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8003ee0:	4b4f      	ldr	r3, [pc, #316]	@ (8004020 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8003ee2:	69db      	ldr	r3, [r3, #28]
 8003ee4:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8003ee8:	2b00      	cmp	r3, #0
 8003eea:	d10d      	bne.n	8003f08 <HAL_RCCEx_PeriphCLKConfig+0x48>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8003eec:	4b4c      	ldr	r3, [pc, #304]	@ (8004020 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8003eee:	69db      	ldr	r3, [r3, #28]
 8003ef0:	4a4b      	ldr	r2, [pc, #300]	@ (8004020 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8003ef2:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8003ef6:	61d3      	str	r3, [r2, #28]
 8003ef8:	4b49      	ldr	r3, [pc, #292]	@ (8004020 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8003efa:	69db      	ldr	r3, [r3, #28]
 8003efc:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8003f00:	60bb      	str	r3, [r7, #8]
 8003f02:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8003f04:	2301      	movs	r3, #1
 8003f06:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003f08:	4b46      	ldr	r3, [pc, #280]	@ (8004024 <HAL_RCCEx_PeriphCLKConfig+0x164>)
 8003f0a:	681b      	ldr	r3, [r3, #0]
 8003f0c:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003f10:	2b00      	cmp	r3, #0
 8003f12:	d118      	bne.n	8003f46 <HAL_RCCEx_PeriphCLKConfig+0x86>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8003f14:	4b43      	ldr	r3, [pc, #268]	@ (8004024 <HAL_RCCEx_PeriphCLKConfig+0x164>)
 8003f16:	681b      	ldr	r3, [r3, #0]
 8003f18:	4a42      	ldr	r2, [pc, #264]	@ (8004024 <HAL_RCCEx_PeriphCLKConfig+0x164>)
 8003f1a:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8003f1e:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8003f20:	f7fe fd12 	bl	8002948 <HAL_GetTick>
 8003f24:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003f26:	e008      	b.n	8003f3a <HAL_RCCEx_PeriphCLKConfig+0x7a>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8003f28:	f7fe fd0e 	bl	8002948 <HAL_GetTick>
 8003f2c:	4602      	mov	r2, r0
 8003f2e:	693b      	ldr	r3, [r7, #16]
 8003f30:	1ad3      	subs	r3, r2, r3
 8003f32:	2b64      	cmp	r3, #100	@ 0x64
 8003f34:	d901      	bls.n	8003f3a <HAL_RCCEx_PeriphCLKConfig+0x7a>
        {
          return HAL_TIMEOUT;
 8003f36:	2303      	movs	r3, #3
 8003f38:	e06d      	b.n	8004016 <HAL_RCCEx_PeriphCLKConfig+0x156>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003f3a:	4b3a      	ldr	r3, [pc, #232]	@ (8004024 <HAL_RCCEx_PeriphCLKConfig+0x164>)
 8003f3c:	681b      	ldr	r3, [r3, #0]
 8003f3e:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003f42:	2b00      	cmp	r3, #0
 8003f44:	d0f0      	beq.n	8003f28 <HAL_RCCEx_PeriphCLKConfig+0x68>
        }
      }
    }

    /* Reset the Backup domain only if the RTC Clock source selection is modified from reset value */
    temp_reg = (RCC->BDCR & RCC_BDCR_RTCSEL);
 8003f46:	4b36      	ldr	r3, [pc, #216]	@ (8004020 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8003f48:	6a1b      	ldr	r3, [r3, #32]
 8003f4a:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8003f4e:	60fb      	str	r3, [r7, #12]
    if ((temp_reg != 0x00000000U) && (temp_reg != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 8003f50:	68fb      	ldr	r3, [r7, #12]
 8003f52:	2b00      	cmp	r3, #0
 8003f54:	d02e      	beq.n	8003fb4 <HAL_RCCEx_PeriphCLKConfig+0xf4>
 8003f56:	687b      	ldr	r3, [r7, #4]
 8003f58:	685b      	ldr	r3, [r3, #4]
 8003f5a:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8003f5e:	68fa      	ldr	r2, [r7, #12]
 8003f60:	429a      	cmp	r2, r3
 8003f62:	d027      	beq.n	8003fb4 <HAL_RCCEx_PeriphCLKConfig+0xf4>
    {
      /* Store the content of BDCR register before the reset of Backup Domain */
      temp_reg = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 8003f64:	4b2e      	ldr	r3, [pc, #184]	@ (8004020 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8003f66:	6a1b      	ldr	r3, [r3, #32]
 8003f68:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8003f6c:	60fb      	str	r3, [r7, #12]
      /* RTC Clock selection can be changed only if the Backup Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 8003f6e:	4b2e      	ldr	r3, [pc, #184]	@ (8004028 <HAL_RCCEx_PeriphCLKConfig+0x168>)
 8003f70:	2201      	movs	r2, #1
 8003f72:	601a      	str	r2, [r3, #0]
      __HAL_RCC_BACKUPRESET_RELEASE();
 8003f74:	4b2c      	ldr	r3, [pc, #176]	@ (8004028 <HAL_RCCEx_PeriphCLKConfig+0x168>)
 8003f76:	2200      	movs	r2, #0
 8003f78:	601a      	str	r2, [r3, #0]
      /* Restore the Content of BDCR register */
      RCC->BDCR = temp_reg;
 8003f7a:	4a29      	ldr	r2, [pc, #164]	@ (8004020 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8003f7c:	68fb      	ldr	r3, [r7, #12]
 8003f7e:	6213      	str	r3, [r2, #32]

      /* Wait for LSERDY if LSE was enabled */
      if (HAL_IS_BIT_SET(temp_reg, RCC_BDCR_LSEON))
 8003f80:	68fb      	ldr	r3, [r7, #12]
 8003f82:	f003 0301 	and.w	r3, r3, #1
 8003f86:	2b00      	cmp	r3, #0
 8003f88:	d014      	beq.n	8003fb4 <HAL_RCCEx_PeriphCLKConfig+0xf4>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003f8a:	f7fe fcdd 	bl	8002948 <HAL_GetTick>
 8003f8e:	6138      	str	r0, [r7, #16]

        /* Wait till LSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8003f90:	e00a      	b.n	8003fa8 <HAL_RCCEx_PeriphCLKConfig+0xe8>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8003f92:	f7fe fcd9 	bl	8002948 <HAL_GetTick>
 8003f96:	4602      	mov	r2, r0
 8003f98:	693b      	ldr	r3, [r7, #16]
 8003f9a:	1ad3      	subs	r3, r2, r3
 8003f9c:	f241 3288 	movw	r2, #5000	@ 0x1388
 8003fa0:	4293      	cmp	r3, r2
 8003fa2:	d901      	bls.n	8003fa8 <HAL_RCCEx_PeriphCLKConfig+0xe8>
          {
            return HAL_TIMEOUT;
 8003fa4:	2303      	movs	r3, #3
 8003fa6:	e036      	b.n	8004016 <HAL_RCCEx_PeriphCLKConfig+0x156>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8003fa8:	4b1d      	ldr	r3, [pc, #116]	@ (8004020 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8003faa:	6a1b      	ldr	r3, [r3, #32]
 8003fac:	f003 0302 	and.w	r3, r3, #2
 8003fb0:	2b00      	cmp	r3, #0
 8003fb2:	d0ee      	beq.n	8003f92 <HAL_RCCEx_PeriphCLKConfig+0xd2>
          }
        }
      }
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8003fb4:	4b1a      	ldr	r3, [pc, #104]	@ (8004020 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8003fb6:	6a1b      	ldr	r3, [r3, #32]
 8003fb8:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 8003fbc:	687b      	ldr	r3, [r7, #4]
 8003fbe:	685b      	ldr	r3, [r3, #4]
 8003fc0:	4917      	ldr	r1, [pc, #92]	@ (8004020 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8003fc2:	4313      	orrs	r3, r2
 8003fc4:	620b      	str	r3, [r1, #32]

    /* Require to disable power clock if necessary */
    if (pwrclkchanged == SET)
 8003fc6:	7dfb      	ldrb	r3, [r7, #23]
 8003fc8:	2b01      	cmp	r3, #1
 8003fca:	d105      	bne.n	8003fd8 <HAL_RCCEx_PeriphCLKConfig+0x118>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8003fcc:	4b14      	ldr	r3, [pc, #80]	@ (8004020 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8003fce:	69db      	ldr	r3, [r3, #28]
 8003fd0:	4a13      	ldr	r2, [pc, #76]	@ (8004020 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8003fd2:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8003fd6:	61d3      	str	r3, [r2, #28]
    }
  }

  /*------------------------------ ADC clock Configuration ------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 8003fd8:	687b      	ldr	r3, [r7, #4]
 8003fda:	681b      	ldr	r3, [r3, #0]
 8003fdc:	f003 0302 	and.w	r3, r3, #2
 8003fe0:	2b00      	cmp	r3, #0
 8003fe2:	d008      	beq.n	8003ff6 <HAL_RCCEx_PeriphCLKConfig+0x136>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADCPLLCLK_DIV(PeriphClkInit->AdcClockSelection));

    /* Configure the ADC clock source */
    __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 8003fe4:	4b0e      	ldr	r3, [pc, #56]	@ (8004020 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8003fe6:	685b      	ldr	r3, [r3, #4]
 8003fe8:	f423 4240 	bic.w	r2, r3, #49152	@ 0xc000
 8003fec:	687b      	ldr	r3, [r7, #4]
 8003fee:	689b      	ldr	r3, [r3, #8]
 8003ff0:	490b      	ldr	r1, [pc, #44]	@ (8004020 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8003ff2:	4313      	orrs	r3, r2
 8003ff4:	604b      	str	r3, [r1, #4]

#if defined(STM32F102x6) || defined(STM32F102xB) || defined(STM32F103x6)\
 || defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG)\
 || defined(STM32F105xC) || defined(STM32F107xC)
  /*------------------------------ USB clock Configuration ------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == RCC_PERIPHCLK_USB)
 8003ff6:	687b      	ldr	r3, [r7, #4]
 8003ff8:	681b      	ldr	r3, [r3, #0]
 8003ffa:	f003 0310 	and.w	r3, r3, #16
 8003ffe:	2b00      	cmp	r3, #0
 8004000:	d008      	beq.n	8004014 <HAL_RCCEx_PeriphCLKConfig+0x154>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USBPLLCLK_DIV(PeriphClkInit->UsbClockSelection));

    /* Configure the USB clock source */
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 8004002:	4b07      	ldr	r3, [pc, #28]	@ (8004020 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8004004:	685b      	ldr	r3, [r3, #4]
 8004006:	f423 0280 	bic.w	r2, r3, #4194304	@ 0x400000
 800400a:	687b      	ldr	r3, [r7, #4]
 800400c:	68db      	ldr	r3, [r3, #12]
 800400e:	4904      	ldr	r1, [pc, #16]	@ (8004020 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8004010:	4313      	orrs	r3, r2
 8004012:	604b      	str	r3, [r1, #4]
  }
#endif /* STM32F102x6 || STM32F102xB || STM32F103x6 || STM32F103xB || STM32F103xE || STM32F103xG || STM32F105xC || STM32F107xC */

  return HAL_OK;
 8004014:	2300      	movs	r3, #0
}
 8004016:	4618      	mov	r0, r3
 8004018:	3718      	adds	r7, #24
 800401a:	46bd      	mov	sp, r7
 800401c:	bd80      	pop	{r7, pc}
 800401e:	bf00      	nop
 8004020:	40021000 	.word	0x40021000
 8004024:	40007000 	.word	0x40007000
 8004028:	42420440 	.word	0x42420440

0800402c <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 800402c:	b580      	push	{r7, lr}
 800402e:	b082      	sub	sp, #8
 8004030:	af00      	add	r7, sp, #0
 8004032:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8004034:	687b      	ldr	r3, [r7, #4]
 8004036:	2b00      	cmp	r3, #0
 8004038:	d101      	bne.n	800403e <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 800403a:	2301      	movs	r3, #1
 800403c:	e042      	b.n	80040c4 <HAL_UART_Init+0x98>
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
#if defined(USART_CR1_OVER8)
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));
#endif /* USART_CR1_OVER8 */

  if (huart->gState == HAL_UART_STATE_RESET)
 800403e:	687b      	ldr	r3, [r7, #4]
 8004040:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8004044:	b2db      	uxtb	r3, r3
 8004046:	2b00      	cmp	r3, #0
 8004048:	d106      	bne.n	8004058 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 800404a:	687b      	ldr	r3, [r7, #4]
 800404c:	2200      	movs	r2, #0
 800404e:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8004052:	6878      	ldr	r0, [r7, #4]
 8004054:	f7fe faec 	bl	8002630 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8004058:	687b      	ldr	r3, [r7, #4]
 800405a:	2224      	movs	r2, #36	@ 0x24
 800405c:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 8004060:	687b      	ldr	r3, [r7, #4]
 8004062:	681b      	ldr	r3, [r3, #0]
 8004064:	68da      	ldr	r2, [r3, #12]
 8004066:	687b      	ldr	r3, [r7, #4]
 8004068:	681b      	ldr	r3, [r3, #0]
 800406a:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 800406e:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 8004070:	6878      	ldr	r0, [r7, #4]
 8004072:	f000 ff7d 	bl	8004f70 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8004076:	687b      	ldr	r3, [r7, #4]
 8004078:	681b      	ldr	r3, [r3, #0]
 800407a:	691a      	ldr	r2, [r3, #16]
 800407c:	687b      	ldr	r3, [r7, #4]
 800407e:	681b      	ldr	r3, [r3, #0]
 8004080:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 8004084:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8004086:	687b      	ldr	r3, [r7, #4]
 8004088:	681b      	ldr	r3, [r3, #0]
 800408a:	695a      	ldr	r2, [r3, #20]
 800408c:	687b      	ldr	r3, [r7, #4]
 800408e:	681b      	ldr	r3, [r3, #0]
 8004090:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 8004094:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 8004096:	687b      	ldr	r3, [r7, #4]
 8004098:	681b      	ldr	r3, [r3, #0]
 800409a:	68da      	ldr	r2, [r3, #12]
 800409c:	687b      	ldr	r3, [r7, #4]
 800409e:	681b      	ldr	r3, [r3, #0]
 80040a0:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 80040a4:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 80040a6:	687b      	ldr	r3, [r7, #4]
 80040a8:	2200      	movs	r2, #0
 80040aa:	645a      	str	r2, [r3, #68]	@ 0x44
  huart->gState = HAL_UART_STATE_READY;
 80040ac:	687b      	ldr	r3, [r7, #4]
 80040ae:	2220      	movs	r2, #32
 80040b0:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  huart->RxState = HAL_UART_STATE_READY;
 80040b4:	687b      	ldr	r3, [r7, #4]
 80040b6:	2220      	movs	r2, #32
 80040b8:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 80040bc:	687b      	ldr	r3, [r7, #4]
 80040be:	2200      	movs	r2, #0
 80040c0:	635a      	str	r2, [r3, #52]	@ 0x34

  return HAL_OK;
 80040c2:	2300      	movs	r3, #0
}
 80040c4:	4618      	mov	r0, r3
 80040c6:	3708      	adds	r7, #8
 80040c8:	46bd      	mov	sp, r7
 80040ca:	bd80      	pop	{r7, pc}

080040cc <HAL_UART_DeInit>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_DeInit(UART_HandleTypeDef *huart)
{
 80040cc:	b580      	push	{r7, lr}
 80040ce:	b082      	sub	sp, #8
 80040d0:	af00      	add	r7, sp, #0
 80040d2:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 80040d4:	687b      	ldr	r3, [r7, #4]
 80040d6:	2b00      	cmp	r3, #0
 80040d8:	d101      	bne.n	80040de <HAL_UART_DeInit+0x12>
  {
    return HAL_ERROR;
 80040da:	2301      	movs	r3, #1
 80040dc:	e024      	b.n	8004128 <HAL_UART_DeInit+0x5c>
  }

  /* Check the parameters */
  assert_param(IS_UART_INSTANCE(huart->Instance));

  huart->gState = HAL_UART_STATE_BUSY;
 80040de:	687b      	ldr	r3, [r7, #4]
 80040e0:	2224      	movs	r2, #36	@ 0x24
 80040e2:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Disable the Peripheral */
  __HAL_UART_DISABLE(huart);
 80040e6:	687b      	ldr	r3, [r7, #4]
 80040e8:	681b      	ldr	r3, [r3, #0]
 80040ea:	68da      	ldr	r2, [r3, #12]
 80040ec:	687b      	ldr	r3, [r7, #4]
 80040ee:	681b      	ldr	r3, [r3, #0]
 80040f0:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 80040f4:	60da      	str	r2, [r3, #12]
  }
  /* DeInit the low level hardware */
  huart->MspDeInitCallback(huart);
#else
  /* DeInit the low level hardware */
  HAL_UART_MspDeInit(huart);
 80040f6:	6878      	ldr	r0, [r7, #4]
 80040f8:	f7fe fb82 	bl	8002800 <HAL_UART_MspDeInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */

  huart->ErrorCode = HAL_UART_ERROR_NONE;
 80040fc:	687b      	ldr	r3, [r7, #4]
 80040fe:	2200      	movs	r2, #0
 8004100:	645a      	str	r2, [r3, #68]	@ 0x44
  huart->gState = HAL_UART_STATE_RESET;
 8004102:	687b      	ldr	r3, [r7, #4]
 8004104:	2200      	movs	r2, #0
 8004106:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  huart->RxState = HAL_UART_STATE_RESET;
 800410a:	687b      	ldr	r3, [r7, #4]
 800410c:	2200      	movs	r2, #0
 800410e:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8004112:	687b      	ldr	r3, [r7, #4]
 8004114:	2200      	movs	r2, #0
 8004116:	631a      	str	r2, [r3, #48]	@ 0x30
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8004118:	687b      	ldr	r3, [r7, #4]
 800411a:	2200      	movs	r2, #0
 800411c:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Process Unlock */
  __HAL_UNLOCK(huart);
 800411e:	687b      	ldr	r3, [r7, #4]
 8004120:	2200      	movs	r2, #0
 8004122:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

  return HAL_OK;
 8004126:	2300      	movs	r3, #0
}
 8004128:	4618      	mov	r0, r3
 800412a:	3708      	adds	r7, #8
 800412c:	46bd      	mov	sp, r7
 800412e:	bd80      	pop	{r7, pc}

08004130 <HAL_UART_Transmit>:
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8004130:	b580      	push	{r7, lr}
 8004132:	b08a      	sub	sp, #40	@ 0x28
 8004134:	af02      	add	r7, sp, #8
 8004136:	60f8      	str	r0, [r7, #12]
 8004138:	60b9      	str	r1, [r7, #8]
 800413a:	603b      	str	r3, [r7, #0]
 800413c:	4613      	mov	r3, r2
 800413e:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart = 0U;
 8004140:	2300      	movs	r3, #0
 8004142:	617b      	str	r3, [r7, #20]

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8004144:	68fb      	ldr	r3, [r7, #12]
 8004146:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 800414a:	b2db      	uxtb	r3, r3
 800414c:	2b20      	cmp	r3, #32
 800414e:	d16d      	bne.n	800422c <HAL_UART_Transmit+0xfc>
  {
    if ((pData == NULL) || (Size == 0U))
 8004150:	68bb      	ldr	r3, [r7, #8]
 8004152:	2b00      	cmp	r3, #0
 8004154:	d002      	beq.n	800415c <HAL_UART_Transmit+0x2c>
 8004156:	88fb      	ldrh	r3, [r7, #6]
 8004158:	2b00      	cmp	r3, #0
 800415a:	d101      	bne.n	8004160 <HAL_UART_Transmit+0x30>
    {
      return  HAL_ERROR;
 800415c:	2301      	movs	r3, #1
 800415e:	e066      	b.n	800422e <HAL_UART_Transmit+0xfe>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8004160:	68fb      	ldr	r3, [r7, #12]
 8004162:	2200      	movs	r2, #0
 8004164:	645a      	str	r2, [r3, #68]	@ 0x44
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8004166:	68fb      	ldr	r3, [r7, #12]
 8004168:	2221      	movs	r2, #33	@ 0x21
 800416a:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 800416e:	f7fe fbeb 	bl	8002948 <HAL_GetTick>
 8004172:	6178      	str	r0, [r7, #20]

    huart->TxXferSize = Size;
 8004174:	68fb      	ldr	r3, [r7, #12]
 8004176:	88fa      	ldrh	r2, [r7, #6]
 8004178:	849a      	strh	r2, [r3, #36]	@ 0x24
    huart->TxXferCount = Size;
 800417a:	68fb      	ldr	r3, [r7, #12]
 800417c:	88fa      	ldrh	r2, [r7, #6]
 800417e:	84da      	strh	r2, [r3, #38]	@ 0x26

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8004180:	68fb      	ldr	r3, [r7, #12]
 8004182:	689b      	ldr	r3, [r3, #8]
 8004184:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8004188:	d108      	bne.n	800419c <HAL_UART_Transmit+0x6c>
 800418a:	68fb      	ldr	r3, [r7, #12]
 800418c:	691b      	ldr	r3, [r3, #16]
 800418e:	2b00      	cmp	r3, #0
 8004190:	d104      	bne.n	800419c <HAL_UART_Transmit+0x6c>
    {
      pdata8bits  = NULL;
 8004192:	2300      	movs	r3, #0
 8004194:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 8004196:	68bb      	ldr	r3, [r7, #8]
 8004198:	61bb      	str	r3, [r7, #24]
 800419a:	e003      	b.n	80041a4 <HAL_UART_Transmit+0x74>
    }
    else
    {
      pdata8bits  = pData;
 800419c:	68bb      	ldr	r3, [r7, #8]
 800419e:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 80041a0:	2300      	movs	r3, #0
 80041a2:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 80041a4:	e02a      	b.n	80041fc <HAL_UART_Transmit+0xcc>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 80041a6:	683b      	ldr	r3, [r7, #0]
 80041a8:	9300      	str	r3, [sp, #0]
 80041aa:	697b      	ldr	r3, [r7, #20]
 80041ac:	2200      	movs	r2, #0
 80041ae:	2180      	movs	r1, #128	@ 0x80
 80041b0:	68f8      	ldr	r0, [r7, #12]
 80041b2:	f000 fc12 	bl	80049da <UART_WaitOnFlagUntilTimeout>
 80041b6:	4603      	mov	r3, r0
 80041b8:	2b00      	cmp	r3, #0
 80041ba:	d001      	beq.n	80041c0 <HAL_UART_Transmit+0x90>
      {
        return HAL_TIMEOUT;
 80041bc:	2303      	movs	r3, #3
 80041be:	e036      	b.n	800422e <HAL_UART_Transmit+0xfe>
      }
      if (pdata8bits == NULL)
 80041c0:	69fb      	ldr	r3, [r7, #28]
 80041c2:	2b00      	cmp	r3, #0
 80041c4:	d10b      	bne.n	80041de <HAL_UART_Transmit+0xae>
      {
        huart->Instance->DR = (uint16_t)(*pdata16bits & 0x01FFU);
 80041c6:	69bb      	ldr	r3, [r7, #24]
 80041c8:	881b      	ldrh	r3, [r3, #0]
 80041ca:	461a      	mov	r2, r3
 80041cc:	68fb      	ldr	r3, [r7, #12]
 80041ce:	681b      	ldr	r3, [r3, #0]
 80041d0:	f3c2 0208 	ubfx	r2, r2, #0, #9
 80041d4:	605a      	str	r2, [r3, #4]
        pdata16bits++;
 80041d6:	69bb      	ldr	r3, [r7, #24]
 80041d8:	3302      	adds	r3, #2
 80041da:	61bb      	str	r3, [r7, #24]
 80041dc:	e007      	b.n	80041ee <HAL_UART_Transmit+0xbe>
      }
      else
      {
        huart->Instance->DR = (uint8_t)(*pdata8bits & 0xFFU);
 80041de:	69fb      	ldr	r3, [r7, #28]
 80041e0:	781a      	ldrb	r2, [r3, #0]
 80041e2:	68fb      	ldr	r3, [r7, #12]
 80041e4:	681b      	ldr	r3, [r3, #0]
 80041e6:	605a      	str	r2, [r3, #4]
        pdata8bits++;
 80041e8:	69fb      	ldr	r3, [r7, #28]
 80041ea:	3301      	adds	r3, #1
 80041ec:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 80041ee:	68fb      	ldr	r3, [r7, #12]
 80041f0:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 80041f2:	b29b      	uxth	r3, r3
 80041f4:	3b01      	subs	r3, #1
 80041f6:	b29a      	uxth	r2, r3
 80041f8:	68fb      	ldr	r3, [r7, #12]
 80041fa:	84da      	strh	r2, [r3, #38]	@ 0x26
    while (huart->TxXferCount > 0U)
 80041fc:	68fb      	ldr	r3, [r7, #12]
 80041fe:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 8004200:	b29b      	uxth	r3, r3
 8004202:	2b00      	cmp	r3, #0
 8004204:	d1cf      	bne.n	80041a6 <HAL_UART_Transmit+0x76>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8004206:	683b      	ldr	r3, [r7, #0]
 8004208:	9300      	str	r3, [sp, #0]
 800420a:	697b      	ldr	r3, [r7, #20]
 800420c:	2200      	movs	r2, #0
 800420e:	2140      	movs	r1, #64	@ 0x40
 8004210:	68f8      	ldr	r0, [r7, #12]
 8004212:	f000 fbe2 	bl	80049da <UART_WaitOnFlagUntilTimeout>
 8004216:	4603      	mov	r3, r0
 8004218:	2b00      	cmp	r3, #0
 800421a:	d001      	beq.n	8004220 <HAL_UART_Transmit+0xf0>
    {
      return HAL_TIMEOUT;
 800421c:	2303      	movs	r3, #3
 800421e:	e006      	b.n	800422e <HAL_UART_Transmit+0xfe>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8004220:	68fb      	ldr	r3, [r7, #12]
 8004222:	2220      	movs	r2, #32
 8004224:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    return HAL_OK;
 8004228:	2300      	movs	r3, #0
 800422a:	e000      	b.n	800422e <HAL_UART_Transmit+0xfe>
  }
  else
  {
    return HAL_BUSY;
 800422c:	2302      	movs	r3, #2
  }
}
 800422e:	4618      	mov	r0, r3
 8004230:	3720      	adds	r7, #32
 8004232:	46bd      	mov	sp, r7
 8004234:	bd80      	pop	{r7, pc}

08004236 <HAL_UART_Receive_DMA>:
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @note   When the UART parity is enabled (PCE = 1) the received data contains the parity bit.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive_DMA(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8004236:	b580      	push	{r7, lr}
 8004238:	b084      	sub	sp, #16
 800423a:	af00      	add	r7, sp, #0
 800423c:	60f8      	str	r0, [r7, #12]
 800423e:	60b9      	str	r1, [r7, #8]
 8004240:	4613      	mov	r3, r2
 8004242:	80fb      	strh	r3, [r7, #6]
  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 8004244:	68fb      	ldr	r3, [r7, #12]
 8004246:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 800424a:	b2db      	uxtb	r3, r3
 800424c:	2b20      	cmp	r3, #32
 800424e:	d112      	bne.n	8004276 <HAL_UART_Receive_DMA+0x40>
  {
    if ((pData == NULL) || (Size == 0U))
 8004250:	68bb      	ldr	r3, [r7, #8]
 8004252:	2b00      	cmp	r3, #0
 8004254:	d002      	beq.n	800425c <HAL_UART_Receive_DMA+0x26>
 8004256:	88fb      	ldrh	r3, [r7, #6]
 8004258:	2b00      	cmp	r3, #0
 800425a:	d101      	bne.n	8004260 <HAL_UART_Receive_DMA+0x2a>
    {
      return HAL_ERROR;
 800425c:	2301      	movs	r3, #1
 800425e:	e00b      	b.n	8004278 <HAL_UART_Receive_DMA+0x42>
    }

    /* Set Reception type to Standard reception */
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8004260:	68fb      	ldr	r3, [r7, #12]
 8004262:	2200      	movs	r2, #0
 8004264:	631a      	str	r2, [r3, #48]	@ 0x30

    return (UART_Start_Receive_DMA(huart, pData, Size));
 8004266:	88fb      	ldrh	r3, [r7, #6]
 8004268:	461a      	mov	r2, r3
 800426a:	68b9      	ldr	r1, [r7, #8]
 800426c:	68f8      	ldr	r0, [r7, #12]
 800426e:	f000 fc23 	bl	8004ab8 <UART_Start_Receive_DMA>
 8004272:	4603      	mov	r3, r0
 8004274:	e000      	b.n	8004278 <HAL_UART_Receive_DMA+0x42>
  }
  else
  {
    return HAL_BUSY;
 8004276:	2302      	movs	r3, #2
  }
}
 8004278:	4618      	mov	r0, r3
 800427a:	3710      	adds	r7, #16
 800427c:	46bd      	mov	sp, r7
 800427e:	bd80      	pop	{r7, pc}

08004280 <HAL_UART_IRQHandler>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 8004280:	b580      	push	{r7, lr}
 8004282:	b0ba      	sub	sp, #232	@ 0xe8
 8004284:	af00      	add	r7, sp, #0
 8004286:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->SR);
 8004288:	687b      	ldr	r3, [r7, #4]
 800428a:	681b      	ldr	r3, [r3, #0]
 800428c:	681b      	ldr	r3, [r3, #0]
 800428e:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 8004292:	687b      	ldr	r3, [r7, #4]
 8004294:	681b      	ldr	r3, [r3, #0]
 8004296:	68db      	ldr	r3, [r3, #12]
 8004298:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 800429c:	687b      	ldr	r3, [r7, #4]
 800429e:	681b      	ldr	r3, [r3, #0]
 80042a0:	695b      	ldr	r3, [r3, #20]
 80042a2:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
  uint32_t errorflags = 0x00U;
 80042a6:	2300      	movs	r3, #0
 80042a8:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
  uint32_t dmarequest = 0x00U;
 80042ac:	2300      	movs	r3, #0
 80042ae:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_SR_PE | USART_SR_FE | USART_SR_ORE | USART_SR_NE));
 80042b2:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80042b6:	f003 030f 	and.w	r3, r3, #15
 80042ba:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
  if (errorflags == RESET)
 80042be:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 80042c2:	2b00      	cmp	r3, #0
 80042c4:	d10f      	bne.n	80042e6 <HAL_UART_IRQHandler+0x66>
  {
    /* UART in mode Receiver -------------------------------------------------*/
    if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 80042c6:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80042ca:	f003 0320 	and.w	r3, r3, #32
 80042ce:	2b00      	cmp	r3, #0
 80042d0:	d009      	beq.n	80042e6 <HAL_UART_IRQHandler+0x66>
 80042d2:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 80042d6:	f003 0320 	and.w	r3, r3, #32
 80042da:	2b00      	cmp	r3, #0
 80042dc:	d003      	beq.n	80042e6 <HAL_UART_IRQHandler+0x66>
    {
      UART_Receive_IT(huart);
 80042de:	6878      	ldr	r0, [r7, #4]
 80042e0:	f000 fd88 	bl	8004df4 <UART_Receive_IT>
      return;
 80042e4:	e25b      	b.n	800479e <HAL_UART_IRQHandler+0x51e>
    }
  }

  /* If some errors occur */
  if ((errorflags != RESET) && (((cr3its & USART_CR3_EIE) != RESET)
 80042e6:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 80042ea:	2b00      	cmp	r3, #0
 80042ec:	f000 80de 	beq.w	80044ac <HAL_UART_IRQHandler+0x22c>
 80042f0:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 80042f4:	f003 0301 	and.w	r3, r3, #1
 80042f8:	2b00      	cmp	r3, #0
 80042fa:	d106      	bne.n	800430a <HAL_UART_IRQHandler+0x8a>
                                || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE)) != RESET)))
 80042fc:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8004300:	f403 7390 	and.w	r3, r3, #288	@ 0x120
 8004304:	2b00      	cmp	r3, #0
 8004306:	f000 80d1 	beq.w	80044ac <HAL_UART_IRQHandler+0x22c>
  {
    /* UART parity error interrupt occurred ----------------------------------*/
    if (((isrflags & USART_SR_PE) != RESET) && ((cr1its & USART_CR1_PEIE) != RESET))
 800430a:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800430e:	f003 0301 	and.w	r3, r3, #1
 8004312:	2b00      	cmp	r3, #0
 8004314:	d00b      	beq.n	800432e <HAL_UART_IRQHandler+0xae>
 8004316:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800431a:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800431e:	2b00      	cmp	r3, #0
 8004320:	d005      	beq.n	800432e <HAL_UART_IRQHandler+0xae>
    {
      huart->ErrorCode |= HAL_UART_ERROR_PE;
 8004322:	687b      	ldr	r3, [r7, #4]
 8004324:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8004326:	f043 0201 	orr.w	r2, r3, #1
 800432a:	687b      	ldr	r3, [r7, #4]
 800432c:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* UART noise error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_NE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 800432e:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8004332:	f003 0304 	and.w	r3, r3, #4
 8004336:	2b00      	cmp	r3, #0
 8004338:	d00b      	beq.n	8004352 <HAL_UART_IRQHandler+0xd2>
 800433a:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 800433e:	f003 0301 	and.w	r3, r3, #1
 8004342:	2b00      	cmp	r3, #0
 8004344:	d005      	beq.n	8004352 <HAL_UART_IRQHandler+0xd2>
    {
      huart->ErrorCode |= HAL_UART_ERROR_NE;
 8004346:	687b      	ldr	r3, [r7, #4]
 8004348:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800434a:	f043 0202 	orr.w	r2, r3, #2
 800434e:	687b      	ldr	r3, [r7, #4]
 8004350:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* UART frame error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_FE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 8004352:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8004356:	f003 0302 	and.w	r3, r3, #2
 800435a:	2b00      	cmp	r3, #0
 800435c:	d00b      	beq.n	8004376 <HAL_UART_IRQHandler+0xf6>
 800435e:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8004362:	f003 0301 	and.w	r3, r3, #1
 8004366:	2b00      	cmp	r3, #0
 8004368:	d005      	beq.n	8004376 <HAL_UART_IRQHandler+0xf6>
    {
      huart->ErrorCode |= HAL_UART_ERROR_FE;
 800436a:	687b      	ldr	r3, [r7, #4]
 800436c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800436e:	f043 0204 	orr.w	r2, r3, #4
 8004372:	687b      	ldr	r3, [r7, #4]
 8004374:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* UART Over-Run interrupt occurred --------------------------------------*/
    if (((isrflags & USART_SR_ORE) != RESET) && (((cr1its & USART_CR1_RXNEIE) != RESET)
 8004376:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800437a:	f003 0308 	and.w	r3, r3, #8
 800437e:	2b00      	cmp	r3, #0
 8004380:	d011      	beq.n	80043a6 <HAL_UART_IRQHandler+0x126>
 8004382:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8004386:	f003 0320 	and.w	r3, r3, #32
 800438a:	2b00      	cmp	r3, #0
 800438c:	d105      	bne.n	800439a <HAL_UART_IRQHandler+0x11a>
                                                 || ((cr3its & USART_CR3_EIE) != RESET)))
 800438e:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8004392:	f003 0301 	and.w	r3, r3, #1
 8004396:	2b00      	cmp	r3, #0
 8004398:	d005      	beq.n	80043a6 <HAL_UART_IRQHandler+0x126>
    {
      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 800439a:	687b      	ldr	r3, [r7, #4]
 800439c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800439e:	f043 0208 	orr.w	r2, r3, #8
 80043a2:	687b      	ldr	r3, [r7, #4]
 80043a4:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* Call UART Error Call back function if need be --------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 80043a6:	687b      	ldr	r3, [r7, #4]
 80043a8:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80043aa:	2b00      	cmp	r3, #0
 80043ac:	f000 81f2 	beq.w	8004794 <HAL_UART_IRQHandler+0x514>
    {
      /* UART in mode Receiver -----------------------------------------------*/
      if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 80043b0:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80043b4:	f003 0320 	and.w	r3, r3, #32
 80043b8:	2b00      	cmp	r3, #0
 80043ba:	d008      	beq.n	80043ce <HAL_UART_IRQHandler+0x14e>
 80043bc:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 80043c0:	f003 0320 	and.w	r3, r3, #32
 80043c4:	2b00      	cmp	r3, #0
 80043c6:	d002      	beq.n	80043ce <HAL_UART_IRQHandler+0x14e>
      {
        UART_Receive_IT(huart);
 80043c8:	6878      	ldr	r0, [r7, #4]
 80043ca:	f000 fd13 	bl	8004df4 <UART_Receive_IT>
      }

      /* If Overrun error occurs, or if any error occurs in DMA mode reception,
         consider error as blocking */
      dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 80043ce:	687b      	ldr	r3, [r7, #4]
 80043d0:	681b      	ldr	r3, [r3, #0]
 80043d2:	695b      	ldr	r3, [r3, #20]
 80043d4:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80043d8:	2b00      	cmp	r3, #0
 80043da:	bf14      	ite	ne
 80043dc:	2301      	movne	r3, #1
 80043de:	2300      	moveq	r3, #0
 80043e0:	b2db      	uxtb	r3, r3
 80043e2:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
      if (((huart->ErrorCode & HAL_UART_ERROR_ORE) != RESET) || dmarequest)
 80043e6:	687b      	ldr	r3, [r7, #4]
 80043e8:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80043ea:	f003 0308 	and.w	r3, r3, #8
 80043ee:	2b00      	cmp	r3, #0
 80043f0:	d103      	bne.n	80043fa <HAL_UART_IRQHandler+0x17a>
 80043f2:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 80043f6:	2b00      	cmp	r3, #0
 80043f8:	d04f      	beq.n	800449a <HAL_UART_IRQHandler+0x21a>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 80043fa:	6878      	ldr	r0, [r7, #4]
 80043fc:	f000 fc1d 	bl	8004c3a <UART_EndRxTransfer>

        /* Disable the UART DMA Rx request if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8004400:	687b      	ldr	r3, [r7, #4]
 8004402:	681b      	ldr	r3, [r3, #0]
 8004404:	695b      	ldr	r3, [r3, #20]
 8004406:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800440a:	2b00      	cmp	r3, #0
 800440c:	d041      	beq.n	8004492 <HAL_UART_IRQHandler+0x212>
        {
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 800440e:	687b      	ldr	r3, [r7, #4]
 8004410:	681b      	ldr	r3, [r3, #0]
 8004412:	3314      	adds	r3, #20
 8004414:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004418:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 800441c:	e853 3f00 	ldrex	r3, [r3]
 8004420:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
   return(result);
 8004424:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 8004428:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 800442c:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 8004430:	687b      	ldr	r3, [r7, #4]
 8004432:	681b      	ldr	r3, [r3, #0]
 8004434:	3314      	adds	r3, #20
 8004436:	f8d7 20d0 	ldr.w	r2, [r7, #208]	@ 0xd0
 800443a:	f8c7 20a8 	str.w	r2, [r7, #168]	@ 0xa8
 800443e:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004442:	f8d7 10a4 	ldr.w	r1, [r7, #164]	@ 0xa4
 8004446:	f8d7 20a8 	ldr.w	r2, [r7, #168]	@ 0xa8
 800444a:	e841 2300 	strex	r3, r2, [r1]
 800444e:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
   return(result);
 8004452:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 8004456:	2b00      	cmp	r3, #0
 8004458:	d1d9      	bne.n	800440e <HAL_UART_IRQHandler+0x18e>

          /* Abort the UART DMA Rx channel */
          if (huart->hdmarx != NULL)
 800445a:	687b      	ldr	r3, [r7, #4]
 800445c:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800445e:	2b00      	cmp	r3, #0
 8004460:	d013      	beq.n	800448a <HAL_UART_IRQHandler+0x20a>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 8004462:	687b      	ldr	r3, [r7, #4]
 8004464:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8004466:	4a7e      	ldr	r2, [pc, #504]	@ (8004660 <HAL_UART_IRQHandler+0x3e0>)
 8004468:	635a      	str	r2, [r3, #52]	@ 0x34
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 800446a:	687b      	ldr	r3, [r7, #4]
 800446c:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800446e:	4618      	mov	r0, r3
 8004470:	f7fe fd2a 	bl	8002ec8 <HAL_DMA_Abort_IT>
 8004474:	4603      	mov	r3, r0
 8004476:	2b00      	cmp	r3, #0
 8004478:	d016      	beq.n	80044a8 <HAL_UART_IRQHandler+0x228>
            {
              /* Call Directly XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 800447a:	687b      	ldr	r3, [r7, #4]
 800447c:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800447e:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8004480:	687a      	ldr	r2, [r7, #4]
 8004482:	6bd2      	ldr	r2, [r2, #60]	@ 0x3c
 8004484:	4610      	mov	r0, r2
 8004486:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8004488:	e00e      	b.n	80044a8 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 800448a:	6878      	ldr	r0, [r7, #4]
 800448c:	f7fe f8be 	bl	800260c <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8004490:	e00a      	b.n	80044a8 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 8004492:	6878      	ldr	r0, [r7, #4]
 8004494:	f7fe f8ba 	bl	800260c <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8004498:	e006      	b.n	80044a8 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 800449a:	6878      	ldr	r0, [r7, #4]
 800449c:	f7fe f8b6 	bl	800260c <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

        huart->ErrorCode = HAL_UART_ERROR_NONE;
 80044a0:	687b      	ldr	r3, [r7, #4]
 80044a2:	2200      	movs	r2, #0
 80044a4:	645a      	str	r2, [r3, #68]	@ 0x44
      }
    }
    return;
 80044a6:	e175      	b.n	8004794 <HAL_UART_IRQHandler+0x514>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80044a8:	bf00      	nop
    return;
 80044aa:	e173      	b.n	8004794 <HAL_UART_IRQHandler+0x514>
  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80044ac:	687b      	ldr	r3, [r7, #4]
 80044ae:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80044b0:	2b01      	cmp	r3, #1
 80044b2:	f040 814f 	bne.w	8004754 <HAL_UART_IRQHandler+0x4d4>
      && ((isrflags & USART_SR_IDLE) != 0U)
 80044b6:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80044ba:	f003 0310 	and.w	r3, r3, #16
 80044be:	2b00      	cmp	r3, #0
 80044c0:	f000 8148 	beq.w	8004754 <HAL_UART_IRQHandler+0x4d4>
      && ((cr1its & USART_SR_IDLE) != 0U))
 80044c4:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 80044c8:	f003 0310 	and.w	r3, r3, #16
 80044cc:	2b00      	cmp	r3, #0
 80044ce:	f000 8141 	beq.w	8004754 <HAL_UART_IRQHandler+0x4d4>
  {
    __HAL_UART_CLEAR_IDLEFLAG(huart);
 80044d2:	2300      	movs	r3, #0
 80044d4:	60bb      	str	r3, [r7, #8]
 80044d6:	687b      	ldr	r3, [r7, #4]
 80044d8:	681b      	ldr	r3, [r3, #0]
 80044da:	681b      	ldr	r3, [r3, #0]
 80044dc:	60bb      	str	r3, [r7, #8]
 80044de:	687b      	ldr	r3, [r7, #4]
 80044e0:	681b      	ldr	r3, [r3, #0]
 80044e2:	685b      	ldr	r3, [r3, #4]
 80044e4:	60bb      	str	r3, [r7, #8]
 80044e6:	68bb      	ldr	r3, [r7, #8]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80044e8:	687b      	ldr	r3, [r7, #4]
 80044ea:	681b      	ldr	r3, [r3, #0]
 80044ec:	695b      	ldr	r3, [r3, #20]
 80044ee:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80044f2:	2b00      	cmp	r3, #0
 80044f4:	f000 80b6 	beq.w	8004664 <HAL_UART_IRQHandler+0x3e4>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 80044f8:	687b      	ldr	r3, [r7, #4]
 80044fa:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80044fc:	681b      	ldr	r3, [r3, #0]
 80044fe:	685b      	ldr	r3, [r3, #4]
 8004500:	f8a7 30be 	strh.w	r3, [r7, #190]	@ 0xbe
      if ((nb_remaining_rx_data > 0U)
 8004504:	f8b7 30be 	ldrh.w	r3, [r7, #190]	@ 0xbe
 8004508:	2b00      	cmp	r3, #0
 800450a:	f000 8145 	beq.w	8004798 <HAL_UART_IRQHandler+0x518>
          && (nb_remaining_rx_data < huart->RxXferSize))
 800450e:	687b      	ldr	r3, [r7, #4]
 8004510:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 8004512:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 8004516:	429a      	cmp	r2, r3
 8004518:	f080 813e 	bcs.w	8004798 <HAL_UART_IRQHandler+0x518>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 800451c:	687b      	ldr	r3, [r7, #4]
 800451e:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 8004522:	85da      	strh	r2, [r3, #46]	@ 0x2e

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (huart->hdmarx->Init.Mode != DMA_CIRCULAR)
 8004524:	687b      	ldr	r3, [r7, #4]
 8004526:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8004528:	699b      	ldr	r3, [r3, #24]
 800452a:	2b20      	cmp	r3, #32
 800452c:	f000 8088 	beq.w	8004640 <HAL_UART_IRQHandler+0x3c0>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8004530:	687b      	ldr	r3, [r7, #4]
 8004532:	681b      	ldr	r3, [r3, #0]
 8004534:	330c      	adds	r3, #12
 8004536:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800453a:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 800453e:	e853 3f00 	ldrex	r3, [r3]
 8004542:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
   return(result);
 8004546:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 800454a:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 800454e:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 8004552:	687b      	ldr	r3, [r7, #4]
 8004554:	681b      	ldr	r3, [r3, #0]
 8004556:	330c      	adds	r3, #12
 8004558:	f8d7 20b8 	ldr.w	r2, [r7, #184]	@ 0xb8
 800455c:	f8c7 2094 	str.w	r2, [r7, #148]	@ 0x94
 8004560:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004564:	f8d7 1090 	ldr.w	r1, [r7, #144]	@ 0x90
 8004568:	f8d7 2094 	ldr.w	r2, [r7, #148]	@ 0x94
 800456c:	e841 2300 	strex	r3, r2, [r1]
 8004570:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
   return(result);
 8004574:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8004578:	2b00      	cmp	r3, #0
 800457a:	d1d9      	bne.n	8004530 <HAL_UART_IRQHandler+0x2b0>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800457c:	687b      	ldr	r3, [r7, #4]
 800457e:	681b      	ldr	r3, [r3, #0]
 8004580:	3314      	adds	r3, #20
 8004582:	677b      	str	r3, [r7, #116]	@ 0x74
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004584:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8004586:	e853 3f00 	ldrex	r3, [r3]
 800458a:	673b      	str	r3, [r7, #112]	@ 0x70
   return(result);
 800458c:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 800458e:	f023 0301 	bic.w	r3, r3, #1
 8004592:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 8004596:	687b      	ldr	r3, [r7, #4]
 8004598:	681b      	ldr	r3, [r3, #0]
 800459a:	3314      	adds	r3, #20
 800459c:	f8d7 20b4 	ldr.w	r2, [r7, #180]	@ 0xb4
 80045a0:	f8c7 2080 	str.w	r2, [r7, #128]	@ 0x80
 80045a4:	67fb      	str	r3, [r7, #124]	@ 0x7c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80045a6:	6ff9      	ldr	r1, [r7, #124]	@ 0x7c
 80045a8:	f8d7 2080 	ldr.w	r2, [r7, #128]	@ 0x80
 80045ac:	e841 2300 	strex	r3, r2, [r1]
 80045b0:	67bb      	str	r3, [r7, #120]	@ 0x78
   return(result);
 80045b2:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 80045b4:	2b00      	cmp	r3, #0
 80045b6:	d1e1      	bne.n	800457c <HAL_UART_IRQHandler+0x2fc>

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 80045b8:	687b      	ldr	r3, [r7, #4]
 80045ba:	681b      	ldr	r3, [r3, #0]
 80045bc:	3314      	adds	r3, #20
 80045be:	663b      	str	r3, [r7, #96]	@ 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80045c0:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 80045c2:	e853 3f00 	ldrex	r3, [r3]
 80045c6:	65fb      	str	r3, [r7, #92]	@ 0x5c
   return(result);
 80045c8:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 80045ca:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 80045ce:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 80045d2:	687b      	ldr	r3, [r7, #4]
 80045d4:	681b      	ldr	r3, [r3, #0]
 80045d6:	3314      	adds	r3, #20
 80045d8:	f8d7 20b0 	ldr.w	r2, [r7, #176]	@ 0xb0
 80045dc:	66fa      	str	r2, [r7, #108]	@ 0x6c
 80045de:	66bb      	str	r3, [r7, #104]	@ 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80045e0:	6eb9      	ldr	r1, [r7, #104]	@ 0x68
 80045e2:	6efa      	ldr	r2, [r7, #108]	@ 0x6c
 80045e4:	e841 2300 	strex	r3, r2, [r1]
 80045e8:	667b      	str	r3, [r7, #100]	@ 0x64
   return(result);
 80045ea:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 80045ec:	2b00      	cmp	r3, #0
 80045ee:	d1e3      	bne.n	80045b8 <HAL_UART_IRQHandler+0x338>

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 80045f0:	687b      	ldr	r3, [r7, #4]
 80045f2:	2220      	movs	r2, #32
 80045f4:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80045f8:	687b      	ldr	r3, [r7, #4]
 80045fa:	2200      	movs	r2, #0
 80045fc:	631a      	str	r2, [r3, #48]	@ 0x30

          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80045fe:	687b      	ldr	r3, [r7, #4]
 8004600:	681b      	ldr	r3, [r3, #0]
 8004602:	330c      	adds	r3, #12
 8004604:	64fb      	str	r3, [r7, #76]	@ 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004606:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8004608:	e853 3f00 	ldrex	r3, [r3]
 800460c:	64bb      	str	r3, [r7, #72]	@ 0x48
   return(result);
 800460e:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8004610:	f023 0310 	bic.w	r3, r3, #16
 8004614:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
 8004618:	687b      	ldr	r3, [r7, #4]
 800461a:	681b      	ldr	r3, [r3, #0]
 800461c:	330c      	adds	r3, #12
 800461e:	f8d7 20ac 	ldr.w	r2, [r7, #172]	@ 0xac
 8004622:	65ba      	str	r2, [r7, #88]	@ 0x58
 8004624:	657b      	str	r3, [r7, #84]	@ 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004626:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 8004628:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 800462a:	e841 2300 	strex	r3, r2, [r1]
 800462e:	653b      	str	r3, [r7, #80]	@ 0x50
   return(result);
 8004630:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8004632:	2b00      	cmp	r3, #0
 8004634:	d1e3      	bne.n	80045fe <HAL_UART_IRQHandler+0x37e>

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 8004636:	687b      	ldr	r3, [r7, #4]
 8004638:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800463a:	4618      	mov	r0, r3
 800463c:	f7fe fc08 	bl	8002e50 <HAL_DMA_Abort>
        }

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
        In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 8004640:	687b      	ldr	r3, [r7, #4]
 8004642:	2202      	movs	r2, #2
 8004644:	635a      	str	r2, [r3, #52]	@ 0x34
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 8004646:	687b      	ldr	r3, [r7, #4]
 8004648:	8d9a      	ldrh	r2, [r3, #44]	@ 0x2c
 800464a:	687b      	ldr	r3, [r7, #4]
 800464c:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 800464e:	b29b      	uxth	r3, r3
 8004650:	1ad3      	subs	r3, r2, r3
 8004652:	b29b      	uxth	r3, r3
 8004654:	4619      	mov	r1, r3
 8004656:	6878      	ldr	r0, [r7, #4]
 8004658:	f000 f8b6 	bl	80047c8 <HAL_UARTEx_RxEventCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }
      return;
 800465c:	e09c      	b.n	8004798 <HAL_UART_IRQHandler+0x518>
 800465e:	bf00      	nop
 8004660:	08004cff 	.word	0x08004cff
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 8004664:	687b      	ldr	r3, [r7, #4]
 8004666:	8d9a      	ldrh	r2, [r3, #44]	@ 0x2c
 8004668:	687b      	ldr	r3, [r7, #4]
 800466a:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 800466c:	b29b      	uxth	r3, r3
 800466e:	1ad3      	subs	r3, r2, r3
 8004670:	f8a7 30ce 	strh.w	r3, [r7, #206]	@ 0xce
      if ((huart->RxXferCount > 0U)
 8004674:	687b      	ldr	r3, [r7, #4]
 8004676:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 8004678:	b29b      	uxth	r3, r3
 800467a:	2b00      	cmp	r3, #0
 800467c:	f000 808e 	beq.w	800479c <HAL_UART_IRQHandler+0x51c>
          && (nb_rx_data > 0U))
 8004680:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 8004684:	2b00      	cmp	r3, #0
 8004686:	f000 8089 	beq.w	800479c <HAL_UART_IRQHandler+0x51c>
      {
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 800468a:	687b      	ldr	r3, [r7, #4]
 800468c:	681b      	ldr	r3, [r3, #0]
 800468e:	330c      	adds	r3, #12
 8004690:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004692:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8004694:	e853 3f00 	ldrex	r3, [r3]
 8004698:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 800469a:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800469c:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 80046a0:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 80046a4:	687b      	ldr	r3, [r7, #4]
 80046a6:	681b      	ldr	r3, [r3, #0]
 80046a8:	330c      	adds	r3, #12
 80046aa:	f8d7 20c8 	ldr.w	r2, [r7, #200]	@ 0xc8
 80046ae:	647a      	str	r2, [r7, #68]	@ 0x44
 80046b0:	643b      	str	r3, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80046b2:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 80046b4:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 80046b6:	e841 2300 	strex	r3, r2, [r1]
 80046ba:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 80046bc:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80046be:	2b00      	cmp	r3, #0
 80046c0:	d1e3      	bne.n	800468a <HAL_UART_IRQHandler+0x40a>

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80046c2:	687b      	ldr	r3, [r7, #4]
 80046c4:	681b      	ldr	r3, [r3, #0]
 80046c6:	3314      	adds	r3, #20
 80046c8:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80046ca:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80046cc:	e853 3f00 	ldrex	r3, [r3]
 80046d0:	623b      	str	r3, [r7, #32]
   return(result);
 80046d2:	6a3b      	ldr	r3, [r7, #32]
 80046d4:	f023 0301 	bic.w	r3, r3, #1
 80046d8:	f8c7 30c4 	str.w	r3, [r7, #196]	@ 0xc4
 80046dc:	687b      	ldr	r3, [r7, #4]
 80046de:	681b      	ldr	r3, [r3, #0]
 80046e0:	3314      	adds	r3, #20
 80046e2:	f8d7 20c4 	ldr.w	r2, [r7, #196]	@ 0xc4
 80046e6:	633a      	str	r2, [r7, #48]	@ 0x30
 80046e8:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80046ea:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 80046ec:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 80046ee:	e841 2300 	strex	r3, r2, [r1]
 80046f2:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 80046f4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80046f6:	2b00      	cmp	r3, #0
 80046f8:	d1e3      	bne.n	80046c2 <HAL_UART_IRQHandler+0x442>

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 80046fa:	687b      	ldr	r3, [r7, #4]
 80046fc:	2220      	movs	r2, #32
 80046fe:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8004702:	687b      	ldr	r3, [r7, #4]
 8004704:	2200      	movs	r2, #0
 8004706:	631a      	str	r2, [r3, #48]	@ 0x30

        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8004708:	687b      	ldr	r3, [r7, #4]
 800470a:	681b      	ldr	r3, [r3, #0]
 800470c:	330c      	adds	r3, #12
 800470e:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004710:	693b      	ldr	r3, [r7, #16]
 8004712:	e853 3f00 	ldrex	r3, [r3]
 8004716:	60fb      	str	r3, [r7, #12]
   return(result);
 8004718:	68fb      	ldr	r3, [r7, #12]
 800471a:	f023 0310 	bic.w	r3, r3, #16
 800471e:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 8004722:	687b      	ldr	r3, [r7, #4]
 8004724:	681b      	ldr	r3, [r3, #0]
 8004726:	330c      	adds	r3, #12
 8004728:	f8d7 20c0 	ldr.w	r2, [r7, #192]	@ 0xc0
 800472c:	61fa      	str	r2, [r7, #28]
 800472e:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004730:	69b9      	ldr	r1, [r7, #24]
 8004732:	69fa      	ldr	r2, [r7, #28]
 8004734:	e841 2300 	strex	r3, r2, [r1]
 8004738:	617b      	str	r3, [r7, #20]
   return(result);
 800473a:	697b      	ldr	r3, [r7, #20]
 800473c:	2b00      	cmp	r3, #0
 800473e:	d1e3      	bne.n	8004708 <HAL_UART_IRQHandler+0x488>

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 8004740:	687b      	ldr	r3, [r7, #4]
 8004742:	2202      	movs	r2, #2
 8004744:	635a      	str	r2, [r3, #52]	@ 0x34
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 8004746:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 800474a:	4619      	mov	r1, r3
 800474c:	6878      	ldr	r0, [r7, #4]
 800474e:	f000 f83b 	bl	80047c8 <HAL_UARTEx_RxEventCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }
      return;
 8004752:	e023      	b.n	800479c <HAL_UART_IRQHandler+0x51c>
    }
  }

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_SR_TXE) != RESET) && ((cr1its & USART_CR1_TXEIE) != RESET))
 8004754:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8004758:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800475c:	2b00      	cmp	r3, #0
 800475e:	d009      	beq.n	8004774 <HAL_UART_IRQHandler+0x4f4>
 8004760:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8004764:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8004768:	2b00      	cmp	r3, #0
 800476a:	d003      	beq.n	8004774 <HAL_UART_IRQHandler+0x4f4>
  {
    UART_Transmit_IT(huart);
 800476c:	6878      	ldr	r0, [r7, #4]
 800476e:	f000 fada 	bl	8004d26 <UART_Transmit_IT>
    return;
 8004772:	e014      	b.n	800479e <HAL_UART_IRQHandler+0x51e>
  }

  /* UART in mode Transmitter end --------------------------------------------*/
  if (((isrflags & USART_SR_TC) != RESET) && ((cr1its & USART_CR1_TCIE) != RESET))
 8004774:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8004778:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800477c:	2b00      	cmp	r3, #0
 800477e:	d00e      	beq.n	800479e <HAL_UART_IRQHandler+0x51e>
 8004780:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8004784:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8004788:	2b00      	cmp	r3, #0
 800478a:	d008      	beq.n	800479e <HAL_UART_IRQHandler+0x51e>
  {
    UART_EndTransmit_IT(huart);
 800478c:	6878      	ldr	r0, [r7, #4]
 800478e:	f000 fb19 	bl	8004dc4 <UART_EndTransmit_IT>
    return;
 8004792:	e004      	b.n	800479e <HAL_UART_IRQHandler+0x51e>
    return;
 8004794:	bf00      	nop
 8004796:	e002      	b.n	800479e <HAL_UART_IRQHandler+0x51e>
      return;
 8004798:	bf00      	nop
 800479a:	e000      	b.n	800479e <HAL_UART_IRQHandler+0x51e>
      return;
 800479c:	bf00      	nop
  }
}
 800479e:	37e8      	adds	r7, #232	@ 0xe8
 80047a0:	46bd      	mov	sp, r7
 80047a2:	bd80      	pop	{r7, pc}

080047a4 <HAL_UART_TxCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 80047a4:	b480      	push	{r7}
 80047a6:	b083      	sub	sp, #12
 80047a8:	af00      	add	r7, sp, #0
 80047aa:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_TxCpltCallback could be implemented in the user file
   */
}
 80047ac:	bf00      	nop
 80047ae:	370c      	adds	r7, #12
 80047b0:	46bd      	mov	sp, r7
 80047b2:	bc80      	pop	{r7}
 80047b4:	4770      	bx	lr

080047b6 <HAL_UART_RxHalfCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_RxHalfCpltCallback(UART_HandleTypeDef *huart)
{
 80047b6:	b480      	push	{r7}
 80047b8:	b083      	sub	sp, #12
 80047ba:	af00      	add	r7, sp, #0
 80047bc:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_RxHalfCpltCallback could be implemented in the user file
   */
}
 80047be:	bf00      	nop
 80047c0:	370c      	adds	r7, #12
 80047c2:	46bd      	mov	sp, r7
 80047c4:	bc80      	pop	{r7}
 80047c6:	4770      	bx	lr

080047c8 <HAL_UARTEx_RxEventCallback>:
  * @param  Size  Number of data available in application reception buffer (indicates a position in
  *               reception buffer until which, data are available)
  * @retval None
  */
__weak void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 80047c8:	b480      	push	{r7}
 80047ca:	b083      	sub	sp, #12
 80047cc:	af00      	add	r7, sp, #0
 80047ce:	6078      	str	r0, [r7, #4]
 80047d0:	460b      	mov	r3, r1
 80047d2:	807b      	strh	r3, [r7, #2]
  UNUSED(Size);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxEventCallback can be implemented in the user file.
   */
}
 80047d4:	bf00      	nop
 80047d6:	370c      	adds	r7, #12
 80047d8:	46bd      	mov	sp, r7
 80047da:	bc80      	pop	{r7}
 80047dc:	4770      	bx	lr

080047de <UART_DMAReceiveCplt>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAReceiveCplt(DMA_HandleTypeDef *hdma)
{
 80047de:	b580      	push	{r7, lr}
 80047e0:	b09c      	sub	sp, #112	@ 0x70
 80047e2:	af00      	add	r7, sp, #0
 80047e4:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 80047e6:	687b      	ldr	r3, [r7, #4]
 80047e8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80047ea:	66fb      	str	r3, [r7, #108]	@ 0x6c

  /* DMA Normal mode*/
  if ((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 80047ec:	687b      	ldr	r3, [r7, #4]
 80047ee:	681b      	ldr	r3, [r3, #0]
 80047f0:	681b      	ldr	r3, [r3, #0]
 80047f2:	f003 0320 	and.w	r3, r3, #32
 80047f6:	2b00      	cmp	r3, #0
 80047f8:	d172      	bne.n	80048e0 <UART_DMAReceiveCplt+0x102>
  {
    huart->RxXferCount = 0U;
 80047fa:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 80047fc:	2200      	movs	r2, #0
 80047fe:	85da      	strh	r2, [r3, #46]	@ 0x2e

    /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8004800:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8004802:	681b      	ldr	r3, [r3, #0]
 8004804:	330c      	adds	r3, #12
 8004806:	64fb      	str	r3, [r7, #76]	@ 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004808:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800480a:	e853 3f00 	ldrex	r3, [r3]
 800480e:	64bb      	str	r3, [r7, #72]	@ 0x48
   return(result);
 8004810:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8004812:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8004816:	66bb      	str	r3, [r7, #104]	@ 0x68
 8004818:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800481a:	681b      	ldr	r3, [r3, #0]
 800481c:	330c      	adds	r3, #12
 800481e:	6eba      	ldr	r2, [r7, #104]	@ 0x68
 8004820:	65ba      	str	r2, [r7, #88]	@ 0x58
 8004822:	657b      	str	r3, [r7, #84]	@ 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004824:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 8004826:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 8004828:	e841 2300 	strex	r3, r2, [r1]
 800482c:	653b      	str	r3, [r7, #80]	@ 0x50
   return(result);
 800482e:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8004830:	2b00      	cmp	r3, #0
 8004832:	d1e5      	bne.n	8004800 <UART_DMAReceiveCplt+0x22>
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8004834:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8004836:	681b      	ldr	r3, [r3, #0]
 8004838:	3314      	adds	r3, #20
 800483a:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800483c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800483e:	e853 3f00 	ldrex	r3, [r3]
 8004842:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 8004844:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8004846:	f023 0301 	bic.w	r3, r3, #1
 800484a:	667b      	str	r3, [r7, #100]	@ 0x64
 800484c:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800484e:	681b      	ldr	r3, [r3, #0]
 8004850:	3314      	adds	r3, #20
 8004852:	6e7a      	ldr	r2, [r7, #100]	@ 0x64
 8004854:	647a      	str	r2, [r7, #68]	@ 0x44
 8004856:	643b      	str	r3, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004858:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 800485a:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 800485c:	e841 2300 	strex	r3, r2, [r1]
 8004860:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 8004862:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8004864:	2b00      	cmp	r3, #0
 8004866:	d1e5      	bne.n	8004834 <UART_DMAReceiveCplt+0x56>

    /* Disable the DMA transfer for the receiver request by setting the DMAR bit
       in the UART CR3 register */
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8004868:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800486a:	681b      	ldr	r3, [r3, #0]
 800486c:	3314      	adds	r3, #20
 800486e:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004870:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004872:	e853 3f00 	ldrex	r3, [r3]
 8004876:	623b      	str	r3, [r7, #32]
   return(result);
 8004878:	6a3b      	ldr	r3, [r7, #32]
 800487a:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 800487e:	663b      	str	r3, [r7, #96]	@ 0x60
 8004880:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8004882:	681b      	ldr	r3, [r3, #0]
 8004884:	3314      	adds	r3, #20
 8004886:	6e3a      	ldr	r2, [r7, #96]	@ 0x60
 8004888:	633a      	str	r2, [r7, #48]	@ 0x30
 800488a:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800488c:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 800488e:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8004890:	e841 2300 	strex	r3, r2, [r1]
 8004894:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 8004896:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004898:	2b00      	cmp	r3, #0
 800489a:	d1e5      	bne.n	8004868 <UART_DMAReceiveCplt+0x8a>

    /* At end of Rx process, restore huart->RxState to Ready */
    huart->RxState = HAL_UART_STATE_READY;
 800489c:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800489e:	2220      	movs	r2, #32
 80048a0:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

    /* If Reception till IDLE event has been selected, Disable IDLE Interrupt */
    if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80048a4:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 80048a6:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80048a8:	2b01      	cmp	r3, #1
 80048aa:	d119      	bne.n	80048e0 <UART_DMAReceiveCplt+0x102>
    {
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80048ac:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 80048ae:	681b      	ldr	r3, [r3, #0]
 80048b0:	330c      	adds	r3, #12
 80048b2:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80048b4:	693b      	ldr	r3, [r7, #16]
 80048b6:	e853 3f00 	ldrex	r3, [r3]
 80048ba:	60fb      	str	r3, [r7, #12]
   return(result);
 80048bc:	68fb      	ldr	r3, [r7, #12]
 80048be:	f023 0310 	bic.w	r3, r3, #16
 80048c2:	65fb      	str	r3, [r7, #92]	@ 0x5c
 80048c4:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 80048c6:	681b      	ldr	r3, [r3, #0]
 80048c8:	330c      	adds	r3, #12
 80048ca:	6dfa      	ldr	r2, [r7, #92]	@ 0x5c
 80048cc:	61fa      	str	r2, [r7, #28]
 80048ce:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80048d0:	69b9      	ldr	r1, [r7, #24]
 80048d2:	69fa      	ldr	r2, [r7, #28]
 80048d4:	e841 2300 	strex	r3, r2, [r1]
 80048d8:	617b      	str	r3, [r7, #20]
   return(result);
 80048da:	697b      	ldr	r3, [r7, #20]
 80048dc:	2b00      	cmp	r3, #0
 80048de:	d1e5      	bne.n	80048ac <UART_DMAReceiveCplt+0xce>
    }
  }

  /* Initialize type of RxEvent that correspond to RxEvent callback execution;
   In this case, Rx Event type is Transfer Complete */
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 80048e0:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 80048e2:	2200      	movs	r2, #0
 80048e4:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : use Rx Event callback */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80048e6:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 80048e8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80048ea:	2b01      	cmp	r3, #1
 80048ec:	d106      	bne.n	80048fc <UART_DMAReceiveCplt+0x11e>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /*Call registered Rx Event callback*/
    huart->RxEventCallback(huart, huart->RxXferSize);
#else
    /*Call legacy weak Rx Event callback*/
    HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 80048ee:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 80048f0:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 80048f2:	4619      	mov	r1, r3
 80048f4:	6ef8      	ldr	r0, [r7, #108]	@ 0x6c
 80048f6:	f7ff ff67 	bl	80047c8 <HAL_UARTEx_RxEventCallback>
#else
    /*Call legacy weak Rx complete callback*/
    HAL_UART_RxCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
  }
}
 80048fa:	e002      	b.n	8004902 <UART_DMAReceiveCplt+0x124>
    HAL_UART_RxCpltCallback(huart);
 80048fc:	6ef8      	ldr	r0, [r7, #108]	@ 0x6c
 80048fe:	f7fd fe8e 	bl	800261e <HAL_UART_RxCpltCallback>
}
 8004902:	bf00      	nop
 8004904:	3770      	adds	r7, #112	@ 0x70
 8004906:	46bd      	mov	sp, r7
 8004908:	bd80      	pop	{r7, pc}

0800490a <UART_DMARxHalfCplt>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMARxHalfCplt(DMA_HandleTypeDef *hdma)
{
 800490a:	b580      	push	{r7, lr}
 800490c:	b084      	sub	sp, #16
 800490e:	af00      	add	r7, sp, #0
 8004910:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8004912:	687b      	ldr	r3, [r7, #4]
 8004914:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004916:	60fb      	str	r3, [r7, #12]

  /* Initialize type of RxEvent that correspond to RxEvent callback execution;
     In this case, Rx Event type is Half Transfer */
  huart->RxEventType = HAL_UART_RXEVENT_HT;
 8004918:	68fb      	ldr	r3, [r7, #12]
 800491a:	2201      	movs	r2, #1
 800491c:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : use Rx Event callback */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800491e:	68fb      	ldr	r3, [r7, #12]
 8004920:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004922:	2b01      	cmp	r3, #1
 8004924:	d108      	bne.n	8004938 <UART_DMARxHalfCplt+0x2e>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /*Call registered Rx Event callback*/
    huart->RxEventCallback(huart, huart->RxXferSize / 2U);
#else
    /*Call legacy weak Rx Event callback*/
    HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize / 2U);
 8004926:	68fb      	ldr	r3, [r7, #12]
 8004928:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 800492a:	085b      	lsrs	r3, r3, #1
 800492c:	b29b      	uxth	r3, r3
 800492e:	4619      	mov	r1, r3
 8004930:	68f8      	ldr	r0, [r7, #12]
 8004932:	f7ff ff49 	bl	80047c8 <HAL_UARTEx_RxEventCallback>
#else
    /*Call legacy weak Rx Half complete callback*/
    HAL_UART_RxHalfCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
  }
}
 8004936:	e002      	b.n	800493e <UART_DMARxHalfCplt+0x34>
    HAL_UART_RxHalfCpltCallback(huart);
 8004938:	68f8      	ldr	r0, [r7, #12]
 800493a:	f7ff ff3c 	bl	80047b6 <HAL_UART_RxHalfCpltCallback>
}
 800493e:	bf00      	nop
 8004940:	3710      	adds	r7, #16
 8004942:	46bd      	mov	sp, r7
 8004944:	bd80      	pop	{r7, pc}

08004946 <UART_DMAError>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAError(DMA_HandleTypeDef *hdma)
{
 8004946:	b580      	push	{r7, lr}
 8004948:	b084      	sub	sp, #16
 800494a:	af00      	add	r7, sp, #0
 800494c:	6078      	str	r0, [r7, #4]
  uint32_t dmarequest = 0x00U;
 800494e:	2300      	movs	r3, #0
 8004950:	60fb      	str	r3, [r7, #12]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8004952:	687b      	ldr	r3, [r7, #4]
 8004954:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004956:	60bb      	str	r3, [r7, #8]

  /* Stop UART DMA Tx request if ongoing */
  dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAT);
 8004958:	68bb      	ldr	r3, [r7, #8]
 800495a:	681b      	ldr	r3, [r3, #0]
 800495c:	695b      	ldr	r3, [r3, #20]
 800495e:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8004962:	2b00      	cmp	r3, #0
 8004964:	bf14      	ite	ne
 8004966:	2301      	movne	r3, #1
 8004968:	2300      	moveq	r3, #0
 800496a:	b2db      	uxtb	r3, r3
 800496c:	60fb      	str	r3, [r7, #12]
  if ((huart->gState == HAL_UART_STATE_BUSY_TX) && dmarequest)
 800496e:	68bb      	ldr	r3, [r7, #8]
 8004970:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8004974:	b2db      	uxtb	r3, r3
 8004976:	2b21      	cmp	r3, #33	@ 0x21
 8004978:	d108      	bne.n	800498c <UART_DMAError+0x46>
 800497a:	68fb      	ldr	r3, [r7, #12]
 800497c:	2b00      	cmp	r3, #0
 800497e:	d005      	beq.n	800498c <UART_DMAError+0x46>
  {
    huart->TxXferCount = 0x00U;
 8004980:	68bb      	ldr	r3, [r7, #8]
 8004982:	2200      	movs	r2, #0
 8004984:	84da      	strh	r2, [r3, #38]	@ 0x26
    UART_EndTxTransfer(huart);
 8004986:	68b8      	ldr	r0, [r7, #8]
 8004988:	f000 f930 	bl	8004bec <UART_EndTxTransfer>
  }

  /* Stop UART DMA Rx request if ongoing */
  dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 800498c:	68bb      	ldr	r3, [r7, #8]
 800498e:	681b      	ldr	r3, [r3, #0]
 8004990:	695b      	ldr	r3, [r3, #20]
 8004992:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8004996:	2b00      	cmp	r3, #0
 8004998:	bf14      	ite	ne
 800499a:	2301      	movne	r3, #1
 800499c:	2300      	moveq	r3, #0
 800499e:	b2db      	uxtb	r3, r3
 80049a0:	60fb      	str	r3, [r7, #12]
  if ((huart->RxState == HAL_UART_STATE_BUSY_RX) && dmarequest)
 80049a2:	68bb      	ldr	r3, [r7, #8]
 80049a4:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 80049a8:	b2db      	uxtb	r3, r3
 80049aa:	2b22      	cmp	r3, #34	@ 0x22
 80049ac:	d108      	bne.n	80049c0 <UART_DMAError+0x7a>
 80049ae:	68fb      	ldr	r3, [r7, #12]
 80049b0:	2b00      	cmp	r3, #0
 80049b2:	d005      	beq.n	80049c0 <UART_DMAError+0x7a>
  {
    huart->RxXferCount = 0x00U;
 80049b4:	68bb      	ldr	r3, [r7, #8]
 80049b6:	2200      	movs	r2, #0
 80049b8:	85da      	strh	r2, [r3, #46]	@ 0x2e
    UART_EndRxTransfer(huart);
 80049ba:	68b8      	ldr	r0, [r7, #8]
 80049bc:	f000 f93d 	bl	8004c3a <UART_EndRxTransfer>
  }

  huart->ErrorCode |= HAL_UART_ERROR_DMA;
 80049c0:	68bb      	ldr	r3, [r7, #8]
 80049c2:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80049c4:	f043 0210 	orr.w	r2, r3, #16
 80049c8:	68bb      	ldr	r3, [r7, #8]
 80049ca:	645a      	str	r2, [r3, #68]	@ 0x44
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 80049cc:	68b8      	ldr	r0, [r7, #8]
 80049ce:	f7fd fe1d 	bl	800260c <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 80049d2:	bf00      	nop
 80049d4:	3710      	adds	r7, #16
 80049d6:	46bd      	mov	sp, r7
 80049d8:	bd80      	pop	{r7, pc}

080049da <UART_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                                     uint32_t Tickstart, uint32_t Timeout)
{
 80049da:	b580      	push	{r7, lr}
 80049dc:	b090      	sub	sp, #64	@ 0x40
 80049de:	af00      	add	r7, sp, #0
 80049e0:	60f8      	str	r0, [r7, #12]
 80049e2:	60b9      	str	r1, [r7, #8]
 80049e4:	603b      	str	r3, [r7, #0]
 80049e6:	4613      	mov	r3, r2
 80049e8:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80049ea:	e050      	b.n	8004a8e <UART_WaitOnFlagUntilTimeout+0xb4>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80049ec:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 80049ee:	f1b3 3fff 	cmp.w	r3, #4294967295
 80049f2:	d04c      	beq.n	8004a8e <UART_WaitOnFlagUntilTimeout+0xb4>
    {
      if ((Timeout == 0U) || ((HAL_GetTick() - Tickstart) > Timeout))
 80049f4:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 80049f6:	2b00      	cmp	r3, #0
 80049f8:	d007      	beq.n	8004a0a <UART_WaitOnFlagUntilTimeout+0x30>
 80049fa:	f7fd ffa5 	bl	8002948 <HAL_GetTick>
 80049fe:	4602      	mov	r2, r0
 8004a00:	683b      	ldr	r3, [r7, #0]
 8004a02:	1ad3      	subs	r3, r2, r3
 8004a04:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8004a06:	429a      	cmp	r2, r3
 8004a08:	d241      	bcs.n	8004a8e <UART_WaitOnFlagUntilTimeout+0xb4>
      {
        /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts for the interrupt process */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 8004a0a:	68fb      	ldr	r3, [r7, #12]
 8004a0c:	681b      	ldr	r3, [r3, #0]
 8004a0e:	330c      	adds	r3, #12
 8004a10:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004a12:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004a14:	e853 3f00 	ldrex	r3, [r3]
 8004a18:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 8004a1a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004a1c:	f423 73d0 	bic.w	r3, r3, #416	@ 0x1a0
 8004a20:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8004a22:	68fb      	ldr	r3, [r7, #12]
 8004a24:	681b      	ldr	r3, [r3, #0]
 8004a26:	330c      	adds	r3, #12
 8004a28:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
 8004a2a:	637a      	str	r2, [r7, #52]	@ 0x34
 8004a2c:	633b      	str	r3, [r7, #48]	@ 0x30
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004a2e:	6b39      	ldr	r1, [r7, #48]	@ 0x30
 8004a30:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 8004a32:	e841 2300 	strex	r3, r2, [r1]
 8004a36:	62fb      	str	r3, [r7, #44]	@ 0x2c
   return(result);
 8004a38:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8004a3a:	2b00      	cmp	r3, #0
 8004a3c:	d1e5      	bne.n	8004a0a <UART_WaitOnFlagUntilTimeout+0x30>
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8004a3e:	68fb      	ldr	r3, [r7, #12]
 8004a40:	681b      	ldr	r3, [r3, #0]
 8004a42:	3314      	adds	r3, #20
 8004a44:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004a46:	697b      	ldr	r3, [r7, #20]
 8004a48:	e853 3f00 	ldrex	r3, [r3]
 8004a4c:	613b      	str	r3, [r7, #16]
   return(result);
 8004a4e:	693b      	ldr	r3, [r7, #16]
 8004a50:	f023 0301 	bic.w	r3, r3, #1
 8004a54:	63bb      	str	r3, [r7, #56]	@ 0x38
 8004a56:	68fb      	ldr	r3, [r7, #12]
 8004a58:	681b      	ldr	r3, [r3, #0]
 8004a5a:	3314      	adds	r3, #20
 8004a5c:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 8004a5e:	623a      	str	r2, [r7, #32]
 8004a60:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004a62:	69f9      	ldr	r1, [r7, #28]
 8004a64:	6a3a      	ldr	r2, [r7, #32]
 8004a66:	e841 2300 	strex	r3, r2, [r1]
 8004a6a:	61bb      	str	r3, [r7, #24]
   return(result);
 8004a6c:	69bb      	ldr	r3, [r7, #24]
 8004a6e:	2b00      	cmp	r3, #0
 8004a70:	d1e5      	bne.n	8004a3e <UART_WaitOnFlagUntilTimeout+0x64>

        huart->gState  = HAL_UART_STATE_READY;
 8004a72:	68fb      	ldr	r3, [r7, #12]
 8004a74:	2220      	movs	r2, #32
 8004a76:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
        huart->RxState = HAL_UART_STATE_READY;
 8004a7a:	68fb      	ldr	r3, [r7, #12]
 8004a7c:	2220      	movs	r2, #32
 8004a7e:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

        /* Process Unlocked */
        __HAL_UNLOCK(huart);
 8004a82:	68fb      	ldr	r3, [r7, #12]
 8004a84:	2200      	movs	r2, #0
 8004a86:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

        return HAL_TIMEOUT;
 8004a8a:	2303      	movs	r3, #3
 8004a8c:	e00f      	b.n	8004aae <UART_WaitOnFlagUntilTimeout+0xd4>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8004a8e:	68fb      	ldr	r3, [r7, #12]
 8004a90:	681b      	ldr	r3, [r3, #0]
 8004a92:	681a      	ldr	r2, [r3, #0]
 8004a94:	68bb      	ldr	r3, [r7, #8]
 8004a96:	4013      	ands	r3, r2
 8004a98:	68ba      	ldr	r2, [r7, #8]
 8004a9a:	429a      	cmp	r2, r3
 8004a9c:	bf0c      	ite	eq
 8004a9e:	2301      	moveq	r3, #1
 8004aa0:	2300      	movne	r3, #0
 8004aa2:	b2db      	uxtb	r3, r3
 8004aa4:	461a      	mov	r2, r3
 8004aa6:	79fb      	ldrb	r3, [r7, #7]
 8004aa8:	429a      	cmp	r2, r3
 8004aaa:	d09f      	beq.n	80049ec <UART_WaitOnFlagUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 8004aac:	2300      	movs	r3, #0
}
 8004aae:	4618      	mov	r0, r3
 8004ab0:	3740      	adds	r7, #64	@ 0x40
 8004ab2:	46bd      	mov	sp, r7
 8004ab4:	bd80      	pop	{r7, pc}
	...

08004ab8 <UART_Start_Receive_DMA>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_Start_Receive_DMA(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8004ab8:	b580      	push	{r7, lr}
 8004aba:	b098      	sub	sp, #96	@ 0x60
 8004abc:	af00      	add	r7, sp, #0
 8004abe:	60f8      	str	r0, [r7, #12]
 8004ac0:	60b9      	str	r1, [r7, #8]
 8004ac2:	4613      	mov	r3, r2
 8004ac4:	80fb      	strh	r3, [r7, #6]
  uint32_t *tmp;

  huart->pRxBuffPtr = pData;
 8004ac6:	68ba      	ldr	r2, [r7, #8]
 8004ac8:	68fb      	ldr	r3, [r7, #12]
 8004aca:	629a      	str	r2, [r3, #40]	@ 0x28
  huart->RxXferSize = Size;
 8004acc:	68fb      	ldr	r3, [r7, #12]
 8004ace:	88fa      	ldrh	r2, [r7, #6]
 8004ad0:	859a      	strh	r2, [r3, #44]	@ 0x2c

  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8004ad2:	68fb      	ldr	r3, [r7, #12]
 8004ad4:	2200      	movs	r2, #0
 8004ad6:	645a      	str	r2, [r3, #68]	@ 0x44
  huart->RxState = HAL_UART_STATE_BUSY_RX;
 8004ad8:	68fb      	ldr	r3, [r7, #12]
 8004ada:	2222      	movs	r2, #34	@ 0x22
 8004adc:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

  /* Set the UART DMA transfer complete callback */
  huart->hdmarx->XferCpltCallback = UART_DMAReceiveCplt;
 8004ae0:	68fb      	ldr	r3, [r7, #12]
 8004ae2:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8004ae4:	4a3e      	ldr	r2, [pc, #248]	@ (8004be0 <UART_Start_Receive_DMA+0x128>)
 8004ae6:	629a      	str	r2, [r3, #40]	@ 0x28

  /* Set the UART DMA Half transfer complete callback */
  huart->hdmarx->XferHalfCpltCallback = UART_DMARxHalfCplt;
 8004ae8:	68fb      	ldr	r3, [r7, #12]
 8004aea:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8004aec:	4a3d      	ldr	r2, [pc, #244]	@ (8004be4 <UART_Start_Receive_DMA+0x12c>)
 8004aee:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the DMA error callback */
  huart->hdmarx->XferErrorCallback = UART_DMAError;
 8004af0:	68fb      	ldr	r3, [r7, #12]
 8004af2:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8004af4:	4a3c      	ldr	r2, [pc, #240]	@ (8004be8 <UART_Start_Receive_DMA+0x130>)
 8004af6:	631a      	str	r2, [r3, #48]	@ 0x30

  /* Set the DMA abort callback */
  huart->hdmarx->XferAbortCallback = NULL;
 8004af8:	68fb      	ldr	r3, [r7, #12]
 8004afa:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8004afc:	2200      	movs	r2, #0
 8004afe:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Enable the DMA stream */
  tmp = (uint32_t *)&pData;
 8004b00:	f107 0308 	add.w	r3, r7, #8
 8004b04:	65fb      	str	r3, [r7, #92]	@ 0x5c
  HAL_DMA_Start_IT(huart->hdmarx, (uint32_t)&huart->Instance->DR, *(uint32_t *)tmp, Size);
 8004b06:	68fb      	ldr	r3, [r7, #12]
 8004b08:	6bd8      	ldr	r0, [r3, #60]	@ 0x3c
 8004b0a:	68fb      	ldr	r3, [r7, #12]
 8004b0c:	681b      	ldr	r3, [r3, #0]
 8004b0e:	3304      	adds	r3, #4
 8004b10:	4619      	mov	r1, r3
 8004b12:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8004b14:	681a      	ldr	r2, [r3, #0]
 8004b16:	88fb      	ldrh	r3, [r7, #6]
 8004b18:	f7fe f93a 	bl	8002d90 <HAL_DMA_Start_IT>

  /* Clear the Overrun flag just before enabling the DMA Rx request: can be mandatory for the second transfer */
  __HAL_UART_CLEAR_OREFLAG(huart);
 8004b1c:	2300      	movs	r3, #0
 8004b1e:	613b      	str	r3, [r7, #16]
 8004b20:	68fb      	ldr	r3, [r7, #12]
 8004b22:	681b      	ldr	r3, [r3, #0]
 8004b24:	681b      	ldr	r3, [r3, #0]
 8004b26:	613b      	str	r3, [r7, #16]
 8004b28:	68fb      	ldr	r3, [r7, #12]
 8004b2a:	681b      	ldr	r3, [r3, #0]
 8004b2c:	685b      	ldr	r3, [r3, #4]
 8004b2e:	613b      	str	r3, [r7, #16]
 8004b30:	693b      	ldr	r3, [r7, #16]

  if (huart->Init.Parity != UART_PARITY_NONE)
 8004b32:	68fb      	ldr	r3, [r7, #12]
 8004b34:	691b      	ldr	r3, [r3, #16]
 8004b36:	2b00      	cmp	r3, #0
 8004b38:	d019      	beq.n	8004b6e <UART_Start_Receive_DMA+0xb6>
  {
    /* Enable the UART Parity Error Interrupt */
    ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8004b3a:	68fb      	ldr	r3, [r7, #12]
 8004b3c:	681b      	ldr	r3, [r3, #0]
 8004b3e:	330c      	adds	r3, #12
 8004b40:	643b      	str	r3, [r7, #64]	@ 0x40
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004b42:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8004b44:	e853 3f00 	ldrex	r3, [r3]
 8004b48:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 8004b4a:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8004b4c:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8004b50:	65bb      	str	r3, [r7, #88]	@ 0x58
 8004b52:	68fb      	ldr	r3, [r7, #12]
 8004b54:	681b      	ldr	r3, [r3, #0]
 8004b56:	330c      	adds	r3, #12
 8004b58:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 8004b5a:	64fa      	str	r2, [r7, #76]	@ 0x4c
 8004b5c:	64bb      	str	r3, [r7, #72]	@ 0x48
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004b5e:	6cb9      	ldr	r1, [r7, #72]	@ 0x48
 8004b60:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 8004b62:	e841 2300 	strex	r3, r2, [r1]
 8004b66:	647b      	str	r3, [r7, #68]	@ 0x44
   return(result);
 8004b68:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8004b6a:	2b00      	cmp	r3, #0
 8004b6c:	d1e5      	bne.n	8004b3a <UART_Start_Receive_DMA+0x82>
  }

  /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
  ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8004b6e:	68fb      	ldr	r3, [r7, #12]
 8004b70:	681b      	ldr	r3, [r3, #0]
 8004b72:	3314      	adds	r3, #20
 8004b74:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004b76:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8004b78:	e853 3f00 	ldrex	r3, [r3]
 8004b7c:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 8004b7e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004b80:	f043 0301 	orr.w	r3, r3, #1
 8004b84:	657b      	str	r3, [r7, #84]	@ 0x54
 8004b86:	68fb      	ldr	r3, [r7, #12]
 8004b88:	681b      	ldr	r3, [r3, #0]
 8004b8a:	3314      	adds	r3, #20
 8004b8c:	6d7a      	ldr	r2, [r7, #84]	@ 0x54
 8004b8e:	63ba      	str	r2, [r7, #56]	@ 0x38
 8004b90:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004b92:	6b79      	ldr	r1, [r7, #52]	@ 0x34
 8004b94:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 8004b96:	e841 2300 	strex	r3, r2, [r1]
 8004b9a:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 8004b9c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004b9e:	2b00      	cmp	r3, #0
 8004ba0:	d1e5      	bne.n	8004b6e <UART_Start_Receive_DMA+0xb6>

  /* Enable the DMA transfer for the receiver request by setting the DMAR bit
  in the UART CR3 register */
  ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8004ba2:	68fb      	ldr	r3, [r7, #12]
 8004ba4:	681b      	ldr	r3, [r3, #0]
 8004ba6:	3314      	adds	r3, #20
 8004ba8:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004baa:	69bb      	ldr	r3, [r7, #24]
 8004bac:	e853 3f00 	ldrex	r3, [r3]
 8004bb0:	617b      	str	r3, [r7, #20]
   return(result);
 8004bb2:	697b      	ldr	r3, [r7, #20]
 8004bb4:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8004bb8:	653b      	str	r3, [r7, #80]	@ 0x50
 8004bba:	68fb      	ldr	r3, [r7, #12]
 8004bbc:	681b      	ldr	r3, [r3, #0]
 8004bbe:	3314      	adds	r3, #20
 8004bc0:	6d3a      	ldr	r2, [r7, #80]	@ 0x50
 8004bc2:	627a      	str	r2, [r7, #36]	@ 0x24
 8004bc4:	623b      	str	r3, [r7, #32]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004bc6:	6a39      	ldr	r1, [r7, #32]
 8004bc8:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8004bca:	e841 2300 	strex	r3, r2, [r1]
 8004bce:	61fb      	str	r3, [r7, #28]
   return(result);
 8004bd0:	69fb      	ldr	r3, [r7, #28]
 8004bd2:	2b00      	cmp	r3, #0
 8004bd4:	d1e5      	bne.n	8004ba2 <UART_Start_Receive_DMA+0xea>

  return HAL_OK;
 8004bd6:	2300      	movs	r3, #0
}
 8004bd8:	4618      	mov	r0, r3
 8004bda:	3760      	adds	r7, #96	@ 0x60
 8004bdc:	46bd      	mov	sp, r7
 8004bde:	bd80      	pop	{r7, pc}
 8004be0:	080047df 	.word	0x080047df
 8004be4:	0800490b 	.word	0x0800490b
 8004be8:	08004947 	.word	0x08004947

08004bec <UART_EndTxTransfer>:
  * @brief  End ongoing Tx transfer on UART peripheral (following error detection or Transmit completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndTxTransfer(UART_HandleTypeDef *huart)
{
 8004bec:	b480      	push	{r7}
 8004bee:	b089      	sub	sp, #36	@ 0x24
 8004bf0:	af00      	add	r7, sp, #0
 8004bf2:	6078      	str	r0, [r7, #4]
  /* Disable TXEIE and TCIE interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE | USART_CR1_TCIE));
 8004bf4:	687b      	ldr	r3, [r7, #4]
 8004bf6:	681b      	ldr	r3, [r3, #0]
 8004bf8:	330c      	adds	r3, #12
 8004bfa:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004bfc:	68fb      	ldr	r3, [r7, #12]
 8004bfe:	e853 3f00 	ldrex	r3, [r3]
 8004c02:	60bb      	str	r3, [r7, #8]
   return(result);
 8004c04:	68bb      	ldr	r3, [r7, #8]
 8004c06:	f023 03c0 	bic.w	r3, r3, #192	@ 0xc0
 8004c0a:	61fb      	str	r3, [r7, #28]
 8004c0c:	687b      	ldr	r3, [r7, #4]
 8004c0e:	681b      	ldr	r3, [r3, #0]
 8004c10:	330c      	adds	r3, #12
 8004c12:	69fa      	ldr	r2, [r7, #28]
 8004c14:	61ba      	str	r2, [r7, #24]
 8004c16:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004c18:	6979      	ldr	r1, [r7, #20]
 8004c1a:	69ba      	ldr	r2, [r7, #24]
 8004c1c:	e841 2300 	strex	r3, r2, [r1]
 8004c20:	613b      	str	r3, [r7, #16]
   return(result);
 8004c22:	693b      	ldr	r3, [r7, #16]
 8004c24:	2b00      	cmp	r3, #0
 8004c26:	d1e5      	bne.n	8004bf4 <UART_EndTxTransfer+0x8>

  /* At end of Tx process, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 8004c28:	687b      	ldr	r3, [r7, #4]
 8004c2a:	2220      	movs	r2, #32
 8004c2c:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
}
 8004c30:	bf00      	nop
 8004c32:	3724      	adds	r7, #36	@ 0x24
 8004c34:	46bd      	mov	sp, r7
 8004c36:	bc80      	pop	{r7}
 8004c38:	4770      	bx	lr

08004c3a <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8004c3a:	b480      	push	{r7}
 8004c3c:	b095      	sub	sp, #84	@ 0x54
 8004c3e:	af00      	add	r7, sp, #0
 8004c40:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8004c42:	687b      	ldr	r3, [r7, #4]
 8004c44:	681b      	ldr	r3, [r3, #0]
 8004c46:	330c      	adds	r3, #12
 8004c48:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004c4a:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8004c4c:	e853 3f00 	ldrex	r3, [r3]
 8004c50:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 8004c52:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004c54:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8004c58:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8004c5a:	687b      	ldr	r3, [r7, #4]
 8004c5c:	681b      	ldr	r3, [r3, #0]
 8004c5e:	330c      	adds	r3, #12
 8004c60:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 8004c62:	643a      	str	r2, [r7, #64]	@ 0x40
 8004c64:	63fb      	str	r3, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004c66:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 8004c68:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 8004c6a:	e841 2300 	strex	r3, r2, [r1]
 8004c6e:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 8004c70:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8004c72:	2b00      	cmp	r3, #0
 8004c74:	d1e5      	bne.n	8004c42 <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8004c76:	687b      	ldr	r3, [r7, #4]
 8004c78:	681b      	ldr	r3, [r3, #0]
 8004c7a:	3314      	adds	r3, #20
 8004c7c:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004c7e:	6a3b      	ldr	r3, [r7, #32]
 8004c80:	e853 3f00 	ldrex	r3, [r3]
 8004c84:	61fb      	str	r3, [r7, #28]
   return(result);
 8004c86:	69fb      	ldr	r3, [r7, #28]
 8004c88:	f023 0301 	bic.w	r3, r3, #1
 8004c8c:	64bb      	str	r3, [r7, #72]	@ 0x48
 8004c8e:	687b      	ldr	r3, [r7, #4]
 8004c90:	681b      	ldr	r3, [r3, #0]
 8004c92:	3314      	adds	r3, #20
 8004c94:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8004c96:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8004c98:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004c9a:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8004c9c:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8004c9e:	e841 2300 	strex	r3, r2, [r1]
 8004ca2:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 8004ca4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004ca6:	2b00      	cmp	r3, #0
 8004ca8:	d1e5      	bne.n	8004c76 <UART_EndRxTransfer+0x3c>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8004caa:	687b      	ldr	r3, [r7, #4]
 8004cac:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004cae:	2b01      	cmp	r3, #1
 8004cb0:	d119      	bne.n	8004ce6 <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8004cb2:	687b      	ldr	r3, [r7, #4]
 8004cb4:	681b      	ldr	r3, [r3, #0]
 8004cb6:	330c      	adds	r3, #12
 8004cb8:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004cba:	68fb      	ldr	r3, [r7, #12]
 8004cbc:	e853 3f00 	ldrex	r3, [r3]
 8004cc0:	60bb      	str	r3, [r7, #8]
   return(result);
 8004cc2:	68bb      	ldr	r3, [r7, #8]
 8004cc4:	f023 0310 	bic.w	r3, r3, #16
 8004cc8:	647b      	str	r3, [r7, #68]	@ 0x44
 8004cca:	687b      	ldr	r3, [r7, #4]
 8004ccc:	681b      	ldr	r3, [r3, #0]
 8004cce:	330c      	adds	r3, #12
 8004cd0:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8004cd2:	61ba      	str	r2, [r7, #24]
 8004cd4:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004cd6:	6979      	ldr	r1, [r7, #20]
 8004cd8:	69ba      	ldr	r2, [r7, #24]
 8004cda:	e841 2300 	strex	r3, r2, [r1]
 8004cde:	613b      	str	r3, [r7, #16]
   return(result);
 8004ce0:	693b      	ldr	r3, [r7, #16]
 8004ce2:	2b00      	cmp	r3, #0
 8004ce4:	d1e5      	bne.n	8004cb2 <UART_EndRxTransfer+0x78>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8004ce6:	687b      	ldr	r3, [r7, #4]
 8004ce8:	2220      	movs	r2, #32
 8004cea:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8004cee:	687b      	ldr	r3, [r7, #4]
 8004cf0:	2200      	movs	r2, #0
 8004cf2:	631a      	str	r2, [r3, #48]	@ 0x30
}
 8004cf4:	bf00      	nop
 8004cf6:	3754      	adds	r7, #84	@ 0x54
 8004cf8:	46bd      	mov	sp, r7
 8004cfa:	bc80      	pop	{r7}
 8004cfc:	4770      	bx	lr

08004cfe <UART_DMAAbortOnError>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 8004cfe:	b580      	push	{r7, lr}
 8004d00:	b084      	sub	sp, #16
 8004d02:	af00      	add	r7, sp, #0
 8004d04:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8004d06:	687b      	ldr	r3, [r7, #4]
 8004d08:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004d0a:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0x00U;
 8004d0c:	68fb      	ldr	r3, [r7, #12]
 8004d0e:	2200      	movs	r2, #0
 8004d10:	85da      	strh	r2, [r3, #46]	@ 0x2e
  huart->TxXferCount = 0x00U;
 8004d12:	68fb      	ldr	r3, [r7, #12]
 8004d14:	2200      	movs	r2, #0
 8004d16:	84da      	strh	r2, [r3, #38]	@ 0x26
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 8004d18:	68f8      	ldr	r0, [r7, #12]
 8004d1a:	f7fd fc77 	bl	800260c <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8004d1e:	bf00      	nop
 8004d20:	3710      	adds	r7, #16
 8004d22:	46bd      	mov	sp, r7
 8004d24:	bd80      	pop	{r7, pc}

08004d26 <UART_Transmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Transmit_IT(UART_HandleTypeDef *huart)
{
 8004d26:	b480      	push	{r7}
 8004d28:	b085      	sub	sp, #20
 8004d2a:	af00      	add	r7, sp, #0
 8004d2c:	6078      	str	r0, [r7, #4]
  const uint16_t *tmp;

  /* Check that a Tx process is ongoing */
  if (huart->gState == HAL_UART_STATE_BUSY_TX)
 8004d2e:	687b      	ldr	r3, [r7, #4]
 8004d30:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8004d34:	b2db      	uxtb	r3, r3
 8004d36:	2b21      	cmp	r3, #33	@ 0x21
 8004d38:	d13e      	bne.n	8004db8 <UART_Transmit_IT+0x92>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8004d3a:	687b      	ldr	r3, [r7, #4]
 8004d3c:	689b      	ldr	r3, [r3, #8]
 8004d3e:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8004d42:	d114      	bne.n	8004d6e <UART_Transmit_IT+0x48>
 8004d44:	687b      	ldr	r3, [r7, #4]
 8004d46:	691b      	ldr	r3, [r3, #16]
 8004d48:	2b00      	cmp	r3, #0
 8004d4a:	d110      	bne.n	8004d6e <UART_Transmit_IT+0x48>
    {
      tmp = (const uint16_t *) huart->pTxBuffPtr;
 8004d4c:	687b      	ldr	r3, [r7, #4]
 8004d4e:	6a1b      	ldr	r3, [r3, #32]
 8004d50:	60fb      	str	r3, [r7, #12]
      huart->Instance->DR = (uint16_t)(*tmp & (uint16_t)0x01FF);
 8004d52:	68fb      	ldr	r3, [r7, #12]
 8004d54:	881b      	ldrh	r3, [r3, #0]
 8004d56:	461a      	mov	r2, r3
 8004d58:	687b      	ldr	r3, [r7, #4]
 8004d5a:	681b      	ldr	r3, [r3, #0]
 8004d5c:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8004d60:	605a      	str	r2, [r3, #4]
      huart->pTxBuffPtr += 2U;
 8004d62:	687b      	ldr	r3, [r7, #4]
 8004d64:	6a1b      	ldr	r3, [r3, #32]
 8004d66:	1c9a      	adds	r2, r3, #2
 8004d68:	687b      	ldr	r3, [r7, #4]
 8004d6a:	621a      	str	r2, [r3, #32]
 8004d6c:	e008      	b.n	8004d80 <UART_Transmit_IT+0x5a>
    }
    else
    {
      huart->Instance->DR = (uint8_t)(*huart->pTxBuffPtr++ & (uint8_t)0x00FF);
 8004d6e:	687b      	ldr	r3, [r7, #4]
 8004d70:	6a1b      	ldr	r3, [r3, #32]
 8004d72:	1c59      	adds	r1, r3, #1
 8004d74:	687a      	ldr	r2, [r7, #4]
 8004d76:	6211      	str	r1, [r2, #32]
 8004d78:	781a      	ldrb	r2, [r3, #0]
 8004d7a:	687b      	ldr	r3, [r7, #4]
 8004d7c:	681b      	ldr	r3, [r3, #0]
 8004d7e:	605a      	str	r2, [r3, #4]
    }

    if (--huart->TxXferCount == 0U)
 8004d80:	687b      	ldr	r3, [r7, #4]
 8004d82:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 8004d84:	b29b      	uxth	r3, r3
 8004d86:	3b01      	subs	r3, #1
 8004d88:	b29b      	uxth	r3, r3
 8004d8a:	687a      	ldr	r2, [r7, #4]
 8004d8c:	4619      	mov	r1, r3
 8004d8e:	84d1      	strh	r1, [r2, #38]	@ 0x26
 8004d90:	2b00      	cmp	r3, #0
 8004d92:	d10f      	bne.n	8004db4 <UART_Transmit_IT+0x8e>
    {
      /* Disable the UART Transmit Data Register Empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_TXE);
 8004d94:	687b      	ldr	r3, [r7, #4]
 8004d96:	681b      	ldr	r3, [r3, #0]
 8004d98:	68da      	ldr	r2, [r3, #12]
 8004d9a:	687b      	ldr	r3, [r7, #4]
 8004d9c:	681b      	ldr	r3, [r3, #0]
 8004d9e:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 8004da2:	60da      	str	r2, [r3, #12]

      /* Enable the UART Transmit Complete Interrupt */
      __HAL_UART_ENABLE_IT(huart, UART_IT_TC);
 8004da4:	687b      	ldr	r3, [r7, #4]
 8004da6:	681b      	ldr	r3, [r3, #0]
 8004da8:	68da      	ldr	r2, [r3, #12]
 8004daa:	687b      	ldr	r3, [r7, #4]
 8004dac:	681b      	ldr	r3, [r3, #0]
 8004dae:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8004db2:	60da      	str	r2, [r3, #12]
    }
    return HAL_OK;
 8004db4:	2300      	movs	r3, #0
 8004db6:	e000      	b.n	8004dba <UART_Transmit_IT+0x94>
  }
  else
  {
    return HAL_BUSY;
 8004db8:	2302      	movs	r3, #2
  }
}
 8004dba:	4618      	mov	r0, r3
 8004dbc:	3714      	adds	r7, #20
 8004dbe:	46bd      	mov	sp, r7
 8004dc0:	bc80      	pop	{r7}
 8004dc2:	4770      	bx	lr

08004dc4 <UART_EndTransmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 8004dc4:	b580      	push	{r7, lr}
 8004dc6:	b082      	sub	sp, #8
 8004dc8:	af00      	add	r7, sp, #0
 8004dca:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  __HAL_UART_DISABLE_IT(huart, UART_IT_TC);
 8004dcc:	687b      	ldr	r3, [r7, #4]
 8004dce:	681b      	ldr	r3, [r3, #0]
 8004dd0:	68da      	ldr	r2, [r3, #12]
 8004dd2:	687b      	ldr	r3, [r7, #4]
 8004dd4:	681b      	ldr	r3, [r3, #0]
 8004dd6:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8004dda:	60da      	str	r2, [r3, #12]

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 8004ddc:	687b      	ldr	r3, [r7, #4]
 8004dde:	2220      	movs	r2, #32
 8004de0:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 8004de4:	6878      	ldr	r0, [r7, #4]
 8004de6:	f7ff fcdd 	bl	80047a4 <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

  return HAL_OK;
 8004dea:	2300      	movs	r3, #0
}
 8004dec:	4618      	mov	r0, r3
 8004dee:	3708      	adds	r7, #8
 8004df0:	46bd      	mov	sp, r7
 8004df2:	bd80      	pop	{r7, pc}

08004df4 <UART_Receive_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Receive_IT(UART_HandleTypeDef *huart)
{
 8004df4:	b580      	push	{r7, lr}
 8004df6:	b08c      	sub	sp, #48	@ 0x30
 8004df8:	af00      	add	r7, sp, #0
 8004dfa:	6078      	str	r0, [r7, #4]
  uint8_t  *pdata8bits;
  uint16_t *pdata16bits;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 8004dfc:	687b      	ldr	r3, [r7, #4]
 8004dfe:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 8004e02:	b2db      	uxtb	r3, r3
 8004e04:	2b22      	cmp	r3, #34	@ 0x22
 8004e06:	f040 80ae 	bne.w	8004f66 <UART_Receive_IT+0x172>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8004e0a:	687b      	ldr	r3, [r7, #4]
 8004e0c:	689b      	ldr	r3, [r3, #8]
 8004e0e:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8004e12:	d117      	bne.n	8004e44 <UART_Receive_IT+0x50>
 8004e14:	687b      	ldr	r3, [r7, #4]
 8004e16:	691b      	ldr	r3, [r3, #16]
 8004e18:	2b00      	cmp	r3, #0
 8004e1a:	d113      	bne.n	8004e44 <UART_Receive_IT+0x50>
    {
      pdata8bits  = NULL;
 8004e1c:	2300      	movs	r3, #0
 8004e1e:	62fb      	str	r3, [r7, #44]	@ 0x2c
      pdata16bits = (uint16_t *) huart->pRxBuffPtr;
 8004e20:	687b      	ldr	r3, [r7, #4]
 8004e22:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004e24:	62bb      	str	r3, [r7, #40]	@ 0x28
      *pdata16bits = (uint16_t)(huart->Instance->DR & (uint16_t)0x01FF);
 8004e26:	687b      	ldr	r3, [r7, #4]
 8004e28:	681b      	ldr	r3, [r3, #0]
 8004e2a:	685b      	ldr	r3, [r3, #4]
 8004e2c:	b29b      	uxth	r3, r3
 8004e2e:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8004e32:	b29a      	uxth	r2, r3
 8004e34:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004e36:	801a      	strh	r2, [r3, #0]
      huart->pRxBuffPtr += 2U;
 8004e38:	687b      	ldr	r3, [r7, #4]
 8004e3a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004e3c:	1c9a      	adds	r2, r3, #2
 8004e3e:	687b      	ldr	r3, [r7, #4]
 8004e40:	629a      	str	r2, [r3, #40]	@ 0x28
 8004e42:	e026      	b.n	8004e92 <UART_Receive_IT+0x9e>
    }
    else
    {
      pdata8bits = (uint8_t *) huart->pRxBuffPtr;
 8004e44:	687b      	ldr	r3, [r7, #4]
 8004e46:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004e48:	62fb      	str	r3, [r7, #44]	@ 0x2c
      pdata16bits  = NULL;
 8004e4a:	2300      	movs	r3, #0
 8004e4c:	62bb      	str	r3, [r7, #40]	@ 0x28

      if ((huart->Init.WordLength == UART_WORDLENGTH_9B) || ((huart->Init.WordLength == UART_WORDLENGTH_8B) && (huart->Init.Parity == UART_PARITY_NONE)))
 8004e4e:	687b      	ldr	r3, [r7, #4]
 8004e50:	689b      	ldr	r3, [r3, #8]
 8004e52:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8004e56:	d007      	beq.n	8004e68 <UART_Receive_IT+0x74>
 8004e58:	687b      	ldr	r3, [r7, #4]
 8004e5a:	689b      	ldr	r3, [r3, #8]
 8004e5c:	2b00      	cmp	r3, #0
 8004e5e:	d10a      	bne.n	8004e76 <UART_Receive_IT+0x82>
 8004e60:	687b      	ldr	r3, [r7, #4]
 8004e62:	691b      	ldr	r3, [r3, #16]
 8004e64:	2b00      	cmp	r3, #0
 8004e66:	d106      	bne.n	8004e76 <UART_Receive_IT+0x82>
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x00FF);
 8004e68:	687b      	ldr	r3, [r7, #4]
 8004e6a:	681b      	ldr	r3, [r3, #0]
 8004e6c:	685b      	ldr	r3, [r3, #4]
 8004e6e:	b2da      	uxtb	r2, r3
 8004e70:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8004e72:	701a      	strb	r2, [r3, #0]
 8004e74:	e008      	b.n	8004e88 <UART_Receive_IT+0x94>
      }
      else
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x007F);
 8004e76:	687b      	ldr	r3, [r7, #4]
 8004e78:	681b      	ldr	r3, [r3, #0]
 8004e7a:	685b      	ldr	r3, [r3, #4]
 8004e7c:	b2db      	uxtb	r3, r3
 8004e7e:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8004e82:	b2da      	uxtb	r2, r3
 8004e84:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8004e86:	701a      	strb	r2, [r3, #0]
      }
      huart->pRxBuffPtr += 1U;
 8004e88:	687b      	ldr	r3, [r7, #4]
 8004e8a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004e8c:	1c5a      	adds	r2, r3, #1
 8004e8e:	687b      	ldr	r3, [r7, #4]
 8004e90:	629a      	str	r2, [r3, #40]	@ 0x28
    }

    if (--huart->RxXferCount == 0U)
 8004e92:	687b      	ldr	r3, [r7, #4]
 8004e94:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 8004e96:	b29b      	uxth	r3, r3
 8004e98:	3b01      	subs	r3, #1
 8004e9a:	b29b      	uxth	r3, r3
 8004e9c:	687a      	ldr	r2, [r7, #4]
 8004e9e:	4619      	mov	r1, r3
 8004ea0:	85d1      	strh	r1, [r2, #46]	@ 0x2e
 8004ea2:	2b00      	cmp	r3, #0
 8004ea4:	d15d      	bne.n	8004f62 <UART_Receive_IT+0x16e>
    {
      /* Disable the UART Data Register not empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_RXNE);
 8004ea6:	687b      	ldr	r3, [r7, #4]
 8004ea8:	681b      	ldr	r3, [r3, #0]
 8004eaa:	68da      	ldr	r2, [r3, #12]
 8004eac:	687b      	ldr	r3, [r7, #4]
 8004eae:	681b      	ldr	r3, [r3, #0]
 8004eb0:	f022 0220 	bic.w	r2, r2, #32
 8004eb4:	60da      	str	r2, [r3, #12]

      /* Disable the UART Parity Error Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_PE);
 8004eb6:	687b      	ldr	r3, [r7, #4]
 8004eb8:	681b      	ldr	r3, [r3, #0]
 8004eba:	68da      	ldr	r2, [r3, #12]
 8004ebc:	687b      	ldr	r3, [r7, #4]
 8004ebe:	681b      	ldr	r3, [r3, #0]
 8004ec0:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 8004ec4:	60da      	str	r2, [r3, #12]

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      __HAL_UART_DISABLE_IT(huart, UART_IT_ERR);
 8004ec6:	687b      	ldr	r3, [r7, #4]
 8004ec8:	681b      	ldr	r3, [r3, #0]
 8004eca:	695a      	ldr	r2, [r3, #20]
 8004ecc:	687b      	ldr	r3, [r7, #4]
 8004ece:	681b      	ldr	r3, [r3, #0]
 8004ed0:	f022 0201 	bic.w	r2, r2, #1
 8004ed4:	615a      	str	r2, [r3, #20]

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 8004ed6:	687b      	ldr	r3, [r7, #4]
 8004ed8:	2220      	movs	r2, #32
 8004eda:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

      /* Initialize type of RxEvent to Transfer Complete */
      huart->RxEventType = HAL_UART_RXEVENT_TC;
 8004ede:	687b      	ldr	r3, [r7, #4]
 8004ee0:	2200      	movs	r2, #0
 8004ee2:	635a      	str	r2, [r3, #52]	@ 0x34

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8004ee4:	687b      	ldr	r3, [r7, #4]
 8004ee6:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004ee8:	2b01      	cmp	r3, #1
 8004eea:	d135      	bne.n	8004f58 <UART_Receive_IT+0x164>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8004eec:	687b      	ldr	r3, [r7, #4]
 8004eee:	2200      	movs	r2, #0
 8004ef0:	631a      	str	r2, [r3, #48]	@ 0x30

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8004ef2:	687b      	ldr	r3, [r7, #4]
 8004ef4:	681b      	ldr	r3, [r3, #0]
 8004ef6:	330c      	adds	r3, #12
 8004ef8:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004efa:	697b      	ldr	r3, [r7, #20]
 8004efc:	e853 3f00 	ldrex	r3, [r3]
 8004f00:	613b      	str	r3, [r7, #16]
   return(result);
 8004f02:	693b      	ldr	r3, [r7, #16]
 8004f04:	f023 0310 	bic.w	r3, r3, #16
 8004f08:	627b      	str	r3, [r7, #36]	@ 0x24
 8004f0a:	687b      	ldr	r3, [r7, #4]
 8004f0c:	681b      	ldr	r3, [r3, #0]
 8004f0e:	330c      	adds	r3, #12
 8004f10:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8004f12:	623a      	str	r2, [r7, #32]
 8004f14:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004f16:	69f9      	ldr	r1, [r7, #28]
 8004f18:	6a3a      	ldr	r2, [r7, #32]
 8004f1a:	e841 2300 	strex	r3, r2, [r1]
 8004f1e:	61bb      	str	r3, [r7, #24]
   return(result);
 8004f20:	69bb      	ldr	r3, [r7, #24]
 8004f22:	2b00      	cmp	r3, #0
 8004f24:	d1e5      	bne.n	8004ef2 <UART_Receive_IT+0xfe>

        /* Check if IDLE flag is set */
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE))
 8004f26:	687b      	ldr	r3, [r7, #4]
 8004f28:	681b      	ldr	r3, [r3, #0]
 8004f2a:	681b      	ldr	r3, [r3, #0]
 8004f2c:	f003 0310 	and.w	r3, r3, #16
 8004f30:	2b10      	cmp	r3, #16
 8004f32:	d10a      	bne.n	8004f4a <UART_Receive_IT+0x156>
        {
          /* Clear IDLE flag in ISR */
          __HAL_UART_CLEAR_IDLEFLAG(huart);
 8004f34:	2300      	movs	r3, #0
 8004f36:	60fb      	str	r3, [r7, #12]
 8004f38:	687b      	ldr	r3, [r7, #4]
 8004f3a:	681b      	ldr	r3, [r3, #0]
 8004f3c:	681b      	ldr	r3, [r3, #0]
 8004f3e:	60fb      	str	r3, [r7, #12]
 8004f40:	687b      	ldr	r3, [r7, #4]
 8004f42:	681b      	ldr	r3, [r3, #0]
 8004f44:	685b      	ldr	r3, [r3, #4]
 8004f46:	60fb      	str	r3, [r7, #12]
 8004f48:	68fb      	ldr	r3, [r7, #12]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8004f4a:	687b      	ldr	r3, [r7, #4]
 8004f4c:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 8004f4e:	4619      	mov	r1, r3
 8004f50:	6878      	ldr	r0, [r7, #4]
 8004f52:	f7ff fc39 	bl	80047c8 <HAL_UARTEx_RxEventCallback>
 8004f56:	e002      	b.n	8004f5e <UART_Receive_IT+0x16a>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxCpltCallback(huart);
#else
        /*Call legacy weak Rx complete callback*/
        HAL_UART_RxCpltCallback(huart);
 8004f58:	6878      	ldr	r0, [r7, #4]
 8004f5a:	f7fd fb60 	bl	800261e <HAL_UART_RxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }

      return HAL_OK;
 8004f5e:	2300      	movs	r3, #0
 8004f60:	e002      	b.n	8004f68 <UART_Receive_IT+0x174>
    }
    return HAL_OK;
 8004f62:	2300      	movs	r3, #0
 8004f64:	e000      	b.n	8004f68 <UART_Receive_IT+0x174>
  }
  else
  {
    return HAL_BUSY;
 8004f66:	2302      	movs	r3, #2
  }
}
 8004f68:	4618      	mov	r0, r3
 8004f6a:	3730      	adds	r7, #48	@ 0x30
 8004f6c:	46bd      	mov	sp, r7
 8004f6e:	bd80      	pop	{r7, pc}

08004f70 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 8004f70:	b580      	push	{r7, lr}
 8004f72:	b084      	sub	sp, #16
 8004f74:	af00      	add	r7, sp, #0
 8004f76:	6078      	str	r0, [r7, #4]
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8004f78:	687b      	ldr	r3, [r7, #4]
 8004f7a:	681b      	ldr	r3, [r3, #0]
 8004f7c:	691b      	ldr	r3, [r3, #16]
 8004f7e:	f423 5140 	bic.w	r1, r3, #12288	@ 0x3000
 8004f82:	687b      	ldr	r3, [r7, #4]
 8004f84:	68da      	ldr	r2, [r3, #12]
 8004f86:	687b      	ldr	r3, [r7, #4]
 8004f88:	681b      	ldr	r3, [r3, #0]
 8004f8a:	430a      	orrs	r2, r1
 8004f8c:	611a      	str	r2, [r3, #16]
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
  MODIFY_REG(huart->Instance->CR1,
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);
#else
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode;
 8004f8e:	687b      	ldr	r3, [r7, #4]
 8004f90:	689a      	ldr	r2, [r3, #8]
 8004f92:	687b      	ldr	r3, [r7, #4]
 8004f94:	691b      	ldr	r3, [r3, #16]
 8004f96:	431a      	orrs	r2, r3
 8004f98:	687b      	ldr	r3, [r7, #4]
 8004f9a:	695b      	ldr	r3, [r3, #20]
 8004f9c:	4313      	orrs	r3, r2
 8004f9e:	60bb      	str	r3, [r7, #8]
  MODIFY_REG(huart->Instance->CR1,
 8004fa0:	687b      	ldr	r3, [r7, #4]
 8004fa2:	681b      	ldr	r3, [r3, #0]
 8004fa4:	68db      	ldr	r3, [r3, #12]
 8004fa6:	f423 53b0 	bic.w	r3, r3, #5632	@ 0x1600
 8004faa:	f023 030c 	bic.w	r3, r3, #12
 8004fae:	687a      	ldr	r2, [r7, #4]
 8004fb0:	6812      	ldr	r2, [r2, #0]
 8004fb2:	68b9      	ldr	r1, [r7, #8]
 8004fb4:	430b      	orrs	r3, r1
 8004fb6:	60d3      	str	r3, [r2, #12]
             tmpreg);
#endif /* USART_CR1_OVER8 */

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 8004fb8:	687b      	ldr	r3, [r7, #4]
 8004fba:	681b      	ldr	r3, [r3, #0]
 8004fbc:	695b      	ldr	r3, [r3, #20]
 8004fbe:	f423 7140 	bic.w	r1, r3, #768	@ 0x300
 8004fc2:	687b      	ldr	r3, [r7, #4]
 8004fc4:	699a      	ldr	r2, [r3, #24]
 8004fc6:	687b      	ldr	r3, [r7, #4]
 8004fc8:	681b      	ldr	r3, [r3, #0]
 8004fca:	430a      	orrs	r2, r1
 8004fcc:	615a      	str	r2, [r3, #20]


  if(huart->Instance == USART1)
 8004fce:	687b      	ldr	r3, [r7, #4]
 8004fd0:	681b      	ldr	r3, [r3, #0]
 8004fd2:	4a2c      	ldr	r2, [pc, #176]	@ (8005084 <UART_SetConfig+0x114>)
 8004fd4:	4293      	cmp	r3, r2
 8004fd6:	d103      	bne.n	8004fe0 <UART_SetConfig+0x70>
  {
    pclk = HAL_RCC_GetPCLK2Freq();
 8004fd8:	f7fe ff40 	bl	8003e5c <HAL_RCC_GetPCLK2Freq>
 8004fdc:	60f8      	str	r0, [r7, #12]
 8004fde:	e002      	b.n	8004fe6 <UART_SetConfig+0x76>
  }
  else
  {
    pclk = HAL_RCC_GetPCLK1Freq();
 8004fe0:	f7fe ff28 	bl	8003e34 <HAL_RCC_GetPCLK1Freq>
 8004fe4:	60f8      	str	r0, [r7, #12]
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
#else
  huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 8004fe6:	68fa      	ldr	r2, [r7, #12]
 8004fe8:	4613      	mov	r3, r2
 8004fea:	009b      	lsls	r3, r3, #2
 8004fec:	4413      	add	r3, r2
 8004fee:	009a      	lsls	r2, r3, #2
 8004ff0:	441a      	add	r2, r3
 8004ff2:	687b      	ldr	r3, [r7, #4]
 8004ff4:	685b      	ldr	r3, [r3, #4]
 8004ff6:	009b      	lsls	r3, r3, #2
 8004ff8:	fbb2 f3f3 	udiv	r3, r2, r3
 8004ffc:	4a22      	ldr	r2, [pc, #136]	@ (8005088 <UART_SetConfig+0x118>)
 8004ffe:	fba2 2303 	umull	r2, r3, r2, r3
 8005002:	095b      	lsrs	r3, r3, #5
 8005004:	0119      	lsls	r1, r3, #4
 8005006:	68fa      	ldr	r2, [r7, #12]
 8005008:	4613      	mov	r3, r2
 800500a:	009b      	lsls	r3, r3, #2
 800500c:	4413      	add	r3, r2
 800500e:	009a      	lsls	r2, r3, #2
 8005010:	441a      	add	r2, r3
 8005012:	687b      	ldr	r3, [r7, #4]
 8005014:	685b      	ldr	r3, [r3, #4]
 8005016:	009b      	lsls	r3, r3, #2
 8005018:	fbb2 f2f3 	udiv	r2, r2, r3
 800501c:	4b1a      	ldr	r3, [pc, #104]	@ (8005088 <UART_SetConfig+0x118>)
 800501e:	fba3 0302 	umull	r0, r3, r3, r2
 8005022:	095b      	lsrs	r3, r3, #5
 8005024:	2064      	movs	r0, #100	@ 0x64
 8005026:	fb00 f303 	mul.w	r3, r0, r3
 800502a:	1ad3      	subs	r3, r2, r3
 800502c:	011b      	lsls	r3, r3, #4
 800502e:	3332      	adds	r3, #50	@ 0x32
 8005030:	4a15      	ldr	r2, [pc, #84]	@ (8005088 <UART_SetConfig+0x118>)
 8005032:	fba2 2303 	umull	r2, r3, r2, r3
 8005036:	095b      	lsrs	r3, r3, #5
 8005038:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 800503c:	4419      	add	r1, r3
 800503e:	68fa      	ldr	r2, [r7, #12]
 8005040:	4613      	mov	r3, r2
 8005042:	009b      	lsls	r3, r3, #2
 8005044:	4413      	add	r3, r2
 8005046:	009a      	lsls	r2, r3, #2
 8005048:	441a      	add	r2, r3
 800504a:	687b      	ldr	r3, [r7, #4]
 800504c:	685b      	ldr	r3, [r3, #4]
 800504e:	009b      	lsls	r3, r3, #2
 8005050:	fbb2 f2f3 	udiv	r2, r2, r3
 8005054:	4b0c      	ldr	r3, [pc, #48]	@ (8005088 <UART_SetConfig+0x118>)
 8005056:	fba3 0302 	umull	r0, r3, r3, r2
 800505a:	095b      	lsrs	r3, r3, #5
 800505c:	2064      	movs	r0, #100	@ 0x64
 800505e:	fb00 f303 	mul.w	r3, r0, r3
 8005062:	1ad3      	subs	r3, r2, r3
 8005064:	011b      	lsls	r3, r3, #4
 8005066:	3332      	adds	r3, #50	@ 0x32
 8005068:	4a07      	ldr	r2, [pc, #28]	@ (8005088 <UART_SetConfig+0x118>)
 800506a:	fba2 2303 	umull	r2, r3, r2, r3
 800506e:	095b      	lsrs	r3, r3, #5
 8005070:	f003 020f 	and.w	r2, r3, #15
 8005074:	687b      	ldr	r3, [r7, #4]
 8005076:	681b      	ldr	r3, [r3, #0]
 8005078:	440a      	add	r2, r1
 800507a:	609a      	str	r2, [r3, #8]
#endif /* USART_CR1_OVER8 */
}
 800507c:	bf00      	nop
 800507e:	3710      	adds	r7, #16
 8005080:	46bd      	mov	sp, r7
 8005082:	bd80      	pop	{r7, pc}
 8005084:	40013800 	.word	0x40013800
 8005088:	51eb851f 	.word	0x51eb851f

0800508c <main>:


#include "main.h"

int main(void)
{
 800508c:	b580      	push	{r7, lr}
 800508e:	af00      	add	r7, sp, #0
  hwInit();
 8005090:	f7fd fbf6 	bl	8002880 <hwInit>
  apInit();
 8005094:	f7fb fe04 	bl	8000ca0 <apInit>

  apMain();
 8005098:	f7fb fe0b 	bl	8000cb2 <apMain>
 800509c:	2300      	movs	r3, #0
}
 800509e:	4618      	mov	r0, r3
 80050a0:	bd80      	pop	{r7, pc}

080050a2 <sulp>:
 80050a2:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80050a6:	460f      	mov	r7, r1
 80050a8:	4690      	mov	r8, r2
 80050aa:	f002 f891 	bl	80071d0 <__ulp>
 80050ae:	4604      	mov	r4, r0
 80050b0:	460d      	mov	r5, r1
 80050b2:	f1b8 0f00 	cmp.w	r8, #0
 80050b6:	d011      	beq.n	80050dc <sulp+0x3a>
 80050b8:	f3c7 530a 	ubfx	r3, r7, #20, #11
 80050bc:	f1c3 036b 	rsb	r3, r3, #107	@ 0x6b
 80050c0:	2b00      	cmp	r3, #0
 80050c2:	dd0b      	ble.n	80050dc <sulp+0x3a>
 80050c4:	2400      	movs	r4, #0
 80050c6:	051b      	lsls	r3, r3, #20
 80050c8:	f103 557f 	add.w	r5, r3, #1069547520	@ 0x3fc00000
 80050cc:	f505 1540 	add.w	r5, r5, #3145728	@ 0x300000
 80050d0:	4622      	mov	r2, r4
 80050d2:	462b      	mov	r3, r5
 80050d4:	f7fb fa02 	bl	80004dc <__aeabi_dmul>
 80050d8:	4604      	mov	r4, r0
 80050da:	460d      	mov	r5, r1
 80050dc:	4620      	mov	r0, r4
 80050de:	4629      	mov	r1, r5
 80050e0:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80050e4:	0000      	movs	r0, r0
	...

080050e8 <_strtod_l>:
 80050e8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80050ec:	b09f      	sub	sp, #124	@ 0x7c
 80050ee:	9217      	str	r2, [sp, #92]	@ 0x5c
 80050f0:	2200      	movs	r2, #0
 80050f2:	460c      	mov	r4, r1
 80050f4:	921a      	str	r2, [sp, #104]	@ 0x68
 80050f6:	f04f 0a00 	mov.w	sl, #0
 80050fa:	f04f 0b00 	mov.w	fp, #0
 80050fe:	460a      	mov	r2, r1
 8005100:	9005      	str	r0, [sp, #20]
 8005102:	9219      	str	r2, [sp, #100]	@ 0x64
 8005104:	7811      	ldrb	r1, [r2, #0]
 8005106:	292b      	cmp	r1, #43	@ 0x2b
 8005108:	d048      	beq.n	800519c <_strtod_l+0xb4>
 800510a:	d836      	bhi.n	800517a <_strtod_l+0x92>
 800510c:	290d      	cmp	r1, #13
 800510e:	d830      	bhi.n	8005172 <_strtod_l+0x8a>
 8005110:	2908      	cmp	r1, #8
 8005112:	d830      	bhi.n	8005176 <_strtod_l+0x8e>
 8005114:	2900      	cmp	r1, #0
 8005116:	d039      	beq.n	800518c <_strtod_l+0xa4>
 8005118:	2200      	movs	r2, #0
 800511a:	920b      	str	r2, [sp, #44]	@ 0x2c
 800511c:	9d19      	ldr	r5, [sp, #100]	@ 0x64
 800511e:	782a      	ldrb	r2, [r5, #0]
 8005120:	2a30      	cmp	r2, #48	@ 0x30
 8005122:	f040 80b1 	bne.w	8005288 <_strtod_l+0x1a0>
 8005126:	786a      	ldrb	r2, [r5, #1]
 8005128:	f002 02df 	and.w	r2, r2, #223	@ 0xdf
 800512c:	2a58      	cmp	r2, #88	@ 0x58
 800512e:	d16c      	bne.n	800520a <_strtod_l+0x122>
 8005130:	9302      	str	r3, [sp, #8]
 8005132:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8005134:	4a8e      	ldr	r2, [pc, #568]	@ (8005370 <_strtod_l+0x288>)
 8005136:	9301      	str	r3, [sp, #4]
 8005138:	ab1a      	add	r3, sp, #104	@ 0x68
 800513a:	9300      	str	r3, [sp, #0]
 800513c:	9805      	ldr	r0, [sp, #20]
 800513e:	ab1b      	add	r3, sp, #108	@ 0x6c
 8005140:	a919      	add	r1, sp, #100	@ 0x64
 8005142:	f001 f941 	bl	80063c8 <__gethex>
 8005146:	f010 060f 	ands.w	r6, r0, #15
 800514a:	4604      	mov	r4, r0
 800514c:	d005      	beq.n	800515a <_strtod_l+0x72>
 800514e:	2e06      	cmp	r6, #6
 8005150:	d126      	bne.n	80051a0 <_strtod_l+0xb8>
 8005152:	2300      	movs	r3, #0
 8005154:	3501      	adds	r5, #1
 8005156:	9519      	str	r5, [sp, #100]	@ 0x64
 8005158:	930b      	str	r3, [sp, #44]	@ 0x2c
 800515a:	9b17      	ldr	r3, [sp, #92]	@ 0x5c
 800515c:	2b00      	cmp	r3, #0
 800515e:	f040 8584 	bne.w	8005c6a <_strtod_l+0xb82>
 8005162:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8005164:	b1bb      	cbz	r3, 8005196 <_strtod_l+0xae>
 8005166:	4650      	mov	r0, sl
 8005168:	f10b 4100 	add.w	r1, fp, #2147483648	@ 0x80000000
 800516c:	b01f      	add	sp, #124	@ 0x7c
 800516e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8005172:	2920      	cmp	r1, #32
 8005174:	d1d0      	bne.n	8005118 <_strtod_l+0x30>
 8005176:	3201      	adds	r2, #1
 8005178:	e7c3      	b.n	8005102 <_strtod_l+0x1a>
 800517a:	292d      	cmp	r1, #45	@ 0x2d
 800517c:	d1cc      	bne.n	8005118 <_strtod_l+0x30>
 800517e:	2101      	movs	r1, #1
 8005180:	910b      	str	r1, [sp, #44]	@ 0x2c
 8005182:	1c51      	adds	r1, r2, #1
 8005184:	9119      	str	r1, [sp, #100]	@ 0x64
 8005186:	7852      	ldrb	r2, [r2, #1]
 8005188:	2a00      	cmp	r2, #0
 800518a:	d1c7      	bne.n	800511c <_strtod_l+0x34>
 800518c:	9b17      	ldr	r3, [sp, #92]	@ 0x5c
 800518e:	9419      	str	r4, [sp, #100]	@ 0x64
 8005190:	2b00      	cmp	r3, #0
 8005192:	f040 8568 	bne.w	8005c66 <_strtod_l+0xb7e>
 8005196:	4650      	mov	r0, sl
 8005198:	4659      	mov	r1, fp
 800519a:	e7e7      	b.n	800516c <_strtod_l+0x84>
 800519c:	2100      	movs	r1, #0
 800519e:	e7ef      	b.n	8005180 <_strtod_l+0x98>
 80051a0:	9a1a      	ldr	r2, [sp, #104]	@ 0x68
 80051a2:	b13a      	cbz	r2, 80051b4 <_strtod_l+0xcc>
 80051a4:	2135      	movs	r1, #53	@ 0x35
 80051a6:	a81c      	add	r0, sp, #112	@ 0x70
 80051a8:	f002 f902 	bl	80073b0 <__copybits>
 80051ac:	991a      	ldr	r1, [sp, #104]	@ 0x68
 80051ae:	9805      	ldr	r0, [sp, #20]
 80051b0:	f001 fcdc 	bl	8006b6c <_Bfree>
 80051b4:	3e01      	subs	r6, #1
 80051b6:	9a1b      	ldr	r2, [sp, #108]	@ 0x6c
 80051b8:	2e04      	cmp	r6, #4
 80051ba:	d806      	bhi.n	80051ca <_strtod_l+0xe2>
 80051bc:	e8df f006 	tbb	[pc, r6]
 80051c0:	201d0314 	.word	0x201d0314
 80051c4:	14          	.byte	0x14
 80051c5:	00          	.byte	0x00
 80051c6:	e9dd ab1c 	ldrd	sl, fp, [sp, #112]	@ 0x70
 80051ca:	05e1      	lsls	r1, r4, #23
 80051cc:	bf48      	it	mi
 80051ce:	f04b 4b00 	orrmi.w	fp, fp, #2147483648	@ 0x80000000
 80051d2:	f02b 4300 	bic.w	r3, fp, #2147483648	@ 0x80000000
 80051d6:	0d1b      	lsrs	r3, r3, #20
 80051d8:	051b      	lsls	r3, r3, #20
 80051da:	2b00      	cmp	r3, #0
 80051dc:	d1bd      	bne.n	800515a <_strtod_l+0x72>
 80051de:	f000 fff5 	bl	80061cc <__errno>
 80051e2:	2322      	movs	r3, #34	@ 0x22
 80051e4:	6003      	str	r3, [r0, #0]
 80051e6:	e7b8      	b.n	800515a <_strtod_l+0x72>
 80051e8:	f202 4233 	addw	r2, r2, #1075	@ 0x433
 80051ec:	e9dd a31c 	ldrd	sl, r3, [sp, #112]	@ 0x70
 80051f0:	f423 1380 	bic.w	r3, r3, #1048576	@ 0x100000
 80051f4:	ea43 5b02 	orr.w	fp, r3, r2, lsl #20
 80051f8:	e7e7      	b.n	80051ca <_strtod_l+0xe2>
 80051fa:	f8df b178 	ldr.w	fp, [pc, #376]	@ 8005374 <_strtod_l+0x28c>
 80051fe:	e7e4      	b.n	80051ca <_strtod_l+0xe2>
 8005200:	f06f 4b00 	mvn.w	fp, #2147483648	@ 0x80000000
 8005204:	f04f 3aff 	mov.w	sl, #4294967295
 8005208:	e7df      	b.n	80051ca <_strtod_l+0xe2>
 800520a:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 800520c:	1c5a      	adds	r2, r3, #1
 800520e:	9219      	str	r2, [sp, #100]	@ 0x64
 8005210:	785b      	ldrb	r3, [r3, #1]
 8005212:	2b30      	cmp	r3, #48	@ 0x30
 8005214:	d0f9      	beq.n	800520a <_strtod_l+0x122>
 8005216:	2b00      	cmp	r3, #0
 8005218:	d09f      	beq.n	800515a <_strtod_l+0x72>
 800521a:	2301      	movs	r3, #1
 800521c:	9309      	str	r3, [sp, #36]	@ 0x24
 800521e:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 8005220:	220a      	movs	r2, #10
 8005222:	930c      	str	r3, [sp, #48]	@ 0x30
 8005224:	2300      	movs	r3, #0
 8005226:	461f      	mov	r7, r3
 8005228:	9308      	str	r3, [sp, #32]
 800522a:	930a      	str	r3, [sp, #40]	@ 0x28
 800522c:	9819      	ldr	r0, [sp, #100]	@ 0x64
 800522e:	7805      	ldrb	r5, [r0, #0]
 8005230:	f1a5 0330 	sub.w	r3, r5, #48	@ 0x30
 8005234:	b2d9      	uxtb	r1, r3
 8005236:	2909      	cmp	r1, #9
 8005238:	d928      	bls.n	800528c <_strtod_l+0x1a4>
 800523a:	2201      	movs	r2, #1
 800523c:	494e      	ldr	r1, [pc, #312]	@ (8005378 <_strtod_l+0x290>)
 800523e:	f000 ff41 	bl	80060c4 <strncmp>
 8005242:	2800      	cmp	r0, #0
 8005244:	d032      	beq.n	80052ac <_strtod_l+0x1c4>
 8005246:	2000      	movs	r0, #0
 8005248:	462a      	mov	r2, r5
 800524a:	4681      	mov	r9, r0
 800524c:	463d      	mov	r5, r7
 800524e:	4603      	mov	r3, r0
 8005250:	2a65      	cmp	r2, #101	@ 0x65
 8005252:	d001      	beq.n	8005258 <_strtod_l+0x170>
 8005254:	2a45      	cmp	r2, #69	@ 0x45
 8005256:	d114      	bne.n	8005282 <_strtod_l+0x19a>
 8005258:	b91d      	cbnz	r5, 8005262 <_strtod_l+0x17a>
 800525a:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800525c:	4302      	orrs	r2, r0
 800525e:	d095      	beq.n	800518c <_strtod_l+0xa4>
 8005260:	2500      	movs	r5, #0
 8005262:	9c19      	ldr	r4, [sp, #100]	@ 0x64
 8005264:	1c62      	adds	r2, r4, #1
 8005266:	9219      	str	r2, [sp, #100]	@ 0x64
 8005268:	7862      	ldrb	r2, [r4, #1]
 800526a:	2a2b      	cmp	r2, #43	@ 0x2b
 800526c:	d077      	beq.n	800535e <_strtod_l+0x276>
 800526e:	2a2d      	cmp	r2, #45	@ 0x2d
 8005270:	d07b      	beq.n	800536a <_strtod_l+0x282>
 8005272:	f04f 0c00 	mov.w	ip, #0
 8005276:	f1a2 0130 	sub.w	r1, r2, #48	@ 0x30
 800527a:	2909      	cmp	r1, #9
 800527c:	f240 8082 	bls.w	8005384 <_strtod_l+0x29c>
 8005280:	9419      	str	r4, [sp, #100]	@ 0x64
 8005282:	f04f 0800 	mov.w	r8, #0
 8005286:	e0a2      	b.n	80053ce <_strtod_l+0x2e6>
 8005288:	2300      	movs	r3, #0
 800528a:	e7c7      	b.n	800521c <_strtod_l+0x134>
 800528c:	2f08      	cmp	r7, #8
 800528e:	bfd5      	itete	le
 8005290:	990a      	ldrle	r1, [sp, #40]	@ 0x28
 8005292:	9908      	ldrgt	r1, [sp, #32]
 8005294:	fb02 3301 	mlale	r3, r2, r1, r3
 8005298:	fb02 3301 	mlagt	r3, r2, r1, r3
 800529c:	f100 0001 	add.w	r0, r0, #1
 80052a0:	bfd4      	ite	le
 80052a2:	930a      	strle	r3, [sp, #40]	@ 0x28
 80052a4:	9308      	strgt	r3, [sp, #32]
 80052a6:	3701      	adds	r7, #1
 80052a8:	9019      	str	r0, [sp, #100]	@ 0x64
 80052aa:	e7bf      	b.n	800522c <_strtod_l+0x144>
 80052ac:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 80052ae:	1c5a      	adds	r2, r3, #1
 80052b0:	9219      	str	r2, [sp, #100]	@ 0x64
 80052b2:	785a      	ldrb	r2, [r3, #1]
 80052b4:	b37f      	cbz	r7, 8005316 <_strtod_l+0x22e>
 80052b6:	4681      	mov	r9, r0
 80052b8:	463d      	mov	r5, r7
 80052ba:	f1a2 0330 	sub.w	r3, r2, #48	@ 0x30
 80052be:	2b09      	cmp	r3, #9
 80052c0:	d912      	bls.n	80052e8 <_strtod_l+0x200>
 80052c2:	2301      	movs	r3, #1
 80052c4:	e7c4      	b.n	8005250 <_strtod_l+0x168>
 80052c6:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 80052c8:	3001      	adds	r0, #1
 80052ca:	1c5a      	adds	r2, r3, #1
 80052cc:	9219      	str	r2, [sp, #100]	@ 0x64
 80052ce:	785a      	ldrb	r2, [r3, #1]
 80052d0:	2a30      	cmp	r2, #48	@ 0x30
 80052d2:	d0f8      	beq.n	80052c6 <_strtod_l+0x1de>
 80052d4:	f1a2 0331 	sub.w	r3, r2, #49	@ 0x31
 80052d8:	2b08      	cmp	r3, #8
 80052da:	f200 84cb 	bhi.w	8005c74 <_strtod_l+0xb8c>
 80052de:	4681      	mov	r9, r0
 80052e0:	2000      	movs	r0, #0
 80052e2:	4605      	mov	r5, r0
 80052e4:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 80052e6:	930c      	str	r3, [sp, #48]	@ 0x30
 80052e8:	3a30      	subs	r2, #48	@ 0x30
 80052ea:	f100 0301 	add.w	r3, r0, #1
 80052ee:	d02a      	beq.n	8005346 <_strtod_l+0x25e>
 80052f0:	4499      	add	r9, r3
 80052f2:	210a      	movs	r1, #10
 80052f4:	462b      	mov	r3, r5
 80052f6:	eb00 0c05 	add.w	ip, r0, r5
 80052fa:	4563      	cmp	r3, ip
 80052fc:	d10d      	bne.n	800531a <_strtod_l+0x232>
 80052fe:	1c69      	adds	r1, r5, #1
 8005300:	4401      	add	r1, r0
 8005302:	4428      	add	r0, r5
 8005304:	2808      	cmp	r0, #8
 8005306:	dc16      	bgt.n	8005336 <_strtod_l+0x24e>
 8005308:	230a      	movs	r3, #10
 800530a:	980a      	ldr	r0, [sp, #40]	@ 0x28
 800530c:	fb03 2300 	mla	r3, r3, r0, r2
 8005310:	930a      	str	r3, [sp, #40]	@ 0x28
 8005312:	2300      	movs	r3, #0
 8005314:	e018      	b.n	8005348 <_strtod_l+0x260>
 8005316:	4638      	mov	r0, r7
 8005318:	e7da      	b.n	80052d0 <_strtod_l+0x1e8>
 800531a:	2b08      	cmp	r3, #8
 800531c:	f103 0301 	add.w	r3, r3, #1
 8005320:	dc03      	bgt.n	800532a <_strtod_l+0x242>
 8005322:	9e0a      	ldr	r6, [sp, #40]	@ 0x28
 8005324:	434e      	muls	r6, r1
 8005326:	960a      	str	r6, [sp, #40]	@ 0x28
 8005328:	e7e7      	b.n	80052fa <_strtod_l+0x212>
 800532a:	2b10      	cmp	r3, #16
 800532c:	bfde      	ittt	le
 800532e:	9e08      	ldrle	r6, [sp, #32]
 8005330:	434e      	mulle	r6, r1
 8005332:	9608      	strle	r6, [sp, #32]
 8005334:	e7e1      	b.n	80052fa <_strtod_l+0x212>
 8005336:	280f      	cmp	r0, #15
 8005338:	dceb      	bgt.n	8005312 <_strtod_l+0x22a>
 800533a:	230a      	movs	r3, #10
 800533c:	9808      	ldr	r0, [sp, #32]
 800533e:	fb03 2300 	mla	r3, r3, r0, r2
 8005342:	9308      	str	r3, [sp, #32]
 8005344:	e7e5      	b.n	8005312 <_strtod_l+0x22a>
 8005346:	4629      	mov	r1, r5
 8005348:	9a19      	ldr	r2, [sp, #100]	@ 0x64
 800534a:	460d      	mov	r5, r1
 800534c:	1c50      	adds	r0, r2, #1
 800534e:	9019      	str	r0, [sp, #100]	@ 0x64
 8005350:	7852      	ldrb	r2, [r2, #1]
 8005352:	4618      	mov	r0, r3
 8005354:	e7b1      	b.n	80052ba <_strtod_l+0x1d2>
 8005356:	f04f 0900 	mov.w	r9, #0
 800535a:	2301      	movs	r3, #1
 800535c:	e77d      	b.n	800525a <_strtod_l+0x172>
 800535e:	f04f 0c00 	mov.w	ip, #0
 8005362:	1ca2      	adds	r2, r4, #2
 8005364:	9219      	str	r2, [sp, #100]	@ 0x64
 8005366:	78a2      	ldrb	r2, [r4, #2]
 8005368:	e785      	b.n	8005276 <_strtod_l+0x18e>
 800536a:	f04f 0c01 	mov.w	ip, #1
 800536e:	e7f8      	b.n	8005362 <_strtod_l+0x27a>
 8005370:	08008490 	.word	0x08008490
 8005374:	7ff00000 	.word	0x7ff00000
 8005378:	0800846e 	.word	0x0800846e
 800537c:	9a19      	ldr	r2, [sp, #100]	@ 0x64
 800537e:	1c51      	adds	r1, r2, #1
 8005380:	9119      	str	r1, [sp, #100]	@ 0x64
 8005382:	7852      	ldrb	r2, [r2, #1]
 8005384:	2a30      	cmp	r2, #48	@ 0x30
 8005386:	d0f9      	beq.n	800537c <_strtod_l+0x294>
 8005388:	f1a2 0131 	sub.w	r1, r2, #49	@ 0x31
 800538c:	2908      	cmp	r1, #8
 800538e:	f63f af78 	bhi.w	8005282 <_strtod_l+0x19a>
 8005392:	f04f 080a 	mov.w	r8, #10
 8005396:	3a30      	subs	r2, #48	@ 0x30
 8005398:	920e      	str	r2, [sp, #56]	@ 0x38
 800539a:	9a19      	ldr	r2, [sp, #100]	@ 0x64
 800539c:	920f      	str	r2, [sp, #60]	@ 0x3c
 800539e:	9a19      	ldr	r2, [sp, #100]	@ 0x64
 80053a0:	1c56      	adds	r6, r2, #1
 80053a2:	9619      	str	r6, [sp, #100]	@ 0x64
 80053a4:	7852      	ldrb	r2, [r2, #1]
 80053a6:	f1a2 0e30 	sub.w	lr, r2, #48	@ 0x30
 80053aa:	f1be 0f09 	cmp.w	lr, #9
 80053ae:	d939      	bls.n	8005424 <_strtod_l+0x33c>
 80053b0:	990f      	ldr	r1, [sp, #60]	@ 0x3c
 80053b2:	f644 681f 	movw	r8, #19999	@ 0x4e1f
 80053b6:	1a76      	subs	r6, r6, r1
 80053b8:	2e08      	cmp	r6, #8
 80053ba:	dc03      	bgt.n	80053c4 <_strtod_l+0x2dc>
 80053bc:	990e      	ldr	r1, [sp, #56]	@ 0x38
 80053be:	4588      	cmp	r8, r1
 80053c0:	bfa8      	it	ge
 80053c2:	4688      	movge	r8, r1
 80053c4:	f1bc 0f00 	cmp.w	ip, #0
 80053c8:	d001      	beq.n	80053ce <_strtod_l+0x2e6>
 80053ca:	f1c8 0800 	rsb	r8, r8, #0
 80053ce:	2d00      	cmp	r5, #0
 80053d0:	d14e      	bne.n	8005470 <_strtod_l+0x388>
 80053d2:	9909      	ldr	r1, [sp, #36]	@ 0x24
 80053d4:	4308      	orrs	r0, r1
 80053d6:	f47f aec0 	bne.w	800515a <_strtod_l+0x72>
 80053da:	2b00      	cmp	r3, #0
 80053dc:	f47f aed6 	bne.w	800518c <_strtod_l+0xa4>
 80053e0:	2a69      	cmp	r2, #105	@ 0x69
 80053e2:	d028      	beq.n	8005436 <_strtod_l+0x34e>
 80053e4:	dc25      	bgt.n	8005432 <_strtod_l+0x34a>
 80053e6:	2a49      	cmp	r2, #73	@ 0x49
 80053e8:	d025      	beq.n	8005436 <_strtod_l+0x34e>
 80053ea:	2a4e      	cmp	r2, #78	@ 0x4e
 80053ec:	f47f aece 	bne.w	800518c <_strtod_l+0xa4>
 80053f0:	499a      	ldr	r1, [pc, #616]	@ (800565c <_strtod_l+0x574>)
 80053f2:	a819      	add	r0, sp, #100	@ 0x64
 80053f4:	f001 fa0a 	bl	800680c <__match>
 80053f8:	2800      	cmp	r0, #0
 80053fa:	f43f aec7 	beq.w	800518c <_strtod_l+0xa4>
 80053fe:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 8005400:	781b      	ldrb	r3, [r3, #0]
 8005402:	2b28      	cmp	r3, #40	@ 0x28
 8005404:	d12e      	bne.n	8005464 <_strtod_l+0x37c>
 8005406:	4996      	ldr	r1, [pc, #600]	@ (8005660 <_strtod_l+0x578>)
 8005408:	aa1c      	add	r2, sp, #112	@ 0x70
 800540a:	a819      	add	r0, sp, #100	@ 0x64
 800540c:	f001 fa12 	bl	8006834 <__hexnan>
 8005410:	2805      	cmp	r0, #5
 8005412:	d127      	bne.n	8005464 <_strtod_l+0x37c>
 8005414:	9b1d      	ldr	r3, [sp, #116]	@ 0x74
 8005416:	f8dd a070 	ldr.w	sl, [sp, #112]	@ 0x70
 800541a:	f043 4bff 	orr.w	fp, r3, #2139095040	@ 0x7f800000
 800541e:	f44b 0be0 	orr.w	fp, fp, #7340032	@ 0x700000
 8005422:	e69a      	b.n	800515a <_strtod_l+0x72>
 8005424:	990e      	ldr	r1, [sp, #56]	@ 0x38
 8005426:	fb08 2101 	mla	r1, r8, r1, r2
 800542a:	f1a1 0230 	sub.w	r2, r1, #48	@ 0x30
 800542e:	920e      	str	r2, [sp, #56]	@ 0x38
 8005430:	e7b5      	b.n	800539e <_strtod_l+0x2b6>
 8005432:	2a6e      	cmp	r2, #110	@ 0x6e
 8005434:	e7da      	b.n	80053ec <_strtod_l+0x304>
 8005436:	498b      	ldr	r1, [pc, #556]	@ (8005664 <_strtod_l+0x57c>)
 8005438:	a819      	add	r0, sp, #100	@ 0x64
 800543a:	f001 f9e7 	bl	800680c <__match>
 800543e:	2800      	cmp	r0, #0
 8005440:	f43f aea4 	beq.w	800518c <_strtod_l+0xa4>
 8005444:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 8005446:	4988      	ldr	r1, [pc, #544]	@ (8005668 <_strtod_l+0x580>)
 8005448:	3b01      	subs	r3, #1
 800544a:	a819      	add	r0, sp, #100	@ 0x64
 800544c:	9319      	str	r3, [sp, #100]	@ 0x64
 800544e:	f001 f9dd 	bl	800680c <__match>
 8005452:	b910      	cbnz	r0, 800545a <_strtod_l+0x372>
 8005454:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 8005456:	3301      	adds	r3, #1
 8005458:	9319      	str	r3, [sp, #100]	@ 0x64
 800545a:	f04f 0a00 	mov.w	sl, #0
 800545e:	f8df b20c 	ldr.w	fp, [pc, #524]	@ 800566c <_strtod_l+0x584>
 8005462:	e67a      	b.n	800515a <_strtod_l+0x72>
 8005464:	4882      	ldr	r0, [pc, #520]	@ (8005670 <_strtod_l+0x588>)
 8005466:	f000 fef5 	bl	8006254 <nan>
 800546a:	4682      	mov	sl, r0
 800546c:	468b      	mov	fp, r1
 800546e:	e674      	b.n	800515a <_strtod_l+0x72>
 8005470:	eba8 0309 	sub.w	r3, r8, r9
 8005474:	2f00      	cmp	r7, #0
 8005476:	bf08      	it	eq
 8005478:	462f      	moveq	r7, r5
 800547a:	980a      	ldr	r0, [sp, #40]	@ 0x28
 800547c:	2d10      	cmp	r5, #16
 800547e:	462c      	mov	r4, r5
 8005480:	9309      	str	r3, [sp, #36]	@ 0x24
 8005482:	bfa8      	it	ge
 8005484:	2410      	movge	r4, #16
 8005486:	f7fa ffaf 	bl	80003e8 <__aeabi_ui2d>
 800548a:	2d09      	cmp	r5, #9
 800548c:	4682      	mov	sl, r0
 800548e:	468b      	mov	fp, r1
 8005490:	dc11      	bgt.n	80054b6 <_strtod_l+0x3ce>
 8005492:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8005494:	2b00      	cmp	r3, #0
 8005496:	f43f ae60 	beq.w	800515a <_strtod_l+0x72>
 800549a:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800549c:	dd76      	ble.n	800558c <_strtod_l+0x4a4>
 800549e:	2b16      	cmp	r3, #22
 80054a0:	dc5d      	bgt.n	800555e <_strtod_l+0x476>
 80054a2:	4974      	ldr	r1, [pc, #464]	@ (8005674 <_strtod_l+0x58c>)
 80054a4:	4652      	mov	r2, sl
 80054a6:	eb01 01c3 	add.w	r1, r1, r3, lsl #3
 80054aa:	465b      	mov	r3, fp
 80054ac:	e9d1 0100 	ldrd	r0, r1, [r1]
 80054b0:	f7fb f814 	bl	80004dc <__aeabi_dmul>
 80054b4:	e7d9      	b.n	800546a <_strtod_l+0x382>
 80054b6:	4b6f      	ldr	r3, [pc, #444]	@ (8005674 <_strtod_l+0x58c>)
 80054b8:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 80054bc:	e953 2312 	ldrd	r2, r3, [r3, #-72]	@ 0x48
 80054c0:	f7fb f80c 	bl	80004dc <__aeabi_dmul>
 80054c4:	4682      	mov	sl, r0
 80054c6:	9808      	ldr	r0, [sp, #32]
 80054c8:	468b      	mov	fp, r1
 80054ca:	f7fa ff8d 	bl	80003e8 <__aeabi_ui2d>
 80054ce:	4602      	mov	r2, r0
 80054d0:	460b      	mov	r3, r1
 80054d2:	4650      	mov	r0, sl
 80054d4:	4659      	mov	r1, fp
 80054d6:	f7fa fe4b 	bl	8000170 <__adddf3>
 80054da:	2d0f      	cmp	r5, #15
 80054dc:	4682      	mov	sl, r0
 80054de:	468b      	mov	fp, r1
 80054e0:	ddd7      	ble.n	8005492 <_strtod_l+0x3aa>
 80054e2:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80054e4:	1b2c      	subs	r4, r5, r4
 80054e6:	441c      	add	r4, r3
 80054e8:	2c00      	cmp	r4, #0
 80054ea:	f340 8096 	ble.w	800561a <_strtod_l+0x532>
 80054ee:	f014 030f 	ands.w	r3, r4, #15
 80054f2:	d00a      	beq.n	800550a <_strtod_l+0x422>
 80054f4:	495f      	ldr	r1, [pc, #380]	@ (8005674 <_strtod_l+0x58c>)
 80054f6:	4652      	mov	r2, sl
 80054f8:	eb01 01c3 	add.w	r1, r1, r3, lsl #3
 80054fc:	e9d1 0100 	ldrd	r0, r1, [r1]
 8005500:	465b      	mov	r3, fp
 8005502:	f7fa ffeb 	bl	80004dc <__aeabi_dmul>
 8005506:	4682      	mov	sl, r0
 8005508:	468b      	mov	fp, r1
 800550a:	f034 040f 	bics.w	r4, r4, #15
 800550e:	d073      	beq.n	80055f8 <_strtod_l+0x510>
 8005510:	f5b4 7f9a 	cmp.w	r4, #308	@ 0x134
 8005514:	dd48      	ble.n	80055a8 <_strtod_l+0x4c0>
 8005516:	2400      	movs	r4, #0
 8005518:	46a0      	mov	r8, r4
 800551a:	46a1      	mov	r9, r4
 800551c:	940a      	str	r4, [sp, #40]	@ 0x28
 800551e:	2322      	movs	r3, #34	@ 0x22
 8005520:	f04f 0a00 	mov.w	sl, #0
 8005524:	9a05      	ldr	r2, [sp, #20]
 8005526:	f8df b144 	ldr.w	fp, [pc, #324]	@ 800566c <_strtod_l+0x584>
 800552a:	6013      	str	r3, [r2, #0]
 800552c:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800552e:	2b00      	cmp	r3, #0
 8005530:	f43f ae13 	beq.w	800515a <_strtod_l+0x72>
 8005534:	991a      	ldr	r1, [sp, #104]	@ 0x68
 8005536:	9805      	ldr	r0, [sp, #20]
 8005538:	f001 fb18 	bl	8006b6c <_Bfree>
 800553c:	4649      	mov	r1, r9
 800553e:	9805      	ldr	r0, [sp, #20]
 8005540:	f001 fb14 	bl	8006b6c <_Bfree>
 8005544:	4641      	mov	r1, r8
 8005546:	9805      	ldr	r0, [sp, #20]
 8005548:	f001 fb10 	bl	8006b6c <_Bfree>
 800554c:	990a      	ldr	r1, [sp, #40]	@ 0x28
 800554e:	9805      	ldr	r0, [sp, #20]
 8005550:	f001 fb0c 	bl	8006b6c <_Bfree>
 8005554:	4621      	mov	r1, r4
 8005556:	9805      	ldr	r0, [sp, #20]
 8005558:	f001 fb08 	bl	8006b6c <_Bfree>
 800555c:	e5fd      	b.n	800515a <_strtod_l+0x72>
 800555e:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8005560:	f1c5 0325 	rsb	r3, r5, #37	@ 0x25
 8005564:	4293      	cmp	r3, r2
 8005566:	dbbc      	blt.n	80054e2 <_strtod_l+0x3fa>
 8005568:	4c42      	ldr	r4, [pc, #264]	@ (8005674 <_strtod_l+0x58c>)
 800556a:	f1c5 050f 	rsb	r5, r5, #15
 800556e:	eb04 01c5 	add.w	r1, r4, r5, lsl #3
 8005572:	4652      	mov	r2, sl
 8005574:	e9d1 0100 	ldrd	r0, r1, [r1]
 8005578:	465b      	mov	r3, fp
 800557a:	f7fa ffaf 	bl	80004dc <__aeabi_dmul>
 800557e:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8005580:	1b5d      	subs	r5, r3, r5
 8005582:	eb04 04c5 	add.w	r4, r4, r5, lsl #3
 8005586:	e9d4 2300 	ldrd	r2, r3, [r4]
 800558a:	e791      	b.n	80054b0 <_strtod_l+0x3c8>
 800558c:	3316      	adds	r3, #22
 800558e:	dba8      	blt.n	80054e2 <_strtod_l+0x3fa>
 8005590:	4b38      	ldr	r3, [pc, #224]	@ (8005674 <_strtod_l+0x58c>)
 8005592:	eba9 0808 	sub.w	r8, r9, r8
 8005596:	eb03 08c8 	add.w	r8, r3, r8, lsl #3
 800559a:	4650      	mov	r0, sl
 800559c:	e9d8 2300 	ldrd	r2, r3, [r8]
 80055a0:	4659      	mov	r1, fp
 80055a2:	f7fb f8c5 	bl	8000730 <__aeabi_ddiv>
 80055a6:	e760      	b.n	800546a <_strtod_l+0x382>
 80055a8:	4b33      	ldr	r3, [pc, #204]	@ (8005678 <_strtod_l+0x590>)
 80055aa:	4650      	mov	r0, sl
 80055ac:	9308      	str	r3, [sp, #32]
 80055ae:	2300      	movs	r3, #0
 80055b0:	4659      	mov	r1, fp
 80055b2:	461e      	mov	r6, r3
 80055b4:	1124      	asrs	r4, r4, #4
 80055b6:	2c01      	cmp	r4, #1
 80055b8:	dc21      	bgt.n	80055fe <_strtod_l+0x516>
 80055ba:	b10b      	cbz	r3, 80055c0 <_strtod_l+0x4d8>
 80055bc:	4682      	mov	sl, r0
 80055be:	468b      	mov	fp, r1
 80055c0:	492d      	ldr	r1, [pc, #180]	@ (8005678 <_strtod_l+0x590>)
 80055c2:	f1ab 7b54 	sub.w	fp, fp, #55574528	@ 0x3500000
 80055c6:	eb01 01c6 	add.w	r1, r1, r6, lsl #3
 80055ca:	4652      	mov	r2, sl
 80055cc:	e9d1 0100 	ldrd	r0, r1, [r1]
 80055d0:	465b      	mov	r3, fp
 80055d2:	f7fa ff83 	bl	80004dc <__aeabi_dmul>
 80055d6:	4b25      	ldr	r3, [pc, #148]	@ (800566c <_strtod_l+0x584>)
 80055d8:	460a      	mov	r2, r1
 80055da:	400b      	ands	r3, r1
 80055dc:	4927      	ldr	r1, [pc, #156]	@ (800567c <_strtod_l+0x594>)
 80055de:	4682      	mov	sl, r0
 80055e0:	428b      	cmp	r3, r1
 80055e2:	d898      	bhi.n	8005516 <_strtod_l+0x42e>
 80055e4:	f5a1 1180 	sub.w	r1, r1, #1048576	@ 0x100000
 80055e8:	428b      	cmp	r3, r1
 80055ea:	bf86      	itte	hi
 80055ec:	f04f 3aff 	movhi.w	sl, #4294967295
 80055f0:	f8df b08c 	ldrhi.w	fp, [pc, #140]	@ 8005680 <_strtod_l+0x598>
 80055f4:	f102 7b54 	addls.w	fp, r2, #55574528	@ 0x3500000
 80055f8:	2300      	movs	r3, #0
 80055fa:	9308      	str	r3, [sp, #32]
 80055fc:	e07a      	b.n	80056f4 <_strtod_l+0x60c>
 80055fe:	07e2      	lsls	r2, r4, #31
 8005600:	d505      	bpl.n	800560e <_strtod_l+0x526>
 8005602:	9b08      	ldr	r3, [sp, #32]
 8005604:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005608:	f7fa ff68 	bl	80004dc <__aeabi_dmul>
 800560c:	2301      	movs	r3, #1
 800560e:	9a08      	ldr	r2, [sp, #32]
 8005610:	3601      	adds	r6, #1
 8005612:	3208      	adds	r2, #8
 8005614:	1064      	asrs	r4, r4, #1
 8005616:	9208      	str	r2, [sp, #32]
 8005618:	e7cd      	b.n	80055b6 <_strtod_l+0x4ce>
 800561a:	d0ed      	beq.n	80055f8 <_strtod_l+0x510>
 800561c:	4264      	negs	r4, r4
 800561e:	f014 020f 	ands.w	r2, r4, #15
 8005622:	d00a      	beq.n	800563a <_strtod_l+0x552>
 8005624:	4b13      	ldr	r3, [pc, #76]	@ (8005674 <_strtod_l+0x58c>)
 8005626:	4650      	mov	r0, sl
 8005628:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800562c:	4659      	mov	r1, fp
 800562e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005632:	f7fb f87d 	bl	8000730 <__aeabi_ddiv>
 8005636:	4682      	mov	sl, r0
 8005638:	468b      	mov	fp, r1
 800563a:	1124      	asrs	r4, r4, #4
 800563c:	d0dc      	beq.n	80055f8 <_strtod_l+0x510>
 800563e:	2c1f      	cmp	r4, #31
 8005640:	dd20      	ble.n	8005684 <_strtod_l+0x59c>
 8005642:	2400      	movs	r4, #0
 8005644:	46a0      	mov	r8, r4
 8005646:	46a1      	mov	r9, r4
 8005648:	940a      	str	r4, [sp, #40]	@ 0x28
 800564a:	2322      	movs	r3, #34	@ 0x22
 800564c:	9a05      	ldr	r2, [sp, #20]
 800564e:	f04f 0a00 	mov.w	sl, #0
 8005652:	f04f 0b00 	mov.w	fp, #0
 8005656:	6013      	str	r3, [r2, #0]
 8005658:	e768      	b.n	800552c <_strtod_l+0x444>
 800565a:	bf00      	nop
 800565c:	08008479 	.word	0x08008479
 8005660:	0800847c 	.word	0x0800847c
 8005664:	08008470 	.word	0x08008470
 8005668:	08008473 	.word	0x08008473
 800566c:	7ff00000 	.word	0x7ff00000
 8005670:	08008826 	.word	0x08008826
 8005674:	080086f0 	.word	0x080086f0
 8005678:	080086c8 	.word	0x080086c8
 800567c:	7ca00000 	.word	0x7ca00000
 8005680:	7fefffff 	.word	0x7fefffff
 8005684:	f014 0310 	ands.w	r3, r4, #16
 8005688:	bf18      	it	ne
 800568a:	236a      	movne	r3, #106	@ 0x6a
 800568c:	4650      	mov	r0, sl
 800568e:	9308      	str	r3, [sp, #32]
 8005690:	4659      	mov	r1, fp
 8005692:	2300      	movs	r3, #0
 8005694:	4ea9      	ldr	r6, [pc, #676]	@ (800593c <_strtod_l+0x854>)
 8005696:	07e2      	lsls	r2, r4, #31
 8005698:	d504      	bpl.n	80056a4 <_strtod_l+0x5bc>
 800569a:	e9d6 2300 	ldrd	r2, r3, [r6]
 800569e:	f7fa ff1d 	bl	80004dc <__aeabi_dmul>
 80056a2:	2301      	movs	r3, #1
 80056a4:	1064      	asrs	r4, r4, #1
 80056a6:	f106 0608 	add.w	r6, r6, #8
 80056aa:	d1f4      	bne.n	8005696 <_strtod_l+0x5ae>
 80056ac:	b10b      	cbz	r3, 80056b2 <_strtod_l+0x5ca>
 80056ae:	4682      	mov	sl, r0
 80056b0:	468b      	mov	fp, r1
 80056b2:	9b08      	ldr	r3, [sp, #32]
 80056b4:	b1b3      	cbz	r3, 80056e4 <_strtod_l+0x5fc>
 80056b6:	f3cb 520a 	ubfx	r2, fp, #20, #11
 80056ba:	f1c2 036b 	rsb	r3, r2, #107	@ 0x6b
 80056be:	2b00      	cmp	r3, #0
 80056c0:	4659      	mov	r1, fp
 80056c2:	dd0f      	ble.n	80056e4 <_strtod_l+0x5fc>
 80056c4:	2b1f      	cmp	r3, #31
 80056c6:	dd57      	ble.n	8005778 <_strtod_l+0x690>
 80056c8:	2b34      	cmp	r3, #52	@ 0x34
 80056ca:	bfd8      	it	le
 80056cc:	f04f 33ff 	movle.w	r3, #4294967295
 80056d0:	f04f 0a00 	mov.w	sl, #0
 80056d4:	bfcf      	iteee	gt
 80056d6:	f04f 7b5c 	movgt.w	fp, #57671680	@ 0x3700000
 80056da:	f1c2 024b 	rsble	r2, r2, #75	@ 0x4b
 80056de:	4093      	lslle	r3, r2
 80056e0:	ea03 0b01 	andle.w	fp, r3, r1
 80056e4:	2200      	movs	r2, #0
 80056e6:	2300      	movs	r3, #0
 80056e8:	4650      	mov	r0, sl
 80056ea:	4659      	mov	r1, fp
 80056ec:	f7fb f95e 	bl	80009ac <__aeabi_dcmpeq>
 80056f0:	2800      	cmp	r0, #0
 80056f2:	d1a6      	bne.n	8005642 <_strtod_l+0x55a>
 80056f4:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 80056f6:	463a      	mov	r2, r7
 80056f8:	9300      	str	r3, [sp, #0]
 80056fa:	990c      	ldr	r1, [sp, #48]	@ 0x30
 80056fc:	462b      	mov	r3, r5
 80056fe:	9805      	ldr	r0, [sp, #20]
 8005700:	f001 fa9c 	bl	8006c3c <__s2b>
 8005704:	900a      	str	r0, [sp, #40]	@ 0x28
 8005706:	2800      	cmp	r0, #0
 8005708:	f43f af05 	beq.w	8005516 <_strtod_l+0x42e>
 800570c:	2400      	movs	r4, #0
 800570e:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8005710:	eba9 0308 	sub.w	r3, r9, r8
 8005714:	2a00      	cmp	r2, #0
 8005716:	bfa8      	it	ge
 8005718:	2300      	movge	r3, #0
 800571a:	46a0      	mov	r8, r4
 800571c:	9312      	str	r3, [sp, #72]	@ 0x48
 800571e:	ea22 73e2 	bic.w	r3, r2, r2, asr #31
 8005722:	9316      	str	r3, [sp, #88]	@ 0x58
 8005724:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8005726:	9805      	ldr	r0, [sp, #20]
 8005728:	6859      	ldr	r1, [r3, #4]
 800572a:	f001 f9df 	bl	8006aec <_Balloc>
 800572e:	4681      	mov	r9, r0
 8005730:	2800      	cmp	r0, #0
 8005732:	f43f aef4 	beq.w	800551e <_strtod_l+0x436>
 8005736:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8005738:	300c      	adds	r0, #12
 800573a:	691a      	ldr	r2, [r3, #16]
 800573c:	f103 010c 	add.w	r1, r3, #12
 8005740:	3202      	adds	r2, #2
 8005742:	0092      	lsls	r2, r2, #2
 8005744:	f000 fd77 	bl	8006236 <memcpy>
 8005748:	ab1c      	add	r3, sp, #112	@ 0x70
 800574a:	9301      	str	r3, [sp, #4]
 800574c:	ab1b      	add	r3, sp, #108	@ 0x6c
 800574e:	9300      	str	r3, [sp, #0]
 8005750:	4652      	mov	r2, sl
 8005752:	465b      	mov	r3, fp
 8005754:	9805      	ldr	r0, [sp, #20]
 8005756:	e9cd ab0c 	strd	sl, fp, [sp, #48]	@ 0x30
 800575a:	f001 fda1 	bl	80072a0 <__d2b>
 800575e:	901a      	str	r0, [sp, #104]	@ 0x68
 8005760:	2800      	cmp	r0, #0
 8005762:	f43f aedc 	beq.w	800551e <_strtod_l+0x436>
 8005766:	2101      	movs	r1, #1
 8005768:	9805      	ldr	r0, [sp, #20]
 800576a:	f001 fafd 	bl	8006d68 <__i2b>
 800576e:	4680      	mov	r8, r0
 8005770:	b948      	cbnz	r0, 8005786 <_strtod_l+0x69e>
 8005772:	f04f 0800 	mov.w	r8, #0
 8005776:	e6d2      	b.n	800551e <_strtod_l+0x436>
 8005778:	f04f 32ff 	mov.w	r2, #4294967295
 800577c:	fa02 f303 	lsl.w	r3, r2, r3
 8005780:	ea03 0a0a 	and.w	sl, r3, sl
 8005784:	e7ae      	b.n	80056e4 <_strtod_l+0x5fc>
 8005786:	9d1b      	ldr	r5, [sp, #108]	@ 0x6c
 8005788:	9a1c      	ldr	r2, [sp, #112]	@ 0x70
 800578a:	2d00      	cmp	r5, #0
 800578c:	bfab      	itete	ge
 800578e:	9b12      	ldrge	r3, [sp, #72]	@ 0x48
 8005790:	9b16      	ldrlt	r3, [sp, #88]	@ 0x58
 8005792:	18ef      	addge	r7, r5, r3
 8005794:	1b5e      	sublt	r6, r3, r5
 8005796:	9b08      	ldr	r3, [sp, #32]
 8005798:	bfa8      	it	ge
 800579a:	9e16      	ldrge	r6, [sp, #88]	@ 0x58
 800579c:	eba5 0503 	sub.w	r5, r5, r3
 80057a0:	4415      	add	r5, r2
 80057a2:	4b67      	ldr	r3, [pc, #412]	@ (8005940 <_strtod_l+0x858>)
 80057a4:	f105 35ff 	add.w	r5, r5, #4294967295
 80057a8:	bfb8      	it	lt
 80057aa:	9f12      	ldrlt	r7, [sp, #72]	@ 0x48
 80057ac:	429d      	cmp	r5, r3
 80057ae:	f1c2 0236 	rsb	r2, r2, #54	@ 0x36
 80057b2:	da50      	bge.n	8005856 <_strtod_l+0x76e>
 80057b4:	1b5b      	subs	r3, r3, r5
 80057b6:	2b1f      	cmp	r3, #31
 80057b8:	f04f 0101 	mov.w	r1, #1
 80057bc:	eba2 0203 	sub.w	r2, r2, r3
 80057c0:	dc3d      	bgt.n	800583e <_strtod_l+0x756>
 80057c2:	fa01 f303 	lsl.w	r3, r1, r3
 80057c6:	9313      	str	r3, [sp, #76]	@ 0x4c
 80057c8:	2300      	movs	r3, #0
 80057ca:	9310      	str	r3, [sp, #64]	@ 0x40
 80057cc:	18bd      	adds	r5, r7, r2
 80057ce:	9b08      	ldr	r3, [sp, #32]
 80057d0:	42af      	cmp	r7, r5
 80057d2:	4416      	add	r6, r2
 80057d4:	441e      	add	r6, r3
 80057d6:	463b      	mov	r3, r7
 80057d8:	bfa8      	it	ge
 80057da:	462b      	movge	r3, r5
 80057dc:	42b3      	cmp	r3, r6
 80057de:	bfa8      	it	ge
 80057e0:	4633      	movge	r3, r6
 80057e2:	2b00      	cmp	r3, #0
 80057e4:	bfc2      	ittt	gt
 80057e6:	1aed      	subgt	r5, r5, r3
 80057e8:	1af6      	subgt	r6, r6, r3
 80057ea:	1aff      	subgt	r7, r7, r3
 80057ec:	9b12      	ldr	r3, [sp, #72]	@ 0x48
 80057ee:	2b00      	cmp	r3, #0
 80057f0:	dd16      	ble.n	8005820 <_strtod_l+0x738>
 80057f2:	4641      	mov	r1, r8
 80057f4:	461a      	mov	r2, r3
 80057f6:	9805      	ldr	r0, [sp, #20]
 80057f8:	f001 fb74 	bl	8006ee4 <__pow5mult>
 80057fc:	4680      	mov	r8, r0
 80057fe:	2800      	cmp	r0, #0
 8005800:	d0b7      	beq.n	8005772 <_strtod_l+0x68a>
 8005802:	4601      	mov	r1, r0
 8005804:	9a1a      	ldr	r2, [sp, #104]	@ 0x68
 8005806:	9805      	ldr	r0, [sp, #20]
 8005808:	f001 fac4 	bl	8006d94 <__multiply>
 800580c:	900e      	str	r0, [sp, #56]	@ 0x38
 800580e:	2800      	cmp	r0, #0
 8005810:	f43f ae85 	beq.w	800551e <_strtod_l+0x436>
 8005814:	991a      	ldr	r1, [sp, #104]	@ 0x68
 8005816:	9805      	ldr	r0, [sp, #20]
 8005818:	f001 f9a8 	bl	8006b6c <_Bfree>
 800581c:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800581e:	931a      	str	r3, [sp, #104]	@ 0x68
 8005820:	2d00      	cmp	r5, #0
 8005822:	dc1d      	bgt.n	8005860 <_strtod_l+0x778>
 8005824:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8005826:	2b00      	cmp	r3, #0
 8005828:	dd23      	ble.n	8005872 <_strtod_l+0x78a>
 800582a:	4649      	mov	r1, r9
 800582c:	9a16      	ldr	r2, [sp, #88]	@ 0x58
 800582e:	9805      	ldr	r0, [sp, #20]
 8005830:	f001 fb58 	bl	8006ee4 <__pow5mult>
 8005834:	4681      	mov	r9, r0
 8005836:	b9e0      	cbnz	r0, 8005872 <_strtod_l+0x78a>
 8005838:	f04f 0900 	mov.w	r9, #0
 800583c:	e66f      	b.n	800551e <_strtod_l+0x436>
 800583e:	f1c5 457f 	rsb	r5, r5, #4278190080	@ 0xff000000
 8005842:	f505 057f 	add.w	r5, r5, #16711680	@ 0xff0000
 8005846:	f505 457b 	add.w	r5, r5, #64256	@ 0xfb00
 800584a:	35e2      	adds	r5, #226	@ 0xe2
 800584c:	fa01 f305 	lsl.w	r3, r1, r5
 8005850:	9310      	str	r3, [sp, #64]	@ 0x40
 8005852:	9113      	str	r1, [sp, #76]	@ 0x4c
 8005854:	e7ba      	b.n	80057cc <_strtod_l+0x6e4>
 8005856:	2300      	movs	r3, #0
 8005858:	9310      	str	r3, [sp, #64]	@ 0x40
 800585a:	2301      	movs	r3, #1
 800585c:	9313      	str	r3, [sp, #76]	@ 0x4c
 800585e:	e7b5      	b.n	80057cc <_strtod_l+0x6e4>
 8005860:	462a      	mov	r2, r5
 8005862:	991a      	ldr	r1, [sp, #104]	@ 0x68
 8005864:	9805      	ldr	r0, [sp, #20]
 8005866:	f001 fb97 	bl	8006f98 <__lshift>
 800586a:	901a      	str	r0, [sp, #104]	@ 0x68
 800586c:	2800      	cmp	r0, #0
 800586e:	d1d9      	bne.n	8005824 <_strtod_l+0x73c>
 8005870:	e655      	b.n	800551e <_strtod_l+0x436>
 8005872:	2e00      	cmp	r6, #0
 8005874:	dd07      	ble.n	8005886 <_strtod_l+0x79e>
 8005876:	4649      	mov	r1, r9
 8005878:	4632      	mov	r2, r6
 800587a:	9805      	ldr	r0, [sp, #20]
 800587c:	f001 fb8c 	bl	8006f98 <__lshift>
 8005880:	4681      	mov	r9, r0
 8005882:	2800      	cmp	r0, #0
 8005884:	d0d8      	beq.n	8005838 <_strtod_l+0x750>
 8005886:	2f00      	cmp	r7, #0
 8005888:	dd08      	ble.n	800589c <_strtod_l+0x7b4>
 800588a:	4641      	mov	r1, r8
 800588c:	463a      	mov	r2, r7
 800588e:	9805      	ldr	r0, [sp, #20]
 8005890:	f001 fb82 	bl	8006f98 <__lshift>
 8005894:	4680      	mov	r8, r0
 8005896:	2800      	cmp	r0, #0
 8005898:	f43f ae41 	beq.w	800551e <_strtod_l+0x436>
 800589c:	464a      	mov	r2, r9
 800589e:	991a      	ldr	r1, [sp, #104]	@ 0x68
 80058a0:	9805      	ldr	r0, [sp, #20]
 80058a2:	f001 fc01 	bl	80070a8 <__mdiff>
 80058a6:	4604      	mov	r4, r0
 80058a8:	2800      	cmp	r0, #0
 80058aa:	f43f ae38 	beq.w	800551e <_strtod_l+0x436>
 80058ae:	68c3      	ldr	r3, [r0, #12]
 80058b0:	4641      	mov	r1, r8
 80058b2:	930f      	str	r3, [sp, #60]	@ 0x3c
 80058b4:	2300      	movs	r3, #0
 80058b6:	60c3      	str	r3, [r0, #12]
 80058b8:	f001 fbda 	bl	8007070 <__mcmp>
 80058bc:	2800      	cmp	r0, #0
 80058be:	da45      	bge.n	800594c <_strtod_l+0x864>
 80058c0:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 80058c2:	ea53 030a 	orrs.w	r3, r3, sl
 80058c6:	d16b      	bne.n	80059a0 <_strtod_l+0x8b8>
 80058c8:	f3cb 0313 	ubfx	r3, fp, #0, #20
 80058cc:	2b00      	cmp	r3, #0
 80058ce:	d167      	bne.n	80059a0 <_strtod_l+0x8b8>
 80058d0:	f02b 4300 	bic.w	r3, fp, #2147483648	@ 0x80000000
 80058d4:	0d1b      	lsrs	r3, r3, #20
 80058d6:	051b      	lsls	r3, r3, #20
 80058d8:	f1b3 6fd6 	cmp.w	r3, #112197632	@ 0x6b00000
 80058dc:	d960      	bls.n	80059a0 <_strtod_l+0x8b8>
 80058de:	6963      	ldr	r3, [r4, #20]
 80058e0:	b913      	cbnz	r3, 80058e8 <_strtod_l+0x800>
 80058e2:	6923      	ldr	r3, [r4, #16]
 80058e4:	2b01      	cmp	r3, #1
 80058e6:	dd5b      	ble.n	80059a0 <_strtod_l+0x8b8>
 80058e8:	4621      	mov	r1, r4
 80058ea:	2201      	movs	r2, #1
 80058ec:	9805      	ldr	r0, [sp, #20]
 80058ee:	f001 fb53 	bl	8006f98 <__lshift>
 80058f2:	4641      	mov	r1, r8
 80058f4:	4604      	mov	r4, r0
 80058f6:	f001 fbbb 	bl	8007070 <__mcmp>
 80058fa:	2800      	cmp	r0, #0
 80058fc:	dd50      	ble.n	80059a0 <_strtod_l+0x8b8>
 80058fe:	f02b 4300 	bic.w	r3, fp, #2147483648	@ 0x80000000
 8005902:	9a08      	ldr	r2, [sp, #32]
 8005904:	0d1b      	lsrs	r3, r3, #20
 8005906:	051b      	lsls	r3, r3, #20
 8005908:	2a00      	cmp	r2, #0
 800590a:	d06a      	beq.n	80059e2 <_strtod_l+0x8fa>
 800590c:	f1b3 6fd6 	cmp.w	r3, #112197632	@ 0x6b00000
 8005910:	d867      	bhi.n	80059e2 <_strtod_l+0x8fa>
 8005912:	f1b3 7f5c 	cmp.w	r3, #57671680	@ 0x3700000
 8005916:	f67f ae98 	bls.w	800564a <_strtod_l+0x562>
 800591a:	4650      	mov	r0, sl
 800591c:	4659      	mov	r1, fp
 800591e:	4b09      	ldr	r3, [pc, #36]	@ (8005944 <_strtod_l+0x85c>)
 8005920:	2200      	movs	r2, #0
 8005922:	f7fa fddb 	bl	80004dc <__aeabi_dmul>
 8005926:	4b08      	ldr	r3, [pc, #32]	@ (8005948 <_strtod_l+0x860>)
 8005928:	4682      	mov	sl, r0
 800592a:	400b      	ands	r3, r1
 800592c:	468b      	mov	fp, r1
 800592e:	2b00      	cmp	r3, #0
 8005930:	f47f ae00 	bne.w	8005534 <_strtod_l+0x44c>
 8005934:	2322      	movs	r3, #34	@ 0x22
 8005936:	9a05      	ldr	r2, [sp, #20]
 8005938:	6013      	str	r3, [r2, #0]
 800593a:	e5fb      	b.n	8005534 <_strtod_l+0x44c>
 800593c:	080084a8 	.word	0x080084a8
 8005940:	fffffc02 	.word	0xfffffc02
 8005944:	39500000 	.word	0x39500000
 8005948:	7ff00000 	.word	0x7ff00000
 800594c:	f8cd b038 	str.w	fp, [sp, #56]	@ 0x38
 8005950:	d165      	bne.n	8005a1e <_strtod_l+0x936>
 8005952:	9a0f      	ldr	r2, [sp, #60]	@ 0x3c
 8005954:	f3cb 0313 	ubfx	r3, fp, #0, #20
 8005958:	b35a      	cbz	r2, 80059b2 <_strtod_l+0x8ca>
 800595a:	4a99      	ldr	r2, [pc, #612]	@ (8005bc0 <_strtod_l+0xad8>)
 800595c:	4293      	cmp	r3, r2
 800595e:	d12b      	bne.n	80059b8 <_strtod_l+0x8d0>
 8005960:	9b08      	ldr	r3, [sp, #32]
 8005962:	4651      	mov	r1, sl
 8005964:	b303      	cbz	r3, 80059a8 <_strtod_l+0x8c0>
 8005966:	465a      	mov	r2, fp
 8005968:	4b96      	ldr	r3, [pc, #600]	@ (8005bc4 <_strtod_l+0xadc>)
 800596a:	4013      	ands	r3, r2
 800596c:	f1b3 6fd4 	cmp.w	r3, #111149056	@ 0x6a00000
 8005970:	f04f 32ff 	mov.w	r2, #4294967295
 8005974:	d81b      	bhi.n	80059ae <_strtod_l+0x8c6>
 8005976:	0d1b      	lsrs	r3, r3, #20
 8005978:	f1c3 036b 	rsb	r3, r3, #107	@ 0x6b
 800597c:	fa02 f303 	lsl.w	r3, r2, r3
 8005980:	4299      	cmp	r1, r3
 8005982:	d119      	bne.n	80059b8 <_strtod_l+0x8d0>
 8005984:	4b90      	ldr	r3, [pc, #576]	@ (8005bc8 <_strtod_l+0xae0>)
 8005986:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 8005988:	429a      	cmp	r2, r3
 800598a:	d102      	bne.n	8005992 <_strtod_l+0x8aa>
 800598c:	3101      	adds	r1, #1
 800598e:	f43f adc6 	beq.w	800551e <_strtod_l+0x436>
 8005992:	f04f 0a00 	mov.w	sl, #0
 8005996:	4b8b      	ldr	r3, [pc, #556]	@ (8005bc4 <_strtod_l+0xadc>)
 8005998:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 800599a:	401a      	ands	r2, r3
 800599c:	f502 1b80 	add.w	fp, r2, #1048576	@ 0x100000
 80059a0:	9b08      	ldr	r3, [sp, #32]
 80059a2:	2b00      	cmp	r3, #0
 80059a4:	d1b9      	bne.n	800591a <_strtod_l+0x832>
 80059a6:	e5c5      	b.n	8005534 <_strtod_l+0x44c>
 80059a8:	f04f 33ff 	mov.w	r3, #4294967295
 80059ac:	e7e8      	b.n	8005980 <_strtod_l+0x898>
 80059ae:	4613      	mov	r3, r2
 80059b0:	e7e6      	b.n	8005980 <_strtod_l+0x898>
 80059b2:	ea53 030a 	orrs.w	r3, r3, sl
 80059b6:	d0a2      	beq.n	80058fe <_strtod_l+0x816>
 80059b8:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 80059ba:	b1db      	cbz	r3, 80059f4 <_strtod_l+0x90c>
 80059bc:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 80059be:	4213      	tst	r3, r2
 80059c0:	d0ee      	beq.n	80059a0 <_strtod_l+0x8b8>
 80059c2:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 80059c4:	4650      	mov	r0, sl
 80059c6:	4659      	mov	r1, fp
 80059c8:	9a08      	ldr	r2, [sp, #32]
 80059ca:	b1bb      	cbz	r3, 80059fc <_strtod_l+0x914>
 80059cc:	f7ff fb69 	bl	80050a2 <sulp>
 80059d0:	4602      	mov	r2, r0
 80059d2:	460b      	mov	r3, r1
 80059d4:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 80059d8:	f7fa fbca 	bl	8000170 <__adddf3>
 80059dc:	4682      	mov	sl, r0
 80059de:	468b      	mov	fp, r1
 80059e0:	e7de      	b.n	80059a0 <_strtod_l+0x8b8>
 80059e2:	f5a3 1380 	sub.w	r3, r3, #1048576	@ 0x100000
 80059e6:	ea6f 5b13 	mvn.w	fp, r3, lsr #20
 80059ea:	f04f 3aff 	mov.w	sl, #4294967295
 80059ee:	ea6f 5b0b 	mvn.w	fp, fp, lsl #20
 80059f2:	e7d5      	b.n	80059a0 <_strtod_l+0x8b8>
 80059f4:	9b13      	ldr	r3, [sp, #76]	@ 0x4c
 80059f6:	ea13 0f0a 	tst.w	r3, sl
 80059fa:	e7e1      	b.n	80059c0 <_strtod_l+0x8d8>
 80059fc:	f7ff fb51 	bl	80050a2 <sulp>
 8005a00:	4602      	mov	r2, r0
 8005a02:	460b      	mov	r3, r1
 8005a04:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 8005a08:	f7fa fbb0 	bl	800016c <__aeabi_dsub>
 8005a0c:	2200      	movs	r2, #0
 8005a0e:	2300      	movs	r3, #0
 8005a10:	4682      	mov	sl, r0
 8005a12:	468b      	mov	fp, r1
 8005a14:	f7fa ffca 	bl	80009ac <__aeabi_dcmpeq>
 8005a18:	2800      	cmp	r0, #0
 8005a1a:	d0c1      	beq.n	80059a0 <_strtod_l+0x8b8>
 8005a1c:	e615      	b.n	800564a <_strtod_l+0x562>
 8005a1e:	4641      	mov	r1, r8
 8005a20:	4620      	mov	r0, r4
 8005a22:	f001 fc95 	bl	8007350 <__ratio>
 8005a26:	2200      	movs	r2, #0
 8005a28:	f04f 4380 	mov.w	r3, #1073741824	@ 0x40000000
 8005a2c:	4606      	mov	r6, r0
 8005a2e:	460f      	mov	r7, r1
 8005a30:	f7fa ffd0 	bl	80009d4 <__aeabi_dcmple>
 8005a34:	2800      	cmp	r0, #0
 8005a36:	d06d      	beq.n	8005b14 <_strtod_l+0xa2c>
 8005a38:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8005a3a:	2b00      	cmp	r3, #0
 8005a3c:	d178      	bne.n	8005b30 <_strtod_l+0xa48>
 8005a3e:	f1ba 0f00 	cmp.w	sl, #0
 8005a42:	d156      	bne.n	8005af2 <_strtod_l+0xa0a>
 8005a44:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8005a46:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8005a4a:	2b00      	cmp	r3, #0
 8005a4c:	d158      	bne.n	8005b00 <_strtod_l+0xa18>
 8005a4e:	2200      	movs	r2, #0
 8005a50:	4630      	mov	r0, r6
 8005a52:	4639      	mov	r1, r7
 8005a54:	4b5d      	ldr	r3, [pc, #372]	@ (8005bcc <_strtod_l+0xae4>)
 8005a56:	f7fa ffb3 	bl	80009c0 <__aeabi_dcmplt>
 8005a5a:	2800      	cmp	r0, #0
 8005a5c:	d157      	bne.n	8005b0e <_strtod_l+0xa26>
 8005a5e:	4630      	mov	r0, r6
 8005a60:	4639      	mov	r1, r7
 8005a62:	2200      	movs	r2, #0
 8005a64:	4b5a      	ldr	r3, [pc, #360]	@ (8005bd0 <_strtod_l+0xae8>)
 8005a66:	f7fa fd39 	bl	80004dc <__aeabi_dmul>
 8005a6a:	4606      	mov	r6, r0
 8005a6c:	460f      	mov	r7, r1
 8005a6e:	f107 4300 	add.w	r3, r7, #2147483648	@ 0x80000000
 8005a72:	9606      	str	r6, [sp, #24]
 8005a74:	9307      	str	r3, [sp, #28]
 8005a76:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 8005a7a:	4d52      	ldr	r5, [pc, #328]	@ (8005bc4 <_strtod_l+0xadc>)
 8005a7c:	e9cd 2310 	strd	r2, r3, [sp, #64]	@ 0x40
 8005a80:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8005a82:	401d      	ands	r5, r3
 8005a84:	4b53      	ldr	r3, [pc, #332]	@ (8005bd4 <_strtod_l+0xaec>)
 8005a86:	429d      	cmp	r5, r3
 8005a88:	f040 80aa 	bne.w	8005be0 <_strtod_l+0xaf8>
 8005a8c:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8005a8e:	4650      	mov	r0, sl
 8005a90:	f1a3 7b54 	sub.w	fp, r3, #55574528	@ 0x3500000
 8005a94:	4659      	mov	r1, fp
 8005a96:	f001 fb9b 	bl	80071d0 <__ulp>
 8005a9a:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 8005a9e:	f7fa fd1d 	bl	80004dc <__aeabi_dmul>
 8005aa2:	4652      	mov	r2, sl
 8005aa4:	465b      	mov	r3, fp
 8005aa6:	f7fa fb63 	bl	8000170 <__adddf3>
 8005aaa:	460b      	mov	r3, r1
 8005aac:	4945      	ldr	r1, [pc, #276]	@ (8005bc4 <_strtod_l+0xadc>)
 8005aae:	4a4a      	ldr	r2, [pc, #296]	@ (8005bd8 <_strtod_l+0xaf0>)
 8005ab0:	4019      	ands	r1, r3
 8005ab2:	4291      	cmp	r1, r2
 8005ab4:	4682      	mov	sl, r0
 8005ab6:	d942      	bls.n	8005b3e <_strtod_l+0xa56>
 8005ab8:	9a0d      	ldr	r2, [sp, #52]	@ 0x34
 8005aba:	4b43      	ldr	r3, [pc, #268]	@ (8005bc8 <_strtod_l+0xae0>)
 8005abc:	429a      	cmp	r2, r3
 8005abe:	d103      	bne.n	8005ac8 <_strtod_l+0x9e0>
 8005ac0:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 8005ac2:	3301      	adds	r3, #1
 8005ac4:	f43f ad2b 	beq.w	800551e <_strtod_l+0x436>
 8005ac8:	f04f 3aff 	mov.w	sl, #4294967295
 8005acc:	f8df b0f8 	ldr.w	fp, [pc, #248]	@ 8005bc8 <_strtod_l+0xae0>
 8005ad0:	991a      	ldr	r1, [sp, #104]	@ 0x68
 8005ad2:	9805      	ldr	r0, [sp, #20]
 8005ad4:	f001 f84a 	bl	8006b6c <_Bfree>
 8005ad8:	4649      	mov	r1, r9
 8005ada:	9805      	ldr	r0, [sp, #20]
 8005adc:	f001 f846 	bl	8006b6c <_Bfree>
 8005ae0:	4641      	mov	r1, r8
 8005ae2:	9805      	ldr	r0, [sp, #20]
 8005ae4:	f001 f842 	bl	8006b6c <_Bfree>
 8005ae8:	4621      	mov	r1, r4
 8005aea:	9805      	ldr	r0, [sp, #20]
 8005aec:	f001 f83e 	bl	8006b6c <_Bfree>
 8005af0:	e618      	b.n	8005724 <_strtod_l+0x63c>
 8005af2:	f1ba 0f01 	cmp.w	sl, #1
 8005af6:	d103      	bne.n	8005b00 <_strtod_l+0xa18>
 8005af8:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8005afa:	2b00      	cmp	r3, #0
 8005afc:	f43f ada5 	beq.w	800564a <_strtod_l+0x562>
 8005b00:	2200      	movs	r2, #0
 8005b02:	4b36      	ldr	r3, [pc, #216]	@ (8005bdc <_strtod_l+0xaf4>)
 8005b04:	2600      	movs	r6, #0
 8005b06:	e9cd 2306 	strd	r2, r3, [sp, #24]
 8005b0a:	4f30      	ldr	r7, [pc, #192]	@ (8005bcc <_strtod_l+0xae4>)
 8005b0c:	e7b3      	b.n	8005a76 <_strtod_l+0x98e>
 8005b0e:	2600      	movs	r6, #0
 8005b10:	4f2f      	ldr	r7, [pc, #188]	@ (8005bd0 <_strtod_l+0xae8>)
 8005b12:	e7ac      	b.n	8005a6e <_strtod_l+0x986>
 8005b14:	4630      	mov	r0, r6
 8005b16:	4639      	mov	r1, r7
 8005b18:	4b2d      	ldr	r3, [pc, #180]	@ (8005bd0 <_strtod_l+0xae8>)
 8005b1a:	2200      	movs	r2, #0
 8005b1c:	f7fa fcde 	bl	80004dc <__aeabi_dmul>
 8005b20:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8005b22:	4606      	mov	r6, r0
 8005b24:	460f      	mov	r7, r1
 8005b26:	2b00      	cmp	r3, #0
 8005b28:	d0a1      	beq.n	8005a6e <_strtod_l+0x986>
 8005b2a:	e9cd 6706 	strd	r6, r7, [sp, #24]
 8005b2e:	e7a2      	b.n	8005a76 <_strtod_l+0x98e>
 8005b30:	2200      	movs	r2, #0
 8005b32:	4b26      	ldr	r3, [pc, #152]	@ (8005bcc <_strtod_l+0xae4>)
 8005b34:	4616      	mov	r6, r2
 8005b36:	461f      	mov	r7, r3
 8005b38:	e9cd 2306 	strd	r2, r3, [sp, #24]
 8005b3c:	e79b      	b.n	8005a76 <_strtod_l+0x98e>
 8005b3e:	f103 7b54 	add.w	fp, r3, #55574528	@ 0x3500000
 8005b42:	9b08      	ldr	r3, [sp, #32]
 8005b44:	f8cd b038 	str.w	fp, [sp, #56]	@ 0x38
 8005b48:	2b00      	cmp	r3, #0
 8005b4a:	d1c1      	bne.n	8005ad0 <_strtod_l+0x9e8>
 8005b4c:	f02b 4300 	bic.w	r3, fp, #2147483648	@ 0x80000000
 8005b50:	0d1b      	lsrs	r3, r3, #20
 8005b52:	051b      	lsls	r3, r3, #20
 8005b54:	429d      	cmp	r5, r3
 8005b56:	d1bb      	bne.n	8005ad0 <_strtod_l+0x9e8>
 8005b58:	4630      	mov	r0, r6
 8005b5a:	4639      	mov	r1, r7
 8005b5c:	f7fb f86a 	bl	8000c34 <__aeabi_d2lz>
 8005b60:	f7fa fc8e 	bl	8000480 <__aeabi_l2d>
 8005b64:	4602      	mov	r2, r0
 8005b66:	460b      	mov	r3, r1
 8005b68:	4630      	mov	r0, r6
 8005b6a:	4639      	mov	r1, r7
 8005b6c:	f7fa fafe 	bl	800016c <__aeabi_dsub>
 8005b70:	460b      	mov	r3, r1
 8005b72:	4602      	mov	r2, r0
 8005b74:	f3cb 0613 	ubfx	r6, fp, #0, #20
 8005b78:	e9cd 230c 	strd	r2, r3, [sp, #48]	@ 0x30
 8005b7c:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8005b7e:	ea46 060a 	orr.w	r6, r6, sl
 8005b82:	431e      	orrs	r6, r3
 8005b84:	d069      	beq.n	8005c5a <_strtod_l+0xb72>
 8005b86:	a30a      	add	r3, pc, #40	@ (adr r3, 8005bb0 <_strtod_l+0xac8>)
 8005b88:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005b8c:	f7fa ff18 	bl	80009c0 <__aeabi_dcmplt>
 8005b90:	2800      	cmp	r0, #0
 8005b92:	f47f accf 	bne.w	8005534 <_strtod_l+0x44c>
 8005b96:	a308      	add	r3, pc, #32	@ (adr r3, 8005bb8 <_strtod_l+0xad0>)
 8005b98:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005b9c:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 8005ba0:	f7fa ff2c 	bl	80009fc <__aeabi_dcmpgt>
 8005ba4:	2800      	cmp	r0, #0
 8005ba6:	d093      	beq.n	8005ad0 <_strtod_l+0x9e8>
 8005ba8:	e4c4      	b.n	8005534 <_strtod_l+0x44c>
 8005baa:	bf00      	nop
 8005bac:	f3af 8000 	nop.w
 8005bb0:	94a03595 	.word	0x94a03595
 8005bb4:	3fdfffff 	.word	0x3fdfffff
 8005bb8:	35afe535 	.word	0x35afe535
 8005bbc:	3fe00000 	.word	0x3fe00000
 8005bc0:	000fffff 	.word	0x000fffff
 8005bc4:	7ff00000 	.word	0x7ff00000
 8005bc8:	7fefffff 	.word	0x7fefffff
 8005bcc:	3ff00000 	.word	0x3ff00000
 8005bd0:	3fe00000 	.word	0x3fe00000
 8005bd4:	7fe00000 	.word	0x7fe00000
 8005bd8:	7c9fffff 	.word	0x7c9fffff
 8005bdc:	bff00000 	.word	0xbff00000
 8005be0:	9b08      	ldr	r3, [sp, #32]
 8005be2:	b323      	cbz	r3, 8005c2e <_strtod_l+0xb46>
 8005be4:	f1b5 6fd4 	cmp.w	r5, #111149056	@ 0x6a00000
 8005be8:	d821      	bhi.n	8005c2e <_strtod_l+0xb46>
 8005bea:	a327      	add	r3, pc, #156	@ (adr r3, 8005c88 <_strtod_l+0xba0>)
 8005bec:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005bf0:	4630      	mov	r0, r6
 8005bf2:	4639      	mov	r1, r7
 8005bf4:	f7fa feee 	bl	80009d4 <__aeabi_dcmple>
 8005bf8:	b1a0      	cbz	r0, 8005c24 <_strtod_l+0xb3c>
 8005bfa:	4639      	mov	r1, r7
 8005bfc:	4630      	mov	r0, r6
 8005bfe:	f7fa ff1d 	bl	8000a3c <__aeabi_d2uiz>
 8005c02:	2801      	cmp	r0, #1
 8005c04:	bf38      	it	cc
 8005c06:	2001      	movcc	r0, #1
 8005c08:	f7fa fbee 	bl	80003e8 <__aeabi_ui2d>
 8005c0c:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8005c0e:	4606      	mov	r6, r0
 8005c10:	460f      	mov	r7, r1
 8005c12:	b9fb      	cbnz	r3, 8005c54 <_strtod_l+0xb6c>
 8005c14:	f101 4300 	add.w	r3, r1, #2147483648	@ 0x80000000
 8005c18:	9014      	str	r0, [sp, #80]	@ 0x50
 8005c1a:	9315      	str	r3, [sp, #84]	@ 0x54
 8005c1c:	e9dd 2314 	ldrd	r2, r3, [sp, #80]	@ 0x50
 8005c20:	e9cd 2310 	strd	r2, r3, [sp, #64]	@ 0x40
 8005c24:	9b11      	ldr	r3, [sp, #68]	@ 0x44
 8005c26:	f103 63d6 	add.w	r3, r3, #112197632	@ 0x6b00000
 8005c2a:	1b5b      	subs	r3, r3, r5
 8005c2c:	9311      	str	r3, [sp, #68]	@ 0x44
 8005c2e:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 8005c32:	e9dd ab10 	ldrd	sl, fp, [sp, #64]	@ 0x40
 8005c36:	f001 facb 	bl	80071d0 <__ulp>
 8005c3a:	4602      	mov	r2, r0
 8005c3c:	460b      	mov	r3, r1
 8005c3e:	4650      	mov	r0, sl
 8005c40:	4659      	mov	r1, fp
 8005c42:	f7fa fc4b 	bl	80004dc <__aeabi_dmul>
 8005c46:	e9dd 230c 	ldrd	r2, r3, [sp, #48]	@ 0x30
 8005c4a:	f7fa fa91 	bl	8000170 <__adddf3>
 8005c4e:	4682      	mov	sl, r0
 8005c50:	468b      	mov	fp, r1
 8005c52:	e776      	b.n	8005b42 <_strtod_l+0xa5a>
 8005c54:	e9cd 6714 	strd	r6, r7, [sp, #80]	@ 0x50
 8005c58:	e7e0      	b.n	8005c1c <_strtod_l+0xb34>
 8005c5a:	a30d      	add	r3, pc, #52	@ (adr r3, 8005c90 <_strtod_l+0xba8>)
 8005c5c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005c60:	f7fa feae 	bl	80009c0 <__aeabi_dcmplt>
 8005c64:	e79e      	b.n	8005ba4 <_strtod_l+0xabc>
 8005c66:	2300      	movs	r3, #0
 8005c68:	930b      	str	r3, [sp, #44]	@ 0x2c
 8005c6a:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 8005c6c:	9a17      	ldr	r2, [sp, #92]	@ 0x5c
 8005c6e:	6013      	str	r3, [r2, #0]
 8005c70:	f7ff ba77 	b.w	8005162 <_strtod_l+0x7a>
 8005c74:	2a65      	cmp	r2, #101	@ 0x65
 8005c76:	f43f ab6e 	beq.w	8005356 <_strtod_l+0x26e>
 8005c7a:	2a45      	cmp	r2, #69	@ 0x45
 8005c7c:	f43f ab6b 	beq.w	8005356 <_strtod_l+0x26e>
 8005c80:	2301      	movs	r3, #1
 8005c82:	f7ff bba6 	b.w	80053d2 <_strtod_l+0x2ea>
 8005c86:	bf00      	nop
 8005c88:	ffc00000 	.word	0xffc00000
 8005c8c:	41dfffff 	.word	0x41dfffff
 8005c90:	94a03595 	.word	0x94a03595
 8005c94:	3fcfffff 	.word	0x3fcfffff

08005c98 <strtof>:
 8005c98:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8005c9c:	4d24      	ldr	r5, [pc, #144]	@ (8005d30 <strtof+0x98>)
 8005c9e:	460a      	mov	r2, r1
 8005ca0:	4b24      	ldr	r3, [pc, #144]	@ (8005d34 <strtof+0x9c>)
 8005ca2:	4601      	mov	r1, r0
 8005ca4:	6828      	ldr	r0, [r5, #0]
 8005ca6:	f7ff fa1f 	bl	80050e8 <_strtod_l>
 8005caa:	4602      	mov	r2, r0
 8005cac:	460b      	mov	r3, r1
 8005cae:	4606      	mov	r6, r0
 8005cb0:	460f      	mov	r7, r1
 8005cb2:	f7fa fead 	bl	8000a10 <__aeabi_dcmpun>
 8005cb6:	b168      	cbz	r0, 8005cd4 <strtof+0x3c>
 8005cb8:	2f00      	cmp	r7, #0
 8005cba:	481f      	ldr	r0, [pc, #124]	@ (8005d38 <strtof+0xa0>)
 8005cbc:	da06      	bge.n	8005ccc <strtof+0x34>
 8005cbe:	f000 facf 	bl	8006260 <nanf>
 8005cc2:	f100 4400 	add.w	r4, r0, #2147483648	@ 0x80000000
 8005cc6:	4620      	mov	r0, r4
 8005cc8:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8005ccc:	e8bd 43f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8005cd0:	f000 bac6 	b.w	8006260 <nanf>
 8005cd4:	4639      	mov	r1, r7
 8005cd6:	4630      	mov	r0, r6
 8005cd8:	f7fa fed0 	bl	8000a7c <__aeabi_d2f>
 8005cdc:	f020 4800 	bic.w	r8, r0, #2147483648	@ 0x80000000
 8005ce0:	4604      	mov	r4, r0
 8005ce2:	4916      	ldr	r1, [pc, #88]	@ (8005d3c <strtof+0xa4>)
 8005ce4:	4640      	mov	r0, r8
 8005ce6:	f7fa ff8f 	bl	8000c08 <__aeabi_fcmpun>
 8005cea:	b9b0      	cbnz	r0, 8005d1a <strtof+0x82>
 8005cec:	4640      	mov	r0, r8
 8005cee:	4913      	ldr	r1, [pc, #76]	@ (8005d3c <strtof+0xa4>)
 8005cf0:	f7fa ff6c 	bl	8000bcc <__aeabi_fcmple>
 8005cf4:	b988      	cbnz	r0, 8005d1a <strtof+0x82>
 8005cf6:	f027 4900 	bic.w	r9, r7, #2147483648	@ 0x80000000
 8005cfa:	f04f 32ff 	mov.w	r2, #4294967295
 8005cfe:	4630      	mov	r0, r6
 8005d00:	4649      	mov	r1, r9
 8005d02:	4b0f      	ldr	r3, [pc, #60]	@ (8005d40 <strtof+0xa8>)
 8005d04:	f7fa fe84 	bl	8000a10 <__aeabi_dcmpun>
 8005d08:	b970      	cbnz	r0, 8005d28 <strtof+0x90>
 8005d0a:	f04f 32ff 	mov.w	r2, #4294967295
 8005d0e:	4630      	mov	r0, r6
 8005d10:	4649      	mov	r1, r9
 8005d12:	4b0b      	ldr	r3, [pc, #44]	@ (8005d40 <strtof+0xa8>)
 8005d14:	f7fa fe5e 	bl	80009d4 <__aeabi_dcmple>
 8005d18:	b930      	cbnz	r0, 8005d28 <strtof+0x90>
 8005d1a:	f014 4fff 	tst.w	r4, #2139095040	@ 0x7f800000
 8005d1e:	d1d2      	bne.n	8005cc6 <strtof+0x2e>
 8005d20:	4b08      	ldr	r3, [pc, #32]	@ (8005d44 <strtof+0xac>)
 8005d22:	403b      	ands	r3, r7
 8005d24:	2b00      	cmp	r3, #0
 8005d26:	d0ce      	beq.n	8005cc6 <strtof+0x2e>
 8005d28:	2222      	movs	r2, #34	@ 0x22
 8005d2a:	682b      	ldr	r3, [r5, #0]
 8005d2c:	601a      	str	r2, [r3, #0]
 8005d2e:	e7ca      	b.n	8005cc6 <strtof+0x2e>
 8005d30:	20000188 	.word	0x20000188
 8005d34:	2000001c 	.word	0x2000001c
 8005d38:	08008826 	.word	0x08008826
 8005d3c:	7f7fffff 	.word	0x7f7fffff
 8005d40:	7fefffff 	.word	0x7fefffff
 8005d44:	7ff00000 	.word	0x7ff00000

08005d48 <_strtoul_l.constprop.0>:
 8005d48:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 8005d4c:	4686      	mov	lr, r0
 8005d4e:	460d      	mov	r5, r1
 8005d50:	4e33      	ldr	r6, [pc, #204]	@ (8005e20 <_strtoul_l.constprop.0+0xd8>)
 8005d52:	4628      	mov	r0, r5
 8005d54:	f815 4b01 	ldrb.w	r4, [r5], #1
 8005d58:	5d37      	ldrb	r7, [r6, r4]
 8005d5a:	f017 0708 	ands.w	r7, r7, #8
 8005d5e:	d1f8      	bne.n	8005d52 <_strtoul_l.constprop.0+0xa>
 8005d60:	2c2d      	cmp	r4, #45	@ 0x2d
 8005d62:	d12f      	bne.n	8005dc4 <_strtoul_l.constprop.0+0x7c>
 8005d64:	2701      	movs	r7, #1
 8005d66:	782c      	ldrb	r4, [r5, #0]
 8005d68:	1c85      	adds	r5, r0, #2
 8005d6a:	f033 0010 	bics.w	r0, r3, #16
 8005d6e:	d109      	bne.n	8005d84 <_strtoul_l.constprop.0+0x3c>
 8005d70:	2c30      	cmp	r4, #48	@ 0x30
 8005d72:	d12c      	bne.n	8005dce <_strtoul_l.constprop.0+0x86>
 8005d74:	7828      	ldrb	r0, [r5, #0]
 8005d76:	f000 00df 	and.w	r0, r0, #223	@ 0xdf
 8005d7a:	2858      	cmp	r0, #88	@ 0x58
 8005d7c:	d127      	bne.n	8005dce <_strtoul_l.constprop.0+0x86>
 8005d7e:	2310      	movs	r3, #16
 8005d80:	786c      	ldrb	r4, [r5, #1]
 8005d82:	3502      	adds	r5, #2
 8005d84:	f04f 38ff 	mov.w	r8, #4294967295
 8005d88:	fbb8 f8f3 	udiv	r8, r8, r3
 8005d8c:	2600      	movs	r6, #0
 8005d8e:	fb03 f908 	mul.w	r9, r3, r8
 8005d92:	4630      	mov	r0, r6
 8005d94:	ea6f 0909 	mvn.w	r9, r9
 8005d98:	f1a4 0c30 	sub.w	ip, r4, #48	@ 0x30
 8005d9c:	f1bc 0f09 	cmp.w	ip, #9
 8005da0:	d81c      	bhi.n	8005ddc <_strtoul_l.constprop.0+0x94>
 8005da2:	4664      	mov	r4, ip
 8005da4:	42a3      	cmp	r3, r4
 8005da6:	dd2a      	ble.n	8005dfe <_strtoul_l.constprop.0+0xb6>
 8005da8:	f1b6 3fff 	cmp.w	r6, #4294967295
 8005dac:	d007      	beq.n	8005dbe <_strtoul_l.constprop.0+0x76>
 8005dae:	4580      	cmp	r8, r0
 8005db0:	d322      	bcc.n	8005df8 <_strtoul_l.constprop.0+0xb0>
 8005db2:	d101      	bne.n	8005db8 <_strtoul_l.constprop.0+0x70>
 8005db4:	45a1      	cmp	r9, r4
 8005db6:	db1f      	blt.n	8005df8 <_strtoul_l.constprop.0+0xb0>
 8005db8:	2601      	movs	r6, #1
 8005dba:	fb00 4003 	mla	r0, r0, r3, r4
 8005dbe:	f815 4b01 	ldrb.w	r4, [r5], #1
 8005dc2:	e7e9      	b.n	8005d98 <_strtoul_l.constprop.0+0x50>
 8005dc4:	2c2b      	cmp	r4, #43	@ 0x2b
 8005dc6:	bf04      	itt	eq
 8005dc8:	782c      	ldrbeq	r4, [r5, #0]
 8005dca:	1c85      	addeq	r5, r0, #2
 8005dcc:	e7cd      	b.n	8005d6a <_strtoul_l.constprop.0+0x22>
 8005dce:	2b00      	cmp	r3, #0
 8005dd0:	d1d8      	bne.n	8005d84 <_strtoul_l.constprop.0+0x3c>
 8005dd2:	2c30      	cmp	r4, #48	@ 0x30
 8005dd4:	bf0c      	ite	eq
 8005dd6:	2308      	moveq	r3, #8
 8005dd8:	230a      	movne	r3, #10
 8005dda:	e7d3      	b.n	8005d84 <_strtoul_l.constprop.0+0x3c>
 8005ddc:	f1a4 0c41 	sub.w	ip, r4, #65	@ 0x41
 8005de0:	f1bc 0f19 	cmp.w	ip, #25
 8005de4:	d801      	bhi.n	8005dea <_strtoul_l.constprop.0+0xa2>
 8005de6:	3c37      	subs	r4, #55	@ 0x37
 8005de8:	e7dc      	b.n	8005da4 <_strtoul_l.constprop.0+0x5c>
 8005dea:	f1a4 0c61 	sub.w	ip, r4, #97	@ 0x61
 8005dee:	f1bc 0f19 	cmp.w	ip, #25
 8005df2:	d804      	bhi.n	8005dfe <_strtoul_l.constprop.0+0xb6>
 8005df4:	3c57      	subs	r4, #87	@ 0x57
 8005df6:	e7d5      	b.n	8005da4 <_strtoul_l.constprop.0+0x5c>
 8005df8:	f04f 36ff 	mov.w	r6, #4294967295
 8005dfc:	e7df      	b.n	8005dbe <_strtoul_l.constprop.0+0x76>
 8005dfe:	1c73      	adds	r3, r6, #1
 8005e00:	d106      	bne.n	8005e10 <_strtoul_l.constprop.0+0xc8>
 8005e02:	2322      	movs	r3, #34	@ 0x22
 8005e04:	4630      	mov	r0, r6
 8005e06:	f8ce 3000 	str.w	r3, [lr]
 8005e0a:	b932      	cbnz	r2, 8005e1a <_strtoul_l.constprop.0+0xd2>
 8005e0c:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8005e10:	b107      	cbz	r7, 8005e14 <_strtoul_l.constprop.0+0xcc>
 8005e12:	4240      	negs	r0, r0
 8005e14:	2a00      	cmp	r2, #0
 8005e16:	d0f9      	beq.n	8005e0c <_strtoul_l.constprop.0+0xc4>
 8005e18:	b106      	cbz	r6, 8005e1c <_strtoul_l.constprop.0+0xd4>
 8005e1a:	1e69      	subs	r1, r5, #1
 8005e1c:	6011      	str	r1, [r2, #0]
 8005e1e:	e7f5      	b.n	8005e0c <_strtoul_l.constprop.0+0xc4>
 8005e20:	080084d1 	.word	0x080084d1

08005e24 <strtoul>:
 8005e24:	4613      	mov	r3, r2
 8005e26:	460a      	mov	r2, r1
 8005e28:	4601      	mov	r1, r0
 8005e2a:	4802      	ldr	r0, [pc, #8]	@ (8005e34 <strtoul+0x10>)
 8005e2c:	6800      	ldr	r0, [r0, #0]
 8005e2e:	f7ff bf8b 	b.w	8005d48 <_strtoul_l.constprop.0>
 8005e32:	bf00      	nop
 8005e34:	20000188 	.word	0x20000188

08005e38 <std>:
 8005e38:	2300      	movs	r3, #0
 8005e3a:	b510      	push	{r4, lr}
 8005e3c:	4604      	mov	r4, r0
 8005e3e:	e9c0 3300 	strd	r3, r3, [r0]
 8005e42:	e9c0 3304 	strd	r3, r3, [r0, #16]
 8005e46:	6083      	str	r3, [r0, #8]
 8005e48:	8181      	strh	r1, [r0, #12]
 8005e4a:	6643      	str	r3, [r0, #100]	@ 0x64
 8005e4c:	81c2      	strh	r2, [r0, #14]
 8005e4e:	6183      	str	r3, [r0, #24]
 8005e50:	4619      	mov	r1, r3
 8005e52:	2208      	movs	r2, #8
 8005e54:	305c      	adds	r0, #92	@ 0x5c
 8005e56:	f000 f92d 	bl	80060b4 <memset>
 8005e5a:	4b0d      	ldr	r3, [pc, #52]	@ (8005e90 <std+0x58>)
 8005e5c:	6224      	str	r4, [r4, #32]
 8005e5e:	6263      	str	r3, [r4, #36]	@ 0x24
 8005e60:	4b0c      	ldr	r3, [pc, #48]	@ (8005e94 <std+0x5c>)
 8005e62:	62a3      	str	r3, [r4, #40]	@ 0x28
 8005e64:	4b0c      	ldr	r3, [pc, #48]	@ (8005e98 <std+0x60>)
 8005e66:	62e3      	str	r3, [r4, #44]	@ 0x2c
 8005e68:	4b0c      	ldr	r3, [pc, #48]	@ (8005e9c <std+0x64>)
 8005e6a:	6323      	str	r3, [r4, #48]	@ 0x30
 8005e6c:	4b0c      	ldr	r3, [pc, #48]	@ (8005ea0 <std+0x68>)
 8005e6e:	429c      	cmp	r4, r3
 8005e70:	d006      	beq.n	8005e80 <std+0x48>
 8005e72:	f103 0268 	add.w	r2, r3, #104	@ 0x68
 8005e76:	4294      	cmp	r4, r2
 8005e78:	d002      	beq.n	8005e80 <std+0x48>
 8005e7a:	33d0      	adds	r3, #208	@ 0xd0
 8005e7c:	429c      	cmp	r4, r3
 8005e7e:	d105      	bne.n	8005e8c <std+0x54>
 8005e80:	f104 0058 	add.w	r0, r4, #88	@ 0x58
 8005e84:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8005e88:	f000 b9ca 	b.w	8006220 <__retarget_lock_init_recursive>
 8005e8c:	bd10      	pop	{r4, pc}
 8005e8e:	bf00      	nop
 8005e90:	08005fbd 	.word	0x08005fbd
 8005e94:	08005fdf 	.word	0x08005fdf
 8005e98:	08006017 	.word	0x08006017
 8005e9c:	0800603b 	.word	0x0800603b
 8005ea0:	20000a0c 	.word	0x20000a0c

08005ea4 <stdio_exit_handler>:
 8005ea4:	4a02      	ldr	r2, [pc, #8]	@ (8005eb0 <stdio_exit_handler+0xc>)
 8005ea6:	4903      	ldr	r1, [pc, #12]	@ (8005eb4 <stdio_exit_handler+0x10>)
 8005ea8:	4803      	ldr	r0, [pc, #12]	@ (8005eb8 <stdio_exit_handler+0x14>)
 8005eaa:	f000 b869 	b.w	8005f80 <_fwalk_sglue>
 8005eae:	bf00      	nop
 8005eb0:	20000010 	.word	0x20000010
 8005eb4:	08007b25 	.word	0x08007b25
 8005eb8:	2000018c 	.word	0x2000018c

08005ebc <cleanup_stdio>:
 8005ebc:	6841      	ldr	r1, [r0, #4]
 8005ebe:	4b0c      	ldr	r3, [pc, #48]	@ (8005ef0 <cleanup_stdio+0x34>)
 8005ec0:	b510      	push	{r4, lr}
 8005ec2:	4299      	cmp	r1, r3
 8005ec4:	4604      	mov	r4, r0
 8005ec6:	d001      	beq.n	8005ecc <cleanup_stdio+0x10>
 8005ec8:	f001 fe2c 	bl	8007b24 <_fflush_r>
 8005ecc:	68a1      	ldr	r1, [r4, #8]
 8005ece:	4b09      	ldr	r3, [pc, #36]	@ (8005ef4 <cleanup_stdio+0x38>)
 8005ed0:	4299      	cmp	r1, r3
 8005ed2:	d002      	beq.n	8005eda <cleanup_stdio+0x1e>
 8005ed4:	4620      	mov	r0, r4
 8005ed6:	f001 fe25 	bl	8007b24 <_fflush_r>
 8005eda:	68e1      	ldr	r1, [r4, #12]
 8005edc:	4b06      	ldr	r3, [pc, #24]	@ (8005ef8 <cleanup_stdio+0x3c>)
 8005ede:	4299      	cmp	r1, r3
 8005ee0:	d004      	beq.n	8005eec <cleanup_stdio+0x30>
 8005ee2:	4620      	mov	r0, r4
 8005ee4:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8005ee8:	f001 be1c 	b.w	8007b24 <_fflush_r>
 8005eec:	bd10      	pop	{r4, pc}
 8005eee:	bf00      	nop
 8005ef0:	20000a0c 	.word	0x20000a0c
 8005ef4:	20000a74 	.word	0x20000a74
 8005ef8:	20000adc 	.word	0x20000adc

08005efc <global_stdio_init.part.0>:
 8005efc:	b510      	push	{r4, lr}
 8005efe:	4b0b      	ldr	r3, [pc, #44]	@ (8005f2c <global_stdio_init.part.0+0x30>)
 8005f00:	4c0b      	ldr	r4, [pc, #44]	@ (8005f30 <global_stdio_init.part.0+0x34>)
 8005f02:	4a0c      	ldr	r2, [pc, #48]	@ (8005f34 <global_stdio_init.part.0+0x38>)
 8005f04:	4620      	mov	r0, r4
 8005f06:	601a      	str	r2, [r3, #0]
 8005f08:	2104      	movs	r1, #4
 8005f0a:	2200      	movs	r2, #0
 8005f0c:	f7ff ff94 	bl	8005e38 <std>
 8005f10:	f104 0068 	add.w	r0, r4, #104	@ 0x68
 8005f14:	2201      	movs	r2, #1
 8005f16:	2109      	movs	r1, #9
 8005f18:	f7ff ff8e 	bl	8005e38 <std>
 8005f1c:	f104 00d0 	add.w	r0, r4, #208	@ 0xd0
 8005f20:	2202      	movs	r2, #2
 8005f22:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8005f26:	2112      	movs	r1, #18
 8005f28:	f7ff bf86 	b.w	8005e38 <std>
 8005f2c:	20000b44 	.word	0x20000b44
 8005f30:	20000a0c 	.word	0x20000a0c
 8005f34:	08005ea5 	.word	0x08005ea5

08005f38 <__sfp_lock_acquire>:
 8005f38:	4801      	ldr	r0, [pc, #4]	@ (8005f40 <__sfp_lock_acquire+0x8>)
 8005f3a:	f000 b972 	b.w	8006222 <__retarget_lock_acquire_recursive>
 8005f3e:	bf00      	nop
 8005f40:	20000b4d 	.word	0x20000b4d

08005f44 <__sfp_lock_release>:
 8005f44:	4801      	ldr	r0, [pc, #4]	@ (8005f4c <__sfp_lock_release+0x8>)
 8005f46:	f000 b96d 	b.w	8006224 <__retarget_lock_release_recursive>
 8005f4a:	bf00      	nop
 8005f4c:	20000b4d 	.word	0x20000b4d

08005f50 <__sinit>:
 8005f50:	b510      	push	{r4, lr}
 8005f52:	4604      	mov	r4, r0
 8005f54:	f7ff fff0 	bl	8005f38 <__sfp_lock_acquire>
 8005f58:	6a23      	ldr	r3, [r4, #32]
 8005f5a:	b11b      	cbz	r3, 8005f64 <__sinit+0x14>
 8005f5c:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8005f60:	f7ff bff0 	b.w	8005f44 <__sfp_lock_release>
 8005f64:	4b04      	ldr	r3, [pc, #16]	@ (8005f78 <__sinit+0x28>)
 8005f66:	6223      	str	r3, [r4, #32]
 8005f68:	4b04      	ldr	r3, [pc, #16]	@ (8005f7c <__sinit+0x2c>)
 8005f6a:	681b      	ldr	r3, [r3, #0]
 8005f6c:	2b00      	cmp	r3, #0
 8005f6e:	d1f5      	bne.n	8005f5c <__sinit+0xc>
 8005f70:	f7ff ffc4 	bl	8005efc <global_stdio_init.part.0>
 8005f74:	e7f2      	b.n	8005f5c <__sinit+0xc>
 8005f76:	bf00      	nop
 8005f78:	08005ebd 	.word	0x08005ebd
 8005f7c:	20000b44 	.word	0x20000b44

08005f80 <_fwalk_sglue>:
 8005f80:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8005f84:	4607      	mov	r7, r0
 8005f86:	4688      	mov	r8, r1
 8005f88:	4614      	mov	r4, r2
 8005f8a:	2600      	movs	r6, #0
 8005f8c:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 8005f90:	f1b9 0901 	subs.w	r9, r9, #1
 8005f94:	d505      	bpl.n	8005fa2 <_fwalk_sglue+0x22>
 8005f96:	6824      	ldr	r4, [r4, #0]
 8005f98:	2c00      	cmp	r4, #0
 8005f9a:	d1f7      	bne.n	8005f8c <_fwalk_sglue+0xc>
 8005f9c:	4630      	mov	r0, r6
 8005f9e:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8005fa2:	89ab      	ldrh	r3, [r5, #12]
 8005fa4:	2b01      	cmp	r3, #1
 8005fa6:	d907      	bls.n	8005fb8 <_fwalk_sglue+0x38>
 8005fa8:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 8005fac:	3301      	adds	r3, #1
 8005fae:	d003      	beq.n	8005fb8 <_fwalk_sglue+0x38>
 8005fb0:	4629      	mov	r1, r5
 8005fb2:	4638      	mov	r0, r7
 8005fb4:	47c0      	blx	r8
 8005fb6:	4306      	orrs	r6, r0
 8005fb8:	3568      	adds	r5, #104	@ 0x68
 8005fba:	e7e9      	b.n	8005f90 <_fwalk_sglue+0x10>

08005fbc <__sread>:
 8005fbc:	b510      	push	{r4, lr}
 8005fbe:	460c      	mov	r4, r1
 8005fc0:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8005fc4:	f000 f8de 	bl	8006184 <_read_r>
 8005fc8:	2800      	cmp	r0, #0
 8005fca:	bfab      	itete	ge
 8005fcc:	6d63      	ldrge	r3, [r4, #84]	@ 0x54
 8005fce:	89a3      	ldrhlt	r3, [r4, #12]
 8005fd0:	181b      	addge	r3, r3, r0
 8005fd2:	f423 5380 	biclt.w	r3, r3, #4096	@ 0x1000
 8005fd6:	bfac      	ite	ge
 8005fd8:	6563      	strge	r3, [r4, #84]	@ 0x54
 8005fda:	81a3      	strhlt	r3, [r4, #12]
 8005fdc:	bd10      	pop	{r4, pc}

08005fde <__swrite>:
 8005fde:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8005fe2:	461f      	mov	r7, r3
 8005fe4:	898b      	ldrh	r3, [r1, #12]
 8005fe6:	4605      	mov	r5, r0
 8005fe8:	05db      	lsls	r3, r3, #23
 8005fea:	460c      	mov	r4, r1
 8005fec:	4616      	mov	r6, r2
 8005fee:	d505      	bpl.n	8005ffc <__swrite+0x1e>
 8005ff0:	2302      	movs	r3, #2
 8005ff2:	2200      	movs	r2, #0
 8005ff4:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8005ff8:	f000 f8b2 	bl	8006160 <_lseek_r>
 8005ffc:	89a3      	ldrh	r3, [r4, #12]
 8005ffe:	4632      	mov	r2, r6
 8006000:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 8006004:	81a3      	strh	r3, [r4, #12]
 8006006:	4628      	mov	r0, r5
 8006008:	463b      	mov	r3, r7
 800600a:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800600e:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8006012:	f000 b8c9 	b.w	80061a8 <_write_r>

08006016 <__sseek>:
 8006016:	b510      	push	{r4, lr}
 8006018:	460c      	mov	r4, r1
 800601a:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800601e:	f000 f89f 	bl	8006160 <_lseek_r>
 8006022:	1c43      	adds	r3, r0, #1
 8006024:	89a3      	ldrh	r3, [r4, #12]
 8006026:	bf15      	itete	ne
 8006028:	6560      	strne	r0, [r4, #84]	@ 0x54
 800602a:	f423 5380 	biceq.w	r3, r3, #4096	@ 0x1000
 800602e:	f443 5380 	orrne.w	r3, r3, #4096	@ 0x1000
 8006032:	81a3      	strheq	r3, [r4, #12]
 8006034:	bf18      	it	ne
 8006036:	81a3      	strhne	r3, [r4, #12]
 8006038:	bd10      	pop	{r4, pc}

0800603a <__sclose>:
 800603a:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800603e:	f000 b87f 	b.w	8006140 <_close_r>

08006042 <_vsniprintf_r>:
 8006042:	b530      	push	{r4, r5, lr}
 8006044:	4614      	mov	r4, r2
 8006046:	2c00      	cmp	r4, #0
 8006048:	4605      	mov	r5, r0
 800604a:	461a      	mov	r2, r3
 800604c:	b09b      	sub	sp, #108	@ 0x6c
 800604e:	da05      	bge.n	800605c <_vsniprintf_r+0x1a>
 8006050:	238b      	movs	r3, #139	@ 0x8b
 8006052:	6003      	str	r3, [r0, #0]
 8006054:	f04f 30ff 	mov.w	r0, #4294967295
 8006058:	b01b      	add	sp, #108	@ 0x6c
 800605a:	bd30      	pop	{r4, r5, pc}
 800605c:	f44f 7302 	mov.w	r3, #520	@ 0x208
 8006060:	f8ad 300c 	strh.w	r3, [sp, #12]
 8006064:	bf0c      	ite	eq
 8006066:	4623      	moveq	r3, r4
 8006068:	f104 33ff 	addne.w	r3, r4, #4294967295
 800606c:	9302      	str	r3, [sp, #8]
 800606e:	9305      	str	r3, [sp, #20]
 8006070:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 8006074:	9100      	str	r1, [sp, #0]
 8006076:	9104      	str	r1, [sp, #16]
 8006078:	f8ad 300e 	strh.w	r3, [sp, #14]
 800607c:	4669      	mov	r1, sp
 800607e:	9b1e      	ldr	r3, [sp, #120]	@ 0x78
 8006080:	f001 fa42 	bl	8007508 <_svfiprintf_r>
 8006084:	1c43      	adds	r3, r0, #1
 8006086:	bfbc      	itt	lt
 8006088:	238b      	movlt	r3, #139	@ 0x8b
 800608a:	602b      	strlt	r3, [r5, #0]
 800608c:	2c00      	cmp	r4, #0
 800608e:	d0e3      	beq.n	8006058 <_vsniprintf_r+0x16>
 8006090:	2200      	movs	r2, #0
 8006092:	9b00      	ldr	r3, [sp, #0]
 8006094:	701a      	strb	r2, [r3, #0]
 8006096:	e7df      	b.n	8006058 <_vsniprintf_r+0x16>

08006098 <vsniprintf>:
 8006098:	b507      	push	{r0, r1, r2, lr}
 800609a:	9300      	str	r3, [sp, #0]
 800609c:	4613      	mov	r3, r2
 800609e:	460a      	mov	r2, r1
 80060a0:	4601      	mov	r1, r0
 80060a2:	4803      	ldr	r0, [pc, #12]	@ (80060b0 <vsniprintf+0x18>)
 80060a4:	6800      	ldr	r0, [r0, #0]
 80060a6:	f7ff ffcc 	bl	8006042 <_vsniprintf_r>
 80060aa:	b003      	add	sp, #12
 80060ac:	f85d fb04 	ldr.w	pc, [sp], #4
 80060b0:	20000188 	.word	0x20000188

080060b4 <memset>:
 80060b4:	4603      	mov	r3, r0
 80060b6:	4402      	add	r2, r0
 80060b8:	4293      	cmp	r3, r2
 80060ba:	d100      	bne.n	80060be <memset+0xa>
 80060bc:	4770      	bx	lr
 80060be:	f803 1b01 	strb.w	r1, [r3], #1
 80060c2:	e7f9      	b.n	80060b8 <memset+0x4>

080060c4 <strncmp>:
 80060c4:	b510      	push	{r4, lr}
 80060c6:	b16a      	cbz	r2, 80060e4 <strncmp+0x20>
 80060c8:	3901      	subs	r1, #1
 80060ca:	1884      	adds	r4, r0, r2
 80060cc:	f810 2b01 	ldrb.w	r2, [r0], #1
 80060d0:	f811 3f01 	ldrb.w	r3, [r1, #1]!
 80060d4:	429a      	cmp	r2, r3
 80060d6:	d103      	bne.n	80060e0 <strncmp+0x1c>
 80060d8:	42a0      	cmp	r0, r4
 80060da:	d001      	beq.n	80060e0 <strncmp+0x1c>
 80060dc:	2a00      	cmp	r2, #0
 80060de:	d1f5      	bne.n	80060cc <strncmp+0x8>
 80060e0:	1ad0      	subs	r0, r2, r3
 80060e2:	bd10      	pop	{r4, pc}
 80060e4:	4610      	mov	r0, r2
 80060e6:	e7fc      	b.n	80060e2 <strncmp+0x1e>

080060e8 <__strtok_r>:
 80060e8:	b5f0      	push	{r4, r5, r6, r7, lr}
 80060ea:	4604      	mov	r4, r0
 80060ec:	b908      	cbnz	r0, 80060f2 <__strtok_r+0xa>
 80060ee:	6814      	ldr	r4, [r2, #0]
 80060f0:	b144      	cbz	r4, 8006104 <__strtok_r+0x1c>
 80060f2:	460f      	mov	r7, r1
 80060f4:	4620      	mov	r0, r4
 80060f6:	f814 5b01 	ldrb.w	r5, [r4], #1
 80060fa:	f817 6b01 	ldrb.w	r6, [r7], #1
 80060fe:	b91e      	cbnz	r6, 8006108 <__strtok_r+0x20>
 8006100:	b965      	cbnz	r5, 800611c <__strtok_r+0x34>
 8006102:	6015      	str	r5, [r2, #0]
 8006104:	2000      	movs	r0, #0
 8006106:	e005      	b.n	8006114 <__strtok_r+0x2c>
 8006108:	42b5      	cmp	r5, r6
 800610a:	d1f6      	bne.n	80060fa <__strtok_r+0x12>
 800610c:	2b00      	cmp	r3, #0
 800610e:	d1f0      	bne.n	80060f2 <__strtok_r+0xa>
 8006110:	6014      	str	r4, [r2, #0]
 8006112:	7003      	strb	r3, [r0, #0]
 8006114:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8006116:	461c      	mov	r4, r3
 8006118:	e00c      	b.n	8006134 <__strtok_r+0x4c>
 800611a:	b915      	cbnz	r5, 8006122 <__strtok_r+0x3a>
 800611c:	460e      	mov	r6, r1
 800611e:	f814 3b01 	ldrb.w	r3, [r4], #1
 8006122:	f816 5b01 	ldrb.w	r5, [r6], #1
 8006126:	42ab      	cmp	r3, r5
 8006128:	d1f7      	bne.n	800611a <__strtok_r+0x32>
 800612a:	2b00      	cmp	r3, #0
 800612c:	d0f3      	beq.n	8006116 <__strtok_r+0x2e>
 800612e:	2300      	movs	r3, #0
 8006130:	f804 3c01 	strb.w	r3, [r4, #-1]
 8006134:	6014      	str	r4, [r2, #0]
 8006136:	e7ed      	b.n	8006114 <__strtok_r+0x2c>

08006138 <strtok_r>:
 8006138:	2301      	movs	r3, #1
 800613a:	f7ff bfd5 	b.w	80060e8 <__strtok_r>
	...

08006140 <_close_r>:
 8006140:	b538      	push	{r3, r4, r5, lr}
 8006142:	2300      	movs	r3, #0
 8006144:	4d05      	ldr	r5, [pc, #20]	@ (800615c <_close_r+0x1c>)
 8006146:	4604      	mov	r4, r0
 8006148:	4608      	mov	r0, r1
 800614a:	602b      	str	r3, [r5, #0]
 800614c:	f7fa ff43 	bl	8000fd6 <_close>
 8006150:	1c43      	adds	r3, r0, #1
 8006152:	d102      	bne.n	800615a <_close_r+0x1a>
 8006154:	682b      	ldr	r3, [r5, #0]
 8006156:	b103      	cbz	r3, 800615a <_close_r+0x1a>
 8006158:	6023      	str	r3, [r4, #0]
 800615a:	bd38      	pop	{r3, r4, r5, pc}
 800615c:	20000b48 	.word	0x20000b48

08006160 <_lseek_r>:
 8006160:	b538      	push	{r3, r4, r5, lr}
 8006162:	4604      	mov	r4, r0
 8006164:	4608      	mov	r0, r1
 8006166:	4611      	mov	r1, r2
 8006168:	2200      	movs	r2, #0
 800616a:	4d05      	ldr	r5, [pc, #20]	@ (8006180 <_lseek_r+0x20>)
 800616c:	602a      	str	r2, [r5, #0]
 800616e:	461a      	mov	r2, r3
 8006170:	f7fa ff55 	bl	800101e <_lseek>
 8006174:	1c43      	adds	r3, r0, #1
 8006176:	d102      	bne.n	800617e <_lseek_r+0x1e>
 8006178:	682b      	ldr	r3, [r5, #0]
 800617a:	b103      	cbz	r3, 800617e <_lseek_r+0x1e>
 800617c:	6023      	str	r3, [r4, #0]
 800617e:	bd38      	pop	{r3, r4, r5, pc}
 8006180:	20000b48 	.word	0x20000b48

08006184 <_read_r>:
 8006184:	b538      	push	{r3, r4, r5, lr}
 8006186:	4604      	mov	r4, r0
 8006188:	4608      	mov	r0, r1
 800618a:	4611      	mov	r1, r2
 800618c:	2200      	movs	r2, #0
 800618e:	4d05      	ldr	r5, [pc, #20]	@ (80061a4 <_read_r+0x20>)
 8006190:	602a      	str	r2, [r5, #0]
 8006192:	461a      	mov	r2, r3
 8006194:	f7fa fee6 	bl	8000f64 <_read>
 8006198:	1c43      	adds	r3, r0, #1
 800619a:	d102      	bne.n	80061a2 <_read_r+0x1e>
 800619c:	682b      	ldr	r3, [r5, #0]
 800619e:	b103      	cbz	r3, 80061a2 <_read_r+0x1e>
 80061a0:	6023      	str	r3, [r4, #0]
 80061a2:	bd38      	pop	{r3, r4, r5, pc}
 80061a4:	20000b48 	.word	0x20000b48

080061a8 <_write_r>:
 80061a8:	b538      	push	{r3, r4, r5, lr}
 80061aa:	4604      	mov	r4, r0
 80061ac:	4608      	mov	r0, r1
 80061ae:	4611      	mov	r1, r2
 80061b0:	2200      	movs	r2, #0
 80061b2:	4d05      	ldr	r5, [pc, #20]	@ (80061c8 <_write_r+0x20>)
 80061b4:	602a      	str	r2, [r5, #0]
 80061b6:	461a      	mov	r2, r3
 80061b8:	f7fa fef1 	bl	8000f9e <_write>
 80061bc:	1c43      	adds	r3, r0, #1
 80061be:	d102      	bne.n	80061c6 <_write_r+0x1e>
 80061c0:	682b      	ldr	r3, [r5, #0]
 80061c2:	b103      	cbz	r3, 80061c6 <_write_r+0x1e>
 80061c4:	6023      	str	r3, [r4, #0]
 80061c6:	bd38      	pop	{r3, r4, r5, pc}
 80061c8:	20000b48 	.word	0x20000b48

080061cc <__errno>:
 80061cc:	4b01      	ldr	r3, [pc, #4]	@ (80061d4 <__errno+0x8>)
 80061ce:	6818      	ldr	r0, [r3, #0]
 80061d0:	4770      	bx	lr
 80061d2:	bf00      	nop
 80061d4:	20000188 	.word	0x20000188

080061d8 <__libc_init_array>:
 80061d8:	b570      	push	{r4, r5, r6, lr}
 80061da:	2600      	movs	r6, #0
 80061dc:	4d0c      	ldr	r5, [pc, #48]	@ (8006210 <__libc_init_array+0x38>)
 80061de:	4c0d      	ldr	r4, [pc, #52]	@ (8006214 <__libc_init_array+0x3c>)
 80061e0:	1b64      	subs	r4, r4, r5
 80061e2:	10a4      	asrs	r4, r4, #2
 80061e4:	42a6      	cmp	r6, r4
 80061e6:	d109      	bne.n	80061fc <__libc_init_array+0x24>
 80061e8:	f002 f820 	bl	800822c <_init>
 80061ec:	2600      	movs	r6, #0
 80061ee:	4d0a      	ldr	r5, [pc, #40]	@ (8006218 <__libc_init_array+0x40>)
 80061f0:	4c0a      	ldr	r4, [pc, #40]	@ (800621c <__libc_init_array+0x44>)
 80061f2:	1b64      	subs	r4, r4, r5
 80061f4:	10a4      	asrs	r4, r4, #2
 80061f6:	42a6      	cmp	r6, r4
 80061f8:	d105      	bne.n	8006206 <__libc_init_array+0x2e>
 80061fa:	bd70      	pop	{r4, r5, r6, pc}
 80061fc:	f855 3b04 	ldr.w	r3, [r5], #4
 8006200:	4798      	blx	r3
 8006202:	3601      	adds	r6, #1
 8006204:	e7ee      	b.n	80061e4 <__libc_init_array+0xc>
 8006206:	f855 3b04 	ldr.w	r3, [r5], #4
 800620a:	4798      	blx	r3
 800620c:	3601      	adds	r6, #1
 800620e:	e7f2      	b.n	80061f6 <__libc_init_array+0x1e>
 8006210:	08008830 	.word	0x08008830
 8006214:	08008830 	.word	0x08008830
 8006218:	08008830 	.word	0x08008830
 800621c:	08008834 	.word	0x08008834

08006220 <__retarget_lock_init_recursive>:
 8006220:	4770      	bx	lr

08006222 <__retarget_lock_acquire_recursive>:
 8006222:	4770      	bx	lr

08006224 <__retarget_lock_release_recursive>:
 8006224:	4770      	bx	lr

08006226 <strcpy>:
 8006226:	4603      	mov	r3, r0
 8006228:	f811 2b01 	ldrb.w	r2, [r1], #1
 800622c:	f803 2b01 	strb.w	r2, [r3], #1
 8006230:	2a00      	cmp	r2, #0
 8006232:	d1f9      	bne.n	8006228 <strcpy+0x2>
 8006234:	4770      	bx	lr

08006236 <memcpy>:
 8006236:	440a      	add	r2, r1
 8006238:	4291      	cmp	r1, r2
 800623a:	f100 33ff 	add.w	r3, r0, #4294967295
 800623e:	d100      	bne.n	8006242 <memcpy+0xc>
 8006240:	4770      	bx	lr
 8006242:	b510      	push	{r4, lr}
 8006244:	f811 4b01 	ldrb.w	r4, [r1], #1
 8006248:	4291      	cmp	r1, r2
 800624a:	f803 4f01 	strb.w	r4, [r3, #1]!
 800624e:	d1f9      	bne.n	8006244 <memcpy+0xe>
 8006250:	bd10      	pop	{r4, pc}
	...

08006254 <nan>:
 8006254:	2000      	movs	r0, #0
 8006256:	4901      	ldr	r1, [pc, #4]	@ (800625c <nan+0x8>)
 8006258:	4770      	bx	lr
 800625a:	bf00      	nop
 800625c:	7ff80000 	.word	0x7ff80000

08006260 <nanf>:
 8006260:	4800      	ldr	r0, [pc, #0]	@ (8006264 <nanf+0x4>)
 8006262:	4770      	bx	lr
 8006264:	7fc00000 	.word	0x7fc00000

08006268 <_free_r>:
 8006268:	b538      	push	{r3, r4, r5, lr}
 800626a:	4605      	mov	r5, r0
 800626c:	2900      	cmp	r1, #0
 800626e:	d040      	beq.n	80062f2 <_free_r+0x8a>
 8006270:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8006274:	1f0c      	subs	r4, r1, #4
 8006276:	2b00      	cmp	r3, #0
 8006278:	bfb8      	it	lt
 800627a:	18e4      	addlt	r4, r4, r3
 800627c:	f000 fc2a 	bl	8006ad4 <__malloc_lock>
 8006280:	4a1c      	ldr	r2, [pc, #112]	@ (80062f4 <_free_r+0x8c>)
 8006282:	6813      	ldr	r3, [r2, #0]
 8006284:	b933      	cbnz	r3, 8006294 <_free_r+0x2c>
 8006286:	6063      	str	r3, [r4, #4]
 8006288:	6014      	str	r4, [r2, #0]
 800628a:	4628      	mov	r0, r5
 800628c:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8006290:	f000 bc26 	b.w	8006ae0 <__malloc_unlock>
 8006294:	42a3      	cmp	r3, r4
 8006296:	d908      	bls.n	80062aa <_free_r+0x42>
 8006298:	6820      	ldr	r0, [r4, #0]
 800629a:	1821      	adds	r1, r4, r0
 800629c:	428b      	cmp	r3, r1
 800629e:	bf01      	itttt	eq
 80062a0:	6819      	ldreq	r1, [r3, #0]
 80062a2:	685b      	ldreq	r3, [r3, #4]
 80062a4:	1809      	addeq	r1, r1, r0
 80062a6:	6021      	streq	r1, [r4, #0]
 80062a8:	e7ed      	b.n	8006286 <_free_r+0x1e>
 80062aa:	461a      	mov	r2, r3
 80062ac:	685b      	ldr	r3, [r3, #4]
 80062ae:	b10b      	cbz	r3, 80062b4 <_free_r+0x4c>
 80062b0:	42a3      	cmp	r3, r4
 80062b2:	d9fa      	bls.n	80062aa <_free_r+0x42>
 80062b4:	6811      	ldr	r1, [r2, #0]
 80062b6:	1850      	adds	r0, r2, r1
 80062b8:	42a0      	cmp	r0, r4
 80062ba:	d10b      	bne.n	80062d4 <_free_r+0x6c>
 80062bc:	6820      	ldr	r0, [r4, #0]
 80062be:	4401      	add	r1, r0
 80062c0:	1850      	adds	r0, r2, r1
 80062c2:	4283      	cmp	r3, r0
 80062c4:	6011      	str	r1, [r2, #0]
 80062c6:	d1e0      	bne.n	800628a <_free_r+0x22>
 80062c8:	6818      	ldr	r0, [r3, #0]
 80062ca:	685b      	ldr	r3, [r3, #4]
 80062cc:	4408      	add	r0, r1
 80062ce:	6010      	str	r0, [r2, #0]
 80062d0:	6053      	str	r3, [r2, #4]
 80062d2:	e7da      	b.n	800628a <_free_r+0x22>
 80062d4:	d902      	bls.n	80062dc <_free_r+0x74>
 80062d6:	230c      	movs	r3, #12
 80062d8:	602b      	str	r3, [r5, #0]
 80062da:	e7d6      	b.n	800628a <_free_r+0x22>
 80062dc:	6820      	ldr	r0, [r4, #0]
 80062de:	1821      	adds	r1, r4, r0
 80062e0:	428b      	cmp	r3, r1
 80062e2:	bf01      	itttt	eq
 80062e4:	6819      	ldreq	r1, [r3, #0]
 80062e6:	685b      	ldreq	r3, [r3, #4]
 80062e8:	1809      	addeq	r1, r1, r0
 80062ea:	6021      	streq	r1, [r4, #0]
 80062ec:	6063      	str	r3, [r4, #4]
 80062ee:	6054      	str	r4, [r2, #4]
 80062f0:	e7cb      	b.n	800628a <_free_r+0x22>
 80062f2:	bd38      	pop	{r3, r4, r5, pc}
 80062f4:	20000b54 	.word	0x20000b54

080062f8 <rshift>:
 80062f8:	6903      	ldr	r3, [r0, #16]
 80062fa:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 80062fe:	ebb3 1f61 	cmp.w	r3, r1, asr #5
 8006302:	f100 0414 	add.w	r4, r0, #20
 8006306:	ea4f 1261 	mov.w	r2, r1, asr #5
 800630a:	dd46      	ble.n	800639a <rshift+0xa2>
 800630c:	f011 011f 	ands.w	r1, r1, #31
 8006310:	eb04 0683 	add.w	r6, r4, r3, lsl #2
 8006314:	eb04 0582 	add.w	r5, r4, r2, lsl #2
 8006318:	d10c      	bne.n	8006334 <rshift+0x3c>
 800631a:	4629      	mov	r1, r5
 800631c:	f100 0710 	add.w	r7, r0, #16
 8006320:	42b1      	cmp	r1, r6
 8006322:	d335      	bcc.n	8006390 <rshift+0x98>
 8006324:	1a9b      	subs	r3, r3, r2
 8006326:	009b      	lsls	r3, r3, #2
 8006328:	1eea      	subs	r2, r5, #3
 800632a:	4296      	cmp	r6, r2
 800632c:	bf38      	it	cc
 800632e:	2300      	movcc	r3, #0
 8006330:	4423      	add	r3, r4
 8006332:	e015      	b.n	8006360 <rshift+0x68>
 8006334:	46a1      	mov	r9, r4
 8006336:	f854 7022 	ldr.w	r7, [r4, r2, lsl #2]
 800633a:	f1c1 0820 	rsb	r8, r1, #32
 800633e:	40cf      	lsrs	r7, r1
 8006340:	f105 0e04 	add.w	lr, r5, #4
 8006344:	4576      	cmp	r6, lr
 8006346:	46f4      	mov	ip, lr
 8006348:	d816      	bhi.n	8006378 <rshift+0x80>
 800634a:	1a9a      	subs	r2, r3, r2
 800634c:	0092      	lsls	r2, r2, #2
 800634e:	3a04      	subs	r2, #4
 8006350:	3501      	adds	r5, #1
 8006352:	42ae      	cmp	r6, r5
 8006354:	bf38      	it	cc
 8006356:	2200      	movcc	r2, #0
 8006358:	18a3      	adds	r3, r4, r2
 800635a:	50a7      	str	r7, [r4, r2]
 800635c:	b107      	cbz	r7, 8006360 <rshift+0x68>
 800635e:	3304      	adds	r3, #4
 8006360:	42a3      	cmp	r3, r4
 8006362:	eba3 0204 	sub.w	r2, r3, r4
 8006366:	bf08      	it	eq
 8006368:	2300      	moveq	r3, #0
 800636a:	ea4f 02a2 	mov.w	r2, r2, asr #2
 800636e:	6102      	str	r2, [r0, #16]
 8006370:	bf08      	it	eq
 8006372:	6143      	streq	r3, [r0, #20]
 8006374:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8006378:	f8dc c000 	ldr.w	ip, [ip]
 800637c:	fa0c fc08 	lsl.w	ip, ip, r8
 8006380:	ea4c 0707 	orr.w	r7, ip, r7
 8006384:	f849 7b04 	str.w	r7, [r9], #4
 8006388:	f85e 7b04 	ldr.w	r7, [lr], #4
 800638c:	40cf      	lsrs	r7, r1
 800638e:	e7d9      	b.n	8006344 <rshift+0x4c>
 8006390:	f851 cb04 	ldr.w	ip, [r1], #4
 8006394:	f847 cf04 	str.w	ip, [r7, #4]!
 8006398:	e7c2      	b.n	8006320 <rshift+0x28>
 800639a:	4623      	mov	r3, r4
 800639c:	e7e0      	b.n	8006360 <rshift+0x68>

0800639e <__hexdig_fun>:
 800639e:	f1a0 0330 	sub.w	r3, r0, #48	@ 0x30
 80063a2:	2b09      	cmp	r3, #9
 80063a4:	d802      	bhi.n	80063ac <__hexdig_fun+0xe>
 80063a6:	3820      	subs	r0, #32
 80063a8:	b2c0      	uxtb	r0, r0
 80063aa:	4770      	bx	lr
 80063ac:	f1a0 0361 	sub.w	r3, r0, #97	@ 0x61
 80063b0:	2b05      	cmp	r3, #5
 80063b2:	d801      	bhi.n	80063b8 <__hexdig_fun+0x1a>
 80063b4:	3847      	subs	r0, #71	@ 0x47
 80063b6:	e7f7      	b.n	80063a8 <__hexdig_fun+0xa>
 80063b8:	f1a0 0341 	sub.w	r3, r0, #65	@ 0x41
 80063bc:	2b05      	cmp	r3, #5
 80063be:	d801      	bhi.n	80063c4 <__hexdig_fun+0x26>
 80063c0:	3827      	subs	r0, #39	@ 0x27
 80063c2:	e7f1      	b.n	80063a8 <__hexdig_fun+0xa>
 80063c4:	2000      	movs	r0, #0
 80063c6:	4770      	bx	lr

080063c8 <__gethex>:
 80063c8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80063cc:	468a      	mov	sl, r1
 80063ce:	4690      	mov	r8, r2
 80063d0:	b085      	sub	sp, #20
 80063d2:	9302      	str	r3, [sp, #8]
 80063d4:	680b      	ldr	r3, [r1, #0]
 80063d6:	9001      	str	r0, [sp, #4]
 80063d8:	1c9c      	adds	r4, r3, #2
 80063da:	46a1      	mov	r9, r4
 80063dc:	f814 0b01 	ldrb.w	r0, [r4], #1
 80063e0:	2830      	cmp	r0, #48	@ 0x30
 80063e2:	d0fa      	beq.n	80063da <__gethex+0x12>
 80063e4:	eba9 0303 	sub.w	r3, r9, r3
 80063e8:	f1a3 0b02 	sub.w	fp, r3, #2
 80063ec:	f7ff ffd7 	bl	800639e <__hexdig_fun>
 80063f0:	4605      	mov	r5, r0
 80063f2:	2800      	cmp	r0, #0
 80063f4:	d168      	bne.n	80064c8 <__gethex+0x100>
 80063f6:	2201      	movs	r2, #1
 80063f8:	4648      	mov	r0, r9
 80063fa:	499f      	ldr	r1, [pc, #636]	@ (8006678 <__gethex+0x2b0>)
 80063fc:	f7ff fe62 	bl	80060c4 <strncmp>
 8006400:	4607      	mov	r7, r0
 8006402:	2800      	cmp	r0, #0
 8006404:	d167      	bne.n	80064d6 <__gethex+0x10e>
 8006406:	f899 0001 	ldrb.w	r0, [r9, #1]
 800640a:	4626      	mov	r6, r4
 800640c:	f7ff ffc7 	bl	800639e <__hexdig_fun>
 8006410:	2800      	cmp	r0, #0
 8006412:	d062      	beq.n	80064da <__gethex+0x112>
 8006414:	4623      	mov	r3, r4
 8006416:	7818      	ldrb	r0, [r3, #0]
 8006418:	4699      	mov	r9, r3
 800641a:	2830      	cmp	r0, #48	@ 0x30
 800641c:	f103 0301 	add.w	r3, r3, #1
 8006420:	d0f9      	beq.n	8006416 <__gethex+0x4e>
 8006422:	f7ff ffbc 	bl	800639e <__hexdig_fun>
 8006426:	fab0 f580 	clz	r5, r0
 800642a:	f04f 0b01 	mov.w	fp, #1
 800642e:	096d      	lsrs	r5, r5, #5
 8006430:	464a      	mov	r2, r9
 8006432:	4616      	mov	r6, r2
 8006434:	7830      	ldrb	r0, [r6, #0]
 8006436:	3201      	adds	r2, #1
 8006438:	f7ff ffb1 	bl	800639e <__hexdig_fun>
 800643c:	2800      	cmp	r0, #0
 800643e:	d1f8      	bne.n	8006432 <__gethex+0x6a>
 8006440:	2201      	movs	r2, #1
 8006442:	4630      	mov	r0, r6
 8006444:	498c      	ldr	r1, [pc, #560]	@ (8006678 <__gethex+0x2b0>)
 8006446:	f7ff fe3d 	bl	80060c4 <strncmp>
 800644a:	2800      	cmp	r0, #0
 800644c:	d13f      	bne.n	80064ce <__gethex+0x106>
 800644e:	b944      	cbnz	r4, 8006462 <__gethex+0x9a>
 8006450:	1c74      	adds	r4, r6, #1
 8006452:	4622      	mov	r2, r4
 8006454:	4616      	mov	r6, r2
 8006456:	7830      	ldrb	r0, [r6, #0]
 8006458:	3201      	adds	r2, #1
 800645a:	f7ff ffa0 	bl	800639e <__hexdig_fun>
 800645e:	2800      	cmp	r0, #0
 8006460:	d1f8      	bne.n	8006454 <__gethex+0x8c>
 8006462:	1ba4      	subs	r4, r4, r6
 8006464:	00a7      	lsls	r7, r4, #2
 8006466:	7833      	ldrb	r3, [r6, #0]
 8006468:	f003 03df 	and.w	r3, r3, #223	@ 0xdf
 800646c:	2b50      	cmp	r3, #80	@ 0x50
 800646e:	d13e      	bne.n	80064ee <__gethex+0x126>
 8006470:	7873      	ldrb	r3, [r6, #1]
 8006472:	2b2b      	cmp	r3, #43	@ 0x2b
 8006474:	d033      	beq.n	80064de <__gethex+0x116>
 8006476:	2b2d      	cmp	r3, #45	@ 0x2d
 8006478:	d034      	beq.n	80064e4 <__gethex+0x11c>
 800647a:	2400      	movs	r4, #0
 800647c:	1c71      	adds	r1, r6, #1
 800647e:	7808      	ldrb	r0, [r1, #0]
 8006480:	f7ff ff8d 	bl	800639e <__hexdig_fun>
 8006484:	1e43      	subs	r3, r0, #1
 8006486:	b2db      	uxtb	r3, r3
 8006488:	2b18      	cmp	r3, #24
 800648a:	d830      	bhi.n	80064ee <__gethex+0x126>
 800648c:	f1a0 0210 	sub.w	r2, r0, #16
 8006490:	f811 0f01 	ldrb.w	r0, [r1, #1]!
 8006494:	f7ff ff83 	bl	800639e <__hexdig_fun>
 8006498:	f100 3cff 	add.w	ip, r0, #4294967295
 800649c:	fa5f fc8c 	uxtb.w	ip, ip
 80064a0:	f1bc 0f18 	cmp.w	ip, #24
 80064a4:	f04f 030a 	mov.w	r3, #10
 80064a8:	d91e      	bls.n	80064e8 <__gethex+0x120>
 80064aa:	b104      	cbz	r4, 80064ae <__gethex+0xe6>
 80064ac:	4252      	negs	r2, r2
 80064ae:	4417      	add	r7, r2
 80064b0:	f8ca 1000 	str.w	r1, [sl]
 80064b4:	b1ed      	cbz	r5, 80064f2 <__gethex+0x12a>
 80064b6:	f1bb 0f00 	cmp.w	fp, #0
 80064ba:	bf0c      	ite	eq
 80064bc:	2506      	moveq	r5, #6
 80064be:	2500      	movne	r5, #0
 80064c0:	4628      	mov	r0, r5
 80064c2:	b005      	add	sp, #20
 80064c4:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80064c8:	2500      	movs	r5, #0
 80064ca:	462c      	mov	r4, r5
 80064cc:	e7b0      	b.n	8006430 <__gethex+0x68>
 80064ce:	2c00      	cmp	r4, #0
 80064d0:	d1c7      	bne.n	8006462 <__gethex+0x9a>
 80064d2:	4627      	mov	r7, r4
 80064d4:	e7c7      	b.n	8006466 <__gethex+0x9e>
 80064d6:	464e      	mov	r6, r9
 80064d8:	462f      	mov	r7, r5
 80064da:	2501      	movs	r5, #1
 80064dc:	e7c3      	b.n	8006466 <__gethex+0x9e>
 80064de:	2400      	movs	r4, #0
 80064e0:	1cb1      	adds	r1, r6, #2
 80064e2:	e7cc      	b.n	800647e <__gethex+0xb6>
 80064e4:	2401      	movs	r4, #1
 80064e6:	e7fb      	b.n	80064e0 <__gethex+0x118>
 80064e8:	fb03 0002 	mla	r0, r3, r2, r0
 80064ec:	e7ce      	b.n	800648c <__gethex+0xc4>
 80064ee:	4631      	mov	r1, r6
 80064f0:	e7de      	b.n	80064b0 <__gethex+0xe8>
 80064f2:	4629      	mov	r1, r5
 80064f4:	eba6 0309 	sub.w	r3, r6, r9
 80064f8:	3b01      	subs	r3, #1
 80064fa:	2b07      	cmp	r3, #7
 80064fc:	dc0a      	bgt.n	8006514 <__gethex+0x14c>
 80064fe:	9801      	ldr	r0, [sp, #4]
 8006500:	f000 faf4 	bl	8006aec <_Balloc>
 8006504:	4604      	mov	r4, r0
 8006506:	b940      	cbnz	r0, 800651a <__gethex+0x152>
 8006508:	4602      	mov	r2, r0
 800650a:	21e4      	movs	r1, #228	@ 0xe4
 800650c:	4b5b      	ldr	r3, [pc, #364]	@ (800667c <__gethex+0x2b4>)
 800650e:	485c      	ldr	r0, [pc, #368]	@ (8006680 <__gethex+0x2b8>)
 8006510:	f001 fb68 	bl	8007be4 <__assert_func>
 8006514:	3101      	adds	r1, #1
 8006516:	105b      	asrs	r3, r3, #1
 8006518:	e7ef      	b.n	80064fa <__gethex+0x132>
 800651a:	2300      	movs	r3, #0
 800651c:	f100 0a14 	add.w	sl, r0, #20
 8006520:	4655      	mov	r5, sl
 8006522:	469b      	mov	fp, r3
 8006524:	45b1      	cmp	r9, r6
 8006526:	d337      	bcc.n	8006598 <__gethex+0x1d0>
 8006528:	f845 bb04 	str.w	fp, [r5], #4
 800652c:	eba5 050a 	sub.w	r5, r5, sl
 8006530:	10ad      	asrs	r5, r5, #2
 8006532:	6125      	str	r5, [r4, #16]
 8006534:	4658      	mov	r0, fp
 8006536:	f000 fbcb 	bl	8006cd0 <__hi0bits>
 800653a:	016d      	lsls	r5, r5, #5
 800653c:	f8d8 6000 	ldr.w	r6, [r8]
 8006540:	1a2d      	subs	r5, r5, r0
 8006542:	42b5      	cmp	r5, r6
 8006544:	dd54      	ble.n	80065f0 <__gethex+0x228>
 8006546:	1bad      	subs	r5, r5, r6
 8006548:	4629      	mov	r1, r5
 800654a:	4620      	mov	r0, r4
 800654c:	f000 ff53 	bl	80073f6 <__any_on>
 8006550:	4681      	mov	r9, r0
 8006552:	b178      	cbz	r0, 8006574 <__gethex+0x1ac>
 8006554:	f04f 0901 	mov.w	r9, #1
 8006558:	1e6b      	subs	r3, r5, #1
 800655a:	1159      	asrs	r1, r3, #5
 800655c:	f85a 1021 	ldr.w	r1, [sl, r1, lsl #2]
 8006560:	f003 021f 	and.w	r2, r3, #31
 8006564:	fa09 f202 	lsl.w	r2, r9, r2
 8006568:	420a      	tst	r2, r1
 800656a:	d003      	beq.n	8006574 <__gethex+0x1ac>
 800656c:	454b      	cmp	r3, r9
 800656e:	dc36      	bgt.n	80065de <__gethex+0x216>
 8006570:	f04f 0902 	mov.w	r9, #2
 8006574:	4629      	mov	r1, r5
 8006576:	4620      	mov	r0, r4
 8006578:	f7ff febe 	bl	80062f8 <rshift>
 800657c:	442f      	add	r7, r5
 800657e:	f8d8 3008 	ldr.w	r3, [r8, #8]
 8006582:	42bb      	cmp	r3, r7
 8006584:	da42      	bge.n	800660c <__gethex+0x244>
 8006586:	4621      	mov	r1, r4
 8006588:	9801      	ldr	r0, [sp, #4]
 800658a:	f000 faef 	bl	8006b6c <_Bfree>
 800658e:	2300      	movs	r3, #0
 8006590:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 8006592:	25a3      	movs	r5, #163	@ 0xa3
 8006594:	6013      	str	r3, [r2, #0]
 8006596:	e793      	b.n	80064c0 <__gethex+0xf8>
 8006598:	f816 2d01 	ldrb.w	r2, [r6, #-1]!
 800659c:	2a2e      	cmp	r2, #46	@ 0x2e
 800659e:	d012      	beq.n	80065c6 <__gethex+0x1fe>
 80065a0:	2b20      	cmp	r3, #32
 80065a2:	d104      	bne.n	80065ae <__gethex+0x1e6>
 80065a4:	f845 bb04 	str.w	fp, [r5], #4
 80065a8:	f04f 0b00 	mov.w	fp, #0
 80065ac:	465b      	mov	r3, fp
 80065ae:	7830      	ldrb	r0, [r6, #0]
 80065b0:	9303      	str	r3, [sp, #12]
 80065b2:	f7ff fef4 	bl	800639e <__hexdig_fun>
 80065b6:	9b03      	ldr	r3, [sp, #12]
 80065b8:	f000 000f 	and.w	r0, r0, #15
 80065bc:	4098      	lsls	r0, r3
 80065be:	ea4b 0b00 	orr.w	fp, fp, r0
 80065c2:	3304      	adds	r3, #4
 80065c4:	e7ae      	b.n	8006524 <__gethex+0x15c>
 80065c6:	45b1      	cmp	r9, r6
 80065c8:	d8ea      	bhi.n	80065a0 <__gethex+0x1d8>
 80065ca:	2201      	movs	r2, #1
 80065cc:	4630      	mov	r0, r6
 80065ce:	492a      	ldr	r1, [pc, #168]	@ (8006678 <__gethex+0x2b0>)
 80065d0:	9303      	str	r3, [sp, #12]
 80065d2:	f7ff fd77 	bl	80060c4 <strncmp>
 80065d6:	9b03      	ldr	r3, [sp, #12]
 80065d8:	2800      	cmp	r0, #0
 80065da:	d1e1      	bne.n	80065a0 <__gethex+0x1d8>
 80065dc:	e7a2      	b.n	8006524 <__gethex+0x15c>
 80065de:	4620      	mov	r0, r4
 80065e0:	1ea9      	subs	r1, r5, #2
 80065e2:	f000 ff08 	bl	80073f6 <__any_on>
 80065e6:	2800      	cmp	r0, #0
 80065e8:	d0c2      	beq.n	8006570 <__gethex+0x1a8>
 80065ea:	f04f 0903 	mov.w	r9, #3
 80065ee:	e7c1      	b.n	8006574 <__gethex+0x1ac>
 80065f0:	da09      	bge.n	8006606 <__gethex+0x23e>
 80065f2:	1b75      	subs	r5, r6, r5
 80065f4:	4621      	mov	r1, r4
 80065f6:	462a      	mov	r2, r5
 80065f8:	9801      	ldr	r0, [sp, #4]
 80065fa:	f000 fccd 	bl	8006f98 <__lshift>
 80065fe:	4604      	mov	r4, r0
 8006600:	1b7f      	subs	r7, r7, r5
 8006602:	f100 0a14 	add.w	sl, r0, #20
 8006606:	f04f 0900 	mov.w	r9, #0
 800660a:	e7b8      	b.n	800657e <__gethex+0x1b6>
 800660c:	f8d8 5004 	ldr.w	r5, [r8, #4]
 8006610:	42bd      	cmp	r5, r7
 8006612:	dd6f      	ble.n	80066f4 <__gethex+0x32c>
 8006614:	1bed      	subs	r5, r5, r7
 8006616:	42ae      	cmp	r6, r5
 8006618:	dc34      	bgt.n	8006684 <__gethex+0x2bc>
 800661a:	f8d8 300c 	ldr.w	r3, [r8, #12]
 800661e:	2b02      	cmp	r3, #2
 8006620:	d022      	beq.n	8006668 <__gethex+0x2a0>
 8006622:	2b03      	cmp	r3, #3
 8006624:	d024      	beq.n	8006670 <__gethex+0x2a8>
 8006626:	2b01      	cmp	r3, #1
 8006628:	d115      	bne.n	8006656 <__gethex+0x28e>
 800662a:	42ae      	cmp	r6, r5
 800662c:	d113      	bne.n	8006656 <__gethex+0x28e>
 800662e:	2e01      	cmp	r6, #1
 8006630:	d10b      	bne.n	800664a <__gethex+0x282>
 8006632:	f8d8 3004 	ldr.w	r3, [r8, #4]
 8006636:	9a02      	ldr	r2, [sp, #8]
 8006638:	2562      	movs	r5, #98	@ 0x62
 800663a:	6013      	str	r3, [r2, #0]
 800663c:	2301      	movs	r3, #1
 800663e:	6123      	str	r3, [r4, #16]
 8006640:	f8ca 3000 	str.w	r3, [sl]
 8006644:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8006646:	601c      	str	r4, [r3, #0]
 8006648:	e73a      	b.n	80064c0 <__gethex+0xf8>
 800664a:	4620      	mov	r0, r4
 800664c:	1e71      	subs	r1, r6, #1
 800664e:	f000 fed2 	bl	80073f6 <__any_on>
 8006652:	2800      	cmp	r0, #0
 8006654:	d1ed      	bne.n	8006632 <__gethex+0x26a>
 8006656:	4621      	mov	r1, r4
 8006658:	9801      	ldr	r0, [sp, #4]
 800665a:	f000 fa87 	bl	8006b6c <_Bfree>
 800665e:	2300      	movs	r3, #0
 8006660:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 8006662:	2550      	movs	r5, #80	@ 0x50
 8006664:	6013      	str	r3, [r2, #0]
 8006666:	e72b      	b.n	80064c0 <__gethex+0xf8>
 8006668:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800666a:	2b00      	cmp	r3, #0
 800666c:	d1f3      	bne.n	8006656 <__gethex+0x28e>
 800666e:	e7e0      	b.n	8006632 <__gethex+0x26a>
 8006670:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8006672:	2b00      	cmp	r3, #0
 8006674:	d1dd      	bne.n	8006632 <__gethex+0x26a>
 8006676:	e7ee      	b.n	8006656 <__gethex+0x28e>
 8006678:	0800846e 	.word	0x0800846e
 800667c:	080085d9 	.word	0x080085d9
 8006680:	080085ea 	.word	0x080085ea
 8006684:	1e6f      	subs	r7, r5, #1
 8006686:	f1b9 0f00 	cmp.w	r9, #0
 800668a:	d130      	bne.n	80066ee <__gethex+0x326>
 800668c:	b127      	cbz	r7, 8006698 <__gethex+0x2d0>
 800668e:	4639      	mov	r1, r7
 8006690:	4620      	mov	r0, r4
 8006692:	f000 feb0 	bl	80073f6 <__any_on>
 8006696:	4681      	mov	r9, r0
 8006698:	2301      	movs	r3, #1
 800669a:	4629      	mov	r1, r5
 800669c:	1b76      	subs	r6, r6, r5
 800669e:	2502      	movs	r5, #2
 80066a0:	117a      	asrs	r2, r7, #5
 80066a2:	f85a 2022 	ldr.w	r2, [sl, r2, lsl #2]
 80066a6:	f007 071f 	and.w	r7, r7, #31
 80066aa:	40bb      	lsls	r3, r7
 80066ac:	4213      	tst	r3, r2
 80066ae:	4620      	mov	r0, r4
 80066b0:	bf18      	it	ne
 80066b2:	f049 0902 	orrne.w	r9, r9, #2
 80066b6:	f7ff fe1f 	bl	80062f8 <rshift>
 80066ba:	f8d8 7004 	ldr.w	r7, [r8, #4]
 80066be:	f1b9 0f00 	cmp.w	r9, #0
 80066c2:	d047      	beq.n	8006754 <__gethex+0x38c>
 80066c4:	f8d8 300c 	ldr.w	r3, [r8, #12]
 80066c8:	2b02      	cmp	r3, #2
 80066ca:	d015      	beq.n	80066f8 <__gethex+0x330>
 80066cc:	2b03      	cmp	r3, #3
 80066ce:	d017      	beq.n	8006700 <__gethex+0x338>
 80066d0:	2b01      	cmp	r3, #1
 80066d2:	d109      	bne.n	80066e8 <__gethex+0x320>
 80066d4:	f019 0f02 	tst.w	r9, #2
 80066d8:	d006      	beq.n	80066e8 <__gethex+0x320>
 80066da:	f8da 3000 	ldr.w	r3, [sl]
 80066de:	ea49 0903 	orr.w	r9, r9, r3
 80066e2:	f019 0f01 	tst.w	r9, #1
 80066e6:	d10e      	bne.n	8006706 <__gethex+0x33e>
 80066e8:	f045 0510 	orr.w	r5, r5, #16
 80066ec:	e032      	b.n	8006754 <__gethex+0x38c>
 80066ee:	f04f 0901 	mov.w	r9, #1
 80066f2:	e7d1      	b.n	8006698 <__gethex+0x2d0>
 80066f4:	2501      	movs	r5, #1
 80066f6:	e7e2      	b.n	80066be <__gethex+0x2f6>
 80066f8:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 80066fa:	f1c3 0301 	rsb	r3, r3, #1
 80066fe:	930f      	str	r3, [sp, #60]	@ 0x3c
 8006700:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8006702:	2b00      	cmp	r3, #0
 8006704:	d0f0      	beq.n	80066e8 <__gethex+0x320>
 8006706:	f04f 0c00 	mov.w	ip, #0
 800670a:	f8d4 b010 	ldr.w	fp, [r4, #16]
 800670e:	f104 0314 	add.w	r3, r4, #20
 8006712:	ea4f 0a8b 	mov.w	sl, fp, lsl #2
 8006716:	eb03 018b 	add.w	r1, r3, fp, lsl #2
 800671a:	4618      	mov	r0, r3
 800671c:	f853 2b04 	ldr.w	r2, [r3], #4
 8006720:	f1b2 3fff 	cmp.w	r2, #4294967295
 8006724:	d01b      	beq.n	800675e <__gethex+0x396>
 8006726:	3201      	adds	r2, #1
 8006728:	6002      	str	r2, [r0, #0]
 800672a:	2d02      	cmp	r5, #2
 800672c:	f104 0314 	add.w	r3, r4, #20
 8006730:	d13c      	bne.n	80067ac <__gethex+0x3e4>
 8006732:	f8d8 2000 	ldr.w	r2, [r8]
 8006736:	3a01      	subs	r2, #1
 8006738:	42b2      	cmp	r2, r6
 800673a:	d109      	bne.n	8006750 <__gethex+0x388>
 800673c:	2201      	movs	r2, #1
 800673e:	1171      	asrs	r1, r6, #5
 8006740:	f853 3021 	ldr.w	r3, [r3, r1, lsl #2]
 8006744:	f006 061f 	and.w	r6, r6, #31
 8006748:	fa02 f606 	lsl.w	r6, r2, r6
 800674c:	421e      	tst	r6, r3
 800674e:	d13a      	bne.n	80067c6 <__gethex+0x3fe>
 8006750:	f045 0520 	orr.w	r5, r5, #32
 8006754:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8006756:	601c      	str	r4, [r3, #0]
 8006758:	9b02      	ldr	r3, [sp, #8]
 800675a:	601f      	str	r7, [r3, #0]
 800675c:	e6b0      	b.n	80064c0 <__gethex+0xf8>
 800675e:	4299      	cmp	r1, r3
 8006760:	f843 cc04 	str.w	ip, [r3, #-4]
 8006764:	d8d9      	bhi.n	800671a <__gethex+0x352>
 8006766:	68a3      	ldr	r3, [r4, #8]
 8006768:	459b      	cmp	fp, r3
 800676a:	db17      	blt.n	800679c <__gethex+0x3d4>
 800676c:	6861      	ldr	r1, [r4, #4]
 800676e:	9801      	ldr	r0, [sp, #4]
 8006770:	3101      	adds	r1, #1
 8006772:	f000 f9bb 	bl	8006aec <_Balloc>
 8006776:	4681      	mov	r9, r0
 8006778:	b918      	cbnz	r0, 8006782 <__gethex+0x3ba>
 800677a:	4602      	mov	r2, r0
 800677c:	2184      	movs	r1, #132	@ 0x84
 800677e:	4b19      	ldr	r3, [pc, #100]	@ (80067e4 <__gethex+0x41c>)
 8006780:	e6c5      	b.n	800650e <__gethex+0x146>
 8006782:	6922      	ldr	r2, [r4, #16]
 8006784:	f104 010c 	add.w	r1, r4, #12
 8006788:	3202      	adds	r2, #2
 800678a:	0092      	lsls	r2, r2, #2
 800678c:	300c      	adds	r0, #12
 800678e:	f7ff fd52 	bl	8006236 <memcpy>
 8006792:	4621      	mov	r1, r4
 8006794:	9801      	ldr	r0, [sp, #4]
 8006796:	f000 f9e9 	bl	8006b6c <_Bfree>
 800679a:	464c      	mov	r4, r9
 800679c:	6923      	ldr	r3, [r4, #16]
 800679e:	1c5a      	adds	r2, r3, #1
 80067a0:	6122      	str	r2, [r4, #16]
 80067a2:	2201      	movs	r2, #1
 80067a4:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 80067a8:	615a      	str	r2, [r3, #20]
 80067aa:	e7be      	b.n	800672a <__gethex+0x362>
 80067ac:	6922      	ldr	r2, [r4, #16]
 80067ae:	455a      	cmp	r2, fp
 80067b0:	dd0b      	ble.n	80067ca <__gethex+0x402>
 80067b2:	2101      	movs	r1, #1
 80067b4:	4620      	mov	r0, r4
 80067b6:	f7ff fd9f 	bl	80062f8 <rshift>
 80067ba:	f8d8 3008 	ldr.w	r3, [r8, #8]
 80067be:	3701      	adds	r7, #1
 80067c0:	42bb      	cmp	r3, r7
 80067c2:	f6ff aee0 	blt.w	8006586 <__gethex+0x1be>
 80067c6:	2501      	movs	r5, #1
 80067c8:	e7c2      	b.n	8006750 <__gethex+0x388>
 80067ca:	f016 061f 	ands.w	r6, r6, #31
 80067ce:	d0fa      	beq.n	80067c6 <__gethex+0x3fe>
 80067d0:	4453      	add	r3, sl
 80067d2:	f853 0c04 	ldr.w	r0, [r3, #-4]
 80067d6:	f000 fa7b 	bl	8006cd0 <__hi0bits>
 80067da:	f1c6 0620 	rsb	r6, r6, #32
 80067de:	42b0      	cmp	r0, r6
 80067e0:	dbe7      	blt.n	80067b2 <__gethex+0x3ea>
 80067e2:	e7f0      	b.n	80067c6 <__gethex+0x3fe>
 80067e4:	080085d9 	.word	0x080085d9

080067e8 <L_shift>:
 80067e8:	f1c2 0208 	rsb	r2, r2, #8
 80067ec:	0092      	lsls	r2, r2, #2
 80067ee:	b570      	push	{r4, r5, r6, lr}
 80067f0:	f1c2 0620 	rsb	r6, r2, #32
 80067f4:	6843      	ldr	r3, [r0, #4]
 80067f6:	6804      	ldr	r4, [r0, #0]
 80067f8:	fa03 f506 	lsl.w	r5, r3, r6
 80067fc:	432c      	orrs	r4, r5
 80067fe:	40d3      	lsrs	r3, r2
 8006800:	6004      	str	r4, [r0, #0]
 8006802:	f840 3f04 	str.w	r3, [r0, #4]!
 8006806:	4288      	cmp	r0, r1
 8006808:	d3f4      	bcc.n	80067f4 <L_shift+0xc>
 800680a:	bd70      	pop	{r4, r5, r6, pc}

0800680c <__match>:
 800680c:	b530      	push	{r4, r5, lr}
 800680e:	6803      	ldr	r3, [r0, #0]
 8006810:	3301      	adds	r3, #1
 8006812:	f811 4b01 	ldrb.w	r4, [r1], #1
 8006816:	b914      	cbnz	r4, 800681e <__match+0x12>
 8006818:	6003      	str	r3, [r0, #0]
 800681a:	2001      	movs	r0, #1
 800681c:	bd30      	pop	{r4, r5, pc}
 800681e:	f813 2b01 	ldrb.w	r2, [r3], #1
 8006822:	f1a2 0541 	sub.w	r5, r2, #65	@ 0x41
 8006826:	2d19      	cmp	r5, #25
 8006828:	bf98      	it	ls
 800682a:	3220      	addls	r2, #32
 800682c:	42a2      	cmp	r2, r4
 800682e:	d0f0      	beq.n	8006812 <__match+0x6>
 8006830:	2000      	movs	r0, #0
 8006832:	e7f3      	b.n	800681c <__match+0x10>

08006834 <__hexnan>:
 8006834:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8006838:	2500      	movs	r5, #0
 800683a:	680b      	ldr	r3, [r1, #0]
 800683c:	4682      	mov	sl, r0
 800683e:	115e      	asrs	r6, r3, #5
 8006840:	eb02 0686 	add.w	r6, r2, r6, lsl #2
 8006844:	f013 031f 	ands.w	r3, r3, #31
 8006848:	bf18      	it	ne
 800684a:	3604      	addne	r6, #4
 800684c:	1f37      	subs	r7, r6, #4
 800684e:	4690      	mov	r8, r2
 8006850:	46b9      	mov	r9, r7
 8006852:	463c      	mov	r4, r7
 8006854:	46ab      	mov	fp, r5
 8006856:	b087      	sub	sp, #28
 8006858:	6801      	ldr	r1, [r0, #0]
 800685a:	9301      	str	r3, [sp, #4]
 800685c:	f846 5c04 	str.w	r5, [r6, #-4]
 8006860:	9502      	str	r5, [sp, #8]
 8006862:	784a      	ldrb	r2, [r1, #1]
 8006864:	1c4b      	adds	r3, r1, #1
 8006866:	9303      	str	r3, [sp, #12]
 8006868:	b342      	cbz	r2, 80068bc <__hexnan+0x88>
 800686a:	4610      	mov	r0, r2
 800686c:	9105      	str	r1, [sp, #20]
 800686e:	9204      	str	r2, [sp, #16]
 8006870:	f7ff fd95 	bl	800639e <__hexdig_fun>
 8006874:	2800      	cmp	r0, #0
 8006876:	d151      	bne.n	800691c <__hexnan+0xe8>
 8006878:	9a04      	ldr	r2, [sp, #16]
 800687a:	9905      	ldr	r1, [sp, #20]
 800687c:	2a20      	cmp	r2, #32
 800687e:	d818      	bhi.n	80068b2 <__hexnan+0x7e>
 8006880:	9b02      	ldr	r3, [sp, #8]
 8006882:	459b      	cmp	fp, r3
 8006884:	dd13      	ble.n	80068ae <__hexnan+0x7a>
 8006886:	454c      	cmp	r4, r9
 8006888:	d206      	bcs.n	8006898 <__hexnan+0x64>
 800688a:	2d07      	cmp	r5, #7
 800688c:	dc04      	bgt.n	8006898 <__hexnan+0x64>
 800688e:	462a      	mov	r2, r5
 8006890:	4649      	mov	r1, r9
 8006892:	4620      	mov	r0, r4
 8006894:	f7ff ffa8 	bl	80067e8 <L_shift>
 8006898:	4544      	cmp	r4, r8
 800689a:	d952      	bls.n	8006942 <__hexnan+0x10e>
 800689c:	2300      	movs	r3, #0
 800689e:	f1a4 0904 	sub.w	r9, r4, #4
 80068a2:	f844 3c04 	str.w	r3, [r4, #-4]
 80068a6:	461d      	mov	r5, r3
 80068a8:	464c      	mov	r4, r9
 80068aa:	f8cd b008 	str.w	fp, [sp, #8]
 80068ae:	9903      	ldr	r1, [sp, #12]
 80068b0:	e7d7      	b.n	8006862 <__hexnan+0x2e>
 80068b2:	2a29      	cmp	r2, #41	@ 0x29
 80068b4:	d157      	bne.n	8006966 <__hexnan+0x132>
 80068b6:	3102      	adds	r1, #2
 80068b8:	f8ca 1000 	str.w	r1, [sl]
 80068bc:	f1bb 0f00 	cmp.w	fp, #0
 80068c0:	d051      	beq.n	8006966 <__hexnan+0x132>
 80068c2:	454c      	cmp	r4, r9
 80068c4:	d206      	bcs.n	80068d4 <__hexnan+0xa0>
 80068c6:	2d07      	cmp	r5, #7
 80068c8:	dc04      	bgt.n	80068d4 <__hexnan+0xa0>
 80068ca:	462a      	mov	r2, r5
 80068cc:	4649      	mov	r1, r9
 80068ce:	4620      	mov	r0, r4
 80068d0:	f7ff ff8a 	bl	80067e8 <L_shift>
 80068d4:	4544      	cmp	r4, r8
 80068d6:	d936      	bls.n	8006946 <__hexnan+0x112>
 80068d8:	4623      	mov	r3, r4
 80068da:	f1a8 0204 	sub.w	r2, r8, #4
 80068de:	f853 1b04 	ldr.w	r1, [r3], #4
 80068e2:	429f      	cmp	r7, r3
 80068e4:	f842 1f04 	str.w	r1, [r2, #4]!
 80068e8:	d2f9      	bcs.n	80068de <__hexnan+0xaa>
 80068ea:	1b3b      	subs	r3, r7, r4
 80068ec:	f023 0303 	bic.w	r3, r3, #3
 80068f0:	3304      	adds	r3, #4
 80068f2:	3401      	adds	r4, #1
 80068f4:	3e03      	subs	r6, #3
 80068f6:	42b4      	cmp	r4, r6
 80068f8:	bf88      	it	hi
 80068fa:	2304      	movhi	r3, #4
 80068fc:	2200      	movs	r2, #0
 80068fe:	4443      	add	r3, r8
 8006900:	f843 2b04 	str.w	r2, [r3], #4
 8006904:	429f      	cmp	r7, r3
 8006906:	d2fb      	bcs.n	8006900 <__hexnan+0xcc>
 8006908:	683b      	ldr	r3, [r7, #0]
 800690a:	b91b      	cbnz	r3, 8006914 <__hexnan+0xe0>
 800690c:	4547      	cmp	r7, r8
 800690e:	d128      	bne.n	8006962 <__hexnan+0x12e>
 8006910:	2301      	movs	r3, #1
 8006912:	603b      	str	r3, [r7, #0]
 8006914:	2005      	movs	r0, #5
 8006916:	b007      	add	sp, #28
 8006918:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800691c:	3501      	adds	r5, #1
 800691e:	2d08      	cmp	r5, #8
 8006920:	f10b 0b01 	add.w	fp, fp, #1
 8006924:	dd06      	ble.n	8006934 <__hexnan+0x100>
 8006926:	4544      	cmp	r4, r8
 8006928:	d9c1      	bls.n	80068ae <__hexnan+0x7a>
 800692a:	2300      	movs	r3, #0
 800692c:	2501      	movs	r5, #1
 800692e:	f844 3c04 	str.w	r3, [r4, #-4]
 8006932:	3c04      	subs	r4, #4
 8006934:	6822      	ldr	r2, [r4, #0]
 8006936:	f000 000f 	and.w	r0, r0, #15
 800693a:	ea40 1002 	orr.w	r0, r0, r2, lsl #4
 800693e:	6020      	str	r0, [r4, #0]
 8006940:	e7b5      	b.n	80068ae <__hexnan+0x7a>
 8006942:	2508      	movs	r5, #8
 8006944:	e7b3      	b.n	80068ae <__hexnan+0x7a>
 8006946:	9b01      	ldr	r3, [sp, #4]
 8006948:	2b00      	cmp	r3, #0
 800694a:	d0dd      	beq.n	8006908 <__hexnan+0xd4>
 800694c:	f04f 32ff 	mov.w	r2, #4294967295
 8006950:	f1c3 0320 	rsb	r3, r3, #32
 8006954:	40da      	lsrs	r2, r3
 8006956:	f856 3c04 	ldr.w	r3, [r6, #-4]
 800695a:	4013      	ands	r3, r2
 800695c:	f846 3c04 	str.w	r3, [r6, #-4]
 8006960:	e7d2      	b.n	8006908 <__hexnan+0xd4>
 8006962:	3f04      	subs	r7, #4
 8006964:	e7d0      	b.n	8006908 <__hexnan+0xd4>
 8006966:	2004      	movs	r0, #4
 8006968:	e7d5      	b.n	8006916 <__hexnan+0xe2>
	...

0800696c <sbrk_aligned>:
 800696c:	b570      	push	{r4, r5, r6, lr}
 800696e:	4e0f      	ldr	r6, [pc, #60]	@ (80069ac <sbrk_aligned+0x40>)
 8006970:	460c      	mov	r4, r1
 8006972:	6831      	ldr	r1, [r6, #0]
 8006974:	4605      	mov	r5, r0
 8006976:	b911      	cbnz	r1, 800697e <sbrk_aligned+0x12>
 8006978:	f001 f916 	bl	8007ba8 <_sbrk_r>
 800697c:	6030      	str	r0, [r6, #0]
 800697e:	4621      	mov	r1, r4
 8006980:	4628      	mov	r0, r5
 8006982:	f001 f911 	bl	8007ba8 <_sbrk_r>
 8006986:	1c43      	adds	r3, r0, #1
 8006988:	d103      	bne.n	8006992 <sbrk_aligned+0x26>
 800698a:	f04f 34ff 	mov.w	r4, #4294967295
 800698e:	4620      	mov	r0, r4
 8006990:	bd70      	pop	{r4, r5, r6, pc}
 8006992:	1cc4      	adds	r4, r0, #3
 8006994:	f024 0403 	bic.w	r4, r4, #3
 8006998:	42a0      	cmp	r0, r4
 800699a:	d0f8      	beq.n	800698e <sbrk_aligned+0x22>
 800699c:	1a21      	subs	r1, r4, r0
 800699e:	4628      	mov	r0, r5
 80069a0:	f001 f902 	bl	8007ba8 <_sbrk_r>
 80069a4:	3001      	adds	r0, #1
 80069a6:	d1f2      	bne.n	800698e <sbrk_aligned+0x22>
 80069a8:	e7ef      	b.n	800698a <sbrk_aligned+0x1e>
 80069aa:	bf00      	nop
 80069ac:	20000b50 	.word	0x20000b50

080069b0 <_malloc_r>:
 80069b0:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 80069b4:	1ccd      	adds	r5, r1, #3
 80069b6:	f025 0503 	bic.w	r5, r5, #3
 80069ba:	3508      	adds	r5, #8
 80069bc:	2d0c      	cmp	r5, #12
 80069be:	bf38      	it	cc
 80069c0:	250c      	movcc	r5, #12
 80069c2:	2d00      	cmp	r5, #0
 80069c4:	4606      	mov	r6, r0
 80069c6:	db01      	blt.n	80069cc <_malloc_r+0x1c>
 80069c8:	42a9      	cmp	r1, r5
 80069ca:	d904      	bls.n	80069d6 <_malloc_r+0x26>
 80069cc:	230c      	movs	r3, #12
 80069ce:	6033      	str	r3, [r6, #0]
 80069d0:	2000      	movs	r0, #0
 80069d2:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 80069d6:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 8006aac <_malloc_r+0xfc>
 80069da:	f000 f87b 	bl	8006ad4 <__malloc_lock>
 80069de:	f8d8 3000 	ldr.w	r3, [r8]
 80069e2:	461c      	mov	r4, r3
 80069e4:	bb44      	cbnz	r4, 8006a38 <_malloc_r+0x88>
 80069e6:	4629      	mov	r1, r5
 80069e8:	4630      	mov	r0, r6
 80069ea:	f7ff ffbf 	bl	800696c <sbrk_aligned>
 80069ee:	1c43      	adds	r3, r0, #1
 80069f0:	4604      	mov	r4, r0
 80069f2:	d158      	bne.n	8006aa6 <_malloc_r+0xf6>
 80069f4:	f8d8 4000 	ldr.w	r4, [r8]
 80069f8:	4627      	mov	r7, r4
 80069fa:	2f00      	cmp	r7, #0
 80069fc:	d143      	bne.n	8006a86 <_malloc_r+0xd6>
 80069fe:	2c00      	cmp	r4, #0
 8006a00:	d04b      	beq.n	8006a9a <_malloc_r+0xea>
 8006a02:	6823      	ldr	r3, [r4, #0]
 8006a04:	4639      	mov	r1, r7
 8006a06:	4630      	mov	r0, r6
 8006a08:	eb04 0903 	add.w	r9, r4, r3
 8006a0c:	f001 f8cc 	bl	8007ba8 <_sbrk_r>
 8006a10:	4581      	cmp	r9, r0
 8006a12:	d142      	bne.n	8006a9a <_malloc_r+0xea>
 8006a14:	6821      	ldr	r1, [r4, #0]
 8006a16:	4630      	mov	r0, r6
 8006a18:	1a6d      	subs	r5, r5, r1
 8006a1a:	4629      	mov	r1, r5
 8006a1c:	f7ff ffa6 	bl	800696c <sbrk_aligned>
 8006a20:	3001      	adds	r0, #1
 8006a22:	d03a      	beq.n	8006a9a <_malloc_r+0xea>
 8006a24:	6823      	ldr	r3, [r4, #0]
 8006a26:	442b      	add	r3, r5
 8006a28:	6023      	str	r3, [r4, #0]
 8006a2a:	f8d8 3000 	ldr.w	r3, [r8]
 8006a2e:	685a      	ldr	r2, [r3, #4]
 8006a30:	bb62      	cbnz	r2, 8006a8c <_malloc_r+0xdc>
 8006a32:	f8c8 7000 	str.w	r7, [r8]
 8006a36:	e00f      	b.n	8006a58 <_malloc_r+0xa8>
 8006a38:	6822      	ldr	r2, [r4, #0]
 8006a3a:	1b52      	subs	r2, r2, r5
 8006a3c:	d420      	bmi.n	8006a80 <_malloc_r+0xd0>
 8006a3e:	2a0b      	cmp	r2, #11
 8006a40:	d917      	bls.n	8006a72 <_malloc_r+0xc2>
 8006a42:	1961      	adds	r1, r4, r5
 8006a44:	42a3      	cmp	r3, r4
 8006a46:	6025      	str	r5, [r4, #0]
 8006a48:	bf18      	it	ne
 8006a4a:	6059      	strne	r1, [r3, #4]
 8006a4c:	6863      	ldr	r3, [r4, #4]
 8006a4e:	bf08      	it	eq
 8006a50:	f8c8 1000 	streq.w	r1, [r8]
 8006a54:	5162      	str	r2, [r4, r5]
 8006a56:	604b      	str	r3, [r1, #4]
 8006a58:	4630      	mov	r0, r6
 8006a5a:	f000 f841 	bl	8006ae0 <__malloc_unlock>
 8006a5e:	f104 000b 	add.w	r0, r4, #11
 8006a62:	1d23      	adds	r3, r4, #4
 8006a64:	f020 0007 	bic.w	r0, r0, #7
 8006a68:	1ac2      	subs	r2, r0, r3
 8006a6a:	bf1c      	itt	ne
 8006a6c:	1a1b      	subne	r3, r3, r0
 8006a6e:	50a3      	strne	r3, [r4, r2]
 8006a70:	e7af      	b.n	80069d2 <_malloc_r+0x22>
 8006a72:	6862      	ldr	r2, [r4, #4]
 8006a74:	42a3      	cmp	r3, r4
 8006a76:	bf0c      	ite	eq
 8006a78:	f8c8 2000 	streq.w	r2, [r8]
 8006a7c:	605a      	strne	r2, [r3, #4]
 8006a7e:	e7eb      	b.n	8006a58 <_malloc_r+0xa8>
 8006a80:	4623      	mov	r3, r4
 8006a82:	6864      	ldr	r4, [r4, #4]
 8006a84:	e7ae      	b.n	80069e4 <_malloc_r+0x34>
 8006a86:	463c      	mov	r4, r7
 8006a88:	687f      	ldr	r7, [r7, #4]
 8006a8a:	e7b6      	b.n	80069fa <_malloc_r+0x4a>
 8006a8c:	461a      	mov	r2, r3
 8006a8e:	685b      	ldr	r3, [r3, #4]
 8006a90:	42a3      	cmp	r3, r4
 8006a92:	d1fb      	bne.n	8006a8c <_malloc_r+0xdc>
 8006a94:	2300      	movs	r3, #0
 8006a96:	6053      	str	r3, [r2, #4]
 8006a98:	e7de      	b.n	8006a58 <_malloc_r+0xa8>
 8006a9a:	230c      	movs	r3, #12
 8006a9c:	4630      	mov	r0, r6
 8006a9e:	6033      	str	r3, [r6, #0]
 8006aa0:	f000 f81e 	bl	8006ae0 <__malloc_unlock>
 8006aa4:	e794      	b.n	80069d0 <_malloc_r+0x20>
 8006aa6:	6005      	str	r5, [r0, #0]
 8006aa8:	e7d6      	b.n	8006a58 <_malloc_r+0xa8>
 8006aaa:	bf00      	nop
 8006aac:	20000b54 	.word	0x20000b54

08006ab0 <__ascii_mbtowc>:
 8006ab0:	b082      	sub	sp, #8
 8006ab2:	b901      	cbnz	r1, 8006ab6 <__ascii_mbtowc+0x6>
 8006ab4:	a901      	add	r1, sp, #4
 8006ab6:	b142      	cbz	r2, 8006aca <__ascii_mbtowc+0x1a>
 8006ab8:	b14b      	cbz	r3, 8006ace <__ascii_mbtowc+0x1e>
 8006aba:	7813      	ldrb	r3, [r2, #0]
 8006abc:	600b      	str	r3, [r1, #0]
 8006abe:	7812      	ldrb	r2, [r2, #0]
 8006ac0:	1e10      	subs	r0, r2, #0
 8006ac2:	bf18      	it	ne
 8006ac4:	2001      	movne	r0, #1
 8006ac6:	b002      	add	sp, #8
 8006ac8:	4770      	bx	lr
 8006aca:	4610      	mov	r0, r2
 8006acc:	e7fb      	b.n	8006ac6 <__ascii_mbtowc+0x16>
 8006ace:	f06f 0001 	mvn.w	r0, #1
 8006ad2:	e7f8      	b.n	8006ac6 <__ascii_mbtowc+0x16>

08006ad4 <__malloc_lock>:
 8006ad4:	4801      	ldr	r0, [pc, #4]	@ (8006adc <__malloc_lock+0x8>)
 8006ad6:	f7ff bba4 	b.w	8006222 <__retarget_lock_acquire_recursive>
 8006ada:	bf00      	nop
 8006adc:	20000b4c 	.word	0x20000b4c

08006ae0 <__malloc_unlock>:
 8006ae0:	4801      	ldr	r0, [pc, #4]	@ (8006ae8 <__malloc_unlock+0x8>)
 8006ae2:	f7ff bb9f 	b.w	8006224 <__retarget_lock_release_recursive>
 8006ae6:	bf00      	nop
 8006ae8:	20000b4c 	.word	0x20000b4c

08006aec <_Balloc>:
 8006aec:	b570      	push	{r4, r5, r6, lr}
 8006aee:	69c6      	ldr	r6, [r0, #28]
 8006af0:	4604      	mov	r4, r0
 8006af2:	460d      	mov	r5, r1
 8006af4:	b976      	cbnz	r6, 8006b14 <_Balloc+0x28>
 8006af6:	2010      	movs	r0, #16
 8006af8:	f001 f8a6 	bl	8007c48 <malloc>
 8006afc:	4602      	mov	r2, r0
 8006afe:	61e0      	str	r0, [r4, #28]
 8006b00:	b920      	cbnz	r0, 8006b0c <_Balloc+0x20>
 8006b02:	216b      	movs	r1, #107	@ 0x6b
 8006b04:	4b17      	ldr	r3, [pc, #92]	@ (8006b64 <_Balloc+0x78>)
 8006b06:	4818      	ldr	r0, [pc, #96]	@ (8006b68 <_Balloc+0x7c>)
 8006b08:	f001 f86c 	bl	8007be4 <__assert_func>
 8006b0c:	e9c0 6601 	strd	r6, r6, [r0, #4]
 8006b10:	6006      	str	r6, [r0, #0]
 8006b12:	60c6      	str	r6, [r0, #12]
 8006b14:	69e6      	ldr	r6, [r4, #28]
 8006b16:	68f3      	ldr	r3, [r6, #12]
 8006b18:	b183      	cbz	r3, 8006b3c <_Balloc+0x50>
 8006b1a:	69e3      	ldr	r3, [r4, #28]
 8006b1c:	68db      	ldr	r3, [r3, #12]
 8006b1e:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 8006b22:	b9b8      	cbnz	r0, 8006b54 <_Balloc+0x68>
 8006b24:	2101      	movs	r1, #1
 8006b26:	fa01 f605 	lsl.w	r6, r1, r5
 8006b2a:	1d72      	adds	r2, r6, #5
 8006b2c:	4620      	mov	r0, r4
 8006b2e:	0092      	lsls	r2, r2, #2
 8006b30:	f001 f876 	bl	8007c20 <_calloc_r>
 8006b34:	b160      	cbz	r0, 8006b50 <_Balloc+0x64>
 8006b36:	e9c0 5601 	strd	r5, r6, [r0, #4]
 8006b3a:	e00e      	b.n	8006b5a <_Balloc+0x6e>
 8006b3c:	2221      	movs	r2, #33	@ 0x21
 8006b3e:	2104      	movs	r1, #4
 8006b40:	4620      	mov	r0, r4
 8006b42:	f001 f86d 	bl	8007c20 <_calloc_r>
 8006b46:	69e3      	ldr	r3, [r4, #28]
 8006b48:	60f0      	str	r0, [r6, #12]
 8006b4a:	68db      	ldr	r3, [r3, #12]
 8006b4c:	2b00      	cmp	r3, #0
 8006b4e:	d1e4      	bne.n	8006b1a <_Balloc+0x2e>
 8006b50:	2000      	movs	r0, #0
 8006b52:	bd70      	pop	{r4, r5, r6, pc}
 8006b54:	6802      	ldr	r2, [r0, #0]
 8006b56:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 8006b5a:	2300      	movs	r3, #0
 8006b5c:	e9c0 3303 	strd	r3, r3, [r0, #12]
 8006b60:	e7f7      	b.n	8006b52 <_Balloc+0x66>
 8006b62:	bf00      	nop
 8006b64:	0800864a 	.word	0x0800864a
 8006b68:	08008661 	.word	0x08008661

08006b6c <_Bfree>:
 8006b6c:	b570      	push	{r4, r5, r6, lr}
 8006b6e:	69c6      	ldr	r6, [r0, #28]
 8006b70:	4605      	mov	r5, r0
 8006b72:	460c      	mov	r4, r1
 8006b74:	b976      	cbnz	r6, 8006b94 <_Bfree+0x28>
 8006b76:	2010      	movs	r0, #16
 8006b78:	f001 f866 	bl	8007c48 <malloc>
 8006b7c:	4602      	mov	r2, r0
 8006b7e:	61e8      	str	r0, [r5, #28]
 8006b80:	b920      	cbnz	r0, 8006b8c <_Bfree+0x20>
 8006b82:	218f      	movs	r1, #143	@ 0x8f
 8006b84:	4b08      	ldr	r3, [pc, #32]	@ (8006ba8 <_Bfree+0x3c>)
 8006b86:	4809      	ldr	r0, [pc, #36]	@ (8006bac <_Bfree+0x40>)
 8006b88:	f001 f82c 	bl	8007be4 <__assert_func>
 8006b8c:	e9c0 6601 	strd	r6, r6, [r0, #4]
 8006b90:	6006      	str	r6, [r0, #0]
 8006b92:	60c6      	str	r6, [r0, #12]
 8006b94:	b13c      	cbz	r4, 8006ba6 <_Bfree+0x3a>
 8006b96:	69eb      	ldr	r3, [r5, #28]
 8006b98:	6862      	ldr	r2, [r4, #4]
 8006b9a:	68db      	ldr	r3, [r3, #12]
 8006b9c:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 8006ba0:	6021      	str	r1, [r4, #0]
 8006ba2:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 8006ba6:	bd70      	pop	{r4, r5, r6, pc}
 8006ba8:	0800864a 	.word	0x0800864a
 8006bac:	08008661 	.word	0x08008661

08006bb0 <__multadd>:
 8006bb0:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8006bb4:	4607      	mov	r7, r0
 8006bb6:	460c      	mov	r4, r1
 8006bb8:	461e      	mov	r6, r3
 8006bba:	2000      	movs	r0, #0
 8006bbc:	690d      	ldr	r5, [r1, #16]
 8006bbe:	f101 0c14 	add.w	ip, r1, #20
 8006bc2:	f8dc 3000 	ldr.w	r3, [ip]
 8006bc6:	3001      	adds	r0, #1
 8006bc8:	b299      	uxth	r1, r3
 8006bca:	fb02 6101 	mla	r1, r2, r1, r6
 8006bce:	0c1e      	lsrs	r6, r3, #16
 8006bd0:	0c0b      	lsrs	r3, r1, #16
 8006bd2:	fb02 3306 	mla	r3, r2, r6, r3
 8006bd6:	b289      	uxth	r1, r1
 8006bd8:	eb01 4103 	add.w	r1, r1, r3, lsl #16
 8006bdc:	4285      	cmp	r5, r0
 8006bde:	ea4f 4613 	mov.w	r6, r3, lsr #16
 8006be2:	f84c 1b04 	str.w	r1, [ip], #4
 8006be6:	dcec      	bgt.n	8006bc2 <__multadd+0x12>
 8006be8:	b30e      	cbz	r6, 8006c2e <__multadd+0x7e>
 8006bea:	68a3      	ldr	r3, [r4, #8]
 8006bec:	42ab      	cmp	r3, r5
 8006bee:	dc19      	bgt.n	8006c24 <__multadd+0x74>
 8006bf0:	6861      	ldr	r1, [r4, #4]
 8006bf2:	4638      	mov	r0, r7
 8006bf4:	3101      	adds	r1, #1
 8006bf6:	f7ff ff79 	bl	8006aec <_Balloc>
 8006bfa:	4680      	mov	r8, r0
 8006bfc:	b928      	cbnz	r0, 8006c0a <__multadd+0x5a>
 8006bfe:	4602      	mov	r2, r0
 8006c00:	21ba      	movs	r1, #186	@ 0xba
 8006c02:	4b0c      	ldr	r3, [pc, #48]	@ (8006c34 <__multadd+0x84>)
 8006c04:	480c      	ldr	r0, [pc, #48]	@ (8006c38 <__multadd+0x88>)
 8006c06:	f000 ffed 	bl	8007be4 <__assert_func>
 8006c0a:	6922      	ldr	r2, [r4, #16]
 8006c0c:	f104 010c 	add.w	r1, r4, #12
 8006c10:	3202      	adds	r2, #2
 8006c12:	0092      	lsls	r2, r2, #2
 8006c14:	300c      	adds	r0, #12
 8006c16:	f7ff fb0e 	bl	8006236 <memcpy>
 8006c1a:	4621      	mov	r1, r4
 8006c1c:	4638      	mov	r0, r7
 8006c1e:	f7ff ffa5 	bl	8006b6c <_Bfree>
 8006c22:	4644      	mov	r4, r8
 8006c24:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 8006c28:	3501      	adds	r5, #1
 8006c2a:	615e      	str	r6, [r3, #20]
 8006c2c:	6125      	str	r5, [r4, #16]
 8006c2e:	4620      	mov	r0, r4
 8006c30:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8006c34:	080085d9 	.word	0x080085d9
 8006c38:	08008661 	.word	0x08008661

08006c3c <__s2b>:
 8006c3c:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8006c40:	4615      	mov	r5, r2
 8006c42:	2209      	movs	r2, #9
 8006c44:	461f      	mov	r7, r3
 8006c46:	3308      	adds	r3, #8
 8006c48:	460c      	mov	r4, r1
 8006c4a:	fb93 f3f2 	sdiv	r3, r3, r2
 8006c4e:	4606      	mov	r6, r0
 8006c50:	2201      	movs	r2, #1
 8006c52:	2100      	movs	r1, #0
 8006c54:	429a      	cmp	r2, r3
 8006c56:	db09      	blt.n	8006c6c <__s2b+0x30>
 8006c58:	4630      	mov	r0, r6
 8006c5a:	f7ff ff47 	bl	8006aec <_Balloc>
 8006c5e:	b940      	cbnz	r0, 8006c72 <__s2b+0x36>
 8006c60:	4602      	mov	r2, r0
 8006c62:	21d3      	movs	r1, #211	@ 0xd3
 8006c64:	4b18      	ldr	r3, [pc, #96]	@ (8006cc8 <__s2b+0x8c>)
 8006c66:	4819      	ldr	r0, [pc, #100]	@ (8006ccc <__s2b+0x90>)
 8006c68:	f000 ffbc 	bl	8007be4 <__assert_func>
 8006c6c:	0052      	lsls	r2, r2, #1
 8006c6e:	3101      	adds	r1, #1
 8006c70:	e7f0      	b.n	8006c54 <__s2b+0x18>
 8006c72:	9b08      	ldr	r3, [sp, #32]
 8006c74:	2d09      	cmp	r5, #9
 8006c76:	6143      	str	r3, [r0, #20]
 8006c78:	f04f 0301 	mov.w	r3, #1
 8006c7c:	6103      	str	r3, [r0, #16]
 8006c7e:	dd16      	ble.n	8006cae <__s2b+0x72>
 8006c80:	f104 0909 	add.w	r9, r4, #9
 8006c84:	46c8      	mov	r8, r9
 8006c86:	442c      	add	r4, r5
 8006c88:	f818 3b01 	ldrb.w	r3, [r8], #1
 8006c8c:	4601      	mov	r1, r0
 8006c8e:	220a      	movs	r2, #10
 8006c90:	4630      	mov	r0, r6
 8006c92:	3b30      	subs	r3, #48	@ 0x30
 8006c94:	f7ff ff8c 	bl	8006bb0 <__multadd>
 8006c98:	45a0      	cmp	r8, r4
 8006c9a:	d1f5      	bne.n	8006c88 <__s2b+0x4c>
 8006c9c:	f1a5 0408 	sub.w	r4, r5, #8
 8006ca0:	444c      	add	r4, r9
 8006ca2:	1b2d      	subs	r5, r5, r4
 8006ca4:	1963      	adds	r3, r4, r5
 8006ca6:	42bb      	cmp	r3, r7
 8006ca8:	db04      	blt.n	8006cb4 <__s2b+0x78>
 8006caa:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8006cae:	2509      	movs	r5, #9
 8006cb0:	340a      	adds	r4, #10
 8006cb2:	e7f6      	b.n	8006ca2 <__s2b+0x66>
 8006cb4:	f814 3b01 	ldrb.w	r3, [r4], #1
 8006cb8:	4601      	mov	r1, r0
 8006cba:	220a      	movs	r2, #10
 8006cbc:	4630      	mov	r0, r6
 8006cbe:	3b30      	subs	r3, #48	@ 0x30
 8006cc0:	f7ff ff76 	bl	8006bb0 <__multadd>
 8006cc4:	e7ee      	b.n	8006ca4 <__s2b+0x68>
 8006cc6:	bf00      	nop
 8006cc8:	080085d9 	.word	0x080085d9
 8006ccc:	08008661 	.word	0x08008661

08006cd0 <__hi0bits>:
 8006cd0:	4603      	mov	r3, r0
 8006cd2:	f5b0 3f80 	cmp.w	r0, #65536	@ 0x10000
 8006cd6:	bf3a      	itte	cc
 8006cd8:	0403      	lslcc	r3, r0, #16
 8006cda:	2010      	movcc	r0, #16
 8006cdc:	2000      	movcs	r0, #0
 8006cde:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8006ce2:	bf3c      	itt	cc
 8006ce4:	021b      	lslcc	r3, r3, #8
 8006ce6:	3008      	addcc	r0, #8
 8006ce8:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8006cec:	bf3c      	itt	cc
 8006cee:	011b      	lslcc	r3, r3, #4
 8006cf0:	3004      	addcc	r0, #4
 8006cf2:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8006cf6:	bf3c      	itt	cc
 8006cf8:	009b      	lslcc	r3, r3, #2
 8006cfa:	3002      	addcc	r0, #2
 8006cfc:	2b00      	cmp	r3, #0
 8006cfe:	db05      	blt.n	8006d0c <__hi0bits+0x3c>
 8006d00:	f013 4f80 	tst.w	r3, #1073741824	@ 0x40000000
 8006d04:	f100 0001 	add.w	r0, r0, #1
 8006d08:	bf08      	it	eq
 8006d0a:	2020      	moveq	r0, #32
 8006d0c:	4770      	bx	lr

08006d0e <__lo0bits>:
 8006d0e:	6803      	ldr	r3, [r0, #0]
 8006d10:	4602      	mov	r2, r0
 8006d12:	f013 0007 	ands.w	r0, r3, #7
 8006d16:	d00b      	beq.n	8006d30 <__lo0bits+0x22>
 8006d18:	07d9      	lsls	r1, r3, #31
 8006d1a:	d421      	bmi.n	8006d60 <__lo0bits+0x52>
 8006d1c:	0798      	lsls	r0, r3, #30
 8006d1e:	bf49      	itett	mi
 8006d20:	085b      	lsrmi	r3, r3, #1
 8006d22:	089b      	lsrpl	r3, r3, #2
 8006d24:	2001      	movmi	r0, #1
 8006d26:	6013      	strmi	r3, [r2, #0]
 8006d28:	bf5c      	itt	pl
 8006d2a:	2002      	movpl	r0, #2
 8006d2c:	6013      	strpl	r3, [r2, #0]
 8006d2e:	4770      	bx	lr
 8006d30:	b299      	uxth	r1, r3
 8006d32:	b909      	cbnz	r1, 8006d38 <__lo0bits+0x2a>
 8006d34:	2010      	movs	r0, #16
 8006d36:	0c1b      	lsrs	r3, r3, #16
 8006d38:	b2d9      	uxtb	r1, r3
 8006d3a:	b909      	cbnz	r1, 8006d40 <__lo0bits+0x32>
 8006d3c:	3008      	adds	r0, #8
 8006d3e:	0a1b      	lsrs	r3, r3, #8
 8006d40:	0719      	lsls	r1, r3, #28
 8006d42:	bf04      	itt	eq
 8006d44:	091b      	lsreq	r3, r3, #4
 8006d46:	3004      	addeq	r0, #4
 8006d48:	0799      	lsls	r1, r3, #30
 8006d4a:	bf04      	itt	eq
 8006d4c:	089b      	lsreq	r3, r3, #2
 8006d4e:	3002      	addeq	r0, #2
 8006d50:	07d9      	lsls	r1, r3, #31
 8006d52:	d403      	bmi.n	8006d5c <__lo0bits+0x4e>
 8006d54:	085b      	lsrs	r3, r3, #1
 8006d56:	f100 0001 	add.w	r0, r0, #1
 8006d5a:	d003      	beq.n	8006d64 <__lo0bits+0x56>
 8006d5c:	6013      	str	r3, [r2, #0]
 8006d5e:	4770      	bx	lr
 8006d60:	2000      	movs	r0, #0
 8006d62:	4770      	bx	lr
 8006d64:	2020      	movs	r0, #32
 8006d66:	4770      	bx	lr

08006d68 <__i2b>:
 8006d68:	b510      	push	{r4, lr}
 8006d6a:	460c      	mov	r4, r1
 8006d6c:	2101      	movs	r1, #1
 8006d6e:	f7ff febd 	bl	8006aec <_Balloc>
 8006d72:	4602      	mov	r2, r0
 8006d74:	b928      	cbnz	r0, 8006d82 <__i2b+0x1a>
 8006d76:	f240 1145 	movw	r1, #325	@ 0x145
 8006d7a:	4b04      	ldr	r3, [pc, #16]	@ (8006d8c <__i2b+0x24>)
 8006d7c:	4804      	ldr	r0, [pc, #16]	@ (8006d90 <__i2b+0x28>)
 8006d7e:	f000 ff31 	bl	8007be4 <__assert_func>
 8006d82:	2301      	movs	r3, #1
 8006d84:	6144      	str	r4, [r0, #20]
 8006d86:	6103      	str	r3, [r0, #16]
 8006d88:	bd10      	pop	{r4, pc}
 8006d8a:	bf00      	nop
 8006d8c:	080085d9 	.word	0x080085d9
 8006d90:	08008661 	.word	0x08008661

08006d94 <__multiply>:
 8006d94:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8006d98:	4614      	mov	r4, r2
 8006d9a:	690a      	ldr	r2, [r1, #16]
 8006d9c:	6923      	ldr	r3, [r4, #16]
 8006d9e:	460f      	mov	r7, r1
 8006da0:	429a      	cmp	r2, r3
 8006da2:	bfa2      	ittt	ge
 8006da4:	4623      	movge	r3, r4
 8006da6:	460c      	movge	r4, r1
 8006da8:	461f      	movge	r7, r3
 8006daa:	f8d4 a010 	ldr.w	sl, [r4, #16]
 8006dae:	f8d7 9010 	ldr.w	r9, [r7, #16]
 8006db2:	68a3      	ldr	r3, [r4, #8]
 8006db4:	6861      	ldr	r1, [r4, #4]
 8006db6:	eb0a 0609 	add.w	r6, sl, r9
 8006dba:	42b3      	cmp	r3, r6
 8006dbc:	b085      	sub	sp, #20
 8006dbe:	bfb8      	it	lt
 8006dc0:	3101      	addlt	r1, #1
 8006dc2:	f7ff fe93 	bl	8006aec <_Balloc>
 8006dc6:	b930      	cbnz	r0, 8006dd6 <__multiply+0x42>
 8006dc8:	4602      	mov	r2, r0
 8006dca:	f44f 71b1 	mov.w	r1, #354	@ 0x162
 8006dce:	4b43      	ldr	r3, [pc, #268]	@ (8006edc <__multiply+0x148>)
 8006dd0:	4843      	ldr	r0, [pc, #268]	@ (8006ee0 <__multiply+0x14c>)
 8006dd2:	f000 ff07 	bl	8007be4 <__assert_func>
 8006dd6:	f100 0514 	add.w	r5, r0, #20
 8006dda:	462b      	mov	r3, r5
 8006ddc:	2200      	movs	r2, #0
 8006dde:	eb05 0886 	add.w	r8, r5, r6, lsl #2
 8006de2:	4543      	cmp	r3, r8
 8006de4:	d321      	bcc.n	8006e2a <__multiply+0x96>
 8006de6:	f107 0114 	add.w	r1, r7, #20
 8006dea:	f104 0214 	add.w	r2, r4, #20
 8006dee:	eb02 028a 	add.w	r2, r2, sl, lsl #2
 8006df2:	eb01 0389 	add.w	r3, r1, r9, lsl #2
 8006df6:	9302      	str	r3, [sp, #8]
 8006df8:	1b13      	subs	r3, r2, r4
 8006dfa:	3b15      	subs	r3, #21
 8006dfc:	f023 0303 	bic.w	r3, r3, #3
 8006e00:	3304      	adds	r3, #4
 8006e02:	f104 0715 	add.w	r7, r4, #21
 8006e06:	42ba      	cmp	r2, r7
 8006e08:	bf38      	it	cc
 8006e0a:	2304      	movcc	r3, #4
 8006e0c:	9301      	str	r3, [sp, #4]
 8006e0e:	9b02      	ldr	r3, [sp, #8]
 8006e10:	9103      	str	r1, [sp, #12]
 8006e12:	428b      	cmp	r3, r1
 8006e14:	d80c      	bhi.n	8006e30 <__multiply+0x9c>
 8006e16:	2e00      	cmp	r6, #0
 8006e18:	dd03      	ble.n	8006e22 <__multiply+0x8e>
 8006e1a:	f858 3d04 	ldr.w	r3, [r8, #-4]!
 8006e1e:	2b00      	cmp	r3, #0
 8006e20:	d05a      	beq.n	8006ed8 <__multiply+0x144>
 8006e22:	6106      	str	r6, [r0, #16]
 8006e24:	b005      	add	sp, #20
 8006e26:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8006e2a:	f843 2b04 	str.w	r2, [r3], #4
 8006e2e:	e7d8      	b.n	8006de2 <__multiply+0x4e>
 8006e30:	f8b1 a000 	ldrh.w	sl, [r1]
 8006e34:	f1ba 0f00 	cmp.w	sl, #0
 8006e38:	d023      	beq.n	8006e82 <__multiply+0xee>
 8006e3a:	46a9      	mov	r9, r5
 8006e3c:	f04f 0c00 	mov.w	ip, #0
 8006e40:	f104 0e14 	add.w	lr, r4, #20
 8006e44:	f85e 7b04 	ldr.w	r7, [lr], #4
 8006e48:	f8d9 3000 	ldr.w	r3, [r9]
 8006e4c:	fa1f fb87 	uxth.w	fp, r7
 8006e50:	b29b      	uxth	r3, r3
 8006e52:	fb0a 330b 	mla	r3, sl, fp, r3
 8006e56:	4463      	add	r3, ip
 8006e58:	f8d9 c000 	ldr.w	ip, [r9]
 8006e5c:	0c3f      	lsrs	r7, r7, #16
 8006e5e:	ea4f 4c1c 	mov.w	ip, ip, lsr #16
 8006e62:	fb0a c707 	mla	r7, sl, r7, ip
 8006e66:	eb07 4713 	add.w	r7, r7, r3, lsr #16
 8006e6a:	b29b      	uxth	r3, r3
 8006e6c:	ea43 4307 	orr.w	r3, r3, r7, lsl #16
 8006e70:	4572      	cmp	r2, lr
 8006e72:	ea4f 4c17 	mov.w	ip, r7, lsr #16
 8006e76:	f849 3b04 	str.w	r3, [r9], #4
 8006e7a:	d8e3      	bhi.n	8006e44 <__multiply+0xb0>
 8006e7c:	9b01      	ldr	r3, [sp, #4]
 8006e7e:	f845 c003 	str.w	ip, [r5, r3]
 8006e82:	9b03      	ldr	r3, [sp, #12]
 8006e84:	3104      	adds	r1, #4
 8006e86:	f8b3 9002 	ldrh.w	r9, [r3, #2]
 8006e8a:	f1b9 0f00 	cmp.w	r9, #0
 8006e8e:	d021      	beq.n	8006ed4 <__multiply+0x140>
 8006e90:	46ae      	mov	lr, r5
 8006e92:	f04f 0a00 	mov.w	sl, #0
 8006e96:	682b      	ldr	r3, [r5, #0]
 8006e98:	f104 0c14 	add.w	ip, r4, #20
 8006e9c:	f8bc b000 	ldrh.w	fp, [ip]
 8006ea0:	f8be 7002 	ldrh.w	r7, [lr, #2]
 8006ea4:	b29b      	uxth	r3, r3
 8006ea6:	fb09 770b 	mla	r7, r9, fp, r7
 8006eaa:	4457      	add	r7, sl
 8006eac:	ea43 4307 	orr.w	r3, r3, r7, lsl #16
 8006eb0:	f84e 3b04 	str.w	r3, [lr], #4
 8006eb4:	f85c 3b04 	ldr.w	r3, [ip], #4
 8006eb8:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 8006ebc:	f8be 3000 	ldrh.w	r3, [lr]
 8006ec0:	4562      	cmp	r2, ip
 8006ec2:	fb09 330a 	mla	r3, r9, sl, r3
 8006ec6:	eb03 4317 	add.w	r3, r3, r7, lsr #16
 8006eca:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 8006ece:	d8e5      	bhi.n	8006e9c <__multiply+0x108>
 8006ed0:	9f01      	ldr	r7, [sp, #4]
 8006ed2:	51eb      	str	r3, [r5, r7]
 8006ed4:	3504      	adds	r5, #4
 8006ed6:	e79a      	b.n	8006e0e <__multiply+0x7a>
 8006ed8:	3e01      	subs	r6, #1
 8006eda:	e79c      	b.n	8006e16 <__multiply+0x82>
 8006edc:	080085d9 	.word	0x080085d9
 8006ee0:	08008661 	.word	0x08008661

08006ee4 <__pow5mult>:
 8006ee4:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8006ee8:	4615      	mov	r5, r2
 8006eea:	f012 0203 	ands.w	r2, r2, #3
 8006eee:	4607      	mov	r7, r0
 8006ef0:	460e      	mov	r6, r1
 8006ef2:	d007      	beq.n	8006f04 <__pow5mult+0x20>
 8006ef4:	4c25      	ldr	r4, [pc, #148]	@ (8006f8c <__pow5mult+0xa8>)
 8006ef6:	3a01      	subs	r2, #1
 8006ef8:	2300      	movs	r3, #0
 8006efa:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 8006efe:	f7ff fe57 	bl	8006bb0 <__multadd>
 8006f02:	4606      	mov	r6, r0
 8006f04:	10ad      	asrs	r5, r5, #2
 8006f06:	d03d      	beq.n	8006f84 <__pow5mult+0xa0>
 8006f08:	69fc      	ldr	r4, [r7, #28]
 8006f0a:	b97c      	cbnz	r4, 8006f2c <__pow5mult+0x48>
 8006f0c:	2010      	movs	r0, #16
 8006f0e:	f000 fe9b 	bl	8007c48 <malloc>
 8006f12:	4602      	mov	r2, r0
 8006f14:	61f8      	str	r0, [r7, #28]
 8006f16:	b928      	cbnz	r0, 8006f24 <__pow5mult+0x40>
 8006f18:	f240 11b3 	movw	r1, #435	@ 0x1b3
 8006f1c:	4b1c      	ldr	r3, [pc, #112]	@ (8006f90 <__pow5mult+0xac>)
 8006f1e:	481d      	ldr	r0, [pc, #116]	@ (8006f94 <__pow5mult+0xb0>)
 8006f20:	f000 fe60 	bl	8007be4 <__assert_func>
 8006f24:	e9c0 4401 	strd	r4, r4, [r0, #4]
 8006f28:	6004      	str	r4, [r0, #0]
 8006f2a:	60c4      	str	r4, [r0, #12]
 8006f2c:	f8d7 801c 	ldr.w	r8, [r7, #28]
 8006f30:	f8d8 4008 	ldr.w	r4, [r8, #8]
 8006f34:	b94c      	cbnz	r4, 8006f4a <__pow5mult+0x66>
 8006f36:	f240 2171 	movw	r1, #625	@ 0x271
 8006f3a:	4638      	mov	r0, r7
 8006f3c:	f7ff ff14 	bl	8006d68 <__i2b>
 8006f40:	2300      	movs	r3, #0
 8006f42:	4604      	mov	r4, r0
 8006f44:	f8c8 0008 	str.w	r0, [r8, #8]
 8006f48:	6003      	str	r3, [r0, #0]
 8006f4a:	f04f 0900 	mov.w	r9, #0
 8006f4e:	07eb      	lsls	r3, r5, #31
 8006f50:	d50a      	bpl.n	8006f68 <__pow5mult+0x84>
 8006f52:	4631      	mov	r1, r6
 8006f54:	4622      	mov	r2, r4
 8006f56:	4638      	mov	r0, r7
 8006f58:	f7ff ff1c 	bl	8006d94 <__multiply>
 8006f5c:	4680      	mov	r8, r0
 8006f5e:	4631      	mov	r1, r6
 8006f60:	4638      	mov	r0, r7
 8006f62:	f7ff fe03 	bl	8006b6c <_Bfree>
 8006f66:	4646      	mov	r6, r8
 8006f68:	106d      	asrs	r5, r5, #1
 8006f6a:	d00b      	beq.n	8006f84 <__pow5mult+0xa0>
 8006f6c:	6820      	ldr	r0, [r4, #0]
 8006f6e:	b938      	cbnz	r0, 8006f80 <__pow5mult+0x9c>
 8006f70:	4622      	mov	r2, r4
 8006f72:	4621      	mov	r1, r4
 8006f74:	4638      	mov	r0, r7
 8006f76:	f7ff ff0d 	bl	8006d94 <__multiply>
 8006f7a:	6020      	str	r0, [r4, #0]
 8006f7c:	f8c0 9000 	str.w	r9, [r0]
 8006f80:	4604      	mov	r4, r0
 8006f82:	e7e4      	b.n	8006f4e <__pow5mult+0x6a>
 8006f84:	4630      	mov	r0, r6
 8006f86:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8006f8a:	bf00      	nop
 8006f8c:	080086bc 	.word	0x080086bc
 8006f90:	0800864a 	.word	0x0800864a
 8006f94:	08008661 	.word	0x08008661

08006f98 <__lshift>:
 8006f98:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8006f9c:	460c      	mov	r4, r1
 8006f9e:	4607      	mov	r7, r0
 8006fa0:	4691      	mov	r9, r2
 8006fa2:	6923      	ldr	r3, [r4, #16]
 8006fa4:	6849      	ldr	r1, [r1, #4]
 8006fa6:	eb03 1862 	add.w	r8, r3, r2, asr #5
 8006faa:	68a3      	ldr	r3, [r4, #8]
 8006fac:	ea4f 1a62 	mov.w	sl, r2, asr #5
 8006fb0:	f108 0601 	add.w	r6, r8, #1
 8006fb4:	42b3      	cmp	r3, r6
 8006fb6:	db0b      	blt.n	8006fd0 <__lshift+0x38>
 8006fb8:	4638      	mov	r0, r7
 8006fba:	f7ff fd97 	bl	8006aec <_Balloc>
 8006fbe:	4605      	mov	r5, r0
 8006fc0:	b948      	cbnz	r0, 8006fd6 <__lshift+0x3e>
 8006fc2:	4602      	mov	r2, r0
 8006fc4:	f44f 71ef 	mov.w	r1, #478	@ 0x1de
 8006fc8:	4b27      	ldr	r3, [pc, #156]	@ (8007068 <__lshift+0xd0>)
 8006fca:	4828      	ldr	r0, [pc, #160]	@ (800706c <__lshift+0xd4>)
 8006fcc:	f000 fe0a 	bl	8007be4 <__assert_func>
 8006fd0:	3101      	adds	r1, #1
 8006fd2:	005b      	lsls	r3, r3, #1
 8006fd4:	e7ee      	b.n	8006fb4 <__lshift+0x1c>
 8006fd6:	2300      	movs	r3, #0
 8006fd8:	f100 0114 	add.w	r1, r0, #20
 8006fdc:	f100 0210 	add.w	r2, r0, #16
 8006fe0:	4618      	mov	r0, r3
 8006fe2:	4553      	cmp	r3, sl
 8006fe4:	db33      	blt.n	800704e <__lshift+0xb6>
 8006fe6:	6920      	ldr	r0, [r4, #16]
 8006fe8:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 8006fec:	f104 0314 	add.w	r3, r4, #20
 8006ff0:	f019 091f 	ands.w	r9, r9, #31
 8006ff4:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 8006ff8:	eb03 0c80 	add.w	ip, r3, r0, lsl #2
 8006ffc:	d02b      	beq.n	8007056 <__lshift+0xbe>
 8006ffe:	468a      	mov	sl, r1
 8007000:	2200      	movs	r2, #0
 8007002:	f1c9 0e20 	rsb	lr, r9, #32
 8007006:	6818      	ldr	r0, [r3, #0]
 8007008:	fa00 f009 	lsl.w	r0, r0, r9
 800700c:	4310      	orrs	r0, r2
 800700e:	f84a 0b04 	str.w	r0, [sl], #4
 8007012:	f853 2b04 	ldr.w	r2, [r3], #4
 8007016:	459c      	cmp	ip, r3
 8007018:	fa22 f20e 	lsr.w	r2, r2, lr
 800701c:	d8f3      	bhi.n	8007006 <__lshift+0x6e>
 800701e:	ebac 0304 	sub.w	r3, ip, r4
 8007022:	3b15      	subs	r3, #21
 8007024:	f023 0303 	bic.w	r3, r3, #3
 8007028:	3304      	adds	r3, #4
 800702a:	f104 0015 	add.w	r0, r4, #21
 800702e:	4584      	cmp	ip, r0
 8007030:	bf38      	it	cc
 8007032:	2304      	movcc	r3, #4
 8007034:	50ca      	str	r2, [r1, r3]
 8007036:	b10a      	cbz	r2, 800703c <__lshift+0xa4>
 8007038:	f108 0602 	add.w	r6, r8, #2
 800703c:	3e01      	subs	r6, #1
 800703e:	4638      	mov	r0, r7
 8007040:	4621      	mov	r1, r4
 8007042:	612e      	str	r6, [r5, #16]
 8007044:	f7ff fd92 	bl	8006b6c <_Bfree>
 8007048:	4628      	mov	r0, r5
 800704a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800704e:	f842 0f04 	str.w	r0, [r2, #4]!
 8007052:	3301      	adds	r3, #1
 8007054:	e7c5      	b.n	8006fe2 <__lshift+0x4a>
 8007056:	3904      	subs	r1, #4
 8007058:	f853 2b04 	ldr.w	r2, [r3], #4
 800705c:	459c      	cmp	ip, r3
 800705e:	f841 2f04 	str.w	r2, [r1, #4]!
 8007062:	d8f9      	bhi.n	8007058 <__lshift+0xc0>
 8007064:	e7ea      	b.n	800703c <__lshift+0xa4>
 8007066:	bf00      	nop
 8007068:	080085d9 	.word	0x080085d9
 800706c:	08008661 	.word	0x08008661

08007070 <__mcmp>:
 8007070:	4603      	mov	r3, r0
 8007072:	690a      	ldr	r2, [r1, #16]
 8007074:	6900      	ldr	r0, [r0, #16]
 8007076:	b530      	push	{r4, r5, lr}
 8007078:	1a80      	subs	r0, r0, r2
 800707a:	d10e      	bne.n	800709a <__mcmp+0x2a>
 800707c:	3314      	adds	r3, #20
 800707e:	3114      	adds	r1, #20
 8007080:	eb03 0482 	add.w	r4, r3, r2, lsl #2
 8007084:	eb01 0182 	add.w	r1, r1, r2, lsl #2
 8007088:	f854 5d04 	ldr.w	r5, [r4, #-4]!
 800708c:	f851 2d04 	ldr.w	r2, [r1, #-4]!
 8007090:	4295      	cmp	r5, r2
 8007092:	d003      	beq.n	800709c <__mcmp+0x2c>
 8007094:	d205      	bcs.n	80070a2 <__mcmp+0x32>
 8007096:	f04f 30ff 	mov.w	r0, #4294967295
 800709a:	bd30      	pop	{r4, r5, pc}
 800709c:	42a3      	cmp	r3, r4
 800709e:	d3f3      	bcc.n	8007088 <__mcmp+0x18>
 80070a0:	e7fb      	b.n	800709a <__mcmp+0x2a>
 80070a2:	2001      	movs	r0, #1
 80070a4:	e7f9      	b.n	800709a <__mcmp+0x2a>
	...

080070a8 <__mdiff>:
 80070a8:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80070ac:	4689      	mov	r9, r1
 80070ae:	4606      	mov	r6, r0
 80070b0:	4611      	mov	r1, r2
 80070b2:	4648      	mov	r0, r9
 80070b4:	4614      	mov	r4, r2
 80070b6:	f7ff ffdb 	bl	8007070 <__mcmp>
 80070ba:	1e05      	subs	r5, r0, #0
 80070bc:	d112      	bne.n	80070e4 <__mdiff+0x3c>
 80070be:	4629      	mov	r1, r5
 80070c0:	4630      	mov	r0, r6
 80070c2:	f7ff fd13 	bl	8006aec <_Balloc>
 80070c6:	4602      	mov	r2, r0
 80070c8:	b928      	cbnz	r0, 80070d6 <__mdiff+0x2e>
 80070ca:	f240 2137 	movw	r1, #567	@ 0x237
 80070ce:	4b3e      	ldr	r3, [pc, #248]	@ (80071c8 <__mdiff+0x120>)
 80070d0:	483e      	ldr	r0, [pc, #248]	@ (80071cc <__mdiff+0x124>)
 80070d2:	f000 fd87 	bl	8007be4 <__assert_func>
 80070d6:	2301      	movs	r3, #1
 80070d8:	e9c0 3504 	strd	r3, r5, [r0, #16]
 80070dc:	4610      	mov	r0, r2
 80070de:	b003      	add	sp, #12
 80070e0:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80070e4:	bfbc      	itt	lt
 80070e6:	464b      	movlt	r3, r9
 80070e8:	46a1      	movlt	r9, r4
 80070ea:	4630      	mov	r0, r6
 80070ec:	f8d9 1004 	ldr.w	r1, [r9, #4]
 80070f0:	bfba      	itte	lt
 80070f2:	461c      	movlt	r4, r3
 80070f4:	2501      	movlt	r5, #1
 80070f6:	2500      	movge	r5, #0
 80070f8:	f7ff fcf8 	bl	8006aec <_Balloc>
 80070fc:	4602      	mov	r2, r0
 80070fe:	b918      	cbnz	r0, 8007108 <__mdiff+0x60>
 8007100:	f240 2145 	movw	r1, #581	@ 0x245
 8007104:	4b30      	ldr	r3, [pc, #192]	@ (80071c8 <__mdiff+0x120>)
 8007106:	e7e3      	b.n	80070d0 <__mdiff+0x28>
 8007108:	f100 0b14 	add.w	fp, r0, #20
 800710c:	f8d9 7010 	ldr.w	r7, [r9, #16]
 8007110:	f109 0310 	add.w	r3, r9, #16
 8007114:	60c5      	str	r5, [r0, #12]
 8007116:	f04f 0c00 	mov.w	ip, #0
 800711a:	f109 0514 	add.w	r5, r9, #20
 800711e:	46d9      	mov	r9, fp
 8007120:	6926      	ldr	r6, [r4, #16]
 8007122:	f104 0e14 	add.w	lr, r4, #20
 8007126:	eb05 0887 	add.w	r8, r5, r7, lsl #2
 800712a:	eb0e 0686 	add.w	r6, lr, r6, lsl #2
 800712e:	9301      	str	r3, [sp, #4]
 8007130:	9b01      	ldr	r3, [sp, #4]
 8007132:	f85e 0b04 	ldr.w	r0, [lr], #4
 8007136:	f853 af04 	ldr.w	sl, [r3, #4]!
 800713a:	b281      	uxth	r1, r0
 800713c:	9301      	str	r3, [sp, #4]
 800713e:	fa1f f38a 	uxth.w	r3, sl
 8007142:	1a5b      	subs	r3, r3, r1
 8007144:	0c00      	lsrs	r0, r0, #16
 8007146:	4463      	add	r3, ip
 8007148:	ebc0 401a 	rsb	r0, r0, sl, lsr #16
 800714c:	eb00 4023 	add.w	r0, r0, r3, asr #16
 8007150:	b29b      	uxth	r3, r3
 8007152:	ea43 4300 	orr.w	r3, r3, r0, lsl #16
 8007156:	4576      	cmp	r6, lr
 8007158:	ea4f 4c20 	mov.w	ip, r0, asr #16
 800715c:	f849 3b04 	str.w	r3, [r9], #4
 8007160:	d8e6      	bhi.n	8007130 <__mdiff+0x88>
 8007162:	1b33      	subs	r3, r6, r4
 8007164:	3b15      	subs	r3, #21
 8007166:	f023 0303 	bic.w	r3, r3, #3
 800716a:	3415      	adds	r4, #21
 800716c:	3304      	adds	r3, #4
 800716e:	42a6      	cmp	r6, r4
 8007170:	bf38      	it	cc
 8007172:	2304      	movcc	r3, #4
 8007174:	441d      	add	r5, r3
 8007176:	445b      	add	r3, fp
 8007178:	461e      	mov	r6, r3
 800717a:	462c      	mov	r4, r5
 800717c:	4544      	cmp	r4, r8
 800717e:	d30e      	bcc.n	800719e <__mdiff+0xf6>
 8007180:	f108 0103 	add.w	r1, r8, #3
 8007184:	1b49      	subs	r1, r1, r5
 8007186:	f021 0103 	bic.w	r1, r1, #3
 800718a:	3d03      	subs	r5, #3
 800718c:	45a8      	cmp	r8, r5
 800718e:	bf38      	it	cc
 8007190:	2100      	movcc	r1, #0
 8007192:	440b      	add	r3, r1
 8007194:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 8007198:	b199      	cbz	r1, 80071c2 <__mdiff+0x11a>
 800719a:	6117      	str	r7, [r2, #16]
 800719c:	e79e      	b.n	80070dc <__mdiff+0x34>
 800719e:	46e6      	mov	lr, ip
 80071a0:	f854 1b04 	ldr.w	r1, [r4], #4
 80071a4:	fa1f fc81 	uxth.w	ip, r1
 80071a8:	44f4      	add	ip, lr
 80071aa:	0c08      	lsrs	r0, r1, #16
 80071ac:	4471      	add	r1, lr
 80071ae:	eb00 402c 	add.w	r0, r0, ip, asr #16
 80071b2:	b289      	uxth	r1, r1
 80071b4:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 80071b8:	ea4f 4c20 	mov.w	ip, r0, asr #16
 80071bc:	f846 1b04 	str.w	r1, [r6], #4
 80071c0:	e7dc      	b.n	800717c <__mdiff+0xd4>
 80071c2:	3f01      	subs	r7, #1
 80071c4:	e7e6      	b.n	8007194 <__mdiff+0xec>
 80071c6:	bf00      	nop
 80071c8:	080085d9 	.word	0x080085d9
 80071cc:	08008661 	.word	0x08008661

080071d0 <__ulp>:
 80071d0:	4b0e      	ldr	r3, [pc, #56]	@ (800720c <__ulp+0x3c>)
 80071d2:	400b      	ands	r3, r1
 80071d4:	f1a3 7350 	sub.w	r3, r3, #54525952	@ 0x3400000
 80071d8:	2b00      	cmp	r3, #0
 80071da:	dc08      	bgt.n	80071ee <__ulp+0x1e>
 80071dc:	425b      	negs	r3, r3
 80071de:	f1b3 7fa0 	cmp.w	r3, #20971520	@ 0x1400000
 80071e2:	ea4f 5223 	mov.w	r2, r3, asr #20
 80071e6:	da04      	bge.n	80071f2 <__ulp+0x22>
 80071e8:	f44f 2300 	mov.w	r3, #524288	@ 0x80000
 80071ec:	4113      	asrs	r3, r2
 80071ee:	2200      	movs	r2, #0
 80071f0:	e008      	b.n	8007204 <__ulp+0x34>
 80071f2:	f1a2 0314 	sub.w	r3, r2, #20
 80071f6:	2b1e      	cmp	r3, #30
 80071f8:	bfd6      	itet	le
 80071fa:	f04f 4200 	movle.w	r2, #2147483648	@ 0x80000000
 80071fe:	2201      	movgt	r2, #1
 8007200:	40da      	lsrle	r2, r3
 8007202:	2300      	movs	r3, #0
 8007204:	4619      	mov	r1, r3
 8007206:	4610      	mov	r0, r2
 8007208:	4770      	bx	lr
 800720a:	bf00      	nop
 800720c:	7ff00000 	.word	0x7ff00000

08007210 <__b2d>:
 8007210:	6902      	ldr	r2, [r0, #16]
 8007212:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8007214:	f100 0614 	add.w	r6, r0, #20
 8007218:	eb06 0282 	add.w	r2, r6, r2, lsl #2
 800721c:	f852 4c04 	ldr.w	r4, [r2, #-4]
 8007220:	4f1e      	ldr	r7, [pc, #120]	@ (800729c <__b2d+0x8c>)
 8007222:	4620      	mov	r0, r4
 8007224:	f7ff fd54 	bl	8006cd0 <__hi0bits>
 8007228:	4603      	mov	r3, r0
 800722a:	f1c0 0020 	rsb	r0, r0, #32
 800722e:	2b0a      	cmp	r3, #10
 8007230:	f1a2 0504 	sub.w	r5, r2, #4
 8007234:	6008      	str	r0, [r1, #0]
 8007236:	dc12      	bgt.n	800725e <__b2d+0x4e>
 8007238:	42ae      	cmp	r6, r5
 800723a:	bf2c      	ite	cs
 800723c:	2200      	movcs	r2, #0
 800723e:	f852 2c08 	ldrcc.w	r2, [r2, #-8]
 8007242:	f1c3 0c0b 	rsb	ip, r3, #11
 8007246:	3315      	adds	r3, #21
 8007248:	fa24 fe0c 	lsr.w	lr, r4, ip
 800724c:	fa04 f303 	lsl.w	r3, r4, r3
 8007250:	fa22 f20c 	lsr.w	r2, r2, ip
 8007254:	ea4e 0107 	orr.w	r1, lr, r7
 8007258:	431a      	orrs	r2, r3
 800725a:	4610      	mov	r0, r2
 800725c:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800725e:	42ae      	cmp	r6, r5
 8007260:	bf36      	itet	cc
 8007262:	f1a2 0508 	subcc.w	r5, r2, #8
 8007266:	2200      	movcs	r2, #0
 8007268:	f852 2c08 	ldrcc.w	r2, [r2, #-8]
 800726c:	3b0b      	subs	r3, #11
 800726e:	d012      	beq.n	8007296 <__b2d+0x86>
 8007270:	f1c3 0720 	rsb	r7, r3, #32
 8007274:	fa22 f107 	lsr.w	r1, r2, r7
 8007278:	409c      	lsls	r4, r3
 800727a:	430c      	orrs	r4, r1
 800727c:	42b5      	cmp	r5, r6
 800727e:	f044 517f 	orr.w	r1, r4, #1069547520	@ 0x3fc00000
 8007282:	bf94      	ite	ls
 8007284:	2400      	movls	r4, #0
 8007286:	f855 4c04 	ldrhi.w	r4, [r5, #-4]
 800728a:	409a      	lsls	r2, r3
 800728c:	40fc      	lsrs	r4, r7
 800728e:	f441 1140 	orr.w	r1, r1, #3145728	@ 0x300000
 8007292:	4322      	orrs	r2, r4
 8007294:	e7e1      	b.n	800725a <__b2d+0x4a>
 8007296:	ea44 0107 	orr.w	r1, r4, r7
 800729a:	e7de      	b.n	800725a <__b2d+0x4a>
 800729c:	3ff00000 	.word	0x3ff00000

080072a0 <__d2b>:
 80072a0:	e92d 4373 	stmdb	sp!, {r0, r1, r4, r5, r6, r8, r9, lr}
 80072a4:	2101      	movs	r1, #1
 80072a6:	4690      	mov	r8, r2
 80072a8:	4699      	mov	r9, r3
 80072aa:	9e08      	ldr	r6, [sp, #32]
 80072ac:	f7ff fc1e 	bl	8006aec <_Balloc>
 80072b0:	4604      	mov	r4, r0
 80072b2:	b930      	cbnz	r0, 80072c2 <__d2b+0x22>
 80072b4:	4602      	mov	r2, r0
 80072b6:	f240 310f 	movw	r1, #783	@ 0x30f
 80072ba:	4b23      	ldr	r3, [pc, #140]	@ (8007348 <__d2b+0xa8>)
 80072bc:	4823      	ldr	r0, [pc, #140]	@ (800734c <__d2b+0xac>)
 80072be:	f000 fc91 	bl	8007be4 <__assert_func>
 80072c2:	f3c9 550a 	ubfx	r5, r9, #20, #11
 80072c6:	f3c9 0313 	ubfx	r3, r9, #0, #20
 80072ca:	b10d      	cbz	r5, 80072d0 <__d2b+0x30>
 80072cc:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 80072d0:	9301      	str	r3, [sp, #4]
 80072d2:	f1b8 0300 	subs.w	r3, r8, #0
 80072d6:	d024      	beq.n	8007322 <__d2b+0x82>
 80072d8:	4668      	mov	r0, sp
 80072da:	9300      	str	r3, [sp, #0]
 80072dc:	f7ff fd17 	bl	8006d0e <__lo0bits>
 80072e0:	e9dd 1200 	ldrd	r1, r2, [sp]
 80072e4:	b1d8      	cbz	r0, 800731e <__d2b+0x7e>
 80072e6:	f1c0 0320 	rsb	r3, r0, #32
 80072ea:	fa02 f303 	lsl.w	r3, r2, r3
 80072ee:	430b      	orrs	r3, r1
 80072f0:	40c2      	lsrs	r2, r0
 80072f2:	6163      	str	r3, [r4, #20]
 80072f4:	9201      	str	r2, [sp, #4]
 80072f6:	9b01      	ldr	r3, [sp, #4]
 80072f8:	2b00      	cmp	r3, #0
 80072fa:	bf0c      	ite	eq
 80072fc:	2201      	moveq	r2, #1
 80072fe:	2202      	movne	r2, #2
 8007300:	61a3      	str	r3, [r4, #24]
 8007302:	6122      	str	r2, [r4, #16]
 8007304:	b1ad      	cbz	r5, 8007332 <__d2b+0x92>
 8007306:	f2a5 4533 	subw	r5, r5, #1075	@ 0x433
 800730a:	4405      	add	r5, r0
 800730c:	6035      	str	r5, [r6, #0]
 800730e:	f1c0 0035 	rsb	r0, r0, #53	@ 0x35
 8007312:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8007314:	6018      	str	r0, [r3, #0]
 8007316:	4620      	mov	r0, r4
 8007318:	b002      	add	sp, #8
 800731a:	e8bd 8370 	ldmia.w	sp!, {r4, r5, r6, r8, r9, pc}
 800731e:	6161      	str	r1, [r4, #20]
 8007320:	e7e9      	b.n	80072f6 <__d2b+0x56>
 8007322:	a801      	add	r0, sp, #4
 8007324:	f7ff fcf3 	bl	8006d0e <__lo0bits>
 8007328:	9b01      	ldr	r3, [sp, #4]
 800732a:	2201      	movs	r2, #1
 800732c:	6163      	str	r3, [r4, #20]
 800732e:	3020      	adds	r0, #32
 8007330:	e7e7      	b.n	8007302 <__d2b+0x62>
 8007332:	f2a0 4032 	subw	r0, r0, #1074	@ 0x432
 8007336:	eb04 0382 	add.w	r3, r4, r2, lsl #2
 800733a:	6030      	str	r0, [r6, #0]
 800733c:	6918      	ldr	r0, [r3, #16]
 800733e:	f7ff fcc7 	bl	8006cd0 <__hi0bits>
 8007342:	ebc0 1042 	rsb	r0, r0, r2, lsl #5
 8007346:	e7e4      	b.n	8007312 <__d2b+0x72>
 8007348:	080085d9 	.word	0x080085d9
 800734c:	08008661 	.word	0x08008661

08007350 <__ratio>:
 8007350:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8007354:	b085      	sub	sp, #20
 8007356:	e9cd 1000 	strd	r1, r0, [sp]
 800735a:	a902      	add	r1, sp, #8
 800735c:	f7ff ff58 	bl	8007210 <__b2d>
 8007360:	468b      	mov	fp, r1
 8007362:	4606      	mov	r6, r0
 8007364:	460f      	mov	r7, r1
 8007366:	9800      	ldr	r0, [sp, #0]
 8007368:	a903      	add	r1, sp, #12
 800736a:	f7ff ff51 	bl	8007210 <__b2d>
 800736e:	460d      	mov	r5, r1
 8007370:	9b01      	ldr	r3, [sp, #4]
 8007372:	4689      	mov	r9, r1
 8007374:	6919      	ldr	r1, [r3, #16]
 8007376:	9b00      	ldr	r3, [sp, #0]
 8007378:	4604      	mov	r4, r0
 800737a:	691b      	ldr	r3, [r3, #16]
 800737c:	4630      	mov	r0, r6
 800737e:	1ac9      	subs	r1, r1, r3
 8007380:	e9dd 3202 	ldrd	r3, r2, [sp, #8]
 8007384:	1a9b      	subs	r3, r3, r2
 8007386:	eb03 1341 	add.w	r3, r3, r1, lsl #5
 800738a:	2b00      	cmp	r3, #0
 800738c:	bfcd      	iteet	gt
 800738e:	463a      	movgt	r2, r7
 8007390:	462a      	movle	r2, r5
 8007392:	ebc3 3303 	rsble	r3, r3, r3, lsl #12
 8007396:	eb02 5b03 	addgt.w	fp, r2, r3, lsl #20
 800739a:	bfd8      	it	le
 800739c:	eb02 5903 	addle.w	r9, r2, r3, lsl #20
 80073a0:	464b      	mov	r3, r9
 80073a2:	4622      	mov	r2, r4
 80073a4:	4659      	mov	r1, fp
 80073a6:	f7f9 f9c3 	bl	8000730 <__aeabi_ddiv>
 80073aa:	b005      	add	sp, #20
 80073ac:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

080073b0 <__copybits>:
 80073b0:	3901      	subs	r1, #1
 80073b2:	b570      	push	{r4, r5, r6, lr}
 80073b4:	1149      	asrs	r1, r1, #5
 80073b6:	6914      	ldr	r4, [r2, #16]
 80073b8:	3101      	adds	r1, #1
 80073ba:	f102 0314 	add.w	r3, r2, #20
 80073be:	eb00 0181 	add.w	r1, r0, r1, lsl #2
 80073c2:	eb03 0484 	add.w	r4, r3, r4, lsl #2
 80073c6:	1f05      	subs	r5, r0, #4
 80073c8:	42a3      	cmp	r3, r4
 80073ca:	d30c      	bcc.n	80073e6 <__copybits+0x36>
 80073cc:	1aa3      	subs	r3, r4, r2
 80073ce:	3b11      	subs	r3, #17
 80073d0:	f023 0303 	bic.w	r3, r3, #3
 80073d4:	3211      	adds	r2, #17
 80073d6:	42a2      	cmp	r2, r4
 80073d8:	bf88      	it	hi
 80073da:	2300      	movhi	r3, #0
 80073dc:	4418      	add	r0, r3
 80073de:	2300      	movs	r3, #0
 80073e0:	4288      	cmp	r0, r1
 80073e2:	d305      	bcc.n	80073f0 <__copybits+0x40>
 80073e4:	bd70      	pop	{r4, r5, r6, pc}
 80073e6:	f853 6b04 	ldr.w	r6, [r3], #4
 80073ea:	f845 6f04 	str.w	r6, [r5, #4]!
 80073ee:	e7eb      	b.n	80073c8 <__copybits+0x18>
 80073f0:	f840 3b04 	str.w	r3, [r0], #4
 80073f4:	e7f4      	b.n	80073e0 <__copybits+0x30>

080073f6 <__any_on>:
 80073f6:	f100 0214 	add.w	r2, r0, #20
 80073fa:	6900      	ldr	r0, [r0, #16]
 80073fc:	114b      	asrs	r3, r1, #5
 80073fe:	4298      	cmp	r0, r3
 8007400:	b510      	push	{r4, lr}
 8007402:	db11      	blt.n	8007428 <__any_on+0x32>
 8007404:	dd0a      	ble.n	800741c <__any_on+0x26>
 8007406:	f011 011f 	ands.w	r1, r1, #31
 800740a:	d007      	beq.n	800741c <__any_on+0x26>
 800740c:	f852 4023 	ldr.w	r4, [r2, r3, lsl #2]
 8007410:	fa24 f001 	lsr.w	r0, r4, r1
 8007414:	fa00 f101 	lsl.w	r1, r0, r1
 8007418:	428c      	cmp	r4, r1
 800741a:	d10b      	bne.n	8007434 <__any_on+0x3e>
 800741c:	eb02 0383 	add.w	r3, r2, r3, lsl #2
 8007420:	4293      	cmp	r3, r2
 8007422:	d803      	bhi.n	800742c <__any_on+0x36>
 8007424:	2000      	movs	r0, #0
 8007426:	bd10      	pop	{r4, pc}
 8007428:	4603      	mov	r3, r0
 800742a:	e7f7      	b.n	800741c <__any_on+0x26>
 800742c:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 8007430:	2900      	cmp	r1, #0
 8007432:	d0f5      	beq.n	8007420 <__any_on+0x2a>
 8007434:	2001      	movs	r0, #1
 8007436:	e7f6      	b.n	8007426 <__any_on+0x30>

08007438 <__ascii_wctomb>:
 8007438:	4603      	mov	r3, r0
 800743a:	4608      	mov	r0, r1
 800743c:	b141      	cbz	r1, 8007450 <__ascii_wctomb+0x18>
 800743e:	2aff      	cmp	r2, #255	@ 0xff
 8007440:	d904      	bls.n	800744c <__ascii_wctomb+0x14>
 8007442:	228a      	movs	r2, #138	@ 0x8a
 8007444:	f04f 30ff 	mov.w	r0, #4294967295
 8007448:	601a      	str	r2, [r3, #0]
 800744a:	4770      	bx	lr
 800744c:	2001      	movs	r0, #1
 800744e:	700a      	strb	r2, [r1, #0]
 8007450:	4770      	bx	lr

08007452 <__ssputs_r>:
 8007452:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8007456:	461f      	mov	r7, r3
 8007458:	688e      	ldr	r6, [r1, #8]
 800745a:	4682      	mov	sl, r0
 800745c:	42be      	cmp	r6, r7
 800745e:	460c      	mov	r4, r1
 8007460:	4690      	mov	r8, r2
 8007462:	680b      	ldr	r3, [r1, #0]
 8007464:	d82d      	bhi.n	80074c2 <__ssputs_r+0x70>
 8007466:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 800746a:	f412 6f90 	tst.w	r2, #1152	@ 0x480
 800746e:	d026      	beq.n	80074be <__ssputs_r+0x6c>
 8007470:	6965      	ldr	r5, [r4, #20]
 8007472:	6909      	ldr	r1, [r1, #16]
 8007474:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 8007478:	eba3 0901 	sub.w	r9, r3, r1
 800747c:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 8007480:	1c7b      	adds	r3, r7, #1
 8007482:	444b      	add	r3, r9
 8007484:	106d      	asrs	r5, r5, #1
 8007486:	429d      	cmp	r5, r3
 8007488:	bf38      	it	cc
 800748a:	461d      	movcc	r5, r3
 800748c:	0553      	lsls	r3, r2, #21
 800748e:	d527      	bpl.n	80074e0 <__ssputs_r+0x8e>
 8007490:	4629      	mov	r1, r5
 8007492:	f7ff fa8d 	bl	80069b0 <_malloc_r>
 8007496:	4606      	mov	r6, r0
 8007498:	b360      	cbz	r0, 80074f4 <__ssputs_r+0xa2>
 800749a:	464a      	mov	r2, r9
 800749c:	6921      	ldr	r1, [r4, #16]
 800749e:	f7fe feca 	bl	8006236 <memcpy>
 80074a2:	89a3      	ldrh	r3, [r4, #12]
 80074a4:	f423 6390 	bic.w	r3, r3, #1152	@ 0x480
 80074a8:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80074ac:	81a3      	strh	r3, [r4, #12]
 80074ae:	6126      	str	r6, [r4, #16]
 80074b0:	444e      	add	r6, r9
 80074b2:	6026      	str	r6, [r4, #0]
 80074b4:	463e      	mov	r6, r7
 80074b6:	6165      	str	r5, [r4, #20]
 80074b8:	eba5 0509 	sub.w	r5, r5, r9
 80074bc:	60a5      	str	r5, [r4, #8]
 80074be:	42be      	cmp	r6, r7
 80074c0:	d900      	bls.n	80074c4 <__ssputs_r+0x72>
 80074c2:	463e      	mov	r6, r7
 80074c4:	4632      	mov	r2, r6
 80074c6:	4641      	mov	r1, r8
 80074c8:	6820      	ldr	r0, [r4, #0]
 80074ca:	f000 fb53 	bl	8007b74 <memmove>
 80074ce:	2000      	movs	r0, #0
 80074d0:	68a3      	ldr	r3, [r4, #8]
 80074d2:	1b9b      	subs	r3, r3, r6
 80074d4:	60a3      	str	r3, [r4, #8]
 80074d6:	6823      	ldr	r3, [r4, #0]
 80074d8:	4433      	add	r3, r6
 80074da:	6023      	str	r3, [r4, #0]
 80074dc:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80074e0:	462a      	mov	r2, r5
 80074e2:	f000 fbb9 	bl	8007c58 <_realloc_r>
 80074e6:	4606      	mov	r6, r0
 80074e8:	2800      	cmp	r0, #0
 80074ea:	d1e0      	bne.n	80074ae <__ssputs_r+0x5c>
 80074ec:	4650      	mov	r0, sl
 80074ee:	6921      	ldr	r1, [r4, #16]
 80074f0:	f7fe feba 	bl	8006268 <_free_r>
 80074f4:	230c      	movs	r3, #12
 80074f6:	f8ca 3000 	str.w	r3, [sl]
 80074fa:	89a3      	ldrh	r3, [r4, #12]
 80074fc:	f04f 30ff 	mov.w	r0, #4294967295
 8007500:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8007504:	81a3      	strh	r3, [r4, #12]
 8007506:	e7e9      	b.n	80074dc <__ssputs_r+0x8a>

08007508 <_svfiprintf_r>:
 8007508:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800750c:	4698      	mov	r8, r3
 800750e:	898b      	ldrh	r3, [r1, #12]
 8007510:	4607      	mov	r7, r0
 8007512:	061b      	lsls	r3, r3, #24
 8007514:	460d      	mov	r5, r1
 8007516:	4614      	mov	r4, r2
 8007518:	b09d      	sub	sp, #116	@ 0x74
 800751a:	d510      	bpl.n	800753e <_svfiprintf_r+0x36>
 800751c:	690b      	ldr	r3, [r1, #16]
 800751e:	b973      	cbnz	r3, 800753e <_svfiprintf_r+0x36>
 8007520:	2140      	movs	r1, #64	@ 0x40
 8007522:	f7ff fa45 	bl	80069b0 <_malloc_r>
 8007526:	6028      	str	r0, [r5, #0]
 8007528:	6128      	str	r0, [r5, #16]
 800752a:	b930      	cbnz	r0, 800753a <_svfiprintf_r+0x32>
 800752c:	230c      	movs	r3, #12
 800752e:	603b      	str	r3, [r7, #0]
 8007530:	f04f 30ff 	mov.w	r0, #4294967295
 8007534:	b01d      	add	sp, #116	@ 0x74
 8007536:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800753a:	2340      	movs	r3, #64	@ 0x40
 800753c:	616b      	str	r3, [r5, #20]
 800753e:	2300      	movs	r3, #0
 8007540:	9309      	str	r3, [sp, #36]	@ 0x24
 8007542:	2320      	movs	r3, #32
 8007544:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 8007548:	2330      	movs	r3, #48	@ 0x30
 800754a:	f04f 0901 	mov.w	r9, #1
 800754e:	f8cd 800c 	str.w	r8, [sp, #12]
 8007552:	f8df 8198 	ldr.w	r8, [pc, #408]	@ 80076ec <_svfiprintf_r+0x1e4>
 8007556:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 800755a:	4623      	mov	r3, r4
 800755c:	469a      	mov	sl, r3
 800755e:	f813 2b01 	ldrb.w	r2, [r3], #1
 8007562:	b10a      	cbz	r2, 8007568 <_svfiprintf_r+0x60>
 8007564:	2a25      	cmp	r2, #37	@ 0x25
 8007566:	d1f9      	bne.n	800755c <_svfiprintf_r+0x54>
 8007568:	ebba 0b04 	subs.w	fp, sl, r4
 800756c:	d00b      	beq.n	8007586 <_svfiprintf_r+0x7e>
 800756e:	465b      	mov	r3, fp
 8007570:	4622      	mov	r2, r4
 8007572:	4629      	mov	r1, r5
 8007574:	4638      	mov	r0, r7
 8007576:	f7ff ff6c 	bl	8007452 <__ssputs_r>
 800757a:	3001      	adds	r0, #1
 800757c:	f000 80a7 	beq.w	80076ce <_svfiprintf_r+0x1c6>
 8007580:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8007582:	445a      	add	r2, fp
 8007584:	9209      	str	r2, [sp, #36]	@ 0x24
 8007586:	f89a 3000 	ldrb.w	r3, [sl]
 800758a:	2b00      	cmp	r3, #0
 800758c:	f000 809f 	beq.w	80076ce <_svfiprintf_r+0x1c6>
 8007590:	2300      	movs	r3, #0
 8007592:	f04f 32ff 	mov.w	r2, #4294967295
 8007596:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800759a:	f10a 0a01 	add.w	sl, sl, #1
 800759e:	9304      	str	r3, [sp, #16]
 80075a0:	9307      	str	r3, [sp, #28]
 80075a2:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 80075a6:	931a      	str	r3, [sp, #104]	@ 0x68
 80075a8:	4654      	mov	r4, sl
 80075aa:	2205      	movs	r2, #5
 80075ac:	f814 1b01 	ldrb.w	r1, [r4], #1
 80075b0:	484e      	ldr	r0, [pc, #312]	@ (80076ec <_svfiprintf_r+0x1e4>)
 80075b2:	f000 fb09 	bl	8007bc8 <memchr>
 80075b6:	9a04      	ldr	r2, [sp, #16]
 80075b8:	b9d8      	cbnz	r0, 80075f2 <_svfiprintf_r+0xea>
 80075ba:	06d0      	lsls	r0, r2, #27
 80075bc:	bf44      	itt	mi
 80075be:	2320      	movmi	r3, #32
 80075c0:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 80075c4:	0711      	lsls	r1, r2, #28
 80075c6:	bf44      	itt	mi
 80075c8:	232b      	movmi	r3, #43	@ 0x2b
 80075ca:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 80075ce:	f89a 3000 	ldrb.w	r3, [sl]
 80075d2:	2b2a      	cmp	r3, #42	@ 0x2a
 80075d4:	d015      	beq.n	8007602 <_svfiprintf_r+0xfa>
 80075d6:	4654      	mov	r4, sl
 80075d8:	2000      	movs	r0, #0
 80075da:	f04f 0c0a 	mov.w	ip, #10
 80075de:	9a07      	ldr	r2, [sp, #28]
 80075e0:	4621      	mov	r1, r4
 80075e2:	f811 3b01 	ldrb.w	r3, [r1], #1
 80075e6:	3b30      	subs	r3, #48	@ 0x30
 80075e8:	2b09      	cmp	r3, #9
 80075ea:	d94b      	bls.n	8007684 <_svfiprintf_r+0x17c>
 80075ec:	b1b0      	cbz	r0, 800761c <_svfiprintf_r+0x114>
 80075ee:	9207      	str	r2, [sp, #28]
 80075f0:	e014      	b.n	800761c <_svfiprintf_r+0x114>
 80075f2:	eba0 0308 	sub.w	r3, r0, r8
 80075f6:	fa09 f303 	lsl.w	r3, r9, r3
 80075fa:	4313      	orrs	r3, r2
 80075fc:	46a2      	mov	sl, r4
 80075fe:	9304      	str	r3, [sp, #16]
 8007600:	e7d2      	b.n	80075a8 <_svfiprintf_r+0xa0>
 8007602:	9b03      	ldr	r3, [sp, #12]
 8007604:	1d19      	adds	r1, r3, #4
 8007606:	681b      	ldr	r3, [r3, #0]
 8007608:	9103      	str	r1, [sp, #12]
 800760a:	2b00      	cmp	r3, #0
 800760c:	bfbb      	ittet	lt
 800760e:	425b      	neglt	r3, r3
 8007610:	f042 0202 	orrlt.w	r2, r2, #2
 8007614:	9307      	strge	r3, [sp, #28]
 8007616:	9307      	strlt	r3, [sp, #28]
 8007618:	bfb8      	it	lt
 800761a:	9204      	strlt	r2, [sp, #16]
 800761c:	7823      	ldrb	r3, [r4, #0]
 800761e:	2b2e      	cmp	r3, #46	@ 0x2e
 8007620:	d10a      	bne.n	8007638 <_svfiprintf_r+0x130>
 8007622:	7863      	ldrb	r3, [r4, #1]
 8007624:	2b2a      	cmp	r3, #42	@ 0x2a
 8007626:	d132      	bne.n	800768e <_svfiprintf_r+0x186>
 8007628:	9b03      	ldr	r3, [sp, #12]
 800762a:	3402      	adds	r4, #2
 800762c:	1d1a      	adds	r2, r3, #4
 800762e:	681b      	ldr	r3, [r3, #0]
 8007630:	9203      	str	r2, [sp, #12]
 8007632:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 8007636:	9305      	str	r3, [sp, #20]
 8007638:	f8df a0b4 	ldr.w	sl, [pc, #180]	@ 80076f0 <_svfiprintf_r+0x1e8>
 800763c:	2203      	movs	r2, #3
 800763e:	4650      	mov	r0, sl
 8007640:	7821      	ldrb	r1, [r4, #0]
 8007642:	f000 fac1 	bl	8007bc8 <memchr>
 8007646:	b138      	cbz	r0, 8007658 <_svfiprintf_r+0x150>
 8007648:	2240      	movs	r2, #64	@ 0x40
 800764a:	9b04      	ldr	r3, [sp, #16]
 800764c:	eba0 000a 	sub.w	r0, r0, sl
 8007650:	4082      	lsls	r2, r0
 8007652:	4313      	orrs	r3, r2
 8007654:	3401      	adds	r4, #1
 8007656:	9304      	str	r3, [sp, #16]
 8007658:	f814 1b01 	ldrb.w	r1, [r4], #1
 800765c:	2206      	movs	r2, #6
 800765e:	4825      	ldr	r0, [pc, #148]	@ (80076f4 <_svfiprintf_r+0x1ec>)
 8007660:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 8007664:	f000 fab0 	bl	8007bc8 <memchr>
 8007668:	2800      	cmp	r0, #0
 800766a:	d036      	beq.n	80076da <_svfiprintf_r+0x1d2>
 800766c:	4b22      	ldr	r3, [pc, #136]	@ (80076f8 <_svfiprintf_r+0x1f0>)
 800766e:	bb1b      	cbnz	r3, 80076b8 <_svfiprintf_r+0x1b0>
 8007670:	9b03      	ldr	r3, [sp, #12]
 8007672:	3307      	adds	r3, #7
 8007674:	f023 0307 	bic.w	r3, r3, #7
 8007678:	3308      	adds	r3, #8
 800767a:	9303      	str	r3, [sp, #12]
 800767c:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800767e:	4433      	add	r3, r6
 8007680:	9309      	str	r3, [sp, #36]	@ 0x24
 8007682:	e76a      	b.n	800755a <_svfiprintf_r+0x52>
 8007684:	460c      	mov	r4, r1
 8007686:	2001      	movs	r0, #1
 8007688:	fb0c 3202 	mla	r2, ip, r2, r3
 800768c:	e7a8      	b.n	80075e0 <_svfiprintf_r+0xd8>
 800768e:	2300      	movs	r3, #0
 8007690:	f04f 0c0a 	mov.w	ip, #10
 8007694:	4619      	mov	r1, r3
 8007696:	3401      	adds	r4, #1
 8007698:	9305      	str	r3, [sp, #20]
 800769a:	4620      	mov	r0, r4
 800769c:	f810 2b01 	ldrb.w	r2, [r0], #1
 80076a0:	3a30      	subs	r2, #48	@ 0x30
 80076a2:	2a09      	cmp	r2, #9
 80076a4:	d903      	bls.n	80076ae <_svfiprintf_r+0x1a6>
 80076a6:	2b00      	cmp	r3, #0
 80076a8:	d0c6      	beq.n	8007638 <_svfiprintf_r+0x130>
 80076aa:	9105      	str	r1, [sp, #20]
 80076ac:	e7c4      	b.n	8007638 <_svfiprintf_r+0x130>
 80076ae:	4604      	mov	r4, r0
 80076b0:	2301      	movs	r3, #1
 80076b2:	fb0c 2101 	mla	r1, ip, r1, r2
 80076b6:	e7f0      	b.n	800769a <_svfiprintf_r+0x192>
 80076b8:	ab03      	add	r3, sp, #12
 80076ba:	9300      	str	r3, [sp, #0]
 80076bc:	462a      	mov	r2, r5
 80076be:	4638      	mov	r0, r7
 80076c0:	4b0e      	ldr	r3, [pc, #56]	@ (80076fc <_svfiprintf_r+0x1f4>)
 80076c2:	a904      	add	r1, sp, #16
 80076c4:	f3af 8000 	nop.w
 80076c8:	1c42      	adds	r2, r0, #1
 80076ca:	4606      	mov	r6, r0
 80076cc:	d1d6      	bne.n	800767c <_svfiprintf_r+0x174>
 80076ce:	89ab      	ldrh	r3, [r5, #12]
 80076d0:	065b      	lsls	r3, r3, #25
 80076d2:	f53f af2d 	bmi.w	8007530 <_svfiprintf_r+0x28>
 80076d6:	9809      	ldr	r0, [sp, #36]	@ 0x24
 80076d8:	e72c      	b.n	8007534 <_svfiprintf_r+0x2c>
 80076da:	ab03      	add	r3, sp, #12
 80076dc:	9300      	str	r3, [sp, #0]
 80076de:	462a      	mov	r2, r5
 80076e0:	4638      	mov	r0, r7
 80076e2:	4b06      	ldr	r3, [pc, #24]	@ (80076fc <_svfiprintf_r+0x1f4>)
 80076e4:	a904      	add	r1, sp, #16
 80076e6:	f000 f87d 	bl	80077e4 <_printf_i>
 80076ea:	e7ed      	b.n	80076c8 <_svfiprintf_r+0x1c0>
 80076ec:	080087b8 	.word	0x080087b8
 80076f0:	080087be 	.word	0x080087be
 80076f4:	080087c2 	.word	0x080087c2
 80076f8:	00000000 	.word	0x00000000
 80076fc:	08007453 	.word	0x08007453

08007700 <_printf_common>:
 8007700:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8007704:	4616      	mov	r6, r2
 8007706:	4698      	mov	r8, r3
 8007708:	688a      	ldr	r2, [r1, #8]
 800770a:	690b      	ldr	r3, [r1, #16]
 800770c:	4607      	mov	r7, r0
 800770e:	4293      	cmp	r3, r2
 8007710:	bfb8      	it	lt
 8007712:	4613      	movlt	r3, r2
 8007714:	6033      	str	r3, [r6, #0]
 8007716:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 800771a:	460c      	mov	r4, r1
 800771c:	f8dd 9020 	ldr.w	r9, [sp, #32]
 8007720:	b10a      	cbz	r2, 8007726 <_printf_common+0x26>
 8007722:	3301      	adds	r3, #1
 8007724:	6033      	str	r3, [r6, #0]
 8007726:	6823      	ldr	r3, [r4, #0]
 8007728:	0699      	lsls	r1, r3, #26
 800772a:	bf42      	ittt	mi
 800772c:	6833      	ldrmi	r3, [r6, #0]
 800772e:	3302      	addmi	r3, #2
 8007730:	6033      	strmi	r3, [r6, #0]
 8007732:	6825      	ldr	r5, [r4, #0]
 8007734:	f015 0506 	ands.w	r5, r5, #6
 8007738:	d106      	bne.n	8007748 <_printf_common+0x48>
 800773a:	f104 0a19 	add.w	sl, r4, #25
 800773e:	68e3      	ldr	r3, [r4, #12]
 8007740:	6832      	ldr	r2, [r6, #0]
 8007742:	1a9b      	subs	r3, r3, r2
 8007744:	42ab      	cmp	r3, r5
 8007746:	dc2b      	bgt.n	80077a0 <_printf_common+0xa0>
 8007748:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 800774c:	6822      	ldr	r2, [r4, #0]
 800774e:	3b00      	subs	r3, #0
 8007750:	bf18      	it	ne
 8007752:	2301      	movne	r3, #1
 8007754:	0692      	lsls	r2, r2, #26
 8007756:	d430      	bmi.n	80077ba <_printf_common+0xba>
 8007758:	4641      	mov	r1, r8
 800775a:	4638      	mov	r0, r7
 800775c:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 8007760:	47c8      	blx	r9
 8007762:	3001      	adds	r0, #1
 8007764:	d023      	beq.n	80077ae <_printf_common+0xae>
 8007766:	6823      	ldr	r3, [r4, #0]
 8007768:	6922      	ldr	r2, [r4, #16]
 800776a:	f003 0306 	and.w	r3, r3, #6
 800776e:	2b04      	cmp	r3, #4
 8007770:	bf14      	ite	ne
 8007772:	2500      	movne	r5, #0
 8007774:	6833      	ldreq	r3, [r6, #0]
 8007776:	f04f 0600 	mov.w	r6, #0
 800777a:	bf08      	it	eq
 800777c:	68e5      	ldreq	r5, [r4, #12]
 800777e:	f104 041a 	add.w	r4, r4, #26
 8007782:	bf08      	it	eq
 8007784:	1aed      	subeq	r5, r5, r3
 8007786:	f854 3c12 	ldr.w	r3, [r4, #-18]
 800778a:	bf08      	it	eq
 800778c:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8007790:	4293      	cmp	r3, r2
 8007792:	bfc4      	itt	gt
 8007794:	1a9b      	subgt	r3, r3, r2
 8007796:	18ed      	addgt	r5, r5, r3
 8007798:	42b5      	cmp	r5, r6
 800779a:	d11a      	bne.n	80077d2 <_printf_common+0xd2>
 800779c:	2000      	movs	r0, #0
 800779e:	e008      	b.n	80077b2 <_printf_common+0xb2>
 80077a0:	2301      	movs	r3, #1
 80077a2:	4652      	mov	r2, sl
 80077a4:	4641      	mov	r1, r8
 80077a6:	4638      	mov	r0, r7
 80077a8:	47c8      	blx	r9
 80077aa:	3001      	adds	r0, #1
 80077ac:	d103      	bne.n	80077b6 <_printf_common+0xb6>
 80077ae:	f04f 30ff 	mov.w	r0, #4294967295
 80077b2:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80077b6:	3501      	adds	r5, #1
 80077b8:	e7c1      	b.n	800773e <_printf_common+0x3e>
 80077ba:	2030      	movs	r0, #48	@ 0x30
 80077bc:	18e1      	adds	r1, r4, r3
 80077be:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 80077c2:	1c5a      	adds	r2, r3, #1
 80077c4:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 80077c8:	4422      	add	r2, r4
 80077ca:	3302      	adds	r3, #2
 80077cc:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 80077d0:	e7c2      	b.n	8007758 <_printf_common+0x58>
 80077d2:	2301      	movs	r3, #1
 80077d4:	4622      	mov	r2, r4
 80077d6:	4641      	mov	r1, r8
 80077d8:	4638      	mov	r0, r7
 80077da:	47c8      	blx	r9
 80077dc:	3001      	adds	r0, #1
 80077de:	d0e6      	beq.n	80077ae <_printf_common+0xae>
 80077e0:	3601      	adds	r6, #1
 80077e2:	e7d9      	b.n	8007798 <_printf_common+0x98>

080077e4 <_printf_i>:
 80077e4:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 80077e8:	7e0f      	ldrb	r7, [r1, #24]
 80077ea:	4691      	mov	r9, r2
 80077ec:	2f78      	cmp	r7, #120	@ 0x78
 80077ee:	4680      	mov	r8, r0
 80077f0:	460c      	mov	r4, r1
 80077f2:	469a      	mov	sl, r3
 80077f4:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 80077f6:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 80077fa:	d807      	bhi.n	800780c <_printf_i+0x28>
 80077fc:	2f62      	cmp	r7, #98	@ 0x62
 80077fe:	d80a      	bhi.n	8007816 <_printf_i+0x32>
 8007800:	2f00      	cmp	r7, #0
 8007802:	f000 80d3 	beq.w	80079ac <_printf_i+0x1c8>
 8007806:	2f58      	cmp	r7, #88	@ 0x58
 8007808:	f000 80ba 	beq.w	8007980 <_printf_i+0x19c>
 800780c:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8007810:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 8007814:	e03a      	b.n	800788c <_printf_i+0xa8>
 8007816:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 800781a:	2b15      	cmp	r3, #21
 800781c:	d8f6      	bhi.n	800780c <_printf_i+0x28>
 800781e:	a101      	add	r1, pc, #4	@ (adr r1, 8007824 <_printf_i+0x40>)
 8007820:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 8007824:	0800787d 	.word	0x0800787d
 8007828:	08007891 	.word	0x08007891
 800782c:	0800780d 	.word	0x0800780d
 8007830:	0800780d 	.word	0x0800780d
 8007834:	0800780d 	.word	0x0800780d
 8007838:	0800780d 	.word	0x0800780d
 800783c:	08007891 	.word	0x08007891
 8007840:	0800780d 	.word	0x0800780d
 8007844:	0800780d 	.word	0x0800780d
 8007848:	0800780d 	.word	0x0800780d
 800784c:	0800780d 	.word	0x0800780d
 8007850:	08007993 	.word	0x08007993
 8007854:	080078bb 	.word	0x080078bb
 8007858:	0800794d 	.word	0x0800794d
 800785c:	0800780d 	.word	0x0800780d
 8007860:	0800780d 	.word	0x0800780d
 8007864:	080079b5 	.word	0x080079b5
 8007868:	0800780d 	.word	0x0800780d
 800786c:	080078bb 	.word	0x080078bb
 8007870:	0800780d 	.word	0x0800780d
 8007874:	0800780d 	.word	0x0800780d
 8007878:	08007955 	.word	0x08007955
 800787c:	6833      	ldr	r3, [r6, #0]
 800787e:	1d1a      	adds	r2, r3, #4
 8007880:	681b      	ldr	r3, [r3, #0]
 8007882:	6032      	str	r2, [r6, #0]
 8007884:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8007888:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 800788c:	2301      	movs	r3, #1
 800788e:	e09e      	b.n	80079ce <_printf_i+0x1ea>
 8007890:	6833      	ldr	r3, [r6, #0]
 8007892:	6820      	ldr	r0, [r4, #0]
 8007894:	1d19      	adds	r1, r3, #4
 8007896:	6031      	str	r1, [r6, #0]
 8007898:	0606      	lsls	r6, r0, #24
 800789a:	d501      	bpl.n	80078a0 <_printf_i+0xbc>
 800789c:	681d      	ldr	r5, [r3, #0]
 800789e:	e003      	b.n	80078a8 <_printf_i+0xc4>
 80078a0:	0645      	lsls	r5, r0, #25
 80078a2:	d5fb      	bpl.n	800789c <_printf_i+0xb8>
 80078a4:	f9b3 5000 	ldrsh.w	r5, [r3]
 80078a8:	2d00      	cmp	r5, #0
 80078aa:	da03      	bge.n	80078b4 <_printf_i+0xd0>
 80078ac:	232d      	movs	r3, #45	@ 0x2d
 80078ae:	426d      	negs	r5, r5
 80078b0:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 80078b4:	230a      	movs	r3, #10
 80078b6:	4859      	ldr	r0, [pc, #356]	@ (8007a1c <_printf_i+0x238>)
 80078b8:	e011      	b.n	80078de <_printf_i+0xfa>
 80078ba:	6821      	ldr	r1, [r4, #0]
 80078bc:	6833      	ldr	r3, [r6, #0]
 80078be:	0608      	lsls	r0, r1, #24
 80078c0:	f853 5b04 	ldr.w	r5, [r3], #4
 80078c4:	d402      	bmi.n	80078cc <_printf_i+0xe8>
 80078c6:	0649      	lsls	r1, r1, #25
 80078c8:	bf48      	it	mi
 80078ca:	b2ad      	uxthmi	r5, r5
 80078cc:	2f6f      	cmp	r7, #111	@ 0x6f
 80078ce:	6033      	str	r3, [r6, #0]
 80078d0:	bf14      	ite	ne
 80078d2:	230a      	movne	r3, #10
 80078d4:	2308      	moveq	r3, #8
 80078d6:	4851      	ldr	r0, [pc, #324]	@ (8007a1c <_printf_i+0x238>)
 80078d8:	2100      	movs	r1, #0
 80078da:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 80078de:	6866      	ldr	r6, [r4, #4]
 80078e0:	2e00      	cmp	r6, #0
 80078e2:	bfa8      	it	ge
 80078e4:	6821      	ldrge	r1, [r4, #0]
 80078e6:	60a6      	str	r6, [r4, #8]
 80078e8:	bfa4      	itt	ge
 80078ea:	f021 0104 	bicge.w	r1, r1, #4
 80078ee:	6021      	strge	r1, [r4, #0]
 80078f0:	b90d      	cbnz	r5, 80078f6 <_printf_i+0x112>
 80078f2:	2e00      	cmp	r6, #0
 80078f4:	d04b      	beq.n	800798e <_printf_i+0x1aa>
 80078f6:	4616      	mov	r6, r2
 80078f8:	fbb5 f1f3 	udiv	r1, r5, r3
 80078fc:	fb03 5711 	mls	r7, r3, r1, r5
 8007900:	5dc7      	ldrb	r7, [r0, r7]
 8007902:	f806 7d01 	strb.w	r7, [r6, #-1]!
 8007906:	462f      	mov	r7, r5
 8007908:	42bb      	cmp	r3, r7
 800790a:	460d      	mov	r5, r1
 800790c:	d9f4      	bls.n	80078f8 <_printf_i+0x114>
 800790e:	2b08      	cmp	r3, #8
 8007910:	d10b      	bne.n	800792a <_printf_i+0x146>
 8007912:	6823      	ldr	r3, [r4, #0]
 8007914:	07df      	lsls	r7, r3, #31
 8007916:	d508      	bpl.n	800792a <_printf_i+0x146>
 8007918:	6923      	ldr	r3, [r4, #16]
 800791a:	6861      	ldr	r1, [r4, #4]
 800791c:	4299      	cmp	r1, r3
 800791e:	bfde      	ittt	le
 8007920:	2330      	movle	r3, #48	@ 0x30
 8007922:	f806 3c01 	strble.w	r3, [r6, #-1]
 8007926:	f106 36ff 	addle.w	r6, r6, #4294967295
 800792a:	1b92      	subs	r2, r2, r6
 800792c:	6122      	str	r2, [r4, #16]
 800792e:	464b      	mov	r3, r9
 8007930:	4621      	mov	r1, r4
 8007932:	4640      	mov	r0, r8
 8007934:	f8cd a000 	str.w	sl, [sp]
 8007938:	aa03      	add	r2, sp, #12
 800793a:	f7ff fee1 	bl	8007700 <_printf_common>
 800793e:	3001      	adds	r0, #1
 8007940:	d14a      	bne.n	80079d8 <_printf_i+0x1f4>
 8007942:	f04f 30ff 	mov.w	r0, #4294967295
 8007946:	b004      	add	sp, #16
 8007948:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800794c:	6823      	ldr	r3, [r4, #0]
 800794e:	f043 0320 	orr.w	r3, r3, #32
 8007952:	6023      	str	r3, [r4, #0]
 8007954:	2778      	movs	r7, #120	@ 0x78
 8007956:	4832      	ldr	r0, [pc, #200]	@ (8007a20 <_printf_i+0x23c>)
 8007958:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 800795c:	6823      	ldr	r3, [r4, #0]
 800795e:	6831      	ldr	r1, [r6, #0]
 8007960:	061f      	lsls	r7, r3, #24
 8007962:	f851 5b04 	ldr.w	r5, [r1], #4
 8007966:	d402      	bmi.n	800796e <_printf_i+0x18a>
 8007968:	065f      	lsls	r7, r3, #25
 800796a:	bf48      	it	mi
 800796c:	b2ad      	uxthmi	r5, r5
 800796e:	6031      	str	r1, [r6, #0]
 8007970:	07d9      	lsls	r1, r3, #31
 8007972:	bf44      	itt	mi
 8007974:	f043 0320 	orrmi.w	r3, r3, #32
 8007978:	6023      	strmi	r3, [r4, #0]
 800797a:	b11d      	cbz	r5, 8007984 <_printf_i+0x1a0>
 800797c:	2310      	movs	r3, #16
 800797e:	e7ab      	b.n	80078d8 <_printf_i+0xf4>
 8007980:	4826      	ldr	r0, [pc, #152]	@ (8007a1c <_printf_i+0x238>)
 8007982:	e7e9      	b.n	8007958 <_printf_i+0x174>
 8007984:	6823      	ldr	r3, [r4, #0]
 8007986:	f023 0320 	bic.w	r3, r3, #32
 800798a:	6023      	str	r3, [r4, #0]
 800798c:	e7f6      	b.n	800797c <_printf_i+0x198>
 800798e:	4616      	mov	r6, r2
 8007990:	e7bd      	b.n	800790e <_printf_i+0x12a>
 8007992:	6833      	ldr	r3, [r6, #0]
 8007994:	6825      	ldr	r5, [r4, #0]
 8007996:	1d18      	adds	r0, r3, #4
 8007998:	6961      	ldr	r1, [r4, #20]
 800799a:	6030      	str	r0, [r6, #0]
 800799c:	062e      	lsls	r6, r5, #24
 800799e:	681b      	ldr	r3, [r3, #0]
 80079a0:	d501      	bpl.n	80079a6 <_printf_i+0x1c2>
 80079a2:	6019      	str	r1, [r3, #0]
 80079a4:	e002      	b.n	80079ac <_printf_i+0x1c8>
 80079a6:	0668      	lsls	r0, r5, #25
 80079a8:	d5fb      	bpl.n	80079a2 <_printf_i+0x1be>
 80079aa:	8019      	strh	r1, [r3, #0]
 80079ac:	2300      	movs	r3, #0
 80079ae:	4616      	mov	r6, r2
 80079b0:	6123      	str	r3, [r4, #16]
 80079b2:	e7bc      	b.n	800792e <_printf_i+0x14a>
 80079b4:	6833      	ldr	r3, [r6, #0]
 80079b6:	2100      	movs	r1, #0
 80079b8:	1d1a      	adds	r2, r3, #4
 80079ba:	6032      	str	r2, [r6, #0]
 80079bc:	681e      	ldr	r6, [r3, #0]
 80079be:	6862      	ldr	r2, [r4, #4]
 80079c0:	4630      	mov	r0, r6
 80079c2:	f000 f901 	bl	8007bc8 <memchr>
 80079c6:	b108      	cbz	r0, 80079cc <_printf_i+0x1e8>
 80079c8:	1b80      	subs	r0, r0, r6
 80079ca:	6060      	str	r0, [r4, #4]
 80079cc:	6863      	ldr	r3, [r4, #4]
 80079ce:	6123      	str	r3, [r4, #16]
 80079d0:	2300      	movs	r3, #0
 80079d2:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 80079d6:	e7aa      	b.n	800792e <_printf_i+0x14a>
 80079d8:	4632      	mov	r2, r6
 80079da:	4649      	mov	r1, r9
 80079dc:	4640      	mov	r0, r8
 80079de:	6923      	ldr	r3, [r4, #16]
 80079e0:	47d0      	blx	sl
 80079e2:	3001      	adds	r0, #1
 80079e4:	d0ad      	beq.n	8007942 <_printf_i+0x15e>
 80079e6:	6823      	ldr	r3, [r4, #0]
 80079e8:	079b      	lsls	r3, r3, #30
 80079ea:	d413      	bmi.n	8007a14 <_printf_i+0x230>
 80079ec:	68e0      	ldr	r0, [r4, #12]
 80079ee:	9b03      	ldr	r3, [sp, #12]
 80079f0:	4298      	cmp	r0, r3
 80079f2:	bfb8      	it	lt
 80079f4:	4618      	movlt	r0, r3
 80079f6:	e7a6      	b.n	8007946 <_printf_i+0x162>
 80079f8:	2301      	movs	r3, #1
 80079fa:	4632      	mov	r2, r6
 80079fc:	4649      	mov	r1, r9
 80079fe:	4640      	mov	r0, r8
 8007a00:	47d0      	blx	sl
 8007a02:	3001      	adds	r0, #1
 8007a04:	d09d      	beq.n	8007942 <_printf_i+0x15e>
 8007a06:	3501      	adds	r5, #1
 8007a08:	68e3      	ldr	r3, [r4, #12]
 8007a0a:	9903      	ldr	r1, [sp, #12]
 8007a0c:	1a5b      	subs	r3, r3, r1
 8007a0e:	42ab      	cmp	r3, r5
 8007a10:	dcf2      	bgt.n	80079f8 <_printf_i+0x214>
 8007a12:	e7eb      	b.n	80079ec <_printf_i+0x208>
 8007a14:	2500      	movs	r5, #0
 8007a16:	f104 0619 	add.w	r6, r4, #25
 8007a1a:	e7f5      	b.n	8007a08 <_printf_i+0x224>
 8007a1c:	080087c9 	.word	0x080087c9
 8007a20:	080087da 	.word	0x080087da

08007a24 <__sflush_r>:
 8007a24:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 8007a28:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8007a2a:	0716      	lsls	r6, r2, #28
 8007a2c:	4605      	mov	r5, r0
 8007a2e:	460c      	mov	r4, r1
 8007a30:	d454      	bmi.n	8007adc <__sflush_r+0xb8>
 8007a32:	684b      	ldr	r3, [r1, #4]
 8007a34:	2b00      	cmp	r3, #0
 8007a36:	dc02      	bgt.n	8007a3e <__sflush_r+0x1a>
 8007a38:	6c0b      	ldr	r3, [r1, #64]	@ 0x40
 8007a3a:	2b00      	cmp	r3, #0
 8007a3c:	dd48      	ble.n	8007ad0 <__sflush_r+0xac>
 8007a3e:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 8007a40:	2e00      	cmp	r6, #0
 8007a42:	d045      	beq.n	8007ad0 <__sflush_r+0xac>
 8007a44:	2300      	movs	r3, #0
 8007a46:	f412 5280 	ands.w	r2, r2, #4096	@ 0x1000
 8007a4a:	682f      	ldr	r7, [r5, #0]
 8007a4c:	6a21      	ldr	r1, [r4, #32]
 8007a4e:	602b      	str	r3, [r5, #0]
 8007a50:	d030      	beq.n	8007ab4 <__sflush_r+0x90>
 8007a52:	6d62      	ldr	r2, [r4, #84]	@ 0x54
 8007a54:	89a3      	ldrh	r3, [r4, #12]
 8007a56:	0759      	lsls	r1, r3, #29
 8007a58:	d505      	bpl.n	8007a66 <__sflush_r+0x42>
 8007a5a:	6863      	ldr	r3, [r4, #4]
 8007a5c:	1ad2      	subs	r2, r2, r3
 8007a5e:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 8007a60:	b10b      	cbz	r3, 8007a66 <__sflush_r+0x42>
 8007a62:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 8007a64:	1ad2      	subs	r2, r2, r3
 8007a66:	2300      	movs	r3, #0
 8007a68:	4628      	mov	r0, r5
 8007a6a:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 8007a6c:	6a21      	ldr	r1, [r4, #32]
 8007a6e:	47b0      	blx	r6
 8007a70:	1c43      	adds	r3, r0, #1
 8007a72:	89a3      	ldrh	r3, [r4, #12]
 8007a74:	d106      	bne.n	8007a84 <__sflush_r+0x60>
 8007a76:	6829      	ldr	r1, [r5, #0]
 8007a78:	291d      	cmp	r1, #29
 8007a7a:	d82b      	bhi.n	8007ad4 <__sflush_r+0xb0>
 8007a7c:	4a28      	ldr	r2, [pc, #160]	@ (8007b20 <__sflush_r+0xfc>)
 8007a7e:	410a      	asrs	r2, r1
 8007a80:	07d6      	lsls	r6, r2, #31
 8007a82:	d427      	bmi.n	8007ad4 <__sflush_r+0xb0>
 8007a84:	2200      	movs	r2, #0
 8007a86:	6062      	str	r2, [r4, #4]
 8007a88:	6922      	ldr	r2, [r4, #16]
 8007a8a:	04d9      	lsls	r1, r3, #19
 8007a8c:	6022      	str	r2, [r4, #0]
 8007a8e:	d504      	bpl.n	8007a9a <__sflush_r+0x76>
 8007a90:	1c42      	adds	r2, r0, #1
 8007a92:	d101      	bne.n	8007a98 <__sflush_r+0x74>
 8007a94:	682b      	ldr	r3, [r5, #0]
 8007a96:	b903      	cbnz	r3, 8007a9a <__sflush_r+0x76>
 8007a98:	6560      	str	r0, [r4, #84]	@ 0x54
 8007a9a:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 8007a9c:	602f      	str	r7, [r5, #0]
 8007a9e:	b1b9      	cbz	r1, 8007ad0 <__sflush_r+0xac>
 8007aa0:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 8007aa4:	4299      	cmp	r1, r3
 8007aa6:	d002      	beq.n	8007aae <__sflush_r+0x8a>
 8007aa8:	4628      	mov	r0, r5
 8007aaa:	f7fe fbdd 	bl	8006268 <_free_r>
 8007aae:	2300      	movs	r3, #0
 8007ab0:	6363      	str	r3, [r4, #52]	@ 0x34
 8007ab2:	e00d      	b.n	8007ad0 <__sflush_r+0xac>
 8007ab4:	2301      	movs	r3, #1
 8007ab6:	4628      	mov	r0, r5
 8007ab8:	47b0      	blx	r6
 8007aba:	4602      	mov	r2, r0
 8007abc:	1c50      	adds	r0, r2, #1
 8007abe:	d1c9      	bne.n	8007a54 <__sflush_r+0x30>
 8007ac0:	682b      	ldr	r3, [r5, #0]
 8007ac2:	2b00      	cmp	r3, #0
 8007ac4:	d0c6      	beq.n	8007a54 <__sflush_r+0x30>
 8007ac6:	2b1d      	cmp	r3, #29
 8007ac8:	d001      	beq.n	8007ace <__sflush_r+0xaa>
 8007aca:	2b16      	cmp	r3, #22
 8007acc:	d11d      	bne.n	8007b0a <__sflush_r+0xe6>
 8007ace:	602f      	str	r7, [r5, #0]
 8007ad0:	2000      	movs	r0, #0
 8007ad2:	e021      	b.n	8007b18 <__sflush_r+0xf4>
 8007ad4:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8007ad8:	b21b      	sxth	r3, r3
 8007ada:	e01a      	b.n	8007b12 <__sflush_r+0xee>
 8007adc:	690f      	ldr	r7, [r1, #16]
 8007ade:	2f00      	cmp	r7, #0
 8007ae0:	d0f6      	beq.n	8007ad0 <__sflush_r+0xac>
 8007ae2:	0793      	lsls	r3, r2, #30
 8007ae4:	bf18      	it	ne
 8007ae6:	2300      	movne	r3, #0
 8007ae8:	680e      	ldr	r6, [r1, #0]
 8007aea:	bf08      	it	eq
 8007aec:	694b      	ldreq	r3, [r1, #20]
 8007aee:	1bf6      	subs	r6, r6, r7
 8007af0:	600f      	str	r7, [r1, #0]
 8007af2:	608b      	str	r3, [r1, #8]
 8007af4:	2e00      	cmp	r6, #0
 8007af6:	ddeb      	ble.n	8007ad0 <__sflush_r+0xac>
 8007af8:	4633      	mov	r3, r6
 8007afa:	463a      	mov	r2, r7
 8007afc:	4628      	mov	r0, r5
 8007afe:	6a21      	ldr	r1, [r4, #32]
 8007b00:	f8d4 c028 	ldr.w	ip, [r4, #40]	@ 0x28
 8007b04:	47e0      	blx	ip
 8007b06:	2800      	cmp	r0, #0
 8007b08:	dc07      	bgt.n	8007b1a <__sflush_r+0xf6>
 8007b0a:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8007b0e:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8007b12:	f04f 30ff 	mov.w	r0, #4294967295
 8007b16:	81a3      	strh	r3, [r4, #12]
 8007b18:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8007b1a:	4407      	add	r7, r0
 8007b1c:	1a36      	subs	r6, r6, r0
 8007b1e:	e7e9      	b.n	8007af4 <__sflush_r+0xd0>
 8007b20:	dfbffffe 	.word	0xdfbffffe

08007b24 <_fflush_r>:
 8007b24:	b538      	push	{r3, r4, r5, lr}
 8007b26:	690b      	ldr	r3, [r1, #16]
 8007b28:	4605      	mov	r5, r0
 8007b2a:	460c      	mov	r4, r1
 8007b2c:	b913      	cbnz	r3, 8007b34 <_fflush_r+0x10>
 8007b2e:	2500      	movs	r5, #0
 8007b30:	4628      	mov	r0, r5
 8007b32:	bd38      	pop	{r3, r4, r5, pc}
 8007b34:	b118      	cbz	r0, 8007b3e <_fflush_r+0x1a>
 8007b36:	6a03      	ldr	r3, [r0, #32]
 8007b38:	b90b      	cbnz	r3, 8007b3e <_fflush_r+0x1a>
 8007b3a:	f7fe fa09 	bl	8005f50 <__sinit>
 8007b3e:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8007b42:	2b00      	cmp	r3, #0
 8007b44:	d0f3      	beq.n	8007b2e <_fflush_r+0xa>
 8007b46:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 8007b48:	07d0      	lsls	r0, r2, #31
 8007b4a:	d404      	bmi.n	8007b56 <_fflush_r+0x32>
 8007b4c:	0599      	lsls	r1, r3, #22
 8007b4e:	d402      	bmi.n	8007b56 <_fflush_r+0x32>
 8007b50:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8007b52:	f7fe fb66 	bl	8006222 <__retarget_lock_acquire_recursive>
 8007b56:	4628      	mov	r0, r5
 8007b58:	4621      	mov	r1, r4
 8007b5a:	f7ff ff63 	bl	8007a24 <__sflush_r>
 8007b5e:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 8007b60:	4605      	mov	r5, r0
 8007b62:	07da      	lsls	r2, r3, #31
 8007b64:	d4e4      	bmi.n	8007b30 <_fflush_r+0xc>
 8007b66:	89a3      	ldrh	r3, [r4, #12]
 8007b68:	059b      	lsls	r3, r3, #22
 8007b6a:	d4e1      	bmi.n	8007b30 <_fflush_r+0xc>
 8007b6c:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8007b6e:	f7fe fb59 	bl	8006224 <__retarget_lock_release_recursive>
 8007b72:	e7dd      	b.n	8007b30 <_fflush_r+0xc>

08007b74 <memmove>:
 8007b74:	4288      	cmp	r0, r1
 8007b76:	b510      	push	{r4, lr}
 8007b78:	eb01 0402 	add.w	r4, r1, r2
 8007b7c:	d902      	bls.n	8007b84 <memmove+0x10>
 8007b7e:	4284      	cmp	r4, r0
 8007b80:	4623      	mov	r3, r4
 8007b82:	d807      	bhi.n	8007b94 <memmove+0x20>
 8007b84:	1e43      	subs	r3, r0, #1
 8007b86:	42a1      	cmp	r1, r4
 8007b88:	d008      	beq.n	8007b9c <memmove+0x28>
 8007b8a:	f811 2b01 	ldrb.w	r2, [r1], #1
 8007b8e:	f803 2f01 	strb.w	r2, [r3, #1]!
 8007b92:	e7f8      	b.n	8007b86 <memmove+0x12>
 8007b94:	4601      	mov	r1, r0
 8007b96:	4402      	add	r2, r0
 8007b98:	428a      	cmp	r2, r1
 8007b9a:	d100      	bne.n	8007b9e <memmove+0x2a>
 8007b9c:	bd10      	pop	{r4, pc}
 8007b9e:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 8007ba2:	f802 4d01 	strb.w	r4, [r2, #-1]!
 8007ba6:	e7f7      	b.n	8007b98 <memmove+0x24>

08007ba8 <_sbrk_r>:
 8007ba8:	b538      	push	{r3, r4, r5, lr}
 8007baa:	2300      	movs	r3, #0
 8007bac:	4d05      	ldr	r5, [pc, #20]	@ (8007bc4 <_sbrk_r+0x1c>)
 8007bae:	4604      	mov	r4, r0
 8007bb0:	4608      	mov	r0, r1
 8007bb2:	602b      	str	r3, [r5, #0]
 8007bb4:	f7f9 fa40 	bl	8001038 <_sbrk>
 8007bb8:	1c43      	adds	r3, r0, #1
 8007bba:	d102      	bne.n	8007bc2 <_sbrk_r+0x1a>
 8007bbc:	682b      	ldr	r3, [r5, #0]
 8007bbe:	b103      	cbz	r3, 8007bc2 <_sbrk_r+0x1a>
 8007bc0:	6023      	str	r3, [r4, #0]
 8007bc2:	bd38      	pop	{r3, r4, r5, pc}
 8007bc4:	20000b48 	.word	0x20000b48

08007bc8 <memchr>:
 8007bc8:	4603      	mov	r3, r0
 8007bca:	b510      	push	{r4, lr}
 8007bcc:	b2c9      	uxtb	r1, r1
 8007bce:	4402      	add	r2, r0
 8007bd0:	4293      	cmp	r3, r2
 8007bd2:	4618      	mov	r0, r3
 8007bd4:	d101      	bne.n	8007bda <memchr+0x12>
 8007bd6:	2000      	movs	r0, #0
 8007bd8:	e003      	b.n	8007be2 <memchr+0x1a>
 8007bda:	7804      	ldrb	r4, [r0, #0]
 8007bdc:	3301      	adds	r3, #1
 8007bde:	428c      	cmp	r4, r1
 8007be0:	d1f6      	bne.n	8007bd0 <memchr+0x8>
 8007be2:	bd10      	pop	{r4, pc}

08007be4 <__assert_func>:
 8007be4:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 8007be6:	4614      	mov	r4, r2
 8007be8:	461a      	mov	r2, r3
 8007bea:	4b09      	ldr	r3, [pc, #36]	@ (8007c10 <__assert_func+0x2c>)
 8007bec:	4605      	mov	r5, r0
 8007bee:	681b      	ldr	r3, [r3, #0]
 8007bf0:	68d8      	ldr	r0, [r3, #12]
 8007bf2:	b954      	cbnz	r4, 8007c0a <__assert_func+0x26>
 8007bf4:	4b07      	ldr	r3, [pc, #28]	@ (8007c14 <__assert_func+0x30>)
 8007bf6:	461c      	mov	r4, r3
 8007bf8:	e9cd 3401 	strd	r3, r4, [sp, #4]
 8007bfc:	9100      	str	r1, [sp, #0]
 8007bfe:	462b      	mov	r3, r5
 8007c00:	4905      	ldr	r1, [pc, #20]	@ (8007c18 <__assert_func+0x34>)
 8007c02:	f000 f857 	bl	8007cb4 <fiprintf>
 8007c06:	f000 f867 	bl	8007cd8 <abort>
 8007c0a:	4b04      	ldr	r3, [pc, #16]	@ (8007c1c <__assert_func+0x38>)
 8007c0c:	e7f4      	b.n	8007bf8 <__assert_func+0x14>
 8007c0e:	bf00      	nop
 8007c10:	20000188 	.word	0x20000188
 8007c14:	08008826 	.word	0x08008826
 8007c18:	080087f8 	.word	0x080087f8
 8007c1c:	080087eb 	.word	0x080087eb

08007c20 <_calloc_r>:
 8007c20:	b570      	push	{r4, r5, r6, lr}
 8007c22:	fba1 5402 	umull	r5, r4, r1, r2
 8007c26:	b93c      	cbnz	r4, 8007c38 <_calloc_r+0x18>
 8007c28:	4629      	mov	r1, r5
 8007c2a:	f7fe fec1 	bl	80069b0 <_malloc_r>
 8007c2e:	4606      	mov	r6, r0
 8007c30:	b928      	cbnz	r0, 8007c3e <_calloc_r+0x1e>
 8007c32:	2600      	movs	r6, #0
 8007c34:	4630      	mov	r0, r6
 8007c36:	bd70      	pop	{r4, r5, r6, pc}
 8007c38:	220c      	movs	r2, #12
 8007c3a:	6002      	str	r2, [r0, #0]
 8007c3c:	e7f9      	b.n	8007c32 <_calloc_r+0x12>
 8007c3e:	462a      	mov	r2, r5
 8007c40:	4621      	mov	r1, r4
 8007c42:	f7fe fa37 	bl	80060b4 <memset>
 8007c46:	e7f5      	b.n	8007c34 <_calloc_r+0x14>

08007c48 <malloc>:
 8007c48:	4b02      	ldr	r3, [pc, #8]	@ (8007c54 <malloc+0xc>)
 8007c4a:	4601      	mov	r1, r0
 8007c4c:	6818      	ldr	r0, [r3, #0]
 8007c4e:	f7fe beaf 	b.w	80069b0 <_malloc_r>
 8007c52:	bf00      	nop
 8007c54:	20000188 	.word	0x20000188

08007c58 <_realloc_r>:
 8007c58:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8007c5c:	4680      	mov	r8, r0
 8007c5e:	4615      	mov	r5, r2
 8007c60:	460c      	mov	r4, r1
 8007c62:	b921      	cbnz	r1, 8007c6e <_realloc_r+0x16>
 8007c64:	4611      	mov	r1, r2
 8007c66:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8007c6a:	f7fe bea1 	b.w	80069b0 <_malloc_r>
 8007c6e:	b92a      	cbnz	r2, 8007c7c <_realloc_r+0x24>
 8007c70:	f7fe fafa 	bl	8006268 <_free_r>
 8007c74:	2400      	movs	r4, #0
 8007c76:	4620      	mov	r0, r4
 8007c78:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8007c7c:	f000 f833 	bl	8007ce6 <_malloc_usable_size_r>
 8007c80:	4285      	cmp	r5, r0
 8007c82:	4606      	mov	r6, r0
 8007c84:	d802      	bhi.n	8007c8c <_realloc_r+0x34>
 8007c86:	ebb5 0f50 	cmp.w	r5, r0, lsr #1
 8007c8a:	d8f4      	bhi.n	8007c76 <_realloc_r+0x1e>
 8007c8c:	4629      	mov	r1, r5
 8007c8e:	4640      	mov	r0, r8
 8007c90:	f7fe fe8e 	bl	80069b0 <_malloc_r>
 8007c94:	4607      	mov	r7, r0
 8007c96:	2800      	cmp	r0, #0
 8007c98:	d0ec      	beq.n	8007c74 <_realloc_r+0x1c>
 8007c9a:	42b5      	cmp	r5, r6
 8007c9c:	462a      	mov	r2, r5
 8007c9e:	4621      	mov	r1, r4
 8007ca0:	bf28      	it	cs
 8007ca2:	4632      	movcs	r2, r6
 8007ca4:	f7fe fac7 	bl	8006236 <memcpy>
 8007ca8:	4621      	mov	r1, r4
 8007caa:	4640      	mov	r0, r8
 8007cac:	f7fe fadc 	bl	8006268 <_free_r>
 8007cb0:	463c      	mov	r4, r7
 8007cb2:	e7e0      	b.n	8007c76 <_realloc_r+0x1e>

08007cb4 <fiprintf>:
 8007cb4:	b40e      	push	{r1, r2, r3}
 8007cb6:	b503      	push	{r0, r1, lr}
 8007cb8:	4601      	mov	r1, r0
 8007cba:	ab03      	add	r3, sp, #12
 8007cbc:	4805      	ldr	r0, [pc, #20]	@ (8007cd4 <fiprintf+0x20>)
 8007cbe:	f853 2b04 	ldr.w	r2, [r3], #4
 8007cc2:	6800      	ldr	r0, [r0, #0]
 8007cc4:	9301      	str	r3, [sp, #4]
 8007cc6:	f000 f83d 	bl	8007d44 <_vfiprintf_r>
 8007cca:	b002      	add	sp, #8
 8007ccc:	f85d eb04 	ldr.w	lr, [sp], #4
 8007cd0:	b003      	add	sp, #12
 8007cd2:	4770      	bx	lr
 8007cd4:	20000188 	.word	0x20000188

08007cd8 <abort>:
 8007cd8:	2006      	movs	r0, #6
 8007cda:	b508      	push	{r3, lr}
 8007cdc:	f000 fa06 	bl	80080ec <raise>
 8007ce0:	2001      	movs	r0, #1
 8007ce2:	f7f9 f934 	bl	8000f4e <_exit>

08007ce6 <_malloc_usable_size_r>:
 8007ce6:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8007cea:	1f18      	subs	r0, r3, #4
 8007cec:	2b00      	cmp	r3, #0
 8007cee:	bfbc      	itt	lt
 8007cf0:	580b      	ldrlt	r3, [r1, r0]
 8007cf2:	18c0      	addlt	r0, r0, r3
 8007cf4:	4770      	bx	lr

08007cf6 <__sfputc_r>:
 8007cf6:	6893      	ldr	r3, [r2, #8]
 8007cf8:	b410      	push	{r4}
 8007cfa:	3b01      	subs	r3, #1
 8007cfc:	2b00      	cmp	r3, #0
 8007cfe:	6093      	str	r3, [r2, #8]
 8007d00:	da07      	bge.n	8007d12 <__sfputc_r+0x1c>
 8007d02:	6994      	ldr	r4, [r2, #24]
 8007d04:	42a3      	cmp	r3, r4
 8007d06:	db01      	blt.n	8007d0c <__sfputc_r+0x16>
 8007d08:	290a      	cmp	r1, #10
 8007d0a:	d102      	bne.n	8007d12 <__sfputc_r+0x1c>
 8007d0c:	bc10      	pop	{r4}
 8007d0e:	f000 b931 	b.w	8007f74 <__swbuf_r>
 8007d12:	6813      	ldr	r3, [r2, #0]
 8007d14:	1c58      	adds	r0, r3, #1
 8007d16:	6010      	str	r0, [r2, #0]
 8007d18:	7019      	strb	r1, [r3, #0]
 8007d1a:	4608      	mov	r0, r1
 8007d1c:	bc10      	pop	{r4}
 8007d1e:	4770      	bx	lr

08007d20 <__sfputs_r>:
 8007d20:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8007d22:	4606      	mov	r6, r0
 8007d24:	460f      	mov	r7, r1
 8007d26:	4614      	mov	r4, r2
 8007d28:	18d5      	adds	r5, r2, r3
 8007d2a:	42ac      	cmp	r4, r5
 8007d2c:	d101      	bne.n	8007d32 <__sfputs_r+0x12>
 8007d2e:	2000      	movs	r0, #0
 8007d30:	e007      	b.n	8007d42 <__sfputs_r+0x22>
 8007d32:	463a      	mov	r2, r7
 8007d34:	4630      	mov	r0, r6
 8007d36:	f814 1b01 	ldrb.w	r1, [r4], #1
 8007d3a:	f7ff ffdc 	bl	8007cf6 <__sfputc_r>
 8007d3e:	1c43      	adds	r3, r0, #1
 8007d40:	d1f3      	bne.n	8007d2a <__sfputs_r+0xa>
 8007d42:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

08007d44 <_vfiprintf_r>:
 8007d44:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8007d48:	460d      	mov	r5, r1
 8007d4a:	4614      	mov	r4, r2
 8007d4c:	4698      	mov	r8, r3
 8007d4e:	4606      	mov	r6, r0
 8007d50:	b09d      	sub	sp, #116	@ 0x74
 8007d52:	b118      	cbz	r0, 8007d5c <_vfiprintf_r+0x18>
 8007d54:	6a03      	ldr	r3, [r0, #32]
 8007d56:	b90b      	cbnz	r3, 8007d5c <_vfiprintf_r+0x18>
 8007d58:	f7fe f8fa 	bl	8005f50 <__sinit>
 8007d5c:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8007d5e:	07d9      	lsls	r1, r3, #31
 8007d60:	d405      	bmi.n	8007d6e <_vfiprintf_r+0x2a>
 8007d62:	89ab      	ldrh	r3, [r5, #12]
 8007d64:	059a      	lsls	r2, r3, #22
 8007d66:	d402      	bmi.n	8007d6e <_vfiprintf_r+0x2a>
 8007d68:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 8007d6a:	f7fe fa5a 	bl	8006222 <__retarget_lock_acquire_recursive>
 8007d6e:	89ab      	ldrh	r3, [r5, #12]
 8007d70:	071b      	lsls	r3, r3, #28
 8007d72:	d501      	bpl.n	8007d78 <_vfiprintf_r+0x34>
 8007d74:	692b      	ldr	r3, [r5, #16]
 8007d76:	b99b      	cbnz	r3, 8007da0 <_vfiprintf_r+0x5c>
 8007d78:	4629      	mov	r1, r5
 8007d7a:	4630      	mov	r0, r6
 8007d7c:	f000 f938 	bl	8007ff0 <__swsetup_r>
 8007d80:	b170      	cbz	r0, 8007da0 <_vfiprintf_r+0x5c>
 8007d82:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8007d84:	07dc      	lsls	r4, r3, #31
 8007d86:	d504      	bpl.n	8007d92 <_vfiprintf_r+0x4e>
 8007d88:	f04f 30ff 	mov.w	r0, #4294967295
 8007d8c:	b01d      	add	sp, #116	@ 0x74
 8007d8e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8007d92:	89ab      	ldrh	r3, [r5, #12]
 8007d94:	0598      	lsls	r0, r3, #22
 8007d96:	d4f7      	bmi.n	8007d88 <_vfiprintf_r+0x44>
 8007d98:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 8007d9a:	f7fe fa43 	bl	8006224 <__retarget_lock_release_recursive>
 8007d9e:	e7f3      	b.n	8007d88 <_vfiprintf_r+0x44>
 8007da0:	2300      	movs	r3, #0
 8007da2:	9309      	str	r3, [sp, #36]	@ 0x24
 8007da4:	2320      	movs	r3, #32
 8007da6:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 8007daa:	2330      	movs	r3, #48	@ 0x30
 8007dac:	f04f 0901 	mov.w	r9, #1
 8007db0:	f8cd 800c 	str.w	r8, [sp, #12]
 8007db4:	f8df 81a8 	ldr.w	r8, [pc, #424]	@ 8007f60 <_vfiprintf_r+0x21c>
 8007db8:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 8007dbc:	4623      	mov	r3, r4
 8007dbe:	469a      	mov	sl, r3
 8007dc0:	f813 2b01 	ldrb.w	r2, [r3], #1
 8007dc4:	b10a      	cbz	r2, 8007dca <_vfiprintf_r+0x86>
 8007dc6:	2a25      	cmp	r2, #37	@ 0x25
 8007dc8:	d1f9      	bne.n	8007dbe <_vfiprintf_r+0x7a>
 8007dca:	ebba 0b04 	subs.w	fp, sl, r4
 8007dce:	d00b      	beq.n	8007de8 <_vfiprintf_r+0xa4>
 8007dd0:	465b      	mov	r3, fp
 8007dd2:	4622      	mov	r2, r4
 8007dd4:	4629      	mov	r1, r5
 8007dd6:	4630      	mov	r0, r6
 8007dd8:	f7ff ffa2 	bl	8007d20 <__sfputs_r>
 8007ddc:	3001      	adds	r0, #1
 8007dde:	f000 80a7 	beq.w	8007f30 <_vfiprintf_r+0x1ec>
 8007de2:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8007de4:	445a      	add	r2, fp
 8007de6:	9209      	str	r2, [sp, #36]	@ 0x24
 8007de8:	f89a 3000 	ldrb.w	r3, [sl]
 8007dec:	2b00      	cmp	r3, #0
 8007dee:	f000 809f 	beq.w	8007f30 <_vfiprintf_r+0x1ec>
 8007df2:	2300      	movs	r3, #0
 8007df4:	f04f 32ff 	mov.w	r2, #4294967295
 8007df8:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8007dfc:	f10a 0a01 	add.w	sl, sl, #1
 8007e00:	9304      	str	r3, [sp, #16]
 8007e02:	9307      	str	r3, [sp, #28]
 8007e04:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 8007e08:	931a      	str	r3, [sp, #104]	@ 0x68
 8007e0a:	4654      	mov	r4, sl
 8007e0c:	2205      	movs	r2, #5
 8007e0e:	f814 1b01 	ldrb.w	r1, [r4], #1
 8007e12:	4853      	ldr	r0, [pc, #332]	@ (8007f60 <_vfiprintf_r+0x21c>)
 8007e14:	f7ff fed8 	bl	8007bc8 <memchr>
 8007e18:	9a04      	ldr	r2, [sp, #16]
 8007e1a:	b9d8      	cbnz	r0, 8007e54 <_vfiprintf_r+0x110>
 8007e1c:	06d1      	lsls	r1, r2, #27
 8007e1e:	bf44      	itt	mi
 8007e20:	2320      	movmi	r3, #32
 8007e22:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8007e26:	0713      	lsls	r3, r2, #28
 8007e28:	bf44      	itt	mi
 8007e2a:	232b      	movmi	r3, #43	@ 0x2b
 8007e2c:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8007e30:	f89a 3000 	ldrb.w	r3, [sl]
 8007e34:	2b2a      	cmp	r3, #42	@ 0x2a
 8007e36:	d015      	beq.n	8007e64 <_vfiprintf_r+0x120>
 8007e38:	4654      	mov	r4, sl
 8007e3a:	2000      	movs	r0, #0
 8007e3c:	f04f 0c0a 	mov.w	ip, #10
 8007e40:	9a07      	ldr	r2, [sp, #28]
 8007e42:	4621      	mov	r1, r4
 8007e44:	f811 3b01 	ldrb.w	r3, [r1], #1
 8007e48:	3b30      	subs	r3, #48	@ 0x30
 8007e4a:	2b09      	cmp	r3, #9
 8007e4c:	d94b      	bls.n	8007ee6 <_vfiprintf_r+0x1a2>
 8007e4e:	b1b0      	cbz	r0, 8007e7e <_vfiprintf_r+0x13a>
 8007e50:	9207      	str	r2, [sp, #28]
 8007e52:	e014      	b.n	8007e7e <_vfiprintf_r+0x13a>
 8007e54:	eba0 0308 	sub.w	r3, r0, r8
 8007e58:	fa09 f303 	lsl.w	r3, r9, r3
 8007e5c:	4313      	orrs	r3, r2
 8007e5e:	46a2      	mov	sl, r4
 8007e60:	9304      	str	r3, [sp, #16]
 8007e62:	e7d2      	b.n	8007e0a <_vfiprintf_r+0xc6>
 8007e64:	9b03      	ldr	r3, [sp, #12]
 8007e66:	1d19      	adds	r1, r3, #4
 8007e68:	681b      	ldr	r3, [r3, #0]
 8007e6a:	9103      	str	r1, [sp, #12]
 8007e6c:	2b00      	cmp	r3, #0
 8007e6e:	bfbb      	ittet	lt
 8007e70:	425b      	neglt	r3, r3
 8007e72:	f042 0202 	orrlt.w	r2, r2, #2
 8007e76:	9307      	strge	r3, [sp, #28]
 8007e78:	9307      	strlt	r3, [sp, #28]
 8007e7a:	bfb8      	it	lt
 8007e7c:	9204      	strlt	r2, [sp, #16]
 8007e7e:	7823      	ldrb	r3, [r4, #0]
 8007e80:	2b2e      	cmp	r3, #46	@ 0x2e
 8007e82:	d10a      	bne.n	8007e9a <_vfiprintf_r+0x156>
 8007e84:	7863      	ldrb	r3, [r4, #1]
 8007e86:	2b2a      	cmp	r3, #42	@ 0x2a
 8007e88:	d132      	bne.n	8007ef0 <_vfiprintf_r+0x1ac>
 8007e8a:	9b03      	ldr	r3, [sp, #12]
 8007e8c:	3402      	adds	r4, #2
 8007e8e:	1d1a      	adds	r2, r3, #4
 8007e90:	681b      	ldr	r3, [r3, #0]
 8007e92:	9203      	str	r2, [sp, #12]
 8007e94:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 8007e98:	9305      	str	r3, [sp, #20]
 8007e9a:	f8df a0c8 	ldr.w	sl, [pc, #200]	@ 8007f64 <_vfiprintf_r+0x220>
 8007e9e:	2203      	movs	r2, #3
 8007ea0:	4650      	mov	r0, sl
 8007ea2:	7821      	ldrb	r1, [r4, #0]
 8007ea4:	f7ff fe90 	bl	8007bc8 <memchr>
 8007ea8:	b138      	cbz	r0, 8007eba <_vfiprintf_r+0x176>
 8007eaa:	2240      	movs	r2, #64	@ 0x40
 8007eac:	9b04      	ldr	r3, [sp, #16]
 8007eae:	eba0 000a 	sub.w	r0, r0, sl
 8007eb2:	4082      	lsls	r2, r0
 8007eb4:	4313      	orrs	r3, r2
 8007eb6:	3401      	adds	r4, #1
 8007eb8:	9304      	str	r3, [sp, #16]
 8007eba:	f814 1b01 	ldrb.w	r1, [r4], #1
 8007ebe:	2206      	movs	r2, #6
 8007ec0:	4829      	ldr	r0, [pc, #164]	@ (8007f68 <_vfiprintf_r+0x224>)
 8007ec2:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 8007ec6:	f7ff fe7f 	bl	8007bc8 <memchr>
 8007eca:	2800      	cmp	r0, #0
 8007ecc:	d03f      	beq.n	8007f4e <_vfiprintf_r+0x20a>
 8007ece:	4b27      	ldr	r3, [pc, #156]	@ (8007f6c <_vfiprintf_r+0x228>)
 8007ed0:	bb1b      	cbnz	r3, 8007f1a <_vfiprintf_r+0x1d6>
 8007ed2:	9b03      	ldr	r3, [sp, #12]
 8007ed4:	3307      	adds	r3, #7
 8007ed6:	f023 0307 	bic.w	r3, r3, #7
 8007eda:	3308      	adds	r3, #8
 8007edc:	9303      	str	r3, [sp, #12]
 8007ede:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8007ee0:	443b      	add	r3, r7
 8007ee2:	9309      	str	r3, [sp, #36]	@ 0x24
 8007ee4:	e76a      	b.n	8007dbc <_vfiprintf_r+0x78>
 8007ee6:	460c      	mov	r4, r1
 8007ee8:	2001      	movs	r0, #1
 8007eea:	fb0c 3202 	mla	r2, ip, r2, r3
 8007eee:	e7a8      	b.n	8007e42 <_vfiprintf_r+0xfe>
 8007ef0:	2300      	movs	r3, #0
 8007ef2:	f04f 0c0a 	mov.w	ip, #10
 8007ef6:	4619      	mov	r1, r3
 8007ef8:	3401      	adds	r4, #1
 8007efa:	9305      	str	r3, [sp, #20]
 8007efc:	4620      	mov	r0, r4
 8007efe:	f810 2b01 	ldrb.w	r2, [r0], #1
 8007f02:	3a30      	subs	r2, #48	@ 0x30
 8007f04:	2a09      	cmp	r2, #9
 8007f06:	d903      	bls.n	8007f10 <_vfiprintf_r+0x1cc>
 8007f08:	2b00      	cmp	r3, #0
 8007f0a:	d0c6      	beq.n	8007e9a <_vfiprintf_r+0x156>
 8007f0c:	9105      	str	r1, [sp, #20]
 8007f0e:	e7c4      	b.n	8007e9a <_vfiprintf_r+0x156>
 8007f10:	4604      	mov	r4, r0
 8007f12:	2301      	movs	r3, #1
 8007f14:	fb0c 2101 	mla	r1, ip, r1, r2
 8007f18:	e7f0      	b.n	8007efc <_vfiprintf_r+0x1b8>
 8007f1a:	ab03      	add	r3, sp, #12
 8007f1c:	9300      	str	r3, [sp, #0]
 8007f1e:	462a      	mov	r2, r5
 8007f20:	4630      	mov	r0, r6
 8007f22:	4b13      	ldr	r3, [pc, #76]	@ (8007f70 <_vfiprintf_r+0x22c>)
 8007f24:	a904      	add	r1, sp, #16
 8007f26:	f3af 8000 	nop.w
 8007f2a:	4607      	mov	r7, r0
 8007f2c:	1c78      	adds	r0, r7, #1
 8007f2e:	d1d6      	bne.n	8007ede <_vfiprintf_r+0x19a>
 8007f30:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8007f32:	07d9      	lsls	r1, r3, #31
 8007f34:	d405      	bmi.n	8007f42 <_vfiprintf_r+0x1fe>
 8007f36:	89ab      	ldrh	r3, [r5, #12]
 8007f38:	059a      	lsls	r2, r3, #22
 8007f3a:	d402      	bmi.n	8007f42 <_vfiprintf_r+0x1fe>
 8007f3c:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 8007f3e:	f7fe f971 	bl	8006224 <__retarget_lock_release_recursive>
 8007f42:	89ab      	ldrh	r3, [r5, #12]
 8007f44:	065b      	lsls	r3, r3, #25
 8007f46:	f53f af1f 	bmi.w	8007d88 <_vfiprintf_r+0x44>
 8007f4a:	9809      	ldr	r0, [sp, #36]	@ 0x24
 8007f4c:	e71e      	b.n	8007d8c <_vfiprintf_r+0x48>
 8007f4e:	ab03      	add	r3, sp, #12
 8007f50:	9300      	str	r3, [sp, #0]
 8007f52:	462a      	mov	r2, r5
 8007f54:	4630      	mov	r0, r6
 8007f56:	4b06      	ldr	r3, [pc, #24]	@ (8007f70 <_vfiprintf_r+0x22c>)
 8007f58:	a904      	add	r1, sp, #16
 8007f5a:	f7ff fc43 	bl	80077e4 <_printf_i>
 8007f5e:	e7e4      	b.n	8007f2a <_vfiprintf_r+0x1e6>
 8007f60:	080087b8 	.word	0x080087b8
 8007f64:	080087be 	.word	0x080087be
 8007f68:	080087c2 	.word	0x080087c2
 8007f6c:	00000000 	.word	0x00000000
 8007f70:	08007d21 	.word	0x08007d21

08007f74 <__swbuf_r>:
 8007f74:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8007f76:	460e      	mov	r6, r1
 8007f78:	4614      	mov	r4, r2
 8007f7a:	4605      	mov	r5, r0
 8007f7c:	b118      	cbz	r0, 8007f86 <__swbuf_r+0x12>
 8007f7e:	6a03      	ldr	r3, [r0, #32]
 8007f80:	b90b      	cbnz	r3, 8007f86 <__swbuf_r+0x12>
 8007f82:	f7fd ffe5 	bl	8005f50 <__sinit>
 8007f86:	69a3      	ldr	r3, [r4, #24]
 8007f88:	60a3      	str	r3, [r4, #8]
 8007f8a:	89a3      	ldrh	r3, [r4, #12]
 8007f8c:	071a      	lsls	r2, r3, #28
 8007f8e:	d501      	bpl.n	8007f94 <__swbuf_r+0x20>
 8007f90:	6923      	ldr	r3, [r4, #16]
 8007f92:	b943      	cbnz	r3, 8007fa6 <__swbuf_r+0x32>
 8007f94:	4621      	mov	r1, r4
 8007f96:	4628      	mov	r0, r5
 8007f98:	f000 f82a 	bl	8007ff0 <__swsetup_r>
 8007f9c:	b118      	cbz	r0, 8007fa6 <__swbuf_r+0x32>
 8007f9e:	f04f 37ff 	mov.w	r7, #4294967295
 8007fa2:	4638      	mov	r0, r7
 8007fa4:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8007fa6:	6823      	ldr	r3, [r4, #0]
 8007fa8:	6922      	ldr	r2, [r4, #16]
 8007faa:	b2f6      	uxtb	r6, r6
 8007fac:	1a98      	subs	r0, r3, r2
 8007fae:	6963      	ldr	r3, [r4, #20]
 8007fb0:	4637      	mov	r7, r6
 8007fb2:	4283      	cmp	r3, r0
 8007fb4:	dc05      	bgt.n	8007fc2 <__swbuf_r+0x4e>
 8007fb6:	4621      	mov	r1, r4
 8007fb8:	4628      	mov	r0, r5
 8007fba:	f7ff fdb3 	bl	8007b24 <_fflush_r>
 8007fbe:	2800      	cmp	r0, #0
 8007fc0:	d1ed      	bne.n	8007f9e <__swbuf_r+0x2a>
 8007fc2:	68a3      	ldr	r3, [r4, #8]
 8007fc4:	3b01      	subs	r3, #1
 8007fc6:	60a3      	str	r3, [r4, #8]
 8007fc8:	6823      	ldr	r3, [r4, #0]
 8007fca:	1c5a      	adds	r2, r3, #1
 8007fcc:	6022      	str	r2, [r4, #0]
 8007fce:	701e      	strb	r6, [r3, #0]
 8007fd0:	6962      	ldr	r2, [r4, #20]
 8007fd2:	1c43      	adds	r3, r0, #1
 8007fd4:	429a      	cmp	r2, r3
 8007fd6:	d004      	beq.n	8007fe2 <__swbuf_r+0x6e>
 8007fd8:	89a3      	ldrh	r3, [r4, #12]
 8007fda:	07db      	lsls	r3, r3, #31
 8007fdc:	d5e1      	bpl.n	8007fa2 <__swbuf_r+0x2e>
 8007fde:	2e0a      	cmp	r6, #10
 8007fe0:	d1df      	bne.n	8007fa2 <__swbuf_r+0x2e>
 8007fe2:	4621      	mov	r1, r4
 8007fe4:	4628      	mov	r0, r5
 8007fe6:	f7ff fd9d 	bl	8007b24 <_fflush_r>
 8007fea:	2800      	cmp	r0, #0
 8007fec:	d0d9      	beq.n	8007fa2 <__swbuf_r+0x2e>
 8007fee:	e7d6      	b.n	8007f9e <__swbuf_r+0x2a>

08007ff0 <__swsetup_r>:
 8007ff0:	b538      	push	{r3, r4, r5, lr}
 8007ff2:	4b29      	ldr	r3, [pc, #164]	@ (8008098 <__swsetup_r+0xa8>)
 8007ff4:	4605      	mov	r5, r0
 8007ff6:	6818      	ldr	r0, [r3, #0]
 8007ff8:	460c      	mov	r4, r1
 8007ffa:	b118      	cbz	r0, 8008004 <__swsetup_r+0x14>
 8007ffc:	6a03      	ldr	r3, [r0, #32]
 8007ffe:	b90b      	cbnz	r3, 8008004 <__swsetup_r+0x14>
 8008000:	f7fd ffa6 	bl	8005f50 <__sinit>
 8008004:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8008008:	0719      	lsls	r1, r3, #28
 800800a:	d422      	bmi.n	8008052 <__swsetup_r+0x62>
 800800c:	06da      	lsls	r2, r3, #27
 800800e:	d407      	bmi.n	8008020 <__swsetup_r+0x30>
 8008010:	2209      	movs	r2, #9
 8008012:	602a      	str	r2, [r5, #0]
 8008014:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8008018:	f04f 30ff 	mov.w	r0, #4294967295
 800801c:	81a3      	strh	r3, [r4, #12]
 800801e:	e033      	b.n	8008088 <__swsetup_r+0x98>
 8008020:	0758      	lsls	r0, r3, #29
 8008022:	d512      	bpl.n	800804a <__swsetup_r+0x5a>
 8008024:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 8008026:	b141      	cbz	r1, 800803a <__swsetup_r+0x4a>
 8008028:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 800802c:	4299      	cmp	r1, r3
 800802e:	d002      	beq.n	8008036 <__swsetup_r+0x46>
 8008030:	4628      	mov	r0, r5
 8008032:	f7fe f919 	bl	8006268 <_free_r>
 8008036:	2300      	movs	r3, #0
 8008038:	6363      	str	r3, [r4, #52]	@ 0x34
 800803a:	89a3      	ldrh	r3, [r4, #12]
 800803c:	f023 0324 	bic.w	r3, r3, #36	@ 0x24
 8008040:	81a3      	strh	r3, [r4, #12]
 8008042:	2300      	movs	r3, #0
 8008044:	6063      	str	r3, [r4, #4]
 8008046:	6923      	ldr	r3, [r4, #16]
 8008048:	6023      	str	r3, [r4, #0]
 800804a:	89a3      	ldrh	r3, [r4, #12]
 800804c:	f043 0308 	orr.w	r3, r3, #8
 8008050:	81a3      	strh	r3, [r4, #12]
 8008052:	6923      	ldr	r3, [r4, #16]
 8008054:	b94b      	cbnz	r3, 800806a <__swsetup_r+0x7a>
 8008056:	89a3      	ldrh	r3, [r4, #12]
 8008058:	f403 7320 	and.w	r3, r3, #640	@ 0x280
 800805c:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8008060:	d003      	beq.n	800806a <__swsetup_r+0x7a>
 8008062:	4621      	mov	r1, r4
 8008064:	4628      	mov	r0, r5
 8008066:	f000 f882 	bl	800816e <__smakebuf_r>
 800806a:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800806e:	f013 0201 	ands.w	r2, r3, #1
 8008072:	d00a      	beq.n	800808a <__swsetup_r+0x9a>
 8008074:	2200      	movs	r2, #0
 8008076:	60a2      	str	r2, [r4, #8]
 8008078:	6962      	ldr	r2, [r4, #20]
 800807a:	4252      	negs	r2, r2
 800807c:	61a2      	str	r2, [r4, #24]
 800807e:	6922      	ldr	r2, [r4, #16]
 8008080:	b942      	cbnz	r2, 8008094 <__swsetup_r+0xa4>
 8008082:	f013 0080 	ands.w	r0, r3, #128	@ 0x80
 8008086:	d1c5      	bne.n	8008014 <__swsetup_r+0x24>
 8008088:	bd38      	pop	{r3, r4, r5, pc}
 800808a:	0799      	lsls	r1, r3, #30
 800808c:	bf58      	it	pl
 800808e:	6962      	ldrpl	r2, [r4, #20]
 8008090:	60a2      	str	r2, [r4, #8]
 8008092:	e7f4      	b.n	800807e <__swsetup_r+0x8e>
 8008094:	2000      	movs	r0, #0
 8008096:	e7f7      	b.n	8008088 <__swsetup_r+0x98>
 8008098:	20000188 	.word	0x20000188

0800809c <_raise_r>:
 800809c:	291f      	cmp	r1, #31
 800809e:	b538      	push	{r3, r4, r5, lr}
 80080a0:	4605      	mov	r5, r0
 80080a2:	460c      	mov	r4, r1
 80080a4:	d904      	bls.n	80080b0 <_raise_r+0x14>
 80080a6:	2316      	movs	r3, #22
 80080a8:	6003      	str	r3, [r0, #0]
 80080aa:	f04f 30ff 	mov.w	r0, #4294967295
 80080ae:	bd38      	pop	{r3, r4, r5, pc}
 80080b0:	6bc2      	ldr	r2, [r0, #60]	@ 0x3c
 80080b2:	b112      	cbz	r2, 80080ba <_raise_r+0x1e>
 80080b4:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 80080b8:	b94b      	cbnz	r3, 80080ce <_raise_r+0x32>
 80080ba:	4628      	mov	r0, r5
 80080bc:	f000 f830 	bl	8008120 <_getpid_r>
 80080c0:	4622      	mov	r2, r4
 80080c2:	4601      	mov	r1, r0
 80080c4:	4628      	mov	r0, r5
 80080c6:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 80080ca:	f000 b817 	b.w	80080fc <_kill_r>
 80080ce:	2b01      	cmp	r3, #1
 80080d0:	d00a      	beq.n	80080e8 <_raise_r+0x4c>
 80080d2:	1c59      	adds	r1, r3, #1
 80080d4:	d103      	bne.n	80080de <_raise_r+0x42>
 80080d6:	2316      	movs	r3, #22
 80080d8:	6003      	str	r3, [r0, #0]
 80080da:	2001      	movs	r0, #1
 80080dc:	e7e7      	b.n	80080ae <_raise_r+0x12>
 80080de:	2100      	movs	r1, #0
 80080e0:	4620      	mov	r0, r4
 80080e2:	f842 1024 	str.w	r1, [r2, r4, lsl #2]
 80080e6:	4798      	blx	r3
 80080e8:	2000      	movs	r0, #0
 80080ea:	e7e0      	b.n	80080ae <_raise_r+0x12>

080080ec <raise>:
 80080ec:	4b02      	ldr	r3, [pc, #8]	@ (80080f8 <raise+0xc>)
 80080ee:	4601      	mov	r1, r0
 80080f0:	6818      	ldr	r0, [r3, #0]
 80080f2:	f7ff bfd3 	b.w	800809c <_raise_r>
 80080f6:	bf00      	nop
 80080f8:	20000188 	.word	0x20000188

080080fc <_kill_r>:
 80080fc:	b538      	push	{r3, r4, r5, lr}
 80080fe:	2300      	movs	r3, #0
 8008100:	4d06      	ldr	r5, [pc, #24]	@ (800811c <_kill_r+0x20>)
 8008102:	4604      	mov	r4, r0
 8008104:	4608      	mov	r0, r1
 8008106:	4611      	mov	r1, r2
 8008108:	602b      	str	r3, [r5, #0]
 800810a:	f7f8 ff10 	bl	8000f2e <_kill>
 800810e:	1c43      	adds	r3, r0, #1
 8008110:	d102      	bne.n	8008118 <_kill_r+0x1c>
 8008112:	682b      	ldr	r3, [r5, #0]
 8008114:	b103      	cbz	r3, 8008118 <_kill_r+0x1c>
 8008116:	6023      	str	r3, [r4, #0]
 8008118:	bd38      	pop	{r3, r4, r5, pc}
 800811a:	bf00      	nop
 800811c:	20000b48 	.word	0x20000b48

08008120 <_getpid_r>:
 8008120:	f7f8 befe 	b.w	8000f20 <_getpid>

08008124 <__swhatbuf_r>:
 8008124:	b570      	push	{r4, r5, r6, lr}
 8008126:	460c      	mov	r4, r1
 8008128:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800812c:	4615      	mov	r5, r2
 800812e:	2900      	cmp	r1, #0
 8008130:	461e      	mov	r6, r3
 8008132:	b096      	sub	sp, #88	@ 0x58
 8008134:	da0c      	bge.n	8008150 <__swhatbuf_r+0x2c>
 8008136:	89a3      	ldrh	r3, [r4, #12]
 8008138:	2100      	movs	r1, #0
 800813a:	f013 0f80 	tst.w	r3, #128	@ 0x80
 800813e:	bf14      	ite	ne
 8008140:	2340      	movne	r3, #64	@ 0x40
 8008142:	f44f 6380 	moveq.w	r3, #1024	@ 0x400
 8008146:	2000      	movs	r0, #0
 8008148:	6031      	str	r1, [r6, #0]
 800814a:	602b      	str	r3, [r5, #0]
 800814c:	b016      	add	sp, #88	@ 0x58
 800814e:	bd70      	pop	{r4, r5, r6, pc}
 8008150:	466a      	mov	r2, sp
 8008152:	f000 f849 	bl	80081e8 <_fstat_r>
 8008156:	2800      	cmp	r0, #0
 8008158:	dbed      	blt.n	8008136 <__swhatbuf_r+0x12>
 800815a:	9901      	ldr	r1, [sp, #4]
 800815c:	f401 4170 	and.w	r1, r1, #61440	@ 0xf000
 8008160:	f5a1 5300 	sub.w	r3, r1, #8192	@ 0x2000
 8008164:	4259      	negs	r1, r3
 8008166:	4159      	adcs	r1, r3
 8008168:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 800816c:	e7eb      	b.n	8008146 <__swhatbuf_r+0x22>

0800816e <__smakebuf_r>:
 800816e:	898b      	ldrh	r3, [r1, #12]
 8008170:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8008172:	079d      	lsls	r5, r3, #30
 8008174:	4606      	mov	r6, r0
 8008176:	460c      	mov	r4, r1
 8008178:	d507      	bpl.n	800818a <__smakebuf_r+0x1c>
 800817a:	f104 0347 	add.w	r3, r4, #71	@ 0x47
 800817e:	6023      	str	r3, [r4, #0]
 8008180:	6123      	str	r3, [r4, #16]
 8008182:	2301      	movs	r3, #1
 8008184:	6163      	str	r3, [r4, #20]
 8008186:	b003      	add	sp, #12
 8008188:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800818a:	466a      	mov	r2, sp
 800818c:	ab01      	add	r3, sp, #4
 800818e:	f7ff ffc9 	bl	8008124 <__swhatbuf_r>
 8008192:	9f00      	ldr	r7, [sp, #0]
 8008194:	4605      	mov	r5, r0
 8008196:	4639      	mov	r1, r7
 8008198:	4630      	mov	r0, r6
 800819a:	f7fe fc09 	bl	80069b0 <_malloc_r>
 800819e:	b948      	cbnz	r0, 80081b4 <__smakebuf_r+0x46>
 80081a0:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80081a4:	059a      	lsls	r2, r3, #22
 80081a6:	d4ee      	bmi.n	8008186 <__smakebuf_r+0x18>
 80081a8:	f023 0303 	bic.w	r3, r3, #3
 80081ac:	f043 0302 	orr.w	r3, r3, #2
 80081b0:	81a3      	strh	r3, [r4, #12]
 80081b2:	e7e2      	b.n	800817a <__smakebuf_r+0xc>
 80081b4:	89a3      	ldrh	r3, [r4, #12]
 80081b6:	e9c4 0704 	strd	r0, r7, [r4, #16]
 80081ba:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80081be:	81a3      	strh	r3, [r4, #12]
 80081c0:	9b01      	ldr	r3, [sp, #4]
 80081c2:	6020      	str	r0, [r4, #0]
 80081c4:	b15b      	cbz	r3, 80081de <__smakebuf_r+0x70>
 80081c6:	4630      	mov	r0, r6
 80081c8:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 80081cc:	f000 f81e 	bl	800820c <_isatty_r>
 80081d0:	b128      	cbz	r0, 80081de <__smakebuf_r+0x70>
 80081d2:	89a3      	ldrh	r3, [r4, #12]
 80081d4:	f023 0303 	bic.w	r3, r3, #3
 80081d8:	f043 0301 	orr.w	r3, r3, #1
 80081dc:	81a3      	strh	r3, [r4, #12]
 80081de:	89a3      	ldrh	r3, [r4, #12]
 80081e0:	431d      	orrs	r5, r3
 80081e2:	81a5      	strh	r5, [r4, #12]
 80081e4:	e7cf      	b.n	8008186 <__smakebuf_r+0x18>
	...

080081e8 <_fstat_r>:
 80081e8:	b538      	push	{r3, r4, r5, lr}
 80081ea:	2300      	movs	r3, #0
 80081ec:	4d06      	ldr	r5, [pc, #24]	@ (8008208 <_fstat_r+0x20>)
 80081ee:	4604      	mov	r4, r0
 80081f0:	4608      	mov	r0, r1
 80081f2:	4611      	mov	r1, r2
 80081f4:	602b      	str	r3, [r5, #0]
 80081f6:	f7f8 fef9 	bl	8000fec <_fstat>
 80081fa:	1c43      	adds	r3, r0, #1
 80081fc:	d102      	bne.n	8008204 <_fstat_r+0x1c>
 80081fe:	682b      	ldr	r3, [r5, #0]
 8008200:	b103      	cbz	r3, 8008204 <_fstat_r+0x1c>
 8008202:	6023      	str	r3, [r4, #0]
 8008204:	bd38      	pop	{r3, r4, r5, pc}
 8008206:	bf00      	nop
 8008208:	20000b48 	.word	0x20000b48

0800820c <_isatty_r>:
 800820c:	b538      	push	{r3, r4, r5, lr}
 800820e:	2300      	movs	r3, #0
 8008210:	4d05      	ldr	r5, [pc, #20]	@ (8008228 <_isatty_r+0x1c>)
 8008212:	4604      	mov	r4, r0
 8008214:	4608      	mov	r0, r1
 8008216:	602b      	str	r3, [r5, #0]
 8008218:	f7f8 fef7 	bl	800100a <_isatty>
 800821c:	1c43      	adds	r3, r0, #1
 800821e:	d102      	bne.n	8008226 <_isatty_r+0x1a>
 8008220:	682b      	ldr	r3, [r5, #0]
 8008222:	b103      	cbz	r3, 8008226 <_isatty_r+0x1a>
 8008224:	6023      	str	r3, [r4, #0]
 8008226:	bd38      	pop	{r3, r4, r5, pc}
 8008228:	20000b48 	.word	0x20000b48

0800822c <_init>:
 800822c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800822e:	bf00      	nop
 8008230:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8008232:	bc08      	pop	{r3}
 8008234:	469e      	mov	lr, r3
 8008236:	4770      	bx	lr

08008238 <_fini>:
 8008238:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800823a:	bf00      	nop
 800823c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800823e:	bc08      	pop	{r3}
 8008240:	469e      	mov	lr, r3
 8008242:	4770      	bx	lr
