

================================================================
== Vitis HLS Report for 'compute_connectivity_mask_Pipeline_VITIS_LOOP_432_3_VITIS_LOOP_433_4'
================================================================
* Date:           Sat Dec 11 19:30:46 2021

* Version:        2021.1 (Build 3247384 on Thu Jun 10 19:36:33 MDT 2021)
* Project:        project_1
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: virtexuplus
* Target device:  xcu280-fsvh2892-2L-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  4.00 ns|  2.263 ns|     1.08 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+------------+----------+------------+-----+------------+---------+
    |   Latency (cycles)   |   Latency (absolute)  |     Interval     | Pipeline|
    |   min   |     max    |    min   |     max    | min |     max    |   Type  |
    +---------+------------+----------+------------+-----+------------+---------+
    |        2|  4294836231|  8.000 ns|  17.179 sec|    2|  4294836231|       no|
    +---------+------------+----------+------------+-----+------------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------------------------+---------+------------+----------+-----------+-----------+----------------+----------+
        |                                     |   Latency (cycles)   | Iteration|  Initiation Interval  |      Trip      |          |
        |              Loop Name              |   min   |     max    |  Latency |  achieved |   target  |      Count     | Pipelined|
        +-------------------------------------+---------+------------+----------+-----------+-----------+----------------+----------+
        |- VITIS_LOOP_432_3_VITIS_LOOP_433_4  |        0|  4294836229|         6|          1|          1|  0 ~ 4294836225|       yes|
        +-------------------------------------+---------+------------+----------+-----------+-----------+----------------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+------+---------+---------+-----+
|         Name        | BRAM_18K|  DSP |    FF   |   LUT   | URAM|
+---------------------+---------+------+---------+---------+-----+
|DSP                  |        -|     1|        -|        -|    -|
|Expression           |        -|     -|        0|      236|    -|
|FIFO                 |        -|     -|        -|        -|    -|
|Instance             |        -|     -|        -|        -|    -|
|Memory               |        -|     -|        -|        -|    -|
|Multiplexer          |        -|     -|        -|       68|    -|
|Register             |        -|     -|      172|        -|    -|
+---------------------+---------+------+---------+---------+-----+
|Total                |        0|     1|      172|      304|    0|
+---------------------+---------+------+---------+---------+-----+
|Available SLR        |     1344|  3008|   869120|   434560|  320|
+---------------------+---------+------+---------+---------+-----+
|Utilization SLR (%)  |        0|    ~0|       ~0|       ~0|    0|
+---------------------+---------+------+---------+---------+-----+
|Available            |     4032|  9024|  2607360|  1303680|  960|
+---------------------+---------+------+---------+---------+-----+
|Utilization (%)      |        0|    ~0|       ~0|       ~0|    0|
+---------------------+---------+------+---------+---------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    +-------------------------------------+--------------------------------+--------------+
    |               Instance              |             Module             |  Expression  |
    +-------------------------------------+--------------------------------+--------------+
    |mac_muladd_16s_8ns_16ns_16_4_1_U685  |mac_muladd_16s_8ns_16ns_16_4_1  |  i0 * i1 + i2|
    +-------------------------------------+--------------------------------+--------------+

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +------------------------+----------+----+---+----+------------+------------+
    |      Variable Name     | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +------------------------+----------+----+---+----+------------+------------+
    |add_ln432_1_fu_144_p2   |         +|   0|  0|  69|          62|           1|
    |add_ln432_fu_153_p2     |         +|   0|  0|  23|          16|           1|
    |add_ln433_fu_175_p2     |         +|   0|  0|  23|          16|           1|
    |icmp_ln432_fu_139_p2    |      icmp|   0|  0|  28|          62|          62|
    |icmp_ln433_fu_134_p2    |      icmp|   0|  0|  19|          31|          31|
    |icmp_ln434_fu_201_p2    |      icmp|   0|  0|  20|          32|           1|
    |icmp_ln436_fu_207_p2    |      icmp|   0|  0|  20|          32|           1|
    |grp_fu_213_p0           |    select|   0|  0|  16|           1|          16|
    |select_ln432_fu_159_p3  |    select|   0|  0|  16|           1|           1|
    |ap_enable_pp0           |       xor|   0|  0|   2|           1|           2|
    +------------------------+----------+----+---+----+------------+------------+
    |Total                   |          |   0|  0| 236|         254|         117|
    +------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +----------------------------+----+-----------+-----+-----------+
    |            Name            | LUT| Input Size| Bits| Total Bits|
    +----------------------------+----+-----------+-----+-----------+
    |ap_done_int                 |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1     |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter2     |   9|          2|    1|          2|
    |connectivity_mask_final_d1  |  14|          3|   32|         96|
    |i_fu_58                     |   9|          2|   16|         32|
    |indvar_flatten_fu_62        |   9|          2|   62|        124|
    |j_fu_54                     |   9|          2|   16|         32|
    +----------------------------+----+-----------+-----+-----------+
    |Total                       |  68|         15|  129|        290|
    +----------------------------+----+-----------+-----+-----------+

    * Register: 
    +----------------------------------------------------+----+----+-----+-----------+
    |                        Name                        | FF | LUT| Bits| Const Bits|
    +----------------------------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                                           |   1|   0|    1|          0|
    |ap_done_reg                                         |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1                             |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2                             |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter3                             |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter4                             |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter5                             |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter6                             |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter2_reg                    |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter3_reg                    |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter4_reg                    |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter5_reg                    |   1|   0|    1|          0|
    |connectivity_mask_final_addr_reg_271                |  16|   0|   16|          0|
    |connectivity_mask_final_addr_reg_271_pp0_iter5_reg  |  16|   0|   16|          0|
    |i_fu_58                                             |  16|   0|   16|          0|
    |icmp_ln434_reg_276                                  |   1|   0|    1|          0|
    |icmp_ln436_reg_280                                  |   1|   0|    1|          0|
    |indvar_flatten_fu_62                                |  62|   0|   62|          0|
    |j_fu_54                                             |  16|   0|   16|          0|
    |select_ln432_reg_256                                |  16|   0|   16|          0|
    |select_ln432_reg_256_pp0_iter2_reg                  |  16|   0|   16|          0|
    +----------------------------------------------------+----+----+-----+-----------+
    |Total                                               | 172|   0|  172|          0|
    +----------------------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+----------------------------------+-----+-----+------------+----------------------------------------------------------------------+--------------+
|             RTL Ports            | Dir | Bits|  Protocol  |                             Source Object                            |    C Type    |
+----------------------------------+-----+-----+------------+----------------------------------------------------------------------+--------------+
|ap_clk                            |   in|    1|  ap_ctrl_hs|  compute_connectivity_mask_Pipeline_VITIS_LOOP_432_3_VITIS_LOOP_433_4|  return value|
|ap_rst                            |   in|    1|  ap_ctrl_hs|  compute_connectivity_mask_Pipeline_VITIS_LOOP_432_3_VITIS_LOOP_433_4|  return value|
|ap_start                          |   in|    1|  ap_ctrl_hs|  compute_connectivity_mask_Pipeline_VITIS_LOOP_432_3_VITIS_LOOP_433_4|  return value|
|ap_done                           |  out|    1|  ap_ctrl_hs|  compute_connectivity_mask_Pipeline_VITIS_LOOP_432_3_VITIS_LOOP_433_4|  return value|
|ap_idle                           |  out|    1|  ap_ctrl_hs|  compute_connectivity_mask_Pipeline_VITIS_LOOP_432_3_VITIS_LOOP_433_4|  return value|
|ap_ready                          |  out|    1|  ap_ctrl_hs|  compute_connectivity_mask_Pipeline_VITIS_LOOP_432_3_VITIS_LOOP_433_4|  return value|
|trunc_ln                          |   in|   31|     ap_none|                                                              trunc_ln|        scalar|
|mul_ln432                         |   in|   62|     ap_none|                                                             mul_ln432|        scalar|
|connectivity_mask_final_address1  |  out|   16|   ap_memory|                                               connectivity_mask_final|         array|
|connectivity_mask_final_ce1       |  out|    1|   ap_memory|                                               connectivity_mask_final|         array|
|connectivity_mask_final_we1       |  out|    1|   ap_memory|                                               connectivity_mask_final|         array|
|connectivity_mask_final_d1        |  out|   32|   ap_memory|                                               connectivity_mask_final|         array|
|connectivity_mask_address0        |  out|   16|   ap_memory|                                                     connectivity_mask|         array|
|connectivity_mask_ce0             |  out|    1|   ap_memory|                                                     connectivity_mask|         array|
|connectivity_mask_q0              |   in|   32|   ap_memory|                                                     connectivity_mask|         array|
+----------------------------------+-----+-----+------------+----------------------------------------------------------------------+--------------+

