#Timing report of worst 100 path(s)
# Unit scale: 1e-09 seconds
# Output precision: 3

#Path 1
Startpoint: next_mul_reg_11145[11].Q[0] (FDRE clocked by ap_clk)
Endpoint  : phi_mul_reg_8332[11].D[0] (FDRE clocked by ap_clk)
Path Type : hold

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock ap_clk (rise edge)                                         0.000     0.000
clock source latency                                             0.000     0.000
ap_clk.inpad[0] (.input)                                         0.000     0.000
next_mul_reg_11145[11].C[0] (FDRE)                               0.000     0.000
next_mul_reg_11145[11].Q[0] (FDRE) [clock-to-output]             0.112     0.112
phi_mul_reg_8332[11].D[0] (FDRE)                                 0.110     0.222
data arrival time                                                          0.222

clock ap_clk (rise edge)                                         0.000     0.000
clock source latency                                             0.000     0.000
ap_clk.inpad[0] (.input)                                         0.000     0.000
phi_mul_reg_8332[11].C[0] (FDRE)                                 0.000     0.000
clock uncertainty                                                0.000     0.000
cell hold time                                                   0.194     0.194
data required time                                                         0.194
--------------------------------------------------------------------------------
data required time                                                        -0.194
data arrival time                                                          0.222
--------------------------------------------------------------------------------
slack (MET)                                                                0.028


#Path 2
Startpoint: next_mul2_reg_12715[6].Q[0] (FDRE clocked by ap_clk)
Endpoint  : phi_mul1_reg_8367[6].D[0] (FDRE clocked by ap_clk)
Path Type : hold

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock ap_clk (rise edge)                                         0.000     0.000
clock source latency                                             0.000     0.000
ap_clk.inpad[0] (.input)                                         0.000     0.000
next_mul2_reg_12715[6].C[0] (FDRE)                               0.000     0.000
next_mul2_reg_12715[6].Q[0] (FDRE) [clock-to-output]             0.112     0.112
phi_mul1_reg_8367[6].D[0] (FDRE)                                 0.110     0.222
data arrival time                                                          0.222

clock ap_clk (rise edge)                                         0.000     0.000
clock source latency                                             0.000     0.000
ap_clk.inpad[0] (.input)                                         0.000     0.000
phi_mul1_reg_8367[6].C[0] (FDRE)                                 0.000     0.000
clock uncertainty                                                0.000     0.000
cell hold time                                                   0.194     0.194
data required time                                                         0.194
--------------------------------------------------------------------------------
data required time                                                        -0.194
data arrival time                                                          0.222
--------------------------------------------------------------------------------
slack (MET)                                                                0.028


#Path 3
Startpoint: grp_matrix_multiply_full_fu_8390.tmp_mid2_v_reg_9670[0].Q[0] (FDRE clocked by ap_clk)
Endpoint  : grp_matrix_multiply_full_fu_8390.Row_assign_reg_7748[0].D[0] (FDRE clocked by ap_clk)
Path Type : hold

Point                                                                                      Incr      Path
---------------------------------------------------------------------------------------------------------
clock ap_clk (rise edge)                                                                  0.000     0.000
clock source latency                                                                      0.000     0.000
ap_clk.inpad[0] (.input)                                                                  0.000     0.000
grp_matrix_multiply_full_fu_8390.tmp_mid2_v_reg_9670[0].C[0] (FDRE)                       0.000     0.000
grp_matrix_multiply_full_fu_8390.tmp_mid2_v_reg_9670[0].Q[0] (FDRE) [clock-to-output]     0.112     0.112
grp_matrix_multiply_full_fu_8390.Row_assign_reg_7748[0].D[0] (FDRE)                       0.110     0.222
data arrival time                                                                                   0.222

clock ap_clk (rise edge)                                                                  0.000     0.000
clock source latency                                                                      0.000     0.000
ap_clk.inpad[0] (.input)                                                                  0.000     0.000
grp_matrix_multiply_full_fu_8390.Row_assign_reg_7748[0].C[0] (FDRE)                       0.000     0.000
clock uncertainty                                                                         0.000     0.000
cell hold time                                                                            0.194     0.194
data required time                                                                                  0.194
---------------------------------------------------------------------------------------------------------
data required time                                                                                 -0.194
data arrival time                                                                                   0.222
---------------------------------------------------------------------------------------------------------
slack (MET)                                                                                         0.028


#Path 4
Startpoint: r1_reg_8321[3].Q[0] (FDRE clocked by ap_clk)
Endpoint  : tmp_10_reg_11158[3].D[0] (FDRE clocked by ap_clk)
Path Type : hold

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock ap_clk (rise edge)                                         0.000     0.000
clock source latency                                             0.000     0.000
ap_clk.inpad[0] (.input)                                         0.000     0.000
r1_reg_8321[3].C[0] (FDRE)                                       0.000     0.000
r1_reg_8321[3].Q[0] (FDRE) [clock-to-output]                     0.112     0.112
tmp_10_reg_11158[3].D[0] (FDRE)                                  0.110     0.222
data arrival time                                                          0.222

clock ap_clk (rise edge)                                         0.000     0.000
clock source latency                                             0.000     0.000
ap_clk.inpad[0] (.input)                                         0.000     0.000
tmp_10_reg_11158[3].C[0] (FDRE)                                  0.000     0.000
clock uncertainty                                                0.000     0.000
cell hold time                                                   0.194     0.194
data required time                                                         0.194
--------------------------------------------------------------------------------
data required time                                                        -0.194
data arrival time                                                          0.222
--------------------------------------------------------------------------------
slack (MET)                                                                0.028


#Path 5
Startpoint: r_reg_8299[4].Q[0] (FDRE clocked by ap_clk)
Endpoint  : a_i_255_V_addr_reg_10863[4].D[0] (FDRE clocked by ap_clk)
Path Type : hold

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock ap_clk (rise edge)                                         0.000     0.000
clock source latency                                             0.000     0.000
ap_clk.inpad[0] (.input)                                         0.000     0.000
r_reg_8299[4].C[0] (FDRE)                                        0.000     0.000
r_reg_8299[4].Q[0] (FDRE) [clock-to-output]                      0.099     0.099
a_i_255_V_addr_reg_10863[4].D[0] (FDRE)                          0.110     0.209
data arrival time                                                          0.209

clock ap_clk (rise edge)                                         0.000     0.000
clock source latency                                             0.000     0.000
ap_clk.inpad[0] (.input)                                         0.000     0.000
a_i_255_V_addr_reg_10863[4].C[0] (FDRE)                          0.000     0.000
clock uncertainty                                                0.000     0.000
cell hold time                                                   0.181     0.181
data required time                                                         0.181
--------------------------------------------------------------------------------
data required time                                                        -0.181
data arrival time                                                          0.209
--------------------------------------------------------------------------------
slack (MET)                                                                0.028


#Path 6
Startpoint: grp_matrix_multiply_full_fu_8390.exitcond_flatten_reg_9656_pp0_iter4_reg.Q[0] (FDRE clocked by ap_clk)
Endpoint  : grp_matrix_multiply_full_fu_8390.exitcond_flatten_reg_9656_pp0_iter5_reg.D[0] (FDRE clocked by ap_clk)
Path Type : hold

Point                                                                                                       Incr      Path
--------------------------------------------------------------------------------------------------------------------------
clock ap_clk (rise edge)                                                                                   0.000     0.000
clock source latency                                                                                       0.000     0.000
ap_clk.inpad[0] (.input)                                                                                   0.000     0.000
grp_matrix_multiply_full_fu_8390.exitcond_flatten_reg_9656_pp0_iter4_reg.C[0] (FDRE)                       0.000     0.000
grp_matrix_multiply_full_fu_8390.exitcond_flatten_reg_9656_pp0_iter4_reg.Q[0] (FDRE) [clock-to-output]     0.112     0.112
grp_matrix_multiply_full_fu_8390.exitcond_flatten_reg_9656_pp0_iter5_reg.D[0] (FDRE)                       0.110     0.222
data arrival time                                                                                                    0.222

clock ap_clk (rise edge)                                                                                   0.000     0.000
clock source latency                                                                                       0.000     0.000
ap_clk.inpad[0] (.input)                                                                                   0.000     0.000
grp_matrix_multiply_full_fu_8390.exitcond_flatten_reg_9656_pp0_iter5_reg.C[0] (FDRE)                       0.000     0.000
clock uncertainty                                                                                          0.000     0.000
cell hold time                                                                                             0.194     0.194
data required time                                                                                                   0.194
--------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                  -0.194
data arrival time                                                                                                    0.222
--------------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                          0.028


#Path 7
Startpoint: r_2_reg_11153[3].Q[0] (FDRE clocked by ap_clk)
Endpoint  : r1_reg_8321[3].D[0] (FDRE clocked by ap_clk)
Path Type : hold

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock ap_clk (rise edge)                                         0.000     0.000
clock source latency                                             0.000     0.000
ap_clk.inpad[0] (.input)                                         0.000     0.000
r_2_reg_11153[3].C[0] (FDRE)                                     0.000     0.000
r_2_reg_11153[3].Q[0] (FDRE) [clock-to-output]                   0.112     0.112
r1_reg_8321[3].D[0] (FDRE)                                       0.110     0.222
data arrival time                                                          0.222

clock ap_clk (rise edge)                                         0.000     0.000
clock source latency                                             0.000     0.000
ap_clk.inpad[0] (.input)                                         0.000     0.000
r1_reg_8321[3].C[0] (FDRE)                                       0.000     0.000
clock uncertainty                                                0.000     0.000
cell hold time                                                   0.194     0.194
data required time                                                         0.194
--------------------------------------------------------------------------------
data required time                                                        -0.194
data arrival time                                                          0.222
--------------------------------------------------------------------------------
slack (MET)                                                                0.028


#Path 8
Startpoint: next_mul_reg_11145[14].Q[0] (FDRE clocked by ap_clk)
Endpoint  : phi_mul_reg_8332[14].D[0] (FDRE clocked by ap_clk)
Path Type : hold

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock ap_clk (rise edge)                                         0.000     0.000
clock source latency                                             0.000     0.000
ap_clk.inpad[0] (.input)                                         0.000     0.000
next_mul_reg_11145[14].C[0] (FDRE)                               0.000     0.000
next_mul_reg_11145[14].Q[0] (FDRE) [clock-to-output]             0.112     0.112
phi_mul_reg_8332[14].D[0] (FDRE)                                 0.110     0.222
data arrival time                                                          0.222

clock ap_clk (rise edge)                                         0.000     0.000
clock source latency                                             0.000     0.000
ap_clk.inpad[0] (.input)                                         0.000     0.000
phi_mul_reg_8332[14].C[0] (FDRE)                                 0.000     0.000
clock uncertainty                                                0.000     0.000
cell hold time                                                   0.194     0.194
data required time                                                         0.194
--------------------------------------------------------------------------------
data required time                                                        -0.194
data arrival time                                                          0.222
--------------------------------------------------------------------------------
slack (MET)                                                                0.028


#Path 9
Startpoint: grp_matrix_multiply_full_fu_8390.ap_enable_reg_pp0_iter3.Q[0] (FDRE clocked by ap_clk)
Endpoint  : grp_matrix_multiply_full_fu_8390.ap_enable_reg_pp0_iter4.D[0] (FDRE clocked by ap_clk)
Path Type : hold

Point                                                                                       Incr      Path
----------------------------------------------------------------------------------------------------------
clock ap_clk (rise edge)                                                                   0.000     0.000
clock source latency                                                                       0.000     0.000
ap_clk.inpad[0] (.input)                                                                   0.000     0.000
grp_matrix_multiply_full_fu_8390.ap_enable_reg_pp0_iter3.C[0] (FDRE)                       0.000     0.000
grp_matrix_multiply_full_fu_8390.ap_enable_reg_pp0_iter3.Q[0] (FDRE) [clock-to-output]     0.112     0.112
grp_matrix_multiply_full_fu_8390.ap_enable_reg_pp0_iter4.D[0] (FDRE)                       0.110     0.222
data arrival time                                                                                    0.222

clock ap_clk (rise edge)                                                                   0.000     0.000
clock source latency                                                                       0.000     0.000
ap_clk.inpad[0] (.input)                                                                   0.000     0.000
grp_matrix_multiply_full_fu_8390.ap_enable_reg_pp0_iter4.C[0] (FDRE)                       0.000     0.000
clock uncertainty                                                                          0.000     0.000
cell hold time                                                                             0.194     0.194
data required time                                                                                   0.194
----------------------------------------------------------------------------------------------------------
data required time                                                                                  -0.194
data arrival time                                                                                    0.222
----------------------------------------------------------------------------------------------------------
slack (MET)                                                                                          0.028


#Path 10
Startpoint: grp_matrix_multiply_full_fu_8390.tmp_mid2_v_reg_9670_pp0_iter3_reg[0].Q[0] (FDRE clocked by ap_clk)
Endpoint  : grp_matrix_multiply_full_fu_8390.tmp_mid2_v_reg_9670_pp0_iter4_reg[0].D[0] (FDRE clocked by ap_clk)
Path Type : hold

Point                                                                                                    Incr      Path
-----------------------------------------------------------------------------------------------------------------------
clock ap_clk (rise edge)                                                                                0.000     0.000
clock source latency                                                                                    0.000     0.000
ap_clk.inpad[0] (.input)                                                                                0.000     0.000
grp_matrix_multiply_full_fu_8390.tmp_mid2_v_reg_9670_pp0_iter3_reg[0].C[0] (FDRE)                       0.000     0.000
grp_matrix_multiply_full_fu_8390.tmp_mid2_v_reg_9670_pp0_iter3_reg[0].Q[0] (FDRE) [clock-to-output]     0.112     0.112
grp_matrix_multiply_full_fu_8390.tmp_mid2_v_reg_9670_pp0_iter4_reg[0].D[0] (FDRE)                       0.110     0.222
data arrival time                                                                                                 0.222

clock ap_clk (rise edge)                                                                                0.000     0.000
clock source latency                                                                                    0.000     0.000
ap_clk.inpad[0] (.input)                                                                                0.000     0.000
grp_matrix_multiply_full_fu_8390.tmp_mid2_v_reg_9670_pp0_iter4_reg[0].C[0] (FDRE)                       0.000     0.000
clock uncertainty                                                                                       0.000     0.000
cell hold time                                                                                          0.194     0.194
data required time                                                                                                0.194
-----------------------------------------------------------------------------------------------------------------------
data required time                                                                                               -0.194
data arrival time                                                                                                 0.222
-----------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                       0.028


#Path 11
Startpoint: c_1_reg_10871[6].Q[0] (FDRE clocked by ap_clk)
Endpoint  : c_reg_8310[6].D[0] (FDRE clocked by ap_clk)
Path Type : hold

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock ap_clk (rise edge)                                         0.000     0.000
clock source latency                                             0.000     0.000
ap_clk.inpad[0] (.input)                                         0.000     0.000
c_1_reg_10871[6].C[0] (FDRE)                                     0.000     0.000
c_1_reg_10871[6].Q[0] (FDRE) [clock-to-output]                   0.112     0.112
c_reg_8310[6].D[0] (FDRE)                                        0.110     0.222
data arrival time                                                          0.222

clock ap_clk (rise edge)                                         0.000     0.000
clock source latency                                             0.000     0.000
ap_clk.inpad[0] (.input)                                         0.000     0.000
c_reg_8310[6].C[0] (FDRE)                                        0.000     0.000
clock uncertainty                                                0.000     0.000
cell hold time                                                   0.194     0.194
data required time                                                         0.194
--------------------------------------------------------------------------------
data required time                                                        -0.194
data arrival time                                                          0.222
--------------------------------------------------------------------------------
slack (MET)                                                                0.028


#Path 12
Startpoint: r1_reg_8321[6].Q[0] (FDRE clocked by ap_clk)
Endpoint  : tmp_10_reg_11158[6].D[0] (FDRE clocked by ap_clk)
Path Type : hold

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock ap_clk (rise edge)                                         0.000     0.000
clock source latency                                             0.000     0.000
ap_clk.inpad[0] (.input)                                         0.000     0.000
r1_reg_8321[6].C[0] (FDRE)                                       0.000     0.000
r1_reg_8321[6].Q[0] (FDRE) [clock-to-output]                     0.112     0.112
tmp_10_reg_11158[6].D[0] (FDRE)                                  0.110     0.222
data arrival time                                                          0.222

clock ap_clk (rise edge)                                         0.000     0.000
clock source latency                                             0.000     0.000
ap_clk.inpad[0] (.input)                                         0.000     0.000
tmp_10_reg_11158[6].C[0] (FDRE)                                  0.000     0.000
clock uncertainty                                                0.000     0.000
cell hold time                                                   0.194     0.194
data required time                                                         0.194
--------------------------------------------------------------------------------
data required time                                                        -0.194
data arrival time                                                          0.222
--------------------------------------------------------------------------------
slack (MET)                                                                0.028


#Path 13
Startpoint: c_1_reg_10871[7].Q[0] (FDRE clocked by ap_clk)
Endpoint  : c_reg_8310[7].D[0] (FDRE clocked by ap_clk)
Path Type : hold

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock ap_clk (rise edge)                                         0.000     0.000
clock source latency                                             0.000     0.000
ap_clk.inpad[0] (.input)                                         0.000     0.000
c_1_reg_10871[7].C[0] (FDRE)                                     0.000     0.000
c_1_reg_10871[7].Q[0] (FDRE) [clock-to-output]                   0.112     0.112
c_reg_8310[7].D[0] (FDRE)                                        0.110     0.222
data arrival time                                                          0.222

clock ap_clk (rise edge)                                         0.000     0.000
clock source latency                                             0.000     0.000
ap_clk.inpad[0] (.input)                                         0.000     0.000
c_reg_8310[7].C[0] (FDRE)                                        0.000     0.000
clock uncertainty                                                0.000     0.000
cell hold time                                                   0.194     0.194
data required time                                                         0.194
--------------------------------------------------------------------------------
data required time                                                        -0.194
data arrival time                                                          0.222
--------------------------------------------------------------------------------
slack (MET)                                                                0.028


#Path 14
Startpoint: B_V_q0[7].inpad[0] (.input clocked by ap_clk)
Endpoint  : B_V_load_reg_11175[7].D[0] (FDRE clocked by ap_clk)
Path Type : hold

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock ap_clk (rise edge)                                         0.000     0.000
clock source latency                                             0.000     0.000
input external delay                                             0.000     0.000
B_V_q0[7].inpad[0] (.input)                                      0.000     0.000
B_V_load_reg_11175[7].D[0] (FDRE)                                0.260     0.260
data arrival time                                                          0.260

clock ap_clk (rise edge)                                         0.000     0.000
clock source latency                                             0.000     0.000
ap_clk.inpad[0] (.input)                                         0.000     0.000
B_V_load_reg_11175[7].C[0] (FDRE)                                0.000     0.000
clock uncertainty                                                0.000     0.000
cell hold time                                                   0.194     0.194
data required time                                                         0.194
--------------------------------------------------------------------------------
data required time                                                        -0.194
data arrival time                                                          0.260
--------------------------------------------------------------------------------
slack (MET)                                                                0.066


#Path 15
Startpoint: B_V_q0[5].inpad[0] (.input clocked by ap_clk)
Endpoint  : B_V_load_reg_11175[5].D[0] (FDRE clocked by ap_clk)
Path Type : hold

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock ap_clk (rise edge)                                         0.000     0.000
clock source latency                                             0.000     0.000
input external delay                                             0.000     0.000
B_V_q0[5].inpad[0] (.input)                                      0.000     0.000
B_V_load_reg_11175[5].D[0] (FDRE)                                0.260     0.260
data arrival time                                                          0.260

clock ap_clk (rise edge)                                         0.000     0.000
clock source latency                                             0.000     0.000
ap_clk.inpad[0] (.input)                                         0.000     0.000
B_V_load_reg_11175[5].C[0] (FDRE)                                0.000     0.000
clock uncertainty                                                0.000     0.000
cell hold time                                                   0.194     0.194
data required time                                                         0.194
--------------------------------------------------------------------------------
data required time                                                        -0.194
data arrival time                                                          0.260
--------------------------------------------------------------------------------
slack (MET)                                                                0.066


#Path 16
Startpoint: r1_reg_8321[7].Q[0] (FDRE clocked by ap_clk)
Endpoint  : tmp_10_reg_11158[7].D[0] (FDRE clocked by ap_clk)
Path Type : hold

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock ap_clk (rise edge)                                         0.000     0.000
clock source latency                                             0.000     0.000
ap_clk.inpad[0] (.input)                                         0.000     0.000
r1_reg_8321[7].C[0] (FDRE)                                       0.000     0.000
r1_reg_8321[7].Q[0] (FDRE) [clock-to-output]                     0.112     0.112
tmp_10_reg_11158[7].D[0] (FDRE)                                  0.150     0.262
data arrival time                                                          0.262

clock ap_clk (rise edge)                                         0.000     0.000
clock source latency                                             0.000     0.000
ap_clk.inpad[0] (.input)                                         0.000     0.000
tmp_10_reg_11158[7].C[0] (FDRE)                                  0.000     0.000
clock uncertainty                                                0.000     0.000
cell hold time                                                   0.194     0.194
data required time                                                         0.194
--------------------------------------------------------------------------------
data required time                                                        -0.194
data arrival time                                                          0.262
--------------------------------------------------------------------------------
slack (MET)                                                                0.068


#Path 17
Startpoint: A_V_q0[2].inpad[0] (.input clocked by ap_clk)
Endpoint  : A_V_load_reg_10885[2].D[0] (FDRE clocked by ap_clk)
Path Type : hold

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock ap_clk (rise edge)                                         0.000     0.000
clock source latency                                             0.000     0.000
input external delay                                             0.000     0.000
A_V_q0[2].inpad[0] (.input)                                      0.000     0.000
A_V_load_reg_10885[2].D[0] (FDRE)                                0.260     0.260
data arrival time                                                          0.260

clock ap_clk (rise edge)                                         0.000     0.000
clock source latency                                             0.000     0.000
ap_clk.inpad[0] (.input)                                         0.000     0.000
A_V_load_reg_10885[2].C[0] (FDRE)                                0.000     0.000
clock uncertainty                                                0.000     0.000
cell hold time                                                   0.181     0.181
data required time                                                         0.181
--------------------------------------------------------------------------------
data required time                                                        -0.181
data arrival time                                                          0.260
--------------------------------------------------------------------------------
slack (MET)                                                                0.079


#Path 18
Startpoint: b_i_151_V_U.matrix_multiply_telP_ram_U.q0[0].DOUTADOUT[3] (RAMB18E2 clocked by ap_clk)
Endpoint  : grp_matrix_multiply_full_fu_8390.B_151_V_load_reg_13462[3].D[0] (FDRE clocked by ap_clk)
Path Type : hold

Point                                                                                         Incr      Path
------------------------------------------------------------------------------------------------------------
clock ap_clk (rise edge)                                                                     0.000     0.000
clock source latency                                                                         0.000     0.000
ap_clk.inpad[0] (.input)                                                                     0.000     0.000
b_i_151_V_U.matrix_multiply_telP_ram_U.q0[0].CLKARDCLK[0] (RAMB18E2)                         0.000     0.000
b_i_151_V_U.matrix_multiply_telP_ram_U.q0[0].DOUTADOUT[3] (RAMB18E2) [clock-to-output]       0.204     0.204
grp_matrix_multiply_full_fu_8390.B_151_V_load_reg_13462[3].D[0] (FDRE)                       0.110     0.314
data arrival time                                                                                      0.314

clock ap_clk (rise edge)                                                                     0.000     0.000
clock source latency                                                                         0.000     0.000
ap_clk.inpad[0] (.input)                                                                     0.000     0.000
grp_matrix_multiply_full_fu_8390.B_151_V_load_reg_13462[3].C[0] (FDRE)                       0.000     0.000
clock uncertainty                                                                            0.000     0.000
cell hold time                                                                               0.194     0.194
data required time                                                                                     0.194
------------------------------------------------------------------------------------------------------------
data required time                                                                                    -0.194
data arrival time                                                                                      0.314
------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                            0.120


#Path 19
Startpoint: a_i_121_V_U.matrix_multiply_tdEe_ram_U.q0[0].DOUTADOUT[2] (RAMB18E2 clocked by ap_clk)
Endpoint  : grp_matrix_multiply_full_fu_8390.A_121_V_load_reg_13167[2].D[0] (FDRE clocked by ap_clk)
Path Type : hold

Point                                                                                         Incr      Path
------------------------------------------------------------------------------------------------------------
clock ap_clk (rise edge)                                                                     0.000     0.000
clock source latency                                                                         0.000     0.000
ap_clk.inpad[0] (.input)                                                                     0.000     0.000
a_i_121_V_U.matrix_multiply_tdEe_ram_U.q0[0].CLKARDCLK[0] (RAMB18E2)                         0.000     0.000
a_i_121_V_U.matrix_multiply_tdEe_ram_U.q0[0].DOUTADOUT[2] (RAMB18E2) [clock-to-output]       0.204     0.204
grp_matrix_multiply_full_fu_8390.A_121_V_load_reg_13167[2].D[0] (FDRE)                       0.110     0.314
data arrival time                                                                                      0.314

clock ap_clk (rise edge)                                                                     0.000     0.000
clock source latency                                                                         0.000     0.000
ap_clk.inpad[0] (.input)                                                                     0.000     0.000
grp_matrix_multiply_full_fu_8390.A_121_V_load_reg_13167[2].C[0] (FDRE)                       0.000     0.000
clock uncertainty                                                                            0.000     0.000
cell hold time                                                                               0.194     0.194
data required time                                                                                     0.194
------------------------------------------------------------------------------------------------------------
data required time                                                                                    -0.194
data arrival time                                                                                      0.314
------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                            0.120


#Path 20
Startpoint: r_reg_8299[3].Q[0] (FDRE clocked by ap_clk)
Endpoint  : r_1_reg_9578[1].D[0] (FDRE clocked by ap_clk)
Path Type : hold

Point                                                                                                                    Incr      Path
---------------------------------------------------------------------------------------------------------------------------------------
clock ap_clk (rise edge)                                                                                                0.000     0.000
clock source latency                                                                                                    0.000     0.000
ap_clk.inpad[0] (.input)                                                                                                0.000     0.000
r_reg_8299[3].C[0] (FDRE)                                                                                               0.000     0.000
r_reg_8299[3].Q[0] (FDRE) [clock-to-output]                                                                             0.099     0.099
$techmap118162$auto$alumacc.cc:485:replace_alu$31229.slice[0].carry4_1st_full.CO[0].S[3] (CARRY4)                       0.110     0.209
$techmap118162$auto$alumacc.cc:485:replace_alu$31229.slice[0].carry4_1st_full.CO[0].O[1] (CARRY4)                       0.106     0.315
r_1_reg_9578[1].D[0] (FDRE)                                                                                             0.000     0.315
data arrival time                                                                                                                 0.315

clock ap_clk (rise edge)                                                                                                0.000     0.000
clock source latency                                                                                                    0.000     0.000
ap_clk.inpad[0] (.input)                                                                                                0.000     0.000
r_1_reg_9578[1].C[0] (FDRE)                                                                                             0.000     0.000
clock uncertainty                                                                                                       0.000     0.000
cell hold time                                                                                                          0.194     0.194
data required time                                                                                                                0.194
---------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                               -0.194
data arrival time                                                                                                                 0.315
---------------------------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                                       0.121


#Path 21
Startpoint: r_reg_8299[3].Q[0] (FDRE clocked by ap_clk)
Endpoint  : r_1_reg_9578[0].D[0] (FDRE clocked by ap_clk)
Path Type : hold

Point                                                                                                                    Incr      Path
---------------------------------------------------------------------------------------------------------------------------------------
clock ap_clk (rise edge)                                                                                                0.000     0.000
clock source latency                                                                                                    0.000     0.000
ap_clk.inpad[0] (.input)                                                                                                0.000     0.000
r_reg_8299[3].C[0] (FDRE)                                                                                               0.000     0.000
r_reg_8299[3].Q[0] (FDRE) [clock-to-output]                                                                             0.099     0.099
$techmap118162$auto$alumacc.cc:485:replace_alu$31229.slice[0].carry4_1st_full.CO[0].S[3] (CARRY4)                       0.110     0.209
$techmap118162$auto$alumacc.cc:485:replace_alu$31229.slice[0].carry4_1st_full.CO[0].O[0] (CARRY4)                       0.106     0.315
r_1_reg_9578[0].D[0] (FDRE)                                                                                             0.000     0.315
data arrival time                                                                                                                 0.315

clock ap_clk (rise edge)                                                                                                0.000     0.000
clock source latency                                                                                                    0.000     0.000
ap_clk.inpad[0] (.input)                                                                                                0.000     0.000
r_1_reg_9578[0].C[0] (FDRE)                                                                                             0.000     0.000
clock uncertainty                                                                                                       0.000     0.000
cell hold time                                                                                                          0.194     0.194
data required time                                                                                                                0.194
---------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                               -0.194
data arrival time                                                                                                                 0.315
---------------------------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                                       0.121


#Path 22
Startpoint: c_2_reg_11165[4].Q[0] (FDRE clocked by ap_clk)
Endpoint  : c2_reg_8344[4].D[0] (FDRE clocked by ap_clk)
Path Type : hold

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock ap_clk (rise edge)                                         0.000     0.000
clock source latency                                             0.000     0.000
ap_clk.inpad[0] (.input)                                         0.000     0.000
c_2_reg_11165[4].C[0] (FDRE)                                     0.000     0.000
c_2_reg_11165[4].Q[0] (FDRE) [clock-to-output]                   0.099     0.099
c2_reg_8344[4].D[0] (FDRE)                                       0.220     0.319
data arrival time                                                          0.319

clock ap_clk (rise edge)                                         0.000     0.000
clock source latency                                             0.000     0.000
ap_clk.inpad[0] (.input)                                         0.000     0.000
c2_reg_8344[4].C[0] (FDRE)                                       0.000     0.000
clock uncertainty                                                0.000     0.000
cell hold time                                                   0.194     0.194
data required time                                                         0.194
--------------------------------------------------------------------------------
data required time                                                        -0.194
data arrival time                                                          0.319
--------------------------------------------------------------------------------
slack (MET)                                                                0.125


#Path 23
Startpoint: grp_matrix_multiply_full_fu_8390.Col_assign_mid2_reg_9665_pp0_iter2_reg[3].Q[0] (FDRE clocked by ap_clk)
Endpoint  : grp_matrix_multiply_full_fu_8390.Col_assign_mid2_reg_9665_pp0_iter3_reg[3].D[0] (FDRE clocked by ap_clk)
Path Type : hold

Point                                                                                                         Incr      Path
----------------------------------------------------------------------------------------------------------------------------
clock ap_clk (rise edge)                                                                                     0.000     0.000
clock source latency                                                                                         0.000     0.000
ap_clk.inpad[0] (.input)                                                                                     0.000     0.000
grp_matrix_multiply_full_fu_8390.Col_assign_mid2_reg_9665_pp0_iter2_reg[3].C[0] (FDRE)                       0.000     0.000
grp_matrix_multiply_full_fu_8390.Col_assign_mid2_reg_9665_pp0_iter2_reg[3].Q[0] (FDRE) [clock-to-output]     0.099     0.099
grp_matrix_multiply_full_fu_8390.Col_assign_mid2_reg_9665_pp0_iter3_reg[3].D[0] (FDRE)                       0.220     0.319
data arrival time                                                                                                      0.319

clock ap_clk (rise edge)                                                                                     0.000     0.000
clock source latency                                                                                         0.000     0.000
ap_clk.inpad[0] (.input)                                                                                     0.000     0.000
grp_matrix_multiply_full_fu_8390.Col_assign_mid2_reg_9665_pp0_iter3_reg[3].C[0] (FDRE)                       0.000     0.000
clock uncertainty                                                                                            0.000     0.000
cell hold time                                                                                               0.194     0.194
data required time                                                                                                     0.194
----------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                    -0.194
data arrival time                                                                                                      0.319
----------------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                            0.125


#Path 24
Startpoint: r_3_reg_12723[7].Q[0] (FDRE clocked by ap_clk)
Endpoint  : r2_reg_8356[7].D[0] (FDRE clocked by ap_clk)
Path Type : hold

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock ap_clk (rise edge)                                         0.000     0.000
clock source latency                                             0.000     0.000
ap_clk.inpad[0] (.input)                                         0.000     0.000
r_3_reg_12723[7].C[0] (FDRE)                                     0.000     0.000
r_3_reg_12723[7].Q[0] (FDRE) [clock-to-output]                   0.099     0.099
r2_reg_8356[7].D[0] (FDRE)                                       0.220     0.319
data arrival time                                                          0.319

clock ap_clk (rise edge)                                         0.000     0.000
clock source latency                                             0.000     0.000
ap_clk.inpad[0] (.input)                                         0.000     0.000
r2_reg_8356[7].C[0] (FDRE)                                       0.000     0.000
clock uncertainty                                                0.000     0.000
cell hold time                                                   0.194     0.194
data required time                                                         0.194
--------------------------------------------------------------------------------
data required time                                                        -0.194
data arrival time                                                          0.319
--------------------------------------------------------------------------------
slack (MET)                                                                0.125


#Path 25
Startpoint: r_reg_8299[3].Q[0] (FDRE clocked by ap_clk)
Endpoint  : a_i_255_V_addr_reg_10863[3].D[0] (FDRE clocked by ap_clk)
Path Type : hold

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock ap_clk (rise edge)                                         0.000     0.000
clock source latency                                             0.000     0.000
ap_clk.inpad[0] (.input)                                         0.000     0.000
r_reg_8299[3].C[0] (FDRE)                                        0.000     0.000
r_reg_8299[3].Q[0] (FDRE) [clock-to-output]                      0.099     0.099
a_i_255_V_addr_reg_10863[3].D[0] (FDRE)                          0.220     0.319
data arrival time                                                          0.319

clock ap_clk (rise edge)                                         0.000     0.000
clock source latency                                             0.000     0.000
ap_clk.inpad[0] (.input)                                         0.000     0.000
a_i_255_V_addr_reg_10863[3].C[0] (FDRE)                          0.000     0.000
clock uncertainty                                                0.000     0.000
cell hold time                                                   0.194     0.194
data required time                                                         0.194
--------------------------------------------------------------------------------
data required time                                                        -0.194
data arrival time                                                          0.319
--------------------------------------------------------------------------------
slack (MET)                                                                0.125


#Path 26
Startpoint: next_mul2_reg_12715[10].Q[0] (FDRE clocked by ap_clk)
Endpoint  : phi_mul1_reg_8367[10].D[0] (FDRE clocked by ap_clk)
Path Type : hold

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock ap_clk (rise edge)                                         0.000     0.000
clock source latency                                             0.000     0.000
ap_clk.inpad[0] (.input)                                         0.000     0.000
next_mul2_reg_12715[10].C[0] (FDRE)                              0.000     0.000
next_mul2_reg_12715[10].Q[0] (FDRE) [clock-to-output]            0.099     0.099
phi_mul1_reg_8367[10].D[0] (FDRE)                                0.220     0.319
data arrival time                                                          0.319

clock ap_clk (rise edge)                                         0.000     0.000
clock source latency                                             0.000     0.000
ap_clk.inpad[0] (.input)                                         0.000     0.000
phi_mul1_reg_8367[10].C[0] (FDRE)                                0.000     0.000
clock uncertainty                                                0.000     0.000
cell hold time                                                   0.194     0.194
data required time                                                         0.194
--------------------------------------------------------------------------------
data required time                                                        -0.194
data arrival time                                                          0.319
--------------------------------------------------------------------------------
slack (MET)                                                                0.125


#Path 27
Startpoint: r_3_reg_12723[8].Q[0] (FDRE clocked by ap_clk)
Endpoint  : r2_reg_8356[8].D[0] (FDRE clocked by ap_clk)
Path Type : hold

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock ap_clk (rise edge)                                         0.000     0.000
clock source latency                                             0.000     0.000
ap_clk.inpad[0] (.input)                                         0.000     0.000
r_3_reg_12723[8].C[0] (FDRE)                                     0.000     0.000
r_3_reg_12723[8].Q[0] (FDRE) [clock-to-output]                   0.099     0.099
r2_reg_8356[8].D[0] (FDRE)                                       0.220     0.319
data arrival time                                                          0.319

clock ap_clk (rise edge)                                         0.000     0.000
clock source latency                                             0.000     0.000
ap_clk.inpad[0] (.input)                                         0.000     0.000
r2_reg_8356[8].C[0] (FDRE)                                       0.000     0.000
clock uncertainty                                                0.000     0.000
cell hold time                                                   0.194     0.194
data required time                                                         0.194
--------------------------------------------------------------------------------
data required time                                                        -0.194
data arrival time                                                          0.319
--------------------------------------------------------------------------------
slack (MET)                                                                0.125


#Path 28
Startpoint: next_mul_reg_11145[1].Q[0] (FDRE clocked by ap_clk)
Endpoint  : phi_mul_reg_8332[1].D[0] (FDRE clocked by ap_clk)
Path Type : hold

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock ap_clk (rise edge)                                         0.000     0.000
clock source latency                                             0.000     0.000
ap_clk.inpad[0] (.input)                                         0.000     0.000
next_mul_reg_11145[1].C[0] (FDRE)                                0.000     0.000
next_mul_reg_11145[1].Q[0] (FDRE) [clock-to-output]              0.099     0.099
phi_mul_reg_8332[1].D[0] (FDRE)                                  0.220     0.319
data arrival time                                                          0.319

clock ap_clk (rise edge)                                         0.000     0.000
clock source latency                                             0.000     0.000
ap_clk.inpad[0] (.input)                                         0.000     0.000
phi_mul_reg_8332[1].C[0] (FDRE)                                  0.000     0.000
clock uncertainty                                                0.000     0.000
cell hold time                                                   0.194     0.194
data required time                                                         0.194
--------------------------------------------------------------------------------
data required time                                                        -0.194
data arrival time                                                          0.319
--------------------------------------------------------------------------------
slack (MET)                                                                0.125


#Path 29
Startpoint: r_1_reg_9578[8].Q[0] (FDRE clocked by ap_clk)
Endpoint  : r_reg_8299[8].D[0] (FDRE clocked by ap_clk)
Path Type : hold

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock ap_clk (rise edge)                                         0.000     0.000
clock source latency                                             0.000     0.000
ap_clk.inpad[0] (.input)                                         0.000     0.000
r_1_reg_9578[8].C[0] (FDRE)                                      0.000     0.000
r_1_reg_9578[8].Q[0] (FDRE) [clock-to-output]                    0.099     0.099
r_reg_8299[8].D[0] (FDRE)                                        0.220     0.319
data arrival time                                                          0.319

clock ap_clk (rise edge)                                         0.000     0.000
clock source latency                                             0.000     0.000
ap_clk.inpad[0] (.input)                                         0.000     0.000
r_reg_8299[8].C[0] (FDRE)                                        0.000     0.000
clock uncertainty                                                0.000     0.000
cell hold time                                                   0.194     0.194
data required time                                                         0.194
--------------------------------------------------------------------------------
data required time                                                        -0.194
data arrival time                                                          0.319
--------------------------------------------------------------------------------
slack (MET)                                                                0.125


#Path 30
Startpoint: r_2_reg_11153[4].Q[0] (FDRE clocked by ap_clk)
Endpoint  : r1_reg_8321[4].D[0] (FDRE clocked by ap_clk)
Path Type : hold

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock ap_clk (rise edge)                                         0.000     0.000
clock source latency                                             0.000     0.000
ap_clk.inpad[0] (.input)                                         0.000     0.000
r_2_reg_11153[4].C[0] (FDRE)                                     0.000     0.000
r_2_reg_11153[4].Q[0] (FDRE) [clock-to-output]                   0.099     0.099
r1_reg_8321[4].D[0] (FDRE)                                       0.220     0.319
data arrival time                                                          0.319

clock ap_clk (rise edge)                                         0.000     0.000
clock source latency                                             0.000     0.000
ap_clk.inpad[0] (.input)                                         0.000     0.000
r1_reg_8321[4].C[0] (FDRE)                                       0.000     0.000
clock uncertainty                                                0.000     0.000
cell hold time                                                   0.194     0.194
data required time                                                         0.194
--------------------------------------------------------------------------------
data required time                                                        -0.194
data arrival time                                                          0.319
--------------------------------------------------------------------------------
slack (MET)                                                                0.125


#Path 31
Startpoint: r_2_reg_11153[0].Q[0] (FDRE clocked by ap_clk)
Endpoint  : r1_reg_8321[0].D[0] (FDRE clocked by ap_clk)
Path Type : hold

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock ap_clk (rise edge)                                         0.000     0.000
clock source latency                                             0.000     0.000
ap_clk.inpad[0] (.input)                                         0.000     0.000
r_2_reg_11153[0].C[0] (FDRE)                                     0.000     0.000
r_2_reg_11153[0].Q[0] (FDRE) [clock-to-output]                   0.099     0.099
r1_reg_8321[0].D[0] (FDRE)                                       0.220     0.319
data arrival time                                                          0.319

clock ap_clk (rise edge)                                         0.000     0.000
clock source latency                                             0.000     0.000
ap_clk.inpad[0] (.input)                                         0.000     0.000
r1_reg_8321[0].C[0] (FDRE)                                       0.000     0.000
clock uncertainty                                                0.000     0.000
cell hold time                                                   0.194     0.194
data required time                                                         0.194
--------------------------------------------------------------------------------
data required time                                                        -0.194
data arrival time                                                          0.319
--------------------------------------------------------------------------------
slack (MET)                                                                0.125


#Path 32
Startpoint: r_reg_8299[7].Q[0] (FDRE clocked by ap_clk)
Endpoint  : r_1_reg_9578[4].D[0] (FDRE clocked by ap_clk)
Path Type : hold

Point                                                                                                                Incr      Path
-----------------------------------------------------------------------------------------------------------------------------------
clock ap_clk (rise edge)                                                                                            0.000     0.000
clock source latency                                                                                                0.000     0.000
ap_clk.inpad[0] (.input)                                                                                            0.000     0.000
r_reg_8299[7].C[0] (FDRE)                                                                                           0.000     0.000
r_reg_8299[7].Q[0] (FDRE) [clock-to-output]                                                                         0.112     0.112
$techmap118163$auto$alumacc.cc:485:replace_alu$31229.slice[1].carry4_full.CO[0].S[3] (CARRY4)                       0.110     0.222
$techmap118163$auto$alumacc.cc:485:replace_alu$31229.slice[1].carry4_full.CO[0].O[0] (CARRY4)                       0.106     0.328
r_1_reg_9578[4].D[0] (FDRE)                                                                                         0.000     0.328
data arrival time                                                                                                             0.328

clock ap_clk (rise edge)                                                                                            0.000     0.000
clock source latency                                                                                                0.000     0.000
ap_clk.inpad[0] (.input)                                                                                            0.000     0.000
r_1_reg_9578[4].C[0] (FDRE)                                                                                         0.000     0.000
clock uncertainty                                                                                                   0.000     0.000
cell hold time                                                                                                      0.194     0.194
data required time                                                                                                            0.194
-----------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                           -0.194
data arrival time                                                                                                             0.328
-----------------------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                                   0.134


#Path 33
Startpoint: r1_reg_8321[5].Q[0] (FDRE clocked by ap_clk)
Endpoint  : tmp_10_reg_11158[5].D[0] (FDRE clocked by ap_clk)
Path Type : hold

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock ap_clk (rise edge)                                         0.000     0.000
clock source latency                                             0.000     0.000
ap_clk.inpad[0] (.input)                                         0.000     0.000
r1_reg_8321[5].C[0] (FDRE)                                       0.000     0.000
r1_reg_8321[5].Q[0] (FDRE) [clock-to-output]                     0.112     0.112
tmp_10_reg_11158[5].D[0] (FDRE)                                  0.220     0.332
data arrival time                                                          0.332

clock ap_clk (rise edge)                                         0.000     0.000
clock source latency                                             0.000     0.000
ap_clk.inpad[0] (.input)                                         0.000     0.000
tmp_10_reg_11158[5].C[0] (FDRE)                                  0.000     0.000
clock uncertainty                                                0.000     0.000
cell hold time                                                   0.194     0.194
data required time                                                         0.194
--------------------------------------------------------------------------------
data required time                                                        -0.194
data arrival time                                                          0.332
--------------------------------------------------------------------------------
slack (MET)                                                                0.138


#Path 34
Startpoint: next_mul2_reg_12715[5].Q[0] (FDRE clocked by ap_clk)
Endpoint  : phi_mul1_reg_8367[5].D[0] (FDRE clocked by ap_clk)
Path Type : hold

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock ap_clk (rise edge)                                         0.000     0.000
clock source latency                                             0.000     0.000
ap_clk.inpad[0] (.input)                                         0.000     0.000
next_mul2_reg_12715[5].C[0] (FDRE)                               0.000     0.000
next_mul2_reg_12715[5].Q[0] (FDRE) [clock-to-output]             0.112     0.112
phi_mul1_reg_8367[5].D[0] (FDRE)                                 0.220     0.332
data arrival time                                                          0.332

clock ap_clk (rise edge)                                         0.000     0.000
clock source latency                                             0.000     0.000
ap_clk.inpad[0] (.input)                                         0.000     0.000
phi_mul1_reg_8367[5].C[0] (FDRE)                                 0.000     0.000
clock uncertainty                                                0.000     0.000
cell hold time                                                   0.194     0.194
data required time                                                         0.194
--------------------------------------------------------------------------------
data required time                                                        -0.194
data arrival time                                                          0.332
--------------------------------------------------------------------------------
slack (MET)                                                                0.138


#Path 35
Startpoint: c_2_reg_11165[3].Q[0] (FDRE clocked by ap_clk)
Endpoint  : c2_reg_8344[3].D[0] (FDRE clocked by ap_clk)
Path Type : hold

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock ap_clk (rise edge)                                         0.000     0.000
clock source latency                                             0.000     0.000
ap_clk.inpad[0] (.input)                                         0.000     0.000
c_2_reg_11165[3].C[0] (FDRE)                                     0.000     0.000
c_2_reg_11165[3].Q[0] (FDRE) [clock-to-output]                   0.112     0.112
c2_reg_8344[3].D[0] (FDRE)                                       0.220     0.332
data arrival time                                                          0.332

clock ap_clk (rise edge)                                         0.000     0.000
clock source latency                                             0.000     0.000
ap_clk.inpad[0] (.input)                                         0.000     0.000
c2_reg_8344[3].C[0] (FDRE)                                       0.000     0.000
clock uncertainty                                                0.000     0.000
cell hold time                                                   0.194     0.194
data required time                                                         0.194
--------------------------------------------------------------------------------
data required time                                                        -0.194
data arrival time                                                          0.332
--------------------------------------------------------------------------------
slack (MET)                                                                0.138


#Path 36
Startpoint: next_mul_reg_11145[2].Q[0] (FDRE clocked by ap_clk)
Endpoint  : phi_mul_reg_8332[2].D[0] (FDRE clocked by ap_clk)
Path Type : hold

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock ap_clk (rise edge)                                         0.000     0.000
clock source latency                                             0.000     0.000
ap_clk.inpad[0] (.input)                                         0.000     0.000
next_mul_reg_11145[2].C[0] (FDRE)                                0.000     0.000
next_mul_reg_11145[2].Q[0] (FDRE) [clock-to-output]              0.112     0.112
phi_mul_reg_8332[2].D[0] (FDRE)                                  0.220     0.332
data arrival time                                                          0.332

clock ap_clk (rise edge)                                         0.000     0.000
clock source latency                                             0.000     0.000
ap_clk.inpad[0] (.input)                                         0.000     0.000
phi_mul_reg_8332[2].C[0] (FDRE)                                  0.000     0.000
clock uncertainty                                                0.000     0.000
cell hold time                                                   0.194     0.194
data required time                                                         0.194
--------------------------------------------------------------------------------
data required time                                                        -0.194
data arrival time                                                          0.332
--------------------------------------------------------------------------------
slack (MET)                                                                0.138


#Path 37
Startpoint: next_mul_reg_11145[3].Q[0] (FDRE clocked by ap_clk)
Endpoint  : phi_mul_reg_8332[3].D[0] (FDRE clocked by ap_clk)
Path Type : hold

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock ap_clk (rise edge)                                         0.000     0.000
clock source latency                                             0.000     0.000
ap_clk.inpad[0] (.input)                                         0.000     0.000
next_mul_reg_11145[3].C[0] (FDRE)                                0.000     0.000
next_mul_reg_11145[3].Q[0] (FDRE) [clock-to-output]              0.112     0.112
phi_mul_reg_8332[3].D[0] (FDRE)                                  0.220     0.332
data arrival time                                                          0.332

clock ap_clk (rise edge)                                         0.000     0.000
clock source latency                                             0.000     0.000
ap_clk.inpad[0] (.input)                                         0.000     0.000
phi_mul_reg_8332[3].C[0] (FDRE)                                  0.000     0.000
clock uncertainty                                                0.000     0.000
cell hold time                                                   0.194     0.194
data required time                                                         0.194
--------------------------------------------------------------------------------
data required time                                                        -0.194
data arrival time                                                          0.332
--------------------------------------------------------------------------------
slack (MET)                                                                0.138


#Path 38
Startpoint: next_mul_reg_11145[5].Q[0] (FDRE clocked by ap_clk)
Endpoint  : phi_mul_reg_8332[5].D[0] (FDRE clocked by ap_clk)
Path Type : hold

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock ap_clk (rise edge)                                         0.000     0.000
clock source latency                                             0.000     0.000
ap_clk.inpad[0] (.input)                                         0.000     0.000
next_mul_reg_11145[5].C[0] (FDRE)                                0.000     0.000
next_mul_reg_11145[5].Q[0] (FDRE) [clock-to-output]              0.112     0.112
phi_mul_reg_8332[5].D[0] (FDRE)                                  0.220     0.332
data arrival time                                                          0.332

clock ap_clk (rise edge)                                         0.000     0.000
clock source latency                                             0.000     0.000
ap_clk.inpad[0] (.input)                                         0.000     0.000
phi_mul_reg_8332[5].C[0] (FDRE)                                  0.000     0.000
clock uncertainty                                                0.000     0.000
cell hold time                                                   0.194     0.194
data required time                                                         0.194
--------------------------------------------------------------------------------
data required time                                                        -0.194
data arrival time                                                          0.332
--------------------------------------------------------------------------------
slack (MET)                                                                0.138


#Path 39
Startpoint: next_mul_reg_11145[6].Q[0] (FDRE clocked by ap_clk)
Endpoint  : phi_mul_reg_8332[6].D[0] (FDRE clocked by ap_clk)
Path Type : hold

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock ap_clk (rise edge)                                         0.000     0.000
clock source latency                                             0.000     0.000
ap_clk.inpad[0] (.input)                                         0.000     0.000
next_mul_reg_11145[6].C[0] (FDRE)                                0.000     0.000
next_mul_reg_11145[6].Q[0] (FDRE) [clock-to-output]              0.112     0.112
phi_mul_reg_8332[6].D[0] (FDRE)                                  0.220     0.332
data arrival time                                                          0.332

clock ap_clk (rise edge)                                         0.000     0.000
clock source latency                                             0.000     0.000
ap_clk.inpad[0] (.input)                                         0.000     0.000
phi_mul_reg_8332[6].C[0] (FDRE)                                  0.000     0.000
clock uncertainty                                                0.000     0.000
cell hold time                                                   0.194     0.194
data required time                                                         0.194
--------------------------------------------------------------------------------
data required time                                                        -0.194
data arrival time                                                          0.332
--------------------------------------------------------------------------------
slack (MET)                                                                0.138


#Path 40
Startpoint: c_2_reg_11165[2].Q[0] (FDRE clocked by ap_clk)
Endpoint  : c2_reg_8344[2].D[0] (FDRE clocked by ap_clk)
Path Type : hold

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock ap_clk (rise edge)                                         0.000     0.000
clock source latency                                             0.000     0.000
ap_clk.inpad[0] (.input)                                         0.000     0.000
c_2_reg_11165[2].C[0] (FDRE)                                     0.000     0.000
c_2_reg_11165[2].Q[0] (FDRE) [clock-to-output]                   0.112     0.112
c2_reg_8344[2].D[0] (FDRE)                                       0.220     0.332
data arrival time                                                          0.332

clock ap_clk (rise edge)                                         0.000     0.000
clock source latency                                             0.000     0.000
ap_clk.inpad[0] (.input)                                         0.000     0.000
c2_reg_8344[2].C[0] (FDRE)                                       0.000     0.000
clock uncertainty                                                0.000     0.000
cell hold time                                                   0.194     0.194
data required time                                                         0.194
--------------------------------------------------------------------------------
data required time                                                        -0.194
data arrival time                                                          0.332
--------------------------------------------------------------------------------
slack (MET)                                                                0.138


#Path 41
Startpoint: next_mul_reg_11145[9].Q[0] (FDRE clocked by ap_clk)
Endpoint  : phi_mul_reg_8332[9].D[0] (FDRE clocked by ap_clk)
Path Type : hold

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock ap_clk (rise edge)                                         0.000     0.000
clock source latency                                             0.000     0.000
ap_clk.inpad[0] (.input)                                         0.000     0.000
next_mul_reg_11145[9].C[0] (FDRE)                                0.000     0.000
next_mul_reg_11145[9].Q[0] (FDRE) [clock-to-output]              0.112     0.112
phi_mul_reg_8332[9].D[0] (FDRE)                                  0.220     0.332
data arrival time                                                          0.332

clock ap_clk (rise edge)                                         0.000     0.000
clock source latency                                             0.000     0.000
ap_clk.inpad[0] (.input)                                         0.000     0.000
phi_mul_reg_8332[9].C[0] (FDRE)                                  0.000     0.000
clock uncertainty                                                0.000     0.000
cell hold time                                                   0.194     0.194
data required time                                                         0.194
--------------------------------------------------------------------------------
data required time                                                        -0.194
data arrival time                                                          0.332
--------------------------------------------------------------------------------
slack (MET)                                                                0.138


#Path 42
Startpoint: next_mul_reg_11145[10].Q[0] (FDRE clocked by ap_clk)
Endpoint  : phi_mul_reg_8332[10].D[0] (FDRE clocked by ap_clk)
Path Type : hold

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock ap_clk (rise edge)                                         0.000     0.000
clock source latency                                             0.000     0.000
ap_clk.inpad[0] (.input)                                         0.000     0.000
next_mul_reg_11145[10].C[0] (FDRE)                               0.000     0.000
next_mul_reg_11145[10].Q[0] (FDRE) [clock-to-output]             0.112     0.112
phi_mul_reg_8332[10].D[0] (FDRE)                                 0.220     0.332
data arrival time                                                          0.332

clock ap_clk (rise edge)                                         0.000     0.000
clock source latency                                             0.000     0.000
ap_clk.inpad[0] (.input)                                         0.000     0.000
phi_mul_reg_8332[10].C[0] (FDRE)                                 0.000     0.000
clock uncertainty                                                0.000     0.000
cell hold time                                                   0.194     0.194
data required time                                                         0.194
--------------------------------------------------------------------------------
data required time                                                        -0.194
data arrival time                                                          0.332
--------------------------------------------------------------------------------
slack (MET)                                                                0.138


#Path 43
Startpoint: next_mul_reg_11145[12].Q[0] (FDRE clocked by ap_clk)
Endpoint  : phi_mul_reg_8332[12].D[0] (FDRE clocked by ap_clk)
Path Type : hold

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock ap_clk (rise edge)                                         0.000     0.000
clock source latency                                             0.000     0.000
ap_clk.inpad[0] (.input)                                         0.000     0.000
next_mul_reg_11145[12].C[0] (FDRE)                               0.000     0.000
next_mul_reg_11145[12].Q[0] (FDRE) [clock-to-output]             0.112     0.112
phi_mul_reg_8332[12].D[0] (FDRE)                                 0.220     0.332
data arrival time                                                          0.332

clock ap_clk (rise edge)                                         0.000     0.000
clock source latency                                             0.000     0.000
ap_clk.inpad[0] (.input)                                         0.000     0.000
phi_mul_reg_8332[12].C[0] (FDRE)                                 0.000     0.000
clock uncertainty                                                0.000     0.000
cell hold time                                                   0.194     0.194
data required time                                                         0.194
--------------------------------------------------------------------------------
data required time                                                        -0.194
data arrival time                                                          0.332
--------------------------------------------------------------------------------
slack (MET)                                                                0.138


#Path 44
Startpoint: next_mul_reg_11145[15].Q[0] (FDRE clocked by ap_clk)
Endpoint  : phi_mul_reg_8332[15].D[0] (FDRE clocked by ap_clk)
Path Type : hold

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock ap_clk (rise edge)                                         0.000     0.000
clock source latency                                             0.000     0.000
ap_clk.inpad[0] (.input)                                         0.000     0.000
next_mul_reg_11145[15].C[0] (FDRE)                               0.000     0.000
next_mul_reg_11145[15].Q[0] (FDRE) [clock-to-output]             0.112     0.112
phi_mul_reg_8332[15].D[0] (FDRE)                                 0.220     0.332
data arrival time                                                          0.332

clock ap_clk (rise edge)                                         0.000     0.000
clock source latency                                             0.000     0.000
ap_clk.inpad[0] (.input)                                         0.000     0.000
phi_mul_reg_8332[15].C[0] (FDRE)                                 0.000     0.000
clock uncertainty                                                0.000     0.000
cell hold time                                                   0.194     0.194
data required time                                                         0.194
--------------------------------------------------------------------------------
data required time                                                        -0.194
data arrival time                                                          0.332
--------------------------------------------------------------------------------
slack (MET)                                                                0.138


#Path 45
Startpoint: r_3_reg_12723[1].Q[0] (FDRE clocked by ap_clk)
Endpoint  : r2_reg_8356[1].D[0] (FDRE clocked by ap_clk)
Path Type : hold

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock ap_clk (rise edge)                                         0.000     0.000
clock source latency                                             0.000     0.000
ap_clk.inpad[0] (.input)                                         0.000     0.000
r_3_reg_12723[1].C[0] (FDRE)                                     0.000     0.000
r_3_reg_12723[1].Q[0] (FDRE) [clock-to-output]                   0.112     0.112
r2_reg_8356[1].D[0] (FDRE)                                       0.220     0.332
data arrival time                                                          0.332

clock ap_clk (rise edge)                                         0.000     0.000
clock source latency                                             0.000     0.000
ap_clk.inpad[0] (.input)                                         0.000     0.000
r2_reg_8356[1].C[0] (FDRE)                                       0.000     0.000
clock uncertainty                                                0.000     0.000
cell hold time                                                   0.194     0.194
data required time                                                         0.194
--------------------------------------------------------------------------------
data required time                                                        -0.194
data arrival time                                                          0.332
--------------------------------------------------------------------------------
slack (MET)                                                                0.138


#Path 46
Startpoint: grp_matrix_multiply_full_fu_8390.Col_assign_mid2_reg_9665_pp0_iter2_reg[7].Q[0] (FDRE clocked by ap_clk)
Endpoint  : grp_matrix_multiply_full_fu_8390.Col_assign_mid2_reg_9665_pp0_iter3_reg[7].D[0] (FDRE clocked by ap_clk)
Path Type : hold

Point                                                                                                         Incr      Path
----------------------------------------------------------------------------------------------------------------------------
clock ap_clk (rise edge)                                                                                     0.000     0.000
clock source latency                                                                                         0.000     0.000
ap_clk.inpad[0] (.input)                                                                                     0.000     0.000
grp_matrix_multiply_full_fu_8390.Col_assign_mid2_reg_9665_pp0_iter2_reg[7].C[0] (FDRE)                       0.000     0.000
grp_matrix_multiply_full_fu_8390.Col_assign_mid2_reg_9665_pp0_iter2_reg[7].Q[0] (FDRE) [clock-to-output]     0.112     0.112
grp_matrix_multiply_full_fu_8390.Col_assign_mid2_reg_9665_pp0_iter3_reg[7].D[0] (FDRE)                       0.220     0.332
data arrival time                                                                                                      0.332

clock ap_clk (rise edge)                                                                                     0.000     0.000
clock source latency                                                                                         0.000     0.000
ap_clk.inpad[0] (.input)                                                                                     0.000     0.000
grp_matrix_multiply_full_fu_8390.Col_assign_mid2_reg_9665_pp0_iter3_reg[7].C[0] (FDRE)                       0.000     0.000
clock uncertainty                                                                                            0.000     0.000
cell hold time                                                                                               0.194     0.194
data required time                                                                                                     0.194
----------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                    -0.194
data arrival time                                                                                                      0.332
----------------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                            0.138


#Path 47
Startpoint: next_mul2_reg_12715[14].Q[0] (FDRE clocked by ap_clk)
Endpoint  : phi_mul1_reg_8367[14].D[0] (FDRE clocked by ap_clk)
Path Type : hold

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock ap_clk (rise edge)                                         0.000     0.000
clock source latency                                             0.000     0.000
ap_clk.inpad[0] (.input)                                         0.000     0.000
next_mul2_reg_12715[14].C[0] (FDRE)                              0.000     0.000
next_mul2_reg_12715[14].Q[0] (FDRE) [clock-to-output]            0.112     0.112
phi_mul1_reg_8367[14].D[0] (FDRE)                                0.220     0.332
data arrival time                                                          0.332

clock ap_clk (rise edge)                                         0.000     0.000
clock source latency                                             0.000     0.000
ap_clk.inpad[0] (.input)                                         0.000     0.000
phi_mul1_reg_8367[14].C[0] (FDRE)                                0.000     0.000
clock uncertainty                                                0.000     0.000
cell hold time                                                   0.194     0.194
data required time                                                         0.194
--------------------------------------------------------------------------------
data required time                                                        -0.194
data arrival time                                                          0.332
--------------------------------------------------------------------------------
slack (MET)                                                                0.138


#Path 48
Startpoint: r_2_reg_11153[8].Q[0] (FDRE clocked by ap_clk)
Endpoint  : r1_reg_8321[8].D[0] (FDRE clocked by ap_clk)
Path Type : hold

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock ap_clk (rise edge)                                         0.000     0.000
clock source latency                                             0.000     0.000
ap_clk.inpad[0] (.input)                                         0.000     0.000
r_2_reg_11153[8].C[0] (FDRE)                                     0.000     0.000
r_2_reg_11153[8].Q[0] (FDRE) [clock-to-output]                   0.112     0.112
r1_reg_8321[8].D[0] (FDRE)                                       0.220     0.332
data arrival time                                                          0.332

clock ap_clk (rise edge)                                         0.000     0.000
clock source latency                                             0.000     0.000
ap_clk.inpad[0] (.input)                                         0.000     0.000
r1_reg_8321[8].C[0] (FDRE)                                       0.000     0.000
clock uncertainty                                                0.000     0.000
cell hold time                                                   0.194     0.194
data required time                                                         0.194
--------------------------------------------------------------------------------
data required time                                                        -0.194
data arrival time                                                          0.332
--------------------------------------------------------------------------------
slack (MET)                                                                0.138


#Path 49
Startpoint: next_mul2_reg_12715[0].Q[0] (FDRE clocked by ap_clk)
Endpoint  : phi_mul1_reg_8367[0].D[0] (FDRE clocked by ap_clk)
Path Type : hold

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock ap_clk (rise edge)                                         0.000     0.000
clock source latency                                             0.000     0.000
ap_clk.inpad[0] (.input)                                         0.000     0.000
next_mul2_reg_12715[0].C[0] (FDRE)                               0.000     0.000
next_mul2_reg_12715[0].Q[0] (FDRE) [clock-to-output]             0.112     0.112
phi_mul1_reg_8367[0].D[0] (FDRE)                                 0.220     0.332
data arrival time                                                          0.332

clock ap_clk (rise edge)                                         0.000     0.000
clock source latency                                             0.000     0.000
ap_clk.inpad[0] (.input)                                         0.000     0.000
phi_mul1_reg_8367[0].C[0] (FDRE)                                 0.000     0.000
clock uncertainty                                                0.000     0.000
cell hold time                                                   0.194     0.194
data required time                                                         0.194
--------------------------------------------------------------------------------
data required time                                                        -0.194
data arrival time                                                          0.332
--------------------------------------------------------------------------------
slack (MET)                                                                0.138


#Path 50
Startpoint: next_mul2_reg_12715[12].Q[0] (FDRE clocked by ap_clk)
Endpoint  : phi_mul1_reg_8367[12].D[0] (FDRE clocked by ap_clk)
Path Type : hold

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock ap_clk (rise edge)                                         0.000     0.000
clock source latency                                             0.000     0.000
ap_clk.inpad[0] (.input)                                         0.000     0.000
next_mul2_reg_12715[12].C[0] (FDRE)                              0.000     0.000
next_mul2_reg_12715[12].Q[0] (FDRE) [clock-to-output]            0.112     0.112
phi_mul1_reg_8367[12].D[0] (FDRE)                                0.220     0.332
data arrival time                                                          0.332

clock ap_clk (rise edge)                                         0.000     0.000
clock source latency                                             0.000     0.000
ap_clk.inpad[0] (.input)                                         0.000     0.000
phi_mul1_reg_8367[12].C[0] (FDRE)                                0.000     0.000
clock uncertainty                                                0.000     0.000
cell hold time                                                   0.194     0.194
data required time                                                         0.194
--------------------------------------------------------------------------------
data required time                                                        -0.194
data arrival time                                                          0.332
--------------------------------------------------------------------------------
slack (MET)                                                                0.138


#Path 51
Startpoint: next_mul2_reg_12715[2].Q[0] (FDRE clocked by ap_clk)
Endpoint  : phi_mul1_reg_8367[2].D[0] (FDRE clocked by ap_clk)
Path Type : hold

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock ap_clk (rise edge)                                         0.000     0.000
clock source latency                                             0.000     0.000
ap_clk.inpad[0] (.input)                                         0.000     0.000
next_mul2_reg_12715[2].C[0] (FDRE)                               0.000     0.000
next_mul2_reg_12715[2].Q[0] (FDRE) [clock-to-output]             0.112     0.112
phi_mul1_reg_8367[2].D[0] (FDRE)                                 0.220     0.332
data arrival time                                                          0.332

clock ap_clk (rise edge)                                         0.000     0.000
clock source latency                                             0.000     0.000
ap_clk.inpad[0] (.input)                                         0.000     0.000
phi_mul1_reg_8367[2].C[0] (FDRE)                                 0.000     0.000
clock uncertainty                                                0.000     0.000
cell hold time                                                   0.194     0.194
data required time                                                         0.194
--------------------------------------------------------------------------------
data required time                                                        -0.194
data arrival time                                                          0.332
--------------------------------------------------------------------------------
slack (MET)                                                                0.138


#Path 52
Startpoint: grp_matrix_multiply_full_fu_8390.tmp_mid2_v_reg_9670_pp0_iter1_reg[0].Q[0] (FDRE clocked by ap_clk)
Endpoint  : grp_matrix_multiply_full_fu_8390.tmp_mid2_v_reg_9670_pp0_iter2_reg[0].D[0] (FDRE clocked by ap_clk)
Path Type : hold

Point                                                                                                    Incr      Path
-----------------------------------------------------------------------------------------------------------------------
clock ap_clk (rise edge)                                                                                0.000     0.000
clock source latency                                                                                    0.000     0.000
ap_clk.inpad[0] (.input)                                                                                0.000     0.000
grp_matrix_multiply_full_fu_8390.tmp_mid2_v_reg_9670_pp0_iter1_reg[0].C[0] (FDRE)                       0.000     0.000
grp_matrix_multiply_full_fu_8390.tmp_mid2_v_reg_9670_pp0_iter1_reg[0].Q[0] (FDRE) [clock-to-output]     0.112     0.112
grp_matrix_multiply_full_fu_8390.tmp_mid2_v_reg_9670_pp0_iter2_reg[0].D[0] (FDRE)                       0.220     0.332
data arrival time                                                                                                 0.332

clock ap_clk (rise edge)                                                                                0.000     0.000
clock source latency                                                                                    0.000     0.000
ap_clk.inpad[0] (.input)                                                                                0.000     0.000
grp_matrix_multiply_full_fu_8390.tmp_mid2_v_reg_9670_pp0_iter2_reg[0].C[0] (FDRE)                       0.000     0.000
clock uncertainty                                                                                       0.000     0.000
cell hold time                                                                                          0.194     0.194
data required time                                                                                                0.194
-----------------------------------------------------------------------------------------------------------------------
data required time                                                                                               -0.194
data arrival time                                                                                                 0.332
-----------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                       0.138


#Path 53
Startpoint: r_reg_8299[7].Q[0] (FDRE clocked by ap_clk)
Endpoint  : a_i_255_V_addr_reg_10863[7].D[0] (FDRE clocked by ap_clk)
Path Type : hold

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock ap_clk (rise edge)                                         0.000     0.000
clock source latency                                             0.000     0.000
ap_clk.inpad[0] (.input)                                         0.000     0.000
r_reg_8299[7].C[0] (FDRE)                                        0.000     0.000
r_reg_8299[7].Q[0] (FDRE) [clock-to-output]                      0.112     0.112
a_i_255_V_addr_reg_10863[7].D[0] (FDRE)                          0.220     0.332
data arrival time                                                          0.332

clock ap_clk (rise edge)                                         0.000     0.000
clock source latency                                             0.000     0.000
ap_clk.inpad[0] (.input)                                         0.000     0.000
a_i_255_V_addr_reg_10863[7].C[0] (FDRE)                          0.000     0.000
clock uncertainty                                                0.000     0.000
cell hold time                                                   0.194     0.194
data required time                                                         0.194
--------------------------------------------------------------------------------
data required time                                                        -0.194
data arrival time                                                          0.332
--------------------------------------------------------------------------------
slack (MET)                                                                0.138


#Path 54
Startpoint: c2_reg_8344[4].Q[0] (FDRE clocked by ap_clk)
Endpoint  : b_i_255_V_addr_reg_12710[4].D[0] (FDRE clocked by ap_clk)
Path Type : hold

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock ap_clk (rise edge)                                         0.000     0.000
clock source latency                                             0.000     0.000
ap_clk.inpad[0] (.input)                                         0.000     0.000
c2_reg_8344[4].C[0] (FDRE)                                       0.000     0.000
c2_reg_8344[4].Q[0] (FDRE) [clock-to-output]                     0.112     0.112
b_i_255_V_addr_reg_12710[4].D[0] (FDRE)                          0.220     0.332
data arrival time                                                          0.332

clock ap_clk (rise edge)                                         0.000     0.000
clock source latency                                             0.000     0.000
ap_clk.inpad[0] (.input)                                         0.000     0.000
b_i_255_V_addr_reg_12710[4].C[0] (FDRE)                          0.000     0.000
clock uncertainty                                                0.000     0.000
cell hold time                                                   0.194     0.194
data required time                                                         0.194
--------------------------------------------------------------------------------
data required time                                                        -0.194
data arrival time                                                          0.332
--------------------------------------------------------------------------------
slack (MET)                                                                0.138


#Path 55
Startpoint: grp_matrix_multiply_full_fu_8390.ap_enable_reg_pp0_iter6.Q[0] (FDRE clocked by ap_clk)
Endpoint  : grp_matrix_multiply_full_fu_8390.ap_enable_reg_pp0_iter7.D[0] (FDRE clocked by ap_clk)
Path Type : hold

Point                                                                                       Incr      Path
----------------------------------------------------------------------------------------------------------
clock ap_clk (rise edge)                                                                   0.000     0.000
clock source latency                                                                       0.000     0.000
ap_clk.inpad[0] (.input)                                                                   0.000     0.000
grp_matrix_multiply_full_fu_8390.ap_enable_reg_pp0_iter6.C[0] (FDRE)                       0.000     0.000
grp_matrix_multiply_full_fu_8390.ap_enable_reg_pp0_iter6.Q[0] (FDRE) [clock-to-output]     0.112     0.112
grp_matrix_multiply_full_fu_8390.ap_enable_reg_pp0_iter7.D[0] (FDRE)                       0.220     0.332
data arrival time                                                                                    0.332

clock ap_clk (rise edge)                                                                   0.000     0.000
clock source latency                                                                       0.000     0.000
ap_clk.inpad[0] (.input)                                                                   0.000     0.000
grp_matrix_multiply_full_fu_8390.ap_enable_reg_pp0_iter7.C[0] (FDRE)                       0.000     0.000
clock uncertainty                                                                          0.000     0.000
cell hold time                                                                             0.194     0.194
data required time                                                                                   0.194
----------------------------------------------------------------------------------------------------------
data required time                                                                                  -0.194
data arrival time                                                                                    0.332
----------------------------------------------------------------------------------------------------------
slack (MET)                                                                                          0.138


#Path 56
Startpoint: grp_matrix_multiply_full_fu_8390.Col_assign_reg_7759[0].Q[0] (FDRE clocked by ap_clk)
Endpoint  : grp_matrix_multiply_full_fu_8390.tmp_s_reg_9904[0].D[0] (FDRE clocked by ap_clk)
Path Type : hold

Point                                                                                      Incr      Path
---------------------------------------------------------------------------------------------------------
clock ap_clk (rise edge)                                                                  0.000     0.000
clock source latency                                                                      0.000     0.000
ap_clk.inpad[0] (.input)                                                                  0.000     0.000
grp_matrix_multiply_full_fu_8390.Col_assign_reg_7759[0].C[0] (FDRE)                       0.000     0.000
grp_matrix_multiply_full_fu_8390.Col_assign_reg_7759[0].Q[0] (FDRE) [clock-to-output]     0.112     0.112
grp_matrix_multiply_full_fu_8390.tmp_s_reg_9904[0].D[0] (FDRE)                            0.220     0.332
data arrival time                                                                                   0.332

clock ap_clk (rise edge)                                                                  0.000     0.000
clock source latency                                                                      0.000     0.000
ap_clk.inpad[0] (.input)                                                                  0.000     0.000
grp_matrix_multiply_full_fu_8390.tmp_s_reg_9904[0].C[0] (FDRE)                            0.000     0.000
clock uncertainty                                                                         0.000     0.000
cell hold time                                                                            0.194     0.194
data required time                                                                                  0.194
---------------------------------------------------------------------------------------------------------
data required time                                                                                 -0.194
data arrival time                                                                                   0.332
---------------------------------------------------------------------------------------------------------
slack (MET)                                                                                         0.138


#Path 57
Startpoint: grp_matrix_multiply_full_fu_8390.tmp_mid2_v_reg_9670[1].Q[0] (FDRE clocked by ap_clk)
Endpoint  : grp_matrix_multiply_full_fu_8390.Row_assign_reg_7748[1].D[0] (FDRE clocked by ap_clk)
Path Type : hold

Point                                                                                      Incr      Path
---------------------------------------------------------------------------------------------------------
clock ap_clk (rise edge)                                                                  0.000     0.000
clock source latency                                                                      0.000     0.000
ap_clk.inpad[0] (.input)                                                                  0.000     0.000
grp_matrix_multiply_full_fu_8390.tmp_mid2_v_reg_9670[1].C[0] (FDRE)                       0.000     0.000
grp_matrix_multiply_full_fu_8390.tmp_mid2_v_reg_9670[1].Q[0] (FDRE) [clock-to-output]     0.112     0.112
grp_matrix_multiply_full_fu_8390.Row_assign_reg_7748[1].D[0] (FDRE)                       0.220     0.332
data arrival time                                                                                   0.332

clock ap_clk (rise edge)                                                                  0.000     0.000
clock source latency                                                                      0.000     0.000
ap_clk.inpad[0] (.input)                                                                  0.000     0.000
grp_matrix_multiply_full_fu_8390.Row_assign_reg_7748[1].C[0] (FDRE)                       0.000     0.000
clock uncertainty                                                                         0.000     0.000
cell hold time                                                                            0.194     0.194
data required time                                                                                  0.194
---------------------------------------------------------------------------------------------------------
data required time                                                                                 -0.194
data arrival time                                                                                   0.332
---------------------------------------------------------------------------------------------------------
slack (MET)                                                                                         0.138


#Path 58
Startpoint: phi_mul_reg_8332[2].Q[0] (FDRE clocked by ap_clk)
Endpoint  : next_mul_reg_11145[2].D[0] (FDRE clocked by ap_clk)
Path Type : hold

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock ap_clk (rise edge)                                         0.000     0.000
clock source latency                                             0.000     0.000
ap_clk.inpad[0] (.input)                                         0.000     0.000
phi_mul_reg_8332[2].C[0] (FDRE)                                  0.000     0.000
phi_mul_reg_8332[2].Q[0] (FDRE) [clock-to-output]                0.112     0.112
next_mul_reg_11145[2].D[0] (FDRE)                                0.220     0.332
data arrival time                                                          0.332

clock ap_clk (rise edge)                                         0.000     0.000
clock source latency                                             0.000     0.000
ap_clk.inpad[0] (.input)                                         0.000     0.000
next_mul_reg_11145[2].C[0] (FDRE)                                0.000     0.000
clock uncertainty                                                0.000     0.000
cell hold time                                                   0.194     0.194
data required time                                                         0.194
--------------------------------------------------------------------------------
data required time                                                        -0.194
data arrival time                                                          0.332
--------------------------------------------------------------------------------
slack (MET)                                                                0.138


#Path 59
Startpoint: phi_mul1_reg_8367[2].Q[0] (FDRE clocked by ap_clk)
Endpoint  : next_mul2_reg_12715[2].D[0] (FDRE clocked by ap_clk)
Path Type : hold

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock ap_clk (rise edge)                                         0.000     0.000
clock source latency                                             0.000     0.000
ap_clk.inpad[0] (.input)                                         0.000     0.000
phi_mul1_reg_8367[2].C[0] (FDRE)                                 0.000     0.000
phi_mul1_reg_8367[2].Q[0] (FDRE) [clock-to-output]               0.112     0.112
next_mul2_reg_12715[2].D[0] (FDRE)                               0.220     0.332
data arrival time                                                          0.332

clock ap_clk (rise edge)                                         0.000     0.000
clock source latency                                             0.000     0.000
ap_clk.inpad[0] (.input)                                         0.000     0.000
next_mul2_reg_12715[2].C[0] (FDRE)                               0.000     0.000
clock uncertainty                                                0.000     0.000
cell hold time                                                   0.194     0.194
data required time                                                         0.194
--------------------------------------------------------------------------------
data required time                                                        -0.194
data arrival time                                                          0.332
--------------------------------------------------------------------------------
slack (MET)                                                                0.138


#Path 60
Startpoint: c_reg_8310[4].Q[0] (FDRE clocked by ap_clk)
Endpoint  : tmp_12_reg_10881[4].D[0] (FDRE clocked by ap_clk)
Path Type : hold

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock ap_clk (rise edge)                                         0.000     0.000
clock source latency                                             0.000     0.000
ap_clk.inpad[0] (.input)                                         0.000     0.000
c_reg_8310[4].C[0] (FDRE)                                        0.000     0.000
c_reg_8310[4].Q[0] (FDRE) [clock-to-output]                      0.112     0.112
tmp_12_reg_10881[4].D[0] (FDRE)                                  0.220     0.332
data arrival time                                                          0.332

clock ap_clk (rise edge)                                         0.000     0.000
clock source latency                                             0.000     0.000
ap_clk.inpad[0] (.input)                                         0.000     0.000
tmp_12_reg_10881[4].C[0] (FDRE)                                  0.000     0.000
clock uncertainty                                                0.000     0.000
cell hold time                                                   0.194     0.194
data required time                                                         0.194
--------------------------------------------------------------------------------
data required time                                                        -0.194
data arrival time                                                          0.332
--------------------------------------------------------------------------------
slack (MET)                                                                0.138


#Path 61
Startpoint: phi_mul1_reg_8367[0].Q[0] (FDRE clocked by ap_clk)
Endpoint  : next_mul2_reg_12715[0].D[0] (FDRE clocked by ap_clk)
Path Type : hold

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock ap_clk (rise edge)                                         0.000     0.000
clock source latency                                             0.000     0.000
ap_clk.inpad[0] (.input)                                         0.000     0.000
phi_mul1_reg_8367[0].C[0] (FDRE)                                 0.000     0.000
phi_mul1_reg_8367[0].Q[0] (FDRE) [clock-to-output]               0.112     0.112
next_mul2_reg_12715[0].D[0] (FDRE)                               0.220     0.332
data arrival time                                                          0.332

clock ap_clk (rise edge)                                         0.000     0.000
clock source latency                                             0.000     0.000
ap_clk.inpad[0] (.input)                                         0.000     0.000
next_mul2_reg_12715[0].C[0] (FDRE)                               0.000     0.000
clock uncertainty                                                0.000     0.000
cell hold time                                                   0.194     0.194
data required time                                                         0.194
--------------------------------------------------------------------------------
data required time                                                        -0.194
data arrival time                                                          0.332
--------------------------------------------------------------------------------
slack (MET)                                                                0.138


#Path 62
Startpoint: c_1_reg_10871[4].Q[0] (FDRE clocked by ap_clk)
Endpoint  : c_reg_8310[4].D[0] (FDRE clocked by ap_clk)
Path Type : hold

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock ap_clk (rise edge)                                         0.000     0.000
clock source latency                                             0.000     0.000
ap_clk.inpad[0] (.input)                                         0.000     0.000
c_1_reg_10871[4].C[0] (FDRE)                                     0.000     0.000
c_1_reg_10871[4].Q[0] (FDRE) [clock-to-output]                   0.112     0.112
c_reg_8310[4].D[0] (FDRE)                                        0.220     0.332
data arrival time                                                          0.332

clock ap_clk (rise edge)                                         0.000     0.000
clock source latency                                             0.000     0.000
ap_clk.inpad[0] (.input)                                         0.000     0.000
c_reg_8310[4].C[0] (FDRE)                                        0.000     0.000
clock uncertainty                                                0.000     0.000
cell hold time                                                   0.194     0.194
data required time                                                         0.194
--------------------------------------------------------------------------------
data required time                                                        -0.194
data arrival time                                                          0.332
--------------------------------------------------------------------------------
slack (MET)                                                                0.138


#Path 63
Startpoint: A_V_q0[1].inpad[0] (.input clocked by ap_clk)
Endpoint  : A_V_load_reg_10885[1].D[0] (FDRE clocked by ap_clk)
Path Type : hold

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock ap_clk (rise edge)                                         0.000     0.000
clock source latency                                             0.000     0.000
input external delay                                             0.000     0.000
A_V_q0[1].inpad[0] (.input)                                      0.000     0.000
A_V_load_reg_10885[1].D[0] (FDRE)                                0.330     0.330
data arrival time                                                          0.330

clock ap_clk (rise edge)                                         0.000     0.000
clock source latency                                             0.000     0.000
ap_clk.inpad[0] (.input)                                         0.000     0.000
A_V_load_reg_10885[1].C[0] (FDRE)                                0.000     0.000
clock uncertainty                                                0.000     0.000
cell hold time                                                   0.181     0.181
data required time                                                         0.181
--------------------------------------------------------------------------------
data required time                                                        -0.181
data arrival time                                                          0.330
--------------------------------------------------------------------------------
slack (MET)                                                                0.149


#Path 64
Startpoint: r_1_reg_9578[4].Q[0] (FDRE clocked by ap_clk)
Endpoint  : r_reg_8299[4].D[0] (FDRE clocked by ap_clk)
Path Type : hold

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock ap_clk (rise edge)                                         0.000     0.000
clock source latency                                             0.000     0.000
ap_clk.inpad[0] (.input)                                         0.000     0.000
r_1_reg_9578[4].C[0] (FDRE)                                      0.000     0.000
r_1_reg_9578[4].Q[0] (FDRE) [clock-to-output]                    0.112     0.112
r_reg_8299[4].D[0] (FDRE)                                        0.220     0.332
data arrival time                                                          0.332

clock ap_clk (rise edge)                                         0.000     0.000
clock source latency                                             0.000     0.000
ap_clk.inpad[0] (.input)                                         0.000     0.000
r_reg_8299[4].C[0] (FDRE)                                        0.000     0.000
clock uncertainty                                                0.000     0.000
cell hold time                                                   0.181     0.181
data required time                                                         0.181
--------------------------------------------------------------------------------
data required time                                                        -0.181
data arrival time                                                          0.332
--------------------------------------------------------------------------------
slack (MET)                                                                0.151


#Path 65
Startpoint: c2_reg_8344[0].Q[0] (FDRE clocked by ap_clk)
Endpoint  : b_i_255_V_addr_reg_12710[0].D[0] (FDRE clocked by ap_clk)
Path Type : hold

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock ap_clk (rise edge)                                         0.000     0.000
clock source latency                                             0.000     0.000
ap_clk.inpad[0] (.input)                                         0.000     0.000
c2_reg_8344[0].C[0] (FDRE)                                       0.000     0.000
c2_reg_8344[0].Q[0] (FDRE) [clock-to-output]                     0.112     0.112
b_i_255_V_addr_reg_12710[0].D[0] (FDRE)                          0.220     0.332
data arrival time                                                          0.332

clock ap_clk (rise edge)                                         0.000     0.000
clock source latency                                             0.000     0.000
ap_clk.inpad[0] (.input)                                         0.000     0.000
b_i_255_V_addr_reg_12710[0].C[0] (FDRE)                          0.000     0.000
clock uncertainty                                                0.000     0.000
cell hold time                                                   0.181     0.181
data required time                                                         0.181
--------------------------------------------------------------------------------
data required time                                                        -0.181
data arrival time                                                          0.332
--------------------------------------------------------------------------------
slack (MET)                                                                0.151


#Path 66
Startpoint: b_i_5_V_U.matrix_multiply_telP_ram_U.q0[0].DOUTADOUT[5] (RAMB18E2 clocked by ap_clk)
Endpoint  : grp_matrix_multiply_full_fu_8390.B_5_V_load_reg_10512[5].D[0] (FDRE clocked by ap_clk)
Path Type : hold

Point                                                                                       Incr      Path
----------------------------------------------------------------------------------------------------------
clock ap_clk (rise edge)                                                                   0.000     0.000
clock source latency                                                                       0.000     0.000
ap_clk.inpad[0] (.input)                                                                   0.000     0.000
b_i_5_V_U.matrix_multiply_telP_ram_U.q0[0].CLKARDCLK[0] (RAMB18E2)                         0.000     0.000
b_i_5_V_U.matrix_multiply_telP_ram_U.q0[0].DOUTADOUT[5] (RAMB18E2) [clock-to-output]       0.204     0.204
grp_matrix_multiply_full_fu_8390.B_5_V_load_reg_10512[5].D[0] (FDRE)                       0.150     0.354
data arrival time                                                                                    0.354

clock ap_clk (rise edge)                                                                   0.000     0.000
clock source latency                                                                       0.000     0.000
ap_clk.inpad[0] (.input)                                                                   0.000     0.000
grp_matrix_multiply_full_fu_8390.B_5_V_load_reg_10512[5].C[0] (FDRE)                       0.000     0.000
clock uncertainty                                                                          0.000     0.000
cell hold time                                                                             0.194     0.194
data required time                                                                                   0.194
----------------------------------------------------------------------------------------------------------
data required time                                                                                  -0.194
data arrival time                                                                                    0.354
----------------------------------------------------------------------------------------------------------
slack (MET)                                                                                          0.160


#Path 67
Startpoint: b_i_167_V_U.matrix_multiply_telP_ram_U.q0[0].DOUTADOUT[0] (RAMB18E2 clocked by ap_clk)
Endpoint  : grp_matrix_multiply_full_fu_8390.B_167_V_load_reg_13612[0].D[0] (FDRE clocked by ap_clk)
Path Type : hold

Point                                                                                         Incr      Path
------------------------------------------------------------------------------------------------------------
clock ap_clk (rise edge)                                                                     0.000     0.000
clock source latency                                                                         0.000     0.000
ap_clk.inpad[0] (.input)                                                                     0.000     0.000
b_i_167_V_U.matrix_multiply_telP_ram_U.q0[0].CLKARDCLK[0] (RAMB18E2)                         0.000     0.000
b_i_167_V_U.matrix_multiply_telP_ram_U.q0[0].DOUTADOUT[0] (RAMB18E2) [clock-to-output]       0.204     0.204
grp_matrix_multiply_full_fu_8390.B_167_V_load_reg_13612[0].D[0] (FDRE)                       0.150     0.354
data arrival time                                                                                      0.354

clock ap_clk (rise edge)                                                                     0.000     0.000
clock source latency                                                                         0.000     0.000
ap_clk.inpad[0] (.input)                                                                     0.000     0.000
grp_matrix_multiply_full_fu_8390.B_167_V_load_reg_13612[0].C[0] (FDRE)                       0.000     0.000
clock uncertainty                                                                            0.000     0.000
cell hold time                                                                               0.194     0.194
data required time                                                                                     0.194
------------------------------------------------------------------------------------------------------------
data required time                                                                                    -0.194
data arrival time                                                                                      0.354
------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                            0.160


#Path 68
Startpoint: b_i_83_V_U.matrix_multiply_telP_ram_U.q0[0].DOUTADOUT[5] (RAMB18E2 clocked by ap_clk)
Endpoint  : grp_matrix_multiply_full_fu_8390.B_83_V_load_reg_12802[5].D[0] (FDRE clocked by ap_clk)
Path Type : hold

Point                                                                                        Incr      Path
-----------------------------------------------------------------------------------------------------------
clock ap_clk (rise edge)                                                                    0.000     0.000
clock source latency                                                                        0.000     0.000
ap_clk.inpad[0] (.input)                                                                    0.000     0.000
b_i_83_V_U.matrix_multiply_telP_ram_U.q0[0].CLKARDCLK[0] (RAMB18E2)                         0.000     0.000
b_i_83_V_U.matrix_multiply_telP_ram_U.q0[0].DOUTADOUT[5] (RAMB18E2) [clock-to-output]       0.204     0.204
grp_matrix_multiply_full_fu_8390.B_83_V_load_reg_12802[5].D[0] (FDRE)                       0.150     0.354
data arrival time                                                                                     0.354

clock ap_clk (rise edge)                                                                    0.000     0.000
clock source latency                                                                        0.000     0.000
ap_clk.inpad[0] (.input)                                                                    0.000     0.000
grp_matrix_multiply_full_fu_8390.B_83_V_load_reg_12802[5].C[0] (FDRE)                       0.000     0.000
clock uncertainty                                                                           0.000     0.000
cell hold time                                                                              0.194     0.194
data required time                                                                                    0.194
-----------------------------------------------------------------------------------------------------------
data required time                                                                                   -0.194
data arrival time                                                                                     0.354
-----------------------------------------------------------------------------------------------------------
slack (MET)                                                                                           0.160


#Path 69
Startpoint: b_i_229_V_U.matrix_multiply_telP_ram_U.q0[0].DOUTADOUT[3] (RAMB18E2 clocked by ap_clk)
Endpoint  : grp_matrix_multiply_full_fu_8390.B_229_V_load_reg_14202[3].D[0] (FDRE clocked by ap_clk)
Path Type : hold

Point                                                                                         Incr      Path
------------------------------------------------------------------------------------------------------------
clock ap_clk (rise edge)                                                                     0.000     0.000
clock source latency                                                                         0.000     0.000
ap_clk.inpad[0] (.input)                                                                     0.000     0.000
b_i_229_V_U.matrix_multiply_telP_ram_U.q0[0].CLKARDCLK[0] (RAMB18E2)                         0.000     0.000
b_i_229_V_U.matrix_multiply_telP_ram_U.q0[0].DOUTADOUT[3] (RAMB18E2) [clock-to-output]       0.204     0.204
grp_matrix_multiply_full_fu_8390.B_229_V_load_reg_14202[3].D[0] (FDRE)                       0.150     0.354
data arrival time                                                                                      0.354

clock ap_clk (rise edge)                                                                     0.000     0.000
clock source latency                                                                         0.000     0.000
ap_clk.inpad[0] (.input)                                                                     0.000     0.000
grp_matrix_multiply_full_fu_8390.B_229_V_load_reg_14202[3].C[0] (FDRE)                       0.000     0.000
clock uncertainty                                                                            0.000     0.000
cell hold time                                                                               0.194     0.194
data required time                                                                                     0.194
------------------------------------------------------------------------------------------------------------
data required time                                                                                    -0.194
data arrival time                                                                                      0.354
------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                            0.160


#Path 70
Startpoint: b_i_5_V_U.matrix_multiply_telP_ram_U.q0[0].DOUTADOUT[1] (RAMB18E2 clocked by ap_clk)
Endpoint  : grp_matrix_multiply_full_fu_8390.B_5_V_load_reg_10512[1].D[0] (FDRE clocked by ap_clk)
Path Type : hold

Point                                                                                       Incr      Path
----------------------------------------------------------------------------------------------------------
clock ap_clk (rise edge)                                                                   0.000     0.000
clock source latency                                                                       0.000     0.000
ap_clk.inpad[0] (.input)                                                                   0.000     0.000
b_i_5_V_U.matrix_multiply_telP_ram_U.q0[0].CLKARDCLK[0] (RAMB18E2)                         0.000     0.000
b_i_5_V_U.matrix_multiply_telP_ram_U.q0[0].DOUTADOUT[1] (RAMB18E2) [clock-to-output]       0.204     0.204
grp_matrix_multiply_full_fu_8390.B_5_V_load_reg_10512[1].D[0] (FDRE)                       0.150     0.354
data arrival time                                                                                    0.354

clock ap_clk (rise edge)                                                                   0.000     0.000
clock source latency                                                                       0.000     0.000
ap_clk.inpad[0] (.input)                                                                   0.000     0.000
grp_matrix_multiply_full_fu_8390.B_5_V_load_reg_10512[1].C[0] (FDRE)                       0.000     0.000
clock uncertainty                                                                          0.000     0.000
cell hold time                                                                             0.194     0.194
data required time                                                                                   0.194
----------------------------------------------------------------------------------------------------------
data required time                                                                                  -0.194
data arrival time                                                                                    0.354
----------------------------------------------------------------------------------------------------------
slack (MET)                                                                                          0.160


#Path 71
Startpoint: a_i_121_V_U.matrix_multiply_tdEe_ram_U.q0[0].DOUTADOUT[7] (RAMB18E2 clocked by ap_clk)
Endpoint  : grp_matrix_multiply_full_fu_8390.A_121_V_load_reg_13167[7].D[0] (FDRE clocked by ap_clk)
Path Type : hold

Point                                                                                         Incr      Path
------------------------------------------------------------------------------------------------------------
clock ap_clk (rise edge)                                                                     0.000     0.000
clock source latency                                                                         0.000     0.000
ap_clk.inpad[0] (.input)                                                                     0.000     0.000
a_i_121_V_U.matrix_multiply_tdEe_ram_U.q0[0].CLKARDCLK[0] (RAMB18E2)                         0.000     0.000
a_i_121_V_U.matrix_multiply_tdEe_ram_U.q0[0].DOUTADOUT[7] (RAMB18E2) [clock-to-output]       0.204     0.204
grp_matrix_multiply_full_fu_8390.A_121_V_load_reg_13167[7].D[0] (FDRE)                       0.150     0.354
data arrival time                                                                                      0.354

clock ap_clk (rise edge)                                                                     0.000     0.000
clock source latency                                                                         0.000     0.000
ap_clk.inpad[0] (.input)                                                                     0.000     0.000
grp_matrix_multiply_full_fu_8390.A_121_V_load_reg_13167[7].C[0] (FDRE)                       0.000     0.000
clock uncertainty                                                                            0.000     0.000
cell hold time                                                                               0.194     0.194
data required time                                                                                     0.194
------------------------------------------------------------------------------------------------------------
data required time                                                                                    -0.194
data arrival time                                                                                      0.354
------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                            0.160


#Path 72
Startpoint: b_i_219_V_U.matrix_multiply_telP_ram_U.q0[0].DOUTADOUT[4] (RAMB18E2 clocked by ap_clk)
Endpoint  : grp_matrix_multiply_full_fu_8390.B_219_V_load_reg_14112[4].D[0] (FDRE clocked by ap_clk)
Path Type : hold

Point                                                                                         Incr      Path
------------------------------------------------------------------------------------------------------------
clock ap_clk (rise edge)                                                                     0.000     0.000
clock source latency                                                                         0.000     0.000
ap_clk.inpad[0] (.input)                                                                     0.000     0.000
b_i_219_V_U.matrix_multiply_telP_ram_U.q0[0].CLKARDCLK[0] (RAMB18E2)                         0.000     0.000
b_i_219_V_U.matrix_multiply_telP_ram_U.q0[0].DOUTADOUT[4] (RAMB18E2) [clock-to-output]       0.204     0.204
grp_matrix_multiply_full_fu_8390.B_219_V_load_reg_14112[4].D[0] (FDRE)                       0.150     0.354
data arrival time                                                                                      0.354

clock ap_clk (rise edge)                                                                     0.000     0.000
clock source latency                                                                         0.000     0.000
ap_clk.inpad[0] (.input)                                                                     0.000     0.000
grp_matrix_multiply_full_fu_8390.B_219_V_load_reg_14112[4].C[0] (FDRE)                       0.000     0.000
clock uncertainty                                                                            0.000     0.000
cell hold time                                                                               0.194     0.194
data required time                                                                                     0.194
------------------------------------------------------------------------------------------------------------
data required time                                                                                    -0.194
data arrival time                                                                                      0.354
------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                            0.160


#Path 73
Startpoint: r_reg_8299[2].Q[0] (FDRE clocked by ap_clk)
Endpoint  : a_i_255_V_addr_reg_10863[2].D[0] (FDRE clocked by ap_clk)
Path Type : hold

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock ap_clk (rise edge)                                         0.000     0.000
clock source latency                                             0.000     0.000
ap_clk.inpad[0] (.input)                                         0.000     0.000
r_reg_8299[2].C[0] (FDRE)                                        0.000     0.000
r_reg_8299[2].Q[0] (FDRE) [clock-to-output]                      0.112     0.112
a_i_255_V_addr_reg_10863[2].D[0] (FDRE)                          0.260     0.372
data arrival time                                                          0.372

clock ap_clk (rise edge)                                         0.000     0.000
clock source latency                                             0.000     0.000
ap_clk.inpad[0] (.input)                                         0.000     0.000
a_i_255_V_addr_reg_10863[2].C[0] (FDRE)                          0.000     0.000
clock uncertainty                                                0.000     0.000
cell hold time                                                   0.194     0.194
data required time                                                         0.194
--------------------------------------------------------------------------------
data required time                                                        -0.194
data arrival time                                                          0.372
--------------------------------------------------------------------------------
slack (MET)                                                                0.178


#Path 74
Startpoint: grp_matrix_multiply_full_fu_8390.Col_assign_mid2_reg_9665_pp0_iter2_reg[2].Q[0] (FDRE clocked by ap_clk)
Endpoint  : grp_matrix_multiply_full_fu_8390.Col_assign_mid2_reg_9665_pp0_iter3_reg[2].D[0] (FDRE clocked by ap_clk)
Path Type : hold

Point                                                                                                         Incr      Path
----------------------------------------------------------------------------------------------------------------------------
clock ap_clk (rise edge)                                                                                     0.000     0.000
clock source latency                                                                                         0.000     0.000
ap_clk.inpad[0] (.input)                                                                                     0.000     0.000
grp_matrix_multiply_full_fu_8390.Col_assign_mid2_reg_9665_pp0_iter2_reg[2].C[0] (FDRE)                       0.000     0.000
grp_matrix_multiply_full_fu_8390.Col_assign_mid2_reg_9665_pp0_iter2_reg[2].Q[0] (FDRE) [clock-to-output]     0.112     0.112
grp_matrix_multiply_full_fu_8390.Col_assign_mid2_reg_9665_pp0_iter3_reg[2].D[0] (FDRE)                       0.260     0.372
data arrival time                                                                                                      0.372

clock ap_clk (rise edge)                                                                                     0.000     0.000
clock source latency                                                                                         0.000     0.000
ap_clk.inpad[0] (.input)                                                                                     0.000     0.000
grp_matrix_multiply_full_fu_8390.Col_assign_mid2_reg_9665_pp0_iter3_reg[2].C[0] (FDRE)                       0.000     0.000
clock uncertainty                                                                                            0.000     0.000
cell hold time                                                                                               0.194     0.194
data required time                                                                                                     0.194
----------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                    -0.194
data arrival time                                                                                                      0.372
----------------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                            0.178


#Path 75
Startpoint: c_3_reg_12731[3].Q[0] (FDRE clocked by ap_clk)
Endpoint  : c3_reg_8379[3].D[0] (FDRE clocked by ap_clk)
Path Type : hold

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock ap_clk (rise edge)                                         0.000     0.000
clock source latency                                             0.000     0.000
ap_clk.inpad[0] (.input)                                         0.000     0.000
c_3_reg_12731[3].C[0] (FDRE)                                     0.000     0.000
c_3_reg_12731[3].Q[0] (FDRE) [clock-to-output]                   0.112     0.112
c3_reg_8379[3].D[0] (FDRE)                                       0.260     0.372
data arrival time                                                          0.372

clock ap_clk (rise edge)                                         0.000     0.000
clock source latency                                             0.000     0.000
ap_clk.inpad[0] (.input)                                         0.000     0.000
c3_reg_8379[3].C[0] (FDRE)                                       0.000     0.000
clock uncertainty                                                0.000     0.000
cell hold time                                                   0.194     0.194
data required time                                                         0.194
--------------------------------------------------------------------------------
data required time                                                        -0.194
data arrival time                                                          0.372
--------------------------------------------------------------------------------
slack (MET)                                                                0.178


#Path 76
Startpoint: c_3_reg_12731[2].Q[0] (FDRE clocked by ap_clk)
Endpoint  : c3_reg_8379[2].D[0] (FDRE clocked by ap_clk)
Path Type : hold

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock ap_clk (rise edge)                                         0.000     0.000
clock source latency                                             0.000     0.000
ap_clk.inpad[0] (.input)                                         0.000     0.000
c_3_reg_12731[2].C[0] (FDRE)                                     0.000     0.000
c_3_reg_12731[2].Q[0] (FDRE) [clock-to-output]                   0.112     0.112
c3_reg_8379[2].D[0] (FDRE)                                       0.260     0.372
data arrival time                                                          0.372

clock ap_clk (rise edge)                                         0.000     0.000
clock source latency                                             0.000     0.000
ap_clk.inpad[0] (.input)                                         0.000     0.000
c3_reg_8379[2].C[0] (FDRE)                                       0.000     0.000
clock uncertainty                                                0.000     0.000
cell hold time                                                   0.194     0.194
data required time                                                         0.194
--------------------------------------------------------------------------------
data required time                                                        -0.194
data arrival time                                                          0.372
--------------------------------------------------------------------------------
slack (MET)                                                                0.178


#Path 77
Startpoint: c_reg_8310[2].Q[0] (FDRE clocked by ap_clk)
Endpoint  : c_1_reg_10871[4].D[0] (FDRE clocked by ap_clk)
Path Type : hold

Point                                                                                                                           Incr      Path
----------------------------------------------------------------------------------------------------------------------------------------------
clock ap_clk (rise edge)                                                                                                       0.000     0.000
clock source latency                                                                                                           0.000     0.000
ap_clk.inpad[0] (.input)                                                                                                       0.000     0.000
c_reg_8310[2].C[0] (FDRE)                                                                                                      0.000     0.000
c_reg_8310[2].Q[0] (FDRE) [clock-to-output]                                                                                    0.112     0.112
$techmap118248$auto$alumacc.cc:485:replace_alu$31289.slice[0].carry4_1st_full.CO[0].S[2] (CARRY4)                              0.110     0.222
$techmap118248$auto$alumacc.cc:485:replace_alu$31289.slice[0].carry4_1st_full.CO[0].CO_CHAIN[0] (CARRY4)                       0.106     0.328
$techmap118249$auto$alumacc.cc:485:replace_alu$31289.slice[1].carry4_full.CO[0].CI[0] (CARRY4)                                 0.000     0.328
$techmap118249$auto$alumacc.cc:485:replace_alu$31289.slice[1].carry4_full.CO[0].O[0] (CARRY4)                                  0.054     0.382
c_1_reg_10871[4].D[0] (FDRE)                                                                                                   0.000     0.382
data arrival time                                                                                                                        0.382

clock ap_clk (rise edge)                                                                                                       0.000     0.000
clock source latency                                                                                                           0.000     0.000
ap_clk.inpad[0] (.input)                                                                                                       0.000     0.000
c_1_reg_10871[4].C[0] (FDRE)                                                                                                   0.000     0.000
clock uncertainty                                                                                                              0.000     0.000
cell hold time                                                                                                                 0.194     0.194
data required time                                                                                                                       0.194
----------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                      -0.194
data arrival time                                                                                                                        0.382
----------------------------------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                                              0.188


#Path 78
Startpoint: B_V_q0[3].inpad[0] (.input clocked by ap_clk)
Endpoint  : B_V_load_reg_11175[3].D[0] (FDRE clocked by ap_clk)
Path Type : hold

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock ap_clk (rise edge)                                         0.000     0.000
clock source latency                                             0.000     0.000
input external delay                                             0.000     0.000
B_V_q0[3].inpad[0] (.input)                                      0.000     0.000
B_V_load_reg_11175[3].D[0] (FDRE)                                0.370     0.370
data arrival time                                                          0.370

clock ap_clk (rise edge)                                         0.000     0.000
clock source latency                                             0.000     0.000
ap_clk.inpad[0] (.input)                                         0.000     0.000
B_V_load_reg_11175[3].C[0] (FDRE)                                0.000     0.000
clock uncertainty                                                0.000     0.000
cell hold time                                                   0.181     0.181
data required time                                                         0.181
--------------------------------------------------------------------------------
data required time                                                        -0.181
data arrival time                                                          0.370
--------------------------------------------------------------------------------
slack (MET)                                                                0.189


#Path 79
Startpoint: c_reg_8310[2].Q[0] (FDRE clocked by ap_clk)
Endpoint  : c_1_reg_10871[6].D[0] (FDRE clocked by ap_clk)
Path Type : hold

Point                                                                                                                           Incr      Path
----------------------------------------------------------------------------------------------------------------------------------------------
clock ap_clk (rise edge)                                                                                                       0.000     0.000
clock source latency                                                                                                           0.000     0.000
ap_clk.inpad[0] (.input)                                                                                                       0.000     0.000
c_reg_8310[2].C[0] (FDRE)                                                                                                      0.000     0.000
c_reg_8310[2].Q[0] (FDRE) [clock-to-output]                                                                                    0.112     0.112
$techmap118248$auto$alumacc.cc:485:replace_alu$31289.slice[0].carry4_1st_full.CO[0].S[2] (CARRY4)                              0.110     0.222
$techmap118248$auto$alumacc.cc:485:replace_alu$31289.slice[0].carry4_1st_full.CO[0].CO_CHAIN[0] (CARRY4)                       0.106     0.328
$techmap118249$auto$alumacc.cc:485:replace_alu$31289.slice[1].carry4_full.CO[0].CI[0] (CARRY4)                                 0.000     0.328
$techmap118249$auto$alumacc.cc:485:replace_alu$31289.slice[1].carry4_full.CO[0].O[2] (CARRY4)                                  0.065     0.393
c_1_reg_10871[6].D[0] (FDRE)                                                                                                   0.000     0.393
data arrival time                                                                                                                        0.393

clock ap_clk (rise edge)                                                                                                       0.000     0.000
clock source latency                                                                                                           0.000     0.000
ap_clk.inpad[0] (.input)                                                                                                       0.000     0.000
c_1_reg_10871[6].C[0] (FDRE)                                                                                                   0.000     0.000
clock uncertainty                                                                                                              0.000     0.000
cell hold time                                                                                                                 0.194     0.194
data required time                                                                                                                       0.194
----------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                      -0.194
data arrival time                                                                                                                        0.393
----------------------------------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                                              0.199


#Path 80
Startpoint: tmp_20_cast_reg_12736[6].Q[0] (FDRE clocked by ap_clk)
Endpoint  : out:C_V_address0[6].outpad[0] (.output clocked by ap_clk)
Path Type : hold

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock ap_clk (rise edge)                                         0.000     0.000
clock source latency                                             0.000     0.000
ap_clk.inpad[0] (.input)                                         0.000     0.000
tmp_20_cast_reg_12736[6].C[0] (FDRE)                             0.000     0.000
tmp_20_cast_reg_12736[6].Q[0] (FDRE) [clock-to-output]           0.099     0.099
out:C_V_address0[6].outpad[0] (.output)                          0.110     0.209
data arrival time                                                          0.209

clock ap_clk (rise edge)                                         0.000     0.000
clock source latency                                             0.000     0.000
clock uncertainty                                                0.000     0.000
output external delay                                            0.000     0.000
data required time                                                         0.000
--------------------------------------------------------------------------------
data required time                                                        -0.000
data arrival time                                                          0.209
--------------------------------------------------------------------------------
slack (MET)                                                                0.209


#Path 81
Startpoint: a_i_201_V_U.matrix_multiply_tdEe_ram_U.q0[0].DOUTADOUT[6] (RAMB18E2 clocked by ap_clk)
Endpoint  : grp_matrix_multiply_full_fu_8390.A_201_V_load_reg_13927[6].D[0] (FDRE clocked by ap_clk)
Path Type : hold

Point                                                                                         Incr      Path
------------------------------------------------------------------------------------------------------------
clock ap_clk (rise edge)                                                                     0.000     0.000
clock source latency                                                                         0.000     0.000
ap_clk.inpad[0] (.input)                                                                     0.000     0.000
a_i_201_V_U.matrix_multiply_tdEe_ram_U.q0[0].CLKARDCLK[0] (RAMB18E2)                         0.000     0.000
a_i_201_V_U.matrix_multiply_tdEe_ram_U.q0[0].DOUTADOUT[6] (RAMB18E2) [clock-to-output]       0.204     0.204
grp_matrix_multiply_full_fu_8390.A_201_V_load_reg_13927[6].D[0] (FDRE)                       0.200     0.404
data arrival time                                                                                      0.404

clock ap_clk (rise edge)                                                                     0.000     0.000
clock source latency                                                                         0.000     0.000
ap_clk.inpad[0] (.input)                                                                     0.000     0.000
grp_matrix_multiply_full_fu_8390.A_201_V_load_reg_13927[6].C[0] (FDRE)                       0.000     0.000
clock uncertainty                                                                            0.000     0.000
cell hold time                                                                               0.194     0.194
data required time                                                                                     0.194
------------------------------------------------------------------------------------------------------------
data required time                                                                                    -0.194
data arrival time                                                                                      0.404
------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                            0.210


#Path 82
Startpoint: a_i_207_V_U.matrix_multiply_tdEe_ram_U.q0[0].DOUTADOUT[1] (RAMB18E2 clocked by ap_clk)
Endpoint  : grp_matrix_multiply_full_fu_8390.A_207_V_load_reg_13987[1].D[0] (FDRE clocked by ap_clk)
Path Type : hold

Point                                                                                         Incr      Path
------------------------------------------------------------------------------------------------------------
clock ap_clk (rise edge)                                                                     0.000     0.000
clock source latency                                                                         0.000     0.000
ap_clk.inpad[0] (.input)                                                                     0.000     0.000
a_i_207_V_U.matrix_multiply_tdEe_ram_U.q0[0].CLKARDCLK[0] (RAMB18E2)                         0.000     0.000
a_i_207_V_U.matrix_multiply_tdEe_ram_U.q0[0].DOUTADOUT[1] (RAMB18E2) [clock-to-output]       0.204     0.204
grp_matrix_multiply_full_fu_8390.A_207_V_load_reg_13987[1].D[0] (FDRE)                       0.200     0.404
data arrival time                                                                                      0.404

clock ap_clk (rise edge)                                                                     0.000     0.000
clock source latency                                                                         0.000     0.000
ap_clk.inpad[0] (.input)                                                                     0.000     0.000
grp_matrix_multiply_full_fu_8390.A_207_V_load_reg_13987[1].C[0] (FDRE)                       0.000     0.000
clock uncertainty                                                                            0.000     0.000
cell hold time                                                                               0.194     0.194
data required time                                                                                     0.194
------------------------------------------------------------------------------------------------------------
data required time                                                                                    -0.194
data arrival time                                                                                      0.404
------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                            0.210


#Path 83
Startpoint: a_i_159_V_U.matrix_multiply_tdEe_ram_U.q0[0].DOUTADOUT[7] (RAMB18E2 clocked by ap_clk)
Endpoint  : grp_matrix_multiply_full_fu_8390.A_159_V_load_reg_13537[7].D[0] (FDRE clocked by ap_clk)
Path Type : hold

Point                                                                                         Incr      Path
------------------------------------------------------------------------------------------------------------
clock ap_clk (rise edge)                                                                     0.000     0.000
clock source latency                                                                         0.000     0.000
ap_clk.inpad[0] (.input)                                                                     0.000     0.000
a_i_159_V_U.matrix_multiply_tdEe_ram_U.q0[0].CLKARDCLK[0] (RAMB18E2)                         0.000     0.000
a_i_159_V_U.matrix_multiply_tdEe_ram_U.q0[0].DOUTADOUT[7] (RAMB18E2) [clock-to-output]       0.204     0.204
grp_matrix_multiply_full_fu_8390.A_159_V_load_reg_13537[7].D[0] (FDRE)                       0.200     0.404
data arrival time                                                                                      0.404

clock ap_clk (rise edge)                                                                     0.000     0.000
clock source latency                                                                         0.000     0.000
ap_clk.inpad[0] (.input)                                                                     0.000     0.000
grp_matrix_multiply_full_fu_8390.A_159_V_load_reg_13537[7].C[0] (FDRE)                       0.000     0.000
clock uncertainty                                                                            0.000     0.000
cell hold time                                                                               0.194     0.194
data required time                                                                                     0.194
------------------------------------------------------------------------------------------------------------
data required time                                                                                    -0.194
data arrival time                                                                                      0.404
------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                            0.210


#Path 84
Startpoint: next_mul2_reg_12715[9].Q[0] (FDRE clocked by ap_clk)
Endpoint  : phi_mul1_reg_8367[9].D[0] (FDRE clocked by ap_clk)
Path Type : hold

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock ap_clk (rise edge)                                         0.000     0.000
clock source latency                                             0.000     0.000
ap_clk.inpad[0] (.input)                                         0.000     0.000
next_mul2_reg_12715[9].C[0] (FDRE)                               0.000     0.000
next_mul2_reg_12715[9].Q[0] (FDRE) [clock-to-output]             0.099     0.099
phi_mul1_reg_8367[9].D[0] (FDRE)                                 0.310     0.409
data arrival time                                                          0.409

clock ap_clk (rise edge)                                         0.000     0.000
clock source latency                                             0.000     0.000
ap_clk.inpad[0] (.input)                                         0.000     0.000
phi_mul1_reg_8367[9].C[0] (FDRE)                                 0.000     0.000
clock uncertainty                                                0.000     0.000
cell hold time                                                   0.194     0.194
data required time                                                         0.194
--------------------------------------------------------------------------------
data required time                                                        -0.194
data arrival time                                                          0.409
--------------------------------------------------------------------------------
slack (MET)                                                                0.215


#Path 85
Startpoint: A_V_q0[0].inpad[0] (.input clocked by ap_clk)
Endpoint  : A_V_load_reg_10885[0].D[0] (FDRE clocked by ap_clk)
Path Type : hold

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock ap_clk (rise edge)                                         0.000     0.000
clock source latency                                             0.000     0.000
input external delay                                             0.000     0.000
A_V_q0[0].inpad[0] (.input)                                      0.000     0.000
A_V_load_reg_10885[0].D[0] (FDRE)                                0.410     0.410
data arrival time                                                          0.410

clock ap_clk (rise edge)                                         0.000     0.000
clock source latency                                             0.000     0.000
ap_clk.inpad[0] (.input)                                         0.000     0.000
A_V_load_reg_10885[0].C[0] (FDRE)                                0.000     0.000
clock uncertainty                                                0.000     0.000
cell hold time                                                   0.194     0.194
data required time                                                         0.194
--------------------------------------------------------------------------------
data required time                                                        -0.194
data arrival time                                                          0.410
--------------------------------------------------------------------------------
slack (MET)                                                                0.216


#Path 86
Startpoint: c_3_reg_12731[5].Q[0] (FDRE clocked by ap_clk)
Endpoint  : c3_reg_8379[5].D[0] (FDRE clocked by ap_clk)
Path Type : hold

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock ap_clk (rise edge)                                         0.000     0.000
clock source latency                                             0.000     0.000
ap_clk.inpad[0] (.input)                                         0.000     0.000
c_3_reg_12731[5].C[0] (FDRE)                                     0.000     0.000
c_3_reg_12731[5].Q[0] (FDRE) [clock-to-output]                   0.112     0.112
c3_reg_8379[5].D[0] (FDRE)                                       0.300     0.412
data arrival time                                                          0.412

clock ap_clk (rise edge)                                         0.000     0.000
clock source latency                                             0.000     0.000
ap_clk.inpad[0] (.input)                                         0.000     0.000
c3_reg_8379[5].C[0] (FDRE)                                       0.000     0.000
clock uncertainty                                                0.000     0.000
cell hold time                                                   0.194     0.194
data required time                                                         0.194
--------------------------------------------------------------------------------
data required time                                                        -0.194
data arrival time                                                          0.412
--------------------------------------------------------------------------------
slack (MET)                                                                0.218


#Path 87
Startpoint: c_3_reg_12731[6].Q[0] (FDRE clocked by ap_clk)
Endpoint  : c3_reg_8379[6].D[0] (FDRE clocked by ap_clk)
Path Type : hold

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock ap_clk (rise edge)                                         0.000     0.000
clock source latency                                             0.000     0.000
ap_clk.inpad[0] (.input)                                         0.000     0.000
c_3_reg_12731[6].C[0] (FDRE)                                     0.000     0.000
c_3_reg_12731[6].Q[0] (FDRE) [clock-to-output]                   0.112     0.112
c3_reg_8379[6].D[0] (FDRE)                                       0.300     0.412
data arrival time                                                          0.412

clock ap_clk (rise edge)                                         0.000     0.000
clock source latency                                             0.000     0.000
ap_clk.inpad[0] (.input)                                         0.000     0.000
c3_reg_8379[6].C[0] (FDRE)                                       0.000     0.000
clock uncertainty                                                0.000     0.000
cell hold time                                                   0.194     0.194
data required time                                                         0.194
--------------------------------------------------------------------------------
data required time                                                        -0.194
data arrival time                                                          0.412
--------------------------------------------------------------------------------
slack (MET)                                                                0.218


#Path 88
Startpoint: grp_matrix_multiply_full_fu_8390.tmp_mid2_v_reg_9670_pp0_iter2_reg[0].Q[0] (FDRE clocked by ap_clk)
Endpoint  : grp_matrix_multiply_full_fu_8390.tmp_mid2_v_reg_9670_pp0_iter3_reg[0].D[0] (FDRE clocked by ap_clk)
Path Type : hold

Point                                                                                                    Incr      Path
-----------------------------------------------------------------------------------------------------------------------
clock ap_clk (rise edge)                                                                                0.000     0.000
clock source latency                                                                                    0.000     0.000
ap_clk.inpad[0] (.input)                                                                                0.000     0.000
grp_matrix_multiply_full_fu_8390.tmp_mid2_v_reg_9670_pp0_iter2_reg[0].C[0] (FDRE)                       0.000     0.000
grp_matrix_multiply_full_fu_8390.tmp_mid2_v_reg_9670_pp0_iter2_reg[0].Q[0] (FDRE) [clock-to-output]     0.112     0.112
grp_matrix_multiply_full_fu_8390.tmp_mid2_v_reg_9670_pp0_iter3_reg[0].D[0] (FDRE)                       0.300     0.412
data arrival time                                                                                                 0.412

clock ap_clk (rise edge)                                                                                0.000     0.000
clock source latency                                                                                    0.000     0.000
ap_clk.inpad[0] (.input)                                                                                0.000     0.000
grp_matrix_multiply_full_fu_8390.tmp_mid2_v_reg_9670_pp0_iter3_reg[0].C[0] (FDRE)                       0.000     0.000
clock uncertainty                                                                                       0.000     0.000
cell hold time                                                                                          0.194     0.194
data required time                                                                                                0.194
-----------------------------------------------------------------------------------------------------------------------
data required time                                                                                               -0.194
data arrival time                                                                                                 0.412
-----------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                       0.218


#Path 89
Startpoint: next_mul2_reg_12715[15].Q[0] (FDRE clocked by ap_clk)
Endpoint  : phi_mul1_reg_8367[15].D[0] (FDRE clocked by ap_clk)
Path Type : hold

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock ap_clk (rise edge)                                         0.000     0.000
clock source latency                                             0.000     0.000
ap_clk.inpad[0] (.input)                                         0.000     0.000
next_mul2_reg_12715[15].C[0] (FDRE)                              0.000     0.000
next_mul2_reg_12715[15].Q[0] (FDRE) [clock-to-output]            0.112     0.112
phi_mul1_reg_8367[15].D[0] (FDRE)                                0.300     0.412
data arrival time                                                          0.412

clock ap_clk (rise edge)                                         0.000     0.000
clock source latency                                             0.000     0.000
ap_clk.inpad[0] (.input)                                         0.000     0.000
phi_mul1_reg_8367[15].C[0] (FDRE)                                0.000     0.000
clock uncertainty                                                0.000     0.000
cell hold time                                                   0.194     0.194
data required time                                                         0.194
--------------------------------------------------------------------------------
data required time                                                        -0.194
data arrival time                                                          0.412
--------------------------------------------------------------------------------
slack (MET)                                                                0.218


#Path 90
Startpoint: c2_reg_8344[6].Q[0] (FDRE clocked by ap_clk)
Endpoint  : b_i_255_V_addr_reg_12710[6].D[0] (FDRE clocked by ap_clk)
Path Type : hold

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock ap_clk (rise edge)                                         0.000     0.000
clock source latency                                             0.000     0.000
ap_clk.inpad[0] (.input)                                         0.000     0.000
c2_reg_8344[6].C[0] (FDRE)                                       0.000     0.000
c2_reg_8344[6].Q[0] (FDRE) [clock-to-output]                     0.112     0.112
b_i_255_V_addr_reg_12710[6].D[0] (FDRE)                          0.300     0.412
data arrival time                                                          0.412

clock ap_clk (rise edge)                                         0.000     0.000
clock source latency                                             0.000     0.000
ap_clk.inpad[0] (.input)                                         0.000     0.000
b_i_255_V_addr_reg_12710[6].C[0] (FDRE)                          0.000     0.000
clock uncertainty                                                0.000     0.000
cell hold time                                                   0.194     0.194
data required time                                                         0.194
--------------------------------------------------------------------------------
data required time                                                        -0.194
data arrival time                                                          0.412
--------------------------------------------------------------------------------
slack (MET)                                                                0.218


#Path 91
Startpoint: c2_reg_8344[5].Q[0] (FDRE clocked by ap_clk)
Endpoint  : b_i_255_V_addr_reg_12710[5].D[0] (FDRE clocked by ap_clk)
Path Type : hold

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock ap_clk (rise edge)                                         0.000     0.000
clock source latency                                             0.000     0.000
ap_clk.inpad[0] (.input)                                         0.000     0.000
c2_reg_8344[5].C[0] (FDRE)                                       0.000     0.000
c2_reg_8344[5].Q[0] (FDRE) [clock-to-output]                     0.112     0.112
b_i_255_V_addr_reg_12710[5].D[0] (FDRE)                          0.300     0.412
data arrival time                                                          0.412

clock ap_clk (rise edge)                                         0.000     0.000
clock source latency                                             0.000     0.000
ap_clk.inpad[0] (.input)                                         0.000     0.000
b_i_255_V_addr_reg_12710[5].C[0] (FDRE)                          0.000     0.000
clock uncertainty                                                0.000     0.000
cell hold time                                                   0.194     0.194
data required time                                                         0.194
--------------------------------------------------------------------------------
data required time                                                        -0.194
data arrival time                                                          0.412
--------------------------------------------------------------------------------
slack (MET)                                                                0.218


#Path 92
Startpoint: grp_matrix_multiply_full_fu_8390.exitcond_flatten_reg_9656.Q[0] (FDRE clocked by ap_clk)
Endpoint  : grp_matrix_multiply_full_fu_8390.exitcond_flatten_reg_9656_pp0_iter1_reg.D[0] (FDRE clocked by ap_clk)
Path Type : hold

Point                                                                                                       Incr      Path
--------------------------------------------------------------------------------------------------------------------------
clock ap_clk (rise edge)                                                                                   0.000     0.000
clock source latency                                                                                       0.000     0.000
ap_clk.inpad[0] (.input)                                                                                   0.000     0.000
grp_matrix_multiply_full_fu_8390.exitcond_flatten_reg_9656.C[0] (FDRE)                                     0.000     0.000
grp_matrix_multiply_full_fu_8390.exitcond_flatten_reg_9656.Q[0] (FDRE) [clock-to-output]                   0.112     0.112
grp_matrix_multiply_full_fu_8390.exitcond_flatten_reg_9656_pp0_iter1_reg.D[0] (FDRE)                       0.300     0.412
data arrival time                                                                                                    0.412

clock ap_clk (rise edge)                                                                                   0.000     0.000
clock source latency                                                                                       0.000     0.000
ap_clk.inpad[0] (.input)                                                                                   0.000     0.000
grp_matrix_multiply_full_fu_8390.exitcond_flatten_reg_9656_pp0_iter1_reg.C[0] (FDRE)                       0.000     0.000
clock uncertainty                                                                                          0.000     0.000
cell hold time                                                                                             0.194     0.194
data required time                                                                                                   0.194
--------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                  -0.194
data arrival time                                                                                                    0.412
--------------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                          0.218


#Path 93
Startpoint: grp_matrix_multiply_full_fu_8390.ap_enable_reg_pp0_iter4.Q[0] (FDRE clocked by ap_clk)
Endpoint  : grp_matrix_multiply_full_fu_8390.ap_enable_reg_pp0_iter5.D[0] (FDRE clocked by ap_clk)
Path Type : hold

Point                                                                                       Incr      Path
----------------------------------------------------------------------------------------------------------
clock ap_clk (rise edge)                                                                   0.000     0.000
clock source latency                                                                       0.000     0.000
ap_clk.inpad[0] (.input)                                                                   0.000     0.000
grp_matrix_multiply_full_fu_8390.ap_enable_reg_pp0_iter4.C[0] (FDRE)                       0.000     0.000
grp_matrix_multiply_full_fu_8390.ap_enable_reg_pp0_iter4.Q[0] (FDRE) [clock-to-output]     0.112     0.112
grp_matrix_multiply_full_fu_8390.ap_enable_reg_pp0_iter5.D[0] (FDRE)                       0.300     0.412
data arrival time                                                                                    0.412

clock ap_clk (rise edge)                                                                   0.000     0.000
clock source latency                                                                       0.000     0.000
ap_clk.inpad[0] (.input)                                                                   0.000     0.000
grp_matrix_multiply_full_fu_8390.ap_enable_reg_pp0_iter5.C[0] (FDRE)                       0.000     0.000
clock uncertainty                                                                          0.000     0.000
cell hold time                                                                             0.194     0.194
data required time                                                                                   0.194
----------------------------------------------------------------------------------------------------------
data required time                                                                                  -0.194
data arrival time                                                                                    0.412
----------------------------------------------------------------------------------------------------------
slack (MET)                                                                                          0.218


#Path 94
Startpoint: r1_reg_8321[2].Q[0] (FDRE clocked by ap_clk)
Endpoint  : tmp_10_reg_11158[2].D[0] (FDRE clocked by ap_clk)
Path Type : hold

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock ap_clk (rise edge)                                         0.000     0.000
clock source latency                                             0.000     0.000
ap_clk.inpad[0] (.input)                                         0.000     0.000
r1_reg_8321[2].C[0] (FDRE)                                       0.000     0.000
r1_reg_8321[2].Q[0] (FDRE) [clock-to-output]                     0.112     0.112
tmp_10_reg_11158[2].D[0] (FDRE)                                  0.300     0.412
data arrival time                                                          0.412

clock ap_clk (rise edge)                                         0.000     0.000
clock source latency                                             0.000     0.000
ap_clk.inpad[0] (.input)                                         0.000     0.000
tmp_10_reg_11158[2].C[0] (FDRE)                                  0.000     0.000
clock uncertainty                                                0.000     0.000
cell hold time                                                   0.194     0.194
data required time                                                         0.194
--------------------------------------------------------------------------------
data required time                                                        -0.194
data arrival time                                                          0.412
--------------------------------------------------------------------------------
slack (MET)                                                                0.218


#Path 95
Startpoint: grp_matrix_multiply_full_fu_8390.exitcond_flatten_reg_9656_pp0_iter2_reg.Q[0] (FDRE clocked by ap_clk)
Endpoint  : grp_matrix_multiply_full_fu_8390.exitcond_flatten_reg_9656_pp0_iter3_reg.D[0] (FDRE clocked by ap_clk)
Path Type : hold

Point                                                                                                       Incr      Path
--------------------------------------------------------------------------------------------------------------------------
clock ap_clk (rise edge)                                                                                   0.000     0.000
clock source latency                                                                                       0.000     0.000
ap_clk.inpad[0] (.input)                                                                                   0.000     0.000
grp_matrix_multiply_full_fu_8390.exitcond_flatten_reg_9656_pp0_iter2_reg.C[0] (FDRE)                       0.000     0.000
grp_matrix_multiply_full_fu_8390.exitcond_flatten_reg_9656_pp0_iter2_reg.Q[0] (FDRE) [clock-to-output]     0.112     0.112
grp_matrix_multiply_full_fu_8390.exitcond_flatten_reg_9656_pp0_iter3_reg.D[0] (FDRE)                       0.300     0.412
data arrival time                                                                                                    0.412

clock ap_clk (rise edge)                                                                                   0.000     0.000
clock source latency                                                                                       0.000     0.000
ap_clk.inpad[0] (.input)                                                                                   0.000     0.000
grp_matrix_multiply_full_fu_8390.exitcond_flatten_reg_9656_pp0_iter3_reg.C[0] (FDRE)                       0.000     0.000
clock uncertainty                                                                                          0.000     0.000
cell hold time                                                                                             0.194     0.194
data required time                                                                                                   0.194
--------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                  -0.194
data arrival time                                                                                                    0.412
--------------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                          0.218


#Path 96
Startpoint: a_i_35_V_U.matrix_multiply_tdEe_ram_U.q0[0].DOUTADOUT[2] (RAMB18E2 clocked by ap_clk)
Endpoint  : grp_matrix_multiply_full_fu_8390.A_35_V_load_reg_10767[2].D[0] (FDRE clocked by ap_clk)
Path Type : hold

Point                                                                                        Incr      Path
-----------------------------------------------------------------------------------------------------------
clock ap_clk (rise edge)                                                                    0.000     0.000
clock source latency                                                                        0.000     0.000
ap_clk.inpad[0] (.input)                                                                    0.000     0.000
a_i_35_V_U.matrix_multiply_tdEe_ram_U.q0[0].CLKARDCLK[0] (RAMB18E2)                         0.000     0.000
a_i_35_V_U.matrix_multiply_tdEe_ram_U.q0[0].DOUTADOUT[2] (RAMB18E2) [clock-to-output]       0.204     0.204
grp_matrix_multiply_full_fu_8390.A_35_V_load_reg_10767[2].D[0] (FDRE)                       0.200     0.404
data arrival time                                                                                     0.404

clock ap_clk (rise edge)                                                                    0.000     0.000
clock source latency                                                                        0.000     0.000
ap_clk.inpad[0] (.input)                                                                    0.000     0.000
grp_matrix_multiply_full_fu_8390.A_35_V_load_reg_10767[2].C[0] (FDRE)                       0.000     0.000
clock uncertainty                                                                           0.000     0.000
cell hold time                                                                              0.181     0.181
data required time                                                                                    0.181
-----------------------------------------------------------------------------------------------------------
data required time                                                                                   -0.181
data arrival time                                                                                     0.404
-----------------------------------------------------------------------------------------------------------
slack (MET)                                                                                           0.223


#Path 97
Startpoint: phi_mul1_reg_8367[11].Q[0] (FDRE clocked by ap_clk)
Endpoint  : next_mul2_reg_12715[15].D[0] (FDRE clocked by ap_clk)
Path Type : hold

Point                                                                                                                       Incr      Path
------------------------------------------------------------------------------------------------------------------------------------------
clock ap_clk (rise edge)                                                                                                   0.000     0.000
clock source latency                                                                                                       0.000     0.000
ap_clk.inpad[0] (.input)                                                                                                   0.000     0.000
phi_mul1_reg_8367[11].C[0] (FDRE)                                                                                          0.000     0.000
phi_mul1_reg_8367[11].Q[0] (FDRE) [clock-to-output]                                                                        0.112     0.112
$techmap118221$auto$alumacc.cc:485:replace_alu$31223.slice[2].carry4_full.CO[0].S[0] (CARRY4)                              0.110     0.222
$techmap118221$auto$alumacc.cc:485:replace_alu$31223.slice[2].carry4_full.CO[0].CO_CHAIN[0] (CARRY4)                       0.142     0.364
$techmap118222$auto$alumacc.cc:485:replace_alu$31223.slice[3].carry4_part.CO[0].CI[0] (CARRY4)                             0.000     0.364
$techmap118222$auto$alumacc.cc:485:replace_alu$31223.slice[3].carry4_part.CO[0].O[0] (CARRY4)                              0.054     0.418
next_mul2_reg_12715[15].D[0] (FDRE)                                                                                        0.000     0.418
data arrival time                                                                                                                    0.418

clock ap_clk (rise edge)                                                                                                   0.000     0.000
clock source latency                                                                                                       0.000     0.000
ap_clk.inpad[0] (.input)                                                                                                   0.000     0.000
next_mul2_reg_12715[15].C[0] (FDRE)                                                                                        0.000     0.000
clock uncertainty                                                                                                          0.000     0.000
cell hold time                                                                                                             0.194     0.194
data required time                                                                                                                   0.194
------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                  -0.194
data arrival time                                                                                                                    0.418
------------------------------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                                          0.224


#Path 98
Startpoint: B_V_q0[0].inpad[0] (.input clocked by ap_clk)
Endpoint  : B_V_load_reg_11175[0].D[0] (FDRE clocked by ap_clk)
Path Type : hold

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock ap_clk (rise edge)                                         0.000     0.000
clock source latency                                             0.000     0.000
input external delay                                             0.000     0.000
B_V_q0[0].inpad[0] (.input)                                      0.000     0.000
B_V_load_reg_11175[0].D[0] (FDRE)                                0.420     0.420
data arrival time                                                          0.420

clock ap_clk (rise edge)                                         0.000     0.000
clock source latency                                             0.000     0.000
ap_clk.inpad[0] (.input)                                         0.000     0.000
B_V_load_reg_11175[0].C[0] (FDRE)                                0.000     0.000
clock uncertainty                                                0.000     0.000
cell hold time                                                   0.194     0.194
data required time                                                         0.194
--------------------------------------------------------------------------------
data required time                                                        -0.194
data arrival time                                                          0.420
--------------------------------------------------------------------------------
slack (MET)                                                                0.226


#Path 99
Startpoint: c_2_reg_11165[0].Q[0] (FDRE clocked by ap_clk)
Endpoint  : c2_reg_8344[0].D[0] (FDRE clocked by ap_clk)
Path Type : hold

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock ap_clk (rise edge)                                         0.000     0.000
clock source latency                                             0.000     0.000
ap_clk.inpad[0] (.input)                                         0.000     0.000
c_2_reg_11165[0].C[0] (FDRE)                                     0.000     0.000
c_2_reg_11165[0].Q[0] (FDRE) [clock-to-output]                   0.112     0.112
c2_reg_8344[0].D[0] (FDRE)                                       0.310     0.422
data arrival time                                                          0.422

clock ap_clk (rise edge)                                         0.000     0.000
clock source latency                                             0.000     0.000
ap_clk.inpad[0] (.input)                                         0.000     0.000
c2_reg_8344[0].C[0] (FDRE)                                       0.000     0.000
clock uncertainty                                                0.000     0.000
cell hold time                                                   0.194     0.194
data required time                                                         0.194
--------------------------------------------------------------------------------
data required time                                                        -0.194
data arrival time                                                          0.422
--------------------------------------------------------------------------------
slack (MET)                                                                0.228


#Path 100
Startpoint: r1_reg_8321[1].Q[0] (FDRE clocked by ap_clk)
Endpoint  : tmp_10_reg_11158[1].D[0] (FDRE clocked by ap_clk)
Path Type : hold

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock ap_clk (rise edge)                                         0.000     0.000
clock source latency                                             0.000     0.000
ap_clk.inpad[0] (.input)                                         0.000     0.000
r1_reg_8321[1].C[0] (FDRE)                                       0.000     0.000
r1_reg_8321[1].Q[0] (FDRE) [clock-to-output]                     0.112     0.112
tmp_10_reg_11158[1].D[0] (FDRE)                                  0.310     0.422
data arrival time                                                          0.422

clock ap_clk (rise edge)                                         0.000     0.000
clock source latency                                             0.000     0.000
ap_clk.inpad[0] (.input)                                         0.000     0.000
tmp_10_reg_11158[1].C[0] (FDRE)                                  0.000     0.000
clock uncertainty                                                0.000     0.000
cell hold time                                                   0.194     0.194
data required time                                                         0.194
--------------------------------------------------------------------------------
data required time                                                        -0.194
data arrival time                                                          0.422
--------------------------------------------------------------------------------
slack (MET)                                                                0.228


#End of timing report
