digraph g {
TN1->BS1;
BS1[shape=oval,label=test_assign_basic];
TN4->BS2;
BS2[shape=oval,label=ans];
TN5->BS3;
BS3[shape=oval,label=a];
TN5->BS4;
BS4[shape=oval,label=/];
TN5->BS5;
BS5[shape=oval,label=b];
TN5->BS6;
BS6[shape=oval,label=];
TN5[shape=oval, label=BinaryExprNode];
TN4->TN5;
TN4->BS7;
BS7[shape=oval,label=];
TN4[shape=oval, label=AssignStmtNode];
TN3->TN4;
TN3->BS8;
BS8[shape=oval,label=];
TN3[shape=oval, label=StmtNode];
TN1->TN3;
TN1[shape=oval, label=StmtListNode];
TN2->TN1;
TN6->BS9;
BS9[shape=oval,label=];
TN8->BS10;
BS10[shape=oval,label=a];
TN8->BS11;
BS11[shape=oval,label=];
TN8->BS12;
BS12[shape=oval,label=variable];
TN8[shape=oval, label=VariableNode];
TN3->TN8;
TN9->BS13;
BS13[shape=oval,label=b];
TN9->BS14;
BS14[shape=oval,label=];
TN9->BS15;
BS15[shape=oval,label=variable];
TN9[shape=oval, label=VariableNode];
TN3->TN9;
TN10->BS16;
BS16[shape=oval,label=ans];
TN10->BS17;
BS17[shape=oval,label=];
TN10->BS18;
BS18[shape=oval,label=variable];
TN10[shape=oval, label=VariableNode];
TN3->TN10;
TN3[shape=oval, label=NameListNode];
TN7->TN3;
TN7->BS19;
BS19[shape=oval,label=];
TN11->BS20;
BS20[shape=oval,label=integer];
TN11->BS21;
BS21[shape=oval,label=];
TN11[shape=oval, label=SimpleTypeDeclNode];
TN7->TN11;
TN7[shape=oval, label=VarDeclNode];
TN2->TN7;
TN2[shape=oval, label=VarDeclListNode];
TN6->TN2;
TN6[shape=oval, label=RoutineHeadNode];
TN2->TN6;
TN2->BS22;
BS22[shape=oval,label=];
TN2[shape=oval, label=RoutineNode];
TN1->TN2;
TN1->BS23;
BS23[shape=oval,label=];
TN1[shape=oval, label=ProgramNode];
}
