<!DOCTYPE HTML PUBLIC "-//W3C//DTD HTML 4.01 Transitional//EN">
<html><head><meta http-equiv="Content-Type" content="text/html;charset=iso-8859-1">
<title>Lattice PCIe API Manual: LatticeSemi_PCIe::PCIe_IF Class Reference</title>
<link href="doxygen.css" rel="stylesheet" type="text/css">
</head><body>
<!-- Generated by Doxygen 1.3.9.1 -->
<div class="qindex"><a class="qindex" href="main.html">Main&nbsp;Page</a> | <a class="qindex" href="hierarchy.html">Class&nbsp;Hierarchy</a> | <a class="qindex" href="annotated.html">Class&nbsp;List</a> | <a class="qindex" href="files.html">File&nbsp;List</a> | <a class="qindex" href="functions.html">Class&nbsp;Members</a> | <a class="qindex" href="globals.html">File&nbsp;Members</a> | <a class="qindex" href="pages.html">Related&nbsp;Pages</a></div>
<h1>LatticeSemi_PCIe::PCIe_IF Class Reference</h1><code>#include &lt;<a class="el" href="_p_c_ie___i_f_8h-source.html">PCIe_IF.h</a>&gt;</code>
<p>
<p>Inheritance diagram for LatticeSemi_PCIe::PCIe_IF:
<p><center><img src="class_lattice_semi___p_c_ie_1_1_p_c_ie___i_f.png" usemap="#LatticeSemi_PCIe::PCIe_IF_map" border="0" alt=""></center>
<map name="LatticeSemi_PCIe::PCIe_IF_map">
<area href="class_lattice_semi___p_c_ie_1_1_register_access.html" alt="LatticeSemi_PCIe::RegisterAccess" shape="rect" coords="107,0,311,24">
<area href="class_lattice_semi___p_c_ie_1_1_l_s_c_d_m_a___i_f.html" alt="LatticeSemi_PCIe::LSCDMA_IF" shape="rect" coords="0,112,204,136">
<area href="class_lattice_semi___p_c_ie_1_1_l_s_c_p_c_ie2___i_f.html" alt="LatticeSemi_PCIe::LSCPCIe2_IF" shape="rect" coords="214,112,418,136">
</map>
<a href="class_lattice_semi___p_c_ie_1_1_p_c_ie___i_f-members.html">List of all members.</a><table border="0" cellpadding="0" cellspacing="0">
<tr><td></td></tr>
<tr><td colspan="2"><br><h2>Public Member Functions</h2></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="class_lattice_semi___p_c_ie_1_1_p_c_ie___i_f.html#a0">PCIe_IF</a> (const GUID *pGUID, const char *pBoardID, const char *pDemoID, uint32_t devNum=1, const char *pFriendlyName=NULL, const char *pFunctionName=NULL)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="class_lattice_semi___p_c_ie_1_1_p_c_ie___i_f.html#a1">~PCIe_IF</a> ()</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">HANDLE&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="class_lattice_semi___p_c_ie_1_1_p_c_ie___i_f.html#a2">getDriverHandle</a> (void)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">bool&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="class_lattice_semi___p_c_ie_1_1_p_c_ie___i_f.html#a3">getPCIConfigRegs</a> (uint8_t *pCfg)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">bool&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="class_lattice_semi___p_c_ie_1_1_p_c_ie___i_f.html#a4">getPCIDriverInfo</a> (const <a class="el" href="struct_p_c_i_resource_info__t.html">PCIResourceInfo_t</a> **pInfo)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">bool&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="class_lattice_semi___p_c_ie_1_1_p_c_ie___i_f.html#a5">getPCIResourcesStr</a> (string &amp;outs)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">bool&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="class_lattice_semi___p_c_ie_1_1_p_c_ie___i_f.html#a6">getDriverVersionStr</a> (string &amp;outs)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">bool&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="class_lattice_semi___p_c_ie_1_1_p_c_ie___i_f.html#a7">getDriverResourcesStr</a> (string &amp;outs)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">bool&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="class_lattice_semi___p_c_ie_1_1_p_c_ie___i_f.html#a8">getPCICapabiltiesStr</a> (string &amp;outs)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">uint8_t&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="class_lattice_semi___p_c_ie_1_1_p_c_ie___i_f.html#a9">read8</a> (uint32_t addr)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">void&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="class_lattice_semi___p_c_ie_1_1_p_c_ie___i_f.html#a10">write8</a> (uint32_t addr, uint8_t val)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">uint16_t&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="class_lattice_semi___p_c_ie_1_1_p_c_ie___i_f.html#a11">read16</a> (uint32_t addr)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">void&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="class_lattice_semi___p_c_ie_1_1_p_c_ie___i_f.html#a12">write16</a> (uint32_t addr, uint16_t val)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">uint32_t&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="class_lattice_semi___p_c_ie_1_1_p_c_ie___i_f.html#a13">read32</a> (uint32_t addr)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">void&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="class_lattice_semi___p_c_ie_1_1_p_c_ie___i_f.html#a14">write32</a> (uint32_t addr, uint32_t val)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">bool&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="class_lattice_semi___p_c_ie_1_1_p_c_ie___i_f.html#a15">read8</a> (uint32_t addr, uint8_t *val, size_t len, bool incAddr=true)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">bool&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="class_lattice_semi___p_c_ie_1_1_p_c_ie___i_f.html#a16">write8</a> (uint32_t addr, uint8_t *val, size_t len, bool incAddr=true)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">bool&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="class_lattice_semi___p_c_ie_1_1_p_c_ie___i_f.html#a17">read16</a> (uint32_t addr, uint16_t *val, size_t len, bool incAddr=true)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">bool&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="class_lattice_semi___p_c_ie_1_1_p_c_ie___i_f.html#a18">write16</a> (uint32_t addr, uint16_t *val, size_t len, bool incAddr=true)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">bool&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="class_lattice_semi___p_c_ie_1_1_p_c_ie___i_f.html#a19">read32</a> (uint32_t addr, uint32_t *val, size_t len, bool incAddr=true)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">bool&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="class_lattice_semi___p_c_ie_1_1_p_c_ie___i_f.html#a20">write32</a> (uint32_t addr, uint32_t *val, size_t len, bool incAddr=true)</td></tr>

<tr><td colspan="2"><br><h2>Static Public Attributes</h2></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">const char *&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="class_lattice_semi___p_c_ie_1_1_p_c_ie___i_f.html#s0">PCIE_SC_BRD</a> = "SC"</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">const char *&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="class_lattice_semi___p_c_ie_1_1_p_c_ie___i_f.html#s1">PCIE_ECP2M_BRD</a> = "ECP2M"</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top"><a class="anchor" name="s2" doxytag="LatticeSemi_PCIe::PCIe_IF::PCIE_ECP2M35_BRD"></a>
const char *&nbsp;</td><td class="memItemRight" valign="bottom"><b>PCIE_ECP2M35_BRD</b> = "ECP2M"</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top"><a class="anchor" name="s3" doxytag="LatticeSemi_PCIe::PCIe_IF::PCIE_ECP2M50_BRD"></a>
const char *&nbsp;</td><td class="memItemRight" valign="bottom"><b>PCIE_ECP2M50_BRD</b> = "ECP2M"</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">const char *&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="class_lattice_semi___p_c_ie_1_1_p_c_ie___i_f.html#s4">SC80_PCIE_x8_BRD_GL028</a> = "ven_1204&amp;dev_11c0"</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">const char *&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="class_lattice_semi___p_c_ie_1_1_p_c_ie___i_f.html#s5">ECP2M35_PCIE_x4_BRD_GL029</a> = "ven_1204&amp;dev_11d0"</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">const char *&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="class_lattice_semi___p_c_ie_1_1_p_c_ie___i_f.html#s6">ECP2M50_PCIE_x4_BRD_GL029</a> = "ven_1204&amp;dev_11d1"</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">const char *&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="class_lattice_semi___p_c_ie_1_1_p_c_ie___i_f.html#s7">SC25_PCIE_x1_BRD_GL030</a> = "ven_1204&amp;dev_11e0"</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">const char *&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="class_lattice_semi___p_c_ie_1_1_p_c_ie___i_f.html#s8">ECP2M35_PCIE_x1_BRD_GL031</a> = "ven_1204&amp;dev_11f0"</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">const char *&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="class_lattice_semi___p_c_ie_1_1_p_c_ie___i_f.html#s9">ECP2M35_PCIE_x1_BRD_GL034</a> = "ven_1204&amp;dev_1220"</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">const char *&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="class_lattice_semi___p_c_ie_1_1_p_c_ie___i_f.html#s10">SC80_PCIE_x4_BRD_GL035</a> = "ven_1204&amp;dev_11c0"</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">const char *&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="class_lattice_semi___p_c_ie_1_1_p_c_ie___i_f.html#s11">PCIE_DEMO_SC</a> = "Basic"</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">const char *&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="class_lattice_semi___p_c_ie_1_1_p_c_ie___i_f.html#s12">PCIE_DEMO_EC</a> = "Basic"</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">const char *&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="class_lattice_semi___p_c_ie_1_1_p_c_ie___i_f.html#s13">BASIC_DEMO</a> = "Basic"</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">const char *&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="class_lattice_semi___p_c_ie_1_1_p_c_ie___i_f.html#s14">SFIF_DEMO</a> = "SFIF"</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">const char *&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="class_lattice_semi___p_c_ie_1_1_p_c_ie___i_f.html#s15">PCIEDMA_DEMO</a> = "DMA"</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">const GUID *&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="class_lattice_semi___p_c_ie_1_1_p_c_ie___i_f.html#s16">pLSCSIM_DRIVER</a> = "SIM"</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">const GUID *&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="class_lattice_semi___p_c_ie_1_1_p_c_ie___i_f.html#s17">pLSCPCIE_DRIVER</a> = "lscpcie2"</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">const GUID *&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="class_lattice_semi___p_c_ie_1_1_p_c_ie___i_f.html#s18">pLSCPCIE2_DRIVER</a> = "lscpcie2"</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">const GUID *&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="class_lattice_semi___p_c_ie_1_1_p_c_ie___i_f.html#s19">pLSCDMA_DRIVER</a> = "lscdma"</td></tr>

<tr><td colspan="2"><br><h2>Protected Member Functions</h2></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">int&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="class_lattice_semi___p_c_ie_1_1_p_c_ie___i_f.html#b0">OpenDriver</a> (HANDLE &amp;h, const GUID *pGUID, const char *pBoardID, const char *pDemoID, uint32_t instance=1, const char *pFriendlyName=NULL, const char *pFunctionName=NULL)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">int&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="class_lattice_semi___p_c_ie_1_1_p_c_ie___i_f.html#b1">MmapDriver</a> (void)</td></tr>

<tr><td colspan="2"><br><h2>Protected Attributes</h2></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top"><a class="anchor" name="p0" doxytag="LatticeSemi_PCIe::PCIe_IF::hDev"></a>
HANDLE&nbsp;</td><td class="memItemRight" valign="bottom"><b>hDev</b></td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top"><a class="anchor" name="p1" doxytag="LatticeSemi_PCIe::PCIe_IF::PCIinfo"></a>
<a class="el" href="struct_p_c_i_resource_info__t.html">PCIResourceInfo_t</a>&nbsp;</td><td class="memItemRight" valign="bottom"><b>PCIinfo</b></td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">volatile void *&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="class_lattice_semi___p_c_ie_1_1_p_c_ie___i_f.html#p2">pBAR</a> [MAX_PCI_BARS]</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">size_t&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="class_lattice_semi___p_c_ie_1_1_p_c_ie___i_f.html#p3">sizeBAR</a> [MAX_PCI_BARS]</td></tr>

</table>
<hr><a name="_details"></a><h2>Detailed Description</h2>
The <a class="el" href="class_lattice_semi___p_c_ie_1_1_p_c_ie___i_f.html">PCIe_IF</a> class provides the actual basic read/write access to hardware registers. This class implements the only the common methods used by all PCIe driver interfaces. More advanced driver interfaces add functionality based on what they can expect the Windows kernel mode driver to support. This class gauruntees that the following methods are available: <ul>
<li>
read8/16/32() </li>
<li>
write8/16/32() </li>
<li>
block read versions of the above </li>
<li>
<a class="el" href="class_lattice_semi___p_c_ie_1_1_p_c_ie___i_f.html#a3">getPCIConfigRegs()</a> </li>
<li>
<a class="el" href="class_lattice_semi___p_c_ie_1_1_p_c_ie___i_f.html#a4">getPCIDriverInfo()</a> </li>
<li>
<a class="el" href="class_lattice_semi___p_c_ie_1_1_p_c_ie___i_f.html#a5">getPCIResourcesStr()</a> </li>
<li>
<a class="el" href="class_lattice_semi___p_c_ie_1_1_p_c_ie___i_f.html#a6">getDriverVersionStr()</a> </li>
<li>
<a class="el" href="class_lattice_semi___p_c_ie_1_1_p_c_ie___i_f.html#a7">getDriverResourcesStr()</a> </li>
<li>
<a class="el" href="class_lattice_semi___p_c_ie_1_1_p_c_ie___i_f.html#a8">getPCICapabiltiesStr()</a> </li>
</ul>
<p>
This class extends the base class to provide the exact methods to access the hardware registers in a LSC FPGA on PCIEpress card. The hardware (FPGA) is accessed using specific DeviceIoControl() calls to the corresponding Windows kernel-mode device driver.<p>
A PCI Express device is accessed through the PCI bus address space mapped into a processor's memory map, so it is basically a PCI device as far as the software is concerned. A PCI device can have 6 windows of addresses into its onboard memory. These are known as BARs. Each BAR can start at an arbitrary address in the processor's map. Therefore to read/write to registers in different BARs of the device, the correct base address needs to be specified. Since the base address is completely arbitrary (setup by the OS at boot), the software will pass the BAR it wants to access in the upper nibble of the addr parameter to the read/write methods. The access layer driver code will then pass that BAR to the device driver code so it can generate the proper CPU bus address to reach the BAR of the device on the PCI bus. Addressing convention used throughout: 32 bit addr = [BAR(31:28)][Address(27:0)]<p>
The specific driver and board to open are identified by: <ul>
<li>
GUID = Driver ID = the specific Windows driver to open such as lscpcie2.sys or lscdma.sys </li>
<li>
Vendor/Device = Board ID = specify the specific board to attach to. Each type of Lattice eval board will have a unique PCI <a class="el" href="class_lattice_semi___p_c_ie_1_1_device.html">Device</a> ID. </li>
<li>
SubSystem = Demo ID = specify which IP to connect to. Each demo IP design has a specific ID stored in the PCI SubSystem Vendor/Device registers. </li>
<li>
Instance = which occurrence of the board/demo to attach to if multiple, identical boards are in the system. </li>
</ul>

<p>

<p>
Definition at line <a class="el" href="_p_c_ie___i_f_8h-source.html#l00157">157</a> of file <a class="el" href="_p_c_ie___i_f_8h-source.html">PCIe_IF.h</a>.<hr><h2>Constructor &amp; Destructor Documentation</h2>
<a class="anchor" name="a0" doxytag="LatticeSemi_PCIe::PCIe_IF::PCIe_IF"></a><p>
<table class="mdTable" width="100%" cellpadding="2" cellspacing="0">
  <tr>
    <td class="mdRow">
      <table cellpadding="0" cellspacing="0" border="0">
        <tr>
          <td class="md" nowrap valign="top">PCIe_IF::PCIe_IF           </td>
          <td class="md" valign="top">(&nbsp;</td>
          <td class="md" nowrap valign="top">const GUID *&nbsp;</td>
          <td class="mdname" nowrap> <em>pGUID</em>, </td>
        </tr>
        <tr>
          <td class="md" nowrap align="right"></td>
          <td class="md"></td>
          <td class="md" nowrap>const char *&nbsp;</td>
          <td class="mdname" nowrap> <em>pBoardID</em>, </td>
        </tr>
        <tr>
          <td class="md" nowrap align="right"></td>
          <td class="md"></td>
          <td class="md" nowrap>const char *&nbsp;</td>
          <td class="mdname" nowrap> <em>pDemoID</em>, </td>
        </tr>
        <tr>
          <td class="md" nowrap align="right"></td>
          <td class="md"></td>
          <td class="md" nowrap>uint32_t&nbsp;</td>
          <td class="mdname" nowrap> <em>devNum</em> = <code>1</code>, </td>
        </tr>
        <tr>
          <td class="md" nowrap align="right"></td>
          <td class="md"></td>
          <td class="md" nowrap>const char *&nbsp;</td>
          <td class="mdname" nowrap> <em>pFriendlyName</em> = <code>NULL</code>, </td>
        </tr>
        <tr>
          <td class="md" nowrap align="right"></td>
          <td class="md"></td>
          <td class="md" nowrap>const char *&nbsp;</td>
          <td class="mdname" nowrap> <em>pFunctionName</em> = <code>NULL</code></td>
        </tr>
        <tr>
          <td class="md"></td>
          <td class="md">)&nbsp;</td>
          <td class="md" colspan="2"></td>
        </tr>
      </table>
    </td>
  </tr>
</table>
<table cellspacing="5" cellpadding="0" border="0">
  <tr>
    <td>
      &nbsp;
    </td>
    <td>

<p>
Create an interface to a Lattice PCIe Driver and eval board. This requires opening the Win32 device driver that provides access to the card that the FPGA is located on. The driver needs to have been installed on the PC using the "Add New Hardware" wizard. <dl compact><dt><b>Parameters:</b></dt><dd>
  <table border="0" cellspacing="2" cellpadding="0">
    <tr><td valign="top"></td><td valign="top"><em>pGUID</em>&nbsp;</td><td>specify the driver to open (see GUID list) </td></tr>
    <tr><td valign="top"></td><td valign="top"><em>pBoardID</em>&nbsp;</td><td>the PCI Vendor and <a class="el" href="class_lattice_semi___p_c_ie_1_1_device.html">Device</a> register pair indicating the board to open </td></tr>
    <tr><td valign="top"></td><td valign="top"><em>pDemoID</em>&nbsp;</td><td>the PCI SubSystem regsiter value indicating the Demo IP to open </td></tr>
    <tr><td valign="top"></td><td valign="top"><em>devNum</em>&nbsp;</td><td>the instance of the board (i.e. locate and open the 2nd SC80 x4 board) </td></tr>
    <tr><td valign="top"></td><td valign="top"><em>pFriendlyName</em>&nbsp;</td><td>(NOT USED) text string naming the board, set in registry, </td></tr>
    <tr><td valign="top"></td><td valign="top"><em>pFunctionName</em>&nbsp;</td><td>text string naming a specific driver function to open (i.e. use DMA chan #1)</td></tr>
  </table>
</dl>
<dl compact><dt><b>Note:</b></dt><dd>If run-time VERBOSE is set then display information during opening driver and board.</dd></dl>
<dl compact><dt><b>Exceptions:</b></dt><dd>
  <table border="0" cellspacing="2" cellpadding="0">
    <tr><td valign="top"></td><td valign="top"><em>PCIe_IF_Error</em>&nbsp;</td><td>if the specified Driver/Board/Demo/Instance can not be found </td></tr>
  </table>
</dl>

<p>
Definition at line <a class="el" href="_p_c_ie___i_f_8cpp-source.html#l00182">182</a> of file <a class="el" href="_p_c_ie___i_f_8cpp-source.html">PCIe_IF.cpp</a>.
<p>
References <a class="el" href="lscpcie_2_ioctl_8h-source.html#l00070">PCIResourceInfo_t::BAR</a>, <a class="el" href="lscpcie_2_ioctl_8h-source.html#l00075">PCIResourceInfo_t::hasInterrupt</a>, <a class="el" href="lscpcie_2_ioctl_8h-source.html#l00076">PCIResourceInfo_t::intrVector</a>, <a class="el" href="lscpcie_2_ioctl_8h-source.html#l00100">IOCTL_LSCPCIE_GET_RESOURCES</a>, <a class="el" href="lscpcie_2_ioctl_8h-source.html#l00049">PCI_BAR_t::memMapped</a>, <a class="el" href="_p_c_ie___i_f_8cpp-source.html#l01338">MmapDriver()</a>, <a class="el" href="lscpcie_2_ioctl_8h-source.html#l00046">PCI_BAR_t::nBAR</a>, <a class="el" href="lscpcie_2_ioctl_8h-source.html#l00069">PCIResourceInfo_t::numBARs</a>, <a class="el" href="_p_c_ie___i_f_8cpp-source.html#l01268">OpenDriver()</a>, <a class="el" href="_p_c_ie___i_f_8h-source.html#l00237">pBAR</a>, <a class="el" href="lscpcie_2_ioctl_8h-source.html#l00047">PCI_BAR_t::physStartAddr</a>, and <a class="el" href="lscpcie_2_ioctl_8h-source.html#l00048">PCI_BAR_t::size</a>.    </td>
  </tr>
</table>
<a class="anchor" name="a1" doxytag="LatticeSemi_PCIe::PCIe_IF::~PCIe_IF"></a><p>
<table class="mdTable" width="100%" cellpadding="2" cellspacing="0">
  <tr>
    <td class="mdRow">
      <table cellpadding="0" cellspacing="0" border="0">
        <tr>
          <td class="md" nowrap valign="top">PCIe_IF::~<a class="el" href="class_lattice_semi___p_c_ie_1_1_p_c_ie___i_f.html">PCIe_IF</a>           </td>
          <td class="md" valign="top">(&nbsp;</td>
          <td class="mdname1" valign="top" nowrap>          </td>
          <td class="md" valign="top">&nbsp;)&nbsp;</td>
          <td class="md" nowrap></td>
        </tr>
      </table>
    </td>
  </tr>
</table>
<table cellspacing="5" cellpadding="0" border="0">
  <tr>
    <td>
      &nbsp;
    </td>
    <td>

<p>
Delete an instance of a register access object. 
<p>
Definition at line <a class="el" href="_p_c_ie___i_f_8cpp-source.html#l00256">256</a> of file <a class="el" href="_p_c_ie___i_f_8cpp-source.html">PCIe_IF.cpp</a>.
<p>
References <a class="el" href="_p_c_ie___i_f_8h-source.html#l00237">pBAR</a>, and <a class="el" href="_p_c_ie___i_f_8h-source.html#l00238">sizeBAR</a>.    </td>
  </tr>
</table>
<hr><h2>Member Function Documentation</h2>
<a class="anchor" name="a2" doxytag="LatticeSemi_PCIe::PCIe_IF::getDriverHandle"></a><p>
<table class="mdTable" width="100%" cellpadding="2" cellspacing="0">
  <tr>
    <td class="mdRow">
      <table cellpadding="0" cellspacing="0" border="0">
        <tr>
          <td class="md" nowrap valign="top">HANDLE PCIe_IF::getDriverHandle           </td>
          <td class="md" valign="top">(&nbsp;</td>
          <td class="md" nowrap valign="top">void&nbsp;</td>
          <td class="mdname1" valign="top" nowrap>          </td>
          <td class="md" valign="top">&nbsp;)&nbsp;</td>
          <td class="md" nowrap></td>
        </tr>
      </table>
    </td>
  </tr>
</table>
<table cellspacing="5" cellpadding="0" border="0">
  <tr>
    <td>
      &nbsp;
    </td>
    <td>

<p>
Return the Windows handle to the open device driver so higher level classes can use the IOCTL routines in the driver. <dl compact><dt><b>Returns:</b></dt><dd>Windows handle to the driver (file object) </dd></dl>

<p>
Definition at line <a class="el" href="_p_c_ie___i_f_8cpp-source.html#l00288">288</a> of file <a class="el" href="_p_c_ie___i_f_8cpp-source.html">PCIe_IF.cpp</a>.    </td>
  </tr>
</table>
<a class="anchor" name="a7" doxytag="LatticeSemi_PCIe::PCIe_IF::getDriverResourcesStr"></a><p>
<table class="mdTable" width="100%" cellpadding="2" cellspacing="0">
  <tr>
    <td class="mdRow">
      <table cellpadding="0" cellspacing="0" border="0">
        <tr>
          <td class="md" nowrap valign="top">bool PCIe_IF::getDriverResourcesStr           </td>
          <td class="md" valign="top">(&nbsp;</td>
          <td class="md" nowrap valign="top">string &amp;&nbsp;</td>
          <td class="mdname1" valign="top" nowrap> <em>outs</em>          </td>
          <td class="md" valign="top">&nbsp;)&nbsp;</td>
          <td class="md" nowrap></td>
        </tr>
      </table>
    </td>
  </tr>
</table>
<table cellspacing="5" cellpadding="0" border="0">
  <tr>
    <td>
      &nbsp;
    </td>
    <td>

<p>
Fill the string with info about the BARs and interrupts the device and driver are using. This information is obtained from the OS at driver init time. <dl compact><dt><b>Parameters:</b></dt><dd>
  <table border="0" cellspacing="2" cellpadding="0">
    <tr><td valign="top"></td><td valign="top"><em>outs</em>&nbsp;</td><td>the string to fill with the formatted BAR info </td></tr>
  </table>
</dl>
<dl compact><dt><b>Returns:</b></dt><dd>true if successful; false if error </dd></dl>

<p>
Definition at line <a class="el" href="_p_c_ie___i_f_8cpp-source.html#l00482">482</a> of file <a class="el" href="_p_c_ie___i_f_8cpp-source.html">PCIe_IF.cpp</a>.
<p>
References <a class="el" href="lscpcie_2_ioctl_8h-source.html#l00070">PCIResourceInfo_t::BAR</a>, <a class="el" href="_p_c_ie___i_f_8cpp-source.html#l00322">getPCIDriverInfo()</a>, <a class="el" href="lscpcie_2_ioctl_8h-source.html#l00075">PCIResourceInfo_t::hasInterrupt</a>, <a class="el" href="lscpcie_2_ioctl_8h-source.html#l00076">PCIResourceInfo_t::intrVector</a>, <a class="el" href="lscpcie_2_ioctl_8h-source.html#l00049">PCI_BAR_t::memMapped</a>, <a class="el" href="lscpcie_2_ioctl_8h-source.html#l00046">PCI_BAR_t::nBAR</a>, <a class="el" href="lscpcie_2_ioctl_8h-source.html#l00069">PCIResourceInfo_t::numBARs</a>, <a class="el" href="lscpcie_2_ioctl_8h-source.html#l00047">PCI_BAR_t::physStartAddr</a>, and <a class="el" href="lscpcie_2_ioctl_8h-source.html#l00048">PCI_BAR_t::size</a>.    </td>
  </tr>
</table>
<a class="anchor" name="a6" doxytag="LatticeSemi_PCIe::PCIe_IF::getDriverVersionStr"></a><p>
<table class="mdTable" width="100%" cellpadding="2" cellspacing="0">
  <tr>
    <td class="mdRow">
      <table cellpadding="0" cellspacing="0" border="0">
        <tr>
          <td class="md" nowrap valign="top">bool PCIe_IF::getDriverVersionStr           </td>
          <td class="md" valign="top">(&nbsp;</td>
          <td class="md" nowrap valign="top">string &amp;&nbsp;</td>
          <td class="mdname1" valign="top" nowrap> <em>outs</em>          </td>
          <td class="md" valign="top">&nbsp;)&nbsp;</td>
          <td class="md" nowrap></td>
        </tr>
      </table>
    </td>
  </tr>
</table>
<table cellspacing="5" cellpadding="0" border="0">
  <tr>
    <td>
      &nbsp;
    </td>
    <td>

<p>
Return the string containing the driver version and build date. The drivers implement an IOCTL that returns the build number, date and description of the driver. This method gets that info from the kernel driver and returns it to the caller. <dl compact><dt><b>Returns:</b></dt><dd>true if info returned from driver or false if the driver doesn't implement the IOCTL code or something else failed. </dd></dl>

<p>
Definition at line <a class="el" href="_p_c_ie___i_f_8cpp-source.html#l00459">459</a> of file <a class="el" href="_p_c_ie___i_f_8cpp-source.html">PCIe_IF.cpp</a>.
<p>
References <a class="el" href="lscpcie_2_ioctl_8h-source.html#l00037">DriverVerStr_t</a>, and <a class="el" href="lscpcie_2_ioctl_8h-source.html#l00093">IOCTL_LSCPCIE_GET_VERSION_INFO</a>.    </td>
  </tr>
</table>
<a class="anchor" name="a8" doxytag="LatticeSemi_PCIe::PCIe_IF::getPCICapabiltiesStr"></a><p>
<table class="mdTable" width="100%" cellpadding="2" cellspacing="0">
  <tr>
    <td class="mdRow">
      <table cellpadding="0" cellspacing="0" border="0">
        <tr>
          <td class="md" nowrap valign="top">bool PCIe_IF::getPCICapabiltiesStr           </td>
          <td class="md" valign="top">(&nbsp;</td>
          <td class="md" nowrap valign="top">string &amp;&nbsp;</td>
          <td class="mdname1" valign="top" nowrap> <em>outs</em>          </td>
          <td class="md" valign="top">&nbsp;)&nbsp;</td>
          <td class="md" nowrap></td>
        </tr>
      </table>
    </td>
  </tr>
</table>
<table cellspacing="5" cellpadding="0" border="0">
  <tr>
    <td>
      &nbsp;
    </td>
    <td>

<p>
Fill the string with info about the PCIe Capabilities structures. This information is read from the driver and the PCI config registers are parsed to see if a Capabilities list exists. If so, the list is wlaked and each discovered structure is parsed into readable format and saved into the return string. <dl compact><dt><b>Parameters:</b></dt><dd>
  <table border="0" cellspacing="2" cellpadding="0">
    <tr><td valign="top"></td><td valign="top"><em>outs</em>&nbsp;</td><td>the string to fill with the list data.</td></tr>
  </table>
</dl>
<dl compact><dt><b>Returns:</b></dt><dd>true if successful; false if error </dd></dl>

<p>
Definition at line <a class="el" href="_p_c_ie___i_f_8cpp-source.html#l00519">519</a> of file <a class="el" href="_p_c_ie___i_f_8cpp-source.html">PCIe_IF.cpp</a>.
<p>
References <a class="el" href="_p_c_ie___i_f_8cpp-source.html#l00301">getPCIConfigRegs()</a>.    </td>
  </tr>
</table>
<a class="anchor" name="a3" doxytag="LatticeSemi_PCIe::PCIe_IF::getPCIConfigRegs"></a><p>
<table class="mdTable" width="100%" cellpadding="2" cellspacing="0">
  <tr>
    <td class="mdRow">
      <table cellpadding="0" cellspacing="0" border="0">
        <tr>
          <td class="md" nowrap valign="top">bool PCIe_IF::getPCIConfigRegs           </td>
          <td class="md" valign="top">(&nbsp;</td>
          <td class="md" nowrap valign="top">uint8_t *&nbsp;</td>
          <td class="mdname1" valign="top" nowrap> <em>pCfg</em>          </td>
          <td class="md" valign="top">&nbsp;)&nbsp;</td>
          <td class="md" nowrap></td>
        </tr>
      </table>
    </td>
  </tr>
</table>
<table cellspacing="5" cellpadding="0" border="0">
  <tr>
    <td>
      &nbsp;
    </td>
    <td>

<p>
Return the 256 bytes of the device's PCI configuration space registers. These registers must be present on any PCI/PCIExpress device. They have a standard format. <dl compact><dt><b>Parameters:</b></dt><dd>
  <table border="0" cellspacing="2" cellpadding="0">
    <tr><td valign="top"></td><td valign="top"><em>pCfg</em>&nbsp;</td><td>user's location to store 256 bytes </td></tr>
  </table>
</dl>
<dl compact><dt><b>Returns:</b></dt><dd>true if read byte OK, false if driver reports error </dd></dl>

<p>
Definition at line <a class="el" href="_p_c_ie___i_f_8cpp-source.html#l00301">301</a> of file <a class="el" href="_p_c_ie___i_f_8cpp-source.html">PCIe_IF.cpp</a>.
<p>
References <a class="el" href="lscpcie_2_ioctl_8h-source.html#l00100">IOCTL_LSCPCIE_GET_RESOURCES</a>, and <a class="el" href="lscpcie_2_ioctl_8h-source.html#l00072">PCIResourceInfo_t::PCICfgReg</a>.
<p>
Referenced by <a class="el" href="_p_c_ie___i_f_8cpp-source.html#l00519">getPCICapabiltiesStr()</a>, and <a class="el" href="_p_c_ie___i_f_8cpp-source.html#l00338">getPCIResourcesStr()</a>.    </td>
  </tr>
</table>
<a class="anchor" name="a4" doxytag="LatticeSemi_PCIe::PCIe_IF::getPCIDriverInfo"></a><p>
<table class="mdTable" width="100%" cellpadding="2" cellspacing="0">
  <tr>
    <td class="mdRow">
      <table cellpadding="0" cellspacing="0" border="0">
        <tr>
          <td class="md" nowrap valign="top">bool PCIe_IF::getPCIDriverInfo           </td>
          <td class="md" valign="top">(&nbsp;</td>
          <td class="md" nowrap valign="top">const <a class="el" href="struct_p_c_i_resource_info__t.html">PCIResourceInfo_t</a> **&nbsp;</td>
          <td class="mdname1" valign="top" nowrap> <em>pInfo</em>          </td>
          <td class="md" valign="top">&nbsp;)&nbsp;</td>
          <td class="md" nowrap></td>
        </tr>
      </table>
    </td>
  </tr>
</table>
<table cellspacing="5" cellpadding="0" border="0">
  <tr>
    <td>
      &nbsp;
    </td>
    <td>

<p>
Return the device driver information structure. This includes the BAR assignments, interrupt info and the PCI cfg registers. <dl compact><dt><b>Parameters:</b></dt><dd>
  <table border="0" cellspacing="2" cellpadding="0">
    <tr><td valign="top"></td><td valign="top"><em>pInfo</em>&nbsp;</td><td>user's pointer that will point to the internal driver structure </td></tr>
  </table>
</dl>
<dl compact><dt><b>Returns:</b></dt><dd>true (info obtained in constructor so always present) </dd></dl>
<dl compact><dt><b>Note:</b></dt><dd>Do not modify the contents of the structure! It is read only. </dd></dl>

<p>
Definition at line <a class="el" href="_p_c_ie___i_f_8cpp-source.html#l00322">322</a> of file <a class="el" href="_p_c_ie___i_f_8cpp-source.html">PCIe_IF.cpp</a>.
<p>
Referenced by <a class="el" href="_p_c_ie___i_f_8cpp-source.html#l00482">getDriverResourcesStr()</a>.    </td>
  </tr>
</table>
<a class="anchor" name="a5" doxytag="LatticeSemi_PCIe::PCIe_IF::getPCIResourcesStr"></a><p>
<table class="mdTable" width="100%" cellpadding="2" cellspacing="0">
  <tr>
    <td class="mdRow">
      <table cellpadding="0" cellspacing="0" border="0">
        <tr>
          <td class="md" nowrap valign="top">bool PCIe_IF::getPCIResourcesStr           </td>
          <td class="md" valign="top">(&nbsp;</td>
          <td class="md" nowrap valign="top">string &amp;&nbsp;</td>
          <td class="mdname1" valign="top" nowrap> <em>outs</em>          </td>
          <td class="md" valign="top">&nbsp;)&nbsp;</td>
          <td class="md" nowrap></td>
        </tr>
      </table>
    </td>
  </tr>
</table>
<table cellspacing="5" cellpadding="0" border="0">
  <tr>
    <td>
      &nbsp;
    </td>
    <td>

<p>
Return the PCI resources formatted into a displayable string. Caller supplies the C++ string object and this routine parses the standard PCI Cfg0 registers (0x00-0x3f) into human readable format. Mainly for diagnostic output. <dl compact><dt><b>Parameters:</b></dt><dd>
  <table border="0" cellspacing="2" cellpadding="0">
    <tr><td valign="top"></td><td valign="top"><em>outs</em>&nbsp;</td><td>caller supplied string to fill with formatted results </td></tr>
  </table>
</dl>
<dl compact><dt><b>Returns:</b></dt><dd>true if CFG0 registers read and parsed, false if errors </dd></dl>

<p>
Definition at line <a class="el" href="_p_c_ie___i_f_8cpp-source.html#l00338">338</a> of file <a class="el" href="_p_c_ie___i_f_8cpp-source.html">PCIe_IF.cpp</a>.
<p>
References <a class="el" href="_p_c_ie___i_f_8cpp-source.html#l00301">getPCIConfigRegs()</a>.    </td>
  </tr>
</table>
<a class="anchor" name="b1" doxytag="LatticeSemi_PCIe::PCIe_IF::MmapDriver"></a><p>
<table class="mdTable" width="100%" cellpadding="2" cellspacing="0">
  <tr>
    <td class="mdRow">
      <table cellpadding="0" cellspacing="0" border="0">
        <tr>
          <td class="md" nowrap valign="top">int PCIe_IF::MmapDriver           </td>
          <td class="md" valign="top">(&nbsp;</td>
          <td class="md" nowrap valign="top">void&nbsp;</td>
          <td class="mdname1" valign="top" nowrap>          </td>
          <td class="md" valign="top">&nbsp;)&nbsp;</td>
          <td class="md" nowrap><code> [protected]</code></td>
        </tr>
      </table>
    </td>
  </tr>
</table>
<table cellspacing="5" cellpadding="0" border="0">
  <tr>
    <td>
      &nbsp;
    </td>
    <td>

<p>
Map the BAR address windows into a processes memory space using MMAP. The number of valid BARs is found from the initial creation. NOTE: This must be called after the PCI resource have been read from the driver and the PCIinfo structure is populated. 
<p>
Definition at line <a class="el" href="_p_c_ie___i_f_8cpp-source.html#l01338">1338</a> of file <a class="el" href="_p_c_ie___i_f_8cpp-source.html">PCIe_IF.cpp</a>.
<p>
References <a class="el" href="lscpcie_2_ioctl_8h-source.html#l00070">PCIResourceInfo_t::BAR</a>, <a class="el" href="lscpcie_2_ioctl_8h-source.html#l00105">IOCTL_LSCPCIE_SET_BAR</a>, <a class="el" href="lscpcie_2_ioctl_8h-source.html#l00049">PCI_BAR_t::memMapped</a>, <a class="el" href="lscpcie_2_ioctl_8h-source.html#l00046">PCI_BAR_t::nBAR</a>, <a class="el" href="lscpcie_2_ioctl_8h-source.html#l00069">PCIResourceInfo_t::numBARs</a>, <a class="el" href="_p_c_ie___i_f_8h-source.html#l00237">pBAR</a>, <a class="el" href="lscpcie_2_ioctl_8h-source.html#l00048">PCI_BAR_t::size</a>, and <a class="el" href="_p_c_ie___i_f_8h-source.html#l00238">sizeBAR</a>.
<p>
Referenced by <a class="el" href="_p_c_ie___i_f_8cpp-source.html#l00182">PCIe_IF()</a>.    </td>
  </tr>
</table>
<a class="anchor" name="b0" doxytag="LatticeSemi_PCIe::PCIe_IF::OpenDriver"></a><p>
<table class="mdTable" width="100%" cellpadding="2" cellspacing="0">
  <tr>
    <td class="mdRow">
      <table cellpadding="0" cellspacing="0" border="0">
        <tr>
          <td class="md" nowrap valign="top">int PCIe_IF::OpenDriver           </td>
          <td class="md" valign="top">(&nbsp;</td>
          <td class="md" nowrap valign="top">HANDLE &amp;&nbsp;</td>
          <td class="mdname" nowrap> <em>hnd</em>, </td>
        </tr>
        <tr>
          <td class="md" nowrap align="right"></td>
          <td class="md"></td>
          <td class="md" nowrap>const GUID *&nbsp;</td>
          <td class="mdname" nowrap> <em>pGUID</em>, </td>
        </tr>
        <tr>
          <td class="md" nowrap align="right"></td>
          <td class="md"></td>
          <td class="md" nowrap>const char *&nbsp;</td>
          <td class="mdname" nowrap> <em>pBoardID</em>, </td>
        </tr>
        <tr>
          <td class="md" nowrap align="right"></td>
          <td class="md"></td>
          <td class="md" nowrap>const char *&nbsp;</td>
          <td class="mdname" nowrap> <em>pDemoID</em>, </td>
        </tr>
        <tr>
          <td class="md" nowrap align="right"></td>
          <td class="md"></td>
          <td class="md" nowrap>uint32_t&nbsp;</td>
          <td class="mdname" nowrap> <em>instance</em> = <code>1</code>, </td>
        </tr>
        <tr>
          <td class="md" nowrap align="right"></td>
          <td class="md"></td>
          <td class="md" nowrap>const char *&nbsp;</td>
          <td class="mdname" nowrap> <em>pFriendlyName</em> = <code>NULL</code>, </td>
        </tr>
        <tr>
          <td class="md" nowrap align="right"></td>
          <td class="md"></td>
          <td class="md" nowrap>const char *&nbsp;</td>
          <td class="mdname" nowrap> <em>pFunctionName</em> = <code>NULL</code></td>
        </tr>
        <tr>
          <td class="md"></td>
          <td class="md">)&nbsp;</td>
          <td class="md" colspan="2"><code> [protected]</code></td>
        </tr>
      </table>
    </td>
  </tr>
</table>
<table cellspacing="5" cellpadding="0" border="0">
  <tr>
    <td>
      &nbsp;
    </td>
    <td>

<p>
Open a device driver via a device interface and return the Linux file handle. The device to open is specified using the /dev filename (pointed to by the GUID) The instance number of the device can also be specified, such as open the 2nd board of this type. If the driver supports opening various functions, such as DMA using a specific channel, then specify this function as a string in the pFunctionName parameter.<p>
For Linux: GUID points to a string constant that holds the base device node in the /dev/ tree pBoardID points to the next part of the filename ("SC" or "ECP2M") pDemoID points to the next part of the filename ("Basic" or "SFIF") instance is a number 1, 2, etc. converted to a string to form the end of the filename pFunctionName is a string that is appended to the others to open some feature of the driver<p>
/dev/lscpcie2/SC_Basic_1 /dev/lscpcie2/ECP2M_SFIF_2<p>
The filename is created by concatenating GUID/pBoardID_pDemoID_instance/pFunctionName The file is then opened using this file name, and the returned handle will provide the interface to the driver.<p>
the beauty of Linux and udev is that the /dev/ tree already contains all the enumerated Lattice PCIe boards (as detected by the driver upon installing or the PCI bus sub-system invoking the driver<p>
<dl compact><dt><b>Parameters:</b></dt><dd>
  <table border="0" cellspacing="2" cellpadding="0">
    <tr><td valign="top"></td><td valign="top"><em>hnd</em>&nbsp;</td><td>reference to caller supplied HANDLE to return open driver </td></tr>
    <tr><td valign="top"></td><td valign="top"><em>pGUID</em>&nbsp;</td><td>pointer to the GUID identifying the Lattice PCIe device driver to open </td></tr>
    <tr><td valign="top"></td><td valign="top"><em>pBoardID</em>&nbsp;</td><td>pointer a string identifying the PCI Vendor_Device pair in board's CFG0 space </td></tr>
    <tr><td valign="top"></td><td valign="top"><em>pDemoID</em>&nbsp;</td><td>pointer a string identifying the SubSys register values used to identify a Demo </td></tr>
    <tr><td valign="top"></td><td valign="top"><em>instance</em>&nbsp;</td><td>which instance of that board, if multiple in system </td></tr>
    <tr><td valign="top"></td><td valign="top"><em>pFriendlyName</em>&nbsp;</td><td>string specifying the Window registery friendly name associated with device (NULL for now) </td></tr>
    <tr><td valign="top"></td><td valign="top"><em>pFunctionName</em>&nbsp;</td><td>string specifying driver specific function to open (appended to the filename at open time) </td></tr>
  </table>
</dl>

<p>
Definition at line <a class="el" href="_p_c_ie___i_f_8cpp-source.html#l01268">1268</a> of file <a class="el" href="_p_c_ie___i_f_8cpp-source.html">PCIe_IF.cpp</a>.
<p>
Referenced by <a class="el" href="_p_c_ie___i_f_8cpp-source.html#l00182">PCIe_IF()</a>.    </td>
  </tr>
</table>
<a class="anchor" name="a17" doxytag="LatticeSemi_PCIe::PCIe_IF::read16"></a><p>
<table class="mdTable" width="100%" cellpadding="2" cellspacing="0">
  <tr>
    <td class="mdRow">
      <table cellpadding="0" cellspacing="0" border="0">
        <tr>
          <td class="md" nowrap valign="top">bool PCIe_IF::read16           </td>
          <td class="md" valign="top">(&nbsp;</td>
          <td class="md" nowrap valign="top">uint32_t&nbsp;</td>
          <td class="mdname" nowrap> <em>offset</em>, </td>
        </tr>
        <tr>
          <td class="md" nowrap align="right"></td>
          <td class="md"></td>
          <td class="md" nowrap>uint16_t *&nbsp;</td>
          <td class="mdname" nowrap> <em>val</em>, </td>
        </tr>
        <tr>
          <td class="md" nowrap align="right"></td>
          <td class="md"></td>
          <td class="md" nowrap>size_t&nbsp;</td>
          <td class="mdname" nowrap> <em>len</em>, </td>
        </tr>
        <tr>
          <td class="md" nowrap align="right"></td>
          <td class="md"></td>
          <td class="md" nowrap>bool&nbsp;</td>
          <td class="mdname" nowrap> <em>incAddr</em> = <code>true</code></td>
        </tr>
        <tr>
          <td class="md"></td>
          <td class="md">)&nbsp;</td>
          <td class="md" colspan="2"><code> [virtual]</code></td>
        </tr>
      </table>
    </td>
  </tr>
</table>
<table cellspacing="5" cellpadding="0" border="0">
  <tr>
    <td>
      &nbsp;
    </td>
    <td>

<p>
Read a block of 16 bit registers from SC hardware via PCIe bus. <dl compact><dt><b>Parameters:</b></dt><dd>
  <table border="0" cellspacing="2" cellpadding="0">
    <tr><td valign="top"></td><td valign="top"><em>offset</em>&nbsp;</td><td>address of device registers to read from </td></tr>
    <tr><td valign="top"></td><td valign="top"><em>val</em>&nbsp;</td><td>location of storage for data read </td></tr>
    <tr><td valign="top"></td><td valign="top"><em>len</em>&nbsp;</td><td>number of 16 bit words to read (not byte count) </td></tr>
    <tr><td valign="top"></td><td valign="top"><em>incAddr</em>&nbsp;</td><td>true if address increments for each operation, false to access the same address each time (FIFO access) </td></tr>
  </table>
</dl>
<dl compact><dt><b>Returns:</b></dt><dd>true; false if address not multiple of 2 </dd></dl>
<dl compact><dt><b>Note:</b></dt><dd>error in reading will cause hardware exception </dd></dl>

<p>
Implements <a class="el" href="class_lattice_semi___p_c_ie_1_1_register_access.html">LatticeSemi_PCIe::RegisterAccess</a>.
<p>
Definition at line <a class="el" href="_p_c_ie___i_f_8cpp-source.html#l01044">1044</a> of file <a class="el" href="_p_c_ie___i_f_8cpp-source.html">PCIe_IF.cpp</a>.
<p>
References <a class="el" href="_p_c_ie___i_f_8h-source.html#l00237">pBAR</a>.    </td>
  </tr>
</table>
<a class="anchor" name="a11" doxytag="LatticeSemi_PCIe::PCIe_IF::read16"></a><p>
<table class="mdTable" width="100%" cellpadding="2" cellspacing="0">
  <tr>
    <td class="mdRow">
      <table cellpadding="0" cellspacing="0" border="0">
        <tr>
          <td class="md" nowrap valign="top">uint16_t PCIe_IF::read16           </td>
          <td class="md" valign="top">(&nbsp;</td>
          <td class="md" nowrap valign="top">uint32_t&nbsp;</td>
          <td class="mdname1" valign="top" nowrap> <em>offset</em>          </td>
          <td class="md" valign="top">&nbsp;)&nbsp;</td>
          <td class="md" nowrap><code> [virtual]</code></td>
        </tr>
      </table>
    </td>
  </tr>
</table>
<table cellspacing="5" cellpadding="0" border="0">
  <tr>
    <td>
      &nbsp;
    </td>
    <td>

<p>
Read 16 bits from an FPGA register via PCIe bus. <dl compact><dt><b>Parameters:</b></dt><dd>
  <table border="0" cellspacing="2" cellpadding="0">
    <tr><td valign="top"></td><td valign="top"><em>offset</em>&nbsp;</td><td>BAR + address of device register to read from </td></tr>
    <tr><td valign="top"></td><td valign="top"><em>val</em>&nbsp;</td><td>location of storage for data read </td></tr>
  </table>
</dl>
<dl compact><dt><b>Returns:</b></dt><dd>uint16 value read </dd></dl>

<p>
Implements <a class="el" href="class_lattice_semi___p_c_ie_1_1_register_access.html">LatticeSemi_PCIe::RegisterAccess</a>.
<p>
Definition at line <a class="el" href="_p_c_ie___i_f_8cpp-source.html#l00839">839</a> of file <a class="el" href="_p_c_ie___i_f_8cpp-source.html">PCIe_IF.cpp</a>.
<p>
References <a class="el" href="_p_c_ie___i_f_8h-source.html#l00237">pBAR</a>.    </td>
  </tr>
</table>
<a class="anchor" name="a19" doxytag="LatticeSemi_PCIe::PCIe_IF::read32"></a><p>
<table class="mdTable" width="100%" cellpadding="2" cellspacing="0">
  <tr>
    <td class="mdRow">
      <table cellpadding="0" cellspacing="0" border="0">
        <tr>
          <td class="md" nowrap valign="top">bool PCIe_IF::read32           </td>
          <td class="md" valign="top">(&nbsp;</td>
          <td class="md" nowrap valign="top">uint32_t&nbsp;</td>
          <td class="mdname" nowrap> <em>offset</em>, </td>
        </tr>
        <tr>
          <td class="md" nowrap align="right"></td>
          <td class="md"></td>
          <td class="md" nowrap>uint32_t *&nbsp;</td>
          <td class="mdname" nowrap> <em>val</em>, </td>
        </tr>
        <tr>
          <td class="md" nowrap align="right"></td>
          <td class="md"></td>
          <td class="md" nowrap>size_t&nbsp;</td>
          <td class="mdname" nowrap> <em>len</em>, </td>
        </tr>
        <tr>
          <td class="md" nowrap align="right"></td>
          <td class="md"></td>
          <td class="md" nowrap>bool&nbsp;</td>
          <td class="mdname" nowrap> <em>incAddr</em> = <code>true</code></td>
        </tr>
        <tr>
          <td class="md"></td>
          <td class="md">)&nbsp;</td>
          <td class="md" colspan="2"><code> [virtual]</code></td>
        </tr>
      </table>
    </td>
  </tr>
</table>
<table cellspacing="5" cellpadding="0" border="0">
  <tr>
    <td>
      &nbsp;
    </td>
    <td>

<p>
Read a block of 32 bit registers from FPGA hardware via PCIe bus. <dl compact><dt><b>Parameters:</b></dt><dd>
  <table border="0" cellspacing="2" cellpadding="0">
    <tr><td valign="top"></td><td valign="top"><em>offset</em>&nbsp;</td><td>BAR + address of device registers to read from </td></tr>
    <tr><td valign="top"></td><td valign="top"><em>val</em>&nbsp;</td><td>location of storage for data read </td></tr>
    <tr><td valign="top"></td><td valign="top"><em>len</em>&nbsp;</td><td>number of 32 bit words to read (not byte count) </td></tr>
    <tr><td valign="top"></td><td valign="top"><em>incAddr</em>&nbsp;</td><td>true if address increments for each operation, false to access the same address each time (FIFO access) </td></tr>
  </table>
</dl>
<dl compact><dt><b>Returns:</b></dt><dd>true; false if address not multiple of 4 or read failed </dd></dl>

<p>
Implements <a class="el" href="class_lattice_semi___p_c_ie_1_1_register_access.html">LatticeSemi_PCIe::RegisterAccess</a>.
<p>
Definition at line <a class="el" href="_p_c_ie___i_f_8cpp-source.html#l01142">1142</a> of file <a class="el" href="_p_c_ie___i_f_8cpp-source.html">PCIe_IF.cpp</a>.
<p>
References <a class="el" href="_p_c_ie___i_f_8h-source.html#l00237">pBAR</a>.    </td>
  </tr>
</table>
<a class="anchor" name="a13" doxytag="LatticeSemi_PCIe::PCIe_IF::read32"></a><p>
<table class="mdTable" width="100%" cellpadding="2" cellspacing="0">
  <tr>
    <td class="mdRow">
      <table cellpadding="0" cellspacing="0" border="0">
        <tr>
          <td class="md" nowrap valign="top">uint32_t PCIe_IF::read32           </td>
          <td class="md" valign="top">(&nbsp;</td>
          <td class="md" nowrap valign="top">uint32_t&nbsp;</td>
          <td class="mdname1" valign="top" nowrap> <em>offset</em>          </td>
          <td class="md" valign="top">&nbsp;)&nbsp;</td>
          <td class="md" nowrap><code> [virtual]</code></td>
        </tr>
      </table>
    </td>
  </tr>
</table>
<table cellspacing="5" cellpadding="0" border="0">
  <tr>
    <td>
      &nbsp;
    </td>
    <td>

<p>
Read 32 bits from an SC hardware register via PCIe bus. This is done with 2 16 bit reads because the SC900 only has a 16 bit wide data bus and will not allow accesses larger than 16 bits. <dl compact><dt><b>Parameters:</b></dt><dd>
  <table border="0" cellspacing="2" cellpadding="0">
    <tr><td valign="top"></td><td valign="top"><em>offset</em>&nbsp;</td><td>address of device register to read from </td></tr>
    <tr><td valign="top"></td><td valign="top"><em>val</em>&nbsp;</td><td>location of storage for data read </td></tr>
  </table>
</dl>
<dl compact><dt><b>Returns:</b></dt><dd>true; false if address not multiple of 4 </dd></dl>
<dl compact><dt><b>Note:</b></dt><dd>error in reading will cause hardware exception </dd></dl>

<p>
Implements <a class="el" href="class_lattice_semi___p_c_ie_1_1_register_access.html">LatticeSemi_PCIe::RegisterAccess</a>.
<p>
Definition at line <a class="el" href="_p_c_ie___i_f_8cpp-source.html#l00893">893</a> of file <a class="el" href="_p_c_ie___i_f_8cpp-source.html">PCIe_IF.cpp</a>.
<p>
References <a class="el" href="_p_c_ie___i_f_8h-source.html#l00237">pBAR</a>.    </td>
  </tr>
</table>
<a class="anchor" name="a15" doxytag="LatticeSemi_PCIe::PCIe_IF::read8"></a><p>
<table class="mdTable" width="100%" cellpadding="2" cellspacing="0">
  <tr>
    <td class="mdRow">
      <table cellpadding="0" cellspacing="0" border="0">
        <tr>
          <td class="md" nowrap valign="top">bool PCIe_IF::read8           </td>
          <td class="md" valign="top">(&nbsp;</td>
          <td class="md" nowrap valign="top">uint32_t&nbsp;</td>
          <td class="mdname" nowrap> <em>offset</em>, </td>
        </tr>
        <tr>
          <td class="md" nowrap align="right"></td>
          <td class="md"></td>
          <td class="md" nowrap>uint8_t *&nbsp;</td>
          <td class="mdname" nowrap> <em>val</em>, </td>
        </tr>
        <tr>
          <td class="md" nowrap align="right"></td>
          <td class="md"></td>
          <td class="md" nowrap>size_t&nbsp;</td>
          <td class="mdname" nowrap> <em>len</em>, </td>
        </tr>
        <tr>
          <td class="md" nowrap align="right"></td>
          <td class="md"></td>
          <td class="md" nowrap>bool&nbsp;</td>
          <td class="mdname" nowrap> <em>incAddr</em> = <code>true</code></td>
        </tr>
        <tr>
          <td class="md"></td>
          <td class="md">)&nbsp;</td>
          <td class="md" colspan="2"><code> [virtual]</code></td>
        </tr>
      </table>
    </td>
  </tr>
</table>
<table cellspacing="5" cellpadding="0" border="0">
  <tr>
    <td>
      &nbsp;
    </td>
    <td>

<p>
Read a block of 8 bit registers from FPGA hardware via PCIe bus. <dl compact><dt><b>Parameters:</b></dt><dd>
  <table border="0" cellspacing="2" cellpadding="0">
    <tr><td valign="top"></td><td valign="top"><em>offset</em>&nbsp;</td><td>BAR + address of device register to read from </td></tr>
    <tr><td valign="top"></td><td valign="top"><em>val</em>&nbsp;</td><td>location of storage for data read </td></tr>
    <tr><td valign="top"></td><td valign="top"><em>len</em>&nbsp;</td><td>number of bytes to read </td></tr>
    <tr><td valign="top"></td><td valign="top"><em>incAddr</em>&nbsp;</td><td>true if address increments for each operation, false to access the same address each time (FIFO access) </td></tr>
  </table>
</dl>
<dl compact><dt><b>Returns:</b></dt><dd>true; error if driver fails </dd></dl>

<p>
Implements <a class="el" href="class_lattice_semi___p_c_ie_1_1_register_access.html">LatticeSemi_PCIe::RegisterAccess</a>.
<p>
Definition at line <a class="el" href="_p_c_ie___i_f_8cpp-source.html#l00951">951</a> of file <a class="el" href="_p_c_ie___i_f_8cpp-source.html">PCIe_IF.cpp</a>.
<p>
References <a class="el" href="_p_c_ie___i_f_8h-source.html#l00237">pBAR</a>.    </td>
  </tr>
</table>
<a class="anchor" name="a9" doxytag="LatticeSemi_PCIe::PCIe_IF::read8"></a><p>
<table class="mdTable" width="100%" cellpadding="2" cellspacing="0">
  <tr>
    <td class="mdRow">
      <table cellpadding="0" cellspacing="0" border="0">
        <tr>
          <td class="md" nowrap valign="top">uint8_t PCIe_IF::read8           </td>
          <td class="md" valign="top">(&nbsp;</td>
          <td class="md" nowrap valign="top">uint32_t&nbsp;</td>
          <td class="mdname1" valign="top" nowrap> <em>offset</em>          </td>
          <td class="md" valign="top">&nbsp;)&nbsp;</td>
          <td class="md" nowrap><code> [virtual]</code></td>
        </tr>
      </table>
    </td>
  </tr>
</table>
<table cellspacing="5" cellpadding="0" border="0">
  <tr>
    <td>
      &nbsp;
    </td>
    <td>

<p>
Read 8 bits from an LSC FPGA register via PCIe bus. <dl compact><dt><b>Parameters:</b></dt><dd>
  <table border="0" cellspacing="2" cellpadding="0">
    <tr><td valign="top"></td><td valign="top"><em>offset</em>&nbsp;</td><td>BAR + address of device register to read from </td></tr>
  </table>
</dl>
<dl compact><dt><b>Returns:</b></dt><dd>the 8bit value read </dd></dl>

<p>
Implements <a class="el" href="class_lattice_semi___p_c_ie_1_1_register_access.html">LatticeSemi_PCIe::RegisterAccess</a>.
<p>
Definition at line <a class="el" href="_p_c_ie___i_f_8cpp-source.html#l00795">795</a> of file <a class="el" href="_p_c_ie___i_f_8cpp-source.html">PCIe_IF.cpp</a>.
<p>
References <a class="el" href="_p_c_ie___i_f_8h-source.html#l00237">pBAR</a>.    </td>
  </tr>
</table>
<a class="anchor" name="a18" doxytag="LatticeSemi_PCIe::PCIe_IF::write16"></a><p>
<table class="mdTable" width="100%" cellpadding="2" cellspacing="0">
  <tr>
    <td class="mdRow">
      <table cellpadding="0" cellspacing="0" border="0">
        <tr>
          <td class="md" nowrap valign="top">bool PCIe_IF::write16           </td>
          <td class="md" valign="top">(&nbsp;</td>
          <td class="md" nowrap valign="top">uint32_t&nbsp;</td>
          <td class="mdname" nowrap> <em>offset</em>, </td>
        </tr>
        <tr>
          <td class="md" nowrap align="right"></td>
          <td class="md"></td>
          <td class="md" nowrap>uint16_t *&nbsp;</td>
          <td class="mdname" nowrap> <em>val</em>, </td>
        </tr>
        <tr>
          <td class="md" nowrap align="right"></td>
          <td class="md"></td>
          <td class="md" nowrap>size_t&nbsp;</td>
          <td class="mdname" nowrap> <em>len</em>, </td>
        </tr>
        <tr>
          <td class="md" nowrap align="right"></td>
          <td class="md"></td>
          <td class="md" nowrap>bool&nbsp;</td>
          <td class="mdname" nowrap> <em>incAddr</em> = <code>true</code></td>
        </tr>
        <tr>
          <td class="md"></td>
          <td class="md">)&nbsp;</td>
          <td class="md" colspan="2"><code> [virtual]</code></td>
        </tr>
      </table>
    </td>
  </tr>
</table>
<table cellspacing="5" cellpadding="0" border="0">
  <tr>
    <td>
      &nbsp;
    </td>
    <td>

<p>
Write a block of 16 bit registers into FPGA hardware via PCIe bus. <dl compact><dt><b>Parameters:</b></dt><dd>
  <table border="0" cellspacing="2" cellpadding="0">
    <tr><td valign="top"></td><td valign="top"><em>offset</em>&nbsp;</td><td>BAR + address of device registers to write to </td></tr>
    <tr><td valign="top"></td><td valign="top"><em>val</em>&nbsp;</td><td>location of 16 bit words to write </td></tr>
    <tr><td valign="top"></td><td valign="top"><em>len</em>&nbsp;</td><td>number of 16 bit words to write </td></tr>
    <tr><td valign="top"></td><td valign="top"><em>incAddr</em>&nbsp;</td><td>true if address increments for each operation, false to access the same address each time (FIFO access) </td></tr>
  </table>
</dl>
<dl compact><dt><b>Returns:</b></dt><dd>true; false if address not multiple of 2 </dd></dl>

<p>
Implements <a class="el" href="class_lattice_semi___p_c_ie_1_1_register_access.html">LatticeSemi_PCIe::RegisterAccess</a>.
<p>
Definition at line <a class="el" href="_p_c_ie___i_f_8cpp-source.html#l01094">1094</a> of file <a class="el" href="_p_c_ie___i_f_8cpp-source.html">PCIe_IF.cpp</a>.
<p>
References <a class="el" href="_p_c_ie___i_f_8h-source.html#l00237">pBAR</a>.    </td>
  </tr>
</table>
<a class="anchor" name="a12" doxytag="LatticeSemi_PCIe::PCIe_IF::write16"></a><p>
<table class="mdTable" width="100%" cellpadding="2" cellspacing="0">
  <tr>
    <td class="mdRow">
      <table cellpadding="0" cellspacing="0" border="0">
        <tr>
          <td class="md" nowrap valign="top">void PCIe_IF::write16           </td>
          <td class="md" valign="top">(&nbsp;</td>
          <td class="md" nowrap valign="top">uint32_t&nbsp;</td>
          <td class="mdname" nowrap> <em>offset</em>, </td>
        </tr>
        <tr>
          <td class="md" nowrap align="right"></td>
          <td class="md"></td>
          <td class="md" nowrap>uint16_t&nbsp;</td>
          <td class="mdname" nowrap> <em>val</em></td>
        </tr>
        <tr>
          <td class="md"></td>
          <td class="md">)&nbsp;</td>
          <td class="md" colspan="2"><code> [virtual]</code></td>
        </tr>
      </table>
    </td>
  </tr>
</table>
<table cellspacing="5" cellpadding="0" border="0">
  <tr>
    <td>
      &nbsp;
    </td>
    <td>

<p>
Write 16 bits to an SC hardware register via PCIe bus. <dl compact><dt><b>Parameters:</b></dt><dd>
  <table border="0" cellspacing="2" cellpadding="0">
    <tr><td valign="top"></td><td valign="top"><em>offset</em>&nbsp;</td><td>address of device register to write to </td></tr>
    <tr><td valign="top"></td><td valign="top"><em>val</em>&nbsp;</td><td>value to write into the register </td></tr>
  </table>
</dl>
<dl compact><dt><b>Returns:</b></dt><dd>true; error in writing will cause hardware exception </dd></dl>

<p>
Implements <a class="el" href="class_lattice_semi___p_c_ie_1_1_register_access.html">LatticeSemi_PCIe::RegisterAccess</a>.
<p>
Definition at line <a class="el" href="_p_c_ie___i_f_8cpp-source.html#l00865">865</a> of file <a class="el" href="_p_c_ie___i_f_8cpp-source.html">PCIe_IF.cpp</a>.
<p>
References <a class="el" href="_p_c_ie___i_f_8h-source.html#l00237">pBAR</a>.    </td>
  </tr>
</table>
<a class="anchor" name="a20" doxytag="LatticeSemi_PCIe::PCIe_IF::write32"></a><p>
<table class="mdTable" width="100%" cellpadding="2" cellspacing="0">
  <tr>
    <td class="mdRow">
      <table cellpadding="0" cellspacing="0" border="0">
        <tr>
          <td class="md" nowrap valign="top">bool PCIe_IF::write32           </td>
          <td class="md" valign="top">(&nbsp;</td>
          <td class="md" nowrap valign="top">uint32_t&nbsp;</td>
          <td class="mdname" nowrap> <em>offset</em>, </td>
        </tr>
        <tr>
          <td class="md" nowrap align="right"></td>
          <td class="md"></td>
          <td class="md" nowrap>uint32_t *&nbsp;</td>
          <td class="mdname" nowrap> <em>val</em>, </td>
        </tr>
        <tr>
          <td class="md" nowrap align="right"></td>
          <td class="md"></td>
          <td class="md" nowrap>size_t&nbsp;</td>
          <td class="mdname" nowrap> <em>len</em>, </td>
        </tr>
        <tr>
          <td class="md" nowrap align="right"></td>
          <td class="md"></td>
          <td class="md" nowrap>bool&nbsp;</td>
          <td class="mdname" nowrap> <em>incAddr</em> = <code>true</code></td>
        </tr>
        <tr>
          <td class="md"></td>
          <td class="md">)&nbsp;</td>
          <td class="md" colspan="2"><code> [virtual]</code></td>
        </tr>
      </table>
    </td>
  </tr>
</table>
<table cellspacing="5" cellpadding="0" border="0">
  <tr>
    <td>
      &nbsp;
    </td>
    <td>

<p>
Write a block of 32 bit registers into SC hardware via PCIe bus. <dl compact><dt><b>Parameters:</b></dt><dd>
  <table border="0" cellspacing="2" cellpadding="0">
    <tr><td valign="top"></td><td valign="top"><em>offset</em>&nbsp;</td><td>address of device registers to write to </td></tr>
    <tr><td valign="top"></td><td valign="top"><em>val</em>&nbsp;</td><td>location of 32 bit words to write into SC </td></tr>
    <tr><td valign="top"></td><td valign="top"><em>len</em>&nbsp;</td><td>number of 32 bit words to write </td></tr>
    <tr><td valign="top"></td><td valign="top"><em>incAddr</em>&nbsp;</td><td>true if address increments for each operation, false to access the same address each time (FIFO access) </td></tr>
  </table>
</dl>
<dl compact><dt><b>Returns:</b></dt><dd>true; false if address not multiple of 4 </dd></dl>

<p>
Implements <a class="el" href="class_lattice_semi___p_c_ie_1_1_register_access.html">LatticeSemi_PCIe::RegisterAccess</a>.
<p>
Definition at line <a class="el" href="_p_c_ie___i_f_8cpp-source.html#l01194">1194</a> of file <a class="el" href="_p_c_ie___i_f_8cpp-source.html">PCIe_IF.cpp</a>.
<p>
References <a class="el" href="_p_c_ie___i_f_8h-source.html#l00237">pBAR</a>.    </td>
  </tr>
</table>
<a class="anchor" name="a14" doxytag="LatticeSemi_PCIe::PCIe_IF::write32"></a><p>
<table class="mdTable" width="100%" cellpadding="2" cellspacing="0">
  <tr>
    <td class="mdRow">
      <table cellpadding="0" cellspacing="0" border="0">
        <tr>
          <td class="md" nowrap valign="top">void PCIe_IF::write32           </td>
          <td class="md" valign="top">(&nbsp;</td>
          <td class="md" nowrap valign="top">uint32_t&nbsp;</td>
          <td class="mdname" nowrap> <em>offset</em>, </td>
        </tr>
        <tr>
          <td class="md" nowrap align="right"></td>
          <td class="md"></td>
          <td class="md" nowrap>uint32_t&nbsp;</td>
          <td class="mdname" nowrap> <em>val</em></td>
        </tr>
        <tr>
          <td class="md"></td>
          <td class="md">)&nbsp;</td>
          <td class="md" colspan="2"><code> [virtual]</code></td>
        </tr>
      </table>
    </td>
  </tr>
</table>
<table cellspacing="5" cellpadding="0" border="0">
  <tr>
    <td>
      &nbsp;
    </td>
    <td>

<p>
Write 32 bits to an SC hardware register via PCIe bus. <dl compact><dt><b>Parameters:</b></dt><dd>
  <table border="0" cellspacing="2" cellpadding="0">
    <tr><td valign="top"></td><td valign="top"><em>offset</em>&nbsp;</td><td>address of device register to write to </td></tr>
    <tr><td valign="top"></td><td valign="top"><em>val</em>&nbsp;</td><td>value to write into the register </td></tr>
  </table>
</dl>
<dl compact><dt><b>Note:</b></dt><dd>error in reading will cause hardware exception </dd></dl>

<p>
Implements <a class="el" href="class_lattice_semi___p_c_ie_1_1_register_access.html">LatticeSemi_PCIe::RegisterAccess</a>.
<p>
Definition at line <a class="el" href="_p_c_ie___i_f_8cpp-source.html#l00920">920</a> of file <a class="el" href="_p_c_ie___i_f_8cpp-source.html">PCIe_IF.cpp</a>.
<p>
References <a class="el" href="_p_c_ie___i_f_8h-source.html#l00237">pBAR</a>.    </td>
  </tr>
</table>
<a class="anchor" name="a16" doxytag="LatticeSemi_PCIe::PCIe_IF::write8"></a><p>
<table class="mdTable" width="100%" cellpadding="2" cellspacing="0">
  <tr>
    <td class="mdRow">
      <table cellpadding="0" cellspacing="0" border="0">
        <tr>
          <td class="md" nowrap valign="top">bool PCIe_IF::write8           </td>
          <td class="md" valign="top">(&nbsp;</td>
          <td class="md" nowrap valign="top">uint32_t&nbsp;</td>
          <td class="mdname" nowrap> <em>offset</em>, </td>
        </tr>
        <tr>
          <td class="md" nowrap align="right"></td>
          <td class="md"></td>
          <td class="md" nowrap>uint8_t *&nbsp;</td>
          <td class="mdname" nowrap> <em>val</em>, </td>
        </tr>
        <tr>
          <td class="md" nowrap align="right"></td>
          <td class="md"></td>
          <td class="md" nowrap>size_t&nbsp;</td>
          <td class="mdname" nowrap> <em>len</em>, </td>
        </tr>
        <tr>
          <td class="md" nowrap align="right"></td>
          <td class="md"></td>
          <td class="md" nowrap>bool&nbsp;</td>
          <td class="mdname" nowrap> <em>incAddr</em> = <code>true</code></td>
        </tr>
        <tr>
          <td class="md"></td>
          <td class="md">)&nbsp;</td>
          <td class="md" colspan="2"><code> [virtual]</code></td>
        </tr>
      </table>
    </td>
  </tr>
</table>
<table cellspacing="5" cellpadding="0" border="0">
  <tr>
    <td>
      &nbsp;
    </td>
    <td>

<p>
Write a block of 8 bit registers into FPGA hardware via PCIe bus. <dl compact><dt><b>Parameters:</b></dt><dd>
  <table border="0" cellspacing="2" cellpadding="0">
    <tr><td valign="top"></td><td valign="top"><em>offset</em>&nbsp;</td><td>address of device register to write to </td></tr>
    <tr><td valign="top"></td><td valign="top"><em>val</em>&nbsp;</td><td>location of bytes to write </td></tr>
    <tr><td valign="top"></td><td valign="top"><em>len</em>&nbsp;</td><td>number of bytes to write </td></tr>
    <tr><td valign="top"></td><td valign="top"><em>incAddr</em>&nbsp;</td><td>true if address increments for each operation, false to access the same address each time (FIFO access) </td></tr>
  </table>
</dl>
<dl compact><dt><b>Returns:</b></dt><dd>true; error in writing will cause hardware exception </dd></dl>

<p>
Implements <a class="el" href="class_lattice_semi___p_c_ie_1_1_register_access.html">LatticeSemi_PCIe::RegisterAccess</a>.
<p>
Definition at line <a class="el" href="_p_c_ie___i_f_8cpp-source.html#l00998">998</a> of file <a class="el" href="_p_c_ie___i_f_8cpp-source.html">PCIe_IF.cpp</a>.
<p>
References <a class="el" href="_p_c_ie___i_f_8h-source.html#l00237">pBAR</a>.    </td>
  </tr>
</table>
<a class="anchor" name="a10" doxytag="LatticeSemi_PCIe::PCIe_IF::write8"></a><p>
<table class="mdTable" width="100%" cellpadding="2" cellspacing="0">
  <tr>
    <td class="mdRow">
      <table cellpadding="0" cellspacing="0" border="0">
        <tr>
          <td class="md" nowrap valign="top">void PCIe_IF::write8           </td>
          <td class="md" valign="top">(&nbsp;</td>
          <td class="md" nowrap valign="top">uint32_t&nbsp;</td>
          <td class="mdname" nowrap> <em>offset</em>, </td>
        </tr>
        <tr>
          <td class="md" nowrap align="right"></td>
          <td class="md"></td>
          <td class="md" nowrap>uint8_t&nbsp;</td>
          <td class="mdname" nowrap> <em>val</em></td>
        </tr>
        <tr>
          <td class="md"></td>
          <td class="md">)&nbsp;</td>
          <td class="md" colspan="2"><code> [virtual]</code></td>
        </tr>
      </table>
    </td>
  </tr>
</table>
<table cellspacing="5" cellpadding="0" border="0">
  <tr>
    <td>
      &nbsp;
    </td>
    <td>

<p>
Write 8 bits to an LSC hardware register via PCIe bus. <dl compact><dt><b>Parameters:</b></dt><dd>
  <table border="0" cellspacing="2" cellpadding="0">
    <tr><td valign="top"></td><td valign="top"><em>offset</em>&nbsp;</td><td>BAR + address of device register to write to </td></tr>
    <tr><td valign="top"></td><td valign="top"><em>val</em>&nbsp;</td><td>value to write into the register </td></tr>
  </table>
</dl>

<p>
Implements <a class="el" href="class_lattice_semi___p_c_ie_1_1_register_access.html">LatticeSemi_PCIe::RegisterAccess</a>.
<p>
Definition at line <a class="el" href="_p_c_ie___i_f_8cpp-source.html#l00817">817</a> of file <a class="el" href="_p_c_ie___i_f_8cpp-source.html">PCIe_IF.cpp</a>.
<p>
References <a class="el" href="_p_c_ie___i_f_8h-source.html#l00237">pBAR</a>.    </td>
  </tr>
</table>
<hr><h2>Member Data Documentation</h2>
<a class="anchor" name="s13" doxytag="LatticeSemi_PCIe::PCIe_IF::BASIC_DEMO"></a><p>
<table class="mdTable" width="100%" cellpadding="2" cellspacing="0">
  <tr>
    <td class="mdRow">
      <table cellpadding="0" cellspacing="0" border="0">
        <tr>
          <td class="md" nowrap valign="top">const char * <a class="el" href="class_lattice_semi___p_c_ie_1_1_p_c_ie___i_f.html#s13">PCIe_IF::BASIC_DEMO</a> = "Basic"<code> [static]</code>          </td>
        </tr>
      </table>
    </td>
  </tr>
</table>
<table cellspacing="5" cellpadding="0" border="0">
  <tr>
    <td>
      &nbsp;
    </td>
    <td>

<p>
The PCIe Basic Demo for all boards. 2 BARs, no interrupts: BAR0=8kB, not used; BAR1=32kB, <a class="el" href="class_lattice_semi___p_c_ie_1_1_g_p_i_o.html">GPIO</a>, EBR 
<p>
Definition at line <a class="el" href="_p_c_ie___i_f_8cpp-source.html#l00111">111</a> of file <a class="el" href="_p_c_ie___i_f_8cpp-source.html">PCIe_IF.cpp</a>.    </td>
  </tr>
</table>
<a class="anchor" name="s8" doxytag="LatticeSemi_PCIe::PCIe_IF::ECP2M35_PCIE_x1_BRD_GL031"></a><p>
<table class="mdTable" width="100%" cellpadding="2" cellspacing="0">
  <tr>
    <td class="mdRow">
      <table cellpadding="0" cellspacing="0" border="0">
        <tr>
          <td class="md" nowrap valign="top">const char * <a class="el" href="class_lattice_semi___p_c_ie_1_1_p_c_ie___i_f.html#s8">PCIe_IF::ECP2M35_PCIE_x1_BRD_GL031</a> = "ven_1204&amp;dev_11f0"<code> [static]</code>          </td>
        </tr>
      </table>
    </td>
  </tr>
</table>
<table cellspacing="5" cellpadding="0" border="0">
  <tr>
    <td>
      &nbsp;
    </td>
    <td>

<p>
ECP2M35, 672 pkg, x1 connector, SFP+SATA 
<p>
Definition at line <a class="el" href="_p_c_ie___i_f_8cpp-source.html#l00081">81</a> of file <a class="el" href="_p_c_ie___i_f_8cpp-source.html">PCIe_IF.cpp</a>.    </td>
  </tr>
</table>
<a class="anchor" name="s9" doxytag="LatticeSemi_PCIe::PCIe_IF::ECP2M35_PCIE_x1_BRD_GL034"></a><p>
<table class="mdTable" width="100%" cellpadding="2" cellspacing="0">
  <tr>
    <td class="mdRow">
      <table cellpadding="0" cellspacing="0" border="0">
        <tr>
          <td class="md" nowrap valign="top">const char * <a class="el" href="class_lattice_semi___p_c_ie_1_1_p_c_ie___i_f.html#s9">PCIe_IF::ECP2M35_PCIE_x1_BRD_GL034</a> = "ven_1204&amp;dev_1220"<code> [static]</code>          </td>
        </tr>
      </table>
    </td>
  </tr>
</table>
<table cellspacing="5" cellpadding="0" border="0">
  <tr>
    <td>
      &nbsp;
    </td>
    <td>

<p>
ECP2M35 video board, x1 connector, doudle height 
<p>
Definition at line <a class="el" href="_p_c_ie___i_f_8cpp-source.html#l00083">83</a> of file <a class="el" href="_p_c_ie___i_f_8cpp-source.html">PCIe_IF.cpp</a>.    </td>
  </tr>
</table>
<a class="anchor" name="s5" doxytag="LatticeSemi_PCIe::PCIe_IF::ECP2M35_PCIE_x4_BRD_GL029"></a><p>
<table class="mdTable" width="100%" cellpadding="2" cellspacing="0">
  <tr>
    <td class="mdRow">
      <table cellpadding="0" cellspacing="0" border="0">
        <tr>
          <td class="md" nowrap valign="top">const char * <a class="el" href="class_lattice_semi___p_c_ie_1_1_p_c_ie___i_f.html#s5">PCIe_IF::ECP2M35_PCIE_x4_BRD_GL029</a> = "ven_1204&amp;dev_11d0"<code> [static]</code>          </td>
        </tr>
      </table>
    </td>
  </tr>
</table>
<table cellspacing="5" cellpadding="0" border="0">
  <tr>
    <td>
      &nbsp;
    </td>
    <td>

<p>
ECP2M35, 672 pkg, SMPTE BNC, 16 SegLED 
<p>
Definition at line <a class="el" href="_p_c_ie___i_f_8cpp-source.html#l00075">75</a> of file <a class="el" href="_p_c_ie___i_f_8cpp-source.html">PCIe_IF.cpp</a>.    </td>
  </tr>
</table>
<a class="anchor" name="s6" doxytag="LatticeSemi_PCIe::PCIe_IF::ECP2M50_PCIE_x4_BRD_GL029"></a><p>
<table class="mdTable" width="100%" cellpadding="2" cellspacing="0">
  <tr>
    <td class="mdRow">
      <table cellpadding="0" cellspacing="0" border="0">
        <tr>
          <td class="md" nowrap valign="top">const char * <a class="el" href="class_lattice_semi___p_c_ie_1_1_p_c_ie___i_f.html#s6">PCIe_IF::ECP2M50_PCIE_x4_BRD_GL029</a> = "ven_1204&amp;dev_11d1"<code> [static]</code>          </td>
        </tr>
      </table>
    </td>
  </tr>
</table>
<table cellspacing="5" cellpadding="0" border="0">
  <tr>
    <td>
      &nbsp;
    </td>
    <td>

<p>
ECP2M50, 672 pkg, SMPTE BNC, 16 SegLED 
<p>
Definition at line <a class="el" href="_p_c_ie___i_f_8cpp-source.html#l00077">77</a> of file <a class="el" href="_p_c_ie___i_f_8cpp-source.html">PCIe_IF.cpp</a>.    </td>
  </tr>
</table>
<a class="anchor" name="p2" doxytag="LatticeSemi_PCIe::PCIe_IF::pBAR"></a><p>
<table class="mdTable" width="100%" cellpadding="2" cellspacing="0">
  <tr>
    <td class="mdRow">
      <table cellpadding="0" cellspacing="0" border="0">
        <tr>
          <td class="md" nowrap valign="top">volatile void* <a class="el" href="class_lattice_semi___p_c_ie_1_1_p_c_ie___i_f.html#p2">LatticeSemi_PCIe::PCIe_IF::pBAR</a>[MAX_PCI_BARS]<code> [protected]</code>          </td>
        </tr>
      </table>
    </td>
  </tr>
</table>
<table cellspacing="5" cellpadding="0" border="0">
  <tr>
    <td>
      &nbsp;
    </td>
    <td>

<p>
pointer to mmap'ed BAR into user space 
<p>
Definition at line <a class="el" href="_p_c_ie___i_f_8h-source.html#l00237">237</a> of file <a class="el" href="_p_c_ie___i_f_8h-source.html">PCIe_IF.h</a>.
<p>
Referenced by <a class="el" href="_p_c_ie___i_f_8cpp-source.html#l01338">MmapDriver()</a>, <a class="el" href="_p_c_ie___i_f_8cpp-source.html#l00182">PCIe_IF()</a>, <a class="el" href="_p_c_ie___i_f_8cpp-source.html#l00839">read16()</a>, <a class="el" href="_p_c_ie___i_f_8cpp-source.html#l00893">read32()</a>, <a class="el" href="_p_c_ie___i_f_8cpp-source.html#l00795">read8()</a>, <a class="el" href="_p_c_ie___i_f_8cpp-source.html#l00865">write16()</a>, <a class="el" href="_p_c_ie___i_f_8cpp-source.html#l00920">write32()</a>, <a class="el" href="_p_c_ie___i_f_8cpp-source.html#l00817">write8()</a>, and <a class="el" href="_p_c_ie___i_f_8cpp-source.html#l00256">~PCIe_IF()</a>.    </td>
  </tr>
</table>
<a class="anchor" name="s12" doxytag="LatticeSemi_PCIe::PCIe_IF::PCIE_DEMO_EC"></a><p>
<table class="mdTable" width="100%" cellpadding="2" cellspacing="0">
  <tr>
    <td class="mdRow">
      <table cellpadding="0" cellspacing="0" border="0">
        <tr>
          <td class="md" nowrap valign="top">const char * <a class="el" href="class_lattice_semi___p_c_ie_1_1_p_c_ie___i_f.html#s12">PCIe_IF::PCIE_DEMO_EC</a> = "Basic"<code> [static]</code>          </td>
        </tr>
      </table>
    </td>
  </tr>
</table>
<table cellspacing="5" cellpadding="0" border="0">
  <tr>
    <td>
      &nbsp;
    </td>
    <td>

<p>
original PCIe control plane demo for ECP2M35 boards 2 BARs, no interrupts: BAR0=8kB, not used; BAR1=32kB, <a class="el" href="class_lattice_semi___p_c_ie_1_1_g_p_i_o.html">GPIO</a>, EBR Same as PCIE_DEMO_SC but just a different subsys ID. 
<p>
Definition at line <a class="el" href="_p_c_ie___i_f_8cpp-source.html#l00105">105</a> of file <a class="el" href="_p_c_ie___i_f_8cpp-source.html">PCIe_IF.cpp</a>.    </td>
  </tr>
</table>
<a class="anchor" name="s11" doxytag="LatticeSemi_PCIe::PCIe_IF::PCIE_DEMO_SC"></a><p>
<table class="mdTable" width="100%" cellpadding="2" cellspacing="0">
  <tr>
    <td class="mdRow">
      <table cellpadding="0" cellspacing="0" border="0">
        <tr>
          <td class="md" nowrap valign="top">const char * <a class="el" href="class_lattice_semi___p_c_ie_1_1_p_c_ie___i_f.html#s11">PCIe_IF::PCIE_DEMO_SC</a> = "Basic"<code> [static]</code>          </td>
        </tr>
      </table>
    </td>
  </tr>
</table>
<table cellspacing="5" cellpadding="0" border="0">
  <tr>
    <td>
      &nbsp;
    </td>
    <td>

<p>
original PCIe control plane demo for SC80 &amp; 25 boards. 2 BARs, no interrupts: BAR0=8kB, not used; BAR1=32kB, <a class="el" href="class_lattice_semi___p_c_ie_1_1_g_p_i_o.html">GPIO</a>, EBR 
<p>
Definition at line <a class="el" href="_p_c_ie___i_f_8cpp-source.html#l00099">99</a> of file <a class="el" href="_p_c_ie___i_f_8cpp-source.html">PCIe_IF.cpp</a>.    </td>
  </tr>
</table>
<a class="anchor" name="s1" doxytag="LatticeSemi_PCIe::PCIe_IF::PCIE_ECP2M_BRD"></a><p>
<table class="mdTable" width="100%" cellpadding="2" cellspacing="0">
  <tr>
    <td class="mdRow">
      <table cellpadding="0" cellspacing="0" border="0">
        <tr>
          <td class="md" nowrap valign="top">const char * <a class="el" href="class_lattice_semi___p_c_ie_1_1_p_c_ie___i_f.html#s1">PCIe_IF::PCIE_ECP2M_BRD</a> = "ECP2M"<code> [static]</code>          </td>
        </tr>
      </table>
    </td>
  </tr>
</table>
<table cellspacing="5" cellpadding="0" border="0">
  <tr>
    <td>
      &nbsp;
    </td>
    <td>

<p>
Original ID for the ECP2M boards (PCIe demo) <p>
<dl compact><dt><b><a class="el" href="deprecated.html#_deprecated000002">Deprecated:</a></b></dt><dd>New designs should use the specific board ID value. </dd></dl>

<p>
Definition at line <a class="el" href="_p_c_ie___i_f_8cpp-source.html#l00059">59</a> of file <a class="el" href="_p_c_ie___i_f_8cpp-source.html">PCIe_IF.cpp</a>.    </td>
  </tr>
</table>
<a class="anchor" name="s0" doxytag="LatticeSemi_PCIe::PCIe_IF::PCIE_SC_BRD"></a><p>
<table class="mdTable" width="100%" cellpadding="2" cellspacing="0">
  <tr>
    <td class="mdRow">
      <table cellpadding="0" cellspacing="0" border="0">
        <tr>
          <td class="md" nowrap valign="top">const char * <a class="el" href="class_lattice_semi___p_c_ie_1_1_p_c_ie___i_f.html#s0">PCIe_IF::PCIE_SC_BRD</a> = "SC"<code> [static]</code>          </td>
        </tr>
      </table>
    </td>
  </tr>
</table>
<table cellspacing="5" cellpadding="0" border="0">
  <tr>
    <td>
      &nbsp;
    </td>
    <td>

<p>
Original ID for all SC boards (PCIe demo) <p>
<dl compact><dt><b><a class="el" href="deprecated.html#_deprecated000001">Deprecated:</a></b></dt><dd>New designs should use the specific board ID value. </dd></dl>

<p>
Definition at line <a class="el" href="_p_c_ie___i_f_8cpp-source.html#l00054">54</a> of file <a class="el" href="_p_c_ie___i_f_8cpp-source.html">PCIe_IF.cpp</a>.    </td>
  </tr>
</table>
<a class="anchor" name="s15" doxytag="LatticeSemi_PCIe::PCIe_IF::PCIEDMA_DEMO"></a><p>
<table class="mdTable" width="100%" cellpadding="2" cellspacing="0">
  <tr>
    <td class="mdRow">
      <table cellpadding="0" cellspacing="0" border="0">
        <tr>
          <td class="md" nowrap valign="top">const char * <a class="el" href="class_lattice_semi___p_c_ie_1_1_p_c_ie___i_f.html#s15">PCIe_IF::PCIEDMA_DEMO</a> = "DMA"<code> [static]</code>          </td>
        </tr>
      </table>
    </td>
  </tr>
</table>
<table cellspacing="5" cellpadding="0" border="0">
  <tr>
    <td>
      &nbsp;
    </td>
    <td>

<p>
PCIe <a class="el" href="class_lattice_semi___p_c_ie_1_1_s_g_d_m_a.html">SGDMA</a> Demo <a class="el" href="class_lattice_semi___p_c_ie_1_1_s_g_d_m_a.html">SGDMA</a> core, GPIO+IntrCtrl, 64kB EBR (64bit) 
<p>
Definition at line <a class="el" href="_p_c_ie___i_f_8cpp-source.html#l00123">123</a> of file <a class="el" href="_p_c_ie___i_f_8cpp-source.html">PCIe_IF.cpp</a>.    </td>
  </tr>
</table>
<a class="anchor" name="s19" doxytag="LatticeSemi_PCIe::PCIe_IF::pLSCDMA_DRIVER"></a><p>
<table class="mdTable" width="100%" cellpadding="2" cellspacing="0">
  <tr>
    <td class="mdRow">
      <table cellpadding="0" cellspacing="0" border="0">
        <tr>
          <td class="md" nowrap valign="top">const GUID * <a class="el" href="class_lattice_semi___p_c_ie_1_1_p_c_ie___i_f.html#s19">PCIe_IF::pLSCDMA_DRIVER</a> = "lscdma"<code> [static]</code>          </td>
        </tr>
      </table>
    </td>
  </tr>
</table>
<table cellspacing="5" cellpadding="0" border="0">
  <tr>
    <td>
      &nbsp;
    </td>
    <td>

<p>
<a class="el" href="class_lattice_semi___p_c_ie_1_1_s_g_d_m_a.html">SGDMA</a> driver that implements all <a class="el" href="class_lattice_semi___p_c_ie_1_1_s_g_d_m_a.html">SGDMA</a> and interrupt control in the driver. This driver is <a class="el" href="class_lattice_semi___p_c_ie_1_1_s_g_d_m_a.html">SGDMA</a> Demo specific. 
<p>
Definition at line <a class="el" href="_p_c_ie___i_f_8cpp-source.html#l00150">150</a> of file <a class="el" href="_p_c_ie___i_f_8cpp-source.html">PCIe_IF.cpp</a>.    </td>
  </tr>
</table>
<a class="anchor" name="s18" doxytag="LatticeSemi_PCIe::PCIe_IF::pLSCPCIE2_DRIVER"></a><p>
<table class="mdTable" width="100%" cellpadding="2" cellspacing="0">
  <tr>
    <td class="mdRow">
      <table cellpadding="0" cellspacing="0" border="0">
        <tr>
          <td class="md" nowrap valign="top">const GUID * <a class="el" href="class_lattice_semi___p_c_ie_1_1_p_c_ie___i_f.html#s18">PCIe_IF::pLSCPCIE2_DRIVER</a> = "lscpcie2"<code> [static]</code>          </td>
        </tr>
      </table>
    </td>
  </tr>
</table>
<table cellspacing="5" cellpadding="0" border="0">
  <tr>
    <td>
      &nbsp;
    </td>
    <td>

<p>
Basic PCIe driver (v2) that also provides interrupts ISR, common buffer allocation and extra information via additional IOCTLs 
<p>
Definition at line <a class="el" href="_p_c_ie___i_f_8cpp-source.html#l00145">145</a> of file <a class="el" href="_p_c_ie___i_f_8cpp-source.html">PCIe_IF.cpp</a>.    </td>
  </tr>
</table>
<a class="anchor" name="s17" doxytag="LatticeSemi_PCIe::PCIe_IF::pLSCPCIE_DRIVER"></a><p>
<table class="mdTable" width="100%" cellpadding="2" cellspacing="0">
  <tr>
    <td class="mdRow">
      <table cellpadding="0" cellspacing="0" border="0">
        <tr>
          <td class="md" nowrap valign="top">const GUID * <a class="el" href="class_lattice_semi___p_c_ie_1_1_p_c_ie___i_f.html#s17">PCIe_IF::pLSCPCIE_DRIVER</a> = "lscpcie2"<code> [static]</code>          </td>
        </tr>
      </table>
    </td>
  </tr>
</table>
<table cellspacing="5" cellpadding="0" border="0">
  <tr>
    <td>
      &nbsp;
    </td>
    <td>

<p>
Basic PCIe driver that just provides rd/wr BAR access 
<p>
Definition at line <a class="el" href="_p_c_ie___i_f_8cpp-source.html#l00140">140</a> of file <a class="el" href="_p_c_ie___i_f_8cpp-source.html">PCIe_IF.cpp</a>.    </td>
  </tr>
</table>
<a class="anchor" name="s16" doxytag="LatticeSemi_PCIe::PCIe_IF::pLSCSIM_DRIVER"></a><p>
<table class="mdTable" width="100%" cellpadding="2" cellspacing="0">
  <tr>
    <td class="mdRow">
      <table cellpadding="0" cellspacing="0" border="0">
        <tr>
          <td class="md" nowrap valign="top">const GUID * <a class="el" href="class_lattice_semi___p_c_ie_1_1_p_c_ie___i_f.html#s16">PCIe_IF::pLSCSIM_DRIVER</a> = "SIM"<code> [static]</code>          </td>
        </tr>
      </table>
    </td>
  </tr>
</table>
<table cellspacing="5" cellpadding="0" border="0">
  <tr>
    <td>
      &nbsp;
    </td>
    <td>

<p>
Sim PCIe driver that 
<p>
Definition at line <a class="el" href="_p_c_ie___i_f_8cpp-source.html#l00137">137</a> of file <a class="el" href="_p_c_ie___i_f_8cpp-source.html">PCIe_IF.cpp</a>.    </td>
  </tr>
</table>
<a class="anchor" name="s7" doxytag="LatticeSemi_PCIe::PCIe_IF::SC25_PCIE_x1_BRD_GL030"></a><p>
<table class="mdTable" width="100%" cellpadding="2" cellspacing="0">
  <tr>
    <td class="mdRow">
      <table cellpadding="0" cellspacing="0" border="0">
        <tr>
          <td class="md" nowrap valign="top">const char * <a class="el" href="class_lattice_semi___p_c_ie_1_1_p_c_ie___i_f.html#s7">PCIe_IF::SC25_PCIE_x1_BRD_GL030</a> = "ven_1204&amp;dev_11e0"<code> [static]</code>          </td>
        </tr>
      </table>
    </td>
  </tr>
</table>
<table cellspacing="5" cellpadding="0" border="0">
  <tr>
    <td>
      &nbsp;
    </td>
    <td>

<p>
SC25, 900 pkg, x1 connector, RJ45+SFP+SATA, no 16 Seg 
<p>
Definition at line <a class="el" href="_p_c_ie___i_f_8cpp-source.html#l00079">79</a> of file <a class="el" href="_p_c_ie___i_f_8cpp-source.html">PCIe_IF.cpp</a>.    </td>
  </tr>
</table>
<a class="anchor" name="s10" doxytag="LatticeSemi_PCIe::PCIe_IF::SC80_PCIE_x4_BRD_GL035"></a><p>
<table class="mdTable" width="100%" cellpadding="2" cellspacing="0">
  <tr>
    <td class="mdRow">
      <table cellpadding="0" cellspacing="0" border="0">
        <tr>
          <td class="md" nowrap valign="top">const char * <a class="el" href="class_lattice_semi___p_c_ie_1_1_p_c_ie___i_f.html#s10">PCIe_IF::SC80_PCIE_x4_BRD_GL035</a> = "ven_1204&amp;dev_11c0"<code> [static]</code>          </td>
        </tr>
      </table>
    </td>
  </tr>
</table>
<table cellspacing="5" cellpadding="0" border="0">
  <tr>
    <td>
      &nbsp;
    </td>
    <td>

<p>
SC80(v3), 1152 pkg, x4 connector, 16 SegLED 
<p>
Definition at line <a class="el" href="_p_c_ie___i_f_8cpp-source.html#l00085">85</a> of file <a class="el" href="_p_c_ie___i_f_8cpp-source.html">PCIe_IF.cpp</a>.    </td>
  </tr>
</table>
<a class="anchor" name="s4" doxytag="LatticeSemi_PCIe::PCIe_IF::SC80_PCIE_x8_BRD_GL028"></a><p>
<table class="mdTable" width="100%" cellpadding="2" cellspacing="0">
  <tr>
    <td class="mdRow">
      <table cellpadding="0" cellspacing="0" border="0">
        <tr>
          <td class="md" nowrap valign="top">const char * <a class="el" href="class_lattice_semi___p_c_ie_1_1_p_c_ie___i_f.html#s4">PCIe_IF::SC80_PCIE_x8_BRD_GL028</a> = "ven_1204&amp;dev_11c0"<code> [static]</code>          </td>
        </tr>
      </table>
    </td>
  </tr>
</table>
<table cellspacing="5" cellpadding="0" border="0">
  <tr>
    <td>
      &nbsp;
    </td>
    <td>

<p>
SC80, 1152 pkg, x8, SMPTE BNC connectors, 16 SegLED 
<p>
Definition at line <a class="el" href="_p_c_ie___i_f_8cpp-source.html#l00073">73</a> of file <a class="el" href="_p_c_ie___i_f_8cpp-source.html">PCIe_IF.cpp</a>.    </td>
  </tr>
</table>
<a class="anchor" name="s14" doxytag="LatticeSemi_PCIe::PCIe_IF::SFIF_DEMO"></a><p>
<table class="mdTable" width="100%" cellpadding="2" cellspacing="0">
  <tr>
    <td class="mdRow">
      <table cellpadding="0" cellspacing="0" border="0">
        <tr>
          <td class="md" nowrap valign="top">const char * <a class="el" href="class_lattice_semi___p_c_ie_1_1_p_c_ie___i_f.html#s14">PCIe_IF::SFIF_DEMO</a> = "SFIF"<code> [static]</code>          </td>
        </tr>
      </table>
    </td>
  </tr>
</table>
<table cellspacing="5" cellpadding="0" border="0">
  <tr>
    <td>
      &nbsp;
    </td>
    <td>

<p>
PCIeThruput Demo ID (<a class="el" href="class_lattice_semi___p_c_ie_1_1_s_f_i_f.html">SFIF</a>) 2 BARs: 128kB, 0,1 map to same Wishbone bus and slave devices <a class="el" href="class_lattice_semi___p_c_ie_1_1_s_f_i_f.html">SFIF</a> IP, <a class="el" href="class_lattice_semi___p_c_ie_1_1_g_p_i_o.html">GPIO</a> + IntrCtrl, EBR 
<p>
Definition at line <a class="el" href="_p_c_ie___i_f_8cpp-source.html#l00118">118</a> of file <a class="el" href="_p_c_ie___i_f_8cpp-source.html">PCIe_IF.cpp</a>.    </td>
  </tr>
</table>
<a class="anchor" name="p3" doxytag="LatticeSemi_PCIe::PCIe_IF::sizeBAR"></a><p>
<table class="mdTable" width="100%" cellpadding="2" cellspacing="0">
  <tr>
    <td class="mdRow">
      <table cellpadding="0" cellspacing="0" border="0">
        <tr>
          <td class="md" nowrap valign="top">size_t <a class="el" href="class_lattice_semi___p_c_ie_1_1_p_c_ie___i_f.html#p3">LatticeSemi_PCIe::PCIe_IF::sizeBAR</a>[MAX_PCI_BARS]<code> [protected]</code>          </td>
        </tr>
      </table>
    </td>
  </tr>
</table>
<table cellspacing="5" cellpadding="0" border="0">
  <tr>
    <td>
      &nbsp;
    </td>
    <td>

<p>
size of BAR mmap for releasing 
<p>
Definition at line <a class="el" href="_p_c_ie___i_f_8h-source.html#l00238">238</a> of file <a class="el" href="_p_c_ie___i_f_8h-source.html">PCIe_IF.h</a>.
<p>
Referenced by <a class="el" href="_p_c_ie___i_f_8cpp-source.html#l01338">MmapDriver()</a>, and <a class="el" href="_p_c_ie___i_f_8cpp-source.html#l00256">~PCIe_IF()</a>.    </td>
  </tr>
</table>
<hr size="1"><address style="align: right;"><small>Generated on Wed Jul 16 12:05:27 2008 for Lattice PCIe API Manual by&nbsp;
<a href="http://www.doxygen.org/index.html">
<img src="doxygen.png" alt="doxygen" align="middle" border="0"></a> 1.3.9.1 </small></address>
</body>
</html>
