{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1713550794838 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 23.1std.0 Build 991 11/28/2023 SC Standard Edition " "Version 23.1std.0 Build 991 11/28/2023 SC Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1713550794845 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Apr 19 20:19:54 2024 " "Processing started: Fri Apr 19 20:19:54 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1713550794845 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1713550794845 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off EFES_PROJECT_ROVER -c EFES_PROJECT_ROVER " "Command: quartus_map --read_settings_files=on --write_settings_files=off EFES_PROJECT_ROVER -c EFES_PROJECT_ROVER" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1713550794845 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1713550795940 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "12 12 " "Parallel compilation is enabled and will use 12 of the 12 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1713550795941 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "spi/spi_interface_elem.vhd 2 1 " "Found 2 design units, including 1 entities, in source file spi/spi_interface_elem.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 SPI_INTERFACE_ELEM-beh " "Found design unit 1: SPI_INTERFACE_ELEM-beh" {  } { { "spi/SPI_INTERFACE_ELEM.vhd" "" { Text "D:/Documenti/GitHub/EFES_project/tests/final/spi/SPI_INTERFACE_ELEM.vhd" 24 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713550805755 ""} { "Info" "ISGN_ENTITY_NAME" "1 SPI_INTERFACE_ELEM " "Found entity 1: SPI_INTERFACE_ELEM" {  } { { "spi/SPI_INTERFACE_ELEM.vhd" "" { Text "D:/Documenti/GitHub/EFES_project/tests/final/spi/SPI_INTERFACE_ELEM.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713550805755 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1713550805755 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pwm/pwm_elem.vhd 2 1 " "Found 2 design units, including 1 entities, in source file pwm/pwm_elem.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 PWM_ELEM-beh " "Found design unit 1: PWM_ELEM-beh" {  } { { "pwm/PWM_ELEM.vhd" "" { Text "D:/Documenti/GitHub/EFES_project/tests/final/pwm/PWM_ELEM.vhd" 20 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713550805763 ""} { "Info" "ISGN_ENTITY_NAME" "1 PWM_ELEM " "Found entity 1: PWM_ELEM" {  } { { "pwm/PWM_ELEM.vhd" "" { Text "D:/Documenti/GitHub/EFES_project/tests/final/pwm/PWM_ELEM.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713550805763 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1713550805763 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "prox_sensor/start_counter.vhd 2 1 " "Found 2 design units, including 1 entities, in source file prox_sensor/start_counter.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 start_counter-beh " "Found design unit 1: start_counter-beh" {  } { { "prox_sensor/start_counter.vhd" "" { Text "D:/Documenti/GitHub/EFES_project/tests/final/prox_sensor/start_counter.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713550805770 ""} { "Info" "ISGN_ENTITY_NAME" "1 start_counter " "Found entity 1: start_counter" {  } { { "prox_sensor/start_counter.vhd" "" { Text "D:/Documenti/GitHub/EFES_project/tests/final/prox_sensor/start_counter.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713550805770 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1713550805770 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "prox_sensor/prox_sensor_elem.vhd 2 1 " "Found 2 design units, including 1 entities, in source file prox_sensor/prox_sensor_elem.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 PROX_SENSOR_ELEM-struct_box " "Found design unit 1: PROX_SENSOR_ELEM-struct_box" {  } { { "prox_sensor/PROX_SENSOR_ELEM.vhd" "" { Text "D:/Documenti/GitHub/EFES_project/tests/final/prox_sensor/PROX_SENSOR_ELEM.vhd" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713550805779 ""} { "Info" "ISGN_ENTITY_NAME" "1 PROX_SENSOR_ELEM " "Found entity 1: PROX_SENSOR_ELEM" {  } { { "prox_sensor/PROX_SENSOR_ELEM.vhd" "" { Text "D:/Documenti/GitHub/EFES_project/tests/final/prox_sensor/PROX_SENSOR_ELEM.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713550805779 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1713550805779 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "prox_sensor/prox_sensor.vhd 2 1 " "Found 2 design units, including 1 entities, in source file prox_sensor/prox_sensor.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 prox_sensor-beh " "Found design unit 1: prox_sensor-beh" {  } { { "prox_sensor/prox_sensor.vhd" "" { Text "D:/Documenti/GitHub/EFES_project/tests/final/prox_sensor/prox_sensor.vhd" 28 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713550805791 ""} { "Info" "ISGN_ENTITY_NAME" "1 prox_sensor " "Found entity 1: prox_sensor" {  } { { "prox_sensor/prox_sensor.vhd" "" { Text "D:/Documenti/GitHub/EFES_project/tests/final/prox_sensor/prox_sensor.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713550805791 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1713550805791 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "prox_sensor/measure_counter.vhd 2 1 " "Found 2 design units, including 1 entities, in source file prox_sensor/measure_counter.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 measure_counter-beh " "Found design unit 1: measure_counter-beh" {  } { { "prox_sensor/measure_counter.vhd" "" { Text "D:/Documenti/GitHub/EFES_project/tests/final/prox_sensor/measure_counter.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713550805795 ""} { "Info" "ISGN_ENTITY_NAME" "1 measure_counter " "Found entity 1: measure_counter" {  } { { "prox_sensor/measure_counter.vhd" "" { Text "D:/Documenti/GitHub/EFES_project/tests/final/prox_sensor/measure_counter.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713550805795 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1713550805795 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "adc/sar_dp.vhd 2 1 " "Found 2 design units, including 1 entities, in source file adc/sar_dp.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 SAR_DP-struct " "Found design unit 1: SAR_DP-struct" {  } { { "adc/SAR_DP.vhd" "" { Text "D:/Documenti/GitHub/EFES_project/tests/final/adc/SAR_DP.vhd" 26 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713550805804 ""} { "Info" "ISGN_ENTITY_NAME" "1 SAR_DP " "Found entity 1: SAR_DP" {  } { { "adc/SAR_DP.vhd" "" { Text "D:/Documenti/GitHub/EFES_project/tests/final/adc/SAR_DP.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713550805804 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1713550805804 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "adc/sar_cu.vhd 2 1 " "Found 2 design units, including 1 entities, in source file adc/sar_cu.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 SAR_CU-fsm " "Found design unit 1: SAR_CU-fsm" {  } { { "adc/SAR_CU.vhd" "" { Text "D:/Documenti/GitHub/EFES_project/tests/final/adc/SAR_CU.vhd" 24 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713550805812 ""} { "Info" "ISGN_ENTITY_NAME" "1 SAR_CU " "Found entity 1: SAR_CU" {  } { { "adc/SAR_CU.vhd" "" { Text "D:/Documenti/GitHub/EFES_project/tests/final/adc/SAR_CU.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713550805812 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1713550805812 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "adc/sar_adc_elem.vhd 2 1 " "Found 2 design units, including 1 entities, in source file adc/sar_adc_elem.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 SAR_ADC_ELEM-struct " "Found design unit 1: SAR_ADC_ELEM-struct" {  } { { "adc/SAR_ADC_ELEM.vhd" "" { Text "D:/Documenti/GitHub/EFES_project/tests/final/adc/SAR_ADC_ELEM.vhd" 21 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713550805819 ""} { "Info" "ISGN_ENTITY_NAME" "1 SAR_ADC_ELEM " "Found entity 1: SAR_ADC_ELEM" {  } { { "adc/SAR_ADC_ELEM.vhd" "" { Text "D:/Documenti/GitHub/EFES_project/tests/final/adc/SAR_ADC_ELEM.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713550805819 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1713550805819 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "adc/mask_reg.vhd 2 1 " "Found 2 design units, including 1 entities, in source file adc/mask_reg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mask_reg-beh " "Found design unit 1: mask_reg-beh" {  } { { "adc/mask_reg.vhd" "" { Text "D:/Documenti/GitHub/EFES_project/tests/final/adc/mask_reg.vhd" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713550805827 ""} { "Info" "ISGN_ENTITY_NAME" "1 mask_reg " "Found entity 1: mask_reg" {  } { { "adc/mask_reg.vhd" "" { Text "D:/Documenti/GitHub/EFES_project/tests/final/adc/mask_reg.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713550805827 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1713550805827 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "adc/final_reg.vhd 2 1 " "Found 2 design units, including 1 entities, in source file adc/final_reg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 final_reg-beh " "Found design unit 1: final_reg-beh" {  } { { "adc/final_reg.vhd" "" { Text "D:/Documenti/GitHub/EFES_project/tests/final/adc/final_reg.vhd" 21 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713550805836 ""} { "Info" "ISGN_ENTITY_NAME" "1 final_reg " "Found entity 1: final_reg" {  } { { "adc/final_reg.vhd" "" { Text "D:/Documenti/GitHub/EFES_project/tests/final/adc/final_reg.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713550805836 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1713550805836 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "adc/counter.vhd 2 1 " "Found 2 design units, including 1 entities, in source file adc/counter.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 counter-beh " "Found design unit 1: counter-beh" {  } { { "adc/counter.vhd" "" { Text "D:/Documenti/GitHub/EFES_project/tests/final/adc/counter.vhd" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713550805842 ""} { "Info" "ISGN_ENTITY_NAME" "1 counter " "Found entity 1: counter" {  } { { "adc/counter.vhd" "" { Text "D:/Documenti/GitHub/EFES_project/tests/final/adc/counter.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713550805842 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1713550805842 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "register_nbit.vhd 2 1 " "Found 2 design units, including 1 entities, in source file register_nbit.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 register_Nbit-beh " "Found design unit 1: register_Nbit-beh" {  } { { "register_Nbit.vhd" "" { Text "D:/Documenti/GitHub/EFES_project/tests/final/register_Nbit.vhd" 21 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713550805850 ""} { "Info" "ISGN_ENTITY_NAME" "1 register_Nbit " "Found entity 1: register_Nbit" {  } { { "register_Nbit.vhd" "" { Text "D:/Documenti/GitHub/EFES_project/tests/final/register_Nbit.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713550805850 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1713550805850 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mypackage.vhd 1 0 " "Found 1 design units, including 0 entities, in source file mypackage.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mypackage " "Found design unit 1: mypackage" {  } { { "mypackage.vhd" "" { Text "D:/Documenti/GitHub/EFES_project/tests/final/mypackage.vhd" 5 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713550805867 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1713550805867 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hexdisp7seg.vhd 2 1 " "Found 2 design units, including 1 entities, in source file hexdisp7seg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 hexdisp7seg-rtl " "Found design unit 1: hexdisp7seg-rtl" {  } { { "hexdisp7seg.vhd" "" { Text "D:/Documenti/GitHub/EFES_project/tests/final/hexdisp7seg.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713550805882 ""} { "Info" "ISGN_ENTITY_NAME" "1 hexdisp7seg " "Found entity 1: hexdisp7seg" {  } { { "hexdisp7seg.vhd" "" { Text "D:/Documenti/GitHub/EFES_project/tests/final/hexdisp7seg.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713550805882 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1713550805882 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "efes_project_rover.vhd 2 1 " "Found 2 design units, including 1 entities, in source file efes_project_rover.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 EFES_PROJECT_ROVER-top " "Found design unit 1: EFES_PROJECT_ROVER-top" {  } { { "EFES_PROJECT_ROVER.vhd" "" { Text "D:/Documenti/GitHub/EFES_project/tests/final/EFES_PROJECT_ROVER.vhd" 43 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713550805888 ""} { "Info" "ISGN_ENTITY_NAME" "1 EFES_PROJECT_ROVER " "Found entity 1: EFES_PROJECT_ROVER" {  } { { "EFES_PROJECT_ROVER.vhd" "" { Text "D:/Documenti/GitHub/EFES_project/tests/final/EFES_PROJECT_ROVER.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713550805888 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1713550805888 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "datapath.vhd 2 1 " "Found 2 design units, including 1 entities, in source file datapath.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 datapath-beh " "Found design unit 1: datapath-beh" {  } { { "datapath.vhd" "" { Text "D:/Documenti/GitHub/EFES_project/tests/final/datapath.vhd" 46 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713550805899 ""} { "Info" "ISGN_ENTITY_NAME" "1 datapath " "Found entity 1: datapath" {  } { { "datapath.vhd" "" { Text "D:/Documenti/GitHub/EFES_project/tests/final/datapath.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713550805899 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1713550805899 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "D:/Documenti/GitHub/EFES_project/tests/final/counter.vhd D:/Documenti/GitHub/EFES_project/tests/final/adc/counter.vhd " "File \"D:/Documenti/GitHub/EFES_project/tests/final/counter.vhd\" is a duplicate of already analyzed file \"D:/Documenti/GitHub/EFES_project/tests/final/adc/counter.vhd\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1713550805913 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "counter.vhd 0 0 " "Found 0 design units, including 0 entities, in source file counter.vhd" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1713550805914 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "controller.vhd 2 1 " "Found 2 design units, including 1 entities, in source file controller.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 controller-rtl " "Found design unit 1: controller-rtl" {  } { { "controller.vhd" "" { Text "D:/Documenti/GitHub/EFES_project/tests/final/controller.vhd" 38 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713550805916 ""} { "Info" "ISGN_ENTITY_NAME" "1 controller " "Found entity 1: controller" {  } { { "controller.vhd" "" { Text "D:/Documenti/GitHub/EFES_project/tests/final/controller.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713550805916 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1713550805916 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "clk_div.vhd 2 1 " "Found 2 design units, including 1 entities, in source file clk_div.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 clk_div-beh " "Found design unit 1: clk_div-beh" {  } { { "clk_div.vhd" "" { Text "D:/Documenti/GitHub/EFES_project/tests/final/clk_div.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713550805917 ""} { "Info" "ISGN_ENTITY_NAME" "1 clk_div " "Found entity 1: clk_div" {  } { { "clk_div.vhd" "" { Text "D:/Documenti/GitHub/EFES_project/tests/final/clk_div.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713550805917 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1713550805917 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "EFES_PROJECT_ROVER " "Elaborating entity \"EFES_PROJECT_ROVER\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1713550806251 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "LEDR EFES_PROJECT_ROVER.vhd(23) " "VHDL Signal Declaration warning at EFES_PROJECT_ROVER.vhd(23): used implicit default value for signal \"LEDR\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "EFES_PROJECT_ROVER.vhd" "" { Text "D:/Documenti/GitHub/EFES_project/tests/final/EFES_PROJECT_ROVER.vhd" 23 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1713550806259 "|EFES_PROJECT_ROVER"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hexdisp7seg hexdisp7seg:h0 " "Elaborating entity \"hexdisp7seg\" for hierarchy \"hexdisp7seg:h0\"" {  } { { "EFES_PROJECT_ROVER.vhd" "h0" { Text "D:/Documenti/GitHub/EFES_project/tests/final/EFES_PROJECT_ROVER.vhd" 198 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1713550806435 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "controller controller:CONTROLLER_INSTANCE " "Elaborating entity \"controller\" for hierarchy \"controller:CONTROLLER_INSTANCE\"" {  } { { "EFES_PROJECT_ROVER.vhd" "CONTROLLER_INSTANCE" { Text "D:/Documenti/GitHub/EFES_project/tests/final/EFES_PROJECT_ROVER.vhd" 231 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1713550806469 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "current_distance controller.vhd(60) " "VHDL Process Statement warning at controller.vhd(60): signal \"current_distance\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "controller.vhd" "" { Text "D:/Documenti/GitHub/EFES_project/tests/final/controller.vhd" 60 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1713550806470 "|EFES_PROJECT_ROVER|controller:CONTROLLER_INSTANCE"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "current_light controller.vhd(62) " "VHDL Process Statement warning at controller.vhd(62): signal \"current_light\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "controller.vhd" "" { Text "D:/Documenti/GitHub/EFES_project/tests/final/controller.vhd" 62 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1713550806471 "|EFES_PROJECT_ROVER|controller:CONTROLLER_INSTANCE"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "random_generator controller.vhd(135) " "VHDL Process Statement warning at controller.vhd(135): signal \"random_generator\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "controller.vhd" "" { Text "D:/Documenti/GitHub/EFES_project/tests/final/controller.vhd" 135 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1713550806471 "|EFES_PROJECT_ROVER|controller:CONTROLLER_INSTANCE"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "random_direction controller.vhd(151) " "VHDL Process Statement warning at controller.vhd(151): signal \"random_direction\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "controller.vhd" "" { Text "D:/Documenti/GitHub/EFES_project/tests/final/controller.vhd" 151 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1713550806471 "|EFES_PROJECT_ROVER|controller:CONTROLLER_INSTANCE"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "speed_dc_int controller.vhd(82) " "VHDL Process Statement warning at controller.vhd(82): inferring latch(es) for signal or variable \"speed_dc_int\", which holds its previous value in one or more paths through the process" {  } { { "controller.vhd" "" { Text "D:/Documenti/GitHub/EFES_project/tests/final/controller.vhd" 82 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1713550806472 "|EFES_PROJECT_ROVER|controller:CONTROLLER_INSTANCE"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "random_direction controller.vhd(82) " "VHDL Process Statement warning at controller.vhd(82): inferring latch(es) for signal or variable \"random_direction\", which holds its previous value in one or more paths through the process" {  } { { "controller.vhd" "" { Text "D:/Documenti/GitHub/EFES_project/tests/final/controller.vhd" 82 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1713550806472 "|EFES_PROJECT_ROVER|controller:CONTROLLER_INSTANCE"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "measured_distance_int controller.vhd(226) " "VHDL Process Statement warning at controller.vhd(226): signal \"measured_distance_int\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "controller.vhd" "" { Text "D:/Documenti/GitHub/EFES_project/tests/final/controller.vhd" 226 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1713550806472 "|EFES_PROJECT_ROVER|controller:CONTROLLER_INSTANCE"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "current_distance controller.vhd(190) " "VHDL Process Statement warning at controller.vhd(190): inferring latch(es) for signal or variable \"current_distance\", which holds its previous value in one or more paths through the process" {  } { { "controller.vhd" "" { Text "D:/Documenti/GitHub/EFES_project/tests/final/controller.vhd" 190 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1713550806472 "|EFES_PROJECT_ROVER|controller:CONTROLLER_INSTANCE"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "measured_light_int controller.vhd(289) " "VHDL Process Statement warning at controller.vhd(289): signal \"measured_light_int\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "controller.vhd" "" { Text "D:/Documenti/GitHub/EFES_project/tests/final/controller.vhd" 289 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1713550806472 "|EFES_PROJECT_ROVER|controller:CONTROLLER_INSTANCE"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "current_light controller.vhd(252) " "VHDL Process Statement warning at controller.vhd(252): inferring latch(es) for signal or variable \"current_light\", which holds its previous value in one or more paths through the process" {  } { { "controller.vhd" "" { Text "D:/Documenti/GitHub/EFES_project/tests/final/controller.vhd" 252 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1713550806472 "|EFES_PROJECT_ROVER|controller:CONTROLLER_INSTANCE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "current_light\[0\] controller.vhd(252) " "Inferred latch for \"current_light\[0\]\" at controller.vhd(252)" {  } { { "controller.vhd" "" { Text "D:/Documenti/GitHub/EFES_project/tests/final/controller.vhd" 252 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713550806473 "|EFES_PROJECT_ROVER|controller:CONTROLLER_INSTANCE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "current_light\[1\] controller.vhd(252) " "Inferred latch for \"current_light\[1\]\" at controller.vhd(252)" {  } { { "controller.vhd" "" { Text "D:/Documenti/GitHub/EFES_project/tests/final/controller.vhd" 252 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713550806473 "|EFES_PROJECT_ROVER|controller:CONTROLLER_INSTANCE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "current_light\[2\] controller.vhd(252) " "Inferred latch for \"current_light\[2\]\" at controller.vhd(252)" {  } { { "controller.vhd" "" { Text "D:/Documenti/GitHub/EFES_project/tests/final/controller.vhd" 252 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713550806473 "|EFES_PROJECT_ROVER|controller:CONTROLLER_INSTANCE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "current_light\[3\] controller.vhd(252) " "Inferred latch for \"current_light\[3\]\" at controller.vhd(252)" {  } { { "controller.vhd" "" { Text "D:/Documenti/GitHub/EFES_project/tests/final/controller.vhd" 252 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713550806473 "|EFES_PROJECT_ROVER|controller:CONTROLLER_INSTANCE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "current_light\[4\] controller.vhd(252) " "Inferred latch for \"current_light\[4\]\" at controller.vhd(252)" {  } { { "controller.vhd" "" { Text "D:/Documenti/GitHub/EFES_project/tests/final/controller.vhd" 252 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713550806473 "|EFES_PROJECT_ROVER|controller:CONTROLLER_INSTANCE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "current_light\[5\] controller.vhd(252) " "Inferred latch for \"current_light\[5\]\" at controller.vhd(252)" {  } { { "controller.vhd" "" { Text "D:/Documenti/GitHub/EFES_project/tests/final/controller.vhd" 252 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713550806473 "|EFES_PROJECT_ROVER|controller:CONTROLLER_INSTANCE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "current_light\[6\] controller.vhd(252) " "Inferred latch for \"current_light\[6\]\" at controller.vhd(252)" {  } { { "controller.vhd" "" { Text "D:/Documenti/GitHub/EFES_project/tests/final/controller.vhd" 252 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713550806473 "|EFES_PROJECT_ROVER|controller:CONTROLLER_INSTANCE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "current_light\[7\] controller.vhd(252) " "Inferred latch for \"current_light\[7\]\" at controller.vhd(252)" {  } { { "controller.vhd" "" { Text "D:/Documenti/GitHub/EFES_project/tests/final/controller.vhd" 252 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713550806473 "|EFES_PROJECT_ROVER|controller:CONTROLLER_INSTANCE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "current_distance\[0\] controller.vhd(190) " "Inferred latch for \"current_distance\[0\]\" at controller.vhd(190)" {  } { { "controller.vhd" "" { Text "D:/Documenti/GitHub/EFES_project/tests/final/controller.vhd" 190 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713550806473 "|EFES_PROJECT_ROVER|controller:CONTROLLER_INSTANCE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "current_distance\[1\] controller.vhd(190) " "Inferred latch for \"current_distance\[1\]\" at controller.vhd(190)" {  } { { "controller.vhd" "" { Text "D:/Documenti/GitHub/EFES_project/tests/final/controller.vhd" 190 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713550806474 "|EFES_PROJECT_ROVER|controller:CONTROLLER_INSTANCE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "current_distance\[2\] controller.vhd(190) " "Inferred latch for \"current_distance\[2\]\" at controller.vhd(190)" {  } { { "controller.vhd" "" { Text "D:/Documenti/GitHub/EFES_project/tests/final/controller.vhd" 190 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713550806474 "|EFES_PROJECT_ROVER|controller:CONTROLLER_INSTANCE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "current_distance\[3\] controller.vhd(190) " "Inferred latch for \"current_distance\[3\]\" at controller.vhd(190)" {  } { { "controller.vhd" "" { Text "D:/Documenti/GitHub/EFES_project/tests/final/controller.vhd" 190 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713550806474 "|EFES_PROJECT_ROVER|controller:CONTROLLER_INSTANCE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "current_distance\[4\] controller.vhd(190) " "Inferred latch for \"current_distance\[4\]\" at controller.vhd(190)" {  } { { "controller.vhd" "" { Text "D:/Documenti/GitHub/EFES_project/tests/final/controller.vhd" 190 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713550806474 "|EFES_PROJECT_ROVER|controller:CONTROLLER_INSTANCE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "current_distance\[5\] controller.vhd(190) " "Inferred latch for \"current_distance\[5\]\" at controller.vhd(190)" {  } { { "controller.vhd" "" { Text "D:/Documenti/GitHub/EFES_project/tests/final/controller.vhd" 190 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713550806474 "|EFES_PROJECT_ROVER|controller:CONTROLLER_INSTANCE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "current_distance\[6\] controller.vhd(190) " "Inferred latch for \"current_distance\[6\]\" at controller.vhd(190)" {  } { { "controller.vhd" "" { Text "D:/Documenti/GitHub/EFES_project/tests/final/controller.vhd" 190 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713550806474 "|EFES_PROJECT_ROVER|controller:CONTROLLER_INSTANCE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "current_distance\[7\] controller.vhd(190) " "Inferred latch for \"current_distance\[7\]\" at controller.vhd(190)" {  } { { "controller.vhd" "" { Text "D:/Documenti/GitHub/EFES_project/tests/final/controller.vhd" 190 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713550806474 "|EFES_PROJECT_ROVER|controller:CONTROLLER_INSTANCE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "current_distance\[8\] controller.vhd(190) " "Inferred latch for \"current_distance\[8\]\" at controller.vhd(190)" {  } { { "controller.vhd" "" { Text "D:/Documenti/GitHub/EFES_project/tests/final/controller.vhd" 190 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713550806474 "|EFES_PROJECT_ROVER|controller:CONTROLLER_INSTANCE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "current_distance\[9\] controller.vhd(190) " "Inferred latch for \"current_distance\[9\]\" at controller.vhd(190)" {  } { { "controller.vhd" "" { Text "D:/Documenti/GitHub/EFES_project/tests/final/controller.vhd" 190 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713550806474 "|EFES_PROJECT_ROVER|controller:CONTROLLER_INSTANCE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "current_distance\[10\] controller.vhd(190) " "Inferred latch for \"current_distance\[10\]\" at controller.vhd(190)" {  } { { "controller.vhd" "" { Text "D:/Documenti/GitHub/EFES_project/tests/final/controller.vhd" 190 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713550806474 "|EFES_PROJECT_ROVER|controller:CONTROLLER_INSTANCE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "current_distance\[11\] controller.vhd(190) " "Inferred latch for \"current_distance\[11\]\" at controller.vhd(190)" {  } { { "controller.vhd" "" { Text "D:/Documenti/GitHub/EFES_project/tests/final/controller.vhd" 190 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713550806474 "|EFES_PROJECT_ROVER|controller:CONTROLLER_INSTANCE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "current_distance\[12\] controller.vhd(190) " "Inferred latch for \"current_distance\[12\]\" at controller.vhd(190)" {  } { { "controller.vhd" "" { Text "D:/Documenti/GitHub/EFES_project/tests/final/controller.vhd" 190 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713550806474 "|EFES_PROJECT_ROVER|controller:CONTROLLER_INSTANCE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "current_distance\[13\] controller.vhd(190) " "Inferred latch for \"current_distance\[13\]\" at controller.vhd(190)" {  } { { "controller.vhd" "" { Text "D:/Documenti/GitHub/EFES_project/tests/final/controller.vhd" 190 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713550806474 "|EFES_PROJECT_ROVER|controller:CONTROLLER_INSTANCE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "current_distance\[14\] controller.vhd(190) " "Inferred latch for \"current_distance\[14\]\" at controller.vhd(190)" {  } { { "controller.vhd" "" { Text "D:/Documenti/GitHub/EFES_project/tests/final/controller.vhd" 190 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713550806474 "|EFES_PROJECT_ROVER|controller:CONTROLLER_INSTANCE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "current_distance\[15\] controller.vhd(190) " "Inferred latch for \"current_distance\[15\]\" at controller.vhd(190)" {  } { { "controller.vhd" "" { Text "D:/Documenti/GitHub/EFES_project/tests/final/controller.vhd" 190 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713550806474 "|EFES_PROJECT_ROVER|controller:CONTROLLER_INSTANCE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "current_distance\[16\] controller.vhd(190) " "Inferred latch for \"current_distance\[16\]\" at controller.vhd(190)" {  } { { "controller.vhd" "" { Text "D:/Documenti/GitHub/EFES_project/tests/final/controller.vhd" 190 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713550806474 "|EFES_PROJECT_ROVER|controller:CONTROLLER_INSTANCE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "current_distance\[17\] controller.vhd(190) " "Inferred latch for \"current_distance\[17\]\" at controller.vhd(190)" {  } { { "controller.vhd" "" { Text "D:/Documenti/GitHub/EFES_project/tests/final/controller.vhd" 190 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713550806474 "|EFES_PROJECT_ROVER|controller:CONTROLLER_INSTANCE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "current_distance\[18\] controller.vhd(190) " "Inferred latch for \"current_distance\[18\]\" at controller.vhd(190)" {  } { { "controller.vhd" "" { Text "D:/Documenti/GitHub/EFES_project/tests/final/controller.vhd" 190 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713550806474 "|EFES_PROJECT_ROVER|controller:CONTROLLER_INSTANCE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "current_distance\[19\] controller.vhd(190) " "Inferred latch for \"current_distance\[19\]\" at controller.vhd(190)" {  } { { "controller.vhd" "" { Text "D:/Documenti/GitHub/EFES_project/tests/final/controller.vhd" 190 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713550806474 "|EFES_PROJECT_ROVER|controller:CONTROLLER_INSTANCE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "current_distance\[20\] controller.vhd(190) " "Inferred latch for \"current_distance\[20\]\" at controller.vhd(190)" {  } { { "controller.vhd" "" { Text "D:/Documenti/GitHub/EFES_project/tests/final/controller.vhd" 190 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713550806474 "|EFES_PROJECT_ROVER|controller:CONTROLLER_INSTANCE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "current_distance\[21\] controller.vhd(190) " "Inferred latch for \"current_distance\[21\]\" at controller.vhd(190)" {  } { { "controller.vhd" "" { Text "D:/Documenti/GitHub/EFES_project/tests/final/controller.vhd" 190 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713550806474 "|EFES_PROJECT_ROVER|controller:CONTROLLER_INSTANCE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "current_distance\[22\] controller.vhd(190) " "Inferred latch for \"current_distance\[22\]\" at controller.vhd(190)" {  } { { "controller.vhd" "" { Text "D:/Documenti/GitHub/EFES_project/tests/final/controller.vhd" 190 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713550806475 "|EFES_PROJECT_ROVER|controller:CONTROLLER_INSTANCE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "current_distance\[23\] controller.vhd(190) " "Inferred latch for \"current_distance\[23\]\" at controller.vhd(190)" {  } { { "controller.vhd" "" { Text "D:/Documenti/GitHub/EFES_project/tests/final/controller.vhd" 190 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713550806475 "|EFES_PROJECT_ROVER|controller:CONTROLLER_INSTANCE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "current_distance\[24\] controller.vhd(190) " "Inferred latch for \"current_distance\[24\]\" at controller.vhd(190)" {  } { { "controller.vhd" "" { Text "D:/Documenti/GitHub/EFES_project/tests/final/controller.vhd" 190 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713550806475 "|EFES_PROJECT_ROVER|controller:CONTROLLER_INSTANCE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "current_distance\[25\] controller.vhd(190) " "Inferred latch for \"current_distance\[25\]\" at controller.vhd(190)" {  } { { "controller.vhd" "" { Text "D:/Documenti/GitHub/EFES_project/tests/final/controller.vhd" 190 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713550806475 "|EFES_PROJECT_ROVER|controller:CONTROLLER_INSTANCE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "current_distance\[26\] controller.vhd(190) " "Inferred latch for \"current_distance\[26\]\" at controller.vhd(190)" {  } { { "controller.vhd" "" { Text "D:/Documenti/GitHub/EFES_project/tests/final/controller.vhd" 190 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713550806475 "|EFES_PROJECT_ROVER|controller:CONTROLLER_INSTANCE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "current_distance\[27\] controller.vhd(190) " "Inferred latch for \"current_distance\[27\]\" at controller.vhd(190)" {  } { { "controller.vhd" "" { Text "D:/Documenti/GitHub/EFES_project/tests/final/controller.vhd" 190 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713550806475 "|EFES_PROJECT_ROVER|controller:CONTROLLER_INSTANCE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "current_distance\[28\] controller.vhd(190) " "Inferred latch for \"current_distance\[28\]\" at controller.vhd(190)" {  } { { "controller.vhd" "" { Text "D:/Documenti/GitHub/EFES_project/tests/final/controller.vhd" 190 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713550806475 "|EFES_PROJECT_ROVER|controller:CONTROLLER_INSTANCE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "current_distance\[29\] controller.vhd(190) " "Inferred latch for \"current_distance\[29\]\" at controller.vhd(190)" {  } { { "controller.vhd" "" { Text "D:/Documenti/GitHub/EFES_project/tests/final/controller.vhd" 190 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713550806475 "|EFES_PROJECT_ROVER|controller:CONTROLLER_INSTANCE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "current_distance\[30\] controller.vhd(190) " "Inferred latch for \"current_distance\[30\]\" at controller.vhd(190)" {  } { { "controller.vhd" "" { Text "D:/Documenti/GitHub/EFES_project/tests/final/controller.vhd" 190 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713550806475 "|EFES_PROJECT_ROVER|controller:CONTROLLER_INSTANCE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "random_direction controller.vhd(82) " "Inferred latch for \"random_direction\" at controller.vhd(82)" {  } { { "controller.vhd" "" { Text "D:/Documenti/GitHub/EFES_project/tests/final/controller.vhd" 82 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713550806475 "|EFES_PROJECT_ROVER|controller:CONTROLLER_INSTANCE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "speed_dc_int\[0\] controller.vhd(82) " "Inferred latch for \"speed_dc_int\[0\]\" at controller.vhd(82)" {  } { { "controller.vhd" "" { Text "D:/Documenti/GitHub/EFES_project/tests/final/controller.vhd" 82 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713550806475 "|EFES_PROJECT_ROVER|controller:CONTROLLER_INSTANCE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "speed_dc_int\[1\] controller.vhd(82) " "Inferred latch for \"speed_dc_int\[1\]\" at controller.vhd(82)" {  } { { "controller.vhd" "" { Text "D:/Documenti/GitHub/EFES_project/tests/final/controller.vhd" 82 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713550806475 "|EFES_PROJECT_ROVER|controller:CONTROLLER_INSTANCE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "speed_dc_int\[2\] controller.vhd(82) " "Inferred latch for \"speed_dc_int\[2\]\" at controller.vhd(82)" {  } { { "controller.vhd" "" { Text "D:/Documenti/GitHub/EFES_project/tests/final/controller.vhd" 82 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713550806475 "|EFES_PROJECT_ROVER|controller:CONTROLLER_INSTANCE"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "datapath datapath:DATAPATH_INSTANCE " "Elaborating entity \"datapath\" for hierarchy \"datapath:DATAPATH_INSTANCE\"" {  } { { "EFES_PROJECT_ROVER.vhd" "DATAPATH_INSTANCE" { Text "D:/Documenti/GitHub/EFES_project/tests/final/EFES_PROJECT_ROVER.vhd" 257 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1713550806485 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PROX_SENSOR_ELEM datapath:DATAPATH_INSTANCE\|PROX_SENSOR_ELEM:proximity_sensor " "Elaborating entity \"PROX_SENSOR_ELEM\" for hierarchy \"datapath:DATAPATH_INSTANCE\|PROX_SENSOR_ELEM:proximity_sensor\"" {  } { { "datapath.vhd" "proximity_sensor" { Text "D:/Documenti/GitHub/EFES_project/tests/final/datapath.vhd" 125 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1713550806494 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "prox_sensor datapath:DATAPATH_INSTANCE\|PROX_SENSOR_ELEM:proximity_sensor\|prox_sensor:sensor " "Elaborating entity \"prox_sensor\" for hierarchy \"datapath:DATAPATH_INSTANCE\|PROX_SENSOR_ELEM:proximity_sensor\|prox_sensor:sensor\"" {  } { { "prox_sensor/PROX_SENSOR_ELEM.vhd" "sensor" { Text "D:/Documenti/GitHub/EFES_project/tests/final/prox_sensor/PROX_SENSOR_ELEM.vhd" 89 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1713550806500 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "dist_value prox_sensor.vhd(148) " "VHDL Process Statement warning at prox_sensor.vhd(148): signal \"dist_value\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "prox_sensor/prox_sensor.vhd" "" { Text "D:/Documenti/GitHub/EFES_project/tests/final/prox_sensor/prox_sensor.vhd" 148 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1713550806534 "|EFES_PROJECT_ROVER|datapath:DATAPATH_INSTANCE|PROX_SENSOR_ELEM:proximity_sensor|prox_sensor:sensor"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "distance prox_sensor.vhd(48) " "VHDL Process Statement warning at prox_sensor.vhd(48): inferring latch(es) for signal or variable \"distance\", which holds its previous value in one or more paths through the process" {  } { { "prox_sensor/prox_sensor.vhd" "" { Text "D:/Documenti/GitHub/EFES_project/tests/final/prox_sensor/prox_sensor.vhd" 48 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1713550806534 "|EFES_PROJECT_ROVER|datapath:DATAPATH_INSTANCE|PROX_SENSOR_ELEM:proximity_sensor|prox_sensor:sensor"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "init_start prox_sensor.vhd(48) " "VHDL Process Statement warning at prox_sensor.vhd(48): inferring latch(es) for signal or variable \"init_start\", which holds its previous value in one or more paths through the process" {  } { { "prox_sensor/prox_sensor.vhd" "" { Text "D:/Documenti/GitHub/EFES_project/tests/final/prox_sensor/prox_sensor.vhd" 48 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1713550806534 "|EFES_PROJECT_ROVER|datapath:DATAPATH_INSTANCE|PROX_SENSOR_ELEM:proximity_sensor|prox_sensor:sensor"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "start_en prox_sensor.vhd(48) " "VHDL Process Statement warning at prox_sensor.vhd(48): inferring latch(es) for signal or variable \"start_en\", which holds its previous value in one or more paths through the process" {  } { { "prox_sensor/prox_sensor.vhd" "" { Text "D:/Documenti/GitHub/EFES_project/tests/final/prox_sensor/prox_sensor.vhd" 48 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1713550806534 "|EFES_PROJECT_ROVER|datapath:DATAPATH_INSTANCE|PROX_SENSOR_ELEM:proximity_sensor|prox_sensor:sensor"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "init_measure prox_sensor.vhd(48) " "VHDL Process Statement warning at prox_sensor.vhd(48): inferring latch(es) for signal or variable \"init_measure\", which holds its previous value in one or more paths through the process" {  } { { "prox_sensor/prox_sensor.vhd" "" { Text "D:/Documenti/GitHub/EFES_project/tests/final/prox_sensor/prox_sensor.vhd" 48 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1713550806534 "|EFES_PROJECT_ROVER|datapath:DATAPATH_INSTANCE|PROX_SENSOR_ELEM:proximity_sensor|prox_sensor:sensor"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "measure_en prox_sensor.vhd(48) " "VHDL Process Statement warning at prox_sensor.vhd(48): inferring latch(es) for signal or variable \"measure_en\", which holds its previous value in one or more paths through the process" {  } { { "prox_sensor/prox_sensor.vhd" "" { Text "D:/Documenti/GitHub/EFES_project/tests/final/prox_sensor/prox_sensor.vhd" 48 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1713550806534 "|EFES_PROJECT_ROVER|datapath:DATAPATH_INSTANCE|PROX_SENSOR_ELEM:proximity_sensor|prox_sensor:sensor"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "trigger prox_sensor.vhd(48) " "VHDL Process Statement warning at prox_sensor.vhd(48): inferring latch(es) for signal or variable \"trigger\", which holds its previous value in one or more paths through the process" {  } { { "prox_sensor/prox_sensor.vhd" "" { Text "D:/Documenti/GitHub/EFES_project/tests/final/prox_sensor/prox_sensor.vhd" 48 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1713550806534 "|EFES_PROJECT_ROVER|datapath:DATAPATH_INSTANCE|PROX_SENSOR_ELEM:proximity_sensor|prox_sensor:sensor"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "terminated prox_sensor.vhd(48) " "VHDL Process Statement warning at prox_sensor.vhd(48): inferring latch(es) for signal or variable \"terminated\", which holds its previous value in one or more paths through the process" {  } { { "prox_sensor/prox_sensor.vhd" "" { Text "D:/Documenti/GitHub/EFES_project/tests/final/prox_sensor/prox_sensor.vhd" 48 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1713550806534 "|EFES_PROJECT_ROVER|datapath:DATAPATH_INSTANCE|PROX_SENSOR_ELEM:proximity_sensor|prox_sensor:sensor"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "dist_value prox_sensor.vhd(48) " "VHDL Process Statement warning at prox_sensor.vhd(48): inferring latch(es) for signal or variable \"dist_value\", which holds its previous value in one or more paths through the process" {  } { { "prox_sensor/prox_sensor.vhd" "" { Text "D:/Documenti/GitHub/EFES_project/tests/final/prox_sensor/prox_sensor.vhd" 48 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1713550806534 "|EFES_PROJECT_ROVER|datapath:DATAPATH_INSTANCE|PROX_SENSOR_ELEM:proximity_sensor|prox_sensor:sensor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dist_value\[11\] prox_sensor.vhd(48) " "Inferred latch for \"dist_value\[11\]\" at prox_sensor.vhd(48)" {  } { { "prox_sensor/prox_sensor.vhd" "" { Text "D:/Documenti/GitHub/EFES_project/tests/final/prox_sensor/prox_sensor.vhd" 48 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713550806534 "|EFES_PROJECT_ROVER|datapath:DATAPATH_INSTANCE|PROX_SENSOR_ELEM:proximity_sensor|prox_sensor:sensor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dist_value\[12\] prox_sensor.vhd(48) " "Inferred latch for \"dist_value\[12\]\" at prox_sensor.vhd(48)" {  } { { "prox_sensor/prox_sensor.vhd" "" { Text "D:/Documenti/GitHub/EFES_project/tests/final/prox_sensor/prox_sensor.vhd" 48 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713550806534 "|EFES_PROJECT_ROVER|datapath:DATAPATH_INSTANCE|PROX_SENSOR_ELEM:proximity_sensor|prox_sensor:sensor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dist_value\[13\] prox_sensor.vhd(48) " "Inferred latch for \"dist_value\[13\]\" at prox_sensor.vhd(48)" {  } { { "prox_sensor/prox_sensor.vhd" "" { Text "D:/Documenti/GitHub/EFES_project/tests/final/prox_sensor/prox_sensor.vhd" 48 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713550806534 "|EFES_PROJECT_ROVER|datapath:DATAPATH_INSTANCE|PROX_SENSOR_ELEM:proximity_sensor|prox_sensor:sensor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dist_value\[14\] prox_sensor.vhd(48) " "Inferred latch for \"dist_value\[14\]\" at prox_sensor.vhd(48)" {  } { { "prox_sensor/prox_sensor.vhd" "" { Text "D:/Documenti/GitHub/EFES_project/tests/final/prox_sensor/prox_sensor.vhd" 48 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713550806534 "|EFES_PROJECT_ROVER|datapath:DATAPATH_INSTANCE|PROX_SENSOR_ELEM:proximity_sensor|prox_sensor:sensor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dist_value\[15\] prox_sensor.vhd(48) " "Inferred latch for \"dist_value\[15\]\" at prox_sensor.vhd(48)" {  } { { "prox_sensor/prox_sensor.vhd" "" { Text "D:/Documenti/GitHub/EFES_project/tests/final/prox_sensor/prox_sensor.vhd" 48 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713550806534 "|EFES_PROJECT_ROVER|datapath:DATAPATH_INSTANCE|PROX_SENSOR_ELEM:proximity_sensor|prox_sensor:sensor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dist_value\[16\] prox_sensor.vhd(48) " "Inferred latch for \"dist_value\[16\]\" at prox_sensor.vhd(48)" {  } { { "prox_sensor/prox_sensor.vhd" "" { Text "D:/Documenti/GitHub/EFES_project/tests/final/prox_sensor/prox_sensor.vhd" 48 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713550806534 "|EFES_PROJECT_ROVER|datapath:DATAPATH_INSTANCE|PROX_SENSOR_ELEM:proximity_sensor|prox_sensor:sensor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dist_value\[17\] prox_sensor.vhd(48) " "Inferred latch for \"dist_value\[17\]\" at prox_sensor.vhd(48)" {  } { { "prox_sensor/prox_sensor.vhd" "" { Text "D:/Documenti/GitHub/EFES_project/tests/final/prox_sensor/prox_sensor.vhd" 48 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713550806534 "|EFES_PROJECT_ROVER|datapath:DATAPATH_INSTANCE|PROX_SENSOR_ELEM:proximity_sensor|prox_sensor:sensor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dist_value\[18\] prox_sensor.vhd(48) " "Inferred latch for \"dist_value\[18\]\" at prox_sensor.vhd(48)" {  } { { "prox_sensor/prox_sensor.vhd" "" { Text "D:/Documenti/GitHub/EFES_project/tests/final/prox_sensor/prox_sensor.vhd" 48 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713550806534 "|EFES_PROJECT_ROVER|datapath:DATAPATH_INSTANCE|PROX_SENSOR_ELEM:proximity_sensor|prox_sensor:sensor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dist_value\[19\] prox_sensor.vhd(48) " "Inferred latch for \"dist_value\[19\]\" at prox_sensor.vhd(48)" {  } { { "prox_sensor/prox_sensor.vhd" "" { Text "D:/Documenti/GitHub/EFES_project/tests/final/prox_sensor/prox_sensor.vhd" 48 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713550806534 "|EFES_PROJECT_ROVER|datapath:DATAPATH_INSTANCE|PROX_SENSOR_ELEM:proximity_sensor|prox_sensor:sensor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dist_value\[20\] prox_sensor.vhd(48) " "Inferred latch for \"dist_value\[20\]\" at prox_sensor.vhd(48)" {  } { { "prox_sensor/prox_sensor.vhd" "" { Text "D:/Documenti/GitHub/EFES_project/tests/final/prox_sensor/prox_sensor.vhd" 48 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713550806534 "|EFES_PROJECT_ROVER|datapath:DATAPATH_INSTANCE|PROX_SENSOR_ELEM:proximity_sensor|prox_sensor:sensor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dist_value\[21\] prox_sensor.vhd(48) " "Inferred latch for \"dist_value\[21\]\" at prox_sensor.vhd(48)" {  } { { "prox_sensor/prox_sensor.vhd" "" { Text "D:/Documenti/GitHub/EFES_project/tests/final/prox_sensor/prox_sensor.vhd" 48 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713550806534 "|EFES_PROJECT_ROVER|datapath:DATAPATH_INSTANCE|PROX_SENSOR_ELEM:proximity_sensor|prox_sensor:sensor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dist_value\[22\] prox_sensor.vhd(48) " "Inferred latch for \"dist_value\[22\]\" at prox_sensor.vhd(48)" {  } { { "prox_sensor/prox_sensor.vhd" "" { Text "D:/Documenti/GitHub/EFES_project/tests/final/prox_sensor/prox_sensor.vhd" 48 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713550806534 "|EFES_PROJECT_ROVER|datapath:DATAPATH_INSTANCE|PROX_SENSOR_ELEM:proximity_sensor|prox_sensor:sensor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dist_value\[23\] prox_sensor.vhd(48) " "Inferred latch for \"dist_value\[23\]\" at prox_sensor.vhd(48)" {  } { { "prox_sensor/prox_sensor.vhd" "" { Text "D:/Documenti/GitHub/EFES_project/tests/final/prox_sensor/prox_sensor.vhd" 48 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713550806534 "|EFES_PROJECT_ROVER|datapath:DATAPATH_INSTANCE|PROX_SENSOR_ELEM:proximity_sensor|prox_sensor:sensor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dist_value\[24\] prox_sensor.vhd(48) " "Inferred latch for \"dist_value\[24\]\" at prox_sensor.vhd(48)" {  } { { "prox_sensor/prox_sensor.vhd" "" { Text "D:/Documenti/GitHub/EFES_project/tests/final/prox_sensor/prox_sensor.vhd" 48 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713550806534 "|EFES_PROJECT_ROVER|datapath:DATAPATH_INSTANCE|PROX_SENSOR_ELEM:proximity_sensor|prox_sensor:sensor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dist_value\[25\] prox_sensor.vhd(48) " "Inferred latch for \"dist_value\[25\]\" at prox_sensor.vhd(48)" {  } { { "prox_sensor/prox_sensor.vhd" "" { Text "D:/Documenti/GitHub/EFES_project/tests/final/prox_sensor/prox_sensor.vhd" 48 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713550806534 "|EFES_PROJECT_ROVER|datapath:DATAPATH_INSTANCE|PROX_SENSOR_ELEM:proximity_sensor|prox_sensor:sensor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dist_value\[26\] prox_sensor.vhd(48) " "Inferred latch for \"dist_value\[26\]\" at prox_sensor.vhd(48)" {  } { { "prox_sensor/prox_sensor.vhd" "" { Text "D:/Documenti/GitHub/EFES_project/tests/final/prox_sensor/prox_sensor.vhd" 48 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713550806534 "|EFES_PROJECT_ROVER|datapath:DATAPATH_INSTANCE|PROX_SENSOR_ELEM:proximity_sensor|prox_sensor:sensor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dist_value\[27\] prox_sensor.vhd(48) " "Inferred latch for \"dist_value\[27\]\" at prox_sensor.vhd(48)" {  } { { "prox_sensor/prox_sensor.vhd" "" { Text "D:/Documenti/GitHub/EFES_project/tests/final/prox_sensor/prox_sensor.vhd" 48 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713550806534 "|EFES_PROJECT_ROVER|datapath:DATAPATH_INSTANCE|PROX_SENSOR_ELEM:proximity_sensor|prox_sensor:sensor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dist_value\[28\] prox_sensor.vhd(48) " "Inferred latch for \"dist_value\[28\]\" at prox_sensor.vhd(48)" {  } { { "prox_sensor/prox_sensor.vhd" "" { Text "D:/Documenti/GitHub/EFES_project/tests/final/prox_sensor/prox_sensor.vhd" 48 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713550806534 "|EFES_PROJECT_ROVER|datapath:DATAPATH_INSTANCE|PROX_SENSOR_ELEM:proximity_sensor|prox_sensor:sensor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dist_value\[29\] prox_sensor.vhd(48) " "Inferred latch for \"dist_value\[29\]\" at prox_sensor.vhd(48)" {  } { { "prox_sensor/prox_sensor.vhd" "" { Text "D:/Documenti/GitHub/EFES_project/tests/final/prox_sensor/prox_sensor.vhd" 48 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713550806534 "|EFES_PROJECT_ROVER|datapath:DATAPATH_INSTANCE|PROX_SENSOR_ELEM:proximity_sensor|prox_sensor:sensor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dist_value\[30\] prox_sensor.vhd(48) " "Inferred latch for \"dist_value\[30\]\" at prox_sensor.vhd(48)" {  } { { "prox_sensor/prox_sensor.vhd" "" { Text "D:/Documenti/GitHub/EFES_project/tests/final/prox_sensor/prox_sensor.vhd" 48 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713550806534 "|EFES_PROJECT_ROVER|datapath:DATAPATH_INSTANCE|PROX_SENSOR_ELEM:proximity_sensor|prox_sensor:sensor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dist_value\[31\] prox_sensor.vhd(48) " "Inferred latch for \"dist_value\[31\]\" at prox_sensor.vhd(48)" {  } { { "prox_sensor/prox_sensor.vhd" "" { Text "D:/Documenti/GitHub/EFES_project/tests/final/prox_sensor/prox_sensor.vhd" 48 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713550806534 "|EFES_PROJECT_ROVER|datapath:DATAPATH_INSTANCE|PROX_SENSOR_ELEM:proximity_sensor|prox_sensor:sensor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dist_value\[32\] prox_sensor.vhd(48) " "Inferred latch for \"dist_value\[32\]\" at prox_sensor.vhd(48)" {  } { { "prox_sensor/prox_sensor.vhd" "" { Text "D:/Documenti/GitHub/EFES_project/tests/final/prox_sensor/prox_sensor.vhd" 48 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713550806534 "|EFES_PROJECT_ROVER|datapath:DATAPATH_INSTANCE|PROX_SENSOR_ELEM:proximity_sensor|prox_sensor:sensor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dist_value\[33\] prox_sensor.vhd(48) " "Inferred latch for \"dist_value\[33\]\" at prox_sensor.vhd(48)" {  } { { "prox_sensor/prox_sensor.vhd" "" { Text "D:/Documenti/GitHub/EFES_project/tests/final/prox_sensor/prox_sensor.vhd" 48 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713550806534 "|EFES_PROJECT_ROVER|datapath:DATAPATH_INSTANCE|PROX_SENSOR_ELEM:proximity_sensor|prox_sensor:sensor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dist_value\[34\] prox_sensor.vhd(48) " "Inferred latch for \"dist_value\[34\]\" at prox_sensor.vhd(48)" {  } { { "prox_sensor/prox_sensor.vhd" "" { Text "D:/Documenti/GitHub/EFES_project/tests/final/prox_sensor/prox_sensor.vhd" 48 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713550806534 "|EFES_PROJECT_ROVER|datapath:DATAPATH_INSTANCE|PROX_SENSOR_ELEM:proximity_sensor|prox_sensor:sensor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dist_value\[35\] prox_sensor.vhd(48) " "Inferred latch for \"dist_value\[35\]\" at prox_sensor.vhd(48)" {  } { { "prox_sensor/prox_sensor.vhd" "" { Text "D:/Documenti/GitHub/EFES_project/tests/final/prox_sensor/prox_sensor.vhd" 48 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713550806534 "|EFES_PROJECT_ROVER|datapath:DATAPATH_INSTANCE|PROX_SENSOR_ELEM:proximity_sensor|prox_sensor:sensor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dist_value\[36\] prox_sensor.vhd(48) " "Inferred latch for \"dist_value\[36\]\" at prox_sensor.vhd(48)" {  } { { "prox_sensor/prox_sensor.vhd" "" { Text "D:/Documenti/GitHub/EFES_project/tests/final/prox_sensor/prox_sensor.vhd" 48 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713550806534 "|EFES_PROJECT_ROVER|datapath:DATAPATH_INSTANCE|PROX_SENSOR_ELEM:proximity_sensor|prox_sensor:sensor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dist_value\[37\] prox_sensor.vhd(48) " "Inferred latch for \"dist_value\[37\]\" at prox_sensor.vhd(48)" {  } { { "prox_sensor/prox_sensor.vhd" "" { Text "D:/Documenti/GitHub/EFES_project/tests/final/prox_sensor/prox_sensor.vhd" 48 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713550806534 "|EFES_PROJECT_ROVER|datapath:DATAPATH_INSTANCE|PROX_SENSOR_ELEM:proximity_sensor|prox_sensor:sensor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dist_value\[38\] prox_sensor.vhd(48) " "Inferred latch for \"dist_value\[38\]\" at prox_sensor.vhd(48)" {  } { { "prox_sensor/prox_sensor.vhd" "" { Text "D:/Documenti/GitHub/EFES_project/tests/final/prox_sensor/prox_sensor.vhd" 48 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713550806535 "|EFES_PROJECT_ROVER|datapath:DATAPATH_INSTANCE|PROX_SENSOR_ELEM:proximity_sensor|prox_sensor:sensor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dist_value\[39\] prox_sensor.vhd(48) " "Inferred latch for \"dist_value\[39\]\" at prox_sensor.vhd(48)" {  } { { "prox_sensor/prox_sensor.vhd" "" { Text "D:/Documenti/GitHub/EFES_project/tests/final/prox_sensor/prox_sensor.vhd" 48 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713550806535 "|EFES_PROJECT_ROVER|datapath:DATAPATH_INSTANCE|PROX_SENSOR_ELEM:proximity_sensor|prox_sensor:sensor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dist_value\[40\] prox_sensor.vhd(48) " "Inferred latch for \"dist_value\[40\]\" at prox_sensor.vhd(48)" {  } { { "prox_sensor/prox_sensor.vhd" "" { Text "D:/Documenti/GitHub/EFES_project/tests/final/prox_sensor/prox_sensor.vhd" 48 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713550806535 "|EFES_PROJECT_ROVER|datapath:DATAPATH_INSTANCE|PROX_SENSOR_ELEM:proximity_sensor|prox_sensor:sensor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dist_value\[41\] prox_sensor.vhd(48) " "Inferred latch for \"dist_value\[41\]\" at prox_sensor.vhd(48)" {  } { { "prox_sensor/prox_sensor.vhd" "" { Text "D:/Documenti/GitHub/EFES_project/tests/final/prox_sensor/prox_sensor.vhd" 48 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713550806535 "|EFES_PROJECT_ROVER|datapath:DATAPATH_INSTANCE|PROX_SENSOR_ELEM:proximity_sensor|prox_sensor:sensor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "terminated prox_sensor.vhd(48) " "Inferred latch for \"terminated\" at prox_sensor.vhd(48)" {  } { { "prox_sensor/prox_sensor.vhd" "" { Text "D:/Documenti/GitHub/EFES_project/tests/final/prox_sensor/prox_sensor.vhd" 48 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713550806535 "|EFES_PROJECT_ROVER|datapath:DATAPATH_INSTANCE|PROX_SENSOR_ELEM:proximity_sensor|prox_sensor:sensor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "trigger prox_sensor.vhd(48) " "Inferred latch for \"trigger\" at prox_sensor.vhd(48)" {  } { { "prox_sensor/prox_sensor.vhd" "" { Text "D:/Documenti/GitHub/EFES_project/tests/final/prox_sensor/prox_sensor.vhd" 48 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713550806535 "|EFES_PROJECT_ROVER|datapath:DATAPATH_INSTANCE|PROX_SENSOR_ELEM:proximity_sensor|prox_sensor:sensor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "measure_en prox_sensor.vhd(48) " "Inferred latch for \"measure_en\" at prox_sensor.vhd(48)" {  } { { "prox_sensor/prox_sensor.vhd" "" { Text "D:/Documenti/GitHub/EFES_project/tests/final/prox_sensor/prox_sensor.vhd" 48 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713550806535 "|EFES_PROJECT_ROVER|datapath:DATAPATH_INSTANCE|PROX_SENSOR_ELEM:proximity_sensor|prox_sensor:sensor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "init_measure prox_sensor.vhd(48) " "Inferred latch for \"init_measure\" at prox_sensor.vhd(48)" {  } { { "prox_sensor/prox_sensor.vhd" "" { Text "D:/Documenti/GitHub/EFES_project/tests/final/prox_sensor/prox_sensor.vhd" 48 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713550806535 "|EFES_PROJECT_ROVER|datapath:DATAPATH_INSTANCE|PROX_SENSOR_ELEM:proximity_sensor|prox_sensor:sensor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "start_en prox_sensor.vhd(48) " "Inferred latch for \"start_en\" at prox_sensor.vhd(48)" {  } { { "prox_sensor/prox_sensor.vhd" "" { Text "D:/Documenti/GitHub/EFES_project/tests/final/prox_sensor/prox_sensor.vhd" 48 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713550806535 "|EFES_PROJECT_ROVER|datapath:DATAPATH_INSTANCE|PROX_SENSOR_ELEM:proximity_sensor|prox_sensor:sensor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "init_start prox_sensor.vhd(48) " "Inferred latch for \"init_start\" at prox_sensor.vhd(48)" {  } { { "prox_sensor/prox_sensor.vhd" "" { Text "D:/Documenti/GitHub/EFES_project/tests/final/prox_sensor/prox_sensor.vhd" 48 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713550806535 "|EFES_PROJECT_ROVER|datapath:DATAPATH_INSTANCE|PROX_SENSOR_ELEM:proximity_sensor|prox_sensor:sensor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "distance\[0\] prox_sensor.vhd(48) " "Inferred latch for \"distance\[0\]\" at prox_sensor.vhd(48)" {  } { { "prox_sensor/prox_sensor.vhd" "" { Text "D:/Documenti/GitHub/EFES_project/tests/final/prox_sensor/prox_sensor.vhd" 48 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713550806535 "|EFES_PROJECT_ROVER|datapath:DATAPATH_INSTANCE|PROX_SENSOR_ELEM:proximity_sensor|prox_sensor:sensor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "distance\[1\] prox_sensor.vhd(48) " "Inferred latch for \"distance\[1\]\" at prox_sensor.vhd(48)" {  } { { "prox_sensor/prox_sensor.vhd" "" { Text "D:/Documenti/GitHub/EFES_project/tests/final/prox_sensor/prox_sensor.vhd" 48 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713550806535 "|EFES_PROJECT_ROVER|datapath:DATAPATH_INSTANCE|PROX_SENSOR_ELEM:proximity_sensor|prox_sensor:sensor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "distance\[2\] prox_sensor.vhd(48) " "Inferred latch for \"distance\[2\]\" at prox_sensor.vhd(48)" {  } { { "prox_sensor/prox_sensor.vhd" "" { Text "D:/Documenti/GitHub/EFES_project/tests/final/prox_sensor/prox_sensor.vhd" 48 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713550806535 "|EFES_PROJECT_ROVER|datapath:DATAPATH_INSTANCE|PROX_SENSOR_ELEM:proximity_sensor|prox_sensor:sensor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "distance\[3\] prox_sensor.vhd(48) " "Inferred latch for \"distance\[3\]\" at prox_sensor.vhd(48)" {  } { { "prox_sensor/prox_sensor.vhd" "" { Text "D:/Documenti/GitHub/EFES_project/tests/final/prox_sensor/prox_sensor.vhd" 48 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713550806535 "|EFES_PROJECT_ROVER|datapath:DATAPATH_INSTANCE|PROX_SENSOR_ELEM:proximity_sensor|prox_sensor:sensor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "distance\[4\] prox_sensor.vhd(48) " "Inferred latch for \"distance\[4\]\" at prox_sensor.vhd(48)" {  } { { "prox_sensor/prox_sensor.vhd" "" { Text "D:/Documenti/GitHub/EFES_project/tests/final/prox_sensor/prox_sensor.vhd" 48 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713550806535 "|EFES_PROJECT_ROVER|datapath:DATAPATH_INSTANCE|PROX_SENSOR_ELEM:proximity_sensor|prox_sensor:sensor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "distance\[5\] prox_sensor.vhd(48) " "Inferred latch for \"distance\[5\]\" at prox_sensor.vhd(48)" {  } { { "prox_sensor/prox_sensor.vhd" "" { Text "D:/Documenti/GitHub/EFES_project/tests/final/prox_sensor/prox_sensor.vhd" 48 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713550806535 "|EFES_PROJECT_ROVER|datapath:DATAPATH_INSTANCE|PROX_SENSOR_ELEM:proximity_sensor|prox_sensor:sensor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "distance\[6\] prox_sensor.vhd(48) " "Inferred latch for \"distance\[6\]\" at prox_sensor.vhd(48)" {  } { { "prox_sensor/prox_sensor.vhd" "" { Text "D:/Documenti/GitHub/EFES_project/tests/final/prox_sensor/prox_sensor.vhd" 48 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713550806535 "|EFES_PROJECT_ROVER|datapath:DATAPATH_INSTANCE|PROX_SENSOR_ELEM:proximity_sensor|prox_sensor:sensor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "distance\[7\] prox_sensor.vhd(48) " "Inferred latch for \"distance\[7\]\" at prox_sensor.vhd(48)" {  } { { "prox_sensor/prox_sensor.vhd" "" { Text "D:/Documenti/GitHub/EFES_project/tests/final/prox_sensor/prox_sensor.vhd" 48 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713550806535 "|EFES_PROJECT_ROVER|datapath:DATAPATH_INSTANCE|PROX_SENSOR_ELEM:proximity_sensor|prox_sensor:sensor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "distance\[8\] prox_sensor.vhd(48) " "Inferred latch for \"distance\[8\]\" at prox_sensor.vhd(48)" {  } { { "prox_sensor/prox_sensor.vhd" "" { Text "D:/Documenti/GitHub/EFES_project/tests/final/prox_sensor/prox_sensor.vhd" 48 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713550806535 "|EFES_PROJECT_ROVER|datapath:DATAPATH_INSTANCE|PROX_SENSOR_ELEM:proximity_sensor|prox_sensor:sensor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "distance\[9\] prox_sensor.vhd(48) " "Inferred latch for \"distance\[9\]\" at prox_sensor.vhd(48)" {  } { { "prox_sensor/prox_sensor.vhd" "" { Text "D:/Documenti/GitHub/EFES_project/tests/final/prox_sensor/prox_sensor.vhd" 48 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713550806535 "|EFES_PROJECT_ROVER|datapath:DATAPATH_INSTANCE|PROX_SENSOR_ELEM:proximity_sensor|prox_sensor:sensor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "distance\[10\] prox_sensor.vhd(48) " "Inferred latch for \"distance\[10\]\" at prox_sensor.vhd(48)" {  } { { "prox_sensor/prox_sensor.vhd" "" { Text "D:/Documenti/GitHub/EFES_project/tests/final/prox_sensor/prox_sensor.vhd" 48 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713550806535 "|EFES_PROJECT_ROVER|datapath:DATAPATH_INSTANCE|PROX_SENSOR_ELEM:proximity_sensor|prox_sensor:sensor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "distance\[11\] prox_sensor.vhd(48) " "Inferred latch for \"distance\[11\]\" at prox_sensor.vhd(48)" {  } { { "prox_sensor/prox_sensor.vhd" "" { Text "D:/Documenti/GitHub/EFES_project/tests/final/prox_sensor/prox_sensor.vhd" 48 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713550806535 "|EFES_PROJECT_ROVER|datapath:DATAPATH_INSTANCE|PROX_SENSOR_ELEM:proximity_sensor|prox_sensor:sensor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "distance\[12\] prox_sensor.vhd(48) " "Inferred latch for \"distance\[12\]\" at prox_sensor.vhd(48)" {  } { { "prox_sensor/prox_sensor.vhd" "" { Text "D:/Documenti/GitHub/EFES_project/tests/final/prox_sensor/prox_sensor.vhd" 48 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713550806535 "|EFES_PROJECT_ROVER|datapath:DATAPATH_INSTANCE|PROX_SENSOR_ELEM:proximity_sensor|prox_sensor:sensor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "distance\[13\] prox_sensor.vhd(48) " "Inferred latch for \"distance\[13\]\" at prox_sensor.vhd(48)" {  } { { "prox_sensor/prox_sensor.vhd" "" { Text "D:/Documenti/GitHub/EFES_project/tests/final/prox_sensor/prox_sensor.vhd" 48 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713550806535 "|EFES_PROJECT_ROVER|datapath:DATAPATH_INSTANCE|PROX_SENSOR_ELEM:proximity_sensor|prox_sensor:sensor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "distance\[14\] prox_sensor.vhd(48) " "Inferred latch for \"distance\[14\]\" at prox_sensor.vhd(48)" {  } { { "prox_sensor/prox_sensor.vhd" "" { Text "D:/Documenti/GitHub/EFES_project/tests/final/prox_sensor/prox_sensor.vhd" 48 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713550806535 "|EFES_PROJECT_ROVER|datapath:DATAPATH_INSTANCE|PROX_SENSOR_ELEM:proximity_sensor|prox_sensor:sensor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "distance\[15\] prox_sensor.vhd(48) " "Inferred latch for \"distance\[15\]\" at prox_sensor.vhd(48)" {  } { { "prox_sensor/prox_sensor.vhd" "" { Text "D:/Documenti/GitHub/EFES_project/tests/final/prox_sensor/prox_sensor.vhd" 48 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713550806535 "|EFES_PROJECT_ROVER|datapath:DATAPATH_INSTANCE|PROX_SENSOR_ELEM:proximity_sensor|prox_sensor:sensor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "distance\[16\] prox_sensor.vhd(48) " "Inferred latch for \"distance\[16\]\" at prox_sensor.vhd(48)" {  } { { "prox_sensor/prox_sensor.vhd" "" { Text "D:/Documenti/GitHub/EFES_project/tests/final/prox_sensor/prox_sensor.vhd" 48 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713550806535 "|EFES_PROJECT_ROVER|datapath:DATAPATH_INSTANCE|PROX_SENSOR_ELEM:proximity_sensor|prox_sensor:sensor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "distance\[17\] prox_sensor.vhd(48) " "Inferred latch for \"distance\[17\]\" at prox_sensor.vhd(48)" {  } { { "prox_sensor/prox_sensor.vhd" "" { Text "D:/Documenti/GitHub/EFES_project/tests/final/prox_sensor/prox_sensor.vhd" 48 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713550806535 "|EFES_PROJECT_ROVER|datapath:DATAPATH_INSTANCE|PROX_SENSOR_ELEM:proximity_sensor|prox_sensor:sensor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "distance\[18\] prox_sensor.vhd(48) " "Inferred latch for \"distance\[18\]\" at prox_sensor.vhd(48)" {  } { { "prox_sensor/prox_sensor.vhd" "" { Text "D:/Documenti/GitHub/EFES_project/tests/final/prox_sensor/prox_sensor.vhd" 48 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713550806535 "|EFES_PROJECT_ROVER|datapath:DATAPATH_INSTANCE|PROX_SENSOR_ELEM:proximity_sensor|prox_sensor:sensor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "distance\[19\] prox_sensor.vhd(48) " "Inferred latch for \"distance\[19\]\" at prox_sensor.vhd(48)" {  } { { "prox_sensor/prox_sensor.vhd" "" { Text "D:/Documenti/GitHub/EFES_project/tests/final/prox_sensor/prox_sensor.vhd" 48 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713550806535 "|EFES_PROJECT_ROVER|datapath:DATAPATH_INSTANCE|PROX_SENSOR_ELEM:proximity_sensor|prox_sensor:sensor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "distance\[20\] prox_sensor.vhd(48) " "Inferred latch for \"distance\[20\]\" at prox_sensor.vhd(48)" {  } { { "prox_sensor/prox_sensor.vhd" "" { Text "D:/Documenti/GitHub/EFES_project/tests/final/prox_sensor/prox_sensor.vhd" 48 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713550806535 "|EFES_PROJECT_ROVER|datapath:DATAPATH_INSTANCE|PROX_SENSOR_ELEM:proximity_sensor|prox_sensor:sensor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "distance\[21\] prox_sensor.vhd(48) " "Inferred latch for \"distance\[21\]\" at prox_sensor.vhd(48)" {  } { { "prox_sensor/prox_sensor.vhd" "" { Text "D:/Documenti/GitHub/EFES_project/tests/final/prox_sensor/prox_sensor.vhd" 48 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713550806535 "|EFES_PROJECT_ROVER|datapath:DATAPATH_INSTANCE|PROX_SENSOR_ELEM:proximity_sensor|prox_sensor:sensor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "distance\[22\] prox_sensor.vhd(48) " "Inferred latch for \"distance\[22\]\" at prox_sensor.vhd(48)" {  } { { "prox_sensor/prox_sensor.vhd" "" { Text "D:/Documenti/GitHub/EFES_project/tests/final/prox_sensor/prox_sensor.vhd" 48 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713550806535 "|EFES_PROJECT_ROVER|datapath:DATAPATH_INSTANCE|PROX_SENSOR_ELEM:proximity_sensor|prox_sensor:sensor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "distance\[23\] prox_sensor.vhd(48) " "Inferred latch for \"distance\[23\]\" at prox_sensor.vhd(48)" {  } { { "prox_sensor/prox_sensor.vhd" "" { Text "D:/Documenti/GitHub/EFES_project/tests/final/prox_sensor/prox_sensor.vhd" 48 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713550806535 "|EFES_PROJECT_ROVER|datapath:DATAPATH_INSTANCE|PROX_SENSOR_ELEM:proximity_sensor|prox_sensor:sensor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "distance\[24\] prox_sensor.vhd(48) " "Inferred latch for \"distance\[24\]\" at prox_sensor.vhd(48)" {  } { { "prox_sensor/prox_sensor.vhd" "" { Text "D:/Documenti/GitHub/EFES_project/tests/final/prox_sensor/prox_sensor.vhd" 48 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713550806535 "|EFES_PROJECT_ROVER|datapath:DATAPATH_INSTANCE|PROX_SENSOR_ELEM:proximity_sensor|prox_sensor:sensor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "distance\[25\] prox_sensor.vhd(48) " "Inferred latch for \"distance\[25\]\" at prox_sensor.vhd(48)" {  } { { "prox_sensor/prox_sensor.vhd" "" { Text "D:/Documenti/GitHub/EFES_project/tests/final/prox_sensor/prox_sensor.vhd" 48 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713550806535 "|EFES_PROJECT_ROVER|datapath:DATAPATH_INSTANCE|PROX_SENSOR_ELEM:proximity_sensor|prox_sensor:sensor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "distance\[26\] prox_sensor.vhd(48) " "Inferred latch for \"distance\[26\]\" at prox_sensor.vhd(48)" {  } { { "prox_sensor/prox_sensor.vhd" "" { Text "D:/Documenti/GitHub/EFES_project/tests/final/prox_sensor/prox_sensor.vhd" 48 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713550806535 "|EFES_PROJECT_ROVER|datapath:DATAPATH_INSTANCE|PROX_SENSOR_ELEM:proximity_sensor|prox_sensor:sensor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "distance\[27\] prox_sensor.vhd(48) " "Inferred latch for \"distance\[27\]\" at prox_sensor.vhd(48)" {  } { { "prox_sensor/prox_sensor.vhd" "" { Text "D:/Documenti/GitHub/EFES_project/tests/final/prox_sensor/prox_sensor.vhd" 48 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713550806535 "|EFES_PROJECT_ROVER|datapath:DATAPATH_INSTANCE|PROX_SENSOR_ELEM:proximity_sensor|prox_sensor:sensor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "distance\[28\] prox_sensor.vhd(48) " "Inferred latch for \"distance\[28\]\" at prox_sensor.vhd(48)" {  } { { "prox_sensor/prox_sensor.vhd" "" { Text "D:/Documenti/GitHub/EFES_project/tests/final/prox_sensor/prox_sensor.vhd" 48 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713550806535 "|EFES_PROJECT_ROVER|datapath:DATAPATH_INSTANCE|PROX_SENSOR_ELEM:proximity_sensor|prox_sensor:sensor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "distance\[29\] prox_sensor.vhd(48) " "Inferred latch for \"distance\[29\]\" at prox_sensor.vhd(48)" {  } { { "prox_sensor/prox_sensor.vhd" "" { Text "D:/Documenti/GitHub/EFES_project/tests/final/prox_sensor/prox_sensor.vhd" 48 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713550806535 "|EFES_PROJECT_ROVER|datapath:DATAPATH_INSTANCE|PROX_SENSOR_ELEM:proximity_sensor|prox_sensor:sensor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "distance\[30\] prox_sensor.vhd(48) " "Inferred latch for \"distance\[30\]\" at prox_sensor.vhd(48)" {  } { { "prox_sensor/prox_sensor.vhd" "" { Text "D:/Documenti/GitHub/EFES_project/tests/final/prox_sensor/prox_sensor.vhd" 48 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713550806535 "|EFES_PROJECT_ROVER|datapath:DATAPATH_INSTANCE|PROX_SENSOR_ELEM:proximity_sensor|prox_sensor:sensor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "distance\[31\] prox_sensor.vhd(48) " "Inferred latch for \"distance\[31\]\" at prox_sensor.vhd(48)" {  } { { "prox_sensor/prox_sensor.vhd" "" { Text "D:/Documenti/GitHub/EFES_project/tests/final/prox_sensor/prox_sensor.vhd" 48 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713550806535 "|EFES_PROJECT_ROVER|datapath:DATAPATH_INSTANCE|PROX_SENSOR_ELEM:proximity_sensor|prox_sensor:sensor"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "measure_counter datapath:DATAPATH_INSTANCE\|PROX_SENSOR_ELEM:proximity_sensor\|measure_counter:measure " "Elaborating entity \"measure_counter\" for hierarchy \"datapath:DATAPATH_INSTANCE\|PROX_SENSOR_ELEM:proximity_sensor\|measure_counter:measure\"" {  } { { "prox_sensor/PROX_SENSOR_ELEM.vhd" "measure" { Text "D:/Documenti/GitHub/EFES_project/tests/final/prox_sensor/PROX_SENSOR_ELEM.vhd" 105 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1713550806536 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "enable measure_counter.vhd(26) " "VHDL Process Statement warning at measure_counter.vhd(26): signal \"enable\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "prox_sensor/measure_counter.vhd" "" { Text "D:/Documenti/GitHub/EFES_project/tests/final/prox_sensor/measure_counter.vhd" 26 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1713550806553 "|EFES_PROJECT_ROVER|datapath:DATAPATH_INSTANCE|PROX_SENSOR_ELEM:proximity_sensor|measure_counter:measure"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "start_counter datapath:DATAPATH_INSTANCE\|PROX_SENSOR_ELEM:proximity_sensor\|start_counter:start_count " "Elaborating entity \"start_counter\" for hierarchy \"datapath:DATAPATH_INSTANCE\|PROX_SENSOR_ELEM:proximity_sensor\|start_counter:start_count\"" {  } { { "prox_sensor/PROX_SENSOR_ELEM.vhd" "start_count" { Text "D:/Documenti/GitHub/EFES_project/tests/final/prox_sensor/PROX_SENSOR_ELEM.vhd" 112 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1713550806554 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "enable start_counter.vhd(27) " "VHDL Process Statement warning at start_counter.vhd(27): signal \"enable\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "prox_sensor/start_counter.vhd" "" { Text "D:/Documenti/GitHub/EFES_project/tests/final/prox_sensor/start_counter.vhd" 27 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1713550806555 "|EFES_PROJECT_ROVER|datapath:DATAPATH_INSTANCE|PROX_SENSOR_ELEM:proximity_sensor|start_counter:start_count"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "register_Nbit datapath:DATAPATH_INSTANCE\|PROX_SENSOR_ELEM:proximity_sensor\|register_Nbit:out_reg " "Elaborating entity \"register_Nbit\" for hierarchy \"datapath:DATAPATH_INSTANCE\|PROX_SENSOR_ELEM:proximity_sensor\|register_Nbit:out_reg\"" {  } { { "prox_sensor/PROX_SENSOR_ELEM.vhd" "out_reg" { Text "D:/Documenti/GitHub/EFES_project/tests/final/prox_sensor/PROX_SENSOR_ELEM.vhd" 119 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1713550806556 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "enable register_Nbit.vhd(28) " "VHDL Process Statement warning at register_Nbit.vhd(28): signal \"enable\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "register_Nbit.vhd" "" { Text "D:/Documenti/GitHub/EFES_project/tests/final/register_Nbit.vhd" 28 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1713550806557 "|EFES_PROJECT_ROVER|datapath:DATAPATH_INSTANCE|PROX_SENSOR_ELEM:proximity_sensor|register_Nbit:out_reg"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SAR_ADC_ELEM datapath:DATAPATH_INSTANCE\|SAR_ADC_ELEM:sar_adc " "Elaborating entity \"SAR_ADC_ELEM\" for hierarchy \"datapath:DATAPATH_INSTANCE\|SAR_ADC_ELEM:sar_adc\"" {  } { { "datapath.vhd" "sar_adc" { Text "D:/Documenti/GitHub/EFES_project/tests/final/datapath.vhd" 135 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1713550806558 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SAR_DP datapath:DATAPATH_INSTANCE\|SAR_ADC_ELEM:sar_adc\|SAR_DP:sar " "Elaborating entity \"SAR_DP\" for hierarchy \"datapath:DATAPATH_INSTANCE\|SAR_ADC_ELEM:sar_adc\|SAR_DP:sar\"" {  } { { "adc/SAR_ADC_ELEM.vhd" "sar" { Text "D:/Documenti/GitHub/EFES_project/tests/final/adc/SAR_ADC_ELEM.vhd" 77 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1713550806559 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mask_reg datapath:DATAPATH_INSTANCE\|SAR_ADC_ELEM:sar_adc\|SAR_DP:sar\|mask_reg:mask " "Elaborating entity \"mask_reg\" for hierarchy \"datapath:DATAPATH_INSTANCE\|SAR_ADC_ELEM:sar_adc\|SAR_DP:sar\|mask_reg:mask\"" {  } { { "adc/SAR_DP.vhd" "mask" { Text "D:/Documenti/GitHub/EFES_project/tests/final/adc/SAR_DP.vhd" 87 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1713550806560 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "shift mask_reg.vhd(30) " "VHDL Process Statement warning at mask_reg.vhd(30): signal \"shift\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "adc/mask_reg.vhd" "" { Text "D:/Documenti/GitHub/EFES_project/tests/final/adc/mask_reg.vhd" 30 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1713550806561 "|EFES_PROJECT_ROVER|datapath:DATAPATH_INSTANCE|SAR_ADC_ELEM:sar_adc|SAR_DP:sar|mask_reg:mask"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "register_Nbit datapath:DATAPATH_INSTANCE\|SAR_ADC_ELEM:sar_adc\|SAR_DP:sar\|register_Nbit:data_reg " "Elaborating entity \"register_Nbit\" for hierarchy \"datapath:DATAPATH_INSTANCE\|SAR_ADC_ELEM:sar_adc\|SAR_DP:sar\|register_Nbit:data_reg\"" {  } { { "adc/SAR_DP.vhd" "data_reg" { Text "D:/Documenti/GitHub/EFES_project/tests/final/adc/SAR_DP.vhd" 95 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1713550806562 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "enable register_Nbit.vhd(28) " "VHDL Process Statement warning at register_Nbit.vhd(28): signal \"enable\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "register_Nbit.vhd" "" { Text "D:/Documenti/GitHub/EFES_project/tests/final/register_Nbit.vhd" 28 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1713550806562 "|EFES_PROJECT_ROVER|datapath:DATAPATH_INSTANCE|SAR_ADC_ELEM:sar_adc|SAR_DP:sar|register_Nbit:data_reg"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "counter datapath:DATAPATH_INSTANCE\|SAR_ADC_ELEM:sar_adc\|SAR_DP:sar\|counter:count " "Elaborating entity \"counter\" for hierarchy \"datapath:DATAPATH_INSTANCE\|SAR_ADC_ELEM:sar_adc\|SAR_DP:sar\|counter:count\"" {  } { { "adc/SAR_DP.vhd" "count" { Text "D:/Documenti/GitHub/EFES_project/tests/final/adc/SAR_DP.vhd" 104 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1713550806563 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "enable counter.vhd(30) " "VHDL Process Statement warning at counter.vhd(30): signal \"enable\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "adc/counter.vhd" "" { Text "D:/Documenti/GitHub/EFES_project/tests/final/adc/counter.vhd" 30 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1713550806570 "|EFES_PROJECT_ROVER|datapath:DATAPATH_INSTANCE|SAR_ADC_ELEM:sar_adc|SAR_DP:sar|counter:count"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "final_reg datapath:DATAPATH_INSTANCE\|SAR_ADC_ELEM:sar_adc\|SAR_DP:sar\|final_reg:final_val " "Elaborating entity \"final_reg\" for hierarchy \"datapath:DATAPATH_INSTANCE\|SAR_ADC_ELEM:sar_adc\|SAR_DP:sar\|final_reg:final_val\"" {  } { { "adc/SAR_DP.vhd" "final_val" { Text "D:/Documenti/GitHub/EFES_project/tests/final/adc/SAR_DP.vhd" 120 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1713550806571 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "enable final_reg.vhd(28) " "VHDL Process Statement warning at final_reg.vhd(28): signal \"enable\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "adc/final_reg.vhd" "" { Text "D:/Documenti/GitHub/EFES_project/tests/final/adc/final_reg.vhd" 28 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1713550806580 "|EFES_PROJECT_ROVER|datapath:DATAPATH_INSTANCE|SAR_ADC_ELEM:sar_adc|SAR_DP:sar|final_reg:final_val"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "inp final_reg.vhd(29) " "VHDL Process Statement warning at final_reg.vhd(29): signal \"inp\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "adc/final_reg.vhd" "" { Text "D:/Documenti/GitHub/EFES_project/tests/final/adc/final_reg.vhd" 29 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1713550806580 "|EFES_PROJECT_ROVER|datapath:DATAPATH_INSTANCE|SAR_ADC_ELEM:sar_adc|SAR_DP:sar|final_reg:final_val"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "outp final_reg.vhd(24) " "VHDL Process Statement warning at final_reg.vhd(24): inferring latch(es) for signal or variable \"outp\", which holds its previous value in one or more paths through the process" {  } { { "adc/final_reg.vhd" "" { Text "D:/Documenti/GitHub/EFES_project/tests/final/adc/final_reg.vhd" 24 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1713550806580 "|EFES_PROJECT_ROVER|datapath:DATAPATH_INSTANCE|SAR_ADC_ELEM:sar_adc|SAR_DP:sar|final_reg:final_val"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "outp\[0\] final_reg.vhd(24) " "Inferred latch for \"outp\[0\]\" at final_reg.vhd(24)" {  } { { "adc/final_reg.vhd" "" { Text "D:/Documenti/GitHub/EFES_project/tests/final/adc/final_reg.vhd" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713550806580 "|EFES_PROJECT_ROVER|datapath:DATAPATH_INSTANCE|SAR_ADC_ELEM:sar_adc|SAR_DP:sar|final_reg:final_val"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "outp\[1\] final_reg.vhd(24) " "Inferred latch for \"outp\[1\]\" at final_reg.vhd(24)" {  } { { "adc/final_reg.vhd" "" { Text "D:/Documenti/GitHub/EFES_project/tests/final/adc/final_reg.vhd" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713550806580 "|EFES_PROJECT_ROVER|datapath:DATAPATH_INSTANCE|SAR_ADC_ELEM:sar_adc|SAR_DP:sar|final_reg:final_val"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "outp\[2\] final_reg.vhd(24) " "Inferred latch for \"outp\[2\]\" at final_reg.vhd(24)" {  } { { "adc/final_reg.vhd" "" { Text "D:/Documenti/GitHub/EFES_project/tests/final/adc/final_reg.vhd" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713550806580 "|EFES_PROJECT_ROVER|datapath:DATAPATH_INSTANCE|SAR_ADC_ELEM:sar_adc|SAR_DP:sar|final_reg:final_val"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "outp\[3\] final_reg.vhd(24) " "Inferred latch for \"outp\[3\]\" at final_reg.vhd(24)" {  } { { "adc/final_reg.vhd" "" { Text "D:/Documenti/GitHub/EFES_project/tests/final/adc/final_reg.vhd" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713550806580 "|EFES_PROJECT_ROVER|datapath:DATAPATH_INSTANCE|SAR_ADC_ELEM:sar_adc|SAR_DP:sar|final_reg:final_val"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "outp\[4\] final_reg.vhd(24) " "Inferred latch for \"outp\[4\]\" at final_reg.vhd(24)" {  } { { "adc/final_reg.vhd" "" { Text "D:/Documenti/GitHub/EFES_project/tests/final/adc/final_reg.vhd" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713550806580 "|EFES_PROJECT_ROVER|datapath:DATAPATH_INSTANCE|SAR_ADC_ELEM:sar_adc|SAR_DP:sar|final_reg:final_val"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "outp\[5\] final_reg.vhd(24) " "Inferred latch for \"outp\[5\]\" at final_reg.vhd(24)" {  } { { "adc/final_reg.vhd" "" { Text "D:/Documenti/GitHub/EFES_project/tests/final/adc/final_reg.vhd" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713550806580 "|EFES_PROJECT_ROVER|datapath:DATAPATH_INSTANCE|SAR_ADC_ELEM:sar_adc|SAR_DP:sar|final_reg:final_val"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "outp\[6\] final_reg.vhd(24) " "Inferred latch for \"outp\[6\]\" at final_reg.vhd(24)" {  } { { "adc/final_reg.vhd" "" { Text "D:/Documenti/GitHub/EFES_project/tests/final/adc/final_reg.vhd" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713550806580 "|EFES_PROJECT_ROVER|datapath:DATAPATH_INSTANCE|SAR_ADC_ELEM:sar_adc|SAR_DP:sar|final_reg:final_val"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "outp\[7\] final_reg.vhd(24) " "Inferred latch for \"outp\[7\]\" at final_reg.vhd(24)" {  } { { "adc/final_reg.vhd" "" { Text "D:/Documenti/GitHub/EFES_project/tests/final/adc/final_reg.vhd" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713550806580 "|EFES_PROJECT_ROVER|datapath:DATAPATH_INSTANCE|SAR_ADC_ELEM:sar_adc|SAR_DP:sar|final_reg:final_val"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SAR_CU datapath:DATAPATH_INSTANCE\|SAR_ADC_ELEM:sar_adc\|SAR_CU:control_unit " "Elaborating entity \"SAR_CU\" for hierarchy \"datapath:DATAPATH_INSTANCE\|SAR_ADC_ELEM:sar_adc\|SAR_CU:control_unit\"" {  } { { "adc/SAR_ADC_ELEM.vhd" "control_unit" { Text "D:/Documenti/GitHub/EFES_project/tests/final/adc/SAR_ADC_ELEM.vhd" 92 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1713550806582 ""}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "done SAR_CU.vhd(42) " "VHDL Process Statement warning at SAR_CU.vhd(42): inferring latch(es) for signal or variable \"done\", which holds its previous value in one or more paths through the process" {  } { { "adc/SAR_CU.vhd" "" { Text "D:/Documenti/GitHub/EFES_project/tests/final/adc/SAR_CU.vhd" 42 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1713550806591 "|EFES_PROJECT_ROVER|datapath:DATAPATH_INSTANCE|SAR_ADC_ELEM:sar_adc|SAR_CU:control_unit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "done SAR_CU.vhd(42) " "Inferred latch for \"done\" at SAR_CU.vhd(42)" {  } { { "adc/SAR_CU.vhd" "" { Text "D:/Documenti/GitHub/EFES_project/tests/final/adc/SAR_CU.vhd" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713550806591 "|EFES_PROJECT_ROVER|datapath:DATAPATH_INSTANCE|SAR_ADC_ELEM:sar_adc|SAR_CU:control_unit"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PWM_ELEM datapath:DATAPATH_INSTANCE\|PWM_ELEM:pwm " "Elaborating entity \"PWM_ELEM\" for hierarchy \"datapath:DATAPATH_INSTANCE\|PWM_ELEM:pwm\"" {  } { { "datapath.vhd" "pwm" { Text "D:/Documenti/GitHub/EFES_project/tests/final/datapath.vhd" 145 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1713550806593 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "rst PWM_ELEM.vhd(31) " "VHDL Process Statement warning at PWM_ELEM.vhd(31): signal \"rst\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "pwm/PWM_ELEM.vhd" "" { Text "D:/Documenti/GitHub/EFES_project/tests/final/pwm/PWM_ELEM.vhd" 31 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1713550806602 "|EFES_PROJECT_ROVER|datapath:DATAPATH_INSTANCE|PWM_ELEM:pwm"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "rst PWM_ELEM.vhd(45) " "VHDL Process Statement warning at PWM_ELEM.vhd(45): signal \"rst\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "pwm/PWM_ELEM.vhd" "" { Text "D:/Documenti/GitHub/EFES_project/tests/final/pwm/PWM_ELEM.vhd" 45 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1713550806602 "|EFES_PROJECT_ROVER|datapath:DATAPATH_INSTANCE|PWM_ELEM:pwm"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SPI_INTERFACE_ELEM datapath:DATAPATH_INSTANCE\|SPI_INTERFACE_ELEM:spi_interface " "Elaborating entity \"SPI_INTERFACE_ELEM\" for hierarchy \"datapath:DATAPATH_INSTANCE\|SPI_INTERFACE_ELEM:spi_interface\"" {  } { { "datapath.vhd" "spi_interface" { Text "D:/Documenti/GitHub/EFES_project/tests/final/datapath.vhd" 152 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1713550806602 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "for_out SPI_INTERFACE_ELEM.vhd(47) " "VHDL Process Statement warning at SPI_INTERFACE_ELEM.vhd(47): signal \"for_out\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "spi/SPI_INTERFACE_ELEM.vhd" "" { Text "D:/Documenti/GitHub/EFES_project/tests/final/spi/SPI_INTERFACE_ELEM.vhd" 47 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1713550806605 "|EFES_PROJECT_ROVER|datapath:DATAPATH_INSTANCE|SPI_INTERFACE_ELEM:spi_interface"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "data_out SPI_INTERFACE_ELEM.vhd(34) " "VHDL Process Statement warning at SPI_INTERFACE_ELEM.vhd(34): inferring latch(es) for signal or variable \"data_out\", which holds its previous value in one or more paths through the process" {  } { { "spi/SPI_INTERFACE_ELEM.vhd" "" { Text "D:/Documenti/GitHub/EFES_project/tests/final/spi/SPI_INTERFACE_ELEM.vhd" 34 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1713550806605 "|EFES_PROJECT_ROVER|datapath:DATAPATH_INSTANCE|SPI_INTERFACE_ELEM:spi_interface"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_out\[0\] SPI_INTERFACE_ELEM.vhd(34) " "Inferred latch for \"data_out\[0\]\" at SPI_INTERFACE_ELEM.vhd(34)" {  } { { "spi/SPI_INTERFACE_ELEM.vhd" "" { Text "D:/Documenti/GitHub/EFES_project/tests/final/spi/SPI_INTERFACE_ELEM.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713550806605 "|EFES_PROJECT_ROVER|datapath:DATAPATH_INSTANCE|SPI_INTERFACE_ELEM:spi_interface"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_out\[1\] SPI_INTERFACE_ELEM.vhd(34) " "Inferred latch for \"data_out\[1\]\" at SPI_INTERFACE_ELEM.vhd(34)" {  } { { "spi/SPI_INTERFACE_ELEM.vhd" "" { Text "D:/Documenti/GitHub/EFES_project/tests/final/spi/SPI_INTERFACE_ELEM.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713550806605 "|EFES_PROJECT_ROVER|datapath:DATAPATH_INSTANCE|SPI_INTERFACE_ELEM:spi_interface"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_out\[2\] SPI_INTERFACE_ELEM.vhd(34) " "Inferred latch for \"data_out\[2\]\" at SPI_INTERFACE_ELEM.vhd(34)" {  } { { "spi/SPI_INTERFACE_ELEM.vhd" "" { Text "D:/Documenti/GitHub/EFES_project/tests/final/spi/SPI_INTERFACE_ELEM.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713550806605 "|EFES_PROJECT_ROVER|datapath:DATAPATH_INSTANCE|SPI_INTERFACE_ELEM:spi_interface"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_out\[3\] SPI_INTERFACE_ELEM.vhd(34) " "Inferred latch for \"data_out\[3\]\" at SPI_INTERFACE_ELEM.vhd(34)" {  } { { "spi/SPI_INTERFACE_ELEM.vhd" "" { Text "D:/Documenti/GitHub/EFES_project/tests/final/spi/SPI_INTERFACE_ELEM.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713550806605 "|EFES_PROJECT_ROVER|datapath:DATAPATH_INSTANCE|SPI_INTERFACE_ELEM:spi_interface"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_out\[4\] SPI_INTERFACE_ELEM.vhd(34) " "Inferred latch for \"data_out\[4\]\" at SPI_INTERFACE_ELEM.vhd(34)" {  } { { "spi/SPI_INTERFACE_ELEM.vhd" "" { Text "D:/Documenti/GitHub/EFES_project/tests/final/spi/SPI_INTERFACE_ELEM.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713550806605 "|EFES_PROJECT_ROVER|datapath:DATAPATH_INSTANCE|SPI_INTERFACE_ELEM:spi_interface"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_out\[5\] SPI_INTERFACE_ELEM.vhd(34) " "Inferred latch for \"data_out\[5\]\" at SPI_INTERFACE_ELEM.vhd(34)" {  } { { "spi/SPI_INTERFACE_ELEM.vhd" "" { Text "D:/Documenti/GitHub/EFES_project/tests/final/spi/SPI_INTERFACE_ELEM.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713550806605 "|EFES_PROJECT_ROVER|datapath:DATAPATH_INSTANCE|SPI_INTERFACE_ELEM:spi_interface"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_out\[6\] SPI_INTERFACE_ELEM.vhd(34) " "Inferred latch for \"data_out\[6\]\" at SPI_INTERFACE_ELEM.vhd(34)" {  } { { "spi/SPI_INTERFACE_ELEM.vhd" "" { Text "D:/Documenti/GitHub/EFES_project/tests/final/spi/SPI_INTERFACE_ELEM.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713550806605 "|EFES_PROJECT_ROVER|datapath:DATAPATH_INSTANCE|SPI_INTERFACE_ELEM:spi_interface"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_out\[7\] SPI_INTERFACE_ELEM.vhd(34) " "Inferred latch for \"data_out\[7\]\" at SPI_INTERFACE_ELEM.vhd(34)" {  } { { "spi/SPI_INTERFACE_ELEM.vhd" "" { Text "D:/Documenti/GitHub/EFES_project/tests/final/spi/SPI_INTERFACE_ELEM.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713550806605 "|EFES_PROJECT_ROVER|datapath:DATAPATH_INSTANCE|SPI_INTERFACE_ELEM:spi_interface"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "counter datapath:DATAPATH_INSTANCE\|counter:dist_counter " "Elaborating entity \"counter\" for hierarchy \"datapath:DATAPATH_INSTANCE\|counter:dist_counter\"" {  } { { "datapath.vhd" "dist_counter" { Text "D:/Documenti/GitHub/EFES_project/tests/final/datapath.vhd" 164 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1713550806606 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "enable counter.vhd(30) " "VHDL Process Statement warning at counter.vhd(30): signal \"enable\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "adc/counter.vhd" "" { Text "D:/Documenti/GitHub/EFES_project/tests/final/adc/counter.vhd" 30 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1713550806607 "|EFES_PROJECT_ROVER|datapath:DATAPATH_INSTANCE|counter:dist_counter"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "counter datapath:DATAPATH_INSTANCE\|counter:light_counter " "Elaborating entity \"counter\" for hierarchy \"datapath:DATAPATH_INSTANCE\|counter:light_counter\"" {  } { { "datapath.vhd" "light_counter" { Text "D:/Documenti/GitHub/EFES_project/tests/final/datapath.vhd" 172 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1713550806607 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "enable counter.vhd(30) " "VHDL Process Statement warning at counter.vhd(30): signal \"enable\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "adc/counter.vhd" "" { Text "D:/Documenti/GitHub/EFES_project/tests/final/adc/counter.vhd" 30 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1713550806618 "|EFES_PROJECT_ROVER|datapath:DATAPATH_INSTANCE|counter:light_counter"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "counter datapath:DATAPATH_INSTANCE\|counter:motor_counter " "Elaborating entity \"counter\" for hierarchy \"datapath:DATAPATH_INSTANCE\|counter:motor_counter\"" {  } { { "datapath.vhd" "motor_counter" { Text "D:/Documenti/GitHub/EFES_project/tests/final/datapath.vhd" 180 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1713550806619 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "enable counter.vhd(30) " "VHDL Process Statement warning at counter.vhd(30): signal \"enable\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "adc/counter.vhd" "" { Text "D:/Documenti/GitHub/EFES_project/tests/final/adc/counter.vhd" 30 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1713550806620 "|EFES_PROJECT_ROVER|datapath:DATAPATH_INSTANCE|counter:motor_counter"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "clk_div clk_div:clk_divisor " "Elaborating entity \"clk_div\" for hierarchy \"clk_div:clk_divisor\"" {  } { { "EFES_PROJECT_ROVER.vhd" "clk_divisor" { Text "D:/Documenti/GitHub/EFES_project/tests/final/EFES_PROJECT_ROVER.vhd" 290 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1713550806621 ""}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "DIV clk_div.vhd(23) " "VHDL Process Statement warning at clk_div.vhd(23): inferring latch(es) for signal or variable \"DIV\", which holds its previous value in one or more paths through the process" {  } { { "clk_div.vhd" "" { Text "D:/Documenti/GitHub/EFES_project/tests/final/clk_div.vhd" 23 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1713550806632 "|EFES_PROJECT_ROVER|clk_div:clk_divisor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DIV\[0\] clk_div.vhd(23) " "Inferred latch for \"DIV\[0\]\" at clk_div.vhd(23)" {  } { { "clk_div.vhd" "" { Text "D:/Documenti/GitHub/EFES_project/tests/final/clk_div.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713550806632 "|EFES_PROJECT_ROVER|clk_div:clk_divisor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DIV\[1\] clk_div.vhd(23) " "Inferred latch for \"DIV\[1\]\" at clk_div.vhd(23)" {  } { { "clk_div.vhd" "" { Text "D:/Documenti/GitHub/EFES_project/tests/final/clk_div.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713550806632 "|EFES_PROJECT_ROVER|clk_div:clk_divisor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DIV\[2\] clk_div.vhd(23) " "Inferred latch for \"DIV\[2\]\" at clk_div.vhd(23)" {  } { { "clk_div.vhd" "" { Text "D:/Documenti/GitHub/EFES_project/tests/final/clk_div.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713550806632 "|EFES_PROJECT_ROVER|clk_div:clk_divisor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DIV\[3\] clk_div.vhd(23) " "Inferred latch for \"DIV\[3\]\" at clk_div.vhd(23)" {  } { { "clk_div.vhd" "" { Text "D:/Documenti/GitHub/EFES_project/tests/final/clk_div.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713550806632 "|EFES_PROJECT_ROVER|clk_div:clk_divisor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DIV\[4\] clk_div.vhd(23) " "Inferred latch for \"DIV\[4\]\" at clk_div.vhd(23)" {  } { { "clk_div.vhd" "" { Text "D:/Documenti/GitHub/EFES_project/tests/final/clk_div.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713550806632 "|EFES_PROJECT_ROVER|clk_div:clk_divisor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DIV\[5\] clk_div.vhd(23) " "Inferred latch for \"DIV\[5\]\" at clk_div.vhd(23)" {  } { { "clk_div.vhd" "" { Text "D:/Documenti/GitHub/EFES_project/tests/final/clk_div.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713550806632 "|EFES_PROJECT_ROVER|clk_div:clk_divisor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DIV\[6\] clk_div.vhd(23) " "Inferred latch for \"DIV\[6\]\" at clk_div.vhd(23)" {  } { { "clk_div.vhd" "" { Text "D:/Documenti/GitHub/EFES_project/tests/final/clk_div.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713550806632 "|EFES_PROJECT_ROVER|clk_div:clk_divisor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DIV\[7\] clk_div.vhd(23) " "Inferred latch for \"DIV\[7\]\" at clk_div.vhd(23)" {  } { { "clk_div.vhd" "" { Text "D:/Documenti/GitHub/EFES_project/tests/final/clk_div.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713550806632 "|EFES_PROJECT_ROVER|clk_div:clk_divisor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DIV\[8\] clk_div.vhd(23) " "Inferred latch for \"DIV\[8\]\" at clk_div.vhd(23)" {  } { { "clk_div.vhd" "" { Text "D:/Documenti/GitHub/EFES_project/tests/final/clk_div.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713550806632 "|EFES_PROJECT_ROVER|clk_div:clk_divisor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DIV\[9\] clk_div.vhd(23) " "Inferred latch for \"DIV\[9\]\" at clk_div.vhd(23)" {  } { { "clk_div.vhd" "" { Text "D:/Documenti/GitHub/EFES_project/tests/final/clk_div.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713550806632 "|EFES_PROJECT_ROVER|clk_div:clk_divisor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DIV\[10\] clk_div.vhd(23) " "Inferred latch for \"DIV\[10\]\" at clk_div.vhd(23)" {  } { { "clk_div.vhd" "" { Text "D:/Documenti/GitHub/EFES_project/tests/final/clk_div.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713550806632 "|EFES_PROJECT_ROVER|clk_div:clk_divisor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DIV\[11\] clk_div.vhd(23) " "Inferred latch for \"DIV\[11\]\" at clk_div.vhd(23)" {  } { { "clk_div.vhd" "" { Text "D:/Documenti/GitHub/EFES_project/tests/final/clk_div.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713550806632 "|EFES_PROJECT_ROVER|clk_div:clk_divisor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DIV\[12\] clk_div.vhd(23) " "Inferred latch for \"DIV\[12\]\" at clk_div.vhd(23)" {  } { { "clk_div.vhd" "" { Text "D:/Documenti/GitHub/EFES_project/tests/final/clk_div.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713550806632 "|EFES_PROJECT_ROVER|clk_div:clk_divisor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DIV\[13\] clk_div.vhd(23) " "Inferred latch for \"DIV\[13\]\" at clk_div.vhd(23)" {  } { { "clk_div.vhd" "" { Text "D:/Documenti/GitHub/EFES_project/tests/final/clk_div.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713550806632 "|EFES_PROJECT_ROVER|clk_div:clk_divisor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DIV\[14\] clk_div.vhd(23) " "Inferred latch for \"DIV\[14\]\" at clk_div.vhd(23)" {  } { { "clk_div.vhd" "" { Text "D:/Documenti/GitHub/EFES_project/tests/final/clk_div.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713550806632 "|EFES_PROJECT_ROVER|clk_div:clk_divisor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DIV\[15\] clk_div.vhd(23) " "Inferred latch for \"DIV\[15\]\" at clk_div.vhd(23)" {  } { { "clk_div.vhd" "" { Text "D:/Documenti/GitHub/EFES_project/tests/final/clk_div.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713550806632 "|EFES_PROJECT_ROVER|clk_div:clk_divisor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DIV\[16\] clk_div.vhd(23) " "Inferred latch for \"DIV\[16\]\" at clk_div.vhd(23)" {  } { { "clk_div.vhd" "" { Text "D:/Documenti/GitHub/EFES_project/tests/final/clk_div.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713550806632 "|EFES_PROJECT_ROVER|clk_div:clk_divisor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DIV\[17\] clk_div.vhd(23) " "Inferred latch for \"DIV\[17\]\" at clk_div.vhd(23)" {  } { { "clk_div.vhd" "" { Text "D:/Documenti/GitHub/EFES_project/tests/final/clk_div.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713550806632 "|EFES_PROJECT_ROVER|clk_div:clk_divisor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DIV\[18\] clk_div.vhd(23) " "Inferred latch for \"DIV\[18\]\" at clk_div.vhd(23)" {  } { { "clk_div.vhd" "" { Text "D:/Documenti/GitHub/EFES_project/tests/final/clk_div.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713550806632 "|EFES_PROJECT_ROVER|clk_div:clk_divisor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DIV\[19\] clk_div.vhd(23) " "Inferred latch for \"DIV\[19\]\" at clk_div.vhd(23)" {  } { { "clk_div.vhd" "" { Text "D:/Documenti/GitHub/EFES_project/tests/final/clk_div.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713550806632 "|EFES_PROJECT_ROVER|clk_div:clk_divisor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DIV\[20\] clk_div.vhd(23) " "Inferred latch for \"DIV\[20\]\" at clk_div.vhd(23)" {  } { { "clk_div.vhd" "" { Text "D:/Documenti/GitHub/EFES_project/tests/final/clk_div.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713550806632 "|EFES_PROJECT_ROVER|clk_div:clk_divisor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DIV\[21\] clk_div.vhd(23) " "Inferred latch for \"DIV\[21\]\" at clk_div.vhd(23)" {  } { { "clk_div.vhd" "" { Text "D:/Documenti/GitHub/EFES_project/tests/final/clk_div.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713550806632 "|EFES_PROJECT_ROVER|clk_div:clk_divisor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DIV\[22\] clk_div.vhd(23) " "Inferred latch for \"DIV\[22\]\" at clk_div.vhd(23)" {  } { { "clk_div.vhd" "" { Text "D:/Documenti/GitHub/EFES_project/tests/final/clk_div.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713550806632 "|EFES_PROJECT_ROVER|clk_div:clk_divisor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DIV\[23\] clk_div.vhd(23) " "Inferred latch for \"DIV\[23\]\" at clk_div.vhd(23)" {  } { { "clk_div.vhd" "" { Text "D:/Documenti/GitHub/EFES_project/tests/final/clk_div.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713550806632 "|EFES_PROJECT_ROVER|clk_div:clk_divisor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DIV\[24\] clk_div.vhd(23) " "Inferred latch for \"DIV\[24\]\" at clk_div.vhd(23)" {  } { { "clk_div.vhd" "" { Text "D:/Documenti/GitHub/EFES_project/tests/final/clk_div.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713550806632 "|EFES_PROJECT_ROVER|clk_div:clk_divisor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DIV\[25\] clk_div.vhd(23) " "Inferred latch for \"DIV\[25\]\" at clk_div.vhd(23)" {  } { { "clk_div.vhd" "" { Text "D:/Documenti/GitHub/EFES_project/tests/final/clk_div.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713550806632 "|EFES_PROJECT_ROVER|clk_div:clk_divisor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DIV\[26\] clk_div.vhd(23) " "Inferred latch for \"DIV\[26\]\" at clk_div.vhd(23)" {  } { { "clk_div.vhd" "" { Text "D:/Documenti/GitHub/EFES_project/tests/final/clk_div.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713550806632 "|EFES_PROJECT_ROVER|clk_div:clk_divisor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DIV\[27\] clk_div.vhd(23) " "Inferred latch for \"DIV\[27\]\" at clk_div.vhd(23)" {  } { { "clk_div.vhd" "" { Text "D:/Documenti/GitHub/EFES_project/tests/final/clk_div.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713550806632 "|EFES_PROJECT_ROVER|clk_div:clk_divisor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DIV\[28\] clk_div.vhd(23) " "Inferred latch for \"DIV\[28\]\" at clk_div.vhd(23)" {  } { { "clk_div.vhd" "" { Text "D:/Documenti/GitHub/EFES_project/tests/final/clk_div.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713550806632 "|EFES_PROJECT_ROVER|clk_div:clk_divisor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DIV\[29\] clk_div.vhd(23) " "Inferred latch for \"DIV\[29\]\" at clk_div.vhd(23)" {  } { { "clk_div.vhd" "" { Text "D:/Documenti/GitHub/EFES_project/tests/final/clk_div.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713550806632 "|EFES_PROJECT_ROVER|clk_div:clk_divisor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DIV\[30\] clk_div.vhd(23) " "Inferred latch for \"DIV\[30\]\" at clk_div.vhd(23)" {  } { { "clk_div.vhd" "" { Text "D:/Documenti/GitHub/EFES_project/tests/final/clk_div.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713550806632 "|EFES_PROJECT_ROVER|clk_div:clk_divisor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DIV\[31\] clk_div.vhd(23) " "Inferred latch for \"DIV\[31\]\" at clk_div.vhd(23)" {  } { { "clk_div.vhd" "" { Text "D:/Documenti/GitHub/EFES_project/tests/final/clk_div.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713550806632 "|EFES_PROJECT_ROVER|clk_div:clk_divisor"}
{ "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC_HDR" "" "The following nodes have both tri-state and non-tri-state drivers" { { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "GPIO_1\[0\] " "Inserted always-enabled tri-state buffer between \"GPIO_1\[0\]\" and its non-tri-state driver." {  } { { "EFES_PROJECT_ROVER.vhd" "" { Text "D:/Documenti/GitHub/EFES_project/tests/final/EFES_PROJECT_ROVER.vhd" 38 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1713550808320 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "GPIO_1\[1\] " "Inserted always-enabled tri-state buffer between \"GPIO_1\[1\]\" and its non-tri-state driver." {  } { { "EFES_PROJECT_ROVER.vhd" "" { Text "D:/Documenti/GitHub/EFES_project/tests/final/EFES_PROJECT_ROVER.vhd" 38 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1713550808320 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "GPIO_1\[2\] " "Inserted always-enabled tri-state buffer between \"GPIO_1\[2\]\" and its non-tri-state driver." {  } { { "EFES_PROJECT_ROVER.vhd" "" { Text "D:/Documenti/GitHub/EFES_project/tests/final/EFES_PROJECT_ROVER.vhd" 38 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1713550808320 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "GPIO_1\[3\] " "Inserted always-enabled tri-state buffer between \"GPIO_1\[3\]\" and its non-tri-state driver." {  } { { "EFES_PROJECT_ROVER.vhd" "" { Text "D:/Documenti/GitHub/EFES_project/tests/final/EFES_PROJECT_ROVER.vhd" 38 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1713550808320 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "GPIO_1\[4\] " "Inserted always-enabled tri-state buffer between \"GPIO_1\[4\]\" and its non-tri-state driver." {  } { { "EFES_PROJECT_ROVER.vhd" "" { Text "D:/Documenti/GitHub/EFES_project/tests/final/EFES_PROJECT_ROVER.vhd" 38 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1713550808320 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "GPIO_1\[5\] " "Inserted always-enabled tri-state buffer between \"GPIO_1\[5\]\" and its non-tri-state driver." {  } { { "EFES_PROJECT_ROVER.vhd" "" { Text "D:/Documenti/GitHub/EFES_project/tests/final/EFES_PROJECT_ROVER.vhd" 38 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1713550808320 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "GPIO_1\[15\] " "Inserted always-enabled tri-state buffer between \"GPIO_1\[15\]\" and its non-tri-state driver." {  } { { "EFES_PROJECT_ROVER.vhd" "" { Text "D:/Documenti/GitHub/EFES_project/tests/final/EFES_PROJECT_ROVER.vhd" 38 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1713550808320 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "GPIO_1\[32\] " "Inserted always-enabled tri-state buffer between \"GPIO_1\[32\]\" and its non-tri-state driver." {  } { { "EFES_PROJECT_ROVER.vhd" "" { Text "D:/Documenti/GitHub/EFES_project/tests/final/EFES_PROJECT_ROVER.vhd" 38 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1713550808320 ""}  } {  } 0 13034 "The following nodes have both tri-state and non-tri-state drivers" 0 0 "Analysis & Synthesis" 0 -1 1713550808320 ""}
{ "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI_HDR" "" "The following bidirectional pins have no drivers" { { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[0\] " "bidirectional pin \"GPIO_0\[0\]\" has no driver" {  } { { "EFES_PROJECT_ROVER.vhd" "" { Text "D:/Documenti/GitHub/EFES_project/tests/final/EFES_PROJECT_ROVER.vhd" 35 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1713550808320 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[14\] " "bidirectional pin \"GPIO_1\[14\]\" has no driver" {  } { { "EFES_PROJECT_ROVER.vhd" "" { Text "D:/Documenti/GitHub/EFES_project/tests/final/EFES_PROJECT_ROVER.vhd" 38 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1713550808320 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[33\] " "bidirectional pin \"GPIO_1\[33\]\" has no driver" {  } { { "EFES_PROJECT_ROVER.vhd" "" { Text "D:/Documenti/GitHub/EFES_project/tests/final/EFES_PROJECT_ROVER.vhd" 38 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1713550808320 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[34\] " "bidirectional pin \"GPIO_1\[34\]\" has no driver" {  } { { "EFES_PROJECT_ROVER.vhd" "" { Text "D:/Documenti/GitHub/EFES_project/tests/final/EFES_PROJECT_ROVER.vhd" 38 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1713550808320 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[35\] " "bidirectional pin \"GPIO_1\[35\]\" has no driver" {  } { { "EFES_PROJECT_ROVER.vhd" "" { Text "D:/Documenti/GitHub/EFES_project/tests/final/EFES_PROJECT_ROVER.vhd" 38 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1713550808320 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[1\] " "bidirectional pin \"GPIO_0\[1\]\" has no driver" {  } { { "EFES_PROJECT_ROVER.vhd" "" { Text "D:/Documenti/GitHub/EFES_project/tests/final/EFES_PROJECT_ROVER.vhd" 35 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1713550808320 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[2\] " "bidirectional pin \"GPIO_0\[2\]\" has no driver" {  } { { "EFES_PROJECT_ROVER.vhd" "" { Text "D:/Documenti/GitHub/EFES_project/tests/final/EFES_PROJECT_ROVER.vhd" 35 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1713550808320 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[3\] " "bidirectional pin \"GPIO_0\[3\]\" has no driver" {  } { { "EFES_PROJECT_ROVER.vhd" "" { Text "D:/Documenti/GitHub/EFES_project/tests/final/EFES_PROJECT_ROVER.vhd" 35 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1713550808320 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[4\] " "bidirectional pin \"GPIO_0\[4\]\" has no driver" {  } { { "EFES_PROJECT_ROVER.vhd" "" { Text "D:/Documenti/GitHub/EFES_project/tests/final/EFES_PROJECT_ROVER.vhd" 35 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1713550808320 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[5\] " "bidirectional pin \"GPIO_0\[5\]\" has no driver" {  } { { "EFES_PROJECT_ROVER.vhd" "" { Text "D:/Documenti/GitHub/EFES_project/tests/final/EFES_PROJECT_ROVER.vhd" 35 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1713550808320 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[6\] " "bidirectional pin \"GPIO_0\[6\]\" has no driver" {  } { { "EFES_PROJECT_ROVER.vhd" "" { Text "D:/Documenti/GitHub/EFES_project/tests/final/EFES_PROJECT_ROVER.vhd" 35 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1713550808320 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[7\] " "bidirectional pin \"GPIO_0\[7\]\" has no driver" {  } { { "EFES_PROJECT_ROVER.vhd" "" { Text "D:/Documenti/GitHub/EFES_project/tests/final/EFES_PROJECT_ROVER.vhd" 35 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1713550808320 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[8\] " "bidirectional pin \"GPIO_0\[8\]\" has no driver" {  } { { "EFES_PROJECT_ROVER.vhd" "" { Text "D:/Documenti/GitHub/EFES_project/tests/final/EFES_PROJECT_ROVER.vhd" 35 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1713550808320 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[9\] " "bidirectional pin \"GPIO_0\[9\]\" has no driver" {  } { { "EFES_PROJECT_ROVER.vhd" "" { Text "D:/Documenti/GitHub/EFES_project/tests/final/EFES_PROJECT_ROVER.vhd" 35 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1713550808320 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[10\] " "bidirectional pin \"GPIO_0\[10\]\" has no driver" {  } { { "EFES_PROJECT_ROVER.vhd" "" { Text "D:/Documenti/GitHub/EFES_project/tests/final/EFES_PROJECT_ROVER.vhd" 35 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1713550808320 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[11\] " "bidirectional pin \"GPIO_0\[11\]\" has no driver" {  } { { "EFES_PROJECT_ROVER.vhd" "" { Text "D:/Documenti/GitHub/EFES_project/tests/final/EFES_PROJECT_ROVER.vhd" 35 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1713550808320 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[12\] " "bidirectional pin \"GPIO_0\[12\]\" has no driver" {  } { { "EFES_PROJECT_ROVER.vhd" "" { Text "D:/Documenti/GitHub/EFES_project/tests/final/EFES_PROJECT_ROVER.vhd" 35 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1713550808320 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[13\] " "bidirectional pin \"GPIO_0\[13\]\" has no driver" {  } { { "EFES_PROJECT_ROVER.vhd" "" { Text "D:/Documenti/GitHub/EFES_project/tests/final/EFES_PROJECT_ROVER.vhd" 35 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1713550808320 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[14\] " "bidirectional pin \"GPIO_0\[14\]\" has no driver" {  } { { "EFES_PROJECT_ROVER.vhd" "" { Text "D:/Documenti/GitHub/EFES_project/tests/final/EFES_PROJECT_ROVER.vhd" 35 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1713550808320 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[15\] " "bidirectional pin \"GPIO_0\[15\]\" has no driver" {  } { { "EFES_PROJECT_ROVER.vhd" "" { Text "D:/Documenti/GitHub/EFES_project/tests/final/EFES_PROJECT_ROVER.vhd" 35 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1713550808320 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[16\] " "bidirectional pin \"GPIO_0\[16\]\" has no driver" {  } { { "EFES_PROJECT_ROVER.vhd" "" { Text "D:/Documenti/GitHub/EFES_project/tests/final/EFES_PROJECT_ROVER.vhd" 35 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1713550808320 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[17\] " "bidirectional pin \"GPIO_0\[17\]\" has no driver" {  } { { "EFES_PROJECT_ROVER.vhd" "" { Text "D:/Documenti/GitHub/EFES_project/tests/final/EFES_PROJECT_ROVER.vhd" 35 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1713550808320 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[18\] " "bidirectional pin \"GPIO_0\[18\]\" has no driver" {  } { { "EFES_PROJECT_ROVER.vhd" "" { Text "D:/Documenti/GitHub/EFES_project/tests/final/EFES_PROJECT_ROVER.vhd" 35 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1713550808320 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[19\] " "bidirectional pin \"GPIO_0\[19\]\" has no driver" {  } { { "EFES_PROJECT_ROVER.vhd" "" { Text "D:/Documenti/GitHub/EFES_project/tests/final/EFES_PROJECT_ROVER.vhd" 35 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1713550808320 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[20\] " "bidirectional pin \"GPIO_0\[20\]\" has no driver" {  } { { "EFES_PROJECT_ROVER.vhd" "" { Text "D:/Documenti/GitHub/EFES_project/tests/final/EFES_PROJECT_ROVER.vhd" 35 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1713550808320 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[21\] " "bidirectional pin \"GPIO_0\[21\]\" has no driver" {  } { { "EFES_PROJECT_ROVER.vhd" "" { Text "D:/Documenti/GitHub/EFES_project/tests/final/EFES_PROJECT_ROVER.vhd" 35 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1713550808320 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[22\] " "bidirectional pin \"GPIO_0\[22\]\" has no driver" {  } { { "EFES_PROJECT_ROVER.vhd" "" { Text "D:/Documenti/GitHub/EFES_project/tests/final/EFES_PROJECT_ROVER.vhd" 35 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1713550808320 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[23\] " "bidirectional pin \"GPIO_0\[23\]\" has no driver" {  } { { "EFES_PROJECT_ROVER.vhd" "" { Text "D:/Documenti/GitHub/EFES_project/tests/final/EFES_PROJECT_ROVER.vhd" 35 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1713550808320 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[24\] " "bidirectional pin \"GPIO_0\[24\]\" has no driver" {  } { { "EFES_PROJECT_ROVER.vhd" "" { Text "D:/Documenti/GitHub/EFES_project/tests/final/EFES_PROJECT_ROVER.vhd" 35 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1713550808320 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[25\] " "bidirectional pin \"GPIO_0\[25\]\" has no driver" {  } { { "EFES_PROJECT_ROVER.vhd" "" { Text "D:/Documenti/GitHub/EFES_project/tests/final/EFES_PROJECT_ROVER.vhd" 35 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1713550808320 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[26\] " "bidirectional pin \"GPIO_0\[26\]\" has no driver" {  } { { "EFES_PROJECT_ROVER.vhd" "" { Text "D:/Documenti/GitHub/EFES_project/tests/final/EFES_PROJECT_ROVER.vhd" 35 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1713550808320 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[27\] " "bidirectional pin \"GPIO_0\[27\]\" has no driver" {  } { { "EFES_PROJECT_ROVER.vhd" "" { Text "D:/Documenti/GitHub/EFES_project/tests/final/EFES_PROJECT_ROVER.vhd" 35 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1713550808320 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[28\] " "bidirectional pin \"GPIO_0\[28\]\" has no driver" {  } { { "EFES_PROJECT_ROVER.vhd" "" { Text "D:/Documenti/GitHub/EFES_project/tests/final/EFES_PROJECT_ROVER.vhd" 35 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1713550808320 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[29\] " "bidirectional pin \"GPIO_0\[29\]\" has no driver" {  } { { "EFES_PROJECT_ROVER.vhd" "" { Text "D:/Documenti/GitHub/EFES_project/tests/final/EFES_PROJECT_ROVER.vhd" 35 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1713550808320 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[30\] " "bidirectional pin \"GPIO_0\[30\]\" has no driver" {  } { { "EFES_PROJECT_ROVER.vhd" "" { Text "D:/Documenti/GitHub/EFES_project/tests/final/EFES_PROJECT_ROVER.vhd" 35 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1713550808320 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[31\] " "bidirectional pin \"GPIO_0\[31\]\" has no driver" {  } { { "EFES_PROJECT_ROVER.vhd" "" { Text "D:/Documenti/GitHub/EFES_project/tests/final/EFES_PROJECT_ROVER.vhd" 35 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1713550808320 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[32\] " "bidirectional pin \"GPIO_0\[32\]\" has no driver" {  } { { "EFES_PROJECT_ROVER.vhd" "" { Text "D:/Documenti/GitHub/EFES_project/tests/final/EFES_PROJECT_ROVER.vhd" 35 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1713550808320 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[33\] " "bidirectional pin \"GPIO_0\[33\]\" has no driver" {  } { { "EFES_PROJECT_ROVER.vhd" "" { Text "D:/Documenti/GitHub/EFES_project/tests/final/EFES_PROJECT_ROVER.vhd" 35 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1713550808320 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[34\] " "bidirectional pin \"GPIO_0\[34\]\" has no driver" {  } { { "EFES_PROJECT_ROVER.vhd" "" { Text "D:/Documenti/GitHub/EFES_project/tests/final/EFES_PROJECT_ROVER.vhd" 35 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1713550808320 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[35\] " "bidirectional pin \"GPIO_0\[35\]\" has no driver" {  } { { "EFES_PROJECT_ROVER.vhd" "" { Text "D:/Documenti/GitHub/EFES_project/tests/final/EFES_PROJECT_ROVER.vhd" 35 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1713550808320 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[6\] " "bidirectional pin \"GPIO_1\[6\]\" has no driver" {  } { { "EFES_PROJECT_ROVER.vhd" "" { Text "D:/Documenti/GitHub/EFES_project/tests/final/EFES_PROJECT_ROVER.vhd" 38 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1713550808320 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[7\] " "bidirectional pin \"GPIO_1\[7\]\" has no driver" {  } { { "EFES_PROJECT_ROVER.vhd" "" { Text "D:/Documenti/GitHub/EFES_project/tests/final/EFES_PROJECT_ROVER.vhd" 38 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1713550808320 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[8\] " "bidirectional pin \"GPIO_1\[8\]\" has no driver" {  } { { "EFES_PROJECT_ROVER.vhd" "" { Text "D:/Documenti/GitHub/EFES_project/tests/final/EFES_PROJECT_ROVER.vhd" 38 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1713550808320 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[9\] " "bidirectional pin \"GPIO_1\[9\]\" has no driver" {  } { { "EFES_PROJECT_ROVER.vhd" "" { Text "D:/Documenti/GitHub/EFES_project/tests/final/EFES_PROJECT_ROVER.vhd" 38 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1713550808320 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[10\] " "bidirectional pin \"GPIO_1\[10\]\" has no driver" {  } { { "EFES_PROJECT_ROVER.vhd" "" { Text "D:/Documenti/GitHub/EFES_project/tests/final/EFES_PROJECT_ROVER.vhd" 38 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1713550808320 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[11\] " "bidirectional pin \"GPIO_1\[11\]\" has no driver" {  } { { "EFES_PROJECT_ROVER.vhd" "" { Text "D:/Documenti/GitHub/EFES_project/tests/final/EFES_PROJECT_ROVER.vhd" 38 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1713550808320 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[12\] " "bidirectional pin \"GPIO_1\[12\]\" has no driver" {  } { { "EFES_PROJECT_ROVER.vhd" "" { Text "D:/Documenti/GitHub/EFES_project/tests/final/EFES_PROJECT_ROVER.vhd" 38 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1713550808320 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[13\] " "bidirectional pin \"GPIO_1\[13\]\" has no driver" {  } { { "EFES_PROJECT_ROVER.vhd" "" { Text "D:/Documenti/GitHub/EFES_project/tests/final/EFES_PROJECT_ROVER.vhd" 38 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1713550808320 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[16\] " "bidirectional pin \"GPIO_1\[16\]\" has no driver" {  } { { "EFES_PROJECT_ROVER.vhd" "" { Text "D:/Documenti/GitHub/EFES_project/tests/final/EFES_PROJECT_ROVER.vhd" 38 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1713550808320 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[17\] " "bidirectional pin \"GPIO_1\[17\]\" has no driver" {  } { { "EFES_PROJECT_ROVER.vhd" "" { Text "D:/Documenti/GitHub/EFES_project/tests/final/EFES_PROJECT_ROVER.vhd" 38 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1713550808320 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[18\] " "bidirectional pin \"GPIO_1\[18\]\" has no driver" {  } { { "EFES_PROJECT_ROVER.vhd" "" { Text "D:/Documenti/GitHub/EFES_project/tests/final/EFES_PROJECT_ROVER.vhd" 38 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1713550808320 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[19\] " "bidirectional pin \"GPIO_1\[19\]\" has no driver" {  } { { "EFES_PROJECT_ROVER.vhd" "" { Text "D:/Documenti/GitHub/EFES_project/tests/final/EFES_PROJECT_ROVER.vhd" 38 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1713550808320 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[20\] " "bidirectional pin \"GPIO_1\[20\]\" has no driver" {  } { { "EFES_PROJECT_ROVER.vhd" "" { Text "D:/Documenti/GitHub/EFES_project/tests/final/EFES_PROJECT_ROVER.vhd" 38 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1713550808320 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[21\] " "bidirectional pin \"GPIO_1\[21\]\" has no driver" {  } { { "EFES_PROJECT_ROVER.vhd" "" { Text "D:/Documenti/GitHub/EFES_project/tests/final/EFES_PROJECT_ROVER.vhd" 38 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1713550808320 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[22\] " "bidirectional pin \"GPIO_1\[22\]\" has no driver" {  } { { "EFES_PROJECT_ROVER.vhd" "" { Text "D:/Documenti/GitHub/EFES_project/tests/final/EFES_PROJECT_ROVER.vhd" 38 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1713550808320 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[23\] " "bidirectional pin \"GPIO_1\[23\]\" has no driver" {  } { { "EFES_PROJECT_ROVER.vhd" "" { Text "D:/Documenti/GitHub/EFES_project/tests/final/EFES_PROJECT_ROVER.vhd" 38 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1713550808320 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[24\] " "bidirectional pin \"GPIO_1\[24\]\" has no driver" {  } { { "EFES_PROJECT_ROVER.vhd" "" { Text "D:/Documenti/GitHub/EFES_project/tests/final/EFES_PROJECT_ROVER.vhd" 38 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1713550808320 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[25\] " "bidirectional pin \"GPIO_1\[25\]\" has no driver" {  } { { "EFES_PROJECT_ROVER.vhd" "" { Text "D:/Documenti/GitHub/EFES_project/tests/final/EFES_PROJECT_ROVER.vhd" 38 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1713550808320 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[26\] " "bidirectional pin \"GPIO_1\[26\]\" has no driver" {  } { { "EFES_PROJECT_ROVER.vhd" "" { Text "D:/Documenti/GitHub/EFES_project/tests/final/EFES_PROJECT_ROVER.vhd" 38 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1713550808320 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[27\] " "bidirectional pin \"GPIO_1\[27\]\" has no driver" {  } { { "EFES_PROJECT_ROVER.vhd" "" { Text "D:/Documenti/GitHub/EFES_project/tests/final/EFES_PROJECT_ROVER.vhd" 38 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1713550808320 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[28\] " "bidirectional pin \"GPIO_1\[28\]\" has no driver" {  } { { "EFES_PROJECT_ROVER.vhd" "" { Text "D:/Documenti/GitHub/EFES_project/tests/final/EFES_PROJECT_ROVER.vhd" 38 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1713550808320 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[29\] " "bidirectional pin \"GPIO_1\[29\]\" has no driver" {  } { { "EFES_PROJECT_ROVER.vhd" "" { Text "D:/Documenti/GitHub/EFES_project/tests/final/EFES_PROJECT_ROVER.vhd" 38 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1713550808320 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[30\] " "bidirectional pin \"GPIO_1\[30\]\" has no driver" {  } { { "EFES_PROJECT_ROVER.vhd" "" { Text "D:/Documenti/GitHub/EFES_project/tests/final/EFES_PROJECT_ROVER.vhd" 38 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1713550808320 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[31\] " "bidirectional pin \"GPIO_1\[31\]\" has no driver" {  } { { "EFES_PROJECT_ROVER.vhd" "" { Text "D:/Documenti/GitHub/EFES_project/tests/final/EFES_PROJECT_ROVER.vhd" 38 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1713550808320 ""}  } {  } 0 13039 "The following bidirectional pins have no drivers" 0 0 "Analysis & Synthesis" 0 -1 1713550808320 ""}
{ "Info" "IMLS_MLS_DUP_LATCH_INFO_HDR" "" "Duplicate LATCH primitives merged into single LATCH primitive" { { "Info" "IMLS_MLS_DUP_LATCH_INFO" "datapath:DATAPATH_INSTANCE\|PROX_SENSOR_ELEM:proximity_sensor\|prox_sensor:sensor\|start_en datapath:DATAPATH_INSTANCE\|PROX_SENSOR_ELEM:proximity_sensor\|prox_sensor:sensor\|trigger " "Duplicate LATCH primitive \"datapath:DATAPATH_INSTANCE\|PROX_SENSOR_ELEM:proximity_sensor\|prox_sensor:sensor\|start_en\" merged with LATCH primitive \"datapath:DATAPATH_INSTANCE\|PROX_SENSOR_ELEM:proximity_sensor\|prox_sensor:sensor\|trigger\"" {  } { { "prox_sensor/prox_sensor.vhd" "" { Text "D:/Documenti/GitHub/EFES_project/tests/final/prox_sensor/prox_sensor.vhd" 18 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1713550808322 ""}  } {  } 0 13025 "Duplicate LATCH primitives merged into single LATCH primitive" 0 0 "Analysis & Synthesis" 0 -1 1713550808322 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "datapath:DATAPATH_INSTANCE\|PROX_SENSOR_ELEM:proximity_sensor\|prox_sensor:sensor\|distance\[0\] " "Latch datapath:DATAPATH_INSTANCE\|PROX_SENSOR_ELEM:proximity_sensor\|prox_sensor:sensor\|distance\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA datapath:DATAPATH_INSTANCE\|PROX_SENSOR_ELEM:proximity_sensor\|prox_sensor:sensor\|curr_state.FIN_2 " "Ports D and ENA on the latch are fed by the same signal datapath:DATAPATH_INSTANCE\|PROX_SENSOR_ELEM:proximity_sensor\|prox_sensor:sensor\|curr_state.FIN_2" {  } { { "prox_sensor/prox_sensor.vhd" "" { Text "D:/Documenti/GitHub/EFES_project/tests/final/prox_sensor/prox_sensor.vhd" 31 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1713550808323 ""}  } { { "prox_sensor/prox_sensor.vhd" "" { Text "D:/Documenti/GitHub/EFES_project/tests/final/prox_sensor/prox_sensor.vhd" 48 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1713550808323 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "datapath:DATAPATH_INSTANCE\|PROX_SENSOR_ELEM:proximity_sensor\|prox_sensor:sensor\|distance\[1\] " "Latch datapath:DATAPATH_INSTANCE\|PROX_SENSOR_ELEM:proximity_sensor\|prox_sensor:sensor\|distance\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA datapath:DATAPATH_INSTANCE\|PROX_SENSOR_ELEM:proximity_sensor\|prox_sensor:sensor\|curr_state.FIN_2 " "Ports D and ENA on the latch are fed by the same signal datapath:DATAPATH_INSTANCE\|PROX_SENSOR_ELEM:proximity_sensor\|prox_sensor:sensor\|curr_state.FIN_2" {  } { { "prox_sensor/prox_sensor.vhd" "" { Text "D:/Documenti/GitHub/EFES_project/tests/final/prox_sensor/prox_sensor.vhd" 31 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1713550808323 ""}  } { { "prox_sensor/prox_sensor.vhd" "" { Text "D:/Documenti/GitHub/EFES_project/tests/final/prox_sensor/prox_sensor.vhd" 48 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1713550808323 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "datapath:DATAPATH_INSTANCE\|PROX_SENSOR_ELEM:proximity_sensor\|prox_sensor:sensor\|distance\[2\] " "Latch datapath:DATAPATH_INSTANCE\|PROX_SENSOR_ELEM:proximity_sensor\|prox_sensor:sensor\|distance\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA datapath:DATAPATH_INSTANCE\|PROX_SENSOR_ELEM:proximity_sensor\|prox_sensor:sensor\|curr_state.FIN_2 " "Ports D and ENA on the latch are fed by the same signal datapath:DATAPATH_INSTANCE\|PROX_SENSOR_ELEM:proximity_sensor\|prox_sensor:sensor\|curr_state.FIN_2" {  } { { "prox_sensor/prox_sensor.vhd" "" { Text "D:/Documenti/GitHub/EFES_project/tests/final/prox_sensor/prox_sensor.vhd" 31 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1713550808323 ""}  } { { "prox_sensor/prox_sensor.vhd" "" { Text "D:/Documenti/GitHub/EFES_project/tests/final/prox_sensor/prox_sensor.vhd" 48 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1713550808323 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "datapath:DATAPATH_INSTANCE\|PROX_SENSOR_ELEM:proximity_sensor\|prox_sensor:sensor\|distance\[3\] " "Latch datapath:DATAPATH_INSTANCE\|PROX_SENSOR_ELEM:proximity_sensor\|prox_sensor:sensor\|distance\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA datapath:DATAPATH_INSTANCE\|PROX_SENSOR_ELEM:proximity_sensor\|prox_sensor:sensor\|curr_state.FIN_2 " "Ports D and ENA on the latch are fed by the same signal datapath:DATAPATH_INSTANCE\|PROX_SENSOR_ELEM:proximity_sensor\|prox_sensor:sensor\|curr_state.FIN_2" {  } { { "prox_sensor/prox_sensor.vhd" "" { Text "D:/Documenti/GitHub/EFES_project/tests/final/prox_sensor/prox_sensor.vhd" 31 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1713550808323 ""}  } { { "prox_sensor/prox_sensor.vhd" "" { Text "D:/Documenti/GitHub/EFES_project/tests/final/prox_sensor/prox_sensor.vhd" 48 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1713550808323 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "datapath:DATAPATH_INSTANCE\|PROX_SENSOR_ELEM:proximity_sensor\|prox_sensor:sensor\|distance\[4\] " "Latch datapath:DATAPATH_INSTANCE\|PROX_SENSOR_ELEM:proximity_sensor\|prox_sensor:sensor\|distance\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA datapath:DATAPATH_INSTANCE\|PROX_SENSOR_ELEM:proximity_sensor\|prox_sensor:sensor\|curr_state.FIN_2 " "Ports D and ENA on the latch are fed by the same signal datapath:DATAPATH_INSTANCE\|PROX_SENSOR_ELEM:proximity_sensor\|prox_sensor:sensor\|curr_state.FIN_2" {  } { { "prox_sensor/prox_sensor.vhd" "" { Text "D:/Documenti/GitHub/EFES_project/tests/final/prox_sensor/prox_sensor.vhd" 31 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1713550808323 ""}  } { { "prox_sensor/prox_sensor.vhd" "" { Text "D:/Documenti/GitHub/EFES_project/tests/final/prox_sensor/prox_sensor.vhd" 48 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1713550808323 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "datapath:DATAPATH_INSTANCE\|PROX_SENSOR_ELEM:proximity_sensor\|prox_sensor:sensor\|distance\[5\] " "Latch datapath:DATAPATH_INSTANCE\|PROX_SENSOR_ELEM:proximity_sensor\|prox_sensor:sensor\|distance\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA datapath:DATAPATH_INSTANCE\|PROX_SENSOR_ELEM:proximity_sensor\|prox_sensor:sensor\|curr_state.FIN_2 " "Ports D and ENA on the latch are fed by the same signal datapath:DATAPATH_INSTANCE\|PROX_SENSOR_ELEM:proximity_sensor\|prox_sensor:sensor\|curr_state.FIN_2" {  } { { "prox_sensor/prox_sensor.vhd" "" { Text "D:/Documenti/GitHub/EFES_project/tests/final/prox_sensor/prox_sensor.vhd" 31 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1713550808323 ""}  } { { "prox_sensor/prox_sensor.vhd" "" { Text "D:/Documenti/GitHub/EFES_project/tests/final/prox_sensor/prox_sensor.vhd" 48 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1713550808323 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "datapath:DATAPATH_INSTANCE\|PROX_SENSOR_ELEM:proximity_sensor\|prox_sensor:sensor\|distance\[6\] " "Latch datapath:DATAPATH_INSTANCE\|PROX_SENSOR_ELEM:proximity_sensor\|prox_sensor:sensor\|distance\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA datapath:DATAPATH_INSTANCE\|PROX_SENSOR_ELEM:proximity_sensor\|prox_sensor:sensor\|curr_state.FIN_2 " "Ports D and ENA on the latch are fed by the same signal datapath:DATAPATH_INSTANCE\|PROX_SENSOR_ELEM:proximity_sensor\|prox_sensor:sensor\|curr_state.FIN_2" {  } { { "prox_sensor/prox_sensor.vhd" "" { Text "D:/Documenti/GitHub/EFES_project/tests/final/prox_sensor/prox_sensor.vhd" 31 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1713550808323 ""}  } { { "prox_sensor/prox_sensor.vhd" "" { Text "D:/Documenti/GitHub/EFES_project/tests/final/prox_sensor/prox_sensor.vhd" 48 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1713550808323 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "datapath:DATAPATH_INSTANCE\|PROX_SENSOR_ELEM:proximity_sensor\|prox_sensor:sensor\|distance\[7\] " "Latch datapath:DATAPATH_INSTANCE\|PROX_SENSOR_ELEM:proximity_sensor\|prox_sensor:sensor\|distance\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA datapath:DATAPATH_INSTANCE\|PROX_SENSOR_ELEM:proximity_sensor\|prox_sensor:sensor\|curr_state.FIN_2 " "Ports D and ENA on the latch are fed by the same signal datapath:DATAPATH_INSTANCE\|PROX_SENSOR_ELEM:proximity_sensor\|prox_sensor:sensor\|curr_state.FIN_2" {  } { { "prox_sensor/prox_sensor.vhd" "" { Text "D:/Documenti/GitHub/EFES_project/tests/final/prox_sensor/prox_sensor.vhd" 31 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1713550808323 ""}  } { { "prox_sensor/prox_sensor.vhd" "" { Text "D:/Documenti/GitHub/EFES_project/tests/final/prox_sensor/prox_sensor.vhd" 48 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1713550808323 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "datapath:DATAPATH_INSTANCE\|PROX_SENSOR_ELEM:proximity_sensor\|prox_sensor:sensor\|distance\[8\] " "Latch datapath:DATAPATH_INSTANCE\|PROX_SENSOR_ELEM:proximity_sensor\|prox_sensor:sensor\|distance\[8\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA datapath:DATAPATH_INSTANCE\|PROX_SENSOR_ELEM:proximity_sensor\|prox_sensor:sensor\|curr_state.FIN_2 " "Ports D and ENA on the latch are fed by the same signal datapath:DATAPATH_INSTANCE\|PROX_SENSOR_ELEM:proximity_sensor\|prox_sensor:sensor\|curr_state.FIN_2" {  } { { "prox_sensor/prox_sensor.vhd" "" { Text "D:/Documenti/GitHub/EFES_project/tests/final/prox_sensor/prox_sensor.vhd" 31 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1713550808323 ""}  } { { "prox_sensor/prox_sensor.vhd" "" { Text "D:/Documenti/GitHub/EFES_project/tests/final/prox_sensor/prox_sensor.vhd" 48 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1713550808323 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "datapath:DATAPATH_INSTANCE\|PROX_SENSOR_ELEM:proximity_sensor\|prox_sensor:sensor\|distance\[9\] " "Latch datapath:DATAPATH_INSTANCE\|PROX_SENSOR_ELEM:proximity_sensor\|prox_sensor:sensor\|distance\[9\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA datapath:DATAPATH_INSTANCE\|PROX_SENSOR_ELEM:proximity_sensor\|prox_sensor:sensor\|curr_state.FIN_2 " "Ports D and ENA on the latch are fed by the same signal datapath:DATAPATH_INSTANCE\|PROX_SENSOR_ELEM:proximity_sensor\|prox_sensor:sensor\|curr_state.FIN_2" {  } { { "prox_sensor/prox_sensor.vhd" "" { Text "D:/Documenti/GitHub/EFES_project/tests/final/prox_sensor/prox_sensor.vhd" 31 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1713550808323 ""}  } { { "prox_sensor/prox_sensor.vhd" "" { Text "D:/Documenti/GitHub/EFES_project/tests/final/prox_sensor/prox_sensor.vhd" 48 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1713550808323 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "datapath:DATAPATH_INSTANCE\|PROX_SENSOR_ELEM:proximity_sensor\|prox_sensor:sensor\|distance\[10\] " "Latch datapath:DATAPATH_INSTANCE\|PROX_SENSOR_ELEM:proximity_sensor\|prox_sensor:sensor\|distance\[10\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA datapath:DATAPATH_INSTANCE\|PROX_SENSOR_ELEM:proximity_sensor\|prox_sensor:sensor\|curr_state.FIN_2 " "Ports D and ENA on the latch are fed by the same signal datapath:DATAPATH_INSTANCE\|PROX_SENSOR_ELEM:proximity_sensor\|prox_sensor:sensor\|curr_state.FIN_2" {  } { { "prox_sensor/prox_sensor.vhd" "" { Text "D:/Documenti/GitHub/EFES_project/tests/final/prox_sensor/prox_sensor.vhd" 31 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1713550808324 ""}  } { { "prox_sensor/prox_sensor.vhd" "" { Text "D:/Documenti/GitHub/EFES_project/tests/final/prox_sensor/prox_sensor.vhd" 48 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1713550808324 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "datapath:DATAPATH_INSTANCE\|PROX_SENSOR_ELEM:proximity_sensor\|prox_sensor:sensor\|distance\[11\] " "Latch datapath:DATAPATH_INSTANCE\|PROX_SENSOR_ELEM:proximity_sensor\|prox_sensor:sensor\|distance\[11\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA datapath:DATAPATH_INSTANCE\|PROX_SENSOR_ELEM:proximity_sensor\|prox_sensor:sensor\|curr_state.FIN_2 " "Ports D and ENA on the latch are fed by the same signal datapath:DATAPATH_INSTANCE\|PROX_SENSOR_ELEM:proximity_sensor\|prox_sensor:sensor\|curr_state.FIN_2" {  } { { "prox_sensor/prox_sensor.vhd" "" { Text "D:/Documenti/GitHub/EFES_project/tests/final/prox_sensor/prox_sensor.vhd" 31 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1713550808324 ""}  } { { "prox_sensor/prox_sensor.vhd" "" { Text "D:/Documenti/GitHub/EFES_project/tests/final/prox_sensor/prox_sensor.vhd" 48 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1713550808324 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "datapath:DATAPATH_INSTANCE\|PROX_SENSOR_ELEM:proximity_sensor\|prox_sensor:sensor\|distance\[12\] " "Latch datapath:DATAPATH_INSTANCE\|PROX_SENSOR_ELEM:proximity_sensor\|prox_sensor:sensor\|distance\[12\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA datapath:DATAPATH_INSTANCE\|PROX_SENSOR_ELEM:proximity_sensor\|prox_sensor:sensor\|curr_state.FIN_2 " "Ports D and ENA on the latch are fed by the same signal datapath:DATAPATH_INSTANCE\|PROX_SENSOR_ELEM:proximity_sensor\|prox_sensor:sensor\|curr_state.FIN_2" {  } { { "prox_sensor/prox_sensor.vhd" "" { Text "D:/Documenti/GitHub/EFES_project/tests/final/prox_sensor/prox_sensor.vhd" 31 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1713550808324 ""}  } { { "prox_sensor/prox_sensor.vhd" "" { Text "D:/Documenti/GitHub/EFES_project/tests/final/prox_sensor/prox_sensor.vhd" 48 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1713550808324 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "datapath:DATAPATH_INSTANCE\|PROX_SENSOR_ELEM:proximity_sensor\|prox_sensor:sensor\|distance\[13\] " "Latch datapath:DATAPATH_INSTANCE\|PROX_SENSOR_ELEM:proximity_sensor\|prox_sensor:sensor\|distance\[13\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA datapath:DATAPATH_INSTANCE\|PROX_SENSOR_ELEM:proximity_sensor\|prox_sensor:sensor\|curr_state.FIN_2 " "Ports D and ENA on the latch are fed by the same signal datapath:DATAPATH_INSTANCE\|PROX_SENSOR_ELEM:proximity_sensor\|prox_sensor:sensor\|curr_state.FIN_2" {  } { { "prox_sensor/prox_sensor.vhd" "" { Text "D:/Documenti/GitHub/EFES_project/tests/final/prox_sensor/prox_sensor.vhd" 31 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1713550808324 ""}  } { { "prox_sensor/prox_sensor.vhd" "" { Text "D:/Documenti/GitHub/EFES_project/tests/final/prox_sensor/prox_sensor.vhd" 48 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1713550808324 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "datapath:DATAPATH_INSTANCE\|PROX_SENSOR_ELEM:proximity_sensor\|prox_sensor:sensor\|distance\[14\] " "Latch datapath:DATAPATH_INSTANCE\|PROX_SENSOR_ELEM:proximity_sensor\|prox_sensor:sensor\|distance\[14\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA datapath:DATAPATH_INSTANCE\|PROX_SENSOR_ELEM:proximity_sensor\|prox_sensor:sensor\|curr_state.FIN_2 " "Ports D and ENA on the latch are fed by the same signal datapath:DATAPATH_INSTANCE\|PROX_SENSOR_ELEM:proximity_sensor\|prox_sensor:sensor\|curr_state.FIN_2" {  } { { "prox_sensor/prox_sensor.vhd" "" { Text "D:/Documenti/GitHub/EFES_project/tests/final/prox_sensor/prox_sensor.vhd" 31 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1713550808324 ""}  } { { "prox_sensor/prox_sensor.vhd" "" { Text "D:/Documenti/GitHub/EFES_project/tests/final/prox_sensor/prox_sensor.vhd" 48 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1713550808324 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "datapath:DATAPATH_INSTANCE\|PROX_SENSOR_ELEM:proximity_sensor\|prox_sensor:sensor\|distance\[15\] " "Latch datapath:DATAPATH_INSTANCE\|PROX_SENSOR_ELEM:proximity_sensor\|prox_sensor:sensor\|distance\[15\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA datapath:DATAPATH_INSTANCE\|PROX_SENSOR_ELEM:proximity_sensor\|prox_sensor:sensor\|curr_state.FIN_2 " "Ports D and ENA on the latch are fed by the same signal datapath:DATAPATH_INSTANCE\|PROX_SENSOR_ELEM:proximity_sensor\|prox_sensor:sensor\|curr_state.FIN_2" {  } { { "prox_sensor/prox_sensor.vhd" "" { Text "D:/Documenti/GitHub/EFES_project/tests/final/prox_sensor/prox_sensor.vhd" 31 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1713550808324 ""}  } { { "prox_sensor/prox_sensor.vhd" "" { Text "D:/Documenti/GitHub/EFES_project/tests/final/prox_sensor/prox_sensor.vhd" 48 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1713550808324 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "controller:CONTROLLER_INSTANCE\|current_distance\[5\] " "Latch controller:CONTROLLER_INSTANCE\|current_distance\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA controller:CONTROLLER_INSTANCE\|curr_state_DIST.D_MEASURING " "Ports D and ENA on the latch are fed by the same signal controller:CONTROLLER_INSTANCE\|curr_state_DIST.D_MEASURING" {  } { { "controller.vhd" "" { Text "D:/Documenti/GitHub/EFES_project/tests/final/controller.vhd" 41 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1713550808324 ""}  } { { "controller.vhd" "" { Text "D:/Documenti/GitHub/EFES_project/tests/final/controller.vhd" 190 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1713550808324 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "controller:CONTROLLER_INSTANCE\|current_distance\[6\] " "Latch controller:CONTROLLER_INSTANCE\|current_distance\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA controller:CONTROLLER_INSTANCE\|curr_state_DIST.D_MEASURING " "Ports D and ENA on the latch are fed by the same signal controller:CONTROLLER_INSTANCE\|curr_state_DIST.D_MEASURING" {  } { { "controller.vhd" "" { Text "D:/Documenti/GitHub/EFES_project/tests/final/controller.vhd" 41 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1713550808324 ""}  } { { "controller.vhd" "" { Text "D:/Documenti/GitHub/EFES_project/tests/final/controller.vhd" 190 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1713550808324 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "controller:CONTROLLER_INSTANCE\|current_distance\[7\] " "Latch controller:CONTROLLER_INSTANCE\|current_distance\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA controller:CONTROLLER_INSTANCE\|curr_state_DIST.D_MEASURING " "Ports D and ENA on the latch are fed by the same signal controller:CONTROLLER_INSTANCE\|curr_state_DIST.D_MEASURING" {  } { { "controller.vhd" "" { Text "D:/Documenti/GitHub/EFES_project/tests/final/controller.vhd" 41 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1713550808324 ""}  } { { "controller.vhd" "" { Text "D:/Documenti/GitHub/EFES_project/tests/final/controller.vhd" 190 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1713550808324 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "controller:CONTROLLER_INSTANCE\|current_distance\[8\] " "Latch controller:CONTROLLER_INSTANCE\|current_distance\[8\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA controller:CONTROLLER_INSTANCE\|curr_state_DIST.D_MEASURING " "Ports D and ENA on the latch are fed by the same signal controller:CONTROLLER_INSTANCE\|curr_state_DIST.D_MEASURING" {  } { { "controller.vhd" "" { Text "D:/Documenti/GitHub/EFES_project/tests/final/controller.vhd" 41 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1713550808324 ""}  } { { "controller.vhd" "" { Text "D:/Documenti/GitHub/EFES_project/tests/final/controller.vhd" 190 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1713550808324 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "controller:CONTROLLER_INSTANCE\|current_distance\[9\] " "Latch controller:CONTROLLER_INSTANCE\|current_distance\[9\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA controller:CONTROLLER_INSTANCE\|curr_state_DIST.D_MEASURING " "Ports D and ENA on the latch are fed by the same signal controller:CONTROLLER_INSTANCE\|curr_state_DIST.D_MEASURING" {  } { { "controller.vhd" "" { Text "D:/Documenti/GitHub/EFES_project/tests/final/controller.vhd" 41 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1713550808324 ""}  } { { "controller.vhd" "" { Text "D:/Documenti/GitHub/EFES_project/tests/final/controller.vhd" 190 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1713550808324 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "controller:CONTROLLER_INSTANCE\|current_distance\[10\] " "Latch controller:CONTROLLER_INSTANCE\|current_distance\[10\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA controller:CONTROLLER_INSTANCE\|curr_state_DIST.D_MEASURING " "Ports D and ENA on the latch are fed by the same signal controller:CONTROLLER_INSTANCE\|curr_state_DIST.D_MEASURING" {  } { { "controller.vhd" "" { Text "D:/Documenti/GitHub/EFES_project/tests/final/controller.vhd" 41 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1713550808324 ""}  } { { "controller.vhd" "" { Text "D:/Documenti/GitHub/EFES_project/tests/final/controller.vhd" 190 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1713550808324 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "controller:CONTROLLER_INSTANCE\|current_distance\[11\] " "Latch controller:CONTROLLER_INSTANCE\|current_distance\[11\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA controller:CONTROLLER_INSTANCE\|curr_state_DIST.D_MEASURING " "Ports D and ENA on the latch are fed by the same signal controller:CONTROLLER_INSTANCE\|curr_state_DIST.D_MEASURING" {  } { { "controller.vhd" "" { Text "D:/Documenti/GitHub/EFES_project/tests/final/controller.vhd" 41 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1713550808324 ""}  } { { "controller.vhd" "" { Text "D:/Documenti/GitHub/EFES_project/tests/final/controller.vhd" 190 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1713550808324 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "controller:CONTROLLER_INSTANCE\|current_distance\[12\] " "Latch controller:CONTROLLER_INSTANCE\|current_distance\[12\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA controller:CONTROLLER_INSTANCE\|curr_state_DIST.D_MEASURING " "Ports D and ENA on the latch are fed by the same signal controller:CONTROLLER_INSTANCE\|curr_state_DIST.D_MEASURING" {  } { { "controller.vhd" "" { Text "D:/Documenti/GitHub/EFES_project/tests/final/controller.vhd" 41 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1713550808324 ""}  } { { "controller.vhd" "" { Text "D:/Documenti/GitHub/EFES_project/tests/final/controller.vhd" 190 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1713550808324 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "controller:CONTROLLER_INSTANCE\|current_distance\[13\] " "Latch controller:CONTROLLER_INSTANCE\|current_distance\[13\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA controller:CONTROLLER_INSTANCE\|curr_state_DIST.D_MEASURING " "Ports D and ENA on the latch are fed by the same signal controller:CONTROLLER_INSTANCE\|curr_state_DIST.D_MEASURING" {  } { { "controller.vhd" "" { Text "D:/Documenti/GitHub/EFES_project/tests/final/controller.vhd" 41 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1713550808324 ""}  } { { "controller.vhd" "" { Text "D:/Documenti/GitHub/EFES_project/tests/final/controller.vhd" 190 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1713550808324 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "controller:CONTROLLER_INSTANCE\|current_distance\[14\] " "Latch controller:CONTROLLER_INSTANCE\|current_distance\[14\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA controller:CONTROLLER_INSTANCE\|curr_state_DIST.D_MEASURING " "Ports D and ENA on the latch are fed by the same signal controller:CONTROLLER_INSTANCE\|curr_state_DIST.D_MEASURING" {  } { { "controller.vhd" "" { Text "D:/Documenti/GitHub/EFES_project/tests/final/controller.vhd" 41 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1713550808324 ""}  } { { "controller.vhd" "" { Text "D:/Documenti/GitHub/EFES_project/tests/final/controller.vhd" 190 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1713550808324 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "controller:CONTROLLER_INSTANCE\|current_distance\[15\] " "Latch controller:CONTROLLER_INSTANCE\|current_distance\[15\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA controller:CONTROLLER_INSTANCE\|curr_state_DIST.D_MEASURING " "Ports D and ENA on the latch are fed by the same signal controller:CONTROLLER_INSTANCE\|curr_state_DIST.D_MEASURING" {  } { { "controller.vhd" "" { Text "D:/Documenti/GitHub/EFES_project/tests/final/controller.vhd" 41 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1713550808324 ""}  } { { "controller.vhd" "" { Text "D:/Documenti/GitHub/EFES_project/tests/final/controller.vhd" 190 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1713550808324 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "controller:CONTROLLER_INSTANCE\|current_distance\[16\] " "Latch controller:CONTROLLER_INSTANCE\|current_distance\[16\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA controller:CONTROLLER_INSTANCE\|curr_state_DIST.D_MEASURING " "Ports D and ENA on the latch are fed by the same signal controller:CONTROLLER_INSTANCE\|curr_state_DIST.D_MEASURING" {  } { { "controller.vhd" "" { Text "D:/Documenti/GitHub/EFES_project/tests/final/controller.vhd" 41 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1713550808324 ""}  } { { "controller.vhd" "" { Text "D:/Documenti/GitHub/EFES_project/tests/final/controller.vhd" 190 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1713550808324 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "controller:CONTROLLER_INSTANCE\|current_distance\[17\] " "Latch controller:CONTROLLER_INSTANCE\|current_distance\[17\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA controller:CONTROLLER_INSTANCE\|curr_state_DIST.D_MEASURING " "Ports D and ENA on the latch are fed by the same signal controller:CONTROLLER_INSTANCE\|curr_state_DIST.D_MEASURING" {  } { { "controller.vhd" "" { Text "D:/Documenti/GitHub/EFES_project/tests/final/controller.vhd" 41 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1713550808324 ""}  } { { "controller.vhd" "" { Text "D:/Documenti/GitHub/EFES_project/tests/final/controller.vhd" 190 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1713550808324 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "controller:CONTROLLER_INSTANCE\|current_distance\[18\] " "Latch controller:CONTROLLER_INSTANCE\|current_distance\[18\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA controller:CONTROLLER_INSTANCE\|curr_state_DIST.D_MEASURING " "Ports D and ENA on the latch are fed by the same signal controller:CONTROLLER_INSTANCE\|curr_state_DIST.D_MEASURING" {  } { { "controller.vhd" "" { Text "D:/Documenti/GitHub/EFES_project/tests/final/controller.vhd" 41 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1713550808324 ""}  } { { "controller.vhd" "" { Text "D:/Documenti/GitHub/EFES_project/tests/final/controller.vhd" 190 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1713550808324 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "controller:CONTROLLER_INSTANCE\|current_distance\[4\] " "Latch controller:CONTROLLER_INSTANCE\|current_distance\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA controller:CONTROLLER_INSTANCE\|curr_state_DIST.D_MEASURING " "Ports D and ENA on the latch are fed by the same signal controller:CONTROLLER_INSTANCE\|curr_state_DIST.D_MEASURING" {  } { { "controller.vhd" "" { Text "D:/Documenti/GitHub/EFES_project/tests/final/controller.vhd" 41 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1713550808324 ""}  } { { "controller.vhd" "" { Text "D:/Documenti/GitHub/EFES_project/tests/final/controller.vhd" 190 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1713550808324 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "controller:CONTROLLER_INSTANCE\|current_distance\[2\] " "Latch controller:CONTROLLER_INSTANCE\|current_distance\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA controller:CONTROLLER_INSTANCE\|curr_state_DIST.D_MEASURING " "Ports D and ENA on the latch are fed by the same signal controller:CONTROLLER_INSTANCE\|curr_state_DIST.D_MEASURING" {  } { { "controller.vhd" "" { Text "D:/Documenti/GitHub/EFES_project/tests/final/controller.vhd" 41 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1713550808324 ""}  } { { "controller.vhd" "" { Text "D:/Documenti/GitHub/EFES_project/tests/final/controller.vhd" 190 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1713550808324 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "controller:CONTROLLER_INSTANCE\|current_distance\[3\] " "Latch controller:CONTROLLER_INSTANCE\|current_distance\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA controller:CONTROLLER_INSTANCE\|curr_state_DIST.D_MEASURING " "Ports D and ENA on the latch are fed by the same signal controller:CONTROLLER_INSTANCE\|curr_state_DIST.D_MEASURING" {  } { { "controller.vhd" "" { Text "D:/Documenti/GitHub/EFES_project/tests/final/controller.vhd" 41 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1713550808325 ""}  } { { "controller.vhd" "" { Text "D:/Documenti/GitHub/EFES_project/tests/final/controller.vhd" 190 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1713550808325 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "controller:CONTROLLER_INSTANCE\|speed_dc_int\[2\] " "Latch controller:CONTROLLER_INSTANCE\|speed_dc_int\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA controller:CONTROLLER_INSTANCE\|current_distance\[6\] " "Ports D and ENA on the latch are fed by the same signal controller:CONTROLLER_INSTANCE\|current_distance\[6\]" {  } { { "controller.vhd" "" { Text "D:/Documenti/GitHub/EFES_project/tests/final/controller.vhd" 190 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1713550808325 ""}  } { { "controller.vhd" "" { Text "D:/Documenti/GitHub/EFES_project/tests/final/controller.vhd" 82 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1713550808325 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "controller:CONTROLLER_INSTANCE\|speed_dc_int\[1\] " "Latch controller:CONTROLLER_INSTANCE\|speed_dc_int\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA controller:CONTROLLER_INSTANCE\|current_distance\[6\] " "Ports D and ENA on the latch are fed by the same signal controller:CONTROLLER_INSTANCE\|current_distance\[6\]" {  } { { "controller.vhd" "" { Text "D:/Documenti/GitHub/EFES_project/tests/final/controller.vhd" 190 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1713550808325 ""}  } { { "controller.vhd" "" { Text "D:/Documenti/GitHub/EFES_project/tests/final/controller.vhd" 82 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1713550808325 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "controller:CONTROLLER_INSTANCE\|speed_dc_int\[0\] " "Latch controller:CONTROLLER_INSTANCE\|speed_dc_int\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA controller:CONTROLLER_INSTANCE\|curr_state_MOTOR.M_RUN " "Ports D and ENA on the latch are fed by the same signal controller:CONTROLLER_INSTANCE\|curr_state_MOTOR.M_RUN" {  } { { "controller.vhd" "" { Text "D:/Documenti/GitHub/EFES_project/tests/final/controller.vhd" 47 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1713550808325 ""}  } { { "controller.vhd" "" { Text "D:/Documenti/GitHub/EFES_project/tests/final/controller.vhd" 82 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1713550808325 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "controller:CONTROLLER_INSTANCE\|current_light\[6\] " "Latch controller:CONTROLLER_INSTANCE\|current_light\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA controller:CONTROLLER_INSTANCE\|curr_state_LIGHT.L_MEASURING " "Ports D and ENA on the latch are fed by the same signal controller:CONTROLLER_INSTANCE\|curr_state_LIGHT.L_MEASURING" {  } { { "controller.vhd" "" { Text "D:/Documenti/GitHub/EFES_project/tests/final/controller.vhd" 44 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1713550808325 ""}  } { { "controller.vhd" "" { Text "D:/Documenti/GitHub/EFES_project/tests/final/controller.vhd" 252 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1713550808325 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "controller:CONTROLLER_INSTANCE\|current_light\[5\] " "Latch controller:CONTROLLER_INSTANCE\|current_light\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA controller:CONTROLLER_INSTANCE\|curr_state_LIGHT.L_MEASURING " "Ports D and ENA on the latch are fed by the same signal controller:CONTROLLER_INSTANCE\|curr_state_LIGHT.L_MEASURING" {  } { { "controller.vhd" "" { Text "D:/Documenti/GitHub/EFES_project/tests/final/controller.vhd" 44 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1713550808325 ""}  } { { "controller.vhd" "" { Text "D:/Documenti/GitHub/EFES_project/tests/final/controller.vhd" 252 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1713550808325 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "controller:CONTROLLER_INSTANCE\|current_light\[4\] " "Latch controller:CONTROLLER_INSTANCE\|current_light\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA controller:CONTROLLER_INSTANCE\|curr_state_LIGHT.L_MEASURING " "Ports D and ENA on the latch are fed by the same signal controller:CONTROLLER_INSTANCE\|curr_state_LIGHT.L_MEASURING" {  } { { "controller.vhd" "" { Text "D:/Documenti/GitHub/EFES_project/tests/final/controller.vhd" 44 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1713550808325 ""}  } { { "controller.vhd" "" { Text "D:/Documenti/GitHub/EFES_project/tests/final/controller.vhd" 252 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1713550808325 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "controller:CONTROLLER_INSTANCE\|current_light\[3\] " "Latch controller:CONTROLLER_INSTANCE\|current_light\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA controller:CONTROLLER_INSTANCE\|curr_state_LIGHT.L_MEASURING " "Ports D and ENA on the latch are fed by the same signal controller:CONTROLLER_INSTANCE\|curr_state_LIGHT.L_MEASURING" {  } { { "controller.vhd" "" { Text "D:/Documenti/GitHub/EFES_project/tests/final/controller.vhd" 44 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1713550808325 ""}  } { { "controller.vhd" "" { Text "D:/Documenti/GitHub/EFES_project/tests/final/controller.vhd" 252 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1713550808325 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "controller:CONTROLLER_INSTANCE\|current_light\[2\] " "Latch controller:CONTROLLER_INSTANCE\|current_light\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA controller:CONTROLLER_INSTANCE\|curr_state_LIGHT.L_MEASURING " "Ports D and ENA on the latch are fed by the same signal controller:CONTROLLER_INSTANCE\|curr_state_LIGHT.L_MEASURING" {  } { { "controller.vhd" "" { Text "D:/Documenti/GitHub/EFES_project/tests/final/controller.vhd" 44 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1713550808325 ""}  } { { "controller.vhd" "" { Text "D:/Documenti/GitHub/EFES_project/tests/final/controller.vhd" 252 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1713550808325 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "controller:CONTROLLER_INSTANCE\|current_light\[1\] " "Latch controller:CONTROLLER_INSTANCE\|current_light\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA controller:CONTROLLER_INSTANCE\|curr_state_LIGHT.L_MEASURING " "Ports D and ENA on the latch are fed by the same signal controller:CONTROLLER_INSTANCE\|curr_state_LIGHT.L_MEASURING" {  } { { "controller.vhd" "" { Text "D:/Documenti/GitHub/EFES_project/tests/final/controller.vhd" 44 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1713550808325 ""}  } { { "controller.vhd" "" { Text "D:/Documenti/GitHub/EFES_project/tests/final/controller.vhd" 252 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1713550808325 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "controller:CONTROLLER_INSTANCE\|current_distance\[1\] " "Latch controller:CONTROLLER_INSTANCE\|current_distance\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA controller:CONTROLLER_INSTANCE\|curr_state_DIST.D_MEASURING " "Ports D and ENA on the latch are fed by the same signal controller:CONTROLLER_INSTANCE\|curr_state_DIST.D_MEASURING" {  } { { "controller.vhd" "" { Text "D:/Documenti/GitHub/EFES_project/tests/final/controller.vhd" 41 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1713550808325 ""}  } { { "controller.vhd" "" { Text "D:/Documenti/GitHub/EFES_project/tests/final/controller.vhd" 190 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1713550808325 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "controller:CONTROLLER_INSTANCE\|current_light\[7\] " "Latch controller:CONTROLLER_INSTANCE\|current_light\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA controller:CONTROLLER_INSTANCE\|curr_state_LIGHT.L_MEASURING " "Ports D and ENA on the latch are fed by the same signal controller:CONTROLLER_INSTANCE\|curr_state_LIGHT.L_MEASURING" {  } { { "controller.vhd" "" { Text "D:/Documenti/GitHub/EFES_project/tests/final/controller.vhd" 44 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1713550808325 ""}  } { { "controller.vhd" "" { Text "D:/Documenti/GitHub/EFES_project/tests/final/controller.vhd" 252 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1713550808325 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "controller:CONTROLLER_INSTANCE\|current_light\[0\] " "Latch controller:CONTROLLER_INSTANCE\|current_light\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA controller:CONTROLLER_INSTANCE\|curr_state_LIGHT.L_MEASURING " "Ports D and ENA on the latch are fed by the same signal controller:CONTROLLER_INSTANCE\|curr_state_LIGHT.L_MEASURING" {  } { { "controller.vhd" "" { Text "D:/Documenti/GitHub/EFES_project/tests/final/controller.vhd" 44 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1713550808325 ""}  } { { "controller.vhd" "" { Text "D:/Documenti/GitHub/EFES_project/tests/final/controller.vhd" 252 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1713550808325 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "datapath:DATAPATH_INSTANCE\|PROX_SENSOR_ELEM:proximity_sensor\|prox_sensor:sensor\|distance\[16\] " "Latch datapath:DATAPATH_INSTANCE\|PROX_SENSOR_ELEM:proximity_sensor\|prox_sensor:sensor\|distance\[16\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA datapath:DATAPATH_INSTANCE\|PROX_SENSOR_ELEM:proximity_sensor\|prox_sensor:sensor\|curr_state.FIN_2 " "Ports D and ENA on the latch are fed by the same signal datapath:DATAPATH_INSTANCE\|PROX_SENSOR_ELEM:proximity_sensor\|prox_sensor:sensor\|curr_state.FIN_2" {  } { { "prox_sensor/prox_sensor.vhd" "" { Text "D:/Documenti/GitHub/EFES_project/tests/final/prox_sensor/prox_sensor.vhd" 31 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1713550808325 ""}  } { { "prox_sensor/prox_sensor.vhd" "" { Text "D:/Documenti/GitHub/EFES_project/tests/final/prox_sensor/prox_sensor.vhd" 48 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1713550808325 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "datapath:DATAPATH_INSTANCE\|PROX_SENSOR_ELEM:proximity_sensor\|prox_sensor:sensor\|distance\[17\] " "Latch datapath:DATAPATH_INSTANCE\|PROX_SENSOR_ELEM:proximity_sensor\|prox_sensor:sensor\|distance\[17\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA datapath:DATAPATH_INSTANCE\|PROX_SENSOR_ELEM:proximity_sensor\|prox_sensor:sensor\|curr_state.FIN_2 " "Ports D and ENA on the latch are fed by the same signal datapath:DATAPATH_INSTANCE\|PROX_SENSOR_ELEM:proximity_sensor\|prox_sensor:sensor\|curr_state.FIN_2" {  } { { "prox_sensor/prox_sensor.vhd" "" { Text "D:/Documenti/GitHub/EFES_project/tests/final/prox_sensor/prox_sensor.vhd" 31 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1713550808325 ""}  } { { "prox_sensor/prox_sensor.vhd" "" { Text "D:/Documenti/GitHub/EFES_project/tests/final/prox_sensor/prox_sensor.vhd" 48 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1713550808325 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "datapath:DATAPATH_INSTANCE\|PROX_SENSOR_ELEM:proximity_sensor\|prox_sensor:sensor\|distance\[18\] " "Latch datapath:DATAPATH_INSTANCE\|PROX_SENSOR_ELEM:proximity_sensor\|prox_sensor:sensor\|distance\[18\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA datapath:DATAPATH_INSTANCE\|PROX_SENSOR_ELEM:proximity_sensor\|prox_sensor:sensor\|curr_state.FIN_2 " "Ports D and ENA on the latch are fed by the same signal datapath:DATAPATH_INSTANCE\|PROX_SENSOR_ELEM:proximity_sensor\|prox_sensor:sensor\|curr_state.FIN_2" {  } { { "prox_sensor/prox_sensor.vhd" "" { Text "D:/Documenti/GitHub/EFES_project/tests/final/prox_sensor/prox_sensor.vhd" 31 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1713550808325 ""}  } { { "prox_sensor/prox_sensor.vhd" "" { Text "D:/Documenti/GitHub/EFES_project/tests/final/prox_sensor/prox_sensor.vhd" 48 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1713550808325 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "controller:CONTROLLER_INSTANCE\|current_distance\[0\] " "Latch controller:CONTROLLER_INSTANCE\|current_distance\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA controller:CONTROLLER_INSTANCE\|curr_state_DIST.D_MEASURING " "Ports D and ENA on the latch are fed by the same signal controller:CONTROLLER_INSTANCE\|curr_state_DIST.D_MEASURING" {  } { { "controller.vhd" "" { Text "D:/Documenti/GitHub/EFES_project/tests/final/controller.vhd" 41 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1713550808325 ""}  } { { "controller.vhd" "" { Text "D:/Documenti/GitHub/EFES_project/tests/final/controller.vhd" 190 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1713550808325 ""}
{ "Warning" "WMLS_MLS_CREATED_ALOAD_CCT" "" "Presettable and clearable registers converted to equivalent circuits with latches. Registers power-up to an undefined state, and DEVCLRn places the registers in an undefined state." { { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "datapath:DATAPATH_INSTANCE\|SPI_INTERFACE_ELEM:spi_interface\|internal\[7\] datapath:DATAPATH_INSTANCE\|SPI_INTERFACE_ELEM:spi_interface\|internal\[7\]~_emulated datapath:DATAPATH_INSTANCE\|SPI_INTERFACE_ELEM:spi_interface\|internal\[7\]~1 " "Register \"datapath:DATAPATH_INSTANCE\|SPI_INTERFACE_ELEM:spi_interface\|internal\[7\]\" is converted into an equivalent circuit using register \"datapath:DATAPATH_INSTANCE\|SPI_INTERFACE_ELEM:spi_interface\|internal\[7\]~_emulated\" and latch \"datapath:DATAPATH_INSTANCE\|SPI_INTERFACE_ELEM:spi_interface\|internal\[7\]~1\"" {  } { { "spi/SPI_INTERFACE_ELEM.vhd" "" { Text "D:/Documenti/GitHub/EFES_project/tests/final/spi/SPI_INTERFACE_ELEM.vhd" 36 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1713550808327 "|EFES_PROJECT_ROVER|datapath:DATAPATH_INSTANCE|SPI_INTERFACE_ELEM:spi_interface|internal[7]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "datapath:DATAPATH_INSTANCE\|SPI_INTERFACE_ELEM:spi_interface\|internal\[6\] datapath:DATAPATH_INSTANCE\|SPI_INTERFACE_ELEM:spi_interface\|internal\[6\]~_emulated datapath:DATAPATH_INSTANCE\|SPI_INTERFACE_ELEM:spi_interface\|internal\[6\]~5 " "Register \"datapath:DATAPATH_INSTANCE\|SPI_INTERFACE_ELEM:spi_interface\|internal\[6\]\" is converted into an equivalent circuit using register \"datapath:DATAPATH_INSTANCE\|SPI_INTERFACE_ELEM:spi_interface\|internal\[6\]~_emulated\" and latch \"datapath:DATAPATH_INSTANCE\|SPI_INTERFACE_ELEM:spi_interface\|internal\[6\]~5\"" {  } { { "spi/SPI_INTERFACE_ELEM.vhd" "" { Text "D:/Documenti/GitHub/EFES_project/tests/final/spi/SPI_INTERFACE_ELEM.vhd" 36 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1713550808327 "|EFES_PROJECT_ROVER|datapath:DATAPATH_INSTANCE|SPI_INTERFACE_ELEM:spi_interface|internal[6]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "datapath:DATAPATH_INSTANCE\|SPI_INTERFACE_ELEM:spi_interface\|internal\[5\] datapath:DATAPATH_INSTANCE\|SPI_INTERFACE_ELEM:spi_interface\|internal\[5\]~_emulated datapath:DATAPATH_INSTANCE\|SPI_INTERFACE_ELEM:spi_interface\|internal\[5\]~9 " "Register \"datapath:DATAPATH_INSTANCE\|SPI_INTERFACE_ELEM:spi_interface\|internal\[5\]\" is converted into an equivalent circuit using register \"datapath:DATAPATH_INSTANCE\|SPI_INTERFACE_ELEM:spi_interface\|internal\[5\]~_emulated\" and latch \"datapath:DATAPATH_INSTANCE\|SPI_INTERFACE_ELEM:spi_interface\|internal\[5\]~9\"" {  } { { "spi/SPI_INTERFACE_ELEM.vhd" "" { Text "D:/Documenti/GitHub/EFES_project/tests/final/spi/SPI_INTERFACE_ELEM.vhd" 36 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1713550808327 "|EFES_PROJECT_ROVER|datapath:DATAPATH_INSTANCE|SPI_INTERFACE_ELEM:spi_interface|internal[5]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "datapath:DATAPATH_INSTANCE\|SPI_INTERFACE_ELEM:spi_interface\|internal\[4\] datapath:DATAPATH_INSTANCE\|SPI_INTERFACE_ELEM:spi_interface\|internal\[4\]~_emulated datapath:DATAPATH_INSTANCE\|SPI_INTERFACE_ELEM:spi_interface\|internal\[4\]~13 " "Register \"datapath:DATAPATH_INSTANCE\|SPI_INTERFACE_ELEM:spi_interface\|internal\[4\]\" is converted into an equivalent circuit using register \"datapath:DATAPATH_INSTANCE\|SPI_INTERFACE_ELEM:spi_interface\|internal\[4\]~_emulated\" and latch \"datapath:DATAPATH_INSTANCE\|SPI_INTERFACE_ELEM:spi_interface\|internal\[4\]~13\"" {  } { { "spi/SPI_INTERFACE_ELEM.vhd" "" { Text "D:/Documenti/GitHub/EFES_project/tests/final/spi/SPI_INTERFACE_ELEM.vhd" 36 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1713550808327 "|EFES_PROJECT_ROVER|datapath:DATAPATH_INSTANCE|SPI_INTERFACE_ELEM:spi_interface|internal[4]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "datapath:DATAPATH_INSTANCE\|SPI_INTERFACE_ELEM:spi_interface\|internal\[0\] datapath:DATAPATH_INSTANCE\|SPI_INTERFACE_ELEM:spi_interface\|internal\[0\]~_emulated datapath:DATAPATH_INSTANCE\|SPI_INTERFACE_ELEM:spi_interface\|internal\[0\]~17 " "Register \"datapath:DATAPATH_INSTANCE\|SPI_INTERFACE_ELEM:spi_interface\|internal\[0\]\" is converted into an equivalent circuit using register \"datapath:DATAPATH_INSTANCE\|SPI_INTERFACE_ELEM:spi_interface\|internal\[0\]~_emulated\" and latch \"datapath:DATAPATH_INSTANCE\|SPI_INTERFACE_ELEM:spi_interface\|internal\[0\]~17\"" {  } { { "spi/SPI_INTERFACE_ELEM.vhd" "" { Text "D:/Documenti/GitHub/EFES_project/tests/final/spi/SPI_INTERFACE_ELEM.vhd" 36 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1713550808327 "|EFES_PROJECT_ROVER|datapath:DATAPATH_INSTANCE|SPI_INTERFACE_ELEM:spi_interface|internal[0]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "datapath:DATAPATH_INSTANCE\|SPI_INTERFACE_ELEM:spi_interface\|internal\[1\] datapath:DATAPATH_INSTANCE\|SPI_INTERFACE_ELEM:spi_interface\|internal\[1\]~_emulated datapath:DATAPATH_INSTANCE\|SPI_INTERFACE_ELEM:spi_interface\|internal\[1\]~21 " "Register \"datapath:DATAPATH_INSTANCE\|SPI_INTERFACE_ELEM:spi_interface\|internal\[1\]\" is converted into an equivalent circuit using register \"datapath:DATAPATH_INSTANCE\|SPI_INTERFACE_ELEM:spi_interface\|internal\[1\]~_emulated\" and latch \"datapath:DATAPATH_INSTANCE\|SPI_INTERFACE_ELEM:spi_interface\|internal\[1\]~21\"" {  } { { "spi/SPI_INTERFACE_ELEM.vhd" "" { Text "D:/Documenti/GitHub/EFES_project/tests/final/spi/SPI_INTERFACE_ELEM.vhd" 36 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1713550808327 "|EFES_PROJECT_ROVER|datapath:DATAPATH_INSTANCE|SPI_INTERFACE_ELEM:spi_interface|internal[1]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "datapath:DATAPATH_INSTANCE\|SPI_INTERFACE_ELEM:spi_interface\|internal\[2\] datapath:DATAPATH_INSTANCE\|SPI_INTERFACE_ELEM:spi_interface\|internal\[2\]~_emulated datapath:DATAPATH_INSTANCE\|SPI_INTERFACE_ELEM:spi_interface\|internal\[2\]~25 " "Register \"datapath:DATAPATH_INSTANCE\|SPI_INTERFACE_ELEM:spi_interface\|internal\[2\]\" is converted into an equivalent circuit using register \"datapath:DATAPATH_INSTANCE\|SPI_INTERFACE_ELEM:spi_interface\|internal\[2\]~_emulated\" and latch \"datapath:DATAPATH_INSTANCE\|SPI_INTERFACE_ELEM:spi_interface\|internal\[2\]~25\"" {  } { { "spi/SPI_INTERFACE_ELEM.vhd" "" { Text "D:/Documenti/GitHub/EFES_project/tests/final/spi/SPI_INTERFACE_ELEM.vhd" 36 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1713550808327 "|EFES_PROJECT_ROVER|datapath:DATAPATH_INSTANCE|SPI_INTERFACE_ELEM:spi_interface|internal[2]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "datapath:DATAPATH_INSTANCE\|SPI_INTERFACE_ELEM:spi_interface\|internal\[3\] datapath:DATAPATH_INSTANCE\|SPI_INTERFACE_ELEM:spi_interface\|internal\[3\]~_emulated datapath:DATAPATH_INSTANCE\|SPI_INTERFACE_ELEM:spi_interface\|internal\[3\]~29 " "Register \"datapath:DATAPATH_INSTANCE\|SPI_INTERFACE_ELEM:spi_interface\|internal\[3\]\" is converted into an equivalent circuit using register \"datapath:DATAPATH_INSTANCE\|SPI_INTERFACE_ELEM:spi_interface\|internal\[3\]~_emulated\" and latch \"datapath:DATAPATH_INSTANCE\|SPI_INTERFACE_ELEM:spi_interface\|internal\[3\]~29\"" {  } { { "spi/SPI_INTERFACE_ELEM.vhd" "" { Text "D:/Documenti/GitHub/EFES_project/tests/final/spi/SPI_INTERFACE_ELEM.vhd" 36 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1713550808327 "|EFES_PROJECT_ROVER|datapath:DATAPATH_INSTANCE|SPI_INTERFACE_ELEM:spi_interface|internal[3]"}  } {  } 0 13004 "Presettable and clearable registers converted to equivalent circuits with latches. Registers power-up to an undefined state, and DEVCLRn places the registers in an undefined state." 0 0 "Analysis & Synthesis" 0 -1 1713550808327 ""}
{ "Warning" "WMLS_MLS_ENABLED_OE" "" "TRI or OPNDRN buffers permanently enabled" { { "Warning" "WMLS_MLS_NODE_NAME" "GPIO_1\[0\]~synth " "Node \"GPIO_1\[0\]~synth\"" {  } { { "EFES_PROJECT_ROVER.vhd" "" { Text "D:/Documenti/GitHub/EFES_project/tests/final/EFES_PROJECT_ROVER.vhd" 38 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1713550808406 ""} { "Warning" "WMLS_MLS_NODE_NAME" "GPIO_1\[1\]~synth " "Node \"GPIO_1\[1\]~synth\"" {  } { { "EFES_PROJECT_ROVER.vhd" "" { Text "D:/Documenti/GitHub/EFES_project/tests/final/EFES_PROJECT_ROVER.vhd" 38 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1713550808406 ""} { "Warning" "WMLS_MLS_NODE_NAME" "GPIO_1\[2\]~synth " "Node \"GPIO_1\[2\]~synth\"" {  } { { "EFES_PROJECT_ROVER.vhd" "" { Text "D:/Documenti/GitHub/EFES_project/tests/final/EFES_PROJECT_ROVER.vhd" 38 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1713550808406 ""} { "Warning" "WMLS_MLS_NODE_NAME" "GPIO_1\[3\]~synth " "Node \"GPIO_1\[3\]~synth\"" {  } { { "EFES_PROJECT_ROVER.vhd" "" { Text "D:/Documenti/GitHub/EFES_project/tests/final/EFES_PROJECT_ROVER.vhd" 38 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1713550808406 ""} { "Warning" "WMLS_MLS_NODE_NAME" "GPIO_1\[4\]~synth " "Node \"GPIO_1\[4\]~synth\"" {  } { { "EFES_PROJECT_ROVER.vhd" "" { Text "D:/Documenti/GitHub/EFES_project/tests/final/EFES_PROJECT_ROVER.vhd" 38 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1713550808406 ""} { "Warning" "WMLS_MLS_NODE_NAME" "GPIO_1\[5\]~synth " "Node \"GPIO_1\[5\]~synth\"" {  } { { "EFES_PROJECT_ROVER.vhd" "" { Text "D:/Documenti/GitHub/EFES_project/tests/final/EFES_PROJECT_ROVER.vhd" 38 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1713550808406 ""} { "Warning" "WMLS_MLS_NODE_NAME" "GPIO_1\[15\]~synth " "Node \"GPIO_1\[15\]~synth\"" {  } { { "EFES_PROJECT_ROVER.vhd" "" { Text "D:/Documenti/GitHub/EFES_project/tests/final/EFES_PROJECT_ROVER.vhd" 38 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1713550808406 ""} { "Warning" "WMLS_MLS_NODE_NAME" "GPIO_1\[32\]~synth " "Node \"GPIO_1\[32\]~synth\"" {  } { { "EFES_PROJECT_ROVER.vhd" "" { Text "D:/Documenti/GitHub/EFES_project/tests/final/EFES_PROJECT_ROVER.vhd" 38 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1713550808406 ""}  } {  } 0 13009 "TRI or OPNDRN buffers permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1713550808406 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[0\] GND " "Pin \"LEDR\[0\]\" is stuck at GND" {  } { { "EFES_PROJECT_ROVER.vhd" "" { Text "D:/Documenti/GitHub/EFES_project/tests/final/EFES_PROJECT_ROVER.vhd" 23 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1713550808406 "|EFES_PROJECT_ROVER|LEDR[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[1\] GND " "Pin \"LEDR\[1\]\" is stuck at GND" {  } { { "EFES_PROJECT_ROVER.vhd" "" { Text "D:/Documenti/GitHub/EFES_project/tests/final/EFES_PROJECT_ROVER.vhd" 23 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1713550808406 "|EFES_PROJECT_ROVER|LEDR[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[2\] GND " "Pin \"LEDR\[2\]\" is stuck at GND" {  } { { "EFES_PROJECT_ROVER.vhd" "" { Text "D:/Documenti/GitHub/EFES_project/tests/final/EFES_PROJECT_ROVER.vhd" 23 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1713550808406 "|EFES_PROJECT_ROVER|LEDR[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[3\] GND " "Pin \"LEDR\[3\]\" is stuck at GND" {  } { { "EFES_PROJECT_ROVER.vhd" "" { Text "D:/Documenti/GitHub/EFES_project/tests/final/EFES_PROJECT_ROVER.vhd" 23 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1713550808406 "|EFES_PROJECT_ROVER|LEDR[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[4\] GND " "Pin \"LEDR\[4\]\" is stuck at GND" {  } { { "EFES_PROJECT_ROVER.vhd" "" { Text "D:/Documenti/GitHub/EFES_project/tests/final/EFES_PROJECT_ROVER.vhd" 23 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1713550808406 "|EFES_PROJECT_ROVER|LEDR[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[5\] GND " "Pin \"LEDR\[5\]\" is stuck at GND" {  } { { "EFES_PROJECT_ROVER.vhd" "" { Text "D:/Documenti/GitHub/EFES_project/tests/final/EFES_PROJECT_ROVER.vhd" 23 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1713550808406 "|EFES_PROJECT_ROVER|LEDR[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[6\] GND " "Pin \"LEDR\[6\]\" is stuck at GND" {  } { { "EFES_PROJECT_ROVER.vhd" "" { Text "D:/Documenti/GitHub/EFES_project/tests/final/EFES_PROJECT_ROVER.vhd" 23 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1713550808406 "|EFES_PROJECT_ROVER|LEDR[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[7\] GND " "Pin \"LEDR\[7\]\" is stuck at GND" {  } { { "EFES_PROJECT_ROVER.vhd" "" { Text "D:/Documenti/GitHub/EFES_project/tests/final/EFES_PROJECT_ROVER.vhd" 23 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1713550808406 "|EFES_PROJECT_ROVER|LEDR[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[8\] GND " "Pin \"LEDR\[8\]\" is stuck at GND" {  } { { "EFES_PROJECT_ROVER.vhd" "" { Text "D:/Documenti/GitHub/EFES_project/tests/final/EFES_PROJECT_ROVER.vhd" 23 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1713550808406 "|EFES_PROJECT_ROVER|LEDR[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[9\] GND " "Pin \"LEDR\[9\]\" is stuck at GND" {  } { { "EFES_PROJECT_ROVER.vhd" "" { Text "D:/Documenti/GitHub/EFES_project/tests/final/EFES_PROJECT_ROVER.vhd" 23 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1713550808406 "|EFES_PROJECT_ROVER|LEDR[9]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_BLANK_N VCC " "Pin \"VGA_BLANK_N\" is stuck at VCC" {  } { { "EFES_PROJECT_ROVER.vhd" "" { Text "D:/Documenti/GitHub/EFES_project/tests/final/EFES_PROJECT_ROVER.vhd" 29 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1713550808406 "|EFES_PROJECT_ROVER|VGA_BLANK_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_SYNC_N GND " "Pin \"VGA_SYNC_N\" is stuck at GND" {  } { { "EFES_PROJECT_ROVER.vhd" "" { Text "D:/Documenti/GitHub/EFES_project/tests/final/EFES_PROJECT_ROVER.vhd" 32 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1713550808406 "|EFES_PROJECT_ROVER|VGA_SYNC_N"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1713550808406 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1713550808596 ""}
{ "Critical Warning" "WFTM_FTM_POWER_UP_HIGH_IGNORED_GROUP" "" "Ignored Power-Up Level option on the following registers" { { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "clk_div:clk_divisor\|count\[31\] Low " "Register clk_div:clk_divisor\|count\[31\] will power up to Low" {  } { { "clk_div.vhd" "" { Text "D:/Documenti/GitHub/EFES_project/tests/final/clk_div.vhd" 25 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1713550808827 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "clk_div:clk_divisor\|count\[0\] Low " "Register clk_div:clk_divisor\|count\[0\] will power up to Low" {  } { { "clk_div.vhd" "" { Text "D:/Documenti/GitHub/EFES_project/tests/final/clk_div.vhd" 25 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1713550808827 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "datapath:DATAPATH_INSTANCE\|SAR_ADC_ELEM:sar_adc\|SAR_DP:sar\|counter:count\|value\[0\] Low " "Register datapath:DATAPATH_INSTANCE\|SAR_ADC_ELEM:sar_adc\|SAR_DP:sar\|counter:count\|value\[0\] will power up to Low" {  } { { "adc/counter.vhd" "" { Text "D:/Documenti/GitHub/EFES_project/tests/final/adc/counter.vhd" 27 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1713550808827 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "datapath:DATAPATH_INSTANCE\|SAR_ADC_ELEM:sar_adc\|SAR_DP:sar\|counter:count\|value\[3\] High " "Register datapath:DATAPATH_INSTANCE\|SAR_ADC_ELEM:sar_adc\|SAR_DP:sar\|counter:count\|value\[3\] will power up to High" {  } { { "adc/counter.vhd" "" { Text "D:/Documenti/GitHub/EFES_project/tests/final/adc/counter.vhd" 27 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1713550808827 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "datapath:DATAPATH_INSTANCE\|SAR_ADC_ELEM:sar_adc\|SAR_DP:sar\|counter:count\|value\[31\] Low " "Register datapath:DATAPATH_INSTANCE\|SAR_ADC_ELEM:sar_adc\|SAR_DP:sar\|counter:count\|value\[31\] will power up to Low" {  } { { "adc/counter.vhd" "" { Text "D:/Documenti/GitHub/EFES_project/tests/final/adc/counter.vhd" 27 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1713550808827 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "datapath:DATAPATH_INSTANCE\|PWM_ELEM:pwm\|clk_cnt\[31\] Low " "Register datapath:DATAPATH_INSTANCE\|PWM_ELEM:pwm\|clk_cnt\[31\] will power up to Low" {  } { { "pwm/PWM_ELEM.vhd" "" { Text "D:/Documenti/GitHub/EFES_project/tests/final/pwm/PWM_ELEM.vhd" 31 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1713550808827 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "datapath:DATAPATH_INSTANCE\|PWM_ELEM:pwm\|clk_cnt\[0\] Low " "Register datapath:DATAPATH_INSTANCE\|PWM_ELEM:pwm\|clk_cnt\[0\] will power up to Low" {  } { { "pwm/PWM_ELEM.vhd" "" { Text "D:/Documenti/GitHub/EFES_project/tests/final/pwm/PWM_ELEM.vhd" 31 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1713550808827 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "datapath:DATAPATH_INSTANCE\|counter:light_counter\|value\[0\] Low " "Register datapath:DATAPATH_INSTANCE\|counter:light_counter\|value\[0\] will power up to Low" {  } { { "adc/counter.vhd" "" { Text "D:/Documenti/GitHub/EFES_project/tests/final/adc/counter.vhd" 27 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1713550808827 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "datapath:DATAPATH_INSTANCE\|counter:light_counter\|value\[5\] High " "Register datapath:DATAPATH_INSTANCE\|counter:light_counter\|value\[5\] will power up to High" {  } { { "adc/counter.vhd" "" { Text "D:/Documenti/GitHub/EFES_project/tests/final/adc/counter.vhd" 27 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1713550808827 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "datapath:DATAPATH_INSTANCE\|counter:light_counter\|value\[7\] High " "Register datapath:DATAPATH_INSTANCE\|counter:light_counter\|value\[7\] will power up to High" {  } { { "adc/counter.vhd" "" { Text "D:/Documenti/GitHub/EFES_project/tests/final/adc/counter.vhd" 27 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1713550808827 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "datapath:DATAPATH_INSTANCE\|counter:light_counter\|value\[9\] High " "Register datapath:DATAPATH_INSTANCE\|counter:light_counter\|value\[9\] will power up to High" {  } { { "adc/counter.vhd" "" { Text "D:/Documenti/GitHub/EFES_project/tests/final/adc/counter.vhd" 27 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1713550808827 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "datapath:DATAPATH_INSTANCE\|counter:light_counter\|value\[10\] High " "Register datapath:DATAPATH_INSTANCE\|counter:light_counter\|value\[10\] will power up to High" {  } { { "adc/counter.vhd" "" { Text "D:/Documenti/GitHub/EFES_project/tests/final/adc/counter.vhd" 27 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1713550808827 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "datapath:DATAPATH_INSTANCE\|counter:light_counter\|value\[15\] High " "Register datapath:DATAPATH_INSTANCE\|counter:light_counter\|value\[15\] will power up to High" {  } { { "adc/counter.vhd" "" { Text "D:/Documenti/GitHub/EFES_project/tests/final/adc/counter.vhd" 27 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1713550808827 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "datapath:DATAPATH_INSTANCE\|counter:light_counter\|value\[16\] High " "Register datapath:DATAPATH_INSTANCE\|counter:light_counter\|value\[16\] will power up to High" {  } { { "adc/counter.vhd" "" { Text "D:/Documenti/GitHub/EFES_project/tests/final/adc/counter.vhd" 27 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1713550808827 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "datapath:DATAPATH_INSTANCE\|counter:light_counter\|value\[31\] Low " "Register datapath:DATAPATH_INSTANCE\|counter:light_counter\|value\[31\] will power up to Low" {  } { { "adc/counter.vhd" "" { Text "D:/Documenti/GitHub/EFES_project/tests/final/adc/counter.vhd" 27 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1713550808827 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "datapath:DATAPATH_INSTANCE\|counter:motor_counter\|value\[0\] Low " "Register datapath:DATAPATH_INSTANCE\|counter:motor_counter\|value\[0\] will power up to Low" {  } { { "adc/counter.vhd" "" { Text "D:/Documenti/GitHub/EFES_project/tests/final/adc/counter.vhd" 27 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1713550808827 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "datapath:DATAPATH_INSTANCE\|counter:motor_counter\|value\[6\] High " "Register datapath:DATAPATH_INSTANCE\|counter:motor_counter\|value\[6\] will power up to High" {  } { { "adc/counter.vhd" "" { Text "D:/Documenti/GitHub/EFES_project/tests/final/adc/counter.vhd" 27 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1713550808827 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "datapath:DATAPATH_INSTANCE\|counter:motor_counter\|value\[8\] High " "Register datapath:DATAPATH_INSTANCE\|counter:motor_counter\|value\[8\] will power up to High" {  } { { "adc/counter.vhd" "" { Text "D:/Documenti/GitHub/EFES_project/tests/final/adc/counter.vhd" 27 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1713550808827 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "datapath:DATAPATH_INSTANCE\|counter:motor_counter\|value\[10\] High " "Register datapath:DATAPATH_INSTANCE\|counter:motor_counter\|value\[10\] will power up to High" {  } { { "adc/counter.vhd" "" { Text "D:/Documenti/GitHub/EFES_project/tests/final/adc/counter.vhd" 27 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1713550808827 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "datapath:DATAPATH_INSTANCE\|counter:motor_counter\|value\[11\] High " "Register datapath:DATAPATH_INSTANCE\|counter:motor_counter\|value\[11\] will power up to High" {  } { { "adc/counter.vhd" "" { Text "D:/Documenti/GitHub/EFES_project/tests/final/adc/counter.vhd" 27 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1713550808827 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "datapath:DATAPATH_INSTANCE\|counter:motor_counter\|value\[16\] High " "Register datapath:DATAPATH_INSTANCE\|counter:motor_counter\|value\[16\] will power up to High" {  } { { "adc/counter.vhd" "" { Text "D:/Documenti/GitHub/EFES_project/tests/final/adc/counter.vhd" 27 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1713550808827 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "datapath:DATAPATH_INSTANCE\|counter:motor_counter\|value\[17\] High " "Register datapath:DATAPATH_INSTANCE\|counter:motor_counter\|value\[17\] will power up to High" {  } { { "adc/counter.vhd" "" { Text "D:/Documenti/GitHub/EFES_project/tests/final/adc/counter.vhd" 27 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1713550808827 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "datapath:DATAPATH_INSTANCE\|counter:motor_counter\|value\[31\] Low " "Register datapath:DATAPATH_INSTANCE\|counter:motor_counter\|value\[31\] will power up to Low" {  } { { "adc/counter.vhd" "" { Text "D:/Documenti/GitHub/EFES_project/tests/final/adc/counter.vhd" 27 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1713550808827 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "datapath:DATAPATH_INSTANCE\|counter:dist_counter\|value\[0\] Low " "Register datapath:DATAPATH_INSTANCE\|counter:dist_counter\|value\[0\] will power up to Low" {  } { { "adc/counter.vhd" "" { Text "D:/Documenti/GitHub/EFES_project/tests/final/adc/counter.vhd" 27 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1713550808827 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "datapath:DATAPATH_INSTANCE\|counter:dist_counter\|value\[3\] High " "Register datapath:DATAPATH_INSTANCE\|counter:dist_counter\|value\[3\] will power up to High" {  } { { "adc/counter.vhd" "" { Text "D:/Documenti/GitHub/EFES_project/tests/final/adc/counter.vhd" 27 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1713550808827 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "datapath:DATAPATH_INSTANCE\|counter:dist_counter\|value\[6\] High " "Register datapath:DATAPATH_INSTANCE\|counter:dist_counter\|value\[6\] will power up to High" {  } { { "adc/counter.vhd" "" { Text "D:/Documenti/GitHub/EFES_project/tests/final/adc/counter.vhd" 27 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1713550808827 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "datapath:DATAPATH_INSTANCE\|counter:dist_counter\|value\[7\] High " "Register datapath:DATAPATH_INSTANCE\|counter:dist_counter\|value\[7\] will power up to High" {  } { { "adc/counter.vhd" "" { Text "D:/Documenti/GitHub/EFES_project/tests/final/adc/counter.vhd" 27 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1713550808827 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "datapath:DATAPATH_INSTANCE\|counter:dist_counter\|value\[31\] Low " "Register datapath:DATAPATH_INSTANCE\|counter:dist_counter\|value\[31\] will power up to Low" {  } { { "adc/counter.vhd" "" { Text "D:/Documenti/GitHub/EFES_project/tests/final/adc/counter.vhd" 27 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1713550808827 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "datapath:DATAPATH_INSTANCE\|PROX_SENSOR_ELEM:proximity_sensor\|start_counter:start_count\|value\[0\] Low " "Register datapath:DATAPATH_INSTANCE\|PROX_SENSOR_ELEM:proximity_sensor\|start_counter:start_count\|value\[0\] will power up to Low" {  } { { "prox_sensor/start_counter.vhd" "" { Text "D:/Documenti/GitHub/EFES_project/tests/final/prox_sensor/start_counter.vhd" 24 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1713550808827 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "datapath:DATAPATH_INSTANCE\|PROX_SENSOR_ELEM:proximity_sensor\|start_counter:start_count\|value\[3\] High " "Register datapath:DATAPATH_INSTANCE\|PROX_SENSOR_ELEM:proximity_sensor\|start_counter:start_count\|value\[3\] will power up to High" {  } { { "prox_sensor/start_counter.vhd" "" { Text "D:/Documenti/GitHub/EFES_project/tests/final/prox_sensor/start_counter.vhd" 24 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1713550808827 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "datapath:DATAPATH_INSTANCE\|PROX_SENSOR_ELEM:proximity_sensor\|start_counter:start_count\|value\[4\] High " "Register datapath:DATAPATH_INSTANCE\|PROX_SENSOR_ELEM:proximity_sensor\|start_counter:start_count\|value\[4\] will power up to High" {  } { { "prox_sensor/start_counter.vhd" "" { Text "D:/Documenti/GitHub/EFES_project/tests/final/prox_sensor/start_counter.vhd" 24 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1713550808827 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "datapath:DATAPATH_INSTANCE\|PROX_SENSOR_ELEM:proximity_sensor\|start_counter:start_count\|value\[7\] High " "Register datapath:DATAPATH_INSTANCE\|PROX_SENSOR_ELEM:proximity_sensor\|start_counter:start_count\|value\[7\] will power up to High" {  } { { "prox_sensor/start_counter.vhd" "" { Text "D:/Documenti/GitHub/EFES_project/tests/final/prox_sensor/start_counter.vhd" 24 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1713550808827 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "datapath:DATAPATH_INSTANCE\|PROX_SENSOR_ELEM:proximity_sensor\|start_counter:start_count\|value\[11\] High " "Register datapath:DATAPATH_INSTANCE\|PROX_SENSOR_ELEM:proximity_sensor\|start_counter:start_count\|value\[11\] will power up to High" {  } { { "prox_sensor/start_counter.vhd" "" { Text "D:/Documenti/GitHub/EFES_project/tests/final/prox_sensor/start_counter.vhd" 24 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1713550808827 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "datapath:DATAPATH_INSTANCE\|PROX_SENSOR_ELEM:proximity_sensor\|start_counter:start_count\|value\[31\] Low " "Register datapath:DATAPATH_INSTANCE\|PROX_SENSOR_ELEM:proximity_sensor\|start_counter:start_count\|value\[31\] will power up to Low" {  } { { "prox_sensor/start_counter.vhd" "" { Text "D:/Documenti/GitHub/EFES_project/tests/final/prox_sensor/start_counter.vhd" 24 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1713550808827 ""}  } {  } 1 18061 "Ignored Power-Up Level option on the following registers" 0 0 "Analysis & Synthesis" 0 -1 1713550808827 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1713550809643 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1713550809643 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "13 " "Design contains 13 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY_N\[1\] " "No output dependent on input pin \"KEY_N\[1\]\"" {  } { { "EFES_PROJECT_ROVER.vhd" "" { Text "D:/Documenti/GitHub/EFES_project/tests/final/EFES_PROJECT_ROVER.vhd" 20 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1713550810365 "|EFES_PROJECT_ROVER|KEY_N[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY_N\[2\] " "No output dependent on input pin \"KEY_N\[2\]\"" {  } { { "EFES_PROJECT_ROVER.vhd" "" { Text "D:/Documenti/GitHub/EFES_project/tests/final/EFES_PROJECT_ROVER.vhd" 20 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1713550810365 "|EFES_PROJECT_ROVER|KEY_N[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY_N\[3\] " "No output dependent on input pin \"KEY_N\[3\]\"" {  } { { "EFES_PROJECT_ROVER.vhd" "" { Text "D:/Documenti/GitHub/EFES_project/tests/final/EFES_PROJECT_ROVER.vhd" 20 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1713550810365 "|EFES_PROJECT_ROVER|KEY_N[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[0\] " "No output dependent on input pin \"SW\[0\]\"" {  } { { "EFES_PROJECT_ROVER.vhd" "" { Text "D:/Documenti/GitHub/EFES_project/tests/final/EFES_PROJECT_ROVER.vhd" 26 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1713550810365 "|EFES_PROJECT_ROVER|SW[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[1\] " "No output dependent on input pin \"SW\[1\]\"" {  } { { "EFES_PROJECT_ROVER.vhd" "" { Text "D:/Documenti/GitHub/EFES_project/tests/final/EFES_PROJECT_ROVER.vhd" 26 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1713550810365 "|EFES_PROJECT_ROVER|SW[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[2\] " "No output dependent on input pin \"SW\[2\]\"" {  } { { "EFES_PROJECT_ROVER.vhd" "" { Text "D:/Documenti/GitHub/EFES_project/tests/final/EFES_PROJECT_ROVER.vhd" 26 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1713550810365 "|EFES_PROJECT_ROVER|SW[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[3\] " "No output dependent on input pin \"SW\[3\]\"" {  } { { "EFES_PROJECT_ROVER.vhd" "" { Text "D:/Documenti/GitHub/EFES_project/tests/final/EFES_PROJECT_ROVER.vhd" 26 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1713550810365 "|EFES_PROJECT_ROVER|SW[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[4\] " "No output dependent on input pin \"SW\[4\]\"" {  } { { "EFES_PROJECT_ROVER.vhd" "" { Text "D:/Documenti/GitHub/EFES_project/tests/final/EFES_PROJECT_ROVER.vhd" 26 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1713550810365 "|EFES_PROJECT_ROVER|SW[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[5\] " "No output dependent on input pin \"SW\[5\]\"" {  } { { "EFES_PROJECT_ROVER.vhd" "" { Text "D:/Documenti/GitHub/EFES_project/tests/final/EFES_PROJECT_ROVER.vhd" 26 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1713550810365 "|EFES_PROJECT_ROVER|SW[5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[6\] " "No output dependent on input pin \"SW\[6\]\"" {  } { { "EFES_PROJECT_ROVER.vhd" "" { Text "D:/Documenti/GitHub/EFES_project/tests/final/EFES_PROJECT_ROVER.vhd" 26 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1713550810365 "|EFES_PROJECT_ROVER|SW[6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[7\] " "No output dependent on input pin \"SW\[7\]\"" {  } { { "EFES_PROJECT_ROVER.vhd" "" { Text "D:/Documenti/GitHub/EFES_project/tests/final/EFES_PROJECT_ROVER.vhd" 26 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1713550810365 "|EFES_PROJECT_ROVER|SW[7]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[8\] " "No output dependent on input pin \"SW\[8\]\"" {  } { { "EFES_PROJECT_ROVER.vhd" "" { Text "D:/Documenti/GitHub/EFES_project/tests/final/EFES_PROJECT_ROVER.vhd" 26 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1713550810365 "|EFES_PROJECT_ROVER|SW[8]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[9\] " "No output dependent on input pin \"SW\[9\]\"" {  } { { "EFES_PROJECT_ROVER.vhd" "" { Text "D:/Documenti/GitHub/EFES_project/tests/final/EFES_PROJECT_ROVER.vhd" 26 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1713550810365 "|EFES_PROJECT_ROVER|SW[9]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1713550810365 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "798 " "Implemented 798 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "15 " "Implemented 15 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1713550810368 ""} { "Info" "ICUT_CUT_TM_OPINS" "63 " "Implemented 63 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1713550810368 ""} { "Info" "ICUT_CUT_TM_BIDIRS" "72 " "Implemented 72 bidirectional pins" {  } {  } 0 21060 "Implemented %1!d! bidirectional pins" 0 0 "Design Software" 0 -1 1713550810368 ""} { "Info" "ICUT_CUT_TM_LCELLS" "647 " "Implemented 647 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1713550810368 ""} { "Info" "ICUT_CUT_TM_DSP_ELEM" "1 " "Implemented 1 DSP elements" {  } {  } 0 21062 "Implemented %1!d! DSP elements" 0 0 "Design Software" 0 -1 1713550810368 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1713550810368 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 291 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 291 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4935 " "Peak virtual memory: 4935 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1713550810403 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Apr 19 20:20:10 2024 " "Processing ended: Fri Apr 19 20:20:10 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1713550810403 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:16 " "Elapsed time: 00:00:16" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1713550810403 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:08 " "Total CPU time (on all processors): 00:00:08" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1713550810403 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1713550810403 ""}
