

================================================================
== Vitis HLS Report for 'main_Pipeline_VITIS_LOOP_78_9_VITIS_LOOP_79_10'
================================================================
* Date:           Mon Aug 12 18:53:26 2024

* Version:        2023.2 (Build 4023990 on Oct 11 2023)
* Project:        covariance
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  5.00 ns|  4.815 ns|     1.35 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+------+------+---------+
    |  Latency (cycles) |   Latency (absolute)  |   Interval  | Pipeline|
    |   min   |   max   |    min    |    max    |  min |  max |   Type  |
    +---------+---------+-----------+-----------+------+------+---------+
    |     2056|     2056|  10.280 us|  10.280 us|  2056|  2056|       no|
    +---------+---------+-----------+-----------+------+------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +------------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                                    |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |              Loop Name             |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +------------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_78_9_VITIS_LOOP_79_10  |     2054|     2054|         9|          2|          1|  1024|       yes|
        +------------------------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|    203|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        -|    -|       -|      -|    -|
|Memory           |        -|    -|       -|      -|    -|
|Multiplexer      |        -|    -|       -|    140|    -|
|Register         |        -|    -|     212|     32|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        0|    0|     212|    375|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      280|  220|  106400|  53200|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |        0|    0|      ~0|     ~0|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    +---------------------------------+-----------------------------+---------+----+---+----+-----+
    |             Instance            |            Module           | BRAM_18K| DSP| FF| LUT| URAM|
    +---------------------------------+-----------------------------+---------+----+---+----+-----+
    |fcmp_32ns_32ns_1_4_no_dsp_1_U95  |fcmp_32ns_32ns_1_4_no_dsp_1  |        0|   0|  0|   0|    0|
    +---------------------------------+-----------------------------+---------+----+---+----+-----+
    |Total                            |                             |        0|   0|  0|   0|    0|
    +---------------------------------+-----------------------------+---------+----+---+----+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +-------------------------+----------+----+---+----+------------+------------+
    |      Variable Name      | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-------------------------+----------+----+---+----+------------+------------+
    |add_ln78_1_fu_162_p2     |         +|   0|  0|  14|           6|           1|
    |add_ln78_fu_136_p2       |         +|   0|  0|  12|          11|           1|
    |add_ln79_fu_199_p2       |         +|   0|  0|  14|           6|           1|
    |add_ln80_fu_193_p2       |         +|   0|  0|  13|          10|          10|
    |res_fu_303_p2            |         +|   0|  0|  12|          11|          11|
    |and_ln80_1_fu_294_p2     |       and|   0|  0|   2|           1|           1|
    |and_ln80_fu_288_p2       |       and|   0|  0|   2|           1|           1|
    |icmp_ln78_fu_130_p2      |      icmp|   0|  0|  12|          11|          12|
    |icmp_ln79_fu_148_p2      |      icmp|   0|  0|  14|           6|           7|
    |icmp_ln80_1_fu_259_p2    |      icmp|   0|  0|  30|          23|           1|
    |icmp_ln80_2_fu_265_p2    |      icmp|   0|  0|  15|           8|           2|
    |icmp_ln80_3_fu_271_p2    |      icmp|   0|  0|  30|          23|           1|
    |icmp_ln80_fu_253_p2      |      icmp|   0|  0|  15|           8|           2|
    |or_ln80_1_fu_284_p2      |        or|   0|  0|   2|           1|           1|
    |or_ln80_fu_280_p2        |        or|   0|  0|   2|           1|           1|
    |select_ln78_1_fu_173_p3  |    select|   0|  0|   6|           1|           6|
    |select_ln78_fu_154_p3    |    select|   0|  0|   6|           1|           1|
    |ap_enable_pp0            |       xor|   0|  0|   2|           1|           2|
    +-------------------------+----------+----+---+----+------------+------------+
    |Total                    |          |   0|  0| 203|         130|          62|
    +-------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +---------------------------------------+----+-----------+-----+-----------+
    |                  Name                 | LUT| Input Size| Bits| Total Bits|
    +---------------------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                              |  14|          3|    1|          3|
    |ap_done_int                            |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter0                |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1                |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter4                |   9|          2|    1|          2|
    |ap_loop_exit_ready_pp0_iter1_reg       |   9|          2|    1|          2|
    |ap_loop_exit_ready_pp0_iter2_reg       |   9|          2|    1|          2|
    |ap_loop_exit_ready_pp0_iter3_reg       |   9|          2|    1|          2|
    |ap_sig_allocacmp_i_load                |   9|          2|    6|         12|
    |ap_sig_allocacmp_indvar_flatten8_load  |   9|          2|   11|         22|
    |ap_sig_allocacmp_j_load                |   9|          2|    6|         12|
    |i_fu_62                                |   9|          2|    6|         12|
    |indvar_flatten8_fu_66                  |   9|          2|   11|         22|
    |j_fu_58                                |   9|          2|    6|         12|
    |res_1_fu_54                            |   9|          2|   11|         22|
    +---------------------------------------+----+-----------+-----+-----------+
    |Total                                  | 140|         31|   65|        131|
    +---------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +-----------------------------------+----+----+-----+-----------+
    |                Name               | FF | LUT| Bits| Const Bits|
    +-----------------------------------+----+----+-----+-----------+
    |add_ln78_1_reg_367                 |   6|   0|    6|          0|
    |add_ln80_reg_372                   |  10|   0|   10|          0|
    |ap_CS_fsm                          |   2|   0|    2|          0|
    |ap_done_reg                        |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter0_reg        |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter3            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter4            |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter1_reg   |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter2_reg   |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter3_reg   |   1|   0|    1|          0|
    |cov_load_13_reg_393                |  32|   0|   32|          0|
    |cov_load_reg_387                   |  32|   0|   32|          0|
    |i_fu_62                            |   6|   0|    6|          0|
    |i_load_reg_351                     |   6|   0|    6|          0|
    |icmp_ln78_reg_347                  |   1|   0|    1|          0|
    |icmp_ln79_reg_356                  |   1|   0|    1|          0|
    |icmp_ln80_1_reg_404                |   1|   0|    1|          0|
    |icmp_ln80_1_reg_404_pp0_iter3_reg  |   1|   0|    1|          0|
    |icmp_ln80_2_reg_409                |   1|   0|    1|          0|
    |icmp_ln80_2_reg_409_pp0_iter3_reg  |   1|   0|    1|          0|
    |icmp_ln80_3_reg_414                |   1|   0|    1|          0|
    |icmp_ln80_3_reg_414_pp0_iter3_reg  |   1|   0|    1|          0|
    |icmp_ln80_reg_399                  |   1|   0|    1|          0|
    |icmp_ln80_reg_399_pp0_iter3_reg    |   1|   0|    1|          0|
    |indvar_flatten8_fu_66              |  11|   0|   11|          0|
    |j_fu_58                            |   6|   0|    6|          0|
    |res_1_fu_54                        |  11|   0|   11|          0|
    |select_ln78_reg_361                |   6|   0|    6|          0|
    |tmp_2_reg_419                      |   1|   0|    1|          0|
    |icmp_ln78_reg_347                  |  64|  32|    1|          0|
    +-----------------------------------+----+----+-----+-----------+
    |Total                              | 212|  32|  149|          0|
    +-----------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+------------------+-----+-----+------------+------------------------------------------------+--------------+
|     RTL Ports    | Dir | Bits|  Protocol  |                  Source Object                 |    C Type    |
+------------------+-----+-----+------------+------------------------------------------------+--------------+
|ap_clk            |   in|    1|  ap_ctrl_hs|  main_Pipeline_VITIS_LOOP_78_9_VITIS_LOOP_79_10|  return value|
|ap_rst            |   in|    1|  ap_ctrl_hs|  main_Pipeline_VITIS_LOOP_78_9_VITIS_LOOP_79_10|  return value|
|ap_start          |   in|    1|  ap_ctrl_hs|  main_Pipeline_VITIS_LOOP_78_9_VITIS_LOOP_79_10|  return value|
|ap_done           |  out|    1|  ap_ctrl_hs|  main_Pipeline_VITIS_LOOP_78_9_VITIS_LOOP_79_10|  return value|
|ap_idle           |  out|    1|  ap_ctrl_hs|  main_Pipeline_VITIS_LOOP_78_9_VITIS_LOOP_79_10|  return value|
|ap_ready          |  out|    1|  ap_ctrl_hs|  main_Pipeline_VITIS_LOOP_78_9_VITIS_LOOP_79_10|  return value|
|cov_address0      |  out|   10|   ap_memory|                                             cov|         array|
|cov_ce0           |  out|    1|   ap_memory|                                             cov|         array|
|cov_q0            |   in|   32|   ap_memory|                                             cov|         array|
|cov_s_address0    |  out|   10|   ap_memory|                                           cov_s|         array|
|cov_s_ce0         |  out|    1|   ap_memory|                                           cov_s|         array|
|cov_s_q0          |   in|   32|   ap_memory|                                           cov_s|         array|
|res_1_out         |  out|   11|      ap_vld|                                       res_1_out|       pointer|
|res_1_out_ap_vld  |  out|    1|      ap_vld|                                       res_1_out|       pointer|
+------------------+-----+-----+------------+------------------------------------------------+--------------+

