[
    {
        "root": "../system/Atmel\\SAM3A_DFP\\1.0.50",
        "series": "SAM3A",
        "device": "ATSAM3A4C",
        "core": "Cortex-M3",
        "endian": "Little-endian",
        "mpu": "MPU",
        "fpu": "NO_FPU",
        "header": "include/sam.h",
        "define": "__SAM3A4C__",
        "romstart": "0x00080000",
        "romsize": "0x00020000",
        "ramstart": "0x20000000",
        "ramsize": "0x00008000",
        "family": "SAM3",
        "defines": {
            "__CM3_REV": "0x0200U",
            "__MPU_PRESENT": "1U",
            "__FPU_PRESENT": "0U",
            "__NVIC_PRIO_BITS": "4U",
            "__Vendor_SysTickConfig": "0U"
        }
    },
    {
        "root": "../system/Atmel\\SAM3A_DFP\\1.0.50",
        "series": "SAM3A",
        "device": "ATSAM3A8C",
        "core": "Cortex-M3",
        "endian": "Little-endian",
        "mpu": "MPU",
        "fpu": "NO_FPU",
        "header": "include/sam.h",
        "define": "__SAM3A8C__",
        "romstart": "0x00080000",
        "romsize": "0x00040000",
        "ramstart": "0x20000000",
        "ramsize": "0x00010000",
        "family": "SAM3",
        "defines": {
            "__CM3_REV": "0x0200U",
            "__MPU_PRESENT": "1U",
            "__FPU_PRESENT": "0U",
            "__NVIC_PRIO_BITS": "4U",
            "__Vendor_SysTickConfig": "0U"
        }
    },
    {
        "root": "../system/Atmel\\SAM3N_DFP\\1.0.62",
        "series": "SAM3N",
        "device": "ATSAM3N1A",
        "core": "Cortex-M3",
        "endian": "Little-endian",
        "mpu": "NO_MPU",
        "fpu": "NO_FPU",
        "header": "include/sam.h",
        "define": "__SAM3N1A__",
        "romstart": "0x00400000",
        "romsize": "0x00010000",
        "ramstart": "0x20000000",
        "ramsize": "0x00002000",
        "family": "SAM3",
        "defines": {
            "__CM3_REV": "0x0200U",
            "__MPU_PRESENT": "0U",
            "__FPU_PRESENT": "0U",
            "__NVIC_PRIO_BITS": "4U",
            "__Vendor_SysTickConfig": "0U"
        }
    },
    {
        "root": "../system/Atmel\\SAM3N_DFP\\1.0.62",
        "series": "SAM3N",
        "device": "ATSAM3N00B",
        "core": "Cortex-M3",
        "endian": "Little-endian",
        "mpu": "NO_MPU",
        "fpu": "NO_FPU",
        "header": "include/sam.h",
        "define": "__SAM3N00B__",
        "romstart": "0x00400000",
        "romsize": "0x00004000",
        "ramstart": "0x20000000",
        "ramsize": "0x00001000",
        "family": "SAM3",
        "defines": {
            "__CM3_REV": "0x0200U",
            "__MPU_PRESENT": "0U",
            "__FPU_PRESENT": "0U",
            "__NVIC_PRIO_BITS": "4U",
            "__Vendor_SysTickConfig": "0U"
        }
    },
    {
        "root": "../system/Atmel\\SAM3N_DFP\\1.0.62",
        "series": "SAM3N",
        "device": "ATSAM3N00A",
        "core": "Cortex-M3",
        "endian": "Little-endian",
        "mpu": "NO_MPU",
        "fpu": "NO_FPU",
        "header": "include/sam.h",
        "define": "__SAM3N00A__",
        "romstart": "0x00400000",
        "romsize": "0x00004000",
        "ramstart": "0x20000000",
        "ramsize": "0x00001000",
        "family": "SAM3",
        "defines": {
            "__CM3_REV": "0x0200U",
            "__MPU_PRESENT": "0U",
            "__FPU_PRESENT": "0U",
            "__NVIC_PRIO_BITS": "4U",
            "__Vendor_SysTickConfig": "0U"
        }
    },
    {
        "root": "../system/Atmel\\SAM3N_DFP\\1.0.62",
        "series": "SAM3N",
        "device": "ATSAM3N2C",
        "core": "Cortex-M3",
        "endian": "Little-endian",
        "mpu": "NO_MPU",
        "fpu": "NO_FPU",
        "header": "include/sam.h",
        "define": "__SAM3N2C__",
        "romstart": "0x00400000",
        "romsize": "0x00020000",
        "ramstart": "0x20000000",
        "ramsize": "0x00004000",
        "family": "SAM3",
        "defines": {
            "__CM3_REV": "0x0200U",
            "__MPU_PRESENT": "0U",
            "__FPU_PRESENT": "0U",
            "__NVIC_PRIO_BITS": "4U",
            "__Vendor_SysTickConfig": "0U"
        }
    },
    {
        "root": "../system/Atmel\\SAM3N_DFP\\1.0.62",
        "series": "SAM3N",
        "device": "ATSAM3N4B",
        "core": "Cortex-M3",
        "endian": "Little-endian",
        "mpu": "NO_MPU",
        "fpu": "NO_FPU",
        "header": "include/sam.h",
        "define": "__SAM3N4B__",
        "romstart": "0x00400000",
        "romsize": "0x00040000",
        "ramstart": "0x20000000",
        "ramsize": "0x00006000",
        "family": "SAM3",
        "defines": {
            "__CM3_REV": "0x0200U",
            "__MPU_PRESENT": "0U",
            "__FPU_PRESENT": "0U",
            "__NVIC_PRIO_BITS": "4U",
            "__Vendor_SysTickConfig": "0U"
        }
    },
    {
        "root": "../system/Atmel\\SAM3N_DFP\\1.0.62",
        "series": "SAM3N",
        "device": "ATSAM3N4C",
        "core": "Cortex-M3",
        "endian": "Little-endian",
        "mpu": "NO_MPU",
        "fpu": "NO_FPU",
        "header": "include/sam.h",
        "define": "__SAM3N4C__",
        "romstart": "0x00400000",
        "romsize": "0x00040000",
        "ramstart": "0x20000000",
        "ramsize": "0x00006000",
        "family": "SAM3",
        "defines": {
            "__CM3_REV": "0x0200U",
            "__MPU_PRESENT": "0U",
            "__FPU_PRESENT": "0U",
            "__NVIC_PRIO_BITS": "4U",
            "__Vendor_SysTickConfig": "0U"
        }
    },
    {
        "root": "../system/Atmel\\SAM3N_DFP\\1.0.62",
        "series": "SAM3N",
        "device": "ATSAM3N4A",
        "core": "Cortex-M3",
        "endian": "Little-endian",
        "mpu": "NO_MPU",
        "fpu": "NO_FPU",
        "header": "include/sam.h",
        "define": "__SAM3N4A__",
        "romstart": "0x00400000",
        "romsize": "0x00040000",
        "ramstart": "0x20000000",
        "ramsize": "0x00006000",
        "family": "SAM3",
        "defines": {
            "__CM3_REV": "0x0200U",
            "__MPU_PRESENT": "0U",
            "__FPU_PRESENT": "0U",
            "__NVIC_PRIO_BITS": "4U",
            "__Vendor_SysTickConfig": "0U"
        }
    },
    {
        "root": "../system/Atmel\\SAM3N_DFP\\1.0.62",
        "series": "SAM3N",
        "device": "ATSAM3N0B",
        "core": "Cortex-M3",
        "endian": "Little-endian",
        "mpu": "NO_MPU",
        "fpu": "NO_FPU",
        "header": "include/sam.h",
        "define": "__SAM3N0B__",
        "romstart": "0x00400000",
        "romsize": "0x00008000",
        "ramstart": "0x20000000",
        "ramsize": "0x00002000",
        "family": "SAM3",
        "defines": {
            "__CM3_REV": "0x0200U",
            "__MPU_PRESENT": "0U",
            "__FPU_PRESENT": "0U",
            "__NVIC_PRIO_BITS": "4U",
            "__Vendor_SysTickConfig": "0U"
        }
    },
    {
        "root": "../system/Atmel\\SAM3N_DFP\\1.0.62",
        "series": "SAM3N",
        "device": "ATSAM3N0C",
        "core": "Cortex-M3",
        "endian": "Little-endian",
        "mpu": "NO_MPU",
        "fpu": "NO_FPU",
        "header": "include/sam.h",
        "define": "__SAM3N0C__",
        "romstart": "0x00400000",
        "romsize": "0x00008000",
        "ramstart": "0x20000000",
        "ramsize": "0x00002000",
        "family": "SAM3",
        "defines": {
            "__CM3_REV": "0x0200U",
            "__MPU_PRESENT": "0U",
            "__FPU_PRESENT": "0U",
            "__NVIC_PRIO_BITS": "4U",
            "__Vendor_SysTickConfig": "0U"
        }
    },
    {
        "root": "../system/Atmel\\SAM3N_DFP\\1.0.62",
        "series": "SAM3N",
        "device": "ATSAM3N1C",
        "core": "Cortex-M3",
        "endian": "Little-endian",
        "mpu": "NO_MPU",
        "fpu": "NO_FPU",
        "header": "include/sam.h",
        "define": "__SAM3N1C__",
        "romstart": "0x00400000",
        "romsize": "0x00010000",
        "ramstart": "0x20000000",
        "ramsize": "0x00002000",
        "family": "SAM3",
        "defines": {
            "__CM3_REV": "0x0200U",
            "__MPU_PRESENT": "0U",
            "__FPU_PRESENT": "0U",
            "__NVIC_PRIO_BITS": "4U",
            "__Vendor_SysTickConfig": "0U"
        }
    },
    {
        "root": "../system/Atmel\\SAM3N_DFP\\1.0.62",
        "series": "SAM3N",
        "device": "ATSAM3N0A",
        "core": "Cortex-M3",
        "endian": "Little-endian",
        "mpu": "NO_MPU",
        "fpu": "NO_FPU",
        "header": "include/sam.h",
        "define": "__SAM3N0A__",
        "romstart": "0x00400000",
        "romsize": "0x00008000",
        "ramstart": "0x20000000",
        "ramsize": "0x00002000",
        "family": "SAM3",
        "defines": {
            "__CM3_REV": "0x0200U",
            "__MPU_PRESENT": "0U",
            "__FPU_PRESENT": "0U",
            "__NVIC_PRIO_BITS": "4U",
            "__Vendor_SysTickConfig": "0U"
        }
    },
    {
        "root": "../system/Atmel\\SAM3N_DFP\\1.0.62",
        "series": "SAM3N",
        "device": "ATSAM3N2A",
        "core": "Cortex-M3",
        "endian": "Little-endian",
        "mpu": "NO_MPU",
        "fpu": "NO_FPU",
        "header": "include/sam.h",
        "define": "__SAM3N2A__",
        "romstart": "0x00400000",
        "romsize": "0x00020000",
        "ramstart": "0x20000000",
        "ramsize": "0x00004000",
        "family": "SAM3",
        "defines": {
            "__CM3_REV": "0x0200U",
            "__MPU_PRESENT": "0U",
            "__FPU_PRESENT": "0U",
            "__NVIC_PRIO_BITS": "4U",
            "__Vendor_SysTickConfig": "0U"
        }
    },
    {
        "root": "../system/Atmel\\SAM3N_DFP\\1.0.62",
        "series": "SAM3N",
        "device": "ATSAM3N1B",
        "core": "Cortex-M3",
        "endian": "Little-endian",
        "mpu": "NO_MPU",
        "fpu": "NO_FPU",
        "header": "include/sam.h",
        "define": "__SAM3N1B__",
        "romstart": "0x00400000",
        "romsize": "0x00010000",
        "ramstart": "0x20000000",
        "ramsize": "0x00002000",
        "family": "SAM3",
        "defines": {
            "__CM3_REV": "0x0200U",
            "__MPU_PRESENT": "0U",
            "__FPU_PRESENT": "0U",
            "__NVIC_PRIO_BITS": "4U",
            "__Vendor_SysTickConfig": "0U"
        }
    },
    {
        "root": "../system/Atmel\\SAM3N_DFP\\1.0.62",
        "series": "SAM3N",
        "device": "ATSAM3N2B",
        "core": "Cortex-M3",
        "endian": "Little-endian",
        "mpu": "NO_MPU",
        "fpu": "NO_FPU",
        "header": "include/sam.h",
        "define": "__SAM3N2B__",
        "romstart": "0x00400000",
        "romsize": "0x00020000",
        "ramstart": "0x20000000",
        "ramsize": "0x00004000",
        "family": "SAM3",
        "defines": {
            "__CM3_REV": "0x0200U",
            "__MPU_PRESENT": "0U",
            "__FPU_PRESENT": "0U",
            "__NVIC_PRIO_BITS": "4U",
            "__Vendor_SysTickConfig": "0U"
        }
    },
    {
        "root": "../system/Atmel\\SAM3S_DFP\\1.0.70",
        "series": "SAM3S",
        "device": "ATSAM3S2A",
        "core": "Cortex-M3",
        "endian": "Little-endian",
        "mpu": "MPU",
        "fpu": "NO_FPU",
        "header": "sam3s/include/sam.h",
        "define": "__SAM3S2A__",
        "romstart": "0x00400000",
        "romsize": "0x00020000",
        "ramstart": "0x20000000",
        "ramsize": "0x00008000",
        "family": "SAM3",
        "defines": {
            "__CM3_REV": "0x0200U",
            "__MPU_PRESENT": "1U",
            "__FPU_PRESENT": "0U",
            "__NVIC_PRIO_BITS": "4U",
            "__Vendor_SysTickConfig": "0U"
        }
    },
    {
        "root": "../system/Atmel\\SAM3S_DFP\\1.0.70",
        "series": "SAM3S",
        "device": "ATSAM3S2C",
        "core": "Cortex-M3",
        "endian": "Little-endian",
        "mpu": "MPU",
        "fpu": "NO_FPU",
        "header": "sam3s/include/sam.h",
        "define": "__SAM3S2C__",
        "romstart": "0x00400000",
        "romsize": "0x00020000",
        "ramstart": "0x20000000",
        "ramsize": "0x00008000",
        "family": "SAM3",
        "defines": {
            "__CM3_REV": "0x0200U",
            "__MPU_PRESENT": "1U",
            "__FPU_PRESENT": "0U",
            "__NVIC_PRIO_BITS": "4U",
            "__Vendor_SysTickConfig": "0U"
        }
    },
    {
        "root": "../system/Atmel\\SAM3S_DFP\\1.0.70",
        "series": "SAM3S",
        "device": "ATSAM3S2B",
        "core": "Cortex-M3",
        "endian": "Little-endian",
        "mpu": "MPU",
        "fpu": "NO_FPU",
        "header": "sam3s/include/sam.h",
        "define": "__SAM3S2B__",
        "romstart": "0x00400000",
        "romsize": "0x00020000",
        "ramstart": "0x20000000",
        "ramsize": "0x00008000",
        "family": "SAM3",
        "defines": {
            "__CM3_REV": "0x0200U",
            "__MPU_PRESENT": "1U",
            "__FPU_PRESENT": "0U",
            "__NVIC_PRIO_BITS": "4U",
            "__Vendor_SysTickConfig": "0U"
        }
    },
    {
        "root": "../system/Atmel\\SAM3S_DFP\\1.0.70",
        "series": "SAM3S",
        "device": "ATSAM3S4C",
        "core": "Cortex-M3",
        "endian": "Little-endian",
        "mpu": "MPU",
        "fpu": "NO_FPU",
        "header": "sam3s/include/sam.h",
        "define": "__SAM3S4C__",
        "romstart": "0x00400000",
        "romsize": "0x00040000",
        "ramstart": "0x20000000",
        "ramsize": "0x0000C000",
        "family": "SAM3",
        "defines": {
            "__CM3_REV": "0x0200U",
            "__MPU_PRESENT": "1U",
            "__FPU_PRESENT": "0U",
            "__NVIC_PRIO_BITS": "4U",
            "__Vendor_SysTickConfig": "0U"
        }
    },
    {
        "root": "../system/Atmel\\SAM3S_DFP\\1.0.70",
        "series": "SAM3S",
        "device": "ATSAM3S4B",
        "core": "Cortex-M3",
        "endian": "Little-endian",
        "mpu": "MPU",
        "fpu": "NO_FPU",
        "header": "sam3s/include/sam.h",
        "define": "__SAM3S4B__",
        "romstart": "0x00400000",
        "romsize": "0x00040000",
        "ramstart": "0x20000000",
        "ramsize": "0x0000C000",
        "family": "SAM3",
        "defines": {
            "__CM3_REV": "0x0200U",
            "__MPU_PRESENT": "1U",
            "__FPU_PRESENT": "0U",
            "__NVIC_PRIO_BITS": "4U",
            "__Vendor_SysTickConfig": "0U"
        }
    },
    {
        "root": "../system/Atmel\\SAM3S_DFP\\1.0.70",
        "series": "SAM3S",
        "device": "ATSAM3S4A",
        "core": "Cortex-M3",
        "endian": "Little-endian",
        "mpu": "MPU",
        "fpu": "NO_FPU",
        "header": "sam3s/include/sam.h",
        "define": "__SAM3S4A__",
        "romstart": "0x00400000",
        "romsize": "0x00040000",
        "ramstart": "0x20000000",
        "ramsize": "0x0000C000",
        "family": "SAM3",
        "defines": {
            "__CM3_REV": "0x0200U",
            "__MPU_PRESENT": "1U",
            "__FPU_PRESENT": "0U",
            "__NVIC_PRIO_BITS": "4U",
            "__Vendor_SysTickConfig": "0U"
        }
    },
    {
        "root": "../system/Atmel\\SAM3S_DFP\\1.0.70",
        "series": "SAM3S",
        "device": "ATSAM3S1A",
        "core": "Cortex-M3",
        "endian": "Little-endian",
        "mpu": "MPU",
        "fpu": "NO_FPU",
        "header": "sam3s/include/sam.h",
        "define": "__SAM3S1A__",
        "romstart": "0x00400000",
        "romsize": "0x00010000",
        "ramstart": "0x20000000",
        "ramsize": "0x00004000",
        "family": "SAM3",
        "defines": {
            "__CM3_REV": "0x0200U",
            "__MPU_PRESENT": "1U",
            "__FPU_PRESENT": "0U",
            "__NVIC_PRIO_BITS": "4U",
            "__Vendor_SysTickConfig": "0U"
        }
    },
    {
        "root": "../system/Atmel\\SAM3S_DFP\\1.0.70",
        "series": "SAM3S",
        "device": "ATSAM3S1B",
        "core": "Cortex-M3",
        "endian": "Little-endian",
        "mpu": "MPU",
        "fpu": "NO_FPU",
        "header": "sam3s/include/sam.h",
        "define": "__SAM3S1B__",
        "romstart": "0x00400000",
        "romsize": "0x00010000",
        "ramstart": "0x20000000",
        "ramsize": "0x00004000",
        "family": "SAM3",
        "defines": {
            "__CM3_REV": "0x0200U",
            "__MPU_PRESENT": "1U",
            "__FPU_PRESENT": "0U",
            "__NVIC_PRIO_BITS": "4U",
            "__Vendor_SysTickConfig": "0U"
        }
    },
    {
        "root": "../system/Atmel\\SAM3S_DFP\\1.0.70",
        "series": "SAM3S",
        "device": "ATSAM3S1C",
        "core": "Cortex-M3",
        "endian": "Little-endian",
        "mpu": "MPU",
        "fpu": "NO_FPU",
        "header": "sam3s/include/sam.h",
        "define": "__SAM3S1C__",
        "romstart": "0x00400000",
        "romsize": "0x00010000",
        "ramstart": "0x20000000",
        "ramsize": "0x00004000",
        "family": "SAM3",
        "defines": {
            "__CM3_REV": "0x0200U",
            "__MPU_PRESENT": "1U",
            "__FPU_PRESENT": "0U",
            "__NVIC_PRIO_BITS": "4U",
            "__Vendor_SysTickConfig": "0U"
        }
    },
    {
        "root": "../system/Atmel\\SAM3S_DFP\\1.0.70",
        "series": "SAM3S",
        "device": "ATSAM3S8C",
        "core": "Cortex-M3",
        "endian": "Little-endian",
        "mpu": "MPU",
        "fpu": "NO_FPU",
        "header": "sam3sd8/include/sam.h",
        "define": "__SAM3S8C__",
        "romstart": "0x00400000",
        "romsize": "0x00080000",
        "ramstart": "0x20000000",
        "ramsize": "0x00010000",
        "family": "SAM3",
        "defines": {
            "__CM3_REV": "0x0200U",
            "__MPU_PRESENT": "1U",
            "__FPU_PRESENT": "0U",
            "__NVIC_PRIO_BITS": "4U",
            "__Vendor_SysTickConfig": "0U"
        }
    },
    {
        "root": "../system/Atmel\\SAM3S_DFP\\1.0.70",
        "series": "SAM3S",
        "device": "ATSAM3S8B",
        "core": "Cortex-M3",
        "endian": "Little-endian",
        "mpu": "MPU",
        "fpu": "NO_FPU",
        "header": "sam3sd8/include/sam.h",
        "define": "__SAM3S8B__",
        "romstart": "0x00400000",
        "romsize": "0x00080000",
        "ramstart": "0x20000000",
        "ramsize": "0x00010000",
        "family": "SAM3",
        "defines": {
            "__CM3_REV": "0x0200U",
            "__MPU_PRESENT": "1U",
            "__FPU_PRESENT": "0U",
            "__NVIC_PRIO_BITS": "4U",
            "__Vendor_SysTickConfig": "0U"
        }
    },
    {
        "root": "../system/Atmel\\SAM3S_DFP\\1.0.70",
        "series": "SAM3S",
        "device": "ATSAM3SD8B",
        "core": "Cortex-M3",
        "endian": "Little-endian",
        "mpu": "MPU",
        "fpu": "NO_FPU",
        "header": "sam3sd8/include/sam.h",
        "define": "__SAM3SD8B__",
        "romstart": "0x00400000",
        "romsize": "0x00080000",
        "ramstart": "0x20000000",
        "ramsize": "0x00010000",
        "family": "SAM3",
        "defines": {
            "__CM3_REV": "0x0200U",
            "__MPU_PRESENT": "1U",
            "__FPU_PRESENT": "0U",
            "__NVIC_PRIO_BITS": "4U",
            "__Vendor_SysTickConfig": "0U"
        }
    },
    {
        "root": "../system/Atmel\\SAM3S_DFP\\1.0.70",
        "series": "SAM3S",
        "device": "ATSAM3SD8C",
        "core": "Cortex-M3",
        "endian": "Little-endian",
        "mpu": "MPU",
        "fpu": "NO_FPU",
        "header": "sam3sd8/include/sam.h",
        "define": "__SAM3SD8C__",
        "romstart": "0x00400000",
        "romsize": "0x00080000",
        "ramstart": "0x20000000",
        "ramsize": "0x00010000",
        "family": "SAM3",
        "defines": {
            "__CM3_REV": "0x0200U",
            "__MPU_PRESENT": "1U",
            "__FPU_PRESENT": "0U",
            "__NVIC_PRIO_BITS": "4U",
            "__Vendor_SysTickConfig": "0U"
        }
    },
    {
        "root": "../system/Atmel\\SAM3U_DFP\\1.0.49",
        "series": "SAM3U",
        "device": "ATSAM3U4E",
        "core": "Cortex-M3",
        "endian": "Little-endian",
        "mpu": "MPU",
        "fpu": "NO_FPU",
        "header": "include/sam.h",
        "define": "__SAM3U4E__",
        "romstart": "0x00080000",
        "romsize": "0x00020000",
        "ramstart": "0x20000000",
        "ramsize": "0x00008000",
        "family": "SAM3",
        "defines": {
            "__CM3_REV": "0x0200U",
            "__MPU_PRESENT": "1U",
            "__FPU_PRESENT": "0U",
            "__NVIC_PRIO_BITS": "4U",
            "__Vendor_SysTickConfig": "0U"
        }
    },
    {
        "root": "../system/Atmel\\SAM3U_DFP\\1.0.49",
        "series": "SAM3U",
        "device": "ATSAM3U4C",
        "core": "Cortex-M3",
        "endian": "Little-endian",
        "mpu": "MPU",
        "fpu": "NO_FPU",
        "header": "include/sam.h",
        "define": "__SAM3U4C__",
        "romstart": "0x00080000",
        "romsize": "0x00020000",
        "ramstart": "0x20000000",
        "ramsize": "0x00008000",
        "family": "SAM3",
        "defines": {
            "__CM3_REV": "0x0200U",
            "__MPU_PRESENT": "1U",
            "__FPU_PRESENT": "0U",
            "__NVIC_PRIO_BITS": "4U",
            "__Vendor_SysTickConfig": "0U"
        }
    },
    {
        "root": "../system/Atmel\\SAM3U_DFP\\1.0.49",
        "series": "SAM3U",
        "device": "ATSAM3U1C",
        "core": "Cortex-M3",
        "endian": "Little-endian",
        "mpu": "MPU",
        "fpu": "NO_FPU",
        "header": "include/sam.h",
        "define": "__SAM3U1C__",
        "romstart": "0x00080000",
        "romsize": "0x00010000",
        "ramstart": "0x20000000",
        "ramsize": "0x00002000",
        "family": "SAM3",
        "defines": {
            "__CM3_REV": "0x0200U",
            "__MPU_PRESENT": "1U",
            "__FPU_PRESENT": "0U",
            "__NVIC_PRIO_BITS": "4U",
            "__Vendor_SysTickConfig": "0U"
        }
    },
    {
        "root": "../system/Atmel\\SAM3U_DFP\\1.0.49",
        "series": "SAM3U",
        "device": "ATSAM3U2E",
        "core": "Cortex-M3",
        "endian": "Little-endian",
        "mpu": "MPU",
        "fpu": "NO_FPU",
        "header": "include/sam.h",
        "define": "__SAM3U2E__",
        "romstart": "0x00080000",
        "romsize": "0x00020000",
        "ramstart": "0x20000000",
        "ramsize": "0x00004000",
        "family": "SAM3",
        "defines": {
            "__CM3_REV": "0x0200U",
            "__MPU_PRESENT": "1U",
            "__FPU_PRESENT": "0U",
            "__NVIC_PRIO_BITS": "4U",
            "__Vendor_SysTickConfig": "0U"
        }
    },
    {
        "root": "../system/Atmel\\SAM3U_DFP\\1.0.49",
        "series": "SAM3U",
        "device": "ATSAM3U2C",
        "core": "Cortex-M3",
        "endian": "Little-endian",
        "mpu": "MPU",
        "fpu": "NO_FPU",
        "header": "include/sam.h",
        "define": "__SAM3U2C__",
        "romstart": "0x00080000",
        "romsize": "0x00020000",
        "ramstart": "0x20000000",
        "ramsize": "0x00004000",
        "family": "SAM3",
        "defines": {
            "__CM3_REV": "0x0200U",
            "__MPU_PRESENT": "1U",
            "__FPU_PRESENT": "0U",
            "__NVIC_PRIO_BITS": "4U",
            "__Vendor_SysTickConfig": "0U"
        }
    },
    {
        "root": "../system/Atmel\\SAM3U_DFP\\1.0.49",
        "series": "SAM3U",
        "device": "ATSAM3U1E",
        "core": "Cortex-M3",
        "endian": "Little-endian",
        "mpu": "MPU",
        "fpu": "NO_FPU",
        "header": "include/sam.h",
        "define": "__SAM3U1E__",
        "romstart": "0x00080000",
        "romsize": "0x00010000",
        "ramstart": "0x20000000",
        "ramsize": "0x00002000",
        "family": "SAM3",
        "defines": {
            "__CM3_REV": "0x0200U",
            "__MPU_PRESENT": "1U",
            "__FPU_PRESENT": "0U",
            "__NVIC_PRIO_BITS": "4U",
            "__Vendor_SysTickConfig": "0U"
        }
    },
    {
        "root": "../system/Atmel\\SAM3X_DFP\\1.0.50",
        "series": "SAM3X",
        "device": "ATSAM3X8E",
        "core": "Cortex-M3",
        "endian": "Little-endian",
        "mpu": "MPU",
        "fpu": "NO_FPU",
        "header": "include/sam.h",
        "define": "__SAM3X8E__",
        "romstart": "0x00080000",
        "romsize": "0x00040000",
        "ramstart": "0x20000000",
        "ramsize": "0x00010000",
        "family": "SAM3",
        "defines": {
            "__CM3_REV": "0x0200U",
            "__MPU_PRESENT": "1U",
            "__FPU_PRESENT": "0U",
            "__NVIC_PRIO_BITS": "4U",
            "__Vendor_SysTickConfig": "0U"
        }
    },
    {
        "root": "../system/Atmel\\SAM3X_DFP\\1.0.50",
        "series": "SAM3X",
        "device": "ATSAM3X4C",
        "core": "Cortex-M3",
        "endian": "Little-endian",
        "mpu": "MPU",
        "fpu": "NO_FPU",
        "header": "include/sam.h",
        "define": "__SAM3X4C__",
        "romstart": "0x00080000",
        "romsize": "0x00020000",
        "ramstart": "0x20000000",
        "ramsize": "0x00008000",
        "family": "SAM3",
        "defines": {
            "__CM3_REV": "0x0200U",
            "__MPU_PRESENT": "1U",
            "__FPU_PRESENT": "0U",
            "__NVIC_PRIO_BITS": "4U",
            "__Vendor_SysTickConfig": "0U"
        }
    },
    {
        "root": "../system/Atmel\\SAM3X_DFP\\1.0.50",
        "series": "SAM3X",
        "device": "ATSAM3X8H",
        "core": "Cortex-M3",
        "endian": "Little-endian",
        "mpu": "MPU",
        "fpu": "NO_FPU",
        "header": "include/sam.h",
        "define": "__SAM3X8H__",
        "romstart": "0x00080000",
        "romsize": "0x00040000",
        "ramstart": "0x20000000",
        "ramsize": "0x00010000",
        "family": "SAM3",
        "defines": {
            "__CM3_REV": "0x0200U",
            "__MPU_PRESENT": "1U",
            "__FPU_PRESENT": "0U",
            "__NVIC_PRIO_BITS": "4U",
            "__Vendor_SysTickConfig": "0U"
        }
    },
    {
        "root": "../system/Atmel\\SAM3X_DFP\\1.0.50",
        "series": "SAM3X",
        "device": "ATSAM3X4E",
        "core": "Cortex-M3",
        "endian": "Little-endian",
        "mpu": "MPU",
        "fpu": "NO_FPU",
        "header": "include/sam.h",
        "define": "__SAM3X4E__",
        "romstart": "0x00080000",
        "romsize": "0x00020000",
        "ramstart": "0x20000000",
        "ramsize": "0x00008000",
        "family": "SAM3",
        "defines": {
            "__CM3_REV": "0x0200U",
            "__MPU_PRESENT": "1U",
            "__FPU_PRESENT": "0U",
            "__NVIC_PRIO_BITS": "4U",
            "__Vendor_SysTickConfig": "0U"
        }
    },
    {
        "root": "../system/Atmel\\SAM3X_DFP\\1.0.50",
        "series": "SAM3X",
        "device": "ATSAM3X8C",
        "core": "Cortex-M3",
        "endian": "Little-endian",
        "mpu": "MPU",
        "fpu": "NO_FPU",
        "header": "include/sam.h",
        "define": "__SAM3X8C__",
        "romstart": "0x00080000",
        "romsize": "0x00040000",
        "ramstart": "0x20000000",
        "ramsize": "0x00010000",
        "family": "SAM3",
        "defines": {
            "__CM3_REV": "0x0200U",
            "__MPU_PRESENT": "1U",
            "__FPU_PRESENT": "0U",
            "__NVIC_PRIO_BITS": "4U",
            "__Vendor_SysTickConfig": "0U"
        }
    },
    {
        "root": "../system/Atmel\\SAM4C_DFP\\1.0.86",
        "series": "SAM4C",
        "device": "ATSAM4C4C",
        "core": "Cortex-M4",
        "endian": "Little-endian",
        "mpu": "MPU",
        "fpu": "NO_FPU",
        "header": "sam4c/include/sam.h",
        "define": "__SAM4C4C_0__",
        "romstart": "0x01000000",
        "romsize": "0x00040000",
        "ramstart": "0x20080000",
        "ramsize": "0x00004000",
        "family": "SAM4",
        "defines": {
            "__CM4_REV": "0x0000U",
            "__MPU_PRESENT": "1U",
            "__FPU_PRESENT": "0U",
            "__NVIC_PRIO_BITS": "4U",
            "__Vendor_SysTickConfig": "0U"
        }
    },
    {
        "root": "../system/Atmel\\SAM4C_DFP\\1.0.86",
        "series": "SAM4C",
        "device": "ATSAM4C8C",
        "core": "Cortex-M4",
        "endian": "Little-endian",
        "mpu": "MPU",
        "fpu": "NO_FPU",
        "header": "sam4c/include/sam.h",
        "define": "__SAM4C8C_0__",
        "romstart": "0x01000000",
        "romsize": "0x00080000",
        "ramstart": "0x20080000",
        "ramsize": "0x00004000",
        "family": "SAM4",
        "defines": {
            "__CM4_REV": "0x0000U",
            "__MPU_PRESENT": "1U",
            "__FPU_PRESENT": "0U",
            "__NVIC_PRIO_BITS": "4U",
            "__Vendor_SysTickConfig": "0U"
        }
    },
    {
        "root": "../system/Atmel\\SAM4C_DFP\\1.0.86",
        "series": "SAM4C",
        "device": "ATSAM4C16C",
        "core": "Cortex-M4",
        "endian": "Little-endian",
        "mpu": "MPU",
        "fpu": "NO_FPU",
        "header": "sam4c/include/sam.h",
        "define": "__SAM4C16C_0__",
        "romstart": "0x01000000",
        "romsize": "0x00100000",
        "ramstart": "0x20080000",
        "ramsize": "0x00004000",
        "family": "SAM4",
        "defines": {
            "__CM4_REV": "0x0000U",
            "__MPU_PRESENT": "1U",
            "__FPU_PRESENT": "0U",
            "__NVIC_PRIO_BITS": "4U",
            "__Vendor_SysTickConfig": "0U"
        }
    },
    {
        "root": "../system/Atmel\\SAM4C_DFP\\1.0.86",
        "series": "SAM4C",
        "device": "ATSAM4C32C",
        "core": "Cortex-M4",
        "endian": "Little-endian",
        "mpu": "MPU",
        "fpu": "NO_FPU",
        "header": "sam4c32/include/sam.h",
        "define": "__SAM4C32C_0__",
        "romstart": "0x01000000",
        "romsize": "0x00100000",
        "ramstart": "0x20080000",
        "ramsize": "0x00008000",
        "family": "SAM4",
        "defines": {
            "__CM4_REV": "0x0000U",
            "__MPU_PRESENT": "1U",
            "__FPU_PRESENT": "0U",
            "__NVIC_PRIO_BITS": "4U",
            "__Vendor_SysTickConfig": "0U"
        }
    },
    {
        "root": "../system/Atmel\\SAM4C_DFP\\1.0.86",
        "series": "SAM4C",
        "device": "ATSAM4C32E",
        "core": "Cortex-M4",
        "endian": "Little-endian",
        "mpu": "MPU",
        "fpu": "NO_FPU",
        "header": "sam4c32/include/sam.h",
        "define": "__SAM4C32E_0__",
        "romstart": "0x01000000",
        "romsize": "0x00100000",
        "ramstart": "0x20080000",
        "ramsize": "0x00008000",
        "family": "SAM4",
        "defines": {
            "__CM4_REV": "0x0000U",
            "__MPU_PRESENT": "1U",
            "__FPU_PRESENT": "0U",
            "__NVIC_PRIO_BITS": "4U",
            "__Vendor_SysTickConfig": "0U"
        }
    },
    {
        "root": "../system/Atmel\\SAM4C_DFP\\1.0.86",
        "series": "SAM4C",
        "device": "ATSAM4CMP8C",
        "core": "Cortex-M4",
        "endian": "Little-endian",
        "mpu": "MPU",
        "fpu": "NO_FPU",
        "header": "sam4cm/include/sam.h",
        "define": "__SAM4CMP8C_0__",
        "romstart": "0x01000000",
        "romsize": "0x00080000",
        "ramstart": "0x20080000",
        "ramsize": "0x00004000",
        "family": "SAM4",
        "defines": {
            "__CM4_REV": "0x0000U",
            "__MPU_PRESENT": "1U",
            "__FPU_PRESENT": "0U",
            "__NVIC_PRIO_BITS": "4U",
            "__Vendor_SysTickConfig": "0U"
        }
    },
    {
        "root": "../system/Atmel\\SAM4C_DFP\\1.0.86",
        "series": "SAM4C",
        "device": "ATSAM4CMP16C",
        "core": "Cortex-M4",
        "endian": "Little-endian",
        "mpu": "MPU",
        "fpu": "NO_FPU",
        "header": "sam4cm/include/sam.h",
        "define": "__SAM4CMP16C_0__",
        "romstart": "0x01000000",
        "romsize": "0x00100000",
        "ramstart": "0x20080000",
        "ramsize": "0x00004000",
        "family": "SAM4",
        "defines": {
            "__CM4_REV": "0x0000U",
            "__MPU_PRESENT": "1U",
            "__FPU_PRESENT": "0U",
            "__NVIC_PRIO_BITS": "4U",
            "__Vendor_SysTickConfig": "0U"
        }
    },
    {
        "root": "../system/Atmel\\SAM4C_DFP\\1.0.86",
        "series": "SAM4C",
        "device": "ATSAM4CMS4C",
        "core": "Cortex-M4",
        "endian": "Little-endian",
        "mpu": "MPU",
        "fpu": "NO_FPU",
        "header": "sam4cm/include/sam.h",
        "define": "__SAM4CMS4C_0__",
        "romstart": "0x01000000",
        "romsize": "0x00040000",
        "ramstart": "0x20080000",
        "ramsize": "0x00004000",
        "family": "SAM4",
        "defines": {
            "__CM4_REV": "0x0000U",
            "__MPU_PRESENT": "1U",
            "__FPU_PRESENT": "0U",
            "__NVIC_PRIO_BITS": "4U",
            "__Vendor_SysTickConfig": "0U"
        }
    },
    {
        "root": "../system/Atmel\\SAM4C_DFP\\1.0.86",
        "series": "SAM4C",
        "device": "ATSAM4CMS8C",
        "core": "Cortex-M4",
        "endian": "Little-endian",
        "mpu": "MPU",
        "fpu": "NO_FPU",
        "header": "sam4cm/include/sam.h",
        "define": "__SAM4CMS8C_0__",
        "romstart": "0x01000000",
        "romsize": "0x00080000",
        "ramstart": "0x20080000",
        "ramsize": "0x00004000",
        "family": "SAM4",
        "defines": {
            "__CM4_REV": "0x0000U",
            "__MPU_PRESENT": "1U",
            "__FPU_PRESENT": "0U",
            "__NVIC_PRIO_BITS": "4U",
            "__Vendor_SysTickConfig": "0U"
        }
    },
    {
        "root": "../system/Atmel\\SAM4C_DFP\\1.0.86",
        "series": "SAM4C",
        "device": "ATSAM4CMS16C",
        "core": "Cortex-M4",
        "endian": "Little-endian",
        "mpu": "MPU",
        "fpu": "NO_FPU",
        "header": "sam4cm/include/sam.h",
        "define": "__SAM4CMS16C_0__",
        "romstart": "0x01000000",
        "romsize": "0x00100000",
        "ramstart": "0x20080000",
        "ramsize": "0x00004000",
        "family": "SAM4",
        "defines": {
            "__CM4_REV": "0x0000U",
            "__MPU_PRESENT": "1U",
            "__FPU_PRESENT": "0U",
            "__NVIC_PRIO_BITS": "4U",
            "__Vendor_SysTickConfig": "0U"
        }
    },
    {
        "root": "../system/Atmel\\SAM4C_DFP\\1.0.86",
        "series": "SAM4C",
        "device": "ATSAM4CMP32C",
        "core": "Cortex-M4",
        "endian": "Little-endian",
        "mpu": "MPU",
        "fpu": "NO_FPU",
        "header": "sam4cm32/include/sam.h",
        "define": "__SAM4CMP32C_0__",
        "romstart": "0x01000000",
        "romsize": "0x00100000",
        "ramstart": "0x20080000",
        "ramsize": "0x00008000",
        "family": "SAM4",
        "defines": {
            "__CM4_REV": "0x0000U",
            "__MPU_PRESENT": "1U",
            "__FPU_PRESENT": "0U",
            "__NVIC_PRIO_BITS": "4U",
            "__Vendor_SysTickConfig": "0U"
        }
    },
    {
        "root": "../system/Atmel\\SAM4C_DFP\\1.0.86",
        "series": "SAM4C",
        "device": "ATSAM4CMS32C",
        "core": "Cortex-M4",
        "endian": "Little-endian",
        "mpu": "MPU",
        "fpu": "NO_FPU",
        "header": "sam4cm32/include/sam.h",
        "define": "__SAM4CMS32C_0__",
        "romstart": "0x01000000",
        "romsize": "0x00100000",
        "ramstart": "0x20080000",
        "ramsize": "0x00008000",
        "family": "SAM4",
        "defines": {
            "__CM4_REV": "0x0000U",
            "__MPU_PRESENT": "1U",
            "__FPU_PRESENT": "0U",
            "__NVIC_PRIO_BITS": "4U",
            "__Vendor_SysTickConfig": "0U"
        }
    },
    {
        "root": "../system/Atmel\\SAM4C_DFP\\1.0.86",
        "series": "SAM4C",
        "device": "ATSAM4CP16B",
        "core": "Cortex-M4",
        "endian": "Little-endian",
        "mpu": "MPU",
        "fpu": "NO_FPU",
        "header": "sam4cp/include/sam.h",
        "define": "__SAM4CP16B_0__",
        "romstart": "0x01000000",
        "romsize": "0x00100000",
        "ramstart": "0x20080000",
        "ramsize": "0x00004000",
        "family": "SAM4",
        "defines": {
            "__CM4_REV": "0x0000U",
            "__MPU_PRESENT": "1U",
            "__FPU_PRESENT": "0U",
            "__NVIC_PRIO_BITS": "4U",
            "__Vendor_SysTickConfig": "0U"
        }
    },
    {
        "root": "../system/Atmel\\SAM4C_DFP\\1.0.86",
        "series": "SAM4C",
        "device": "ATSAM4CP16C",
        "core": "Cortex-M4",
        "endian": "Little-endian",
        "mpu": "MPU",
        "fpu": "NO_FPU",
        "header": "sam4cp/include/sam.h",
        "define": "__SAM4CP16C_0__",
        "romstart": "0x01000000",
        "romsize": "0x00100000",
        "ramstart": "0x20080000",
        "ramsize": "0x00004000",
        "family": "SAM4",
        "defines": {
            "__CM4_REV": "0x0000U",
            "__MPU_PRESENT": "1U",
            "__FPU_PRESENT": "0U",
            "__NVIC_PRIO_BITS": "4U",
            "__Vendor_SysTickConfig": "0U"
        }
    },
    {
        "root": "../system/Atmel\\SAM4E_DFP\\1.1.57",
        "series": "SAM4E",
        "device": "ATSAM4E8E",
        "core": "Cortex-M4",
        "endian": "Little-endian",
        "mpu": "MPU",
        "fpu": "SP_FPU",
        "header": "ic.sam4e/include/sam.h",
        "define": "__SAM4E8E__",
        "romstart": "0x00400000",
        "romsize": "0x00080000",
        "ramstart": "0x20000000",
        "ramsize": "0x00020000",
        "family": "SAM4",
        "defines": {
            "__CM4_REV": "0x0000U",
            "__MPU_PRESENT": "1U",
            "__FPU_PRESENT": "1U",
            "__NVIC_PRIO_BITS": "4U",
            "__Vendor_SysTickConfig": "0U"
        }
    },
    {
        "root": "../system/Atmel\\SAM4E_DFP\\1.1.57",
        "series": "SAM4E",
        "device": "ATSAM4E8CB",
        "core": "Cortex-M4",
        "endian": "Little-endian",
        "mpu": "MPU",
        "fpu": "SP_FPU",
        "header": "ic.sam4ecb/include/sam.h",
        "define": "__SAM4E8CB__",
        "romstart": "0x00400000",
        "romsize": "0x00080000",
        "ramstart": "0x20000000",
        "ramsize": "0x00020000",
        "family": "SAM4",
        "defines": {
            "__CM4_REV": "0x0001U",
            "__MPU_PRESENT": "1U",
            "__FPU_PRESENT": "1U",
            "__NVIC_PRIO_BITS": "4U",
            "__Vendor_SysTickConfig": "0U"
        }
    },
    {
        "root": "../system/Atmel\\SAM4E_DFP\\1.1.57",
        "series": "SAM4E",
        "device": "ATSAM4E16E",
        "core": "Cortex-M4",
        "endian": "Little-endian",
        "mpu": "MPU",
        "fpu": "SP_FPU",
        "header": "ic.sam4e/include/sam.h",
        "define": "__SAM4E16E__",
        "romstart": "0x00400000",
        "romsize": "0x00100000",
        "ramstart": "0x20000000",
        "ramsize": "0x00020000",
        "family": "SAM4",
        "defines": {
            "__CM4_REV": "0x0000U",
            "__MPU_PRESENT": "1U",
            "__FPU_PRESENT": "1U",
            "__NVIC_PRIO_BITS": "4U",
            "__Vendor_SysTickConfig": "0U"
        }
    },
    {
        "root": "../system/Atmel\\SAM4E_DFP\\1.1.57",
        "series": "SAM4E",
        "device": "ATSAM4E16CB",
        "core": "Cortex-M4",
        "endian": "Little-endian",
        "mpu": "MPU",
        "fpu": "SP_FPU",
        "header": "ic.sam4ecb/include/sam.h",
        "define": "__SAM4E16CB__",
        "romstart": "0x00400000",
        "romsize": "0x00100000",
        "ramstart": "0x20000000",
        "ramsize": "0x00020000",
        "family": "SAM4",
        "defines": {
            "__CM4_REV": "0x0001U",
            "__MPU_PRESENT": "1U",
            "__FPU_PRESENT": "1U",
            "__NVIC_PRIO_BITS": "4U",
            "__Vendor_SysTickConfig": "0U"
        }
    },
    {
        "root": "../system/Atmel\\SAM4E_DFP\\1.1.57",
        "series": "SAM4E",
        "device": "ATSAM4E16C",
        "core": "Cortex-M4",
        "endian": "Little-endian",
        "mpu": "MPU",
        "fpu": "SP_FPU",
        "header": "ic.sam4e/include/sam.h",
        "define": "__SAM4E16C__",
        "romstart": "0x00400000",
        "romsize": "0x00100000",
        "ramstart": "0x20000000",
        "ramsize": "0x00020000",
        "family": "SAM4",
        "defines": {
            "__CM4_REV": "0x0000U",
            "__MPU_PRESENT": "1U",
            "__FPU_PRESENT": "1U",
            "__NVIC_PRIO_BITS": "4U",
            "__Vendor_SysTickConfig": "0U"
        }
    },
    {
        "root": "../system/Atmel\\SAM4E_DFP\\1.1.57",
        "series": "SAM4E",
        "device": "ATSAM4E8C",
        "core": "Cortex-M4",
        "endian": "Little-endian",
        "mpu": "MPU",
        "fpu": "SP_FPU",
        "header": "ic.sam4e/include/sam.h",
        "define": "__SAM4E8C__",
        "romstart": "0x00400000",
        "romsize": "0x00080000",
        "ramstart": "0x20000000",
        "ramsize": "0x00020000",
        "family": "SAM4",
        "defines": {
            "__CM4_REV": "0x0000U",
            "__MPU_PRESENT": "1U",
            "__FPU_PRESENT": "1U",
            "__NVIC_PRIO_BITS": "4U",
            "__Vendor_SysTickConfig": "0U"
        }
    },
    {
        "root": "../system/Atmel\\SAM4L_DFP\\1.1.61",
        "series": "SAM4L",
        "device": "ATSAM4LC4A",
        "core": "Cortex-M4",
        "endian": "Little-endian",
        "mpu": "MPU",
        "fpu": "NO_FPU",
        "header": "sam4l4/include/sam.h",
        "define": "__SAM4LC4A__",
        "romstart": "0x00000000",
        "romsize": "0x40000",
        "ramstart": "0x20000000",
        "ramsize": "0x8000",
        "family": "SAM4",
        "defines": {
            "LITTLE_ENDIAN": "1U",
            "__BB_PRESENT": "0U",
            "__CM4_REV": "0x0001U",
            "__CONST_AHB_CTRL": "0U",
            "__DEBUG_LVL": "3U",
            "__FPU_PRESENT": "0U",
            "__JTAG_PRESENT": "1U",
            "__MPU_PRESENT": "1U",
            "__NVIC_PRIO_BITS": "4U",
            "__TRACE_LVL": "1U",
            "__Vendor_SysTickConfig": "0U",
            "__WIC_LINES": "3U",
            "__WIC_PRESENT": "0U"
        }
    },
    {
        "root": "../system/Atmel\\SAM4L_DFP\\1.1.61",
        "series": "SAM4L",
        "device": "ATSAM4LC4C",
        "core": "Cortex-M4",
        "endian": "Little-endian",
        "mpu": "MPU",
        "fpu": "NO_FPU",
        "header": "sam4l4/include/sam.h",
        "define": "__SAM4LC4C__",
        "romstart": "0x00000000",
        "romsize": "0x40000",
        "ramstart": "0x20000000",
        "ramsize": "0x8000",
        "family": "SAM4",
        "defines": {
            "LITTLE_ENDIAN": "1U",
            "__BB_PRESENT": "0U",
            "__CM4_REV": "0x0001U",
            "__CONST_AHB_CTRL": "0U",
            "__DEBUG_LVL": "3U",
            "__FPU_PRESENT": "0U",
            "__JTAG_PRESENT": "1U",
            "__MPU_PRESENT": "1U",
            "__NVIC_PRIO_BITS": "4U",
            "__TRACE_LVL": "1U",
            "__Vendor_SysTickConfig": "0U",
            "__WIC_LINES": "3U",
            "__WIC_PRESENT": "0U"
        }
    },
    {
        "root": "../system/Atmel\\SAM4L_DFP\\1.1.61",
        "series": "SAM4L",
        "device": "ATSAM4LC4B",
        "core": "Cortex-M4",
        "endian": "Little-endian",
        "mpu": "MPU",
        "fpu": "NO_FPU",
        "header": "sam4l4/include/sam.h",
        "define": "__SAM4LC4B__",
        "romstart": "0x00000000",
        "romsize": "0x40000",
        "ramstart": "0x20000000",
        "ramsize": "0x8000",
        "family": "SAM4",
        "defines": {
            "LITTLE_ENDIAN": "1U",
            "__BB_PRESENT": "0U",
            "__CM4_REV": "0x0001U",
            "__CONST_AHB_CTRL": "0U",
            "__DEBUG_LVL": "3U",
            "__FPU_PRESENT": "0U",
            "__JTAG_PRESENT": "1U",
            "__MPU_PRESENT": "1U",
            "__NVIC_PRIO_BITS": "4U",
            "__TRACE_LVL": "1U",
            "__Vendor_SysTickConfig": "0U",
            "__WIC_LINES": "3U",
            "__WIC_PRESENT": "0U"
        }
    },
    {
        "root": "../system/Atmel\\SAM4L_DFP\\1.1.61",
        "series": "SAM4L",
        "device": "ATSAM4LS2C",
        "core": "Cortex-M4",
        "endian": "Little-endian",
        "mpu": "MPU",
        "fpu": "NO_FPU",
        "header": "sam4l4/include/sam.h",
        "define": "__SAM4LS2C__",
        "romstart": "0x00000000",
        "romsize": "0x20000",
        "ramstart": "0x20000000",
        "ramsize": "0x8000",
        "family": "SAM4",
        "defines": {
            "LITTLE_ENDIAN": "1U",
            "__BB_PRESENT": "0U",
            "__CM4_REV": "0x0001U",
            "__CONST_AHB_CTRL": "0U",
            "__DEBUG_LVL": "3U",
            "__FPU_PRESENT": "0U",
            "__JTAG_PRESENT": "1U",
            "__MPU_PRESENT": "1U",
            "__NVIC_PRIO_BITS": "4U",
            "__TRACE_LVL": "1U",
            "__Vendor_SysTickConfig": "0U",
            "__WIC_LINES": "3U",
            "__WIC_PRESENT": "0U"
        }
    },
    {
        "root": "../system/Atmel\\SAM4L_DFP\\1.1.61",
        "series": "SAM4L",
        "device": "ATSAM4LC8C",
        "core": "Cortex-M4",
        "endian": "Little-endian",
        "mpu": "MPU",
        "fpu": "NO_FPU",
        "header": "sam4l8/include/sam.h",
        "define": "__SAM4LC8C__",
        "romstart": "0x00000000",
        "romsize": "0x80000",
        "ramstart": "0x20000000",
        "ramsize": "0x10000",
        "family": "SAM4",
        "defines": {
            "LITTLE_ENDIAN": "1U",
            "__BB_PRESENT": "0U",
            "__CM4_REV": "0x0001U",
            "__CONST_AHB_CTRL": "0U",
            "__DEBUG_LVL": "3U",
            "__FPU_PRESENT": "0U",
            "__JTAG_PRESENT": "1U",
            "__MPU_PRESENT": "1U",
            "__NVIC_PRIO_BITS": "4U",
            "__TRACE_LVL": "1U",
            "__Vendor_SysTickConfig": "0U",
            "__WIC_LINES": "3U",
            "__WIC_PRESENT": "0U"
        }
    },
    {
        "root": "../system/Atmel\\SAM4L_DFP\\1.1.61",
        "series": "SAM4L",
        "device": "ATSAM4LS2A",
        "core": "Cortex-M4",
        "endian": "Little-endian",
        "mpu": "MPU",
        "fpu": "NO_FPU",
        "header": "sam4l4/include/sam.h",
        "define": "__SAM4LS2A__",
        "romstart": "0x00000000",
        "romsize": "0x20000",
        "ramstart": "0x20000000",
        "ramsize": "0x8000",
        "family": "SAM4",
        "defines": {
            "LITTLE_ENDIAN": "1U",
            "__BB_PRESENT": "0U",
            "__CM4_REV": "0x0001U",
            "__CONST_AHB_CTRL": "0U",
            "__DEBUG_LVL": "3U",
            "__FPU_PRESENT": "0U",
            "__JTAG_PRESENT": "1U",
            "__MPU_PRESENT": "1U",
            "__NVIC_PRIO_BITS": "4U",
            "__TRACE_LVL": "1U",
            "__Vendor_SysTickConfig": "0U",
            "__WIC_LINES": "3U",
            "__WIC_PRESENT": "0U"
        }
    },
    {
        "root": "../system/Atmel\\SAM4L_DFP\\1.1.61",
        "series": "SAM4L",
        "device": "ATSAM4LS8B",
        "core": "Cortex-M4",
        "endian": "Little-endian",
        "mpu": "MPU",
        "fpu": "NO_FPU",
        "header": "sam4l8/include/sam.h",
        "define": "__SAM4LS8B__",
        "romstart": "0x00000000",
        "romsize": "0x80000",
        "ramstart": "0x20000000",
        "ramsize": "0x10000",
        "family": "SAM4",
        "defines": {
            "LITTLE_ENDIAN": "1U",
            "__BB_PRESENT": "0U",
            "__CM4_REV": "0x0001U",
            "__CONST_AHB_CTRL": "0U",
            "__DEBUG_LVL": "3U",
            "__FPU_PRESENT": "0U",
            "__JTAG_PRESENT": "1U",
            "__MPU_PRESENT": "1U",
            "__NVIC_PRIO_BITS": "4U",
            "__TRACE_LVL": "1U",
            "__Vendor_SysTickConfig": "0U",
            "__WIC_LINES": "3U",
            "__WIC_PRESENT": "0U"
        }
    },
    {
        "root": "../system/Atmel\\SAM4L_DFP\\1.1.61",
        "series": "SAM4L",
        "device": "ATSAM4LS4A",
        "core": "Cortex-M4",
        "endian": "Little-endian",
        "mpu": "MPU",
        "fpu": "NO_FPU",
        "header": "sam4l4/include/sam.h",
        "define": "__SAM4LS4A__",
        "romstart": "0x00000000",
        "romsize": "0x40000",
        "ramstart": "0x20000000",
        "ramsize": "0x8000",
        "family": "SAM4",
        "defines": {
            "LITTLE_ENDIAN": "1U",
            "__BB_PRESENT": "0U",
            "__CM4_REV": "0x0001U",
            "__CONST_AHB_CTRL": "0U",
            "__DEBUG_LVL": "3U",
            "__FPU_PRESENT": "0U",
            "__JTAG_PRESENT": "1U",
            "__MPU_PRESENT": "1U",
            "__NVIC_PRIO_BITS": "4U",
            "__TRACE_LVL": "1U",
            "__Vendor_SysTickConfig": "0U",
            "__WIC_LINES": "3U",
            "__WIC_PRESENT": "0U"
        }
    },
    {
        "root": "../system/Atmel\\SAM4L_DFP\\1.1.61",
        "series": "SAM4L",
        "device": "ATSAM4LS8A",
        "core": "Cortex-M4",
        "endian": "Little-endian",
        "mpu": "MPU",
        "fpu": "NO_FPU",
        "header": "sam4l8/include/sam.h",
        "define": "__SAM4LS8A__",
        "romstart": "0x00000000",
        "romsize": "0x80000",
        "ramstart": "0x20000000",
        "ramsize": "0x10000",
        "family": "SAM4",
        "defines": {
            "LITTLE_ENDIAN": "1U",
            "__BB_PRESENT": "0U",
            "__CM4_REV": "0x0001U",
            "__CONST_AHB_CTRL": "0U",
            "__DEBUG_LVL": "3U",
            "__FPU_PRESENT": "0U",
            "__JTAG_PRESENT": "1U",
            "__MPU_PRESENT": "1U",
            "__NVIC_PRIO_BITS": "4U",
            "__TRACE_LVL": "1U",
            "__Vendor_SysTickConfig": "0U",
            "__WIC_LINES": "3U",
            "__WIC_PRESENT": "0U"
        }
    },
    {
        "root": "../system/Atmel\\SAM4L_DFP\\1.1.61",
        "series": "SAM4L",
        "device": "ATSAM4LS4C",
        "core": "Cortex-M4",
        "endian": "Little-endian",
        "mpu": "MPU",
        "fpu": "NO_FPU",
        "header": "sam4l4/include/sam.h",
        "define": "__SAM4LS4C__",
        "romstart": "0x00000000",
        "romsize": "0x40000",
        "ramstart": "0x20000000",
        "ramsize": "0x8000",
        "family": "SAM4",
        "defines": {
            "LITTLE_ENDIAN": "1U",
            "__BB_PRESENT": "0U",
            "__CM4_REV": "0x0001U",
            "__CONST_AHB_CTRL": "0U",
            "__DEBUG_LVL": "3U",
            "__FPU_PRESENT": "0U",
            "__JTAG_PRESENT": "1U",
            "__MPU_PRESENT": "1U",
            "__NVIC_PRIO_BITS": "4U",
            "__TRACE_LVL": "1U",
            "__Vendor_SysTickConfig": "0U",
            "__WIC_LINES": "3U",
            "__WIC_PRESENT": "0U"
        }
    },
    {
        "root": "../system/Atmel\\SAM4L_DFP\\1.1.61",
        "series": "SAM4L",
        "device": "ATSAM4LS4B",
        "core": "Cortex-M4",
        "endian": "Little-endian",
        "mpu": "MPU",
        "fpu": "NO_FPU",
        "header": "sam4l4/include/sam.h",
        "define": "__SAM4LS4B__",
        "romstart": "0x00000000",
        "romsize": "0x40000",
        "ramstart": "0x20000000",
        "ramsize": "0x8000",
        "family": "SAM4",
        "defines": {
            "LITTLE_ENDIAN": "1U",
            "__BB_PRESENT": "0U",
            "__CM4_REV": "0x0001U",
            "__CONST_AHB_CTRL": "0U",
            "__DEBUG_LVL": "3U",
            "__FPU_PRESENT": "0U",
            "__JTAG_PRESENT": "1U",
            "__MPU_PRESENT": "1U",
            "__NVIC_PRIO_BITS": "4U",
            "__TRACE_LVL": "1U",
            "__Vendor_SysTickConfig": "0U",
            "__WIC_LINES": "3U",
            "__WIC_PRESENT": "0U"
        }
    },
    {
        "root": "../system/Atmel\\SAM4L_DFP\\1.1.61",
        "series": "SAM4L",
        "device": "ATSAM4LC2C",
        "core": "Cortex-M4",
        "endian": "Little-endian",
        "mpu": "MPU",
        "fpu": "NO_FPU",
        "header": "sam4l4/include/sam.h",
        "define": "__SAM4LC2C__",
        "romstart": "0x00000000",
        "romsize": "0x20000",
        "ramstart": "0x20000000",
        "ramsize": "0x8000",
        "family": "SAM4",
        "defines": {
            "LITTLE_ENDIAN": "1U",
            "__BB_PRESENT": "0U",
            "__CM4_REV": "0x0001U",
            "__CONST_AHB_CTRL": "0U",
            "__DEBUG_LVL": "3U",
            "__FPU_PRESENT": "0U",
            "__JTAG_PRESENT": "1U",
            "__MPU_PRESENT": "1U",
            "__NVIC_PRIO_BITS": "4U",
            "__TRACE_LVL": "1U",
            "__Vendor_SysTickConfig": "0U",
            "__WIC_LINES": "3U",
            "__WIC_PRESENT": "0U"
        }
    },
    {
        "root": "../system/Atmel\\SAM4L_DFP\\1.1.61",
        "series": "SAM4L",
        "device": "ATSAM4LC2B",
        "core": "Cortex-M4",
        "endian": "Little-endian",
        "mpu": "MPU",
        "fpu": "NO_FPU",
        "header": "sam4l4/include/sam.h",
        "define": "__SAM4LC2B__",
        "romstart": "0x00000000",
        "romsize": "0x20000",
        "ramstart": "0x20000000",
        "ramsize": "0x8000",
        "family": "SAM4",
        "defines": {
            "LITTLE_ENDIAN": "1U",
            "__BB_PRESENT": "0U",
            "__CM4_REV": "0x0001U",
            "__CONST_AHB_CTRL": "0U",
            "__DEBUG_LVL": "3U",
            "__FPU_PRESENT": "0U",
            "__JTAG_PRESENT": "1U",
            "__MPU_PRESENT": "1U",
            "__NVIC_PRIO_BITS": "4U",
            "__TRACE_LVL": "1U",
            "__Vendor_SysTickConfig": "0U",
            "__WIC_LINES": "3U",
            "__WIC_PRESENT": "0U"
        }
    },
    {
        "root": "../system/Atmel\\SAM4L_DFP\\1.1.61",
        "series": "SAM4L",
        "device": "ATSAM4LC2A",
        "core": "Cortex-M4",
        "endian": "Little-endian",
        "mpu": "MPU",
        "fpu": "NO_FPU",
        "header": "sam4l4/include/sam.h",
        "define": "__SAM4LC2A__",
        "romstart": "0x00000000",
        "romsize": "0x20000",
        "ramstart": "0x20000000",
        "ramsize": "0x8000",
        "family": "SAM4",
        "defines": {
            "LITTLE_ENDIAN": "1U",
            "__BB_PRESENT": "0U",
            "__CM4_REV": "0x0001U",
            "__CONST_AHB_CTRL": "0U",
            "__DEBUG_LVL": "3U",
            "__FPU_PRESENT": "0U",
            "__JTAG_PRESENT": "1U",
            "__MPU_PRESENT": "1U",
            "__NVIC_PRIO_BITS": "4U",
            "__TRACE_LVL": "1U",
            "__Vendor_SysTickConfig": "0U",
            "__WIC_LINES": "3U",
            "__WIC_PRESENT": "0U"
        }
    },
    {
        "root": "../system/Atmel\\SAM4L_DFP\\1.1.61",
        "series": "SAM4L",
        "device": "ATSAM4LC8B",
        "core": "Cortex-M4",
        "endian": "Little-endian",
        "mpu": "MPU",
        "fpu": "NO_FPU",
        "header": "sam4l8/include/sam.h",
        "define": "__SAM4LC8B__",
        "romstart": "0x00000000",
        "romsize": "0x80000",
        "ramstart": "0x20000000",
        "ramsize": "0x10000",
        "family": "SAM4",
        "defines": {
            "LITTLE_ENDIAN": "1U",
            "__BB_PRESENT": "0U",
            "__CM4_REV": "0x0001U",
            "__CONST_AHB_CTRL": "0U",
            "__DEBUG_LVL": "3U",
            "__FPU_PRESENT": "0U",
            "__JTAG_PRESENT": "1U",
            "__MPU_PRESENT": "1U",
            "__NVIC_PRIO_BITS": "4U",
            "__TRACE_LVL": "1U",
            "__Vendor_SysTickConfig": "0U",
            "__WIC_LINES": "3U",
            "__WIC_PRESENT": "0U"
        }
    },
    {
        "root": "../system/Atmel\\SAM4L_DFP\\1.1.61",
        "series": "SAM4L",
        "device": "ATSAM4LC8A",
        "core": "Cortex-M4",
        "endian": "Little-endian",
        "mpu": "MPU",
        "fpu": "NO_FPU",
        "header": "sam4l8/include/sam.h",
        "define": "__SAM4LC8A__",
        "romstart": "0x00000000",
        "romsize": "0x80000",
        "ramstart": "0x20000000",
        "ramsize": "0x10000",
        "family": "SAM4",
        "defines": {
            "LITTLE_ENDIAN": "1U",
            "__BB_PRESENT": "0U",
            "__CM4_REV": "0x0001U",
            "__CONST_AHB_CTRL": "0U",
            "__DEBUG_LVL": "3U",
            "__FPU_PRESENT": "0U",
            "__JTAG_PRESENT": "1U",
            "__MPU_PRESENT": "1U",
            "__NVIC_PRIO_BITS": "4U",
            "__TRACE_LVL": "1U",
            "__Vendor_SysTickConfig": "0U",
            "__WIC_LINES": "3U",
            "__WIC_PRESENT": "0U"
        }
    },
    {
        "root": "../system/Atmel\\SAM4L_DFP\\1.1.61",
        "series": "SAM4L",
        "device": "ATSAM4LS8C",
        "core": "Cortex-M4",
        "endian": "Little-endian",
        "mpu": "MPU",
        "fpu": "NO_FPU",
        "header": "sam4l8/include/sam.h",
        "define": "__SAM4LS8C__",
        "romstart": "0x00000000",
        "romsize": "0x80000",
        "ramstart": "0x20000000",
        "ramsize": "0x10000",
        "family": "SAM4",
        "defines": {
            "LITTLE_ENDIAN": "1U",
            "__BB_PRESENT": "0U",
            "__CM4_REV": "0x0001U",
            "__CONST_AHB_CTRL": "0U",
            "__DEBUG_LVL": "3U",
            "__FPU_PRESENT": "0U",
            "__JTAG_PRESENT": "1U",
            "__MPU_PRESENT": "1U",
            "__NVIC_PRIO_BITS": "4U",
            "__TRACE_LVL": "1U",
            "__Vendor_SysTickConfig": "0U",
            "__WIC_LINES": "3U",
            "__WIC_PRESENT": "0U"
        }
    },
    {
        "root": "../system/Atmel\\SAM4L_DFP\\1.1.61",
        "series": "SAM4L",
        "device": "ATSAM4LS2B",
        "core": "Cortex-M4",
        "endian": "Little-endian",
        "mpu": "MPU",
        "fpu": "NO_FPU",
        "header": "sam4l4/include/sam.h",
        "define": "__SAM4LS2B__",
        "romstart": "0x00000000",
        "romsize": "0x20000",
        "ramstart": "0x20000000",
        "ramsize": "0x8000",
        "family": "SAM4",
        "defines": {
            "LITTLE_ENDIAN": "1U",
            "__BB_PRESENT": "0U",
            "__CM4_REV": "0x0001U",
            "__CONST_AHB_CTRL": "0U",
            "__DEBUG_LVL": "3U",
            "__FPU_PRESENT": "0U",
            "__JTAG_PRESENT": "1U",
            "__MPU_PRESENT": "1U",
            "__NVIC_PRIO_BITS": "4U",
            "__TRACE_LVL": "1U",
            "__Vendor_SysTickConfig": "0U",
            "__WIC_LINES": "3U",
            "__WIC_PRESENT": "0U"
        }
    },
    {
        "root": "../system/Atmel\\SAM4N_DFP\\1.0.49",
        "series": "SAM4N",
        "device": "ATSAM4N8C",
        "core": "Cortex-M4",
        "endian": "Little-endian",
        "mpu": "MPU",
        "fpu": "NO_FPU",
        "header": "include/sam.h",
        "define": "__SAM4N8C__",
        "romstart": "0x00400000",
        "romsize": "0x00080000",
        "ramstart": "0x20000000",
        "ramsize": "0x00010000",
        "family": "SAM4",
        "defines": {
            "__CM4_REV": "0x0001U",
            "__MPU_PRESENT": "1U",
            "__FPU_PRESENT": "0U",
            "__NVIC_PRIO_BITS": "4U",
            "__Vendor_SysTickConfig": "0U"
        }
    },
    {
        "root": "../system/Atmel\\SAM4N_DFP\\1.0.49",
        "series": "SAM4N",
        "device": "ATSAM4N16C",
        "core": "Cortex-M4",
        "endian": "Little-endian",
        "mpu": "MPU",
        "fpu": "NO_FPU",
        "header": "include/sam.h",
        "define": "__SAM4N16C__",
        "romstart": "0x00400000",
        "romsize": "0x00100000",
        "ramstart": "0x20000000",
        "ramsize": "0x00014000",
        "family": "SAM4",
        "defines": {
            "__CM4_REV": "0x0001U",
            "__MPU_PRESENT": "1U",
            "__FPU_PRESENT": "0U",
            "__NVIC_PRIO_BITS": "4U",
            "__Vendor_SysTickConfig": "0U"
        }
    },
    {
        "root": "../system/Atmel\\SAM4N_DFP\\1.0.49",
        "series": "SAM4N",
        "device": "ATSAM4N16B",
        "core": "Cortex-M4",
        "endian": "Little-endian",
        "mpu": "MPU",
        "fpu": "NO_FPU",
        "header": "include/sam.h",
        "define": "__SAM4N16B__",
        "romstart": "0x00400000",
        "romsize": "0x00100000",
        "ramstart": "0x20000000",
        "ramsize": "0x00014000",
        "family": "SAM4",
        "defines": {
            "__CM4_REV": "0x0001U",
            "__MPU_PRESENT": "1U",
            "__FPU_PRESENT": "0U",
            "__NVIC_PRIO_BITS": "4U",
            "__Vendor_SysTickConfig": "0U"
        }
    },
    {
        "root": "../system/Atmel\\SAM4N_DFP\\1.0.49",
        "series": "SAM4N",
        "device": "ATSAM4N8A",
        "core": "Cortex-M4",
        "endian": "Little-endian",
        "mpu": "MPU",
        "fpu": "NO_FPU",
        "header": "include/sam.h",
        "define": "__SAM4N8A__",
        "romstart": "0x00400000",
        "romsize": "0x00080000",
        "ramstart": "0x20000000",
        "ramsize": "0x00010000",
        "family": "SAM4",
        "defines": {
            "__CM4_REV": "0x0001U",
            "__MPU_PRESENT": "1U",
            "__FPU_PRESENT": "0U",
            "__NVIC_PRIO_BITS": "4U",
            "__Vendor_SysTickConfig": "0U"
        }
    },
    {
        "root": "../system/Atmel\\SAM4N_DFP\\1.0.49",
        "series": "SAM4N",
        "device": "ATSAM4N8B",
        "core": "Cortex-M4",
        "endian": "Little-endian",
        "mpu": "MPU",
        "fpu": "NO_FPU",
        "header": "include/sam.h",
        "define": "__SAM4N8B__",
        "romstart": "0x00400000",
        "romsize": "0x00080000",
        "ramstart": "0x20000000",
        "ramsize": "0x00010000",
        "family": "SAM4",
        "defines": {
            "__CM4_REV": "0x0001U",
            "__MPU_PRESENT": "1U",
            "__FPU_PRESENT": "0U",
            "__NVIC_PRIO_BITS": "4U",
            "__Vendor_SysTickConfig": "0U"
        }
    },
    {
        "root": "../system/Atmel\\SAM4S_DFP\\1.0.56",
        "series": "SAM4S",
        "device": "ATSAM4S2A",
        "core": "Cortex-M4",
        "endian": "Little-endian",
        "mpu": "MPU",
        "fpu": "NO_FPU",
        "header": "sam4s/include/sam.h",
        "define": "__SAM4S2A__",
        "romstart": "0x00400000",
        "romsize": "0x00020000",
        "ramstart": "0x20000000",
        "ramsize": "0x00010000",
        "family": "SAM4",
        "defines": {
            "__CM4_REV": "0x0001U",
            "__MPU_PRESENT": "1U",
            "__FPU_PRESENT": "0U",
            "__NVIC_PRIO_BITS": "4U",
            "__Vendor_SysTickConfig": "0U"
        }
    },
    {
        "root": "../system/Atmel\\SAM4S_DFP\\1.0.56",
        "series": "SAM4S",
        "device": "ATSAM4S2B",
        "core": "Cortex-M4",
        "endian": "Little-endian",
        "mpu": "MPU",
        "fpu": "NO_FPU",
        "header": "sam4s/include/sam.h",
        "define": "__SAM4S2B__",
        "romstart": "0x00400000",
        "romsize": "0x00020000",
        "ramstart": "0x20000000",
        "ramsize": "0x00010000",
        "family": "SAM4",
        "defines": {
            "__CM4_REV": "0x0001U",
            "__MPU_PRESENT": "1U",
            "__FPU_PRESENT": "0U",
            "__NVIC_PRIO_BITS": "4U",
            "__Vendor_SysTickConfig": "0U"
        }
    },
    {
        "root": "../system/Atmel\\SAM4S_DFP\\1.0.56",
        "series": "SAM4S",
        "device": "ATSAM4S2C",
        "core": "Cortex-M4",
        "endian": "Little-endian",
        "mpu": "MPU",
        "fpu": "NO_FPU",
        "header": "sam4s/include/sam.h",
        "define": "__SAM4S2C__",
        "romstart": "0x00400000",
        "romsize": "0x00020000",
        "ramstart": "0x20000000",
        "ramsize": "0x00010000",
        "family": "SAM4",
        "defines": {
            "__CM4_REV": "0x0001U",
            "__MPU_PRESENT": "1U",
            "__FPU_PRESENT": "0U",
            "__NVIC_PRIO_BITS": "4U",
            "__Vendor_SysTickConfig": "0U"
        }
    },
    {
        "root": "../system/Atmel\\SAM4S_DFP\\1.0.56",
        "series": "SAM4S",
        "device": "ATSAM4S4B",
        "core": "Cortex-M4",
        "endian": "Little-endian",
        "mpu": "MPU",
        "fpu": "NO_FPU",
        "header": "sam4s/include/sam.h",
        "define": "__SAM4S4B__",
        "romstart": "0x00400000",
        "romsize": "0x00040000",
        "ramstart": "0x20000000",
        "ramsize": "0x00010000",
        "family": "SAM4",
        "defines": {
            "__CM4_REV": "0x0001U",
            "__MPU_PRESENT": "1U",
            "__FPU_PRESENT": "0U",
            "__NVIC_PRIO_BITS": "4U",
            "__Vendor_SysTickConfig": "0U"
        }
    },
    {
        "root": "../system/Atmel\\SAM4S_DFP\\1.0.56",
        "series": "SAM4S",
        "device": "ATSAM4S4C",
        "core": "Cortex-M4",
        "endian": "Little-endian",
        "mpu": "MPU",
        "fpu": "NO_FPU",
        "header": "sam4s/include/sam.h",
        "define": "__SAM4S4C__",
        "romstart": "0x00400000",
        "romsize": "0x00040000",
        "ramstart": "0x20000000",
        "ramsize": "0x00010000",
        "family": "SAM4",
        "defines": {
            "__CM4_REV": "0x0001U",
            "__MPU_PRESENT": "1U",
            "__FPU_PRESENT": "0U",
            "__NVIC_PRIO_BITS": "4U",
            "__Vendor_SysTickConfig": "0U"
        }
    },
    {
        "root": "../system/Atmel\\SAM4S_DFP\\1.0.56",
        "series": "SAM4S",
        "device": "ATSAM4SP32A",
        "core": "Cortex-M4",
        "endian": "Little-endian",
        "mpu": "MPU",
        "fpu": "NO_FPU",
        "header": "sam4sp/include/sam.h",
        "define": "__SAM4SP32A__",
        "romstart": "0x00400000",
        "romsize": "0x00100000",
        "ramstart": "0x20000000",
        "ramsize": "0x00028000",
        "family": "SAM4",
        "defines": {
            "__CM4_REV": "0x0001U",
            "__MPU_PRESENT": "1U",
            "__FPU_PRESENT": "0U",
            "__NVIC_PRIO_BITS": "4U",
            "__Vendor_SysTickConfig": "0U"
        }
    },
    {
        "root": "../system/Atmel\\SAM4S_DFP\\1.0.56",
        "series": "SAM4S",
        "device": "ATSAM4S4A",
        "core": "Cortex-M4",
        "endian": "Little-endian",
        "mpu": "MPU",
        "fpu": "NO_FPU",
        "header": "sam4s/include/sam.h",
        "define": "__SAM4S4A__",
        "romstart": "0x00400000",
        "romsize": "0x00040000",
        "ramstart": "0x20000000",
        "ramsize": "0x00010000",
        "family": "SAM4",
        "defines": {
            "__CM4_REV": "0x0001U",
            "__MPU_PRESENT": "1U",
            "__FPU_PRESENT": "0U",
            "__NVIC_PRIO_BITS": "4U",
            "__Vendor_SysTickConfig": "0U"
        }
    },
    {
        "root": "../system/Atmel\\SAM4S_DFP\\1.0.56",
        "series": "SAM4S",
        "device": "ATSAM4SD32C",
        "core": "Cortex-M4",
        "endian": "Little-endian",
        "mpu": "MPU",
        "fpu": "NO_FPU",
        "header": "sam4s/include/sam.h",
        "define": "__SAM4SD32C__",
        "romstart": "0x00400000",
        "romsize": "0x00100000",
        "ramstart": "0x20000000",
        "ramsize": "0x00028000",
        "family": "SAM4",
        "defines": {
            "__CM4_REV": "0x0001U",
            "__MPU_PRESENT": "1U",
            "__FPU_PRESENT": "0U",
            "__NVIC_PRIO_BITS": "4U",
            "__Vendor_SysTickConfig": "0U"
        }
    },
    {
        "root": "../system/Atmel\\SAM4S_DFP\\1.0.56",
        "series": "SAM4S",
        "device": "ATSAM4S16B",
        "core": "Cortex-M4",
        "endian": "Little-endian",
        "mpu": "MPU",
        "fpu": "NO_FPU",
        "header": "sam4s/include/sam.h",
        "define": "__SAM4S16B__",
        "romstart": "0x00400000",
        "romsize": "0x00100000",
        "ramstart": "0x20000000",
        "ramsize": "0x00020000",
        "family": "SAM4",
        "defines": {
            "__CM4_REV": "0x0001U",
            "__MPU_PRESENT": "1U",
            "__FPU_PRESENT": "0U",
            "__NVIC_PRIO_BITS": "4U",
            "__Vendor_SysTickConfig": "0U"
        }
    },
    {
        "root": "../system/Atmel\\SAM4S_DFP\\1.0.56",
        "series": "SAM4S",
        "device": "ATSAM4S16C",
        "core": "Cortex-M4",
        "endian": "Little-endian",
        "mpu": "MPU",
        "fpu": "NO_FPU",
        "header": "sam4s/include/sam.h",
        "define": "__SAM4S16C__",
        "romstart": "0x00400000",
        "romsize": "0x00100000",
        "ramstart": "0x20000000",
        "ramsize": "0x00020000",
        "family": "SAM4",
        "defines": {
            "__CM4_REV": "0x0001U",
            "__MPU_PRESENT": "1U",
            "__FPU_PRESENT": "0U",
            "__NVIC_PRIO_BITS": "4U",
            "__Vendor_SysTickConfig": "0U"
        }
    },
    {
        "root": "../system/Atmel\\SAM4S_DFP\\1.0.56",
        "series": "SAM4S",
        "device": "ATSAM4SD32B",
        "core": "Cortex-M4",
        "endian": "Little-endian",
        "mpu": "MPU",
        "fpu": "NO_FPU",
        "header": "sam4s/include/sam.h",
        "define": "__SAM4SD32B__",
        "romstart": "0x00400000",
        "romsize": "0x00100000",
        "ramstart": "0x20000000",
        "ramsize": "0x00028000",
        "family": "SAM4",
        "defines": {
            "__CM4_REV": "0x0001U",
            "__MPU_PRESENT": "1U",
            "__FPU_PRESENT": "0U",
            "__NVIC_PRIO_BITS": "4U",
            "__Vendor_SysTickConfig": "0U"
        }
    },
    {
        "root": "../system/Atmel\\SAM4S_DFP\\1.0.56",
        "series": "SAM4S",
        "device": "ATSAM4S8B",
        "core": "Cortex-M4",
        "endian": "Little-endian",
        "mpu": "MPU",
        "fpu": "NO_FPU",
        "header": "sam4s/include/sam.h",
        "define": "__SAM4S8B__",
        "romstart": "0x00400000",
        "romsize": "0x00080000",
        "ramstart": "0x20000000",
        "ramsize": "0x00020000",
        "family": "SAM4",
        "defines": {
            "__CM4_REV": "0x0001U",
            "__MPU_PRESENT": "1U",
            "__FPU_PRESENT": "0U",
            "__NVIC_PRIO_BITS": "4U",
            "__Vendor_SysTickConfig": "0U"
        }
    },
    {
        "root": "../system/Atmel\\SAM4S_DFP\\1.0.56",
        "series": "SAM4S",
        "device": "ATSAM4S8C",
        "core": "Cortex-M4",
        "endian": "Little-endian",
        "mpu": "MPU",
        "fpu": "NO_FPU",
        "header": "sam4s/include/sam.h",
        "define": "__SAM4S8C__",
        "romstart": "0x00400000",
        "romsize": "0x00080000",
        "ramstart": "0x20000000",
        "ramsize": "0x00020000",
        "family": "SAM4",
        "defines": {
            "__CM4_REV": "0x0001U",
            "__MPU_PRESENT": "1U",
            "__FPU_PRESENT": "0U",
            "__NVIC_PRIO_BITS": "4U",
            "__Vendor_SysTickConfig": "0U"
        }
    },
    {
        "root": "../system/Atmel\\SAM4S_DFP\\1.0.56",
        "series": "SAM4S",
        "device": "ATSAM4SA16B",
        "core": "Cortex-M4",
        "endian": "Little-endian",
        "mpu": "MPU",
        "fpu": "NO_FPU",
        "header": "sam4s/include/sam.h",
        "define": "__SAM4SA16B__",
        "romstart": "0x00400000",
        "romsize": "0x00100000",
        "ramstart": "0x20000000",
        "ramsize": "0x00028000",
        "family": "SAM4",
        "defines": {
            "__CM4_REV": "0x0001U",
            "__MPU_PRESENT": "1U",
            "__FPU_PRESENT": "0U",
            "__NVIC_PRIO_BITS": "4U",
            "__Vendor_SysTickConfig": "0U"
        }
    },
    {
        "root": "../system/Atmel\\SAM4S_DFP\\1.0.56",
        "series": "SAM4S",
        "device": "ATSAM4SA16C",
        "core": "Cortex-M4",
        "endian": "Little-endian",
        "mpu": "MPU",
        "fpu": "NO_FPU",
        "header": "sam4s/include/sam.h",
        "define": "__SAM4SA16C__",
        "romstart": "0x00400000",
        "romsize": "0x00100000",
        "ramstart": "0x20000000",
        "ramsize": "0x00028000",
        "family": "SAM4",
        "defines": {
            "__CM4_REV": "0x0001U",
            "__MPU_PRESENT": "1U",
            "__FPU_PRESENT": "0U",
            "__NVIC_PRIO_BITS": "4U",
            "__Vendor_SysTickConfig": "0U"
        }
    },
    {
        "root": "../system/Atmel\\SAM4S_DFP\\1.0.56",
        "series": "SAM4S",
        "device": "ATSAM4SD16C",
        "core": "Cortex-M4",
        "endian": "Little-endian",
        "mpu": "MPU",
        "fpu": "NO_FPU",
        "header": "sam4s/include/sam.h",
        "define": "__SAM4SD16C__",
        "romstart": "0x00400000",
        "romsize": "0x00080000",
        "ramstart": "0x20000000",
        "ramsize": "0x00028000",
        "family": "SAM4",
        "defines": {
            "__CM4_REV": "0x0001U",
            "__MPU_PRESENT": "1U",
            "__FPU_PRESENT": "0U",
            "__NVIC_PRIO_BITS": "4U",
            "__Vendor_SysTickConfig": "0U"
        }
    },
    {
        "root": "../system/Atmel\\SAM4S_DFP\\1.0.56",
        "series": "SAM4S",
        "device": "ATSAM4SD16B",
        "core": "Cortex-M4",
        "endian": "Little-endian",
        "mpu": "MPU",
        "fpu": "NO_FPU",
        "header": "sam4s/include/sam.h",
        "define": "__SAM4SD16B__",
        "romstart": "0x00400000",
        "romsize": "0x00080000",
        "ramstart": "0x20000000",
        "ramsize": "0x00028000",
        "family": "SAM4",
        "defines": {
            "__CM4_REV": "0x0001U",
            "__MPU_PRESENT": "1U",
            "__FPU_PRESENT": "0U",
            "__NVIC_PRIO_BITS": "4U",
            "__Vendor_SysTickConfig": "0U"
        }
    },
    {
        "root": "../system/Atmel\\SAMB11_DFP\\2.3.190",
        "series": "SAMB11",
        "device": "ATBTLC1000WLCSP",
        "core": "Cortex-M0",
        "endian": "Little-endian",
        "mpu": "NO_MPU",
        "fpu": "NO_FPU",
        "header": "include/sam.h",
        "define": "__BTLC1000WLCSP__",
        "ramstart": "0x10000000",
        "ramsize": "0x20000",
        "family": "SAMB",
        "defines": {
            "PIO_API": "sambU",
            "LITTLE_ENDIAN": "1U",
            "__FPU_PRESENT": "0U",
            "__CM0_REV": "0x00U",
            "__NVIC_PRIO_BITS": "2U",
            "__Vendor_SysTickConfig": "0U"
        }
    },
    {
        "root": "../system/Atmel\\SAMB11_DFP\\2.3.190",
        "series": "SAMB11",
        "device": "ATSAMB11ZR",
        "core": "Cortex-M0",
        "endian": "Little-endian",
        "mpu": "NO_MPU",
        "fpu": "NO_FPU",
        "header": "include/sam.h",
        "define": "__SAMB11ZR__",
        "ramstart": "0x10000000",
        "ramsize": "0x20000",
        "family": "SAMB",
        "defines": {
            "PIO_API": "sambU",
            "LITTLE_ENDIAN": "1U",
            "__FPU_PRESENT": "0U",
            "__CM0_REV": "0x00U",
            "__NVIC_PRIO_BITS": "2U",
            "__Vendor_SysTickConfig": "0U"
        }
    },
    {
        "root": "../system/Atmel\\SAMB11_DFP\\2.3.190",
        "series": "SAMB11",
        "device": "ATSAMB11G18A",
        "core": "Cortex-M0",
        "endian": "Little-endian",
        "mpu": "NO_MPU",
        "fpu": "NO_FPU",
        "header": "include/sam.h",
        "define": "__SAMB11G18A__",
        "ramstart": "0x10000000",
        "ramsize": "0x20000",
        "family": "SAMB",
        "defines": {
            "PIO_API": "sambU",
            "LITTLE_ENDIAN": "1U",
            "__FPU_PRESENT": "0U",
            "__CM0_REV": "0x00U",
            "__NVIC_PRIO_BITS": "2U",
            "__Vendor_SysTickConfig": "0U"
        }
    },
    {
        "root": "../system/Atmel\\SAMC20_DFP\\1.1.151",
        "series": "SAMC20",
        "device": "ATSAMC20G17A",
        "core": "Cortex-M0+",
        "endian": "Little-endian",
        "mpu": "MPU",
        "fpu": "NO_FPU",
        "header": "samc20/include/sam.h",
        "define": "__SAMC20G17A__",
        "romstart": "0x00000000",
        "romsize": "0x20000",
        "ramstart": "0x20000000",
        "ramsize": "0x4000",
        "family": "SAMC",
        "defines": {
            "NUM_IRQ": "31U",
            "__CM0PLUS_REV": "0x0001U",
            "__MPU_PRESENT": "1U",
            "__NVIC_PRIO_BITS": "2U",
            "__VTOR_PRESENT": "1U",
            "__Vendor_SysTickConfig": "0U",
            "__ARCH_ARM": "1U",
            "__ARCH_ARM_CORTEX_M": "1U",
            "__DEVICE_IS_SAM": "1U"
        }
    },
    {
        "root": "../system/Atmel\\SAMC20_DFP\\1.1.151",
        "series": "SAMC20",
        "device": "ATSAMC20G16A",
        "core": "Cortex-M0+",
        "endian": "Little-endian",
        "mpu": "MPU",
        "fpu": "NO_FPU",
        "header": "samc20/include/sam.h",
        "define": "__SAMC20G16A__",
        "romstart": "0x00000000",
        "romsize": "0x10000",
        "ramstart": "0x20000000",
        "ramsize": "0x2000",
        "family": "SAMC",
        "defines": {
            "NUM_IRQ": "31U",
            "__CM0PLUS_REV": "0x0001U",
            "__MPU_PRESENT": "1U",
            "__NVIC_PRIO_BITS": "2U",
            "__VTOR_PRESENT": "1U",
            "__Vendor_SysTickConfig": "0U",
            "__ARCH_ARM": "1U",
            "__ARCH_ARM_CORTEX_M": "1U",
            "__DEVICE_IS_SAM": "1U"
        }
    },
    {
        "root": "../system/Atmel\\SAMC20_DFP\\1.1.151",
        "series": "SAMC20",
        "device": "ATSAMC20J18A",
        "core": "Cortex-M0+",
        "endian": "Little-endian",
        "mpu": "MPU",
        "fpu": "NO_FPU",
        "header": "samc20/include/sam.h",
        "define": "__SAMC20J18A__",
        "romstart": "0x00000000",
        "romsize": "0x40000",
        "ramstart": "0x20000000",
        "ramsize": "0x8000",
        "family": "SAMC",
        "defines": {
            "NUM_IRQ": "31U",
            "__CM0PLUS_REV": "0x0001U",
            "__MPU_PRESENT": "1U",
            "__NVIC_PRIO_BITS": "2U",
            "__VTOR_PRESENT": "1U",
            "__Vendor_SysTickConfig": "0U",
            "__ARCH_ARM": "1U",
            "__ARCH_ARM_CORTEX_M": "1U",
            "__DEVICE_IS_SAM": "1U"
        }
    },
    {
        "root": "../system/Atmel\\SAMC20_DFP\\1.1.151",
        "series": "SAMC20",
        "device": "ATSAMC20N18A",
        "core": "Cortex-M0+",
        "endian": "Little-endian",
        "mpu": "MPU",
        "fpu": "NO_FPU",
        "header": "samc20n/include/sam.h",
        "define": "__SAMC20N18A__",
        "romstart": "0x00000000",
        "romsize": "0x40000",
        "ramstart": "0x20000000",
        "ramsize": "0x8000",
        "family": "SAMC",
        "defines": {
            "NUM_IRQ": "31U",
            "__CM0PLUS_REV": "0x0001U",
            "__MPU_PRESENT": "1U",
            "__NVIC_PRIO_BITS": "2U",
            "__VTOR_PRESENT": "1U",
            "__Vendor_SysTickConfig": "0U",
            "__ARCH_ARM": "1U",
            "__ARCH_ARM_CORTEX_M": "1U",
            "__DEVICE_IS_SAM": "1U"
        }
    },
    {
        "root": "../system/Atmel\\SAMC20_DFP\\1.1.151",
        "series": "SAMC20",
        "device": "ATSAMC20J15A",
        "core": "Cortex-M0+",
        "endian": "Little-endian",
        "mpu": "MPU",
        "fpu": "NO_FPU",
        "header": "samc20/include/sam.h",
        "define": "__SAMC20J15A__",
        "romstart": "0x00000000",
        "romsize": "0x8000",
        "ramstart": "0x20000000",
        "ramsize": "0x1000",
        "family": "SAMC",
        "defines": {
            "NUM_IRQ": "31U",
            "__CM0PLUS_REV": "0x0001U",
            "__MPU_PRESENT": "1U",
            "__NVIC_PRIO_BITS": "2U",
            "__VTOR_PRESENT": "1U",
            "__Vendor_SysTickConfig": "0U",
            "__ARCH_ARM": "1U",
            "__ARCH_ARM_CORTEX_M": "1U",
            "__DEVICE_IS_SAM": "1U"
        }
    },
    {
        "root": "../system/Atmel\\SAMC20_DFP\\1.1.151",
        "series": "SAMC20",
        "device": "ATSAMC20G18A",
        "core": "Cortex-M0+",
        "endian": "Little-endian",
        "mpu": "MPU",
        "fpu": "NO_FPU",
        "header": "samc20/include/sam.h",
        "define": "__SAMC20G18A__",
        "romstart": "0x00000000",
        "romsize": "0x40000",
        "ramstart": "0x20000000",
        "ramsize": "0x8000",
        "family": "SAMC",
        "defines": {
            "NUM_IRQ": "31U",
            "__CM0PLUS_REV": "0x0001U",
            "__MPU_PRESENT": "1U",
            "__NVIC_PRIO_BITS": "2U",
            "__VTOR_PRESENT": "1U",
            "__Vendor_SysTickConfig": "0U",
            "__ARCH_ARM": "1U",
            "__ARCH_ARM_CORTEX_M": "1U",
            "__DEVICE_IS_SAM": "1U"
        }
    },
    {
        "root": "../system/Atmel\\SAMC20_DFP\\1.1.151",
        "series": "SAMC20",
        "device": "ATSAMC20J17AU",
        "core": "Cortex-M0+",
        "endian": "Little-endian",
        "mpu": "MPU",
        "fpu": "NO_FPU",
        "header": "samc20/include/sam.h",
        "define": "__SAMC20J17AU__",
        "romstart": "0x00000000",
        "romsize": "0x20000",
        "ramstart": "0x20000000",
        "ramsize": "0x4000",
        "family": "SAMC",
        "defines": {
            "NUM_IRQ": "31U",
            "__CM0PLUS_REV": "0x0001U",
            "__MPU_PRESENT": "1U",
            "__NVIC_PRIO_BITS": "2U",
            "__VTOR_PRESENT": "1U",
            "__Vendor_SysTickConfig": "0U",
            "__ARCH_ARM": "1U",
            "__ARCH_ARM_CORTEX_M": "1U",
            "__DEVICE_IS_SAM": "1U"
        }
    },
    {
        "root": "../system/Atmel\\SAMC20_DFP\\1.1.151",
        "series": "SAMC20",
        "device": "ATSAMC20J16A",
        "core": "Cortex-M0+",
        "endian": "Little-endian",
        "mpu": "MPU",
        "fpu": "NO_FPU",
        "header": "samc20/include/sam.h",
        "define": "__SAMC20J16A__",
        "romstart": "0x00000000",
        "romsize": "0x10000",
        "ramstart": "0x20000000",
        "ramsize": "0x2000",
        "family": "SAMC",
        "defines": {
            "NUM_IRQ": "31U",
            "__CM0PLUS_REV": "0x0001U",
            "__MPU_PRESENT": "1U",
            "__NVIC_PRIO_BITS": "2U",
            "__VTOR_PRESENT": "1U",
            "__Vendor_SysTickConfig": "0U",
            "__ARCH_ARM": "1U",
            "__ARCH_ARM_CORTEX_M": "1U",
            "__DEVICE_IS_SAM": "1U"
        }
    },
    {
        "root": "../system/Atmel\\SAMC20_DFP\\1.1.151",
        "series": "SAMC20",
        "device": "ATSAMC20J17A",
        "core": "Cortex-M0+",
        "endian": "Little-endian",
        "mpu": "MPU",
        "fpu": "NO_FPU",
        "header": "samc20/include/sam.h",
        "define": "__SAMC20J17A__",
        "romstart": "0x00000000",
        "romsize": "0x20000",
        "ramstart": "0x20000000",
        "ramsize": "0x4000",
        "family": "SAMC",
        "defines": {
            "NUM_IRQ": "31U",
            "__CM0PLUS_REV": "0x0001U",
            "__MPU_PRESENT": "1U",
            "__NVIC_PRIO_BITS": "2U",
            "__VTOR_PRESENT": "1U",
            "__Vendor_SysTickConfig": "0U",
            "__ARCH_ARM": "1U",
            "__ARCH_ARM_CORTEX_M": "1U",
            "__DEVICE_IS_SAM": "1U"
        }
    },
    {
        "root": "../system/Atmel\\SAMC20_DFP\\1.1.151",
        "series": "SAMC20",
        "device": "ATSAMC20E16A",
        "core": "Cortex-M0+",
        "endian": "Little-endian",
        "mpu": "MPU",
        "fpu": "NO_FPU",
        "header": "samc20/include/sam.h",
        "define": "__SAMC20E16A__",
        "romstart": "0x00000000",
        "romsize": "0x10000",
        "ramstart": "0x20000000",
        "ramsize": "0x2000",
        "family": "SAMC",
        "defines": {
            "NUM_IRQ": "31U",
            "__CM0PLUS_REV": "0x0001U",
            "__MPU_PRESENT": "1U",
            "__NVIC_PRIO_BITS": "2U",
            "__VTOR_PRESENT": "1U",
            "__Vendor_SysTickConfig": "0U",
            "__ARCH_ARM": "1U",
            "__ARCH_ARM_CORTEX_M": "1U",
            "__DEVICE_IS_SAM": "1U"
        }
    },
    {
        "root": "../system/Atmel\\SAMC20_DFP\\1.1.151",
        "series": "SAMC20",
        "device": "ATSAMC20J18AU",
        "core": "Cortex-M0+",
        "endian": "Little-endian",
        "mpu": "MPU",
        "fpu": "NO_FPU",
        "header": "samc20/include/sam.h",
        "define": "__SAMC20J18AU__",
        "romstart": "0x00000000",
        "romsize": "0x40000",
        "ramstart": "0x20000000",
        "ramsize": "0x8000",
        "family": "SAMC",
        "defines": {
            "NUM_IRQ": "31U",
            "__CM0PLUS_REV": "0x0001U",
            "__MPU_PRESENT": "1U",
            "__NVIC_PRIO_BITS": "2U",
            "__VTOR_PRESENT": "1U",
            "__Vendor_SysTickConfig": "0U",
            "__ARCH_ARM": "1U",
            "__ARCH_ARM_CORTEX_M": "1U",
            "__DEVICE_IS_SAM": "1U"
        }
    },
    {
        "root": "../system/Atmel\\SAMC20_DFP\\1.1.151",
        "series": "SAMC20",
        "device": "ATSAMC20N17A",
        "core": "Cortex-M0+",
        "endian": "Little-endian",
        "mpu": "MPU",
        "fpu": "NO_FPU",
        "header": "samc20n/include/sam.h",
        "define": "__SAMC20N17A__",
        "romstart": "0x00000000",
        "romsize": "0x20000",
        "ramstart": "0x20000000",
        "ramsize": "0x4000",
        "family": "SAMC",
        "defines": {
            "NUM_IRQ": "31U",
            "__CM0PLUS_REV": "0x0001U",
            "__MPU_PRESENT": "1U",
            "__NVIC_PRIO_BITS": "2U",
            "__VTOR_PRESENT": "1U",
            "__Vendor_SysTickConfig": "0U",
            "__ARCH_ARM": "1U",
            "__ARCH_ARM_CORTEX_M": "1U",
            "__DEVICE_IS_SAM": "1U"
        }
    },
    {
        "root": "../system/Atmel\\SAMC20_DFP\\1.1.151",
        "series": "SAMC20",
        "device": "ATSAMC20E18A",
        "core": "Cortex-M0+",
        "endian": "Little-endian",
        "mpu": "MPU",
        "fpu": "NO_FPU",
        "header": "samc20/include/sam.h",
        "define": "__SAMC20E18A__",
        "romstart": "0x00000000",
        "romsize": "0x40000",
        "ramstart": "0x20000000",
        "ramsize": "0x8000",
        "family": "SAMC",
        "defines": {
            "NUM_IRQ": "31U",
            "__CM0PLUS_REV": "0x0001U",
            "__MPU_PRESENT": "1U",
            "__NVIC_PRIO_BITS": "2U",
            "__VTOR_PRESENT": "1U",
            "__Vendor_SysTickConfig": "0U",
            "__ARCH_ARM": "1U",
            "__ARCH_ARM_CORTEX_M": "1U",
            "__DEVICE_IS_SAM": "1U"
        }
    },
    {
        "root": "../system/Atmel\\SAMC20_DFP\\1.1.151",
        "series": "SAMC20",
        "device": "ATSAMC20E17A",
        "core": "Cortex-M0+",
        "endian": "Little-endian",
        "mpu": "MPU",
        "fpu": "NO_FPU",
        "header": "samc20/include/sam.h",
        "define": "__SAMC20E17A__",
        "romstart": "0x00000000",
        "romsize": "0x20000",
        "ramstart": "0x20000000",
        "ramsize": "0x4000",
        "family": "SAMC",
        "defines": {
            "NUM_IRQ": "31U",
            "__CM0PLUS_REV": "0x0001U",
            "__MPU_PRESENT": "1U",
            "__NVIC_PRIO_BITS": "2U",
            "__VTOR_PRESENT": "1U",
            "__Vendor_SysTickConfig": "0U",
            "__ARCH_ARM": "1U",
            "__ARCH_ARM_CORTEX_M": "1U",
            "__DEVICE_IS_SAM": "1U"
        }
    },
    {
        "root": "../system/Atmel\\SAMC20_DFP\\1.1.151",
        "series": "SAMC20",
        "device": "ATSAMC20E15A",
        "core": "Cortex-M0+",
        "endian": "Little-endian",
        "mpu": "MPU",
        "fpu": "NO_FPU",
        "header": "samc20/include/sam.h",
        "define": "__SAMC20E15A__",
        "romstart": "0x00000000",
        "romsize": "0x8000",
        "ramstart": "0x20000000",
        "ramsize": "0x1000",
        "family": "SAMC",
        "defines": {
            "NUM_IRQ": "31U",
            "__CM0PLUS_REV": "0x0001U",
            "__MPU_PRESENT": "1U",
            "__NVIC_PRIO_BITS": "2U",
            "__VTOR_PRESENT": "1U",
            "__Vendor_SysTickConfig": "0U",
            "__ARCH_ARM": "1U",
            "__ARCH_ARM_CORTEX_M": "1U",
            "__DEVICE_IS_SAM": "1U"
        }
    },
    {
        "root": "../system/Atmel\\SAMC20_DFP\\1.1.151",
        "series": "SAMC20",
        "device": "ATSAMC20G15A",
        "core": "Cortex-M0+",
        "endian": "Little-endian",
        "mpu": "MPU",
        "fpu": "NO_FPU",
        "header": "samc20/include/sam.h",
        "define": "__SAMC20G15A__",
        "romstart": "0x00000000",
        "romsize": "0x8000",
        "ramstart": "0x20000000",
        "ramsize": "0x1000",
        "family": "SAMC",
        "defines": {
            "NUM_IRQ": "31U",
            "__CM0PLUS_REV": "0x0001U",
            "__MPU_PRESENT": "1U",
            "__NVIC_PRIO_BITS": "2U",
            "__VTOR_PRESENT": "1U",
            "__Vendor_SysTickConfig": "0U",
            "__ARCH_ARM": "1U",
            "__ARCH_ARM_CORTEX_M": "1U",
            "__DEVICE_IS_SAM": "1U"
        }
    },
    {
        "root": "../system/Atmel\\SAMC21_DFP\\1.2.176",
        "series": "SAMC21",
        "device": "ATSAMC21J15A",
        "core": "Cortex-M0+",
        "endian": "Little-endian",
        "mpu": "MPU",
        "fpu": "NO_FPU",
        "header": "samc21/include/sam.h",
        "define": "__SAMC21J15A__",
        "romstart": "0x00000000",
        "romsize": "0x8000",
        "ramstart": "0x20000000",
        "ramsize": "0x1000",
        "family": "SAMC",
        "defines": {
            "NUM_IRQ": "31U",
            "__CM0PLUS_REV": "0x0001U",
            "__MPU_PRESENT": "1U",
            "__NVIC_PRIO_BITS": "2U",
            "__VTOR_PRESENT": "1U",
            "__Vendor_SysTickConfig": "0U",
            "__ARCH_ARM": "1U",
            "__ARCH_ARM_CORTEX_M": "1U",
            "__DEVICE_IS_SAM": "1U"
        }
    },
    {
        "root": "../system/Atmel\\SAMC21_DFP\\1.2.176",
        "series": "SAMC21",
        "device": "ATSAMC21N17A",
        "core": "Cortex-M0+",
        "endian": "Little-endian",
        "mpu": "MPU",
        "fpu": "NO_FPU",
        "header": "samc21n/include/sam.h",
        "define": "__SAMC21N17A__",
        "romstart": "0x00000000",
        "romsize": "0x20000",
        "ramstart": "0x20000000",
        "ramsize": "0x4000",
        "family": "SAMC",
        "defines": {
            "NUM_IRQ": "31U",
            "__CM0PLUS_REV": "0x0001U",
            "__MPU_PRESENT": "1U",
            "__NVIC_PRIO_BITS": "2U",
            "__VTOR_PRESENT": "1U",
            "__Vendor_SysTickConfig": "0U",
            "__ARCH_ARM": "1U",
            "__ARCH_ARM_CORTEX_M": "1U",
            "__DEVICE_IS_SAM": "1U"
        }
    },
    {
        "root": "../system/Atmel\\SAMC21_DFP\\1.2.176",
        "series": "SAMC21",
        "device": "ATSAMC21E15A",
        "core": "Cortex-M0+",
        "endian": "Little-endian",
        "mpu": "MPU",
        "fpu": "NO_FPU",
        "header": "samc21/include/sam.h",
        "define": "__SAMC21E15A__",
        "romstart": "0x00000000",
        "romsize": "0x8000",
        "ramstart": "0x20000000",
        "ramsize": "0x1000",
        "family": "SAMC",
        "defines": {
            "NUM_IRQ": "31U",
            "__CM0PLUS_REV": "0x0001U",
            "__MPU_PRESENT": "1U",
            "__NVIC_PRIO_BITS": "2U",
            "__VTOR_PRESENT": "1U",
            "__Vendor_SysTickConfig": "0U",
            "__ARCH_ARM": "1U",
            "__ARCH_ARM_CORTEX_M": "1U",
            "__DEVICE_IS_SAM": "1U"
        }
    },
    {
        "root": "../system/Atmel\\SAMC21_DFP\\1.2.176",
        "series": "SAMC21",
        "device": "ATSAMC21J18A",
        "core": "Cortex-M0+",
        "endian": "Little-endian",
        "mpu": "MPU",
        "fpu": "NO_FPU",
        "header": "samc21/include/sam.h",
        "define": "__SAMC21J18A__",
        "romstart": "0x00000000",
        "romsize": "0x40000",
        "ramstart": "0x20000000",
        "ramsize": "0x8000",
        "family": "SAMC",
        "defines": {
            "NUM_IRQ": "31U",
            "__CM0PLUS_REV": "0x0001U",
            "__MPU_PRESENT": "1U",
            "__NVIC_PRIO_BITS": "2U",
            "__VTOR_PRESENT": "1U",
            "__Vendor_SysTickConfig": "0U",
            "__ARCH_ARM": "1U",
            "__ARCH_ARM_CORTEX_M": "1U",
            "__DEVICE_IS_SAM": "1U"
        }
    },
    {
        "root": "../system/Atmel\\SAMC21_DFP\\1.2.176",
        "series": "SAMC21",
        "device": "ATSAMC21E18A",
        "core": "Cortex-M0+",
        "endian": "Little-endian",
        "mpu": "MPU",
        "fpu": "NO_FPU",
        "header": "samc21/include/sam.h",
        "define": "__SAMC21E18A__",
        "romstart": "0x00000000",
        "romsize": "0x40000",
        "ramstart": "0x20000000",
        "ramsize": "0x8000",
        "family": "SAMC",
        "defines": {
            "NUM_IRQ": "31U",
            "__CM0PLUS_REV": "0x0001U",
            "__MPU_PRESENT": "1U",
            "__NVIC_PRIO_BITS": "2U",
            "__VTOR_PRESENT": "1U",
            "__Vendor_SysTickConfig": "0U",
            "__ARCH_ARM": "1U",
            "__ARCH_ARM_CORTEX_M": "1U",
            "__DEVICE_IS_SAM": "1U"
        }
    },
    {
        "root": "../system/Atmel\\SAMC21_DFP\\1.2.176",
        "series": "SAMC21",
        "device": "ATSAMC21J18AU",
        "core": "Cortex-M0+",
        "endian": "Little-endian",
        "mpu": "MPU",
        "fpu": "NO_FPU",
        "header": "samc21/include/sam.h",
        "define": "__SAMC21J18AU__",
        "romstart": "0x00000000",
        "romsize": "0x40000",
        "ramstart": "0x20000000",
        "ramsize": "0x8000",
        "family": "SAMC",
        "defines": {
            "NUM_IRQ": "31U",
            "__CM0PLUS_REV": "0x0001U",
            "__MPU_PRESENT": "1U",
            "__NVIC_PRIO_BITS": "2U",
            "__VTOR_PRESENT": "1U",
            "__Vendor_SysTickConfig": "0U",
            "__ARCH_ARM": "1U",
            "__ARCH_ARM_CORTEX_M": "1U",
            "__DEVICE_IS_SAM": "1U"
        }
    },
    {
        "root": "../system/Atmel\\SAMC21_DFP\\1.2.176",
        "series": "SAMC21",
        "device": "ATSAMC21E16A",
        "core": "Cortex-M0+",
        "endian": "Little-endian",
        "mpu": "MPU",
        "fpu": "NO_FPU",
        "header": "samc21/include/sam.h",
        "define": "__SAMC21E16A__",
        "romstart": "0x00000000",
        "romsize": "0x10000",
        "ramstart": "0x20000000",
        "ramsize": "0x2000",
        "family": "SAMC",
        "defines": {
            "NUM_IRQ": "31U",
            "__CM0PLUS_REV": "0x0001U",
            "__MPU_PRESENT": "1U",
            "__NVIC_PRIO_BITS": "2U",
            "__VTOR_PRESENT": "1U",
            "__Vendor_SysTickConfig": "0U",
            "__ARCH_ARM": "1U",
            "__ARCH_ARM_CORTEX_M": "1U",
            "__DEVICE_IS_SAM": "1U"
        }
    },
    {
        "root": "../system/Atmel\\SAMC21_DFP\\1.2.176",
        "series": "SAMC21",
        "device": "ATSAMC21E17A",
        "core": "Cortex-M0+",
        "endian": "Little-endian",
        "mpu": "MPU",
        "fpu": "NO_FPU",
        "header": "samc21/include/sam.h",
        "define": "__SAMC21E17A__",
        "romstart": "0x00000000",
        "romsize": "0x20000",
        "ramstart": "0x20000000",
        "ramsize": "0x4000",
        "family": "SAMC",
        "defines": {
            "NUM_IRQ": "31U",
            "__CM0PLUS_REV": "0x0001U",
            "__MPU_PRESENT": "1U",
            "__NVIC_PRIO_BITS": "2U",
            "__VTOR_PRESENT": "1U",
            "__Vendor_SysTickConfig": "0U",
            "__ARCH_ARM": "1U",
            "__ARCH_ARM_CORTEX_M": "1U",
            "__DEVICE_IS_SAM": "1U"
        }
    },
    {
        "root": "../system/Atmel\\SAMC21_DFP\\1.2.176",
        "series": "SAMC21",
        "device": "ATSAMC21G17A",
        "core": "Cortex-M0+",
        "endian": "Little-endian",
        "mpu": "MPU",
        "fpu": "NO_FPU",
        "header": "samc21/include/sam.h",
        "define": "__SAMC21G17A__",
        "romstart": "0x00000000",
        "romsize": "0x20000",
        "ramstart": "0x20000000",
        "ramsize": "0x4000",
        "family": "SAMC",
        "defines": {
            "NUM_IRQ": "31U",
            "__CM0PLUS_REV": "0x0001U",
            "__MPU_PRESENT": "1U",
            "__NVIC_PRIO_BITS": "2U",
            "__VTOR_PRESENT": "1U",
            "__Vendor_SysTickConfig": "0U",
            "__ARCH_ARM": "1U",
            "__ARCH_ARM_CORTEX_M": "1U",
            "__DEVICE_IS_SAM": "1U"
        }
    },
    {
        "root": "../system/Atmel\\SAMC21_DFP\\1.2.176",
        "series": "SAMC21",
        "device": "ATSAMC21N18A",
        "core": "Cortex-M0+",
        "endian": "Little-endian",
        "mpu": "MPU",
        "fpu": "NO_FPU",
        "header": "samc21n/include/sam.h",
        "define": "__SAMC21N18A__",
        "romstart": "0x00000000",
        "romsize": "0x40000",
        "ramstart": "0x20000000",
        "ramsize": "0x8000",
        "family": "SAMC",
        "defines": {
            "NUM_IRQ": "31U",
            "__CM0PLUS_REV": "0x0001U",
            "__MPU_PRESENT": "1U",
            "__NVIC_PRIO_BITS": "2U",
            "__VTOR_PRESENT": "1U",
            "__Vendor_SysTickConfig": "0U",
            "__ARCH_ARM": "1U",
            "__ARCH_ARM_CORTEX_M": "1U",
            "__DEVICE_IS_SAM": "1U"
        }
    },
    {
        "root": "../system/Atmel\\SAMC21_DFP\\1.2.176",
        "series": "SAMC21",
        "device": "ATSAMC21J17AU",
        "core": "Cortex-M0+",
        "endian": "Little-endian",
        "mpu": "MPU",
        "fpu": "NO_FPU",
        "header": "samc21/include/sam.h",
        "define": "__SAMC21J17AU__",
        "romstart": "0x00000000",
        "romsize": "0x20000",
        "ramstart": "0x20000000",
        "ramsize": "0x4000",
        "family": "SAMC",
        "defines": {
            "NUM_IRQ": "31U",
            "__CM0PLUS_REV": "0x0001U",
            "__MPU_PRESENT": "1U",
            "__NVIC_PRIO_BITS": "2U",
            "__VTOR_PRESENT": "1U",
            "__Vendor_SysTickConfig": "0U",
            "__ARCH_ARM": "1U",
            "__ARCH_ARM_CORTEX_M": "1U",
            "__DEVICE_IS_SAM": "1U"
        }
    },
    {
        "root": "../system/Atmel\\SAMC21_DFP\\1.2.176",
        "series": "SAMC21",
        "device": "ATSAMC21G16A",
        "core": "Cortex-M0+",
        "endian": "Little-endian",
        "mpu": "MPU",
        "fpu": "NO_FPU",
        "header": "samc21/include/sam.h",
        "define": "__SAMC21G16A__",
        "romstart": "0x00000000",
        "romsize": "0x10000",
        "ramstart": "0x20000000",
        "ramsize": "0x2000",
        "family": "SAMC",
        "defines": {
            "NUM_IRQ": "31U",
            "__CM0PLUS_REV": "0x0001U",
            "__MPU_PRESENT": "1U",
            "__NVIC_PRIO_BITS": "2U",
            "__VTOR_PRESENT": "1U",
            "__Vendor_SysTickConfig": "0U",
            "__ARCH_ARM": "1U",
            "__ARCH_ARM_CORTEX_M": "1U",
            "__DEVICE_IS_SAM": "1U"
        }
    },
    {
        "root": "../system/Atmel\\SAMC21_DFP\\1.2.176",
        "series": "SAMC21",
        "device": "ATSAMC21J16A",
        "core": "Cortex-M0+",
        "endian": "Little-endian",
        "mpu": "MPU",
        "fpu": "NO_FPU",
        "header": "samc21/include/sam.h",
        "define": "__SAMC21J16A__",
        "romstart": "0x00000000",
        "romsize": "0x10000",
        "ramstart": "0x20000000",
        "ramsize": "0x2000",
        "family": "SAMC",
        "defines": {
            "NUM_IRQ": "31U",
            "__CM0PLUS_REV": "0x0001U",
            "__MPU_PRESENT": "1U",
            "__NVIC_PRIO_BITS": "2U",
            "__VTOR_PRESENT": "1U",
            "__Vendor_SysTickConfig": "0U",
            "__ARCH_ARM": "1U",
            "__ARCH_ARM_CORTEX_M": "1U",
            "__DEVICE_IS_SAM": "1U"
        }
    },
    {
        "root": "../system/Atmel\\SAMC21_DFP\\1.2.176",
        "series": "SAMC21",
        "device": "ATSAMC21G15A",
        "core": "Cortex-M0+",
        "endian": "Little-endian",
        "mpu": "MPU",
        "fpu": "NO_FPU",
        "header": "samc21/include/sam.h",
        "define": "__SAMC21G15A__",
        "romstart": "0x00000000",
        "romsize": "0x8000",
        "ramstart": "0x20000000",
        "ramsize": "0x1000",
        "family": "SAMC",
        "defines": {
            "NUM_IRQ": "31U",
            "__CM0PLUS_REV": "0x0001U",
            "__MPU_PRESENT": "1U",
            "__NVIC_PRIO_BITS": "2U",
            "__VTOR_PRESENT": "1U",
            "__Vendor_SysTickConfig": "0U",
            "__ARCH_ARM": "1U",
            "__ARCH_ARM_CORTEX_M": "1U",
            "__DEVICE_IS_SAM": "1U"
        }
    },
    {
        "root": "../system/Atmel\\SAMC21_DFP\\1.2.176",
        "series": "SAMC21",
        "device": "ATSAMC21G18A",
        "core": "Cortex-M0+",
        "endian": "Little-endian",
        "mpu": "MPU",
        "fpu": "NO_FPU",
        "header": "samc21/include/sam.h",
        "define": "__SAMC21G18A__",
        "romstart": "0x00000000",
        "romsize": "0x40000",
        "ramstart": "0x20000000",
        "ramsize": "0x8000",
        "family": "SAMC",
        "defines": {
            "NUM_IRQ": "31U",
            "__CM0PLUS_REV": "0x0001U",
            "__MPU_PRESENT": "1U",
            "__NVIC_PRIO_BITS": "2U",
            "__VTOR_PRESENT": "1U",
            "__Vendor_SysTickConfig": "0U",
            "__ARCH_ARM": "1U",
            "__ARCH_ARM_CORTEX_M": "1U",
            "__DEVICE_IS_SAM": "1U"
        }
    },
    {
        "root": "../system/Atmel\\SAMC21_DFP\\1.2.176",
        "series": "SAMC21",
        "device": "ATSAMC21J17A",
        "core": "Cortex-M0+",
        "endian": "Little-endian",
        "mpu": "MPU",
        "fpu": "NO_FPU",
        "header": "samc21/include/sam.h",
        "define": "__SAMC21J17A__",
        "romstart": "0x00000000",
        "romsize": "0x20000",
        "ramstart": "0x20000000",
        "ramsize": "0x4000",
        "family": "SAMC",
        "defines": {
            "NUM_IRQ": "31U",
            "__CM0PLUS_REV": "0x0001U",
            "__MPU_PRESENT": "1U",
            "__NVIC_PRIO_BITS": "2U",
            "__VTOR_PRESENT": "1U",
            "__Vendor_SysTickConfig": "0U",
            "__ARCH_ARM": "1U",
            "__ARCH_ARM_CORTEX_M": "1U",
            "__DEVICE_IS_SAM": "1U"
        }
    },
    {
        "root": "../system/Atmel\\SAMD09_DFP\\1.1.76",
        "series": "SAMD09",
        "device": "ATSAMD09C13A",
        "core": "Cortex-M0+",
        "endian": "Little-endian",
        "mpu": "NO_MPU",
        "fpu": "NO_FPU",
        "header": "include/sam.h",
        "define": "__SAMD09C13A__",
        "romstart": "0x00000000",
        "romsize": "0x2000",
        "ramstart": "0x20000000",
        "ramsize": "0x1000",
        "family": "SAMD",
        "defines": {
            "NUM_IRQ": "19U",
            "__CM0PLUS_REV": "0x0001U",
            "__MPU_PRESENT": "0U",
            "__NVIC_PRIO_BITS": "2U",
            "__VTOR_PRESENT": "1U",
            "__Vendor_SysTickConfig": "0U",
            "__ARCH_ARM": "1U",
            "__ARCH_ARM_CORTEX_M": "1U",
            "__DEVICE_IS_SAM": "1U"
        }
    },
    {
        "root": "../system/Atmel\\SAMD09_DFP\\1.1.76",
        "series": "SAMD09",
        "device": "ATSAMD09D14A",
        "core": "Cortex-M0+",
        "endian": "Little-endian",
        "mpu": "NO_MPU",
        "fpu": "NO_FPU",
        "header": "include/sam.h",
        "define": "__SAMD09D14A__",
        "romstart": "0x00000000",
        "romsize": "0x4000",
        "ramstart": "0x20000000",
        "ramsize": "0x1000",
        "family": "SAMD",
        "defines": {
            "NUM_IRQ": "19U",
            "__CM0PLUS_REV": "0x0001U",
            "__MPU_PRESENT": "0U",
            "__NVIC_PRIO_BITS": "2U",
            "__VTOR_PRESENT": "1U",
            "__Vendor_SysTickConfig": "0U",
            "__ARCH_ARM": "1U",
            "__ARCH_ARM_CORTEX_M": "1U",
            "__DEVICE_IS_SAM": "1U"
        }
    },
    {
        "root": "../system/Atmel\\SAMD10_DFP\\1.1.77",
        "series": "SAMD10",
        "device": "ATSAMD10D14AM",
        "core": "Cortex-M0+",
        "endian": "Little-endian",
        "mpu": "NO_MPU",
        "fpu": "NO_FPU",
        "header": "include/sam.h",
        "define": "__SAMD10D14AM__",
        "romstart": "0x00000000",
        "romsize": "0x4000",
        "ramstart": "0x20000000",
        "ramsize": "0x1000",
        "family": "SAMD",
        "defines": {
            "NUM_IRQ": "19U",
            "__CM0PLUS_REV": "0x0001U",
            "__MPU_PRESENT": "0U",
            "__NVIC_PRIO_BITS": "2U",
            "__VTOR_PRESENT": "1U",
            "__Vendor_SysTickConfig": "0U",
            "__ARCH_ARM": "1U",
            "__ARCH_ARM_CORTEX_M": "1U",
            "__DEVICE_IS_SAM": "1U"
        }
    },
    {
        "root": "../system/Atmel\\SAMD10_DFP\\1.1.77",
        "series": "SAMD10",
        "device": "ATSAMD10D13AM",
        "core": "Cortex-M0+",
        "endian": "Little-endian",
        "mpu": "NO_MPU",
        "fpu": "NO_FPU",
        "header": "include/sam.h",
        "define": "__SAMD10D13AM__",
        "romstart": "0x00000000",
        "romsize": "0x2000",
        "ramstart": "0x20000000",
        "ramsize": "0x1000",
        "family": "SAMD",
        "defines": {
            "NUM_IRQ": "19U",
            "__CM0PLUS_REV": "0x0001U",
            "__MPU_PRESENT": "0U",
            "__NVIC_PRIO_BITS": "2U",
            "__VTOR_PRESENT": "1U",
            "__Vendor_SysTickConfig": "0U",
            "__ARCH_ARM": "1U",
            "__ARCH_ARM_CORTEX_M": "1U",
            "__DEVICE_IS_SAM": "1U"
        }
    },
    {
        "root": "../system/Atmel\\SAMD10_DFP\\1.1.77",
        "series": "SAMD10",
        "device": "ATSAMD10C13A",
        "core": "Cortex-M0+",
        "endian": "Little-endian",
        "mpu": "NO_MPU",
        "fpu": "NO_FPU",
        "header": "include/sam.h",
        "define": "__SAMD10C13A__",
        "romstart": "0x00000000",
        "romsize": "0x2000",
        "ramstart": "0x20000000",
        "ramsize": "0x1000",
        "family": "SAMD",
        "defines": {
            "NUM_IRQ": "19U",
            "__CM0PLUS_REV": "0x0001U",
            "__MPU_PRESENT": "0U",
            "__NVIC_PRIO_BITS": "2U",
            "__VTOR_PRESENT": "1U",
            "__Vendor_SysTickConfig": "0U",
            "__ARCH_ARM": "1U",
            "__ARCH_ARM_CORTEX_M": "1U",
            "__DEVICE_IS_SAM": "1U"
        }
    },
    {
        "root": "../system/Atmel\\SAMD10_DFP\\1.1.77",
        "series": "SAMD10",
        "device": "ATSAMD10D13AS",
        "core": "Cortex-M0+",
        "endian": "Little-endian",
        "mpu": "NO_MPU",
        "fpu": "NO_FPU",
        "header": "include/sam.h",
        "define": "__SAMD10D13AS__",
        "romstart": "0x00000000",
        "romsize": "0x2000",
        "ramstart": "0x20000000",
        "ramsize": "0x1000",
        "family": "SAMD",
        "defines": {
            "NUM_IRQ": "19U",
            "__CM0PLUS_REV": "0x0001U",
            "__MPU_PRESENT": "0U",
            "__NVIC_PRIO_BITS": "2U",
            "__VTOR_PRESENT": "1U",
            "__Vendor_SysTickConfig": "0U",
            "__ARCH_ARM": "1U",
            "__ARCH_ARM_CORTEX_M": "1U",
            "__DEVICE_IS_SAM": "1U"
        }
    },
    {
        "root": "../system/Atmel\\SAMD10_DFP\\1.1.77",
        "series": "SAMD10",
        "device": "ATSAMD10D14AU",
        "core": "Cortex-M0+",
        "endian": "Little-endian",
        "mpu": "NO_MPU",
        "fpu": "NO_FPU",
        "header": "include/sam.h",
        "define": "__SAMD10D14AU__",
        "romstart": "0x00000000",
        "romsize": "0x4000",
        "ramstart": "0x20000000",
        "ramsize": "0x1000",
        "family": "SAMD",
        "defines": {
            "NUM_IRQ": "19U",
            "__CM0PLUS_REV": "0x0001U",
            "__MPU_PRESENT": "0U",
            "__NVIC_PRIO_BITS": "2U",
            "__VTOR_PRESENT": "1U",
            "__Vendor_SysTickConfig": "0U",
            "__ARCH_ARM": "1U",
            "__ARCH_ARM_CORTEX_M": "1U",
            "__DEVICE_IS_SAM": "1U"
        }
    },
    {
        "root": "../system/Atmel\\SAMD10_DFP\\1.1.77",
        "series": "SAMD10",
        "device": "ATSAMD10C14A",
        "core": "Cortex-M0+",
        "endian": "Little-endian",
        "mpu": "NO_MPU",
        "fpu": "NO_FPU",
        "header": "include/sam.h",
        "define": "__SAMD10C14A__",
        "romstart": "0x00000000",
        "romsize": "0x4000",
        "ramstart": "0x20000000",
        "ramsize": "0x1000",
        "family": "SAMD",
        "defines": {
            "NUM_IRQ": "19U",
            "__CM0PLUS_REV": "0x0001U",
            "__MPU_PRESENT": "0U",
            "__NVIC_PRIO_BITS": "2U",
            "__VTOR_PRESENT": "1U",
            "__Vendor_SysTickConfig": "0U",
            "__ARCH_ARM": "1U",
            "__ARCH_ARM_CORTEX_M": "1U",
            "__DEVICE_IS_SAM": "1U"
        }
    },
    {
        "root": "../system/Atmel\\SAMD10_DFP\\1.1.77",
        "series": "SAMD10",
        "device": "ATSAMD10D14AS",
        "core": "Cortex-M0+",
        "endian": "Little-endian",
        "mpu": "NO_MPU",
        "fpu": "NO_FPU",
        "header": "include/sam.h",
        "define": "__SAMD10D14AS__",
        "romstart": "0x00000000",
        "romsize": "0x4000",
        "ramstart": "0x20000000",
        "ramsize": "0x1000",
        "family": "SAMD",
        "defines": {
            "NUM_IRQ": "19U",
            "__CM0PLUS_REV": "0x0001U",
            "__MPU_PRESENT": "0U",
            "__NVIC_PRIO_BITS": "2U",
            "__VTOR_PRESENT": "1U",
            "__Vendor_SysTickConfig": "0U",
            "__ARCH_ARM": "1U",
            "__ARCH_ARM_CORTEX_M": "1U",
            "__DEVICE_IS_SAM": "1U"
        }
    },
    {
        "root": "../system/Atmel\\SAMD11_DFP\\1.1.81",
        "series": "SAMD11",
        "device": "ATSAMD11D14AS",
        "core": "Cortex-M0+",
        "endian": "Little-endian",
        "mpu": "NO_MPU",
        "fpu": "NO_FPU",
        "header": "include/sam.h",
        "define": "__SAMD11D14AS__",
        "romstart": "0x00000000",
        "romsize": "0x4000",
        "ramstart": "0x20000000",
        "ramsize": "0x1000",
        "family": "SAMD",
        "defines": {
            "NUM_IRQ": "19U",
            "__CM0PLUS_REV": "0x0001U",
            "__MPU_PRESENT": "0U",
            "__NVIC_PRIO_BITS": "2U",
            "__VTOR_PRESENT": "1U",
            "__Vendor_SysTickConfig": "0U",
            "__ARCH_ARM": "1U",
            "__ARCH_ARM_CORTEX_M": "1U",
            "__DEVICE_IS_SAM": "1U"
        }
    },
    {
        "root": "../system/Atmel\\SAMD11_DFP\\1.1.81",
        "series": "SAMD11",
        "device": "ATSAMD11D14AU",
        "core": "Cortex-M0+",
        "endian": "Little-endian",
        "mpu": "NO_MPU",
        "fpu": "NO_FPU",
        "header": "include/sam.h",
        "define": "__SAMD11D14AU__",
        "romstart": "0x00000000",
        "romsize": "0x4000",
        "ramstart": "0x20000000",
        "ramsize": "0x1000",
        "family": "SAMD",
        "defines": {
            "NUM_IRQ": "19U",
            "__CM0PLUS_REV": "0x0001U",
            "__MPU_PRESENT": "0U",
            "__NVIC_PRIO_BITS": "2U",
            "__VTOR_PRESENT": "1U",
            "__Vendor_SysTickConfig": "0U",
            "__ARCH_ARM": "1U",
            "__ARCH_ARM_CORTEX_M": "1U",
            "__DEVICE_IS_SAM": "1U"
        }
    },
    {
        "root": "../system/Atmel\\SAMD11_DFP\\1.1.81",
        "series": "SAMD11",
        "device": "ATSAMD11D14AM",
        "core": "Cortex-M0+",
        "endian": "Little-endian",
        "mpu": "NO_MPU",
        "fpu": "NO_FPU",
        "header": "include/sam.h",
        "define": "__SAMD11D14AM__",
        "romstart": "0x00000000",
        "romsize": "0x4000",
        "ramstart": "0x20000000",
        "ramsize": "0x1000",
        "family": "SAMD",
        "defines": {
            "NUM_IRQ": "19U",
            "__CM0PLUS_REV": "0x0001U",
            "__MPU_PRESENT": "0U",
            "__NVIC_PRIO_BITS": "2U",
            "__VTOR_PRESENT": "1U",
            "__Vendor_SysTickConfig": "0U",
            "__ARCH_ARM": "1U",
            "__ARCH_ARM_CORTEX_M": "1U",
            "__DEVICE_IS_SAM": "1U"
        }
    },
    {
        "root": "../system/Atmel\\SAMD11_DFP\\1.1.81",
        "series": "SAMD11",
        "device": "ATSAMD11C14A",
        "core": "Cortex-M0+",
        "endian": "Little-endian",
        "mpu": "NO_MPU",
        "fpu": "NO_FPU",
        "header": "include/sam.h",
        "define": "__SAMD11C14A__",
        "romstart": "0x00000000",
        "romsize": "0x4000",
        "ramstart": "0x20000000",
        "ramsize": "0x1000",
        "family": "SAMD",
        "defines": {
            "NUM_IRQ": "19U",
            "__CM0PLUS_REV": "0x0001U",
            "__MPU_PRESENT": "0U",
            "__NVIC_PRIO_BITS": "2U",
            "__VTOR_PRESENT": "1U",
            "__Vendor_SysTickConfig": "0U",
            "__ARCH_ARM": "1U",
            "__ARCH_ARM_CORTEX_M": "1U",
            "__DEVICE_IS_SAM": "1U"
        }
    },
    {
        "root": "../system/Atmel\\SAMD20_DFP\\1.3.165",
        "series": "SAMD20",
        "device": "ATSAMD20E18",
        "core": "Cortex-M0+",
        "endian": "Little-endian",
        "mpu": "NO_MPU",
        "fpu": "NO_FPU",
        "header": "samd20/include/sam.h",
        "define": "__SAMD20E18__",
        "romstart": "0x00000000",
        "romsize": "0x40000",
        "ramstart": "0x20000000",
        "ramsize": "0x8000",
        "family": "SAMD",
        "defines": {
            "NUM_IRQ": "25U",
            "__CM0PLUS_REV": "0x0001U",
            "__MPU_PRESENT": "0U",
            "__NVIC_PRIO_BITS": "2U",
            "__VTOR_PRESENT": "1U",
            "__Vendor_SysTickConfig": "0U",
            "__ARCH_ARM": "1U",
            "__ARCH_ARM_CORTEX_M": "1U",
            "__DEVICE_IS_SAM": "1U"
        }
    },
    {
        "root": "../system/Atmel\\SAMD20_DFP\\1.3.165",
        "series": "SAMD20",
        "device": "ATSAMD20E17",
        "core": "Cortex-M0+",
        "endian": "Little-endian",
        "mpu": "NO_MPU",
        "fpu": "NO_FPU",
        "header": "samd20/include/sam.h",
        "define": "__SAMD20E17__",
        "romstart": "0x00000000",
        "romsize": "0x20000",
        "ramstart": "0x20000000",
        "ramsize": "0x4000",
        "family": "SAMD",
        "defines": {
            "NUM_IRQ": "25U",
            "__CM0PLUS_REV": "0x0001U",
            "__MPU_PRESENT": "0U",
            "__NVIC_PRIO_BITS": "2U",
            "__VTOR_PRESENT": "1U",
            "__Vendor_SysTickConfig": "0U",
            "__ARCH_ARM": "1U",
            "__ARCH_ARM_CORTEX_M": "1U",
            "__DEVICE_IS_SAM": "1U"
        }
    },
    {
        "root": "../system/Atmel\\SAMD20_DFP\\1.3.165",
        "series": "SAMD20",
        "device": "ATSAMD20E16",
        "core": "Cortex-M0+",
        "endian": "Little-endian",
        "mpu": "NO_MPU",
        "fpu": "NO_FPU",
        "header": "samd20/include/sam.h",
        "define": "__SAMD20E16__",
        "romstart": "0x00000000",
        "romsize": "0x10000",
        "ramstart": "0x20000000",
        "ramsize": "0x2000",
        "family": "SAMD",
        "defines": {
            "NUM_IRQ": "25U",
            "__CM0PLUS_REV": "0x0001U",
            "__MPU_PRESENT": "0U",
            "__NVIC_PRIO_BITS": "2U",
            "__VTOR_PRESENT": "1U",
            "__Vendor_SysTickConfig": "0U",
            "__ARCH_ARM": "1U",
            "__ARCH_ARM_CORTEX_M": "1U",
            "__DEVICE_IS_SAM": "1U"
        }
    },
    {
        "root": "../system/Atmel\\SAMD20_DFP\\1.3.165",
        "series": "SAMD20",
        "device": "ATSAMD20E15",
        "core": "Cortex-M0+",
        "endian": "Little-endian",
        "mpu": "NO_MPU",
        "fpu": "NO_FPU",
        "header": "samd20/include/sam.h",
        "define": "__SAMD20E15__",
        "romstart": "0x00000000",
        "romsize": "0x8000",
        "ramstart": "0x20000000",
        "ramsize": "0x1000",
        "family": "SAMD",
        "defines": {
            "NUM_IRQ": "25U",
            "__CM0PLUS_REV": "0x0001U",
            "__MPU_PRESENT": "0U",
            "__NVIC_PRIO_BITS": "2U",
            "__VTOR_PRESENT": "1U",
            "__Vendor_SysTickConfig": "0U",
            "__ARCH_ARM": "1U",
            "__ARCH_ARM_CORTEX_M": "1U",
            "__DEVICE_IS_SAM": "1U"
        }
    },
    {
        "root": "../system/Atmel\\SAMD20_DFP\\1.3.165",
        "series": "SAMD20",
        "device": "ATSAMD20E14",
        "core": "Cortex-M0+",
        "endian": "Little-endian",
        "mpu": "NO_MPU",
        "fpu": "NO_FPU",
        "header": "samd20/include/sam.h",
        "define": "__SAMD20E14__",
        "romstart": "0x00000000",
        "romsize": "0x4000",
        "ramstart": "0x20000000",
        "ramsize": "0x800",
        "family": "SAMD",
        "defines": {
            "NUM_IRQ": "25U",
            "__CM0PLUS_REV": "0x0001U",
            "__MPU_PRESENT": "0U",
            "__NVIC_PRIO_BITS": "2U",
            "__VTOR_PRESENT": "1U",
            "__Vendor_SysTickConfig": "0U",
            "__ARCH_ARM": "1U",
            "__ARCH_ARM_CORTEX_M": "1U",
            "__DEVICE_IS_SAM": "1U"
        }
    },
    {
        "root": "../system/Atmel\\SAMD20_DFP\\1.3.165",
        "series": "SAMD20",
        "device": "ATSAMD20G14B",
        "core": "Cortex-M0+",
        "endian": "Little-endian",
        "mpu": "NO_MPU",
        "fpu": "NO_FPU",
        "header": "samd20b/include/sam.h",
        "define": "__SAMD20G14B__",
        "romstart": "0x00000000",
        "romsize": "0x4000",
        "ramstart": "0x20000000",
        "ramsize": "0x800",
        "family": "SAMD",
        "defines": {
            "NUM_IRQ": "25U",
            "__CM0PLUS_REV": "0x0001U",
            "__MPU_PRESENT": "0U",
            "__NVIC_PRIO_BITS": "2U",
            "__VTOR_PRESENT": "1U",
            "__Vendor_SysTickConfig": "0U",
            "__ARCH_ARM": "1U",
            "__ARCH_ARM_CORTEX_M": "1U",
            "__DEVICE_IS_SAM": "1U"
        }
    },
    {
        "root": "../system/Atmel\\SAMD20_DFP\\1.3.165",
        "series": "SAMD20",
        "device": "ATSAMD20E15B",
        "core": "Cortex-M0+",
        "endian": "Little-endian",
        "mpu": "NO_MPU",
        "fpu": "NO_FPU",
        "header": "samd20b/include/sam.h",
        "define": "__SAMD20E15B__",
        "romstart": "0x00000000",
        "romsize": "0x8000",
        "ramstart": "0x20000000",
        "ramsize": "0x1000",
        "family": "SAMD",
        "defines": {
            "NUM_IRQ": "25U",
            "__CM0PLUS_REV": "0x0001U",
            "__MPU_PRESENT": "0U",
            "__NVIC_PRIO_BITS": "2U",
            "__VTOR_PRESENT": "1U",
            "__Vendor_SysTickConfig": "0U",
            "__ARCH_ARM": "1U",
            "__ARCH_ARM_CORTEX_M": "1U",
            "__DEVICE_IS_SAM": "1U"
        }
    },
    {
        "root": "../system/Atmel\\SAMD20_DFP\\1.3.165",
        "series": "SAMD20",
        "device": "ATSAMD20G18",
        "core": "Cortex-M0+",
        "endian": "Little-endian",
        "mpu": "NO_MPU",
        "fpu": "NO_FPU",
        "header": "samd20/include/sam.h",
        "define": "__SAMD20G18__",
        "romstart": "0x00000000",
        "romsize": "0x40000",
        "ramstart": "0x20000000",
        "ramsize": "0x8000",
        "family": "SAMD",
        "defines": {
            "NUM_IRQ": "25U",
            "__CM0PLUS_REV": "0x0001U",
            "__MPU_PRESENT": "0U",
            "__NVIC_PRIO_BITS": "2U",
            "__VTOR_PRESENT": "1U",
            "__Vendor_SysTickConfig": "0U",
            "__ARCH_ARM": "1U",
            "__ARCH_ARM_CORTEX_M": "1U",
            "__DEVICE_IS_SAM": "1U"
        }
    },
    {
        "root": "../system/Atmel\\SAMD20_DFP\\1.3.165",
        "series": "SAMD20",
        "device": "ATSAMD20E16BU",
        "core": "Cortex-M0+",
        "endian": "Little-endian",
        "mpu": "NO_MPU",
        "fpu": "NO_FPU",
        "header": "samd20b/include/sam.h",
        "define": "__SAMD20E16BU__",
        "romstart": "0x00000000",
        "romsize": "0x10000",
        "ramstart": "0x20000000",
        "ramsize": "0x2000",
        "family": "SAMD",
        "defines": {
            "NUM_IRQ": "25U",
            "__CM0PLUS_REV": "0x0001U",
            "__MPU_PRESENT": "0U",
            "__NVIC_PRIO_BITS": "2U",
            "__VTOR_PRESENT": "1U",
            "__Vendor_SysTickConfig": "0U",
            "__ARCH_ARM": "1U",
            "__ARCH_ARM_CORTEX_M": "1U",
            "__DEVICE_IS_SAM": "1U"
        }
    },
    {
        "root": "../system/Atmel\\SAMD20_DFP\\1.3.165",
        "series": "SAMD20",
        "device": "ATSAMD20G18U",
        "core": "Cortex-M0+",
        "endian": "Little-endian",
        "mpu": "NO_MPU",
        "fpu": "NO_FPU",
        "header": "samd20/include/sam.h",
        "define": "__SAMD20G18U__",
        "romstart": "0x00000000",
        "romsize": "0x40000",
        "ramstart": "0x20000000",
        "ramsize": "0x8000",
        "family": "SAMD",
        "defines": {
            "NUM_IRQ": "25U",
            "__CM0PLUS_REV": "0x0001U",
            "__MPU_PRESENT": "0U",
            "__NVIC_PRIO_BITS": "2U",
            "__VTOR_PRESENT": "1U",
            "__Vendor_SysTickConfig": "0U",
            "__ARCH_ARM": "1U",
            "__ARCH_ARM_CORTEX_M": "1U",
            "__DEVICE_IS_SAM": "1U"
        }
    },
    {
        "root": "../system/Atmel\\SAMD20_DFP\\1.3.165",
        "series": "SAMD20",
        "device": "ATSAMD20E15BU",
        "core": "Cortex-M0+",
        "endian": "Little-endian",
        "mpu": "NO_MPU",
        "fpu": "NO_FPU",
        "header": "samd20b/include/sam.h",
        "define": "__SAMD20E15BU__",
        "romstart": "0x00000000",
        "romsize": "0x8000",
        "ramstart": "0x20000000",
        "ramsize": "0x1000",
        "family": "SAMD",
        "defines": {
            "NUM_IRQ": "25U",
            "__CM0PLUS_REV": "0x0001U",
            "__MPU_PRESENT": "0U",
            "__NVIC_PRIO_BITS": "2U",
            "__VTOR_PRESENT": "1U",
            "__Vendor_SysTickConfig": "0U",
            "__ARCH_ARM": "1U",
            "__ARCH_ARM_CORTEX_M": "1U",
            "__DEVICE_IS_SAM": "1U"
        }
    },
    {
        "root": "../system/Atmel\\SAMD20_DFP\\1.3.165",
        "series": "SAMD20",
        "device": "ATSAMD20G15",
        "core": "Cortex-M0+",
        "endian": "Little-endian",
        "mpu": "NO_MPU",
        "fpu": "NO_FPU",
        "header": "samd20/include/sam.h",
        "define": "__SAMD20G15__",
        "romstart": "0x00000000",
        "romsize": "0x8000",
        "ramstart": "0x20000000",
        "ramsize": "0x1000",
        "family": "SAMD",
        "defines": {
            "NUM_IRQ": "25U",
            "__CM0PLUS_REV": "0x0001U",
            "__MPU_PRESENT": "0U",
            "__NVIC_PRIO_BITS": "2U",
            "__VTOR_PRESENT": "1U",
            "__Vendor_SysTickConfig": "0U",
            "__ARCH_ARM": "1U",
            "__ARCH_ARM_CORTEX_M": "1U",
            "__DEVICE_IS_SAM": "1U"
        }
    },
    {
        "root": "../system/Atmel\\SAMD20_DFP\\1.3.165",
        "series": "SAMD20",
        "device": "ATSAMD20G14",
        "core": "Cortex-M0+",
        "endian": "Little-endian",
        "mpu": "NO_MPU",
        "fpu": "NO_FPU",
        "header": "samd20/include/sam.h",
        "define": "__SAMD20G14__",
        "romstart": "0x00000000",
        "romsize": "0x4000",
        "ramstart": "0x20000000",
        "ramsize": "0x800",
        "family": "SAMD",
        "defines": {
            "NUM_IRQ": "25U",
            "__CM0PLUS_REV": "0x0001U",
            "__MPU_PRESENT": "0U",
            "__NVIC_PRIO_BITS": "2U",
            "__VTOR_PRESENT": "1U",
            "__Vendor_SysTickConfig": "0U",
            "__ARCH_ARM": "1U",
            "__ARCH_ARM_CORTEX_M": "1U",
            "__DEVICE_IS_SAM": "1U"
        }
    },
    {
        "root": "../system/Atmel\\SAMD20_DFP\\1.3.165",
        "series": "SAMD20",
        "device": "ATSAMD20G17",
        "core": "Cortex-M0+",
        "endian": "Little-endian",
        "mpu": "NO_MPU",
        "fpu": "NO_FPU",
        "header": "samd20/include/sam.h",
        "define": "__SAMD20G17__",
        "romstart": "0x00000000",
        "romsize": "0x20000",
        "ramstart": "0x20000000",
        "ramsize": "0x4000",
        "family": "SAMD",
        "defines": {
            "NUM_IRQ": "25U",
            "__CM0PLUS_REV": "0x0001U",
            "__MPU_PRESENT": "0U",
            "__NVIC_PRIO_BITS": "2U",
            "__VTOR_PRESENT": "1U",
            "__Vendor_SysTickConfig": "0U",
            "__ARCH_ARM": "1U",
            "__ARCH_ARM_CORTEX_M": "1U",
            "__DEVICE_IS_SAM": "1U"
        }
    },
    {
        "root": "../system/Atmel\\SAMD20_DFP\\1.3.165",
        "series": "SAMD20",
        "device": "ATSAMD20G16",
        "core": "Cortex-M0+",
        "endian": "Little-endian",
        "mpu": "NO_MPU",
        "fpu": "NO_FPU",
        "header": "samd20/include/sam.h",
        "define": "__SAMD20G16__",
        "romstart": "0x00000000",
        "romsize": "0x10000",
        "ramstart": "0x20000000",
        "ramsize": "0x2000",
        "family": "SAMD",
        "defines": {
            "NUM_IRQ": "25U",
            "__CM0PLUS_REV": "0x0001U",
            "__MPU_PRESENT": "0U",
            "__NVIC_PRIO_BITS": "2U",
            "__VTOR_PRESENT": "1U",
            "__Vendor_SysTickConfig": "0U",
            "__ARCH_ARM": "1U",
            "__ARCH_ARM_CORTEX_M": "1U",
            "__DEVICE_IS_SAM": "1U"
        }
    },
    {
        "root": "../system/Atmel\\SAMD20_DFP\\1.3.165",
        "series": "SAMD20",
        "device": "ATSAMD20G17U",
        "core": "Cortex-M0+",
        "endian": "Little-endian",
        "mpu": "NO_MPU",
        "fpu": "NO_FPU",
        "header": "samd20/include/sam.h",
        "define": "__SAMD20G17U__",
        "romstart": "0x00000000",
        "romsize": "0x20000",
        "ramstart": "0x20000000",
        "ramsize": "0x4000",
        "family": "SAMD",
        "defines": {
            "NUM_IRQ": "25U",
            "__CM0PLUS_REV": "0x0001U",
            "__MPU_PRESENT": "0U",
            "__NVIC_PRIO_BITS": "2U",
            "__VTOR_PRESENT": "1U",
            "__Vendor_SysTickConfig": "0U",
            "__ARCH_ARM": "1U",
            "__ARCH_ARM_CORTEX_M": "1U",
            "__DEVICE_IS_SAM": "1U"
        }
    },
    {
        "root": "../system/Atmel\\SAMD20_DFP\\1.3.165",
        "series": "SAMD20",
        "device": "ATSAMD20J15B",
        "core": "Cortex-M0+",
        "endian": "Little-endian",
        "mpu": "NO_MPU",
        "fpu": "NO_FPU",
        "header": "samd20b/include/sam.h",
        "define": "__SAMD20J15B__",
        "romstart": "0x00000000",
        "romsize": "0x8000",
        "ramstart": "0x20000000",
        "ramsize": "0x1000",
        "family": "SAMD",
        "defines": {
            "NUM_IRQ": "25U",
            "__CM0PLUS_REV": "0x0001U",
            "__MPU_PRESENT": "0U",
            "__NVIC_PRIO_BITS": "2U",
            "__VTOR_PRESENT": "1U",
            "__Vendor_SysTickConfig": "0U",
            "__ARCH_ARM": "1U",
            "__ARCH_ARM_CORTEX_M": "1U",
            "__DEVICE_IS_SAM": "1U"
        }
    },
    {
        "root": "../system/Atmel\\SAMD20_DFP\\1.3.165",
        "series": "SAMD20",
        "device": "ATSAMD20J18",
        "core": "Cortex-M0+",
        "endian": "Little-endian",
        "mpu": "NO_MPU",
        "fpu": "NO_FPU",
        "header": "samd20/include/sam.h",
        "define": "__SAMD20J18__",
        "romstart": "0x00000000",
        "romsize": "0x40000",
        "ramstart": "0x20000000",
        "ramsize": "0x8000",
        "family": "SAMD",
        "defines": {
            "NUM_IRQ": "25U",
            "__CM0PLUS_REV": "0x0001U",
            "__MPU_PRESENT": "0U",
            "__NVIC_PRIO_BITS": "2U",
            "__VTOR_PRESENT": "1U",
            "__Vendor_SysTickConfig": "0U",
            "__ARCH_ARM": "1U",
            "__ARCH_ARM_CORTEX_M": "1U",
            "__DEVICE_IS_SAM": "1U"
        }
    },
    {
        "root": "../system/Atmel\\SAMD20_DFP\\1.3.165",
        "series": "SAMD20",
        "device": "ATSAMD20J16B",
        "core": "Cortex-M0+",
        "endian": "Little-endian",
        "mpu": "NO_MPU",
        "fpu": "NO_FPU",
        "header": "samd20b/include/sam.h",
        "define": "__SAMD20J16B__",
        "romstart": "0x00000000",
        "romsize": "0x10000",
        "ramstart": "0x20000000",
        "ramsize": "0x2000",
        "family": "SAMD",
        "defines": {
            "NUM_IRQ": "25U",
            "__CM0PLUS_REV": "0x0001U",
            "__MPU_PRESENT": "0U",
            "__NVIC_PRIO_BITS": "2U",
            "__VTOR_PRESENT": "1U",
            "__Vendor_SysTickConfig": "0U",
            "__ARCH_ARM": "1U",
            "__ARCH_ARM_CORTEX_M": "1U",
            "__DEVICE_IS_SAM": "1U"
        }
    },
    {
        "root": "../system/Atmel\\SAMD20_DFP\\1.3.165",
        "series": "SAMD20",
        "device": "ATSAMD20E16B",
        "core": "Cortex-M0+",
        "endian": "Little-endian",
        "mpu": "NO_MPU",
        "fpu": "NO_FPU",
        "header": "samd20b/include/sam.h",
        "define": "__SAMD20E16B__",
        "romstart": "0x00000000",
        "romsize": "0x10000",
        "ramstart": "0x20000000",
        "ramsize": "0x2000",
        "family": "SAMD",
        "defines": {
            "NUM_IRQ": "25U",
            "__CM0PLUS_REV": "0x0001U",
            "__MPU_PRESENT": "0U",
            "__NVIC_PRIO_BITS": "2U",
            "__VTOR_PRESENT": "1U",
            "__Vendor_SysTickConfig": "0U",
            "__ARCH_ARM": "1U",
            "__ARCH_ARM_CORTEX_M": "1U",
            "__DEVICE_IS_SAM": "1U"
        }
    },
    {
        "root": "../system/Atmel\\SAMD20_DFP\\1.3.165",
        "series": "SAMD20",
        "device": "ATSAMD20G15B",
        "core": "Cortex-M0+",
        "endian": "Little-endian",
        "mpu": "NO_MPU",
        "fpu": "NO_FPU",
        "header": "samd20b/include/sam.h",
        "define": "__SAMD20G15B__",
        "romstart": "0x00000000",
        "romsize": "0x8000",
        "ramstart": "0x20000000",
        "ramsize": "0x1000",
        "family": "SAMD",
        "defines": {
            "NUM_IRQ": "25U",
            "__CM0PLUS_REV": "0x0001U",
            "__MPU_PRESENT": "0U",
            "__NVIC_PRIO_BITS": "2U",
            "__VTOR_PRESENT": "1U",
            "__Vendor_SysTickConfig": "0U",
            "__ARCH_ARM": "1U",
            "__ARCH_ARM_CORTEX_M": "1U",
            "__DEVICE_IS_SAM": "1U"
        }
    },
    {
        "root": "../system/Atmel\\SAMD20_DFP\\1.3.165",
        "series": "SAMD20",
        "device": "ATSAMD20J14",
        "core": "Cortex-M0+",
        "endian": "Little-endian",
        "mpu": "NO_MPU",
        "fpu": "NO_FPU",
        "header": "samd20/include/sam.h",
        "define": "__SAMD20J14__",
        "romstart": "0x00000000",
        "romsize": "0x4000",
        "ramstart": "0x20000000",
        "ramsize": "0x800",
        "family": "SAMD",
        "defines": {
            "NUM_IRQ": "25U",
            "__CM0PLUS_REV": "0x0001U",
            "__MPU_PRESENT": "0U",
            "__NVIC_PRIO_BITS": "2U",
            "__VTOR_PRESENT": "1U",
            "__Vendor_SysTickConfig": "0U",
            "__ARCH_ARM": "1U",
            "__ARCH_ARM_CORTEX_M": "1U",
            "__DEVICE_IS_SAM": "1U"
        }
    },
    {
        "root": "../system/Atmel\\SAMD20_DFP\\1.3.165",
        "series": "SAMD20",
        "device": "ATSAMD20J15",
        "core": "Cortex-M0+",
        "endian": "Little-endian",
        "mpu": "NO_MPU",
        "fpu": "NO_FPU",
        "header": "samd20/include/sam.h",
        "define": "__SAMD20J15__",
        "romstart": "0x00000000",
        "romsize": "0x8000",
        "ramstart": "0x20000000",
        "ramsize": "0x1000",
        "family": "SAMD",
        "defines": {
            "NUM_IRQ": "25U",
            "__CM0PLUS_REV": "0x0001U",
            "__MPU_PRESENT": "0U",
            "__NVIC_PRIO_BITS": "2U",
            "__VTOR_PRESENT": "1U",
            "__Vendor_SysTickConfig": "0U",
            "__ARCH_ARM": "1U",
            "__ARCH_ARM_CORTEX_M": "1U",
            "__DEVICE_IS_SAM": "1U"
        }
    },
    {
        "root": "../system/Atmel\\SAMD20_DFP\\1.3.165",
        "series": "SAMD20",
        "device": "ATSAMD20E14B",
        "core": "Cortex-M0+",
        "endian": "Little-endian",
        "mpu": "NO_MPU",
        "fpu": "NO_FPU",
        "header": "samd20b/include/sam.h",
        "define": "__SAMD20E14B__",
        "romstart": "0x00000000",
        "romsize": "0x4000",
        "ramstart": "0x20000000",
        "ramsize": "0x800",
        "family": "SAMD",
        "defines": {
            "NUM_IRQ": "25U",
            "__CM0PLUS_REV": "0x0001U",
            "__MPU_PRESENT": "0U",
            "__NVIC_PRIO_BITS": "2U",
            "__VTOR_PRESENT": "1U",
            "__Vendor_SysTickConfig": "0U",
            "__ARCH_ARM": "1U",
            "__ARCH_ARM_CORTEX_M": "1U",
            "__DEVICE_IS_SAM": "1U"
        }
    },
    {
        "root": "../system/Atmel\\SAMD20_DFP\\1.3.165",
        "series": "SAMD20",
        "device": "ATSAMD20J17",
        "core": "Cortex-M0+",
        "endian": "Little-endian",
        "mpu": "NO_MPU",
        "fpu": "NO_FPU",
        "header": "samd20/include/sam.h",
        "define": "__SAMD20J17__",
        "romstart": "0x00000000",
        "romsize": "0x20000",
        "ramstart": "0x20000000",
        "ramsize": "0x4000",
        "family": "SAMD",
        "defines": {
            "NUM_IRQ": "25U",
            "__CM0PLUS_REV": "0x0001U",
            "__MPU_PRESENT": "0U",
            "__NVIC_PRIO_BITS": "2U",
            "__VTOR_PRESENT": "1U",
            "__Vendor_SysTickConfig": "0U",
            "__ARCH_ARM": "1U",
            "__ARCH_ARM_CORTEX_M": "1U",
            "__DEVICE_IS_SAM": "1U"
        }
    },
    {
        "root": "../system/Atmel\\SAMD20_DFP\\1.3.165",
        "series": "SAMD20",
        "device": "ATSAMD20J16",
        "core": "Cortex-M0+",
        "endian": "Little-endian",
        "mpu": "NO_MPU",
        "fpu": "NO_FPU",
        "header": "samd20/include/sam.h",
        "define": "__SAMD20J16__",
        "romstart": "0x00000000",
        "romsize": "0x10000",
        "ramstart": "0x20000000",
        "ramsize": "0x2000",
        "family": "SAMD",
        "defines": {
            "NUM_IRQ": "25U",
            "__CM0PLUS_REV": "0x0001U",
            "__MPU_PRESENT": "0U",
            "__NVIC_PRIO_BITS": "2U",
            "__VTOR_PRESENT": "1U",
            "__Vendor_SysTickConfig": "0U",
            "__ARCH_ARM": "1U",
            "__ARCH_ARM_CORTEX_M": "1U",
            "__DEVICE_IS_SAM": "1U"
        }
    },
    {
        "root": "../system/Atmel\\SAMD20_DFP\\1.3.165",
        "series": "SAMD20",
        "device": "ATSAMD20J14B",
        "core": "Cortex-M0+",
        "endian": "Little-endian",
        "mpu": "NO_MPU",
        "fpu": "NO_FPU",
        "header": "samd20b/include/sam.h",
        "define": "__SAMD20J14B__",
        "romstart": "0x00000000",
        "romsize": "0x4000",
        "ramstart": "0x20000000",
        "ramsize": "0x800",
        "family": "SAMD",
        "defines": {
            "NUM_IRQ": "25U",
            "__CM0PLUS_REV": "0x0001U",
            "__MPU_PRESENT": "0U",
            "__NVIC_PRIO_BITS": "2U",
            "__VTOR_PRESENT": "1U",
            "__Vendor_SysTickConfig": "0U",
            "__ARCH_ARM": "1U",
            "__ARCH_ARM_CORTEX_M": "1U",
            "__DEVICE_IS_SAM": "1U"
        }
    },
    {
        "root": "../system/Atmel\\SAMD20_DFP\\1.3.165",
        "series": "SAMD20",
        "device": "ATSAMD20G16B",
        "core": "Cortex-M0+",
        "endian": "Little-endian",
        "mpu": "NO_MPU",
        "fpu": "NO_FPU",
        "header": "samd20b/include/sam.h",
        "define": "__SAMD20G16B__",
        "romstart": "0x00000000",
        "romsize": "0x10000",
        "ramstart": "0x20000000",
        "ramsize": "0x2000",
        "family": "SAMD",
        "defines": {
            "NUM_IRQ": "25U",
            "__CM0PLUS_REV": "0x0001U",
            "__MPU_PRESENT": "0U",
            "__NVIC_PRIO_BITS": "2U",
            "__VTOR_PRESENT": "1U",
            "__Vendor_SysTickConfig": "0U",
            "__ARCH_ARM": "1U",
            "__ARCH_ARM_CORTEX_M": "1U",
            "__DEVICE_IS_SAM": "1U"
        }
    },
    {
        "root": "../system/Atmel\\SAMD21_DFP\\1.3.395",
        "series": "SAMD21",
        "device": "ATSAMD21E15BU",
        "core": "Cortex-M0+",
        "endian": "Little-endian",
        "mpu": "NO_MPU",
        "fpu": "NO_FPU",
        "header": "samd21b/include/sam.h",
        "define": "__SAMD21E15BU__",
        "romstart": "0x00000000",
        "romsize": "0x8000",
        "ramstart": "0x20000000",
        "ramsize": "0x1000",
        "family": "SAMD",
        "defines": {
            "NUM_IRQ": "29U",
            "__CM0PLUS_REV": "0x0001U",
            "__MPU_PRESENT": "0U",
            "__NVIC_PRIO_BITS": "2U",
            "__VTOR_PRESENT": "1U",
            "__Vendor_SysTickConfig": "0U",
            "__ARCH_ARM": "1U",
            "__ARCH_ARM_CORTEX_M": "1U",
            "__DEVICE_IS_SAM": "1U"
        }
    },
    {
        "root": "../system/Atmel\\SAMD21_DFP\\1.3.395",
        "series": "SAMD21",
        "device": "ATSAMD21G17A",
        "core": "Cortex-M0+",
        "endian": "Little-endian",
        "mpu": "NO_MPU",
        "fpu": "NO_FPU",
        "header": "samd21a/include/sam.h",
        "define": "__SAMD21G17A__",
        "romstart": "0x00000000",
        "romsize": "0x20000",
        "ramstart": "0x20000000",
        "ramsize": "0x4000",
        "family": "SAMD",
        "defines": {
            "NUM_IRQ": "28U",
            "__CM0PLUS_REV": "0x0001U",
            "__MPU_PRESENT": "0U",
            "__NVIC_PRIO_BITS": "2U",
            "__VTOR_PRESENT": "1U",
            "__Vendor_SysTickConfig": "0U",
            "__ARCH_ARM": "1U",
            "__ARCH_ARM_CORTEX_M": "1U",
            "__DEVICE_IS_SAM": "1U"
        }
    },
    {
        "root": "../system/Atmel\\SAMD21_DFP\\1.3.395",
        "series": "SAMD21",
        "device": "ATSAMD21G15A",
        "core": "Cortex-M0+",
        "endian": "Little-endian",
        "mpu": "NO_MPU",
        "fpu": "NO_FPU",
        "header": "samd21a/include/sam.h",
        "define": "__SAMD21G15A__",
        "romstart": "0x00000000",
        "romsize": "0x8000",
        "ramstart": "0x20000000",
        "ramsize": "0x1000",
        "family": "SAMD",
        "defines": {
            "NUM_IRQ": "28U",
            "__CM0PLUS_REV": "0x0001U",
            "__MPU_PRESENT": "0U",
            "__NVIC_PRIO_BITS": "2U",
            "__VTOR_PRESENT": "1U",
            "__Vendor_SysTickConfig": "0U",
            "__ARCH_ARM": "1U",
            "__ARCH_ARM_CORTEX_M": "1U",
            "__DEVICE_IS_SAM": "1U"
        }
    },
    {
        "root": "../system/Atmel\\SAMD21_DFP\\1.3.395",
        "series": "SAMD21",
        "device": "ATSAMD21G15B",
        "core": "Cortex-M0+",
        "endian": "Little-endian",
        "mpu": "NO_MPU",
        "fpu": "NO_FPU",
        "header": "samd21c/include/sam.h",
        "define": "__SAMD21G15B__",
        "romstart": "0x00000000",
        "romsize": "0x8000",
        "ramstart": "0x20000000",
        "ramsize": "0x1000",
        "family": "SAMD",
        "defines": {
            "NUM_IRQ": "29U",
            "__CM0PLUS_REV": "0x0001U",
            "__MPU_PRESENT": "0U",
            "__NVIC_PRIO_BITS": "2U",
            "__VTOR_PRESENT": "1U",
            "__Vendor_SysTickConfig": "0U",
            "__ARCH_ARM": "1U",
            "__ARCH_ARM_CORTEX_M": "1U",
            "__DEVICE_IS_SAM": "1U"
        }
    },
    {
        "root": "../system/Atmel\\SAMD21_DFP\\1.3.395",
        "series": "SAMD21",
        "device": "ATSAMD21E16L",
        "core": "Cortex-M0+",
        "endian": "Little-endian",
        "mpu": "NO_MPU",
        "fpu": "NO_FPU",
        "header": "samd21c/include/sam.h",
        "define": "__SAMD21E16L__",
        "romstart": "0x00000000",
        "romsize": "0x10000",
        "ramstart": "0x20000000",
        "ramsize": "0x2000",
        "family": "SAMD",
        "defines": {
            "NUM_IRQ": "29U",
            "__CM0PLUS_REV": "0x0001U",
            "__MPU_PRESENT": "0U",
            "__NVIC_PRIO_BITS": "2U",
            "__VTOR_PRESENT": "1U",
            "__Vendor_SysTickConfig": "0U",
            "__ARCH_ARM": "1U",
            "__ARCH_ARM_CORTEX_M": "1U",
            "__DEVICE_IS_SAM": "1U"
        }
    },
    {
        "root": "../system/Atmel\\SAMD21_DFP\\1.3.395",
        "series": "SAMD21",
        "device": "ATSAMD21G15L",
        "core": "Cortex-M0+",
        "endian": "Little-endian",
        "mpu": "NO_MPU",
        "fpu": "NO_FPU",
        "header": "samd21c/include/sam.h",
        "define": "__SAMD21G15L__",
        "romstart": "0x00000000",
        "romsize": "0x8000",
        "ramstart": "0x20000000",
        "ramsize": "0x1000",
        "family": "SAMD",
        "defines": {
            "NUM_IRQ": "29U",
            "__CM0PLUS_REV": "0x0001U",
            "__MPU_PRESENT": "0U",
            "__NVIC_PRIO_BITS": "2U",
            "__VTOR_PRESENT": "1U",
            "__Vendor_SysTickConfig": "0U",
            "__ARCH_ARM": "1U",
            "__ARCH_ARM_CORTEX_M": "1U",
            "__DEVICE_IS_SAM": "1U"
        }
    },
    {
        "root": "../system/Atmel\\SAMD21_DFP\\1.3.395",
        "series": "SAMD21",
        "device": "ATSAMD21E16B",
        "core": "Cortex-M0+",
        "endian": "Little-endian",
        "mpu": "NO_MPU",
        "fpu": "NO_FPU",
        "header": "samd21c/include/sam.h",
        "define": "__SAMD21E16B__",
        "romstart": "0x00000000",
        "romsize": "0x10000",
        "ramstart": "0x20000000",
        "ramsize": "0x2000",
        "family": "SAMD",
        "defines": {
            "NUM_IRQ": "29U",
            "__CM0PLUS_REV": "0x0001U",
            "__MPU_PRESENT": "0U",
            "__NVIC_PRIO_BITS": "2U",
            "__VTOR_PRESENT": "1U",
            "__Vendor_SysTickConfig": "0U",
            "__ARCH_ARM": "1U",
            "__ARCH_ARM_CORTEX_M": "1U",
            "__DEVICE_IS_SAM": "1U"
        }
    },
    {
        "root": "../system/Atmel\\SAMD21_DFP\\1.3.395",
        "series": "SAMD21",
        "device": "ATSAMD21E16A",
        "core": "Cortex-M0+",
        "endian": "Little-endian",
        "mpu": "NO_MPU",
        "fpu": "NO_FPU",
        "header": "samd21a/include/sam.h",
        "define": "__SAMD21E16A__",
        "romstart": "0x00000000",
        "romsize": "0x10000",
        "ramstart": "0x20000000",
        "ramsize": "0x2000",
        "family": "SAMD",
        "defines": {
            "NUM_IRQ": "28U",
            "__CM0PLUS_REV": "0x0001U",
            "__MPU_PRESENT": "0U",
            "__NVIC_PRIO_BITS": "2U",
            "__VTOR_PRESENT": "1U",
            "__Vendor_SysTickConfig": "0U",
            "__ARCH_ARM": "1U",
            "__ARCH_ARM_CORTEX_M": "1U",
            "__DEVICE_IS_SAM": "1U"
        }
    },
    {
        "root": "../system/Atmel\\SAMD21_DFP\\1.3.395",
        "series": "SAMD21",
        "device": "ATSAMD21G17L",
        "core": "Cortex-M0+",
        "endian": "Little-endian",
        "mpu": "NO_MPU",
        "fpu": "NO_FPU",
        "header": "samd21d/include/sam.h",
        "define": "__SAMD21G17L__",
        "romstart": "0x00000000",
        "romsize": "0x20000",
        "ramstart": "0x20000000",
        "ramsize": "0x4000",
        "family": "SAMD",
        "defines": {
            "NUM_IRQ": "30U",
            "__CM0PLUS_REV": "0x0001U",
            "__MPU_PRESENT": "0U",
            "__NVIC_PRIO_BITS": "2U",
            "__VTOR_PRESENT": "1U",
            "__Vendor_SysTickConfig": "0U",
            "__ARCH_ARM": "1U",
            "__ARCH_ARM_CORTEX_M": "1U",
            "__DEVICE_IS_SAM": "1U"
        }
    },
    {
        "root": "../system/Atmel\\SAMD21_DFP\\1.3.395",
        "series": "SAMD21",
        "device": "ATSAMD21E16BU",
        "core": "Cortex-M0+",
        "endian": "Little-endian",
        "mpu": "NO_MPU",
        "fpu": "NO_FPU",
        "header": "samd21b/include/sam.h",
        "define": "__SAMD21E16BU__",
        "romstart": "0x00000000",
        "romsize": "0x10000",
        "ramstart": "0x20000000",
        "ramsize": "0x2000",
        "family": "SAMD",
        "defines": {
            "NUM_IRQ": "29U",
            "__CM0PLUS_REV": "0x0001U",
            "__MPU_PRESENT": "0U",
            "__NVIC_PRIO_BITS": "2U",
            "__VTOR_PRESENT": "1U",
            "__Vendor_SysTickConfig": "0U",
            "__ARCH_ARM": "1U",
            "__ARCH_ARM_CORTEX_M": "1U",
            "__DEVICE_IS_SAM": "1U"
        }
    },
    {
        "root": "../system/Atmel\\SAMD21_DFP\\1.3.395",
        "series": "SAMD21",
        "device": "ATSAMD21E17DU",
        "core": "Cortex-M0+",
        "endian": "Little-endian",
        "mpu": "NO_MPU",
        "fpu": "NO_FPU",
        "header": "samd21d/include/sam.h",
        "define": "__SAMD21E17DU__",
        "romstart": "0x00000000",
        "romsize": "0x20000",
        "ramstart": "0x20000000",
        "ramsize": "0x4000",
        "family": "SAMD",
        "defines": {
            "NUM_IRQ": "30U",
            "__CM0PLUS_REV": "0x0001U",
            "__MPU_PRESENT": "0U",
            "__NVIC_PRIO_BITS": "2U",
            "__VTOR_PRESENT": "1U",
            "__Vendor_SysTickConfig": "0U",
            "__ARCH_ARM": "1U",
            "__ARCH_ARM_CORTEX_M": "1U",
            "__DEVICE_IS_SAM": "1U"
        }
    },
    {
        "root": "../system/Atmel\\SAMD21_DFP\\1.3.395",
        "series": "SAMD21",
        "device": "ATSAMD21E17L",
        "core": "Cortex-M0+",
        "endian": "Little-endian",
        "mpu": "NO_MPU",
        "fpu": "NO_FPU",
        "header": "samd21d/include/sam.h",
        "define": "__SAMD21E17L__",
        "romstart": "0x00000000",
        "romsize": "0x20000",
        "ramstart": "0x20000000",
        "ramsize": "0x4000",
        "family": "SAMD",
        "defines": {
            "NUM_IRQ": "30U",
            "__CM0PLUS_REV": "0x0001U",
            "__MPU_PRESENT": "0U",
            "__NVIC_PRIO_BITS": "2U",
            "__VTOR_PRESENT": "1U",
            "__Vendor_SysTickConfig": "0U",
            "__ARCH_ARM": "1U",
            "__ARCH_ARM_CORTEX_M": "1U",
            "__DEVICE_IS_SAM": "1U"
        }
    },
    {
        "root": "../system/Atmel\\SAMD21_DFP\\1.3.395",
        "series": "SAMD21",
        "device": "ATSAMD21G17D",
        "core": "Cortex-M0+",
        "endian": "Little-endian",
        "mpu": "NO_MPU",
        "fpu": "NO_FPU",
        "header": "samd21d/include/sam.h",
        "define": "__SAMD21G17D__",
        "romstart": "0x00000000",
        "romsize": "0x20000",
        "ramstart": "0x20000000",
        "ramsize": "0x4000",
        "family": "SAMD",
        "defines": {
            "NUM_IRQ": "30U",
            "__CM0PLUS_REV": "0x0001U",
            "__MPU_PRESENT": "0U",
            "__NVIC_PRIO_BITS": "2U",
            "__VTOR_PRESENT": "1U",
            "__Vendor_SysTickConfig": "0U",
            "__ARCH_ARM": "1U",
            "__ARCH_ARM_CORTEX_M": "1U",
            "__DEVICE_IS_SAM": "1U"
        }
    },
    {
        "root": "../system/Atmel\\SAMD21_DFP\\1.3.395",
        "series": "SAMD21",
        "device": "ATSAMD21J15A",
        "core": "Cortex-M0+",
        "endian": "Little-endian",
        "mpu": "NO_MPU",
        "fpu": "NO_FPU",
        "header": "samd21a/include/sam.h",
        "define": "__SAMD21J15A__",
        "romstart": "0x00000000",
        "romsize": "0x8000",
        "ramstart": "0x20000000",
        "ramsize": "0x1000",
        "family": "SAMD",
        "defines": {
            "NUM_IRQ": "28U",
            "__CM0PLUS_REV": "0x0001U",
            "__MPU_PRESENT": "0U",
            "__NVIC_PRIO_BITS": "2U",
            "__VTOR_PRESENT": "1U",
            "__Vendor_SysTickConfig": "0U",
            "__ARCH_ARM": "1U",
            "__ARCH_ARM_CORTEX_M": "1U",
            "__DEVICE_IS_SAM": "1U"
        }
    },
    {
        "root": "../system/Atmel\\SAMD21_DFP\\1.3.395",
        "series": "SAMD21",
        "device": "ATSAMD21G18A",
        "core": "Cortex-M0+",
        "endian": "Little-endian",
        "mpu": "NO_MPU",
        "fpu": "NO_FPU",
        "header": "samd21a/include/sam.h",
        "define": "__SAMD21G18A__",
        "romstart": "0x00000000",
        "romsize": "0x40000",
        "ramstart": "0x20000000",
        "ramsize": "0x8000",
        "family": "SAMD",
        "defines": {
            "NUM_IRQ": "28U",
            "__CM0PLUS_REV": "0x0001U",
            "__MPU_PRESENT": "0U",
            "__NVIC_PRIO_BITS": "2U",
            "__VTOR_PRESENT": "1U",
            "__Vendor_SysTickConfig": "0U",
            "__ARCH_ARM": "1U",
            "__ARCH_ARM_CORTEX_M": "1U",
            "__DEVICE_IS_SAM": "1U"
        }
    },
    {
        "root": "../system/Atmel\\SAMD21_DFP\\1.3.395",
        "series": "SAMD21",
        "device": "ATSAMD21G17AU",
        "core": "Cortex-M0+",
        "endian": "Little-endian",
        "mpu": "NO_MPU",
        "fpu": "NO_FPU",
        "header": "samd21a/include/sam.h",
        "define": "__SAMD21G17AU__",
        "romstart": "0x00000000",
        "romsize": "0x20000",
        "ramstart": "0x20000000",
        "ramsize": "0x4000",
        "family": "SAMD",
        "defines": {
            "NUM_IRQ": "28U",
            "__CM0PLUS_REV": "0x0001U",
            "__MPU_PRESENT": "0U",
            "__NVIC_PRIO_BITS": "2U",
            "__VTOR_PRESENT": "1U",
            "__Vendor_SysTickConfig": "0U",
            "__ARCH_ARM": "1U",
            "__ARCH_ARM_CORTEX_M": "1U",
            "__DEVICE_IS_SAM": "1U"
        }
    },
    {
        "root": "../system/Atmel\\SAMD21_DFP\\1.3.395",
        "series": "SAMD21",
        "device": "ATSAMD21J17D",
        "core": "Cortex-M0+",
        "endian": "Little-endian",
        "mpu": "NO_MPU",
        "fpu": "NO_FPU",
        "header": "samd21d/include/sam.h",
        "define": "__SAMD21J17D__",
        "romstart": "0x00000000",
        "romsize": "0x20000",
        "ramstart": "0x20000000",
        "ramsize": "0x4000",
        "family": "SAMD",
        "defines": {
            "NUM_IRQ": "30U",
            "__CM0PLUS_REV": "0x0001U",
            "__MPU_PRESENT": "0U",
            "__NVIC_PRIO_BITS": "2U",
            "__VTOR_PRESENT": "1U",
            "__Vendor_SysTickConfig": "0U",
            "__ARCH_ARM": "1U",
            "__ARCH_ARM_CORTEX_M": "1U",
            "__DEVICE_IS_SAM": "1U"
        }
    },
    {
        "root": "../system/Atmel\\SAMD21_DFP\\1.3.395",
        "series": "SAMD21",
        "device": "ATSAMD21J17A",
        "core": "Cortex-M0+",
        "endian": "Little-endian",
        "mpu": "NO_MPU",
        "fpu": "NO_FPU",
        "header": "samd21a/include/sam.h",
        "define": "__SAMD21J17A__",
        "romstart": "0x00000000",
        "romsize": "0x20000",
        "ramstart": "0x20000000",
        "ramsize": "0x4000",
        "family": "SAMD",
        "defines": {
            "NUM_IRQ": "28U",
            "__CM0PLUS_REV": "0x0001U",
            "__MPU_PRESENT": "0U",
            "__NVIC_PRIO_BITS": "2U",
            "__VTOR_PRESENT": "1U",
            "__Vendor_SysTickConfig": "0U",
            "__ARCH_ARM": "1U",
            "__ARCH_ARM_CORTEX_M": "1U",
            "__DEVICE_IS_SAM": "1U"
        }
    },
    {
        "root": "../system/Atmel\\SAMD21_DFP\\1.3.395",
        "series": "SAMD21",
        "device": "ATSAMD21E15CU",
        "core": "Cortex-M0+",
        "endian": "Little-endian",
        "mpu": "NO_MPU",
        "fpu": "NO_FPU",
        "header": "samd21c/include/sam.h",
        "define": "__SAMD21E15CU__",
        "romstart": "0x00000000",
        "romsize": "0x8000",
        "ramstart": "0x20000000",
        "ramsize": "0x1000",
        "family": "SAMD",
        "defines": {
            "NUM_IRQ": "29U",
            "__CM0PLUS_REV": "0x0001U",
            "__MPU_PRESENT": "0U",
            "__NVIC_PRIO_BITS": "2U",
            "__VTOR_PRESENT": "1U",
            "__Vendor_SysTickConfig": "0U",
            "__ARCH_ARM": "1U",
            "__ARCH_ARM_CORTEX_M": "1U",
            "__DEVICE_IS_SAM": "1U"
        }
    },
    {
        "root": "../system/Atmel\\SAMD21_DFP\\1.3.395",
        "series": "SAMD21",
        "device": "ATSAMD21E15B",
        "core": "Cortex-M0+",
        "endian": "Little-endian",
        "mpu": "NO_MPU",
        "fpu": "NO_FPU",
        "header": "samd21c/include/sam.h",
        "define": "__SAMD21E15B__",
        "romstart": "0x00000000",
        "romsize": "0x8000",
        "ramstart": "0x20000000",
        "ramsize": "0x1000",
        "family": "SAMD",
        "defines": {
            "NUM_IRQ": "29U",
            "__CM0PLUS_REV": "0x0001U",
            "__MPU_PRESENT": "0U",
            "__NVIC_PRIO_BITS": "2U",
            "__VTOR_PRESENT": "1U",
            "__Vendor_SysTickConfig": "0U",
            "__ARCH_ARM": "1U",
            "__ARCH_ARM_CORTEX_M": "1U",
            "__DEVICE_IS_SAM": "1U"
        }
    },
    {
        "root": "../system/Atmel\\SAMD21_DFP\\1.3.395",
        "series": "SAMD21",
        "device": "ATSAMD21E15A",
        "core": "Cortex-M0+",
        "endian": "Little-endian",
        "mpu": "NO_MPU",
        "fpu": "NO_FPU",
        "header": "samd21a/include/sam.h",
        "define": "__SAMD21E15A__",
        "romstart": "0x00000000",
        "romsize": "0x8000",
        "ramstart": "0x20000000",
        "ramsize": "0x1000",
        "family": "SAMD",
        "defines": {
            "NUM_IRQ": "28U",
            "__CM0PLUS_REV": "0x0001U",
            "__MPU_PRESENT": "0U",
            "__NVIC_PRIO_BITS": "2U",
            "__VTOR_PRESENT": "1U",
            "__Vendor_SysTickConfig": "0U",
            "__ARCH_ARM": "1U",
            "__ARCH_ARM_CORTEX_M": "1U",
            "__DEVICE_IS_SAM": "1U"
        }
    },
    {
        "root": "../system/Atmel\\SAMD21_DFP\\1.3.395",
        "series": "SAMD21",
        "device": "ATSAMD21E17A",
        "core": "Cortex-M0+",
        "endian": "Little-endian",
        "mpu": "NO_MPU",
        "fpu": "NO_FPU",
        "header": "samd21a/include/sam.h",
        "define": "__SAMD21E17A__",
        "romstart": "0x00000000",
        "romsize": "0x20000",
        "ramstart": "0x20000000",
        "ramsize": "0x4000",
        "family": "SAMD",
        "defines": {
            "NUM_IRQ": "28U",
            "__CM0PLUS_REV": "0x0001U",
            "__MPU_PRESENT": "0U",
            "__NVIC_PRIO_BITS": "2U",
            "__VTOR_PRESENT": "1U",
            "__Vendor_SysTickConfig": "0U",
            "__ARCH_ARM": "1U",
            "__ARCH_ARM_CORTEX_M": "1U",
            "__DEVICE_IS_SAM": "1U"
        }
    },
    {
        "root": "../system/Atmel\\SAMD21_DFP\\1.3.395",
        "series": "SAMD21",
        "device": "ATSAMD21E15L",
        "core": "Cortex-M0+",
        "endian": "Little-endian",
        "mpu": "NO_MPU",
        "fpu": "NO_FPU",
        "header": "samd21c/include/sam.h",
        "define": "__SAMD21E15L__",
        "romstart": "0x00000000",
        "romsize": "0x8000",
        "ramstart": "0x20000000",
        "ramsize": "0x1000",
        "family": "SAMD",
        "defines": {
            "NUM_IRQ": "29U",
            "__CM0PLUS_REV": "0x0001U",
            "__MPU_PRESENT": "0U",
            "__NVIC_PRIO_BITS": "2U",
            "__VTOR_PRESENT": "1U",
            "__Vendor_SysTickConfig": "0U",
            "__ARCH_ARM": "1U",
            "__ARCH_ARM_CORTEX_M": "1U",
            "__DEVICE_IS_SAM": "1U"
        }
    },
    {
        "root": "../system/Atmel\\SAMD21_DFP\\1.3.395",
        "series": "SAMD21",
        "device": "ATSAMD21E17D",
        "core": "Cortex-M0+",
        "endian": "Little-endian",
        "mpu": "NO_MPU",
        "fpu": "NO_FPU",
        "header": "samd21d/include/sam.h",
        "define": "__SAMD21E17D__",
        "romstart": "0x00000000",
        "romsize": "0x20000",
        "ramstart": "0x20000000",
        "ramsize": "0x4000",
        "family": "SAMD",
        "defines": {
            "NUM_IRQ": "30U",
            "__CM0PLUS_REV": "0x0001U",
            "__MPU_PRESENT": "0U",
            "__NVIC_PRIO_BITS": "2U",
            "__VTOR_PRESENT": "1U",
            "__Vendor_SysTickConfig": "0U",
            "__ARCH_ARM": "1U",
            "__ARCH_ARM_CORTEX_M": "1U",
            "__DEVICE_IS_SAM": "1U"
        }
    },
    {
        "root": "../system/Atmel\\SAMD21_DFP\\1.3.395",
        "series": "SAMD21",
        "device": "ATSAMD21J15B",
        "core": "Cortex-M0+",
        "endian": "Little-endian",
        "mpu": "NO_MPU",
        "fpu": "NO_FPU",
        "header": "samd21c/include/sam.h",
        "define": "__SAMD21J15B__",
        "romstart": "0x00000000",
        "romsize": "0x8000",
        "ramstart": "0x20000000",
        "ramsize": "0x1000",
        "family": "SAMD",
        "defines": {
            "NUM_IRQ": "29U",
            "__CM0PLUS_REV": "0x0001U",
            "__MPU_PRESENT": "0U",
            "__NVIC_PRIO_BITS": "2U",
            "__VTOR_PRESENT": "1U",
            "__Vendor_SysTickConfig": "0U",
            "__ARCH_ARM": "1U",
            "__ARCH_ARM_CORTEX_M": "1U",
            "__DEVICE_IS_SAM": "1U"
        }
    },
    {
        "root": "../system/Atmel\\SAMD21_DFP\\1.3.395",
        "series": "SAMD21",
        "device": "ATSAMD21G16L",
        "core": "Cortex-M0+",
        "endian": "Little-endian",
        "mpu": "NO_MPU",
        "fpu": "NO_FPU",
        "header": "samd21c/include/sam.h",
        "define": "__SAMD21G16L__",
        "romstart": "0x00000000",
        "romsize": "0x10000",
        "ramstart": "0x20000000",
        "ramsize": "0x2000",
        "family": "SAMD",
        "defines": {
            "NUM_IRQ": "29U",
            "__CM0PLUS_REV": "0x0001U",
            "__MPU_PRESENT": "0U",
            "__NVIC_PRIO_BITS": "2U",
            "__VTOR_PRESENT": "1U",
            "__Vendor_SysTickConfig": "0U",
            "__ARCH_ARM": "1U",
            "__ARCH_ARM_CORTEX_M": "1U",
            "__DEVICE_IS_SAM": "1U"
        }
    },
    {
        "root": "../system/Atmel\\SAMD21_DFP\\1.3.395",
        "series": "SAMD21",
        "device": "ATSAMD21E16CU",
        "core": "Cortex-M0+",
        "endian": "Little-endian",
        "mpu": "NO_MPU",
        "fpu": "NO_FPU",
        "header": "samd21c/include/sam.h",
        "define": "__SAMD21E16CU__",
        "romstart": "0x00000000",
        "romsize": "0x10000",
        "ramstart": "0x20000000",
        "ramsize": "0x2000",
        "family": "SAMD",
        "defines": {
            "NUM_IRQ": "29U",
            "__CM0PLUS_REV": "0x0001U",
            "__MPU_PRESENT": "0U",
            "__NVIC_PRIO_BITS": "2U",
            "__VTOR_PRESENT": "1U",
            "__Vendor_SysTickConfig": "0U",
            "__ARCH_ARM": "1U",
            "__ARCH_ARM_CORTEX_M": "1U",
            "__DEVICE_IS_SAM": "1U"
        }
    },
    {
        "root": "../system/Atmel\\SAMD21_DFP\\1.3.395",
        "series": "SAMD21",
        "device": "ATSAMD21G16A",
        "core": "Cortex-M0+",
        "endian": "Little-endian",
        "mpu": "NO_MPU",
        "fpu": "NO_FPU",
        "header": "samd21a/include/sam.h",
        "define": "__SAMD21G16A__",
        "romstart": "0x00000000",
        "romsize": "0x10000",
        "ramstart": "0x20000000",
        "ramsize": "0x2000",
        "family": "SAMD",
        "defines": {
            "NUM_IRQ": "28U",
            "__CM0PLUS_REV": "0x0001U",
            "__MPU_PRESENT": "0U",
            "__NVIC_PRIO_BITS": "2U",
            "__VTOR_PRESENT": "1U",
            "__Vendor_SysTickConfig": "0U",
            "__ARCH_ARM": "1U",
            "__ARCH_ARM_CORTEX_M": "1U",
            "__DEVICE_IS_SAM": "1U"
        }
    },
    {
        "root": "../system/Atmel\\SAMD21_DFP\\1.3.395",
        "series": "SAMD21",
        "device": "ATSAMD21G16B",
        "core": "Cortex-M0+",
        "endian": "Little-endian",
        "mpu": "NO_MPU",
        "fpu": "NO_FPU",
        "header": "samd21c/include/sam.h",
        "define": "__SAMD21G16B__",
        "romstart": "0x00000000",
        "romsize": "0x10000",
        "ramstart": "0x20000000",
        "ramsize": "0x2000",
        "family": "SAMD",
        "defines": {
            "NUM_IRQ": "29U",
            "__CM0PLUS_REV": "0x0001U",
            "__MPU_PRESENT": "0U",
            "__NVIC_PRIO_BITS": "2U",
            "__VTOR_PRESENT": "1U",
            "__Vendor_SysTickConfig": "0U",
            "__ARCH_ARM": "1U",
            "__ARCH_ARM_CORTEX_M": "1U",
            "__DEVICE_IS_SAM": "1U"
        }
    },
    {
        "root": "../system/Atmel\\SAMD21_DFP\\1.3.395",
        "series": "SAMD21",
        "device": "ATSAMD21J16B",
        "core": "Cortex-M0+",
        "endian": "Little-endian",
        "mpu": "NO_MPU",
        "fpu": "NO_FPU",
        "header": "samd21c/include/sam.h",
        "define": "__SAMD21J16B__",
        "romstart": "0x00000000",
        "romsize": "0x10000",
        "ramstart": "0x20000000",
        "ramsize": "0x2000",
        "family": "SAMD",
        "defines": {
            "NUM_IRQ": "29U",
            "__CM0PLUS_REV": "0x0001U",
            "__MPU_PRESENT": "0U",
            "__NVIC_PRIO_BITS": "2U",
            "__VTOR_PRESENT": "1U",
            "__Vendor_SysTickConfig": "0U",
            "__ARCH_ARM": "1U",
            "__ARCH_ARM_CORTEX_M": "1U",
            "__DEVICE_IS_SAM": "1U"
        }
    },
    {
        "root": "../system/Atmel\\SAMD21_DFP\\1.3.395",
        "series": "SAMD21",
        "device": "ATSAMD21G18AU",
        "core": "Cortex-M0+",
        "endian": "Little-endian",
        "mpu": "NO_MPU",
        "fpu": "NO_FPU",
        "header": "samd21a/include/sam.h",
        "define": "__SAMD21G18AU__",
        "romstart": "0x00000000",
        "romsize": "0x40000",
        "ramstart": "0x20000000",
        "ramsize": "0x8000",
        "family": "SAMD",
        "defines": {
            "NUM_IRQ": "28U",
            "__CM0PLUS_REV": "0x0001U",
            "__MPU_PRESENT": "0U",
            "__NVIC_PRIO_BITS": "2U",
            "__VTOR_PRESENT": "1U",
            "__Vendor_SysTickConfig": "0U",
            "__ARCH_ARM": "1U",
            "__ARCH_ARM_CORTEX_M": "1U",
            "__DEVICE_IS_SAM": "1U"
        }
    },
    {
        "root": "../system/Atmel\\SAMD21_DFP\\1.3.395",
        "series": "SAMD21",
        "device": "ATSAMD21J16A",
        "core": "Cortex-M0+",
        "endian": "Little-endian",
        "mpu": "NO_MPU",
        "fpu": "NO_FPU",
        "header": "samd21a/include/sam.h",
        "define": "__SAMD21J16A__",
        "romstart": "0x00000000",
        "romsize": "0x10000",
        "ramstart": "0x20000000",
        "ramsize": "0x2000",
        "family": "SAMD",
        "defines": {
            "NUM_IRQ": "28U",
            "__CM0PLUS_REV": "0x0001U",
            "__MPU_PRESENT": "0U",
            "__NVIC_PRIO_BITS": "2U",
            "__VTOR_PRESENT": "1U",
            "__Vendor_SysTickConfig": "0U",
            "__ARCH_ARM": "1U",
            "__ARCH_ARM_CORTEX_M": "1U",
            "__DEVICE_IS_SAM": "1U"
        }
    },
    {
        "root": "../system/Atmel\\SAMD21_DFP\\1.3.395",
        "series": "SAMD21",
        "device": "ATSAMD21E18A",
        "core": "Cortex-M0+",
        "endian": "Little-endian",
        "mpu": "NO_MPU",
        "fpu": "NO_FPU",
        "header": "samd21a/include/sam.h",
        "define": "__SAMD21E18A__",
        "romstart": "0x00000000",
        "romsize": "0x40000",
        "ramstart": "0x20000000",
        "ramsize": "0x8000",
        "family": "SAMD",
        "defines": {
            "NUM_IRQ": "28U",
            "__CM0PLUS_REV": "0x0001U",
            "__MPU_PRESENT": "0U",
            "__NVIC_PRIO_BITS": "2U",
            "__VTOR_PRESENT": "1U",
            "__Vendor_SysTickConfig": "0U",
            "__ARCH_ARM": "1U",
            "__ARCH_ARM_CORTEX_M": "1U",
            "__DEVICE_IS_SAM": "1U"
        }
    },
    {
        "root": "../system/Atmel\\SAMD21_DFP\\1.3.395",
        "series": "SAMD21",
        "device": "ATSAMD21J18A",
        "core": "Cortex-M0+",
        "endian": "Little-endian",
        "mpu": "NO_MPU",
        "fpu": "NO_FPU",
        "header": "samd21a/include/sam.h",
        "define": "__SAMD21J18A__",
        "romstart": "0x00000000",
        "romsize": "0x40000",
        "ramstart": "0x20000000",
        "ramsize": "0x8000",
        "family": "SAMD",
        "defines": {
            "NUM_IRQ": "28U",
            "__CM0PLUS_REV": "0x0001U",
            "__MPU_PRESENT": "0U",
            "__NVIC_PRIO_BITS": "2U",
            "__VTOR_PRESENT": "1U",
            "__Vendor_SysTickConfig": "0U",
            "__ARCH_ARM": "1U",
            "__ARCH_ARM_CORTEX_M": "1U",
            "__DEVICE_IS_SAM": "1U"
        }
    },
    {
        "root": "../system/Atmel\\SAMD51_DFP\\1.2.139",
        "series": "SAMD51",
        "device": "ATSAMD51J19A",
        "core": "Cortex-M4",
        "endian": "Little-endian",
        "mpu": "MPU",
        "fpu": "SP_FPU",
        "header": "samd51a/include/sam.h",
        "define": "__SAMD51J19A__",
        "romstart": "0x00000000",
        "romsize": "0x80000",
        "ramstart": "0x20000000",
        "ramsize": "0x30000",
        "family": "SAMD",
        "defines": {
            "GCLK_ID_TRACE": "47U",
            "NUM_IRQ": "137U",
            "__CM4_REV": "0x0001U",
            "__DEBUG_LVL": "3U",
            "__FPU_PRESENT": "1U",
            "__MPU_PRESENT": "1U",
            "__NVIC_PRIO_BITS": "3U",
            "__TRACE_LVL": "2U",
            "__VTOR_PRESENT": "1U",
            "__Vendor_SysTickConfig": "0U",
            "__ARCH_ARM": "1U",
            "__ARCH_ARM_CORTEX_M": "1U",
            "__DEVICE_IS_SAM": "1U"
        }
    },
    {
        "root": "../system/Atmel\\SAMD51_DFP\\1.2.139",
        "series": "SAMD51",
        "device": "ATSAMD51J18A",
        "core": "Cortex-M4",
        "endian": "Little-endian",
        "mpu": "MPU",
        "fpu": "SP_FPU",
        "header": "samd51a/include/sam.h",
        "define": "__SAMD51J18A__",
        "romstart": "0x00000000",
        "romsize": "0x40000",
        "ramstart": "0x20000000",
        "ramsize": "0x20000",
        "family": "SAMD",
        "defines": {
            "GCLK_ID_TRACE": "47U",
            "NUM_IRQ": "137U",
            "__CM4_REV": "0x0001U",
            "__DEBUG_LVL": "3U",
            "__FPU_PRESENT": "1U",
            "__MPU_PRESENT": "1U",
            "__NVIC_PRIO_BITS": "3U",
            "__TRACE_LVL": "2U",
            "__VTOR_PRESENT": "1U",
            "__Vendor_SysTickConfig": "0U",
            "__ARCH_ARM": "1U",
            "__ARCH_ARM_CORTEX_M": "1U",
            "__DEVICE_IS_SAM": "1U"
        }
    },
    {
        "root": "../system/Atmel\\SAMD51_DFP\\1.2.139",
        "series": "SAMD51",
        "device": "ATSAMD51J20A",
        "core": "Cortex-M4",
        "endian": "Little-endian",
        "mpu": "MPU",
        "fpu": "SP_FPU",
        "header": "samd51a/include/sam.h",
        "define": "__SAMD51J20A__",
        "romstart": "0x00000000",
        "romsize": "0x100000",
        "ramstart": "0x20000000",
        "ramsize": "0x40000",
        "family": "SAMD",
        "defines": {
            "GCLK_ID_TRACE": "47U",
            "NUM_IRQ": "137U",
            "__CM4_REV": "0x0001U",
            "__DEBUG_LVL": "3U",
            "__FPU_PRESENT": "1U",
            "__MPU_PRESENT": "1U",
            "__NVIC_PRIO_BITS": "3U",
            "__TRACE_LVL": "2U",
            "__VTOR_PRESENT": "1U",
            "__Vendor_SysTickConfig": "0U",
            "__ARCH_ARM": "1U",
            "__ARCH_ARM_CORTEX_M": "1U",
            "__DEVICE_IS_SAM": "1U"
        }
    },
    {
        "root": "../system/Atmel\\SAMD51_DFP\\1.2.139",
        "series": "SAMD51",
        "device": "ATSAMD51P19A",
        "core": "Cortex-M4",
        "endian": "Little-endian",
        "mpu": "MPU",
        "fpu": "SP_FPU",
        "header": "samd51a/include/sam.h",
        "define": "__SAMD51P19A__",
        "romstart": "0x00000000",
        "romsize": "0x80000",
        "ramstart": "0x20000000",
        "ramsize": "0x30000",
        "family": "SAMD",
        "defines": {
            "GCLK_ID_TRACE": "47U",
            "NUM_IRQ": "137U",
            "__CM4_REV": "0x0001U",
            "__DEBUG_LVL": "3U",
            "__FPU_PRESENT": "1U",
            "__MPU_PRESENT": "1U",
            "__NVIC_PRIO_BITS": "3U",
            "__TRACE_LVL": "2U",
            "__VTOR_PRESENT": "1U",
            "__Vendor_SysTickConfig": "0U",
            "__ARCH_ARM": "1U",
            "__ARCH_ARM_CORTEX_M": "1U",
            "__DEVICE_IS_SAM": "1U"
        }
    },
    {
        "root": "../system/Atmel\\SAMD51_DFP\\1.2.139",
        "series": "SAMD51",
        "device": "ATSAMD51G18A",
        "core": "Cortex-M4",
        "endian": "Little-endian",
        "mpu": "MPU",
        "fpu": "SP_FPU",
        "header": "samd51a/include/sam.h",
        "define": "__SAMD51G18A__",
        "romstart": "0x00000000",
        "romsize": "0x40000",
        "ramstart": "0x20000000",
        "ramsize": "0x20000",
        "family": "SAMD",
        "defines": {
            "GCLK_ID_TRACE": "47U",
            "NUM_IRQ": "137U",
            "__CM4_REV": "0x0001U",
            "__DEBUG_LVL": "3U",
            "__FPU_PRESENT": "1U",
            "__MPU_PRESENT": "1U",
            "__NVIC_PRIO_BITS": "3U",
            "__TRACE_LVL": "2U",
            "__VTOR_PRESENT": "1U",
            "__Vendor_SysTickConfig": "0U",
            "__ARCH_ARM": "1U",
            "__ARCH_ARM_CORTEX_M": "1U",
            "__DEVICE_IS_SAM": "1U"
        }
    },
    {
        "root": "../system/Atmel\\SAMD51_DFP\\1.2.139",
        "series": "SAMD51",
        "device": "ATSAMD51P20A",
        "core": "Cortex-M4",
        "endian": "Little-endian",
        "mpu": "MPU",
        "fpu": "SP_FPU",
        "header": "samd51a/include/sam.h",
        "define": "__SAMD51P20A__",
        "romstart": "0x00000000",
        "romsize": "0x100000",
        "ramstart": "0x20000000",
        "ramsize": "0x40000",
        "family": "SAMD",
        "defines": {
            "GCLK_ID_TRACE": "47U",
            "NUM_IRQ": "137U",
            "__CM4_REV": "0x0001U",
            "__DEBUG_LVL": "3U",
            "__FPU_PRESENT": "1U",
            "__MPU_PRESENT": "1U",
            "__NVIC_PRIO_BITS": "3U",
            "__TRACE_LVL": "2U",
            "__VTOR_PRESENT": "1U",
            "__Vendor_SysTickConfig": "0U",
            "__ARCH_ARM": "1U",
            "__ARCH_ARM_CORTEX_M": "1U",
            "__DEVICE_IS_SAM": "1U"
        }
    },
    {
        "root": "../system/Atmel\\SAMD51_DFP\\1.2.139",
        "series": "SAMD51",
        "device": "ATSAMD51G19A",
        "core": "Cortex-M4",
        "endian": "Little-endian",
        "mpu": "MPU",
        "fpu": "SP_FPU",
        "header": "samd51a/include/sam.h",
        "define": "__SAMD51G19A__",
        "romstart": "0x00000000",
        "romsize": "0x80000",
        "ramstart": "0x20000000",
        "ramsize": "0x30000",
        "family": "SAMD",
        "defines": {
            "GCLK_ID_TRACE": "47U",
            "NUM_IRQ": "137U",
            "__CM4_REV": "0x0001U",
            "__DEBUG_LVL": "3U",
            "__FPU_PRESENT": "1U",
            "__MPU_PRESENT": "1U",
            "__NVIC_PRIO_BITS": "3U",
            "__TRACE_LVL": "2U",
            "__VTOR_PRESENT": "1U",
            "__Vendor_SysTickConfig": "0U",
            "__ARCH_ARM": "1U",
            "__ARCH_ARM_CORTEX_M": "1U",
            "__DEVICE_IS_SAM": "1U"
        }
    },
    {
        "root": "../system/Atmel\\SAMD51_DFP\\1.2.139",
        "series": "SAMD51",
        "device": "ATSAMD51N20A",
        "core": "Cortex-M4",
        "endian": "Little-endian",
        "mpu": "MPU",
        "fpu": "SP_FPU",
        "header": "samd51a/include/sam.h",
        "define": "__SAMD51N20A__",
        "romstart": "0x00000000",
        "romsize": "0x100000",
        "ramstart": "0x20000000",
        "ramsize": "0x40000",
        "family": "SAMD",
        "defines": {
            "GCLK_ID_TRACE": "47U",
            "NUM_IRQ": "137U",
            "__CM4_REV": "0x0001U",
            "__DEBUG_LVL": "3U",
            "__FPU_PRESENT": "1U",
            "__MPU_PRESENT": "1U",
            "__NVIC_PRIO_BITS": "3U",
            "__TRACE_LVL": "2U",
            "__VTOR_PRESENT": "1U",
            "__Vendor_SysTickConfig": "0U",
            "__ARCH_ARM": "1U",
            "__ARCH_ARM_CORTEX_M": "1U",
            "__DEVICE_IS_SAM": "1U"
        }
    },
    {
        "root": "../system/Atmel\\SAMD51_DFP\\1.2.139",
        "series": "SAMD51",
        "device": "ATSAMD51N19A",
        "core": "Cortex-M4",
        "endian": "Little-endian",
        "mpu": "MPU",
        "fpu": "SP_FPU",
        "header": "samd51a/include/sam.h",
        "define": "__SAMD51N19A__",
        "romstart": "0x00000000",
        "romsize": "0x80000",
        "ramstart": "0x20000000",
        "ramsize": "0x30000",
        "family": "SAMD",
        "defines": {
            "GCLK_ID_TRACE": "47U",
            "NUM_IRQ": "137U",
            "__CM4_REV": "0x0001U",
            "__DEBUG_LVL": "3U",
            "__FPU_PRESENT": "1U",
            "__MPU_PRESENT": "1U",
            "__NVIC_PRIO_BITS": "3U",
            "__TRACE_LVL": "2U",
            "__VTOR_PRESENT": "1U",
            "__Vendor_SysTickConfig": "0U",
            "__ARCH_ARM": "1U",
            "__ARCH_ARM_CORTEX_M": "1U",
            "__DEVICE_IS_SAM": "1U"
        }
    },
    {
        "root": "../system/Atmel\\SAMDA1_DFP\\1.2.50",
        "series": "SAMDA1",
        "device": "ATSAMDA1E14A",
        "core": "Cortex-M0+",
        "endian": "Little-endian",
        "mpu": "NO_MPU",
        "fpu": "NO_FPU",
        "header": "samda1/include/sam.h",
        "define": "__SAMDA1E14A__",
        "romstart": "0x00000000",
        "romsize": "0x4000",
        "ramstart": "0x20000000",
        "ramsize": "0x1000",
        "family": "SAMD",
        "defines": {
            "LITTLE_ENDIAN": "1U",
            "__CM0PLUS_REV": "0x0001U",
            "__MPU_PRESENT": "0U",
            "__NVIC_PRIO_BITS": "2U",
            "__VTOR_PRESENT": "1U",
            "__Vendor_SysTickConfig": "0U"
        }
    },
    {
        "root": "../system/Atmel\\SAMDA1_DFP\\1.2.50",
        "series": "SAMDA1",
        "device": "ATSAMDA1E14B",
        "core": "Cortex-M0+",
        "endian": "Little-endian",
        "mpu": "NO_MPU",
        "fpu": "NO_FPU",
        "header": "samda1b/include/sam.h",
        "define": "__SAMDA1E14B__",
        "romstart": "0x00000000",
        "romsize": "0x4000",
        "ramstart": "0x20000000",
        "ramsize": "0x1000",
        "family": "SAMD",
        "defines": {
            "LITTLE_ENDIAN": "1U",
            "__CM0PLUS_REV": "0x0001U",
            "__MPU_PRESENT": "0U",
            "__NVIC_PRIO_BITS": "2U",
            "__VTOR_PRESENT": "1U",
            "__Vendor_SysTickConfig": "0U"
        }
    },
    {
        "root": "../system/Atmel\\SAMDA1_DFP\\1.2.50",
        "series": "SAMDA1",
        "device": "ATSAMDA1J15A",
        "core": "Cortex-M0+",
        "endian": "Little-endian",
        "mpu": "NO_MPU",
        "fpu": "NO_FPU",
        "header": "samda1/include/sam.h",
        "define": "__SAMDA1J15A__",
        "romstart": "0x00000000",
        "romsize": "0x8000",
        "ramstart": "0x20000000",
        "ramsize": "0x1000",
        "family": "SAMD",
        "defines": {
            "LITTLE_ENDIAN": "1U",
            "__CM0PLUS_REV": "0x0001U",
            "__MPU_PRESENT": "0U",
            "__NVIC_PRIO_BITS": "2U",
            "__VTOR_PRESENT": "1U",
            "__Vendor_SysTickConfig": "0U"
        }
    },
    {
        "root": "../system/Atmel\\SAMDA1_DFP\\1.2.50",
        "series": "SAMDA1",
        "device": "ATSAMDA1J14A",
        "core": "Cortex-M0+",
        "endian": "Little-endian",
        "mpu": "NO_MPU",
        "fpu": "NO_FPU",
        "header": "samda1/include/sam.h",
        "define": "__SAMDA1J14A__",
        "romstart": "0x00000000",
        "romsize": "0x4000",
        "ramstart": "0x20000000",
        "ramsize": "0x1000",
        "family": "SAMD",
        "defines": {
            "LITTLE_ENDIAN": "1U",
            "__CM0PLUS_REV": "0x0001U",
            "__MPU_PRESENT": "0U",
            "__NVIC_PRIO_BITS": "2U",
            "__VTOR_PRESENT": "1U",
            "__Vendor_SysTickConfig": "0U"
        }
    },
    {
        "root": "../system/Atmel\\SAMDA1_DFP\\1.2.50",
        "series": "SAMDA1",
        "device": "ATSAMDA1E15B",
        "core": "Cortex-M0+",
        "endian": "Little-endian",
        "mpu": "NO_MPU",
        "fpu": "NO_FPU",
        "header": "samda1b/include/sam.h",
        "define": "__SAMDA1E15B__",
        "romstart": "0x00000000",
        "romsize": "0x8000",
        "ramstart": "0x20000000",
        "ramsize": "0x1000",
        "family": "SAMD",
        "defines": {
            "LITTLE_ENDIAN": "1U",
            "__CM0PLUS_REV": "0x0001U",
            "__MPU_PRESENT": "0U",
            "__NVIC_PRIO_BITS": "2U",
            "__VTOR_PRESENT": "1U",
            "__Vendor_SysTickConfig": "0U"
        }
    },
    {
        "root": "../system/Atmel\\SAMDA1_DFP\\1.2.50",
        "series": "SAMDA1",
        "device": "ATSAMDA1J15B",
        "core": "Cortex-M0+",
        "endian": "Little-endian",
        "mpu": "NO_MPU",
        "fpu": "NO_FPU",
        "header": "samda1b/include/sam.h",
        "define": "__SAMDA1J15B__",
        "romstart": "0x00000000",
        "romsize": "0x8000",
        "ramstart": "0x20000000",
        "ramsize": "0x1000",
        "family": "SAMD",
        "defines": {
            "LITTLE_ENDIAN": "1U",
            "__CM0PLUS_REV": "0x0001U",
            "__MPU_PRESENT": "0U",
            "__NVIC_PRIO_BITS": "2U",
            "__VTOR_PRESENT": "1U",
            "__Vendor_SysTickConfig": "0U"
        }
    },
    {
        "root": "../system/Atmel\\SAMDA1_DFP\\1.2.50",
        "series": "SAMDA1",
        "device": "ATSAMDA1J14B",
        "core": "Cortex-M0+",
        "endian": "Little-endian",
        "mpu": "NO_MPU",
        "fpu": "NO_FPU",
        "header": "samda1b/include/sam.h",
        "define": "__SAMDA1J14B__",
        "romstart": "0x00000000",
        "romsize": "0x4000",
        "ramstart": "0x20000000",
        "ramsize": "0x1000",
        "family": "SAMD",
        "defines": {
            "LITTLE_ENDIAN": "1U",
            "__CM0PLUS_REV": "0x0001U",
            "__MPU_PRESENT": "0U",
            "__NVIC_PRIO_BITS": "2U",
            "__VTOR_PRESENT": "1U",
            "__Vendor_SysTickConfig": "0U"
        }
    },
    {
        "root": "../system/Atmel\\SAMDA1_DFP\\1.2.50",
        "series": "SAMDA1",
        "device": "ATSAMDA1G15A",
        "core": "Cortex-M0+",
        "endian": "Little-endian",
        "mpu": "NO_MPU",
        "fpu": "NO_FPU",
        "header": "samda1/include/sam.h",
        "define": "__SAMDA1G15A__",
        "romstart": "0x00000000",
        "romsize": "0x8000",
        "ramstart": "0x20000000",
        "ramsize": "0x1000",
        "family": "SAMD",
        "defines": {
            "LITTLE_ENDIAN": "1U",
            "__CM0PLUS_REV": "0x0001U",
            "__MPU_PRESENT": "0U",
            "__NVIC_PRIO_BITS": "2U",
            "__VTOR_PRESENT": "1U",
            "__Vendor_SysTickConfig": "0U"
        }
    },
    {
        "root": "../system/Atmel\\SAMDA1_DFP\\1.2.50",
        "series": "SAMDA1",
        "device": "ATSAMDA1E15A",
        "core": "Cortex-M0+",
        "endian": "Little-endian",
        "mpu": "NO_MPU",
        "fpu": "NO_FPU",
        "header": "samda1/include/sam.h",
        "define": "__SAMDA1E15A__",
        "romstart": "0x00000000",
        "romsize": "0x8000",
        "ramstart": "0x20000000",
        "ramsize": "0x1000",
        "family": "SAMD",
        "defines": {
            "LITTLE_ENDIAN": "1U",
            "__CM0PLUS_REV": "0x0001U",
            "__MPU_PRESENT": "0U",
            "__NVIC_PRIO_BITS": "2U",
            "__VTOR_PRESENT": "1U",
            "__Vendor_SysTickConfig": "0U"
        }
    },
    {
        "root": "../system/Atmel\\SAMDA1_DFP\\1.2.50",
        "series": "SAMDA1",
        "device": "ATSAMDA1J16A",
        "core": "Cortex-M0+",
        "endian": "Little-endian",
        "mpu": "NO_MPU",
        "fpu": "NO_FPU",
        "header": "samda1/include/sam.h",
        "define": "__SAMDA1J16A__",
        "romstart": "0x00000000",
        "romsize": "0x10000",
        "ramstart": "0x20000000",
        "ramsize": "0x2000",
        "family": "SAMD",
        "defines": {
            "LITTLE_ENDIAN": "1U",
            "__CM0PLUS_REV": "0x0001U",
            "__MPU_PRESENT": "0U",
            "__NVIC_PRIO_BITS": "2U",
            "__VTOR_PRESENT": "1U",
            "__Vendor_SysTickConfig": "0U"
        }
    },
    {
        "root": "../system/Atmel\\SAMDA1_DFP\\1.2.50",
        "series": "SAMDA1",
        "device": "ATSAMDA1G15B",
        "core": "Cortex-M0+",
        "endian": "Little-endian",
        "mpu": "NO_MPU",
        "fpu": "NO_FPU",
        "header": "samda1b/include/sam.h",
        "define": "__SAMDA1G15B__",
        "romstart": "0x00000000",
        "romsize": "0x8000",
        "ramstart": "0x20000000",
        "ramsize": "0x1000",
        "family": "SAMD",
        "defines": {
            "LITTLE_ENDIAN": "1U",
            "__CM0PLUS_REV": "0x0001U",
            "__MPU_PRESENT": "0U",
            "__NVIC_PRIO_BITS": "2U",
            "__VTOR_PRESENT": "1U",
            "__Vendor_SysTickConfig": "0U"
        }
    },
    {
        "root": "../system/Atmel\\SAMDA1_DFP\\1.2.50",
        "series": "SAMDA1",
        "device": "ATSAMDA1G14B",
        "core": "Cortex-M0+",
        "endian": "Little-endian",
        "mpu": "NO_MPU",
        "fpu": "NO_FPU",
        "header": "samda1b/include/sam.h",
        "define": "__SAMDA1G14B__",
        "romstart": "0x00000000",
        "romsize": "0x4000",
        "ramstart": "0x20000000",
        "ramsize": "0x1000",
        "family": "SAMD",
        "defines": {
            "LITTLE_ENDIAN": "1U",
            "__CM0PLUS_REV": "0x0001U",
            "__MPU_PRESENT": "0U",
            "__NVIC_PRIO_BITS": "2U",
            "__VTOR_PRESENT": "1U",
            "__Vendor_SysTickConfig": "0U"
        }
    },
    {
        "root": "../system/Atmel\\SAMDA1_DFP\\1.2.50",
        "series": "SAMDA1",
        "device": "ATSAMDA1G14A",
        "core": "Cortex-M0+",
        "endian": "Little-endian",
        "mpu": "NO_MPU",
        "fpu": "NO_FPU",
        "header": "samda1/include/sam.h",
        "define": "__SAMDA1G14A__",
        "romstart": "0x00000000",
        "romsize": "0x4000",
        "ramstart": "0x20000000",
        "ramsize": "0x1000",
        "family": "SAMD",
        "defines": {
            "LITTLE_ENDIAN": "1U",
            "__CM0PLUS_REV": "0x0001U",
            "__MPU_PRESENT": "0U",
            "__NVIC_PRIO_BITS": "2U",
            "__VTOR_PRESENT": "1U",
            "__Vendor_SysTickConfig": "0U"
        }
    },
    {
        "root": "../system/Atmel\\SAMDA1_DFP\\1.2.50",
        "series": "SAMDA1",
        "device": "ATSAMDA1G16A",
        "core": "Cortex-M0+",
        "endian": "Little-endian",
        "mpu": "NO_MPU",
        "fpu": "NO_FPU",
        "header": "samda1/include/sam.h",
        "define": "__SAMDA1G16A__",
        "romstart": "0x00000000",
        "romsize": "0x10000",
        "ramstart": "0x20000000",
        "ramsize": "0x2000",
        "family": "SAMD",
        "defines": {
            "LITTLE_ENDIAN": "1U",
            "__CM0PLUS_REV": "0x0001U",
            "__MPU_PRESENT": "0U",
            "__NVIC_PRIO_BITS": "2U",
            "__VTOR_PRESENT": "1U",
            "__Vendor_SysTickConfig": "0U"
        }
    },
    {
        "root": "../system/Atmel\\SAMDA1_DFP\\1.2.50",
        "series": "SAMDA1",
        "device": "ATSAMDA1G16B",
        "core": "Cortex-M0+",
        "endian": "Little-endian",
        "mpu": "NO_MPU",
        "fpu": "NO_FPU",
        "header": "samda1b/include/sam.h",
        "define": "__SAMDA1G16B__",
        "romstart": "0x00000000",
        "romsize": "0x10000",
        "ramstart": "0x20000000",
        "ramsize": "0x2000",
        "family": "SAMD",
        "defines": {
            "LITTLE_ENDIAN": "1U",
            "__CM0PLUS_REV": "0x0001U",
            "__MPU_PRESENT": "0U",
            "__NVIC_PRIO_BITS": "2U",
            "__VTOR_PRESENT": "1U",
            "__Vendor_SysTickConfig": "0U"
        }
    },
    {
        "root": "../system/Atmel\\SAMDA1_DFP\\1.2.50",
        "series": "SAMDA1",
        "device": "ATSAMDA1J16B",
        "core": "Cortex-M0+",
        "endian": "Little-endian",
        "mpu": "NO_MPU",
        "fpu": "NO_FPU",
        "header": "samda1b/include/sam.h",
        "define": "__SAMDA1J16B__",
        "romstart": "0x00000000",
        "romsize": "0x10000",
        "ramstart": "0x20000000",
        "ramsize": "0x2000",
        "family": "SAMD",
        "defines": {
            "LITTLE_ENDIAN": "1U",
            "__CM0PLUS_REV": "0x0001U",
            "__MPU_PRESENT": "0U",
            "__NVIC_PRIO_BITS": "2U",
            "__VTOR_PRESENT": "1U",
            "__Vendor_SysTickConfig": "0U"
        }
    },
    {
        "root": "../system/Atmel\\SAMDA1_DFP\\1.2.50",
        "series": "SAMDA1",
        "device": "ATSAMDA1E16B",
        "core": "Cortex-M0+",
        "endian": "Little-endian",
        "mpu": "NO_MPU",
        "fpu": "NO_FPU",
        "header": "samda1b/include/sam.h",
        "define": "__SAMDA1E16B__",
        "romstart": "0x00000000",
        "romsize": "0x10000",
        "ramstart": "0x20000000",
        "ramsize": "0x2000",
        "family": "SAMD",
        "defines": {
            "LITTLE_ENDIAN": "1U",
            "__CM0PLUS_REV": "0x0001U",
            "__MPU_PRESENT": "0U",
            "__NVIC_PRIO_BITS": "2U",
            "__VTOR_PRESENT": "1U",
            "__Vendor_SysTickConfig": "0U"
        }
    },
    {
        "root": "../system/Atmel\\SAMDA1_DFP\\1.2.50",
        "series": "SAMDA1",
        "device": "ATSAMDA1E16A",
        "core": "Cortex-M0+",
        "endian": "Little-endian",
        "mpu": "NO_MPU",
        "fpu": "NO_FPU",
        "header": "samda1/include/sam.h",
        "define": "__SAMDA1E16A__",
        "romstart": "0x00000000",
        "romsize": "0x10000",
        "ramstart": "0x20000000",
        "ramsize": "0x2000",
        "family": "SAMD",
        "defines": {
            "LITTLE_ENDIAN": "1U",
            "__CM0PLUS_REV": "0x0001U",
            "__MPU_PRESENT": "0U",
            "__NVIC_PRIO_BITS": "2U",
            "__VTOR_PRESENT": "1U",
            "__Vendor_SysTickConfig": "0U"
        }
    },
    {
        "root": "../system/Atmel\\SAME51_DFP\\1.1.139",
        "series": "SAME51",
        "device": "ATSAME51J19A",
        "core": "Cortex-M4",
        "endian": "Little-endian",
        "mpu": "MPU",
        "fpu": "SP_FPU",
        "header": "include/sam.h",
        "define": "__SAME51J19A__",
        "romstart": "0x00000000",
        "romsize": "0x80000",
        "ramstart": "0x20000000",
        "ramsize": "0x30000",
        "family": "SAME",
        "defines": {
            "GCLK_ID_TRACE": "47U",
            "NUM_IRQ": "137U",
            "__CM4_REV": "0x0001U",
            "__DEBUG_LVL": "3U",
            "__FPU_PRESENT": "1U",
            "__MPU_PRESENT": "1U",
            "__NVIC_PRIO_BITS": "3U",
            "__TRACE_LVL": "2U",
            "__VTOR_PRESENT": "1U",
            "__Vendor_SysTickConfig": "0U",
            "__ARCH_ARM": "1U",
            "__ARCH_ARM_CORTEX_M": "1U",
            "__DEVICE_IS_SAM": "1U"
        }
    },
    {
        "root": "../system/Atmel\\SAME51_DFP\\1.1.139",
        "series": "SAME51",
        "device": "ATSAME51J20A",
        "core": "Cortex-M4",
        "endian": "Little-endian",
        "mpu": "MPU",
        "fpu": "SP_FPU",
        "header": "include/sam.h",
        "define": "__SAME51J20A__",
        "romstart": "0x00000000",
        "romsize": "0x100000",
        "ramstart": "0x20000000",
        "ramsize": "0x40000",
        "family": "SAME",
        "defines": {
            "GCLK_ID_TRACE": "47U",
            "NUM_IRQ": "137U",
            "__CM4_REV": "0x0001U",
            "__DEBUG_LVL": "3U",
            "__FPU_PRESENT": "1U",
            "__MPU_PRESENT": "1U",
            "__NVIC_PRIO_BITS": "3U",
            "__TRACE_LVL": "2U",
            "__VTOR_PRESENT": "1U",
            "__Vendor_SysTickConfig": "0U",
            "__ARCH_ARM": "1U",
            "__ARCH_ARM_CORTEX_M": "1U",
            "__DEVICE_IS_SAM": "1U"
        }
    },
    {
        "root": "../system/Atmel\\SAME51_DFP\\1.1.139",
        "series": "SAME51",
        "device": "ATSAME51G19A",
        "core": "Cortex-M4",
        "endian": "Little-endian",
        "mpu": "MPU",
        "fpu": "SP_FPU",
        "header": "include/sam.h",
        "define": "__SAME51G19A__",
        "romstart": "0x00000000",
        "romsize": "0x80000",
        "ramstart": "0x20000000",
        "ramsize": "0x30000",
        "family": "SAME",
        "defines": {
            "GCLK_ID_TRACE": "47U",
            "NUM_IRQ": "137U",
            "__CM4_REV": "0x0001U",
            "__DEBUG_LVL": "3U",
            "__FPU_PRESENT": "1U",
            "__MPU_PRESENT": "1U",
            "__NVIC_PRIO_BITS": "3U",
            "__TRACE_LVL": "2U",
            "__VTOR_PRESENT": "1U",
            "__Vendor_SysTickConfig": "0U",
            "__ARCH_ARM": "1U",
            "__ARCH_ARM_CORTEX_M": "1U",
            "__DEVICE_IS_SAM": "1U"
        }
    },
    {
        "root": "../system/Atmel\\SAME51_DFP\\1.1.139",
        "series": "SAME51",
        "device": "ATSAME51G18A",
        "core": "Cortex-M4",
        "endian": "Little-endian",
        "mpu": "MPU",
        "fpu": "SP_FPU",
        "header": "include/sam.h",
        "define": "__SAME51G18A__",
        "romstart": "0x00000000",
        "romsize": "0x40000",
        "ramstart": "0x20000000",
        "ramsize": "0x20000",
        "family": "SAME",
        "defines": {
            "GCLK_ID_TRACE": "47U",
            "NUM_IRQ": "137U",
            "__CM4_REV": "0x0001U",
            "__DEBUG_LVL": "3U",
            "__FPU_PRESENT": "1U",
            "__MPU_PRESENT": "1U",
            "__NVIC_PRIO_BITS": "3U",
            "__TRACE_LVL": "2U",
            "__VTOR_PRESENT": "1U",
            "__Vendor_SysTickConfig": "0U",
            "__ARCH_ARM": "1U",
            "__ARCH_ARM_CORTEX_M": "1U",
            "__DEVICE_IS_SAM": "1U"
        }
    },
    {
        "root": "../system/Atmel\\SAME51_DFP\\1.1.139",
        "series": "SAME51",
        "device": "ATSAME51N19A",
        "core": "Cortex-M4",
        "endian": "Little-endian",
        "mpu": "MPU",
        "fpu": "SP_FPU",
        "header": "include/sam.h",
        "define": "__SAME51N19A__",
        "romstart": "0x00000000",
        "romsize": "0x80000",
        "ramstart": "0x20000000",
        "ramsize": "0x30000",
        "family": "SAME",
        "defines": {
            "GCLK_ID_TRACE": "47U",
            "NUM_IRQ": "137U",
            "__CM4_REV": "0x0001U",
            "__DEBUG_LVL": "3U",
            "__FPU_PRESENT": "1U",
            "__MPU_PRESENT": "1U",
            "__NVIC_PRIO_BITS": "3U",
            "__TRACE_LVL": "2U",
            "__VTOR_PRESENT": "1U",
            "__Vendor_SysTickConfig": "0U",
            "__ARCH_ARM": "1U",
            "__ARCH_ARM_CORTEX_M": "1U",
            "__DEVICE_IS_SAM": "1U"
        }
    },
    {
        "root": "../system/Atmel\\SAME51_DFP\\1.1.139",
        "series": "SAME51",
        "device": "ATSAME51N20A",
        "core": "Cortex-M4",
        "endian": "Little-endian",
        "mpu": "MPU",
        "fpu": "SP_FPU",
        "header": "include/sam.h",
        "define": "__SAME51N20A__",
        "romstart": "0x00000000",
        "romsize": "0x100000",
        "ramstart": "0x20000000",
        "ramsize": "0x40000",
        "family": "SAME",
        "defines": {
            "GCLK_ID_TRACE": "47U",
            "NUM_IRQ": "137U",
            "__CM4_REV": "0x0001U",
            "__DEBUG_LVL": "3U",
            "__FPU_PRESENT": "1U",
            "__MPU_PRESENT": "1U",
            "__NVIC_PRIO_BITS": "3U",
            "__TRACE_LVL": "2U",
            "__VTOR_PRESENT": "1U",
            "__Vendor_SysTickConfig": "0U",
            "__ARCH_ARM": "1U",
            "__ARCH_ARM_CORTEX_M": "1U",
            "__DEVICE_IS_SAM": "1U"
        }
    },
    {
        "root": "../system/Atmel\\SAME51_DFP\\1.1.139",
        "series": "SAME51",
        "device": "ATSAME51J18A",
        "core": "Cortex-M4",
        "endian": "Little-endian",
        "mpu": "MPU",
        "fpu": "SP_FPU",
        "header": "include/sam.h",
        "define": "__SAME51J18A__",
        "romstart": "0x00000000",
        "romsize": "0x40000",
        "ramstart": "0x20000000",
        "ramsize": "0x20000",
        "family": "SAME",
        "defines": {
            "GCLK_ID_TRACE": "47U",
            "NUM_IRQ": "137U",
            "__CM4_REV": "0x0001U",
            "__DEBUG_LVL": "3U",
            "__FPU_PRESENT": "1U",
            "__MPU_PRESENT": "1U",
            "__NVIC_PRIO_BITS": "3U",
            "__TRACE_LVL": "2U",
            "__VTOR_PRESENT": "1U",
            "__Vendor_SysTickConfig": "0U",
            "__ARCH_ARM": "1U",
            "__ARCH_ARM_CORTEX_M": "1U",
            "__DEVICE_IS_SAM": "1U"
        }
    },
    {
        "root": "../system/Atmel\\SAME53_DFP\\1.1.118",
        "series": "SAME53",
        "device": "ATSAME53J19A",
        "core": "Cortex-M4",
        "endian": "Little-endian",
        "mpu": "MPU",
        "fpu": "SP_FPU",
        "header": "include/sam.h",
        "define": "__SAME53J19A__",
        "romstart": "0x00000000",
        "romsize": "0x80000",
        "ramstart": "0x20000000",
        "ramsize": "0x30000",
        "family": "SAME",
        "defines": {
            "GCLK_ID_TRACE": "47U",
            "NUM_IRQ": "137U",
            "__CM4_REV": "0x0001U",
            "__DEBUG_LVL": "3U",
            "__FPU_PRESENT": "1U",
            "__MPU_PRESENT": "1U",
            "__NVIC_PRIO_BITS": "3U",
            "__TRACE_LVL": "2U",
            "__VTOR_PRESENT": "1U",
            "__Vendor_SysTickConfig": "0U",
            "__ARCH_ARM": "1U",
            "__ARCH_ARM_CORTEX_M": "1U",
            "__DEVICE_IS_SAM": "1U"
        }
    },
    {
        "root": "../system/Atmel\\SAME53_DFP\\1.1.118",
        "series": "SAME53",
        "device": "ATSAME53N19A",
        "core": "Cortex-M4",
        "endian": "Little-endian",
        "mpu": "MPU",
        "fpu": "SP_FPU",
        "header": "include/sam.h",
        "define": "__SAME53N19A__",
        "romstart": "0x00000000",
        "romsize": "0x80000",
        "ramstart": "0x20000000",
        "ramsize": "0x30000",
        "family": "SAME",
        "defines": {
            "GCLK_ID_TRACE": "47U",
            "NUM_IRQ": "137U",
            "__CM4_REV": "0x0001U",
            "__DEBUG_LVL": "3U",
            "__FPU_PRESENT": "1U",
            "__MPU_PRESENT": "1U",
            "__NVIC_PRIO_BITS": "3U",
            "__TRACE_LVL": "2U",
            "__VTOR_PRESENT": "1U",
            "__Vendor_SysTickConfig": "0U",
            "__ARCH_ARM": "1U",
            "__ARCH_ARM_CORTEX_M": "1U",
            "__DEVICE_IS_SAM": "1U"
        }
    },
    {
        "root": "../system/Atmel\\SAME53_DFP\\1.1.118",
        "series": "SAME53",
        "device": "ATSAME53J20A",
        "core": "Cortex-M4",
        "endian": "Little-endian",
        "mpu": "MPU",
        "fpu": "SP_FPU",
        "header": "include/sam.h",
        "define": "__SAME53J20A__",
        "romstart": "0x00000000",
        "romsize": "0x100000",
        "ramstart": "0x20000000",
        "ramsize": "0x40000",
        "family": "SAME",
        "defines": {
            "GCLK_ID_TRACE": "47U",
            "NUM_IRQ": "137U",
            "__CM4_REV": "0x0001U",
            "__DEBUG_LVL": "3U",
            "__FPU_PRESENT": "1U",
            "__MPU_PRESENT": "1U",
            "__NVIC_PRIO_BITS": "3U",
            "__TRACE_LVL": "2U",
            "__VTOR_PRESENT": "1U",
            "__Vendor_SysTickConfig": "0U",
            "__ARCH_ARM": "1U",
            "__ARCH_ARM_CORTEX_M": "1U",
            "__DEVICE_IS_SAM": "1U"
        }
    },
    {
        "root": "../system/Atmel\\SAME53_DFP\\1.1.118",
        "series": "SAME53",
        "device": "ATSAME53N20A",
        "core": "Cortex-M4",
        "endian": "Little-endian",
        "mpu": "MPU",
        "fpu": "SP_FPU",
        "header": "include/sam.h",
        "define": "__SAME53N20A__",
        "romstart": "0x00000000",
        "romsize": "0x100000",
        "ramstart": "0x20000000",
        "ramsize": "0x40000",
        "family": "SAME",
        "defines": {
            "GCLK_ID_TRACE": "47U",
            "NUM_IRQ": "137U",
            "__CM4_REV": "0x0001U",
            "__DEBUG_LVL": "3U",
            "__FPU_PRESENT": "1U",
            "__MPU_PRESENT": "1U",
            "__NVIC_PRIO_BITS": "3U",
            "__TRACE_LVL": "2U",
            "__VTOR_PRESENT": "1U",
            "__Vendor_SysTickConfig": "0U",
            "__ARCH_ARM": "1U",
            "__ARCH_ARM_CORTEX_M": "1U",
            "__DEVICE_IS_SAM": "1U"
        }
    },
    {
        "root": "../system/Atmel\\SAME53_DFP\\1.1.118",
        "series": "SAME53",
        "device": "ATSAME53J18A",
        "core": "Cortex-M4",
        "endian": "Little-endian",
        "mpu": "MPU",
        "fpu": "SP_FPU",
        "header": "include/sam.h",
        "define": "__SAME53J18A__",
        "romstart": "0x00000000",
        "romsize": "0x40000",
        "ramstart": "0x20000000",
        "ramsize": "0x20000",
        "family": "SAME",
        "defines": {
            "GCLK_ID_TRACE": "47U",
            "NUM_IRQ": "137U",
            "__CM4_REV": "0x0001U",
            "__DEBUG_LVL": "3U",
            "__FPU_PRESENT": "1U",
            "__MPU_PRESENT": "1U",
            "__NVIC_PRIO_BITS": "3U",
            "__TRACE_LVL": "2U",
            "__VTOR_PRESENT": "1U",
            "__Vendor_SysTickConfig": "0U",
            "__ARCH_ARM": "1U",
            "__ARCH_ARM_CORTEX_M": "1U",
            "__DEVICE_IS_SAM": "1U"
        }
    },
    {
        "root": "../system/Atmel\\SAME54_DFP\\1.1.134",
        "series": "SAME54",
        "device": "ATSAME54P20A",
        "core": "Cortex-M4",
        "endian": "Little-endian",
        "mpu": "MPU",
        "fpu": "SP_FPU",
        "header": "include/sam.h",
        "define": "__SAME54P20A__",
        "romstart": "0x00000000",
        "romsize": "0x100000",
        "ramstart": "0x20000000",
        "ramsize": "0x40000",
        "family": "SAME",
        "defines": {
            "GCLK_ID_TRACE": "47U",
            "NUM_IRQ": "137U",
            "__CM4_REV": "0x0001U",
            "__DEBUG_LVL": "3U",
            "__FPU_PRESENT": "1U",
            "__MPU_PRESENT": "1U",
            "__NVIC_PRIO_BITS": "3U",
            "__TRACE_LVL": "2U",
            "__VTOR_PRESENT": "1U",
            "__Vendor_SysTickConfig": "0U",
            "__ARCH_ARM": "1U",
            "__ARCH_ARM_CORTEX_M": "1U",
            "__DEVICE_IS_SAM": "1U"
        }
    },
    {
        "root": "../system/Atmel\\SAME54_DFP\\1.1.134",
        "series": "SAME54",
        "device": "ATSAME54P19A",
        "core": "Cortex-M4",
        "endian": "Little-endian",
        "mpu": "MPU",
        "fpu": "SP_FPU",
        "header": "include/sam.h",
        "define": "__SAME54P19A__",
        "romstart": "0x00000000",
        "romsize": "0x80000",
        "ramstart": "0x20000000",
        "ramsize": "0x30000",
        "family": "SAME",
        "defines": {
            "GCLK_ID_TRACE": "47U",
            "NUM_IRQ": "137U",
            "__CM4_REV": "0x0001U",
            "__DEBUG_LVL": "3U",
            "__FPU_PRESENT": "1U",
            "__MPU_PRESENT": "1U",
            "__NVIC_PRIO_BITS": "3U",
            "__TRACE_LVL": "2U",
            "__VTOR_PRESENT": "1U",
            "__Vendor_SysTickConfig": "0U",
            "__ARCH_ARM": "1U",
            "__ARCH_ARM_CORTEX_M": "1U",
            "__DEVICE_IS_SAM": "1U"
        }
    },
    {
        "root": "../system/Atmel\\SAME54_DFP\\1.1.134",
        "series": "SAME54",
        "device": "ATSAME54N20A",
        "core": "Cortex-M4",
        "endian": "Little-endian",
        "mpu": "MPU",
        "fpu": "SP_FPU",
        "header": "include/sam.h",
        "define": "__SAME54N20A__",
        "romstart": "0x00000000",
        "romsize": "0x100000",
        "ramstart": "0x20000000",
        "ramsize": "0x40000",
        "family": "SAME",
        "defines": {
            "GCLK_ID_TRACE": "47U",
            "NUM_IRQ": "137U",
            "__CM4_REV": "0x0001U",
            "__DEBUG_LVL": "3U",
            "__FPU_PRESENT": "1U",
            "__MPU_PRESENT": "1U",
            "__NVIC_PRIO_BITS": "3U",
            "__TRACE_LVL": "2U",
            "__VTOR_PRESENT": "1U",
            "__Vendor_SysTickConfig": "0U",
            "__ARCH_ARM": "1U",
            "__ARCH_ARM_CORTEX_M": "1U",
            "__DEVICE_IS_SAM": "1U"
        }
    },
    {
        "root": "../system/Atmel\\SAME54_DFP\\1.1.134",
        "series": "SAME54",
        "device": "ATSAME54N19A",
        "core": "Cortex-M4",
        "endian": "Little-endian",
        "mpu": "MPU",
        "fpu": "SP_FPU",
        "header": "include/sam.h",
        "define": "__SAME54N19A__",
        "romstart": "0x00000000",
        "romsize": "0x80000",
        "ramstart": "0x20000000",
        "ramsize": "0x30000",
        "family": "SAME",
        "defines": {
            "GCLK_ID_TRACE": "47U",
            "NUM_IRQ": "137U",
            "__CM4_REV": "0x0001U",
            "__DEBUG_LVL": "3U",
            "__FPU_PRESENT": "1U",
            "__MPU_PRESENT": "1U",
            "__NVIC_PRIO_BITS": "3U",
            "__TRACE_LVL": "2U",
            "__VTOR_PRESENT": "1U",
            "__Vendor_SysTickConfig": "0U",
            "__ARCH_ARM": "1U",
            "__ARCH_ARM_CORTEX_M": "1U",
            "__DEVICE_IS_SAM": "1U"
        }
    },
    {
        "root": "../system/Atmel\\SAME70_DFP\\3.0.198",
        "series": "SAME70",
        "device": "ATSAME70J19",
        "core": "Cortex-M7",
        "endian": "Little-endian",
        "mpu": "MPU",
        "fpu": "DP_FPU",
        "header": "same70a/include/sam.h",
        "define": "__SAME70J19__",
        "romstart": "0x00400000",
        "romsize": "0x00080000",
        "ramstart": "0x20400000",
        "ramsize": "0x00040000",
        "family": "SAME",
        "defines": {
            "__CM7_REV": "0x0101U",
            "__NVIC_PRIO_BITS": "3U",
            "__Vendor_SysTickConfig": "0U",
            "__MPU_PRESENT": "1U",
            "__VTOR_PRESENT": "1U",
            "__FPU_PRESENT": "1U",
            "__FPU_DP": "1U",
            "__ICACHE_PRESENT": "1U",
            "__DCACHE_PRESENT": "1U",
            "__ITCM_PRESENT": "1U",
            "__DTCM_PRESENT": "1U",
            "__DEBUG_LVL": "1U",
            "__TRACE_LVL": "1U",
            "LITTLE_ENDIAN": "1U",
            "__ARCH_ARM": "1U",
            "__ARCH_ARM_CORTEX_M": "1U",
            "__DEVICE_IS_SAM": "1U"
        }
    },
    {
        "root": "../system/Atmel\\SAME70_DFP\\3.0.198",
        "series": "SAME70",
        "device": "ATSAME70J19B",
        "core": "Cortex-M7",
        "endian": "Little-endian",
        "mpu": "MPU",
        "fpu": "DP_FPU",
        "header": "same70b/include/sam.h",
        "define": "__SAME70J19B__",
        "romstart": "0x00400000",
        "romsize": "0x00080000",
        "ramstart": "0x20400000",
        "ramsize": "0x00040000",
        "family": "SAME",
        "defines": {
            "__CM7_REV": "0x0101U",
            "__NVIC_PRIO_BITS": "3U",
            "__Vendor_SysTickConfig": "0U",
            "__MPU_PRESENT": "1U",
            "__VTOR_PRESENT": "1U",
            "__FPU_PRESENT": "1U",
            "__FPU_DP": "1U",
            "__ICACHE_PRESENT": "1U",
            "__DCACHE_PRESENT": "1U",
            "__ITCM_PRESENT": "1U",
            "__DTCM_PRESENT": "1U",
            "__DEBUG_LVL": "1U",
            "__TRACE_LVL": "1U",
            "LITTLE_ENDIAN": "1U",
            "__ARCH_ARM": "1U",
            "__ARCH_ARM_CORTEX_M": "1U",
            "__DEVICE_IS_SAM": "1U"
        }
    },
    {
        "root": "../system/Atmel\\SAME70_DFP\\3.0.198",
        "series": "SAME70",
        "device": "ATSAME70J20",
        "core": "Cortex-M7",
        "endian": "Little-endian",
        "mpu": "MPU",
        "fpu": "DP_FPU",
        "header": "same70a/include/sam.h",
        "define": "__SAME70J20__",
        "romstart": "0x00400000",
        "romsize": "0x00100000",
        "ramstart": "0x20400000",
        "ramsize": "0x00060000",
        "family": "SAME",
        "defines": {
            "__CM7_REV": "0x0101U",
            "__NVIC_PRIO_BITS": "3U",
            "__Vendor_SysTickConfig": "0U",
            "__MPU_PRESENT": "1U",
            "__VTOR_PRESENT": "1U",
            "__FPU_PRESENT": "1U",
            "__FPU_DP": "1U",
            "__ICACHE_PRESENT": "1U",
            "__DCACHE_PRESENT": "1U",
            "__ITCM_PRESENT": "1U",
            "__DTCM_PRESENT": "1U",
            "__DEBUG_LVL": "1U",
            "__TRACE_LVL": "1U",
            "LITTLE_ENDIAN": "1U",
            "__ARCH_ARM": "1U",
            "__ARCH_ARM_CORTEX_M": "1U",
            "__DEVICE_IS_SAM": "1U"
        }
    },
    {
        "root": "../system/Atmel\\SAME70_DFP\\3.0.198",
        "series": "SAME70",
        "device": "ATSAME70J20B",
        "core": "Cortex-M7",
        "endian": "Little-endian",
        "mpu": "MPU",
        "fpu": "DP_FPU",
        "header": "same70b/include/sam.h",
        "define": "__SAME70J20B__",
        "romstart": "0x00400000",
        "romsize": "0x00100000",
        "ramstart": "0x20400000",
        "ramsize": "0x00060000",
        "family": "SAME",
        "defines": {
            "__CM7_REV": "0x0101U",
            "__NVIC_PRIO_BITS": "3U",
            "__Vendor_SysTickConfig": "0U",
            "__MPU_PRESENT": "1U",
            "__VTOR_PRESENT": "1U",
            "__FPU_PRESENT": "1U",
            "__FPU_DP": "1U",
            "__ICACHE_PRESENT": "1U",
            "__DCACHE_PRESENT": "1U",
            "__ITCM_PRESENT": "1U",
            "__DTCM_PRESENT": "1U",
            "__DEBUG_LVL": "1U",
            "__TRACE_LVL": "1U",
            "LITTLE_ENDIAN": "1U",
            "__ARCH_ARM": "1U",
            "__ARCH_ARM_CORTEX_M": "1U",
            "__DEVICE_IS_SAM": "1U"
        }
    },
    {
        "root": "../system/Atmel\\SAME70_DFP\\3.0.198",
        "series": "SAME70",
        "device": "ATSAME70J21",
        "core": "Cortex-M7",
        "endian": "Little-endian",
        "mpu": "MPU",
        "fpu": "DP_FPU",
        "header": "same70a/include/sam.h",
        "define": "__SAME70J21__",
        "romstart": "0x00400000",
        "romsize": "0x00200000",
        "ramstart": "0x20400000",
        "ramsize": "0x00060000",
        "family": "SAME",
        "defines": {
            "__CM7_REV": "0x0101U",
            "__NVIC_PRIO_BITS": "3U",
            "__Vendor_SysTickConfig": "0U",
            "__MPU_PRESENT": "1U",
            "__VTOR_PRESENT": "1U",
            "__FPU_PRESENT": "1U",
            "__FPU_DP": "1U",
            "__ICACHE_PRESENT": "1U",
            "__DCACHE_PRESENT": "1U",
            "__ITCM_PRESENT": "1U",
            "__DTCM_PRESENT": "1U",
            "__DEBUG_LVL": "1U",
            "__TRACE_LVL": "1U",
            "LITTLE_ENDIAN": "1U",
            "__ARCH_ARM": "1U",
            "__ARCH_ARM_CORTEX_M": "1U",
            "__DEVICE_IS_SAM": "1U"
        }
    },
    {
        "root": "../system/Atmel\\SAME70_DFP\\3.0.198",
        "series": "SAME70",
        "device": "ATSAME70J21B",
        "core": "Cortex-M7",
        "endian": "Little-endian",
        "mpu": "MPU",
        "fpu": "DP_FPU",
        "header": "same70b/include/sam.h",
        "define": "__SAME70J21B__",
        "romstart": "0x00400000",
        "romsize": "0x00200000",
        "ramstart": "0x20400000",
        "ramsize": "0x00060000",
        "family": "SAME",
        "defines": {
            "__CM7_REV": "0x0101U",
            "__NVIC_PRIO_BITS": "3U",
            "__Vendor_SysTickConfig": "0U",
            "__MPU_PRESENT": "1U",
            "__VTOR_PRESENT": "1U",
            "__FPU_PRESENT": "1U",
            "__FPU_DP": "1U",
            "__ICACHE_PRESENT": "1U",
            "__DCACHE_PRESENT": "1U",
            "__ITCM_PRESENT": "1U",
            "__DTCM_PRESENT": "1U",
            "__DEBUG_LVL": "1U",
            "__TRACE_LVL": "1U",
            "LITTLE_ENDIAN": "1U",
            "__ARCH_ARM": "1U",
            "__ARCH_ARM_CORTEX_M": "1U",
            "__DEVICE_IS_SAM": "1U"
        }
    },
    {
        "root": "../system/Atmel\\SAME70_DFP\\3.0.198",
        "series": "SAME70",
        "device": "ATSAME70N19",
        "core": "Cortex-M7",
        "endian": "Little-endian",
        "mpu": "MPU",
        "fpu": "DP_FPU",
        "header": "same70a/include/sam.h",
        "define": "__SAME70N19__",
        "romstart": "0x00400000",
        "romsize": "0x00080000",
        "ramstart": "0x20400000",
        "ramsize": "0x00040000",
        "family": "SAME",
        "defines": {
            "__CM7_REV": "0x0101U",
            "__NVIC_PRIO_BITS": "3U",
            "__Vendor_SysTickConfig": "0U",
            "__MPU_PRESENT": "1U",
            "__VTOR_PRESENT": "1U",
            "__FPU_PRESENT": "1U",
            "__FPU_DP": "1U",
            "__ICACHE_PRESENT": "1U",
            "__DCACHE_PRESENT": "1U",
            "__ITCM_PRESENT": "1U",
            "__DTCM_PRESENT": "1U",
            "__DEBUG_LVL": "1U",
            "__TRACE_LVL": "1U",
            "LITTLE_ENDIAN": "1U",
            "__ARCH_ARM": "1U",
            "__ARCH_ARM_CORTEX_M": "1U",
            "__DEVICE_IS_SAM": "1U"
        }
    },
    {
        "root": "../system/Atmel\\SAME70_DFP\\3.0.198",
        "series": "SAME70",
        "device": "ATSAME70N19B",
        "core": "Cortex-M7",
        "endian": "Little-endian",
        "mpu": "MPU",
        "fpu": "DP_FPU",
        "header": "same70b/include/sam.h",
        "define": "__SAME70N19B__",
        "romstart": "0x00400000",
        "romsize": "0x00080000",
        "ramstart": "0x20400000",
        "ramsize": "0x00040000",
        "family": "SAME",
        "defines": {
            "__CM7_REV": "0x0101U",
            "__NVIC_PRIO_BITS": "3U",
            "__Vendor_SysTickConfig": "0U",
            "__MPU_PRESENT": "1U",
            "__VTOR_PRESENT": "1U",
            "__FPU_PRESENT": "1U",
            "__FPU_DP": "1U",
            "__ICACHE_PRESENT": "1U",
            "__DCACHE_PRESENT": "1U",
            "__ITCM_PRESENT": "1U",
            "__DTCM_PRESENT": "1U",
            "__DEBUG_LVL": "1U",
            "__TRACE_LVL": "1U",
            "LITTLE_ENDIAN": "1U",
            "__ARCH_ARM": "1U",
            "__ARCH_ARM_CORTEX_M": "1U",
            "__DEVICE_IS_SAM": "1U"
        }
    },
    {
        "root": "../system/Atmel\\SAME70_DFP\\3.0.198",
        "series": "SAME70",
        "device": "ATSAME70N20",
        "core": "Cortex-M7",
        "endian": "Little-endian",
        "mpu": "MPU",
        "fpu": "DP_FPU",
        "header": "same70a/include/sam.h",
        "define": "__SAME70N20__",
        "romstart": "0x00400000",
        "romsize": "0x00100000",
        "ramstart": "0x20400000",
        "ramsize": "0x00060000",
        "family": "SAME",
        "defines": {
            "__CM7_REV": "0x0101U",
            "__NVIC_PRIO_BITS": "3U",
            "__Vendor_SysTickConfig": "0U",
            "__MPU_PRESENT": "1U",
            "__VTOR_PRESENT": "1U",
            "__FPU_PRESENT": "1U",
            "__FPU_DP": "1U",
            "__ICACHE_PRESENT": "1U",
            "__DCACHE_PRESENT": "1U",
            "__ITCM_PRESENT": "1U",
            "__DTCM_PRESENT": "1U",
            "__DEBUG_LVL": "1U",
            "__TRACE_LVL": "1U",
            "LITTLE_ENDIAN": "1U",
            "__ARCH_ARM": "1U",
            "__ARCH_ARM_CORTEX_M": "1U",
            "__DEVICE_IS_SAM": "1U"
        }
    },
    {
        "root": "../system/Atmel\\SAME70_DFP\\3.0.198",
        "series": "SAME70",
        "device": "ATSAME70N20B",
        "core": "Cortex-M7",
        "endian": "Little-endian",
        "mpu": "MPU",
        "fpu": "DP_FPU",
        "header": "same70b/include/sam.h",
        "define": "__SAME70N20B__",
        "romstart": "0x00400000",
        "romsize": "0x00100000",
        "ramstart": "0x20400000",
        "ramsize": "0x00060000",
        "family": "SAME",
        "defines": {
            "__CM7_REV": "0x0101U",
            "__NVIC_PRIO_BITS": "3U",
            "__Vendor_SysTickConfig": "0U",
            "__MPU_PRESENT": "1U",
            "__VTOR_PRESENT": "1U",
            "__FPU_PRESENT": "1U",
            "__FPU_DP": "1U",
            "__ICACHE_PRESENT": "1U",
            "__DCACHE_PRESENT": "1U",
            "__ITCM_PRESENT": "1U",
            "__DTCM_PRESENT": "1U",
            "__DEBUG_LVL": "1U",
            "__TRACE_LVL": "1U",
            "LITTLE_ENDIAN": "1U",
            "__ARCH_ARM": "1U",
            "__ARCH_ARM_CORTEX_M": "1U",
            "__DEVICE_IS_SAM": "1U"
        }
    },
    {
        "root": "../system/Atmel\\SAME70_DFP\\3.0.198",
        "series": "SAME70",
        "device": "ATSAME70N21",
        "core": "Cortex-M7",
        "endian": "Little-endian",
        "mpu": "MPU",
        "fpu": "DP_FPU",
        "header": "same70a/include/sam.h",
        "define": "__SAME70N21__",
        "romstart": "0x00400000",
        "romsize": "0x00200000",
        "ramstart": "0x20400000",
        "ramsize": "0x00060000",
        "family": "SAME",
        "defines": {
            "__CM7_REV": "0x0101U",
            "__NVIC_PRIO_BITS": "3U",
            "__Vendor_SysTickConfig": "0U",
            "__MPU_PRESENT": "1U",
            "__VTOR_PRESENT": "1U",
            "__FPU_PRESENT": "1U",
            "__FPU_DP": "1U",
            "__ICACHE_PRESENT": "1U",
            "__DCACHE_PRESENT": "1U",
            "__ITCM_PRESENT": "1U",
            "__DTCM_PRESENT": "1U",
            "__DEBUG_LVL": "1U",
            "__TRACE_LVL": "1U",
            "LITTLE_ENDIAN": "1U",
            "__ARCH_ARM": "1U",
            "__ARCH_ARM_CORTEX_M": "1U",
            "__DEVICE_IS_SAM": "1U"
        }
    },
    {
        "root": "../system/Atmel\\SAME70_DFP\\3.0.198",
        "series": "SAME70",
        "device": "ATSAME70N21B",
        "core": "Cortex-M7",
        "endian": "Little-endian",
        "mpu": "MPU",
        "fpu": "DP_FPU",
        "header": "same70b/include/sam.h",
        "define": "__SAME70N21B__",
        "romstart": "0x00400000",
        "romsize": "0x00200000",
        "ramstart": "0x20400000",
        "ramsize": "0x00060000",
        "family": "SAME",
        "defines": {
            "__CM7_REV": "0x0101U",
            "__NVIC_PRIO_BITS": "3U",
            "__Vendor_SysTickConfig": "0U",
            "__MPU_PRESENT": "1U",
            "__VTOR_PRESENT": "1U",
            "__FPU_PRESENT": "1U",
            "__FPU_DP": "1U",
            "__ICACHE_PRESENT": "1U",
            "__DCACHE_PRESENT": "1U",
            "__ITCM_PRESENT": "1U",
            "__DTCM_PRESENT": "1U",
            "__DEBUG_LVL": "1U",
            "__TRACE_LVL": "1U",
            "LITTLE_ENDIAN": "1U",
            "__ARCH_ARM": "1U",
            "__ARCH_ARM_CORTEX_M": "1U",
            "__DEVICE_IS_SAM": "1U"
        }
    },
    {
        "root": "../system/Atmel\\SAME70_DFP\\3.0.198",
        "series": "SAME70",
        "device": "ATSAME70Q19",
        "core": "Cortex-M7",
        "endian": "Little-endian",
        "mpu": "MPU",
        "fpu": "DP_FPU",
        "header": "same70a/include/sam.h",
        "define": "__SAME70Q19__",
        "romstart": "0x00400000",
        "romsize": "0x00080000",
        "ramstart": "0x20400000",
        "ramsize": "0x00040000",
        "family": "SAME",
        "defines": {
            "__CM7_REV": "0x0101U",
            "__NVIC_PRIO_BITS": "3U",
            "__Vendor_SysTickConfig": "0U",
            "__MPU_PRESENT": "1U",
            "__VTOR_PRESENT": "1U",
            "__FPU_PRESENT": "1U",
            "__FPU_DP": "1U",
            "__ICACHE_PRESENT": "1U",
            "__DCACHE_PRESENT": "1U",
            "__ITCM_PRESENT": "1U",
            "__DTCM_PRESENT": "1U",
            "__DEBUG_LVL": "1U",
            "__TRACE_LVL": "1U",
            "LITTLE_ENDIAN": "1U",
            "__ARCH_ARM": "1U",
            "__ARCH_ARM_CORTEX_M": "1U",
            "__DEVICE_IS_SAM": "1U"
        }
    },
    {
        "root": "../system/Atmel\\SAME70_DFP\\3.0.198",
        "series": "SAME70",
        "device": "ATSAME70Q19B",
        "core": "Cortex-M7",
        "endian": "Little-endian",
        "mpu": "MPU",
        "fpu": "DP_FPU",
        "header": "same70b/include/sam.h",
        "define": "__SAME70Q19B__",
        "romstart": "0x00400000",
        "romsize": "0x00080000",
        "ramstart": "0x20400000",
        "ramsize": "0x00040000",
        "family": "SAME",
        "defines": {
            "__CM7_REV": "0x0101U",
            "__NVIC_PRIO_BITS": "3U",
            "__Vendor_SysTickConfig": "0U",
            "__MPU_PRESENT": "1U",
            "__VTOR_PRESENT": "1U",
            "__FPU_PRESENT": "1U",
            "__FPU_DP": "1U",
            "__ICACHE_PRESENT": "1U",
            "__DCACHE_PRESENT": "1U",
            "__ITCM_PRESENT": "1U",
            "__DTCM_PRESENT": "1U",
            "__DEBUG_LVL": "1U",
            "__TRACE_LVL": "1U",
            "LITTLE_ENDIAN": "1U",
            "__ARCH_ARM": "1U",
            "__ARCH_ARM_CORTEX_M": "1U",
            "__DEVICE_IS_SAM": "1U"
        }
    },
    {
        "root": "../system/Atmel\\SAME70_DFP\\3.0.198",
        "series": "SAME70",
        "device": "ATSAME70Q20",
        "core": "Cortex-M7",
        "endian": "Little-endian",
        "mpu": "MPU",
        "fpu": "DP_FPU",
        "header": "same70a/include/sam.h",
        "define": "__SAME70Q20__",
        "romstart": "0x00400000",
        "romsize": "0x00100000",
        "ramstart": "0x20400000",
        "ramsize": "0x00060000",
        "family": "SAME",
        "defines": {
            "__CM7_REV": "0x0101U",
            "__NVIC_PRIO_BITS": "3U",
            "__Vendor_SysTickConfig": "0U",
            "__MPU_PRESENT": "1U",
            "__VTOR_PRESENT": "1U",
            "__FPU_PRESENT": "1U",
            "__FPU_DP": "1U",
            "__ICACHE_PRESENT": "1U",
            "__DCACHE_PRESENT": "1U",
            "__ITCM_PRESENT": "1U",
            "__DTCM_PRESENT": "1U",
            "__DEBUG_LVL": "1U",
            "__TRACE_LVL": "1U",
            "LITTLE_ENDIAN": "1U",
            "__ARCH_ARM": "1U",
            "__ARCH_ARM_CORTEX_M": "1U",
            "__DEVICE_IS_SAM": "1U"
        }
    },
    {
        "root": "../system/Atmel\\SAME70_DFP\\3.0.198",
        "series": "SAME70",
        "device": "ATSAME70Q20B",
        "core": "Cortex-M7",
        "endian": "Little-endian",
        "mpu": "MPU",
        "fpu": "DP_FPU",
        "header": "same70b/include/sam.h",
        "define": "__SAME70Q20B__",
        "romstart": "0x00400000",
        "romsize": "0x00100000",
        "ramstart": "0x20400000",
        "ramsize": "0x00060000",
        "family": "SAME",
        "defines": {
            "__CM7_REV": "0x0101U",
            "__NVIC_PRIO_BITS": "3U",
            "__Vendor_SysTickConfig": "0U",
            "__MPU_PRESENT": "1U",
            "__VTOR_PRESENT": "1U",
            "__FPU_PRESENT": "1U",
            "__FPU_DP": "1U",
            "__ICACHE_PRESENT": "1U",
            "__DCACHE_PRESENT": "1U",
            "__ITCM_PRESENT": "1U",
            "__DTCM_PRESENT": "1U",
            "__DEBUG_LVL": "1U",
            "__TRACE_LVL": "1U",
            "LITTLE_ENDIAN": "1U",
            "__ARCH_ARM": "1U",
            "__ARCH_ARM_CORTEX_M": "1U",
            "__DEVICE_IS_SAM": "1U"
        }
    },
    {
        "root": "../system/Atmel\\SAME70_DFP\\3.0.198",
        "series": "SAME70",
        "device": "ATSAME70Q21",
        "core": "Cortex-M7",
        "endian": "Little-endian",
        "mpu": "MPU",
        "fpu": "DP_FPU",
        "header": "same70a/include/sam.h",
        "define": "__SAME70Q21__",
        "romstart": "0x00400000",
        "romsize": "0x00200000",
        "ramstart": "0x20400000",
        "ramsize": "0x00060000",
        "family": "SAME",
        "defines": {
            "__CM7_REV": "0x0101U",
            "__NVIC_PRIO_BITS": "3U",
            "__Vendor_SysTickConfig": "0U",
            "__MPU_PRESENT": "1U",
            "__VTOR_PRESENT": "1U",
            "__FPU_PRESENT": "1U",
            "__FPU_DP": "1U",
            "__ICACHE_PRESENT": "1U",
            "__DCACHE_PRESENT": "1U",
            "__ITCM_PRESENT": "1U",
            "__DTCM_PRESENT": "1U",
            "__DEBUG_LVL": "1U",
            "__TRACE_LVL": "1U",
            "LITTLE_ENDIAN": "1U",
            "__ARCH_ARM": "1U",
            "__ARCH_ARM_CORTEX_M": "1U",
            "__DEVICE_IS_SAM": "1U"
        }
    },
    {
        "root": "../system/Atmel\\SAME70_DFP\\3.0.198",
        "series": "SAME70",
        "device": "ATSAME70Q21B",
        "core": "Cortex-M7",
        "endian": "Little-endian",
        "mpu": "MPU",
        "fpu": "DP_FPU",
        "header": "same70b/include/sam.h",
        "define": "__SAME70Q21B__",
        "romstart": "0x00400000",
        "romsize": "0x00200000",
        "ramstart": "0x20400000",
        "ramsize": "0x00060000",
        "family": "SAME",
        "defines": {
            "__CM7_REV": "0x0101U",
            "__NVIC_PRIO_BITS": "3U",
            "__Vendor_SysTickConfig": "0U",
            "__MPU_PRESENT": "1U",
            "__VTOR_PRESENT": "1U",
            "__FPU_PRESENT": "1U",
            "__FPU_DP": "1U",
            "__ICACHE_PRESENT": "1U",
            "__DCACHE_PRESENT": "1U",
            "__ITCM_PRESENT": "1U",
            "__DTCM_PRESENT": "1U",
            "__DEBUG_LVL": "1U",
            "__TRACE_LVL": "1U",
            "LITTLE_ENDIAN": "1U",
            "__ARCH_ARM": "1U",
            "__ARCH_ARM_CORTEX_M": "1U",
            "__DEVICE_IS_SAM": "1U"
        }
    },
    {
        "root": "../system/Atmel\\SAMG_DFP\\2.1.97",
        "series": "SAMG",
        "device": "ATSAMG51G18",
        "core": "Cortex-M4",
        "endian": "Little-endian",
        "mpu": "MPU",
        "fpu": "SP_FPU",
        "header": "samg51/include/sam.h",
        "define": "__SAMG51G18__",
        "romstart": "0x00400000",
        "romsize": "0x00040000",
        "ramstart": "0x20000000",
        "ramsize": "0x00010000",
        "family": "SAMG",
        "defines": {
            "__CM4_REV": "0x0001U",
            "__NVIC_PRIO_BITS": "4U",
            "__Vendor_SysTickConfig": "0U",
            "__MPU_PRESENT": "1U",
            "__VTOR_PRESENT": "1U",
            "__FPU_PRESENT": "1U",
            "LITTLE_ENDIAN": "1U",
            "__ARCH_ARM": "1U",
            "__ARCH_ARM_CORTEX_M": "1U",
            "__DEVICE_IS_SAM": "1U"
        }
    },
    {
        "root": "../system/Atmel\\SAMG_DFP\\2.1.97",
        "series": "SAMG",
        "device": "ATSAMG54J19",
        "core": "Cortex-M4",
        "endian": "Little-endian",
        "mpu": "MPU",
        "fpu": "SP_FPU",
        "header": "samg54/include/sam.h",
        "define": "__SAMG54J19__",
        "romstart": "0x00400000",
        "romsize": "0x00080000",
        "ramstart": "0x20000000",
        "ramsize": "0x00018000",
        "family": "SAMG",
        "defines": {
            "__CM4_REV": "0x0001U",
            "__NVIC_PRIO_BITS": "4U",
            "__Vendor_SysTickConfig": "0U",
            "__MPU_PRESENT": "1U",
            "__VTOR_PRESENT": "1U",
            "__FPU_PRESENT": "1U",
            "LITTLE_ENDIAN": "1U",
            "__ARCH_ARM": "1U",
            "__ARCH_ARM_CORTEX_M": "1U",
            "__DEVICE_IS_SAM": "1U"
        }
    },
    {
        "root": "../system/Atmel\\SAMG_DFP\\2.1.97",
        "series": "SAMG",
        "device": "ATSAMG54N19",
        "core": "Cortex-M4",
        "endian": "Little-endian",
        "mpu": "MPU",
        "fpu": "SP_FPU",
        "header": "samg54/include/sam.h",
        "define": "__SAMG54N19__",
        "romstart": "0x00400000",
        "romsize": "0x00080000",
        "ramstart": "0x20000000",
        "ramsize": "0x00018000",
        "family": "SAMG",
        "defines": {
            "__CM4_REV": "0x0001U",
            "__NVIC_PRIO_BITS": "4U",
            "__Vendor_SysTickConfig": "0U",
            "__MPU_PRESENT": "1U",
            "__VTOR_PRESENT": "1U",
            "__FPU_PRESENT": "1U",
            "LITTLE_ENDIAN": "1U",
            "__ARCH_ARM": "1U",
            "__ARCH_ARM_CORTEX_M": "1U",
            "__DEVICE_IS_SAM": "1U"
        }
    },
    {
        "root": "../system/Atmel\\SAMG_DFP\\2.1.97",
        "series": "SAMG",
        "device": "ATSAMG51N18",
        "core": "Cortex-M4",
        "endian": "Little-endian",
        "mpu": "MPU",
        "fpu": "SP_FPU",
        "header": "samg51/include/sam.h",
        "define": "__SAMG51N18__",
        "romstart": "0x00400000",
        "romsize": "0x00040000",
        "ramstart": "0x20000000",
        "ramsize": "0x00010000",
        "family": "SAMG",
        "defines": {
            "__CM4_REV": "0x0001U",
            "__NVIC_PRIO_BITS": "4U",
            "__Vendor_SysTickConfig": "0U",
            "__MPU_PRESENT": "1U",
            "__VTOR_PRESENT": "1U",
            "__FPU_PRESENT": "1U",
            "LITTLE_ENDIAN": "1U",
            "__ARCH_ARM": "1U",
            "__ARCH_ARM_CORTEX_M": "1U",
            "__DEVICE_IS_SAM": "1U"
        }
    },
    {
        "root": "../system/Atmel\\SAMG_DFP\\2.1.97",
        "series": "SAMG",
        "device": "ATSAMG55J19",
        "core": "Cortex-M4",
        "endian": "Little-endian",
        "mpu": "MPU",
        "fpu": "SP_FPU",
        "header": "samg55/include/sam.h",
        "define": "__SAMG55J19__",
        "romstart": "0x00400000",
        "romsize": "0x00080000",
        "ramstart": "0x20000000",
        "ramsize": "0x00028000",
        "family": "SAMG",
        "defines": {
            "__CM4_REV": "0x0001U",
            "__NVIC_PRIO_BITS": "4U",
            "__Vendor_SysTickConfig": "0U",
            "__MPU_PRESENT": "1U",
            "__VTOR_PRESENT": "1U",
            "__FPU_PRESENT": "1U",
            "LITTLE_ENDIAN": "1U",
            "__ARCH_ARM": "1U",
            "__ARCH_ARM_CORTEX_M": "1U",
            "__DEVICE_IS_SAM": "1U"
        }
    },
    {
        "root": "../system/Atmel\\SAMG_DFP\\2.1.97",
        "series": "SAMG",
        "device": "ATSAMG54G19",
        "core": "Cortex-M4",
        "endian": "Little-endian",
        "mpu": "MPU",
        "fpu": "SP_FPU",
        "header": "samg54/include/sam.h",
        "define": "__SAMG54G19__",
        "romstart": "0x00400000",
        "romsize": "0x00080000",
        "ramstart": "0x20000000",
        "ramsize": "0x00018000",
        "family": "SAMG",
        "defines": {
            "__CM4_REV": "0x0001U",
            "__NVIC_PRIO_BITS": "4U",
            "__Vendor_SysTickConfig": "0U",
            "__MPU_PRESENT": "1U",
            "__VTOR_PRESENT": "1U",
            "__FPU_PRESENT": "1U",
            "LITTLE_ENDIAN": "1U",
            "__ARCH_ARM": "1U",
            "__ARCH_ARM_CORTEX_M": "1U",
            "__DEVICE_IS_SAM": "1U"
        }
    },
    {
        "root": "../system/Atmel\\SAMG_DFP\\2.1.97",
        "series": "SAMG",
        "device": "ATSAMG53N19",
        "core": "Cortex-M4",
        "endian": "Little-endian",
        "mpu": "MPU",
        "fpu": "SP_FPU",
        "header": "samg53/include/sam.h",
        "define": "__SAMG53N19__",
        "romstart": "0x00400000",
        "romsize": "0x00080000",
        "ramstart": "0x20000000",
        "ramsize": "0x00018000",
        "family": "SAMG",
        "defines": {
            "__CM4_REV": "0x0001U",
            "__NVIC_PRIO_BITS": "4U",
            "__Vendor_SysTickConfig": "0U",
            "__MPU_PRESENT": "1U",
            "__VTOR_PRESENT": "1U",
            "__FPU_PRESENT": "1U",
            "LITTLE_ENDIAN": "1U",
            "__ARCH_ARM": "1U",
            "__ARCH_ARM_CORTEX_M": "1U",
            "__DEVICE_IS_SAM": "1U"
        }
    },
    {
        "root": "../system/Atmel\\SAMG_DFP\\2.1.97",
        "series": "SAMG",
        "device": "ATSAMG55G19",
        "core": "Cortex-M4",
        "endian": "Little-endian",
        "mpu": "MPU",
        "fpu": "SP_FPU",
        "header": "samg55/include/sam.h",
        "define": "__SAMG55G19__",
        "romstart": "0x00400000",
        "romsize": "0x00080000",
        "ramstart": "0x20000000",
        "ramsize": "0x00028000",
        "family": "SAMG",
        "defines": {
            "__CM4_REV": "0x0001U",
            "__NVIC_PRIO_BITS": "4U",
            "__Vendor_SysTickConfig": "0U",
            "__MPU_PRESENT": "1U",
            "__VTOR_PRESENT": "1U",
            "__FPU_PRESENT": "1U",
            "LITTLE_ENDIAN": "1U",
            "__ARCH_ARM": "1U",
            "__ARCH_ARM_CORTEX_M": "1U",
            "__DEVICE_IS_SAM": "1U"
        }
    },
    {
        "root": "../system/Atmel\\SAMG_DFP\\2.1.97",
        "series": "SAMG",
        "device": "ATSAMG53G19",
        "core": "Cortex-M4",
        "endian": "Little-endian",
        "mpu": "MPU",
        "fpu": "SP_FPU",
        "header": "samg53/include/sam.h",
        "define": "__SAMG53G19__",
        "romstart": "0x00400000",
        "romsize": "0x00080000",
        "ramstart": "0x20000000",
        "ramsize": "0x00018000",
        "family": "SAMG",
        "defines": {
            "__CM4_REV": "0x0001U",
            "__NVIC_PRIO_BITS": "4U",
            "__Vendor_SysTickConfig": "0U",
            "__MPU_PRESENT": "1U",
            "__VTOR_PRESENT": "1U",
            "__FPU_PRESENT": "1U",
            "LITTLE_ENDIAN": "1U",
            "__ARCH_ARM": "1U",
            "__ARCH_ARM_CORTEX_M": "1U",
            "__DEVICE_IS_SAM": "1U"
        }
    },
    {
        "root": "../system/Atmel\\SAMHA0_DFP\\1.1.93",
        "series": "SAMHA0",
        "device": "ATSAMHA0E14AB",
        "core": "Cortex-M0+",
        "endian": "Little-endian",
        "mpu": "NO_MPU",
        "fpu": "NO_FPU",
        "header": "samha0ab/include/sam.h",
        "define": "__SAMHA0E14AB__",
        "romstart": "0x00000000",
        "romsize": "0x4000",
        "ramstart": "0x20000000",
        "ramsize": "0x1000",
        "family": "SAMH",
        "defines": {
            "NUM_IRQ": "29U",
            "__CM0PLUS_REV": "0x0001U",
            "__MPU_PRESENT": "0U",
            "__NVIC_PRIO_BITS": "2U",
            "__VTOR_PRESENT": "1U",
            "__Vendor_SysTickConfig": "0U",
            "__ARCH_ARM": "1U",
            "__ARCH_ARM_CORTEX_M": "1U",
            "__DEVICE_IS_SAM": "1U"
        }
    },
    {
        "root": "../system/Atmel\\SAMHA0_DFP\\1.1.93",
        "series": "SAMHA0",
        "device": "ATSAMHA0E15AB",
        "core": "Cortex-M0+",
        "endian": "Little-endian",
        "mpu": "NO_MPU",
        "fpu": "NO_FPU",
        "header": "samha0ab/include/sam.h",
        "define": "__SAMHA0E15AB__",
        "romstart": "0x00000000",
        "romsize": "0x8000",
        "ramstart": "0x20000000",
        "ramsize": "0x1000",
        "family": "SAMH",
        "defines": {
            "NUM_IRQ": "29U",
            "__CM0PLUS_REV": "0x0001U",
            "__MPU_PRESENT": "0U",
            "__NVIC_PRIO_BITS": "2U",
            "__VTOR_PRESENT": "1U",
            "__Vendor_SysTickConfig": "0U",
            "__ARCH_ARM": "1U",
            "__ARCH_ARM_CORTEX_M": "1U",
            "__DEVICE_IS_SAM": "1U"
        }
    },
    {
        "root": "../system/Atmel\\SAMHA0_DFP\\1.1.93",
        "series": "SAMHA0",
        "device": "ATSAMHA0E16AB",
        "core": "Cortex-M0+",
        "endian": "Little-endian",
        "mpu": "NO_MPU",
        "fpu": "NO_FPU",
        "header": "samha0ab/include/sam.h",
        "define": "__SAMHA0E16AB__",
        "romstart": "0x00000000",
        "romsize": "0x10000",
        "ramstart": "0x20000000",
        "ramsize": "0x2000",
        "family": "SAMH",
        "defines": {
            "NUM_IRQ": "29U",
            "__CM0PLUS_REV": "0x0001U",
            "__MPU_PRESENT": "0U",
            "__NVIC_PRIO_BITS": "2U",
            "__VTOR_PRESENT": "1U",
            "__Vendor_SysTickConfig": "0U",
            "__ARCH_ARM": "1U",
            "__ARCH_ARM_CORTEX_M": "1U",
            "__DEVICE_IS_SAM": "1U"
        }
    },
    {
        "root": "../system/Atmel\\SAMHA0_DFP\\1.1.93",
        "series": "SAMHA0",
        "device": "ATSAMHA0G14AB",
        "core": "Cortex-M0+",
        "endian": "Little-endian",
        "mpu": "NO_MPU",
        "fpu": "NO_FPU",
        "header": "samha0ab/include/sam.h",
        "define": "__SAMHA0G14AB__",
        "romstart": "0x00000000",
        "romsize": "0x4000",
        "ramstart": "0x20000000",
        "ramsize": "0x1000",
        "family": "SAMH",
        "defines": {
            "NUM_IRQ": "29U",
            "__CM0PLUS_REV": "0x0001U",
            "__MPU_PRESENT": "0U",
            "__NVIC_PRIO_BITS": "2U",
            "__VTOR_PRESENT": "1U",
            "__Vendor_SysTickConfig": "0U",
            "__ARCH_ARM": "1U",
            "__ARCH_ARM_CORTEX_M": "1U",
            "__DEVICE_IS_SAM": "1U"
        }
    },
    {
        "root": "../system/Atmel\\SAMHA0_DFP\\1.1.93",
        "series": "SAMHA0",
        "device": "ATSAMHA0G15AB",
        "core": "Cortex-M0+",
        "endian": "Little-endian",
        "mpu": "NO_MPU",
        "fpu": "NO_FPU",
        "header": "samha0ab/include/sam.h",
        "define": "__SAMHA0G15AB__",
        "romstart": "0x00000000",
        "romsize": "0x8000",
        "ramstart": "0x20000000",
        "ramsize": "0x1000",
        "family": "SAMH",
        "defines": {
            "NUM_IRQ": "29U",
            "__CM0PLUS_REV": "0x0001U",
            "__MPU_PRESENT": "0U",
            "__NVIC_PRIO_BITS": "2U",
            "__VTOR_PRESENT": "1U",
            "__Vendor_SysTickConfig": "0U",
            "__ARCH_ARM": "1U",
            "__ARCH_ARM_CORTEX_M": "1U",
            "__DEVICE_IS_SAM": "1U"
        }
    },
    {
        "root": "../system/Atmel\\SAMHA0_DFP\\1.1.93",
        "series": "SAMHA0",
        "device": "ATSAMHA0G16AB",
        "core": "Cortex-M0+",
        "endian": "Little-endian",
        "mpu": "NO_MPU",
        "fpu": "NO_FPU",
        "header": "samha0ab/include/sam.h",
        "define": "__SAMHA0G16AB__",
        "romstart": "0x00000000",
        "romsize": "0x10000",
        "ramstart": "0x20000000",
        "ramsize": "0x2000",
        "family": "SAMH",
        "defines": {
            "NUM_IRQ": "29U",
            "__CM0PLUS_REV": "0x0001U",
            "__MPU_PRESENT": "0U",
            "__NVIC_PRIO_BITS": "2U",
            "__VTOR_PRESENT": "1U",
            "__Vendor_SysTickConfig": "0U",
            "__ARCH_ARM": "1U",
            "__ARCH_ARM_CORTEX_M": "1U",
            "__DEVICE_IS_SAM": "1U"
        }
    },
    {
        "root": "../system/Atmel\\SAMHA0_DFP\\1.1.93",
        "series": "SAMHA0",
        "device": "ATSAMHA0G17AB",
        "core": "Cortex-M0+",
        "endian": "Little-endian",
        "mpu": "NO_MPU",
        "fpu": "NO_FPU",
        "header": "samha0ab/include/sam.h",
        "define": "__SAMHA0G17AB__",
        "romstart": "0x00000000",
        "romsize": "0x20000",
        "ramstart": "0x20000000",
        "ramsize": "0x4000",
        "family": "SAMH",
        "defines": {
            "NUM_IRQ": "30U",
            "__CM0PLUS_REV": "0x0001U",
            "__MPU_PRESENT": "0U",
            "__NVIC_PRIO_BITS": "2U",
            "__VTOR_PRESENT": "1U",
            "__Vendor_SysTickConfig": "0U",
            "__ARCH_ARM": "1U",
            "__ARCH_ARM_CORTEX_M": "1U",
            "__DEVICE_IS_SAM": "1U"
        }
    },
    {
        "root": "../system/Atmel\\SAMHA1_DFP\\1.2.118",
        "series": "SAMHA1",
        "device": "ATSAMHA1E14AB",
        "core": "Cortex-M0+",
        "endian": "Little-endian",
        "mpu": "NO_MPU",
        "fpu": "NO_FPU",
        "header": "samha1ab/include/sam.h",
        "define": "__SAMHA1E14AB__",
        "romstart": "0x00000000",
        "romsize": "0x4000",
        "ramstart": "0x20000000",
        "ramsize": "0x1000",
        "family": "SAMH",
        "defines": {
            "NUM_IRQ": "29U",
            "__CM0PLUS_REV": "0x0001U",
            "__MPU_PRESENT": "0U",
            "__NVIC_PRIO_BITS": "2U",
            "__VTOR_PRESENT": "1U",
            "__Vendor_SysTickConfig": "0U",
            "__ARCH_ARM": "1U",
            "__ARCH_ARM_CORTEX_M": "1U",
            "__DEVICE_IS_SAM": "1U"
        }
    },
    {
        "root": "../system/Atmel\\SAMHA1_DFP\\1.2.118",
        "series": "SAMHA1",
        "device": "ATSAMHA1E15AB",
        "core": "Cortex-M0+",
        "endian": "Little-endian",
        "mpu": "NO_MPU",
        "fpu": "NO_FPU",
        "header": "samha1ab/include/sam.h",
        "define": "__SAMHA1E15AB__",
        "romstart": "0x00000000",
        "romsize": "0x8000",
        "ramstart": "0x20000000",
        "ramsize": "0x1000",
        "family": "SAMH",
        "defines": {
            "NUM_IRQ": "29U",
            "__CM0PLUS_REV": "0x0001U",
            "__MPU_PRESENT": "0U",
            "__NVIC_PRIO_BITS": "2U",
            "__VTOR_PRESENT": "1U",
            "__Vendor_SysTickConfig": "0U",
            "__ARCH_ARM": "1U",
            "__ARCH_ARM_CORTEX_M": "1U",
            "__DEVICE_IS_SAM": "1U"
        }
    },
    {
        "root": "../system/Atmel\\SAMHA1_DFP\\1.2.118",
        "series": "SAMHA1",
        "device": "ATSAMHA1E16AB",
        "core": "Cortex-M0+",
        "endian": "Little-endian",
        "mpu": "NO_MPU",
        "fpu": "NO_FPU",
        "header": "samha1ab/include/sam.h",
        "define": "__SAMHA1E16AB__",
        "romstart": "0x00000000",
        "romsize": "0x10000",
        "ramstart": "0x20000000",
        "ramsize": "0x2000",
        "family": "SAMH",
        "defines": {
            "NUM_IRQ": "29U",
            "__CM0PLUS_REV": "0x0001U",
            "__MPU_PRESENT": "0U",
            "__NVIC_PRIO_BITS": "2U",
            "__VTOR_PRESENT": "1U",
            "__Vendor_SysTickConfig": "0U",
            "__ARCH_ARM": "1U",
            "__ARCH_ARM_CORTEX_M": "1U",
            "__DEVICE_IS_SAM": "1U"
        }
    },
    {
        "root": "../system/Atmel\\SAMHA1_DFP\\1.2.118",
        "series": "SAMHA1",
        "device": "ATSAMHA1G14A",
        "core": "Cortex-M0+",
        "endian": "Little-endian",
        "mpu": "NO_MPU",
        "fpu": "NO_FPU",
        "header": "samha1a/include/sam.h",
        "define": "__SAMHA1G14A__",
        "romstart": "0x00000000",
        "romsize": "0x4000",
        "ramstart": "0x20000000",
        "ramsize": "0x1000",
        "family": "SAMH",
        "defines": {
            "NUM_IRQ": "29U",
            "__CM0PLUS_REV": "0x0001U",
            "__MPU_PRESENT": "0U",
            "__NVIC_PRIO_BITS": "2U",
            "__VTOR_PRESENT": "1U",
            "__Vendor_SysTickConfig": "0U",
            "__ARCH_ARM": "1U",
            "__ARCH_ARM_CORTEX_M": "1U",
            "__DEVICE_IS_SAM": "1U"
        }
    },
    {
        "root": "../system/Atmel\\SAMHA1_DFP\\1.2.118",
        "series": "SAMHA1",
        "device": "ATSAMHA1G14AB",
        "core": "Cortex-M0+",
        "endian": "Little-endian",
        "mpu": "NO_MPU",
        "fpu": "NO_FPU",
        "header": "samha1ab/include/sam.h",
        "define": "__SAMHA1G14AB__",
        "romstart": "0x00000000",
        "romsize": "0x4000",
        "ramstart": "0x20000000",
        "ramsize": "0x1000",
        "family": "SAMH",
        "defines": {
            "NUM_IRQ": "29U",
            "__CM0PLUS_REV": "0x0001U",
            "__MPU_PRESENT": "0U",
            "__NVIC_PRIO_BITS": "2U",
            "__VTOR_PRESENT": "1U",
            "__Vendor_SysTickConfig": "0U",
            "__ARCH_ARM": "1U",
            "__ARCH_ARM_CORTEX_M": "1U",
            "__DEVICE_IS_SAM": "1U"
        }
    },
    {
        "root": "../system/Atmel\\SAMHA1_DFP\\1.2.118",
        "series": "SAMHA1",
        "device": "ATSAMHA1G15A",
        "core": "Cortex-M0+",
        "endian": "Little-endian",
        "mpu": "NO_MPU",
        "fpu": "NO_FPU",
        "header": "samha1a/include/sam.h",
        "define": "__SAMHA1G15A__",
        "romstart": "0x00000000",
        "romsize": "0x8000",
        "ramstart": "0x20000000",
        "ramsize": "0x1000",
        "family": "SAMH",
        "defines": {
            "NUM_IRQ": "29U",
            "__CM0PLUS_REV": "0x0001U",
            "__MPU_PRESENT": "0U",
            "__NVIC_PRIO_BITS": "2U",
            "__VTOR_PRESENT": "1U",
            "__Vendor_SysTickConfig": "0U",
            "__ARCH_ARM": "1U",
            "__ARCH_ARM_CORTEX_M": "1U",
            "__DEVICE_IS_SAM": "1U"
        }
    },
    {
        "root": "../system/Atmel\\SAMHA1_DFP\\1.2.118",
        "series": "SAMHA1",
        "device": "ATSAMHA1G15AB",
        "core": "Cortex-M0+",
        "endian": "Little-endian",
        "mpu": "NO_MPU",
        "fpu": "NO_FPU",
        "header": "samha1ab/include/sam.h",
        "define": "__SAMHA1G15AB__",
        "romstart": "0x00000000",
        "romsize": "0x8000",
        "ramstart": "0x20000000",
        "ramsize": "0x1000",
        "family": "SAMH",
        "defines": {
            "NUM_IRQ": "29U",
            "__CM0PLUS_REV": "0x0001U",
            "__MPU_PRESENT": "0U",
            "__NVIC_PRIO_BITS": "2U",
            "__VTOR_PRESENT": "1U",
            "__Vendor_SysTickConfig": "0U",
            "__ARCH_ARM": "1U",
            "__ARCH_ARM_CORTEX_M": "1U",
            "__DEVICE_IS_SAM": "1U"
        }
    },
    {
        "root": "../system/Atmel\\SAMHA1_DFP\\1.2.118",
        "series": "SAMHA1",
        "device": "ATSAMHA1G16A",
        "core": "Cortex-M0+",
        "endian": "Little-endian",
        "mpu": "NO_MPU",
        "fpu": "NO_FPU",
        "header": "samha1a/include/sam.h",
        "define": "__SAMHA1G16A__",
        "romstart": "0x00000000",
        "romsize": "0x10000",
        "ramstart": "0x20000000",
        "ramsize": "0x2000",
        "family": "SAMH",
        "defines": {
            "NUM_IRQ": "29U",
            "__CM0PLUS_REV": "0x0001U",
            "__MPU_PRESENT": "0U",
            "__NVIC_PRIO_BITS": "2U",
            "__VTOR_PRESENT": "1U",
            "__Vendor_SysTickConfig": "0U",
            "__ARCH_ARM": "1U",
            "__ARCH_ARM_CORTEX_M": "1U",
            "__DEVICE_IS_SAM": "1U"
        }
    },
    {
        "root": "../system/Atmel\\SAMHA1_DFP\\1.2.118",
        "series": "SAMHA1",
        "device": "ATSAMHA1G16AB",
        "core": "Cortex-M0+",
        "endian": "Little-endian",
        "mpu": "NO_MPU",
        "fpu": "NO_FPU",
        "header": "samha1ab/include/sam.h",
        "define": "__SAMHA1G16AB__",
        "romstart": "0x00000000",
        "romsize": "0x10000",
        "ramstart": "0x20000000",
        "ramsize": "0x2000",
        "family": "SAMH",
        "defines": {
            "NUM_IRQ": "29U",
            "__CM0PLUS_REV": "0x0001U",
            "__MPU_PRESENT": "0U",
            "__NVIC_PRIO_BITS": "2U",
            "__VTOR_PRESENT": "1U",
            "__Vendor_SysTickConfig": "0U",
            "__ARCH_ARM": "1U",
            "__ARCH_ARM_CORTEX_M": "1U",
            "__DEVICE_IS_SAM": "1U"
        }
    },
    {
        "root": "../system/Atmel\\SAMHA1_DFP\\1.2.118",
        "series": "SAMHA1",
        "device": "ATSAMHA1G17AB",
        "core": "Cortex-M0+",
        "endian": "Little-endian",
        "mpu": "NO_MPU",
        "fpu": "NO_FPU",
        "header": "samha1ab/include/sam.h",
        "define": "__SAMHA1G17AB__",
        "romstart": "0x00000000",
        "romsize": "0x20000",
        "ramstart": "0x20000000",
        "ramsize": "0x4000",
        "family": "SAMH",
        "defines": {
            "NUM_IRQ": "30U",
            "__CM0PLUS_REV": "0x0001U",
            "__MPU_PRESENT": "0U",
            "__NVIC_PRIO_BITS": "2U",
            "__VTOR_PRESENT": "1U",
            "__Vendor_SysTickConfig": "0U",
            "__ARCH_ARM": "1U",
            "__ARCH_ARM_CORTEX_M": "1U",
            "__DEVICE_IS_SAM": "1U"
        }
    },
    {
        "root": "../system/Atmel\\SAML10_DFP\\1.0.158",
        "series": "SAML10",
        "device": "ATSAML10D15A",
        "core": "Cortex-M23",
        "endian": "Little-endian",
        "mpu": "MPU",
        "fpu": "NO_FPU",
        "header": "include/sam.h",
        "define": "__SAML10D15A__",
        "romstart": "0x00000000",
        "romsize": "0x8000",
        "ramstart": "0x20000000",
        "ramsize": "0x2000",
        "family": "SAML",
        "defines": {
            "NUM_IRQ": "45U",
            "__ARMv8MBL_REV": "0x0000U",
            "__BKPT_NUM": "4U",
            "__ETM_PRESENT": "0U",
            "__FPU_PRESENT": "0U",
            "__MPU_PRESENT": "1U",
            "__MPU_REGIONS": "4U",
            "__MTB_PRESENT": "0U",
            "__NVIC_PRIO_BITS": "2U",
            "__SAU_PRESENT": "0U",
            "__SEC_ENABLED": "0U",
            "__SYST_NUM": "1U",
            "__VTOR_PRESENT": "1U",
            "__Vendor_SysTickConfig": "0U",
            "__WPT_NUM": "2U",
            "__ARCH_ARM": "1U",
            "__ARCH_ARM_CORTEX_M": "1U"
        }
    },
    {
        "root": "../system/Atmel\\SAML10_DFP\\1.0.158",
        "series": "SAML10",
        "device": "ATSAML10E14A",
        "core": "Cortex-M23",
        "endian": "Little-endian",
        "mpu": "MPU",
        "fpu": "NO_FPU",
        "header": "include/sam.h",
        "define": "__SAML10E14A__",
        "romstart": "0x00000000",
        "romsize": "0x4000",
        "ramstart": "0x20000000",
        "ramsize": "0x1000",
        "family": "SAML",
        "defines": {
            "NUM_IRQ": "45U",
            "__ARMv8MBL_REV": "0x0000U",
            "__BKPT_NUM": "4U",
            "__ETM_PRESENT": "0U",
            "__FPU_PRESENT": "0U",
            "__MPU_PRESENT": "1U",
            "__MPU_REGIONS": "4U",
            "__MTB_PRESENT": "0U",
            "__NVIC_PRIO_BITS": "2U",
            "__SAU_PRESENT": "0U",
            "__SEC_ENABLED": "0U",
            "__SYST_NUM": "1U",
            "__VTOR_PRESENT": "1U",
            "__Vendor_SysTickConfig": "0U",
            "__WPT_NUM": "2U",
            "__ARCH_ARM": "1U",
            "__ARCH_ARM_CORTEX_M": "1U"
        }
    },
    {
        "root": "../system/Atmel\\SAML10_DFP\\1.0.158",
        "series": "SAML10",
        "device": "ATSAML10D14A",
        "core": "Cortex-M23",
        "endian": "Little-endian",
        "mpu": "MPU",
        "fpu": "NO_FPU",
        "header": "include/sam.h",
        "define": "__SAML10D14A__",
        "romstart": "0x00000000",
        "romsize": "0x4000",
        "ramstart": "0x20000000",
        "ramsize": "0x1000",
        "family": "SAML",
        "defines": {
            "NUM_IRQ": "45U",
            "__ARMv8MBL_REV": "0x0000U",
            "__BKPT_NUM": "4U",
            "__ETM_PRESENT": "0U",
            "__FPU_PRESENT": "0U",
            "__MPU_PRESENT": "1U",
            "__MPU_REGIONS": "4U",
            "__MTB_PRESENT": "0U",
            "__NVIC_PRIO_BITS": "2U",
            "__SAU_PRESENT": "0U",
            "__SEC_ENABLED": "0U",
            "__SYST_NUM": "1U",
            "__VTOR_PRESENT": "1U",
            "__Vendor_SysTickConfig": "0U",
            "__WPT_NUM": "2U",
            "__ARCH_ARM": "1U",
            "__ARCH_ARM_CORTEX_M": "1U"
        }
    },
    {
        "root": "../system/Atmel\\SAML10_DFP\\1.0.158",
        "series": "SAML10",
        "device": "ATSAML10D16A",
        "core": "Cortex-M23",
        "endian": "Little-endian",
        "mpu": "MPU",
        "fpu": "NO_FPU",
        "header": "include/sam.h",
        "define": "__SAML10D16A__",
        "romstart": "0x00000000",
        "romsize": "0x10000",
        "ramstart": "0x20000000",
        "ramsize": "0x4000",
        "family": "SAML",
        "defines": {
            "NUM_IRQ": "45U",
            "__ARMv8MBL_REV": "0x0000U",
            "__BKPT_NUM": "4U",
            "__ETM_PRESENT": "0U",
            "__FPU_PRESENT": "0U",
            "__MPU_PRESENT": "1U",
            "__MPU_REGIONS": "4U",
            "__MTB_PRESENT": "0U",
            "__NVIC_PRIO_BITS": "2U",
            "__SAU_PRESENT": "0U",
            "__SEC_ENABLED": "0U",
            "__SYST_NUM": "1U",
            "__VTOR_PRESENT": "1U",
            "__Vendor_SysTickConfig": "0U",
            "__WPT_NUM": "2U",
            "__ARCH_ARM": "1U",
            "__ARCH_ARM_CORTEX_M": "1U"
        }
    },
    {
        "root": "../system/Atmel\\SAML10_DFP\\1.0.158",
        "series": "SAML10",
        "device": "ATSAML10E15A",
        "core": "Cortex-M23",
        "endian": "Little-endian",
        "mpu": "MPU",
        "fpu": "NO_FPU",
        "header": "include/sam.h",
        "define": "__SAML10E15A__",
        "romstart": "0x00000000",
        "romsize": "0x8000",
        "ramstart": "0x20000000",
        "ramsize": "0x2000",
        "family": "SAML",
        "defines": {
            "NUM_IRQ": "45U",
            "__ARMv8MBL_REV": "0x0000U",
            "__BKPT_NUM": "4U",
            "__ETM_PRESENT": "0U",
            "__FPU_PRESENT": "0U",
            "__MPU_PRESENT": "1U",
            "__MPU_REGIONS": "4U",
            "__MTB_PRESENT": "0U",
            "__NVIC_PRIO_BITS": "2U",
            "__SAU_PRESENT": "0U",
            "__SEC_ENABLED": "0U",
            "__SYST_NUM": "1U",
            "__VTOR_PRESENT": "1U",
            "__Vendor_SysTickConfig": "0U",
            "__WPT_NUM": "2U",
            "__ARCH_ARM": "1U",
            "__ARCH_ARM_CORTEX_M": "1U"
        }
    },
    {
        "root": "../system/Atmel\\SAML10_DFP\\1.0.158",
        "series": "SAML10",
        "device": "ATSAML10E16A",
        "core": "Cortex-M23",
        "endian": "Little-endian",
        "mpu": "MPU",
        "fpu": "NO_FPU",
        "header": "include/sam.h",
        "define": "__SAML10E16A__",
        "romstart": "0x00000000",
        "romsize": "0x10000",
        "ramstart": "0x20000000",
        "ramsize": "0x4000",
        "family": "SAML",
        "defines": {
            "NUM_IRQ": "45U",
            "__ARMv8MBL_REV": "0x0000U",
            "__BKPT_NUM": "4U",
            "__ETM_PRESENT": "0U",
            "__FPU_PRESENT": "0U",
            "__MPU_PRESENT": "1U",
            "__MPU_REGIONS": "4U",
            "__MTB_PRESENT": "0U",
            "__NVIC_PRIO_BITS": "2U",
            "__SAU_PRESENT": "0U",
            "__SEC_ENABLED": "0U",
            "__SYST_NUM": "1U",
            "__VTOR_PRESENT": "1U",
            "__Vendor_SysTickConfig": "0U",
            "__WPT_NUM": "2U",
            "__ARCH_ARM": "1U",
            "__ARCH_ARM_CORTEX_M": "1U"
        }
    },
    {
        "root": "../system/Atmel\\SAML11_DFP\\1.0.109",
        "series": "SAML11",
        "device": "ATSAML11D16A",
        "core": "Cortex-M23",
        "endian": "Little-endian",
        "mpu": "MPU",
        "fpu": "NO_FPU",
        "header": "include/sam.h",
        "define": "__SAML11D16A__",
        "romstart": "0x00000000",
        "romsize": "0x10000",
        "ramstart": "0x20000000",
        "ramsize": "0x4000",
        "family": "SAML",
        "defines": {
            "NUM_IRQ": "45U",
            "__ARMv8MBL_REV": "0x0000U",
            "__BKPT_NUM": "4U",
            "__ETM_PRESENT": "0U",
            "__FPU_PRESENT": "0U",
            "__MPU_NS_REGIONS": "4U",
            "__MPU_PRESENT": "1U",
            "__MPU_S_REGIONS": "4U",
            "__MTB_PRESENT": "0U",
            "__NVIC_PRIO_BITS": "2U",
            "__SAU_PRESENT": "0U",
            "__SEC_ENABLED": "1U",
            "__SYST_NUM": "2U",
            "__VTOR_PRESENT": "1U",
            "__Vendor_SysTickConfig": "0U",
            "__WPT_NUM": "2U",
            "__ARCH_ARM": "1U",
            "__ARCH_ARM_CORTEX_M": "1U"
        }
    },
    {
        "root": "../system/Atmel\\SAML11_DFP\\1.0.109",
        "series": "SAML11",
        "device": "ATSAML11E16A",
        "core": "Cortex-M23",
        "endian": "Little-endian",
        "mpu": "MPU",
        "fpu": "NO_FPU",
        "header": "include/sam.h",
        "define": "__SAML11E16A__",
        "romstart": "0x00000000",
        "romsize": "0x10000",
        "ramstart": "0x20000000",
        "ramsize": "0x4000",
        "family": "SAML",
        "defines": {
            "NUM_IRQ": "45U",
            "__ARMv8MBL_REV": "0x0000U",
            "__BKPT_NUM": "4U",
            "__ETM_PRESENT": "0U",
            "__FPU_PRESENT": "0U",
            "__MPU_NS_REGIONS": "4U",
            "__MPU_PRESENT": "1U",
            "__MPU_S_REGIONS": "4U",
            "__MTB_PRESENT": "0U",
            "__NVIC_PRIO_BITS": "2U",
            "__SAU_PRESENT": "0U",
            "__SEC_ENABLED": "1U",
            "__SYST_NUM": "2U",
            "__VTOR_PRESENT": "1U",
            "__Vendor_SysTickConfig": "0U",
            "__WPT_NUM": "2U",
            "__ARCH_ARM": "1U",
            "__ARCH_ARM_CORTEX_M": "1U"
        }
    },
    {
        "root": "../system/Atmel\\SAML11_DFP\\1.0.109",
        "series": "SAML11",
        "device": "ATSAML11E14A",
        "core": "Cortex-M23",
        "endian": "Little-endian",
        "mpu": "MPU",
        "fpu": "NO_FPU",
        "header": "include/sam.h",
        "define": "__SAML11E14A__",
        "romstart": "0x00000000",
        "romsize": "0x4000",
        "ramstart": "0x20000000",
        "ramsize": "0x2000",
        "family": "SAML",
        "defines": {
            "NUM_IRQ": "45U",
            "__ARMv8MBL_REV": "0x0000U",
            "__BKPT_NUM": "4U",
            "__ETM_PRESENT": "0U",
            "__FPU_PRESENT": "0U",
            "__MPU_NS_REGIONS": "4U",
            "__MPU_PRESENT": "1U",
            "__MPU_S_REGIONS": "4U",
            "__MTB_PRESENT": "0U",
            "__NVIC_PRIO_BITS": "2U",
            "__SAU_PRESENT": "0U",
            "__SEC_ENABLED": "1U",
            "__SYST_NUM": "2U",
            "__VTOR_PRESENT": "1U",
            "__Vendor_SysTickConfig": "0U",
            "__WPT_NUM": "2U",
            "__ARCH_ARM": "1U",
            "__ARCH_ARM_CORTEX_M": "1U"
        }
    },
    {
        "root": "../system/Atmel\\SAML11_DFP\\1.0.109",
        "series": "SAML11",
        "device": "ATSAML11E15A",
        "core": "Cortex-M23",
        "endian": "Little-endian",
        "mpu": "MPU",
        "fpu": "NO_FPU",
        "header": "include/sam.h",
        "define": "__SAML11E15A__",
        "romstart": "0x00000000",
        "romsize": "0x8000",
        "ramstart": "0x20000000",
        "ramsize": "0x2000",
        "family": "SAML",
        "defines": {
            "NUM_IRQ": "45U",
            "__ARMv8MBL_REV": "0x0000U",
            "__BKPT_NUM": "4U",
            "__ETM_PRESENT": "0U",
            "__FPU_PRESENT": "0U",
            "__MPU_NS_REGIONS": "4U",
            "__MPU_PRESENT": "1U",
            "__MPU_S_REGIONS": "4U",
            "__MTB_PRESENT": "0U",
            "__NVIC_PRIO_BITS": "2U",
            "__SAU_PRESENT": "0U",
            "__SEC_ENABLED": "1U",
            "__SYST_NUM": "2U",
            "__VTOR_PRESENT": "1U",
            "__Vendor_SysTickConfig": "0U",
            "__WPT_NUM": "2U",
            "__ARCH_ARM": "1U",
            "__ARCH_ARM_CORTEX_M": "1U"
        }
    },
    {
        "root": "../system/Atmel\\SAML11_DFP\\1.0.109",
        "series": "SAML11",
        "device": "ATSAML11D15A",
        "core": "Cortex-M23",
        "endian": "Little-endian",
        "mpu": "MPU",
        "fpu": "NO_FPU",
        "header": "include/sam.h",
        "define": "__SAML11D15A__",
        "romstart": "0x00000000",
        "romsize": "0x8000",
        "ramstart": "0x20000000",
        "ramsize": "0x2000",
        "family": "SAML",
        "defines": {
            "NUM_IRQ": "45U",
            "__ARMv8MBL_REV": "0x0000U",
            "__BKPT_NUM": "4U",
            "__ETM_PRESENT": "0U",
            "__FPU_PRESENT": "0U",
            "__MPU_NS_REGIONS": "4U",
            "__MPU_PRESENT": "1U",
            "__MPU_S_REGIONS": "4U",
            "__MTB_PRESENT": "0U",
            "__NVIC_PRIO_BITS": "2U",
            "__SAU_PRESENT": "0U",
            "__SEC_ENABLED": "1U",
            "__SYST_NUM": "2U",
            "__VTOR_PRESENT": "1U",
            "__Vendor_SysTickConfig": "0U",
            "__WPT_NUM": "2U",
            "__ARCH_ARM": "1U",
            "__ARCH_ARM_CORTEX_M": "1U"
        }
    },
    {
        "root": "../system/Atmel\\SAML11_DFP\\1.0.109",
        "series": "SAML11",
        "device": "ATSAML11D14A",
        "core": "Cortex-M23",
        "endian": "Little-endian",
        "mpu": "MPU",
        "fpu": "NO_FPU",
        "header": "include/sam.h",
        "define": "__SAML11D14A__",
        "romstart": "0x00000000",
        "romsize": "0x4000",
        "ramstart": "0x20000000",
        "ramsize": "0x2000",
        "family": "SAML",
        "defines": {
            "NUM_IRQ": "45U",
            "__ARMv8MBL_REV": "0x0000U",
            "__BKPT_NUM": "4U",
            "__ETM_PRESENT": "0U",
            "__FPU_PRESENT": "0U",
            "__MPU_NS_REGIONS": "4U",
            "__MPU_PRESENT": "1U",
            "__MPU_S_REGIONS": "4U",
            "__MTB_PRESENT": "0U",
            "__NVIC_PRIO_BITS": "2U",
            "__SAU_PRESENT": "0U",
            "__SEC_ENABLED": "1U",
            "__SYST_NUM": "2U",
            "__VTOR_PRESENT": "1U",
            "__Vendor_SysTickConfig": "0U",
            "__WPT_NUM": "2U",
            "__ARCH_ARM": "1U",
            "__ARCH_ARM_CORTEX_M": "1U"
        }
    },
    {
        "root": "../system/Atmel\\SAML21_DFP\\1.2.125",
        "series": "SAML21",
        "device": "ATSAML21G16B",
        "core": "Cortex-M0+",
        "endian": "Little-endian",
        "mpu": "NO_MPU",
        "fpu": "NO_FPU",
        "header": "saml21b/include/sam.h",
        "define": "__SAML21G16B__",
        "romstart": "0x00000000",
        "romsize": "0x10000",
        "ramstart": "0x20000000",
        "ramsize": "0x2000",
        "family": "SAML",
        "defines": {
            "NUM_IRQ": "29U",
            "__CM0PLUS_REV": "0x0001U",
            "__MPU_PRESENT": "0U",
            "__NVIC_PRIO_BITS": "2U",
            "__VTOR_PRESENT": "1U",
            "__Vendor_SysTickConfig": "0U",
            "__ARCH_ARM": "1U",
            "__ARCH_ARM_CORTEX_M": "1U",
            "__DEVICE_IS_SAM": "1U"
        }
    },
    {
        "root": "../system/Atmel\\SAML21_DFP\\1.2.125",
        "series": "SAML21",
        "device": "ATSAML21G17B",
        "core": "Cortex-M0+",
        "endian": "Little-endian",
        "mpu": "NO_MPU",
        "fpu": "NO_FPU",
        "header": "saml21b/include/sam.h",
        "define": "__SAML21G17B__",
        "romstart": "0x00000000",
        "romsize": "0x20000",
        "ramstart": "0x20000000",
        "ramsize": "0x4000",
        "family": "SAML",
        "defines": {
            "NUM_IRQ": "29U",
            "__CM0PLUS_REV": "0x0001U",
            "__MPU_PRESENT": "0U",
            "__NVIC_PRIO_BITS": "2U",
            "__VTOR_PRESENT": "1U",
            "__Vendor_SysTickConfig": "0U",
            "__ARCH_ARM": "1U",
            "__ARCH_ARM_CORTEX_M": "1U",
            "__DEVICE_IS_SAM": "1U"
        }
    },
    {
        "root": "../system/Atmel\\SAML21_DFP\\1.2.125",
        "series": "SAML21",
        "device": "ATSAML21G18B",
        "core": "Cortex-M0+",
        "endian": "Little-endian",
        "mpu": "NO_MPU",
        "fpu": "NO_FPU",
        "header": "saml21b/include/sam.h",
        "define": "__SAML21G18B__",
        "romstart": "0x00000000",
        "romsize": "0x40000",
        "ramstart": "0x20000000",
        "ramsize": "0x8000",
        "family": "SAML",
        "defines": {
            "NUM_IRQ": "29U",
            "__CM0PLUS_REV": "0x0001U",
            "__MPU_PRESENT": "0U",
            "__NVIC_PRIO_BITS": "2U",
            "__VTOR_PRESENT": "1U",
            "__Vendor_SysTickConfig": "0U",
            "__ARCH_ARM": "1U",
            "__ARCH_ARM_CORTEX_M": "1U",
            "__DEVICE_IS_SAM": "1U"
        }
    },
    {
        "root": "../system/Atmel\\SAML21_DFP\\1.2.125",
        "series": "SAML21",
        "device": "ATSAML21G18A",
        "core": "Cortex-M0+",
        "endian": "Little-endian",
        "mpu": "NO_MPU",
        "fpu": "NO_FPU",
        "header": "saml21a1/include/sam.h",
        "define": "__SAML21G18A__",
        "romstart": "0x00000000",
        "romsize": "0x40000",
        "ramstart": "0x20000000",
        "ramsize": "0x8000",
        "family": "SAML",
        "defines": {
            "NUM_IRQ": "29U",
            "__CM0PLUS_REV": "0x0001U",
            "__MPU_PRESENT": "0U",
            "__NVIC_PRIO_BITS": "2U",
            "__VTOR_PRESENT": "1U",
            "__Vendor_SysTickConfig": "0U",
            "__ARCH_ARM": "1U",
            "__ARCH_ARM_CORTEX_M": "1U",
            "__DEVICE_IS_SAM": "1U"
        }
    },
    {
        "root": "../system/Atmel\\SAML21_DFP\\1.2.125",
        "series": "SAML21",
        "device": "ATSAML21E15B",
        "core": "Cortex-M0+",
        "endian": "Little-endian",
        "mpu": "NO_MPU",
        "fpu": "NO_FPU",
        "header": "saml21b/include/sam.h",
        "define": "__SAML21E15B__",
        "romstart": "0x00000000",
        "romsize": "0x8000",
        "ramstart": "0x20000000",
        "ramsize": "0x1000",
        "family": "SAML",
        "defines": {
            "NUM_IRQ": "29U",
            "__CM0PLUS_REV": "0x0001U",
            "__MPU_PRESENT": "0U",
            "__NVIC_PRIO_BITS": "2U",
            "__VTOR_PRESENT": "1U",
            "__Vendor_SysTickConfig": "0U",
            "__ARCH_ARM": "1U",
            "__ARCH_ARM_CORTEX_M": "1U",
            "__DEVICE_IS_SAM": "1U"
        }
    },
    {
        "root": "../system/Atmel\\SAML21_DFP\\1.2.125",
        "series": "SAML21",
        "device": "ATSAML21E16B",
        "core": "Cortex-M0+",
        "endian": "Little-endian",
        "mpu": "NO_MPU",
        "fpu": "NO_FPU",
        "header": "saml21b/include/sam.h",
        "define": "__SAML21E16B__",
        "romstart": "0x00000000",
        "romsize": "0x10000",
        "ramstart": "0x20000000",
        "ramsize": "0x2000",
        "family": "SAML",
        "defines": {
            "NUM_IRQ": "29U",
            "__CM0PLUS_REV": "0x0001U",
            "__MPU_PRESENT": "0U",
            "__NVIC_PRIO_BITS": "2U",
            "__VTOR_PRESENT": "1U",
            "__Vendor_SysTickConfig": "0U",
            "__ARCH_ARM": "1U",
            "__ARCH_ARM_CORTEX_M": "1U",
            "__DEVICE_IS_SAM": "1U"
        }
    },
    {
        "root": "../system/Atmel\\SAML21_DFP\\1.2.125",
        "series": "SAML21",
        "device": "ATSAML21E17B",
        "core": "Cortex-M0+",
        "endian": "Little-endian",
        "mpu": "NO_MPU",
        "fpu": "NO_FPU",
        "header": "saml21b/include/sam.h",
        "define": "__SAML21E17B__",
        "romstart": "0x00000000",
        "romsize": "0x20000",
        "ramstart": "0x20000000",
        "ramsize": "0x4000",
        "family": "SAML",
        "defines": {
            "NUM_IRQ": "29U",
            "__CM0PLUS_REV": "0x0001U",
            "__MPU_PRESENT": "0U",
            "__NVIC_PRIO_BITS": "2U",
            "__VTOR_PRESENT": "1U",
            "__Vendor_SysTickConfig": "0U",
            "__ARCH_ARM": "1U",
            "__ARCH_ARM_CORTEX_M": "1U",
            "__DEVICE_IS_SAM": "1U"
        }
    },
    {
        "root": "../system/Atmel\\SAML21_DFP\\1.2.125",
        "series": "SAML21",
        "device": "ATSAML21J17B",
        "core": "Cortex-M0+",
        "endian": "Little-endian",
        "mpu": "NO_MPU",
        "fpu": "NO_FPU",
        "header": "saml21b/include/sam.h",
        "define": "__SAML21J17B__",
        "romstart": "0x00000000",
        "romsize": "0x20000",
        "ramstart": "0x20000000",
        "ramsize": "0x4000",
        "family": "SAML",
        "defines": {
            "NUM_IRQ": "29U",
            "__CM0PLUS_REV": "0x0001U",
            "__MPU_PRESENT": "0U",
            "__NVIC_PRIO_BITS": "2U",
            "__VTOR_PRESENT": "1U",
            "__Vendor_SysTickConfig": "0U",
            "__ARCH_ARM": "1U",
            "__ARCH_ARM_CORTEX_M": "1U",
            "__DEVICE_IS_SAM": "1U"
        }
    },
    {
        "root": "../system/Atmel\\SAML21_DFP\\1.2.125",
        "series": "SAML21",
        "device": "ATSAML21J16B",
        "core": "Cortex-M0+",
        "endian": "Little-endian",
        "mpu": "NO_MPU",
        "fpu": "NO_FPU",
        "header": "saml21b/include/sam.h",
        "define": "__SAML21J16B__",
        "romstart": "0x00000000",
        "romsize": "0x10000",
        "ramstart": "0x20000000",
        "ramsize": "0x2000",
        "family": "SAML",
        "defines": {
            "NUM_IRQ": "29U",
            "__CM0PLUS_REV": "0x0001U",
            "__MPU_PRESENT": "0U",
            "__NVIC_PRIO_BITS": "2U",
            "__VTOR_PRESENT": "1U",
            "__Vendor_SysTickConfig": "0U",
            "__ARCH_ARM": "1U",
            "__ARCH_ARM_CORTEX_M": "1U",
            "__DEVICE_IS_SAM": "1U"
        }
    },
    {
        "root": "../system/Atmel\\SAML21_DFP\\1.2.125",
        "series": "SAML21",
        "device": "ATSAML21J18A",
        "core": "Cortex-M0+",
        "endian": "Little-endian",
        "mpu": "NO_MPU",
        "fpu": "NO_FPU",
        "header": "saml21a1/include/sam.h",
        "define": "__SAML21J18A__",
        "romstart": "0x00000000",
        "romsize": "0x40000",
        "ramstart": "0x20000000",
        "ramsize": "0x8000",
        "family": "SAML",
        "defines": {
            "NUM_IRQ": "29U",
            "__CM0PLUS_REV": "0x0001U",
            "__MPU_PRESENT": "0U",
            "__NVIC_PRIO_BITS": "2U",
            "__VTOR_PRESENT": "1U",
            "__Vendor_SysTickConfig": "0U",
            "__ARCH_ARM": "1U",
            "__ARCH_ARM_CORTEX_M": "1U",
            "__DEVICE_IS_SAM": "1U"
        }
    },
    {
        "root": "../system/Atmel\\SAML21_DFP\\1.2.125",
        "series": "SAML21",
        "device": "ATSAML21J18B",
        "core": "Cortex-M0+",
        "endian": "Little-endian",
        "mpu": "NO_MPU",
        "fpu": "NO_FPU",
        "header": "saml21b/include/sam.h",
        "define": "__SAML21J18B__",
        "romstart": "0x00000000",
        "romsize": "0x40000",
        "ramstart": "0x20000000",
        "ramsize": "0x8000",
        "family": "SAML",
        "defines": {
            "NUM_IRQ": "29U",
            "__CM0PLUS_REV": "0x0001U",
            "__MPU_PRESENT": "0U",
            "__NVIC_PRIO_BITS": "2U",
            "__VTOR_PRESENT": "1U",
            "__Vendor_SysTickConfig": "0U",
            "__ARCH_ARM": "1U",
            "__ARCH_ARM_CORTEX_M": "1U",
            "__DEVICE_IS_SAM": "1U"
        }
    },
    {
        "root": "../system/Atmel\\SAML21_DFP\\1.2.125",
        "series": "SAML21",
        "device": "ATSAML21J17BU",
        "core": "Cortex-M0+",
        "endian": "Little-endian",
        "mpu": "NO_MPU",
        "fpu": "NO_FPU",
        "header": "saml21b/include/sam.h",
        "define": "__SAML21J17BU__",
        "romstart": "0x00000000",
        "romsize": "0x20000",
        "ramstart": "0x20000000",
        "ramsize": "0x4000",
        "family": "SAML",
        "defines": {
            "NUM_IRQ": "29U",
            "__CM0PLUS_REV": "0x0001U",
            "__MPU_PRESENT": "0U",
            "__NVIC_PRIO_BITS": "2U",
            "__VTOR_PRESENT": "1U",
            "__Vendor_SysTickConfig": "0U",
            "__ARCH_ARM": "1U",
            "__ARCH_ARM_CORTEX_M": "1U",
            "__DEVICE_IS_SAM": "1U"
        }
    },
    {
        "root": "../system/Atmel\\SAML21_DFP\\1.2.125",
        "series": "SAML21",
        "device": "ATSAML21E18A",
        "core": "Cortex-M0+",
        "endian": "Little-endian",
        "mpu": "NO_MPU",
        "fpu": "NO_FPU",
        "header": "saml21a1/include/sam.h",
        "define": "__SAML21E18A__",
        "romstart": "0x00000000",
        "romsize": "0x40000",
        "ramstart": "0x20000000",
        "ramsize": "0x8000",
        "family": "SAML",
        "defines": {
            "NUM_IRQ": "29U",
            "__CM0PLUS_REV": "0x0001U",
            "__MPU_PRESENT": "0U",
            "__NVIC_PRIO_BITS": "2U",
            "__VTOR_PRESENT": "1U",
            "__Vendor_SysTickConfig": "0U",
            "__ARCH_ARM": "1U",
            "__ARCH_ARM_CORTEX_M": "1U",
            "__DEVICE_IS_SAM": "1U"
        }
    },
    {
        "root": "../system/Atmel\\SAML21_DFP\\1.2.125",
        "series": "SAML21",
        "device": "ATSAML21J18BU",
        "core": "Cortex-M0+",
        "endian": "Little-endian",
        "mpu": "NO_MPU",
        "fpu": "NO_FPU",
        "header": "saml21b/include/sam.h",
        "define": "__SAML21J18BU__",
        "romstart": "0x00000000",
        "romsize": "0x40000",
        "ramstart": "0x20000000",
        "ramsize": "0x8000",
        "family": "SAML",
        "defines": {
            "NUM_IRQ": "29U",
            "__CM0PLUS_REV": "0x0001U",
            "__MPU_PRESENT": "0U",
            "__NVIC_PRIO_BITS": "2U",
            "__VTOR_PRESENT": "1U",
            "__Vendor_SysTickConfig": "0U",
            "__ARCH_ARM": "1U",
            "__ARCH_ARM_CORTEX_M": "1U",
            "__DEVICE_IS_SAM": "1U"
        }
    },
    {
        "root": "../system/Atmel\\SAML21_DFP\\1.2.125",
        "series": "SAML21",
        "device": "ATSAML21E18B",
        "core": "Cortex-M0+",
        "endian": "Little-endian",
        "mpu": "NO_MPU",
        "fpu": "NO_FPU",
        "header": "saml21b/include/sam.h",
        "define": "__SAML21E18B__",
        "romstart": "0x00000000",
        "romsize": "0x40000",
        "ramstart": "0x20000000",
        "ramsize": "0x8000",
        "family": "SAML",
        "defines": {
            "NUM_IRQ": "29U",
            "__CM0PLUS_REV": "0x0001U",
            "__MPU_PRESENT": "0U",
            "__NVIC_PRIO_BITS": "2U",
            "__VTOR_PRESENT": "1U",
            "__Vendor_SysTickConfig": "0U",
            "__ARCH_ARM": "1U",
            "__ARCH_ARM_CORTEX_M": "1U",
            "__DEVICE_IS_SAM": "1U"
        }
    },
    {
        "root": "../system/Atmel\\SAML22_DFP\\1.2.77",
        "series": "SAML22",
        "device": "ATSAML22J16A",
        "core": "Cortex-M0+",
        "endian": "Little-endian",
        "mpu": "MPU",
        "fpu": "NO_FPU",
        "header": "include/sam.h",
        "define": "__SAML22J16A__",
        "romstart": "0x00000000",
        "romsize": "0x10000",
        "ramstart": "0x20000000",
        "ramsize": "0x2000",
        "family": "SAML",
        "defines": {
            "NUM_IRQ": "26U",
            "__CM0PLUS_REV": "0x0001U",
            "__MPU_PRESENT": "1U",
            "__NVIC_PRIO_BITS": "2U",
            "__VTOR_PRESENT": "1U",
            "__Vendor_SysTickConfig": "0U",
            "__ARCH_ARM": "1U",
            "__ARCH_ARM_CORTEX_M": "1U",
            "__DEVICE_IS_SAM": "1U"
        }
    },
    {
        "root": "../system/Atmel\\SAML22_DFP\\1.2.77",
        "series": "SAML22",
        "device": "ATSAML22N16A",
        "core": "Cortex-M0+",
        "endian": "Little-endian",
        "mpu": "MPU",
        "fpu": "NO_FPU",
        "header": "include/sam.h",
        "define": "__SAML22N16A__",
        "romstart": "0x00000000",
        "romsize": "0x10000",
        "ramstart": "0x20000000",
        "ramsize": "0x2000",
        "family": "SAML",
        "defines": {
            "NUM_IRQ": "26U",
            "__CM0PLUS_REV": "0x0001U",
            "__MPU_PRESENT": "1U",
            "__NVIC_PRIO_BITS": "2U",
            "__VTOR_PRESENT": "1U",
            "__Vendor_SysTickConfig": "0U",
            "__ARCH_ARM": "1U",
            "__ARCH_ARM_CORTEX_M": "1U",
            "__DEVICE_IS_SAM": "1U"
        }
    },
    {
        "root": "../system/Atmel\\SAML22_DFP\\1.2.77",
        "series": "SAML22",
        "device": "ATSAML22G18A",
        "core": "Cortex-M0+",
        "endian": "Little-endian",
        "mpu": "MPU",
        "fpu": "NO_FPU",
        "header": "include/sam.h",
        "define": "__SAML22G18A__",
        "romstart": "0x00000000",
        "romsize": "0x40000",
        "ramstart": "0x20000000",
        "ramsize": "0x8000",
        "family": "SAML",
        "defines": {
            "NUM_IRQ": "26U",
            "__CM0PLUS_REV": "0x0001U",
            "__MPU_PRESENT": "1U",
            "__NVIC_PRIO_BITS": "2U",
            "__VTOR_PRESENT": "1U",
            "__Vendor_SysTickConfig": "0U",
            "__ARCH_ARM": "1U",
            "__ARCH_ARM_CORTEX_M": "1U",
            "__DEVICE_IS_SAM": "1U"
        }
    },
    {
        "root": "../system/Atmel\\SAML22_DFP\\1.2.77",
        "series": "SAML22",
        "device": "ATSAML22J17A",
        "core": "Cortex-M0+",
        "endian": "Little-endian",
        "mpu": "MPU",
        "fpu": "NO_FPU",
        "header": "include/sam.h",
        "define": "__SAML22J17A__",
        "romstart": "0x00000000",
        "romsize": "0x20000",
        "ramstart": "0x20000000",
        "ramsize": "0x4000",
        "family": "SAML",
        "defines": {
            "NUM_IRQ": "26U",
            "__CM0PLUS_REV": "0x0001U",
            "__MPU_PRESENT": "1U",
            "__NVIC_PRIO_BITS": "2U",
            "__VTOR_PRESENT": "1U",
            "__Vendor_SysTickConfig": "0U",
            "__ARCH_ARM": "1U",
            "__ARCH_ARM_CORTEX_M": "1U",
            "__DEVICE_IS_SAM": "1U"
        }
    },
    {
        "root": "../system/Atmel\\SAML22_DFP\\1.2.77",
        "series": "SAML22",
        "device": "ATSAML22G17A",
        "core": "Cortex-M0+",
        "endian": "Little-endian",
        "mpu": "MPU",
        "fpu": "NO_FPU",
        "header": "include/sam.h",
        "define": "__SAML22G17A__",
        "romstart": "0x00000000",
        "romsize": "0x20000",
        "ramstart": "0x20000000",
        "ramsize": "0x4000",
        "family": "SAML",
        "defines": {
            "NUM_IRQ": "26U",
            "__CM0PLUS_REV": "0x0001U",
            "__MPU_PRESENT": "1U",
            "__NVIC_PRIO_BITS": "2U",
            "__VTOR_PRESENT": "1U",
            "__Vendor_SysTickConfig": "0U",
            "__ARCH_ARM": "1U",
            "__ARCH_ARM_CORTEX_M": "1U",
            "__DEVICE_IS_SAM": "1U"
        }
    },
    {
        "root": "../system/Atmel\\SAML22_DFP\\1.2.77",
        "series": "SAML22",
        "device": "ATSAML22N18A",
        "core": "Cortex-M0+",
        "endian": "Little-endian",
        "mpu": "MPU",
        "fpu": "NO_FPU",
        "header": "include/sam.h",
        "define": "__SAML22N18A__",
        "romstart": "0x00000000",
        "romsize": "0x40000",
        "ramstart": "0x20000000",
        "ramsize": "0x8000",
        "family": "SAML",
        "defines": {
            "NUM_IRQ": "26U",
            "__CM0PLUS_REV": "0x0001U",
            "__MPU_PRESENT": "1U",
            "__NVIC_PRIO_BITS": "2U",
            "__VTOR_PRESENT": "1U",
            "__Vendor_SysTickConfig": "0U",
            "__ARCH_ARM": "1U",
            "__ARCH_ARM_CORTEX_M": "1U",
            "__DEVICE_IS_SAM": "1U"
        }
    },
    {
        "root": "../system/Atmel\\SAML22_DFP\\1.2.77",
        "series": "SAML22",
        "device": "ATSAML22N17A",
        "core": "Cortex-M0+",
        "endian": "Little-endian",
        "mpu": "MPU",
        "fpu": "NO_FPU",
        "header": "include/sam.h",
        "define": "__SAML22N17A__",
        "romstart": "0x00000000",
        "romsize": "0x20000",
        "ramstart": "0x20000000",
        "ramsize": "0x4000",
        "family": "SAML",
        "defines": {
            "NUM_IRQ": "26U",
            "__CM0PLUS_REV": "0x0001U",
            "__MPU_PRESENT": "1U",
            "__NVIC_PRIO_BITS": "2U",
            "__VTOR_PRESENT": "1U",
            "__Vendor_SysTickConfig": "0U",
            "__ARCH_ARM": "1U",
            "__ARCH_ARM_CORTEX_M": "1U",
            "__DEVICE_IS_SAM": "1U"
        }
    },
    {
        "root": "../system/Atmel\\SAML22_DFP\\1.2.77",
        "series": "SAML22",
        "device": "ATSAML22J18A",
        "core": "Cortex-M0+",
        "endian": "Little-endian",
        "mpu": "MPU",
        "fpu": "NO_FPU",
        "header": "include/sam.h",
        "define": "__SAML22J18A__",
        "romstart": "0x00000000",
        "romsize": "0x40000",
        "ramstart": "0x20000000",
        "ramsize": "0x8000",
        "family": "SAML",
        "defines": {
            "NUM_IRQ": "26U",
            "__CM0PLUS_REV": "0x0001U",
            "__MPU_PRESENT": "1U",
            "__NVIC_PRIO_BITS": "2U",
            "__VTOR_PRESENT": "1U",
            "__Vendor_SysTickConfig": "0U",
            "__ARCH_ARM": "1U",
            "__ARCH_ARM_CORTEX_M": "1U",
            "__DEVICE_IS_SAM": "1U"
        }
    },
    {
        "root": "../system/Atmel\\SAML22_DFP\\1.2.77",
        "series": "SAML22",
        "device": "ATSAML22G16A",
        "core": "Cortex-M0+",
        "endian": "Little-endian",
        "mpu": "MPU",
        "fpu": "NO_FPU",
        "header": "include/sam.h",
        "define": "__SAML22G16A__",
        "romstart": "0x00000000",
        "romsize": "0x10000",
        "ramstart": "0x20000000",
        "ramsize": "0x2000",
        "family": "SAML",
        "defines": {
            "NUM_IRQ": "26U",
            "__CM0PLUS_REV": "0x0001U",
            "__MPU_PRESENT": "1U",
            "__NVIC_PRIO_BITS": "2U",
            "__VTOR_PRESENT": "1U",
            "__Vendor_SysTickConfig": "0U",
            "__ARCH_ARM": "1U",
            "__ARCH_ARM_CORTEX_M": "1U",
            "__DEVICE_IS_SAM": "1U"
        }
    },
    {
        "root": "../system/Atmel\\SAMR21_DFP\\2.0.197",
        "series": "SAMR21",
        "device": "ATSAMR21E16A",
        "core": "Cortex-M0+",
        "endian": "Little-endian",
        "mpu": "NO_MPU",
        "fpu": "NO_FPU",
        "header": "include/sam.h",
        "define": "__SAMR21E16A__",
        "romstart": "0x00000000",
        "romsize": "0x10000",
        "ramstart": "0x20000000",
        "ramsize": "0x4000",
        "family": "SAMR",
        "defines": {
            "NUM_IRQ": "28U",
            "__CM0PLUS_REV": "0x0001U",
            "__MPU_PRESENT": "0U",
            "__NVIC_PRIO_BITS": "2U",
            "__VTOR_PRESENT": "1U",
            "__Vendor_SysTickConfig": "0U",
            "__ARCH_ARM": "1U",
            "__ARCH_ARM_CORTEX_M": "1U",
            "__DEVICE_IS_SAM": "1U"
        }
    },
    {
        "root": "../system/Atmel\\SAMR21_DFP\\2.0.197",
        "series": "SAMR21",
        "device": "ATSAMR21E17A",
        "core": "Cortex-M0+",
        "endian": "Little-endian",
        "mpu": "NO_MPU",
        "fpu": "NO_FPU",
        "header": "include/sam.h",
        "define": "__SAMR21E17A__",
        "romstart": "0x00000000",
        "romsize": "0x20000",
        "ramstart": "0x20000000",
        "ramsize": "0x8000",
        "family": "SAMR",
        "defines": {
            "NUM_IRQ": "28U",
            "__CM0PLUS_REV": "0x0001U",
            "__MPU_PRESENT": "0U",
            "__NVIC_PRIO_BITS": "2U",
            "__VTOR_PRESENT": "1U",
            "__Vendor_SysTickConfig": "0U",
            "__ARCH_ARM": "1U",
            "__ARCH_ARM_CORTEX_M": "1U",
            "__DEVICE_IS_SAM": "1U"
        }
    },
    {
        "root": "../system/Atmel\\SAMR21_DFP\\2.0.197",
        "series": "SAMR21",
        "device": "ATSAMR21E18A",
        "core": "Cortex-M0+",
        "endian": "Little-endian",
        "mpu": "NO_MPU",
        "fpu": "NO_FPU",
        "header": "include/sam.h",
        "define": "__SAMR21E18A__",
        "romstart": "0x00000000",
        "romsize": "0x40000",
        "ramstart": "0x20000000",
        "ramsize": "0x8000",
        "family": "SAMR",
        "defines": {
            "NUM_IRQ": "28U",
            "__CM0PLUS_REV": "0x0001U",
            "__MPU_PRESENT": "0U",
            "__NVIC_PRIO_BITS": "2U",
            "__VTOR_PRESENT": "1U",
            "__Vendor_SysTickConfig": "0U",
            "__ARCH_ARM": "1U",
            "__ARCH_ARM_CORTEX_M": "1U",
            "__DEVICE_IS_SAM": "1U"
        }
    },
    {
        "root": "../system/Atmel\\SAMR21_DFP\\2.0.197",
        "series": "SAMR21",
        "device": "ATSAMR21E19A",
        "core": "Cortex-M0+",
        "endian": "Little-endian",
        "mpu": "NO_MPU",
        "fpu": "NO_FPU",
        "header": "include/sam.h",
        "define": "__SAMR21E19A__",
        "romstart": "0x00000000",
        "romsize": "0x40000",
        "ramstart": "0x20000000",
        "ramsize": "0x8000",
        "family": "SAMR",
        "defines": {
            "NUM_IRQ": "28U",
            "__CM0PLUS_REV": "0x0001U",
            "__MPU_PRESENT": "0U",
            "__NVIC_PRIO_BITS": "2U",
            "__VTOR_PRESENT": "1U",
            "__Vendor_SysTickConfig": "0U",
            "__ARCH_ARM": "1U",
            "__ARCH_ARM_CORTEX_M": "1U",
            "__DEVICE_IS_SAM": "1U"
        }
    },
    {
        "root": "../system/Atmel\\SAMR21_DFP\\2.0.197",
        "series": "SAMR21",
        "device": "ATSAMR21G16A",
        "core": "Cortex-M0+",
        "endian": "Little-endian",
        "mpu": "NO_MPU",
        "fpu": "NO_FPU",
        "header": "include/sam.h",
        "define": "__SAMR21G16A__",
        "romstart": "0x00000000",
        "romsize": "0x10000",
        "ramstart": "0x20000000",
        "ramsize": "0x4000",
        "family": "SAMR",
        "defines": {
            "NUM_IRQ": "28U",
            "__CM0PLUS_REV": "0x0001U",
            "__MPU_PRESENT": "0U",
            "__NVIC_PRIO_BITS": "2U",
            "__VTOR_PRESENT": "1U",
            "__Vendor_SysTickConfig": "0U",
            "__ARCH_ARM": "1U",
            "__ARCH_ARM_CORTEX_M": "1U",
            "__DEVICE_IS_SAM": "1U"
        }
    },
    {
        "root": "../system/Atmel\\SAMR21_DFP\\2.0.197",
        "series": "SAMR21",
        "device": "ATSAMR21G17A",
        "core": "Cortex-M0+",
        "endian": "Little-endian",
        "mpu": "NO_MPU",
        "fpu": "NO_FPU",
        "header": "include/sam.h",
        "define": "__SAMR21G17A__",
        "romstart": "0x00000000",
        "romsize": "0x40000",
        "ramstart": "0x20000000",
        "ramsize": "0x8000",
        "family": "SAMR",
        "defines": {
            "NUM_IRQ": "28U",
            "__CM0PLUS_REV": "0x0001U",
            "__MPU_PRESENT": "0U",
            "__NVIC_PRIO_BITS": "2U",
            "__VTOR_PRESENT": "1U",
            "__Vendor_SysTickConfig": "0U",
            "__ARCH_ARM": "1U",
            "__ARCH_ARM_CORTEX_M": "1U",
            "__DEVICE_IS_SAM": "1U"
        }
    },
    {
        "root": "../system/Atmel\\SAMR21_DFP\\2.0.197",
        "series": "SAMR21",
        "device": "ATSAMR21G18A",
        "core": "Cortex-M0+",
        "endian": "Little-endian",
        "mpu": "NO_MPU",
        "fpu": "NO_FPU",
        "header": "include/sam.h",
        "define": "__SAMR21G18A__",
        "romstart": "0x00000000",
        "romsize": "0x40000",
        "ramstart": "0x20000000",
        "ramsize": "0x8000",
        "family": "SAMR",
        "defines": {
            "NUM_IRQ": "28U",
            "__CM0PLUS_REV": "0x0001U",
            "__MPU_PRESENT": "0U",
            "__NVIC_PRIO_BITS": "2U",
            "__VTOR_PRESENT": "1U",
            "__Vendor_SysTickConfig": "0U",
            "__ARCH_ARM": "1U",
            "__ARCH_ARM_CORTEX_M": "1U",
            "__DEVICE_IS_SAM": "1U"
        }
    },
    {
        "root": "../system/Atmel\\SAMR30_DFP\\1.1.35",
        "series": "SAMR30",
        "device": "ATSAMR30E18A",
        "core": "Cortex-M0+",
        "endian": "Little-endian",
        "mpu": "NO_MPU",
        "fpu": "NO_FPU",
        "header": "include/sam.h",
        "define": "__SAMR30E18A__",
        "romstart": "0x00000000",
        "romsize": "0x40000",
        "ramstart": "0x20000000",
        "ramsize": "0x8000",
        "family": "SAML",
        "defines": {
            "LITTLE_ENDIAN": "1U",
            "NUM_IRQ": "29U",
            "__CM0PLUS_REV": "0x0001U",
            "__MPU_PRESENT": "0U",
            "__NVIC_PRIO_BITS": "2U",
            "__VTOR_PRESENT": "1U",
            "__Vendor_SysTickConfig": "0U"
        }
    },
    {
        "root": "../system/Atmel\\SAMR30_DFP\\1.1.35",
        "series": "SAMR30",
        "device": "ATSAMR30G18A",
        "core": "Cortex-M0+",
        "endian": "Little-endian",
        "mpu": "NO_MPU",
        "fpu": "NO_FPU",
        "header": "include/sam.h",
        "define": "__SAMR30G18A__",
        "romstart": "0x00000000",
        "romsize": "0x40000",
        "ramstart": "0x20000000",
        "ramsize": "0x8000",
        "family": "SAML",
        "defines": {
            "LITTLE_ENDIAN": "1U",
            "NUM_IRQ": "29U",
            "__CM0PLUS_REV": "0x0001U",
            "__MPU_PRESENT": "0U",
            "__NVIC_PRIO_BITS": "2U",
            "__VTOR_PRESENT": "1U",
            "__Vendor_SysTickConfig": "0U"
        }
    },
    {
        "root": "../system/Atmel\\SAMR34_DFP\\1.0.11",
        "series": "SAMR34",
        "device": "ATSAMR34J16B",
        "core": "Cortex-M0+",
        "endian": "Little-endian",
        "mpu": "NO_MPU",
        "fpu": "NO_FPU",
        "header": "include/sam.h",
        "define": "__SAMR34J16B__",
        "romstart": "0x00000000",
        "romsize": "0x10000",
        "ramstart": "0x20000000",
        "ramsize": "0x2000",
        "family": "SAMR",
        "defines": {
            "NUM_IRQ": "29U",
            "__CM0PLUS_REV": "0x0001U",
            "__MPU_PRESENT": "0U",
            "__NVIC_PRIO_BITS": "2U",
            "__VTOR_PRESENT": "1U",
            "__Vendor_SysTickConfig": "0U",
            "__ARCH_ARM": "1U",
            "__ARCH_ARM_CORTEX_M": "1U",
            "__DEVICE_IS_SAM": "1U"
        }
    },
    {
        "root": "../system/Atmel\\SAMR34_DFP\\1.0.11",
        "series": "SAMR34",
        "device": "ATSAMR34J18B",
        "core": "Cortex-M0+",
        "endian": "Little-endian",
        "mpu": "NO_MPU",
        "fpu": "NO_FPU",
        "header": "include/sam.h",
        "define": "__SAMR34J18B__",
        "romstart": "0x00000000",
        "romsize": "0x40000",
        "ramstart": "0x20000000",
        "ramsize": "0x8000",
        "family": "SAMR",
        "defines": {
            "NUM_IRQ": "29U",
            "__CM0PLUS_REV": "0x0001U",
            "__MPU_PRESENT": "0U",
            "__NVIC_PRIO_BITS": "2U",
            "__VTOR_PRESENT": "1U",
            "__Vendor_SysTickConfig": "0U",
            "__ARCH_ARM": "1U",
            "__ARCH_ARM_CORTEX_M": "1U",
            "__DEVICE_IS_SAM": "1U"
        }
    },
    {
        "root": "../system/Atmel\\SAMR34_DFP\\1.0.11",
        "series": "SAMR34",
        "device": "ATSAMR34J17B",
        "core": "Cortex-M0+",
        "endian": "Little-endian",
        "mpu": "NO_MPU",
        "fpu": "NO_FPU",
        "header": "include/sam.h",
        "define": "__SAMR34J17B__",
        "romstart": "0x00000000",
        "romsize": "0x20000",
        "ramstart": "0x20000000",
        "ramsize": "0x4000",
        "family": "SAMR",
        "defines": {
            "NUM_IRQ": "29U",
            "__CM0PLUS_REV": "0x0001U",
            "__MPU_PRESENT": "0U",
            "__NVIC_PRIO_BITS": "2U",
            "__VTOR_PRESENT": "1U",
            "__Vendor_SysTickConfig": "0U",
            "__ARCH_ARM": "1U",
            "__ARCH_ARM_CORTEX_M": "1U",
            "__DEVICE_IS_SAM": "1U"
        }
    },
    {
        "root": "../system/Atmel\\SAMR35_DFP\\1.0.10",
        "series": "SAMR35",
        "device": "ATSAMR35J16B",
        "core": "Cortex-M0+",
        "endian": "Little-endian",
        "mpu": "NO_MPU",
        "fpu": "NO_FPU",
        "header": "include/sam.h",
        "define": "__SAMR35J16B__",
        "romstart": "0x00000000",
        "romsize": "0x10000",
        "ramstart": "0x20000000",
        "ramsize": "0x2000",
        "family": "SAMR",
        "defines": {
            "NUM_IRQ": "29U",
            "__CM0PLUS_REV": "0x0001U",
            "__MPU_PRESENT": "0U",
            "__NVIC_PRIO_BITS": "2U",
            "__VTOR_PRESENT": "1U",
            "__Vendor_SysTickConfig": "0U",
            "__ARCH_ARM": "1U",
            "__ARCH_ARM_CORTEX_M": "1U",
            "__DEVICE_IS_SAM": "1U"
        }
    },
    {
        "root": "../system/Atmel\\SAMR35_DFP\\1.0.10",
        "series": "SAMR35",
        "device": "ATSAMR35J17B",
        "core": "Cortex-M0+",
        "endian": "Little-endian",
        "mpu": "NO_MPU",
        "fpu": "NO_FPU",
        "header": "include/sam.h",
        "define": "__SAMR35J17B__",
        "romstart": "0x00000000",
        "romsize": "0x20000",
        "ramstart": "0x20000000",
        "ramsize": "0x4000",
        "family": "SAMR",
        "defines": {
            "NUM_IRQ": "29U",
            "__CM0PLUS_REV": "0x0001U",
            "__MPU_PRESENT": "0U",
            "__NVIC_PRIO_BITS": "2U",
            "__VTOR_PRESENT": "1U",
            "__Vendor_SysTickConfig": "0U",
            "__ARCH_ARM": "1U",
            "__ARCH_ARM_CORTEX_M": "1U",
            "__DEVICE_IS_SAM": "1U"
        }
    },
    {
        "root": "../system/Atmel\\SAMR35_DFP\\1.0.10",
        "series": "SAMR35",
        "device": "ATSAMR35J18B",
        "core": "Cortex-M0+",
        "endian": "Little-endian",
        "mpu": "NO_MPU",
        "fpu": "NO_FPU",
        "header": "include/sam.h",
        "define": "__SAMR35J18B__",
        "romstart": "0x00000000",
        "romsize": "0x40000",
        "ramstart": "0x20000000",
        "ramsize": "0x8000",
        "family": "SAMR",
        "defines": {
            "NUM_IRQ": "29U",
            "__CM0PLUS_REV": "0x0001U",
            "__MPU_PRESENT": "0U",
            "__NVIC_PRIO_BITS": "2U",
            "__VTOR_PRESENT": "1U",
            "__Vendor_SysTickConfig": "0U",
            "__ARCH_ARM": "1U",
            "__ARCH_ARM_CORTEX_M": "1U",
            "__DEVICE_IS_SAM": "1U"
        }
    },
    {
        "root": "../system/Atmel\\SAMS70_DFP\\3.0.165",
        "series": "SAMS70",
        "device": "ATSAMS70J19",
        "core": "Cortex-M7",
        "endian": "Little-endian",
        "mpu": "MPU",
        "fpu": "DP_FPU",
        "header": "sams70a/include/sam.h",
        "define": "__SAMS70J19__",
        "romstart": "0x00400000",
        "romsize": "0x00080000",
        "ramstart": "0x20400000",
        "ramsize": "0x00040000",
        "family": "SAMS",
        "defines": {
            "__CM7_REV": "0x0101U",
            "__NVIC_PRIO_BITS": "3U",
            "__Vendor_SysTickConfig": "0U",
            "__MPU_PRESENT": "1U",
            "__VTOR_PRESENT": "1U",
            "__FPU_PRESENT": "1U",
            "__FPU_DP": "1U",
            "__ICACHE_PRESENT": "1U",
            "__DCACHE_PRESENT": "1U",
            "__ITCM_PRESENT": "1U",
            "__DTCM_PRESENT": "1U",
            "__DEBUG_LVL": "1U",
            "__TRACE_LVL": "1U",
            "LITTLE_ENDIAN": "1U",
            "__ARCH_ARM": "1U",
            "__ARCH_ARM_CORTEX_M": "1U",
            "__DEVICE_IS_SAM": "1U"
        }
    },
    {
        "root": "../system/Atmel\\SAMS70_DFP\\3.0.165",
        "series": "SAMS70",
        "device": "ATSAMS70J19B",
        "core": "Cortex-M7",
        "endian": "Little-endian",
        "mpu": "MPU",
        "fpu": "DP_FPU",
        "header": "sams70b/include/sam.h",
        "define": "__SAMS70J19B__",
        "romstart": "0x00400000",
        "romsize": "0x00080000",
        "ramstart": "0x20400000",
        "ramsize": "0x00040000",
        "family": "SAMS",
        "defines": {
            "__CM7_REV": "0x0101U",
            "__NVIC_PRIO_BITS": "3U",
            "__Vendor_SysTickConfig": "0U",
            "__MPU_PRESENT": "1U",
            "__VTOR_PRESENT": "1U",
            "__FPU_PRESENT": "1U",
            "__FPU_DP": "1U",
            "__ICACHE_PRESENT": "1U",
            "__DCACHE_PRESENT": "1U",
            "__ITCM_PRESENT": "1U",
            "__DTCM_PRESENT": "1U",
            "__DEBUG_LVL": "1U",
            "__TRACE_LVL": "1U",
            "LITTLE_ENDIAN": "1U",
            "__ARCH_ARM": "1U",
            "__ARCH_ARM_CORTEX_M": "1U",
            "__DEVICE_IS_SAM": "1U"
        }
    },
    {
        "root": "../system/Atmel\\SAMS70_DFP\\3.0.165",
        "series": "SAMS70",
        "device": "ATSAMS70J20",
        "core": "Cortex-M7",
        "endian": "Little-endian",
        "mpu": "MPU",
        "fpu": "DP_FPU",
        "header": "sams70a/include/sam.h",
        "define": "__SAMS70J20__",
        "romstart": "0x00400000",
        "romsize": "0x00100000",
        "ramstart": "0x20400000",
        "ramsize": "0x00060000",
        "family": "SAMS",
        "defines": {
            "__CM7_REV": "0x0101U",
            "__NVIC_PRIO_BITS": "3U",
            "__Vendor_SysTickConfig": "0U",
            "__MPU_PRESENT": "1U",
            "__VTOR_PRESENT": "1U",
            "__FPU_PRESENT": "1U",
            "__FPU_DP": "1U",
            "__ICACHE_PRESENT": "1U",
            "__DCACHE_PRESENT": "1U",
            "__ITCM_PRESENT": "1U",
            "__DTCM_PRESENT": "1U",
            "__DEBUG_LVL": "1U",
            "__TRACE_LVL": "1U",
            "LITTLE_ENDIAN": "1U",
            "__ARCH_ARM": "1U",
            "__ARCH_ARM_CORTEX_M": "1U",
            "__DEVICE_IS_SAM": "1U"
        }
    },
    {
        "root": "../system/Atmel\\SAMS70_DFP\\3.0.165",
        "series": "SAMS70",
        "device": "ATSAMS70J20B",
        "core": "Cortex-M7",
        "endian": "Little-endian",
        "mpu": "MPU",
        "fpu": "DP_FPU",
        "header": "sams70b/include/sam.h",
        "define": "__SAMS70J20B__",
        "romstart": "0x00400000",
        "romsize": "0x00100000",
        "ramstart": "0x20400000",
        "ramsize": "0x00060000",
        "family": "SAMS",
        "defines": {
            "__CM7_REV": "0x0101U",
            "__NVIC_PRIO_BITS": "3U",
            "__Vendor_SysTickConfig": "0U",
            "__MPU_PRESENT": "1U",
            "__VTOR_PRESENT": "1U",
            "__FPU_PRESENT": "1U",
            "__FPU_DP": "1U",
            "__ICACHE_PRESENT": "1U",
            "__DCACHE_PRESENT": "1U",
            "__ITCM_PRESENT": "1U",
            "__DTCM_PRESENT": "1U",
            "__DEBUG_LVL": "1U",
            "__TRACE_LVL": "1U",
            "LITTLE_ENDIAN": "1U",
            "__ARCH_ARM": "1U",
            "__ARCH_ARM_CORTEX_M": "1U",
            "__DEVICE_IS_SAM": "1U"
        }
    },
    {
        "root": "../system/Atmel\\SAMS70_DFP\\3.0.165",
        "series": "SAMS70",
        "device": "ATSAMS70J21",
        "core": "Cortex-M7",
        "endian": "Little-endian",
        "mpu": "MPU",
        "fpu": "DP_FPU",
        "header": "sams70a/include/sam.h",
        "define": "__SAMS70J21__",
        "romstart": "0x00400000",
        "romsize": "0x00200000",
        "ramstart": "0x20400000",
        "ramsize": "0x00060000",
        "family": "SAMS",
        "defines": {
            "__CM7_REV": "0x0101U",
            "__NVIC_PRIO_BITS": "3U",
            "__Vendor_SysTickConfig": "0U",
            "__MPU_PRESENT": "1U",
            "__VTOR_PRESENT": "1U",
            "__FPU_PRESENT": "1U",
            "__FPU_DP": "1U",
            "__ICACHE_PRESENT": "1U",
            "__DCACHE_PRESENT": "1U",
            "__ITCM_PRESENT": "1U",
            "__DTCM_PRESENT": "1U",
            "__DEBUG_LVL": "1U",
            "__TRACE_LVL": "1U",
            "LITTLE_ENDIAN": "1U",
            "__ARCH_ARM": "1U",
            "__ARCH_ARM_CORTEX_M": "1U",
            "__DEVICE_IS_SAM": "1U"
        }
    },
    {
        "root": "../system/Atmel\\SAMS70_DFP\\3.0.165",
        "series": "SAMS70",
        "device": "ATSAMS70J21B",
        "core": "Cortex-M7",
        "endian": "Little-endian",
        "mpu": "MPU",
        "fpu": "DP_FPU",
        "header": "sams70b/include/sam.h",
        "define": "__SAMS70J21B__",
        "romstart": "0x00400000",
        "romsize": "0x00200000",
        "ramstart": "0x20400000",
        "ramsize": "0x00060000",
        "family": "SAMS",
        "defines": {
            "__CM7_REV": "0x0101U",
            "__NVIC_PRIO_BITS": "3U",
            "__Vendor_SysTickConfig": "0U",
            "__MPU_PRESENT": "1U",
            "__VTOR_PRESENT": "1U",
            "__FPU_PRESENT": "1U",
            "__FPU_DP": "1U",
            "__ICACHE_PRESENT": "1U",
            "__DCACHE_PRESENT": "1U",
            "__ITCM_PRESENT": "1U",
            "__DTCM_PRESENT": "1U",
            "__DEBUG_LVL": "1U",
            "__TRACE_LVL": "1U",
            "LITTLE_ENDIAN": "1U",
            "__ARCH_ARM": "1U",
            "__ARCH_ARM_CORTEX_M": "1U",
            "__DEVICE_IS_SAM": "1U"
        }
    },
    {
        "root": "../system/Atmel\\SAMS70_DFP\\3.0.165",
        "series": "SAMS70",
        "device": "ATSAMS70N19",
        "core": "Cortex-M7",
        "endian": "Little-endian",
        "mpu": "MPU",
        "fpu": "DP_FPU",
        "header": "sams70a/include/sam.h",
        "define": "__SAMS70N19__",
        "romstart": "0x00400000",
        "romsize": "0x00080000",
        "ramstart": "0x20400000",
        "ramsize": "0x00040000",
        "family": "SAMS",
        "defines": {
            "__CM7_REV": "0x0101U",
            "__NVIC_PRIO_BITS": "3U",
            "__Vendor_SysTickConfig": "0U",
            "__MPU_PRESENT": "1U",
            "__VTOR_PRESENT": "1U",
            "__FPU_PRESENT": "1U",
            "__FPU_DP": "1U",
            "__ICACHE_PRESENT": "1U",
            "__DCACHE_PRESENT": "1U",
            "__ITCM_PRESENT": "1U",
            "__DTCM_PRESENT": "1U",
            "__DEBUG_LVL": "1U",
            "__TRACE_LVL": "1U",
            "LITTLE_ENDIAN": "1U",
            "__ARCH_ARM": "1U",
            "__ARCH_ARM_CORTEX_M": "1U",
            "__DEVICE_IS_SAM": "1U"
        }
    },
    {
        "root": "../system/Atmel\\SAMS70_DFP\\3.0.165",
        "series": "SAMS70",
        "device": "ATSAMS70N19B",
        "core": "Cortex-M7",
        "endian": "Little-endian",
        "mpu": "MPU",
        "fpu": "DP_FPU",
        "header": "sams70b/include/sam.h",
        "define": "__SAMS70N19B__",
        "romstart": "0x00400000",
        "romsize": "0x00080000",
        "ramstart": "0x20400000",
        "ramsize": "0x00040000",
        "family": "SAMS",
        "defines": {
            "__CM7_REV": "0x0101U",
            "__NVIC_PRIO_BITS": "3U",
            "__Vendor_SysTickConfig": "0U",
            "__MPU_PRESENT": "1U",
            "__VTOR_PRESENT": "1U",
            "__FPU_PRESENT": "1U",
            "__FPU_DP": "1U",
            "__ICACHE_PRESENT": "1U",
            "__DCACHE_PRESENT": "1U",
            "__ITCM_PRESENT": "1U",
            "__DTCM_PRESENT": "1U",
            "__DEBUG_LVL": "1U",
            "__TRACE_LVL": "1U",
            "LITTLE_ENDIAN": "1U",
            "__ARCH_ARM": "1U",
            "__ARCH_ARM_CORTEX_M": "1U",
            "__DEVICE_IS_SAM": "1U"
        }
    },
    {
        "root": "../system/Atmel\\SAMS70_DFP\\3.0.165",
        "series": "SAMS70",
        "device": "ATSAMS70N20",
        "core": "Cortex-M7",
        "endian": "Little-endian",
        "mpu": "MPU",
        "fpu": "DP_FPU",
        "header": "sams70a/include/sam.h",
        "define": "__SAMS70N20__",
        "romstart": "0x00400000",
        "romsize": "0x00100000",
        "ramstart": "0x20400000",
        "ramsize": "0x00060000",
        "family": "SAMS",
        "defines": {
            "__CM7_REV": "0x0101U",
            "__NVIC_PRIO_BITS": "3U",
            "__Vendor_SysTickConfig": "0U",
            "__MPU_PRESENT": "1U",
            "__VTOR_PRESENT": "1U",
            "__FPU_PRESENT": "1U",
            "__FPU_DP": "1U",
            "__ICACHE_PRESENT": "1U",
            "__DCACHE_PRESENT": "1U",
            "__ITCM_PRESENT": "1U",
            "__DTCM_PRESENT": "1U",
            "__DEBUG_LVL": "1U",
            "__TRACE_LVL": "1U",
            "LITTLE_ENDIAN": "1U",
            "__ARCH_ARM": "1U",
            "__ARCH_ARM_CORTEX_M": "1U",
            "__DEVICE_IS_SAM": "1U"
        }
    },
    {
        "root": "../system/Atmel\\SAMS70_DFP\\3.0.165",
        "series": "SAMS70",
        "device": "ATSAMS70N20B",
        "core": "Cortex-M7",
        "endian": "Little-endian",
        "mpu": "MPU",
        "fpu": "DP_FPU",
        "header": "sams70b/include/sam.h",
        "define": "__SAMS70N20B__",
        "romstart": "0x00400000",
        "romsize": "0x00100000",
        "ramstart": "0x20400000",
        "ramsize": "0x00060000",
        "family": "SAMS",
        "defines": {
            "__CM7_REV": "0x0101U",
            "__NVIC_PRIO_BITS": "3U",
            "__Vendor_SysTickConfig": "0U",
            "__MPU_PRESENT": "1U",
            "__VTOR_PRESENT": "1U",
            "__FPU_PRESENT": "1U",
            "__FPU_DP": "1U",
            "__ICACHE_PRESENT": "1U",
            "__DCACHE_PRESENT": "1U",
            "__ITCM_PRESENT": "1U",
            "__DTCM_PRESENT": "1U",
            "__DEBUG_LVL": "1U",
            "__TRACE_LVL": "1U",
            "LITTLE_ENDIAN": "1U",
            "__ARCH_ARM": "1U",
            "__ARCH_ARM_CORTEX_M": "1U",
            "__DEVICE_IS_SAM": "1U"
        }
    },
    {
        "root": "../system/Atmel\\SAMS70_DFP\\3.0.165",
        "series": "SAMS70",
        "device": "ATSAMS70N21",
        "core": "Cortex-M7",
        "endian": "Little-endian",
        "mpu": "MPU",
        "fpu": "DP_FPU",
        "header": "sams70a/include/sam.h",
        "define": "__SAMS70N21__",
        "romstart": "0x00400000",
        "romsize": "0x00200000",
        "ramstart": "0x20400000",
        "ramsize": "0x00060000",
        "family": "SAMS",
        "defines": {
            "__CM7_REV": "0x0101U",
            "__NVIC_PRIO_BITS": "3U",
            "__Vendor_SysTickConfig": "0U",
            "__MPU_PRESENT": "1U",
            "__VTOR_PRESENT": "1U",
            "__FPU_PRESENT": "1U",
            "__FPU_DP": "1U",
            "__ICACHE_PRESENT": "1U",
            "__DCACHE_PRESENT": "1U",
            "__ITCM_PRESENT": "1U",
            "__DTCM_PRESENT": "1U",
            "__DEBUG_LVL": "1U",
            "__TRACE_LVL": "1U",
            "LITTLE_ENDIAN": "1U",
            "__ARCH_ARM": "1U",
            "__ARCH_ARM_CORTEX_M": "1U",
            "__DEVICE_IS_SAM": "1U"
        }
    },
    {
        "root": "../system/Atmel\\SAMS70_DFP\\3.0.165",
        "series": "SAMS70",
        "device": "ATSAMS70N21B",
        "core": "Cortex-M7",
        "endian": "Little-endian",
        "mpu": "MPU",
        "fpu": "DP_FPU",
        "header": "sams70b/include/sam.h",
        "define": "__SAMS70N21B__",
        "romstart": "0x00400000",
        "romsize": "0x00200000",
        "ramstart": "0x20400000",
        "ramsize": "0x00060000",
        "family": "SAMS",
        "defines": {
            "__CM7_REV": "0x0101U",
            "__NVIC_PRIO_BITS": "3U",
            "__Vendor_SysTickConfig": "0U",
            "__MPU_PRESENT": "1U",
            "__VTOR_PRESENT": "1U",
            "__FPU_PRESENT": "1U",
            "__FPU_DP": "1U",
            "__ICACHE_PRESENT": "1U",
            "__DCACHE_PRESENT": "1U",
            "__ITCM_PRESENT": "1U",
            "__DTCM_PRESENT": "1U",
            "__DEBUG_LVL": "1U",
            "__TRACE_LVL": "1U",
            "LITTLE_ENDIAN": "1U",
            "__ARCH_ARM": "1U",
            "__ARCH_ARM_CORTEX_M": "1U",
            "__DEVICE_IS_SAM": "1U"
        }
    },
    {
        "root": "../system/Atmel\\SAMS70_DFP\\3.0.165",
        "series": "SAMS70",
        "device": "ATSAMS70Q19",
        "core": "Cortex-M7",
        "endian": "Little-endian",
        "mpu": "MPU",
        "fpu": "DP_FPU",
        "header": "sams70a/include/sam.h",
        "define": "__SAMS70Q19__",
        "romstart": "0x00400000",
        "romsize": "0x00080000",
        "ramstart": "0x20400000",
        "ramsize": "0x00040000",
        "family": "SAMS",
        "defines": {
            "__CM7_REV": "0x0101U",
            "__NVIC_PRIO_BITS": "3U",
            "__Vendor_SysTickConfig": "0U",
            "__MPU_PRESENT": "1U",
            "__VTOR_PRESENT": "1U",
            "__FPU_PRESENT": "1U",
            "__FPU_DP": "1U",
            "__ICACHE_PRESENT": "1U",
            "__DCACHE_PRESENT": "1U",
            "__ITCM_PRESENT": "1U",
            "__DTCM_PRESENT": "1U",
            "__DEBUG_LVL": "1U",
            "__TRACE_LVL": "1U",
            "LITTLE_ENDIAN": "1U",
            "__ARCH_ARM": "1U",
            "__ARCH_ARM_CORTEX_M": "1U",
            "__DEVICE_IS_SAM": "1U"
        }
    },
    {
        "root": "../system/Atmel\\SAMS70_DFP\\3.0.165",
        "series": "SAMS70",
        "device": "ATSAMS70Q19B",
        "core": "Cortex-M7",
        "endian": "Little-endian",
        "mpu": "MPU",
        "fpu": "DP_FPU",
        "header": "sams70b/include/sam.h",
        "define": "__SAMS70Q19B__",
        "romstart": "0x00400000",
        "romsize": "0x00080000",
        "ramstart": "0x20400000",
        "ramsize": "0x00040000",
        "family": "SAMS",
        "defines": {
            "__CM7_REV": "0x0101U",
            "__NVIC_PRIO_BITS": "3U",
            "__Vendor_SysTickConfig": "0U",
            "__MPU_PRESENT": "1U",
            "__VTOR_PRESENT": "1U",
            "__FPU_PRESENT": "1U",
            "__FPU_DP": "1U",
            "__ICACHE_PRESENT": "1U",
            "__DCACHE_PRESENT": "1U",
            "__ITCM_PRESENT": "1U",
            "__DTCM_PRESENT": "1U",
            "__DEBUG_LVL": "1U",
            "__TRACE_LVL": "1U",
            "LITTLE_ENDIAN": "1U",
            "__ARCH_ARM": "1U",
            "__ARCH_ARM_CORTEX_M": "1U",
            "__DEVICE_IS_SAM": "1U"
        }
    },
    {
        "root": "../system/Atmel\\SAMS70_DFP\\3.0.165",
        "series": "SAMS70",
        "device": "ATSAMS70Q20",
        "core": "Cortex-M7",
        "endian": "Little-endian",
        "mpu": "MPU",
        "fpu": "DP_FPU",
        "header": "sams70a/include/sam.h",
        "define": "__SAMS70Q20__",
        "romstart": "0x00400000",
        "romsize": "0x00100000",
        "ramstart": "0x20400000",
        "ramsize": "0x00060000",
        "family": "SAMS",
        "defines": {
            "__CM7_REV": "0x0101U",
            "__NVIC_PRIO_BITS": "3U",
            "__Vendor_SysTickConfig": "0U",
            "__MPU_PRESENT": "1U",
            "__VTOR_PRESENT": "1U",
            "__FPU_PRESENT": "1U",
            "__FPU_DP": "1U",
            "__ICACHE_PRESENT": "1U",
            "__DCACHE_PRESENT": "1U",
            "__ITCM_PRESENT": "1U",
            "__DTCM_PRESENT": "1U",
            "__DEBUG_LVL": "1U",
            "__TRACE_LVL": "1U",
            "LITTLE_ENDIAN": "1U",
            "__ARCH_ARM": "1U",
            "__ARCH_ARM_CORTEX_M": "1U",
            "__DEVICE_IS_SAM": "1U"
        }
    },
    {
        "root": "../system/Atmel\\SAMS70_DFP\\3.0.165",
        "series": "SAMS70",
        "device": "ATSAMS70Q20B",
        "core": "Cortex-M7",
        "endian": "Little-endian",
        "mpu": "MPU",
        "fpu": "DP_FPU",
        "header": "sams70b/include/sam.h",
        "define": "__SAMS70Q20B__",
        "romstart": "0x00400000",
        "romsize": "0x00100000",
        "ramstart": "0x20400000",
        "ramsize": "0x00060000",
        "family": "SAMS",
        "defines": {
            "__CM7_REV": "0x0101U",
            "__NVIC_PRIO_BITS": "3U",
            "__Vendor_SysTickConfig": "0U",
            "__MPU_PRESENT": "1U",
            "__VTOR_PRESENT": "1U",
            "__FPU_PRESENT": "1U",
            "__FPU_DP": "1U",
            "__ICACHE_PRESENT": "1U",
            "__DCACHE_PRESENT": "1U",
            "__ITCM_PRESENT": "1U",
            "__DTCM_PRESENT": "1U",
            "__DEBUG_LVL": "1U",
            "__TRACE_LVL": "1U",
            "LITTLE_ENDIAN": "1U",
            "__ARCH_ARM": "1U",
            "__ARCH_ARM_CORTEX_M": "1U",
            "__DEVICE_IS_SAM": "1U"
        }
    },
    {
        "root": "../system/Atmel\\SAMS70_DFP\\3.0.165",
        "series": "SAMS70",
        "device": "ATSAMS70Q21",
        "core": "Cortex-M7",
        "endian": "Little-endian",
        "mpu": "MPU",
        "fpu": "DP_FPU",
        "header": "sams70a/include/sam.h",
        "define": "__SAMS70Q21__",
        "romstart": "0x00400000",
        "romsize": "0x00200000",
        "ramstart": "0x20400000",
        "ramsize": "0x00060000",
        "family": "SAMS",
        "defines": {
            "__CM7_REV": "0x0101U",
            "__NVIC_PRIO_BITS": "3U",
            "__Vendor_SysTickConfig": "0U",
            "__MPU_PRESENT": "1U",
            "__VTOR_PRESENT": "1U",
            "__FPU_PRESENT": "1U",
            "__FPU_DP": "1U",
            "__ICACHE_PRESENT": "1U",
            "__DCACHE_PRESENT": "1U",
            "__ITCM_PRESENT": "1U",
            "__DTCM_PRESENT": "1U",
            "__DEBUG_LVL": "1U",
            "__TRACE_LVL": "1U",
            "LITTLE_ENDIAN": "1U",
            "__ARCH_ARM": "1U",
            "__ARCH_ARM_CORTEX_M": "1U",
            "__DEVICE_IS_SAM": "1U"
        }
    },
    {
        "root": "../system/Atmel\\SAMS70_DFP\\3.0.165",
        "series": "SAMS70",
        "device": "ATSAMS70Q21B",
        "core": "Cortex-M7",
        "endian": "Little-endian",
        "mpu": "MPU",
        "fpu": "DP_FPU",
        "header": "sams70b/include/sam.h",
        "define": "__SAMS70Q21B__",
        "romstart": "0x00400000",
        "romsize": "0x00200000",
        "ramstart": "0x20400000",
        "ramsize": "0x00060000",
        "family": "SAMS",
        "defines": {
            "__CM7_REV": "0x0101U",
            "__NVIC_PRIO_BITS": "3U",
            "__Vendor_SysTickConfig": "0U",
            "__MPU_PRESENT": "1U",
            "__VTOR_PRESENT": "1U",
            "__FPU_PRESENT": "1U",
            "__FPU_DP": "1U",
            "__ICACHE_PRESENT": "1U",
            "__DCACHE_PRESENT": "1U",
            "__ITCM_PRESENT": "1U",
            "__DTCM_PRESENT": "1U",
            "__DEBUG_LVL": "1U",
            "__TRACE_LVL": "1U",
            "LITTLE_ENDIAN": "1U",
            "__ARCH_ARM": "1U",
            "__ARCH_ARM_CORTEX_M": "1U",
            "__DEVICE_IS_SAM": "1U"
        }
    },
    {
        "root": "../system/Atmel\\SAMV70_DFP\\3.0.159",
        "series": "SAMV70",
        "device": "ATSAMV70J19",
        "core": "Cortex-M7",
        "endian": "Little-endian",
        "mpu": "MPU",
        "fpu": "DP_FPU",
        "header": "samv70/include/sam.h",
        "define": "__SAMV70J19__",
        "romstart": "0x00400000",
        "romsize": "0x00080000",
        "ramstart": "0x20400000",
        "ramsize": "0x00040000",
        "family": "SAMV",
        "defines": {
            "__CM7_REV": "0x0101U",
            "__NVIC_PRIO_BITS": "3U",
            "__Vendor_SysTickConfig": "0U",
            "__MPU_PRESENT": "1U",
            "__VTOR_PRESENT": "1U",
            "__FPU_PRESENT": "1U",
            "__FPU_DP": "1U",
            "__ICACHE_PRESENT": "1U",
            "__DCACHE_PRESENT": "1U",
            "__ITCM_PRESENT": "1U",
            "__DTCM_PRESENT": "1U",
            "__DEBUG_LVL": "1U",
            "__TRACE_LVL": "1U",
            "LITTLE_ENDIAN": "1U",
            "__ARCH_ARM": "1U",
            "__ARCH_ARM_CORTEX_M": "1U",
            "__DEVICE_IS_SAM": "1U"
        }
    },
    {
        "root": "../system/Atmel\\SAMV70_DFP\\3.0.159",
        "series": "SAMV70",
        "device": "ATSAMV70J19B",
        "core": "Cortex-M7",
        "endian": "Little-endian",
        "mpu": "MPU",
        "fpu": "DP_FPU",
        "header": "samv70b/include/sam.h",
        "define": "__SAMV70J19B__",
        "romstart": "0x00400000",
        "romsize": "0x00080000",
        "ramstart": "0x20400000",
        "ramsize": "0x00040000",
        "family": "SAMV",
        "defines": {
            "__CM7_REV": "0x0101U",
            "__NVIC_PRIO_BITS": "3U",
            "__Vendor_SysTickConfig": "0U",
            "__MPU_PRESENT": "1U",
            "__VTOR_PRESENT": "1U",
            "__FPU_PRESENT": "1U",
            "__FPU_DP": "1U",
            "__ICACHE_PRESENT": "1U",
            "__DCACHE_PRESENT": "1U",
            "__ITCM_PRESENT": "1U",
            "__DTCM_PRESENT": "1U",
            "__DEBUG_LVL": "1U",
            "__TRACE_LVL": "1U",
            "LITTLE_ENDIAN": "1U",
            "__ARCH_ARM": "1U",
            "__ARCH_ARM_CORTEX_M": "1U",
            "__DEVICE_IS_SAM": "1U"
        }
    },
    {
        "root": "../system/Atmel\\SAMV70_DFP\\3.0.159",
        "series": "SAMV70",
        "device": "ATSAMV70J20",
        "core": "Cortex-M7",
        "endian": "Little-endian",
        "mpu": "MPU",
        "fpu": "DP_FPU",
        "header": "samv70/include/sam.h",
        "define": "__SAMV70J20__",
        "romstart": "0x00400000",
        "romsize": "0x00100000",
        "ramstart": "0x20400000",
        "ramsize": "0x00060000",
        "family": "SAMV",
        "defines": {
            "__CM7_REV": "0x0101U",
            "__NVIC_PRIO_BITS": "3U",
            "__Vendor_SysTickConfig": "0U",
            "__MPU_PRESENT": "1U",
            "__VTOR_PRESENT": "1U",
            "__FPU_PRESENT": "1U",
            "__FPU_DP": "1U",
            "__ICACHE_PRESENT": "1U",
            "__DCACHE_PRESENT": "1U",
            "__ITCM_PRESENT": "1U",
            "__DTCM_PRESENT": "1U",
            "__DEBUG_LVL": "1U",
            "__TRACE_LVL": "1U",
            "LITTLE_ENDIAN": "1U",
            "__ARCH_ARM": "1U",
            "__ARCH_ARM_CORTEX_M": "1U",
            "__DEVICE_IS_SAM": "1U"
        }
    },
    {
        "root": "../system/Atmel\\SAMV70_DFP\\3.0.159",
        "series": "SAMV70",
        "device": "ATSAMV70J20B",
        "core": "Cortex-M7",
        "endian": "Little-endian",
        "mpu": "MPU",
        "fpu": "DP_FPU",
        "header": "samv70b/include/sam.h",
        "define": "__SAMV70J20B__",
        "romstart": "0x00400000",
        "romsize": "0x00100000",
        "ramstart": "0x20400000",
        "ramsize": "0x00060000",
        "family": "SAMV",
        "defines": {
            "__CM7_REV": "0x0101U",
            "__NVIC_PRIO_BITS": "3U",
            "__Vendor_SysTickConfig": "0U",
            "__MPU_PRESENT": "1U",
            "__VTOR_PRESENT": "1U",
            "__FPU_PRESENT": "1U",
            "__FPU_DP": "1U",
            "__ICACHE_PRESENT": "1U",
            "__DCACHE_PRESENT": "1U",
            "__ITCM_PRESENT": "1U",
            "__DTCM_PRESENT": "1U",
            "__DEBUG_LVL": "1U",
            "__TRACE_LVL": "1U",
            "LITTLE_ENDIAN": "1U",
            "__ARCH_ARM": "1U",
            "__ARCH_ARM_CORTEX_M": "1U",
            "__DEVICE_IS_SAM": "1U"
        }
    },
    {
        "root": "../system/Atmel\\SAMV70_DFP\\3.0.159",
        "series": "SAMV70",
        "device": "ATSAMV70N19",
        "core": "Cortex-M7",
        "endian": "Little-endian",
        "mpu": "MPU",
        "fpu": "DP_FPU",
        "header": "samv70/include/sam.h",
        "define": "__SAMV70N19__",
        "romstart": "0x00400000",
        "romsize": "0x00080000",
        "ramstart": "0x20400000",
        "ramsize": "0x00040000",
        "family": "SAMV",
        "defines": {
            "__CM7_REV": "0x0101U",
            "__NVIC_PRIO_BITS": "3U",
            "__Vendor_SysTickConfig": "0U",
            "__MPU_PRESENT": "1U",
            "__VTOR_PRESENT": "1U",
            "__FPU_PRESENT": "1U",
            "__FPU_DP": "1U",
            "__ICACHE_PRESENT": "1U",
            "__DCACHE_PRESENT": "1U",
            "__ITCM_PRESENT": "1U",
            "__DTCM_PRESENT": "1U",
            "__DEBUG_LVL": "1U",
            "__TRACE_LVL": "1U",
            "LITTLE_ENDIAN": "1U",
            "__ARCH_ARM": "1U",
            "__ARCH_ARM_CORTEX_M": "1U",
            "__DEVICE_IS_SAM": "1U"
        }
    },
    {
        "root": "../system/Atmel\\SAMV70_DFP\\3.0.159",
        "series": "SAMV70",
        "device": "ATSAMV70N19B",
        "core": "Cortex-M7",
        "endian": "Little-endian",
        "mpu": "MPU",
        "fpu": "DP_FPU",
        "header": "samv70b/include/sam.h",
        "define": "__SAMV70N19B__",
        "romstart": "0x00400000",
        "romsize": "0x00080000",
        "ramstart": "0x20400000",
        "ramsize": "0x00040000",
        "family": "SAMV",
        "defines": {
            "__CM7_REV": "0x0101U",
            "__NVIC_PRIO_BITS": "3U",
            "__Vendor_SysTickConfig": "0U",
            "__MPU_PRESENT": "1U",
            "__VTOR_PRESENT": "1U",
            "__FPU_PRESENT": "1U",
            "__FPU_DP": "1U",
            "__ICACHE_PRESENT": "1U",
            "__DCACHE_PRESENT": "1U",
            "__ITCM_PRESENT": "1U",
            "__DTCM_PRESENT": "1U",
            "__DEBUG_LVL": "1U",
            "__TRACE_LVL": "1U",
            "LITTLE_ENDIAN": "1U",
            "__ARCH_ARM": "1U",
            "__ARCH_ARM_CORTEX_M": "1U",
            "__DEVICE_IS_SAM": "1U"
        }
    },
    {
        "root": "../system/Atmel\\SAMV70_DFP\\3.0.159",
        "series": "SAMV70",
        "device": "ATSAMV70N20",
        "core": "Cortex-M7",
        "endian": "Little-endian",
        "mpu": "MPU",
        "fpu": "DP_FPU",
        "header": "samv70/include/sam.h",
        "define": "__SAMV70N20__",
        "romstart": "0x00400000",
        "romsize": "0x00100000",
        "ramstart": "0x20400000",
        "ramsize": "0x00060000",
        "family": "SAMV",
        "defines": {
            "__CM7_REV": "0x0101U",
            "__NVIC_PRIO_BITS": "3U",
            "__Vendor_SysTickConfig": "0U",
            "__MPU_PRESENT": "1U",
            "__VTOR_PRESENT": "1U",
            "__FPU_PRESENT": "1U",
            "__FPU_DP": "1U",
            "__ICACHE_PRESENT": "1U",
            "__DCACHE_PRESENT": "1U",
            "__ITCM_PRESENT": "1U",
            "__DTCM_PRESENT": "1U",
            "__DEBUG_LVL": "1U",
            "__TRACE_LVL": "1U",
            "LITTLE_ENDIAN": "1U",
            "__ARCH_ARM": "1U",
            "__ARCH_ARM_CORTEX_M": "1U",
            "__DEVICE_IS_SAM": "1U"
        }
    },
    {
        "root": "../system/Atmel\\SAMV70_DFP\\3.0.159",
        "series": "SAMV70",
        "device": "ATSAMV70N20B",
        "core": "Cortex-M7",
        "endian": "Little-endian",
        "mpu": "MPU",
        "fpu": "DP_FPU",
        "header": "samv70b/include/sam.h",
        "define": "__SAMV70N20B__",
        "romstart": "0x00400000",
        "romsize": "0x00100000",
        "ramstart": "0x20400000",
        "ramsize": "0x00060000",
        "family": "SAMV",
        "defines": {
            "__CM7_REV": "0x0101U",
            "__NVIC_PRIO_BITS": "3U",
            "__Vendor_SysTickConfig": "0U",
            "__MPU_PRESENT": "1U",
            "__VTOR_PRESENT": "1U",
            "__FPU_PRESENT": "1U",
            "__FPU_DP": "1U",
            "__ICACHE_PRESENT": "1U",
            "__DCACHE_PRESENT": "1U",
            "__ITCM_PRESENT": "1U",
            "__DTCM_PRESENT": "1U",
            "__DEBUG_LVL": "1U",
            "__TRACE_LVL": "1U",
            "LITTLE_ENDIAN": "1U",
            "__ARCH_ARM": "1U",
            "__ARCH_ARM_CORTEX_M": "1U",
            "__DEVICE_IS_SAM": "1U"
        }
    },
    {
        "root": "../system/Atmel\\SAMV70_DFP\\3.0.159",
        "series": "SAMV70",
        "device": "ATSAMV70Q19",
        "core": "Cortex-M7",
        "endian": "Little-endian",
        "mpu": "MPU",
        "fpu": "DP_FPU",
        "header": "samv70/include/sam.h",
        "define": "__SAMV70Q19__",
        "romstart": "0x00400000",
        "romsize": "0x00080000",
        "ramstart": "0x20400000",
        "ramsize": "0x00040000",
        "family": "SAMV",
        "defines": {
            "__CM7_REV": "0x0101U",
            "__NVIC_PRIO_BITS": "3U",
            "__Vendor_SysTickConfig": "0U",
            "__MPU_PRESENT": "1U",
            "__VTOR_PRESENT": "1U",
            "__FPU_PRESENT": "1U",
            "__FPU_DP": "1U",
            "__ICACHE_PRESENT": "1U",
            "__DCACHE_PRESENT": "1U",
            "__ITCM_PRESENT": "1U",
            "__DTCM_PRESENT": "1U",
            "__DEBUG_LVL": "1U",
            "__TRACE_LVL": "1U",
            "LITTLE_ENDIAN": "1U",
            "__ARCH_ARM": "1U",
            "__ARCH_ARM_CORTEX_M": "1U",
            "__DEVICE_IS_SAM": "1U"
        }
    },
    {
        "root": "../system/Atmel\\SAMV70_DFP\\3.0.159",
        "series": "SAMV70",
        "device": "ATSAMV70Q19B",
        "core": "Cortex-M7",
        "endian": "Little-endian",
        "mpu": "MPU",
        "fpu": "DP_FPU",
        "header": "samv70b/include/sam.h",
        "define": "__SAMV70Q19B__",
        "romstart": "0x00400000",
        "romsize": "0x00080000",
        "ramstart": "0x20400000",
        "ramsize": "0x00040000",
        "family": "SAMV",
        "defines": {
            "__CM7_REV": "0x0101U",
            "__NVIC_PRIO_BITS": "3U",
            "__Vendor_SysTickConfig": "0U",
            "__MPU_PRESENT": "1U",
            "__VTOR_PRESENT": "1U",
            "__FPU_PRESENT": "1U",
            "__FPU_DP": "1U",
            "__ICACHE_PRESENT": "1U",
            "__DCACHE_PRESENT": "1U",
            "__ITCM_PRESENT": "1U",
            "__DTCM_PRESENT": "1U",
            "__DEBUG_LVL": "1U",
            "__TRACE_LVL": "1U",
            "LITTLE_ENDIAN": "1U",
            "__ARCH_ARM": "1U",
            "__ARCH_ARM_CORTEX_M": "1U",
            "__DEVICE_IS_SAM": "1U"
        }
    },
    {
        "root": "../system/Atmel\\SAMV70_DFP\\3.0.159",
        "series": "SAMV70",
        "device": "ATSAMV70Q20",
        "core": "Cortex-M7",
        "endian": "Little-endian",
        "mpu": "MPU",
        "fpu": "DP_FPU",
        "header": "samv70/include/sam.h",
        "define": "__SAMV70Q20__",
        "romstart": "0x00400000",
        "romsize": "0x00100000",
        "ramstart": "0x20400000",
        "ramsize": "0x00060000",
        "family": "SAMV",
        "defines": {
            "__CM7_REV": "0x0101U",
            "__NVIC_PRIO_BITS": "3U",
            "__Vendor_SysTickConfig": "0U",
            "__MPU_PRESENT": "1U",
            "__VTOR_PRESENT": "1U",
            "__FPU_PRESENT": "1U",
            "__FPU_DP": "1U",
            "__ICACHE_PRESENT": "1U",
            "__DCACHE_PRESENT": "1U",
            "__ITCM_PRESENT": "1U",
            "__DTCM_PRESENT": "1U",
            "__DEBUG_LVL": "1U",
            "__TRACE_LVL": "1U",
            "LITTLE_ENDIAN": "1U",
            "__ARCH_ARM": "1U",
            "__ARCH_ARM_CORTEX_M": "1U",
            "__DEVICE_IS_SAM": "1U"
        }
    },
    {
        "root": "../system/Atmel\\SAMV70_DFP\\3.0.159",
        "series": "SAMV70",
        "device": "ATSAMV70Q20B",
        "core": "Cortex-M7",
        "endian": "Little-endian",
        "mpu": "MPU",
        "fpu": "DP_FPU",
        "header": "samv70b/include/sam.h",
        "define": "__SAMV70Q20B__",
        "romstart": "0x00400000",
        "romsize": "0x00100000",
        "ramstart": "0x20400000",
        "ramsize": "0x00060000",
        "family": "SAMV",
        "defines": {
            "__CM7_REV": "0x0101U",
            "__NVIC_PRIO_BITS": "3U",
            "__Vendor_SysTickConfig": "0U",
            "__MPU_PRESENT": "1U",
            "__VTOR_PRESENT": "1U",
            "__FPU_PRESENT": "1U",
            "__FPU_DP": "1U",
            "__ICACHE_PRESENT": "1U",
            "__DCACHE_PRESENT": "1U",
            "__ITCM_PRESENT": "1U",
            "__DTCM_PRESENT": "1U",
            "__DEBUG_LVL": "1U",
            "__TRACE_LVL": "1U",
            "LITTLE_ENDIAN": "1U",
            "__ARCH_ARM": "1U",
            "__ARCH_ARM_CORTEX_M": "1U",
            "__DEVICE_IS_SAM": "1U"
        }
    },
    {
        "root": "../system/Atmel\\SAMV71_DFP\\3.0.214",
        "series": "SAMV71",
        "device": "ATSAMV71J19",
        "core": "Cortex-M7",
        "endian": "Little-endian",
        "mpu": "MPU",
        "fpu": "DP_FPU",
        "header": "samv71/include/sam.h",
        "define": "__SAMV71J19__",
        "romstart": "0x00400000",
        "romsize": "0x00080000",
        "ramstart": "0x20400000",
        "ramsize": "0x00040000",
        "family": "SAMV",
        "defines": {
            "__CM7_REV": "0x0101U",
            "__NVIC_PRIO_BITS": "3U",
            "__Vendor_SysTickConfig": "0U",
            "__MPU_PRESENT": "1U",
            "__VTOR_PRESENT": "1U",
            "__FPU_PRESENT": "1U",
            "__FPU_DP": "1U",
            "__ICACHE_PRESENT": "1U",
            "__DCACHE_PRESENT": "1U",
            "__ITCM_PRESENT": "1U",
            "__DTCM_PRESENT": "1U",
            "__DEBUG_LVL": "1U",
            "__TRACE_LVL": "1U",
            "LITTLE_ENDIAN": "1U",
            "__ARCH_ARM": "1U",
            "__ARCH_ARM_CORTEX_M": "1U",
            "__DEVICE_IS_SAM": "1U"
        }
    },
    {
        "root": "../system/Atmel\\SAMV71_DFP\\3.0.214",
        "series": "SAMV71",
        "device": "ATSAMV71J19B",
        "core": "Cortex-M7",
        "endian": "Little-endian",
        "mpu": "MPU",
        "fpu": "DP_FPU",
        "header": "samv71b/include/sam.h",
        "define": "__SAMV71J19B__",
        "romstart": "0x00400000",
        "romsize": "0x00080000",
        "ramstart": "0x20400000",
        "ramsize": "0x00040000",
        "family": "SAMV",
        "defines": {
            "__CM7_REV": "0x0101U",
            "__NVIC_PRIO_BITS": "3U",
            "__Vendor_SysTickConfig": "0U",
            "__MPU_PRESENT": "1U",
            "__VTOR_PRESENT": "1U",
            "__FPU_PRESENT": "1U",
            "__FPU_DP": "1U",
            "__ICACHE_PRESENT": "1U",
            "__DCACHE_PRESENT": "1U",
            "__ITCM_PRESENT": "1U",
            "__DTCM_PRESENT": "1U",
            "__DEBUG_LVL": "1U",
            "__TRACE_LVL": "1U",
            "LITTLE_ENDIAN": "1U",
            "__ARCH_ARM": "1U",
            "__ARCH_ARM_CORTEX_M": "1U",
            "__DEVICE_IS_SAM": "1U"
        }
    },
    {
        "root": "../system/Atmel\\SAMV71_DFP\\3.0.214",
        "series": "SAMV71",
        "device": "ATSAMV71J20",
        "core": "Cortex-M7",
        "endian": "Little-endian",
        "mpu": "MPU",
        "fpu": "DP_FPU",
        "header": "samv71/include/sam.h",
        "define": "__SAMV71J20__",
        "romstart": "0x00400000",
        "romsize": "0x00100000",
        "ramstart": "0x20400000",
        "ramsize": "0x00060000",
        "family": "SAMV",
        "defines": {
            "__CM7_REV": "0x0101U",
            "__NVIC_PRIO_BITS": "3U",
            "__Vendor_SysTickConfig": "0U",
            "__MPU_PRESENT": "1U",
            "__VTOR_PRESENT": "1U",
            "__FPU_PRESENT": "1U",
            "__FPU_DP": "1U",
            "__ICACHE_PRESENT": "1U",
            "__DCACHE_PRESENT": "1U",
            "__ITCM_PRESENT": "1U",
            "__DTCM_PRESENT": "1U",
            "__DEBUG_LVL": "1U",
            "__TRACE_LVL": "1U",
            "LITTLE_ENDIAN": "1U",
            "__ARCH_ARM": "1U",
            "__ARCH_ARM_CORTEX_M": "1U",
            "__DEVICE_IS_SAM": "1U"
        }
    },
    {
        "root": "../system/Atmel\\SAMV71_DFP\\3.0.214",
        "series": "SAMV71",
        "device": "ATSAMV71J20B",
        "core": "Cortex-M7",
        "endian": "Little-endian",
        "mpu": "MPU",
        "fpu": "DP_FPU",
        "header": "samv71b/include/sam.h",
        "define": "__SAMV71J20B__",
        "romstart": "0x00400000",
        "romsize": "0x00100000",
        "ramstart": "0x20400000",
        "ramsize": "0x00060000",
        "family": "SAMV",
        "defines": {
            "__CM7_REV": "0x0101U",
            "__NVIC_PRIO_BITS": "3U",
            "__Vendor_SysTickConfig": "0U",
            "__MPU_PRESENT": "1U",
            "__VTOR_PRESENT": "1U",
            "__FPU_PRESENT": "1U",
            "__FPU_DP": "1U",
            "__ICACHE_PRESENT": "1U",
            "__DCACHE_PRESENT": "1U",
            "__ITCM_PRESENT": "1U",
            "__DTCM_PRESENT": "1U",
            "__DEBUG_LVL": "1U",
            "__TRACE_LVL": "1U",
            "LITTLE_ENDIAN": "1U",
            "__ARCH_ARM": "1U",
            "__ARCH_ARM_CORTEX_M": "1U",
            "__DEVICE_IS_SAM": "1U"
        }
    },
    {
        "root": "../system/Atmel\\SAMV71_DFP\\3.0.214",
        "series": "SAMV71",
        "device": "ATSAMV71J21",
        "core": "Cortex-M7",
        "endian": "Little-endian",
        "mpu": "MPU",
        "fpu": "DP_FPU",
        "header": "samv71/include/sam.h",
        "define": "__SAMV71J21__",
        "romstart": "0x00400000",
        "romsize": "0x00200000",
        "ramstart": "0x20400000",
        "ramsize": "0x00060000",
        "family": "SAMV",
        "defines": {
            "__CM7_REV": "0x0101U",
            "__NVIC_PRIO_BITS": "3U",
            "__Vendor_SysTickConfig": "0U",
            "__MPU_PRESENT": "1U",
            "__VTOR_PRESENT": "1U",
            "__FPU_PRESENT": "1U",
            "__FPU_DP": "1U",
            "__ICACHE_PRESENT": "1U",
            "__DCACHE_PRESENT": "1U",
            "__ITCM_PRESENT": "1U",
            "__DTCM_PRESENT": "1U",
            "__DEBUG_LVL": "1U",
            "__TRACE_LVL": "1U",
            "LITTLE_ENDIAN": "1U",
            "__ARCH_ARM": "1U",
            "__ARCH_ARM_CORTEX_M": "1U",
            "__DEVICE_IS_SAM": "1U"
        }
    },
    {
        "root": "../system/Atmel\\SAMV71_DFP\\3.0.214",
        "series": "SAMV71",
        "device": "ATSAMV71J21B",
        "core": "Cortex-M7",
        "endian": "Little-endian",
        "mpu": "MPU",
        "fpu": "DP_FPU",
        "header": "samv71b/include/sam.h",
        "define": "__SAMV71J21B__",
        "romstart": "0x00400000",
        "romsize": "0x00200000",
        "ramstart": "0x20400000",
        "ramsize": "0x00060000",
        "family": "SAMV",
        "defines": {
            "__CM7_REV": "0x0101U",
            "__NVIC_PRIO_BITS": "3U",
            "__Vendor_SysTickConfig": "0U",
            "__MPU_PRESENT": "1U",
            "__VTOR_PRESENT": "1U",
            "__FPU_PRESENT": "1U",
            "__FPU_DP": "1U",
            "__ICACHE_PRESENT": "1U",
            "__DCACHE_PRESENT": "1U",
            "__ITCM_PRESENT": "1U",
            "__DTCM_PRESENT": "1U",
            "__DEBUG_LVL": "1U",
            "__TRACE_LVL": "1U",
            "LITTLE_ENDIAN": "1U",
            "__ARCH_ARM": "1U",
            "__ARCH_ARM_CORTEX_M": "1U",
            "__DEVICE_IS_SAM": "1U"
        }
    },
    {
        "root": "../system/Atmel\\SAMV71_DFP\\3.0.214",
        "series": "SAMV71",
        "device": "ATSAMV71N19",
        "core": "Cortex-M7",
        "endian": "Little-endian",
        "mpu": "MPU",
        "fpu": "DP_FPU",
        "header": "samv71/include/sam.h",
        "define": "__SAMV71N19__",
        "romstart": "0x00400000",
        "romsize": "0x00080000",
        "ramstart": "0x20400000",
        "ramsize": "0x00040000",
        "family": "SAMV",
        "defines": {
            "__CM7_REV": "0x0101U",
            "__NVIC_PRIO_BITS": "3U",
            "__Vendor_SysTickConfig": "0U",
            "__MPU_PRESENT": "1U",
            "__VTOR_PRESENT": "1U",
            "__FPU_PRESENT": "1U",
            "__FPU_DP": "1U",
            "__ICACHE_PRESENT": "1U",
            "__DCACHE_PRESENT": "1U",
            "__ITCM_PRESENT": "1U",
            "__DTCM_PRESENT": "1U",
            "__DEBUG_LVL": "1U",
            "__TRACE_LVL": "1U",
            "LITTLE_ENDIAN": "1U",
            "__ARCH_ARM": "1U",
            "__ARCH_ARM_CORTEX_M": "1U",
            "__DEVICE_IS_SAM": "1U"
        }
    },
    {
        "root": "../system/Atmel\\SAMV71_DFP\\3.0.214",
        "series": "SAMV71",
        "device": "ATSAMV71N19B",
        "core": "Cortex-M7",
        "endian": "Little-endian",
        "mpu": "MPU",
        "fpu": "DP_FPU",
        "header": "samv71b/include/sam.h",
        "define": "__SAMV71N19B__",
        "romstart": "0x00400000",
        "romsize": "0x00080000",
        "ramstart": "0x20400000",
        "ramsize": "0x00040000",
        "family": "SAMV",
        "defines": {
            "__CM7_REV": "0x0101U",
            "__NVIC_PRIO_BITS": "3U",
            "__Vendor_SysTickConfig": "0U",
            "__MPU_PRESENT": "1U",
            "__VTOR_PRESENT": "1U",
            "__FPU_PRESENT": "1U",
            "__FPU_DP": "1U",
            "__ICACHE_PRESENT": "1U",
            "__DCACHE_PRESENT": "1U",
            "__ITCM_PRESENT": "1U",
            "__DTCM_PRESENT": "1U",
            "__DEBUG_LVL": "1U",
            "__TRACE_LVL": "1U",
            "LITTLE_ENDIAN": "1U",
            "__ARCH_ARM": "1U",
            "__ARCH_ARM_CORTEX_M": "1U",
            "__DEVICE_IS_SAM": "1U"
        }
    },
    {
        "root": "../system/Atmel\\SAMV71_DFP\\3.0.214",
        "series": "SAMV71",
        "device": "ATSAMV71N20",
        "core": "Cortex-M7",
        "endian": "Little-endian",
        "mpu": "MPU",
        "fpu": "DP_FPU",
        "header": "samv71/include/sam.h",
        "define": "__SAMV71N20__",
        "romstart": "0x00400000",
        "romsize": "0x00100000",
        "ramstart": "0x20400000",
        "ramsize": "0x00060000",
        "family": "SAMV",
        "defines": {
            "__CM7_REV": "0x0101U",
            "__NVIC_PRIO_BITS": "3U",
            "__Vendor_SysTickConfig": "0U",
            "__MPU_PRESENT": "1U",
            "__VTOR_PRESENT": "1U",
            "__FPU_PRESENT": "1U",
            "__FPU_DP": "1U",
            "__ICACHE_PRESENT": "1U",
            "__DCACHE_PRESENT": "1U",
            "__ITCM_PRESENT": "1U",
            "__DTCM_PRESENT": "1U",
            "__DEBUG_LVL": "1U",
            "__TRACE_LVL": "1U",
            "LITTLE_ENDIAN": "1U",
            "__ARCH_ARM": "1U",
            "__ARCH_ARM_CORTEX_M": "1U",
            "__DEVICE_IS_SAM": "1U"
        }
    },
    {
        "root": "../system/Atmel\\SAMV71_DFP\\3.0.214",
        "series": "SAMV71",
        "device": "ATSAMV71N20B",
        "core": "Cortex-M7",
        "endian": "Little-endian",
        "mpu": "MPU",
        "fpu": "DP_FPU",
        "header": "samv71b/include/sam.h",
        "define": "__SAMV71N20B__",
        "romstart": "0x00400000",
        "romsize": "0x00100000",
        "ramstart": "0x20400000",
        "ramsize": "0x00060000",
        "family": "SAMV",
        "defines": {
            "__CM7_REV": "0x0101U",
            "__NVIC_PRIO_BITS": "3U",
            "__Vendor_SysTickConfig": "0U",
            "__MPU_PRESENT": "1U",
            "__VTOR_PRESENT": "1U",
            "__FPU_PRESENT": "1U",
            "__FPU_DP": "1U",
            "__ICACHE_PRESENT": "1U",
            "__DCACHE_PRESENT": "1U",
            "__ITCM_PRESENT": "1U",
            "__DTCM_PRESENT": "1U",
            "__DEBUG_LVL": "1U",
            "__TRACE_LVL": "1U",
            "LITTLE_ENDIAN": "1U",
            "__ARCH_ARM": "1U",
            "__ARCH_ARM_CORTEX_M": "1U",
            "__DEVICE_IS_SAM": "1U"
        }
    },
    {
        "root": "../system/Atmel\\SAMV71_DFP\\3.0.214",
        "series": "SAMV71",
        "device": "ATSAMV71N21",
        "core": "Cortex-M7",
        "endian": "Little-endian",
        "mpu": "MPU",
        "fpu": "DP_FPU",
        "header": "samv71/include/sam.h",
        "define": "__SAMV71N21__",
        "romstart": "0x00400000",
        "romsize": "0x00200000",
        "ramstart": "0x20400000",
        "ramsize": "0x00060000",
        "family": "SAMV",
        "defines": {
            "__CM7_REV": "0x0101U",
            "__NVIC_PRIO_BITS": "3U",
            "__Vendor_SysTickConfig": "0U",
            "__MPU_PRESENT": "1U",
            "__VTOR_PRESENT": "1U",
            "__FPU_PRESENT": "1U",
            "__FPU_DP": "1U",
            "__ICACHE_PRESENT": "1U",
            "__DCACHE_PRESENT": "1U",
            "__ITCM_PRESENT": "1U",
            "__DTCM_PRESENT": "1U",
            "__DEBUG_LVL": "1U",
            "__TRACE_LVL": "1U",
            "LITTLE_ENDIAN": "1U",
            "__ARCH_ARM": "1U",
            "__ARCH_ARM_CORTEX_M": "1U",
            "__DEVICE_IS_SAM": "1U"
        }
    },
    {
        "root": "../system/Atmel\\SAMV71_DFP\\3.0.214",
        "series": "SAMV71",
        "device": "ATSAMV71N21B",
        "core": "Cortex-M7",
        "endian": "Little-endian",
        "mpu": "MPU",
        "fpu": "DP_FPU",
        "header": "samv71b/include/sam.h",
        "define": "__SAMV71N21B__",
        "romstart": "0x00400000",
        "romsize": "0x00200000",
        "ramstart": "0x20400000",
        "ramsize": "0x00060000",
        "family": "SAMV",
        "defines": {
            "__CM7_REV": "0x0101U",
            "__NVIC_PRIO_BITS": "3U",
            "__Vendor_SysTickConfig": "0U",
            "__MPU_PRESENT": "1U",
            "__VTOR_PRESENT": "1U",
            "__FPU_PRESENT": "1U",
            "__FPU_DP": "1U",
            "__ICACHE_PRESENT": "1U",
            "__DCACHE_PRESENT": "1U",
            "__ITCM_PRESENT": "1U",
            "__DTCM_PRESENT": "1U",
            "__DEBUG_LVL": "1U",
            "__TRACE_LVL": "1U",
            "LITTLE_ENDIAN": "1U",
            "__ARCH_ARM": "1U",
            "__ARCH_ARM_CORTEX_M": "1U",
            "__DEVICE_IS_SAM": "1U"
        }
    },
    {
        "root": "../system/Atmel\\SAMV71_DFP\\3.0.214",
        "series": "SAMV71",
        "device": "ATSAMV71Q19",
        "core": "Cortex-M7",
        "endian": "Little-endian",
        "mpu": "MPU",
        "fpu": "DP_FPU",
        "header": "samv71/include/sam.h",
        "define": "__SAMV71Q19__",
        "romstart": "0x00400000",
        "romsize": "0x00080000",
        "ramstart": "0x20400000",
        "ramsize": "0x00040000",
        "family": "SAMV",
        "defines": {
            "__CM7_REV": "0x0101U",
            "__NVIC_PRIO_BITS": "3U",
            "__Vendor_SysTickConfig": "0U",
            "__MPU_PRESENT": "1U",
            "__VTOR_PRESENT": "1U",
            "__FPU_PRESENT": "1U",
            "__FPU_DP": "1U",
            "__ICACHE_PRESENT": "1U",
            "__DCACHE_PRESENT": "1U",
            "__ITCM_PRESENT": "1U",
            "__DTCM_PRESENT": "1U",
            "__DEBUG_LVL": "1U",
            "__TRACE_LVL": "1U",
            "LITTLE_ENDIAN": "1U",
            "__ARCH_ARM": "1U",
            "__ARCH_ARM_CORTEX_M": "1U",
            "__DEVICE_IS_SAM": "1U"
        }
    },
    {
        "root": "../system/Atmel\\SAMV71_DFP\\3.0.214",
        "series": "SAMV71",
        "device": "ATSAMV71Q19B",
        "core": "Cortex-M7",
        "endian": "Little-endian",
        "mpu": "MPU",
        "fpu": "DP_FPU",
        "header": "samv71b/include/sam.h",
        "define": "__SAMV71Q19B__",
        "romstart": "0x00400000",
        "romsize": "0x00080000",
        "ramstart": "0x20400000",
        "ramsize": "0x00040000",
        "family": "SAMV",
        "defines": {
            "__CM7_REV": "0x0101U",
            "__NVIC_PRIO_BITS": "3U",
            "__Vendor_SysTickConfig": "0U",
            "__MPU_PRESENT": "1U",
            "__VTOR_PRESENT": "1U",
            "__FPU_PRESENT": "1U",
            "__FPU_DP": "1U",
            "__ICACHE_PRESENT": "1U",
            "__DCACHE_PRESENT": "1U",
            "__ITCM_PRESENT": "1U",
            "__DTCM_PRESENT": "1U",
            "__DEBUG_LVL": "1U",
            "__TRACE_LVL": "1U",
            "LITTLE_ENDIAN": "1U",
            "__ARCH_ARM": "1U",
            "__ARCH_ARM_CORTEX_M": "1U",
            "__DEVICE_IS_SAM": "1U"
        }
    },
    {
        "root": "../system/Atmel\\SAMV71_DFP\\3.0.214",
        "series": "SAMV71",
        "device": "ATSAMV71Q20",
        "core": "Cortex-M7",
        "endian": "Little-endian",
        "mpu": "MPU",
        "fpu": "DP_FPU",
        "header": "samv71/include/sam.h",
        "define": "__SAMV71Q20__",
        "romstart": "0x00400000",
        "romsize": "0x00100000",
        "ramstart": "0x20400000",
        "ramsize": "0x00060000",
        "family": "SAMV",
        "defines": {
            "__CM7_REV": "0x0101U",
            "__NVIC_PRIO_BITS": "3U",
            "__Vendor_SysTickConfig": "0U",
            "__MPU_PRESENT": "1U",
            "__VTOR_PRESENT": "1U",
            "__FPU_PRESENT": "1U",
            "__FPU_DP": "1U",
            "__ICACHE_PRESENT": "1U",
            "__DCACHE_PRESENT": "1U",
            "__ITCM_PRESENT": "1U",
            "__DTCM_PRESENT": "1U",
            "__DEBUG_LVL": "1U",
            "__TRACE_LVL": "1U",
            "LITTLE_ENDIAN": "1U",
            "__ARCH_ARM": "1U",
            "__ARCH_ARM_CORTEX_M": "1U",
            "__DEVICE_IS_SAM": "1U"
        }
    },
    {
        "root": "../system/Atmel\\SAMV71_DFP\\3.0.214",
        "series": "SAMV71",
        "device": "ATSAMV71Q20B",
        "core": "Cortex-M7",
        "endian": "Little-endian",
        "mpu": "MPU",
        "fpu": "DP_FPU",
        "header": "samv71b/include/sam.h",
        "define": "__SAMV71Q20B__",
        "romstart": "0x00400000",
        "romsize": "0x00100000",
        "ramstart": "0x20400000",
        "ramsize": "0x00060000",
        "family": "SAMV",
        "defines": {
            "__CM7_REV": "0x0101U",
            "__NVIC_PRIO_BITS": "3U",
            "__Vendor_SysTickConfig": "0U",
            "__MPU_PRESENT": "1U",
            "__VTOR_PRESENT": "1U",
            "__FPU_PRESENT": "1U",
            "__FPU_DP": "1U",
            "__ICACHE_PRESENT": "1U",
            "__DCACHE_PRESENT": "1U",
            "__ITCM_PRESENT": "1U",
            "__DTCM_PRESENT": "1U",
            "__DEBUG_LVL": "1U",
            "__TRACE_LVL": "1U",
            "LITTLE_ENDIAN": "1U",
            "__ARCH_ARM": "1U",
            "__ARCH_ARM_CORTEX_M": "1U",
            "__DEVICE_IS_SAM": "1U"
        }
    },
    {
        "root": "../system/Atmel\\SAMV71_DFP\\3.0.214",
        "series": "SAMV71",
        "device": "ATSAMV71Q21",
        "core": "Cortex-M7",
        "endian": "Little-endian",
        "mpu": "MPU",
        "fpu": "DP_FPU",
        "header": "samv71/include/sam.h",
        "define": "__SAMV71Q21__",
        "romstart": "0x00400000",
        "romsize": "0x00200000",
        "ramstart": "0x20400000",
        "ramsize": "0x00060000",
        "family": "SAMV",
        "defines": {
            "__CM7_REV": "0x0101U",
            "__NVIC_PRIO_BITS": "3U",
            "__Vendor_SysTickConfig": "0U",
            "__MPU_PRESENT": "1U",
            "__VTOR_PRESENT": "1U",
            "__FPU_PRESENT": "1U",
            "__FPU_DP": "1U",
            "__ICACHE_PRESENT": "1U",
            "__DCACHE_PRESENT": "1U",
            "__ITCM_PRESENT": "1U",
            "__DTCM_PRESENT": "1U",
            "__DEBUG_LVL": "1U",
            "__TRACE_LVL": "1U",
            "LITTLE_ENDIAN": "1U",
            "__ARCH_ARM": "1U",
            "__ARCH_ARM_CORTEX_M": "1U",
            "__DEVICE_IS_SAM": "1U"
        }
    },
    {
        "root": "../system/Atmel\\SAMV71_DFP\\3.0.214",
        "series": "SAMV71",
        "device": "ATSAMV71Q21B",
        "core": "Cortex-M7",
        "endian": "Little-endian",
        "mpu": "MPU",
        "fpu": "DP_FPU",
        "header": "samv71b/include/sam.h",
        "define": "__SAMV71Q21B__",
        "romstart": "0x00400000",
        "romsize": "0x00200000",
        "ramstart": "0x20400000",
        "ramsize": "0x00060000",
        "family": "SAMV",
        "defines": {
            "__CM7_REV": "0x0101U",
            "__NVIC_PRIO_BITS": "3U",
            "__Vendor_SysTickConfig": "0U",
            "__MPU_PRESENT": "1U",
            "__VTOR_PRESENT": "1U",
            "__FPU_PRESENT": "1U",
            "__FPU_DP": "1U",
            "__ICACHE_PRESENT": "1U",
            "__DCACHE_PRESENT": "1U",
            "__ITCM_PRESENT": "1U",
            "__DTCM_PRESENT": "1U",
            "__DEBUG_LVL": "1U",
            "__TRACE_LVL": "1U",
            "LITTLE_ENDIAN": "1U",
            "__ARCH_ARM": "1U",
            "__ARCH_ARM_CORTEX_M": "1U",
            "__DEVICE_IS_SAM": "1U"
        }
    }
]