\doxysubsection{FMC\+\_\+\+Bank2\+\_\+3\+\_\+\+Type\+Def Struct Reference}
\hypertarget{struct_f_m_c___bank2__3___type_def}{}\label{struct_f_m_c___bank2__3___type_def}\index{FMC\_Bank2\_3\_TypeDef@{FMC\_Bank2\_3\_TypeDef}}


Flexible Memory Controller Bank2.  




{\ttfamily \#include $<$stm32f398xx.\+h$>$}

\doxysubsubsubsection*{Data Fields}
\begin{DoxyCompactItemize}
\item 
\mbox{\hyperlink{core__cm0_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{group___c_m_s_i_s___device_ga683944fc2dc9071838516a61211460ba}{PCR2}}
\item 
\mbox{\hyperlink{core__cm0_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{group___c_m_s_i_s___device_gaba13a6af1577f1ba0d2f0b4b0826fc6e}{SR2}}
\item 
\mbox{\hyperlink{core__cm0_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{group___c_m_s_i_s___device_ga6462068f44050e8eb926fac9fe4616f1}{PMEM2}}
\item 
\mbox{\hyperlink{core__cm0_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{group___c_m_s_i_s___device_gaf40ee5c849352ce62ce3bede53c077d8}{PATT2}}
\item 
uint32\+\_\+t \mbox{\hyperlink{group___c_m_s_i_s___device_ga616ee0bf6ed744088c6b80762dd7fb88}{RESERVED0}}
\item 
\mbox{\hyperlink{core__cm0_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{group___c_m_s_i_s___device_ga9ee22fc779c938e3f53b189e44a7dea4}{ECCR2}}
\item 
uint32\+\_\+t \mbox{\hyperlink{group___c_m_s_i_s___device_ga047ae1315f859dcef7b4546cb7ad6237}{RESERVED1}}
\item 
uint32\+\_\+t \mbox{\hyperlink{group___c_m_s_i_s___device_ga6ad137c907cf4b99f0457b0b35d9cf66}{RESERVED2}}
\item 
\mbox{\hyperlink{core__cm0_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{group___c_m_s_i_s___device_ga978915d68eff7bc5534c0a9b1b39e55d}{PCR3}}
\item 
\mbox{\hyperlink{core__cm0_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{group___c_m_s_i_s___device_ga0f9fac8999449c641995f53869f66f7c}{SR3}}
\item 
\mbox{\hyperlink{core__cm0_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{group___c_m_s_i_s___device_ga6f713b17377ce443685592c7a07a0074}{PMEM3}}
\item 
\mbox{\hyperlink{core__cm0_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{group___c_m_s_i_s___device_ga538ae21bafacce1a7b5f82dbe060ae4a}{PATT3}}
\item 
uint32\+\_\+t \mbox{\hyperlink{group___c_m_s_i_s___device_gaf2332ba5b55b05ede2065fe54720ab4b}{RESERVED3}}
\item 
\mbox{\hyperlink{core__cm0_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{group___c_m_s_i_s___device_gad7c5a40bbf4521adfb9458c2274077b4}{ECCR3}}
\end{DoxyCompactItemize}


\doxysubsubsection{Detailed Description}
Flexible Memory Controller Bank2. 

The documentation for this struct was generated from the following files\+:\begin{DoxyCompactItemize}
\item 
System/\+Devices/\mbox{\hyperlink{stm32f302xe_8h}{stm32f302xe.\+h}}\item 
System/\+Devices/\mbox{\hyperlink{stm32f303xe_8h}{stm32f303xe.\+h}}\item 
System/\+Devices/\mbox{\hyperlink{stm32f398xx_8h}{stm32f398xx.\+h}}\end{DoxyCompactItemize}
