Loading plugins phase: Elapsed time ==> 0s.126ms
Initializing data phase: Elapsed time ==> 0s.000ms
<CYPRESSTAG name="CyDsfit arguments...">
cydsfit arguments: -.fdsnotice -.fdswarpdepfile=warp_dependencies.txt -.fdselabdepfile=elab_dependencies.txt -.fdsbldfile=generated_files.txt -p C:\Users\JFDuval\Desktop\Work_Folder\Biomech-EE-SVN2\Code\flexsea_1_0\execute-cop\execute-cop.cydsn\execute-cop.cyprj -d CY8C4245LQI-483 -s C:\Users\JFDuval\Desktop\Work_Folder\Biomech-EE-SVN2\Code\flexsea_1_0\execute-cop\execute-cop.cydsn\Generated_Source\PSoC4 -- -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE</CYPRESSTAG>
<CYPRESSTAG name="Design elaboration results...">
</CYPRESSTAG>
Elaboration phase: Elapsed time ==> 2s.170ms
<CYPRESSTAG name="HDL generation results...">
</CYPRESSTAG>
HDL generation phase: Elapsed time ==> 0s.090ms
<CYPRESSTAG name="Synthesis results...">

     | | | | | | |
   _________________
  -|               |-
  -|               |-
  -|               |-
  -|    CYPRESS    |-
  -|               |-
  -|               |-   Warp Verilog Synthesis Compiler: Version 6.3 IR 41
  -|               |-   Copyright (C) 1991-2001 Cypress Semiconductor
   |_______________|
     | | | | | | |

======================================================================
Compiling:  execute-cop.v
Program  :   C:\Program Files (x86)\Cypress\PSoC Creator\3.1\PSoC Creator\warp\bin/warp.exe
Options  :    -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=C:\Users\JFDuval\Desktop\Work_Folder\Biomech-EE-SVN2\Code\flexsea_1_0\execute-cop\execute-cop.cydsn\execute-cop.cyprj -dcpsoc3 execute-cop.v -verilog
======================================================================

======================================================================
Compiling:  execute-cop.v
Program  :   C:\Program Files (x86)\Cypress\PSoC Creator\3.1\PSoC Creator\warp\bin/warp.exe
Options  :    -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=C:\Users\JFDuval\Desktop\Work_Folder\Biomech-EE-SVN2\Code\flexsea_1_0\execute-cop\execute-cop.cydsn\execute-cop.cyprj -dcpsoc3 execute-cop.v -verilog
======================================================================

======================================================================
Compiling:  execute-cop.v
Program  :   vlogfe
Options  :    -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=C:\Users\JFDuval\Desktop\Work_Folder\Biomech-EE-SVN2\Code\flexsea_1_0\execute-cop\execute-cop.cydsn\execute-cop.cyprj -dcpsoc3 -verilog execute-cop.v
======================================================================

vlogfe V6.3 IR 41:  Verilog parser
Fri Mar 06 14:48:42 2015


======================================================================
Compiling:  execute-cop.v
Program  :   vpp
Options  :    -yv2 -q10 execute-cop.v
======================================================================

vpp V6.3 IR 41:  Verilog Pre-Processor
Fri Mar 06 14:48:42 2015

Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\3.1\PSoC Creator\warp\..\psoc\content\cyprimitives\CyPrimitives.cylib\and_v1_0\and_v1_0.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\3.1\PSoC Creator\warp\..\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\B_Timer_v2_70\B_Timer_v2_70.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\3.1\PSoC Creator\warp\lib\common\cypress.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\3.1\PSoC Creator\warp\lib\common\cy_psoc3_inc.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\3.1\PSoC Creator\warp\..\psoc\content\cyprimitives\CyPrimitives.cylib\ZeroTerminal\ZeroTerminal.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\3.1\PSoC Creator\warp\..\psoc\content\cyprimitives\CyPrimitives.cylib\cy_virtualmux_v1_0\cy_virtualmux_v1_0.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\3.1\PSoC Creator\warp\..\psoc\content\cyprimitives\CyPrimitives.cylib\or_v1_0\or_v1_0.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\3.1\PSoC Creator\warp\..\psoc\content\cyprimitives\CyPrimitives.cylib\cy_analog_virtualmux_v1_0\cy_analog_virtualmux_v1_0.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\3.1\PSoC Creator\warp\..\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\Bus_Connect_v2_0\Bus_Connect_v2_0.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\3.1\PSoC Creator\warp\lib\common\cypress.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\3.1\PSoC Creator\warp\..\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\AMux_v1_80\AMux_v1_80.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\3.1\PSoC Creator\warp\lib\common\cypress.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\3.1\PSoC Creator\warp\..\psoc\content\cyprimitives\CyPrimitives.cylib\OneTerminal\OneTerminal.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\3.1\PSoC Creator\warp\..\psoc\content\cyprimitives\CyPrimitives.cylib\CyControlReg_v1_70\CyControlReg_v1_70.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\3.1\PSoC Creator\warp\lib\common\cypress.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\3.1\PSoC Creator\warp\..\psoc\content\cyprimitives\CyPrimitives.cylib\cy_constant_v1_0\cy_constant_v1_0.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\3.1\PSoC Creator\warp\..\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\DigitalComp_v1_0\DigitalComp_v1_0.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\3.1\PSoC Creator\warp\..\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\BasicCounter_v1_0\BasicCounter_v1_0.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\3.1\PSoC Creator\warp\lib\common\cypress.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\3.1\PSoC Creator\warp\..\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\EdgeDetect_v1_0\EdgeDetect_v1_0.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\3.1\PSoC Creator\warp\lib\common\cypress.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\3.1\PSoC Creator\warp\..\psoc\content\cyprimitives\CyPrimitives.cylib\cy_tff_v1_0\cy_tff_v1_0.v'

vpp:  No errors.

Library 'work' => directory 'lcpsoc3'
General_symbol_table
General_symbol_table
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.1\PSoC Creator\warp\lib\common\std.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.1\PSoC Creator\warp\lib\common\cypress.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.1\PSoC Creator\warp\lib\common\work\cypress.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.1\PSoC Creator\warp\lib\ieee\work\stdlogic.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.1\PSoC Creator\warp\lib\common\stdlogic\lpmpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.1\PSoC Creator\warp\lib\common\stdlogic\rtlpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.1\PSoC Creator\warp\lib\common\stdlogic\mod_cnst.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.1\PSoC Creator\warp\lib\common\stdlogic\mod_mthv.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.1\PSoC Creator\warp\lib\common\stdlogic\mod_genv.vif'.
Using control file 'execute-cop.ctl'.
C:\Program Files (x86)\Cypress\PSoC Creator\3.1\PSoC Creator\warp\..\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\B_Timer_v2_70\B_Timer_v2_70.v (line 368, col 46):  Note: Substituting module 'cmp_vv_vv' for '='.
C:\Program Files (x86)\Cypress\PSoC Creator\3.1\PSoC Creator\warp\..\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\B_Timer_v2_70\B_Timer_v2_70.v (line 374, col 62):  Note: Substituting module 'add_vv_vv' for '+'.
C:\Program Files (x86)\Cypress\PSoC Creator\3.1\PSoC Creator\warp\..\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\BasicCounter_v1_0\BasicCounter_v1_0.v (line 59, col 28):  Note: Substituting module 'add_vi_vv' for '+'.
execute-cop.v (line 3674, col 52):  Note: Substituting module 'cmp_vv_vv' for '>='.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.1\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3pkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.1\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3.vif'.

vlogfe:  No errors.


======================================================================
Compiling:  execute-cop.v
Program  :   tovif
Options  :    -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=C:\Users\JFDuval\Desktop\Work_Folder\Biomech-EE-SVN2\Code\flexsea_1_0\execute-cop\execute-cop.cydsn\execute-cop.cyprj -dcpsoc3 -verilog execute-cop.v
======================================================================

tovif V6.3 IR 41:  High-level synthesis
Fri Mar 06 14:48:43 2015

Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.1\PSoC Creator\warp\lib\common\std.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.1\PSoC Creator\warp\lib\common\cypress.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.1\PSoC Creator\warp\lib\common\work\cypress.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.1\PSoC Creator\warp\lib\ieee\work\stdlogic.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.1\PSoC Creator\warp\lib\common\stdlogic\lpmpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.1\PSoC Creator\warp\lib\common\stdlogic\rtlpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.1\PSoC Creator\warp\lib\common\stdlogic\mod_cnst.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.1\PSoC Creator\warp\lib\common\stdlogic\mod_mthv.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.1\PSoC Creator\warp\lib\common\stdlogic\mod_genv.vif'.
Linking 'C:\Users\JFDuval\Desktop\Work_Folder\Biomech-EE-SVN2\Code\flexsea_1_0\execute-cop\execute-cop.cydsn\codegentemp\execute-cop.ctl'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.1\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\and_v1_0\and_v1_0.v'.
Linking 'C:\Users\JFDuval\Desktop\Work_Folder\Biomech-EE-SVN2\Code\flexsea_1_0\execute-cop\execute-cop.cydsn\codegentemp\execute-cop.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.1\PSoC Creator\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\B_Timer_v2_70\B_Timer_v2_70.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.1\PSoC Creator\warp\lib\common\cypress.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.1\PSoC Creator\warp\lib\common\cy_psoc3_inc.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.1\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\ZeroTerminal\ZeroTerminal.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.1\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\cy_virtualmux_v1_0\cy_virtualmux_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.1\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\or_v1_0\or_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.1\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\cy_analog_virtualmux_v1_0\cy_analog_virtualmux_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.1\PSoC Creator\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\Bus_Connect_v2_0\Bus_Connect_v2_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.1\PSoC Creator\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\AMux_v1_80\AMux_v1_80.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.1\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\OneTerminal\OneTerminal.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.1\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\CyControlReg_v1_70\CyControlReg_v1_70.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.1\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\cy_constant_v1_0\cy_constant_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.1\PSoC Creator\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\DigitalComp_v1_0\DigitalComp_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.1\PSoC Creator\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\BasicCounter_v1_0\BasicCounter_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.1\PSoC Creator\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\EdgeDetect_v1_0\EdgeDetect_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.1\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\cy_tff_v1_0\cy_tff_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.1\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3pkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.1\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.1\PSoC Creator\warp\lib\lcpsoc3\stdlogic\mod_cnst.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.1\PSoC Creator\warp\lib\common\stdlogic\mcompare.vif'.

tovif:  No errors.


======================================================================
Compiling:  execute-cop.v
Program  :   topld
Options  :    -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=C:\Users\JFDuval\Desktop\Work_Folder\Biomech-EE-SVN2\Code\flexsea_1_0\execute-cop\execute-cop.cydsn\execute-cop.cyprj -dcpsoc3 -verilog execute-cop.v
======================================================================

topld V6.3 IR 41:  Synthesis and optimization
Fri Mar 06 14:48:44 2015

Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.1\PSoC Creator\warp\lib\common\std.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.1\PSoC Creator\warp\lib\common\cypress.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.1\PSoC Creator\warp\lib\common\work\cypress.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.1\PSoC Creator\warp\lib\ieee\work\stdlogic.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.1\PSoC Creator\warp\lib\common\stdlogic\lpmpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.1\PSoC Creator\warp\lib\common\stdlogic\rtlpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.1\PSoC Creator\warp\lib\common\stdlogic\mod_cnst.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.1\PSoC Creator\warp\lib\common\stdlogic\mod_mthv.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.1\PSoC Creator\warp\lib\common\stdlogic\mod_genv.vif'.
Linking 'C:\Users\JFDuval\Desktop\Work_Folder\Biomech-EE-SVN2\Code\flexsea_1_0\execute-cop\execute-cop.cydsn\codegentemp\execute-cop.ctl'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.1\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\and_v1_0\and_v1_0.v'.
Linking 'C:\Users\JFDuval\Desktop\Work_Folder\Biomech-EE-SVN2\Code\flexsea_1_0\execute-cop\execute-cop.cydsn\codegentemp\execute-cop.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.1\PSoC Creator\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\B_Timer_v2_70\B_Timer_v2_70.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.1\PSoC Creator\warp\lib\common\cypress.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.1\PSoC Creator\warp\lib\common\cy_psoc3_inc.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.1\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\ZeroTerminal\ZeroTerminal.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.1\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\cy_virtualmux_v1_0\cy_virtualmux_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.1\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\or_v1_0\or_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.1\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\cy_analog_virtualmux_v1_0\cy_analog_virtualmux_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.1\PSoC Creator\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\Bus_Connect_v2_0\Bus_Connect_v2_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.1\PSoC Creator\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\AMux_v1_80\AMux_v1_80.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.1\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\OneTerminal\OneTerminal.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.1\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\CyControlReg_v1_70\CyControlReg_v1_70.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.1\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\cy_constant_v1_0\cy_constant_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.1\PSoC Creator\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\DigitalComp_v1_0\DigitalComp_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.1\PSoC Creator\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\BasicCounter_v1_0\BasicCounter_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.1\PSoC Creator\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\EdgeDetect_v1_0\EdgeDetect_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.1\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\cy_tff_v1_0\cy_tff_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.1\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3pkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.1\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.1\PSoC Creator\warp\lib\lcpsoc3\stdlogic\mod_cnst.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.1\PSoC Creator\warp\lib\common\stdlogic\mcompare.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.1\PSoC Creator\warp\lib\lcpsoc3\stdlogic\cpsoc3.vif'.

----------------------------------------------------------
Detecting unused logic.
----------------------------------------------------------
    User names
	\Timer_1:TimerUDB:ctrl_ten\
	\Timer_1:TimerUDB:ctrl_cmode_0\
	\Timer_1:TimerUDB:ctrl_tmode_1\
	\Timer_1:TimerUDB:ctrl_tmode_0\
	\Timer_1:TimerUDB:ctrl_ic_1\
	\Timer_1:TimerUDB:ctrl_ic_0\
	Net_64
	Net_63
	\I2C_1:Net_682\
	\I2C_1:uncfg_rx_irq\
	\I2C_1:Net_754\
	\I2C_1:Net_767\
	\I2C_1:Net_547\
	\I2C_1:Net_891\
	\I2C_1:Net_474\
	\I2C_1:Net_899\
	\ADC_SAR_Seq_1:Net_3125\
	\ADC_SAR_Seq_1:Net_3126\
	Net_170
	Net_171
	Net_172
	Net_174
	Net_175
	Net_176
	Net_177
	\BasicCounter_1:MODULE_1:b_31\
	\BasicCounter_1:MODULE_1:b_30\
	\BasicCounter_1:MODULE_1:b_29\
	\BasicCounter_1:MODULE_1:b_28\
	\BasicCounter_1:MODULE_1:b_27\
	\BasicCounter_1:MODULE_1:b_26\
	\BasicCounter_1:MODULE_1:b_25\
	\BasicCounter_1:MODULE_1:b_24\
	\BasicCounter_1:MODULE_1:b_23\
	\BasicCounter_1:MODULE_1:b_22\
	\BasicCounter_1:MODULE_1:b_21\
	\BasicCounter_1:MODULE_1:b_20\
	\BasicCounter_1:MODULE_1:b_19\
	\BasicCounter_1:MODULE_1:b_18\
	\BasicCounter_1:MODULE_1:b_17\
	\BasicCounter_1:MODULE_1:b_16\
	\BasicCounter_1:MODULE_1:b_15\
	\BasicCounter_1:MODULE_1:b_14\
	\BasicCounter_1:MODULE_1:b_13\
	\BasicCounter_1:MODULE_1:b_12\
	\BasicCounter_1:MODULE_1:b_11\
	\BasicCounter_1:MODULE_1:b_10\
	\BasicCounter_1:MODULE_1:b_9\
	\BasicCounter_1:MODULE_1:b_8\
	\BasicCounter_1:MODULE_1:b_7\
	\BasicCounter_1:MODULE_1:b_6\
	\BasicCounter_1:MODULE_1:b_5\
	\BasicCounter_1:MODULE_1:b_4\
	\BasicCounter_1:MODULE_1:b_3\
	\BasicCounter_1:MODULE_1:b_2\
	\BasicCounter_1:MODULE_1:b_1\
	\BasicCounter_1:MODULE_1:b_0\
	\BasicCounter_1:MODULE_1:g2:a0:a_31\
	\BasicCounter_1:MODULE_1:g2:a0:a_30\
	\BasicCounter_1:MODULE_1:g2:a0:a_29\
	\BasicCounter_1:MODULE_1:g2:a0:a_28\
	\BasicCounter_1:MODULE_1:g2:a0:a_27\
	\BasicCounter_1:MODULE_1:g2:a0:a_26\
	\BasicCounter_1:MODULE_1:g2:a0:a_25\
	\BasicCounter_1:MODULE_1:g2:a0:a_24\
	\BasicCounter_1:MODULE_1:g2:a0:b_31\
	\BasicCounter_1:MODULE_1:g2:a0:b_30\
	\BasicCounter_1:MODULE_1:g2:a0:b_29\
	\BasicCounter_1:MODULE_1:g2:a0:b_28\
	\BasicCounter_1:MODULE_1:g2:a0:b_27\
	\BasicCounter_1:MODULE_1:g2:a0:b_26\
	\BasicCounter_1:MODULE_1:g2:a0:b_25\
	\BasicCounter_1:MODULE_1:g2:a0:b_24\
	\BasicCounter_1:MODULE_1:g2:a0:b_23\
	\BasicCounter_1:MODULE_1:g2:a0:b_22\
	\BasicCounter_1:MODULE_1:g2:a0:b_21\
	\BasicCounter_1:MODULE_1:g2:a0:b_20\
	\BasicCounter_1:MODULE_1:g2:a0:b_19\
	\BasicCounter_1:MODULE_1:g2:a0:b_18\
	\BasicCounter_1:MODULE_1:g2:a0:b_17\
	\BasicCounter_1:MODULE_1:g2:a0:b_16\
	\BasicCounter_1:MODULE_1:g2:a0:b_15\
	\BasicCounter_1:MODULE_1:g2:a0:b_14\
	\BasicCounter_1:MODULE_1:g2:a0:b_13\
	\BasicCounter_1:MODULE_1:g2:a0:b_12\
	\BasicCounter_1:MODULE_1:g2:a0:b_11\
	\BasicCounter_1:MODULE_1:g2:a0:b_10\
	\BasicCounter_1:MODULE_1:g2:a0:b_9\
	\BasicCounter_1:MODULE_1:g2:a0:b_8\
	\BasicCounter_1:MODULE_1:g2:a0:b_7\
	\BasicCounter_1:MODULE_1:g2:a0:b_6\
	\BasicCounter_1:MODULE_1:g2:a0:b_5\
	\BasicCounter_1:MODULE_1:g2:a0:b_4\
	\BasicCounter_1:MODULE_1:g2:a0:b_3\
	\BasicCounter_1:MODULE_1:g2:a0:b_2\
	\BasicCounter_1:MODULE_1:g2:a0:b_1\
	\BasicCounter_1:MODULE_1:g2:a0:b_0\
	\BasicCounter_1:MODULE_1:g2:a0:s_31\
	\BasicCounter_1:MODULE_1:g2:a0:s_30\
	\BasicCounter_1:MODULE_1:g2:a0:s_29\
	\BasicCounter_1:MODULE_1:g2:a0:s_28\
	\BasicCounter_1:MODULE_1:g2:a0:s_27\
	\BasicCounter_1:MODULE_1:g2:a0:s_26\
	\BasicCounter_1:MODULE_1:g2:a0:s_25\
	\BasicCounter_1:MODULE_1:g2:a0:s_24\
	\BasicCounter_1:MODULE_1:g2:a0:s_23\
	\BasicCounter_1:MODULE_1:g2:a0:s_22\
	\BasicCounter_1:MODULE_1:g2:a0:s_21\
	\BasicCounter_1:MODULE_1:g2:a0:s_20\
	\BasicCounter_1:MODULE_1:g2:a0:s_19\
	\BasicCounter_1:MODULE_1:g2:a0:s_18\
	\BasicCounter_1:MODULE_1:g2:a0:s_17\
	\BasicCounter_1:MODULE_1:g2:a0:s_16\
	\BasicCounter_1:MODULE_1:g2:a0:s_15\
	\BasicCounter_1:MODULE_1:g2:a0:s_14\
	\BasicCounter_1:MODULE_1:g2:a0:s_13\
	\BasicCounter_1:MODULE_1:g2:a0:s_12\
	\BasicCounter_1:MODULE_1:g2:a0:s_11\
	\BasicCounter_1:MODULE_1:g2:a0:s_10\
	\BasicCounter_1:MODULE_1:g2:a0:s_9\
	\BasicCounter_1:MODULE_1:g2:a0:s_8\
	\BasicCounter_1:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_31\
	\BasicCounter_1:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_30\
	\BasicCounter_1:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_29\
	\BasicCounter_1:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_28\
	\BasicCounter_1:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_27\
	\BasicCounter_1:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_26\
	\BasicCounter_1:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_25\
	\MODULE_2:g1:a0:gx:u0:xnor_array_6\
	\MODULE_2:g1:a0:gx:u0:xnor_array_3\
	\MODULE_2:g1:a0:gx:u0:xnor_array_0\
	\MODULE_2:g1:a0:gx:u0:aeqb_0\
	\MODULE_2:g1:a0:gx:u0:eq_0\
	\MODULE_2:g1:a0:gx:u0:eq_1\
	\MODULE_2:g1:a0:gx:u0:eq_2\
	\MODULE_2:g1:a0:gx:u0:eq_3\
	\MODULE_2:g1:a0:gx:u0:eq_4\
	\MODULE_2:g1:a0:gx:u0:eq_5\
	\MODULE_2:g1:a0:gx:u0:eq_6\
	\MODULE_2:g1:a0:gx:u0:eq_7\
	\MODULE_2:g1:a0:gx:u0:eqi_0\
	\MODULE_2:g1:a0:gx:u0:aeqb_1\
	\MODULE_2:g1:a0:gx:u0:agbi_0\
	\MODULE_2:g1:a0:xeq\
	\MODULE_2:g1:a0:xneq\
	\MODULE_2:g1:a0:xlt\
	\MODULE_2:g1:a0:xlte\
	\MODULE_2:g1:a0:xgt\
	\MODULE_2:lt\
	\MODULE_2:eq\
	\MODULE_2:gt\
	\MODULE_2:lte\
	\MODULE_2:neq\

    Synthesized names
	\BasicCounter_1:add_vi_vv_MODGEN_2_31\
	\BasicCounter_1:add_vi_vv_MODGEN_2_30\
	\BasicCounter_1:add_vi_vv_MODGEN_2_29\
	\BasicCounter_1:add_vi_vv_MODGEN_2_28\
	\BasicCounter_1:add_vi_vv_MODGEN_2_27\
	\BasicCounter_1:add_vi_vv_MODGEN_2_26\
	\BasicCounter_1:add_vi_vv_MODGEN_2_25\
	\BasicCounter_1:add_vi_vv_MODGEN_2_24\
	\BasicCounter_1:add_vi_vv_MODGEN_2_23\
	\BasicCounter_1:add_vi_vv_MODGEN_2_22\
	\BasicCounter_1:add_vi_vv_MODGEN_2_21\
	\BasicCounter_1:add_vi_vv_MODGEN_2_20\
	\BasicCounter_1:add_vi_vv_MODGEN_2_19\
	\BasicCounter_1:add_vi_vv_MODGEN_2_18\
	\BasicCounter_1:add_vi_vv_MODGEN_2_17\
	\BasicCounter_1:add_vi_vv_MODGEN_2_16\
	\BasicCounter_1:add_vi_vv_MODGEN_2_15\
	\BasicCounter_1:add_vi_vv_MODGEN_2_14\
	\BasicCounter_1:add_vi_vv_MODGEN_2_13\
	\BasicCounter_1:add_vi_vv_MODGEN_2_12\
	\BasicCounter_1:add_vi_vv_MODGEN_2_11\
	\BasicCounter_1:add_vi_vv_MODGEN_2_10\
	\BasicCounter_1:add_vi_vv_MODGEN_2_9\
	\BasicCounter_1:add_vi_vv_MODGEN_2_8\

Deleted 153 User equations/components.
Deleted 24 Synthesized equations/components.

------------------------------------------------------
Alias Detection
------------------------------------------------------
Aliasing one to tmpOE__H1_net_0
Aliasing tmpOE__L1_net_0 to tmpOE__H1_net_0
Aliasing tmpOE__H2_net_0 to tmpOE__H1_net_0
Aliasing tmpOE__L2_net_0 to tmpOE__H1_net_0
Aliasing tmpOE__H3_net_0 to tmpOE__H1_net_0
Aliasing tmpOE__L3_net_0 to tmpOE__H1_net_0
Aliasing tmpOE__PWMH1_net_0 to tmpOE__H1_net_0
Aliasing tmpOE__PWML1_net_0 to tmpOE__H1_net_0
Aliasing tmpOE__PWMH2_net_0 to tmpOE__H1_net_0
Aliasing tmpOE__PWML2_net_0 to tmpOE__H1_net_0
Aliasing tmpOE__PWMH3_net_0 to tmpOE__H1_net_0
Aliasing tmpOE__PWML3_net_0 to tmpOE__H1_net_0
Aliasing \Timer_1:TimerUDB:ctrl_cmode_1\ to zero
Aliasing \Timer_1:TimerUDB:trigger_enable\ to tmpOE__H1_net_0
Aliasing \Timer_1:TimerUDB:status_6\ to zero
Aliasing \Timer_1:TimerUDB:status_5\ to zero
Aliasing \Timer_1:TimerUDB:status_4\ to zero
Aliasing \Timer_1:TimerUDB:status_0\ to \Timer_1:TimerUDB:tc_i\
Aliasing Net_12 to zero
Aliasing \I2C_1:Net_459\ to zero
Aliasing \I2C_1:Net_452\ to zero
Aliasing \I2C_1:Net_676\ to zero
Aliasing \I2C_1:Net_245\ to zero
Aliasing \I2C_1:Net_416\ to zero
Aliasing \I2C_1:tmpOE__sda_net_0\ to tmpOE__H1_net_0
Aliasing \I2C_1:tmpOE__scl_net_0\ to tmpOE__H1_net_0
Aliasing \I2C_1:Net_747\ to zero
Aliasing \ADC_SAR_Seq_1:Net_3107\ to zero
Aliasing \ADC_SAR_Seq_1:Net_3106\ to zero
Aliasing \ADC_SAR_Seq_1:Net_3105\ to zero
Aliasing \ADC_SAR_Seq_1:Net_3104\ to zero
Aliasing \ADC_SAR_Seq_1:Net_3103\ to zero
Aliasing \ADC_SAR_Seq_1:Net_3207_1\ to zero
Aliasing \ADC_SAR_Seq_1:Net_3207_0\ to zero
Aliasing \ADC_SAR_Seq_1:Net_3235\ to zero
Aliasing tmpOE__VB_SNS_net_0 to tmpOE__H1_net_0
Aliasing tmpOE__VG_SNS_net_0 to tmpOE__H1_net_0
Aliasing tmpOE__TEMP_net_0 to tmpOE__H1_net_0
Aliasing tmpOE__MV1_net_0 to tmpOE__H1_net_0
Aliasing tmpOE__WDCLK_net_0 to tmpOE__H1_net_0
Aliasing tmpOE__SL_EN_net_0 to tmpOE__H1_net_0
Aliasing tmpOE__SL_CLK_net_0 to tmpOE__H1_net_0
Aliasing tmpOE__ELED_net_0 to tmpOE__H1_net_0
Aliasing tmpOE__MV3_net_0 to tmpOE__H1_net_0
Aliasing tmpOE__MV2_net_0 to tmpOE__H1_net_0
Aliasing tmpOE__MUXO_net_0 to tmpOE__H1_net_0
Aliasing tmpOE__AOP_IN_net_0 to tmpOE__H1_net_0
Aliasing tmpOE__AOP_OUT_net_0 to tmpOE__H1_net_0
Aliasing \IDAC_1:Net_3\ to tmpOE__H1_net_0
Aliasing tmpOE__REF_net_0 to tmpOE__H1_net_0
Aliasing tmpOE__CS1_net_0 to tmpOE__H1_net_0
Aliasing tmpOE__CS2_net_0 to tmpOE__H1_net_0
Aliasing tmpOE__CS3_net_0 to tmpOE__H1_net_0
Aliasing \Control_Reg_1:clk\ to zero
Aliasing \Control_Reg_1:rst\ to zero
Aliasing tmpOE__M3V3_net_0 to tmpOE__H1_net_0
Aliasing Net_271 to tmpOE__H1_net_0
Aliasing \BasicCounter_1:MODULE_1:g2:a0:a_23\ to zero
Aliasing \BasicCounter_1:MODULE_1:g2:a0:a_22\ to zero
Aliasing \BasicCounter_1:MODULE_1:g2:a0:a_21\ to zero
Aliasing \BasicCounter_1:MODULE_1:g2:a0:a_20\ to zero
Aliasing \BasicCounter_1:MODULE_1:g2:a0:a_19\ to zero
Aliasing \BasicCounter_1:MODULE_1:g2:a0:a_18\ to zero
Aliasing \BasicCounter_1:MODULE_1:g2:a0:a_17\ to zero
Aliasing \BasicCounter_1:MODULE_1:g2:a0:a_16\ to zero
Aliasing \BasicCounter_1:MODULE_1:g2:a0:a_15\ to zero
Aliasing \BasicCounter_1:MODULE_1:g2:a0:a_14\ to zero
Aliasing \BasicCounter_1:MODULE_1:g2:a0:a_13\ to zero
Aliasing \BasicCounter_1:MODULE_1:g2:a0:a_12\ to zero
Aliasing \BasicCounter_1:MODULE_1:g2:a0:a_11\ to zero
Aliasing \BasicCounter_1:MODULE_1:g2:a0:a_10\ to zero
Aliasing \BasicCounter_1:MODULE_1:g2:a0:a_9\ to zero
Aliasing \BasicCounter_1:MODULE_1:g2:a0:a_8\ to zero
Aliasing \BasicCounter_1:MODULE_1:g2:a0:g1:z1:s0:g1:u0:b_0\ to tmpOE__H1_net_0
Aliasing Net_139 to tmpOE__H1_net_0
Aliasing \Control_Reg_2:clk\ to zero
Aliasing \Control_Reg_2:rst\ to zero
Aliasing MODIN2_7 to \BasicCounter_1:MODIN1_7\
Aliasing MODIN2_6 to \BasicCounter_1:MODIN1_6\
Aliasing MODIN2_5 to \BasicCounter_1:MODIN1_5\
Aliasing MODIN2_4 to \BasicCounter_1:MODIN1_4\
Aliasing MODIN2_3 to \BasicCounter_1:MODIN1_3\
Aliasing MODIN2_2 to \BasicCounter_1:MODIN1_2\
Aliasing MODIN2_1 to \BasicCounter_1:MODIN1_1\
Aliasing MODIN2_0 to \BasicCounter_1:MODIN1_0\
Aliasing \MODULE_2:g1:a0:gx:u0:albi_3\ to zero
Aliasing \MODULE_2:g1:a0:gx:u0:agbi_3\ to zero
Aliasing \Timer_1:TimerUDB:capture_last\\D\ to zero
Aliasing \Timer_1:TimerUDB:hwEnable_reg\\D\ to \Timer_1:TimerUDB:run_mode\
Aliasing \Timer_1:TimerUDB:capture_out_reg_i\\D\ to \Timer_1:TimerUDB:capt_fifo_load_int\
Removing Rhs of wire Net_3[1] = \Control_Reg_1:control_out_0\[587]
Removing Rhs of wire Net_3[1] = \Control_Reg_1:control_0\[610]
Removing Lhs of wire one[19] = tmpOE__H1_net_0[14]
Removing Lhs of wire tmpOE__L1_net_0[22] = tmpOE__H1_net_0[14]
Removing Lhs of wire tmpOE__H2_net_0[28] = tmpOE__H1_net_0[14]
Removing Lhs of wire tmpOE__L2_net_0[34] = tmpOE__H1_net_0[14]
Removing Lhs of wire tmpOE__H3_net_0[40] = tmpOE__H1_net_0[14]
Removing Lhs of wire tmpOE__L3_net_0[46] = tmpOE__H1_net_0[14]
Removing Lhs of wire tmpOE__PWMH1_net_0[52] = tmpOE__H1_net_0[14]
Removing Lhs of wire tmpOE__PWML1_net_0[57] = tmpOE__H1_net_0[14]
Removing Lhs of wire tmpOE__PWMH2_net_0[62] = tmpOE__H1_net_0[14]
Removing Lhs of wire tmpOE__PWML2_net_0[67] = tmpOE__H1_net_0[14]
Removing Lhs of wire tmpOE__PWMH3_net_0[72] = tmpOE__H1_net_0[14]
Removing Lhs of wire tmpOE__PWML3_net_0[77] = tmpOE__H1_net_0[14]
Removing Lhs of wire \Timer_1:TimerUDB:ctrl_enable\[95] = \Timer_1:TimerUDB:control_7\[87]
Removing Lhs of wire \Timer_1:TimerUDB:ctrl_cmode_1\[97] = zero[18]
Removing Rhs of wire \Timer_1:TimerUDB:timer_enable\[106] = \Timer_1:TimerUDB:runmode_enable\[119]
Removing Rhs of wire \Timer_1:TimerUDB:run_mode\[107] = \Timer_1:TimerUDB:hwEnable\[108]
Removing Lhs of wire \Timer_1:TimerUDB:run_mode\[107] = \Timer_1:TimerUDB:control_7\[87]
Removing Lhs of wire \Timer_1:TimerUDB:trigger_enable\[110] = tmpOE__H1_net_0[14]
Removing Lhs of wire \Timer_1:TimerUDB:tc_i\[112] = \Timer_1:TimerUDB:status_tc\[109]
Removing Lhs of wire \Timer_1:TimerUDB:capt_fifo_load_int\[118] = \Timer_1:TimerUDB:capt_fifo_load\[105]
Removing Lhs of wire \Timer_1:TimerUDB:status_6\[121] = zero[18]
Removing Lhs of wire \Timer_1:TimerUDB:status_5\[122] = zero[18]
Removing Lhs of wire \Timer_1:TimerUDB:status_4\[123] = zero[18]
Removing Lhs of wire \Timer_1:TimerUDB:status_0\[124] = \Timer_1:TimerUDB:status_tc\[109]
Removing Lhs of wire \Timer_1:TimerUDB:status_1\[125] = \Timer_1:TimerUDB:capt_fifo_load\[105]
Removing Rhs of wire \Timer_1:TimerUDB:status_2\[126] = \Timer_1:TimerUDB:fifo_full\[127]
Removing Rhs of wire \Timer_1:TimerUDB:status_3\[128] = \Timer_1:TimerUDB:fifo_nempty\[129]
Removing Lhs of wire Net_12[131] = zero[18]
Removing Lhs of wire \Timer_1:TimerUDB:cs_addr_2\[133] = zero[18]
Removing Lhs of wire \Timer_1:TimerUDB:cs_addr_1\[134] = \Timer_1:TimerUDB:trig_reg\[120]
Removing Lhs of wire \Timer_1:TimerUDB:cs_addr_0\[135] = \Timer_1:TimerUDB:per_zero\[111]
Removing Lhs of wire \I2C_1:Net_459\[169] = zero[18]
Removing Lhs of wire \I2C_1:Net_652\[170] = zero[18]
Removing Lhs of wire \I2C_1:Net_452\[171] = zero[18]
Removing Lhs of wire \I2C_1:Net_676\[172] = zero[18]
Removing Lhs of wire \I2C_1:Net_245\[173] = zero[18]
Removing Lhs of wire \I2C_1:Net_416\[174] = zero[18]
Removing Lhs of wire \I2C_1:Net_654\[175] = zero[18]
Removing Lhs of wire \I2C_1:SCBclock\[178] = \I2C_1:Net_847\[168]
Removing Lhs of wire \I2C_1:Net_653\[179] = zero[18]
Removing Lhs of wire \I2C_1:Net_909\[180] = zero[18]
Removing Lhs of wire \I2C_1:Net_663\[181] = zero[18]
Removing Lhs of wire \I2C_1:tmpOE__sda_net_0\[183] = tmpOE__H1_net_0[14]
Removing Lhs of wire \I2C_1:tmpOE__scl_net_0\[189] = tmpOE__H1_net_0[14]
Removing Lhs of wire \I2C_1:Net_739\[198] = zero[18]
Removing Lhs of wire \I2C_1:Net_747\[199] = zero[18]
Removing Lhs of wire \ADC_SAR_Seq_1:Net_3107\[307] = zero[18]
Removing Lhs of wire \ADC_SAR_Seq_1:Net_3106\[308] = zero[18]
Removing Lhs of wire \ADC_SAR_Seq_1:Net_3105\[309] = zero[18]
Removing Lhs of wire \ADC_SAR_Seq_1:Net_3104\[310] = zero[18]
Removing Lhs of wire \ADC_SAR_Seq_1:Net_3103\[311] = zero[18]
Removing Lhs of wire \ADC_SAR_Seq_1:Net_17\[368] = \ADC_SAR_Seq_1:Net_1845\[223]
Removing Lhs of wire \ADC_SAR_Seq_1:Net_3207_1\[390] = zero[18]
Removing Lhs of wire \ADC_SAR_Seq_1:Net_3207_0\[391] = zero[18]
Removing Lhs of wire \ADC_SAR_Seq_1:Net_3235\[392] = zero[18]
Removing Lhs of wire tmpOE__VB_SNS_net_0[456] = tmpOE__H1_net_0[14]
Removing Lhs of wire tmpOE__VG_SNS_net_0[462] = tmpOE__H1_net_0[14]
Removing Lhs of wire tmpOE__TEMP_net_0[468] = tmpOE__H1_net_0[14]
Removing Lhs of wire tmpOE__MV1_net_0[474] = tmpOE__H1_net_0[14]
Removing Lhs of wire tmpOE__WDCLK_net_0[480] = tmpOE__H1_net_0[14]
Removing Lhs of wire tmpOE__SL_EN_net_0[486] = tmpOE__H1_net_0[14]
Removing Lhs of wire tmpOE__SL_CLK_net_0[492] = tmpOE__H1_net_0[14]
Removing Lhs of wire tmpOE__ELED_net_0[498] = tmpOE__H1_net_0[14]
Removing Lhs of wire tmpOE__MV3_net_0[504] = tmpOE__H1_net_0[14]
Removing Lhs of wire tmpOE__MV2_net_0[510] = tmpOE__H1_net_0[14]
Removing Lhs of wire tmpOE__MUXO_net_0[532] = tmpOE__H1_net_0[14]
Removing Lhs of wire tmpOE__AOP_IN_net_0[538] = tmpOE__H1_net_0[14]
Removing Lhs of wire tmpOE__AOP_OUT_net_0[544] = tmpOE__H1_net_0[14]
Removing Lhs of wire \IDAC_1:Net_3\[559] = tmpOE__H1_net_0[14]
Removing Lhs of wire tmpOE__REF_net_0[561] = tmpOE__H1_net_0[14]
Removing Lhs of wire tmpOE__CS1_net_0[568] = tmpOE__H1_net_0[14]
Removing Lhs of wire tmpOE__CS2_net_0[574] = tmpOE__H1_net_0[14]
Removing Lhs of wire tmpOE__CS3_net_0[580] = tmpOE__H1_net_0[14]
Removing Lhs of wire \Control_Reg_1:clk\[585] = zero[18]
Removing Lhs of wire \Control_Reg_1:rst\[586] = zero[18]
Removing Lhs of wire tmpOE__M3V3_net_0[612] = tmpOE__H1_net_0[14]
Removing Lhs of wire Net_271[618] = tmpOE__H1_net_0[14]
Removing Rhs of wire Net_111[619] = cmp_vv_vv_MODGEN_1[620]
Removing Rhs of wire Net_111[619] = \MODULE_2:g1:a0:xgte\[995]
Removing Rhs of wire Net_318[621] = cy_tff_1[841]
Removing Lhs of wire \BasicCounter_1:add_vi_vv_MODGEN_2_7\[624] = \BasicCounter_1:MODULE_1:g2:a0:s_7\[791]
Removing Lhs of wire \BasicCounter_1:add_vi_vv_MODGEN_2_6\[626] = \BasicCounter_1:MODULE_1:g2:a0:s_6\[792]
Removing Lhs of wire \BasicCounter_1:add_vi_vv_MODGEN_2_5\[628] = \BasicCounter_1:MODULE_1:g2:a0:s_5\[793]
Removing Lhs of wire \BasicCounter_1:add_vi_vv_MODGEN_2_4\[630] = \BasicCounter_1:MODULE_1:g2:a0:s_4\[794]
Removing Lhs of wire \BasicCounter_1:add_vi_vv_MODGEN_2_3\[632] = \BasicCounter_1:MODULE_1:g2:a0:s_3\[795]
Removing Lhs of wire \BasicCounter_1:add_vi_vv_MODGEN_2_2\[634] = \BasicCounter_1:MODULE_1:g2:a0:s_2\[796]
Removing Lhs of wire \BasicCounter_1:add_vi_vv_MODGEN_2_1\[636] = \BasicCounter_1:MODULE_1:g2:a0:s_1\[797]
Removing Lhs of wire \BasicCounter_1:add_vi_vv_MODGEN_2_0\[638] = \BasicCounter_1:MODULE_1:g2:a0:s_0\[798]
Removing Lhs of wire \BasicCounter_1:MODULE_1:g2:a0:a_23\[679] = zero[18]
Removing Lhs of wire \BasicCounter_1:MODULE_1:g2:a0:a_22\[680] = zero[18]
Removing Lhs of wire \BasicCounter_1:MODULE_1:g2:a0:a_21\[681] = zero[18]
Removing Lhs of wire \BasicCounter_1:MODULE_1:g2:a0:a_20\[682] = zero[18]
Removing Lhs of wire \BasicCounter_1:MODULE_1:g2:a0:a_19\[683] = zero[18]
Removing Lhs of wire \BasicCounter_1:MODULE_1:g2:a0:a_18\[684] = zero[18]
Removing Lhs of wire \BasicCounter_1:MODULE_1:g2:a0:a_17\[685] = zero[18]
Removing Lhs of wire \BasicCounter_1:MODULE_1:g2:a0:a_16\[686] = zero[18]
Removing Lhs of wire \BasicCounter_1:MODULE_1:g2:a0:a_15\[687] = zero[18]
Removing Lhs of wire \BasicCounter_1:MODULE_1:g2:a0:a_14\[688] = zero[18]
Removing Lhs of wire \BasicCounter_1:MODULE_1:g2:a0:a_13\[689] = zero[18]
Removing Lhs of wire \BasicCounter_1:MODULE_1:g2:a0:a_12\[690] = zero[18]
Removing Lhs of wire \BasicCounter_1:MODULE_1:g2:a0:a_11\[691] = zero[18]
Removing Lhs of wire \BasicCounter_1:MODULE_1:g2:a0:a_10\[692] = zero[18]
Removing Lhs of wire \BasicCounter_1:MODULE_1:g2:a0:a_9\[693] = zero[18]
Removing Lhs of wire \BasicCounter_1:MODULE_1:g2:a0:a_8\[694] = zero[18]
Removing Lhs of wire \BasicCounter_1:MODULE_1:g2:a0:a_7\[695] = \BasicCounter_1:MODIN1_7\[696]
Removing Lhs of wire \BasicCounter_1:MODIN1_7\[696] = Net_278_7[622]
Removing Lhs of wire \BasicCounter_1:MODULE_1:g2:a0:a_6\[697] = \BasicCounter_1:MODIN1_6\[698]
Removing Lhs of wire \BasicCounter_1:MODIN1_6\[698] = Net_278_6[625]
Removing Lhs of wire \BasicCounter_1:MODULE_1:g2:a0:a_5\[699] = \BasicCounter_1:MODIN1_5\[700]
Removing Lhs of wire \BasicCounter_1:MODIN1_5\[700] = Net_278_5[627]
Removing Lhs of wire \BasicCounter_1:MODULE_1:g2:a0:a_4\[701] = \BasicCounter_1:MODIN1_4\[702]
Removing Lhs of wire \BasicCounter_1:MODIN1_4\[702] = Net_278_4[629]
Removing Lhs of wire \BasicCounter_1:MODULE_1:g2:a0:a_3\[703] = \BasicCounter_1:MODIN1_3\[704]
Removing Lhs of wire \BasicCounter_1:MODIN1_3\[704] = Net_278_3[631]
Removing Lhs of wire \BasicCounter_1:MODULE_1:g2:a0:a_2\[705] = \BasicCounter_1:MODIN1_2\[706]
Removing Lhs of wire \BasicCounter_1:MODIN1_2\[706] = Net_278_2[633]
Removing Lhs of wire \BasicCounter_1:MODULE_1:g2:a0:a_1\[707] = \BasicCounter_1:MODIN1_1\[708]
Removing Lhs of wire \BasicCounter_1:MODIN1_1\[708] = Net_278_1[635]
Removing Lhs of wire \BasicCounter_1:MODULE_1:g2:a0:a_0\[709] = \BasicCounter_1:MODIN1_0\[710]
Removing Lhs of wire \BasicCounter_1:MODIN1_0\[710] = Net_278_0[637]
Removing Lhs of wire \BasicCounter_1:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_0\[836] = tmpOE__H1_net_0[14]
Removing Lhs of wire \BasicCounter_1:MODULE_1:g2:a0:g1:z1:s0:g1:u0:b_0\[837] = tmpOE__H1_net_0[14]
Removing Lhs of wire Net_139[842] = tmpOE__H1_net_0[14]
Removing Lhs of wire \Control_Reg_2:clk\[844] = zero[18]
Removing Lhs of wire \Control_Reg_2:rst\[845] = zero[18]
Removing Rhs of wire Net_280_7[846] = \Control_Reg_2:control_out_7\[847]
Removing Rhs of wire Net_280_7[846] = \Control_Reg_2:control_7\[863]
Removing Rhs of wire Net_280_6[848] = \Control_Reg_2:control_out_6\[849]
Removing Rhs of wire Net_280_6[848] = \Control_Reg_2:control_6\[864]
Removing Rhs of wire Net_280_5[850] = \Control_Reg_2:control_out_5\[851]
Removing Rhs of wire Net_280_5[850] = \Control_Reg_2:control_5\[865]
Removing Rhs of wire Net_280_4[852] = \Control_Reg_2:control_out_4\[853]
Removing Rhs of wire Net_280_4[852] = \Control_Reg_2:control_4\[866]
Removing Rhs of wire Net_280_3[854] = \Control_Reg_2:control_out_3\[855]
Removing Rhs of wire Net_280_3[854] = \Control_Reg_2:control_3\[867]
Removing Rhs of wire Net_280_2[856] = \Control_Reg_2:control_out_2\[857]
Removing Rhs of wire Net_280_2[856] = \Control_Reg_2:control_2\[868]
Removing Rhs of wire Net_280_1[858] = \Control_Reg_2:control_out_1\[859]
Removing Rhs of wire Net_280_1[858] = \Control_Reg_2:control_1\[869]
Removing Rhs of wire Net_280_0[860] = \Control_Reg_2:control_out_0\[861]
Removing Rhs of wire Net_280_0[860] = \Control_Reg_2:control_0\[870]
Removing Lhs of wire \MODULE_2:g1:a0:newa_7\[871] = Net_278_7[622]
Removing Lhs of wire MODIN2_7[872] = Net_278_7[622]
Removing Lhs of wire \MODULE_2:g1:a0:newa_6\[873] = Net_278_6[625]
Removing Lhs of wire MODIN2_6[874] = Net_278_6[625]
Removing Lhs of wire \MODULE_2:g1:a0:newa_5\[875] = Net_278_5[627]
Removing Lhs of wire MODIN2_5[876] = Net_278_5[627]
Removing Lhs of wire \MODULE_2:g1:a0:newa_4\[877] = Net_278_4[629]
Removing Lhs of wire MODIN2_4[878] = Net_278_4[629]
Removing Lhs of wire \MODULE_2:g1:a0:newa_3\[879] = Net_278_3[631]
Removing Lhs of wire MODIN2_3[880] = Net_278_3[631]
Removing Lhs of wire \MODULE_2:g1:a0:newa_2\[881] = Net_278_2[633]
Removing Lhs of wire MODIN2_2[882] = Net_278_2[633]
Removing Lhs of wire \MODULE_2:g1:a0:newa_1\[883] = Net_278_1[635]
Removing Lhs of wire MODIN2_1[884] = Net_278_1[635]
Removing Lhs of wire \MODULE_2:g1:a0:newa_0\[885] = Net_278_0[637]
Removing Lhs of wire MODIN2_0[886] = Net_278_0[637]
Removing Lhs of wire \MODULE_2:g1:a0:newb_7\[887] = MODIN3_7[888]
Removing Lhs of wire MODIN3_7[888] = Net_280_7[846]
Removing Lhs of wire \MODULE_2:g1:a0:newb_6\[889] = MODIN3_6[890]
Removing Lhs of wire MODIN3_6[890] = Net_280_6[848]
Removing Lhs of wire \MODULE_2:g1:a0:newb_5\[891] = MODIN3_5[892]
Removing Lhs of wire MODIN3_5[892] = Net_280_5[850]
Removing Lhs of wire \MODULE_2:g1:a0:newb_4\[893] = MODIN3_4[894]
Removing Lhs of wire MODIN3_4[894] = Net_280_4[852]
Removing Lhs of wire \MODULE_2:g1:a0:newb_3\[895] = MODIN3_3[896]
Removing Lhs of wire MODIN3_3[896] = Net_280_3[854]
Removing Lhs of wire \MODULE_2:g1:a0:newb_2\[897] = MODIN3_2[898]
Removing Lhs of wire MODIN3_2[898] = Net_280_2[856]
Removing Lhs of wire \MODULE_2:g1:a0:newb_1\[899] = MODIN3_1[900]
Removing Lhs of wire MODIN3_1[900] = Net_280_1[858]
Removing Lhs of wire \MODULE_2:g1:a0:newb_0\[901] = MODIN3_0[902]
Removing Lhs of wire MODIN3_0[902] = Net_280_0[860]
Removing Lhs of wire \MODULE_2:g1:a0:dataa_7\[903] = Net_278_7[622]
Removing Lhs of wire \MODULE_2:g1:a0:dataa_6\[904] = Net_278_6[625]
Removing Lhs of wire \MODULE_2:g1:a0:dataa_5\[905] = Net_278_5[627]
Removing Lhs of wire \MODULE_2:g1:a0:dataa_4\[906] = Net_278_4[629]
Removing Lhs of wire \MODULE_2:g1:a0:dataa_3\[907] = Net_278_3[631]
Removing Lhs of wire \MODULE_2:g1:a0:dataa_2\[908] = Net_278_2[633]
Removing Lhs of wire \MODULE_2:g1:a0:dataa_1\[909] = Net_278_1[635]
Removing Lhs of wire \MODULE_2:g1:a0:dataa_0\[910] = Net_278_0[637]
Removing Lhs of wire \MODULE_2:g1:a0:datab_7\[911] = Net_280_7[846]
Removing Lhs of wire \MODULE_2:g1:a0:datab_6\[912] = Net_280_6[848]
Removing Lhs of wire \MODULE_2:g1:a0:datab_5\[913] = Net_280_5[850]
Removing Lhs of wire \MODULE_2:g1:a0:datab_4\[914] = Net_280_4[852]
Removing Lhs of wire \MODULE_2:g1:a0:datab_3\[915] = Net_280_3[854]
Removing Lhs of wire \MODULE_2:g1:a0:datab_2\[916] = Net_280_2[856]
Removing Lhs of wire \MODULE_2:g1:a0:datab_1\[917] = Net_280_1[858]
Removing Lhs of wire \MODULE_2:g1:a0:datab_0\[918] = Net_280_0[860]
Removing Lhs of wire \MODULE_2:g1:a0:gx:u0:a_7\[919] = Net_278_7[622]
Removing Lhs of wire \MODULE_2:g1:a0:gx:u0:a_6\[920] = Net_278_6[625]
Removing Lhs of wire \MODULE_2:g1:a0:gx:u0:a_5\[921] = Net_278_5[627]
Removing Lhs of wire \MODULE_2:g1:a0:gx:u0:a_4\[922] = Net_278_4[629]
Removing Lhs of wire \MODULE_2:g1:a0:gx:u0:a_3\[923] = Net_278_3[631]
Removing Lhs of wire \MODULE_2:g1:a0:gx:u0:a_2\[924] = Net_278_2[633]
Removing Lhs of wire \MODULE_2:g1:a0:gx:u0:a_1\[925] = Net_278_1[635]
Removing Lhs of wire \MODULE_2:g1:a0:gx:u0:a_0\[926] = Net_278_0[637]
Removing Lhs of wire \MODULE_2:g1:a0:gx:u0:b_7\[927] = Net_280_7[846]
Removing Lhs of wire \MODULE_2:g1:a0:gx:u0:b_6\[928] = Net_280_6[848]
Removing Lhs of wire \MODULE_2:g1:a0:gx:u0:b_5\[929] = Net_280_5[850]
Removing Lhs of wire \MODULE_2:g1:a0:gx:u0:b_4\[930] = Net_280_4[852]
Removing Lhs of wire \MODULE_2:g1:a0:gx:u0:b_3\[931] = Net_280_3[854]
Removing Lhs of wire \MODULE_2:g1:a0:gx:u0:b_2\[932] = Net_280_2[856]
Removing Lhs of wire \MODULE_2:g1:a0:gx:u0:b_1\[933] = Net_280_1[858]
Removing Lhs of wire \MODULE_2:g1:a0:gx:u0:b_0\[934] = Net_280_0[860]
Removing Lhs of wire \MODULE_2:g1:a0:gx:u0:albi_3\[954] = zero[18]
Removing Lhs of wire \MODULE_2:g1:a0:gx:u0:agbi_3\[955] = zero[18]
Removing Lhs of wire \Timer_1:TimerUDB:capture_last\\D\[1001] = zero[18]
Removing Lhs of wire \Timer_1:TimerUDB:tc_reg_i\\D\[1002] = \Timer_1:TimerUDB:status_tc\[109]
Removing Lhs of wire \Timer_1:TimerUDB:hwEnable_reg\\D\[1003] = \Timer_1:TimerUDB:control_7\[87]
Removing Lhs of wire \Timer_1:TimerUDB:capture_out_reg_i\\D\[1004] = \Timer_1:TimerUDB:capt_fifo_load\[105]
Removing Lhs of wire \EdgeDetect_1:last\\D\[1013] = Net_317[481]

------------------------------------------------------
Aliased 0 equations, 214 wires.
------------------------------------------------------

----------------------------------------------------------
Circuit simplification
----------------------------------------------------------

Substituting virtuals - pass 1:

Note:  Expanding virtual equation for 'tmpOE__H1_net_0' (cost = 0):
tmpOE__H1_net_0 <=  ('1') ;

Note:  Expanding virtual equation for 'zero' (cost = 0):
zero <=  ('0') ;

Note:  Expanding virtual equation for '\Timer_1:TimerUDB:fifo_load_polarized\' (cost = 0):
\Timer_1:TimerUDB:fifo_load_polarized\ <=  ('0') ;

Note:  Expanding virtual equation for '\Timer_1:TimerUDB:timer_enable\' (cost = 0):
\Timer_1:TimerUDB:timer_enable\ <= (\Timer_1:TimerUDB:control_7\);

Note:  Virtual signal Net_331 with ( cost: 128 or cost_inv: 2)  > 90 or with size: 2 > 102 has been made a (soft) node.
Net_331 <= ((not \EdgeDetect_1:last\ and Net_317)
	OR (not Net_317 and \EdgeDetect_1:last\));

Note:  Expanding virtual equation for '\BasicCounter_1:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_1\' (cost = 0):
\BasicCounter_1:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_1\ <= (Net_278_0);

Note:  Expanding virtual equation for '\BasicCounter_1:MODULE_1:g2:a0:s_0\' (cost = 0):
\BasicCounter_1:MODULE_1:g2:a0:s_0\ <= (not Net_278_0);

Note:  Expanding virtual equation for '\BasicCounter_1:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_17\' (cost = 0):
\BasicCounter_1:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_17\ <=  ('0') ;

Note:  Expanding virtual equation for '\BasicCounter_1:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_9\' (cost = 0):
\BasicCounter_1:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_9\ <=  ('0') ;

Note:  Expanding virtual equation for '\MODULE_2:g1:a0:gx:u0:xnor_array_7\' (cost = 4):
\MODULE_2:g1:a0:gx:u0:xnor_array_7\ <= ((not Net_278_7 and not Net_280_7)
	OR (Net_278_7 and Net_280_7));

Note:  Expanding virtual equation for '\MODULE_2:g1:a0:gx:u0:xnor_array_5\' (cost = 4):
\MODULE_2:g1:a0:gx:u0:xnor_array_5\ <= ((not Net_278_5 and not Net_280_5)
	OR (Net_278_5 and Net_280_5));

Note:  Expanding virtual equation for '\MODULE_2:g1:a0:gx:u0:xnor_array_4\' (cost = 4):
\MODULE_2:g1:a0:gx:u0:xnor_array_4\ <= ((not Net_278_4 and not Net_280_4)
	OR (Net_278_4 and Net_280_4));

Note:  Expanding virtual equation for '\MODULE_2:g1:a0:gx:u0:xnor_array_2\' (cost = 4):
\MODULE_2:g1:a0:gx:u0:xnor_array_2\ <= ((not Net_278_2 and not Net_280_2)
	OR (Net_278_2 and Net_280_2));

Note:  Expanding virtual equation for '\MODULE_2:g1:a0:gx:u0:xnor_array_1\' (cost = 4):
\MODULE_2:g1:a0:gx:u0:xnor_array_1\ <= ((not Net_278_1 and not Net_280_1)
	OR (Net_278_1 and Net_280_1));

Note:  Expanding virtual equation for '\MODULE_2:g1:a0:gx:u0:lt_6\' (cost = 2):
\MODULE_2:g1:a0:gx:u0:lt_6\ <= ((not Net_278_6 and Net_280_6));

Note:  Expanding virtual equation for '\MODULE_2:g1:a0:gx:u0:gt_6\' (cost = 2):
\MODULE_2:g1:a0:gx:u0:gt_6\ <= ((not Net_280_6 and Net_278_6));

Note:  Expanding virtual equation for '\MODULE_2:g1:a0:gx:u0:albi_2\' (cost = 0):
\MODULE_2:g1:a0:gx:u0:albi_2\ <= (\MODULE_2:g1:a0:gx:u0:lti_2\);

Note:  Expanding virtual equation for '\MODULE_2:g1:a0:gx:u0:agbi_2\' (cost = 0):
\MODULE_2:g1:a0:gx:u0:agbi_2\ <= (\MODULE_2:g1:a0:gx:u0:gti_2\);

Note:  Expanding virtual equation for '\MODULE_2:g1:a0:gx:u0:lt_3\' (cost = 2):
\MODULE_2:g1:a0:gx:u0:lt_3\ <= ((not Net_278_3 and Net_280_3));

Note:  Expanding virtual equation for '\MODULE_2:g1:a0:gx:u0:gt_3\' (cost = 2):
\MODULE_2:g1:a0:gx:u0:gt_3\ <= ((not Net_280_3 and Net_278_3));

Note:  Expanding virtual equation for '\MODULE_2:g1:a0:gx:u0:lt_4\' (cost = 6):
\MODULE_2:g1:a0:gx:u0:lt_4\ <= ((not Net_278_4 and not Net_278_3 and Net_280_3)
	OR (not Net_278_3 and Net_280_4 and Net_280_3)
	OR (not Net_278_4 and Net_280_4));

Note:  Expanding virtual equation for '\MODULE_2:g1:a0:gx:u0:gt_4\' (cost = 6):
\MODULE_2:g1:a0:gx:u0:gt_4\ <= ((not Net_280_4 and not Net_280_3 and Net_278_3)
	OR (not Net_280_3 and Net_278_4 and Net_278_3)
	OR (not Net_280_4 and Net_278_4));

Note:  Expanding virtual equation for '\MODULE_2:g1:a0:gx:u0:albi_1\' (cost = 2):
\MODULE_2:g1:a0:gx:u0:albi_1\ <= ((not \MODULE_2:g1:a0:gx:u0:gti_2\ and \MODULE_2:g1:a0:gx:u0:lti_1\)
	OR \MODULE_2:g1:a0:gx:u0:lti_2\);

Note:  Expanding virtual equation for '\MODULE_2:g1:a0:gx:u0:agbi_1\' (cost = 2):
\MODULE_2:g1:a0:gx:u0:agbi_1\ <= ((not \MODULE_2:g1:a0:gx:u0:lti_2\ and \MODULE_2:g1:a0:gx:u0:gti_1\)
	OR \MODULE_2:g1:a0:gx:u0:gti_2\);

Note:  Expanding virtual equation for '\MODULE_2:g1:a0:gx:u0:lt_0\' (cost = 2):
\MODULE_2:g1:a0:gx:u0:lt_0\ <= ((not Net_278_0 and Net_280_0));

Note:  Expanding virtual equation for '\MODULE_2:g1:a0:gx:u0:gt_0\' (cost = 2):
\MODULE_2:g1:a0:gx:u0:gt_0\ <= ((not Net_280_0 and Net_278_0));

Note:  Expanding virtual equation for '\MODULE_2:g1:a0:gx:u0:lt_1\' (cost = 6):
\MODULE_2:g1:a0:gx:u0:lt_1\ <= ((not Net_278_1 and not Net_278_0 and Net_280_0)
	OR (not Net_278_0 and Net_280_1 and Net_280_0)
	OR (not Net_278_1 and Net_280_1));

Note:  Expanding virtual equation for '\MODULE_2:g1:a0:gx:u0:gt_1\' (cost = 6):
\MODULE_2:g1:a0:gx:u0:gt_1\ <= ((not Net_280_1 and not Net_280_0 and Net_278_0)
	OR (not Net_280_0 and Net_278_1 and Net_278_0)
	OR (not Net_280_1 and Net_278_1));


Substituting virtuals - pass 2:

Note:  Expanding virtual equation for '\MODULE_2:g1:a0:gx:u0:albi_0\' (cost = 3):
\MODULE_2:g1:a0:gx:u0:albi_0\ <= ((not \MODULE_2:g1:a0:gx:u0:gti_2\ and not \MODULE_2:g1:a0:gx:u0:gti_1\ and \MODULE_2:g1:a0:gx:u0:lti_0\)
	OR \MODULE_2:g1:a0:gx:u0:lti_2\
	OR (not \MODULE_2:g1:a0:gx:u0:gti_2\ and \MODULE_2:g1:a0:gx:u0:lti_1\));

Note:  Expanding virtual equation for '\BasicCounter_1:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_2\' (cost = 4):
\BasicCounter_1:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_2\ <= ((Net_278_1 and Net_278_0));

Note:  Expanding virtual equation for '\BasicCounter_1:MODULE_1:g2:a0:s_1\' (cost = 2):
\BasicCounter_1:MODULE_1:g2:a0:s_1\ <= ((not Net_278_0 and Net_278_1)
	OR (not Net_278_1 and Net_278_0));

Note:  Expanding virtual equation for '\BasicCounter_1:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_18\' (cost = 0):
\BasicCounter_1:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_18\ <=  ('0') ;

Note:  Expanding virtual equation for '\BasicCounter_1:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_10\' (cost = 0):
\BasicCounter_1:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_10\ <=  ('0') ;


Substituting virtuals - pass 3:

Note:  Expanding virtual equation for '\BasicCounter_1:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_3\' (cost = 5):
\BasicCounter_1:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_3\ <= ((Net_278_2 and Net_278_1 and Net_278_0));

Note:  Expanding virtual equation for '\BasicCounter_1:MODULE_1:g2:a0:s_2\' (cost = 3):
\BasicCounter_1:MODULE_1:g2:a0:s_2\ <= ((not Net_278_1 and Net_278_2)
	OR (not Net_278_0 and Net_278_2)
	OR (not Net_278_2 and Net_278_1 and Net_278_0));

Note:  Expanding virtual equation for '\BasicCounter_1:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_19\' (cost = 0):
\BasicCounter_1:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_19\ <=  ('0') ;

Note:  Expanding virtual equation for '\BasicCounter_1:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_11\' (cost = 0):
\BasicCounter_1:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_11\ <=  ('0') ;


Substituting virtuals - pass 4:

Note:  Expanding virtual equation for '\BasicCounter_1:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_4\' (cost = 6):
\BasicCounter_1:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_4\ <= ((Net_278_3 and Net_278_2 and Net_278_1 and Net_278_0));

Note:  Expanding virtual equation for '\BasicCounter_1:MODULE_1:g2:a0:s_3\' (cost = 4):
\BasicCounter_1:MODULE_1:g2:a0:s_3\ <= ((not Net_278_2 and Net_278_3)
	OR (not Net_278_1 and Net_278_3)
	OR (not Net_278_0 and Net_278_3)
	OR (not Net_278_3 and Net_278_2 and Net_278_1 and Net_278_0));

Note:  Expanding virtual equation for '\BasicCounter_1:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_20\' (cost = 0):
\BasicCounter_1:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_20\ <=  ('0') ;

Note:  Expanding virtual equation for '\BasicCounter_1:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_12\' (cost = 0):
\BasicCounter_1:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_12\ <=  ('0') ;


Substituting virtuals - pass 5:

Note:  Expanding virtual equation for '\BasicCounter_1:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_5\' (cost = 7):
\BasicCounter_1:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_5\ <= ((Net_278_4 and Net_278_3 and Net_278_2 and Net_278_1 and Net_278_0));

Note:  Expanding virtual equation for '\BasicCounter_1:MODULE_1:g2:a0:s_4\' (cost = 5):
\BasicCounter_1:MODULE_1:g2:a0:s_4\ <= ((not Net_278_3 and Net_278_4)
	OR (not Net_278_2 and Net_278_4)
	OR (not Net_278_1 and Net_278_4)
	OR (not Net_278_0 and Net_278_4)
	OR (not Net_278_4 and Net_278_3 and Net_278_2 and Net_278_1 and Net_278_0));

Note:  Expanding virtual equation for '\BasicCounter_1:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_21\' (cost = 0):
\BasicCounter_1:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_21\ <=  ('0') ;

Note:  Expanding virtual equation for '\BasicCounter_1:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_13\' (cost = 0):
\BasicCounter_1:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_13\ <=  ('0') ;


Substituting virtuals - pass 6:

Note:  Expanding virtual equation for '\BasicCounter_1:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_6\' (cost = 8):
\BasicCounter_1:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_6\ <= ((Net_278_5 and Net_278_4 and Net_278_3 and Net_278_2 and Net_278_1 and Net_278_0));

Note:  Expanding virtual equation for '\BasicCounter_1:MODULE_1:g2:a0:s_5\' (cost = 6):
\BasicCounter_1:MODULE_1:g2:a0:s_5\ <= ((not Net_278_4 and Net_278_5)
	OR (not Net_278_3 and Net_278_5)
	OR (not Net_278_2 and Net_278_5)
	OR (not Net_278_1 and Net_278_5)
	OR (not Net_278_0 and Net_278_5)
	OR (not Net_278_5 and Net_278_4 and Net_278_3 and Net_278_2 and Net_278_1 and Net_278_0));

Note:  Expanding virtual equation for '\BasicCounter_1:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_22\' (cost = 0):
\BasicCounter_1:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_22\ <=  ('0') ;

Note:  Expanding virtual equation for '\BasicCounter_1:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_14\' (cost = 0):
\BasicCounter_1:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_14\ <=  ('0') ;


Substituting virtuals - pass 7:

Note:  Expanding virtual equation for '\BasicCounter_1:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_7\' (cost = 9):
\BasicCounter_1:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_7\ <= ((Net_278_6 and Net_278_5 and Net_278_4 and Net_278_3 and Net_278_2 and Net_278_1 and Net_278_0));

Note:  Expanding virtual equation for '\BasicCounter_1:MODULE_1:g2:a0:s_6\' (cost = 7):
\BasicCounter_1:MODULE_1:g2:a0:s_6\ <= ((not Net_278_5 and Net_278_6)
	OR (not Net_278_4 and Net_278_6)
	OR (not Net_278_3 and Net_278_6)
	OR (not Net_278_2 and Net_278_6)
	OR (not Net_278_1 and Net_278_6)
	OR (not Net_278_0 and Net_278_6)
	OR (not Net_278_6 and Net_278_5 and Net_278_4 and Net_278_3 and Net_278_2 and Net_278_1 and Net_278_0));

Note:  Expanding virtual equation for '\BasicCounter_1:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_23\' (cost = 0):
\BasicCounter_1:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_23\ <=  ('0') ;

Note:  Expanding virtual equation for '\BasicCounter_1:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_15\' (cost = 0):
\BasicCounter_1:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_15\ <=  ('0') ;


Substituting virtuals - pass 8:

Note:  Expanding virtual equation for '\BasicCounter_1:MODULE_1:g2:a0:s_7\' (cost = 8):
\BasicCounter_1:MODULE_1:g2:a0:s_7\ <= ((not Net_278_6 and Net_278_7)
	OR (not Net_278_5 and Net_278_7)
	OR (not Net_278_4 and Net_278_7)
	OR (not Net_278_3 and Net_278_7)
	OR (not Net_278_2 and Net_278_7)
	OR (not Net_278_1 and Net_278_7)
	OR (not Net_278_0 and Net_278_7)
	OR (not Net_278_7 and Net_278_6 and Net_278_5 and Net_278_4 and Net_278_3 and Net_278_2 and Net_278_1 and Net_278_0));


Substituting virtuals - pass 9:


----------------------------------------------------------
Circuit simplification results:

	Expanded 53 signals.
	Turned 1 signals into soft nodes.
	Maximum default expansion cost was set at 3.
----------------------------------------------------------

------------------------------------------------------
Alias Detection
------------------------------------------------------
Aliasing \Timer_1:TimerUDB:capt_fifo_load\ to zero
Aliasing \BasicCounter_1:MODULE_1:g2:a0:g1:z1:s0:g1:u0:b_24\ to zero
Aliasing \BasicCounter_1:MODULE_1:g2:a0:g1:z1:s0:g1:u0:b_16\ to zero
Removing Lhs of wire \Timer_1:TimerUDB:capt_fifo_load\[105] = zero[18]
Removing Lhs of wire \Timer_1:TimerUDB:trig_reg\[120] = \Timer_1:TimerUDB:control_7\[87]
Removing Lhs of wire \BasicCounter_1:MODULE_1:g2:a0:g1:z1:s0:g1:u0:b_24\[807] = zero[18]
Removing Lhs of wire \BasicCounter_1:MODULE_1:g2:a0:g1:z1:s0:g1:u0:b_16\[817] = zero[18]

------------------------------------------------------
Aliased 0 equations, 4 wires.
------------------------------------------------------

----------------------------------------------------------
Circuit simplification
----------------------------------------------------------

Eliminating unused logic - pass 1:


Eliminating unused logic - pass 2:


Substituting virtuals - pass 1:


----------------------------------------------------------
Circuit simplification results:

	Expanded 0 signals.
	Turned 0 signals into soft nodes.
	Maximum default expansion cost was set at 3.
----------------------------------------------------------

topld:  No errors.

CYPRESS_DIR    : C:\Program Files (x86)\Cypress\PSoC Creator\3.1\PSoC Creator\warp
Warp Program   : C:\Program Files (x86)\Cypress\PSoC Creator\3.1\PSoC Creator\warp\bin/warp.exe
Warp Arguments : -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=C:\Users\JFDuval\Desktop\Work_Folder\Biomech-EE-SVN2\Code\flexsea_1_0\execute-cop\execute-cop.cydsn\execute-cop.cyprj -dcpsoc3 execute-cop.v -verilog
</CYPRESSTAG>
Warp synthesis phase: Elapsed time ==> 1s.660ms
<CYPRESSTAG name="Fitter results...">
<CYPRESSTAG name="Fitter startup details...">
cyp3fit: V3.1.0.1722, Family: PSoC3, Started at: Friday, 06 March 2015 14:48:44
Options: -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=C:\Users\JFDuval\Desktop\Work_Folder\Biomech-EE-SVN2\Code\flexsea_1_0\execute-cop\execute-cop.cydsn\execute-cop.cyprj -d CY8C4245LQI-483 execute-cop.v -verilog
</CYPRESSTAG>
<CYPRESSTAG name="Design parsing">
Design parsing phase: Elapsed time ==> 0s.027ms
</CYPRESSTAG>
<CYPRESSTAG name="Tech mapping">
<CYPRESSTAG name="Initial Mapping" icon="FILE_RPT_TECHM">
    Removed wire end \BasicCounter_1:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_16\ kept zero
    Removed wire end \BasicCounter_1:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_24\ kept zero
    Removed wire end \BasicCounter_1:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_8\ kept \BasicCounter_1:MODULE_1:g2:a0:g1:z1:s0:g1:u0:b_8\
    Removed wire end \MODULE_2:g1:a0:gx:u0:lti_0\ kept \MODULE_2:g1:a0:gx:u0:lt_2\
    Removed wire end \MODULE_2:g1:a0:gx:u0:gti_0\ kept \MODULE_2:g1:a0:gx:u0:gt_2\
    Removed wire end \MODULE_2:g1:a0:gx:u0:lti_1\ kept \MODULE_2:g1:a0:gx:u0:lt_5\
    Removed wire end \MODULE_2:g1:a0:gx:u0:gti_1\ kept \MODULE_2:g1:a0:gx:u0:gt_5\
    Removed wire end \MODULE_2:g1:a0:gx:u0:lti_2\ kept \MODULE_2:g1:a0:gx:u0:lt_7\
    Removed wire end \MODULE_2:g1:a0:gx:u0:gti_2\ kept \MODULE_2:g1:a0:gx:u0:gt_7\
    Converted constant MacroCell: \Timer_1:TimerUDB:capture_last\ from registered to combinatorial
    Converted constant MacroCell: \Timer_1:TimerUDB:capture_out_reg_i\ from registered to combinatorial

Removing unused cells resulting from optimization
Done removing unused cells.
<CYPRESSTAG name="Global Clock Selection" icon="FILE_RPT_TECHM">
    Fixed Function Clock 7: Automatic-assigning  clock 'ADC_SAR_Seq_1_intClock'. Signal=\ADC_SAR_Seq_1:Net_1845_ff7\
    Fixed Function Clock 2: Automatic-assigning  clock 'I2C_1_SCBCLK'. Signal=\I2C_1:Net_847_ff2\
    Digital Clock 0: Automatic-assigning  clock 'clk_200kHz'. Fanout=1, Signal=Net_173_digital
    Digital Clock 1: Automatic-assigning  clock 'clk_100khz'. Fanout=2, Signal=Net_10_digital
<CYPRESSTAG name="UDB Clock/Enable Remapping Results">
    UDB Clk/Enable \Timer_1:TimerUDB:clock_enable_block\: with output requested to be synchronous
        ClockIn: ClockGenBlock:m0s8clockgenblockcell.gen_clk_out_1 was determined to be a global clock that is synchronous to HFCLK
        EnableIn: Constant 1 was determined to be synchronous to ClockIn
        ClockOut: ClockGenBlock:m0s8clockgenblockcell.gen_clk_out_1, EnableOut: Constant 1
    UDB Clk/Enable \Timer_1:TimerUDB:sCTRLReg:SyncCtl:cy_psoc3_udb_Ctl_Clk_Sync\: with output requested to be synchronous
        ClockIn: ClockGenBlock:m0s8clockgenblockcell.gen_clk_out_1 was determined to be a global clock that is synchronous to HFCLK
        EnableIn: Constant 1 was determined to be synchronous to ClockIn
        ClockOut: ClockGenBlock:m0s8clockgenblockcell.gen_clk_out_1, EnableOut: Constant 1
</CYPRESSTAG>
<CYPRESSTAG name="UDB Routed Clock Assignment">
    Routed Clock: Net_318:macrocell.q
        Effective Clock: ClockGenBlock:m0s8clockgenblockcell.gen_clk_out_0
        Enable Signal: Net_318:macrocell.q
</CYPRESSTAG>
</CYPRESSTAG>

Removing unused cells resulting from optimization
Done removing unused cells.
<CYPRESSTAG name="Duplicate Macrocell detection">
</CYPRESSTAG>
</CYPRESSTAG>
<CYPRESSTAG name="Duplicate Macrocell detection">
</CYPRESSTAG>
<CYPRESSTAG name="Design Equations" icon="FILE_RPT_EQUATION">

------------------------------------------------------------
Design Equations
------------------------------------------------------------
    <CYPRESSTAG name="Pin listing">

    ------------------------------------------------------------
    Pin listing
    ------------------------------------------------------------

    Pin : Name = AOP_IN(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_ANALOG
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: True
            Can contain Digital: False
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO RefSel: VCC_IO
            Required Capabilitites: ANALOG
            Initial Value: 1
            IO Voltage: 0
        PORT MAP (
            pa_out => AOP_IN(0)__PA ,
            analog_term => \Opamp_1:Net_9\ ,
            pad => AOP_IN(0)_PAD );
        Properties:
        {
        }

    Pin : Name = AOP_OUT(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_ANALOG
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: True
            Can contain Digital: False
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO RefSel: VCC_IO
            Required Capabilitites: ANALOG
            Initial Value: 1
            IO Voltage: 0
        PORT MAP (
            pa_out => AOP_OUT(0)__PA ,
            analog_term => \ADC_SAR_Seq_1:mux_bus_plus_3\ ,
            pad => AOP_OUT(0)_PAD );
        Properties:
        {
        }

    Pin : Name = CS1(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_ANALOG
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: True
            Can contain Digital: False
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO RefSel: VCC_IO
            Required Capabilitites: ANALOG
            Initial Value: 1
            IO Voltage: 0
        PORT MAP (
            pa_out => CS1(0)__PA ,
            analog_term => Net_132 ,
            pad => CS1(0)_PAD );
        Properties:
        {
        }

    Pin : Name = CS2(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_ANALOG
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: True
            Can contain Digital: False
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO RefSel: VCC_IO
            Required Capabilitites: ANALOG
            Initial Value: 1
            IO Voltage: 0
        PORT MAP (
            pa_out => CS2(0)__PA ,
            analog_term => Net_133 ,
            pad => CS2(0)_PAD );
        Properties:
        {
        }

    Pin : Name = CS3(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_ANALOG
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: True
            Can contain Digital: False
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO RefSel: VCC_IO
            Required Capabilitites: ANALOG
            Initial Value: 1
            IO Voltage: 0
        PORT MAP (
            pa_out => CS3(0)__PA ,
            analog_term => Net_134 ,
            pad => CS3(0)_PAD );
        Properties:
        {
        }

    Pin : Name = ELED(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => ELED(0)__PA ,
            pad => ELED(0)_PAD );
        Properties:
        {
        }

    Pin : Name = H1(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL, ROUTABLE
            Initial Value: 1
            IO Voltage: 0
        PORT MAP (
            pa_out => H1(0)__PA ,
            input => Net_45 ,
            pad => H1(0)_PAD );
        Properties:
        {
        }

    Pin : Name = H2(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL, ROUTABLE
            Initial Value: 1
            IO Voltage: 0
        PORT MAP (
            pa_out => H2(0)__PA ,
            input => Net_35 ,
            pad => H2(0)_PAD );
        Properties:
        {
        }

    Pin : Name = H3(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL, ROUTABLE
            Initial Value: 1
            IO Voltage: 0
        PORT MAP (
            pa_out => H3(0)__PA ,
            input => Net_37 ,
            pad => H3(0)_PAD );
        Properties:
        {
        }

    Pin : Name = L1(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL, ROUTABLE
            Initial Value: 1
            IO Voltage: 0
        PORT MAP (
            pa_out => L1(0)__PA ,
            input => Net_34 ,
            pad => L1(0)_PAD );
        Properties:
        {
        }

    Pin : Name = L2(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL, ROUTABLE
            Initial Value: 1
            IO Voltage: 0
        PORT MAP (
            pa_out => L2(0)__PA ,
            input => Net_36 ,
            pad => L2(0)_PAD );
        Properties:
        {
        }

    Pin : Name = L3(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL, ROUTABLE
            Initial Value: 1
            IO Voltage: 0
        PORT MAP (
            pa_out => L3(0)__PA ,
            input => Net_38 ,
            pad => L3(0)_PAD );
        Properties:
        {
        }

    Pin : Name = M3V3(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_ANALOG
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: True
            Can contain Digital: False
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO RefSel: VCC_IO
            Required Capabilitites: ANALOG
            Initial Value: 1
            IO Voltage: 0
        PORT MAP (
            pa_out => M3V3(0)__PA ,
            analog_term => \ADC_SAR_Seq_1:mux_bus_plus_7\ ,
            pad => M3V3(0)_PAD );
        Properties:
        {
        }

    Pin : Name = MUXO(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_ANALOG
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: True
            Can contain Digital: False
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO RefSel: VCC_IO
            Required Capabilitites: ANALOG
            Initial Value: 1
            IO Voltage: 0
        PORT MAP (
            pa_out => MUXO(0)__PA ,
            analog_term => Net_137 ,
            pad => MUXO(0)_PAD );
        Properties:
        {
        }

    Pin : Name = MV1(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_ANALOG
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: True
            Can contain Digital: False
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO RefSel: VCC_IO
            Required Capabilitites: ANALOG
            Initial Value: 1
            IO Voltage: 0
        PORT MAP (
            pa_out => MV1(0)__PA ,
            analog_term => \ADC_SAR_Seq_1:mux_bus_plus_4\ ,
            pad => MV1(0)_PAD );
        Properties:
        {
        }

    Pin : Name = MV2(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_ANALOG
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: True
            Can contain Digital: False
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO RefSel: VCC_IO
            Required Capabilitites: ANALOG
            Initial Value: 1
            IO Voltage: 0
        PORT MAP (
            pa_out => MV2(0)__PA ,
            analog_term => \ADC_SAR_Seq_1:mux_bus_plus_5\ ,
            pad => MV2(0)_PAD );
        Properties:
        {
        }

    Pin : Name = MV3(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_ANALOG
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: True
            Can contain Digital: False
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO RefSel: VCC_IO
            Required Capabilitites: ANALOG
            Initial Value: 1
            IO Voltage: 0
        PORT MAP (
            pa_out => MV3(0)__PA ,
            analog_term => \ADC_SAR_Seq_1:mux_bus_plus_6\ ,
            pad => MV3(0)_PAD );
        Properties:
        {
        }

    Pin : Name = PWMH1(0)
        Attributes:
            In Group/Port: True
            In Sync Option: SYNC
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_DIGITAL
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: True
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => PWMH1(0)__PA ,
            fb => Net_2 ,
            pad => PWMH1(0)_PAD );
        Properties:
        {
        }

    Pin : Name = PWMH2(0)
        Attributes:
            In Group/Port: True
            In Sync Option: SYNC
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_DIGITAL
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: True
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => PWMH2(0)__PA ,
            fb => Net_8 ,
            pad => PWMH2(0)_PAD );
        Properties:
        {
        }

    Pin : Name = PWMH3(0)
        Attributes:
            In Group/Port: True
            In Sync Option: SYNC
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_DIGITAL
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: True
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => PWMH3(0)__PA ,
            fb => Net_14 ,
            pad => PWMH3(0)_PAD );
        Properties:
        {
        }

    Pin : Name = PWML1(0)
        Attributes:
            In Group/Port: True
            In Sync Option: SYNC
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_DIGITAL
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: True
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => PWML1(0)__PA ,
            fb => Net_5 ,
            pad => PWML1(0)_PAD );
        Properties:
        {
        }

    Pin : Name = PWML2(0)
        Attributes:
            In Group/Port: True
            In Sync Option: SYNC
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_DIGITAL
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: True
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => PWML2(0)__PA ,
            fb => Net_11 ,
            pad => PWML2(0)_PAD );
        Properties:
        {
        }

    Pin : Name = PWML3(0)
        Attributes:
            In Group/Port: True
            In Sync Option: SYNC
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_DIGITAL
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: True
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => PWML3(0)__PA ,
            fb => Net_17 ,
            pad => PWML3(0)_PAD );
        Properties:
        {
        }

    Pin : Name = REF(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_ANALOG
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: True
            Can contain Digital: False
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO RefSel: VCC_IO
            Required Capabilitites: ANALOG
            Initial Value: 1
            IO Voltage: 0
        PORT MAP (
            pa_out => REF(0)__PA ,
            analog_term => Net_142 ,
            pad => REF(0)_PAD );
        Properties:
        {
        }

    Pin : Name = SL_CLK(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => SL_CLK(0)__PA ,
            pad => SL_CLK(0)_PAD );
        Properties:
        {
        }

    Pin : Name = SL_EN(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => SL_EN(0)__PA ,
            pad => SL_EN(0)_PAD );
        Properties:
        {
        }

    Pin : Name = TEMP(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_ANALOG
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: True
            Can contain Digital: False
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO RefSel: VCC_IO
            Required Capabilitites: ANALOG
            Initial Value: 1
            IO Voltage: 0
        PORT MAP (
            pa_out => TEMP(0)__PA ,
            analog_term => \ADC_SAR_Seq_1:mux_bus_plus_2\ ,
            pad => TEMP(0)_PAD );
        Properties:
        {
        }

    Pin : Name = VB_SNS(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_ANALOG
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: True
            Can contain Digital: False
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO RefSel: VCC_IO
            Required Capabilitites: ANALOG
            Initial Value: 1
            IO Voltage: 0
        PORT MAP (
            pa_out => VB_SNS(0)__PA ,
            analog_term => \ADC_SAR_Seq_1:mux_bus_plus_1\ ,
            pad => VB_SNS(0)_PAD );
        Properties:
        {
        }

    Pin : Name = VG_SNS(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_ANALOG
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: True
            Can contain Digital: False
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO RefSel: VCC_IO
            Required Capabilitites: ANALOG
            Initial Value: 1
            IO Voltage: 0
        PORT MAP (
            pa_out => VG_SNS(0)__PA ,
            analog_term => \ADC_SAR_Seq_1:mux_bus_plus_0\ ,
            pad => VG_SNS(0)_PAD );
        Properties:
        {
        }

    Pin : Name = WDCLK(0)
        Attributes:
            In Group/Port: True
            In Sync Option: SYNC
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_DIGITAL
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: True
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => WDCLK(0)__PA ,
            fb => Net_317 ,
            pad => WDCLK(0)_PAD );
        Properties:
        {
        }

    Pin : Name = \I2C_1:scl(0)\
        Attributes:
            In Group/Port: True
            In Sync Option: NOSYNC
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: OPEN_DRAIN_LO
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL, I2CWKUP_SCL
            Initial Value: 1
            IO Voltage: 0
        PORT MAP (
            pa_out => \I2C_1:scl(0)\__PA ,
            fb => \I2C_1:Net_580\ ,
            pad => \I2C_1:scl(0)_PAD\ );
        Properties:
        {
        }

    Pin : Name = \I2C_1:sda(0)\
        Attributes:
            In Group/Port: True
            In Sync Option: NOSYNC
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: OPEN_DRAIN_LO
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL, I2CWKUP_SDA
            Initial Value: 1
            IO Voltage: 0
        PORT MAP (
            pa_out => \I2C_1:sda(0)\__PA ,
            fb => \I2C_1:Net_581\ ,
            pad => \I2C_1:sda(0)_PAD\ );
        Properties:
        {
        }
    </CYPRESSTAG>
    <CYPRESSTAG name="Macrocell listing" icon="FILE_RPT_EQUATION">

    ------------------------------------------------------------
    Macrocell listing
    ------------------------------------------------------------

    MacroCell: Name=Net_111, Mode=(Combinatorial)
        Total # of inputs        : 5
        Total # of product terms : 3
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\MODULE_2:g1:a0:gx:u0:lt_7\ * \MODULE_2:g1:a0:gx:u0:gt_7\
            + !\MODULE_2:g1:a0:gx:u0:lt_7\ * !\MODULE_2:g1:a0:gx:u0:lt_5\ * 
              \MODULE_2:g1:a0:gx:u0:gt_5\
            + !\MODULE_2:g1:a0:gx:u0:lt_7\ * !\MODULE_2:g1:a0:gx:u0:lt_5\ * 
              !\MODULE_2:g1:a0:gx:u0:lt_2\
        );
        Output = Net_111 (fanout=1)

    MacroCell: Name=Net_278_0, Mode=(D-Register)
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_173_digital) => Global
            Clock Enable: PosEdge(Net_318)
        Main Equation            : 1 pterm
        (
              !Net_331 * !Net_278_0
        );
        Output = Net_278_0 (fanout=9)

    MacroCell: Name=Net_278_1, Mode=(D-Register)
        Total # of inputs        : 3
        Total # of product terms : 2
        List of special equations: 
            Clock  = (Net_173_digital) => Global
            Clock Enable: PosEdge(Net_318)
        Main Equation            : 2 pterms
        (
              !Net_331 * !Net_278_1 * Net_278_0
            + !Net_331 * Net_278_1 * !Net_278_0
        );
        Output = Net_278_1 (fanout=8)

    MacroCell: Name=Net_278_2, Mode=(T-Register)
        Total # of inputs        : 4
        Total # of product terms : 2
        List of special equations: 
            Clock  = (Net_173_digital) => Global
            Clock Enable: PosEdge(Net_318)
        Main Equation            : 2 pterms
        (
              !Net_331 * Net_278_1 * Net_278_0
            + Net_331 * Net_278_2
        );
        Output = Net_278_2 (fanout=7)

    MacroCell: Name=Net_278_3, Mode=(T-Register)
        Total # of inputs        : 5
        Total # of product terms : 2
        List of special equations: 
            Clock  = (Net_173_digital) => Global
            Clock Enable: PosEdge(Net_318)
        Main Equation            : 2 pterms
        (
              !Net_331 * Net_278_2 * Net_278_1 * Net_278_0
            + Net_331 * Net_278_3
        );
        Output = Net_278_3 (fanout=7)

    MacroCell: Name=Net_278_4, Mode=(T-Register)
        Total # of inputs        : 6
        Total # of product terms : 2
        List of special equations: 
            Clock  = (Net_173_digital) => Global
            Clock Enable: PosEdge(Net_318)
        Main Equation            : 2 pterms
        (
              !Net_331 * Net_278_3 * Net_278_2 * Net_278_1 * Net_278_0
            + Net_331 * Net_278_4
        );
        Output = Net_278_4 (fanout=6)

    MacroCell: Name=Net_278_5, Mode=(T-Register)
        Total # of inputs        : 7
        Total # of product terms : 2
        List of special equations: 
            Clock  = (Net_173_digital) => Global
            Clock Enable: PosEdge(Net_318)
        Main Equation            : 2 pterms
        (
              !Net_331 * Net_278_4 * Net_278_3 * Net_278_2 * Net_278_1 * 
              Net_278_0
            + Net_331 * Net_278_5
        );
        Output = Net_278_5 (fanout=5)

    MacroCell: Name=Net_278_6, Mode=(T-Register)
        Total # of inputs        : 8
        Total # of product terms : 2
        List of special equations: 
            Clock  = (Net_173_digital) => Global
            Clock Enable: PosEdge(Net_318)
        Main Equation            : 2 pterms
        (
              !Net_331 * Net_278_5 * Net_278_4 * Net_278_3 * Net_278_2 * 
              Net_278_1 * Net_278_0
            + Net_331 * Net_278_6
        );
        Output = Net_278_6 (fanout=4)

    MacroCell: Name=Net_278_7, Mode=(T-Register)
        Total # of inputs        : 9
        Total # of product terms : 2
        List of special equations: 
            Clock  = (Net_173_digital) => Global
            Clock Enable: PosEdge(Net_318)
        Main Equation            : 2 pterms
        (
              Net_278_7 * Net_331
            + !Net_331 * Net_278_6 * Net_278_5 * Net_278_4 * Net_278_3 * 
              Net_278_2 * Net_278_1 * Net_278_0
        );
        Output = Net_278_7 (fanout=3)

    MacroCell: Name=Net_318, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (Net_173_digital) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        !(
            0
        );
        Output = Net_318 (fanout=9)

    MacroCell: Name=Net_331, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 2
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !Net_317 * \EdgeDetect_1:last\
            + Net_317 * !\EdgeDetect_1:last\
        );
        Output = Net_331 (fanout=8)
        Properties               : 
        {
            soft = 1
        }

    MacroCell: Name=Net_34, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_3 * Net_5
        );
        Output = Net_34 (fanout=1)

    MacroCell: Name=Net_35, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_3 * Net_8
        );
        Output = Net_35 (fanout=1)

    MacroCell: Name=Net_36, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_3 * Net_11
        );
        Output = Net_36 (fanout=1)

    MacroCell: Name=Net_37, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_3 * Net_14
        );
        Output = Net_37 (fanout=1)

    MacroCell: Name=Net_38, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_3 * Net_17
        );
        Output = Net_38 (fanout=1)

    MacroCell: Name=Net_45, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_3 * Net_2
        );
        Output = Net_45 (fanout=1)

    MacroCell: Name=\EdgeDetect_1:last\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_173_digital) => Global
            Clock Enable: PosEdge(Net_318)
        Main Equation            : 1 pterm
        (
              Net_317
        );
        Output = \EdgeDetect_1:last\ (fanout=1)

    MacroCell: Name=\MODULE_2:g1:a0:gx:u0:gt_5\, Mode=(Combinatorial)
        Total # of inputs        : 6
        Total # of product terms : 7
            Clock Enable: True
        Main Equation            : 7 pterms
        (
              Net_278_5 * Net_278_4 * Net_278_3 * !Net_280_3
            + Net_278_5 * Net_278_4 * !Net_280_4
            + Net_278_5 * Net_278_3 * !Net_280_4 * !Net_280_3
            + Net_278_5 * !Net_280_5
            + Net_278_4 * Net_278_3 * !Net_280_5 * !Net_280_3
            + Net_278_4 * !Net_280_5 * !Net_280_4
            + Net_278_3 * !Net_280_5 * !Net_280_4 * !Net_280_3
        );
        Output = \MODULE_2:g1:a0:gx:u0:gt_5\ (fanout=1)

    MacroCell: Name=\MODULE_2:g1:a0:gx:u0:gt_7\, Mode=(Combinatorial)
        Total # of inputs        : 4
        Total # of product terms : 3
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              Net_278_7 * Net_278_6 * !Net_280_6
            + Net_278_7 * !Net_280_7
            + Net_278_6 * !Net_280_7 * !Net_280_6
        );
        Output = \MODULE_2:g1:a0:gx:u0:gt_7\ (fanout=1)

    MacroCell: Name=\MODULE_2:g1:a0:gx:u0:lt_2\, Mode=(Combinatorial)
        Total # of inputs        : 6
        Total # of product terms : 7
            Clock Enable: True
        Main Equation            : 7 pterms
        (
              !Net_278_2 * !Net_278_1 * !Net_278_0 * Net_280_0
            + !Net_278_2 * !Net_278_1 * Net_280_1
            + !Net_278_2 * !Net_278_0 * Net_280_1 * Net_280_0
            + !Net_278_2 * Net_280_2
            + !Net_278_1 * !Net_278_0 * Net_280_2 * Net_280_0
            + !Net_278_1 * Net_280_2 * Net_280_1
            + !Net_278_0 * Net_280_2 * Net_280_1 * Net_280_0
        );
        Output = \MODULE_2:g1:a0:gx:u0:lt_2\ (fanout=1)

    MacroCell: Name=\MODULE_2:g1:a0:gx:u0:lt_5\, Mode=(Combinatorial)
        Total # of inputs        : 6
        Total # of product terms : 7
            Clock Enable: True
        Main Equation            : 7 pterms
        (
              !Net_278_5 * !Net_278_4 * !Net_278_3 * Net_280_3
            + !Net_278_5 * !Net_278_4 * Net_280_4
            + !Net_278_5 * !Net_278_3 * Net_280_4 * Net_280_3
            + !Net_278_5 * Net_280_5
            + !Net_278_4 * !Net_278_3 * Net_280_5 * Net_280_3
            + !Net_278_4 * Net_280_5 * Net_280_4
            + !Net_278_3 * Net_280_5 * Net_280_4 * Net_280_3
        );
        Output = \MODULE_2:g1:a0:gx:u0:lt_5\ (fanout=1)

    MacroCell: Name=\MODULE_2:g1:a0:gx:u0:lt_7\, Mode=(Combinatorial)
        Total # of inputs        : 4
        Total # of product terms : 3
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !Net_278_7 * !Net_278_6 * Net_280_6
            + !Net_278_7 * Net_280_7
            + !Net_278_6 * Net_280_7 * Net_280_6
        );
        Output = \MODULE_2:g1:a0:gx:u0:lt_7\ (fanout=1)

    MacroCell: Name=\Timer_1:TimerUDB:status_tc\, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \Timer_1:TimerUDB:control_7\ * \Timer_1:TimerUDB:per_zero\
        );
        Output = \Timer_1:TimerUDB:status_tc\ (fanout=1)

    MacroCell: Name=__ONE__, Mode=(Combinatorial)
        Total # of inputs        : 0
        Total # of product terms : 0
            Clock Enable: True
        Main Equation            : 0 pterms
        !(
            0
        );
        Output = __ONE__ (fanout=1)
    </CYPRESSTAG>
    <CYPRESSTAG name="Datapath listing">

    ------------------------------------------------------------
    Datapath listing
    ------------------------------------------------------------

    datapathcell: Name =\Timer_1:TimerUDB:sT8:timerdp:u0\
        PORT MAP (
            clock => Net_10_digital ,
            cs_addr_1 => \Timer_1:TimerUDB:control_7\ ,
            cs_addr_0 => \Timer_1:TimerUDB:per_zero\ ,
            z0_comb => \Timer_1:TimerUDB:per_zero\ ,
            f0_bus_stat_comb => \Timer_1:TimerUDB:status_3\ ,
            f0_blk_stat_comb => \Timer_1:TimerUDB:status_2\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000001000000000000000100000001000000010000000000000010000000000000001000000000000000100000000000000010000000000000001000000011111111000000001111111111111111000000000000000000000001000000000000000000011000"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True
    </CYPRESSTAG>
    <CYPRESSTAG name="Status register listing">
    </CYPRESSTAG>
    <CYPRESSTAG name="StatusI register listing">

    ------------------------------------------------------------
    StatusI register listing
    ------------------------------------------------------------

    statusicell: Name =\Timer_1:TimerUDB:rstSts:stsreg\
        PORT MAP (
            clock => Net_10_digital ,
            status_3 => \Timer_1:TimerUDB:status_3\ ,
            status_2 => \Timer_1:TimerUDB:status_2\ ,
            status_0 => \Timer_1:TimerUDB:status_tc\ ,
            interrupt => Net_255 );
        Properties:
        {
            cy_force_order = 1
            cy_int_mask = "1111111"
            cy_md_select = "0000011"
        }
        Clock Polarity: Active High
        Clock Enable: True
    </CYPRESSTAG>
    <CYPRESSTAG name="Sync listing">
    </CYPRESSTAG>
    <CYPRESSTAG name="Control register listing">

    ------------------------------------------------------------
    Control register listing
    ------------------------------------------------------------

    controlcell: Name =\Control_Reg_1:Sync:ctrl_reg\
        PORT MAP (
            control_7 => \Control_Reg_1:control_7\ ,
            control_6 => \Control_Reg_1:control_6\ ,
            control_5 => \Control_Reg_1:control_5\ ,
            control_4 => \Control_Reg_1:control_4\ ,
            control_3 => \Control_Reg_1:control_3\ ,
            control_2 => \Control_Reg_1:control_2\ ,
            control_1 => \Control_Reg_1:control_1\ ,
            control_0 => Net_3 );
        Properties:
        {
            cy_ctrl_mode_0 = "00000000"
            cy_ctrl_mode_1 = "00000000"
            cy_ext_reset = 0
            cy_force_order = 1
            cy_init_value = "00000000"
        }
        Clock Enable: True

    controlcell: Name =\Control_Reg_2:Sync:ctrl_reg\
        PORT MAP (
            control_7 => Net_280_7 ,
            control_6 => Net_280_6 ,
            control_5 => Net_280_5 ,
            control_4 => Net_280_4 ,
            control_3 => Net_280_3 ,
            control_2 => Net_280_2 ,
            control_1 => Net_280_1 ,
            control_0 => Net_280_0 );
        Properties:
        {
            cy_ctrl_mode_0 = "00000000"
            cy_ctrl_mode_1 = "00000000"
            cy_ext_reset = 0
            cy_force_order = 1
            cy_init_value = "00000000"
        }
        Clock Enable: True

    controlcell: Name =\Timer_1:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\
        PORT MAP (
            clock => Net_10_digital ,
            control_7 => \Timer_1:TimerUDB:control_7\ ,
            control_6 => \Timer_1:TimerUDB:control_6\ ,
            control_5 => \Timer_1:TimerUDB:control_5\ ,
            control_4 => \Timer_1:TimerUDB:control_4\ ,
            control_3 => \Timer_1:TimerUDB:control_3\ ,
            control_2 => \Timer_1:TimerUDB:control_2\ ,
            control_1 => \Timer_1:TimerUDB:control_1\ ,
            control_0 => \Timer_1:TimerUDB:control_0\ );
        Properties:
        {
            cy_ctrl_mode_0 = "11111111"
            cy_ctrl_mode_1 = "00000000"
            cy_ext_reset = 0
            cy_force_order = 1
            cy_init_value = "00000000"
        }
        Clock Polarity: Active High
        Clock Enable: True
    </CYPRESSTAG>
    <CYPRESSTAG name="Count7 listing">
    </CYPRESSTAG>
    <CYPRESSTAG name="DRQ listing">
    </CYPRESSTAG>
    <CYPRESSTAG name="Interrupt listing">

    ------------------------------------------------------------
    Interrupt listing
    ------------------------------------------------------------

    interrupt: Name =\ADC_SAR_Seq_1:IRQ\
        PORT MAP (
            interrupt => \ADC_SAR_Seq_1:Net_3112\ );
        Properties:
        {
            int_type = "10"
        }

    interrupt: Name =\I2C_1:SCB_IRQ\
        PORT MAP (
            interrupt => Net_69 );
        Properties:
        {
            int_type = "10"
        }

    interrupt: Name =isr_t1
        PORT MAP (
            interrupt => Net_255 );
        Properties:
        {
            int_type = "10"
        }

    interrupt: Name =isr_wdclk
        PORT MAP (
            interrupt => Net_111 );
        Properties:
        {
            int_type = "10"
        }
    </CYPRESSTAG>
</CYPRESSTAG>
<CYPRESSTAG name="Technology mapping summary" expanded>

------------------------------------------------------------
Technology mapping summary
------------------------------------------------------------

Resource Type                 : Used : Free :  Max :  % Used
============================================================
Digital clock dividers        :    2 :    2 :    4 :  50.00%
Pins                          :   34 :    0 :   34 : 100.00%
UDB Macrocells                :   25 :    7 :   32 :  78.13%
UDB Unique Pterms             :   55 :    9 :   64 :  85.94%
UDB Total Pterms              :   55 :      :      : 
UDB Datapath Cells            :    1 :    3 :    4 :  25.00%
UDB Status Cells              :    1 :    3 :    4 :  25.00%
            StatusI Registers :    1 
UDB Control Cells             :    3 :    1 :    4 :  75.00%
            Control Registers :    3 
Interrupts                    :    4 :   28 :   32 :  12.50%
Comparator/Opamp Fixed Blocks :    1 :    1 :    2 :  50.00%
SAR Fixed Blocks              :    1 :    0 :    1 : 100.00%
CSD Fixed Blocks              :    0 :    1 :    1 :   0.00%
CapSense Blocks               :    0 :    1 :    1 :   0.00%
8-bit CapSense IDACs          :    1 :    0 :    1 : 100.00%
7-bit CapSense IDACs          :    0 :    1 :    1 :   0.00%
Temperature Sensors           :    0 :    1 :    1 :   0.00%
Low Power Comparators         :    0 :    2 :    2 :   0.00%
TCPWM Blocks                  :    0 :    4 :    4 :   0.00%
Serial Communication Blocks   :    1 :    1 :    2 :  50.00%
Segment LCD Blocks            :    0 :    1 :    1 :   0.00%
</CYPRESSTAG>
Technology Mapping: Elapsed time ==> 0s.399ms
Tech mapping phase: Elapsed time ==> 0s.417ms
</CYPRESSTAG>
<CYPRESSTAG name="Analog Placement">
<CYPRESSTAG name="Analog Placement">
Elapsed time ==> 0.0109514s
</CYPRESSTAG>
Analog Placement phase: Elapsed time ==> 0s.043ms
</CYPRESSTAG>
<CYPRESSTAG name="Analog Routing">
<CYPRESSTAG name="Analog Routing">
Route success=True, Iterations=2 Elapsed=0.0445067 secs
</CYPRESSTAG>
Analog Routing phase: Elapsed time ==> 0s.045ms
</CYPRESSTAG>
<CYPRESSTAG name="Analog Code Generation">
============ Analog Final Answer Routes ============
Dump of CyAnalogRoutingResultsDB
Map of net to items {
  Net: Net_132 {
    p1_0
  }
  Net: Net_133 {
    p1_1
  }
  Net: Net_134 {
    p1_2
  }
  Net: Net_142 {
    idac0_out
    swhv_1
    amuxbusa
    P2_P44
    p2_4
    P1_P45
    p1_5
    CTB0_A13
    CTB0_oa1_vplus
  }
  Net: \ADC_SAR_Seq_1:Net_2580\ {
  }
  Net: \ADC_SAR_Seq_1:Net_3016\ {
  }
  Net: \ADC_SAR_Seq_1:Net_3046\ {
  }
  Net: \ADC_SAR_Seq_1:Net_8\ {
  }
  Net: \ADC_SAR_Seq_1:mux_bus_minus_0\ {
  }
  Net: \ADC_SAR_Seq_1:mux_bus_minus_1\ {
  }
  Net: \ADC_SAR_Seq_1:mux_bus_minus_2\ {
  }
  Net: \ADC_SAR_Seq_1:mux_bus_minus_3\ {
  }
  Net: \ADC_SAR_Seq_1:mux_bus_minus_4\ {
  }
  Net: \ADC_SAR_Seq_1:mux_bus_minus_5\ {
  }
  Net: \ADC_SAR_Seq_1:mux_bus_minus_6\ {
  }
  Net: \ADC_SAR_Seq_1:mux_bus_minus_7\ {
  }
  Net: \ADC_SAR_Seq_1:mux_bus_plus_0\ {
    p2_0
  }
  Net: \ADC_SAR_Seq_1:mux_bus_plus_1\ {
    p2_1
  }
  Net: \ADC_SAR_Seq_1:mux_bus_plus_2\ {
    p2_2
  }
  Net: \ADC_SAR_Seq_1:mux_bus_plus_3\ {
    p1_3
  }
  Net: \ADC_SAR_Seq_1:mux_bus_plus_4\ {
    p2_5
  }
  Net: \ADC_SAR_Seq_1:mux_bus_plus_5\ {
    p2_6
  }
  Net: \ADC_SAR_Seq_1:mux_bus_plus_6\ {
    p2_7
  }
  Net: \ADC_SAR_Seq_1:mux_bus_plus_7\ {
    p2_3
  }
  Net: \Opamp_1:Net_9\ {
    p1_4
    CTB0_A22
    CTB0_oa1_vminus
  }
  Net: Net_137 {
    p1_7
    P1_P57
    amuxbusb
  }
  Net: AMuxNet::AMux_1 {
    P1_P50
    P1_P51
    P1_P52
  }
  Net: \ADC_SAR_Seq_1:Net_2020\ {
    sarmux_vplus
  }
  Net: AMuxNet::\ADC_SAR_Seq_1:cy_psoc4_sarmux_8\_CYAMUXSIDE_A {
    SARMUX0_sw0
    SARMUX0_sw1
    SARMUX0_sw2
    sarbus0
    SARMUX0_sw22
    CTB0_D52
    CTB0_oa1_vout1
    CTB0_D82
    SARMUX0_sw5
    SARMUX0_sw6
    SARMUX0_sw7
    SARMUX0_sw3
  }
  Net: \ADC_SAR_Seq_1:Net_124\ {
    sarmux_vminus
  }
  Net: AMuxNet::\ADC_SAR_Seq_1:cy_psoc4_sarmux_8\_CYAMUXSIDE_B {
  }
}
Map of item to net {
  p1_0                                             -> Net_132
  p1_1                                             -> Net_133
  p1_2                                             -> Net_134
  idac0_out                                        -> Net_142
  swhv_1                                           -> Net_142
  amuxbusa                                         -> Net_142
  P2_P44                                           -> Net_142
  p2_4                                             -> Net_142
  P1_P45                                           -> Net_142
  p1_5                                             -> Net_142
  CTB0_A13                                         -> Net_142
  CTB0_oa1_vplus                                   -> Net_142
  p2_0                                             -> \ADC_SAR_Seq_1:mux_bus_plus_0\
  p2_1                                             -> \ADC_SAR_Seq_1:mux_bus_plus_1\
  p2_2                                             -> \ADC_SAR_Seq_1:mux_bus_plus_2\
  p1_3                                             -> \ADC_SAR_Seq_1:mux_bus_plus_3\
  p2_5                                             -> \ADC_SAR_Seq_1:mux_bus_plus_4\
  p2_6                                             -> \ADC_SAR_Seq_1:mux_bus_plus_5\
  p2_7                                             -> \ADC_SAR_Seq_1:mux_bus_plus_6\
  p2_3                                             -> \ADC_SAR_Seq_1:mux_bus_plus_7\
  p1_4                                             -> \Opamp_1:Net_9\
  CTB0_A22                                         -> \Opamp_1:Net_9\
  CTB0_oa1_vminus                                  -> \Opamp_1:Net_9\
  p1_7                                             -> Net_137
  P1_P57                                           -> Net_137
  amuxbusb                                         -> Net_137
  P1_P50                                           -> AMuxNet::AMux_1
  P1_P51                                           -> AMuxNet::AMux_1
  P1_P52                                           -> AMuxNet::AMux_1
  sarmux_vplus                                     -> \ADC_SAR_Seq_1:Net_2020\
  SARMUX0_sw0                                      -> AMuxNet::\ADC_SAR_Seq_1:cy_psoc4_sarmux_8\_CYAMUXSIDE_A
  SARMUX0_sw1                                      -> AMuxNet::\ADC_SAR_Seq_1:cy_psoc4_sarmux_8\_CYAMUXSIDE_A
  SARMUX0_sw2                                      -> AMuxNet::\ADC_SAR_Seq_1:cy_psoc4_sarmux_8\_CYAMUXSIDE_A
  sarbus0                                          -> AMuxNet::\ADC_SAR_Seq_1:cy_psoc4_sarmux_8\_CYAMUXSIDE_A
  SARMUX0_sw22                                     -> AMuxNet::\ADC_SAR_Seq_1:cy_psoc4_sarmux_8\_CYAMUXSIDE_A
  CTB0_D52                                         -> AMuxNet::\ADC_SAR_Seq_1:cy_psoc4_sarmux_8\_CYAMUXSIDE_A
  CTB0_oa1_vout1                                   -> AMuxNet::\ADC_SAR_Seq_1:cy_psoc4_sarmux_8\_CYAMUXSIDE_A
  CTB0_D82                                         -> AMuxNet::\ADC_SAR_Seq_1:cy_psoc4_sarmux_8\_CYAMUXSIDE_A
  SARMUX0_sw5                                      -> AMuxNet::\ADC_SAR_Seq_1:cy_psoc4_sarmux_8\_CYAMUXSIDE_A
  SARMUX0_sw6                                      -> AMuxNet::\ADC_SAR_Seq_1:cy_psoc4_sarmux_8\_CYAMUXSIDE_A
  SARMUX0_sw7                                      -> AMuxNet::\ADC_SAR_Seq_1:cy_psoc4_sarmux_8\_CYAMUXSIDE_A
  SARMUX0_sw3                                      -> AMuxNet::\ADC_SAR_Seq_1:cy_psoc4_sarmux_8\_CYAMUXSIDE_A
  sarmux_vminus                                    -> \ADC_SAR_Seq_1:Net_124\
}
Mux Info {
  Mux: AMux_1 {
     Mouth: Net_137
     Guts:  AMuxNet::AMux_1
     IsSingleSwitching: True
     IsStaticSwitching: False
     IsAtMostOneSwitch: False
    Arm: 0 {
      Net:   Net_132
      Outer: P1_P50
      Inner: __open__
      Path {
        P1_P50
        p1_0
      }
    }
    Arm: 1 {
      Net:   Net_133
      Outer: P1_P51
      Inner: __open__
      Path {
        P1_P51
        p1_1
      }
    }
    Arm: 2 {
      Net:   Net_134
      Outer: P1_P52
      Inner: __open__
      Path {
        P1_P52
        p1_2
      }
    }
  }
  Mux: \ADC_SAR_Seq_1:cy_psoc4_sarmux_8\_CYAMUXSIDE_A {
     Mouth: \ADC_SAR_Seq_1:Net_2020\
     Guts:  AMuxNet::\ADC_SAR_Seq_1:cy_psoc4_sarmux_8\_CYAMUXSIDE_A
     IsSingleSwitching: False
     IsStaticSwitching: False
     IsAtMostOneSwitch: True
    Arm: 0 {
      Net:   \ADC_SAR_Seq_1:mux_bus_plus_0\
      Outer: SARMUX0_sw0
      Inner: __open__
      Path {
        SARMUX0_sw0
        p2_0
      }
    }
    Arm: 1 {
      Net:   \ADC_SAR_Seq_1:mux_bus_plus_1\
      Outer: SARMUX0_sw1
      Inner: __open__
      Path {
        SARMUX0_sw1
        p2_1
      }
    }
    Arm: 2 {
      Net:   \ADC_SAR_Seq_1:mux_bus_plus_2\
      Outer: SARMUX0_sw2
      Inner: __open__
      Path {
        SARMUX0_sw2
        p2_2
      }
    }
    Arm: 3 {
      Net:   \ADC_SAR_Seq_1:mux_bus_plus_3\
      Outer: SARMUX0_sw22
      Inner: CTB0_D52
      Path {
        sarbus0
        SARMUX0_sw22
        CTB0_D52
        CTB0_oa1_vout1
        CTB0_D82
        p1_3
      }
    }
    Arm: 4 {
      Net:   \ADC_SAR_Seq_1:mux_bus_plus_4\
      Outer: SARMUX0_sw5
      Inner: __open__
      Path {
        SARMUX0_sw5
        p2_5
      }
    }
    Arm: 5 {
      Net:   \ADC_SAR_Seq_1:mux_bus_plus_5\
      Outer: SARMUX0_sw6
      Inner: __open__
      Path {
        SARMUX0_sw6
        p2_6
      }
    }
    Arm: 6 {
      Net:   \ADC_SAR_Seq_1:mux_bus_plus_6\
      Outer: SARMUX0_sw7
      Inner: __open__
      Path {
        SARMUX0_sw7
        p2_7
      }
    }
    Arm: 7 {
      Net:   \ADC_SAR_Seq_1:mux_bus_plus_7\
      Outer: SARMUX0_sw3
      Inner: __open__
      Path {
        SARMUX0_sw3
        p2_3
      }
    }
  }
  Mux: \ADC_SAR_Seq_1:cy_psoc4_sarmux_8\_CYAMUXSIDE_B {
     Mouth: \ADC_SAR_Seq_1:Net_124\
     Guts:  AMuxNet::\ADC_SAR_Seq_1:cy_psoc4_sarmux_8\_CYAMUXSIDE_B
     IsSingleSwitching: False
     IsStaticSwitching: False
     IsAtMostOneSwitch: True
    Arm: 0 {
      Net:   \ADC_SAR_Seq_1:Net_2580\
      Outer: __open__
      Inner: __open__
      Path {
      }
    }
    Arm: 1 {
      Net:   \ADC_SAR_Seq_1:Net_2580\
      Outer: __open__
      Inner: __open__
      Path {
      }
    }
    Arm: 2 {
      Net:   \ADC_SAR_Seq_1:Net_2580\
      Outer: __open__
      Inner: __open__
      Path {
      }
    }
    Arm: 3 {
      Net:   \ADC_SAR_Seq_1:Net_2580\
      Outer: __open__
      Inner: __open__
      Path {
      }
    }
    Arm: 4 {
      Net:   \ADC_SAR_Seq_1:Net_2580\
      Outer: __open__
      Inner: __open__
      Path {
      }
    }
    Arm: 5 {
      Net:   \ADC_SAR_Seq_1:Net_2580\
      Outer: __open__
      Inner: __open__
      Path {
      }
    }
    Arm: 6 {
      Net:   \ADC_SAR_Seq_1:Net_2580\
      Outer: __open__
      Inner: __open__
      Path {
      }
    }
    Arm: 7 {
      Net:   \ADC_SAR_Seq_1:Net_2580\
      Outer: __open__
      Inner: __open__
      Path {
      }
    }
  }
}
Analog Code Generation phase: Elapsed time ==> 0s.084ms
</CYPRESSTAG>
<CYPRESSTAG name="Digital Placement">
<CYPRESSTAG name="Detailed placement messages">
I2076: Total run-time: 0.4 sec.

</CYPRESSTAG>
<CYPRESSTAG name="PLD Packing">
<CYPRESSTAG name="PLD Packing Summary" expanded>

------------------------------------------------------------
PLD Packing Summary
------------------------------------------------------------
            Resource Type : Used : Free :  Max :  % Used
    ====================================================
                     PLDs :    8 :    0 :    8 : 100.00%

<CYPRESSTAG name="PLD Statistics">

        PLD Resource Type :     Average/LAB
    =======================================
                   Inputs :            7.00
                   Pterms :            6.88
               Macrocells :            3.13
</CYPRESSTAG>
<CYPRESSTAG name="Packed PLD Contents">
Packed PLD Contents not displayed at this verbose level.</CYPRESSTAG>
</CYPRESSTAG>
PLD Packing: Elapsed time ==> 0s.001ms
</CYPRESSTAG>
<CYPRESSTAG name="Partitioning">
<CYPRESSTAG name="Initial Partitioning Summary">
Initial Partitioning Summary not displayed at this verbose level.</CYPRESSTAG>
<CYPRESSTAG name="Final Partitioning Summary">
Final Partitioning Summary not displayed at this verbose level.</CYPRESSTAG>
Partitioning: Elapsed time ==> 0s.020ms
</CYPRESSTAG>
<CYPRESSTAG name="Simulated Annealing">
Annealing: Elapsed time ==> 0s.002ms
<CYPRESSTAG name="Simulated Annealing Results">
The seed used for moves was 114161200.
Inital cost was 220, final cost is 220 (0.00% improvement).</CYPRESSTAG>
</CYPRESSTAG>
<CYPRESSTAG name="Final Placement Summary">

------------------------------------------------------------
Final Placement Summary
------------------------------------------------------------

       Resource Type :      Count : Avg Inputs : Avg Outputs
    ========================================================
                 UDB :          4 :      12.50 :       6.25
<CYPRESSTAG name="Final Placement Details">
<CYPRESSTAG name="Component Details">

------------------------------------------------------------
Component Placement Details
------------------------------------------------------------
UDB [UDB=(0,0)] contents:
LAB@[UDB=(0,0)][LB=0] #macrocells=3, #inputs=8, #pterms=8
{
    [McSlotId=0]:     MacroCell: Name=\MODULE_2:g1:a0:gx:u0:gt_5\, Mode=(Combinatorial) @ [UDB=(0,0)][LB=0][MC=0]
        Total # of inputs        : 6
        Total # of product terms : 7
            Clock Enable: True
        Main Equation            : 7 pterms
        (
              Net_278_5 * Net_278_4 * Net_278_3 * !Net_280_3
            + Net_278_5 * Net_278_4 * !Net_280_4
            + Net_278_5 * Net_278_3 * !Net_280_4 * !Net_280_3
            + Net_278_5 * !Net_280_5
            + Net_278_4 * Net_278_3 * !Net_280_5 * !Net_280_3
            + Net_278_4 * !Net_280_5 * !Net_280_4
            + Net_278_3 * !Net_280_5 * !Net_280_4 * !Net_280_3
        );
        Output = \MODULE_2:g1:a0:gx:u0:gt_5\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\Timer_1:TimerUDB:status_tc\, Mode=(Combinatorial) @ [UDB=(0,0)][LB=0][MC=1]
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \Timer_1:TimerUDB:control_7\ * \Timer_1:TimerUDB:per_zero\
        );
        Output = \Timer_1:TimerUDB:status_tc\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]: (empty)
    [McSlotId=3]:     MacroCell: Name=Net_318, Mode=(T-Register) @ [UDB=(0,0)][LB=0][MC=3]
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (Net_173_digital) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        !(
            0
        );
        Output = Net_318 (fanout=9)
        Properties               : 
        {
        }
}

LAB@[UDB=(0,0)][LB=1] #macrocells=4, #inputs=9, #pterms=6
{
    [McSlotId=0]:     MacroCell: Name=Net_45, Mode=(Combinatorial) @ [UDB=(0,0)][LB=1][MC=0]
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_3 * Net_2
        );
        Output = Net_45 (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=Net_34, Mode=(Combinatorial) @ [UDB=(0,0)][LB=1][MC=1]
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_3 * Net_5
        );
        Output = Net_34 (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=Net_38, Mode=(Combinatorial) @ [UDB=(0,0)][LB=1][MC=2]
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_3 * Net_17
        );
        Output = Net_38 (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=Net_111, Mode=(Combinatorial) @ [UDB=(0,0)][LB=1][MC=3]
        Total # of inputs        : 5
        Total # of product terms : 3
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\MODULE_2:g1:a0:gx:u0:lt_7\ * \MODULE_2:g1:a0:gx:u0:gt_7\
            + !\MODULE_2:g1:a0:gx:u0:lt_7\ * !\MODULE_2:g1:a0:gx:u0:lt_5\ * 
              \MODULE_2:g1:a0:gx:u0:gt_5\
            + !\MODULE_2:g1:a0:gx:u0:lt_7\ * !\MODULE_2:g1:a0:gx:u0:lt_5\ * 
              !\MODULE_2:g1:a0:gx:u0:lt_2\
        );
        Output = Net_111 (fanout=1)
        Properties               : 
        {
        }
}

datapathcell: Name =\Timer_1:TimerUDB:sT8:timerdp:u0\
    PORT MAP (
        clock => Net_10_digital ,
        cs_addr_1 => \Timer_1:TimerUDB:control_7\ ,
        cs_addr_0 => \Timer_1:TimerUDB:per_zero\ ,
        z0_comb => \Timer_1:TimerUDB:per_zero\ ,
        f0_bus_stat_comb => \Timer_1:TimerUDB:status_3\ ,
        f0_blk_stat_comb => \Timer_1:TimerUDB:status_2\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000001000000000000000100000001000000010000000000000010000000000000001000000000000000100000000000000010000000000000001000000011111111000000001111111111111111000000000000000000000001000000000000000000011000"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True

statusicell: Name =\Timer_1:TimerUDB:rstSts:stsreg\
    PORT MAP (
        clock => Net_10_digital ,
        status_3 => \Timer_1:TimerUDB:status_3\ ,
        status_2 => \Timer_1:TimerUDB:status_2\ ,
        status_0 => \Timer_1:TimerUDB:status_tc\ ,
        interrupt => Net_255 );
    Properties:
    {
        cy_force_order = 1
        cy_int_mask = "1111111"
        cy_md_select = "0000011"
    }
    Clock Polarity: Active High
    Clock Enable: True

controlcell: Name =\Timer_1:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\
    PORT MAP (
        clock => Net_10_digital ,
        control_7 => \Timer_1:TimerUDB:control_7\ ,
        control_6 => \Timer_1:TimerUDB:control_6\ ,
        control_5 => \Timer_1:TimerUDB:control_5\ ,
        control_4 => \Timer_1:TimerUDB:control_4\ ,
        control_3 => \Timer_1:TimerUDB:control_3\ ,
        control_2 => \Timer_1:TimerUDB:control_2\ ,
        control_1 => \Timer_1:TimerUDB:control_1\ ,
        control_0 => \Timer_1:TimerUDB:control_0\ );
    Properties:
    {
        cy_ctrl_mode_0 = "11111111"
        cy_ctrl_mode_1 = "00000000"
        cy_ext_reset = 0
        cy_force_order = 1
        cy_init_value = "00000000"
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(0,1)] contents:
LAB@[UDB=(0,1)][LB=0] #macrocells=2, #inputs=7, #pterms=8
{
    [McSlotId=0]:     MacroCell: Name=\MODULE_2:g1:a0:gx:u0:lt_2\, Mode=(Combinatorial) @ [UDB=(0,1)][LB=0][MC=0]
        Total # of inputs        : 6
        Total # of product terms : 7
            Clock Enable: True
        Main Equation            : 7 pterms
        (
              !Net_278_2 * !Net_278_1 * !Net_278_0 * Net_280_0
            + !Net_278_2 * !Net_278_1 * Net_280_1
            + !Net_278_2 * !Net_278_0 * Net_280_1 * Net_280_0
            + !Net_278_2 * Net_280_2
            + !Net_278_1 * !Net_278_0 * Net_280_2 * Net_280_0
            + !Net_278_1 * Net_280_2 * Net_280_1
            + !Net_278_0 * Net_280_2 * Net_280_1 * Net_280_0
        );
        Output = \MODULE_2:g1:a0:gx:u0:lt_2\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=Net_278_0, Mode=(D-Register) @ [UDB=(0,1)][LB=0][MC=1]
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_173_digital) => Global
            Clock Enable: PosEdge(Net_318)
        Main Equation            : 1 pterm
        (
              !Net_331 * !Net_278_0
        );
        Output = Net_278_0 (fanout=9)
        Properties               : 
        {
        }

    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

LAB@[UDB=(0,1)][LB=1] #macrocells=1, #inputs=6, #pterms=7
{
    [McSlotId=0]:     MacroCell: Name=\MODULE_2:g1:a0:gx:u0:lt_5\, Mode=(Combinatorial) @ [UDB=(0,1)][LB=1][MC=0]
        Total # of inputs        : 6
        Total # of product terms : 7
            Clock Enable: True
        Main Equation            : 7 pterms
        (
              !Net_278_5 * !Net_278_4 * !Net_278_3 * Net_280_3
            + !Net_278_5 * !Net_278_4 * Net_280_4
            + !Net_278_5 * !Net_278_3 * Net_280_4 * Net_280_3
            + !Net_278_5 * Net_280_5
            + !Net_278_4 * !Net_278_3 * Net_280_5 * Net_280_3
            + !Net_278_4 * Net_280_5 * Net_280_4
            + !Net_278_3 * Net_280_5 * Net_280_4 * Net_280_3
        );
        Output = \MODULE_2:g1:a0:gx:u0:lt_5\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]: (empty)
    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

controlcell: Name =\Control_Reg_2:Sync:ctrl_reg\
    PORT MAP (
        control_7 => Net_280_7 ,
        control_6 => Net_280_6 ,
        control_5 => Net_280_5 ,
        control_4 => Net_280_4 ,
        control_3 => Net_280_3 ,
        control_2 => Net_280_2 ,
        control_1 => Net_280_1 ,
        control_0 => Net_280_0 );
    Properties:
    {
        cy_ctrl_mode_0 = "00000000"
        cy_ctrl_mode_1 = "00000000"
        cy_ext_reset = 0
        cy_force_order = 1
        cy_init_value = "00000000"
    }
    Clock Enable: True

UDB [UDB=(1,0)] contents:
LAB@[UDB=(1,0)][LB=0] #macrocells=3, #inputs=4, #pterms=6
{
    [McSlotId=0]:     MacroCell: Name=\MODULE_2:g1:a0:gx:u0:gt_7\, Mode=(Combinatorial) @ [UDB=(1,0)][LB=0][MC=0]
        Total # of inputs        : 4
        Total # of product terms : 3
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              Net_278_7 * Net_278_6 * !Net_280_6
            + Net_278_7 * !Net_280_7
            + Net_278_6 * !Net_280_7 * !Net_280_6
        );
        Output = \MODULE_2:g1:a0:gx:u0:gt_7\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]: (empty)
    [McSlotId=2]:     MacroCell: Name=\MODULE_2:g1:a0:gx:u0:lt_7\, Mode=(Combinatorial) @ [UDB=(1,0)][LB=0][MC=2]
        Total # of inputs        : 4
        Total # of product terms : 3
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !Net_278_7 * !Net_278_6 * Net_280_6
            + !Net_278_7 * Net_280_7
            + !Net_278_6 * Net_280_7 * Net_280_6
        );
        Output = \MODULE_2:g1:a0:gx:u0:lt_7\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=__ONE__, Mode=(Combinatorial) @ [UDB=(1,0)][LB=0][MC=3]
        Total # of inputs        : 0
        Total # of product terms : 0
            Clock Enable: True
        Main Equation            : 0 pterms
        !(
            0
        );
        Output = __ONE__ (fanout=7)
        Properties               : 
        {
        }
}

LAB@[UDB=(1,0)][LB=1] #macrocells=4, #inputs=5, #pterms=4
{
    [McSlotId=0]:     MacroCell: Name=\EdgeDetect_1:last\, Mode=(D-Register) @ [UDB=(1,0)][LB=1][MC=0]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_173_digital) => Global
            Clock Enable: PosEdge(Net_318)
        Main Equation            : 1 pterm
        (
              Net_317
        );
        Output = \EdgeDetect_1:last\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=Net_36, Mode=(Combinatorial) @ [UDB=(1,0)][LB=1][MC=1]
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_3 * Net_11
        );
        Output = Net_36 (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=Net_37, Mode=(Combinatorial) @ [UDB=(1,0)][LB=1][MC=2]
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_3 * Net_14
        );
        Output = Net_37 (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=Net_35, Mode=(Combinatorial) @ [UDB=(1,0)][LB=1][MC=3]
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_3 * Net_8
        );
        Output = Net_35 (fanout=1)
        Properties               : 
        {
        }
}

controlcell: Name =\Control_Reg_1:Sync:ctrl_reg\
    PORT MAP (
        control_7 => \Control_Reg_1:control_7\ ,
        control_6 => \Control_Reg_1:control_6\ ,
        control_5 => \Control_Reg_1:control_5\ ,
        control_4 => \Control_Reg_1:control_4\ ,
        control_3 => \Control_Reg_1:control_3\ ,
        control_2 => \Control_Reg_1:control_2\ ,
        control_1 => \Control_Reg_1:control_1\ ,
        control_0 => Net_3 );
    Properties:
    {
        cy_ctrl_mode_0 = "00000000"
        cy_ctrl_mode_1 = "00000000"
        cy_ext_reset = 0
        cy_force_order = 1
        cy_init_value = "00000000"
    }
    Clock Enable: True

UDB [UDB=(1,1)] contents:
LAB@[UDB=(1,1)][LB=0] #macrocells=4, #inputs=11, #pterms=8
{
    [McSlotId=0]:     MacroCell: Name=Net_278_7, Mode=(T-Register) @ [UDB=(1,1)][LB=0][MC=0]
        Total # of inputs        : 9
        Total # of product terms : 2
        List of special equations: 
            Clock  = (Net_173_digital) => Global
            Clock Enable: PosEdge(Net_318)
        Main Equation            : 2 pterms
        (
              Net_278_7 * Net_331
            + !Net_331 * Net_278_6 * Net_278_5 * Net_278_4 * Net_278_3 * 
              Net_278_2 * Net_278_1 * Net_278_0
        );
        Output = Net_278_7 (fanout=3)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=Net_278_6, Mode=(T-Register) @ [UDB=(1,1)][LB=0][MC=1]
        Total # of inputs        : 8
        Total # of product terms : 2
        List of special equations: 
            Clock  = (Net_173_digital) => Global
            Clock Enable: PosEdge(Net_318)
        Main Equation            : 2 pterms
        (
              !Net_331 * Net_278_5 * Net_278_4 * Net_278_3 * Net_278_2 * 
              Net_278_1 * Net_278_0
            + Net_331 * Net_278_6
        );
        Output = Net_278_6 (fanout=4)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=Net_278_5, Mode=(T-Register) @ [UDB=(1,1)][LB=0][MC=2]
        Total # of inputs        : 7
        Total # of product terms : 2
        List of special equations: 
            Clock  = (Net_173_digital) => Global
            Clock Enable: PosEdge(Net_318)
        Main Equation            : 2 pterms
        (
              !Net_331 * Net_278_4 * Net_278_3 * Net_278_2 * Net_278_1 * 
              Net_278_0
            + Net_331 * Net_278_5
        );
        Output = Net_278_5 (fanout=5)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=Net_331, Mode=(Combinatorial) @ [UDB=(1,1)][LB=0][MC=3]
        Total # of inputs        : 2
        Total # of product terms : 2
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !Net_317 * \EdgeDetect_1:last\
            + Net_317 * !\EdgeDetect_1:last\
        );
        Output = Net_331 (fanout=8)
        Properties               : 
        {
            soft = 1
        }
}

LAB@[UDB=(1,1)][LB=1] #macrocells=4, #inputs=6, #pterms=8
{
    [McSlotId=0]:     MacroCell: Name=Net_278_4, Mode=(T-Register) @ [UDB=(1,1)][LB=1][MC=0]
        Total # of inputs        : 6
        Total # of product terms : 2
        List of special equations: 
            Clock  = (Net_173_digital) => Global
            Clock Enable: PosEdge(Net_318)
        Main Equation            : 2 pterms
        (
              !Net_331 * Net_278_3 * Net_278_2 * Net_278_1 * Net_278_0
            + Net_331 * Net_278_4
        );
        Output = Net_278_4 (fanout=6)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=Net_278_3, Mode=(T-Register) @ [UDB=(1,1)][LB=1][MC=1]
        Total # of inputs        : 5
        Total # of product terms : 2
        List of special equations: 
            Clock  = (Net_173_digital) => Global
            Clock Enable: PosEdge(Net_318)
        Main Equation            : 2 pterms
        (
              !Net_331 * Net_278_2 * Net_278_1 * Net_278_0
            + Net_331 * Net_278_3
        );
        Output = Net_278_3 (fanout=7)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=Net_278_2, Mode=(T-Register) @ [UDB=(1,1)][LB=1][MC=2]
        Total # of inputs        : 4
        Total # of product terms : 2
        List of special equations: 
            Clock  = (Net_173_digital) => Global
            Clock Enable: PosEdge(Net_318)
        Main Equation            : 2 pterms
        (
              !Net_331 * Net_278_1 * Net_278_0
            + Net_331 * Net_278_2
        );
        Output = Net_278_2 (fanout=7)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=Net_278_1, Mode=(D-Register) @ [UDB=(1,1)][LB=1][MC=3]
        Total # of inputs        : 3
        Total # of product terms : 2
        List of special equations: 
            Clock  = (Net_173_digital) => Global
            Clock Enable: PosEdge(Net_318)
        Main Equation            : 2 pterms
        (
              !Net_331 * !Net_278_1 * Net_278_0
            + !Net_331 * Net_278_1 * !Net_278_0
        );
        Output = Net_278_1 (fanout=8)
        Properties               : 
        {
        }
}

Intr hod @ [IntrHod=(0)]: 
  Intr@ [IntrHod=(0)][IntrId=(0)] 
    interrupt: Name =isr_t1
        PORT MAP (
            interrupt => Net_255 );
        Properties:
        {
            int_type = "10"
        }
  Intr@ [IntrHod=(0)][IntrId=(2)] 
    interrupt: Name =isr_wdclk
        PORT MAP (
            interrupt => Net_111 );
        Properties:
        {
            int_type = "10"
        }
  Intr@ [IntrHod=(0)][IntrId=(10)] 
    interrupt: Name =\I2C_1:SCB_IRQ\
        PORT MAP (
            interrupt => Net_69 );
        Properties:
        {
            int_type = "10"
        }
  Intr@ [IntrHod=(0)][IntrId=(14)] 
    interrupt: Name =\ADC_SAR_Seq_1:IRQ\
        PORT MAP (
            interrupt => \ADC_SAR_Seq_1:Net_3112\ );
        Properties:
        {
            int_type = "10"
        }
Port 0 contains the following IO cells:
[IoId=0]: 
Pin : Name = PWMH1(0)
    Attributes:
        In Group/Port: True
        In Sync Option: SYNC
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_DIGITAL
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: True
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => PWMH1(0)__PA ,
        fb => Net_2 ,
        pad => PWMH1(0)_PAD );
    Properties:
    {
    }

[IoId=1]: 
Pin : Name = PWML1(0)
    Attributes:
        In Group/Port: True
        In Sync Option: SYNC
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_DIGITAL
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: True
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => PWML1(0)__PA ,
        fb => Net_5 ,
        pad => PWML1(0)_PAD );
    Properties:
    {
    }

[IoId=2]: 
Pin : Name = PWMH2(0)
    Attributes:
        In Group/Port: True
        In Sync Option: SYNC
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_DIGITAL
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: True
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => PWMH2(0)__PA ,
        fb => Net_8 ,
        pad => PWMH2(0)_PAD );
    Properties:
    {
    }

[IoId=3]: 
Pin : Name = PWML2(0)
    Attributes:
        In Group/Port: True
        In Sync Option: SYNC
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_DIGITAL
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: True
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => PWML2(0)__PA ,
        fb => Net_11 ,
        pad => PWML2(0)_PAD );
    Properties:
    {
    }

[IoId=4]: 
Pin : Name = PWMH3(0)
    Attributes:
        In Group/Port: True
        In Sync Option: SYNC
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_DIGITAL
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: True
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => PWMH3(0)__PA ,
        fb => Net_14 ,
        pad => PWMH3(0)_PAD );
    Properties:
    {
    }

[IoId=5]: 
Pin : Name = PWML3(0)
    Attributes:
        In Group/Port: True
        In Sync Option: SYNC
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_DIGITAL
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: True
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => PWML3(0)__PA ,
        fb => Net_17 ,
        pad => PWML3(0)_PAD );
    Properties:
    {
    }

[IoId=6]: 
Pin : Name = WDCLK(0)
    Attributes:
        In Group/Port: True
        In Sync Option: SYNC
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_DIGITAL
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: True
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => WDCLK(0)__PA ,
        fb => Net_317 ,
        pad => WDCLK(0)_PAD );
    Properties:
    {
    }

[IoId=7]: 
Pin : Name = ELED(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => ELED(0)__PA ,
        pad => ELED(0)_PAD );
    Properties:
    {
    }

Port 1 contains the following IO cells:
[IoId=0]: 
Pin : Name = CS1(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_ANALOG
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: True
        Can contain Digital: False
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO RefSel: VCC_IO
        Required Capabilitites: ANALOG
        Initial Value: 1
        IO Voltage: 0
    PORT MAP (
        pa_out => CS1(0)__PA ,
        analog_term => Net_132 ,
        pad => CS1(0)_PAD ,
        input => __ONE__ );
    Properties:
    {
    }

[IoId=1]: 
Pin : Name = CS2(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_ANALOG
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: True
        Can contain Digital: False
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO RefSel: VCC_IO
        Required Capabilitites: ANALOG
        Initial Value: 1
        IO Voltage: 0
    PORT MAP (
        pa_out => CS2(0)__PA ,
        analog_term => Net_133 ,
        pad => CS2(0)_PAD ,
        input => __ONE__ );
    Properties:
    {
    }

[IoId=2]: 
Pin : Name = CS3(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_ANALOG
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: True
        Can contain Digital: False
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO RefSel: VCC_IO
        Required Capabilitites: ANALOG
        Initial Value: 1
        IO Voltage: 0
    PORT MAP (
        pa_out => CS3(0)__PA ,
        analog_term => Net_134 ,
        pad => CS3(0)_PAD ,
        input => __ONE__ );
    Properties:
    {
    }

[IoId=3]: 
Pin : Name = AOP_OUT(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_ANALOG
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: True
        Can contain Digital: False
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO RefSel: VCC_IO
        Required Capabilitites: ANALOG
        Initial Value: 1
        IO Voltage: 0
    PORT MAP (
        pa_out => AOP_OUT(0)__PA ,
        analog_term => \ADC_SAR_Seq_1:mux_bus_plus_3\ ,
        pad => AOP_OUT(0)_PAD );
    Properties:
    {
    }

[IoId=4]: 
Pin : Name = AOP_IN(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_ANALOG
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: True
        Can contain Digital: False
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO RefSel: VCC_IO
        Required Capabilitites: ANALOG
        Initial Value: 1
        IO Voltage: 0
    PORT MAP (
        pa_out => AOP_IN(0)__PA ,
        analog_term => \Opamp_1:Net_9\ ,
        pad => AOP_IN(0)_PAD );
    Properties:
    {
    }

[IoId=5]: 
Pin : Name = P1_P45ctrl
    Attributes:
        In Group/Port: False
        In Sync Option: AUTO
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_ANALOG
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: INP_DIS_HI_Z
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO RefSel: VCC_IO
        Required Capabilitites: NONE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => P1_P45ctrl__PA ,
        input => __ONE__ );
    Properties:
    {
    }

[IoId=7]: 
Pin : Name = MUXO(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_ANALOG
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: True
        Can contain Digital: False
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO RefSel: VCC_IO
        Required Capabilitites: ANALOG
        Initial Value: 1
        IO Voltage: 0
    PORT MAP (
        pa_out => MUXO(0)__PA ,
        analog_term => Net_137 ,
        pad => MUXO(0)_PAD ,
        input => __ONE__ );
    Properties:
    {
    }

Port 2 contains the following IO cells:
[IoId=0]: 
Pin : Name = VG_SNS(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_ANALOG
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: True
        Can contain Digital: False
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO RefSel: VCC_IO
        Required Capabilitites: ANALOG
        Initial Value: 1
        IO Voltage: 0
    PORT MAP (
        pa_out => VG_SNS(0)__PA ,
        analog_term => \ADC_SAR_Seq_1:mux_bus_plus_0\ ,
        pad => VG_SNS(0)_PAD );
    Properties:
    {
    }

[IoId=1]: 
Pin : Name = VB_SNS(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_ANALOG
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: True
        Can contain Digital: False
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO RefSel: VCC_IO
        Required Capabilitites: ANALOG
        Initial Value: 1
        IO Voltage: 0
    PORT MAP (
        pa_out => VB_SNS(0)__PA ,
        analog_term => \ADC_SAR_Seq_1:mux_bus_plus_1\ ,
        pad => VB_SNS(0)_PAD );
    Properties:
    {
    }

[IoId=2]: 
Pin : Name = TEMP(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_ANALOG
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: True
        Can contain Digital: False
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO RefSel: VCC_IO
        Required Capabilitites: ANALOG
        Initial Value: 1
        IO Voltage: 0
    PORT MAP (
        pa_out => TEMP(0)__PA ,
        analog_term => \ADC_SAR_Seq_1:mux_bus_plus_2\ ,
        pad => TEMP(0)_PAD );
    Properties:
    {
    }

[IoId=3]: 
Pin : Name = M3V3(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_ANALOG
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: True
        Can contain Digital: False
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO RefSel: VCC_IO
        Required Capabilitites: ANALOG
        Initial Value: 1
        IO Voltage: 0
    PORT MAP (
        pa_out => M3V3(0)__PA ,
        analog_term => \ADC_SAR_Seq_1:mux_bus_plus_7\ ,
        pad => M3V3(0)_PAD );
    Properties:
    {
    }

[IoId=4]: 
Pin : Name = REF(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_ANALOG
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: True
        Can contain Digital: False
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO RefSel: VCC_IO
        Required Capabilitites: ANALOG
        Initial Value: 1
        IO Voltage: 0
    PORT MAP (
        pa_out => REF(0)__PA ,
        analog_term => Net_142 ,
        pad => REF(0)_PAD ,
        input => __ONE__ );
    Properties:
    {
    }

[IoId=5]: 
Pin : Name = MV1(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_ANALOG
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: True
        Can contain Digital: False
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO RefSel: VCC_IO
        Required Capabilitites: ANALOG
        Initial Value: 1
        IO Voltage: 0
    PORT MAP (
        pa_out => MV1(0)__PA ,
        analog_term => \ADC_SAR_Seq_1:mux_bus_plus_4\ ,
        pad => MV1(0)_PAD );
    Properties:
    {
    }

[IoId=6]: 
Pin : Name = MV2(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_ANALOG
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: True
        Can contain Digital: False
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO RefSel: VCC_IO
        Required Capabilitites: ANALOG
        Initial Value: 1
        IO Voltage: 0
    PORT MAP (
        pa_out => MV2(0)__PA ,
        analog_term => \ADC_SAR_Seq_1:mux_bus_plus_5\ ,
        pad => MV2(0)_PAD );
    Properties:
    {
    }

[IoId=7]: 
Pin : Name = MV3(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_ANALOG
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: True
        Can contain Digital: False
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO RefSel: VCC_IO
        Required Capabilitites: ANALOG
        Initial Value: 1
        IO Voltage: 0
    PORT MAP (
        pa_out => MV3(0)__PA ,
        analog_term => \ADC_SAR_Seq_1:mux_bus_plus_6\ ,
        pad => MV3(0)_PAD );
    Properties:
    {
    }

Port 3 contains the following IO cells:
[IoId=0]: 
Pin : Name = L3(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL, ROUTABLE
        Initial Value: 1
        IO Voltage: 0
    PORT MAP (
        pa_out => L3(0)__PA ,
        input => Net_38 ,
        pad => L3(0)_PAD );
    Properties:
    {
    }

[IoId=1]: 
Pin : Name = H3(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL, ROUTABLE
        Initial Value: 1
        IO Voltage: 0
    PORT MAP (
        pa_out => H3(0)__PA ,
        input => Net_37 ,
        pad => H3(0)_PAD );
    Properties:
    {
    }

[IoId=4]: 
Pin : Name = L2(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL, ROUTABLE
        Initial Value: 1
        IO Voltage: 0
    PORT MAP (
        pa_out => L2(0)__PA ,
        input => Net_36 ,
        pad => L2(0)_PAD );
    Properties:
    {
    }

[IoId=5]: 
Pin : Name = H2(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL, ROUTABLE
        Initial Value: 1
        IO Voltage: 0
    PORT MAP (
        pa_out => H2(0)__PA ,
        input => Net_35 ,
        pad => H2(0)_PAD );
    Properties:
    {
    }

[IoId=6]: 
Pin : Name = L1(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL, ROUTABLE
        Initial Value: 1
        IO Voltage: 0
    PORT MAP (
        pa_out => L1(0)__PA ,
        input => Net_34 ,
        pad => L1(0)_PAD );
    Properties:
    {
    }

[IoId=7]: 
Pin : Name = H1(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL, ROUTABLE
        Initial Value: 1
        IO Voltage: 0
    PORT MAP (
        pa_out => H1(0)__PA ,
        input => Net_45 ,
        pad => H1(0)_PAD );
    Properties:
    {
    }

Port 4 contains the following IO cells:
[IoId=0]: 
Pin : Name = \I2C_1:scl(0)\
    Attributes:
        In Group/Port: True
        In Sync Option: NOSYNC
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: OPEN_DRAIN_LO
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL, I2CWKUP_SCL
        Initial Value: 1
        IO Voltage: 0
    PORT MAP (
        pa_out => \I2C_1:scl(0)\__PA ,
        fb => \I2C_1:Net_580\ ,
        pad => \I2C_1:scl(0)_PAD\ );
    Properties:
    {
    }

[IoId=1]: 
Pin : Name = \I2C_1:sda(0)\
    Attributes:
        In Group/Port: True
        In Sync Option: NOSYNC
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: OPEN_DRAIN_LO
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL, I2CWKUP_SDA
        Initial Value: 1
        IO Voltage: 0
    PORT MAP (
        pa_out => \I2C_1:sda(0)\__PA ,
        fb => \I2C_1:Net_581\ ,
        pad => \I2C_1:sda(0)_PAD\ );
    Properties:
    {
    }

[IoId=2]: 
Pin : Name = SL_EN(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => SL_EN(0)__PA ,
        pad => SL_EN(0)_PAD );
    Properties:
    {
    }

[IoId=3]: 
Pin : Name = SL_CLK(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => SL_CLK(0)__PA ,
        pad => SL_CLK(0)_PAD );
    Properties:
    {
    }

Clock group 0: 
    M0S8 Clock Block @ [FFB(Clock,0)]: 
    m0s8clockblockcell: Name =ClockBlock
        PORT MAP (
            dsi_in_0 => ClockBlock_Routed1 ,
            lfclk => ClockBlock_LFCLK ,
            ilo => ClockBlock_ILO ,
            sysclk => ClockBlock_SYSCLK ,
            ext => ClockBlock_EXTCLK ,
            imo => ClockBlock_IMO ,
            hfclk => ClockBlock_HFCLK ,
            ff_div_7 => \ADC_SAR_Seq_1:Net_1845_ff7\ ,
            ff_div_2 => \I2C_1:Net_847_ff2\ ,
            udb_div_0 => dclk_to_genclk ,
            udb_div_1 => dclk_to_genclk_1 );
        Properties:
        {
        }
PM group 0: empty
SPC group 0: empty
WDT group 0: empty
FSS group 0: empty
Low Power Comparator group 0: empty
Serial Communication Block group 0: 
    Scb Block @ [FFB(SCB,0)]: 
    m0s8scbcell: Name =\I2C_1:SCB\
        PORT MAP (
            clock => \I2C_1:Net_847_ff2\ ,
            interrupt => Net_69 ,
            tx => \I2C_1:Net_656\ ,
            rts => \I2C_1:Net_751\ ,
            mosi_m => \I2C_1:Net_660\ ,
            select_m_3 => \I2C_1:ss_3\ ,
            select_m_2 => \I2C_1:ss_2\ ,
            select_m_1 => \I2C_1:ss_1\ ,
            select_m_0 => \I2C_1:ss_0\ ,
            sclk_m => \I2C_1:Net_687\ ,
            miso_s => \I2C_1:Net_703\ ,
            scl => \I2C_1:Net_580\ ,
            sda => \I2C_1:Net_581\ ,
            tx_req => \I2C_1:Net_823\ ,
            rx_req => \I2C_1:Net_824\ );
        Properties:
        {
            cy_registers = ""
            scb_mode = 0
        }
CSD Fixed Block group 0: empty
8-bit CapSense IDAC group 0: 
    PSoC4 8-bit CapSense IDAC @ [FFB(CSIDAC8,0)]:
        p4csidac8cell: Name =\IDAC_1:cy_psoc4_idac\
            PORT MAP (
                iout => Net_142 ,
                en => __ONE__ );
            Properties:
            {
                cy_registers = ""
                resolution = 8
            }
7-bit CapSense IDAC group 0: empty
TCPWM Block group 0: empty
Comparator/Opamp Fixed Block group 0: 
    PSoC4 Comparator/Opamp Fixed Block @ [FFB(OA,1)]:
        p4abufcell: Name =\Opamp_1:cy_psoc4_abuf\
            PORT MAP (
                vplus => Net_142 ,
                vminus => \Opamp_1:Net_9\ ,
                vout1 => \Opamp_1:Net_18\ ,
                vout10 => \ADC_SAR_Seq_1:mux_bus_plus_3\ ,
                ctb_dsi_comp => \Opamp_1:Net_12\ );
            Properties:
            {
                cy_registers = ""
                deepsleep_available = 0
                has_resistor = 0
                needs_dsab = 0
            }
Temperature Sensor group 0: empty
SAR Fixed Block group 0: 
    PSoC4 SAR Fixed Block @ [FFB(SARADC,0)]:
        p4sarcell: Name =\ADC_SAR_Seq_1:cy_psoc4_sar\
            PORT MAP (
                vplus => \ADC_SAR_Seq_1:Net_2020\ ,
                vminus => \ADC_SAR_Seq_1:Net_124\ ,
                vref => \ADC_SAR_Seq_1:Net_8\ ,
                ext_vref => \ADC_SAR_Seq_1:Net_43\ ,
                clock => \ADC_SAR_Seq_1:Net_1845_ff7\ ,
                sample_done => Net_122 ,
                chan_id_valid => \ADC_SAR_Seq_1:Net_3108\ ,
                chan_id_3 => \ADC_SAR_Seq_1:Net_3109_3\ ,
                chan_id_2 => \ADC_SAR_Seq_1:Net_3109_2\ ,
                chan_id_1 => \ADC_SAR_Seq_1:Net_3109_1\ ,
                chan_id_0 => \ADC_SAR_Seq_1:Net_3109_0\ ,
                data_valid => \ADC_SAR_Seq_1:Net_3110\ ,
                data_11 => \ADC_SAR_Seq_1:Net_3111_11\ ,
                data_10 => \ADC_SAR_Seq_1:Net_3111_10\ ,
                data_9 => \ADC_SAR_Seq_1:Net_3111_9\ ,
                data_8 => \ADC_SAR_Seq_1:Net_3111_8\ ,
                data_7 => \ADC_SAR_Seq_1:Net_3111_7\ ,
                data_6 => \ADC_SAR_Seq_1:Net_3111_6\ ,
                data_5 => \ADC_SAR_Seq_1:Net_3111_5\ ,
                data_4 => \ADC_SAR_Seq_1:Net_3111_4\ ,
                data_3 => \ADC_SAR_Seq_1:Net_3111_3\ ,
                data_2 => \ADC_SAR_Seq_1:Net_3111_2\ ,
                data_1 => \ADC_SAR_Seq_1:Net_3111_1\ ,
                data_0 => \ADC_SAR_Seq_1:Net_3111_0\ ,
                eos_intr => Net_123 ,
                irq => \ADC_SAR_Seq_1:Net_3112\ );
            Properties:
            {
                cy_registers = ""
            }
Segment LCD Block group 0: empty
CLK_GEN group 0: 
    M0S8 Clock Gen Block @ [FFB(CLK_GEN,0)]: 
    m0s8clockgenblockcell: Name =ClockGenBlock
        PORT MAP (
            gen_clk_out_0 => Net_173_digital ,
            gen_clk_in_0 => dclk_to_genclk ,
            gen_clk_out_1 => Net_10_digital ,
            gen_clk_in_1 => dclk_to_genclk_1 );
        Properties:
        {
        }
LPCOMPBLOCK group 0: empty
CTBMBLOCK group 0: empty
ANAPUMP group 0: empty

Blocks not positioned by the digital component placer:
    Amux Block @ <No Location>: 
    amuxcell: Name =AMux_1
        PORT MAP (
            muxin_2 => Net_134 ,
            muxin_1 => Net_133 ,
            muxin_0 => Net_132 ,
            vout => Net_137 );
        Properties:
        {
            api_type = 0
            connect_mode = 1
            cy_registers = ""
            hw_control = 0
            init_mux_sel = "000"
            muxin_width = 3
            one_active = 0
        }
    PSoC4 SAR Mux @ <No Location>: 
        p4sarmuxcell: Name =\ADC_SAR_Seq_1:cy_psoc4_sarmux_8\
            PORT MAP (
                muxin_plus_7 => \ADC_SAR_Seq_1:mux_bus_plus_7\ ,
                muxin_plus_6 => \ADC_SAR_Seq_1:mux_bus_plus_6\ ,
                muxin_plus_5 => \ADC_SAR_Seq_1:mux_bus_plus_5\ ,
                muxin_plus_4 => \ADC_SAR_Seq_1:mux_bus_plus_4\ ,
                muxin_plus_3 => \ADC_SAR_Seq_1:mux_bus_plus_3\ ,
                muxin_plus_2 => \ADC_SAR_Seq_1:mux_bus_plus_2\ ,
                muxin_plus_1 => \ADC_SAR_Seq_1:mux_bus_plus_1\ ,
                muxin_plus_0 => \ADC_SAR_Seq_1:mux_bus_plus_0\ ,
                muxin_minus_7 => \ADC_SAR_Seq_1:mux_bus_minus_7\ ,
                muxin_minus_6 => \ADC_SAR_Seq_1:mux_bus_minus_6\ ,
                muxin_minus_5 => \ADC_SAR_Seq_1:mux_bus_minus_5\ ,
                muxin_minus_4 => \ADC_SAR_Seq_1:mux_bus_minus_4\ ,
                muxin_minus_3 => \ADC_SAR_Seq_1:mux_bus_minus_3\ ,
                muxin_minus_2 => \ADC_SAR_Seq_1:mux_bus_minus_2\ ,
                muxin_minus_1 => \ADC_SAR_Seq_1:mux_bus_minus_1\ ,
                muxin_minus_0 => \ADC_SAR_Seq_1:mux_bus_minus_0\ ,
                cmn_neg => \ADC_SAR_Seq_1:Net_2580\ ,
                vout_plus => \ADC_SAR_Seq_1:Net_2020\ ,
                vout_minus => \ADC_SAR_Seq_1:Net_124\ );
            Properties:
            {
                cy_registers = ""
                input_mode = "00000000"
                muxin_width = 8
            }
</CYPRESSTAG>
<CYPRESSTAG name="Port Configuration Details">

------------------------------------------------------------
Port Configuration report
------------------------------------------------------------
     |     |       | Interrupt |                  |                | 
Port | Pin | Fixed |      Type |       Drive Mode |           Name | Connections
-----+-----+-------+-----------+------------------+----------------+---------------------------------------
   0 |   0 |     * |      NONE |     HI_Z_DIGITAL |       PWMH1(0) | FB(Net_2)
     |   1 |     * |      NONE |     HI_Z_DIGITAL |       PWML1(0) | FB(Net_5)
     |   2 |     * |      NONE |     HI_Z_DIGITAL |       PWMH2(0) | FB(Net_8)
     |   3 |     * |      NONE |     HI_Z_DIGITAL |       PWML2(0) | FB(Net_11)
     |   4 |     * |      NONE |     HI_Z_DIGITAL |       PWMH3(0) | FB(Net_14)
     |   5 |     * |      NONE |     HI_Z_DIGITAL |       PWML3(0) | FB(Net_17)
     |   6 |     * |      NONE |     HI_Z_DIGITAL |       WDCLK(0) | FB(Net_317)
     |   7 |     * |      NONE |         CMOS_OUT |        ELED(0) | 
-----+-----+-------+-----------+------------------+----------------+---------------------------------------
   1 |   0 |     * |      NONE |      HI_Z_ANALOG |         CS1(0) | In(__ONE__), Analog(Net_132)
     |   1 |     * |      NONE |      HI_Z_ANALOG |         CS2(0) | In(__ONE__), Analog(Net_133)
     |   2 |     * |      NONE |      HI_Z_ANALOG |         CS3(0) | In(__ONE__), Analog(Net_134)
     |   3 |     * |      NONE |      HI_Z_ANALOG |     AOP_OUT(0) | Analog(\ADC_SAR_Seq_1:mux_bus_plus_3\)
     |   4 |     * |      NONE |      HI_Z_ANALOG |      AOP_IN(0) | Analog(\Opamp_1:Net_9\)
     |   5 |       |      NONE |      HI_Z_ANALOG |     P1_P45ctrl | In(__ONE__)
     |   7 |     * |      NONE |      HI_Z_ANALOG |        MUXO(0) | In(__ONE__), Analog(Net_137)
-----+-----+-------+-----------+------------------+----------------+---------------------------------------
   2 |   0 |     * |      NONE |      HI_Z_ANALOG |      VG_SNS(0) | Analog(\ADC_SAR_Seq_1:mux_bus_plus_0\)
     |   1 |     * |      NONE |      HI_Z_ANALOG |      VB_SNS(0) | Analog(\ADC_SAR_Seq_1:mux_bus_plus_1\)
     |   2 |     * |      NONE |      HI_Z_ANALOG |        TEMP(0) | Analog(\ADC_SAR_Seq_1:mux_bus_plus_2\)
     |   3 |     * |      NONE |      HI_Z_ANALOG |        M3V3(0) | Analog(\ADC_SAR_Seq_1:mux_bus_plus_7\)
     |   4 |     * |      NONE |      HI_Z_ANALOG |         REF(0) | In(__ONE__), Analog(Net_142)
     |   5 |     * |      NONE |      HI_Z_ANALOG |         MV1(0) | Analog(\ADC_SAR_Seq_1:mux_bus_plus_4\)
     |   6 |     * |      NONE |      HI_Z_ANALOG |         MV2(0) | Analog(\ADC_SAR_Seq_1:mux_bus_plus_5\)
     |   7 |     * |      NONE |      HI_Z_ANALOG |         MV3(0) | Analog(\ADC_SAR_Seq_1:mux_bus_plus_6\)
-----+-----+-------+-----------+------------------+----------------+---------------------------------------
   3 |   0 |     * |      NONE |         CMOS_OUT |          L3(0) | In(Net_38)
     |   1 |     * |      NONE |         CMOS_OUT |          H3(0) | In(Net_37)
     |   4 |     * |      NONE |         CMOS_OUT |          L2(0) | In(Net_36)
     |   5 |     * |      NONE |         CMOS_OUT |          H2(0) | In(Net_35)
     |   6 |     * |      NONE |         CMOS_OUT |          L1(0) | In(Net_34)
     |   7 |     * |      NONE |         CMOS_OUT |          H1(0) | In(Net_45)
-----+-----+-------+-----------+------------------+----------------+---------------------------------------
   4 |   0 |     * |      NONE |    OPEN_DRAIN_LO | \I2C_1:scl(0)\ | FB(\I2C_1:Net_580\)
     |   1 |     * |      NONE |    OPEN_DRAIN_LO | \I2C_1:sda(0)\ | FB(\I2C_1:Net_581\)
     |   2 |     * |      NONE |         CMOS_OUT |       SL_EN(0) | 
     |   3 |     * |      NONE |         CMOS_OUT |      SL_CLK(0) | 
-----------------------------------------------------------------------------------------------------------
</CYPRESSTAG>
</CYPRESSTAG>
</CYPRESSTAG>
Digital component placer commit/Report: Elapsed time ==> 0s.003ms
Digital Placement phase: Elapsed time ==> 0s.554ms
</CYPRESSTAG>
<CYPRESSTAG name="Digital Routing">
Routing successful.
Digital Routing phase: Elapsed time ==> 0s.506ms
</CYPRESSTAG>
<CYPRESSTAG name="Bitstream and API generation">
Bitstream and API generation phase: Elapsed time ==> 0s.070ms
</CYPRESSTAG>
<CYPRESSTAG name="Bitstream verification">
Bitstream verification phase: Elapsed time ==> 0s.025ms
</CYPRESSTAG>
<CYPRESSTAG name="Static timing analysis">
Timing report is in execute-cop_timing.html.
Static timing analysis phase: Elapsed time ==> 0s.202ms
</CYPRESSTAG>
<CYPRESSTAG name="Data reporting">
Data reporting phase: Elapsed time ==> 0s.000ms
</CYPRESSTAG>
<CYPRESSTAG name="Database update...">
Design database save phase: Elapsed time ==> 0s.166ms
</CYPRESSTAG>
cydsfit: Elapsed time ==> 2s.154ms
</CYPRESSTAG>
Fitter phase: Elapsed time ==> 2s.186ms
API generation phase: Elapsed time ==> 0s.841ms
Dependency generation phase: Elapsed time ==> 0s.010ms
Cleanup phase: Elapsed time ==> 0s.000ms
