{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition " "Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Wed Jun 10 12:38:12 2020 " "Info: Processing started: Wed Jun 10 12:38:12 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off TA1 -c TA1 --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off TA1 -c TA1 --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "clock " "Info: Assuming node \"clock\" is an undefined clock" {  } { { "multipcatcion.bdf" "" { Schematic "C:/TAproj/multipcatcion.bdf" { { 160 64 232 176 "clock" "" } } } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "clock" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1} { "Info" "ITAN_NODE_MAP_TO_CLK" "B\[4\] " "Info: Assuming node \"B\[4\]\" is an undefined clock" {  } { { "multipcatcion.bdf" "" { Schematic "C:/TAproj/multipcatcion.bdf" { { 88 -24 144 104 "B\[4..0\]" "" } } } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "B\[4\]" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1} { "Info" "ITAN_NODE_MAP_TO_CLK" "A\[4\] " "Info: Assuming node \"A\[4\]\" is an undefined clock" {  } { { "multipcatcion.bdf" "" { Schematic "C:/TAproj/multipcatcion.bdf" { { -8 -24 144 8 "A\[4..0\]" "" } } } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "A\[4\]" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 -1}
{ "Warning" "WTAN_RIPPLE_OR_GATED_CLOCKS_FOUND" "5 " "Warning: Found 5 node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" { { "Info" "ITAN_GATED_CLK" "full:inst\|normMain:inst1\|main:inst\|inst2 " "Info: Detected gated clock \"full:inst\|normMain:inst1\|main:inst\|inst2\" as buffer" {  } { { "main.bdf" "" { Schematic "C:/TAproj/main.bdf" { { 416 1056 1120 464 "inst2" "" } } } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "full:inst\|normMain:inst1\|main:inst\|inst2" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "full:inst\|generator:inst\|inst4 " "Info: Detected ripple clock \"full:inst\|generator:inst\|inst4\" as buffer" {  } { { "generator.bdf" "" { Schematic "C:/TAproj/generator.bdf" { { 368 608 672 448 "inst4" "" } } } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "full:inst\|generator:inst\|inst4" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "full:inst\|generator:inst\|inst5 " "Info: Detected ripple clock \"full:inst\|generator:inst\|inst5\" as buffer" {  } { { "generator.bdf" "" { Schematic "C:/TAproj/generator.bdf" { { 456 608 672 536 "inst5" "" } } } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "full:inst\|generator:inst\|inst5" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "full:inst\|generator:inst\|inst3 " "Info: Detected ripple clock \"full:inst\|generator:inst\|inst3\" as buffer" {  } { { "generator.bdf" "" { Schematic "C:/TAproj/generator.bdf" { { 280 608 672 360 "inst3" "" } } } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "full:inst\|generator:inst\|inst3" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "full:inst\|generator:inst\|inst " "Info: Detected ripple clock \"full:inst\|generator:inst\|inst\" as buffer" {  } { { "generator.bdf" "" { Schematic "C:/TAproj/generator.bdf" { { 104 416 480 184 "inst" "" } } } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "full:inst\|generator:inst\|inst" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1}  } {  } 0 0 "Found %1!d! node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "clock register full:inst\|normMain:inst1\|main:inst\|reg:inst6\|inst8 register full:inst\|normMantiss:inst3\|lpm_shiftreg5:inst\|lpm_shiftreg:lpm_shiftreg_component\|dffs\[0\] 84.19 MHz 11.878 ns Internal " "Info: Clock \"clock\" has Internal fmax of 84.19 MHz between source register \"full:inst\|normMain:inst1\|main:inst\|reg:inst6\|inst8\" and destination register \"full:inst\|normMantiss:inst3\|lpm_shiftreg5:inst\|lpm_shiftreg:lpm_shiftreg_component\|dffs\[0\]\" (period= 11.878 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "1.213 ns + Longest register register " "Info: + Longest register to register delay is 1.213 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns full:inst\|normMain:inst1\|main:inst\|reg:inst6\|inst8 1 REG LCFF_X17_Y16_N25 11 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X17_Y16_N25; Fanout = 11; REG Node = 'full:inst\|normMain:inst1\|main:inst\|reg:inst6\|inst8'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { full:inst|normMain:inst1|main:inst|reg:inst6|inst8 } "NODE_NAME" } } { "reg.bdf" "" { Schematic "C:/TAproj/reg.bdf" { { 96 824 888 176 "inst8" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.563 ns) + CELL(0.225 ns) 0.788 ns full:inst\|normMantiss:inst3\|inst3 2 COMB LCCOMB_X17_Y17_N0 3 " "Info: 2: + IC(0.563 ns) + CELL(0.225 ns) = 0.788 ns; Loc. = LCCOMB_X17_Y17_N0; Fanout = 3; COMB Node = 'full:inst\|normMantiss:inst3\|inst3'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.788 ns" { full:inst|normMain:inst1|main:inst|reg:inst6|inst8 full:inst|normMantiss:inst3|inst3 } "NODE_NAME" } } { "normMantiss.bdf" "" { Schematic "C:/TAproj/normMantiss.bdf" { { -40 384 432 24 "inst3" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.217 ns) + CELL(0.053 ns) 1.058 ns full:inst\|normMantiss:inst3\|lpm_shiftreg5:inst\|lpm_shiftreg:lpm_shiftreg_component\|_~7 3 COMB LCCOMB_X17_Y17_N8 1 " "Info: 3: + IC(0.217 ns) + CELL(0.053 ns) = 1.058 ns; Loc. = LCCOMB_X17_Y17_N8; Fanout = 1; COMB Node = 'full:inst\|normMantiss:inst3\|lpm_shiftreg5:inst\|lpm_shiftreg:lpm_shiftreg_component\|_~7'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.270 ns" { full:inst|normMantiss:inst3|inst3 full:inst|normMantiss:inst3|lpm_shiftreg5:inst|lpm_shiftreg:lpm_shiftreg_component|_~7 } "NODE_NAME" } } { "lpm_shiftreg5.vhd" "" { Text "C:/TAproj/lpm_shiftreg5.vhd" 80 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.155 ns) 1.213 ns full:inst\|normMantiss:inst3\|lpm_shiftreg5:inst\|lpm_shiftreg:lpm_shiftreg_component\|dffs\[0\] 4 REG LCFF_X17_Y17_N9 2 " "Info: 4: + IC(0.000 ns) + CELL(0.155 ns) = 1.213 ns; Loc. = LCFF_X17_Y17_N9; Fanout = 2; REG Node = 'full:inst\|normMantiss:inst3\|lpm_shiftreg5:inst\|lpm_shiftreg:lpm_shiftreg_component\|dffs\[0\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.155 ns" { full:inst|normMantiss:inst3|lpm_shiftreg5:inst|lpm_shiftreg:lpm_shiftreg_component|_~7 full:inst|normMantiss:inst3|lpm_shiftreg5:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[0] } "NODE_NAME" } } { "lpm_shiftreg.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/lpm_shiftreg.tdf" 56 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.433 ns ( 35.70 % ) " "Info: Total cell delay = 0.433 ns ( 35.70 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.780 ns ( 64.30 % ) " "Info: Total interconnect delay = 0.780 ns ( 64.30 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.213 ns" { full:inst|normMain:inst1|main:inst|reg:inst6|inst8 full:inst|normMantiss:inst3|inst3 full:inst|normMantiss:inst3|lpm_shiftreg5:inst|lpm_shiftreg:lpm_shiftreg_component|_~7 full:inst|normMantiss:inst3|lpm_shiftreg5:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[0] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "1.213 ns" { full:inst|normMain:inst1|main:inst|reg:inst6|inst8 {} full:inst|normMantiss:inst3|inst3 {} full:inst|normMantiss:inst3|lpm_shiftreg5:inst|lpm_shiftreg:lpm_shiftreg_component|_~7 {} full:inst|normMantiss:inst3|lpm_shiftreg5:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[0] {} } { 0.000ns 0.563ns 0.217ns 0.000ns } { 0.000ns 0.225ns 0.053ns 0.155ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "-4.542 ns - Smallest " "Info: - Smallest clock skew is -4.542 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clock destination 2.456 ns + Shortest register " "Info: + Shortest clock path from clock \"clock\" to destination register is 2.456 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.854 ns) 0.854 ns clock 1 CLK PIN_N20 7 " "Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 7; CLK Node = 'clock'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clock } "NODE_NAME" } } { "multipcatcion.bdf" "" { Schematic "C:/TAproj/multipcatcion.bdf" { { 160 64 232 176 "clock" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.343 ns) + CELL(0.000 ns) 1.197 ns clock~clkctrl 2 COMB CLKCTRL_G3 28 " "Info: 2: + IC(0.343 ns) + CELL(0.000 ns) = 1.197 ns; Loc. = CLKCTRL_G3; Fanout = 28; COMB Node = 'clock~clkctrl'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.343 ns" { clock clock~clkctrl } "NODE_NAME" } } { "multipcatcion.bdf" "" { Schematic "C:/TAproj/multipcatcion.bdf" { { 160 64 232 176 "clock" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.641 ns) + CELL(0.618 ns) 2.456 ns full:inst\|normMantiss:inst3\|lpm_shiftreg5:inst\|lpm_shiftreg:lpm_shiftreg_component\|dffs\[0\] 3 REG LCFF_X17_Y17_N9 2 " "Info: 3: + IC(0.641 ns) + CELL(0.618 ns) = 2.456 ns; Loc. = LCFF_X17_Y17_N9; Fanout = 2; REG Node = 'full:inst\|normMantiss:inst3\|lpm_shiftreg5:inst\|lpm_shiftreg:lpm_shiftreg_component\|dffs\[0\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.259 ns" { clock~clkctrl full:inst|normMantiss:inst3|lpm_shiftreg5:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[0] } "NODE_NAME" } } { "lpm_shiftreg.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/lpm_shiftreg.tdf" 56 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.472 ns ( 59.93 % ) " "Info: Total cell delay = 1.472 ns ( 59.93 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.984 ns ( 40.07 % ) " "Info: Total interconnect delay = 0.984 ns ( 40.07 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.456 ns" { clock clock~clkctrl full:inst|normMantiss:inst3|lpm_shiftreg5:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[0] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.456 ns" { clock {} clock~combout {} clock~clkctrl {} full:inst|normMantiss:inst3|lpm_shiftreg5:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[0] {} } { 0.000ns 0.000ns 0.343ns 0.641ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clock source 6.998 ns - Longest register " "Info: - Longest clock path from clock \"clock\" to source register is 6.998 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.854 ns) 0.854 ns clock 1 CLK PIN_N20 7 " "Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 7; CLK Node = 'clock'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clock } "NODE_NAME" } } { "multipcatcion.bdf" "" { Schematic "C:/TAproj/multipcatcion.bdf" { { 160 64 232 176 "clock" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.823 ns) + CELL(0.712 ns) 3.389 ns full:inst\|generator:inst\|inst4 2 REG LCFF_X13_Y20_N9 9 " "Info: 2: + IC(1.823 ns) + CELL(0.712 ns) = 3.389 ns; Loc. = LCFF_X13_Y20_N9; Fanout = 9; REG Node = 'full:inst\|generator:inst\|inst4'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.535 ns" { clock full:inst|generator:inst|inst4 } "NODE_NAME" } } { "generator.bdf" "" { Schematic "C:/TAproj/generator.bdf" { { 368 608 672 448 "inst4" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.298 ns) + CELL(0.378 ns) 4.065 ns full:inst\|normMain:inst1\|main:inst\|inst2 3 COMB LCCOMB_X13_Y20_N24 1 " "Info: 3: + IC(0.298 ns) + CELL(0.378 ns) = 4.065 ns; Loc. = LCCOMB_X13_Y20_N24; Fanout = 1; COMB Node = 'full:inst\|normMain:inst1\|main:inst\|inst2'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.676 ns" { full:inst|generator:inst|inst4 full:inst|normMain:inst1|main:inst|inst2 } "NODE_NAME" } } { "main.bdf" "" { Schematic "C:/TAproj/main.bdf" { { 416 1056 1120 464 "inst2" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.675 ns) + CELL(0.000 ns) 5.740 ns full:inst\|normMain:inst1\|main:inst\|inst2~clkctrl 4 COMB CLKCTRL_G12 10 " "Info: 4: + IC(1.675 ns) + CELL(0.000 ns) = 5.740 ns; Loc. = CLKCTRL_G12; Fanout = 10; COMB Node = 'full:inst\|normMain:inst1\|main:inst\|inst2~clkctrl'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.675 ns" { full:inst|normMain:inst1|main:inst|inst2 full:inst|normMain:inst1|main:inst|inst2~clkctrl } "NODE_NAME" } } { "main.bdf" "" { Schematic "C:/TAproj/main.bdf" { { 416 1056 1120 464 "inst2" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.640 ns) + CELL(0.618 ns) 6.998 ns full:inst\|normMain:inst1\|main:inst\|reg:inst6\|inst8 5 REG LCFF_X17_Y16_N25 11 " "Info: 5: + IC(0.640 ns) + CELL(0.618 ns) = 6.998 ns; Loc. = LCFF_X17_Y16_N25; Fanout = 11; REG Node = 'full:inst\|normMain:inst1\|main:inst\|reg:inst6\|inst8'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.258 ns" { full:inst|normMain:inst1|main:inst|inst2~clkctrl full:inst|normMain:inst1|main:inst|reg:inst6|inst8 } "NODE_NAME" } } { "reg.bdf" "" { Schematic "C:/TAproj/reg.bdf" { { 96 824 888 176 "inst8" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.562 ns ( 36.61 % ) " "Info: Total cell delay = 2.562 ns ( 36.61 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.436 ns ( 63.39 % ) " "Info: Total interconnect delay = 4.436 ns ( 63.39 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.998 ns" { clock full:inst|generator:inst|inst4 full:inst|normMain:inst1|main:inst|inst2 full:inst|normMain:inst1|main:inst|inst2~clkctrl full:inst|normMain:inst1|main:inst|reg:inst6|inst8 } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "6.998 ns" { clock {} clock~combout {} full:inst|generator:inst|inst4 {} full:inst|normMain:inst1|main:inst|inst2 {} full:inst|normMain:inst1|main:inst|inst2~clkctrl {} full:inst|normMain:inst1|main:inst|reg:inst6|inst8 {} } { 0.000ns 0.000ns 1.823ns 0.298ns 1.675ns 0.640ns } { 0.000ns 0.854ns 0.712ns 0.378ns 0.000ns 0.618ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.456 ns" { clock clock~clkctrl full:inst|normMantiss:inst3|lpm_shiftreg5:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[0] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.456 ns" { clock {} clock~combout {} clock~clkctrl {} full:inst|normMantiss:inst3|lpm_shiftreg5:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[0] {} } { 0.000ns 0.000ns 0.343ns 0.641ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.998 ns" { clock full:inst|generator:inst|inst4 full:inst|normMain:inst1|main:inst|inst2 full:inst|normMain:inst1|main:inst|inst2~clkctrl full:inst|normMain:inst1|main:inst|reg:inst6|inst8 } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "6.998 ns" { clock {} clock~combout {} full:inst|generator:inst|inst4 {} full:inst|normMain:inst1|main:inst|inst2 {} full:inst|normMain:inst1|main:inst|inst2~clkctrl {} full:inst|normMain:inst1|main:inst|reg:inst6|inst8 {} } { 0.000ns 0.000ns 1.823ns 0.298ns 1.675ns 0.640ns } { 0.000ns 0.854ns 0.712ns 0.378ns 0.000ns 0.618ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.094 ns + " "Info: + Micro clock to output delay of source is 0.094 ns" {  } { { "reg.bdf" "" { Schematic "C:/TAproj/reg.bdf" { { 96 824 888 176 "inst8" "" } } } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "0.090 ns + " "Info: + Micro setup delay of destination is 0.090 ns" {  } { { "lpm_shiftreg.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/lpm_shiftreg.tdf" 56 7 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_INVERTED_CLOCK_FOUND" "" "Info: Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two" {  } { { "reg.bdf" "" { Schematic "C:/TAproj/reg.bdf" { { 96 824 888 176 "inst8" "" } } } } { "lpm_shiftreg.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/lpm_shiftreg.tdf" 56 7 0 } }  } 0 0 "Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.213 ns" { full:inst|normMain:inst1|main:inst|reg:inst6|inst8 full:inst|normMantiss:inst3|inst3 full:inst|normMantiss:inst3|lpm_shiftreg5:inst|lpm_shiftreg:lpm_shiftreg_component|_~7 full:inst|normMantiss:inst3|lpm_shiftreg5:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[0] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "1.213 ns" { full:inst|normMain:inst1|main:inst|reg:inst6|inst8 {} full:inst|normMantiss:inst3|inst3 {} full:inst|normMantiss:inst3|lpm_shiftreg5:inst|lpm_shiftreg:lpm_shiftreg_component|_~7 {} full:inst|normMantiss:inst3|lpm_shiftreg5:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[0] {} } { 0.000ns 0.563ns 0.217ns 0.000ns } { 0.000ns 0.225ns 0.053ns 0.155ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.456 ns" { clock clock~clkctrl full:inst|normMantiss:inst3|lpm_shiftreg5:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[0] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.456 ns" { clock {} clock~combout {} clock~clkctrl {} full:inst|normMantiss:inst3|lpm_shiftreg5:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[0] {} } { 0.000ns 0.000ns 0.343ns 0.641ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.998 ns" { clock full:inst|generator:inst|inst4 full:inst|normMain:inst1|main:inst|inst2 full:inst|normMain:inst1|main:inst|inst2~clkctrl full:inst|normMain:inst1|main:inst|reg:inst6|inst8 } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "6.998 ns" { clock {} clock~combout {} full:inst|generator:inst|inst4 {} full:inst|normMain:inst1|main:inst|inst2 {} full:inst|normMain:inst1|main:inst|inst2~clkctrl {} full:inst|normMain:inst1|main:inst|reg:inst6|inst8 {} } { 0.000ns 0.000ns 1.823ns 0.298ns 1.675ns 0.640ns } { 0.000ns 0.854ns 0.712ns 0.378ns 0.000ns 0.618ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "B\[4\] register full:inst\|normMain:inst1\|main:inst\|reg:inst6\|inst register full:inst\|normMain:inst1\|main:inst\|reg:inst6\|inst5 325.73 MHz 3.07 ns Internal " "Info: Clock \"B\[4\]\" has Internal fmax of 325.73 MHz between source register \"full:inst\|normMain:inst1\|main:inst\|reg:inst6\|inst\" and destination register \"full:inst\|normMain:inst1\|main:inst\|reg:inst6\|inst5\" (period= 3.07 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "2.887 ns + Longest register register " "Info: + Longest register to register delay is 2.887 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns full:inst\|normMain:inst1\|main:inst\|reg:inst6\|inst 1 REG LCFF_X17_Y17_N3 5 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X17_Y17_N3; Fanout = 5; REG Node = 'full:inst\|normMain:inst1\|main:inst\|reg:inst6\|inst'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { full:inst|normMain:inst1|main:inst|reg:inst6|inst } "NODE_NAME" } } { "reg.bdf" "" { Schematic "C:/TAproj/reg.bdf" { { 96 448 512 176 "inst" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.245 ns) + CELL(0.350 ns) 0.595 ns full:inst\|normMain:inst1\|main:inst\|lpm_add_sub2:inst5\|lpm_add_sub:lpm_add_sub_component\|add_sub_i5i:auto_generated\|op_1~2 2 COMB LCCOMB_X17_Y17_N16 2 " "Info: 2: + IC(0.245 ns) + CELL(0.350 ns) = 0.595 ns; Loc. = LCCOMB_X17_Y17_N16; Fanout = 2; COMB Node = 'full:inst\|normMain:inst1\|main:inst\|lpm_add_sub2:inst5\|lpm_add_sub:lpm_add_sub_component\|add_sub_i5i:auto_generated\|op_1~2'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.595 ns" { full:inst|normMain:inst1|main:inst|reg:inst6|inst full:inst|normMain:inst1|main:inst|lpm_add_sub2:inst5|lpm_add_sub:lpm_add_sub_component|add_sub_i5i:auto_generated|op_1~2 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 0.630 ns full:inst\|normMain:inst1\|main:inst\|lpm_add_sub2:inst5\|lpm_add_sub:lpm_add_sub_component\|add_sub_i5i:auto_generated\|op_1~6 3 COMB LCCOMB_X17_Y17_N18 2 " "Info: 3: + IC(0.000 ns) + CELL(0.035 ns) = 0.630 ns; Loc. = LCCOMB_X17_Y17_N18; Fanout = 2; COMB Node = 'full:inst\|normMain:inst1\|main:inst\|lpm_add_sub2:inst5\|lpm_add_sub:lpm_add_sub_component\|add_sub_i5i:auto_generated\|op_1~6'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { full:inst|normMain:inst1|main:inst|lpm_add_sub2:inst5|lpm_add_sub:lpm_add_sub_component|add_sub_i5i:auto_generated|op_1~2 full:inst|normMain:inst1|main:inst|lpm_add_sub2:inst5|lpm_add_sub:lpm_add_sub_component|add_sub_i5i:auto_generated|op_1~6 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 0.665 ns full:inst\|normMain:inst1\|main:inst\|lpm_add_sub2:inst5\|lpm_add_sub:lpm_add_sub_component\|add_sub_i5i:auto_generated\|op_1~10 4 COMB LCCOMB_X17_Y17_N20 2 " "Info: 4: + IC(0.000 ns) + CELL(0.035 ns) = 0.665 ns; Loc. = LCCOMB_X17_Y17_N20; Fanout = 2; COMB Node = 'full:inst\|normMain:inst1\|main:inst\|lpm_add_sub2:inst5\|lpm_add_sub:lpm_add_sub_component\|add_sub_i5i:auto_generated\|op_1~10'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { full:inst|normMain:inst1|main:inst|lpm_add_sub2:inst5|lpm_add_sub:lpm_add_sub_component|add_sub_i5i:auto_generated|op_1~6 full:inst|normMain:inst1|main:inst|lpm_add_sub2:inst5|lpm_add_sub:lpm_add_sub_component|add_sub_i5i:auto_generated|op_1~10 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 0.700 ns full:inst\|normMain:inst1\|main:inst\|lpm_add_sub2:inst5\|lpm_add_sub:lpm_add_sub_component\|add_sub_i5i:auto_generated\|op_1~14 5 COMB LCCOMB_X17_Y17_N22 2 " "Info: 5: + IC(0.000 ns) + CELL(0.035 ns) = 0.700 ns; Loc. = LCCOMB_X17_Y17_N22; Fanout = 2; COMB Node = 'full:inst\|normMain:inst1\|main:inst\|lpm_add_sub2:inst5\|lpm_add_sub:lpm_add_sub_component\|add_sub_i5i:auto_generated\|op_1~14'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { full:inst|normMain:inst1|main:inst|lpm_add_sub2:inst5|lpm_add_sub:lpm_add_sub_component|add_sub_i5i:auto_generated|op_1~10 full:inst|normMain:inst1|main:inst|lpm_add_sub2:inst5|lpm_add_sub:lpm_add_sub_component|add_sub_i5i:auto_generated|op_1~14 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.125 ns) 0.825 ns full:inst\|normMain:inst1\|main:inst\|lpm_add_sub2:inst5\|lpm_add_sub:lpm_add_sub_component\|add_sub_i5i:auto_generated\|op_1~17 6 COMB LCCOMB_X17_Y17_N24 2 " "Info: 6: + IC(0.000 ns) + CELL(0.125 ns) = 0.825 ns; Loc. = LCCOMB_X17_Y17_N24; Fanout = 2; COMB Node = 'full:inst\|normMain:inst1\|main:inst\|lpm_add_sub2:inst5\|lpm_add_sub:lpm_add_sub_component\|add_sub_i5i:auto_generated\|op_1~17'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.125 ns" { full:inst|normMain:inst1|main:inst|lpm_add_sub2:inst5|lpm_add_sub:lpm_add_sub_component|add_sub_i5i:auto_generated|op_1~14 full:inst|normMain:inst1|main:inst|lpm_add_sub2:inst5|lpm_add_sub:lpm_add_sub_component|add_sub_i5i:auto_generated|op_1~17 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.602 ns) + CELL(0.350 ns) 1.777 ns full:inst\|normMain:inst1\|main:inst\|lpm_add_sub2:inst5\|lpm_add_sub:lpm_add_sub_component\|add_sub_i5i:auto_generated\|op_1~58 7 COMB LCCOMB_X17_Y16_N12 2 " "Info: 7: + IC(0.602 ns) + CELL(0.350 ns) = 1.777 ns; Loc. = LCCOMB_X17_Y16_N12; Fanout = 2; COMB Node = 'full:inst\|normMain:inst1\|main:inst\|lpm_add_sub2:inst5\|lpm_add_sub:lpm_add_sub_component\|add_sub_i5i:auto_generated\|op_1~58'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.952 ns" { full:inst|normMain:inst1|main:inst|lpm_add_sub2:inst5|lpm_add_sub:lpm_add_sub_component|add_sub_i5i:auto_generated|op_1~17 full:inst|normMain:inst1|main:inst|lpm_add_sub2:inst5|lpm_add_sub:lpm_add_sub_component|add_sub_i5i:auto_generated|op_1~58 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.125 ns) 1.902 ns full:inst\|normMain:inst1\|main:inst\|lpm_add_sub2:inst5\|lpm_add_sub:lpm_add_sub_component\|add_sub_i5i:auto_generated\|op_1~61 8 COMB LCCOMB_X17_Y16_N14 1 " "Info: 8: + IC(0.000 ns) + CELL(0.125 ns) = 1.902 ns; Loc. = LCCOMB_X17_Y16_N14; Fanout = 1; COMB Node = 'full:inst\|normMain:inst1\|main:inst\|lpm_add_sub2:inst5\|lpm_add_sub:lpm_add_sub_component\|add_sub_i5i:auto_generated\|op_1~61'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.125 ns" { full:inst|normMain:inst1|main:inst|lpm_add_sub2:inst5|lpm_add_sub:lpm_add_sub_component|add_sub_i5i:auto_generated|op_1~58 full:inst|normMain:inst1|main:inst|lpm_add_sub2:inst5|lpm_add_sub:lpm_add_sub_component|add_sub_i5i:auto_generated|op_1~61 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.605 ns) + CELL(0.225 ns) 2.732 ns full:inst\|normMain:inst1\|main:inst\|muxCor1:inst20\|inst25 9 COMB LCCOMB_X18_Y17_N30 1 " "Info: 9: + IC(0.605 ns) + CELL(0.225 ns) = 2.732 ns; Loc. = LCCOMB_X18_Y17_N30; Fanout = 1; COMB Node = 'full:inst\|normMain:inst1\|main:inst\|muxCor1:inst20\|inst25'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.830 ns" { full:inst|normMain:inst1|main:inst|lpm_add_sub2:inst5|lpm_add_sub:lpm_add_sub_component|add_sub_i5i:auto_generated|op_1~61 full:inst|normMain:inst1|main:inst|muxCor1:inst20|inst25 } "NODE_NAME" } } { "muxCor1.bdf" "" { Schematic "C:/TAproj/muxCor1.bdf" { { 424 448 512 472 "inst25" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.155 ns) 2.887 ns full:inst\|normMain:inst1\|main:inst\|reg:inst6\|inst5 10 REG LCFF_X18_Y17_N31 4 " "Info: 10: + IC(0.000 ns) + CELL(0.155 ns) = 2.887 ns; Loc. = LCFF_X18_Y17_N31; Fanout = 4; REG Node = 'full:inst\|normMain:inst1\|main:inst\|reg:inst6\|inst5'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.155 ns" { full:inst|normMain:inst1|main:inst|muxCor1:inst20|inst25 full:inst|normMain:inst1|main:inst|reg:inst6|inst5 } "NODE_NAME" } } { "reg.bdf" "" { Schematic "C:/TAproj/reg.bdf" { { 208 664 728 288 "inst5" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.435 ns ( 49.71 % ) " "Info: Total cell delay = 1.435 ns ( 49.71 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.452 ns ( 50.29 % ) " "Info: Total interconnect delay = 1.452 ns ( 50.29 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.887 ns" { full:inst|normMain:inst1|main:inst|reg:inst6|inst full:inst|normMain:inst1|main:inst|lpm_add_sub2:inst5|lpm_add_sub:lpm_add_sub_component|add_sub_i5i:auto_generated|op_1~2 full:inst|normMain:inst1|main:inst|lpm_add_sub2:inst5|lpm_add_sub:lpm_add_sub_component|add_sub_i5i:auto_generated|op_1~6 full:inst|normMain:inst1|main:inst|lpm_add_sub2:inst5|lpm_add_sub:lpm_add_sub_component|add_sub_i5i:auto_generated|op_1~10 full:inst|normMain:inst1|main:inst|lpm_add_sub2:inst5|lpm_add_sub:lpm_add_sub_component|add_sub_i5i:auto_generated|op_1~14 full:inst|normMain:inst1|main:inst|lpm_add_sub2:inst5|lpm_add_sub:lpm_add_sub_component|add_sub_i5i:auto_generated|op_1~17 full:inst|normMain:inst1|main:inst|lpm_add_sub2:inst5|lpm_add_sub:lpm_add_sub_component|add_sub_i5i:auto_generated|op_1~58 full:inst|normMain:inst1|main:inst|lpm_add_sub2:inst5|lpm_add_sub:lpm_add_sub_component|add_sub_i5i:auto_generated|op_1~61 full:inst|normMain:inst1|main:inst|muxCor1:inst20|inst25 full:inst|normMain:inst1|main:inst|reg:inst6|inst5 } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.887 ns" { full:inst|normMain:inst1|main:inst|reg:inst6|inst {} full:inst|normMain:inst1|main:inst|lpm_add_sub2:inst5|lpm_add_sub:lpm_add_sub_component|add_sub_i5i:auto_generated|op_1~2 {} full:inst|normMain:inst1|main:inst|lpm_add_sub2:inst5|lpm_add_sub:lpm_add_sub_component|add_sub_i5i:auto_generated|op_1~6 {} full:inst|normMain:inst1|main:inst|lpm_add_sub2:inst5|lpm_add_sub:lpm_add_sub_component|add_sub_i5i:auto_generated|op_1~10 {} full:inst|normMain:inst1|main:inst|lpm_add_sub2:inst5|lpm_add_sub:lpm_add_sub_component|add_sub_i5i:auto_generated|op_1~14 {} full:inst|normMain:inst1|main:inst|lpm_add_sub2:inst5|lpm_add_sub:lpm_add_sub_component|add_sub_i5i:auto_generated|op_1~17 {} full:inst|normMain:inst1|main:inst|lpm_add_sub2:inst5|lpm_add_sub:lpm_add_sub_component|add_sub_i5i:auto_generated|op_1~58 {} full:inst|normMain:inst1|main:inst|lpm_add_sub2:inst5|lpm_add_sub:lpm_add_sub_component|add_sub_i5i:auto_generated|op_1~61 {} full:inst|normMain:inst1|main:inst|muxCor1:inst20|inst25 {} full:inst|normMain:inst1|main:inst|reg:inst6|inst5 {} } { 0.000ns 0.245ns 0.000ns 0.000ns 0.000ns 0.000ns 0.602ns 0.000ns 0.605ns 0.000ns } { 0.000ns 0.350ns 0.035ns 0.035ns 0.035ns 0.125ns 0.350ns 0.125ns 0.225ns 0.155ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.001 ns - Smallest " "Info: - Smallest clock skew is 0.001 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "B\[4\] destination 5.083 ns + Shortest register " "Info: + Shortest clock path from clock \"B\[4\]\" to destination register is 5.083 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.820 ns) 0.820 ns B\[4\] 1 CLK PIN_H22 10 " "Info: 1: + IC(0.000 ns) + CELL(0.820 ns) = 0.820 ns; Loc. = PIN_H22; Fanout = 10; CLK Node = 'B\[4\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { B[4] } "NODE_NAME" } } { "multipcatcion.bdf" "" { Schematic "C:/TAproj/multipcatcion.bdf" { { 88 -24 144 104 "B\[4..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.061 ns) + CELL(0.272 ns) 2.153 ns full:inst\|normMain:inst1\|main:inst\|inst2 2 COMB LCCOMB_X13_Y20_N24 1 " "Info: 2: + IC(1.061 ns) + CELL(0.272 ns) = 2.153 ns; Loc. = LCCOMB_X13_Y20_N24; Fanout = 1; COMB Node = 'full:inst\|normMain:inst1\|main:inst\|inst2'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.333 ns" { B[4] full:inst|normMain:inst1|main:inst|inst2 } "NODE_NAME" } } { "main.bdf" "" { Schematic "C:/TAproj/main.bdf" { { 416 1056 1120 464 "inst2" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.675 ns) + CELL(0.000 ns) 3.828 ns full:inst\|normMain:inst1\|main:inst\|inst2~clkctrl 3 COMB CLKCTRL_G12 10 " "Info: 3: + IC(1.675 ns) + CELL(0.000 ns) = 3.828 ns; Loc. = CLKCTRL_G12; Fanout = 10; COMB Node = 'full:inst\|normMain:inst1\|main:inst\|inst2~clkctrl'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.675 ns" { full:inst|normMain:inst1|main:inst|inst2 full:inst|normMain:inst1|main:inst|inst2~clkctrl } "NODE_NAME" } } { "main.bdf" "" { Schematic "C:/TAproj/main.bdf" { { 416 1056 1120 464 "inst2" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.637 ns) + CELL(0.618 ns) 5.083 ns full:inst\|normMain:inst1\|main:inst\|reg:inst6\|inst5 4 REG LCFF_X18_Y17_N31 4 " "Info: 4: + IC(0.637 ns) + CELL(0.618 ns) = 5.083 ns; Loc. = LCFF_X18_Y17_N31; Fanout = 4; REG Node = 'full:inst\|normMain:inst1\|main:inst\|reg:inst6\|inst5'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.255 ns" { full:inst|normMain:inst1|main:inst|inst2~clkctrl full:inst|normMain:inst1|main:inst|reg:inst6|inst5 } "NODE_NAME" } } { "reg.bdf" "" { Schematic "C:/TAproj/reg.bdf" { { 208 664 728 288 "inst5" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.710 ns ( 33.64 % ) " "Info: Total cell delay = 1.710 ns ( 33.64 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.373 ns ( 66.36 % ) " "Info: Total interconnect delay = 3.373 ns ( 66.36 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.083 ns" { B[4] full:inst|normMain:inst1|main:inst|inst2 full:inst|normMain:inst1|main:inst|inst2~clkctrl full:inst|normMain:inst1|main:inst|reg:inst6|inst5 } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "5.083 ns" { B[4] {} B[4]~combout {} full:inst|normMain:inst1|main:inst|inst2 {} full:inst|normMain:inst1|main:inst|inst2~clkctrl {} full:inst|normMain:inst1|main:inst|reg:inst6|inst5 {} } { 0.000ns 0.000ns 1.061ns 1.675ns 0.637ns } { 0.000ns 0.820ns 0.272ns 0.000ns 0.618ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "B\[4\] source 5.082 ns - Longest register " "Info: - Longest clock path from clock \"B\[4\]\" to source register is 5.082 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.820 ns) 0.820 ns B\[4\] 1 CLK PIN_H22 10 " "Info: 1: + IC(0.000 ns) + CELL(0.820 ns) = 0.820 ns; Loc. = PIN_H22; Fanout = 10; CLK Node = 'B\[4\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { B[4] } "NODE_NAME" } } { "multipcatcion.bdf" "" { Schematic "C:/TAproj/multipcatcion.bdf" { { 88 -24 144 104 "B\[4..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.061 ns) + CELL(0.272 ns) 2.153 ns full:inst\|normMain:inst1\|main:inst\|inst2 2 COMB LCCOMB_X13_Y20_N24 1 " "Info: 2: + IC(1.061 ns) + CELL(0.272 ns) = 2.153 ns; Loc. = LCCOMB_X13_Y20_N24; Fanout = 1; COMB Node = 'full:inst\|normMain:inst1\|main:inst\|inst2'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.333 ns" { B[4] full:inst|normMain:inst1|main:inst|inst2 } "NODE_NAME" } } { "main.bdf" "" { Schematic "C:/TAproj/main.bdf" { { 416 1056 1120 464 "inst2" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.675 ns) + CELL(0.000 ns) 3.828 ns full:inst\|normMain:inst1\|main:inst\|inst2~clkctrl 3 COMB CLKCTRL_G12 10 " "Info: 3: + IC(1.675 ns) + CELL(0.000 ns) = 3.828 ns; Loc. = CLKCTRL_G12; Fanout = 10; COMB Node = 'full:inst\|normMain:inst1\|main:inst\|inst2~clkctrl'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.675 ns" { full:inst|normMain:inst1|main:inst|inst2 full:inst|normMain:inst1|main:inst|inst2~clkctrl } "NODE_NAME" } } { "main.bdf" "" { Schematic "C:/TAproj/main.bdf" { { 416 1056 1120 464 "inst2" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.636 ns) + CELL(0.618 ns) 5.082 ns full:inst\|normMain:inst1\|main:inst\|reg:inst6\|inst 4 REG LCFF_X17_Y17_N3 5 " "Info: 4: + IC(0.636 ns) + CELL(0.618 ns) = 5.082 ns; Loc. = LCFF_X17_Y17_N3; Fanout = 5; REG Node = 'full:inst\|normMain:inst1\|main:inst\|reg:inst6\|inst'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.254 ns" { full:inst|normMain:inst1|main:inst|inst2~clkctrl full:inst|normMain:inst1|main:inst|reg:inst6|inst } "NODE_NAME" } } { "reg.bdf" "" { Schematic "C:/TAproj/reg.bdf" { { 96 448 512 176 "inst" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.710 ns ( 33.65 % ) " "Info: Total cell delay = 1.710 ns ( 33.65 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.372 ns ( 66.35 % ) " "Info: Total interconnect delay = 3.372 ns ( 66.35 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.082 ns" { B[4] full:inst|normMain:inst1|main:inst|inst2 full:inst|normMain:inst1|main:inst|inst2~clkctrl full:inst|normMain:inst1|main:inst|reg:inst6|inst } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "5.082 ns" { B[4] {} B[4]~combout {} full:inst|normMain:inst1|main:inst|inst2 {} full:inst|normMain:inst1|main:inst|inst2~clkctrl {} full:inst|normMain:inst1|main:inst|reg:inst6|inst {} } { 0.000ns 0.000ns 1.061ns 1.675ns 0.636ns } { 0.000ns 0.820ns 0.272ns 0.000ns 0.618ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.083 ns" { B[4] full:inst|normMain:inst1|main:inst|inst2 full:inst|normMain:inst1|main:inst|inst2~clkctrl full:inst|normMain:inst1|main:inst|reg:inst6|inst5 } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "5.083 ns" { B[4] {} B[4]~combout {} full:inst|normMain:inst1|main:inst|inst2 {} full:inst|normMain:inst1|main:inst|inst2~clkctrl {} full:inst|normMain:inst1|main:inst|reg:inst6|inst5 {} } { 0.000ns 0.000ns 1.061ns 1.675ns 0.637ns } { 0.000ns 0.820ns 0.272ns 0.000ns 0.618ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.082 ns" { B[4] full:inst|normMain:inst1|main:inst|inst2 full:inst|normMain:inst1|main:inst|inst2~clkctrl full:inst|normMain:inst1|main:inst|reg:inst6|inst } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "5.082 ns" { B[4] {} B[4]~combout {} full:inst|normMain:inst1|main:inst|inst2 {} full:inst|normMain:inst1|main:inst|inst2~clkctrl {} full:inst|normMain:inst1|main:inst|reg:inst6|inst {} } { 0.000ns 0.000ns 1.061ns 1.675ns 0.636ns } { 0.000ns 0.820ns 0.272ns 0.000ns 0.618ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.094 ns + " "Info: + Micro clock to output delay of source is 0.094 ns" {  } { { "reg.bdf" "" { Schematic "C:/TAproj/reg.bdf" { { 96 448 512 176 "inst" "" } } } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "0.090 ns + " "Info: + Micro setup delay of destination is 0.090 ns" {  } { { "reg.bdf" "" { Schematic "C:/TAproj/reg.bdf" { { 208 664 728 288 "inst5" "" } } } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.887 ns" { full:inst|normMain:inst1|main:inst|reg:inst6|inst full:inst|normMain:inst1|main:inst|lpm_add_sub2:inst5|lpm_add_sub:lpm_add_sub_component|add_sub_i5i:auto_generated|op_1~2 full:inst|normMain:inst1|main:inst|lpm_add_sub2:inst5|lpm_add_sub:lpm_add_sub_component|add_sub_i5i:auto_generated|op_1~6 full:inst|normMain:inst1|main:inst|lpm_add_sub2:inst5|lpm_add_sub:lpm_add_sub_component|add_sub_i5i:auto_generated|op_1~10 full:inst|normMain:inst1|main:inst|lpm_add_sub2:inst5|lpm_add_sub:lpm_add_sub_component|add_sub_i5i:auto_generated|op_1~14 full:inst|normMain:inst1|main:inst|lpm_add_sub2:inst5|lpm_add_sub:lpm_add_sub_component|add_sub_i5i:auto_generated|op_1~17 full:inst|normMain:inst1|main:inst|lpm_add_sub2:inst5|lpm_add_sub:lpm_add_sub_component|add_sub_i5i:auto_generated|op_1~58 full:inst|normMain:inst1|main:inst|lpm_add_sub2:inst5|lpm_add_sub:lpm_add_sub_component|add_sub_i5i:auto_generated|op_1~61 full:inst|normMain:inst1|main:inst|muxCor1:inst20|inst25 full:inst|normMain:inst1|main:inst|reg:inst6|inst5 } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.887 ns" { full:inst|normMain:inst1|main:inst|reg:inst6|inst {} full:inst|normMain:inst1|main:inst|lpm_add_sub2:inst5|lpm_add_sub:lpm_add_sub_component|add_sub_i5i:auto_generated|op_1~2 {} full:inst|normMain:inst1|main:inst|lpm_add_sub2:inst5|lpm_add_sub:lpm_add_sub_component|add_sub_i5i:auto_generated|op_1~6 {} full:inst|normMain:inst1|main:inst|lpm_add_sub2:inst5|lpm_add_sub:lpm_add_sub_component|add_sub_i5i:auto_generated|op_1~10 {} full:inst|normMain:inst1|main:inst|lpm_add_sub2:inst5|lpm_add_sub:lpm_add_sub_component|add_sub_i5i:auto_generated|op_1~14 {} full:inst|normMain:inst1|main:inst|lpm_add_sub2:inst5|lpm_add_sub:lpm_add_sub_component|add_sub_i5i:auto_generated|op_1~17 {} full:inst|normMain:inst1|main:inst|lpm_add_sub2:inst5|lpm_add_sub:lpm_add_sub_component|add_sub_i5i:auto_generated|op_1~58 {} full:inst|normMain:inst1|main:inst|lpm_add_sub2:inst5|lpm_add_sub:lpm_add_sub_component|add_sub_i5i:auto_generated|op_1~61 {} full:inst|normMain:inst1|main:inst|muxCor1:inst20|inst25 {} full:inst|normMain:inst1|main:inst|reg:inst6|inst5 {} } { 0.000ns 0.245ns 0.000ns 0.000ns 0.000ns 0.000ns 0.602ns 0.000ns 0.605ns 0.000ns } { 0.000ns 0.350ns 0.035ns 0.035ns 0.035ns 0.125ns 0.350ns 0.125ns 0.225ns 0.155ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.083 ns" { B[4] full:inst|normMain:inst1|main:inst|inst2 full:inst|normMain:inst1|main:inst|inst2~clkctrl full:inst|normMain:inst1|main:inst|reg:inst6|inst5 } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "5.083 ns" { B[4] {} B[4]~combout {} full:inst|normMain:inst1|main:inst|inst2 {} full:inst|normMain:inst1|main:inst|inst2~clkctrl {} full:inst|normMain:inst1|main:inst|reg:inst6|inst5 {} } { 0.000ns 0.000ns 1.061ns 1.675ns 0.637ns } { 0.000ns 0.820ns 0.272ns 0.000ns 0.618ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.082 ns" { B[4] full:inst|normMain:inst1|main:inst|inst2 full:inst|normMain:inst1|main:inst|inst2~clkctrl full:inst|normMain:inst1|main:inst|reg:inst6|inst } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "5.082 ns" { B[4] {} B[4]~combout {} full:inst|normMain:inst1|main:inst|inst2 {} full:inst|normMain:inst1|main:inst|inst2~clkctrl {} full:inst|normMain:inst1|main:inst|reg:inst6|inst {} } { 0.000ns 0.000ns 1.061ns 1.675ns 0.636ns } { 0.000ns 0.820ns 0.272ns 0.000ns 0.618ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "A\[4\] register full:inst\|normMain:inst1\|main:inst\|reg:inst6\|inst register full:inst\|normMain:inst1\|main:inst\|reg:inst6\|inst5 325.73 MHz 3.07 ns Internal " "Info: Clock \"A\[4\]\" has Internal fmax of 325.73 MHz between source register \"full:inst\|normMain:inst1\|main:inst\|reg:inst6\|inst\" and destination register \"full:inst\|normMain:inst1\|main:inst\|reg:inst6\|inst5\" (period= 3.07 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "2.887 ns + Longest register register " "Info: + Longest register to register delay is 2.887 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns full:inst\|normMain:inst1\|main:inst\|reg:inst6\|inst 1 REG LCFF_X17_Y17_N3 5 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X17_Y17_N3; Fanout = 5; REG Node = 'full:inst\|normMain:inst1\|main:inst\|reg:inst6\|inst'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { full:inst|normMain:inst1|main:inst|reg:inst6|inst } "NODE_NAME" } } { "reg.bdf" "" { Schematic "C:/TAproj/reg.bdf" { { 96 448 512 176 "inst" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.245 ns) + CELL(0.350 ns) 0.595 ns full:inst\|normMain:inst1\|main:inst\|lpm_add_sub2:inst5\|lpm_add_sub:lpm_add_sub_component\|add_sub_i5i:auto_generated\|op_1~2 2 COMB LCCOMB_X17_Y17_N16 2 " "Info: 2: + IC(0.245 ns) + CELL(0.350 ns) = 0.595 ns; Loc. = LCCOMB_X17_Y17_N16; Fanout = 2; COMB Node = 'full:inst\|normMain:inst1\|main:inst\|lpm_add_sub2:inst5\|lpm_add_sub:lpm_add_sub_component\|add_sub_i5i:auto_generated\|op_1~2'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.595 ns" { full:inst|normMain:inst1|main:inst|reg:inst6|inst full:inst|normMain:inst1|main:inst|lpm_add_sub2:inst5|lpm_add_sub:lpm_add_sub_component|add_sub_i5i:auto_generated|op_1~2 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 0.630 ns full:inst\|normMain:inst1\|main:inst\|lpm_add_sub2:inst5\|lpm_add_sub:lpm_add_sub_component\|add_sub_i5i:auto_generated\|op_1~6 3 COMB LCCOMB_X17_Y17_N18 2 " "Info: 3: + IC(0.000 ns) + CELL(0.035 ns) = 0.630 ns; Loc. = LCCOMB_X17_Y17_N18; Fanout = 2; COMB Node = 'full:inst\|normMain:inst1\|main:inst\|lpm_add_sub2:inst5\|lpm_add_sub:lpm_add_sub_component\|add_sub_i5i:auto_generated\|op_1~6'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { full:inst|normMain:inst1|main:inst|lpm_add_sub2:inst5|lpm_add_sub:lpm_add_sub_component|add_sub_i5i:auto_generated|op_1~2 full:inst|normMain:inst1|main:inst|lpm_add_sub2:inst5|lpm_add_sub:lpm_add_sub_component|add_sub_i5i:auto_generated|op_1~6 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 0.665 ns full:inst\|normMain:inst1\|main:inst\|lpm_add_sub2:inst5\|lpm_add_sub:lpm_add_sub_component\|add_sub_i5i:auto_generated\|op_1~10 4 COMB LCCOMB_X17_Y17_N20 2 " "Info: 4: + IC(0.000 ns) + CELL(0.035 ns) = 0.665 ns; Loc. = LCCOMB_X17_Y17_N20; Fanout = 2; COMB Node = 'full:inst\|normMain:inst1\|main:inst\|lpm_add_sub2:inst5\|lpm_add_sub:lpm_add_sub_component\|add_sub_i5i:auto_generated\|op_1~10'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { full:inst|normMain:inst1|main:inst|lpm_add_sub2:inst5|lpm_add_sub:lpm_add_sub_component|add_sub_i5i:auto_generated|op_1~6 full:inst|normMain:inst1|main:inst|lpm_add_sub2:inst5|lpm_add_sub:lpm_add_sub_component|add_sub_i5i:auto_generated|op_1~10 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 0.700 ns full:inst\|normMain:inst1\|main:inst\|lpm_add_sub2:inst5\|lpm_add_sub:lpm_add_sub_component\|add_sub_i5i:auto_generated\|op_1~14 5 COMB LCCOMB_X17_Y17_N22 2 " "Info: 5: + IC(0.000 ns) + CELL(0.035 ns) = 0.700 ns; Loc. = LCCOMB_X17_Y17_N22; Fanout = 2; COMB Node = 'full:inst\|normMain:inst1\|main:inst\|lpm_add_sub2:inst5\|lpm_add_sub:lpm_add_sub_component\|add_sub_i5i:auto_generated\|op_1~14'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { full:inst|normMain:inst1|main:inst|lpm_add_sub2:inst5|lpm_add_sub:lpm_add_sub_component|add_sub_i5i:auto_generated|op_1~10 full:inst|normMain:inst1|main:inst|lpm_add_sub2:inst5|lpm_add_sub:lpm_add_sub_component|add_sub_i5i:auto_generated|op_1~14 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.125 ns) 0.825 ns full:inst\|normMain:inst1\|main:inst\|lpm_add_sub2:inst5\|lpm_add_sub:lpm_add_sub_component\|add_sub_i5i:auto_generated\|op_1~17 6 COMB LCCOMB_X17_Y17_N24 2 " "Info: 6: + IC(0.000 ns) + CELL(0.125 ns) = 0.825 ns; Loc. = LCCOMB_X17_Y17_N24; Fanout = 2; COMB Node = 'full:inst\|normMain:inst1\|main:inst\|lpm_add_sub2:inst5\|lpm_add_sub:lpm_add_sub_component\|add_sub_i5i:auto_generated\|op_1~17'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.125 ns" { full:inst|normMain:inst1|main:inst|lpm_add_sub2:inst5|lpm_add_sub:lpm_add_sub_component|add_sub_i5i:auto_generated|op_1~14 full:inst|normMain:inst1|main:inst|lpm_add_sub2:inst5|lpm_add_sub:lpm_add_sub_component|add_sub_i5i:auto_generated|op_1~17 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.602 ns) + CELL(0.350 ns) 1.777 ns full:inst\|normMain:inst1\|main:inst\|lpm_add_sub2:inst5\|lpm_add_sub:lpm_add_sub_component\|add_sub_i5i:auto_generated\|op_1~58 7 COMB LCCOMB_X17_Y16_N12 2 " "Info: 7: + IC(0.602 ns) + CELL(0.350 ns) = 1.777 ns; Loc. = LCCOMB_X17_Y16_N12; Fanout = 2; COMB Node = 'full:inst\|normMain:inst1\|main:inst\|lpm_add_sub2:inst5\|lpm_add_sub:lpm_add_sub_component\|add_sub_i5i:auto_generated\|op_1~58'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.952 ns" { full:inst|normMain:inst1|main:inst|lpm_add_sub2:inst5|lpm_add_sub:lpm_add_sub_component|add_sub_i5i:auto_generated|op_1~17 full:inst|normMain:inst1|main:inst|lpm_add_sub2:inst5|lpm_add_sub:lpm_add_sub_component|add_sub_i5i:auto_generated|op_1~58 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.125 ns) 1.902 ns full:inst\|normMain:inst1\|main:inst\|lpm_add_sub2:inst5\|lpm_add_sub:lpm_add_sub_component\|add_sub_i5i:auto_generated\|op_1~61 8 COMB LCCOMB_X17_Y16_N14 1 " "Info: 8: + IC(0.000 ns) + CELL(0.125 ns) = 1.902 ns; Loc. = LCCOMB_X17_Y16_N14; Fanout = 1; COMB Node = 'full:inst\|normMain:inst1\|main:inst\|lpm_add_sub2:inst5\|lpm_add_sub:lpm_add_sub_component\|add_sub_i5i:auto_generated\|op_1~61'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.125 ns" { full:inst|normMain:inst1|main:inst|lpm_add_sub2:inst5|lpm_add_sub:lpm_add_sub_component|add_sub_i5i:auto_generated|op_1~58 full:inst|normMain:inst1|main:inst|lpm_add_sub2:inst5|lpm_add_sub:lpm_add_sub_component|add_sub_i5i:auto_generated|op_1~61 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.605 ns) + CELL(0.225 ns) 2.732 ns full:inst\|normMain:inst1\|main:inst\|muxCor1:inst20\|inst25 9 COMB LCCOMB_X18_Y17_N30 1 " "Info: 9: + IC(0.605 ns) + CELL(0.225 ns) = 2.732 ns; Loc. = LCCOMB_X18_Y17_N30; Fanout = 1; COMB Node = 'full:inst\|normMain:inst1\|main:inst\|muxCor1:inst20\|inst25'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.830 ns" { full:inst|normMain:inst1|main:inst|lpm_add_sub2:inst5|lpm_add_sub:lpm_add_sub_component|add_sub_i5i:auto_generated|op_1~61 full:inst|normMain:inst1|main:inst|muxCor1:inst20|inst25 } "NODE_NAME" } } { "muxCor1.bdf" "" { Schematic "C:/TAproj/muxCor1.bdf" { { 424 448 512 472 "inst25" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.155 ns) 2.887 ns full:inst\|normMain:inst1\|main:inst\|reg:inst6\|inst5 10 REG LCFF_X18_Y17_N31 4 " "Info: 10: + IC(0.000 ns) + CELL(0.155 ns) = 2.887 ns; Loc. = LCFF_X18_Y17_N31; Fanout = 4; REG Node = 'full:inst\|normMain:inst1\|main:inst\|reg:inst6\|inst5'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.155 ns" { full:inst|normMain:inst1|main:inst|muxCor1:inst20|inst25 full:inst|normMain:inst1|main:inst|reg:inst6|inst5 } "NODE_NAME" } } { "reg.bdf" "" { Schematic "C:/TAproj/reg.bdf" { { 208 664 728 288 "inst5" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.435 ns ( 49.71 % ) " "Info: Total cell delay = 1.435 ns ( 49.71 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.452 ns ( 50.29 % ) " "Info: Total interconnect delay = 1.452 ns ( 50.29 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.887 ns" { full:inst|normMain:inst1|main:inst|reg:inst6|inst full:inst|normMain:inst1|main:inst|lpm_add_sub2:inst5|lpm_add_sub:lpm_add_sub_component|add_sub_i5i:auto_generated|op_1~2 full:inst|normMain:inst1|main:inst|lpm_add_sub2:inst5|lpm_add_sub:lpm_add_sub_component|add_sub_i5i:auto_generated|op_1~6 full:inst|normMain:inst1|main:inst|lpm_add_sub2:inst5|lpm_add_sub:lpm_add_sub_component|add_sub_i5i:auto_generated|op_1~10 full:inst|normMain:inst1|main:inst|lpm_add_sub2:inst5|lpm_add_sub:lpm_add_sub_component|add_sub_i5i:auto_generated|op_1~14 full:inst|normMain:inst1|main:inst|lpm_add_sub2:inst5|lpm_add_sub:lpm_add_sub_component|add_sub_i5i:auto_generated|op_1~17 full:inst|normMain:inst1|main:inst|lpm_add_sub2:inst5|lpm_add_sub:lpm_add_sub_component|add_sub_i5i:auto_generated|op_1~58 full:inst|normMain:inst1|main:inst|lpm_add_sub2:inst5|lpm_add_sub:lpm_add_sub_component|add_sub_i5i:auto_generated|op_1~61 full:inst|normMain:inst1|main:inst|muxCor1:inst20|inst25 full:inst|normMain:inst1|main:inst|reg:inst6|inst5 } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.887 ns" { full:inst|normMain:inst1|main:inst|reg:inst6|inst {} full:inst|normMain:inst1|main:inst|lpm_add_sub2:inst5|lpm_add_sub:lpm_add_sub_component|add_sub_i5i:auto_generated|op_1~2 {} full:inst|normMain:inst1|main:inst|lpm_add_sub2:inst5|lpm_add_sub:lpm_add_sub_component|add_sub_i5i:auto_generated|op_1~6 {} full:inst|normMain:inst1|main:inst|lpm_add_sub2:inst5|lpm_add_sub:lpm_add_sub_component|add_sub_i5i:auto_generated|op_1~10 {} full:inst|normMain:inst1|main:inst|lpm_add_sub2:inst5|lpm_add_sub:lpm_add_sub_component|add_sub_i5i:auto_generated|op_1~14 {} full:inst|normMain:inst1|main:inst|lpm_add_sub2:inst5|lpm_add_sub:lpm_add_sub_component|add_sub_i5i:auto_generated|op_1~17 {} full:inst|normMain:inst1|main:inst|lpm_add_sub2:inst5|lpm_add_sub:lpm_add_sub_component|add_sub_i5i:auto_generated|op_1~58 {} full:inst|normMain:inst1|main:inst|lpm_add_sub2:inst5|lpm_add_sub:lpm_add_sub_component|add_sub_i5i:auto_generated|op_1~61 {} full:inst|normMain:inst1|main:inst|muxCor1:inst20|inst25 {} full:inst|normMain:inst1|main:inst|reg:inst6|inst5 {} } { 0.000ns 0.245ns 0.000ns 0.000ns 0.000ns 0.000ns 0.602ns 0.000ns 0.605ns 0.000ns } { 0.000ns 0.350ns 0.035ns 0.035ns 0.035ns 0.125ns 0.350ns 0.125ns 0.225ns 0.155ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.001 ns - Smallest " "Info: - Smallest clock skew is 0.001 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "A\[4\] destination 5.136 ns + Shortest register " "Info: + Shortest clock path from clock \"A\[4\]\" to destination register is 5.136 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.867 ns) 0.867 ns A\[4\] 1 CLK PIN_A16 10 " "Info: 1: + IC(0.000 ns) + CELL(0.867 ns) = 0.867 ns; Loc. = PIN_A16; Fanout = 10; CLK Node = 'A\[4\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { A[4] } "NODE_NAME" } } { "multipcatcion.bdf" "" { Schematic "C:/TAproj/multipcatcion.bdf" { { -8 -24 144 8 "A\[4..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.067 ns) + CELL(0.272 ns) 2.206 ns full:inst\|normMain:inst1\|main:inst\|inst2 2 COMB LCCOMB_X13_Y20_N24 1 " "Info: 2: + IC(1.067 ns) + CELL(0.272 ns) = 2.206 ns; Loc. = LCCOMB_X13_Y20_N24; Fanout = 1; COMB Node = 'full:inst\|normMain:inst1\|main:inst\|inst2'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.339 ns" { A[4] full:inst|normMain:inst1|main:inst|inst2 } "NODE_NAME" } } { "main.bdf" "" { Schematic "C:/TAproj/main.bdf" { { 416 1056 1120 464 "inst2" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.675 ns) + CELL(0.000 ns) 3.881 ns full:inst\|normMain:inst1\|main:inst\|inst2~clkctrl 3 COMB CLKCTRL_G12 10 " "Info: 3: + IC(1.675 ns) + CELL(0.000 ns) = 3.881 ns; Loc. = CLKCTRL_G12; Fanout = 10; COMB Node = 'full:inst\|normMain:inst1\|main:inst\|inst2~clkctrl'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.675 ns" { full:inst|normMain:inst1|main:inst|inst2 full:inst|normMain:inst1|main:inst|inst2~clkctrl } "NODE_NAME" } } { "main.bdf" "" { Schematic "C:/TAproj/main.bdf" { { 416 1056 1120 464 "inst2" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.637 ns) + CELL(0.618 ns) 5.136 ns full:inst\|normMain:inst1\|main:inst\|reg:inst6\|inst5 4 REG LCFF_X18_Y17_N31 4 " "Info: 4: + IC(0.637 ns) + CELL(0.618 ns) = 5.136 ns; Loc. = LCFF_X18_Y17_N31; Fanout = 4; REG Node = 'full:inst\|normMain:inst1\|main:inst\|reg:inst6\|inst5'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.255 ns" { full:inst|normMain:inst1|main:inst|inst2~clkctrl full:inst|normMain:inst1|main:inst|reg:inst6|inst5 } "NODE_NAME" } } { "reg.bdf" "" { Schematic "C:/TAproj/reg.bdf" { { 208 664 728 288 "inst5" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.757 ns ( 34.21 % ) " "Info: Total cell delay = 1.757 ns ( 34.21 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.379 ns ( 65.79 % ) " "Info: Total interconnect delay = 3.379 ns ( 65.79 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.136 ns" { A[4] full:inst|normMain:inst1|main:inst|inst2 full:inst|normMain:inst1|main:inst|inst2~clkctrl full:inst|normMain:inst1|main:inst|reg:inst6|inst5 } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "5.136 ns" { A[4] {} A[4]~combout {} full:inst|normMain:inst1|main:inst|inst2 {} full:inst|normMain:inst1|main:inst|inst2~clkctrl {} full:inst|normMain:inst1|main:inst|reg:inst6|inst5 {} } { 0.000ns 0.000ns 1.067ns 1.675ns 0.637ns } { 0.000ns 0.867ns 0.272ns 0.000ns 0.618ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "A\[4\] source 5.135 ns - Longest register " "Info: - Longest clock path from clock \"A\[4\]\" to source register is 5.135 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.867 ns) 0.867 ns A\[4\] 1 CLK PIN_A16 10 " "Info: 1: + IC(0.000 ns) + CELL(0.867 ns) = 0.867 ns; Loc. = PIN_A16; Fanout = 10; CLK Node = 'A\[4\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { A[4] } "NODE_NAME" } } { "multipcatcion.bdf" "" { Schematic "C:/TAproj/multipcatcion.bdf" { { -8 -24 144 8 "A\[4..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.067 ns) + CELL(0.272 ns) 2.206 ns full:inst\|normMain:inst1\|main:inst\|inst2 2 COMB LCCOMB_X13_Y20_N24 1 " "Info: 2: + IC(1.067 ns) + CELL(0.272 ns) = 2.206 ns; Loc. = LCCOMB_X13_Y20_N24; Fanout = 1; COMB Node = 'full:inst\|normMain:inst1\|main:inst\|inst2'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.339 ns" { A[4] full:inst|normMain:inst1|main:inst|inst2 } "NODE_NAME" } } { "main.bdf" "" { Schematic "C:/TAproj/main.bdf" { { 416 1056 1120 464 "inst2" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.675 ns) + CELL(0.000 ns) 3.881 ns full:inst\|normMain:inst1\|main:inst\|inst2~clkctrl 3 COMB CLKCTRL_G12 10 " "Info: 3: + IC(1.675 ns) + CELL(0.000 ns) = 3.881 ns; Loc. = CLKCTRL_G12; Fanout = 10; COMB Node = 'full:inst\|normMain:inst1\|main:inst\|inst2~clkctrl'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.675 ns" { full:inst|normMain:inst1|main:inst|inst2 full:inst|normMain:inst1|main:inst|inst2~clkctrl } "NODE_NAME" } } { "main.bdf" "" { Schematic "C:/TAproj/main.bdf" { { 416 1056 1120 464 "inst2" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.636 ns) + CELL(0.618 ns) 5.135 ns full:inst\|normMain:inst1\|main:inst\|reg:inst6\|inst 4 REG LCFF_X17_Y17_N3 5 " "Info: 4: + IC(0.636 ns) + CELL(0.618 ns) = 5.135 ns; Loc. = LCFF_X17_Y17_N3; Fanout = 5; REG Node = 'full:inst\|normMain:inst1\|main:inst\|reg:inst6\|inst'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.254 ns" { full:inst|normMain:inst1|main:inst|inst2~clkctrl full:inst|normMain:inst1|main:inst|reg:inst6|inst } "NODE_NAME" } } { "reg.bdf" "" { Schematic "C:/TAproj/reg.bdf" { { 96 448 512 176 "inst" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.757 ns ( 34.22 % ) " "Info: Total cell delay = 1.757 ns ( 34.22 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.378 ns ( 65.78 % ) " "Info: Total interconnect delay = 3.378 ns ( 65.78 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.135 ns" { A[4] full:inst|normMain:inst1|main:inst|inst2 full:inst|normMain:inst1|main:inst|inst2~clkctrl full:inst|normMain:inst1|main:inst|reg:inst6|inst } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "5.135 ns" { A[4] {} A[4]~combout {} full:inst|normMain:inst1|main:inst|inst2 {} full:inst|normMain:inst1|main:inst|inst2~clkctrl {} full:inst|normMain:inst1|main:inst|reg:inst6|inst {} } { 0.000ns 0.000ns 1.067ns 1.675ns 0.636ns } { 0.000ns 0.867ns 0.272ns 0.000ns 0.618ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.136 ns" { A[4] full:inst|normMain:inst1|main:inst|inst2 full:inst|normMain:inst1|main:inst|inst2~clkctrl full:inst|normMain:inst1|main:inst|reg:inst6|inst5 } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "5.136 ns" { A[4] {} A[4]~combout {} full:inst|normMain:inst1|main:inst|inst2 {} full:inst|normMain:inst1|main:inst|inst2~clkctrl {} full:inst|normMain:inst1|main:inst|reg:inst6|inst5 {} } { 0.000ns 0.000ns 1.067ns 1.675ns 0.637ns } { 0.000ns 0.867ns 0.272ns 0.000ns 0.618ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.135 ns" { A[4] full:inst|normMain:inst1|main:inst|inst2 full:inst|normMain:inst1|main:inst|inst2~clkctrl full:inst|normMain:inst1|main:inst|reg:inst6|inst } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "5.135 ns" { A[4] {} A[4]~combout {} full:inst|normMain:inst1|main:inst|inst2 {} full:inst|normMain:inst1|main:inst|inst2~clkctrl {} full:inst|normMain:inst1|main:inst|reg:inst6|inst {} } { 0.000ns 0.000ns 1.067ns 1.675ns 0.636ns } { 0.000ns 0.867ns 0.272ns 0.000ns 0.618ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.094 ns + " "Info: + Micro clock to output delay of source is 0.094 ns" {  } { { "reg.bdf" "" { Schematic "C:/TAproj/reg.bdf" { { 96 448 512 176 "inst" "" } } } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "0.090 ns + " "Info: + Micro setup delay of destination is 0.090 ns" {  } { { "reg.bdf" "" { Schematic "C:/TAproj/reg.bdf" { { 208 664 728 288 "inst5" "" } } } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.887 ns" { full:inst|normMain:inst1|main:inst|reg:inst6|inst full:inst|normMain:inst1|main:inst|lpm_add_sub2:inst5|lpm_add_sub:lpm_add_sub_component|add_sub_i5i:auto_generated|op_1~2 full:inst|normMain:inst1|main:inst|lpm_add_sub2:inst5|lpm_add_sub:lpm_add_sub_component|add_sub_i5i:auto_generated|op_1~6 full:inst|normMain:inst1|main:inst|lpm_add_sub2:inst5|lpm_add_sub:lpm_add_sub_component|add_sub_i5i:auto_generated|op_1~10 full:inst|normMain:inst1|main:inst|lpm_add_sub2:inst5|lpm_add_sub:lpm_add_sub_component|add_sub_i5i:auto_generated|op_1~14 full:inst|normMain:inst1|main:inst|lpm_add_sub2:inst5|lpm_add_sub:lpm_add_sub_component|add_sub_i5i:auto_generated|op_1~17 full:inst|normMain:inst1|main:inst|lpm_add_sub2:inst5|lpm_add_sub:lpm_add_sub_component|add_sub_i5i:auto_generated|op_1~58 full:inst|normMain:inst1|main:inst|lpm_add_sub2:inst5|lpm_add_sub:lpm_add_sub_component|add_sub_i5i:auto_generated|op_1~61 full:inst|normMain:inst1|main:inst|muxCor1:inst20|inst25 full:inst|normMain:inst1|main:inst|reg:inst6|inst5 } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.887 ns" { full:inst|normMain:inst1|main:inst|reg:inst6|inst {} full:inst|normMain:inst1|main:inst|lpm_add_sub2:inst5|lpm_add_sub:lpm_add_sub_component|add_sub_i5i:auto_generated|op_1~2 {} full:inst|normMain:inst1|main:inst|lpm_add_sub2:inst5|lpm_add_sub:lpm_add_sub_component|add_sub_i5i:auto_generated|op_1~6 {} full:inst|normMain:inst1|main:inst|lpm_add_sub2:inst5|lpm_add_sub:lpm_add_sub_component|add_sub_i5i:auto_generated|op_1~10 {} full:inst|normMain:inst1|main:inst|lpm_add_sub2:inst5|lpm_add_sub:lpm_add_sub_component|add_sub_i5i:auto_generated|op_1~14 {} full:inst|normMain:inst1|main:inst|lpm_add_sub2:inst5|lpm_add_sub:lpm_add_sub_component|add_sub_i5i:auto_generated|op_1~17 {} full:inst|normMain:inst1|main:inst|lpm_add_sub2:inst5|lpm_add_sub:lpm_add_sub_component|add_sub_i5i:auto_generated|op_1~58 {} full:inst|normMain:inst1|main:inst|lpm_add_sub2:inst5|lpm_add_sub:lpm_add_sub_component|add_sub_i5i:auto_generated|op_1~61 {} full:inst|normMain:inst1|main:inst|muxCor1:inst20|inst25 {} full:inst|normMain:inst1|main:inst|reg:inst6|inst5 {} } { 0.000ns 0.245ns 0.000ns 0.000ns 0.000ns 0.000ns 0.602ns 0.000ns 0.605ns 0.000ns } { 0.000ns 0.350ns 0.035ns 0.035ns 0.035ns 0.125ns 0.350ns 0.125ns 0.225ns 0.155ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.136 ns" { A[4] full:inst|normMain:inst1|main:inst|inst2 full:inst|normMain:inst1|main:inst|inst2~clkctrl full:inst|normMain:inst1|main:inst|reg:inst6|inst5 } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "5.136 ns" { A[4] {} A[4]~combout {} full:inst|normMain:inst1|main:inst|inst2 {} full:inst|normMain:inst1|main:inst|inst2~clkctrl {} full:inst|normMain:inst1|main:inst|reg:inst6|inst5 {} } { 0.000ns 0.000ns 1.067ns 1.675ns 0.637ns } { 0.000ns 0.867ns 0.272ns 0.000ns 0.618ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.135 ns" { A[4] full:inst|normMain:inst1|main:inst|inst2 full:inst|normMain:inst1|main:inst|inst2~clkctrl full:inst|normMain:inst1|main:inst|reg:inst6|inst } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "5.135 ns" { A[4] {} A[4]~combout {} full:inst|normMain:inst1|main:inst|inst2 {} full:inst|normMain:inst1|main:inst|inst2~clkctrl {} full:inst|normMain:inst1|main:inst|reg:inst6|inst {} } { 0.000ns 0.000ns 1.067ns 1.675ns 0.636ns } { 0.000ns 0.867ns 0.272ns 0.000ns 0.618ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 -1}
{ "Warning" "WTAN_CLOCK_WILL_NOT_OPERATE" "clock 131 " "Warning: Circuit may not operate. Detected 131 non-operational path(s) clocked by clock \"clock\" with clock skew larger than data delay. See Compilation Report for details." {  } {  } 0 0 "Circuit may not operate. Detected %2!d! non-operational path(s) clocked by clock \"%1!s!\" with clock skew larger than data delay. See Compilation Report for details." 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_NEGATIVE_HOLD_RESULT" "full:inst\|normMain:inst1\|main:inst\|lpm_shiftreg4:inst1\|lpm_shiftreg:lpm_shiftreg_component\|dffs\[3\] full:inst\|generator:inst\|inst15 clock 3.38 ns " "Info: Found hold time violation between source  pin or register \"full:inst\|normMain:inst1\|main:inst\|lpm_shiftreg4:inst1\|lpm_shiftreg:lpm_shiftreg_component\|dffs\[3\]\" and destination pin or register \"full:inst\|generator:inst\|inst15\" for clock \"clock\" (Hold time is 3.38 ns)" { { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "3.842 ns + Largest " "Info: + Largest clock skew is 3.842 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clock destination 6.300 ns + Longest register " "Info: + Longest clock path from clock \"clock\" to destination register is 6.300 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.854 ns) 0.854 ns clock 1 CLK PIN_N20 7 " "Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 7; CLK Node = 'clock'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clock } "NODE_NAME" } } { "multipcatcion.bdf" "" { Schematic "C:/TAproj/multipcatcion.bdf" { { 160 64 232 176 "clock" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.823 ns) + CELL(0.712 ns) 3.389 ns full:inst\|generator:inst\|inst 2 REG LCFF_X13_Y20_N7 2 " "Info: 2: + IC(1.823 ns) + CELL(0.712 ns) = 3.389 ns; Loc. = LCFF_X13_Y20_N7; Fanout = 2; REG Node = 'full:inst\|generator:inst\|inst'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.535 ns" { clock full:inst|generator:inst|inst } "NODE_NAME" } } { "generator.bdf" "" { Schematic "C:/TAproj/generator.bdf" { { 104 416 480 184 "inst" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.666 ns) + CELL(0.000 ns) 5.055 ns full:inst\|generator:inst\|inst~clkctrl 3 COMB CLKCTRL_G15 5 " "Info: 3: + IC(1.666 ns) + CELL(0.000 ns) = 5.055 ns; Loc. = CLKCTRL_G15; Fanout = 5; COMB Node = 'full:inst\|generator:inst\|inst~clkctrl'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.666 ns" { full:inst|generator:inst|inst full:inst|generator:inst|inst~clkctrl } "NODE_NAME" } } { "generator.bdf" "" { Schematic "C:/TAproj/generator.bdf" { { 104 416 480 184 "inst" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.627 ns) + CELL(0.618 ns) 6.300 ns full:inst\|generator:inst\|inst15 4 REG LCFF_X17_Y20_N21 1 " "Info: 4: + IC(0.627 ns) + CELL(0.618 ns) = 6.300 ns; Loc. = LCFF_X17_Y20_N21; Fanout = 1; REG Node = 'full:inst\|generator:inst\|inst15'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.245 ns" { full:inst|generator:inst|inst~clkctrl full:inst|generator:inst|inst15 } "NODE_NAME" } } { "generator.bdf" "" { Schematic "C:/TAproj/generator.bdf" { { 176 8 72 256 "inst15" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.184 ns ( 34.67 % ) " "Info: Total cell delay = 2.184 ns ( 34.67 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.116 ns ( 65.33 % ) " "Info: Total interconnect delay = 4.116 ns ( 65.33 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.300 ns" { clock full:inst|generator:inst|inst full:inst|generator:inst|inst~clkctrl full:inst|generator:inst|inst15 } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "6.300 ns" { clock {} clock~combout {} full:inst|generator:inst|inst {} full:inst|generator:inst|inst~clkctrl {} full:inst|generator:inst|inst15 {} } { 0.000ns 0.000ns 1.823ns 1.666ns 0.627ns } { 0.000ns 0.854ns 0.712ns 0.000ns 0.618ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clock source 2.458 ns - Shortest register " "Info: - Shortest clock path from clock \"clock\" to source register is 2.458 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.854 ns) 0.854 ns clock 1 CLK PIN_N20 7 " "Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 7; CLK Node = 'clock'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clock } "NODE_NAME" } } { "multipcatcion.bdf" "" { Schematic "C:/TAproj/multipcatcion.bdf" { { 160 64 232 176 "clock" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.343 ns) + CELL(0.000 ns) 1.197 ns clock~clkctrl 2 COMB CLKCTRL_G3 28 " "Info: 2: + IC(0.343 ns) + CELL(0.000 ns) = 1.197 ns; Loc. = CLKCTRL_G3; Fanout = 28; COMB Node = 'clock~clkctrl'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.343 ns" { clock clock~clkctrl } "NODE_NAME" } } { "multipcatcion.bdf" "" { Schematic "C:/TAproj/multipcatcion.bdf" { { 160 64 232 176 "clock" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.643 ns) + CELL(0.618 ns) 2.458 ns full:inst\|normMain:inst1\|main:inst\|lpm_shiftreg4:inst1\|lpm_shiftreg:lpm_shiftreg_component\|dffs\[3\] 3 REG LCFF_X17_Y20_N7 1 " "Info: 3: + IC(0.643 ns) + CELL(0.618 ns) = 2.458 ns; Loc. = LCFF_X17_Y20_N7; Fanout = 1; REG Node = 'full:inst\|normMain:inst1\|main:inst\|lpm_shiftreg4:inst1\|lpm_shiftreg:lpm_shiftreg_component\|dffs\[3\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.261 ns" { clock~clkctrl full:inst|normMain:inst1|main:inst|lpm_shiftreg4:inst1|lpm_shiftreg:lpm_shiftreg_component|dffs[3] } "NODE_NAME" } } { "lpm_shiftreg.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/lpm_shiftreg.tdf" 56 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.472 ns ( 59.89 % ) " "Info: Total cell delay = 1.472 ns ( 59.89 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.986 ns ( 40.11 % ) " "Info: Total interconnect delay = 0.986 ns ( 40.11 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.458 ns" { clock clock~clkctrl full:inst|normMain:inst1|main:inst|lpm_shiftreg4:inst1|lpm_shiftreg:lpm_shiftreg_component|dffs[3] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.458 ns" { clock {} clock~combout {} clock~clkctrl {} full:inst|normMain:inst1|main:inst|lpm_shiftreg4:inst1|lpm_shiftreg:lpm_shiftreg_component|dffs[3] {} } { 0.000ns 0.000ns 0.343ns 0.643ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.300 ns" { clock full:inst|generator:inst|inst full:inst|generator:inst|inst~clkctrl full:inst|generator:inst|inst15 } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "6.300 ns" { clock {} clock~combout {} full:inst|generator:inst|inst {} full:inst|generator:inst|inst~clkctrl {} full:inst|generator:inst|inst15 {} } { 0.000ns 0.000ns 1.823ns 1.666ns 0.627ns } { 0.000ns 0.854ns 0.712ns 0.000ns 0.618ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.458 ns" { clock clock~clkctrl full:inst|normMain:inst1|main:inst|lpm_shiftreg4:inst1|lpm_shiftreg:lpm_shiftreg_component|dffs[3] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.458 ns" { clock {} clock~combout {} clock~clkctrl {} full:inst|normMain:inst1|main:inst|lpm_shiftreg4:inst1|lpm_shiftreg:lpm_shiftreg_component|dffs[3] {} } { 0.000ns 0.000ns 0.343ns 0.643ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.094 ns - " "Info: - Micro clock to output delay of source is 0.094 ns" {  } { { "lpm_shiftreg.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/lpm_shiftreg.tdf" 56 7 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "0.517 ns - Shortest register register " "Info: - Shortest register to register delay is 0.517 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns full:inst\|normMain:inst1\|main:inst\|lpm_shiftreg4:inst1\|lpm_shiftreg:lpm_shiftreg_component\|dffs\[3\] 1 REG LCFF_X17_Y20_N7 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X17_Y20_N7; Fanout = 1; REG Node = 'full:inst\|normMain:inst1\|main:inst\|lpm_shiftreg4:inst1\|lpm_shiftreg:lpm_shiftreg_component\|dffs\[3\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { full:inst|normMain:inst1|main:inst|lpm_shiftreg4:inst1|lpm_shiftreg:lpm_shiftreg_component|dffs[3] } "NODE_NAME" } } { "lpm_shiftreg.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/lpm_shiftreg.tdf" 56 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.208 ns) + CELL(0.309 ns) 0.517 ns full:inst\|generator:inst\|inst15 2 REG LCFF_X17_Y20_N21 1 " "Info: 2: + IC(0.208 ns) + CELL(0.309 ns) = 0.517 ns; Loc. = LCFF_X17_Y20_N21; Fanout = 1; REG Node = 'full:inst\|generator:inst\|inst15'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.517 ns" { full:inst|normMain:inst1|main:inst|lpm_shiftreg4:inst1|lpm_shiftreg:lpm_shiftreg_component|dffs[3] full:inst|generator:inst|inst15 } "NODE_NAME" } } { "generator.bdf" "" { Schematic "C:/TAproj/generator.bdf" { { 176 8 72 256 "inst15" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.309 ns ( 59.77 % ) " "Info: Total cell delay = 0.309 ns ( 59.77 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.208 ns ( 40.23 % ) " "Info: Total interconnect delay = 0.208 ns ( 40.23 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.517 ns" { full:inst|normMain:inst1|main:inst|lpm_shiftreg4:inst1|lpm_shiftreg:lpm_shiftreg_component|dffs[3] full:inst|generator:inst|inst15 } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "0.517 ns" { full:inst|normMain:inst1|main:inst|lpm_shiftreg4:inst1|lpm_shiftreg:lpm_shiftreg_component|dffs[3] {} full:inst|generator:inst|inst15 {} } { 0.000ns 0.208ns } { 0.000ns 0.309ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.149 ns + " "Info: + Micro hold delay of destination is 0.149 ns" {  } { { "generator.bdf" "" { Schematic "C:/TAproj/generator.bdf" { { 176 8 72 256 "inst15" "" } } } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_INVERTED_CLOCK_FOUND" "" "Info: Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two" {  } { { "lpm_shiftreg.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/lpm_shiftreg.tdf" 56 7 0 } } { "generator.bdf" "" { Schematic "C:/TAproj/generator.bdf" { { 176 8 72 256 "inst15" "" } } } }  } 0 0 "Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.300 ns" { clock full:inst|generator:inst|inst full:inst|generator:inst|inst~clkctrl full:inst|generator:inst|inst15 } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "6.300 ns" { clock {} clock~combout {} full:inst|generator:inst|inst {} full:inst|generator:inst|inst~clkctrl {} full:inst|generator:inst|inst15 {} } { 0.000ns 0.000ns 1.823ns 1.666ns 0.627ns } { 0.000ns 0.854ns 0.712ns 0.000ns 0.618ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.458 ns" { clock clock~clkctrl full:inst|normMain:inst1|main:inst|lpm_shiftreg4:inst1|lpm_shiftreg:lpm_shiftreg_component|dffs[3] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.458 ns" { clock {} clock~combout {} clock~clkctrl {} full:inst|normMain:inst1|main:inst|lpm_shiftreg4:inst1|lpm_shiftreg:lpm_shiftreg_component|dffs[3] {} } { 0.000ns 0.000ns 0.343ns 0.643ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.517 ns" { full:inst|normMain:inst1|main:inst|lpm_shiftreg4:inst1|lpm_shiftreg:lpm_shiftreg_component|dffs[3] full:inst|generator:inst|inst15 } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "0.517 ns" { full:inst|normMain:inst1|main:inst|lpm_shiftreg4:inst1|lpm_shiftreg:lpm_shiftreg_component|dffs[3] {} full:inst|generator:inst|inst15 {} } { 0.000ns 0.208ns } { 0.000ns 0.309ns } "" } }  } 0 0 "Found hold time violation between source  pin or register \"%1!s!\" and destination pin or register \"%2!s!\" for clock \"%3!s!\" (Hold time is %4!s!)" 0 0 "" 0 -1}
{ "Info" "ITDB_TSU_RESULT" "full:inst\|normMantiss:inst3\|lpm_dff0:inst5\|lpm_ff:lpm_ff_component\|dffs\[5\] Aexp\[0\] clock 5.486 ns register " "Info: tsu for register \"full:inst\|normMantiss:inst3\|lpm_dff0:inst5\|lpm_ff:lpm_ff_component\|dffs\[5\]\" (data pin = \"Aexp\[0\]\", clock pin = \"clock\") is 5.486 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "7.877 ns + Longest pin register " "Info: + Longest pin to register delay is 7.877 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.817 ns) 0.817 ns Aexp\[0\] 1 PIN PIN_T9 2 " "Info: 1: + IC(0.000 ns) + CELL(0.817 ns) = 0.817 ns; Loc. = PIN_T9; Fanout = 2; PIN Node = 'Aexp\[0\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { Aexp[0] } "NODE_NAME" } } { "multipcatcion.bdf" "" { Schematic "C:/TAproj/multipcatcion.bdf" { { 216 -24 144 232 "Aexp\[4..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(4.678 ns) + CELL(0.350 ns) 5.845 ns full:inst\|normMain:inst1\|lpm_add_sub4:inst2\|lpm_add_sub:lpm_add_sub_component\|add_sub_74i:auto_generated\|op_1~2 2 COMB LCCOMB_X34_Y20_N0 2 " "Info: 2: + IC(4.678 ns) + CELL(0.350 ns) = 5.845 ns; Loc. = LCCOMB_X34_Y20_N0; Fanout = 2; COMB Node = 'full:inst\|normMain:inst1\|lpm_add_sub4:inst2\|lpm_add_sub:lpm_add_sub_component\|add_sub_74i:auto_generated\|op_1~2'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.028 ns" { Aexp[0] full:inst|normMain:inst1|lpm_add_sub4:inst2|lpm_add_sub:lpm_add_sub_component|add_sub_74i:auto_generated|op_1~2 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.125 ns) 5.970 ns full:inst\|normMain:inst1\|lpm_add_sub4:inst2\|lpm_add_sub:lpm_add_sub_component\|add_sub_74i:auto_generated\|op_1~5 3 COMB LCCOMB_X34_Y20_N2 2 " "Info: 3: + IC(0.000 ns) + CELL(0.125 ns) = 5.970 ns; Loc. = LCCOMB_X34_Y20_N2; Fanout = 2; COMB Node = 'full:inst\|normMain:inst1\|lpm_add_sub4:inst2\|lpm_add_sub:lpm_add_sub_component\|add_sub_74i:auto_generated\|op_1~5'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.125 ns" { full:inst|normMain:inst1|lpm_add_sub4:inst2|lpm_add_sub:lpm_add_sub_component|add_sub_74i:auto_generated|op_1~2 full:inst|normMain:inst1|lpm_add_sub4:inst2|lpm_add_sub:lpm_add_sub_component|add_sub_74i:auto_generated|op_1~5 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.316 ns) + CELL(0.617 ns) 6.903 ns full:inst\|normMain:inst1\|lpm_add_sub4:inst2\|lpm_add_sub:lpm_add_sub_component\|add_sub_74i:auto_generated\|op_1~30 4 COMB LCCOMB_X34_Y20_N14 2 " "Info: 4: + IC(0.316 ns) + CELL(0.617 ns) = 6.903 ns; Loc. = LCCOMB_X34_Y20_N14; Fanout = 2; COMB Node = 'full:inst\|normMain:inst1\|lpm_add_sub4:inst2\|lpm_add_sub:lpm_add_sub_component\|add_sub_74i:auto_generated\|op_1~30'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.933 ns" { full:inst|normMain:inst1|lpm_add_sub4:inst2|lpm_add_sub:lpm_add_sub_component|add_sub_74i:auto_generated|op_1~5 full:inst|normMain:inst1|lpm_add_sub4:inst2|lpm_add_sub:lpm_add_sub_component|add_sub_74i:auto_generated|op_1~30 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 6.938 ns full:inst\|normMain:inst1\|lpm_add_sub4:inst2\|lpm_add_sub:lpm_add_sub_component\|add_sub_74i:auto_generated\|op_1~34 5 COMB LCCOMB_X34_Y20_N16 2 " "Info: 5: + IC(0.000 ns) + CELL(0.035 ns) = 6.938 ns; Loc. = LCCOMB_X34_Y20_N16; Fanout = 2; COMB Node = 'full:inst\|normMain:inst1\|lpm_add_sub4:inst2\|lpm_add_sub:lpm_add_sub_component\|add_sub_74i:auto_generated\|op_1~34'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { full:inst|normMain:inst1|lpm_add_sub4:inst2|lpm_add_sub:lpm_add_sub_component|add_sub_74i:auto_generated|op_1~30 full:inst|normMain:inst1|lpm_add_sub4:inst2|lpm_add_sub:lpm_add_sub_component|add_sub_74i:auto_generated|op_1~34 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 6.973 ns full:inst\|normMain:inst1\|lpm_add_sub4:inst2\|lpm_add_sub:lpm_add_sub_component\|add_sub_74i:auto_generated\|op_1~38 6 COMB LCCOMB_X34_Y20_N18 2 " "Info: 6: + IC(0.000 ns) + CELL(0.035 ns) = 6.973 ns; Loc. = LCCOMB_X34_Y20_N18; Fanout = 2; COMB Node = 'full:inst\|normMain:inst1\|lpm_add_sub4:inst2\|lpm_add_sub:lpm_add_sub_component\|add_sub_74i:auto_generated\|op_1~38'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { full:inst|normMain:inst1|lpm_add_sub4:inst2|lpm_add_sub:lpm_add_sub_component|add_sub_74i:auto_generated|op_1~34 full:inst|normMain:inst1|lpm_add_sub4:inst2|lpm_add_sub:lpm_add_sub_component|add_sub_74i:auto_generated|op_1~38 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 7.008 ns full:inst\|normMain:inst1\|lpm_add_sub4:inst2\|lpm_add_sub:lpm_add_sub_component\|add_sub_74i:auto_generated\|op_1~42 7 COMB LCCOMB_X34_Y20_N20 1 " "Info: 7: + IC(0.000 ns) + CELL(0.035 ns) = 7.008 ns; Loc. = LCCOMB_X34_Y20_N20; Fanout = 1; COMB Node = 'full:inst\|normMain:inst1\|lpm_add_sub4:inst2\|lpm_add_sub:lpm_add_sub_component\|add_sub_74i:auto_generated\|op_1~42'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { full:inst|normMain:inst1|lpm_add_sub4:inst2|lpm_add_sub:lpm_add_sub_component|add_sub_74i:auto_generated|op_1~38 full:inst|normMain:inst1|lpm_add_sub4:inst2|lpm_add_sub:lpm_add_sub_component|add_sub_74i:auto_generated|op_1~42 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.125 ns) 7.133 ns full:inst\|normMain:inst1\|lpm_add_sub4:inst2\|lpm_add_sub:lpm_add_sub_component\|add_sub_74i:auto_generated\|op_1~45 8 COMB LCCOMB_X34_Y20_N22 1 " "Info: 8: + IC(0.000 ns) + CELL(0.125 ns) = 7.133 ns; Loc. = LCCOMB_X34_Y20_N22; Fanout = 1; COMB Node = 'full:inst\|normMain:inst1\|lpm_add_sub4:inst2\|lpm_add_sub:lpm_add_sub_component\|add_sub_74i:auto_generated\|op_1~45'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.125 ns" { full:inst|normMain:inst1|lpm_add_sub4:inst2|lpm_add_sub:lpm_add_sub_component|add_sub_74i:auto_generated|op_1~42 full:inst|normMain:inst1|lpm_add_sub4:inst2|lpm_add_sub:lpm_add_sub_component|add_sub_74i:auto_generated|op_1~45 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.361 ns) + CELL(0.228 ns) 7.722 ns full:inst\|normMantiss:inst3\|lpm_mux3:inst6\|lpm_mux:lpm_mux_component\|mux_74e:auto_generated\|l1_w5_n0_mux_dataout~0 9 COMB LCCOMB_X33_Y20_N26 1 " "Info: 9: + IC(0.361 ns) + CELL(0.228 ns) = 7.722 ns; Loc. = LCCOMB_X33_Y20_N26; Fanout = 1; COMB Node = 'full:inst\|normMantiss:inst3\|lpm_mux3:inst6\|lpm_mux:lpm_mux_component\|mux_74e:auto_generated\|l1_w5_n0_mux_dataout~0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.589 ns" { full:inst|normMain:inst1|lpm_add_sub4:inst2|lpm_add_sub:lpm_add_sub_component|add_sub_74i:auto_generated|op_1~45 full:inst|normMantiss:inst3|lpm_mux3:inst6|lpm_mux:lpm_mux_component|mux_74e:auto_generated|l1_w5_n0_mux_dataout~0 } "NODE_NAME" } } { "db/mux_74e.tdf" "" { Text "C:/TAproj/db/mux_74e.tdf" 34 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.155 ns) 7.877 ns full:inst\|normMantiss:inst3\|lpm_dff0:inst5\|lpm_ff:lpm_ff_component\|dffs\[5\] 10 REG LCFF_X33_Y20_N27 7 " "Info: 10: + IC(0.000 ns) + CELL(0.155 ns) = 7.877 ns; Loc. = LCFF_X33_Y20_N27; Fanout = 7; REG Node = 'full:inst\|normMantiss:inst3\|lpm_dff0:inst5\|lpm_ff:lpm_ff_component\|dffs\[5\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.155 ns" { full:inst|normMantiss:inst3|lpm_mux3:inst6|lpm_mux:lpm_mux_component|mux_74e:auto_generated|l1_w5_n0_mux_dataout~0 full:inst|normMantiss:inst3|lpm_dff0:inst5|lpm_ff:lpm_ff_component|dffs[5] } "NODE_NAME" } } { "lpm_ff.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.522 ns ( 32.02 % ) " "Info: Total cell delay = 2.522 ns ( 32.02 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "5.355 ns ( 67.98 % ) " "Info: Total interconnect delay = 5.355 ns ( 67.98 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "7.877 ns" { Aexp[0] full:inst|normMain:inst1|lpm_add_sub4:inst2|lpm_add_sub:lpm_add_sub_component|add_sub_74i:auto_generated|op_1~2 full:inst|normMain:inst1|lpm_add_sub4:inst2|lpm_add_sub:lpm_add_sub_component|add_sub_74i:auto_generated|op_1~5 full:inst|normMain:inst1|lpm_add_sub4:inst2|lpm_add_sub:lpm_add_sub_component|add_sub_74i:auto_generated|op_1~30 full:inst|normMain:inst1|lpm_add_sub4:inst2|lpm_add_sub:lpm_add_sub_component|add_sub_74i:auto_generated|op_1~34 full:inst|normMain:inst1|lpm_add_sub4:inst2|lpm_add_sub:lpm_add_sub_component|add_sub_74i:auto_generated|op_1~38 full:inst|normMain:inst1|lpm_add_sub4:inst2|lpm_add_sub:lpm_add_sub_component|add_sub_74i:auto_generated|op_1~42 full:inst|normMain:inst1|lpm_add_sub4:inst2|lpm_add_sub:lpm_add_sub_component|add_sub_74i:auto_generated|op_1~45 full:inst|normMantiss:inst3|lpm_mux3:inst6|lpm_mux:lpm_mux_component|mux_74e:auto_generated|l1_w5_n0_mux_dataout~0 full:inst|normMantiss:inst3|lpm_dff0:inst5|lpm_ff:lpm_ff_component|dffs[5] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "7.877 ns" { Aexp[0] {} Aexp[0]~combout {} full:inst|normMain:inst1|lpm_add_sub4:inst2|lpm_add_sub:lpm_add_sub_component|add_sub_74i:auto_generated|op_1~2 {} full:inst|normMain:inst1|lpm_add_sub4:inst2|lpm_add_sub:lpm_add_sub_component|add_sub_74i:auto_generated|op_1~5 {} full:inst|normMain:inst1|lpm_add_sub4:inst2|lpm_add_sub:lpm_add_sub_component|add_sub_74i:auto_generated|op_1~30 {} full:inst|normMain:inst1|lpm_add_sub4:inst2|lpm_add_sub:lpm_add_sub_component|add_sub_74i:auto_generated|op_1~34 {} full:inst|normMain:inst1|lpm_add_sub4:inst2|lpm_add_sub:lpm_add_sub_component|add_sub_74i:auto_generated|op_1~38 {} full:inst|normMain:inst1|lpm_add_sub4:inst2|lpm_add_sub:lpm_add_sub_component|add_sub_74i:auto_generated|op_1~42 {} full:inst|normMain:inst1|lpm_add_sub4:inst2|lpm_add_sub:lpm_add_sub_component|add_sub_74i:auto_generated|op_1~45 {} full:inst|normMantiss:inst3|lpm_mux3:inst6|lpm_mux:lpm_mux_component|mux_74e:auto_generated|l1_w5_n0_mux_dataout~0 {} full:inst|normMantiss:inst3|lpm_dff0:inst5|lpm_ff:lpm_ff_component|dffs[5] {} } { 0.000ns 0.000ns 4.678ns 0.000ns 0.316ns 0.000ns 0.000ns 0.000ns 0.000ns 0.361ns 0.000ns } { 0.000ns 0.817ns 0.350ns 0.125ns 0.617ns 0.035ns 0.035ns 0.035ns 0.125ns 0.228ns 0.155ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "0.090 ns + " "Info: + Micro setup delay of destination is 0.090 ns" {  } { { "lpm_ff.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clock destination 2.481 ns - Shortest register " "Info: - Shortest clock path from clock \"clock\" to destination register is 2.481 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.854 ns) 0.854 ns clock 1 CLK PIN_N20 7 " "Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 7; CLK Node = 'clock'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clock } "NODE_NAME" } } { "multipcatcion.bdf" "" { Schematic "C:/TAproj/multipcatcion.bdf" { { 160 64 232 176 "clock" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.343 ns) + CELL(0.000 ns) 1.197 ns clock~clkctrl 2 COMB CLKCTRL_G3 28 " "Info: 2: + IC(0.343 ns) + CELL(0.000 ns) = 1.197 ns; Loc. = CLKCTRL_G3; Fanout = 28; COMB Node = 'clock~clkctrl'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.343 ns" { clock clock~clkctrl } "NODE_NAME" } } { "multipcatcion.bdf" "" { Schematic "C:/TAproj/multipcatcion.bdf" { { 160 64 232 176 "clock" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.666 ns) + CELL(0.618 ns) 2.481 ns full:inst\|normMantiss:inst3\|lpm_dff0:inst5\|lpm_ff:lpm_ff_component\|dffs\[5\] 3 REG LCFF_X33_Y20_N27 7 " "Info: 3: + IC(0.666 ns) + CELL(0.618 ns) = 2.481 ns; Loc. = LCFF_X33_Y20_N27; Fanout = 7; REG Node = 'full:inst\|normMantiss:inst3\|lpm_dff0:inst5\|lpm_ff:lpm_ff_component\|dffs\[5\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.284 ns" { clock~clkctrl full:inst|normMantiss:inst3|lpm_dff0:inst5|lpm_ff:lpm_ff_component|dffs[5] } "NODE_NAME" } } { "lpm_ff.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.472 ns ( 59.33 % ) " "Info: Total cell delay = 1.472 ns ( 59.33 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.009 ns ( 40.67 % ) " "Info: Total interconnect delay = 1.009 ns ( 40.67 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.481 ns" { clock clock~clkctrl full:inst|normMantiss:inst3|lpm_dff0:inst5|lpm_ff:lpm_ff_component|dffs[5] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.481 ns" { clock {} clock~combout {} clock~clkctrl {} full:inst|normMantiss:inst3|lpm_dff0:inst5|lpm_ff:lpm_ff_component|dffs[5] {} } { 0.000ns 0.000ns 0.343ns 0.666ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "7.877 ns" { Aexp[0] full:inst|normMain:inst1|lpm_add_sub4:inst2|lpm_add_sub:lpm_add_sub_component|add_sub_74i:auto_generated|op_1~2 full:inst|normMain:inst1|lpm_add_sub4:inst2|lpm_add_sub:lpm_add_sub_component|add_sub_74i:auto_generated|op_1~5 full:inst|normMain:inst1|lpm_add_sub4:inst2|lpm_add_sub:lpm_add_sub_component|add_sub_74i:auto_generated|op_1~30 full:inst|normMain:inst1|lpm_add_sub4:inst2|lpm_add_sub:lpm_add_sub_component|add_sub_74i:auto_generated|op_1~34 full:inst|normMain:inst1|lpm_add_sub4:inst2|lpm_add_sub:lpm_add_sub_component|add_sub_74i:auto_generated|op_1~38 full:inst|normMain:inst1|lpm_add_sub4:inst2|lpm_add_sub:lpm_add_sub_component|add_sub_74i:auto_generated|op_1~42 full:inst|normMain:inst1|lpm_add_sub4:inst2|lpm_add_sub:lpm_add_sub_component|add_sub_74i:auto_generated|op_1~45 full:inst|normMantiss:inst3|lpm_mux3:inst6|lpm_mux:lpm_mux_component|mux_74e:auto_generated|l1_w5_n0_mux_dataout~0 full:inst|normMantiss:inst3|lpm_dff0:inst5|lpm_ff:lpm_ff_component|dffs[5] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "7.877 ns" { Aexp[0] {} Aexp[0]~combout {} full:inst|normMain:inst1|lpm_add_sub4:inst2|lpm_add_sub:lpm_add_sub_component|add_sub_74i:auto_generated|op_1~2 {} full:inst|normMain:inst1|lpm_add_sub4:inst2|lpm_add_sub:lpm_add_sub_component|add_sub_74i:auto_generated|op_1~5 {} full:inst|normMain:inst1|lpm_add_sub4:inst2|lpm_add_sub:lpm_add_sub_component|add_sub_74i:auto_generated|op_1~30 {} full:inst|normMain:inst1|lpm_add_sub4:inst2|lpm_add_sub:lpm_add_sub_component|add_sub_74i:auto_generated|op_1~34 {} full:inst|normMain:inst1|lpm_add_sub4:inst2|lpm_add_sub:lpm_add_sub_component|add_sub_74i:auto_generated|op_1~38 {} full:inst|normMain:inst1|lpm_add_sub4:inst2|lpm_add_sub:lpm_add_sub_component|add_sub_74i:auto_generated|op_1~42 {} full:inst|normMain:inst1|lpm_add_sub4:inst2|lpm_add_sub:lpm_add_sub_component|add_sub_74i:auto_generated|op_1~45 {} full:inst|normMantiss:inst3|lpm_mux3:inst6|lpm_mux:lpm_mux_component|mux_74e:auto_generated|l1_w5_n0_mux_dataout~0 {} full:inst|normMantiss:inst3|lpm_dff0:inst5|lpm_ff:lpm_ff_component|dffs[5] {} } { 0.000ns 0.000ns 4.678ns 0.000ns 0.316ns 0.000ns 0.000ns 0.000ns 0.000ns 0.361ns 0.000ns } { 0.000ns 0.817ns 0.350ns 0.125ns 0.617ns 0.035ns 0.035ns 0.035ns 0.125ns 0.228ns 0.155ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.481 ns" { clock clock~clkctrl full:inst|normMantiss:inst3|lpm_dff0:inst5|lpm_ff:lpm_ff_component|dffs[5] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.481 ns" { clock {} clock~combout {} clock~clkctrl {} full:inst|normMantiss:inst3|lpm_dff0:inst5|lpm_ff:lpm_ff_component|dffs[5] {} } { 0.000ns 0.000ns 0.343ns 0.666ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TCO_RESULT" "clock C\[3\] full:inst\|normMain:inst1\|main:inst\|reg:inst6\|inst9 11.886 ns register " "Info: tco from clock \"clock\" to destination pin \"C\[3\]\" through register \"full:inst\|normMain:inst1\|main:inst\|reg:inst6\|inst9\" is 11.886 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clock source 6.998 ns + Longest register " "Info: + Longest clock path from clock \"clock\" to source register is 6.998 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.854 ns) 0.854 ns clock 1 CLK PIN_N20 7 " "Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 7; CLK Node = 'clock'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clock } "NODE_NAME" } } { "multipcatcion.bdf" "" { Schematic "C:/TAproj/multipcatcion.bdf" { { 160 64 232 176 "clock" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.823 ns) + CELL(0.712 ns) 3.389 ns full:inst\|generator:inst\|inst4 2 REG LCFF_X13_Y20_N9 9 " "Info: 2: + IC(1.823 ns) + CELL(0.712 ns) = 3.389 ns; Loc. = LCFF_X13_Y20_N9; Fanout = 9; REG Node = 'full:inst\|generator:inst\|inst4'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.535 ns" { clock full:inst|generator:inst|inst4 } "NODE_NAME" } } { "generator.bdf" "" { Schematic "C:/TAproj/generator.bdf" { { 368 608 672 448 "inst4" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.298 ns) + CELL(0.378 ns) 4.065 ns full:inst\|normMain:inst1\|main:inst\|inst2 3 COMB LCCOMB_X13_Y20_N24 1 " "Info: 3: + IC(0.298 ns) + CELL(0.378 ns) = 4.065 ns; Loc. = LCCOMB_X13_Y20_N24; Fanout = 1; COMB Node = 'full:inst\|normMain:inst1\|main:inst\|inst2'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.676 ns" { full:inst|generator:inst|inst4 full:inst|normMain:inst1|main:inst|inst2 } "NODE_NAME" } } { "main.bdf" "" { Schematic "C:/TAproj/main.bdf" { { 416 1056 1120 464 "inst2" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.675 ns) + CELL(0.000 ns) 5.740 ns full:inst\|normMain:inst1\|main:inst\|inst2~clkctrl 4 COMB CLKCTRL_G12 10 " "Info: 4: + IC(1.675 ns) + CELL(0.000 ns) = 5.740 ns; Loc. = CLKCTRL_G12; Fanout = 10; COMB Node = 'full:inst\|normMain:inst1\|main:inst\|inst2~clkctrl'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.675 ns" { full:inst|normMain:inst1|main:inst|inst2 full:inst|normMain:inst1|main:inst|inst2~clkctrl } "NODE_NAME" } } { "main.bdf" "" { Schematic "C:/TAproj/main.bdf" { { 416 1056 1120 464 "inst2" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.640 ns) + CELL(0.618 ns) 6.998 ns full:inst\|normMain:inst1\|main:inst\|reg:inst6\|inst9 5 REG LCFF_X17_Y16_N27 11 " "Info: 5: + IC(0.640 ns) + CELL(0.618 ns) = 6.998 ns; Loc. = LCFF_X17_Y16_N27; Fanout = 11; REG Node = 'full:inst\|normMain:inst1\|main:inst\|reg:inst6\|inst9'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.258 ns" { full:inst|normMain:inst1|main:inst|inst2~clkctrl full:inst|normMain:inst1|main:inst|reg:inst6|inst9 } "NODE_NAME" } } { "reg.bdf" "" { Schematic "C:/TAproj/reg.bdf" { { 232 824 888 312 "inst9" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.562 ns ( 36.61 % ) " "Info: Total cell delay = 2.562 ns ( 36.61 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.436 ns ( 63.39 % ) " "Info: Total interconnect delay = 4.436 ns ( 63.39 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.998 ns" { clock full:inst|generator:inst|inst4 full:inst|normMain:inst1|main:inst|inst2 full:inst|normMain:inst1|main:inst|inst2~clkctrl full:inst|normMain:inst1|main:inst|reg:inst6|inst9 } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "6.998 ns" { clock {} clock~combout {} full:inst|generator:inst|inst4 {} full:inst|normMain:inst1|main:inst|inst2 {} full:inst|normMain:inst1|main:inst|inst2~clkctrl {} full:inst|normMain:inst1|main:inst|reg:inst6|inst9 {} } { 0.000ns 0.000ns 1.823ns 0.298ns 1.675ns 0.640ns } { 0.000ns 0.854ns 0.712ns 0.378ns 0.000ns 0.618ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.094 ns + " "Info: + Micro clock to output delay of source is 0.094 ns" {  } { { "reg.bdf" "" { Schematic "C:/TAproj/reg.bdf" { { 232 824 888 312 "inst9" "" } } } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "4.794 ns + Longest register pin " "Info: + Longest register to pin delay is 4.794 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns full:inst\|normMain:inst1\|main:inst\|reg:inst6\|inst9 1 REG LCFF_X17_Y16_N27 11 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X17_Y16_N27; Fanout = 11; REG Node = 'full:inst\|normMain:inst1\|main:inst\|reg:inst6\|inst9'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { full:inst|normMain:inst1|main:inst|reg:inst6|inst9 } "NODE_NAME" } } { "reg.bdf" "" { Schematic "C:/TAproj/reg.bdf" { { 232 824 888 312 "inst9" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.208 ns) + CELL(0.357 ns) 1.565 ns B10toF9:inst5\|lpm_mux2:inst1\|lpm_mux:lpm_mux_component\|mux_94e:auto_generated\|l1_w3_n0_mux_dataout~0 2 COMB LCCOMB_X26_Y17_N18 1 " "Info: 2: + IC(1.208 ns) + CELL(0.357 ns) = 1.565 ns; Loc. = LCCOMB_X26_Y17_N18; Fanout = 1; COMB Node = 'B10toF9:inst5\|lpm_mux2:inst1\|lpm_mux:lpm_mux_component\|mux_94e:auto_generated\|l1_w3_n0_mux_dataout~0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.565 ns" { full:inst|normMain:inst1|main:inst|reg:inst6|inst9 B10toF9:inst5|lpm_mux2:inst1|lpm_mux:lpm_mux_component|mux_94e:auto_generated|l1_w3_n0_mux_dataout~0 } "NODE_NAME" } } { "db/mux_94e.tdf" "" { Text "C:/TAproj/db/mux_94e.tdf" 32 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.085 ns) + CELL(2.144 ns) 4.794 ns C\[3\] 3 PIN PIN_K1 0 " "Info: 3: + IC(1.085 ns) + CELL(2.144 ns) = 4.794 ns; Loc. = PIN_K1; Fanout = 0; PIN Node = 'C\[3\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.229 ns" { B10toF9:inst5|lpm_mux2:inst1|lpm_mux:lpm_mux_component|mux_94e:auto_generated|l1_w3_n0_mux_dataout~0 C[3] } "NODE_NAME" } } { "multipcatcion.bdf" "" { Schematic "C:/TAproj/multipcatcion.bdf" { { 48 904 1080 64 "C\[8..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.501 ns ( 52.17 % ) " "Info: Total cell delay = 2.501 ns ( 52.17 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.293 ns ( 47.83 % ) " "Info: Total interconnect delay = 2.293 ns ( 47.83 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.794 ns" { full:inst|normMain:inst1|main:inst|reg:inst6|inst9 B10toF9:inst5|lpm_mux2:inst1|lpm_mux:lpm_mux_component|mux_94e:auto_generated|l1_w3_n0_mux_dataout~0 C[3] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "4.794 ns" { full:inst|normMain:inst1|main:inst|reg:inst6|inst9 {} B10toF9:inst5|lpm_mux2:inst1|lpm_mux:lpm_mux_component|mux_94e:auto_generated|l1_w3_n0_mux_dataout~0 {} C[3] {} } { 0.000ns 1.208ns 1.085ns } { 0.000ns 0.357ns 2.144ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.998 ns" { clock full:inst|generator:inst|inst4 full:inst|normMain:inst1|main:inst|inst2 full:inst|normMain:inst1|main:inst|inst2~clkctrl full:inst|normMain:inst1|main:inst|reg:inst6|inst9 } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "6.998 ns" { clock {} clock~combout {} full:inst|generator:inst|inst4 {} full:inst|normMain:inst1|main:inst|inst2 {} full:inst|normMain:inst1|main:inst|inst2~clkctrl {} full:inst|normMain:inst1|main:inst|reg:inst6|inst9 {} } { 0.000ns 0.000ns 1.823ns 0.298ns 1.675ns 0.640ns } { 0.000ns 0.854ns 0.712ns 0.378ns 0.000ns 0.618ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.794 ns" { full:inst|normMain:inst1|main:inst|reg:inst6|inst9 B10toF9:inst5|lpm_mux2:inst1|lpm_mux:lpm_mux_component|mux_94e:auto_generated|l1_w3_n0_mux_dataout~0 C[3] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "4.794 ns" { full:inst|normMain:inst1|main:inst|reg:inst6|inst9 {} B10toF9:inst5|lpm_mux2:inst1|lpm_mux:lpm_mux_component|mux_94e:auto_generated|l1_w3_n0_mux_dataout~0 {} C[3] {} } { 0.000ns 1.208ns 1.085ns } { 0.000ns 0.357ns 2.144ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_TH_RESULT" "full:inst\|normMain:inst1\|main:inst\|reg:inst6\|inst5 A\[4\] clock 0.851 ns register " "Info: th for register \"full:inst\|normMain:inst1\|main:inst\|reg:inst6\|inst5\" (data pin = \"A\[4\]\", clock pin = \"clock\") is 0.851 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clock destination 6.995 ns + Longest register " "Info: + Longest clock path from clock \"clock\" to destination register is 6.995 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.854 ns) 0.854 ns clock 1 CLK PIN_N20 7 " "Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 7; CLK Node = 'clock'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clock } "NODE_NAME" } } { "multipcatcion.bdf" "" { Schematic "C:/TAproj/multipcatcion.bdf" { { 160 64 232 176 "clock" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.823 ns) + CELL(0.712 ns) 3.389 ns full:inst\|generator:inst\|inst4 2 REG LCFF_X13_Y20_N9 9 " "Info: 2: + IC(1.823 ns) + CELL(0.712 ns) = 3.389 ns; Loc. = LCFF_X13_Y20_N9; Fanout = 9; REG Node = 'full:inst\|generator:inst\|inst4'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.535 ns" { clock full:inst|generator:inst|inst4 } "NODE_NAME" } } { "generator.bdf" "" { Schematic "C:/TAproj/generator.bdf" { { 368 608 672 448 "inst4" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.298 ns) + CELL(0.378 ns) 4.065 ns full:inst\|normMain:inst1\|main:inst\|inst2 3 COMB LCCOMB_X13_Y20_N24 1 " "Info: 3: + IC(0.298 ns) + CELL(0.378 ns) = 4.065 ns; Loc. = LCCOMB_X13_Y20_N24; Fanout = 1; COMB Node = 'full:inst\|normMain:inst1\|main:inst\|inst2'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.676 ns" { full:inst|generator:inst|inst4 full:inst|normMain:inst1|main:inst|inst2 } "NODE_NAME" } } { "main.bdf" "" { Schematic "C:/TAproj/main.bdf" { { 416 1056 1120 464 "inst2" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.675 ns) + CELL(0.000 ns) 5.740 ns full:inst\|normMain:inst1\|main:inst\|inst2~clkctrl 4 COMB CLKCTRL_G12 10 " "Info: 4: + IC(1.675 ns) + CELL(0.000 ns) = 5.740 ns; Loc. = CLKCTRL_G12; Fanout = 10; COMB Node = 'full:inst\|normMain:inst1\|main:inst\|inst2~clkctrl'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.675 ns" { full:inst|normMain:inst1|main:inst|inst2 full:inst|normMain:inst1|main:inst|inst2~clkctrl } "NODE_NAME" } } { "main.bdf" "" { Schematic "C:/TAproj/main.bdf" { { 416 1056 1120 464 "inst2" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.637 ns) + CELL(0.618 ns) 6.995 ns full:inst\|normMain:inst1\|main:inst\|reg:inst6\|inst5 5 REG LCFF_X18_Y17_N31 4 " "Info: 5: + IC(0.637 ns) + CELL(0.618 ns) = 6.995 ns; Loc. = LCFF_X18_Y17_N31; Fanout = 4; REG Node = 'full:inst\|normMain:inst1\|main:inst\|reg:inst6\|inst5'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.255 ns" { full:inst|normMain:inst1|main:inst|inst2~clkctrl full:inst|normMain:inst1|main:inst|reg:inst6|inst5 } "NODE_NAME" } } { "reg.bdf" "" { Schematic "C:/TAproj/reg.bdf" { { 208 664 728 288 "inst5" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.562 ns ( 36.63 % ) " "Info: Total cell delay = 2.562 ns ( 36.63 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.433 ns ( 63.37 % ) " "Info: Total interconnect delay = 4.433 ns ( 63.37 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.995 ns" { clock full:inst|generator:inst|inst4 full:inst|normMain:inst1|main:inst|inst2 full:inst|normMain:inst1|main:inst|inst2~clkctrl full:inst|normMain:inst1|main:inst|reg:inst6|inst5 } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "6.995 ns" { clock {} clock~combout {} full:inst|generator:inst|inst4 {} full:inst|normMain:inst1|main:inst|inst2 {} full:inst|normMain:inst1|main:inst|inst2~clkctrl {} full:inst|normMain:inst1|main:inst|reg:inst6|inst5 {} } { 0.000ns 0.000ns 1.823ns 0.298ns 1.675ns 0.637ns } { 0.000ns 0.854ns 0.712ns 0.378ns 0.000ns 0.618ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.149 ns + " "Info: + Micro hold delay of destination is 0.149 ns" {  } { { "reg.bdf" "" { Schematic "C:/TAproj/reg.bdf" { { 208 664 728 288 "inst5" "" } } } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "6.293 ns - Shortest pin register " "Info: - Shortest pin to register delay is 6.293 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.867 ns) 0.867 ns A\[4\] 1 CLK PIN_A16 10 " "Info: 1: + IC(0.000 ns) + CELL(0.867 ns) = 0.867 ns; Loc. = PIN_A16; Fanout = 10; CLK Node = 'A\[4\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { A[4] } "NODE_NAME" } } { "multipcatcion.bdf" "" { Schematic "C:/TAproj/multipcatcion.bdf" { { -8 -24 144 8 "A\[4..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(4.338 ns) + CELL(0.053 ns) 5.258 ns full:inst\|normMain:inst1\|main:inst\|inst10~0 2 COMB LCCOMB_X17_Y20_N2 16 " "Info: 2: + IC(4.338 ns) + CELL(0.053 ns) = 5.258 ns; Loc. = LCCOMB_X17_Y20_N2; Fanout = 16; COMB Node = 'full:inst\|normMain:inst1\|main:inst\|inst10~0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.391 ns" { A[4] full:inst|normMain:inst1|main:inst|inst10~0 } "NODE_NAME" } } { "main.bdf" "" { Schematic "C:/TAproj/main.bdf" { { 256 176 240 304 "inst10" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.827 ns) + CELL(0.053 ns) 6.138 ns full:inst\|normMain:inst1\|main:inst\|muxCor1:inst20\|inst25 3 COMB LCCOMB_X18_Y17_N30 1 " "Info: 3: + IC(0.827 ns) + CELL(0.053 ns) = 6.138 ns; Loc. = LCCOMB_X18_Y17_N30; Fanout = 1; COMB Node = 'full:inst\|normMain:inst1\|main:inst\|muxCor1:inst20\|inst25'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.880 ns" { full:inst|normMain:inst1|main:inst|inst10~0 full:inst|normMain:inst1|main:inst|muxCor1:inst20|inst25 } "NODE_NAME" } } { "muxCor1.bdf" "" { Schematic "C:/TAproj/muxCor1.bdf" { { 424 448 512 472 "inst25" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.155 ns) 6.293 ns full:inst\|normMain:inst1\|main:inst\|reg:inst6\|inst5 4 REG LCFF_X18_Y17_N31 4 " "Info: 4: + IC(0.000 ns) + CELL(0.155 ns) = 6.293 ns; Loc. = LCFF_X18_Y17_N31; Fanout = 4; REG Node = 'full:inst\|normMain:inst1\|main:inst\|reg:inst6\|inst5'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.155 ns" { full:inst|normMain:inst1|main:inst|muxCor1:inst20|inst25 full:inst|normMain:inst1|main:inst|reg:inst6|inst5 } "NODE_NAME" } } { "reg.bdf" "" { Schematic "C:/TAproj/reg.bdf" { { 208 664 728 288 "inst5" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.128 ns ( 17.92 % ) " "Info: Total cell delay = 1.128 ns ( 17.92 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "5.165 ns ( 82.08 % ) " "Info: Total interconnect delay = 5.165 ns ( 82.08 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.293 ns" { A[4] full:inst|normMain:inst1|main:inst|inst10~0 full:inst|normMain:inst1|main:inst|muxCor1:inst20|inst25 full:inst|normMain:inst1|main:inst|reg:inst6|inst5 } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "6.293 ns" { A[4] {} A[4]~combout {} full:inst|normMain:inst1|main:inst|inst10~0 {} full:inst|normMain:inst1|main:inst|muxCor1:inst20|inst25 {} full:inst|normMain:inst1|main:inst|reg:inst6|inst5 {} } { 0.000ns 0.000ns 4.338ns 0.827ns 0.000ns } { 0.000ns 0.867ns 0.053ns 0.053ns 0.155ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.995 ns" { clock full:inst|generator:inst|inst4 full:inst|normMain:inst1|main:inst|inst2 full:inst|normMain:inst1|main:inst|inst2~clkctrl full:inst|normMain:inst1|main:inst|reg:inst6|inst5 } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "6.995 ns" { clock {} clock~combout {} full:inst|generator:inst|inst4 {} full:inst|normMain:inst1|main:inst|inst2 {} full:inst|normMain:inst1|main:inst|inst2~clkctrl {} full:inst|normMain:inst1|main:inst|reg:inst6|inst5 {} } { 0.000ns 0.000ns 1.823ns 0.298ns 1.675ns 0.637ns } { 0.000ns 0.854ns 0.712ns 0.378ns 0.000ns 0.618ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.293 ns" { A[4] full:inst|normMain:inst1|main:inst|inst10~0 full:inst|normMain:inst1|main:inst|muxCor1:inst20|inst25 full:inst|normMain:inst1|main:inst|reg:inst6|inst5 } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "6.293 ns" { A[4] {} A[4]~combout {} full:inst|normMain:inst1|main:inst|inst10~0 {} full:inst|normMain:inst1|main:inst|muxCor1:inst20|inst25 {} full:inst|normMain:inst1|main:inst|reg:inst6|inst5 {} } { 0.000ns 0.000ns 4.338ns 0.827ns 0.000ns } { 0.000ns 0.867ns 0.053ns 0.053ns 0.155ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 3 s Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 3 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "183 " "Info: Peak virtual memory: 183 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Wed Jun 10 12:38:13 2020 " "Info: Processing ended: Wed Jun 10 12:38:13 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Info: Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Info: Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
