Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.2 (win64) Build 2708876 Wed Nov  6 21:40:23 MST 2019
| Date         : Sat Nov 21 18:09:33 2020
| Host         : LAPTOP-MNNJTF3D running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file top_level_timing_summary_routed.rpt -pb top_level_timing_summary_routed.pb -rpx top_level_timing_summary_routed.rpx -warn_on_violation
| Design       : top_level
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 44 register/latch pins with no clock driven by root clock pin: ps2_clk (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 92 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 14 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 30 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      3.699        0.000                      0                  997        0.086        0.000                      0                  997        3.000        0.000                       0                   498  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                       Waveform(ns)       Period(ns)      Frequency(MHz)
-----                       ------------       ----------      --------------
clk_65mhz_mod/inst/clk_in1  {0.000 5.000}      10.000          100.000         
  clk_65mhz_clk_wiz_65mhz   {0.000 7.692}      15.385          65.000          
  clkfbout_clk_wiz_65mhz    {0.000 25.000}     50.000          20.000          
sys_clk_pin                 {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                           WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                           -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_65mhz_mod/inst/clk_in1                                                                                                                                                    3.000        0.000                       0                     1  
  clk_65mhz_clk_wiz_65mhz         5.665        0.000                      0                   57        0.086        0.000                      0                   57        7.192        0.000                       0                    37  
  clkfbout_clk_wiz_65mhz                                                                                                                                                     47.845        0.000                       0                     3  
sys_clk_pin                       3.699        0.000                      0                  940        0.211        0.000                      0                  940        4.500        0.000                       0                   457  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_65mhz_mod/inst/clk_in1
  To Clock:  clk_65mhz_mod/inst/clk_in1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_65mhz_mod/inst/clk_in1
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk_65mhz_mod/inst/clk_in1 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X0Y0  clk_65mhz_mod/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X0Y0  clk_65mhz_mod/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y0  clk_65mhz_mod/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y0  clk_65mhz_mod/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y0  clk_65mhz_mod/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y0  clk_65mhz_mod/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_65mhz_clk_wiz_65mhz
  To Clock:  clk_65mhz_clk_wiz_65mhz

Setup :            0  Failing Endpoints,  Worst Slack        5.665ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.086ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        7.192ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.665ns  (required time - arrival time)
  Source:                 xvga_mod/vcount_out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_65mhz_clk_wiz_65mhz  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            rgb_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_65mhz_clk_wiz_65mhz  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_65mhz_clk_wiz_65mhz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_65mhz_clk_wiz_65mhz rise@15.385ns - clk_65mhz_clk_wiz_65mhz rise@0.000ns)
  Data Path Delay:        9.483ns  (logic 2.086ns (21.998%)  route 7.397ns (78.002%))
  Logic Levels:           7  (CARRY4=2 LUT2=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.136ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.514ns = ( 16.898 - 15.385 ) 
    Source Clock Delay      (SCD):    1.648ns
    Clock Pessimism Removal (CPR):    -0.001ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_65mhz_clk_wiz_65mhz rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=457, routed)         1.809     1.809    clk_65mhz_mod/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.112 r  clk_65mhz_mod/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.094    clk_65mhz_mod/inst/clk_65mhz_clk_wiz_65mhz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     0.002 r  clk_65mhz_mod/inst/clkout1_buf/O
                         net (fo=35, routed)          1.646     1.648    xvga_mod/CLK
    SLICE_X11Y97         FDRE                                         r  xvga_mod/vcount_out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y97         FDRE (Prop_fdre_C_Q)         0.456     2.104 f  xvga_mod/vcount_out_reg[0]/Q
                         net (fo=63, routed)          3.775     5.880    xvga_mod/vcount_out_reg[9]_0[0]
    SLICE_X6Y111         LUT2 (Prop_lut2_I0_O)        0.124     6.004 r  xvga_mod/rgb[11]_i_89/O
                         net (fo=1, routed)           0.000     6.004    xvga_mod/rgb[11]_i_89_n_0
    SLICE_X6Y111         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     6.517 r  xvga_mod/rgb_reg[11]_i_32/CO[3]
                         net (fo=1, routed)           0.000     6.517    xvga_mod/rgb_reg[11]_i_32_n_0
    SLICE_X6Y112         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254     6.771 f  xvga_mod/rgb_reg[11]_i_11/CO[0]
                         net (fo=2, routed)           0.584     7.354    xvga_mod/rgb_reg[11]_i_11_n_3
    SLICE_X7Y111         LUT4 (Prop_lut4_I0_O)        0.367     7.721 f  xvga_mod/rgb[7]_i_14/O
                         net (fo=3, routed)           1.201     8.922    xvga_mod/rgb[7]_i_14_n_0
    SLICE_X5Y105         LUT5 (Prop_lut5_I0_O)        0.124     9.046 r  xvga_mod/rgb[7]_i_12/O
                         net (fo=2, routed)           1.032    10.078    xvga_mod/rgb[7]_i_12_n_0
    SLICE_X9Y105         LUT6 (Prop_lut6_I0_O)        0.124    10.202 r  xvga_mod/rgb[3]_i_4/O
                         net (fo=2, routed)           0.805    11.007    xvga_mod/rgb[3]_i_4_n_0
    SLICE_X9Y104         LUT6 (Prop_lut6_I3_O)        0.124    11.131 r  xvga_mod/rgb[1]_i_1/O
                         net (fo=1, routed)           0.000    11.131    pixel[1]
    SLICE_X9Y104         FDRE                                         r  rgb_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_65mhz_clk_wiz_65mhz rise edge)
                                                     15.385    15.385 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    15.385 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=457, routed)         1.683    17.068    clk_65mhz_mod/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    13.374 r  clk_65mhz_mod/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    15.297    clk_65mhz_mod/inst/clk_65mhz_clk_wiz_65mhz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    15.388 r  clk_65mhz_mod/inst/clkout1_buf/O
                         net (fo=35, routed)          1.511    16.898    clk_65mhz
    SLICE_X9Y104         FDRE                                         r  rgb_reg[1]/C
                         clock pessimism             -0.001    16.897    
                         clock uncertainty           -0.132    16.765    
    SLICE_X9Y104         FDRE (Setup_fdre_C_D)        0.031    16.796    rgb_reg[1]
  -------------------------------------------------------------------
                         required time                         16.796    
                         arrival time                         -11.131    
  -------------------------------------------------------------------
                         slack                                  5.665    

Slack (MET) :             5.704ns  (required time - arrival time)
  Source:                 xvga_mod/vcount_out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_65mhz_clk_wiz_65mhz  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            rgb_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_65mhz_clk_wiz_65mhz  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_65mhz_clk_wiz_65mhz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_65mhz_clk_wiz_65mhz rise@15.385ns - clk_65mhz_clk_wiz_65mhz rise@0.000ns)
  Data Path Delay:        9.444ns  (logic 2.086ns (22.089%)  route 7.358ns (77.911%))
  Logic Levels:           7  (CARRY4=2 LUT2=1 LUT4=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.136ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.514ns = ( 16.898 - 15.385 ) 
    Source Clock Delay      (SCD):    1.648ns
    Clock Pessimism Removal (CPR):    -0.001ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_65mhz_clk_wiz_65mhz rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=457, routed)         1.809     1.809    clk_65mhz_mod/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.112 r  clk_65mhz_mod/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.094    clk_65mhz_mod/inst/clk_65mhz_clk_wiz_65mhz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     0.002 r  clk_65mhz_mod/inst/clkout1_buf/O
                         net (fo=35, routed)          1.646     1.648    xvga_mod/CLK
    SLICE_X11Y97         FDRE                                         r  xvga_mod/vcount_out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y97         FDRE (Prop_fdre_C_Q)         0.456     2.104 f  xvga_mod/vcount_out_reg[0]/Q
                         net (fo=63, routed)          3.775     5.880    xvga_mod/vcount_out_reg[9]_0[0]
    SLICE_X6Y111         LUT2 (Prop_lut2_I0_O)        0.124     6.004 r  xvga_mod/rgb[11]_i_89/O
                         net (fo=1, routed)           0.000     6.004    xvga_mod/rgb[11]_i_89_n_0
    SLICE_X6Y111         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     6.517 r  xvga_mod/rgb_reg[11]_i_32/CO[3]
                         net (fo=1, routed)           0.000     6.517    xvga_mod/rgb_reg[11]_i_32_n_0
    SLICE_X6Y112         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254     6.771 r  xvga_mod/rgb_reg[11]_i_11/CO[0]
                         net (fo=2, routed)           0.584     7.354    xvga_mod/rgb_reg[11]_i_11_n_3
    SLICE_X7Y111         LUT4 (Prop_lut4_I0_O)        0.367     7.721 r  xvga_mod/rgb[7]_i_14/O
                         net (fo=3, routed)           1.176     8.898    xvga_mod/rgb[7]_i_14_n_0
    SLICE_X5Y105         LUT4 (Prop_lut4_I1_O)        0.124     9.022 r  xvga_mod/rgb[3]_i_11/O
                         net (fo=1, routed)           1.016    10.038    xvga_mod/rgb[3]_i_11_n_0
    SLICE_X9Y105         LUT5 (Prop_lut5_I0_O)        0.124    10.162 r  xvga_mod/rgb[3]_i_5/O
                         net (fo=2, routed)           0.806    10.968    xvga_mod/rgb[3]_i_5_n_0
    SLICE_X9Y104         LUT6 (Prop_lut6_I4_O)        0.124    11.092 r  xvga_mod/rgb[3]_i_1/O
                         net (fo=1, routed)           0.000    11.092    pixel[3]
    SLICE_X9Y104         FDRE                                         r  rgb_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_65mhz_clk_wiz_65mhz rise edge)
                                                     15.385    15.385 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    15.385 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=457, routed)         1.683    17.068    clk_65mhz_mod/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    13.374 r  clk_65mhz_mod/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    15.297    clk_65mhz_mod/inst/clk_65mhz_clk_wiz_65mhz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    15.388 r  clk_65mhz_mod/inst/clkout1_buf/O
                         net (fo=35, routed)          1.511    16.898    clk_65mhz
    SLICE_X9Y104         FDRE                                         r  rgb_reg[3]/C
                         clock pessimism             -0.001    16.897    
                         clock uncertainty           -0.132    16.765    
    SLICE_X9Y104         FDRE (Setup_fdre_C_D)        0.031    16.796    rgb_reg[3]
  -------------------------------------------------------------------
                         required time                         16.796    
                         arrival time                         -11.092    
  -------------------------------------------------------------------
                         slack                                  5.704    

Slack (MET) :             6.181ns  (required time - arrival time)
  Source:                 xvga_mod/vcount_out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_65mhz_clk_wiz_65mhz  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            rgb_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_65mhz_clk_wiz_65mhz  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_65mhz_clk_wiz_65mhz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_65mhz_clk_wiz_65mhz rise@15.385ns - clk_65mhz_clk_wiz_65mhz rise@0.000ns)
  Data Path Delay:        9.092ns  (logic 2.192ns (24.109%)  route 6.900ns (75.891%))
  Logic Levels:           6  (CARRY4=2 LUT2=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.057ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.593ns = ( 16.977 - 15.385 ) 
    Source Clock Delay      (SCD):    1.648ns
    Clock Pessimism Removal (CPR):    -0.001ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_65mhz_clk_wiz_65mhz rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=457, routed)         1.809     1.809    clk_65mhz_mod/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.112 r  clk_65mhz_mod/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.094    clk_65mhz_mod/inst/clk_65mhz_clk_wiz_65mhz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     0.002 r  clk_65mhz_mod/inst/clkout1_buf/O
                         net (fo=35, routed)          1.646     1.648    xvga_mod/CLK
    SLICE_X11Y97         FDRE                                         r  xvga_mod/vcount_out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y97         FDRE (Prop_fdre_C_Q)         0.456     2.104 f  xvga_mod/vcount_out_reg[0]/Q
                         net (fo=63, routed)          3.176     5.280    xvga_mod/vcount_out_reg[9]_0[0]
    SLICE_X6Y109         LUT2 (Prop_lut2_I0_O)        0.124     5.404 r  xvga_mod/rgb[7]_i_46/O
                         net (fo=1, routed)           0.000     5.404    xvga_mod/rgb[7]_i_46_n_0
    SLICE_X6Y109         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     5.917 r  xvga_mod/rgb_reg[7]_i_24/CO[3]
                         net (fo=1, routed)           0.000     5.917    xvga_mod/rgb_reg[7]_i_24_n_0
    SLICE_X6Y110         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254     6.171 f  xvga_mod/rgb_reg[7]_i_17/CO[0]
                         net (fo=3, routed)           1.294     7.466    xvga_mod/rgb_reg[7]_i_17_n_3
    SLICE_X9Y105         LUT4 (Prop_lut4_I0_O)        0.395     7.861 f  xvga_mod/rgb[11]_i_10/O
                         net (fo=3, routed)           1.471     9.332    xvga_mod/rgb[11]_i_10_n_0
    SLICE_X7Y111         LUT6 (Prop_lut6_I0_O)        0.326     9.658 r  xvga_mod/rgb[11]_i_3/O
                         net (fo=2, routed)           0.959    10.616    xvga_mod/rgb[11]_i_3_n_0
    SLICE_X6Y106         LUT6 (Prop_lut6_I1_O)        0.124    10.740 r  xvga_mod/rgb[11]_i_1/O
                         net (fo=1, routed)           0.000    10.740    pixel[11]
    SLICE_X6Y106         FDRE                                         r  rgb_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_65mhz_clk_wiz_65mhz rise edge)
                                                     15.385    15.385 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    15.385 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=457, routed)         1.683    17.068    clk_65mhz_mod/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    13.374 r  clk_65mhz_mod/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    15.297    clk_65mhz_mod/inst/clk_65mhz_clk_wiz_65mhz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    15.388 r  clk_65mhz_mod/inst/clkout1_buf/O
                         net (fo=35, routed)          1.590    16.977    clk_65mhz
    SLICE_X6Y106         FDRE                                         r  rgb_reg[11]/C
                         clock pessimism             -0.001    16.976    
                         clock uncertainty           -0.132    16.844    
    SLICE_X6Y106         FDRE (Setup_fdre_C_D)        0.077    16.921    rgb_reg[11]
  -------------------------------------------------------------------
                         required time                         16.921    
                         arrival time                         -10.740    
  -------------------------------------------------------------------
                         slack                                  6.181    

Slack (MET) :             6.187ns  (required time - arrival time)
  Source:                 xvga_mod/vcount_out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_65mhz_clk_wiz_65mhz  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            rgb_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_65mhz_clk_wiz_65mhz  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_65mhz_clk_wiz_65mhz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_65mhz_clk_wiz_65mhz rise@15.385ns - clk_65mhz_clk_wiz_65mhz rise@0.000ns)
  Data Path Delay:        9.090ns  (logic 2.192ns (24.114%)  route 6.898ns (75.885%))
  Logic Levels:           6  (CARRY4=2 LUT2=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.057ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.593ns = ( 16.977 - 15.385 ) 
    Source Clock Delay      (SCD):    1.648ns
    Clock Pessimism Removal (CPR):    -0.001ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_65mhz_clk_wiz_65mhz rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=457, routed)         1.809     1.809    clk_65mhz_mod/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.112 r  clk_65mhz_mod/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.094    clk_65mhz_mod/inst/clk_65mhz_clk_wiz_65mhz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     0.002 r  clk_65mhz_mod/inst/clkout1_buf/O
                         net (fo=35, routed)          1.646     1.648    xvga_mod/CLK
    SLICE_X11Y97         FDRE                                         r  xvga_mod/vcount_out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y97         FDRE (Prop_fdre_C_Q)         0.456     2.104 f  xvga_mod/vcount_out_reg[0]/Q
                         net (fo=63, routed)          3.176     5.280    xvga_mod/vcount_out_reg[9]_0[0]
    SLICE_X6Y109         LUT2 (Prop_lut2_I0_O)        0.124     5.404 r  xvga_mod/rgb[7]_i_46/O
                         net (fo=1, routed)           0.000     5.404    xvga_mod/rgb[7]_i_46_n_0
    SLICE_X6Y109         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     5.917 r  xvga_mod/rgb_reg[7]_i_24/CO[3]
                         net (fo=1, routed)           0.000     5.917    xvga_mod/rgb_reg[7]_i_24_n_0
    SLICE_X6Y110         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254     6.171 f  xvga_mod/rgb_reg[7]_i_17/CO[0]
                         net (fo=3, routed)           1.294     7.466    xvga_mod/rgb_reg[7]_i_17_n_3
    SLICE_X9Y105         LUT4 (Prop_lut4_I0_O)        0.395     7.861 f  xvga_mod/rgb[11]_i_10/O
                         net (fo=3, routed)           1.471     9.332    xvga_mod/rgb[11]_i_10_n_0
    SLICE_X7Y111         LUT6 (Prop_lut6_I0_O)        0.326     9.658 r  xvga_mod/rgb[11]_i_3/O
                         net (fo=2, routed)           0.957    10.614    xvga_mod/rgb[11]_i_3_n_0
    SLICE_X6Y106         LUT5 (Prop_lut5_I1_O)        0.124    10.738 r  xvga_mod/rgb[9]_i_1/O
                         net (fo=1, routed)           0.000    10.738    pixel[9]
    SLICE_X6Y106         FDRE                                         r  rgb_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_65mhz_clk_wiz_65mhz rise edge)
                                                     15.385    15.385 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    15.385 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=457, routed)         1.683    17.068    clk_65mhz_mod/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    13.374 r  clk_65mhz_mod/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    15.297    clk_65mhz_mod/inst/clk_65mhz_clk_wiz_65mhz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    15.388 r  clk_65mhz_mod/inst/clkout1_buf/O
                         net (fo=35, routed)          1.590    16.977    clk_65mhz
    SLICE_X6Y106         FDRE                                         r  rgb_reg[9]/C
                         clock pessimism             -0.001    16.976    
                         clock uncertainty           -0.132    16.844    
    SLICE_X6Y106         FDRE (Setup_fdre_C_D)        0.081    16.925    rgb_reg[9]
  -------------------------------------------------------------------
                         required time                         16.925    
                         arrival time                         -10.738    
  -------------------------------------------------------------------
                         slack                                  6.187    

Slack (MET) :             6.445ns  (required time - arrival time)
  Source:                 xvga_mod/vcount_out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_65mhz_clk_wiz_65mhz  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            rgb_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_65mhz_clk_wiz_65mhz  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_65mhz_clk_wiz_65mhz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_65mhz_clk_wiz_65mhz rise@15.385ns - clk_65mhz_clk_wiz_65mhz rise@0.000ns)
  Data Path Delay:        8.780ns  (logic 2.086ns (23.759%)  route 6.694ns (76.241%))
  Logic Levels:           7  (CARRY4=2 LUT2=1 LUT4=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.057ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.593ns = ( 16.977 - 15.385 ) 
    Source Clock Delay      (SCD):    1.648ns
    Clock Pessimism Removal (CPR):    -0.001ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_65mhz_clk_wiz_65mhz rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=457, routed)         1.809     1.809    clk_65mhz_mod/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.112 r  clk_65mhz_mod/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.094    clk_65mhz_mod/inst/clk_65mhz_clk_wiz_65mhz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     0.002 r  clk_65mhz_mod/inst/clkout1_buf/O
                         net (fo=35, routed)          1.646     1.648    xvga_mod/CLK
    SLICE_X11Y97         FDRE                                         r  xvga_mod/vcount_out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y97         FDRE (Prop_fdre_C_Q)         0.456     2.104 f  xvga_mod/vcount_out_reg[0]/Q
                         net (fo=63, routed)          3.775     5.880    xvga_mod/vcount_out_reg[9]_0[0]
    SLICE_X6Y111         LUT2 (Prop_lut2_I0_O)        0.124     6.004 r  xvga_mod/rgb[11]_i_89/O
                         net (fo=1, routed)           0.000     6.004    xvga_mod/rgb[11]_i_89_n_0
    SLICE_X6Y111         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     6.517 r  xvga_mod/rgb_reg[11]_i_32/CO[3]
                         net (fo=1, routed)           0.000     6.517    xvga_mod/rgb_reg[11]_i_32_n_0
    SLICE_X6Y112         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254     6.771 f  xvga_mod/rgb_reg[11]_i_11/CO[0]
                         net (fo=2, routed)           0.584     7.354    xvga_mod/rgb_reg[11]_i_11_n_3
    SLICE_X7Y111         LUT4 (Prop_lut4_I0_O)        0.367     7.721 f  xvga_mod/rgb[7]_i_14/O
                         net (fo=3, routed)           1.201     8.922    xvga_mod/rgb[7]_i_14_n_0
    SLICE_X5Y105         LUT5 (Prop_lut5_I0_O)        0.124     9.046 r  xvga_mod/rgb[7]_i_12/O
                         net (fo=2, routed)           0.823     9.869    xvga_mod/rgb[7]_i_12_n_0
    SLICE_X4Y107         LUT4 (Prop_lut4_I3_O)        0.124     9.993 r  xvga_mod/rgb[7]_i_3/O
                         net (fo=2, routed)           0.312    10.304    xvga_mod/rgb[7]_i_3_n_0
    SLICE_X4Y106         LUT6 (Prop_lut6_I1_O)        0.124    10.428 r  xvga_mod/rgb[4]_i_1/O
                         net (fo=1, routed)           0.000    10.428    pixel[4]
    SLICE_X4Y106         FDRE                                         r  rgb_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_65mhz_clk_wiz_65mhz rise edge)
                                                     15.385    15.385 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    15.385 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=457, routed)         1.683    17.068    clk_65mhz_mod/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    13.374 r  clk_65mhz_mod/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    15.297    clk_65mhz_mod/inst/clk_65mhz_clk_wiz_65mhz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    15.388 r  clk_65mhz_mod/inst/clkout1_buf/O
                         net (fo=35, routed)          1.590    16.977    clk_65mhz
    SLICE_X4Y106         FDRE                                         r  rgb_reg[4]/C
                         clock pessimism             -0.001    16.976    
                         clock uncertainty           -0.132    16.844    
    SLICE_X4Y106         FDRE (Setup_fdre_C_D)        0.029    16.873    rgb_reg[4]
  -------------------------------------------------------------------
                         required time                         16.873    
                         arrival time                         -10.428    
  -------------------------------------------------------------------
                         slack                                  6.445    

Slack (MET) :             6.450ns  (required time - arrival time)
  Source:                 xvga_mod/vcount_out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_65mhz_clk_wiz_65mhz  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            rgb_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_65mhz_clk_wiz_65mhz  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_65mhz_clk_wiz_65mhz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_65mhz_clk_wiz_65mhz rise@15.385ns - clk_65mhz_clk_wiz_65mhz rise@0.000ns)
  Data Path Delay:        8.777ns  (logic 2.086ns (23.767%)  route 6.691ns (76.233%))
  Logic Levels:           7  (CARRY4=2 LUT2=1 LUT4=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.057ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.593ns = ( 16.977 - 15.385 ) 
    Source Clock Delay      (SCD):    1.648ns
    Clock Pessimism Removal (CPR):    -0.001ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_65mhz_clk_wiz_65mhz rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=457, routed)         1.809     1.809    clk_65mhz_mod/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.112 r  clk_65mhz_mod/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.094    clk_65mhz_mod/inst/clk_65mhz_clk_wiz_65mhz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     0.002 r  clk_65mhz_mod/inst/clkout1_buf/O
                         net (fo=35, routed)          1.646     1.648    xvga_mod/CLK
    SLICE_X11Y97         FDRE                                         r  xvga_mod/vcount_out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y97         FDRE (Prop_fdre_C_Q)         0.456     2.104 f  xvga_mod/vcount_out_reg[0]/Q
                         net (fo=63, routed)          3.775     5.880    xvga_mod/vcount_out_reg[9]_0[0]
    SLICE_X6Y111         LUT2 (Prop_lut2_I0_O)        0.124     6.004 r  xvga_mod/rgb[11]_i_89/O
                         net (fo=1, routed)           0.000     6.004    xvga_mod/rgb[11]_i_89_n_0
    SLICE_X6Y111         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     6.517 r  xvga_mod/rgb_reg[11]_i_32/CO[3]
                         net (fo=1, routed)           0.000     6.517    xvga_mod/rgb_reg[11]_i_32_n_0
    SLICE_X6Y112         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254     6.771 f  xvga_mod/rgb_reg[11]_i_11/CO[0]
                         net (fo=2, routed)           0.584     7.354    xvga_mod/rgb_reg[11]_i_11_n_3
    SLICE_X7Y111         LUT4 (Prop_lut4_I0_O)        0.367     7.721 f  xvga_mod/rgb[7]_i_14/O
                         net (fo=3, routed)           1.201     8.922    xvga_mod/rgb[7]_i_14_n_0
    SLICE_X5Y105         LUT5 (Prop_lut5_I0_O)        0.124     9.046 r  xvga_mod/rgb[7]_i_12/O
                         net (fo=2, routed)           0.823     9.869    xvga_mod/rgb[7]_i_12_n_0
    SLICE_X4Y107         LUT4 (Prop_lut4_I3_O)        0.124     9.993 r  xvga_mod/rgb[7]_i_3/O
                         net (fo=2, routed)           0.309    10.301    xvga_mod/rgb[7]_i_3_n_0
    SLICE_X4Y106         LUT6 (Prop_lut6_I1_O)        0.124    10.425 r  xvga_mod/rgb[7]_i_1/O
                         net (fo=1, routed)           0.000    10.425    pixel[7]
    SLICE_X4Y106         FDRE                                         r  rgb_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_65mhz_clk_wiz_65mhz rise edge)
                                                     15.385    15.385 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    15.385 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=457, routed)         1.683    17.068    clk_65mhz_mod/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    13.374 r  clk_65mhz_mod/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    15.297    clk_65mhz_mod/inst/clk_65mhz_clk_wiz_65mhz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    15.388 r  clk_65mhz_mod/inst/clkout1_buf/O
                         net (fo=35, routed)          1.590    16.977    clk_65mhz
    SLICE_X4Y106         FDRE                                         r  rgb_reg[7]/C
                         clock pessimism             -0.001    16.976    
                         clock uncertainty           -0.132    16.844    
    SLICE_X4Y106         FDRE (Setup_fdre_C_D)        0.031    16.875    rgb_reg[7]
  -------------------------------------------------------------------
                         required time                         16.875    
                         arrival time                         -10.425    
  -------------------------------------------------------------------
                         slack                                  6.450    

Slack (MET) :             8.006ns  (required time - arrival time)
  Source:                 xvga_mod/hcount_out_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_65mhz_clk_wiz_65mhz  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            xvga_mod/vcount_out_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by clk_65mhz_clk_wiz_65mhz  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_65mhz_clk_wiz_65mhz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_65mhz_clk_wiz_65mhz rise@15.385ns - clk_65mhz_clk_wiz_65mhz rise@0.000ns)
  Data Path Delay:        6.605ns  (logic 1.795ns (27.177%)  route 4.810ns (72.823%))
  Logic Levels:           6  (LUT2=1 LUT4=2 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.118ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.528ns = ( 16.913 - 15.385 ) 
    Source Clock Delay      (SCD):    1.725ns
    Clock Pessimism Removal (CPR):    0.079ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_65mhz_clk_wiz_65mhz rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=457, routed)         1.809     1.809    clk_65mhz_mod/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.112 r  clk_65mhz_mod/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.094    clk_65mhz_mod/inst/clk_65mhz_clk_wiz_65mhz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     0.002 r  clk_65mhz_mod/inst/clkout1_buf/O
                         net (fo=35, routed)          1.723     1.725    xvga_mod/CLK
    SLICE_X5Y97          FDRE                                         r  xvga_mod/hcount_out_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y97          FDRE (Prop_fdre_C_Q)         0.419     2.144 r  xvga_mod/hcount_out_reg[4]/Q
                         net (fo=65, routed)          1.189     3.333    xvga_mod/Q[4]
    SLICE_X3Y96          LUT4 (Prop_lut4_I2_O)        0.324     3.657 r  xvga_mod/hblank_i_4/O
                         net (fo=3, routed)           0.660     4.318    xvga_mod/hblank_i_4_n_0
    SLICE_X2Y96          LUT4 (Prop_lut4_I3_O)        0.352     4.670 r  xvga_mod/hcount_out[10]_i_3/O
                         net (fo=1, routed)           0.469     5.139    xvga_mod/hcount_out[10]_i_3_n_0
    SLICE_X2Y96          LUT5 (Prop_lut5_I4_O)        0.328     5.467 r  xvga_mod/hcount_out[10]_i_1/O
                         net (fo=26, routed)          1.547     7.014    xvga_mod/hreset
    SLICE_X10Y97         LUT6 (Prop_lut6_I5_O)        0.124     7.138 r  xvga_mod/vblank_i_5/O
                         net (fo=2, routed)           0.174     7.312    xvga_mod/vblank_i_5_n_0
    SLICE_X10Y97         LUT6 (Prop_lut6_I5_O)        0.124     7.436 r  xvga_mod/vblank_i_3/O
                         net (fo=12, routed)          0.241     7.677    xvga_mod/vreset
    SLICE_X10Y97         LUT2 (Prop_lut2_I1_O)        0.124     7.801 r  xvga_mod/vcount_out[5]_i_1/O
                         net (fo=1, routed)           0.529     8.330    xvga_mod/vcount_out0
    SLICE_X10Y97         FDRE                                         r  xvga_mod/vcount_out_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_65mhz_clk_wiz_65mhz rise edge)
                                                     15.385    15.385 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    15.385 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=457, routed)         1.683    17.068    clk_65mhz_mod/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    13.374 r  clk_65mhz_mod/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    15.297    clk_65mhz_mod/inst/clk_65mhz_clk_wiz_65mhz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    15.388 r  clk_65mhz_mod/inst/clkout1_buf/O
                         net (fo=35, routed)          1.525    16.913    xvga_mod/CLK
    SLICE_X10Y97         FDRE                                         r  xvga_mod/vcount_out_reg[5]/C
                         clock pessimism              0.079    16.992    
                         clock uncertainty           -0.132    16.860    
    SLICE_X10Y97         FDRE (Setup_fdre_C_R)       -0.524    16.336    xvga_mod/vcount_out_reg[5]
  -------------------------------------------------------------------
                         required time                         16.336    
                         arrival time                          -8.330    
  -------------------------------------------------------------------
                         slack                                  8.006    

Slack (MET) :             8.216ns  (required time - arrival time)
  Source:                 xvga_mod/hcount_out_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_65mhz_clk_wiz_65mhz  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            xvga_mod/vsync_out_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_65mhz_clk_wiz_65mhz  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_65mhz_clk_wiz_65mhz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_65mhz_clk_wiz_65mhz rise@15.385ns - clk_65mhz_clk_wiz_65mhz rise@0.000ns)
  Data Path Delay:        6.947ns  (logic 2.023ns (29.119%)  route 4.924ns (70.881%))
  Logic Levels:           6  (LUT4=4 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.118ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.528ns = ( 16.913 - 15.385 ) 
    Source Clock Delay      (SCD):    1.725ns
    Clock Pessimism Removal (CPR):    0.079ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_65mhz_clk_wiz_65mhz rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=457, routed)         1.809     1.809    clk_65mhz_mod/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.112 r  clk_65mhz_mod/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.094    clk_65mhz_mod/inst/clk_65mhz_clk_wiz_65mhz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     0.002 r  clk_65mhz_mod/inst/clkout1_buf/O
                         net (fo=35, routed)          1.723     1.725    xvga_mod/CLK
    SLICE_X5Y97          FDRE                                         r  xvga_mod/hcount_out_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y97          FDRE (Prop_fdre_C_Q)         0.419     2.144 r  xvga_mod/hcount_out_reg[4]/Q
                         net (fo=65, routed)          1.189     3.333    xvga_mod/Q[4]
    SLICE_X3Y96          LUT4 (Prop_lut4_I2_O)        0.324     3.657 r  xvga_mod/hblank_i_4/O
                         net (fo=3, routed)           0.660     4.318    xvga_mod/hblank_i_4_n_0
    SLICE_X2Y96          LUT4 (Prop_lut4_I3_O)        0.352     4.670 r  xvga_mod/hcount_out[10]_i_3/O
                         net (fo=1, routed)           0.469     5.139    xvga_mod/hcount_out[10]_i_3_n_0
    SLICE_X2Y96          LUT5 (Prop_lut5_I4_O)        0.328     5.467 r  xvga_mod/hcount_out[10]_i_1/O
                         net (fo=26, routed)          1.547     7.014    xvga_mod/hreset
    SLICE_X10Y97         LUT6 (Prop_lut6_I5_O)        0.124     7.138 r  xvga_mod/vblank_i_5/O
                         net (fo=2, routed)           0.654     7.792    xvga_mod/vblank_i_5_n_0
    SLICE_X11Y97         LUT4 (Prop_lut4_I3_O)        0.150     7.942 r  xvga_mod/vsync_out_i_2/O
                         net (fo=1, routed)           0.405     8.347    xvga_mod/vsync_out_i_2_n_0
    SLICE_X11Y98         LUT4 (Prop_lut4_I1_O)        0.326     8.673 r  xvga_mod/vsync_out_i_1/O
                         net (fo=1, routed)           0.000     8.673    xvga_mod/vsync_out_i_1_n_0
    SLICE_X11Y98         FDRE                                         r  xvga_mod/vsync_out_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_65mhz_clk_wiz_65mhz rise edge)
                                                     15.385    15.385 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    15.385 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=457, routed)         1.683    17.068    clk_65mhz_mod/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    13.374 r  clk_65mhz_mod/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    15.297    clk_65mhz_mod/inst/clk_65mhz_clk_wiz_65mhz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    15.388 r  clk_65mhz_mod/inst/clkout1_buf/O
                         net (fo=35, routed)          1.525    16.913    xvga_mod/CLK
    SLICE_X11Y98         FDRE                                         r  xvga_mod/vsync_out_reg/C
                         clock pessimism              0.079    16.992    
                         clock uncertainty           -0.132    16.860    
    SLICE_X11Y98         FDRE (Setup_fdre_C_D)        0.029    16.889    xvga_mod/vsync_out_reg
  -------------------------------------------------------------------
                         required time                         16.889    
                         arrival time                          -8.673    
  -------------------------------------------------------------------
                         slack                                  8.216    

Slack (MET) :             8.603ns  (required time - arrival time)
  Source:                 xvga_mod/hcount_out_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_65mhz_clk_wiz_65mhz  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            xvga_mod/vcount_out_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_65mhz_clk_wiz_65mhz  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_65mhz_clk_wiz_65mhz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_65mhz_clk_wiz_65mhz rise@15.385ns - clk_65mhz_clk_wiz_65mhz rise@0.000ns)
  Data Path Delay:        6.560ns  (logic 1.795ns (27.361%)  route 4.765ns (72.639%))
  Logic Levels:           6  (LUT2=1 LUT4=2 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.118ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.528ns = ( 16.913 - 15.385 ) 
    Source Clock Delay      (SCD):    1.725ns
    Clock Pessimism Removal (CPR):    0.079ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_65mhz_clk_wiz_65mhz rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=457, routed)         1.809     1.809    clk_65mhz_mod/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.112 r  clk_65mhz_mod/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.094    clk_65mhz_mod/inst/clk_65mhz_clk_wiz_65mhz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     0.002 r  clk_65mhz_mod/inst/clkout1_buf/O
                         net (fo=35, routed)          1.723     1.725    xvga_mod/CLK
    SLICE_X5Y97          FDRE                                         r  xvga_mod/hcount_out_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y97          FDRE (Prop_fdre_C_Q)         0.419     2.144 f  xvga_mod/hcount_out_reg[4]/Q
                         net (fo=65, routed)          1.189     3.333    xvga_mod/Q[4]
    SLICE_X3Y96          LUT4 (Prop_lut4_I2_O)        0.324     3.657 f  xvga_mod/hblank_i_4/O
                         net (fo=3, routed)           0.660     4.318    xvga_mod/hblank_i_4_n_0
    SLICE_X2Y96          LUT4 (Prop_lut4_I3_O)        0.352     4.670 f  xvga_mod/hcount_out[10]_i_3/O
                         net (fo=1, routed)           0.469     5.139    xvga_mod/hcount_out[10]_i_3_n_0
    SLICE_X2Y96          LUT5 (Prop_lut5_I4_O)        0.328     5.467 f  xvga_mod/hcount_out[10]_i_1/O
                         net (fo=26, routed)          1.547     7.014    xvga_mod/hreset
    SLICE_X10Y97         LUT6 (Prop_lut6_I5_O)        0.124     7.138 f  xvga_mod/vblank_i_5/O
                         net (fo=2, routed)           0.174     7.312    xvga_mod/vblank_i_5_n_0
    SLICE_X10Y97         LUT6 (Prop_lut6_I5_O)        0.124     7.436 f  xvga_mod/vblank_i_3/O
                         net (fo=12, routed)          0.726     8.162    xvga_mod/vreset
    SLICE_X11Y97         LUT2 (Prop_lut2_I0_O)        0.124     8.286 r  xvga_mod/vcount_out[0]_i_1/O
                         net (fo=1, routed)           0.000     8.286    xvga_mod/vcount_out[0]_i_1_n_0
    SLICE_X11Y97         FDRE                                         r  xvga_mod/vcount_out_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_65mhz_clk_wiz_65mhz rise edge)
                                                     15.385    15.385 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    15.385 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=457, routed)         1.683    17.068    clk_65mhz_mod/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    13.374 r  clk_65mhz_mod/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    15.297    clk_65mhz_mod/inst/clk_65mhz_clk_wiz_65mhz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    15.388 r  clk_65mhz_mod/inst/clkout1_buf/O
                         net (fo=35, routed)          1.525    16.913    xvga_mod/CLK
    SLICE_X11Y97         FDRE                                         r  xvga_mod/vcount_out_reg[0]/C
                         clock pessimism              0.079    16.992    
                         clock uncertainty           -0.132    16.860    
    SLICE_X11Y97         FDRE (Setup_fdre_C_D)        0.029    16.889    xvga_mod/vcount_out_reg[0]
  -------------------------------------------------------------------
                         required time                         16.889    
                         arrival time                          -8.286    
  -------------------------------------------------------------------
                         slack                                  8.603    

Slack (MET) :             8.606ns  (required time - arrival time)
  Source:                 xvga_mod/hcount_out_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_65mhz_clk_wiz_65mhz  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            xvga_mod/vcount_out_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_65mhz_clk_wiz_65mhz  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_65mhz_clk_wiz_65mhz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_65mhz_clk_wiz_65mhz rise@15.385ns - clk_65mhz_clk_wiz_65mhz rise@0.000ns)
  Data Path Delay:        6.559ns  (logic 1.795ns (27.365%)  route 4.764ns (72.635%))
  Logic Levels:           6  (LUT4=2 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.118ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.528ns = ( 16.913 - 15.385 ) 
    Source Clock Delay      (SCD):    1.725ns
    Clock Pessimism Removal (CPR):    0.079ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_65mhz_clk_wiz_65mhz rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=457, routed)         1.809     1.809    clk_65mhz_mod/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.112 r  clk_65mhz_mod/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.094    clk_65mhz_mod/inst/clk_65mhz_clk_wiz_65mhz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     0.002 r  clk_65mhz_mod/inst/clkout1_buf/O
                         net (fo=35, routed)          1.723     1.725    xvga_mod/CLK
    SLICE_X5Y97          FDRE                                         r  xvga_mod/hcount_out_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y97          FDRE (Prop_fdre_C_Q)         0.419     2.144 f  xvga_mod/hcount_out_reg[4]/Q
                         net (fo=65, routed)          1.189     3.333    xvga_mod/Q[4]
    SLICE_X3Y96          LUT4 (Prop_lut4_I2_O)        0.324     3.657 f  xvga_mod/hblank_i_4/O
                         net (fo=3, routed)           0.660     4.318    xvga_mod/hblank_i_4_n_0
    SLICE_X2Y96          LUT4 (Prop_lut4_I3_O)        0.352     4.670 f  xvga_mod/hcount_out[10]_i_3/O
                         net (fo=1, routed)           0.469     5.139    xvga_mod/hcount_out[10]_i_3_n_0
    SLICE_X2Y96          LUT5 (Prop_lut5_I4_O)        0.328     5.467 f  xvga_mod/hcount_out[10]_i_1/O
                         net (fo=26, routed)          1.547     7.014    xvga_mod/hreset
    SLICE_X10Y97         LUT6 (Prop_lut6_I5_O)        0.124     7.138 f  xvga_mod/vblank_i_5/O
                         net (fo=2, routed)           0.174     7.312    xvga_mod/vblank_i_5_n_0
    SLICE_X10Y97         LUT6 (Prop_lut6_I5_O)        0.124     7.436 f  xvga_mod/vblank_i_3/O
                         net (fo=12, routed)          0.725     8.161    xvga_mod/vreset
    SLICE_X11Y97         LUT6 (Prop_lut6_I0_O)        0.124     8.285 r  xvga_mod/vcount_out[4]_i_1/O
                         net (fo=1, routed)           0.000     8.285    xvga_mod/vcount_out[4]_i_1_n_0
    SLICE_X11Y97         FDRE                                         r  xvga_mod/vcount_out_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_65mhz_clk_wiz_65mhz rise edge)
                                                     15.385    15.385 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    15.385 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=457, routed)         1.683    17.068    clk_65mhz_mod/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    13.374 r  clk_65mhz_mod/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    15.297    clk_65mhz_mod/inst/clk_65mhz_clk_wiz_65mhz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    15.388 r  clk_65mhz_mod/inst/clkout1_buf/O
                         net (fo=35, routed)          1.525    16.913    xvga_mod/CLK
    SLICE_X11Y97         FDRE                                         r  xvga_mod/vcount_out_reg[4]/C
                         clock pessimism              0.079    16.992    
                         clock uncertainty           -0.132    16.860    
    SLICE_X11Y97         FDRE (Setup_fdre_C_D)        0.031    16.891    xvga_mod/vcount_out_reg[4]
  -------------------------------------------------------------------
                         required time                         16.891    
                         arrival time                          -8.285    
  -------------------------------------------------------------------
                         slack                                  8.606    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.086ns  (arrival time - required time)
  Source:                 xvga_mod/blank_out_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_65mhz_clk_wiz_65mhz  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            b_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_65mhz_clk_wiz_65mhz  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_65mhz_clk_wiz_65mhz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_65mhz_clk_wiz_65mhz rise@0.000ns - clk_65mhz_clk_wiz_65mhz rise@0.000ns)
  Data Path Delay:        0.414ns  (logic 0.164ns (39.594%)  route 0.250ns (60.406%))
  Logic Levels:           0  
  Clock Path Skew:        0.269ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.845ns
    Source Clock Delay      (SCD):    0.576ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_65mhz_clk_wiz_65mhz rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=457, routed)         0.624     0.624    clk_65mhz_mod/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.672 r  clk_65mhz_mod/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.024    clk_65mhz_mod/inst/clk_65mhz_clk_wiz_65mhz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  clk_65mhz_mod/inst/clkout1_buf/O
                         net (fo=35, routed)          0.574     0.576    xvga_mod/CLK
    SLICE_X8Y97          FDRE                                         r  xvga_mod/blank_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y97          FDRE (Prop_fdre_C_Q)         0.164     0.740 r  xvga_mod/blank_out_reg/Q
                         net (fo=1, routed)           0.250     0.990    blank
    SLICE_X8Y101         FDRE                                         r  b_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_65mhz_clk_wiz_65mhz rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=457, routed)         0.898     0.898    clk_65mhz_mod/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.727 r  clk_65mhz_mod/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.027    clk_65mhz_mod/inst/clk_65mhz_clk_wiz_65mhz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  clk_65mhz_mod/inst/clkout1_buf/O
                         net (fo=35, routed)          0.843     0.845    clk_65mhz
    SLICE_X8Y101         FDRE                                         r  b_reg/C
                         clock pessimism              0.000     0.845    
    SLICE_X8Y101         FDRE (Hold_fdre_C_D)         0.059     0.904    b_reg
  -------------------------------------------------------------------
                         required time                         -0.904    
                         arrival time                           0.990    
  -------------------------------------------------------------------
                         slack                                  0.086    

Slack (MET) :             0.178ns  (arrival time - required time)
  Source:                 xvga_mod/vsync_out_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_65mhz_clk_wiz_65mhz  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            vs_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_65mhz_clk_wiz_65mhz  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_65mhz_clk_wiz_65mhz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_65mhz_clk_wiz_65mhz rise@0.000ns - clk_65mhz_clk_wiz_65mhz rise@0.000ns)
  Data Path Delay:        0.264ns  (logic 0.141ns (53.387%)  route 0.123ns (46.613%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.847ns
    Source Clock Delay      (SCD):    0.576ns
    Clock Pessimism Removal (CPR):    0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_65mhz_clk_wiz_65mhz rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=457, routed)         0.624     0.624    clk_65mhz_mod/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.672 r  clk_65mhz_mod/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.024    clk_65mhz_mod/inst/clk_65mhz_clk_wiz_65mhz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  clk_65mhz_mod/inst/clkout1_buf/O
                         net (fo=35, routed)          0.574     0.576    xvga_mod/CLK
    SLICE_X11Y98         FDRE                                         r  xvga_mod/vsync_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y98         FDRE (Prop_fdre_C_Q)         0.141     0.717 r  xvga_mod/vsync_out_reg/Q
                         net (fo=2, routed)           0.123     0.840    vsync
    SLICE_X11Y99         FDRE                                         r  vs_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_65mhz_clk_wiz_65mhz rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=457, routed)         0.898     0.898    clk_65mhz_mod/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.727 r  clk_65mhz_mod/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.027    clk_65mhz_mod/inst/clk_65mhz_clk_wiz_65mhz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  clk_65mhz_mod/inst/clkout1_buf/O
                         net (fo=35, routed)          0.845     0.847    clk_65mhz
    SLICE_X11Y99         FDRE                                         r  vs_reg/C
                         clock pessimism             -0.255     0.592    
    SLICE_X11Y99         FDRE (Hold_fdre_C_D)         0.070     0.662    vs_reg
  -------------------------------------------------------------------
                         required time                         -0.662    
                         arrival time                           0.840    
  -------------------------------------------------------------------
                         slack                                  0.178    

Slack (MET) :             0.188ns  (arrival time - required time)
  Source:                 xvga_mod/vcount_out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_65mhz_clk_wiz_65mhz  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            xvga_mod/vcount_out_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_65mhz_clk_wiz_65mhz  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_65mhz_clk_wiz_65mhz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_65mhz_clk_wiz_65mhz rise@0.000ns - clk_65mhz_clk_wiz_65mhz rise@0.000ns)
  Data Path Delay:        0.321ns  (logic 0.186ns (58.028%)  route 0.135ns (41.972%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.847ns
    Source Clock Delay      (SCD):    0.576ns
    Clock Pessimism Removal (CPR):    0.258ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_65mhz_clk_wiz_65mhz rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=457, routed)         0.624     0.624    clk_65mhz_mod/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.672 r  clk_65mhz_mod/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.024    clk_65mhz_mod/inst/clk_65mhz_clk_wiz_65mhz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  clk_65mhz_mod/inst/clkout1_buf/O
                         net (fo=35, routed)          0.574     0.576    xvga_mod/CLK
    SLICE_X11Y97         FDRE                                         r  xvga_mod/vcount_out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y97         FDRE (Prop_fdre_C_Q)         0.141     0.717 r  xvga_mod/vcount_out_reg[0]/Q
                         net (fo=63, routed)          0.135     0.851    xvga_mod/vcount_out_reg[9]_0[0]
    SLICE_X10Y97         LUT6 (Prop_lut6_I2_O)        0.045     0.896 r  xvga_mod/vcount_out[5]_i_2/O
                         net (fo=1, routed)           0.000     0.896    xvga_mod/p_0_in__1[5]
    SLICE_X10Y97         FDRE                                         r  xvga_mod/vcount_out_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_65mhz_clk_wiz_65mhz rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=457, routed)         0.898     0.898    clk_65mhz_mod/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.727 r  clk_65mhz_mod/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.027    clk_65mhz_mod/inst/clk_65mhz_clk_wiz_65mhz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  clk_65mhz_mod/inst/clkout1_buf/O
                         net (fo=35, routed)          0.845     0.847    xvga_mod/CLK
    SLICE_X10Y97         FDRE                                         r  xvga_mod/vcount_out_reg[5]/C
                         clock pessimism             -0.258     0.589    
    SLICE_X10Y97         FDRE (Hold_fdre_C_D)         0.120     0.709    xvga_mod/vcount_out_reg[5]
  -------------------------------------------------------------------
                         required time                         -0.709    
                         arrival time                           0.896    
  -------------------------------------------------------------------
                         slack                                  0.188    

Slack (MET) :             0.239ns  (arrival time - required time)
  Source:                 xvga_mod/vcount_out_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_65mhz_clk_wiz_65mhz  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            xvga_mod/vcount_out_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_65mhz_clk_wiz_65mhz  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_65mhz_clk_wiz_65mhz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_65mhz_clk_wiz_65mhz rise@0.000ns - clk_65mhz_clk_wiz_65mhz rise@0.000ns)
  Data Path Delay:        0.331ns  (logic 0.186ns (56.241%)  route 0.145ns (43.759%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.847ns
    Source Clock Delay      (SCD):    0.576ns
    Clock Pessimism Removal (CPR):    0.271ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_65mhz_clk_wiz_65mhz rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=457, routed)         0.624     0.624    clk_65mhz_mod/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.672 r  clk_65mhz_mod/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.024    clk_65mhz_mod/inst/clk_65mhz_clk_wiz_65mhz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  clk_65mhz_mod/inst/clkout1_buf/O
                         net (fo=35, routed)          0.574     0.576    xvga_mod/CLK
    SLICE_X11Y97         FDRE                                         r  xvga_mod/vcount_out_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y97         FDRE (Prop_fdre_C_Q)         0.141     0.717 r  xvga_mod/vcount_out_reg[4]/Q
                         net (fo=44, routed)          0.145     0.861    xvga_mod/vcount_out_reg[9]_0[4]
    SLICE_X11Y97         LUT6 (Prop_lut6_I5_O)        0.045     0.906 r  xvga_mod/vcount_out[4]_i_1/O
                         net (fo=1, routed)           0.000     0.906    xvga_mod/vcount_out[4]_i_1_n_0
    SLICE_X11Y97         FDRE                                         r  xvga_mod/vcount_out_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_65mhz_clk_wiz_65mhz rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=457, routed)         0.898     0.898    clk_65mhz_mod/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.727 r  clk_65mhz_mod/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.027    clk_65mhz_mod/inst/clk_65mhz_clk_wiz_65mhz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  clk_65mhz_mod/inst/clkout1_buf/O
                         net (fo=35, routed)          0.845     0.847    xvga_mod/CLK
    SLICE_X11Y97         FDRE                                         r  xvga_mod/vcount_out_reg[4]/C
                         clock pessimism             -0.271     0.576    
    SLICE_X11Y97         FDRE (Hold_fdre_C_D)         0.092     0.668    xvga_mod/vcount_out_reg[4]
  -------------------------------------------------------------------
                         required time                         -0.668    
                         arrival time                           0.906    
  -------------------------------------------------------------------
                         slack                                  0.239    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 xvga_mod/vsync_out_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_65mhz_clk_wiz_65mhz  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            xvga_mod/vsync_out_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_65mhz_clk_wiz_65mhz  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_65mhz_clk_wiz_65mhz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_65mhz_clk_wiz_65mhz rise@0.000ns - clk_65mhz_clk_wiz_65mhz rise@0.000ns)
  Data Path Delay:        0.354ns  (logic 0.186ns (52.507%)  route 0.168ns (47.493%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.847ns
    Source Clock Delay      (SCD):    0.576ns
    Clock Pessimism Removal (CPR):    0.271ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_65mhz_clk_wiz_65mhz rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=457, routed)         0.624     0.624    clk_65mhz_mod/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.672 r  clk_65mhz_mod/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.024    clk_65mhz_mod/inst/clk_65mhz_clk_wiz_65mhz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  clk_65mhz_mod/inst/clkout1_buf/O
                         net (fo=35, routed)          0.574     0.576    xvga_mod/CLK
    SLICE_X11Y98         FDRE                                         r  xvga_mod/vsync_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y98         FDRE (Prop_fdre_C_Q)         0.141     0.717 r  xvga_mod/vsync_out_reg/Q
                         net (fo=2, routed)           0.168     0.885    xvga_mod/vsync
    SLICE_X11Y98         LUT4 (Prop_lut4_I0_O)        0.045     0.930 r  xvga_mod/vsync_out_i_1/O
                         net (fo=1, routed)           0.000     0.930    xvga_mod/vsync_out_i_1_n_0
    SLICE_X11Y98         FDRE                                         r  xvga_mod/vsync_out_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_65mhz_clk_wiz_65mhz rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=457, routed)         0.898     0.898    clk_65mhz_mod/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.727 r  clk_65mhz_mod/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.027    clk_65mhz_mod/inst/clk_65mhz_clk_wiz_65mhz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  clk_65mhz_mod/inst/clkout1_buf/O
                         net (fo=35, routed)          0.845     0.847    xvga_mod/CLK
    SLICE_X11Y98         FDRE                                         r  xvga_mod/vsync_out_reg/C
                         clock pessimism             -0.271     0.576    
    SLICE_X11Y98         FDRE (Hold_fdre_C_D)         0.091     0.667    xvga_mod/vsync_out_reg
  -------------------------------------------------------------------
                         required time                         -0.667    
                         arrival time                           0.930    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.266ns  (arrival time - required time)
  Source:                 xvga_mod/hsync_out_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_65mhz_clk_wiz_65mhz  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            xvga_mod/hsync_out_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_65mhz_clk_wiz_65mhz  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_65mhz_clk_wiz_65mhz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_65mhz_clk_wiz_65mhz rise@0.000ns - clk_65mhz_clk_wiz_65mhz rise@0.000ns)
  Data Path Delay:        0.386ns  (logic 0.209ns (54.195%)  route 0.177ns (45.805%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.878ns
    Source Clock Delay      (SCD):    0.605ns
    Clock Pessimism Removal (CPR):    0.273ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_65mhz_clk_wiz_65mhz rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=457, routed)         0.624     0.624    clk_65mhz_mod/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.672 r  clk_65mhz_mod/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.024    clk_65mhz_mod/inst/clk_65mhz_clk_wiz_65mhz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  clk_65mhz_mod/inst/clkout1_buf/O
                         net (fo=35, routed)          0.603     0.605    xvga_mod/CLK
    SLICE_X2Y98          FDRE                                         r  xvga_mod/hsync_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y98          FDRE (Prop_fdre_C_Q)         0.164     0.769 r  xvga_mod/hsync_out_reg/Q
                         net (fo=2, routed)           0.177     0.945    xvga_mod/hsync
    SLICE_X2Y98          LUT4 (Prop_lut4_I0_O)        0.045     0.990 r  xvga_mod/hsync_out_i_1/O
                         net (fo=1, routed)           0.000     0.990    xvga_mod/hsync_out_i_1_n_0
    SLICE_X2Y98          FDRE                                         r  xvga_mod/hsync_out_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_65mhz_clk_wiz_65mhz rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=457, routed)         0.898     0.898    clk_65mhz_mod/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.727 r  clk_65mhz_mod/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.027    clk_65mhz_mod/inst/clk_65mhz_clk_wiz_65mhz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  clk_65mhz_mod/inst/clkout1_buf/O
                         net (fo=35, routed)          0.876     0.878    xvga_mod/CLK
    SLICE_X2Y98          FDRE                                         r  xvga_mod/hsync_out_reg/C
                         clock pessimism             -0.273     0.605    
    SLICE_X2Y98          FDRE (Hold_fdre_C_D)         0.120     0.725    xvga_mod/hsync_out_reg
  -------------------------------------------------------------------
                         required time                         -0.725    
                         arrival time                           0.990    
  -------------------------------------------------------------------
                         slack                                  0.266    

Slack (MET) :             0.266ns  (arrival time - required time)
  Source:                 xvga_mod/vcount_out_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_65mhz_clk_wiz_65mhz  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            xvga_mod/vcount_out_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_65mhz_clk_wiz_65mhz  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_65mhz_clk_wiz_65mhz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_65mhz_clk_wiz_65mhz rise@0.000ns - clk_65mhz_clk_wiz_65mhz rise@0.000ns)
  Data Path Delay:        0.387ns  (logic 0.247ns (63.857%)  route 0.140ns (36.143%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.847ns
    Source Clock Delay      (SCD):    0.576ns
    Clock Pessimism Removal (CPR):    0.271ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_65mhz_clk_wiz_65mhz rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=457, routed)         0.624     0.624    clk_65mhz_mod/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.672 r  clk_65mhz_mod/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.024    clk_65mhz_mod/inst/clk_65mhz_clk_wiz_65mhz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  clk_65mhz_mod/inst/clkout1_buf/O
                         net (fo=35, routed)          0.574     0.576    xvga_mod/CLK
    SLICE_X10Y98         FDRE                                         r  xvga_mod/vcount_out_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y98         FDRE (Prop_fdre_C_Q)         0.148     0.724 r  xvga_mod/vcount_out_reg[8]/Q
                         net (fo=43, routed)          0.140     0.863    xvga_mod/vcount[8]
    SLICE_X10Y98         LUT6 (Prop_lut6_I4_O)        0.099     0.962 r  xvga_mod/vcount_out[9]_i_1/O
                         net (fo=1, routed)           0.000     0.962    xvga_mod/vcount_out[9]_i_1_n_0
    SLICE_X10Y98         FDRE                                         r  xvga_mod/vcount_out_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_65mhz_clk_wiz_65mhz rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=457, routed)         0.898     0.898    clk_65mhz_mod/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.727 r  clk_65mhz_mod/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.027    clk_65mhz_mod/inst/clk_65mhz_clk_wiz_65mhz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  clk_65mhz_mod/inst/clkout1_buf/O
                         net (fo=35, routed)          0.845     0.847    xvga_mod/CLK
    SLICE_X10Y98         FDRE                                         r  xvga_mod/vcount_out_reg[9]/C
                         clock pessimism             -0.271     0.576    
    SLICE_X10Y98         FDRE (Hold_fdre_C_D)         0.121     0.697    xvga_mod/vcount_out_reg[9]
  -------------------------------------------------------------------
                         required time                         -0.697    
                         arrival time                           0.962    
  -------------------------------------------------------------------
                         slack                                  0.266    

Slack (MET) :             0.277ns  (arrival time - required time)
  Source:                 xvga_mod/hcount_out_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_65mhz_clk_wiz_65mhz  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            xvga_mod/hcount_out_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_65mhz_clk_wiz_65mhz  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_65mhz_clk_wiz_65mhz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_65mhz_clk_wiz_65mhz rise@0.000ns - clk_65mhz_clk_wiz_65mhz rise@0.000ns)
  Data Path Delay:        0.423ns  (logic 0.212ns (50.140%)  route 0.211ns (49.860%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.877ns
    Source Clock Delay      (SCD):    0.605ns
    Clock Pessimism Removal (CPR):    0.257ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_65mhz_clk_wiz_65mhz rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=457, routed)         0.624     0.624    clk_65mhz_mod/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.672 r  clk_65mhz_mod/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.024    clk_65mhz_mod/inst/clk_65mhz_clk_wiz_65mhz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  clk_65mhz_mod/inst/clkout1_buf/O
                         net (fo=35, routed)          0.603     0.605    xvga_mod/CLK
    SLICE_X2Y97          FDRE                                         r  xvga_mod/hcount_out_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y97          FDRE (Prop_fdre_C_Q)         0.164     0.769 r  xvga_mod/hcount_out_reg[7]/Q
                         net (fo=57, routed)          0.211     0.979    xvga_mod/Q[7]
    SLICE_X2Y96          LUT5 (Prop_lut5_I0_O)        0.048     1.027 r  xvga_mod/hcount_out[9]_i_1/O
                         net (fo=1, routed)           0.000     1.027    xvga_mod/p_0_in__0[9]
    SLICE_X2Y96          FDRE                                         r  xvga_mod/hcount_out_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_65mhz_clk_wiz_65mhz rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=457, routed)         0.898     0.898    clk_65mhz_mod/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.727 r  clk_65mhz_mod/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.027    clk_65mhz_mod/inst/clk_65mhz_clk_wiz_65mhz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  clk_65mhz_mod/inst/clkout1_buf/O
                         net (fo=35, routed)          0.875     0.877    xvga_mod/CLK
    SLICE_X2Y96          FDRE                                         r  xvga_mod/hcount_out_reg[9]/C
                         clock pessimism             -0.257     0.620    
    SLICE_X2Y96          FDRE (Hold_fdre_C_D)         0.131     0.751    xvga_mod/hcount_out_reg[9]
  -------------------------------------------------------------------
                         required time                         -0.751    
                         arrival time                           1.027    
  -------------------------------------------------------------------
                         slack                                  0.277    

Slack (MET) :             0.284ns  (arrival time - required time)
  Source:                 xvga_mod/hcount_out_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_65mhz_clk_wiz_65mhz  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            xvga_mod/hcount_out_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_65mhz_clk_wiz_65mhz  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_65mhz_clk_wiz_65mhz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_65mhz_clk_wiz_65mhz rise@0.000ns - clk_65mhz_clk_wiz_65mhz rise@0.000ns)
  Data Path Delay:        0.420ns  (logic 0.209ns (49.783%)  route 0.211ns (50.217%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.877ns
    Source Clock Delay      (SCD):    0.605ns
    Clock Pessimism Removal (CPR):    0.257ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_65mhz_clk_wiz_65mhz rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=457, routed)         0.624     0.624    clk_65mhz_mod/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.672 r  clk_65mhz_mod/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.024    clk_65mhz_mod/inst/clk_65mhz_clk_wiz_65mhz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  clk_65mhz_mod/inst/clkout1_buf/O
                         net (fo=35, routed)          0.603     0.605    xvga_mod/CLK
    SLICE_X2Y97          FDRE                                         r  xvga_mod/hcount_out_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y97          FDRE (Prop_fdre_C_Q)         0.164     0.769 r  xvga_mod/hcount_out_reg[7]/Q
                         net (fo=57, routed)          0.211     0.979    xvga_mod/Q[7]
    SLICE_X2Y96          LUT4 (Prop_lut4_I2_O)        0.045     1.024 r  xvga_mod/hcount_out[8]_i_1/O
                         net (fo=1, routed)           0.000     1.024    xvga_mod/p_0_in__0[8]
    SLICE_X2Y96          FDRE                                         r  xvga_mod/hcount_out_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_65mhz_clk_wiz_65mhz rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=457, routed)         0.898     0.898    clk_65mhz_mod/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.727 r  clk_65mhz_mod/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.027    clk_65mhz_mod/inst/clk_65mhz_clk_wiz_65mhz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  clk_65mhz_mod/inst/clkout1_buf/O
                         net (fo=35, routed)          0.875     0.877    xvga_mod/CLK
    SLICE_X2Y96          FDRE                                         r  xvga_mod/hcount_out_reg[8]/C
                         clock pessimism             -0.257     0.620    
    SLICE_X2Y96          FDRE (Hold_fdre_C_D)         0.121     0.741    xvga_mod/hcount_out_reg[8]
  -------------------------------------------------------------------
                         required time                         -0.741    
                         arrival time                           1.024    
  -------------------------------------------------------------------
                         slack                                  0.284    

Slack (MET) :             0.286ns  (arrival time - required time)
  Source:                 xvga_mod/vcount_out_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_65mhz_clk_wiz_65mhz  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            xvga_mod/vcount_out_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_65mhz_clk_wiz_65mhz  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_65mhz_clk_wiz_65mhz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_65mhz_clk_wiz_65mhz rise@0.000ns - clk_65mhz_clk_wiz_65mhz rise@0.000ns)
  Data Path Delay:        0.417ns  (logic 0.207ns (49.690%)  route 0.210ns (50.310%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.846ns
    Source Clock Delay      (SCD):    0.575ns
    Clock Pessimism Removal (CPR):    0.271ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_65mhz_clk_wiz_65mhz rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=457, routed)         0.624     0.624    clk_65mhz_mod/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.672 r  clk_65mhz_mod/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.024    clk_65mhz_mod/inst/clk_65mhz_clk_wiz_65mhz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  clk_65mhz_mod/inst/clkout1_buf/O
                         net (fo=35, routed)          0.573     0.575    xvga_mod/CLK
    SLICE_X8Y96          FDRE                                         r  xvga_mod/vcount_out_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y96          FDRE (Prop_fdre_C_Q)         0.164     0.739 r  xvga_mod/vcount_out_reg[2]/Q
                         net (fo=61, routed)          0.210     0.948    xvga_mod/vcount_out_reg[9]_0[2]
    SLICE_X8Y96          LUT5 (Prop_lut5_I3_O)        0.043     0.991 r  xvga_mod/vcount_out[3]_i_1/O
                         net (fo=1, routed)           0.000     0.991    xvga_mod/vcount_out[3]_i_1_n_0
    SLICE_X8Y96          FDRE                                         r  xvga_mod/vcount_out_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_65mhz_clk_wiz_65mhz rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=457, routed)         0.898     0.898    clk_65mhz_mod/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.727 r  clk_65mhz_mod/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.027    clk_65mhz_mod/inst/clk_65mhz_clk_wiz_65mhz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  clk_65mhz_mod/inst/clkout1_buf/O
                         net (fo=35, routed)          0.844     0.846    xvga_mod/CLK
    SLICE_X8Y96          FDRE                                         r  xvga_mod/vcount_out_reg[3]/C
                         clock pessimism             -0.271     0.575    
    SLICE_X8Y96          FDRE (Hold_fdre_C_D)         0.131     0.706    xvga_mod/vcount_out_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.706    
                         arrival time                           0.991    
  -------------------------------------------------------------------
                         slack                                  0.286    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_65mhz_clk_wiz_65mhz
Waveform(ns):       { 0.000 7.692 }
Period(ns):         15.385
Sources:            { clk_65mhz_mod/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         15.385      13.229     BUFGCTRL_X0Y0    clk_65mhz_mod/inst/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         15.385      14.136     MMCME2_ADV_X0Y0  clk_65mhz_mod/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDRE/C              n/a            1.000         15.385      14.385     SLICE_X8Y101     b_reg/C
Min Period        n/a     FDRE/C              n/a            1.000         15.385      14.385     SLICE_X0Y98      hs_reg/C
Min Period        n/a     FDRE/C              n/a            1.000         15.385      14.385     SLICE_X8Y97      xvga_mod/vblank_reg/C
Min Period        n/a     FDRE/C              n/a            1.000         15.385      14.385     SLICE_X11Y97     xvga_mod/vcount_out_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         15.385      14.385     SLICE_X10Y98     xvga_mod/vcount_out_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         15.385      14.385     SLICE_X8Y96      xvga_mod/vcount_out_reg[2]/C
Min Period        n/a     FDRE/C              n/a            1.000         15.385      14.385     SLICE_X8Y96      xvga_mod/vcount_out_reg[3]/C
Min Period        n/a     FDRE/C              n/a            1.000         15.385      14.385     SLICE_X11Y97     xvga_mod/vcount_out_reg[4]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       15.385      197.975    MMCME2_ADV_X0Y0  clk_65mhz_mod/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    FDRE/C              n/a            0.500         7.692       7.192      SLICE_X8Y101     b_reg/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         7.692       7.192      SLICE_X8Y101     b_reg/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         7.692       7.192      SLICE_X6Y106     rgb_reg[11]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         7.692       7.192      SLICE_X9Y104     rgb_reg[1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         7.692       7.192      SLICE_X9Y104     rgb_reg[1]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         7.692       7.192      SLICE_X9Y104     rgb_reg[3]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         7.692       7.192      SLICE_X9Y104     rgb_reg[3]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         7.692       7.192      SLICE_X4Y106     rgb_reg[4]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         7.692       7.192      SLICE_X4Y106     rgb_reg[7]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         7.692       7.192      SLICE_X6Y106     rgb_reg[9]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         7.692       7.192      SLICE_X8Y101     b_reg/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         7.692       7.192      SLICE_X0Y98      hs_reg/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         7.692       7.192      SLICE_X0Y98      hs_reg/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         7.692       7.192      SLICE_X8Y97      xvga_mod/vblank_reg/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         7.692       7.192      SLICE_X11Y97     xvga_mod/vcount_out_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         7.692       7.192      SLICE_X10Y98     xvga_mod/vcount_out_reg[1]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         7.692       7.192      SLICE_X8Y96      xvga_mod/vcount_out_reg[2]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         7.692       7.192      SLICE_X8Y96      xvga_mod/vcount_out_reg[3]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         7.692       7.192      SLICE_X11Y97     xvga_mod/vcount_out_reg[4]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         7.692       7.192      SLICE_X10Y97     xvga_mod/vcount_out_reg[5]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_65mhz
  To Clock:  clkfbout_clk_wiz_65mhz

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       47.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_65mhz
Waveform(ns):       { 0.000 25.000 }
Period(ns):         50.000
Sources:            { clk_65mhz_mod/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         50.000      47.845     BUFGCTRL_X0Y1    clk_65mhz_mod/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         50.000      48.751     MMCME2_ADV_X0Y0  clk_65mhz_mod/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         50.000      48.751     MMCME2_ADV_X0Y0  clk_65mhz_mod/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       50.000      50.000     MMCME2_ADV_X0Y0  clk_65mhz_mod/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       50.000      163.360    MMCME2_ADV_X0Y0  clk_65mhz_mod/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        3.699ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.211ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.699ns  (required time - arrival time)
  Source:                 sample_counter_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            amp_out__87_carry__0_i_5/ENBWREN
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.743ns  (logic 0.952ns (16.578%)  route 4.791ns (83.422%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.080ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.972ns = ( 14.972 - 10.000 ) 
    Source Clock Delay      (SCD):    5.311ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=457, routed)         1.708     5.311    clk_100mhz_IBUF_BUFG
    SLICE_X1Y77          FDRE                                         r  sample_counter_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y77          FDRE (Prop_fdre_C_Q)         0.456     5.767 f  sample_counter_reg[10]/Q
                         net (fo=4, routed)           0.836     6.603    oc4/toneC/phase_reg[0]_0[10]
    SLICE_X1Y78          LUT4 (Prop_lut4_I0_O)        0.124     6.727 r  oc4/toneC/phase[0]_i_8/O
                         net (fo=1, routed)           0.808     7.535    oc4/toneC/phase[0]_i_8_n_0
    SLICE_X1Y79          LUT5 (Prop_lut5_I4_O)        0.124     7.659 r  oc4/toneC/phase[0]_i_4__3/O
                         net (fo=1, routed)           0.596     8.255    oc4/toneC/phase[0]_i_4__3_n_0
    SLICE_X4Y75          LUT6 (Prop_lut6_I5_O)        0.124     8.379 r  oc4/toneC/phase[0]_i_1/O
                         net (fo=381, routed)         1.375     9.754    sel
    SLICE_X8Y69          LUT2 (Prop_lut2_I1_O)        0.124     9.878 r  amp_out_carry__0_i_17/O
                         net (fo=12, routed)          1.175    11.053    amp_out_carry__0_i_17_n_0
    RAMB18_X0Y32         RAMB18E1                                     r  amp_out__87_carry__0_i_5/ENBWREN
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    10.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=457, routed)         1.550    14.972    clk_100mhz_IBUF_BUFG
    RAMB18_X0Y32         RAMB18E1                                     r  amp_out__87_carry__0_i_5/CLKBWRCLK
                         clock pessimism              0.259    15.231    
                         clock uncertainty           -0.035    15.196    
    RAMB18_X0Y32         RAMB18E1 (Setup_ramb18e1_CLKBWRCLK_ENBWREN)
                                                     -0.443    14.753    amp_out__87_carry__0_i_5
  -------------------------------------------------------------------
                         required time                         14.753    
                         arrival time                         -11.053    
  -------------------------------------------------------------------
                         slack                                  3.699    

Slack (MET) :             3.704ns  (required time - arrival time)
  Source:                 sample_counter_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            amp_out__87_carry__0_i_5/ENARDEN
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.743ns  (logic 0.952ns (16.578%)  route 4.791ns (83.422%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.075ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.977ns = ( 14.977 - 10.000 ) 
    Source Clock Delay      (SCD):    5.311ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=457, routed)         1.708     5.311    clk_100mhz_IBUF_BUFG
    SLICE_X1Y77          FDRE                                         r  sample_counter_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y77          FDRE (Prop_fdre_C_Q)         0.456     5.767 f  sample_counter_reg[10]/Q
                         net (fo=4, routed)           0.836     6.603    oc4/toneC/phase_reg[0]_0[10]
    SLICE_X1Y78          LUT4 (Prop_lut4_I0_O)        0.124     6.727 r  oc4/toneC/phase[0]_i_8/O
                         net (fo=1, routed)           0.808     7.535    oc4/toneC/phase[0]_i_8_n_0
    SLICE_X1Y79          LUT5 (Prop_lut5_I4_O)        0.124     7.659 r  oc4/toneC/phase[0]_i_4__3/O
                         net (fo=1, routed)           0.596     8.255    oc4/toneC/phase[0]_i_4__3_n_0
    SLICE_X4Y75          LUT6 (Prop_lut6_I5_O)        0.124     8.379 r  oc4/toneC/phase[0]_i_1/O
                         net (fo=381, routed)         1.375     9.754    sel
    SLICE_X8Y69          LUT2 (Prop_lut2_I1_O)        0.124     9.878 r  amp_out_carry__0_i_17/O
                         net (fo=12, routed)          1.175    11.053    amp_out_carry__0_i_17_n_0
    RAMB18_X0Y32         RAMB18E1                                     r  amp_out__87_carry__0_i_5/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    10.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=457, routed)         1.555    14.977    clk_100mhz_IBUF_BUFG
    RAMB18_X0Y32         RAMB18E1                                     r  amp_out__87_carry__0_i_5/CLKARDCLK
                         clock pessimism              0.259    15.236    
                         clock uncertainty           -0.035    15.201    
    RAMB18_X0Y32         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ENARDEN)
                                                     -0.443    14.758    amp_out__87_carry__0_i_5
  -------------------------------------------------------------------
                         required time                         14.758    
                         arrival time                         -11.053    
  -------------------------------------------------------------------
                         slack                                  3.704    

Slack (MET) :             3.709ns  (required time - arrival time)
  Source:                 sample_counter_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            oc4/toneDs/phase_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.947ns  (logic 0.828ns (13.922%)  route 5.119ns (86.078%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.103ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.949ns = ( 14.949 - 10.000 ) 
    Source Clock Delay      (SCD):    5.311ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=457, routed)         1.708     5.311    clk_100mhz_IBUF_BUFG
    SLICE_X1Y77          FDRE                                         r  sample_counter_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y77          FDRE (Prop_fdre_C_Q)         0.456     5.767 f  sample_counter_reg[10]/Q
                         net (fo=4, routed)           0.836     6.603    oc4/toneC/phase_reg[0]_0[10]
    SLICE_X1Y78          LUT4 (Prop_lut4_I0_O)        0.124     6.727 r  oc4/toneC/phase[0]_i_8/O
                         net (fo=1, routed)           0.808     7.535    oc4/toneC/phase[0]_i_8_n_0
    SLICE_X1Y79          LUT5 (Prop_lut5_I4_O)        0.124     7.659 r  oc4/toneC/phase[0]_i_4__3/O
                         net (fo=1, routed)           0.596     8.255    oc4/toneC/phase[0]_i_4__3_n_0
    SLICE_X4Y75          LUT6 (Prop_lut6_I5_O)        0.124     8.379 r  oc4/toneC/phase[0]_i_1/O
                         net (fo=381, routed)         2.879    11.258    oc4/toneDs/phase_reg[31]_1
    SLICE_X11Y57         FDRE                                         r  oc4/toneDs/phase_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    10.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=457, routed)         1.526    14.949    oc4/toneDs/clk_100mhz
    SLICE_X11Y57         FDRE                                         r  oc4/toneDs/phase_reg[0]/C
                         clock pessimism              0.259    15.208    
                         clock uncertainty           -0.035    15.172    
    SLICE_X11Y57         FDRE (Setup_fdre_C_CE)      -0.205    14.967    oc4/toneDs/phase_reg[0]
  -------------------------------------------------------------------
                         required time                         14.967    
                         arrival time                         -11.258    
  -------------------------------------------------------------------
                         slack                                  3.709    

Slack (MET) :             3.709ns  (required time - arrival time)
  Source:                 sample_counter_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            oc4/toneDs/phase_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.947ns  (logic 0.828ns (13.922%)  route 5.119ns (86.078%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.103ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.949ns = ( 14.949 - 10.000 ) 
    Source Clock Delay      (SCD):    5.311ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=457, routed)         1.708     5.311    clk_100mhz_IBUF_BUFG
    SLICE_X1Y77          FDRE                                         r  sample_counter_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y77          FDRE (Prop_fdre_C_Q)         0.456     5.767 f  sample_counter_reg[10]/Q
                         net (fo=4, routed)           0.836     6.603    oc4/toneC/phase_reg[0]_0[10]
    SLICE_X1Y78          LUT4 (Prop_lut4_I0_O)        0.124     6.727 r  oc4/toneC/phase[0]_i_8/O
                         net (fo=1, routed)           0.808     7.535    oc4/toneC/phase[0]_i_8_n_0
    SLICE_X1Y79          LUT5 (Prop_lut5_I4_O)        0.124     7.659 r  oc4/toneC/phase[0]_i_4__3/O
                         net (fo=1, routed)           0.596     8.255    oc4/toneC/phase[0]_i_4__3_n_0
    SLICE_X4Y75          LUT6 (Prop_lut6_I5_O)        0.124     8.379 r  oc4/toneC/phase[0]_i_1/O
                         net (fo=381, routed)         2.879    11.258    oc4/toneDs/phase_reg[31]_1
    SLICE_X11Y57         FDRE                                         r  oc4/toneDs/phase_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    10.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=457, routed)         1.526    14.949    oc4/toneDs/clk_100mhz
    SLICE_X11Y57         FDRE                                         r  oc4/toneDs/phase_reg[1]/C
                         clock pessimism              0.259    15.208    
                         clock uncertainty           -0.035    15.172    
    SLICE_X11Y57         FDRE (Setup_fdre_C_CE)      -0.205    14.967    oc4/toneDs/phase_reg[1]
  -------------------------------------------------------------------
                         required time                         14.967    
                         arrival time                         -11.258    
  -------------------------------------------------------------------
                         slack                                  3.709    

Slack (MET) :             3.709ns  (required time - arrival time)
  Source:                 sample_counter_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            oc4/toneDs/phase_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.947ns  (logic 0.828ns (13.922%)  route 5.119ns (86.078%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.103ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.949ns = ( 14.949 - 10.000 ) 
    Source Clock Delay      (SCD):    5.311ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=457, routed)         1.708     5.311    clk_100mhz_IBUF_BUFG
    SLICE_X1Y77          FDRE                                         r  sample_counter_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y77          FDRE (Prop_fdre_C_Q)         0.456     5.767 f  sample_counter_reg[10]/Q
                         net (fo=4, routed)           0.836     6.603    oc4/toneC/phase_reg[0]_0[10]
    SLICE_X1Y78          LUT4 (Prop_lut4_I0_O)        0.124     6.727 r  oc4/toneC/phase[0]_i_8/O
                         net (fo=1, routed)           0.808     7.535    oc4/toneC/phase[0]_i_8_n_0
    SLICE_X1Y79          LUT5 (Prop_lut5_I4_O)        0.124     7.659 r  oc4/toneC/phase[0]_i_4__3/O
                         net (fo=1, routed)           0.596     8.255    oc4/toneC/phase[0]_i_4__3_n_0
    SLICE_X4Y75          LUT6 (Prop_lut6_I5_O)        0.124     8.379 r  oc4/toneC/phase[0]_i_1/O
                         net (fo=381, routed)         2.879    11.258    oc4/toneDs/phase_reg[31]_1
    SLICE_X11Y57         FDRE                                         r  oc4/toneDs/phase_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    10.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=457, routed)         1.526    14.949    oc4/toneDs/clk_100mhz
    SLICE_X11Y57         FDRE                                         r  oc4/toneDs/phase_reg[2]/C
                         clock pessimism              0.259    15.208    
                         clock uncertainty           -0.035    15.172    
    SLICE_X11Y57         FDRE (Setup_fdre_C_CE)      -0.205    14.967    oc4/toneDs/phase_reg[2]
  -------------------------------------------------------------------
                         required time                         14.967    
                         arrival time                         -11.258    
  -------------------------------------------------------------------
                         slack                                  3.709    

Slack (MET) :             3.709ns  (required time - arrival time)
  Source:                 sample_counter_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            oc4/toneDs/phase_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.947ns  (logic 0.828ns (13.922%)  route 5.119ns (86.078%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.103ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.949ns = ( 14.949 - 10.000 ) 
    Source Clock Delay      (SCD):    5.311ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=457, routed)         1.708     5.311    clk_100mhz_IBUF_BUFG
    SLICE_X1Y77          FDRE                                         r  sample_counter_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y77          FDRE (Prop_fdre_C_Q)         0.456     5.767 f  sample_counter_reg[10]/Q
                         net (fo=4, routed)           0.836     6.603    oc4/toneC/phase_reg[0]_0[10]
    SLICE_X1Y78          LUT4 (Prop_lut4_I0_O)        0.124     6.727 r  oc4/toneC/phase[0]_i_8/O
                         net (fo=1, routed)           0.808     7.535    oc4/toneC/phase[0]_i_8_n_0
    SLICE_X1Y79          LUT5 (Prop_lut5_I4_O)        0.124     7.659 r  oc4/toneC/phase[0]_i_4__3/O
                         net (fo=1, routed)           0.596     8.255    oc4/toneC/phase[0]_i_4__3_n_0
    SLICE_X4Y75          LUT6 (Prop_lut6_I5_O)        0.124     8.379 r  oc4/toneC/phase[0]_i_1/O
                         net (fo=381, routed)         2.879    11.258    oc4/toneDs/phase_reg[31]_1
    SLICE_X11Y57         FDRE                                         r  oc4/toneDs/phase_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    10.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=457, routed)         1.526    14.949    oc4/toneDs/clk_100mhz
    SLICE_X11Y57         FDRE                                         r  oc4/toneDs/phase_reg[3]/C
                         clock pessimism              0.259    15.208    
                         clock uncertainty           -0.035    15.172    
    SLICE_X11Y57         FDRE (Setup_fdre_C_CE)      -0.205    14.967    oc4/toneDs/phase_reg[3]
  -------------------------------------------------------------------
                         required time                         14.967    
                         arrival time                         -11.258    
  -------------------------------------------------------------------
                         slack                                  3.709    

Slack (MET) :             3.849ns  (required time - arrival time)
  Source:                 sample_counter_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            oc4/toneDs/phase_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.807ns  (logic 0.828ns (14.258%)  route 4.979ns (85.742%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.103ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.949ns = ( 14.949 - 10.000 ) 
    Source Clock Delay      (SCD):    5.311ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=457, routed)         1.708     5.311    clk_100mhz_IBUF_BUFG
    SLICE_X1Y77          FDRE                                         r  sample_counter_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y77          FDRE (Prop_fdre_C_Q)         0.456     5.767 f  sample_counter_reg[10]/Q
                         net (fo=4, routed)           0.836     6.603    oc4/toneC/phase_reg[0]_0[10]
    SLICE_X1Y78          LUT4 (Prop_lut4_I0_O)        0.124     6.727 r  oc4/toneC/phase[0]_i_8/O
                         net (fo=1, routed)           0.808     7.535    oc4/toneC/phase[0]_i_8_n_0
    SLICE_X1Y79          LUT5 (Prop_lut5_I4_O)        0.124     7.659 r  oc4/toneC/phase[0]_i_4__3/O
                         net (fo=1, routed)           0.596     8.255    oc4/toneC/phase[0]_i_4__3_n_0
    SLICE_X4Y75          LUT6 (Prop_lut6_I5_O)        0.124     8.379 r  oc4/toneC/phase[0]_i_1/O
                         net (fo=381, routed)         2.739    11.118    oc4/toneDs/phase_reg[31]_1
    SLICE_X11Y58         FDRE                                         r  oc4/toneDs/phase_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    10.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=457, routed)         1.526    14.949    oc4/toneDs/clk_100mhz
    SLICE_X11Y58         FDRE                                         r  oc4/toneDs/phase_reg[4]/C
                         clock pessimism              0.259    15.208    
                         clock uncertainty           -0.035    15.172    
    SLICE_X11Y58         FDRE (Setup_fdre_C_CE)      -0.205    14.967    oc4/toneDs/phase_reg[4]
  -------------------------------------------------------------------
                         required time                         14.967    
                         arrival time                         -11.118    
  -------------------------------------------------------------------
                         slack                                  3.849    

Slack (MET) :             3.849ns  (required time - arrival time)
  Source:                 sample_counter_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            oc4/toneDs/phase_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.807ns  (logic 0.828ns (14.258%)  route 4.979ns (85.742%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.103ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.949ns = ( 14.949 - 10.000 ) 
    Source Clock Delay      (SCD):    5.311ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=457, routed)         1.708     5.311    clk_100mhz_IBUF_BUFG
    SLICE_X1Y77          FDRE                                         r  sample_counter_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y77          FDRE (Prop_fdre_C_Q)         0.456     5.767 f  sample_counter_reg[10]/Q
                         net (fo=4, routed)           0.836     6.603    oc4/toneC/phase_reg[0]_0[10]
    SLICE_X1Y78          LUT4 (Prop_lut4_I0_O)        0.124     6.727 r  oc4/toneC/phase[0]_i_8/O
                         net (fo=1, routed)           0.808     7.535    oc4/toneC/phase[0]_i_8_n_0
    SLICE_X1Y79          LUT5 (Prop_lut5_I4_O)        0.124     7.659 r  oc4/toneC/phase[0]_i_4__3/O
                         net (fo=1, routed)           0.596     8.255    oc4/toneC/phase[0]_i_4__3_n_0
    SLICE_X4Y75          LUT6 (Prop_lut6_I5_O)        0.124     8.379 r  oc4/toneC/phase[0]_i_1/O
                         net (fo=381, routed)         2.739    11.118    oc4/toneDs/phase_reg[31]_1
    SLICE_X11Y58         FDRE                                         r  oc4/toneDs/phase_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    10.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=457, routed)         1.526    14.949    oc4/toneDs/clk_100mhz
    SLICE_X11Y58         FDRE                                         r  oc4/toneDs/phase_reg[5]/C
                         clock pessimism              0.259    15.208    
                         clock uncertainty           -0.035    15.172    
    SLICE_X11Y58         FDRE (Setup_fdre_C_CE)      -0.205    14.967    oc4/toneDs/phase_reg[5]
  -------------------------------------------------------------------
                         required time                         14.967    
                         arrival time                         -11.118    
  -------------------------------------------------------------------
                         slack                                  3.849    

Slack (MET) :             3.849ns  (required time - arrival time)
  Source:                 sample_counter_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            oc4/toneDs/phase_reg[6]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.807ns  (logic 0.828ns (14.258%)  route 4.979ns (85.742%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.103ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.949ns = ( 14.949 - 10.000 ) 
    Source Clock Delay      (SCD):    5.311ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=457, routed)         1.708     5.311    clk_100mhz_IBUF_BUFG
    SLICE_X1Y77          FDRE                                         r  sample_counter_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y77          FDRE (Prop_fdre_C_Q)         0.456     5.767 f  sample_counter_reg[10]/Q
                         net (fo=4, routed)           0.836     6.603    oc4/toneC/phase_reg[0]_0[10]
    SLICE_X1Y78          LUT4 (Prop_lut4_I0_O)        0.124     6.727 r  oc4/toneC/phase[0]_i_8/O
                         net (fo=1, routed)           0.808     7.535    oc4/toneC/phase[0]_i_8_n_0
    SLICE_X1Y79          LUT5 (Prop_lut5_I4_O)        0.124     7.659 r  oc4/toneC/phase[0]_i_4__3/O
                         net (fo=1, routed)           0.596     8.255    oc4/toneC/phase[0]_i_4__3_n_0
    SLICE_X4Y75          LUT6 (Prop_lut6_I5_O)        0.124     8.379 r  oc4/toneC/phase[0]_i_1/O
                         net (fo=381, routed)         2.739    11.118    oc4/toneDs/phase_reg[31]_1
    SLICE_X11Y58         FDRE                                         r  oc4/toneDs/phase_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    10.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=457, routed)         1.526    14.949    oc4/toneDs/clk_100mhz
    SLICE_X11Y58         FDRE                                         r  oc4/toneDs/phase_reg[6]/C
                         clock pessimism              0.259    15.208    
                         clock uncertainty           -0.035    15.172    
    SLICE_X11Y58         FDRE (Setup_fdre_C_CE)      -0.205    14.967    oc4/toneDs/phase_reg[6]
  -------------------------------------------------------------------
                         required time                         14.967    
                         arrival time                         -11.118    
  -------------------------------------------------------------------
                         slack                                  3.849    

Slack (MET) :             3.849ns  (required time - arrival time)
  Source:                 sample_counter_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            oc4/toneDs/phase_reg[7]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.807ns  (logic 0.828ns (14.258%)  route 4.979ns (85.742%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.103ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.949ns = ( 14.949 - 10.000 ) 
    Source Clock Delay      (SCD):    5.311ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=457, routed)         1.708     5.311    clk_100mhz_IBUF_BUFG
    SLICE_X1Y77          FDRE                                         r  sample_counter_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y77          FDRE (Prop_fdre_C_Q)         0.456     5.767 f  sample_counter_reg[10]/Q
                         net (fo=4, routed)           0.836     6.603    oc4/toneC/phase_reg[0]_0[10]
    SLICE_X1Y78          LUT4 (Prop_lut4_I0_O)        0.124     6.727 r  oc4/toneC/phase[0]_i_8/O
                         net (fo=1, routed)           0.808     7.535    oc4/toneC/phase[0]_i_8_n_0
    SLICE_X1Y79          LUT5 (Prop_lut5_I4_O)        0.124     7.659 r  oc4/toneC/phase[0]_i_4__3/O
                         net (fo=1, routed)           0.596     8.255    oc4/toneC/phase[0]_i_4__3_n_0
    SLICE_X4Y75          LUT6 (Prop_lut6_I5_O)        0.124     8.379 r  oc4/toneC/phase[0]_i_1/O
                         net (fo=381, routed)         2.739    11.118    oc4/toneDs/phase_reg[31]_1
    SLICE_X11Y58         FDRE                                         r  oc4/toneDs/phase_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    10.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=457, routed)         1.526    14.949    oc4/toneDs/clk_100mhz
    SLICE_X11Y58         FDRE                                         r  oc4/toneDs/phase_reg[7]/C
                         clock pessimism              0.259    15.208    
                         clock uncertainty           -0.035    15.172    
    SLICE_X11Y58         FDRE (Setup_fdre_C_CE)      -0.205    14.967    oc4/toneDs/phase_reg[7]
  -------------------------------------------------------------------
                         required time                         14.967    
                         arrival time                         -11.118    
  -------------------------------------------------------------------
                         slack                                  3.849    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.211ns  (arrival time - required time)
  Source:                 nolabel_line71/count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line71/count_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.331ns  (logic 0.189ns (57.046%)  route 0.142ns (42.954%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.029ns
    Source Clock Delay      (SCD):    1.514ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=457, routed)         0.595     1.514    nolabel_line71/clk_100mhz
    SLICE_X5Y80          FDRE                                         r  nolabel_line71/count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y80          FDRE (Prop_fdre_C_Q)         0.141     1.655 r  nolabel_line71/count_reg[1]/Q
                         net (fo=8, routed)           0.142     1.798    nolabel_line71/Q[1]
    SLICE_X4Y80          LUT5 (Prop_lut5_I2_O)        0.048     1.846 r  nolabel_line71/count[4]_i_1/O
                         net (fo=1, routed)           0.000     1.846    nolabel_line71/p_0_in__2[4]
    SLICE_X4Y80          FDRE                                         r  nolabel_line71/count_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=457, routed)         0.864     2.029    nolabel_line71/clk_100mhz
    SLICE_X4Y80          FDRE                                         r  nolabel_line71/count_reg[4]/C
                         clock pessimism             -0.501     1.527    
    SLICE_X4Y80          FDRE (Hold_fdre_C_D)         0.107     1.634    nolabel_line71/count_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.634    
                         arrival time                           1.846    
  -------------------------------------------------------------------
                         slack                                  0.211    

Slack (MET) :             0.222ns  (arrival time - required time)
  Source:                 seven_seg_mod/segment_state_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seven_seg_mod/segment_state_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.293ns  (logic 0.141ns (48.188%)  route 0.152ns (51.812%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.037ns
    Source Clock Delay      (SCD):    1.519ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=457, routed)         0.600     1.519    seven_seg_mod/clk_100mhz
    SLICE_X1Y86          FDRE                                         r  seven_seg_mod/segment_state_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y86          FDRE (Prop_fdre_C_Q)         0.141     1.660 r  seven_seg_mod/segment_state_reg[4]/Q
                         net (fo=8, routed)           0.152     1.812    seven_seg_mod/Q[4]
    SLICE_X1Y86          FDRE                                         r  seven_seg_mod/segment_state_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=457, routed)         0.872     2.037    seven_seg_mod/clk_100mhz
    SLICE_X1Y86          FDRE                                         r  seven_seg_mod/segment_state_reg[5]/C
                         clock pessimism             -0.517     1.519    
    SLICE_X1Y86          FDRE (Hold_fdre_C_D)         0.071     1.590    seven_seg_mod/segment_state_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.590    
                         arrival time                           1.812    
  -------------------------------------------------------------------
                         slack                                  0.222    

Slack (MET) :             0.224ns  (arrival time - required time)
  Source:                 nolabel_line71/count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line71/count_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.328ns  (logic 0.186ns (56.653%)  route 0.142ns (43.347%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.029ns
    Source Clock Delay      (SCD):    1.514ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=457, routed)         0.595     1.514    nolabel_line71/clk_100mhz
    SLICE_X5Y80          FDRE                                         r  nolabel_line71/count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y80          FDRE (Prop_fdre_C_Q)         0.141     1.655 r  nolabel_line71/count_reg[1]/Q
                         net (fo=8, routed)           0.142     1.798    nolabel_line71/Q[1]
    SLICE_X4Y80          LUT4 (Prop_lut4_I0_O)        0.045     1.843 r  nolabel_line71/count[3]_i_1/O
                         net (fo=1, routed)           0.000     1.843    nolabel_line71/p_0_in__2[3]
    SLICE_X4Y80          FDRE                                         r  nolabel_line71/count_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=457, routed)         0.864     2.029    nolabel_line71/clk_100mhz
    SLICE_X4Y80          FDRE                                         r  nolabel_line71/count_reg[3]/C
                         clock pessimism             -0.501     1.527    
    SLICE_X4Y80          FDRE (Hold_fdre_C_D)         0.091     1.618    nolabel_line71/count_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.618    
                         arrival time                           1.843    
  -------------------------------------------------------------------
                         slack                                  0.224    

Slack (MET) :             0.249ns  (arrival time - required time)
  Source:                 nolabel_line71/count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line71/count_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.187ns (50.645%)  route 0.182ns (49.355%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.029ns
    Source Clock Delay      (SCD):    1.514ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=457, routed)         0.595     1.514    nolabel_line71/clk_100mhz
    SLICE_X4Y80          FDRE                                         r  nolabel_line71/count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y80          FDRE (Prop_fdre_C_Q)         0.141     1.655 r  nolabel_line71/count_reg[0]/Q
                         net (fo=9, routed)           0.182     1.838    nolabel_line71/Q[0]
    SLICE_X5Y80          LUT3 (Prop_lut3_I0_O)        0.046     1.884 r  nolabel_line71/count[2]_i_1/O
                         net (fo=1, routed)           0.000     1.884    nolabel_line71/p_0_in__2[2]
    SLICE_X5Y80          FDRE                                         r  nolabel_line71/count_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=457, routed)         0.864     2.029    nolabel_line71/clk_100mhz
    SLICE_X5Y80          FDRE                                         r  nolabel_line71/count_reg[2]/C
                         clock pessimism             -0.501     1.527    
    SLICE_X5Y80          FDRE (Hold_fdre_C_D)         0.107     1.634    nolabel_line71/count_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.634    
                         arrival time                           1.884    
  -------------------------------------------------------------------
                         slack                                  0.249    

Slack (MET) :             0.256ns  (arrival time - required time)
  Source:                 seven_seg_mod/segment_state_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seven_seg_mod/segment_state_reg[0]/D
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.315ns  (logic 0.164ns (52.082%)  route 0.151ns (47.918%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.037ns
    Source Clock Delay      (SCD):    1.519ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=457, routed)         0.600     1.519    seven_seg_mod/clk_100mhz
    SLICE_X2Y85          FDRE                                         r  seven_seg_mod/segment_state_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y85          FDRE (Prop_fdre_C_Q)         0.164     1.683 r  seven_seg_mod/segment_state_reg[7]/Q
                         net (fo=8, routed)           0.151     1.834    seven_seg_mod/Q[7]
    SLICE_X2Y85          FDSE                                         r  seven_seg_mod/segment_state_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=457, routed)         0.872     2.037    seven_seg_mod/clk_100mhz
    SLICE_X2Y85          FDSE                                         r  seven_seg_mod/segment_state_reg[0]/C
                         clock pessimism             -0.517     1.519    
    SLICE_X2Y85          FDSE (Hold_fdse_C_D)         0.059     1.578    seven_seg_mod/segment_state_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.578    
                         arrival time                           1.834    
  -------------------------------------------------------------------
                         slack                                  0.256    

Slack (MET) :             0.256ns  (arrival time - required time)
  Source:                 seven_seg_mod/segment_state_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seven_seg_mod/segment_state_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.341ns  (logic 0.164ns (48.109%)  route 0.177ns (51.891%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.037ns
    Source Clock Delay      (SCD):    1.519ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=457, routed)         0.600     1.519    seven_seg_mod/clk_100mhz
    SLICE_X2Y85          FDSE                                         r  seven_seg_mod/segment_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y85          FDSE (Prop_fdse_C_Q)         0.164     1.683 r  seven_seg_mod/segment_state_reg[0]/Q
                         net (fo=8, routed)           0.177     1.860    seven_seg_mod/Q[0]
    SLICE_X1Y86          FDRE                                         r  seven_seg_mod/segment_state_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=457, routed)         0.872     2.037    seven_seg_mod/clk_100mhz
    SLICE_X1Y86          FDRE                                         r  seven_seg_mod/segment_state_reg[1]/C
                         clock pessimism             -0.502     1.534    
    SLICE_X1Y86          FDRE (Hold_fdre_C_D)         0.070     1.604    seven_seg_mod/segment_state_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.604    
                         arrival time                           1.860    
  -------------------------------------------------------------------
                         slack                                  0.256    

Slack (MET) :             0.257ns  (arrival time - required time)
  Source:                 seven_seg_mod/segment_counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seven_seg_mod/segment_counter_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.379ns  (logic 0.190ns (50.182%)  route 0.189ns (49.818%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.033ns
    Source Clock Delay      (SCD):    1.517ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=457, routed)         0.598     1.517    seven_seg_mod/clk_100mhz
    SLICE_X4Y83          FDRE                                         r  seven_seg_mod/segment_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y83          FDRE (Prop_fdre_C_Q)         0.141     1.658 r  seven_seg_mod/segment_counter_reg[0]/Q
                         net (fo=34, routed)          0.189     1.847    seven_seg_mod/segment_counter[0]
    SLICE_X4Y84          LUT3 (Prop_lut3_I1_O)        0.049     1.896 r  seven_seg_mod/segment_counter[8]_i_1/O
                         net (fo=1, routed)           0.000     1.896    seven_seg_mod/segment_counter_0[8]
    SLICE_X4Y84          FDRE                                         r  seven_seg_mod/segment_counter_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=457, routed)         0.868     2.033    seven_seg_mod/clk_100mhz
    SLICE_X4Y84          FDRE                                         r  seven_seg_mod/segment_counter_reg[8]/C
                         clock pessimism             -0.500     1.532    
    SLICE_X4Y84          FDRE (Hold_fdre_C_D)         0.107     1.639    seven_seg_mod/segment_counter_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.639    
                         arrival time                           1.896    
  -------------------------------------------------------------------
                         slack                                  0.257    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 oc4/toneDs/phase_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            oc4/toneDs/phase_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.249ns (67.650%)  route 0.119ns (32.350%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.010ns
    Source Clock Delay      (SCD):    1.493ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=457, routed)         0.574     1.493    oc4/toneDs/clk_100mhz
    SLICE_X11Y58         FDRE                                         r  oc4/toneDs/phase_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y58         FDRE (Prop_fdre_C_Q)         0.141     1.634 r  oc4/toneDs/phase_reg[7]/Q
                         net (fo=2, routed)           0.119     1.753    oc4/toneDs/phase_reg[7]
    SLICE_X11Y58         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.861 r  oc4/toneDs/phase_reg[4]_i_1__2/O[3]
                         net (fo=1, routed)           0.000     1.861    oc4/toneDs/phase_reg[4]_i_1__2_n_4
    SLICE_X11Y58         FDRE                                         r  oc4/toneDs/phase_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=457, routed)         0.845     2.010    oc4/toneDs/clk_100mhz
    SLICE_X11Y58         FDRE                                         r  oc4/toneDs/phase_reg[7]/C
                         clock pessimism             -0.516     1.493    
    SLICE_X11Y58         FDRE (Hold_fdre_C_D)         0.105     1.598    oc4/toneDs/phase_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.598    
                         arrival time                           1.861    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 oc4/toneDs/phase_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            oc4/toneDs/phase_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.249ns (67.650%)  route 0.119ns (32.350%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.009ns
    Source Clock Delay      (SCD):    1.492ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=457, routed)         0.573     1.492    oc4/toneDs/clk_100mhz
    SLICE_X11Y60         FDRE                                         r  oc4/toneDs/phase_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y60         FDRE (Prop_fdre_C_Q)         0.141     1.633 r  oc4/toneDs/phase_reg[15]/Q
                         net (fo=2, routed)           0.119     1.752    oc4/toneDs/phase_reg[15]
    SLICE_X11Y60         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.860 r  oc4/toneDs/phase_reg[12]_i_1__2/O[3]
                         net (fo=1, routed)           0.000     1.860    oc4/toneDs/phase_reg[12]_i_1__2_n_4
    SLICE_X11Y60         FDRE                                         r  oc4/toneDs/phase_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=457, routed)         0.844     2.009    oc4/toneDs/clk_100mhz
    SLICE_X11Y60         FDRE                                         r  oc4/toneDs/phase_reg[15]/C
                         clock pessimism             -0.516     1.492    
    SLICE_X11Y60         FDRE (Hold_fdre_C_D)         0.105     1.597    oc4/toneDs/phase_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.597    
                         arrival time                           1.860    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 oc4/toneDs/phase_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            oc4/toneDs/phase_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.249ns (67.650%)  route 0.119ns (32.350%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.006ns
    Source Clock Delay      (SCD):    1.490ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=457, routed)         0.571     1.490    oc4/toneDs/clk_100mhz
    SLICE_X11Y63         FDRE                                         r  oc4/toneDs/phase_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y63         FDRE (Prop_fdre_C_Q)         0.141     1.631 r  oc4/toneDs/phase_reg[27]/Q
                         net (fo=2, routed)           0.119     1.750    oc4/toneDs/phase_reg[27]
    SLICE_X11Y63         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.858 r  oc4/toneDs/phase_reg[24]_i_1__2/O[3]
                         net (fo=1, routed)           0.000     1.858    oc4/toneDs/phase_reg[24]_i_1__2_n_4
    SLICE_X11Y63         FDRE                                         r  oc4/toneDs/phase_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=457, routed)         0.841     2.006    oc4/toneDs/clk_100mhz
    SLICE_X11Y63         FDRE                                         r  oc4/toneDs/phase_reg[27]/C
                         clock pessimism             -0.515     1.490    
    SLICE_X11Y63         FDRE (Hold_fdre_C_D)         0.105     1.595    oc4/toneDs/phase_reg[27]
  -------------------------------------------------------------------
                         required time                         -1.595    
                         arrival time                           1.858    
  -------------------------------------------------------------------
                         slack                                  0.263    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk_100mhz }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB18_X0Y30  amp_out__131_carry__0_i_5/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB18_X0Y30  amp_out__131_carry__0_i_5/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB18_X0Y32  amp_out__87_carry__0_i_5/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB18_X0Y32  amp_out__87_carry__0_i_5/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB18_X0Y28  amp_out__175_carry__0_i_5/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB18_X0Y28  amp_out__175_carry__0_i_5/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB18_X0Y26  amp_out_carry__0_i_13/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB18_X0Y26  amp_out_carry__0_i_13/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB18_X0Y27  amp_out__65_carry__0_i_5/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB18_X0Y27  amp_out__65_carry__0_i_5/CLKBWRCLK
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X2Y59   oc4/toneC5/phase_reg[25]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X2Y59   oc4/toneC5/phase_reg[26]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X2Y59   oc4/toneC5/phase_reg[27]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X2Y60   oc4/toneC5/phase_reg[28]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X2Y60   oc4/toneC5/phase_reg[29]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X2Y53   oc4/toneC5/phase_reg[2]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X2Y60   oc4/toneC5/phase_reg[30]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X2Y60   oc4/toneC5/phase_reg[31]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X2Y53   oc4/toneC5/phase_reg[3]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X2Y54   oc4/toneC5/phase_reg[4]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X2Y83   oc4/toneAs/phase_reg[25]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X2Y83   oc4/toneAs/phase_reg[26]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X2Y83   oc4/toneAs/phase_reg[27]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X2Y83   oc4/toneAs/phase_reg[28]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X2Y84   oc4/toneAs/phase_reg[29]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X2Y65   oc4/toneC/phase_reg[16]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X2Y84   oc4/toneAs/phase_reg[30]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X2Y84   oc4/toneAs/phase_reg[31]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X2Y65   oc4/toneC/phase_reg[17]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X2Y65   oc4/toneC/phase_reg[18]/C



