<VitisHLS:BurstInfo>
    <burst group="BURST_VERBOSE_PASSED" fe_name="BurstInferredPassed" src_info="../SoC-based-MatMul-Accelerator-and-DNN-Accelerator/lenet_hls/lenet_conv3_hls.cpp:24:19" msg_id="214-116" msg_severity="INFO" msg_body="Sequential read of length 1176 has been inferred" BundleName="INPUT" VarName="input" LoopLoc="../SoC-based-MatMul-Accelerator-and-DNN-Accelerator/lenet_hls/lenet_conv3_hls.cpp:24:19" LoopName="VITIS_LOOP_24_1" ParentFunc="convolution3_hls(float (*) [14][14], float (*) [6][5][5], float*, float (*) [10][10])" Length="1176" Direction="read" AccessID="input32seq" OrigID="for.inc.load.11" OrigAccess-DebugLoc="../SoC-based-MatMul-Accelerator-and-DNN-Accelerator/lenet_hls/lenet_conv3_hls.cpp:28:25" OrigDirection="read"/>
    <burst group="BURST_VERBOSE_PASSED" fe_name="BurstInferredPassed" src_info="../SoC-based-MatMul-Accelerator-and-DNN-Accelerator/lenet_hls/lenet_conv3_hls.cpp:34:22" msg_id="214-116" msg_severity="INFO" msg_body="Sequential read of length 2400 has been inferred" BundleName="WEIGHTS" VarName="weights" LoopLoc="../SoC-based-MatMul-Accelerator-and-DNN-Accelerator/lenet_hls/lenet_conv3_hls.cpp:34:22" LoopName="VITIS_LOOP_34_4" ParentFunc="convolution3_hls(float (*) [14][14], float (*) [6][5][5], float*, float (*) [10][10])" Length="2400" Direction="read" AccessID="weights33seq" OrigID="for.inc57.load.21" OrigAccess-DebugLoc="../SoC-based-MatMul-Accelerator-and-DNN-Accelerator/lenet_hls/lenet_conv3_hls.cpp:39:34" OrigDirection="read"/>
    <burst group="BURST_VERBOSE_PASSED" fe_name="BurstInferredPassed" src_info="../SoC-based-MatMul-Accelerator-and-DNN-Accelerator/lenet_hls/lenet_conv3_hls.cpp:46:22" msg_id="214-116" msg_severity="INFO" msg_body="Sequential read of length 16 has been inferred" BundleName="BIAS" VarName="bias" LoopLoc="../SoC-based-MatMul-Accelerator-and-DNN-Accelerator/lenet_hls/lenet_conv3_hls.cpp:46:22" LoopName="VITIS_LOOP_46_8" ParentFunc="convolution3_hls(float (*) [14][14], float (*) [6][5][5], float*, float (*) [10][10])" Length="16" Direction="read" AccessID="bias34seq" OrigID="for.inc78.load.4" OrigAccess-DebugLoc="../SoC-based-MatMul-Accelerator-and-DNN-Accelerator/lenet_hls/lenet_conv3_hls.cpp:48:19" OrigDirection="read"/>
    <burst group="BURST_VERBOSE_PASSED" fe_name="BurstInferredPassed" src_info="../SoC-based-MatMul-Accelerator-and-DNN-Accelerator/lenet_hls/lenet_conv3_hls.cpp:54:20" msg_id="214-116" msg_severity="INFO" msg_body="Sequential write of length 100 has been inferred" BundleName="OUTPUT" VarName="output" LoopLoc="../SoC-based-MatMul-Accelerator-and-DNN-Accelerator/lenet_hls/lenet_conv3_hls.cpp:54:20" LoopName="VITIS_LOOP_54_10" ParentFunc="convolution3_hls(float (*) [14][14], float (*) [6][5][5], float*, float (*) [10][10])" Length="100" Direction="write" AccessID="scevgepseq" OrigID="for.inc145.store.4" OrigAccess-DebugLoc="../SoC-based-MatMul-Accelerator-and-DNN-Accelerator/lenet_hls/lenet_conv3_hls.cpp:65:34" OrigDirection="write"/>
    <burst group="BURST_VERBOSE_PASSED" fe_name="BurstInferredPassed" src_info="../SoC-based-MatMul-Accelerator-and-DNN-Accelerator/lenet_hls/lenet_conv3_hls.cpp:54:20" msg_id="214-116" msg_severity="INFO" msg_body="Sequential write of length 100 has been inferred" BundleName="OUTPUT" VarName="output" LoopLoc="../SoC-based-MatMul-Accelerator-and-DNN-Accelerator/lenet_hls/lenet_conv3_hls.cpp:54:20" LoopName="VITIS_LOOP_54_10" ParentFunc="convolution3_hls(float (*) [14][14], float (*) [6][5][5], float*, float (*) [10][10])" Length="100" Direction="write" AccessID="scevgep35seq" OrigID="for.inc145.1.store.4" OrigAccess-DebugLoc="../SoC-based-MatMul-Accelerator-and-DNN-Accelerator/lenet_hls/lenet_conv3_hls.cpp:65:34" OrigDirection="write"/>
    <burst group="BURST_VERBOSE_PASSED" fe_name="BurstInferredPassed" src_info="../SoC-based-MatMul-Accelerator-and-DNN-Accelerator/lenet_hls/lenet_conv3_hls.cpp:54:20" msg_id="214-116" msg_severity="INFO" msg_body="Sequential write of length 100 has been inferred" BundleName="OUTPUT" VarName="output" LoopLoc="../SoC-based-MatMul-Accelerator-and-DNN-Accelerator/lenet_hls/lenet_conv3_hls.cpp:54:20" LoopName="VITIS_LOOP_54_10" ParentFunc="convolution3_hls(float (*) [14][14], float (*) [6][5][5], float*, float (*) [10][10])" Length="100" Direction="write" AccessID="scevgep36seq" OrigID="for.inc145.2.store.4" OrigAccess-DebugLoc="../SoC-based-MatMul-Accelerator-and-DNN-Accelerator/lenet_hls/lenet_conv3_hls.cpp:65:34" OrigDirection="write"/>
    <burst group="BURST_VERBOSE_PASSED" fe_name="BurstInferredPassed" src_info="../SoC-based-MatMul-Accelerator-and-DNN-Accelerator/lenet_hls/lenet_conv3_hls.cpp:54:20" msg_id="214-116" msg_severity="INFO" msg_body="Sequential write of length 100 has been inferred" BundleName="OUTPUT" VarName="output" LoopLoc="../SoC-based-MatMul-Accelerator-and-DNN-Accelerator/lenet_hls/lenet_conv3_hls.cpp:54:20" LoopName="VITIS_LOOP_54_10" ParentFunc="convolution3_hls(float (*) [14][14], float (*) [6][5][5], float*, float (*) [10][10])" Length="100" Direction="write" AccessID="scevgep37seq" OrigID="for.inc145.3.store.4" OrigAccess-DebugLoc="../SoC-based-MatMul-Accelerator-and-DNN-Accelerator/lenet_hls/lenet_conv3_hls.cpp:65:34" OrigDirection="write"/>
    <burst group="BURST_VERBOSE_MISSED" fe_name="IncompatibleStrideMissed" src_info="../SoC-based-MatMul-Accelerator-and-DNN-Accelerator/lenet_hls/lenet_conv3_hls.cpp:52:22" msg_id="214-230" msg_severity="INFO" msg_body="Stride is incompatible" resolution="214-230" BundleName="OUTPUT" VarName="output" LoopLoc="../SoC-based-MatMul-Accelerator-and-DNN-Accelerator/lenet_hls/lenet_conv3_hls.cpp:52:22" LoopName="VITIS_LOOP_52_9" ParentFunc="convolution3_hls(float (*) [14][14], float (*) [6][5][5], float*, float (*) [10][10])" OrigID="scevgepseq" OrigAccess-DebugLoc="../SoC-based-MatMul-Accelerator-and-DNN-Accelerator/lenet_hls/lenet_conv3_hls.cpp:54:20" OrigDirection="write"/>
    <burst group="BURST_VERBOSE_MISSED" fe_name="IncompatibleStrideMissed" src_info="../SoC-based-MatMul-Accelerator-and-DNN-Accelerator/lenet_hls/lenet_conv3_hls.cpp:52:22" msg_id="214-230" msg_severity="INFO" msg_body="Stride is incompatible" resolution="214-230" BundleName="OUTPUT" VarName="output" LoopLoc="../SoC-based-MatMul-Accelerator-and-DNN-Accelerator/lenet_hls/lenet_conv3_hls.cpp:52:22" LoopName="VITIS_LOOP_52_9" ParentFunc="convolution3_hls(float (*) [14][14], float (*) [6][5][5], float*, float (*) [10][10])" OrigID="scevgep35seq" OrigAccess-DebugLoc="../SoC-based-MatMul-Accelerator-and-DNN-Accelerator/lenet_hls/lenet_conv3_hls.cpp:54:20" OrigDirection="write"/>
    <burst group="BURST_VERBOSE_MISSED" fe_name="IncompatibleStrideMissed" src_info="../SoC-based-MatMul-Accelerator-and-DNN-Accelerator/lenet_hls/lenet_conv3_hls.cpp:52:22" msg_id="214-230" msg_severity="INFO" msg_body="Stride is incompatible" resolution="214-230" BundleName="OUTPUT" VarName="output" LoopLoc="../SoC-based-MatMul-Accelerator-and-DNN-Accelerator/lenet_hls/lenet_conv3_hls.cpp:52:22" LoopName="VITIS_LOOP_52_9" ParentFunc="convolution3_hls(float (*) [14][14], float (*) [6][5][5], float*, float (*) [10][10])" OrigID="scevgep36seq" OrigAccess-DebugLoc="../SoC-based-MatMul-Accelerator-and-DNN-Accelerator/lenet_hls/lenet_conv3_hls.cpp:54:20" OrigDirection="write"/>
    <burst group="BURST_VERBOSE_MISSED" fe_name="IncompatibleStrideMissed" src_info="../SoC-based-MatMul-Accelerator-and-DNN-Accelerator/lenet_hls/lenet_conv3_hls.cpp:52:22" msg_id="214-230" msg_severity="INFO" msg_body="Stride is incompatible" resolution="214-230" BundleName="OUTPUT" VarName="output" LoopLoc="../SoC-based-MatMul-Accelerator-and-DNN-Accelerator/lenet_hls/lenet_conv3_hls.cpp:52:22" LoopName="VITIS_LOOP_52_9" ParentFunc="convolution3_hls(float (*) [14][14], float (*) [6][5][5], float*, float (*) [10][10])" OrigID="scevgep37seq" OrigAccess-DebugLoc="../SoC-based-MatMul-Accelerator-and-DNN-Accelerator/lenet_hls/lenet_conv3_hls.cpp:54:20" OrigDirection="write"/>
    <burst group="BURST_VERBOSE_WIDEN_MISSED" fe_name="GreaterOrEqualThresholdMissed" src_info="../SoC-based-MatMul-Accelerator-and-DNN-Accelerator/lenet_hls/lenet_conv3_hls.cpp:55:31" msg_id="214-353" msg_severity="INFO" msg_body="Could not widen since type float size is greater than or equal to the max_widen_bitwidth threshold of 0" resolution="214-353" BundleName="OUTPUT" VarName="output" LoopLoc="../SoC-based-MatMul-Accelerator-and-DNN-Accelerator/lenet_hls/lenet_conv3_hls.cpp:55:31" LoopName="VITIS_LOOP_55_11" ParentFunc="convolution3_hls(float (*) [14][14], float (*) [6][5][5], float*, float (*) [10][10])" OrigID="scevgep37seq" OrigAccess-DebugLoc="../SoC-based-MatMul-Accelerator-and-DNN-Accelerator/lenet_hls/lenet_conv3_hls.cpp:54:20" OrigDirection="write"/>
    <burst group="BURST_VERBOSE_WIDEN_MISSED" fe_name="GreaterOrEqualThresholdMissed" src_info="../SoC-based-MatMul-Accelerator-and-DNN-Accelerator/lenet_hls/lenet_conv3_hls.cpp:55:31" msg_id="214-353" msg_severity="INFO" msg_body="Could not widen since type float size is greater than or equal to the max_widen_bitwidth threshold of 0" resolution="214-353" BundleName="OUTPUT" VarName="output" LoopLoc="../SoC-based-MatMul-Accelerator-and-DNN-Accelerator/lenet_hls/lenet_conv3_hls.cpp:55:31" LoopName="VITIS_LOOP_55_11" ParentFunc="convolution3_hls(float (*) [14][14], float (*) [6][5][5], float*, float (*) [10][10])" OrigID="scevgep36seq" OrigAccess-DebugLoc="../SoC-based-MatMul-Accelerator-and-DNN-Accelerator/lenet_hls/lenet_conv3_hls.cpp:54:20" OrigDirection="write"/>
    <burst group="BURST_VERBOSE_WIDEN_MISSED" fe_name="GreaterOrEqualThresholdMissed" src_info="../SoC-based-MatMul-Accelerator-and-DNN-Accelerator/lenet_hls/lenet_conv3_hls.cpp:55:31" msg_id="214-353" msg_severity="INFO" msg_body="Could not widen since type float size is greater than or equal to the max_widen_bitwidth threshold of 0" resolution="214-353" BundleName="OUTPUT" VarName="output" LoopLoc="../SoC-based-MatMul-Accelerator-and-DNN-Accelerator/lenet_hls/lenet_conv3_hls.cpp:55:31" LoopName="VITIS_LOOP_55_11" ParentFunc="convolution3_hls(float (*) [14][14], float (*) [6][5][5], float*, float (*) [10][10])" OrigID="scevgep35seq" OrigAccess-DebugLoc="../SoC-based-MatMul-Accelerator-and-DNN-Accelerator/lenet_hls/lenet_conv3_hls.cpp:54:20" OrigDirection="write"/>
    <burst group="BURST_VERBOSE_WIDEN_MISSED" fe_name="GreaterOrEqualThresholdMissed" src_info="../SoC-based-MatMul-Accelerator-and-DNN-Accelerator/lenet_hls/lenet_conv3_hls.cpp:55:31" msg_id="214-353" msg_severity="INFO" msg_body="Could not widen since type float size is greater than or equal to the max_widen_bitwidth threshold of 0" resolution="214-353" BundleName="OUTPUT" VarName="output" LoopLoc="../SoC-based-MatMul-Accelerator-and-DNN-Accelerator/lenet_hls/lenet_conv3_hls.cpp:55:31" LoopName="VITIS_LOOP_55_11" ParentFunc="convolution3_hls(float (*) [14][14], float (*) [6][5][5], float*, float (*) [10][10])" OrigID="scevgepseq" OrigAccess-DebugLoc="../SoC-based-MatMul-Accelerator-and-DNN-Accelerator/lenet_hls/lenet_conv3_hls.cpp:54:20" OrigDirection="write"/>
    <burst group="BURST_VERBOSE_WIDEN_MISSED" fe_name="GreaterOrEqualThresholdMissed" src_info="../SoC-based-MatMul-Accelerator-and-DNN-Accelerator/lenet_hls/lenet_conv3_hls.cpp:46:22" msg_id="214-353" msg_severity="INFO" msg_body="Could not widen since type float size is greater than or equal to the max_widen_bitwidth threshold of 0" resolution="214-353" BundleName="BIAS" VarName="bias" LoopLoc="../SoC-based-MatMul-Accelerator-and-DNN-Accelerator/lenet_hls/lenet_conv3_hls.cpp:46:22" LoopName="VITIS_LOOP_46_8" ParentFunc="convolution3_hls(float (*) [14][14], float (*) [6][5][5], float*, float (*) [10][10])" OrigID="bias34seq" OrigAccess-DebugLoc="../SoC-based-MatMul-Accelerator-and-DNN-Accelerator/lenet_hls/lenet_conv3_hls.cpp:46:22" OrigDirection="read"/>
    <burst group="BURST_VERBOSE_WIDEN_MISSED" fe_name="GreaterOrEqualThresholdMissed" src_info="../SoC-based-MatMul-Accelerator-and-DNN-Accelerator/lenet_hls/lenet_conv3_hls.cpp:37:34" msg_id="214-353" msg_severity="INFO" msg_body="Could not widen since type float size is greater than or equal to the max_widen_bitwidth threshold of 0" resolution="214-353" BundleName="WEIGHTS" VarName="weights" LoopLoc="../SoC-based-MatMul-Accelerator-and-DNN-Accelerator/lenet_hls/lenet_conv3_hls.cpp:37:34" LoopName="VITIS_LOOP_37_7" ParentFunc="convolution3_hls(float (*) [14][14], float (*) [6][5][5], float*, float (*) [10][10])" OrigID="weights33seq" OrigAccess-DebugLoc="../SoC-based-MatMul-Accelerator-and-DNN-Accelerator/lenet_hls/lenet_conv3_hls.cpp:34:22" OrigDirection="read"/>
    <burst group="BURST_VERBOSE_WIDEN_MISSED" fe_name="GreaterOrEqualThresholdMissed" src_info="../SoC-based-MatMul-Accelerator-and-DNN-Accelerator/lenet_hls/lenet_conv3_hls.cpp:26:30" msg_id="214-353" msg_severity="INFO" msg_body="Could not widen since type float size is greater than or equal to the max_widen_bitwidth threshold of 0" resolution="214-353" BundleName="INPUT" VarName="input" LoopLoc="../SoC-based-MatMul-Accelerator-and-DNN-Accelerator/lenet_hls/lenet_conv3_hls.cpp:26:30" LoopName="VITIS_LOOP_26_3" ParentFunc="convolution3_hls(float (*) [14][14], float (*) [6][5][5], float*, float (*) [10][10])" OrigID="input32seq" OrigAccess-DebugLoc="../SoC-based-MatMul-Accelerator-and-DNN-Accelerator/lenet_hls/lenet_conv3_hls.cpp:24:19" OrigDirection="read"/>
    <burst group="BURST_SUMMARY" fe_name="BurstInferredSummaryPassed" src_info="../SoC-based-MatMul-Accelerator-and-DNN-Accelerator/lenet_hls/lenet_conv3_hls.cpp:24:19" msg_id="214-115" msg_severity="INFO" msg_body="Multiple burst reads of length 1176 and bit width 32 in loop 'VITIS_LOOP_24_1' has been inferred on bundle 'INPUT_r'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings." BundleName="INPUT_r" LoopLoc="../SoC-based-MatMul-Accelerator-and-DNN-Accelerator/lenet_hls/lenet_conv3_hls.cpp:24:19" LoopName="VITIS_LOOP_24_1" Length="1176" Width="32" Direction="read"/>
    <burst group="BURST_SUMMARY" fe_name="BurstInferredSummaryPassed" src_info="../SoC-based-MatMul-Accelerator-and-DNN-Accelerator/lenet_hls/lenet_conv3_hls.cpp:34:22" msg_id="214-115" msg_severity="INFO" msg_body="Multiple burst reads of length 2400 and bit width 32 in loop 'VITIS_LOOP_34_4' has been inferred on bundle 'WEIGHTS'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings." BundleName="WEIGHTS" LoopLoc="../SoC-based-MatMul-Accelerator-and-DNN-Accelerator/lenet_hls/lenet_conv3_hls.cpp:34:22" LoopName="VITIS_LOOP_34_4" Length="2400" Width="32" Direction="read"/>
    <burst group="BURST_SUMMARY" fe_name="BurstInferredSummaryPassed" src_info="../SoC-based-MatMul-Accelerator-and-DNN-Accelerator/lenet_hls/lenet_conv3_hls.cpp:46:22" msg_id="214-115" msg_severity="INFO" msg_body="Multiple burst reads of length 16 and bit width 32 in loop 'VITIS_LOOP_46_8' has been inferred on bundle 'BIAS'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings." BundleName="BIAS" LoopLoc="../SoC-based-MatMul-Accelerator-and-DNN-Accelerator/lenet_hls/lenet_conv3_hls.cpp:46:22" LoopName="VITIS_LOOP_46_8" Length="16" Width="32" Direction="read"/>
    <burst group="BURST_SUMMARY" fe_name="BurstInferredSummaryPassed" src_info="../SoC-based-MatMul-Accelerator-and-DNN-Accelerator/lenet_hls/lenet_conv3_hls.cpp:54:20" msg_id="214-115" msg_severity="INFO" msg_body="Multiple burst writes of length 100 and bit width 32 in loop 'VITIS_LOOP_54_10' has been inferred on bundle 'OUTPUT_r'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings." BundleName="OUTPUT_r" LoopLoc="../SoC-based-MatMul-Accelerator-and-DNN-Accelerator/lenet_hls/lenet_conv3_hls.cpp:54:20" LoopName="VITIS_LOOP_54_10" Length="100" Width="32" Direction="write"/>
</VitisHLS:BurstInfo>

