 1
 
行政院國家科學委員會補助專題研究計畫 ■成果報告   □期中進度報告 
 
多功能反轉移函數電路合成技術開發 
 
計畫類別：■個別型計畫   □整合型計畫 
計畫編號：NSC 99-2221-E-151 -063 
執行期間： 99 年 8 月 1日至 100 年 7 月 31 日 
 
執行機構及系所：國立高雄應用科技大學電子工程系 
 
計畫主持人：王鴻猷 
共同主持人：蔣元隆 
計畫參與人員：黃文鐘、楊子毅 
 
 
成果報告類型(依經費核定清單規定繳交)：■精簡報告  □完整報告 
 
本計畫除繳交成果報告外，另須繳交以下出國心得報告： 
□赴國外出差或研習心得報告 
□赴大陸地區出差或研習心得報告 
■出席國際學術會議心得報告 
□國際合作研究計畫國外研究報告 
 
處理方式：除列管計畫及下列情形者外，得立即公開查詢 
            ■涉及專利或其他智慧財產權，■一年□二年後可公開查詢 
 
中   華   民   國 100 年 10 月 31 日 
 
 
 3
除了電流式電路受到廣泛的注意外，電流式主動元件亦受到不少的注意，所謂電流
式主動元件是指其輸入與輸出變數包括了電流與電壓變數，這類主動元件包括電流傳輸器
(Current Conveyor, CC)、可控制電流傳輸器(Controlled Current Conveyor, CCCII)、電流回授
運算放大器(Current-Feedback Operational Amplifier, CFOA)、運算轉導放大器(Operational 
Transconductance Operational, OTA)、運算浮接放大器 (Operational Floating Amplifier, 
OFA)、差動電壓電流傳輸器(Differential Voltage Current Conveyor, DVCC)等......[3]，這類
主動元件之所以被使用來設計電路，乃因其輸出輸入埠具備電流或電壓的變數，可用來設
計電流式或電壓式電路，在電路設計時比完全以電壓為變數的主動元件(例如Op-Amp)，具
備更大的設計彈性，因此，文獻上很多使用這類元件的應用電路被提出[1, 3-6]。 
 
二、研究目的: 
在許多電路合成技術中，特異元件(Pathological Element)常被用來作為主動元件的模
型，在通訊、控制與儀表系統，許多時候會利用訊號處理器與傳輸器將訊號作線性或非線
性轉換，因此就需要將後端所接收到的失真訊號加以回復，此時就需要原電路的反轉移函
數電路，例如頻率調變(FM)系統中 Pre-emphasis 與 De-emphasis 處理、指數與對數放大器
(Exponential and Logarithmic Amplifiers )、乘法與除法運算(Multiplication and Division )。在
數位訊號處理中，已有數種技術來實現數位反轉濾波器(Inverse Filter)電路[7]，然而，已知
的方法與電路來實現連續時間類比反轉濾波器[8-11]卻較少見。本研究目的為開發多功能
反轉移函數電路之合成技術，此技術可應用於各種電流式電路與電壓式電路。 
 
三、文獻探討: 
在文獻[8]中，使用Nullor作為主動元件的模型，以獲得線性動態系統反轉移函數
(Transfer Function)，以及非線性電阻電路之反轉特性(Inverse Characteristic)。於[9]中，使用
Nullor的觀念、對偶轉換(Dual Transform)、反轉換(Inverse Transform)、Bruton轉換，而實
現利用FTFN (Four Terminal Floating Nullor)實現之電流式反轉濾波器。而[10] 中，則是利
用Nullor 的觀念、伴隨轉換(Adjoint Transform)、反轉換，來實現利用FTFN (Four Terminal 
Floating Nullor)實現之電流式反轉濾波器。此方法因可適用於非平面電路，且轉換過程較
簡單，故比[9]所提出的方法更具實用性。在[11]中，則利用CFOA來完成四個電路設計，其
個別實現不同類型的反轉濾波器。包括反轉低通(Inverse Lowpass)、反轉帶通(Inverse 
Bandpass)、反轉高通(Inverse Highpass)與反轉帶拒(Inverse Bandreject)濾波器，其電路架構
如圖1所示，而其轉移函數分別為: 
212132
2
21210
2
0
1
1
1
RRCCRC
ss
RRCCR
RV
V
in




        (Inverse Lowpass) (圖 1a) 
 5
件來代表主動元件，可得到較簡易(少節點)的電路，因此我們也開發出高效能電路分析方
法，可簡化電路符號分析的進行而快速的完成分析。其步驟如下: 
1. 依照表 1 的特性，標示流過 Norator 與 Current Mirror 之電流，選定接地點與標示各節點。 
2. 寫下各節點的矩陣導納方程式成 I = YV 形式。 
3. 若 Nullator 連接於 p 與 q 節點間(p 與 q 節點均非接地點)，在 Y 中，自第 p 行元素加第 q
行元素並刪去第 q 行。 
4. 若 Voltage Mirror 連接於 r 與 s 節點間(r 與 s 節點均非接地點)，在 Y 中，自第 r 行元素減
去第 s 行元素並刪去第 s 行。 
5. 若 Norator 連接於 l 與 m 節點間(l 與 m 節點均非接地點)，自第 l 列方程式加第 m 列方程
式，再刪去第 m 列方程式。 
6. 若 Current Mirror 連接於 n 與 o 節點間(n 與 o 節點均非接地點)，自第 n 列方程式減去第 o
列方程式，再刪去第 o 列方程式。 
7. 若 Nullator(或 Voltage Mirror)連接於 k 節點與接地點間，在 Y 中刪去第 k 行。 
8. 若 Norator (或 Current Mirror)連接於 i 節點與接地點間，刪去第 i 列方程式。 
9. 解所得到的方程式 
經過以上步驟後，我們所作的電路符號分析矩陣方程式較原矩陣方程式簡潔許多，所
以此時解節點方程式，可較快速的完成電路分析，因而增進了符號節點分析的效率。 
同時，文獻中已有許多主動元件的等效模型，如表 1所示，此外，也有不少的Pathological 
Element 等效電路發表於文獻中[12-15]，表 2 所示為文獻[12]中提出的 Pathological Element
等效電路之例子。 
 
表 1  理想主動元件之 Nullor 模型 
 
 7
由於 CFOA 等同於 CCII+加一 Voltage Buffer，觀察圖 3 的電路可發現 CFOA 的 w 端均
未與其他節點連結，因此我們可先使用 CCII+模型取代 CFOA，如圖 4(a)所示，CCII+以
Pathological Nullor 與 Current Mirror 取代，我們先使用 Adjoint Transform 可得其電流轉移
函數 Iout/Iin = (y2y4+y1y3)/y0y4，利用表 2 之 norator rearrangement 與圖 2(b)之等效，再使用
Inverse Transform 得到其電流轉移函數 Iout/Iin = y0y4 /(y2y4+y1y3)，再使用 Adjoint Transform
可得圖 4(b)之電路，其電壓轉移函數 Vout/Vin = y0y4 /(y2y4+y1y3)，其轉移函數為(1)式之反轉
移函數，由於(1)式可藉由使用不同導納取代 y0~y4 以實現單輸入多輸出的多功能轉移函數
濾波器，因圖 4(b)電路的轉移函數為(1)式之反轉移函數，因此，我們可預期圖 4(b)電路亦
可藉由使用不同導納取代 y0~y4 來實現單輸入多輸出的多功能轉移函數濾波器，所以，我
們成功開發出多功能反轉移函數電路之合成技術。 
表 3  圖 3 中多功能 Inverse Filter 的各種可能實現 
 
 
 
(a)圖 3 電路的 Pathological Element 等效   (b)應用等效與轉換所得之反轉移函數電路 
圖 4  多功能反轉移函數電路之合成電路例 
 
五、結果與討論: 
本研究利用電路主動元件的 Pathological Element 模型，與我們所研發的 Pathological 
Element 等效，搭配電路轉換技術，成功的開發出多功能反轉移函數電路之合成技術，此
技術適用於任何線性電路。在研究電路轉換技術的過程中，我們也開發出高效能電路分析
 9
 
國科會補助專題研究計畫成果報告自評表 
請就研究內容與原計畫相符程度、達成預期目標情況、研究成果之學術或應用價
值（簡要敘述成果所代表之意義、價值、影響或進一步發展之可能性）、是否適
合在學術期刊發表或申請專利、主要發現或其他有關價值等，作一綜合評估。
1. 請就研究內容與原計畫相符程度、達成預期目標情況作一綜合評估 
■ 達成目標 
□ 未達成目標（請說明，以 100 字為限） 
□ 實驗失敗 
□ 因故實驗中斷 
□ 其他原因 
說明： 
 
2. 研究成果在學術期刊發表或申請專利等情形： 
論文：■已發表 □未發表之文稿□撰寫中 □無 
專利：□已獲得 □申請中 ■無 
技轉：□已技轉 □洽談中 ■無 
其他：（以 100 字為限） 
 
3. 請依學術成就、技術創新、社會影響等方面，評估研究成果之學術或應用價
值（簡要敘述成果所代表之意義、價值、影響或進一步發展之可能性）（以
500 字為限） 
本研究主要有 2 項成果，其中之一已產出 1 篇論文並發表於國際知名期
刊(IEEE Transactions on Circuits and Systems II: Express Briefs, 57, 11, pp. 
874 – 877, 2010)，論文主題為: Symbolic nodal analysis of circuits using 
pathological elements。本成果乃利用教科書提及的符號節點分析法，結合新
的 Pathological element，使電路符號節點分析更有效率，因電路符號分析常使
用節點分析法，利用矩陣與 Cramer＇s Rule 求解電路，利用我們研究成果，
可降低矩陣的階數，因而增加了電路分析效率，我們提出的方法適用於任何
電壓式或電流式電路，因此有機會被包括於教科書中。 
    另外 1 項成果是有關電路合成，藉由電路 Pathological Element 等效模型
的使用，可合成不同類型的電路，例如電流式與電壓式電路相互轉換，電路
轉移函數與反轉移函數的轉換，並可利用不同的主動元件來實現所轉換得到
的電路。 
 
附件二 
WANG et al.: SYMBOLIC NODAL ANALYSIS OF CIRCUITS USING PATHOLOGICAL ELEMENTS 875
TABLE I
SYMBOLS AND DEFINITIONS OF NULLOR AND MIRROR ELEMENTS
efficient circuit analysis. The steps for the symbolic NA of
RLC–nullor–mirror networks are proposed below. They in-
volve the symbolic NA of an arbitrary interconnection of
RLC–nullor–mirror networks and independent current sources
in an (N + 1) node network and can be summarized as
follows.
Step 1) According to the properties in Table I, denote the
currents flow through all K norators and L current
mirrors. It is known that no current flows through the
nullators and voltage mirrors of the network. Select
a ground node and label all other nodes from 1 to N .
Step 2) For the (N + 1) node network, write the (N ×N)
nodal admittance equations in matrix form:
I = YN×NV (1)
I = {I1, I2, . . . , IN}′, where the ith component Ii
is defined as the sum of the currents flowing into
the ith node from the independent current sources,
norators, or current mirrors. YN×N is the passive
nodal admittance matrix. Furthermore, V is the
unknown column vector {V1, V2, . . . , VN}′ of node
voltages [19].
Step 3) For a nullator that is connected between the
nodes p and q, for example, add the elements of
column q to the elements of column p and delete
column q of Y. The number of columns of the
Y matrix is thereby reduced by one. Repeat this
process for every nullator not connected to the
ground node. This operation is based on the voltages
at the two terminals of a nullator with respect to the
ground node being identical. Thus, we can omit one
unknown voltage variable in the V column vector.
Step 4) For a voltage mirror that is connected between the
nodes r and s, for example, subtract the elements of
column s from the elements of column r and delete
column s of Y. The number of columns of the Y
matrix is also thereby reduced by one. Repeat this
process for every voltage mirror not connected to the
ground node. This operation is based on the voltage
reversing property of a voltage mirror in Table I(c).
Step 5) For a norator that is connected between nodes l and
m, for example, add the equation in row m to the
equation in row l and delete row m of the nodal
equations. This involves adding Im to I1 and the
mth row of the admittance matrix to the lth row
of the admittance matrix. Repeat this process for
every norator not connected to the ground node.
This operation is based on the current property of
a norator in Table I(b).
Step 6) For a current mirror that is connected between the
nodes n and o, for example, subtract the equation in
row o from the equation in row n and delete row o
of the nodal equations. This involves subtracting Io
from In and the oth row of the admittance matrix
from the nth row of the admittance matrix. Repeat
this process for every current mirror not connected
to the ground node. This operation is based on the
current property of a current mirror in Table I(d).
Step 7) For a nullator (or a voltage mirror) that is connected
between, e.g., node k and the ground node, delete
the kth column of the admittance matrix. Repeat
this process for every nullator and every voltage
mirror connected to the ground node. This operation
is based on the fact that the zero voltages at the two
terminals of a nullator (or a voltage mirror) with
respect to the ground node are known.
Step 8) For a norator (or a current mirror) that is connected
between, e.g., node i and the ground node, delete
the equation in the ith row. This involves deleting
Ii and deleting the ith row of the admittance matrix
equations. Repeat this process for every norator and
every current mirror. This operation is based on
the number of equations being enough to solve the
unknown independent node voltages after deleting
the equations mentioned [19].
Step 9) The preceding eight steps result in the reduction of
the (N ×N) nodal admittance matrix of the orig-
inal network to the (N −K − L)× (N −K − L)
nodal admittance matrix. The corresponding (N −
K − L) equations may be solved for the inde-
pendent node voltages. (K + L) is the number of
nullators (or voltage mirrors) and norators (or cur-
rent mirrors) pairs [2].
III. APPLICATION EXAMPLES
We first consider the DXCCII-based current-mode filter [20].
The nullor–mirror equivalent of this filter is comprised of
nullators, voltage mirrors, and current mirrors, as shown in
Fig. 1 [21]. We can perform symbolic NA following the pro-
cedure in Section II. Based on steps 1 and 2 in the previous
section, we denote the flows of current through the four current
mirrors, as shown in Fig. 1. After labeling all nodes in Fig. 1,
we can write the (6 × 6) nodal admittance equations in matrix
form as in (2) and (3), shown at the bottom of the next page.
WANG et al.: SYMBOLIC NODAL ANALYSIS OF CIRCUITS USING PATHOLOGICAL ELEMENTS 877
Fig. 3. ICCII-based voltage-mode filter.
As it is described in step 9 of the proposed method, the
(6 × 6) nodal admittance matrix of the original network is
reduced to the resultant (3 × 3) admittance matrix. The order of
the system of equations is equal to the number of ungrounded
nodes minus the number of pairs of nullators (or voltage
mirrors) and norators (or current mirrors) (i.e., 3 = 6− 3).
Similarly, we can derive the following analyzed results as
V3
Vin
=
VLP
Vin
=
G1G2
s2C1C2 + sC1G2 +G1G2
(12)
V5
Vin
=
VBP
Vin
=
sC1G1
s2C1C2 + sC1G2 +G1G2
. (13)
The results are in accordance with the circuit functions of [22].
IV. CONCLUSION
In this brief, an efficient symbolic NA technique using
RLC–nullor–mirror networks rather than RLC–nullor net-
works has been proposed since an RLC–nullor–mirror rep-
resentation might have a simpler circuit structure than its
RLC–nullor equivalent of a circuit. Following the proposed an-
alyzed procedure, the dimension of the nodal admittance matrix
has been reduced by virtue of the properties of each pathologi-
cal element. This method can be applied to both voltage-mode
and current-mode circuits of an arbitrary interconnection of
resistance, capacitance, inductance, and pathological elements.
Two representative circuits modeled by pathological elements
have been used for illustration. The first one contains nullators,
voltage mirrors, and current mirrors, and the other one contains
a norator, a current mirror, and voltage mirrors. Therefore, the
four basic pathological elements applied to symbolic NA are
demonstrated. It can be expected that the proposed technique is
helpful to enhancing the efficiency of symbolic NA in analog
design automation.
ACKNOWLEDGMENT
The authors would like to thank the Chip Implementation
Center for the technical support and the reviewers for their
useful comments.
REFERENCES
[1] D. G. Haigh, T. J. W. Clarke, and P. M. Radmore, “Symbolic framework
for linear active circuits based on port equivalence using limit variables,”
IEEE Trans. Circuits Syst. I, Reg. Papers, vol. 53, no. 9, pp. 2011–2024,
Sep. 2006.
[2] R. A. Saad and A. M. Soliman, “Use of mirror elements in the active
device synthesis by admittance matrix expansion,” IEEE Trans. Circuits
Syst. I, Reg. Papers, vol. 55, no. 9, pp. 2726–2735, Oct. 2008.
[3] J. A. Svoboda, “Using nullors to analyze linear networks,” Int. J. Circuit
Theory Appl., vol. 14, no. 3, pp. 169–180, Jul. 1986.
[4] H. Schmid, “Approximating the universal active element,” IEEE
Trans. Circuits Syst. II, Analog Digit. Signal Process., vol. 47, no. 11,
pp. 1160–1169, Nov. 2000.
[5] A. Leuciuc, “Using nullors for realisation of inverse transfer functions and
characteristics,” Electron. Lett., vol. 33, no. 11, pp. 949–951, May 1997.
[6] P. Kumar and R. Senani, “Bibliography on nullors and their applications
in circuit analysis, synthesis and design,” Anal. Integr. Circuits Signal
Process., vol. 33, no. 1, pp. 65–76, Oct. 2002.
[7] J. B. Grimbleby, “Symbolic analysis of circuits containing active
elements,” Electron. Lett., vol. 17, no. 20, pp. 754–756, Oct. 1981.
[8] G. Gielen, P. Wambacq, and W. M. Sansen, “Symbolic analysis methods
and applications for analog circuits: A tutorial overview,” Proc. IEEE,
vol. 82, no. 2, pp. 287–304, Feb. 1994.
[9] J. B. Grimbleby, “Symbolic analysis of networks containing current
conveyors,” Electron. Lett., vol. 28, no. 15, pp. 1401–1403,
Jul. 1992.
[10] A. C. Davies, “Matrix analysis of networks containing nullators and
norators,” Electron. Lett., vol. 2, no. 2, pp. 48–49, Feb. 1966.
[11] I. A. Awad and A. M. Soliman, “Inverting second generation cur-
rent conveyors: The missing building blocks, CMOS realizations and
applications,” Int. J. Electron., vol. 86, no. 4, pp. 413–432, Apr. 1999.
[12] A. M. Soliman and R. A. Saad, “The voltage mirror-current mirror pair
as a universal element,” Int. J. Circuit Theory Appl., vol. 38, no. 8,
pp. 787–795, Oct. 2010.
[13] R. A. Saad and A. M. Soliman, “Generation, modeling, and analysis of
CCII-based gyrators using the generalized symbolic framework for linear
active circuits,” Int. J. Circuit Theory Appl., vol. 36, no. 3, pp. 289–309,
May 2008.
[14] R. A. Saad and A. M. Soliman, “A new approach for using the pathological
mirror elements in the ideal representation of active devices,” Int. J.
Circuit Theory Appl., vol. 38, no. 2, pp. 148–178, Mar. 2010.
[15] H. Y. Wang, C. T. Lee, and C. Y. Huang, “Characteristic investigation
of new pathological elements,” Anal. Integr. Circuits Signal Process.,
vol. 44, no. 1, pp. 95–102, Jul. 2005.
[16] E. Tlelo-Cuautle, C. Sanchez-Lopez, E. Martinez-Romero, and
S. X. D. Tan, “Symbolic analysis of analog circuits containing voltage
mirrors and current mirrors,” Anal. Integr. Circuits Signal Process.,
vol. 65, no. 1, pp. 89–95, Oct. 2010.
[17] I. A. Awad and A. M. Soliman, “On the voltage mirrors and the current
mirrors,” Anal. Integr. Circuits Signal Process., vol. 32, no. 1, pp. 79–81,
Jul. 2002.
[18] E. Tlelo-Cuautle, C. Sanchez-Lopez, and D. Moro-Frias, “Symbolic
analysis of (MO)(I)CCI(II)(III)-based analog circuits,” Int. J. Circuit
Theory Appl., vol. 38, no. 6, pp. 649–659, Aug. 2010.
[19] L. T. Bruton, RC Active Circuits: Theory and Design. Englewood Cliffs,
NJ: Prentice-Hall, 1980.
[20] A. Zeki and A. Toker, “The dual-X current conveyor (DXCCII): A new
active device for tunable continuous-time filters,” Int. J. Electron., vol. 89,
no. 12, pp. 913–923, Dec. 2002.
[21] R. A. Saad and A. M. Soliman. (2009). On the systematic synthesis
of CCII-based floating simulators. Int. J. Circuit Theory Appl. [Online].
Available: http://onlinelibrary.wiley.com/doi/10.1002/cta.604/abstract
[22] A. M. Soliman, “The inverting second generation current conveyors as
universal building blocks,” Int. J. Electron. Commun. (AEU), vol. 62,
no. 2, pp. 114–121, Feb. 2008.
[23] J. A. Svoboda, “A linear active network analysis program suitable for a
class project,” IEEE Trans. Educ., vol. E-27, no. 1, pp. 21–25, Feb. 1984.
[24] E. Tlelo-Cuautle, E. Martinez-Romero, C. Sanchez-Lopez, and
S. X. D. Tan, “Symbolic formulation method for mixed-mode analog
circuits using nullors,” in Proc. IEEE Int. Conf. Electron., Circuits, Syst.,
2009, pp. 856–859.
 2
工程(BioMedical Engineering)  2. 生物資訊學(Bioinformatics), 系統生物學(Systems 
Biology)與(醫學資訊學(Medical Informatics)  3. 資訊學(Informatics)。包括之 Section
與時程為: 
 
 4
醫儀器與組織工程、臨床與修復工程、機器學習與資料探勘、影像圖案辨識、影像分
割與追蹤、資訊學，此外，會議中還包括兩梯次的海報論文展示，確為生醫工程與資
訊學領域的一大盛會。 
    本次會議論文作品來自世界各地，也有來自台灣的論文作品，包括台灣大學、陽
明大學、台灣科技大學、虎尾科技大學、中央大學等，大陸學者發表的論文為多，包
括大陸各省的大學與研究單位，由此可見大陸學者對生醫工程與資訊學等研究的投入
甚多，受到不少的關注與重視，也有相當的成果呈現在會議論文上，在與大陸學者的
交流中，了解到目前大陸理工電資等領域中具有博士學位的研究人員亦為數不少，基
於在都市大公司或大學中研究環境較佳，故很多研究人員寧可選擇在原就學環境附近
就業，而較少回家鄉學校工作。 
上海的地鐵密集程度不亞於台北捷運，故參加此會議至會場的交通均可利用地鐵
交通網，物價也不亞於台北，交通與硬體建設均相當都市化。 
 
三、考察參觀活動(無是項活動者略) 
    略 
四、建議 
    大陸的硬體建設發展蓬勃，其人文素養也逐步進步中，上海的地鐵乘客亦會讓
位給年長或行動不便者，生活物質環境已與台灣都市差異不大，台灣很多方面的優勢
也將不復存在，著實要多利用台灣目前尚存的優勢，搭配勤奮努力，謙聰學習，因為
台灣以前很多的優勢與優點都被大陸學習承繼而去，若不持續進步則容易被邊緣化
或過於倚賴大陸給的優遇，故應多注重理性效率聰穎從事。 
 
五、攜回資料名稱及內容 
2011 年生醫工程與資訊學國際研討會(International Conference on BioMedical 
Engineering and Informatics)與 2011 年影像與信號處理國際研討會 (International 
國科會補助計畫衍生研發成果推廣資料表
日期:2011/10/03
國科會補助計畫
計畫名稱: 多功能反轉移函數電路合成技術開發
計畫主持人: 王鴻猷
計畫編號: 99-2221-E-151-063- 學門領域: 積體電路及系統設計
無研發成果推廣資料
其他成果 
(無法以量化表達之成
果如辦理學術活動、獲
得獎項、重要國際合
作、研究成果國際影響
力及其他協助產業技
術發展之具體效益事
項等，請以文字敘述填
列。) 
發表於 IEEE Trans  Cirucits and Systems II 期刊為電子電機領域重要期刊
之一,因而可吸引外籍學生至本校攻讀博士學位,目前有許多越南學生至本校就
讀博士班. 
 成果項目 量化 名稱或內容性質簡述 
測驗工具(含質性與量性) 0  
課程/模組 0  
電腦及網路系統或工具 0  
教材 0  
舉辦之活動/競賽 0  
研討會/工作坊 0  
電子報、網站 0  
科 
教 
處 
計 
畫 
加 
填 
項 
目 計畫成果推廣之參與（閱聽）人數 0  
 
