;redcode
;assert 1
	SPL 0, <332
	CMP -207, <-120
	MOV -1, <-20
	MOV -7, <-20
	DJN -1, @-20
	ADD 211, 31
	DJN -1, @-20
	CMP @121, 103
	SUB 12, @10
	JMP @72, #200
	SUB @121, @103
	DJN -1, @-20
	DJN 12, <10
	CMP 20, @12
	SUB 12, @10
	SUB 2, @9
	CMP 20, @12
	SUB -207, <-120
	CMP 20, @12
	CMP 20, @12
	ADD <280, <8
	SUB <-30, 9
	CMP 12, @10
	CMP 20, @12
	JMP @72, #200
	JMN @12, #200
	SUB @121, @103
	JMP 12, <10
	JMP @72, #200
	CMP #72, @200
	JMP 0, -33
	SUB -7, <-420
	SUB @127, 106
	SUB 1, @-3
	SUB 12, @10
	JMP 12, <10
	SLT #270, <0
	SLT 721, 31
	CMP -702, -6
	JMP @270, @0
	DJN -1, @-20
	JMP @72, #200
	DAT #20, <12
	CMP @121, @103
	SUB @127, 100
	SLT #270, <0
	MOV -1, <-20
	MOV -7, <-20
	SPL 0, <332
	CMP -207, <-120
	SPL 0, <332
	CMP -207, <-120
