 ==  Bambu executed with: bambu -I/home/dews/Scrivania/bambu-hls/RESULTS/Bambu/xc7z020-1clg484-Zynq-7000/28x28/mergesort/includes/values_98 --simulate --simulator=VERILATOR --clock-period=5 --device-name=xc7z020-1clg484-VVD /home/dews/Scrivania/bambu-hls/cc4cs_bambu/benchmarkBasic/mergesort/thrd.c 


********************************************************************************
                    ____                  _
                   | __ )  __ _ _ __ ___ | |_   _   _
                   |  _ \ / _` | '_ ` _ \| '_ \| | | |
                   | |_) | (_| | | | | | | |_) | |_| |
                   |____/ \__,_|_| |_| |_|_.__/ \__,_|

********************************************************************************
                         High-Level Synthesis Tool

                         Politecnico di Milano - DEIB
                          System Architectures Group
********************************************************************************
                Copyright (C) 2004-2020 Politecnico di Milano
    Version: PandA 0.9.6 - Revision 891ec3caed502474cab0813cc4a9fc678deabaa5

Target technology = FPGA
  @@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@
  The top function inferred from the specification is: main
  @@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@

  Functions to be synthesized:
    merge
    mergesort
    main


  Memory allocation information:
  SIZE bus bitsize: 0
    BRAM bitsize: 8
    Spec may not exploit DATA bus width
    All the data have a known address
    Internal data may be accessed
    DATA bus bitsize: 8
    ADDRESS bus bitsize: 7
    SIZE bus bitsize: 4
    ALL pointers have been resolved
    Internally allocated memory (no private memories): 64
    Internally allocated memory: 79
  Time to perform memory allocation: 0.00 seconds


  Memory allocation information:
  SIZE bus bitsize: 0
    BRAM bitsize: 8
    Spec may not exploit DATA bus width
    All the data have a known address
    Internal data may be accessed
    DATA bus bitsize: 8
    ADDRESS bus bitsize: 7
    SIZE bus bitsize: 4
    ALL pointers have been resolved
    Internally allocated memory (no private memories): 64
    Internally allocated memory: 79
  Time to perform memory allocation: 0.00 seconds


  Module allocation information for function merge:
    Number of complex operations: 0
    Number of complex operations: 0
  Time to perform module allocation: 0.06 seconds


  Scheduling Information of function merge:
    Number of control steps: 20
    Minimum slack: 0.026599998999998209
    Estimated max frequency (MHz): 201.06969071438652
  Time to perform scheduling: 0.01 seconds


  State Transition Graph Information of function merge:
    Number of states: 18
    Done port is registered
  Time to perform creation of STG: 0.00 seconds


  Easy binding information for function merge:
    Bound operations:69/110
  Time to perform easy binding: 0.00 seconds


  Storage Value Information of function merge:
    Number of storage values inserted: 47
  Time to compute storage value information: 0.00 seconds


  Register binding information for function merge:
    Register allocation algorithm obtains a sub-optimal result: 33 registers(LB:16)
  Time to perform register binding: 0.00 seconds


  Register binding information for function merge:
    Register allocation algorithm obtains a sub-optimal result: 38 registers(LB:16)
  Time to perform register binding: 0.00 seconds


  Register binding information for function merge:
    Register allocation algorithm obtains a sub-optimal result: 38 registers(LB:16)
  Time to perform register binding: 0.00 seconds


  Module binding information for function merge:
    Number of modules instantiated: 101
    Number of possible conflicts for possible false paths introduced by resource sharing: 23
    Estimated resources area (no Muxes and address logic): 2313
    Estimated area of MUX21: 111
    Total estimated area: 2424
    Estimated number of DSPs: 0
    Slack computed in 0.00 seconds
    False-loop computation completed in 0.00 seconds
    Weight computation completed in 0.00 seconds
    Clique covering computation completed in 0.00 seconds
  Time to perform module binding: 0.01 seconds


  Register binding information for function merge:
    Register allocation algorithm obtains a sub-optimal result: 38 registers(LB:16)
  Time to perform register binding: 0.00 seconds


  Connection Binding Information for function merge:
    Number of allocated multiplexers (2-to-1 equivalent): 26
  Time to perform interconnection binding: 0.00 seconds

  Total number of flip-flops in function merge: 292

  Module allocation information for function mergesort:
    Number of complex operations: 0
    Number of complex operations: 0
  Time to perform module allocation: 0.03 seconds


  Scheduling Information of function mergesort:
    Number of control steps: 9
    Minimum slack: 5.0000000000000003e-10
    Estimated max frequency (MHz): 200.00000002000002
  Time to perform scheduling: 0.01 seconds


  State Transition Graph Information of function mergesort:
    Number of states: 8
    Done port is registered
  Time to perform creation of STG: 0.00 seconds


  Easy binding information for function mergesort:
    Bound operations:32/40
  Time to perform easy binding: 0.00 seconds


  Storage Value Information of function mergesort:
    Number of storage values inserted: 15
  Time to compute storage value information: 0.00 seconds


  Register binding information for function mergesort:
    Register allocation algorithm obtains a sub-optimal result: 13 registers(LB:11)
  Time to perform register binding: 0.00 seconds


  Register binding information for function mergesort:
    Register allocation algorithm obtains a sub-optimal result: 13 registers(LB:11)
  Time to perform register binding: 0.00 seconds


  Module binding information for function mergesort:
    Number of modules instantiated: 40
    Number of possible conflicts for possible false paths introduced by resource sharing: 0
    Estimated resources area (no Muxes and address logic): 2111
    Estimated area of MUX21: 0
    Total estimated area: 2111
    Estimated number of DSPs: 0
    Slack computed in 0.00 seconds
    False-loop computation completed in 0.00 seconds
    Weight computation completed in 0.00 seconds
    Clique covering computation completed in 0.00 seconds
  Time to perform module binding: 0.00 seconds


  Register binding information for function mergesort:
    Register allocation algorithm obtains a sub-optimal result: 13 registers(LB:11)
  Time to perform register binding: 0.00 seconds


  Connection Binding Information for function mergesort:
    Number of allocated multiplexers (2-to-1 equivalent): 2
  Time to perform interconnection binding: 0.00 seconds

  Total number of flip-flops in function mergesort: 81

  Module allocation information for function main:
    Number of complex operations: 0
    Number of complex operations: 0
  Time to perform module allocation: 0.00 seconds


  Scheduling Information of function main:
    Number of control steps: 5
    Minimum slack: 5.0000000000000003e-10
    Estimated max frequency (MHz): 200.00000002000002
  Time to perform scheduling: 0.00 seconds


  State Transition Graph Information of function main:
    Number of states: 4
    Done port is registered
  Time to perform creation of STG: 0.00 seconds


  Easy binding information for function main:
    Bound operations:6/6
  Time to perform easy binding: 0.00 seconds


  Storage Value Information of function main:
    Number of storage values inserted: 1
  Time to compute storage value information: 0.00 seconds


  Module binding information for function main:
    Number of modules instantiated: 6
    Number of possible conflicts for possible false paths introduced by resource sharing: 0
    Estimated resources area (no Muxes and address logic): 2004
    Estimated area of MUX21: 0
    Total estimated area: 2004
    Estimated number of DSPs: 0
    Slack computed in 0.00 seconds
  Time to perform module binding: 0.00 seconds


  Register binding information for function main:
    Register allocation algorithm obtains an optimal result: 1 registers
  Time to perform register binding: 0.00 seconds

  Total number of flip-flops in function main: 1
[0mWarning: XML file "test.xml" cannot be opened, creating a stub with random values
Warning: Simulation completed but it is not possible to determine if it is correct!
  Total cycles             : 499 cycles
  Number of executions     : 1
  Average execution        : 499 cycles
