{"version":"1.1.0","info":[["/home/embeddingbits/clones/simple-processor-simulation/alu.v",[[[[[["alu",[[0,0],[5,2]],[[0,7],[0,10]],[],["module"]],[13,9]],[[["a",[[1,4],[1,17]],[[1,16],[1,17]],["alu"],["port","input"]],["b",[[2,4],[2,17]],[[2,16],[2,17]],["alu"],["port","input"]],["opcode",[[3,4],[3,16]],[[3,10],[3,16]],["alu"],["port","input"]],["result",[[4,4],[4,27]],[[4,21],[4,27]],["alu"],["port","reg"]]]]]]],null,0]],["/home/embeddingbits/clones/simple-processor-simulation/control_unit.v",[[[[[["control_unit",[[0,0],[4,2]],[[0,7],[0,19]],[],["module"]],[32,9]],[[["instruction",[[1,4],[1,28]],[[1,17],[1,28]],["control_unit"],["port","input"]],["alu_op",[[2,4],[2,21]],[[2,15],[2,21]],["control_unit"],["port","reg"]],["reg_we",[[3,4],[3,21]],[[3,15],[3,21]],["control_unit"],["port","reg"]],["opcode",[[5,4],[5,15]],[[5,9],[5,15]],["control_unit"],["variable","wire"]]]]]]],null,0]],["/home/embeddingbits/clones/simple-processor-simulation/instruction_mem.v",[[[[[["instruction_memory",[[0,0],[3,2]],[[0,7],[0,25]],[],["module"]],[30,9]],[[["pc",[[1,4],[1,18]],[[1,16],[1,18]],["instruction_memory"],["port","input"]],["instr",[[2,4],[2,27]],[[2,22],[2,27]],["instruction_memory"],["port","reg"]],["mem",[[4,4],[4,25]],[[4,15],[4,18]],["instruction_memory"],["variable","reg"]]]]]]],null,0]],["/home/embeddingbits/clones/simple-processor-simulation/program_counter.v",[[[[[["program_counter",[[0,0],[4,2]],[[0,7],[0,22]],[],["module"]],[14,9]],[[["clk",[[1,4],[1,13]],[[1,10],[1,13]],["program_counter"],["port","input"]],["reset",[[2,4],[2,15]],[[2,10],[2,15]],["program_counter"],["port","input"]],["pc",[[3,4],[3,23]],[[3,21],[3,23]],["program_counter"],["port","reg"]]]]]]],null,0]],["/home/embeddingbits/clones/simple-processor-simulation/register.v",[[[[[["register_file",[[0,0],[10,2]],[[0,7],[0,20]],[],["module"]],[29,9]],[[["clk",[[1,4],[1,13]],[[1,10],[1,13]],["register_file"],["port","input"]],["reset",[[2,4],[2,15]],[[2,10],[2,15]],["register_file"],["port","input"]],["we",[[3,4],[3,12]],[[3,10],[3,12]],["register_file"],["port","input"]],["rs1_addr",[[4,4],[4,24]],[[4,16],[4,24]],["register_file"],["port","input"]],["rs2_addr",[[5,4],[5,24]],[[5,16],[5,24]],["register_file"],["port","input"]],["rd_addr",[[6,4],[6,23]],[[6,16],[6,23]],["register_file"],["port","input"]],["rd_data",[[7,4],[7,23]],[[7,16],[7,23]],["register_file"],["port","input"]],["rs1_data",[[8,4],[8,25]],[[8,17],[8,25]],["register_file"],["port","output"]],["rs2_data",[[9,4],[9,25]],[[9,17],[9,25]],["register_file"],["port","output"]],["registers",[[11,4],[11,29]],[[11,14],[11,23]],["register_file"],["variable","reg"]]]]]]],null,0]],["/home/embeddingbits/clones/simple-processor-simulation/riscv_4bit_processor_tb.v",[[[[[["riscv_4bit_processor_tb",[[0,0],[0,31]],[[0,7],[0,30]],[],["module"]],[49,9]],[[["clk",[[2,4],[2,11]],[[2,8],[2,11]],["riscv_4bit_processor_tb"],["variable","reg"]],["reset",[[3,4],[3,13]],[[3,8],[3,13]],["riscv_4bit_processor_tb"],["variable","reg"]],["result",[[4,4],[4,21]],[[4,15],[4,21]],["riscv_4bit_processor_tb"],["variable","wire"]],["dut",[[7,4],[11,5]],[[7,25],[7,28]],["riscv_4bit_processor_tb"],["instance","riscv_4bit_processor"]]]]]]],null,0]],["/home/embeddingbits/clones/simple-processor-simulation/riscv_4bit_processor.v",[[[[[["riscv_4bit_processor",[[0,0],[4,2]],[[0,7],[0,27]],[],["module"]],[61,9]],[[["clk",[[1,4],[1,13]],[[1,10],[1,13]],["riscv_4bit_processor"],["port","input"]],["reset",[[2,4],[2,15]],[[2,10],[2,15]],["riscv_4bit_processor"],["port","input"]],["result",[[3,4],[3,23]],[[3,17],[3,23]],["riscv_4bit_processor"],["port","output"]],["pc",[[6,4],[6,17]],[[6,15],[6,17]],["riscv_4bit_processor"],["variable","wire"]],["instruction",[[7,4],[7,27]],[[7,16],[7,27]],["riscv_4bit_processor"],["variable","wire"]],["rs1_data",[[8,4],[8,23]],[[8,15],[8,23]],["riscv_4bit_processor"],["variable","wire"]],["rs2_data",[[8,4],[8,33]],[[8,25],[8,33]],["riscv_4bit_processor"],["variable","rs1_data"]],["alu_result",[[8,4],[8,45]],[[8,35],[8,45]],["riscv_4bit_processor"],["variable","rs2_data"]],["rs1_addr",[[9,4],[9,23]],[[9,15],[9,23]],["riscv_4bit_processor"],["variable","wire"]],["rs2_addr",[[9,4],[9,33]],[[9,25],[9,33]],["riscv_4bit_processor"],["variable","rs1_addr"]],["rd_addr",[[9,4],[9,42]],[[9,35],[9,42]],["riscv_4bit_processor"],["variable","rs2_addr"]],["alu_op",[[10,4],[10,15]],[[10,9],[10,15]],["riscv_4bit_processor"],["variable","wire"]],["reg_we",[[11,4],[11,15]],[[11,9],[11,15]],["riscv_4bit_processor"],["variable","wire"]],["pc_inst",[[19,4],[23,5]],[[19,20],[19,27]],["riscv_4bit_processor"],["instance","program_counter"]],["imem",[[26,4],[29,5]],[[26,23],[26,27]],["riscv_4bit_processor"],["instance","instruction_memory"]],["cu",[[32,4],[36,5]],[[32,17],[32,19]],["riscv_4bit_processor"],["instance","control_unit"]],["regfile",[[39,4],[49,5]],[[39,18],[39,25]],["riscv_4bit_processor"],["instance","register_file"]],["alu_inst",[[52,4],[57,5]],[[52,8],[52,16]],["riscv_4bit_processor"],["instance","alu"]]]]]]],null,0]],["/home/embeddingbits/clones/simple-processor-simulation/single_file/riscv_processor.v",[[[[[["alu",[[1,0],[6,2]],[[1,7],[1,10]],[],["module"]],[15,0]],[[["a",[[2,4],[2,17]],[[2,16],[2,17]],["alu"],["port","input"]],["b",[[3,4],[3,17]],[[3,16],[3,17]],["alu"],["port","input"]],["opcode",[[4,4],[4,16]],[[4,10],[4,16]],["alu"],["port","input"]],["result",[[5,4],[5,27]],[[5,21],[5,27]],["alu"],["port","reg"]]]]],[[["control_unit",[[17,0],[21,2]],[[17,7],[17,19]],[],["module"]],[50,0]],[[["instruction",[[18,4],[18,27]],[[18,16],[18,27]],["control_unit"],["port","input"]],["alu_op",[[19,4],[19,21]],[[19,15],[19,21]],["control_unit"],["port","reg"]],["reg_we",[[20,4],[20,21]],[[20,15],[20,21]],["control_unit"],["port","reg"]],["opcode",[[22,4],[22,15]],[[22,9],[22,15]],["control_unit"],["variable","wire"]]]]],[[["program_counter",[[52,0],[56,2]],[[52,7],[52,22]],[],["module"]],[67,0]],[[["clk",[[53,4],[53,13]],[[53,10],[53,13]],["program_counter"],["port","input"]],["reset",[[54,4],[54,15]],[[54,10],[54,15]],["program_counter"],["port","input"]],["pc",[[55,4],[55,23]],[[55,21],[55,23]],["program_counter"],["port","reg"]]]]],[[["register_file",[[69,0],[79,2]],[[69,7],[69,20]],[],["module"]],[99,0]],[[["clk",[[70,4],[70,13]],[[70,10],[70,13]],["register_file"],["port","input"]],["reset",[[71,4],[71,15]],[[71,10],[71,15]],["register_file"],["port","input"]],["we",[[72,4],[72,12]],[[72,10],[72,12]],["register_file"],["port","input"]],["rs1_addr",[[73,4],[73,24]],[[73,16],[73,24]],["register_file"],["port","input"]],["rs2_addr",[[74,4],[74,24]],[[74,16],[74,24]],["register_file"],["port","input"]],["rd_addr",[[75,4],[75,23]],[[75,16],[75,23]],["register_file"],["port","input"]],["rd_data",[[76,4],[76,23]],[[76,16],[76,23]],["register_file"],["port","input"]],["rs1_data",[[77,4],[77,25]],[[77,17],[77,25]],["register_file"],["port","output"]],["rs2_data",[[78,4],[78,25]],[[78,17],[78,25]],["register_file"],["port","output"]],["registers",[[80,4],[80,29]],[[80,14],[80,23]],["register_file"],["variable","reg"]]]]],[[["instruction_memory",[[101,0],[104,2]],[[101,7],[101,25]],[],["module"]],[136,0]],[[["pc",[[102,4],[102,18]],[[102,16],[102,18]],["instruction_memory"],["port","input"]],["instr",[[103,4],[103,26]],[[103,21],[103,26]],["instruction_memory"],["port","reg"]],["mem",[[106,4],[106,24]],[[106,14],[106,17]],["instruction_memory"],["variable","reg"]]]]],[[["riscv_4bit_processor",[[138,0],[142,2]],[[138,7],[138,27]],[],["module"]],[200,0]],[[["clk",[[139,4],[139,13]],[[139,10],[139,13]],["riscv_4bit_processor"],["port","input"]],["reset",[[140,4],[140,15]],[[140,10],[140,15]],["riscv_4bit_processor"],["port","input"]],["result",[[141,4],[141,23]],[[141,17],[141,23]],["riscv_4bit_processor"],["port","output"]],["pc",[[144,4],[144,17]],[[144,15],[144,17]],["riscv_4bit_processor"],["variable","wire"]],["instruction",[[145,4],[145,26]],[[145,15],[145,26]],["riscv_4bit_processor"],["variable","wire"]],["rs1_data",[[146,4],[146,23]],[[146,15],[146,23]],["riscv_4bit_processor"],["variable","wire"]],["rs2_data",[[146,4],[146,33]],[[146,25],[146,33]],["riscv_4bit_processor"],["variable","rs1_data"]],["alu_result",[[146,4],[146,45]],[[146,35],[146,45]],["riscv_4bit_processor"],["variable","rs2_data"]],["rs1_addr",[[147,4],[147,23]],[[147,15],[147,23]],["riscv_4bit_processor"],["variable","wire"]],["rs2_addr",[[147,4],[147,33]],[[147,25],[147,33]],["riscv_4bit_processor"],["variable","rs1_addr"]],["rd_addr",[[147,4],[147,42]],[[147,35],[147,42]],["riscv_4bit_processor"],["variable","rs2_addr"]],["alu_op",[[148,4],[148,15]],[[148,9],[148,15]],["riscv_4bit_processor"],["variable","wire"]],["reg_we",[[149,4],[149,15]],[[149,9],[149,15]],["riscv_4bit_processor"],["variable","wire"]],["pc_inst",[[157,4],[161,5]],[[157,20],[157,27]],["riscv_4bit_processor"],["instance","program_counter"]],["imem",[[164,4],[167,5]],[[164,23],[164,27]],["riscv_4bit_processor"],["instance","instruction_memory"]],["cu",[[170,4],[174,5]],[[170,17],[170,19]],["riscv_4bit_processor"],["instance","control_unit"]],["regfile",[[177,4],[187,5]],[[177,18],[177,25]],["riscv_4bit_processor"],["instance","register_file"]],["alu_inst",[[190,4],[195,5]],[[190,8],[190,16]],["riscv_4bit_processor"],["instance","alu"]]]]],[[["riscv_4bit_processor_tb",[[202,0],[202,31]],[[202,7],[202,30]],[],["module"]],[256,9]],[[["clk",[[204,4],[204,11]],[[204,8],[204,11]],["riscv_4bit_processor_tb"],["variable","reg"]],["reset",[[205,4],[205,13]],[[205,8],[205,13]],["riscv_4bit_processor_tb"],["variable","reg"]],["result",[[206,4],[206,21]],[[206,15],[206,21]],["riscv_4bit_processor_tb"],["variable","wire"]],["dut",[[209,4],[213,5]],[[209,25],[209,28]],["riscv_4bit_processor_tb"],["instance","riscv_4bit_processor"]]]]]]],null,0]]]}