
----------------------------------- FullProof -----------------------------------

PRE	S0= CP0[ASID]=pid                                           Premise(F0)
	S1= PC[Out]=addr                                            Premise(F1)
	S2= IMem[{pid,addr}]={13,rS,rT,UIMM}                        Premise(F2)

IF	S3= CP0.ASID=pid                                            CP0-Read-ASID(S0)
	S4= PC.Out=addr                                             PC-Out(S1)
	S5= A_EX.Out=>ALU.A                                         Premise(F3)
	S6= B_EX.Out=>ALU.B                                         Premise(F4)
	S7= ALUOut_MEM.Out=>ALUOut_DMMU1.In                         Premise(F5)
	S8= ALU.Out=>ALUOut_MEM.In                                  Premise(F6)
	S9= ALUOut_DMMU2.Out=>ALUOut_WB.In                          Premise(F7)
	S10= ALUOut_MEM.Out=>ALUOut_WB.In                           Premise(F8)
	S11= FU.OutID1=>A_EX.In                                     Premise(F9)
	S12= A_MEM.Out=>A_WB.In                                     Premise(F10)
	S13= LIMMEXT.Out=>B_EX.In                                   Premise(F11)
	S14= B_MEM.Out=>B_WB.In                                     Premise(F12)
	S15= CU_MEM.ICacheHitOut=>CU_DMMU1.ICacheHit                Premise(F13)
	S16= CU_MEM.IMMUHitOut=>CU_DMMU1.IMMUHit                    Premise(F14)
	S17= CU_ID.ICacheHitOut=>CU_EX.ICacheHit                    Premise(F15)
	S18= CU_ID.IMMUHitOut=>CU_EX.IMMUHit                        Premise(F16)
	S19= FU.Bub_ID=>CU_ID.Bub                                   Premise(F17)
	S20= FU.Halt_ID=>CU_ID.Halt                                 Premise(F18)
	S21= CU_IF.ICacheHitOut=>CU_ID.ICacheHit                    Premise(F19)
	S22= CU_IF.IMMUHitOut=>CU_ID.IMMUHit                        Premise(F20)
	S23= FU.Bub_IF=>CU_IF.Bub                                   Premise(F21)
	S24= FU.Halt_IF=>CU_IF.Halt                                 Premise(F22)
	S25= ICache.Hit=>CU_IF.ICacheHit                            Premise(F23)
	S26= IMMU.Hit=>CU_IF.IMMUHit                                Premise(F24)
	S27= FU.Bub_IMMU=>CU_IMMU.Bub                               Premise(F25)
	S28= FU.Halt_IMMU=>CU_IMMU.Halt                             Premise(F26)
	S29= CU_ID.ICacheHitOut=>CU_IMMU.ICacheHit                  Premise(F27)
	S30= CU_IF.ICacheHitOut=>CU_IMMU.ICacheHit                  Premise(F28)
	S31= CU_ID.IMMUHitOut=>CU_IMMU.IMMUHit                      Premise(F29)
	S32= CU_IF.IMMUHitOut=>CU_IMMU.IMMUHit                      Premise(F30)
	S33= CU_EX.ICacheHitOut=>CU_MEM.ICacheHit                   Premise(F31)
	S34= CU_EX.IMMUHitOut=>CU_MEM.IMMUHit                       Premise(F32)
	S35= CU_DMMU2.ICacheHitOut=>CU_WB.ICacheHit                 Premise(F33)
	S36= CU_MEM.ICacheHitOut=>CU_WB.ICacheHit                   Premise(F34)
	S37= CU_DMMU2.IMMUHitOut=>CU_WB.IMMUHit                     Premise(F35)
	S38= CU_MEM.IMMUHitOut=>CU_WB.IMMUHit                       Premise(F36)
	S39= ICache.Hit=>FU.ICacheHit                               Premise(F37)
	S40= IR_DMMU2.Out=>FU.IR_DMMU2                              Premise(F38)
	S41= IR_EX.Out=>FU.IR_EX                                    Premise(F39)
	S42= IR_ID.Out=>FU.IR_ID                                    Premise(F40)
	S43= IR_IMMU.Out=>FU.IR_IMMU                                Premise(F41)
	S44= IR_MEM.Out=>FU.IR_MEM                                  Premise(F42)
	S45= IR_WB.Out=>FU.IR_WB                                    Premise(F43)
	S46= ALUOut_DMMU2.Out=>FU.InDMMU2                           Premise(F44)
	S47= IR_DMMU2.Out20_16=>FU.InDMMU2_WReg                     Premise(F45)
	S48= ALU.Out=>FU.InEX                                       Premise(F46)
	S49= IR_EX.Out20_16=>FU.InEX_WReg                           Premise(F47)
	S50= GPR.Rdata1=>FU.InID1                                   Premise(F48)
	S51= IR_ID.Out25_21=>FU.InID1_RReg                          Premise(F49)
	S52= ALUOut_MEM.Out=>FU.InMEM                               Premise(F50)
	S53= IR_MEM.Out20_16=>FU.InMEM_WReg                         Premise(F51)
	S54= ALUOut_WB.Out=>FU.InWB                                 Premise(F52)
	S55= IR_WB.Out20_16=>FU.InWB_WReg                           Premise(F53)
	S56= IR_ID.Out25_21=>GPR.RReg1                              Premise(F54)
	S57= ALUOut_WB.Out=>GPR.WData                               Premise(F55)
	S58= IR_WB.Out20_16=>GPR.WReg                               Premise(F56)
	S59= IMMU.Addr=>IAddrReg.In                                 Premise(F57)
	S60= PC.Out=>ICache.IEA                                     Premise(F58)
	S61= ICache.IEA=addr                                        Path(S4,S60)
	S62= ICache.Hit=ICacheHit(addr)                             ICache-Search(S61)
	S63= CU_IF.ICacheHit=ICacheHit(addr)                        Path(S62,S25)
	S64= FU.ICacheHit=ICacheHit(addr)                           Path(S62,S39)
	S65= PC.Out=>ICache.IEA                                     Premise(F59)
	S66= IMem.MEM8WordOut=>ICache.WData                         Premise(F60)
	S67= ICache.Out=>ICacheReg.In                               Premise(F61)
	S68= PC.Out=>IMMU.IEA                                       Premise(F62)
	S69= IMMU.IEA=addr                                          Path(S4,S68)
	S70= CP0.ASID=>IMMU.PID                                     Premise(F63)
	S71= IMMU.PID=pid                                           Path(S3,S70)
	S72= IMMU.Addr={pid,addr}                                   IMMU-Search(S71,S69)
	S73= IAddrReg.In={pid,addr}                                 Path(S72,S59)
	S74= IMMU.Hit=IMMUHit(pid,addr)                             IMMU-Search(S71,S69)
	S75= CU_IF.IMMUHit=IMMUHit(pid,addr)                        Path(S74,S26)
	S76= IAddrReg.Out=>IMem.RAddr                               Premise(F64)
	S77= ICacheReg.Out=>IRMux.CacheData                         Premise(F65)
	S78= CU_IMMU.ICacheHit=>IRMux.CacheSel                      Premise(F66)
	S79= IMem.Out=>IRMux.MemData                                Premise(F67)
	S80= CU_IMMU.IMMUHit=>IRMux.MemSel                          Premise(F68)
	S81= IR_MEM.Out=>IR_DMMU1.In                                Premise(F69)
	S82= IR_ID.Out=>IR_EX.In                                    Premise(F70)
	S83= ICache.Out=>IR_ID.In                                   Premise(F71)
	S84= IRMux.Out=>IR_ID.In                                    Premise(F72)
	S85= ICache.Out=>IR_IMMU.In                                 Premise(F73)
	S86= IR_EX.Out=>IR_MEM.In                                   Premise(F74)
	S87= IR_DMMU2.Out=>IR_WB.In                                 Premise(F75)
	S88= IR_MEM.Out=>IR_WB.In                                   Premise(F76)
	S89= IR_ID.Out15_0=>LIMMEXT.In                              Premise(F77)
	S90= IR_DMMU1.Out20_16=>CU_DMMU1.IRFunc1                    Premise(F78)
	S91= IR_DMMU1.Out25_21=>CU_DMMU1.IRFunc2                    Premise(F79)
	S92= IR_DMMU1.Out31_26=>CU_DMMU1.Op                         Premise(F80)
	S93= IR_DMMU1.Out5_0=>CU_DMMU1.IRFunc                       Premise(F81)
	S94= IR_DMMU2.Out20_16=>CU_DMMU2.IRFunc1                    Premise(F82)
	S95= IR_DMMU2.Out25_21=>CU_DMMU2.IRFunc2                    Premise(F83)
	S96= IR_DMMU2.Out31_26=>CU_DMMU2.Op                         Premise(F84)
	S97= IR_DMMU2.Out5_0=>CU_DMMU2.IRFunc                       Premise(F85)
	S98= IR_EX.Out20_16=>CU_EX.IRFunc1                          Premise(F86)
	S99= IR_EX.Out25_21=>CU_EX.IRFunc2                          Premise(F87)
	S100= IR_EX.Out31_26=>CU_EX.Op                              Premise(F88)
	S101= IR_EX.Out5_0=>CU_EX.IRFunc                            Premise(F89)
	S102= IR_ID.Out20_16=>CU_ID.IRFunc1                         Premise(F90)
	S103= IR_ID.Out25_21=>CU_ID.IRFunc2                         Premise(F91)
	S104= IR_ID.Out31_26=>CU_ID.Op                              Premise(F92)
	S105= IR_ID.Out5_0=>CU_ID.IRFunc                            Premise(F93)
	S106= IR_MEM.Out20_16=>CU_MEM.IRFunc1                       Premise(F94)
	S107= IR_MEM.Out25_21=>CU_MEM.IRFunc2                       Premise(F95)
	S108= IR_MEM.Out31_26=>CU_MEM.Op                            Premise(F96)
	S109= IR_MEM.Out5_0=>CU_MEM.IRFunc                          Premise(F97)
	S110= IR_WB.Out20_16=>CU_WB.IRFunc1                         Premise(F98)
	S111= IR_WB.Out25_21=>CU_WB.IRFunc2                         Premise(F99)
	S112= IR_WB.Out31_26=>CU_WB.Op                              Premise(F100)
	S113= IR_WB.Out5_0=>CU_WB.IRFunc                            Premise(F101)
	S114= CtrlA_EX=0                                            Premise(F102)
	S115= CtrlB_EX=0                                            Premise(F103)
	S116= CtrlALUOut_MEM=0                                      Premise(F104)
	S117= CtrlALUOut_DMMU1=0                                    Premise(F105)
	S118= CtrlALUOut_DMMU2=0                                    Premise(F106)
	S119= CtrlALUOut_WB=0                                       Premise(F107)
	S120= CtrlA_MEM=0                                           Premise(F108)
	S121= CtrlA_WB=0                                            Premise(F109)
	S122= CtrlB_MEM=0                                           Premise(F110)
	S123= CtrlB_WB=0                                            Premise(F111)
	S124= CtrlICache=0                                          Premise(F112)
	S125= CtrlIMMU=0                                            Premise(F113)
	S126= CtrlIR_DMMU1=0                                        Premise(F114)
	S127= CtrlIR_DMMU2=0                                        Premise(F115)
	S128= CtrlIR_EX=0                                           Premise(F116)
	S129= CtrlIR_ID=0                                           Premise(F117)
	S130= CtrlIR_IMMU=1                                         Premise(F118)
	S131= CtrlIR_MEM=0                                          Premise(F119)
	S132= CtrlIR_WB=0                                           Premise(F120)
	S133= CtrlGPR=0                                             Premise(F121)
	S134= CtrlIAddrReg=1                                        Premise(F122)
	S135= [IAddrReg]={pid,addr}                                 IAddrReg-Write(S73,S134)
	S136= CtrlPC=0                                              Premise(F123)
	S137= CtrlPCInc=0                                           Premise(F124)
	S138= PC[Out]=addr                                          PC-Hold(S1,S136,S137)
	S139= CtrlIMem=0                                            Premise(F125)
	S140= IMem[{pid,addr}]={13,rS,rT,UIMM}                      IMem-Hold(S2,S139)
	S141= CtrlICacheReg=1                                       Premise(F126)
	S142= CtrlASIDIn=0                                          Premise(F127)
	S143= CtrlCP0=0                                             Premise(F128)
	S144= CP0[ASID]=pid                                         CP0-Hold(S0,S143)
	S145= CtrlEPCIn=0                                           Premise(F129)
	S146= CtrlExCodeIn=0                                        Premise(F130)
	S147= CtrlIRMux=0                                           Premise(F131)
	S148= GPR[rS]=a                                             Premise(F132)

IMMU	S149= IAddrReg.Out={pid,addr}                               IAddrReg-Out(S135)
	S150= IAddrReg.Out1_0={{pid,addr}}[1:0]                     IAddrReg-Out(S135)
	S151= IAddrReg.Out4_0={{pid,addr}}[4:0]                     IAddrReg-Out(S135)
	S152= PC.Out=addr                                           PC-Out(S138)
	S153= CP0.ASID=pid                                          CP0-Read-ASID(S144)
	S154= A_EX.Out=>ALU.A                                       Premise(F133)
	S155= B_EX.Out=>ALU.B                                       Premise(F134)
	S156= ALUOut_MEM.Out=>ALUOut_DMMU1.In                       Premise(F135)
	S157= ALU.Out=>ALUOut_MEM.In                                Premise(F136)
	S158= ALUOut_DMMU2.Out=>ALUOut_WB.In                        Premise(F137)
	S159= ALUOut_MEM.Out=>ALUOut_WB.In                          Premise(F138)
	S160= FU.OutID1=>A_EX.In                                    Premise(F139)
	S161= A_MEM.Out=>A_WB.In                                    Premise(F140)
	S162= LIMMEXT.Out=>B_EX.In                                  Premise(F141)
	S163= B_MEM.Out=>B_WB.In                                    Premise(F142)
	S164= CU_MEM.ICacheHitOut=>CU_DMMU1.ICacheHit               Premise(F143)
	S165= CU_MEM.IMMUHitOut=>CU_DMMU1.IMMUHit                   Premise(F144)
	S166= CU_ID.ICacheHitOut=>CU_EX.ICacheHit                   Premise(F145)
	S167= CU_ID.IMMUHitOut=>CU_EX.IMMUHit                       Premise(F146)
	S168= FU.Bub_ID=>CU_ID.Bub                                  Premise(F147)
	S169= FU.Halt_ID=>CU_ID.Halt                                Premise(F148)
	S170= CU_IF.ICacheHitOut=>CU_ID.ICacheHit                   Premise(F149)
	S171= CU_IF.IMMUHitOut=>CU_ID.IMMUHit                       Premise(F150)
	S172= FU.Bub_IF=>CU_IF.Bub                                  Premise(F151)
	S173= FU.Halt_IF=>CU_IF.Halt                                Premise(F152)
	S174= ICache.Hit=>CU_IF.ICacheHit                           Premise(F153)
	S175= IMMU.Hit=>CU_IF.IMMUHit                               Premise(F154)
	S176= FU.Bub_IMMU=>CU_IMMU.Bub                              Premise(F155)
	S177= FU.Halt_IMMU=>CU_IMMU.Halt                            Premise(F156)
	S178= CU_ID.ICacheHitOut=>CU_IMMU.ICacheHit                 Premise(F157)
	S179= CU_IF.ICacheHitOut=>CU_IMMU.ICacheHit                 Premise(F158)
	S180= CU_ID.IMMUHitOut=>CU_IMMU.IMMUHit                     Premise(F159)
	S181= CU_IF.IMMUHitOut=>CU_IMMU.IMMUHit                     Premise(F160)
	S182= CU_EX.ICacheHitOut=>CU_MEM.ICacheHit                  Premise(F161)
	S183= CU_EX.IMMUHitOut=>CU_MEM.IMMUHit                      Premise(F162)
	S184= CU_DMMU2.ICacheHitOut=>CU_WB.ICacheHit                Premise(F163)
	S185= CU_MEM.ICacheHitOut=>CU_WB.ICacheHit                  Premise(F164)
	S186= CU_DMMU2.IMMUHitOut=>CU_WB.IMMUHit                    Premise(F165)
	S187= CU_MEM.IMMUHitOut=>CU_WB.IMMUHit                      Premise(F166)
	S188= ICache.Hit=>FU.ICacheHit                              Premise(F167)
	S189= IR_DMMU2.Out=>FU.IR_DMMU2                             Premise(F168)
	S190= IR_EX.Out=>FU.IR_EX                                   Premise(F169)
	S191= IR_ID.Out=>FU.IR_ID                                   Premise(F170)
	S192= IR_IMMU.Out=>FU.IR_IMMU                               Premise(F171)
	S193= IR_MEM.Out=>FU.IR_MEM                                 Premise(F172)
	S194= IR_WB.Out=>FU.IR_WB                                   Premise(F173)
	S195= ALUOut_DMMU2.Out=>FU.InDMMU2                          Premise(F174)
	S196= IR_DMMU2.Out20_16=>FU.InDMMU2_WReg                    Premise(F175)
	S197= ALU.Out=>FU.InEX                                      Premise(F176)
	S198= IR_EX.Out20_16=>FU.InEX_WReg                          Premise(F177)
	S199= GPR.Rdata1=>FU.InID1                                  Premise(F178)
	S200= IR_ID.Out25_21=>FU.InID1_RReg                         Premise(F179)
	S201= ALUOut_MEM.Out=>FU.InMEM                              Premise(F180)
	S202= IR_MEM.Out20_16=>FU.InMEM_WReg                        Premise(F181)
	S203= ALUOut_WB.Out=>FU.InWB                                Premise(F182)
	S204= IR_WB.Out20_16=>FU.InWB_WReg                          Premise(F183)
	S205= IR_ID.Out25_21=>GPR.RReg1                             Premise(F184)
	S206= ALUOut_WB.Out=>GPR.WData                              Premise(F185)
	S207= IR_WB.Out20_16=>GPR.WReg                              Premise(F186)
	S208= IMMU.Addr=>IAddrReg.In                                Premise(F187)
	S209= PC.Out=>ICache.IEA                                    Premise(F188)
	S210= ICache.IEA=addr                                       Path(S152,S209)
	S211= ICache.Hit=ICacheHit(addr)                            ICache-Search(S210)
	S212= CU_IF.ICacheHit=ICacheHit(addr)                       Path(S211,S174)
	S213= FU.ICacheHit=ICacheHit(addr)                          Path(S211,S188)
	S214= PC.Out=>ICache.IEA                                    Premise(F189)
	S215= IMem.MEM8WordOut=>ICache.WData                        Premise(F190)
	S216= ICache.Out=>ICacheReg.In                              Premise(F191)
	S217= PC.Out=>IMMU.IEA                                      Premise(F192)
	S218= IMMU.IEA=addr                                         Path(S152,S217)
	S219= CP0.ASID=>IMMU.PID                                    Premise(F193)
	S220= IMMU.PID=pid                                          Path(S153,S219)
	S221= IMMU.Addr={pid,addr}                                  IMMU-Search(S220,S218)
	S222= IAddrReg.In={pid,addr}                                Path(S221,S208)
	S223= IMMU.Hit=IMMUHit(pid,addr)                            IMMU-Search(S220,S218)
	S224= CU_IF.IMMUHit=IMMUHit(pid,addr)                       Path(S223,S175)
	S225= IAddrReg.Out=>IMem.RAddr                              Premise(F194)
	S226= IMem.RAddr={pid,addr}                                 Path(S149,S225)
	S227= IMem.Out={13,rS,rT,UIMM}                              IMem-Read(S226,S140)
	S228= IMem.MEM8WordOut=IMemGet8Word({pid,addr})             IMem-Read(S226,S140)
	S229= ICache.WData=IMemGet8Word({pid,addr})                 Path(S228,S215)
	S230= ICacheReg.Out=>IRMux.CacheData                        Premise(F195)
	S231= CU_IMMU.ICacheHit=>IRMux.CacheSel                     Premise(F196)
	S232= IMem.Out=>IRMux.MemData                               Premise(F197)
	S233= IRMux.MemData={13,rS,rT,UIMM}                         Path(S227,S232)
	S234= IRMux.Out={13,rS,rT,UIMM}                             IRMux-Select2(S233)
	S235= CU_IMMU.IMMUHit=>IRMux.MemSel                         Premise(F198)
	S236= IR_MEM.Out=>IR_DMMU1.In                               Premise(F199)
	S237= IR_ID.Out=>IR_EX.In                                   Premise(F200)
	S238= ICache.Out=>IR_ID.In                                  Premise(F201)
	S239= IRMux.Out=>IR_ID.In                                   Premise(F202)
	S240= IR_ID.In={13,rS,rT,UIMM}                              Path(S234,S239)
	S241= ICache.Out=>IR_IMMU.In                                Premise(F203)
	S242= IR_EX.Out=>IR_MEM.In                                  Premise(F204)
	S243= IR_DMMU2.Out=>IR_WB.In                                Premise(F205)
	S244= IR_MEM.Out=>IR_WB.In                                  Premise(F206)
	S245= IR_ID.Out15_0=>LIMMEXT.In                             Premise(F207)
	S246= IR_DMMU1.Out20_16=>CU_DMMU1.IRFunc1                   Premise(F208)
	S247= IR_DMMU1.Out25_21=>CU_DMMU1.IRFunc2                   Premise(F209)
	S248= IR_DMMU1.Out31_26=>CU_DMMU1.Op                        Premise(F210)
	S249= IR_DMMU1.Out5_0=>CU_DMMU1.IRFunc                      Premise(F211)
	S250= IR_DMMU2.Out20_16=>CU_DMMU2.IRFunc1                   Premise(F212)
	S251= IR_DMMU2.Out25_21=>CU_DMMU2.IRFunc2                   Premise(F213)
	S252= IR_DMMU2.Out31_26=>CU_DMMU2.Op                        Premise(F214)
	S253= IR_DMMU2.Out5_0=>CU_DMMU2.IRFunc                      Premise(F215)
	S254= IR_EX.Out20_16=>CU_EX.IRFunc1                         Premise(F216)
	S255= IR_EX.Out25_21=>CU_EX.IRFunc2                         Premise(F217)
	S256= IR_EX.Out31_26=>CU_EX.Op                              Premise(F218)
	S257= IR_EX.Out5_0=>CU_EX.IRFunc                            Premise(F219)
	S258= IR_ID.Out20_16=>CU_ID.IRFunc1                         Premise(F220)
	S259= IR_ID.Out25_21=>CU_ID.IRFunc2                         Premise(F221)
	S260= IR_ID.Out31_26=>CU_ID.Op                              Premise(F222)
	S261= IR_ID.Out5_0=>CU_ID.IRFunc                            Premise(F223)
	S262= IR_MEM.Out20_16=>CU_MEM.IRFunc1                       Premise(F224)
	S263= IR_MEM.Out25_21=>CU_MEM.IRFunc2                       Premise(F225)
	S264= IR_MEM.Out31_26=>CU_MEM.Op                            Premise(F226)
	S265= IR_MEM.Out5_0=>CU_MEM.IRFunc                          Premise(F227)
	S266= IR_WB.Out20_16=>CU_WB.IRFunc1                         Premise(F228)
	S267= IR_WB.Out25_21=>CU_WB.IRFunc2                         Premise(F229)
	S268= IR_WB.Out31_26=>CU_WB.Op                              Premise(F230)
	S269= IR_WB.Out5_0=>CU_WB.IRFunc                            Premise(F231)
	S270= CtrlA_EX=0                                            Premise(F232)
	S271= CtrlB_EX=0                                            Premise(F233)
	S272= CtrlALUOut_MEM=0                                      Premise(F234)
	S273= CtrlALUOut_DMMU1=0                                    Premise(F235)
	S274= CtrlALUOut_DMMU2=0                                    Premise(F236)
	S275= CtrlALUOut_WB=0                                       Premise(F237)
	S276= CtrlA_MEM=0                                           Premise(F238)
	S277= CtrlA_WB=0                                            Premise(F239)
	S278= CtrlB_MEM=0                                           Premise(F240)
	S279= CtrlB_WB=0                                            Premise(F241)
	S280= CtrlICache=1                                          Premise(F242)
	S281= ICache[line_addr]=IMemGet8Word({pid,addr})            ICache-Write(S210,S229,S280)
	S282= CtrlIMMU=0                                            Premise(F243)
	S283= CtrlIR_DMMU1=0                                        Premise(F244)
	S284= CtrlIR_DMMU2=0                                        Premise(F245)
	S285= CtrlIR_EX=0                                           Premise(F246)
	S286= CtrlIR_ID=1                                           Premise(F247)
	S287= [IR_ID]={13,rS,rT,UIMM}                               IR_ID-Write(S240,S286)
	S288= CtrlIR_IMMU=0                                         Premise(F248)
	S289= CtrlIR_MEM=0                                          Premise(F249)
	S290= CtrlIR_WB=0                                           Premise(F250)
	S291= CtrlGPR=0                                             Premise(F251)
	S292= GPR[rS]=a                                             GPR-Hold(S148,S291)
	S293= CtrlIAddrReg=0                                        Premise(F252)
	S294= [IAddrReg]={pid,addr}                                 IAddrReg-Hold(S135,S293)
	S295= CtrlPC=0                                              Premise(F253)
	S296= CtrlPCInc=1                                           Premise(F254)
	S297= PC[Out]=addr+4                                        PC-Inc(S138,S295,S296)
	S298= PC[CIA]=addr                                          PC-Inc(S138,S295,S296)
	S299= CtrlIMem=0                                            Premise(F255)
	S300= IMem[{pid,addr}]={13,rS,rT,UIMM}                      IMem-Hold(S140,S299)
	S301= CtrlICacheReg=0                                       Premise(F256)
	S302= CtrlASIDIn=0                                          Premise(F257)
	S303= CtrlCP0=0                                             Premise(F258)
	S304= CP0[ASID]=pid                                         CP0-Hold(S144,S303)
	S305= CtrlEPCIn=0                                           Premise(F259)
	S306= CtrlExCodeIn=0                                        Premise(F260)
	S307= CtrlIRMux=0                                           Premise(F261)

ID	S308= IR_ID.Out={13,rS,rT,UIMM}                             IR-Out(S287)
	S309= IR_ID.Out31_26=13                                     IR-Out(S287)
	S310= IR_ID.Out25_21=rS                                     IR-Out(S287)
	S311= IR_ID.Out20_16=rT                                     IR-Out(S287)
	S312= IR_ID.Out15_0=UIMM                                    IR-Out(S287)
	S313= IAddrReg.Out={pid,addr}                               IAddrReg-Out(S294)
	S314= IAddrReg.Out1_0={{pid,addr}}[1:0]                     IAddrReg-Out(S294)
	S315= IAddrReg.Out4_0={{pid,addr}}[4:0]                     IAddrReg-Out(S294)
	S316= PC.Out=addr+4                                         PC-Out(S297)
	S317= PC.CIA=addr                                           PC-Out(S298)
	S318= PC.CIA31_28=addr[31:28]                               PC-Out(S298)
	S319= CP0.ASID=pid                                          CP0-Read-ASID(S304)
	S320= A_EX.Out=>ALU.A                                       Premise(F262)
	S321= B_EX.Out=>ALU.B                                       Premise(F263)
	S322= ALUOut_MEM.Out=>ALUOut_DMMU1.In                       Premise(F264)
	S323= ALU.Out=>ALUOut_MEM.In                                Premise(F265)
	S324= ALUOut_DMMU2.Out=>ALUOut_WB.In                        Premise(F266)
	S325= ALUOut_MEM.Out=>ALUOut_WB.In                          Premise(F267)
	S326= FU.OutID1=>A_EX.In                                    Premise(F268)
	S327= A_MEM.Out=>A_WB.In                                    Premise(F269)
	S328= LIMMEXT.Out=>B_EX.In                                  Premise(F270)
	S329= B_MEM.Out=>B_WB.In                                    Premise(F271)
	S330= CU_MEM.ICacheHitOut=>CU_DMMU1.ICacheHit               Premise(F272)
	S331= CU_MEM.IMMUHitOut=>CU_DMMU1.IMMUHit                   Premise(F273)
	S332= CU_ID.ICacheHitOut=>CU_EX.ICacheHit                   Premise(F274)
	S333= CU_ID.IMMUHitOut=>CU_EX.IMMUHit                       Premise(F275)
	S334= FU.Bub_ID=>CU_ID.Bub                                  Premise(F276)
	S335= FU.Halt_ID=>CU_ID.Halt                                Premise(F277)
	S336= CU_IF.ICacheHitOut=>CU_ID.ICacheHit                   Premise(F278)
	S337= CU_IF.IMMUHitOut=>CU_ID.IMMUHit                       Premise(F279)
	S338= FU.Bub_IF=>CU_IF.Bub                                  Premise(F280)
	S339= FU.Halt_IF=>CU_IF.Halt                                Premise(F281)
	S340= ICache.Hit=>CU_IF.ICacheHit                           Premise(F282)
	S341= IMMU.Hit=>CU_IF.IMMUHit                               Premise(F283)
	S342= FU.Bub_IMMU=>CU_IMMU.Bub                              Premise(F284)
	S343= FU.Halt_IMMU=>CU_IMMU.Halt                            Premise(F285)
	S344= CU_ID.ICacheHitOut=>CU_IMMU.ICacheHit                 Premise(F286)
	S345= CU_IF.ICacheHitOut=>CU_IMMU.ICacheHit                 Premise(F287)
	S346= CU_ID.IMMUHitOut=>CU_IMMU.IMMUHit                     Premise(F288)
	S347= CU_IF.IMMUHitOut=>CU_IMMU.IMMUHit                     Premise(F289)
	S348= CU_EX.ICacheHitOut=>CU_MEM.ICacheHit                  Premise(F290)
	S349= CU_EX.IMMUHitOut=>CU_MEM.IMMUHit                      Premise(F291)
	S350= CU_DMMU2.ICacheHitOut=>CU_WB.ICacheHit                Premise(F292)
	S351= CU_MEM.ICacheHitOut=>CU_WB.ICacheHit                  Premise(F293)
	S352= CU_DMMU2.IMMUHitOut=>CU_WB.IMMUHit                    Premise(F294)
	S353= CU_MEM.IMMUHitOut=>CU_WB.IMMUHit                      Premise(F295)
	S354= ICache.Hit=>FU.ICacheHit                              Premise(F296)
	S355= IR_DMMU2.Out=>FU.IR_DMMU2                             Premise(F297)
	S356= IR_EX.Out=>FU.IR_EX                                   Premise(F298)
	S357= IR_ID.Out=>FU.IR_ID                                   Premise(F299)
	S358= FU.IR_ID={13,rS,rT,UIMM}                              Path(S308,S357)
	S359= IR_IMMU.Out=>FU.IR_IMMU                               Premise(F300)
	S360= IR_MEM.Out=>FU.IR_MEM                                 Premise(F301)
	S361= IR_WB.Out=>FU.IR_WB                                   Premise(F302)
	S362= ALUOut_DMMU2.Out=>FU.InDMMU2                          Premise(F303)
	S363= IR_DMMU2.Out20_16=>FU.InDMMU2_WReg                    Premise(F304)
	S364= ALU.Out=>FU.InEX                                      Premise(F305)
	S365= IR_EX.Out20_16=>FU.InEX_WReg                          Premise(F306)
	S366= GPR.Rdata1=>FU.InID1                                  Premise(F307)
	S367= IR_ID.Out25_21=>FU.InID1_RReg                         Premise(F308)
	S368= FU.InID1_RReg=rS                                      Path(S310,S367)
	S369= FU.InID2_RReg=5'b00000                                Premise(F309)
	S370= ALUOut_MEM.Out=>FU.InMEM                              Premise(F310)
	S371= IR_MEM.Out20_16=>FU.InMEM_WReg                        Premise(F311)
	S372= ALUOut_WB.Out=>FU.InWB                                Premise(F312)
	S373= IR_WB.Out20_16=>FU.InWB_WReg                          Premise(F313)
	S374= IR_ID.Out25_21=>GPR.RReg1                             Premise(F314)
	S375= GPR.RReg1=rS                                          Path(S310,S374)
	S376= GPR.Rdata1=a                                          GPR-Read(S375,S292)
	S377= FU.InID1=a                                            Path(S376,S366)
	S378= FU.OutID1=FU(a)                                       FU-Forward(S377)
	S379= A_EX.In=FU(a)                                         Path(S378,S326)
	S380= ALUOut_WB.Out=>GPR.WData                              Premise(F315)
	S381= IR_WB.Out20_16=>GPR.WReg                              Premise(F316)
	S382= IMMU.Addr=>IAddrReg.In                                Premise(F317)
	S383= PC.Out=>ICache.IEA                                    Premise(F318)
	S384= ICache.IEA=addr+4                                     Path(S316,S383)
	S385= ICache.Hit=ICacheHit(addr+4)                          ICache-Search(S384)
	S386= CU_IF.ICacheHit=ICacheHit(addr+4)                     Path(S385,S340)
	S387= FU.ICacheHit=ICacheHit(addr+4)                        Path(S385,S354)
	S388= PC.Out=>ICache.IEA                                    Premise(F319)
	S389= IMem.MEM8WordOut=>ICache.WData                        Premise(F320)
	S390= ICache.Out=>ICacheReg.In                              Premise(F321)
	S391= PC.Out=>IMMU.IEA                                      Premise(F322)
	S392= IMMU.IEA=addr+4                                       Path(S316,S391)
	S393= CP0.ASID=>IMMU.PID                                    Premise(F323)
	S394= IMMU.PID=pid                                          Path(S319,S393)
	S395= IMMU.Addr={pid,addr+4}                                IMMU-Search(S394,S392)
	S396= IAddrReg.In={pid,addr+4}                              Path(S395,S382)
	S397= IMMU.Hit=IMMUHit(pid,addr+4)                          IMMU-Search(S394,S392)
	S398= CU_IF.IMMUHit=IMMUHit(pid,addr+4)                     Path(S397,S341)
	S399= IAddrReg.Out=>IMem.RAddr                              Premise(F324)
	S400= IMem.RAddr={pid,addr}                                 Path(S313,S399)
	S401= IMem.Out={13,rS,rT,UIMM}                              IMem-Read(S400,S300)
	S402= IMem.MEM8WordOut=IMemGet8Word({pid,addr})             IMem-Read(S400,S300)
	S403= ICache.WData=IMemGet8Word({pid,addr})                 Path(S402,S389)
	S404= ICacheReg.Out=>IRMux.CacheData                        Premise(F325)
	S405= CU_IMMU.ICacheHit=>IRMux.CacheSel                     Premise(F326)
	S406= IMem.Out=>IRMux.MemData                               Premise(F327)
	S407= IRMux.MemData={13,rS,rT,UIMM}                         Path(S401,S406)
	S408= IRMux.Out={13,rS,rT,UIMM}                             IRMux-Select2(S407)
	S409= CU_IMMU.IMMUHit=>IRMux.MemSel                         Premise(F328)
	S410= IR_MEM.Out=>IR_DMMU1.In                               Premise(F329)
	S411= IR_ID.Out=>IR_EX.In                                   Premise(F330)
	S412= IR_EX.In={13,rS,rT,UIMM}                              Path(S308,S411)
	S413= ICache.Out=>IR_ID.In                                  Premise(F331)
	S414= IRMux.Out=>IR_ID.In                                   Premise(F332)
	S415= IR_ID.In={13,rS,rT,UIMM}                              Path(S408,S414)
	S416= ICache.Out=>IR_IMMU.In                                Premise(F333)
	S417= IR_EX.Out=>IR_MEM.In                                  Premise(F334)
	S418= IR_DMMU2.Out=>IR_WB.In                                Premise(F335)
	S419= IR_MEM.Out=>IR_WB.In                                  Premise(F336)
	S420= IR_ID.Out15_0=>LIMMEXT.In                             Premise(F337)
	S421= LIMMEXT.In=UIMM                                       Path(S312,S420)
	S422= LIMMEXT.Out={16{0},UIMM}                              LIMMEXT(S421)
	S423= B_EX.In={16{0},UIMM}                                  Path(S422,S328)
	S424= IR_DMMU1.Out20_16=>CU_DMMU1.IRFunc1                   Premise(F338)
	S425= IR_DMMU1.Out25_21=>CU_DMMU1.IRFunc2                   Premise(F339)
	S426= IR_DMMU1.Out31_26=>CU_DMMU1.Op                        Premise(F340)
	S427= IR_DMMU1.Out5_0=>CU_DMMU1.IRFunc                      Premise(F341)
	S428= IR_DMMU2.Out20_16=>CU_DMMU2.IRFunc1                   Premise(F342)
	S429= IR_DMMU2.Out25_21=>CU_DMMU2.IRFunc2                   Premise(F343)
	S430= IR_DMMU2.Out31_26=>CU_DMMU2.Op                        Premise(F344)
	S431= IR_DMMU2.Out5_0=>CU_DMMU2.IRFunc                      Premise(F345)
	S432= IR_EX.Out20_16=>CU_EX.IRFunc1                         Premise(F346)
	S433= IR_EX.Out25_21=>CU_EX.IRFunc2                         Premise(F347)
	S434= IR_EX.Out31_26=>CU_EX.Op                              Premise(F348)
	S435= IR_EX.Out5_0=>CU_EX.IRFunc                            Premise(F349)
	S436= IR_ID.Out20_16=>CU_ID.IRFunc1                         Premise(F350)
	S437= CU_ID.IRFunc1=rT                                      Path(S311,S436)
	S438= IR_ID.Out25_21=>CU_ID.IRFunc2                         Premise(F351)
	S439= CU_ID.IRFunc2=rS                                      Path(S310,S438)
	S440= IR_ID.Out31_26=>CU_ID.Op                              Premise(F352)
	S441= CU_ID.Op=13                                           Path(S309,S440)
	S442= CU_ID.Func=alu_add                                    CU_ID(S441)
	S443= IR_ID.Out5_0=>CU_ID.IRFunc                            Premise(F353)
	S444= IR_MEM.Out20_16=>CU_MEM.IRFunc1                       Premise(F354)
	S445= IR_MEM.Out25_21=>CU_MEM.IRFunc2                       Premise(F355)
	S446= IR_MEM.Out31_26=>CU_MEM.Op                            Premise(F356)
	S447= IR_MEM.Out5_0=>CU_MEM.IRFunc                          Premise(F357)
	S448= IR_WB.Out20_16=>CU_WB.IRFunc1                         Premise(F358)
	S449= IR_WB.Out25_21=>CU_WB.IRFunc2                         Premise(F359)
	S450= IR_WB.Out31_26=>CU_WB.Op                              Premise(F360)
	S451= IR_WB.Out5_0=>CU_WB.IRFunc                            Premise(F361)
	S452= CtrlA_EX=1                                            Premise(F362)
	S453= [A_EX]=FU(a)                                          A_EX-Write(S379,S452)
	S454= CtrlB_EX=1                                            Premise(F363)
	S455= [B_EX]={16{0},UIMM}                                   B_EX-Write(S423,S454)
	S456= CtrlALUOut_MEM=0                                      Premise(F364)
	S457= CtrlALUOut_DMMU1=0                                    Premise(F365)
	S458= CtrlALUOut_DMMU2=0                                    Premise(F366)
	S459= CtrlALUOut_WB=0                                       Premise(F367)
	S460= CtrlA_MEM=0                                           Premise(F368)
	S461= CtrlA_WB=0                                            Premise(F369)
	S462= CtrlB_MEM=0                                           Premise(F370)
	S463= CtrlB_WB=0                                            Premise(F371)
	S464= CtrlICache=0                                          Premise(F372)
	S465= ICache[line_addr]=IMemGet8Word({pid,addr})            ICache-Hold(S281,S464)
	S466= CtrlIMMU=0                                            Premise(F373)
	S467= CtrlIR_DMMU1=0                                        Premise(F374)
	S468= CtrlIR_DMMU2=0                                        Premise(F375)
	S469= CtrlIR_EX=1                                           Premise(F376)
	S470= [IR_EX]={13,rS,rT,UIMM}                               IR_EX-Write(S412,S469)
	S471= CtrlIR_ID=0                                           Premise(F377)
	S472= [IR_ID]={13,rS,rT,UIMM}                               IR_ID-Hold(S287,S471)
	S473= CtrlIR_IMMU=0                                         Premise(F378)
	S474= CtrlIR_MEM=0                                          Premise(F379)
	S475= CtrlIR_WB=0                                           Premise(F380)
	S476= CtrlGPR=0                                             Premise(F381)
	S477= GPR[rS]=a                                             GPR-Hold(S292,S476)
	S478= CtrlIAddrReg=0                                        Premise(F382)
	S479= [IAddrReg]={pid,addr}                                 IAddrReg-Hold(S294,S478)
	S480= CtrlPC=0                                              Premise(F383)
	S481= CtrlPCInc=0                                           Premise(F384)
	S482= PC[CIA]=addr                                          PC-Hold(S298,S481)
	S483= PC[Out]=addr+4                                        PC-Hold(S297,S480,S481)
	S484= CtrlIMem=0                                            Premise(F385)
	S485= IMem[{pid,addr}]={13,rS,rT,UIMM}                      IMem-Hold(S300,S484)
	S486= CtrlICacheReg=0                                       Premise(F386)
	S487= CtrlASIDIn=0                                          Premise(F387)
	S488= CtrlCP0=0                                             Premise(F388)
	S489= CP0[ASID]=pid                                         CP0-Hold(S304,S488)
	S490= CtrlEPCIn=0                                           Premise(F389)
	S491= CtrlExCodeIn=0                                        Premise(F390)
	S492= CtrlIRMux=0                                           Premise(F391)

EX	S493= A_EX.Out=FU(a)                                        A_EX-Out(S453)
	S494= A_EX.Out1_0={FU(a)}[1:0]                              A_EX-Out(S453)
	S495= A_EX.Out4_0={FU(a)}[4:0]                              A_EX-Out(S453)
	S496= B_EX.Out={16{0},UIMM}                                 B_EX-Out(S455)
	S497= B_EX.Out1_0={{16{0},UIMM}}[1:0]                       B_EX-Out(S455)
	S498= B_EX.Out4_0={{16{0},UIMM}}[4:0]                       B_EX-Out(S455)
	S499= IR_EX.Out={13,rS,rT,UIMM}                             IR_EX-Out(S470)
	S500= IR_EX.Out31_26=13                                     IR_EX-Out(S470)
	S501= IR_EX.Out25_21=rS                                     IR_EX-Out(S470)
	S502= IR_EX.Out20_16=rT                                     IR_EX-Out(S470)
	S503= IR_EX.Out15_0=UIMM                                    IR_EX-Out(S470)
	S504= IR_ID.Out={13,rS,rT,UIMM}                             IR-Out(S472)
	S505= IR_ID.Out31_26=13                                     IR-Out(S472)
	S506= IR_ID.Out25_21=rS                                     IR-Out(S472)
	S507= IR_ID.Out20_16=rT                                     IR-Out(S472)
	S508= IR_ID.Out15_0=UIMM                                    IR-Out(S472)
	S509= IAddrReg.Out={pid,addr}                               IAddrReg-Out(S479)
	S510= IAddrReg.Out1_0={{pid,addr}}[1:0]                     IAddrReg-Out(S479)
	S511= IAddrReg.Out4_0={{pid,addr}}[4:0]                     IAddrReg-Out(S479)
	S512= PC.CIA=addr                                           PC-Out(S482)
	S513= PC.CIA31_28=addr[31:28]                               PC-Out(S482)
	S514= PC.Out=addr+4                                         PC-Out(S483)
	S515= CP0.ASID=pid                                          CP0-Read-ASID(S489)
	S516= A_EX.Out=>ALU.A                                       Premise(F392)
	S517= ALU.A=FU(a)                                           Path(S493,S516)
	S518= B_EX.Out=>ALU.B                                       Premise(F393)
	S519= ALU.B={16{0},UIMM}                                    Path(S496,S518)
	S520= ALU.Func=6'b000001                                    Premise(F394)
	S521= ALU.Out=FU(a)|{16{0},UIMM}                            ALU(S517,S519)
	S522= ALU.Out1_0={FU(a)|{16{0},UIMM}}[1:0]                  ALU(S517,S519)
	S523= ALU.CMP=Compare0(FU(a)|{16{0},UIMM})                  ALU(S517,S519)
	S524= ALU.OV=OverFlow(FU(a)|{16{0},UIMM})                   ALU(S517,S519)
	S525= ALU.CA=Carry(FU(a)|{16{0},UIMM})                      ALU(S517,S519)
	S526= ALUOut_MEM.Out=>ALUOut_DMMU1.In                       Premise(F395)
	S527= ALU.Out=>ALUOut_MEM.In                                Premise(F396)
	S528= ALUOut_MEM.In=FU(a)|{16{0},UIMM}                      Path(S521,S527)
	S529= ALUOut_DMMU2.Out=>ALUOut_WB.In                        Premise(F397)
	S530= ALUOut_MEM.Out=>ALUOut_WB.In                          Premise(F398)
	S531= FU.OutID1=>A_EX.In                                    Premise(F399)
	S532= A_MEM.Out=>A_WB.In                                    Premise(F400)
	S533= LIMMEXT.Out=>B_EX.In                                  Premise(F401)
	S534= B_MEM.Out=>B_WB.In                                    Premise(F402)
	S535= CU_MEM.ICacheHitOut=>CU_DMMU1.ICacheHit               Premise(F403)
	S536= CU_MEM.IMMUHitOut=>CU_DMMU1.IMMUHit                   Premise(F404)
	S537= CU_ID.ICacheHitOut=>CU_EX.ICacheHit                   Premise(F405)
	S538= CU_ID.IMMUHitOut=>CU_EX.IMMUHit                       Premise(F406)
	S539= FU.Bub_ID=>CU_ID.Bub                                  Premise(F407)
	S540= FU.Halt_ID=>CU_ID.Halt                                Premise(F408)
	S541= CU_IF.ICacheHitOut=>CU_ID.ICacheHit                   Premise(F409)
	S542= CU_IF.IMMUHitOut=>CU_ID.IMMUHit                       Premise(F410)
	S543= FU.Bub_IF=>CU_IF.Bub                                  Premise(F411)
	S544= FU.Halt_IF=>CU_IF.Halt                                Premise(F412)
	S545= ICache.Hit=>CU_IF.ICacheHit                           Premise(F413)
	S546= IMMU.Hit=>CU_IF.IMMUHit                               Premise(F414)
	S547= FU.Bub_IMMU=>CU_IMMU.Bub                              Premise(F415)
	S548= FU.Halt_IMMU=>CU_IMMU.Halt                            Premise(F416)
	S549= CU_ID.ICacheHitOut=>CU_IMMU.ICacheHit                 Premise(F417)
	S550= CU_IF.ICacheHitOut=>CU_IMMU.ICacheHit                 Premise(F418)
	S551= CU_ID.IMMUHitOut=>CU_IMMU.IMMUHit                     Premise(F419)
	S552= CU_IF.IMMUHitOut=>CU_IMMU.IMMUHit                     Premise(F420)
	S553= CU_EX.ICacheHitOut=>CU_MEM.ICacheHit                  Premise(F421)
	S554= CU_EX.IMMUHitOut=>CU_MEM.IMMUHit                      Premise(F422)
	S555= CU_DMMU2.ICacheHitOut=>CU_WB.ICacheHit                Premise(F423)
	S556= CU_MEM.ICacheHitOut=>CU_WB.ICacheHit                  Premise(F424)
	S557= CU_DMMU2.IMMUHitOut=>CU_WB.IMMUHit                    Premise(F425)
	S558= CU_MEM.IMMUHitOut=>CU_WB.IMMUHit                      Premise(F426)
	S559= ICache.Hit=>FU.ICacheHit                              Premise(F427)
	S560= IR_DMMU2.Out=>FU.IR_DMMU2                             Premise(F428)
	S561= IR_EX.Out=>FU.IR_EX                                   Premise(F429)
	S562= FU.IR_EX={13,rS,rT,UIMM}                              Path(S499,S561)
	S563= IR_ID.Out=>FU.IR_ID                                   Premise(F430)
	S564= FU.IR_ID={13,rS,rT,UIMM}                              Path(S504,S563)
	S565= IR_IMMU.Out=>FU.IR_IMMU                               Premise(F431)
	S566= IR_MEM.Out=>FU.IR_MEM                                 Premise(F432)
	S567= IR_WB.Out=>FU.IR_WB                                   Premise(F433)
	S568= ALUOut_DMMU2.Out=>FU.InDMMU2                          Premise(F434)
	S569= IR_DMMU2.Out20_16=>FU.InDMMU2_WReg                    Premise(F435)
	S570= ALU.Out=>FU.InEX                                      Premise(F436)
	S571= FU.InEX=FU(a)|{16{0},UIMM}                            Path(S521,S570)
	S572= IR_EX.Out20_16=>FU.InEX_WReg                          Premise(F437)
	S573= FU.InEX_WReg=rT                                       Path(S502,S572)
	S574= GPR.Rdata1=>FU.InID1                                  Premise(F438)
	S575= IR_ID.Out25_21=>FU.InID1_RReg                         Premise(F439)
	S576= FU.InID1_RReg=rS                                      Path(S506,S575)
	S577= ALUOut_MEM.Out=>FU.InMEM                              Premise(F440)
	S578= IR_MEM.Out20_16=>FU.InMEM_WReg                        Premise(F441)
	S579= ALUOut_WB.Out=>FU.InWB                                Premise(F442)
	S580= IR_WB.Out20_16=>FU.InWB_WReg                          Premise(F443)
	S581= IR_ID.Out25_21=>GPR.RReg1                             Premise(F444)
	S582= GPR.RReg1=rS                                          Path(S506,S581)
	S583= GPR.Rdata1=a                                          GPR-Read(S582,S477)
	S584= FU.InID1=a                                            Path(S583,S574)
	S585= FU.OutID1=FU(a)                                       FU-Forward(S584)
	S586= A_EX.In=FU(a)                                         Path(S585,S531)
	S587= ALUOut_WB.Out=>GPR.WData                              Premise(F445)
	S588= IR_WB.Out20_16=>GPR.WReg                              Premise(F446)
	S589= IMMU.Addr=>IAddrReg.In                                Premise(F447)
	S590= PC.Out=>ICache.IEA                                    Premise(F448)
	S591= ICache.IEA=addr+4                                     Path(S514,S590)
	S592= ICache.Hit=ICacheHit(addr+4)                          ICache-Search(S591)
	S593= CU_IF.ICacheHit=ICacheHit(addr+4)                     Path(S592,S545)
	S594= FU.ICacheHit=ICacheHit(addr+4)                        Path(S592,S559)
	S595= PC.Out=>ICache.IEA                                    Premise(F449)
	S596= IMem.MEM8WordOut=>ICache.WData                        Premise(F450)
	S597= ICache.Out=>ICacheReg.In                              Premise(F451)
	S598= PC.Out=>IMMU.IEA                                      Premise(F452)
	S599= IMMU.IEA=addr+4                                       Path(S514,S598)
	S600= CP0.ASID=>IMMU.PID                                    Premise(F453)
	S601= IMMU.PID=pid                                          Path(S515,S600)
	S602= IMMU.Addr={pid,addr+4}                                IMMU-Search(S601,S599)
	S603= IAddrReg.In={pid,addr+4}                              Path(S602,S589)
	S604= IMMU.Hit=IMMUHit(pid,addr+4)                          IMMU-Search(S601,S599)
	S605= CU_IF.IMMUHit=IMMUHit(pid,addr+4)                     Path(S604,S546)
	S606= IAddrReg.Out=>IMem.RAddr                              Premise(F454)
	S607= IMem.RAddr={pid,addr}                                 Path(S509,S606)
	S608= IMem.Out={13,rS,rT,UIMM}                              IMem-Read(S607,S485)
	S609= IMem.MEM8WordOut=IMemGet8Word({pid,addr})             IMem-Read(S607,S485)
	S610= ICache.WData=IMemGet8Word({pid,addr})                 Path(S609,S596)
	S611= ICacheReg.Out=>IRMux.CacheData                        Premise(F455)
	S612= CU_IMMU.ICacheHit=>IRMux.CacheSel                     Premise(F456)
	S613= IMem.Out=>IRMux.MemData                               Premise(F457)
	S614= IRMux.MemData={13,rS,rT,UIMM}                         Path(S608,S613)
	S615= IRMux.Out={13,rS,rT,UIMM}                             IRMux-Select2(S614)
	S616= CU_IMMU.IMMUHit=>IRMux.MemSel                         Premise(F458)
	S617= IR_MEM.Out=>IR_DMMU1.In                               Premise(F459)
	S618= IR_ID.Out=>IR_EX.In                                   Premise(F460)
	S619= IR_EX.In={13,rS,rT,UIMM}                              Path(S504,S618)
	S620= ICache.Out=>IR_ID.In                                  Premise(F461)
	S621= IRMux.Out=>IR_ID.In                                   Premise(F462)
	S622= IR_ID.In={13,rS,rT,UIMM}                              Path(S615,S621)
	S623= ICache.Out=>IR_IMMU.In                                Premise(F463)
	S624= IR_EX.Out=>IR_MEM.In                                  Premise(F464)
	S625= IR_MEM.In={13,rS,rT,UIMM}                             Path(S499,S624)
	S626= IR_DMMU2.Out=>IR_WB.In                                Premise(F465)
	S627= IR_MEM.Out=>IR_WB.In                                  Premise(F466)
	S628= IR_ID.Out15_0=>LIMMEXT.In                             Premise(F467)
	S629= LIMMEXT.In=UIMM                                       Path(S508,S628)
	S630= LIMMEXT.Out={16{0},UIMM}                              LIMMEXT(S629)
	S631= B_EX.In={16{0},UIMM}                                  Path(S630,S533)
	S632= IR_DMMU1.Out20_16=>CU_DMMU1.IRFunc1                   Premise(F468)
	S633= IR_DMMU1.Out25_21=>CU_DMMU1.IRFunc2                   Premise(F469)
	S634= IR_DMMU1.Out31_26=>CU_DMMU1.Op                        Premise(F470)
	S635= IR_DMMU1.Out5_0=>CU_DMMU1.IRFunc                      Premise(F471)
	S636= IR_DMMU2.Out20_16=>CU_DMMU2.IRFunc1                   Premise(F472)
	S637= IR_DMMU2.Out25_21=>CU_DMMU2.IRFunc2                   Premise(F473)
	S638= IR_DMMU2.Out31_26=>CU_DMMU2.Op                        Premise(F474)
	S639= IR_DMMU2.Out5_0=>CU_DMMU2.IRFunc                      Premise(F475)
	S640= IR_EX.Out20_16=>CU_EX.IRFunc1                         Premise(F476)
	S641= CU_EX.IRFunc1=rT                                      Path(S502,S640)
	S642= IR_EX.Out25_21=>CU_EX.IRFunc2                         Premise(F477)
	S643= CU_EX.IRFunc2=rS                                      Path(S501,S642)
	S644= IR_EX.Out31_26=>CU_EX.Op                              Premise(F478)
	S645= CU_EX.Op=13                                           Path(S500,S644)
	S646= CU_EX.Func=alu_add                                    CU_EX(S645)
	S647= IR_EX.Out5_0=>CU_EX.IRFunc                            Premise(F479)
	S648= IR_ID.Out20_16=>CU_ID.IRFunc1                         Premise(F480)
	S649= CU_ID.IRFunc1=rT                                      Path(S507,S648)
	S650= IR_ID.Out25_21=>CU_ID.IRFunc2                         Premise(F481)
	S651= CU_ID.IRFunc2=rS                                      Path(S506,S650)
	S652= IR_ID.Out31_26=>CU_ID.Op                              Premise(F482)
	S653= CU_ID.Op=13                                           Path(S505,S652)
	S654= CU_ID.Func=alu_add                                    CU_ID(S653)
	S655= IR_ID.Out5_0=>CU_ID.IRFunc                            Premise(F483)
	S656= IR_MEM.Out20_16=>CU_MEM.IRFunc1                       Premise(F484)
	S657= IR_MEM.Out25_21=>CU_MEM.IRFunc2                       Premise(F485)
	S658= IR_MEM.Out31_26=>CU_MEM.Op                            Premise(F486)
	S659= IR_MEM.Out5_0=>CU_MEM.IRFunc                          Premise(F487)
	S660= IR_WB.Out20_16=>CU_WB.IRFunc1                         Premise(F488)
	S661= IR_WB.Out25_21=>CU_WB.IRFunc2                         Premise(F489)
	S662= IR_WB.Out31_26=>CU_WB.Op                              Premise(F490)
	S663= IR_WB.Out5_0=>CU_WB.IRFunc                            Premise(F491)
	S664= CtrlA_EX=0                                            Premise(F492)
	S665= [A_EX]=FU(a)                                          A_EX-Hold(S453,S664)
	S666= CtrlB_EX=0                                            Premise(F493)
	S667= [B_EX]={16{0},UIMM}                                   B_EX-Hold(S455,S666)
	S668= CtrlALUOut_MEM=1                                      Premise(F494)
	S669= [ALUOut_MEM]=FU(a)|{16{0},UIMM}                       ALUOut_MEM-Write(S528,S668)
	S670= CtrlALUOut_DMMU1=0                                    Premise(F495)
	S671= CtrlALUOut_DMMU2=0                                    Premise(F496)
	S672= CtrlALUOut_WB=0                                       Premise(F497)
	S673= CtrlA_MEM=0                                           Premise(F498)
	S674= CtrlA_WB=0                                            Premise(F499)
	S675= CtrlB_MEM=0                                           Premise(F500)
	S676= CtrlB_WB=0                                            Premise(F501)
	S677= CtrlICache=0                                          Premise(F502)
	S678= ICache[line_addr]=IMemGet8Word({pid,addr})            ICache-Hold(S465,S677)
	S679= CtrlIMMU=0                                            Premise(F503)
	S680= CtrlIR_DMMU1=0                                        Premise(F504)
	S681= CtrlIR_DMMU2=0                                        Premise(F505)
	S682= CtrlIR_EX=0                                           Premise(F506)
	S683= [IR_EX]={13,rS,rT,UIMM}                               IR_EX-Hold(S470,S682)
	S684= CtrlIR_ID=0                                           Premise(F507)
	S685= [IR_ID]={13,rS,rT,UIMM}                               IR_ID-Hold(S472,S684)
	S686= CtrlIR_IMMU=0                                         Premise(F508)
	S687= CtrlIR_MEM=1                                          Premise(F509)
	S688= [IR_MEM]={13,rS,rT,UIMM}                              IR_MEM-Write(S625,S687)
	S689= CtrlIR_WB=0                                           Premise(F510)
	S690= CtrlGPR=0                                             Premise(F511)
	S691= GPR[rS]=a                                             GPR-Hold(S477,S690)
	S692= CtrlIAddrReg=0                                        Premise(F512)
	S693= [IAddrReg]={pid,addr}                                 IAddrReg-Hold(S479,S692)
	S694= CtrlPC=0                                              Premise(F513)
	S695= CtrlPCInc=0                                           Premise(F514)
	S696= PC[CIA]=addr                                          PC-Hold(S482,S695)
	S697= PC[Out]=addr+4                                        PC-Hold(S483,S694,S695)
	S698= CtrlIMem=0                                            Premise(F515)
	S699= IMem[{pid,addr}]={13,rS,rT,UIMM}                      IMem-Hold(S485,S698)
	S700= CtrlICacheReg=0                                       Premise(F516)
	S701= CtrlASIDIn=0                                          Premise(F517)
	S702= CtrlCP0=0                                             Premise(F518)
	S703= CP0[ASID]=pid                                         CP0-Hold(S489,S702)
	S704= CtrlEPCIn=0                                           Premise(F519)
	S705= CtrlExCodeIn=0                                        Premise(F520)
	S706= CtrlIRMux=0                                           Premise(F521)

MEM	S707= A_EX.Out=FU(a)                                        A_EX-Out(S665)
	S708= A_EX.Out1_0={FU(a)}[1:0]                              A_EX-Out(S665)
	S709= A_EX.Out4_0={FU(a)}[4:0]                              A_EX-Out(S665)
	S710= B_EX.Out={16{0},UIMM}                                 B_EX-Out(S667)
	S711= B_EX.Out1_0={{16{0},UIMM}}[1:0]                       B_EX-Out(S667)
	S712= B_EX.Out4_0={{16{0},UIMM}}[4:0]                       B_EX-Out(S667)
	S713= ALUOut_MEM.Out=FU(a)|{16{0},UIMM}                     ALUOut_MEM-Out(S669)
	S714= ALUOut_MEM.Out1_0={FU(a)|{16{0},UIMM}}[1:0]           ALUOut_MEM-Out(S669)
	S715= ALUOut_MEM.Out4_0={FU(a)|{16{0},UIMM}}[4:0]           ALUOut_MEM-Out(S669)
	S716= IR_EX.Out={13,rS,rT,UIMM}                             IR_EX-Out(S683)
	S717= IR_EX.Out31_26=13                                     IR_EX-Out(S683)
	S718= IR_EX.Out25_21=rS                                     IR_EX-Out(S683)
	S719= IR_EX.Out20_16=rT                                     IR_EX-Out(S683)
	S720= IR_EX.Out15_0=UIMM                                    IR_EX-Out(S683)
	S721= IR_ID.Out={13,rS,rT,UIMM}                             IR-Out(S685)
	S722= IR_ID.Out31_26=13                                     IR-Out(S685)
	S723= IR_ID.Out25_21=rS                                     IR-Out(S685)
	S724= IR_ID.Out20_16=rT                                     IR-Out(S685)
	S725= IR_ID.Out15_0=UIMM                                    IR-Out(S685)
	S726= IR_MEM.Out={13,rS,rT,UIMM}                            IR_MEM-Out(S688)
	S727= IR_MEM.Out31_26=13                                    IR_MEM-Out(S688)
	S728= IR_MEM.Out25_21=rS                                    IR_MEM-Out(S688)
	S729= IR_MEM.Out20_16=rT                                    IR_MEM-Out(S688)
	S730= IR_MEM.Out15_0=UIMM                                   IR_MEM-Out(S688)
	S731= IAddrReg.Out={pid,addr}                               IAddrReg-Out(S693)
	S732= IAddrReg.Out1_0={{pid,addr}}[1:0]                     IAddrReg-Out(S693)
	S733= IAddrReg.Out4_0={{pid,addr}}[4:0]                     IAddrReg-Out(S693)
	S734= PC.CIA=addr                                           PC-Out(S696)
	S735= PC.CIA31_28=addr[31:28]                               PC-Out(S696)
	S736= PC.Out=addr+4                                         PC-Out(S697)
	S737= CP0.ASID=pid                                          CP0-Read-ASID(S703)
	S738= A_EX.Out=>ALU.A                                       Premise(F522)
	S739= ALU.A=FU(a)                                           Path(S707,S738)
	S740= B_EX.Out=>ALU.B                                       Premise(F523)
	S741= ALU.B={16{0},UIMM}                                    Path(S710,S740)
	S742= ALUOut_MEM.Out=>ALUOut_DMMU1.In                       Premise(F524)
	S743= ALUOut_DMMU1.In=FU(a)|{16{0},UIMM}                    Path(S713,S742)
	S744= ALU.Out=>ALUOut_MEM.In                                Premise(F525)
	S745= ALUOut_DMMU2.Out=>ALUOut_WB.In                        Premise(F526)
	S746= ALUOut_MEM.Out=>ALUOut_WB.In                          Premise(F527)
	S747= ALUOut_WB.In=FU(a)|{16{0},UIMM}                       Path(S713,S746)
	S748= FU.OutID1=>A_EX.In                                    Premise(F528)
	S749= A_MEM.Out=>A_WB.In                                    Premise(F529)
	S750= LIMMEXT.Out=>B_EX.In                                  Premise(F530)
	S751= B_MEM.Out=>B_WB.In                                    Premise(F531)
	S752= CU_MEM.ICacheHitOut=>CU_DMMU1.ICacheHit               Premise(F532)
	S753= CU_MEM.IMMUHitOut=>CU_DMMU1.IMMUHit                   Premise(F533)
	S754= CU_ID.ICacheHitOut=>CU_EX.ICacheHit                   Premise(F534)
	S755= CU_ID.IMMUHitOut=>CU_EX.IMMUHit                       Premise(F535)
	S756= FU.Bub_ID=>CU_ID.Bub                                  Premise(F536)
	S757= FU.Halt_ID=>CU_ID.Halt                                Premise(F537)
	S758= CU_IF.ICacheHitOut=>CU_ID.ICacheHit                   Premise(F538)
	S759= CU_IF.IMMUHitOut=>CU_ID.IMMUHit                       Premise(F539)
	S760= FU.Bub_IF=>CU_IF.Bub                                  Premise(F540)
	S761= FU.Halt_IF=>CU_IF.Halt                                Premise(F541)
	S762= ICache.Hit=>CU_IF.ICacheHit                           Premise(F542)
	S763= IMMU.Hit=>CU_IF.IMMUHit                               Premise(F543)
	S764= FU.Bub_IMMU=>CU_IMMU.Bub                              Premise(F544)
	S765= FU.Halt_IMMU=>CU_IMMU.Halt                            Premise(F545)
	S766= CU_ID.ICacheHitOut=>CU_IMMU.ICacheHit                 Premise(F546)
	S767= CU_IF.ICacheHitOut=>CU_IMMU.ICacheHit                 Premise(F547)
	S768= CU_ID.IMMUHitOut=>CU_IMMU.IMMUHit                     Premise(F548)
	S769= CU_IF.IMMUHitOut=>CU_IMMU.IMMUHit                     Premise(F549)
	S770= CU_EX.ICacheHitOut=>CU_MEM.ICacheHit                  Premise(F550)
	S771= CU_EX.IMMUHitOut=>CU_MEM.IMMUHit                      Premise(F551)
	S772= CU_DMMU2.ICacheHitOut=>CU_WB.ICacheHit                Premise(F552)
	S773= CU_MEM.ICacheHitOut=>CU_WB.ICacheHit                  Premise(F553)
	S774= CU_DMMU2.IMMUHitOut=>CU_WB.IMMUHit                    Premise(F554)
	S775= CU_MEM.IMMUHitOut=>CU_WB.IMMUHit                      Premise(F555)
	S776= ICache.Hit=>FU.ICacheHit                              Premise(F556)
	S777= IR_DMMU2.Out=>FU.IR_DMMU2                             Premise(F557)
	S778= IR_EX.Out=>FU.IR_EX                                   Premise(F558)
	S779= FU.IR_EX={13,rS,rT,UIMM}                              Path(S716,S778)
	S780= IR_ID.Out=>FU.IR_ID                                   Premise(F559)
	S781= FU.IR_ID={13,rS,rT,UIMM}                              Path(S721,S780)
	S782= IR_IMMU.Out=>FU.IR_IMMU                               Premise(F560)
	S783= IR_MEM.Out=>FU.IR_MEM                                 Premise(F561)
	S784= FU.IR_MEM={13,rS,rT,UIMM}                             Path(S726,S783)
	S785= IR_WB.Out=>FU.IR_WB                                   Premise(F562)
	S786= ALUOut_DMMU2.Out=>FU.InDMMU2                          Premise(F563)
	S787= IR_DMMU2.Out20_16=>FU.InDMMU2_WReg                    Premise(F564)
	S788= ALU.Out=>FU.InEX                                      Premise(F565)
	S789= IR_EX.Out20_16=>FU.InEX_WReg                          Premise(F566)
	S790= FU.InEX_WReg=rT                                       Path(S719,S789)
	S791= GPR.Rdata1=>FU.InID1                                  Premise(F567)
	S792= IR_ID.Out25_21=>FU.InID1_RReg                         Premise(F568)
	S793= FU.InID1_RReg=rS                                      Path(S723,S792)
	S794= ALUOut_MEM.Out=>FU.InMEM                              Premise(F569)
	S795= FU.InMEM=FU(a)|{16{0},UIMM}                           Path(S713,S794)
	S796= IR_MEM.Out20_16=>FU.InMEM_WReg                        Premise(F570)
	S797= FU.InMEM_WReg=rT                                      Path(S729,S796)
	S798= ALUOut_WB.Out=>FU.InWB                                Premise(F571)
	S799= IR_WB.Out20_16=>FU.InWB_WReg                          Premise(F572)
	S800= IR_ID.Out25_21=>GPR.RReg1                             Premise(F573)
	S801= GPR.RReg1=rS                                          Path(S723,S800)
	S802= GPR.Rdata1=a                                          GPR-Read(S801,S691)
	S803= FU.InID1=a                                            Path(S802,S791)
	S804= FU.OutID1=FU(a)                                       FU-Forward(S803)
	S805= A_EX.In=FU(a)                                         Path(S804,S748)
	S806= ALUOut_WB.Out=>GPR.WData                              Premise(F574)
	S807= IR_WB.Out20_16=>GPR.WReg                              Premise(F575)
	S808= IMMU.Addr=>IAddrReg.In                                Premise(F576)
	S809= PC.Out=>ICache.IEA                                    Premise(F577)
	S810= ICache.IEA=addr+4                                     Path(S736,S809)
	S811= ICache.Hit=ICacheHit(addr+4)                          ICache-Search(S810)
	S812= CU_IF.ICacheHit=ICacheHit(addr+4)                     Path(S811,S762)
	S813= FU.ICacheHit=ICacheHit(addr+4)                        Path(S811,S776)
	S814= PC.Out=>ICache.IEA                                    Premise(F578)
	S815= IMem.MEM8WordOut=>ICache.WData                        Premise(F579)
	S816= ICache.Out=>ICacheReg.In                              Premise(F580)
	S817= PC.Out=>IMMU.IEA                                      Premise(F581)
	S818= IMMU.IEA=addr+4                                       Path(S736,S817)
	S819= CP0.ASID=>IMMU.PID                                    Premise(F582)
	S820= IMMU.PID=pid                                          Path(S737,S819)
	S821= IMMU.Addr={pid,addr+4}                                IMMU-Search(S820,S818)
	S822= IAddrReg.In={pid,addr+4}                              Path(S821,S808)
	S823= IMMU.Hit=IMMUHit(pid,addr+4)                          IMMU-Search(S820,S818)
	S824= CU_IF.IMMUHit=IMMUHit(pid,addr+4)                     Path(S823,S763)
	S825= IAddrReg.Out=>IMem.RAddr                              Premise(F583)
	S826= IMem.RAddr={pid,addr}                                 Path(S731,S825)
	S827= IMem.Out={13,rS,rT,UIMM}                              IMem-Read(S826,S699)
	S828= IMem.MEM8WordOut=IMemGet8Word({pid,addr})             IMem-Read(S826,S699)
	S829= ICache.WData=IMemGet8Word({pid,addr})                 Path(S828,S815)
	S830= ICacheReg.Out=>IRMux.CacheData                        Premise(F584)
	S831= CU_IMMU.ICacheHit=>IRMux.CacheSel                     Premise(F585)
	S832= IMem.Out=>IRMux.MemData                               Premise(F586)
	S833= IRMux.MemData={13,rS,rT,UIMM}                         Path(S827,S832)
	S834= IRMux.Out={13,rS,rT,UIMM}                             IRMux-Select2(S833)
	S835= CU_IMMU.IMMUHit=>IRMux.MemSel                         Premise(F587)
	S836= IR_MEM.Out=>IR_DMMU1.In                               Premise(F588)
	S837= IR_DMMU1.In={13,rS,rT,UIMM}                           Path(S726,S836)
	S838= IR_ID.Out=>IR_EX.In                                   Premise(F589)
	S839= IR_EX.In={13,rS,rT,UIMM}                              Path(S721,S838)
	S840= ICache.Out=>IR_ID.In                                  Premise(F590)
	S841= IRMux.Out=>IR_ID.In                                   Premise(F591)
	S842= IR_ID.In={13,rS,rT,UIMM}                              Path(S834,S841)
	S843= ICache.Out=>IR_IMMU.In                                Premise(F592)
	S844= IR_EX.Out=>IR_MEM.In                                  Premise(F593)
	S845= IR_MEM.In={13,rS,rT,UIMM}                             Path(S716,S844)
	S846= IR_DMMU2.Out=>IR_WB.In                                Premise(F594)
	S847= IR_MEM.Out=>IR_WB.In                                  Premise(F595)
	S848= IR_WB.In={13,rS,rT,UIMM}                              Path(S726,S847)
	S849= IR_ID.Out15_0=>LIMMEXT.In                             Premise(F596)
	S850= LIMMEXT.In=UIMM                                       Path(S725,S849)
	S851= LIMMEXT.Out={16{0},UIMM}                              LIMMEXT(S850)
	S852= B_EX.In={16{0},UIMM}                                  Path(S851,S750)
	S853= IR_DMMU1.Out20_16=>CU_DMMU1.IRFunc1                   Premise(F597)
	S854= IR_DMMU1.Out25_21=>CU_DMMU1.IRFunc2                   Premise(F598)
	S855= IR_DMMU1.Out31_26=>CU_DMMU1.Op                        Premise(F599)
	S856= IR_DMMU1.Out5_0=>CU_DMMU1.IRFunc                      Premise(F600)
	S857= IR_DMMU2.Out20_16=>CU_DMMU2.IRFunc1                   Premise(F601)
	S858= IR_DMMU2.Out25_21=>CU_DMMU2.IRFunc2                   Premise(F602)
	S859= IR_DMMU2.Out31_26=>CU_DMMU2.Op                        Premise(F603)
	S860= IR_DMMU2.Out5_0=>CU_DMMU2.IRFunc                      Premise(F604)
	S861= IR_EX.Out20_16=>CU_EX.IRFunc1                         Premise(F605)
	S862= CU_EX.IRFunc1=rT                                      Path(S719,S861)
	S863= IR_EX.Out25_21=>CU_EX.IRFunc2                         Premise(F606)
	S864= CU_EX.IRFunc2=rS                                      Path(S718,S863)
	S865= IR_EX.Out31_26=>CU_EX.Op                              Premise(F607)
	S866= CU_EX.Op=13                                           Path(S717,S865)
	S867= CU_EX.Func=alu_add                                    CU_EX(S866)
	S868= IR_EX.Out5_0=>CU_EX.IRFunc                            Premise(F608)
	S869= IR_ID.Out20_16=>CU_ID.IRFunc1                         Premise(F609)
	S870= CU_ID.IRFunc1=rT                                      Path(S724,S869)
	S871= IR_ID.Out25_21=>CU_ID.IRFunc2                         Premise(F610)
	S872= CU_ID.IRFunc2=rS                                      Path(S723,S871)
	S873= IR_ID.Out31_26=>CU_ID.Op                              Premise(F611)
	S874= CU_ID.Op=13                                           Path(S722,S873)
	S875= CU_ID.Func=alu_add                                    CU_ID(S874)
	S876= IR_ID.Out5_0=>CU_ID.IRFunc                            Premise(F612)
	S877= IR_MEM.Out20_16=>CU_MEM.IRFunc1                       Premise(F613)
	S878= CU_MEM.IRFunc1=rT                                     Path(S729,S877)
	S879= IR_MEM.Out25_21=>CU_MEM.IRFunc2                       Premise(F614)
	S880= CU_MEM.IRFunc2=rS                                     Path(S728,S879)
	S881= IR_MEM.Out31_26=>CU_MEM.Op                            Premise(F615)
	S882= CU_MEM.Op=13                                          Path(S727,S881)
	S883= CU_MEM.Func=alu_add                                   CU_MEM(S882)
	S884= IR_MEM.Out5_0=>CU_MEM.IRFunc                          Premise(F616)
	S885= IR_WB.Out20_16=>CU_WB.IRFunc1                         Premise(F617)
	S886= IR_WB.Out25_21=>CU_WB.IRFunc2                         Premise(F618)
	S887= IR_WB.Out31_26=>CU_WB.Op                              Premise(F619)
	S888= IR_WB.Out5_0=>CU_WB.IRFunc                            Premise(F620)
	S889= CtrlA_EX=0                                            Premise(F621)
	S890= [A_EX]=FU(a)                                          A_EX-Hold(S665,S889)
	S891= CtrlB_EX=0                                            Premise(F622)
	S892= [B_EX]={16{0},UIMM}                                   B_EX-Hold(S667,S891)
	S893= CtrlALUOut_MEM=0                                      Premise(F623)
	S894= [ALUOut_MEM]=FU(a)|{16{0},UIMM}                       ALUOut_MEM-Hold(S669,S893)
	S895= CtrlALUOut_DMMU1=1                                    Premise(F624)
	S896= [ALUOut_DMMU1]=FU(a)|{16{0},UIMM}                     ALUOut_DMMU1-Write(S743,S895)
	S897= CtrlALUOut_DMMU2=0                                    Premise(F625)
	S898= CtrlALUOut_WB=1                                       Premise(F626)
	S899= [ALUOut_WB]=FU(a)|{16{0},UIMM}                        ALUOut_WB-Write(S747,S898)
	S900= CtrlA_MEM=0                                           Premise(F627)
	S901= CtrlA_WB=1                                            Premise(F628)
	S902= CtrlB_MEM=0                                           Premise(F629)
	S903= CtrlB_WB=1                                            Premise(F630)
	S904= CtrlICache=0                                          Premise(F631)
	S905= ICache[line_addr]=IMemGet8Word({pid,addr})            ICache-Hold(S678,S904)
	S906= CtrlIMMU=0                                            Premise(F632)
	S907= CtrlIR_DMMU1=1                                        Premise(F633)
	S908= [IR_DMMU1]={13,rS,rT,UIMM}                            IR_DMMU1-Write(S837,S907)
	S909= CtrlIR_DMMU2=0                                        Premise(F634)
	S910= CtrlIR_EX=0                                           Premise(F635)
	S911= [IR_EX]={13,rS,rT,UIMM}                               IR_EX-Hold(S683,S910)
	S912= CtrlIR_ID=0                                           Premise(F636)
	S913= [IR_ID]={13,rS,rT,UIMM}                               IR_ID-Hold(S685,S912)
	S914= CtrlIR_IMMU=0                                         Premise(F637)
	S915= CtrlIR_MEM=0                                          Premise(F638)
	S916= [IR_MEM]={13,rS,rT,UIMM}                              IR_MEM-Hold(S688,S915)
	S917= CtrlIR_WB=1                                           Premise(F639)
	S918= [IR_WB]={13,rS,rT,UIMM}                               IR_WB-Write(S848,S917)
	S919= CtrlGPR=0                                             Premise(F640)
	S920= GPR[rS]=a                                             GPR-Hold(S691,S919)
	S921= CtrlIAddrReg=0                                        Premise(F641)
	S922= [IAddrReg]={pid,addr}                                 IAddrReg-Hold(S693,S921)
	S923= CtrlPC=0                                              Premise(F642)
	S924= CtrlPCInc=0                                           Premise(F643)
	S925= PC[CIA]=addr                                          PC-Hold(S696,S924)
	S926= PC[Out]=addr+4                                        PC-Hold(S697,S923,S924)
	S927= CtrlIMem=0                                            Premise(F644)
	S928= IMem[{pid,addr}]={13,rS,rT,UIMM}                      IMem-Hold(S699,S927)
	S929= CtrlICacheReg=0                                       Premise(F645)
	S930= CtrlASIDIn=0                                          Premise(F646)
	S931= CtrlCP0=0                                             Premise(F647)
	S932= CP0[ASID]=pid                                         CP0-Hold(S703,S931)
	S933= CtrlEPCIn=0                                           Premise(F648)
	S934= CtrlExCodeIn=0                                        Premise(F649)
	S935= CtrlIRMux=0                                           Premise(F650)

WB	S936= A_EX.Out=FU(a)                                        A_EX-Out(S890)
	S937= A_EX.Out1_0={FU(a)}[1:0]                              A_EX-Out(S890)
	S938= A_EX.Out4_0={FU(a)}[4:0]                              A_EX-Out(S890)
	S939= B_EX.Out={16{0},UIMM}                                 B_EX-Out(S892)
	S940= B_EX.Out1_0={{16{0},UIMM}}[1:0]                       B_EX-Out(S892)
	S941= B_EX.Out4_0={{16{0},UIMM}}[4:0]                       B_EX-Out(S892)
	S942= ALUOut_MEM.Out=FU(a)|{16{0},UIMM}                     ALUOut_MEM-Out(S894)
	S943= ALUOut_MEM.Out1_0={FU(a)|{16{0},UIMM}}[1:0]           ALUOut_MEM-Out(S894)
	S944= ALUOut_MEM.Out4_0={FU(a)|{16{0},UIMM}}[4:0]           ALUOut_MEM-Out(S894)
	S945= ALUOut_DMMU1.Out=FU(a)|{16{0},UIMM}                   ALUOut_DMMU1-Out(S896)
	S946= ALUOut_DMMU1.Out1_0={FU(a)|{16{0},UIMM}}[1:0]         ALUOut_DMMU1-Out(S896)
	S947= ALUOut_DMMU1.Out4_0={FU(a)|{16{0},UIMM}}[4:0]         ALUOut_DMMU1-Out(S896)
	S948= ALUOut_WB.Out=FU(a)|{16{0},UIMM}                      ALUOut_WB-Out(S899)
	S949= ALUOut_WB.Out1_0={FU(a)|{16{0},UIMM}}[1:0]            ALUOut_WB-Out(S899)
	S950= ALUOut_WB.Out4_0={FU(a)|{16{0},UIMM}}[4:0]            ALUOut_WB-Out(S899)
	S951= IR_DMMU1.Out={13,rS,rT,UIMM}                          IR_DMMU1-Out(S908)
	S952= IR_DMMU1.Out31_26=13                                  IR_DMMU1-Out(S908)
	S953= IR_DMMU1.Out25_21=rS                                  IR_DMMU1-Out(S908)
	S954= IR_DMMU1.Out20_16=rT                                  IR_DMMU1-Out(S908)
	S955= IR_DMMU1.Out15_0=UIMM                                 IR_DMMU1-Out(S908)
	S956= IR_EX.Out={13,rS,rT,UIMM}                             IR_EX-Out(S911)
	S957= IR_EX.Out31_26=13                                     IR_EX-Out(S911)
	S958= IR_EX.Out25_21=rS                                     IR_EX-Out(S911)
	S959= IR_EX.Out20_16=rT                                     IR_EX-Out(S911)
	S960= IR_EX.Out15_0=UIMM                                    IR_EX-Out(S911)
	S961= IR_ID.Out={13,rS,rT,UIMM}                             IR-Out(S913)
	S962= IR_ID.Out31_26=13                                     IR-Out(S913)
	S963= IR_ID.Out25_21=rS                                     IR-Out(S913)
	S964= IR_ID.Out20_16=rT                                     IR-Out(S913)
	S965= IR_ID.Out15_0=UIMM                                    IR-Out(S913)
	S966= IR_MEM.Out={13,rS,rT,UIMM}                            IR_MEM-Out(S916)
	S967= IR_MEM.Out31_26=13                                    IR_MEM-Out(S916)
	S968= IR_MEM.Out25_21=rS                                    IR_MEM-Out(S916)
	S969= IR_MEM.Out20_16=rT                                    IR_MEM-Out(S916)
	S970= IR_MEM.Out15_0=UIMM                                   IR_MEM-Out(S916)
	S971= IR_WB.Out={13,rS,rT,UIMM}                             IR-Out(S918)
	S972= IR_WB.Out31_26=13                                     IR-Out(S918)
	S973= IR_WB.Out25_21=rS                                     IR-Out(S918)
	S974= IR_WB.Out20_16=rT                                     IR-Out(S918)
	S975= IR_WB.Out15_0=UIMM                                    IR-Out(S918)
	S976= IAddrReg.Out={pid,addr}                               IAddrReg-Out(S922)
	S977= IAddrReg.Out1_0={{pid,addr}}[1:0]                     IAddrReg-Out(S922)
	S978= IAddrReg.Out4_0={{pid,addr}}[4:0]                     IAddrReg-Out(S922)
	S979= PC.CIA=addr                                           PC-Out(S925)
	S980= PC.CIA31_28=addr[31:28]                               PC-Out(S925)
	S981= PC.Out=addr+4                                         PC-Out(S926)
	S982= CP0.ASID=pid                                          CP0-Read-ASID(S932)
	S983= A_EX.Out=>ALU.A                                       Premise(F909)
	S984= ALU.A=FU(a)                                           Path(S936,S983)
	S985= B_EX.Out=>ALU.B                                       Premise(F910)
	S986= ALU.B={16{0},UIMM}                                    Path(S939,S985)
	S987= ALUOut_MEM.Out=>ALUOut_DMMU1.In                       Premise(F911)
	S988= ALUOut_DMMU1.In=FU(a)|{16{0},UIMM}                    Path(S942,S987)
	S989= ALU.Out=>ALUOut_MEM.In                                Premise(F912)
	S990= ALUOut_DMMU2.Out=>ALUOut_WB.In                        Premise(F913)
	S991= ALUOut_MEM.Out=>ALUOut_WB.In                          Premise(F914)
	S992= ALUOut_WB.In=FU(a)|{16{0},UIMM}                       Path(S942,S991)
	S993= FU.OutID1=>A_EX.In                                    Premise(F915)
	S994= A_MEM.Out=>A_WB.In                                    Premise(F916)
	S995= LIMMEXT.Out=>B_EX.In                                  Premise(F917)
	S996= B_MEM.Out=>B_WB.In                                    Premise(F918)
	S997= CU_MEM.ICacheHitOut=>CU_DMMU1.ICacheHit               Premise(F919)
	S998= CU_MEM.IMMUHitOut=>CU_DMMU1.IMMUHit                   Premise(F920)
	S999= CU_ID.ICacheHitOut=>CU_EX.ICacheHit                   Premise(F921)
	S1000= CU_ID.IMMUHitOut=>CU_EX.IMMUHit                      Premise(F922)
	S1001= FU.Bub_ID=>CU_ID.Bub                                 Premise(F923)
	S1002= FU.Halt_ID=>CU_ID.Halt                               Premise(F924)
	S1003= CU_IF.ICacheHitOut=>CU_ID.ICacheHit                  Premise(F925)
	S1004= CU_IF.IMMUHitOut=>CU_ID.IMMUHit                      Premise(F926)
	S1005= FU.Bub_IF=>CU_IF.Bub                                 Premise(F927)
	S1006= FU.Halt_IF=>CU_IF.Halt                               Premise(F928)
	S1007= ICache.Hit=>CU_IF.ICacheHit                          Premise(F929)
	S1008= IMMU.Hit=>CU_IF.IMMUHit                              Premise(F930)
	S1009= FU.Bub_IMMU=>CU_IMMU.Bub                             Premise(F931)
	S1010= FU.Halt_IMMU=>CU_IMMU.Halt                           Premise(F932)
	S1011= CU_ID.ICacheHitOut=>CU_IMMU.ICacheHit                Premise(F933)
	S1012= CU_IF.ICacheHitOut=>CU_IMMU.ICacheHit                Premise(F934)
	S1013= CU_ID.IMMUHitOut=>CU_IMMU.IMMUHit                    Premise(F935)
	S1014= CU_IF.IMMUHitOut=>CU_IMMU.IMMUHit                    Premise(F936)
	S1015= CU_EX.ICacheHitOut=>CU_MEM.ICacheHit                 Premise(F937)
	S1016= CU_EX.IMMUHitOut=>CU_MEM.IMMUHit                     Premise(F938)
	S1017= CU_DMMU2.ICacheHitOut=>CU_WB.ICacheHit               Premise(F939)
	S1018= CU_MEM.ICacheHitOut=>CU_WB.ICacheHit                 Premise(F940)
	S1019= CU_DMMU2.IMMUHitOut=>CU_WB.IMMUHit                   Premise(F941)
	S1020= CU_MEM.IMMUHitOut=>CU_WB.IMMUHit                     Premise(F942)
	S1021= ICache.Hit=>FU.ICacheHit                             Premise(F943)
	S1022= IR_DMMU2.Out=>FU.IR_DMMU2                            Premise(F944)
	S1023= IR_EX.Out=>FU.IR_EX                                  Premise(F945)
	S1024= FU.IR_EX={13,rS,rT,UIMM}                             Path(S956,S1023)
	S1025= IR_ID.Out=>FU.IR_ID                                  Premise(F946)
	S1026= FU.IR_ID={13,rS,rT,UIMM}                             Path(S961,S1025)
	S1027= IR_IMMU.Out=>FU.IR_IMMU                              Premise(F947)
	S1028= IR_MEM.Out=>FU.IR_MEM                                Premise(F948)
	S1029= FU.IR_MEM={13,rS,rT,UIMM}                            Path(S966,S1028)
	S1030= IR_WB.Out=>FU.IR_WB                                  Premise(F949)
	S1031= FU.IR_WB={13,rS,rT,UIMM}                             Path(S971,S1030)
	S1032= ALUOut_DMMU2.Out=>FU.InDMMU2                         Premise(F950)
	S1033= IR_DMMU2.Out20_16=>FU.InDMMU2_WReg                   Premise(F951)
	S1034= ALU.Out=>FU.InEX                                     Premise(F952)
	S1035= IR_EX.Out20_16=>FU.InEX_WReg                         Premise(F953)
	S1036= FU.InEX_WReg=rT                                      Path(S959,S1035)
	S1037= GPR.Rdata1=>FU.InID1                                 Premise(F954)
	S1038= IR_ID.Out25_21=>FU.InID1_RReg                        Premise(F955)
	S1039= FU.InID1_RReg=rS                                     Path(S963,S1038)
	S1040= ALUOut_MEM.Out=>FU.InMEM                             Premise(F956)
	S1041= FU.InMEM=FU(a)|{16{0},UIMM}                          Path(S942,S1040)
	S1042= IR_MEM.Out20_16=>FU.InMEM_WReg                       Premise(F957)
	S1043= FU.InMEM_WReg=rT                                     Path(S969,S1042)
	S1044= ALUOut_WB.Out=>FU.InWB                               Premise(F958)
	S1045= FU.InWB=FU(a)|{16{0},UIMM}                           Path(S948,S1044)
	S1046= IR_WB.Out20_16=>FU.InWB_WReg                         Premise(F959)
	S1047= FU.InWB_WReg=rT                                      Path(S974,S1046)
	S1048= IR_ID.Out25_21=>GPR.RReg1                            Premise(F960)
	S1049= GPR.RReg1=rS                                         Path(S963,S1048)
	S1050= GPR.Rdata1=a                                         GPR-Read(S1049,S920)
	S1051= FU.InID1=a                                           Path(S1050,S1037)
	S1052= FU.OutID1=FU(a)                                      FU-Forward(S1051)
	S1053= A_EX.In=FU(a)                                        Path(S1052,S993)
	S1054= ALUOut_WB.Out=>GPR.WData                             Premise(F961)
	S1055= GPR.WData=FU(a)|{16{0},UIMM}                         Path(S948,S1054)
	S1056= IR_WB.Out20_16=>GPR.WReg                             Premise(F962)
	S1057= GPR.WReg=rT                                          Path(S974,S1056)
	S1058= IMMU.Addr=>IAddrReg.In                               Premise(F963)
	S1059= PC.Out=>ICache.IEA                                   Premise(F964)
	S1060= ICache.IEA=addr+4                                    Path(S981,S1059)
	S1061= ICache.Hit=ICacheHit(addr+4)                         ICache-Search(S1060)
	S1062= CU_IF.ICacheHit=ICacheHit(addr+4)                    Path(S1061,S1007)
	S1063= FU.ICacheHit=ICacheHit(addr+4)                       Path(S1061,S1021)
	S1064= PC.Out=>ICache.IEA                                   Premise(F965)
	S1065= IMem.MEM8WordOut=>ICache.WData                       Premise(F966)
	S1066= ICache.Out=>ICacheReg.In                             Premise(F967)
	S1067= PC.Out=>IMMU.IEA                                     Premise(F968)
	S1068= IMMU.IEA=addr+4                                      Path(S981,S1067)
	S1069= CP0.ASID=>IMMU.PID                                   Premise(F969)
	S1070= IMMU.PID=pid                                         Path(S982,S1069)
	S1071= IMMU.Addr={pid,addr+4}                               IMMU-Search(S1070,S1068)
	S1072= IAddrReg.In={pid,addr+4}                             Path(S1071,S1058)
	S1073= IMMU.Hit=IMMUHit(pid,addr+4)                         IMMU-Search(S1070,S1068)
	S1074= CU_IF.IMMUHit=IMMUHit(pid,addr+4)                    Path(S1073,S1008)
	S1075= IAddrReg.Out=>IMem.RAddr                             Premise(F970)
	S1076= IMem.RAddr={pid,addr}                                Path(S976,S1075)
	S1077= IMem.Out={13,rS,rT,UIMM}                             IMem-Read(S1076,S928)
	S1078= IMem.MEM8WordOut=IMemGet8Word({pid,addr})            IMem-Read(S1076,S928)
	S1079= ICache.WData=IMemGet8Word({pid,addr})                Path(S1078,S1065)
	S1080= ICacheReg.Out=>IRMux.CacheData                       Premise(F971)
	S1081= CU_IMMU.ICacheHit=>IRMux.CacheSel                    Premise(F972)
	S1082= IMem.Out=>IRMux.MemData                              Premise(F973)
	S1083= IRMux.MemData={13,rS,rT,UIMM}                        Path(S1077,S1082)
	S1084= IRMux.Out={13,rS,rT,UIMM}                            IRMux-Select2(S1083)
	S1085= CU_IMMU.IMMUHit=>IRMux.MemSel                        Premise(F974)
	S1086= IR_MEM.Out=>IR_DMMU1.In                              Premise(F975)
	S1087= IR_DMMU1.In={13,rS,rT,UIMM}                          Path(S966,S1086)
	S1088= IR_ID.Out=>IR_EX.In                                  Premise(F976)
	S1089= IR_EX.In={13,rS,rT,UIMM}                             Path(S961,S1088)
	S1090= ICache.Out=>IR_ID.In                                 Premise(F977)
	S1091= IRMux.Out=>IR_ID.In                                  Premise(F978)
	S1092= IR_ID.In={13,rS,rT,UIMM}                             Path(S1084,S1091)
	S1093= ICache.Out=>IR_IMMU.In                               Premise(F979)
	S1094= IR_EX.Out=>IR_MEM.In                                 Premise(F980)
	S1095= IR_MEM.In={13,rS,rT,UIMM}                            Path(S956,S1094)
	S1096= IR_DMMU2.Out=>IR_WB.In                               Premise(F981)
	S1097= IR_MEM.Out=>IR_WB.In                                 Premise(F982)
	S1098= IR_WB.In={13,rS,rT,UIMM}                             Path(S966,S1097)
	S1099= IR_ID.Out15_0=>LIMMEXT.In                            Premise(F983)
	S1100= LIMMEXT.In=UIMM                                      Path(S965,S1099)
	S1101= LIMMEXT.Out={16{0},UIMM}                             LIMMEXT(S1100)
	S1102= B_EX.In={16{0},UIMM}                                 Path(S1101,S995)
	S1103= IR_DMMU1.Out20_16=>CU_DMMU1.IRFunc1                  Premise(F984)
	S1104= CU_DMMU1.IRFunc1=rT                                  Path(S954,S1103)
	S1105= IR_DMMU1.Out25_21=>CU_DMMU1.IRFunc2                  Premise(F985)
	S1106= CU_DMMU1.IRFunc2=rS                                  Path(S953,S1105)
	S1107= IR_DMMU1.Out31_26=>CU_DMMU1.Op                       Premise(F986)
	S1108= CU_DMMU1.Op=13                                       Path(S952,S1107)
	S1109= CU_DMMU1.Func=alu_add                                CU_DMMU1(S1108)
	S1110= IR_DMMU1.Out5_0=>CU_DMMU1.IRFunc                     Premise(F987)
	S1111= IR_DMMU2.Out20_16=>CU_DMMU2.IRFunc1                  Premise(F988)
	S1112= IR_DMMU2.Out25_21=>CU_DMMU2.IRFunc2                  Premise(F989)
	S1113= IR_DMMU2.Out31_26=>CU_DMMU2.Op                       Premise(F990)
	S1114= IR_DMMU2.Out5_0=>CU_DMMU2.IRFunc                     Premise(F991)
	S1115= IR_EX.Out20_16=>CU_EX.IRFunc1                        Premise(F992)
	S1116= CU_EX.IRFunc1=rT                                     Path(S959,S1115)
	S1117= IR_EX.Out25_21=>CU_EX.IRFunc2                        Premise(F993)
	S1118= CU_EX.IRFunc2=rS                                     Path(S958,S1117)
	S1119= IR_EX.Out31_26=>CU_EX.Op                             Premise(F994)
	S1120= CU_EX.Op=13                                          Path(S957,S1119)
	S1121= CU_EX.Func=alu_add                                   CU_EX(S1120)
	S1122= IR_EX.Out5_0=>CU_EX.IRFunc                           Premise(F995)
	S1123= IR_ID.Out20_16=>CU_ID.IRFunc1                        Premise(F996)
	S1124= CU_ID.IRFunc1=rT                                     Path(S964,S1123)
	S1125= IR_ID.Out25_21=>CU_ID.IRFunc2                        Premise(F997)
	S1126= CU_ID.IRFunc2=rS                                     Path(S963,S1125)
	S1127= IR_ID.Out31_26=>CU_ID.Op                             Premise(F998)
	S1128= CU_ID.Op=13                                          Path(S962,S1127)
	S1129= CU_ID.Func=alu_add                                   CU_ID(S1128)
	S1130= IR_ID.Out5_0=>CU_ID.IRFunc                           Premise(F999)
	S1131= IR_MEM.Out20_16=>CU_MEM.IRFunc1                      Premise(F1000)
	S1132= CU_MEM.IRFunc1=rT                                    Path(S969,S1131)
	S1133= IR_MEM.Out25_21=>CU_MEM.IRFunc2                      Premise(F1001)
	S1134= CU_MEM.IRFunc2=rS                                    Path(S968,S1133)
	S1135= IR_MEM.Out31_26=>CU_MEM.Op                           Premise(F1002)
	S1136= CU_MEM.Op=13                                         Path(S967,S1135)
	S1137= CU_MEM.Func=alu_add                                  CU_MEM(S1136)
	S1138= IR_MEM.Out5_0=>CU_MEM.IRFunc                         Premise(F1003)
	S1139= IR_WB.Out20_16=>CU_WB.IRFunc1                        Premise(F1004)
	S1140= CU_WB.IRFunc1=rT                                     Path(S974,S1139)
	S1141= IR_WB.Out25_21=>CU_WB.IRFunc2                        Premise(F1005)
	S1142= CU_WB.IRFunc2=rS                                     Path(S973,S1141)
	S1143= IR_WB.Out31_26=>CU_WB.Op                             Premise(F1006)
	S1144= CU_WB.Op=13                                          Path(S972,S1143)
	S1145= CU_WB.Func=alu_add                                   CU_WB(S1144)
	S1146= IR_WB.Out5_0=>CU_WB.IRFunc                           Premise(F1007)
	S1147= CtrlA_EX=0                                           Premise(F1008)
	S1148= [A_EX]=FU(a)                                         A_EX-Hold(S890,S1147)
	S1149= CtrlB_EX=0                                           Premise(F1009)
	S1150= [B_EX]={16{0},UIMM}                                  B_EX-Hold(S892,S1149)
	S1151= CtrlALUOut_MEM=0                                     Premise(F1010)
	S1152= [ALUOut_MEM]=FU(a)|{16{0},UIMM}                      ALUOut_MEM-Hold(S894,S1151)
	S1153= CtrlALUOut_DMMU1=0                                   Premise(F1011)
	S1154= [ALUOut_DMMU1]=FU(a)|{16{0},UIMM}                    ALUOut_DMMU1-Hold(S896,S1153)
	S1155= CtrlALUOut_DMMU2=0                                   Premise(F1012)
	S1156= CtrlALUOut_WB=0                                      Premise(F1013)
	S1157= [ALUOut_WB]=FU(a)|{16{0},UIMM}                       ALUOut_WB-Hold(S899,S1156)
	S1158= CtrlA_MEM=0                                          Premise(F1014)
	S1159= CtrlA_WB=0                                           Premise(F1015)
	S1160= CtrlB_MEM=0                                          Premise(F1016)
	S1161= CtrlB_WB=0                                           Premise(F1017)
	S1162= CtrlICache=0                                         Premise(F1018)
	S1163= ICache[line_addr]=IMemGet8Word({pid,addr})           ICache-Hold(S905,S1162)
	S1164= CtrlIMMU=0                                           Premise(F1019)
	S1165= CtrlIR_DMMU1=0                                       Premise(F1020)
	S1166= [IR_DMMU1]={13,rS,rT,UIMM}                           IR_DMMU1-Hold(S908,S1165)
	S1167= CtrlIR_DMMU2=0                                       Premise(F1021)
	S1168= CtrlIR_EX=0                                          Premise(F1022)
	S1169= [IR_EX]={13,rS,rT,UIMM}                              IR_EX-Hold(S911,S1168)
	S1170= CtrlIR_ID=0                                          Premise(F1023)
	S1171= [IR_ID]={13,rS,rT,UIMM}                              IR_ID-Hold(S913,S1170)
	S1172= CtrlIR_IMMU=0                                        Premise(F1024)
	S1173= CtrlIR_MEM=0                                         Premise(F1025)
	S1174= [IR_MEM]={13,rS,rT,UIMM}                             IR_MEM-Hold(S916,S1173)
	S1175= CtrlIR_WB=0                                          Premise(F1026)
	S1176= [IR_WB]={13,rS,rT,UIMM}                              IR_WB-Hold(S918,S1175)
	S1177= CtrlGPR=1                                            Premise(F1027)
	S1178= GPR[rT]=FU(a)|{16{0},UIMM}                           GPR-Write(S1057,S1055,S1177)
	S1179= CtrlIAddrReg=0                                       Premise(F1028)
	S1180= [IAddrReg]={pid,addr}                                IAddrReg-Hold(S922,S1179)
	S1181= CtrlPC=0                                             Premise(F1029)
	S1182= CtrlPCInc=0                                          Premise(F1030)
	S1183= PC[CIA]=addr                                         PC-Hold(S925,S1182)
	S1184= PC[Out]=addr+4                                       PC-Hold(S926,S1181,S1182)
	S1185= CtrlIMem=0                                           Premise(F1031)
	S1186= IMem[{pid,addr}]={13,rS,rT,UIMM}                     IMem-Hold(S928,S1185)
	S1187= CtrlICacheReg=0                                      Premise(F1032)
	S1188= CtrlASIDIn=0                                         Premise(F1033)
	S1189= CtrlCP0=0                                            Premise(F1034)
	S1190= CP0[ASID]=pid                                        CP0-Hold(S932,S1189)
	S1191= CtrlEPCIn=0                                          Premise(F1035)
	S1192= CtrlExCodeIn=0                                       Premise(F1036)
	S1193= CtrlIRMux=0                                          Premise(F1037)

POST	S1148= [A_EX]=FU(a)                                         A_EX-Hold(S890,S1147)
	S1150= [B_EX]={16{0},UIMM}                                  B_EX-Hold(S892,S1149)
	S1152= [ALUOut_MEM]=FU(a)|{16{0},UIMM}                      ALUOut_MEM-Hold(S894,S1151)
	S1154= [ALUOut_DMMU1]=FU(a)|{16{0},UIMM}                    ALUOut_DMMU1-Hold(S896,S1153)
	S1157= [ALUOut_WB]=FU(a)|{16{0},UIMM}                       ALUOut_WB-Hold(S899,S1156)
	S1163= ICache[line_addr]=IMemGet8Word({pid,addr})           ICache-Hold(S905,S1162)
	S1166= [IR_DMMU1]={13,rS,rT,UIMM}                           IR_DMMU1-Hold(S908,S1165)
	S1169= [IR_EX]={13,rS,rT,UIMM}                              IR_EX-Hold(S911,S1168)
	S1171= [IR_ID]={13,rS,rT,UIMM}                              IR_ID-Hold(S913,S1170)
	S1174= [IR_MEM]={13,rS,rT,UIMM}                             IR_MEM-Hold(S916,S1173)
	S1176= [IR_WB]={13,rS,rT,UIMM}                              IR_WB-Hold(S918,S1175)
	S1178= GPR[rT]=FU(a)|{16{0},UIMM}                           GPR-Write(S1057,S1055,S1177)
	S1180= [IAddrReg]={pid,addr}                                IAddrReg-Hold(S922,S1179)
	S1183= PC[CIA]=addr                                         PC-Hold(S925,S1182)
	S1184= PC[Out]=addr+4                                       PC-Hold(S926,S1181,S1182)
	S1186= IMem[{pid,addr}]={13,rS,rT,UIMM}                     IMem-Hold(S928,S1185)
	S1190= CP0[ASID]=pid                                        CP0-Hold(S932,S1189)

