
Nucleo-F401RE-ECE198.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000194  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00004a54  08000198  08000198  00010198  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000001f8  08004bf0  08004bf0  00014bf0  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08004de8  08004de8  00020070  2**0
                  CONTENTS
  4 .ARM          00000008  08004de8  08004de8  00014de8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08004df0  08004df0  00020070  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08004df0  08004df0  00014df0  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08004df4  08004df4  00014df4  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000070  20000000  08004df8  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          000000f8  20000070  08004e68  00020070  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  20000168  08004e68  00020168  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  00020070  2**0
                  CONTENTS, READONLY
 12 .debug_info   0000c323  00000000  00000000  000200a0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00001826  00000000  00000000  0002c3c3  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00000b80  00000000  00000000  0002dbf0  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_ranges 00000af8  00000000  00000000  0002e770  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  000162d1  00000000  00000000  0002f268  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0000cb2e  00000000  00000000  00045539  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    0008da80  00000000  00000000  00052067  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000050  00000000  00000000  000dfae7  2**0
                  CONTENTS, READONLY
 20 .debug_frame  000035e0  00000000  00000000  000dfb38  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000198 <__do_global_dtors_aux>:
 8000198:	b510      	push	{r4, lr}
 800019a:	4c05      	ldr	r4, [pc, #20]	; (80001b0 <__do_global_dtors_aux+0x18>)
 800019c:	7823      	ldrb	r3, [r4, #0]
 800019e:	b933      	cbnz	r3, 80001ae <__do_global_dtors_aux+0x16>
 80001a0:	4b04      	ldr	r3, [pc, #16]	; (80001b4 <__do_global_dtors_aux+0x1c>)
 80001a2:	b113      	cbz	r3, 80001aa <__do_global_dtors_aux+0x12>
 80001a4:	4804      	ldr	r0, [pc, #16]	; (80001b8 <__do_global_dtors_aux+0x20>)
 80001a6:	f3af 8000 	nop.w
 80001aa:	2301      	movs	r3, #1
 80001ac:	7023      	strb	r3, [r4, #0]
 80001ae:	bd10      	pop	{r4, pc}
 80001b0:	20000070 	.word	0x20000070
 80001b4:	00000000 	.word	0x00000000
 80001b8:	08004bd4 	.word	0x08004bd4

080001bc <frame_dummy>:
 80001bc:	b508      	push	{r3, lr}
 80001be:	4b03      	ldr	r3, [pc, #12]	; (80001cc <frame_dummy+0x10>)
 80001c0:	b11b      	cbz	r3, 80001ca <frame_dummy+0xe>
 80001c2:	4903      	ldr	r1, [pc, #12]	; (80001d0 <frame_dummy+0x14>)
 80001c4:	4803      	ldr	r0, [pc, #12]	; (80001d4 <frame_dummy+0x18>)
 80001c6:	f3af 8000 	nop.w
 80001ca:	bd08      	pop	{r3, pc}
 80001cc:	00000000 	.word	0x00000000
 80001d0:	20000074 	.word	0x20000074
 80001d4:	08004bd4 	.word	0x08004bd4

080001d8 <__aeabi_drsub>:
 80001d8:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 80001dc:	e002      	b.n	80001e4 <__adddf3>
 80001de:	bf00      	nop

080001e0 <__aeabi_dsub>:
 80001e0:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

080001e4 <__adddf3>:
 80001e4:	b530      	push	{r4, r5, lr}
 80001e6:	ea4f 0441 	mov.w	r4, r1, lsl #1
 80001ea:	ea4f 0543 	mov.w	r5, r3, lsl #1
 80001ee:	ea94 0f05 	teq	r4, r5
 80001f2:	bf08      	it	eq
 80001f4:	ea90 0f02 	teqeq	r0, r2
 80001f8:	bf1f      	itttt	ne
 80001fa:	ea54 0c00 	orrsne.w	ip, r4, r0
 80001fe:	ea55 0c02 	orrsne.w	ip, r5, r2
 8000202:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 8000206:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 800020a:	f000 80e2 	beq.w	80003d2 <__adddf3+0x1ee>
 800020e:	ea4f 5454 	mov.w	r4, r4, lsr #21
 8000212:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 8000216:	bfb8      	it	lt
 8000218:	426d      	neglt	r5, r5
 800021a:	dd0c      	ble.n	8000236 <__adddf3+0x52>
 800021c:	442c      	add	r4, r5
 800021e:	ea80 0202 	eor.w	r2, r0, r2
 8000222:	ea81 0303 	eor.w	r3, r1, r3
 8000226:	ea82 0000 	eor.w	r0, r2, r0
 800022a:	ea83 0101 	eor.w	r1, r3, r1
 800022e:	ea80 0202 	eor.w	r2, r0, r2
 8000232:	ea81 0303 	eor.w	r3, r1, r3
 8000236:	2d36      	cmp	r5, #54	; 0x36
 8000238:	bf88      	it	hi
 800023a:	bd30      	pophi	{r4, r5, pc}
 800023c:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000240:	ea4f 3101 	mov.w	r1, r1, lsl #12
 8000244:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 8000248:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 800024c:	d002      	beq.n	8000254 <__adddf3+0x70>
 800024e:	4240      	negs	r0, r0
 8000250:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000254:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 8000258:	ea4f 3303 	mov.w	r3, r3, lsl #12
 800025c:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000260:	d002      	beq.n	8000268 <__adddf3+0x84>
 8000262:	4252      	negs	r2, r2
 8000264:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000268:	ea94 0f05 	teq	r4, r5
 800026c:	f000 80a7 	beq.w	80003be <__adddf3+0x1da>
 8000270:	f1a4 0401 	sub.w	r4, r4, #1
 8000274:	f1d5 0e20 	rsbs	lr, r5, #32
 8000278:	db0d      	blt.n	8000296 <__adddf3+0xb2>
 800027a:	fa02 fc0e 	lsl.w	ip, r2, lr
 800027e:	fa22 f205 	lsr.w	r2, r2, r5
 8000282:	1880      	adds	r0, r0, r2
 8000284:	f141 0100 	adc.w	r1, r1, #0
 8000288:	fa03 f20e 	lsl.w	r2, r3, lr
 800028c:	1880      	adds	r0, r0, r2
 800028e:	fa43 f305 	asr.w	r3, r3, r5
 8000292:	4159      	adcs	r1, r3
 8000294:	e00e      	b.n	80002b4 <__adddf3+0xd0>
 8000296:	f1a5 0520 	sub.w	r5, r5, #32
 800029a:	f10e 0e20 	add.w	lr, lr, #32
 800029e:	2a01      	cmp	r2, #1
 80002a0:	fa03 fc0e 	lsl.w	ip, r3, lr
 80002a4:	bf28      	it	cs
 80002a6:	f04c 0c02 	orrcs.w	ip, ip, #2
 80002aa:	fa43 f305 	asr.w	r3, r3, r5
 80002ae:	18c0      	adds	r0, r0, r3
 80002b0:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 80002b4:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80002b8:	d507      	bpl.n	80002ca <__adddf3+0xe6>
 80002ba:	f04f 0e00 	mov.w	lr, #0
 80002be:	f1dc 0c00 	rsbs	ip, ip, #0
 80002c2:	eb7e 0000 	sbcs.w	r0, lr, r0
 80002c6:	eb6e 0101 	sbc.w	r1, lr, r1
 80002ca:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 80002ce:	d31b      	bcc.n	8000308 <__adddf3+0x124>
 80002d0:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 80002d4:	d30c      	bcc.n	80002f0 <__adddf3+0x10c>
 80002d6:	0849      	lsrs	r1, r1, #1
 80002d8:	ea5f 0030 	movs.w	r0, r0, rrx
 80002dc:	ea4f 0c3c 	mov.w	ip, ip, rrx
 80002e0:	f104 0401 	add.w	r4, r4, #1
 80002e4:	ea4f 5244 	mov.w	r2, r4, lsl #21
 80002e8:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 80002ec:	f080 809a 	bcs.w	8000424 <__adddf3+0x240>
 80002f0:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 80002f4:	bf08      	it	eq
 80002f6:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80002fa:	f150 0000 	adcs.w	r0, r0, #0
 80002fe:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 8000302:	ea41 0105 	orr.w	r1, r1, r5
 8000306:	bd30      	pop	{r4, r5, pc}
 8000308:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 800030c:	4140      	adcs	r0, r0
 800030e:	eb41 0101 	adc.w	r1, r1, r1
 8000312:	3c01      	subs	r4, #1
 8000314:	bf28      	it	cs
 8000316:	f5b1 1f80 	cmpcs.w	r1, #1048576	; 0x100000
 800031a:	d2e9      	bcs.n	80002f0 <__adddf3+0x10c>
 800031c:	f091 0f00 	teq	r1, #0
 8000320:	bf04      	itt	eq
 8000322:	4601      	moveq	r1, r0
 8000324:	2000      	moveq	r0, #0
 8000326:	fab1 f381 	clz	r3, r1
 800032a:	bf08      	it	eq
 800032c:	3320      	addeq	r3, #32
 800032e:	f1a3 030b 	sub.w	r3, r3, #11
 8000332:	f1b3 0220 	subs.w	r2, r3, #32
 8000336:	da0c      	bge.n	8000352 <__adddf3+0x16e>
 8000338:	320c      	adds	r2, #12
 800033a:	dd08      	ble.n	800034e <__adddf3+0x16a>
 800033c:	f102 0c14 	add.w	ip, r2, #20
 8000340:	f1c2 020c 	rsb	r2, r2, #12
 8000344:	fa01 f00c 	lsl.w	r0, r1, ip
 8000348:	fa21 f102 	lsr.w	r1, r1, r2
 800034c:	e00c      	b.n	8000368 <__adddf3+0x184>
 800034e:	f102 0214 	add.w	r2, r2, #20
 8000352:	bfd8      	it	le
 8000354:	f1c2 0c20 	rsble	ip, r2, #32
 8000358:	fa01 f102 	lsl.w	r1, r1, r2
 800035c:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000360:	bfdc      	itt	le
 8000362:	ea41 010c 	orrle.w	r1, r1, ip
 8000366:	4090      	lslle	r0, r2
 8000368:	1ae4      	subs	r4, r4, r3
 800036a:	bfa2      	ittt	ge
 800036c:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000370:	4329      	orrge	r1, r5
 8000372:	bd30      	popge	{r4, r5, pc}
 8000374:	ea6f 0404 	mvn.w	r4, r4
 8000378:	3c1f      	subs	r4, #31
 800037a:	da1c      	bge.n	80003b6 <__adddf3+0x1d2>
 800037c:	340c      	adds	r4, #12
 800037e:	dc0e      	bgt.n	800039e <__adddf3+0x1ba>
 8000380:	f104 0414 	add.w	r4, r4, #20
 8000384:	f1c4 0220 	rsb	r2, r4, #32
 8000388:	fa20 f004 	lsr.w	r0, r0, r4
 800038c:	fa01 f302 	lsl.w	r3, r1, r2
 8000390:	ea40 0003 	orr.w	r0, r0, r3
 8000394:	fa21 f304 	lsr.w	r3, r1, r4
 8000398:	ea45 0103 	orr.w	r1, r5, r3
 800039c:	bd30      	pop	{r4, r5, pc}
 800039e:	f1c4 040c 	rsb	r4, r4, #12
 80003a2:	f1c4 0220 	rsb	r2, r4, #32
 80003a6:	fa20 f002 	lsr.w	r0, r0, r2
 80003aa:	fa01 f304 	lsl.w	r3, r1, r4
 80003ae:	ea40 0003 	orr.w	r0, r0, r3
 80003b2:	4629      	mov	r1, r5
 80003b4:	bd30      	pop	{r4, r5, pc}
 80003b6:	fa21 f004 	lsr.w	r0, r1, r4
 80003ba:	4629      	mov	r1, r5
 80003bc:	bd30      	pop	{r4, r5, pc}
 80003be:	f094 0f00 	teq	r4, #0
 80003c2:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 80003c6:	bf06      	itte	eq
 80003c8:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 80003cc:	3401      	addeq	r4, #1
 80003ce:	3d01      	subne	r5, #1
 80003d0:	e74e      	b.n	8000270 <__adddf3+0x8c>
 80003d2:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80003d6:	bf18      	it	ne
 80003d8:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80003dc:	d029      	beq.n	8000432 <__adddf3+0x24e>
 80003de:	ea94 0f05 	teq	r4, r5
 80003e2:	bf08      	it	eq
 80003e4:	ea90 0f02 	teqeq	r0, r2
 80003e8:	d005      	beq.n	80003f6 <__adddf3+0x212>
 80003ea:	ea54 0c00 	orrs.w	ip, r4, r0
 80003ee:	bf04      	itt	eq
 80003f0:	4619      	moveq	r1, r3
 80003f2:	4610      	moveq	r0, r2
 80003f4:	bd30      	pop	{r4, r5, pc}
 80003f6:	ea91 0f03 	teq	r1, r3
 80003fa:	bf1e      	ittt	ne
 80003fc:	2100      	movne	r1, #0
 80003fe:	2000      	movne	r0, #0
 8000400:	bd30      	popne	{r4, r5, pc}
 8000402:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 8000406:	d105      	bne.n	8000414 <__adddf3+0x230>
 8000408:	0040      	lsls	r0, r0, #1
 800040a:	4149      	adcs	r1, r1
 800040c:	bf28      	it	cs
 800040e:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 8000412:	bd30      	pop	{r4, r5, pc}
 8000414:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 8000418:	bf3c      	itt	cc
 800041a:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 800041e:	bd30      	popcc	{r4, r5, pc}
 8000420:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000424:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 8000428:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 800042c:	f04f 0000 	mov.w	r0, #0
 8000430:	bd30      	pop	{r4, r5, pc}
 8000432:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 8000436:	bf1a      	itte	ne
 8000438:	4619      	movne	r1, r3
 800043a:	4610      	movne	r0, r2
 800043c:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 8000440:	bf1c      	itt	ne
 8000442:	460b      	movne	r3, r1
 8000444:	4602      	movne	r2, r0
 8000446:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 800044a:	bf06      	itte	eq
 800044c:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 8000450:	ea91 0f03 	teqeq	r1, r3
 8000454:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 8000458:	bd30      	pop	{r4, r5, pc}
 800045a:	bf00      	nop

0800045c <__aeabi_ui2d>:
 800045c:	f090 0f00 	teq	r0, #0
 8000460:	bf04      	itt	eq
 8000462:	2100      	moveq	r1, #0
 8000464:	4770      	bxeq	lr
 8000466:	b530      	push	{r4, r5, lr}
 8000468:	f44f 6480 	mov.w	r4, #1024	; 0x400
 800046c:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000470:	f04f 0500 	mov.w	r5, #0
 8000474:	f04f 0100 	mov.w	r1, #0
 8000478:	e750      	b.n	800031c <__adddf3+0x138>
 800047a:	bf00      	nop

0800047c <__aeabi_i2d>:
 800047c:	f090 0f00 	teq	r0, #0
 8000480:	bf04      	itt	eq
 8000482:	2100      	moveq	r1, #0
 8000484:	4770      	bxeq	lr
 8000486:	b530      	push	{r4, r5, lr}
 8000488:	f44f 6480 	mov.w	r4, #1024	; 0x400
 800048c:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000490:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 8000494:	bf48      	it	mi
 8000496:	4240      	negmi	r0, r0
 8000498:	f04f 0100 	mov.w	r1, #0
 800049c:	e73e      	b.n	800031c <__adddf3+0x138>
 800049e:	bf00      	nop

080004a0 <__aeabi_f2d>:
 80004a0:	0042      	lsls	r2, r0, #1
 80004a2:	ea4f 01e2 	mov.w	r1, r2, asr #3
 80004a6:	ea4f 0131 	mov.w	r1, r1, rrx
 80004aa:	ea4f 7002 	mov.w	r0, r2, lsl #28
 80004ae:	bf1f      	itttt	ne
 80004b0:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 80004b4:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 80004b8:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 80004bc:	4770      	bxne	lr
 80004be:	f032 427f 	bics.w	r2, r2, #4278190080	; 0xff000000
 80004c2:	bf08      	it	eq
 80004c4:	4770      	bxeq	lr
 80004c6:	f093 4f7f 	teq	r3, #4278190080	; 0xff000000
 80004ca:	bf04      	itt	eq
 80004cc:	f441 2100 	orreq.w	r1, r1, #524288	; 0x80000
 80004d0:	4770      	bxeq	lr
 80004d2:	b530      	push	{r4, r5, lr}
 80004d4:	f44f 7460 	mov.w	r4, #896	; 0x380
 80004d8:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80004dc:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 80004e0:	e71c      	b.n	800031c <__adddf3+0x138>
 80004e2:	bf00      	nop

080004e4 <__aeabi_ul2d>:
 80004e4:	ea50 0201 	orrs.w	r2, r0, r1
 80004e8:	bf08      	it	eq
 80004ea:	4770      	bxeq	lr
 80004ec:	b530      	push	{r4, r5, lr}
 80004ee:	f04f 0500 	mov.w	r5, #0
 80004f2:	e00a      	b.n	800050a <__aeabi_l2d+0x16>

080004f4 <__aeabi_l2d>:
 80004f4:	ea50 0201 	orrs.w	r2, r0, r1
 80004f8:	bf08      	it	eq
 80004fa:	4770      	bxeq	lr
 80004fc:	b530      	push	{r4, r5, lr}
 80004fe:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 8000502:	d502      	bpl.n	800050a <__aeabi_l2d+0x16>
 8000504:	4240      	negs	r0, r0
 8000506:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800050a:	f44f 6480 	mov.w	r4, #1024	; 0x400
 800050e:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000512:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 8000516:	f43f aed8 	beq.w	80002ca <__adddf3+0xe6>
 800051a:	f04f 0203 	mov.w	r2, #3
 800051e:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 8000522:	bf18      	it	ne
 8000524:	3203      	addne	r2, #3
 8000526:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 800052a:	bf18      	it	ne
 800052c:	3203      	addne	r2, #3
 800052e:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 8000532:	f1c2 0320 	rsb	r3, r2, #32
 8000536:	fa00 fc03 	lsl.w	ip, r0, r3
 800053a:	fa20 f002 	lsr.w	r0, r0, r2
 800053e:	fa01 fe03 	lsl.w	lr, r1, r3
 8000542:	ea40 000e 	orr.w	r0, r0, lr
 8000546:	fa21 f102 	lsr.w	r1, r1, r2
 800054a:	4414      	add	r4, r2
 800054c:	e6bd      	b.n	80002ca <__adddf3+0xe6>
 800054e:	bf00      	nop

08000550 <__aeabi_dmul>:
 8000550:	b570      	push	{r4, r5, r6, lr}
 8000552:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000556:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 800055a:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800055e:	bf1d      	ittte	ne
 8000560:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000564:	ea94 0f0c 	teqne	r4, ip
 8000568:	ea95 0f0c 	teqne	r5, ip
 800056c:	f000 f8de 	bleq	800072c <__aeabi_dmul+0x1dc>
 8000570:	442c      	add	r4, r5
 8000572:	ea81 0603 	eor.w	r6, r1, r3
 8000576:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 800057a:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 800057e:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 8000582:	bf18      	it	ne
 8000584:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000588:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 800058c:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8000590:	d038      	beq.n	8000604 <__aeabi_dmul+0xb4>
 8000592:	fba0 ce02 	umull	ip, lr, r0, r2
 8000596:	f04f 0500 	mov.w	r5, #0
 800059a:	fbe1 e502 	umlal	lr, r5, r1, r2
 800059e:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 80005a2:	fbe0 e503 	umlal	lr, r5, r0, r3
 80005a6:	f04f 0600 	mov.w	r6, #0
 80005aa:	fbe1 5603 	umlal	r5, r6, r1, r3
 80005ae:	f09c 0f00 	teq	ip, #0
 80005b2:	bf18      	it	ne
 80005b4:	f04e 0e01 	orrne.w	lr, lr, #1
 80005b8:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 80005bc:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 80005c0:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 80005c4:	d204      	bcs.n	80005d0 <__aeabi_dmul+0x80>
 80005c6:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 80005ca:	416d      	adcs	r5, r5
 80005cc:	eb46 0606 	adc.w	r6, r6, r6
 80005d0:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 80005d4:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 80005d8:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 80005dc:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 80005e0:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 80005e4:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 80005e8:	bf88      	it	hi
 80005ea:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 80005ee:	d81e      	bhi.n	800062e <__aeabi_dmul+0xde>
 80005f0:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 80005f4:	bf08      	it	eq
 80005f6:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80005fa:	f150 0000 	adcs.w	r0, r0, #0
 80005fe:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 8000602:	bd70      	pop	{r4, r5, r6, pc}
 8000604:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 8000608:	ea46 0101 	orr.w	r1, r6, r1
 800060c:	ea40 0002 	orr.w	r0, r0, r2
 8000610:	ea81 0103 	eor.w	r1, r1, r3
 8000614:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 8000618:	bfc2      	ittt	gt
 800061a:	ebd4 050c 	rsbsgt	r5, r4, ip
 800061e:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 8000622:	bd70      	popgt	{r4, r5, r6, pc}
 8000624:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000628:	f04f 0e00 	mov.w	lr, #0
 800062c:	3c01      	subs	r4, #1
 800062e:	f300 80ab 	bgt.w	8000788 <__aeabi_dmul+0x238>
 8000632:	f114 0f36 	cmn.w	r4, #54	; 0x36
 8000636:	bfde      	ittt	le
 8000638:	2000      	movle	r0, #0
 800063a:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 800063e:	bd70      	pople	{r4, r5, r6, pc}
 8000640:	f1c4 0400 	rsb	r4, r4, #0
 8000644:	3c20      	subs	r4, #32
 8000646:	da35      	bge.n	80006b4 <__aeabi_dmul+0x164>
 8000648:	340c      	adds	r4, #12
 800064a:	dc1b      	bgt.n	8000684 <__aeabi_dmul+0x134>
 800064c:	f104 0414 	add.w	r4, r4, #20
 8000650:	f1c4 0520 	rsb	r5, r4, #32
 8000654:	fa00 f305 	lsl.w	r3, r0, r5
 8000658:	fa20 f004 	lsr.w	r0, r0, r4
 800065c:	fa01 f205 	lsl.w	r2, r1, r5
 8000660:	ea40 0002 	orr.w	r0, r0, r2
 8000664:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 8000668:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 800066c:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000670:	fa21 f604 	lsr.w	r6, r1, r4
 8000674:	eb42 0106 	adc.w	r1, r2, r6
 8000678:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800067c:	bf08      	it	eq
 800067e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8000682:	bd70      	pop	{r4, r5, r6, pc}
 8000684:	f1c4 040c 	rsb	r4, r4, #12
 8000688:	f1c4 0520 	rsb	r5, r4, #32
 800068c:	fa00 f304 	lsl.w	r3, r0, r4
 8000690:	fa20 f005 	lsr.w	r0, r0, r5
 8000694:	fa01 f204 	lsl.w	r2, r1, r4
 8000698:	ea40 0002 	orr.w	r0, r0, r2
 800069c:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80006a0:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 80006a4:	f141 0100 	adc.w	r1, r1, #0
 80006a8:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80006ac:	bf08      	it	eq
 80006ae:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80006b2:	bd70      	pop	{r4, r5, r6, pc}
 80006b4:	f1c4 0520 	rsb	r5, r4, #32
 80006b8:	fa00 f205 	lsl.w	r2, r0, r5
 80006bc:	ea4e 0e02 	orr.w	lr, lr, r2
 80006c0:	fa20 f304 	lsr.w	r3, r0, r4
 80006c4:	fa01 f205 	lsl.w	r2, r1, r5
 80006c8:	ea43 0302 	orr.w	r3, r3, r2
 80006cc:	fa21 f004 	lsr.w	r0, r1, r4
 80006d0:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80006d4:	fa21 f204 	lsr.w	r2, r1, r4
 80006d8:	ea20 0002 	bic.w	r0, r0, r2
 80006dc:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 80006e0:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80006e4:	bf08      	it	eq
 80006e6:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80006ea:	bd70      	pop	{r4, r5, r6, pc}
 80006ec:	f094 0f00 	teq	r4, #0
 80006f0:	d10f      	bne.n	8000712 <__aeabi_dmul+0x1c2>
 80006f2:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 80006f6:	0040      	lsls	r0, r0, #1
 80006f8:	eb41 0101 	adc.w	r1, r1, r1
 80006fc:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000700:	bf08      	it	eq
 8000702:	3c01      	subeq	r4, #1
 8000704:	d0f7      	beq.n	80006f6 <__aeabi_dmul+0x1a6>
 8000706:	ea41 0106 	orr.w	r1, r1, r6
 800070a:	f095 0f00 	teq	r5, #0
 800070e:	bf18      	it	ne
 8000710:	4770      	bxne	lr
 8000712:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 8000716:	0052      	lsls	r2, r2, #1
 8000718:	eb43 0303 	adc.w	r3, r3, r3
 800071c:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 8000720:	bf08      	it	eq
 8000722:	3d01      	subeq	r5, #1
 8000724:	d0f7      	beq.n	8000716 <__aeabi_dmul+0x1c6>
 8000726:	ea43 0306 	orr.w	r3, r3, r6
 800072a:	4770      	bx	lr
 800072c:	ea94 0f0c 	teq	r4, ip
 8000730:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 8000734:	bf18      	it	ne
 8000736:	ea95 0f0c 	teqne	r5, ip
 800073a:	d00c      	beq.n	8000756 <__aeabi_dmul+0x206>
 800073c:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000740:	bf18      	it	ne
 8000742:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000746:	d1d1      	bne.n	80006ec <__aeabi_dmul+0x19c>
 8000748:	ea81 0103 	eor.w	r1, r1, r3
 800074c:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000750:	f04f 0000 	mov.w	r0, #0
 8000754:	bd70      	pop	{r4, r5, r6, pc}
 8000756:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 800075a:	bf06      	itte	eq
 800075c:	4610      	moveq	r0, r2
 800075e:	4619      	moveq	r1, r3
 8000760:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000764:	d019      	beq.n	800079a <__aeabi_dmul+0x24a>
 8000766:	ea94 0f0c 	teq	r4, ip
 800076a:	d102      	bne.n	8000772 <__aeabi_dmul+0x222>
 800076c:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000770:	d113      	bne.n	800079a <__aeabi_dmul+0x24a>
 8000772:	ea95 0f0c 	teq	r5, ip
 8000776:	d105      	bne.n	8000784 <__aeabi_dmul+0x234>
 8000778:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 800077c:	bf1c      	itt	ne
 800077e:	4610      	movne	r0, r2
 8000780:	4619      	movne	r1, r3
 8000782:	d10a      	bne.n	800079a <__aeabi_dmul+0x24a>
 8000784:	ea81 0103 	eor.w	r1, r1, r3
 8000788:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 800078c:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000790:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 8000794:	f04f 0000 	mov.w	r0, #0
 8000798:	bd70      	pop	{r4, r5, r6, pc}
 800079a:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 800079e:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 80007a2:	bd70      	pop	{r4, r5, r6, pc}

080007a4 <__aeabi_ddiv>:
 80007a4:	b570      	push	{r4, r5, r6, lr}
 80007a6:	f04f 0cff 	mov.w	ip, #255	; 0xff
 80007aa:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 80007ae:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 80007b2:	bf1d      	ittte	ne
 80007b4:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 80007b8:	ea94 0f0c 	teqne	r4, ip
 80007bc:	ea95 0f0c 	teqne	r5, ip
 80007c0:	f000 f8a7 	bleq	8000912 <__aeabi_ddiv+0x16e>
 80007c4:	eba4 0405 	sub.w	r4, r4, r5
 80007c8:	ea81 0e03 	eor.w	lr, r1, r3
 80007cc:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80007d0:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80007d4:	f000 8088 	beq.w	80008e8 <__aeabi_ddiv+0x144>
 80007d8:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80007dc:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
 80007e0:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 80007e4:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 80007e8:	ea4f 2202 	mov.w	r2, r2, lsl #8
 80007ec:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 80007f0:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 80007f4:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80007f8:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
 80007fc:	429d      	cmp	r5, r3
 80007fe:	bf08      	it	eq
 8000800:	4296      	cmpeq	r6, r2
 8000802:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
 8000806:	f504 7440 	add.w	r4, r4, #768	; 0x300
 800080a:	d202      	bcs.n	8000812 <__aeabi_ddiv+0x6e>
 800080c:	085b      	lsrs	r3, r3, #1
 800080e:	ea4f 0232 	mov.w	r2, r2, rrx
 8000812:	1ab6      	subs	r6, r6, r2
 8000814:	eb65 0503 	sbc.w	r5, r5, r3
 8000818:	085b      	lsrs	r3, r3, #1
 800081a:	ea4f 0232 	mov.w	r2, r2, rrx
 800081e:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 8000822:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
 8000826:	ebb6 0e02 	subs.w	lr, r6, r2
 800082a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800082e:	bf22      	ittt	cs
 8000830:	1ab6      	subcs	r6, r6, r2
 8000832:	4675      	movcs	r5, lr
 8000834:	ea40 000c 	orrcs.w	r0, r0, ip
 8000838:	085b      	lsrs	r3, r3, #1
 800083a:	ea4f 0232 	mov.w	r2, r2, rrx
 800083e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000842:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000846:	bf22      	ittt	cs
 8000848:	1ab6      	subcs	r6, r6, r2
 800084a:	4675      	movcs	r5, lr
 800084c:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000850:	085b      	lsrs	r3, r3, #1
 8000852:	ea4f 0232 	mov.w	r2, r2, rrx
 8000856:	ebb6 0e02 	subs.w	lr, r6, r2
 800085a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800085e:	bf22      	ittt	cs
 8000860:	1ab6      	subcs	r6, r6, r2
 8000862:	4675      	movcs	r5, lr
 8000864:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000868:	085b      	lsrs	r3, r3, #1
 800086a:	ea4f 0232 	mov.w	r2, r2, rrx
 800086e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000872:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000876:	bf22      	ittt	cs
 8000878:	1ab6      	subcs	r6, r6, r2
 800087a:	4675      	movcs	r5, lr
 800087c:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000880:	ea55 0e06 	orrs.w	lr, r5, r6
 8000884:	d018      	beq.n	80008b8 <__aeabi_ddiv+0x114>
 8000886:	ea4f 1505 	mov.w	r5, r5, lsl #4
 800088a:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 800088e:	ea4f 1606 	mov.w	r6, r6, lsl #4
 8000892:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 8000896:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 800089a:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 800089e:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 80008a2:	d1c0      	bne.n	8000826 <__aeabi_ddiv+0x82>
 80008a4:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80008a8:	d10b      	bne.n	80008c2 <__aeabi_ddiv+0x11e>
 80008aa:	ea41 0100 	orr.w	r1, r1, r0
 80008ae:	f04f 0000 	mov.w	r0, #0
 80008b2:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
 80008b6:	e7b6      	b.n	8000826 <__aeabi_ddiv+0x82>
 80008b8:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80008bc:	bf04      	itt	eq
 80008be:	4301      	orreq	r1, r0
 80008c0:	2000      	moveq	r0, #0
 80008c2:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 80008c6:	bf88      	it	hi
 80008c8:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 80008cc:	f63f aeaf 	bhi.w	800062e <__aeabi_dmul+0xde>
 80008d0:	ebb5 0c03 	subs.w	ip, r5, r3
 80008d4:	bf04      	itt	eq
 80008d6:	ebb6 0c02 	subseq.w	ip, r6, r2
 80008da:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80008de:	f150 0000 	adcs.w	r0, r0, #0
 80008e2:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80008e6:	bd70      	pop	{r4, r5, r6, pc}
 80008e8:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
 80008ec:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 80008f0:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 80008f4:	bfc2      	ittt	gt
 80008f6:	ebd4 050c 	rsbsgt	r5, r4, ip
 80008fa:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80008fe:	bd70      	popgt	{r4, r5, r6, pc}
 8000900:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000904:	f04f 0e00 	mov.w	lr, #0
 8000908:	3c01      	subs	r4, #1
 800090a:	e690      	b.n	800062e <__aeabi_dmul+0xde>
 800090c:	ea45 0e06 	orr.w	lr, r5, r6
 8000910:	e68d      	b.n	800062e <__aeabi_dmul+0xde>
 8000912:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 8000916:	ea94 0f0c 	teq	r4, ip
 800091a:	bf08      	it	eq
 800091c:	ea95 0f0c 	teqeq	r5, ip
 8000920:	f43f af3b 	beq.w	800079a <__aeabi_dmul+0x24a>
 8000924:	ea94 0f0c 	teq	r4, ip
 8000928:	d10a      	bne.n	8000940 <__aeabi_ddiv+0x19c>
 800092a:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 800092e:	f47f af34 	bne.w	800079a <__aeabi_dmul+0x24a>
 8000932:	ea95 0f0c 	teq	r5, ip
 8000936:	f47f af25 	bne.w	8000784 <__aeabi_dmul+0x234>
 800093a:	4610      	mov	r0, r2
 800093c:	4619      	mov	r1, r3
 800093e:	e72c      	b.n	800079a <__aeabi_dmul+0x24a>
 8000940:	ea95 0f0c 	teq	r5, ip
 8000944:	d106      	bne.n	8000954 <__aeabi_ddiv+0x1b0>
 8000946:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 800094a:	f43f aefd 	beq.w	8000748 <__aeabi_dmul+0x1f8>
 800094e:	4610      	mov	r0, r2
 8000950:	4619      	mov	r1, r3
 8000952:	e722      	b.n	800079a <__aeabi_dmul+0x24a>
 8000954:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000958:	bf18      	it	ne
 800095a:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800095e:	f47f aec5 	bne.w	80006ec <__aeabi_dmul+0x19c>
 8000962:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000966:	f47f af0d 	bne.w	8000784 <__aeabi_dmul+0x234>
 800096a:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 800096e:	f47f aeeb 	bne.w	8000748 <__aeabi_dmul+0x1f8>
 8000972:	e712      	b.n	800079a <__aeabi_dmul+0x24a>

08000974 <__gedf2>:
 8000974:	f04f 3cff 	mov.w	ip, #4294967295	; 0xffffffff
 8000978:	e006      	b.n	8000988 <__cmpdf2+0x4>
 800097a:	bf00      	nop

0800097c <__ledf2>:
 800097c:	f04f 0c01 	mov.w	ip, #1
 8000980:	e002      	b.n	8000988 <__cmpdf2+0x4>
 8000982:	bf00      	nop

08000984 <__cmpdf2>:
 8000984:	f04f 0c01 	mov.w	ip, #1
 8000988:	f84d cd04 	str.w	ip, [sp, #-4]!
 800098c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000990:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000994:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000998:	bf18      	it	ne
 800099a:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 800099e:	d01b      	beq.n	80009d8 <__cmpdf2+0x54>
 80009a0:	b001      	add	sp, #4
 80009a2:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 80009a6:	bf0c      	ite	eq
 80009a8:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 80009ac:	ea91 0f03 	teqne	r1, r3
 80009b0:	bf02      	ittt	eq
 80009b2:	ea90 0f02 	teqeq	r0, r2
 80009b6:	2000      	moveq	r0, #0
 80009b8:	4770      	bxeq	lr
 80009ba:	f110 0f00 	cmn.w	r0, #0
 80009be:	ea91 0f03 	teq	r1, r3
 80009c2:	bf58      	it	pl
 80009c4:	4299      	cmppl	r1, r3
 80009c6:	bf08      	it	eq
 80009c8:	4290      	cmpeq	r0, r2
 80009ca:	bf2c      	ite	cs
 80009cc:	17d8      	asrcs	r0, r3, #31
 80009ce:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 80009d2:	f040 0001 	orr.w	r0, r0, #1
 80009d6:	4770      	bx	lr
 80009d8:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 80009dc:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 80009e0:	d102      	bne.n	80009e8 <__cmpdf2+0x64>
 80009e2:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 80009e6:	d107      	bne.n	80009f8 <__cmpdf2+0x74>
 80009e8:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 80009ec:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 80009f0:	d1d6      	bne.n	80009a0 <__cmpdf2+0x1c>
 80009f2:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 80009f6:	d0d3      	beq.n	80009a0 <__cmpdf2+0x1c>
 80009f8:	f85d 0b04 	ldr.w	r0, [sp], #4
 80009fc:	4770      	bx	lr
 80009fe:	bf00      	nop

08000a00 <__aeabi_cdrcmple>:
 8000a00:	4684      	mov	ip, r0
 8000a02:	4610      	mov	r0, r2
 8000a04:	4662      	mov	r2, ip
 8000a06:	468c      	mov	ip, r1
 8000a08:	4619      	mov	r1, r3
 8000a0a:	4663      	mov	r3, ip
 8000a0c:	e000      	b.n	8000a10 <__aeabi_cdcmpeq>
 8000a0e:	bf00      	nop

08000a10 <__aeabi_cdcmpeq>:
 8000a10:	b501      	push	{r0, lr}
 8000a12:	f7ff ffb7 	bl	8000984 <__cmpdf2>
 8000a16:	2800      	cmp	r0, #0
 8000a18:	bf48      	it	mi
 8000a1a:	f110 0f00 	cmnmi.w	r0, #0
 8000a1e:	bd01      	pop	{r0, pc}

08000a20 <__aeabi_dcmpeq>:
 8000a20:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000a24:	f7ff fff4 	bl	8000a10 <__aeabi_cdcmpeq>
 8000a28:	bf0c      	ite	eq
 8000a2a:	2001      	moveq	r0, #1
 8000a2c:	2000      	movne	r0, #0
 8000a2e:	f85d fb08 	ldr.w	pc, [sp], #8
 8000a32:	bf00      	nop

08000a34 <__aeabi_dcmplt>:
 8000a34:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000a38:	f7ff ffea 	bl	8000a10 <__aeabi_cdcmpeq>
 8000a3c:	bf34      	ite	cc
 8000a3e:	2001      	movcc	r0, #1
 8000a40:	2000      	movcs	r0, #0
 8000a42:	f85d fb08 	ldr.w	pc, [sp], #8
 8000a46:	bf00      	nop

08000a48 <__aeabi_dcmple>:
 8000a48:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000a4c:	f7ff ffe0 	bl	8000a10 <__aeabi_cdcmpeq>
 8000a50:	bf94      	ite	ls
 8000a52:	2001      	movls	r0, #1
 8000a54:	2000      	movhi	r0, #0
 8000a56:	f85d fb08 	ldr.w	pc, [sp], #8
 8000a5a:	bf00      	nop

08000a5c <__aeabi_dcmpge>:
 8000a5c:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000a60:	f7ff ffce 	bl	8000a00 <__aeabi_cdrcmple>
 8000a64:	bf94      	ite	ls
 8000a66:	2001      	movls	r0, #1
 8000a68:	2000      	movhi	r0, #0
 8000a6a:	f85d fb08 	ldr.w	pc, [sp], #8
 8000a6e:	bf00      	nop

08000a70 <__aeabi_dcmpgt>:
 8000a70:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000a74:	f7ff ffc4 	bl	8000a00 <__aeabi_cdrcmple>
 8000a78:	bf34      	ite	cc
 8000a7a:	2001      	movcc	r0, #1
 8000a7c:	2000      	movcs	r0, #0
 8000a7e:	f85d fb08 	ldr.w	pc, [sp], #8
 8000a82:	bf00      	nop

08000a84 <__aeabi_dcmpun>:
 8000a84:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a88:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a8c:	d102      	bne.n	8000a94 <__aeabi_dcmpun+0x10>
 8000a8e:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000a92:	d10a      	bne.n	8000aaa <__aeabi_dcmpun+0x26>
 8000a94:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a98:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a9c:	d102      	bne.n	8000aa4 <__aeabi_dcmpun+0x20>
 8000a9e:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000aa2:	d102      	bne.n	8000aaa <__aeabi_dcmpun+0x26>
 8000aa4:	f04f 0000 	mov.w	r0, #0
 8000aa8:	4770      	bx	lr
 8000aaa:	f04f 0001 	mov.w	r0, #1
 8000aae:	4770      	bx	lr

08000ab0 <__aeabi_d2iz>:
 8000ab0:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000ab4:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000ab8:	d215      	bcs.n	8000ae6 <__aeabi_d2iz+0x36>
 8000aba:	d511      	bpl.n	8000ae0 <__aeabi_d2iz+0x30>
 8000abc:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000ac0:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000ac4:	d912      	bls.n	8000aec <__aeabi_d2iz+0x3c>
 8000ac6:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000aca:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000ace:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000ad2:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000ad6:	fa23 f002 	lsr.w	r0, r3, r2
 8000ada:	bf18      	it	ne
 8000adc:	4240      	negne	r0, r0
 8000ade:	4770      	bx	lr
 8000ae0:	f04f 0000 	mov.w	r0, #0
 8000ae4:	4770      	bx	lr
 8000ae6:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000aea:	d105      	bne.n	8000af8 <__aeabi_d2iz+0x48>
 8000aec:	f011 4000 	ands.w	r0, r1, #2147483648	; 0x80000000
 8000af0:	bf08      	it	eq
 8000af2:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
 8000af6:	4770      	bx	lr
 8000af8:	f04f 0000 	mov.w	r0, #0
 8000afc:	4770      	bx	lr
 8000afe:	bf00      	nop

08000b00 <__aeabi_d2f>:
 8000b00:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000b04:	f1b2 43e0 	subs.w	r3, r2, #1879048192	; 0x70000000
 8000b08:	bf24      	itt	cs
 8000b0a:	f5b3 1c00 	subscs.w	ip, r3, #2097152	; 0x200000
 8000b0e:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	; 0x1fc00000
 8000b12:	d90d      	bls.n	8000b30 <__aeabi_d2f+0x30>
 8000b14:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
 8000b18:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 8000b1c:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 8000b20:	f1b2 4f00 	cmp.w	r2, #2147483648	; 0x80000000
 8000b24:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 8000b28:	bf08      	it	eq
 8000b2a:	f020 0001 	biceq.w	r0, r0, #1
 8000b2e:	4770      	bx	lr
 8000b30:	f011 4f80 	tst.w	r1, #1073741824	; 0x40000000
 8000b34:	d121      	bne.n	8000b7a <__aeabi_d2f+0x7a>
 8000b36:	f113 7238 	adds.w	r2, r3, #48234496	; 0x2e00000
 8000b3a:	bfbc      	itt	lt
 8000b3c:	f001 4000 	andlt.w	r0, r1, #2147483648	; 0x80000000
 8000b40:	4770      	bxlt	lr
 8000b42:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000b46:	ea4f 5252 	mov.w	r2, r2, lsr #21
 8000b4a:	f1c2 0218 	rsb	r2, r2, #24
 8000b4e:	f1c2 0c20 	rsb	ip, r2, #32
 8000b52:	fa10 f30c 	lsls.w	r3, r0, ip
 8000b56:	fa20 f002 	lsr.w	r0, r0, r2
 8000b5a:	bf18      	it	ne
 8000b5c:	f040 0001 	orrne.w	r0, r0, #1
 8000b60:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000b64:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 8000b68:	fa03 fc0c 	lsl.w	ip, r3, ip
 8000b6c:	ea40 000c 	orr.w	r0, r0, ip
 8000b70:	fa23 f302 	lsr.w	r3, r3, r2
 8000b74:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8000b78:	e7cc      	b.n	8000b14 <__aeabi_d2f+0x14>
 8000b7a:	ea7f 5362 	mvns.w	r3, r2, asr #21
 8000b7e:	d107      	bne.n	8000b90 <__aeabi_d2f+0x90>
 8000b80:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 8000b84:	bf1e      	ittt	ne
 8000b86:	f04f 40fe 	movne.w	r0, #2130706432	; 0x7f000000
 8000b8a:	f440 0040 	orrne.w	r0, r0, #12582912	; 0xc00000
 8000b8e:	4770      	bxne	lr
 8000b90:	f001 4000 	and.w	r0, r1, #2147483648	; 0x80000000
 8000b94:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
 8000b98:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000b9c:	4770      	bx	lr
 8000b9e:	bf00      	nop

08000ba0 <__aeabi_uldivmod>:
 8000ba0:	b953      	cbnz	r3, 8000bb8 <__aeabi_uldivmod+0x18>
 8000ba2:	b94a      	cbnz	r2, 8000bb8 <__aeabi_uldivmod+0x18>
 8000ba4:	2900      	cmp	r1, #0
 8000ba6:	bf08      	it	eq
 8000ba8:	2800      	cmpeq	r0, #0
 8000baa:	bf1c      	itt	ne
 8000bac:	f04f 31ff 	movne.w	r1, #4294967295	; 0xffffffff
 8000bb0:	f04f 30ff 	movne.w	r0, #4294967295	; 0xffffffff
 8000bb4:	f000 b974 	b.w	8000ea0 <__aeabi_idiv0>
 8000bb8:	f1ad 0c08 	sub.w	ip, sp, #8
 8000bbc:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000bc0:	f000 f806 	bl	8000bd0 <__udivmoddi4>
 8000bc4:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000bc8:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000bcc:	b004      	add	sp, #16
 8000bce:	4770      	bx	lr

08000bd0 <__udivmoddi4>:
 8000bd0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000bd4:	9d08      	ldr	r5, [sp, #32]
 8000bd6:	4604      	mov	r4, r0
 8000bd8:	468e      	mov	lr, r1
 8000bda:	2b00      	cmp	r3, #0
 8000bdc:	d14d      	bne.n	8000c7a <__udivmoddi4+0xaa>
 8000bde:	428a      	cmp	r2, r1
 8000be0:	4694      	mov	ip, r2
 8000be2:	d969      	bls.n	8000cb8 <__udivmoddi4+0xe8>
 8000be4:	fab2 f282 	clz	r2, r2
 8000be8:	b152      	cbz	r2, 8000c00 <__udivmoddi4+0x30>
 8000bea:	fa01 f302 	lsl.w	r3, r1, r2
 8000bee:	f1c2 0120 	rsb	r1, r2, #32
 8000bf2:	fa20 f101 	lsr.w	r1, r0, r1
 8000bf6:	fa0c fc02 	lsl.w	ip, ip, r2
 8000bfa:	ea41 0e03 	orr.w	lr, r1, r3
 8000bfe:	4094      	lsls	r4, r2
 8000c00:	ea4f 481c 	mov.w	r8, ip, lsr #16
 8000c04:	0c21      	lsrs	r1, r4, #16
 8000c06:	fbbe f6f8 	udiv	r6, lr, r8
 8000c0a:	fa1f f78c 	uxth.w	r7, ip
 8000c0e:	fb08 e316 	mls	r3, r8, r6, lr
 8000c12:	ea41 4303 	orr.w	r3, r1, r3, lsl #16
 8000c16:	fb06 f107 	mul.w	r1, r6, r7
 8000c1a:	4299      	cmp	r1, r3
 8000c1c:	d90a      	bls.n	8000c34 <__udivmoddi4+0x64>
 8000c1e:	eb1c 0303 	adds.w	r3, ip, r3
 8000c22:	f106 30ff 	add.w	r0, r6, #4294967295	; 0xffffffff
 8000c26:	f080 811f 	bcs.w	8000e68 <__udivmoddi4+0x298>
 8000c2a:	4299      	cmp	r1, r3
 8000c2c:	f240 811c 	bls.w	8000e68 <__udivmoddi4+0x298>
 8000c30:	3e02      	subs	r6, #2
 8000c32:	4463      	add	r3, ip
 8000c34:	1a5b      	subs	r3, r3, r1
 8000c36:	b2a4      	uxth	r4, r4
 8000c38:	fbb3 f0f8 	udiv	r0, r3, r8
 8000c3c:	fb08 3310 	mls	r3, r8, r0, r3
 8000c40:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8000c44:	fb00 f707 	mul.w	r7, r0, r7
 8000c48:	42a7      	cmp	r7, r4
 8000c4a:	d90a      	bls.n	8000c62 <__udivmoddi4+0x92>
 8000c4c:	eb1c 0404 	adds.w	r4, ip, r4
 8000c50:	f100 33ff 	add.w	r3, r0, #4294967295	; 0xffffffff
 8000c54:	f080 810a 	bcs.w	8000e6c <__udivmoddi4+0x29c>
 8000c58:	42a7      	cmp	r7, r4
 8000c5a:	f240 8107 	bls.w	8000e6c <__udivmoddi4+0x29c>
 8000c5e:	4464      	add	r4, ip
 8000c60:	3802      	subs	r0, #2
 8000c62:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 8000c66:	1be4      	subs	r4, r4, r7
 8000c68:	2600      	movs	r6, #0
 8000c6a:	b11d      	cbz	r5, 8000c74 <__udivmoddi4+0xa4>
 8000c6c:	40d4      	lsrs	r4, r2
 8000c6e:	2300      	movs	r3, #0
 8000c70:	e9c5 4300 	strd	r4, r3, [r5]
 8000c74:	4631      	mov	r1, r6
 8000c76:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000c7a:	428b      	cmp	r3, r1
 8000c7c:	d909      	bls.n	8000c92 <__udivmoddi4+0xc2>
 8000c7e:	2d00      	cmp	r5, #0
 8000c80:	f000 80ef 	beq.w	8000e62 <__udivmoddi4+0x292>
 8000c84:	2600      	movs	r6, #0
 8000c86:	e9c5 0100 	strd	r0, r1, [r5]
 8000c8a:	4630      	mov	r0, r6
 8000c8c:	4631      	mov	r1, r6
 8000c8e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000c92:	fab3 f683 	clz	r6, r3
 8000c96:	2e00      	cmp	r6, #0
 8000c98:	d14a      	bne.n	8000d30 <__udivmoddi4+0x160>
 8000c9a:	428b      	cmp	r3, r1
 8000c9c:	d302      	bcc.n	8000ca4 <__udivmoddi4+0xd4>
 8000c9e:	4282      	cmp	r2, r0
 8000ca0:	f200 80f9 	bhi.w	8000e96 <__udivmoddi4+0x2c6>
 8000ca4:	1a84      	subs	r4, r0, r2
 8000ca6:	eb61 0303 	sbc.w	r3, r1, r3
 8000caa:	2001      	movs	r0, #1
 8000cac:	469e      	mov	lr, r3
 8000cae:	2d00      	cmp	r5, #0
 8000cb0:	d0e0      	beq.n	8000c74 <__udivmoddi4+0xa4>
 8000cb2:	e9c5 4e00 	strd	r4, lr, [r5]
 8000cb6:	e7dd      	b.n	8000c74 <__udivmoddi4+0xa4>
 8000cb8:	b902      	cbnz	r2, 8000cbc <__udivmoddi4+0xec>
 8000cba:	deff      	udf	#255	; 0xff
 8000cbc:	fab2 f282 	clz	r2, r2
 8000cc0:	2a00      	cmp	r2, #0
 8000cc2:	f040 8092 	bne.w	8000dea <__udivmoddi4+0x21a>
 8000cc6:	eba1 010c 	sub.w	r1, r1, ip
 8000cca:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000cce:	fa1f fe8c 	uxth.w	lr, ip
 8000cd2:	2601      	movs	r6, #1
 8000cd4:	0c20      	lsrs	r0, r4, #16
 8000cd6:	fbb1 f3f7 	udiv	r3, r1, r7
 8000cda:	fb07 1113 	mls	r1, r7, r3, r1
 8000cde:	ea40 4101 	orr.w	r1, r0, r1, lsl #16
 8000ce2:	fb0e f003 	mul.w	r0, lr, r3
 8000ce6:	4288      	cmp	r0, r1
 8000ce8:	d908      	bls.n	8000cfc <__udivmoddi4+0x12c>
 8000cea:	eb1c 0101 	adds.w	r1, ip, r1
 8000cee:	f103 38ff 	add.w	r8, r3, #4294967295	; 0xffffffff
 8000cf2:	d202      	bcs.n	8000cfa <__udivmoddi4+0x12a>
 8000cf4:	4288      	cmp	r0, r1
 8000cf6:	f200 80cb 	bhi.w	8000e90 <__udivmoddi4+0x2c0>
 8000cfa:	4643      	mov	r3, r8
 8000cfc:	1a09      	subs	r1, r1, r0
 8000cfe:	b2a4      	uxth	r4, r4
 8000d00:	fbb1 f0f7 	udiv	r0, r1, r7
 8000d04:	fb07 1110 	mls	r1, r7, r0, r1
 8000d08:	ea44 4401 	orr.w	r4, r4, r1, lsl #16
 8000d0c:	fb0e fe00 	mul.w	lr, lr, r0
 8000d10:	45a6      	cmp	lr, r4
 8000d12:	d908      	bls.n	8000d26 <__udivmoddi4+0x156>
 8000d14:	eb1c 0404 	adds.w	r4, ip, r4
 8000d18:	f100 31ff 	add.w	r1, r0, #4294967295	; 0xffffffff
 8000d1c:	d202      	bcs.n	8000d24 <__udivmoddi4+0x154>
 8000d1e:	45a6      	cmp	lr, r4
 8000d20:	f200 80bb 	bhi.w	8000e9a <__udivmoddi4+0x2ca>
 8000d24:	4608      	mov	r0, r1
 8000d26:	eba4 040e 	sub.w	r4, r4, lr
 8000d2a:	ea40 4003 	orr.w	r0, r0, r3, lsl #16
 8000d2e:	e79c      	b.n	8000c6a <__udivmoddi4+0x9a>
 8000d30:	f1c6 0720 	rsb	r7, r6, #32
 8000d34:	40b3      	lsls	r3, r6
 8000d36:	fa22 fc07 	lsr.w	ip, r2, r7
 8000d3a:	ea4c 0c03 	orr.w	ip, ip, r3
 8000d3e:	fa20 f407 	lsr.w	r4, r0, r7
 8000d42:	fa01 f306 	lsl.w	r3, r1, r6
 8000d46:	431c      	orrs	r4, r3
 8000d48:	40f9      	lsrs	r1, r7
 8000d4a:	ea4f 491c 	mov.w	r9, ip, lsr #16
 8000d4e:	fa00 f306 	lsl.w	r3, r0, r6
 8000d52:	fbb1 f8f9 	udiv	r8, r1, r9
 8000d56:	0c20      	lsrs	r0, r4, #16
 8000d58:	fa1f fe8c 	uxth.w	lr, ip
 8000d5c:	fb09 1118 	mls	r1, r9, r8, r1
 8000d60:	ea40 4101 	orr.w	r1, r0, r1, lsl #16
 8000d64:	fb08 f00e 	mul.w	r0, r8, lr
 8000d68:	4288      	cmp	r0, r1
 8000d6a:	fa02 f206 	lsl.w	r2, r2, r6
 8000d6e:	d90b      	bls.n	8000d88 <__udivmoddi4+0x1b8>
 8000d70:	eb1c 0101 	adds.w	r1, ip, r1
 8000d74:	f108 3aff 	add.w	sl, r8, #4294967295	; 0xffffffff
 8000d78:	f080 8088 	bcs.w	8000e8c <__udivmoddi4+0x2bc>
 8000d7c:	4288      	cmp	r0, r1
 8000d7e:	f240 8085 	bls.w	8000e8c <__udivmoddi4+0x2bc>
 8000d82:	f1a8 0802 	sub.w	r8, r8, #2
 8000d86:	4461      	add	r1, ip
 8000d88:	1a09      	subs	r1, r1, r0
 8000d8a:	b2a4      	uxth	r4, r4
 8000d8c:	fbb1 f0f9 	udiv	r0, r1, r9
 8000d90:	fb09 1110 	mls	r1, r9, r0, r1
 8000d94:	ea44 4101 	orr.w	r1, r4, r1, lsl #16
 8000d98:	fb00 fe0e 	mul.w	lr, r0, lr
 8000d9c:	458e      	cmp	lr, r1
 8000d9e:	d908      	bls.n	8000db2 <__udivmoddi4+0x1e2>
 8000da0:	eb1c 0101 	adds.w	r1, ip, r1
 8000da4:	f100 34ff 	add.w	r4, r0, #4294967295	; 0xffffffff
 8000da8:	d26c      	bcs.n	8000e84 <__udivmoddi4+0x2b4>
 8000daa:	458e      	cmp	lr, r1
 8000dac:	d96a      	bls.n	8000e84 <__udivmoddi4+0x2b4>
 8000dae:	3802      	subs	r0, #2
 8000db0:	4461      	add	r1, ip
 8000db2:	ea40 4008 	orr.w	r0, r0, r8, lsl #16
 8000db6:	fba0 9402 	umull	r9, r4, r0, r2
 8000dba:	eba1 010e 	sub.w	r1, r1, lr
 8000dbe:	42a1      	cmp	r1, r4
 8000dc0:	46c8      	mov	r8, r9
 8000dc2:	46a6      	mov	lr, r4
 8000dc4:	d356      	bcc.n	8000e74 <__udivmoddi4+0x2a4>
 8000dc6:	d053      	beq.n	8000e70 <__udivmoddi4+0x2a0>
 8000dc8:	b15d      	cbz	r5, 8000de2 <__udivmoddi4+0x212>
 8000dca:	ebb3 0208 	subs.w	r2, r3, r8
 8000dce:	eb61 010e 	sbc.w	r1, r1, lr
 8000dd2:	fa01 f707 	lsl.w	r7, r1, r7
 8000dd6:	fa22 f306 	lsr.w	r3, r2, r6
 8000dda:	40f1      	lsrs	r1, r6
 8000ddc:	431f      	orrs	r7, r3
 8000dde:	e9c5 7100 	strd	r7, r1, [r5]
 8000de2:	2600      	movs	r6, #0
 8000de4:	4631      	mov	r1, r6
 8000de6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000dea:	f1c2 0320 	rsb	r3, r2, #32
 8000dee:	40d8      	lsrs	r0, r3
 8000df0:	fa0c fc02 	lsl.w	ip, ip, r2
 8000df4:	fa21 f303 	lsr.w	r3, r1, r3
 8000df8:	4091      	lsls	r1, r2
 8000dfa:	4301      	orrs	r1, r0
 8000dfc:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000e00:	fa1f fe8c 	uxth.w	lr, ip
 8000e04:	fbb3 f0f7 	udiv	r0, r3, r7
 8000e08:	fb07 3610 	mls	r6, r7, r0, r3
 8000e0c:	0c0b      	lsrs	r3, r1, #16
 8000e0e:	ea43 4306 	orr.w	r3, r3, r6, lsl #16
 8000e12:	fb00 f60e 	mul.w	r6, r0, lr
 8000e16:	429e      	cmp	r6, r3
 8000e18:	fa04 f402 	lsl.w	r4, r4, r2
 8000e1c:	d908      	bls.n	8000e30 <__udivmoddi4+0x260>
 8000e1e:	eb1c 0303 	adds.w	r3, ip, r3
 8000e22:	f100 38ff 	add.w	r8, r0, #4294967295	; 0xffffffff
 8000e26:	d22f      	bcs.n	8000e88 <__udivmoddi4+0x2b8>
 8000e28:	429e      	cmp	r6, r3
 8000e2a:	d92d      	bls.n	8000e88 <__udivmoddi4+0x2b8>
 8000e2c:	3802      	subs	r0, #2
 8000e2e:	4463      	add	r3, ip
 8000e30:	1b9b      	subs	r3, r3, r6
 8000e32:	b289      	uxth	r1, r1
 8000e34:	fbb3 f6f7 	udiv	r6, r3, r7
 8000e38:	fb07 3316 	mls	r3, r7, r6, r3
 8000e3c:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000e40:	fb06 f30e 	mul.w	r3, r6, lr
 8000e44:	428b      	cmp	r3, r1
 8000e46:	d908      	bls.n	8000e5a <__udivmoddi4+0x28a>
 8000e48:	eb1c 0101 	adds.w	r1, ip, r1
 8000e4c:	f106 38ff 	add.w	r8, r6, #4294967295	; 0xffffffff
 8000e50:	d216      	bcs.n	8000e80 <__udivmoddi4+0x2b0>
 8000e52:	428b      	cmp	r3, r1
 8000e54:	d914      	bls.n	8000e80 <__udivmoddi4+0x2b0>
 8000e56:	3e02      	subs	r6, #2
 8000e58:	4461      	add	r1, ip
 8000e5a:	1ac9      	subs	r1, r1, r3
 8000e5c:	ea46 4600 	orr.w	r6, r6, r0, lsl #16
 8000e60:	e738      	b.n	8000cd4 <__udivmoddi4+0x104>
 8000e62:	462e      	mov	r6, r5
 8000e64:	4628      	mov	r0, r5
 8000e66:	e705      	b.n	8000c74 <__udivmoddi4+0xa4>
 8000e68:	4606      	mov	r6, r0
 8000e6a:	e6e3      	b.n	8000c34 <__udivmoddi4+0x64>
 8000e6c:	4618      	mov	r0, r3
 8000e6e:	e6f8      	b.n	8000c62 <__udivmoddi4+0x92>
 8000e70:	454b      	cmp	r3, r9
 8000e72:	d2a9      	bcs.n	8000dc8 <__udivmoddi4+0x1f8>
 8000e74:	ebb9 0802 	subs.w	r8, r9, r2
 8000e78:	eb64 0e0c 	sbc.w	lr, r4, ip
 8000e7c:	3801      	subs	r0, #1
 8000e7e:	e7a3      	b.n	8000dc8 <__udivmoddi4+0x1f8>
 8000e80:	4646      	mov	r6, r8
 8000e82:	e7ea      	b.n	8000e5a <__udivmoddi4+0x28a>
 8000e84:	4620      	mov	r0, r4
 8000e86:	e794      	b.n	8000db2 <__udivmoddi4+0x1e2>
 8000e88:	4640      	mov	r0, r8
 8000e8a:	e7d1      	b.n	8000e30 <__udivmoddi4+0x260>
 8000e8c:	46d0      	mov	r8, sl
 8000e8e:	e77b      	b.n	8000d88 <__udivmoddi4+0x1b8>
 8000e90:	3b02      	subs	r3, #2
 8000e92:	4461      	add	r1, ip
 8000e94:	e732      	b.n	8000cfc <__udivmoddi4+0x12c>
 8000e96:	4630      	mov	r0, r6
 8000e98:	e709      	b.n	8000cae <__udivmoddi4+0xde>
 8000e9a:	4464      	add	r4, ip
 8000e9c:	3802      	subs	r0, #2
 8000e9e:	e742      	b.n	8000d26 <__udivmoddi4+0x156>

08000ea0 <__aeabi_idiv0>:
 8000ea0:	4770      	bx	lr
 8000ea2:	bf00      	nop
 8000ea4:	0000      	movs	r0, r0
	...

08000ea8 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8000ea8:	b580      	push	{r7, lr}
 8000eaa:	b0a0      	sub	sp, #128	; 0x80
 8000eac:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8000eae:	f000 fdc1 	bl	8001a34 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8000eb2:	f000 f8e3 	bl	800107c <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8000eb6:	f000 fa11 	bl	80012dc <MX_GPIO_Init>
  MX_USART2_UART_Init();
 8000eba:	f000 f9e5 	bl	8001288 <MX_USART2_UART_Init>
  MX_TIM1_Init();
 8000ebe:	f000 f947 	bl	8001150 <MX_TIM1_Init>
  MX_TIM4_Init();
 8000ec2:	f000 f995 	bl	80011f0 <MX_TIM4_Init>

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */


  float preX=0;
 8000ec6:	f04f 0300 	mov.w	r3, #0
 8000eca:	67fb      	str	r3, [r7, #124]	; 0x7c
  float curX=0;
 8000ecc:	f04f 0300 	mov.w	r3, #0
 8000ed0:	67bb      	str	r3, [r7, #120]	; 0x78

  float preY=0;
 8000ed2:	f04f 0300 	mov.w	r3, #0
 8000ed6:	677b      	str	r3, [r7, #116]	; 0x74
  float curY=0;
 8000ed8:	f04f 0300 	mov.w	r3, #0
 8000edc:	673b      	str	r3, [r7, #112]	; 0x70

  float const interval= 0.01*timemultipler;
 8000ede:	4b66      	ldr	r3, [pc, #408]	; (8001078 <main+0x1d0>)
 8000ee0:	4618      	mov	r0, r3
 8000ee2:	f7ff facb 	bl	800047c <__aeabi_i2d>
 8000ee6:	a362      	add	r3, pc, #392	; (adr r3, 8001070 <main+0x1c8>)
 8000ee8:	e9d3 2300 	ldrd	r2, r3, [r3]
 8000eec:	f7ff fb30 	bl	8000550 <__aeabi_dmul>
 8000ef0:	4602      	mov	r2, r0
 8000ef2:	460b      	mov	r3, r1
 8000ef4:	4610      	mov	r0, r2
 8000ef6:	4619      	mov	r1, r3
 8000ef8:	f7ff fe02 	bl	8000b00 <__aeabi_d2f>
 8000efc:	4603      	mov	r3, r0
 8000efe:	65fb      	str	r3, [r7, #92]	; 0x5c

  float deltaX=0;
 8000f00:	f04f 0300 	mov.w	r3, #0
 8000f04:	66fb      	str	r3, [r7, #108]	; 0x6c

  float aveVel=0;
 8000f06:	f04f 0300 	mov.w	r3, #0
 8000f0a:	65bb      	str	r3, [r7, #88]	; 0x58

  int velStage=0;
 8000f0c:	2300      	movs	r3, #0
 8000f0e:	66bb      	str	r3, [r7, #104]	; 0x68
  int lightStage=0;
 8000f10:	2300      	movs	r3, #0
 8000f12:	657b      	str	r3, [r7, #84]	; 0x54
  int timer = 0;
 8000f14:	2300      	movs	r3, #0
 8000f16:	667b      	str	r3, [r7, #100]	; 0x64

  int index=0;
 8000f18:	2300      	movs	r3, #0
 8000f1a:	663b      	str	r3, [r7, #96]	; 0x60
  float xArray[10]={}; // 12 => every 0.6 seconds
 8000f1c:	f107 0328 	add.w	r3, r7, #40	; 0x28
 8000f20:	2228      	movs	r2, #40	; 0x28
 8000f22:	2100      	movs	r1, #0
 8000f24:	4618      	mov	r0, r3
 8000f26:	f002 fab5 	bl	8003494 <memset>
  float velArray[9]={}; // every 0.6 seconds we calculate velocity
 8000f2a:	1d3b      	adds	r3, r7, #4
 8000f2c:	2224      	movs	r2, #36	; 0x24
 8000f2e:	2100      	movs	r1, #0
 8000f30:	4618      	mov	r0, r3
 8000f32:	f002 faaf 	bl	8003494 <memset>


  uint16_t peopleCounter=0;
 8000f36:	2300      	movs	r3, #0
 8000f38:	f8a7 3052 	strh.w	r3, [r7, #82]	; 0x52

  // 1 tick = 1 us
  while (1)
  {
	  timer++;
 8000f3c:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 8000f3e:	3301      	adds	r3, #1
 8000f40:	667b      	str	r3, [r7, #100]	; 0x64



	  ////////////Testing3/////////
	  // stage machine to calculate average velocity
	  switch(velStage) {
 8000f42:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 8000f44:	2b05      	cmp	r3, #5
 8000f46:	d8f9      	bhi.n	8000f3c <main+0x94>
 8000f48:	a201      	add	r2, pc, #4	; (adr r2, 8000f50 <main+0xa8>)
 8000f4a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8000f4e:	bf00      	nop
 8000f50:	08000f69 	.word	0x08000f69
 8000f54:	08000fa1 	.word	0x08000fa1
 8000f58:	08000fb7 	.word	0x08000fb7
 8000f5c:	08000fdf 	.word	0x08000fdf
 8000f60:	08001007 	.word	0x08001007
 8000f64:	08001057 	.word	0x08001057
	    case 0:
	      preX = MeasureDistance(1);
 8000f68:	2001      	movs	r0, #1
 8000f6a:	f000 fa75 	bl	8001458 <MeasureDistance>
 8000f6e:	ed87 0a1f 	vstr	s0, [r7, #124]	; 0x7c
		  preY = MeasureDistance(2);
 8000f72:	2002      	movs	r0, #2
 8000f74:	f000 fa70 	bl	8001458 <MeasureDistance>
 8000f78:	ed87 0a1d 	vstr	s0, [r7, #116]	; 0x74
		  if (timer>interval){ // every 0.01 seconds;
 8000f7c:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 8000f7e:	ee07 3a90 	vmov	s15, r3
 8000f82:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8000f86:	ed97 7a17 	vldr	s14, [r7, #92]	; 0x5c
 8000f8a:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8000f8e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8000f92:	d505      	bpl.n	8000fa0 <main+0xf8>
			  velStage++;
 8000f94:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 8000f96:	3301      	adds	r3, #1
 8000f98:	66bb      	str	r3, [r7, #104]	; 0x68
			  timer=0;
 8000f9a:	2300      	movs	r3, #0
 8000f9c:	667b      	str	r3, [r7, #100]	; 0x64
		      break;
 8000f9e:	e064      	b.n	800106a <main+0x1c2>
		  }

	    case 1:
		  curX = MeasureDistance(1);
 8000fa0:	2001      	movs	r0, #1
 8000fa2:	f000 fa59 	bl	8001458 <MeasureDistance>
 8000fa6:	ed87 0a1e 	vstr	s0, [r7, #120]	; 0x78
		  curY = MeasureDistance(2);
 8000faa:	2002      	movs	r0, #2
 8000fac:	f000 fa54 	bl	8001458 <MeasureDistance>
 8000fb0:	ed87 0a1c 	vstr	s0, [r7, #112]	; 0x70
		  break;
 8000fb4:	e059      	b.n	800106a <main+0x1c2>

	    case 2:
	    	deltaX=trigMeasurement(preX, curX, preY, curY); //dX
 8000fb6:	edd7 1a1c 	vldr	s3, [r7, #112]	; 0x70
 8000fba:	ed97 1a1d 	vldr	s2, [r7, #116]	; 0x74
 8000fbe:	edd7 0a1e 	vldr	s1, [r7, #120]	; 0x78
 8000fc2:	ed97 0a1f 	vldr	s0, [r7, #124]	; 0x7c
 8000fc6:	f000 fb23 	bl	8001610 <trigMeasurement>
 8000fca:	ed87 0a1b 	vstr	s0, [r7, #108]	; 0x6c
	    	curX=preX;
 8000fce:	6ffb      	ldr	r3, [r7, #124]	; 0x7c
 8000fd0:	67bb      	str	r3, [r7, #120]	; 0x78
	    	curY=preY;
 8000fd2:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8000fd4:	673b      	str	r3, [r7, #112]	; 0x70
	    	velStage++;
 8000fd6:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 8000fd8:	3301      	adds	r3, #1
 8000fda:	66bb      	str	r3, [r7, #104]	; 0x68
	    	break;
 8000fdc:	e045      	b.n	800106a <main+0x1c2>

	    case 3: // add instant x to array
			xArray[index] = deltaX; // dX
 8000fde:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 8000fe0:	009b      	lsls	r3, r3, #2
 8000fe2:	3380      	adds	r3, #128	; 0x80
 8000fe4:	443b      	add	r3, r7
 8000fe6:	3b58      	subs	r3, #88	; 0x58
 8000fe8:	6efa      	ldr	r2, [r7, #108]	; 0x6c
 8000fea:	601a      	str	r2, [r3, #0]
			index++;
 8000fec:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 8000fee:	3301      	adds	r3, #1
 8000ff0:	663b      	str	r3, [r7, #96]	; 0x60
			velStage=0;
 8000ff2:	2300      	movs	r3, #0
 8000ff4:	66bb      	str	r3, [r7, #104]	; 0x68

			if (index==10){
 8000ff6:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 8000ff8:	2b0a      	cmp	r3, #10
 8000ffa:	d104      	bne.n	8001006 <main+0x15e>
				velStage=4;
 8000ffc:	2304      	movs	r3, #4
 8000ffe:	66bb      	str	r3, [r7, #104]	; 0x68
				index=0;
 8001000:	2300      	movs	r3, #0
 8001002:	663b      	str	r3, [r7, #96]	; 0x60
				break;
 8001004:	e031      	b.n	800106a <main+0x1c2>
			}

	    case 4: // add vel to the array
	    	velArray[index]= (xArray[index+1]-xArray[index])/(interval);// calculate dV; derivative
 8001006:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 8001008:	3301      	adds	r3, #1
 800100a:	009b      	lsls	r3, r3, #2
 800100c:	3380      	adds	r3, #128	; 0x80
 800100e:	443b      	add	r3, r7
 8001010:	3b58      	subs	r3, #88	; 0x58
 8001012:	ed93 7a00 	vldr	s14, [r3]
 8001016:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 8001018:	009b      	lsls	r3, r3, #2
 800101a:	3380      	adds	r3, #128	; 0x80
 800101c:	443b      	add	r3, r7
 800101e:	3b58      	subs	r3, #88	; 0x58
 8001020:	edd3 7a00 	vldr	s15, [r3]
 8001024:	ee77 6a67 	vsub.f32	s13, s14, s15
 8001028:	ed97 7a17 	vldr	s14, [r7, #92]	; 0x5c
 800102c:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8001030:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 8001032:	009b      	lsls	r3, r3, #2
 8001034:	3380      	adds	r3, #128	; 0x80
 8001036:	443b      	add	r3, r7
 8001038:	3b7c      	subs	r3, #124	; 0x7c
 800103a:	edc3 7a00 	vstr	s15, [r3]
	    	index++;
 800103e:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 8001040:	3301      	adds	r3, #1
 8001042:	663b      	str	r3, [r7, #96]	; 0x60

	    	if (index==9){
 8001044:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 8001046:	2b09      	cmp	r3, #9
 8001048:	d105      	bne.n	8001056 <main+0x1ae>
	    		velStage++;
 800104a:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 800104c:	3301      	adds	r3, #1
 800104e:	66bb      	str	r3, [r7, #104]	; 0x68
	    		index=0;
 8001050:	2300      	movs	r3, #0
 8001052:	663b      	str	r3, [r7, #96]	; 0x60
	    		break;
 8001054:	e009      	b.n	800106a <main+0x1c2>
	    	}


	    case 5:
	    	aveVel = AveVel(velArray);
 8001056:	1d3b      	adds	r3, r7, #4
 8001058:	4618      	mov	r0, r3
 800105a:	f000 fb9f 	bl	800179c <AveVel>
 800105e:	ed87 0a16 	vstr	s0, [r7, #88]	; 0x58
	    	velStage++;
 8001062:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 8001064:	3301      	adds	r3, #1
 8001066:	66bb      	str	r3, [r7, #104]	; 0x68
	    	break;
 8001068:	bf00      	nop
	  timer++;
 800106a:	e767      	b.n	8000f3c <main+0x94>
 800106c:	f3af 8000 	nop.w
 8001070:	47ae147b 	.word	0x47ae147b
 8001074:	3f847ae1 	.word	0x3f847ae1
 8001078:	00401640 	.word	0x00401640

0800107c <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 800107c:	b580      	push	{r7, lr}
 800107e:	b094      	sub	sp, #80	; 0x50
 8001080:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8001082:	f107 0320 	add.w	r3, r7, #32
 8001086:	2230      	movs	r2, #48	; 0x30
 8001088:	2100      	movs	r1, #0
 800108a:	4618      	mov	r0, r3
 800108c:	f002 fa02 	bl	8003494 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8001090:	f107 030c 	add.w	r3, r7, #12
 8001094:	2200      	movs	r2, #0
 8001096:	601a      	str	r2, [r3, #0]
 8001098:	605a      	str	r2, [r3, #4]
 800109a:	609a      	str	r2, [r3, #8]
 800109c:	60da      	str	r2, [r3, #12]
 800109e:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 80010a0:	2300      	movs	r3, #0
 80010a2:	60bb      	str	r3, [r7, #8]
 80010a4:	4b28      	ldr	r3, [pc, #160]	; (8001148 <SystemClock_Config+0xcc>)
 80010a6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80010a8:	4a27      	ldr	r2, [pc, #156]	; (8001148 <SystemClock_Config+0xcc>)
 80010aa:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80010ae:	6413      	str	r3, [r2, #64]	; 0x40
 80010b0:	4b25      	ldr	r3, [pc, #148]	; (8001148 <SystemClock_Config+0xcc>)
 80010b2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80010b4:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80010b8:	60bb      	str	r3, [r7, #8]
 80010ba:	68bb      	ldr	r3, [r7, #8]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE2);
 80010bc:	2300      	movs	r3, #0
 80010be:	607b      	str	r3, [r7, #4]
 80010c0:	4b22      	ldr	r3, [pc, #136]	; (800114c <SystemClock_Config+0xd0>)
 80010c2:	681b      	ldr	r3, [r3, #0]
 80010c4:	f423 4340 	bic.w	r3, r3, #49152	; 0xc000
 80010c8:	4a20      	ldr	r2, [pc, #128]	; (800114c <SystemClock_Config+0xd0>)
 80010ca:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 80010ce:	6013      	str	r3, [r2, #0]
 80010d0:	4b1e      	ldr	r3, [pc, #120]	; (800114c <SystemClock_Config+0xd0>)
 80010d2:	681b      	ldr	r3, [r3, #0]
 80010d4:	f403 4340 	and.w	r3, r3, #49152	; 0xc000
 80010d8:	607b      	str	r3, [r7, #4]
 80010da:	687b      	ldr	r3, [r7, #4]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 80010dc:	2302      	movs	r3, #2
 80010de:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 80010e0:	2301      	movs	r3, #1
 80010e2:	62fb      	str	r3, [r7, #44]	; 0x2c
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 80010e4:	2310      	movs	r3, #16
 80010e6:	633b      	str	r3, [r7, #48]	; 0x30
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 80010e8:	2302      	movs	r3, #2
 80010ea:	63bb      	str	r3, [r7, #56]	; 0x38
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 80010ec:	2300      	movs	r3, #0
 80010ee:	63fb      	str	r3, [r7, #60]	; 0x3c
  RCC_OscInitStruct.PLL.PLLM = 8;
 80010f0:	2308      	movs	r3, #8
 80010f2:	643b      	str	r3, [r7, #64]	; 0x40
  RCC_OscInitStruct.PLL.PLLN = 84;
 80010f4:	2354      	movs	r3, #84	; 0x54
 80010f6:	647b      	str	r3, [r7, #68]	; 0x44
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 80010f8:	2302      	movs	r3, #2
 80010fa:	64bb      	str	r3, [r7, #72]	; 0x48
  RCC_OscInitStruct.PLL.PLLQ = 7;
 80010fc:	2307      	movs	r3, #7
 80010fe:	64fb      	str	r3, [r7, #76]	; 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8001100:	f107 0320 	add.w	r3, r7, #32
 8001104:	4618      	mov	r0, r3
 8001106:	f000 ffa3 	bl	8002050 <HAL_RCC_OscConfig>
 800110a:	4603      	mov	r3, r0
 800110c:	2b00      	cmp	r3, #0
 800110e:	d001      	beq.n	8001114 <SystemClock_Config+0x98>
  {
    Error_Handler();
 8001110:	f000 fb7c 	bl	800180c <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8001114:	230f      	movs	r3, #15
 8001116:	60fb      	str	r3, [r7, #12]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8001118:	2302      	movs	r3, #2
 800111a:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 800111c:	2300      	movs	r3, #0
 800111e:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 8001120:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8001124:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8001126:	2300      	movs	r3, #0
 8001128:	61fb      	str	r3, [r7, #28]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 800112a:	f107 030c 	add.w	r3, r7, #12
 800112e:	2102      	movs	r1, #2
 8001130:	4618      	mov	r0, r3
 8001132:	f001 fa05 	bl	8002540 <HAL_RCC_ClockConfig>
 8001136:	4603      	mov	r3, r0
 8001138:	2b00      	cmp	r3, #0
 800113a:	d001      	beq.n	8001140 <SystemClock_Config+0xc4>
  {
    Error_Handler();
 800113c:	f000 fb66 	bl	800180c <Error_Handler>
  }
}
 8001140:	bf00      	nop
 8001142:	3750      	adds	r7, #80	; 0x50
 8001144:	46bd      	mov	sp, r7
 8001146:	bd80      	pop	{r7, pc}
 8001148:	40023800 	.word	0x40023800
 800114c:	40007000 	.word	0x40007000

08001150 <MX_TIM1_Init>:
  * @brief TIM1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM1_Init(void)
{
 8001150:	b580      	push	{r7, lr}
 8001152:	b086      	sub	sp, #24
 8001154:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM1_Init 0 */

  /* USER CODE END TIM1_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8001156:	f107 0308 	add.w	r3, r7, #8
 800115a:	2200      	movs	r2, #0
 800115c:	601a      	str	r2, [r3, #0]
 800115e:	605a      	str	r2, [r3, #4]
 8001160:	609a      	str	r2, [r3, #8]
 8001162:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001164:	463b      	mov	r3, r7
 8001166:	2200      	movs	r2, #0
 8001168:	601a      	str	r2, [r3, #0]
 800116a:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM1_Init 1 */

  /* USER CODE END TIM1_Init 1 */
  htim1.Instance = TIM1;
 800116c:	4b1e      	ldr	r3, [pc, #120]	; (80011e8 <MX_TIM1_Init+0x98>)
 800116e:	4a1f      	ldr	r2, [pc, #124]	; (80011ec <MX_TIM1_Init+0x9c>)
 8001170:	601a      	str	r2, [r3, #0]
  htim1.Init.Prescaler = 71;
 8001172:	4b1d      	ldr	r3, [pc, #116]	; (80011e8 <MX_TIM1_Init+0x98>)
 8001174:	2247      	movs	r2, #71	; 0x47
 8001176:	605a      	str	r2, [r3, #4]
  htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001178:	4b1b      	ldr	r3, [pc, #108]	; (80011e8 <MX_TIM1_Init+0x98>)
 800117a:	2200      	movs	r2, #0
 800117c:	609a      	str	r2, [r3, #8]
  htim1.Init.Period = 65535;
 800117e:	4b1a      	ldr	r3, [pc, #104]	; (80011e8 <MX_TIM1_Init+0x98>)
 8001180:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8001184:	60da      	str	r2, [r3, #12]
  htim1.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001186:	4b18      	ldr	r3, [pc, #96]	; (80011e8 <MX_TIM1_Init+0x98>)
 8001188:	2200      	movs	r2, #0
 800118a:	611a      	str	r2, [r3, #16]
  htim1.Init.RepetitionCounter = 0;
 800118c:	4b16      	ldr	r3, [pc, #88]	; (80011e8 <MX_TIM1_Init+0x98>)
 800118e:	2200      	movs	r2, #0
 8001190:	615a      	str	r2, [r3, #20]
  htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001192:	4b15      	ldr	r3, [pc, #84]	; (80011e8 <MX_TIM1_Init+0x98>)
 8001194:	2200      	movs	r2, #0
 8001196:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim1) != HAL_OK)
 8001198:	4813      	ldr	r0, [pc, #76]	; (80011e8 <MX_TIM1_Init+0x98>)
 800119a:	f001 fbf1 	bl	8002980 <HAL_TIM_Base_Init>
 800119e:	4603      	mov	r3, r0
 80011a0:	2b00      	cmp	r3, #0
 80011a2:	d001      	beq.n	80011a8 <MX_TIM1_Init+0x58>
  {
    Error_Handler();
 80011a4:	f000 fb32 	bl	800180c <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 80011a8:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 80011ac:	60bb      	str	r3, [r7, #8]
  if (HAL_TIM_ConfigClockSource(&htim1, &sClockSourceConfig) != HAL_OK)
 80011ae:	f107 0308 	add.w	r3, r7, #8
 80011b2:	4619      	mov	r1, r3
 80011b4:	480c      	ldr	r0, [pc, #48]	; (80011e8 <MX_TIM1_Init+0x98>)
 80011b6:	f001 fc32 	bl	8002a1e <HAL_TIM_ConfigClockSource>
 80011ba:	4603      	mov	r3, r0
 80011bc:	2b00      	cmp	r3, #0
 80011be:	d001      	beq.n	80011c4 <MX_TIM1_Init+0x74>
  {
    Error_Handler();
 80011c0:	f000 fb24 	bl	800180c <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 80011c4:	2300      	movs	r3, #0
 80011c6:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80011c8:	2300      	movs	r3, #0
 80011ca:	607b      	str	r3, [r7, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
 80011cc:	463b      	mov	r3, r7
 80011ce:	4619      	mov	r1, r3
 80011d0:	4805      	ldr	r0, [pc, #20]	; (80011e8 <MX_TIM1_Init+0x98>)
 80011d2:	f001 fe05 	bl	8002de0 <HAL_TIMEx_MasterConfigSynchronization>
 80011d6:	4603      	mov	r3, r0
 80011d8:	2b00      	cmp	r3, #0
 80011da:	d001      	beq.n	80011e0 <MX_TIM1_Init+0x90>
  {
    Error_Handler();
 80011dc:	f000 fb16 	bl	800180c <Error_Handler>
  }
  /* USER CODE BEGIN TIM1_Init 2 */

  /* USER CODE END TIM1_Init 2 */

}
 80011e0:	bf00      	nop
 80011e2:	3718      	adds	r7, #24
 80011e4:	46bd      	mov	sp, r7
 80011e6:	bd80      	pop	{r7, pc}
 80011e8:	2000008c 	.word	0x2000008c
 80011ec:	40010000 	.word	0x40010000

080011f0 <MX_TIM4_Init>:
  * @brief TIM4 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM4_Init(void)
{
 80011f0:	b580      	push	{r7, lr}
 80011f2:	b086      	sub	sp, #24
 80011f4:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM4_Init 0 */

  /* USER CODE END TIM4_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 80011f6:	f107 0308 	add.w	r3, r7, #8
 80011fa:	2200      	movs	r2, #0
 80011fc:	601a      	str	r2, [r3, #0]
 80011fe:	605a      	str	r2, [r3, #4]
 8001200:	609a      	str	r2, [r3, #8]
 8001202:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001204:	463b      	mov	r3, r7
 8001206:	2200      	movs	r2, #0
 8001208:	601a      	str	r2, [r3, #0]
 800120a:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM4_Init 1 */

  /* USER CODE END TIM4_Init 1 */
  htim4.Instance = TIM4;
 800120c:	4b1c      	ldr	r3, [pc, #112]	; (8001280 <MX_TIM4_Init+0x90>)
 800120e:	4a1d      	ldr	r2, [pc, #116]	; (8001284 <MX_TIM4_Init+0x94>)
 8001210:	601a      	str	r2, [r3, #0]
  htim4.Init.Prescaler = 84-1;
 8001212:	4b1b      	ldr	r3, [pc, #108]	; (8001280 <MX_TIM4_Init+0x90>)
 8001214:	2253      	movs	r2, #83	; 0x53
 8001216:	605a      	str	r2, [r3, #4]
  htim4.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001218:	4b19      	ldr	r3, [pc, #100]	; (8001280 <MX_TIM4_Init+0x90>)
 800121a:	2200      	movs	r2, #0
 800121c:	609a      	str	r2, [r3, #8]
  htim4.Init.Period = 0;
 800121e:	4b18      	ldr	r3, [pc, #96]	; (8001280 <MX_TIM4_Init+0x90>)
 8001220:	2200      	movs	r2, #0
 8001222:	60da      	str	r2, [r3, #12]
  htim4.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001224:	4b16      	ldr	r3, [pc, #88]	; (8001280 <MX_TIM4_Init+0x90>)
 8001226:	2200      	movs	r2, #0
 8001228:	611a      	str	r2, [r3, #16]
  htim4.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 800122a:	4b15      	ldr	r3, [pc, #84]	; (8001280 <MX_TIM4_Init+0x90>)
 800122c:	2200      	movs	r2, #0
 800122e:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim4) != HAL_OK)
 8001230:	4813      	ldr	r0, [pc, #76]	; (8001280 <MX_TIM4_Init+0x90>)
 8001232:	f001 fba5 	bl	8002980 <HAL_TIM_Base_Init>
 8001236:	4603      	mov	r3, r0
 8001238:	2b00      	cmp	r3, #0
 800123a:	d001      	beq.n	8001240 <MX_TIM4_Init+0x50>
  {
    Error_Handler();
 800123c:	f000 fae6 	bl	800180c <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8001240:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8001244:	60bb      	str	r3, [r7, #8]
  if (HAL_TIM_ConfigClockSource(&htim4, &sClockSourceConfig) != HAL_OK)
 8001246:	f107 0308 	add.w	r3, r7, #8
 800124a:	4619      	mov	r1, r3
 800124c:	480c      	ldr	r0, [pc, #48]	; (8001280 <MX_TIM4_Init+0x90>)
 800124e:	f001 fbe6 	bl	8002a1e <HAL_TIM_ConfigClockSource>
 8001252:	4603      	mov	r3, r0
 8001254:	2b00      	cmp	r3, #0
 8001256:	d001      	beq.n	800125c <MX_TIM4_Init+0x6c>
  {
    Error_Handler();
 8001258:	f000 fad8 	bl	800180c <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 800125c:	2300      	movs	r3, #0
 800125e:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001260:	2300      	movs	r3, #0
 8001262:	607b      	str	r3, [r7, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim4, &sMasterConfig) != HAL_OK)
 8001264:	463b      	mov	r3, r7
 8001266:	4619      	mov	r1, r3
 8001268:	4805      	ldr	r0, [pc, #20]	; (8001280 <MX_TIM4_Init+0x90>)
 800126a:	f001 fdb9 	bl	8002de0 <HAL_TIMEx_MasterConfigSynchronization>
 800126e:	4603      	mov	r3, r0
 8001270:	2b00      	cmp	r3, #0
 8001272:	d001      	beq.n	8001278 <MX_TIM4_Init+0x88>
  {
    Error_Handler();
 8001274:	f000 faca 	bl	800180c <Error_Handler>
  }
  /* USER CODE BEGIN TIM4_Init 2 */

  /* USER CODE END TIM4_Init 2 */

}
 8001278:	bf00      	nop
 800127a:	3718      	adds	r7, #24
 800127c:	46bd      	mov	sp, r7
 800127e:	bd80      	pop	{r7, pc}
 8001280:	200000d4 	.word	0x200000d4
 8001284:	40000800 	.word	0x40000800

08001288 <MX_USART2_UART_Init>:
  * @brief USART2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART2_UART_Init(void)
{
 8001288:	b580      	push	{r7, lr}
 800128a:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 800128c:	4b11      	ldr	r3, [pc, #68]	; (80012d4 <MX_USART2_UART_Init+0x4c>)
 800128e:	4a12      	ldr	r2, [pc, #72]	; (80012d8 <MX_USART2_UART_Init+0x50>)
 8001290:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 115200;
 8001292:	4b10      	ldr	r3, [pc, #64]	; (80012d4 <MX_USART2_UART_Init+0x4c>)
 8001294:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 8001298:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 800129a:	4b0e      	ldr	r3, [pc, #56]	; (80012d4 <MX_USART2_UART_Init+0x4c>)
 800129c:	2200      	movs	r2, #0
 800129e:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 80012a0:	4b0c      	ldr	r3, [pc, #48]	; (80012d4 <MX_USART2_UART_Init+0x4c>)
 80012a2:	2200      	movs	r2, #0
 80012a4:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 80012a6:	4b0b      	ldr	r3, [pc, #44]	; (80012d4 <MX_USART2_UART_Init+0x4c>)
 80012a8:	2200      	movs	r2, #0
 80012aa:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 80012ac:	4b09      	ldr	r3, [pc, #36]	; (80012d4 <MX_USART2_UART_Init+0x4c>)
 80012ae:	220c      	movs	r2, #12
 80012b0:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 80012b2:	4b08      	ldr	r3, [pc, #32]	; (80012d4 <MX_USART2_UART_Init+0x4c>)
 80012b4:	2200      	movs	r2, #0
 80012b6:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 80012b8:	4b06      	ldr	r3, [pc, #24]	; (80012d4 <MX_USART2_UART_Init+0x4c>)
 80012ba:	2200      	movs	r2, #0
 80012bc:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart2) != HAL_OK)
 80012be:	4805      	ldr	r0, [pc, #20]	; (80012d4 <MX_USART2_UART_Init+0x4c>)
 80012c0:	f001 fdfc 	bl	8002ebc <HAL_UART_Init>
 80012c4:	4603      	mov	r3, r0
 80012c6:	2b00      	cmp	r3, #0
 80012c8:	d001      	beq.n	80012ce <MX_USART2_UART_Init+0x46>
  {
    Error_Handler();
 80012ca:	f000 fa9f 	bl	800180c <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 80012ce:	bf00      	nop
 80012d0:	bd80      	pop	{r7, pc}
 80012d2:	bf00      	nop
 80012d4:	2000011c 	.word	0x2000011c
 80012d8:	40004400 	.word	0x40004400

080012dc <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 80012dc:	b580      	push	{r7, lr}
 80012de:	b088      	sub	sp, #32
 80012e0:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80012e2:	f107 030c 	add.w	r3, r7, #12
 80012e6:	2200      	movs	r2, #0
 80012e8:	601a      	str	r2, [r3, #0]
 80012ea:	605a      	str	r2, [r3, #4]
 80012ec:	609a      	str	r2, [r3, #8]
 80012ee:	60da      	str	r2, [r3, #12]
 80012f0:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 80012f2:	2300      	movs	r3, #0
 80012f4:	60bb      	str	r3, [r7, #8]
 80012f6:	4b3b      	ldr	r3, [pc, #236]	; (80013e4 <MX_GPIO_Init+0x108>)
 80012f8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80012fa:	4a3a      	ldr	r2, [pc, #232]	; (80013e4 <MX_GPIO_Init+0x108>)
 80012fc:	f043 0304 	orr.w	r3, r3, #4
 8001300:	6313      	str	r3, [r2, #48]	; 0x30
 8001302:	4b38      	ldr	r3, [pc, #224]	; (80013e4 <MX_GPIO_Init+0x108>)
 8001304:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001306:	f003 0304 	and.w	r3, r3, #4
 800130a:	60bb      	str	r3, [r7, #8]
 800130c:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 800130e:	2300      	movs	r3, #0
 8001310:	607b      	str	r3, [r7, #4]
 8001312:	4b34      	ldr	r3, [pc, #208]	; (80013e4 <MX_GPIO_Init+0x108>)
 8001314:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001316:	4a33      	ldr	r2, [pc, #204]	; (80013e4 <MX_GPIO_Init+0x108>)
 8001318:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800131c:	6313      	str	r3, [r2, #48]	; 0x30
 800131e:	4b31      	ldr	r3, [pc, #196]	; (80013e4 <MX_GPIO_Init+0x108>)
 8001320:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001322:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8001326:	607b      	str	r3, [r7, #4]
 8001328:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 800132a:	2300      	movs	r3, #0
 800132c:	603b      	str	r3, [r7, #0]
 800132e:	4b2d      	ldr	r3, [pc, #180]	; (80013e4 <MX_GPIO_Init+0x108>)
 8001330:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001332:	4a2c      	ldr	r2, [pc, #176]	; (80013e4 <MX_GPIO_Init+0x108>)
 8001334:	f043 0301 	orr.w	r3, r3, #1
 8001338:	6313      	str	r3, [r2, #48]	; 0x30
 800133a:	4b2a      	ldr	r3, [pc, #168]	; (80013e4 <MX_GPIO_Init+0x108>)
 800133c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800133e:	f003 0301 	and.w	r3, r3, #1
 8001342:	603b      	str	r3, [r7, #0]
 8001344:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, LED_Pin|ECHO2_Pin|TRIG1_Pin, GPIO_PIN_RESET);
 8001346:	2200      	movs	r2, #0
 8001348:	f44f 71d0 	mov.w	r1, #416	; 0x1a0
 800134c:	4826      	ldr	r0, [pc, #152]	; (80013e8 <MX_GPIO_Init+0x10c>)
 800134e:	f000 fe65 	bl	800201c <HAL_GPIO_WritePin>

  /*Configure GPIO pin : B1_Pin */
  GPIO_InitStruct.Pin = B1_Pin;
 8001352:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8001356:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_FALLING;
 8001358:	f44f 1304 	mov.w	r3, #2162688	; 0x210000
 800135c:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800135e:	2300      	movs	r3, #0
 8001360:	617b      	str	r3, [r7, #20]
  HAL_GPIO_Init(B1_GPIO_Port, &GPIO_InitStruct);
 8001362:	f107 030c 	add.w	r3, r7, #12
 8001366:	4619      	mov	r1, r3
 8001368:	4820      	ldr	r0, [pc, #128]	; (80013ec <MX_GPIO_Init+0x110>)
 800136a:	f000 fcbb 	bl	8001ce4 <HAL_GPIO_Init>

  /*Configure GPIO pins : LED_Pin ECHO2_Pin TRIG1_Pin */
  GPIO_InitStruct.Pin = LED_Pin|ECHO2_Pin|TRIG1_Pin;
 800136e:	f44f 73d0 	mov.w	r3, #416	; 0x1a0
 8001372:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001374:	2301      	movs	r3, #1
 8001376:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001378:	2300      	movs	r3, #0
 800137a:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800137c:	2300      	movs	r3, #0
 800137e:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001380:	f107 030c 	add.w	r3, r7, #12
 8001384:	4619      	mov	r1, r3
 8001386:	4818      	ldr	r0, [pc, #96]	; (80013e8 <MX_GPIO_Init+0x10c>)
 8001388:	f000 fcac 	bl	8001ce4 <HAL_GPIO_Init>

  /*Configure GPIO pin : TRIG2_Pin */
  GPIO_InitStruct.Pin = TRIG2_Pin;
 800138c:	2340      	movs	r3, #64	; 0x40
 800138e:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8001390:	2300      	movs	r3, #0
 8001392:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001394:	2300      	movs	r3, #0
 8001396:	617b      	str	r3, [r7, #20]
  HAL_GPIO_Init(TRIG2_GPIO_Port, &GPIO_InitStruct);
 8001398:	f107 030c 	add.w	r3, r7, #12
 800139c:	4619      	mov	r1, r3
 800139e:	4812      	ldr	r0, [pc, #72]	; (80013e8 <MX_GPIO_Init+0x10c>)
 80013a0:	f000 fca0 	bl	8001ce4 <HAL_GPIO_Init>

  /*Configure GPIO pin : ECHO2C9_Pin */
  GPIO_InitStruct.Pin = ECHO2C9_Pin;
 80013a4:	f44f 7300 	mov.w	r3, #512	; 0x200
 80013a8:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80013aa:	2300      	movs	r3, #0
 80013ac:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80013ae:	2300      	movs	r3, #0
 80013b0:	617b      	str	r3, [r7, #20]
  HAL_GPIO_Init(ECHO2C9_GPIO_Port, &GPIO_InitStruct);
 80013b2:	f107 030c 	add.w	r3, r7, #12
 80013b6:	4619      	mov	r1, r3
 80013b8:	480c      	ldr	r0, [pc, #48]	; (80013ec <MX_GPIO_Init+0x110>)
 80013ba:	f000 fc93 	bl	8001ce4 <HAL_GPIO_Init>

  /*Configure GPIO pin : PIR_Pin */
  GPIO_InitStruct.Pin = PIR_Pin;
 80013be:	f44f 6380 	mov.w	r3, #1024	; 0x400
 80013c2:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 80013c4:	f44f 1388 	mov.w	r3, #1114112	; 0x110000
 80013c8:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80013ca:	2300      	movs	r3, #0
 80013cc:	617b      	str	r3, [r7, #20]
  HAL_GPIO_Init(PIR_GPIO_Port, &GPIO_InitStruct);
 80013ce:	f107 030c 	add.w	r3, r7, #12
 80013d2:	4619      	mov	r1, r3
 80013d4:	4804      	ldr	r0, [pc, #16]	; (80013e8 <MX_GPIO_Init+0x10c>)
 80013d6:	f000 fc85 	bl	8001ce4 <HAL_GPIO_Init>

}
 80013da:	bf00      	nop
 80013dc:	3720      	adds	r7, #32
 80013de:	46bd      	mov	sp, r7
 80013e0:	bd80      	pop	{r7, pc}
 80013e2:	bf00      	nop
 80013e4:	40023800 	.word	0x40023800
 80013e8:	40020000 	.word	0x40020000
 80013ec:	40020800 	.word	0x40020800

080013f0 <usDelay>:

/* USER CODE BEGIN 4 */

void usDelay(uint32_t uSec)
{
 80013f0:	b480      	push	{r7}
 80013f2:	b083      	sub	sp, #12
 80013f4:	af00      	add	r7, sp, #0
 80013f6:	6078      	str	r0, [r7, #4]
	if(uSec < 2) uSec = 2;
 80013f8:	687b      	ldr	r3, [r7, #4]
 80013fa:	2b01      	cmp	r3, #1
 80013fc:	d801      	bhi.n	8001402 <usDelay+0x12>
 80013fe:	2302      	movs	r3, #2
 8001400:	607b      	str	r3, [r7, #4]
	usTIM->ARR = uSec - 1; 	/*sets the value in the auto-reload register*/
 8001402:	4a13      	ldr	r2, [pc, #76]	; (8001450 <usDelay+0x60>)
 8001404:	687b      	ldr	r3, [r7, #4]
 8001406:	3b01      	subs	r3, #1
 8001408:	62d3      	str	r3, [r2, #44]	; 0x2c
	usTIM->EGR = 1; 			/*Re-initialises the timer*/
 800140a:	4b11      	ldr	r3, [pc, #68]	; (8001450 <usDelay+0x60>)
 800140c:	2201      	movs	r2, #1
 800140e:	615a      	str	r2, [r3, #20]
	usTIM->SR &= ~1; 		//Resets the flag
 8001410:	4b0f      	ldr	r3, [pc, #60]	; (8001450 <usDelay+0x60>)
 8001412:	691b      	ldr	r3, [r3, #16]
 8001414:	4a0e      	ldr	r2, [pc, #56]	; (8001450 <usDelay+0x60>)
 8001416:	f023 0301 	bic.w	r3, r3, #1
 800141a:	6113      	str	r3, [r2, #16]
	usTIM->CR1 |= 1; 		//Enables the counter
 800141c:	4b0c      	ldr	r3, [pc, #48]	; (8001450 <usDelay+0x60>)
 800141e:	681b      	ldr	r3, [r3, #0]
 8001420:	4a0b      	ldr	r2, [pc, #44]	; (8001450 <usDelay+0x60>)
 8001422:	f043 0301 	orr.w	r3, r3, #1
 8001426:	6013      	str	r3, [r2, #0]
	while((usTIM->SR&0x0001) != 1);
 8001428:	bf00      	nop
 800142a:	4b09      	ldr	r3, [pc, #36]	; (8001450 <usDelay+0x60>)
 800142c:	691b      	ldr	r3, [r3, #16]
 800142e:	f003 0301 	and.w	r3, r3, #1
 8001432:	2b01      	cmp	r3, #1
 8001434:	d1f9      	bne.n	800142a <usDelay+0x3a>
	usTIM->SR &= ~(0x0001);
 8001436:	4b06      	ldr	r3, [pc, #24]	; (8001450 <usDelay+0x60>)
 8001438:	691b      	ldr	r3, [r3, #16]
 800143a:	4a05      	ldr	r2, [pc, #20]	; (8001450 <usDelay+0x60>)
 800143c:	f023 0301 	bic.w	r3, r3, #1
 8001440:	6113      	str	r3, [r2, #16]
}
 8001442:	bf00      	nop
 8001444:	370c      	adds	r7, #12
 8001446:	46bd      	mov	sp, r7
 8001448:	f85d 7b04 	ldr.w	r7, [sp], #4
 800144c:	4770      	bx	lr
 800144e:	bf00      	nop
 8001450:	40000800 	.word	0x40000800
 8001454:	00000000 	.word	0x00000000

08001458 <MeasureDistance>:
// GPIO_PIN_9 Echo for sensor 1:

// SensorID =2;
// GPIO_PIN_6 Trig for sensor 2
// GPIO_PIN_7 Echo for sensor 2:
float MeasureDistance(int sensorID){
 8001458:	b5b0      	push	{r4, r5, r7, lr}
 800145a:	b084      	sub	sp, #16
 800145c:	af00      	add	r7, sp, #0
 800145e:	6078      	str	r0, [r7, #4]
	float localDistance=0;
 8001460:	f04f 0300 	mov.w	r3, #0
 8001464:	60fb      	str	r3, [r7, #12]
	if (sensorID == 1){
 8001466:	687b      	ldr	r3, [r7, #4]
 8001468:	2b01      	cmp	r3, #1
 800146a:	d15f      	bne.n	800152c <MeasureDistance+0xd4>
		HAL_GPIO_WritePin(GPIOA, GPIO_PIN_8, GPIO_PIN_RESET);
 800146c:	2200      	movs	r2, #0
 800146e:	f44f 7180 	mov.w	r1, #256	; 0x100
 8001472:	4863      	ldr	r0, [pc, #396]	; (8001600 <MeasureDistance+0x1a8>)
 8001474:	f000 fdd2 	bl	800201c <HAL_GPIO_WritePin>
		usDelay(3);
 8001478:	2003      	movs	r0, #3
 800147a:	f7ff ffb9 	bl	80013f0 <usDelay>

		//*** START Ultrasonic measure routine ***//
		//1. Output 10 usec TRIG
		HAL_GPIO_WritePin(GPIOA, GPIO_PIN_8, GPIO_PIN_SET);
 800147e:	2201      	movs	r2, #1
 8001480:	f44f 7180 	mov.w	r1, #256	; 0x100
 8001484:	485e      	ldr	r0, [pc, #376]	; (8001600 <MeasureDistance+0x1a8>)
 8001486:	f000 fdc9 	bl	800201c <HAL_GPIO_WritePin>
		usDelay(10);
 800148a:	200a      	movs	r0, #10
 800148c:	f7ff ffb0 	bl	80013f0 <usDelay>
		HAL_GPIO_WritePin(GPIOA, GPIO_PIN_8, GPIO_PIN_RESET);
 8001490:	2200      	movs	r2, #0
 8001492:	f44f 7180 	mov.w	r1, #256	; 0x100
 8001496:	485a      	ldr	r0, [pc, #360]	; (8001600 <MeasureDistance+0x1a8>)
 8001498:	f000 fdc0 	bl	800201c <HAL_GPIO_WritePin>

		//2. Wait for ECHO pin rising edge
		while(HAL_GPIO_ReadPin(GPIOA, GPIO_PIN_9) == GPIO_PIN_RESET);
 800149c:	bf00      	nop
 800149e:	f44f 7100 	mov.w	r1, #512	; 0x200
 80014a2:	4857      	ldr	r0, [pc, #348]	; (8001600 <MeasureDistance+0x1a8>)
 80014a4:	f000 fda2 	bl	8001fec <HAL_GPIO_ReadPin>
 80014a8:	4603      	mov	r3, r0
 80014aa:	2b00      	cmp	r3, #0
 80014ac:	d0f7      	beq.n	800149e <MeasureDistance+0x46>

		//3. Start measuring ECHO pulse width in usec
		numTicks = 0;
 80014ae:	4b55      	ldr	r3, [pc, #340]	; (8001604 <MeasureDistance+0x1ac>)
 80014b0:	2200      	movs	r2, #0
 80014b2:	601a      	str	r2, [r3, #0]
		while(HAL_GPIO_ReadPin(GPIOA, GPIO_PIN_9) == GPIO_PIN_SET)
 80014b4:	e007      	b.n	80014c6 <MeasureDistance+0x6e>
		{
			numTicks++;
 80014b6:	4b53      	ldr	r3, [pc, #332]	; (8001604 <MeasureDistance+0x1ac>)
 80014b8:	681b      	ldr	r3, [r3, #0]
 80014ba:	3301      	adds	r3, #1
 80014bc:	4a51      	ldr	r2, [pc, #324]	; (8001604 <MeasureDistance+0x1ac>)
 80014be:	6013      	str	r3, [r2, #0]
			usDelay(2); //2.8usec
 80014c0:	2002      	movs	r0, #2
 80014c2:	f7ff ff95 	bl	80013f0 <usDelay>
		while(HAL_GPIO_ReadPin(GPIOA, GPIO_PIN_9) == GPIO_PIN_SET)
 80014c6:	f44f 7100 	mov.w	r1, #512	; 0x200
 80014ca:	484d      	ldr	r0, [pc, #308]	; (8001600 <MeasureDistance+0x1a8>)
 80014cc:	f000 fd8e 	bl	8001fec <HAL_GPIO_ReadPin>
 80014d0:	4603      	mov	r3, r0
 80014d2:	2b01      	cmp	r3, #1
 80014d4:	d0ef      	beq.n	80014b6 <MeasureDistance+0x5e>
		};


		localDistance = (numTicks + 0.0f)*2.8*speedOfSound; // Speed of sound is already divided by 2 here.
 80014d6:	4b4b      	ldr	r3, [pc, #300]	; (8001604 <MeasureDistance+0x1ac>)
 80014d8:	681b      	ldr	r3, [r3, #0]
 80014da:	ee07 3a90 	vmov	s15, r3
 80014de:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80014e2:	ed9f 7a49 	vldr	s14, [pc, #292]	; 8001608 <MeasureDistance+0x1b0>
 80014e6:	ee77 7a87 	vadd.f32	s15, s15, s14
 80014ea:	ee17 0a90 	vmov	r0, s15
 80014ee:	f7fe ffd7 	bl	80004a0 <__aeabi_f2d>
 80014f2:	a341      	add	r3, pc, #260	; (adr r3, 80015f8 <MeasureDistance+0x1a0>)
 80014f4:	e9d3 2300 	ldrd	r2, r3, [r3]
 80014f8:	f7ff f82a 	bl	8000550 <__aeabi_dmul>
 80014fc:	4602      	mov	r2, r0
 80014fe:	460b      	mov	r3, r1
 8001500:	4614      	mov	r4, r2
 8001502:	461d      	mov	r5, r3
 8001504:	4b41      	ldr	r3, [pc, #260]	; (800160c <MeasureDistance+0x1b4>)
 8001506:	4618      	mov	r0, r3
 8001508:	f7fe ffca 	bl	80004a0 <__aeabi_f2d>
 800150c:	4602      	mov	r2, r0
 800150e:	460b      	mov	r3, r1
 8001510:	4620      	mov	r0, r4
 8001512:	4629      	mov	r1, r5
 8001514:	f7ff f81c 	bl	8000550 <__aeabi_dmul>
 8001518:	4602      	mov	r2, r0
 800151a:	460b      	mov	r3, r1
 800151c:	4610      	mov	r0, r2
 800151e:	4619      	mov	r1, r3
 8001520:	f7ff faee 	bl	8000b00 <__aeabi_d2f>
 8001524:	4603      	mov	r3, r0
 8001526:	60fb      	str	r3, [r7, #12]


		return localDistance;
 8001528:	68fb      	ldr	r3, [r7, #12]
 800152a:	e05e      	b.n	80015ea <MeasureDistance+0x192>
	}

	if (sensorID == 2){
 800152c:	687b      	ldr	r3, [r7, #4]
 800152e:	2b02      	cmp	r3, #2
 8001530:	d15a      	bne.n	80015e8 <MeasureDistance+0x190>
		HAL_GPIO_WritePin(GPIOA, GPIO_PIN_6, GPIO_PIN_RESET);
 8001532:	2200      	movs	r2, #0
 8001534:	2140      	movs	r1, #64	; 0x40
 8001536:	4832      	ldr	r0, [pc, #200]	; (8001600 <MeasureDistance+0x1a8>)
 8001538:	f000 fd70 	bl	800201c <HAL_GPIO_WritePin>
		usDelay(3);
 800153c:	2003      	movs	r0, #3
 800153e:	f7ff ff57 	bl	80013f0 <usDelay>

		//*** START Ultrasonic measure routine ***//
		//1. Output 10 usec TRIG
		HAL_GPIO_WritePin(GPIOA, GPIO_PIN_6, GPIO_PIN_SET);
 8001542:	2201      	movs	r2, #1
 8001544:	2140      	movs	r1, #64	; 0x40
 8001546:	482e      	ldr	r0, [pc, #184]	; (8001600 <MeasureDistance+0x1a8>)
 8001548:	f000 fd68 	bl	800201c <HAL_GPIO_WritePin>
		usDelay(10);
 800154c:	200a      	movs	r0, #10
 800154e:	f7ff ff4f 	bl	80013f0 <usDelay>
		HAL_GPIO_WritePin(GPIOA, GPIO_PIN_6, GPIO_PIN_RESET);
 8001552:	2200      	movs	r2, #0
 8001554:	2140      	movs	r1, #64	; 0x40
 8001556:	482a      	ldr	r0, [pc, #168]	; (8001600 <MeasureDistance+0x1a8>)
 8001558:	f000 fd60 	bl	800201c <HAL_GPIO_WritePin>

		//2. Wait for ECHO pin rising edge
		while(HAL_GPIO_ReadPin(GPIOA, GPIO_PIN_7) == GPIO_PIN_RESET);
 800155c:	bf00      	nop
 800155e:	2180      	movs	r1, #128	; 0x80
 8001560:	4827      	ldr	r0, [pc, #156]	; (8001600 <MeasureDistance+0x1a8>)
 8001562:	f000 fd43 	bl	8001fec <HAL_GPIO_ReadPin>
 8001566:	4603      	mov	r3, r0
 8001568:	2b00      	cmp	r3, #0
 800156a:	d0f8      	beq.n	800155e <MeasureDistance+0x106>

		//3. Start measuring ECHO pulse width in usec
		numTicks = 0;
 800156c:	4b25      	ldr	r3, [pc, #148]	; (8001604 <MeasureDistance+0x1ac>)
 800156e:	2200      	movs	r2, #0
 8001570:	601a      	str	r2, [r3, #0]
		while(HAL_GPIO_ReadPin(GPIOA, GPIO_PIN_7) == GPIO_PIN_SET)
 8001572:	e007      	b.n	8001584 <MeasureDistance+0x12c>
		{
			numTicks++;
 8001574:	4b23      	ldr	r3, [pc, #140]	; (8001604 <MeasureDistance+0x1ac>)
 8001576:	681b      	ldr	r3, [r3, #0]
 8001578:	3301      	adds	r3, #1
 800157a:	4a22      	ldr	r2, [pc, #136]	; (8001604 <MeasureDistance+0x1ac>)
 800157c:	6013      	str	r3, [r2, #0]
			usDelay(2); //2.8usec
 800157e:	2002      	movs	r0, #2
 8001580:	f7ff ff36 	bl	80013f0 <usDelay>
		while(HAL_GPIO_ReadPin(GPIOA, GPIO_PIN_7) == GPIO_PIN_SET)
 8001584:	2180      	movs	r1, #128	; 0x80
 8001586:	481e      	ldr	r0, [pc, #120]	; (8001600 <MeasureDistance+0x1a8>)
 8001588:	f000 fd30 	bl	8001fec <HAL_GPIO_ReadPin>
 800158c:	4603      	mov	r3, r0
 800158e:	2b01      	cmp	r3, #1
 8001590:	d0f0      	beq.n	8001574 <MeasureDistance+0x11c>
		};


		localDistance = (numTicks + 0.0f)*2.8*speedOfSound; // Speed of sound is already divided by 2 here.
 8001592:	4b1c      	ldr	r3, [pc, #112]	; (8001604 <MeasureDistance+0x1ac>)
 8001594:	681b      	ldr	r3, [r3, #0]
 8001596:	ee07 3a90 	vmov	s15, r3
 800159a:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800159e:	ed9f 7a1a 	vldr	s14, [pc, #104]	; 8001608 <MeasureDistance+0x1b0>
 80015a2:	ee77 7a87 	vadd.f32	s15, s15, s14
 80015a6:	ee17 0a90 	vmov	r0, s15
 80015aa:	f7fe ff79 	bl	80004a0 <__aeabi_f2d>
 80015ae:	a312      	add	r3, pc, #72	; (adr r3, 80015f8 <MeasureDistance+0x1a0>)
 80015b0:	e9d3 2300 	ldrd	r2, r3, [r3]
 80015b4:	f7fe ffcc 	bl	8000550 <__aeabi_dmul>
 80015b8:	4602      	mov	r2, r0
 80015ba:	460b      	mov	r3, r1
 80015bc:	4614      	mov	r4, r2
 80015be:	461d      	mov	r5, r3
 80015c0:	4b12      	ldr	r3, [pc, #72]	; (800160c <MeasureDistance+0x1b4>)
 80015c2:	4618      	mov	r0, r3
 80015c4:	f7fe ff6c 	bl	80004a0 <__aeabi_f2d>
 80015c8:	4602      	mov	r2, r0
 80015ca:	460b      	mov	r3, r1
 80015cc:	4620      	mov	r0, r4
 80015ce:	4629      	mov	r1, r5
 80015d0:	f7fe ffbe 	bl	8000550 <__aeabi_dmul>
 80015d4:	4602      	mov	r2, r0
 80015d6:	460b      	mov	r3, r1
 80015d8:	4610      	mov	r0, r2
 80015da:	4619      	mov	r1, r3
 80015dc:	f7ff fa90 	bl	8000b00 <__aeabi_d2f>
 80015e0:	4603      	mov	r3, r0
 80015e2:	60fb      	str	r3, [r7, #12]


		return localDistance;
 80015e4:	68fb      	ldr	r3, [r7, #12]
 80015e6:	e000      	b.n	80015ea <MeasureDistance+0x192>
	if(localDistance > 20){
		HAL_GPIO_TogglePin(GPIOA, GPIO_PIN_5);
		HAL_Delay(3000);
	}
	*/
	return localDistance;
 80015e8:	68fb      	ldr	r3, [r7, #12]

}
 80015ea:	ee07 3a90 	vmov	s15, r3
 80015ee:	eeb0 0a67 	vmov.f32	s0, s15
 80015f2:	3710      	adds	r7, #16
 80015f4:	46bd      	mov	sp, r7
 80015f6:	bdb0      	pop	{r4, r5, r7, pc}
 80015f8:	66666666 	.word	0x66666666
 80015fc:	40066666 	.word	0x40066666
 8001600:	40020000 	.word	0x40020000
 8001604:	20000160 	.word	0x20000160
 8001608:	00000000 	.word	0x00000000
 800160c:	3c8c7e28 	.word	0x3c8c7e28

08001610 <trigMeasurement>:
// Do we need to calculate both at the same time or split into two function calls?
// int counter=0;



float trigMeasurement(float preX, float curX, float preY, float curY){
 8001610:	b5b0      	push	{r4, r5, r7, lr}
 8001612:	b08c      	sub	sp, #48	; 0x30
 8001614:	af00      	add	r7, sp, #0
 8001616:	ed87 0a03 	vstr	s0, [r7, #12]
 800161a:	edc7 0a02 	vstr	s1, [r7, #8]
 800161e:	ed87 1a01 	vstr	s2, [r7, #4]
 8001622:	edc7 1a00 	vstr	s3, [r7]
	// k is the distance between two sensors pair
	//+++++++++++++++++++++++++++++++++++++++++++++
	float local_deltaX=0;
 8001626:	f04f 0300 	mov.w	r3, #0
 800162a:	62fb      	str	r3, [r7, #44]	; 0x2c
	float preDistance=0;
 800162c:	f04f 0300 	mov.w	r3, #0
 8001630:	62bb      	str	r3, [r7, #40]	; 0x28
	float curDistance=0;
 8001632:	f04f 0300 	mov.w	r3, #0
 8001636:	627b      	str	r3, [r7, #36]	; 0x24
	float preData=0;
 8001638:	f04f 0300 	mov.w	r3, #0
 800163c:	623b      	str	r3, [r7, #32]
	float curData=0;
 800163e:	f04f 0300 	mov.w	r3, #0
 8001642:	61fb      	str	r3, [r7, #28]
	float delta1=0;
 8001644:	f04f 0300 	mov.w	r3, #0
 8001648:	61bb      	str	r3, [r7, #24]
	float delta2=0;
 800164a:	f04f 0300 	mov.w	r3, #0
 800164e:	617b      	str	r3, [r7, #20]


	preData = -((preX*preX)-(preY*preY)-(k*k))/(preY*k);
 8001650:	edd7 7a03 	vldr	s15, [r7, #12]
 8001654:	ee27 7aa7 	vmul.f32	s14, s15, s15
 8001658:	edd7 7a01 	vldr	s15, [r7, #4]
 800165c:	ee67 7aa7 	vmul.f32	s15, s15, s15
 8001660:	ee37 7a67 	vsub.f32	s14, s14, s15
 8001664:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 8001668:	eef7 7a00 	vmov.f32	s15, #112	; 0x3f800000  1.0
 800166c:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8001670:	ee77 7a67 	vsub.f32	s15, s14, s15
 8001674:	eef1 6a67 	vneg.f32	s13, s15
 8001678:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 800167c:	edd7 7a01 	vldr	s15, [r7, #4]
 8001680:	ee27 7a27 	vmul.f32	s14, s14, s15
 8001684:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8001688:	edc7 7a08 	vstr	s15, [r7, #32]
	delta1 = acos(preData);
 800168c:	6a38      	ldr	r0, [r7, #32]
 800168e:	f7fe ff07 	bl	80004a0 <__aeabi_f2d>
 8001692:	4602      	mov	r2, r0
 8001694:	460b      	mov	r3, r1
 8001696:	ec43 2b10 	vmov	d0, r2, r3
 800169a:	f001 ff59 	bl	8003550 <acos>
 800169e:	ec53 2b10 	vmov	r2, r3, d0
 80016a2:	4610      	mov	r0, r2
 80016a4:	4619      	mov	r1, r3
 80016a6:	f7ff fa2b 	bl	8000b00 <__aeabi_d2f>
 80016aa:	4603      	mov	r3, r0
 80016ac:	61bb      	str	r3, [r7, #24]
	preDistance = preY*cos(delta1);
 80016ae:	6878      	ldr	r0, [r7, #4]
 80016b0:	f7fe fef6 	bl	80004a0 <__aeabi_f2d>
 80016b4:	4604      	mov	r4, r0
 80016b6:	460d      	mov	r5, r1
 80016b8:	69b8      	ldr	r0, [r7, #24]
 80016ba:	f7fe fef1 	bl	80004a0 <__aeabi_f2d>
 80016be:	4602      	mov	r2, r0
 80016c0:	460b      	mov	r3, r1
 80016c2:	ec43 2b10 	vmov	d0, r2, r3
 80016c6:	f001 feef 	bl	80034a8 <cos>
 80016ca:	ec53 2b10 	vmov	r2, r3, d0
 80016ce:	4620      	mov	r0, r4
 80016d0:	4629      	mov	r1, r5
 80016d2:	f7fe ff3d 	bl	8000550 <__aeabi_dmul>
 80016d6:	4602      	mov	r2, r0
 80016d8:	460b      	mov	r3, r1
 80016da:	4610      	mov	r0, r2
 80016dc:	4619      	mov	r1, r3
 80016de:	f7ff fa0f 	bl	8000b00 <__aeabi_d2f>
 80016e2:	4603      	mov	r3, r0
 80016e4:	62bb      	str	r3, [r7, #40]	; 0x28


	curData = -((curX*curX)-(curY*curY)-(k*k))/(curY*k);
 80016e6:	edd7 7a02 	vldr	s15, [r7, #8]
 80016ea:	ee27 7aa7 	vmul.f32	s14, s15, s15
 80016ee:	edd7 7a00 	vldr	s15, [r7]
 80016f2:	ee67 7aa7 	vmul.f32	s15, s15, s15
 80016f6:	ee37 7a67 	vsub.f32	s14, s14, s15
 80016fa:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 80016fe:	eef7 7a00 	vmov.f32	s15, #112	; 0x3f800000  1.0
 8001702:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8001706:	ee77 7a67 	vsub.f32	s15, s14, s15
 800170a:	eef1 6a67 	vneg.f32	s13, s15
 800170e:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 8001712:	edd7 7a00 	vldr	s15, [r7]
 8001716:	ee27 7a27 	vmul.f32	s14, s14, s15
 800171a:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800171e:	edc7 7a07 	vstr	s15, [r7, #28]
	delta2 = acos(curData);
 8001722:	69f8      	ldr	r0, [r7, #28]
 8001724:	f7fe febc 	bl	80004a0 <__aeabi_f2d>
 8001728:	4602      	mov	r2, r0
 800172a:	460b      	mov	r3, r1
 800172c:	ec43 2b10 	vmov	d0, r2, r3
 8001730:	f001 ff0e 	bl	8003550 <acos>
 8001734:	ec53 2b10 	vmov	r2, r3, d0
 8001738:	4610      	mov	r0, r2
 800173a:	4619      	mov	r1, r3
 800173c:	f7ff f9e0 	bl	8000b00 <__aeabi_d2f>
 8001740:	4603      	mov	r3, r0
 8001742:	617b      	str	r3, [r7, #20]
	curDistance = curY*cos(delta2);
 8001744:	6838      	ldr	r0, [r7, #0]
 8001746:	f7fe feab 	bl	80004a0 <__aeabi_f2d>
 800174a:	4604      	mov	r4, r0
 800174c:	460d      	mov	r5, r1
 800174e:	6978      	ldr	r0, [r7, #20]
 8001750:	f7fe fea6 	bl	80004a0 <__aeabi_f2d>
 8001754:	4602      	mov	r2, r0
 8001756:	460b      	mov	r3, r1
 8001758:	ec43 2b10 	vmov	d0, r2, r3
 800175c:	f001 fea4 	bl	80034a8 <cos>
 8001760:	ec53 2b10 	vmov	r2, r3, d0
 8001764:	4620      	mov	r0, r4
 8001766:	4629      	mov	r1, r5
 8001768:	f7fe fef2 	bl	8000550 <__aeabi_dmul>
 800176c:	4602      	mov	r2, r0
 800176e:	460b      	mov	r3, r1
 8001770:	4610      	mov	r0, r2
 8001772:	4619      	mov	r1, r3
 8001774:	f7ff f9c4 	bl	8000b00 <__aeabi_d2f>
 8001778:	4603      	mov	r3, r0
 800177a:	627b      	str	r3, [r7, #36]	; 0x24

	// calculate delta x
	local_deltaX = curDistance - preDistance;
 800177c:	ed97 7a09 	vldr	s14, [r7, #36]	; 0x24
 8001780:	edd7 7a0a 	vldr	s15, [r7, #40]	; 0x28
 8001784:	ee77 7a67 	vsub.f32	s15, s14, s15
 8001788:	edc7 7a0b 	vstr	s15, [r7, #44]	; 0x2c

	return local_deltaX;
 800178c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800178e:	ee07 3a90 	vmov	s15, r3

}
 8001792:	eeb0 0a67 	vmov.f32	s0, s15
 8001796:	3730      	adds	r7, #48	; 0x30
 8001798:	46bd      	mov	sp, r7
 800179a:	bdb0      	pop	{r4, r5, r7, pc}

0800179c <AveVel>:




// this function will calculate the average velocity of an object over an interval
float AveVel(float velArray[]){ // size 9
 800179c:	b480      	push	{r7}
 800179e:	b087      	sub	sp, #28
 80017a0:	af00      	add	r7, sp, #0
 80017a2:	6078      	str	r0, [r7, #4]

	float sum=0;
 80017a4:	f04f 0300 	mov.w	r3, #0
 80017a8:	617b      	str	r3, [r7, #20]
	float aveVel=0;
 80017aa:	f04f 0300 	mov.w	r3, #0
 80017ae:	60fb      	str	r3, [r7, #12]
	for (int i=0; i<9;i++){
 80017b0:	2300      	movs	r3, #0
 80017b2:	613b      	str	r3, [r7, #16]
 80017b4:	e00e      	b.n	80017d4 <AveVel+0x38>
		sum += velArray[i];
 80017b6:	693b      	ldr	r3, [r7, #16]
 80017b8:	009b      	lsls	r3, r3, #2
 80017ba:	687a      	ldr	r2, [r7, #4]
 80017bc:	4413      	add	r3, r2
 80017be:	edd3 7a00 	vldr	s15, [r3]
 80017c2:	ed97 7a05 	vldr	s14, [r7, #20]
 80017c6:	ee77 7a27 	vadd.f32	s15, s14, s15
 80017ca:	edc7 7a05 	vstr	s15, [r7, #20]
	for (int i=0; i<9;i++){
 80017ce:	693b      	ldr	r3, [r7, #16]
 80017d0:	3301      	adds	r3, #1
 80017d2:	613b      	str	r3, [r7, #16]
 80017d4:	693b      	ldr	r3, [r7, #16]
 80017d6:	2b08      	cmp	r3, #8
 80017d8:	dded      	ble.n	80017b6 <AveVel+0x1a>
	}

	aveVel = sum/(interval*10); // mean value
 80017da:	2200      	movs	r2, #0
 80017dc:	4613      	mov	r3, r2
 80017de:	009b      	lsls	r3, r3, #2
 80017e0:	4413      	add	r3, r2
 80017e2:	005b      	lsls	r3, r3, #1
 80017e4:	ee07 3a90 	vmov	s15, r3
 80017e8:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 80017ec:	edd7 6a05 	vldr	s13, [r7, #20]
 80017f0:	eec6 7a87 	vdiv.f32	s15, s13, s14
 80017f4:	edc7 7a03 	vstr	s15, [r7, #12]
	return aveVel;
 80017f8:	68fb      	ldr	r3, [r7, #12]
 80017fa:	ee07 3a90 	vmov	s15, r3


	//+++++++++++++++++++++++++++++++++++++++++++++
	// Problem is that first time some entries are still at their default values
	// float velArray[i]=(xArray[i+1]-xArray[i])/interval; // this is the idea of derivative where lim(f(x+h)-f(x))/h as h which is our interval approaches 0
}
 80017fe:	eeb0 0a67 	vmov.f32	s0, s15
 8001802:	371c      	adds	r7, #28
 8001804:	46bd      	mov	sp, r7
 8001806:	f85d 7b04 	ldr.w	r7, [sp], #4
 800180a:	4770      	bx	lr

0800180c <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 800180c:	b480      	push	{r7}
 800180e:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8001810:	b672      	cpsid	i
}
 8001812:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8001814:	e7fe      	b.n	8001814 <Error_Handler+0x8>
	...

08001818 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8001818:	b580      	push	{r7, lr}
 800181a:	b082      	sub	sp, #8
 800181c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 800181e:	2300      	movs	r3, #0
 8001820:	607b      	str	r3, [r7, #4]
 8001822:	4b10      	ldr	r3, [pc, #64]	; (8001864 <HAL_MspInit+0x4c>)
 8001824:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001826:	4a0f      	ldr	r2, [pc, #60]	; (8001864 <HAL_MspInit+0x4c>)
 8001828:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 800182c:	6453      	str	r3, [r2, #68]	; 0x44
 800182e:	4b0d      	ldr	r3, [pc, #52]	; (8001864 <HAL_MspInit+0x4c>)
 8001830:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001832:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8001836:	607b      	str	r3, [r7, #4]
 8001838:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 800183a:	2300      	movs	r3, #0
 800183c:	603b      	str	r3, [r7, #0]
 800183e:	4b09      	ldr	r3, [pc, #36]	; (8001864 <HAL_MspInit+0x4c>)
 8001840:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001842:	4a08      	ldr	r2, [pc, #32]	; (8001864 <HAL_MspInit+0x4c>)
 8001844:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8001848:	6413      	str	r3, [r2, #64]	; 0x40
 800184a:	4b06      	ldr	r3, [pc, #24]	; (8001864 <HAL_MspInit+0x4c>)
 800184c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800184e:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001852:	603b      	str	r3, [r7, #0]
 8001854:	683b      	ldr	r3, [r7, #0]

  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_0);
 8001856:	2007      	movs	r0, #7
 8001858:	f000 fa10 	bl	8001c7c <HAL_NVIC_SetPriorityGrouping>
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 800185c:	bf00      	nop
 800185e:	3708      	adds	r7, #8
 8001860:	46bd      	mov	sp, r7
 8001862:	bd80      	pop	{r7, pc}
 8001864:	40023800 	.word	0x40023800

08001868 <HAL_TIM_Base_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 8001868:	b480      	push	{r7}
 800186a:	b085      	sub	sp, #20
 800186c:	af00      	add	r7, sp, #0
 800186e:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM1)
 8001870:	687b      	ldr	r3, [r7, #4]
 8001872:	681b      	ldr	r3, [r3, #0]
 8001874:	4a15      	ldr	r2, [pc, #84]	; (80018cc <HAL_TIM_Base_MspInit+0x64>)
 8001876:	4293      	cmp	r3, r2
 8001878:	d10e      	bne.n	8001898 <HAL_TIM_Base_MspInit+0x30>
  {
  /* USER CODE BEGIN TIM1_MspInit 0 */

  /* USER CODE END TIM1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM1_CLK_ENABLE();
 800187a:	2300      	movs	r3, #0
 800187c:	60fb      	str	r3, [r7, #12]
 800187e:	4b14      	ldr	r3, [pc, #80]	; (80018d0 <HAL_TIM_Base_MspInit+0x68>)
 8001880:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001882:	4a13      	ldr	r2, [pc, #76]	; (80018d0 <HAL_TIM_Base_MspInit+0x68>)
 8001884:	f043 0301 	orr.w	r3, r3, #1
 8001888:	6453      	str	r3, [r2, #68]	; 0x44
 800188a:	4b11      	ldr	r3, [pc, #68]	; (80018d0 <HAL_TIM_Base_MspInit+0x68>)
 800188c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800188e:	f003 0301 	and.w	r3, r3, #1
 8001892:	60fb      	str	r3, [r7, #12]
 8001894:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN TIM4_MspInit 1 */

  /* USER CODE END TIM4_MspInit 1 */
  }

}
 8001896:	e012      	b.n	80018be <HAL_TIM_Base_MspInit+0x56>
  else if(htim_base->Instance==TIM4)
 8001898:	687b      	ldr	r3, [r7, #4]
 800189a:	681b      	ldr	r3, [r3, #0]
 800189c:	4a0d      	ldr	r2, [pc, #52]	; (80018d4 <HAL_TIM_Base_MspInit+0x6c>)
 800189e:	4293      	cmp	r3, r2
 80018a0:	d10d      	bne.n	80018be <HAL_TIM_Base_MspInit+0x56>
    __HAL_RCC_TIM4_CLK_ENABLE();
 80018a2:	2300      	movs	r3, #0
 80018a4:	60bb      	str	r3, [r7, #8]
 80018a6:	4b0a      	ldr	r3, [pc, #40]	; (80018d0 <HAL_TIM_Base_MspInit+0x68>)
 80018a8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80018aa:	4a09      	ldr	r2, [pc, #36]	; (80018d0 <HAL_TIM_Base_MspInit+0x68>)
 80018ac:	f043 0304 	orr.w	r3, r3, #4
 80018b0:	6413      	str	r3, [r2, #64]	; 0x40
 80018b2:	4b07      	ldr	r3, [pc, #28]	; (80018d0 <HAL_TIM_Base_MspInit+0x68>)
 80018b4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80018b6:	f003 0304 	and.w	r3, r3, #4
 80018ba:	60bb      	str	r3, [r7, #8]
 80018bc:	68bb      	ldr	r3, [r7, #8]
}
 80018be:	bf00      	nop
 80018c0:	3714      	adds	r7, #20
 80018c2:	46bd      	mov	sp, r7
 80018c4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80018c8:	4770      	bx	lr
 80018ca:	bf00      	nop
 80018cc:	40010000 	.word	0x40010000
 80018d0:	40023800 	.word	0x40023800
 80018d4:	40000800 	.word	0x40000800

080018d8 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 80018d8:	b580      	push	{r7, lr}
 80018da:	b08a      	sub	sp, #40	; 0x28
 80018dc:	af00      	add	r7, sp, #0
 80018de:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80018e0:	f107 0314 	add.w	r3, r7, #20
 80018e4:	2200      	movs	r2, #0
 80018e6:	601a      	str	r2, [r3, #0]
 80018e8:	605a      	str	r2, [r3, #4]
 80018ea:	609a      	str	r2, [r3, #8]
 80018ec:	60da      	str	r2, [r3, #12]
 80018ee:	611a      	str	r2, [r3, #16]
  if(huart->Instance==USART2)
 80018f0:	687b      	ldr	r3, [r7, #4]
 80018f2:	681b      	ldr	r3, [r3, #0]
 80018f4:	4a19      	ldr	r2, [pc, #100]	; (800195c <HAL_UART_MspInit+0x84>)
 80018f6:	4293      	cmp	r3, r2
 80018f8:	d12b      	bne.n	8001952 <HAL_UART_MspInit+0x7a>
  {
  /* USER CODE BEGIN USART2_MspInit 0 */

  /* USER CODE END USART2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 80018fa:	2300      	movs	r3, #0
 80018fc:	613b      	str	r3, [r7, #16]
 80018fe:	4b18      	ldr	r3, [pc, #96]	; (8001960 <HAL_UART_MspInit+0x88>)
 8001900:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001902:	4a17      	ldr	r2, [pc, #92]	; (8001960 <HAL_UART_MspInit+0x88>)
 8001904:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8001908:	6413      	str	r3, [r2, #64]	; 0x40
 800190a:	4b15      	ldr	r3, [pc, #84]	; (8001960 <HAL_UART_MspInit+0x88>)
 800190c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800190e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001912:	613b      	str	r3, [r7, #16]
 8001914:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001916:	2300      	movs	r3, #0
 8001918:	60fb      	str	r3, [r7, #12]
 800191a:	4b11      	ldr	r3, [pc, #68]	; (8001960 <HAL_UART_MspInit+0x88>)
 800191c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800191e:	4a10      	ldr	r2, [pc, #64]	; (8001960 <HAL_UART_MspInit+0x88>)
 8001920:	f043 0301 	orr.w	r3, r3, #1
 8001924:	6313      	str	r3, [r2, #48]	; 0x30
 8001926:	4b0e      	ldr	r3, [pc, #56]	; (8001960 <HAL_UART_MspInit+0x88>)
 8001928:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800192a:	f003 0301 	and.w	r3, r3, #1
 800192e:	60fb      	str	r3, [r7, #12]
 8001930:	68fb      	ldr	r3, [r7, #12]
    /**USART2 GPIO Configuration
    PA2     ------> USART2_TX
    PA3     ------> USART2_RX
    */
    GPIO_InitStruct.Pin = USART_TX_Pin|USART_RX_Pin;
 8001932:	230c      	movs	r3, #12
 8001934:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001936:	2302      	movs	r3, #2
 8001938:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800193a:	2300      	movs	r3, #0
 800193c:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800193e:	2300      	movs	r3, #0
 8001940:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 8001942:	2307      	movs	r3, #7
 8001944:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001946:	f107 0314 	add.w	r3, r7, #20
 800194a:	4619      	mov	r1, r3
 800194c:	4805      	ldr	r0, [pc, #20]	; (8001964 <HAL_UART_MspInit+0x8c>)
 800194e:	f000 f9c9 	bl	8001ce4 <HAL_GPIO_Init>
  /* USER CODE BEGIN USART2_MspInit 1 */

  /* USER CODE END USART2_MspInit 1 */
  }

}
 8001952:	bf00      	nop
 8001954:	3728      	adds	r7, #40	; 0x28
 8001956:	46bd      	mov	sp, r7
 8001958:	bd80      	pop	{r7, pc}
 800195a:	bf00      	nop
 800195c:	40004400 	.word	0x40004400
 8001960:	40023800 	.word	0x40023800
 8001964:	40020000 	.word	0x40020000

08001968 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8001968:	b480      	push	{r7}
 800196a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 800196c:	e7fe      	b.n	800196c <NMI_Handler+0x4>

0800196e <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 800196e:	b480      	push	{r7}
 8001970:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8001972:	e7fe      	b.n	8001972 <HardFault_Handler+0x4>

08001974 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8001974:	b480      	push	{r7}
 8001976:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8001978:	e7fe      	b.n	8001978 <MemManage_Handler+0x4>

0800197a <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 800197a:	b480      	push	{r7}
 800197c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 800197e:	e7fe      	b.n	800197e <BusFault_Handler+0x4>

08001980 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8001980:	b480      	push	{r7}
 8001982:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8001984:	e7fe      	b.n	8001984 <UsageFault_Handler+0x4>

08001986 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8001986:	b480      	push	{r7}
 8001988:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 800198a:	bf00      	nop
 800198c:	46bd      	mov	sp, r7
 800198e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001992:	4770      	bx	lr

08001994 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8001994:	b480      	push	{r7}
 8001996:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8001998:	bf00      	nop
 800199a:	46bd      	mov	sp, r7
 800199c:	f85d 7b04 	ldr.w	r7, [sp], #4
 80019a0:	4770      	bx	lr

080019a2 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 80019a2:	b480      	push	{r7}
 80019a4:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 80019a6:	bf00      	nop
 80019a8:	46bd      	mov	sp, r7
 80019aa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80019ae:	4770      	bx	lr

080019b0 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 80019b0:	b580      	push	{r7, lr}
 80019b2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 80019b4:	f000 f890 	bl	8001ad8 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 80019b8:	bf00      	nop
 80019ba:	bd80      	pop	{r7, pc}

080019bc <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 80019bc:	b480      	push	{r7}
 80019be:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 80019c0:	4b06      	ldr	r3, [pc, #24]	; (80019dc <SystemInit+0x20>)
 80019c2:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80019c6:	4a05      	ldr	r2, [pc, #20]	; (80019dc <SystemInit+0x20>)
 80019c8:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 80019cc:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 80019d0:	bf00      	nop
 80019d2:	46bd      	mov	sp, r7
 80019d4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80019d8:	4770      	bx	lr
 80019da:	bf00      	nop
 80019dc:	e000ed00 	.word	0xe000ed00

080019e0 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack    		 /* set stack pointer */
 80019e0:	f8df d034 	ldr.w	sp, [pc, #52]	; 8001a18 <LoopFillZerobss+0x12>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 80019e4:	480d      	ldr	r0, [pc, #52]	; (8001a1c <LoopFillZerobss+0x16>)
  ldr r1, =_edata
 80019e6:	490e      	ldr	r1, [pc, #56]	; (8001a20 <LoopFillZerobss+0x1a>)
  ldr r2, =_sidata
 80019e8:	4a0e      	ldr	r2, [pc, #56]	; (8001a24 <LoopFillZerobss+0x1e>)
  movs r3, #0
 80019ea:	2300      	movs	r3, #0
  b LoopCopyDataInit
 80019ec:	e002      	b.n	80019f4 <LoopCopyDataInit>

080019ee <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 80019ee:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 80019f0:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 80019f2:	3304      	adds	r3, #4

080019f4 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 80019f4:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 80019f6:	428c      	cmp	r4, r1
  bcc CopyDataInit
 80019f8:	d3f9      	bcc.n	80019ee <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 80019fa:	4a0b      	ldr	r2, [pc, #44]	; (8001a28 <LoopFillZerobss+0x22>)
  ldr r4, =_ebss
 80019fc:	4c0b      	ldr	r4, [pc, #44]	; (8001a2c <LoopFillZerobss+0x26>)
  movs r3, #0
 80019fe:	2300      	movs	r3, #0
  b LoopFillZerobss
 8001a00:	e001      	b.n	8001a06 <LoopFillZerobss>

08001a02 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8001a02:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8001a04:	3204      	adds	r2, #4

08001a06 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8001a06:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8001a08:	d3fb      	bcc.n	8001a02 <FillZerobss>

/* Call the clock system initialization function.*/
  bl  SystemInit   
 8001a0a:	f7ff ffd7 	bl	80019bc <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 8001a0e:	f001 fd1d 	bl	800344c <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8001a12:	f7ff fa49 	bl	8000ea8 <main>
  bx  lr    
 8001a16:	4770      	bx	lr
  ldr   sp, =_estack    		 /* set stack pointer */
 8001a18:	20018000 	.word	0x20018000
  ldr r0, =_sdata
 8001a1c:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8001a20:	20000070 	.word	0x20000070
  ldr r2, =_sidata
 8001a24:	08004df8 	.word	0x08004df8
  ldr r2, =_sbss
 8001a28:	20000070 	.word	0x20000070
  ldr r4, =_ebss
 8001a2c:	20000168 	.word	0x20000168

08001a30 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8001a30:	e7fe      	b.n	8001a30 <ADC_IRQHandler>
	...

08001a34 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8001a34:	b580      	push	{r7, lr}
 8001a36:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 8001a38:	4b0e      	ldr	r3, [pc, #56]	; (8001a74 <HAL_Init+0x40>)
 8001a3a:	681b      	ldr	r3, [r3, #0]
 8001a3c:	4a0d      	ldr	r2, [pc, #52]	; (8001a74 <HAL_Init+0x40>)
 8001a3e:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8001a42:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 8001a44:	4b0b      	ldr	r3, [pc, #44]	; (8001a74 <HAL_Init+0x40>)
 8001a46:	681b      	ldr	r3, [r3, #0]
 8001a48:	4a0a      	ldr	r2, [pc, #40]	; (8001a74 <HAL_Init+0x40>)
 8001a4a:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8001a4e:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8001a50:	4b08      	ldr	r3, [pc, #32]	; (8001a74 <HAL_Init+0x40>)
 8001a52:	681b      	ldr	r3, [r3, #0]
 8001a54:	4a07      	ldr	r2, [pc, #28]	; (8001a74 <HAL_Init+0x40>)
 8001a56:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8001a5a:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8001a5c:	2003      	movs	r0, #3
 8001a5e:	f000 f90d 	bl	8001c7c <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8001a62:	2000      	movs	r0, #0
 8001a64:	f000 f808 	bl	8001a78 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8001a68:	f7ff fed6 	bl	8001818 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8001a6c:	2300      	movs	r3, #0
}
 8001a6e:	4618      	mov	r0, r3
 8001a70:	bd80      	pop	{r7, pc}
 8001a72:	bf00      	nop
 8001a74:	40023c00 	.word	0x40023c00

08001a78 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8001a78:	b580      	push	{r7, lr}
 8001a7a:	b082      	sub	sp, #8
 8001a7c:	af00      	add	r7, sp, #0
 8001a7e:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8001a80:	4b12      	ldr	r3, [pc, #72]	; (8001acc <HAL_InitTick+0x54>)
 8001a82:	681a      	ldr	r2, [r3, #0]
 8001a84:	4b12      	ldr	r3, [pc, #72]	; (8001ad0 <HAL_InitTick+0x58>)
 8001a86:	781b      	ldrb	r3, [r3, #0]
 8001a88:	4619      	mov	r1, r3
 8001a8a:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8001a8e:	fbb3 f3f1 	udiv	r3, r3, r1
 8001a92:	fbb2 f3f3 	udiv	r3, r2, r3
 8001a96:	4618      	mov	r0, r3
 8001a98:	f000 f917 	bl	8001cca <HAL_SYSTICK_Config>
 8001a9c:	4603      	mov	r3, r0
 8001a9e:	2b00      	cmp	r3, #0
 8001aa0:	d001      	beq.n	8001aa6 <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8001aa2:	2301      	movs	r3, #1
 8001aa4:	e00e      	b.n	8001ac4 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8001aa6:	687b      	ldr	r3, [r7, #4]
 8001aa8:	2b0f      	cmp	r3, #15
 8001aaa:	d80a      	bhi.n	8001ac2 <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8001aac:	2200      	movs	r2, #0
 8001aae:	6879      	ldr	r1, [r7, #4]
 8001ab0:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8001ab4:	f000 f8ed 	bl	8001c92 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8001ab8:	4a06      	ldr	r2, [pc, #24]	; (8001ad4 <HAL_InitTick+0x5c>)
 8001aba:	687b      	ldr	r3, [r7, #4]
 8001abc:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8001abe:	2300      	movs	r3, #0
 8001ac0:	e000      	b.n	8001ac4 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8001ac2:	2301      	movs	r3, #1
}
 8001ac4:	4618      	mov	r0, r3
 8001ac6:	3708      	adds	r7, #8
 8001ac8:	46bd      	mov	sp, r7
 8001aca:	bd80      	pop	{r7, pc}
 8001acc:	20000000 	.word	0x20000000
 8001ad0:	20000008 	.word	0x20000008
 8001ad4:	20000004 	.word	0x20000004

08001ad8 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8001ad8:	b480      	push	{r7}
 8001ada:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8001adc:	4b06      	ldr	r3, [pc, #24]	; (8001af8 <HAL_IncTick+0x20>)
 8001ade:	781b      	ldrb	r3, [r3, #0]
 8001ae0:	461a      	mov	r2, r3
 8001ae2:	4b06      	ldr	r3, [pc, #24]	; (8001afc <HAL_IncTick+0x24>)
 8001ae4:	681b      	ldr	r3, [r3, #0]
 8001ae6:	4413      	add	r3, r2
 8001ae8:	4a04      	ldr	r2, [pc, #16]	; (8001afc <HAL_IncTick+0x24>)
 8001aea:	6013      	str	r3, [r2, #0]
}
 8001aec:	bf00      	nop
 8001aee:	46bd      	mov	sp, r7
 8001af0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001af4:	4770      	bx	lr
 8001af6:	bf00      	nop
 8001af8:	20000008 	.word	0x20000008
 8001afc:	20000164 	.word	0x20000164

08001b00 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8001b00:	b480      	push	{r7}
 8001b02:	af00      	add	r7, sp, #0
  return uwTick;
 8001b04:	4b03      	ldr	r3, [pc, #12]	; (8001b14 <HAL_GetTick+0x14>)
 8001b06:	681b      	ldr	r3, [r3, #0]
}
 8001b08:	4618      	mov	r0, r3
 8001b0a:	46bd      	mov	sp, r7
 8001b0c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b10:	4770      	bx	lr
 8001b12:	bf00      	nop
 8001b14:	20000164 	.word	0x20000164

08001b18 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001b18:	b480      	push	{r7}
 8001b1a:	b085      	sub	sp, #20
 8001b1c:	af00      	add	r7, sp, #0
 8001b1e:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8001b20:	687b      	ldr	r3, [r7, #4]
 8001b22:	f003 0307 	and.w	r3, r3, #7
 8001b26:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8001b28:	4b0c      	ldr	r3, [pc, #48]	; (8001b5c <__NVIC_SetPriorityGrouping+0x44>)
 8001b2a:	68db      	ldr	r3, [r3, #12]
 8001b2c:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8001b2e:	68ba      	ldr	r2, [r7, #8]
 8001b30:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8001b34:	4013      	ands	r3, r2
 8001b36:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8001b38:	68fb      	ldr	r3, [r7, #12]
 8001b3a:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8001b3c:	68bb      	ldr	r3, [r7, #8]
 8001b3e:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8001b40:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8001b44:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8001b48:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8001b4a:	4a04      	ldr	r2, [pc, #16]	; (8001b5c <__NVIC_SetPriorityGrouping+0x44>)
 8001b4c:	68bb      	ldr	r3, [r7, #8]
 8001b4e:	60d3      	str	r3, [r2, #12]
}
 8001b50:	bf00      	nop
 8001b52:	3714      	adds	r7, #20
 8001b54:	46bd      	mov	sp, r7
 8001b56:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b5a:	4770      	bx	lr
 8001b5c:	e000ed00 	.word	0xe000ed00

08001b60 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8001b60:	b480      	push	{r7}
 8001b62:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8001b64:	4b04      	ldr	r3, [pc, #16]	; (8001b78 <__NVIC_GetPriorityGrouping+0x18>)
 8001b66:	68db      	ldr	r3, [r3, #12]
 8001b68:	0a1b      	lsrs	r3, r3, #8
 8001b6a:	f003 0307 	and.w	r3, r3, #7
}
 8001b6e:	4618      	mov	r0, r3
 8001b70:	46bd      	mov	sp, r7
 8001b72:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b76:	4770      	bx	lr
 8001b78:	e000ed00 	.word	0xe000ed00

08001b7c <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8001b7c:	b480      	push	{r7}
 8001b7e:	b083      	sub	sp, #12
 8001b80:	af00      	add	r7, sp, #0
 8001b82:	4603      	mov	r3, r0
 8001b84:	6039      	str	r1, [r7, #0]
 8001b86:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001b88:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001b8c:	2b00      	cmp	r3, #0
 8001b8e:	db0a      	blt.n	8001ba6 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001b90:	683b      	ldr	r3, [r7, #0]
 8001b92:	b2da      	uxtb	r2, r3
 8001b94:	490c      	ldr	r1, [pc, #48]	; (8001bc8 <__NVIC_SetPriority+0x4c>)
 8001b96:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001b9a:	0112      	lsls	r2, r2, #4
 8001b9c:	b2d2      	uxtb	r2, r2
 8001b9e:	440b      	add	r3, r1
 8001ba0:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8001ba4:	e00a      	b.n	8001bbc <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001ba6:	683b      	ldr	r3, [r7, #0]
 8001ba8:	b2da      	uxtb	r2, r3
 8001baa:	4908      	ldr	r1, [pc, #32]	; (8001bcc <__NVIC_SetPriority+0x50>)
 8001bac:	79fb      	ldrb	r3, [r7, #7]
 8001bae:	f003 030f 	and.w	r3, r3, #15
 8001bb2:	3b04      	subs	r3, #4
 8001bb4:	0112      	lsls	r2, r2, #4
 8001bb6:	b2d2      	uxtb	r2, r2
 8001bb8:	440b      	add	r3, r1
 8001bba:	761a      	strb	r2, [r3, #24]
}
 8001bbc:	bf00      	nop
 8001bbe:	370c      	adds	r7, #12
 8001bc0:	46bd      	mov	sp, r7
 8001bc2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001bc6:	4770      	bx	lr
 8001bc8:	e000e100 	.word	0xe000e100
 8001bcc:	e000ed00 	.word	0xe000ed00

08001bd0 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8001bd0:	b480      	push	{r7}
 8001bd2:	b089      	sub	sp, #36	; 0x24
 8001bd4:	af00      	add	r7, sp, #0
 8001bd6:	60f8      	str	r0, [r7, #12]
 8001bd8:	60b9      	str	r1, [r7, #8]
 8001bda:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8001bdc:	68fb      	ldr	r3, [r7, #12]
 8001bde:	f003 0307 	and.w	r3, r3, #7
 8001be2:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8001be4:	69fb      	ldr	r3, [r7, #28]
 8001be6:	f1c3 0307 	rsb	r3, r3, #7
 8001bea:	2b04      	cmp	r3, #4
 8001bec:	bf28      	it	cs
 8001bee:	2304      	movcs	r3, #4
 8001bf0:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8001bf2:	69fb      	ldr	r3, [r7, #28]
 8001bf4:	3304      	adds	r3, #4
 8001bf6:	2b06      	cmp	r3, #6
 8001bf8:	d902      	bls.n	8001c00 <NVIC_EncodePriority+0x30>
 8001bfa:	69fb      	ldr	r3, [r7, #28]
 8001bfc:	3b03      	subs	r3, #3
 8001bfe:	e000      	b.n	8001c02 <NVIC_EncodePriority+0x32>
 8001c00:	2300      	movs	r3, #0
 8001c02:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001c04:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 8001c08:	69bb      	ldr	r3, [r7, #24]
 8001c0a:	fa02 f303 	lsl.w	r3, r2, r3
 8001c0e:	43da      	mvns	r2, r3
 8001c10:	68bb      	ldr	r3, [r7, #8]
 8001c12:	401a      	ands	r2, r3
 8001c14:	697b      	ldr	r3, [r7, #20]
 8001c16:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8001c18:	f04f 31ff 	mov.w	r1, #4294967295	; 0xffffffff
 8001c1c:	697b      	ldr	r3, [r7, #20]
 8001c1e:	fa01 f303 	lsl.w	r3, r1, r3
 8001c22:	43d9      	mvns	r1, r3
 8001c24:	687b      	ldr	r3, [r7, #4]
 8001c26:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001c28:	4313      	orrs	r3, r2
         );
}
 8001c2a:	4618      	mov	r0, r3
 8001c2c:	3724      	adds	r7, #36	; 0x24
 8001c2e:	46bd      	mov	sp, r7
 8001c30:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c34:	4770      	bx	lr
	...

08001c38 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8001c38:	b580      	push	{r7, lr}
 8001c3a:	b082      	sub	sp, #8
 8001c3c:	af00      	add	r7, sp, #0
 8001c3e:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8001c40:	687b      	ldr	r3, [r7, #4]
 8001c42:	3b01      	subs	r3, #1
 8001c44:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8001c48:	d301      	bcc.n	8001c4e <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8001c4a:	2301      	movs	r3, #1
 8001c4c:	e00f      	b.n	8001c6e <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8001c4e:	4a0a      	ldr	r2, [pc, #40]	; (8001c78 <SysTick_Config+0x40>)
 8001c50:	687b      	ldr	r3, [r7, #4]
 8001c52:	3b01      	subs	r3, #1
 8001c54:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8001c56:	210f      	movs	r1, #15
 8001c58:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8001c5c:	f7ff ff8e 	bl	8001b7c <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8001c60:	4b05      	ldr	r3, [pc, #20]	; (8001c78 <SysTick_Config+0x40>)
 8001c62:	2200      	movs	r2, #0
 8001c64:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8001c66:	4b04      	ldr	r3, [pc, #16]	; (8001c78 <SysTick_Config+0x40>)
 8001c68:	2207      	movs	r2, #7
 8001c6a:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8001c6c:	2300      	movs	r3, #0
}
 8001c6e:	4618      	mov	r0, r3
 8001c70:	3708      	adds	r7, #8
 8001c72:	46bd      	mov	sp, r7
 8001c74:	bd80      	pop	{r7, pc}
 8001c76:	bf00      	nop
 8001c78:	e000e010 	.word	0xe000e010

08001c7c <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001c7c:	b580      	push	{r7, lr}
 8001c7e:	b082      	sub	sp, #8
 8001c80:	af00      	add	r7, sp, #0
 8001c82:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8001c84:	6878      	ldr	r0, [r7, #4]
 8001c86:	f7ff ff47 	bl	8001b18 <__NVIC_SetPriorityGrouping>
}
 8001c8a:	bf00      	nop
 8001c8c:	3708      	adds	r7, #8
 8001c8e:	46bd      	mov	sp, r7
 8001c90:	bd80      	pop	{r7, pc}

08001c92 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8001c92:	b580      	push	{r7, lr}
 8001c94:	b086      	sub	sp, #24
 8001c96:	af00      	add	r7, sp, #0
 8001c98:	4603      	mov	r3, r0
 8001c9a:	60b9      	str	r1, [r7, #8]
 8001c9c:	607a      	str	r2, [r7, #4]
 8001c9e:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8001ca0:	2300      	movs	r3, #0
 8001ca2:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8001ca4:	f7ff ff5c 	bl	8001b60 <__NVIC_GetPriorityGrouping>
 8001ca8:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8001caa:	687a      	ldr	r2, [r7, #4]
 8001cac:	68b9      	ldr	r1, [r7, #8]
 8001cae:	6978      	ldr	r0, [r7, #20]
 8001cb0:	f7ff ff8e 	bl	8001bd0 <NVIC_EncodePriority>
 8001cb4:	4602      	mov	r2, r0
 8001cb6:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8001cba:	4611      	mov	r1, r2
 8001cbc:	4618      	mov	r0, r3
 8001cbe:	f7ff ff5d 	bl	8001b7c <__NVIC_SetPriority>
}
 8001cc2:	bf00      	nop
 8001cc4:	3718      	adds	r7, #24
 8001cc6:	46bd      	mov	sp, r7
 8001cc8:	bd80      	pop	{r7, pc}

08001cca <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8001cca:	b580      	push	{r7, lr}
 8001ccc:	b082      	sub	sp, #8
 8001cce:	af00      	add	r7, sp, #0
 8001cd0:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8001cd2:	6878      	ldr	r0, [r7, #4]
 8001cd4:	f7ff ffb0 	bl	8001c38 <SysTick_Config>
 8001cd8:	4603      	mov	r3, r0
}
 8001cda:	4618      	mov	r0, r3
 8001cdc:	3708      	adds	r7, #8
 8001cde:	46bd      	mov	sp, r7
 8001ce0:	bd80      	pop	{r7, pc}
	...

08001ce4 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8001ce4:	b480      	push	{r7}
 8001ce6:	b089      	sub	sp, #36	; 0x24
 8001ce8:	af00      	add	r7, sp, #0
 8001cea:	6078      	str	r0, [r7, #4]
 8001cec:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 8001cee:	2300      	movs	r3, #0
 8001cf0:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 8001cf2:	2300      	movs	r3, #0
 8001cf4:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 8001cf6:	2300      	movs	r3, #0
 8001cf8:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 8001cfa:	2300      	movs	r3, #0
 8001cfc:	61fb      	str	r3, [r7, #28]
 8001cfe:	e159      	b.n	8001fb4 <HAL_GPIO_Init+0x2d0>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 8001d00:	2201      	movs	r2, #1
 8001d02:	69fb      	ldr	r3, [r7, #28]
 8001d04:	fa02 f303 	lsl.w	r3, r2, r3
 8001d08:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8001d0a:	683b      	ldr	r3, [r7, #0]
 8001d0c:	681b      	ldr	r3, [r3, #0]
 8001d0e:	697a      	ldr	r2, [r7, #20]
 8001d10:	4013      	ands	r3, r2
 8001d12:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 8001d14:	693a      	ldr	r2, [r7, #16]
 8001d16:	697b      	ldr	r3, [r7, #20]
 8001d18:	429a      	cmp	r2, r3
 8001d1a:	f040 8148 	bne.w	8001fae <HAL_GPIO_Init+0x2ca>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8001d1e:	683b      	ldr	r3, [r7, #0]
 8001d20:	685b      	ldr	r3, [r3, #4]
 8001d22:	f003 0303 	and.w	r3, r3, #3
 8001d26:	2b01      	cmp	r3, #1
 8001d28:	d005      	beq.n	8001d36 <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8001d2a:	683b      	ldr	r3, [r7, #0]
 8001d2c:	685b      	ldr	r3, [r3, #4]
 8001d2e:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8001d32:	2b02      	cmp	r3, #2
 8001d34:	d130      	bne.n	8001d98 <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 8001d36:	687b      	ldr	r3, [r7, #4]
 8001d38:	689b      	ldr	r3, [r3, #8]
 8001d3a:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 8001d3c:	69fb      	ldr	r3, [r7, #28]
 8001d3e:	005b      	lsls	r3, r3, #1
 8001d40:	2203      	movs	r2, #3
 8001d42:	fa02 f303 	lsl.w	r3, r2, r3
 8001d46:	43db      	mvns	r3, r3
 8001d48:	69ba      	ldr	r2, [r7, #24]
 8001d4a:	4013      	ands	r3, r2
 8001d4c:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8001d4e:	683b      	ldr	r3, [r7, #0]
 8001d50:	68da      	ldr	r2, [r3, #12]
 8001d52:	69fb      	ldr	r3, [r7, #28]
 8001d54:	005b      	lsls	r3, r3, #1
 8001d56:	fa02 f303 	lsl.w	r3, r2, r3
 8001d5a:	69ba      	ldr	r2, [r7, #24]
 8001d5c:	4313      	orrs	r3, r2
 8001d5e:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8001d60:	687b      	ldr	r3, [r7, #4]
 8001d62:	69ba      	ldr	r2, [r7, #24]
 8001d64:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8001d66:	687b      	ldr	r3, [r7, #4]
 8001d68:	685b      	ldr	r3, [r3, #4]
 8001d6a:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8001d6c:	2201      	movs	r2, #1
 8001d6e:	69fb      	ldr	r3, [r7, #28]
 8001d70:	fa02 f303 	lsl.w	r3, r2, r3
 8001d74:	43db      	mvns	r3, r3
 8001d76:	69ba      	ldr	r2, [r7, #24]
 8001d78:	4013      	ands	r3, r2
 8001d7a:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8001d7c:	683b      	ldr	r3, [r7, #0]
 8001d7e:	685b      	ldr	r3, [r3, #4]
 8001d80:	091b      	lsrs	r3, r3, #4
 8001d82:	f003 0201 	and.w	r2, r3, #1
 8001d86:	69fb      	ldr	r3, [r7, #28]
 8001d88:	fa02 f303 	lsl.w	r3, r2, r3
 8001d8c:	69ba      	ldr	r2, [r7, #24]
 8001d8e:	4313      	orrs	r3, r2
 8001d90:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 8001d92:	687b      	ldr	r3, [r7, #4]
 8001d94:	69ba      	ldr	r2, [r7, #24]
 8001d96:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8001d98:	683b      	ldr	r3, [r7, #0]
 8001d9a:	685b      	ldr	r3, [r3, #4]
 8001d9c:	f003 0303 	and.w	r3, r3, #3
 8001da0:	2b03      	cmp	r3, #3
 8001da2:	d017      	beq.n	8001dd4 <HAL_GPIO_Init+0xf0>
      {
        /* Check the parameters */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
        
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8001da4:	687b      	ldr	r3, [r7, #4]
 8001da6:	68db      	ldr	r3, [r3, #12]
 8001da8:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 8001daa:	69fb      	ldr	r3, [r7, #28]
 8001dac:	005b      	lsls	r3, r3, #1
 8001dae:	2203      	movs	r2, #3
 8001db0:	fa02 f303 	lsl.w	r3, r2, r3
 8001db4:	43db      	mvns	r3, r3
 8001db6:	69ba      	ldr	r2, [r7, #24]
 8001db8:	4013      	ands	r3, r2
 8001dba:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8001dbc:	683b      	ldr	r3, [r7, #0]
 8001dbe:	689a      	ldr	r2, [r3, #8]
 8001dc0:	69fb      	ldr	r3, [r7, #28]
 8001dc2:	005b      	lsls	r3, r3, #1
 8001dc4:	fa02 f303 	lsl.w	r3, r2, r3
 8001dc8:	69ba      	ldr	r2, [r7, #24]
 8001dca:	4313      	orrs	r3, r2
 8001dcc:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 8001dce:	687b      	ldr	r3, [r7, #4]
 8001dd0:	69ba      	ldr	r2, [r7, #24]
 8001dd2:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8001dd4:	683b      	ldr	r3, [r7, #0]
 8001dd6:	685b      	ldr	r3, [r3, #4]
 8001dd8:	f003 0303 	and.w	r3, r3, #3
 8001ddc:	2b02      	cmp	r3, #2
 8001dde:	d123      	bne.n	8001e28 <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8001de0:	69fb      	ldr	r3, [r7, #28]
 8001de2:	08da      	lsrs	r2, r3, #3
 8001de4:	687b      	ldr	r3, [r7, #4]
 8001de6:	3208      	adds	r2, #8
 8001de8:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8001dec:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 8001dee:	69fb      	ldr	r3, [r7, #28]
 8001df0:	f003 0307 	and.w	r3, r3, #7
 8001df4:	009b      	lsls	r3, r3, #2
 8001df6:	220f      	movs	r2, #15
 8001df8:	fa02 f303 	lsl.w	r3, r2, r3
 8001dfc:	43db      	mvns	r3, r3
 8001dfe:	69ba      	ldr	r2, [r7, #24]
 8001e00:	4013      	ands	r3, r2
 8001e02:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 8001e04:	683b      	ldr	r3, [r7, #0]
 8001e06:	691a      	ldr	r2, [r3, #16]
 8001e08:	69fb      	ldr	r3, [r7, #28]
 8001e0a:	f003 0307 	and.w	r3, r3, #7
 8001e0e:	009b      	lsls	r3, r3, #2
 8001e10:	fa02 f303 	lsl.w	r3, r2, r3
 8001e14:	69ba      	ldr	r2, [r7, #24]
 8001e16:	4313      	orrs	r3, r2
 8001e18:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 8001e1a:	69fb      	ldr	r3, [r7, #28]
 8001e1c:	08da      	lsrs	r2, r3, #3
 8001e1e:	687b      	ldr	r3, [r7, #4]
 8001e20:	3208      	adds	r2, #8
 8001e22:	69b9      	ldr	r1, [r7, #24]
 8001e24:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8001e28:	687b      	ldr	r3, [r7, #4]
 8001e2a:	681b      	ldr	r3, [r3, #0]
 8001e2c:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 8001e2e:	69fb      	ldr	r3, [r7, #28]
 8001e30:	005b      	lsls	r3, r3, #1
 8001e32:	2203      	movs	r2, #3
 8001e34:	fa02 f303 	lsl.w	r3, r2, r3
 8001e38:	43db      	mvns	r3, r3
 8001e3a:	69ba      	ldr	r2, [r7, #24]
 8001e3c:	4013      	ands	r3, r2
 8001e3e:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8001e40:	683b      	ldr	r3, [r7, #0]
 8001e42:	685b      	ldr	r3, [r3, #4]
 8001e44:	f003 0203 	and.w	r2, r3, #3
 8001e48:	69fb      	ldr	r3, [r7, #28]
 8001e4a:	005b      	lsls	r3, r3, #1
 8001e4c:	fa02 f303 	lsl.w	r3, r2, r3
 8001e50:	69ba      	ldr	r2, [r7, #24]
 8001e52:	4313      	orrs	r3, r2
 8001e54:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 8001e56:	687b      	ldr	r3, [r7, #4]
 8001e58:	69ba      	ldr	r2, [r7, #24]
 8001e5a:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 8001e5c:	683b      	ldr	r3, [r7, #0]
 8001e5e:	685b      	ldr	r3, [r3, #4]
 8001e60:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 8001e64:	2b00      	cmp	r3, #0
 8001e66:	f000 80a2 	beq.w	8001fae <HAL_GPIO_Init+0x2ca>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001e6a:	2300      	movs	r3, #0
 8001e6c:	60fb      	str	r3, [r7, #12]
 8001e6e:	4b57      	ldr	r3, [pc, #348]	; (8001fcc <HAL_GPIO_Init+0x2e8>)
 8001e70:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001e72:	4a56      	ldr	r2, [pc, #344]	; (8001fcc <HAL_GPIO_Init+0x2e8>)
 8001e74:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8001e78:	6453      	str	r3, [r2, #68]	; 0x44
 8001e7a:	4b54      	ldr	r3, [pc, #336]	; (8001fcc <HAL_GPIO_Init+0x2e8>)
 8001e7c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001e7e:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8001e82:	60fb      	str	r3, [r7, #12]
 8001e84:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 8001e86:	4a52      	ldr	r2, [pc, #328]	; (8001fd0 <HAL_GPIO_Init+0x2ec>)
 8001e88:	69fb      	ldr	r3, [r7, #28]
 8001e8a:	089b      	lsrs	r3, r3, #2
 8001e8c:	3302      	adds	r3, #2
 8001e8e:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8001e92:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 8001e94:	69fb      	ldr	r3, [r7, #28]
 8001e96:	f003 0303 	and.w	r3, r3, #3
 8001e9a:	009b      	lsls	r3, r3, #2
 8001e9c:	220f      	movs	r2, #15
 8001e9e:	fa02 f303 	lsl.w	r3, r2, r3
 8001ea2:	43db      	mvns	r3, r3
 8001ea4:	69ba      	ldr	r2, [r7, #24]
 8001ea6:	4013      	ands	r3, r2
 8001ea8:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 8001eaa:	687b      	ldr	r3, [r7, #4]
 8001eac:	4a49      	ldr	r2, [pc, #292]	; (8001fd4 <HAL_GPIO_Init+0x2f0>)
 8001eae:	4293      	cmp	r3, r2
 8001eb0:	d019      	beq.n	8001ee6 <HAL_GPIO_Init+0x202>
 8001eb2:	687b      	ldr	r3, [r7, #4]
 8001eb4:	4a48      	ldr	r2, [pc, #288]	; (8001fd8 <HAL_GPIO_Init+0x2f4>)
 8001eb6:	4293      	cmp	r3, r2
 8001eb8:	d013      	beq.n	8001ee2 <HAL_GPIO_Init+0x1fe>
 8001eba:	687b      	ldr	r3, [r7, #4]
 8001ebc:	4a47      	ldr	r2, [pc, #284]	; (8001fdc <HAL_GPIO_Init+0x2f8>)
 8001ebe:	4293      	cmp	r3, r2
 8001ec0:	d00d      	beq.n	8001ede <HAL_GPIO_Init+0x1fa>
 8001ec2:	687b      	ldr	r3, [r7, #4]
 8001ec4:	4a46      	ldr	r2, [pc, #280]	; (8001fe0 <HAL_GPIO_Init+0x2fc>)
 8001ec6:	4293      	cmp	r3, r2
 8001ec8:	d007      	beq.n	8001eda <HAL_GPIO_Init+0x1f6>
 8001eca:	687b      	ldr	r3, [r7, #4]
 8001ecc:	4a45      	ldr	r2, [pc, #276]	; (8001fe4 <HAL_GPIO_Init+0x300>)
 8001ece:	4293      	cmp	r3, r2
 8001ed0:	d101      	bne.n	8001ed6 <HAL_GPIO_Init+0x1f2>
 8001ed2:	2304      	movs	r3, #4
 8001ed4:	e008      	b.n	8001ee8 <HAL_GPIO_Init+0x204>
 8001ed6:	2307      	movs	r3, #7
 8001ed8:	e006      	b.n	8001ee8 <HAL_GPIO_Init+0x204>
 8001eda:	2303      	movs	r3, #3
 8001edc:	e004      	b.n	8001ee8 <HAL_GPIO_Init+0x204>
 8001ede:	2302      	movs	r3, #2
 8001ee0:	e002      	b.n	8001ee8 <HAL_GPIO_Init+0x204>
 8001ee2:	2301      	movs	r3, #1
 8001ee4:	e000      	b.n	8001ee8 <HAL_GPIO_Init+0x204>
 8001ee6:	2300      	movs	r3, #0
 8001ee8:	69fa      	ldr	r2, [r7, #28]
 8001eea:	f002 0203 	and.w	r2, r2, #3
 8001eee:	0092      	lsls	r2, r2, #2
 8001ef0:	4093      	lsls	r3, r2
 8001ef2:	69ba      	ldr	r2, [r7, #24]
 8001ef4:	4313      	orrs	r3, r2
 8001ef6:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8001ef8:	4935      	ldr	r1, [pc, #212]	; (8001fd0 <HAL_GPIO_Init+0x2ec>)
 8001efa:	69fb      	ldr	r3, [r7, #28]
 8001efc:	089b      	lsrs	r3, r3, #2
 8001efe:	3302      	adds	r3, #2
 8001f00:	69ba      	ldr	r2, [r7, #24]
 8001f02:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8001f06:	4b38      	ldr	r3, [pc, #224]	; (8001fe8 <HAL_GPIO_Init+0x304>)
 8001f08:	689b      	ldr	r3, [r3, #8]
 8001f0a:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8001f0c:	693b      	ldr	r3, [r7, #16]
 8001f0e:	43db      	mvns	r3, r3
 8001f10:	69ba      	ldr	r2, [r7, #24]
 8001f12:	4013      	ands	r3, r2
 8001f14:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 8001f16:	683b      	ldr	r3, [r7, #0]
 8001f18:	685b      	ldr	r3, [r3, #4]
 8001f1a:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8001f1e:	2b00      	cmp	r3, #0
 8001f20:	d003      	beq.n	8001f2a <HAL_GPIO_Init+0x246>
        {
          temp |= iocurrent;
 8001f22:	69ba      	ldr	r2, [r7, #24]
 8001f24:	693b      	ldr	r3, [r7, #16]
 8001f26:	4313      	orrs	r3, r2
 8001f28:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 8001f2a:	4a2f      	ldr	r2, [pc, #188]	; (8001fe8 <HAL_GPIO_Init+0x304>)
 8001f2c:	69bb      	ldr	r3, [r7, #24]
 8001f2e:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8001f30:	4b2d      	ldr	r3, [pc, #180]	; (8001fe8 <HAL_GPIO_Init+0x304>)
 8001f32:	68db      	ldr	r3, [r3, #12]
 8001f34:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8001f36:	693b      	ldr	r3, [r7, #16]
 8001f38:	43db      	mvns	r3, r3
 8001f3a:	69ba      	ldr	r2, [r7, #24]
 8001f3c:	4013      	ands	r3, r2
 8001f3e:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 8001f40:	683b      	ldr	r3, [r7, #0]
 8001f42:	685b      	ldr	r3, [r3, #4]
 8001f44:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8001f48:	2b00      	cmp	r3, #0
 8001f4a:	d003      	beq.n	8001f54 <HAL_GPIO_Init+0x270>
        {
          temp |= iocurrent;
 8001f4c:	69ba      	ldr	r2, [r7, #24]
 8001f4e:	693b      	ldr	r3, [r7, #16]
 8001f50:	4313      	orrs	r3, r2
 8001f52:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 8001f54:	4a24      	ldr	r2, [pc, #144]	; (8001fe8 <HAL_GPIO_Init+0x304>)
 8001f56:	69bb      	ldr	r3, [r7, #24]
 8001f58:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 8001f5a:	4b23      	ldr	r3, [pc, #140]	; (8001fe8 <HAL_GPIO_Init+0x304>)
 8001f5c:	685b      	ldr	r3, [r3, #4]
 8001f5e:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8001f60:	693b      	ldr	r3, [r7, #16]
 8001f62:	43db      	mvns	r3, r3
 8001f64:	69ba      	ldr	r2, [r7, #24]
 8001f66:	4013      	ands	r3, r2
 8001f68:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 8001f6a:	683b      	ldr	r3, [r7, #0]
 8001f6c:	685b      	ldr	r3, [r3, #4]
 8001f6e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001f72:	2b00      	cmp	r3, #0
 8001f74:	d003      	beq.n	8001f7e <HAL_GPIO_Init+0x29a>
        {
          temp |= iocurrent;
 8001f76:	69ba      	ldr	r2, [r7, #24]
 8001f78:	693b      	ldr	r3, [r7, #16]
 8001f7a:	4313      	orrs	r3, r2
 8001f7c:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 8001f7e:	4a1a      	ldr	r2, [pc, #104]	; (8001fe8 <HAL_GPIO_Init+0x304>)
 8001f80:	69bb      	ldr	r3, [r7, #24]
 8001f82:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8001f84:	4b18      	ldr	r3, [pc, #96]	; (8001fe8 <HAL_GPIO_Init+0x304>)
 8001f86:	681b      	ldr	r3, [r3, #0]
 8001f88:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8001f8a:	693b      	ldr	r3, [r7, #16]
 8001f8c:	43db      	mvns	r3, r3
 8001f8e:	69ba      	ldr	r2, [r7, #24]
 8001f90:	4013      	ands	r3, r2
 8001f92:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 8001f94:	683b      	ldr	r3, [r7, #0]
 8001f96:	685b      	ldr	r3, [r3, #4]
 8001f98:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8001f9c:	2b00      	cmp	r3, #0
 8001f9e:	d003      	beq.n	8001fa8 <HAL_GPIO_Init+0x2c4>
        {
          temp |= iocurrent;
 8001fa0:	69ba      	ldr	r2, [r7, #24]
 8001fa2:	693b      	ldr	r3, [r7, #16]
 8001fa4:	4313      	orrs	r3, r2
 8001fa6:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 8001fa8:	4a0f      	ldr	r2, [pc, #60]	; (8001fe8 <HAL_GPIO_Init+0x304>)
 8001faa:	69bb      	ldr	r3, [r7, #24]
 8001fac:	6013      	str	r3, [r2, #0]
  for(position = 0U; position < GPIO_NUMBER; position++)
 8001fae:	69fb      	ldr	r3, [r7, #28]
 8001fb0:	3301      	adds	r3, #1
 8001fb2:	61fb      	str	r3, [r7, #28]
 8001fb4:	69fb      	ldr	r3, [r7, #28]
 8001fb6:	2b0f      	cmp	r3, #15
 8001fb8:	f67f aea2 	bls.w	8001d00 <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 8001fbc:	bf00      	nop
 8001fbe:	bf00      	nop
 8001fc0:	3724      	adds	r7, #36	; 0x24
 8001fc2:	46bd      	mov	sp, r7
 8001fc4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001fc8:	4770      	bx	lr
 8001fca:	bf00      	nop
 8001fcc:	40023800 	.word	0x40023800
 8001fd0:	40013800 	.word	0x40013800
 8001fd4:	40020000 	.word	0x40020000
 8001fd8:	40020400 	.word	0x40020400
 8001fdc:	40020800 	.word	0x40020800
 8001fe0:	40020c00 	.word	0x40020c00
 8001fe4:	40021000 	.word	0x40021000
 8001fe8:	40013c00 	.word	0x40013c00

08001fec <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin specifies the port bit to read.
  *         This parameter can be GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 8001fec:	b480      	push	{r7}
 8001fee:	b085      	sub	sp, #20
 8001ff0:	af00      	add	r7, sp, #0
 8001ff2:	6078      	str	r0, [r7, #4]
 8001ff4:	460b      	mov	r3, r1
 8001ff6:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if((GPIOx->IDR & GPIO_Pin) != (uint32_t)GPIO_PIN_RESET)
 8001ff8:	687b      	ldr	r3, [r7, #4]
 8001ffa:	691a      	ldr	r2, [r3, #16]
 8001ffc:	887b      	ldrh	r3, [r7, #2]
 8001ffe:	4013      	ands	r3, r2
 8002000:	2b00      	cmp	r3, #0
 8002002:	d002      	beq.n	800200a <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 8002004:	2301      	movs	r3, #1
 8002006:	73fb      	strb	r3, [r7, #15]
 8002008:	e001      	b.n	800200e <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 800200a:	2300      	movs	r3, #0
 800200c:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 800200e:	7bfb      	ldrb	r3, [r7, #15]
}
 8002010:	4618      	mov	r0, r3
 8002012:	3714      	adds	r7, #20
 8002014:	46bd      	mov	sp, r7
 8002016:	f85d 7b04 	ldr.w	r7, [sp], #4
 800201a:	4770      	bx	lr

0800201c <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 800201c:	b480      	push	{r7}
 800201e:	b083      	sub	sp, #12
 8002020:	af00      	add	r7, sp, #0
 8002022:	6078      	str	r0, [r7, #4]
 8002024:	460b      	mov	r3, r1
 8002026:	807b      	strh	r3, [r7, #2]
 8002028:	4613      	mov	r3, r2
 800202a:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 800202c:	787b      	ldrb	r3, [r7, #1]
 800202e:	2b00      	cmp	r3, #0
 8002030:	d003      	beq.n	800203a <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8002032:	887a      	ldrh	r2, [r7, #2]
 8002034:	687b      	ldr	r3, [r7, #4]
 8002036:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 8002038:	e003      	b.n	8002042 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 800203a:	887b      	ldrh	r3, [r7, #2]
 800203c:	041a      	lsls	r2, r3, #16
 800203e:	687b      	ldr	r3, [r7, #4]
 8002040:	619a      	str	r2, [r3, #24]
}
 8002042:	bf00      	nop
 8002044:	370c      	adds	r7, #12
 8002046:	46bd      	mov	sp, r7
 8002048:	f85d 7b04 	ldr.w	r7, [sp], #4
 800204c:	4770      	bx	lr
	...

08002050 <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8002050:	b580      	push	{r7, lr}
 8002052:	b086      	sub	sp, #24
 8002054:	af00      	add	r7, sp, #0
 8002056:	6078      	str	r0, [r7, #4]
  uint32_t tickstart, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8002058:	687b      	ldr	r3, [r7, #4]
 800205a:	2b00      	cmp	r3, #0
 800205c:	d101      	bne.n	8002062 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 800205e:	2301      	movs	r3, #1
 8002060:	e267      	b.n	8002532 <HAL_RCC_OscConfig+0x4e2>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8002062:	687b      	ldr	r3, [r7, #4]
 8002064:	681b      	ldr	r3, [r3, #0]
 8002066:	f003 0301 	and.w	r3, r3, #1
 800206a:	2b00      	cmp	r3, #0
 800206c:	d075      	beq.n	800215a <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 800206e:	4b88      	ldr	r3, [pc, #544]	; (8002290 <HAL_RCC_OscConfig+0x240>)
 8002070:	689b      	ldr	r3, [r3, #8]
 8002072:	f003 030c 	and.w	r3, r3, #12
 8002076:	2b04      	cmp	r3, #4
 8002078:	d00c      	beq.n	8002094 <HAL_RCC_OscConfig+0x44>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 800207a:	4b85      	ldr	r3, [pc, #532]	; (8002290 <HAL_RCC_OscConfig+0x240>)
 800207c:	689b      	ldr	r3, [r3, #8]
 800207e:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 8002082:	2b08      	cmp	r3, #8
 8002084:	d112      	bne.n	80020ac <HAL_RCC_OscConfig+0x5c>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8002086:	4b82      	ldr	r3, [pc, #520]	; (8002290 <HAL_RCC_OscConfig+0x240>)
 8002088:	685b      	ldr	r3, [r3, #4]
 800208a:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 800208e:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8002092:	d10b      	bne.n	80020ac <HAL_RCC_OscConfig+0x5c>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8002094:	4b7e      	ldr	r3, [pc, #504]	; (8002290 <HAL_RCC_OscConfig+0x240>)
 8002096:	681b      	ldr	r3, [r3, #0]
 8002098:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800209c:	2b00      	cmp	r3, #0
 800209e:	d05b      	beq.n	8002158 <HAL_RCC_OscConfig+0x108>
 80020a0:	687b      	ldr	r3, [r7, #4]
 80020a2:	685b      	ldr	r3, [r3, #4]
 80020a4:	2b00      	cmp	r3, #0
 80020a6:	d157      	bne.n	8002158 <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 80020a8:	2301      	movs	r3, #1
 80020aa:	e242      	b.n	8002532 <HAL_RCC_OscConfig+0x4e2>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80020ac:	687b      	ldr	r3, [r7, #4]
 80020ae:	685b      	ldr	r3, [r3, #4]
 80020b0:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80020b4:	d106      	bne.n	80020c4 <HAL_RCC_OscConfig+0x74>
 80020b6:	4b76      	ldr	r3, [pc, #472]	; (8002290 <HAL_RCC_OscConfig+0x240>)
 80020b8:	681b      	ldr	r3, [r3, #0]
 80020ba:	4a75      	ldr	r2, [pc, #468]	; (8002290 <HAL_RCC_OscConfig+0x240>)
 80020bc:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80020c0:	6013      	str	r3, [r2, #0]
 80020c2:	e01d      	b.n	8002100 <HAL_RCC_OscConfig+0xb0>
 80020c4:	687b      	ldr	r3, [r7, #4]
 80020c6:	685b      	ldr	r3, [r3, #4]
 80020c8:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 80020cc:	d10c      	bne.n	80020e8 <HAL_RCC_OscConfig+0x98>
 80020ce:	4b70      	ldr	r3, [pc, #448]	; (8002290 <HAL_RCC_OscConfig+0x240>)
 80020d0:	681b      	ldr	r3, [r3, #0]
 80020d2:	4a6f      	ldr	r2, [pc, #444]	; (8002290 <HAL_RCC_OscConfig+0x240>)
 80020d4:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 80020d8:	6013      	str	r3, [r2, #0]
 80020da:	4b6d      	ldr	r3, [pc, #436]	; (8002290 <HAL_RCC_OscConfig+0x240>)
 80020dc:	681b      	ldr	r3, [r3, #0]
 80020de:	4a6c      	ldr	r2, [pc, #432]	; (8002290 <HAL_RCC_OscConfig+0x240>)
 80020e0:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80020e4:	6013      	str	r3, [r2, #0]
 80020e6:	e00b      	b.n	8002100 <HAL_RCC_OscConfig+0xb0>
 80020e8:	4b69      	ldr	r3, [pc, #420]	; (8002290 <HAL_RCC_OscConfig+0x240>)
 80020ea:	681b      	ldr	r3, [r3, #0]
 80020ec:	4a68      	ldr	r2, [pc, #416]	; (8002290 <HAL_RCC_OscConfig+0x240>)
 80020ee:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 80020f2:	6013      	str	r3, [r2, #0]
 80020f4:	4b66      	ldr	r3, [pc, #408]	; (8002290 <HAL_RCC_OscConfig+0x240>)
 80020f6:	681b      	ldr	r3, [r3, #0]
 80020f8:	4a65      	ldr	r2, [pc, #404]	; (8002290 <HAL_RCC_OscConfig+0x240>)
 80020fa:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 80020fe:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 8002100:	687b      	ldr	r3, [r7, #4]
 8002102:	685b      	ldr	r3, [r3, #4]
 8002104:	2b00      	cmp	r3, #0
 8002106:	d013      	beq.n	8002130 <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002108:	f7ff fcfa 	bl	8001b00 <HAL_GetTick>
 800210c:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800210e:	e008      	b.n	8002122 <HAL_RCC_OscConfig+0xd2>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8002110:	f7ff fcf6 	bl	8001b00 <HAL_GetTick>
 8002114:	4602      	mov	r2, r0
 8002116:	693b      	ldr	r3, [r7, #16]
 8002118:	1ad3      	subs	r3, r2, r3
 800211a:	2b64      	cmp	r3, #100	; 0x64
 800211c:	d901      	bls.n	8002122 <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 800211e:	2303      	movs	r3, #3
 8002120:	e207      	b.n	8002532 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8002122:	4b5b      	ldr	r3, [pc, #364]	; (8002290 <HAL_RCC_OscConfig+0x240>)
 8002124:	681b      	ldr	r3, [r3, #0]
 8002126:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800212a:	2b00      	cmp	r3, #0
 800212c:	d0f0      	beq.n	8002110 <HAL_RCC_OscConfig+0xc0>
 800212e:	e014      	b.n	800215a <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002130:	f7ff fce6 	bl	8001b00 <HAL_GetTick>
 8002134:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8002136:	e008      	b.n	800214a <HAL_RCC_OscConfig+0xfa>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8002138:	f7ff fce2 	bl	8001b00 <HAL_GetTick>
 800213c:	4602      	mov	r2, r0
 800213e:	693b      	ldr	r3, [r7, #16]
 8002140:	1ad3      	subs	r3, r2, r3
 8002142:	2b64      	cmp	r3, #100	; 0x64
 8002144:	d901      	bls.n	800214a <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 8002146:	2303      	movs	r3, #3
 8002148:	e1f3      	b.n	8002532 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800214a:	4b51      	ldr	r3, [pc, #324]	; (8002290 <HAL_RCC_OscConfig+0x240>)
 800214c:	681b      	ldr	r3, [r3, #0]
 800214e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002152:	2b00      	cmp	r3, #0
 8002154:	d1f0      	bne.n	8002138 <HAL_RCC_OscConfig+0xe8>
 8002156:	e000      	b.n	800215a <HAL_RCC_OscConfig+0x10a>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8002158:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 800215a:	687b      	ldr	r3, [r7, #4]
 800215c:	681b      	ldr	r3, [r3, #0]
 800215e:	f003 0302 	and.w	r3, r3, #2
 8002162:	2b00      	cmp	r3, #0
 8002164:	d063      	beq.n	800222e <HAL_RCC_OscConfig+0x1de>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 8002166:	4b4a      	ldr	r3, [pc, #296]	; (8002290 <HAL_RCC_OscConfig+0x240>)
 8002168:	689b      	ldr	r3, [r3, #8]
 800216a:	f003 030c 	and.w	r3, r3, #12
 800216e:	2b00      	cmp	r3, #0
 8002170:	d00b      	beq.n	800218a <HAL_RCC_OscConfig+0x13a>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8002172:	4b47      	ldr	r3, [pc, #284]	; (8002290 <HAL_RCC_OscConfig+0x240>)
 8002174:	689b      	ldr	r3, [r3, #8]
 8002176:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 800217a:	2b08      	cmp	r3, #8
 800217c:	d11c      	bne.n	80021b8 <HAL_RCC_OscConfig+0x168>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 800217e:	4b44      	ldr	r3, [pc, #272]	; (8002290 <HAL_RCC_OscConfig+0x240>)
 8002180:	685b      	ldr	r3, [r3, #4]
 8002182:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8002186:	2b00      	cmp	r3, #0
 8002188:	d116      	bne.n	80021b8 <HAL_RCC_OscConfig+0x168>
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800218a:	4b41      	ldr	r3, [pc, #260]	; (8002290 <HAL_RCC_OscConfig+0x240>)
 800218c:	681b      	ldr	r3, [r3, #0]
 800218e:	f003 0302 	and.w	r3, r3, #2
 8002192:	2b00      	cmp	r3, #0
 8002194:	d005      	beq.n	80021a2 <HAL_RCC_OscConfig+0x152>
 8002196:	687b      	ldr	r3, [r7, #4]
 8002198:	68db      	ldr	r3, [r3, #12]
 800219a:	2b01      	cmp	r3, #1
 800219c:	d001      	beq.n	80021a2 <HAL_RCC_OscConfig+0x152>
      {
        return HAL_ERROR;
 800219e:	2301      	movs	r3, #1
 80021a0:	e1c7      	b.n	8002532 <HAL_RCC_OscConfig+0x4e2>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80021a2:	4b3b      	ldr	r3, [pc, #236]	; (8002290 <HAL_RCC_OscConfig+0x240>)
 80021a4:	681b      	ldr	r3, [r3, #0]
 80021a6:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 80021aa:	687b      	ldr	r3, [r7, #4]
 80021ac:	691b      	ldr	r3, [r3, #16]
 80021ae:	00db      	lsls	r3, r3, #3
 80021b0:	4937      	ldr	r1, [pc, #220]	; (8002290 <HAL_RCC_OscConfig+0x240>)
 80021b2:	4313      	orrs	r3, r2
 80021b4:	600b      	str	r3, [r1, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80021b6:	e03a      	b.n	800222e <HAL_RCC_OscConfig+0x1de>
      }
    }
    else
    {
      /* Check the HSI State */
      if((RCC_OscInitStruct->HSIState)!= RCC_HSI_OFF)
 80021b8:	687b      	ldr	r3, [r7, #4]
 80021ba:	68db      	ldr	r3, [r3, #12]
 80021bc:	2b00      	cmp	r3, #0
 80021be:	d020      	beq.n	8002202 <HAL_RCC_OscConfig+0x1b2>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 80021c0:	4b34      	ldr	r3, [pc, #208]	; (8002294 <HAL_RCC_OscConfig+0x244>)
 80021c2:	2201      	movs	r2, #1
 80021c4:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80021c6:	f7ff fc9b 	bl	8001b00 <HAL_GetTick>
 80021ca:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80021cc:	e008      	b.n	80021e0 <HAL_RCC_OscConfig+0x190>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 80021ce:	f7ff fc97 	bl	8001b00 <HAL_GetTick>
 80021d2:	4602      	mov	r2, r0
 80021d4:	693b      	ldr	r3, [r7, #16]
 80021d6:	1ad3      	subs	r3, r2, r3
 80021d8:	2b02      	cmp	r3, #2
 80021da:	d901      	bls.n	80021e0 <HAL_RCC_OscConfig+0x190>
          {
            return HAL_TIMEOUT;
 80021dc:	2303      	movs	r3, #3
 80021de:	e1a8      	b.n	8002532 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80021e0:	4b2b      	ldr	r3, [pc, #172]	; (8002290 <HAL_RCC_OscConfig+0x240>)
 80021e2:	681b      	ldr	r3, [r3, #0]
 80021e4:	f003 0302 	and.w	r3, r3, #2
 80021e8:	2b00      	cmp	r3, #0
 80021ea:	d0f0      	beq.n	80021ce <HAL_RCC_OscConfig+0x17e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80021ec:	4b28      	ldr	r3, [pc, #160]	; (8002290 <HAL_RCC_OscConfig+0x240>)
 80021ee:	681b      	ldr	r3, [r3, #0]
 80021f0:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 80021f4:	687b      	ldr	r3, [r7, #4]
 80021f6:	691b      	ldr	r3, [r3, #16]
 80021f8:	00db      	lsls	r3, r3, #3
 80021fa:	4925      	ldr	r1, [pc, #148]	; (8002290 <HAL_RCC_OscConfig+0x240>)
 80021fc:	4313      	orrs	r3, r2
 80021fe:	600b      	str	r3, [r1, #0]
 8002200:	e015      	b.n	800222e <HAL_RCC_OscConfig+0x1de>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8002202:	4b24      	ldr	r3, [pc, #144]	; (8002294 <HAL_RCC_OscConfig+0x244>)
 8002204:	2200      	movs	r2, #0
 8002206:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002208:	f7ff fc7a 	bl	8001b00 <HAL_GetTick>
 800220c:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800220e:	e008      	b.n	8002222 <HAL_RCC_OscConfig+0x1d2>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8002210:	f7ff fc76 	bl	8001b00 <HAL_GetTick>
 8002214:	4602      	mov	r2, r0
 8002216:	693b      	ldr	r3, [r7, #16]
 8002218:	1ad3      	subs	r3, r2, r3
 800221a:	2b02      	cmp	r3, #2
 800221c:	d901      	bls.n	8002222 <HAL_RCC_OscConfig+0x1d2>
          {
            return HAL_TIMEOUT;
 800221e:	2303      	movs	r3, #3
 8002220:	e187      	b.n	8002532 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8002222:	4b1b      	ldr	r3, [pc, #108]	; (8002290 <HAL_RCC_OscConfig+0x240>)
 8002224:	681b      	ldr	r3, [r3, #0]
 8002226:	f003 0302 	and.w	r3, r3, #2
 800222a:	2b00      	cmp	r3, #0
 800222c:	d1f0      	bne.n	8002210 <HAL_RCC_OscConfig+0x1c0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 800222e:	687b      	ldr	r3, [r7, #4]
 8002230:	681b      	ldr	r3, [r3, #0]
 8002232:	f003 0308 	and.w	r3, r3, #8
 8002236:	2b00      	cmp	r3, #0
 8002238:	d036      	beq.n	80022a8 <HAL_RCC_OscConfig+0x258>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if((RCC_OscInitStruct->LSIState)!= RCC_LSI_OFF)
 800223a:	687b      	ldr	r3, [r7, #4]
 800223c:	695b      	ldr	r3, [r3, #20]
 800223e:	2b00      	cmp	r3, #0
 8002240:	d016      	beq.n	8002270 <HAL_RCC_OscConfig+0x220>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8002242:	4b15      	ldr	r3, [pc, #84]	; (8002298 <HAL_RCC_OscConfig+0x248>)
 8002244:	2201      	movs	r2, #1
 8002246:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002248:	f7ff fc5a 	bl	8001b00 <HAL_GetTick>
 800224c:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 800224e:	e008      	b.n	8002262 <HAL_RCC_OscConfig+0x212>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8002250:	f7ff fc56 	bl	8001b00 <HAL_GetTick>
 8002254:	4602      	mov	r2, r0
 8002256:	693b      	ldr	r3, [r7, #16]
 8002258:	1ad3      	subs	r3, r2, r3
 800225a:	2b02      	cmp	r3, #2
 800225c:	d901      	bls.n	8002262 <HAL_RCC_OscConfig+0x212>
        {
          return HAL_TIMEOUT;
 800225e:	2303      	movs	r3, #3
 8002260:	e167      	b.n	8002532 <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8002262:	4b0b      	ldr	r3, [pc, #44]	; (8002290 <HAL_RCC_OscConfig+0x240>)
 8002264:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8002266:	f003 0302 	and.w	r3, r3, #2
 800226a:	2b00      	cmp	r3, #0
 800226c:	d0f0      	beq.n	8002250 <HAL_RCC_OscConfig+0x200>
 800226e:	e01b      	b.n	80022a8 <HAL_RCC_OscConfig+0x258>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8002270:	4b09      	ldr	r3, [pc, #36]	; (8002298 <HAL_RCC_OscConfig+0x248>)
 8002272:	2200      	movs	r2, #0
 8002274:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8002276:	f7ff fc43 	bl	8001b00 <HAL_GetTick>
 800227a:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 800227c:	e00e      	b.n	800229c <HAL_RCC_OscConfig+0x24c>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 800227e:	f7ff fc3f 	bl	8001b00 <HAL_GetTick>
 8002282:	4602      	mov	r2, r0
 8002284:	693b      	ldr	r3, [r7, #16]
 8002286:	1ad3      	subs	r3, r2, r3
 8002288:	2b02      	cmp	r3, #2
 800228a:	d907      	bls.n	800229c <HAL_RCC_OscConfig+0x24c>
        {
          return HAL_TIMEOUT;
 800228c:	2303      	movs	r3, #3
 800228e:	e150      	b.n	8002532 <HAL_RCC_OscConfig+0x4e2>
 8002290:	40023800 	.word	0x40023800
 8002294:	42470000 	.word	0x42470000
 8002298:	42470e80 	.word	0x42470e80
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 800229c:	4b88      	ldr	r3, [pc, #544]	; (80024c0 <HAL_RCC_OscConfig+0x470>)
 800229e:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 80022a0:	f003 0302 	and.w	r3, r3, #2
 80022a4:	2b00      	cmp	r3, #0
 80022a6:	d1ea      	bne.n	800227e <HAL_RCC_OscConfig+0x22e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 80022a8:	687b      	ldr	r3, [r7, #4]
 80022aa:	681b      	ldr	r3, [r3, #0]
 80022ac:	f003 0304 	and.w	r3, r3, #4
 80022b0:	2b00      	cmp	r3, #0
 80022b2:	f000 8097 	beq.w	80023e4 <HAL_RCC_OscConfig+0x394>
  {
    FlagStatus       pwrclkchanged = RESET;
 80022b6:	2300      	movs	r3, #0
 80022b8:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 80022ba:	4b81      	ldr	r3, [pc, #516]	; (80024c0 <HAL_RCC_OscConfig+0x470>)
 80022bc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80022be:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80022c2:	2b00      	cmp	r3, #0
 80022c4:	d10f      	bne.n	80022e6 <HAL_RCC_OscConfig+0x296>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 80022c6:	2300      	movs	r3, #0
 80022c8:	60bb      	str	r3, [r7, #8]
 80022ca:	4b7d      	ldr	r3, [pc, #500]	; (80024c0 <HAL_RCC_OscConfig+0x470>)
 80022cc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80022ce:	4a7c      	ldr	r2, [pc, #496]	; (80024c0 <HAL_RCC_OscConfig+0x470>)
 80022d0:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80022d4:	6413      	str	r3, [r2, #64]	; 0x40
 80022d6:	4b7a      	ldr	r3, [pc, #488]	; (80024c0 <HAL_RCC_OscConfig+0x470>)
 80022d8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80022da:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80022de:	60bb      	str	r3, [r7, #8]
 80022e0:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 80022e2:	2301      	movs	r3, #1
 80022e4:	75fb      	strb	r3, [r7, #23]
    }

    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80022e6:	4b77      	ldr	r3, [pc, #476]	; (80024c4 <HAL_RCC_OscConfig+0x474>)
 80022e8:	681b      	ldr	r3, [r3, #0]
 80022ea:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80022ee:	2b00      	cmp	r3, #0
 80022f0:	d118      	bne.n	8002324 <HAL_RCC_OscConfig+0x2d4>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 80022f2:	4b74      	ldr	r3, [pc, #464]	; (80024c4 <HAL_RCC_OscConfig+0x474>)
 80022f4:	681b      	ldr	r3, [r3, #0]
 80022f6:	4a73      	ldr	r2, [pc, #460]	; (80024c4 <HAL_RCC_OscConfig+0x474>)
 80022f8:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80022fc:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 80022fe:	f7ff fbff 	bl	8001b00 <HAL_GetTick>
 8002302:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002304:	e008      	b.n	8002318 <HAL_RCC_OscConfig+0x2c8>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8002306:	f7ff fbfb 	bl	8001b00 <HAL_GetTick>
 800230a:	4602      	mov	r2, r0
 800230c:	693b      	ldr	r3, [r7, #16]
 800230e:	1ad3      	subs	r3, r2, r3
 8002310:	2b02      	cmp	r3, #2
 8002312:	d901      	bls.n	8002318 <HAL_RCC_OscConfig+0x2c8>
        {
          return HAL_TIMEOUT;
 8002314:	2303      	movs	r3, #3
 8002316:	e10c      	b.n	8002532 <HAL_RCC_OscConfig+0x4e2>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002318:	4b6a      	ldr	r3, [pc, #424]	; (80024c4 <HAL_RCC_OscConfig+0x474>)
 800231a:	681b      	ldr	r3, [r3, #0]
 800231c:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002320:	2b00      	cmp	r3, #0
 8002322:	d0f0      	beq.n	8002306 <HAL_RCC_OscConfig+0x2b6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8002324:	687b      	ldr	r3, [r7, #4]
 8002326:	689b      	ldr	r3, [r3, #8]
 8002328:	2b01      	cmp	r3, #1
 800232a:	d106      	bne.n	800233a <HAL_RCC_OscConfig+0x2ea>
 800232c:	4b64      	ldr	r3, [pc, #400]	; (80024c0 <HAL_RCC_OscConfig+0x470>)
 800232e:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8002330:	4a63      	ldr	r2, [pc, #396]	; (80024c0 <HAL_RCC_OscConfig+0x470>)
 8002332:	f043 0301 	orr.w	r3, r3, #1
 8002336:	6713      	str	r3, [r2, #112]	; 0x70
 8002338:	e01c      	b.n	8002374 <HAL_RCC_OscConfig+0x324>
 800233a:	687b      	ldr	r3, [r7, #4]
 800233c:	689b      	ldr	r3, [r3, #8]
 800233e:	2b05      	cmp	r3, #5
 8002340:	d10c      	bne.n	800235c <HAL_RCC_OscConfig+0x30c>
 8002342:	4b5f      	ldr	r3, [pc, #380]	; (80024c0 <HAL_RCC_OscConfig+0x470>)
 8002344:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8002346:	4a5e      	ldr	r2, [pc, #376]	; (80024c0 <HAL_RCC_OscConfig+0x470>)
 8002348:	f043 0304 	orr.w	r3, r3, #4
 800234c:	6713      	str	r3, [r2, #112]	; 0x70
 800234e:	4b5c      	ldr	r3, [pc, #368]	; (80024c0 <HAL_RCC_OscConfig+0x470>)
 8002350:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8002352:	4a5b      	ldr	r2, [pc, #364]	; (80024c0 <HAL_RCC_OscConfig+0x470>)
 8002354:	f043 0301 	orr.w	r3, r3, #1
 8002358:	6713      	str	r3, [r2, #112]	; 0x70
 800235a:	e00b      	b.n	8002374 <HAL_RCC_OscConfig+0x324>
 800235c:	4b58      	ldr	r3, [pc, #352]	; (80024c0 <HAL_RCC_OscConfig+0x470>)
 800235e:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8002360:	4a57      	ldr	r2, [pc, #348]	; (80024c0 <HAL_RCC_OscConfig+0x470>)
 8002362:	f023 0301 	bic.w	r3, r3, #1
 8002366:	6713      	str	r3, [r2, #112]	; 0x70
 8002368:	4b55      	ldr	r3, [pc, #340]	; (80024c0 <HAL_RCC_OscConfig+0x470>)
 800236a:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800236c:	4a54      	ldr	r2, [pc, #336]	; (80024c0 <HAL_RCC_OscConfig+0x470>)
 800236e:	f023 0304 	bic.w	r3, r3, #4
 8002372:	6713      	str	r3, [r2, #112]	; 0x70
    /* Check the LSE State */
    if((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8002374:	687b      	ldr	r3, [r7, #4]
 8002376:	689b      	ldr	r3, [r3, #8]
 8002378:	2b00      	cmp	r3, #0
 800237a:	d015      	beq.n	80023a8 <HAL_RCC_OscConfig+0x358>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800237c:	f7ff fbc0 	bl	8001b00 <HAL_GetTick>
 8002380:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8002382:	e00a      	b.n	800239a <HAL_RCC_OscConfig+0x34a>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8002384:	f7ff fbbc 	bl	8001b00 <HAL_GetTick>
 8002388:	4602      	mov	r2, r0
 800238a:	693b      	ldr	r3, [r7, #16]
 800238c:	1ad3      	subs	r3, r2, r3
 800238e:	f241 3288 	movw	r2, #5000	; 0x1388
 8002392:	4293      	cmp	r3, r2
 8002394:	d901      	bls.n	800239a <HAL_RCC_OscConfig+0x34a>
        {
          return HAL_TIMEOUT;
 8002396:	2303      	movs	r3, #3
 8002398:	e0cb      	b.n	8002532 <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800239a:	4b49      	ldr	r3, [pc, #292]	; (80024c0 <HAL_RCC_OscConfig+0x470>)
 800239c:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800239e:	f003 0302 	and.w	r3, r3, #2
 80023a2:	2b00      	cmp	r3, #0
 80023a4:	d0ee      	beq.n	8002384 <HAL_RCC_OscConfig+0x334>
 80023a6:	e014      	b.n	80023d2 <HAL_RCC_OscConfig+0x382>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80023a8:	f7ff fbaa 	bl	8001b00 <HAL_GetTick>
 80023ac:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80023ae:	e00a      	b.n	80023c6 <HAL_RCC_OscConfig+0x376>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 80023b0:	f7ff fba6 	bl	8001b00 <HAL_GetTick>
 80023b4:	4602      	mov	r2, r0
 80023b6:	693b      	ldr	r3, [r7, #16]
 80023b8:	1ad3      	subs	r3, r2, r3
 80023ba:	f241 3288 	movw	r2, #5000	; 0x1388
 80023be:	4293      	cmp	r3, r2
 80023c0:	d901      	bls.n	80023c6 <HAL_RCC_OscConfig+0x376>
        {
          return HAL_TIMEOUT;
 80023c2:	2303      	movs	r3, #3
 80023c4:	e0b5      	b.n	8002532 <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80023c6:	4b3e      	ldr	r3, [pc, #248]	; (80024c0 <HAL_RCC_OscConfig+0x470>)
 80023c8:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80023ca:	f003 0302 	and.w	r3, r3, #2
 80023ce:	2b00      	cmp	r3, #0
 80023d0:	d1ee      	bne.n	80023b0 <HAL_RCC_OscConfig+0x360>
        }
      }
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 80023d2:	7dfb      	ldrb	r3, [r7, #23]
 80023d4:	2b01      	cmp	r3, #1
 80023d6:	d105      	bne.n	80023e4 <HAL_RCC_OscConfig+0x394>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80023d8:	4b39      	ldr	r3, [pc, #228]	; (80024c0 <HAL_RCC_OscConfig+0x470>)
 80023da:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80023dc:	4a38      	ldr	r2, [pc, #224]	; (80024c0 <HAL_RCC_OscConfig+0x470>)
 80023de:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 80023e2:	6413      	str	r3, [r2, #64]	; 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 80023e4:	687b      	ldr	r3, [r7, #4]
 80023e6:	699b      	ldr	r3, [r3, #24]
 80023e8:	2b00      	cmp	r3, #0
 80023ea:	f000 80a1 	beq.w	8002530 <HAL_RCC_OscConfig+0x4e0>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 80023ee:	4b34      	ldr	r3, [pc, #208]	; (80024c0 <HAL_RCC_OscConfig+0x470>)
 80023f0:	689b      	ldr	r3, [r3, #8]
 80023f2:	f003 030c 	and.w	r3, r3, #12
 80023f6:	2b08      	cmp	r3, #8
 80023f8:	d05c      	beq.n	80024b4 <HAL_RCC_OscConfig+0x464>
    {
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 80023fa:	687b      	ldr	r3, [r7, #4]
 80023fc:	699b      	ldr	r3, [r3, #24]
 80023fe:	2b02      	cmp	r3, #2
 8002400:	d141      	bne.n	8002486 <HAL_RCC_OscConfig+0x436>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8002402:	4b31      	ldr	r3, [pc, #196]	; (80024c8 <HAL_RCC_OscConfig+0x478>)
 8002404:	2200      	movs	r2, #0
 8002406:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002408:	f7ff fb7a 	bl	8001b00 <HAL_GetTick>
 800240c:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800240e:	e008      	b.n	8002422 <HAL_RCC_OscConfig+0x3d2>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8002410:	f7ff fb76 	bl	8001b00 <HAL_GetTick>
 8002414:	4602      	mov	r2, r0
 8002416:	693b      	ldr	r3, [r7, #16]
 8002418:	1ad3      	subs	r3, r2, r3
 800241a:	2b02      	cmp	r3, #2
 800241c:	d901      	bls.n	8002422 <HAL_RCC_OscConfig+0x3d2>
          {
            return HAL_TIMEOUT;
 800241e:	2303      	movs	r3, #3
 8002420:	e087      	b.n	8002532 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8002422:	4b27      	ldr	r3, [pc, #156]	; (80024c0 <HAL_RCC_OscConfig+0x470>)
 8002424:	681b      	ldr	r3, [r3, #0]
 8002426:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800242a:	2b00      	cmp	r3, #0
 800242c:	d1f0      	bne.n	8002410 <HAL_RCC_OscConfig+0x3c0>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 800242e:	687b      	ldr	r3, [r7, #4]
 8002430:	69da      	ldr	r2, [r3, #28]
 8002432:	687b      	ldr	r3, [r7, #4]
 8002434:	6a1b      	ldr	r3, [r3, #32]
 8002436:	431a      	orrs	r2, r3
 8002438:	687b      	ldr	r3, [r7, #4]
 800243a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800243c:	019b      	lsls	r3, r3, #6
 800243e:	431a      	orrs	r2, r3
 8002440:	687b      	ldr	r3, [r7, #4]
 8002442:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002444:	085b      	lsrs	r3, r3, #1
 8002446:	3b01      	subs	r3, #1
 8002448:	041b      	lsls	r3, r3, #16
 800244a:	431a      	orrs	r2, r3
 800244c:	687b      	ldr	r3, [r7, #4]
 800244e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002450:	061b      	lsls	r3, r3, #24
 8002452:	491b      	ldr	r1, [pc, #108]	; (80024c0 <HAL_RCC_OscConfig+0x470>)
 8002454:	4313      	orrs	r3, r2
 8002456:	604b      	str	r3, [r1, #4]
                                 RCC_OscInitStruct->PLL.PLLM                                                 | \
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)             | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos) | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8002458:	4b1b      	ldr	r3, [pc, #108]	; (80024c8 <HAL_RCC_OscConfig+0x478>)
 800245a:	2201      	movs	r2, #1
 800245c:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800245e:	f7ff fb4f 	bl	8001b00 <HAL_GetTick>
 8002462:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8002464:	e008      	b.n	8002478 <HAL_RCC_OscConfig+0x428>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8002466:	f7ff fb4b 	bl	8001b00 <HAL_GetTick>
 800246a:	4602      	mov	r2, r0
 800246c:	693b      	ldr	r3, [r7, #16]
 800246e:	1ad3      	subs	r3, r2, r3
 8002470:	2b02      	cmp	r3, #2
 8002472:	d901      	bls.n	8002478 <HAL_RCC_OscConfig+0x428>
          {
            return HAL_TIMEOUT;
 8002474:	2303      	movs	r3, #3
 8002476:	e05c      	b.n	8002532 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8002478:	4b11      	ldr	r3, [pc, #68]	; (80024c0 <HAL_RCC_OscConfig+0x470>)
 800247a:	681b      	ldr	r3, [r3, #0]
 800247c:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8002480:	2b00      	cmp	r3, #0
 8002482:	d0f0      	beq.n	8002466 <HAL_RCC_OscConfig+0x416>
 8002484:	e054      	b.n	8002530 <HAL_RCC_OscConfig+0x4e0>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8002486:	4b10      	ldr	r3, [pc, #64]	; (80024c8 <HAL_RCC_OscConfig+0x478>)
 8002488:	2200      	movs	r2, #0
 800248a:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800248c:	f7ff fb38 	bl	8001b00 <HAL_GetTick>
 8002490:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8002492:	e008      	b.n	80024a6 <HAL_RCC_OscConfig+0x456>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8002494:	f7ff fb34 	bl	8001b00 <HAL_GetTick>
 8002498:	4602      	mov	r2, r0
 800249a:	693b      	ldr	r3, [r7, #16]
 800249c:	1ad3      	subs	r3, r2, r3
 800249e:	2b02      	cmp	r3, #2
 80024a0:	d901      	bls.n	80024a6 <HAL_RCC_OscConfig+0x456>
          {
            return HAL_TIMEOUT;
 80024a2:	2303      	movs	r3, #3
 80024a4:	e045      	b.n	8002532 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80024a6:	4b06      	ldr	r3, [pc, #24]	; (80024c0 <HAL_RCC_OscConfig+0x470>)
 80024a8:	681b      	ldr	r3, [r3, #0]
 80024aa:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80024ae:	2b00      	cmp	r3, #0
 80024b0:	d1f0      	bne.n	8002494 <HAL_RCC_OscConfig+0x444>
 80024b2:	e03d      	b.n	8002530 <HAL_RCC_OscConfig+0x4e0>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 80024b4:	687b      	ldr	r3, [r7, #4]
 80024b6:	699b      	ldr	r3, [r3, #24]
 80024b8:	2b01      	cmp	r3, #1
 80024ba:	d107      	bne.n	80024cc <HAL_RCC_OscConfig+0x47c>
      {
        return HAL_ERROR;
 80024bc:	2301      	movs	r3, #1
 80024be:	e038      	b.n	8002532 <HAL_RCC_OscConfig+0x4e2>
 80024c0:	40023800 	.word	0x40023800
 80024c4:	40007000 	.word	0x40007000
 80024c8:	42470060 	.word	0x42470060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 80024cc:	4b1b      	ldr	r3, [pc, #108]	; (800253c <HAL_RCC_OscConfig+0x4ec>)
 80024ce:	685b      	ldr	r3, [r3, #4]
 80024d0:	60fb      	str	r3, [r7, #12]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
#else
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 80024d2:	687b      	ldr	r3, [r7, #4]
 80024d4:	699b      	ldr	r3, [r3, #24]
 80024d6:	2b01      	cmp	r3, #1
 80024d8:	d028      	beq.n	800252c <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80024da:	68fb      	ldr	r3, [r7, #12]
 80024dc:	f403 0280 	and.w	r2, r3, #4194304	; 0x400000
 80024e0:	687b      	ldr	r3, [r7, #4]
 80024e2:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 80024e4:	429a      	cmp	r2, r3
 80024e6:	d121      	bne.n	800252c <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 80024e8:	68fb      	ldr	r3, [r7, #12]
 80024ea:	f003 023f 	and.w	r2, r3, #63	; 0x3f
 80024ee:	687b      	ldr	r3, [r7, #4]
 80024f0:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80024f2:	429a      	cmp	r2, r3
 80024f4:	d11a      	bne.n	800252c <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 80024f6:	68fa      	ldr	r2, [r7, #12]
 80024f8:	f647 73c0 	movw	r3, #32704	; 0x7fc0
 80024fc:	4013      	ands	r3, r2
 80024fe:	687a      	ldr	r2, [r7, #4]
 8002500:	6a52      	ldr	r2, [r2, #36]	; 0x24
 8002502:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8002504:	4293      	cmp	r3, r2
 8002506:	d111      	bne.n	800252c <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8002508:	68fb      	ldr	r3, [r7, #12]
 800250a:	f403 3240 	and.w	r2, r3, #196608	; 0x30000
 800250e:	687b      	ldr	r3, [r7, #4]
 8002510:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002512:	085b      	lsrs	r3, r3, #1
 8002514:	3b01      	subs	r3, #1
 8002516:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8002518:	429a      	cmp	r2, r3
 800251a:	d107      	bne.n	800252c <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
 800251c:	68fb      	ldr	r3, [r7, #12]
 800251e:	f003 6270 	and.w	r2, r3, #251658240	; 0xf000000
 8002522:	687b      	ldr	r3, [r7, #4]
 8002524:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002526:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8002528:	429a      	cmp	r2, r3
 800252a:	d001      	beq.n	8002530 <HAL_RCC_OscConfig+0x4e0>
#endif
        {
          return HAL_ERROR;
 800252c:	2301      	movs	r3, #1
 800252e:	e000      	b.n	8002532 <HAL_RCC_OscConfig+0x4e2>
        }
      }
    }
  }
  return HAL_OK;
 8002530:	2300      	movs	r3, #0
}
 8002532:	4618      	mov	r0, r3
 8002534:	3718      	adds	r7, #24
 8002536:	46bd      	mov	sp, r7
 8002538:	bd80      	pop	{r7, pc}
 800253a:	bf00      	nop
 800253c:	40023800 	.word	0x40023800

08002540 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8002540:	b580      	push	{r7, lr}
 8002542:	b084      	sub	sp, #16
 8002544:	af00      	add	r7, sp, #0
 8002546:	6078      	str	r0, [r7, #4]
 8002548:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 800254a:	687b      	ldr	r3, [r7, #4]
 800254c:	2b00      	cmp	r3, #0
 800254e:	d101      	bne.n	8002554 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8002550:	2301      	movs	r3, #1
 8002552:	e0cc      	b.n	80026ee <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8002554:	4b68      	ldr	r3, [pc, #416]	; (80026f8 <HAL_RCC_ClockConfig+0x1b8>)
 8002556:	681b      	ldr	r3, [r3, #0]
 8002558:	f003 0307 	and.w	r3, r3, #7
 800255c:	683a      	ldr	r2, [r7, #0]
 800255e:	429a      	cmp	r2, r3
 8002560:	d90c      	bls.n	800257c <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8002562:	4b65      	ldr	r3, [pc, #404]	; (80026f8 <HAL_RCC_ClockConfig+0x1b8>)
 8002564:	683a      	ldr	r2, [r7, #0]
 8002566:	b2d2      	uxtb	r2, r2
 8002568:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 800256a:	4b63      	ldr	r3, [pc, #396]	; (80026f8 <HAL_RCC_ClockConfig+0x1b8>)
 800256c:	681b      	ldr	r3, [r3, #0]
 800256e:	f003 0307 	and.w	r3, r3, #7
 8002572:	683a      	ldr	r2, [r7, #0]
 8002574:	429a      	cmp	r2, r3
 8002576:	d001      	beq.n	800257c <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 8002578:	2301      	movs	r3, #1
 800257a:	e0b8      	b.n	80026ee <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 800257c:	687b      	ldr	r3, [r7, #4]
 800257e:	681b      	ldr	r3, [r3, #0]
 8002580:	f003 0302 	and.w	r3, r3, #2
 8002584:	2b00      	cmp	r3, #0
 8002586:	d020      	beq.n	80025ca <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8002588:	687b      	ldr	r3, [r7, #4]
 800258a:	681b      	ldr	r3, [r3, #0]
 800258c:	f003 0304 	and.w	r3, r3, #4
 8002590:	2b00      	cmp	r3, #0
 8002592:	d005      	beq.n	80025a0 <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8002594:	4b59      	ldr	r3, [pc, #356]	; (80026fc <HAL_RCC_ClockConfig+0x1bc>)
 8002596:	689b      	ldr	r3, [r3, #8]
 8002598:	4a58      	ldr	r2, [pc, #352]	; (80026fc <HAL_RCC_ClockConfig+0x1bc>)
 800259a:	f443 53e0 	orr.w	r3, r3, #7168	; 0x1c00
 800259e:	6093      	str	r3, [r2, #8]
    }

    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80025a0:	687b      	ldr	r3, [r7, #4]
 80025a2:	681b      	ldr	r3, [r3, #0]
 80025a4:	f003 0308 	and.w	r3, r3, #8
 80025a8:	2b00      	cmp	r3, #0
 80025aa:	d005      	beq.n	80025b8 <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 80025ac:	4b53      	ldr	r3, [pc, #332]	; (80026fc <HAL_RCC_ClockConfig+0x1bc>)
 80025ae:	689b      	ldr	r3, [r3, #8]
 80025b0:	4a52      	ldr	r2, [pc, #328]	; (80026fc <HAL_RCC_ClockConfig+0x1bc>)
 80025b2:	f443 4360 	orr.w	r3, r3, #57344	; 0xe000
 80025b6:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 80025b8:	4b50      	ldr	r3, [pc, #320]	; (80026fc <HAL_RCC_ClockConfig+0x1bc>)
 80025ba:	689b      	ldr	r3, [r3, #8]
 80025bc:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 80025c0:	687b      	ldr	r3, [r7, #4]
 80025c2:	689b      	ldr	r3, [r3, #8]
 80025c4:	494d      	ldr	r1, [pc, #308]	; (80026fc <HAL_RCC_ClockConfig+0x1bc>)
 80025c6:	4313      	orrs	r3, r2
 80025c8:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 80025ca:	687b      	ldr	r3, [r7, #4]
 80025cc:	681b      	ldr	r3, [r3, #0]
 80025ce:	f003 0301 	and.w	r3, r3, #1
 80025d2:	2b00      	cmp	r3, #0
 80025d4:	d044      	beq.n	8002660 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 80025d6:	687b      	ldr	r3, [r7, #4]
 80025d8:	685b      	ldr	r3, [r3, #4]
 80025da:	2b01      	cmp	r3, #1
 80025dc:	d107      	bne.n	80025ee <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80025de:	4b47      	ldr	r3, [pc, #284]	; (80026fc <HAL_RCC_ClockConfig+0x1bc>)
 80025e0:	681b      	ldr	r3, [r3, #0]
 80025e2:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80025e6:	2b00      	cmp	r3, #0
 80025e8:	d119      	bne.n	800261e <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80025ea:	2301      	movs	r3, #1
 80025ec:	e07f      	b.n	80026ee <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 80025ee:	687b      	ldr	r3, [r7, #4]
 80025f0:	685b      	ldr	r3, [r3, #4]
 80025f2:	2b02      	cmp	r3, #2
 80025f4:	d003      	beq.n	80025fe <HAL_RCC_ClockConfig+0xbe>
            (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 80025f6:	687b      	ldr	r3, [r7, #4]
 80025f8:	685b      	ldr	r3, [r3, #4]
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 80025fa:	2b03      	cmp	r3, #3
 80025fc:	d107      	bne.n	800260e <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80025fe:	4b3f      	ldr	r3, [pc, #252]	; (80026fc <HAL_RCC_ClockConfig+0x1bc>)
 8002600:	681b      	ldr	r3, [r3, #0]
 8002602:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8002606:	2b00      	cmp	r3, #0
 8002608:	d109      	bne.n	800261e <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800260a:	2301      	movs	r3, #1
 800260c:	e06f      	b.n	80026ee <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800260e:	4b3b      	ldr	r3, [pc, #236]	; (80026fc <HAL_RCC_ClockConfig+0x1bc>)
 8002610:	681b      	ldr	r3, [r3, #0]
 8002612:	f003 0302 	and.w	r3, r3, #2
 8002616:	2b00      	cmp	r3, #0
 8002618:	d101      	bne.n	800261e <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800261a:	2301      	movs	r3, #1
 800261c:	e067      	b.n	80026ee <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 800261e:	4b37      	ldr	r3, [pc, #220]	; (80026fc <HAL_RCC_ClockConfig+0x1bc>)
 8002620:	689b      	ldr	r3, [r3, #8]
 8002622:	f023 0203 	bic.w	r2, r3, #3
 8002626:	687b      	ldr	r3, [r7, #4]
 8002628:	685b      	ldr	r3, [r3, #4]
 800262a:	4934      	ldr	r1, [pc, #208]	; (80026fc <HAL_RCC_ClockConfig+0x1bc>)
 800262c:	4313      	orrs	r3, r2
 800262e:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8002630:	f7ff fa66 	bl	8001b00 <HAL_GetTick>
 8002634:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8002636:	e00a      	b.n	800264e <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8002638:	f7ff fa62 	bl	8001b00 <HAL_GetTick>
 800263c:	4602      	mov	r2, r0
 800263e:	68fb      	ldr	r3, [r7, #12]
 8002640:	1ad3      	subs	r3, r2, r3
 8002642:	f241 3288 	movw	r2, #5000	; 0x1388
 8002646:	4293      	cmp	r3, r2
 8002648:	d901      	bls.n	800264e <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 800264a:	2303      	movs	r3, #3
 800264c:	e04f      	b.n	80026ee <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800264e:	4b2b      	ldr	r3, [pc, #172]	; (80026fc <HAL_RCC_ClockConfig+0x1bc>)
 8002650:	689b      	ldr	r3, [r3, #8]
 8002652:	f003 020c 	and.w	r2, r3, #12
 8002656:	687b      	ldr	r3, [r7, #4]
 8002658:	685b      	ldr	r3, [r3, #4]
 800265a:	009b      	lsls	r3, r3, #2
 800265c:	429a      	cmp	r2, r3
 800265e:	d1eb      	bne.n	8002638 <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8002660:	4b25      	ldr	r3, [pc, #148]	; (80026f8 <HAL_RCC_ClockConfig+0x1b8>)
 8002662:	681b      	ldr	r3, [r3, #0]
 8002664:	f003 0307 	and.w	r3, r3, #7
 8002668:	683a      	ldr	r2, [r7, #0]
 800266a:	429a      	cmp	r2, r3
 800266c:	d20c      	bcs.n	8002688 <HAL_RCC_ClockConfig+0x148>
  {
     /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800266e:	4b22      	ldr	r3, [pc, #136]	; (80026f8 <HAL_RCC_ClockConfig+0x1b8>)
 8002670:	683a      	ldr	r2, [r7, #0]
 8002672:	b2d2      	uxtb	r2, r2
 8002674:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8002676:	4b20      	ldr	r3, [pc, #128]	; (80026f8 <HAL_RCC_ClockConfig+0x1b8>)
 8002678:	681b      	ldr	r3, [r3, #0]
 800267a:	f003 0307 	and.w	r3, r3, #7
 800267e:	683a      	ldr	r2, [r7, #0]
 8002680:	429a      	cmp	r2, r3
 8002682:	d001      	beq.n	8002688 <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 8002684:	2301      	movs	r3, #1
 8002686:	e032      	b.n	80026ee <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8002688:	687b      	ldr	r3, [r7, #4]
 800268a:	681b      	ldr	r3, [r3, #0]
 800268c:	f003 0304 	and.w	r3, r3, #4
 8002690:	2b00      	cmp	r3, #0
 8002692:	d008      	beq.n	80026a6 <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8002694:	4b19      	ldr	r3, [pc, #100]	; (80026fc <HAL_RCC_ClockConfig+0x1bc>)
 8002696:	689b      	ldr	r3, [r3, #8]
 8002698:	f423 52e0 	bic.w	r2, r3, #7168	; 0x1c00
 800269c:	687b      	ldr	r3, [r7, #4]
 800269e:	68db      	ldr	r3, [r3, #12]
 80026a0:	4916      	ldr	r1, [pc, #88]	; (80026fc <HAL_RCC_ClockConfig+0x1bc>)
 80026a2:	4313      	orrs	r3, r2
 80026a4:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80026a6:	687b      	ldr	r3, [r7, #4]
 80026a8:	681b      	ldr	r3, [r3, #0]
 80026aa:	f003 0308 	and.w	r3, r3, #8
 80026ae:	2b00      	cmp	r3, #0
 80026b0:	d009      	beq.n	80026c6 <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 80026b2:	4b12      	ldr	r3, [pc, #72]	; (80026fc <HAL_RCC_ClockConfig+0x1bc>)
 80026b4:	689b      	ldr	r3, [r3, #8]
 80026b6:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 80026ba:	687b      	ldr	r3, [r7, #4]
 80026bc:	691b      	ldr	r3, [r3, #16]
 80026be:	00db      	lsls	r3, r3, #3
 80026c0:	490e      	ldr	r1, [pc, #56]	; (80026fc <HAL_RCC_ClockConfig+0x1bc>)
 80026c2:	4313      	orrs	r3, r2
 80026c4:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 80026c6:	f000 f821 	bl	800270c <HAL_RCC_GetSysClockFreq>
 80026ca:	4602      	mov	r2, r0
 80026cc:	4b0b      	ldr	r3, [pc, #44]	; (80026fc <HAL_RCC_ClockConfig+0x1bc>)
 80026ce:	689b      	ldr	r3, [r3, #8]
 80026d0:	091b      	lsrs	r3, r3, #4
 80026d2:	f003 030f 	and.w	r3, r3, #15
 80026d6:	490a      	ldr	r1, [pc, #40]	; (8002700 <HAL_RCC_ClockConfig+0x1c0>)
 80026d8:	5ccb      	ldrb	r3, [r1, r3]
 80026da:	fa22 f303 	lsr.w	r3, r2, r3
 80026de:	4a09      	ldr	r2, [pc, #36]	; (8002704 <HAL_RCC_ClockConfig+0x1c4>)
 80026e0:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick (uwTickPrio);
 80026e2:	4b09      	ldr	r3, [pc, #36]	; (8002708 <HAL_RCC_ClockConfig+0x1c8>)
 80026e4:	681b      	ldr	r3, [r3, #0]
 80026e6:	4618      	mov	r0, r3
 80026e8:	f7ff f9c6 	bl	8001a78 <HAL_InitTick>

  return HAL_OK;
 80026ec:	2300      	movs	r3, #0
}
 80026ee:	4618      	mov	r0, r3
 80026f0:	3710      	adds	r7, #16
 80026f2:	46bd      	mov	sp, r7
 80026f4:	bd80      	pop	{r7, pc}
 80026f6:	bf00      	nop
 80026f8:	40023c00 	.word	0x40023c00
 80026fc:	40023800 	.word	0x40023800
 8002700:	08004bf0 	.word	0x08004bf0
 8002704:	20000000 	.word	0x20000000
 8002708:	20000004 	.word	0x20000004

0800270c <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
__weak uint32_t HAL_RCC_GetSysClockFreq(void)
{
 800270c:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8002710:	b094      	sub	sp, #80	; 0x50
 8002712:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U, pllvco = 0U, pllp = 0U;
 8002714:	2300      	movs	r3, #0
 8002716:	647b      	str	r3, [r7, #68]	; 0x44
 8002718:	2300      	movs	r3, #0
 800271a:	64fb      	str	r3, [r7, #76]	; 0x4c
 800271c:	2300      	movs	r3, #0
 800271e:	643b      	str	r3, [r7, #64]	; 0x40
  uint32_t sysclockfreq = 0U;
 8002720:	2300      	movs	r3, #0
 8002722:	64bb      	str	r3, [r7, #72]	; 0x48

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8002724:	4b79      	ldr	r3, [pc, #484]	; (800290c <HAL_RCC_GetSysClockFreq+0x200>)
 8002726:	689b      	ldr	r3, [r3, #8]
 8002728:	f003 030c 	and.w	r3, r3, #12
 800272c:	2b08      	cmp	r3, #8
 800272e:	d00d      	beq.n	800274c <HAL_RCC_GetSysClockFreq+0x40>
 8002730:	2b08      	cmp	r3, #8
 8002732:	f200 80e1 	bhi.w	80028f8 <HAL_RCC_GetSysClockFreq+0x1ec>
 8002736:	2b00      	cmp	r3, #0
 8002738:	d002      	beq.n	8002740 <HAL_RCC_GetSysClockFreq+0x34>
 800273a:	2b04      	cmp	r3, #4
 800273c:	d003      	beq.n	8002746 <HAL_RCC_GetSysClockFreq+0x3a>
 800273e:	e0db      	b.n	80028f8 <HAL_RCC_GetSysClockFreq+0x1ec>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 8002740:	4b73      	ldr	r3, [pc, #460]	; (8002910 <HAL_RCC_GetSysClockFreq+0x204>)
 8002742:	64bb      	str	r3, [r7, #72]	; 0x48
       break;
 8002744:	e0db      	b.n	80028fe <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 8002746:	4b73      	ldr	r3, [pc, #460]	; (8002914 <HAL_RCC_GetSysClockFreq+0x208>)
 8002748:	64bb      	str	r3, [r7, #72]	; 0x48
      break;
 800274a:	e0d8      	b.n	80028fe <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 800274c:	4b6f      	ldr	r3, [pc, #444]	; (800290c <HAL_RCC_GetSysClockFreq+0x200>)
 800274e:	685b      	ldr	r3, [r3, #4]
 8002750:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8002754:	647b      	str	r3, [r7, #68]	; 0x44
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8002756:	4b6d      	ldr	r3, [pc, #436]	; (800290c <HAL_RCC_GetSysClockFreq+0x200>)
 8002758:	685b      	ldr	r3, [r3, #4]
 800275a:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 800275e:	2b00      	cmp	r3, #0
 8002760:	d063      	beq.n	800282a <HAL_RCC_GetSysClockFreq+0x11e>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8002762:	4b6a      	ldr	r3, [pc, #424]	; (800290c <HAL_RCC_GetSysClockFreq+0x200>)
 8002764:	685b      	ldr	r3, [r3, #4]
 8002766:	099b      	lsrs	r3, r3, #6
 8002768:	2200      	movs	r2, #0
 800276a:	63bb      	str	r3, [r7, #56]	; 0x38
 800276c:	63fa      	str	r2, [r7, #60]	; 0x3c
 800276e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8002770:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8002774:	633b      	str	r3, [r7, #48]	; 0x30
 8002776:	2300      	movs	r3, #0
 8002778:	637b      	str	r3, [r7, #52]	; 0x34
 800277a:	e9d7 450c 	ldrd	r4, r5, [r7, #48]	; 0x30
 800277e:	4622      	mov	r2, r4
 8002780:	462b      	mov	r3, r5
 8002782:	f04f 0000 	mov.w	r0, #0
 8002786:	f04f 0100 	mov.w	r1, #0
 800278a:	0159      	lsls	r1, r3, #5
 800278c:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8002790:	0150      	lsls	r0, r2, #5
 8002792:	4602      	mov	r2, r0
 8002794:	460b      	mov	r3, r1
 8002796:	4621      	mov	r1, r4
 8002798:	1a51      	subs	r1, r2, r1
 800279a:	6139      	str	r1, [r7, #16]
 800279c:	4629      	mov	r1, r5
 800279e:	eb63 0301 	sbc.w	r3, r3, r1
 80027a2:	617b      	str	r3, [r7, #20]
 80027a4:	f04f 0200 	mov.w	r2, #0
 80027a8:	f04f 0300 	mov.w	r3, #0
 80027ac:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 80027b0:	4659      	mov	r1, fp
 80027b2:	018b      	lsls	r3, r1, #6
 80027b4:	4651      	mov	r1, sl
 80027b6:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 80027ba:	4651      	mov	r1, sl
 80027bc:	018a      	lsls	r2, r1, #6
 80027be:	4651      	mov	r1, sl
 80027c0:	ebb2 0801 	subs.w	r8, r2, r1
 80027c4:	4659      	mov	r1, fp
 80027c6:	eb63 0901 	sbc.w	r9, r3, r1
 80027ca:	f04f 0200 	mov.w	r2, #0
 80027ce:	f04f 0300 	mov.w	r3, #0
 80027d2:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 80027d6:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 80027da:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 80027de:	4690      	mov	r8, r2
 80027e0:	4699      	mov	r9, r3
 80027e2:	4623      	mov	r3, r4
 80027e4:	eb18 0303 	adds.w	r3, r8, r3
 80027e8:	60bb      	str	r3, [r7, #8]
 80027ea:	462b      	mov	r3, r5
 80027ec:	eb49 0303 	adc.w	r3, r9, r3
 80027f0:	60fb      	str	r3, [r7, #12]
 80027f2:	f04f 0200 	mov.w	r2, #0
 80027f6:	f04f 0300 	mov.w	r3, #0
 80027fa:	e9d7 4502 	ldrd	r4, r5, [r7, #8]
 80027fe:	4629      	mov	r1, r5
 8002800:	024b      	lsls	r3, r1, #9
 8002802:	4621      	mov	r1, r4
 8002804:	ea43 53d1 	orr.w	r3, r3, r1, lsr #23
 8002808:	4621      	mov	r1, r4
 800280a:	024a      	lsls	r2, r1, #9
 800280c:	4610      	mov	r0, r2
 800280e:	4619      	mov	r1, r3
 8002810:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8002812:	2200      	movs	r2, #0
 8002814:	62bb      	str	r3, [r7, #40]	; 0x28
 8002816:	62fa      	str	r2, [r7, #44]	; 0x2c
 8002818:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	; 0x28
 800281c:	f7fe f9c0 	bl	8000ba0 <__aeabi_uldivmod>
 8002820:	4602      	mov	r2, r0
 8002822:	460b      	mov	r3, r1
 8002824:	4613      	mov	r3, r2
 8002826:	64fb      	str	r3, [r7, #76]	; 0x4c
 8002828:	e058      	b.n	80028dc <HAL_RCC_GetSysClockFreq+0x1d0>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 800282a:	4b38      	ldr	r3, [pc, #224]	; (800290c <HAL_RCC_GetSysClockFreq+0x200>)
 800282c:	685b      	ldr	r3, [r3, #4]
 800282e:	099b      	lsrs	r3, r3, #6
 8002830:	2200      	movs	r2, #0
 8002832:	4618      	mov	r0, r3
 8002834:	4611      	mov	r1, r2
 8002836:	f3c0 0308 	ubfx	r3, r0, #0, #9
 800283a:	623b      	str	r3, [r7, #32]
 800283c:	2300      	movs	r3, #0
 800283e:	627b      	str	r3, [r7, #36]	; 0x24
 8002840:	e9d7 8908 	ldrd	r8, r9, [r7, #32]
 8002844:	4642      	mov	r2, r8
 8002846:	464b      	mov	r3, r9
 8002848:	f04f 0000 	mov.w	r0, #0
 800284c:	f04f 0100 	mov.w	r1, #0
 8002850:	0159      	lsls	r1, r3, #5
 8002852:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8002856:	0150      	lsls	r0, r2, #5
 8002858:	4602      	mov	r2, r0
 800285a:	460b      	mov	r3, r1
 800285c:	4641      	mov	r1, r8
 800285e:	ebb2 0a01 	subs.w	sl, r2, r1
 8002862:	4649      	mov	r1, r9
 8002864:	eb63 0b01 	sbc.w	fp, r3, r1
 8002868:	f04f 0200 	mov.w	r2, #0
 800286c:	f04f 0300 	mov.w	r3, #0
 8002870:	ea4f 138b 	mov.w	r3, fp, lsl #6
 8002874:	ea43 639a 	orr.w	r3, r3, sl, lsr #26
 8002878:	ea4f 128a 	mov.w	r2, sl, lsl #6
 800287c:	ebb2 040a 	subs.w	r4, r2, sl
 8002880:	eb63 050b 	sbc.w	r5, r3, fp
 8002884:	f04f 0200 	mov.w	r2, #0
 8002888:	f04f 0300 	mov.w	r3, #0
 800288c:	00eb      	lsls	r3, r5, #3
 800288e:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8002892:	00e2      	lsls	r2, r4, #3
 8002894:	4614      	mov	r4, r2
 8002896:	461d      	mov	r5, r3
 8002898:	4643      	mov	r3, r8
 800289a:	18e3      	adds	r3, r4, r3
 800289c:	603b      	str	r3, [r7, #0]
 800289e:	464b      	mov	r3, r9
 80028a0:	eb45 0303 	adc.w	r3, r5, r3
 80028a4:	607b      	str	r3, [r7, #4]
 80028a6:	f04f 0200 	mov.w	r2, #0
 80028aa:	f04f 0300 	mov.w	r3, #0
 80028ae:	e9d7 4500 	ldrd	r4, r5, [r7]
 80028b2:	4629      	mov	r1, r5
 80028b4:	028b      	lsls	r3, r1, #10
 80028b6:	4621      	mov	r1, r4
 80028b8:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 80028bc:	4621      	mov	r1, r4
 80028be:	028a      	lsls	r2, r1, #10
 80028c0:	4610      	mov	r0, r2
 80028c2:	4619      	mov	r1, r3
 80028c4:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 80028c6:	2200      	movs	r2, #0
 80028c8:	61bb      	str	r3, [r7, #24]
 80028ca:	61fa      	str	r2, [r7, #28]
 80028cc:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 80028d0:	f7fe f966 	bl	8000ba0 <__aeabi_uldivmod>
 80028d4:	4602      	mov	r2, r0
 80028d6:	460b      	mov	r3, r1
 80028d8:	4613      	mov	r3, r2
 80028da:	64fb      	str	r3, [r7, #76]	; 0x4c
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) *2U);
 80028dc:	4b0b      	ldr	r3, [pc, #44]	; (800290c <HAL_RCC_GetSysClockFreq+0x200>)
 80028de:	685b      	ldr	r3, [r3, #4]
 80028e0:	0c1b      	lsrs	r3, r3, #16
 80028e2:	f003 0303 	and.w	r3, r3, #3
 80028e6:	3301      	adds	r3, #1
 80028e8:	005b      	lsls	r3, r3, #1
 80028ea:	643b      	str	r3, [r7, #64]	; 0x40

      sysclockfreq = pllvco/pllp;
 80028ec:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 80028ee:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 80028f0:	fbb2 f3f3 	udiv	r3, r2, r3
 80028f4:	64bb      	str	r3, [r7, #72]	; 0x48
      break;
 80028f6:	e002      	b.n	80028fe <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 80028f8:	4b05      	ldr	r3, [pc, #20]	; (8002910 <HAL_RCC_GetSysClockFreq+0x204>)
 80028fa:	64bb      	str	r3, [r7, #72]	; 0x48
      break;
 80028fc:	bf00      	nop
    }
  }
  return sysclockfreq;
 80028fe:	6cbb      	ldr	r3, [r7, #72]	; 0x48
}
 8002900:	4618      	mov	r0, r3
 8002902:	3750      	adds	r7, #80	; 0x50
 8002904:	46bd      	mov	sp, r7
 8002906:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 800290a:	bf00      	nop
 800290c:	40023800 	.word	0x40023800
 8002910:	00f42400 	.word	0x00f42400
 8002914:	007a1200 	.word	0x007a1200

08002918 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8002918:	b480      	push	{r7}
 800291a:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 800291c:	4b03      	ldr	r3, [pc, #12]	; (800292c <HAL_RCC_GetHCLKFreq+0x14>)
 800291e:	681b      	ldr	r3, [r3, #0]
}
 8002920:	4618      	mov	r0, r3
 8002922:	46bd      	mov	sp, r7
 8002924:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002928:	4770      	bx	lr
 800292a:	bf00      	nop
 800292c:	20000000 	.word	0x20000000

08002930 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8002930:	b580      	push	{r7, lr}
 8002932:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1)>> RCC_CFGR_PPRE1_Pos]);
 8002934:	f7ff fff0 	bl	8002918 <HAL_RCC_GetHCLKFreq>
 8002938:	4602      	mov	r2, r0
 800293a:	4b05      	ldr	r3, [pc, #20]	; (8002950 <HAL_RCC_GetPCLK1Freq+0x20>)
 800293c:	689b      	ldr	r3, [r3, #8]
 800293e:	0a9b      	lsrs	r3, r3, #10
 8002940:	f003 0307 	and.w	r3, r3, #7
 8002944:	4903      	ldr	r1, [pc, #12]	; (8002954 <HAL_RCC_GetPCLK1Freq+0x24>)
 8002946:	5ccb      	ldrb	r3, [r1, r3]
 8002948:	fa22 f303 	lsr.w	r3, r2, r3
}
 800294c:	4618      	mov	r0, r3
 800294e:	bd80      	pop	{r7, pc}
 8002950:	40023800 	.word	0x40023800
 8002954:	08004c00 	.word	0x08004c00

08002958 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8002958:	b580      	push	{r7, lr}
 800295a:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2)>> RCC_CFGR_PPRE2_Pos]);
 800295c:	f7ff ffdc 	bl	8002918 <HAL_RCC_GetHCLKFreq>
 8002960:	4602      	mov	r2, r0
 8002962:	4b05      	ldr	r3, [pc, #20]	; (8002978 <HAL_RCC_GetPCLK2Freq+0x20>)
 8002964:	689b      	ldr	r3, [r3, #8]
 8002966:	0b5b      	lsrs	r3, r3, #13
 8002968:	f003 0307 	and.w	r3, r3, #7
 800296c:	4903      	ldr	r1, [pc, #12]	; (800297c <HAL_RCC_GetPCLK2Freq+0x24>)
 800296e:	5ccb      	ldrb	r3, [r1, r3]
 8002970:	fa22 f303 	lsr.w	r3, r2, r3
}
 8002974:	4618      	mov	r0, r3
 8002976:	bd80      	pop	{r7, pc}
 8002978:	40023800 	.word	0x40023800
 800297c:	08004c00 	.word	0x08004c00

08002980 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8002980:	b580      	push	{r7, lr}
 8002982:	b082      	sub	sp, #8
 8002984:	af00      	add	r7, sp, #0
 8002986:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8002988:	687b      	ldr	r3, [r7, #4]
 800298a:	2b00      	cmp	r3, #0
 800298c:	d101      	bne.n	8002992 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 800298e:	2301      	movs	r3, #1
 8002990:	e041      	b.n	8002a16 <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8002992:	687b      	ldr	r3, [r7, #4]
 8002994:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8002998:	b2db      	uxtb	r3, r3
 800299a:	2b00      	cmp	r3, #0
 800299c:	d106      	bne.n	80029ac <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800299e:	687b      	ldr	r3, [r7, #4]
 80029a0:	2200      	movs	r2, #0
 80029a2:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 80029a6:	6878      	ldr	r0, [r7, #4]
 80029a8:	f7fe ff5e 	bl	8001868 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80029ac:	687b      	ldr	r3, [r7, #4]
 80029ae:	2202      	movs	r2, #2
 80029b0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 80029b4:	687b      	ldr	r3, [r7, #4]
 80029b6:	681a      	ldr	r2, [r3, #0]
 80029b8:	687b      	ldr	r3, [r7, #4]
 80029ba:	3304      	adds	r3, #4
 80029bc:	4619      	mov	r1, r3
 80029be:	4610      	mov	r0, r2
 80029c0:	f000 f8f4 	bl	8002bac <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 80029c4:	687b      	ldr	r3, [r7, #4]
 80029c6:	2201      	movs	r2, #1
 80029c8:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80029cc:	687b      	ldr	r3, [r7, #4]
 80029ce:	2201      	movs	r2, #1
 80029d0:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 80029d4:	687b      	ldr	r3, [r7, #4]
 80029d6:	2201      	movs	r2, #1
 80029d8:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 80029dc:	687b      	ldr	r3, [r7, #4]
 80029de:	2201      	movs	r2, #1
 80029e0:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 80029e4:	687b      	ldr	r3, [r7, #4]
 80029e6:	2201      	movs	r2, #1
 80029e8:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80029ec:	687b      	ldr	r3, [r7, #4]
 80029ee:	2201      	movs	r2, #1
 80029f0:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 80029f4:	687b      	ldr	r3, [r7, #4]
 80029f6:	2201      	movs	r2, #1
 80029f8:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 80029fc:	687b      	ldr	r3, [r7, #4]
 80029fe:	2201      	movs	r2, #1
 8002a00:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8002a04:	687b      	ldr	r3, [r7, #4]
 8002a06:	2201      	movs	r2, #1
 8002a08:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8002a0c:	687b      	ldr	r3, [r7, #4]
 8002a0e:	2201      	movs	r2, #1
 8002a10:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8002a14:	2300      	movs	r3, #0
}
 8002a16:	4618      	mov	r0, r3
 8002a18:	3708      	adds	r7, #8
 8002a1a:	46bd      	mov	sp, r7
 8002a1c:	bd80      	pop	{r7, pc}

08002a1e <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 8002a1e:	b580      	push	{r7, lr}
 8002a20:	b084      	sub	sp, #16
 8002a22:	af00      	add	r7, sp, #0
 8002a24:	6078      	str	r0, [r7, #4]
 8002a26:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8002a28:	2300      	movs	r3, #0
 8002a2a:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 8002a2c:	687b      	ldr	r3, [r7, #4]
 8002a2e:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8002a32:	2b01      	cmp	r3, #1
 8002a34:	d101      	bne.n	8002a3a <HAL_TIM_ConfigClockSource+0x1c>
 8002a36:	2302      	movs	r3, #2
 8002a38:	e0b4      	b.n	8002ba4 <HAL_TIM_ConfigClockSource+0x186>
 8002a3a:	687b      	ldr	r3, [r7, #4]
 8002a3c:	2201      	movs	r2, #1
 8002a3e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 8002a42:	687b      	ldr	r3, [r7, #4]
 8002a44:	2202      	movs	r2, #2
 8002a46:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 8002a4a:	687b      	ldr	r3, [r7, #4]
 8002a4c:	681b      	ldr	r3, [r3, #0]
 8002a4e:	689b      	ldr	r3, [r3, #8]
 8002a50:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 8002a52:	68bb      	ldr	r3, [r7, #8]
 8002a54:	f023 0377 	bic.w	r3, r3, #119	; 0x77
 8002a58:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8002a5a:	68bb      	ldr	r3, [r7, #8]
 8002a5c:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 8002a60:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 8002a62:	687b      	ldr	r3, [r7, #4]
 8002a64:	681b      	ldr	r3, [r3, #0]
 8002a66:	68ba      	ldr	r2, [r7, #8]
 8002a68:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 8002a6a:	683b      	ldr	r3, [r7, #0]
 8002a6c:	681b      	ldr	r3, [r3, #0]
 8002a6e:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8002a72:	d03e      	beq.n	8002af2 <HAL_TIM_ConfigClockSource+0xd4>
 8002a74:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8002a78:	f200 8087 	bhi.w	8002b8a <HAL_TIM_ConfigClockSource+0x16c>
 8002a7c:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8002a80:	f000 8086 	beq.w	8002b90 <HAL_TIM_ConfigClockSource+0x172>
 8002a84:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8002a88:	d87f      	bhi.n	8002b8a <HAL_TIM_ConfigClockSource+0x16c>
 8002a8a:	2b70      	cmp	r3, #112	; 0x70
 8002a8c:	d01a      	beq.n	8002ac4 <HAL_TIM_ConfigClockSource+0xa6>
 8002a8e:	2b70      	cmp	r3, #112	; 0x70
 8002a90:	d87b      	bhi.n	8002b8a <HAL_TIM_ConfigClockSource+0x16c>
 8002a92:	2b60      	cmp	r3, #96	; 0x60
 8002a94:	d050      	beq.n	8002b38 <HAL_TIM_ConfigClockSource+0x11a>
 8002a96:	2b60      	cmp	r3, #96	; 0x60
 8002a98:	d877      	bhi.n	8002b8a <HAL_TIM_ConfigClockSource+0x16c>
 8002a9a:	2b50      	cmp	r3, #80	; 0x50
 8002a9c:	d03c      	beq.n	8002b18 <HAL_TIM_ConfigClockSource+0xfa>
 8002a9e:	2b50      	cmp	r3, #80	; 0x50
 8002aa0:	d873      	bhi.n	8002b8a <HAL_TIM_ConfigClockSource+0x16c>
 8002aa2:	2b40      	cmp	r3, #64	; 0x40
 8002aa4:	d058      	beq.n	8002b58 <HAL_TIM_ConfigClockSource+0x13a>
 8002aa6:	2b40      	cmp	r3, #64	; 0x40
 8002aa8:	d86f      	bhi.n	8002b8a <HAL_TIM_ConfigClockSource+0x16c>
 8002aaa:	2b30      	cmp	r3, #48	; 0x30
 8002aac:	d064      	beq.n	8002b78 <HAL_TIM_ConfigClockSource+0x15a>
 8002aae:	2b30      	cmp	r3, #48	; 0x30
 8002ab0:	d86b      	bhi.n	8002b8a <HAL_TIM_ConfigClockSource+0x16c>
 8002ab2:	2b20      	cmp	r3, #32
 8002ab4:	d060      	beq.n	8002b78 <HAL_TIM_ConfigClockSource+0x15a>
 8002ab6:	2b20      	cmp	r3, #32
 8002ab8:	d867      	bhi.n	8002b8a <HAL_TIM_ConfigClockSource+0x16c>
 8002aba:	2b00      	cmp	r3, #0
 8002abc:	d05c      	beq.n	8002b78 <HAL_TIM_ConfigClockSource+0x15a>
 8002abe:	2b10      	cmp	r3, #16
 8002ac0:	d05a      	beq.n	8002b78 <HAL_TIM_ConfigClockSource+0x15a>
 8002ac2:	e062      	b.n	8002b8a <HAL_TIM_ConfigClockSource+0x16c>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8002ac4:	687b      	ldr	r3, [r7, #4]
 8002ac6:	6818      	ldr	r0, [r3, #0]
 8002ac8:	683b      	ldr	r3, [r7, #0]
 8002aca:	6899      	ldr	r1, [r3, #8]
 8002acc:	683b      	ldr	r3, [r7, #0]
 8002ace:	685a      	ldr	r2, [r3, #4]
 8002ad0:	683b      	ldr	r3, [r7, #0]
 8002ad2:	68db      	ldr	r3, [r3, #12]
 8002ad4:	f000 f964 	bl	8002da0 <TIM_ETR_SetConfig>
                        sClockSourceConfig->ClockPrescaler,
                        sClockSourceConfig->ClockPolarity,
                        sClockSourceConfig->ClockFilter);

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 8002ad8:	687b      	ldr	r3, [r7, #4]
 8002ada:	681b      	ldr	r3, [r3, #0]
 8002adc:	689b      	ldr	r3, [r3, #8]
 8002ade:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 8002ae0:	68bb      	ldr	r3, [r7, #8]
 8002ae2:	f043 0377 	orr.w	r3, r3, #119	; 0x77
 8002ae6:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 8002ae8:	687b      	ldr	r3, [r7, #4]
 8002aea:	681b      	ldr	r3, [r3, #0]
 8002aec:	68ba      	ldr	r2, [r7, #8]
 8002aee:	609a      	str	r2, [r3, #8]
      break;
 8002af0:	e04f      	b.n	8002b92 <HAL_TIM_ConfigClockSource+0x174>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8002af2:	687b      	ldr	r3, [r7, #4]
 8002af4:	6818      	ldr	r0, [r3, #0]
 8002af6:	683b      	ldr	r3, [r7, #0]
 8002af8:	6899      	ldr	r1, [r3, #8]
 8002afa:	683b      	ldr	r3, [r7, #0]
 8002afc:	685a      	ldr	r2, [r3, #4]
 8002afe:	683b      	ldr	r3, [r7, #0]
 8002b00:	68db      	ldr	r3, [r3, #12]
 8002b02:	f000 f94d 	bl	8002da0 <TIM_ETR_SetConfig>
                        sClockSourceConfig->ClockPrescaler,
                        sClockSourceConfig->ClockPolarity,
                        sClockSourceConfig->ClockFilter);
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 8002b06:	687b      	ldr	r3, [r7, #4]
 8002b08:	681b      	ldr	r3, [r3, #0]
 8002b0a:	689a      	ldr	r2, [r3, #8]
 8002b0c:	687b      	ldr	r3, [r7, #4]
 8002b0e:	681b      	ldr	r3, [r3, #0]
 8002b10:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 8002b14:	609a      	str	r2, [r3, #8]
      break;
 8002b16:	e03c      	b.n	8002b92 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8002b18:	687b      	ldr	r3, [r7, #4]
 8002b1a:	6818      	ldr	r0, [r3, #0]
 8002b1c:	683b      	ldr	r3, [r7, #0]
 8002b1e:	6859      	ldr	r1, [r3, #4]
 8002b20:	683b      	ldr	r3, [r7, #0]
 8002b22:	68db      	ldr	r3, [r3, #12]
 8002b24:	461a      	mov	r2, r3
 8002b26:	f000 f8c1 	bl	8002cac <TIM_TI1_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 8002b2a:	687b      	ldr	r3, [r7, #4]
 8002b2c:	681b      	ldr	r3, [r3, #0]
 8002b2e:	2150      	movs	r1, #80	; 0x50
 8002b30:	4618      	mov	r0, r3
 8002b32:	f000 f91a 	bl	8002d6a <TIM_ITRx_SetConfig>
      break;
 8002b36:	e02c      	b.n	8002b92 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 8002b38:	687b      	ldr	r3, [r7, #4]
 8002b3a:	6818      	ldr	r0, [r3, #0]
 8002b3c:	683b      	ldr	r3, [r7, #0]
 8002b3e:	6859      	ldr	r1, [r3, #4]
 8002b40:	683b      	ldr	r3, [r7, #0]
 8002b42:	68db      	ldr	r3, [r3, #12]
 8002b44:	461a      	mov	r2, r3
 8002b46:	f000 f8e0 	bl	8002d0a <TIM_TI2_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 8002b4a:	687b      	ldr	r3, [r7, #4]
 8002b4c:	681b      	ldr	r3, [r3, #0]
 8002b4e:	2160      	movs	r1, #96	; 0x60
 8002b50:	4618      	mov	r0, r3
 8002b52:	f000 f90a 	bl	8002d6a <TIM_ITRx_SetConfig>
      break;
 8002b56:	e01c      	b.n	8002b92 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8002b58:	687b      	ldr	r3, [r7, #4]
 8002b5a:	6818      	ldr	r0, [r3, #0]
 8002b5c:	683b      	ldr	r3, [r7, #0]
 8002b5e:	6859      	ldr	r1, [r3, #4]
 8002b60:	683b      	ldr	r3, [r7, #0]
 8002b62:	68db      	ldr	r3, [r3, #12]
 8002b64:	461a      	mov	r2, r3
 8002b66:	f000 f8a1 	bl	8002cac <TIM_TI1_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 8002b6a:	687b      	ldr	r3, [r7, #4]
 8002b6c:	681b      	ldr	r3, [r3, #0]
 8002b6e:	2140      	movs	r1, #64	; 0x40
 8002b70:	4618      	mov	r0, r3
 8002b72:	f000 f8fa 	bl	8002d6a <TIM_ITRx_SetConfig>
      break;
 8002b76:	e00c      	b.n	8002b92 <HAL_TIM_ConfigClockSource+0x174>
    case TIM_CLOCKSOURCE_ITR3:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 8002b78:	687b      	ldr	r3, [r7, #4]
 8002b7a:	681a      	ldr	r2, [r3, #0]
 8002b7c:	683b      	ldr	r3, [r7, #0]
 8002b7e:	681b      	ldr	r3, [r3, #0]
 8002b80:	4619      	mov	r1, r3
 8002b82:	4610      	mov	r0, r2
 8002b84:	f000 f8f1 	bl	8002d6a <TIM_ITRx_SetConfig>
      break;
 8002b88:	e003      	b.n	8002b92 <HAL_TIM_ConfigClockSource+0x174>
    }

    default:
      status = HAL_ERROR;
 8002b8a:	2301      	movs	r3, #1
 8002b8c:	73fb      	strb	r3, [r7, #15]
      break;
 8002b8e:	e000      	b.n	8002b92 <HAL_TIM_ConfigClockSource+0x174>
      break;
 8002b90:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 8002b92:	687b      	ldr	r3, [r7, #4]
 8002b94:	2201      	movs	r2, #1
 8002b96:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8002b9a:	687b      	ldr	r3, [r7, #4]
 8002b9c:	2200      	movs	r2, #0
 8002b9e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return status;
 8002ba2:	7bfb      	ldrb	r3, [r7, #15]
}
 8002ba4:	4618      	mov	r0, r3
 8002ba6:	3710      	adds	r7, #16
 8002ba8:	46bd      	mov	sp, r7
 8002baa:	bd80      	pop	{r7, pc}

08002bac <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, TIM_Base_InitTypeDef *Structure)
{
 8002bac:	b480      	push	{r7}
 8002bae:	b085      	sub	sp, #20
 8002bb0:	af00      	add	r7, sp, #0
 8002bb2:	6078      	str	r0, [r7, #4]
 8002bb4:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8002bb6:	687b      	ldr	r3, [r7, #4]
 8002bb8:	681b      	ldr	r3, [r3, #0]
 8002bba:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8002bbc:	687b      	ldr	r3, [r7, #4]
 8002bbe:	4a34      	ldr	r2, [pc, #208]	; (8002c90 <TIM_Base_SetConfig+0xe4>)
 8002bc0:	4293      	cmp	r3, r2
 8002bc2:	d00f      	beq.n	8002be4 <TIM_Base_SetConfig+0x38>
 8002bc4:	687b      	ldr	r3, [r7, #4]
 8002bc6:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8002bca:	d00b      	beq.n	8002be4 <TIM_Base_SetConfig+0x38>
 8002bcc:	687b      	ldr	r3, [r7, #4]
 8002bce:	4a31      	ldr	r2, [pc, #196]	; (8002c94 <TIM_Base_SetConfig+0xe8>)
 8002bd0:	4293      	cmp	r3, r2
 8002bd2:	d007      	beq.n	8002be4 <TIM_Base_SetConfig+0x38>
 8002bd4:	687b      	ldr	r3, [r7, #4]
 8002bd6:	4a30      	ldr	r2, [pc, #192]	; (8002c98 <TIM_Base_SetConfig+0xec>)
 8002bd8:	4293      	cmp	r3, r2
 8002bda:	d003      	beq.n	8002be4 <TIM_Base_SetConfig+0x38>
 8002bdc:	687b      	ldr	r3, [r7, #4]
 8002bde:	4a2f      	ldr	r2, [pc, #188]	; (8002c9c <TIM_Base_SetConfig+0xf0>)
 8002be0:	4293      	cmp	r3, r2
 8002be2:	d108      	bne.n	8002bf6 <TIM_Base_SetConfig+0x4a>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8002be4:	68fb      	ldr	r3, [r7, #12]
 8002be6:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8002bea:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8002bec:	683b      	ldr	r3, [r7, #0]
 8002bee:	685b      	ldr	r3, [r3, #4]
 8002bf0:	68fa      	ldr	r2, [r7, #12]
 8002bf2:	4313      	orrs	r3, r2
 8002bf4:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8002bf6:	687b      	ldr	r3, [r7, #4]
 8002bf8:	4a25      	ldr	r2, [pc, #148]	; (8002c90 <TIM_Base_SetConfig+0xe4>)
 8002bfa:	4293      	cmp	r3, r2
 8002bfc:	d01b      	beq.n	8002c36 <TIM_Base_SetConfig+0x8a>
 8002bfe:	687b      	ldr	r3, [r7, #4]
 8002c00:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8002c04:	d017      	beq.n	8002c36 <TIM_Base_SetConfig+0x8a>
 8002c06:	687b      	ldr	r3, [r7, #4]
 8002c08:	4a22      	ldr	r2, [pc, #136]	; (8002c94 <TIM_Base_SetConfig+0xe8>)
 8002c0a:	4293      	cmp	r3, r2
 8002c0c:	d013      	beq.n	8002c36 <TIM_Base_SetConfig+0x8a>
 8002c0e:	687b      	ldr	r3, [r7, #4]
 8002c10:	4a21      	ldr	r2, [pc, #132]	; (8002c98 <TIM_Base_SetConfig+0xec>)
 8002c12:	4293      	cmp	r3, r2
 8002c14:	d00f      	beq.n	8002c36 <TIM_Base_SetConfig+0x8a>
 8002c16:	687b      	ldr	r3, [r7, #4]
 8002c18:	4a20      	ldr	r2, [pc, #128]	; (8002c9c <TIM_Base_SetConfig+0xf0>)
 8002c1a:	4293      	cmp	r3, r2
 8002c1c:	d00b      	beq.n	8002c36 <TIM_Base_SetConfig+0x8a>
 8002c1e:	687b      	ldr	r3, [r7, #4]
 8002c20:	4a1f      	ldr	r2, [pc, #124]	; (8002ca0 <TIM_Base_SetConfig+0xf4>)
 8002c22:	4293      	cmp	r3, r2
 8002c24:	d007      	beq.n	8002c36 <TIM_Base_SetConfig+0x8a>
 8002c26:	687b      	ldr	r3, [r7, #4]
 8002c28:	4a1e      	ldr	r2, [pc, #120]	; (8002ca4 <TIM_Base_SetConfig+0xf8>)
 8002c2a:	4293      	cmp	r3, r2
 8002c2c:	d003      	beq.n	8002c36 <TIM_Base_SetConfig+0x8a>
 8002c2e:	687b      	ldr	r3, [r7, #4]
 8002c30:	4a1d      	ldr	r2, [pc, #116]	; (8002ca8 <TIM_Base_SetConfig+0xfc>)
 8002c32:	4293      	cmp	r3, r2
 8002c34:	d108      	bne.n	8002c48 <TIM_Base_SetConfig+0x9c>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8002c36:	68fb      	ldr	r3, [r7, #12]
 8002c38:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8002c3c:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8002c3e:	683b      	ldr	r3, [r7, #0]
 8002c40:	68db      	ldr	r3, [r3, #12]
 8002c42:	68fa      	ldr	r2, [r7, #12]
 8002c44:	4313      	orrs	r3, r2
 8002c46:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8002c48:	68fb      	ldr	r3, [r7, #12]
 8002c4a:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 8002c4e:	683b      	ldr	r3, [r7, #0]
 8002c50:	695b      	ldr	r3, [r3, #20]
 8002c52:	4313      	orrs	r3, r2
 8002c54:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8002c56:	687b      	ldr	r3, [r7, #4]
 8002c58:	68fa      	ldr	r2, [r7, #12]
 8002c5a:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8002c5c:	683b      	ldr	r3, [r7, #0]
 8002c5e:	689a      	ldr	r2, [r3, #8]
 8002c60:	687b      	ldr	r3, [r7, #4]
 8002c62:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8002c64:	683b      	ldr	r3, [r7, #0]
 8002c66:	681a      	ldr	r2, [r3, #0]
 8002c68:	687b      	ldr	r3, [r7, #4]
 8002c6a:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8002c6c:	687b      	ldr	r3, [r7, #4]
 8002c6e:	4a08      	ldr	r2, [pc, #32]	; (8002c90 <TIM_Base_SetConfig+0xe4>)
 8002c70:	4293      	cmp	r3, r2
 8002c72:	d103      	bne.n	8002c7c <TIM_Base_SetConfig+0xd0>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8002c74:	683b      	ldr	r3, [r7, #0]
 8002c76:	691a      	ldr	r2, [r3, #16]
 8002c78:	687b      	ldr	r3, [r7, #4]
 8002c7a:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8002c7c:	687b      	ldr	r3, [r7, #4]
 8002c7e:	2201      	movs	r2, #1
 8002c80:	615a      	str	r2, [r3, #20]
}
 8002c82:	bf00      	nop
 8002c84:	3714      	adds	r7, #20
 8002c86:	46bd      	mov	sp, r7
 8002c88:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002c8c:	4770      	bx	lr
 8002c8e:	bf00      	nop
 8002c90:	40010000 	.word	0x40010000
 8002c94:	40000400 	.word	0x40000400
 8002c98:	40000800 	.word	0x40000800
 8002c9c:	40000c00 	.word	0x40000c00
 8002ca0:	40014000 	.word	0x40014000
 8002ca4:	40014400 	.word	0x40014400
 8002ca8:	40014800 	.word	0x40014800

08002cac <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8002cac:	b480      	push	{r7}
 8002cae:	b087      	sub	sp, #28
 8002cb0:	af00      	add	r7, sp, #0
 8002cb2:	60f8      	str	r0, [r7, #12]
 8002cb4:	60b9      	str	r1, [r7, #8]
 8002cb6:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8002cb8:	68fb      	ldr	r3, [r7, #12]
 8002cba:	6a1b      	ldr	r3, [r3, #32]
 8002cbc:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8002cbe:	68fb      	ldr	r3, [r7, #12]
 8002cc0:	6a1b      	ldr	r3, [r3, #32]
 8002cc2:	f023 0201 	bic.w	r2, r3, #1
 8002cc6:	68fb      	ldr	r3, [r7, #12]
 8002cc8:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8002cca:	68fb      	ldr	r3, [r7, #12]
 8002ccc:	699b      	ldr	r3, [r3, #24]
 8002cce:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8002cd0:	693b      	ldr	r3, [r7, #16]
 8002cd2:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8002cd6:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8002cd8:	687b      	ldr	r3, [r7, #4]
 8002cda:	011b      	lsls	r3, r3, #4
 8002cdc:	693a      	ldr	r2, [r7, #16]
 8002cde:	4313      	orrs	r3, r2
 8002ce0:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8002ce2:	697b      	ldr	r3, [r7, #20]
 8002ce4:	f023 030a 	bic.w	r3, r3, #10
 8002ce8:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 8002cea:	697a      	ldr	r2, [r7, #20]
 8002cec:	68bb      	ldr	r3, [r7, #8]
 8002cee:	4313      	orrs	r3, r2
 8002cf0:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 8002cf2:	68fb      	ldr	r3, [r7, #12]
 8002cf4:	693a      	ldr	r2, [r7, #16]
 8002cf6:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8002cf8:	68fb      	ldr	r3, [r7, #12]
 8002cfa:	697a      	ldr	r2, [r7, #20]
 8002cfc:	621a      	str	r2, [r3, #32]
}
 8002cfe:	bf00      	nop
 8002d00:	371c      	adds	r7, #28
 8002d02:	46bd      	mov	sp, r7
 8002d04:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002d08:	4770      	bx	lr

08002d0a <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8002d0a:	b480      	push	{r7}
 8002d0c:	b087      	sub	sp, #28
 8002d0e:	af00      	add	r7, sp, #0
 8002d10:	60f8      	str	r0, [r7, #12]
 8002d12:	60b9      	str	r1, [r7, #8]
 8002d14:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8002d16:	68fb      	ldr	r3, [r7, #12]
 8002d18:	6a1b      	ldr	r3, [r3, #32]
 8002d1a:	f023 0210 	bic.w	r2, r3, #16
 8002d1e:	68fb      	ldr	r3, [r7, #12]
 8002d20:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8002d22:	68fb      	ldr	r3, [r7, #12]
 8002d24:	699b      	ldr	r3, [r3, #24]
 8002d26:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 8002d28:	68fb      	ldr	r3, [r7, #12]
 8002d2a:	6a1b      	ldr	r3, [r3, #32]
 8002d2c:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8002d2e:	697b      	ldr	r3, [r7, #20]
 8002d30:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 8002d34:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 8002d36:	687b      	ldr	r3, [r7, #4]
 8002d38:	031b      	lsls	r3, r3, #12
 8002d3a:	697a      	ldr	r2, [r7, #20]
 8002d3c:	4313      	orrs	r3, r2
 8002d3e:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8002d40:	693b      	ldr	r3, [r7, #16]
 8002d42:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
 8002d46:	613b      	str	r3, [r7, #16]
  tmpccer |= (TIM_ICPolarity << 4U);
 8002d48:	68bb      	ldr	r3, [r7, #8]
 8002d4a:	011b      	lsls	r3, r3, #4
 8002d4c:	693a      	ldr	r2, [r7, #16]
 8002d4e:	4313      	orrs	r3, r2
 8002d50:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8002d52:	68fb      	ldr	r3, [r7, #12]
 8002d54:	697a      	ldr	r2, [r7, #20]
 8002d56:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8002d58:	68fb      	ldr	r3, [r7, #12]
 8002d5a:	693a      	ldr	r2, [r7, #16]
 8002d5c:	621a      	str	r2, [r3, #32]
}
 8002d5e:	bf00      	nop
 8002d60:	371c      	adds	r7, #28
 8002d62:	46bd      	mov	sp, r7
 8002d64:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002d68:	4770      	bx	lr

08002d6a <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 8002d6a:	b480      	push	{r7}
 8002d6c:	b085      	sub	sp, #20
 8002d6e:	af00      	add	r7, sp, #0
 8002d70:	6078      	str	r0, [r7, #4]
 8002d72:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 8002d74:	687b      	ldr	r3, [r7, #4]
 8002d76:	689b      	ldr	r3, [r3, #8]
 8002d78:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 8002d7a:	68fb      	ldr	r3, [r7, #12]
 8002d7c:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8002d80:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 8002d82:	683a      	ldr	r2, [r7, #0]
 8002d84:	68fb      	ldr	r3, [r7, #12]
 8002d86:	4313      	orrs	r3, r2
 8002d88:	f043 0307 	orr.w	r3, r3, #7
 8002d8c:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8002d8e:	687b      	ldr	r3, [r7, #4]
 8002d90:	68fa      	ldr	r2, [r7, #12]
 8002d92:	609a      	str	r2, [r3, #8]
}
 8002d94:	bf00      	nop
 8002d96:	3714      	adds	r7, #20
 8002d98:	46bd      	mov	sp, r7
 8002d9a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002d9e:	4770      	bx	lr

08002da0 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 8002da0:	b480      	push	{r7}
 8002da2:	b087      	sub	sp, #28
 8002da4:	af00      	add	r7, sp, #0
 8002da6:	60f8      	str	r0, [r7, #12]
 8002da8:	60b9      	str	r1, [r7, #8]
 8002daa:	607a      	str	r2, [r7, #4]
 8002dac:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 8002dae:	68fb      	ldr	r3, [r7, #12]
 8002db0:	689b      	ldr	r3, [r3, #8]
 8002db2:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8002db4:	697b      	ldr	r3, [r7, #20]
 8002db6:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 8002dba:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8002dbc:	683b      	ldr	r3, [r7, #0]
 8002dbe:	021a      	lsls	r2, r3, #8
 8002dc0:	687b      	ldr	r3, [r7, #4]
 8002dc2:	431a      	orrs	r2, r3
 8002dc4:	68bb      	ldr	r3, [r7, #8]
 8002dc6:	4313      	orrs	r3, r2
 8002dc8:	697a      	ldr	r2, [r7, #20]
 8002dca:	4313      	orrs	r3, r2
 8002dcc:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8002dce:	68fb      	ldr	r3, [r7, #12]
 8002dd0:	697a      	ldr	r2, [r7, #20]
 8002dd2:	609a      	str	r2, [r3, #8]
}
 8002dd4:	bf00      	nop
 8002dd6:	371c      	adds	r7, #28
 8002dd8:	46bd      	mov	sp, r7
 8002dda:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002dde:	4770      	bx	lr

08002de0 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        TIM_MasterConfigTypeDef *sMasterConfig)
{
 8002de0:	b480      	push	{r7}
 8002de2:	b085      	sub	sp, #20
 8002de4:	af00      	add	r7, sp, #0
 8002de6:	6078      	str	r0, [r7, #4]
 8002de8:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8002dea:	687b      	ldr	r3, [r7, #4]
 8002dec:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8002df0:	2b01      	cmp	r3, #1
 8002df2:	d101      	bne.n	8002df8 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8002df4:	2302      	movs	r3, #2
 8002df6:	e050      	b.n	8002e9a <HAL_TIMEx_MasterConfigSynchronization+0xba>
 8002df8:	687b      	ldr	r3, [r7, #4]
 8002dfa:	2201      	movs	r2, #1
 8002dfc:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8002e00:	687b      	ldr	r3, [r7, #4]
 8002e02:	2202      	movs	r2, #2
 8002e04:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8002e08:	687b      	ldr	r3, [r7, #4]
 8002e0a:	681b      	ldr	r3, [r3, #0]
 8002e0c:	685b      	ldr	r3, [r3, #4]
 8002e0e:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8002e10:	687b      	ldr	r3, [r7, #4]
 8002e12:	681b      	ldr	r3, [r3, #0]
 8002e14:	689b      	ldr	r3, [r3, #8]
 8002e16:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8002e18:	68fb      	ldr	r3, [r7, #12]
 8002e1a:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8002e1e:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8002e20:	683b      	ldr	r3, [r7, #0]
 8002e22:	681b      	ldr	r3, [r3, #0]
 8002e24:	68fa      	ldr	r2, [r7, #12]
 8002e26:	4313      	orrs	r3, r2
 8002e28:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8002e2a:	687b      	ldr	r3, [r7, #4]
 8002e2c:	681b      	ldr	r3, [r3, #0]
 8002e2e:	68fa      	ldr	r2, [r7, #12]
 8002e30:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8002e32:	687b      	ldr	r3, [r7, #4]
 8002e34:	681b      	ldr	r3, [r3, #0]
 8002e36:	4a1c      	ldr	r2, [pc, #112]	; (8002ea8 <HAL_TIMEx_MasterConfigSynchronization+0xc8>)
 8002e38:	4293      	cmp	r3, r2
 8002e3a:	d018      	beq.n	8002e6e <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 8002e3c:	687b      	ldr	r3, [r7, #4]
 8002e3e:	681b      	ldr	r3, [r3, #0]
 8002e40:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8002e44:	d013      	beq.n	8002e6e <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 8002e46:	687b      	ldr	r3, [r7, #4]
 8002e48:	681b      	ldr	r3, [r3, #0]
 8002e4a:	4a18      	ldr	r2, [pc, #96]	; (8002eac <HAL_TIMEx_MasterConfigSynchronization+0xcc>)
 8002e4c:	4293      	cmp	r3, r2
 8002e4e:	d00e      	beq.n	8002e6e <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 8002e50:	687b      	ldr	r3, [r7, #4]
 8002e52:	681b      	ldr	r3, [r3, #0]
 8002e54:	4a16      	ldr	r2, [pc, #88]	; (8002eb0 <HAL_TIMEx_MasterConfigSynchronization+0xd0>)
 8002e56:	4293      	cmp	r3, r2
 8002e58:	d009      	beq.n	8002e6e <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 8002e5a:	687b      	ldr	r3, [r7, #4]
 8002e5c:	681b      	ldr	r3, [r3, #0]
 8002e5e:	4a15      	ldr	r2, [pc, #84]	; (8002eb4 <HAL_TIMEx_MasterConfigSynchronization+0xd4>)
 8002e60:	4293      	cmp	r3, r2
 8002e62:	d004      	beq.n	8002e6e <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 8002e64:	687b      	ldr	r3, [r7, #4]
 8002e66:	681b      	ldr	r3, [r3, #0]
 8002e68:	4a13      	ldr	r2, [pc, #76]	; (8002eb8 <HAL_TIMEx_MasterConfigSynchronization+0xd8>)
 8002e6a:	4293      	cmp	r3, r2
 8002e6c:	d10c      	bne.n	8002e88 <HAL_TIMEx_MasterConfigSynchronization+0xa8>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8002e6e:	68bb      	ldr	r3, [r7, #8]
 8002e70:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8002e74:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8002e76:	683b      	ldr	r3, [r7, #0]
 8002e78:	685b      	ldr	r3, [r3, #4]
 8002e7a:	68ba      	ldr	r2, [r7, #8]
 8002e7c:	4313      	orrs	r3, r2
 8002e7e:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8002e80:	687b      	ldr	r3, [r7, #4]
 8002e82:	681b      	ldr	r3, [r3, #0]
 8002e84:	68ba      	ldr	r2, [r7, #8]
 8002e86:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8002e88:	687b      	ldr	r3, [r7, #4]
 8002e8a:	2201      	movs	r2, #1
 8002e8c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8002e90:	687b      	ldr	r3, [r7, #4]
 8002e92:	2200      	movs	r2, #0
 8002e94:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8002e98:	2300      	movs	r3, #0
}
 8002e9a:	4618      	mov	r0, r3
 8002e9c:	3714      	adds	r7, #20
 8002e9e:	46bd      	mov	sp, r7
 8002ea0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002ea4:	4770      	bx	lr
 8002ea6:	bf00      	nop
 8002ea8:	40010000 	.word	0x40010000
 8002eac:	40000400 	.word	0x40000400
 8002eb0:	40000800 	.word	0x40000800
 8002eb4:	40000c00 	.word	0x40000c00
 8002eb8:	40014000 	.word	0x40014000

08002ebc <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8002ebc:	b580      	push	{r7, lr}
 8002ebe:	b082      	sub	sp, #8
 8002ec0:	af00      	add	r7, sp, #0
 8002ec2:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8002ec4:	687b      	ldr	r3, [r7, #4]
 8002ec6:	2b00      	cmp	r3, #0
 8002ec8:	d101      	bne.n	8002ece <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8002eca:	2301      	movs	r3, #1
 8002ecc:	e03f      	b.n	8002f4e <HAL_UART_Init+0x92>
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));

  if (huart->gState == HAL_UART_STATE_RESET)
 8002ece:	687b      	ldr	r3, [r7, #4]
 8002ed0:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8002ed4:	b2db      	uxtb	r3, r3
 8002ed6:	2b00      	cmp	r3, #0
 8002ed8:	d106      	bne.n	8002ee8 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8002eda:	687b      	ldr	r3, [r7, #4]
 8002edc:	2200      	movs	r2, #0
 8002ede:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8002ee2:	6878      	ldr	r0, [r7, #4]
 8002ee4:	f7fe fcf8 	bl	80018d8 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8002ee8:	687b      	ldr	r3, [r7, #4]
 8002eea:	2224      	movs	r2, #36	; 0x24
 8002eec:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 8002ef0:	687b      	ldr	r3, [r7, #4]
 8002ef2:	681b      	ldr	r3, [r3, #0]
 8002ef4:	68da      	ldr	r2, [r3, #12]
 8002ef6:	687b      	ldr	r3, [r7, #4]
 8002ef8:	681b      	ldr	r3, [r3, #0]
 8002efa:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 8002efe:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 8002f00:	6878      	ldr	r0, [r7, #4]
 8002f02:	f000 f829 	bl	8002f58 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8002f06:	687b      	ldr	r3, [r7, #4]
 8002f08:	681b      	ldr	r3, [r3, #0]
 8002f0a:	691a      	ldr	r2, [r3, #16]
 8002f0c:	687b      	ldr	r3, [r7, #4]
 8002f0e:	681b      	ldr	r3, [r3, #0]
 8002f10:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 8002f14:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8002f16:	687b      	ldr	r3, [r7, #4]
 8002f18:	681b      	ldr	r3, [r3, #0]
 8002f1a:	695a      	ldr	r2, [r3, #20]
 8002f1c:	687b      	ldr	r3, [r7, #4]
 8002f1e:	681b      	ldr	r3, [r3, #0]
 8002f20:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 8002f24:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 8002f26:	687b      	ldr	r3, [r7, #4]
 8002f28:	681b      	ldr	r3, [r3, #0]
 8002f2a:	68da      	ldr	r2, [r3, #12]
 8002f2c:	687b      	ldr	r3, [r7, #4]
 8002f2e:	681b      	ldr	r3, [r3, #0]
 8002f30:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 8002f34:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8002f36:	687b      	ldr	r3, [r7, #4]
 8002f38:	2200      	movs	r2, #0
 8002f3a:	641a      	str	r2, [r3, #64]	; 0x40
  huart->gState = HAL_UART_STATE_READY;
 8002f3c:	687b      	ldr	r3, [r7, #4]
 8002f3e:	2220      	movs	r2, #32
 8002f40:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
  huart->RxState = HAL_UART_STATE_READY;
 8002f44:	687b      	ldr	r3, [r7, #4]
 8002f46:	2220      	movs	r2, #32
 8002f48:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  return HAL_OK;
 8002f4c:	2300      	movs	r3, #0
}
 8002f4e:	4618      	mov	r0, r3
 8002f50:	3708      	adds	r7, #8
 8002f52:	46bd      	mov	sp, r7
 8002f54:	bd80      	pop	{r7, pc}
	...

08002f58 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 8002f58:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8002f5c:	b0c0      	sub	sp, #256	; 0x100
 8002f5e:	af00      	add	r7, sp, #0
 8002f60:	f8c7 00f4 	str.w	r0, [r7, #244]	; 0xf4
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8002f64:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8002f68:	681b      	ldr	r3, [r3, #0]
 8002f6a:	691b      	ldr	r3, [r3, #16]
 8002f6c:	f423 5040 	bic.w	r0, r3, #12288	; 0x3000
 8002f70:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8002f74:	68d9      	ldr	r1, [r3, #12]
 8002f76:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8002f7a:	681a      	ldr	r2, [r3, #0]
 8002f7c:	ea40 0301 	orr.w	r3, r0, r1
 8002f80:	6113      	str	r3, [r2, #16]
     Set the M bits according to huart->Init.WordLength value
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */

  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 8002f82:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8002f86:	689a      	ldr	r2, [r3, #8]
 8002f88:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8002f8c:	691b      	ldr	r3, [r3, #16]
 8002f8e:	431a      	orrs	r2, r3
 8002f90:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8002f94:	695b      	ldr	r3, [r3, #20]
 8002f96:	431a      	orrs	r2, r3
 8002f98:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8002f9c:	69db      	ldr	r3, [r3, #28]
 8002f9e:	4313      	orrs	r3, r2
 8002fa0:	f8c7 30f8 	str.w	r3, [r7, #248]	; 0xf8
  MODIFY_REG(huart->Instance->CR1,
 8002fa4:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8002fa8:	681b      	ldr	r3, [r3, #0]
 8002faa:	68db      	ldr	r3, [r3, #12]
 8002fac:	f423 4116 	bic.w	r1, r3, #38400	; 0x9600
 8002fb0:	f021 010c 	bic.w	r1, r1, #12
 8002fb4:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8002fb8:	681a      	ldr	r2, [r3, #0]
 8002fba:	f8d7 30f8 	ldr.w	r3, [r7, #248]	; 0xf8
 8002fbe:	430b      	orrs	r3, r1
 8002fc0:	60d3      	str	r3, [r2, #12]
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 8002fc2:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8002fc6:	681b      	ldr	r3, [r3, #0]
 8002fc8:	695b      	ldr	r3, [r3, #20]
 8002fca:	f423 7040 	bic.w	r0, r3, #768	; 0x300
 8002fce:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8002fd2:	6999      	ldr	r1, [r3, #24]
 8002fd4:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8002fd8:	681a      	ldr	r2, [r3, #0]
 8002fda:	ea40 0301 	orr.w	r3, r0, r1
 8002fde:	6153      	str	r3, [r2, #20]
    if ((huart->Instance == USART1) || (huart->Instance == USART6) || (huart->Instance == UART9) || (huart->Instance == UART10))
    {
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#elif defined(USART6)
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 8002fe0:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8002fe4:	681a      	ldr	r2, [r3, #0]
 8002fe6:	4b8f      	ldr	r3, [pc, #572]	; (8003224 <UART_SetConfig+0x2cc>)
 8002fe8:	429a      	cmp	r2, r3
 8002fea:	d005      	beq.n	8002ff8 <UART_SetConfig+0xa0>
 8002fec:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8002ff0:	681a      	ldr	r2, [r3, #0]
 8002ff2:	4b8d      	ldr	r3, [pc, #564]	; (8003228 <UART_SetConfig+0x2d0>)
 8002ff4:	429a      	cmp	r2, r3
 8002ff6:	d104      	bne.n	8003002 <UART_SetConfig+0xaa>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
 8002ff8:	f7ff fcae 	bl	8002958 <HAL_RCC_GetPCLK2Freq>
 8002ffc:	f8c7 00fc 	str.w	r0, [r7, #252]	; 0xfc
 8003000:	e003      	b.n	800300a <UART_SetConfig+0xb2>
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#endif /* USART6 */
    else
    {
      pclk = HAL_RCC_GetPCLK1Freq();
 8003002:	f7ff fc95 	bl	8002930 <HAL_RCC_GetPCLK1Freq>
 8003006:	f8c7 00fc 	str.w	r0, [r7, #252]	; 0xfc
    }
  /*-------------------------- USART BRR Configuration ---------------------*/
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 800300a:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800300e:	69db      	ldr	r3, [r3, #28]
 8003010:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8003014:	f040 810c 	bne.w	8003230 <UART_SetConfig+0x2d8>
  {
    huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 8003018:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 800301c:	2200      	movs	r2, #0
 800301e:	f8c7 30e8 	str.w	r3, [r7, #232]	; 0xe8
 8003022:	f8c7 20ec 	str.w	r2, [r7, #236]	; 0xec
 8003026:	e9d7 453a 	ldrd	r4, r5, [r7, #232]	; 0xe8
 800302a:	4622      	mov	r2, r4
 800302c:	462b      	mov	r3, r5
 800302e:	1891      	adds	r1, r2, r2
 8003030:	65b9      	str	r1, [r7, #88]	; 0x58
 8003032:	415b      	adcs	r3, r3
 8003034:	65fb      	str	r3, [r7, #92]	; 0x5c
 8003036:	e9d7 2316 	ldrd	r2, r3, [r7, #88]	; 0x58
 800303a:	4621      	mov	r1, r4
 800303c:	eb12 0801 	adds.w	r8, r2, r1
 8003040:	4629      	mov	r1, r5
 8003042:	eb43 0901 	adc.w	r9, r3, r1
 8003046:	f04f 0200 	mov.w	r2, #0
 800304a:	f04f 0300 	mov.w	r3, #0
 800304e:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 8003052:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 8003056:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 800305a:	4690      	mov	r8, r2
 800305c:	4699      	mov	r9, r3
 800305e:	4623      	mov	r3, r4
 8003060:	eb18 0303 	adds.w	r3, r8, r3
 8003064:	f8c7 30e0 	str.w	r3, [r7, #224]	; 0xe0
 8003068:	462b      	mov	r3, r5
 800306a:	eb49 0303 	adc.w	r3, r9, r3
 800306e:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
 8003072:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8003076:	685b      	ldr	r3, [r3, #4]
 8003078:	2200      	movs	r2, #0
 800307a:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
 800307e:	f8c7 20dc 	str.w	r2, [r7, #220]	; 0xdc
 8003082:	e9d7 1236 	ldrd	r1, r2, [r7, #216]	; 0xd8
 8003086:	460b      	mov	r3, r1
 8003088:	18db      	adds	r3, r3, r3
 800308a:	653b      	str	r3, [r7, #80]	; 0x50
 800308c:	4613      	mov	r3, r2
 800308e:	eb42 0303 	adc.w	r3, r2, r3
 8003092:	657b      	str	r3, [r7, #84]	; 0x54
 8003094:	e9d7 2314 	ldrd	r2, r3, [r7, #80]	; 0x50
 8003098:	e9d7 0138 	ldrd	r0, r1, [r7, #224]	; 0xe0
 800309c:	f7fd fd80 	bl	8000ba0 <__aeabi_uldivmod>
 80030a0:	4602      	mov	r2, r0
 80030a2:	460b      	mov	r3, r1
 80030a4:	4b61      	ldr	r3, [pc, #388]	; (800322c <UART_SetConfig+0x2d4>)
 80030a6:	fba3 2302 	umull	r2, r3, r3, r2
 80030aa:	095b      	lsrs	r3, r3, #5
 80030ac:	011c      	lsls	r4, r3, #4
 80030ae:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 80030b2:	2200      	movs	r2, #0
 80030b4:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
 80030b8:	f8c7 20d4 	str.w	r2, [r7, #212]	; 0xd4
 80030bc:	e9d7 8934 	ldrd	r8, r9, [r7, #208]	; 0xd0
 80030c0:	4642      	mov	r2, r8
 80030c2:	464b      	mov	r3, r9
 80030c4:	1891      	adds	r1, r2, r2
 80030c6:	64b9      	str	r1, [r7, #72]	; 0x48
 80030c8:	415b      	adcs	r3, r3
 80030ca:	64fb      	str	r3, [r7, #76]	; 0x4c
 80030cc:	e9d7 2312 	ldrd	r2, r3, [r7, #72]	; 0x48
 80030d0:	4641      	mov	r1, r8
 80030d2:	eb12 0a01 	adds.w	sl, r2, r1
 80030d6:	4649      	mov	r1, r9
 80030d8:	eb43 0b01 	adc.w	fp, r3, r1
 80030dc:	f04f 0200 	mov.w	r2, #0
 80030e0:	f04f 0300 	mov.w	r3, #0
 80030e4:	ea4f 03cb 	mov.w	r3, fp, lsl #3
 80030e8:	ea43 735a 	orr.w	r3, r3, sl, lsr #29
 80030ec:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 80030f0:	4692      	mov	sl, r2
 80030f2:	469b      	mov	fp, r3
 80030f4:	4643      	mov	r3, r8
 80030f6:	eb1a 0303 	adds.w	r3, sl, r3
 80030fa:	f8c7 30c8 	str.w	r3, [r7, #200]	; 0xc8
 80030fe:	464b      	mov	r3, r9
 8003100:	eb4b 0303 	adc.w	r3, fp, r3
 8003104:	f8c7 30cc 	str.w	r3, [r7, #204]	; 0xcc
 8003108:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800310c:	685b      	ldr	r3, [r3, #4]
 800310e:	2200      	movs	r2, #0
 8003110:	f8c7 30c0 	str.w	r3, [r7, #192]	; 0xc0
 8003114:	f8c7 20c4 	str.w	r2, [r7, #196]	; 0xc4
 8003118:	e9d7 1230 	ldrd	r1, r2, [r7, #192]	; 0xc0
 800311c:	460b      	mov	r3, r1
 800311e:	18db      	adds	r3, r3, r3
 8003120:	643b      	str	r3, [r7, #64]	; 0x40
 8003122:	4613      	mov	r3, r2
 8003124:	eb42 0303 	adc.w	r3, r2, r3
 8003128:	647b      	str	r3, [r7, #68]	; 0x44
 800312a:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	; 0x40
 800312e:	e9d7 0132 	ldrd	r0, r1, [r7, #200]	; 0xc8
 8003132:	f7fd fd35 	bl	8000ba0 <__aeabi_uldivmod>
 8003136:	4602      	mov	r2, r0
 8003138:	460b      	mov	r3, r1
 800313a:	4611      	mov	r1, r2
 800313c:	4b3b      	ldr	r3, [pc, #236]	; (800322c <UART_SetConfig+0x2d4>)
 800313e:	fba3 2301 	umull	r2, r3, r3, r1
 8003142:	095b      	lsrs	r3, r3, #5
 8003144:	2264      	movs	r2, #100	; 0x64
 8003146:	fb02 f303 	mul.w	r3, r2, r3
 800314a:	1acb      	subs	r3, r1, r3
 800314c:	00db      	lsls	r3, r3, #3
 800314e:	f103 0232 	add.w	r2, r3, #50	; 0x32
 8003152:	4b36      	ldr	r3, [pc, #216]	; (800322c <UART_SetConfig+0x2d4>)
 8003154:	fba3 2302 	umull	r2, r3, r3, r2
 8003158:	095b      	lsrs	r3, r3, #5
 800315a:	005b      	lsls	r3, r3, #1
 800315c:	f403 73f8 	and.w	r3, r3, #496	; 0x1f0
 8003160:	441c      	add	r4, r3
 8003162:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 8003166:	2200      	movs	r2, #0
 8003168:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
 800316c:	f8c7 20bc 	str.w	r2, [r7, #188]	; 0xbc
 8003170:	e9d7 892e 	ldrd	r8, r9, [r7, #184]	; 0xb8
 8003174:	4642      	mov	r2, r8
 8003176:	464b      	mov	r3, r9
 8003178:	1891      	adds	r1, r2, r2
 800317a:	63b9      	str	r1, [r7, #56]	; 0x38
 800317c:	415b      	adcs	r3, r3
 800317e:	63fb      	str	r3, [r7, #60]	; 0x3c
 8003180:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	; 0x38
 8003184:	4641      	mov	r1, r8
 8003186:	1851      	adds	r1, r2, r1
 8003188:	6339      	str	r1, [r7, #48]	; 0x30
 800318a:	4649      	mov	r1, r9
 800318c:	414b      	adcs	r3, r1
 800318e:	637b      	str	r3, [r7, #52]	; 0x34
 8003190:	f04f 0200 	mov.w	r2, #0
 8003194:	f04f 0300 	mov.w	r3, #0
 8003198:	e9d7 ab0c 	ldrd	sl, fp, [r7, #48]	; 0x30
 800319c:	4659      	mov	r1, fp
 800319e:	00cb      	lsls	r3, r1, #3
 80031a0:	4651      	mov	r1, sl
 80031a2:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 80031a6:	4651      	mov	r1, sl
 80031a8:	00ca      	lsls	r2, r1, #3
 80031aa:	4610      	mov	r0, r2
 80031ac:	4619      	mov	r1, r3
 80031ae:	4603      	mov	r3, r0
 80031b0:	4642      	mov	r2, r8
 80031b2:	189b      	adds	r3, r3, r2
 80031b4:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
 80031b8:	464b      	mov	r3, r9
 80031ba:	460a      	mov	r2, r1
 80031bc:	eb42 0303 	adc.w	r3, r2, r3
 80031c0:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
 80031c4:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80031c8:	685b      	ldr	r3, [r3, #4]
 80031ca:	2200      	movs	r2, #0
 80031cc:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8
 80031d0:	f8c7 20ac 	str.w	r2, [r7, #172]	; 0xac
 80031d4:	e9d7 122a 	ldrd	r1, r2, [r7, #168]	; 0xa8
 80031d8:	460b      	mov	r3, r1
 80031da:	18db      	adds	r3, r3, r3
 80031dc:	62bb      	str	r3, [r7, #40]	; 0x28
 80031de:	4613      	mov	r3, r2
 80031e0:	eb42 0303 	adc.w	r3, r2, r3
 80031e4:	62fb      	str	r3, [r7, #44]	; 0x2c
 80031e6:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	; 0x28
 80031ea:	e9d7 012c 	ldrd	r0, r1, [r7, #176]	; 0xb0
 80031ee:	f7fd fcd7 	bl	8000ba0 <__aeabi_uldivmod>
 80031f2:	4602      	mov	r2, r0
 80031f4:	460b      	mov	r3, r1
 80031f6:	4b0d      	ldr	r3, [pc, #52]	; (800322c <UART_SetConfig+0x2d4>)
 80031f8:	fba3 1302 	umull	r1, r3, r3, r2
 80031fc:	095b      	lsrs	r3, r3, #5
 80031fe:	2164      	movs	r1, #100	; 0x64
 8003200:	fb01 f303 	mul.w	r3, r1, r3
 8003204:	1ad3      	subs	r3, r2, r3
 8003206:	00db      	lsls	r3, r3, #3
 8003208:	3332      	adds	r3, #50	; 0x32
 800320a:	4a08      	ldr	r2, [pc, #32]	; (800322c <UART_SetConfig+0x2d4>)
 800320c:	fba2 2303 	umull	r2, r3, r2, r3
 8003210:	095b      	lsrs	r3, r3, #5
 8003212:	f003 0207 	and.w	r2, r3, #7
 8003216:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800321a:	681b      	ldr	r3, [r3, #0]
 800321c:	4422      	add	r2, r4
 800321e:	609a      	str	r2, [r3, #8]
  }
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
}
 8003220:	e105      	b.n	800342e <UART_SetConfig+0x4d6>
 8003222:	bf00      	nop
 8003224:	40011000 	.word	0x40011000
 8003228:	40011400 	.word	0x40011400
 800322c:	51eb851f 	.word	0x51eb851f
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 8003230:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 8003234:	2200      	movs	r2, #0
 8003236:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
 800323a:	f8c7 20a4 	str.w	r2, [r7, #164]	; 0xa4
 800323e:	e9d7 8928 	ldrd	r8, r9, [r7, #160]	; 0xa0
 8003242:	4642      	mov	r2, r8
 8003244:	464b      	mov	r3, r9
 8003246:	1891      	adds	r1, r2, r2
 8003248:	6239      	str	r1, [r7, #32]
 800324a:	415b      	adcs	r3, r3
 800324c:	627b      	str	r3, [r7, #36]	; 0x24
 800324e:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 8003252:	4641      	mov	r1, r8
 8003254:	1854      	adds	r4, r2, r1
 8003256:	4649      	mov	r1, r9
 8003258:	eb43 0501 	adc.w	r5, r3, r1
 800325c:	f04f 0200 	mov.w	r2, #0
 8003260:	f04f 0300 	mov.w	r3, #0
 8003264:	00eb      	lsls	r3, r5, #3
 8003266:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 800326a:	00e2      	lsls	r2, r4, #3
 800326c:	4614      	mov	r4, r2
 800326e:	461d      	mov	r5, r3
 8003270:	4643      	mov	r3, r8
 8003272:	18e3      	adds	r3, r4, r3
 8003274:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
 8003278:	464b      	mov	r3, r9
 800327a:	eb45 0303 	adc.w	r3, r5, r3
 800327e:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
 8003282:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8003286:	685b      	ldr	r3, [r3, #4]
 8003288:	2200      	movs	r2, #0
 800328a:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
 800328e:	f8c7 2094 	str.w	r2, [r7, #148]	; 0x94
 8003292:	f04f 0200 	mov.w	r2, #0
 8003296:	f04f 0300 	mov.w	r3, #0
 800329a:	e9d7 4524 	ldrd	r4, r5, [r7, #144]	; 0x90
 800329e:	4629      	mov	r1, r5
 80032a0:	008b      	lsls	r3, r1, #2
 80032a2:	4621      	mov	r1, r4
 80032a4:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 80032a8:	4621      	mov	r1, r4
 80032aa:	008a      	lsls	r2, r1, #2
 80032ac:	e9d7 0126 	ldrd	r0, r1, [r7, #152]	; 0x98
 80032b0:	f7fd fc76 	bl	8000ba0 <__aeabi_uldivmod>
 80032b4:	4602      	mov	r2, r0
 80032b6:	460b      	mov	r3, r1
 80032b8:	4b60      	ldr	r3, [pc, #384]	; (800343c <UART_SetConfig+0x4e4>)
 80032ba:	fba3 2302 	umull	r2, r3, r3, r2
 80032be:	095b      	lsrs	r3, r3, #5
 80032c0:	011c      	lsls	r4, r3, #4
 80032c2:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 80032c6:	2200      	movs	r2, #0
 80032c8:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
 80032cc:	f8c7 208c 	str.w	r2, [r7, #140]	; 0x8c
 80032d0:	e9d7 8922 	ldrd	r8, r9, [r7, #136]	; 0x88
 80032d4:	4642      	mov	r2, r8
 80032d6:	464b      	mov	r3, r9
 80032d8:	1891      	adds	r1, r2, r2
 80032da:	61b9      	str	r1, [r7, #24]
 80032dc:	415b      	adcs	r3, r3
 80032de:	61fb      	str	r3, [r7, #28]
 80032e0:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 80032e4:	4641      	mov	r1, r8
 80032e6:	1851      	adds	r1, r2, r1
 80032e8:	6139      	str	r1, [r7, #16]
 80032ea:	4649      	mov	r1, r9
 80032ec:	414b      	adcs	r3, r1
 80032ee:	617b      	str	r3, [r7, #20]
 80032f0:	f04f 0200 	mov.w	r2, #0
 80032f4:	f04f 0300 	mov.w	r3, #0
 80032f8:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 80032fc:	4659      	mov	r1, fp
 80032fe:	00cb      	lsls	r3, r1, #3
 8003300:	4651      	mov	r1, sl
 8003302:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8003306:	4651      	mov	r1, sl
 8003308:	00ca      	lsls	r2, r1, #3
 800330a:	4610      	mov	r0, r2
 800330c:	4619      	mov	r1, r3
 800330e:	4603      	mov	r3, r0
 8003310:	4642      	mov	r2, r8
 8003312:	189b      	adds	r3, r3, r2
 8003314:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80
 8003318:	464b      	mov	r3, r9
 800331a:	460a      	mov	r2, r1
 800331c:	eb42 0303 	adc.w	r3, r2, r3
 8003320:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
 8003324:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8003328:	685b      	ldr	r3, [r3, #4]
 800332a:	2200      	movs	r2, #0
 800332c:	67bb      	str	r3, [r7, #120]	; 0x78
 800332e:	67fa      	str	r2, [r7, #124]	; 0x7c
 8003330:	f04f 0200 	mov.w	r2, #0
 8003334:	f04f 0300 	mov.w	r3, #0
 8003338:	e9d7 891e 	ldrd	r8, r9, [r7, #120]	; 0x78
 800333c:	4649      	mov	r1, r9
 800333e:	008b      	lsls	r3, r1, #2
 8003340:	4641      	mov	r1, r8
 8003342:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8003346:	4641      	mov	r1, r8
 8003348:	008a      	lsls	r2, r1, #2
 800334a:	e9d7 0120 	ldrd	r0, r1, [r7, #128]	; 0x80
 800334e:	f7fd fc27 	bl	8000ba0 <__aeabi_uldivmod>
 8003352:	4602      	mov	r2, r0
 8003354:	460b      	mov	r3, r1
 8003356:	4b39      	ldr	r3, [pc, #228]	; (800343c <UART_SetConfig+0x4e4>)
 8003358:	fba3 1302 	umull	r1, r3, r3, r2
 800335c:	095b      	lsrs	r3, r3, #5
 800335e:	2164      	movs	r1, #100	; 0x64
 8003360:	fb01 f303 	mul.w	r3, r1, r3
 8003364:	1ad3      	subs	r3, r2, r3
 8003366:	011b      	lsls	r3, r3, #4
 8003368:	3332      	adds	r3, #50	; 0x32
 800336a:	4a34      	ldr	r2, [pc, #208]	; (800343c <UART_SetConfig+0x4e4>)
 800336c:	fba2 2303 	umull	r2, r3, r2, r3
 8003370:	095b      	lsrs	r3, r3, #5
 8003372:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8003376:	441c      	add	r4, r3
 8003378:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 800337c:	2200      	movs	r2, #0
 800337e:	673b      	str	r3, [r7, #112]	; 0x70
 8003380:	677a      	str	r2, [r7, #116]	; 0x74
 8003382:	e9d7 891c 	ldrd	r8, r9, [r7, #112]	; 0x70
 8003386:	4642      	mov	r2, r8
 8003388:	464b      	mov	r3, r9
 800338a:	1891      	adds	r1, r2, r2
 800338c:	60b9      	str	r1, [r7, #8]
 800338e:	415b      	adcs	r3, r3
 8003390:	60fb      	str	r3, [r7, #12]
 8003392:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 8003396:	4641      	mov	r1, r8
 8003398:	1851      	adds	r1, r2, r1
 800339a:	6039      	str	r1, [r7, #0]
 800339c:	4649      	mov	r1, r9
 800339e:	414b      	adcs	r3, r1
 80033a0:	607b      	str	r3, [r7, #4]
 80033a2:	f04f 0200 	mov.w	r2, #0
 80033a6:	f04f 0300 	mov.w	r3, #0
 80033aa:	e9d7 ab00 	ldrd	sl, fp, [r7]
 80033ae:	4659      	mov	r1, fp
 80033b0:	00cb      	lsls	r3, r1, #3
 80033b2:	4651      	mov	r1, sl
 80033b4:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 80033b8:	4651      	mov	r1, sl
 80033ba:	00ca      	lsls	r2, r1, #3
 80033bc:	4610      	mov	r0, r2
 80033be:	4619      	mov	r1, r3
 80033c0:	4603      	mov	r3, r0
 80033c2:	4642      	mov	r2, r8
 80033c4:	189b      	adds	r3, r3, r2
 80033c6:	66bb      	str	r3, [r7, #104]	; 0x68
 80033c8:	464b      	mov	r3, r9
 80033ca:	460a      	mov	r2, r1
 80033cc:	eb42 0303 	adc.w	r3, r2, r3
 80033d0:	66fb      	str	r3, [r7, #108]	; 0x6c
 80033d2:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80033d6:	685b      	ldr	r3, [r3, #4]
 80033d8:	2200      	movs	r2, #0
 80033da:	663b      	str	r3, [r7, #96]	; 0x60
 80033dc:	667a      	str	r2, [r7, #100]	; 0x64
 80033de:	f04f 0200 	mov.w	r2, #0
 80033e2:	f04f 0300 	mov.w	r3, #0
 80033e6:	e9d7 8918 	ldrd	r8, r9, [r7, #96]	; 0x60
 80033ea:	4649      	mov	r1, r9
 80033ec:	008b      	lsls	r3, r1, #2
 80033ee:	4641      	mov	r1, r8
 80033f0:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 80033f4:	4641      	mov	r1, r8
 80033f6:	008a      	lsls	r2, r1, #2
 80033f8:	e9d7 011a 	ldrd	r0, r1, [r7, #104]	; 0x68
 80033fc:	f7fd fbd0 	bl	8000ba0 <__aeabi_uldivmod>
 8003400:	4602      	mov	r2, r0
 8003402:	460b      	mov	r3, r1
 8003404:	4b0d      	ldr	r3, [pc, #52]	; (800343c <UART_SetConfig+0x4e4>)
 8003406:	fba3 1302 	umull	r1, r3, r3, r2
 800340a:	095b      	lsrs	r3, r3, #5
 800340c:	2164      	movs	r1, #100	; 0x64
 800340e:	fb01 f303 	mul.w	r3, r1, r3
 8003412:	1ad3      	subs	r3, r2, r3
 8003414:	011b      	lsls	r3, r3, #4
 8003416:	3332      	adds	r3, #50	; 0x32
 8003418:	4a08      	ldr	r2, [pc, #32]	; (800343c <UART_SetConfig+0x4e4>)
 800341a:	fba2 2303 	umull	r2, r3, r2, r3
 800341e:	095b      	lsrs	r3, r3, #5
 8003420:	f003 020f 	and.w	r2, r3, #15
 8003424:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8003428:	681b      	ldr	r3, [r3, #0]
 800342a:	4422      	add	r2, r4
 800342c:	609a      	str	r2, [r3, #8]
}
 800342e:	bf00      	nop
 8003430:	f507 7780 	add.w	r7, r7, #256	; 0x100
 8003434:	46bd      	mov	sp, r7
 8003436:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 800343a:	bf00      	nop
 800343c:	51eb851f 	.word	0x51eb851f

08003440 <__errno>:
 8003440:	4b01      	ldr	r3, [pc, #4]	; (8003448 <__errno+0x8>)
 8003442:	6818      	ldr	r0, [r3, #0]
 8003444:	4770      	bx	lr
 8003446:	bf00      	nop
 8003448:	2000000c 	.word	0x2000000c

0800344c <__libc_init_array>:
 800344c:	b570      	push	{r4, r5, r6, lr}
 800344e:	4d0d      	ldr	r5, [pc, #52]	; (8003484 <__libc_init_array+0x38>)
 8003450:	4c0d      	ldr	r4, [pc, #52]	; (8003488 <__libc_init_array+0x3c>)
 8003452:	1b64      	subs	r4, r4, r5
 8003454:	10a4      	asrs	r4, r4, #2
 8003456:	2600      	movs	r6, #0
 8003458:	42a6      	cmp	r6, r4
 800345a:	d109      	bne.n	8003470 <__libc_init_array+0x24>
 800345c:	4d0b      	ldr	r5, [pc, #44]	; (800348c <__libc_init_array+0x40>)
 800345e:	4c0c      	ldr	r4, [pc, #48]	; (8003490 <__libc_init_array+0x44>)
 8003460:	f001 fbb8 	bl	8004bd4 <_init>
 8003464:	1b64      	subs	r4, r4, r5
 8003466:	10a4      	asrs	r4, r4, #2
 8003468:	2600      	movs	r6, #0
 800346a:	42a6      	cmp	r6, r4
 800346c:	d105      	bne.n	800347a <__libc_init_array+0x2e>
 800346e:	bd70      	pop	{r4, r5, r6, pc}
 8003470:	f855 3b04 	ldr.w	r3, [r5], #4
 8003474:	4798      	blx	r3
 8003476:	3601      	adds	r6, #1
 8003478:	e7ee      	b.n	8003458 <__libc_init_array+0xc>
 800347a:	f855 3b04 	ldr.w	r3, [r5], #4
 800347e:	4798      	blx	r3
 8003480:	3601      	adds	r6, #1
 8003482:	e7f2      	b.n	800346a <__libc_init_array+0x1e>
 8003484:	08004df0 	.word	0x08004df0
 8003488:	08004df0 	.word	0x08004df0
 800348c:	08004df0 	.word	0x08004df0
 8003490:	08004df4 	.word	0x08004df4

08003494 <memset>:
 8003494:	4402      	add	r2, r0
 8003496:	4603      	mov	r3, r0
 8003498:	4293      	cmp	r3, r2
 800349a:	d100      	bne.n	800349e <memset+0xa>
 800349c:	4770      	bx	lr
 800349e:	f803 1b01 	strb.w	r1, [r3], #1
 80034a2:	e7f9      	b.n	8003498 <memset+0x4>
 80034a4:	0000      	movs	r0, r0
	...

080034a8 <cos>:
 80034a8:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 80034aa:	ec53 2b10 	vmov	r2, r3, d0
 80034ae:	4826      	ldr	r0, [pc, #152]	; (8003548 <cos+0xa0>)
 80034b0:	f023 4100 	bic.w	r1, r3, #2147483648	; 0x80000000
 80034b4:	4281      	cmp	r1, r0
 80034b6:	dc06      	bgt.n	80034c6 <cos+0x1e>
 80034b8:	ed9f 1b21 	vldr	d1, [pc, #132]	; 8003540 <cos+0x98>
 80034bc:	b005      	add	sp, #20
 80034be:	f85d eb04 	ldr.w	lr, [sp], #4
 80034c2:	f000 bd99 	b.w	8003ff8 <__kernel_cos>
 80034c6:	4821      	ldr	r0, [pc, #132]	; (800354c <cos+0xa4>)
 80034c8:	4281      	cmp	r1, r0
 80034ca:	dd09      	ble.n	80034e0 <cos+0x38>
 80034cc:	ee10 0a10 	vmov	r0, s0
 80034d0:	4619      	mov	r1, r3
 80034d2:	f7fc fe85 	bl	80001e0 <__aeabi_dsub>
 80034d6:	ec41 0b10 	vmov	d0, r0, r1
 80034da:	b005      	add	sp, #20
 80034dc:	f85d fb04 	ldr.w	pc, [sp], #4
 80034e0:	4668      	mov	r0, sp
 80034e2:	f000 fac9 	bl	8003a78 <__ieee754_rem_pio2>
 80034e6:	f000 0003 	and.w	r0, r0, #3
 80034ea:	2801      	cmp	r0, #1
 80034ec:	d00b      	beq.n	8003506 <cos+0x5e>
 80034ee:	2802      	cmp	r0, #2
 80034f0:	d016      	beq.n	8003520 <cos+0x78>
 80034f2:	b9e0      	cbnz	r0, 800352e <cos+0x86>
 80034f4:	ed9d 1b02 	vldr	d1, [sp, #8]
 80034f8:	ed9d 0b00 	vldr	d0, [sp]
 80034fc:	f000 fd7c 	bl	8003ff8 <__kernel_cos>
 8003500:	ec51 0b10 	vmov	r0, r1, d0
 8003504:	e7e7      	b.n	80034d6 <cos+0x2e>
 8003506:	ed9d 1b02 	vldr	d1, [sp, #8]
 800350a:	ed9d 0b00 	vldr	d0, [sp]
 800350e:	f001 f98b 	bl	8004828 <__kernel_sin>
 8003512:	ec53 2b10 	vmov	r2, r3, d0
 8003516:	ee10 0a10 	vmov	r0, s0
 800351a:	f103 4100 	add.w	r1, r3, #2147483648	; 0x80000000
 800351e:	e7da      	b.n	80034d6 <cos+0x2e>
 8003520:	ed9d 1b02 	vldr	d1, [sp, #8]
 8003524:	ed9d 0b00 	vldr	d0, [sp]
 8003528:	f000 fd66 	bl	8003ff8 <__kernel_cos>
 800352c:	e7f1      	b.n	8003512 <cos+0x6a>
 800352e:	ed9d 1b02 	vldr	d1, [sp, #8]
 8003532:	ed9d 0b00 	vldr	d0, [sp]
 8003536:	2001      	movs	r0, #1
 8003538:	f001 f976 	bl	8004828 <__kernel_sin>
 800353c:	e7e0      	b.n	8003500 <cos+0x58>
 800353e:	bf00      	nop
	...
 8003548:	3fe921fb 	.word	0x3fe921fb
 800354c:	7fefffff 	.word	0x7fefffff

08003550 <acos>:
 8003550:	b538      	push	{r3, r4, r5, lr}
 8003552:	ed2d 8b02 	vpush	{d8}
 8003556:	ec55 4b10 	vmov	r4, r5, d0
 800355a:	f000 f82d 	bl	80035b8 <__ieee754_acos>
 800355e:	4622      	mov	r2, r4
 8003560:	462b      	mov	r3, r5
 8003562:	4620      	mov	r0, r4
 8003564:	4629      	mov	r1, r5
 8003566:	eeb0 8a40 	vmov.f32	s16, s0
 800356a:	eef0 8a60 	vmov.f32	s17, s1
 800356e:	f7fd fa89 	bl	8000a84 <__aeabi_dcmpun>
 8003572:	b9a8      	cbnz	r0, 80035a0 <acos+0x50>
 8003574:	ec45 4b10 	vmov	d0, r4, r5
 8003578:	f001 fa14 	bl	80049a4 <fabs>
 800357c:	4b0c      	ldr	r3, [pc, #48]	; (80035b0 <acos+0x60>)
 800357e:	ec51 0b10 	vmov	r0, r1, d0
 8003582:	2200      	movs	r2, #0
 8003584:	f7fd fa74 	bl	8000a70 <__aeabi_dcmpgt>
 8003588:	b150      	cbz	r0, 80035a0 <acos+0x50>
 800358a:	f7ff ff59 	bl	8003440 <__errno>
 800358e:	ecbd 8b02 	vpop	{d8}
 8003592:	2321      	movs	r3, #33	; 0x21
 8003594:	6003      	str	r3, [r0, #0]
 8003596:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800359a:	4806      	ldr	r0, [pc, #24]	; (80035b4 <acos+0x64>)
 800359c:	f001 ba8c 	b.w	8004ab8 <nan>
 80035a0:	eeb0 0a48 	vmov.f32	s0, s16
 80035a4:	eef0 0a68 	vmov.f32	s1, s17
 80035a8:	ecbd 8b02 	vpop	{d8}
 80035ac:	bd38      	pop	{r3, r4, r5, pc}
 80035ae:	bf00      	nop
 80035b0:	3ff00000 	.word	0x3ff00000
 80035b4:	08004c08 	.word	0x08004c08

080035b8 <__ieee754_acos>:
 80035b8:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80035bc:	ec55 4b10 	vmov	r4, r5, d0
 80035c0:	49b7      	ldr	r1, [pc, #732]	; (80038a0 <__ieee754_acos+0x2e8>)
 80035c2:	f025 4300 	bic.w	r3, r5, #2147483648	; 0x80000000
 80035c6:	428b      	cmp	r3, r1
 80035c8:	dd1b      	ble.n	8003602 <__ieee754_acos+0x4a>
 80035ca:	f103 4340 	add.w	r3, r3, #3221225472	; 0xc0000000
 80035ce:	f503 1380 	add.w	r3, r3, #1048576	; 0x100000
 80035d2:	4323      	orrs	r3, r4
 80035d4:	d106      	bne.n	80035e4 <__ieee754_acos+0x2c>
 80035d6:	2d00      	cmp	r5, #0
 80035d8:	f300 8211 	bgt.w	80039fe <__ieee754_acos+0x446>
 80035dc:	ed9f 0b96 	vldr	d0, [pc, #600]	; 8003838 <__ieee754_acos+0x280>
 80035e0:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80035e4:	ee10 2a10 	vmov	r2, s0
 80035e8:	462b      	mov	r3, r5
 80035ea:	ee10 0a10 	vmov	r0, s0
 80035ee:	4629      	mov	r1, r5
 80035f0:	f7fc fdf6 	bl	80001e0 <__aeabi_dsub>
 80035f4:	4602      	mov	r2, r0
 80035f6:	460b      	mov	r3, r1
 80035f8:	f7fd f8d4 	bl	80007a4 <__aeabi_ddiv>
 80035fc:	ec41 0b10 	vmov	d0, r0, r1
 8003600:	e7ee      	b.n	80035e0 <__ieee754_acos+0x28>
 8003602:	49a8      	ldr	r1, [pc, #672]	; (80038a4 <__ieee754_acos+0x2ec>)
 8003604:	428b      	cmp	r3, r1
 8003606:	f300 8087 	bgt.w	8003718 <__ieee754_acos+0x160>
 800360a:	4aa7      	ldr	r2, [pc, #668]	; (80038a8 <__ieee754_acos+0x2f0>)
 800360c:	4293      	cmp	r3, r2
 800360e:	f340 81f9 	ble.w	8003a04 <__ieee754_acos+0x44c>
 8003612:	ee10 2a10 	vmov	r2, s0
 8003616:	ee10 0a10 	vmov	r0, s0
 800361a:	462b      	mov	r3, r5
 800361c:	4629      	mov	r1, r5
 800361e:	f7fc ff97 	bl	8000550 <__aeabi_dmul>
 8003622:	a387      	add	r3, pc, #540	; (adr r3, 8003840 <__ieee754_acos+0x288>)
 8003624:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003628:	4606      	mov	r6, r0
 800362a:	460f      	mov	r7, r1
 800362c:	f7fc ff90 	bl	8000550 <__aeabi_dmul>
 8003630:	a385      	add	r3, pc, #532	; (adr r3, 8003848 <__ieee754_acos+0x290>)
 8003632:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003636:	f7fc fdd5 	bl	80001e4 <__adddf3>
 800363a:	4632      	mov	r2, r6
 800363c:	463b      	mov	r3, r7
 800363e:	f7fc ff87 	bl	8000550 <__aeabi_dmul>
 8003642:	a383      	add	r3, pc, #524	; (adr r3, 8003850 <__ieee754_acos+0x298>)
 8003644:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003648:	f7fc fdca 	bl	80001e0 <__aeabi_dsub>
 800364c:	4632      	mov	r2, r6
 800364e:	463b      	mov	r3, r7
 8003650:	f7fc ff7e 	bl	8000550 <__aeabi_dmul>
 8003654:	a380      	add	r3, pc, #512	; (adr r3, 8003858 <__ieee754_acos+0x2a0>)
 8003656:	e9d3 2300 	ldrd	r2, r3, [r3]
 800365a:	f7fc fdc3 	bl	80001e4 <__adddf3>
 800365e:	4632      	mov	r2, r6
 8003660:	463b      	mov	r3, r7
 8003662:	f7fc ff75 	bl	8000550 <__aeabi_dmul>
 8003666:	a37e      	add	r3, pc, #504	; (adr r3, 8003860 <__ieee754_acos+0x2a8>)
 8003668:	e9d3 2300 	ldrd	r2, r3, [r3]
 800366c:	f7fc fdb8 	bl	80001e0 <__aeabi_dsub>
 8003670:	4632      	mov	r2, r6
 8003672:	463b      	mov	r3, r7
 8003674:	f7fc ff6c 	bl	8000550 <__aeabi_dmul>
 8003678:	a37b      	add	r3, pc, #492	; (adr r3, 8003868 <__ieee754_acos+0x2b0>)
 800367a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800367e:	f7fc fdb1 	bl	80001e4 <__adddf3>
 8003682:	4632      	mov	r2, r6
 8003684:	463b      	mov	r3, r7
 8003686:	f7fc ff63 	bl	8000550 <__aeabi_dmul>
 800368a:	a379      	add	r3, pc, #484	; (adr r3, 8003870 <__ieee754_acos+0x2b8>)
 800368c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003690:	4680      	mov	r8, r0
 8003692:	4689      	mov	r9, r1
 8003694:	4630      	mov	r0, r6
 8003696:	4639      	mov	r1, r7
 8003698:	f7fc ff5a 	bl	8000550 <__aeabi_dmul>
 800369c:	a376      	add	r3, pc, #472	; (adr r3, 8003878 <__ieee754_acos+0x2c0>)
 800369e:	e9d3 2300 	ldrd	r2, r3, [r3]
 80036a2:	f7fc fd9d 	bl	80001e0 <__aeabi_dsub>
 80036a6:	4632      	mov	r2, r6
 80036a8:	463b      	mov	r3, r7
 80036aa:	f7fc ff51 	bl	8000550 <__aeabi_dmul>
 80036ae:	a374      	add	r3, pc, #464	; (adr r3, 8003880 <__ieee754_acos+0x2c8>)
 80036b0:	e9d3 2300 	ldrd	r2, r3, [r3]
 80036b4:	f7fc fd96 	bl	80001e4 <__adddf3>
 80036b8:	4632      	mov	r2, r6
 80036ba:	463b      	mov	r3, r7
 80036bc:	f7fc ff48 	bl	8000550 <__aeabi_dmul>
 80036c0:	a371      	add	r3, pc, #452	; (adr r3, 8003888 <__ieee754_acos+0x2d0>)
 80036c2:	e9d3 2300 	ldrd	r2, r3, [r3]
 80036c6:	f7fc fd8b 	bl	80001e0 <__aeabi_dsub>
 80036ca:	4632      	mov	r2, r6
 80036cc:	463b      	mov	r3, r7
 80036ce:	f7fc ff3f 	bl	8000550 <__aeabi_dmul>
 80036d2:	4b76      	ldr	r3, [pc, #472]	; (80038ac <__ieee754_acos+0x2f4>)
 80036d4:	2200      	movs	r2, #0
 80036d6:	f7fc fd85 	bl	80001e4 <__adddf3>
 80036da:	4602      	mov	r2, r0
 80036dc:	460b      	mov	r3, r1
 80036de:	4640      	mov	r0, r8
 80036e0:	4649      	mov	r1, r9
 80036e2:	f7fd f85f 	bl	80007a4 <__aeabi_ddiv>
 80036e6:	4622      	mov	r2, r4
 80036e8:	462b      	mov	r3, r5
 80036ea:	f7fc ff31 	bl	8000550 <__aeabi_dmul>
 80036ee:	4602      	mov	r2, r0
 80036f0:	460b      	mov	r3, r1
 80036f2:	a167      	add	r1, pc, #412	; (adr r1, 8003890 <__ieee754_acos+0x2d8>)
 80036f4:	e9d1 0100 	ldrd	r0, r1, [r1]
 80036f8:	f7fc fd72 	bl	80001e0 <__aeabi_dsub>
 80036fc:	4602      	mov	r2, r0
 80036fe:	460b      	mov	r3, r1
 8003700:	4620      	mov	r0, r4
 8003702:	4629      	mov	r1, r5
 8003704:	f7fc fd6c 	bl	80001e0 <__aeabi_dsub>
 8003708:	4602      	mov	r2, r0
 800370a:	460b      	mov	r3, r1
 800370c:	a162      	add	r1, pc, #392	; (adr r1, 8003898 <__ieee754_acos+0x2e0>)
 800370e:	e9d1 0100 	ldrd	r0, r1, [r1]
 8003712:	f7fc fd65 	bl	80001e0 <__aeabi_dsub>
 8003716:	e771      	b.n	80035fc <__ieee754_acos+0x44>
 8003718:	2d00      	cmp	r5, #0
 800371a:	f280 80cb 	bge.w	80038b4 <__ieee754_acos+0x2fc>
 800371e:	ee10 0a10 	vmov	r0, s0
 8003722:	4b62      	ldr	r3, [pc, #392]	; (80038ac <__ieee754_acos+0x2f4>)
 8003724:	2200      	movs	r2, #0
 8003726:	4629      	mov	r1, r5
 8003728:	f7fc fd5c 	bl	80001e4 <__adddf3>
 800372c:	4b60      	ldr	r3, [pc, #384]	; (80038b0 <__ieee754_acos+0x2f8>)
 800372e:	2200      	movs	r2, #0
 8003730:	f7fc ff0e 	bl	8000550 <__aeabi_dmul>
 8003734:	a342      	add	r3, pc, #264	; (adr r3, 8003840 <__ieee754_acos+0x288>)
 8003736:	e9d3 2300 	ldrd	r2, r3, [r3]
 800373a:	4604      	mov	r4, r0
 800373c:	460d      	mov	r5, r1
 800373e:	f7fc ff07 	bl	8000550 <__aeabi_dmul>
 8003742:	a341      	add	r3, pc, #260	; (adr r3, 8003848 <__ieee754_acos+0x290>)
 8003744:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003748:	f7fc fd4c 	bl	80001e4 <__adddf3>
 800374c:	4622      	mov	r2, r4
 800374e:	462b      	mov	r3, r5
 8003750:	f7fc fefe 	bl	8000550 <__aeabi_dmul>
 8003754:	a33e      	add	r3, pc, #248	; (adr r3, 8003850 <__ieee754_acos+0x298>)
 8003756:	e9d3 2300 	ldrd	r2, r3, [r3]
 800375a:	f7fc fd41 	bl	80001e0 <__aeabi_dsub>
 800375e:	4622      	mov	r2, r4
 8003760:	462b      	mov	r3, r5
 8003762:	f7fc fef5 	bl	8000550 <__aeabi_dmul>
 8003766:	a33c      	add	r3, pc, #240	; (adr r3, 8003858 <__ieee754_acos+0x2a0>)
 8003768:	e9d3 2300 	ldrd	r2, r3, [r3]
 800376c:	f7fc fd3a 	bl	80001e4 <__adddf3>
 8003770:	4622      	mov	r2, r4
 8003772:	462b      	mov	r3, r5
 8003774:	f7fc feec 	bl	8000550 <__aeabi_dmul>
 8003778:	a339      	add	r3, pc, #228	; (adr r3, 8003860 <__ieee754_acos+0x2a8>)
 800377a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800377e:	f7fc fd2f 	bl	80001e0 <__aeabi_dsub>
 8003782:	4622      	mov	r2, r4
 8003784:	462b      	mov	r3, r5
 8003786:	f7fc fee3 	bl	8000550 <__aeabi_dmul>
 800378a:	a337      	add	r3, pc, #220	; (adr r3, 8003868 <__ieee754_acos+0x2b0>)
 800378c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003790:	f7fc fd28 	bl	80001e4 <__adddf3>
 8003794:	4622      	mov	r2, r4
 8003796:	462b      	mov	r3, r5
 8003798:	f7fc feda 	bl	8000550 <__aeabi_dmul>
 800379c:	ec45 4b10 	vmov	d0, r4, r5
 80037a0:	4680      	mov	r8, r0
 80037a2:	4689      	mov	r9, r1
 80037a4:	f000 fb74 	bl	8003e90 <__ieee754_sqrt>
 80037a8:	a331      	add	r3, pc, #196	; (adr r3, 8003870 <__ieee754_acos+0x2b8>)
 80037aa:	e9d3 2300 	ldrd	r2, r3, [r3]
 80037ae:	4620      	mov	r0, r4
 80037b0:	4629      	mov	r1, r5
 80037b2:	ec57 6b10 	vmov	r6, r7, d0
 80037b6:	f7fc fecb 	bl	8000550 <__aeabi_dmul>
 80037ba:	a32f      	add	r3, pc, #188	; (adr r3, 8003878 <__ieee754_acos+0x2c0>)
 80037bc:	e9d3 2300 	ldrd	r2, r3, [r3]
 80037c0:	f7fc fd0e 	bl	80001e0 <__aeabi_dsub>
 80037c4:	4622      	mov	r2, r4
 80037c6:	462b      	mov	r3, r5
 80037c8:	f7fc fec2 	bl	8000550 <__aeabi_dmul>
 80037cc:	a32c      	add	r3, pc, #176	; (adr r3, 8003880 <__ieee754_acos+0x2c8>)
 80037ce:	e9d3 2300 	ldrd	r2, r3, [r3]
 80037d2:	f7fc fd07 	bl	80001e4 <__adddf3>
 80037d6:	4622      	mov	r2, r4
 80037d8:	462b      	mov	r3, r5
 80037da:	f7fc feb9 	bl	8000550 <__aeabi_dmul>
 80037de:	a32a      	add	r3, pc, #168	; (adr r3, 8003888 <__ieee754_acos+0x2d0>)
 80037e0:	e9d3 2300 	ldrd	r2, r3, [r3]
 80037e4:	f7fc fcfc 	bl	80001e0 <__aeabi_dsub>
 80037e8:	4622      	mov	r2, r4
 80037ea:	462b      	mov	r3, r5
 80037ec:	f7fc feb0 	bl	8000550 <__aeabi_dmul>
 80037f0:	4b2e      	ldr	r3, [pc, #184]	; (80038ac <__ieee754_acos+0x2f4>)
 80037f2:	2200      	movs	r2, #0
 80037f4:	f7fc fcf6 	bl	80001e4 <__adddf3>
 80037f8:	4602      	mov	r2, r0
 80037fa:	460b      	mov	r3, r1
 80037fc:	4640      	mov	r0, r8
 80037fe:	4649      	mov	r1, r9
 8003800:	f7fc ffd0 	bl	80007a4 <__aeabi_ddiv>
 8003804:	4632      	mov	r2, r6
 8003806:	463b      	mov	r3, r7
 8003808:	f7fc fea2 	bl	8000550 <__aeabi_dmul>
 800380c:	a320      	add	r3, pc, #128	; (adr r3, 8003890 <__ieee754_acos+0x2d8>)
 800380e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003812:	f7fc fce5 	bl	80001e0 <__aeabi_dsub>
 8003816:	4632      	mov	r2, r6
 8003818:	463b      	mov	r3, r7
 800381a:	f7fc fce3 	bl	80001e4 <__adddf3>
 800381e:	4602      	mov	r2, r0
 8003820:	460b      	mov	r3, r1
 8003822:	f7fc fcdf 	bl	80001e4 <__adddf3>
 8003826:	4602      	mov	r2, r0
 8003828:	460b      	mov	r3, r1
 800382a:	a103      	add	r1, pc, #12	; (adr r1, 8003838 <__ieee754_acos+0x280>)
 800382c:	e9d1 0100 	ldrd	r0, r1, [r1]
 8003830:	e76f      	b.n	8003712 <__ieee754_acos+0x15a>
 8003832:	bf00      	nop
 8003834:	f3af 8000 	nop.w
 8003838:	54442d18 	.word	0x54442d18
 800383c:	400921fb 	.word	0x400921fb
 8003840:	0dfdf709 	.word	0x0dfdf709
 8003844:	3f023de1 	.word	0x3f023de1
 8003848:	7501b288 	.word	0x7501b288
 800384c:	3f49efe0 	.word	0x3f49efe0
 8003850:	b5688f3b 	.word	0xb5688f3b
 8003854:	3fa48228 	.word	0x3fa48228
 8003858:	0e884455 	.word	0x0e884455
 800385c:	3fc9c155 	.word	0x3fc9c155
 8003860:	03eb6f7d 	.word	0x03eb6f7d
 8003864:	3fd4d612 	.word	0x3fd4d612
 8003868:	55555555 	.word	0x55555555
 800386c:	3fc55555 	.word	0x3fc55555
 8003870:	b12e9282 	.word	0xb12e9282
 8003874:	3fb3b8c5 	.word	0x3fb3b8c5
 8003878:	1b8d0159 	.word	0x1b8d0159
 800387c:	3fe6066c 	.word	0x3fe6066c
 8003880:	9c598ac8 	.word	0x9c598ac8
 8003884:	40002ae5 	.word	0x40002ae5
 8003888:	1c8a2d4b 	.word	0x1c8a2d4b
 800388c:	40033a27 	.word	0x40033a27
 8003890:	33145c07 	.word	0x33145c07
 8003894:	3c91a626 	.word	0x3c91a626
 8003898:	54442d18 	.word	0x54442d18
 800389c:	3ff921fb 	.word	0x3ff921fb
 80038a0:	3fefffff 	.word	0x3fefffff
 80038a4:	3fdfffff 	.word	0x3fdfffff
 80038a8:	3c600000 	.word	0x3c600000
 80038ac:	3ff00000 	.word	0x3ff00000
 80038b0:	3fe00000 	.word	0x3fe00000
 80038b4:	ee10 2a10 	vmov	r2, s0
 80038b8:	462b      	mov	r3, r5
 80038ba:	496d      	ldr	r1, [pc, #436]	; (8003a70 <__ieee754_acos+0x4b8>)
 80038bc:	2000      	movs	r0, #0
 80038be:	f7fc fc8f 	bl	80001e0 <__aeabi_dsub>
 80038c2:	4b6c      	ldr	r3, [pc, #432]	; (8003a74 <__ieee754_acos+0x4bc>)
 80038c4:	2200      	movs	r2, #0
 80038c6:	f7fc fe43 	bl	8000550 <__aeabi_dmul>
 80038ca:	4604      	mov	r4, r0
 80038cc:	460d      	mov	r5, r1
 80038ce:	ec45 4b10 	vmov	d0, r4, r5
 80038d2:	f000 fadd 	bl	8003e90 <__ieee754_sqrt>
 80038d6:	a34e      	add	r3, pc, #312	; (adr r3, 8003a10 <__ieee754_acos+0x458>)
 80038d8:	e9d3 2300 	ldrd	r2, r3, [r3]
 80038dc:	4620      	mov	r0, r4
 80038de:	4629      	mov	r1, r5
 80038e0:	ec59 8b10 	vmov	r8, r9, d0
 80038e4:	f7fc fe34 	bl	8000550 <__aeabi_dmul>
 80038e8:	a34b      	add	r3, pc, #300	; (adr r3, 8003a18 <__ieee754_acos+0x460>)
 80038ea:	e9d3 2300 	ldrd	r2, r3, [r3]
 80038ee:	f7fc fc79 	bl	80001e4 <__adddf3>
 80038f2:	4622      	mov	r2, r4
 80038f4:	462b      	mov	r3, r5
 80038f6:	f7fc fe2b 	bl	8000550 <__aeabi_dmul>
 80038fa:	a349      	add	r3, pc, #292	; (adr r3, 8003a20 <__ieee754_acos+0x468>)
 80038fc:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003900:	f7fc fc6e 	bl	80001e0 <__aeabi_dsub>
 8003904:	4622      	mov	r2, r4
 8003906:	462b      	mov	r3, r5
 8003908:	f7fc fe22 	bl	8000550 <__aeabi_dmul>
 800390c:	a346      	add	r3, pc, #280	; (adr r3, 8003a28 <__ieee754_acos+0x470>)
 800390e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003912:	f7fc fc67 	bl	80001e4 <__adddf3>
 8003916:	4622      	mov	r2, r4
 8003918:	462b      	mov	r3, r5
 800391a:	f7fc fe19 	bl	8000550 <__aeabi_dmul>
 800391e:	a344      	add	r3, pc, #272	; (adr r3, 8003a30 <__ieee754_acos+0x478>)
 8003920:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003924:	f7fc fc5c 	bl	80001e0 <__aeabi_dsub>
 8003928:	4622      	mov	r2, r4
 800392a:	462b      	mov	r3, r5
 800392c:	f7fc fe10 	bl	8000550 <__aeabi_dmul>
 8003930:	a341      	add	r3, pc, #260	; (adr r3, 8003a38 <__ieee754_acos+0x480>)
 8003932:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003936:	f7fc fc55 	bl	80001e4 <__adddf3>
 800393a:	4622      	mov	r2, r4
 800393c:	462b      	mov	r3, r5
 800393e:	f7fc fe07 	bl	8000550 <__aeabi_dmul>
 8003942:	a33f      	add	r3, pc, #252	; (adr r3, 8003a40 <__ieee754_acos+0x488>)
 8003944:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003948:	4682      	mov	sl, r0
 800394a:	468b      	mov	fp, r1
 800394c:	4620      	mov	r0, r4
 800394e:	4629      	mov	r1, r5
 8003950:	f7fc fdfe 	bl	8000550 <__aeabi_dmul>
 8003954:	a33c      	add	r3, pc, #240	; (adr r3, 8003a48 <__ieee754_acos+0x490>)
 8003956:	e9d3 2300 	ldrd	r2, r3, [r3]
 800395a:	f7fc fc41 	bl	80001e0 <__aeabi_dsub>
 800395e:	4622      	mov	r2, r4
 8003960:	462b      	mov	r3, r5
 8003962:	f7fc fdf5 	bl	8000550 <__aeabi_dmul>
 8003966:	a33a      	add	r3, pc, #232	; (adr r3, 8003a50 <__ieee754_acos+0x498>)
 8003968:	e9d3 2300 	ldrd	r2, r3, [r3]
 800396c:	f7fc fc3a 	bl	80001e4 <__adddf3>
 8003970:	4622      	mov	r2, r4
 8003972:	462b      	mov	r3, r5
 8003974:	f7fc fdec 	bl	8000550 <__aeabi_dmul>
 8003978:	a337      	add	r3, pc, #220	; (adr r3, 8003a58 <__ieee754_acos+0x4a0>)
 800397a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800397e:	f7fc fc2f 	bl	80001e0 <__aeabi_dsub>
 8003982:	4622      	mov	r2, r4
 8003984:	462b      	mov	r3, r5
 8003986:	f7fc fde3 	bl	8000550 <__aeabi_dmul>
 800398a:	4b39      	ldr	r3, [pc, #228]	; (8003a70 <__ieee754_acos+0x4b8>)
 800398c:	2200      	movs	r2, #0
 800398e:	f7fc fc29 	bl	80001e4 <__adddf3>
 8003992:	4602      	mov	r2, r0
 8003994:	460b      	mov	r3, r1
 8003996:	4650      	mov	r0, sl
 8003998:	4659      	mov	r1, fp
 800399a:	f7fc ff03 	bl	80007a4 <__aeabi_ddiv>
 800399e:	4642      	mov	r2, r8
 80039a0:	464b      	mov	r3, r9
 80039a2:	f7fc fdd5 	bl	8000550 <__aeabi_dmul>
 80039a6:	2600      	movs	r6, #0
 80039a8:	4682      	mov	sl, r0
 80039aa:	468b      	mov	fp, r1
 80039ac:	4632      	mov	r2, r6
 80039ae:	464b      	mov	r3, r9
 80039b0:	4630      	mov	r0, r6
 80039b2:	4649      	mov	r1, r9
 80039b4:	f7fc fdcc 	bl	8000550 <__aeabi_dmul>
 80039b8:	4602      	mov	r2, r0
 80039ba:	460b      	mov	r3, r1
 80039bc:	4620      	mov	r0, r4
 80039be:	4629      	mov	r1, r5
 80039c0:	f7fc fc0e 	bl	80001e0 <__aeabi_dsub>
 80039c4:	4632      	mov	r2, r6
 80039c6:	4604      	mov	r4, r0
 80039c8:	460d      	mov	r5, r1
 80039ca:	464b      	mov	r3, r9
 80039cc:	4640      	mov	r0, r8
 80039ce:	4649      	mov	r1, r9
 80039d0:	f7fc fc08 	bl	80001e4 <__adddf3>
 80039d4:	4602      	mov	r2, r0
 80039d6:	460b      	mov	r3, r1
 80039d8:	4620      	mov	r0, r4
 80039da:	4629      	mov	r1, r5
 80039dc:	f7fc fee2 	bl	80007a4 <__aeabi_ddiv>
 80039e0:	4602      	mov	r2, r0
 80039e2:	460b      	mov	r3, r1
 80039e4:	4650      	mov	r0, sl
 80039e6:	4659      	mov	r1, fp
 80039e8:	f7fc fbfc 	bl	80001e4 <__adddf3>
 80039ec:	4632      	mov	r2, r6
 80039ee:	464b      	mov	r3, r9
 80039f0:	f7fc fbf8 	bl	80001e4 <__adddf3>
 80039f4:	4602      	mov	r2, r0
 80039f6:	460b      	mov	r3, r1
 80039f8:	f7fc fbf4 	bl	80001e4 <__adddf3>
 80039fc:	e5fe      	b.n	80035fc <__ieee754_acos+0x44>
 80039fe:	ed9f 0b18 	vldr	d0, [pc, #96]	; 8003a60 <__ieee754_acos+0x4a8>
 8003a02:	e5ed      	b.n	80035e0 <__ieee754_acos+0x28>
 8003a04:	ed9f 0b18 	vldr	d0, [pc, #96]	; 8003a68 <__ieee754_acos+0x4b0>
 8003a08:	e5ea      	b.n	80035e0 <__ieee754_acos+0x28>
 8003a0a:	bf00      	nop
 8003a0c:	f3af 8000 	nop.w
 8003a10:	0dfdf709 	.word	0x0dfdf709
 8003a14:	3f023de1 	.word	0x3f023de1
 8003a18:	7501b288 	.word	0x7501b288
 8003a1c:	3f49efe0 	.word	0x3f49efe0
 8003a20:	b5688f3b 	.word	0xb5688f3b
 8003a24:	3fa48228 	.word	0x3fa48228
 8003a28:	0e884455 	.word	0x0e884455
 8003a2c:	3fc9c155 	.word	0x3fc9c155
 8003a30:	03eb6f7d 	.word	0x03eb6f7d
 8003a34:	3fd4d612 	.word	0x3fd4d612
 8003a38:	55555555 	.word	0x55555555
 8003a3c:	3fc55555 	.word	0x3fc55555
 8003a40:	b12e9282 	.word	0xb12e9282
 8003a44:	3fb3b8c5 	.word	0x3fb3b8c5
 8003a48:	1b8d0159 	.word	0x1b8d0159
 8003a4c:	3fe6066c 	.word	0x3fe6066c
 8003a50:	9c598ac8 	.word	0x9c598ac8
 8003a54:	40002ae5 	.word	0x40002ae5
 8003a58:	1c8a2d4b 	.word	0x1c8a2d4b
 8003a5c:	40033a27 	.word	0x40033a27
	...
 8003a68:	54442d18 	.word	0x54442d18
 8003a6c:	3ff921fb 	.word	0x3ff921fb
 8003a70:	3ff00000 	.word	0x3ff00000
 8003a74:	3fe00000 	.word	0x3fe00000

08003a78 <__ieee754_rem_pio2>:
 8003a78:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8003a7c:	ed2d 8b02 	vpush	{d8}
 8003a80:	ec55 4b10 	vmov	r4, r5, d0
 8003a84:	4bca      	ldr	r3, [pc, #808]	; (8003db0 <__ieee754_rem_pio2+0x338>)
 8003a86:	b08b      	sub	sp, #44	; 0x2c
 8003a88:	f025 4800 	bic.w	r8, r5, #2147483648	; 0x80000000
 8003a8c:	4598      	cmp	r8, r3
 8003a8e:	4682      	mov	sl, r0
 8003a90:	9502      	str	r5, [sp, #8]
 8003a92:	dc08      	bgt.n	8003aa6 <__ieee754_rem_pio2+0x2e>
 8003a94:	2200      	movs	r2, #0
 8003a96:	2300      	movs	r3, #0
 8003a98:	ed80 0b00 	vstr	d0, [r0]
 8003a9c:	e9c0 2302 	strd	r2, r3, [r0, #8]
 8003aa0:	f04f 0b00 	mov.w	fp, #0
 8003aa4:	e028      	b.n	8003af8 <__ieee754_rem_pio2+0x80>
 8003aa6:	4bc3      	ldr	r3, [pc, #780]	; (8003db4 <__ieee754_rem_pio2+0x33c>)
 8003aa8:	4598      	cmp	r8, r3
 8003aaa:	dc78      	bgt.n	8003b9e <__ieee754_rem_pio2+0x126>
 8003aac:	9b02      	ldr	r3, [sp, #8]
 8003aae:	4ec2      	ldr	r6, [pc, #776]	; (8003db8 <__ieee754_rem_pio2+0x340>)
 8003ab0:	2b00      	cmp	r3, #0
 8003ab2:	ee10 0a10 	vmov	r0, s0
 8003ab6:	a3b0      	add	r3, pc, #704	; (adr r3, 8003d78 <__ieee754_rem_pio2+0x300>)
 8003ab8:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003abc:	4629      	mov	r1, r5
 8003abe:	dd39      	ble.n	8003b34 <__ieee754_rem_pio2+0xbc>
 8003ac0:	f7fc fb8e 	bl	80001e0 <__aeabi_dsub>
 8003ac4:	45b0      	cmp	r8, r6
 8003ac6:	4604      	mov	r4, r0
 8003ac8:	460d      	mov	r5, r1
 8003aca:	d01b      	beq.n	8003b04 <__ieee754_rem_pio2+0x8c>
 8003acc:	a3ac      	add	r3, pc, #688	; (adr r3, 8003d80 <__ieee754_rem_pio2+0x308>)
 8003ace:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003ad2:	f7fc fb85 	bl	80001e0 <__aeabi_dsub>
 8003ad6:	4602      	mov	r2, r0
 8003ad8:	460b      	mov	r3, r1
 8003ada:	e9ca 2300 	strd	r2, r3, [sl]
 8003ade:	4620      	mov	r0, r4
 8003ae0:	4629      	mov	r1, r5
 8003ae2:	f7fc fb7d 	bl	80001e0 <__aeabi_dsub>
 8003ae6:	a3a6      	add	r3, pc, #664	; (adr r3, 8003d80 <__ieee754_rem_pio2+0x308>)
 8003ae8:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003aec:	f7fc fb78 	bl	80001e0 <__aeabi_dsub>
 8003af0:	e9ca 0102 	strd	r0, r1, [sl, #8]
 8003af4:	f04f 0b01 	mov.w	fp, #1
 8003af8:	4658      	mov	r0, fp
 8003afa:	b00b      	add	sp, #44	; 0x2c
 8003afc:	ecbd 8b02 	vpop	{d8}
 8003b00:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8003b04:	a3a0      	add	r3, pc, #640	; (adr r3, 8003d88 <__ieee754_rem_pio2+0x310>)
 8003b06:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003b0a:	f7fc fb69 	bl	80001e0 <__aeabi_dsub>
 8003b0e:	a3a0      	add	r3, pc, #640	; (adr r3, 8003d90 <__ieee754_rem_pio2+0x318>)
 8003b10:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003b14:	4604      	mov	r4, r0
 8003b16:	460d      	mov	r5, r1
 8003b18:	f7fc fb62 	bl	80001e0 <__aeabi_dsub>
 8003b1c:	4602      	mov	r2, r0
 8003b1e:	460b      	mov	r3, r1
 8003b20:	e9ca 2300 	strd	r2, r3, [sl]
 8003b24:	4620      	mov	r0, r4
 8003b26:	4629      	mov	r1, r5
 8003b28:	f7fc fb5a 	bl	80001e0 <__aeabi_dsub>
 8003b2c:	a398      	add	r3, pc, #608	; (adr r3, 8003d90 <__ieee754_rem_pio2+0x318>)
 8003b2e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003b32:	e7db      	b.n	8003aec <__ieee754_rem_pio2+0x74>
 8003b34:	f7fc fb56 	bl	80001e4 <__adddf3>
 8003b38:	45b0      	cmp	r8, r6
 8003b3a:	4604      	mov	r4, r0
 8003b3c:	460d      	mov	r5, r1
 8003b3e:	d016      	beq.n	8003b6e <__ieee754_rem_pio2+0xf6>
 8003b40:	a38f      	add	r3, pc, #572	; (adr r3, 8003d80 <__ieee754_rem_pio2+0x308>)
 8003b42:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003b46:	f7fc fb4d 	bl	80001e4 <__adddf3>
 8003b4a:	4602      	mov	r2, r0
 8003b4c:	460b      	mov	r3, r1
 8003b4e:	e9ca 2300 	strd	r2, r3, [sl]
 8003b52:	4620      	mov	r0, r4
 8003b54:	4629      	mov	r1, r5
 8003b56:	f7fc fb43 	bl	80001e0 <__aeabi_dsub>
 8003b5a:	a389      	add	r3, pc, #548	; (adr r3, 8003d80 <__ieee754_rem_pio2+0x308>)
 8003b5c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003b60:	f7fc fb40 	bl	80001e4 <__adddf3>
 8003b64:	f04f 3bff 	mov.w	fp, #4294967295	; 0xffffffff
 8003b68:	e9ca 0102 	strd	r0, r1, [sl, #8]
 8003b6c:	e7c4      	b.n	8003af8 <__ieee754_rem_pio2+0x80>
 8003b6e:	a386      	add	r3, pc, #536	; (adr r3, 8003d88 <__ieee754_rem_pio2+0x310>)
 8003b70:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003b74:	f7fc fb36 	bl	80001e4 <__adddf3>
 8003b78:	a385      	add	r3, pc, #532	; (adr r3, 8003d90 <__ieee754_rem_pio2+0x318>)
 8003b7a:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003b7e:	4604      	mov	r4, r0
 8003b80:	460d      	mov	r5, r1
 8003b82:	f7fc fb2f 	bl	80001e4 <__adddf3>
 8003b86:	4602      	mov	r2, r0
 8003b88:	460b      	mov	r3, r1
 8003b8a:	e9ca 2300 	strd	r2, r3, [sl]
 8003b8e:	4620      	mov	r0, r4
 8003b90:	4629      	mov	r1, r5
 8003b92:	f7fc fb25 	bl	80001e0 <__aeabi_dsub>
 8003b96:	a37e      	add	r3, pc, #504	; (adr r3, 8003d90 <__ieee754_rem_pio2+0x318>)
 8003b98:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003b9c:	e7e0      	b.n	8003b60 <__ieee754_rem_pio2+0xe8>
 8003b9e:	4b87      	ldr	r3, [pc, #540]	; (8003dbc <__ieee754_rem_pio2+0x344>)
 8003ba0:	4598      	cmp	r8, r3
 8003ba2:	f300 80d9 	bgt.w	8003d58 <__ieee754_rem_pio2+0x2e0>
 8003ba6:	f000 fefd 	bl	80049a4 <fabs>
 8003baa:	ec55 4b10 	vmov	r4, r5, d0
 8003bae:	ee10 0a10 	vmov	r0, s0
 8003bb2:	a379      	add	r3, pc, #484	; (adr r3, 8003d98 <__ieee754_rem_pio2+0x320>)
 8003bb4:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003bb8:	4629      	mov	r1, r5
 8003bba:	f7fc fcc9 	bl	8000550 <__aeabi_dmul>
 8003bbe:	4b80      	ldr	r3, [pc, #512]	; (8003dc0 <__ieee754_rem_pio2+0x348>)
 8003bc0:	2200      	movs	r2, #0
 8003bc2:	f7fc fb0f 	bl	80001e4 <__adddf3>
 8003bc6:	f7fc ff73 	bl	8000ab0 <__aeabi_d2iz>
 8003bca:	4683      	mov	fp, r0
 8003bcc:	f7fc fc56 	bl	800047c <__aeabi_i2d>
 8003bd0:	4602      	mov	r2, r0
 8003bd2:	460b      	mov	r3, r1
 8003bd4:	ec43 2b18 	vmov	d8, r2, r3
 8003bd8:	a367      	add	r3, pc, #412	; (adr r3, 8003d78 <__ieee754_rem_pio2+0x300>)
 8003bda:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003bde:	f7fc fcb7 	bl	8000550 <__aeabi_dmul>
 8003be2:	4602      	mov	r2, r0
 8003be4:	460b      	mov	r3, r1
 8003be6:	4620      	mov	r0, r4
 8003be8:	4629      	mov	r1, r5
 8003bea:	f7fc faf9 	bl	80001e0 <__aeabi_dsub>
 8003bee:	a364      	add	r3, pc, #400	; (adr r3, 8003d80 <__ieee754_rem_pio2+0x308>)
 8003bf0:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003bf4:	4606      	mov	r6, r0
 8003bf6:	460f      	mov	r7, r1
 8003bf8:	ec51 0b18 	vmov	r0, r1, d8
 8003bfc:	f7fc fca8 	bl	8000550 <__aeabi_dmul>
 8003c00:	f1bb 0f1f 	cmp.w	fp, #31
 8003c04:	4604      	mov	r4, r0
 8003c06:	460d      	mov	r5, r1
 8003c08:	dc0d      	bgt.n	8003c26 <__ieee754_rem_pio2+0x1ae>
 8003c0a:	4b6e      	ldr	r3, [pc, #440]	; (8003dc4 <__ieee754_rem_pio2+0x34c>)
 8003c0c:	f10b 32ff 	add.w	r2, fp, #4294967295	; 0xffffffff
 8003c10:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8003c14:	4543      	cmp	r3, r8
 8003c16:	d006      	beq.n	8003c26 <__ieee754_rem_pio2+0x1ae>
 8003c18:	4622      	mov	r2, r4
 8003c1a:	462b      	mov	r3, r5
 8003c1c:	4630      	mov	r0, r6
 8003c1e:	4639      	mov	r1, r7
 8003c20:	f7fc fade 	bl	80001e0 <__aeabi_dsub>
 8003c24:	e00f      	b.n	8003c46 <__ieee754_rem_pio2+0x1ce>
 8003c26:	462b      	mov	r3, r5
 8003c28:	4622      	mov	r2, r4
 8003c2a:	4630      	mov	r0, r6
 8003c2c:	4639      	mov	r1, r7
 8003c2e:	f7fc fad7 	bl	80001e0 <__aeabi_dsub>
 8003c32:	ea4f 5328 	mov.w	r3, r8, asr #20
 8003c36:	9303      	str	r3, [sp, #12]
 8003c38:	f3c1 530a 	ubfx	r3, r1, #20, #11
 8003c3c:	ebc3 5818 	rsb	r8, r3, r8, lsr #20
 8003c40:	f1b8 0f10 	cmp.w	r8, #16
 8003c44:	dc02      	bgt.n	8003c4c <__ieee754_rem_pio2+0x1d4>
 8003c46:	e9ca 0100 	strd	r0, r1, [sl]
 8003c4a:	e039      	b.n	8003cc0 <__ieee754_rem_pio2+0x248>
 8003c4c:	a34e      	add	r3, pc, #312	; (adr r3, 8003d88 <__ieee754_rem_pio2+0x310>)
 8003c4e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003c52:	ec51 0b18 	vmov	r0, r1, d8
 8003c56:	f7fc fc7b 	bl	8000550 <__aeabi_dmul>
 8003c5a:	4604      	mov	r4, r0
 8003c5c:	460d      	mov	r5, r1
 8003c5e:	4602      	mov	r2, r0
 8003c60:	460b      	mov	r3, r1
 8003c62:	4630      	mov	r0, r6
 8003c64:	4639      	mov	r1, r7
 8003c66:	f7fc fabb 	bl	80001e0 <__aeabi_dsub>
 8003c6a:	4602      	mov	r2, r0
 8003c6c:	460b      	mov	r3, r1
 8003c6e:	4680      	mov	r8, r0
 8003c70:	4689      	mov	r9, r1
 8003c72:	4630      	mov	r0, r6
 8003c74:	4639      	mov	r1, r7
 8003c76:	f7fc fab3 	bl	80001e0 <__aeabi_dsub>
 8003c7a:	4622      	mov	r2, r4
 8003c7c:	462b      	mov	r3, r5
 8003c7e:	f7fc faaf 	bl	80001e0 <__aeabi_dsub>
 8003c82:	a343      	add	r3, pc, #268	; (adr r3, 8003d90 <__ieee754_rem_pio2+0x318>)
 8003c84:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003c88:	4604      	mov	r4, r0
 8003c8a:	460d      	mov	r5, r1
 8003c8c:	ec51 0b18 	vmov	r0, r1, d8
 8003c90:	f7fc fc5e 	bl	8000550 <__aeabi_dmul>
 8003c94:	4622      	mov	r2, r4
 8003c96:	462b      	mov	r3, r5
 8003c98:	f7fc faa2 	bl	80001e0 <__aeabi_dsub>
 8003c9c:	4602      	mov	r2, r0
 8003c9e:	460b      	mov	r3, r1
 8003ca0:	4604      	mov	r4, r0
 8003ca2:	460d      	mov	r5, r1
 8003ca4:	4640      	mov	r0, r8
 8003ca6:	4649      	mov	r1, r9
 8003ca8:	f7fc fa9a 	bl	80001e0 <__aeabi_dsub>
 8003cac:	9a03      	ldr	r2, [sp, #12]
 8003cae:	f3c1 530a 	ubfx	r3, r1, #20, #11
 8003cb2:	1ad3      	subs	r3, r2, r3
 8003cb4:	2b31      	cmp	r3, #49	; 0x31
 8003cb6:	dc24      	bgt.n	8003d02 <__ieee754_rem_pio2+0x28a>
 8003cb8:	e9ca 0100 	strd	r0, r1, [sl]
 8003cbc:	4646      	mov	r6, r8
 8003cbe:	464f      	mov	r7, r9
 8003cc0:	e9da 8900 	ldrd	r8, r9, [sl]
 8003cc4:	4630      	mov	r0, r6
 8003cc6:	4642      	mov	r2, r8
 8003cc8:	464b      	mov	r3, r9
 8003cca:	4639      	mov	r1, r7
 8003ccc:	f7fc fa88 	bl	80001e0 <__aeabi_dsub>
 8003cd0:	462b      	mov	r3, r5
 8003cd2:	4622      	mov	r2, r4
 8003cd4:	f7fc fa84 	bl	80001e0 <__aeabi_dsub>
 8003cd8:	9b02      	ldr	r3, [sp, #8]
 8003cda:	2b00      	cmp	r3, #0
 8003cdc:	e9ca 0102 	strd	r0, r1, [sl, #8]
 8003ce0:	f6bf af0a 	bge.w	8003af8 <__ieee754_rem_pio2+0x80>
 8003ce4:	f109 4300 	add.w	r3, r9, #2147483648	; 0x80000000
 8003ce8:	f8ca 3004 	str.w	r3, [sl, #4]
 8003cec:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 8003cf0:	f8ca 8000 	str.w	r8, [sl]
 8003cf4:	f8ca 0008 	str.w	r0, [sl, #8]
 8003cf8:	f8ca 300c 	str.w	r3, [sl, #12]
 8003cfc:	f1cb 0b00 	rsb	fp, fp, #0
 8003d00:	e6fa      	b.n	8003af8 <__ieee754_rem_pio2+0x80>
 8003d02:	a327      	add	r3, pc, #156	; (adr r3, 8003da0 <__ieee754_rem_pio2+0x328>)
 8003d04:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003d08:	ec51 0b18 	vmov	r0, r1, d8
 8003d0c:	f7fc fc20 	bl	8000550 <__aeabi_dmul>
 8003d10:	4604      	mov	r4, r0
 8003d12:	460d      	mov	r5, r1
 8003d14:	4602      	mov	r2, r0
 8003d16:	460b      	mov	r3, r1
 8003d18:	4640      	mov	r0, r8
 8003d1a:	4649      	mov	r1, r9
 8003d1c:	f7fc fa60 	bl	80001e0 <__aeabi_dsub>
 8003d20:	4602      	mov	r2, r0
 8003d22:	460b      	mov	r3, r1
 8003d24:	4606      	mov	r6, r0
 8003d26:	460f      	mov	r7, r1
 8003d28:	4640      	mov	r0, r8
 8003d2a:	4649      	mov	r1, r9
 8003d2c:	f7fc fa58 	bl	80001e0 <__aeabi_dsub>
 8003d30:	4622      	mov	r2, r4
 8003d32:	462b      	mov	r3, r5
 8003d34:	f7fc fa54 	bl	80001e0 <__aeabi_dsub>
 8003d38:	a31b      	add	r3, pc, #108	; (adr r3, 8003da8 <__ieee754_rem_pio2+0x330>)
 8003d3a:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003d3e:	4604      	mov	r4, r0
 8003d40:	460d      	mov	r5, r1
 8003d42:	ec51 0b18 	vmov	r0, r1, d8
 8003d46:	f7fc fc03 	bl	8000550 <__aeabi_dmul>
 8003d4a:	4622      	mov	r2, r4
 8003d4c:	462b      	mov	r3, r5
 8003d4e:	f7fc fa47 	bl	80001e0 <__aeabi_dsub>
 8003d52:	4604      	mov	r4, r0
 8003d54:	460d      	mov	r5, r1
 8003d56:	e75f      	b.n	8003c18 <__ieee754_rem_pio2+0x1a0>
 8003d58:	4b1b      	ldr	r3, [pc, #108]	; (8003dc8 <__ieee754_rem_pio2+0x350>)
 8003d5a:	4598      	cmp	r8, r3
 8003d5c:	dd36      	ble.n	8003dcc <__ieee754_rem_pio2+0x354>
 8003d5e:	ee10 2a10 	vmov	r2, s0
 8003d62:	462b      	mov	r3, r5
 8003d64:	4620      	mov	r0, r4
 8003d66:	4629      	mov	r1, r5
 8003d68:	f7fc fa3a 	bl	80001e0 <__aeabi_dsub>
 8003d6c:	e9ca 0102 	strd	r0, r1, [sl, #8]
 8003d70:	e9ca 0100 	strd	r0, r1, [sl]
 8003d74:	e694      	b.n	8003aa0 <__ieee754_rem_pio2+0x28>
 8003d76:	bf00      	nop
 8003d78:	54400000 	.word	0x54400000
 8003d7c:	3ff921fb 	.word	0x3ff921fb
 8003d80:	1a626331 	.word	0x1a626331
 8003d84:	3dd0b461 	.word	0x3dd0b461
 8003d88:	1a600000 	.word	0x1a600000
 8003d8c:	3dd0b461 	.word	0x3dd0b461
 8003d90:	2e037073 	.word	0x2e037073
 8003d94:	3ba3198a 	.word	0x3ba3198a
 8003d98:	6dc9c883 	.word	0x6dc9c883
 8003d9c:	3fe45f30 	.word	0x3fe45f30
 8003da0:	2e000000 	.word	0x2e000000
 8003da4:	3ba3198a 	.word	0x3ba3198a
 8003da8:	252049c1 	.word	0x252049c1
 8003dac:	397b839a 	.word	0x397b839a
 8003db0:	3fe921fb 	.word	0x3fe921fb
 8003db4:	4002d97b 	.word	0x4002d97b
 8003db8:	3ff921fb 	.word	0x3ff921fb
 8003dbc:	413921fb 	.word	0x413921fb
 8003dc0:	3fe00000 	.word	0x3fe00000
 8003dc4:	08004c0c 	.word	0x08004c0c
 8003dc8:	7fefffff 	.word	0x7fefffff
 8003dcc:	ea4f 5428 	mov.w	r4, r8, asr #20
 8003dd0:	f2a4 4416 	subw	r4, r4, #1046	; 0x416
 8003dd4:	ee10 0a10 	vmov	r0, s0
 8003dd8:	eba8 5104 	sub.w	r1, r8, r4, lsl #20
 8003ddc:	ee10 6a10 	vmov	r6, s0
 8003de0:	460f      	mov	r7, r1
 8003de2:	f7fc fe65 	bl	8000ab0 <__aeabi_d2iz>
 8003de6:	f7fc fb49 	bl	800047c <__aeabi_i2d>
 8003dea:	4602      	mov	r2, r0
 8003dec:	460b      	mov	r3, r1
 8003dee:	4630      	mov	r0, r6
 8003df0:	4639      	mov	r1, r7
 8003df2:	e9cd 2304 	strd	r2, r3, [sp, #16]
 8003df6:	f7fc f9f3 	bl	80001e0 <__aeabi_dsub>
 8003dfa:	4b23      	ldr	r3, [pc, #140]	; (8003e88 <__ieee754_rem_pio2+0x410>)
 8003dfc:	2200      	movs	r2, #0
 8003dfe:	f7fc fba7 	bl	8000550 <__aeabi_dmul>
 8003e02:	460f      	mov	r7, r1
 8003e04:	4606      	mov	r6, r0
 8003e06:	f7fc fe53 	bl	8000ab0 <__aeabi_d2iz>
 8003e0a:	f7fc fb37 	bl	800047c <__aeabi_i2d>
 8003e0e:	4602      	mov	r2, r0
 8003e10:	460b      	mov	r3, r1
 8003e12:	4630      	mov	r0, r6
 8003e14:	4639      	mov	r1, r7
 8003e16:	e9cd 2306 	strd	r2, r3, [sp, #24]
 8003e1a:	f7fc f9e1 	bl	80001e0 <__aeabi_dsub>
 8003e1e:	4b1a      	ldr	r3, [pc, #104]	; (8003e88 <__ieee754_rem_pio2+0x410>)
 8003e20:	2200      	movs	r2, #0
 8003e22:	f7fc fb95 	bl	8000550 <__aeabi_dmul>
 8003e26:	e9cd 0108 	strd	r0, r1, [sp, #32]
 8003e2a:	ad04      	add	r5, sp, #16
 8003e2c:	f04f 0803 	mov.w	r8, #3
 8003e30:	46a9      	mov	r9, r5
 8003e32:	2600      	movs	r6, #0
 8003e34:	2700      	movs	r7, #0
 8003e36:	4632      	mov	r2, r6
 8003e38:	463b      	mov	r3, r7
 8003e3a:	e9d5 0104 	ldrd	r0, r1, [r5, #16]
 8003e3e:	46c3      	mov	fp, r8
 8003e40:	3d08      	subs	r5, #8
 8003e42:	f108 38ff 	add.w	r8, r8, #4294967295	; 0xffffffff
 8003e46:	f7fc fdeb 	bl	8000a20 <__aeabi_dcmpeq>
 8003e4a:	2800      	cmp	r0, #0
 8003e4c:	d1f3      	bne.n	8003e36 <__ieee754_rem_pio2+0x3be>
 8003e4e:	4b0f      	ldr	r3, [pc, #60]	; (8003e8c <__ieee754_rem_pio2+0x414>)
 8003e50:	9301      	str	r3, [sp, #4]
 8003e52:	2302      	movs	r3, #2
 8003e54:	9300      	str	r3, [sp, #0]
 8003e56:	4622      	mov	r2, r4
 8003e58:	465b      	mov	r3, fp
 8003e5a:	4651      	mov	r1, sl
 8003e5c:	4648      	mov	r0, r9
 8003e5e:	f000 f993 	bl	8004188 <__kernel_rem_pio2>
 8003e62:	9b02      	ldr	r3, [sp, #8]
 8003e64:	2b00      	cmp	r3, #0
 8003e66:	4683      	mov	fp, r0
 8003e68:	f6bf ae46 	bge.w	8003af8 <__ieee754_rem_pio2+0x80>
 8003e6c:	e9da 2100 	ldrd	r2, r1, [sl]
 8003e70:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 8003e74:	e9ca 2300 	strd	r2, r3, [sl]
 8003e78:	e9da 2102 	ldrd	r2, r1, [sl, #8]
 8003e7c:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 8003e80:	e9ca 2302 	strd	r2, r3, [sl, #8]
 8003e84:	e73a      	b.n	8003cfc <__ieee754_rem_pio2+0x284>
 8003e86:	bf00      	nop
 8003e88:	41700000 	.word	0x41700000
 8003e8c:	08004c8c 	.word	0x08004c8c

08003e90 <__ieee754_sqrt>:
 8003e90:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8003e94:	ec55 4b10 	vmov	r4, r5, d0
 8003e98:	4e55      	ldr	r6, [pc, #340]	; (8003ff0 <__ieee754_sqrt+0x160>)
 8003e9a:	43ae      	bics	r6, r5
 8003e9c:	ee10 0a10 	vmov	r0, s0
 8003ea0:	ee10 3a10 	vmov	r3, s0
 8003ea4:	462a      	mov	r2, r5
 8003ea6:	4629      	mov	r1, r5
 8003ea8:	d110      	bne.n	8003ecc <__ieee754_sqrt+0x3c>
 8003eaa:	ee10 2a10 	vmov	r2, s0
 8003eae:	462b      	mov	r3, r5
 8003eb0:	f7fc fb4e 	bl	8000550 <__aeabi_dmul>
 8003eb4:	4602      	mov	r2, r0
 8003eb6:	460b      	mov	r3, r1
 8003eb8:	4620      	mov	r0, r4
 8003eba:	4629      	mov	r1, r5
 8003ebc:	f7fc f992 	bl	80001e4 <__adddf3>
 8003ec0:	4604      	mov	r4, r0
 8003ec2:	460d      	mov	r5, r1
 8003ec4:	ec45 4b10 	vmov	d0, r4, r5
 8003ec8:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8003ecc:	2d00      	cmp	r5, #0
 8003ece:	dc10      	bgt.n	8003ef2 <__ieee754_sqrt+0x62>
 8003ed0:	f025 4600 	bic.w	r6, r5, #2147483648	; 0x80000000
 8003ed4:	4330      	orrs	r0, r6
 8003ed6:	d0f5      	beq.n	8003ec4 <__ieee754_sqrt+0x34>
 8003ed8:	b15d      	cbz	r5, 8003ef2 <__ieee754_sqrt+0x62>
 8003eda:	ee10 2a10 	vmov	r2, s0
 8003ede:	462b      	mov	r3, r5
 8003ee0:	ee10 0a10 	vmov	r0, s0
 8003ee4:	f7fc f97c 	bl	80001e0 <__aeabi_dsub>
 8003ee8:	4602      	mov	r2, r0
 8003eea:	460b      	mov	r3, r1
 8003eec:	f7fc fc5a 	bl	80007a4 <__aeabi_ddiv>
 8003ef0:	e7e6      	b.n	8003ec0 <__ieee754_sqrt+0x30>
 8003ef2:	1512      	asrs	r2, r2, #20
 8003ef4:	d074      	beq.n	8003fe0 <__ieee754_sqrt+0x150>
 8003ef6:	07d4      	lsls	r4, r2, #31
 8003ef8:	f3c1 0113 	ubfx	r1, r1, #0, #20
 8003efc:	f2a2 37ff 	subw	r7, r2, #1023	; 0x3ff
 8003f00:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8003f04:	bf5e      	ittt	pl
 8003f06:	0fda      	lsrpl	r2, r3, #31
 8003f08:	005b      	lslpl	r3, r3, #1
 8003f0a:	eb02 0141 	addpl.w	r1, r2, r1, lsl #1
 8003f0e:	2400      	movs	r4, #0
 8003f10:	0fda      	lsrs	r2, r3, #31
 8003f12:	eb02 0141 	add.w	r1, r2, r1, lsl #1
 8003f16:	107f      	asrs	r7, r7, #1
 8003f18:	005b      	lsls	r3, r3, #1
 8003f1a:	2516      	movs	r5, #22
 8003f1c:	4620      	mov	r0, r4
 8003f1e:	f44f 1200 	mov.w	r2, #2097152	; 0x200000
 8003f22:	1886      	adds	r6, r0, r2
 8003f24:	428e      	cmp	r6, r1
 8003f26:	bfde      	ittt	le
 8003f28:	1b89      	suble	r1, r1, r6
 8003f2a:	18b0      	addle	r0, r6, r2
 8003f2c:	18a4      	addle	r4, r4, r2
 8003f2e:	0049      	lsls	r1, r1, #1
 8003f30:	3d01      	subs	r5, #1
 8003f32:	eb01 71d3 	add.w	r1, r1, r3, lsr #31
 8003f36:	ea4f 0252 	mov.w	r2, r2, lsr #1
 8003f3a:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8003f3e:	d1f0      	bne.n	8003f22 <__ieee754_sqrt+0x92>
 8003f40:	462a      	mov	r2, r5
 8003f42:	f04f 0e20 	mov.w	lr, #32
 8003f46:	f04f 4600 	mov.w	r6, #2147483648	; 0x80000000
 8003f4a:	4281      	cmp	r1, r0
 8003f4c:	eb06 0c05 	add.w	ip, r6, r5
 8003f50:	dc02      	bgt.n	8003f58 <__ieee754_sqrt+0xc8>
 8003f52:	d113      	bne.n	8003f7c <__ieee754_sqrt+0xec>
 8003f54:	459c      	cmp	ip, r3
 8003f56:	d811      	bhi.n	8003f7c <__ieee754_sqrt+0xec>
 8003f58:	f1bc 0f00 	cmp.w	ip, #0
 8003f5c:	eb0c 0506 	add.w	r5, ip, r6
 8003f60:	da43      	bge.n	8003fea <__ieee754_sqrt+0x15a>
 8003f62:	2d00      	cmp	r5, #0
 8003f64:	db41      	blt.n	8003fea <__ieee754_sqrt+0x15a>
 8003f66:	f100 0801 	add.w	r8, r0, #1
 8003f6a:	1a09      	subs	r1, r1, r0
 8003f6c:	459c      	cmp	ip, r3
 8003f6e:	bf88      	it	hi
 8003f70:	f101 31ff 	addhi.w	r1, r1, #4294967295	; 0xffffffff
 8003f74:	eba3 030c 	sub.w	r3, r3, ip
 8003f78:	4432      	add	r2, r6
 8003f7a:	4640      	mov	r0, r8
 8003f7c:	ea4f 7cd3 	mov.w	ip, r3, lsr #31
 8003f80:	f1be 0e01 	subs.w	lr, lr, #1
 8003f84:	eb0c 0141 	add.w	r1, ip, r1, lsl #1
 8003f88:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8003f8c:	ea4f 0656 	mov.w	r6, r6, lsr #1
 8003f90:	d1db      	bne.n	8003f4a <__ieee754_sqrt+0xba>
 8003f92:	430b      	orrs	r3, r1
 8003f94:	d006      	beq.n	8003fa4 <__ieee754_sqrt+0x114>
 8003f96:	1c50      	adds	r0, r2, #1
 8003f98:	bf13      	iteet	ne
 8003f9a:	3201      	addne	r2, #1
 8003f9c:	3401      	addeq	r4, #1
 8003f9e:	4672      	moveq	r2, lr
 8003fa0:	f022 0201 	bicne.w	r2, r2, #1
 8003fa4:	1063      	asrs	r3, r4, #1
 8003fa6:	0852      	lsrs	r2, r2, #1
 8003fa8:	07e1      	lsls	r1, r4, #31
 8003faa:	f103 537f 	add.w	r3, r3, #1069547520	; 0x3fc00000
 8003fae:	f503 1300 	add.w	r3, r3, #2097152	; 0x200000
 8003fb2:	bf48      	it	mi
 8003fb4:	f042 4200 	orrmi.w	r2, r2, #2147483648	; 0x80000000
 8003fb8:	eb03 5507 	add.w	r5, r3, r7, lsl #20
 8003fbc:	4614      	mov	r4, r2
 8003fbe:	e781      	b.n	8003ec4 <__ieee754_sqrt+0x34>
 8003fc0:	0ad9      	lsrs	r1, r3, #11
 8003fc2:	3815      	subs	r0, #21
 8003fc4:	055b      	lsls	r3, r3, #21
 8003fc6:	2900      	cmp	r1, #0
 8003fc8:	d0fa      	beq.n	8003fc0 <__ieee754_sqrt+0x130>
 8003fca:	02cd      	lsls	r5, r1, #11
 8003fcc:	d50a      	bpl.n	8003fe4 <__ieee754_sqrt+0x154>
 8003fce:	f1c2 0420 	rsb	r4, r2, #32
 8003fd2:	fa23 f404 	lsr.w	r4, r3, r4
 8003fd6:	1e55      	subs	r5, r2, #1
 8003fd8:	4093      	lsls	r3, r2
 8003fda:	4321      	orrs	r1, r4
 8003fdc:	1b42      	subs	r2, r0, r5
 8003fde:	e78a      	b.n	8003ef6 <__ieee754_sqrt+0x66>
 8003fe0:	4610      	mov	r0, r2
 8003fe2:	e7f0      	b.n	8003fc6 <__ieee754_sqrt+0x136>
 8003fe4:	0049      	lsls	r1, r1, #1
 8003fe6:	3201      	adds	r2, #1
 8003fe8:	e7ef      	b.n	8003fca <__ieee754_sqrt+0x13a>
 8003fea:	4680      	mov	r8, r0
 8003fec:	e7bd      	b.n	8003f6a <__ieee754_sqrt+0xda>
 8003fee:	bf00      	nop
 8003ff0:	7ff00000 	.word	0x7ff00000
 8003ff4:	00000000 	.word	0x00000000

08003ff8 <__kernel_cos>:
 8003ff8:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8003ffc:	ec57 6b10 	vmov	r6, r7, d0
 8004000:	f027 4800 	bic.w	r8, r7, #2147483648	; 0x80000000
 8004004:	f1b8 5f79 	cmp.w	r8, #1044381696	; 0x3e400000
 8004008:	ed8d 1b00 	vstr	d1, [sp]
 800400c:	da07      	bge.n	800401e <__kernel_cos+0x26>
 800400e:	ee10 0a10 	vmov	r0, s0
 8004012:	4639      	mov	r1, r7
 8004014:	f7fc fd4c 	bl	8000ab0 <__aeabi_d2iz>
 8004018:	2800      	cmp	r0, #0
 800401a:	f000 8088 	beq.w	800412e <__kernel_cos+0x136>
 800401e:	4632      	mov	r2, r6
 8004020:	463b      	mov	r3, r7
 8004022:	4630      	mov	r0, r6
 8004024:	4639      	mov	r1, r7
 8004026:	f7fc fa93 	bl	8000550 <__aeabi_dmul>
 800402a:	4b51      	ldr	r3, [pc, #324]	; (8004170 <__kernel_cos+0x178>)
 800402c:	2200      	movs	r2, #0
 800402e:	4604      	mov	r4, r0
 8004030:	460d      	mov	r5, r1
 8004032:	f7fc fa8d 	bl	8000550 <__aeabi_dmul>
 8004036:	a340      	add	r3, pc, #256	; (adr r3, 8004138 <__kernel_cos+0x140>)
 8004038:	e9d3 2300 	ldrd	r2, r3, [r3]
 800403c:	4682      	mov	sl, r0
 800403e:	468b      	mov	fp, r1
 8004040:	4620      	mov	r0, r4
 8004042:	4629      	mov	r1, r5
 8004044:	f7fc fa84 	bl	8000550 <__aeabi_dmul>
 8004048:	a33d      	add	r3, pc, #244	; (adr r3, 8004140 <__kernel_cos+0x148>)
 800404a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800404e:	f7fc f8c9 	bl	80001e4 <__adddf3>
 8004052:	4622      	mov	r2, r4
 8004054:	462b      	mov	r3, r5
 8004056:	f7fc fa7b 	bl	8000550 <__aeabi_dmul>
 800405a:	a33b      	add	r3, pc, #236	; (adr r3, 8004148 <__kernel_cos+0x150>)
 800405c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004060:	f7fc f8be 	bl	80001e0 <__aeabi_dsub>
 8004064:	4622      	mov	r2, r4
 8004066:	462b      	mov	r3, r5
 8004068:	f7fc fa72 	bl	8000550 <__aeabi_dmul>
 800406c:	a338      	add	r3, pc, #224	; (adr r3, 8004150 <__kernel_cos+0x158>)
 800406e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004072:	f7fc f8b7 	bl	80001e4 <__adddf3>
 8004076:	4622      	mov	r2, r4
 8004078:	462b      	mov	r3, r5
 800407a:	f7fc fa69 	bl	8000550 <__aeabi_dmul>
 800407e:	a336      	add	r3, pc, #216	; (adr r3, 8004158 <__kernel_cos+0x160>)
 8004080:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004084:	f7fc f8ac 	bl	80001e0 <__aeabi_dsub>
 8004088:	4622      	mov	r2, r4
 800408a:	462b      	mov	r3, r5
 800408c:	f7fc fa60 	bl	8000550 <__aeabi_dmul>
 8004090:	a333      	add	r3, pc, #204	; (adr r3, 8004160 <__kernel_cos+0x168>)
 8004092:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004096:	f7fc f8a5 	bl	80001e4 <__adddf3>
 800409a:	4622      	mov	r2, r4
 800409c:	462b      	mov	r3, r5
 800409e:	f7fc fa57 	bl	8000550 <__aeabi_dmul>
 80040a2:	4622      	mov	r2, r4
 80040a4:	462b      	mov	r3, r5
 80040a6:	f7fc fa53 	bl	8000550 <__aeabi_dmul>
 80040aa:	e9dd 2300 	ldrd	r2, r3, [sp]
 80040ae:	4604      	mov	r4, r0
 80040b0:	460d      	mov	r5, r1
 80040b2:	4630      	mov	r0, r6
 80040b4:	4639      	mov	r1, r7
 80040b6:	f7fc fa4b 	bl	8000550 <__aeabi_dmul>
 80040ba:	460b      	mov	r3, r1
 80040bc:	4602      	mov	r2, r0
 80040be:	4629      	mov	r1, r5
 80040c0:	4620      	mov	r0, r4
 80040c2:	f7fc f88d 	bl	80001e0 <__aeabi_dsub>
 80040c6:	4b2b      	ldr	r3, [pc, #172]	; (8004174 <__kernel_cos+0x17c>)
 80040c8:	4598      	cmp	r8, r3
 80040ca:	4606      	mov	r6, r0
 80040cc:	460f      	mov	r7, r1
 80040ce:	dc10      	bgt.n	80040f2 <__kernel_cos+0xfa>
 80040d0:	4602      	mov	r2, r0
 80040d2:	460b      	mov	r3, r1
 80040d4:	4650      	mov	r0, sl
 80040d6:	4659      	mov	r1, fp
 80040d8:	f7fc f882 	bl	80001e0 <__aeabi_dsub>
 80040dc:	460b      	mov	r3, r1
 80040de:	4926      	ldr	r1, [pc, #152]	; (8004178 <__kernel_cos+0x180>)
 80040e0:	4602      	mov	r2, r0
 80040e2:	2000      	movs	r0, #0
 80040e4:	f7fc f87c 	bl	80001e0 <__aeabi_dsub>
 80040e8:	ec41 0b10 	vmov	d0, r0, r1
 80040ec:	b003      	add	sp, #12
 80040ee:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80040f2:	4b22      	ldr	r3, [pc, #136]	; (800417c <__kernel_cos+0x184>)
 80040f4:	4920      	ldr	r1, [pc, #128]	; (8004178 <__kernel_cos+0x180>)
 80040f6:	4598      	cmp	r8, r3
 80040f8:	bfcc      	ite	gt
 80040fa:	4d21      	ldrgt	r5, [pc, #132]	; (8004180 <__kernel_cos+0x188>)
 80040fc:	f5a8 1500 	suble.w	r5, r8, #2097152	; 0x200000
 8004100:	2400      	movs	r4, #0
 8004102:	4622      	mov	r2, r4
 8004104:	462b      	mov	r3, r5
 8004106:	2000      	movs	r0, #0
 8004108:	f7fc f86a 	bl	80001e0 <__aeabi_dsub>
 800410c:	4622      	mov	r2, r4
 800410e:	4680      	mov	r8, r0
 8004110:	4689      	mov	r9, r1
 8004112:	462b      	mov	r3, r5
 8004114:	4650      	mov	r0, sl
 8004116:	4659      	mov	r1, fp
 8004118:	f7fc f862 	bl	80001e0 <__aeabi_dsub>
 800411c:	4632      	mov	r2, r6
 800411e:	463b      	mov	r3, r7
 8004120:	f7fc f85e 	bl	80001e0 <__aeabi_dsub>
 8004124:	4602      	mov	r2, r0
 8004126:	460b      	mov	r3, r1
 8004128:	4640      	mov	r0, r8
 800412a:	4649      	mov	r1, r9
 800412c:	e7da      	b.n	80040e4 <__kernel_cos+0xec>
 800412e:	ed9f 0b0e 	vldr	d0, [pc, #56]	; 8004168 <__kernel_cos+0x170>
 8004132:	e7db      	b.n	80040ec <__kernel_cos+0xf4>
 8004134:	f3af 8000 	nop.w
 8004138:	be8838d4 	.word	0xbe8838d4
 800413c:	bda8fae9 	.word	0xbda8fae9
 8004140:	bdb4b1c4 	.word	0xbdb4b1c4
 8004144:	3e21ee9e 	.word	0x3e21ee9e
 8004148:	809c52ad 	.word	0x809c52ad
 800414c:	3e927e4f 	.word	0x3e927e4f
 8004150:	19cb1590 	.word	0x19cb1590
 8004154:	3efa01a0 	.word	0x3efa01a0
 8004158:	16c15177 	.word	0x16c15177
 800415c:	3f56c16c 	.word	0x3f56c16c
 8004160:	5555554c 	.word	0x5555554c
 8004164:	3fa55555 	.word	0x3fa55555
 8004168:	00000000 	.word	0x00000000
 800416c:	3ff00000 	.word	0x3ff00000
 8004170:	3fe00000 	.word	0x3fe00000
 8004174:	3fd33332 	.word	0x3fd33332
 8004178:	3ff00000 	.word	0x3ff00000
 800417c:	3fe90000 	.word	0x3fe90000
 8004180:	3fd20000 	.word	0x3fd20000
 8004184:	00000000 	.word	0x00000000

08004188 <__kernel_rem_pio2>:
 8004188:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800418c:	ed2d 8b02 	vpush	{d8}
 8004190:	f5ad 7d1b 	sub.w	sp, sp, #620	; 0x26c
 8004194:	f112 0f14 	cmn.w	r2, #20
 8004198:	9308      	str	r3, [sp, #32]
 800419a:	9101      	str	r1, [sp, #4]
 800419c:	4bc4      	ldr	r3, [pc, #784]	; (80044b0 <__kernel_rem_pio2+0x328>)
 800419e:	99a6      	ldr	r1, [sp, #664]	; 0x298
 80041a0:	900b      	str	r0, [sp, #44]	; 0x2c
 80041a2:	f853 3021 	ldr.w	r3, [r3, r1, lsl #2]
 80041a6:	9302      	str	r3, [sp, #8]
 80041a8:	9b08      	ldr	r3, [sp, #32]
 80041aa:	f103 33ff 	add.w	r3, r3, #4294967295	; 0xffffffff
 80041ae:	bfa8      	it	ge
 80041b0:	1ed4      	subge	r4, r2, #3
 80041b2:	9306      	str	r3, [sp, #24]
 80041b4:	bfb2      	itee	lt
 80041b6:	2400      	movlt	r4, #0
 80041b8:	2318      	movge	r3, #24
 80041ba:	fb94 f4f3 	sdivge	r4, r4, r3
 80041be:	f06f 0317 	mvn.w	r3, #23
 80041c2:	fb04 3303 	mla	r3, r4, r3, r3
 80041c6:	eb03 0a02 	add.w	sl, r3, r2
 80041ca:	9b02      	ldr	r3, [sp, #8]
 80041cc:	9a06      	ldr	r2, [sp, #24]
 80041ce:	ed9f 8bb4 	vldr	d8, [pc, #720]	; 80044a0 <__kernel_rem_pio2+0x318>
 80041d2:	eb03 0802 	add.w	r8, r3, r2
 80041d6:	9ba7      	ldr	r3, [sp, #668]	; 0x29c
 80041d8:	1aa7      	subs	r7, r4, r2
 80041da:	ae22      	add	r6, sp, #136	; 0x88
 80041dc:	eb03 0987 	add.w	r9, r3, r7, lsl #2
 80041e0:	2500      	movs	r5, #0
 80041e2:	4545      	cmp	r5, r8
 80041e4:	dd13      	ble.n	800420e <__kernel_rem_pio2+0x86>
 80041e6:	9b08      	ldr	r3, [sp, #32]
 80041e8:	ed9f 8bad 	vldr	d8, [pc, #692]	; 80044a0 <__kernel_rem_pio2+0x318>
 80041ec:	aa22      	add	r2, sp, #136	; 0x88
 80041ee:	eb02 05c3 	add.w	r5, r2, r3, lsl #3
 80041f2:	f50d 7be4 	add.w	fp, sp, #456	; 0x1c8
 80041f6:	f04f 0800 	mov.w	r8, #0
 80041fa:	9b02      	ldr	r3, [sp, #8]
 80041fc:	4598      	cmp	r8, r3
 80041fe:	dc2f      	bgt.n	8004260 <__kernel_rem_pio2+0xd8>
 8004200:	ed8d 8b04 	vstr	d8, [sp, #16]
 8004204:	f8dd 902c 	ldr.w	r9, [sp, #44]	; 0x2c
 8004208:	462f      	mov	r7, r5
 800420a:	2600      	movs	r6, #0
 800420c:	e01b      	b.n	8004246 <__kernel_rem_pio2+0xbe>
 800420e:	42ef      	cmn	r7, r5
 8004210:	d407      	bmi.n	8004222 <__kernel_rem_pio2+0x9a>
 8004212:	f859 0025 	ldr.w	r0, [r9, r5, lsl #2]
 8004216:	f7fc f931 	bl	800047c <__aeabi_i2d>
 800421a:	e8e6 0102 	strd	r0, r1, [r6], #8
 800421e:	3501      	adds	r5, #1
 8004220:	e7df      	b.n	80041e2 <__kernel_rem_pio2+0x5a>
 8004222:	ec51 0b18 	vmov	r0, r1, d8
 8004226:	e7f8      	b.n	800421a <__kernel_rem_pio2+0x92>
 8004228:	e9d7 2300 	ldrd	r2, r3, [r7]
 800422c:	e8f9 0102 	ldrd	r0, r1, [r9], #8
 8004230:	f7fc f98e 	bl	8000550 <__aeabi_dmul>
 8004234:	4602      	mov	r2, r0
 8004236:	460b      	mov	r3, r1
 8004238:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800423c:	f7fb ffd2 	bl	80001e4 <__adddf3>
 8004240:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8004244:	3601      	adds	r6, #1
 8004246:	9b06      	ldr	r3, [sp, #24]
 8004248:	429e      	cmp	r6, r3
 800424a:	f1a7 0708 	sub.w	r7, r7, #8
 800424e:	ddeb      	ble.n	8004228 <__kernel_rem_pio2+0xa0>
 8004250:	ed9d 7b04 	vldr	d7, [sp, #16]
 8004254:	f108 0801 	add.w	r8, r8, #1
 8004258:	ecab 7b02 	vstmia	fp!, {d7}
 800425c:	3508      	adds	r5, #8
 800425e:	e7cc      	b.n	80041fa <__kernel_rem_pio2+0x72>
 8004260:	9b02      	ldr	r3, [sp, #8]
 8004262:	aa0e      	add	r2, sp, #56	; 0x38
 8004264:	eb02 0383 	add.w	r3, r2, r3, lsl #2
 8004268:	930d      	str	r3, [sp, #52]	; 0x34
 800426a:	9ba7      	ldr	r3, [sp, #668]	; 0x29c
 800426c:	eb03 0384 	add.w	r3, r3, r4, lsl #2
 8004270:	9c02      	ldr	r4, [sp, #8]
 8004272:	930c      	str	r3, [sp, #48]	; 0x30
 8004274:	00e3      	lsls	r3, r4, #3
 8004276:	930a      	str	r3, [sp, #40]	; 0x28
 8004278:	ab9a      	add	r3, sp, #616	; 0x268
 800427a:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 800427e:	e953 6728 	ldrd	r6, r7, [r3, #-160]	; 0xa0
 8004282:	f10d 0838 	add.w	r8, sp, #56	; 0x38
 8004286:	ab72      	add	r3, sp, #456	; 0x1c8
 8004288:	eb03 05c4 	add.w	r5, r3, r4, lsl #3
 800428c:	46c3      	mov	fp, r8
 800428e:	46a1      	mov	r9, r4
 8004290:	f1b9 0f00 	cmp.w	r9, #0
 8004294:	f1a5 0508 	sub.w	r5, r5, #8
 8004298:	dc77      	bgt.n	800438a <__kernel_rem_pio2+0x202>
 800429a:	ec47 6b10 	vmov	d0, r6, r7
 800429e:	4650      	mov	r0, sl
 80042a0:	f000 fc12 	bl	8004ac8 <scalbn>
 80042a4:	ec57 6b10 	vmov	r6, r7, d0
 80042a8:	2200      	movs	r2, #0
 80042aa:	f04f 537f 	mov.w	r3, #1069547520	; 0x3fc00000
 80042ae:	ee10 0a10 	vmov	r0, s0
 80042b2:	4639      	mov	r1, r7
 80042b4:	f7fc f94c 	bl	8000550 <__aeabi_dmul>
 80042b8:	ec41 0b10 	vmov	d0, r0, r1
 80042bc:	f000 fb7c 	bl	80049b8 <floor>
 80042c0:	4b7c      	ldr	r3, [pc, #496]	; (80044b4 <__kernel_rem_pio2+0x32c>)
 80042c2:	ec51 0b10 	vmov	r0, r1, d0
 80042c6:	2200      	movs	r2, #0
 80042c8:	f7fc f942 	bl	8000550 <__aeabi_dmul>
 80042cc:	4602      	mov	r2, r0
 80042ce:	460b      	mov	r3, r1
 80042d0:	4630      	mov	r0, r6
 80042d2:	4639      	mov	r1, r7
 80042d4:	f7fb ff84 	bl	80001e0 <__aeabi_dsub>
 80042d8:	460f      	mov	r7, r1
 80042da:	4606      	mov	r6, r0
 80042dc:	f7fc fbe8 	bl	8000ab0 <__aeabi_d2iz>
 80042e0:	9004      	str	r0, [sp, #16]
 80042e2:	f7fc f8cb 	bl	800047c <__aeabi_i2d>
 80042e6:	4602      	mov	r2, r0
 80042e8:	460b      	mov	r3, r1
 80042ea:	4630      	mov	r0, r6
 80042ec:	4639      	mov	r1, r7
 80042ee:	f7fb ff77 	bl	80001e0 <__aeabi_dsub>
 80042f2:	f1ba 0f00 	cmp.w	sl, #0
 80042f6:	4606      	mov	r6, r0
 80042f8:	460f      	mov	r7, r1
 80042fa:	dd6d      	ble.n	80043d8 <__kernel_rem_pio2+0x250>
 80042fc:	1e62      	subs	r2, r4, #1
 80042fe:	ab0e      	add	r3, sp, #56	; 0x38
 8004300:	9d04      	ldr	r5, [sp, #16]
 8004302:	f853 0022 	ldr.w	r0, [r3, r2, lsl #2]
 8004306:	f1ca 0118 	rsb	r1, sl, #24
 800430a:	fa40 f301 	asr.w	r3, r0, r1
 800430e:	441d      	add	r5, r3
 8004310:	408b      	lsls	r3, r1
 8004312:	1ac0      	subs	r0, r0, r3
 8004314:	ab0e      	add	r3, sp, #56	; 0x38
 8004316:	9504      	str	r5, [sp, #16]
 8004318:	f843 0022 	str.w	r0, [r3, r2, lsl #2]
 800431c:	f1ca 0317 	rsb	r3, sl, #23
 8004320:	fa40 fb03 	asr.w	fp, r0, r3
 8004324:	f1bb 0f00 	cmp.w	fp, #0
 8004328:	dd65      	ble.n	80043f6 <__kernel_rem_pio2+0x26e>
 800432a:	9b04      	ldr	r3, [sp, #16]
 800432c:	2200      	movs	r2, #0
 800432e:	3301      	adds	r3, #1
 8004330:	9304      	str	r3, [sp, #16]
 8004332:	4615      	mov	r5, r2
 8004334:	f06f 417f 	mvn.w	r1, #4278190080	; 0xff000000
 8004338:	4294      	cmp	r4, r2
 800433a:	f300 809c 	bgt.w	8004476 <__kernel_rem_pio2+0x2ee>
 800433e:	f1ba 0f00 	cmp.w	sl, #0
 8004342:	dd07      	ble.n	8004354 <__kernel_rem_pio2+0x1cc>
 8004344:	f1ba 0f01 	cmp.w	sl, #1
 8004348:	f000 80c0 	beq.w	80044cc <__kernel_rem_pio2+0x344>
 800434c:	f1ba 0f02 	cmp.w	sl, #2
 8004350:	f000 80c6 	beq.w	80044e0 <__kernel_rem_pio2+0x358>
 8004354:	f1bb 0f02 	cmp.w	fp, #2
 8004358:	d14d      	bne.n	80043f6 <__kernel_rem_pio2+0x26e>
 800435a:	4632      	mov	r2, r6
 800435c:	463b      	mov	r3, r7
 800435e:	4956      	ldr	r1, [pc, #344]	; (80044b8 <__kernel_rem_pio2+0x330>)
 8004360:	2000      	movs	r0, #0
 8004362:	f7fb ff3d 	bl	80001e0 <__aeabi_dsub>
 8004366:	4606      	mov	r6, r0
 8004368:	460f      	mov	r7, r1
 800436a:	2d00      	cmp	r5, #0
 800436c:	d043      	beq.n	80043f6 <__kernel_rem_pio2+0x26e>
 800436e:	4650      	mov	r0, sl
 8004370:	ed9f 0b4d 	vldr	d0, [pc, #308]	; 80044a8 <__kernel_rem_pio2+0x320>
 8004374:	f000 fba8 	bl	8004ac8 <scalbn>
 8004378:	4630      	mov	r0, r6
 800437a:	4639      	mov	r1, r7
 800437c:	ec53 2b10 	vmov	r2, r3, d0
 8004380:	f7fb ff2e 	bl	80001e0 <__aeabi_dsub>
 8004384:	4606      	mov	r6, r0
 8004386:	460f      	mov	r7, r1
 8004388:	e035      	b.n	80043f6 <__kernel_rem_pio2+0x26e>
 800438a:	4b4c      	ldr	r3, [pc, #304]	; (80044bc <__kernel_rem_pio2+0x334>)
 800438c:	2200      	movs	r2, #0
 800438e:	4630      	mov	r0, r6
 8004390:	4639      	mov	r1, r7
 8004392:	f7fc f8dd 	bl	8000550 <__aeabi_dmul>
 8004396:	f7fc fb8b 	bl	8000ab0 <__aeabi_d2iz>
 800439a:	f7fc f86f 	bl	800047c <__aeabi_i2d>
 800439e:	4602      	mov	r2, r0
 80043a0:	460b      	mov	r3, r1
 80043a2:	ec43 2b18 	vmov	d8, r2, r3
 80043a6:	4b46      	ldr	r3, [pc, #280]	; (80044c0 <__kernel_rem_pio2+0x338>)
 80043a8:	2200      	movs	r2, #0
 80043aa:	f7fc f8d1 	bl	8000550 <__aeabi_dmul>
 80043ae:	4602      	mov	r2, r0
 80043b0:	460b      	mov	r3, r1
 80043b2:	4630      	mov	r0, r6
 80043b4:	4639      	mov	r1, r7
 80043b6:	f7fb ff13 	bl	80001e0 <__aeabi_dsub>
 80043ba:	f7fc fb79 	bl	8000ab0 <__aeabi_d2iz>
 80043be:	e9d5 2300 	ldrd	r2, r3, [r5]
 80043c2:	f84b 0b04 	str.w	r0, [fp], #4
 80043c6:	ec51 0b18 	vmov	r0, r1, d8
 80043ca:	f7fb ff0b 	bl	80001e4 <__adddf3>
 80043ce:	f109 39ff 	add.w	r9, r9, #4294967295	; 0xffffffff
 80043d2:	4606      	mov	r6, r0
 80043d4:	460f      	mov	r7, r1
 80043d6:	e75b      	b.n	8004290 <__kernel_rem_pio2+0x108>
 80043d8:	d106      	bne.n	80043e8 <__kernel_rem_pio2+0x260>
 80043da:	1e63      	subs	r3, r4, #1
 80043dc:	aa0e      	add	r2, sp, #56	; 0x38
 80043de:	f852 0023 	ldr.w	r0, [r2, r3, lsl #2]
 80043e2:	ea4f 5be0 	mov.w	fp, r0, asr #23
 80043e6:	e79d      	b.n	8004324 <__kernel_rem_pio2+0x19c>
 80043e8:	4b36      	ldr	r3, [pc, #216]	; (80044c4 <__kernel_rem_pio2+0x33c>)
 80043ea:	2200      	movs	r2, #0
 80043ec:	f7fc fb36 	bl	8000a5c <__aeabi_dcmpge>
 80043f0:	2800      	cmp	r0, #0
 80043f2:	d13d      	bne.n	8004470 <__kernel_rem_pio2+0x2e8>
 80043f4:	4683      	mov	fp, r0
 80043f6:	2200      	movs	r2, #0
 80043f8:	2300      	movs	r3, #0
 80043fa:	4630      	mov	r0, r6
 80043fc:	4639      	mov	r1, r7
 80043fe:	f7fc fb0f 	bl	8000a20 <__aeabi_dcmpeq>
 8004402:	2800      	cmp	r0, #0
 8004404:	f000 80c0 	beq.w	8004588 <__kernel_rem_pio2+0x400>
 8004408:	1e65      	subs	r5, r4, #1
 800440a:	462b      	mov	r3, r5
 800440c:	2200      	movs	r2, #0
 800440e:	9902      	ldr	r1, [sp, #8]
 8004410:	428b      	cmp	r3, r1
 8004412:	da6c      	bge.n	80044ee <__kernel_rem_pio2+0x366>
 8004414:	2a00      	cmp	r2, #0
 8004416:	f000 8089 	beq.w	800452c <__kernel_rem_pio2+0x3a4>
 800441a:	ab0e      	add	r3, sp, #56	; 0x38
 800441c:	f1aa 0a18 	sub.w	sl, sl, #24
 8004420:	f853 3025 	ldr.w	r3, [r3, r5, lsl #2]
 8004424:	2b00      	cmp	r3, #0
 8004426:	f000 80ad 	beq.w	8004584 <__kernel_rem_pio2+0x3fc>
 800442a:	4650      	mov	r0, sl
 800442c:	ed9f 0b1e 	vldr	d0, [pc, #120]	; 80044a8 <__kernel_rem_pio2+0x320>
 8004430:	f000 fb4a 	bl	8004ac8 <scalbn>
 8004434:	ab9a      	add	r3, sp, #616	; 0x268
 8004436:	eb03 03c5 	add.w	r3, r3, r5, lsl #3
 800443a:	ec57 6b10 	vmov	r6, r7, d0
 800443e:	00ec      	lsls	r4, r5, #3
 8004440:	f1a3 0898 	sub.w	r8, r3, #152	; 0x98
 8004444:	46aa      	mov	sl, r5
 8004446:	f1ba 0f00 	cmp.w	sl, #0
 800444a:	f280 80d6 	bge.w	80045fa <__kernel_rem_pio2+0x472>
 800444e:	ed9f 8b14 	vldr	d8, [pc, #80]	; 80044a0 <__kernel_rem_pio2+0x318>
 8004452:	462e      	mov	r6, r5
 8004454:	2e00      	cmp	r6, #0
 8004456:	f2c0 8104 	blt.w	8004662 <__kernel_rem_pio2+0x4da>
 800445a:	ab72      	add	r3, sp, #456	; 0x1c8
 800445c:	ed8d 8b06 	vstr	d8, [sp, #24]
 8004460:	f8df a064 	ldr.w	sl, [pc, #100]	; 80044c8 <__kernel_rem_pio2+0x340>
 8004464:	eb03 09c6 	add.w	r9, r3, r6, lsl #3
 8004468:	f04f 0800 	mov.w	r8, #0
 800446c:	1baf      	subs	r7, r5, r6
 800446e:	e0ea      	b.n	8004646 <__kernel_rem_pio2+0x4be>
 8004470:	f04f 0b02 	mov.w	fp, #2
 8004474:	e759      	b.n	800432a <__kernel_rem_pio2+0x1a2>
 8004476:	f8d8 3000 	ldr.w	r3, [r8]
 800447a:	b955      	cbnz	r5, 8004492 <__kernel_rem_pio2+0x30a>
 800447c:	b123      	cbz	r3, 8004488 <__kernel_rem_pio2+0x300>
 800447e:	f1c3 7380 	rsb	r3, r3, #16777216	; 0x1000000
 8004482:	f8c8 3000 	str.w	r3, [r8]
 8004486:	2301      	movs	r3, #1
 8004488:	3201      	adds	r2, #1
 800448a:	f108 0804 	add.w	r8, r8, #4
 800448e:	461d      	mov	r5, r3
 8004490:	e752      	b.n	8004338 <__kernel_rem_pio2+0x1b0>
 8004492:	1acb      	subs	r3, r1, r3
 8004494:	f8c8 3000 	str.w	r3, [r8]
 8004498:	462b      	mov	r3, r5
 800449a:	e7f5      	b.n	8004488 <__kernel_rem_pio2+0x300>
 800449c:	f3af 8000 	nop.w
	...
 80044ac:	3ff00000 	.word	0x3ff00000
 80044b0:	08004dd8 	.word	0x08004dd8
 80044b4:	40200000 	.word	0x40200000
 80044b8:	3ff00000 	.word	0x3ff00000
 80044bc:	3e700000 	.word	0x3e700000
 80044c0:	41700000 	.word	0x41700000
 80044c4:	3fe00000 	.word	0x3fe00000
 80044c8:	08004d98 	.word	0x08004d98
 80044cc:	1e62      	subs	r2, r4, #1
 80044ce:	ab0e      	add	r3, sp, #56	; 0x38
 80044d0:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80044d4:	f3c3 0316 	ubfx	r3, r3, #0, #23
 80044d8:	a90e      	add	r1, sp, #56	; 0x38
 80044da:	f841 3022 	str.w	r3, [r1, r2, lsl #2]
 80044de:	e739      	b.n	8004354 <__kernel_rem_pio2+0x1cc>
 80044e0:	1e62      	subs	r2, r4, #1
 80044e2:	ab0e      	add	r3, sp, #56	; 0x38
 80044e4:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80044e8:	f3c3 0315 	ubfx	r3, r3, #0, #22
 80044ec:	e7f4      	b.n	80044d8 <__kernel_rem_pio2+0x350>
 80044ee:	a90e      	add	r1, sp, #56	; 0x38
 80044f0:	f851 1023 	ldr.w	r1, [r1, r3, lsl #2]
 80044f4:	3b01      	subs	r3, #1
 80044f6:	430a      	orrs	r2, r1
 80044f8:	e789      	b.n	800440e <__kernel_rem_pio2+0x286>
 80044fa:	3301      	adds	r3, #1
 80044fc:	f852 1d04 	ldr.w	r1, [r2, #-4]!
 8004500:	2900      	cmp	r1, #0
 8004502:	d0fa      	beq.n	80044fa <__kernel_rem_pio2+0x372>
 8004504:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8004506:	f502 721a 	add.w	r2, r2, #616	; 0x268
 800450a:	446a      	add	r2, sp
 800450c:	3a98      	subs	r2, #152	; 0x98
 800450e:	920a      	str	r2, [sp, #40]	; 0x28
 8004510:	9a08      	ldr	r2, [sp, #32]
 8004512:	18e3      	adds	r3, r4, r3
 8004514:	18a5      	adds	r5, r4, r2
 8004516:	aa22      	add	r2, sp, #136	; 0x88
 8004518:	f104 0801 	add.w	r8, r4, #1
 800451c:	eb02 05c5 	add.w	r5, r2, r5, lsl #3
 8004520:	9304      	str	r3, [sp, #16]
 8004522:	9b04      	ldr	r3, [sp, #16]
 8004524:	4543      	cmp	r3, r8
 8004526:	da04      	bge.n	8004532 <__kernel_rem_pio2+0x3aa>
 8004528:	461c      	mov	r4, r3
 800452a:	e6a3      	b.n	8004274 <__kernel_rem_pio2+0xec>
 800452c:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 800452e:	2301      	movs	r3, #1
 8004530:	e7e4      	b.n	80044fc <__kernel_rem_pio2+0x374>
 8004532:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8004534:	f853 0028 	ldr.w	r0, [r3, r8, lsl #2]
 8004538:	f7fb ffa0 	bl	800047c <__aeabi_i2d>
 800453c:	e8e5 0102 	strd	r0, r1, [r5], #8
 8004540:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8004542:	46ab      	mov	fp, r5
 8004544:	461c      	mov	r4, r3
 8004546:	f04f 0900 	mov.w	r9, #0
 800454a:	2600      	movs	r6, #0
 800454c:	2700      	movs	r7, #0
 800454e:	9b06      	ldr	r3, [sp, #24]
 8004550:	4599      	cmp	r9, r3
 8004552:	dd06      	ble.n	8004562 <__kernel_rem_pio2+0x3da>
 8004554:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8004556:	e8e3 6702 	strd	r6, r7, [r3], #8
 800455a:	f108 0801 	add.w	r8, r8, #1
 800455e:	930a      	str	r3, [sp, #40]	; 0x28
 8004560:	e7df      	b.n	8004522 <__kernel_rem_pio2+0x39a>
 8004562:	e97b 2302 	ldrd	r2, r3, [fp, #-8]!
 8004566:	e8f4 0102 	ldrd	r0, r1, [r4], #8
 800456a:	f7fb fff1 	bl	8000550 <__aeabi_dmul>
 800456e:	4602      	mov	r2, r0
 8004570:	460b      	mov	r3, r1
 8004572:	4630      	mov	r0, r6
 8004574:	4639      	mov	r1, r7
 8004576:	f7fb fe35 	bl	80001e4 <__adddf3>
 800457a:	f109 0901 	add.w	r9, r9, #1
 800457e:	4606      	mov	r6, r0
 8004580:	460f      	mov	r7, r1
 8004582:	e7e4      	b.n	800454e <__kernel_rem_pio2+0x3c6>
 8004584:	3d01      	subs	r5, #1
 8004586:	e748      	b.n	800441a <__kernel_rem_pio2+0x292>
 8004588:	ec47 6b10 	vmov	d0, r6, r7
 800458c:	f1ca 0000 	rsb	r0, sl, #0
 8004590:	f000 fa9a 	bl	8004ac8 <scalbn>
 8004594:	ec57 6b10 	vmov	r6, r7, d0
 8004598:	4ba0      	ldr	r3, [pc, #640]	; (800481c <__kernel_rem_pio2+0x694>)
 800459a:	ee10 0a10 	vmov	r0, s0
 800459e:	2200      	movs	r2, #0
 80045a0:	4639      	mov	r1, r7
 80045a2:	f7fc fa5b 	bl	8000a5c <__aeabi_dcmpge>
 80045a6:	b1f8      	cbz	r0, 80045e8 <__kernel_rem_pio2+0x460>
 80045a8:	4b9d      	ldr	r3, [pc, #628]	; (8004820 <__kernel_rem_pio2+0x698>)
 80045aa:	2200      	movs	r2, #0
 80045ac:	4630      	mov	r0, r6
 80045ae:	4639      	mov	r1, r7
 80045b0:	f7fb ffce 	bl	8000550 <__aeabi_dmul>
 80045b4:	f7fc fa7c 	bl	8000ab0 <__aeabi_d2iz>
 80045b8:	4680      	mov	r8, r0
 80045ba:	f7fb ff5f 	bl	800047c <__aeabi_i2d>
 80045be:	4b97      	ldr	r3, [pc, #604]	; (800481c <__kernel_rem_pio2+0x694>)
 80045c0:	2200      	movs	r2, #0
 80045c2:	f7fb ffc5 	bl	8000550 <__aeabi_dmul>
 80045c6:	460b      	mov	r3, r1
 80045c8:	4602      	mov	r2, r0
 80045ca:	4639      	mov	r1, r7
 80045cc:	4630      	mov	r0, r6
 80045ce:	f7fb fe07 	bl	80001e0 <__aeabi_dsub>
 80045d2:	f7fc fa6d 	bl	8000ab0 <__aeabi_d2iz>
 80045d6:	1c65      	adds	r5, r4, #1
 80045d8:	ab0e      	add	r3, sp, #56	; 0x38
 80045da:	f10a 0a18 	add.w	sl, sl, #24
 80045de:	f843 0024 	str.w	r0, [r3, r4, lsl #2]
 80045e2:	f843 8025 	str.w	r8, [r3, r5, lsl #2]
 80045e6:	e720      	b.n	800442a <__kernel_rem_pio2+0x2a2>
 80045e8:	4630      	mov	r0, r6
 80045ea:	4639      	mov	r1, r7
 80045ec:	f7fc fa60 	bl	8000ab0 <__aeabi_d2iz>
 80045f0:	ab0e      	add	r3, sp, #56	; 0x38
 80045f2:	4625      	mov	r5, r4
 80045f4:	f843 0024 	str.w	r0, [r3, r4, lsl #2]
 80045f8:	e717      	b.n	800442a <__kernel_rem_pio2+0x2a2>
 80045fa:	ab0e      	add	r3, sp, #56	; 0x38
 80045fc:	f853 002a 	ldr.w	r0, [r3, sl, lsl #2]
 8004600:	f7fb ff3c 	bl	800047c <__aeabi_i2d>
 8004604:	4632      	mov	r2, r6
 8004606:	463b      	mov	r3, r7
 8004608:	f7fb ffa2 	bl	8000550 <__aeabi_dmul>
 800460c:	4b84      	ldr	r3, [pc, #528]	; (8004820 <__kernel_rem_pio2+0x698>)
 800460e:	e968 0102 	strd	r0, r1, [r8, #-8]!
 8004612:	2200      	movs	r2, #0
 8004614:	4630      	mov	r0, r6
 8004616:	4639      	mov	r1, r7
 8004618:	f7fb ff9a 	bl	8000550 <__aeabi_dmul>
 800461c:	f10a 3aff 	add.w	sl, sl, #4294967295	; 0xffffffff
 8004620:	4606      	mov	r6, r0
 8004622:	460f      	mov	r7, r1
 8004624:	e70f      	b.n	8004446 <__kernel_rem_pio2+0x2be>
 8004626:	e8f9 2302 	ldrd	r2, r3, [r9], #8
 800462a:	e8fa 0102 	ldrd	r0, r1, [sl], #8
 800462e:	f7fb ff8f 	bl	8000550 <__aeabi_dmul>
 8004632:	4602      	mov	r2, r0
 8004634:	460b      	mov	r3, r1
 8004636:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 800463a:	f7fb fdd3 	bl	80001e4 <__adddf3>
 800463e:	e9cd 0106 	strd	r0, r1, [sp, #24]
 8004642:	f108 0801 	add.w	r8, r8, #1
 8004646:	9b02      	ldr	r3, [sp, #8]
 8004648:	4598      	cmp	r8, r3
 800464a:	dc01      	bgt.n	8004650 <__kernel_rem_pio2+0x4c8>
 800464c:	45b8      	cmp	r8, r7
 800464e:	ddea      	ble.n	8004626 <__kernel_rem_pio2+0x49e>
 8004650:	ed9d 7b06 	vldr	d7, [sp, #24]
 8004654:	ab4a      	add	r3, sp, #296	; 0x128
 8004656:	eb03 07c7 	add.w	r7, r3, r7, lsl #3
 800465a:	ed87 7b00 	vstr	d7, [r7]
 800465e:	3e01      	subs	r6, #1
 8004660:	e6f8      	b.n	8004454 <__kernel_rem_pio2+0x2cc>
 8004662:	9ba6      	ldr	r3, [sp, #664]	; 0x298
 8004664:	2b02      	cmp	r3, #2
 8004666:	dc0b      	bgt.n	8004680 <__kernel_rem_pio2+0x4f8>
 8004668:	2b00      	cmp	r3, #0
 800466a:	dc35      	bgt.n	80046d8 <__kernel_rem_pio2+0x550>
 800466c:	d059      	beq.n	8004722 <__kernel_rem_pio2+0x59a>
 800466e:	9b04      	ldr	r3, [sp, #16]
 8004670:	f003 0007 	and.w	r0, r3, #7
 8004674:	f50d 7d1b 	add.w	sp, sp, #620	; 0x26c
 8004678:	ecbd 8b02 	vpop	{d8}
 800467c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8004680:	9ba6      	ldr	r3, [sp, #664]	; 0x298
 8004682:	2b03      	cmp	r3, #3
 8004684:	d1f3      	bne.n	800466e <__kernel_rem_pio2+0x4e6>
 8004686:	ab4a      	add	r3, sp, #296	; 0x128
 8004688:	4423      	add	r3, r4
 800468a:	9306      	str	r3, [sp, #24]
 800468c:	461c      	mov	r4, r3
 800468e:	469a      	mov	sl, r3
 8004690:	9502      	str	r5, [sp, #8]
 8004692:	9b02      	ldr	r3, [sp, #8]
 8004694:	2b00      	cmp	r3, #0
 8004696:	f1aa 0a08 	sub.w	sl, sl, #8
 800469a:	dc6b      	bgt.n	8004774 <__kernel_rem_pio2+0x5ec>
 800469c:	46aa      	mov	sl, r5
 800469e:	f1ba 0f01 	cmp.w	sl, #1
 80046a2:	f1a4 0408 	sub.w	r4, r4, #8
 80046a6:	f300 8085 	bgt.w	80047b4 <__kernel_rem_pio2+0x62c>
 80046aa:	9c06      	ldr	r4, [sp, #24]
 80046ac:	2000      	movs	r0, #0
 80046ae:	3408      	adds	r4, #8
 80046b0:	2100      	movs	r1, #0
 80046b2:	2d01      	cmp	r5, #1
 80046b4:	f300 809d 	bgt.w	80047f2 <__kernel_rem_pio2+0x66a>
 80046b8:	e9dd 564a 	ldrd	r5, r6, [sp, #296]	; 0x128
 80046bc:	e9dd 784c 	ldrd	r7, r8, [sp, #304]	; 0x130
 80046c0:	f1bb 0f00 	cmp.w	fp, #0
 80046c4:	f040 809b 	bne.w	80047fe <__kernel_rem_pio2+0x676>
 80046c8:	9b01      	ldr	r3, [sp, #4]
 80046ca:	e9c3 5600 	strd	r5, r6, [r3]
 80046ce:	e9c3 7802 	strd	r7, r8, [r3, #8]
 80046d2:	e9c3 0104 	strd	r0, r1, [r3, #16]
 80046d6:	e7ca      	b.n	800466e <__kernel_rem_pio2+0x4e6>
 80046d8:	3408      	adds	r4, #8
 80046da:	ab4a      	add	r3, sp, #296	; 0x128
 80046dc:	441c      	add	r4, r3
 80046de:	462e      	mov	r6, r5
 80046e0:	2000      	movs	r0, #0
 80046e2:	2100      	movs	r1, #0
 80046e4:	2e00      	cmp	r6, #0
 80046e6:	da36      	bge.n	8004756 <__kernel_rem_pio2+0x5ce>
 80046e8:	f1bb 0f00 	cmp.w	fp, #0
 80046ec:	d039      	beq.n	8004762 <__kernel_rem_pio2+0x5da>
 80046ee:	4602      	mov	r2, r0
 80046f0:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 80046f4:	9c01      	ldr	r4, [sp, #4]
 80046f6:	e9c4 2300 	strd	r2, r3, [r4]
 80046fa:	4602      	mov	r2, r0
 80046fc:	460b      	mov	r3, r1
 80046fe:	e9dd 014a 	ldrd	r0, r1, [sp, #296]	; 0x128
 8004702:	f7fb fd6d 	bl	80001e0 <__aeabi_dsub>
 8004706:	ae4c      	add	r6, sp, #304	; 0x130
 8004708:	2401      	movs	r4, #1
 800470a:	42a5      	cmp	r5, r4
 800470c:	da2c      	bge.n	8004768 <__kernel_rem_pio2+0x5e0>
 800470e:	f1bb 0f00 	cmp.w	fp, #0
 8004712:	d002      	beq.n	800471a <__kernel_rem_pio2+0x592>
 8004714:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 8004718:	4619      	mov	r1, r3
 800471a:	9b01      	ldr	r3, [sp, #4]
 800471c:	e9c3 0102 	strd	r0, r1, [r3, #8]
 8004720:	e7a5      	b.n	800466e <__kernel_rem_pio2+0x4e6>
 8004722:	f504 731a 	add.w	r3, r4, #616	; 0x268
 8004726:	eb0d 0403 	add.w	r4, sp, r3
 800472a:	f5a4 749c 	sub.w	r4, r4, #312	; 0x138
 800472e:	2000      	movs	r0, #0
 8004730:	2100      	movs	r1, #0
 8004732:	2d00      	cmp	r5, #0
 8004734:	da09      	bge.n	800474a <__kernel_rem_pio2+0x5c2>
 8004736:	f1bb 0f00 	cmp.w	fp, #0
 800473a:	d002      	beq.n	8004742 <__kernel_rem_pio2+0x5ba>
 800473c:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 8004740:	4619      	mov	r1, r3
 8004742:	9b01      	ldr	r3, [sp, #4]
 8004744:	e9c3 0100 	strd	r0, r1, [r3]
 8004748:	e791      	b.n	800466e <__kernel_rem_pio2+0x4e6>
 800474a:	e974 2302 	ldrd	r2, r3, [r4, #-8]!
 800474e:	f7fb fd49 	bl	80001e4 <__adddf3>
 8004752:	3d01      	subs	r5, #1
 8004754:	e7ed      	b.n	8004732 <__kernel_rem_pio2+0x5aa>
 8004756:	e974 2302 	ldrd	r2, r3, [r4, #-8]!
 800475a:	f7fb fd43 	bl	80001e4 <__adddf3>
 800475e:	3e01      	subs	r6, #1
 8004760:	e7c0      	b.n	80046e4 <__kernel_rem_pio2+0x55c>
 8004762:	4602      	mov	r2, r0
 8004764:	460b      	mov	r3, r1
 8004766:	e7c5      	b.n	80046f4 <__kernel_rem_pio2+0x56c>
 8004768:	e8f6 2302 	ldrd	r2, r3, [r6], #8
 800476c:	f7fb fd3a 	bl	80001e4 <__adddf3>
 8004770:	3401      	adds	r4, #1
 8004772:	e7ca      	b.n	800470a <__kernel_rem_pio2+0x582>
 8004774:	e9da 8900 	ldrd	r8, r9, [sl]
 8004778:	e9da 6702 	ldrd	r6, r7, [sl, #8]
 800477c:	9b02      	ldr	r3, [sp, #8]
 800477e:	3b01      	subs	r3, #1
 8004780:	9302      	str	r3, [sp, #8]
 8004782:	4632      	mov	r2, r6
 8004784:	463b      	mov	r3, r7
 8004786:	4640      	mov	r0, r8
 8004788:	4649      	mov	r1, r9
 800478a:	f7fb fd2b 	bl	80001e4 <__adddf3>
 800478e:	e9cd 0108 	strd	r0, r1, [sp, #32]
 8004792:	4602      	mov	r2, r0
 8004794:	460b      	mov	r3, r1
 8004796:	4640      	mov	r0, r8
 8004798:	4649      	mov	r1, r9
 800479a:	f7fb fd21 	bl	80001e0 <__aeabi_dsub>
 800479e:	4632      	mov	r2, r6
 80047a0:	463b      	mov	r3, r7
 80047a2:	f7fb fd1f 	bl	80001e4 <__adddf3>
 80047a6:	ed9d 7b08 	vldr	d7, [sp, #32]
 80047aa:	e9ca 0102 	strd	r0, r1, [sl, #8]
 80047ae:	ed8a 7b00 	vstr	d7, [sl]
 80047b2:	e76e      	b.n	8004692 <__kernel_rem_pio2+0x50a>
 80047b4:	e9d4 8900 	ldrd	r8, r9, [r4]
 80047b8:	e9d4 6702 	ldrd	r6, r7, [r4, #8]
 80047bc:	4640      	mov	r0, r8
 80047be:	4632      	mov	r2, r6
 80047c0:	463b      	mov	r3, r7
 80047c2:	4649      	mov	r1, r9
 80047c4:	f7fb fd0e 	bl	80001e4 <__adddf3>
 80047c8:	e9cd 0102 	strd	r0, r1, [sp, #8]
 80047cc:	4602      	mov	r2, r0
 80047ce:	460b      	mov	r3, r1
 80047d0:	4640      	mov	r0, r8
 80047d2:	4649      	mov	r1, r9
 80047d4:	f7fb fd04 	bl	80001e0 <__aeabi_dsub>
 80047d8:	4632      	mov	r2, r6
 80047da:	463b      	mov	r3, r7
 80047dc:	f7fb fd02 	bl	80001e4 <__adddf3>
 80047e0:	ed9d 7b02 	vldr	d7, [sp, #8]
 80047e4:	e9c4 0102 	strd	r0, r1, [r4, #8]
 80047e8:	ed84 7b00 	vstr	d7, [r4]
 80047ec:	f10a 3aff 	add.w	sl, sl, #4294967295	; 0xffffffff
 80047f0:	e755      	b.n	800469e <__kernel_rem_pio2+0x516>
 80047f2:	e974 2302 	ldrd	r2, r3, [r4, #-8]!
 80047f6:	f7fb fcf5 	bl	80001e4 <__adddf3>
 80047fa:	3d01      	subs	r5, #1
 80047fc:	e759      	b.n	80046b2 <__kernel_rem_pio2+0x52a>
 80047fe:	9b01      	ldr	r3, [sp, #4]
 8004800:	9a01      	ldr	r2, [sp, #4]
 8004802:	601d      	str	r5, [r3, #0]
 8004804:	f106 4400 	add.w	r4, r6, #2147483648	; 0x80000000
 8004808:	605c      	str	r4, [r3, #4]
 800480a:	609f      	str	r7, [r3, #8]
 800480c:	f108 4300 	add.w	r3, r8, #2147483648	; 0x80000000
 8004810:	60d3      	str	r3, [r2, #12]
 8004812:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 8004816:	6110      	str	r0, [r2, #16]
 8004818:	6153      	str	r3, [r2, #20]
 800481a:	e728      	b.n	800466e <__kernel_rem_pio2+0x4e6>
 800481c:	41700000 	.word	0x41700000
 8004820:	3e700000 	.word	0x3e700000
 8004824:	00000000 	.word	0x00000000

08004828 <__kernel_sin>:
 8004828:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800482c:	ed2d 8b04 	vpush	{d8-d9}
 8004830:	eeb0 8a41 	vmov.f32	s16, s2
 8004834:	eef0 8a61 	vmov.f32	s17, s3
 8004838:	ec55 4b10 	vmov	r4, r5, d0
 800483c:	b083      	sub	sp, #12
 800483e:	f025 4300 	bic.w	r3, r5, #2147483648	; 0x80000000
 8004842:	f1b3 5f79 	cmp.w	r3, #1044381696	; 0x3e400000
 8004846:	9001      	str	r0, [sp, #4]
 8004848:	da06      	bge.n	8004858 <__kernel_sin+0x30>
 800484a:	ee10 0a10 	vmov	r0, s0
 800484e:	4629      	mov	r1, r5
 8004850:	f7fc f92e 	bl	8000ab0 <__aeabi_d2iz>
 8004854:	2800      	cmp	r0, #0
 8004856:	d051      	beq.n	80048fc <__kernel_sin+0xd4>
 8004858:	4622      	mov	r2, r4
 800485a:	462b      	mov	r3, r5
 800485c:	4620      	mov	r0, r4
 800485e:	4629      	mov	r1, r5
 8004860:	f7fb fe76 	bl	8000550 <__aeabi_dmul>
 8004864:	4682      	mov	sl, r0
 8004866:	468b      	mov	fp, r1
 8004868:	4602      	mov	r2, r0
 800486a:	460b      	mov	r3, r1
 800486c:	4620      	mov	r0, r4
 800486e:	4629      	mov	r1, r5
 8004870:	f7fb fe6e 	bl	8000550 <__aeabi_dmul>
 8004874:	a341      	add	r3, pc, #260	; (adr r3, 800497c <__kernel_sin+0x154>)
 8004876:	e9d3 2300 	ldrd	r2, r3, [r3]
 800487a:	4680      	mov	r8, r0
 800487c:	4689      	mov	r9, r1
 800487e:	4650      	mov	r0, sl
 8004880:	4659      	mov	r1, fp
 8004882:	f7fb fe65 	bl	8000550 <__aeabi_dmul>
 8004886:	a33f      	add	r3, pc, #252	; (adr r3, 8004984 <__kernel_sin+0x15c>)
 8004888:	e9d3 2300 	ldrd	r2, r3, [r3]
 800488c:	f7fb fca8 	bl	80001e0 <__aeabi_dsub>
 8004890:	4652      	mov	r2, sl
 8004892:	465b      	mov	r3, fp
 8004894:	f7fb fe5c 	bl	8000550 <__aeabi_dmul>
 8004898:	a33c      	add	r3, pc, #240	; (adr r3, 800498c <__kernel_sin+0x164>)
 800489a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800489e:	f7fb fca1 	bl	80001e4 <__adddf3>
 80048a2:	4652      	mov	r2, sl
 80048a4:	465b      	mov	r3, fp
 80048a6:	f7fb fe53 	bl	8000550 <__aeabi_dmul>
 80048aa:	a33a      	add	r3, pc, #232	; (adr r3, 8004994 <__kernel_sin+0x16c>)
 80048ac:	e9d3 2300 	ldrd	r2, r3, [r3]
 80048b0:	f7fb fc96 	bl	80001e0 <__aeabi_dsub>
 80048b4:	4652      	mov	r2, sl
 80048b6:	465b      	mov	r3, fp
 80048b8:	f7fb fe4a 	bl	8000550 <__aeabi_dmul>
 80048bc:	a337      	add	r3, pc, #220	; (adr r3, 800499c <__kernel_sin+0x174>)
 80048be:	e9d3 2300 	ldrd	r2, r3, [r3]
 80048c2:	f7fb fc8f 	bl	80001e4 <__adddf3>
 80048c6:	9b01      	ldr	r3, [sp, #4]
 80048c8:	4606      	mov	r6, r0
 80048ca:	460f      	mov	r7, r1
 80048cc:	b9eb      	cbnz	r3, 800490a <__kernel_sin+0xe2>
 80048ce:	4602      	mov	r2, r0
 80048d0:	460b      	mov	r3, r1
 80048d2:	4650      	mov	r0, sl
 80048d4:	4659      	mov	r1, fp
 80048d6:	f7fb fe3b 	bl	8000550 <__aeabi_dmul>
 80048da:	a325      	add	r3, pc, #148	; (adr r3, 8004970 <__kernel_sin+0x148>)
 80048dc:	e9d3 2300 	ldrd	r2, r3, [r3]
 80048e0:	f7fb fc7e 	bl	80001e0 <__aeabi_dsub>
 80048e4:	4642      	mov	r2, r8
 80048e6:	464b      	mov	r3, r9
 80048e8:	f7fb fe32 	bl	8000550 <__aeabi_dmul>
 80048ec:	4602      	mov	r2, r0
 80048ee:	460b      	mov	r3, r1
 80048f0:	4620      	mov	r0, r4
 80048f2:	4629      	mov	r1, r5
 80048f4:	f7fb fc76 	bl	80001e4 <__adddf3>
 80048f8:	4604      	mov	r4, r0
 80048fa:	460d      	mov	r5, r1
 80048fc:	ec45 4b10 	vmov	d0, r4, r5
 8004900:	b003      	add	sp, #12
 8004902:	ecbd 8b04 	vpop	{d8-d9}
 8004906:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800490a:	4b1b      	ldr	r3, [pc, #108]	; (8004978 <__kernel_sin+0x150>)
 800490c:	ec51 0b18 	vmov	r0, r1, d8
 8004910:	2200      	movs	r2, #0
 8004912:	f7fb fe1d 	bl	8000550 <__aeabi_dmul>
 8004916:	4632      	mov	r2, r6
 8004918:	ec41 0b19 	vmov	d9, r0, r1
 800491c:	463b      	mov	r3, r7
 800491e:	4640      	mov	r0, r8
 8004920:	4649      	mov	r1, r9
 8004922:	f7fb fe15 	bl	8000550 <__aeabi_dmul>
 8004926:	4602      	mov	r2, r0
 8004928:	460b      	mov	r3, r1
 800492a:	ec51 0b19 	vmov	r0, r1, d9
 800492e:	f7fb fc57 	bl	80001e0 <__aeabi_dsub>
 8004932:	4652      	mov	r2, sl
 8004934:	465b      	mov	r3, fp
 8004936:	f7fb fe0b 	bl	8000550 <__aeabi_dmul>
 800493a:	ec53 2b18 	vmov	r2, r3, d8
 800493e:	f7fb fc4f 	bl	80001e0 <__aeabi_dsub>
 8004942:	a30b      	add	r3, pc, #44	; (adr r3, 8004970 <__kernel_sin+0x148>)
 8004944:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004948:	4606      	mov	r6, r0
 800494a:	460f      	mov	r7, r1
 800494c:	4640      	mov	r0, r8
 800494e:	4649      	mov	r1, r9
 8004950:	f7fb fdfe 	bl	8000550 <__aeabi_dmul>
 8004954:	4602      	mov	r2, r0
 8004956:	460b      	mov	r3, r1
 8004958:	4630      	mov	r0, r6
 800495a:	4639      	mov	r1, r7
 800495c:	f7fb fc42 	bl	80001e4 <__adddf3>
 8004960:	4602      	mov	r2, r0
 8004962:	460b      	mov	r3, r1
 8004964:	4620      	mov	r0, r4
 8004966:	4629      	mov	r1, r5
 8004968:	f7fb fc3a 	bl	80001e0 <__aeabi_dsub>
 800496c:	e7c4      	b.n	80048f8 <__kernel_sin+0xd0>
 800496e:	bf00      	nop
 8004970:	55555549 	.word	0x55555549
 8004974:	3fc55555 	.word	0x3fc55555
 8004978:	3fe00000 	.word	0x3fe00000
 800497c:	5acfd57c 	.word	0x5acfd57c
 8004980:	3de5d93a 	.word	0x3de5d93a
 8004984:	8a2b9ceb 	.word	0x8a2b9ceb
 8004988:	3e5ae5e6 	.word	0x3e5ae5e6
 800498c:	57b1fe7d 	.word	0x57b1fe7d
 8004990:	3ec71de3 	.word	0x3ec71de3
 8004994:	19c161d5 	.word	0x19c161d5
 8004998:	3f2a01a0 	.word	0x3f2a01a0
 800499c:	1110f8a6 	.word	0x1110f8a6
 80049a0:	3f811111 	.word	0x3f811111

080049a4 <fabs>:
 80049a4:	ec51 0b10 	vmov	r0, r1, d0
 80049a8:	ee10 2a10 	vmov	r2, s0
 80049ac:	f021 4300 	bic.w	r3, r1, #2147483648	; 0x80000000
 80049b0:	ec43 2b10 	vmov	d0, r2, r3
 80049b4:	4770      	bx	lr
	...

080049b8 <floor>:
 80049b8:	ec51 0b10 	vmov	r0, r1, d0
 80049bc:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80049c0:	f3c1 570a 	ubfx	r7, r1, #20, #11
 80049c4:	f2a7 36ff 	subw	r6, r7, #1023	; 0x3ff
 80049c8:	2e13      	cmp	r6, #19
 80049ca:	ee10 5a10 	vmov	r5, s0
 80049ce:	ee10 8a10 	vmov	r8, s0
 80049d2:	460c      	mov	r4, r1
 80049d4:	dc32      	bgt.n	8004a3c <floor+0x84>
 80049d6:	2e00      	cmp	r6, #0
 80049d8:	da14      	bge.n	8004a04 <floor+0x4c>
 80049da:	a333      	add	r3, pc, #204	; (adr r3, 8004aa8 <floor+0xf0>)
 80049dc:	e9d3 2300 	ldrd	r2, r3, [r3]
 80049e0:	f7fb fc00 	bl	80001e4 <__adddf3>
 80049e4:	2200      	movs	r2, #0
 80049e6:	2300      	movs	r3, #0
 80049e8:	f7fc f842 	bl	8000a70 <__aeabi_dcmpgt>
 80049ec:	b138      	cbz	r0, 80049fe <floor+0x46>
 80049ee:	2c00      	cmp	r4, #0
 80049f0:	da57      	bge.n	8004aa2 <floor+0xea>
 80049f2:	f024 4300 	bic.w	r3, r4, #2147483648	; 0x80000000
 80049f6:	431d      	orrs	r5, r3
 80049f8:	d001      	beq.n	80049fe <floor+0x46>
 80049fa:	4c2d      	ldr	r4, [pc, #180]	; (8004ab0 <floor+0xf8>)
 80049fc:	2500      	movs	r5, #0
 80049fe:	4621      	mov	r1, r4
 8004a00:	4628      	mov	r0, r5
 8004a02:	e025      	b.n	8004a50 <floor+0x98>
 8004a04:	4f2b      	ldr	r7, [pc, #172]	; (8004ab4 <floor+0xfc>)
 8004a06:	4137      	asrs	r7, r6
 8004a08:	ea01 0307 	and.w	r3, r1, r7
 8004a0c:	4303      	orrs	r3, r0
 8004a0e:	d01f      	beq.n	8004a50 <floor+0x98>
 8004a10:	a325      	add	r3, pc, #148	; (adr r3, 8004aa8 <floor+0xf0>)
 8004a12:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004a16:	f7fb fbe5 	bl	80001e4 <__adddf3>
 8004a1a:	2200      	movs	r2, #0
 8004a1c:	2300      	movs	r3, #0
 8004a1e:	f7fc f827 	bl	8000a70 <__aeabi_dcmpgt>
 8004a22:	2800      	cmp	r0, #0
 8004a24:	d0eb      	beq.n	80049fe <floor+0x46>
 8004a26:	2c00      	cmp	r4, #0
 8004a28:	bfbe      	ittt	lt
 8004a2a:	f44f 1380 	movlt.w	r3, #1048576	; 0x100000
 8004a2e:	fa43 f606 	asrlt.w	r6, r3, r6
 8004a32:	19a4      	addlt	r4, r4, r6
 8004a34:	ea24 0407 	bic.w	r4, r4, r7
 8004a38:	2500      	movs	r5, #0
 8004a3a:	e7e0      	b.n	80049fe <floor+0x46>
 8004a3c:	2e33      	cmp	r6, #51	; 0x33
 8004a3e:	dd0b      	ble.n	8004a58 <floor+0xa0>
 8004a40:	f5b6 6f80 	cmp.w	r6, #1024	; 0x400
 8004a44:	d104      	bne.n	8004a50 <floor+0x98>
 8004a46:	ee10 2a10 	vmov	r2, s0
 8004a4a:	460b      	mov	r3, r1
 8004a4c:	f7fb fbca 	bl	80001e4 <__adddf3>
 8004a50:	ec41 0b10 	vmov	d0, r0, r1
 8004a54:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8004a58:	f2a7 4713 	subw	r7, r7, #1043	; 0x413
 8004a5c:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 8004a60:	fa23 f707 	lsr.w	r7, r3, r7
 8004a64:	4207      	tst	r7, r0
 8004a66:	d0f3      	beq.n	8004a50 <floor+0x98>
 8004a68:	a30f      	add	r3, pc, #60	; (adr r3, 8004aa8 <floor+0xf0>)
 8004a6a:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004a6e:	f7fb fbb9 	bl	80001e4 <__adddf3>
 8004a72:	2200      	movs	r2, #0
 8004a74:	2300      	movs	r3, #0
 8004a76:	f7fb fffb 	bl	8000a70 <__aeabi_dcmpgt>
 8004a7a:	2800      	cmp	r0, #0
 8004a7c:	d0bf      	beq.n	80049fe <floor+0x46>
 8004a7e:	2c00      	cmp	r4, #0
 8004a80:	da02      	bge.n	8004a88 <floor+0xd0>
 8004a82:	2e14      	cmp	r6, #20
 8004a84:	d103      	bne.n	8004a8e <floor+0xd6>
 8004a86:	3401      	adds	r4, #1
 8004a88:	ea25 0507 	bic.w	r5, r5, r7
 8004a8c:	e7b7      	b.n	80049fe <floor+0x46>
 8004a8e:	2301      	movs	r3, #1
 8004a90:	f1c6 0634 	rsb	r6, r6, #52	; 0x34
 8004a94:	fa03 f606 	lsl.w	r6, r3, r6
 8004a98:	4435      	add	r5, r6
 8004a9a:	4545      	cmp	r5, r8
 8004a9c:	bf38      	it	cc
 8004a9e:	18e4      	addcc	r4, r4, r3
 8004aa0:	e7f2      	b.n	8004a88 <floor+0xd0>
 8004aa2:	2500      	movs	r5, #0
 8004aa4:	462c      	mov	r4, r5
 8004aa6:	e7aa      	b.n	80049fe <floor+0x46>
 8004aa8:	8800759c 	.word	0x8800759c
 8004aac:	7e37e43c 	.word	0x7e37e43c
 8004ab0:	bff00000 	.word	0xbff00000
 8004ab4:	000fffff 	.word	0x000fffff

08004ab8 <nan>:
 8004ab8:	ed9f 0b01 	vldr	d0, [pc, #4]	; 8004ac0 <nan+0x8>
 8004abc:	4770      	bx	lr
 8004abe:	bf00      	nop
 8004ac0:	00000000 	.word	0x00000000
 8004ac4:	7ff80000 	.word	0x7ff80000

08004ac8 <scalbn>:
 8004ac8:	b570      	push	{r4, r5, r6, lr}
 8004aca:	ec55 4b10 	vmov	r4, r5, d0
 8004ace:	f3c5 520a 	ubfx	r2, r5, #20, #11
 8004ad2:	4606      	mov	r6, r0
 8004ad4:	462b      	mov	r3, r5
 8004ad6:	b99a      	cbnz	r2, 8004b00 <scalbn+0x38>
 8004ad8:	f025 4300 	bic.w	r3, r5, #2147483648	; 0x80000000
 8004adc:	4323      	orrs	r3, r4
 8004ade:	d036      	beq.n	8004b4e <scalbn+0x86>
 8004ae0:	4b39      	ldr	r3, [pc, #228]	; (8004bc8 <scalbn+0x100>)
 8004ae2:	4629      	mov	r1, r5
 8004ae4:	ee10 0a10 	vmov	r0, s0
 8004ae8:	2200      	movs	r2, #0
 8004aea:	f7fb fd31 	bl	8000550 <__aeabi_dmul>
 8004aee:	4b37      	ldr	r3, [pc, #220]	; (8004bcc <scalbn+0x104>)
 8004af0:	429e      	cmp	r6, r3
 8004af2:	4604      	mov	r4, r0
 8004af4:	460d      	mov	r5, r1
 8004af6:	da10      	bge.n	8004b1a <scalbn+0x52>
 8004af8:	a32b      	add	r3, pc, #172	; (adr r3, 8004ba8 <scalbn+0xe0>)
 8004afa:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004afe:	e03a      	b.n	8004b76 <scalbn+0xae>
 8004b00:	f240 71ff 	movw	r1, #2047	; 0x7ff
 8004b04:	428a      	cmp	r2, r1
 8004b06:	d10c      	bne.n	8004b22 <scalbn+0x5a>
 8004b08:	ee10 2a10 	vmov	r2, s0
 8004b0c:	4620      	mov	r0, r4
 8004b0e:	4629      	mov	r1, r5
 8004b10:	f7fb fb68 	bl	80001e4 <__adddf3>
 8004b14:	4604      	mov	r4, r0
 8004b16:	460d      	mov	r5, r1
 8004b18:	e019      	b.n	8004b4e <scalbn+0x86>
 8004b1a:	f3c1 520a 	ubfx	r2, r1, #20, #11
 8004b1e:	460b      	mov	r3, r1
 8004b20:	3a36      	subs	r2, #54	; 0x36
 8004b22:	4432      	add	r2, r6
 8004b24:	f240 71fe 	movw	r1, #2046	; 0x7fe
 8004b28:	428a      	cmp	r2, r1
 8004b2a:	dd08      	ble.n	8004b3e <scalbn+0x76>
 8004b2c:	2d00      	cmp	r5, #0
 8004b2e:	a120      	add	r1, pc, #128	; (adr r1, 8004bb0 <scalbn+0xe8>)
 8004b30:	e9d1 0100 	ldrd	r0, r1, [r1]
 8004b34:	da1c      	bge.n	8004b70 <scalbn+0xa8>
 8004b36:	a120      	add	r1, pc, #128	; (adr r1, 8004bb8 <scalbn+0xf0>)
 8004b38:	e9d1 0100 	ldrd	r0, r1, [r1]
 8004b3c:	e018      	b.n	8004b70 <scalbn+0xa8>
 8004b3e:	2a00      	cmp	r2, #0
 8004b40:	dd08      	ble.n	8004b54 <scalbn+0x8c>
 8004b42:	f023 43ff 	bic.w	r3, r3, #2139095040	; 0x7f800000
 8004b46:	f423 03e0 	bic.w	r3, r3, #7340032	; 0x700000
 8004b4a:	ea43 5502 	orr.w	r5, r3, r2, lsl #20
 8004b4e:	ec45 4b10 	vmov	d0, r4, r5
 8004b52:	bd70      	pop	{r4, r5, r6, pc}
 8004b54:	f112 0f35 	cmn.w	r2, #53	; 0x35
 8004b58:	da19      	bge.n	8004b8e <scalbn+0xc6>
 8004b5a:	f24c 3350 	movw	r3, #50000	; 0xc350
 8004b5e:	429e      	cmp	r6, r3
 8004b60:	f005 4300 	and.w	r3, r5, #2147483648	; 0x80000000
 8004b64:	dd0a      	ble.n	8004b7c <scalbn+0xb4>
 8004b66:	a112      	add	r1, pc, #72	; (adr r1, 8004bb0 <scalbn+0xe8>)
 8004b68:	e9d1 0100 	ldrd	r0, r1, [r1]
 8004b6c:	2b00      	cmp	r3, #0
 8004b6e:	d1e2      	bne.n	8004b36 <scalbn+0x6e>
 8004b70:	a30f      	add	r3, pc, #60	; (adr r3, 8004bb0 <scalbn+0xe8>)
 8004b72:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004b76:	f7fb fceb 	bl	8000550 <__aeabi_dmul>
 8004b7a:	e7cb      	b.n	8004b14 <scalbn+0x4c>
 8004b7c:	a10a      	add	r1, pc, #40	; (adr r1, 8004ba8 <scalbn+0xe0>)
 8004b7e:	e9d1 0100 	ldrd	r0, r1, [r1]
 8004b82:	2b00      	cmp	r3, #0
 8004b84:	d0b8      	beq.n	8004af8 <scalbn+0x30>
 8004b86:	a10e      	add	r1, pc, #56	; (adr r1, 8004bc0 <scalbn+0xf8>)
 8004b88:	e9d1 0100 	ldrd	r0, r1, [r1]
 8004b8c:	e7b4      	b.n	8004af8 <scalbn+0x30>
 8004b8e:	f023 43ff 	bic.w	r3, r3, #2139095040	; 0x7f800000
 8004b92:	3236      	adds	r2, #54	; 0x36
 8004b94:	f423 03e0 	bic.w	r3, r3, #7340032	; 0x700000
 8004b98:	ea43 5102 	orr.w	r1, r3, r2, lsl #20
 8004b9c:	4620      	mov	r0, r4
 8004b9e:	4b0c      	ldr	r3, [pc, #48]	; (8004bd0 <scalbn+0x108>)
 8004ba0:	2200      	movs	r2, #0
 8004ba2:	e7e8      	b.n	8004b76 <scalbn+0xae>
 8004ba4:	f3af 8000 	nop.w
 8004ba8:	c2f8f359 	.word	0xc2f8f359
 8004bac:	01a56e1f 	.word	0x01a56e1f
 8004bb0:	8800759c 	.word	0x8800759c
 8004bb4:	7e37e43c 	.word	0x7e37e43c
 8004bb8:	8800759c 	.word	0x8800759c
 8004bbc:	fe37e43c 	.word	0xfe37e43c
 8004bc0:	c2f8f359 	.word	0xc2f8f359
 8004bc4:	81a56e1f 	.word	0x81a56e1f
 8004bc8:	43500000 	.word	0x43500000
 8004bcc:	ffff3cb0 	.word	0xffff3cb0
 8004bd0:	3c900000 	.word	0x3c900000

08004bd4 <_init>:
 8004bd4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8004bd6:	bf00      	nop
 8004bd8:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8004bda:	bc08      	pop	{r3}
 8004bdc:	469e      	mov	lr, r3
 8004bde:	4770      	bx	lr

08004be0 <_fini>:
 8004be0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8004be2:	bf00      	nop
 8004be4:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8004be6:	bc08      	pop	{r3}
 8004be8:	469e      	mov	lr, r3
 8004bea:	4770      	bx	lr
