

================================================================
== Vitis HLS Report for 'sha256_transform_Pipeline_VITIS_LOOP_33_3'
================================================================
* Date:           Mon Jun  9 16:12:52 2025

* Version:        2024.2 (Build 5238294 on Nov  8 2024)
* Project:        sha256_top
* Solution:       hls (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+-----------+------------+
    |  Clock |  Target  | Estimated | Uncertainty|
    +--------+----------+-----------+------------+
    |ap_clk  |  10.00 ns|  15.694 ns|     2.70 ns|
    +--------+----------+-----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+------------------------------------------------+
    |  Latency (cycles) |  Latency (absolute) |  Interval |                    Pipeline                    |
    |   min   |   max   |    min   |    max   | min | max |                      Type                      |
    +---------+---------+----------+----------+-----+-----+------------------------------------------------+
    |       67|       67|  1.051 us|  1.051 us|   65|   65|  loop auto-rewind stp (delay=0 clock cycles(s))|
    +---------+---------+----------+----------+-----+-----+------------------------------------------------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                   |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |     Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_33_3  |       65|       65|         2|          1|          1|    64|       yes|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 2


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 2
* Pipeline : 1
  Pipeline-0 : II = 1, D = 2, States = { 1 2 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 5.04>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%h_1 = alloca i32 1" [../src/sha256.c:10]   --->   Operation 5 'alloca' 'h_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%d_1 = alloca i32 1" [../src/sha256.c:10]   --->   Operation 6 'alloca' 'd_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%i = alloca i32 1" [../src/sha256.c:10]   --->   Operation 7 'alloca' 'i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%h_2 = alloca i32 1" [../src/sha256.c:10]   --->   Operation 8 'alloca' 'h_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%g_1 = alloca i32 1" [../src/sha256.c:10]   --->   Operation 9 'alloca' 'g_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%f_1 = alloca i32 1" [../src/sha256.c:10]   --->   Operation 10 'alloca' 'f_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%d_2 = alloca i32 1" [../src/sha256.c:10]   --->   Operation 11 'alloca' 'd_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%c_1 = alloca i32 1" [../src/sha256.c:10]   --->   Operation 12 'alloca' 'c_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%b_1 = alloca i32 1" [../src/sha256.c:10]   --->   Operation 13 'alloca' 'b_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%m_63_load_reload_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %m_63_load_reload"   --->   Operation 14 'read' 'm_63_load_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%m_62_load_reload_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %m_62_load_reload"   --->   Operation 15 'read' 'm_62_load_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%m_61_load_reload_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %m_61_load_reload"   --->   Operation 16 'read' 'm_61_load_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%m_60_load_reload_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %m_60_load_reload"   --->   Operation 17 'read' 'm_60_load_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%m_59_load_reload_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %m_59_load_reload"   --->   Operation 18 'read' 'm_59_load_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%m_58_load_reload_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %m_58_load_reload"   --->   Operation 19 'read' 'm_58_load_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%m_57_load_reload_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %m_57_load_reload"   --->   Operation 20 'read' 'm_57_load_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%m_56_load_reload_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %m_56_load_reload"   --->   Operation 21 'read' 'm_56_load_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%m_55_load_reload_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %m_55_load_reload"   --->   Operation 22 'read' 'm_55_load_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%m_54_load_reload_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %m_54_load_reload"   --->   Operation 23 'read' 'm_54_load_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%m_53_load_reload_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %m_53_load_reload"   --->   Operation 24 'read' 'm_53_load_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%m_52_load_reload_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %m_52_load_reload"   --->   Operation 25 'read' 'm_52_load_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%m_51_load_reload_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %m_51_load_reload"   --->   Operation 26 'read' 'm_51_load_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%m_50_load_reload_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %m_50_load_reload"   --->   Operation 27 'read' 'm_50_load_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%m_49_load_reload_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %m_49_load_reload"   --->   Operation 28 'read' 'm_49_load_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%m_48_load_reload_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %m_48_load_reload"   --->   Operation 29 'read' 'm_48_load_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%m_47_load_reload_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %m_47_load_reload"   --->   Operation 30 'read' 'm_47_load_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%m_46_load_reload_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %m_46_load_reload"   --->   Operation 31 'read' 'm_46_load_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%m_45_load_reload_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %m_45_load_reload"   --->   Operation 32 'read' 'm_45_load_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%m_44_load_reload_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %m_44_load_reload"   --->   Operation 33 'read' 'm_44_load_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "%m_43_load_reload_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %m_43_load_reload"   --->   Operation 34 'read' 'm_43_load_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "%m_42_load_reload_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %m_42_load_reload"   --->   Operation 35 'read' 'm_42_load_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 36 [1/1] (0.00ns)   --->   "%m_41_load_reload_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %m_41_load_reload"   --->   Operation 36 'read' 'm_41_load_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 37 [1/1] (0.00ns)   --->   "%m_40_load_reload_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %m_40_load_reload"   --->   Operation 37 'read' 'm_40_load_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 38 [1/1] (0.00ns)   --->   "%m_39_load_reload_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %m_39_load_reload"   --->   Operation 38 'read' 'm_39_load_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 39 [1/1] (0.00ns)   --->   "%m_38_load_reload_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %m_38_load_reload"   --->   Operation 39 'read' 'm_38_load_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 40 [1/1] (0.00ns)   --->   "%m_37_load_reload_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %m_37_load_reload"   --->   Operation 40 'read' 'm_37_load_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 41 [1/1] (0.00ns)   --->   "%m_36_load_reload_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %m_36_load_reload"   --->   Operation 41 'read' 'm_36_load_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 42 [1/1] (0.00ns)   --->   "%m_35_load_reload_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %m_35_load_reload"   --->   Operation 42 'read' 'm_35_load_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 43 [1/1] (0.00ns)   --->   "%m_34_load_reload_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %m_34_load_reload"   --->   Operation 43 'read' 'm_34_load_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 44 [1/1] (0.00ns)   --->   "%m_33_load_reload_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %m_33_load_reload"   --->   Operation 44 'read' 'm_33_load_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 45 [1/1] (0.00ns)   --->   "%m_32_load_reload_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %m_32_load_reload"   --->   Operation 45 'read' 'm_32_load_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 46 [1/1] (0.00ns)   --->   "%m_31_load_reload_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %m_31_load_reload"   --->   Operation 46 'read' 'm_31_load_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 47 [1/1] (0.00ns)   --->   "%m_30_load_reload_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %m_30_load_reload"   --->   Operation 47 'read' 'm_30_load_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 48 [1/1] (0.00ns)   --->   "%m_29_load_reload_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %m_29_load_reload"   --->   Operation 48 'read' 'm_29_load_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 49 [1/1] (0.00ns)   --->   "%m_28_load_reload_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %m_28_load_reload"   --->   Operation 49 'read' 'm_28_load_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 50 [1/1] (0.00ns)   --->   "%m_27_load_reload_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %m_27_load_reload"   --->   Operation 50 'read' 'm_27_load_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 51 [1/1] (0.00ns)   --->   "%m_26_load_reload_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %m_26_load_reload"   --->   Operation 51 'read' 'm_26_load_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 52 [1/1] (0.00ns)   --->   "%m_25_load_reload_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %m_25_load_reload"   --->   Operation 52 'read' 'm_25_load_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 53 [1/1] (0.00ns)   --->   "%m_24_load_reload_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %m_24_load_reload"   --->   Operation 53 'read' 'm_24_load_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 54 [1/1] (0.00ns)   --->   "%m_23_load_reload_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %m_23_load_reload"   --->   Operation 54 'read' 'm_23_load_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 55 [1/1] (0.00ns)   --->   "%m_22_load_reload_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %m_22_load_reload"   --->   Operation 55 'read' 'm_22_load_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 56 [1/1] (0.00ns)   --->   "%m_21_load_reload_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %m_21_load_reload"   --->   Operation 56 'read' 'm_21_load_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 57 [1/1] (0.00ns)   --->   "%m_20_load_reload_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %m_20_load_reload"   --->   Operation 57 'read' 'm_20_load_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 58 [1/1] (0.00ns)   --->   "%m_19_load_reload_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %m_19_load_reload"   --->   Operation 58 'read' 'm_19_load_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 59 [1/1] (0.00ns)   --->   "%m_18_load_reload_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %m_18_load_reload"   --->   Operation 59 'read' 'm_18_load_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 60 [1/1] (0.00ns)   --->   "%m_17_load_reload_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %m_17_load_reload"   --->   Operation 60 'read' 'm_17_load_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 61 [1/1] (0.00ns)   --->   "%m_16_load_reload_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %m_16_load_reload"   --->   Operation 61 'read' 'm_16_load_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 62 [1/1] (0.00ns)   --->   "%or_ln16_15_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %or_ln16_15"   --->   Operation 62 'read' 'or_ln16_15_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 63 [1/1] (0.00ns)   --->   "%or_ln16_14_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %or_ln16_14"   --->   Operation 63 'read' 'or_ln16_14_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 64 [1/1] (0.00ns)   --->   "%or_ln16_13_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %or_ln16_13"   --->   Operation 64 'read' 'or_ln16_13_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 65 [1/1] (0.00ns)   --->   "%or_ln16_12_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %or_ln16_12"   --->   Operation 65 'read' 'or_ln16_12_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 66 [1/1] (0.00ns)   --->   "%or_ln16_11_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %or_ln16_11"   --->   Operation 66 'read' 'or_ln16_11_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 67 [1/1] (0.00ns)   --->   "%or_ln16_10_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %or_ln16_10"   --->   Operation 67 'read' 'or_ln16_10_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 68 [1/1] (0.00ns)   --->   "%or_ln16_9_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %or_ln16_9"   --->   Operation 68 'read' 'or_ln16_9_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 69 [1/1] (0.00ns)   --->   "%or_ln16_7_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %or_ln16_7"   --->   Operation 69 'read' 'or_ln16_7_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 70 [1/1] (0.00ns)   --->   "%or_ln16_6_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %or_ln16_6"   --->   Operation 70 'read' 'or_ln16_6_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 71 [1/1] (0.00ns)   --->   "%or_ln16_4_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %or_ln16_4"   --->   Operation 71 'read' 'or_ln16_4_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 72 [1/1] (0.00ns)   --->   "%or_ln16_3_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %or_ln16_3"   --->   Operation 72 'read' 'or_ln16_3_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 73 [1/1] (0.00ns)   --->   "%or_ln16_1_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %or_ln16_1"   --->   Operation 73 'read' 'or_ln16_1_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 74 [1/1] (0.00ns)   --->   "%or_ln16_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %or_ln16_s"   --->   Operation 74 'read' 'or_ln16_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 75 [1/1] (0.00ns)   --->   "%or_ln16_8_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %or_ln16_8"   --->   Operation 75 'read' 'or_ln16_8_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 76 [1/1] (0.00ns)   --->   "%or_ln16_5_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %or_ln16_5"   --->   Operation 76 'read' 'or_ln16_5_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 77 [1/1] (0.00ns)   --->   "%or_ln16_2_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %or_ln16_2"   --->   Operation 77 'read' 'or_ln16_2_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 78 [1/1] (0.00ns)   --->   "%h_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %h"   --->   Operation 78 'read' 'h_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 79 [1/1] (0.00ns)   --->   "%g_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %g"   --->   Operation 79 'read' 'g_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 80 [1/1] (0.00ns)   --->   "%f_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %f"   --->   Operation 80 'read' 'f_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 81 [1/1] (0.00ns)   --->   "%e_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %e"   --->   Operation 81 'read' 'e_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 82 [1/1] (0.00ns)   --->   "%d_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %d"   --->   Operation 82 'read' 'd_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 83 [1/1] (0.00ns)   --->   "%c_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %c"   --->   Operation 83 'read' 'c_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 84 [1/1] (0.00ns)   --->   "%b_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %b"   --->   Operation 84 'read' 'b_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 85 [1/1] (0.00ns)   --->   "%a_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %a"   --->   Operation 85 'read' 'a_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 86 [1/1] (1.58ns)   --->   "%store_ln10 = store i32 %a_read, i32 %b_1" [../src/sha256.c:10]   --->   Operation 86 'store' 'store_ln10' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 87 [1/1] (1.58ns)   --->   "%store_ln10 = store i32 %b_read, i32 %c_1" [../src/sha256.c:10]   --->   Operation 87 'store' 'store_ln10' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 88 [1/1] (1.58ns)   --->   "%store_ln10 = store i32 %c_read, i32 %d_2" [../src/sha256.c:10]   --->   Operation 88 'store' 'store_ln10' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 89 [1/1] (1.58ns)   --->   "%store_ln10 = store i32 %e_read, i32 %f_1" [../src/sha256.c:10]   --->   Operation 89 'store' 'store_ln10' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 90 [1/1] (1.58ns)   --->   "%store_ln10 = store i32 %f_read, i32 %g_1" [../src/sha256.c:10]   --->   Operation 90 'store' 'store_ln10' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 91 [1/1] (1.58ns)   --->   "%store_ln10 = store i32 %g_read, i32 %h_2" [../src/sha256.c:10]   --->   Operation 91 'store' 'store_ln10' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 92 [1/1] (1.58ns)   --->   "%store_ln10 = store i7 0, i7 %i" [../src/sha256.c:10]   --->   Operation 92 'store' 'store_ln10' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 93 [1/1] (1.58ns)   --->   "%store_ln10 = store i32 %d_read, i32 %d_1" [../src/sha256.c:10]   --->   Operation 93 'store' 'store_ln10' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 94 [1/1] (1.58ns)   --->   "%store_ln10 = store i32 %h_read, i32 %h_1" [../src/sha256.c:10]   --->   Operation 94 'store' 'store_ln10' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 95 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.inc162"   --->   Operation 95 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 96 [1/1] (0.00ns)   --->   "%i_1 = load i7 %i" [../src/sha256.c:33]   --->   Operation 96 'load' 'i_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 97 [1/1] (1.87ns)   --->   "%icmp_ln33 = icmp_eq  i7 %i_1, i7 64" [../src/sha256.c:33]   --->   Operation 97 'icmp' 'icmp_ln33' <Predicate = true> <Delay = 1.87> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 98 [1/1] (1.87ns)   --->   "%add_ln33 = add i7 %i_1, i7 1" [../src/sha256.c:33]   --->   Operation 98 'add' 'add_ln33' <Predicate = true> <Delay = 1.87> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 99 [1/1] (0.00ns)   --->   "%br_ln33 = br i1 %icmp_ln33, void %for.inc162.split, void %for.end164.exitStub" [../src/sha256.c:33]   --->   Operation 99 'br' 'br_ln33' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 100 [1/1] (0.00ns)   --->   "%zext_ln33 = zext i7 %i_1" [../src/sha256.c:33]   --->   Operation 100 'zext' 'zext_ln33' <Predicate = (!icmp_ln33)> <Delay = 0.00>
ST_1 : Operation 101 [1/1] (0.00ns)   --->   "%trunc_ln33 = trunc i7 %i_1" [../src/sha256.c:33]   --->   Operation 101 'trunc' 'trunc_ln33' <Predicate = (!icmp_ln33)> <Delay = 0.00>
ST_1 : Operation 102 [1/1] (0.00ns)   --->   "%k_addr = getelementptr i32 %k, i64 0, i64 %zext_ln33" [../src/sha256.c:35]   --->   Operation 102 'getelementptr' 'k_addr' <Predicate = (!icmp_ln33)> <Delay = 0.00>
ST_1 : Operation 103 [2/2] (3.25ns)   --->   "%k_load = load i6 %k_addr" [../src/sha256.c:35]   --->   Operation 103 'load' 'k_load' <Predicate = (!icmp_ln33)> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 94 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 64> <ROM>
ST_1 : Operation 104 [1/1] (3.13ns)   --->   "%tmp_4 = sparsemux i32 @_ssdm_op_SparseMux.ap_auto.64i32.i32.i6, i6 0, i32 %or_ln16_2_read, i6 1, i32 %or_ln16_5_read, i6 2, i32 %or_ln16_8_read, i6 3, i32 %or_ln16_read, i6 4, i32 %or_ln16_1_read, i6 5, i32 %or_ln16_3_read, i6 6, i32 %or_ln16_4_read, i6 7, i32 %or_ln16_6_read, i6 8, i32 %or_ln16_7_read, i6 9, i32 %or_ln16_9_read, i6 10, i32 %or_ln16_10_read, i6 11, i32 %or_ln16_11_read, i6 12, i32 %or_ln16_12_read, i6 13, i32 %or_ln16_13_read, i6 14, i32 %or_ln16_14_read, i6 15, i32 %or_ln16_15_read, i6 16, i32 %m_16_load_reload_read, i6 17, i32 %m_17_load_reload_read, i6 18, i32 %m_18_load_reload_read, i6 19, i32 %m_19_load_reload_read, i6 20, i32 %m_20_load_reload_read, i6 21, i32 %m_21_load_reload_read, i6 22, i32 %m_22_load_reload_read, i6 23, i32 %m_23_load_reload_read, i6 24, i32 %m_24_load_reload_read, i6 25, i32 %m_25_load_reload_read, i6 26, i32 %m_26_load_reload_read, i6 27, i32 %m_27_load_reload_read, i6 28, i32 %m_28_load_reload_read, i6 29, i32 %m_29_load_reload_read, i6 30, i32 %m_30_load_reload_read, i6 31, i32 %m_31_load_reload_read, i6 32, i32 %m_32_load_reload_read, i6 33, i32 %m_33_load_reload_read, i6 34, i32 %m_34_load_reload_read, i6 35, i32 %m_35_load_reload_read, i6 36, i32 %m_36_load_reload_read, i6 37, i32 %m_37_load_reload_read, i6 38, i32 %m_38_load_reload_read, i6 39, i32 %m_39_load_reload_read, i6 40, i32 %m_40_load_reload_read, i6 41, i32 %m_41_load_reload_read, i6 42, i32 %m_42_load_reload_read, i6 43, i32 %m_43_load_reload_read, i6 44, i32 %m_44_load_reload_read, i6 45, i32 %m_45_load_reload_read, i6 46, i32 %m_46_load_reload_read, i6 47, i32 %m_47_load_reload_read, i6 48, i32 %m_48_load_reload_read, i6 49, i32 %m_49_load_reload_read, i6 50, i32 %m_50_load_reload_read, i6 51, i32 %m_51_load_reload_read, i6 52, i32 %m_52_load_reload_read, i6 53, i32 %m_53_load_reload_read, i6 54, i32 %m_54_load_reload_read, i6 55, i32 %m_55_load_reload_read, i6 56, i32 %m_56_load_reload_read, i6 57, i32 %m_57_load_reload_read, i6 58, i32 %m_58_load_reload_read, i6 59, i32 %m_59_load_reload_read, i6 60, i32 %m_60_load_reload_read, i6 61, i32 %m_61_load_reload_read, i6 62, i32 %m_62_load_reload_read, i6 63, i32 %m_63_load_reload_read, i32 0, i6 %trunc_ln33" [../src/sha256.c:35]   --->   Operation 104 'sparsemux' 'tmp_4' <Predicate = (!icmp_ln33)> <Delay = 3.13> <CoreInst = "BinarySparseMux_DontCare">   --->   Core 137 'BinarySparseMux_DontCare' <Latency = 0> <II = 1> <Delay = 3.13> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 105 [1/1] (1.58ns)   --->   "%store_ln10 = store i7 %add_ln33, i7 %i" [../src/sha256.c:10]   --->   Operation 105 'store' 'store_ln10' <Predicate = (!icmp_ln33)> <Delay = 1.58>

State 2 <SV = 1> <Delay = 15.6>
ST_2 : Operation 106 [1/1] (0.00ns)   --->   "%g_4 = load i32 %h_2" [../src/sha256.c:35]   --->   Operation 106 'load' 'g_4' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 107 [1/1] (0.00ns)   --->   "%f_4 = load i32 %g_1" [../src/sha256.c:35]   --->   Operation 107 'load' 'f_4' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 108 [1/1] (0.00ns)   --->   "%e_3 = load i32 %f_1" [../src/sha256.c:35]   --->   Operation 108 'load' 'e_3' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 109 [1/1] (0.00ns)   --->   "%c_4 = load i32 %d_2" [../src/sha256.c:44]   --->   Operation 109 'load' 'c_4' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 110 [1/1] (0.00ns)   --->   "%b_4 = load i32 %c_1" [../src/sha256.c:44]   --->   Operation 110 'load' 'b_4' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 111 [1/1] (0.00ns)   --->   "%a_3 = load i32 %b_1" [../src/sha256.c:36]   --->   Operation 111 'load' 'a_3' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 112 [1/1] (0.00ns)   --->   "%h_1_load = load i32 %h_1" [../src/sha256.c:35]   --->   Operation 112 'load' 'h_1_load' <Predicate = (!icmp_ln33)> <Delay = 0.00>
ST_2 : Operation 113 [1/1] (0.00ns)   --->   "%d_1_load = load i32 %d_1" [../src/sha256.c:40]   --->   Operation 113 'load' 'd_1_load' <Predicate = (!icmp_ln33)> <Delay = 0.00>
ST_2 : Operation 114 [1/1] (0.00ns)   --->   "%specpipeline_ln34 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, void @empty_0" [../src/sha256.c:34]   --->   Operation 114 'specpipeline' 'specpipeline_ln34' <Predicate = (!icmp_ln33)> <Delay = 0.00>
ST_2 : Operation 115 [1/1] (0.00ns)   --->   "%speclooptripcount_ln10 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 64, i64 64, i64 64" [../src/sha256.c:10]   --->   Operation 115 'speclooptripcount' 'speclooptripcount_ln10' <Predicate = (!icmp_ln33)> <Delay = 0.00>
ST_2 : Operation 116 [1/1] (0.00ns)   --->   "%specloopname_ln33 = specloopname void @_ssdm_op_SpecLoopName, void @empty_9" [../src/sha256.c:33]   --->   Operation 116 'specloopname' 'specloopname_ln33' <Predicate = (!icmp_ln33)> <Delay = 0.00>
ST_2 : Operation 117 [1/1] (0.00ns) (grouped into LUT with out node xor_ln35_3)   --->   "%lshr_ln1 = partselect i26 @_ssdm_op_PartSelect.i26.i32.i32.i32, i32 %e_3, i32 6, i32 31" [../src/sha256.c:35]   --->   Operation 117 'partselect' 'lshr_ln1' <Predicate = (!icmp_ln33)> <Delay = 0.00>
ST_2 : Operation 118 [1/1] (0.00ns) (grouped into LUT with out node xor_ln35_3)   --->   "%trunc_ln35 = trunc i32 %e_3" [../src/sha256.c:35]   --->   Operation 118 'trunc' 'trunc_ln35' <Predicate = (!icmp_ln33)> <Delay = 0.00>
ST_2 : Operation 119 [1/1] (0.00ns) (grouped into LUT with out node xor_ln35_3)   --->   "%lshr_ln35_1 = partselect i21 @_ssdm_op_PartSelect.i21.i32.i32.i32, i32 %e_3, i32 11, i32 31" [../src/sha256.c:35]   --->   Operation 119 'partselect' 'lshr_ln35_1' <Predicate = (!icmp_ln33)> <Delay = 0.00>
ST_2 : Operation 120 [1/1] (0.00ns) (grouped into LUT with out node xor_ln35_3)   --->   "%trunc_ln35_1 = trunc i32 %e_3" [../src/sha256.c:35]   --->   Operation 120 'trunc' 'trunc_ln35_1' <Predicate = (!icmp_ln33)> <Delay = 0.00>
ST_2 : Operation 121 [1/1] (0.00ns) (grouped into LUT with out node xor_ln35_3)   --->   "%lshr_ln35_2 = partselect i7 @_ssdm_op_PartSelect.i7.i32.i32.i32, i32 %e_3, i32 25, i32 31" [../src/sha256.c:35]   --->   Operation 121 'partselect' 'lshr_ln35_2' <Predicate = (!icmp_ln33)> <Delay = 0.00>
ST_2 : Operation 122 [1/1] (0.00ns) (grouped into LUT with out node xor_ln35_3)   --->   "%trunc_ln35_2 = trunc i32 %e_3" [../src/sha256.c:35]   --->   Operation 122 'trunc' 'trunc_ln35_2' <Predicate = (!icmp_ln33)> <Delay = 0.00>
ST_2 : Operation 123 [1/2] ( I:3.25ns O:3.25ns )   --->   "%k_load = load i6 %k_addr" [../src/sha256.c:35]   --->   Operation 123 'load' 'k_load' <Predicate = (!icmp_ln33)> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 94 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 64> <ROM>
ST_2 : Operation 124 [1/1] (0.00ns) (grouped into LUT with out node xor_ln35_1)   --->   "%xor_ln35 = xor i32 %e_3, i32 4294967295" [../src/sha256.c:35]   --->   Operation 124 'xor' 'xor_ln35' <Predicate = (!icmp_ln33)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 125 [1/1] (0.00ns) (grouped into LUT with out node xor_ln35_3)   --->   "%or_ln1 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i6.i26, i6 %trunc_ln35, i26 %lshr_ln1" [../src/sha256.c:35]   --->   Operation 125 'bitconcatenate' 'or_ln1' <Predicate = (!icmp_ln33)> <Delay = 0.00>
ST_2 : Operation 126 [1/1] (0.00ns) (grouped into LUT with out node xor_ln35_3)   --->   "%or_ln35_1 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i11.i21, i11 %trunc_ln35_1, i21 %lshr_ln35_1" [../src/sha256.c:35]   --->   Operation 126 'bitconcatenate' 'or_ln35_1' <Predicate = (!icmp_ln33)> <Delay = 0.00>
ST_2 : Operation 127 [1/1] (0.00ns) (grouped into LUT with out node xor_ln35_1)   --->   "%and_ln35 = and i32 %f_4, i32 %e_3" [../src/sha256.c:35]   --->   Operation 127 'and' 'and_ln35' <Predicate = (!icmp_ln33)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 128 [1/1] (0.00ns) (grouped into LUT with out node xor_ln35_1)   --->   "%and_ln35_1 = and i32 %g_4, i32 %xor_ln35" [../src/sha256.c:35]   --->   Operation 128 'and' 'and_ln35_1' <Predicate = (!icmp_ln33)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 129 [1/1] (0.00ns) (grouped into LUT with out node xor_ln35_3)   --->   "%or_ln35_2 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i25.i7, i25 %trunc_ln35_2, i7 %lshr_ln35_2" [../src/sha256.c:35]   --->   Operation 129 'bitconcatenate' 'or_ln35_2' <Predicate = (!icmp_ln33)> <Delay = 0.00>
ST_2 : Operation 130 [1/1] (0.99ns) (out node of the LUT)   --->   "%xor_ln35_1 = xor i32 %and_ln35_1, i32 %and_ln35" [../src/sha256.c:35]   --->   Operation 130 'xor' 'xor_ln35_1' <Predicate = (!icmp_ln33)> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 131 [1/1] (0.00ns) (grouped into LUT with out node xor_ln35_3)   --->   "%xor_ln35_2 = xor i32 %or_ln35_1, i32 %or_ln35_2" [../src/sha256.c:35]   --->   Operation 131 'xor' 'xor_ln35_2' <Predicate = (!icmp_ln33)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 132 [1/1] (0.99ns) (out node of the LUT)   --->   "%xor_ln35_3 = xor i32 %xor_ln35_2, i32 %or_ln1" [../src/sha256.c:35]   --->   Operation 132 'xor' 'xor_ln35_3' <Predicate = (!icmp_ln33)> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 133 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln35 = add i32 %k_load, i32 %h_1_load" [../src/sha256.c:35]   --->   Operation 133 'add' 'add_ln35' <Predicate = (!icmp_ln33)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 134 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln35_1 = add i32 %tmp_4, i32 %xor_ln35_1" [../src/sha256.c:35]   --->   Operation 134 'add' 'add_ln35_1' <Predicate = (!icmp_ln33)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 135 [1/1] (4.37ns) (root node of TernaryAdder)   --->   "%add_ln35_2 = add i32 %add_ln35_1, i32 %xor_ln35_3" [../src/sha256.c:35]   --->   Operation 135 'add' 'add_ln35_2' <Predicate = (!icmp_ln33)> <Delay = 4.37> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 136 [1/1] (4.37ns) (root node of TernaryAdder)   --->   "%t1 = add i32 %add_ln35_2, i32 %add_ln35" [../src/sha256.c:35]   --->   Operation 136 'add' 't1' <Predicate = (!icmp_ln33)> <Delay = 4.37> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 137 [1/1] (0.00ns) (grouped into LUT with out node xor_ln44_3)   --->   "%lshr_ln2 = partselect i30 @_ssdm_op_PartSelect.i30.i32.i32.i32, i32 %a_3, i32 2, i32 31" [../src/sha256.c:36]   --->   Operation 137 'partselect' 'lshr_ln2' <Predicate = (!icmp_ln33)> <Delay = 0.00>
ST_2 : Operation 138 [1/1] (0.00ns) (grouped into LUT with out node xor_ln44_3)   --->   "%trunc_ln36 = trunc i32 %a_3" [../src/sha256.c:36]   --->   Operation 138 'trunc' 'trunc_ln36' <Predicate = (!icmp_ln33)> <Delay = 0.00>
ST_2 : Operation 139 [1/1] (0.00ns) (grouped into LUT with out node xor_ln44_3)   --->   "%lshr_ln36_1 = partselect i19 @_ssdm_op_PartSelect.i19.i32.i32.i32, i32 %a_3, i32 13, i32 31" [../src/sha256.c:36]   --->   Operation 139 'partselect' 'lshr_ln36_1' <Predicate = (!icmp_ln33)> <Delay = 0.00>
ST_2 : Operation 140 [1/1] (0.00ns) (grouped into LUT with out node xor_ln44_3)   --->   "%trunc_ln36_1 = trunc i32 %a_3" [../src/sha256.c:36]   --->   Operation 140 'trunc' 'trunc_ln36_1' <Predicate = (!icmp_ln33)> <Delay = 0.00>
ST_2 : Operation 141 [1/1] (0.00ns) (grouped into LUT with out node xor_ln44_3)   --->   "%lshr_ln36_2 = partselect i10 @_ssdm_op_PartSelect.i10.i32.i32.i32, i32 %a_3, i32 22, i32 31" [../src/sha256.c:36]   --->   Operation 141 'partselect' 'lshr_ln36_2' <Predicate = (!icmp_ln33)> <Delay = 0.00>
ST_2 : Operation 142 [1/1] (0.00ns) (grouped into LUT with out node xor_ln44_3)   --->   "%trunc_ln36_2 = trunc i32 %a_3" [../src/sha256.c:36]   --->   Operation 142 'trunc' 'trunc_ln36_2' <Predicate = (!icmp_ln33)> <Delay = 0.00>
ST_2 : Operation 143 [1/1] (2.55ns)   --->   "%e_2 = add i32 %t1, i32 %d_1_load" [../src/sha256.c:40]   --->   Operation 143 'add' 'e_2' <Predicate = (!icmp_ln33)> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 144 [1/1] (0.00ns) (grouped into LUT with out node xor_ln44_1)   --->   "%xor_ln44 = xor i32 %c_4, i32 %b_4" [../src/sha256.c:44]   --->   Operation 144 'xor' 'xor_ln44' <Predicate = (!icmp_ln33)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 145 [1/1] (0.00ns) (grouped into LUT with out node xor_ln44_1)   --->   "%and_ln44 = and i32 %xor_ln44, i32 %a_3" [../src/sha256.c:44]   --->   Operation 145 'and' 'and_ln44' <Predicate = (!icmp_ln33)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 146 [1/1] (0.00ns) (grouped into LUT with out node xor_ln44_1)   --->   "%and_ln44_1 = and i32 %c_4, i32 %b_4" [../src/sha256.c:44]   --->   Operation 146 'and' 'and_ln44_1' <Predicate = (!icmp_ln33)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 147 [1/1] (0.00ns) (grouped into LUT with out node xor_ln44_3)   --->   "%or_ln2 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i2.i30, i2 %trunc_ln36, i30 %lshr_ln2" [../src/sha256.c:44]   --->   Operation 147 'bitconcatenate' 'or_ln2' <Predicate = (!icmp_ln33)> <Delay = 0.00>
ST_2 : Operation 148 [1/1] (0.00ns) (grouped into LUT with out node xor_ln44_3)   --->   "%or_ln44_1 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i13.i19, i13 %trunc_ln36_1, i19 %lshr_ln36_1" [../src/sha256.c:44]   --->   Operation 148 'bitconcatenate' 'or_ln44_1' <Predicate = (!icmp_ln33)> <Delay = 0.00>
ST_2 : Operation 149 [1/1] (0.99ns) (out node of the LUT)   --->   "%xor_ln44_1 = xor i32 %and_ln44, i32 %and_ln44_1" [../src/sha256.c:44]   --->   Operation 149 'xor' 'xor_ln44_1' <Predicate = (!icmp_ln33)> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 150 [1/1] (0.00ns) (grouped into LUT with out node xor_ln44_3)   --->   "%or_ln44_2 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i22.i10, i22 %trunc_ln36_2, i10 %lshr_ln36_2" [../src/sha256.c:44]   --->   Operation 150 'bitconcatenate' 'or_ln44_2' <Predicate = (!icmp_ln33)> <Delay = 0.00>
ST_2 : Operation 151 [1/1] (0.00ns) (grouped into LUT with out node xor_ln44_3)   --->   "%xor_ln44_2 = xor i32 %or_ln44_1, i32 %or_ln44_2" [../src/sha256.c:44]   --->   Operation 151 'xor' 'xor_ln44_2' <Predicate = (!icmp_ln33)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 152 [1/1] (0.99ns) (out node of the LUT)   --->   "%xor_ln44_3 = xor i32 %xor_ln44_2, i32 %or_ln2" [../src/sha256.c:44]   --->   Operation 152 'xor' 'xor_ln44_3' <Predicate = (!icmp_ln33)> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 153 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln44 = add i32 %t1, i32 %xor_ln44_3" [../src/sha256.c:44]   --->   Operation 153 'add' 'add_ln44' <Predicate = (!icmp_ln33)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 154 [1/1] (4.37ns) (root node of TernaryAdder)   --->   "%a_2 = add i32 %add_ln44, i32 %xor_ln44_1" [../src/sha256.c:44]   --->   Operation 154 'add' 'a_2' <Predicate = (!icmp_ln33)> <Delay = 4.37> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 155 [1/1] (1.58ns)   --->   "%store_ln10 = store i32 %a_2, i32 %b_1" [../src/sha256.c:10]   --->   Operation 155 'store' 'store_ln10' <Predicate = (!icmp_ln33)> <Delay = 1.58>
ST_2 : Operation 156 [1/1] (1.58ns)   --->   "%store_ln10 = store i32 %a_3, i32 %c_1" [../src/sha256.c:10]   --->   Operation 156 'store' 'store_ln10' <Predicate = (!icmp_ln33)> <Delay = 1.58>
ST_2 : Operation 157 [1/1] (1.58ns)   --->   "%store_ln10 = store i32 %b_4, i32 %d_2" [../src/sha256.c:10]   --->   Operation 157 'store' 'store_ln10' <Predicate = (!icmp_ln33)> <Delay = 1.58>
ST_2 : Operation 158 [1/1] (1.58ns)   --->   "%store_ln10 = store i32 %e_2, i32 %f_1" [../src/sha256.c:10]   --->   Operation 158 'store' 'store_ln10' <Predicate = (!icmp_ln33)> <Delay = 1.58>
ST_2 : Operation 159 [1/1] (1.58ns)   --->   "%store_ln10 = store i32 %e_3, i32 %g_1" [../src/sha256.c:10]   --->   Operation 159 'store' 'store_ln10' <Predicate = (!icmp_ln33)> <Delay = 1.58>
ST_2 : Operation 160 [1/1] (1.58ns)   --->   "%store_ln10 = store i32 %f_4, i32 %h_2" [../src/sha256.c:10]   --->   Operation 160 'store' 'store_ln10' <Predicate = (!icmp_ln33)> <Delay = 1.58>
ST_2 : Operation 161 [1/1] (1.58ns)   --->   "%store_ln10 = store i32 %c_4, i32 %d_1" [../src/sha256.c:10]   --->   Operation 161 'store' 'store_ln10' <Predicate = (!icmp_ln33)> <Delay = 1.58>
ST_2 : Operation 162 [1/1] (1.58ns)   --->   "%store_ln10 = store i32 %g_4, i32 %h_1" [../src/sha256.c:10]   --->   Operation 162 'store' 'store_ln10' <Predicate = (!icmp_ln33)> <Delay = 1.58>
ST_2 : Operation 163 [1/1] (0.00ns)   --->   "%br_ln33 = br void %for.inc162" [../src/sha256.c:33]   --->   Operation 163 'br' 'br_ln33' <Predicate = (!icmp_ln33)> <Delay = 0.00>
ST_2 : Operation 164 [1/1] (0.00ns)   --->   "%h_1_load_1 = load i32 %h_1"   --->   Operation 164 'load' 'h_1_load_1' <Predicate = (icmp_ln33)> <Delay = 0.00>
ST_2 : Operation 165 [1/1] (0.00ns)   --->   "%d_1_load_1 = load i32 %d_1"   --->   Operation 165 'load' 'd_1_load_1' <Predicate = (icmp_ln33)> <Delay = 0.00>
ST_2 : Operation 166 [1/1] (0.00ns)   --->   "%write_ln36 = write void @_ssdm_op_Write.ap_auto.i32P0A, i32 %a_3_out, i32 %a_3" [../src/sha256.c:36]   --->   Operation 166 'write' 'write_ln36' <Predicate = (icmp_ln33)> <Delay = 0.00>
ST_2 : Operation 167 [1/1] (0.00ns)   --->   "%write_ln44 = write void @_ssdm_op_Write.ap_auto.i32P0A, i32 %b_3_out, i32 %b_4" [../src/sha256.c:44]   --->   Operation 167 'write' 'write_ln44' <Predicate = (icmp_ln33)> <Delay = 0.00>
ST_2 : Operation 168 [1/1] (0.00ns)   --->   "%write_ln44 = write void @_ssdm_op_Write.ap_auto.i32P0A, i32 %c_3_out, i32 %c_4" [../src/sha256.c:44]   --->   Operation 168 'write' 'write_ln44' <Predicate = (icmp_ln33)> <Delay = 0.00>
ST_2 : Operation 169 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i32P0A, i32 %d_1_out, i32 %d_1_load_1"   --->   Operation 169 'write' 'write_ln0' <Predicate = (icmp_ln33)> <Delay = 0.00>
ST_2 : Operation 170 [1/1] (0.00ns)   --->   "%write_ln35 = write void @_ssdm_op_Write.ap_auto.i32P0A, i32 %e_3_out, i32 %e_3" [../src/sha256.c:35]   --->   Operation 170 'write' 'write_ln35' <Predicate = (icmp_ln33)> <Delay = 0.00>
ST_2 : Operation 171 [1/1] (0.00ns)   --->   "%write_ln35 = write void @_ssdm_op_Write.ap_auto.i32P0A, i32 %f_3_out, i32 %f_4" [../src/sha256.c:35]   --->   Operation 171 'write' 'write_ln35' <Predicate = (icmp_ln33)> <Delay = 0.00>
ST_2 : Operation 172 [1/1] (0.00ns)   --->   "%write_ln35 = write void @_ssdm_op_Write.ap_auto.i32P0A, i32 %g_3_out, i32 %g_4" [../src/sha256.c:35]   --->   Operation 172 'write' 'write_ln35' <Predicate = (icmp_ln33)> <Delay = 0.00>
ST_2 : Operation 173 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i32P0A, i32 %h_1_out, i32 %h_1_load_1"   --->   Operation 173 'write' 'write_ln0' <Predicate = (icmp_ln33)> <Delay = 0.00>
ST_2 : Operation 174 [1/1] (1.58ns)   --->   "%ret_ln0 = ret"   --->   Operation 174 'ret' 'ret_ln0' <Predicate = (icmp_ln33)> <Delay = 1.58>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10.000ns, clock uncertainty: 2.700ns.

 <State 1>: 5.046ns
The critical path consists of the following:
	'store' operation 0 bit ('store_ln10', ../src/sha256.c:10) of constant 0 on local variable 'i', ../src/sha256.c:10 [169]  (1.588 ns)
	'load' operation 7 bit ('i', ../src/sha256.c:33) on local variable 'i', ../src/sha256.c:10 [174]  (0.000 ns)
	'icmp' operation 1 bit ('icmp_ln33', ../src/sha256.c:33) [181]  (1.870 ns)
	'store' operation 0 bit ('store_ln10', ../src/sha256.c:10) of variable 'add_ln33', ../src/sha256.c:33 on local variable 'i', ../src/sha256.c:10 [238]  (1.588 ns)

 <State 2>: 15.694ns
The critical path consists of the following:
	'load' operation 32 bit ('g', ../src/sha256.c:35) on local variable 'h', ../src/sha256.c:10 [175]  (0.000 ns)
	'and' operation 32 bit ('and_ln35_1', ../src/sha256.c:35) [205]  (0.000 ns)
	'xor' operation 32 bit ('xor_ln35_1', ../src/sha256.c:35) [207]  (0.993 ns)
	'add' operation 32 bit ('add_ln35_1', ../src/sha256.c:35) [211]  (0.000 ns)
	'add' operation 32 bit ('add_ln35_2', ../src/sha256.c:35) [212]  (4.371 ns)
	'add' operation 32 bit ('t1', ../src/sha256.c:35) [213]  (4.371 ns)
	'add' operation 32 bit ('add_ln44', ../src/sha256.c:44) [230]  (0.000 ns)
	'add' operation 32 bit ('a', ../src/sha256.c:44) [231]  (4.371 ns)
	'store' operation 0 bit ('store_ln10', ../src/sha256.c:10) of variable 'a', ../src/sha256.c:44 on local variable 'b', ../src/sha256.c:10 [232]  (1.588 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
