// Seed: 1477495613
module module_0;
  tri id_2;
  assign id_1 = id_2;
  always id_1 = 1;
  assign id_2 = id_1;
  wire id_3;
endmodule
module module_1 (
    input tri1 id_0,
    output wand id_1,
    input wor id_2,
    input uwire id_3,
    input supply1 id_4,
    input tri id_5,
    inout wor id_6,
    output logic id_7,
    input uwire id_8,
    input tri1 id_9,
    input supply1 id_10,
    input wand id_11,
    output wor id_12,
    input supply0 id_13,
    input wand id_14,
    input wor id_15,
    output tri id_16
);
  always begin
    id_7 <= 1'b0;
    id_6 = 1 ? 1'b0 : 1;
  end
  module_0();
endmodule
