
// File generated by noodle version U-2022.12#3eec2545bc#230622, Tue Aug 20 13:00:31 2024
// Copyright 2014-2022 Synopsys, Inc. All rights reserved.
// noodle -I/proj/xbuilds/2023.2_INT_1013_2256/installs/all_platforms/Vitis/2023.2/aietools/data/aie_ml/lib -I/proj/xbuilds/2023.2_INT_1013_2256/installs/all_platforms/Vitis/2023.2/aietools/data/aie_ml/lib/isg -I/proj/xbuilds/2023.2_INT_1013_2256/installs/all_platforms/Vitis/2023.2/aietools/data/aie_ml/lib/runtime_cxx/libcxx-lite/include -I/proj/xbuilds/2023.2_INT_1013_2256/installs/all_platforms/Vitis/2023.2/aietools/data/aie_ml/lib/runtime_cxx/libs/libcxx-9.0.0/include-lite -I/proj/xbuilds/2023.2_INT_1013_2256/installs/all_platforms/Vitis/2023.2/aietools/data/aie_ml/lib/runtime/include -I<BOOST_DIR> -D__AIENGINE__ -D__AIE_ARCH__=20 -D__AIEARCH__=20 -D__tct_tgt__=230622 -iaie_core.h +Sinl +Olbb=200 +Opmsa +NOpld +w/scratch/aba/micro/mlir-aie/test/npu-xrt/add_one_two/aie1.mlir.prj/work /scratch/aba/micro/mlir-aie/test/npu-xrt/add_one_two/aie1.mlir.prj/work/input.llchesslinked.sfg +Q1=+Sinl,+Olbb=200,+Opmsa,+NOpld +Q2=+Sinl,+Olbb=200,+Opmsa,+NOpld +Q3=+Sinl,+Olbb=1000,+Opmsa,+NOpld +Qfast=+Sinl,+Olbb=1000,+Opmsa,+NOpld,+Opfp +Qs=+Sinl,+Olbb=200,+Opmsa,+NOpld +Qz=+Sinl,+Olbb=200,+Opmsa,+NOpld me


/***
!!  void core_0_2()
Fcore_0_2 : user_defined, called {
    fnm : "core_0_2" 'void core_0_2()';
    arg : ( addr:i );
    loc : ( LR[0] );
    flc : ( P[6] P[7] R[16] R[17] R[18] R[19] R[20] R[21] R[22] R[23] );
    vac : ( crMCDEn[0] crPackSign[0] crSCDEn[0] crSRSSign[0] crUPSSign[0] crUnpackSign[0] crVaddSign[0] );
    frm : ( );
}
****
!!  void llvm___aie2___acquire(unsigned, unsigned)
Fllvm___aie2___acquire : user_defined, called {
    fnm : "llvm___aie2___acquire" 'void llvm___aie2___acquire(unsigned, unsigned)';
    arg : ( addr:i w32:i w32:i );
    loc : ( LR[0] R[0] R[1] );
    flc : ( P[6] P[7] R[16] R[17] R[18] R[19] R[20] R[21] R[22] R[23] );
    vac : ( crMCDEn[0] crPackSign[0] crSCDEn[0] crSRSSign[0] crUPSSign[0] crUnpackSign[0] crVaddSign[0] );
}
!!  void llvm___aie2___release(unsigned, unsigned)
Fllvm___aie2___release : user_defined, called {
    fnm : "llvm___aie2___release" 'void llvm___aie2___release(unsigned, unsigned)';
    arg : ( addr:i w32:i w32:i );
    loc : ( LR[0] R[0] R[1] );
    flc : ( P[6] P[7] R[16] R[17] R[18] R[19] R[20] R[21] R[22] R[23] );
    vac : ( crMCDEn[0] crPackSign[0] crSCDEn[0] crSRSSign[0] crUPSSign[0] crUnpackSign[0] crVaddSign[0] );
}
***/

[
    0 : core_0_2 typ=iword bnd=e stl=PM
    5 : _cst typ=amod val=49f bnd=m
    6 : _cst typ=amod val=-1f bnd=m
    9 : _cst typ=amod val=50f bnd=m
   13 : __tmp typ=w32 bnd=m
   14 : _cst typ=u4 val=1f bnd=m
   24 : _cst typ=amod val=48f bnd=m
   26 : _cst typ=amod val=51f bnd=m
   32 : __ali0 typ=w8 bnd=b stl=DMb
   33 : __ali1 typ=w8 bnd=b stl=DMb
   34 : __ext typ=w8 bnd=b stl=DMb
   35 : __vola typ=iword bnd=b stl=PM
   41 : __la typ=addr bnd=p
   42 : llvm___aie2___acquire typ=addr val=0r bnd=m
   43 : __link typ=addr bnd=m
   44 : _cst typ=w32 bnd=m
   45 : _cst typ=w32 bnd=m
   46 : __link typ=addr bnd=m
   47 : _cst typ=w32 bnd=m
   48 : _cst typ=w32 bnd=m
   49 : llvm___aie2___release typ=addr val=0r bnd=m
   50 : __link typ=addr bnd=m
   51 : _cst typ=w32 bnd=m
   52 : _cst typ=w32 bnd=m
   53 : __link typ=addr bnd=m
   54 : _cst typ=w32 bnd=m
   55 : _cst typ=w32 bnd=m
   56 : __link typ=addr bnd=m
   57 : _cst typ=w32 bnd=m
   58 : _cst typ=w32 bnd=m
   59 : __link typ=addr bnd=m
   60 : _cst typ=w32 bnd=m
   61 : _cst typ=w32 bnd=m
   62 : __link typ=addr bnd=m
   63 : _cst typ=w32 bnd=m
   64 : _cst typ=w32 bnd=m
   65 : __link typ=addr bnd=m
   66 : _cst typ=w32 bnd=m
   67 : _cst typ=w32 bnd=m
   72 : __M_DMs typ=w32 bnd=d stl=DMs
  138 : __R_LC typ=w32 bnd=d stl=LC
  139 : __R_LE typ=addr bnd=d stl=LE
  140 : __R_LS typ=addr bnd=d stl=LS
  158 : __ct_0 typ=u1 val=0f bnd=m
  159 : __ct_1 typ=u1 val=1f bnd=m
  164 : __R_SP typ=addr bnd=d stl=SP
  165 : __sp typ=addr bnd=b stl=SP
  166 : __rd___sp typ=addr bnd=m
  167 : __wr___sp typ=addr bnd=m
  168 : __rd___sp typ=addr bnd=m
  170 : __wr___sp typ=addr bnd=m
  171 : objFifo_in1_cons_buff_0 typ=w8 bnd=e sz=32 algn=4 stl=DMb
  173 : __ptr_objFifo_in1_cons_buff_0 typ=addr val=0a bnd=m adro=171
  174 : objFifo_out1_buff_0 typ=w8 bnd=e sz=32 algn=4 stl=DMb
  176 : __ptr_objFifo_out1_buff_0 typ=addr val=0a bnd=m adro=174
  177 : objFifo_in1_cons_buff_1 typ=w8 bnd=e sz=32 algn=4 stl=DMb
  179 : __ptr_objFifo_in1_cons_buff_1 typ=addr val=0a bnd=m adro=177
  180 : objFifo_out1_buff_1 typ=w8 bnd=e sz=32 algn=4 stl=DMb
  182 : __ptr_objFifo_out1_buff_1 typ=addr val=0a bnd=m adro=180
  199 : __ct_3 typ=u4 val=3f bnd=m
  200 : __cv typ=w32 bnd=m
  201 : __tmp typ=bool bnd=m
  202 : __shv___ptr_objFifo_in1_cons_buff_0 typ=addr bnd=m
  204 : __shv___ptr_objFifo_out1_buff_0 typ=addr bnd=m
  205 : __shv___ptr_objFifo_in1_cons_buff_1 typ=addr bnd=m
  206 : __shv___ptr_objFifo_out1_buff_1 typ=addr bnd=m
  256 : __ct_0s0 typ=amod val=0s0 bnd=m
  257 : __ct_0S0 typ=amod val=0S0 bnd=m
  258 : __ct_4 typ=amod val=4f bnd=m
  259 : __ct_m28 typ=amod val=-28f bnd=m
  269 : __either typ=bool bnd=m
  270 : __trgt typ=addr val=0J bnd=m
]
Fcore_0_2 {
    #487 off=0
    (_cst.6 var=5) const ()  <6>;
    (_cst.7 var=6) const ()  <7>;
    (_cst.11 var=9) const ()  <11>;
    (_cst.19 var=14) const ()  <19>;
    (_cst.67 var=24) const ()  <67>;
    (_cst.71 var=26) const ()  <71>;
    (__ali0.138 var=32) source ()  <142>;
    (__ali1.139 var=33) source ()  <144>;
    (__ext.140 var=34) source ()  <146>;
    (__vola.141 var=35) source ()  <148>;
    (__la.147 var=41 stl=LR off=0) inp ()  <156>;
    (__la.148 var=41) deassign (__la.147)  <157>;
    (llvm___aie2___acquire.149 var=42) const ()  <159>;
    (llvm___aie2___release.158 var=49) const ()  <171>;
    (__M_DMs.303 var=72) st_def ()  <306>;
    (__ct_0.389 var=158) const ()  <460>;
    (__ct_1.391 var=159) const ()  <462>;
    (__R_SP.477 var=164) st_def ()  <506>;
    (__sp.478 var=165) source ()  <507>;
    (__rd___sp.479 var=166) rd_res_reg (__R_SP.477 __sp.478)  <508>;
    (__R_SP.481 var=164 __sp.482 var=165) wr_res_reg (__wr___sp.559 __sp.478)  <510>;
    (__rd___sp.483 var=168) rd_res_reg (__R_SP.477 __sp.482)  <511>;
    (__ptr_objFifo_in1_cons_buff_0.488 var=173) const ()  <517>;
    (__ptr_objFifo_out1_buff_0.489 var=176) const ()  <519>;
    (__ptr_objFifo_in1_cons_buff_1.490 var=179) const ()  <521>;
    (__ptr_objFifo_out1_buff_1.491 var=182) const ()  <523>;
    (__ct_3.503 var=199) const ()  <612>;
    (__wr___sp.559 var=167) __Pvoid_add___Pvoid_amod (__rd___sp.479 __ct_0s0.735)  <687>;
    (__ct_0s0.735 var=256) const ()  <991>;
    (__ct_4.737 var=258) const ()  <995>;
    (__ct_m28.738 var=259) const ()  <997>;
    (__trgt.747 var=270) const ()  <1053>;
    do {
        {
            (__ali0.255 var=32) entry (__ali0.185 __ali0.138)  <264>;
            (__ali1.256 var=33) entry (__ali1.187 __ali1.139)  <265>;
            (__ext.257 var=34) entry (__ext.189 __ext.140)  <266>;
            (__vola.258 var=35) entry (__vola.191 __vola.141)  <267>;
            (__cv.504 var=200) entry (__cv.507 __ct_3.503)  <614>;
            (__shv___ptr_objFifo_in1_cons_buff_0.511 var=202) entry (__shv___ptr_objFifo_in1_cons_buff_0.509 __ptr_objFifo_in1_cons_buff_0.488)  <619>;
            (__shv___ptr_objFifo_out1_buff_0.523 var=204) entry (__shv___ptr_objFifo_out1_buff_0.521 __ptr_objFifo_out1_buff_0.489)  <631>;
            (__shv___ptr_objFifo_in1_cons_buff_1.534 var=205) entry (__shv___ptr_objFifo_in1_cons_buff_1.532 __ptr_objFifo_in1_cons_buff_1.490)  <641>;
            (__shv___ptr_objFifo_out1_buff_1.545 var=206) entry (__shv___ptr_objFifo_out1_buff_1.543 __ptr_objFifo_out1_buff_1.491)  <651>;
        } #4
        {
            #17 off=1
            (__link.150 var=43) addr_jal_addr (llvm___aie2___acquire.149)  <161>;
            call {
                (__ali0.393 var=32 __ali1.394 var=33 __ext.395 var=34 __vola.396 var=35) Fllvm___aie2___acquire (__link.151 _cst.152 _cst.153 __ali0.255 __ali1.256 __ext.257 __vola.258)  <162>;
                (__link.151 var=43 stl=LR off=0) assign (__link.150)  <163>;
                (_cst.152 var=44 stl=R off=0) assign (_cst.6)  <164>;
                (_cst.153 var=45 stl=R off=1) assign (_cst.7)  <165>;
            } #18 off=2
            #19 off=3
            (__link.154 var=46) addr_jal_addr (llvm___aie2___acquire.149)  <166>;
            call {
                (__ali0.397 var=32 __ali1.398 var=33 __ext.399 var=34 __vola.400 var=35) Fllvm___aie2___acquire (__link.155 _cst.156 _cst.157 __ali0.393 __ali1.394 __ext.395 __vola.396)  <167>;
                (__link.155 var=46 stl=LR off=0) assign (__link.154)  <168>;
                (_cst.156 var=47 stl=R off=0) assign (_cst.11)  <169>;
                (_cst.157 var=48 stl=R off=1) assign (_cst.7)  <170>;
            } #20 off=4
            #312 off=5
            (__tmp.20 var=13) __uint__pl___uint___uint (__tmp.401 _cst.19)  <20>;
            (__tmp.28 var=13) __uint__pl___uint___uint (__tmp.404 _cst.19)  <28>;
            (__tmp.34 var=13) __uint__pl___uint___uint (__tmp.407 _cst.19)  <34>;
            (__tmp.40 var=13) __uint__pl___uint___uint (__tmp.410 _cst.19)  <40>;
            (__tmp.46 var=13) __uint__pl___uint___uint (__tmp.413 _cst.19)  <46>;
            (__tmp.52 var=13) __uint__pl___uint___uint (__tmp.416 _cst.19)  <52>;
            (__tmp.58 var=13) __uint__pl___uint___uint (__tmp.419 _cst.19)  <58>;
            (__tmp.64 var=13) __uint__pl___uint___uint (__tmp.422 _cst.19)  <64>;
            (__link.159 var=50) addr_jal_addr (llvm___aie2___release.158)  <173>;
            (__tmp.401 var=13) load (__M_DMs.303 __shv___ptr_objFifo_in1_cons_buff_0.511 __ali1.398)  <466>;
            (__M_DMs.402 var=72 __ali0.403 var=32) store (__tmp.20 __shv___ptr_objFifo_out1_buff_0.523 __ali0.397)  <467>;
            (__tmp.404 var=13) load (__M_DMs.303 __shv___ptr_objFifo_in1_cons_buff_0.576 __ali1.398)  <468>;
            (__M_DMs.405 var=72 __ali0.406 var=32) store (__tmp.28 __shv___ptr_objFifo_out1_buff_0.616 __ali0.403)  <469>;
            (__tmp.407 var=13) load (__M_DMs.303 __shv___ptr_objFifo_in1_cons_buff_0.581 __ali1.398)  <470>;
            (__M_DMs.408 var=72 __ali0.409 var=32) store (__tmp.34 __shv___ptr_objFifo_out1_buff_0.621 __ali0.406)  <471>;
            (__tmp.410 var=13) load (__M_DMs.303 __shv___ptr_objFifo_in1_cons_buff_0.586 __ali1.398)  <472>;
            (__M_DMs.411 var=72 __ali0.412 var=32) store (__tmp.40 __shv___ptr_objFifo_out1_buff_0.626 __ali0.409)  <473>;
            (__tmp.413 var=13) load (__M_DMs.303 __shv___ptr_objFifo_in1_cons_buff_0.591 __ali1.398)  <474>;
            (__M_DMs.414 var=72 __ali0.415 var=32) store (__tmp.46 __shv___ptr_objFifo_out1_buff_0.631 __ali0.412)  <475>;
            (__tmp.416 var=13) load (__M_DMs.303 __shv___ptr_objFifo_in1_cons_buff_0.596 __ali1.398)  <476>;
            (__M_DMs.417 var=72 __ali0.418 var=32) store (__tmp.52 __shv___ptr_objFifo_out1_buff_0.636 __ali0.415)  <477>;
            (__tmp.419 var=13) load (__M_DMs.303 __shv___ptr_objFifo_in1_cons_buff_0.601 __ali1.398)  <478>;
            (__M_DMs.420 var=72 __ali0.421 var=32) store (__tmp.58 __shv___ptr_objFifo_out1_buff_0.641 __ali0.418)  <479>;
            (__tmp.422 var=13) load (__M_DMs.303 __shv___ptr_objFifo_in1_cons_buff_0.606 __ali1.398)  <480>;
            (__M_DMs.423 var=72 __ali0.424 var=32) store (__tmp.64 __shv___ptr_objFifo_out1_buff_0.646 __ali0.421)  <481>;
            (__shv___ptr_objFifo_in1_cons_buff_0.576 var=202) __Pvoid_add___Pvoid_amod (__shv___ptr_objFifo_in1_cons_buff_0.511 __ct_4.737)  <714>;
            (__shv___ptr_objFifo_in1_cons_buff_0.581 var=202) __Pvoid_add___Pvoid_amod (__shv___ptr_objFifo_in1_cons_buff_0.576 __ct_4.737)  <722>;
            (__shv___ptr_objFifo_in1_cons_buff_0.586 var=202) __Pvoid_add___Pvoid_amod (__shv___ptr_objFifo_in1_cons_buff_0.581 __ct_4.737)  <730>;
            (__shv___ptr_objFifo_in1_cons_buff_0.591 var=202) __Pvoid_add___Pvoid_amod (__shv___ptr_objFifo_in1_cons_buff_0.586 __ct_4.737)  <738>;
            (__shv___ptr_objFifo_in1_cons_buff_0.596 var=202) __Pvoid_add___Pvoid_amod (__shv___ptr_objFifo_in1_cons_buff_0.591 __ct_4.737)  <746>;
            (__shv___ptr_objFifo_in1_cons_buff_0.601 var=202) __Pvoid_add___Pvoid_amod (__shv___ptr_objFifo_in1_cons_buff_0.596 __ct_4.737)  <754>;
            (__shv___ptr_objFifo_in1_cons_buff_0.606 var=202) __Pvoid_add___Pvoid_amod (__shv___ptr_objFifo_in1_cons_buff_0.601 __ct_4.737)  <762>;
            (__shv___ptr_objFifo_in1_cons_buff_0.611 var=202) __Pvoid_add___Pvoid_amod (__shv___ptr_objFifo_in1_cons_buff_0.606 __ct_m28.738)  <770>;
            (__shv___ptr_objFifo_out1_buff_0.616 var=204) __Pvoid_add___Pvoid_amod (__shv___ptr_objFifo_out1_buff_0.523 __ct_4.737)  <778>;
            (__shv___ptr_objFifo_out1_buff_0.621 var=204) __Pvoid_add___Pvoid_amod (__shv___ptr_objFifo_out1_buff_0.616 __ct_4.737)  <786>;
            (__shv___ptr_objFifo_out1_buff_0.626 var=204) __Pvoid_add___Pvoid_amod (__shv___ptr_objFifo_out1_buff_0.621 __ct_4.737)  <794>;
            (__shv___ptr_objFifo_out1_buff_0.631 var=204) __Pvoid_add___Pvoid_amod (__shv___ptr_objFifo_out1_buff_0.626 __ct_4.737)  <802>;
            (__shv___ptr_objFifo_out1_buff_0.636 var=204) __Pvoid_add___Pvoid_amod (__shv___ptr_objFifo_out1_buff_0.631 __ct_4.737)  <810>;
            (__shv___ptr_objFifo_out1_buff_0.641 var=204) __Pvoid_add___Pvoid_amod (__shv___ptr_objFifo_out1_buff_0.636 __ct_4.737)  <818>;
            (__shv___ptr_objFifo_out1_buff_0.646 var=204) __Pvoid_add___Pvoid_amod (__shv___ptr_objFifo_out1_buff_0.641 __ct_4.737)  <826>;
            (__shv___ptr_objFifo_out1_buff_0.651 var=204) __Pvoid_add___Pvoid_amod (__shv___ptr_objFifo_out1_buff_0.646 __ct_m28.738)  <834>;
            call {
                (__ali0.425 var=32 __ali1.426 var=33 __ext.427 var=34 __vola.428 var=35) Fllvm___aie2___release (__link.160 _cst.161 _cst.162 __ali0.424 __ali1.398 __ext.399 __vola.400)  <174>;
                (__link.160 var=50 stl=LR off=0) assign (__link.159)  <175>;
                (_cst.161 var=51 stl=R off=0) assign (_cst.67)  <176>;
                (_cst.162 var=52 stl=R off=1) assign (_cst.19)  <177>;
            } #22 off=6
            #23 off=7
            (__link.163 var=53) addr_jal_addr (llvm___aie2___release.158)  <178>;
            call {
                (__ali0.429 var=32 __ali1.430 var=33 __ext.431 var=34 __vola.432 var=35) Fllvm___aie2___release (__link.164 _cst.165 _cst.166 __ali0.425 __ali1.426 __ext.427 __vola.428)  <179>;
                (__link.164 var=53 stl=LR off=0) assign (__link.163)  <180>;
                (_cst.165 var=54 stl=R off=0) assign (_cst.71)  <181>;
                (_cst.166 var=55 stl=R off=1) assign (_cst.19)  <182>;
            } #24 off=8
            #25 off=9
            (__link.167 var=56) addr_jal_addr (llvm___aie2___acquire.149)  <183>;
            call {
                (__ali0.433 var=32 __ali1.434 var=33 __ext.435 var=34 __vola.436 var=35) Fllvm___aie2___acquire (__link.168 _cst.169 _cst.170 __ali0.429 __ali1.430 __ext.431 __vola.432)  <184>;
                (__link.168 var=56 stl=LR off=0) assign (__link.167)  <185>;
                (_cst.169 var=57 stl=R off=0) assign (_cst.6)  <186>;
                (_cst.170 var=58 stl=R off=1) assign (_cst.7)  <187>;
            } #26 off=10
            #27 off=11
            (__link.171 var=59) addr_jal_addr (llvm___aie2___acquire.149)  <188>;
            call {
                (__ali0.437 var=32 __ali1.438 var=33 __ext.439 var=34 __vola.440 var=35) Fllvm___aie2___acquire (__link.172 _cst.173 _cst.174 __ali0.433 __ali1.434 __ext.435 __vola.436)  <189>;
                (__link.172 var=59 stl=LR off=0) assign (__link.171)  <190>;
                (_cst.173 var=60 stl=R off=0) assign (_cst.11)  <191>;
                (_cst.174 var=61 stl=R off=1) assign (_cst.7)  <192>;
            } #28 off=12
            #401 off=13
            (__tmp.85 var=13) __uint__pl___uint___uint (__tmp.441 _cst.19)  <85>;
            (__tmp.92 var=13) __uint__pl___uint___uint (__tmp.444 _cst.19)  <92>;
            (__tmp.97 var=13) __uint__pl___uint___uint (__tmp.447 _cst.19)  <97>;
            (__tmp.102 var=13) __uint__pl___uint___uint (__tmp.450 _cst.19)  <102>;
            (__tmp.107 var=13) __uint__pl___uint___uint (__tmp.453 _cst.19)  <107>;
            (__tmp.112 var=13) __uint__pl___uint___uint (__tmp.456 _cst.19)  <112>;
            (__tmp.117 var=13) __uint__pl___uint___uint (__tmp.459 _cst.19)  <117>;
            (__tmp.122 var=13) __uint__pl___uint___uint (__tmp.462 _cst.19)  <122>;
            (__link.175 var=62) addr_jal_addr (llvm___aie2___release.158)  <193>;
            (__tmp.441 var=13) load (__M_DMs.303 __shv___ptr_objFifo_in1_cons_buff_1.534 __ali1.438)  <482>;
            (__M_DMs.442 var=72 __ali0.443 var=32) store (__tmp.85 __shv___ptr_objFifo_out1_buff_1.545 __ali0.437)  <483>;
            (__tmp.444 var=13) load (__M_DMs.303 __shv___ptr_objFifo_in1_cons_buff_1.656 __ali1.438)  <484>;
            (__M_DMs.445 var=72 __ali0.446 var=32) store (__tmp.92 __shv___ptr_objFifo_out1_buff_1.696 __ali0.443)  <485>;
            (__tmp.447 var=13) load (__M_DMs.303 __shv___ptr_objFifo_in1_cons_buff_1.661 __ali1.438)  <486>;
            (__M_DMs.448 var=72 __ali0.449 var=32) store (__tmp.97 __shv___ptr_objFifo_out1_buff_1.701 __ali0.446)  <487>;
            (__tmp.450 var=13) load (__M_DMs.303 __shv___ptr_objFifo_in1_cons_buff_1.666 __ali1.438)  <488>;
            (__M_DMs.451 var=72 __ali0.452 var=32) store (__tmp.102 __shv___ptr_objFifo_out1_buff_1.706 __ali0.449)  <489>;
            (__tmp.453 var=13) load (__M_DMs.303 __shv___ptr_objFifo_in1_cons_buff_1.671 __ali1.438)  <490>;
            (__M_DMs.454 var=72 __ali0.455 var=32) store (__tmp.107 __shv___ptr_objFifo_out1_buff_1.711 __ali0.452)  <491>;
            (__tmp.456 var=13) load (__M_DMs.303 __shv___ptr_objFifo_in1_cons_buff_1.676 __ali1.438)  <492>;
            (__M_DMs.457 var=72 __ali0.458 var=32) store (__tmp.112 __shv___ptr_objFifo_out1_buff_1.716 __ali0.455)  <493>;
            (__tmp.459 var=13) load (__M_DMs.303 __shv___ptr_objFifo_in1_cons_buff_1.681 __ali1.438)  <494>;
            (__M_DMs.460 var=72 __ali0.461 var=32) store (__tmp.117 __shv___ptr_objFifo_out1_buff_1.721 __ali0.458)  <495>;
            (__tmp.462 var=13) load (__M_DMs.303 __shv___ptr_objFifo_in1_cons_buff_1.686 __ali1.438)  <496>;
            (__M_DMs.463 var=72 __ali0.464 var=32) store (__tmp.122 __shv___ptr_objFifo_out1_buff_1.726 __ali0.461)  <497>;
            (__shv___ptr_objFifo_in1_cons_buff_1.656 var=205) __Pvoid_add___Pvoid_amod (__shv___ptr_objFifo_in1_cons_buff_1.534 __ct_4.737)  <842>;
            (__shv___ptr_objFifo_in1_cons_buff_1.661 var=205) __Pvoid_add___Pvoid_amod (__shv___ptr_objFifo_in1_cons_buff_1.656 __ct_4.737)  <850>;
            (__shv___ptr_objFifo_in1_cons_buff_1.666 var=205) __Pvoid_add___Pvoid_amod (__shv___ptr_objFifo_in1_cons_buff_1.661 __ct_4.737)  <858>;
            (__shv___ptr_objFifo_in1_cons_buff_1.671 var=205) __Pvoid_add___Pvoid_amod (__shv___ptr_objFifo_in1_cons_buff_1.666 __ct_4.737)  <866>;
            (__shv___ptr_objFifo_in1_cons_buff_1.676 var=205) __Pvoid_add___Pvoid_amod (__shv___ptr_objFifo_in1_cons_buff_1.671 __ct_4.737)  <874>;
            (__shv___ptr_objFifo_in1_cons_buff_1.681 var=205) __Pvoid_add___Pvoid_amod (__shv___ptr_objFifo_in1_cons_buff_1.676 __ct_4.737)  <882>;
            (__shv___ptr_objFifo_in1_cons_buff_1.686 var=205) __Pvoid_add___Pvoid_amod (__shv___ptr_objFifo_in1_cons_buff_1.681 __ct_4.737)  <890>;
            (__shv___ptr_objFifo_in1_cons_buff_1.691 var=205) __Pvoid_add___Pvoid_amod (__shv___ptr_objFifo_in1_cons_buff_1.686 __ct_m28.738)  <898>;
            (__shv___ptr_objFifo_out1_buff_1.696 var=206) __Pvoid_add___Pvoid_amod (__shv___ptr_objFifo_out1_buff_1.545 __ct_4.737)  <906>;
            (__shv___ptr_objFifo_out1_buff_1.701 var=206) __Pvoid_add___Pvoid_amod (__shv___ptr_objFifo_out1_buff_1.696 __ct_4.737)  <914>;
            (__shv___ptr_objFifo_out1_buff_1.706 var=206) __Pvoid_add___Pvoid_amod (__shv___ptr_objFifo_out1_buff_1.701 __ct_4.737)  <922>;
            (__shv___ptr_objFifo_out1_buff_1.711 var=206) __Pvoid_add___Pvoid_amod (__shv___ptr_objFifo_out1_buff_1.706 __ct_4.737)  <930>;
            (__shv___ptr_objFifo_out1_buff_1.716 var=206) __Pvoid_add___Pvoid_amod (__shv___ptr_objFifo_out1_buff_1.711 __ct_4.737)  <938>;
            (__shv___ptr_objFifo_out1_buff_1.721 var=206) __Pvoid_add___Pvoid_amod (__shv___ptr_objFifo_out1_buff_1.716 __ct_4.737)  <946>;
            (__shv___ptr_objFifo_out1_buff_1.726 var=206) __Pvoid_add___Pvoid_amod (__shv___ptr_objFifo_out1_buff_1.721 __ct_4.737)  <954>;
            (__shv___ptr_objFifo_out1_buff_1.731 var=206) __Pvoid_add___Pvoid_amod (__shv___ptr_objFifo_out1_buff_1.726 __ct_m28.738)  <962>;
            call {
                (__ali0.465 var=32 __ali1.466 var=33 __ext.467 var=34 __vola.468 var=35) Fllvm___aie2___release (__link.176 _cst.177 _cst.178 __ali0.464 __ali1.438 __ext.439 __vola.440)  <194>;
                (__link.176 var=62 stl=LR off=0) assign (__link.175)  <195>;
                (_cst.177 var=63 stl=R off=0) assign (_cst.67)  <196>;
                (_cst.178 var=64 stl=R off=1) assign (_cst.19)  <197>;
            } #30 off=14
            #31 off=15
            (__link.179 var=65) addr_jal_addr (llvm___aie2___release.158)  <198>;
            call {
                (__ali0.469 var=32 __ali1.470 var=33 __ext.471 var=34 __vola.472 var=35) Fllvm___aie2___release (__link.180 _cst.181 _cst.182 __ali0.465 __ali1.466 __ext.467 __vola.468)  <199>;
                (__link.180 var=65 stl=LR off=0) assign (__link.179)  <200>;
                (_cst.181 var=66 stl=R off=0) assign (_cst.71)  <201>;
                (_cst.182 var=67 stl=R off=1) assign (_cst.19)  <202>;
            } #32 off=16
            #458 off=17
            (__cv.568 var=200) __sint__pl___sint___sint (__cv.504 _cst.7)  <702>;
            (__tmp.741 var=201) bool_nez___sint (__cv.504)  <1002>;
            () void_ba_bool_addr (__tmp.741 __trgt.747)  <1054>;
            (__either.748 var=269) undefined ()  <1055>;
        } #5
        {
            () while_expr (__either.748)  <138>;
            (__ali0.185 var=32 __ali0.186 var=32) exit (__ali0.469)  <204>;
            (__ali1.187 var=33 __ali1.188 var=33) exit (__ali1.470)  <205>;
            (__ext.189 var=34 __ext.190 var=34) exit (__ext.471)  <206>;
            (__vola.191 var=35 __vola.192 var=35) exit (__vola.472)  <207>;
            (__cv.507 var=200 __cv.508 var=200) exit (__cv.568)  <616>;
            (__shv___ptr_objFifo_in1_cons_buff_0.509 var=202 __shv___ptr_objFifo_in1_cons_buff_0.510 var=202) exit (__shv___ptr_objFifo_in1_cons_buff_0.611)  <618>;
            (__shv___ptr_objFifo_out1_buff_0.521 var=204 __shv___ptr_objFifo_out1_buff_0.522 var=204) exit (__shv___ptr_objFifo_out1_buff_0.651)  <630>;
            (__shv___ptr_objFifo_in1_cons_buff_1.532 var=205 __shv___ptr_objFifo_in1_cons_buff_1.533 var=205) exit (__shv___ptr_objFifo_in1_cons_buff_1.691)  <640>;
            (__shv___ptr_objFifo_out1_buff_1.543 var=206 __shv___ptr_objFifo_out1_buff_1.544 var=206) exit (__shv___ptr_objFifo_out1_buff_1.731)  <650>;
        } #13
    } #3 rng=[4,4]
    #35 off=18 nxt=-2
    () sink (__ali0.186)  <143>;
    () sink (__ali1.188)  <145>;
    () sink (__ext.190)  <147>;
    () sink (__vola.192)  <149>;
    () void_ret_addr (__la.148)  <158>;
    () sink (__ct_0.389)  <464>;
    () sink (__ct_1.391)  <465>;
    (__R_SP.486 var=164 __sp.487 var=165) wr_res_reg (__wr___sp.564 __sp.482)  <515>;
    () sink (__sp.487)  <516>;
    (__wr___sp.564 var=170) __Pvoid_add___Pvoid_amod (__rd___sp.483 __ct_0S0.736)  <695>;
    (__ct_0S0.736 var=257) const ()  <993>;
} #1
0 : 'core_0_2';
----------
0 : (0,0:0,0);
----------

