Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.1 (win64) Build 3526262 Mon Apr 18 15:48:16 MDT 2022
| Date         : Mon Sep  5 03:02:00 2022
| Host         : XPS-9520 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file bmp_top_timing_summary_routed.rpt -pb bmp_top_timing_summary_routed.pb -rpx bmp_top_timing_summary_routed.rpx -warn_on_violation
| Design       : bmp_top
| Device       : 7z020-clg400
| Speed File   : -1  PRODUCTION 1.12 2019-11-22
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                       Violations  
---------  ----------------  --------------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell       30          
HPDR-1     Warning           Port pin direction inconsistency  1           
TIMING-18  Warning           Missing input or output delay     1           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (30)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (54)
5. checking no_input_delay (1)
6. checking no_output_delay (2)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (30)
-------------------------
 There are 30 register/latch pins with no clock driven by root clock pin: u_i2c_dri/dri_clk_reg/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (54)
-------------------------------------------------
 There are 54 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (1)
------------------------------
 There is 1 input port with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (2)
-------------------------------
 There are 2 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      4.270        0.000                      0                   11        0.238        0.000                      0                   11        3.500        0.000                       0                    12  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)         Period(ns)      Frequency(MHz)
-----        ------------         ----------      --------------
sys_clk_pin  {0.000 4.000}        8.000           125.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         4.270        0.000                      0                   11        0.238        0.000                      0                   11        3.500        0.000                       0                    12  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    
(none)                      sys_clk_pin   


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        4.270ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.238ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.270ns  (required time - arrival time)
  Source:                 u_i2c_dri/dri_clk_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            u_i2c_dri/dri_clk_reg/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.726ns  (logic 0.681ns (18.278%)  route 3.045ns (81.722%))
  Logic Levels:           2  (BUFG=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.258ns = ( 13.258 - 8.000 ) 
    Source Clock Delay      (SCD):    5.741ns
    Clock Pessimism Removal (CPR):    0.483ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.074 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=11, routed)          1.667     5.741    u_i2c_dri/CLK
    SLICE_X48Y46         FDCE                                         r  u_i2c_dri/dri_clk_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y46         FDCE (Prop_fdce_C_Q)         0.456     6.197 r  u_i2c_dri/dri_clk_reg/Q
                         net (fo=1, routed)           0.721     6.917    u_i2c_dri/dri_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     7.018 r  u_i2c_dri/dri_clk_BUFG_inst/O
                         net (fo=31, routed)          2.324     9.343    u_i2c_dri/dri_clk_BUFG
    SLICE_X48Y46         LUT6 (Prop_lut6_I5_O)        0.124     9.467 r  u_i2c_dri/dri_clk_i_1/O
                         net (fo=1, routed)           0.000     9.467    u_i2c_dri/dri_clk_i_1_n_0
    SLICE_X48Y46         FDCE                                         r  u_i2c_dri/dri_clk_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  sysclk (IN)
                         net (fo=0)                   0.000     8.000    sysclk
    H16                  IBUF (Prop_ibuf_I_O)         1.380     9.380 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           2.293    11.673    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.764 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=11, routed)          1.493    13.258    u_i2c_dri/CLK
    SLICE_X48Y46         FDCE                                         r  u_i2c_dri/dri_clk_reg/C
                         clock pessimism              0.483    13.741    
                         clock uncertainty           -0.035    13.705    
    SLICE_X48Y46         FDCE (Setup_fdce_C_D)        0.031    13.736    u_i2c_dri/dri_clk_reg
  -------------------------------------------------------------------
                         required time                         13.736    
                         arrival time                          -9.467    
  -------------------------------------------------------------------
                         slack                                  4.270    

Slack (MET) :             5.553ns  (required time - arrival time)
  Source:                 u_i2c_dri/clk_cnt_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            u_i2c_dri/clk_cnt_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.414ns  (logic 0.704ns (29.159%)  route 1.710ns (70.841%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.258ns = ( 13.258 - 8.000 ) 
    Source Clock Delay      (SCD):    5.742ns
    Clock Pessimism Removal (CPR):    0.458ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.074 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=11, routed)          1.668     5.742    u_i2c_dri/CLK
    SLICE_X48Y47         FDCE                                         r  u_i2c_dri/clk_cnt_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y47         FDCE (Prop_fdce_C_Q)         0.456     6.198 r  u_i2c_dri/clk_cnt_reg[8]/Q
                         net (fo=3, routed)           0.874     7.071    u_i2c_dri/clk_cnt[8]
    SLICE_X48Y47         LUT6 (Prop_lut6_I0_O)        0.124     7.195 r  u_i2c_dri/clk_cnt[4]_i_2/O
                         net (fo=4, routed)           0.837     8.032    u_i2c_dri/clk_cnt[4]_i_2_n_0
    SLICE_X48Y45         LUT5 (Prop_lut5_I4_O)        0.124     8.156 r  u_i2c_dri/clk_cnt[0]_i_1/O
                         net (fo=1, routed)           0.000     8.156    u_i2c_dri/clk_cnt_0[0]
    SLICE_X48Y45         FDCE                                         r  u_i2c_dri/clk_cnt_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  sysclk (IN)
                         net (fo=0)                   0.000     8.000    sysclk
    H16                  IBUF (Prop_ibuf_I_O)         1.380     9.380 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           2.293    11.673    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.764 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=11, routed)          1.493    13.258    u_i2c_dri/CLK
    SLICE_X48Y45         FDCE                                         r  u_i2c_dri/clk_cnt_reg[0]/C
                         clock pessimism              0.458    13.716    
                         clock uncertainty           -0.035    13.680    
    SLICE_X48Y45         FDCE (Setup_fdce_C_D)        0.029    13.709    u_i2c_dri/clk_cnt_reg[0]
  -------------------------------------------------------------------
                         required time                         13.709    
                         arrival time                          -8.156    
  -------------------------------------------------------------------
                         slack                                  5.553    

Slack (MET) :             5.615ns  (required time - arrival time)
  Source:                 u_i2c_dri/clk_cnt_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            u_i2c_dri/clk_cnt_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.357ns  (logic 0.842ns (35.725%)  route 1.515ns (64.275%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.259ns = ( 13.259 - 8.000 ) 
    Source Clock Delay      (SCD):    5.741ns
    Clock Pessimism Removal (CPR):    0.458ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.074 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=11, routed)          1.667     5.741    u_i2c_dri/CLK
    SLICE_X48Y45         FDCE                                         r  u_i2c_dri/clk_cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y45         FDCE (Prop_fdce_C_Q)         0.419     6.160 f  u_i2c_dri/clk_cnt_reg[1]/Q
                         net (fo=9, routed)           0.941     7.101    u_i2c_dri/clk_cnt[1]
    SLICE_X48Y46         LUT6 (Prop_lut6_I4_O)        0.299     7.400 r  u_i2c_dri/clk_cnt[9]_i_2/O
                         net (fo=2, routed)           0.574     7.974    u_i2c_dri/clk_cnt[9]_i_2_n_0
    SLICE_X48Y47         LUT4 (Prop_lut4_I1_O)        0.124     8.098 r  u_i2c_dri/clk_cnt[8]_i_1/O
                         net (fo=1, routed)           0.000     8.098    u_i2c_dri/clk_cnt_0[8]
    SLICE_X48Y47         FDCE                                         r  u_i2c_dri/clk_cnt_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  sysclk (IN)
                         net (fo=0)                   0.000     8.000    sysclk
    H16                  IBUF (Prop_ibuf_I_O)         1.380     9.380 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           2.293    11.673    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.764 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=11, routed)          1.494    13.259    u_i2c_dri/CLK
    SLICE_X48Y47         FDCE                                         r  u_i2c_dri/clk_cnt_reg[8]/C
                         clock pessimism              0.458    13.717    
                         clock uncertainty           -0.035    13.681    
    SLICE_X48Y47         FDCE (Setup_fdce_C_D)        0.031    13.712    u_i2c_dri/clk_cnt_reg[8]
  -------------------------------------------------------------------
                         required time                         13.712    
                         arrival time                          -8.098    
  -------------------------------------------------------------------
                         slack                                  5.615    

Slack (MET) :             5.624ns  (required time - arrival time)
  Source:                 u_i2c_dri/clk_cnt_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            u_i2c_dri/clk_cnt_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.346ns  (logic 0.842ns (35.894%)  route 1.504ns (64.106%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.259ns = ( 13.259 - 8.000 ) 
    Source Clock Delay      (SCD):    5.741ns
    Clock Pessimism Removal (CPR):    0.458ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.074 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=11, routed)          1.667     5.741    u_i2c_dri/CLK
    SLICE_X48Y46         FDCE                                         r  u_i2c_dri/clk_cnt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y46         FDCE (Prop_fdce_C_Q)         0.419     6.160 f  u_i2c_dri/clk_cnt_reg[2]/Q
                         net (fo=7, routed)           0.909     7.068    u_i2c_dri/clk_cnt[2]
    SLICE_X48Y46         LUT3 (Prop_lut3_I0_O)        0.299     7.367 r  u_i2c_dri/clk_cnt[7]_i_2/O
                         net (fo=2, routed)           0.595     7.962    u_i2c_dri/clk_cnt[7]_i_2_n_0
    SLICE_X48Y47         LUT6 (Prop_lut6_I3_O)        0.124     8.086 r  u_i2c_dri/clk_cnt[7]_i_1/O
                         net (fo=1, routed)           0.000     8.086    u_i2c_dri/clk_cnt_0[7]
    SLICE_X48Y47         FDCE                                         r  u_i2c_dri/clk_cnt_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  sysclk (IN)
                         net (fo=0)                   0.000     8.000    sysclk
    H16                  IBUF (Prop_ibuf_I_O)         1.380     9.380 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           2.293    11.673    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.764 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=11, routed)          1.494    13.259    u_i2c_dri/CLK
    SLICE_X48Y47         FDCE                                         r  u_i2c_dri/clk_cnt_reg[7]/C
                         clock pessimism              0.458    13.717    
                         clock uncertainty           -0.035    13.681    
    SLICE_X48Y47         FDCE (Setup_fdce_C_D)        0.029    13.710    u_i2c_dri/clk_cnt_reg[7]
  -------------------------------------------------------------------
                         required time                         13.710    
                         arrival time                          -8.086    
  -------------------------------------------------------------------
                         slack                                  5.624    

Slack (MET) :             5.633ns  (required time - arrival time)
  Source:                 u_i2c_dri/clk_cnt_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            u_i2c_dri/clk_cnt_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.383ns  (logic 0.868ns (36.427%)  route 1.515ns (63.573%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.259ns = ( 13.259 - 8.000 ) 
    Source Clock Delay      (SCD):    5.741ns
    Clock Pessimism Removal (CPR):    0.458ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.074 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=11, routed)          1.667     5.741    u_i2c_dri/CLK
    SLICE_X48Y45         FDCE                                         r  u_i2c_dri/clk_cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y45         FDCE (Prop_fdce_C_Q)         0.419     6.160 f  u_i2c_dri/clk_cnt_reg[1]/Q
                         net (fo=9, routed)           0.941     7.101    u_i2c_dri/clk_cnt[1]
    SLICE_X48Y46         LUT6 (Prop_lut6_I4_O)        0.299     7.400 r  u_i2c_dri/clk_cnt[9]_i_2/O
                         net (fo=2, routed)           0.574     7.974    u_i2c_dri/clk_cnt[9]_i_2_n_0
    SLICE_X48Y47         LUT5 (Prop_lut5_I2_O)        0.150     8.124 r  u_i2c_dri/clk_cnt[9]_i_1/O
                         net (fo=1, routed)           0.000     8.124    u_i2c_dri/clk_cnt_0[9]
    SLICE_X48Y47         FDCE                                         r  u_i2c_dri/clk_cnt_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  sysclk (IN)
                         net (fo=0)                   0.000     8.000    sysclk
    H16                  IBUF (Prop_ibuf_I_O)         1.380     9.380 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           2.293    11.673    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.764 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=11, routed)          1.494    13.259    u_i2c_dri/CLK
    SLICE_X48Y47         FDCE                                         r  u_i2c_dri/clk_cnt_reg[9]/C
                         clock pessimism              0.458    13.717    
                         clock uncertainty           -0.035    13.681    
    SLICE_X48Y47         FDCE (Setup_fdce_C_D)        0.075    13.756    u_i2c_dri/clk_cnt_reg[9]
  -------------------------------------------------------------------
                         required time                         13.756    
                         arrival time                          -8.124    
  -------------------------------------------------------------------
                         slack                                  5.633    

Slack (MET) :             5.709ns  (required time - arrival time)
  Source:                 u_i2c_dri/clk_cnt_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            u_i2c_dri/clk_cnt_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.001ns  (logic 0.746ns (37.284%)  route 1.255ns (62.716%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.258ns = ( 13.258 - 8.000 ) 
    Source Clock Delay      (SCD):    5.741ns
    Clock Pessimism Removal (CPR):    0.483ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.074 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=11, routed)          1.667     5.741    u_i2c_dri/CLK
    SLICE_X48Y46         FDCE                                         r  u_i2c_dri/clk_cnt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y46         FDCE (Prop_fdce_C_Q)         0.419     6.160 r  u_i2c_dri/clk_cnt_reg[2]/Q
                         net (fo=7, routed)           0.909     7.068    u_i2c_dri/clk_cnt[2]
    SLICE_X48Y46         LUT3 (Prop_lut3_I2_O)        0.327     7.395 r  u_i2c_dri/clk_cnt[2]_i_1/O
                         net (fo=1, routed)           0.346     7.742    u_i2c_dri/clk_cnt_0[2]
    SLICE_X48Y46         FDCE                                         r  u_i2c_dri/clk_cnt_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  sysclk (IN)
                         net (fo=0)                   0.000     8.000    sysclk
    H16                  IBUF (Prop_ibuf_I_O)         1.380     9.380 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           2.293    11.673    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.764 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=11, routed)          1.493    13.258    u_i2c_dri/CLK
    SLICE_X48Y46         FDCE                                         r  u_i2c_dri/clk_cnt_reg[2]/C
                         clock pessimism              0.483    13.741    
                         clock uncertainty           -0.035    13.705    
    SLICE_X48Y46         FDCE (Setup_fdce_C_D)       -0.255    13.450    u_i2c_dri/clk_cnt_reg[2]
  -------------------------------------------------------------------
                         required time                         13.450    
                         arrival time                          -7.742    
  -------------------------------------------------------------------
                         slack                                  5.709    

Slack (MET) :             5.804ns  (required time - arrival time)
  Source:                 u_i2c_dri/clk_cnt_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            u_i2c_dri/clk_cnt_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.165ns  (logic 0.704ns (32.510%)  route 1.461ns (67.490%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.258ns = ( 13.258 - 8.000 ) 
    Source Clock Delay      (SCD):    5.742ns
    Clock Pessimism Removal (CPR):    0.458ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.074 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=11, routed)          1.668     5.742    u_i2c_dri/CLK
    SLICE_X48Y47         FDCE                                         r  u_i2c_dri/clk_cnt_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y47         FDCE (Prop_fdce_C_Q)         0.456     6.198 r  u_i2c_dri/clk_cnt_reg[8]/Q
                         net (fo=3, routed)           0.874     7.071    u_i2c_dri/clk_cnt[8]
    SLICE_X48Y47         LUT6 (Prop_lut6_I0_O)        0.124     7.195 r  u_i2c_dri/clk_cnt[4]_i_2/O
                         net (fo=4, routed)           0.588     7.783    u_i2c_dri/clk_cnt[4]_i_2_n_0
    SLICE_X48Y45         LUT6 (Prop_lut6_I4_O)        0.124     7.907 r  u_i2c_dri/clk_cnt[4]_i_1/O
                         net (fo=1, routed)           0.000     7.907    u_i2c_dri/clk_cnt_0[4]
    SLICE_X48Y45         FDCE                                         r  u_i2c_dri/clk_cnt_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  sysclk (IN)
                         net (fo=0)                   0.000     8.000    sysclk
    H16                  IBUF (Prop_ibuf_I_O)         1.380     9.380 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           2.293    11.673    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.764 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=11, routed)          1.493    13.258    u_i2c_dri/CLK
    SLICE_X48Y45         FDCE                                         r  u_i2c_dri/clk_cnt_reg[4]/C
                         clock pessimism              0.458    13.716    
                         clock uncertainty           -0.035    13.680    
    SLICE_X48Y45         FDCE (Setup_fdce_C_D)        0.031    13.711    u_i2c_dri/clk_cnt_reg[4]
  -------------------------------------------------------------------
                         required time                         13.711    
                         arrival time                          -7.907    
  -------------------------------------------------------------------
                         slack                                  5.804    

Slack (MET) :             5.912ns  (required time - arrival time)
  Source:                 u_i2c_dri/clk_cnt_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            u_i2c_dri/clk_cnt_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.060ns  (logic 0.842ns (40.875%)  route 1.218ns (59.125%))
  Logic Levels:           2  (LUT3=1 LUT5=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.259ns = ( 13.259 - 8.000 ) 
    Source Clock Delay      (SCD):    5.741ns
    Clock Pessimism Removal (CPR):    0.458ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.074 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=11, routed)          1.667     5.741    u_i2c_dri/CLK
    SLICE_X48Y46         FDCE                                         r  u_i2c_dri/clk_cnt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y46         FDCE (Prop_fdce_C_Q)         0.419     6.160 f  u_i2c_dri/clk_cnt_reg[2]/Q
                         net (fo=7, routed)           0.909     7.068    u_i2c_dri/clk_cnt[2]
    SLICE_X48Y46         LUT3 (Prop_lut3_I0_O)        0.299     7.367 r  u_i2c_dri/clk_cnt[7]_i_2/O
                         net (fo=2, routed)           0.309     7.677    u_i2c_dri/clk_cnt[7]_i_2_n_0
    SLICE_X48Y47         LUT5 (Prop_lut5_I1_O)        0.124     7.801 r  u_i2c_dri/clk_cnt[6]_i_1/O
                         net (fo=1, routed)           0.000     7.801    u_i2c_dri/clk_cnt_0[6]
    SLICE_X48Y47         FDCE                                         r  u_i2c_dri/clk_cnt_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  sysclk (IN)
                         net (fo=0)                   0.000     8.000    sysclk
    H16                  IBUF (Prop_ibuf_I_O)         1.380     9.380 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           2.293    11.673    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.764 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=11, routed)          1.494    13.259    u_i2c_dri/CLK
    SLICE_X48Y47         FDCE                                         r  u_i2c_dri/clk_cnt_reg[6]/C
                         clock pessimism              0.458    13.717    
                         clock uncertainty           -0.035    13.681    
    SLICE_X48Y47         FDCE (Setup_fdce_C_D)        0.031    13.712    u_i2c_dri/clk_cnt_reg[6]
  -------------------------------------------------------------------
                         required time                         13.712    
                         arrival time                          -7.801    
  -------------------------------------------------------------------
                         slack                                  5.912    

Slack (MET) :             5.950ns  (required time - arrival time)
  Source:                 u_i2c_dri/clk_cnt_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            u_i2c_dri/clk_cnt_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.020ns  (logic 0.704ns (34.856%)  route 1.316ns (65.144%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.258ns = ( 13.258 - 8.000 ) 
    Source Clock Delay      (SCD):    5.742ns
    Clock Pessimism Removal (CPR):    0.458ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.074 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=11, routed)          1.668     5.742    u_i2c_dri/CLK
    SLICE_X48Y47         FDCE                                         r  u_i2c_dri/clk_cnt_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y47         FDCE (Prop_fdce_C_Q)         0.456     6.198 r  u_i2c_dri/clk_cnt_reg[8]/Q
                         net (fo=3, routed)           0.874     7.071    u_i2c_dri/clk_cnt[8]
    SLICE_X48Y47         LUT6 (Prop_lut6_I0_O)        0.124     7.195 r  u_i2c_dri/clk_cnt[4]_i_2/O
                         net (fo=4, routed)           0.442     7.637    u_i2c_dri/clk_cnt[4]_i_2_n_0
    SLICE_X48Y45         LUT6 (Prop_lut6_I4_O)        0.124     7.761 r  u_i2c_dri/clk_cnt[3]_i_1/O
                         net (fo=1, routed)           0.000     7.761    u_i2c_dri/clk_cnt_0[3]
    SLICE_X48Y45         FDCE                                         r  u_i2c_dri/clk_cnt_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  sysclk (IN)
                         net (fo=0)                   0.000     8.000    sysclk
    H16                  IBUF (Prop_ibuf_I_O)         1.380     9.380 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           2.293    11.673    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.764 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=11, routed)          1.493    13.258    u_i2c_dri/CLK
    SLICE_X48Y45         FDCE                                         r  u_i2c_dri/clk_cnt_reg[3]/C
                         clock pessimism              0.458    13.716    
                         clock uncertainty           -0.035    13.680    
    SLICE_X48Y45         FDCE (Setup_fdce_C_D)        0.031    13.711    u_i2c_dri/clk_cnt_reg[3]
  -------------------------------------------------------------------
                         required time                         13.711    
                         arrival time                          -7.761    
  -------------------------------------------------------------------
                         slack                                  5.950    

Slack (MET) :             6.125ns  (required time - arrival time)
  Source:                 u_i2c_dri/clk_cnt_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            u_i2c_dri/clk_cnt_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.914ns  (logic 0.606ns (31.656%)  route 1.308ns (68.344%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.258ns = ( 13.258 - 8.000 ) 
    Source Clock Delay      (SCD):    5.741ns
    Clock Pessimism Removal (CPR):    0.483ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.074 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=11, routed)          1.667     5.741    u_i2c_dri/CLK
    SLICE_X48Y45         FDCE                                         r  u_i2c_dri/clk_cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y45         FDCE (Prop_fdce_C_Q)         0.456     6.197 r  u_i2c_dri/clk_cnt_reg[0]/Q
                         net (fo=9, routed)           1.308     7.505    u_i2c_dri/clk_cnt[0]
    SLICE_X48Y45         LUT2 (Prop_lut2_I0_O)        0.150     7.655 r  u_i2c_dri/clk_cnt[1]_i_1/O
                         net (fo=1, routed)           0.000     7.655    u_i2c_dri/clk_cnt_0[1]
    SLICE_X48Y45         FDCE                                         r  u_i2c_dri/clk_cnt_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  sysclk (IN)
                         net (fo=0)                   0.000     8.000    sysclk
    H16                  IBUF (Prop_ibuf_I_O)         1.380     9.380 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           2.293    11.673    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.764 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=11, routed)          1.493    13.258    u_i2c_dri/CLK
    SLICE_X48Y45         FDCE                                         r  u_i2c_dri/clk_cnt_reg[1]/C
                         clock pessimism              0.483    13.741    
                         clock uncertainty           -0.035    13.705    
    SLICE_X48Y45         FDCE (Setup_fdce_C_D)        0.075    13.780    u_i2c_dri/clk_cnt_reg[1]
  -------------------------------------------------------------------
                         required time                         13.780    
                         arrival time                          -7.655    
  -------------------------------------------------------------------
                         slack                                  6.125    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.238ns  (arrival time - required time)
  Source:                 u_i2c_dri/clk_cnt_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            u_i2c_dri/clk_cnt_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.330ns  (logic 0.227ns (68.687%)  route 0.103ns (31.313%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.171ns
    Source Clock Delay      (SCD):    1.647ns
    Clock Pessimism Removal (CPR):    0.524ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.086 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=11, routed)          0.561     1.647    u_i2c_dri/CLK
    SLICE_X48Y45         FDCE                                         r  u_i2c_dri/clk_cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y45         FDCE (Prop_fdce_C_Q)         0.128     1.775 r  u_i2c_dri/clk_cnt_reg[1]/Q
                         net (fo=9, routed)           0.103     1.879    u_i2c_dri/clk_cnt[1]
    SLICE_X48Y45         LUT6 (Prop_lut6_I3_O)        0.099     1.978 r  u_i2c_dri/clk_cnt[4]_i_1/O
                         net (fo=1, routed)           0.000     1.978    u_i2c_dri/clk_cnt_0[4]
    SLICE_X48Y45         FDCE                                         r  u_i2c_dri/clk_cnt_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=11, routed)          0.829     2.171    u_i2c_dri/CLK
    SLICE_X48Y45         FDCE                                         r  u_i2c_dri/clk_cnt_reg[4]/C
                         clock pessimism             -0.524     1.647    
    SLICE_X48Y45         FDCE (Hold_fdce_C_D)         0.092     1.739    u_i2c_dri/clk_cnt_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.739    
                         arrival time                           1.978    
  -------------------------------------------------------------------
                         slack                                  0.238    

Slack (MET) :             0.243ns  (arrival time - required time)
  Source:                 u_i2c_dri/clk_cnt_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            u_i2c_dri/clk_cnt_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.351ns  (logic 0.186ns (52.992%)  route 0.165ns (47.008%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.172ns
    Source Clock Delay      (SCD):    1.647ns
    Clock Pessimism Removal (CPR):    0.508ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.086 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=11, routed)          0.561     1.647    u_i2c_dri/CLK
    SLICE_X48Y45         FDCE                                         r  u_i2c_dri/clk_cnt_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y45         FDCE (Prop_fdce_C_Q)         0.141     1.788 r  u_i2c_dri/clk_cnt_reg[3]/Q
                         net (fo=8, routed)           0.165     1.953    u_i2c_dri/clk_cnt[3]
    SLICE_X48Y47         LUT6 (Prop_lut6_I1_O)        0.045     1.998 r  u_i2c_dri/clk_cnt[7]_i_1/O
                         net (fo=1, routed)           0.000     1.998    u_i2c_dri/clk_cnt_0[7]
    SLICE_X48Y47         FDCE                                         r  u_i2c_dri/clk_cnt_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=11, routed)          0.830     2.172    u_i2c_dri/CLK
    SLICE_X48Y47         FDCE                                         r  u_i2c_dri/clk_cnt_reg[7]/C
                         clock pessimism             -0.508     1.664    
    SLICE_X48Y47         FDCE (Hold_fdce_C_D)         0.091     1.755    u_i2c_dri/clk_cnt_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.755    
                         arrival time                           1.998    
  -------------------------------------------------------------------
                         slack                                  0.243    

Slack (MET) :             0.249ns  (arrival time - required time)
  Source:                 u_i2c_dri/clk_cnt_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            u_i2c_dri/clk_cnt_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.356ns  (logic 0.186ns (52.294%)  route 0.170ns (47.706%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.171ns
    Source Clock Delay      (SCD):    1.647ns
    Clock Pessimism Removal (CPR):    0.508ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.086 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=11, routed)          0.561     1.647    u_i2c_dri/CLK
    SLICE_X48Y45         FDCE                                         r  u_i2c_dri/clk_cnt_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y45         FDCE (Prop_fdce_C_Q)         0.141     1.788 r  u_i2c_dri/clk_cnt_reg[3]/Q
                         net (fo=8, routed)           0.170     1.958    u_i2c_dri/clk_cnt[3]
    SLICE_X48Y46         LUT6 (Prop_lut6_I0_O)        0.045     2.003 r  u_i2c_dri/clk_cnt[5]_i_1/O
                         net (fo=1, routed)           0.000     2.003    u_i2c_dri/clk_cnt_0[5]
    SLICE_X48Y46         FDCE                                         r  u_i2c_dri/clk_cnt_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=11, routed)          0.829     2.171    u_i2c_dri/CLK
    SLICE_X48Y46         FDCE                                         r  u_i2c_dri/clk_cnt_reg[5]/C
                         clock pessimism             -0.508     1.663    
    SLICE_X48Y46         FDCE (Hold_fdce_C_D)         0.091     1.754    u_i2c_dri/clk_cnt_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.754    
                         arrival time                           2.003    
  -------------------------------------------------------------------
                         slack                                  0.249    

Slack (MET) :             0.254ns  (arrival time - required time)
  Source:                 u_i2c_dri/clk_cnt_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            u_i2c_dri/clk_cnt_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.361ns  (logic 0.190ns (52.566%)  route 0.171ns (47.434%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.172ns
    Source Clock Delay      (SCD):    1.648ns
    Clock Pessimism Removal (CPR):    0.524ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.086 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=11, routed)          0.562     1.648    u_i2c_dri/CLK
    SLICE_X48Y47         FDCE                                         r  u_i2c_dri/clk_cnt_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y47         FDCE (Prop_fdce_C_Q)         0.141     1.789 r  u_i2c_dri/clk_cnt_reg[8]/Q
                         net (fo=3, routed)           0.171     1.961    u_i2c_dri/clk_cnt[8]
    SLICE_X48Y47         LUT5 (Prop_lut5_I0_O)        0.049     2.010 r  u_i2c_dri/clk_cnt[9]_i_1/O
                         net (fo=1, routed)           0.000     2.010    u_i2c_dri/clk_cnt_0[9]
    SLICE_X48Y47         FDCE                                         r  u_i2c_dri/clk_cnt_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=11, routed)          0.830     2.172    u_i2c_dri/CLK
    SLICE_X48Y47         FDCE                                         r  u_i2c_dri/clk_cnt_reg[9]/C
                         clock pessimism             -0.524     1.648    
    SLICE_X48Y47         FDCE (Hold_fdce_C_D)         0.107     1.755    u_i2c_dri/clk_cnt_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.755    
                         arrival time                           2.010    
  -------------------------------------------------------------------
                         slack                                  0.254    

Slack (MET) :             0.265ns  (arrival time - required time)
  Source:                 u_i2c_dri/clk_cnt_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            u_i2c_dri/clk_cnt_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.186ns (52.035%)  route 0.171ns (47.965%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.172ns
    Source Clock Delay      (SCD):    1.648ns
    Clock Pessimism Removal (CPR):    0.524ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.086 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=11, routed)          0.562     1.648    u_i2c_dri/CLK
    SLICE_X48Y47         FDCE                                         r  u_i2c_dri/clk_cnt_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y47         FDCE (Prop_fdce_C_Q)         0.141     1.789 r  u_i2c_dri/clk_cnt_reg[8]/Q
                         net (fo=3, routed)           0.171     1.961    u_i2c_dri/clk_cnt[8]
    SLICE_X48Y47         LUT4 (Prop_lut4_I3_O)        0.045     2.006 r  u_i2c_dri/clk_cnt[8]_i_1/O
                         net (fo=1, routed)           0.000     2.006    u_i2c_dri/clk_cnt_0[8]
    SLICE_X48Y47         FDCE                                         r  u_i2c_dri/clk_cnt_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=11, routed)          0.830     2.172    u_i2c_dri/CLK
    SLICE_X48Y47         FDCE                                         r  u_i2c_dri/clk_cnt_reg[8]/C
                         clock pessimism             -0.524     1.648    
    SLICE_X48Y47         FDCE (Hold_fdce_C_D)         0.092     1.740    u_i2c_dri/clk_cnt_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.740    
                         arrival time                           2.006    
  -------------------------------------------------------------------
                         slack                                  0.265    

Slack (MET) :             0.324ns  (arrival time - required time)
  Source:                 u_i2c_dri/clk_cnt_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            u_i2c_dri/clk_cnt_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.416ns  (logic 0.227ns (54.504%)  route 0.189ns (45.496%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.171ns
    Source Clock Delay      (SCD):    1.647ns
    Clock Pessimism Removal (CPR):    0.524ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.086 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=11, routed)          0.561     1.647    u_i2c_dri/CLK
    SLICE_X48Y45         FDCE                                         r  u_i2c_dri/clk_cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y45         FDCE (Prop_fdce_C_Q)         0.128     1.775 r  u_i2c_dri/clk_cnt_reg[1]/Q
                         net (fo=9, routed)           0.189     1.965    u_i2c_dri/clk_cnt[1]
    SLICE_X48Y45         LUT6 (Prop_lut6_I3_O)        0.099     2.064 r  u_i2c_dri/clk_cnt[3]_i_1/O
                         net (fo=1, routed)           0.000     2.064    u_i2c_dri/clk_cnt_0[3]
    SLICE_X48Y45         FDCE                                         r  u_i2c_dri/clk_cnt_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=11, routed)          0.829     2.171    u_i2c_dri/CLK
    SLICE_X48Y45         FDCE                                         r  u_i2c_dri/clk_cnt_reg[3]/C
                         clock pessimism             -0.524     1.647    
    SLICE_X48Y45         FDCE (Hold_fdce_C_D)         0.092     1.739    u_i2c_dri/clk_cnt_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.739    
                         arrival time                           2.064    
  -------------------------------------------------------------------
                         slack                                  0.324    

Slack (MET) :             0.326ns  (arrival time - required time)
  Source:                 u_i2c_dri/clk_cnt_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            u_i2c_dri/clk_cnt_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.433ns  (logic 0.230ns (53.075%)  route 0.203ns (46.925%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.171ns
    Source Clock Delay      (SCD):    1.647ns
    Clock Pessimism Removal (CPR):    0.524ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.086 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=11, routed)          0.561     1.647    u_i2c_dri/CLK
    SLICE_X48Y45         FDCE                                         r  u_i2c_dri/clk_cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y45         FDCE (Prop_fdce_C_Q)         0.128     1.775 r  u_i2c_dri/clk_cnt_reg[1]/Q
                         net (fo=9, routed)           0.203     1.978    u_i2c_dri/clk_cnt[1]
    SLICE_X48Y45         LUT2 (Prop_lut2_I1_O)        0.102     2.080 r  u_i2c_dri/clk_cnt[1]_i_1/O
                         net (fo=1, routed)           0.000     2.080    u_i2c_dri/clk_cnt_0[1]
    SLICE_X48Y45         FDCE                                         r  u_i2c_dri/clk_cnt_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=11, routed)          0.829     2.171    u_i2c_dri/CLK
    SLICE_X48Y45         FDCE                                         r  u_i2c_dri/clk_cnt_reg[1]/C
                         clock pessimism             -0.524     1.647    
    SLICE_X48Y45         FDCE (Hold_fdce_C_D)         0.107     1.754    u_i2c_dri/clk_cnt_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.754    
                         arrival time                           2.080    
  -------------------------------------------------------------------
                         slack                                  0.326    

Slack (MET) :             0.327ns  (arrival time - required time)
  Source:                 u_i2c_dri/clk_cnt_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            u_i2c_dri/clk_cnt_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.436ns  (logic 0.186ns (42.661%)  route 0.250ns (57.339%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.172ns
    Source Clock Delay      (SCD):    1.647ns
    Clock Pessimism Removal (CPR):    0.508ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.086 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=11, routed)          0.561     1.647    u_i2c_dri/CLK
    SLICE_X48Y45         FDCE                                         r  u_i2c_dri/clk_cnt_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y45         FDCE (Prop_fdce_C_Q)         0.141     1.788 r  u_i2c_dri/clk_cnt_reg[3]/Q
                         net (fo=8, routed)           0.250     2.038    u_i2c_dri/clk_cnt[3]
    SLICE_X48Y47         LUT5 (Prop_lut5_I3_O)        0.045     2.083 r  u_i2c_dri/clk_cnt[6]_i_1/O
                         net (fo=1, routed)           0.000     2.083    u_i2c_dri/clk_cnt_0[6]
    SLICE_X48Y47         FDCE                                         r  u_i2c_dri/clk_cnt_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=11, routed)          0.830     2.172    u_i2c_dri/CLK
    SLICE_X48Y47         FDCE                                         r  u_i2c_dri/clk_cnt_reg[6]/C
                         clock pessimism             -0.508     1.664    
    SLICE_X48Y47         FDCE (Hold_fdce_C_D)         0.092     1.756    u_i2c_dri/clk_cnt_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.756    
                         arrival time                           2.083    
  -------------------------------------------------------------------
                         slack                                  0.327    

Slack (MET) :             0.333ns  (arrival time - required time)
  Source:                 u_i2c_dri/clk_cnt_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            u_i2c_dri/dri_clk_reg/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.441ns  (logic 0.186ns (42.208%)  route 0.255ns (57.792%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.171ns
    Source Clock Delay      (SCD):    1.647ns
    Clock Pessimism Removal (CPR):    0.508ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.086 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=11, routed)          0.561     1.647    u_i2c_dri/CLK
    SLICE_X48Y45         FDCE                                         r  u_i2c_dri/clk_cnt_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y45         FDCE (Prop_fdce_C_Q)         0.141     1.788 r  u_i2c_dri/clk_cnt_reg[3]/Q
                         net (fo=8, routed)           0.255     2.043    u_i2c_dri/clk_cnt[3]
    SLICE_X48Y46         LUT6 (Prop_lut6_I3_O)        0.045     2.088 r  u_i2c_dri/dri_clk_i_1/O
                         net (fo=1, routed)           0.000     2.088    u_i2c_dri/dri_clk_i_1_n_0
    SLICE_X48Y46         FDCE                                         r  u_i2c_dri/dri_clk_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=11, routed)          0.829     2.171    u_i2c_dri/CLK
    SLICE_X48Y46         FDCE                                         r  u_i2c_dri/dri_clk_reg/C
                         clock pessimism             -0.508     1.663    
    SLICE_X48Y46         FDCE (Hold_fdce_C_D)         0.092     1.755    u_i2c_dri/dri_clk_reg
  -------------------------------------------------------------------
                         required time                         -1.755    
                         arrival time                           2.088    
  -------------------------------------------------------------------
                         slack                                  0.333    

Slack (MET) :             0.339ns  (arrival time - required time)
  Source:                 u_i2c_dri/clk_cnt_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            u_i2c_dri/clk_cnt_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.430ns  (logic 0.227ns (52.748%)  route 0.203ns (47.252%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.171ns
    Source Clock Delay      (SCD):    1.647ns
    Clock Pessimism Removal (CPR):    0.524ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.086 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=11, routed)          0.561     1.647    u_i2c_dri/CLK
    SLICE_X48Y45         FDCE                                         r  u_i2c_dri/clk_cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y45         FDCE (Prop_fdce_C_Q)         0.128     1.775 r  u_i2c_dri/clk_cnt_reg[1]/Q
                         net (fo=9, routed)           0.203     1.978    u_i2c_dri/clk_cnt[1]
    SLICE_X48Y45         LUT5 (Prop_lut5_I2_O)        0.099     2.077 r  u_i2c_dri/clk_cnt[0]_i_1/O
                         net (fo=1, routed)           0.000     2.077    u_i2c_dri/clk_cnt_0[0]
    SLICE_X48Y45         FDCE                                         r  u_i2c_dri/clk_cnt_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=11, routed)          0.829     2.171    u_i2c_dri/CLK
    SLICE_X48Y45         FDCE                                         r  u_i2c_dri/clk_cnt_reg[0]/C
                         clock pessimism             -0.524     1.647    
    SLICE_X48Y45         FDCE (Hold_fdce_C_D)         0.091     1.738    u_i2c_dri/clk_cnt_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.738    
                         arrival time                           2.077    
  -------------------------------------------------------------------
                         slack                                  0.339    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { sysclk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I   n/a            2.155         8.000       5.845      BUFGCTRL_X0Y16  sysclk_IBUF_BUFG_inst/I
Min Period        n/a     FDCE/C   n/a            1.000         8.000       7.000      SLICE_X48Y45    u_i2c_dri/clk_cnt_reg[0]/C
Min Period        n/a     FDCE/C   n/a            1.000         8.000       7.000      SLICE_X48Y45    u_i2c_dri/clk_cnt_reg[1]/C
Min Period        n/a     FDCE/C   n/a            1.000         8.000       7.000      SLICE_X48Y46    u_i2c_dri/clk_cnt_reg[2]/C
Min Period        n/a     FDCE/C   n/a            1.000         8.000       7.000      SLICE_X48Y45    u_i2c_dri/clk_cnt_reg[3]/C
Min Period        n/a     FDCE/C   n/a            1.000         8.000       7.000      SLICE_X48Y45    u_i2c_dri/clk_cnt_reg[4]/C
Min Period        n/a     FDCE/C   n/a            1.000         8.000       7.000      SLICE_X48Y46    u_i2c_dri/clk_cnt_reg[5]/C
Min Period        n/a     FDCE/C   n/a            1.000         8.000       7.000      SLICE_X48Y47    u_i2c_dri/clk_cnt_reg[6]/C
Min Period        n/a     FDCE/C   n/a            1.000         8.000       7.000      SLICE_X48Y47    u_i2c_dri/clk_cnt_reg[7]/C
Min Period        n/a     FDCE/C   n/a            1.000         8.000       7.000      SLICE_X48Y47    u_i2c_dri/clk_cnt_reg[8]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         4.000       3.500      SLICE_X48Y45    u_i2c_dri/clk_cnt_reg[0]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         4.000       3.500      SLICE_X48Y45    u_i2c_dri/clk_cnt_reg[0]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         4.000       3.500      SLICE_X48Y45    u_i2c_dri/clk_cnt_reg[1]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         4.000       3.500      SLICE_X48Y45    u_i2c_dri/clk_cnt_reg[1]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         4.000       3.500      SLICE_X48Y46    u_i2c_dri/clk_cnt_reg[2]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         4.000       3.500      SLICE_X48Y46    u_i2c_dri/clk_cnt_reg[2]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         4.000       3.500      SLICE_X48Y45    u_i2c_dri/clk_cnt_reg[3]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         4.000       3.500      SLICE_X48Y45    u_i2c_dri/clk_cnt_reg[3]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         4.000       3.500      SLICE_X48Y45    u_i2c_dri/clk_cnt_reg[4]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         4.000       3.500      SLICE_X48Y45    u_i2c_dri/clk_cnt_reg[4]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         4.000       3.500      SLICE_X48Y45    u_i2c_dri/clk_cnt_reg[0]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         4.000       3.500      SLICE_X48Y45    u_i2c_dri/clk_cnt_reg[0]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         4.000       3.500      SLICE_X48Y45    u_i2c_dri/clk_cnt_reg[1]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         4.000       3.500      SLICE_X48Y45    u_i2c_dri/clk_cnt_reg[1]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         4.000       3.500      SLICE_X48Y46    u_i2c_dri/clk_cnt_reg[2]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         4.000       3.500      SLICE_X48Y46    u_i2c_dri/clk_cnt_reg[2]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         4.000       3.500      SLICE_X48Y45    u_i2c_dri/clk_cnt_reg[3]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         4.000       3.500      SLICE_X48Y45    u_i2c_dri/clk_cnt_reg[3]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         4.000       3.500      SLICE_X48Y45    u_i2c_dri/clk_cnt_reg[4]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         4.000       3.500      SLICE_X48Y45    u_i2c_dri/clk_cnt_reg[4]/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay            56 Endpoints
Min Delay            56 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 btn1
                            (input port)
  Destination:            u_i2c_dri/cnt_reg[0]/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.875ns  (logic 1.587ns (20.157%)  route 6.288ns (79.843%))
  Logic Levels:           2  (IBUF=1 LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D19                                               0.000     0.000 r  btn1 (IN)
                         net (fo=0)                   0.000     0.000    btn1
    D19                  IBUF (Prop_ibuf_I_O)         1.463     1.463 r  btn1_IBUF_inst/O
                         net (fo=6, routed)           5.134     6.597    u_i2c_dri/btn1_IBUF
    SLICE_X53Y44         LUT1 (Prop_lut1_I0_O)        0.124     6.721 f  u_i2c_dri/cur_state[7]_i_2/O
                         net (fo=34, routed)          1.154     7.875    u_i2c_dri/cur_state[7]_i_2_n_0
    SLICE_X52Y40         FDCE                                         f  u_i2c_dri/cnt_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_i2c_dri/sda_out_reg/C
                            (rising edge-triggered cell FDPE)
  Destination:            ck_sda
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.796ns  (logic 3.991ns (51.186%)  route 3.806ns (48.814%))
  Logic Levels:           2  (FDPE=1 OBUFT=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y42         FDPE                         0.000     0.000 r  u_i2c_dri/sda_out_reg/C
    SLICE_X51Y42         FDPE (Prop_fdpe_C_Q)         0.456     0.456 r  u_i2c_dri/sda_out_reg/Q
                         net (fo=2, routed)           3.806     4.262    ck_sda_OBUF
    P15                  OBUFT (Prop_obuft_I_O)       3.535     7.796 r  ck_sda_OBUFT_inst/O
                         net (fo=0)                   0.000     7.796    ck_sda
    P15                                                               r  ck_sda (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 btn1
                            (input port)
  Destination:            u_i2c_dri/cnt_reg[3]/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.781ns  (logic 1.587ns (20.401%)  route 6.194ns (79.599%))
  Logic Levels:           2  (IBUF=1 LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D19                                               0.000     0.000 r  btn1 (IN)
                         net (fo=0)                   0.000     0.000    btn1
    D19                  IBUF (Prop_ibuf_I_O)         1.463     1.463 r  btn1_IBUF_inst/O
                         net (fo=6, routed)           5.134     6.597    u_i2c_dri/btn1_IBUF
    SLICE_X53Y44         LUT1 (Prop_lut1_I0_O)        0.124     6.721 f  u_i2c_dri/cur_state[7]_i_2/O
                         net (fo=34, routed)          1.060     7.781    u_i2c_dri/cur_state[7]_i_2_n_0
    SLICE_X51Y40         FDCE                                         f  u_i2c_dri/cnt_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 btn1
                            (input port)
  Destination:            u_i2c_dri/cnt_reg[4]/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.781ns  (logic 1.587ns (20.401%)  route 6.194ns (79.599%))
  Logic Levels:           2  (IBUF=1 LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D19                                               0.000     0.000 r  btn1 (IN)
                         net (fo=0)                   0.000     0.000    btn1
    D19                  IBUF (Prop_ibuf_I_O)         1.463     1.463 r  btn1_IBUF_inst/O
                         net (fo=6, routed)           5.134     6.597    u_i2c_dri/btn1_IBUF
    SLICE_X53Y44         LUT1 (Prop_lut1_I0_O)        0.124     6.721 f  u_i2c_dri/cur_state[7]_i_2/O
                         net (fo=34, routed)          1.060     7.781    u_i2c_dri/cur_state[7]_i_2_n_0
    SLICE_X51Y40         FDCE                                         f  u_i2c_dri/cnt_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 btn1
                            (input port)
  Destination:            u_i2c_dri/cnt_reg[5]/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.781ns  (logic 1.587ns (20.401%)  route 6.194ns (79.599%))
  Logic Levels:           2  (IBUF=1 LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D19                                               0.000     0.000 r  btn1 (IN)
                         net (fo=0)                   0.000     0.000    btn1
    D19                  IBUF (Prop_ibuf_I_O)         1.463     1.463 r  btn1_IBUF_inst/O
                         net (fo=6, routed)           5.134     6.597    u_i2c_dri/btn1_IBUF
    SLICE_X53Y44         LUT1 (Prop_lut1_I0_O)        0.124     6.721 f  u_i2c_dri/cur_state[7]_i_2/O
                         net (fo=34, routed)          1.060     7.781    u_i2c_dri/cur_state[7]_i_2_n_0
    SLICE_X50Y40         FDCE                                         f  u_i2c_dri/cnt_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 btn1
                            (input port)
  Destination:            u_i2c_dri/cnt_reg[6]/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.781ns  (logic 1.587ns (20.401%)  route 6.194ns (79.599%))
  Logic Levels:           2  (IBUF=1 LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D19                                               0.000     0.000 r  btn1 (IN)
                         net (fo=0)                   0.000     0.000    btn1
    D19                  IBUF (Prop_ibuf_I_O)         1.463     1.463 r  btn1_IBUF_inst/O
                         net (fo=6, routed)           5.134     6.597    u_i2c_dri/btn1_IBUF
    SLICE_X53Y44         LUT1 (Prop_lut1_I0_O)        0.124     6.721 f  u_i2c_dri/cur_state[7]_i_2/O
                         net (fo=34, routed)          1.060     7.781    u_i2c_dri/cur_state[7]_i_2_n_0
    SLICE_X51Y40         FDCE                                         f  u_i2c_dri/cnt_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_i2c_dri/scl_reg/C
                            (rising edge-triggered cell FDPE)
  Destination:            ck_scl
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.749ns  (logic 3.995ns (51.563%)  route 3.753ns (48.437%))
  Logic Levels:           2  (FDPE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y42         FDPE                         0.000     0.000 r  u_i2c_dri/scl_reg/C
    SLICE_X53Y42         FDPE (Prop_fdpe_C_Q)         0.456     0.456 r  u_i2c_dri/scl_reg/Q
                         net (fo=1, routed)           3.753     4.209    ck_scl_OBUF
    P16                  OBUF (Prop_obuf_I_O)         3.539     7.749 r  ck_scl_OBUF_inst/O
                         net (fo=0)                   0.000     7.749    ck_scl
    P16                                                               r  ck_scl (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 btn1
                            (input port)
  Destination:            u_i2c_dri/cur_state_reg[1]/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.723ns  (logic 1.587ns (20.555%)  route 6.135ns (79.445%))
  Logic Levels:           2  (IBUF=1 LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D19                                               0.000     0.000 r  btn1 (IN)
                         net (fo=0)                   0.000     0.000    btn1
    D19                  IBUF (Prop_ibuf_I_O)         1.463     1.463 r  btn1_IBUF_inst/O
                         net (fo=6, routed)           5.134     6.597    u_i2c_dri/btn1_IBUF
    SLICE_X53Y44         LUT1 (Prop_lut1_I0_O)        0.124     6.721 f  u_i2c_dri/cur_state[7]_i_2/O
                         net (fo=34, routed)          1.002     7.723    u_i2c_dri/cur_state[7]_i_2_n_0
    SLICE_X51Y41         FDCE                                         f  u_i2c_dri/cur_state_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 btn1
                            (input port)
  Destination:            u_i2c_dri/cnt_reg[2]/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.424ns  (logic 1.587ns (21.382%)  route 5.837ns (78.618%))
  Logic Levels:           2  (IBUF=1 LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D19                                               0.000     0.000 r  btn1 (IN)
                         net (fo=0)                   0.000     0.000    btn1
    D19                  IBUF (Prop_ibuf_I_O)         1.463     1.463 r  btn1_IBUF_inst/O
                         net (fo=6, routed)           5.134     6.597    u_i2c_dri/btn1_IBUF
    SLICE_X53Y44         LUT1 (Prop_lut1_I0_O)        0.124     6.721 f  u_i2c_dri/cur_state[7]_i_2/O
                         net (fo=34, routed)          0.703     7.424    u_i2c_dri/cur_state[7]_i_2_n_0
    SLICE_X50Y42         FDCE                                         f  u_i2c_dri/cnt_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 btn1
                            (input port)
  Destination:            u_i2c_dri/cur_state_reg[6]/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.424ns  (logic 1.587ns (21.382%)  route 5.837ns (78.618%))
  Logic Levels:           2  (IBUF=1 LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D19                                               0.000     0.000 r  btn1 (IN)
                         net (fo=0)                   0.000     0.000    btn1
    D19                  IBUF (Prop_ibuf_I_O)         1.463     1.463 r  btn1_IBUF_inst/O
                         net (fo=6, routed)           5.134     6.597    u_i2c_dri/btn1_IBUF
    SLICE_X53Y44         LUT1 (Prop_lut1_I0_O)        0.124     6.721 f  u_i2c_dri/cur_state[7]_i_2/O
                         net (fo=34, routed)          0.703     7.424    u_i2c_dri/cur_state[7]_i_2_n_0
    SLICE_X50Y42         FDCE                                         f  u_i2c_dri/cur_state_reg[6]/CLR
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 u_bmp180/FSM_sequential_state_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            u_bmp180/i2c_reg_addr_reg[6]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.333ns  (logic 0.186ns (55.890%)  route 0.147ns (44.110%))
  Logic Levels:           2  (FDRE=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y44         FDRE                         0.000     0.000 r  u_bmp180/FSM_sequential_state_reg[0]/C
    SLICE_X52Y44         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  u_bmp180/FSM_sequential_state_reg[0]/Q
                         net (fo=7, routed)           0.147     0.288    u_bmp180/FSM_sequential_state_reg_n_0_[0]
    SLICE_X53Y44         LUT5 (Prop_lut5_I3_O)        0.045     0.333 r  u_bmp180/i2c_reg_addr[6]_i_1/O
                         net (fo=1, routed)           0.000     0.333    u_bmp180/i2c_reg_addr[6]_i_1_n_0
    SLICE_X53Y44         FDRE                                         r  u_bmp180/i2c_reg_addr_reg[6]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_bmp180/i2c_rw_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            u_i2c_dri/wr_flag_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.334ns  (logic 0.186ns (55.671%)  route 0.148ns (44.329%))
  Logic Levels:           2  (FDRE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y44         FDRE                         0.000     0.000 r  u_bmp180/i2c_rw_reg/C
    SLICE_X52Y44         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  u_bmp180/i2c_rw_reg/Q
                         net (fo=2, routed)           0.148     0.289    u_i2c_dri/i2c_rw
    SLICE_X50Y44         LUT6 (Prop_lut6_I0_O)        0.045     0.334 r  u_i2c_dri/wr_flag_i_1/O
                         net (fo=1, routed)           0.000     0.334    u_i2c_dri/wr_flag_i_1_n_0
    SLICE_X50Y44         FDCE                                         r  u_i2c_dri/wr_flag_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_i2c_dri/st_done_reg/C
                            (rising edge-triggered cell FDCE)
  Destination:            u_i2c_dri/cur_state_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.335ns  (logic 0.186ns (55.444%)  route 0.149ns (44.556%))
  Logic Levels:           2  (FDCE=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y41         FDCE                         0.000     0.000 r  u_i2c_dri/st_done_reg/C
    SLICE_X53Y41         FDCE (Prop_fdce_C_Q)         0.141     0.141 f  u_i2c_dri/st_done_reg/Q
                         net (fo=8, routed)           0.149     0.290    u_i2c_dri/st_done
    SLICE_X51Y41         LUT5 (Prop_lut5_I4_O)        0.045     0.335 r  u_i2c_dri/cur_state[1]_i_1/O
                         net (fo=1, routed)           0.000     0.335    u_i2c_dri/next_state[1]
    SLICE_X51Y41         FDCE                                         r  u_i2c_dri/cur_state_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_i2c_dri/addr_t_reg[6]/C
                            (rising edge-triggered cell FDCE)
  Destination:            u_i2c_dri/addr_t_reg[6]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.354ns  (logic 0.186ns (52.507%)  route 0.168ns (47.493%))
  Logic Levels:           2  (FDCE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y44         FDCE                         0.000     0.000 r  u_i2c_dri/addr_t_reg[6]/C
    SLICE_X51Y44         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  u_i2c_dri/addr_t_reg[6]/Q
                         net (fo=2, routed)           0.168     0.309    u_i2c_dri/addr_t_reg_n_0_[6]
    SLICE_X51Y44         LUT6 (Prop_lut6_I5_O)        0.045     0.354 r  u_i2c_dri/addr_t[6]_i_1/O
                         net (fo=1, routed)           0.000     0.354    u_i2c_dri/addr_t[6]_i_1_n_0
    SLICE_X51Y44         FDCE                                         r  u_i2c_dri/addr_t_reg[6]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_i2c_dri/cnt_reg[3]/C
                            (rising edge-triggered cell FDCE)
  Destination:            u_i2c_dri/cnt_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.354ns  (logic 0.186ns (52.507%)  route 0.168ns (47.493%))
  Logic Levels:           2  (FDCE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y40         FDCE                         0.000     0.000 r  u_i2c_dri/cnt_reg[3]/C
    SLICE_X51Y40         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  u_i2c_dri/cnt_reg[3]/Q
                         net (fo=16, routed)          0.168     0.309    u_i2c_dri/cnt_reg_n_0_[3]
    SLICE_X51Y40         LUT6 (Prop_lut6_I2_O)        0.045     0.354 r  u_i2c_dri/cnt[3]_i_1/O
                         net (fo=1, routed)           0.000     0.354    u_i2c_dri/cnt[3]
    SLICE_X51Y40         FDCE                                         r  u_i2c_dri/cnt_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_i2c_dri/data_wr_t_reg[6]/C
                            (rising edge-triggered cell FDCE)
  Destination:            u_i2c_dri/data_wr_t_reg[6]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.354ns  (logic 0.186ns (52.507%)  route 0.168ns (47.493%))
  Logic Levels:           2  (FDCE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y43         FDCE                         0.000     0.000 r  u_i2c_dri/data_wr_t_reg[6]/C
    SLICE_X51Y43         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  u_i2c_dri/data_wr_t_reg[6]/Q
                         net (fo=2, routed)           0.168     0.309    u_i2c_dri/data_wr_t[6]
    SLICE_X51Y43         LUT6 (Prop_lut6_I5_O)        0.045     0.354 r  u_i2c_dri/data_wr_t[6]_i_1/O
                         net (fo=1, routed)           0.000     0.354    u_i2c_dri/data_wr_t[6]_i_1_n_0
    SLICE_X51Y43         FDCE                                         r  u_i2c_dri/data_wr_t_reg[6]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_bmp180/FSM_sequential_state_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            u_bmp180/i2c_exec_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.358ns  (logic 0.184ns (51.423%)  route 0.174ns (48.577%))
  Logic Levels:           2  (FDRE=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y44         FDRE                         0.000     0.000 r  u_bmp180/FSM_sequential_state_reg[0]/C
    SLICE_X52Y44         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  u_bmp180/FSM_sequential_state_reg[0]/Q
                         net (fo=7, routed)           0.174     0.315    u_bmp180/FSM_sequential_state_reg_n_0_[0]
    SLICE_X52Y44         LUT5 (Prop_lut5_I3_O)        0.043     0.358 r  u_bmp180/i2c_exec_i_1/O
                         net (fo=1, routed)           0.000     0.358    u_bmp180/i2c_exec_i_1_n_0
    SLICE_X52Y44         FDRE                                         r  u_bmp180/i2c_exec_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_bmp180/i2c_rw_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            u_bmp180/i2c_rw_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.359ns  (logic 0.186ns (51.801%)  route 0.173ns (48.199%))
  Logic Levels:           2  (FDRE=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y44         FDRE                         0.000     0.000 r  u_bmp180/i2c_rw_reg/C
    SLICE_X52Y44         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  u_bmp180/i2c_rw_reg/Q
                         net (fo=2, routed)           0.173     0.314    u_bmp180/i2c_rw
    SLICE_X52Y44         LUT5 (Prop_lut5_I4_O)        0.045     0.359 r  u_bmp180/i2c_rw_i_1/O
                         net (fo=1, routed)           0.000     0.359    u_bmp180/i2c_rw_i_1_n_0
    SLICE_X52Y44         FDRE                                         r  u_bmp180/i2c_rw_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_bmp180/FSM_sequential_state_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            u_bmp180/FSM_sequential_state_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.360ns  (logic 0.186ns (51.693%)  route 0.174ns (48.307%))
  Logic Levels:           2  (FDRE=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y44         FDRE                         0.000     0.000 r  u_bmp180/FSM_sequential_state_reg[0]/C
    SLICE_X52Y44         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  u_bmp180/FSM_sequential_state_reg[0]/Q
                         net (fo=7, routed)           0.174     0.315    u_bmp180/FSM_sequential_state_reg_n_0_[0]
    SLICE_X52Y44         LUT4 (Prop_lut4_I0_O)        0.045     0.360 r  u_bmp180/FSM_sequential_state[2]_i_1/O
                         net (fo=1, routed)           0.000     0.360    u_bmp180/FSM_sequential_state[2]_i_1_n_0
    SLICE_X52Y44         FDRE                                         r  u_bmp180/FSM_sequential_state_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_i2c_dri/cur_state_reg[4]/C
                            (rising edge-triggered cell FDCE)
  Destination:            u_i2c_dri/cur_state_reg[7]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.362ns  (logic 0.209ns (57.670%)  route 0.153ns (42.330%))
  Logic Levels:           2  (FDCE=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y44         FDCE                         0.000     0.000 r  u_i2c_dri/cur_state_reg[4]/C
    SLICE_X50Y44         FDCE (Prop_fdce_C_Q)         0.164     0.164 r  u_i2c_dri/cur_state_reg[4]/Q
                         net (fo=9, routed)           0.153     0.317    u_i2c_dri/cur_state[4]
    SLICE_X50Y43         LUT5 (Prop_lut5_I2_O)        0.045     0.362 r  u_i2c_dri/cur_state[7]_i_1/O
                         net (fo=1, routed)           0.000     0.362    u_i2c_dri/next_state[7]
    SLICE_X50Y43         FDCE                                         r  u_i2c_dri/cur_state_reg[7]/D
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  sys_clk_pin

Max Delay            11 Endpoints
Min Delay            11 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 btn1
                            (input port)
  Destination:            u_i2c_dri/clk_cnt_reg[6]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        7.986ns  (logic 1.587ns (19.877%)  route 6.399ns (80.123%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        5.259ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.259ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D19                                               0.000     0.000 r  btn1 (IN)
                         net (fo=0)                   0.000     0.000    btn1
    D19                  IBUF (Prop_ibuf_I_O)         1.463     1.463 r  btn1_IBUF_inst/O
                         net (fo=6, routed)           5.134     6.597    u_i2c_dri/btn1_IBUF
    SLICE_X53Y44         LUT1 (Prop_lut1_I0_O)        0.124     6.721 f  u_i2c_dri/cur_state[7]_i_2/O
                         net (fo=34, routed)          1.265     7.986    u_i2c_dri/cur_state[7]_i_2_n_0
    SLICE_X48Y47         FDCE                                         f  u_i2c_dri/clk_cnt_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    H16                  IBUF (Prop_ibuf_I_O)         1.380     1.380 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           2.293     3.673    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.764 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=11, routed)          1.494     5.259    u_i2c_dri/CLK
    SLICE_X48Y47         FDCE                                         r  u_i2c_dri/clk_cnt_reg[6]/C

Slack:                    inf
  Source:                 btn1
                            (input port)
  Destination:            u_i2c_dri/clk_cnt_reg[7]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        7.986ns  (logic 1.587ns (19.877%)  route 6.399ns (80.123%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        5.259ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.259ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D19                                               0.000     0.000 r  btn1 (IN)
                         net (fo=0)                   0.000     0.000    btn1
    D19                  IBUF (Prop_ibuf_I_O)         1.463     1.463 r  btn1_IBUF_inst/O
                         net (fo=6, routed)           5.134     6.597    u_i2c_dri/btn1_IBUF
    SLICE_X53Y44         LUT1 (Prop_lut1_I0_O)        0.124     6.721 f  u_i2c_dri/cur_state[7]_i_2/O
                         net (fo=34, routed)          1.265     7.986    u_i2c_dri/cur_state[7]_i_2_n_0
    SLICE_X48Y47         FDCE                                         f  u_i2c_dri/clk_cnt_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    H16                  IBUF (Prop_ibuf_I_O)         1.380     1.380 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           2.293     3.673    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.764 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=11, routed)          1.494     5.259    u_i2c_dri/CLK
    SLICE_X48Y47         FDCE                                         r  u_i2c_dri/clk_cnt_reg[7]/C

Slack:                    inf
  Source:                 btn1
                            (input port)
  Destination:            u_i2c_dri/clk_cnt_reg[8]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        7.986ns  (logic 1.587ns (19.877%)  route 6.399ns (80.123%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        5.259ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.259ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D19                                               0.000     0.000 r  btn1 (IN)
                         net (fo=0)                   0.000     0.000    btn1
    D19                  IBUF (Prop_ibuf_I_O)         1.463     1.463 r  btn1_IBUF_inst/O
                         net (fo=6, routed)           5.134     6.597    u_i2c_dri/btn1_IBUF
    SLICE_X53Y44         LUT1 (Prop_lut1_I0_O)        0.124     6.721 f  u_i2c_dri/cur_state[7]_i_2/O
                         net (fo=34, routed)          1.265     7.986    u_i2c_dri/cur_state[7]_i_2_n_0
    SLICE_X48Y47         FDCE                                         f  u_i2c_dri/clk_cnt_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    H16                  IBUF (Prop_ibuf_I_O)         1.380     1.380 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           2.293     3.673    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.764 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=11, routed)          1.494     5.259    u_i2c_dri/CLK
    SLICE_X48Y47         FDCE                                         r  u_i2c_dri/clk_cnt_reg[8]/C

Slack:                    inf
  Source:                 btn1
                            (input port)
  Destination:            u_i2c_dri/clk_cnt_reg[9]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        7.986ns  (logic 1.587ns (19.877%)  route 6.399ns (80.123%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        5.259ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.259ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D19                                               0.000     0.000 r  btn1 (IN)
                         net (fo=0)                   0.000     0.000    btn1
    D19                  IBUF (Prop_ibuf_I_O)         1.463     1.463 r  btn1_IBUF_inst/O
                         net (fo=6, routed)           5.134     6.597    u_i2c_dri/btn1_IBUF
    SLICE_X53Y44         LUT1 (Prop_lut1_I0_O)        0.124     6.721 f  u_i2c_dri/cur_state[7]_i_2/O
                         net (fo=34, routed)          1.265     7.986    u_i2c_dri/cur_state[7]_i_2_n_0
    SLICE_X48Y47         FDCE                                         f  u_i2c_dri/clk_cnt_reg[9]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    H16                  IBUF (Prop_ibuf_I_O)         1.380     1.380 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           2.293     3.673    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.764 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=11, routed)          1.494     5.259    u_i2c_dri/CLK
    SLICE_X48Y47         FDCE                                         r  u_i2c_dri/clk_cnt_reg[9]/C

Slack:                    inf
  Source:                 btn1
                            (input port)
  Destination:            u_i2c_dri/clk_cnt_reg[2]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        7.844ns  (logic 1.587ns (20.236%)  route 6.257ns (79.764%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        5.258ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.258ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D19                                               0.000     0.000 r  btn1 (IN)
                         net (fo=0)                   0.000     0.000    btn1
    D19                  IBUF (Prop_ibuf_I_O)         1.463     1.463 r  btn1_IBUF_inst/O
                         net (fo=6, routed)           5.134     6.597    u_i2c_dri/btn1_IBUF
    SLICE_X53Y44         LUT1 (Prop_lut1_I0_O)        0.124     6.721 f  u_i2c_dri/cur_state[7]_i_2/O
                         net (fo=34, routed)          1.123     7.844    u_i2c_dri/cur_state[7]_i_2_n_0
    SLICE_X48Y46         FDCE                                         f  u_i2c_dri/clk_cnt_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    H16                  IBUF (Prop_ibuf_I_O)         1.380     1.380 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           2.293     3.673    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.764 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=11, routed)          1.493     5.258    u_i2c_dri/CLK
    SLICE_X48Y46         FDCE                                         r  u_i2c_dri/clk_cnt_reg[2]/C

Slack:                    inf
  Source:                 btn1
                            (input port)
  Destination:            u_i2c_dri/clk_cnt_reg[5]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        7.844ns  (logic 1.587ns (20.236%)  route 6.257ns (79.764%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        5.258ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.258ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D19                                               0.000     0.000 r  btn1 (IN)
                         net (fo=0)                   0.000     0.000    btn1
    D19                  IBUF (Prop_ibuf_I_O)         1.463     1.463 r  btn1_IBUF_inst/O
                         net (fo=6, routed)           5.134     6.597    u_i2c_dri/btn1_IBUF
    SLICE_X53Y44         LUT1 (Prop_lut1_I0_O)        0.124     6.721 f  u_i2c_dri/cur_state[7]_i_2/O
                         net (fo=34, routed)          1.123     7.844    u_i2c_dri/cur_state[7]_i_2_n_0
    SLICE_X48Y46         FDCE                                         f  u_i2c_dri/clk_cnt_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    H16                  IBUF (Prop_ibuf_I_O)         1.380     1.380 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           2.293     3.673    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.764 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=11, routed)          1.493     5.258    u_i2c_dri/CLK
    SLICE_X48Y46         FDCE                                         r  u_i2c_dri/clk_cnt_reg[5]/C

Slack:                    inf
  Source:                 btn1
                            (input port)
  Destination:            u_i2c_dri/dri_clk_reg/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        7.844ns  (logic 1.587ns (20.236%)  route 6.257ns (79.764%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        5.258ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.258ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D19                                               0.000     0.000 r  btn1 (IN)
                         net (fo=0)                   0.000     0.000    btn1
    D19                  IBUF (Prop_ibuf_I_O)         1.463     1.463 r  btn1_IBUF_inst/O
                         net (fo=6, routed)           5.134     6.597    u_i2c_dri/btn1_IBUF
    SLICE_X53Y44         LUT1 (Prop_lut1_I0_O)        0.124     6.721 f  u_i2c_dri/cur_state[7]_i_2/O
                         net (fo=34, routed)          1.123     7.844    u_i2c_dri/cur_state[7]_i_2_n_0
    SLICE_X48Y46         FDCE                                         f  u_i2c_dri/dri_clk_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    H16                  IBUF (Prop_ibuf_I_O)         1.380     1.380 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           2.293     3.673    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.764 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=11, routed)          1.493     5.258    u_i2c_dri/CLK
    SLICE_X48Y46         FDCE                                         r  u_i2c_dri/dri_clk_reg/C

Slack:                    inf
  Source:                 btn1
                            (input port)
  Destination:            u_i2c_dri/clk_cnt_reg[0]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        7.692ns  (logic 1.587ns (20.636%)  route 6.105ns (79.364%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        5.258ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.258ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D19                                               0.000     0.000 r  btn1 (IN)
                         net (fo=0)                   0.000     0.000    btn1
    D19                  IBUF (Prop_ibuf_I_O)         1.463     1.463 r  btn1_IBUF_inst/O
                         net (fo=6, routed)           5.134     6.597    u_i2c_dri/btn1_IBUF
    SLICE_X53Y44         LUT1 (Prop_lut1_I0_O)        0.124     6.721 f  u_i2c_dri/cur_state[7]_i_2/O
                         net (fo=34, routed)          0.972     7.692    u_i2c_dri/cur_state[7]_i_2_n_0
    SLICE_X48Y45         FDCE                                         f  u_i2c_dri/clk_cnt_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    H16                  IBUF (Prop_ibuf_I_O)         1.380     1.380 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           2.293     3.673    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.764 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=11, routed)          1.493     5.258    u_i2c_dri/CLK
    SLICE_X48Y45         FDCE                                         r  u_i2c_dri/clk_cnt_reg[0]/C

Slack:                    inf
  Source:                 btn1
                            (input port)
  Destination:            u_i2c_dri/clk_cnt_reg[1]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        7.692ns  (logic 1.587ns (20.636%)  route 6.105ns (79.364%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        5.258ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.258ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D19                                               0.000     0.000 r  btn1 (IN)
                         net (fo=0)                   0.000     0.000    btn1
    D19                  IBUF (Prop_ibuf_I_O)         1.463     1.463 r  btn1_IBUF_inst/O
                         net (fo=6, routed)           5.134     6.597    u_i2c_dri/btn1_IBUF
    SLICE_X53Y44         LUT1 (Prop_lut1_I0_O)        0.124     6.721 f  u_i2c_dri/cur_state[7]_i_2/O
                         net (fo=34, routed)          0.972     7.692    u_i2c_dri/cur_state[7]_i_2_n_0
    SLICE_X48Y45         FDCE                                         f  u_i2c_dri/clk_cnt_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    H16                  IBUF (Prop_ibuf_I_O)         1.380     1.380 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           2.293     3.673    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.764 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=11, routed)          1.493     5.258    u_i2c_dri/CLK
    SLICE_X48Y45         FDCE                                         r  u_i2c_dri/clk_cnt_reg[1]/C

Slack:                    inf
  Source:                 btn1
                            (input port)
  Destination:            u_i2c_dri/clk_cnt_reg[3]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        7.692ns  (logic 1.587ns (20.636%)  route 6.105ns (79.364%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        5.258ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.258ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D19                                               0.000     0.000 r  btn1 (IN)
                         net (fo=0)                   0.000     0.000    btn1
    D19                  IBUF (Prop_ibuf_I_O)         1.463     1.463 r  btn1_IBUF_inst/O
                         net (fo=6, routed)           5.134     6.597    u_i2c_dri/btn1_IBUF
    SLICE_X53Y44         LUT1 (Prop_lut1_I0_O)        0.124     6.721 f  u_i2c_dri/cur_state[7]_i_2/O
                         net (fo=34, routed)          0.972     7.692    u_i2c_dri/cur_state[7]_i_2_n_0
    SLICE_X48Y45         FDCE                                         f  u_i2c_dri/clk_cnt_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    H16                  IBUF (Prop_ibuf_I_O)         1.380     1.380 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           2.293     3.673    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.764 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=11, routed)          1.493     5.258    u_i2c_dri/CLK
    SLICE_X48Y45         FDCE                                         r  u_i2c_dri/clk_cnt_reg[3]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 btn1
                            (input port)
  Destination:            u_i2c_dri/clk_cnt_reg[0]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        3.026ns  (logic 0.276ns (9.133%)  route 2.750ns (90.867%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.171ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.171ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D19                                               0.000     0.000 r  btn1 (IN)
                         net (fo=0)                   0.000     0.000    btn1
    D19                  IBUF (Prop_ibuf_I_O)         0.231     0.231 r  btn1_IBUF_inst/O
                         net (fo=6, routed)           2.379     2.610    u_i2c_dri/btn1_IBUF
    SLICE_X53Y44         LUT1 (Prop_lut1_I0_O)        0.045     2.655 f  u_i2c_dri/cur_state[7]_i_2/O
                         net (fo=34, routed)          0.372     3.026    u_i2c_dri/cur_state[7]_i_2_n_0
    SLICE_X48Y45         FDCE                                         f  u_i2c_dri/clk_cnt_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=11, routed)          0.829     2.171    u_i2c_dri/CLK
    SLICE_X48Y45         FDCE                                         r  u_i2c_dri/clk_cnt_reg[0]/C

Slack:                    inf
  Source:                 btn1
                            (input port)
  Destination:            u_i2c_dri/clk_cnt_reg[1]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        3.026ns  (logic 0.276ns (9.133%)  route 2.750ns (90.867%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.171ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.171ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D19                                               0.000     0.000 r  btn1 (IN)
                         net (fo=0)                   0.000     0.000    btn1
    D19                  IBUF (Prop_ibuf_I_O)         0.231     0.231 r  btn1_IBUF_inst/O
                         net (fo=6, routed)           2.379     2.610    u_i2c_dri/btn1_IBUF
    SLICE_X53Y44         LUT1 (Prop_lut1_I0_O)        0.045     2.655 f  u_i2c_dri/cur_state[7]_i_2/O
                         net (fo=34, routed)          0.372     3.026    u_i2c_dri/cur_state[7]_i_2_n_0
    SLICE_X48Y45         FDCE                                         f  u_i2c_dri/clk_cnt_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=11, routed)          0.829     2.171    u_i2c_dri/CLK
    SLICE_X48Y45         FDCE                                         r  u_i2c_dri/clk_cnt_reg[1]/C

Slack:                    inf
  Source:                 btn1
                            (input port)
  Destination:            u_i2c_dri/clk_cnt_reg[3]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        3.026ns  (logic 0.276ns (9.133%)  route 2.750ns (90.867%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.171ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.171ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D19                                               0.000     0.000 r  btn1 (IN)
                         net (fo=0)                   0.000     0.000    btn1
    D19                  IBUF (Prop_ibuf_I_O)         0.231     0.231 r  btn1_IBUF_inst/O
                         net (fo=6, routed)           2.379     2.610    u_i2c_dri/btn1_IBUF
    SLICE_X53Y44         LUT1 (Prop_lut1_I0_O)        0.045     2.655 f  u_i2c_dri/cur_state[7]_i_2/O
                         net (fo=34, routed)          0.372     3.026    u_i2c_dri/cur_state[7]_i_2_n_0
    SLICE_X48Y45         FDCE                                         f  u_i2c_dri/clk_cnt_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=11, routed)          0.829     2.171    u_i2c_dri/CLK
    SLICE_X48Y45         FDCE                                         r  u_i2c_dri/clk_cnt_reg[3]/C

Slack:                    inf
  Source:                 btn1
                            (input port)
  Destination:            u_i2c_dri/clk_cnt_reg[4]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        3.026ns  (logic 0.276ns (9.133%)  route 2.750ns (90.867%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.171ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.171ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D19                                               0.000     0.000 r  btn1 (IN)
                         net (fo=0)                   0.000     0.000    btn1
    D19                  IBUF (Prop_ibuf_I_O)         0.231     0.231 r  btn1_IBUF_inst/O
                         net (fo=6, routed)           2.379     2.610    u_i2c_dri/btn1_IBUF
    SLICE_X53Y44         LUT1 (Prop_lut1_I0_O)        0.045     2.655 f  u_i2c_dri/cur_state[7]_i_2/O
                         net (fo=34, routed)          0.372     3.026    u_i2c_dri/cur_state[7]_i_2_n_0
    SLICE_X48Y45         FDCE                                         f  u_i2c_dri/clk_cnt_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=11, routed)          0.829     2.171    u_i2c_dri/CLK
    SLICE_X48Y45         FDCE                                         r  u_i2c_dri/clk_cnt_reg[4]/C

Slack:                    inf
  Source:                 btn1
                            (input port)
  Destination:            u_i2c_dri/clk_cnt_reg[2]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        3.092ns  (logic 0.276ns (8.938%)  route 2.816ns (91.062%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.171ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.171ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D19                                               0.000     0.000 r  btn1 (IN)
                         net (fo=0)                   0.000     0.000    btn1
    D19                  IBUF (Prop_ibuf_I_O)         0.231     0.231 r  btn1_IBUF_inst/O
                         net (fo=6, routed)           2.379     2.610    u_i2c_dri/btn1_IBUF
    SLICE_X53Y44         LUT1 (Prop_lut1_I0_O)        0.045     2.655 f  u_i2c_dri/cur_state[7]_i_2/O
                         net (fo=34, routed)          0.437     3.092    u_i2c_dri/cur_state[7]_i_2_n_0
    SLICE_X48Y46         FDCE                                         f  u_i2c_dri/clk_cnt_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=11, routed)          0.829     2.171    u_i2c_dri/CLK
    SLICE_X48Y46         FDCE                                         r  u_i2c_dri/clk_cnt_reg[2]/C

Slack:                    inf
  Source:                 btn1
                            (input port)
  Destination:            u_i2c_dri/clk_cnt_reg[5]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        3.092ns  (logic 0.276ns (8.938%)  route 2.816ns (91.062%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.171ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.171ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D19                                               0.000     0.000 r  btn1 (IN)
                         net (fo=0)                   0.000     0.000    btn1
    D19                  IBUF (Prop_ibuf_I_O)         0.231     0.231 r  btn1_IBUF_inst/O
                         net (fo=6, routed)           2.379     2.610    u_i2c_dri/btn1_IBUF
    SLICE_X53Y44         LUT1 (Prop_lut1_I0_O)        0.045     2.655 f  u_i2c_dri/cur_state[7]_i_2/O
                         net (fo=34, routed)          0.437     3.092    u_i2c_dri/cur_state[7]_i_2_n_0
    SLICE_X48Y46         FDCE                                         f  u_i2c_dri/clk_cnt_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=11, routed)          0.829     2.171    u_i2c_dri/CLK
    SLICE_X48Y46         FDCE                                         r  u_i2c_dri/clk_cnt_reg[5]/C

Slack:                    inf
  Source:                 btn1
                            (input port)
  Destination:            u_i2c_dri/dri_clk_reg/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        3.092ns  (logic 0.276ns (8.938%)  route 2.816ns (91.062%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.171ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.171ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D19                                               0.000     0.000 r  btn1 (IN)
                         net (fo=0)                   0.000     0.000    btn1
    D19                  IBUF (Prop_ibuf_I_O)         0.231     0.231 r  btn1_IBUF_inst/O
                         net (fo=6, routed)           2.379     2.610    u_i2c_dri/btn1_IBUF
    SLICE_X53Y44         LUT1 (Prop_lut1_I0_O)        0.045     2.655 f  u_i2c_dri/cur_state[7]_i_2/O
                         net (fo=34, routed)          0.437     3.092    u_i2c_dri/cur_state[7]_i_2_n_0
    SLICE_X48Y46         FDCE                                         f  u_i2c_dri/dri_clk_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=11, routed)          0.829     2.171    u_i2c_dri/CLK
    SLICE_X48Y46         FDCE                                         r  u_i2c_dri/dri_clk_reg/C

Slack:                    inf
  Source:                 btn1
                            (input port)
  Destination:            u_i2c_dri/clk_cnt_reg[6]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        3.148ns  (logic 0.276ns (8.780%)  route 2.872ns (91.220%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.172ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.172ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D19                                               0.000     0.000 r  btn1 (IN)
                         net (fo=0)                   0.000     0.000    btn1
    D19                  IBUF (Prop_ibuf_I_O)         0.231     0.231 r  btn1_IBUF_inst/O
                         net (fo=6, routed)           2.379     2.610    u_i2c_dri/btn1_IBUF
    SLICE_X53Y44         LUT1 (Prop_lut1_I0_O)        0.045     2.655 f  u_i2c_dri/cur_state[7]_i_2/O
                         net (fo=34, routed)          0.493     3.148    u_i2c_dri/cur_state[7]_i_2_n_0
    SLICE_X48Y47         FDCE                                         f  u_i2c_dri/clk_cnt_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=11, routed)          0.830     2.172    u_i2c_dri/CLK
    SLICE_X48Y47         FDCE                                         r  u_i2c_dri/clk_cnt_reg[6]/C

Slack:                    inf
  Source:                 btn1
                            (input port)
  Destination:            u_i2c_dri/clk_cnt_reg[7]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        3.148ns  (logic 0.276ns (8.780%)  route 2.872ns (91.220%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.172ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.172ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D19                                               0.000     0.000 r  btn1 (IN)
                         net (fo=0)                   0.000     0.000    btn1
    D19                  IBUF (Prop_ibuf_I_O)         0.231     0.231 r  btn1_IBUF_inst/O
                         net (fo=6, routed)           2.379     2.610    u_i2c_dri/btn1_IBUF
    SLICE_X53Y44         LUT1 (Prop_lut1_I0_O)        0.045     2.655 f  u_i2c_dri/cur_state[7]_i_2/O
                         net (fo=34, routed)          0.493     3.148    u_i2c_dri/cur_state[7]_i_2_n_0
    SLICE_X48Y47         FDCE                                         f  u_i2c_dri/clk_cnt_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=11, routed)          0.830     2.172    u_i2c_dri/CLK
    SLICE_X48Y47         FDCE                                         r  u_i2c_dri/clk_cnt_reg[7]/C

Slack:                    inf
  Source:                 btn1
                            (input port)
  Destination:            u_i2c_dri/clk_cnt_reg[8]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        3.148ns  (logic 0.276ns (8.780%)  route 2.872ns (91.220%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.172ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.172ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D19                                               0.000     0.000 r  btn1 (IN)
                         net (fo=0)                   0.000     0.000    btn1
    D19                  IBUF (Prop_ibuf_I_O)         0.231     0.231 r  btn1_IBUF_inst/O
                         net (fo=6, routed)           2.379     2.610    u_i2c_dri/btn1_IBUF
    SLICE_X53Y44         LUT1 (Prop_lut1_I0_O)        0.045     2.655 f  u_i2c_dri/cur_state[7]_i_2/O
                         net (fo=34, routed)          0.493     3.148    u_i2c_dri/cur_state[7]_i_2_n_0
    SLICE_X48Y47         FDCE                                         f  u_i2c_dri/clk_cnt_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=11, routed)          0.830     2.172    u_i2c_dri/CLK
    SLICE_X48Y47         FDCE                                         r  u_i2c_dri/clk_cnt_reg[8]/C





