
project9dma.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000188  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00005af8  08000190  08000190  00010190  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000094  08005c88  08005c88  00015c88  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08005d1c  08005d1c  00020068  2**0
                  CONTENTS
  4 .ARM          00000008  08005d1c  08005d1c  00015d1c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08005d24  08005d24  00020068  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08005d24  08005d24  00015d24  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08005d28  08005d28  00015d28  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000068  20000000  08005d2c  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          000002a8  20000068  08005d94  00020068  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  20000310  08005d94  00020310  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  00020068  2**0
                  CONTENTS, READONLY
 12 .comment      00000043  00000000  00000000  00020098  2**0
                  CONTENTS, READONLY
 13 .debug_info   0000f47b  00000000  00000000  000200db  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_abbrev 000021ca  00000000  00000000  0002f556  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_aranges 00000dd0  00000000  00000000  00031720  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_rnglists 00000a9e  00000000  00000000  000324f0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_macro  000284b6  00000000  00000000  00032f8e  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_line   0000ff57  00000000  00000000  0005b444  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_str    000fc900  00000000  00000000  0006b39b  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .debug_frame  00004110  00000000  00000000  00167c9c  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 00000069  00000000  00000000  0016bdac  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000190 <__do_global_dtors_aux>:
 8000190:	b510      	push	{r4, lr}
 8000192:	4c05      	ldr	r4, [pc, #20]	; (80001a8 <__do_global_dtors_aux+0x18>)
 8000194:	7823      	ldrb	r3, [r4, #0]
 8000196:	b933      	cbnz	r3, 80001a6 <__do_global_dtors_aux+0x16>
 8000198:	4b04      	ldr	r3, [pc, #16]	; (80001ac <__do_global_dtors_aux+0x1c>)
 800019a:	b113      	cbz	r3, 80001a2 <__do_global_dtors_aux+0x12>
 800019c:	4804      	ldr	r0, [pc, #16]	; (80001b0 <__do_global_dtors_aux+0x20>)
 800019e:	f3af 8000 	nop.w
 80001a2:	2301      	movs	r3, #1
 80001a4:	7023      	strb	r3, [r4, #0]
 80001a6:	bd10      	pop	{r4, pc}
 80001a8:	20000068 	.word	0x20000068
 80001ac:	00000000 	.word	0x00000000
 80001b0:	08005c70 	.word	0x08005c70

080001b4 <frame_dummy>:
 80001b4:	b508      	push	{r3, lr}
 80001b6:	4b03      	ldr	r3, [pc, #12]	; (80001c4 <frame_dummy+0x10>)
 80001b8:	b11b      	cbz	r3, 80001c2 <frame_dummy+0xe>
 80001ba:	4903      	ldr	r1, [pc, #12]	; (80001c8 <frame_dummy+0x14>)
 80001bc:	4803      	ldr	r0, [pc, #12]	; (80001cc <frame_dummy+0x18>)
 80001be:	f3af 8000 	nop.w
 80001c2:	bd08      	pop	{r3, pc}
 80001c4:	00000000 	.word	0x00000000
 80001c8:	2000006c 	.word	0x2000006c
 80001cc:	08005c70 	.word	0x08005c70

080001d0 <memchr>:
 80001d0:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 80001d4:	2a10      	cmp	r2, #16
 80001d6:	db2b      	blt.n	8000230 <memchr+0x60>
 80001d8:	f010 0f07 	tst.w	r0, #7
 80001dc:	d008      	beq.n	80001f0 <memchr+0x20>
 80001de:	f810 3b01 	ldrb.w	r3, [r0], #1
 80001e2:	3a01      	subs	r2, #1
 80001e4:	428b      	cmp	r3, r1
 80001e6:	d02d      	beq.n	8000244 <memchr+0x74>
 80001e8:	f010 0f07 	tst.w	r0, #7
 80001ec:	b342      	cbz	r2, 8000240 <memchr+0x70>
 80001ee:	d1f6      	bne.n	80001de <memchr+0xe>
 80001f0:	b4f0      	push	{r4, r5, r6, r7}
 80001f2:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 80001f6:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 80001fa:	f022 0407 	bic.w	r4, r2, #7
 80001fe:	f07f 0700 	mvns.w	r7, #0
 8000202:	2300      	movs	r3, #0
 8000204:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000208:	3c08      	subs	r4, #8
 800020a:	ea85 0501 	eor.w	r5, r5, r1
 800020e:	ea86 0601 	eor.w	r6, r6, r1
 8000212:	fa85 f547 	uadd8	r5, r5, r7
 8000216:	faa3 f587 	sel	r5, r3, r7
 800021a:	fa86 f647 	uadd8	r6, r6, r7
 800021e:	faa5 f687 	sel	r6, r5, r7
 8000222:	b98e      	cbnz	r6, 8000248 <memchr+0x78>
 8000224:	d1ee      	bne.n	8000204 <memchr+0x34>
 8000226:	bcf0      	pop	{r4, r5, r6, r7}
 8000228:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 800022c:	f002 0207 	and.w	r2, r2, #7
 8000230:	b132      	cbz	r2, 8000240 <memchr+0x70>
 8000232:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000236:	3a01      	subs	r2, #1
 8000238:	ea83 0301 	eor.w	r3, r3, r1
 800023c:	b113      	cbz	r3, 8000244 <memchr+0x74>
 800023e:	d1f8      	bne.n	8000232 <memchr+0x62>
 8000240:	2000      	movs	r0, #0
 8000242:	4770      	bx	lr
 8000244:	3801      	subs	r0, #1
 8000246:	4770      	bx	lr
 8000248:	2d00      	cmp	r5, #0
 800024a:	bf06      	itte	eq
 800024c:	4635      	moveq	r5, r6
 800024e:	3803      	subeq	r0, #3
 8000250:	3807      	subne	r0, #7
 8000252:	f015 0f01 	tst.w	r5, #1
 8000256:	d107      	bne.n	8000268 <memchr+0x98>
 8000258:	3001      	adds	r0, #1
 800025a:	f415 7f80 	tst.w	r5, #256	; 0x100
 800025e:	bf02      	ittt	eq
 8000260:	3001      	addeq	r0, #1
 8000262:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 8000266:	3001      	addeq	r0, #1
 8000268:	bcf0      	pop	{r4, r5, r6, r7}
 800026a:	3801      	subs	r0, #1
 800026c:	4770      	bx	lr
 800026e:	bf00      	nop

08000270 <__aeabi_uldivmod>:
 8000270:	b953      	cbnz	r3, 8000288 <__aeabi_uldivmod+0x18>
 8000272:	b94a      	cbnz	r2, 8000288 <__aeabi_uldivmod+0x18>
 8000274:	2900      	cmp	r1, #0
 8000276:	bf08      	it	eq
 8000278:	2800      	cmpeq	r0, #0
 800027a:	bf1c      	itt	ne
 800027c:	f04f 31ff 	movne.w	r1, #4294967295
 8000280:	f04f 30ff 	movne.w	r0, #4294967295
 8000284:	f000 b970 	b.w	8000568 <__aeabi_idiv0>
 8000288:	f1ad 0c08 	sub.w	ip, sp, #8
 800028c:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000290:	f000 f806 	bl	80002a0 <__udivmoddi4>
 8000294:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000298:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800029c:	b004      	add	sp, #16
 800029e:	4770      	bx	lr

080002a0 <__udivmoddi4>:
 80002a0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80002a4:	9e08      	ldr	r6, [sp, #32]
 80002a6:	460d      	mov	r5, r1
 80002a8:	4604      	mov	r4, r0
 80002aa:	460f      	mov	r7, r1
 80002ac:	2b00      	cmp	r3, #0
 80002ae:	d14a      	bne.n	8000346 <__udivmoddi4+0xa6>
 80002b0:	428a      	cmp	r2, r1
 80002b2:	4694      	mov	ip, r2
 80002b4:	d965      	bls.n	8000382 <__udivmoddi4+0xe2>
 80002b6:	fab2 f382 	clz	r3, r2
 80002ba:	b143      	cbz	r3, 80002ce <__udivmoddi4+0x2e>
 80002bc:	fa02 fc03 	lsl.w	ip, r2, r3
 80002c0:	f1c3 0220 	rsb	r2, r3, #32
 80002c4:	409f      	lsls	r7, r3
 80002c6:	fa20 f202 	lsr.w	r2, r0, r2
 80002ca:	4317      	orrs	r7, r2
 80002cc:	409c      	lsls	r4, r3
 80002ce:	ea4f 4e1c 	mov.w	lr, ip, lsr #16
 80002d2:	fa1f f58c 	uxth.w	r5, ip
 80002d6:	fbb7 f1fe 	udiv	r1, r7, lr
 80002da:	0c22      	lsrs	r2, r4, #16
 80002dc:	fb0e 7711 	mls	r7, lr, r1, r7
 80002e0:	ea42 4207 	orr.w	r2, r2, r7, lsl #16
 80002e4:	fb01 f005 	mul.w	r0, r1, r5
 80002e8:	4290      	cmp	r0, r2
 80002ea:	d90a      	bls.n	8000302 <__udivmoddi4+0x62>
 80002ec:	eb1c 0202 	adds.w	r2, ip, r2
 80002f0:	f101 37ff 	add.w	r7, r1, #4294967295
 80002f4:	f080 811c 	bcs.w	8000530 <__udivmoddi4+0x290>
 80002f8:	4290      	cmp	r0, r2
 80002fa:	f240 8119 	bls.w	8000530 <__udivmoddi4+0x290>
 80002fe:	3902      	subs	r1, #2
 8000300:	4462      	add	r2, ip
 8000302:	1a12      	subs	r2, r2, r0
 8000304:	b2a4      	uxth	r4, r4
 8000306:	fbb2 f0fe 	udiv	r0, r2, lr
 800030a:	fb0e 2210 	mls	r2, lr, r0, r2
 800030e:	ea44 4402 	orr.w	r4, r4, r2, lsl #16
 8000312:	fb00 f505 	mul.w	r5, r0, r5
 8000316:	42a5      	cmp	r5, r4
 8000318:	d90a      	bls.n	8000330 <__udivmoddi4+0x90>
 800031a:	eb1c 0404 	adds.w	r4, ip, r4
 800031e:	f100 32ff 	add.w	r2, r0, #4294967295
 8000322:	f080 8107 	bcs.w	8000534 <__udivmoddi4+0x294>
 8000326:	42a5      	cmp	r5, r4
 8000328:	f240 8104 	bls.w	8000534 <__udivmoddi4+0x294>
 800032c:	4464      	add	r4, ip
 800032e:	3802      	subs	r0, #2
 8000330:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 8000334:	1b64      	subs	r4, r4, r5
 8000336:	2100      	movs	r1, #0
 8000338:	b11e      	cbz	r6, 8000342 <__udivmoddi4+0xa2>
 800033a:	40dc      	lsrs	r4, r3
 800033c:	2300      	movs	r3, #0
 800033e:	e9c6 4300 	strd	r4, r3, [r6]
 8000342:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000346:	428b      	cmp	r3, r1
 8000348:	d908      	bls.n	800035c <__udivmoddi4+0xbc>
 800034a:	2e00      	cmp	r6, #0
 800034c:	f000 80ed 	beq.w	800052a <__udivmoddi4+0x28a>
 8000350:	2100      	movs	r1, #0
 8000352:	e9c6 0500 	strd	r0, r5, [r6]
 8000356:	4608      	mov	r0, r1
 8000358:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800035c:	fab3 f183 	clz	r1, r3
 8000360:	2900      	cmp	r1, #0
 8000362:	d149      	bne.n	80003f8 <__udivmoddi4+0x158>
 8000364:	42ab      	cmp	r3, r5
 8000366:	d302      	bcc.n	800036e <__udivmoddi4+0xce>
 8000368:	4282      	cmp	r2, r0
 800036a:	f200 80f8 	bhi.w	800055e <__udivmoddi4+0x2be>
 800036e:	1a84      	subs	r4, r0, r2
 8000370:	eb65 0203 	sbc.w	r2, r5, r3
 8000374:	2001      	movs	r0, #1
 8000376:	4617      	mov	r7, r2
 8000378:	2e00      	cmp	r6, #0
 800037a:	d0e2      	beq.n	8000342 <__udivmoddi4+0xa2>
 800037c:	e9c6 4700 	strd	r4, r7, [r6]
 8000380:	e7df      	b.n	8000342 <__udivmoddi4+0xa2>
 8000382:	b902      	cbnz	r2, 8000386 <__udivmoddi4+0xe6>
 8000384:	deff      	udf	#255	; 0xff
 8000386:	fab2 f382 	clz	r3, r2
 800038a:	2b00      	cmp	r3, #0
 800038c:	f040 8090 	bne.w	80004b0 <__udivmoddi4+0x210>
 8000390:	1a8a      	subs	r2, r1, r2
 8000392:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000396:	fa1f fe8c 	uxth.w	lr, ip
 800039a:	2101      	movs	r1, #1
 800039c:	fbb2 f5f7 	udiv	r5, r2, r7
 80003a0:	fb07 2015 	mls	r0, r7, r5, r2
 80003a4:	0c22      	lsrs	r2, r4, #16
 80003a6:	ea42 4200 	orr.w	r2, r2, r0, lsl #16
 80003aa:	fb0e f005 	mul.w	r0, lr, r5
 80003ae:	4290      	cmp	r0, r2
 80003b0:	d908      	bls.n	80003c4 <__udivmoddi4+0x124>
 80003b2:	eb1c 0202 	adds.w	r2, ip, r2
 80003b6:	f105 38ff 	add.w	r8, r5, #4294967295
 80003ba:	d202      	bcs.n	80003c2 <__udivmoddi4+0x122>
 80003bc:	4290      	cmp	r0, r2
 80003be:	f200 80cb 	bhi.w	8000558 <__udivmoddi4+0x2b8>
 80003c2:	4645      	mov	r5, r8
 80003c4:	1a12      	subs	r2, r2, r0
 80003c6:	b2a4      	uxth	r4, r4
 80003c8:	fbb2 f0f7 	udiv	r0, r2, r7
 80003cc:	fb07 2210 	mls	r2, r7, r0, r2
 80003d0:	ea44 4402 	orr.w	r4, r4, r2, lsl #16
 80003d4:	fb0e fe00 	mul.w	lr, lr, r0
 80003d8:	45a6      	cmp	lr, r4
 80003da:	d908      	bls.n	80003ee <__udivmoddi4+0x14e>
 80003dc:	eb1c 0404 	adds.w	r4, ip, r4
 80003e0:	f100 32ff 	add.w	r2, r0, #4294967295
 80003e4:	d202      	bcs.n	80003ec <__udivmoddi4+0x14c>
 80003e6:	45a6      	cmp	lr, r4
 80003e8:	f200 80bb 	bhi.w	8000562 <__udivmoddi4+0x2c2>
 80003ec:	4610      	mov	r0, r2
 80003ee:	eba4 040e 	sub.w	r4, r4, lr
 80003f2:	ea40 4005 	orr.w	r0, r0, r5, lsl #16
 80003f6:	e79f      	b.n	8000338 <__udivmoddi4+0x98>
 80003f8:	f1c1 0720 	rsb	r7, r1, #32
 80003fc:	408b      	lsls	r3, r1
 80003fe:	fa22 fc07 	lsr.w	ip, r2, r7
 8000402:	ea4c 0c03 	orr.w	ip, ip, r3
 8000406:	fa05 f401 	lsl.w	r4, r5, r1
 800040a:	fa20 f307 	lsr.w	r3, r0, r7
 800040e:	40fd      	lsrs	r5, r7
 8000410:	ea4f 491c 	mov.w	r9, ip, lsr #16
 8000414:	4323      	orrs	r3, r4
 8000416:	fbb5 f8f9 	udiv	r8, r5, r9
 800041a:	fa1f fe8c 	uxth.w	lr, ip
 800041e:	fb09 5518 	mls	r5, r9, r8, r5
 8000422:	0c1c      	lsrs	r4, r3, #16
 8000424:	ea44 4405 	orr.w	r4, r4, r5, lsl #16
 8000428:	fb08 f50e 	mul.w	r5, r8, lr
 800042c:	42a5      	cmp	r5, r4
 800042e:	fa02 f201 	lsl.w	r2, r2, r1
 8000432:	fa00 f001 	lsl.w	r0, r0, r1
 8000436:	d90b      	bls.n	8000450 <__udivmoddi4+0x1b0>
 8000438:	eb1c 0404 	adds.w	r4, ip, r4
 800043c:	f108 3aff 	add.w	sl, r8, #4294967295
 8000440:	f080 8088 	bcs.w	8000554 <__udivmoddi4+0x2b4>
 8000444:	42a5      	cmp	r5, r4
 8000446:	f240 8085 	bls.w	8000554 <__udivmoddi4+0x2b4>
 800044a:	f1a8 0802 	sub.w	r8, r8, #2
 800044e:	4464      	add	r4, ip
 8000450:	1b64      	subs	r4, r4, r5
 8000452:	b29d      	uxth	r5, r3
 8000454:	fbb4 f3f9 	udiv	r3, r4, r9
 8000458:	fb09 4413 	mls	r4, r9, r3, r4
 800045c:	ea45 4404 	orr.w	r4, r5, r4, lsl #16
 8000460:	fb03 fe0e 	mul.w	lr, r3, lr
 8000464:	45a6      	cmp	lr, r4
 8000466:	d908      	bls.n	800047a <__udivmoddi4+0x1da>
 8000468:	eb1c 0404 	adds.w	r4, ip, r4
 800046c:	f103 35ff 	add.w	r5, r3, #4294967295
 8000470:	d26c      	bcs.n	800054c <__udivmoddi4+0x2ac>
 8000472:	45a6      	cmp	lr, r4
 8000474:	d96a      	bls.n	800054c <__udivmoddi4+0x2ac>
 8000476:	3b02      	subs	r3, #2
 8000478:	4464      	add	r4, ip
 800047a:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 800047e:	fba3 9502 	umull	r9, r5, r3, r2
 8000482:	eba4 040e 	sub.w	r4, r4, lr
 8000486:	42ac      	cmp	r4, r5
 8000488:	46c8      	mov	r8, r9
 800048a:	46ae      	mov	lr, r5
 800048c:	d356      	bcc.n	800053c <__udivmoddi4+0x29c>
 800048e:	d053      	beq.n	8000538 <__udivmoddi4+0x298>
 8000490:	b156      	cbz	r6, 80004a8 <__udivmoddi4+0x208>
 8000492:	ebb0 0208 	subs.w	r2, r0, r8
 8000496:	eb64 040e 	sbc.w	r4, r4, lr
 800049a:	fa04 f707 	lsl.w	r7, r4, r7
 800049e:	40ca      	lsrs	r2, r1
 80004a0:	40cc      	lsrs	r4, r1
 80004a2:	4317      	orrs	r7, r2
 80004a4:	e9c6 7400 	strd	r7, r4, [r6]
 80004a8:	4618      	mov	r0, r3
 80004aa:	2100      	movs	r1, #0
 80004ac:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80004b0:	f1c3 0120 	rsb	r1, r3, #32
 80004b4:	fa02 fc03 	lsl.w	ip, r2, r3
 80004b8:	fa20 f201 	lsr.w	r2, r0, r1
 80004bc:	fa25 f101 	lsr.w	r1, r5, r1
 80004c0:	409d      	lsls	r5, r3
 80004c2:	432a      	orrs	r2, r5
 80004c4:	ea4f 471c 	mov.w	r7, ip, lsr #16
 80004c8:	fa1f fe8c 	uxth.w	lr, ip
 80004cc:	fbb1 f0f7 	udiv	r0, r1, r7
 80004d0:	fb07 1510 	mls	r5, r7, r0, r1
 80004d4:	0c11      	lsrs	r1, r2, #16
 80004d6:	ea41 4105 	orr.w	r1, r1, r5, lsl #16
 80004da:	fb00 f50e 	mul.w	r5, r0, lr
 80004de:	428d      	cmp	r5, r1
 80004e0:	fa04 f403 	lsl.w	r4, r4, r3
 80004e4:	d908      	bls.n	80004f8 <__udivmoddi4+0x258>
 80004e6:	eb1c 0101 	adds.w	r1, ip, r1
 80004ea:	f100 38ff 	add.w	r8, r0, #4294967295
 80004ee:	d22f      	bcs.n	8000550 <__udivmoddi4+0x2b0>
 80004f0:	428d      	cmp	r5, r1
 80004f2:	d92d      	bls.n	8000550 <__udivmoddi4+0x2b0>
 80004f4:	3802      	subs	r0, #2
 80004f6:	4461      	add	r1, ip
 80004f8:	1b49      	subs	r1, r1, r5
 80004fa:	b292      	uxth	r2, r2
 80004fc:	fbb1 f5f7 	udiv	r5, r1, r7
 8000500:	fb07 1115 	mls	r1, r7, r5, r1
 8000504:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 8000508:	fb05 f10e 	mul.w	r1, r5, lr
 800050c:	4291      	cmp	r1, r2
 800050e:	d908      	bls.n	8000522 <__udivmoddi4+0x282>
 8000510:	eb1c 0202 	adds.w	r2, ip, r2
 8000514:	f105 38ff 	add.w	r8, r5, #4294967295
 8000518:	d216      	bcs.n	8000548 <__udivmoddi4+0x2a8>
 800051a:	4291      	cmp	r1, r2
 800051c:	d914      	bls.n	8000548 <__udivmoddi4+0x2a8>
 800051e:	3d02      	subs	r5, #2
 8000520:	4462      	add	r2, ip
 8000522:	1a52      	subs	r2, r2, r1
 8000524:	ea45 4100 	orr.w	r1, r5, r0, lsl #16
 8000528:	e738      	b.n	800039c <__udivmoddi4+0xfc>
 800052a:	4631      	mov	r1, r6
 800052c:	4630      	mov	r0, r6
 800052e:	e708      	b.n	8000342 <__udivmoddi4+0xa2>
 8000530:	4639      	mov	r1, r7
 8000532:	e6e6      	b.n	8000302 <__udivmoddi4+0x62>
 8000534:	4610      	mov	r0, r2
 8000536:	e6fb      	b.n	8000330 <__udivmoddi4+0x90>
 8000538:	4548      	cmp	r0, r9
 800053a:	d2a9      	bcs.n	8000490 <__udivmoddi4+0x1f0>
 800053c:	ebb9 0802 	subs.w	r8, r9, r2
 8000540:	eb65 0e0c 	sbc.w	lr, r5, ip
 8000544:	3b01      	subs	r3, #1
 8000546:	e7a3      	b.n	8000490 <__udivmoddi4+0x1f0>
 8000548:	4645      	mov	r5, r8
 800054a:	e7ea      	b.n	8000522 <__udivmoddi4+0x282>
 800054c:	462b      	mov	r3, r5
 800054e:	e794      	b.n	800047a <__udivmoddi4+0x1da>
 8000550:	4640      	mov	r0, r8
 8000552:	e7d1      	b.n	80004f8 <__udivmoddi4+0x258>
 8000554:	46d0      	mov	r8, sl
 8000556:	e77b      	b.n	8000450 <__udivmoddi4+0x1b0>
 8000558:	3d02      	subs	r5, #2
 800055a:	4462      	add	r2, ip
 800055c:	e732      	b.n	80003c4 <__udivmoddi4+0x124>
 800055e:	4608      	mov	r0, r1
 8000560:	e70a      	b.n	8000378 <__udivmoddi4+0xd8>
 8000562:	4464      	add	r4, ip
 8000564:	3802      	subs	r0, #2
 8000566:	e742      	b.n	80003ee <__udivmoddi4+0x14e>

08000568 <__aeabi_idiv0>:
 8000568:	4770      	bx	lr
 800056a:	bf00      	nop

0800056c <__io_putchar>:
/* USER CODE END PFP */

/* Private user code ---------------------------------------------------------*/
/* USER CODE BEGIN 0 */
int __io_putchar(int ch)
{
 800056c:	b580      	push	{r7, lr}
 800056e:	b082      	sub	sp, #8
 8000570:	af00      	add	r7, sp, #0
 8000572:	6078      	str	r0, [r7, #4]
  if (ch == '\n') {
 8000574:	687b      	ldr	r3, [r7, #4]
 8000576:	2b0a      	cmp	r3, #10
 8000578:	d102      	bne.n	8000580 <__io_putchar+0x14>
    __io_putchar('\r');
 800057a:	200d      	movs	r0, #13
 800057c:	f7ff fff6 	bl	800056c <__io_putchar>
  }

  HAL_UART_Transmit(&huart2, (uint8_t*)&ch, 1, HAL_MAX_DELAY);
 8000580:	1d39      	adds	r1, r7, #4
 8000582:	f04f 33ff 	mov.w	r3, #4294967295
 8000586:	2201      	movs	r2, #1
 8000588:	4803      	ldr	r0, [pc, #12]	; (8000598 <__io_putchar+0x2c>)
 800058a:	f003 fee1 	bl	8004350 <HAL_UART_Transmit>

  return 1;
 800058e:	2301      	movs	r3, #1
}
 8000590:	4618      	mov	r0, r3
 8000592:	3708      	adds	r7, #8
 8000594:	46bd      	mov	sp, r7
 8000596:	bd80      	pop	{r7, pc}
 8000598:	20000130 	.word	0x20000130

0800059c <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 800059c:	b580      	push	{r7, lr}
 800059e:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 80005a0:	f000 fbe4 	bl	8000d6c <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 80005a4:	f000 f826 	bl	80005f4 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 80005a8:	f000 f952 	bl	8000850 <MX_GPIO_Init>
  MX_DMA_Init();
 80005ac:	f000 f938 	bl	8000820 <MX_DMA_Init>
  MX_USART2_UART_Init();
 80005b0:	f000 f906 	bl	80007c0 <MX_USART2_UART_Init>
  MX_ADC1_Init();
 80005b4:	f000 f870 	bl	8000698 <MX_ADC1_Init>

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  volatile static uint16_t value[2];

  HAL_ADCEx_Calibration_Start(&hadc1, ADC_SINGLE_ENDED);
 80005b8:	217f      	movs	r1, #127	; 0x7f
 80005ba:	480b      	ldr	r0, [pc, #44]	; (80005e8 <main+0x4c>)
 80005bc:	f001 fe5a 	bl	8002274 <HAL_ADCEx_Calibration_Start>
  HAL_ADC_Start_DMA(&hadc1, (uint32_t*)value, 2);
 80005c0:	2202      	movs	r2, #2
 80005c2:	490a      	ldr	r1, [pc, #40]	; (80005ec <main+0x50>)
 80005c4:	4808      	ldr	r0, [pc, #32]	; (80005e8 <main+0x4c>)
 80005c6:	f000 ffbd 	bl	8001544 <HAL_ADC_Start_DMA>

  while (1)
  {
    printf("value1=%u, value2=%u\n", value[0], value[1]);
 80005ca:	4b08      	ldr	r3, [pc, #32]	; (80005ec <main+0x50>)
 80005cc:	881b      	ldrh	r3, [r3, #0]
 80005ce:	b29b      	uxth	r3, r3
 80005d0:	4619      	mov	r1, r3
 80005d2:	4b06      	ldr	r3, [pc, #24]	; (80005ec <main+0x50>)
 80005d4:	885b      	ldrh	r3, [r3, #2]
 80005d6:	b29b      	uxth	r3, r3
 80005d8:	461a      	mov	r2, r3
 80005da:	4805      	ldr	r0, [pc, #20]	; (80005f0 <main+0x54>)
 80005dc:	f004 fcd2 	bl	8004f84 <iprintf>

    HAL_Delay(250);
 80005e0:	20fa      	movs	r0, #250	; 0xfa
 80005e2:	f000 fc3f 	bl	8000e64 <HAL_Delay>
  {
 80005e6:	e7f0      	b.n	80005ca <main+0x2e>
 80005e8:	20000084 	.word	0x20000084
 80005ec:	200001b8 	.word	0x200001b8
 80005f0:	08005c88 	.word	0x08005c88

080005f4 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 80005f4:	b580      	push	{r7, lr}
 80005f6:	b096      	sub	sp, #88	; 0x58
 80005f8:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 80005fa:	f107 0314 	add.w	r3, r7, #20
 80005fe:	2244      	movs	r2, #68	; 0x44
 8000600:	2100      	movs	r1, #0
 8000602:	4618      	mov	r0, r3
 8000604:	f004 fd13 	bl	800502e <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8000608:	463b      	mov	r3, r7
 800060a:	2200      	movs	r2, #0
 800060c:	601a      	str	r2, [r3, #0]
 800060e:	605a      	str	r2, [r3, #4]
 8000610:	609a      	str	r2, [r3, #8]
 8000612:	60da      	str	r2, [r3, #12]
 8000614:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  if (HAL_PWREx_ControlVoltageScaling(PWR_REGULATOR_VOLTAGE_SCALE1) != HAL_OK)
 8000616:	f44f 7000 	mov.w	r0, #512	; 0x200
 800061a:	f002 fb39 	bl	8002c90 <HAL_PWREx_ControlVoltageScaling>
 800061e:	4603      	mov	r3, r0
 8000620:	2b00      	cmp	r3, #0
 8000622:	d001      	beq.n	8000628 <SystemClock_Config+0x34>
  {
    Error_Handler();
 8000624:	f000 f97a 	bl	800091c <Error_Handler>
  }

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8000628:	2302      	movs	r3, #2
 800062a:	617b      	str	r3, [r7, #20]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 800062c:	f44f 7380 	mov.w	r3, #256	; 0x100
 8000630:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8000632:	2310      	movs	r3, #16
 8000634:	627b      	str	r3, [r7, #36]	; 0x24
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8000636:	2302      	movs	r3, #2
 8000638:	63fb      	str	r3, [r7, #60]	; 0x3c
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 800063a:	2302      	movs	r3, #2
 800063c:	643b      	str	r3, [r7, #64]	; 0x40
  RCC_OscInitStruct.PLL.PLLM = 1;
 800063e:	2301      	movs	r3, #1
 8000640:	647b      	str	r3, [r7, #68]	; 0x44
  RCC_OscInitStruct.PLL.PLLN = 10;
 8000642:	230a      	movs	r3, #10
 8000644:	64bb      	str	r3, [r7, #72]	; 0x48
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV7;
 8000646:	2307      	movs	r3, #7
 8000648:	64fb      	str	r3, [r7, #76]	; 0x4c
  RCC_OscInitStruct.PLL.PLLQ = RCC_PLLQ_DIV2;
 800064a:	2302      	movs	r3, #2
 800064c:	653b      	str	r3, [r7, #80]	; 0x50
  RCC_OscInitStruct.PLL.PLLR = RCC_PLLR_DIV2;
 800064e:	2302      	movs	r3, #2
 8000650:	657b      	str	r3, [r7, #84]	; 0x54
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8000652:	f107 0314 	add.w	r3, r7, #20
 8000656:	4618      	mov	r0, r3
 8000658:	f002 fb70 	bl	8002d3c <HAL_RCC_OscConfig>
 800065c:	4603      	mov	r3, r0
 800065e:	2b00      	cmp	r3, #0
 8000660:	d001      	beq.n	8000666 <SystemClock_Config+0x72>
  {
    Error_Handler();
 8000662:	f000 f95b 	bl	800091c <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8000666:	230f      	movs	r3, #15
 8000668:	603b      	str	r3, [r7, #0]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 800066a:	2303      	movs	r3, #3
 800066c:	607b      	str	r3, [r7, #4]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 800066e:	2300      	movs	r3, #0
 8000670:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 8000672:	2300      	movs	r3, #0
 8000674:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8000676:	2300      	movs	r3, #0
 8000678:	613b      	str	r3, [r7, #16]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_4) != HAL_OK)
 800067a:	463b      	mov	r3, r7
 800067c:	2104      	movs	r1, #4
 800067e:	4618      	mov	r0, r3
 8000680:	f002 ff38 	bl	80034f4 <HAL_RCC_ClockConfig>
 8000684:	4603      	mov	r3, r0
 8000686:	2b00      	cmp	r3, #0
 8000688:	d001      	beq.n	800068e <SystemClock_Config+0x9a>
  {
    Error_Handler();
 800068a:	f000 f947 	bl	800091c <Error_Handler>
  }
}
 800068e:	bf00      	nop
 8000690:	3758      	adds	r7, #88	; 0x58
 8000692:	46bd      	mov	sp, r7
 8000694:	bd80      	pop	{r7, pc}
	...

08000698 <MX_ADC1_Init>:
  * @brief ADC1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_ADC1_Init(void)
{
 8000698:	b580      	push	{r7, lr}
 800069a:	b08a      	sub	sp, #40	; 0x28
 800069c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC1_Init 0 */

  /* USER CODE END ADC1_Init 0 */

  ADC_MultiModeTypeDef multimode = {0};
 800069e:	f107 031c 	add.w	r3, r7, #28
 80006a2:	2200      	movs	r2, #0
 80006a4:	601a      	str	r2, [r3, #0]
 80006a6:	605a      	str	r2, [r3, #4]
 80006a8:	609a      	str	r2, [r3, #8]
  ADC_ChannelConfTypeDef sConfig = {0};
 80006aa:	1d3b      	adds	r3, r7, #4
 80006ac:	2200      	movs	r2, #0
 80006ae:	601a      	str	r2, [r3, #0]
 80006b0:	605a      	str	r2, [r3, #4]
 80006b2:	609a      	str	r2, [r3, #8]
 80006b4:	60da      	str	r2, [r3, #12]
 80006b6:	611a      	str	r2, [r3, #16]
 80006b8:	615a      	str	r2, [r3, #20]

  /* USER CODE END ADC1_Init 1 */

  /** Common config
  */
  hadc1.Instance = ADC1;
 80006ba:	4b3d      	ldr	r3, [pc, #244]	; (80007b0 <MX_ADC1_Init+0x118>)
 80006bc:	4a3d      	ldr	r2, [pc, #244]	; (80007b4 <MX_ADC1_Init+0x11c>)
 80006be:	601a      	str	r2, [r3, #0]
  hadc1.Init.ClockPrescaler = ADC_CLOCK_ASYNC_DIV1;
 80006c0:	4b3b      	ldr	r3, [pc, #236]	; (80007b0 <MX_ADC1_Init+0x118>)
 80006c2:	2200      	movs	r2, #0
 80006c4:	605a      	str	r2, [r3, #4]
  hadc1.Init.Resolution = ADC_RESOLUTION_12B;
 80006c6:	4b3a      	ldr	r3, [pc, #232]	; (80007b0 <MX_ADC1_Init+0x118>)
 80006c8:	2200      	movs	r2, #0
 80006ca:	609a      	str	r2, [r3, #8]
  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 80006cc:	4b38      	ldr	r3, [pc, #224]	; (80007b0 <MX_ADC1_Init+0x118>)
 80006ce:	2200      	movs	r2, #0
 80006d0:	60da      	str	r2, [r3, #12]
  hadc1.Init.ScanConvMode = ADC_SCAN_ENABLE;
 80006d2:	4b37      	ldr	r3, [pc, #220]	; (80007b0 <MX_ADC1_Init+0x118>)
 80006d4:	2201      	movs	r2, #1
 80006d6:	611a      	str	r2, [r3, #16]
  hadc1.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 80006d8:	4b35      	ldr	r3, [pc, #212]	; (80007b0 <MX_ADC1_Init+0x118>)
 80006da:	2204      	movs	r2, #4
 80006dc:	615a      	str	r2, [r3, #20]
  hadc1.Init.LowPowerAutoWait = DISABLE;
 80006de:	4b34      	ldr	r3, [pc, #208]	; (80007b0 <MX_ADC1_Init+0x118>)
 80006e0:	2200      	movs	r2, #0
 80006e2:	761a      	strb	r2, [r3, #24]
  hadc1.Init.ContinuousConvMode = ENABLE;
 80006e4:	4b32      	ldr	r3, [pc, #200]	; (80007b0 <MX_ADC1_Init+0x118>)
 80006e6:	2201      	movs	r2, #1
 80006e8:	765a      	strb	r2, [r3, #25]
  hadc1.Init.NbrOfConversion = 2;
 80006ea:	4b31      	ldr	r3, [pc, #196]	; (80007b0 <MX_ADC1_Init+0x118>)
 80006ec:	2202      	movs	r2, #2
 80006ee:	61da      	str	r2, [r3, #28]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 80006f0:	4b2f      	ldr	r3, [pc, #188]	; (80007b0 <MX_ADC1_Init+0x118>)
 80006f2:	2200      	movs	r2, #0
 80006f4:	f883 2020 	strb.w	r2, [r3, #32]
  hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 80006f8:	4b2d      	ldr	r3, [pc, #180]	; (80007b0 <MX_ADC1_Init+0x118>)
 80006fa:	2200      	movs	r2, #0
 80006fc:	629a      	str	r2, [r3, #40]	; 0x28
  hadc1.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 80006fe:	4b2c      	ldr	r3, [pc, #176]	; (80007b0 <MX_ADC1_Init+0x118>)
 8000700:	2200      	movs	r2, #0
 8000702:	62da      	str	r2, [r3, #44]	; 0x2c
  hadc1.Init.DMAContinuousRequests = ENABLE;
 8000704:	4b2a      	ldr	r3, [pc, #168]	; (80007b0 <MX_ADC1_Init+0x118>)
 8000706:	2201      	movs	r2, #1
 8000708:	f883 2030 	strb.w	r2, [r3, #48]	; 0x30
  hadc1.Init.Overrun = ADC_OVR_DATA_OVERWRITTEN;
 800070c:	4b28      	ldr	r3, [pc, #160]	; (80007b0 <MX_ADC1_Init+0x118>)
 800070e:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 8000712:	635a      	str	r2, [r3, #52]	; 0x34
  hadc1.Init.OversamplingMode = ENABLE;
 8000714:	4b26      	ldr	r3, [pc, #152]	; (80007b0 <MX_ADC1_Init+0x118>)
 8000716:	2201      	movs	r2, #1
 8000718:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38
  hadc1.Init.Oversampling.Ratio = ADC_OVERSAMPLING_RATIO_16;
 800071c:	4b24      	ldr	r3, [pc, #144]	; (80007b0 <MX_ADC1_Init+0x118>)
 800071e:	220c      	movs	r2, #12
 8000720:	63da      	str	r2, [r3, #60]	; 0x3c
  hadc1.Init.Oversampling.RightBitShift = ADC_RIGHTBITSHIFT_4;
 8000722:	4b23      	ldr	r3, [pc, #140]	; (80007b0 <MX_ADC1_Init+0x118>)
 8000724:	2280      	movs	r2, #128	; 0x80
 8000726:	641a      	str	r2, [r3, #64]	; 0x40
  hadc1.Init.Oversampling.TriggeredMode = ADC_TRIGGEREDMODE_SINGLE_TRIGGER;
 8000728:	4b21      	ldr	r3, [pc, #132]	; (80007b0 <MX_ADC1_Init+0x118>)
 800072a:	2200      	movs	r2, #0
 800072c:	645a      	str	r2, [r3, #68]	; 0x44
  hadc1.Init.Oversampling.OversamplingStopReset = ADC_REGOVERSAMPLING_CONTINUED_MODE;
 800072e:	4b20      	ldr	r3, [pc, #128]	; (80007b0 <MX_ADC1_Init+0x118>)
 8000730:	2201      	movs	r2, #1
 8000732:	649a      	str	r2, [r3, #72]	; 0x48
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 8000734:	481e      	ldr	r0, [pc, #120]	; (80007b0 <MX_ADC1_Init+0x118>)
 8000736:	f000 fdb5 	bl	80012a4 <HAL_ADC_Init>
 800073a:	4603      	mov	r3, r0
 800073c:	2b00      	cmp	r3, #0
 800073e:	d001      	beq.n	8000744 <MX_ADC1_Init+0xac>
  {
    Error_Handler();
 8000740:	f000 f8ec 	bl	800091c <Error_Handler>
  }

  /** Configure the ADC multi-mode
  */
  multimode.Mode = ADC_MODE_INDEPENDENT;
 8000744:	2300      	movs	r3, #0
 8000746:	61fb      	str	r3, [r7, #28]
  if (HAL_ADCEx_MultiModeConfigChannel(&hadc1, &multimode) != HAL_OK)
 8000748:	f107 031c 	add.w	r3, r7, #28
 800074c:	4619      	mov	r1, r3
 800074e:	4818      	ldr	r0, [pc, #96]	; (80007b0 <MX_ADC1_Init+0x118>)
 8000750:	f001 fdf0 	bl	8002334 <HAL_ADCEx_MultiModeConfigChannel>
 8000754:	4603      	mov	r3, r0
 8000756:	2b00      	cmp	r3, #0
 8000758:	d001      	beq.n	800075e <MX_ADC1_Init+0xc6>
  {
    Error_Handler();
 800075a:	f000 f8df 	bl	800091c <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_1;
 800075e:	4b16      	ldr	r3, [pc, #88]	; (80007b8 <MX_ADC1_Init+0x120>)
 8000760:	607b      	str	r3, [r7, #4]
  sConfig.Rank = ADC_REGULAR_RANK_1;
 8000762:	2306      	movs	r3, #6
 8000764:	60bb      	str	r3, [r7, #8]
  sConfig.SamplingTime = ADC_SAMPLETIME_640CYCLES_5;
 8000766:	2307      	movs	r3, #7
 8000768:	60fb      	str	r3, [r7, #12]
  sConfig.SingleDiff = ADC_SINGLE_ENDED;
 800076a:	237f      	movs	r3, #127	; 0x7f
 800076c:	613b      	str	r3, [r7, #16]
  sConfig.OffsetNumber = ADC_OFFSET_NONE;
 800076e:	2304      	movs	r3, #4
 8000770:	617b      	str	r3, [r7, #20]
  sConfig.Offset = 0;
 8000772:	2300      	movs	r3, #0
 8000774:	61bb      	str	r3, [r7, #24]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8000776:	1d3b      	adds	r3, r7, #4
 8000778:	4619      	mov	r1, r3
 800077a:	480d      	ldr	r0, [pc, #52]	; (80007b0 <MX_ADC1_Init+0x118>)
 800077c:	f000 ffbc 	bl	80016f8 <HAL_ADC_ConfigChannel>
 8000780:	4603      	mov	r3, r0
 8000782:	2b00      	cmp	r3, #0
 8000784:	d001      	beq.n	800078a <MX_ADC1_Init+0xf2>
  {
    Error_Handler();
 8000786:	f000 f8c9 	bl	800091c <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_2;
 800078a:	4b0c      	ldr	r3, [pc, #48]	; (80007bc <MX_ADC1_Init+0x124>)
 800078c:	607b      	str	r3, [r7, #4]
  sConfig.Rank = ADC_REGULAR_RANK_2;
 800078e:	230c      	movs	r3, #12
 8000790:	60bb      	str	r3, [r7, #8]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8000792:	1d3b      	adds	r3, r7, #4
 8000794:	4619      	mov	r1, r3
 8000796:	4806      	ldr	r0, [pc, #24]	; (80007b0 <MX_ADC1_Init+0x118>)
 8000798:	f000 ffae 	bl	80016f8 <HAL_ADC_ConfigChannel>
 800079c:	4603      	mov	r3, r0
 800079e:	2b00      	cmp	r3, #0
 80007a0:	d001      	beq.n	80007a6 <MX_ADC1_Init+0x10e>
  {
    Error_Handler();
 80007a2:	f000 f8bb 	bl	800091c <Error_Handler>
  }
  /* USER CODE BEGIN ADC1_Init 2 */

  /* USER CODE END ADC1_Init 2 */

}
 80007a6:	bf00      	nop
 80007a8:	3728      	adds	r7, #40	; 0x28
 80007aa:	46bd      	mov	sp, r7
 80007ac:	bd80      	pop	{r7, pc}
 80007ae:	bf00      	nop
 80007b0:	20000084 	.word	0x20000084
 80007b4:	50040000 	.word	0x50040000
 80007b8:	04300002 	.word	0x04300002
 80007bc:	08600004 	.word	0x08600004

080007c0 <MX_USART2_UART_Init>:
  * @brief USART2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART2_UART_Init(void)
{
 80007c0:	b580      	push	{r7, lr}
 80007c2:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 80007c4:	4b14      	ldr	r3, [pc, #80]	; (8000818 <MX_USART2_UART_Init+0x58>)
 80007c6:	4a15      	ldr	r2, [pc, #84]	; (800081c <MX_USART2_UART_Init+0x5c>)
 80007c8:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 115200;
 80007ca:	4b13      	ldr	r3, [pc, #76]	; (8000818 <MX_USART2_UART_Init+0x58>)
 80007cc:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 80007d0:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 80007d2:	4b11      	ldr	r3, [pc, #68]	; (8000818 <MX_USART2_UART_Init+0x58>)
 80007d4:	2200      	movs	r2, #0
 80007d6:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 80007d8:	4b0f      	ldr	r3, [pc, #60]	; (8000818 <MX_USART2_UART_Init+0x58>)
 80007da:	2200      	movs	r2, #0
 80007dc:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 80007de:	4b0e      	ldr	r3, [pc, #56]	; (8000818 <MX_USART2_UART_Init+0x58>)
 80007e0:	2200      	movs	r2, #0
 80007e2:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 80007e4:	4b0c      	ldr	r3, [pc, #48]	; (8000818 <MX_USART2_UART_Init+0x58>)
 80007e6:	220c      	movs	r2, #12
 80007e8:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 80007ea:	4b0b      	ldr	r3, [pc, #44]	; (8000818 <MX_USART2_UART_Init+0x58>)
 80007ec:	2200      	movs	r2, #0
 80007ee:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 80007f0:	4b09      	ldr	r3, [pc, #36]	; (8000818 <MX_USART2_UART_Init+0x58>)
 80007f2:	2200      	movs	r2, #0
 80007f4:	61da      	str	r2, [r3, #28]
  huart2.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 80007f6:	4b08      	ldr	r3, [pc, #32]	; (8000818 <MX_USART2_UART_Init+0x58>)
 80007f8:	2200      	movs	r2, #0
 80007fa:	621a      	str	r2, [r3, #32]
  huart2.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 80007fc:	4b06      	ldr	r3, [pc, #24]	; (8000818 <MX_USART2_UART_Init+0x58>)
 80007fe:	2200      	movs	r2, #0
 8000800:	625a      	str	r2, [r3, #36]	; 0x24
  if (HAL_UART_Init(&huart2) != HAL_OK)
 8000802:	4805      	ldr	r0, [pc, #20]	; (8000818 <MX_USART2_UART_Init+0x58>)
 8000804:	f003 fd56 	bl	80042b4 <HAL_UART_Init>
 8000808:	4603      	mov	r3, r0
 800080a:	2b00      	cmp	r3, #0
 800080c:	d001      	beq.n	8000812 <MX_USART2_UART_Init+0x52>
  {
    Error_Handler();
 800080e:	f000 f885 	bl	800091c <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 8000812:	bf00      	nop
 8000814:	bd80      	pop	{r7, pc}
 8000816:	bf00      	nop
 8000818:	20000130 	.word	0x20000130
 800081c:	40004400 	.word	0x40004400

08000820 <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
static void MX_DMA_Init(void)
{
 8000820:	b480      	push	{r7}
 8000822:	b083      	sub	sp, #12
 8000824:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMA1_CLK_ENABLE();
 8000826:	4b09      	ldr	r3, [pc, #36]	; (800084c <MX_DMA_Init+0x2c>)
 8000828:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800082a:	4a08      	ldr	r2, [pc, #32]	; (800084c <MX_DMA_Init+0x2c>)
 800082c:	f043 0301 	orr.w	r3, r3, #1
 8000830:	6493      	str	r3, [r2, #72]	; 0x48
 8000832:	4b06      	ldr	r3, [pc, #24]	; (800084c <MX_DMA_Init+0x2c>)
 8000834:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8000836:	f003 0301 	and.w	r3, r3, #1
 800083a:	607b      	str	r3, [r7, #4]
 800083c:	687b      	ldr	r3, [r7, #4]

}
 800083e:	bf00      	nop
 8000840:	370c      	adds	r7, #12
 8000842:	46bd      	mov	sp, r7
 8000844:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000848:	4770      	bx	lr
 800084a:	bf00      	nop
 800084c:	40021000 	.word	0x40021000

08000850 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8000850:	b580      	push	{r7, lr}
 8000852:	b08a      	sub	sp, #40	; 0x28
 8000854:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000856:	f107 0314 	add.w	r3, r7, #20
 800085a:	2200      	movs	r2, #0
 800085c:	601a      	str	r2, [r3, #0]
 800085e:	605a      	str	r2, [r3, #4]
 8000860:	609a      	str	r2, [r3, #8]
 8000862:	60da      	str	r2, [r3, #12]
 8000864:	611a      	str	r2, [r3, #16]
/* USER CODE BEGIN MX_GPIO_Init_1 */
/* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8000866:	4b2b      	ldr	r3, [pc, #172]	; (8000914 <MX_GPIO_Init+0xc4>)
 8000868:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800086a:	4a2a      	ldr	r2, [pc, #168]	; (8000914 <MX_GPIO_Init+0xc4>)
 800086c:	f043 0304 	orr.w	r3, r3, #4
 8000870:	64d3      	str	r3, [r2, #76]	; 0x4c
 8000872:	4b28      	ldr	r3, [pc, #160]	; (8000914 <MX_GPIO_Init+0xc4>)
 8000874:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8000876:	f003 0304 	and.w	r3, r3, #4
 800087a:	613b      	str	r3, [r7, #16]
 800087c:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 800087e:	4b25      	ldr	r3, [pc, #148]	; (8000914 <MX_GPIO_Init+0xc4>)
 8000880:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8000882:	4a24      	ldr	r2, [pc, #144]	; (8000914 <MX_GPIO_Init+0xc4>)
 8000884:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8000888:	64d3      	str	r3, [r2, #76]	; 0x4c
 800088a:	4b22      	ldr	r3, [pc, #136]	; (8000914 <MX_GPIO_Init+0xc4>)
 800088c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800088e:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8000892:	60fb      	str	r3, [r7, #12]
 8000894:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8000896:	4b1f      	ldr	r3, [pc, #124]	; (8000914 <MX_GPIO_Init+0xc4>)
 8000898:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800089a:	4a1e      	ldr	r2, [pc, #120]	; (8000914 <MX_GPIO_Init+0xc4>)
 800089c:	f043 0301 	orr.w	r3, r3, #1
 80008a0:	64d3      	str	r3, [r2, #76]	; 0x4c
 80008a2:	4b1c      	ldr	r3, [pc, #112]	; (8000914 <MX_GPIO_Init+0xc4>)
 80008a4:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80008a6:	f003 0301 	and.w	r3, r3, #1
 80008aa:	60bb      	str	r3, [r7, #8]
 80008ac:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 80008ae:	4b19      	ldr	r3, [pc, #100]	; (8000914 <MX_GPIO_Init+0xc4>)
 80008b0:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80008b2:	4a18      	ldr	r2, [pc, #96]	; (8000914 <MX_GPIO_Init+0xc4>)
 80008b4:	f043 0302 	orr.w	r3, r3, #2
 80008b8:	64d3      	str	r3, [r2, #76]	; 0x4c
 80008ba:	4b16      	ldr	r3, [pc, #88]	; (8000914 <MX_GPIO_Init+0xc4>)
 80008bc:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80008be:	f003 0302 	and.w	r3, r3, #2
 80008c2:	607b      	str	r3, [r7, #4]
 80008c4:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(LD2_GPIO_Port, LD2_Pin, GPIO_PIN_RESET);
 80008c6:	2200      	movs	r2, #0
 80008c8:	2120      	movs	r1, #32
 80008ca:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 80008ce:	f002 f9b9 	bl	8002c44 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : B1_Pin */
  GPIO_InitStruct.Pin = B1_Pin;
 80008d2:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 80008d6:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_FALLING;
 80008d8:	f44f 1304 	mov.w	r3, #2162688	; 0x210000
 80008dc:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80008de:	2300      	movs	r3, #0
 80008e0:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(B1_GPIO_Port, &GPIO_InitStruct);
 80008e2:	f107 0314 	add.w	r3, r7, #20
 80008e6:	4619      	mov	r1, r3
 80008e8:	480b      	ldr	r0, [pc, #44]	; (8000918 <MX_GPIO_Init+0xc8>)
 80008ea:	f002 f801 	bl	80028f0 <HAL_GPIO_Init>

  /*Configure GPIO pin : LD2_Pin */
  GPIO_InitStruct.Pin = LD2_Pin;
 80008ee:	2320      	movs	r3, #32
 80008f0:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80008f2:	2301      	movs	r3, #1
 80008f4:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80008f6:	2300      	movs	r3, #0
 80008f8:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80008fa:	2300      	movs	r3, #0
 80008fc:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(LD2_GPIO_Port, &GPIO_InitStruct);
 80008fe:	f107 0314 	add.w	r3, r7, #20
 8000902:	4619      	mov	r1, r3
 8000904:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8000908:	f001 fff2 	bl	80028f0 <HAL_GPIO_Init>

/* USER CODE BEGIN MX_GPIO_Init_2 */
/* USER CODE END MX_GPIO_Init_2 */
}
 800090c:	bf00      	nop
 800090e:	3728      	adds	r7, #40	; 0x28
 8000910:	46bd      	mov	sp, r7
 8000912:	bd80      	pop	{r7, pc}
 8000914:	40021000 	.word	0x40021000
 8000918:	48000800 	.word	0x48000800

0800091c <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 800091c:	b480      	push	{r7}
 800091e:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8000920:	b672      	cpsid	i
}
 8000922:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8000924:	e7fe      	b.n	8000924 <Error_Handler+0x8>
	...

08000928 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8000928:	b480      	push	{r7}
 800092a:	b083      	sub	sp, #12
 800092c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 800092e:	4b0f      	ldr	r3, [pc, #60]	; (800096c <HAL_MspInit+0x44>)
 8000930:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8000932:	4a0e      	ldr	r2, [pc, #56]	; (800096c <HAL_MspInit+0x44>)
 8000934:	f043 0301 	orr.w	r3, r3, #1
 8000938:	6613      	str	r3, [r2, #96]	; 0x60
 800093a:	4b0c      	ldr	r3, [pc, #48]	; (800096c <HAL_MspInit+0x44>)
 800093c:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800093e:	f003 0301 	and.w	r3, r3, #1
 8000942:	607b      	str	r3, [r7, #4]
 8000944:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8000946:	4b09      	ldr	r3, [pc, #36]	; (800096c <HAL_MspInit+0x44>)
 8000948:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800094a:	4a08      	ldr	r2, [pc, #32]	; (800096c <HAL_MspInit+0x44>)
 800094c:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8000950:	6593      	str	r3, [r2, #88]	; 0x58
 8000952:	4b06      	ldr	r3, [pc, #24]	; (800096c <HAL_MspInit+0x44>)
 8000954:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8000956:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800095a:	603b      	str	r3, [r7, #0]
 800095c:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 800095e:	bf00      	nop
 8000960:	370c      	adds	r7, #12
 8000962:	46bd      	mov	sp, r7
 8000964:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000968:	4770      	bx	lr
 800096a:	bf00      	nop
 800096c:	40021000 	.word	0x40021000

08000970 <HAL_ADC_MspInit>:
* This function configures the hardware resources used in this example
* @param hadc: ADC handle pointer
* @retval None
*/
void HAL_ADC_MspInit(ADC_HandleTypeDef* hadc)
{
 8000970:	b580      	push	{r7, lr}
 8000972:	b0ac      	sub	sp, #176	; 0xb0
 8000974:	af00      	add	r7, sp, #0
 8000976:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000978:	f107 039c 	add.w	r3, r7, #156	; 0x9c
 800097c:	2200      	movs	r2, #0
 800097e:	601a      	str	r2, [r3, #0]
 8000980:	605a      	str	r2, [r3, #4]
 8000982:	609a      	str	r2, [r3, #8]
 8000984:	60da      	str	r2, [r3, #12]
 8000986:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8000988:	f107 0314 	add.w	r3, r7, #20
 800098c:	2288      	movs	r2, #136	; 0x88
 800098e:	2100      	movs	r1, #0
 8000990:	4618      	mov	r0, r3
 8000992:	f004 fb4c 	bl	800502e <memset>
  if(hadc->Instance==ADC1)
 8000996:	687b      	ldr	r3, [r7, #4]
 8000998:	681b      	ldr	r3, [r3, #0]
 800099a:	4a3c      	ldr	r2, [pc, #240]	; (8000a8c <HAL_ADC_MspInit+0x11c>)
 800099c:	4293      	cmp	r3, r2
 800099e:	d171      	bne.n	8000a84 <HAL_ADC_MspInit+0x114>

  /* USER CODE END ADC1_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_ADC;
 80009a0:	f44f 4380 	mov.w	r3, #16384	; 0x4000
 80009a4:	617b      	str	r3, [r7, #20]
    PeriphClkInit.AdcClockSelection = RCC_ADCCLKSOURCE_PLLSAI1;
 80009a6:	f04f 5380 	mov.w	r3, #268435456	; 0x10000000
 80009aa:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
    PeriphClkInit.PLLSAI1.PLLSAI1Source = RCC_PLLSOURCE_HSI;
 80009ae:	2302      	movs	r3, #2
 80009b0:	61bb      	str	r3, [r7, #24]
    PeriphClkInit.PLLSAI1.PLLSAI1M = 1;
 80009b2:	2301      	movs	r3, #1
 80009b4:	61fb      	str	r3, [r7, #28]
    PeriphClkInit.PLLSAI1.PLLSAI1N = 8;
 80009b6:	2308      	movs	r3, #8
 80009b8:	623b      	str	r3, [r7, #32]
    PeriphClkInit.PLLSAI1.PLLSAI1P = RCC_PLLP_DIV7;
 80009ba:	2307      	movs	r3, #7
 80009bc:	627b      	str	r3, [r7, #36]	; 0x24
    PeriphClkInit.PLLSAI1.PLLSAI1Q = RCC_PLLQ_DIV2;
 80009be:	2302      	movs	r3, #2
 80009c0:	62bb      	str	r3, [r7, #40]	; 0x28
    PeriphClkInit.PLLSAI1.PLLSAI1R = RCC_PLLR_DIV2;
 80009c2:	2302      	movs	r3, #2
 80009c4:	62fb      	str	r3, [r7, #44]	; 0x2c
    PeriphClkInit.PLLSAI1.PLLSAI1ClockOut = RCC_PLLSAI1_ADC1CLK;
 80009c6:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 80009ca:	633b      	str	r3, [r7, #48]	; 0x30
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 80009cc:	f107 0314 	add.w	r3, r7, #20
 80009d0:	4618      	mov	r0, r3
 80009d2:	f002 ffb3 	bl	800393c <HAL_RCCEx_PeriphCLKConfig>
 80009d6:	4603      	mov	r3, r0
 80009d8:	2b00      	cmp	r3, #0
 80009da:	d001      	beq.n	80009e0 <HAL_ADC_MspInit+0x70>
    {
      Error_Handler();
 80009dc:	f7ff ff9e 	bl	800091c <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_ADC_CLK_ENABLE();
 80009e0:	4b2b      	ldr	r3, [pc, #172]	; (8000a90 <HAL_ADC_MspInit+0x120>)
 80009e2:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80009e4:	4a2a      	ldr	r2, [pc, #168]	; (8000a90 <HAL_ADC_MspInit+0x120>)
 80009e6:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
 80009ea:	64d3      	str	r3, [r2, #76]	; 0x4c
 80009ec:	4b28      	ldr	r3, [pc, #160]	; (8000a90 <HAL_ADC_MspInit+0x120>)
 80009ee:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80009f0:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 80009f4:	613b      	str	r3, [r7, #16]
 80009f6:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOC_CLK_ENABLE();
 80009f8:	4b25      	ldr	r3, [pc, #148]	; (8000a90 <HAL_ADC_MspInit+0x120>)
 80009fa:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80009fc:	4a24      	ldr	r2, [pc, #144]	; (8000a90 <HAL_ADC_MspInit+0x120>)
 80009fe:	f043 0304 	orr.w	r3, r3, #4
 8000a02:	64d3      	str	r3, [r2, #76]	; 0x4c
 8000a04:	4b22      	ldr	r3, [pc, #136]	; (8000a90 <HAL_ADC_MspInit+0x120>)
 8000a06:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8000a08:	f003 0304 	and.w	r3, r3, #4
 8000a0c:	60fb      	str	r3, [r7, #12]
 8000a0e:	68fb      	ldr	r3, [r7, #12]
    /**ADC1 GPIO Configuration
    PC0     ------> ADC1_IN1
    PC1     ------> ADC1_IN2
    */
    GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1;
 8000a10:	2303      	movs	r3, #3
 8000a12:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG_ADC_CONTROL;
 8000a16:	230b      	movs	r3, #11
 8000a18:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000a1c:	2300      	movs	r3, #0
 8000a1e:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8000a22:	f107 039c 	add.w	r3, r7, #156	; 0x9c
 8000a26:	4619      	mov	r1, r3
 8000a28:	481a      	ldr	r0, [pc, #104]	; (8000a94 <HAL_ADC_MspInit+0x124>)
 8000a2a:	f001 ff61 	bl	80028f0 <HAL_GPIO_Init>

    /* ADC1 DMA Init */
    /* ADC1 Init */
    hdma_adc1.Instance = DMA1_Channel1;
 8000a2e:	4b1a      	ldr	r3, [pc, #104]	; (8000a98 <HAL_ADC_MspInit+0x128>)
 8000a30:	4a1a      	ldr	r2, [pc, #104]	; (8000a9c <HAL_ADC_MspInit+0x12c>)
 8000a32:	601a      	str	r2, [r3, #0]
    hdma_adc1.Init.Request = DMA_REQUEST_0;
 8000a34:	4b18      	ldr	r3, [pc, #96]	; (8000a98 <HAL_ADC_MspInit+0x128>)
 8000a36:	2200      	movs	r2, #0
 8000a38:	605a      	str	r2, [r3, #4]
    hdma_adc1.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8000a3a:	4b17      	ldr	r3, [pc, #92]	; (8000a98 <HAL_ADC_MspInit+0x128>)
 8000a3c:	2200      	movs	r2, #0
 8000a3e:	609a      	str	r2, [r3, #8]
    hdma_adc1.Init.PeriphInc = DMA_PINC_DISABLE;
 8000a40:	4b15      	ldr	r3, [pc, #84]	; (8000a98 <HAL_ADC_MspInit+0x128>)
 8000a42:	2200      	movs	r2, #0
 8000a44:	60da      	str	r2, [r3, #12]
    hdma_adc1.Init.MemInc = DMA_MINC_ENABLE;
 8000a46:	4b14      	ldr	r3, [pc, #80]	; (8000a98 <HAL_ADC_MspInit+0x128>)
 8000a48:	2280      	movs	r2, #128	; 0x80
 8000a4a:	611a      	str	r2, [r3, #16]
    hdma_adc1.Init.PeriphDataAlignment = DMA_PDATAALIGN_HALFWORD;
 8000a4c:	4b12      	ldr	r3, [pc, #72]	; (8000a98 <HAL_ADC_MspInit+0x128>)
 8000a4e:	f44f 7280 	mov.w	r2, #256	; 0x100
 8000a52:	615a      	str	r2, [r3, #20]
    hdma_adc1.Init.MemDataAlignment = DMA_MDATAALIGN_HALFWORD;
 8000a54:	4b10      	ldr	r3, [pc, #64]	; (8000a98 <HAL_ADC_MspInit+0x128>)
 8000a56:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8000a5a:	619a      	str	r2, [r3, #24]
    hdma_adc1.Init.Mode = DMA_CIRCULAR;
 8000a5c:	4b0e      	ldr	r3, [pc, #56]	; (8000a98 <HAL_ADC_MspInit+0x128>)
 8000a5e:	2220      	movs	r2, #32
 8000a60:	61da      	str	r2, [r3, #28]
    hdma_adc1.Init.Priority = DMA_PRIORITY_LOW;
 8000a62:	4b0d      	ldr	r3, [pc, #52]	; (8000a98 <HAL_ADC_MspInit+0x128>)
 8000a64:	2200      	movs	r2, #0
 8000a66:	621a      	str	r2, [r3, #32]
    if (HAL_DMA_Init(&hdma_adc1) != HAL_OK)
 8000a68:	480b      	ldr	r0, [pc, #44]	; (8000a98 <HAL_ADC_MspInit+0x128>)
 8000a6a:	f001 fdf9 	bl	8002660 <HAL_DMA_Init>
 8000a6e:	4603      	mov	r3, r0
 8000a70:	2b00      	cmp	r3, #0
 8000a72:	d001      	beq.n	8000a78 <HAL_ADC_MspInit+0x108>
    {
      Error_Handler();
 8000a74:	f7ff ff52 	bl	800091c <Error_Handler>
    }

    __HAL_LINKDMA(hadc,DMA_Handle,hdma_adc1);
 8000a78:	687b      	ldr	r3, [r7, #4]
 8000a7a:	4a07      	ldr	r2, [pc, #28]	; (8000a98 <HAL_ADC_MspInit+0x128>)
 8000a7c:	64da      	str	r2, [r3, #76]	; 0x4c
 8000a7e:	4a06      	ldr	r2, [pc, #24]	; (8000a98 <HAL_ADC_MspInit+0x128>)
 8000a80:	687b      	ldr	r3, [r7, #4]
 8000a82:	6293      	str	r3, [r2, #40]	; 0x28
  /* USER CODE BEGIN ADC1_MspInit 1 */

  /* USER CODE END ADC1_MspInit 1 */
  }

}
 8000a84:	bf00      	nop
 8000a86:	37b0      	adds	r7, #176	; 0xb0
 8000a88:	46bd      	mov	sp, r7
 8000a8a:	bd80      	pop	{r7, pc}
 8000a8c:	50040000 	.word	0x50040000
 8000a90:	40021000 	.word	0x40021000
 8000a94:	48000800 	.word	0x48000800
 8000a98:	200000e8 	.word	0x200000e8
 8000a9c:	40020008 	.word	0x40020008

08000aa0 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8000aa0:	b580      	push	{r7, lr}
 8000aa2:	b0ac      	sub	sp, #176	; 0xb0
 8000aa4:	af00      	add	r7, sp, #0
 8000aa6:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000aa8:	f107 039c 	add.w	r3, r7, #156	; 0x9c
 8000aac:	2200      	movs	r2, #0
 8000aae:	601a      	str	r2, [r3, #0]
 8000ab0:	605a      	str	r2, [r3, #4]
 8000ab2:	609a      	str	r2, [r3, #8]
 8000ab4:	60da      	str	r2, [r3, #12]
 8000ab6:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8000ab8:	f107 0314 	add.w	r3, r7, #20
 8000abc:	2288      	movs	r2, #136	; 0x88
 8000abe:	2100      	movs	r1, #0
 8000ac0:	4618      	mov	r0, r3
 8000ac2:	f004 fab4 	bl	800502e <memset>
  if(huart->Instance==USART2)
 8000ac6:	687b      	ldr	r3, [r7, #4]
 8000ac8:	681b      	ldr	r3, [r3, #0]
 8000aca:	4a21      	ldr	r2, [pc, #132]	; (8000b50 <HAL_UART_MspInit+0xb0>)
 8000acc:	4293      	cmp	r3, r2
 8000ace:	d13b      	bne.n	8000b48 <HAL_UART_MspInit+0xa8>

  /* USER CODE END USART2_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USART2;
 8000ad0:	2302      	movs	r3, #2
 8000ad2:	617b      	str	r3, [r7, #20]
    PeriphClkInit.Usart2ClockSelection = RCC_USART2CLKSOURCE_PCLK1;
 8000ad4:	2300      	movs	r3, #0
 8000ad6:	653b      	str	r3, [r7, #80]	; 0x50
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8000ad8:	f107 0314 	add.w	r3, r7, #20
 8000adc:	4618      	mov	r0, r3
 8000ade:	f002 ff2d 	bl	800393c <HAL_RCCEx_PeriphCLKConfig>
 8000ae2:	4603      	mov	r3, r0
 8000ae4:	2b00      	cmp	r3, #0
 8000ae6:	d001      	beq.n	8000aec <HAL_UART_MspInit+0x4c>
    {
      Error_Handler();
 8000ae8:	f7ff ff18 	bl	800091c <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 8000aec:	4b19      	ldr	r3, [pc, #100]	; (8000b54 <HAL_UART_MspInit+0xb4>)
 8000aee:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8000af0:	4a18      	ldr	r2, [pc, #96]	; (8000b54 <HAL_UART_MspInit+0xb4>)
 8000af2:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8000af6:	6593      	str	r3, [r2, #88]	; 0x58
 8000af8:	4b16      	ldr	r3, [pc, #88]	; (8000b54 <HAL_UART_MspInit+0xb4>)
 8000afa:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8000afc:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8000b00:	613b      	str	r3, [r7, #16]
 8000b02:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000b04:	4b13      	ldr	r3, [pc, #76]	; (8000b54 <HAL_UART_MspInit+0xb4>)
 8000b06:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8000b08:	4a12      	ldr	r2, [pc, #72]	; (8000b54 <HAL_UART_MspInit+0xb4>)
 8000b0a:	f043 0301 	orr.w	r3, r3, #1
 8000b0e:	64d3      	str	r3, [r2, #76]	; 0x4c
 8000b10:	4b10      	ldr	r3, [pc, #64]	; (8000b54 <HAL_UART_MspInit+0xb4>)
 8000b12:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8000b14:	f003 0301 	and.w	r3, r3, #1
 8000b18:	60fb      	str	r3, [r7, #12]
 8000b1a:	68fb      	ldr	r3, [r7, #12]
    /**USART2 GPIO Configuration
    PA2     ------> USART2_TX
    PA3     ------> USART2_RX
    */
    GPIO_InitStruct.Pin = USART_TX_Pin|USART_RX_Pin;
 8000b1c:	230c      	movs	r3, #12
 8000b1e:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000b22:	2302      	movs	r3, #2
 8000b24:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000b28:	2300      	movs	r3, #0
 8000b2a:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000b2e:	2303      	movs	r3, #3
 8000b30:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 8000b34:	2307      	movs	r3, #7
 8000b36:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000b3a:	f107 039c 	add.w	r3, r7, #156	; 0x9c
 8000b3e:	4619      	mov	r1, r3
 8000b40:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8000b44:	f001 fed4 	bl	80028f0 <HAL_GPIO_Init>
  /* USER CODE BEGIN USART2_MspInit 1 */

  /* USER CODE END USART2_MspInit 1 */
  }

}
 8000b48:	bf00      	nop
 8000b4a:	37b0      	adds	r7, #176	; 0xb0
 8000b4c:	46bd      	mov	sp, r7
 8000b4e:	bd80      	pop	{r7, pc}
 8000b50:	40004400 	.word	0x40004400
 8000b54:	40021000 	.word	0x40021000

08000b58 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8000b58:	b480      	push	{r7}
 8000b5a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8000b5c:	e7fe      	b.n	8000b5c <NMI_Handler+0x4>

08000b5e <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8000b5e:	b480      	push	{r7}
 8000b60:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8000b62:	e7fe      	b.n	8000b62 <HardFault_Handler+0x4>

08000b64 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8000b64:	b480      	push	{r7}
 8000b66:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8000b68:	e7fe      	b.n	8000b68 <MemManage_Handler+0x4>

08000b6a <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8000b6a:	b480      	push	{r7}
 8000b6c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8000b6e:	e7fe      	b.n	8000b6e <BusFault_Handler+0x4>

08000b70 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8000b70:	b480      	push	{r7}
 8000b72:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8000b74:	e7fe      	b.n	8000b74 <UsageFault_Handler+0x4>

08000b76 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8000b76:	b480      	push	{r7}
 8000b78:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8000b7a:	bf00      	nop
 8000b7c:	46bd      	mov	sp, r7
 8000b7e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000b82:	4770      	bx	lr

08000b84 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8000b84:	b480      	push	{r7}
 8000b86:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8000b88:	bf00      	nop
 8000b8a:	46bd      	mov	sp, r7
 8000b8c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000b90:	4770      	bx	lr

08000b92 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8000b92:	b480      	push	{r7}
 8000b94:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8000b96:	bf00      	nop
 8000b98:	46bd      	mov	sp, r7
 8000b9a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000b9e:	4770      	bx	lr

08000ba0 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8000ba0:	b580      	push	{r7, lr}
 8000ba2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8000ba4:	f000 f93e 	bl	8000e24 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8000ba8:	bf00      	nop
 8000baa:	bd80      	pop	{r7, pc}

08000bac <_read>:
  _kill(status, -1);
  while (1) {}    /* Make sure we hang here */
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8000bac:	b580      	push	{r7, lr}
 8000bae:	b086      	sub	sp, #24
 8000bb0:	af00      	add	r7, sp, #0
 8000bb2:	60f8      	str	r0, [r7, #12]
 8000bb4:	60b9      	str	r1, [r7, #8]
 8000bb6:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8000bb8:	2300      	movs	r3, #0
 8000bba:	617b      	str	r3, [r7, #20]
 8000bbc:	e00a      	b.n	8000bd4 <_read+0x28>
  {
    *ptr++ = __io_getchar();
 8000bbe:	f3af 8000 	nop.w
 8000bc2:	4601      	mov	r1, r0
 8000bc4:	68bb      	ldr	r3, [r7, #8]
 8000bc6:	1c5a      	adds	r2, r3, #1
 8000bc8:	60ba      	str	r2, [r7, #8]
 8000bca:	b2ca      	uxtb	r2, r1
 8000bcc:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8000bce:	697b      	ldr	r3, [r7, #20]
 8000bd0:	3301      	adds	r3, #1
 8000bd2:	617b      	str	r3, [r7, #20]
 8000bd4:	697a      	ldr	r2, [r7, #20]
 8000bd6:	687b      	ldr	r3, [r7, #4]
 8000bd8:	429a      	cmp	r2, r3
 8000bda:	dbf0      	blt.n	8000bbe <_read+0x12>
  }

  return len;
 8000bdc:	687b      	ldr	r3, [r7, #4]
}
 8000bde:	4618      	mov	r0, r3
 8000be0:	3718      	adds	r7, #24
 8000be2:	46bd      	mov	sp, r7
 8000be4:	bd80      	pop	{r7, pc}

08000be6 <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 8000be6:	b580      	push	{r7, lr}
 8000be8:	b086      	sub	sp, #24
 8000bea:	af00      	add	r7, sp, #0
 8000bec:	60f8      	str	r0, [r7, #12]
 8000bee:	60b9      	str	r1, [r7, #8]
 8000bf0:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8000bf2:	2300      	movs	r3, #0
 8000bf4:	617b      	str	r3, [r7, #20]
 8000bf6:	e009      	b.n	8000c0c <_write+0x26>
  {
    __io_putchar(*ptr++);
 8000bf8:	68bb      	ldr	r3, [r7, #8]
 8000bfa:	1c5a      	adds	r2, r3, #1
 8000bfc:	60ba      	str	r2, [r7, #8]
 8000bfe:	781b      	ldrb	r3, [r3, #0]
 8000c00:	4618      	mov	r0, r3
 8000c02:	f7ff fcb3 	bl	800056c <__io_putchar>
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8000c06:	697b      	ldr	r3, [r7, #20]
 8000c08:	3301      	adds	r3, #1
 8000c0a:	617b      	str	r3, [r7, #20]
 8000c0c:	697a      	ldr	r2, [r7, #20]
 8000c0e:	687b      	ldr	r3, [r7, #4]
 8000c10:	429a      	cmp	r2, r3
 8000c12:	dbf1      	blt.n	8000bf8 <_write+0x12>
  }
  return len;
 8000c14:	687b      	ldr	r3, [r7, #4]
}
 8000c16:	4618      	mov	r0, r3
 8000c18:	3718      	adds	r7, #24
 8000c1a:	46bd      	mov	sp, r7
 8000c1c:	bd80      	pop	{r7, pc}

08000c1e <_close>:

int _close(int file)
{
 8000c1e:	b480      	push	{r7}
 8000c20:	b083      	sub	sp, #12
 8000c22:	af00      	add	r7, sp, #0
 8000c24:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 8000c26:	f04f 33ff 	mov.w	r3, #4294967295
}
 8000c2a:	4618      	mov	r0, r3
 8000c2c:	370c      	adds	r7, #12
 8000c2e:	46bd      	mov	sp, r7
 8000c30:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000c34:	4770      	bx	lr

08000c36 <_fstat>:


int _fstat(int file, struct stat *st)
{
 8000c36:	b480      	push	{r7}
 8000c38:	b083      	sub	sp, #12
 8000c3a:	af00      	add	r7, sp, #0
 8000c3c:	6078      	str	r0, [r7, #4]
 8000c3e:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 8000c40:	683b      	ldr	r3, [r7, #0]
 8000c42:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 8000c46:	605a      	str	r2, [r3, #4]
  return 0;
 8000c48:	2300      	movs	r3, #0
}
 8000c4a:	4618      	mov	r0, r3
 8000c4c:	370c      	adds	r7, #12
 8000c4e:	46bd      	mov	sp, r7
 8000c50:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000c54:	4770      	bx	lr

08000c56 <_isatty>:

int _isatty(int file)
{
 8000c56:	b480      	push	{r7}
 8000c58:	b083      	sub	sp, #12
 8000c5a:	af00      	add	r7, sp, #0
 8000c5c:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 8000c5e:	2301      	movs	r3, #1
}
 8000c60:	4618      	mov	r0, r3
 8000c62:	370c      	adds	r7, #12
 8000c64:	46bd      	mov	sp, r7
 8000c66:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000c6a:	4770      	bx	lr

08000c6c <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8000c6c:	b480      	push	{r7}
 8000c6e:	b085      	sub	sp, #20
 8000c70:	af00      	add	r7, sp, #0
 8000c72:	60f8      	str	r0, [r7, #12]
 8000c74:	60b9      	str	r1, [r7, #8]
 8000c76:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 8000c78:	2300      	movs	r3, #0
}
 8000c7a:	4618      	mov	r0, r3
 8000c7c:	3714      	adds	r7, #20
 8000c7e:	46bd      	mov	sp, r7
 8000c80:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000c84:	4770      	bx	lr
	...

08000c88 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8000c88:	b580      	push	{r7, lr}
 8000c8a:	b086      	sub	sp, #24
 8000c8c:	af00      	add	r7, sp, #0
 8000c8e:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8000c90:	4a14      	ldr	r2, [pc, #80]	; (8000ce4 <_sbrk+0x5c>)
 8000c92:	4b15      	ldr	r3, [pc, #84]	; (8000ce8 <_sbrk+0x60>)
 8000c94:	1ad3      	subs	r3, r2, r3
 8000c96:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8000c98:	697b      	ldr	r3, [r7, #20]
 8000c9a:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8000c9c:	4b13      	ldr	r3, [pc, #76]	; (8000cec <_sbrk+0x64>)
 8000c9e:	681b      	ldr	r3, [r3, #0]
 8000ca0:	2b00      	cmp	r3, #0
 8000ca2:	d102      	bne.n	8000caa <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8000ca4:	4b11      	ldr	r3, [pc, #68]	; (8000cec <_sbrk+0x64>)
 8000ca6:	4a12      	ldr	r2, [pc, #72]	; (8000cf0 <_sbrk+0x68>)
 8000ca8:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8000caa:	4b10      	ldr	r3, [pc, #64]	; (8000cec <_sbrk+0x64>)
 8000cac:	681a      	ldr	r2, [r3, #0]
 8000cae:	687b      	ldr	r3, [r7, #4]
 8000cb0:	4413      	add	r3, r2
 8000cb2:	693a      	ldr	r2, [r7, #16]
 8000cb4:	429a      	cmp	r2, r3
 8000cb6:	d207      	bcs.n	8000cc8 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8000cb8:	f004 fa08 	bl	80050cc <__errno>
 8000cbc:	4603      	mov	r3, r0
 8000cbe:	220c      	movs	r2, #12
 8000cc0:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8000cc2:	f04f 33ff 	mov.w	r3, #4294967295
 8000cc6:	e009      	b.n	8000cdc <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8000cc8:	4b08      	ldr	r3, [pc, #32]	; (8000cec <_sbrk+0x64>)
 8000cca:	681b      	ldr	r3, [r3, #0]
 8000ccc:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8000cce:	4b07      	ldr	r3, [pc, #28]	; (8000cec <_sbrk+0x64>)
 8000cd0:	681a      	ldr	r2, [r3, #0]
 8000cd2:	687b      	ldr	r3, [r7, #4]
 8000cd4:	4413      	add	r3, r2
 8000cd6:	4a05      	ldr	r2, [pc, #20]	; (8000cec <_sbrk+0x64>)
 8000cd8:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8000cda:	68fb      	ldr	r3, [r7, #12]
}
 8000cdc:	4618      	mov	r0, r3
 8000cde:	3718      	adds	r7, #24
 8000ce0:	46bd      	mov	sp, r7
 8000ce2:	bd80      	pop	{r7, pc}
 8000ce4:	20018000 	.word	0x20018000
 8000ce8:	00000400 	.word	0x00000400
 8000cec:	200001bc 	.word	0x200001bc
 8000cf0:	20000310 	.word	0x20000310

08000cf4 <SystemInit>:
  * @brief  Setup the microcontroller system.
  * @retval None
  */

void SystemInit(void)
{
 8000cf4:	b480      	push	{r7}
 8000cf6:	af00      	add	r7, sp, #0
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET;
#endif

  /* FPU settings ------------------------------------------------------------*/
#if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
  SCB->CPACR |= ((3UL << 20U)|(3UL << 22U));  /* set CP10 and CP11 Full Access */
 8000cf8:	4b06      	ldr	r3, [pc, #24]	; (8000d14 <SystemInit+0x20>)
 8000cfa:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8000cfe:	4a05      	ldr	r2, [pc, #20]	; (8000d14 <SystemInit+0x20>)
 8000d00:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8000d04:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88
#endif
}
 8000d08:	bf00      	nop
 8000d0a:	46bd      	mov	sp, r7
 8000d0c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000d10:	4770      	bx	lr
 8000d12:	bf00      	nop
 8000d14:	e000ed00 	.word	0xe000ed00

08000d18 <Reset_Handler>:

    .section	.text.Reset_Handler
	.weak	Reset_Handler
	.type	Reset_Handler, %function
Reset_Handler:
  ldr   sp, =_estack    /* Set stack pointer */
 8000d18:	f8df d034 	ldr.w	sp, [pc, #52]	; 8000d50 <LoopForever+0x2>

/* Call the clock system initialization function.*/
    bl  SystemInit
 8000d1c:	f7ff ffea 	bl	8000cf4 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8000d20:	480c      	ldr	r0, [pc, #48]	; (8000d54 <LoopForever+0x6>)
  ldr r1, =_edata
 8000d22:	490d      	ldr	r1, [pc, #52]	; (8000d58 <LoopForever+0xa>)
  ldr r2, =_sidata
 8000d24:	4a0d      	ldr	r2, [pc, #52]	; (8000d5c <LoopForever+0xe>)
  movs r3, #0
 8000d26:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8000d28:	e002      	b.n	8000d30 <LoopCopyDataInit>

08000d2a <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8000d2a:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8000d2c:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8000d2e:	3304      	adds	r3, #4

08000d30 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8000d30:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8000d32:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8000d34:	d3f9      	bcc.n	8000d2a <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8000d36:	4a0a      	ldr	r2, [pc, #40]	; (8000d60 <LoopForever+0x12>)
  ldr r4, =_ebss
 8000d38:	4c0a      	ldr	r4, [pc, #40]	; (8000d64 <LoopForever+0x16>)
  movs r3, #0
 8000d3a:	2300      	movs	r3, #0
  b LoopFillZerobss
 8000d3c:	e001      	b.n	8000d42 <LoopFillZerobss>

08000d3e <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8000d3e:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8000d40:	3204      	adds	r2, #4

08000d42 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8000d42:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8000d44:	d3fb      	bcc.n	8000d3e <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 8000d46:	f004 f9c7 	bl	80050d8 <__libc_init_array>
/* Call the application's entry point.*/
	bl	main
 8000d4a:	f7ff fc27 	bl	800059c <main>

08000d4e <LoopForever>:

LoopForever:
    b LoopForever
 8000d4e:	e7fe      	b.n	8000d4e <LoopForever>
  ldr   sp, =_estack    /* Set stack pointer */
 8000d50:	20018000 	.word	0x20018000
  ldr r0, =_sdata
 8000d54:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8000d58:	20000068 	.word	0x20000068
  ldr r2, =_sidata
 8000d5c:	08005d2c 	.word	0x08005d2c
  ldr r2, =_sbss
 8000d60:	20000068 	.word	0x20000068
  ldr r4, =_ebss
 8000d64:	20000310 	.word	0x20000310

08000d68 <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section	.text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
	b	Infinite_Loop
 8000d68:	e7fe      	b.n	8000d68 <ADC1_2_IRQHandler>
	...

08000d6c <HAL_Init>:
  *         each 1ms in the SysTick_Handler() interrupt handler.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8000d6c:	b580      	push	{r7, lr}
 8000d6e:	b082      	sub	sp, #8
 8000d70:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef  status = HAL_OK;
 8000d72:	2300      	movs	r3, #0
 8000d74:	71fb      	strb	r3, [r7, #7]
#if (DATA_CACHE_ENABLE == 0)
   __HAL_FLASH_DATA_CACHE_DISABLE();
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8000d76:	4b0c      	ldr	r3, [pc, #48]	; (8000da8 <HAL_Init+0x3c>)
 8000d78:	681b      	ldr	r3, [r3, #0]
 8000d7a:	4a0b      	ldr	r2, [pc, #44]	; (8000da8 <HAL_Init+0x3c>)
 8000d7c:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8000d80:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8000d82:	2003      	movs	r0, #3
 8000d84:	f001 fc38 	bl	80025f8 <HAL_NVIC_SetPriorityGrouping>

  /* Use SysTick as time base source and configure 1ms tick (default clock after Reset is MSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 8000d88:	2000      	movs	r0, #0
 8000d8a:	f000 f80f 	bl	8000dac <HAL_InitTick>
 8000d8e:	4603      	mov	r3, r0
 8000d90:	2b00      	cmp	r3, #0
 8000d92:	d002      	beq.n	8000d9a <HAL_Init+0x2e>
  {
    status = HAL_ERROR;
 8000d94:	2301      	movs	r3, #1
 8000d96:	71fb      	strb	r3, [r7, #7]
 8000d98:	e001      	b.n	8000d9e <HAL_Init+0x32>
  }
  else
  {
    /* Init the low level hardware */
    HAL_MspInit();
 8000d9a:	f7ff fdc5 	bl	8000928 <HAL_MspInit>
  }

  /* Return function status */
  return status;
 8000d9e:	79fb      	ldrb	r3, [r7, #7]
}
 8000da0:	4618      	mov	r0, r3
 8000da2:	3708      	adds	r7, #8
 8000da4:	46bd      	mov	sp, r7
 8000da6:	bd80      	pop	{r7, pc}
 8000da8:	40022000 	.word	0x40022000

08000dac <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority  Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8000dac:	b580      	push	{r7, lr}
 8000dae:	b084      	sub	sp, #16
 8000db0:	af00      	add	r7, sp, #0
 8000db2:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef  status = HAL_OK;
 8000db4:	2300      	movs	r3, #0
 8000db6:	73fb      	strb	r3, [r7, #15]

  /* Check uwTickFreq for MisraC 2012 (even if uwTickFreq is a enum type that doesn't take the value zero)*/
  if ((uint32_t)uwTickFreq != 0U)
 8000db8:	4b17      	ldr	r3, [pc, #92]	; (8000e18 <HAL_InitTick+0x6c>)
 8000dba:	781b      	ldrb	r3, [r3, #0]
 8000dbc:	2b00      	cmp	r3, #0
 8000dbe:	d023      	beq.n	8000e08 <HAL_InitTick+0x5c>
  {
    /*Configure the SysTick to have interrupt in 1ms time basis*/
    if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / (uint32_t)uwTickFreq)) == 0U)
 8000dc0:	4b16      	ldr	r3, [pc, #88]	; (8000e1c <HAL_InitTick+0x70>)
 8000dc2:	681a      	ldr	r2, [r3, #0]
 8000dc4:	4b14      	ldr	r3, [pc, #80]	; (8000e18 <HAL_InitTick+0x6c>)
 8000dc6:	781b      	ldrb	r3, [r3, #0]
 8000dc8:	4619      	mov	r1, r3
 8000dca:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8000dce:	fbb3 f3f1 	udiv	r3, r3, r1
 8000dd2:	fbb2 f3f3 	udiv	r3, r2, r3
 8000dd6:	4618      	mov	r0, r3
 8000dd8:	f001 fc35 	bl	8002646 <HAL_SYSTICK_Config>
 8000ddc:	4603      	mov	r3, r0
 8000dde:	2b00      	cmp	r3, #0
 8000de0:	d10f      	bne.n	8000e02 <HAL_InitTick+0x56>
    {
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8000de2:	687b      	ldr	r3, [r7, #4]
 8000de4:	2b0f      	cmp	r3, #15
 8000de6:	d809      	bhi.n	8000dfc <HAL_InitTick+0x50>
      {
        HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8000de8:	2200      	movs	r2, #0
 8000dea:	6879      	ldr	r1, [r7, #4]
 8000dec:	f04f 30ff 	mov.w	r0, #4294967295
 8000df0:	f001 fc0d 	bl	800260e <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 8000df4:	4a0a      	ldr	r2, [pc, #40]	; (8000e20 <HAL_InitTick+0x74>)
 8000df6:	687b      	ldr	r3, [r7, #4]
 8000df8:	6013      	str	r3, [r2, #0]
 8000dfa:	e007      	b.n	8000e0c <HAL_InitTick+0x60>
      }
      else
      {
        status = HAL_ERROR;
 8000dfc:	2301      	movs	r3, #1
 8000dfe:	73fb      	strb	r3, [r7, #15]
 8000e00:	e004      	b.n	8000e0c <HAL_InitTick+0x60>
      }
    }
    else
    {
      status = HAL_ERROR;
 8000e02:	2301      	movs	r3, #1
 8000e04:	73fb      	strb	r3, [r7, #15]
 8000e06:	e001      	b.n	8000e0c <HAL_InitTick+0x60>
    }
  }
  else
  {
    status = HAL_ERROR;
 8000e08:	2301      	movs	r3, #1
 8000e0a:	73fb      	strb	r3, [r7, #15]
  }

  /* Return function status */
  return status;
 8000e0c:	7bfb      	ldrb	r3, [r7, #15]
}
 8000e0e:	4618      	mov	r0, r3
 8000e10:	3710      	adds	r7, #16
 8000e12:	46bd      	mov	sp, r7
 8000e14:	bd80      	pop	{r7, pc}
 8000e16:	bf00      	nop
 8000e18:	20000008 	.word	0x20000008
 8000e1c:	20000000 	.word	0x20000000
 8000e20:	20000004 	.word	0x20000004

08000e24 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8000e24:	b480      	push	{r7}
 8000e26:	af00      	add	r7, sp, #0
  uwTick += (uint32_t)uwTickFreq;
 8000e28:	4b06      	ldr	r3, [pc, #24]	; (8000e44 <HAL_IncTick+0x20>)
 8000e2a:	781b      	ldrb	r3, [r3, #0]
 8000e2c:	461a      	mov	r2, r3
 8000e2e:	4b06      	ldr	r3, [pc, #24]	; (8000e48 <HAL_IncTick+0x24>)
 8000e30:	681b      	ldr	r3, [r3, #0]
 8000e32:	4413      	add	r3, r2
 8000e34:	4a04      	ldr	r2, [pc, #16]	; (8000e48 <HAL_IncTick+0x24>)
 8000e36:	6013      	str	r3, [r2, #0]
}
 8000e38:	bf00      	nop
 8000e3a:	46bd      	mov	sp, r7
 8000e3c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000e40:	4770      	bx	lr
 8000e42:	bf00      	nop
 8000e44:	20000008 	.word	0x20000008
 8000e48:	200001c0 	.word	0x200001c0

08000e4c <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8000e4c:	b480      	push	{r7}
 8000e4e:	af00      	add	r7, sp, #0
  return uwTick;
 8000e50:	4b03      	ldr	r3, [pc, #12]	; (8000e60 <HAL_GetTick+0x14>)
 8000e52:	681b      	ldr	r3, [r3, #0]
}
 8000e54:	4618      	mov	r0, r3
 8000e56:	46bd      	mov	sp, r7
 8000e58:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000e5c:	4770      	bx	lr
 8000e5e:	bf00      	nop
 8000e60:	200001c0 	.word	0x200001c0

08000e64 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay  specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8000e64:	b580      	push	{r7, lr}
 8000e66:	b084      	sub	sp, #16
 8000e68:	af00      	add	r7, sp, #0
 8000e6a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8000e6c:	f7ff ffee 	bl	8000e4c <HAL_GetTick>
 8000e70:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8000e72:	687b      	ldr	r3, [r7, #4]
 8000e74:	60fb      	str	r3, [r7, #12]

  /* Add a period to guaranty minimum wait */
  if (wait < HAL_MAX_DELAY)
 8000e76:	68fb      	ldr	r3, [r7, #12]
 8000e78:	f1b3 3fff 	cmp.w	r3, #4294967295
 8000e7c:	d005      	beq.n	8000e8a <HAL_Delay+0x26>
  {
    wait += (uint32_t)uwTickFreq;
 8000e7e:	4b0a      	ldr	r3, [pc, #40]	; (8000ea8 <HAL_Delay+0x44>)
 8000e80:	781b      	ldrb	r3, [r3, #0]
 8000e82:	461a      	mov	r2, r3
 8000e84:	68fb      	ldr	r3, [r7, #12]
 8000e86:	4413      	add	r3, r2
 8000e88:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 8000e8a:	bf00      	nop
 8000e8c:	f7ff ffde 	bl	8000e4c <HAL_GetTick>
 8000e90:	4602      	mov	r2, r0
 8000e92:	68bb      	ldr	r3, [r7, #8]
 8000e94:	1ad3      	subs	r3, r2, r3
 8000e96:	68fa      	ldr	r2, [r7, #12]
 8000e98:	429a      	cmp	r2, r3
 8000e9a:	d8f7      	bhi.n	8000e8c <HAL_Delay+0x28>
  {
  }
}
 8000e9c:	bf00      	nop
 8000e9e:	bf00      	nop
 8000ea0:	3710      	adds	r7, #16
 8000ea2:	46bd      	mov	sp, r7
 8000ea4:	bd80      	pop	{r7, pc}
 8000ea6:	bf00      	nop
 8000ea8:	20000008 	.word	0x20000008

08000eac <LL_ADC_SetCommonClock>:
  *         @arg @ref LL_ADC_CLOCK_ASYNC_DIV128
  *         @arg @ref LL_ADC_CLOCK_ASYNC_DIV256
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetCommonClock(ADC_Common_TypeDef *ADCxy_COMMON, uint32_t CommonClock)
{
 8000eac:	b480      	push	{r7}
 8000eae:	b083      	sub	sp, #12
 8000eb0:	af00      	add	r7, sp, #0
 8000eb2:	6078      	str	r0, [r7, #4]
 8000eb4:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCxy_COMMON->CCR, ADC_CCR_CKMODE | ADC_CCR_PRESC, CommonClock);
 8000eb6:	687b      	ldr	r3, [r7, #4]
 8000eb8:	689b      	ldr	r3, [r3, #8]
 8000eba:	f423 127c 	bic.w	r2, r3, #4128768	; 0x3f0000
 8000ebe:	683b      	ldr	r3, [r7, #0]
 8000ec0:	431a      	orrs	r2, r3
 8000ec2:	687b      	ldr	r3, [r7, #4]
 8000ec4:	609a      	str	r2, [r3, #8]
}
 8000ec6:	bf00      	nop
 8000ec8:	370c      	adds	r7, #12
 8000eca:	46bd      	mov	sp, r7
 8000ecc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000ed0:	4770      	bx	lr

08000ed2 <LL_ADC_SetCommonPathInternalCh>:
  *         @arg @ref LL_ADC_PATH_INTERNAL_TEMPSENSOR
  *         @arg @ref LL_ADC_PATH_INTERNAL_VBAT
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetCommonPathInternalCh(ADC_Common_TypeDef *ADCxy_COMMON, uint32_t PathInternal)
{
 8000ed2:	b480      	push	{r7}
 8000ed4:	b083      	sub	sp, #12
 8000ed6:	af00      	add	r7, sp, #0
 8000ed8:	6078      	str	r0, [r7, #4]
 8000eda:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_TSEN | ADC_CCR_VBATEN, PathInternal);
 8000edc:	687b      	ldr	r3, [r7, #4]
 8000ede:	689b      	ldr	r3, [r3, #8]
 8000ee0:	f023 72e0 	bic.w	r2, r3, #29360128	; 0x1c00000
 8000ee4:	683b      	ldr	r3, [r7, #0]
 8000ee6:	431a      	orrs	r2, r3
 8000ee8:	687b      	ldr	r3, [r7, #4]
 8000eea:	609a      	str	r2, [r3, #8]
}
 8000eec:	bf00      	nop
 8000eee:	370c      	adds	r7, #12
 8000ef0:	46bd      	mov	sp, r7
 8000ef2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000ef6:	4770      	bx	lr

08000ef8 <LL_ADC_GetCommonPathInternalCh>:
  *         @arg @ref LL_ADC_PATH_INTERNAL_VREFINT
  *         @arg @ref LL_ADC_PATH_INTERNAL_TEMPSENSOR
  *         @arg @ref LL_ADC_PATH_INTERNAL_VBAT
  */
__STATIC_INLINE uint32_t LL_ADC_GetCommonPathInternalCh(const ADC_Common_TypeDef *ADCxy_COMMON)
{
 8000ef8:	b480      	push	{r7}
 8000efa:	b083      	sub	sp, #12
 8000efc:	af00      	add	r7, sp, #0
 8000efe:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_TSEN | ADC_CCR_VBATEN));
 8000f00:	687b      	ldr	r3, [r7, #4]
 8000f02:	689b      	ldr	r3, [r3, #8]
 8000f04:	f003 73e0 	and.w	r3, r3, #29360128	; 0x1c00000
}
 8000f08:	4618      	mov	r0, r3
 8000f0a:	370c      	adds	r7, #12
 8000f0c:	46bd      	mov	sp, r7
 8000f0e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000f12:	4770      	bx	lr

08000f14 <LL_ADC_SetOffset>:
  *             Other channels are slow channels (0.238 us for 12-bit resolution (ADC conversion rate up to 4.21 Ms/s)).
  * @param  OffsetLevel Value between Min_Data=0x000 and Max_Data=0xFFF
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetOffset(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t Channel, uint32_t OffsetLevel)
{
 8000f14:	b480      	push	{r7}
 8000f16:	b087      	sub	sp, #28
 8000f18:	af00      	add	r7, sp, #0
 8000f1a:	60f8      	str	r0, [r7, #12]
 8000f1c:	60b9      	str	r1, [r7, #8]
 8000f1e:	607a      	str	r2, [r7, #4]
 8000f20:	603b      	str	r3, [r7, #0]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 8000f22:	68fb      	ldr	r3, [r7, #12]
 8000f24:	3360      	adds	r3, #96	; 0x60
 8000f26:	461a      	mov	r2, r3
 8000f28:	68bb      	ldr	r3, [r7, #8]
 8000f2a:	009b      	lsls	r3, r3, #2
 8000f2c:	4413      	add	r3, r2
 8000f2e:	617b      	str	r3, [r7, #20]

  MODIFY_REG(*preg,
 8000f30:	697b      	ldr	r3, [r7, #20]
 8000f32:	681a      	ldr	r2, [r3, #0]
 8000f34:	4b08      	ldr	r3, [pc, #32]	; (8000f58 <LL_ADC_SetOffset+0x44>)
 8000f36:	4013      	ands	r3, r2
 8000f38:	687a      	ldr	r2, [r7, #4]
 8000f3a:	f002 41f8 	and.w	r1, r2, #2080374784	; 0x7c000000
 8000f3e:	683a      	ldr	r2, [r7, #0]
 8000f40:	430a      	orrs	r2, r1
 8000f42:	4313      	orrs	r3, r2
 8000f44:	f043 4200 	orr.w	r2, r3, #2147483648	; 0x80000000
 8000f48:	697b      	ldr	r3, [r7, #20]
 8000f4a:	601a      	str	r2, [r3, #0]
             ADC_OFR1_OFFSET1_EN | ADC_OFR1_OFFSET1_CH | ADC_OFR1_OFFSET1,
             ADC_OFR1_OFFSET1_EN | (Channel & ADC_CHANNEL_ID_NUMBER_MASK) | OffsetLevel);
}
 8000f4c:	bf00      	nop
 8000f4e:	371c      	adds	r7, #28
 8000f50:	46bd      	mov	sp, r7
 8000f52:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000f56:	4770      	bx	lr
 8000f58:	03fff000 	.word	0x03fff000

08000f5c <LL_ADC_GetOffsetChannel>:
  *         (1, 2, 3, 4) For ADC channel read back from ADC register,
  *                      comparison with internal channel parameter to be done
  *                      using helper macro @ref __LL_ADC_CHANNEL_INTERNAL_TO_EXTERNAL().
  */
__STATIC_INLINE uint32_t LL_ADC_GetOffsetChannel(const ADC_TypeDef *ADCx, uint32_t Offsety)
{
 8000f5c:	b480      	push	{r7}
 8000f5e:	b085      	sub	sp, #20
 8000f60:	af00      	add	r7, sp, #0
 8000f62:	6078      	str	r0, [r7, #4]
 8000f64:	6039      	str	r1, [r7, #0]
  const __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 8000f66:	687b      	ldr	r3, [r7, #4]
 8000f68:	3360      	adds	r3, #96	; 0x60
 8000f6a:	461a      	mov	r2, r3
 8000f6c:	683b      	ldr	r3, [r7, #0]
 8000f6e:	009b      	lsls	r3, r3, #2
 8000f70:	4413      	add	r3, r2
 8000f72:	60fb      	str	r3, [r7, #12]

  return (uint32_t) READ_BIT(*preg, ADC_OFR1_OFFSET1_CH);
 8000f74:	68fb      	ldr	r3, [r7, #12]
 8000f76:	681b      	ldr	r3, [r3, #0]
 8000f78:	f003 43f8 	and.w	r3, r3, #2080374784	; 0x7c000000
}
 8000f7c:	4618      	mov	r0, r3
 8000f7e:	3714      	adds	r7, #20
 8000f80:	46bd      	mov	sp, r7
 8000f82:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000f86:	4770      	bx	lr

08000f88 <LL_ADC_SetOffsetState>:
  *         @arg @ref LL_ADC_OFFSET_DISABLE
  *         @arg @ref LL_ADC_OFFSET_ENABLE
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetOffsetState(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t OffsetState)
{
 8000f88:	b480      	push	{r7}
 8000f8a:	b087      	sub	sp, #28
 8000f8c:	af00      	add	r7, sp, #0
 8000f8e:	60f8      	str	r0, [r7, #12]
 8000f90:	60b9      	str	r1, [r7, #8]
 8000f92:	607a      	str	r2, [r7, #4]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 8000f94:	68fb      	ldr	r3, [r7, #12]
 8000f96:	3360      	adds	r3, #96	; 0x60
 8000f98:	461a      	mov	r2, r3
 8000f9a:	68bb      	ldr	r3, [r7, #8]
 8000f9c:	009b      	lsls	r3, r3, #2
 8000f9e:	4413      	add	r3, r2
 8000fa0:	617b      	str	r3, [r7, #20]

  MODIFY_REG(*preg,
 8000fa2:	697b      	ldr	r3, [r7, #20]
 8000fa4:	681b      	ldr	r3, [r3, #0]
 8000fa6:	f023 4200 	bic.w	r2, r3, #2147483648	; 0x80000000
 8000faa:	687b      	ldr	r3, [r7, #4]
 8000fac:	431a      	orrs	r2, r3
 8000fae:	697b      	ldr	r3, [r7, #20]
 8000fb0:	601a      	str	r2, [r3, #0]
             ADC_OFR1_OFFSET1_EN,
             OffsetState);
}
 8000fb2:	bf00      	nop
 8000fb4:	371c      	adds	r7, #28
 8000fb6:	46bd      	mov	sp, r7
 8000fb8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000fbc:	4770      	bx	lr

08000fbe <LL_ADC_REG_IsTriggerSourceSWStart>:
  * @param  ADCx ADC instance
  * @retval Value "0" if trigger source external trigger
  *         Value "1" if trigger source SW start.
  */
__STATIC_INLINE uint32_t LL_ADC_REG_IsTriggerSourceSWStart(const ADC_TypeDef *ADCx)
{
 8000fbe:	b480      	push	{r7}
 8000fc0:	b083      	sub	sp, #12
 8000fc2:	af00      	add	r7, sp, #0
 8000fc4:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CFGR, ADC_CFGR_EXTEN) == (LL_ADC_REG_TRIG_SOFTWARE & ADC_CFGR_EXTEN)) ? 1UL : 0UL);
 8000fc6:	687b      	ldr	r3, [r7, #4]
 8000fc8:	68db      	ldr	r3, [r3, #12]
 8000fca:	f403 6340 	and.w	r3, r3, #3072	; 0xc00
 8000fce:	2b00      	cmp	r3, #0
 8000fd0:	d101      	bne.n	8000fd6 <LL_ADC_REG_IsTriggerSourceSWStart+0x18>
 8000fd2:	2301      	movs	r3, #1
 8000fd4:	e000      	b.n	8000fd8 <LL_ADC_REG_IsTriggerSourceSWStart+0x1a>
 8000fd6:	2300      	movs	r3, #0
}
 8000fd8:	4618      	mov	r0, r3
 8000fda:	370c      	adds	r7, #12
 8000fdc:	46bd      	mov	sp, r7
 8000fde:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000fe2:	4770      	bx	lr

08000fe4 <LL_ADC_REG_SetSequencerRanks>:
  *         (7) On STM32L4, fast channel (0.188 us for 12-bit resolution (ADC conversion rate up to 5.33 Ms/s)).
  *             Other channels are slow channels (0.238 us for 12-bit resolution (ADC conversion rate up to 4.21 Ms/s)).
  * @retval None
  */
__STATIC_INLINE void LL_ADC_REG_SetSequencerRanks(ADC_TypeDef *ADCx, uint32_t Rank, uint32_t Channel)
{
 8000fe4:	b480      	push	{r7}
 8000fe6:	b087      	sub	sp, #28
 8000fe8:	af00      	add	r7, sp, #0
 8000fea:	60f8      	str	r0, [r7, #12]
 8000fec:	60b9      	str	r1, [r7, #8]
 8000fee:	607a      	str	r2, [r7, #4]
  /* Set bits with content of parameter "Channel" with bits position          */
  /* in register and register position depending on parameter "Rank".         */
  /* Parameters "Rank" and "Channel" are used with masks because containing   */
  /* other bits reserved for other purpose.                                   */
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->SQR1,
 8000ff0:	68fb      	ldr	r3, [r7, #12]
 8000ff2:	3330      	adds	r3, #48	; 0x30
 8000ff4:	461a      	mov	r2, r3
 8000ff6:	68bb      	ldr	r3, [r7, #8]
 8000ff8:	0a1b      	lsrs	r3, r3, #8
 8000ffa:	009b      	lsls	r3, r3, #2
 8000ffc:	f003 030c 	and.w	r3, r3, #12
 8001000:	4413      	add	r3, r2
 8001002:	617b      	str	r3, [r7, #20]
                                             ((Rank & ADC_REG_SQRX_REGOFFSET_MASK) >> ADC_SQRX_REGOFFSET_POS));

  MODIFY_REG(*preg,
 8001004:	697b      	ldr	r3, [r7, #20]
 8001006:	681a      	ldr	r2, [r3, #0]
 8001008:	68bb      	ldr	r3, [r7, #8]
 800100a:	f003 031f 	and.w	r3, r3, #31
 800100e:	211f      	movs	r1, #31
 8001010:	fa01 f303 	lsl.w	r3, r1, r3
 8001014:	43db      	mvns	r3, r3
 8001016:	401a      	ands	r2, r3
 8001018:	687b      	ldr	r3, [r7, #4]
 800101a:	0e9b      	lsrs	r3, r3, #26
 800101c:	f003 011f 	and.w	r1, r3, #31
 8001020:	68bb      	ldr	r3, [r7, #8]
 8001022:	f003 031f 	and.w	r3, r3, #31
 8001026:	fa01 f303 	lsl.w	r3, r1, r3
 800102a:	431a      	orrs	r2, r3
 800102c:	697b      	ldr	r3, [r7, #20]
 800102e:	601a      	str	r2, [r3, #0]
             ADC_CHANNEL_ID_NUMBER_MASK_POSBIT0 << (Rank & ADC_REG_RANK_ID_SQRX_MASK),
             ((Channel & ADC_CHANNEL_ID_NUMBER_MASK) >> ADC_CHANNEL_ID_NUMBER_BITOFFSET_POS)
             << (Rank & ADC_REG_RANK_ID_SQRX_MASK));
}
 8001030:	bf00      	nop
 8001032:	371c      	adds	r7, #28
 8001034:	46bd      	mov	sp, r7
 8001036:	f85d 7b04 	ldr.w	r7, [sp], #4
 800103a:	4770      	bx	lr

0800103c <LL_ADC_SetChannelSamplingTime>:
  *             can be replaced by 3.5 ADC clock cycles.
  *             Refer to function @ref LL_ADC_SetSamplingTimeCommonConfig().
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetChannelSamplingTime(ADC_TypeDef *ADCx, uint32_t Channel, uint32_t SamplingTime)
{
 800103c:	b480      	push	{r7}
 800103e:	b087      	sub	sp, #28
 8001040:	af00      	add	r7, sp, #0
 8001042:	60f8      	str	r0, [r7, #12]
 8001044:	60b9      	str	r1, [r7, #8]
 8001046:	607a      	str	r2, [r7, #4]
  /* Set bits with content of parameter "SamplingTime" with bits position     */
  /* in register and register position depending on parameter "Channel".      */
  /* Parameter "Channel" is used with masks because containing                */
  /* other bits reserved for other purpose.                                   */
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->SMPR1,
 8001048:	68fb      	ldr	r3, [r7, #12]
 800104a:	3314      	adds	r3, #20
 800104c:	461a      	mov	r2, r3
 800104e:	68bb      	ldr	r3, [r7, #8]
 8001050:	0e5b      	lsrs	r3, r3, #25
 8001052:	009b      	lsls	r3, r3, #2
 8001054:	f003 0304 	and.w	r3, r3, #4
 8001058:	4413      	add	r3, r2
 800105a:	617b      	str	r3, [r7, #20]
                                             ((Channel & ADC_CHANNEL_SMPRX_REGOFFSET_MASK) >> ADC_SMPRX_REGOFFSET_POS));

  MODIFY_REG(*preg,
 800105c:	697b      	ldr	r3, [r7, #20]
 800105e:	681a      	ldr	r2, [r3, #0]
 8001060:	68bb      	ldr	r3, [r7, #8]
 8001062:	0d1b      	lsrs	r3, r3, #20
 8001064:	f003 031f 	and.w	r3, r3, #31
 8001068:	2107      	movs	r1, #7
 800106a:	fa01 f303 	lsl.w	r3, r1, r3
 800106e:	43db      	mvns	r3, r3
 8001070:	401a      	ands	r2, r3
 8001072:	68bb      	ldr	r3, [r7, #8]
 8001074:	0d1b      	lsrs	r3, r3, #20
 8001076:	f003 031f 	and.w	r3, r3, #31
 800107a:	6879      	ldr	r1, [r7, #4]
 800107c:	fa01 f303 	lsl.w	r3, r1, r3
 8001080:	431a      	orrs	r2, r3
 8001082:	697b      	ldr	r3, [r7, #20]
 8001084:	601a      	str	r2, [r3, #0]
             ADC_SMPR1_SMP0 << ((Channel & ADC_CHANNEL_SMPx_BITOFFSET_MASK) >> ADC_CHANNEL_SMPx_BITOFFSET_POS),
             SamplingTime   << ((Channel & ADC_CHANNEL_SMPx_BITOFFSET_MASK) >> ADC_CHANNEL_SMPx_BITOFFSET_POS));
}
 8001086:	bf00      	nop
 8001088:	371c      	adds	r7, #28
 800108a:	46bd      	mov	sp, r7
 800108c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001090:	4770      	bx	lr
	...

08001094 <LL_ADC_SetChannelSingleDiff>:
  *         @arg @ref LL_ADC_SINGLE_ENDED
  *         @arg @ref LL_ADC_DIFFERENTIAL_ENDED
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetChannelSingleDiff(ADC_TypeDef *ADCx, uint32_t Channel, uint32_t SingleDiff)
{
 8001094:	b480      	push	{r7}
 8001096:	b085      	sub	sp, #20
 8001098:	af00      	add	r7, sp, #0
 800109a:	60f8      	str	r0, [r7, #12]
 800109c:	60b9      	str	r1, [r7, #8]
 800109e:	607a      	str	r2, [r7, #4]
  /* Bits of channels in single or differential mode are set only for         */
  /* differential mode (for single mode, mask of bits allowed to be set is    */
  /* shifted out of range of bits of channels in single or differential mode. */
  MODIFY_REG(ADCx->DIFSEL,
 80010a0:	68fb      	ldr	r3, [r7, #12]
 80010a2:	f8d3 20b0 	ldr.w	r2, [r3, #176]	; 0xb0
 80010a6:	68bb      	ldr	r3, [r7, #8]
 80010a8:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80010ac:	43db      	mvns	r3, r3
 80010ae:	401a      	ands	r2, r3
 80010b0:	687b      	ldr	r3, [r7, #4]
 80010b2:	f003 0318 	and.w	r3, r3, #24
 80010b6:	4908      	ldr	r1, [pc, #32]	; (80010d8 <LL_ADC_SetChannelSingleDiff+0x44>)
 80010b8:	40d9      	lsrs	r1, r3
 80010ba:	68bb      	ldr	r3, [r7, #8]
 80010bc:	400b      	ands	r3, r1
 80010be:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80010c2:	431a      	orrs	r2, r3
 80010c4:	68fb      	ldr	r3, [r7, #12]
 80010c6:	f8c3 20b0 	str.w	r2, [r3, #176]	; 0xb0
             Channel & ADC_SINGLEDIFF_CHANNEL_MASK,
             (Channel & ADC_SINGLEDIFF_CHANNEL_MASK)
             & (ADC_DIFSEL_DIFSEL >> (SingleDiff & ADC_SINGLEDIFF_CHANNEL_SHIFT_MASK)));
}
 80010ca:	bf00      	nop
 80010cc:	3714      	adds	r7, #20
 80010ce:	46bd      	mov	sp, r7
 80010d0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80010d4:	4770      	bx	lr
 80010d6:	bf00      	nop
 80010d8:	0007ffff 	.word	0x0007ffff

080010dc <LL_ADC_GetMultimode>:
  *         @arg @ref LL_ADC_MULTI_DUAL_REG_SIM_INJ_SIM
  *         @arg @ref LL_ADC_MULTI_DUAL_REG_SIM_INJ_ALT
  *         @arg @ref LL_ADC_MULTI_DUAL_REG_INT_INJ_SIM
  */
__STATIC_INLINE uint32_t LL_ADC_GetMultimode(const ADC_Common_TypeDef *ADCxy_COMMON)
{
 80010dc:	b480      	push	{r7}
 80010de:	b083      	sub	sp, #12
 80010e0:	af00      	add	r7, sp, #0
 80010e2:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_DUAL));
 80010e4:	687b      	ldr	r3, [r7, #4]
 80010e6:	689b      	ldr	r3, [r3, #8]
 80010e8:	f003 031f 	and.w	r3, r3, #31
}
 80010ec:	4618      	mov	r0, r3
 80010ee:	370c      	adds	r7, #12
 80010f0:	46bd      	mov	sp, r7
 80010f2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80010f6:	4770      	bx	lr

080010f8 <LL_ADC_DisableDeepPowerDown>:
  * @rmtoll CR       DEEPPWD        LL_ADC_DisableDeepPowerDown
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_DisableDeepPowerDown(ADC_TypeDef *ADCx)
{
 80010f8:	b480      	push	{r7}
 80010fa:	b083      	sub	sp, #12
 80010fc:	af00      	add	r7, sp, #0
 80010fe:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  CLEAR_BIT(ADCx->CR, (ADC_CR_DEEPPWD | ADC_CR_BITS_PROPERTY_RS));
 8001100:	687b      	ldr	r3, [r7, #4]
 8001102:	689b      	ldr	r3, [r3, #8]
 8001104:	f023 4320 	bic.w	r3, r3, #2684354560	; 0xa0000000
 8001108:	f023 033f 	bic.w	r3, r3, #63	; 0x3f
 800110c:	687a      	ldr	r2, [r7, #4]
 800110e:	6093      	str	r3, [r2, #8]
}
 8001110:	bf00      	nop
 8001112:	370c      	adds	r7, #12
 8001114:	46bd      	mov	sp, r7
 8001116:	f85d 7b04 	ldr.w	r7, [sp], #4
 800111a:	4770      	bx	lr

0800111c <LL_ADC_IsDeepPowerDownEnabled>:
  * @rmtoll CR       DEEPPWD        LL_ADC_IsDeepPowerDownEnabled
  * @param  ADCx ADC instance
  * @retval 0: deep power down is disabled, 1: deep power down is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsDeepPowerDownEnabled(const ADC_TypeDef *ADCx)
{
 800111c:	b480      	push	{r7}
 800111e:	b083      	sub	sp, #12
 8001120:	af00      	add	r7, sp, #0
 8001122:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_DEEPPWD) == (ADC_CR_DEEPPWD)) ? 1UL : 0UL);
 8001124:	687b      	ldr	r3, [r7, #4]
 8001126:	689b      	ldr	r3, [r3, #8]
 8001128:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 800112c:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 8001130:	d101      	bne.n	8001136 <LL_ADC_IsDeepPowerDownEnabled+0x1a>
 8001132:	2301      	movs	r3, #1
 8001134:	e000      	b.n	8001138 <LL_ADC_IsDeepPowerDownEnabled+0x1c>
 8001136:	2300      	movs	r3, #0
}
 8001138:	4618      	mov	r0, r3
 800113a:	370c      	adds	r7, #12
 800113c:	46bd      	mov	sp, r7
 800113e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001142:	4770      	bx	lr

08001144 <LL_ADC_EnableInternalRegulator>:
  * @rmtoll CR       ADVREGEN       LL_ADC_EnableInternalRegulator
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_EnableInternalRegulator(ADC_TypeDef *ADCx)
{
 8001144:	b480      	push	{r7}
 8001146:	b083      	sub	sp, #12
 8001148:	af00      	add	r7, sp, #0
 800114a:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 800114c:	687b      	ldr	r3, [r7, #4]
 800114e:	689b      	ldr	r3, [r3, #8]
 8001150:	f023 4310 	bic.w	r3, r3, #2415919104	; 0x90000000
 8001154:	f023 033f 	bic.w	r3, r3, #63	; 0x3f
 8001158:	f043 5280 	orr.w	r2, r3, #268435456	; 0x10000000
 800115c:	687b      	ldr	r3, [r7, #4]
 800115e:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADVREGEN);
}
 8001160:	bf00      	nop
 8001162:	370c      	adds	r7, #12
 8001164:	46bd      	mov	sp, r7
 8001166:	f85d 7b04 	ldr.w	r7, [sp], #4
 800116a:	4770      	bx	lr

0800116c <LL_ADC_IsInternalRegulatorEnabled>:
  * @rmtoll CR       ADVREGEN       LL_ADC_IsInternalRegulatorEnabled
  * @param  ADCx ADC instance
  * @retval 0: internal regulator is disabled, 1: internal regulator is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsInternalRegulatorEnabled(const ADC_TypeDef *ADCx)
{
 800116c:	b480      	push	{r7}
 800116e:	b083      	sub	sp, #12
 8001170:	af00      	add	r7, sp, #0
 8001172:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADVREGEN) == (ADC_CR_ADVREGEN)) ? 1UL : 0UL);
 8001174:	687b      	ldr	r3, [r7, #4]
 8001176:	689b      	ldr	r3, [r3, #8]
 8001178:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800117c:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 8001180:	d101      	bne.n	8001186 <LL_ADC_IsInternalRegulatorEnabled+0x1a>
 8001182:	2301      	movs	r3, #1
 8001184:	e000      	b.n	8001188 <LL_ADC_IsInternalRegulatorEnabled+0x1c>
 8001186:	2300      	movs	r3, #0
}
 8001188:	4618      	mov	r0, r3
 800118a:	370c      	adds	r7, #12
 800118c:	46bd      	mov	sp, r7
 800118e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001192:	4770      	bx	lr

08001194 <LL_ADC_Enable>:
  * @rmtoll CR       ADEN           LL_ADC_Enable
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_Enable(ADC_TypeDef *ADCx)
{
 8001194:	b480      	push	{r7}
 8001196:	b083      	sub	sp, #12
 8001198:	af00      	add	r7, sp, #0
 800119a:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 800119c:	687b      	ldr	r3, [r7, #4]
 800119e:	689b      	ldr	r3, [r3, #8]
 80011a0:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 80011a4:	f023 033f 	bic.w	r3, r3, #63	; 0x3f
 80011a8:	f043 0201 	orr.w	r2, r3, #1
 80011ac:	687b      	ldr	r3, [r7, #4]
 80011ae:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADEN);
}
 80011b0:	bf00      	nop
 80011b2:	370c      	adds	r7, #12
 80011b4:	46bd      	mov	sp, r7
 80011b6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80011ba:	4770      	bx	lr

080011bc <LL_ADC_Disable>:
  * @rmtoll CR       ADDIS          LL_ADC_Disable
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_Disable(ADC_TypeDef *ADCx)
{
 80011bc:	b480      	push	{r7}
 80011be:	b083      	sub	sp, #12
 80011c0:	af00      	add	r7, sp, #0
 80011c2:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 80011c4:	687b      	ldr	r3, [r7, #4]
 80011c6:	689b      	ldr	r3, [r3, #8]
 80011c8:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 80011cc:	f023 033f 	bic.w	r3, r3, #63	; 0x3f
 80011d0:	f043 0202 	orr.w	r2, r3, #2
 80011d4:	687b      	ldr	r3, [r7, #4]
 80011d6:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADDIS);
}
 80011d8:	bf00      	nop
 80011da:	370c      	adds	r7, #12
 80011dc:	46bd      	mov	sp, r7
 80011de:	f85d 7b04 	ldr.w	r7, [sp], #4
 80011e2:	4770      	bx	lr

080011e4 <LL_ADC_IsEnabled>:
  * @rmtoll CR       ADEN           LL_ADC_IsEnabled
  * @param  ADCx ADC instance
  * @retval 0: ADC is disabled, 1: ADC is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsEnabled(const ADC_TypeDef *ADCx)
{
 80011e4:	b480      	push	{r7}
 80011e6:	b083      	sub	sp, #12
 80011e8:	af00      	add	r7, sp, #0
 80011ea:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADEN) == (ADC_CR_ADEN)) ? 1UL : 0UL);
 80011ec:	687b      	ldr	r3, [r7, #4]
 80011ee:	689b      	ldr	r3, [r3, #8]
 80011f0:	f003 0301 	and.w	r3, r3, #1
 80011f4:	2b01      	cmp	r3, #1
 80011f6:	d101      	bne.n	80011fc <LL_ADC_IsEnabled+0x18>
 80011f8:	2301      	movs	r3, #1
 80011fa:	e000      	b.n	80011fe <LL_ADC_IsEnabled+0x1a>
 80011fc:	2300      	movs	r3, #0
}
 80011fe:	4618      	mov	r0, r3
 8001200:	370c      	adds	r7, #12
 8001202:	46bd      	mov	sp, r7
 8001204:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001208:	4770      	bx	lr

0800120a <LL_ADC_IsDisableOngoing>:
  * @rmtoll CR       ADDIS          LL_ADC_IsDisableOngoing
  * @param  ADCx ADC instance
  * @retval 0: no ADC disable command on going.
  */
__STATIC_INLINE uint32_t LL_ADC_IsDisableOngoing(const ADC_TypeDef *ADCx)
{
 800120a:	b480      	push	{r7}
 800120c:	b083      	sub	sp, #12
 800120e:	af00      	add	r7, sp, #0
 8001210:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADDIS) == (ADC_CR_ADDIS)) ? 1UL : 0UL);
 8001212:	687b      	ldr	r3, [r7, #4]
 8001214:	689b      	ldr	r3, [r3, #8]
 8001216:	f003 0302 	and.w	r3, r3, #2
 800121a:	2b02      	cmp	r3, #2
 800121c:	d101      	bne.n	8001222 <LL_ADC_IsDisableOngoing+0x18>
 800121e:	2301      	movs	r3, #1
 8001220:	e000      	b.n	8001224 <LL_ADC_IsDisableOngoing+0x1a>
 8001222:	2300      	movs	r3, #0
}
 8001224:	4618      	mov	r0, r3
 8001226:	370c      	adds	r7, #12
 8001228:	46bd      	mov	sp, r7
 800122a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800122e:	4770      	bx	lr

08001230 <LL_ADC_REG_StartConversion>:
  * @rmtoll CR       ADSTART        LL_ADC_REG_StartConversion
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_REG_StartConversion(ADC_TypeDef *ADCx)
{
 8001230:	b480      	push	{r7}
 8001232:	b083      	sub	sp, #12
 8001234:	af00      	add	r7, sp, #0
 8001236:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 8001238:	687b      	ldr	r3, [r7, #4]
 800123a:	689b      	ldr	r3, [r3, #8]
 800123c:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 8001240:	f023 033f 	bic.w	r3, r3, #63	; 0x3f
 8001244:	f043 0204 	orr.w	r2, r3, #4
 8001248:	687b      	ldr	r3, [r7, #4]
 800124a:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADSTART);
}
 800124c:	bf00      	nop
 800124e:	370c      	adds	r7, #12
 8001250:	46bd      	mov	sp, r7
 8001252:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001256:	4770      	bx	lr

08001258 <LL_ADC_REG_IsConversionOngoing>:
  * @rmtoll CR       ADSTART        LL_ADC_REG_IsConversionOngoing
  * @param  ADCx ADC instance
  * @retval 0: no conversion is on going on ADC group regular.
  */
__STATIC_INLINE uint32_t LL_ADC_REG_IsConversionOngoing(const ADC_TypeDef *ADCx)
{
 8001258:	b480      	push	{r7}
 800125a:	b083      	sub	sp, #12
 800125c:	af00      	add	r7, sp, #0
 800125e:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADSTART) == (ADC_CR_ADSTART)) ? 1UL : 0UL);
 8001260:	687b      	ldr	r3, [r7, #4]
 8001262:	689b      	ldr	r3, [r3, #8]
 8001264:	f003 0304 	and.w	r3, r3, #4
 8001268:	2b04      	cmp	r3, #4
 800126a:	d101      	bne.n	8001270 <LL_ADC_REG_IsConversionOngoing+0x18>
 800126c:	2301      	movs	r3, #1
 800126e:	e000      	b.n	8001272 <LL_ADC_REG_IsConversionOngoing+0x1a>
 8001270:	2300      	movs	r3, #0
}
 8001272:	4618      	mov	r0, r3
 8001274:	370c      	adds	r7, #12
 8001276:	46bd      	mov	sp, r7
 8001278:	f85d 7b04 	ldr.w	r7, [sp], #4
 800127c:	4770      	bx	lr

0800127e <LL_ADC_INJ_IsConversionOngoing>:
  * @rmtoll CR       JADSTART       LL_ADC_INJ_IsConversionOngoing
  * @param  ADCx ADC instance
  * @retval 0: no conversion is on going on ADC group injected.
  */
__STATIC_INLINE uint32_t LL_ADC_INJ_IsConversionOngoing(const ADC_TypeDef *ADCx)
{
 800127e:	b480      	push	{r7}
 8001280:	b083      	sub	sp, #12
 8001282:	af00      	add	r7, sp, #0
 8001284:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_JADSTART) == (ADC_CR_JADSTART)) ? 1UL : 0UL);
 8001286:	687b      	ldr	r3, [r7, #4]
 8001288:	689b      	ldr	r3, [r3, #8]
 800128a:	f003 0308 	and.w	r3, r3, #8
 800128e:	2b08      	cmp	r3, #8
 8001290:	d101      	bne.n	8001296 <LL_ADC_INJ_IsConversionOngoing+0x18>
 8001292:	2301      	movs	r3, #1
 8001294:	e000      	b.n	8001298 <LL_ADC_INJ_IsConversionOngoing+0x1a>
 8001296:	2300      	movs	r3, #0
}
 8001298:	4618      	mov	r0, r3
 800129a:	370c      	adds	r7, #12
 800129c:	46bd      	mov	sp, r7
 800129e:	f85d 7b04 	ldr.w	r7, [sp], #4
 80012a2:	4770      	bx	lr

080012a4 <HAL_ADC_Init>:
  *         without  disabling the other ADCs.
  * @param hadc ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef *hadc)
{
 80012a4:	b590      	push	{r4, r7, lr}
 80012a6:	b089      	sub	sp, #36	; 0x24
 80012a8:	af00      	add	r7, sp, #0
 80012aa:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 80012ac:	2300      	movs	r3, #0
 80012ae:	77fb      	strb	r3, [r7, #31]
  uint32_t tmp_cfgr;
  uint32_t tmp_adc_is_conversion_on_going_regular;
  uint32_t tmp_adc_is_conversion_on_going_injected;
  __IO uint32_t wait_loop_index = 0UL;
 80012b0:	2300      	movs	r3, #0
 80012b2:	60fb      	str	r3, [r7, #12]

  /* Check ADC handle */
  if (hadc == NULL)
 80012b4:	687b      	ldr	r3, [r7, #4]
 80012b6:	2b00      	cmp	r3, #0
 80012b8:	d101      	bne.n	80012be <HAL_ADC_Init+0x1a>
  {
    return HAL_ERROR;
 80012ba:	2301      	movs	r3, #1
 80012bc:	e130      	b.n	8001520 <HAL_ADC_Init+0x27c>
  assert_param(IS_ADC_EOC_SELECTION(hadc->Init.EOCSelection));
  assert_param(IS_ADC_OVERRUN(hadc->Init.Overrun));
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.LowPowerAutoWait));
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.OversamplingMode));

  if (hadc->Init.ScanConvMode != ADC_SCAN_DISABLE)
 80012be:	687b      	ldr	r3, [r7, #4]
 80012c0:	691b      	ldr	r3, [r3, #16]
 80012c2:	2b00      	cmp	r3, #0
  /* DISCEN and CONT bits cannot be set at the same time */
  assert_param(!((hadc->Init.DiscontinuousConvMode == ENABLE) && (hadc->Init.ContinuousConvMode == ENABLE)));

  /* Actions performed only if ADC is coming from state reset:                */
  /* - Initialization of ADC MSP                                              */
  if (hadc->State == HAL_ADC_STATE_RESET)
 80012c4:	687b      	ldr	r3, [r7, #4]
 80012c6:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80012c8:	2b00      	cmp	r3, #0
 80012ca:	d109      	bne.n	80012e0 <HAL_ADC_Init+0x3c>

    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 80012cc:	6878      	ldr	r0, [r7, #4]
 80012ce:	f7ff fb4f 	bl	8000970 <HAL_ADC_MspInit>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Set ADC error code to none */
    ADC_CLEAR_ERRORCODE(hadc);
 80012d2:	687b      	ldr	r3, [r7, #4]
 80012d4:	2200      	movs	r2, #0
 80012d6:	659a      	str	r2, [r3, #88]	; 0x58

    /* Initialize Lock */
    hadc->Lock = HAL_UNLOCKED;
 80012d8:	687b      	ldr	r3, [r7, #4]
 80012da:	2200      	movs	r2, #0
 80012dc:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
  }

  /* - Exit from deep-power-down mode and ADC voltage regulator enable        */
  if (LL_ADC_IsDeepPowerDownEnabled(hadc->Instance) != 0UL)
 80012e0:	687b      	ldr	r3, [r7, #4]
 80012e2:	681b      	ldr	r3, [r3, #0]
 80012e4:	4618      	mov	r0, r3
 80012e6:	f7ff ff19 	bl	800111c <LL_ADC_IsDeepPowerDownEnabled>
 80012ea:	4603      	mov	r3, r0
 80012ec:	2b00      	cmp	r3, #0
 80012ee:	d004      	beq.n	80012fa <HAL_ADC_Init+0x56>
  {
    /* Disable ADC deep power down mode */
    LL_ADC_DisableDeepPowerDown(hadc->Instance);
 80012f0:	687b      	ldr	r3, [r7, #4]
 80012f2:	681b      	ldr	r3, [r3, #0]
 80012f4:	4618      	mov	r0, r3
 80012f6:	f7ff feff 	bl	80010f8 <LL_ADC_DisableDeepPowerDown>
    /* System was in deep power down mode, calibration must
     be relaunched or a previously saved calibration factor
     re-applied once the ADC voltage regulator is enabled */
  }

  if (LL_ADC_IsInternalRegulatorEnabled(hadc->Instance) == 0UL)
 80012fa:	687b      	ldr	r3, [r7, #4]
 80012fc:	681b      	ldr	r3, [r3, #0]
 80012fe:	4618      	mov	r0, r3
 8001300:	f7ff ff34 	bl	800116c <LL_ADC_IsInternalRegulatorEnabled>
 8001304:	4603      	mov	r3, r0
 8001306:	2b00      	cmp	r3, #0
 8001308:	d115      	bne.n	8001336 <HAL_ADC_Init+0x92>
  {
    /* Enable ADC internal voltage regulator */
    LL_ADC_EnableInternalRegulator(hadc->Instance);
 800130a:	687b      	ldr	r3, [r7, #4]
 800130c:	681b      	ldr	r3, [r3, #0]
 800130e:	4618      	mov	r0, r3
 8001310:	f7ff ff18 	bl	8001144 <LL_ADC_EnableInternalRegulator>

    /* Note: Variable divided by 2 to compensate partially              */
    /*       CPU processing cycles, scaling in us split to not          */
    /*       exceed 32 bits register capacity and handle low frequency. */
    wait_loop_index = ((LL_ADC_DELAY_INTERNAL_REGUL_STAB_US / 10UL) * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 8001314:	4b84      	ldr	r3, [pc, #528]	; (8001528 <HAL_ADC_Init+0x284>)
 8001316:	681b      	ldr	r3, [r3, #0]
 8001318:	099b      	lsrs	r3, r3, #6
 800131a:	4a84      	ldr	r2, [pc, #528]	; (800152c <HAL_ADC_Init+0x288>)
 800131c:	fba2 2303 	umull	r2, r3, r2, r3
 8001320:	099b      	lsrs	r3, r3, #6
 8001322:	3301      	adds	r3, #1
 8001324:	005b      	lsls	r3, r3, #1
 8001326:	60fb      	str	r3, [r7, #12]
    while (wait_loop_index != 0UL)
 8001328:	e002      	b.n	8001330 <HAL_ADC_Init+0x8c>
    {
      wait_loop_index--;
 800132a:	68fb      	ldr	r3, [r7, #12]
 800132c:	3b01      	subs	r3, #1
 800132e:	60fb      	str	r3, [r7, #12]
    while (wait_loop_index != 0UL)
 8001330:	68fb      	ldr	r3, [r7, #12]
 8001332:	2b00      	cmp	r3, #0
 8001334:	d1f9      	bne.n	800132a <HAL_ADC_Init+0x86>
  }

  /* Verification that ADC voltage regulator is correctly enabled, whether    */
  /* or not ADC is coming from state reset (if any potential problem of       */
  /* clocking, voltage regulator would not be enabled).                       */
  if (LL_ADC_IsInternalRegulatorEnabled(hadc->Instance) == 0UL)
 8001336:	687b      	ldr	r3, [r7, #4]
 8001338:	681b      	ldr	r3, [r3, #0]
 800133a:	4618      	mov	r0, r3
 800133c:	f7ff ff16 	bl	800116c <LL_ADC_IsInternalRegulatorEnabled>
 8001340:	4603      	mov	r3, r0
 8001342:	2b00      	cmp	r3, #0
 8001344:	d10d      	bne.n	8001362 <HAL_ADC_Init+0xbe>
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8001346:	687b      	ldr	r3, [r7, #4]
 8001348:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800134a:	f043 0210 	orr.w	r2, r3, #16
 800134e:	687b      	ldr	r3, [r7, #4]
 8001350:	655a      	str	r2, [r3, #84]	; 0x54

    /* Set ADC error code to ADC peripheral internal error */
    SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8001352:	687b      	ldr	r3, [r7, #4]
 8001354:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001356:	f043 0201 	orr.w	r2, r3, #1
 800135a:	687b      	ldr	r3, [r7, #4]
 800135c:	659a      	str	r2, [r3, #88]	; 0x58

    tmp_hal_status = HAL_ERROR;
 800135e:	2301      	movs	r3, #1
 8001360:	77fb      	strb	r3, [r7, #31]

  /* Configuration of ADC parameters if previous preliminary actions are      */
  /* correctly completed and if there is no conversion on going on regular    */
  /* group (ADC may already be enabled at this point if HAL_ADC_Init() is     */
  /* called to update a parameter on the fly).                                */
  tmp_adc_is_conversion_on_going_regular = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 8001362:	687b      	ldr	r3, [r7, #4]
 8001364:	681b      	ldr	r3, [r3, #0]
 8001366:	4618      	mov	r0, r3
 8001368:	f7ff ff76 	bl	8001258 <LL_ADC_REG_IsConversionOngoing>
 800136c:	6178      	str	r0, [r7, #20]

  if (((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) == 0UL)
 800136e:	687b      	ldr	r3, [r7, #4]
 8001370:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8001372:	f003 0310 	and.w	r3, r3, #16
 8001376:	2b00      	cmp	r3, #0
 8001378:	f040 80c9 	bne.w	800150e <HAL_ADC_Init+0x26a>
      && (tmp_adc_is_conversion_on_going_regular == 0UL)
 800137c:	697b      	ldr	r3, [r7, #20]
 800137e:	2b00      	cmp	r3, #0
 8001380:	f040 80c5 	bne.w	800150e <HAL_ADC_Init+0x26a>
     )
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8001384:	687b      	ldr	r3, [r7, #4]
 8001386:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8001388:	f423 7381 	bic.w	r3, r3, #258	; 0x102
 800138c:	f043 0202 	orr.w	r2, r3, #2
 8001390:	687b      	ldr	r3, [r7, #4]
 8001392:	655a      	str	r2, [r3, #84]	; 0x54
    /* Configuration of common ADC parameters                                 */

    /* Parameters update conditioned to ADC state:                            */
    /* Parameters that can be updated only when ADC is disabled:              */
    /*  - clock configuration                                                 */
    if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 8001394:	687b      	ldr	r3, [r7, #4]
 8001396:	681b      	ldr	r3, [r3, #0]
 8001398:	4618      	mov	r0, r3
 800139a:	f7ff ff23 	bl	80011e4 <LL_ADC_IsEnabled>
 800139e:	4603      	mov	r3, r0
 80013a0:	2b00      	cmp	r3, #0
 80013a2:	d115      	bne.n	80013d0 <HAL_ADC_Init+0x12c>
    {
      if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) == 0UL)
 80013a4:	4862      	ldr	r0, [pc, #392]	; (8001530 <HAL_ADC_Init+0x28c>)
 80013a6:	f7ff ff1d 	bl	80011e4 <LL_ADC_IsEnabled>
 80013aa:	4604      	mov	r4, r0
 80013ac:	4861      	ldr	r0, [pc, #388]	; (8001534 <HAL_ADC_Init+0x290>)
 80013ae:	f7ff ff19 	bl	80011e4 <LL_ADC_IsEnabled>
 80013b2:	4603      	mov	r3, r0
 80013b4:	431c      	orrs	r4, r3
 80013b6:	4860      	ldr	r0, [pc, #384]	; (8001538 <HAL_ADC_Init+0x294>)
 80013b8:	f7ff ff14 	bl	80011e4 <LL_ADC_IsEnabled>
 80013bc:	4603      	mov	r3, r0
 80013be:	4323      	orrs	r3, r4
 80013c0:	2b00      	cmp	r3, #0
 80013c2:	d105      	bne.n	80013d0 <HAL_ADC_Init+0x12c>
        /*     parameters: MDMA, DMACFG, DELAY, DUAL (set by API                */
        /*     HAL_ADCEx_MultiModeConfigChannel() )                             */
        /*   - internal measurement paths: Vbat, temperature sensor, Vref       */
        /*     (set into HAL_ADC_ConfigChannel() or                             */
        /*     HAL_ADCEx_InjectedConfigChannel() )                              */
        LL_ADC_SetCommonClock(__LL_ADC_COMMON_INSTANCE(hadc->Instance), hadc->Init.ClockPrescaler);
 80013c4:	687b      	ldr	r3, [r7, #4]
 80013c6:	685b      	ldr	r3, [r3, #4]
 80013c8:	4619      	mov	r1, r3
 80013ca:	485c      	ldr	r0, [pc, #368]	; (800153c <HAL_ADC_Init+0x298>)
 80013cc:	f7ff fd6e 	bl	8000eac <LL_ADC_SetCommonClock>
    /*  - external trigger polarity                Init.ExternalTrigConvEdge  */
    /*  - continuous conversion mode               Init.ContinuousConvMode    */
    /*  - overrun                                  Init.Overrun               */
    /*  - discontinuous mode                       Init.DiscontinuousConvMode */
    /*  - discontinuous mode channel count         Init.NbrOfDiscConversion   */
    tmp_cfgr  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)           |
 80013d0:	687b      	ldr	r3, [r7, #4]
 80013d2:	7e5b      	ldrb	r3, [r3, #25]
 80013d4:	035a      	lsls	r2, r3, #13
                 hadc->Init.Overrun                                                     |
 80013d6:	687b      	ldr	r3, [r7, #4]
 80013d8:	6b5b      	ldr	r3, [r3, #52]	; 0x34
    tmp_cfgr  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)           |
 80013da:	431a      	orrs	r2, r3
                 hadc->Init.DataAlign                                                   |
 80013dc:	687b      	ldr	r3, [r7, #4]
 80013de:	68db      	ldr	r3, [r3, #12]
                 hadc->Init.Overrun                                                     |
 80013e0:	431a      	orrs	r2, r3
                 hadc->Init.Resolution                                                  |
 80013e2:	687b      	ldr	r3, [r7, #4]
 80013e4:	689b      	ldr	r3, [r3, #8]
                 hadc->Init.DataAlign                                                   |
 80013e6:	431a      	orrs	r2, r3
                 ADC_CFGR_REG_DISCONTINUOUS((uint32_t)hadc->Init.DiscontinuousConvMode));
 80013e8:	687b      	ldr	r3, [r7, #4]
 80013ea:	f893 3020 	ldrb.w	r3, [r3, #32]
 80013ee:	041b      	lsls	r3, r3, #16
    tmp_cfgr  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)           |
 80013f0:	4313      	orrs	r3, r2
 80013f2:	61bb      	str	r3, [r7, #24]

    if (hadc->Init.DiscontinuousConvMode == ENABLE)
 80013f4:	687b      	ldr	r3, [r7, #4]
 80013f6:	f893 3020 	ldrb.w	r3, [r3, #32]
 80013fa:	2b01      	cmp	r3, #1
 80013fc:	d106      	bne.n	800140c <HAL_ADC_Init+0x168>
    {
      tmp_cfgr |= ADC_CFGR_DISCONTINUOUS_NUM(hadc->Init.NbrOfDiscConversion);
 80013fe:	687b      	ldr	r3, [r7, #4]
 8001400:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001402:	3b01      	subs	r3, #1
 8001404:	045b      	lsls	r3, r3, #17
 8001406:	69ba      	ldr	r2, [r7, #24]
 8001408:	4313      	orrs	r3, r2
 800140a:	61bb      	str	r3, [r7, #24]
    /* Enable external trigger if trigger selection is different of software  */
    /* start.                                                                 */
    /* Note: This configuration keeps the hardware feature of parameter       */
    /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
    /*       software start.                                                  */
    if (hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 800140c:	687b      	ldr	r3, [r7, #4]
 800140e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001410:	2b00      	cmp	r3, #0
 8001412:	d009      	beq.n	8001428 <HAL_ADC_Init+0x184>
    {
      tmp_cfgr |= ((hadc->Init.ExternalTrigConv & ADC_CFGR_EXTSEL)
 8001414:	687b      	ldr	r3, [r7, #4]
 8001416:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001418:	f403 7270 	and.w	r2, r3, #960	; 0x3c0
                   | hadc->Init.ExternalTrigConvEdge
 800141c:	687b      	ldr	r3, [r7, #4]
 800141e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001420:	4313      	orrs	r3, r2
      tmp_cfgr |= ((hadc->Init.ExternalTrigConv & ADC_CFGR_EXTSEL)
 8001422:	69ba      	ldr	r2, [r7, #24]
 8001424:	4313      	orrs	r3, r2
 8001426:	61bb      	str	r3, [r7, #24]
                  );
    }

    /* Update Configuration Register CFGR */
    MODIFY_REG(hadc->Instance->CFGR, ADC_CFGR_FIELDS_1, tmp_cfgr);
 8001428:	687b      	ldr	r3, [r7, #4]
 800142a:	681b      	ldr	r3, [r3, #0]
 800142c:	68da      	ldr	r2, [r3, #12]
 800142e:	4b44      	ldr	r3, [pc, #272]	; (8001540 <HAL_ADC_Init+0x29c>)
 8001430:	4013      	ands	r3, r2
 8001432:	687a      	ldr	r2, [r7, #4]
 8001434:	6812      	ldr	r2, [r2, #0]
 8001436:	69b9      	ldr	r1, [r7, #24]
 8001438:	430b      	orrs	r3, r1
 800143a:	60d3      	str	r3, [r2, #12]
    /* Parameters that can be updated when ADC is disabled or enabled without */
    /* conversion on going on regular and injected groups:                    */
    /*  - DMA continuous request          Init.DMAContinuousRequests          */
    /*  - LowPowerAutoWait feature        Init.LowPowerAutoWait               */
    /*  - Oversampling parameters         Init.Oversampling                   */
    tmp_adc_is_conversion_on_going_injected = LL_ADC_INJ_IsConversionOngoing(hadc->Instance);
 800143c:	687b      	ldr	r3, [r7, #4]
 800143e:	681b      	ldr	r3, [r3, #0]
 8001440:	4618      	mov	r0, r3
 8001442:	f7ff ff1c 	bl	800127e <LL_ADC_INJ_IsConversionOngoing>
 8001446:	6138      	str	r0, [r7, #16]
    if ((tmp_adc_is_conversion_on_going_regular == 0UL)
 8001448:	697b      	ldr	r3, [r7, #20]
 800144a:	2b00      	cmp	r3, #0
 800144c:	d13d      	bne.n	80014ca <HAL_ADC_Init+0x226>
        && (tmp_adc_is_conversion_on_going_injected == 0UL)
 800144e:	693b      	ldr	r3, [r7, #16]
 8001450:	2b00      	cmp	r3, #0
 8001452:	d13a      	bne.n	80014ca <HAL_ADC_Init+0x226>
       )
    {
      tmp_cfgr = (ADC_CFGR_DFSDM(hadc)                                            |
                   ADC_CFGR_AUTOWAIT((uint32_t)hadc->Init.LowPowerAutoWait)        |
 8001454:	687b      	ldr	r3, [r7, #4]
 8001456:	7e1b      	ldrb	r3, [r3, #24]
      tmp_cfgr = (ADC_CFGR_DFSDM(hadc)                                            |
 8001458:	039a      	lsls	r2, r3, #14
                   ADC_CFGR_DMACONTREQ((uint32_t)hadc->Init.DMAContinuousRequests));
 800145a:	687b      	ldr	r3, [r7, #4]
 800145c:	f893 3030 	ldrb.w	r3, [r3, #48]	; 0x30
 8001460:	005b      	lsls	r3, r3, #1
      tmp_cfgr = (ADC_CFGR_DFSDM(hadc)                                            |
 8001462:	4313      	orrs	r3, r2
 8001464:	61bb      	str	r3, [r7, #24]

      MODIFY_REG(hadc->Instance->CFGR, ADC_CFGR_FIELDS_2, tmp_cfgr);
 8001466:	687b      	ldr	r3, [r7, #4]
 8001468:	681b      	ldr	r3, [r3, #0]
 800146a:	68db      	ldr	r3, [r3, #12]
 800146c:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 8001470:	f023 0302 	bic.w	r3, r3, #2
 8001474:	687a      	ldr	r2, [r7, #4]
 8001476:	6812      	ldr	r2, [r2, #0]
 8001478:	69b9      	ldr	r1, [r7, #24]
 800147a:	430b      	orrs	r3, r1
 800147c:	60d3      	str	r3, [r2, #12]

      if (hadc->Init.OversamplingMode == ENABLE)
 800147e:	687b      	ldr	r3, [r7, #4]
 8001480:	f893 3038 	ldrb.w	r3, [r3, #56]	; 0x38
 8001484:	2b01      	cmp	r3, #1
 8001486:	d118      	bne.n	80014ba <HAL_ADC_Init+0x216>
        /* Configuration of Oversampler:                                      */
        /*  - Oversampling Ratio                                              */
        /*  - Right bit shift                                                 */
        /*  - Triggered mode                                                  */
        /*  - Oversampling mode (continued/resumed)                           */
        MODIFY_REG(hadc->Instance->CFGR2,
 8001488:	687b      	ldr	r3, [r7, #4]
 800148a:	681b      	ldr	r3, [r3, #0]
 800148c:	691b      	ldr	r3, [r3, #16]
 800148e:	f423 63ff 	bic.w	r3, r3, #2040	; 0x7f8
 8001492:	f023 0304 	bic.w	r3, r3, #4
 8001496:	687a      	ldr	r2, [r7, #4]
 8001498:	6bd1      	ldr	r1, [r2, #60]	; 0x3c
 800149a:	687a      	ldr	r2, [r7, #4]
 800149c:	6c12      	ldr	r2, [r2, #64]	; 0x40
 800149e:	4311      	orrs	r1, r2
 80014a0:	687a      	ldr	r2, [r7, #4]
 80014a2:	6c52      	ldr	r2, [r2, #68]	; 0x44
 80014a4:	4311      	orrs	r1, r2
 80014a6:	687a      	ldr	r2, [r7, #4]
 80014a8:	6c92      	ldr	r2, [r2, #72]	; 0x48
 80014aa:	430a      	orrs	r2, r1
 80014ac:	431a      	orrs	r2, r3
 80014ae:	687b      	ldr	r3, [r7, #4]
 80014b0:	681b      	ldr	r3, [r3, #0]
 80014b2:	f042 0201 	orr.w	r2, r2, #1
 80014b6:	611a      	str	r2, [r3, #16]
 80014b8:	e007      	b.n	80014ca <HAL_ADC_Init+0x226>
                  );
      }
      else
      {
        /* Disable ADC oversampling scope on ADC group regular */
        CLEAR_BIT(hadc->Instance->CFGR2, ADC_CFGR2_ROVSE);
 80014ba:	687b      	ldr	r3, [r7, #4]
 80014bc:	681b      	ldr	r3, [r3, #0]
 80014be:	691a      	ldr	r2, [r3, #16]
 80014c0:	687b      	ldr	r3, [r7, #4]
 80014c2:	681b      	ldr	r3, [r3, #0]
 80014c4:	f022 0201 	bic.w	r2, r2, #1
 80014c8:	611a      	str	r2, [r3, #16]
    /*   Note: Scan mode is not present by hardware on this device, but       */
    /*   emulated by software for alignment over all STM32 devices.           */
    /* - if scan mode is enabled, regular channels sequence length is set to  */
    /*   parameter "NbrOfConversion".                                         */

    if (hadc->Init.ScanConvMode == ADC_SCAN_ENABLE)
 80014ca:	687b      	ldr	r3, [r7, #4]
 80014cc:	691b      	ldr	r3, [r3, #16]
 80014ce:	2b01      	cmp	r3, #1
 80014d0:	d10c      	bne.n	80014ec <HAL_ADC_Init+0x248>
    {
      /* Set number of ranks in regular group sequencer */
      MODIFY_REG(hadc->Instance->SQR1, ADC_SQR1_L, (hadc->Init.NbrOfConversion - (uint8_t)1));
 80014d2:	687b      	ldr	r3, [r7, #4]
 80014d4:	681b      	ldr	r3, [r3, #0]
 80014d6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80014d8:	f023 010f 	bic.w	r1, r3, #15
 80014dc:	687b      	ldr	r3, [r7, #4]
 80014de:	69db      	ldr	r3, [r3, #28]
 80014e0:	1e5a      	subs	r2, r3, #1
 80014e2:	687b      	ldr	r3, [r7, #4]
 80014e4:	681b      	ldr	r3, [r3, #0]
 80014e6:	430a      	orrs	r2, r1
 80014e8:	631a      	str	r2, [r3, #48]	; 0x30
 80014ea:	e007      	b.n	80014fc <HAL_ADC_Init+0x258>
    }
    else
    {
      CLEAR_BIT(hadc->Instance->SQR1, ADC_SQR1_L);
 80014ec:	687b      	ldr	r3, [r7, #4]
 80014ee:	681b      	ldr	r3, [r3, #0]
 80014f0:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 80014f2:	687b      	ldr	r3, [r7, #4]
 80014f4:	681b      	ldr	r3, [r3, #0]
 80014f6:	f022 020f 	bic.w	r2, r2, #15
 80014fa:	631a      	str	r2, [r3, #48]	; 0x30
    }

    /* Initialize the ADC state */
    /* Clear HAL_ADC_STATE_BUSY_INTERNAL bit, set HAL_ADC_STATE_READY bit */
    ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_BUSY_INTERNAL, HAL_ADC_STATE_READY);
 80014fc:	687b      	ldr	r3, [r7, #4]
 80014fe:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8001500:	f023 0303 	bic.w	r3, r3, #3
 8001504:	f043 0201 	orr.w	r2, r3, #1
 8001508:	687b      	ldr	r3, [r7, #4]
 800150a:	655a      	str	r2, [r3, #84]	; 0x54
 800150c:	e007      	b.n	800151e <HAL_ADC_Init+0x27a>
  }
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 800150e:	687b      	ldr	r3, [r7, #4]
 8001510:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8001512:	f043 0210 	orr.w	r2, r3, #16
 8001516:	687b      	ldr	r3, [r7, #4]
 8001518:	655a      	str	r2, [r3, #84]	; 0x54

    tmp_hal_status = HAL_ERROR;
 800151a:	2301      	movs	r3, #1
 800151c:	77fb      	strb	r3, [r7, #31]
  }

  /* Return function status */
  return tmp_hal_status;
 800151e:	7ffb      	ldrb	r3, [r7, #31]
}
 8001520:	4618      	mov	r0, r3
 8001522:	3724      	adds	r7, #36	; 0x24
 8001524:	46bd      	mov	sp, r7
 8001526:	bd90      	pop	{r4, r7, pc}
 8001528:	20000000 	.word	0x20000000
 800152c:	053e2d63 	.word	0x053e2d63
 8001530:	50040000 	.word	0x50040000
 8001534:	50040100 	.word	0x50040100
 8001538:	50040200 	.word	0x50040200
 800153c:	50040300 	.word	0x50040300
 8001540:	fff0c007 	.word	0xfff0c007

08001544 <HAL_ADC_Start_DMA>:
  * @param pData Destination Buffer address.
  * @param Length Number of data to be transferred from ADC peripheral to memory
  * @retval HAL status.
  */
HAL_StatusTypeDef HAL_ADC_Start_DMA(ADC_HandleTypeDef *hadc, uint32_t *pData, uint32_t Length)
{
 8001544:	b580      	push	{r7, lr}
 8001546:	b086      	sub	sp, #24
 8001548:	af00      	add	r7, sp, #0
 800154a:	60f8      	str	r0, [r7, #12]
 800154c:	60b9      	str	r1, [r7, #8]
 800154e:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status;
#if defined(ADC_MULTIMODE_SUPPORT)
  uint32_t tmp_multimode_config = LL_ADC_GetMultimode(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 8001550:	4853      	ldr	r0, [pc, #332]	; (80016a0 <HAL_ADC_Start_DMA+0x15c>)
 8001552:	f7ff fdc3 	bl	80010dc <LL_ADC_GetMultimode>
 8001556:	6138      	str	r0, [r7, #16]

  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));

  /* Perform ADC enable and conversion start if no conversion is on going */
  if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 8001558:	68fb      	ldr	r3, [r7, #12]
 800155a:	681b      	ldr	r3, [r3, #0]
 800155c:	4618      	mov	r0, r3
 800155e:	f7ff fe7b 	bl	8001258 <LL_ADC_REG_IsConversionOngoing>
 8001562:	4603      	mov	r3, r0
 8001564:	2b00      	cmp	r3, #0
 8001566:	f040 8093 	bne.w	8001690 <HAL_ADC_Start_DMA+0x14c>
  {
    /* Process locked */
    __HAL_LOCK(hadc);
 800156a:	68fb      	ldr	r3, [r7, #12]
 800156c:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
 8001570:	2b01      	cmp	r3, #1
 8001572:	d101      	bne.n	8001578 <HAL_ADC_Start_DMA+0x34>
 8001574:	2302      	movs	r3, #2
 8001576:	e08e      	b.n	8001696 <HAL_ADC_Start_DMA+0x152>
 8001578:	68fb      	ldr	r3, [r7, #12]
 800157a:	2201      	movs	r2, #1
 800157c:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

#if defined(ADC_MULTIMODE_SUPPORT)
    /* Ensure that multimode regular conversions are not enabled.   */
    /* Otherwise, dedicated API HAL_ADCEx_MultiModeStart_DMA() must be used.  */
    if ((ADC_IS_INDEPENDENT(hadc) != RESET)
 8001580:	68fb      	ldr	r3, [r7, #12]
 8001582:	681b      	ldr	r3, [r3, #0]
 8001584:	4a47      	ldr	r2, [pc, #284]	; (80016a4 <HAL_ADC_Start_DMA+0x160>)
 8001586:	4293      	cmp	r3, r2
 8001588:	d008      	beq.n	800159c <HAL_ADC_Start_DMA+0x58>
        || (tmp_multimode_config == LL_ADC_MULTI_INDEPENDENT)
 800158a:	693b      	ldr	r3, [r7, #16]
 800158c:	2b00      	cmp	r3, #0
 800158e:	d005      	beq.n	800159c <HAL_ADC_Start_DMA+0x58>
        || (tmp_multimode_config == LL_ADC_MULTI_DUAL_INJ_SIMULT)
 8001590:	693b      	ldr	r3, [r7, #16]
 8001592:	2b05      	cmp	r3, #5
 8001594:	d002      	beq.n	800159c <HAL_ADC_Start_DMA+0x58>
        || (tmp_multimode_config == LL_ADC_MULTI_DUAL_INJ_ALTERN)
 8001596:	693b      	ldr	r3, [r7, #16]
 8001598:	2b09      	cmp	r3, #9
 800159a:	d172      	bne.n	8001682 <HAL_ADC_Start_DMA+0x13e>
       )
#endif /* ADC_MULTIMODE_SUPPORT */
    {
      /* Enable the ADC peripheral */
      tmp_hal_status = ADC_Enable(hadc);
 800159c:	68f8      	ldr	r0, [r7, #12]
 800159e:	f000 fc9d 	bl	8001edc <ADC_Enable>
 80015a2:	4603      	mov	r3, r0
 80015a4:	75fb      	strb	r3, [r7, #23]

      /* Start conversion if ADC is effectively enabled */
      if (tmp_hal_status == HAL_OK)
 80015a6:	7dfb      	ldrb	r3, [r7, #23]
 80015a8:	2b00      	cmp	r3, #0
 80015aa:	d165      	bne.n	8001678 <HAL_ADC_Start_DMA+0x134>
      {
        /* Set ADC state                                                        */
        /* - Clear state bitfield related to regular group conversion results   */
        /* - Set state bitfield related to regular operation                    */
        ADC_STATE_CLR_SET(hadc->State,
 80015ac:	68fb      	ldr	r3, [r7, #12]
 80015ae:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80015b0:	f423 6370 	bic.w	r3, r3, #3840	; 0xf00
 80015b4:	f023 0301 	bic.w	r3, r3, #1
 80015b8:	f443 7280 	orr.w	r2, r3, #256	; 0x100
 80015bc:	68fb      	ldr	r3, [r7, #12]
 80015be:	655a      	str	r2, [r3, #84]	; 0x54

#if defined(ADC_MULTIMODE_SUPPORT)
        /* Reset HAL_ADC_STATE_MULTIMODE_SLAVE bit
          - if ADC instance is master or if multimode feature is not available
          - if multimode setting is disabled (ADC instance slave in independent mode) */
        if ((__LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance) == hadc->Instance)
 80015c0:	68fb      	ldr	r3, [r7, #12]
 80015c2:	681b      	ldr	r3, [r3, #0]
 80015c4:	4a38      	ldr	r2, [pc, #224]	; (80016a8 <HAL_ADC_Start_DMA+0x164>)
 80015c6:	4293      	cmp	r3, r2
 80015c8:	d002      	beq.n	80015d0 <HAL_ADC_Start_DMA+0x8c>
 80015ca:	68fb      	ldr	r3, [r7, #12]
 80015cc:	681b      	ldr	r3, [r3, #0]
 80015ce:	e000      	b.n	80015d2 <HAL_ADC_Start_DMA+0x8e>
 80015d0:	4b36      	ldr	r3, [pc, #216]	; (80016ac <HAL_ADC_Start_DMA+0x168>)
 80015d2:	68fa      	ldr	r2, [r7, #12]
 80015d4:	6812      	ldr	r2, [r2, #0]
 80015d6:	4293      	cmp	r3, r2
 80015d8:	d002      	beq.n	80015e0 <HAL_ADC_Start_DMA+0x9c>
            || (tmp_multimode_config == LL_ADC_MULTI_INDEPENDENT)
 80015da:	693b      	ldr	r3, [r7, #16]
 80015dc:	2b00      	cmp	r3, #0
 80015de:	d105      	bne.n	80015ec <HAL_ADC_Start_DMA+0xa8>
           )
        {
          CLEAR_BIT(hadc->State, HAL_ADC_STATE_MULTIMODE_SLAVE);
 80015e0:	68fb      	ldr	r3, [r7, #12]
 80015e2:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80015e4:	f423 1280 	bic.w	r2, r3, #1048576	; 0x100000
 80015e8:	68fb      	ldr	r3, [r7, #12]
 80015ea:	655a      	str	r2, [r3, #84]	; 0x54
        }
#endif /* ADC_MULTIMODE_SUPPORT */

        /* Check if a conversion is on going on ADC group injected */
        if ((hadc->State & HAL_ADC_STATE_INJ_BUSY) != 0UL)
 80015ec:	68fb      	ldr	r3, [r7, #12]
 80015ee:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80015f0:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 80015f4:	2b00      	cmp	r3, #0
 80015f6:	d006      	beq.n	8001606 <HAL_ADC_Start_DMA+0xc2>
        {
          /* Reset ADC error code fields related to regular conversions only */
          CLEAR_BIT(hadc->ErrorCode, (HAL_ADC_ERROR_OVR | HAL_ADC_ERROR_DMA));
 80015f8:	68fb      	ldr	r3, [r7, #12]
 80015fa:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80015fc:	f023 0206 	bic.w	r2, r3, #6
 8001600:	68fb      	ldr	r3, [r7, #12]
 8001602:	659a      	str	r2, [r3, #88]	; 0x58
 8001604:	e002      	b.n	800160c <HAL_ADC_Start_DMA+0xc8>
        }
        else
        {
          /* Reset all ADC error code fields */
          ADC_CLEAR_ERRORCODE(hadc);
 8001606:	68fb      	ldr	r3, [r7, #12]
 8001608:	2200      	movs	r2, #0
 800160a:	659a      	str	r2, [r3, #88]	; 0x58
        }

        /* Set the DMA transfer complete callback */
        hadc->DMA_Handle->XferCpltCallback = ADC_DMAConvCplt;
 800160c:	68fb      	ldr	r3, [r7, #12]
 800160e:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001610:	4a27      	ldr	r2, [pc, #156]	; (80016b0 <HAL_ADC_Start_DMA+0x16c>)
 8001612:	62da      	str	r2, [r3, #44]	; 0x2c

        /* Set the DMA half transfer complete callback */
        hadc->DMA_Handle->XferHalfCpltCallback = ADC_DMAHalfConvCplt;
 8001614:	68fb      	ldr	r3, [r7, #12]
 8001616:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001618:	4a26      	ldr	r2, [pc, #152]	; (80016b4 <HAL_ADC_Start_DMA+0x170>)
 800161a:	631a      	str	r2, [r3, #48]	; 0x30

        /* Set the DMA error callback */
        hadc->DMA_Handle->XferErrorCallback = ADC_DMAError;
 800161c:	68fb      	ldr	r3, [r7, #12]
 800161e:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001620:	4a25      	ldr	r2, [pc, #148]	; (80016b8 <HAL_ADC_Start_DMA+0x174>)
 8001622:	635a      	str	r2, [r3, #52]	; 0x34
        /* ADC start (in case of SW start):                                   */

        /* Clear regular group conversion flag and overrun flag               */
        /* (To ensure of no unknown state from potential previous ADC         */
        /* operations)                                                        */
        __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOC | ADC_FLAG_EOS | ADC_FLAG_OVR));
 8001624:	68fb      	ldr	r3, [r7, #12]
 8001626:	681b      	ldr	r3, [r3, #0]
 8001628:	221c      	movs	r2, #28
 800162a:	601a      	str	r2, [r3, #0]

        /* Process unlocked */
        /* Unlock before starting ADC conversions: in case of potential         */
        /* interruption, to let the process to ADC IRQ Handler.                 */
        __HAL_UNLOCK(hadc);
 800162c:	68fb      	ldr	r3, [r7, #12]
 800162e:	2200      	movs	r2, #0
 8001630:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

        /* With DMA, overrun event is always considered as an error even if
           hadc->Init.Overrun is set to ADC_OVR_DATA_OVERWRITTEN. Therefore,
           ADC_IT_OVR is enabled. */
        __HAL_ADC_ENABLE_IT(hadc, ADC_IT_OVR);
 8001634:	68fb      	ldr	r3, [r7, #12]
 8001636:	681b      	ldr	r3, [r3, #0]
 8001638:	685a      	ldr	r2, [r3, #4]
 800163a:	68fb      	ldr	r3, [r7, #12]
 800163c:	681b      	ldr	r3, [r3, #0]
 800163e:	f042 0210 	orr.w	r2, r2, #16
 8001642:	605a      	str	r2, [r3, #4]

        /* Enable ADC DMA mode */
        SET_BIT(hadc->Instance->CFGR, ADC_CFGR_DMAEN);
 8001644:	68fb      	ldr	r3, [r7, #12]
 8001646:	681b      	ldr	r3, [r3, #0]
 8001648:	68da      	ldr	r2, [r3, #12]
 800164a:	68fb      	ldr	r3, [r7, #12]
 800164c:	681b      	ldr	r3, [r3, #0]
 800164e:	f042 0201 	orr.w	r2, r2, #1
 8001652:	60da      	str	r2, [r3, #12]

        /* Start the DMA channel */
        tmp_hal_status = HAL_DMA_Start_IT(hadc->DMA_Handle, (uint32_t)&hadc->Instance->DR, (uint32_t)pData, Length);
 8001654:	68fb      	ldr	r3, [r7, #12]
 8001656:	6cd8      	ldr	r0, [r3, #76]	; 0x4c
 8001658:	68fb      	ldr	r3, [r7, #12]
 800165a:	681b      	ldr	r3, [r3, #0]
 800165c:	3340      	adds	r3, #64	; 0x40
 800165e:	4619      	mov	r1, r3
 8001660:	68ba      	ldr	r2, [r7, #8]
 8001662:	687b      	ldr	r3, [r7, #4]
 8001664:	f001 f8b4 	bl	80027d0 <HAL_DMA_Start_IT>
 8001668:	4603      	mov	r3, r0
 800166a:	75fb      	strb	r3, [r7, #23]
        /* Enable conversion of regular group.                                  */
        /* If software start has been selected, conversion starts immediately.  */
        /* If external trigger has been selected, conversion will start at next */
        /* trigger event.                                                       */
        /* Start ADC group regular conversion */
        LL_ADC_REG_StartConversion(hadc->Instance);
 800166c:	68fb      	ldr	r3, [r7, #12]
 800166e:	681b      	ldr	r3, [r3, #0]
 8001670:	4618      	mov	r0, r3
 8001672:	f7ff fddd 	bl	8001230 <LL_ADC_REG_StartConversion>
      if (tmp_hal_status == HAL_OK)
 8001676:	e00d      	b.n	8001694 <HAL_ADC_Start_DMA+0x150>
      }
      else
      {
        /* Process unlocked */
        __HAL_UNLOCK(hadc);
 8001678:	68fb      	ldr	r3, [r7, #12]
 800167a:	2200      	movs	r2, #0
 800167c:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
      if (tmp_hal_status == HAL_OK)
 8001680:	e008      	b.n	8001694 <HAL_ADC_Start_DMA+0x150>

    }
#if defined(ADC_MULTIMODE_SUPPORT)
    else
    {
      tmp_hal_status = HAL_ERROR;
 8001682:	2301      	movs	r3, #1
 8001684:	75fb      	strb	r3, [r7, #23]
      /* Process unlocked */
      __HAL_UNLOCK(hadc);
 8001686:	68fb      	ldr	r3, [r7, #12]
 8001688:	2200      	movs	r2, #0
 800168a:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
 800168e:	e001      	b.n	8001694 <HAL_ADC_Start_DMA+0x150>
    }
#endif /* ADC_MULTIMODE_SUPPORT */
  }
  else
  {
    tmp_hal_status = HAL_BUSY;
 8001690:	2302      	movs	r3, #2
 8001692:	75fb      	strb	r3, [r7, #23]
  }

  /* Return function status */
  return tmp_hal_status;
 8001694:	7dfb      	ldrb	r3, [r7, #23]
}
 8001696:	4618      	mov	r0, r3
 8001698:	3718      	adds	r7, #24
 800169a:	46bd      	mov	sp, r7
 800169c:	bd80      	pop	{r7, pc}
 800169e:	bf00      	nop
 80016a0:	50040300 	.word	0x50040300
 80016a4:	50040200 	.word	0x50040200
 80016a8:	50040100 	.word	0x50040100
 80016ac:	50040000 	.word	0x50040000
 80016b0:	080020a7 	.word	0x080020a7
 80016b4:	0800217f 	.word	0x0800217f
 80016b8:	0800219b 	.word	0x0800219b

080016bc <HAL_ADC_ConvCpltCallback>:
  * @brief  Conversion complete callback in non-blocking mode.
  * @param hadc ADC handle
  * @retval None
  */
__weak void HAL_ADC_ConvCpltCallback(ADC_HandleTypeDef *hadc)
{
 80016bc:	b480      	push	{r7}
 80016be:	b083      	sub	sp, #12
 80016c0:	af00      	add	r7, sp, #0
 80016c2:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADC_ConvCpltCallback must be implemented in the user file.
   */
}
 80016c4:	bf00      	nop
 80016c6:	370c      	adds	r7, #12
 80016c8:	46bd      	mov	sp, r7
 80016ca:	f85d 7b04 	ldr.w	r7, [sp], #4
 80016ce:	4770      	bx	lr

080016d0 <HAL_ADC_ConvHalfCpltCallback>:
  * @brief  Conversion DMA half-transfer callback in non-blocking mode.
  * @param hadc ADC handle
  * @retval None
  */
__weak void HAL_ADC_ConvHalfCpltCallback(ADC_HandleTypeDef *hadc)
{
 80016d0:	b480      	push	{r7}
 80016d2:	b083      	sub	sp, #12
 80016d4:	af00      	add	r7, sp, #0
 80016d6:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADC_ConvHalfCpltCallback must be implemented in the user file.
  */
}
 80016d8:	bf00      	nop
 80016da:	370c      	adds	r7, #12
 80016dc:	46bd      	mov	sp, r7
 80016de:	f85d 7b04 	ldr.w	r7, [sp], #4
 80016e2:	4770      	bx	lr

080016e4 <HAL_ADC_ErrorCallback>:
  *           (this function is also clearing overrun flag)
  * @param hadc ADC handle
  * @retval None
  */
__weak void HAL_ADC_ErrorCallback(ADC_HandleTypeDef *hadc)
{
 80016e4:	b480      	push	{r7}
 80016e6:	b083      	sub	sp, #12
 80016e8:	af00      	add	r7, sp, #0
 80016ea:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADC_ErrorCallback must be implemented in the user file.
  */
}
 80016ec:	bf00      	nop
 80016ee:	370c      	adds	r7, #12
 80016f0:	46bd      	mov	sp, r7
 80016f2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80016f6:	4770      	bx	lr

080016f8 <HAL_ADC_ConfigChannel>:
  * @param hadc ADC handle
  * @param pConfig Structure of ADC channel assigned to ADC group regular.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef *hadc, const ADC_ChannelConfTypeDef *pConfig)
{
 80016f8:	b580      	push	{r7, lr}
 80016fa:	b0b6      	sub	sp, #216	; 0xd8
 80016fc:	af00      	add	r7, sp, #0
 80016fe:	6078      	str	r0, [r7, #4]
 8001700:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8001702:	2300      	movs	r3, #0
 8001704:	f887 30d7 	strb.w	r3, [r7, #215]	; 0xd7
  uint32_t tmpOffsetShifted;
  uint32_t tmp_config_internal_channel;
  __IO uint32_t wait_loop_index = 0UL;
 8001708:	2300      	movs	r3, #0
 800170a:	60bb      	str	r3, [r7, #8]
  {
    assert_param(IS_ADC_DIFF_CHANNEL(hadc, pConfig->Channel));
  }

  /* Process locked */
  __HAL_LOCK(hadc);
 800170c:	687b      	ldr	r3, [r7, #4]
 800170e:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
 8001712:	2b01      	cmp	r3, #1
 8001714:	d101      	bne.n	800171a <HAL_ADC_ConfigChannel+0x22>
 8001716:	2302      	movs	r3, #2
 8001718:	e3c9      	b.n	8001eae <HAL_ADC_ConfigChannel+0x7b6>
 800171a:	687b      	ldr	r3, [r7, #4]
 800171c:	2201      	movs	r2, #1
 800171e:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
  /* Parameters update conditioned to ADC state:                              */
  /* Parameters that can be updated when ADC is disabled or enabled without   */
  /* conversion on going on regular group:                                    */
  /*  - Channel number                                                        */
  /*  - Channel rank                                                          */
  if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 8001722:	687b      	ldr	r3, [r7, #4]
 8001724:	681b      	ldr	r3, [r3, #0]
 8001726:	4618      	mov	r0, r3
 8001728:	f7ff fd96 	bl	8001258 <LL_ADC_REG_IsConversionOngoing>
 800172c:	4603      	mov	r3, r0
 800172e:	2b00      	cmp	r3, #0
 8001730:	f040 83aa 	bne.w	8001e88 <HAL_ADC_ConfigChannel+0x790>
  {
#if !defined (USE_FULL_ASSERT)
    uint32_t config_rank = pConfig->Rank;
 8001734:	683b      	ldr	r3, [r7, #0]
 8001736:	685b      	ldr	r3, [r3, #4]
 8001738:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
    /* Correspondence for compatibility with legacy definition of             */
    /* sequencer ranks in direct number format. This correspondence can       */
    /* be done only on ranks 1 to 5 due to literal values.                    */
    /* Note: Sequencer ranks in direct number format are no more used         */
    /*       and are detected by activating USE_FULL_ASSERT feature.          */
    if (pConfig->Rank <= 5U)
 800173c:	683b      	ldr	r3, [r7, #0]
 800173e:	685b      	ldr	r3, [r3, #4]
 8001740:	2b05      	cmp	r3, #5
 8001742:	d824      	bhi.n	800178e <HAL_ADC_ConfigChannel+0x96>
    {
      switch (pConfig->Rank)
 8001744:	683b      	ldr	r3, [r7, #0]
 8001746:	685b      	ldr	r3, [r3, #4]
 8001748:	3b02      	subs	r3, #2
 800174a:	2b03      	cmp	r3, #3
 800174c:	d81b      	bhi.n	8001786 <HAL_ADC_ConfigChannel+0x8e>
 800174e:	a201      	add	r2, pc, #4	; (adr r2, 8001754 <HAL_ADC_ConfigChannel+0x5c>)
 8001750:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001754:	08001765 	.word	0x08001765
 8001758:	0800176d 	.word	0x0800176d
 800175c:	08001775 	.word	0x08001775
 8001760:	0800177d 	.word	0x0800177d
      {
        case 2U:
          config_rank = ADC_REGULAR_RANK_2;
 8001764:	230c      	movs	r3, #12
 8001766:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
          break;
 800176a:	e010      	b.n	800178e <HAL_ADC_ConfigChannel+0x96>
        case 3U:
          config_rank = ADC_REGULAR_RANK_3;
 800176c:	2312      	movs	r3, #18
 800176e:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
          break;
 8001772:	e00c      	b.n	800178e <HAL_ADC_ConfigChannel+0x96>
        case 4U:
          config_rank = ADC_REGULAR_RANK_4;
 8001774:	2318      	movs	r3, #24
 8001776:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
          break;
 800177a:	e008      	b.n	800178e <HAL_ADC_ConfigChannel+0x96>
        case 5U:
          config_rank = ADC_REGULAR_RANK_5;
 800177c:	f44f 7380 	mov.w	r3, #256	; 0x100
 8001780:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
          break;
 8001784:	e003      	b.n	800178e <HAL_ADC_ConfigChannel+0x96>
        /* case 1U */
        default:
          config_rank = ADC_REGULAR_RANK_1;
 8001786:	2306      	movs	r3, #6
 8001788:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
          break;
 800178c:	bf00      	nop
      }
    }
    /* Set ADC group regular sequence: channel on the selected scan sequence rank */
    LL_ADC_REG_SetSequencerRanks(hadc->Instance, config_rank, pConfig->Channel);
 800178e:	687b      	ldr	r3, [r7, #4]
 8001790:	6818      	ldr	r0, [r3, #0]
 8001792:	683b      	ldr	r3, [r7, #0]
 8001794:	681b      	ldr	r3, [r3, #0]
 8001796:	461a      	mov	r2, r3
 8001798:	f8d7 10d0 	ldr.w	r1, [r7, #208]	; 0xd0
 800179c:	f7ff fc22 	bl	8000fe4 <LL_ADC_REG_SetSequencerRanks>
    /* Parameters update conditioned to ADC state:                              */
    /* Parameters that can be updated when ADC is disabled or enabled without   */
    /* conversion on going on regular group:                                    */
    /*  - Channel sampling time                                                 */
    /*  - Channel offset                                                        */
    tmp_adc_is_conversion_on_going_regular = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 80017a0:	687b      	ldr	r3, [r7, #4]
 80017a2:	681b      	ldr	r3, [r3, #0]
 80017a4:	4618      	mov	r0, r3
 80017a6:	f7ff fd57 	bl	8001258 <LL_ADC_REG_IsConversionOngoing>
 80017aa:	f8c7 00cc 	str.w	r0, [r7, #204]	; 0xcc
    tmp_adc_is_conversion_on_going_injected = LL_ADC_INJ_IsConversionOngoing(hadc->Instance);
 80017ae:	687b      	ldr	r3, [r7, #4]
 80017b0:	681b      	ldr	r3, [r3, #0]
 80017b2:	4618      	mov	r0, r3
 80017b4:	f7ff fd63 	bl	800127e <LL_ADC_INJ_IsConversionOngoing>
 80017b8:	f8c7 00c8 	str.w	r0, [r7, #200]	; 0xc8
    if ((tmp_adc_is_conversion_on_going_regular == 0UL)
 80017bc:	f8d7 30cc 	ldr.w	r3, [r7, #204]	; 0xcc
 80017c0:	2b00      	cmp	r3, #0
 80017c2:	f040 81a4 	bne.w	8001b0e <HAL_ADC_ConfigChannel+0x416>
        && (tmp_adc_is_conversion_on_going_injected == 0UL)
 80017c6:	f8d7 30c8 	ldr.w	r3, [r7, #200]	; 0xc8
 80017ca:	2b00      	cmp	r3, #0
 80017cc:	f040 819f 	bne.w	8001b0e <HAL_ADC_ConfigChannel+0x416>
        /* Set ADC sampling time common configuration */
        LL_ADC_SetSamplingTimeCommonConfig(hadc->Instance, LL_ADC_SAMPLINGTIME_COMMON_DEFAULT);
      }
#else
      /* Set sampling time of the selected ADC channel */
      LL_ADC_SetChannelSamplingTime(hadc->Instance, pConfig->Channel, pConfig->SamplingTime);
 80017d0:	687b      	ldr	r3, [r7, #4]
 80017d2:	6818      	ldr	r0, [r3, #0]
 80017d4:	683b      	ldr	r3, [r7, #0]
 80017d6:	6819      	ldr	r1, [r3, #0]
 80017d8:	683b      	ldr	r3, [r7, #0]
 80017da:	689b      	ldr	r3, [r3, #8]
 80017dc:	461a      	mov	r2, r3
 80017de:	f7ff fc2d 	bl	800103c <LL_ADC_SetChannelSamplingTime>

      /* Configure the offset: offset enable/disable, channel, offset value */

      /* Shift the offset with respect to the selected ADC resolution. */
      /* Offset has to be left-aligned on bit 11, the LSB (right bits) are set to 0 */
      tmpOffsetShifted = ADC_OFFSET_SHIFT_RESOLUTION(hadc, (uint32_t)pConfig->Offset);
 80017e2:	683b      	ldr	r3, [r7, #0]
 80017e4:	695a      	ldr	r2, [r3, #20]
 80017e6:	687b      	ldr	r3, [r7, #4]
 80017e8:	681b      	ldr	r3, [r3, #0]
 80017ea:	68db      	ldr	r3, [r3, #12]
 80017ec:	08db      	lsrs	r3, r3, #3
 80017ee:	f003 0303 	and.w	r3, r3, #3
 80017f2:	005b      	lsls	r3, r3, #1
 80017f4:	fa02 f303 	lsl.w	r3, r2, r3
 80017f8:	f8c7 30c4 	str.w	r3, [r7, #196]	; 0xc4

      if (pConfig->OffsetNumber != ADC_OFFSET_NONE)
 80017fc:	683b      	ldr	r3, [r7, #0]
 80017fe:	691b      	ldr	r3, [r3, #16]
 8001800:	2b04      	cmp	r3, #4
 8001802:	d00a      	beq.n	800181a <HAL_ADC_ConfigChannel+0x122>
      {
        /* Set ADC selected offset number */
        LL_ADC_SetOffset(hadc->Instance, pConfig->OffsetNumber, pConfig->Channel, tmpOffsetShifted);
 8001804:	687b      	ldr	r3, [r7, #4]
 8001806:	6818      	ldr	r0, [r3, #0]
 8001808:	683b      	ldr	r3, [r7, #0]
 800180a:	6919      	ldr	r1, [r3, #16]
 800180c:	683b      	ldr	r3, [r7, #0]
 800180e:	681a      	ldr	r2, [r3, #0]
 8001810:	f8d7 30c4 	ldr.w	r3, [r7, #196]	; 0xc4
 8001814:	f7ff fb7e 	bl	8000f14 <LL_ADC_SetOffset>
 8001818:	e179      	b.n	8001b0e <HAL_ADC_ConfigChannel+0x416>
      }
      else
      {
        /* Scan each offset register to check if the selected channel is targeted. */
        /* If this is the case, the corresponding offset number is disabled.       */
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_1))
 800181a:	687b      	ldr	r3, [r7, #4]
 800181c:	681b      	ldr	r3, [r3, #0]
 800181e:	2100      	movs	r1, #0
 8001820:	4618      	mov	r0, r3
 8001822:	f7ff fb9b 	bl	8000f5c <LL_ADC_GetOffsetChannel>
 8001826:	4603      	mov	r3, r0
 8001828:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800182c:	2b00      	cmp	r3, #0
 800182e:	d10a      	bne.n	8001846 <HAL_ADC_ConfigChannel+0x14e>
 8001830:	687b      	ldr	r3, [r7, #4]
 8001832:	681b      	ldr	r3, [r3, #0]
 8001834:	2100      	movs	r1, #0
 8001836:	4618      	mov	r0, r3
 8001838:	f7ff fb90 	bl	8000f5c <LL_ADC_GetOffsetChannel>
 800183c:	4603      	mov	r3, r0
 800183e:	0e9b      	lsrs	r3, r3, #26
 8001840:	f003 021f 	and.w	r2, r3, #31
 8001844:	e01e      	b.n	8001884 <HAL_ADC_ConfigChannel+0x18c>
 8001846:	687b      	ldr	r3, [r7, #4]
 8001848:	681b      	ldr	r3, [r3, #0]
 800184a:	2100      	movs	r1, #0
 800184c:	4618      	mov	r0, r3
 800184e:	f7ff fb85 	bl	8000f5c <LL_ADC_GetOffsetChannel>
 8001852:	4603      	mov	r3, r0
 8001854:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
  uint32_t result;

#if ((defined (__ARM_ARCH_7M__      ) && (__ARM_ARCH_7M__      == 1)) || \
     (defined (__ARM_ARCH_7EM__     ) && (__ARM_ARCH_7EM__     == 1)) || \
     (defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1))    )
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001858:	f8d7 30b8 	ldr.w	r3, [r7, #184]	; 0xb8
 800185c:	fa93 f3a3 	rbit	r3, r3
 8001860:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
    result |= value & 1U;
    s--;
  }
  result <<= s;                        /* shift when v's highest bits are zero */
#endif
  return result;
 8001864:	f8d7 30b4 	ldr.w	r3, [r7, #180]	; 0xb4
 8001868:	f8c7 30bc 	str.w	r3, [r7, #188]	; 0xbc
     optimisations using the logic "value was passed to __builtin_clz, so it
     is non-zero".
     ARM GCC 7.3 and possibly earlier will optimise this test away, leaving a
     single CLZ instruction.
   */
  if (value == 0U)
 800186c:	f8d7 30bc 	ldr.w	r3, [r7, #188]	; 0xbc
 8001870:	2b00      	cmp	r3, #0
 8001872:	d101      	bne.n	8001878 <HAL_ADC_ConfigChannel+0x180>
  {
    return 32U;
 8001874:	2320      	movs	r3, #32
 8001876:	e004      	b.n	8001882 <HAL_ADC_ConfigChannel+0x18a>
  }
  return __builtin_clz(value);
 8001878:	f8d7 30bc 	ldr.w	r3, [r7, #188]	; 0xbc
 800187c:	fab3 f383 	clz	r3, r3
 8001880:	b2db      	uxtb	r3, r3
 8001882:	461a      	mov	r2, r3
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(pConfig->Channel))
 8001884:	683b      	ldr	r3, [r7, #0]
 8001886:	681b      	ldr	r3, [r3, #0]
 8001888:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800188c:	2b00      	cmp	r3, #0
 800188e:	d105      	bne.n	800189c <HAL_ADC_ConfigChannel+0x1a4>
 8001890:	683b      	ldr	r3, [r7, #0]
 8001892:	681b      	ldr	r3, [r3, #0]
 8001894:	0e9b      	lsrs	r3, r3, #26
 8001896:	f003 031f 	and.w	r3, r3, #31
 800189a:	e018      	b.n	80018ce <HAL_ADC_ConfigChannel+0x1d6>
 800189c:	683b      	ldr	r3, [r7, #0]
 800189e:	681b      	ldr	r3, [r3, #0]
 80018a0:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80018a4:	f8d7 30ac 	ldr.w	r3, [r7, #172]	; 0xac
 80018a8:	fa93 f3a3 	rbit	r3, r3
 80018ac:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8
  return result;
 80018b0:	f8d7 30a8 	ldr.w	r3, [r7, #168]	; 0xa8
 80018b4:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
  if (value == 0U)
 80018b8:	f8d7 30b0 	ldr.w	r3, [r7, #176]	; 0xb0
 80018bc:	2b00      	cmp	r3, #0
 80018be:	d101      	bne.n	80018c4 <HAL_ADC_ConfigChannel+0x1cc>
    return 32U;
 80018c0:	2320      	movs	r3, #32
 80018c2:	e004      	b.n	80018ce <HAL_ADC_ConfigChannel+0x1d6>
  return __builtin_clz(value);
 80018c4:	f8d7 30b0 	ldr.w	r3, [r7, #176]	; 0xb0
 80018c8:	fab3 f383 	clz	r3, r3
 80018cc:	b2db      	uxtb	r3, r3
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_1))
 80018ce:	429a      	cmp	r2, r3
 80018d0:	d106      	bne.n	80018e0 <HAL_ADC_ConfigChannel+0x1e8>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_1, LL_ADC_OFFSET_DISABLE);
 80018d2:	687b      	ldr	r3, [r7, #4]
 80018d4:	681b      	ldr	r3, [r3, #0]
 80018d6:	2200      	movs	r2, #0
 80018d8:	2100      	movs	r1, #0
 80018da:	4618      	mov	r0, r3
 80018dc:	f7ff fb54 	bl	8000f88 <LL_ADC_SetOffsetState>
        }
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_2))
 80018e0:	687b      	ldr	r3, [r7, #4]
 80018e2:	681b      	ldr	r3, [r3, #0]
 80018e4:	2101      	movs	r1, #1
 80018e6:	4618      	mov	r0, r3
 80018e8:	f7ff fb38 	bl	8000f5c <LL_ADC_GetOffsetChannel>
 80018ec:	4603      	mov	r3, r0
 80018ee:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80018f2:	2b00      	cmp	r3, #0
 80018f4:	d10a      	bne.n	800190c <HAL_ADC_ConfigChannel+0x214>
 80018f6:	687b      	ldr	r3, [r7, #4]
 80018f8:	681b      	ldr	r3, [r3, #0]
 80018fa:	2101      	movs	r1, #1
 80018fc:	4618      	mov	r0, r3
 80018fe:	f7ff fb2d 	bl	8000f5c <LL_ADC_GetOffsetChannel>
 8001902:	4603      	mov	r3, r0
 8001904:	0e9b      	lsrs	r3, r3, #26
 8001906:	f003 021f 	and.w	r2, r3, #31
 800190a:	e01e      	b.n	800194a <HAL_ADC_ConfigChannel+0x252>
 800190c:	687b      	ldr	r3, [r7, #4]
 800190e:	681b      	ldr	r3, [r3, #0]
 8001910:	2101      	movs	r1, #1
 8001912:	4618      	mov	r0, r3
 8001914:	f7ff fb22 	bl	8000f5c <LL_ADC_GetOffsetChannel>
 8001918:	4603      	mov	r3, r0
 800191a:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800191e:	f8d7 30a0 	ldr.w	r3, [r7, #160]	; 0xa0
 8001922:	fa93 f3a3 	rbit	r3, r3
 8001926:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
  return result;
 800192a:	f8d7 309c 	ldr.w	r3, [r7, #156]	; 0x9c
 800192e:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
  if (value == 0U)
 8001932:	f8d7 30a4 	ldr.w	r3, [r7, #164]	; 0xa4
 8001936:	2b00      	cmp	r3, #0
 8001938:	d101      	bne.n	800193e <HAL_ADC_ConfigChannel+0x246>
    return 32U;
 800193a:	2320      	movs	r3, #32
 800193c:	e004      	b.n	8001948 <HAL_ADC_ConfigChannel+0x250>
  return __builtin_clz(value);
 800193e:	f8d7 30a4 	ldr.w	r3, [r7, #164]	; 0xa4
 8001942:	fab3 f383 	clz	r3, r3
 8001946:	b2db      	uxtb	r3, r3
 8001948:	461a      	mov	r2, r3
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(pConfig->Channel))
 800194a:	683b      	ldr	r3, [r7, #0]
 800194c:	681b      	ldr	r3, [r3, #0]
 800194e:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8001952:	2b00      	cmp	r3, #0
 8001954:	d105      	bne.n	8001962 <HAL_ADC_ConfigChannel+0x26a>
 8001956:	683b      	ldr	r3, [r7, #0]
 8001958:	681b      	ldr	r3, [r3, #0]
 800195a:	0e9b      	lsrs	r3, r3, #26
 800195c:	f003 031f 	and.w	r3, r3, #31
 8001960:	e018      	b.n	8001994 <HAL_ADC_ConfigChannel+0x29c>
 8001962:	683b      	ldr	r3, [r7, #0]
 8001964:	681b      	ldr	r3, [r3, #0]
 8001966:	f8c7 3094 	str.w	r3, [r7, #148]	; 0x94
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800196a:	f8d7 3094 	ldr.w	r3, [r7, #148]	; 0x94
 800196e:	fa93 f3a3 	rbit	r3, r3
 8001972:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
  return result;
 8001976:	f8d7 3090 	ldr.w	r3, [r7, #144]	; 0x90
 800197a:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
  if (value == 0U)
 800197e:	f8d7 3098 	ldr.w	r3, [r7, #152]	; 0x98
 8001982:	2b00      	cmp	r3, #0
 8001984:	d101      	bne.n	800198a <HAL_ADC_ConfigChannel+0x292>
    return 32U;
 8001986:	2320      	movs	r3, #32
 8001988:	e004      	b.n	8001994 <HAL_ADC_ConfigChannel+0x29c>
  return __builtin_clz(value);
 800198a:	f8d7 3098 	ldr.w	r3, [r7, #152]	; 0x98
 800198e:	fab3 f383 	clz	r3, r3
 8001992:	b2db      	uxtb	r3, r3
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_2))
 8001994:	429a      	cmp	r2, r3
 8001996:	d106      	bne.n	80019a6 <HAL_ADC_ConfigChannel+0x2ae>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_2, LL_ADC_OFFSET_DISABLE);
 8001998:	687b      	ldr	r3, [r7, #4]
 800199a:	681b      	ldr	r3, [r3, #0]
 800199c:	2200      	movs	r2, #0
 800199e:	2101      	movs	r1, #1
 80019a0:	4618      	mov	r0, r3
 80019a2:	f7ff faf1 	bl	8000f88 <LL_ADC_SetOffsetState>
        }
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_3))
 80019a6:	687b      	ldr	r3, [r7, #4]
 80019a8:	681b      	ldr	r3, [r3, #0]
 80019aa:	2102      	movs	r1, #2
 80019ac:	4618      	mov	r0, r3
 80019ae:	f7ff fad5 	bl	8000f5c <LL_ADC_GetOffsetChannel>
 80019b2:	4603      	mov	r3, r0
 80019b4:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80019b8:	2b00      	cmp	r3, #0
 80019ba:	d10a      	bne.n	80019d2 <HAL_ADC_ConfigChannel+0x2da>
 80019bc:	687b      	ldr	r3, [r7, #4]
 80019be:	681b      	ldr	r3, [r3, #0]
 80019c0:	2102      	movs	r1, #2
 80019c2:	4618      	mov	r0, r3
 80019c4:	f7ff faca 	bl	8000f5c <LL_ADC_GetOffsetChannel>
 80019c8:	4603      	mov	r3, r0
 80019ca:	0e9b      	lsrs	r3, r3, #26
 80019cc:	f003 021f 	and.w	r2, r3, #31
 80019d0:	e01e      	b.n	8001a10 <HAL_ADC_ConfigChannel+0x318>
 80019d2:	687b      	ldr	r3, [r7, #4]
 80019d4:	681b      	ldr	r3, [r3, #0]
 80019d6:	2102      	movs	r1, #2
 80019d8:	4618      	mov	r0, r3
 80019da:	f7ff fabf 	bl	8000f5c <LL_ADC_GetOffsetChannel>
 80019de:	4603      	mov	r3, r0
 80019e0:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80019e4:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
 80019e8:	fa93 f3a3 	rbit	r3, r3
 80019ec:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
  return result;
 80019f0:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 80019f4:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
  if (value == 0U)
 80019f8:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 80019fc:	2b00      	cmp	r3, #0
 80019fe:	d101      	bne.n	8001a04 <HAL_ADC_ConfigChannel+0x30c>
    return 32U;
 8001a00:	2320      	movs	r3, #32
 8001a02:	e004      	b.n	8001a0e <HAL_ADC_ConfigChannel+0x316>
  return __builtin_clz(value);
 8001a04:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 8001a08:	fab3 f383 	clz	r3, r3
 8001a0c:	b2db      	uxtb	r3, r3
 8001a0e:	461a      	mov	r2, r3
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(pConfig->Channel))
 8001a10:	683b      	ldr	r3, [r7, #0]
 8001a12:	681b      	ldr	r3, [r3, #0]
 8001a14:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8001a18:	2b00      	cmp	r3, #0
 8001a1a:	d105      	bne.n	8001a28 <HAL_ADC_ConfigChannel+0x330>
 8001a1c:	683b      	ldr	r3, [r7, #0]
 8001a1e:	681b      	ldr	r3, [r3, #0]
 8001a20:	0e9b      	lsrs	r3, r3, #26
 8001a22:	f003 031f 	and.w	r3, r3, #31
 8001a26:	e014      	b.n	8001a52 <HAL_ADC_ConfigChannel+0x35a>
 8001a28:	683b      	ldr	r3, [r7, #0]
 8001a2a:	681b      	ldr	r3, [r3, #0]
 8001a2c:	67fb      	str	r3, [r7, #124]	; 0x7c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001a2e:	6ffb      	ldr	r3, [r7, #124]	; 0x7c
 8001a30:	fa93 f3a3 	rbit	r3, r3
 8001a34:	67bb      	str	r3, [r7, #120]	; 0x78
  return result;
 8001a36:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 8001a38:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80
  if (value == 0U)
 8001a3c:	f8d7 3080 	ldr.w	r3, [r7, #128]	; 0x80
 8001a40:	2b00      	cmp	r3, #0
 8001a42:	d101      	bne.n	8001a48 <HAL_ADC_ConfigChannel+0x350>
    return 32U;
 8001a44:	2320      	movs	r3, #32
 8001a46:	e004      	b.n	8001a52 <HAL_ADC_ConfigChannel+0x35a>
  return __builtin_clz(value);
 8001a48:	f8d7 3080 	ldr.w	r3, [r7, #128]	; 0x80
 8001a4c:	fab3 f383 	clz	r3, r3
 8001a50:	b2db      	uxtb	r3, r3
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_3))
 8001a52:	429a      	cmp	r2, r3
 8001a54:	d106      	bne.n	8001a64 <HAL_ADC_ConfigChannel+0x36c>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_3, LL_ADC_OFFSET_DISABLE);
 8001a56:	687b      	ldr	r3, [r7, #4]
 8001a58:	681b      	ldr	r3, [r3, #0]
 8001a5a:	2200      	movs	r2, #0
 8001a5c:	2102      	movs	r1, #2
 8001a5e:	4618      	mov	r0, r3
 8001a60:	f7ff fa92 	bl	8000f88 <LL_ADC_SetOffsetState>
        }
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_4))
 8001a64:	687b      	ldr	r3, [r7, #4]
 8001a66:	681b      	ldr	r3, [r3, #0]
 8001a68:	2103      	movs	r1, #3
 8001a6a:	4618      	mov	r0, r3
 8001a6c:	f7ff fa76 	bl	8000f5c <LL_ADC_GetOffsetChannel>
 8001a70:	4603      	mov	r3, r0
 8001a72:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8001a76:	2b00      	cmp	r3, #0
 8001a78:	d10a      	bne.n	8001a90 <HAL_ADC_ConfigChannel+0x398>
 8001a7a:	687b      	ldr	r3, [r7, #4]
 8001a7c:	681b      	ldr	r3, [r3, #0]
 8001a7e:	2103      	movs	r1, #3
 8001a80:	4618      	mov	r0, r3
 8001a82:	f7ff fa6b 	bl	8000f5c <LL_ADC_GetOffsetChannel>
 8001a86:	4603      	mov	r3, r0
 8001a88:	0e9b      	lsrs	r3, r3, #26
 8001a8a:	f003 021f 	and.w	r2, r3, #31
 8001a8e:	e017      	b.n	8001ac0 <HAL_ADC_ConfigChannel+0x3c8>
 8001a90:	687b      	ldr	r3, [r7, #4]
 8001a92:	681b      	ldr	r3, [r3, #0]
 8001a94:	2103      	movs	r1, #3
 8001a96:	4618      	mov	r0, r3
 8001a98:	f7ff fa60 	bl	8000f5c <LL_ADC_GetOffsetChannel>
 8001a9c:	4603      	mov	r3, r0
 8001a9e:	673b      	str	r3, [r7, #112]	; 0x70
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001aa0:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 8001aa2:	fa93 f3a3 	rbit	r3, r3
 8001aa6:	66fb      	str	r3, [r7, #108]	; 0x6c
  return result;
 8001aa8:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8001aaa:	677b      	str	r3, [r7, #116]	; 0x74
  if (value == 0U)
 8001aac:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8001aae:	2b00      	cmp	r3, #0
 8001ab0:	d101      	bne.n	8001ab6 <HAL_ADC_ConfigChannel+0x3be>
    return 32U;
 8001ab2:	2320      	movs	r3, #32
 8001ab4:	e003      	b.n	8001abe <HAL_ADC_ConfigChannel+0x3c6>
  return __builtin_clz(value);
 8001ab6:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8001ab8:	fab3 f383 	clz	r3, r3
 8001abc:	b2db      	uxtb	r3, r3
 8001abe:	461a      	mov	r2, r3
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(pConfig->Channel))
 8001ac0:	683b      	ldr	r3, [r7, #0]
 8001ac2:	681b      	ldr	r3, [r3, #0]
 8001ac4:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8001ac8:	2b00      	cmp	r3, #0
 8001aca:	d105      	bne.n	8001ad8 <HAL_ADC_ConfigChannel+0x3e0>
 8001acc:	683b      	ldr	r3, [r7, #0]
 8001ace:	681b      	ldr	r3, [r3, #0]
 8001ad0:	0e9b      	lsrs	r3, r3, #26
 8001ad2:	f003 031f 	and.w	r3, r3, #31
 8001ad6:	e011      	b.n	8001afc <HAL_ADC_ConfigChannel+0x404>
 8001ad8:	683b      	ldr	r3, [r7, #0]
 8001ada:	681b      	ldr	r3, [r3, #0]
 8001adc:	667b      	str	r3, [r7, #100]	; 0x64
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001ade:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 8001ae0:	fa93 f3a3 	rbit	r3, r3
 8001ae4:	663b      	str	r3, [r7, #96]	; 0x60
  return result;
 8001ae6:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 8001ae8:	66bb      	str	r3, [r7, #104]	; 0x68
  if (value == 0U)
 8001aea:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 8001aec:	2b00      	cmp	r3, #0
 8001aee:	d101      	bne.n	8001af4 <HAL_ADC_ConfigChannel+0x3fc>
    return 32U;
 8001af0:	2320      	movs	r3, #32
 8001af2:	e003      	b.n	8001afc <HAL_ADC_ConfigChannel+0x404>
  return __builtin_clz(value);
 8001af4:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 8001af6:	fab3 f383 	clz	r3, r3
 8001afa:	b2db      	uxtb	r3, r3
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_4))
 8001afc:	429a      	cmp	r2, r3
 8001afe:	d106      	bne.n	8001b0e <HAL_ADC_ConfigChannel+0x416>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_4, LL_ADC_OFFSET_DISABLE);
 8001b00:	687b      	ldr	r3, [r7, #4]
 8001b02:	681b      	ldr	r3, [r3, #0]
 8001b04:	2200      	movs	r2, #0
 8001b06:	2103      	movs	r1, #3
 8001b08:	4618      	mov	r0, r3
 8001b0a:	f7ff fa3d 	bl	8000f88 <LL_ADC_SetOffsetState>
    }

    /* Parameters update conditioned to ADC state:                              */
    /* Parameters that can be updated only when ADC is disabled:                */
    /*  - Single or differential mode                                           */
    if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 8001b0e:	687b      	ldr	r3, [r7, #4]
 8001b10:	681b      	ldr	r3, [r3, #0]
 8001b12:	4618      	mov	r0, r3
 8001b14:	f7ff fb66 	bl	80011e4 <LL_ADC_IsEnabled>
 8001b18:	4603      	mov	r3, r0
 8001b1a:	2b00      	cmp	r3, #0
 8001b1c:	f040 8140 	bne.w	8001da0 <HAL_ADC_ConfigChannel+0x6a8>
    {
      /* Set mode single-ended or differential input of the selected ADC channel */
      LL_ADC_SetChannelSingleDiff(hadc->Instance, pConfig->Channel, pConfig->SingleDiff);
 8001b20:	687b      	ldr	r3, [r7, #4]
 8001b22:	6818      	ldr	r0, [r3, #0]
 8001b24:	683b      	ldr	r3, [r7, #0]
 8001b26:	6819      	ldr	r1, [r3, #0]
 8001b28:	683b      	ldr	r3, [r7, #0]
 8001b2a:	68db      	ldr	r3, [r3, #12]
 8001b2c:	461a      	mov	r2, r3
 8001b2e:	f7ff fab1 	bl	8001094 <LL_ADC_SetChannelSingleDiff>

      /* Configuration of differential mode */
      if (pConfig->SingleDiff == ADC_DIFFERENTIAL_ENDED)
 8001b32:	683b      	ldr	r3, [r7, #0]
 8001b34:	68db      	ldr	r3, [r3, #12]
 8001b36:	4a8f      	ldr	r2, [pc, #572]	; (8001d74 <HAL_ADC_ConfigChannel+0x67c>)
 8001b38:	4293      	cmp	r3, r2
 8001b3a:	f040 8131 	bne.w	8001da0 <HAL_ADC_ConfigChannel+0x6a8>
      {
        /* Set sampling time of the selected ADC channel */
        /* Note: ADC channel number masked with value "0x1F" to ensure shift value within 32 bits range */
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 8001b3e:	687b      	ldr	r3, [r7, #4]
 8001b40:	6818      	ldr	r0, [r3, #0]
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL(
 8001b42:	683b      	ldr	r3, [r7, #0]
 8001b44:	681b      	ldr	r3, [r3, #0]
 8001b46:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8001b4a:	2b00      	cmp	r3, #0
 8001b4c:	d10b      	bne.n	8001b66 <HAL_ADC_ConfigChannel+0x46e>
 8001b4e:	683b      	ldr	r3, [r7, #0]
 8001b50:	681b      	ldr	r3, [r3, #0]
 8001b52:	0e9b      	lsrs	r3, r3, #26
 8001b54:	3301      	adds	r3, #1
 8001b56:	f003 031f 	and.w	r3, r3, #31
 8001b5a:	2b09      	cmp	r3, #9
 8001b5c:	bf94      	ite	ls
 8001b5e:	2301      	movls	r3, #1
 8001b60:	2300      	movhi	r3, #0
 8001b62:	b2db      	uxtb	r3, r3
 8001b64:	e019      	b.n	8001b9a <HAL_ADC_ConfigChannel+0x4a2>
 8001b66:	683b      	ldr	r3, [r7, #0]
 8001b68:	681b      	ldr	r3, [r3, #0]
 8001b6a:	65bb      	str	r3, [r7, #88]	; 0x58
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001b6c:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 8001b6e:	fa93 f3a3 	rbit	r3, r3
 8001b72:	657b      	str	r3, [r7, #84]	; 0x54
  return result;
 8001b74:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8001b76:	65fb      	str	r3, [r7, #92]	; 0x5c
  if (value == 0U)
 8001b78:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8001b7a:	2b00      	cmp	r3, #0
 8001b7c:	d101      	bne.n	8001b82 <HAL_ADC_ConfigChannel+0x48a>
    return 32U;
 8001b7e:	2320      	movs	r3, #32
 8001b80:	e003      	b.n	8001b8a <HAL_ADC_ConfigChannel+0x492>
  return __builtin_clz(value);
 8001b82:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8001b84:	fab3 f383 	clz	r3, r3
 8001b88:	b2db      	uxtb	r3, r3
 8001b8a:	3301      	adds	r3, #1
 8001b8c:	f003 031f 	and.w	r3, r3, #31
 8001b90:	2b09      	cmp	r3, #9
 8001b92:	bf94      	ite	ls
 8001b94:	2301      	movls	r3, #1
 8001b96:	2300      	movhi	r3, #0
 8001b98:	b2db      	uxtb	r3, r3
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 8001b9a:	2b00      	cmp	r3, #0
 8001b9c:	d079      	beq.n	8001c92 <HAL_ADC_ConfigChannel+0x59a>
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL(
 8001b9e:	683b      	ldr	r3, [r7, #0]
 8001ba0:	681b      	ldr	r3, [r3, #0]
 8001ba2:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8001ba6:	2b00      	cmp	r3, #0
 8001ba8:	d107      	bne.n	8001bba <HAL_ADC_ConfigChannel+0x4c2>
 8001baa:	683b      	ldr	r3, [r7, #0]
 8001bac:	681b      	ldr	r3, [r3, #0]
 8001bae:	0e9b      	lsrs	r3, r3, #26
 8001bb0:	3301      	adds	r3, #1
 8001bb2:	069b      	lsls	r3, r3, #26
 8001bb4:	f003 42f8 	and.w	r2, r3, #2080374784	; 0x7c000000
 8001bb8:	e015      	b.n	8001be6 <HAL_ADC_ConfigChannel+0x4ee>
 8001bba:	683b      	ldr	r3, [r7, #0]
 8001bbc:	681b      	ldr	r3, [r3, #0]
 8001bbe:	64fb      	str	r3, [r7, #76]	; 0x4c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001bc0:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8001bc2:	fa93 f3a3 	rbit	r3, r3
 8001bc6:	64bb      	str	r3, [r7, #72]	; 0x48
  return result;
 8001bc8:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8001bca:	653b      	str	r3, [r7, #80]	; 0x50
  if (value == 0U)
 8001bcc:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8001bce:	2b00      	cmp	r3, #0
 8001bd0:	d101      	bne.n	8001bd6 <HAL_ADC_ConfigChannel+0x4de>
    return 32U;
 8001bd2:	2320      	movs	r3, #32
 8001bd4:	e003      	b.n	8001bde <HAL_ADC_ConfigChannel+0x4e6>
  return __builtin_clz(value);
 8001bd6:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8001bd8:	fab3 f383 	clz	r3, r3
 8001bdc:	b2db      	uxtb	r3, r3
 8001bde:	3301      	adds	r3, #1
 8001be0:	069b      	lsls	r3, r3, #26
 8001be2:	f003 42f8 	and.w	r2, r3, #2080374784	; 0x7c000000
 8001be6:	683b      	ldr	r3, [r7, #0]
 8001be8:	681b      	ldr	r3, [r3, #0]
 8001bea:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8001bee:	2b00      	cmp	r3, #0
 8001bf0:	d109      	bne.n	8001c06 <HAL_ADC_ConfigChannel+0x50e>
 8001bf2:	683b      	ldr	r3, [r7, #0]
 8001bf4:	681b      	ldr	r3, [r3, #0]
 8001bf6:	0e9b      	lsrs	r3, r3, #26
 8001bf8:	3301      	adds	r3, #1
 8001bfa:	f003 031f 	and.w	r3, r3, #31
 8001bfe:	2101      	movs	r1, #1
 8001c00:	fa01 f303 	lsl.w	r3, r1, r3
 8001c04:	e017      	b.n	8001c36 <HAL_ADC_ConfigChannel+0x53e>
 8001c06:	683b      	ldr	r3, [r7, #0]
 8001c08:	681b      	ldr	r3, [r3, #0]
 8001c0a:	643b      	str	r3, [r7, #64]	; 0x40
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001c0c:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8001c0e:	fa93 f3a3 	rbit	r3, r3
 8001c12:	63fb      	str	r3, [r7, #60]	; 0x3c
  return result;
 8001c14:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8001c16:	647b      	str	r3, [r7, #68]	; 0x44
  if (value == 0U)
 8001c18:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8001c1a:	2b00      	cmp	r3, #0
 8001c1c:	d101      	bne.n	8001c22 <HAL_ADC_ConfigChannel+0x52a>
    return 32U;
 8001c1e:	2320      	movs	r3, #32
 8001c20:	e003      	b.n	8001c2a <HAL_ADC_ConfigChannel+0x532>
  return __builtin_clz(value);
 8001c22:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8001c24:	fab3 f383 	clz	r3, r3
 8001c28:	b2db      	uxtb	r3, r3
 8001c2a:	3301      	adds	r3, #1
 8001c2c:	f003 031f 	and.w	r3, r3, #31
 8001c30:	2101      	movs	r1, #1
 8001c32:	fa01 f303 	lsl.w	r3, r1, r3
 8001c36:	ea42 0103 	orr.w	r1, r2, r3
 8001c3a:	683b      	ldr	r3, [r7, #0]
 8001c3c:	681b      	ldr	r3, [r3, #0]
 8001c3e:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8001c42:	2b00      	cmp	r3, #0
 8001c44:	d10a      	bne.n	8001c5c <HAL_ADC_ConfigChannel+0x564>
 8001c46:	683b      	ldr	r3, [r7, #0]
 8001c48:	681b      	ldr	r3, [r3, #0]
 8001c4a:	0e9b      	lsrs	r3, r3, #26
 8001c4c:	3301      	adds	r3, #1
 8001c4e:	f003 021f 	and.w	r2, r3, #31
 8001c52:	4613      	mov	r3, r2
 8001c54:	005b      	lsls	r3, r3, #1
 8001c56:	4413      	add	r3, r2
 8001c58:	051b      	lsls	r3, r3, #20
 8001c5a:	e018      	b.n	8001c8e <HAL_ADC_ConfigChannel+0x596>
 8001c5c:	683b      	ldr	r3, [r7, #0]
 8001c5e:	681b      	ldr	r3, [r3, #0]
 8001c60:	637b      	str	r3, [r7, #52]	; 0x34
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001c62:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8001c64:	fa93 f3a3 	rbit	r3, r3
 8001c68:	633b      	str	r3, [r7, #48]	; 0x30
  return result;
 8001c6a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8001c6c:	63bb      	str	r3, [r7, #56]	; 0x38
  if (value == 0U)
 8001c6e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8001c70:	2b00      	cmp	r3, #0
 8001c72:	d101      	bne.n	8001c78 <HAL_ADC_ConfigChannel+0x580>
    return 32U;
 8001c74:	2320      	movs	r3, #32
 8001c76:	e003      	b.n	8001c80 <HAL_ADC_ConfigChannel+0x588>
  return __builtin_clz(value);
 8001c78:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8001c7a:	fab3 f383 	clz	r3, r3
 8001c7e:	b2db      	uxtb	r3, r3
 8001c80:	3301      	adds	r3, #1
 8001c82:	f003 021f 	and.w	r2, r3, #31
 8001c86:	4613      	mov	r3, r2
 8001c88:	005b      	lsls	r3, r3, #1
 8001c8a:	4413      	add	r3, r2
 8001c8c:	051b      	lsls	r3, r3, #20
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 8001c8e:	430b      	orrs	r3, r1
 8001c90:	e081      	b.n	8001d96 <HAL_ADC_ConfigChannel+0x69e>
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL(
 8001c92:	683b      	ldr	r3, [r7, #0]
 8001c94:	681b      	ldr	r3, [r3, #0]
 8001c96:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8001c9a:	2b00      	cmp	r3, #0
 8001c9c:	d107      	bne.n	8001cae <HAL_ADC_ConfigChannel+0x5b6>
 8001c9e:	683b      	ldr	r3, [r7, #0]
 8001ca0:	681b      	ldr	r3, [r3, #0]
 8001ca2:	0e9b      	lsrs	r3, r3, #26
 8001ca4:	3301      	adds	r3, #1
 8001ca6:	069b      	lsls	r3, r3, #26
 8001ca8:	f003 42f8 	and.w	r2, r3, #2080374784	; 0x7c000000
 8001cac:	e015      	b.n	8001cda <HAL_ADC_ConfigChannel+0x5e2>
 8001cae:	683b      	ldr	r3, [r7, #0]
 8001cb0:	681b      	ldr	r3, [r3, #0]
 8001cb2:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001cb4:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8001cb6:	fa93 f3a3 	rbit	r3, r3
 8001cba:	627b      	str	r3, [r7, #36]	; 0x24
  return result;
 8001cbc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001cbe:	62fb      	str	r3, [r7, #44]	; 0x2c
  if (value == 0U)
 8001cc0:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8001cc2:	2b00      	cmp	r3, #0
 8001cc4:	d101      	bne.n	8001cca <HAL_ADC_ConfigChannel+0x5d2>
    return 32U;
 8001cc6:	2320      	movs	r3, #32
 8001cc8:	e003      	b.n	8001cd2 <HAL_ADC_ConfigChannel+0x5da>
  return __builtin_clz(value);
 8001cca:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8001ccc:	fab3 f383 	clz	r3, r3
 8001cd0:	b2db      	uxtb	r3, r3
 8001cd2:	3301      	adds	r3, #1
 8001cd4:	069b      	lsls	r3, r3, #26
 8001cd6:	f003 42f8 	and.w	r2, r3, #2080374784	; 0x7c000000
 8001cda:	683b      	ldr	r3, [r7, #0]
 8001cdc:	681b      	ldr	r3, [r3, #0]
 8001cde:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8001ce2:	2b00      	cmp	r3, #0
 8001ce4:	d109      	bne.n	8001cfa <HAL_ADC_ConfigChannel+0x602>
 8001ce6:	683b      	ldr	r3, [r7, #0]
 8001ce8:	681b      	ldr	r3, [r3, #0]
 8001cea:	0e9b      	lsrs	r3, r3, #26
 8001cec:	3301      	adds	r3, #1
 8001cee:	f003 031f 	and.w	r3, r3, #31
 8001cf2:	2101      	movs	r1, #1
 8001cf4:	fa01 f303 	lsl.w	r3, r1, r3
 8001cf8:	e017      	b.n	8001d2a <HAL_ADC_ConfigChannel+0x632>
 8001cfa:	683b      	ldr	r3, [r7, #0]
 8001cfc:	681b      	ldr	r3, [r3, #0]
 8001cfe:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001d00:	69fb      	ldr	r3, [r7, #28]
 8001d02:	fa93 f3a3 	rbit	r3, r3
 8001d06:	61bb      	str	r3, [r7, #24]
  return result;
 8001d08:	69bb      	ldr	r3, [r7, #24]
 8001d0a:	623b      	str	r3, [r7, #32]
  if (value == 0U)
 8001d0c:	6a3b      	ldr	r3, [r7, #32]
 8001d0e:	2b00      	cmp	r3, #0
 8001d10:	d101      	bne.n	8001d16 <HAL_ADC_ConfigChannel+0x61e>
    return 32U;
 8001d12:	2320      	movs	r3, #32
 8001d14:	e003      	b.n	8001d1e <HAL_ADC_ConfigChannel+0x626>
  return __builtin_clz(value);
 8001d16:	6a3b      	ldr	r3, [r7, #32]
 8001d18:	fab3 f383 	clz	r3, r3
 8001d1c:	b2db      	uxtb	r3, r3
 8001d1e:	3301      	adds	r3, #1
 8001d20:	f003 031f 	and.w	r3, r3, #31
 8001d24:	2101      	movs	r1, #1
 8001d26:	fa01 f303 	lsl.w	r3, r1, r3
 8001d2a:	ea42 0103 	orr.w	r1, r2, r3
 8001d2e:	683b      	ldr	r3, [r7, #0]
 8001d30:	681b      	ldr	r3, [r3, #0]
 8001d32:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8001d36:	2b00      	cmp	r3, #0
 8001d38:	d10d      	bne.n	8001d56 <HAL_ADC_ConfigChannel+0x65e>
 8001d3a:	683b      	ldr	r3, [r7, #0]
 8001d3c:	681b      	ldr	r3, [r3, #0]
 8001d3e:	0e9b      	lsrs	r3, r3, #26
 8001d40:	3301      	adds	r3, #1
 8001d42:	f003 021f 	and.w	r2, r3, #31
 8001d46:	4613      	mov	r3, r2
 8001d48:	005b      	lsls	r3, r3, #1
 8001d4a:	4413      	add	r3, r2
 8001d4c:	3b1e      	subs	r3, #30
 8001d4e:	051b      	lsls	r3, r3, #20
 8001d50:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 8001d54:	e01e      	b.n	8001d94 <HAL_ADC_ConfigChannel+0x69c>
 8001d56:	683b      	ldr	r3, [r7, #0]
 8001d58:	681b      	ldr	r3, [r3, #0]
 8001d5a:	613b      	str	r3, [r7, #16]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001d5c:	693b      	ldr	r3, [r7, #16]
 8001d5e:	fa93 f3a3 	rbit	r3, r3
 8001d62:	60fb      	str	r3, [r7, #12]
  return result;
 8001d64:	68fb      	ldr	r3, [r7, #12]
 8001d66:	617b      	str	r3, [r7, #20]
  if (value == 0U)
 8001d68:	697b      	ldr	r3, [r7, #20]
 8001d6a:	2b00      	cmp	r3, #0
 8001d6c:	d104      	bne.n	8001d78 <HAL_ADC_ConfigChannel+0x680>
    return 32U;
 8001d6e:	2320      	movs	r3, #32
 8001d70:	e006      	b.n	8001d80 <HAL_ADC_ConfigChannel+0x688>
 8001d72:	bf00      	nop
 8001d74:	407f0000 	.word	0x407f0000
  return __builtin_clz(value);
 8001d78:	697b      	ldr	r3, [r7, #20]
 8001d7a:	fab3 f383 	clz	r3, r3
 8001d7e:	b2db      	uxtb	r3, r3
 8001d80:	3301      	adds	r3, #1
 8001d82:	f003 021f 	and.w	r2, r3, #31
 8001d86:	4613      	mov	r3, r2
 8001d88:	005b      	lsls	r3, r3, #1
 8001d8a:	4413      	add	r3, r2
 8001d8c:	3b1e      	subs	r3, #30
 8001d8e:	051b      	lsls	r3, r3, #20
 8001d90:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 8001d94:	430b      	orrs	r3, r1
                                                   (__LL_ADC_CHANNEL_TO_DECIMAL_NB((uint32_t)pConfig->Channel)
                                                    + 1UL) & 0x1FUL)),
                                      pConfig->SamplingTime);
 8001d96:	683a      	ldr	r2, [r7, #0]
 8001d98:	6892      	ldr	r2, [r2, #8]
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 8001d9a:	4619      	mov	r1, r3
 8001d9c:	f7ff f94e 	bl	800103c <LL_ADC_SetChannelSamplingTime>
    /* If internal channel selected, enable dedicated internal buffers and    */
    /* paths.                                                                 */
    /* Note: these internal measurement paths can be disabled using           */
    /* HAL_ADC_DeInit().                                                      */

    if (__LL_ADC_IS_CHANNEL_INTERNAL(pConfig->Channel))
 8001da0:	683b      	ldr	r3, [r7, #0]
 8001da2:	681a      	ldr	r2, [r3, #0]
 8001da4:	4b44      	ldr	r3, [pc, #272]	; (8001eb8 <HAL_ADC_ConfigChannel+0x7c0>)
 8001da6:	4013      	ands	r3, r2
 8001da8:	2b00      	cmp	r3, #0
 8001daa:	d07a      	beq.n	8001ea2 <HAL_ADC_ConfigChannel+0x7aa>
    {
      tmp_config_internal_channel = LL_ADC_GetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 8001dac:	4843      	ldr	r0, [pc, #268]	; (8001ebc <HAL_ADC_ConfigChannel+0x7c4>)
 8001dae:	f7ff f8a3 	bl	8000ef8 <LL_ADC_GetCommonPathInternalCh>
 8001db2:	f8c7 00c0 	str.w	r0, [r7, #192]	; 0xc0

      /* If the requested internal measurement path has already been enabled, */
      /* bypass the configuration processing.                                 */
      if ((pConfig->Channel == ADC_CHANNEL_TEMPSENSOR)
 8001db6:	683b      	ldr	r3, [r7, #0]
 8001db8:	681b      	ldr	r3, [r3, #0]
 8001dba:	4a41      	ldr	r2, [pc, #260]	; (8001ec0 <HAL_ADC_ConfigChannel+0x7c8>)
 8001dbc:	4293      	cmp	r3, r2
 8001dbe:	d12c      	bne.n	8001e1a <HAL_ADC_ConfigChannel+0x722>
          && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_TEMPSENSOR) == 0UL))
 8001dc0:	f8d7 30c0 	ldr.w	r3, [r7, #192]	; 0xc0
 8001dc4:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 8001dc8:	2b00      	cmp	r3, #0
 8001dca:	d126      	bne.n	8001e1a <HAL_ADC_ConfigChannel+0x722>
      {
        if (ADC_TEMPERATURE_SENSOR_INSTANCE(hadc))
 8001dcc:	687b      	ldr	r3, [r7, #4]
 8001dce:	681b      	ldr	r3, [r3, #0]
 8001dd0:	4a3c      	ldr	r2, [pc, #240]	; (8001ec4 <HAL_ADC_ConfigChannel+0x7cc>)
 8001dd2:	4293      	cmp	r3, r2
 8001dd4:	d004      	beq.n	8001de0 <HAL_ADC_ConfigChannel+0x6e8>
 8001dd6:	687b      	ldr	r3, [r7, #4]
 8001dd8:	681b      	ldr	r3, [r3, #0]
 8001dda:	4a3b      	ldr	r2, [pc, #236]	; (8001ec8 <HAL_ADC_ConfigChannel+0x7d0>)
 8001ddc:	4293      	cmp	r3, r2
 8001dde:	d15d      	bne.n	8001e9c <HAL_ADC_ConfigChannel+0x7a4>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 8001de0:	f8d7 30c0 	ldr.w	r3, [r7, #192]	; 0xc0
 8001de4:	f443 0300 	orr.w	r3, r3, #8388608	; 0x800000
 8001de8:	4619      	mov	r1, r3
 8001dea:	4834      	ldr	r0, [pc, #208]	; (8001ebc <HAL_ADC_ConfigChannel+0x7c4>)
 8001dec:	f7ff f871 	bl	8000ed2 <LL_ADC_SetCommonPathInternalCh>
          /* Delay for temperature sensor stabilization time */
          /* Wait loop initialization and execution */
          /* Note: Variable divided by 2 to compensate partially              */
          /*       CPU processing cycles, scaling in us split to not          */
          /*       exceed 32 bits register capacity and handle low frequency. */
          wait_loop_index = ((LL_ADC_DELAY_TEMPSENSOR_STAB_US / 10UL) * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 8001df0:	4b36      	ldr	r3, [pc, #216]	; (8001ecc <HAL_ADC_ConfigChannel+0x7d4>)
 8001df2:	681b      	ldr	r3, [r3, #0]
 8001df4:	099b      	lsrs	r3, r3, #6
 8001df6:	4a36      	ldr	r2, [pc, #216]	; (8001ed0 <HAL_ADC_ConfigChannel+0x7d8>)
 8001df8:	fba2 2303 	umull	r2, r3, r2, r3
 8001dfc:	099b      	lsrs	r3, r3, #6
 8001dfe:	1c5a      	adds	r2, r3, #1
 8001e00:	4613      	mov	r3, r2
 8001e02:	005b      	lsls	r3, r3, #1
 8001e04:	4413      	add	r3, r2
 8001e06:	009b      	lsls	r3, r3, #2
 8001e08:	60bb      	str	r3, [r7, #8]
          while (wait_loop_index != 0UL)
 8001e0a:	e002      	b.n	8001e12 <HAL_ADC_ConfigChannel+0x71a>
          {
            wait_loop_index--;
 8001e0c:	68bb      	ldr	r3, [r7, #8]
 8001e0e:	3b01      	subs	r3, #1
 8001e10:	60bb      	str	r3, [r7, #8]
          while (wait_loop_index != 0UL)
 8001e12:	68bb      	ldr	r3, [r7, #8]
 8001e14:	2b00      	cmp	r3, #0
 8001e16:	d1f9      	bne.n	8001e0c <HAL_ADC_ConfigChannel+0x714>
        if (ADC_TEMPERATURE_SENSOR_INSTANCE(hadc))
 8001e18:	e040      	b.n	8001e9c <HAL_ADC_ConfigChannel+0x7a4>
          }
        }
      }
      else if ((pConfig->Channel == ADC_CHANNEL_VBAT)
 8001e1a:	683b      	ldr	r3, [r7, #0]
 8001e1c:	681b      	ldr	r3, [r3, #0]
 8001e1e:	4a2d      	ldr	r2, [pc, #180]	; (8001ed4 <HAL_ADC_ConfigChannel+0x7dc>)
 8001e20:	4293      	cmp	r3, r2
 8001e22:	d118      	bne.n	8001e56 <HAL_ADC_ConfigChannel+0x75e>
               && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_VBAT) == 0UL))
 8001e24:	f8d7 30c0 	ldr.w	r3, [r7, #192]	; 0xc0
 8001e28:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8001e2c:	2b00      	cmp	r3, #0
 8001e2e:	d112      	bne.n	8001e56 <HAL_ADC_ConfigChannel+0x75e>
      {
        if (ADC_BATTERY_VOLTAGE_INSTANCE(hadc))
 8001e30:	687b      	ldr	r3, [r7, #4]
 8001e32:	681b      	ldr	r3, [r3, #0]
 8001e34:	4a23      	ldr	r2, [pc, #140]	; (8001ec4 <HAL_ADC_ConfigChannel+0x7cc>)
 8001e36:	4293      	cmp	r3, r2
 8001e38:	d004      	beq.n	8001e44 <HAL_ADC_ConfigChannel+0x74c>
 8001e3a:	687b      	ldr	r3, [r7, #4]
 8001e3c:	681b      	ldr	r3, [r3, #0]
 8001e3e:	4a22      	ldr	r2, [pc, #136]	; (8001ec8 <HAL_ADC_ConfigChannel+0x7d0>)
 8001e40:	4293      	cmp	r3, r2
 8001e42:	d12d      	bne.n	8001ea0 <HAL_ADC_ConfigChannel+0x7a8>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 8001e44:	f8d7 30c0 	ldr.w	r3, [r7, #192]	; 0xc0
 8001e48:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8001e4c:	4619      	mov	r1, r3
 8001e4e:	481b      	ldr	r0, [pc, #108]	; (8001ebc <HAL_ADC_ConfigChannel+0x7c4>)
 8001e50:	f7ff f83f 	bl	8000ed2 <LL_ADC_SetCommonPathInternalCh>
        if (ADC_BATTERY_VOLTAGE_INSTANCE(hadc))
 8001e54:	e024      	b.n	8001ea0 <HAL_ADC_ConfigChannel+0x7a8>
                                         LL_ADC_PATH_INTERNAL_VBAT | tmp_config_internal_channel);
        }
      }
      else if ((pConfig->Channel == ADC_CHANNEL_VREFINT)
 8001e56:	683b      	ldr	r3, [r7, #0]
 8001e58:	681b      	ldr	r3, [r3, #0]
 8001e5a:	4a1f      	ldr	r2, [pc, #124]	; (8001ed8 <HAL_ADC_ConfigChannel+0x7e0>)
 8001e5c:	4293      	cmp	r3, r2
 8001e5e:	d120      	bne.n	8001ea2 <HAL_ADC_ConfigChannel+0x7aa>
               && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_VREFINT) == 0UL))
 8001e60:	f8d7 30c0 	ldr.w	r3, [r7, #192]	; 0xc0
 8001e64:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8001e68:	2b00      	cmp	r3, #0
 8001e6a:	d11a      	bne.n	8001ea2 <HAL_ADC_ConfigChannel+0x7aa>
      {
        if (ADC_VREFINT_INSTANCE(hadc))
 8001e6c:	687b      	ldr	r3, [r7, #4]
 8001e6e:	681b      	ldr	r3, [r3, #0]
 8001e70:	4a14      	ldr	r2, [pc, #80]	; (8001ec4 <HAL_ADC_ConfigChannel+0x7cc>)
 8001e72:	4293      	cmp	r3, r2
 8001e74:	d115      	bne.n	8001ea2 <HAL_ADC_ConfigChannel+0x7aa>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 8001e76:	f8d7 30c0 	ldr.w	r3, [r7, #192]	; 0xc0
 8001e7a:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
 8001e7e:	4619      	mov	r1, r3
 8001e80:	480e      	ldr	r0, [pc, #56]	; (8001ebc <HAL_ADC_ConfigChannel+0x7c4>)
 8001e82:	f7ff f826 	bl	8000ed2 <LL_ADC_SetCommonPathInternalCh>
 8001e86:	e00c      	b.n	8001ea2 <HAL_ADC_ConfigChannel+0x7aa>
  /* channel could be done on neither of the channel configuration structure  */
  /* parameters.                                                              */
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8001e88:	687b      	ldr	r3, [r7, #4]
 8001e8a:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8001e8c:	f043 0220 	orr.w	r2, r3, #32
 8001e90:	687b      	ldr	r3, [r7, #4]
 8001e92:	655a      	str	r2, [r3, #84]	; 0x54

    tmp_hal_status = HAL_ERROR;
 8001e94:	2301      	movs	r3, #1
 8001e96:	f887 30d7 	strb.w	r3, [r7, #215]	; 0xd7
 8001e9a:	e002      	b.n	8001ea2 <HAL_ADC_ConfigChannel+0x7aa>
        if (ADC_TEMPERATURE_SENSOR_INSTANCE(hadc))
 8001e9c:	bf00      	nop
 8001e9e:	e000      	b.n	8001ea2 <HAL_ADC_ConfigChannel+0x7aa>
        if (ADC_BATTERY_VOLTAGE_INSTANCE(hadc))
 8001ea0:	bf00      	nop
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8001ea2:	687b      	ldr	r3, [r7, #4]
 8001ea4:	2200      	movs	r2, #0
 8001ea6:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

  /* Return function status */
  return tmp_hal_status;
 8001eaa:	f897 30d7 	ldrb.w	r3, [r7, #215]	; 0xd7
}
 8001eae:	4618      	mov	r0, r3
 8001eb0:	37d8      	adds	r7, #216	; 0xd8
 8001eb2:	46bd      	mov	sp, r7
 8001eb4:	bd80      	pop	{r7, pc}
 8001eb6:	bf00      	nop
 8001eb8:	80080000 	.word	0x80080000
 8001ebc:	50040300 	.word	0x50040300
 8001ec0:	c7520000 	.word	0xc7520000
 8001ec4:	50040000 	.word	0x50040000
 8001ec8:	50040200 	.word	0x50040200
 8001ecc:	20000000 	.word	0x20000000
 8001ed0:	053e2d63 	.word	0x053e2d63
 8001ed4:	cb840000 	.word	0xcb840000
 8001ed8:	80000001 	.word	0x80000001

08001edc <ADC_Enable>:
  *         and voltage regulator must be enabled (done into HAL_ADC_Init()).
  * @param hadc ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef ADC_Enable(ADC_HandleTypeDef *hadc)
{
 8001edc:	b580      	push	{r7, lr}
 8001ede:	b084      	sub	sp, #16
 8001ee0:	af00      	add	r7, sp, #0
 8001ee2:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  __IO uint32_t wait_loop_index = 0UL;
 8001ee4:	2300      	movs	r3, #0
 8001ee6:	60bb      	str	r3, [r7, #8]

  /* ADC enable and wait for ADC ready (in case of ADC is disabled or         */
  /* enabling phase not yet completed: flag ADC ready not yet set).           */
  /* Timeout implemented to not be stuck if ADC cannot be enabled (possible   */
  /* causes: ADC clock not running, ...).                                     */
  if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 8001ee8:	687b      	ldr	r3, [r7, #4]
 8001eea:	681b      	ldr	r3, [r3, #0]
 8001eec:	4618      	mov	r0, r3
 8001eee:	f7ff f979 	bl	80011e4 <LL_ADC_IsEnabled>
 8001ef2:	4603      	mov	r3, r0
 8001ef4:	2b00      	cmp	r3, #0
 8001ef6:	d169      	bne.n	8001fcc <ADC_Enable+0xf0>
  {
    /* Check if conditions to enable the ADC are fulfilled */
    if ((hadc->Instance->CR & (ADC_CR_ADCAL | ADC_CR_JADSTP | ADC_CR_ADSTP | ADC_CR_JADSTART | ADC_CR_ADSTART
 8001ef8:	687b      	ldr	r3, [r7, #4]
 8001efa:	681b      	ldr	r3, [r3, #0]
 8001efc:	689a      	ldr	r2, [r3, #8]
 8001efe:	4b36      	ldr	r3, [pc, #216]	; (8001fd8 <ADC_Enable+0xfc>)
 8001f00:	4013      	ands	r3, r2
 8001f02:	2b00      	cmp	r3, #0
 8001f04:	d00d      	beq.n	8001f22 <ADC_Enable+0x46>
                               | ADC_CR_ADDIS | ADC_CR_ADEN)) != 0UL)
    {
      /* Update ADC state machine to error */
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8001f06:	687b      	ldr	r3, [r7, #4]
 8001f08:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8001f0a:	f043 0210 	orr.w	r2, r3, #16
 8001f0e:	687b      	ldr	r3, [r7, #4]
 8001f10:	655a      	str	r2, [r3, #84]	; 0x54

      /* Set ADC error code to ADC peripheral internal error */
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8001f12:	687b      	ldr	r3, [r7, #4]
 8001f14:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001f16:	f043 0201 	orr.w	r2, r3, #1
 8001f1a:	687b      	ldr	r3, [r7, #4]
 8001f1c:	659a      	str	r2, [r3, #88]	; 0x58

      return HAL_ERROR;
 8001f1e:	2301      	movs	r3, #1
 8001f20:	e055      	b.n	8001fce <ADC_Enable+0xf2>
    }

    /* Enable the ADC peripheral */
    LL_ADC_Enable(hadc->Instance);
 8001f22:	687b      	ldr	r3, [r7, #4]
 8001f24:	681b      	ldr	r3, [r3, #0]
 8001f26:	4618      	mov	r0, r3
 8001f28:	f7ff f934 	bl	8001194 <LL_ADC_Enable>

    if ((LL_ADC_GetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance))
 8001f2c:	482b      	ldr	r0, [pc, #172]	; (8001fdc <ADC_Enable+0x100>)
 8001f2e:	f7fe ffe3 	bl	8000ef8 <LL_ADC_GetCommonPathInternalCh>
 8001f32:	4603      	mov	r3, r0
         & LL_ADC_PATH_INTERNAL_TEMPSENSOR) != 0UL)
 8001f34:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
    if ((LL_ADC_GetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance))
 8001f38:	2b00      	cmp	r3, #0
 8001f3a:	d013      	beq.n	8001f64 <ADC_Enable+0x88>

      /* Wait loop initialization and execution */
      /* Note: Variable divided by 2 to compensate partially              */
      /*       CPU processing cycles, scaling in us split to not          */
      /*       exceed 32 bits register capacity and handle low frequency. */
      wait_loop_index = ((LL_ADC_DELAY_TEMPSENSOR_STAB_US / 10UL) * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 8001f3c:	4b28      	ldr	r3, [pc, #160]	; (8001fe0 <ADC_Enable+0x104>)
 8001f3e:	681b      	ldr	r3, [r3, #0]
 8001f40:	099b      	lsrs	r3, r3, #6
 8001f42:	4a28      	ldr	r2, [pc, #160]	; (8001fe4 <ADC_Enable+0x108>)
 8001f44:	fba2 2303 	umull	r2, r3, r2, r3
 8001f48:	099b      	lsrs	r3, r3, #6
 8001f4a:	1c5a      	adds	r2, r3, #1
 8001f4c:	4613      	mov	r3, r2
 8001f4e:	005b      	lsls	r3, r3, #1
 8001f50:	4413      	add	r3, r2
 8001f52:	009b      	lsls	r3, r3, #2
 8001f54:	60bb      	str	r3, [r7, #8]
      while (wait_loop_index != 0UL)
 8001f56:	e002      	b.n	8001f5e <ADC_Enable+0x82>
      {
        wait_loop_index--;
 8001f58:	68bb      	ldr	r3, [r7, #8]
 8001f5a:	3b01      	subs	r3, #1
 8001f5c:	60bb      	str	r3, [r7, #8]
      while (wait_loop_index != 0UL)
 8001f5e:	68bb      	ldr	r3, [r7, #8]
 8001f60:	2b00      	cmp	r3, #0
 8001f62:	d1f9      	bne.n	8001f58 <ADC_Enable+0x7c>
      }
    }

    /* Wait for ADC effectively enabled */
    tickstart = HAL_GetTick();
 8001f64:	f7fe ff72 	bl	8000e4c <HAL_GetTick>
 8001f68:	60f8      	str	r0, [r7, #12]

    while (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == 0UL)
 8001f6a:	e028      	b.n	8001fbe <ADC_Enable+0xe2>
          The workaround is to continue setting ADEN until ADRDY is becomes 1.
          Additionally, ADC_ENABLE_TIMEOUT is defined to encompass this
          4 ADC clock cycle duration */
      /* Note: Test of ADC enabled required due to hardware constraint to     */
      /*       not enable ADC if already enabled.                             */
      if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 8001f6c:	687b      	ldr	r3, [r7, #4]
 8001f6e:	681b      	ldr	r3, [r3, #0]
 8001f70:	4618      	mov	r0, r3
 8001f72:	f7ff f937 	bl	80011e4 <LL_ADC_IsEnabled>
 8001f76:	4603      	mov	r3, r0
 8001f78:	2b00      	cmp	r3, #0
 8001f7a:	d104      	bne.n	8001f86 <ADC_Enable+0xaa>
      {
        LL_ADC_Enable(hadc->Instance);
 8001f7c:	687b      	ldr	r3, [r7, #4]
 8001f7e:	681b      	ldr	r3, [r3, #0]
 8001f80:	4618      	mov	r0, r3
 8001f82:	f7ff f907 	bl	8001194 <LL_ADC_Enable>
      }

      if ((HAL_GetTick() - tickstart) > ADC_ENABLE_TIMEOUT)
 8001f86:	f7fe ff61 	bl	8000e4c <HAL_GetTick>
 8001f8a:	4602      	mov	r2, r0
 8001f8c:	68fb      	ldr	r3, [r7, #12]
 8001f8e:	1ad3      	subs	r3, r2, r3
 8001f90:	2b02      	cmp	r3, #2
 8001f92:	d914      	bls.n	8001fbe <ADC_Enable+0xe2>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == 0UL)
 8001f94:	687b      	ldr	r3, [r7, #4]
 8001f96:	681b      	ldr	r3, [r3, #0]
 8001f98:	681b      	ldr	r3, [r3, #0]
 8001f9a:	f003 0301 	and.w	r3, r3, #1
 8001f9e:	2b01      	cmp	r3, #1
 8001fa0:	d00d      	beq.n	8001fbe <ADC_Enable+0xe2>
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8001fa2:	687b      	ldr	r3, [r7, #4]
 8001fa4:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8001fa6:	f043 0210 	orr.w	r2, r3, #16
 8001faa:	687b      	ldr	r3, [r7, #4]
 8001fac:	655a      	str	r2, [r3, #84]	; 0x54

          /* Set ADC error code to ADC peripheral internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8001fae:	687b      	ldr	r3, [r7, #4]
 8001fb0:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001fb2:	f043 0201 	orr.w	r2, r3, #1
 8001fb6:	687b      	ldr	r3, [r7, #4]
 8001fb8:	659a      	str	r2, [r3, #88]	; 0x58

          return HAL_ERROR;
 8001fba:	2301      	movs	r3, #1
 8001fbc:	e007      	b.n	8001fce <ADC_Enable+0xf2>
    while (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == 0UL)
 8001fbe:	687b      	ldr	r3, [r7, #4]
 8001fc0:	681b      	ldr	r3, [r3, #0]
 8001fc2:	681b      	ldr	r3, [r3, #0]
 8001fc4:	f003 0301 	and.w	r3, r3, #1
 8001fc8:	2b01      	cmp	r3, #1
 8001fca:	d1cf      	bne.n	8001f6c <ADC_Enable+0x90>
      }
    }
  }

  /* Return HAL status */
  return HAL_OK;
 8001fcc:	2300      	movs	r3, #0
}
 8001fce:	4618      	mov	r0, r3
 8001fd0:	3710      	adds	r7, #16
 8001fd2:	46bd      	mov	sp, r7
 8001fd4:	bd80      	pop	{r7, pc}
 8001fd6:	bf00      	nop
 8001fd8:	8000003f 	.word	0x8000003f
 8001fdc:	50040300 	.word	0x50040300
 8001fe0:	20000000 	.word	0x20000000
 8001fe4:	053e2d63 	.word	0x053e2d63

08001fe8 <ADC_Disable>:
  *         stopped.
  * @param hadc ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef ADC_Disable(ADC_HandleTypeDef *hadc)
{
 8001fe8:	b580      	push	{r7, lr}
 8001fea:	b084      	sub	sp, #16
 8001fec:	af00      	add	r7, sp, #0
 8001fee:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  const uint32_t tmp_adc_is_disable_on_going = LL_ADC_IsDisableOngoing(hadc->Instance);
 8001ff0:	687b      	ldr	r3, [r7, #4]
 8001ff2:	681b      	ldr	r3, [r3, #0]
 8001ff4:	4618      	mov	r0, r3
 8001ff6:	f7ff f908 	bl	800120a <LL_ADC_IsDisableOngoing>
 8001ffa:	60f8      	str	r0, [r7, #12]

  /* Verification if ADC is not already disabled:                             */
  /* Note: forbidden to disable ADC (set bit ADC_CR_ADDIS) if ADC is already  */
  /*       disabled.                                                          */
  if ((LL_ADC_IsEnabled(hadc->Instance) != 0UL)
 8001ffc:	687b      	ldr	r3, [r7, #4]
 8001ffe:	681b      	ldr	r3, [r3, #0]
 8002000:	4618      	mov	r0, r3
 8002002:	f7ff f8ef 	bl	80011e4 <LL_ADC_IsEnabled>
 8002006:	4603      	mov	r3, r0
 8002008:	2b00      	cmp	r3, #0
 800200a:	d047      	beq.n	800209c <ADC_Disable+0xb4>
      && (tmp_adc_is_disable_on_going == 0UL)
 800200c:	68fb      	ldr	r3, [r7, #12]
 800200e:	2b00      	cmp	r3, #0
 8002010:	d144      	bne.n	800209c <ADC_Disable+0xb4>
     )
  {
    /* Check if conditions to disable the ADC are fulfilled */
    if ((hadc->Instance->CR & (ADC_CR_JADSTART | ADC_CR_ADSTART | ADC_CR_ADEN)) == ADC_CR_ADEN)
 8002012:	687b      	ldr	r3, [r7, #4]
 8002014:	681b      	ldr	r3, [r3, #0]
 8002016:	689b      	ldr	r3, [r3, #8]
 8002018:	f003 030d 	and.w	r3, r3, #13
 800201c:	2b01      	cmp	r3, #1
 800201e:	d10c      	bne.n	800203a <ADC_Disable+0x52>
    {
      /* Disable the ADC peripheral */
      LL_ADC_Disable(hadc->Instance);
 8002020:	687b      	ldr	r3, [r7, #4]
 8002022:	681b      	ldr	r3, [r3, #0]
 8002024:	4618      	mov	r0, r3
 8002026:	f7ff f8c9 	bl	80011bc <LL_ADC_Disable>
      __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOSMP | ADC_FLAG_RDY));
 800202a:	687b      	ldr	r3, [r7, #4]
 800202c:	681b      	ldr	r3, [r3, #0]
 800202e:	2203      	movs	r2, #3
 8002030:	601a      	str	r2, [r3, #0]
      return HAL_ERROR;
    }

    /* Wait for ADC effectively disabled */
    /* Get tick count */
    tickstart = HAL_GetTick();
 8002032:	f7fe ff0b 	bl	8000e4c <HAL_GetTick>
 8002036:	60b8      	str	r0, [r7, #8]

    while ((hadc->Instance->CR & ADC_CR_ADEN) != 0UL)
 8002038:	e029      	b.n	800208e <ADC_Disable+0xa6>
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 800203a:	687b      	ldr	r3, [r7, #4]
 800203c:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800203e:	f043 0210 	orr.w	r2, r3, #16
 8002042:	687b      	ldr	r3, [r7, #4]
 8002044:	655a      	str	r2, [r3, #84]	; 0x54
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8002046:	687b      	ldr	r3, [r7, #4]
 8002048:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800204a:	f043 0201 	orr.w	r2, r3, #1
 800204e:	687b      	ldr	r3, [r7, #4]
 8002050:	659a      	str	r2, [r3, #88]	; 0x58
      return HAL_ERROR;
 8002052:	2301      	movs	r3, #1
 8002054:	e023      	b.n	800209e <ADC_Disable+0xb6>
    {
      if ((HAL_GetTick() - tickstart) > ADC_DISABLE_TIMEOUT)
 8002056:	f7fe fef9 	bl	8000e4c <HAL_GetTick>
 800205a:	4602      	mov	r2, r0
 800205c:	68bb      	ldr	r3, [r7, #8]
 800205e:	1ad3      	subs	r3, r2, r3
 8002060:	2b02      	cmp	r3, #2
 8002062:	d914      	bls.n	800208e <ADC_Disable+0xa6>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if ((hadc->Instance->CR & ADC_CR_ADEN) != 0UL)
 8002064:	687b      	ldr	r3, [r7, #4]
 8002066:	681b      	ldr	r3, [r3, #0]
 8002068:	689b      	ldr	r3, [r3, #8]
 800206a:	f003 0301 	and.w	r3, r3, #1
 800206e:	2b00      	cmp	r3, #0
 8002070:	d00d      	beq.n	800208e <ADC_Disable+0xa6>
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8002072:	687b      	ldr	r3, [r7, #4]
 8002074:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8002076:	f043 0210 	orr.w	r2, r3, #16
 800207a:	687b      	ldr	r3, [r7, #4]
 800207c:	655a      	str	r2, [r3, #84]	; 0x54

          /* Set ADC error code to ADC peripheral internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 800207e:	687b      	ldr	r3, [r7, #4]
 8002080:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002082:	f043 0201 	orr.w	r2, r3, #1
 8002086:	687b      	ldr	r3, [r7, #4]
 8002088:	659a      	str	r2, [r3, #88]	; 0x58

          return HAL_ERROR;
 800208a:	2301      	movs	r3, #1
 800208c:	e007      	b.n	800209e <ADC_Disable+0xb6>
    while ((hadc->Instance->CR & ADC_CR_ADEN) != 0UL)
 800208e:	687b      	ldr	r3, [r7, #4]
 8002090:	681b      	ldr	r3, [r3, #0]
 8002092:	689b      	ldr	r3, [r3, #8]
 8002094:	f003 0301 	and.w	r3, r3, #1
 8002098:	2b00      	cmp	r3, #0
 800209a:	d1dc      	bne.n	8002056 <ADC_Disable+0x6e>
      }
    }
  }

  /* Return HAL status */
  return HAL_OK;
 800209c:	2300      	movs	r3, #0
}
 800209e:	4618      	mov	r0, r3
 80020a0:	3710      	adds	r7, #16
 80020a2:	46bd      	mov	sp, r7
 80020a4:	bd80      	pop	{r7, pc}

080020a6 <ADC_DMAConvCplt>:
  * @brief  DMA transfer complete callback.
  * @param hdma pointer to DMA handle.
  * @retval None
  */
void ADC_DMAConvCplt(DMA_HandleTypeDef *hdma)
{
 80020a6:	b580      	push	{r7, lr}
 80020a8:	b084      	sub	sp, #16
 80020aa:	af00      	add	r7, sp, #0
 80020ac:	6078      	str	r0, [r7, #4]
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef *hadc = (ADC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 80020ae:	687b      	ldr	r3, [r7, #4]
 80020b0:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80020b2:	60fb      	str	r3, [r7, #12]

  /* Update state machine on conversion status if not in error state */
  if ((hadc->State & (HAL_ADC_STATE_ERROR_INTERNAL | HAL_ADC_STATE_ERROR_DMA)) == 0UL)
 80020b4:	68fb      	ldr	r3, [r7, #12]
 80020b6:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80020b8:	f003 0350 	and.w	r3, r3, #80	; 0x50
 80020bc:	2b00      	cmp	r3, #0
 80020be:	d14b      	bne.n	8002158 <ADC_DMAConvCplt+0xb2>
  {
    /* Set ADC state */
    SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 80020c0:	68fb      	ldr	r3, [r7, #12]
 80020c2:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80020c4:	f443 7200 	orr.w	r2, r3, #512	; 0x200
 80020c8:	68fb      	ldr	r3, [r7, #12]
 80020ca:	655a      	str	r2, [r3, #84]	; 0x54

    /* Determine whether any further conversion upcoming on group regular     */
    /* by external trigger, continuous mode or scan sequence on going         */
    /* to disable interruption.                                               */
    /* Is it the end of the regular sequence ? */
    if ((hadc->Instance->ISR & ADC_FLAG_EOS) != 0UL)
 80020cc:	68fb      	ldr	r3, [r7, #12]
 80020ce:	681b      	ldr	r3, [r3, #0]
 80020d0:	681b      	ldr	r3, [r3, #0]
 80020d2:	f003 0308 	and.w	r3, r3, #8
 80020d6:	2b00      	cmp	r3, #0
 80020d8:	d021      	beq.n	800211e <ADC_DMAConvCplt+0x78>
    {
      /* Are conversions software-triggered ? */
      if (LL_ADC_REG_IsTriggerSourceSWStart(hadc->Instance) != 0UL)
 80020da:	68fb      	ldr	r3, [r7, #12]
 80020dc:	681b      	ldr	r3, [r3, #0]
 80020de:	4618      	mov	r0, r3
 80020e0:	f7fe ff6d 	bl	8000fbe <LL_ADC_REG_IsTriggerSourceSWStart>
 80020e4:	4603      	mov	r3, r0
 80020e6:	2b00      	cmp	r3, #0
 80020e8:	d032      	beq.n	8002150 <ADC_DMAConvCplt+0xaa>
      {
        /* Is CONT bit set ? */
        if (READ_BIT(hadc->Instance->CFGR, ADC_CFGR_CONT) == 0UL)
 80020ea:	68fb      	ldr	r3, [r7, #12]
 80020ec:	681b      	ldr	r3, [r3, #0]
 80020ee:	68db      	ldr	r3, [r3, #12]
 80020f0:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 80020f4:	2b00      	cmp	r3, #0
 80020f6:	d12b      	bne.n	8002150 <ADC_DMAConvCplt+0xaa>
        {
          /* CONT bit is not set, no more conversions expected */
          CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);
 80020f8:	68fb      	ldr	r3, [r7, #12]
 80020fa:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80020fc:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 8002100:	68fb      	ldr	r3, [r7, #12]
 8002102:	655a      	str	r2, [r3, #84]	; 0x54
          if ((hadc->State & HAL_ADC_STATE_INJ_BUSY) == 0UL)
 8002104:	68fb      	ldr	r3, [r7, #12]
 8002106:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8002108:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 800210c:	2b00      	cmp	r3, #0
 800210e:	d11f      	bne.n	8002150 <ADC_DMAConvCplt+0xaa>
          {
            SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 8002110:	68fb      	ldr	r3, [r7, #12]
 8002112:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8002114:	f043 0201 	orr.w	r2, r3, #1
 8002118:	68fb      	ldr	r3, [r7, #12]
 800211a:	655a      	str	r2, [r3, #84]	; 0x54
 800211c:	e018      	b.n	8002150 <ADC_DMAConvCplt+0xaa>
    }
    else
    {
      /* DMA End of Transfer interrupt was triggered but conversions sequence
         is not over. If DMACFG is set to 0, conversions are stopped. */
      if (READ_BIT(hadc->Instance->CFGR, ADC_CFGR_DMACFG) == 0UL)
 800211e:	68fb      	ldr	r3, [r7, #12]
 8002120:	681b      	ldr	r3, [r3, #0]
 8002122:	68db      	ldr	r3, [r3, #12]
 8002124:	f003 0302 	and.w	r3, r3, #2
 8002128:	2b00      	cmp	r3, #0
 800212a:	d111      	bne.n	8002150 <ADC_DMAConvCplt+0xaa>
      {
        /* DMACFG bit is not set, conversions are stopped. */
        CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);
 800212c:	68fb      	ldr	r3, [r7, #12]
 800212e:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8002130:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 8002134:	68fb      	ldr	r3, [r7, #12]
 8002136:	655a      	str	r2, [r3, #84]	; 0x54
        if ((hadc->State & HAL_ADC_STATE_INJ_BUSY) == 0UL)
 8002138:	68fb      	ldr	r3, [r7, #12]
 800213a:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800213c:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8002140:	2b00      	cmp	r3, #0
 8002142:	d105      	bne.n	8002150 <ADC_DMAConvCplt+0xaa>
        {
          SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 8002144:	68fb      	ldr	r3, [r7, #12]
 8002146:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8002148:	f043 0201 	orr.w	r2, r3, #1
 800214c:	68fb      	ldr	r3, [r7, #12]
 800214e:	655a      	str	r2, [r3, #84]	; 0x54

    /* Conversion complete callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->ConvCpltCallback(hadc);
#else
    HAL_ADC_ConvCpltCallback(hadc);
 8002150:	68f8      	ldr	r0, [r7, #12]
 8002152:	f7ff fab3 	bl	80016bc <HAL_ADC_ConvCpltCallback>
    {
      /* Call ADC DMA error callback */
      hadc->DMA_Handle->XferErrorCallback(hdma);
    }
  }
}
 8002156:	e00e      	b.n	8002176 <ADC_DMAConvCplt+0xd0>
    if ((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) != 0UL)
 8002158:	68fb      	ldr	r3, [r7, #12]
 800215a:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800215c:	f003 0310 	and.w	r3, r3, #16
 8002160:	2b00      	cmp	r3, #0
 8002162:	d003      	beq.n	800216c <ADC_DMAConvCplt+0xc6>
      HAL_ADC_ErrorCallback(hadc);
 8002164:	68f8      	ldr	r0, [r7, #12]
 8002166:	f7ff fabd 	bl	80016e4 <HAL_ADC_ErrorCallback>
}
 800216a:	e004      	b.n	8002176 <ADC_DMAConvCplt+0xd0>
      hadc->DMA_Handle->XferErrorCallback(hdma);
 800216c:	68fb      	ldr	r3, [r7, #12]
 800216e:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8002170:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8002172:	6878      	ldr	r0, [r7, #4]
 8002174:	4798      	blx	r3
}
 8002176:	bf00      	nop
 8002178:	3710      	adds	r7, #16
 800217a:	46bd      	mov	sp, r7
 800217c:	bd80      	pop	{r7, pc}

0800217e <ADC_DMAHalfConvCplt>:
  * @brief  DMA half transfer complete callback.
  * @param hdma pointer to DMA handle.
  * @retval None
  */
void ADC_DMAHalfConvCplt(DMA_HandleTypeDef *hdma)
{
 800217e:	b580      	push	{r7, lr}
 8002180:	b084      	sub	sp, #16
 8002182:	af00      	add	r7, sp, #0
 8002184:	6078      	str	r0, [r7, #4]
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef *hadc = (ADC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8002186:	687b      	ldr	r3, [r7, #4]
 8002188:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800218a:	60fb      	str	r3, [r7, #12]

  /* Half conversion callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
  hadc->ConvHalfCpltCallback(hadc);
#else
  HAL_ADC_ConvHalfCpltCallback(hadc);
 800218c:	68f8      	ldr	r0, [r7, #12]
 800218e:	f7ff fa9f 	bl	80016d0 <HAL_ADC_ConvHalfCpltCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
}
 8002192:	bf00      	nop
 8002194:	3710      	adds	r7, #16
 8002196:	46bd      	mov	sp, r7
 8002198:	bd80      	pop	{r7, pc}

0800219a <ADC_DMAError>:
  * @brief  DMA error callback.
  * @param hdma pointer to DMA handle.
  * @retval None
  */
void ADC_DMAError(DMA_HandleTypeDef *hdma)
{
 800219a:	b580      	push	{r7, lr}
 800219c:	b084      	sub	sp, #16
 800219e:	af00      	add	r7, sp, #0
 80021a0:	6078      	str	r0, [r7, #4]
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef *hadc = (ADC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 80021a2:	687b      	ldr	r3, [r7, #4]
 80021a4:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80021a6:	60fb      	str	r3, [r7, #12]

  /* Set ADC state */
  SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_DMA);
 80021a8:	68fb      	ldr	r3, [r7, #12]
 80021aa:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80021ac:	f043 0240 	orr.w	r2, r3, #64	; 0x40
 80021b0:	68fb      	ldr	r3, [r7, #12]
 80021b2:	655a      	str	r2, [r3, #84]	; 0x54

  /* Set ADC error code to DMA error */
  SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_DMA);
 80021b4:	68fb      	ldr	r3, [r7, #12]
 80021b6:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80021b8:	f043 0204 	orr.w	r2, r3, #4
 80021bc:	68fb      	ldr	r3, [r7, #12]
 80021be:	659a      	str	r2, [r3, #88]	; 0x58

  /* Error callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
  hadc->ErrorCallback(hadc);
#else
  HAL_ADC_ErrorCallback(hadc);
 80021c0:	68f8      	ldr	r0, [r7, #12]
 80021c2:	f7ff fa8f 	bl	80016e4 <HAL_ADC_ErrorCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
}
 80021c6:	bf00      	nop
 80021c8:	3710      	adds	r7, #16
 80021ca:	46bd      	mov	sp, r7
 80021cc:	bd80      	pop	{r7, pc}

080021ce <LL_ADC_IsEnabled>:
{
 80021ce:	b480      	push	{r7}
 80021d0:	b083      	sub	sp, #12
 80021d2:	af00      	add	r7, sp, #0
 80021d4:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADEN) == (ADC_CR_ADEN)) ? 1UL : 0UL);
 80021d6:	687b      	ldr	r3, [r7, #4]
 80021d8:	689b      	ldr	r3, [r3, #8]
 80021da:	f003 0301 	and.w	r3, r3, #1
 80021de:	2b01      	cmp	r3, #1
 80021e0:	d101      	bne.n	80021e6 <LL_ADC_IsEnabled+0x18>
 80021e2:	2301      	movs	r3, #1
 80021e4:	e000      	b.n	80021e8 <LL_ADC_IsEnabled+0x1a>
 80021e6:	2300      	movs	r3, #0
}
 80021e8:	4618      	mov	r0, r3
 80021ea:	370c      	adds	r7, #12
 80021ec:	46bd      	mov	sp, r7
 80021ee:	f85d 7b04 	ldr.w	r7, [sp], #4
 80021f2:	4770      	bx	lr

080021f4 <LL_ADC_StartCalibration>:
{
 80021f4:	b480      	push	{r7}
 80021f6:	b083      	sub	sp, #12
 80021f8:	af00      	add	r7, sp, #0
 80021fa:	6078      	str	r0, [r7, #4]
 80021fc:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCx->CR,
 80021fe:	687b      	ldr	r3, [r7, #4]
 8002200:	689b      	ldr	r3, [r3, #8]
 8002202:	f023 4340 	bic.w	r3, r3, #3221225472	; 0xc0000000
 8002206:	f023 033f 	bic.w	r3, r3, #63	; 0x3f
 800220a:	683a      	ldr	r2, [r7, #0]
 800220c:	f002 4280 	and.w	r2, r2, #1073741824	; 0x40000000
 8002210:	4313      	orrs	r3, r2
 8002212:	f043 4200 	orr.w	r2, r3, #2147483648	; 0x80000000
 8002216:	687b      	ldr	r3, [r7, #4]
 8002218:	609a      	str	r2, [r3, #8]
}
 800221a:	bf00      	nop
 800221c:	370c      	adds	r7, #12
 800221e:	46bd      	mov	sp, r7
 8002220:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002224:	4770      	bx	lr

08002226 <LL_ADC_IsCalibrationOnGoing>:
{
 8002226:	b480      	push	{r7}
 8002228:	b083      	sub	sp, #12
 800222a:	af00      	add	r7, sp, #0
 800222c:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADCAL) == (ADC_CR_ADCAL)) ? 1UL : 0UL);
 800222e:	687b      	ldr	r3, [r7, #4]
 8002230:	689b      	ldr	r3, [r3, #8]
 8002232:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 8002236:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 800223a:	d101      	bne.n	8002240 <LL_ADC_IsCalibrationOnGoing+0x1a>
 800223c:	2301      	movs	r3, #1
 800223e:	e000      	b.n	8002242 <LL_ADC_IsCalibrationOnGoing+0x1c>
 8002240:	2300      	movs	r3, #0
}
 8002242:	4618      	mov	r0, r3
 8002244:	370c      	adds	r7, #12
 8002246:	46bd      	mov	sp, r7
 8002248:	f85d 7b04 	ldr.w	r7, [sp], #4
 800224c:	4770      	bx	lr

0800224e <LL_ADC_REG_IsConversionOngoing>:
{
 800224e:	b480      	push	{r7}
 8002250:	b083      	sub	sp, #12
 8002252:	af00      	add	r7, sp, #0
 8002254:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADSTART) == (ADC_CR_ADSTART)) ? 1UL : 0UL);
 8002256:	687b      	ldr	r3, [r7, #4]
 8002258:	689b      	ldr	r3, [r3, #8]
 800225a:	f003 0304 	and.w	r3, r3, #4
 800225e:	2b04      	cmp	r3, #4
 8002260:	d101      	bne.n	8002266 <LL_ADC_REG_IsConversionOngoing+0x18>
 8002262:	2301      	movs	r3, #1
 8002264:	e000      	b.n	8002268 <LL_ADC_REG_IsConversionOngoing+0x1a>
 8002266:	2300      	movs	r3, #0
}
 8002268:	4618      	mov	r0, r3
 800226a:	370c      	adds	r7, #12
 800226c:	46bd      	mov	sp, r7
 800226e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002272:	4770      	bx	lr

08002274 <HAL_ADCEx_Calibration_Start>:
  *           @arg @ref ADC_SINGLE_ENDED       Channel in mode input single ended
  *           @arg @ref ADC_DIFFERENTIAL_ENDED Channel in mode input differential ended
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADCEx_Calibration_Start(ADC_HandleTypeDef *hadc, uint32_t SingleDiff)
{
 8002274:	b580      	push	{r7, lr}
 8002276:	b084      	sub	sp, #16
 8002278:	af00      	add	r7, sp, #0
 800227a:	6078      	str	r0, [r7, #4]
 800227c:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status;
  __IO uint32_t wait_loop_index = 0UL;
 800227e:	2300      	movs	r3, #0
 8002280:	60bb      	str	r3, [r7, #8]
  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));
  assert_param(IS_ADC_SINGLE_DIFFERENTIAL(SingleDiff));

  /* Process locked */
  __HAL_LOCK(hadc);
 8002282:	687b      	ldr	r3, [r7, #4]
 8002284:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
 8002288:	2b01      	cmp	r3, #1
 800228a:	d101      	bne.n	8002290 <HAL_ADCEx_Calibration_Start+0x1c>
 800228c:	2302      	movs	r3, #2
 800228e:	e04d      	b.n	800232c <HAL_ADCEx_Calibration_Start+0xb8>
 8002290:	687b      	ldr	r3, [r7, #4]
 8002292:	2201      	movs	r2, #1
 8002294:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

  /* Calibration prerequisite: ADC must be disabled. */

  /* Disable the ADC (if not already disabled) */
  tmp_hal_status = ADC_Disable(hadc);
 8002298:	6878      	ldr	r0, [r7, #4]
 800229a:	f7ff fea5 	bl	8001fe8 <ADC_Disable>
 800229e:	4603      	mov	r3, r0
 80022a0:	73fb      	strb	r3, [r7, #15]

  /* Check if ADC is effectively disabled */
  if (tmp_hal_status == HAL_OK)
 80022a2:	7bfb      	ldrb	r3, [r7, #15]
 80022a4:	2b00      	cmp	r3, #0
 80022a6:	d136      	bne.n	8002316 <HAL_ADCEx_Calibration_Start+0xa2>
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 80022a8:	687b      	ldr	r3, [r7, #4]
 80022aa:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80022ac:	f423 5388 	bic.w	r3, r3, #4352	; 0x1100
 80022b0:	f023 0302 	bic.w	r3, r3, #2
 80022b4:	f043 0202 	orr.w	r2, r3, #2
 80022b8:	687b      	ldr	r3, [r7, #4]
 80022ba:	655a      	str	r2, [r3, #84]	; 0x54
                      HAL_ADC_STATE_REG_BUSY | HAL_ADC_STATE_INJ_BUSY,
                      HAL_ADC_STATE_BUSY_INTERNAL);

    /* Start ADC calibration in mode single-ended or differential */
    LL_ADC_StartCalibration(hadc->Instance, SingleDiff);
 80022bc:	687b      	ldr	r3, [r7, #4]
 80022be:	681b      	ldr	r3, [r3, #0]
 80022c0:	6839      	ldr	r1, [r7, #0]
 80022c2:	4618      	mov	r0, r3
 80022c4:	f7ff ff96 	bl	80021f4 <LL_ADC_StartCalibration>

    /* Wait for calibration completion */
    while (LL_ADC_IsCalibrationOnGoing(hadc->Instance) != 0UL)
 80022c8:	e014      	b.n	80022f4 <HAL_ADCEx_Calibration_Start+0x80>
    {
      wait_loop_index++;
 80022ca:	68bb      	ldr	r3, [r7, #8]
 80022cc:	3301      	adds	r3, #1
 80022ce:	60bb      	str	r3, [r7, #8]
      if (wait_loop_index >= ADC_CALIBRATION_TIMEOUT)
 80022d0:	68bb      	ldr	r3, [r7, #8]
 80022d2:	f5b3 2f91 	cmp.w	r3, #296960	; 0x48800
 80022d6:	d30d      	bcc.n	80022f4 <HAL_ADCEx_Calibration_Start+0x80>
      {
        /* Update ADC state machine to error */
        ADC_STATE_CLR_SET(hadc->State,
 80022d8:	687b      	ldr	r3, [r7, #4]
 80022da:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80022dc:	f023 0312 	bic.w	r3, r3, #18
 80022e0:	f043 0210 	orr.w	r2, r3, #16
 80022e4:	687b      	ldr	r3, [r7, #4]
 80022e6:	655a      	str	r2, [r3, #84]	; 0x54
                          HAL_ADC_STATE_BUSY_INTERNAL,
                          HAL_ADC_STATE_ERROR_INTERNAL);

        /* Process unlocked */
        __HAL_UNLOCK(hadc);
 80022e8:	687b      	ldr	r3, [r7, #4]
 80022ea:	2200      	movs	r2, #0
 80022ec:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

        return HAL_ERROR;
 80022f0:	2301      	movs	r3, #1
 80022f2:	e01b      	b.n	800232c <HAL_ADCEx_Calibration_Start+0xb8>
    while (LL_ADC_IsCalibrationOnGoing(hadc->Instance) != 0UL)
 80022f4:	687b      	ldr	r3, [r7, #4]
 80022f6:	681b      	ldr	r3, [r3, #0]
 80022f8:	4618      	mov	r0, r3
 80022fa:	f7ff ff94 	bl	8002226 <LL_ADC_IsCalibrationOnGoing>
 80022fe:	4603      	mov	r3, r0
 8002300:	2b00      	cmp	r3, #0
 8002302:	d1e2      	bne.n	80022ca <HAL_ADCEx_Calibration_Start+0x56>
      }
    }

    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8002304:	687b      	ldr	r3, [r7, #4]
 8002306:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8002308:	f023 0303 	bic.w	r3, r3, #3
 800230c:	f043 0201 	orr.w	r2, r3, #1
 8002310:	687b      	ldr	r3, [r7, #4]
 8002312:	655a      	str	r2, [r3, #84]	; 0x54
 8002314:	e005      	b.n	8002322 <HAL_ADCEx_Calibration_Start+0xae>
                      HAL_ADC_STATE_BUSY_INTERNAL,
                      HAL_ADC_STATE_READY);
  }
  else
  {
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8002316:	687b      	ldr	r3, [r7, #4]
 8002318:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800231a:	f043 0210 	orr.w	r2, r3, #16
 800231e:	687b      	ldr	r3, [r7, #4]
 8002320:	655a      	str	r2, [r3, #84]	; 0x54
    /* Note: No need to update variable "tmp_hal_status" here: already set    */
    /*       to state "HAL_ERROR" by function disabling the ADC.              */
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8002322:	687b      	ldr	r3, [r7, #4]
 8002324:	2200      	movs	r2, #0
 8002326:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

  /* Return function status */
  return tmp_hal_status;
 800232a:	7bfb      	ldrb	r3, [r7, #15]
}
 800232c:	4618      	mov	r0, r3
 800232e:	3710      	adds	r7, #16
 8002330:	46bd      	mov	sp, r7
 8002332:	bd80      	pop	{r7, pc}

08002334 <HAL_ADCEx_MultiModeConfigChannel>:
  * @param hadc Master ADC handle
  * @param pMultimode Structure of ADC multimode configuration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADCEx_MultiModeConfigChannel(ADC_HandleTypeDef *hadc, const ADC_MultiModeTypeDef *pMultimode)
{
 8002334:	b590      	push	{r4, r7, lr}
 8002336:	b09f      	sub	sp, #124	; 0x7c
 8002338:	af00      	add	r7, sp, #0
 800233a:	6078      	str	r0, [r7, #4]
 800233c:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 800233e:	2300      	movs	r3, #0
 8002340:	f887 3077 	strb.w	r3, [r7, #119]	; 0x77
    assert_param(IS_ADC_DMA_ACCESS_MULTIMODE(pMultimode->DMAAccessMode));
    assert_param(IS_ADC_SAMPLING_DELAY(pMultimode->TwoSamplingDelay));
  }

  /* Process locked */
  __HAL_LOCK(hadc);
 8002344:	687b      	ldr	r3, [r7, #4]
 8002346:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
 800234a:	2b01      	cmp	r3, #1
 800234c:	d101      	bne.n	8002352 <HAL_ADCEx_MultiModeConfigChannel+0x1e>
 800234e:	2302      	movs	r3, #2
 8002350:	e093      	b.n	800247a <HAL_ADCEx_MultiModeConfigChannel+0x146>
 8002352:	687b      	ldr	r3, [r7, #4]
 8002354:	2201      	movs	r2, #1
 8002356:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

  /* Temporary handle minimum initialization */
  __HAL_ADC_RESET_HANDLE_STATE(&tmp_hadc_slave);
 800235a:	2300      	movs	r3, #0
 800235c:	65fb      	str	r3, [r7, #92]	; 0x5c
  ADC_CLEAR_ERRORCODE(&tmp_hadc_slave);
 800235e:	2300      	movs	r3, #0
 8002360:	663b      	str	r3, [r7, #96]	; 0x60

  ADC_MULTI_SLAVE(hadc, &tmp_hadc_slave);
 8002362:	687b      	ldr	r3, [r7, #4]
 8002364:	681b      	ldr	r3, [r3, #0]
 8002366:	4a47      	ldr	r2, [pc, #284]	; (8002484 <HAL_ADCEx_MultiModeConfigChannel+0x150>)
 8002368:	4293      	cmp	r3, r2
 800236a:	d102      	bne.n	8002372 <HAL_ADCEx_MultiModeConfigChannel+0x3e>
 800236c:	4b46      	ldr	r3, [pc, #280]	; (8002488 <HAL_ADCEx_MultiModeConfigChannel+0x154>)
 800236e:	60bb      	str	r3, [r7, #8]
 8002370:	e001      	b.n	8002376 <HAL_ADCEx_MultiModeConfigChannel+0x42>
 8002372:	2300      	movs	r3, #0
 8002374:	60bb      	str	r3, [r7, #8]

  if (tmp_hadc_slave.Instance == NULL)
 8002376:	68bb      	ldr	r3, [r7, #8]
 8002378:	2b00      	cmp	r3, #0
 800237a:	d10b      	bne.n	8002394 <HAL_ADCEx_MultiModeConfigChannel+0x60>
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 800237c:	687b      	ldr	r3, [r7, #4]
 800237e:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8002380:	f043 0220 	orr.w	r2, r3, #32
 8002384:	687b      	ldr	r3, [r7, #4]
 8002386:	655a      	str	r2, [r3, #84]	; 0x54

    /* Process unlocked */
    __HAL_UNLOCK(hadc);
 8002388:	687b      	ldr	r3, [r7, #4]
 800238a:	2200      	movs	r2, #0
 800238c:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

    return HAL_ERROR;
 8002390:	2301      	movs	r3, #1
 8002392:	e072      	b.n	800247a <HAL_ADCEx_MultiModeConfigChannel+0x146>
  /* Parameters update conditioned to ADC state:                              */
  /* Parameters that can be updated when ADC is disabled or enabled without   */
  /* conversion on going on regular group:                                    */
  /*  - Multimode DMA configuration                                           */
  /*  - Multimode DMA mode                                                    */
  tmp_hadc_slave_conversion_on_going = LL_ADC_REG_IsConversionOngoing((&tmp_hadc_slave)->Instance);
 8002394:	68bb      	ldr	r3, [r7, #8]
 8002396:	4618      	mov	r0, r3
 8002398:	f7ff ff59 	bl	800224e <LL_ADC_REG_IsConversionOngoing>
 800239c:	6738      	str	r0, [r7, #112]	; 0x70
  if ((LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 800239e:	687b      	ldr	r3, [r7, #4]
 80023a0:	681b      	ldr	r3, [r3, #0]
 80023a2:	4618      	mov	r0, r3
 80023a4:	f7ff ff53 	bl	800224e <LL_ADC_REG_IsConversionOngoing>
 80023a8:	4603      	mov	r3, r0
 80023aa:	2b00      	cmp	r3, #0
 80023ac:	d154      	bne.n	8002458 <HAL_ADCEx_MultiModeConfigChannel+0x124>
      && (tmp_hadc_slave_conversion_on_going == 0UL))
 80023ae:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 80023b0:	2b00      	cmp	r3, #0
 80023b2:	d151      	bne.n	8002458 <HAL_ADCEx_MultiModeConfigChannel+0x124>
  {
    /* Pointer to the common control register */
    tmpADC_Common = __LL_ADC_COMMON_INSTANCE(hadc->Instance);
 80023b4:	4b35      	ldr	r3, [pc, #212]	; (800248c <HAL_ADCEx_MultiModeConfigChannel+0x158>)
 80023b6:	66fb      	str	r3, [r7, #108]	; 0x6c

    /* If multimode is selected, configure all multimode parameters.          */
    /* Otherwise, reset multimode parameters (can be used in case of          */
    /* transition from multimode to independent mode).                        */
    if (pMultimode->Mode != ADC_MODE_INDEPENDENT)
 80023b8:	683b      	ldr	r3, [r7, #0]
 80023ba:	681b      	ldr	r3, [r3, #0]
 80023bc:	2b00      	cmp	r3, #0
 80023be:	d02c      	beq.n	800241a <HAL_ADCEx_MultiModeConfigChannel+0xe6>
    {
      MODIFY_REG(tmpADC_Common->CCR, ADC_CCR_MDMA | ADC_CCR_DMACFG,
 80023c0:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80023c2:	689b      	ldr	r3, [r3, #8]
 80023c4:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 80023c8:	683b      	ldr	r3, [r7, #0]
 80023ca:	6859      	ldr	r1, [r3, #4]
 80023cc:	687b      	ldr	r3, [r7, #4]
 80023ce:	f893 3030 	ldrb.w	r3, [r3, #48]	; 0x30
 80023d2:	035b      	lsls	r3, r3, #13
 80023d4:	430b      	orrs	r3, r1
 80023d6:	431a      	orrs	r2, r3
 80023d8:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80023da:	609a      	str	r2, [r3, #8]
      /*      from 1 to 10 clock cycles for 10 bits,                              */
      /*      from 1 to 8 clock cycles for 8 bits                                 */
      /*      from 1 to 6 clock cycles for 6 bits                                 */
      /*    If a higher delay is selected, it will be clipped to maximum delay    */
      /*    range                                                                 */
      if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) == 0UL)
 80023dc:	4829      	ldr	r0, [pc, #164]	; (8002484 <HAL_ADCEx_MultiModeConfigChannel+0x150>)
 80023de:	f7ff fef6 	bl	80021ce <LL_ADC_IsEnabled>
 80023e2:	4604      	mov	r4, r0
 80023e4:	4828      	ldr	r0, [pc, #160]	; (8002488 <HAL_ADCEx_MultiModeConfigChannel+0x154>)
 80023e6:	f7ff fef2 	bl	80021ce <LL_ADC_IsEnabled>
 80023ea:	4603      	mov	r3, r0
 80023ec:	431c      	orrs	r4, r3
 80023ee:	4828      	ldr	r0, [pc, #160]	; (8002490 <HAL_ADCEx_MultiModeConfigChannel+0x15c>)
 80023f0:	f7ff feed 	bl	80021ce <LL_ADC_IsEnabled>
 80023f4:	4603      	mov	r3, r0
 80023f6:	4323      	orrs	r3, r4
 80023f8:	2b00      	cmp	r3, #0
 80023fa:	d137      	bne.n	800246c <HAL_ADCEx_MultiModeConfigChannel+0x138>
      {
        MODIFY_REG(tmpADC_Common->CCR,
 80023fc:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80023fe:	689b      	ldr	r3, [r3, #8]
 8002400:	f423 6371 	bic.w	r3, r3, #3856	; 0xf10
 8002404:	f023 030f 	bic.w	r3, r3, #15
 8002408:	683a      	ldr	r2, [r7, #0]
 800240a:	6811      	ldr	r1, [r2, #0]
 800240c:	683a      	ldr	r2, [r7, #0]
 800240e:	6892      	ldr	r2, [r2, #8]
 8002410:	430a      	orrs	r2, r1
 8002412:	431a      	orrs	r2, r3
 8002414:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8002416:	609a      	str	r2, [r3, #8]
    if (pMultimode->Mode != ADC_MODE_INDEPENDENT)
 8002418:	e028      	b.n	800246c <HAL_ADCEx_MultiModeConfigChannel+0x138>
                  );
      }
    }
    else /* ADC_MODE_INDEPENDENT */
    {
      CLEAR_BIT(tmpADC_Common->CCR, ADC_CCR_MDMA | ADC_CCR_DMACFG);
 800241a:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800241c:	689b      	ldr	r3, [r3, #8]
 800241e:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 8002422:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8002424:	609a      	str	r2, [r3, #8]

      /* Parameters that can be updated only when ADC is disabled:                */
      /*  - Multimode mode selection                                              */
      /*  - Multimode delay                                                       */
      if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) == 0UL)
 8002426:	4817      	ldr	r0, [pc, #92]	; (8002484 <HAL_ADCEx_MultiModeConfigChannel+0x150>)
 8002428:	f7ff fed1 	bl	80021ce <LL_ADC_IsEnabled>
 800242c:	4604      	mov	r4, r0
 800242e:	4816      	ldr	r0, [pc, #88]	; (8002488 <HAL_ADCEx_MultiModeConfigChannel+0x154>)
 8002430:	f7ff fecd 	bl	80021ce <LL_ADC_IsEnabled>
 8002434:	4603      	mov	r3, r0
 8002436:	431c      	orrs	r4, r3
 8002438:	4815      	ldr	r0, [pc, #84]	; (8002490 <HAL_ADCEx_MultiModeConfigChannel+0x15c>)
 800243a:	f7ff fec8 	bl	80021ce <LL_ADC_IsEnabled>
 800243e:	4603      	mov	r3, r0
 8002440:	4323      	orrs	r3, r4
 8002442:	2b00      	cmp	r3, #0
 8002444:	d112      	bne.n	800246c <HAL_ADCEx_MultiModeConfigChannel+0x138>
      {
        CLEAR_BIT(tmpADC_Common->CCR, ADC_CCR_DUAL | ADC_CCR_DELAY);
 8002446:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8002448:	689b      	ldr	r3, [r3, #8]
 800244a:	f423 6371 	bic.w	r3, r3, #3856	; 0xf10
 800244e:	f023 030f 	bic.w	r3, r3, #15
 8002452:	6efa      	ldr	r2, [r7, #108]	; 0x6c
 8002454:	6093      	str	r3, [r2, #8]
    if (pMultimode->Mode != ADC_MODE_INDEPENDENT)
 8002456:	e009      	b.n	800246c <HAL_ADCEx_MultiModeConfigChannel+0x138>
  /* If one of the ADC sharing the same common group is enabled, no update    */
  /* could be done on neither of the multimode structure parameters.          */
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8002458:	687b      	ldr	r3, [r7, #4]
 800245a:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800245c:	f043 0220 	orr.w	r2, r3, #32
 8002460:	687b      	ldr	r3, [r7, #4]
 8002462:	655a      	str	r2, [r3, #84]	; 0x54

    tmp_hal_status = HAL_ERROR;
 8002464:	2301      	movs	r3, #1
 8002466:	f887 3077 	strb.w	r3, [r7, #119]	; 0x77
 800246a:	e000      	b.n	800246e <HAL_ADCEx_MultiModeConfigChannel+0x13a>
    if (pMultimode->Mode != ADC_MODE_INDEPENDENT)
 800246c:	bf00      	nop
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 800246e:	687b      	ldr	r3, [r7, #4]
 8002470:	2200      	movs	r2, #0
 8002472:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

  /* Return function status */
  return tmp_hal_status;
 8002476:	f897 3077 	ldrb.w	r3, [r7, #119]	; 0x77
}
 800247a:	4618      	mov	r0, r3
 800247c:	377c      	adds	r7, #124	; 0x7c
 800247e:	46bd      	mov	sp, r7
 8002480:	bd90      	pop	{r4, r7, pc}
 8002482:	bf00      	nop
 8002484:	50040000 	.word	0x50040000
 8002488:	50040100 	.word	0x50040100
 800248c:	50040300 	.word	0x50040300
 8002490:	50040200 	.word	0x50040200

08002494 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8002494:	b480      	push	{r7}
 8002496:	b085      	sub	sp, #20
 8002498:	af00      	add	r7, sp, #0
 800249a:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 800249c:	687b      	ldr	r3, [r7, #4]
 800249e:	f003 0307 	and.w	r3, r3, #7
 80024a2:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 80024a4:	4b0c      	ldr	r3, [pc, #48]	; (80024d8 <__NVIC_SetPriorityGrouping+0x44>)
 80024a6:	68db      	ldr	r3, [r3, #12]
 80024a8:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 80024aa:	68ba      	ldr	r2, [r7, #8]
 80024ac:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 80024b0:	4013      	ands	r3, r2
 80024b2:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 80024b4:	68fb      	ldr	r3, [r7, #12]
 80024b6:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 80024b8:	68bb      	ldr	r3, [r7, #8]
 80024ba:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 80024bc:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 80024c0:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 80024c4:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 80024c6:	4a04      	ldr	r2, [pc, #16]	; (80024d8 <__NVIC_SetPriorityGrouping+0x44>)
 80024c8:	68bb      	ldr	r3, [r7, #8]
 80024ca:	60d3      	str	r3, [r2, #12]
}
 80024cc:	bf00      	nop
 80024ce:	3714      	adds	r7, #20
 80024d0:	46bd      	mov	sp, r7
 80024d2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80024d6:	4770      	bx	lr
 80024d8:	e000ed00 	.word	0xe000ed00

080024dc <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 80024dc:	b480      	push	{r7}
 80024de:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 80024e0:	4b04      	ldr	r3, [pc, #16]	; (80024f4 <__NVIC_GetPriorityGrouping+0x18>)
 80024e2:	68db      	ldr	r3, [r3, #12]
 80024e4:	0a1b      	lsrs	r3, r3, #8
 80024e6:	f003 0307 	and.w	r3, r3, #7
}
 80024ea:	4618      	mov	r0, r3
 80024ec:	46bd      	mov	sp, r7
 80024ee:	f85d 7b04 	ldr.w	r7, [sp], #4
 80024f2:	4770      	bx	lr
 80024f4:	e000ed00 	.word	0xe000ed00

080024f8 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 80024f8:	b480      	push	{r7}
 80024fa:	b083      	sub	sp, #12
 80024fc:	af00      	add	r7, sp, #0
 80024fe:	4603      	mov	r3, r0
 8002500:	6039      	str	r1, [r7, #0]
 8002502:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8002504:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002508:	2b00      	cmp	r3, #0
 800250a:	db0a      	blt.n	8002522 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800250c:	683b      	ldr	r3, [r7, #0]
 800250e:	b2da      	uxtb	r2, r3
 8002510:	490c      	ldr	r1, [pc, #48]	; (8002544 <__NVIC_SetPriority+0x4c>)
 8002512:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002516:	0112      	lsls	r2, r2, #4
 8002518:	b2d2      	uxtb	r2, r2
 800251a:	440b      	add	r3, r1
 800251c:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8002520:	e00a      	b.n	8002538 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002522:	683b      	ldr	r3, [r7, #0]
 8002524:	b2da      	uxtb	r2, r3
 8002526:	4908      	ldr	r1, [pc, #32]	; (8002548 <__NVIC_SetPriority+0x50>)
 8002528:	79fb      	ldrb	r3, [r7, #7]
 800252a:	f003 030f 	and.w	r3, r3, #15
 800252e:	3b04      	subs	r3, #4
 8002530:	0112      	lsls	r2, r2, #4
 8002532:	b2d2      	uxtb	r2, r2
 8002534:	440b      	add	r3, r1
 8002536:	761a      	strb	r2, [r3, #24]
}
 8002538:	bf00      	nop
 800253a:	370c      	adds	r7, #12
 800253c:	46bd      	mov	sp, r7
 800253e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002542:	4770      	bx	lr
 8002544:	e000e100 	.word	0xe000e100
 8002548:	e000ed00 	.word	0xe000ed00

0800254c <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 800254c:	b480      	push	{r7}
 800254e:	b089      	sub	sp, #36	; 0x24
 8002550:	af00      	add	r7, sp, #0
 8002552:	60f8      	str	r0, [r7, #12]
 8002554:	60b9      	str	r1, [r7, #8]
 8002556:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8002558:	68fb      	ldr	r3, [r7, #12]
 800255a:	f003 0307 	and.w	r3, r3, #7
 800255e:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8002560:	69fb      	ldr	r3, [r7, #28]
 8002562:	f1c3 0307 	rsb	r3, r3, #7
 8002566:	2b04      	cmp	r3, #4
 8002568:	bf28      	it	cs
 800256a:	2304      	movcs	r3, #4
 800256c:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 800256e:	69fb      	ldr	r3, [r7, #28]
 8002570:	3304      	adds	r3, #4
 8002572:	2b06      	cmp	r3, #6
 8002574:	d902      	bls.n	800257c <NVIC_EncodePriority+0x30>
 8002576:	69fb      	ldr	r3, [r7, #28]
 8002578:	3b03      	subs	r3, #3
 800257a:	e000      	b.n	800257e <NVIC_EncodePriority+0x32>
 800257c:	2300      	movs	r3, #0
 800257e:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002580:	f04f 32ff 	mov.w	r2, #4294967295
 8002584:	69bb      	ldr	r3, [r7, #24]
 8002586:	fa02 f303 	lsl.w	r3, r2, r3
 800258a:	43da      	mvns	r2, r3
 800258c:	68bb      	ldr	r3, [r7, #8]
 800258e:	401a      	ands	r2, r3
 8002590:	697b      	ldr	r3, [r7, #20]
 8002592:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8002594:	f04f 31ff 	mov.w	r1, #4294967295
 8002598:	697b      	ldr	r3, [r7, #20]
 800259a:	fa01 f303 	lsl.w	r3, r1, r3
 800259e:	43d9      	mvns	r1, r3
 80025a0:	687b      	ldr	r3, [r7, #4]
 80025a2:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80025a4:	4313      	orrs	r3, r2
         );
}
 80025a6:	4618      	mov	r0, r3
 80025a8:	3724      	adds	r7, #36	; 0x24
 80025aa:	46bd      	mov	sp, r7
 80025ac:	f85d 7b04 	ldr.w	r7, [sp], #4
 80025b0:	4770      	bx	lr
	...

080025b4 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 80025b4:	b580      	push	{r7, lr}
 80025b6:	b082      	sub	sp, #8
 80025b8:	af00      	add	r7, sp, #0
 80025ba:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 80025bc:	687b      	ldr	r3, [r7, #4]
 80025be:	3b01      	subs	r3, #1
 80025c0:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 80025c4:	d301      	bcc.n	80025ca <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 80025c6:	2301      	movs	r3, #1
 80025c8:	e00f      	b.n	80025ea <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 80025ca:	4a0a      	ldr	r2, [pc, #40]	; (80025f4 <SysTick_Config+0x40>)
 80025cc:	687b      	ldr	r3, [r7, #4]
 80025ce:	3b01      	subs	r3, #1
 80025d0:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 80025d2:	210f      	movs	r1, #15
 80025d4:	f04f 30ff 	mov.w	r0, #4294967295
 80025d8:	f7ff ff8e 	bl	80024f8 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 80025dc:	4b05      	ldr	r3, [pc, #20]	; (80025f4 <SysTick_Config+0x40>)
 80025de:	2200      	movs	r2, #0
 80025e0:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 80025e2:	4b04      	ldr	r3, [pc, #16]	; (80025f4 <SysTick_Config+0x40>)
 80025e4:	2207      	movs	r2, #7
 80025e6:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 80025e8:	2300      	movs	r3, #0
}
 80025ea:	4618      	mov	r0, r3
 80025ec:	3708      	adds	r7, #8
 80025ee:	46bd      	mov	sp, r7
 80025f0:	bd80      	pop	{r7, pc}
 80025f2:	bf00      	nop
 80025f4:	e000e010 	.word	0xe000e010

080025f8 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ pre-emption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80025f8:	b580      	push	{r7, lr}
 80025fa:	b082      	sub	sp, #8
 80025fc:	af00      	add	r7, sp, #0
 80025fe:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8002600:	6878      	ldr	r0, [r7, #4]
 8002602:	f7ff ff47 	bl	8002494 <__NVIC_SetPriorityGrouping>
}
 8002606:	bf00      	nop
 8002608:	3708      	adds	r7, #8
 800260a:	46bd      	mov	sp, r7
 800260c:	bd80      	pop	{r7, pc}

0800260e <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 800260e:	b580      	push	{r7, lr}
 8002610:	b086      	sub	sp, #24
 8002612:	af00      	add	r7, sp, #0
 8002614:	4603      	mov	r3, r0
 8002616:	60b9      	str	r1, [r7, #8]
 8002618:	607a      	str	r2, [r7, #4]
 800261a:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00;
 800261c:	2300      	movs	r3, #0
 800261e:	617b      	str	r3, [r7, #20]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 8002620:	f7ff ff5c 	bl	80024dc <__NVIC_GetPriorityGrouping>
 8002624:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8002626:	687a      	ldr	r2, [r7, #4]
 8002628:	68b9      	ldr	r1, [r7, #8]
 800262a:	6978      	ldr	r0, [r7, #20]
 800262c:	f7ff ff8e 	bl	800254c <NVIC_EncodePriority>
 8002630:	4602      	mov	r2, r0
 8002632:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8002636:	4611      	mov	r1, r2
 8002638:	4618      	mov	r0, r3
 800263a:	f7ff ff5d 	bl	80024f8 <__NVIC_SetPriority>
}
 800263e:	bf00      	nop
 8002640:	3718      	adds	r7, #24
 8002642:	46bd      	mov	sp, r7
 8002644:	bd80      	pop	{r7, pc}

08002646 <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8002646:	b580      	push	{r7, lr}
 8002648:	b082      	sub	sp, #8
 800264a:	af00      	add	r7, sp, #0
 800264c:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 800264e:	6878      	ldr	r0, [r7, #4]
 8002650:	f7ff ffb0 	bl	80025b4 <SysTick_Config>
 8002654:	4603      	mov	r3, r0
}
 8002656:	4618      	mov	r0, r3
 8002658:	3708      	adds	r7, #8
 800265a:	46bd      	mov	sp, r7
 800265c:	bd80      	pop	{r7, pc}
	...

08002660 <HAL_DMA_Init>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *              the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 8002660:	b480      	push	{r7}
 8002662:	b085      	sub	sp, #20
 8002664:	af00      	add	r7, sp, #0
 8002666:	6078      	str	r0, [r7, #4]
  uint32_t tmp;

  /* Check the DMA handle allocation */
  if (hdma == NULL)
 8002668:	687b      	ldr	r3, [r7, #4]
 800266a:	2b00      	cmp	r3, #0
 800266c:	d101      	bne.n	8002672 <HAL_DMA_Init+0x12>
  {
    return HAL_ERROR;
 800266e:	2301      	movs	r3, #1
 8002670:	e098      	b.n	80027a4 <HAL_DMA_Init+0x144>
  assert_param(IS_DMA_PRIORITY(hdma->Init.Priority));

  assert_param(IS_DMA_ALL_REQUEST(hdma->Init.Request));

  /* Compute the channel index */
  if ((uint32_t)(hdma->Instance) < (uint32_t)(DMA2_Channel1))
 8002672:	687b      	ldr	r3, [r7, #4]
 8002674:	681b      	ldr	r3, [r3, #0]
 8002676:	461a      	mov	r2, r3
 8002678:	4b4d      	ldr	r3, [pc, #308]	; (80027b0 <HAL_DMA_Init+0x150>)
 800267a:	429a      	cmp	r2, r3
 800267c:	d80f      	bhi.n	800269e <HAL_DMA_Init+0x3e>
  {
    /* DMA1 */
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA1_Channel1) / ((uint32_t)DMA1_Channel2 - (uint32_t)DMA1_Channel1)) << 2U;
 800267e:	687b      	ldr	r3, [r7, #4]
 8002680:	681b      	ldr	r3, [r3, #0]
 8002682:	461a      	mov	r2, r3
 8002684:	4b4b      	ldr	r3, [pc, #300]	; (80027b4 <HAL_DMA_Init+0x154>)
 8002686:	4413      	add	r3, r2
 8002688:	4a4b      	ldr	r2, [pc, #300]	; (80027b8 <HAL_DMA_Init+0x158>)
 800268a:	fba2 2303 	umull	r2, r3, r2, r3
 800268e:	091b      	lsrs	r3, r3, #4
 8002690:	009a      	lsls	r2, r3, #2
 8002692:	687b      	ldr	r3, [r7, #4]
 8002694:	645a      	str	r2, [r3, #68]	; 0x44
    hdma->DmaBaseAddress = DMA1;
 8002696:	687b      	ldr	r3, [r7, #4]
 8002698:	4a48      	ldr	r2, [pc, #288]	; (80027bc <HAL_DMA_Init+0x15c>)
 800269a:	641a      	str	r2, [r3, #64]	; 0x40
 800269c:	e00e      	b.n	80026bc <HAL_DMA_Init+0x5c>
  }
  else
  {
    /* DMA2 */
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA2_Channel1) / ((uint32_t)DMA2_Channel2 - (uint32_t)DMA2_Channel1)) << 2U;
 800269e:	687b      	ldr	r3, [r7, #4]
 80026a0:	681b      	ldr	r3, [r3, #0]
 80026a2:	461a      	mov	r2, r3
 80026a4:	4b46      	ldr	r3, [pc, #280]	; (80027c0 <HAL_DMA_Init+0x160>)
 80026a6:	4413      	add	r3, r2
 80026a8:	4a43      	ldr	r2, [pc, #268]	; (80027b8 <HAL_DMA_Init+0x158>)
 80026aa:	fba2 2303 	umull	r2, r3, r2, r3
 80026ae:	091b      	lsrs	r3, r3, #4
 80026b0:	009a      	lsls	r2, r3, #2
 80026b2:	687b      	ldr	r3, [r7, #4]
 80026b4:	645a      	str	r2, [r3, #68]	; 0x44
    hdma->DmaBaseAddress = DMA2;
 80026b6:	687b      	ldr	r3, [r7, #4]
 80026b8:	4a42      	ldr	r2, [pc, #264]	; (80027c4 <HAL_DMA_Init+0x164>)
 80026ba:	641a      	str	r2, [r3, #64]	; 0x40
  }

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 80026bc:	687b      	ldr	r3, [r7, #4]
 80026be:	2202      	movs	r2, #2
 80026c0:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25

  /* Get the CR register value */
  tmp = hdma->Instance->CCR;
 80026c4:	687b      	ldr	r3, [r7, #4]
 80026c6:	681b      	ldr	r3, [r3, #0]
 80026c8:	681b      	ldr	r3, [r3, #0]
 80026ca:	60fb      	str	r3, [r7, #12]

  /* Clear PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR and MEM2MEM bits */
  tmp &= ((uint32_t)~(DMA_CCR_PL    | DMA_CCR_MSIZE  | DMA_CCR_PSIZE  |
 80026cc:	68fb      	ldr	r3, [r7, #12]
 80026ce:	f423 43ff 	bic.w	r3, r3, #32640	; 0x7f80
 80026d2:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80026d6:	60fb      	str	r3, [r7, #12]
                      DMA_CCR_MINC  | DMA_CCR_PINC   | DMA_CCR_CIRC   |
                      DMA_CCR_DIR   | DMA_CCR_MEM2MEM));

  /* Prepare the DMA Channel configuration */
  tmp |=  hdma->Init.Direction        |
 80026d8:	687b      	ldr	r3, [r7, #4]
 80026da:	689a      	ldr	r2, [r3, #8]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 80026dc:	687b      	ldr	r3, [r7, #4]
 80026de:	68db      	ldr	r3, [r3, #12]
  tmp |=  hdma->Init.Direction        |
 80026e0:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 80026e2:	687b      	ldr	r3, [r7, #4]
 80026e4:	691b      	ldr	r3, [r3, #16]
 80026e6:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 80026e8:	687b      	ldr	r3, [r7, #4]
 80026ea:	695b      	ldr	r3, [r3, #20]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 80026ec:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 80026ee:	687b      	ldr	r3, [r7, #4]
 80026f0:	699b      	ldr	r3, [r3, #24]
 80026f2:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 80026f4:	687b      	ldr	r3, [r7, #4]
 80026f6:	69db      	ldr	r3, [r3, #28]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 80026f8:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 80026fa:	687b      	ldr	r3, [r7, #4]
 80026fc:	6a1b      	ldr	r3, [r3, #32]
 80026fe:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Direction        |
 8002700:	68fa      	ldr	r2, [r7, #12]
 8002702:	4313      	orrs	r3, r2
 8002704:	60fb      	str	r3, [r7, #12]

  /* Write to DMA Channel CR register */
  hdma->Instance->CCR = tmp;
 8002706:	687b      	ldr	r3, [r7, #4]
 8002708:	681b      	ldr	r3, [r3, #0]
 800270a:	68fa      	ldr	r2, [r7, #12]
 800270c:	601a      	str	r2, [r3, #0]
#endif /* DMAMUX1 */

#if !defined (DMAMUX1)

  /* Set request selection */
  if (hdma->Init.Direction != DMA_MEMORY_TO_MEMORY)
 800270e:	687b      	ldr	r3, [r7, #4]
 8002710:	689b      	ldr	r3, [r3, #8]
 8002712:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 8002716:	d039      	beq.n	800278c <HAL_DMA_Init+0x12c>
  {
    /* Write to DMA channel selection register */
    if (DMA1 == hdma->DmaBaseAddress)
 8002718:	687b      	ldr	r3, [r7, #4]
 800271a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800271c:	4a27      	ldr	r2, [pc, #156]	; (80027bc <HAL_DMA_Init+0x15c>)
 800271e:	4293      	cmp	r3, r2
 8002720:	d11a      	bne.n	8002758 <HAL_DMA_Init+0xf8>
    {
      /* Reset request selection for DMA1 Channelx */
      DMA1_CSELR->CSELR &= ~(DMA_CSELR_C1S << (hdma->ChannelIndex & 0x1cU));
 8002722:	4b29      	ldr	r3, [pc, #164]	; (80027c8 <HAL_DMA_Init+0x168>)
 8002724:	681a      	ldr	r2, [r3, #0]
 8002726:	687b      	ldr	r3, [r7, #4]
 8002728:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800272a:	f003 031c 	and.w	r3, r3, #28
 800272e:	210f      	movs	r1, #15
 8002730:	fa01 f303 	lsl.w	r3, r1, r3
 8002734:	43db      	mvns	r3, r3
 8002736:	4924      	ldr	r1, [pc, #144]	; (80027c8 <HAL_DMA_Init+0x168>)
 8002738:	4013      	ands	r3, r2
 800273a:	600b      	str	r3, [r1, #0]

      /* Configure request selection for DMA1 Channelx */
      DMA1_CSELR->CSELR |= (uint32_t)(hdma->Init.Request << (hdma->ChannelIndex & 0x1cU));
 800273c:	4b22      	ldr	r3, [pc, #136]	; (80027c8 <HAL_DMA_Init+0x168>)
 800273e:	681a      	ldr	r2, [r3, #0]
 8002740:	687b      	ldr	r3, [r7, #4]
 8002742:	6859      	ldr	r1, [r3, #4]
 8002744:	687b      	ldr	r3, [r7, #4]
 8002746:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002748:	f003 031c 	and.w	r3, r3, #28
 800274c:	fa01 f303 	lsl.w	r3, r1, r3
 8002750:	491d      	ldr	r1, [pc, #116]	; (80027c8 <HAL_DMA_Init+0x168>)
 8002752:	4313      	orrs	r3, r2
 8002754:	600b      	str	r3, [r1, #0]
 8002756:	e019      	b.n	800278c <HAL_DMA_Init+0x12c>
    }
    else /* DMA2 */
    {
      /* Reset request selection for DMA2 Channelx */
      DMA2_CSELR->CSELR &= ~(DMA_CSELR_C1S << (hdma->ChannelIndex & 0x1cU));
 8002758:	4b1c      	ldr	r3, [pc, #112]	; (80027cc <HAL_DMA_Init+0x16c>)
 800275a:	681a      	ldr	r2, [r3, #0]
 800275c:	687b      	ldr	r3, [r7, #4]
 800275e:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002760:	f003 031c 	and.w	r3, r3, #28
 8002764:	210f      	movs	r1, #15
 8002766:	fa01 f303 	lsl.w	r3, r1, r3
 800276a:	43db      	mvns	r3, r3
 800276c:	4917      	ldr	r1, [pc, #92]	; (80027cc <HAL_DMA_Init+0x16c>)
 800276e:	4013      	ands	r3, r2
 8002770:	600b      	str	r3, [r1, #0]

      /* Configure request selection for DMA2 Channelx */
      DMA2_CSELR->CSELR |= (uint32_t)(hdma->Init.Request << (hdma->ChannelIndex & 0x1cU));
 8002772:	4b16      	ldr	r3, [pc, #88]	; (80027cc <HAL_DMA_Init+0x16c>)
 8002774:	681a      	ldr	r2, [r3, #0]
 8002776:	687b      	ldr	r3, [r7, #4]
 8002778:	6859      	ldr	r1, [r3, #4]
 800277a:	687b      	ldr	r3, [r7, #4]
 800277c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800277e:	f003 031c 	and.w	r3, r3, #28
 8002782:	fa01 f303 	lsl.w	r3, r1, r3
 8002786:	4911      	ldr	r1, [pc, #68]	; (80027cc <HAL_DMA_Init+0x16c>)
 8002788:	4313      	orrs	r3, r2
 800278a:	600b      	str	r3, [r1, #0]
#endif /* STM32L431xx || STM32L432xx || STM32L433xx || STM32L442xx || STM32L443xx */
  /* STM32L471xx || STM32L475xx || STM32L476xx || STM32L442xx || STM32L486xx */
  /* STM32L496xx || STM32L4A6xx                                              */

  /* Initialise the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 800278c:	687b      	ldr	r3, [r7, #4]
 800278e:	2200      	movs	r2, #0
 8002790:	63da      	str	r2, [r3, #60]	; 0x3c

  /* Initialize the DMA state*/
  hdma->State = HAL_DMA_STATE_READY;
 8002792:	687b      	ldr	r3, [r7, #4]
 8002794:	2201      	movs	r2, #1
 8002796:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25

  /* Allocate lock resource and initialize it */
  hdma->Lock = HAL_UNLOCKED;
 800279a:	687b      	ldr	r3, [r7, #4]
 800279c:	2200      	movs	r2, #0
 800279e:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

  return HAL_OK;
 80027a2:	2300      	movs	r3, #0
}
 80027a4:	4618      	mov	r0, r3
 80027a6:	3714      	adds	r7, #20
 80027a8:	46bd      	mov	sp, r7
 80027aa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80027ae:	4770      	bx	lr
 80027b0:	40020407 	.word	0x40020407
 80027b4:	bffdfff8 	.word	0xbffdfff8
 80027b8:	cccccccd 	.word	0xcccccccd
 80027bc:	40020000 	.word	0x40020000
 80027c0:	bffdfbf8 	.word	0xbffdfbf8
 80027c4:	40020400 	.word	0x40020400
 80027c8:	400200a8 	.word	0x400200a8
 80027cc:	400204a8 	.word	0x400204a8

080027d0 <HAL_DMA_Start_IT>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 80027d0:	b580      	push	{r7, lr}
 80027d2:	b086      	sub	sp, #24
 80027d4:	af00      	add	r7, sp, #0
 80027d6:	60f8      	str	r0, [r7, #12]
 80027d8:	60b9      	str	r1, [r7, #8]
 80027da:	607a      	str	r2, [r7, #4]
 80027dc:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 80027de:	2300      	movs	r3, #0
 80027e0:	75fb      	strb	r3, [r7, #23]

  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));

  /* Process locked */
  __HAL_LOCK(hdma);
 80027e2:	68fb      	ldr	r3, [r7, #12]
 80027e4:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 80027e8:	2b01      	cmp	r3, #1
 80027ea:	d101      	bne.n	80027f0 <HAL_DMA_Start_IT+0x20>
 80027ec:	2302      	movs	r3, #2
 80027ee:	e04b      	b.n	8002888 <HAL_DMA_Start_IT+0xb8>
 80027f0:	68fb      	ldr	r3, [r7, #12]
 80027f2:	2201      	movs	r2, #1
 80027f4:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

  if (HAL_DMA_STATE_READY == hdma->State)
 80027f8:	68fb      	ldr	r3, [r7, #12]
 80027fa:	f893 3025 	ldrb.w	r3, [r3, #37]	; 0x25
 80027fe:	b2db      	uxtb	r3, r3
 8002800:	2b01      	cmp	r3, #1
 8002802:	d13a      	bne.n	800287a <HAL_DMA_Start_IT+0xaa>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 8002804:	68fb      	ldr	r3, [r7, #12]
 8002806:	2202      	movs	r2, #2
 8002808:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 800280c:	68fb      	ldr	r3, [r7, #12]
 800280e:	2200      	movs	r2, #0
 8002810:	63da      	str	r2, [r3, #60]	; 0x3c

    /* Disable the peripheral */
    __HAL_DMA_DISABLE(hdma);
 8002812:	68fb      	ldr	r3, [r7, #12]
 8002814:	681b      	ldr	r3, [r3, #0]
 8002816:	681a      	ldr	r2, [r3, #0]
 8002818:	68fb      	ldr	r3, [r7, #12]
 800281a:	681b      	ldr	r3, [r3, #0]
 800281c:	f022 0201 	bic.w	r2, r2, #1
 8002820:	601a      	str	r2, [r3, #0]

    /* Configure the source, destination address and the data length & clear flags*/
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 8002822:	683b      	ldr	r3, [r7, #0]
 8002824:	687a      	ldr	r2, [r7, #4]
 8002826:	68b9      	ldr	r1, [r7, #8]
 8002828:	68f8      	ldr	r0, [r7, #12]
 800282a:	f000 f831 	bl	8002890 <DMA_SetConfig>

    /* Enable the transfer complete interrupt */
    /* Enable the transfer Error interrupt */
    if (NULL != hdma->XferHalfCpltCallback)
 800282e:	68fb      	ldr	r3, [r7, #12]
 8002830:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002832:	2b00      	cmp	r3, #0
 8002834:	d008      	beq.n	8002848 <HAL_DMA_Start_IT+0x78>
    {
      /* Enable the Half transfer complete interrupt as well */
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8002836:	68fb      	ldr	r3, [r7, #12]
 8002838:	681b      	ldr	r3, [r3, #0]
 800283a:	681a      	ldr	r2, [r3, #0]
 800283c:	68fb      	ldr	r3, [r7, #12]
 800283e:	681b      	ldr	r3, [r3, #0]
 8002840:	f042 020e 	orr.w	r2, r2, #14
 8002844:	601a      	str	r2, [r3, #0]
 8002846:	e00f      	b.n	8002868 <HAL_DMA_Start_IT+0x98>
    }
    else
    {
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 8002848:	68fb      	ldr	r3, [r7, #12]
 800284a:	681b      	ldr	r3, [r3, #0]
 800284c:	681a      	ldr	r2, [r3, #0]
 800284e:	68fb      	ldr	r3, [r7, #12]
 8002850:	681b      	ldr	r3, [r3, #0]
 8002852:	f022 0204 	bic.w	r2, r2, #4
 8002856:	601a      	str	r2, [r3, #0]
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_TE));
 8002858:	68fb      	ldr	r3, [r7, #12]
 800285a:	681b      	ldr	r3, [r3, #0]
 800285c:	681a      	ldr	r2, [r3, #0]
 800285e:	68fb      	ldr	r3, [r7, #12]
 8002860:	681b      	ldr	r3, [r3, #0]
 8002862:	f042 020a 	orr.w	r2, r2, #10
 8002866:	601a      	str	r2, [r3, #0]
    }

#endif /* DMAMUX1 */

    /* Enable the Peripheral */
    __HAL_DMA_ENABLE(hdma);
 8002868:	68fb      	ldr	r3, [r7, #12]
 800286a:	681b      	ldr	r3, [r3, #0]
 800286c:	681a      	ldr	r2, [r3, #0]
 800286e:	68fb      	ldr	r3, [r7, #12]
 8002870:	681b      	ldr	r3, [r3, #0]
 8002872:	f042 0201 	orr.w	r2, r2, #1
 8002876:	601a      	str	r2, [r3, #0]
 8002878:	e005      	b.n	8002886 <HAL_DMA_Start_IT+0xb6>
  }
  else
  {
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 800287a:	68fb      	ldr	r3, [r7, #12]
 800287c:	2200      	movs	r2, #0
 800287e:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

    /* Remain BUSY */
    status = HAL_BUSY;
 8002882:	2302      	movs	r3, #2
 8002884:	75fb      	strb	r3, [r7, #23]
  }
  return status;
 8002886:	7dfb      	ldrb	r3, [r7, #23]
}
 8002888:	4618      	mov	r0, r3
 800288a:	3718      	adds	r7, #24
 800288c:	46bd      	mov	sp, r7
 800288e:	bd80      	pop	{r7, pc}

08002890 <DMA_SetConfig>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8002890:	b480      	push	{r7}
 8002892:	b085      	sub	sp, #20
 8002894:	af00      	add	r7, sp, #0
 8002896:	60f8      	str	r0, [r7, #12]
 8002898:	60b9      	str	r1, [r7, #8]
 800289a:	607a      	str	r2, [r7, #4]
 800289c:	603b      	str	r3, [r7, #0]
    hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
  }
#endif

  /* Clear all flags */
  hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1CU));
 800289e:	68fb      	ldr	r3, [r7, #12]
 80028a0:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80028a2:	f003 021c 	and.w	r2, r3, #28
 80028a6:	68fb      	ldr	r3, [r7, #12]
 80028a8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80028aa:	2101      	movs	r1, #1
 80028ac:	fa01 f202 	lsl.w	r2, r1, r2
 80028b0:	605a      	str	r2, [r3, #4]

  /* Configure DMA Channel data length */
  hdma->Instance->CNDTR = DataLength;
 80028b2:	68fb      	ldr	r3, [r7, #12]
 80028b4:	681b      	ldr	r3, [r3, #0]
 80028b6:	683a      	ldr	r2, [r7, #0]
 80028b8:	605a      	str	r2, [r3, #4]

  /* Memory to Peripheral */
  if ((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 80028ba:	68fb      	ldr	r3, [r7, #12]
 80028bc:	689b      	ldr	r3, [r3, #8]
 80028be:	2b10      	cmp	r3, #16
 80028c0:	d108      	bne.n	80028d4 <DMA_SetConfig+0x44>
  {
    /* Configure DMA Channel destination address */
    hdma->Instance->CPAR = DstAddress;
 80028c2:	68fb      	ldr	r3, [r7, #12]
 80028c4:	681b      	ldr	r3, [r3, #0]
 80028c6:	687a      	ldr	r2, [r7, #4]
 80028c8:	609a      	str	r2, [r3, #8]

    /* Configure DMA Channel source address */
    hdma->Instance->CMAR = SrcAddress;
 80028ca:	68fb      	ldr	r3, [r7, #12]
 80028cc:	681b      	ldr	r3, [r3, #0]
 80028ce:	68ba      	ldr	r2, [r7, #8]
 80028d0:	60da      	str	r2, [r3, #12]
    hdma->Instance->CPAR = SrcAddress;

    /* Configure DMA Channel destination address */
    hdma->Instance->CMAR = DstAddress;
  }
}
 80028d2:	e007      	b.n	80028e4 <DMA_SetConfig+0x54>
    hdma->Instance->CPAR = SrcAddress;
 80028d4:	68fb      	ldr	r3, [r7, #12]
 80028d6:	681b      	ldr	r3, [r3, #0]
 80028d8:	68ba      	ldr	r2, [r7, #8]
 80028da:	609a      	str	r2, [r3, #8]
    hdma->Instance->CMAR = DstAddress;
 80028dc:	68fb      	ldr	r3, [r7, #12]
 80028de:	681b      	ldr	r3, [r3, #0]
 80028e0:	687a      	ldr	r2, [r7, #4]
 80028e2:	60da      	str	r2, [r3, #12]
}
 80028e4:	bf00      	nop
 80028e6:	3714      	adds	r7, #20
 80028e8:	46bd      	mov	sp, r7
 80028ea:	f85d 7b04 	ldr.w	r7, [sp], #4
 80028ee:	4770      	bx	lr

080028f0 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 80028f0:	b480      	push	{r7}
 80028f2:	b087      	sub	sp, #28
 80028f4:	af00      	add	r7, sp, #0
 80028f6:	6078      	str	r0, [r7, #4]
 80028f8:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 80028fa:	2300      	movs	r3, #0
 80028fc:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 80028fe:	e17f      	b.n	8002c00 <HAL_GPIO_Init+0x310>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1uL << position);
 8002900:	683b      	ldr	r3, [r7, #0]
 8002902:	681a      	ldr	r2, [r3, #0]
 8002904:	2101      	movs	r1, #1
 8002906:	697b      	ldr	r3, [r7, #20]
 8002908:	fa01 f303 	lsl.w	r3, r1, r3
 800290c:	4013      	ands	r3, r2
 800290e:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 8002910:	68fb      	ldr	r3, [r7, #12]
 8002912:	2b00      	cmp	r3, #0
 8002914:	f000 8171 	beq.w	8002bfa <HAL_GPIO_Init+0x30a>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 8002918:	683b      	ldr	r3, [r7, #0]
 800291a:	685b      	ldr	r3, [r3, #4]
 800291c:	f003 0303 	and.w	r3, r3, #3
 8002920:	2b01      	cmp	r3, #1
 8002922:	d005      	beq.n	8002930 <HAL_GPIO_Init+0x40>
 8002924:	683b      	ldr	r3, [r7, #0]
 8002926:	685b      	ldr	r3, [r3, #4]
 8002928:	f003 0303 	and.w	r3, r3, #3
 800292c:	2b02      	cmp	r3, #2
 800292e:	d130      	bne.n	8002992 <HAL_GPIO_Init+0xa2>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));

        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8002930:	687b      	ldr	r3, [r7, #4]
 8002932:	689b      	ldr	r3, [r3, #8]
 8002934:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2u));
 8002936:	697b      	ldr	r3, [r7, #20]
 8002938:	005b      	lsls	r3, r3, #1
 800293a:	2203      	movs	r2, #3
 800293c:	fa02 f303 	lsl.w	r3, r2, r3
 8002940:	43db      	mvns	r3, r3
 8002942:	693a      	ldr	r2, [r7, #16]
 8002944:	4013      	ands	r3, r2
 8002946:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2u));
 8002948:	683b      	ldr	r3, [r7, #0]
 800294a:	68da      	ldr	r2, [r3, #12]
 800294c:	697b      	ldr	r3, [r7, #20]
 800294e:	005b      	lsls	r3, r3, #1
 8002950:	fa02 f303 	lsl.w	r3, r2, r3
 8002954:	693a      	ldr	r2, [r7, #16]
 8002956:	4313      	orrs	r3, r2
 8002958:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 800295a:	687b      	ldr	r3, [r7, #4]
 800295c:	693a      	ldr	r2, [r7, #16]
 800295e:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8002960:	687b      	ldr	r3, [r7, #4]
 8002962:	685b      	ldr	r3, [r3, #4]
 8002964:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 8002966:	2201      	movs	r2, #1
 8002968:	697b      	ldr	r3, [r7, #20]
 800296a:	fa02 f303 	lsl.w	r3, r2, r3
 800296e:	43db      	mvns	r3, r3
 8002970:	693a      	ldr	r2, [r7, #16]
 8002972:	4013      	ands	r3, r2
 8002974:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8002976:	683b      	ldr	r3, [r7, #0]
 8002978:	685b      	ldr	r3, [r3, #4]
 800297a:	091b      	lsrs	r3, r3, #4
 800297c:	f003 0201 	and.w	r2, r3, #1
 8002980:	697b      	ldr	r3, [r7, #20]
 8002982:	fa02 f303 	lsl.w	r3, r2, r3
 8002986:	693a      	ldr	r2, [r7, #16]
 8002988:	4313      	orrs	r3, r2
 800298a:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 800298c:	687b      	ldr	r3, [r7, #4]
 800298e:	693a      	ldr	r2, [r7, #16]
 8002990:	605a      	str	r2, [r3, #4]
      }

#if defined(STM32L471xx) || defined(STM32L475xx) || defined(STM32L476xx) || defined(STM32L485xx) || defined(STM32L486xx)

      /* In case of Analog mode, check if ADC control mode is selected */
      if((GPIO_Init->Mode & GPIO_MODE_ANALOG) == GPIO_MODE_ANALOG)
 8002992:	683b      	ldr	r3, [r7, #0]
 8002994:	685b      	ldr	r3, [r3, #4]
 8002996:	f003 0303 	and.w	r3, r3, #3
 800299a:	2b03      	cmp	r3, #3
 800299c:	d118      	bne.n	80029d0 <HAL_GPIO_Init+0xe0>
      {
        /* Configure the IO Output Type */
        temp = GPIOx->ASCR;
 800299e:	687b      	ldr	r3, [r7, #4]
 80029a0:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80029a2:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_ASCR_ASC0 << position) ;
 80029a4:	2201      	movs	r2, #1
 80029a6:	697b      	ldr	r3, [r7, #20]
 80029a8:	fa02 f303 	lsl.w	r3, r2, r3
 80029ac:	43db      	mvns	r3, r3
 80029ae:	693a      	ldr	r2, [r7, #16]
 80029b0:	4013      	ands	r3, r2
 80029b2:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & GPIO_MODE_ANALOG_ADC_CONTROL) >> 3) << position);
 80029b4:	683b      	ldr	r3, [r7, #0]
 80029b6:	685b      	ldr	r3, [r3, #4]
 80029b8:	08db      	lsrs	r3, r3, #3
 80029ba:	f003 0201 	and.w	r2, r3, #1
 80029be:	697b      	ldr	r3, [r7, #20]
 80029c0:	fa02 f303 	lsl.w	r3, r2, r3
 80029c4:	693a      	ldr	r2, [r7, #16]
 80029c6:	4313      	orrs	r3, r2
 80029c8:	613b      	str	r3, [r7, #16]
        GPIOx->ASCR = temp;
 80029ca:	687b      	ldr	r3, [r7, #4]
 80029cc:	693a      	ldr	r2, [r7, #16]
 80029ce:	62da      	str	r2, [r3, #44]	; 0x2c
      }

#endif /* STM32L471xx || STM32L475xx || STM32L476xx || STM32L485xx || STM32L486xx */

      /* Activate the Pull-up or Pull down resistor for the current IO */
      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 80029d0:	683b      	ldr	r3, [r7, #0]
 80029d2:	685b      	ldr	r3, [r3, #4]
 80029d4:	f003 0303 	and.w	r3, r3, #3
 80029d8:	2b03      	cmp	r3, #3
 80029da:	d017      	beq.n	8002a0c <HAL_GPIO_Init+0x11c>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        temp = GPIOx->PUPDR;
 80029dc:	687b      	ldr	r3, [r7, #4]
 80029de:	68db      	ldr	r3, [r3, #12]
 80029e0:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 80029e2:	697b      	ldr	r3, [r7, #20]
 80029e4:	005b      	lsls	r3, r3, #1
 80029e6:	2203      	movs	r2, #3
 80029e8:	fa02 f303 	lsl.w	r3, r2, r3
 80029ec:	43db      	mvns	r3, r3
 80029ee:	693a      	ldr	r2, [r7, #16]
 80029f0:	4013      	ands	r3, r2
 80029f2:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 80029f4:	683b      	ldr	r3, [r7, #0]
 80029f6:	689a      	ldr	r2, [r3, #8]
 80029f8:	697b      	ldr	r3, [r7, #20]
 80029fa:	005b      	lsls	r3, r3, #1
 80029fc:	fa02 f303 	lsl.w	r3, r2, r3
 8002a00:	693a      	ldr	r2, [r7, #16]
 8002a02:	4313      	orrs	r3, r2
 8002a04:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 8002a06:	687b      	ldr	r3, [r7, #4]
 8002a08:	693a      	ldr	r2, [r7, #16]
 8002a0a:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8002a0c:	683b      	ldr	r3, [r7, #0]
 8002a0e:	685b      	ldr	r3, [r3, #4]
 8002a10:	f003 0303 	and.w	r3, r3, #3
 8002a14:	2b02      	cmp	r3, #2
 8002a16:	d123      	bne.n	8002a60 <HAL_GPIO_Init+0x170>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3u];
 8002a18:	697b      	ldr	r3, [r7, #20]
 8002a1a:	08da      	lsrs	r2, r3, #3
 8002a1c:	687b      	ldr	r3, [r7, #4]
 8002a1e:	3208      	adds	r2, #8
 8002a20:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8002a24:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFu << ((position & 0x07u) * 4u));
 8002a26:	697b      	ldr	r3, [r7, #20]
 8002a28:	f003 0307 	and.w	r3, r3, #7
 8002a2c:	009b      	lsls	r3, r3, #2
 8002a2e:	220f      	movs	r2, #15
 8002a30:	fa02 f303 	lsl.w	r3, r2, r3
 8002a34:	43db      	mvns	r3, r3
 8002a36:	693a      	ldr	r2, [r7, #16]
 8002a38:	4013      	ands	r3, r2
 8002a3a:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07u) * 4u));
 8002a3c:	683b      	ldr	r3, [r7, #0]
 8002a3e:	691a      	ldr	r2, [r3, #16]
 8002a40:	697b      	ldr	r3, [r7, #20]
 8002a42:	f003 0307 	and.w	r3, r3, #7
 8002a46:	009b      	lsls	r3, r3, #2
 8002a48:	fa02 f303 	lsl.w	r3, r2, r3
 8002a4c:	693a      	ldr	r2, [r7, #16]
 8002a4e:	4313      	orrs	r3, r2
 8002a50:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3u] = temp;
 8002a52:	697b      	ldr	r3, [r7, #20]
 8002a54:	08da      	lsrs	r2, r3, #3
 8002a56:	687b      	ldr	r3, [r7, #4]
 8002a58:	3208      	adds	r2, #8
 8002a5a:	6939      	ldr	r1, [r7, #16]
 8002a5c:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8002a60:	687b      	ldr	r3, [r7, #4]
 8002a62:	681b      	ldr	r3, [r3, #0]
 8002a64:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2u));
 8002a66:	697b      	ldr	r3, [r7, #20]
 8002a68:	005b      	lsls	r3, r3, #1
 8002a6a:	2203      	movs	r2, #3
 8002a6c:	fa02 f303 	lsl.w	r3, r2, r3
 8002a70:	43db      	mvns	r3, r3
 8002a72:	693a      	ldr	r2, [r7, #16]
 8002a74:	4013      	ands	r3, r2
 8002a76:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2u));
 8002a78:	683b      	ldr	r3, [r7, #0]
 8002a7a:	685b      	ldr	r3, [r3, #4]
 8002a7c:	f003 0203 	and.w	r2, r3, #3
 8002a80:	697b      	ldr	r3, [r7, #20]
 8002a82:	005b      	lsls	r3, r3, #1
 8002a84:	fa02 f303 	lsl.w	r3, r2, r3
 8002a88:	693a      	ldr	r2, [r7, #16]
 8002a8a:	4313      	orrs	r3, r2
 8002a8c:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 8002a8e:	687b      	ldr	r3, [r7, #4]
 8002a90:	693a      	ldr	r2, [r7, #16]
 8002a92:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 8002a94:	683b      	ldr	r3, [r7, #0]
 8002a96:	685b      	ldr	r3, [r3, #4]
 8002a98:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 8002a9c:	2b00      	cmp	r3, #0
 8002a9e:	f000 80ac 	beq.w	8002bfa <HAL_GPIO_Init+0x30a>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8002aa2:	4b5f      	ldr	r3, [pc, #380]	; (8002c20 <HAL_GPIO_Init+0x330>)
 8002aa4:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8002aa6:	4a5e      	ldr	r2, [pc, #376]	; (8002c20 <HAL_GPIO_Init+0x330>)
 8002aa8:	f043 0301 	orr.w	r3, r3, #1
 8002aac:	6613      	str	r3, [r2, #96]	; 0x60
 8002aae:	4b5c      	ldr	r3, [pc, #368]	; (8002c20 <HAL_GPIO_Init+0x330>)
 8002ab0:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8002ab2:	f003 0301 	and.w	r3, r3, #1
 8002ab6:	60bb      	str	r3, [r7, #8]
 8002ab8:	68bb      	ldr	r3, [r7, #8]

        temp = SYSCFG->EXTICR[position >> 2u];
 8002aba:	4a5a      	ldr	r2, [pc, #360]	; (8002c24 <HAL_GPIO_Init+0x334>)
 8002abc:	697b      	ldr	r3, [r7, #20]
 8002abe:	089b      	lsrs	r3, r3, #2
 8002ac0:	3302      	adds	r3, #2
 8002ac2:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8002ac6:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FuL << (4u * (position & 0x03u)));
 8002ac8:	697b      	ldr	r3, [r7, #20]
 8002aca:	f003 0303 	and.w	r3, r3, #3
 8002ace:	009b      	lsls	r3, r3, #2
 8002ad0:	220f      	movs	r2, #15
 8002ad2:	fa02 f303 	lsl.w	r3, r2, r3
 8002ad6:	43db      	mvns	r3, r3
 8002ad8:	693a      	ldr	r2, [r7, #16]
 8002ada:	4013      	ands	r3, r2
 8002adc:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u)));
 8002ade:	687b      	ldr	r3, [r7, #4]
 8002ae0:	f1b3 4f90 	cmp.w	r3, #1207959552	; 0x48000000
 8002ae4:	d025      	beq.n	8002b32 <HAL_GPIO_Init+0x242>
 8002ae6:	687b      	ldr	r3, [r7, #4]
 8002ae8:	4a4f      	ldr	r2, [pc, #316]	; (8002c28 <HAL_GPIO_Init+0x338>)
 8002aea:	4293      	cmp	r3, r2
 8002aec:	d01f      	beq.n	8002b2e <HAL_GPIO_Init+0x23e>
 8002aee:	687b      	ldr	r3, [r7, #4]
 8002af0:	4a4e      	ldr	r2, [pc, #312]	; (8002c2c <HAL_GPIO_Init+0x33c>)
 8002af2:	4293      	cmp	r3, r2
 8002af4:	d019      	beq.n	8002b2a <HAL_GPIO_Init+0x23a>
 8002af6:	687b      	ldr	r3, [r7, #4]
 8002af8:	4a4d      	ldr	r2, [pc, #308]	; (8002c30 <HAL_GPIO_Init+0x340>)
 8002afa:	4293      	cmp	r3, r2
 8002afc:	d013      	beq.n	8002b26 <HAL_GPIO_Init+0x236>
 8002afe:	687b      	ldr	r3, [r7, #4]
 8002b00:	4a4c      	ldr	r2, [pc, #304]	; (8002c34 <HAL_GPIO_Init+0x344>)
 8002b02:	4293      	cmp	r3, r2
 8002b04:	d00d      	beq.n	8002b22 <HAL_GPIO_Init+0x232>
 8002b06:	687b      	ldr	r3, [r7, #4]
 8002b08:	4a4b      	ldr	r2, [pc, #300]	; (8002c38 <HAL_GPIO_Init+0x348>)
 8002b0a:	4293      	cmp	r3, r2
 8002b0c:	d007      	beq.n	8002b1e <HAL_GPIO_Init+0x22e>
 8002b0e:	687b      	ldr	r3, [r7, #4]
 8002b10:	4a4a      	ldr	r2, [pc, #296]	; (8002c3c <HAL_GPIO_Init+0x34c>)
 8002b12:	4293      	cmp	r3, r2
 8002b14:	d101      	bne.n	8002b1a <HAL_GPIO_Init+0x22a>
 8002b16:	2306      	movs	r3, #6
 8002b18:	e00c      	b.n	8002b34 <HAL_GPIO_Init+0x244>
 8002b1a:	2307      	movs	r3, #7
 8002b1c:	e00a      	b.n	8002b34 <HAL_GPIO_Init+0x244>
 8002b1e:	2305      	movs	r3, #5
 8002b20:	e008      	b.n	8002b34 <HAL_GPIO_Init+0x244>
 8002b22:	2304      	movs	r3, #4
 8002b24:	e006      	b.n	8002b34 <HAL_GPIO_Init+0x244>
 8002b26:	2303      	movs	r3, #3
 8002b28:	e004      	b.n	8002b34 <HAL_GPIO_Init+0x244>
 8002b2a:	2302      	movs	r3, #2
 8002b2c:	e002      	b.n	8002b34 <HAL_GPIO_Init+0x244>
 8002b2e:	2301      	movs	r3, #1
 8002b30:	e000      	b.n	8002b34 <HAL_GPIO_Init+0x244>
 8002b32:	2300      	movs	r3, #0
 8002b34:	697a      	ldr	r2, [r7, #20]
 8002b36:	f002 0203 	and.w	r2, r2, #3
 8002b3a:	0092      	lsls	r2, r2, #2
 8002b3c:	4093      	lsls	r3, r2
 8002b3e:	693a      	ldr	r2, [r7, #16]
 8002b40:	4313      	orrs	r3, r2
 8002b42:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2u] = temp;
 8002b44:	4937      	ldr	r1, [pc, #220]	; (8002c24 <HAL_GPIO_Init+0x334>)
 8002b46:	697b      	ldr	r3, [r7, #20]
 8002b48:	089b      	lsrs	r3, r3, #2
 8002b4a:	3302      	adds	r3, #2
 8002b4c:	693a      	ldr	r2, [r7, #16]
 8002b4e:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 8002b52:	4b3b      	ldr	r3, [pc, #236]	; (8002c40 <HAL_GPIO_Init+0x350>)
 8002b54:	689b      	ldr	r3, [r3, #8]
 8002b56:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8002b58:	68fb      	ldr	r3, [r7, #12]
 8002b5a:	43db      	mvns	r3, r3
 8002b5c:	693a      	ldr	r2, [r7, #16]
 8002b5e:	4013      	ands	r3, r2
 8002b60:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00u)
 8002b62:	683b      	ldr	r3, [r7, #0]
 8002b64:	685b      	ldr	r3, [r3, #4]
 8002b66:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8002b6a:	2b00      	cmp	r3, #0
 8002b6c:	d003      	beq.n	8002b76 <HAL_GPIO_Init+0x286>
        {
          temp |= iocurrent;
 8002b6e:	693a      	ldr	r2, [r7, #16]
 8002b70:	68fb      	ldr	r3, [r7, #12]
 8002b72:	4313      	orrs	r3, r2
 8002b74:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR1 = temp;
 8002b76:	4a32      	ldr	r2, [pc, #200]	; (8002c40 <HAL_GPIO_Init+0x350>)
 8002b78:	693b      	ldr	r3, [r7, #16]
 8002b7a:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR1;
 8002b7c:	4b30      	ldr	r3, [pc, #192]	; (8002c40 <HAL_GPIO_Init+0x350>)
 8002b7e:	68db      	ldr	r3, [r3, #12]
 8002b80:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8002b82:	68fb      	ldr	r3, [r7, #12]
 8002b84:	43db      	mvns	r3, r3
 8002b86:	693a      	ldr	r2, [r7, #16]
 8002b88:	4013      	ands	r3, r2
 8002b8a:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00u)
 8002b8c:	683b      	ldr	r3, [r7, #0]
 8002b8e:	685b      	ldr	r3, [r3, #4]
 8002b90:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8002b94:	2b00      	cmp	r3, #0
 8002b96:	d003      	beq.n	8002ba0 <HAL_GPIO_Init+0x2b0>
        {
          temp |= iocurrent;
 8002b98:	693a      	ldr	r2, [r7, #16]
 8002b9a:	68fb      	ldr	r3, [r7, #12]
 8002b9c:	4313      	orrs	r3, r2
 8002b9e:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR1 = temp;
 8002ba0:	4a27      	ldr	r2, [pc, #156]	; (8002c40 <HAL_GPIO_Init+0x350>)
 8002ba2:	693b      	ldr	r3, [r7, #16]
 8002ba4:	60d3      	str	r3, [r2, #12]

        /* Clear EXTI line configuration */
        temp = EXTI->EMR1;
 8002ba6:	4b26      	ldr	r3, [pc, #152]	; (8002c40 <HAL_GPIO_Init+0x350>)
 8002ba8:	685b      	ldr	r3, [r3, #4]
 8002baa:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8002bac:	68fb      	ldr	r3, [r7, #12]
 8002bae:	43db      	mvns	r3, r3
 8002bb0:	693a      	ldr	r2, [r7, #16]
 8002bb2:	4013      	ands	r3, r2
 8002bb4:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00u)
 8002bb6:	683b      	ldr	r3, [r7, #0]
 8002bb8:	685b      	ldr	r3, [r3, #4]
 8002bba:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002bbe:	2b00      	cmp	r3, #0
 8002bc0:	d003      	beq.n	8002bca <HAL_GPIO_Init+0x2da>
        {
          temp |= iocurrent;
 8002bc2:	693a      	ldr	r2, [r7, #16]
 8002bc4:	68fb      	ldr	r3, [r7, #12]
 8002bc6:	4313      	orrs	r3, r2
 8002bc8:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR1 = temp;
 8002bca:	4a1d      	ldr	r2, [pc, #116]	; (8002c40 <HAL_GPIO_Init+0x350>)
 8002bcc:	693b      	ldr	r3, [r7, #16]
 8002bce:	6053      	str	r3, [r2, #4]

        temp = EXTI->IMR1;
 8002bd0:	4b1b      	ldr	r3, [pc, #108]	; (8002c40 <HAL_GPIO_Init+0x350>)
 8002bd2:	681b      	ldr	r3, [r3, #0]
 8002bd4:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8002bd6:	68fb      	ldr	r3, [r7, #12]
 8002bd8:	43db      	mvns	r3, r3
 8002bda:	693a      	ldr	r2, [r7, #16]
 8002bdc:	4013      	ands	r3, r2
 8002bde:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00u)
 8002be0:	683b      	ldr	r3, [r7, #0]
 8002be2:	685b      	ldr	r3, [r3, #4]
 8002be4:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8002be8:	2b00      	cmp	r3, #0
 8002bea:	d003      	beq.n	8002bf4 <HAL_GPIO_Init+0x304>
        {
          temp |= iocurrent;
 8002bec:	693a      	ldr	r2, [r7, #16]
 8002bee:	68fb      	ldr	r3, [r7, #12]
 8002bf0:	4313      	orrs	r3, r2
 8002bf2:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR1 = temp;
 8002bf4:	4a12      	ldr	r2, [pc, #72]	; (8002c40 <HAL_GPIO_Init+0x350>)
 8002bf6:	693b      	ldr	r3, [r7, #16]
 8002bf8:	6013      	str	r3, [r2, #0]
      }
    }

    position++;
 8002bfa:	697b      	ldr	r3, [r7, #20]
 8002bfc:	3301      	adds	r3, #1
 8002bfe:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8002c00:	683b      	ldr	r3, [r7, #0]
 8002c02:	681a      	ldr	r2, [r3, #0]
 8002c04:	697b      	ldr	r3, [r7, #20]
 8002c06:	fa22 f303 	lsr.w	r3, r2, r3
 8002c0a:	2b00      	cmp	r3, #0
 8002c0c:	f47f ae78 	bne.w	8002900 <HAL_GPIO_Init+0x10>
  }
}
 8002c10:	bf00      	nop
 8002c12:	bf00      	nop
 8002c14:	371c      	adds	r7, #28
 8002c16:	46bd      	mov	sp, r7
 8002c18:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002c1c:	4770      	bx	lr
 8002c1e:	bf00      	nop
 8002c20:	40021000 	.word	0x40021000
 8002c24:	40010000 	.word	0x40010000
 8002c28:	48000400 	.word	0x48000400
 8002c2c:	48000800 	.word	0x48000800
 8002c30:	48000c00 	.word	0x48000c00
 8002c34:	48001000 	.word	0x48001000
 8002c38:	48001400 	.word	0x48001400
 8002c3c:	48001800 	.word	0x48001800
 8002c40:	40010400 	.word	0x40010400

08002c44 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8002c44:	b480      	push	{r7}
 8002c46:	b083      	sub	sp, #12
 8002c48:	af00      	add	r7, sp, #0
 8002c4a:	6078      	str	r0, [r7, #4]
 8002c4c:	460b      	mov	r3, r1
 8002c4e:	807b      	strh	r3, [r7, #2]
 8002c50:	4613      	mov	r3, r2
 8002c52:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8002c54:	787b      	ldrb	r3, [r7, #1]
 8002c56:	2b00      	cmp	r3, #0
 8002c58:	d003      	beq.n	8002c62 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 8002c5a:	887a      	ldrh	r2, [r7, #2]
 8002c5c:	687b      	ldr	r3, [r7, #4]
 8002c5e:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 8002c60:	e002      	b.n	8002c68 <HAL_GPIO_WritePin+0x24>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 8002c62:	887a      	ldrh	r2, [r7, #2]
 8002c64:	687b      	ldr	r3, [r7, #4]
 8002c66:	629a      	str	r2, [r3, #40]	; 0x28
}
 8002c68:	bf00      	nop
 8002c6a:	370c      	adds	r7, #12
 8002c6c:	46bd      	mov	sp, r7
 8002c6e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002c72:	4770      	bx	lr

08002c74 <HAL_PWREx_GetVoltageRange>:
  * @brief Return Voltage Scaling Range.
  * @retval VOS bit field (PWR_REGULATOR_VOLTAGE_SCALE1 or PWR_REGULATOR_VOLTAGE_SCALE2
  *         or PWR_REGULATOR_VOLTAGE_SCALE1_BOOST when applicable)
  */
uint32_t HAL_PWREx_GetVoltageRange(void)
{
 8002c74:	b480      	push	{r7}
 8002c76:	af00      	add	r7, sp, #0
    else
    {
      return PWR_REGULATOR_VOLTAGE_SCALE1_BOOST;
    }
#else
  return  (PWR->CR1 & PWR_CR1_VOS);
 8002c78:	4b04      	ldr	r3, [pc, #16]	; (8002c8c <HAL_PWREx_GetVoltageRange+0x18>)
 8002c7a:	681b      	ldr	r3, [r3, #0]
 8002c7c:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
#endif
}
 8002c80:	4618      	mov	r0, r3
 8002c82:	46bd      	mov	sp, r7
 8002c84:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002c88:	4770      	bx	lr
 8002c8a:	bf00      	nop
 8002c8c:	40007000 	.word	0x40007000

08002c90 <HAL_PWREx_ControlVoltageScaling>:
  *        cleared before returning the status. If the flag is not cleared within
  *        50 microseconds, HAL_TIMEOUT status is reported.
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_PWREx_ControlVoltageScaling(uint32_t VoltageScaling)
{
 8002c90:	b480      	push	{r7}
 8002c92:	b085      	sub	sp, #20
 8002c94:	af00      	add	r7, sp, #0
 8002c96:	6078      	str	r0, [r7, #4]
  }

#else

  /* If Set Range 1 */
  if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1)
 8002c98:	687b      	ldr	r3, [r7, #4]
 8002c9a:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8002c9e:	d130      	bne.n	8002d02 <HAL_PWREx_ControlVoltageScaling+0x72>
  {
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) != PWR_REGULATOR_VOLTAGE_SCALE1)
 8002ca0:	4b23      	ldr	r3, [pc, #140]	; (8002d30 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8002ca2:	681b      	ldr	r3, [r3, #0]
 8002ca4:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
 8002ca8:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8002cac:	d038      	beq.n	8002d20 <HAL_PWREx_ControlVoltageScaling+0x90>
    {
      /* Set Range 1 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 8002cae:	4b20      	ldr	r3, [pc, #128]	; (8002d30 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8002cb0:	681b      	ldr	r3, [r3, #0]
 8002cb2:	f423 63c0 	bic.w	r3, r3, #1536	; 0x600
 8002cb6:	4a1e      	ldr	r2, [pc, #120]	; (8002d30 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8002cb8:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8002cbc:	6013      	str	r3, [r2, #0]

      /* Wait until VOSF is cleared */
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1U;
 8002cbe:	4b1d      	ldr	r3, [pc, #116]	; (8002d34 <HAL_PWREx_ControlVoltageScaling+0xa4>)
 8002cc0:	681b      	ldr	r3, [r3, #0]
 8002cc2:	2232      	movs	r2, #50	; 0x32
 8002cc4:	fb02 f303 	mul.w	r3, r2, r3
 8002cc8:	4a1b      	ldr	r2, [pc, #108]	; (8002d38 <HAL_PWREx_ControlVoltageScaling+0xa8>)
 8002cca:	fba2 2303 	umull	r2, r3, r2, r3
 8002cce:	0c9b      	lsrs	r3, r3, #18
 8002cd0:	3301      	adds	r3, #1
 8002cd2:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8002cd4:	e002      	b.n	8002cdc <HAL_PWREx_ControlVoltageScaling+0x4c>
      {
        wait_loop_index--;
 8002cd6:	68fb      	ldr	r3, [r7, #12]
 8002cd8:	3b01      	subs	r3, #1
 8002cda:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8002cdc:	4b14      	ldr	r3, [pc, #80]	; (8002d30 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8002cde:	695b      	ldr	r3, [r3, #20]
 8002ce0:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8002ce4:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8002ce8:	d102      	bne.n	8002cf0 <HAL_PWREx_ControlVoltageScaling+0x60>
 8002cea:	68fb      	ldr	r3, [r7, #12]
 8002cec:	2b00      	cmp	r3, #0
 8002cee:	d1f2      	bne.n	8002cd6 <HAL_PWREx_ControlVoltageScaling+0x46>
      }
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 8002cf0:	4b0f      	ldr	r3, [pc, #60]	; (8002d30 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8002cf2:	695b      	ldr	r3, [r3, #20]
 8002cf4:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8002cf8:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8002cfc:	d110      	bne.n	8002d20 <HAL_PWREx_ControlVoltageScaling+0x90>
      {
        return HAL_TIMEOUT;
 8002cfe:	2303      	movs	r3, #3
 8002d00:	e00f      	b.n	8002d22 <HAL_PWREx_ControlVoltageScaling+0x92>
      }
    }
  }
  else
  {
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) != PWR_REGULATOR_VOLTAGE_SCALE2)
 8002d02:	4b0b      	ldr	r3, [pc, #44]	; (8002d30 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8002d04:	681b      	ldr	r3, [r3, #0]
 8002d06:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
 8002d0a:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8002d0e:	d007      	beq.n	8002d20 <HAL_PWREx_ControlVoltageScaling+0x90>
    {
      /* Set Range 2 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE2);
 8002d10:	4b07      	ldr	r3, [pc, #28]	; (8002d30 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8002d12:	681b      	ldr	r3, [r3, #0]
 8002d14:	f423 63c0 	bic.w	r3, r3, #1536	; 0x600
 8002d18:	4a05      	ldr	r2, [pc, #20]	; (8002d30 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8002d1a:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8002d1e:	6013      	str	r3, [r2, #0]
      /* No need to wait for VOSF to be cleared for this transition */
    }
  }
#endif

  return HAL_OK;
 8002d20:	2300      	movs	r3, #0
}
 8002d22:	4618      	mov	r0, r3
 8002d24:	3714      	adds	r7, #20
 8002d26:	46bd      	mov	sp, r7
 8002d28:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002d2c:	4770      	bx	lr
 8002d2e:	bf00      	nop
 8002d30:	40007000 	.word	0x40007000
 8002d34:	20000000 	.word	0x20000000
 8002d38:	431bde83 	.word	0x431bde83

08002d3c <HAL_RCC_OscConfig>:
  * @note   If HSE failed to start, HSE should be disabled before recalling
            HAL_RCC_OscConfig().
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8002d3c:	b580      	push	{r7, lr}
 8002d3e:	b088      	sub	sp, #32
 8002d40:	af00      	add	r7, sp, #0
 8002d42:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  HAL_StatusTypeDef status;
  uint32_t sysclk_source, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8002d44:	687b      	ldr	r3, [r7, #4]
 8002d46:	2b00      	cmp	r3, #0
 8002d48:	d101      	bne.n	8002d4e <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8002d4a:	2301      	movs	r3, #1
 8002d4c:	e3ca      	b.n	80034e4 <HAL_RCC_OscConfig+0x7a8>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 8002d4e:	4b97      	ldr	r3, [pc, #604]	; (8002fac <HAL_RCC_OscConfig+0x270>)
 8002d50:	689b      	ldr	r3, [r3, #8]
 8002d52:	f003 030c 	and.w	r3, r3, #12
 8002d56:	61bb      	str	r3, [r7, #24]
  pll_config = __HAL_RCC_GET_PLL_OSCSOURCE();
 8002d58:	4b94      	ldr	r3, [pc, #592]	; (8002fac <HAL_RCC_OscConfig+0x270>)
 8002d5a:	68db      	ldr	r3, [r3, #12]
 8002d5c:	f003 0303 	and.w	r3, r3, #3
 8002d60:	617b      	str	r3, [r7, #20]

  /*----------------------------- MSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_MSI) == RCC_OSCILLATORTYPE_MSI)
 8002d62:	687b      	ldr	r3, [r7, #4]
 8002d64:	681b      	ldr	r3, [r3, #0]
 8002d66:	f003 0310 	and.w	r3, r3, #16
 8002d6a:	2b00      	cmp	r3, #0
 8002d6c:	f000 80e4 	beq.w	8002f38 <HAL_RCC_OscConfig+0x1fc>
    assert_param(IS_RCC_MSI(RCC_OscInitStruct->MSIState));
    assert_param(IS_RCC_MSICALIBRATION_VALUE(RCC_OscInitStruct->MSICalibrationValue));
    assert_param(IS_RCC_MSI_CLOCK_RANGE(RCC_OscInitStruct->MSIClockRange));

    /* Check if MSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((sysclk_source == RCC_CFGR_SWS_MSI) ||
 8002d70:	69bb      	ldr	r3, [r7, #24]
 8002d72:	2b00      	cmp	r3, #0
 8002d74:	d007      	beq.n	8002d86 <HAL_RCC_OscConfig+0x4a>
 8002d76:	69bb      	ldr	r3, [r7, #24]
 8002d78:	2b0c      	cmp	r3, #12
 8002d7a:	f040 808b 	bne.w	8002e94 <HAL_RCC_OscConfig+0x158>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_MSI)))
 8002d7e:	697b      	ldr	r3, [r7, #20]
 8002d80:	2b01      	cmp	r3, #1
 8002d82:	f040 8087 	bne.w	8002e94 <HAL_RCC_OscConfig+0x158>
    {
      if((READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 8002d86:	4b89      	ldr	r3, [pc, #548]	; (8002fac <HAL_RCC_OscConfig+0x270>)
 8002d88:	681b      	ldr	r3, [r3, #0]
 8002d8a:	f003 0302 	and.w	r3, r3, #2
 8002d8e:	2b00      	cmp	r3, #0
 8002d90:	d005      	beq.n	8002d9e <HAL_RCC_OscConfig+0x62>
 8002d92:	687b      	ldr	r3, [r7, #4]
 8002d94:	699b      	ldr	r3, [r3, #24]
 8002d96:	2b00      	cmp	r3, #0
 8002d98:	d101      	bne.n	8002d9e <HAL_RCC_OscConfig+0x62>
      {
        return HAL_ERROR;
 8002d9a:	2301      	movs	r3, #1
 8002d9c:	e3a2      	b.n	80034e4 <HAL_RCC_OscConfig+0x7a8>
      else
      {
        /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
           must be correctly programmed according to the frequency of the CPU clock
           (HCLK) and the supply voltage of the device. */
        if(RCC_OscInitStruct->MSIClockRange > __HAL_RCC_GET_MSI_RANGE())
 8002d9e:	687b      	ldr	r3, [r7, #4]
 8002da0:	6a1a      	ldr	r2, [r3, #32]
 8002da2:	4b82      	ldr	r3, [pc, #520]	; (8002fac <HAL_RCC_OscConfig+0x270>)
 8002da4:	681b      	ldr	r3, [r3, #0]
 8002da6:	f003 0308 	and.w	r3, r3, #8
 8002daa:	2b00      	cmp	r3, #0
 8002dac:	d004      	beq.n	8002db8 <HAL_RCC_OscConfig+0x7c>
 8002dae:	4b7f      	ldr	r3, [pc, #508]	; (8002fac <HAL_RCC_OscConfig+0x270>)
 8002db0:	681b      	ldr	r3, [r3, #0]
 8002db2:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8002db6:	e005      	b.n	8002dc4 <HAL_RCC_OscConfig+0x88>
 8002db8:	4b7c      	ldr	r3, [pc, #496]	; (8002fac <HAL_RCC_OscConfig+0x270>)
 8002dba:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8002dbe:	091b      	lsrs	r3, r3, #4
 8002dc0:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8002dc4:	4293      	cmp	r3, r2
 8002dc6:	d223      	bcs.n	8002e10 <HAL_RCC_OscConfig+0xd4>
        {
          /* First increase number of wait states update if necessary */
          if(RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 8002dc8:	687b      	ldr	r3, [r7, #4]
 8002dca:	6a1b      	ldr	r3, [r3, #32]
 8002dcc:	4618      	mov	r0, r3
 8002dce:	f000 fd55 	bl	800387c <RCC_SetFlashLatencyFromMSIRange>
 8002dd2:	4603      	mov	r3, r0
 8002dd4:	2b00      	cmp	r3, #0
 8002dd6:	d001      	beq.n	8002ddc <HAL_RCC_OscConfig+0xa0>
          {
            return HAL_ERROR;
 8002dd8:	2301      	movs	r3, #1
 8002dda:	e383      	b.n	80034e4 <HAL_RCC_OscConfig+0x7a8>
          }

          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8002ddc:	4b73      	ldr	r3, [pc, #460]	; (8002fac <HAL_RCC_OscConfig+0x270>)
 8002dde:	681b      	ldr	r3, [r3, #0]
 8002de0:	4a72      	ldr	r2, [pc, #456]	; (8002fac <HAL_RCC_OscConfig+0x270>)
 8002de2:	f043 0308 	orr.w	r3, r3, #8
 8002de6:	6013      	str	r3, [r2, #0]
 8002de8:	4b70      	ldr	r3, [pc, #448]	; (8002fac <HAL_RCC_OscConfig+0x270>)
 8002dea:	681b      	ldr	r3, [r3, #0]
 8002dec:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8002df0:	687b      	ldr	r3, [r7, #4]
 8002df2:	6a1b      	ldr	r3, [r3, #32]
 8002df4:	496d      	ldr	r1, [pc, #436]	; (8002fac <HAL_RCC_OscConfig+0x270>)
 8002df6:	4313      	orrs	r3, r2
 8002df8:	600b      	str	r3, [r1, #0]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8002dfa:	4b6c      	ldr	r3, [pc, #432]	; (8002fac <HAL_RCC_OscConfig+0x270>)
 8002dfc:	685b      	ldr	r3, [r3, #4]
 8002dfe:	f423 427f 	bic.w	r2, r3, #65280	; 0xff00
 8002e02:	687b      	ldr	r3, [r7, #4]
 8002e04:	69db      	ldr	r3, [r3, #28]
 8002e06:	021b      	lsls	r3, r3, #8
 8002e08:	4968      	ldr	r1, [pc, #416]	; (8002fac <HAL_RCC_OscConfig+0x270>)
 8002e0a:	4313      	orrs	r3, r2
 8002e0c:	604b      	str	r3, [r1, #4]
 8002e0e:	e025      	b.n	8002e5c <HAL_RCC_OscConfig+0x120>
        }
        else
        {
          /* Else, keep current flash latency while decreasing applies */
          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8002e10:	4b66      	ldr	r3, [pc, #408]	; (8002fac <HAL_RCC_OscConfig+0x270>)
 8002e12:	681b      	ldr	r3, [r3, #0]
 8002e14:	4a65      	ldr	r2, [pc, #404]	; (8002fac <HAL_RCC_OscConfig+0x270>)
 8002e16:	f043 0308 	orr.w	r3, r3, #8
 8002e1a:	6013      	str	r3, [r2, #0]
 8002e1c:	4b63      	ldr	r3, [pc, #396]	; (8002fac <HAL_RCC_OscConfig+0x270>)
 8002e1e:	681b      	ldr	r3, [r3, #0]
 8002e20:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8002e24:	687b      	ldr	r3, [r7, #4]
 8002e26:	6a1b      	ldr	r3, [r3, #32]
 8002e28:	4960      	ldr	r1, [pc, #384]	; (8002fac <HAL_RCC_OscConfig+0x270>)
 8002e2a:	4313      	orrs	r3, r2
 8002e2c:	600b      	str	r3, [r1, #0]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8002e2e:	4b5f      	ldr	r3, [pc, #380]	; (8002fac <HAL_RCC_OscConfig+0x270>)
 8002e30:	685b      	ldr	r3, [r3, #4]
 8002e32:	f423 427f 	bic.w	r2, r3, #65280	; 0xff00
 8002e36:	687b      	ldr	r3, [r7, #4]
 8002e38:	69db      	ldr	r3, [r3, #28]
 8002e3a:	021b      	lsls	r3, r3, #8
 8002e3c:	495b      	ldr	r1, [pc, #364]	; (8002fac <HAL_RCC_OscConfig+0x270>)
 8002e3e:	4313      	orrs	r3, r2
 8002e40:	604b      	str	r3, [r1, #4]

          /* Decrease number of wait states update if necessary */
          /* Only possible when MSI is the System clock source  */
          if(sysclk_source == RCC_CFGR_SWS_MSI)
 8002e42:	69bb      	ldr	r3, [r7, #24]
 8002e44:	2b00      	cmp	r3, #0
 8002e46:	d109      	bne.n	8002e5c <HAL_RCC_OscConfig+0x120>
          {
            if(RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 8002e48:	687b      	ldr	r3, [r7, #4]
 8002e4a:	6a1b      	ldr	r3, [r3, #32]
 8002e4c:	4618      	mov	r0, r3
 8002e4e:	f000 fd15 	bl	800387c <RCC_SetFlashLatencyFromMSIRange>
 8002e52:	4603      	mov	r3, r0
 8002e54:	2b00      	cmp	r3, #0
 8002e56:	d001      	beq.n	8002e5c <HAL_RCC_OscConfig+0x120>
            {
              return HAL_ERROR;
 8002e58:	2301      	movs	r3, #1
 8002e5a:	e343      	b.n	80034e4 <HAL_RCC_OscConfig+0x7a8>
            }
          }
        }

        /* Update the SystemCoreClock global variable */
        SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 8002e5c:	f000 fc4a 	bl	80036f4 <HAL_RCC_GetSysClockFreq>
 8002e60:	4602      	mov	r2, r0
 8002e62:	4b52      	ldr	r3, [pc, #328]	; (8002fac <HAL_RCC_OscConfig+0x270>)
 8002e64:	689b      	ldr	r3, [r3, #8]
 8002e66:	091b      	lsrs	r3, r3, #4
 8002e68:	f003 030f 	and.w	r3, r3, #15
 8002e6c:	4950      	ldr	r1, [pc, #320]	; (8002fb0 <HAL_RCC_OscConfig+0x274>)
 8002e6e:	5ccb      	ldrb	r3, [r1, r3]
 8002e70:	f003 031f 	and.w	r3, r3, #31
 8002e74:	fa22 f303 	lsr.w	r3, r2, r3
 8002e78:	4a4e      	ldr	r2, [pc, #312]	; (8002fb4 <HAL_RCC_OscConfig+0x278>)
 8002e7a:	6013      	str	r3, [r2, #0]

        /* Configure the source of time base considering new system clocks settings*/
        status = HAL_InitTick(uwTickPrio);
 8002e7c:	4b4e      	ldr	r3, [pc, #312]	; (8002fb8 <HAL_RCC_OscConfig+0x27c>)
 8002e7e:	681b      	ldr	r3, [r3, #0]
 8002e80:	4618      	mov	r0, r3
 8002e82:	f7fd ff93 	bl	8000dac <HAL_InitTick>
 8002e86:	4603      	mov	r3, r0
 8002e88:	73fb      	strb	r3, [r7, #15]
        if(status != HAL_OK)
 8002e8a:	7bfb      	ldrb	r3, [r7, #15]
 8002e8c:	2b00      	cmp	r3, #0
 8002e8e:	d052      	beq.n	8002f36 <HAL_RCC_OscConfig+0x1fa>
        {
          return status;
 8002e90:	7bfb      	ldrb	r3, [r7, #15]
 8002e92:	e327      	b.n	80034e4 <HAL_RCC_OscConfig+0x7a8>
      }
    }
    else
    {
      /* Check the MSI State */
      if(RCC_OscInitStruct->MSIState != RCC_MSI_OFF)
 8002e94:	687b      	ldr	r3, [r7, #4]
 8002e96:	699b      	ldr	r3, [r3, #24]
 8002e98:	2b00      	cmp	r3, #0
 8002e9a:	d032      	beq.n	8002f02 <HAL_RCC_OscConfig+0x1c6>
      {
        /* Enable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_ENABLE();
 8002e9c:	4b43      	ldr	r3, [pc, #268]	; (8002fac <HAL_RCC_OscConfig+0x270>)
 8002e9e:	681b      	ldr	r3, [r3, #0]
 8002ea0:	4a42      	ldr	r2, [pc, #264]	; (8002fac <HAL_RCC_OscConfig+0x270>)
 8002ea2:	f043 0301 	orr.w	r3, r3, #1
 8002ea6:	6013      	str	r3, [r2, #0]

        /* Get timeout */
        tickstart = HAL_GetTick();
 8002ea8:	f7fd ffd0 	bl	8000e4c <HAL_GetTick>
 8002eac:	6138      	str	r0, [r7, #16]

        /* Wait till MSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 8002eae:	e008      	b.n	8002ec2 <HAL_RCC_OscConfig+0x186>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 8002eb0:	f7fd ffcc 	bl	8000e4c <HAL_GetTick>
 8002eb4:	4602      	mov	r2, r0
 8002eb6:	693b      	ldr	r3, [r7, #16]
 8002eb8:	1ad3      	subs	r3, r2, r3
 8002eba:	2b02      	cmp	r3, #2
 8002ebc:	d901      	bls.n	8002ec2 <HAL_RCC_OscConfig+0x186>
          {
            return HAL_TIMEOUT;
 8002ebe:	2303      	movs	r3, #3
 8002ec0:	e310      	b.n	80034e4 <HAL_RCC_OscConfig+0x7a8>
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 8002ec2:	4b3a      	ldr	r3, [pc, #232]	; (8002fac <HAL_RCC_OscConfig+0x270>)
 8002ec4:	681b      	ldr	r3, [r3, #0]
 8002ec6:	f003 0302 	and.w	r3, r3, #2
 8002eca:	2b00      	cmp	r3, #0
 8002ecc:	d0f0      	beq.n	8002eb0 <HAL_RCC_OscConfig+0x174>
          }
        }
         /* Selects the Multiple Speed oscillator (MSI) clock range .*/
        __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8002ece:	4b37      	ldr	r3, [pc, #220]	; (8002fac <HAL_RCC_OscConfig+0x270>)
 8002ed0:	681b      	ldr	r3, [r3, #0]
 8002ed2:	4a36      	ldr	r2, [pc, #216]	; (8002fac <HAL_RCC_OscConfig+0x270>)
 8002ed4:	f043 0308 	orr.w	r3, r3, #8
 8002ed8:	6013      	str	r3, [r2, #0]
 8002eda:	4b34      	ldr	r3, [pc, #208]	; (8002fac <HAL_RCC_OscConfig+0x270>)
 8002edc:	681b      	ldr	r3, [r3, #0]
 8002ede:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8002ee2:	687b      	ldr	r3, [r7, #4]
 8002ee4:	6a1b      	ldr	r3, [r3, #32]
 8002ee6:	4931      	ldr	r1, [pc, #196]	; (8002fac <HAL_RCC_OscConfig+0x270>)
 8002ee8:	4313      	orrs	r3, r2
 8002eea:	600b      	str	r3, [r1, #0]
         /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
        __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8002eec:	4b2f      	ldr	r3, [pc, #188]	; (8002fac <HAL_RCC_OscConfig+0x270>)
 8002eee:	685b      	ldr	r3, [r3, #4]
 8002ef0:	f423 427f 	bic.w	r2, r3, #65280	; 0xff00
 8002ef4:	687b      	ldr	r3, [r7, #4]
 8002ef6:	69db      	ldr	r3, [r3, #28]
 8002ef8:	021b      	lsls	r3, r3, #8
 8002efa:	492c      	ldr	r1, [pc, #176]	; (8002fac <HAL_RCC_OscConfig+0x270>)
 8002efc:	4313      	orrs	r3, r2
 8002efe:	604b      	str	r3, [r1, #4]
 8002f00:	e01a      	b.n	8002f38 <HAL_RCC_OscConfig+0x1fc>

      }
      else
      {
        /* Disable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_DISABLE();
 8002f02:	4b2a      	ldr	r3, [pc, #168]	; (8002fac <HAL_RCC_OscConfig+0x270>)
 8002f04:	681b      	ldr	r3, [r3, #0]
 8002f06:	4a29      	ldr	r2, [pc, #164]	; (8002fac <HAL_RCC_OscConfig+0x270>)
 8002f08:	f023 0301 	bic.w	r3, r3, #1
 8002f0c:	6013      	str	r3, [r2, #0]

        /* Get timeout */
        tickstart = HAL_GetTick();
 8002f0e:	f7fd ff9d 	bl	8000e4c <HAL_GetTick>
 8002f12:	6138      	str	r0, [r7, #16]

        /* Wait till MSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U)
 8002f14:	e008      	b.n	8002f28 <HAL_RCC_OscConfig+0x1ec>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 8002f16:	f7fd ff99 	bl	8000e4c <HAL_GetTick>
 8002f1a:	4602      	mov	r2, r0
 8002f1c:	693b      	ldr	r3, [r7, #16]
 8002f1e:	1ad3      	subs	r3, r2, r3
 8002f20:	2b02      	cmp	r3, #2
 8002f22:	d901      	bls.n	8002f28 <HAL_RCC_OscConfig+0x1ec>
          {
            return HAL_TIMEOUT;
 8002f24:	2303      	movs	r3, #3
 8002f26:	e2dd      	b.n	80034e4 <HAL_RCC_OscConfig+0x7a8>
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U)
 8002f28:	4b20      	ldr	r3, [pc, #128]	; (8002fac <HAL_RCC_OscConfig+0x270>)
 8002f2a:	681b      	ldr	r3, [r3, #0]
 8002f2c:	f003 0302 	and.w	r3, r3, #2
 8002f30:	2b00      	cmp	r3, #0
 8002f32:	d1f0      	bne.n	8002f16 <HAL_RCC_OscConfig+0x1da>
 8002f34:	e000      	b.n	8002f38 <HAL_RCC_OscConfig+0x1fc>
      if((READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 8002f36:	bf00      	nop
        }
      }
    }
  }
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8002f38:	687b      	ldr	r3, [r7, #4]
 8002f3a:	681b      	ldr	r3, [r3, #0]
 8002f3c:	f003 0301 	and.w	r3, r3, #1
 8002f40:	2b00      	cmp	r3, #0
 8002f42:	d074      	beq.n	800302e <HAL_RCC_OscConfig+0x2f2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if((sysclk_source == RCC_CFGR_SWS_HSE) ||
 8002f44:	69bb      	ldr	r3, [r7, #24]
 8002f46:	2b08      	cmp	r3, #8
 8002f48:	d005      	beq.n	8002f56 <HAL_RCC_OscConfig+0x21a>
 8002f4a:	69bb      	ldr	r3, [r7, #24]
 8002f4c:	2b0c      	cmp	r3, #12
 8002f4e:	d10e      	bne.n	8002f6e <HAL_RCC_OscConfig+0x232>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_HSE)))
 8002f50:	697b      	ldr	r3, [r7, #20]
 8002f52:	2b03      	cmp	r3, #3
 8002f54:	d10b      	bne.n	8002f6e <HAL_RCC_OscConfig+0x232>
    {
      if((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8002f56:	4b15      	ldr	r3, [pc, #84]	; (8002fac <HAL_RCC_OscConfig+0x270>)
 8002f58:	681b      	ldr	r3, [r3, #0]
 8002f5a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002f5e:	2b00      	cmp	r3, #0
 8002f60:	d064      	beq.n	800302c <HAL_RCC_OscConfig+0x2f0>
 8002f62:	687b      	ldr	r3, [r7, #4]
 8002f64:	685b      	ldr	r3, [r3, #4]
 8002f66:	2b00      	cmp	r3, #0
 8002f68:	d160      	bne.n	800302c <HAL_RCC_OscConfig+0x2f0>
      {
        return HAL_ERROR;
 8002f6a:	2301      	movs	r3, #1
 8002f6c:	e2ba      	b.n	80034e4 <HAL_RCC_OscConfig+0x7a8>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8002f6e:	687b      	ldr	r3, [r7, #4]
 8002f70:	685b      	ldr	r3, [r3, #4]
 8002f72:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8002f76:	d106      	bne.n	8002f86 <HAL_RCC_OscConfig+0x24a>
 8002f78:	4b0c      	ldr	r3, [pc, #48]	; (8002fac <HAL_RCC_OscConfig+0x270>)
 8002f7a:	681b      	ldr	r3, [r3, #0]
 8002f7c:	4a0b      	ldr	r2, [pc, #44]	; (8002fac <HAL_RCC_OscConfig+0x270>)
 8002f7e:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8002f82:	6013      	str	r3, [r2, #0]
 8002f84:	e026      	b.n	8002fd4 <HAL_RCC_OscConfig+0x298>
 8002f86:	687b      	ldr	r3, [r7, #4]
 8002f88:	685b      	ldr	r3, [r3, #4]
 8002f8a:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8002f8e:	d115      	bne.n	8002fbc <HAL_RCC_OscConfig+0x280>
 8002f90:	4b06      	ldr	r3, [pc, #24]	; (8002fac <HAL_RCC_OscConfig+0x270>)
 8002f92:	681b      	ldr	r3, [r3, #0]
 8002f94:	4a05      	ldr	r2, [pc, #20]	; (8002fac <HAL_RCC_OscConfig+0x270>)
 8002f96:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8002f9a:	6013      	str	r3, [r2, #0]
 8002f9c:	4b03      	ldr	r3, [pc, #12]	; (8002fac <HAL_RCC_OscConfig+0x270>)
 8002f9e:	681b      	ldr	r3, [r3, #0]
 8002fa0:	4a02      	ldr	r2, [pc, #8]	; (8002fac <HAL_RCC_OscConfig+0x270>)
 8002fa2:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8002fa6:	6013      	str	r3, [r2, #0]
 8002fa8:	e014      	b.n	8002fd4 <HAL_RCC_OscConfig+0x298>
 8002faa:	bf00      	nop
 8002fac:	40021000 	.word	0x40021000
 8002fb0:	08005ca0 	.word	0x08005ca0
 8002fb4:	20000000 	.word	0x20000000
 8002fb8:	20000004 	.word	0x20000004
 8002fbc:	4ba0      	ldr	r3, [pc, #640]	; (8003240 <HAL_RCC_OscConfig+0x504>)
 8002fbe:	681b      	ldr	r3, [r3, #0]
 8002fc0:	4a9f      	ldr	r2, [pc, #636]	; (8003240 <HAL_RCC_OscConfig+0x504>)
 8002fc2:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8002fc6:	6013      	str	r3, [r2, #0]
 8002fc8:	4b9d      	ldr	r3, [pc, #628]	; (8003240 <HAL_RCC_OscConfig+0x504>)
 8002fca:	681b      	ldr	r3, [r3, #0]
 8002fcc:	4a9c      	ldr	r2, [pc, #624]	; (8003240 <HAL_RCC_OscConfig+0x504>)
 8002fce:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8002fd2:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8002fd4:	687b      	ldr	r3, [r7, #4]
 8002fd6:	685b      	ldr	r3, [r3, #4]
 8002fd8:	2b00      	cmp	r3, #0
 8002fda:	d013      	beq.n	8003004 <HAL_RCC_OscConfig+0x2c8>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002fdc:	f7fd ff36 	bl	8000e4c <HAL_GetTick>
 8002fe0:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8002fe2:	e008      	b.n	8002ff6 <HAL_RCC_OscConfig+0x2ba>
        {
          if((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8002fe4:	f7fd ff32 	bl	8000e4c <HAL_GetTick>
 8002fe8:	4602      	mov	r2, r0
 8002fea:	693b      	ldr	r3, [r7, #16]
 8002fec:	1ad3      	subs	r3, r2, r3
 8002fee:	2b64      	cmp	r3, #100	; 0x64
 8002ff0:	d901      	bls.n	8002ff6 <HAL_RCC_OscConfig+0x2ba>
          {
            return HAL_TIMEOUT;
 8002ff2:	2303      	movs	r3, #3
 8002ff4:	e276      	b.n	80034e4 <HAL_RCC_OscConfig+0x7a8>
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8002ff6:	4b92      	ldr	r3, [pc, #584]	; (8003240 <HAL_RCC_OscConfig+0x504>)
 8002ff8:	681b      	ldr	r3, [r3, #0]
 8002ffa:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002ffe:	2b00      	cmp	r3, #0
 8003000:	d0f0      	beq.n	8002fe4 <HAL_RCC_OscConfig+0x2a8>
 8003002:	e014      	b.n	800302e <HAL_RCC_OscConfig+0x2f2>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003004:	f7fd ff22 	bl	8000e4c <HAL_GetTick>
 8003008:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 800300a:	e008      	b.n	800301e <HAL_RCC_OscConfig+0x2e2>
        {
          if((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 800300c:	f7fd ff1e 	bl	8000e4c <HAL_GetTick>
 8003010:	4602      	mov	r2, r0
 8003012:	693b      	ldr	r3, [r7, #16]
 8003014:	1ad3      	subs	r3, r2, r3
 8003016:	2b64      	cmp	r3, #100	; 0x64
 8003018:	d901      	bls.n	800301e <HAL_RCC_OscConfig+0x2e2>
          {
            return HAL_TIMEOUT;
 800301a:	2303      	movs	r3, #3
 800301c:	e262      	b.n	80034e4 <HAL_RCC_OscConfig+0x7a8>
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 800301e:	4b88      	ldr	r3, [pc, #544]	; (8003240 <HAL_RCC_OscConfig+0x504>)
 8003020:	681b      	ldr	r3, [r3, #0]
 8003022:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003026:	2b00      	cmp	r3, #0
 8003028:	d1f0      	bne.n	800300c <HAL_RCC_OscConfig+0x2d0>
 800302a:	e000      	b.n	800302e <HAL_RCC_OscConfig+0x2f2>
      if((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800302c:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 800302e:	687b      	ldr	r3, [r7, #4]
 8003030:	681b      	ldr	r3, [r3, #0]
 8003032:	f003 0302 	and.w	r3, r3, #2
 8003036:	2b00      	cmp	r3, #0
 8003038:	d060      	beq.n	80030fc <HAL_RCC_OscConfig+0x3c0>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSI_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((sysclk_source == RCC_CFGR_SWS_HSI) ||
 800303a:	69bb      	ldr	r3, [r7, #24]
 800303c:	2b04      	cmp	r3, #4
 800303e:	d005      	beq.n	800304c <HAL_RCC_OscConfig+0x310>
 8003040:	69bb      	ldr	r3, [r7, #24]
 8003042:	2b0c      	cmp	r3, #12
 8003044:	d119      	bne.n	800307a <HAL_RCC_OscConfig+0x33e>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_HSI)))
 8003046:	697b      	ldr	r3, [r7, #20]
 8003048:	2b02      	cmp	r3, #2
 800304a:	d116      	bne.n	800307a <HAL_RCC_OscConfig+0x33e>
    {
      /* When HSI is used as system clock it will not be disabled */
      if((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 800304c:	4b7c      	ldr	r3, [pc, #496]	; (8003240 <HAL_RCC_OscConfig+0x504>)
 800304e:	681b      	ldr	r3, [r3, #0]
 8003050:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8003054:	2b00      	cmp	r3, #0
 8003056:	d005      	beq.n	8003064 <HAL_RCC_OscConfig+0x328>
 8003058:	687b      	ldr	r3, [r7, #4]
 800305a:	68db      	ldr	r3, [r3, #12]
 800305c:	2b00      	cmp	r3, #0
 800305e:	d101      	bne.n	8003064 <HAL_RCC_OscConfig+0x328>
      {
        return HAL_ERROR;
 8003060:	2301      	movs	r3, #1
 8003062:	e23f      	b.n	80034e4 <HAL_RCC_OscConfig+0x7a8>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8003064:	4b76      	ldr	r3, [pc, #472]	; (8003240 <HAL_RCC_OscConfig+0x504>)
 8003066:	685b      	ldr	r3, [r3, #4]
 8003068:	f023 52f8 	bic.w	r2, r3, #520093696	; 0x1f000000
 800306c:	687b      	ldr	r3, [r7, #4]
 800306e:	691b      	ldr	r3, [r3, #16]
 8003070:	061b      	lsls	r3, r3, #24
 8003072:	4973      	ldr	r1, [pc, #460]	; (8003240 <HAL_RCC_OscConfig+0x504>)
 8003074:	4313      	orrs	r3, r2
 8003076:	604b      	str	r3, [r1, #4]
      if((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8003078:	e040      	b.n	80030fc <HAL_RCC_OscConfig+0x3c0>
      }
    }
    else
    {
      /* Check the HSI State */
      if(RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 800307a:	687b      	ldr	r3, [r7, #4]
 800307c:	68db      	ldr	r3, [r3, #12]
 800307e:	2b00      	cmp	r3, #0
 8003080:	d023      	beq.n	80030ca <HAL_RCC_OscConfig+0x38e>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8003082:	4b6f      	ldr	r3, [pc, #444]	; (8003240 <HAL_RCC_OscConfig+0x504>)
 8003084:	681b      	ldr	r3, [r3, #0]
 8003086:	4a6e      	ldr	r2, [pc, #440]	; (8003240 <HAL_RCC_OscConfig+0x504>)
 8003088:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800308c:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800308e:	f7fd fedd 	bl	8000e4c <HAL_GetTick>
 8003092:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8003094:	e008      	b.n	80030a8 <HAL_RCC_OscConfig+0x36c>
        {
          if((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8003096:	f7fd fed9 	bl	8000e4c <HAL_GetTick>
 800309a:	4602      	mov	r2, r0
 800309c:	693b      	ldr	r3, [r7, #16]
 800309e:	1ad3      	subs	r3, r2, r3
 80030a0:	2b02      	cmp	r3, #2
 80030a2:	d901      	bls.n	80030a8 <HAL_RCC_OscConfig+0x36c>
          {
            return HAL_TIMEOUT;
 80030a4:	2303      	movs	r3, #3
 80030a6:	e21d      	b.n	80034e4 <HAL_RCC_OscConfig+0x7a8>
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 80030a8:	4b65      	ldr	r3, [pc, #404]	; (8003240 <HAL_RCC_OscConfig+0x504>)
 80030aa:	681b      	ldr	r3, [r3, #0]
 80030ac:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80030b0:	2b00      	cmp	r3, #0
 80030b2:	d0f0      	beq.n	8003096 <HAL_RCC_OscConfig+0x35a>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80030b4:	4b62      	ldr	r3, [pc, #392]	; (8003240 <HAL_RCC_OscConfig+0x504>)
 80030b6:	685b      	ldr	r3, [r3, #4]
 80030b8:	f023 52f8 	bic.w	r2, r3, #520093696	; 0x1f000000
 80030bc:	687b      	ldr	r3, [r7, #4]
 80030be:	691b      	ldr	r3, [r3, #16]
 80030c0:	061b      	lsls	r3, r3, #24
 80030c2:	495f      	ldr	r1, [pc, #380]	; (8003240 <HAL_RCC_OscConfig+0x504>)
 80030c4:	4313      	orrs	r3, r2
 80030c6:	604b      	str	r3, [r1, #4]
 80030c8:	e018      	b.n	80030fc <HAL_RCC_OscConfig+0x3c0>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 80030ca:	4b5d      	ldr	r3, [pc, #372]	; (8003240 <HAL_RCC_OscConfig+0x504>)
 80030cc:	681b      	ldr	r3, [r3, #0]
 80030ce:	4a5c      	ldr	r2, [pc, #368]	; (8003240 <HAL_RCC_OscConfig+0x504>)
 80030d0:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 80030d4:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80030d6:	f7fd feb9 	bl	8000e4c <HAL_GetTick>
 80030da:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 80030dc:	e008      	b.n	80030f0 <HAL_RCC_OscConfig+0x3b4>
        {
          if((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80030de:	f7fd feb5 	bl	8000e4c <HAL_GetTick>
 80030e2:	4602      	mov	r2, r0
 80030e4:	693b      	ldr	r3, [r7, #16]
 80030e6:	1ad3      	subs	r3, r2, r3
 80030e8:	2b02      	cmp	r3, #2
 80030ea:	d901      	bls.n	80030f0 <HAL_RCC_OscConfig+0x3b4>
          {
            return HAL_TIMEOUT;
 80030ec:	2303      	movs	r3, #3
 80030ee:	e1f9      	b.n	80034e4 <HAL_RCC_OscConfig+0x7a8>
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 80030f0:	4b53      	ldr	r3, [pc, #332]	; (8003240 <HAL_RCC_OscConfig+0x504>)
 80030f2:	681b      	ldr	r3, [r3, #0]
 80030f4:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80030f8:	2b00      	cmp	r3, #0
 80030fa:	d1f0      	bne.n	80030de <HAL_RCC_OscConfig+0x3a2>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 80030fc:	687b      	ldr	r3, [r7, #4]
 80030fe:	681b      	ldr	r3, [r3, #0]
 8003100:	f003 0308 	and.w	r3, r3, #8
 8003104:	2b00      	cmp	r3, #0
 8003106:	d03c      	beq.n	8003182 <HAL_RCC_OscConfig+0x446>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8003108:	687b      	ldr	r3, [r7, #4]
 800310a:	695b      	ldr	r3, [r3, #20]
 800310c:	2b00      	cmp	r3, #0
 800310e:	d01c      	beq.n	800314a <HAL_RCC_OscConfig+0x40e>
        MODIFY_REG(RCC->CSR, RCC_CSR_LSIPREDIV, RCC_OscInitStruct->LSIDiv);
      }
#endif /* RCC_CSR_LSIPREDIV */

      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8003110:	4b4b      	ldr	r3, [pc, #300]	; (8003240 <HAL_RCC_OscConfig+0x504>)
 8003112:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8003116:	4a4a      	ldr	r2, [pc, #296]	; (8003240 <HAL_RCC_OscConfig+0x504>)
 8003118:	f043 0301 	orr.w	r3, r3, #1
 800311c:	f8c2 3094 	str.w	r3, [r2, #148]	; 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003120:	f7fd fe94 	bl	8000e4c <HAL_GetTick>
 8003124:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8003126:	e008      	b.n	800313a <HAL_RCC_OscConfig+0x3fe>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8003128:	f7fd fe90 	bl	8000e4c <HAL_GetTick>
 800312c:	4602      	mov	r2, r0
 800312e:	693b      	ldr	r3, [r7, #16]
 8003130:	1ad3      	subs	r3, r2, r3
 8003132:	2b02      	cmp	r3, #2
 8003134:	d901      	bls.n	800313a <HAL_RCC_OscConfig+0x3fe>
        {
          return HAL_TIMEOUT;
 8003136:	2303      	movs	r3, #3
 8003138:	e1d4      	b.n	80034e4 <HAL_RCC_OscConfig+0x7a8>
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 800313a:	4b41      	ldr	r3, [pc, #260]	; (8003240 <HAL_RCC_OscConfig+0x504>)
 800313c:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8003140:	f003 0302 	and.w	r3, r3, #2
 8003144:	2b00      	cmp	r3, #0
 8003146:	d0ef      	beq.n	8003128 <HAL_RCC_OscConfig+0x3ec>
 8003148:	e01b      	b.n	8003182 <HAL_RCC_OscConfig+0x446>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 800314a:	4b3d      	ldr	r3, [pc, #244]	; (8003240 <HAL_RCC_OscConfig+0x504>)
 800314c:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8003150:	4a3b      	ldr	r2, [pc, #236]	; (8003240 <HAL_RCC_OscConfig+0x504>)
 8003152:	f023 0301 	bic.w	r3, r3, #1
 8003156:	f8c2 3094 	str.w	r3, [r2, #148]	; 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800315a:	f7fd fe77 	bl	8000e4c <HAL_GetTick>
 800315e:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8003160:	e008      	b.n	8003174 <HAL_RCC_OscConfig+0x438>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8003162:	f7fd fe73 	bl	8000e4c <HAL_GetTick>
 8003166:	4602      	mov	r2, r0
 8003168:	693b      	ldr	r3, [r7, #16]
 800316a:	1ad3      	subs	r3, r2, r3
 800316c:	2b02      	cmp	r3, #2
 800316e:	d901      	bls.n	8003174 <HAL_RCC_OscConfig+0x438>
        {
          return HAL_TIMEOUT;
 8003170:	2303      	movs	r3, #3
 8003172:	e1b7      	b.n	80034e4 <HAL_RCC_OscConfig+0x7a8>
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8003174:	4b32      	ldr	r3, [pc, #200]	; (8003240 <HAL_RCC_OscConfig+0x504>)
 8003176:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 800317a:	f003 0302 	and.w	r3, r3, #2
 800317e:	2b00      	cmp	r3, #0
 8003180:	d1ef      	bne.n	8003162 <HAL_RCC_OscConfig+0x426>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8003182:	687b      	ldr	r3, [r7, #4]
 8003184:	681b      	ldr	r3, [r3, #0]
 8003186:	f003 0304 	and.w	r3, r3, #4
 800318a:	2b00      	cmp	r3, #0
 800318c:	f000 80a6 	beq.w	80032dc <HAL_RCC_OscConfig+0x5a0>
  {
    FlagStatus       pwrclkchanged = RESET;
 8003190:	2300      	movs	r3, #0
 8003192:	77fb      	strb	r3, [r7, #31]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(HAL_IS_BIT_CLR(RCC->APB1ENR1, RCC_APB1ENR1_PWREN))
 8003194:	4b2a      	ldr	r3, [pc, #168]	; (8003240 <HAL_RCC_OscConfig+0x504>)
 8003196:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8003198:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800319c:	2b00      	cmp	r3, #0
 800319e:	d10d      	bne.n	80031bc <HAL_RCC_OscConfig+0x480>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 80031a0:	4b27      	ldr	r3, [pc, #156]	; (8003240 <HAL_RCC_OscConfig+0x504>)
 80031a2:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80031a4:	4a26      	ldr	r2, [pc, #152]	; (8003240 <HAL_RCC_OscConfig+0x504>)
 80031a6:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80031aa:	6593      	str	r3, [r2, #88]	; 0x58
 80031ac:	4b24      	ldr	r3, [pc, #144]	; (8003240 <HAL_RCC_OscConfig+0x504>)
 80031ae:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80031b0:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80031b4:	60bb      	str	r3, [r7, #8]
 80031b6:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 80031b8:	2301      	movs	r3, #1
 80031ba:	77fb      	strb	r3, [r7, #31]
    }

    if(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 80031bc:	4b21      	ldr	r3, [pc, #132]	; (8003244 <HAL_RCC_OscConfig+0x508>)
 80031be:	681b      	ldr	r3, [r3, #0]
 80031c0:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80031c4:	2b00      	cmp	r3, #0
 80031c6:	d118      	bne.n	80031fa <HAL_RCC_OscConfig+0x4be>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR1, PWR_CR1_DBP);
 80031c8:	4b1e      	ldr	r3, [pc, #120]	; (8003244 <HAL_RCC_OscConfig+0x508>)
 80031ca:	681b      	ldr	r3, [r3, #0]
 80031cc:	4a1d      	ldr	r2, [pc, #116]	; (8003244 <HAL_RCC_OscConfig+0x508>)
 80031ce:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80031d2:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 80031d4:	f7fd fe3a 	bl	8000e4c <HAL_GetTick>
 80031d8:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 80031da:	e008      	b.n	80031ee <HAL_RCC_OscConfig+0x4b2>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80031dc:	f7fd fe36 	bl	8000e4c <HAL_GetTick>
 80031e0:	4602      	mov	r2, r0
 80031e2:	693b      	ldr	r3, [r7, #16]
 80031e4:	1ad3      	subs	r3, r2, r3
 80031e6:	2b02      	cmp	r3, #2
 80031e8:	d901      	bls.n	80031ee <HAL_RCC_OscConfig+0x4b2>
        {
          return HAL_TIMEOUT;
 80031ea:	2303      	movs	r3, #3
 80031ec:	e17a      	b.n	80034e4 <HAL_RCC_OscConfig+0x7a8>
      while(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 80031ee:	4b15      	ldr	r3, [pc, #84]	; (8003244 <HAL_RCC_OscConfig+0x508>)
 80031f0:	681b      	ldr	r3, [r3, #0]
 80031f2:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80031f6:	2b00      	cmp	r3, #0
 80031f8:	d0f0      	beq.n	80031dc <HAL_RCC_OscConfig+0x4a0>
    {
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEON);
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEBYP);
    }
#else
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80031fa:	687b      	ldr	r3, [r7, #4]
 80031fc:	689b      	ldr	r3, [r3, #8]
 80031fe:	2b01      	cmp	r3, #1
 8003200:	d108      	bne.n	8003214 <HAL_RCC_OscConfig+0x4d8>
 8003202:	4b0f      	ldr	r3, [pc, #60]	; (8003240 <HAL_RCC_OscConfig+0x504>)
 8003204:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8003208:	4a0d      	ldr	r2, [pc, #52]	; (8003240 <HAL_RCC_OscConfig+0x504>)
 800320a:	f043 0301 	orr.w	r3, r3, #1
 800320e:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 8003212:	e029      	b.n	8003268 <HAL_RCC_OscConfig+0x52c>
 8003214:	687b      	ldr	r3, [r7, #4]
 8003216:	689b      	ldr	r3, [r3, #8]
 8003218:	2b05      	cmp	r3, #5
 800321a:	d115      	bne.n	8003248 <HAL_RCC_OscConfig+0x50c>
 800321c:	4b08      	ldr	r3, [pc, #32]	; (8003240 <HAL_RCC_OscConfig+0x504>)
 800321e:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8003222:	4a07      	ldr	r2, [pc, #28]	; (8003240 <HAL_RCC_OscConfig+0x504>)
 8003224:	f043 0304 	orr.w	r3, r3, #4
 8003228:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 800322c:	4b04      	ldr	r3, [pc, #16]	; (8003240 <HAL_RCC_OscConfig+0x504>)
 800322e:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8003232:	4a03      	ldr	r2, [pc, #12]	; (8003240 <HAL_RCC_OscConfig+0x504>)
 8003234:	f043 0301 	orr.w	r3, r3, #1
 8003238:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 800323c:	e014      	b.n	8003268 <HAL_RCC_OscConfig+0x52c>
 800323e:	bf00      	nop
 8003240:	40021000 	.word	0x40021000
 8003244:	40007000 	.word	0x40007000
 8003248:	4b9c      	ldr	r3, [pc, #624]	; (80034bc <HAL_RCC_OscConfig+0x780>)
 800324a:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800324e:	4a9b      	ldr	r2, [pc, #620]	; (80034bc <HAL_RCC_OscConfig+0x780>)
 8003250:	f023 0301 	bic.w	r3, r3, #1
 8003254:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 8003258:	4b98      	ldr	r3, [pc, #608]	; (80034bc <HAL_RCC_OscConfig+0x780>)
 800325a:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800325e:	4a97      	ldr	r2, [pc, #604]	; (80034bc <HAL_RCC_OscConfig+0x780>)
 8003260:	f023 0304 	bic.w	r3, r3, #4
 8003264:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
#endif /* RCC_BDCR_LSESYSDIS */

    /* Check the LSE State */
    if(RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8003268:	687b      	ldr	r3, [r7, #4]
 800326a:	689b      	ldr	r3, [r3, #8]
 800326c:	2b00      	cmp	r3, #0
 800326e:	d016      	beq.n	800329e <HAL_RCC_OscConfig+0x562>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003270:	f7fd fdec 	bl	8000e4c <HAL_GetTick>
 8003274:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8003276:	e00a      	b.n	800328e <HAL_RCC_OscConfig+0x552>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8003278:	f7fd fde8 	bl	8000e4c <HAL_GetTick>
 800327c:	4602      	mov	r2, r0
 800327e:	693b      	ldr	r3, [r7, #16]
 8003280:	1ad3      	subs	r3, r2, r3
 8003282:	f241 3288 	movw	r2, #5000	; 0x1388
 8003286:	4293      	cmp	r3, r2
 8003288:	d901      	bls.n	800328e <HAL_RCC_OscConfig+0x552>
        {
          return HAL_TIMEOUT;
 800328a:	2303      	movs	r3, #3
 800328c:	e12a      	b.n	80034e4 <HAL_RCC_OscConfig+0x7a8>
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 800328e:	4b8b      	ldr	r3, [pc, #556]	; (80034bc <HAL_RCC_OscConfig+0x780>)
 8003290:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8003294:	f003 0302 	and.w	r3, r3, #2
 8003298:	2b00      	cmp	r3, #0
 800329a:	d0ed      	beq.n	8003278 <HAL_RCC_OscConfig+0x53c>
 800329c:	e015      	b.n	80032ca <HAL_RCC_OscConfig+0x58e>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800329e:	f7fd fdd5 	bl	8000e4c <HAL_GetTick>
 80032a2:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 80032a4:	e00a      	b.n	80032bc <HAL_RCC_OscConfig+0x580>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80032a6:	f7fd fdd1 	bl	8000e4c <HAL_GetTick>
 80032aa:	4602      	mov	r2, r0
 80032ac:	693b      	ldr	r3, [r7, #16]
 80032ae:	1ad3      	subs	r3, r2, r3
 80032b0:	f241 3288 	movw	r2, #5000	; 0x1388
 80032b4:	4293      	cmp	r3, r2
 80032b6:	d901      	bls.n	80032bc <HAL_RCC_OscConfig+0x580>
        {
          return HAL_TIMEOUT;
 80032b8:	2303      	movs	r3, #3
 80032ba:	e113      	b.n	80034e4 <HAL_RCC_OscConfig+0x7a8>
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 80032bc:	4b7f      	ldr	r3, [pc, #508]	; (80034bc <HAL_RCC_OscConfig+0x780>)
 80032be:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80032c2:	f003 0302 	and.w	r3, r3, #2
 80032c6:	2b00      	cmp	r3, #0
 80032c8:	d1ed      	bne.n	80032a6 <HAL_RCC_OscConfig+0x56a>
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSESYSDIS);
#endif /* RCC_BDCR_LSESYSDIS */
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 80032ca:	7ffb      	ldrb	r3, [r7, #31]
 80032cc:	2b01      	cmp	r3, #1
 80032ce:	d105      	bne.n	80032dc <HAL_RCC_OscConfig+0x5a0>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80032d0:	4b7a      	ldr	r3, [pc, #488]	; (80034bc <HAL_RCC_OscConfig+0x780>)
 80032d2:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80032d4:	4a79      	ldr	r2, [pc, #484]	; (80034bc <HAL_RCC_OscConfig+0x780>)
 80032d6:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 80032da:	6593      	str	r3, [r2, #88]	; 0x58
#endif /* RCC_HSI48_SUPPORT */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));

  if(RCC_OscInitStruct->PLL.PLLState != RCC_PLL_NONE)
 80032dc:	687b      	ldr	r3, [r7, #4]
 80032de:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80032e0:	2b00      	cmp	r3, #0
 80032e2:	f000 80fe 	beq.w	80034e2 <HAL_RCC_OscConfig+0x7a6>
  {
    /* PLL On ? */
    if(RCC_OscInitStruct->PLL.PLLState == RCC_PLL_ON)
 80032e6:	687b      	ldr	r3, [r7, #4]
 80032e8:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80032ea:	2b02      	cmp	r3, #2
 80032ec:	f040 80d0 	bne.w	8003490 <HAL_RCC_OscConfig+0x754>
#endif /* RCC_PLLP_SUPPORT */
      assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
      assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

      /* Do nothing if PLL configuration is the unchanged */
      pll_config = RCC->PLLCFGR;
 80032f0:	4b72      	ldr	r3, [pc, #456]	; (80034bc <HAL_RCC_OscConfig+0x780>)
 80032f2:	68db      	ldr	r3, [r3, #12]
 80032f4:	617b      	str	r3, [r7, #20]
      if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 80032f6:	697b      	ldr	r3, [r7, #20]
 80032f8:	f003 0203 	and.w	r2, r3, #3
 80032fc:	687b      	ldr	r3, [r7, #4]
 80032fe:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003300:	429a      	cmp	r2, r3
 8003302:	d130      	bne.n	8003366 <HAL_RCC_OscConfig+0x62a>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLM)    != ((RCC_OscInitStruct->PLL.PLLM - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 8003304:	697b      	ldr	r3, [r7, #20]
 8003306:	f003 0270 	and.w	r2, r3, #112	; 0x70
 800330a:	687b      	ldr	r3, [r7, #4]
 800330c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800330e:	3b01      	subs	r3, #1
 8003310:	011b      	lsls	r3, r3, #4
      if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 8003312:	429a      	cmp	r2, r3
 8003314:	d127      	bne.n	8003366 <HAL_RCC_OscConfig+0x62a>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLN)    != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 8003316:	697b      	ldr	r3, [r7, #20]
 8003318:	f403 42fe 	and.w	r2, r3, #32512	; 0x7f00
 800331c:	687b      	ldr	r3, [r7, #4]
 800331e:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8003320:	021b      	lsls	r3, r3, #8
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLM)    != ((RCC_OscInitStruct->PLL.PLLM - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 8003322:	429a      	cmp	r2, r3
 8003324:	d11f      	bne.n	8003366 <HAL_RCC_OscConfig+0x62a>
#if defined(RCC_PLLP_SUPPORT)
#if defined(RCC_PLLP_DIV_2_31_SUPPORT)
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLPDIV) != (RCC_OscInitStruct->PLL.PLLP << RCC_PLLCFGR_PLLPDIV_Pos)) ||
#else
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLP)    != ((RCC_OscInitStruct->PLL.PLLP == RCC_PLLP_DIV7) ? 0U : 1U)) ||
 8003326:	697b      	ldr	r3, [r7, #20]
 8003328:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800332c:	687a      	ldr	r2, [r7, #4]
 800332e:	6b92      	ldr	r2, [r2, #56]	; 0x38
 8003330:	2a07      	cmp	r2, #7
 8003332:	bf14      	ite	ne
 8003334:	2201      	movne	r2, #1
 8003336:	2200      	moveq	r2, #0
 8003338:	b2d2      	uxtb	r2, r2
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLN)    != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 800333a:	4293      	cmp	r3, r2
 800333c:	d113      	bne.n	8003366 <HAL_RCC_OscConfig+0x62a>
#endif
#endif
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ)    != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 800333e:	697b      	ldr	r3, [r7, #20]
 8003340:	f403 02c0 	and.w	r2, r3, #6291456	; 0x600000
 8003344:	687b      	ldr	r3, [r7, #4]
 8003346:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8003348:	085b      	lsrs	r3, r3, #1
 800334a:	3b01      	subs	r3, #1
 800334c:	055b      	lsls	r3, r3, #21
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLP)    != ((RCC_OscInitStruct->PLL.PLLP == RCC_PLLP_DIV7) ? 0U : 1U)) ||
 800334e:	429a      	cmp	r2, r3
 8003350:	d109      	bne.n	8003366 <HAL_RCC_OscConfig+0x62a>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLR)    != ((((RCC_OscInitStruct->PLL.PLLR) >> 1U) - 1U) << RCC_PLLCFGR_PLLR_Pos)))
 8003352:	697b      	ldr	r3, [r7, #20]
 8003354:	f003 62c0 	and.w	r2, r3, #100663296	; 0x6000000
 8003358:	687b      	ldr	r3, [r7, #4]
 800335a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800335c:	085b      	lsrs	r3, r3, #1
 800335e:	3b01      	subs	r3, #1
 8003360:	065b      	lsls	r3, r3, #25
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ)    != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 8003362:	429a      	cmp	r2, r3
 8003364:	d06e      	beq.n	8003444 <HAL_RCC_OscConfig+0x708>
      {
        /* Check if the PLL is used as system clock or not */
        if(sysclk_source != RCC_CFGR_SWS_PLL)
 8003366:	69bb      	ldr	r3, [r7, #24]
 8003368:	2b0c      	cmp	r3, #12
 800336a:	d069      	beq.n	8003440 <HAL_RCC_OscConfig+0x704>
        {
#if defined(RCC_PLLSAI1_SUPPORT) || defined(RCC_PLLSAI2_SUPPORT)
          /* Check if main PLL can be updated */
          /* Not possible if the source is shared by other enabled PLLSAIx */
          if((READ_BIT(RCC->CR, RCC_CR_PLLSAI1ON) != 0U)
 800336c:	4b53      	ldr	r3, [pc, #332]	; (80034bc <HAL_RCC_OscConfig+0x780>)
 800336e:	681b      	ldr	r3, [r3, #0]
 8003370:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
 8003374:	2b00      	cmp	r3, #0
 8003376:	d105      	bne.n	8003384 <HAL_RCC_OscConfig+0x648>
#if defined(RCC_PLLSAI2_SUPPORT)
             || (READ_BIT(RCC->CR, RCC_CR_PLLSAI2ON) != 0U)
 8003378:	4b50      	ldr	r3, [pc, #320]	; (80034bc <HAL_RCC_OscConfig+0x780>)
 800337a:	681b      	ldr	r3, [r3, #0]
 800337c:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8003380:	2b00      	cmp	r3, #0
 8003382:	d001      	beq.n	8003388 <HAL_RCC_OscConfig+0x64c>
#endif
            )
          {
            return HAL_ERROR;
 8003384:	2301      	movs	r3, #1
 8003386:	e0ad      	b.n	80034e4 <HAL_RCC_OscConfig+0x7a8>
          }
          else
#endif /* RCC_PLLSAI1_SUPPORT || RCC_PLLSAI2_SUPPORT */
          {
            /* Disable the main PLL. */
            __HAL_RCC_PLL_DISABLE();
 8003388:	4b4c      	ldr	r3, [pc, #304]	; (80034bc <HAL_RCC_OscConfig+0x780>)
 800338a:	681b      	ldr	r3, [r3, #0]
 800338c:	4a4b      	ldr	r2, [pc, #300]	; (80034bc <HAL_RCC_OscConfig+0x780>)
 800338e:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 8003392:	6013      	str	r3, [r2, #0]

            /* Get Start Tick*/
            tickstart = HAL_GetTick();
 8003394:	f7fd fd5a 	bl	8000e4c <HAL_GetTick>
 8003398:	6138      	str	r0, [r7, #16]

            /* Wait till PLL is ready */
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 800339a:	e008      	b.n	80033ae <HAL_RCC_OscConfig+0x672>
            {
              if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800339c:	f7fd fd56 	bl	8000e4c <HAL_GetTick>
 80033a0:	4602      	mov	r2, r0
 80033a2:	693b      	ldr	r3, [r7, #16]
 80033a4:	1ad3      	subs	r3, r2, r3
 80033a6:	2b02      	cmp	r3, #2
 80033a8:	d901      	bls.n	80033ae <HAL_RCC_OscConfig+0x672>
              {
                return HAL_TIMEOUT;
 80033aa:	2303      	movs	r3, #3
 80033ac:	e09a      	b.n	80034e4 <HAL_RCC_OscConfig+0x7a8>
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 80033ae:	4b43      	ldr	r3, [pc, #268]	; (80034bc <HAL_RCC_OscConfig+0x780>)
 80033b0:	681b      	ldr	r3, [r3, #0]
 80033b2:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80033b6:	2b00      	cmp	r3, #0
 80033b8:	d1f0      	bne.n	800339c <HAL_RCC_OscConfig+0x660>
              }
            }

            /* Configure the main PLL clock source, multiplication and division factors. */
#if defined(RCC_PLLP_SUPPORT)
            __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 80033ba:	4b40      	ldr	r3, [pc, #256]	; (80034bc <HAL_RCC_OscConfig+0x780>)
 80033bc:	68da      	ldr	r2, [r3, #12]
 80033be:	4b40      	ldr	r3, [pc, #256]	; (80034c0 <HAL_RCC_OscConfig+0x784>)
 80033c0:	4013      	ands	r3, r2
 80033c2:	687a      	ldr	r2, [r7, #4]
 80033c4:	6ad1      	ldr	r1, [r2, #44]	; 0x2c
 80033c6:	687a      	ldr	r2, [r7, #4]
 80033c8:	6b12      	ldr	r2, [r2, #48]	; 0x30
 80033ca:	3a01      	subs	r2, #1
 80033cc:	0112      	lsls	r2, r2, #4
 80033ce:	4311      	orrs	r1, r2
 80033d0:	687a      	ldr	r2, [r7, #4]
 80033d2:	6b52      	ldr	r2, [r2, #52]	; 0x34
 80033d4:	0212      	lsls	r2, r2, #8
 80033d6:	4311      	orrs	r1, r2
 80033d8:	687a      	ldr	r2, [r7, #4]
 80033da:	6bd2      	ldr	r2, [r2, #60]	; 0x3c
 80033dc:	0852      	lsrs	r2, r2, #1
 80033de:	3a01      	subs	r2, #1
 80033e0:	0552      	lsls	r2, r2, #21
 80033e2:	4311      	orrs	r1, r2
 80033e4:	687a      	ldr	r2, [r7, #4]
 80033e6:	6c12      	ldr	r2, [r2, #64]	; 0x40
 80033e8:	0852      	lsrs	r2, r2, #1
 80033ea:	3a01      	subs	r2, #1
 80033ec:	0652      	lsls	r2, r2, #25
 80033ee:	4311      	orrs	r1, r2
 80033f0:	687a      	ldr	r2, [r7, #4]
 80033f2:	6b92      	ldr	r2, [r2, #56]	; 0x38
 80033f4:	0912      	lsrs	r2, r2, #4
 80033f6:	0452      	lsls	r2, r2, #17
 80033f8:	430a      	orrs	r2, r1
 80033fa:	4930      	ldr	r1, [pc, #192]	; (80034bc <HAL_RCC_OscConfig+0x780>)
 80033fc:	4313      	orrs	r3, r2
 80033fe:	60cb      	str	r3, [r1, #12]
                                 RCC_OscInitStruct->PLL.PLLQ,
                                 RCC_OscInitStruct->PLL.PLLR);
#endif

            /* Enable the main PLL. */
            __HAL_RCC_PLL_ENABLE();
 8003400:	4b2e      	ldr	r3, [pc, #184]	; (80034bc <HAL_RCC_OscConfig+0x780>)
 8003402:	681b      	ldr	r3, [r3, #0]
 8003404:	4a2d      	ldr	r2, [pc, #180]	; (80034bc <HAL_RCC_OscConfig+0x780>)
 8003406:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 800340a:	6013      	str	r3, [r2, #0]

            /* Enable PLL System Clock output. */
            __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 800340c:	4b2b      	ldr	r3, [pc, #172]	; (80034bc <HAL_RCC_OscConfig+0x780>)
 800340e:	68db      	ldr	r3, [r3, #12]
 8003410:	4a2a      	ldr	r2, [pc, #168]	; (80034bc <HAL_RCC_OscConfig+0x780>)
 8003412:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8003416:	60d3      	str	r3, [r2, #12]

            /* Get Start Tick*/
            tickstart = HAL_GetTick();
 8003418:	f7fd fd18 	bl	8000e4c <HAL_GetTick>
 800341c:	6138      	str	r0, [r7, #16]

            /* Wait till PLL is ready */
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 800341e:	e008      	b.n	8003432 <HAL_RCC_OscConfig+0x6f6>
            {
              if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8003420:	f7fd fd14 	bl	8000e4c <HAL_GetTick>
 8003424:	4602      	mov	r2, r0
 8003426:	693b      	ldr	r3, [r7, #16]
 8003428:	1ad3      	subs	r3, r2, r3
 800342a:	2b02      	cmp	r3, #2
 800342c:	d901      	bls.n	8003432 <HAL_RCC_OscConfig+0x6f6>
              {
                return HAL_TIMEOUT;
 800342e:	2303      	movs	r3, #3
 8003430:	e058      	b.n	80034e4 <HAL_RCC_OscConfig+0x7a8>
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8003432:	4b22      	ldr	r3, [pc, #136]	; (80034bc <HAL_RCC_OscConfig+0x780>)
 8003434:	681b      	ldr	r3, [r3, #0]
 8003436:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800343a:	2b00      	cmp	r3, #0
 800343c:	d0f0      	beq.n	8003420 <HAL_RCC_OscConfig+0x6e4>
        if(sysclk_source != RCC_CFGR_SWS_PLL)
 800343e:	e050      	b.n	80034e2 <HAL_RCC_OscConfig+0x7a6>
          }
        }
        else
        {
          /* PLL is already used as System core clock */
          return HAL_ERROR;
 8003440:	2301      	movs	r3, #1
 8003442:	e04f      	b.n	80034e4 <HAL_RCC_OscConfig+0x7a8>
      }
      else
      {
        /* PLL configuration is unchanged */
        /* Re-enable PLL if it was disabled (ie. low power mode) */
        if(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8003444:	4b1d      	ldr	r3, [pc, #116]	; (80034bc <HAL_RCC_OscConfig+0x780>)
 8003446:	681b      	ldr	r3, [r3, #0]
 8003448:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800344c:	2b00      	cmp	r3, #0
 800344e:	d148      	bne.n	80034e2 <HAL_RCC_OscConfig+0x7a6>
        {
          /* Enable the main PLL. */
          __HAL_RCC_PLL_ENABLE();
 8003450:	4b1a      	ldr	r3, [pc, #104]	; (80034bc <HAL_RCC_OscConfig+0x780>)
 8003452:	681b      	ldr	r3, [r3, #0]
 8003454:	4a19      	ldr	r2, [pc, #100]	; (80034bc <HAL_RCC_OscConfig+0x780>)
 8003456:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 800345a:	6013      	str	r3, [r2, #0]

          /* Enable PLL System Clock output. */
          __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 800345c:	4b17      	ldr	r3, [pc, #92]	; (80034bc <HAL_RCC_OscConfig+0x780>)
 800345e:	68db      	ldr	r3, [r3, #12]
 8003460:	4a16      	ldr	r2, [pc, #88]	; (80034bc <HAL_RCC_OscConfig+0x780>)
 8003462:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8003466:	60d3      	str	r3, [r2, #12]

          /* Get Start Tick*/
          tickstart = HAL_GetTick();
 8003468:	f7fd fcf0 	bl	8000e4c <HAL_GetTick>
 800346c:	6138      	str	r0, [r7, #16]

          /* Wait till PLL is ready */
          while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 800346e:	e008      	b.n	8003482 <HAL_RCC_OscConfig+0x746>
          {
            if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8003470:	f7fd fcec 	bl	8000e4c <HAL_GetTick>
 8003474:	4602      	mov	r2, r0
 8003476:	693b      	ldr	r3, [r7, #16]
 8003478:	1ad3      	subs	r3, r2, r3
 800347a:	2b02      	cmp	r3, #2
 800347c:	d901      	bls.n	8003482 <HAL_RCC_OscConfig+0x746>
            {
              return HAL_TIMEOUT;
 800347e:	2303      	movs	r3, #3
 8003480:	e030      	b.n	80034e4 <HAL_RCC_OscConfig+0x7a8>
          while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8003482:	4b0e      	ldr	r3, [pc, #56]	; (80034bc <HAL_RCC_OscConfig+0x780>)
 8003484:	681b      	ldr	r3, [r3, #0]
 8003486:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800348a:	2b00      	cmp	r3, #0
 800348c:	d0f0      	beq.n	8003470 <HAL_RCC_OscConfig+0x734>
 800348e:	e028      	b.n	80034e2 <HAL_RCC_OscConfig+0x7a6>
      }
    }
    else
    {
      /* Check that PLL is not used as system clock or not */
      if(sysclk_source != RCC_CFGR_SWS_PLL)
 8003490:	69bb      	ldr	r3, [r7, #24]
 8003492:	2b0c      	cmp	r3, #12
 8003494:	d023      	beq.n	80034de <HAL_RCC_OscConfig+0x7a2>
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8003496:	4b09      	ldr	r3, [pc, #36]	; (80034bc <HAL_RCC_OscConfig+0x780>)
 8003498:	681b      	ldr	r3, [r3, #0]
 800349a:	4a08      	ldr	r2, [pc, #32]	; (80034bc <HAL_RCC_OscConfig+0x780>)
 800349c:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 80034a0:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80034a2:	f7fd fcd3 	bl	8000e4c <HAL_GetTick>
 80034a6:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 80034a8:	e00c      	b.n	80034c4 <HAL_RCC_OscConfig+0x788>
        {
          if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80034aa:	f7fd fccf 	bl	8000e4c <HAL_GetTick>
 80034ae:	4602      	mov	r2, r0
 80034b0:	693b      	ldr	r3, [r7, #16]
 80034b2:	1ad3      	subs	r3, r2, r3
 80034b4:	2b02      	cmp	r3, #2
 80034b6:	d905      	bls.n	80034c4 <HAL_RCC_OscConfig+0x788>
          {
            return HAL_TIMEOUT;
 80034b8:	2303      	movs	r3, #3
 80034ba:	e013      	b.n	80034e4 <HAL_RCC_OscConfig+0x7a8>
 80034bc:	40021000 	.word	0x40021000
 80034c0:	f99d808c 	.word	0xf99d808c
        while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 80034c4:	4b09      	ldr	r3, [pc, #36]	; (80034ec <HAL_RCC_OscConfig+0x7b0>)
 80034c6:	681b      	ldr	r3, [r3, #0]
 80034c8:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80034cc:	2b00      	cmp	r3, #0
 80034ce:	d1ec      	bne.n	80034aa <HAL_RCC_OscConfig+0x76e>
          }
        }
        /* Unselect main PLL clock source and disable main PLL outputs to save power */
#if defined(RCC_PLLSAI2_SUPPORT)
        RCC->PLLCFGR &= ~(RCC_PLLCFGR_PLLSRC | RCC_PLL_SYSCLK | RCC_PLL_48M1CLK | RCC_PLL_SAI3CLK);
 80034d0:	4b06      	ldr	r3, [pc, #24]	; (80034ec <HAL_RCC_OscConfig+0x7b0>)
 80034d2:	68da      	ldr	r2, [r3, #12]
 80034d4:	4905      	ldr	r1, [pc, #20]	; (80034ec <HAL_RCC_OscConfig+0x7b0>)
 80034d6:	4b06      	ldr	r3, [pc, #24]	; (80034f0 <HAL_RCC_OscConfig+0x7b4>)
 80034d8:	4013      	ands	r3, r2
 80034da:	60cb      	str	r3, [r1, #12]
 80034dc:	e001      	b.n	80034e2 <HAL_RCC_OscConfig+0x7a6>
#endif /* RCC_PLLSAI2_SUPPORT */
      }
      else
      {
        /* PLL is already used as System core clock */
        return HAL_ERROR;
 80034de:	2301      	movs	r3, #1
 80034e0:	e000      	b.n	80034e4 <HAL_RCC_OscConfig+0x7a8>
      }
    }
  }
  return HAL_OK;
 80034e2:	2300      	movs	r3, #0
}
 80034e4:	4618      	mov	r0, r3
 80034e6:	3720      	adds	r7, #32
 80034e8:	46bd      	mov	sp, r7
 80034ea:	bd80      	pop	{r7, pc}
 80034ec:	40021000 	.word	0x40021000
 80034f0:	feeefffc 	.word	0xfeeefffc

080034f4 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 80034f4:	b580      	push	{r7, lr}
 80034f6:	b084      	sub	sp, #16
 80034f8:	af00      	add	r7, sp, #0
 80034fa:	6078      	str	r0, [r7, #4]
 80034fc:	6039      	str	r1, [r7, #0]
  uint32_t hpre = RCC_SYSCLK_DIV1;
#endif
  HAL_StatusTypeDef status;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 80034fe:	687b      	ldr	r3, [r7, #4]
 8003500:	2b00      	cmp	r3, #0
 8003502:	d101      	bne.n	8003508 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8003504:	2301      	movs	r3, #1
 8003506:	e0e7      	b.n	80036d8 <HAL_RCC_ClockConfig+0x1e4>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8003508:	4b75      	ldr	r3, [pc, #468]	; (80036e0 <HAL_RCC_ClockConfig+0x1ec>)
 800350a:	681b      	ldr	r3, [r3, #0]
 800350c:	f003 0307 	and.w	r3, r3, #7
 8003510:	683a      	ldr	r2, [r7, #0]
 8003512:	429a      	cmp	r2, r3
 8003514:	d910      	bls.n	8003538 <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8003516:	4b72      	ldr	r3, [pc, #456]	; (80036e0 <HAL_RCC_ClockConfig+0x1ec>)
 8003518:	681b      	ldr	r3, [r3, #0]
 800351a:	f023 0207 	bic.w	r2, r3, #7
 800351e:	4970      	ldr	r1, [pc, #448]	; (80036e0 <HAL_RCC_ClockConfig+0x1ec>)
 8003520:	683b      	ldr	r3, [r7, #0]
 8003522:	4313      	orrs	r3, r2
 8003524:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8003526:	4b6e      	ldr	r3, [pc, #440]	; (80036e0 <HAL_RCC_ClockConfig+0x1ec>)
 8003528:	681b      	ldr	r3, [r3, #0]
 800352a:	f003 0307 	and.w	r3, r3, #7
 800352e:	683a      	ldr	r2, [r7, #0]
 8003530:	429a      	cmp	r2, r3
 8003532:	d001      	beq.n	8003538 <HAL_RCC_ClockConfig+0x44>
    {
      return HAL_ERROR;
 8003534:	2301      	movs	r3, #1
 8003536:	e0cf      	b.n	80036d8 <HAL_RCC_ClockConfig+0x1e4>
    }
  }

  /*----------------- HCLK Configuration prior to SYSCLK----------------------*/
  /* Apply higher HCLK prescaler request here to ensure CPU clock is not of of spec when SYSCLK is increased */
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8003538:	687b      	ldr	r3, [r7, #4]
 800353a:	681b      	ldr	r3, [r3, #0]
 800353c:	f003 0302 	and.w	r3, r3, #2
 8003540:	2b00      	cmp	r3, #0
 8003542:	d010      	beq.n	8003566 <HAL_RCC_ClockConfig+0x72>
  {
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));

    if(RCC_ClkInitStruct->AHBCLKDivider > READ_BIT(RCC->CFGR, RCC_CFGR_HPRE))
 8003544:	687b      	ldr	r3, [r7, #4]
 8003546:	689a      	ldr	r2, [r3, #8]
 8003548:	4b66      	ldr	r3, [pc, #408]	; (80036e4 <HAL_RCC_ClockConfig+0x1f0>)
 800354a:	689b      	ldr	r3, [r3, #8]
 800354c:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8003550:	429a      	cmp	r2, r3
 8003552:	d908      	bls.n	8003566 <HAL_RCC_ClockConfig+0x72>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8003554:	4b63      	ldr	r3, [pc, #396]	; (80036e4 <HAL_RCC_ClockConfig+0x1f0>)
 8003556:	689b      	ldr	r3, [r3, #8]
 8003558:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 800355c:	687b      	ldr	r3, [r7, #4]
 800355e:	689b      	ldr	r3, [r3, #8]
 8003560:	4960      	ldr	r1, [pc, #384]	; (80036e4 <HAL_RCC_ClockConfig+0x1f0>)
 8003562:	4313      	orrs	r3, r2
 8003564:	608b      	str	r3, [r1, #8]
    }
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8003566:	687b      	ldr	r3, [r7, #4]
 8003568:	681b      	ldr	r3, [r3, #0]
 800356a:	f003 0301 	and.w	r3, r3, #1
 800356e:	2b00      	cmp	r3, #0
 8003570:	d04c      	beq.n	800360c <HAL_RCC_ClockConfig+0x118>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* PLL is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8003572:	687b      	ldr	r3, [r7, #4]
 8003574:	685b      	ldr	r3, [r3, #4]
 8003576:	2b03      	cmp	r3, #3
 8003578:	d107      	bne.n	800358a <HAL_RCC_ClockConfig+0x96>
    {
      /* Check the PLL ready flag */
      if(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 800357a:	4b5a      	ldr	r3, [pc, #360]	; (80036e4 <HAL_RCC_ClockConfig+0x1f0>)
 800357c:	681b      	ldr	r3, [r3, #0]
 800357e:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8003582:	2b00      	cmp	r3, #0
 8003584:	d121      	bne.n	80035ca <HAL_RCC_ClockConfig+0xd6>
      {
        return HAL_ERROR;
 8003586:	2301      	movs	r3, #1
 8003588:	e0a6      	b.n	80036d8 <HAL_RCC_ClockConfig+0x1e4>
#endif
    }
    else
    {
      /* HSE is selected as System Clock Source */
      if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 800358a:	687b      	ldr	r3, [r7, #4]
 800358c:	685b      	ldr	r3, [r3, #4]
 800358e:	2b02      	cmp	r3, #2
 8003590:	d107      	bne.n	80035a2 <HAL_RCC_ClockConfig+0xae>
      {
        /* Check the HSE ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8003592:	4b54      	ldr	r3, [pc, #336]	; (80036e4 <HAL_RCC_ClockConfig+0x1f0>)
 8003594:	681b      	ldr	r3, [r3, #0]
 8003596:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800359a:	2b00      	cmp	r3, #0
 800359c:	d115      	bne.n	80035ca <HAL_RCC_ClockConfig+0xd6>
        {
          return HAL_ERROR;
 800359e:	2301      	movs	r3, #1
 80035a0:	e09a      	b.n	80036d8 <HAL_RCC_ClockConfig+0x1e4>
        }
      }
      /* MSI is selected as System Clock Source */
      else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_MSI)
 80035a2:	687b      	ldr	r3, [r7, #4]
 80035a4:	685b      	ldr	r3, [r3, #4]
 80035a6:	2b00      	cmp	r3, #0
 80035a8:	d107      	bne.n	80035ba <HAL_RCC_ClockConfig+0xc6>
      {
        /* Check the MSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 80035aa:	4b4e      	ldr	r3, [pc, #312]	; (80036e4 <HAL_RCC_ClockConfig+0x1f0>)
 80035ac:	681b      	ldr	r3, [r3, #0]
 80035ae:	f003 0302 	and.w	r3, r3, #2
 80035b2:	2b00      	cmp	r3, #0
 80035b4:	d109      	bne.n	80035ca <HAL_RCC_ClockConfig+0xd6>
        {
          return HAL_ERROR;
 80035b6:	2301      	movs	r3, #1
 80035b8:	e08e      	b.n	80036d8 <HAL_RCC_ClockConfig+0x1e4>
      }
      /* HSI is selected as System Clock Source */
      else
      {
        /* Check the HSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 80035ba:	4b4a      	ldr	r3, [pc, #296]	; (80036e4 <HAL_RCC_ClockConfig+0x1f0>)
 80035bc:	681b      	ldr	r3, [r3, #0]
 80035be:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80035c2:	2b00      	cmp	r3, #0
 80035c4:	d101      	bne.n	80035ca <HAL_RCC_ClockConfig+0xd6>
        {
          return HAL_ERROR;
 80035c6:	2301      	movs	r3, #1
 80035c8:	e086      	b.n	80036d8 <HAL_RCC_ClockConfig+0x1e4>
      }
#endif

    }

    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 80035ca:	4b46      	ldr	r3, [pc, #280]	; (80036e4 <HAL_RCC_ClockConfig+0x1f0>)
 80035cc:	689b      	ldr	r3, [r3, #8]
 80035ce:	f023 0203 	bic.w	r2, r3, #3
 80035d2:	687b      	ldr	r3, [r7, #4]
 80035d4:	685b      	ldr	r3, [r3, #4]
 80035d6:	4943      	ldr	r1, [pc, #268]	; (80036e4 <HAL_RCC_ClockConfig+0x1f0>)
 80035d8:	4313      	orrs	r3, r2
 80035da:	608b      	str	r3, [r1, #8]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 80035dc:	f7fd fc36 	bl	8000e4c <HAL_GetTick>
 80035e0:	60f8      	str	r0, [r7, #12]

    while(__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80035e2:	e00a      	b.n	80035fa <HAL_RCC_ClockConfig+0x106>
    {
      if((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 80035e4:	f7fd fc32 	bl	8000e4c <HAL_GetTick>
 80035e8:	4602      	mov	r2, r0
 80035ea:	68fb      	ldr	r3, [r7, #12]
 80035ec:	1ad3      	subs	r3, r2, r3
 80035ee:	f241 3288 	movw	r2, #5000	; 0x1388
 80035f2:	4293      	cmp	r3, r2
 80035f4:	d901      	bls.n	80035fa <HAL_RCC_ClockConfig+0x106>
      {
        return HAL_TIMEOUT;
 80035f6:	2303      	movs	r3, #3
 80035f8:	e06e      	b.n	80036d8 <HAL_RCC_ClockConfig+0x1e4>
    while(__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80035fa:	4b3a      	ldr	r3, [pc, #232]	; (80036e4 <HAL_RCC_ClockConfig+0x1f0>)
 80035fc:	689b      	ldr	r3, [r3, #8]
 80035fe:	f003 020c 	and.w	r2, r3, #12
 8003602:	687b      	ldr	r3, [r7, #4]
 8003604:	685b      	ldr	r3, [r3, #4]
 8003606:	009b      	lsls	r3, r3, #2
 8003608:	429a      	cmp	r2, r3
 800360a:	d1eb      	bne.n	80035e4 <HAL_RCC_ClockConfig+0xf0>
  }
#endif

  /*----------------- HCLK Configuration after SYSCLK-------------------------*/
  /* Apply lower HCLK prescaler request here to ensure CPU clock is not of of spec when SYSCLK is set */
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 800360c:	687b      	ldr	r3, [r7, #4]
 800360e:	681b      	ldr	r3, [r3, #0]
 8003610:	f003 0302 	and.w	r3, r3, #2
 8003614:	2b00      	cmp	r3, #0
 8003616:	d010      	beq.n	800363a <HAL_RCC_ClockConfig+0x146>
  {
    if(RCC_ClkInitStruct->AHBCLKDivider < READ_BIT(RCC->CFGR, RCC_CFGR_HPRE))
 8003618:	687b      	ldr	r3, [r7, #4]
 800361a:	689a      	ldr	r2, [r3, #8]
 800361c:	4b31      	ldr	r3, [pc, #196]	; (80036e4 <HAL_RCC_ClockConfig+0x1f0>)
 800361e:	689b      	ldr	r3, [r3, #8]
 8003620:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8003624:	429a      	cmp	r2, r3
 8003626:	d208      	bcs.n	800363a <HAL_RCC_ClockConfig+0x146>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8003628:	4b2e      	ldr	r3, [pc, #184]	; (80036e4 <HAL_RCC_ClockConfig+0x1f0>)
 800362a:	689b      	ldr	r3, [r3, #8]
 800362c:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8003630:	687b      	ldr	r3, [r7, #4]
 8003632:	689b      	ldr	r3, [r3, #8]
 8003634:	492b      	ldr	r1, [pc, #172]	; (80036e4 <HAL_RCC_ClockConfig+0x1f0>)
 8003636:	4313      	orrs	r3, r2
 8003638:	608b      	str	r3, [r1, #8]
    }
  }

  /* Allow decreasing of the number of wait states (because of lower CPU frequency expected) */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 800363a:	4b29      	ldr	r3, [pc, #164]	; (80036e0 <HAL_RCC_ClockConfig+0x1ec>)
 800363c:	681b      	ldr	r3, [r3, #0]
 800363e:	f003 0307 	and.w	r3, r3, #7
 8003642:	683a      	ldr	r2, [r7, #0]
 8003644:	429a      	cmp	r2, r3
 8003646:	d210      	bcs.n	800366a <HAL_RCC_ClockConfig+0x176>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8003648:	4b25      	ldr	r3, [pc, #148]	; (80036e0 <HAL_RCC_ClockConfig+0x1ec>)
 800364a:	681b      	ldr	r3, [r3, #0]
 800364c:	f023 0207 	bic.w	r2, r3, #7
 8003650:	4923      	ldr	r1, [pc, #140]	; (80036e0 <HAL_RCC_ClockConfig+0x1ec>)
 8003652:	683b      	ldr	r3, [r7, #0]
 8003654:	4313      	orrs	r3, r2
 8003656:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8003658:	4b21      	ldr	r3, [pc, #132]	; (80036e0 <HAL_RCC_ClockConfig+0x1ec>)
 800365a:	681b      	ldr	r3, [r3, #0]
 800365c:	f003 0307 	and.w	r3, r3, #7
 8003660:	683a      	ldr	r2, [r7, #0]
 8003662:	429a      	cmp	r2, r3
 8003664:	d001      	beq.n	800366a <HAL_RCC_ClockConfig+0x176>
    {
      return HAL_ERROR;
 8003666:	2301      	movs	r3, #1
 8003668:	e036      	b.n	80036d8 <HAL_RCC_ClockConfig+0x1e4>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800366a:	687b      	ldr	r3, [r7, #4]
 800366c:	681b      	ldr	r3, [r3, #0]
 800366e:	f003 0304 	and.w	r3, r3, #4
 8003672:	2b00      	cmp	r3, #0
 8003674:	d008      	beq.n	8003688 <HAL_RCC_ClockConfig+0x194>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8003676:	4b1b      	ldr	r3, [pc, #108]	; (80036e4 <HAL_RCC_ClockConfig+0x1f0>)
 8003678:	689b      	ldr	r3, [r3, #8]
 800367a:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 800367e:	687b      	ldr	r3, [r7, #4]
 8003680:	68db      	ldr	r3, [r3, #12]
 8003682:	4918      	ldr	r1, [pc, #96]	; (80036e4 <HAL_RCC_ClockConfig+0x1f0>)
 8003684:	4313      	orrs	r3, r2
 8003686:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8003688:	687b      	ldr	r3, [r7, #4]
 800368a:	681b      	ldr	r3, [r3, #0]
 800368c:	f003 0308 	and.w	r3, r3, #8
 8003690:	2b00      	cmp	r3, #0
 8003692:	d009      	beq.n	80036a8 <HAL_RCC_ClockConfig+0x1b4>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8003694:	4b13      	ldr	r3, [pc, #76]	; (80036e4 <HAL_RCC_ClockConfig+0x1f0>)
 8003696:	689b      	ldr	r3, [r3, #8]
 8003698:	f423 5260 	bic.w	r2, r3, #14336	; 0x3800
 800369c:	687b      	ldr	r3, [r7, #4]
 800369e:	691b      	ldr	r3, [r3, #16]
 80036a0:	00db      	lsls	r3, r3, #3
 80036a2:	4910      	ldr	r1, [pc, #64]	; (80036e4 <HAL_RCC_ClockConfig+0x1f0>)
 80036a4:	4313      	orrs	r3, r2
 80036a6:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 80036a8:	f000 f824 	bl	80036f4 <HAL_RCC_GetSysClockFreq>
 80036ac:	4602      	mov	r2, r0
 80036ae:	4b0d      	ldr	r3, [pc, #52]	; (80036e4 <HAL_RCC_ClockConfig+0x1f0>)
 80036b0:	689b      	ldr	r3, [r3, #8]
 80036b2:	091b      	lsrs	r3, r3, #4
 80036b4:	f003 030f 	and.w	r3, r3, #15
 80036b8:	490b      	ldr	r1, [pc, #44]	; (80036e8 <HAL_RCC_ClockConfig+0x1f4>)
 80036ba:	5ccb      	ldrb	r3, [r1, r3]
 80036bc:	f003 031f 	and.w	r3, r3, #31
 80036c0:	fa22 f303 	lsr.w	r3, r2, r3
 80036c4:	4a09      	ldr	r2, [pc, #36]	; (80036ec <HAL_RCC_ClockConfig+0x1f8>)
 80036c6:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  status = HAL_InitTick(uwTickPrio);
 80036c8:	4b09      	ldr	r3, [pc, #36]	; (80036f0 <HAL_RCC_ClockConfig+0x1fc>)
 80036ca:	681b      	ldr	r3, [r3, #0]
 80036cc:	4618      	mov	r0, r3
 80036ce:	f7fd fb6d 	bl	8000dac <HAL_InitTick>
 80036d2:	4603      	mov	r3, r0
 80036d4:	72fb      	strb	r3, [r7, #11]

  return status;
 80036d6:	7afb      	ldrb	r3, [r7, #11]
}
 80036d8:	4618      	mov	r0, r3
 80036da:	3710      	adds	r7, #16
 80036dc:	46bd      	mov	sp, r7
 80036de:	bd80      	pop	{r7, pc}
 80036e0:	40022000 	.word	0x40022000
 80036e4:	40021000 	.word	0x40021000
 80036e8:	08005ca0 	.word	0x08005ca0
 80036ec:	20000000 	.word	0x20000000
 80036f0:	20000004 	.word	0x20000004

080036f4 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 80036f4:	b480      	push	{r7}
 80036f6:	b089      	sub	sp, #36	; 0x24
 80036f8:	af00      	add	r7, sp, #0
  uint32_t msirange = 0U, sysclockfreq = 0U;
 80036fa:	2300      	movs	r3, #0
 80036fc:	61fb      	str	r3, [r7, #28]
 80036fe:	2300      	movs	r3, #0
 8003700:	61bb      	str	r3, [r7, #24]
  uint32_t pllvco, pllsource, pllr, pllm;    /* no init needed */
  uint32_t sysclk_source, pll_oscsource;

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 8003702:	4b3e      	ldr	r3, [pc, #248]	; (80037fc <HAL_RCC_GetSysClockFreq+0x108>)
 8003704:	689b      	ldr	r3, [r3, #8]
 8003706:	f003 030c 	and.w	r3, r3, #12
 800370a:	613b      	str	r3, [r7, #16]
  pll_oscsource = __HAL_RCC_GET_PLL_OSCSOURCE();
 800370c:	4b3b      	ldr	r3, [pc, #236]	; (80037fc <HAL_RCC_GetSysClockFreq+0x108>)
 800370e:	68db      	ldr	r3, [r3, #12]
 8003710:	f003 0303 	and.w	r3, r3, #3
 8003714:	60fb      	str	r3, [r7, #12]

  if((sysclk_source == RCC_CFGR_SWS_MSI) ||
 8003716:	693b      	ldr	r3, [r7, #16]
 8003718:	2b00      	cmp	r3, #0
 800371a:	d005      	beq.n	8003728 <HAL_RCC_GetSysClockFreq+0x34>
 800371c:	693b      	ldr	r3, [r7, #16]
 800371e:	2b0c      	cmp	r3, #12
 8003720:	d121      	bne.n	8003766 <HAL_RCC_GetSysClockFreq+0x72>
     ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_oscsource == RCC_PLLSOURCE_MSI)))
 8003722:	68fb      	ldr	r3, [r7, #12]
 8003724:	2b01      	cmp	r3, #1
 8003726:	d11e      	bne.n	8003766 <HAL_RCC_GetSysClockFreq+0x72>
  {
    /* MSI or PLL with MSI source used as system clock source */

    /* Get SYSCLK source */
    if(READ_BIT(RCC->CR, RCC_CR_MSIRGSEL) == 0U)
 8003728:	4b34      	ldr	r3, [pc, #208]	; (80037fc <HAL_RCC_GetSysClockFreq+0x108>)
 800372a:	681b      	ldr	r3, [r3, #0]
 800372c:	f003 0308 	and.w	r3, r3, #8
 8003730:	2b00      	cmp	r3, #0
 8003732:	d107      	bne.n	8003744 <HAL_RCC_GetSysClockFreq+0x50>
    { /* MSISRANGE from RCC_CSR applies */
      msirange = READ_BIT(RCC->CSR, RCC_CSR_MSISRANGE) >> RCC_CSR_MSISRANGE_Pos;
 8003734:	4b31      	ldr	r3, [pc, #196]	; (80037fc <HAL_RCC_GetSysClockFreq+0x108>)
 8003736:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 800373a:	0a1b      	lsrs	r3, r3, #8
 800373c:	f003 030f 	and.w	r3, r3, #15
 8003740:	61fb      	str	r3, [r7, #28]
 8003742:	e005      	b.n	8003750 <HAL_RCC_GetSysClockFreq+0x5c>
    }
    else
    { /* MSIRANGE from RCC_CR applies */
      msirange = READ_BIT(RCC->CR, RCC_CR_MSIRANGE) >> RCC_CR_MSIRANGE_Pos;
 8003744:	4b2d      	ldr	r3, [pc, #180]	; (80037fc <HAL_RCC_GetSysClockFreq+0x108>)
 8003746:	681b      	ldr	r3, [r3, #0]
 8003748:	091b      	lsrs	r3, r3, #4
 800374a:	f003 030f 	and.w	r3, r3, #15
 800374e:	61fb      	str	r3, [r7, #28]
    }
    /*MSI frequency range in HZ*/
    msirange = MSIRangeTable[msirange];
 8003750:	4a2b      	ldr	r2, [pc, #172]	; (8003800 <HAL_RCC_GetSysClockFreq+0x10c>)
 8003752:	69fb      	ldr	r3, [r7, #28]
 8003754:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8003758:	61fb      	str	r3, [r7, #28]

    if(sysclk_source == RCC_CFGR_SWS_MSI)
 800375a:	693b      	ldr	r3, [r7, #16]
 800375c:	2b00      	cmp	r3, #0
 800375e:	d10d      	bne.n	800377c <HAL_RCC_GetSysClockFreq+0x88>
    {
      /* MSI used as system clock source */
      sysclockfreq = msirange;
 8003760:	69fb      	ldr	r3, [r7, #28]
 8003762:	61bb      	str	r3, [r7, #24]
    if(sysclk_source == RCC_CFGR_SWS_MSI)
 8003764:	e00a      	b.n	800377c <HAL_RCC_GetSysClockFreq+0x88>
    }
  }
  else if(sysclk_source == RCC_CFGR_SWS_HSI)
 8003766:	693b      	ldr	r3, [r7, #16]
 8003768:	2b04      	cmp	r3, #4
 800376a:	d102      	bne.n	8003772 <HAL_RCC_GetSysClockFreq+0x7e>
  {
    /* HSI used as system clock source */
    sysclockfreq = HSI_VALUE;
 800376c:	4b25      	ldr	r3, [pc, #148]	; (8003804 <HAL_RCC_GetSysClockFreq+0x110>)
 800376e:	61bb      	str	r3, [r7, #24]
 8003770:	e004      	b.n	800377c <HAL_RCC_GetSysClockFreq+0x88>
  }
  else if(sysclk_source == RCC_CFGR_SWS_HSE)
 8003772:	693b      	ldr	r3, [r7, #16]
 8003774:	2b08      	cmp	r3, #8
 8003776:	d101      	bne.n	800377c <HAL_RCC_GetSysClockFreq+0x88>
  {
    /* HSE used as system clock source */
    sysclockfreq = HSE_VALUE;
 8003778:	4b23      	ldr	r3, [pc, #140]	; (8003808 <HAL_RCC_GetSysClockFreq+0x114>)
 800377a:	61bb      	str	r3, [r7, #24]
  else
  {
    /* unexpected case: sysclockfreq at 0 */
  }

  if(sysclk_source == RCC_CFGR_SWS_PLL)
 800377c:	693b      	ldr	r3, [r7, #16]
 800377e:	2b0c      	cmp	r3, #12
 8003780:	d134      	bne.n	80037ec <HAL_RCC_GetSysClockFreq+0xf8>
    /* PLL used as system clock  source */

    /* PLL_VCO = (HSE_VALUE or HSI_VALUE or MSI_VALUE) * PLLN / PLLM
    SYSCLK = PLL_VCO / PLLR
    */
    pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 8003782:	4b1e      	ldr	r3, [pc, #120]	; (80037fc <HAL_RCC_GetSysClockFreq+0x108>)
 8003784:	68db      	ldr	r3, [r3, #12]
 8003786:	f003 0303 	and.w	r3, r3, #3
 800378a:	60bb      	str	r3, [r7, #8]

    switch (pllsource)
 800378c:	68bb      	ldr	r3, [r7, #8]
 800378e:	2b02      	cmp	r3, #2
 8003790:	d003      	beq.n	800379a <HAL_RCC_GetSysClockFreq+0xa6>
 8003792:	68bb      	ldr	r3, [r7, #8]
 8003794:	2b03      	cmp	r3, #3
 8003796:	d003      	beq.n	80037a0 <HAL_RCC_GetSysClockFreq+0xac>
 8003798:	e005      	b.n	80037a6 <HAL_RCC_GetSysClockFreq+0xb2>
    {
    case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
      pllvco = HSI_VALUE;
 800379a:	4b1a      	ldr	r3, [pc, #104]	; (8003804 <HAL_RCC_GetSysClockFreq+0x110>)
 800379c:	617b      	str	r3, [r7, #20]
      break;
 800379e:	e005      	b.n	80037ac <HAL_RCC_GetSysClockFreq+0xb8>

    case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
      pllvco = HSE_VALUE;
 80037a0:	4b19      	ldr	r3, [pc, #100]	; (8003808 <HAL_RCC_GetSysClockFreq+0x114>)
 80037a2:	617b      	str	r3, [r7, #20]
      break;
 80037a4:	e002      	b.n	80037ac <HAL_RCC_GetSysClockFreq+0xb8>

    case RCC_PLLSOURCE_MSI:  /* MSI used as PLL clock source */
    default:
      pllvco = msirange;
 80037a6:	69fb      	ldr	r3, [r7, #28]
 80037a8:	617b      	str	r3, [r7, #20]
      break;
 80037aa:	bf00      	nop
    }
    pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 80037ac:	4b13      	ldr	r3, [pc, #76]	; (80037fc <HAL_RCC_GetSysClockFreq+0x108>)
 80037ae:	68db      	ldr	r3, [r3, #12]
 80037b0:	091b      	lsrs	r3, r3, #4
 80037b2:	f003 0307 	and.w	r3, r3, #7
 80037b6:	3301      	adds	r3, #1
 80037b8:	607b      	str	r3, [r7, #4]
    pllvco = (pllvco * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)) / pllm;
 80037ba:	4b10      	ldr	r3, [pc, #64]	; (80037fc <HAL_RCC_GetSysClockFreq+0x108>)
 80037bc:	68db      	ldr	r3, [r3, #12]
 80037be:	0a1b      	lsrs	r3, r3, #8
 80037c0:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 80037c4:	697a      	ldr	r2, [r7, #20]
 80037c6:	fb03 f202 	mul.w	r2, r3, r2
 80037ca:	687b      	ldr	r3, [r7, #4]
 80037cc:	fbb2 f3f3 	udiv	r3, r2, r3
 80037d0:	617b      	str	r3, [r7, #20]
    pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 80037d2:	4b0a      	ldr	r3, [pc, #40]	; (80037fc <HAL_RCC_GetSysClockFreq+0x108>)
 80037d4:	68db      	ldr	r3, [r3, #12]
 80037d6:	0e5b      	lsrs	r3, r3, #25
 80037d8:	f003 0303 	and.w	r3, r3, #3
 80037dc:	3301      	adds	r3, #1
 80037de:	005b      	lsls	r3, r3, #1
 80037e0:	603b      	str	r3, [r7, #0]
    sysclockfreq = pllvco / pllr;
 80037e2:	697a      	ldr	r2, [r7, #20]
 80037e4:	683b      	ldr	r3, [r7, #0]
 80037e6:	fbb2 f3f3 	udiv	r3, r2, r3
 80037ea:	61bb      	str	r3, [r7, #24]
  }

  return sysclockfreq;
 80037ec:	69bb      	ldr	r3, [r7, #24]
}
 80037ee:	4618      	mov	r0, r3
 80037f0:	3724      	adds	r7, #36	; 0x24
 80037f2:	46bd      	mov	sp, r7
 80037f4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80037f8:	4770      	bx	lr
 80037fa:	bf00      	nop
 80037fc:	40021000 	.word	0x40021000
 8003800:	08005cb8 	.word	0x08005cb8
 8003804:	00f42400 	.word	0x00f42400
 8003808:	007a1200 	.word	0x007a1200

0800380c <HAL_RCC_GetHCLKFreq>:
  *
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency.
  * @retval HCLK frequency in Hz
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 800380c:	b480      	push	{r7}
 800380e:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8003810:	4b03      	ldr	r3, [pc, #12]	; (8003820 <HAL_RCC_GetHCLKFreq+0x14>)
 8003812:	681b      	ldr	r3, [r3, #0]
}
 8003814:	4618      	mov	r0, r3
 8003816:	46bd      	mov	sp, r7
 8003818:	f85d 7b04 	ldr.w	r7, [sp], #4
 800381c:	4770      	bx	lr
 800381e:	bf00      	nop
 8003820:	20000000 	.word	0x20000000

08003824 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8003824:	b580      	push	{r7, lr}
 8003826:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos] & 0x1FU));
 8003828:	f7ff fff0 	bl	800380c <HAL_RCC_GetHCLKFreq>
 800382c:	4602      	mov	r2, r0
 800382e:	4b06      	ldr	r3, [pc, #24]	; (8003848 <HAL_RCC_GetPCLK1Freq+0x24>)
 8003830:	689b      	ldr	r3, [r3, #8]
 8003832:	0a1b      	lsrs	r3, r3, #8
 8003834:	f003 0307 	and.w	r3, r3, #7
 8003838:	4904      	ldr	r1, [pc, #16]	; (800384c <HAL_RCC_GetPCLK1Freq+0x28>)
 800383a:	5ccb      	ldrb	r3, [r1, r3]
 800383c:	f003 031f 	and.w	r3, r3, #31
 8003840:	fa22 f303 	lsr.w	r3, r2, r3
}
 8003844:	4618      	mov	r0, r3
 8003846:	bd80      	pop	{r7, pc}
 8003848:	40021000 	.word	0x40021000
 800384c:	08005cb0 	.word	0x08005cb0

08003850 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8003850:	b580      	push	{r7, lr}
 8003852:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos] & 0x1FU));
 8003854:	f7ff ffda 	bl	800380c <HAL_RCC_GetHCLKFreq>
 8003858:	4602      	mov	r2, r0
 800385a:	4b06      	ldr	r3, [pc, #24]	; (8003874 <HAL_RCC_GetPCLK2Freq+0x24>)
 800385c:	689b      	ldr	r3, [r3, #8]
 800385e:	0adb      	lsrs	r3, r3, #11
 8003860:	f003 0307 	and.w	r3, r3, #7
 8003864:	4904      	ldr	r1, [pc, #16]	; (8003878 <HAL_RCC_GetPCLK2Freq+0x28>)
 8003866:	5ccb      	ldrb	r3, [r1, r3]
 8003868:	f003 031f 	and.w	r3, r3, #31
 800386c:	fa22 f303 	lsr.w	r3, r2, r3
}
 8003870:	4618      	mov	r0, r3
 8003872:	bd80      	pop	{r7, pc}
 8003874:	40021000 	.word	0x40021000
 8003878:	08005cb0 	.word	0x08005cb0

0800387c <RCC_SetFlashLatencyFromMSIRange>:
            voltage range.
  * @param  msirange  MSI range value from RCC_MSIRANGE_0 to RCC_MSIRANGE_11
  * @retval HAL status
  */
static HAL_StatusTypeDef RCC_SetFlashLatencyFromMSIRange(uint32_t msirange)
{
 800387c:	b580      	push	{r7, lr}
 800387e:	b086      	sub	sp, #24
 8003880:	af00      	add	r7, sp, #0
 8003882:	6078      	str	r0, [r7, #4]
  uint32_t vos;
  uint32_t latency = FLASH_LATENCY_0;  /* default value 0WS */
 8003884:	2300      	movs	r3, #0
 8003886:	613b      	str	r3, [r7, #16]

  if(__HAL_RCC_PWR_IS_CLK_ENABLED())
 8003888:	4b2a      	ldr	r3, [pc, #168]	; (8003934 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 800388a:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800388c:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8003890:	2b00      	cmp	r3, #0
 8003892:	d003      	beq.n	800389c <RCC_SetFlashLatencyFromMSIRange+0x20>
  {
    vos = HAL_PWREx_GetVoltageRange();
 8003894:	f7ff f9ee 	bl	8002c74 <HAL_PWREx_GetVoltageRange>
 8003898:	6178      	str	r0, [r7, #20]
 800389a:	e014      	b.n	80038c6 <RCC_SetFlashLatencyFromMSIRange+0x4a>
  }
  else
  {
    __HAL_RCC_PWR_CLK_ENABLE();
 800389c:	4b25      	ldr	r3, [pc, #148]	; (8003934 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 800389e:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80038a0:	4a24      	ldr	r2, [pc, #144]	; (8003934 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 80038a2:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80038a6:	6593      	str	r3, [r2, #88]	; 0x58
 80038a8:	4b22      	ldr	r3, [pc, #136]	; (8003934 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 80038aa:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80038ac:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80038b0:	60fb      	str	r3, [r7, #12]
 80038b2:	68fb      	ldr	r3, [r7, #12]
    vos = HAL_PWREx_GetVoltageRange();
 80038b4:	f7ff f9de 	bl	8002c74 <HAL_PWREx_GetVoltageRange>
 80038b8:	6178      	str	r0, [r7, #20]
    __HAL_RCC_PWR_CLK_DISABLE();
 80038ba:	4b1e      	ldr	r3, [pc, #120]	; (8003934 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 80038bc:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80038be:	4a1d      	ldr	r2, [pc, #116]	; (8003934 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 80038c0:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 80038c4:	6593      	str	r3, [r2, #88]	; 0x58
  }

  if(vos == PWR_REGULATOR_VOLTAGE_SCALE1)
 80038c6:	697b      	ldr	r3, [r7, #20]
 80038c8:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 80038cc:	d10b      	bne.n	80038e6 <RCC_SetFlashLatencyFromMSIRange+0x6a>
  {
    if(msirange > RCC_MSIRANGE_8)
 80038ce:	687b      	ldr	r3, [r7, #4]
 80038d0:	2b80      	cmp	r3, #128	; 0x80
 80038d2:	d919      	bls.n	8003908 <RCC_SetFlashLatencyFromMSIRange+0x8c>
    {
      /* MSI > 16Mhz */
      if(msirange > RCC_MSIRANGE_10)
 80038d4:	687b      	ldr	r3, [r7, #4]
 80038d6:	2ba0      	cmp	r3, #160	; 0xa0
 80038d8:	d902      	bls.n	80038e0 <RCC_SetFlashLatencyFromMSIRange+0x64>
      {
        /* MSI 48Mhz */
        latency = FLASH_LATENCY_2; /* 2WS */
 80038da:	2302      	movs	r3, #2
 80038dc:	613b      	str	r3, [r7, #16]
 80038de:	e013      	b.n	8003908 <RCC_SetFlashLatencyFromMSIRange+0x8c>
      }
      else
      {
        /* MSI 24Mhz or 32Mhz */
        latency = FLASH_LATENCY_1; /* 1WS */
 80038e0:	2301      	movs	r3, #1
 80038e2:	613b      	str	r3, [r7, #16]
 80038e4:	e010      	b.n	8003908 <RCC_SetFlashLatencyFromMSIRange+0x8c>
        latency = FLASH_LATENCY_1; /* 1WS */
      }
      /* else MSI < 8Mhz default FLASH_LATENCY_0 0WS */
    }
#else
    if(msirange > RCC_MSIRANGE_8)
 80038e6:	687b      	ldr	r3, [r7, #4]
 80038e8:	2b80      	cmp	r3, #128	; 0x80
 80038ea:	d902      	bls.n	80038f2 <RCC_SetFlashLatencyFromMSIRange+0x76>
    {
      /* MSI > 16Mhz */
      latency = FLASH_LATENCY_3; /* 3WS */
 80038ec:	2303      	movs	r3, #3
 80038ee:	613b      	str	r3, [r7, #16]
 80038f0:	e00a      	b.n	8003908 <RCC_SetFlashLatencyFromMSIRange+0x8c>
    }
    else
    {
      if(msirange == RCC_MSIRANGE_8)
 80038f2:	687b      	ldr	r3, [r7, #4]
 80038f4:	2b80      	cmp	r3, #128	; 0x80
 80038f6:	d102      	bne.n	80038fe <RCC_SetFlashLatencyFromMSIRange+0x82>
      {
        /* MSI 16Mhz */
        latency = FLASH_LATENCY_2; /* 2WS */
 80038f8:	2302      	movs	r3, #2
 80038fa:	613b      	str	r3, [r7, #16]
 80038fc:	e004      	b.n	8003908 <RCC_SetFlashLatencyFromMSIRange+0x8c>
      }
      else if(msirange == RCC_MSIRANGE_7)
 80038fe:	687b      	ldr	r3, [r7, #4]
 8003900:	2b70      	cmp	r3, #112	; 0x70
 8003902:	d101      	bne.n	8003908 <RCC_SetFlashLatencyFromMSIRange+0x8c>
      {
        /* MSI 8Mhz */
        latency = FLASH_LATENCY_1; /* 1WS */
 8003904:	2301      	movs	r3, #1
 8003906:	613b      	str	r3, [r7, #16]
      /* else MSI < 8Mhz default FLASH_LATENCY_0 0WS */
    }
#endif
  }

  __HAL_FLASH_SET_LATENCY(latency);
 8003908:	4b0b      	ldr	r3, [pc, #44]	; (8003938 <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 800390a:	681b      	ldr	r3, [r3, #0]
 800390c:	f023 0207 	bic.w	r2, r3, #7
 8003910:	4909      	ldr	r1, [pc, #36]	; (8003938 <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 8003912:	693b      	ldr	r3, [r7, #16]
 8003914:	4313      	orrs	r3, r2
 8003916:	600b      	str	r3, [r1, #0]

  /* Check that the new number of wait states is taken into account to access the Flash
     memory by reading the FLASH_ACR register */
  if(__HAL_FLASH_GET_LATENCY() != latency)
 8003918:	4b07      	ldr	r3, [pc, #28]	; (8003938 <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 800391a:	681b      	ldr	r3, [r3, #0]
 800391c:	f003 0307 	and.w	r3, r3, #7
 8003920:	693a      	ldr	r2, [r7, #16]
 8003922:	429a      	cmp	r2, r3
 8003924:	d001      	beq.n	800392a <RCC_SetFlashLatencyFromMSIRange+0xae>
  {
    return HAL_ERROR;
 8003926:	2301      	movs	r3, #1
 8003928:	e000      	b.n	800392c <RCC_SetFlashLatencyFromMSIRange+0xb0>
  }

  return HAL_OK;
 800392a:	2300      	movs	r3, #0
}
 800392c:	4618      	mov	r0, r3
 800392e:	3718      	adds	r7, #24
 8003930:	46bd      	mov	sp, r7
 8003932:	bd80      	pop	{r7, pc}
 8003934:	40021000 	.word	0x40021000
 8003938:	40022000 	.word	0x40022000

0800393c <HAL_RCCEx_PeriphCLKConfig>:
  *         the RTC clock source: in this case the access to Backup domain is enabled.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 800393c:	b580      	push	{r7, lr}
 800393e:	b086      	sub	sp, #24
 8003940:	af00      	add	r7, sp, #0
 8003942:	6078      	str	r0, [r7, #4]
  uint32_t tmpregister, tickstart;     /* no init needed */
  HAL_StatusTypeDef ret = HAL_OK;      /* Intermediate status */
 8003944:	2300      	movs	r3, #0
 8003946:	74fb      	strb	r3, [r7, #19]
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 8003948:	2300      	movs	r3, #0
 800394a:	74bb      	strb	r3, [r7, #18]
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

#if defined(SAI1)

  /*-------------------------- SAI1 clock source configuration ---------------------*/
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1))
 800394c:	687b      	ldr	r3, [r7, #4]
 800394e:	681b      	ldr	r3, [r3, #0]
 8003950:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8003954:	2b00      	cmp	r3, #0
 8003956:	d041      	beq.n	80039dc <HAL_RCCEx_PeriphCLKConfig+0xa0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI1CLK(PeriphClkInit->Sai1ClockSelection));

    switch(PeriphClkInit->Sai1ClockSelection)
 8003958:	687b      	ldr	r3, [r7, #4]
 800395a:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 800395c:	f5b3 0f40 	cmp.w	r3, #12582912	; 0xc00000
 8003960:	d02a      	beq.n	80039b8 <HAL_RCCEx_PeriphCLKConfig+0x7c>
 8003962:	f5b3 0f40 	cmp.w	r3, #12582912	; 0xc00000
 8003966:	d824      	bhi.n	80039b2 <HAL_RCCEx_PeriphCLKConfig+0x76>
 8003968:	f5b3 0f00 	cmp.w	r3, #8388608	; 0x800000
 800396c:	d008      	beq.n	8003980 <HAL_RCCEx_PeriphCLKConfig+0x44>
 800396e:	f5b3 0f00 	cmp.w	r3, #8388608	; 0x800000
 8003972:	d81e      	bhi.n	80039b2 <HAL_RCCEx_PeriphCLKConfig+0x76>
 8003974:	2b00      	cmp	r3, #0
 8003976:	d00a      	beq.n	800398e <HAL_RCCEx_PeriphCLKConfig+0x52>
 8003978:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 800397c:	d010      	beq.n	80039a0 <HAL_RCCEx_PeriphCLKConfig+0x64>
 800397e:	e018      	b.n	80039b2 <HAL_RCCEx_PeriphCLKConfig+0x76>
    {
    case RCC_SAI1CLKSOURCE_PLL:      /* PLL is used as clock source for SAI1*/
      /* Enable SAI Clock output generated from System PLL . */
#if defined(RCC_PLLSAI2_SUPPORT)
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
 8003980:	4b86      	ldr	r3, [pc, #536]	; (8003b9c <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8003982:	68db      	ldr	r3, [r3, #12]
 8003984:	4a85      	ldr	r2, [pc, #532]	; (8003b9c <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8003986:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 800398a:	60d3      	str	r3, [r2, #12]
#else
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI2CLK);
#endif /* RCC_PLLSAI2_SUPPORT */
      /* SAI1 clock source config set later after clock selection check */
      break;
 800398c:	e015      	b.n	80039ba <HAL_RCCEx_PeriphCLKConfig+0x7e>

    case RCC_SAI1CLKSOURCE_PLLSAI1:  /* PLLSAI1 is used as clock source for SAI1*/
      /* PLLSAI1 input clock, parameters M, N & P configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_P_UPDATE);
 800398e:	687b      	ldr	r3, [r7, #4]
 8003990:	3304      	adds	r3, #4
 8003992:	2100      	movs	r1, #0
 8003994:	4618      	mov	r0, r3
 8003996:	f000 fabb 	bl	8003f10 <RCCEx_PLLSAI1_Config>
 800399a:	4603      	mov	r3, r0
 800399c:	74fb      	strb	r3, [r7, #19]
      /* SAI1 clock source config set later after clock selection check */
      break;
 800399e:	e00c      	b.n	80039ba <HAL_RCCEx_PeriphCLKConfig+0x7e>

#if defined(RCC_PLLSAI2_SUPPORT)

    case RCC_SAI1CLKSOURCE_PLLSAI2:  /* PLLSAI2 is used as clock source for SAI1*/
      /* PLLSAI2 input clock, parameters M, N & P configuration clock output (PLLSAI2ClockOut) */
      ret = RCCEx_PLLSAI2_Config(&(PeriphClkInit->PLLSAI2), DIVIDER_P_UPDATE);
 80039a0:	687b      	ldr	r3, [r7, #4]
 80039a2:	3320      	adds	r3, #32
 80039a4:	2100      	movs	r1, #0
 80039a6:	4618      	mov	r0, r3
 80039a8:	f000 fba6 	bl	80040f8 <RCCEx_PLLSAI2_Config>
 80039ac:	4603      	mov	r3, r0
 80039ae:	74fb      	strb	r3, [r7, #19]
      /* SAI1 clock source config set later after clock selection check */
      break;
 80039b0:	e003      	b.n	80039ba <HAL_RCCEx_PeriphCLKConfig+0x7e>
#endif /* STM32L4P5xx || STM32L4Q5xx || STM32L4R5xx || STM32L4R7xx || STM32L4R9xx || STM32L4S5xx || STM32L4S7xx || STM32L4S9xx */
      /* SAI1 clock source config set later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 80039b2:	2301      	movs	r3, #1
 80039b4:	74fb      	strb	r3, [r7, #19]
      break;
 80039b6:	e000      	b.n	80039ba <HAL_RCCEx_PeriphCLKConfig+0x7e>
      break;
 80039b8:	bf00      	nop
    }

    if(ret == HAL_OK)
 80039ba:	7cfb      	ldrb	r3, [r7, #19]
 80039bc:	2b00      	cmp	r3, #0
 80039be:	d10b      	bne.n	80039d8 <HAL_RCCEx_PeriphCLKConfig+0x9c>
    {
      /* Set the source of SAI1 clock*/
      __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 80039c0:	4b76      	ldr	r3, [pc, #472]	; (8003b9c <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80039c2:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80039c6:	f423 0240 	bic.w	r2, r3, #12582912	; 0xc00000
 80039ca:	687b      	ldr	r3, [r7, #4]
 80039cc:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 80039ce:	4973      	ldr	r1, [pc, #460]	; (8003b9c <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80039d0:	4313      	orrs	r3, r2
 80039d2:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
 80039d6:	e001      	b.n	80039dc <HAL_RCCEx_PeriphCLKConfig+0xa0>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80039d8:	7cfb      	ldrb	r3, [r7, #19]
 80039da:	74bb      	strb	r3, [r7, #18]
#endif /* SAI1 */

#if defined(SAI2)

  /*-------------------------- SAI2 clock source configuration ---------------------*/
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2))
 80039dc:	687b      	ldr	r3, [r7, #4]
 80039de:	681b      	ldr	r3, [r3, #0]
 80039e0:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 80039e4:	2b00      	cmp	r3, #0
 80039e6:	d041      	beq.n	8003a6c <HAL_RCCEx_PeriphCLKConfig+0x130>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI2CLK(PeriphClkInit->Sai2ClockSelection));

    switch(PeriphClkInit->Sai2ClockSelection)
 80039e8:	687b      	ldr	r3, [r7, #4]
 80039ea:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 80039ec:	f1b3 7f40 	cmp.w	r3, #50331648	; 0x3000000
 80039f0:	d02a      	beq.n	8003a48 <HAL_RCCEx_PeriphCLKConfig+0x10c>
 80039f2:	f1b3 7f40 	cmp.w	r3, #50331648	; 0x3000000
 80039f6:	d824      	bhi.n	8003a42 <HAL_RCCEx_PeriphCLKConfig+0x106>
 80039f8:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 80039fc:	d008      	beq.n	8003a10 <HAL_RCCEx_PeriphCLKConfig+0xd4>
 80039fe:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 8003a02:	d81e      	bhi.n	8003a42 <HAL_RCCEx_PeriphCLKConfig+0x106>
 8003a04:	2b00      	cmp	r3, #0
 8003a06:	d00a      	beq.n	8003a1e <HAL_RCCEx_PeriphCLKConfig+0xe2>
 8003a08:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8003a0c:	d010      	beq.n	8003a30 <HAL_RCCEx_PeriphCLKConfig+0xf4>
 8003a0e:	e018      	b.n	8003a42 <HAL_RCCEx_PeriphCLKConfig+0x106>
    {
    case RCC_SAI2CLKSOURCE_PLL:      /* PLL is used as clock source for SAI2*/
      /* Enable SAI Clock output generated from System PLL . */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
 8003a10:	4b62      	ldr	r3, [pc, #392]	; (8003b9c <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8003a12:	68db      	ldr	r3, [r3, #12]
 8003a14:	4a61      	ldr	r2, [pc, #388]	; (8003b9c <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8003a16:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8003a1a:	60d3      	str	r3, [r2, #12]
      /* SAI2 clock source config set later after clock selection check */
      break;
 8003a1c:	e015      	b.n	8003a4a <HAL_RCCEx_PeriphCLKConfig+0x10e>

    case RCC_SAI2CLKSOURCE_PLLSAI1: /* PLLSAI1 is used as clock source for SAI2*/
      /* PLLSAI1 input clock, parameters M, N & P configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_P_UPDATE);
 8003a1e:	687b      	ldr	r3, [r7, #4]
 8003a20:	3304      	adds	r3, #4
 8003a22:	2100      	movs	r1, #0
 8003a24:	4618      	mov	r0, r3
 8003a26:	f000 fa73 	bl	8003f10 <RCCEx_PLLSAI1_Config>
 8003a2a:	4603      	mov	r3, r0
 8003a2c:	74fb      	strb	r3, [r7, #19]
      /* SAI2 clock source config set later after clock selection check */
      break;
 8003a2e:	e00c      	b.n	8003a4a <HAL_RCCEx_PeriphCLKConfig+0x10e>

    case RCC_SAI2CLKSOURCE_PLLSAI2:  /* PLLSAI2 is used as clock source for SAI2*/
      /* PLLSAI2 input clock, parameters M, N & P configuration and clock output (PLLSAI2ClockOut) */
      ret = RCCEx_PLLSAI2_Config(&(PeriphClkInit->PLLSAI2), DIVIDER_P_UPDATE);
 8003a30:	687b      	ldr	r3, [r7, #4]
 8003a32:	3320      	adds	r3, #32
 8003a34:	2100      	movs	r1, #0
 8003a36:	4618      	mov	r0, r3
 8003a38:	f000 fb5e 	bl	80040f8 <RCCEx_PLLSAI2_Config>
 8003a3c:	4603      	mov	r3, r0
 8003a3e:	74fb      	strb	r3, [r7, #19]
      /* SAI2 clock source config set later after clock selection check */
      break;
 8003a40:	e003      	b.n	8003a4a <HAL_RCCEx_PeriphCLKConfig+0x10e>
#endif /* STM32L4P5xx || STM32L4Q5xx || STM32L4R5xx || STM32L4R7xx || STM32L4R9xx || STM32L4S5xx || STM32L4S7xx || STM32L4S9xx */
      /* SAI2 clock source config set later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 8003a42:	2301      	movs	r3, #1
 8003a44:	74fb      	strb	r3, [r7, #19]
      break;
 8003a46:	e000      	b.n	8003a4a <HAL_RCCEx_PeriphCLKConfig+0x10e>
      break;
 8003a48:	bf00      	nop
    }

    if(ret == HAL_OK)
 8003a4a:	7cfb      	ldrb	r3, [r7, #19]
 8003a4c:	2b00      	cmp	r3, #0
 8003a4e:	d10b      	bne.n	8003a68 <HAL_RCCEx_PeriphCLKConfig+0x12c>
    {
      /* Set the source of SAI2 clock*/
      __HAL_RCC_SAI2_CONFIG(PeriphClkInit->Sai2ClockSelection);
 8003a50:	4b52      	ldr	r3, [pc, #328]	; (8003b9c <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8003a52:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8003a56:	f023 7240 	bic.w	r2, r3, #50331648	; 0x3000000
 8003a5a:	687b      	ldr	r3, [r7, #4]
 8003a5c:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 8003a5e:	494f      	ldr	r1, [pc, #316]	; (8003b9c <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8003a60:	4313      	orrs	r3, r2
 8003a62:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
 8003a66:	e001      	b.n	8003a6c <HAL_RCCEx_PeriphCLKConfig+0x130>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8003a68:	7cfb      	ldrb	r3, [r7, #19]
 8003a6a:	74bb      	strb	r3, [r7, #18]
    }
  }
#endif /* SAI2 */

  /*-------------------------- RTC clock source configuration ----------------------*/
  if((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 8003a6c:	687b      	ldr	r3, [r7, #4]
 8003a6e:	681b      	ldr	r3, [r3, #0]
 8003a70:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003a74:	2b00      	cmp	r3, #0
 8003a76:	f000 80a0 	beq.w	8003bba <HAL_RCCEx_PeriphCLKConfig+0x27e>
  {
    FlagStatus       pwrclkchanged = RESET;
 8003a7a:	2300      	movs	r3, #0
 8003a7c:	747b      	strb	r3, [r7, #17]

    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED() != 0U)
 8003a7e:	4b47      	ldr	r3, [pc, #284]	; (8003b9c <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8003a80:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8003a82:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8003a86:	2b00      	cmp	r3, #0
 8003a88:	d101      	bne.n	8003a8e <HAL_RCCEx_PeriphCLKConfig+0x152>
 8003a8a:	2301      	movs	r3, #1
 8003a8c:	e000      	b.n	8003a90 <HAL_RCCEx_PeriphCLKConfig+0x154>
 8003a8e:	2300      	movs	r3, #0
 8003a90:	2b00      	cmp	r3, #0
 8003a92:	d00d      	beq.n	8003ab0 <HAL_RCCEx_PeriphCLKConfig+0x174>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8003a94:	4b41      	ldr	r3, [pc, #260]	; (8003b9c <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8003a96:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8003a98:	4a40      	ldr	r2, [pc, #256]	; (8003b9c <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8003a9a:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8003a9e:	6593      	str	r3, [r2, #88]	; 0x58
 8003aa0:	4b3e      	ldr	r3, [pc, #248]	; (8003b9c <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8003aa2:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8003aa4:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8003aa8:	60bb      	str	r3, [r7, #8]
 8003aaa:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8003aac:	2301      	movs	r3, #1
 8003aae:	747b      	strb	r3, [r7, #17]
    }

    /* Enable write access to Backup domain */
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8003ab0:	4b3b      	ldr	r3, [pc, #236]	; (8003ba0 <HAL_RCCEx_PeriphCLKConfig+0x264>)
 8003ab2:	681b      	ldr	r3, [r3, #0]
 8003ab4:	4a3a      	ldr	r2, [pc, #232]	; (8003ba0 <HAL_RCCEx_PeriphCLKConfig+0x264>)
 8003ab6:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8003aba:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 8003abc:	f7fd f9c6 	bl	8000e4c <HAL_GetTick>
 8003ac0:	60f8      	str	r0, [r7, #12]

    while(READ_BIT(PWR->CR1, PWR_CR1_DBP) == 0U)
 8003ac2:	e009      	b.n	8003ad8 <HAL_RCCEx_PeriphCLKConfig+0x19c>
    {
      if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8003ac4:	f7fd f9c2 	bl	8000e4c <HAL_GetTick>
 8003ac8:	4602      	mov	r2, r0
 8003aca:	68fb      	ldr	r3, [r7, #12]
 8003acc:	1ad3      	subs	r3, r2, r3
 8003ace:	2b02      	cmp	r3, #2
 8003ad0:	d902      	bls.n	8003ad8 <HAL_RCCEx_PeriphCLKConfig+0x19c>
      {
        ret = HAL_TIMEOUT;
 8003ad2:	2303      	movs	r3, #3
 8003ad4:	74fb      	strb	r3, [r7, #19]
        break;
 8003ad6:	e005      	b.n	8003ae4 <HAL_RCCEx_PeriphCLKConfig+0x1a8>
    while(READ_BIT(PWR->CR1, PWR_CR1_DBP) == 0U)
 8003ad8:	4b31      	ldr	r3, [pc, #196]	; (8003ba0 <HAL_RCCEx_PeriphCLKConfig+0x264>)
 8003ada:	681b      	ldr	r3, [r3, #0]
 8003adc:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003ae0:	2b00      	cmp	r3, #0
 8003ae2:	d0ef      	beq.n	8003ac4 <HAL_RCCEx_PeriphCLKConfig+0x188>
      }
    }

    if(ret == HAL_OK)
 8003ae4:	7cfb      	ldrb	r3, [r7, #19]
 8003ae6:	2b00      	cmp	r3, #0
 8003ae8:	d15c      	bne.n	8003ba4 <HAL_RCCEx_PeriphCLKConfig+0x268>
    {
      /* Reset the Backup domain only if the RTC Clock source selection is modified from default */
      tmpregister = READ_BIT(RCC->BDCR, RCC_BDCR_RTCSEL);
 8003aea:	4b2c      	ldr	r3, [pc, #176]	; (8003b9c <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8003aec:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8003af0:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8003af4:	617b      	str	r3, [r7, #20]

      if((tmpregister != RCC_RTCCLKSOURCE_NONE) && (tmpregister != PeriphClkInit->RTCClockSelection))
 8003af6:	697b      	ldr	r3, [r7, #20]
 8003af8:	2b00      	cmp	r3, #0
 8003afa:	d01f      	beq.n	8003b3c <HAL_RCCEx_PeriphCLKConfig+0x200>
 8003afc:	687b      	ldr	r3, [r7, #4]
 8003afe:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8003b02:	697a      	ldr	r2, [r7, #20]
 8003b04:	429a      	cmp	r2, r3
 8003b06:	d019      	beq.n	8003b3c <HAL_RCCEx_PeriphCLKConfig+0x200>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpregister = READ_BIT(RCC->BDCR, ~(RCC_BDCR_RTCSEL));
 8003b08:	4b24      	ldr	r3, [pc, #144]	; (8003b9c <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8003b0a:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8003b0e:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8003b12:	617b      	str	r3, [r7, #20]
        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 8003b14:	4b21      	ldr	r3, [pc, #132]	; (8003b9c <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8003b16:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8003b1a:	4a20      	ldr	r2, [pc, #128]	; (8003b9c <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8003b1c:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8003b20:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
        __HAL_RCC_BACKUPRESET_RELEASE();
 8003b24:	4b1d      	ldr	r3, [pc, #116]	; (8003b9c <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8003b26:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8003b2a:	4a1c      	ldr	r2, [pc, #112]	; (8003b9c <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8003b2c:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8003b30:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpregister;
 8003b34:	4a19      	ldr	r2, [pc, #100]	; (8003b9c <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8003b36:	697b      	ldr	r3, [r7, #20]
 8003b38:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
      }

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(tmpregister, RCC_BDCR_LSEON))
 8003b3c:	697b      	ldr	r3, [r7, #20]
 8003b3e:	f003 0301 	and.w	r3, r3, #1
 8003b42:	2b00      	cmp	r3, #0
 8003b44:	d016      	beq.n	8003b74 <HAL_RCCEx_PeriphCLKConfig+0x238>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003b46:	f7fd f981 	bl	8000e4c <HAL_GetTick>
 8003b4a:	60f8      	str	r0, [r7, #12]

        /* Wait till LSE is ready */
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8003b4c:	e00b      	b.n	8003b66 <HAL_RCCEx_PeriphCLKConfig+0x22a>
        {
          if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8003b4e:	f7fd f97d 	bl	8000e4c <HAL_GetTick>
 8003b52:	4602      	mov	r2, r0
 8003b54:	68fb      	ldr	r3, [r7, #12]
 8003b56:	1ad3      	subs	r3, r2, r3
 8003b58:	f241 3288 	movw	r2, #5000	; 0x1388
 8003b5c:	4293      	cmp	r3, r2
 8003b5e:	d902      	bls.n	8003b66 <HAL_RCCEx_PeriphCLKConfig+0x22a>
          {
            ret = HAL_TIMEOUT;
 8003b60:	2303      	movs	r3, #3
 8003b62:	74fb      	strb	r3, [r7, #19]
            break;
 8003b64:	e006      	b.n	8003b74 <HAL_RCCEx_PeriphCLKConfig+0x238>
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8003b66:	4b0d      	ldr	r3, [pc, #52]	; (8003b9c <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8003b68:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8003b6c:	f003 0302 	and.w	r3, r3, #2
 8003b70:	2b00      	cmp	r3, #0
 8003b72:	d0ec      	beq.n	8003b4e <HAL_RCCEx_PeriphCLKConfig+0x212>
          }
        }
      }

      if(ret == HAL_OK)
 8003b74:	7cfb      	ldrb	r3, [r7, #19]
 8003b76:	2b00      	cmp	r3, #0
 8003b78:	d10c      	bne.n	8003b94 <HAL_RCCEx_PeriphCLKConfig+0x258>
      {
        /* Apply new RTC clock source selection */
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8003b7a:	4b08      	ldr	r3, [pc, #32]	; (8003b9c <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8003b7c:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8003b80:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 8003b84:	687b      	ldr	r3, [r7, #4]
 8003b86:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8003b8a:	4904      	ldr	r1, [pc, #16]	; (8003b9c <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8003b8c:	4313      	orrs	r3, r2
 8003b8e:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
 8003b92:	e009      	b.n	8003ba8 <HAL_RCCEx_PeriphCLKConfig+0x26c>
      }
      else
      {
        /* set overall return value */
        status = ret;
 8003b94:	7cfb      	ldrb	r3, [r7, #19]
 8003b96:	74bb      	strb	r3, [r7, #18]
 8003b98:	e006      	b.n	8003ba8 <HAL_RCCEx_PeriphCLKConfig+0x26c>
 8003b9a:	bf00      	nop
 8003b9c:	40021000 	.word	0x40021000
 8003ba0:	40007000 	.word	0x40007000
      }
    }
    else
    {
      /* set overall return value */
      status = ret;
 8003ba4:	7cfb      	ldrb	r3, [r7, #19]
 8003ba6:	74bb      	strb	r3, [r7, #18]
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8003ba8:	7c7b      	ldrb	r3, [r7, #17]
 8003baa:	2b01      	cmp	r3, #1
 8003bac:	d105      	bne.n	8003bba <HAL_RCCEx_PeriphCLKConfig+0x27e>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8003bae:	4b9e      	ldr	r3, [pc, #632]	; (8003e28 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003bb0:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8003bb2:	4a9d      	ldr	r2, [pc, #628]	; (8003e28 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003bb4:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8003bb8:	6593      	str	r3, [r2, #88]	; 0x58
    }
  }

  /*-------------------------- USART1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 8003bba:	687b      	ldr	r3, [r7, #4]
 8003bbc:	681b      	ldr	r3, [r3, #0]
 8003bbe:	f003 0301 	and.w	r3, r3, #1
 8003bc2:	2b00      	cmp	r3, #0
 8003bc4:	d00a      	beq.n	8003bdc <HAL_RCCEx_PeriphCLKConfig+0x2a0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 8003bc6:	4b98      	ldr	r3, [pc, #608]	; (8003e28 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003bc8:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8003bcc:	f023 0203 	bic.w	r2, r3, #3
 8003bd0:	687b      	ldr	r3, [r7, #4]
 8003bd2:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003bd4:	4994      	ldr	r1, [pc, #592]	; (8003e28 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003bd6:	4313      	orrs	r3, r2
 8003bd8:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- USART2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 8003bdc:	687b      	ldr	r3, [r7, #4]
 8003bde:	681b      	ldr	r3, [r3, #0]
 8003be0:	f003 0302 	and.w	r3, r3, #2
 8003be4:	2b00      	cmp	r3, #0
 8003be6:	d00a      	beq.n	8003bfe <HAL_RCCEx_PeriphCLKConfig+0x2c2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 8003be8:	4b8f      	ldr	r3, [pc, #572]	; (8003e28 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003bea:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8003bee:	f023 020c 	bic.w	r2, r3, #12
 8003bf2:	687b      	ldr	r3, [r7, #4]
 8003bf4:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8003bf6:	498c      	ldr	r1, [pc, #560]	; (8003e28 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003bf8:	4313      	orrs	r3, r2
 8003bfa:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#if defined(USART3)

  /*-------------------------- USART3 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3)
 8003bfe:	687b      	ldr	r3, [r7, #4]
 8003c00:	681b      	ldr	r3, [r3, #0]
 8003c02:	f003 0304 	and.w	r3, r3, #4
 8003c06:	2b00      	cmp	r3, #0
 8003c08:	d00a      	beq.n	8003c20 <HAL_RCCEx_PeriphCLKConfig+0x2e4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART3CLKSOURCE(PeriphClkInit->Usart3ClockSelection));

    /* Configure the USART3 clock source */
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
 8003c0a:	4b87      	ldr	r3, [pc, #540]	; (8003e28 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003c0c:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8003c10:	f023 0230 	bic.w	r2, r3, #48	; 0x30
 8003c14:	687b      	ldr	r3, [r7, #4]
 8003c16:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003c18:	4983      	ldr	r1, [pc, #524]	; (8003e28 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003c1a:	4313      	orrs	r3, r2
 8003c1c:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
#endif /* USART3 */

#if defined(UART4)

  /*-------------------------- UART4 clock source configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART4) == RCC_PERIPHCLK_UART4)
 8003c20:	687b      	ldr	r3, [r7, #4]
 8003c22:	681b      	ldr	r3, [r3, #0]
 8003c24:	f003 0308 	and.w	r3, r3, #8
 8003c28:	2b00      	cmp	r3, #0
 8003c2a:	d00a      	beq.n	8003c42 <HAL_RCCEx_PeriphCLKConfig+0x306>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART4CLKSOURCE(PeriphClkInit->Uart4ClockSelection));

    /* Configure the UART4 clock source */
    __HAL_RCC_UART4_CONFIG(PeriphClkInit->Uart4ClockSelection);
 8003c2c:	4b7e      	ldr	r3, [pc, #504]	; (8003e28 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003c2e:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8003c32:	f023 02c0 	bic.w	r2, r3, #192	; 0xc0
 8003c36:	687b      	ldr	r3, [r7, #4]
 8003c38:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003c3a:	497b      	ldr	r1, [pc, #492]	; (8003e28 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003c3c:	4313      	orrs	r3, r2
 8003c3e:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
#endif /* UART4 */

#if defined(UART5)

  /*-------------------------- UART5 clock source configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART5) == RCC_PERIPHCLK_UART5)
 8003c42:	687b      	ldr	r3, [r7, #4]
 8003c44:	681b      	ldr	r3, [r3, #0]
 8003c46:	f003 0310 	and.w	r3, r3, #16
 8003c4a:	2b00      	cmp	r3, #0
 8003c4c:	d00a      	beq.n	8003c64 <HAL_RCCEx_PeriphCLKConfig+0x328>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART5CLKSOURCE(PeriphClkInit->Uart5ClockSelection));

    /* Configure the UART5 clock source */
    __HAL_RCC_UART5_CONFIG(PeriphClkInit->Uart5ClockSelection);
 8003c4e:	4b76      	ldr	r3, [pc, #472]	; (8003e28 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003c50:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8003c54:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 8003c58:	687b      	ldr	r3, [r7, #4]
 8003c5a:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8003c5c:	4972      	ldr	r1, [pc, #456]	; (8003e28 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003c5e:	4313      	orrs	r3, r2
 8003c60:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#endif /* UART5 */

  /*-------------------------- LPUART1 clock source configuration ------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 8003c64:	687b      	ldr	r3, [r7, #4]
 8003c66:	681b      	ldr	r3, [r3, #0]
 8003c68:	f003 0320 	and.w	r3, r3, #32
 8003c6c:	2b00      	cmp	r3, #0
 8003c6e:	d00a      	beq.n	8003c86 <HAL_RCCEx_PeriphCLKConfig+0x34a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPUART1CLKSOURCE(PeriphClkInit->Lpuart1ClockSelection));

    /* Configure the LPUART1 clock source */
    __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 8003c70:	4b6d      	ldr	r3, [pc, #436]	; (8003e28 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003c72:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8003c76:	f423 6240 	bic.w	r2, r3, #3072	; 0xc00
 8003c7a:	687b      	ldr	r3, [r7, #4]
 8003c7c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8003c7e:	496a      	ldr	r1, [pc, #424]	; (8003e28 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003c80:	4313      	orrs	r3, r2
 8003c82:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- LPTIM1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == (RCC_PERIPHCLK_LPTIM1))
 8003c86:	687b      	ldr	r3, [r7, #4]
 8003c88:	681b      	ldr	r3, [r3, #0]
 8003c8a:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8003c8e:	2b00      	cmp	r3, #0
 8003c90:	d00a      	beq.n	8003ca8 <HAL_RCCEx_PeriphCLKConfig+0x36c>
  {
    assert_param(IS_RCC_LPTIM1CLK(PeriphClkInit->Lptim1ClockSelection));
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 8003c92:	4b65      	ldr	r3, [pc, #404]	; (8003e28 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003c94:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8003c98:	f423 2240 	bic.w	r2, r3, #786432	; 0xc0000
 8003c9c:	687b      	ldr	r3, [r7, #4]
 8003c9e:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003ca0:	4961      	ldr	r1, [pc, #388]	; (8003e28 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003ca2:	4313      	orrs	r3, r2
 8003ca4:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- LPTIM2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM2) == (RCC_PERIPHCLK_LPTIM2))
 8003ca8:	687b      	ldr	r3, [r7, #4]
 8003caa:	681b      	ldr	r3, [r3, #0]
 8003cac:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8003cb0:	2b00      	cmp	r3, #0
 8003cb2:	d00a      	beq.n	8003cca <HAL_RCCEx_PeriphCLKConfig+0x38e>
  {
    assert_param(IS_RCC_LPTIM2CLK(PeriphClkInit->Lptim2ClockSelection));
    __HAL_RCC_LPTIM2_CONFIG(PeriphClkInit->Lptim2ClockSelection);
 8003cb4:	4b5c      	ldr	r3, [pc, #368]	; (8003e28 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003cb6:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8003cba:	f423 1240 	bic.w	r2, r3, #3145728	; 0x300000
 8003cbe:	687b      	ldr	r3, [r7, #4]
 8003cc0:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8003cc2:	4959      	ldr	r1, [pc, #356]	; (8003e28 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003cc4:	4313      	orrs	r3, r2
 8003cc6:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- I2C1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 8003cca:	687b      	ldr	r3, [r7, #4]
 8003ccc:	681b      	ldr	r3, [r3, #0]
 8003cce:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8003cd2:	2b00      	cmp	r3, #0
 8003cd4:	d00a      	beq.n	8003cec <HAL_RCCEx_PeriphCLKConfig+0x3b0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 8003cd6:	4b54      	ldr	r3, [pc, #336]	; (8003e28 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003cd8:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8003cdc:	f423 5240 	bic.w	r2, r3, #12288	; 0x3000
 8003ce0:	687b      	ldr	r3, [r7, #4]
 8003ce2:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8003ce4:	4950      	ldr	r1, [pc, #320]	; (8003e28 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003ce6:	4313      	orrs	r3, r2
 8003ce8:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#if defined(I2C2)

  /*-------------------------- I2C2 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 8003cec:	687b      	ldr	r3, [r7, #4]
 8003cee:	681b      	ldr	r3, [r3, #0]
 8003cf0:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8003cf4:	2b00      	cmp	r3, #0
 8003cf6:	d00a      	beq.n	8003d0e <HAL_RCCEx_PeriphCLKConfig+0x3d2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C2CLKSOURCE(PeriphClkInit->I2c2ClockSelection));

    /* Configure the I2C2 clock source */
    __HAL_RCC_I2C2_CONFIG(PeriphClkInit->I2c2ClockSelection);
 8003cf8:	4b4b      	ldr	r3, [pc, #300]	; (8003e28 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003cfa:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8003cfe:	f423 4240 	bic.w	r2, r3, #49152	; 0xc000
 8003d02:	687b      	ldr	r3, [r7, #4]
 8003d04:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8003d06:	4948      	ldr	r1, [pc, #288]	; (8003e28 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003d08:	4313      	orrs	r3, r2
 8003d0a:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#endif /* I2C2 */

  /*-------------------------- I2C3 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 8003d0e:	687b      	ldr	r3, [r7, #4]
 8003d10:	681b      	ldr	r3, [r3, #0]
 8003d12:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003d16:	2b00      	cmp	r3, #0
 8003d18:	d00a      	beq.n	8003d30 <HAL_RCCEx_PeriphCLKConfig+0x3f4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));

    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 8003d1a:	4b43      	ldr	r3, [pc, #268]	; (8003e28 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003d1c:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8003d20:	f423 3240 	bic.w	r2, r3, #196608	; 0x30000
 8003d24:	687b      	ldr	r3, [r7, #4]
 8003d26:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8003d28:	493f      	ldr	r1, [pc, #252]	; (8003e28 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003d2a:	4313      	orrs	r3, r2
 8003d2c:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
#endif /* I2C4 */

#if defined(USB_OTG_FS) || defined(USB)

  /*-------------------------- USB clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == (RCC_PERIPHCLK_USB))
 8003d30:	687b      	ldr	r3, [r7, #4]
 8003d32:	681b      	ldr	r3, [r3, #0]
 8003d34:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 8003d38:	2b00      	cmp	r3, #0
 8003d3a:	d028      	beq.n	8003d8e <HAL_RCCEx_PeriphCLKConfig+0x452>
  {
    assert_param(IS_RCC_USBCLKSOURCE(PeriphClkInit->UsbClockSelection));
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 8003d3c:	4b3a      	ldr	r3, [pc, #232]	; (8003e28 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003d3e:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8003d42:	f023 6240 	bic.w	r2, r3, #201326592	; 0xc000000
 8003d46:	687b      	ldr	r3, [r7, #4]
 8003d48:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8003d4a:	4937      	ldr	r1, [pc, #220]	; (8003e28 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003d4c:	4313      	orrs	r3, r2
 8003d4e:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

    if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLL)
 8003d52:	687b      	ldr	r3, [r7, #4]
 8003d54:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8003d56:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 8003d5a:	d106      	bne.n	8003d6a <HAL_RCCEx_PeriphCLKConfig+0x42e>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8003d5c:	4b32      	ldr	r3, [pc, #200]	; (8003e28 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003d5e:	68db      	ldr	r3, [r3, #12]
 8003d60:	4a31      	ldr	r2, [pc, #196]	; (8003e28 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003d62:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8003d66:	60d3      	str	r3, [r2, #12]
 8003d68:	e011      	b.n	8003d8e <HAL_RCCEx_PeriphCLKConfig+0x452>
    }
    else
    {
#if defined(RCC_PLLSAI1_SUPPORT)
      if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLLSAI1)
 8003d6a:	687b      	ldr	r3, [r7, #4]
 8003d6c:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8003d6e:	f1b3 6f80 	cmp.w	r3, #67108864	; 0x4000000
 8003d72:	d10c      	bne.n	8003d8e <HAL_RCCEx_PeriphCLKConfig+0x452>
      {
        /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
        ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 8003d74:	687b      	ldr	r3, [r7, #4]
 8003d76:	3304      	adds	r3, #4
 8003d78:	2101      	movs	r1, #1
 8003d7a:	4618      	mov	r0, r3
 8003d7c:	f000 f8c8 	bl	8003f10 <RCCEx_PLLSAI1_Config>
 8003d80:	4603      	mov	r3, r0
 8003d82:	74fb      	strb	r3, [r7, #19]

        if(ret != HAL_OK)
 8003d84:	7cfb      	ldrb	r3, [r7, #19]
 8003d86:	2b00      	cmp	r3, #0
 8003d88:	d001      	beq.n	8003d8e <HAL_RCCEx_PeriphCLKConfig+0x452>
        {
          /* set overall return value */
          status = ret;
 8003d8a:	7cfb      	ldrb	r3, [r7, #19]
 8003d8c:	74bb      	strb	r3, [r7, #18]
#endif /* USB_OTG_FS || USB */

#if defined(SDMMC1)

  /*-------------------------- SDMMC1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDMMC1) == (RCC_PERIPHCLK_SDMMC1))
 8003d8e:	687b      	ldr	r3, [r7, #4]
 8003d90:	681b      	ldr	r3, [r3, #0]
 8003d92:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8003d96:	2b00      	cmp	r3, #0
 8003d98:	d028      	beq.n	8003dec <HAL_RCCEx_PeriphCLKConfig+0x4b0>
  {
    assert_param(IS_RCC_SDMMC1CLKSOURCE(PeriphClkInit->Sdmmc1ClockSelection));
    __HAL_RCC_SDMMC1_CONFIG(PeriphClkInit->Sdmmc1ClockSelection);
 8003d9a:	4b23      	ldr	r3, [pc, #140]	; (8003e28 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003d9c:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8003da0:	f023 6240 	bic.w	r2, r3, #201326592	; 0xc000000
 8003da4:	687b      	ldr	r3, [r7, #4]
 8003da6:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8003da8:	491f      	ldr	r1, [pc, #124]	; (8003e28 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003daa:	4313      	orrs	r3, r2
 8003dac:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

    if(PeriphClkInit->Sdmmc1ClockSelection == RCC_SDMMC1CLKSOURCE_PLL)   /* PLL "Q" ? */
 8003db0:	687b      	ldr	r3, [r7, #4]
 8003db2:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8003db4:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 8003db8:	d106      	bne.n	8003dc8 <HAL_RCCEx_PeriphCLKConfig+0x48c>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8003dba:	4b1b      	ldr	r3, [pc, #108]	; (8003e28 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003dbc:	68db      	ldr	r3, [r3, #12]
 8003dbe:	4a1a      	ldr	r2, [pc, #104]	; (8003e28 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003dc0:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8003dc4:	60d3      	str	r3, [r2, #12]
 8003dc6:	e011      	b.n	8003dec <HAL_RCCEx_PeriphCLKConfig+0x4b0>
    {
      /* Enable PLLSAI3CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
    }
#endif
    else if(PeriphClkInit->Sdmmc1ClockSelection == RCC_SDMMC1CLKSOURCE_PLLSAI1)
 8003dc8:	687b      	ldr	r3, [r7, #4]
 8003dca:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8003dcc:	f1b3 6f80 	cmp.w	r3, #67108864	; 0x4000000
 8003dd0:	d10c      	bne.n	8003dec <HAL_RCCEx_PeriphCLKConfig+0x4b0>
    {
      /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 8003dd2:	687b      	ldr	r3, [r7, #4]
 8003dd4:	3304      	adds	r3, #4
 8003dd6:	2101      	movs	r1, #1
 8003dd8:	4618      	mov	r0, r3
 8003dda:	f000 f899 	bl	8003f10 <RCCEx_PLLSAI1_Config>
 8003dde:	4603      	mov	r3, r0
 8003de0:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 8003de2:	7cfb      	ldrb	r3, [r7, #19]
 8003de4:	2b00      	cmp	r3, #0
 8003de6:	d001      	beq.n	8003dec <HAL_RCCEx_PeriphCLKConfig+0x4b0>
      {
        /* set overall return value */
        status = ret;
 8003de8:	7cfb      	ldrb	r3, [r7, #19]
 8003dea:	74bb      	strb	r3, [r7, #18]
  }

#endif /* SDMMC1 */

  /*-------------------------- RNG clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == (RCC_PERIPHCLK_RNG))
 8003dec:	687b      	ldr	r3, [r7, #4]
 8003dee:	681b      	ldr	r3, [r3, #0]
 8003df0:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8003df4:	2b00      	cmp	r3, #0
 8003df6:	d02b      	beq.n	8003e50 <HAL_RCCEx_PeriphCLKConfig+0x514>
  {
    assert_param(IS_RCC_RNGCLKSOURCE(PeriphClkInit->RngClockSelection));
    __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 8003df8:	4b0b      	ldr	r3, [pc, #44]	; (8003e28 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003dfa:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8003dfe:	f023 6240 	bic.w	r2, r3, #201326592	; 0xc000000
 8003e02:	687b      	ldr	r3, [r7, #4]
 8003e04:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8003e06:	4908      	ldr	r1, [pc, #32]	; (8003e28 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003e08:	4313      	orrs	r3, r2
 8003e0a:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

    if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLL)
 8003e0e:	687b      	ldr	r3, [r7, #4]
 8003e10:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8003e12:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 8003e16:	d109      	bne.n	8003e2c <HAL_RCCEx_PeriphCLKConfig+0x4f0>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8003e18:	4b03      	ldr	r3, [pc, #12]	; (8003e28 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003e1a:	68db      	ldr	r3, [r3, #12]
 8003e1c:	4a02      	ldr	r2, [pc, #8]	; (8003e28 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003e1e:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8003e22:	60d3      	str	r3, [r2, #12]
 8003e24:	e014      	b.n	8003e50 <HAL_RCCEx_PeriphCLKConfig+0x514>
 8003e26:	bf00      	nop
 8003e28:	40021000 	.word	0x40021000
    }
#if defined(RCC_PLLSAI1_SUPPORT)
    else if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLLSAI1)
 8003e2c:	687b      	ldr	r3, [r7, #4]
 8003e2e:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8003e30:	f1b3 6f80 	cmp.w	r3, #67108864	; 0x4000000
 8003e34:	d10c      	bne.n	8003e50 <HAL_RCCEx_PeriphCLKConfig+0x514>
    {
      /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 8003e36:	687b      	ldr	r3, [r7, #4]
 8003e38:	3304      	adds	r3, #4
 8003e3a:	2101      	movs	r1, #1
 8003e3c:	4618      	mov	r0, r3
 8003e3e:	f000 f867 	bl	8003f10 <RCCEx_PLLSAI1_Config>
 8003e42:	4603      	mov	r3, r0
 8003e44:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 8003e46:	7cfb      	ldrb	r3, [r7, #19]
 8003e48:	2b00      	cmp	r3, #0
 8003e4a:	d001      	beq.n	8003e50 <HAL_RCCEx_PeriphCLKConfig+0x514>
      {
        /* set overall return value */
        status = ret;
 8003e4c:	7cfb      	ldrb	r3, [r7, #19]
 8003e4e:	74bb      	strb	r3, [r7, #18]
    }
  }

  /*-------------------------- ADC clock source configuration ----------------------*/
#if !defined(STM32L412xx) && !defined(STM32L422xx)
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 8003e50:	687b      	ldr	r3, [r7, #4]
 8003e52:	681b      	ldr	r3, [r3, #0]
 8003e54:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8003e58:	2b00      	cmp	r3, #0
 8003e5a:	d02f      	beq.n	8003ebc <HAL_RCCEx_PeriphCLKConfig+0x580>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADCCLKSOURCE(PeriphClkInit->AdcClockSelection));

    /* Configure the ADC interface clock source */
    __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 8003e5c:	4b2b      	ldr	r3, [pc, #172]	; (8003f0c <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 8003e5e:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8003e62:	f023 5240 	bic.w	r2, r3, #805306368	; 0x30000000
 8003e66:	687b      	ldr	r3, [r7, #4]
 8003e68:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 8003e6a:	4928      	ldr	r1, [pc, #160]	; (8003f0c <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 8003e6c:	4313      	orrs	r3, r2
 8003e6e:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

#if defined(RCC_PLLSAI1_SUPPORT)
    if(PeriphClkInit->AdcClockSelection == RCC_ADCCLKSOURCE_PLLSAI1)
 8003e72:	687b      	ldr	r3, [r7, #4]
 8003e74:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 8003e76:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 8003e7a:	d10d      	bne.n	8003e98 <HAL_RCCEx_PeriphCLKConfig+0x55c>
    {
      /* PLLSAI1 input clock, parameters M, N & R configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_R_UPDATE);
 8003e7c:	687b      	ldr	r3, [r7, #4]
 8003e7e:	3304      	adds	r3, #4
 8003e80:	2102      	movs	r1, #2
 8003e82:	4618      	mov	r0, r3
 8003e84:	f000 f844 	bl	8003f10 <RCCEx_PLLSAI1_Config>
 8003e88:	4603      	mov	r3, r0
 8003e8a:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 8003e8c:	7cfb      	ldrb	r3, [r7, #19]
 8003e8e:	2b00      	cmp	r3, #0
 8003e90:	d014      	beq.n	8003ebc <HAL_RCCEx_PeriphCLKConfig+0x580>
      {
        /* set overall return value */
        status = ret;
 8003e92:	7cfb      	ldrb	r3, [r7, #19]
 8003e94:	74bb      	strb	r3, [r7, #18]
 8003e96:	e011      	b.n	8003ebc <HAL_RCCEx_PeriphCLKConfig+0x580>
    }
#endif /* RCC_PLLSAI1_SUPPORT */

#if defined(STM32L471xx) || defined(STM32L475xx) || defined(STM32L476xx) || defined(STM32L485xx) || defined(STM32L486xx) || defined(STM32L496xx) || defined(STM32L4A6xx)

    else if(PeriphClkInit->AdcClockSelection == RCC_ADCCLKSOURCE_PLLSAI2)
 8003e98:	687b      	ldr	r3, [r7, #4]
 8003e9a:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 8003e9c:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 8003ea0:	d10c      	bne.n	8003ebc <HAL_RCCEx_PeriphCLKConfig+0x580>
    {
      /* PLLSAI2 input clock, parameters M, N & R configuration and clock output (PLLSAI2ClockOut) */
      ret = RCCEx_PLLSAI2_Config(&(PeriphClkInit->PLLSAI2), DIVIDER_R_UPDATE);
 8003ea2:	687b      	ldr	r3, [r7, #4]
 8003ea4:	3320      	adds	r3, #32
 8003ea6:	2102      	movs	r1, #2
 8003ea8:	4618      	mov	r0, r3
 8003eaa:	f000 f925 	bl	80040f8 <RCCEx_PLLSAI2_Config>
 8003eae:	4603      	mov	r3, r0
 8003eb0:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 8003eb2:	7cfb      	ldrb	r3, [r7, #19]
 8003eb4:	2b00      	cmp	r3, #0
 8003eb6:	d001      	beq.n	8003ebc <HAL_RCCEx_PeriphCLKConfig+0x580>
      {
        /* set overall return value */
        status = ret;
 8003eb8:	7cfb      	ldrb	r3, [r7, #19]
 8003eba:	74bb      	strb	r3, [r7, #18]
#endif /* !STM32L412xx && !STM32L422xx */

#if defined(SWPMI1)

  /*-------------------------- SWPMI1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SWPMI1) == RCC_PERIPHCLK_SWPMI1)
 8003ebc:	687b      	ldr	r3, [r7, #4]
 8003ebe:	681b      	ldr	r3, [r3, #0]
 8003ec0:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8003ec4:	2b00      	cmp	r3, #0
 8003ec6:	d00a      	beq.n	8003ede <HAL_RCCEx_PeriphCLKConfig+0x5a2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SWPMI1CLKSOURCE(PeriphClkInit->Swpmi1ClockSelection));

    /* Configure the SWPMI1 clock source */
    __HAL_RCC_SWPMI1_CONFIG(PeriphClkInit->Swpmi1ClockSelection);
 8003ec8:	4b10      	ldr	r3, [pc, #64]	; (8003f0c <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 8003eca:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8003ece:	f023 4280 	bic.w	r2, r3, #1073741824	; 0x40000000
 8003ed2:	687b      	ldr	r3, [r7, #4]
 8003ed4:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8003ed6:	490d      	ldr	r1, [pc, #52]	; (8003f0c <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 8003ed8:	4313      	orrs	r3, r2
 8003eda:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
#endif /* SWPMI1 */

#if defined(DFSDM1_Filter0)

  /*-------------------------- DFSDM1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_DFSDM1) == RCC_PERIPHCLK_DFSDM1)
 8003ede:	687b      	ldr	r3, [r7, #4]
 8003ee0:	681b      	ldr	r3, [r3, #0]
 8003ee2:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8003ee6:	2b00      	cmp	r3, #0
 8003ee8:	d00b      	beq.n	8003f02 <HAL_RCCEx_PeriphCLKConfig+0x5c6>
  {
    /* Check the parameters */
    assert_param(IS_RCC_DFSDM1CLKSOURCE(PeriphClkInit->Dfsdm1ClockSelection));

    /* Configure the DFSDM1 interface clock source */
    __HAL_RCC_DFSDM1_CONFIG(PeriphClkInit->Dfsdm1ClockSelection);
 8003eea:	4b08      	ldr	r3, [pc, #32]	; (8003f0c <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 8003eec:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8003ef0:	f023 4200 	bic.w	r2, r3, #2147483648	; 0x80000000
 8003ef4:	687b      	ldr	r3, [r7, #4]
 8003ef6:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8003efa:	4904      	ldr	r1, [pc, #16]	; (8003f0c <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 8003efc:	4313      	orrs	r3, r2
 8003efe:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
    }
  }

#endif /* OCTOSPI1 || OCTOSPI2 */

  return status;
 8003f02:	7cbb      	ldrb	r3, [r7, #18]
}
 8003f04:	4618      	mov	r0, r3
 8003f06:	3718      	adds	r7, #24
 8003f08:	46bd      	mov	sp, r7
 8003f0a:	bd80      	pop	{r7, pc}
 8003f0c:	40021000 	.word	0x40021000

08003f10 <RCCEx_PLLSAI1_Config>:
  * @note   PLLSAI1 is temporary disable to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLLSAI1_Config(RCC_PLLSAI1InitTypeDef *PllSai1, uint32_t Divider)
{
 8003f10:	b580      	push	{r7, lr}
 8003f12:	b084      	sub	sp, #16
 8003f14:	af00      	add	r7, sp, #0
 8003f16:	6078      	str	r0, [r7, #4]
 8003f18:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 8003f1a:	2300      	movs	r3, #0
 8003f1c:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLLSAI1M_VALUE(PllSai1->PLLSAI1M));
  assert_param(IS_RCC_PLLSAI1N_VALUE(PllSai1->PLLSAI1N));
  assert_param(IS_RCC_PLLSAI1CLOCKOUT_VALUE(PllSai1->PLLSAI1ClockOut));

  /* Check that PLLSAI1 clock source and divider M can be applied */
  if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_NONE)
 8003f1e:	4b75      	ldr	r3, [pc, #468]	; (80040f4 <RCCEx_PLLSAI1_Config+0x1e4>)
 8003f20:	68db      	ldr	r3, [r3, #12]
 8003f22:	f003 0303 	and.w	r3, r3, #3
 8003f26:	2b00      	cmp	r3, #0
 8003f28:	d018      	beq.n	8003f5c <RCCEx_PLLSAI1_Config+0x4c>
  {
    /* PLL clock source and divider M already set, check that no request for change  */
    if((__HAL_RCC_GET_PLL_OSCSOURCE() != PllSai1->PLLSAI1Source)
 8003f2a:	4b72      	ldr	r3, [pc, #456]	; (80040f4 <RCCEx_PLLSAI1_Config+0x1e4>)
 8003f2c:	68db      	ldr	r3, [r3, #12]
 8003f2e:	f003 0203 	and.w	r2, r3, #3
 8003f32:	687b      	ldr	r3, [r7, #4]
 8003f34:	681b      	ldr	r3, [r3, #0]
 8003f36:	429a      	cmp	r2, r3
 8003f38:	d10d      	bne.n	8003f56 <RCCEx_PLLSAI1_Config+0x46>
       ||
       (PllSai1->PLLSAI1Source == RCC_PLLSOURCE_NONE)
 8003f3a:	687b      	ldr	r3, [r7, #4]
 8003f3c:	681b      	ldr	r3, [r3, #0]
       ||
 8003f3e:	2b00      	cmp	r3, #0
 8003f40:	d009      	beq.n	8003f56 <RCCEx_PLLSAI1_Config+0x46>
#if !defined(RCC_PLLSAI1M_DIV_1_16_SUPPORT)
       ||
       (((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U) != PllSai1->PLLSAI1M)
 8003f42:	4b6c      	ldr	r3, [pc, #432]	; (80040f4 <RCCEx_PLLSAI1_Config+0x1e4>)
 8003f44:	68db      	ldr	r3, [r3, #12]
 8003f46:	091b      	lsrs	r3, r3, #4
 8003f48:	f003 0307 	and.w	r3, r3, #7
 8003f4c:	1c5a      	adds	r2, r3, #1
 8003f4e:	687b      	ldr	r3, [r7, #4]
 8003f50:	685b      	ldr	r3, [r3, #4]
       ||
 8003f52:	429a      	cmp	r2, r3
 8003f54:	d047      	beq.n	8003fe6 <RCCEx_PLLSAI1_Config+0xd6>
#endif
      )
    {
      status = HAL_ERROR;
 8003f56:	2301      	movs	r3, #1
 8003f58:	73fb      	strb	r3, [r7, #15]
 8003f5a:	e044      	b.n	8003fe6 <RCCEx_PLLSAI1_Config+0xd6>
    }
  }
  else
  {
    /* Check PLLSAI1 clock source availability */
    switch(PllSai1->PLLSAI1Source)
 8003f5c:	687b      	ldr	r3, [r7, #4]
 8003f5e:	681b      	ldr	r3, [r3, #0]
 8003f60:	2b03      	cmp	r3, #3
 8003f62:	d018      	beq.n	8003f96 <RCCEx_PLLSAI1_Config+0x86>
 8003f64:	2b03      	cmp	r3, #3
 8003f66:	d825      	bhi.n	8003fb4 <RCCEx_PLLSAI1_Config+0xa4>
 8003f68:	2b01      	cmp	r3, #1
 8003f6a:	d002      	beq.n	8003f72 <RCCEx_PLLSAI1_Config+0x62>
 8003f6c:	2b02      	cmp	r3, #2
 8003f6e:	d009      	beq.n	8003f84 <RCCEx_PLLSAI1_Config+0x74>
 8003f70:	e020      	b.n	8003fb4 <RCCEx_PLLSAI1_Config+0xa4>
    {
    case RCC_PLLSOURCE_MSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_MSIRDY))
 8003f72:	4b60      	ldr	r3, [pc, #384]	; (80040f4 <RCCEx_PLLSAI1_Config+0x1e4>)
 8003f74:	681b      	ldr	r3, [r3, #0]
 8003f76:	f003 0302 	and.w	r3, r3, #2
 8003f7a:	2b00      	cmp	r3, #0
 8003f7c:	d11d      	bne.n	8003fba <RCCEx_PLLSAI1_Config+0xaa>
      {
        status = HAL_ERROR;
 8003f7e:	2301      	movs	r3, #1
 8003f80:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8003f82:	e01a      	b.n	8003fba <RCCEx_PLLSAI1_Config+0xaa>
    case RCC_PLLSOURCE_HSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSIRDY))
 8003f84:	4b5b      	ldr	r3, [pc, #364]	; (80040f4 <RCCEx_PLLSAI1_Config+0x1e4>)
 8003f86:	681b      	ldr	r3, [r3, #0]
 8003f88:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8003f8c:	2b00      	cmp	r3, #0
 8003f8e:	d116      	bne.n	8003fbe <RCCEx_PLLSAI1_Config+0xae>
      {
        status = HAL_ERROR;
 8003f90:	2301      	movs	r3, #1
 8003f92:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8003f94:	e013      	b.n	8003fbe <RCCEx_PLLSAI1_Config+0xae>
    case RCC_PLLSOURCE_HSE:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSERDY))
 8003f96:	4b57      	ldr	r3, [pc, #348]	; (80040f4 <RCCEx_PLLSAI1_Config+0x1e4>)
 8003f98:	681b      	ldr	r3, [r3, #0]
 8003f9a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003f9e:	2b00      	cmp	r3, #0
 8003fa0:	d10f      	bne.n	8003fc2 <RCCEx_PLLSAI1_Config+0xb2>
      {
        if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSEBYP))
 8003fa2:	4b54      	ldr	r3, [pc, #336]	; (80040f4 <RCCEx_PLLSAI1_Config+0x1e4>)
 8003fa4:	681b      	ldr	r3, [r3, #0]
 8003fa6:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8003faa:	2b00      	cmp	r3, #0
 8003fac:	d109      	bne.n	8003fc2 <RCCEx_PLLSAI1_Config+0xb2>
        {
          status = HAL_ERROR;
 8003fae:	2301      	movs	r3, #1
 8003fb0:	73fb      	strb	r3, [r7, #15]
        }
      }
      break;
 8003fb2:	e006      	b.n	8003fc2 <RCCEx_PLLSAI1_Config+0xb2>
    default:
      status = HAL_ERROR;
 8003fb4:	2301      	movs	r3, #1
 8003fb6:	73fb      	strb	r3, [r7, #15]
      break;
 8003fb8:	e004      	b.n	8003fc4 <RCCEx_PLLSAI1_Config+0xb4>
      break;
 8003fba:	bf00      	nop
 8003fbc:	e002      	b.n	8003fc4 <RCCEx_PLLSAI1_Config+0xb4>
      break;
 8003fbe:	bf00      	nop
 8003fc0:	e000      	b.n	8003fc4 <RCCEx_PLLSAI1_Config+0xb4>
      break;
 8003fc2:	bf00      	nop
    }

    if(status == HAL_OK)
 8003fc4:	7bfb      	ldrb	r3, [r7, #15]
 8003fc6:	2b00      	cmp	r3, #0
 8003fc8:	d10d      	bne.n	8003fe6 <RCCEx_PLLSAI1_Config+0xd6>
#if defined(RCC_PLLSAI1M_DIV_1_16_SUPPORT)
      /* Set PLLSAI1 clock source */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, PllSai1->PLLSAI1Source);
#else
      /* Set PLLSAI1 clock source and divider M */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC | RCC_PLLCFGR_PLLM, PllSai1->PLLSAI1Source | (PllSai1->PLLSAI1M - 1U) << RCC_PLLCFGR_PLLM_Pos);
 8003fca:	4b4a      	ldr	r3, [pc, #296]	; (80040f4 <RCCEx_PLLSAI1_Config+0x1e4>)
 8003fcc:	68db      	ldr	r3, [r3, #12]
 8003fce:	f023 0273 	bic.w	r2, r3, #115	; 0x73
 8003fd2:	687b      	ldr	r3, [r7, #4]
 8003fd4:	6819      	ldr	r1, [r3, #0]
 8003fd6:	687b      	ldr	r3, [r7, #4]
 8003fd8:	685b      	ldr	r3, [r3, #4]
 8003fda:	3b01      	subs	r3, #1
 8003fdc:	011b      	lsls	r3, r3, #4
 8003fde:	430b      	orrs	r3, r1
 8003fe0:	4944      	ldr	r1, [pc, #272]	; (80040f4 <RCCEx_PLLSAI1_Config+0x1e4>)
 8003fe2:	4313      	orrs	r3, r2
 8003fe4:	60cb      	str	r3, [r1, #12]
#endif
    }
  }

  if(status == HAL_OK)
 8003fe6:	7bfb      	ldrb	r3, [r7, #15]
 8003fe8:	2b00      	cmp	r3, #0
 8003fea:	d17d      	bne.n	80040e8 <RCCEx_PLLSAI1_Config+0x1d8>
  {
    /* Disable the PLLSAI1 */
    __HAL_RCC_PLLSAI1_DISABLE();
 8003fec:	4b41      	ldr	r3, [pc, #260]	; (80040f4 <RCCEx_PLLSAI1_Config+0x1e4>)
 8003fee:	681b      	ldr	r3, [r3, #0]
 8003ff0:	4a40      	ldr	r2, [pc, #256]	; (80040f4 <RCCEx_PLLSAI1_Config+0x1e4>)
 8003ff2:	f023 6380 	bic.w	r3, r3, #67108864	; 0x4000000
 8003ff6:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8003ff8:	f7fc ff28 	bl	8000e4c <HAL_GetTick>
 8003ffc:	60b8      	str	r0, [r7, #8]

    /* Wait till PLLSAI1 is ready to be updated */
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) != 0U)
 8003ffe:	e009      	b.n	8004014 <RCCEx_PLLSAI1_Config+0x104>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 8004000:	f7fc ff24 	bl	8000e4c <HAL_GetTick>
 8004004:	4602      	mov	r2, r0
 8004006:	68bb      	ldr	r3, [r7, #8]
 8004008:	1ad3      	subs	r3, r2, r3
 800400a:	2b02      	cmp	r3, #2
 800400c:	d902      	bls.n	8004014 <RCCEx_PLLSAI1_Config+0x104>
      {
        status = HAL_TIMEOUT;
 800400e:	2303      	movs	r3, #3
 8004010:	73fb      	strb	r3, [r7, #15]
        break;
 8004012:	e005      	b.n	8004020 <RCCEx_PLLSAI1_Config+0x110>
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) != 0U)
 8004014:	4b37      	ldr	r3, [pc, #220]	; (80040f4 <RCCEx_PLLSAI1_Config+0x1e4>)
 8004016:	681b      	ldr	r3, [r3, #0]
 8004018:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 800401c:	2b00      	cmp	r3, #0
 800401e:	d1ef      	bne.n	8004000 <RCCEx_PLLSAI1_Config+0xf0>
      }
    }

    if(status == HAL_OK)
 8004020:	7bfb      	ldrb	r3, [r7, #15]
 8004022:	2b00      	cmp	r3, #0
 8004024:	d160      	bne.n	80040e8 <RCCEx_PLLSAI1_Config+0x1d8>
    {
      if(Divider == DIVIDER_P_UPDATE)
 8004026:	683b      	ldr	r3, [r7, #0]
 8004028:	2b00      	cmp	r3, #0
 800402a:	d111      	bne.n	8004050 <RCCEx_PLLSAI1_Config+0x140>
        MODIFY_REG(RCC->PLLSAI1CFGR,
                   RCC_PLLSAI1CFGR_PLLSAI1N | RCC_PLLSAI1CFGR_PLLSAI1PDIV,
                   (PllSai1->PLLSAI1N << RCC_PLLSAI1CFGR_PLLSAI1N_Pos) |
                   (PllSai1->PLLSAI1P << RCC_PLLSAI1CFGR_PLLSAI1PDIV_Pos));
#else
        MODIFY_REG(RCC->PLLSAI1CFGR,
 800402c:	4b31      	ldr	r3, [pc, #196]	; (80040f4 <RCCEx_PLLSAI1_Config+0x1e4>)
 800402e:	691b      	ldr	r3, [r3, #16]
 8004030:	f423 331f 	bic.w	r3, r3, #162816	; 0x27c00
 8004034:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8004038:	687a      	ldr	r2, [r7, #4]
 800403a:	6892      	ldr	r2, [r2, #8]
 800403c:	0211      	lsls	r1, r2, #8
 800403e:	687a      	ldr	r2, [r7, #4]
 8004040:	68d2      	ldr	r2, [r2, #12]
 8004042:	0912      	lsrs	r2, r2, #4
 8004044:	0452      	lsls	r2, r2, #17
 8004046:	430a      	orrs	r2, r1
 8004048:	492a      	ldr	r1, [pc, #168]	; (80040f4 <RCCEx_PLLSAI1_Config+0x1e4>)
 800404a:	4313      	orrs	r3, r2
 800404c:	610b      	str	r3, [r1, #16]
 800404e:	e027      	b.n	80040a0 <RCCEx_PLLSAI1_Config+0x190>
                   ((PllSai1->PLLSAI1P >> 4U) << RCC_PLLSAI1CFGR_PLLSAI1P_Pos));
#endif /* RCC_PLLSAI1P_DIV_2_31_SUPPORT */

#endif /* RCC_PLLSAI1M_DIV_1_16_SUPPORT */
      }
      else if(Divider == DIVIDER_Q_UPDATE)
 8004050:	683b      	ldr	r3, [r7, #0]
 8004052:	2b01      	cmp	r3, #1
 8004054:	d112      	bne.n	800407c <RCCEx_PLLSAI1_Config+0x16c>
                   (PllSai1->PLLSAI1N << RCC_PLLSAI1CFGR_PLLSAI1N_Pos) |
                   (((PllSai1->PLLSAI1Q >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1Q_Pos) |
                   ((PllSai1->PLLSAI1M - 1U) << RCC_PLLSAI1CFGR_PLLSAI1M_Pos));
#else
        /* Configure the PLLSAI1 Division factor Q and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI1CFGR,
 8004056:	4b27      	ldr	r3, [pc, #156]	; (80040f4 <RCCEx_PLLSAI1_Config+0x1e4>)
 8004058:	691b      	ldr	r3, [r3, #16]
 800405a:	f423 03c0 	bic.w	r3, r3, #6291456	; 0x600000
 800405e:	f423 43fe 	bic.w	r3, r3, #32512	; 0x7f00
 8004062:	687a      	ldr	r2, [r7, #4]
 8004064:	6892      	ldr	r2, [r2, #8]
 8004066:	0211      	lsls	r1, r2, #8
 8004068:	687a      	ldr	r2, [r7, #4]
 800406a:	6912      	ldr	r2, [r2, #16]
 800406c:	0852      	lsrs	r2, r2, #1
 800406e:	3a01      	subs	r2, #1
 8004070:	0552      	lsls	r2, r2, #21
 8004072:	430a      	orrs	r2, r1
 8004074:	491f      	ldr	r1, [pc, #124]	; (80040f4 <RCCEx_PLLSAI1_Config+0x1e4>)
 8004076:	4313      	orrs	r3, r2
 8004078:	610b      	str	r3, [r1, #16]
 800407a:	e011      	b.n	80040a0 <RCCEx_PLLSAI1_Config+0x190>
                   (PllSai1->PLLSAI1N << RCC_PLLSAI1CFGR_PLLSAI1N_Pos) |
                   (((PllSai1->PLLSAI1R >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1R_Pos) |
                   ((PllSai1->PLLSAI1M - 1U) << RCC_PLLSAI1CFGR_PLLSAI1M_Pos));
#else
        /* Configure the PLLSAI1 Division factor R and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI1CFGR,
 800407c:	4b1d      	ldr	r3, [pc, #116]	; (80040f4 <RCCEx_PLLSAI1_Config+0x1e4>)
 800407e:	691b      	ldr	r3, [r3, #16]
 8004080:	f023 63c0 	bic.w	r3, r3, #100663296	; 0x6000000
 8004084:	f423 43fe 	bic.w	r3, r3, #32512	; 0x7f00
 8004088:	687a      	ldr	r2, [r7, #4]
 800408a:	6892      	ldr	r2, [r2, #8]
 800408c:	0211      	lsls	r1, r2, #8
 800408e:	687a      	ldr	r2, [r7, #4]
 8004090:	6952      	ldr	r2, [r2, #20]
 8004092:	0852      	lsrs	r2, r2, #1
 8004094:	3a01      	subs	r2, #1
 8004096:	0652      	lsls	r2, r2, #25
 8004098:	430a      	orrs	r2, r1
 800409a:	4916      	ldr	r1, [pc, #88]	; (80040f4 <RCCEx_PLLSAI1_Config+0x1e4>)
 800409c:	4313      	orrs	r3, r2
 800409e:	610b      	str	r3, [r1, #16]
                   (((PllSai1->PLLSAI1R >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1R_Pos));
#endif /* RCC_PLLSAI1M_DIV_1_16_SUPPORT */
      }

      /* Enable the PLLSAI1 again by setting PLLSAI1ON to 1*/
      __HAL_RCC_PLLSAI1_ENABLE();
 80040a0:	4b14      	ldr	r3, [pc, #80]	; (80040f4 <RCCEx_PLLSAI1_Config+0x1e4>)
 80040a2:	681b      	ldr	r3, [r3, #0]
 80040a4:	4a13      	ldr	r2, [pc, #76]	; (80040f4 <RCCEx_PLLSAI1_Config+0x1e4>)
 80040a6:	f043 6380 	orr.w	r3, r3, #67108864	; 0x4000000
 80040aa:	6013      	str	r3, [r2, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80040ac:	f7fc fece 	bl	8000e4c <HAL_GetTick>
 80040b0:	60b8      	str	r0, [r7, #8]

      /* Wait till PLLSAI1 is ready */
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) == 0U)
 80040b2:	e009      	b.n	80040c8 <RCCEx_PLLSAI1_Config+0x1b8>
      {
        if((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 80040b4:	f7fc feca 	bl	8000e4c <HAL_GetTick>
 80040b8:	4602      	mov	r2, r0
 80040ba:	68bb      	ldr	r3, [r7, #8]
 80040bc:	1ad3      	subs	r3, r2, r3
 80040be:	2b02      	cmp	r3, #2
 80040c0:	d902      	bls.n	80040c8 <RCCEx_PLLSAI1_Config+0x1b8>
        {
          status = HAL_TIMEOUT;
 80040c2:	2303      	movs	r3, #3
 80040c4:	73fb      	strb	r3, [r7, #15]
          break;
 80040c6:	e005      	b.n	80040d4 <RCCEx_PLLSAI1_Config+0x1c4>
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) == 0U)
 80040c8:	4b0a      	ldr	r3, [pc, #40]	; (80040f4 <RCCEx_PLLSAI1_Config+0x1e4>)
 80040ca:	681b      	ldr	r3, [r3, #0]
 80040cc:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 80040d0:	2b00      	cmp	r3, #0
 80040d2:	d0ef      	beq.n	80040b4 <RCCEx_PLLSAI1_Config+0x1a4>
        }
      }

      if(status == HAL_OK)
 80040d4:	7bfb      	ldrb	r3, [r7, #15]
 80040d6:	2b00      	cmp	r3, #0
 80040d8:	d106      	bne.n	80040e8 <RCCEx_PLLSAI1_Config+0x1d8>
      {
        /* Configure the PLLSAI1 Clock output(s) */
        __HAL_RCC_PLLSAI1CLKOUT_ENABLE(PllSai1->PLLSAI1ClockOut);
 80040da:	4b06      	ldr	r3, [pc, #24]	; (80040f4 <RCCEx_PLLSAI1_Config+0x1e4>)
 80040dc:	691a      	ldr	r2, [r3, #16]
 80040de:	687b      	ldr	r3, [r7, #4]
 80040e0:	699b      	ldr	r3, [r3, #24]
 80040e2:	4904      	ldr	r1, [pc, #16]	; (80040f4 <RCCEx_PLLSAI1_Config+0x1e4>)
 80040e4:	4313      	orrs	r3, r2
 80040e6:	610b      	str	r3, [r1, #16]
      }
    }
  }

  return status;
 80040e8:	7bfb      	ldrb	r3, [r7, #15]
}
 80040ea:	4618      	mov	r0, r3
 80040ec:	3710      	adds	r7, #16
 80040ee:	46bd      	mov	sp, r7
 80040f0:	bd80      	pop	{r7, pc}
 80040f2:	bf00      	nop
 80040f4:	40021000 	.word	0x40021000

080040f8 <RCCEx_PLLSAI2_Config>:
  * @note   PLLSAI2 is temporary disable to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLLSAI2_Config(RCC_PLLSAI2InitTypeDef *PllSai2, uint32_t Divider)
{
 80040f8:	b580      	push	{r7, lr}
 80040fa:	b084      	sub	sp, #16
 80040fc:	af00      	add	r7, sp, #0
 80040fe:	6078      	str	r0, [r7, #4]
 8004100:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 8004102:	2300      	movs	r3, #0
 8004104:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLLSAI2M_VALUE(PllSai2->PLLSAI2M));
  assert_param(IS_RCC_PLLSAI2N_VALUE(PllSai2->PLLSAI2N));
  assert_param(IS_RCC_PLLSAI2CLOCKOUT_VALUE(PllSai2->PLLSAI2ClockOut));

  /* Check that PLLSAI2 clock source and divider M can be applied */
  if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_NONE)
 8004106:	4b6a      	ldr	r3, [pc, #424]	; (80042b0 <RCCEx_PLLSAI2_Config+0x1b8>)
 8004108:	68db      	ldr	r3, [r3, #12]
 800410a:	f003 0303 	and.w	r3, r3, #3
 800410e:	2b00      	cmp	r3, #0
 8004110:	d018      	beq.n	8004144 <RCCEx_PLLSAI2_Config+0x4c>
  {
    /* PLL clock source and divider M already set, check that no request for change  */
    if((__HAL_RCC_GET_PLL_OSCSOURCE() != PllSai2->PLLSAI2Source)
 8004112:	4b67      	ldr	r3, [pc, #412]	; (80042b0 <RCCEx_PLLSAI2_Config+0x1b8>)
 8004114:	68db      	ldr	r3, [r3, #12]
 8004116:	f003 0203 	and.w	r2, r3, #3
 800411a:	687b      	ldr	r3, [r7, #4]
 800411c:	681b      	ldr	r3, [r3, #0]
 800411e:	429a      	cmp	r2, r3
 8004120:	d10d      	bne.n	800413e <RCCEx_PLLSAI2_Config+0x46>
       ||
       (PllSai2->PLLSAI2Source == RCC_PLLSOURCE_NONE)
 8004122:	687b      	ldr	r3, [r7, #4]
 8004124:	681b      	ldr	r3, [r3, #0]
       ||
 8004126:	2b00      	cmp	r3, #0
 8004128:	d009      	beq.n	800413e <RCCEx_PLLSAI2_Config+0x46>
#if !defined(RCC_PLLSAI2M_DIV_1_16_SUPPORT)
       ||
       (((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U) != PllSai2->PLLSAI2M)
 800412a:	4b61      	ldr	r3, [pc, #388]	; (80042b0 <RCCEx_PLLSAI2_Config+0x1b8>)
 800412c:	68db      	ldr	r3, [r3, #12]
 800412e:	091b      	lsrs	r3, r3, #4
 8004130:	f003 0307 	and.w	r3, r3, #7
 8004134:	1c5a      	adds	r2, r3, #1
 8004136:	687b      	ldr	r3, [r7, #4]
 8004138:	685b      	ldr	r3, [r3, #4]
       ||
 800413a:	429a      	cmp	r2, r3
 800413c:	d047      	beq.n	80041ce <RCCEx_PLLSAI2_Config+0xd6>
#endif
      )
    {
      status = HAL_ERROR;
 800413e:	2301      	movs	r3, #1
 8004140:	73fb      	strb	r3, [r7, #15]
 8004142:	e044      	b.n	80041ce <RCCEx_PLLSAI2_Config+0xd6>
    }
  }
  else
  {
    /* Check PLLSAI2 clock source availability */
    switch(PllSai2->PLLSAI2Source)
 8004144:	687b      	ldr	r3, [r7, #4]
 8004146:	681b      	ldr	r3, [r3, #0]
 8004148:	2b03      	cmp	r3, #3
 800414a:	d018      	beq.n	800417e <RCCEx_PLLSAI2_Config+0x86>
 800414c:	2b03      	cmp	r3, #3
 800414e:	d825      	bhi.n	800419c <RCCEx_PLLSAI2_Config+0xa4>
 8004150:	2b01      	cmp	r3, #1
 8004152:	d002      	beq.n	800415a <RCCEx_PLLSAI2_Config+0x62>
 8004154:	2b02      	cmp	r3, #2
 8004156:	d009      	beq.n	800416c <RCCEx_PLLSAI2_Config+0x74>
 8004158:	e020      	b.n	800419c <RCCEx_PLLSAI2_Config+0xa4>
    {
    case RCC_PLLSOURCE_MSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_MSIRDY))
 800415a:	4b55      	ldr	r3, [pc, #340]	; (80042b0 <RCCEx_PLLSAI2_Config+0x1b8>)
 800415c:	681b      	ldr	r3, [r3, #0]
 800415e:	f003 0302 	and.w	r3, r3, #2
 8004162:	2b00      	cmp	r3, #0
 8004164:	d11d      	bne.n	80041a2 <RCCEx_PLLSAI2_Config+0xaa>
      {
        status = HAL_ERROR;
 8004166:	2301      	movs	r3, #1
 8004168:	73fb      	strb	r3, [r7, #15]
      }
      break;
 800416a:	e01a      	b.n	80041a2 <RCCEx_PLLSAI2_Config+0xaa>
    case RCC_PLLSOURCE_HSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSIRDY))
 800416c:	4b50      	ldr	r3, [pc, #320]	; (80042b0 <RCCEx_PLLSAI2_Config+0x1b8>)
 800416e:	681b      	ldr	r3, [r3, #0]
 8004170:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8004174:	2b00      	cmp	r3, #0
 8004176:	d116      	bne.n	80041a6 <RCCEx_PLLSAI2_Config+0xae>
      {
        status = HAL_ERROR;
 8004178:	2301      	movs	r3, #1
 800417a:	73fb      	strb	r3, [r7, #15]
      }
      break;
 800417c:	e013      	b.n	80041a6 <RCCEx_PLLSAI2_Config+0xae>
    case RCC_PLLSOURCE_HSE:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSERDY))
 800417e:	4b4c      	ldr	r3, [pc, #304]	; (80042b0 <RCCEx_PLLSAI2_Config+0x1b8>)
 8004180:	681b      	ldr	r3, [r3, #0]
 8004182:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8004186:	2b00      	cmp	r3, #0
 8004188:	d10f      	bne.n	80041aa <RCCEx_PLLSAI2_Config+0xb2>
      {
        if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSEBYP))
 800418a:	4b49      	ldr	r3, [pc, #292]	; (80042b0 <RCCEx_PLLSAI2_Config+0x1b8>)
 800418c:	681b      	ldr	r3, [r3, #0]
 800418e:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8004192:	2b00      	cmp	r3, #0
 8004194:	d109      	bne.n	80041aa <RCCEx_PLLSAI2_Config+0xb2>
        {
          status = HAL_ERROR;
 8004196:	2301      	movs	r3, #1
 8004198:	73fb      	strb	r3, [r7, #15]
        }
      }
      break;
 800419a:	e006      	b.n	80041aa <RCCEx_PLLSAI2_Config+0xb2>
    default:
      status = HAL_ERROR;
 800419c:	2301      	movs	r3, #1
 800419e:	73fb      	strb	r3, [r7, #15]
      break;
 80041a0:	e004      	b.n	80041ac <RCCEx_PLLSAI2_Config+0xb4>
      break;
 80041a2:	bf00      	nop
 80041a4:	e002      	b.n	80041ac <RCCEx_PLLSAI2_Config+0xb4>
      break;
 80041a6:	bf00      	nop
 80041a8:	e000      	b.n	80041ac <RCCEx_PLLSAI2_Config+0xb4>
      break;
 80041aa:	bf00      	nop
    }

    if(status == HAL_OK)
 80041ac:	7bfb      	ldrb	r3, [r7, #15]
 80041ae:	2b00      	cmp	r3, #0
 80041b0:	d10d      	bne.n	80041ce <RCCEx_PLLSAI2_Config+0xd6>
#if defined(RCC_PLLSAI2M_DIV_1_16_SUPPORT)
      /* Set PLLSAI2 clock source */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, PllSai2->PLLSAI2Source);
#else
      /* Set PLLSAI2 clock source and divider M */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC | RCC_PLLCFGR_PLLM, PllSai2->PLLSAI2Source | (PllSai2->PLLSAI2M - 1U) << RCC_PLLCFGR_PLLM_Pos);
 80041b2:	4b3f      	ldr	r3, [pc, #252]	; (80042b0 <RCCEx_PLLSAI2_Config+0x1b8>)
 80041b4:	68db      	ldr	r3, [r3, #12]
 80041b6:	f023 0273 	bic.w	r2, r3, #115	; 0x73
 80041ba:	687b      	ldr	r3, [r7, #4]
 80041bc:	6819      	ldr	r1, [r3, #0]
 80041be:	687b      	ldr	r3, [r7, #4]
 80041c0:	685b      	ldr	r3, [r3, #4]
 80041c2:	3b01      	subs	r3, #1
 80041c4:	011b      	lsls	r3, r3, #4
 80041c6:	430b      	orrs	r3, r1
 80041c8:	4939      	ldr	r1, [pc, #228]	; (80042b0 <RCCEx_PLLSAI2_Config+0x1b8>)
 80041ca:	4313      	orrs	r3, r2
 80041cc:	60cb      	str	r3, [r1, #12]
#endif
    }
  }

  if(status == HAL_OK)
 80041ce:	7bfb      	ldrb	r3, [r7, #15]
 80041d0:	2b00      	cmp	r3, #0
 80041d2:	d167      	bne.n	80042a4 <RCCEx_PLLSAI2_Config+0x1ac>
  {
    /* Disable the PLLSAI2 */
    __HAL_RCC_PLLSAI2_DISABLE();
 80041d4:	4b36      	ldr	r3, [pc, #216]	; (80042b0 <RCCEx_PLLSAI2_Config+0x1b8>)
 80041d6:	681b      	ldr	r3, [r3, #0]
 80041d8:	4a35      	ldr	r2, [pc, #212]	; (80042b0 <RCCEx_PLLSAI2_Config+0x1b8>)
 80041da:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 80041de:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 80041e0:	f7fc fe34 	bl	8000e4c <HAL_GetTick>
 80041e4:	60b8      	str	r0, [r7, #8]

    /* Wait till PLLSAI2 is ready to be updated */
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) != 0U)
 80041e6:	e009      	b.n	80041fc <RCCEx_PLLSAI2_Config+0x104>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI2_TIMEOUT_VALUE)
 80041e8:	f7fc fe30 	bl	8000e4c <HAL_GetTick>
 80041ec:	4602      	mov	r2, r0
 80041ee:	68bb      	ldr	r3, [r7, #8]
 80041f0:	1ad3      	subs	r3, r2, r3
 80041f2:	2b02      	cmp	r3, #2
 80041f4:	d902      	bls.n	80041fc <RCCEx_PLLSAI2_Config+0x104>
      {
        status = HAL_TIMEOUT;
 80041f6:	2303      	movs	r3, #3
 80041f8:	73fb      	strb	r3, [r7, #15]
        break;
 80041fa:	e005      	b.n	8004208 <RCCEx_PLLSAI2_Config+0x110>
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) != 0U)
 80041fc:	4b2c      	ldr	r3, [pc, #176]	; (80042b0 <RCCEx_PLLSAI2_Config+0x1b8>)
 80041fe:	681b      	ldr	r3, [r3, #0]
 8004200:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 8004204:	2b00      	cmp	r3, #0
 8004206:	d1ef      	bne.n	80041e8 <RCCEx_PLLSAI2_Config+0xf0>
      }
    }

    if(status == HAL_OK)
 8004208:	7bfb      	ldrb	r3, [r7, #15]
 800420a:	2b00      	cmp	r3, #0
 800420c:	d14a      	bne.n	80042a4 <RCCEx_PLLSAI2_Config+0x1ac>
    {
      if(Divider == DIVIDER_P_UPDATE)
 800420e:	683b      	ldr	r3, [r7, #0]
 8004210:	2b00      	cmp	r3, #0
 8004212:	d111      	bne.n	8004238 <RCCEx_PLLSAI2_Config+0x140>
        MODIFY_REG(RCC->PLLSAI2CFGR,
                   RCC_PLLSAI2CFGR_PLLSAI2N | RCC_PLLSAI2CFGR_PLLSAI2PDIV,
                   (PllSai2->PLLSAI2N << RCC_PLLSAI2CFGR_PLLSAI2N_Pos) |
                   (PllSai2->PLLSAI2P << RCC_PLLSAI2CFGR_PLLSAI2PDIV_Pos));
#else
        MODIFY_REG(RCC->PLLSAI2CFGR,
 8004214:	4b26      	ldr	r3, [pc, #152]	; (80042b0 <RCCEx_PLLSAI2_Config+0x1b8>)
 8004216:	695b      	ldr	r3, [r3, #20]
 8004218:	f423 331f 	bic.w	r3, r3, #162816	; 0x27c00
 800421c:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8004220:	687a      	ldr	r2, [r7, #4]
 8004222:	6892      	ldr	r2, [r2, #8]
 8004224:	0211      	lsls	r1, r2, #8
 8004226:	687a      	ldr	r2, [r7, #4]
 8004228:	68d2      	ldr	r2, [r2, #12]
 800422a:	0912      	lsrs	r2, r2, #4
 800422c:	0452      	lsls	r2, r2, #17
 800422e:	430a      	orrs	r2, r1
 8004230:	491f      	ldr	r1, [pc, #124]	; (80042b0 <RCCEx_PLLSAI2_Config+0x1b8>)
 8004232:	4313      	orrs	r3, r2
 8004234:	614b      	str	r3, [r1, #20]
 8004236:	e011      	b.n	800425c <RCCEx_PLLSAI2_Config+0x164>
                   (PllSai2->PLLSAI2N << RCC_PLLSAI2CFGR_PLLSAI2N_Pos) |
                   (((PllSai2->PLLSAI2R >> 1U) - 1U) << RCC_PLLSAI2CFGR_PLLSAI2R_Pos) |
                   ((PllSai2->PLLSAI2M - 1U) << RCC_PLLSAI2CFGR_PLLSAI2M_Pos));
#else
        /* Configure the PLLSAI2 Division factor R and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI2CFGR,
 8004238:	4b1d      	ldr	r3, [pc, #116]	; (80042b0 <RCCEx_PLLSAI2_Config+0x1b8>)
 800423a:	695b      	ldr	r3, [r3, #20]
 800423c:	f023 63c0 	bic.w	r3, r3, #100663296	; 0x6000000
 8004240:	f423 43fe 	bic.w	r3, r3, #32512	; 0x7f00
 8004244:	687a      	ldr	r2, [r7, #4]
 8004246:	6892      	ldr	r2, [r2, #8]
 8004248:	0211      	lsls	r1, r2, #8
 800424a:	687a      	ldr	r2, [r7, #4]
 800424c:	6912      	ldr	r2, [r2, #16]
 800424e:	0852      	lsrs	r2, r2, #1
 8004250:	3a01      	subs	r2, #1
 8004252:	0652      	lsls	r2, r2, #25
 8004254:	430a      	orrs	r2, r1
 8004256:	4916      	ldr	r1, [pc, #88]	; (80042b0 <RCCEx_PLLSAI2_Config+0x1b8>)
 8004258:	4313      	orrs	r3, r2
 800425a:	614b      	str	r3, [r1, #20]
                   (((PllSai2->PLLSAI2R >> 1U) - 1U) << RCC_PLLSAI2CFGR_PLLSAI2R_Pos));
#endif /* RCC_PLLSAI2M_DIV_1_16_SUPPORT */
      }

      /* Enable the PLLSAI2 again by setting PLLSAI2ON to 1*/
      __HAL_RCC_PLLSAI2_ENABLE();
 800425c:	4b14      	ldr	r3, [pc, #80]	; (80042b0 <RCCEx_PLLSAI2_Config+0x1b8>)
 800425e:	681b      	ldr	r3, [r3, #0]
 8004260:	4a13      	ldr	r2, [pc, #76]	; (80042b0 <RCCEx_PLLSAI2_Config+0x1b8>)
 8004262:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8004266:	6013      	str	r3, [r2, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8004268:	f7fc fdf0 	bl	8000e4c <HAL_GetTick>
 800426c:	60b8      	str	r0, [r7, #8]

      /* Wait till PLLSAI2 is ready */
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) == 0U)
 800426e:	e009      	b.n	8004284 <RCCEx_PLLSAI2_Config+0x18c>
      {
        if((HAL_GetTick() - tickstart) > PLLSAI2_TIMEOUT_VALUE)
 8004270:	f7fc fdec 	bl	8000e4c <HAL_GetTick>
 8004274:	4602      	mov	r2, r0
 8004276:	68bb      	ldr	r3, [r7, #8]
 8004278:	1ad3      	subs	r3, r2, r3
 800427a:	2b02      	cmp	r3, #2
 800427c:	d902      	bls.n	8004284 <RCCEx_PLLSAI2_Config+0x18c>
        {
          status = HAL_TIMEOUT;
 800427e:	2303      	movs	r3, #3
 8004280:	73fb      	strb	r3, [r7, #15]
          break;
 8004282:	e005      	b.n	8004290 <RCCEx_PLLSAI2_Config+0x198>
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) == 0U)
 8004284:	4b0a      	ldr	r3, [pc, #40]	; (80042b0 <RCCEx_PLLSAI2_Config+0x1b8>)
 8004286:	681b      	ldr	r3, [r3, #0]
 8004288:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 800428c:	2b00      	cmp	r3, #0
 800428e:	d0ef      	beq.n	8004270 <RCCEx_PLLSAI2_Config+0x178>
        }
      }

      if(status == HAL_OK)
 8004290:	7bfb      	ldrb	r3, [r7, #15]
 8004292:	2b00      	cmp	r3, #0
 8004294:	d106      	bne.n	80042a4 <RCCEx_PLLSAI2_Config+0x1ac>
      {
        /* Configure the PLLSAI2 Clock output(s) */
        __HAL_RCC_PLLSAI2CLKOUT_ENABLE(PllSai2->PLLSAI2ClockOut);
 8004296:	4b06      	ldr	r3, [pc, #24]	; (80042b0 <RCCEx_PLLSAI2_Config+0x1b8>)
 8004298:	695a      	ldr	r2, [r3, #20]
 800429a:	687b      	ldr	r3, [r7, #4]
 800429c:	695b      	ldr	r3, [r3, #20]
 800429e:	4904      	ldr	r1, [pc, #16]	; (80042b0 <RCCEx_PLLSAI2_Config+0x1b8>)
 80042a0:	4313      	orrs	r3, r2
 80042a2:	614b      	str	r3, [r1, #20]
      }
    }
  }

  return status;
 80042a4:	7bfb      	ldrb	r3, [r7, #15]
}
 80042a6:	4618      	mov	r0, r3
 80042a8:	3710      	adds	r7, #16
 80042aa:	46bd      	mov	sp, r7
 80042ac:	bd80      	pop	{r7, pc}
 80042ae:	bf00      	nop
 80042b0:	40021000 	.word	0x40021000

080042b4 <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 80042b4:	b580      	push	{r7, lr}
 80042b6:	b082      	sub	sp, #8
 80042b8:	af00      	add	r7, sp, #0
 80042ba:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 80042bc:	687b      	ldr	r3, [r7, #4]
 80042be:	2b00      	cmp	r3, #0
 80042c0:	d101      	bne.n	80042c6 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 80042c2:	2301      	movs	r3, #1
 80042c4:	e040      	b.n	8004348 <HAL_UART_Init+0x94>
  {
    /* Check the parameters */
    assert_param((IS_UART_INSTANCE(huart->Instance)) || (IS_LPUART_INSTANCE(huart->Instance)));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 80042c6:	687b      	ldr	r3, [r7, #4]
 80042c8:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 80042ca:	2b00      	cmp	r3, #0
 80042cc:	d106      	bne.n	80042dc <HAL_UART_Init+0x28>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 80042ce:	687b      	ldr	r3, [r7, #4]
 80042d0:	2200      	movs	r2, #0
 80042d2:	f883 2078 	strb.w	r2, [r3, #120]	; 0x78

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 80042d6:	6878      	ldr	r0, [r7, #4]
 80042d8:	f7fc fbe2 	bl	8000aa0 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 80042dc:	687b      	ldr	r3, [r7, #4]
 80042de:	2224      	movs	r2, #36	; 0x24
 80042e0:	67da      	str	r2, [r3, #124]	; 0x7c

  __HAL_UART_DISABLE(huart);
 80042e2:	687b      	ldr	r3, [r7, #4]
 80042e4:	681b      	ldr	r3, [r3, #0]
 80042e6:	681a      	ldr	r2, [r3, #0]
 80042e8:	687b      	ldr	r3, [r7, #4]
 80042ea:	681b      	ldr	r3, [r3, #0]
 80042ec:	f022 0201 	bic.w	r2, r2, #1
 80042f0:	601a      	str	r2, [r3, #0]

  /* Perform advanced settings configuration */
  /* For some items, configuration requires to be done prior TE and RE bits are set */
  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 80042f2:	687b      	ldr	r3, [r7, #4]
 80042f4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80042f6:	2b00      	cmp	r3, #0
 80042f8:	d002      	beq.n	8004300 <HAL_UART_Init+0x4c>
  {
    UART_AdvFeatureConfig(huart);
 80042fa:	6878      	ldr	r0, [r7, #4]
 80042fc:	f000 fb6a 	bl	80049d4 <UART_AdvFeatureConfig>
  }

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 8004300:	6878      	ldr	r0, [r7, #4]
 8004302:	f000 f8af 	bl	8004464 <UART_SetConfig>
 8004306:	4603      	mov	r3, r0
 8004308:	2b01      	cmp	r3, #1
 800430a:	d101      	bne.n	8004310 <HAL_UART_Init+0x5c>
  {
    return HAL_ERROR;
 800430c:	2301      	movs	r3, #1
 800430e:	e01b      	b.n	8004348 <HAL_UART_Init+0x94>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8004310:	687b      	ldr	r3, [r7, #4]
 8004312:	681b      	ldr	r3, [r3, #0]
 8004314:	685a      	ldr	r2, [r3, #4]
 8004316:	687b      	ldr	r3, [r7, #4]
 8004318:	681b      	ldr	r3, [r3, #0]
 800431a:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 800431e:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8004320:	687b      	ldr	r3, [r7, #4]
 8004322:	681b      	ldr	r3, [r3, #0]
 8004324:	689a      	ldr	r2, [r3, #8]
 8004326:	687b      	ldr	r3, [r7, #4]
 8004328:	681b      	ldr	r3, [r3, #0]
 800432a:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 800432e:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 8004330:	687b      	ldr	r3, [r7, #4]
 8004332:	681b      	ldr	r3, [r3, #0]
 8004334:	681a      	ldr	r2, [r3, #0]
 8004336:	687b      	ldr	r3, [r7, #4]
 8004338:	681b      	ldr	r3, [r3, #0]
 800433a:	f042 0201 	orr.w	r2, r2, #1
 800433e:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 8004340:	6878      	ldr	r0, [r7, #4]
 8004342:	f000 fbe9 	bl	8004b18 <UART_CheckIdleState>
 8004346:	4603      	mov	r3, r0
}
 8004348:	4618      	mov	r0, r3
 800434a:	3708      	adds	r7, #8
 800434c:	46bd      	mov	sp, r7
 800434e:	bd80      	pop	{r7, pc}

08004350 <HAL_UART_Transmit>:
  * @param Size    Amount of data elements (u8 or u16) to be sent.
  * @param Timeout Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8004350:	b580      	push	{r7, lr}
 8004352:	b08a      	sub	sp, #40	; 0x28
 8004354:	af02      	add	r7, sp, #8
 8004356:	60f8      	str	r0, [r7, #12]
 8004358:	60b9      	str	r1, [r7, #8]
 800435a:	603b      	str	r3, [r7, #0]
 800435c:	4613      	mov	r3, r2
 800435e:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart;

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8004360:	68fb      	ldr	r3, [r7, #12]
 8004362:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8004364:	2b20      	cmp	r3, #32
 8004366:	d178      	bne.n	800445a <HAL_UART_Transmit+0x10a>
  {
    if ((pData == NULL) || (Size == 0U))
 8004368:	68bb      	ldr	r3, [r7, #8]
 800436a:	2b00      	cmp	r3, #0
 800436c:	d002      	beq.n	8004374 <HAL_UART_Transmit+0x24>
 800436e:	88fb      	ldrh	r3, [r7, #6]
 8004370:	2b00      	cmp	r3, #0
 8004372:	d101      	bne.n	8004378 <HAL_UART_Transmit+0x28>
    {
      return  HAL_ERROR;
 8004374:	2301      	movs	r3, #1
 8004376:	e071      	b.n	800445c <HAL_UART_Transmit+0x10c>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8004378:	68fb      	ldr	r3, [r7, #12]
 800437a:	2200      	movs	r2, #0
 800437c:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8004380:	68fb      	ldr	r3, [r7, #12]
 8004382:	2221      	movs	r2, #33	; 0x21
 8004384:	67da      	str	r2, [r3, #124]	; 0x7c

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8004386:	f7fc fd61 	bl	8000e4c <HAL_GetTick>
 800438a:	6178      	str	r0, [r7, #20]

    huart->TxXferSize  = Size;
 800438c:	68fb      	ldr	r3, [r7, #12]
 800438e:	88fa      	ldrh	r2, [r7, #6]
 8004390:	f8a3 2050 	strh.w	r2, [r3, #80]	; 0x50
    huart->TxXferCount = Size;
 8004394:	68fb      	ldr	r3, [r7, #12]
 8004396:	88fa      	ldrh	r2, [r7, #6]
 8004398:	f8a3 2052 	strh.w	r2, [r3, #82]	; 0x52

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 800439c:	68fb      	ldr	r3, [r7, #12]
 800439e:	689b      	ldr	r3, [r3, #8]
 80043a0:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80043a4:	d108      	bne.n	80043b8 <HAL_UART_Transmit+0x68>
 80043a6:	68fb      	ldr	r3, [r7, #12]
 80043a8:	691b      	ldr	r3, [r3, #16]
 80043aa:	2b00      	cmp	r3, #0
 80043ac:	d104      	bne.n	80043b8 <HAL_UART_Transmit+0x68>
    {
      pdata8bits  = NULL;
 80043ae:	2300      	movs	r3, #0
 80043b0:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 80043b2:	68bb      	ldr	r3, [r7, #8]
 80043b4:	61bb      	str	r3, [r7, #24]
 80043b6:	e003      	b.n	80043c0 <HAL_UART_Transmit+0x70>
    }
    else
    {
      pdata8bits  = pData;
 80043b8:	68bb      	ldr	r3, [r7, #8]
 80043ba:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 80043bc:	2300      	movs	r3, #0
 80043be:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 80043c0:	e030      	b.n	8004424 <HAL_UART_Transmit+0xd4>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 80043c2:	683b      	ldr	r3, [r7, #0]
 80043c4:	9300      	str	r3, [sp, #0]
 80043c6:	697b      	ldr	r3, [r7, #20]
 80043c8:	2200      	movs	r2, #0
 80043ca:	2180      	movs	r1, #128	; 0x80
 80043cc:	68f8      	ldr	r0, [r7, #12]
 80043ce:	f000 fc4b 	bl	8004c68 <UART_WaitOnFlagUntilTimeout>
 80043d2:	4603      	mov	r3, r0
 80043d4:	2b00      	cmp	r3, #0
 80043d6:	d004      	beq.n	80043e2 <HAL_UART_Transmit+0x92>
      {

        huart->gState = HAL_UART_STATE_READY;
 80043d8:	68fb      	ldr	r3, [r7, #12]
 80043da:	2220      	movs	r2, #32
 80043dc:	67da      	str	r2, [r3, #124]	; 0x7c

        return HAL_TIMEOUT;
 80043de:	2303      	movs	r3, #3
 80043e0:	e03c      	b.n	800445c <HAL_UART_Transmit+0x10c>
      }
      if (pdata8bits == NULL)
 80043e2:	69fb      	ldr	r3, [r7, #28]
 80043e4:	2b00      	cmp	r3, #0
 80043e6:	d10b      	bne.n	8004400 <HAL_UART_Transmit+0xb0>
      {
        huart->Instance->TDR = (uint16_t)(*pdata16bits & 0x01FFU);
 80043e8:	69bb      	ldr	r3, [r7, #24]
 80043ea:	881a      	ldrh	r2, [r3, #0]
 80043ec:	68fb      	ldr	r3, [r7, #12]
 80043ee:	681b      	ldr	r3, [r3, #0]
 80043f0:	f3c2 0208 	ubfx	r2, r2, #0, #9
 80043f4:	b292      	uxth	r2, r2
 80043f6:	851a      	strh	r2, [r3, #40]	; 0x28
        pdata16bits++;
 80043f8:	69bb      	ldr	r3, [r7, #24]
 80043fa:	3302      	adds	r3, #2
 80043fc:	61bb      	str	r3, [r7, #24]
 80043fe:	e008      	b.n	8004412 <HAL_UART_Transmit+0xc2>
      }
      else
      {
        huart->Instance->TDR = (uint8_t)(*pdata8bits & 0xFFU);
 8004400:	69fb      	ldr	r3, [r7, #28]
 8004402:	781a      	ldrb	r2, [r3, #0]
 8004404:	68fb      	ldr	r3, [r7, #12]
 8004406:	681b      	ldr	r3, [r3, #0]
 8004408:	b292      	uxth	r2, r2
 800440a:	851a      	strh	r2, [r3, #40]	; 0x28
        pdata8bits++;
 800440c:	69fb      	ldr	r3, [r7, #28]
 800440e:	3301      	adds	r3, #1
 8004410:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 8004412:	68fb      	ldr	r3, [r7, #12]
 8004414:	f8b3 3052 	ldrh.w	r3, [r3, #82]	; 0x52
 8004418:	b29b      	uxth	r3, r3
 800441a:	3b01      	subs	r3, #1
 800441c:	b29a      	uxth	r2, r3
 800441e:	68fb      	ldr	r3, [r7, #12]
 8004420:	f8a3 2052 	strh.w	r2, [r3, #82]	; 0x52
    while (huart->TxXferCount > 0U)
 8004424:	68fb      	ldr	r3, [r7, #12]
 8004426:	f8b3 3052 	ldrh.w	r3, [r3, #82]	; 0x52
 800442a:	b29b      	uxth	r3, r3
 800442c:	2b00      	cmp	r3, #0
 800442e:	d1c8      	bne.n	80043c2 <HAL_UART_Transmit+0x72>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8004430:	683b      	ldr	r3, [r7, #0]
 8004432:	9300      	str	r3, [sp, #0]
 8004434:	697b      	ldr	r3, [r7, #20]
 8004436:	2200      	movs	r2, #0
 8004438:	2140      	movs	r1, #64	; 0x40
 800443a:	68f8      	ldr	r0, [r7, #12]
 800443c:	f000 fc14 	bl	8004c68 <UART_WaitOnFlagUntilTimeout>
 8004440:	4603      	mov	r3, r0
 8004442:	2b00      	cmp	r3, #0
 8004444:	d004      	beq.n	8004450 <HAL_UART_Transmit+0x100>
    {
      huart->gState = HAL_UART_STATE_READY;
 8004446:	68fb      	ldr	r3, [r7, #12]
 8004448:	2220      	movs	r2, #32
 800444a:	67da      	str	r2, [r3, #124]	; 0x7c

      return HAL_TIMEOUT;
 800444c:	2303      	movs	r3, #3
 800444e:	e005      	b.n	800445c <HAL_UART_Transmit+0x10c>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8004450:	68fb      	ldr	r3, [r7, #12]
 8004452:	2220      	movs	r2, #32
 8004454:	67da      	str	r2, [r3, #124]	; 0x7c

    return HAL_OK;
 8004456:	2300      	movs	r3, #0
 8004458:	e000      	b.n	800445c <HAL_UART_Transmit+0x10c>
  }
  else
  {
    return HAL_BUSY;
 800445a:	2302      	movs	r3, #2
  }
}
 800445c:	4618      	mov	r0, r3
 800445e:	3720      	adds	r7, #32
 8004460:	46bd      	mov	sp, r7
 8004462:	bd80      	pop	{r7, pc}

08004464 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 8004464:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8004468:	b08a      	sub	sp, #40	; 0x28
 800446a:	af00      	add	r7, sp, #0
 800446c:	60f8      	str	r0, [r7, #12]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 800446e:	2300      	movs	r3, #0
 8004470:	f887 3022 	strb.w	r3, [r7, #34]	; 0x22
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 8004474:	68fb      	ldr	r3, [r7, #12]
 8004476:	689a      	ldr	r2, [r3, #8]
 8004478:	68fb      	ldr	r3, [r7, #12]
 800447a:	691b      	ldr	r3, [r3, #16]
 800447c:	431a      	orrs	r2, r3
 800447e:	68fb      	ldr	r3, [r7, #12]
 8004480:	695b      	ldr	r3, [r3, #20]
 8004482:	431a      	orrs	r2, r3
 8004484:	68fb      	ldr	r3, [r7, #12]
 8004486:	69db      	ldr	r3, [r3, #28]
 8004488:	4313      	orrs	r3, r2
 800448a:	627b      	str	r3, [r7, #36]	; 0x24
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 800448c:	68fb      	ldr	r3, [r7, #12]
 800448e:	681b      	ldr	r3, [r3, #0]
 8004490:	681a      	ldr	r2, [r3, #0]
 8004492:	4ba4      	ldr	r3, [pc, #656]	; (8004724 <UART_SetConfig+0x2c0>)
 8004494:	4013      	ands	r3, r2
 8004496:	68fa      	ldr	r2, [r7, #12]
 8004498:	6812      	ldr	r2, [r2, #0]
 800449a:	6a79      	ldr	r1, [r7, #36]	; 0x24
 800449c:	430b      	orrs	r3, r1
 800449e:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 80044a0:	68fb      	ldr	r3, [r7, #12]
 80044a2:	681b      	ldr	r3, [r3, #0]
 80044a4:	685b      	ldr	r3, [r3, #4]
 80044a6:	f423 5140 	bic.w	r1, r3, #12288	; 0x3000
 80044aa:	68fb      	ldr	r3, [r7, #12]
 80044ac:	68da      	ldr	r2, [r3, #12]
 80044ae:	68fb      	ldr	r3, [r7, #12]
 80044b0:	681b      	ldr	r3, [r3, #0]
 80044b2:	430a      	orrs	r2, r1
 80044b4:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 80044b6:	68fb      	ldr	r3, [r7, #12]
 80044b8:	699b      	ldr	r3, [r3, #24]
 80044ba:	627b      	str	r3, [r7, #36]	; 0x24

  if (!(UART_INSTANCE_LOWPOWER(huart)))
 80044bc:	68fb      	ldr	r3, [r7, #12]
 80044be:	681b      	ldr	r3, [r3, #0]
 80044c0:	4a99      	ldr	r2, [pc, #612]	; (8004728 <UART_SetConfig+0x2c4>)
 80044c2:	4293      	cmp	r3, r2
 80044c4:	d004      	beq.n	80044d0 <UART_SetConfig+0x6c>
  {
    tmpreg |= huart->Init.OneBitSampling;
 80044c6:	68fb      	ldr	r3, [r7, #12]
 80044c8:	6a1b      	ldr	r3, [r3, #32]
 80044ca:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80044cc:	4313      	orrs	r3, r2
 80044ce:	627b      	str	r3, [r7, #36]	; 0x24
  }
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 80044d0:	68fb      	ldr	r3, [r7, #12]
 80044d2:	681b      	ldr	r3, [r3, #0]
 80044d4:	689b      	ldr	r3, [r3, #8]
 80044d6:	f423 6130 	bic.w	r1, r3, #2816	; 0xb00
 80044da:	68fb      	ldr	r3, [r7, #12]
 80044dc:	681b      	ldr	r3, [r3, #0]
 80044de:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80044e0:	430a      	orrs	r2, r1
 80044e2:	609a      	str	r2, [r3, #8]
  * - UART Clock Prescaler : set PRESCALER according to huart->Init.ClockPrescaler value */
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
#endif /* USART_PRESC_PRESCALER */

  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 80044e4:	68fb      	ldr	r3, [r7, #12]
 80044e6:	681b      	ldr	r3, [r3, #0]
 80044e8:	4a90      	ldr	r2, [pc, #576]	; (800472c <UART_SetConfig+0x2c8>)
 80044ea:	4293      	cmp	r3, r2
 80044ec:	d126      	bne.n	800453c <UART_SetConfig+0xd8>
 80044ee:	4b90      	ldr	r3, [pc, #576]	; (8004730 <UART_SetConfig+0x2cc>)
 80044f0:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80044f4:	f003 0303 	and.w	r3, r3, #3
 80044f8:	2b03      	cmp	r3, #3
 80044fa:	d81b      	bhi.n	8004534 <UART_SetConfig+0xd0>
 80044fc:	a201      	add	r2, pc, #4	; (adr r2, 8004504 <UART_SetConfig+0xa0>)
 80044fe:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004502:	bf00      	nop
 8004504:	08004515 	.word	0x08004515
 8004508:	08004525 	.word	0x08004525
 800450c:	0800451d 	.word	0x0800451d
 8004510:	0800452d 	.word	0x0800452d
 8004514:	2301      	movs	r3, #1
 8004516:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 800451a:	e116      	b.n	800474a <UART_SetConfig+0x2e6>
 800451c:	2302      	movs	r3, #2
 800451e:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8004522:	e112      	b.n	800474a <UART_SetConfig+0x2e6>
 8004524:	2304      	movs	r3, #4
 8004526:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 800452a:	e10e      	b.n	800474a <UART_SetConfig+0x2e6>
 800452c:	2308      	movs	r3, #8
 800452e:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8004532:	e10a      	b.n	800474a <UART_SetConfig+0x2e6>
 8004534:	2310      	movs	r3, #16
 8004536:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 800453a:	e106      	b.n	800474a <UART_SetConfig+0x2e6>
 800453c:	68fb      	ldr	r3, [r7, #12]
 800453e:	681b      	ldr	r3, [r3, #0]
 8004540:	4a7c      	ldr	r2, [pc, #496]	; (8004734 <UART_SetConfig+0x2d0>)
 8004542:	4293      	cmp	r3, r2
 8004544:	d138      	bne.n	80045b8 <UART_SetConfig+0x154>
 8004546:	4b7a      	ldr	r3, [pc, #488]	; (8004730 <UART_SetConfig+0x2cc>)
 8004548:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800454c:	f003 030c 	and.w	r3, r3, #12
 8004550:	2b0c      	cmp	r3, #12
 8004552:	d82d      	bhi.n	80045b0 <UART_SetConfig+0x14c>
 8004554:	a201      	add	r2, pc, #4	; (adr r2, 800455c <UART_SetConfig+0xf8>)
 8004556:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800455a:	bf00      	nop
 800455c:	08004591 	.word	0x08004591
 8004560:	080045b1 	.word	0x080045b1
 8004564:	080045b1 	.word	0x080045b1
 8004568:	080045b1 	.word	0x080045b1
 800456c:	080045a1 	.word	0x080045a1
 8004570:	080045b1 	.word	0x080045b1
 8004574:	080045b1 	.word	0x080045b1
 8004578:	080045b1 	.word	0x080045b1
 800457c:	08004599 	.word	0x08004599
 8004580:	080045b1 	.word	0x080045b1
 8004584:	080045b1 	.word	0x080045b1
 8004588:	080045b1 	.word	0x080045b1
 800458c:	080045a9 	.word	0x080045a9
 8004590:	2300      	movs	r3, #0
 8004592:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8004596:	e0d8      	b.n	800474a <UART_SetConfig+0x2e6>
 8004598:	2302      	movs	r3, #2
 800459a:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 800459e:	e0d4      	b.n	800474a <UART_SetConfig+0x2e6>
 80045a0:	2304      	movs	r3, #4
 80045a2:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 80045a6:	e0d0      	b.n	800474a <UART_SetConfig+0x2e6>
 80045a8:	2308      	movs	r3, #8
 80045aa:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 80045ae:	e0cc      	b.n	800474a <UART_SetConfig+0x2e6>
 80045b0:	2310      	movs	r3, #16
 80045b2:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 80045b6:	e0c8      	b.n	800474a <UART_SetConfig+0x2e6>
 80045b8:	68fb      	ldr	r3, [r7, #12]
 80045ba:	681b      	ldr	r3, [r3, #0]
 80045bc:	4a5e      	ldr	r2, [pc, #376]	; (8004738 <UART_SetConfig+0x2d4>)
 80045be:	4293      	cmp	r3, r2
 80045c0:	d125      	bne.n	800460e <UART_SetConfig+0x1aa>
 80045c2:	4b5b      	ldr	r3, [pc, #364]	; (8004730 <UART_SetConfig+0x2cc>)
 80045c4:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80045c8:	f003 0330 	and.w	r3, r3, #48	; 0x30
 80045cc:	2b30      	cmp	r3, #48	; 0x30
 80045ce:	d016      	beq.n	80045fe <UART_SetConfig+0x19a>
 80045d0:	2b30      	cmp	r3, #48	; 0x30
 80045d2:	d818      	bhi.n	8004606 <UART_SetConfig+0x1a2>
 80045d4:	2b20      	cmp	r3, #32
 80045d6:	d00a      	beq.n	80045ee <UART_SetConfig+0x18a>
 80045d8:	2b20      	cmp	r3, #32
 80045da:	d814      	bhi.n	8004606 <UART_SetConfig+0x1a2>
 80045dc:	2b00      	cmp	r3, #0
 80045de:	d002      	beq.n	80045e6 <UART_SetConfig+0x182>
 80045e0:	2b10      	cmp	r3, #16
 80045e2:	d008      	beq.n	80045f6 <UART_SetConfig+0x192>
 80045e4:	e00f      	b.n	8004606 <UART_SetConfig+0x1a2>
 80045e6:	2300      	movs	r3, #0
 80045e8:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 80045ec:	e0ad      	b.n	800474a <UART_SetConfig+0x2e6>
 80045ee:	2302      	movs	r3, #2
 80045f0:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 80045f4:	e0a9      	b.n	800474a <UART_SetConfig+0x2e6>
 80045f6:	2304      	movs	r3, #4
 80045f8:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 80045fc:	e0a5      	b.n	800474a <UART_SetConfig+0x2e6>
 80045fe:	2308      	movs	r3, #8
 8004600:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8004604:	e0a1      	b.n	800474a <UART_SetConfig+0x2e6>
 8004606:	2310      	movs	r3, #16
 8004608:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 800460c:	e09d      	b.n	800474a <UART_SetConfig+0x2e6>
 800460e:	68fb      	ldr	r3, [r7, #12]
 8004610:	681b      	ldr	r3, [r3, #0]
 8004612:	4a4a      	ldr	r2, [pc, #296]	; (800473c <UART_SetConfig+0x2d8>)
 8004614:	4293      	cmp	r3, r2
 8004616:	d125      	bne.n	8004664 <UART_SetConfig+0x200>
 8004618:	4b45      	ldr	r3, [pc, #276]	; (8004730 <UART_SetConfig+0x2cc>)
 800461a:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800461e:	f003 03c0 	and.w	r3, r3, #192	; 0xc0
 8004622:	2bc0      	cmp	r3, #192	; 0xc0
 8004624:	d016      	beq.n	8004654 <UART_SetConfig+0x1f0>
 8004626:	2bc0      	cmp	r3, #192	; 0xc0
 8004628:	d818      	bhi.n	800465c <UART_SetConfig+0x1f8>
 800462a:	2b80      	cmp	r3, #128	; 0x80
 800462c:	d00a      	beq.n	8004644 <UART_SetConfig+0x1e0>
 800462e:	2b80      	cmp	r3, #128	; 0x80
 8004630:	d814      	bhi.n	800465c <UART_SetConfig+0x1f8>
 8004632:	2b00      	cmp	r3, #0
 8004634:	d002      	beq.n	800463c <UART_SetConfig+0x1d8>
 8004636:	2b40      	cmp	r3, #64	; 0x40
 8004638:	d008      	beq.n	800464c <UART_SetConfig+0x1e8>
 800463a:	e00f      	b.n	800465c <UART_SetConfig+0x1f8>
 800463c:	2300      	movs	r3, #0
 800463e:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8004642:	e082      	b.n	800474a <UART_SetConfig+0x2e6>
 8004644:	2302      	movs	r3, #2
 8004646:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 800464a:	e07e      	b.n	800474a <UART_SetConfig+0x2e6>
 800464c:	2304      	movs	r3, #4
 800464e:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8004652:	e07a      	b.n	800474a <UART_SetConfig+0x2e6>
 8004654:	2308      	movs	r3, #8
 8004656:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 800465a:	e076      	b.n	800474a <UART_SetConfig+0x2e6>
 800465c:	2310      	movs	r3, #16
 800465e:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8004662:	e072      	b.n	800474a <UART_SetConfig+0x2e6>
 8004664:	68fb      	ldr	r3, [r7, #12]
 8004666:	681b      	ldr	r3, [r3, #0]
 8004668:	4a35      	ldr	r2, [pc, #212]	; (8004740 <UART_SetConfig+0x2dc>)
 800466a:	4293      	cmp	r3, r2
 800466c:	d12a      	bne.n	80046c4 <UART_SetConfig+0x260>
 800466e:	4b30      	ldr	r3, [pc, #192]	; (8004730 <UART_SetConfig+0x2cc>)
 8004670:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8004674:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8004678:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 800467c:	d01a      	beq.n	80046b4 <UART_SetConfig+0x250>
 800467e:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 8004682:	d81b      	bhi.n	80046bc <UART_SetConfig+0x258>
 8004684:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8004688:	d00c      	beq.n	80046a4 <UART_SetConfig+0x240>
 800468a:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 800468e:	d815      	bhi.n	80046bc <UART_SetConfig+0x258>
 8004690:	2b00      	cmp	r3, #0
 8004692:	d003      	beq.n	800469c <UART_SetConfig+0x238>
 8004694:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8004698:	d008      	beq.n	80046ac <UART_SetConfig+0x248>
 800469a:	e00f      	b.n	80046bc <UART_SetConfig+0x258>
 800469c:	2300      	movs	r3, #0
 800469e:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 80046a2:	e052      	b.n	800474a <UART_SetConfig+0x2e6>
 80046a4:	2302      	movs	r3, #2
 80046a6:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 80046aa:	e04e      	b.n	800474a <UART_SetConfig+0x2e6>
 80046ac:	2304      	movs	r3, #4
 80046ae:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 80046b2:	e04a      	b.n	800474a <UART_SetConfig+0x2e6>
 80046b4:	2308      	movs	r3, #8
 80046b6:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 80046ba:	e046      	b.n	800474a <UART_SetConfig+0x2e6>
 80046bc:	2310      	movs	r3, #16
 80046be:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 80046c2:	e042      	b.n	800474a <UART_SetConfig+0x2e6>
 80046c4:	68fb      	ldr	r3, [r7, #12]
 80046c6:	681b      	ldr	r3, [r3, #0]
 80046c8:	4a17      	ldr	r2, [pc, #92]	; (8004728 <UART_SetConfig+0x2c4>)
 80046ca:	4293      	cmp	r3, r2
 80046cc:	d13a      	bne.n	8004744 <UART_SetConfig+0x2e0>
 80046ce:	4b18      	ldr	r3, [pc, #96]	; (8004730 <UART_SetConfig+0x2cc>)
 80046d0:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80046d4:	f403 6340 	and.w	r3, r3, #3072	; 0xc00
 80046d8:	f5b3 6f40 	cmp.w	r3, #3072	; 0xc00
 80046dc:	d01a      	beq.n	8004714 <UART_SetConfig+0x2b0>
 80046de:	f5b3 6f40 	cmp.w	r3, #3072	; 0xc00
 80046e2:	d81b      	bhi.n	800471c <UART_SetConfig+0x2b8>
 80046e4:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 80046e8:	d00c      	beq.n	8004704 <UART_SetConfig+0x2a0>
 80046ea:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 80046ee:	d815      	bhi.n	800471c <UART_SetConfig+0x2b8>
 80046f0:	2b00      	cmp	r3, #0
 80046f2:	d003      	beq.n	80046fc <UART_SetConfig+0x298>
 80046f4:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80046f8:	d008      	beq.n	800470c <UART_SetConfig+0x2a8>
 80046fa:	e00f      	b.n	800471c <UART_SetConfig+0x2b8>
 80046fc:	2300      	movs	r3, #0
 80046fe:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8004702:	e022      	b.n	800474a <UART_SetConfig+0x2e6>
 8004704:	2302      	movs	r3, #2
 8004706:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 800470a:	e01e      	b.n	800474a <UART_SetConfig+0x2e6>
 800470c:	2304      	movs	r3, #4
 800470e:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8004712:	e01a      	b.n	800474a <UART_SetConfig+0x2e6>
 8004714:	2308      	movs	r3, #8
 8004716:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 800471a:	e016      	b.n	800474a <UART_SetConfig+0x2e6>
 800471c:	2310      	movs	r3, #16
 800471e:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8004722:	e012      	b.n	800474a <UART_SetConfig+0x2e6>
 8004724:	efff69f3 	.word	0xefff69f3
 8004728:	40008000 	.word	0x40008000
 800472c:	40013800 	.word	0x40013800
 8004730:	40021000 	.word	0x40021000
 8004734:	40004400 	.word	0x40004400
 8004738:	40004800 	.word	0x40004800
 800473c:	40004c00 	.word	0x40004c00
 8004740:	40005000 	.word	0x40005000
 8004744:	2310      	movs	r3, #16
 8004746:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23

  /* Check LPUART instance */
  if (UART_INSTANCE_LOWPOWER(huart))
 800474a:	68fb      	ldr	r3, [r7, #12]
 800474c:	681b      	ldr	r3, [r3, #0]
 800474e:	4a9f      	ldr	r2, [pc, #636]	; (80049cc <UART_SetConfig+0x568>)
 8004750:	4293      	cmp	r3, r2
 8004752:	d17a      	bne.n	800484a <UART_SetConfig+0x3e6>
  {
    /* Retrieve frequency clock */
    switch (clocksource)
 8004754:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 8004758:	2b08      	cmp	r3, #8
 800475a:	d824      	bhi.n	80047a6 <UART_SetConfig+0x342>
 800475c:	a201      	add	r2, pc, #4	; (adr r2, 8004764 <UART_SetConfig+0x300>)
 800475e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004762:	bf00      	nop
 8004764:	08004789 	.word	0x08004789
 8004768:	080047a7 	.word	0x080047a7
 800476c:	08004791 	.word	0x08004791
 8004770:	080047a7 	.word	0x080047a7
 8004774:	08004797 	.word	0x08004797
 8004778:	080047a7 	.word	0x080047a7
 800477c:	080047a7 	.word	0x080047a7
 8004780:	080047a7 	.word	0x080047a7
 8004784:	0800479f 	.word	0x0800479f
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8004788:	f7ff f84c 	bl	8003824 <HAL_RCC_GetPCLK1Freq>
 800478c:	61f8      	str	r0, [r7, #28]
        break;
 800478e:	e010      	b.n	80047b2 <UART_SetConfig+0x34e>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8004790:	4b8f      	ldr	r3, [pc, #572]	; (80049d0 <UART_SetConfig+0x56c>)
 8004792:	61fb      	str	r3, [r7, #28]
        break;
 8004794:	e00d      	b.n	80047b2 <UART_SetConfig+0x34e>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8004796:	f7fe ffad 	bl	80036f4 <HAL_RCC_GetSysClockFreq>
 800479a:	61f8      	str	r0, [r7, #28]
        break;
 800479c:	e009      	b.n	80047b2 <UART_SetConfig+0x34e>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 800479e:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 80047a2:	61fb      	str	r3, [r7, #28]
        break;
 80047a4:	e005      	b.n	80047b2 <UART_SetConfig+0x34e>
      default:
        pclk = 0U;
 80047a6:	2300      	movs	r3, #0
 80047a8:	61fb      	str	r3, [r7, #28]
        ret = HAL_ERROR;
 80047aa:	2301      	movs	r3, #1
 80047ac:	f887 3022 	strb.w	r3, [r7, #34]	; 0x22
        break;
 80047b0:	bf00      	nop
    }

    /* If proper clock source reported */
    if (pclk != 0U)
 80047b2:	69fb      	ldr	r3, [r7, #28]
 80047b4:	2b00      	cmp	r3, #0
 80047b6:	f000 80fb 	beq.w	80049b0 <UART_SetConfig+0x54c>
      } /* if ( (lpuart_ker_ck_pres < (3 * huart->Init.BaudRate) ) ||
                (lpuart_ker_ck_pres > (4096 * huart->Init.BaudRate) )) */
#else
      /* No Prescaler applicable */
      /* Ensure that Frequency clock is in the range [3 * baudrate, 4096 * baudrate] */
      if ((pclk < (3U * huart->Init.BaudRate)) ||
 80047ba:	68fb      	ldr	r3, [r7, #12]
 80047bc:	685a      	ldr	r2, [r3, #4]
 80047be:	4613      	mov	r3, r2
 80047c0:	005b      	lsls	r3, r3, #1
 80047c2:	4413      	add	r3, r2
 80047c4:	69fa      	ldr	r2, [r7, #28]
 80047c6:	429a      	cmp	r2, r3
 80047c8:	d305      	bcc.n	80047d6 <UART_SetConfig+0x372>
          (pclk > (4096U * huart->Init.BaudRate)))
 80047ca:	68fb      	ldr	r3, [r7, #12]
 80047cc:	685b      	ldr	r3, [r3, #4]
 80047ce:	031b      	lsls	r3, r3, #12
      if ((pclk < (3U * huart->Init.BaudRate)) ||
 80047d0:	69fa      	ldr	r2, [r7, #28]
 80047d2:	429a      	cmp	r2, r3
 80047d4:	d903      	bls.n	80047de <UART_SetConfig+0x37a>
      {
        ret = HAL_ERROR;
 80047d6:	2301      	movs	r3, #1
 80047d8:	f887 3022 	strb.w	r3, [r7, #34]	; 0x22
 80047dc:	e0e8      	b.n	80049b0 <UART_SetConfig+0x54c>
      }
      else
      {
        usartdiv = (uint32_t)(UART_DIV_LPUART(pclk, huart->Init.BaudRate));
 80047de:	69fb      	ldr	r3, [r7, #28]
 80047e0:	2200      	movs	r2, #0
 80047e2:	461c      	mov	r4, r3
 80047e4:	4615      	mov	r5, r2
 80047e6:	f04f 0200 	mov.w	r2, #0
 80047ea:	f04f 0300 	mov.w	r3, #0
 80047ee:	022b      	lsls	r3, r5, #8
 80047f0:	ea43 6314 	orr.w	r3, r3, r4, lsr #24
 80047f4:	0222      	lsls	r2, r4, #8
 80047f6:	68f9      	ldr	r1, [r7, #12]
 80047f8:	6849      	ldr	r1, [r1, #4]
 80047fa:	0849      	lsrs	r1, r1, #1
 80047fc:	2000      	movs	r0, #0
 80047fe:	4688      	mov	r8, r1
 8004800:	4681      	mov	r9, r0
 8004802:	eb12 0a08 	adds.w	sl, r2, r8
 8004806:	eb43 0b09 	adc.w	fp, r3, r9
 800480a:	68fb      	ldr	r3, [r7, #12]
 800480c:	685b      	ldr	r3, [r3, #4]
 800480e:	2200      	movs	r2, #0
 8004810:	603b      	str	r3, [r7, #0]
 8004812:	607a      	str	r2, [r7, #4]
 8004814:	e9d7 2300 	ldrd	r2, r3, [r7]
 8004818:	4650      	mov	r0, sl
 800481a:	4659      	mov	r1, fp
 800481c:	f7fb fd28 	bl	8000270 <__aeabi_uldivmod>
 8004820:	4602      	mov	r2, r0
 8004822:	460b      	mov	r3, r1
 8004824:	4613      	mov	r3, r2
 8004826:	61bb      	str	r3, [r7, #24]
        if ((usartdiv >= LPUART_BRR_MIN) && (usartdiv <= LPUART_BRR_MAX))
 8004828:	69bb      	ldr	r3, [r7, #24]
 800482a:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 800482e:	d308      	bcc.n	8004842 <UART_SetConfig+0x3de>
 8004830:	69bb      	ldr	r3, [r7, #24]
 8004832:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8004836:	d204      	bcs.n	8004842 <UART_SetConfig+0x3de>
        {
          huart->Instance->BRR = usartdiv;
 8004838:	68fb      	ldr	r3, [r7, #12]
 800483a:	681b      	ldr	r3, [r3, #0]
 800483c:	69ba      	ldr	r2, [r7, #24]
 800483e:	60da      	str	r2, [r3, #12]
 8004840:	e0b6      	b.n	80049b0 <UART_SetConfig+0x54c>
        }
        else
        {
          ret = HAL_ERROR;
 8004842:	2301      	movs	r3, #1
 8004844:	f887 3022 	strb.w	r3, [r7, #34]	; 0x22
 8004848:	e0b2      	b.n	80049b0 <UART_SetConfig+0x54c>
      } /* if ( (pclk < (3 * huart->Init.BaudRate) ) || (pclk > (4096 * huart->Init.BaudRate) )) */
#endif /* USART_PRESC_PRESCALER */
    } /* if (pclk != 0) */
  }
  /* Check UART Over Sampling to set Baud Rate Register */
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 800484a:	68fb      	ldr	r3, [r7, #12]
 800484c:	69db      	ldr	r3, [r3, #28]
 800484e:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8004852:	d15e      	bne.n	8004912 <UART_SetConfig+0x4ae>
  {
    switch (clocksource)
 8004854:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 8004858:	2b08      	cmp	r3, #8
 800485a:	d828      	bhi.n	80048ae <UART_SetConfig+0x44a>
 800485c:	a201      	add	r2, pc, #4	; (adr r2, 8004864 <UART_SetConfig+0x400>)
 800485e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004862:	bf00      	nop
 8004864:	08004889 	.word	0x08004889
 8004868:	08004891 	.word	0x08004891
 800486c:	08004899 	.word	0x08004899
 8004870:	080048af 	.word	0x080048af
 8004874:	0800489f 	.word	0x0800489f
 8004878:	080048af 	.word	0x080048af
 800487c:	080048af 	.word	0x080048af
 8004880:	080048af 	.word	0x080048af
 8004884:	080048a7 	.word	0x080048a7
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8004888:	f7fe ffcc 	bl	8003824 <HAL_RCC_GetPCLK1Freq>
 800488c:	61f8      	str	r0, [r7, #28]
        break;
 800488e:	e014      	b.n	80048ba <UART_SetConfig+0x456>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8004890:	f7fe ffde 	bl	8003850 <HAL_RCC_GetPCLK2Freq>
 8004894:	61f8      	str	r0, [r7, #28]
        break;
 8004896:	e010      	b.n	80048ba <UART_SetConfig+0x456>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8004898:	4b4d      	ldr	r3, [pc, #308]	; (80049d0 <UART_SetConfig+0x56c>)
 800489a:	61fb      	str	r3, [r7, #28]
        break;
 800489c:	e00d      	b.n	80048ba <UART_SetConfig+0x456>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 800489e:	f7fe ff29 	bl	80036f4 <HAL_RCC_GetSysClockFreq>
 80048a2:	61f8      	str	r0, [r7, #28]
        break;
 80048a4:	e009      	b.n	80048ba <UART_SetConfig+0x456>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 80048a6:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 80048aa:	61fb      	str	r3, [r7, #28]
        break;
 80048ac:	e005      	b.n	80048ba <UART_SetConfig+0x456>
      default:
        pclk = 0U;
 80048ae:	2300      	movs	r3, #0
 80048b0:	61fb      	str	r3, [r7, #28]
        ret = HAL_ERROR;
 80048b2:	2301      	movs	r3, #1
 80048b4:	f887 3022 	strb.w	r3, [r7, #34]	; 0x22
        break;
 80048b8:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 80048ba:	69fb      	ldr	r3, [r7, #28]
 80048bc:	2b00      	cmp	r3, #0
 80048be:	d077      	beq.n	80049b0 <UART_SetConfig+0x54c>
    {
#if defined(USART_PRESC_PRESCALER)
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
#else
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate));
 80048c0:	69fb      	ldr	r3, [r7, #28]
 80048c2:	005a      	lsls	r2, r3, #1
 80048c4:	68fb      	ldr	r3, [r7, #12]
 80048c6:	685b      	ldr	r3, [r3, #4]
 80048c8:	085b      	lsrs	r3, r3, #1
 80048ca:	441a      	add	r2, r3
 80048cc:	68fb      	ldr	r3, [r7, #12]
 80048ce:	685b      	ldr	r3, [r3, #4]
 80048d0:	fbb2 f3f3 	udiv	r3, r2, r3
 80048d4:	61bb      	str	r3, [r7, #24]
#endif /* USART_PRESC_PRESCALER */
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 80048d6:	69bb      	ldr	r3, [r7, #24]
 80048d8:	2b0f      	cmp	r3, #15
 80048da:	d916      	bls.n	800490a <UART_SetConfig+0x4a6>
 80048dc:	69bb      	ldr	r3, [r7, #24]
 80048de:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80048e2:	d212      	bcs.n	800490a <UART_SetConfig+0x4a6>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 80048e4:	69bb      	ldr	r3, [r7, #24]
 80048e6:	b29b      	uxth	r3, r3
 80048e8:	f023 030f 	bic.w	r3, r3, #15
 80048ec:	82fb      	strh	r3, [r7, #22]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 80048ee:	69bb      	ldr	r3, [r7, #24]
 80048f0:	085b      	lsrs	r3, r3, #1
 80048f2:	b29b      	uxth	r3, r3
 80048f4:	f003 0307 	and.w	r3, r3, #7
 80048f8:	b29a      	uxth	r2, r3
 80048fa:	8afb      	ldrh	r3, [r7, #22]
 80048fc:	4313      	orrs	r3, r2
 80048fe:	82fb      	strh	r3, [r7, #22]
        huart->Instance->BRR = brrtemp;
 8004900:	68fb      	ldr	r3, [r7, #12]
 8004902:	681b      	ldr	r3, [r3, #0]
 8004904:	8afa      	ldrh	r2, [r7, #22]
 8004906:	60da      	str	r2, [r3, #12]
 8004908:	e052      	b.n	80049b0 <UART_SetConfig+0x54c>
      }
      else
      {
        ret = HAL_ERROR;
 800490a:	2301      	movs	r3, #1
 800490c:	f887 3022 	strb.w	r3, [r7, #34]	; 0x22
 8004910:	e04e      	b.n	80049b0 <UART_SetConfig+0x54c>
      }
    }
  }
  else
  {
    switch (clocksource)
 8004912:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 8004916:	2b08      	cmp	r3, #8
 8004918:	d827      	bhi.n	800496a <UART_SetConfig+0x506>
 800491a:	a201      	add	r2, pc, #4	; (adr r2, 8004920 <UART_SetConfig+0x4bc>)
 800491c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004920:	08004945 	.word	0x08004945
 8004924:	0800494d 	.word	0x0800494d
 8004928:	08004955 	.word	0x08004955
 800492c:	0800496b 	.word	0x0800496b
 8004930:	0800495b 	.word	0x0800495b
 8004934:	0800496b 	.word	0x0800496b
 8004938:	0800496b 	.word	0x0800496b
 800493c:	0800496b 	.word	0x0800496b
 8004940:	08004963 	.word	0x08004963
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8004944:	f7fe ff6e 	bl	8003824 <HAL_RCC_GetPCLK1Freq>
 8004948:	61f8      	str	r0, [r7, #28]
        break;
 800494a:	e014      	b.n	8004976 <UART_SetConfig+0x512>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 800494c:	f7fe ff80 	bl	8003850 <HAL_RCC_GetPCLK2Freq>
 8004950:	61f8      	str	r0, [r7, #28]
        break;
 8004952:	e010      	b.n	8004976 <UART_SetConfig+0x512>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8004954:	4b1e      	ldr	r3, [pc, #120]	; (80049d0 <UART_SetConfig+0x56c>)
 8004956:	61fb      	str	r3, [r7, #28]
        break;
 8004958:	e00d      	b.n	8004976 <UART_SetConfig+0x512>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 800495a:	f7fe fecb 	bl	80036f4 <HAL_RCC_GetSysClockFreq>
 800495e:	61f8      	str	r0, [r7, #28]
        break;
 8004960:	e009      	b.n	8004976 <UART_SetConfig+0x512>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8004962:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8004966:	61fb      	str	r3, [r7, #28]
        break;
 8004968:	e005      	b.n	8004976 <UART_SetConfig+0x512>
      default:
        pclk = 0U;
 800496a:	2300      	movs	r3, #0
 800496c:	61fb      	str	r3, [r7, #28]
        ret = HAL_ERROR;
 800496e:	2301      	movs	r3, #1
 8004970:	f887 3022 	strb.w	r3, [r7, #34]	; 0x22
        break;
 8004974:	bf00      	nop
    }

    if (pclk != 0U)
 8004976:	69fb      	ldr	r3, [r7, #28]
 8004978:	2b00      	cmp	r3, #0
 800497a:	d019      	beq.n	80049b0 <UART_SetConfig+0x54c>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
#if defined(USART_PRESC_PRESCALER)
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
#else
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate));
 800497c:	68fb      	ldr	r3, [r7, #12]
 800497e:	685b      	ldr	r3, [r3, #4]
 8004980:	085a      	lsrs	r2, r3, #1
 8004982:	69fb      	ldr	r3, [r7, #28]
 8004984:	441a      	add	r2, r3
 8004986:	68fb      	ldr	r3, [r7, #12]
 8004988:	685b      	ldr	r3, [r3, #4]
 800498a:	fbb2 f3f3 	udiv	r3, r2, r3
 800498e:	61bb      	str	r3, [r7, #24]
#endif /* USART_PRESC_PRESCALER */
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8004990:	69bb      	ldr	r3, [r7, #24]
 8004992:	2b0f      	cmp	r3, #15
 8004994:	d909      	bls.n	80049aa <UART_SetConfig+0x546>
 8004996:	69bb      	ldr	r3, [r7, #24]
 8004998:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800499c:	d205      	bcs.n	80049aa <UART_SetConfig+0x546>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 800499e:	69bb      	ldr	r3, [r7, #24]
 80049a0:	b29a      	uxth	r2, r3
 80049a2:	68fb      	ldr	r3, [r7, #12]
 80049a4:	681b      	ldr	r3, [r3, #0]
 80049a6:	60da      	str	r2, [r3, #12]
 80049a8:	e002      	b.n	80049b0 <UART_SetConfig+0x54c>
      }
      else
      {
        ret = HAL_ERROR;
 80049aa:	2301      	movs	r3, #1
 80049ac:	f887 3022 	strb.w	r3, [r7, #34]	; 0x22
  huart->NbTxDataToProcess = 1;
  huart->NbRxDataToProcess = 1;
#endif /* USART_CR1_FIFOEN */

  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 80049b0:	68fb      	ldr	r3, [r7, #12]
 80049b2:	2200      	movs	r2, #0
 80049b4:	669a      	str	r2, [r3, #104]	; 0x68
  huart->TxISR = NULL;
 80049b6:	68fb      	ldr	r3, [r7, #12]
 80049b8:	2200      	movs	r2, #0
 80049ba:	66da      	str	r2, [r3, #108]	; 0x6c

  return ret;
 80049bc:	f897 3022 	ldrb.w	r3, [r7, #34]	; 0x22
}
 80049c0:	4618      	mov	r0, r3
 80049c2:	3728      	adds	r7, #40	; 0x28
 80049c4:	46bd      	mov	sp, r7
 80049c6:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 80049ca:	bf00      	nop
 80049cc:	40008000 	.word	0x40008000
 80049d0:	00f42400 	.word	0x00f42400

080049d4 <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 80049d4:	b480      	push	{r7}
 80049d6:	b083      	sub	sp, #12
 80049d8:	af00      	add	r7, sp, #0
 80049da:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 80049dc:	687b      	ldr	r3, [r7, #4]
 80049de:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80049e0:	f003 0308 	and.w	r3, r3, #8
 80049e4:	2b00      	cmp	r3, #0
 80049e6:	d00a      	beq.n	80049fe <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 80049e8:	687b      	ldr	r3, [r7, #4]
 80049ea:	681b      	ldr	r3, [r3, #0]
 80049ec:	685b      	ldr	r3, [r3, #4]
 80049ee:	f423 4100 	bic.w	r1, r3, #32768	; 0x8000
 80049f2:	687b      	ldr	r3, [r7, #4]
 80049f4:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 80049f6:	687b      	ldr	r3, [r7, #4]
 80049f8:	681b      	ldr	r3, [r3, #0]
 80049fa:	430a      	orrs	r2, r1
 80049fc:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 80049fe:	687b      	ldr	r3, [r7, #4]
 8004a00:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004a02:	f003 0301 	and.w	r3, r3, #1
 8004a06:	2b00      	cmp	r3, #0
 8004a08:	d00a      	beq.n	8004a20 <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 8004a0a:	687b      	ldr	r3, [r7, #4]
 8004a0c:	681b      	ldr	r3, [r3, #0]
 8004a0e:	685b      	ldr	r3, [r3, #4]
 8004a10:	f423 3100 	bic.w	r1, r3, #131072	; 0x20000
 8004a14:	687b      	ldr	r3, [r7, #4]
 8004a16:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8004a18:	687b      	ldr	r3, [r7, #4]
 8004a1a:	681b      	ldr	r3, [r3, #0]
 8004a1c:	430a      	orrs	r2, r1
 8004a1e:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 8004a20:	687b      	ldr	r3, [r7, #4]
 8004a22:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004a24:	f003 0302 	and.w	r3, r3, #2
 8004a28:	2b00      	cmp	r3, #0
 8004a2a:	d00a      	beq.n	8004a42 <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 8004a2c:	687b      	ldr	r3, [r7, #4]
 8004a2e:	681b      	ldr	r3, [r3, #0]
 8004a30:	685b      	ldr	r3, [r3, #4]
 8004a32:	f423 3180 	bic.w	r1, r3, #65536	; 0x10000
 8004a36:	687b      	ldr	r3, [r7, #4]
 8004a38:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8004a3a:	687b      	ldr	r3, [r7, #4]
 8004a3c:	681b      	ldr	r3, [r3, #0]
 8004a3e:	430a      	orrs	r2, r1
 8004a40:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 8004a42:	687b      	ldr	r3, [r7, #4]
 8004a44:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004a46:	f003 0304 	and.w	r3, r3, #4
 8004a4a:	2b00      	cmp	r3, #0
 8004a4c:	d00a      	beq.n	8004a64 <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 8004a4e:	687b      	ldr	r3, [r7, #4]
 8004a50:	681b      	ldr	r3, [r3, #0]
 8004a52:	685b      	ldr	r3, [r3, #4]
 8004a54:	f423 2180 	bic.w	r1, r3, #262144	; 0x40000
 8004a58:	687b      	ldr	r3, [r7, #4]
 8004a5a:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8004a5c:	687b      	ldr	r3, [r7, #4]
 8004a5e:	681b      	ldr	r3, [r3, #0]
 8004a60:	430a      	orrs	r2, r1
 8004a62:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 8004a64:	687b      	ldr	r3, [r7, #4]
 8004a66:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004a68:	f003 0310 	and.w	r3, r3, #16
 8004a6c:	2b00      	cmp	r3, #0
 8004a6e:	d00a      	beq.n	8004a86 <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 8004a70:	687b      	ldr	r3, [r7, #4]
 8004a72:	681b      	ldr	r3, [r3, #0]
 8004a74:	689b      	ldr	r3, [r3, #8]
 8004a76:	f423 5180 	bic.w	r1, r3, #4096	; 0x1000
 8004a7a:	687b      	ldr	r3, [r7, #4]
 8004a7c:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8004a7e:	687b      	ldr	r3, [r7, #4]
 8004a80:	681b      	ldr	r3, [r3, #0]
 8004a82:	430a      	orrs	r2, r1
 8004a84:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 8004a86:	687b      	ldr	r3, [r7, #4]
 8004a88:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004a8a:	f003 0320 	and.w	r3, r3, #32
 8004a8e:	2b00      	cmp	r3, #0
 8004a90:	d00a      	beq.n	8004aa8 <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 8004a92:	687b      	ldr	r3, [r7, #4]
 8004a94:	681b      	ldr	r3, [r3, #0]
 8004a96:	689b      	ldr	r3, [r3, #8]
 8004a98:	f423 5100 	bic.w	r1, r3, #8192	; 0x2000
 8004a9c:	687b      	ldr	r3, [r7, #4]
 8004a9e:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8004aa0:	687b      	ldr	r3, [r7, #4]
 8004aa2:	681b      	ldr	r3, [r3, #0]
 8004aa4:	430a      	orrs	r2, r1
 8004aa6:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 8004aa8:	687b      	ldr	r3, [r7, #4]
 8004aaa:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004aac:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8004ab0:	2b00      	cmp	r3, #0
 8004ab2:	d01a      	beq.n	8004aea <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 8004ab4:	687b      	ldr	r3, [r7, #4]
 8004ab6:	681b      	ldr	r3, [r3, #0]
 8004ab8:	685b      	ldr	r3, [r3, #4]
 8004aba:	f423 1180 	bic.w	r1, r3, #1048576	; 0x100000
 8004abe:	687b      	ldr	r3, [r7, #4]
 8004ac0:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8004ac2:	687b      	ldr	r3, [r7, #4]
 8004ac4:	681b      	ldr	r3, [r3, #0]
 8004ac6:	430a      	orrs	r2, r1
 8004ac8:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 8004aca:	687b      	ldr	r3, [r7, #4]
 8004acc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004ace:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8004ad2:	d10a      	bne.n	8004aea <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 8004ad4:	687b      	ldr	r3, [r7, #4]
 8004ad6:	681b      	ldr	r3, [r3, #0]
 8004ad8:	685b      	ldr	r3, [r3, #4]
 8004ada:	f423 01c0 	bic.w	r1, r3, #6291456	; 0x600000
 8004ade:	687b      	ldr	r3, [r7, #4]
 8004ae0:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8004ae2:	687b      	ldr	r3, [r7, #4]
 8004ae4:	681b      	ldr	r3, [r3, #0]
 8004ae6:	430a      	orrs	r2, r1
 8004ae8:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 8004aea:	687b      	ldr	r3, [r7, #4]
 8004aec:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004aee:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8004af2:	2b00      	cmp	r3, #0
 8004af4:	d00a      	beq.n	8004b0c <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 8004af6:	687b      	ldr	r3, [r7, #4]
 8004af8:	681b      	ldr	r3, [r3, #0]
 8004afa:	685b      	ldr	r3, [r3, #4]
 8004afc:	f423 2100 	bic.w	r1, r3, #524288	; 0x80000
 8004b00:	687b      	ldr	r3, [r7, #4]
 8004b02:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 8004b04:	687b      	ldr	r3, [r7, #4]
 8004b06:	681b      	ldr	r3, [r3, #0]
 8004b08:	430a      	orrs	r2, r1
 8004b0a:	605a      	str	r2, [r3, #4]
  }
}
 8004b0c:	bf00      	nop
 8004b0e:	370c      	adds	r7, #12
 8004b10:	46bd      	mov	sp, r7
 8004b12:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004b16:	4770      	bx	lr

08004b18 <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 8004b18:	b580      	push	{r7, lr}
 8004b1a:	b098      	sub	sp, #96	; 0x60
 8004b1c:	af02      	add	r7, sp, #8
 8004b1e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8004b20:	687b      	ldr	r3, [r7, #4]
 8004b22:	2200      	movs	r2, #0
 8004b24:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 8004b28:	f7fc f990 	bl	8000e4c <HAL_GetTick>
 8004b2c:	6578      	str	r0, [r7, #84]	; 0x54

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 8004b2e:	687b      	ldr	r3, [r7, #4]
 8004b30:	681b      	ldr	r3, [r3, #0]
 8004b32:	681b      	ldr	r3, [r3, #0]
 8004b34:	f003 0308 	and.w	r3, r3, #8
 8004b38:	2b08      	cmp	r3, #8
 8004b3a:	d12e      	bne.n	8004b9a <UART_CheckIdleState+0x82>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8004b3c:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 8004b40:	9300      	str	r3, [sp, #0]
 8004b42:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8004b44:	2200      	movs	r2, #0
 8004b46:	f44f 1100 	mov.w	r1, #2097152	; 0x200000
 8004b4a:	6878      	ldr	r0, [r7, #4]
 8004b4c:	f000 f88c 	bl	8004c68 <UART_WaitOnFlagUntilTimeout>
 8004b50:	4603      	mov	r3, r0
 8004b52:	2b00      	cmp	r3, #0
 8004b54:	d021      	beq.n	8004b9a <UART_CheckIdleState+0x82>
    {
      /* Disable TXE interrupt for the interrupt process */
#if defined(USART_CR1_FIFOEN)
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE_TXFNFIE));
#else
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE));
 8004b56:	687b      	ldr	r3, [r7, #4]
 8004b58:	681b      	ldr	r3, [r3, #0]
 8004b5a:	63bb      	str	r3, [r7, #56]	; 0x38
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004b5c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8004b5e:	e853 3f00 	ldrex	r3, [r3]
 8004b62:	637b      	str	r3, [r7, #52]	; 0x34
   return(result);
 8004b64:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8004b66:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8004b6a:	653b      	str	r3, [r7, #80]	; 0x50
 8004b6c:	687b      	ldr	r3, [r7, #4]
 8004b6e:	681b      	ldr	r3, [r3, #0]
 8004b70:	461a      	mov	r2, r3
 8004b72:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8004b74:	647b      	str	r3, [r7, #68]	; 0x44
 8004b76:	643a      	str	r2, [r7, #64]	; 0x40
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004b78:	6c39      	ldr	r1, [r7, #64]	; 0x40
 8004b7a:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 8004b7c:	e841 2300 	strex	r3, r2, [r1]
 8004b80:	63fb      	str	r3, [r7, #60]	; 0x3c
   return(result);
 8004b82:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8004b84:	2b00      	cmp	r3, #0
 8004b86:	d1e6      	bne.n	8004b56 <UART_CheckIdleState+0x3e>
#endif /* USART_CR1_FIFOEN */

      huart->gState = HAL_UART_STATE_READY;
 8004b88:	687b      	ldr	r3, [r7, #4]
 8004b8a:	2220      	movs	r2, #32
 8004b8c:	67da      	str	r2, [r3, #124]	; 0x7c

      __HAL_UNLOCK(huart);
 8004b8e:	687b      	ldr	r3, [r7, #4]
 8004b90:	2200      	movs	r2, #0
 8004b92:	f883 2078 	strb.w	r2, [r3, #120]	; 0x78

      /* Timeout occurred */
      return HAL_TIMEOUT;
 8004b96:	2303      	movs	r3, #3
 8004b98:	e062      	b.n	8004c60 <UART_CheckIdleState+0x148>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 8004b9a:	687b      	ldr	r3, [r7, #4]
 8004b9c:	681b      	ldr	r3, [r3, #0]
 8004b9e:	681b      	ldr	r3, [r3, #0]
 8004ba0:	f003 0304 	and.w	r3, r3, #4
 8004ba4:	2b04      	cmp	r3, #4
 8004ba6:	d149      	bne.n	8004c3c <UART_CheckIdleState+0x124>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8004ba8:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 8004bac:	9300      	str	r3, [sp, #0]
 8004bae:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8004bb0:	2200      	movs	r2, #0
 8004bb2:	f44f 0180 	mov.w	r1, #4194304	; 0x400000
 8004bb6:	6878      	ldr	r0, [r7, #4]
 8004bb8:	f000 f856 	bl	8004c68 <UART_WaitOnFlagUntilTimeout>
 8004bbc:	4603      	mov	r3, r0
 8004bbe:	2b00      	cmp	r3, #0
 8004bc0:	d03c      	beq.n	8004c3c <UART_CheckIdleState+0x124>
      /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error)
      interrupts for the interrupt process */
#if defined(USART_CR1_FIFOEN)
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
#else
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8004bc2:	687b      	ldr	r3, [r7, #4]
 8004bc4:	681b      	ldr	r3, [r3, #0]
 8004bc6:	627b      	str	r3, [r7, #36]	; 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004bc8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004bca:	e853 3f00 	ldrex	r3, [r3]
 8004bce:	623b      	str	r3, [r7, #32]
   return(result);
 8004bd0:	6a3b      	ldr	r3, [r7, #32]
 8004bd2:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 8004bd6:	64fb      	str	r3, [r7, #76]	; 0x4c
 8004bd8:	687b      	ldr	r3, [r7, #4]
 8004bda:	681b      	ldr	r3, [r3, #0]
 8004bdc:	461a      	mov	r2, r3
 8004bde:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8004be0:	633b      	str	r3, [r7, #48]	; 0x30
 8004be2:	62fa      	str	r2, [r7, #44]	; 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004be4:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 8004be6:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8004be8:	e841 2300 	strex	r3, r2, [r1]
 8004bec:	62bb      	str	r3, [r7, #40]	; 0x28
   return(result);
 8004bee:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004bf0:	2b00      	cmp	r3, #0
 8004bf2:	d1e6      	bne.n	8004bc2 <UART_CheckIdleState+0xaa>
#endif /* USART_CR1_FIFOEN */
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8004bf4:	687b      	ldr	r3, [r7, #4]
 8004bf6:	681b      	ldr	r3, [r3, #0]
 8004bf8:	3308      	adds	r3, #8
 8004bfa:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004bfc:	693b      	ldr	r3, [r7, #16]
 8004bfe:	e853 3f00 	ldrex	r3, [r3]
 8004c02:	60fb      	str	r3, [r7, #12]
   return(result);
 8004c04:	68fb      	ldr	r3, [r7, #12]
 8004c06:	f023 0301 	bic.w	r3, r3, #1
 8004c0a:	64bb      	str	r3, [r7, #72]	; 0x48
 8004c0c:	687b      	ldr	r3, [r7, #4]
 8004c0e:	681b      	ldr	r3, [r3, #0]
 8004c10:	3308      	adds	r3, #8
 8004c12:	6cba      	ldr	r2, [r7, #72]	; 0x48
 8004c14:	61fa      	str	r2, [r7, #28]
 8004c16:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004c18:	69b9      	ldr	r1, [r7, #24]
 8004c1a:	69fa      	ldr	r2, [r7, #28]
 8004c1c:	e841 2300 	strex	r3, r2, [r1]
 8004c20:	617b      	str	r3, [r7, #20]
   return(result);
 8004c22:	697b      	ldr	r3, [r7, #20]
 8004c24:	2b00      	cmp	r3, #0
 8004c26:	d1e5      	bne.n	8004bf4 <UART_CheckIdleState+0xdc>

      huart->RxState = HAL_UART_STATE_READY;
 8004c28:	687b      	ldr	r3, [r7, #4]
 8004c2a:	2220      	movs	r2, #32
 8004c2c:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80

      __HAL_UNLOCK(huart);
 8004c30:	687b      	ldr	r3, [r7, #4]
 8004c32:	2200      	movs	r2, #0
 8004c34:	f883 2078 	strb.w	r2, [r3, #120]	; 0x78

      /* Timeout occurred */
      return HAL_TIMEOUT;
 8004c38:	2303      	movs	r3, #3
 8004c3a:	e011      	b.n	8004c60 <UART_CheckIdleState+0x148>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 8004c3c:	687b      	ldr	r3, [r7, #4]
 8004c3e:	2220      	movs	r2, #32
 8004c40:	67da      	str	r2, [r3, #124]	; 0x7c
  huart->RxState = HAL_UART_STATE_READY;
 8004c42:	687b      	ldr	r3, [r7, #4]
 8004c44:	2220      	movs	r2, #32
 8004c46:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8004c4a:	687b      	ldr	r3, [r7, #4]
 8004c4c:	2200      	movs	r2, #0
 8004c4e:	661a      	str	r2, [r3, #96]	; 0x60
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8004c50:	687b      	ldr	r3, [r7, #4]
 8004c52:	2200      	movs	r2, #0
 8004c54:	665a      	str	r2, [r3, #100]	; 0x64

  __HAL_UNLOCK(huart);
 8004c56:	687b      	ldr	r3, [r7, #4]
 8004c58:	2200      	movs	r2, #0
 8004c5a:	f883 2078 	strb.w	r2, [r3, #120]	; 0x78

  return HAL_OK;
 8004c5e:	2300      	movs	r3, #0
}
 8004c60:	4618      	mov	r0, r3
 8004c62:	3758      	adds	r7, #88	; 0x58
 8004c64:	46bd      	mov	sp, r7
 8004c66:	bd80      	pop	{r7, pc}

08004c68 <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 8004c68:	b580      	push	{r7, lr}
 8004c6a:	b084      	sub	sp, #16
 8004c6c:	af00      	add	r7, sp, #0
 8004c6e:	60f8      	str	r0, [r7, #12]
 8004c70:	60b9      	str	r1, [r7, #8]
 8004c72:	603b      	str	r3, [r7, #0]
 8004c74:	4613      	mov	r3, r2
 8004c76:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8004c78:	e049      	b.n	8004d0e <UART_WaitOnFlagUntilTimeout+0xa6>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8004c7a:	69bb      	ldr	r3, [r7, #24]
 8004c7c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004c80:	d045      	beq.n	8004d0e <UART_WaitOnFlagUntilTimeout+0xa6>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8004c82:	f7fc f8e3 	bl	8000e4c <HAL_GetTick>
 8004c86:	4602      	mov	r2, r0
 8004c88:	683b      	ldr	r3, [r7, #0]
 8004c8a:	1ad3      	subs	r3, r2, r3
 8004c8c:	69ba      	ldr	r2, [r7, #24]
 8004c8e:	429a      	cmp	r2, r3
 8004c90:	d302      	bcc.n	8004c98 <UART_WaitOnFlagUntilTimeout+0x30>
 8004c92:	69bb      	ldr	r3, [r7, #24]
 8004c94:	2b00      	cmp	r3, #0
 8004c96:	d101      	bne.n	8004c9c <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 8004c98:	2303      	movs	r3, #3
 8004c9a:	e048      	b.n	8004d2e <UART_WaitOnFlagUntilTimeout+0xc6>
      }

      if (READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U)
 8004c9c:	68fb      	ldr	r3, [r7, #12]
 8004c9e:	681b      	ldr	r3, [r3, #0]
 8004ca0:	681b      	ldr	r3, [r3, #0]
 8004ca2:	f003 0304 	and.w	r3, r3, #4
 8004ca6:	2b00      	cmp	r3, #0
 8004ca8:	d031      	beq.n	8004d0e <UART_WaitOnFlagUntilTimeout+0xa6>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 8004caa:	68fb      	ldr	r3, [r7, #12]
 8004cac:	681b      	ldr	r3, [r3, #0]
 8004cae:	69db      	ldr	r3, [r3, #28]
 8004cb0:	f003 0308 	and.w	r3, r3, #8
 8004cb4:	2b08      	cmp	r3, #8
 8004cb6:	d110      	bne.n	8004cda <UART_WaitOnFlagUntilTimeout+0x72>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 8004cb8:	68fb      	ldr	r3, [r7, #12]
 8004cba:	681b      	ldr	r3, [r3, #0]
 8004cbc:	2208      	movs	r2, #8
 8004cbe:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8004cc0:	68f8      	ldr	r0, [r7, #12]
 8004cc2:	f000 f838 	bl	8004d36 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 8004cc6:	68fb      	ldr	r3, [r7, #12]
 8004cc8:	2208      	movs	r2, #8
 8004cca:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8004cce:	68fb      	ldr	r3, [r7, #12]
 8004cd0:	2200      	movs	r2, #0
 8004cd2:	f883 2078 	strb.w	r2, [r3, #120]	; 0x78

          return HAL_ERROR;
 8004cd6:	2301      	movs	r3, #1
 8004cd8:	e029      	b.n	8004d2e <UART_WaitOnFlagUntilTimeout+0xc6>
        }
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 8004cda:	68fb      	ldr	r3, [r7, #12]
 8004cdc:	681b      	ldr	r3, [r3, #0]
 8004cde:	69db      	ldr	r3, [r3, #28]
 8004ce0:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8004ce4:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8004ce8:	d111      	bne.n	8004d0e <UART_WaitOnFlagUntilTimeout+0xa6>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8004cea:	68fb      	ldr	r3, [r7, #12]
 8004cec:	681b      	ldr	r3, [r3, #0]
 8004cee:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8004cf2:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8004cf4:	68f8      	ldr	r0, [r7, #12]
 8004cf6:	f000 f81e 	bl	8004d36 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_RTO;
 8004cfa:	68fb      	ldr	r3, [r7, #12]
 8004cfc:	2220      	movs	r2, #32
 8004cfe:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8004d02:	68fb      	ldr	r3, [r7, #12]
 8004d04:	2200      	movs	r2, #0
 8004d06:	f883 2078 	strb.w	r2, [r3, #120]	; 0x78

          return HAL_TIMEOUT;
 8004d0a:	2303      	movs	r3, #3
 8004d0c:	e00f      	b.n	8004d2e <UART_WaitOnFlagUntilTimeout+0xc6>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8004d0e:	68fb      	ldr	r3, [r7, #12]
 8004d10:	681b      	ldr	r3, [r3, #0]
 8004d12:	69da      	ldr	r2, [r3, #28]
 8004d14:	68bb      	ldr	r3, [r7, #8]
 8004d16:	4013      	ands	r3, r2
 8004d18:	68ba      	ldr	r2, [r7, #8]
 8004d1a:	429a      	cmp	r2, r3
 8004d1c:	bf0c      	ite	eq
 8004d1e:	2301      	moveq	r3, #1
 8004d20:	2300      	movne	r3, #0
 8004d22:	b2db      	uxtb	r3, r3
 8004d24:	461a      	mov	r2, r3
 8004d26:	79fb      	ldrb	r3, [r7, #7]
 8004d28:	429a      	cmp	r2, r3
 8004d2a:	d0a6      	beq.n	8004c7a <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8004d2c:	2300      	movs	r3, #0
}
 8004d2e:	4618      	mov	r0, r3
 8004d30:	3710      	adds	r7, #16
 8004d32:	46bd      	mov	sp, r7
 8004d34:	bd80      	pop	{r7, pc}

08004d36 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8004d36:	b480      	push	{r7}
 8004d38:	b095      	sub	sp, #84	; 0x54
 8004d3a:	af00      	add	r7, sp, #0
 8004d3c:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
#if defined(USART_CR1_FIFOEN)
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
#else
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8004d3e:	687b      	ldr	r3, [r7, #4]
 8004d40:	681b      	ldr	r3, [r3, #0]
 8004d42:	637b      	str	r3, [r7, #52]	; 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004d44:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8004d46:	e853 3f00 	ldrex	r3, [r3]
 8004d4a:	633b      	str	r3, [r7, #48]	; 0x30
   return(result);
 8004d4c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004d4e:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 8004d52:	64fb      	str	r3, [r7, #76]	; 0x4c
 8004d54:	687b      	ldr	r3, [r7, #4]
 8004d56:	681b      	ldr	r3, [r3, #0]
 8004d58:	461a      	mov	r2, r3
 8004d5a:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8004d5c:	643b      	str	r3, [r7, #64]	; 0x40
 8004d5e:	63fa      	str	r2, [r7, #60]	; 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004d60:	6bf9      	ldr	r1, [r7, #60]	; 0x3c
 8004d62:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 8004d64:	e841 2300 	strex	r3, r2, [r1]
 8004d68:	63bb      	str	r3, [r7, #56]	; 0x38
   return(result);
 8004d6a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8004d6c:	2b00      	cmp	r3, #0
 8004d6e:	d1e6      	bne.n	8004d3e <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8004d70:	687b      	ldr	r3, [r7, #4]
 8004d72:	681b      	ldr	r3, [r3, #0]
 8004d74:	3308      	adds	r3, #8
 8004d76:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004d78:	6a3b      	ldr	r3, [r7, #32]
 8004d7a:	e853 3f00 	ldrex	r3, [r3]
 8004d7e:	61fb      	str	r3, [r7, #28]
   return(result);
 8004d80:	69fb      	ldr	r3, [r7, #28]
 8004d82:	f023 0301 	bic.w	r3, r3, #1
 8004d86:	64bb      	str	r3, [r7, #72]	; 0x48
 8004d88:	687b      	ldr	r3, [r7, #4]
 8004d8a:	681b      	ldr	r3, [r3, #0]
 8004d8c:	3308      	adds	r3, #8
 8004d8e:	6cba      	ldr	r2, [r7, #72]	; 0x48
 8004d90:	62fa      	str	r2, [r7, #44]	; 0x2c
 8004d92:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004d94:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 8004d96:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8004d98:	e841 2300 	strex	r3, r2, [r1]
 8004d9c:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 8004d9e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004da0:	2b00      	cmp	r3, #0
 8004da2:	d1e5      	bne.n	8004d70 <UART_EndRxTransfer+0x3a>
#endif /* USART_CR1_FIFOEN */

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8004da4:	687b      	ldr	r3, [r7, #4]
 8004da6:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8004da8:	2b01      	cmp	r3, #1
 8004daa:	d118      	bne.n	8004dde <UART_EndRxTransfer+0xa8>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8004dac:	687b      	ldr	r3, [r7, #4]
 8004dae:	681b      	ldr	r3, [r3, #0]
 8004db0:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004db2:	68fb      	ldr	r3, [r7, #12]
 8004db4:	e853 3f00 	ldrex	r3, [r3]
 8004db8:	60bb      	str	r3, [r7, #8]
   return(result);
 8004dba:	68bb      	ldr	r3, [r7, #8]
 8004dbc:	f023 0310 	bic.w	r3, r3, #16
 8004dc0:	647b      	str	r3, [r7, #68]	; 0x44
 8004dc2:	687b      	ldr	r3, [r7, #4]
 8004dc4:	681b      	ldr	r3, [r3, #0]
 8004dc6:	461a      	mov	r2, r3
 8004dc8:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8004dca:	61bb      	str	r3, [r7, #24]
 8004dcc:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004dce:	6979      	ldr	r1, [r7, #20]
 8004dd0:	69ba      	ldr	r2, [r7, #24]
 8004dd2:	e841 2300 	strex	r3, r2, [r1]
 8004dd6:	613b      	str	r3, [r7, #16]
   return(result);
 8004dd8:	693b      	ldr	r3, [r7, #16]
 8004dda:	2b00      	cmp	r3, #0
 8004ddc:	d1e6      	bne.n	8004dac <UART_EndRxTransfer+0x76>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8004dde:	687b      	ldr	r3, [r7, #4]
 8004de0:	2220      	movs	r2, #32
 8004de2:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8004de6:	687b      	ldr	r3, [r7, #4]
 8004de8:	2200      	movs	r2, #0
 8004dea:	661a      	str	r2, [r3, #96]	; 0x60

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 8004dec:	687b      	ldr	r3, [r7, #4]
 8004dee:	2200      	movs	r2, #0
 8004df0:	669a      	str	r2, [r3, #104]	; 0x68
}
 8004df2:	bf00      	nop
 8004df4:	3754      	adds	r7, #84	; 0x54
 8004df6:	46bd      	mov	sp, r7
 8004df8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004dfc:	4770      	bx	lr
	...

08004e00 <std>:
 8004e00:	2300      	movs	r3, #0
 8004e02:	b510      	push	{r4, lr}
 8004e04:	4604      	mov	r4, r0
 8004e06:	e9c0 3300 	strd	r3, r3, [r0]
 8004e0a:	e9c0 3304 	strd	r3, r3, [r0, #16]
 8004e0e:	6083      	str	r3, [r0, #8]
 8004e10:	8181      	strh	r1, [r0, #12]
 8004e12:	6643      	str	r3, [r0, #100]	; 0x64
 8004e14:	81c2      	strh	r2, [r0, #14]
 8004e16:	6183      	str	r3, [r0, #24]
 8004e18:	4619      	mov	r1, r3
 8004e1a:	2208      	movs	r2, #8
 8004e1c:	305c      	adds	r0, #92	; 0x5c
 8004e1e:	f000 f906 	bl	800502e <memset>
 8004e22:	4b0d      	ldr	r3, [pc, #52]	; (8004e58 <std+0x58>)
 8004e24:	6263      	str	r3, [r4, #36]	; 0x24
 8004e26:	4b0d      	ldr	r3, [pc, #52]	; (8004e5c <std+0x5c>)
 8004e28:	62a3      	str	r3, [r4, #40]	; 0x28
 8004e2a:	4b0d      	ldr	r3, [pc, #52]	; (8004e60 <std+0x60>)
 8004e2c:	62e3      	str	r3, [r4, #44]	; 0x2c
 8004e2e:	4b0d      	ldr	r3, [pc, #52]	; (8004e64 <std+0x64>)
 8004e30:	6323      	str	r3, [r4, #48]	; 0x30
 8004e32:	4b0d      	ldr	r3, [pc, #52]	; (8004e68 <std+0x68>)
 8004e34:	6224      	str	r4, [r4, #32]
 8004e36:	429c      	cmp	r4, r3
 8004e38:	d006      	beq.n	8004e48 <std+0x48>
 8004e3a:	f103 0268 	add.w	r2, r3, #104	; 0x68
 8004e3e:	4294      	cmp	r4, r2
 8004e40:	d002      	beq.n	8004e48 <std+0x48>
 8004e42:	33d0      	adds	r3, #208	; 0xd0
 8004e44:	429c      	cmp	r4, r3
 8004e46:	d105      	bne.n	8004e54 <std+0x54>
 8004e48:	f104 0058 	add.w	r0, r4, #88	; 0x58
 8004e4c:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8004e50:	f000 b966 	b.w	8005120 <__retarget_lock_init_recursive>
 8004e54:	bd10      	pop	{r4, pc}
 8004e56:	bf00      	nop
 8004e58:	08004fa9 	.word	0x08004fa9
 8004e5c:	08004fcb 	.word	0x08004fcb
 8004e60:	08005003 	.word	0x08005003
 8004e64:	08005027 	.word	0x08005027
 8004e68:	200001c4 	.word	0x200001c4

08004e6c <stdio_exit_handler>:
 8004e6c:	4a02      	ldr	r2, [pc, #8]	; (8004e78 <stdio_exit_handler+0xc>)
 8004e6e:	4903      	ldr	r1, [pc, #12]	; (8004e7c <stdio_exit_handler+0x10>)
 8004e70:	4803      	ldr	r0, [pc, #12]	; (8004e80 <stdio_exit_handler+0x14>)
 8004e72:	f000 b869 	b.w	8004f48 <_fwalk_sglue>
 8004e76:	bf00      	nop
 8004e78:	2000000c 	.word	0x2000000c
 8004e7c:	080059cd 	.word	0x080059cd
 8004e80:	20000018 	.word	0x20000018

08004e84 <cleanup_stdio>:
 8004e84:	6841      	ldr	r1, [r0, #4]
 8004e86:	4b0c      	ldr	r3, [pc, #48]	; (8004eb8 <cleanup_stdio+0x34>)
 8004e88:	4299      	cmp	r1, r3
 8004e8a:	b510      	push	{r4, lr}
 8004e8c:	4604      	mov	r4, r0
 8004e8e:	d001      	beq.n	8004e94 <cleanup_stdio+0x10>
 8004e90:	f000 fd9c 	bl	80059cc <_fflush_r>
 8004e94:	68a1      	ldr	r1, [r4, #8]
 8004e96:	4b09      	ldr	r3, [pc, #36]	; (8004ebc <cleanup_stdio+0x38>)
 8004e98:	4299      	cmp	r1, r3
 8004e9a:	d002      	beq.n	8004ea2 <cleanup_stdio+0x1e>
 8004e9c:	4620      	mov	r0, r4
 8004e9e:	f000 fd95 	bl	80059cc <_fflush_r>
 8004ea2:	68e1      	ldr	r1, [r4, #12]
 8004ea4:	4b06      	ldr	r3, [pc, #24]	; (8004ec0 <cleanup_stdio+0x3c>)
 8004ea6:	4299      	cmp	r1, r3
 8004ea8:	d004      	beq.n	8004eb4 <cleanup_stdio+0x30>
 8004eaa:	4620      	mov	r0, r4
 8004eac:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8004eb0:	f000 bd8c 	b.w	80059cc <_fflush_r>
 8004eb4:	bd10      	pop	{r4, pc}
 8004eb6:	bf00      	nop
 8004eb8:	200001c4 	.word	0x200001c4
 8004ebc:	2000022c 	.word	0x2000022c
 8004ec0:	20000294 	.word	0x20000294

08004ec4 <global_stdio_init.part.0>:
 8004ec4:	b510      	push	{r4, lr}
 8004ec6:	4b0b      	ldr	r3, [pc, #44]	; (8004ef4 <global_stdio_init.part.0+0x30>)
 8004ec8:	4c0b      	ldr	r4, [pc, #44]	; (8004ef8 <global_stdio_init.part.0+0x34>)
 8004eca:	4a0c      	ldr	r2, [pc, #48]	; (8004efc <global_stdio_init.part.0+0x38>)
 8004ecc:	601a      	str	r2, [r3, #0]
 8004ece:	4620      	mov	r0, r4
 8004ed0:	2200      	movs	r2, #0
 8004ed2:	2104      	movs	r1, #4
 8004ed4:	f7ff ff94 	bl	8004e00 <std>
 8004ed8:	f104 0068 	add.w	r0, r4, #104	; 0x68
 8004edc:	2201      	movs	r2, #1
 8004ede:	2109      	movs	r1, #9
 8004ee0:	f7ff ff8e 	bl	8004e00 <std>
 8004ee4:	f104 00d0 	add.w	r0, r4, #208	; 0xd0
 8004ee8:	2202      	movs	r2, #2
 8004eea:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8004eee:	2112      	movs	r1, #18
 8004ef0:	f7ff bf86 	b.w	8004e00 <std>
 8004ef4:	200002fc 	.word	0x200002fc
 8004ef8:	200001c4 	.word	0x200001c4
 8004efc:	08004e6d 	.word	0x08004e6d

08004f00 <__sfp_lock_acquire>:
 8004f00:	4801      	ldr	r0, [pc, #4]	; (8004f08 <__sfp_lock_acquire+0x8>)
 8004f02:	f000 b90e 	b.w	8005122 <__retarget_lock_acquire_recursive>
 8004f06:	bf00      	nop
 8004f08:	20000305 	.word	0x20000305

08004f0c <__sfp_lock_release>:
 8004f0c:	4801      	ldr	r0, [pc, #4]	; (8004f14 <__sfp_lock_release+0x8>)
 8004f0e:	f000 b909 	b.w	8005124 <__retarget_lock_release_recursive>
 8004f12:	bf00      	nop
 8004f14:	20000305 	.word	0x20000305

08004f18 <__sinit>:
 8004f18:	b510      	push	{r4, lr}
 8004f1a:	4604      	mov	r4, r0
 8004f1c:	f7ff fff0 	bl	8004f00 <__sfp_lock_acquire>
 8004f20:	6a23      	ldr	r3, [r4, #32]
 8004f22:	b11b      	cbz	r3, 8004f2c <__sinit+0x14>
 8004f24:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8004f28:	f7ff bff0 	b.w	8004f0c <__sfp_lock_release>
 8004f2c:	4b04      	ldr	r3, [pc, #16]	; (8004f40 <__sinit+0x28>)
 8004f2e:	6223      	str	r3, [r4, #32]
 8004f30:	4b04      	ldr	r3, [pc, #16]	; (8004f44 <__sinit+0x2c>)
 8004f32:	681b      	ldr	r3, [r3, #0]
 8004f34:	2b00      	cmp	r3, #0
 8004f36:	d1f5      	bne.n	8004f24 <__sinit+0xc>
 8004f38:	f7ff ffc4 	bl	8004ec4 <global_stdio_init.part.0>
 8004f3c:	e7f2      	b.n	8004f24 <__sinit+0xc>
 8004f3e:	bf00      	nop
 8004f40:	08004e85 	.word	0x08004e85
 8004f44:	200002fc 	.word	0x200002fc

08004f48 <_fwalk_sglue>:
 8004f48:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8004f4c:	4607      	mov	r7, r0
 8004f4e:	4688      	mov	r8, r1
 8004f50:	4614      	mov	r4, r2
 8004f52:	2600      	movs	r6, #0
 8004f54:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 8004f58:	f1b9 0901 	subs.w	r9, r9, #1
 8004f5c:	d505      	bpl.n	8004f6a <_fwalk_sglue+0x22>
 8004f5e:	6824      	ldr	r4, [r4, #0]
 8004f60:	2c00      	cmp	r4, #0
 8004f62:	d1f7      	bne.n	8004f54 <_fwalk_sglue+0xc>
 8004f64:	4630      	mov	r0, r6
 8004f66:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8004f6a:	89ab      	ldrh	r3, [r5, #12]
 8004f6c:	2b01      	cmp	r3, #1
 8004f6e:	d907      	bls.n	8004f80 <_fwalk_sglue+0x38>
 8004f70:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 8004f74:	3301      	adds	r3, #1
 8004f76:	d003      	beq.n	8004f80 <_fwalk_sglue+0x38>
 8004f78:	4629      	mov	r1, r5
 8004f7a:	4638      	mov	r0, r7
 8004f7c:	47c0      	blx	r8
 8004f7e:	4306      	orrs	r6, r0
 8004f80:	3568      	adds	r5, #104	; 0x68
 8004f82:	e7e9      	b.n	8004f58 <_fwalk_sglue+0x10>

08004f84 <iprintf>:
 8004f84:	b40f      	push	{r0, r1, r2, r3}
 8004f86:	b507      	push	{r0, r1, r2, lr}
 8004f88:	4906      	ldr	r1, [pc, #24]	; (8004fa4 <iprintf+0x20>)
 8004f8a:	ab04      	add	r3, sp, #16
 8004f8c:	6808      	ldr	r0, [r1, #0]
 8004f8e:	f853 2b04 	ldr.w	r2, [r3], #4
 8004f92:	6881      	ldr	r1, [r0, #8]
 8004f94:	9301      	str	r3, [sp, #4]
 8004f96:	f000 f9e9 	bl	800536c <_vfiprintf_r>
 8004f9a:	b003      	add	sp, #12
 8004f9c:	f85d eb04 	ldr.w	lr, [sp], #4
 8004fa0:	b004      	add	sp, #16
 8004fa2:	4770      	bx	lr
 8004fa4:	20000064 	.word	0x20000064

08004fa8 <__sread>:
 8004fa8:	b510      	push	{r4, lr}
 8004faa:	460c      	mov	r4, r1
 8004fac:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8004fb0:	f000 f868 	bl	8005084 <_read_r>
 8004fb4:	2800      	cmp	r0, #0
 8004fb6:	bfab      	itete	ge
 8004fb8:	6d63      	ldrge	r3, [r4, #84]	; 0x54
 8004fba:	89a3      	ldrhlt	r3, [r4, #12]
 8004fbc:	181b      	addge	r3, r3, r0
 8004fbe:	f423 5380 	biclt.w	r3, r3, #4096	; 0x1000
 8004fc2:	bfac      	ite	ge
 8004fc4:	6563      	strge	r3, [r4, #84]	; 0x54
 8004fc6:	81a3      	strhlt	r3, [r4, #12]
 8004fc8:	bd10      	pop	{r4, pc}

08004fca <__swrite>:
 8004fca:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8004fce:	461f      	mov	r7, r3
 8004fd0:	898b      	ldrh	r3, [r1, #12]
 8004fd2:	05db      	lsls	r3, r3, #23
 8004fd4:	4605      	mov	r5, r0
 8004fd6:	460c      	mov	r4, r1
 8004fd8:	4616      	mov	r6, r2
 8004fda:	d505      	bpl.n	8004fe8 <__swrite+0x1e>
 8004fdc:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8004fe0:	2302      	movs	r3, #2
 8004fe2:	2200      	movs	r2, #0
 8004fe4:	f000 f83c 	bl	8005060 <_lseek_r>
 8004fe8:	89a3      	ldrh	r3, [r4, #12]
 8004fea:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8004fee:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8004ff2:	81a3      	strh	r3, [r4, #12]
 8004ff4:	4632      	mov	r2, r6
 8004ff6:	463b      	mov	r3, r7
 8004ff8:	4628      	mov	r0, r5
 8004ffa:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8004ffe:	f000 b853 	b.w	80050a8 <_write_r>

08005002 <__sseek>:
 8005002:	b510      	push	{r4, lr}
 8005004:	460c      	mov	r4, r1
 8005006:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800500a:	f000 f829 	bl	8005060 <_lseek_r>
 800500e:	1c43      	adds	r3, r0, #1
 8005010:	89a3      	ldrh	r3, [r4, #12]
 8005012:	bf15      	itete	ne
 8005014:	6560      	strne	r0, [r4, #84]	; 0x54
 8005016:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
 800501a:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
 800501e:	81a3      	strheq	r3, [r4, #12]
 8005020:	bf18      	it	ne
 8005022:	81a3      	strhne	r3, [r4, #12]
 8005024:	bd10      	pop	{r4, pc}

08005026 <__sclose>:
 8005026:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800502a:	f000 b809 	b.w	8005040 <_close_r>

0800502e <memset>:
 800502e:	4402      	add	r2, r0
 8005030:	4603      	mov	r3, r0
 8005032:	4293      	cmp	r3, r2
 8005034:	d100      	bne.n	8005038 <memset+0xa>
 8005036:	4770      	bx	lr
 8005038:	f803 1b01 	strb.w	r1, [r3], #1
 800503c:	e7f9      	b.n	8005032 <memset+0x4>
	...

08005040 <_close_r>:
 8005040:	b538      	push	{r3, r4, r5, lr}
 8005042:	4d06      	ldr	r5, [pc, #24]	; (800505c <_close_r+0x1c>)
 8005044:	2300      	movs	r3, #0
 8005046:	4604      	mov	r4, r0
 8005048:	4608      	mov	r0, r1
 800504a:	602b      	str	r3, [r5, #0]
 800504c:	f7fb fde7 	bl	8000c1e <_close>
 8005050:	1c43      	adds	r3, r0, #1
 8005052:	d102      	bne.n	800505a <_close_r+0x1a>
 8005054:	682b      	ldr	r3, [r5, #0]
 8005056:	b103      	cbz	r3, 800505a <_close_r+0x1a>
 8005058:	6023      	str	r3, [r4, #0]
 800505a:	bd38      	pop	{r3, r4, r5, pc}
 800505c:	20000300 	.word	0x20000300

08005060 <_lseek_r>:
 8005060:	b538      	push	{r3, r4, r5, lr}
 8005062:	4d07      	ldr	r5, [pc, #28]	; (8005080 <_lseek_r+0x20>)
 8005064:	4604      	mov	r4, r0
 8005066:	4608      	mov	r0, r1
 8005068:	4611      	mov	r1, r2
 800506a:	2200      	movs	r2, #0
 800506c:	602a      	str	r2, [r5, #0]
 800506e:	461a      	mov	r2, r3
 8005070:	f7fb fdfc 	bl	8000c6c <_lseek>
 8005074:	1c43      	adds	r3, r0, #1
 8005076:	d102      	bne.n	800507e <_lseek_r+0x1e>
 8005078:	682b      	ldr	r3, [r5, #0]
 800507a:	b103      	cbz	r3, 800507e <_lseek_r+0x1e>
 800507c:	6023      	str	r3, [r4, #0]
 800507e:	bd38      	pop	{r3, r4, r5, pc}
 8005080:	20000300 	.word	0x20000300

08005084 <_read_r>:
 8005084:	b538      	push	{r3, r4, r5, lr}
 8005086:	4d07      	ldr	r5, [pc, #28]	; (80050a4 <_read_r+0x20>)
 8005088:	4604      	mov	r4, r0
 800508a:	4608      	mov	r0, r1
 800508c:	4611      	mov	r1, r2
 800508e:	2200      	movs	r2, #0
 8005090:	602a      	str	r2, [r5, #0]
 8005092:	461a      	mov	r2, r3
 8005094:	f7fb fd8a 	bl	8000bac <_read>
 8005098:	1c43      	adds	r3, r0, #1
 800509a:	d102      	bne.n	80050a2 <_read_r+0x1e>
 800509c:	682b      	ldr	r3, [r5, #0]
 800509e:	b103      	cbz	r3, 80050a2 <_read_r+0x1e>
 80050a0:	6023      	str	r3, [r4, #0]
 80050a2:	bd38      	pop	{r3, r4, r5, pc}
 80050a4:	20000300 	.word	0x20000300

080050a8 <_write_r>:
 80050a8:	b538      	push	{r3, r4, r5, lr}
 80050aa:	4d07      	ldr	r5, [pc, #28]	; (80050c8 <_write_r+0x20>)
 80050ac:	4604      	mov	r4, r0
 80050ae:	4608      	mov	r0, r1
 80050b0:	4611      	mov	r1, r2
 80050b2:	2200      	movs	r2, #0
 80050b4:	602a      	str	r2, [r5, #0]
 80050b6:	461a      	mov	r2, r3
 80050b8:	f7fb fd95 	bl	8000be6 <_write>
 80050bc:	1c43      	adds	r3, r0, #1
 80050be:	d102      	bne.n	80050c6 <_write_r+0x1e>
 80050c0:	682b      	ldr	r3, [r5, #0]
 80050c2:	b103      	cbz	r3, 80050c6 <_write_r+0x1e>
 80050c4:	6023      	str	r3, [r4, #0]
 80050c6:	bd38      	pop	{r3, r4, r5, pc}
 80050c8:	20000300 	.word	0x20000300

080050cc <__errno>:
 80050cc:	4b01      	ldr	r3, [pc, #4]	; (80050d4 <__errno+0x8>)
 80050ce:	6818      	ldr	r0, [r3, #0]
 80050d0:	4770      	bx	lr
 80050d2:	bf00      	nop
 80050d4:	20000064 	.word	0x20000064

080050d8 <__libc_init_array>:
 80050d8:	b570      	push	{r4, r5, r6, lr}
 80050da:	4d0d      	ldr	r5, [pc, #52]	; (8005110 <__libc_init_array+0x38>)
 80050dc:	4c0d      	ldr	r4, [pc, #52]	; (8005114 <__libc_init_array+0x3c>)
 80050de:	1b64      	subs	r4, r4, r5
 80050e0:	10a4      	asrs	r4, r4, #2
 80050e2:	2600      	movs	r6, #0
 80050e4:	42a6      	cmp	r6, r4
 80050e6:	d109      	bne.n	80050fc <__libc_init_array+0x24>
 80050e8:	4d0b      	ldr	r5, [pc, #44]	; (8005118 <__libc_init_array+0x40>)
 80050ea:	4c0c      	ldr	r4, [pc, #48]	; (800511c <__libc_init_array+0x44>)
 80050ec:	f000 fdc0 	bl	8005c70 <_init>
 80050f0:	1b64      	subs	r4, r4, r5
 80050f2:	10a4      	asrs	r4, r4, #2
 80050f4:	2600      	movs	r6, #0
 80050f6:	42a6      	cmp	r6, r4
 80050f8:	d105      	bne.n	8005106 <__libc_init_array+0x2e>
 80050fa:	bd70      	pop	{r4, r5, r6, pc}
 80050fc:	f855 3b04 	ldr.w	r3, [r5], #4
 8005100:	4798      	blx	r3
 8005102:	3601      	adds	r6, #1
 8005104:	e7ee      	b.n	80050e4 <__libc_init_array+0xc>
 8005106:	f855 3b04 	ldr.w	r3, [r5], #4
 800510a:	4798      	blx	r3
 800510c:	3601      	adds	r6, #1
 800510e:	e7f2      	b.n	80050f6 <__libc_init_array+0x1e>
 8005110:	08005d24 	.word	0x08005d24
 8005114:	08005d24 	.word	0x08005d24
 8005118:	08005d24 	.word	0x08005d24
 800511c:	08005d28 	.word	0x08005d28

08005120 <__retarget_lock_init_recursive>:
 8005120:	4770      	bx	lr

08005122 <__retarget_lock_acquire_recursive>:
 8005122:	4770      	bx	lr

08005124 <__retarget_lock_release_recursive>:
 8005124:	4770      	bx	lr
	...

08005128 <_free_r>:
 8005128:	b537      	push	{r0, r1, r2, r4, r5, lr}
 800512a:	2900      	cmp	r1, #0
 800512c:	d044      	beq.n	80051b8 <_free_r+0x90>
 800512e:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8005132:	9001      	str	r0, [sp, #4]
 8005134:	2b00      	cmp	r3, #0
 8005136:	f1a1 0404 	sub.w	r4, r1, #4
 800513a:	bfb8      	it	lt
 800513c:	18e4      	addlt	r4, r4, r3
 800513e:	f000 f8df 	bl	8005300 <__malloc_lock>
 8005142:	4a1e      	ldr	r2, [pc, #120]	; (80051bc <_free_r+0x94>)
 8005144:	9801      	ldr	r0, [sp, #4]
 8005146:	6813      	ldr	r3, [r2, #0]
 8005148:	b933      	cbnz	r3, 8005158 <_free_r+0x30>
 800514a:	6063      	str	r3, [r4, #4]
 800514c:	6014      	str	r4, [r2, #0]
 800514e:	b003      	add	sp, #12
 8005150:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 8005154:	f000 b8da 	b.w	800530c <__malloc_unlock>
 8005158:	42a3      	cmp	r3, r4
 800515a:	d908      	bls.n	800516e <_free_r+0x46>
 800515c:	6825      	ldr	r5, [r4, #0]
 800515e:	1961      	adds	r1, r4, r5
 8005160:	428b      	cmp	r3, r1
 8005162:	bf01      	itttt	eq
 8005164:	6819      	ldreq	r1, [r3, #0]
 8005166:	685b      	ldreq	r3, [r3, #4]
 8005168:	1949      	addeq	r1, r1, r5
 800516a:	6021      	streq	r1, [r4, #0]
 800516c:	e7ed      	b.n	800514a <_free_r+0x22>
 800516e:	461a      	mov	r2, r3
 8005170:	685b      	ldr	r3, [r3, #4]
 8005172:	b10b      	cbz	r3, 8005178 <_free_r+0x50>
 8005174:	42a3      	cmp	r3, r4
 8005176:	d9fa      	bls.n	800516e <_free_r+0x46>
 8005178:	6811      	ldr	r1, [r2, #0]
 800517a:	1855      	adds	r5, r2, r1
 800517c:	42a5      	cmp	r5, r4
 800517e:	d10b      	bne.n	8005198 <_free_r+0x70>
 8005180:	6824      	ldr	r4, [r4, #0]
 8005182:	4421      	add	r1, r4
 8005184:	1854      	adds	r4, r2, r1
 8005186:	42a3      	cmp	r3, r4
 8005188:	6011      	str	r1, [r2, #0]
 800518a:	d1e0      	bne.n	800514e <_free_r+0x26>
 800518c:	681c      	ldr	r4, [r3, #0]
 800518e:	685b      	ldr	r3, [r3, #4]
 8005190:	6053      	str	r3, [r2, #4]
 8005192:	440c      	add	r4, r1
 8005194:	6014      	str	r4, [r2, #0]
 8005196:	e7da      	b.n	800514e <_free_r+0x26>
 8005198:	d902      	bls.n	80051a0 <_free_r+0x78>
 800519a:	230c      	movs	r3, #12
 800519c:	6003      	str	r3, [r0, #0]
 800519e:	e7d6      	b.n	800514e <_free_r+0x26>
 80051a0:	6825      	ldr	r5, [r4, #0]
 80051a2:	1961      	adds	r1, r4, r5
 80051a4:	428b      	cmp	r3, r1
 80051a6:	bf04      	itt	eq
 80051a8:	6819      	ldreq	r1, [r3, #0]
 80051aa:	685b      	ldreq	r3, [r3, #4]
 80051ac:	6063      	str	r3, [r4, #4]
 80051ae:	bf04      	itt	eq
 80051b0:	1949      	addeq	r1, r1, r5
 80051b2:	6021      	streq	r1, [r4, #0]
 80051b4:	6054      	str	r4, [r2, #4]
 80051b6:	e7ca      	b.n	800514e <_free_r+0x26>
 80051b8:	b003      	add	sp, #12
 80051ba:	bd30      	pop	{r4, r5, pc}
 80051bc:	20000308 	.word	0x20000308

080051c0 <sbrk_aligned>:
 80051c0:	b570      	push	{r4, r5, r6, lr}
 80051c2:	4e0e      	ldr	r6, [pc, #56]	; (80051fc <sbrk_aligned+0x3c>)
 80051c4:	460c      	mov	r4, r1
 80051c6:	6831      	ldr	r1, [r6, #0]
 80051c8:	4605      	mov	r5, r0
 80051ca:	b911      	cbnz	r1, 80051d2 <sbrk_aligned+0x12>
 80051cc:	f000 fcbc 	bl	8005b48 <_sbrk_r>
 80051d0:	6030      	str	r0, [r6, #0]
 80051d2:	4621      	mov	r1, r4
 80051d4:	4628      	mov	r0, r5
 80051d6:	f000 fcb7 	bl	8005b48 <_sbrk_r>
 80051da:	1c43      	adds	r3, r0, #1
 80051dc:	d00a      	beq.n	80051f4 <sbrk_aligned+0x34>
 80051de:	1cc4      	adds	r4, r0, #3
 80051e0:	f024 0403 	bic.w	r4, r4, #3
 80051e4:	42a0      	cmp	r0, r4
 80051e6:	d007      	beq.n	80051f8 <sbrk_aligned+0x38>
 80051e8:	1a21      	subs	r1, r4, r0
 80051ea:	4628      	mov	r0, r5
 80051ec:	f000 fcac 	bl	8005b48 <_sbrk_r>
 80051f0:	3001      	adds	r0, #1
 80051f2:	d101      	bne.n	80051f8 <sbrk_aligned+0x38>
 80051f4:	f04f 34ff 	mov.w	r4, #4294967295
 80051f8:	4620      	mov	r0, r4
 80051fa:	bd70      	pop	{r4, r5, r6, pc}
 80051fc:	2000030c 	.word	0x2000030c

08005200 <_malloc_r>:
 8005200:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8005204:	1ccd      	adds	r5, r1, #3
 8005206:	f025 0503 	bic.w	r5, r5, #3
 800520a:	3508      	adds	r5, #8
 800520c:	2d0c      	cmp	r5, #12
 800520e:	bf38      	it	cc
 8005210:	250c      	movcc	r5, #12
 8005212:	2d00      	cmp	r5, #0
 8005214:	4607      	mov	r7, r0
 8005216:	db01      	blt.n	800521c <_malloc_r+0x1c>
 8005218:	42a9      	cmp	r1, r5
 800521a:	d905      	bls.n	8005228 <_malloc_r+0x28>
 800521c:	230c      	movs	r3, #12
 800521e:	603b      	str	r3, [r7, #0]
 8005220:	2600      	movs	r6, #0
 8005222:	4630      	mov	r0, r6
 8005224:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8005228:	f8df 80d0 	ldr.w	r8, [pc, #208]	; 80052fc <_malloc_r+0xfc>
 800522c:	f000 f868 	bl	8005300 <__malloc_lock>
 8005230:	f8d8 3000 	ldr.w	r3, [r8]
 8005234:	461c      	mov	r4, r3
 8005236:	bb5c      	cbnz	r4, 8005290 <_malloc_r+0x90>
 8005238:	4629      	mov	r1, r5
 800523a:	4638      	mov	r0, r7
 800523c:	f7ff ffc0 	bl	80051c0 <sbrk_aligned>
 8005240:	1c43      	adds	r3, r0, #1
 8005242:	4604      	mov	r4, r0
 8005244:	d155      	bne.n	80052f2 <_malloc_r+0xf2>
 8005246:	f8d8 4000 	ldr.w	r4, [r8]
 800524a:	4626      	mov	r6, r4
 800524c:	2e00      	cmp	r6, #0
 800524e:	d145      	bne.n	80052dc <_malloc_r+0xdc>
 8005250:	2c00      	cmp	r4, #0
 8005252:	d048      	beq.n	80052e6 <_malloc_r+0xe6>
 8005254:	6823      	ldr	r3, [r4, #0]
 8005256:	4631      	mov	r1, r6
 8005258:	4638      	mov	r0, r7
 800525a:	eb04 0903 	add.w	r9, r4, r3
 800525e:	f000 fc73 	bl	8005b48 <_sbrk_r>
 8005262:	4581      	cmp	r9, r0
 8005264:	d13f      	bne.n	80052e6 <_malloc_r+0xe6>
 8005266:	6821      	ldr	r1, [r4, #0]
 8005268:	1a6d      	subs	r5, r5, r1
 800526a:	4629      	mov	r1, r5
 800526c:	4638      	mov	r0, r7
 800526e:	f7ff ffa7 	bl	80051c0 <sbrk_aligned>
 8005272:	3001      	adds	r0, #1
 8005274:	d037      	beq.n	80052e6 <_malloc_r+0xe6>
 8005276:	6823      	ldr	r3, [r4, #0]
 8005278:	442b      	add	r3, r5
 800527a:	6023      	str	r3, [r4, #0]
 800527c:	f8d8 3000 	ldr.w	r3, [r8]
 8005280:	2b00      	cmp	r3, #0
 8005282:	d038      	beq.n	80052f6 <_malloc_r+0xf6>
 8005284:	685a      	ldr	r2, [r3, #4]
 8005286:	42a2      	cmp	r2, r4
 8005288:	d12b      	bne.n	80052e2 <_malloc_r+0xe2>
 800528a:	2200      	movs	r2, #0
 800528c:	605a      	str	r2, [r3, #4]
 800528e:	e00f      	b.n	80052b0 <_malloc_r+0xb0>
 8005290:	6822      	ldr	r2, [r4, #0]
 8005292:	1b52      	subs	r2, r2, r5
 8005294:	d41f      	bmi.n	80052d6 <_malloc_r+0xd6>
 8005296:	2a0b      	cmp	r2, #11
 8005298:	d917      	bls.n	80052ca <_malloc_r+0xca>
 800529a:	1961      	adds	r1, r4, r5
 800529c:	42a3      	cmp	r3, r4
 800529e:	6025      	str	r5, [r4, #0]
 80052a0:	bf18      	it	ne
 80052a2:	6059      	strne	r1, [r3, #4]
 80052a4:	6863      	ldr	r3, [r4, #4]
 80052a6:	bf08      	it	eq
 80052a8:	f8c8 1000 	streq.w	r1, [r8]
 80052ac:	5162      	str	r2, [r4, r5]
 80052ae:	604b      	str	r3, [r1, #4]
 80052b0:	4638      	mov	r0, r7
 80052b2:	f104 060b 	add.w	r6, r4, #11
 80052b6:	f000 f829 	bl	800530c <__malloc_unlock>
 80052ba:	f026 0607 	bic.w	r6, r6, #7
 80052be:	1d23      	adds	r3, r4, #4
 80052c0:	1af2      	subs	r2, r6, r3
 80052c2:	d0ae      	beq.n	8005222 <_malloc_r+0x22>
 80052c4:	1b9b      	subs	r3, r3, r6
 80052c6:	50a3      	str	r3, [r4, r2]
 80052c8:	e7ab      	b.n	8005222 <_malloc_r+0x22>
 80052ca:	42a3      	cmp	r3, r4
 80052cc:	6862      	ldr	r2, [r4, #4]
 80052ce:	d1dd      	bne.n	800528c <_malloc_r+0x8c>
 80052d0:	f8c8 2000 	str.w	r2, [r8]
 80052d4:	e7ec      	b.n	80052b0 <_malloc_r+0xb0>
 80052d6:	4623      	mov	r3, r4
 80052d8:	6864      	ldr	r4, [r4, #4]
 80052da:	e7ac      	b.n	8005236 <_malloc_r+0x36>
 80052dc:	4634      	mov	r4, r6
 80052de:	6876      	ldr	r6, [r6, #4]
 80052e0:	e7b4      	b.n	800524c <_malloc_r+0x4c>
 80052e2:	4613      	mov	r3, r2
 80052e4:	e7cc      	b.n	8005280 <_malloc_r+0x80>
 80052e6:	230c      	movs	r3, #12
 80052e8:	603b      	str	r3, [r7, #0]
 80052ea:	4638      	mov	r0, r7
 80052ec:	f000 f80e 	bl	800530c <__malloc_unlock>
 80052f0:	e797      	b.n	8005222 <_malloc_r+0x22>
 80052f2:	6025      	str	r5, [r4, #0]
 80052f4:	e7dc      	b.n	80052b0 <_malloc_r+0xb0>
 80052f6:	605b      	str	r3, [r3, #4]
 80052f8:	deff      	udf	#255	; 0xff
 80052fa:	bf00      	nop
 80052fc:	20000308 	.word	0x20000308

08005300 <__malloc_lock>:
 8005300:	4801      	ldr	r0, [pc, #4]	; (8005308 <__malloc_lock+0x8>)
 8005302:	f7ff bf0e 	b.w	8005122 <__retarget_lock_acquire_recursive>
 8005306:	bf00      	nop
 8005308:	20000304 	.word	0x20000304

0800530c <__malloc_unlock>:
 800530c:	4801      	ldr	r0, [pc, #4]	; (8005314 <__malloc_unlock+0x8>)
 800530e:	f7ff bf09 	b.w	8005124 <__retarget_lock_release_recursive>
 8005312:	bf00      	nop
 8005314:	20000304 	.word	0x20000304

08005318 <__sfputc_r>:
 8005318:	6893      	ldr	r3, [r2, #8]
 800531a:	3b01      	subs	r3, #1
 800531c:	2b00      	cmp	r3, #0
 800531e:	b410      	push	{r4}
 8005320:	6093      	str	r3, [r2, #8]
 8005322:	da08      	bge.n	8005336 <__sfputc_r+0x1e>
 8005324:	6994      	ldr	r4, [r2, #24]
 8005326:	42a3      	cmp	r3, r4
 8005328:	db01      	blt.n	800532e <__sfputc_r+0x16>
 800532a:	290a      	cmp	r1, #10
 800532c:	d103      	bne.n	8005336 <__sfputc_r+0x1e>
 800532e:	f85d 4b04 	ldr.w	r4, [sp], #4
 8005332:	f000 bb73 	b.w	8005a1c <__swbuf_r>
 8005336:	6813      	ldr	r3, [r2, #0]
 8005338:	1c58      	adds	r0, r3, #1
 800533a:	6010      	str	r0, [r2, #0]
 800533c:	7019      	strb	r1, [r3, #0]
 800533e:	4608      	mov	r0, r1
 8005340:	f85d 4b04 	ldr.w	r4, [sp], #4
 8005344:	4770      	bx	lr

08005346 <__sfputs_r>:
 8005346:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8005348:	4606      	mov	r6, r0
 800534a:	460f      	mov	r7, r1
 800534c:	4614      	mov	r4, r2
 800534e:	18d5      	adds	r5, r2, r3
 8005350:	42ac      	cmp	r4, r5
 8005352:	d101      	bne.n	8005358 <__sfputs_r+0x12>
 8005354:	2000      	movs	r0, #0
 8005356:	e007      	b.n	8005368 <__sfputs_r+0x22>
 8005358:	f814 1b01 	ldrb.w	r1, [r4], #1
 800535c:	463a      	mov	r2, r7
 800535e:	4630      	mov	r0, r6
 8005360:	f7ff ffda 	bl	8005318 <__sfputc_r>
 8005364:	1c43      	adds	r3, r0, #1
 8005366:	d1f3      	bne.n	8005350 <__sfputs_r+0xa>
 8005368:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

0800536c <_vfiprintf_r>:
 800536c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8005370:	460d      	mov	r5, r1
 8005372:	b09d      	sub	sp, #116	; 0x74
 8005374:	4614      	mov	r4, r2
 8005376:	4698      	mov	r8, r3
 8005378:	4606      	mov	r6, r0
 800537a:	b118      	cbz	r0, 8005384 <_vfiprintf_r+0x18>
 800537c:	6a03      	ldr	r3, [r0, #32]
 800537e:	b90b      	cbnz	r3, 8005384 <_vfiprintf_r+0x18>
 8005380:	f7ff fdca 	bl	8004f18 <__sinit>
 8005384:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 8005386:	07d9      	lsls	r1, r3, #31
 8005388:	d405      	bmi.n	8005396 <_vfiprintf_r+0x2a>
 800538a:	89ab      	ldrh	r3, [r5, #12]
 800538c:	059a      	lsls	r2, r3, #22
 800538e:	d402      	bmi.n	8005396 <_vfiprintf_r+0x2a>
 8005390:	6da8      	ldr	r0, [r5, #88]	; 0x58
 8005392:	f7ff fec6 	bl	8005122 <__retarget_lock_acquire_recursive>
 8005396:	89ab      	ldrh	r3, [r5, #12]
 8005398:	071b      	lsls	r3, r3, #28
 800539a:	d501      	bpl.n	80053a0 <_vfiprintf_r+0x34>
 800539c:	692b      	ldr	r3, [r5, #16]
 800539e:	b99b      	cbnz	r3, 80053c8 <_vfiprintf_r+0x5c>
 80053a0:	4629      	mov	r1, r5
 80053a2:	4630      	mov	r0, r6
 80053a4:	f000 fb78 	bl	8005a98 <__swsetup_r>
 80053a8:	b170      	cbz	r0, 80053c8 <_vfiprintf_r+0x5c>
 80053aa:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 80053ac:	07dc      	lsls	r4, r3, #31
 80053ae:	d504      	bpl.n	80053ba <_vfiprintf_r+0x4e>
 80053b0:	f04f 30ff 	mov.w	r0, #4294967295
 80053b4:	b01d      	add	sp, #116	; 0x74
 80053b6:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80053ba:	89ab      	ldrh	r3, [r5, #12]
 80053bc:	0598      	lsls	r0, r3, #22
 80053be:	d4f7      	bmi.n	80053b0 <_vfiprintf_r+0x44>
 80053c0:	6da8      	ldr	r0, [r5, #88]	; 0x58
 80053c2:	f7ff feaf 	bl	8005124 <__retarget_lock_release_recursive>
 80053c6:	e7f3      	b.n	80053b0 <_vfiprintf_r+0x44>
 80053c8:	2300      	movs	r3, #0
 80053ca:	9309      	str	r3, [sp, #36]	; 0x24
 80053cc:	2320      	movs	r3, #32
 80053ce:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 80053d2:	f8cd 800c 	str.w	r8, [sp, #12]
 80053d6:	2330      	movs	r3, #48	; 0x30
 80053d8:	f8df 81b0 	ldr.w	r8, [pc, #432]	; 800558c <_vfiprintf_r+0x220>
 80053dc:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 80053e0:	f04f 0901 	mov.w	r9, #1
 80053e4:	4623      	mov	r3, r4
 80053e6:	469a      	mov	sl, r3
 80053e8:	f813 2b01 	ldrb.w	r2, [r3], #1
 80053ec:	b10a      	cbz	r2, 80053f2 <_vfiprintf_r+0x86>
 80053ee:	2a25      	cmp	r2, #37	; 0x25
 80053f0:	d1f9      	bne.n	80053e6 <_vfiprintf_r+0x7a>
 80053f2:	ebba 0b04 	subs.w	fp, sl, r4
 80053f6:	d00b      	beq.n	8005410 <_vfiprintf_r+0xa4>
 80053f8:	465b      	mov	r3, fp
 80053fa:	4622      	mov	r2, r4
 80053fc:	4629      	mov	r1, r5
 80053fe:	4630      	mov	r0, r6
 8005400:	f7ff ffa1 	bl	8005346 <__sfputs_r>
 8005404:	3001      	adds	r0, #1
 8005406:	f000 80a9 	beq.w	800555c <_vfiprintf_r+0x1f0>
 800540a:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800540c:	445a      	add	r2, fp
 800540e:	9209      	str	r2, [sp, #36]	; 0x24
 8005410:	f89a 3000 	ldrb.w	r3, [sl]
 8005414:	2b00      	cmp	r3, #0
 8005416:	f000 80a1 	beq.w	800555c <_vfiprintf_r+0x1f0>
 800541a:	2300      	movs	r3, #0
 800541c:	f04f 32ff 	mov.w	r2, #4294967295
 8005420:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8005424:	f10a 0a01 	add.w	sl, sl, #1
 8005428:	9304      	str	r3, [sp, #16]
 800542a:	9307      	str	r3, [sp, #28]
 800542c:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 8005430:	931a      	str	r3, [sp, #104]	; 0x68
 8005432:	4654      	mov	r4, sl
 8005434:	2205      	movs	r2, #5
 8005436:	f814 1b01 	ldrb.w	r1, [r4], #1
 800543a:	4854      	ldr	r0, [pc, #336]	; (800558c <_vfiprintf_r+0x220>)
 800543c:	f7fa fec8 	bl	80001d0 <memchr>
 8005440:	9a04      	ldr	r2, [sp, #16]
 8005442:	b9d8      	cbnz	r0, 800547c <_vfiprintf_r+0x110>
 8005444:	06d1      	lsls	r1, r2, #27
 8005446:	bf44      	itt	mi
 8005448:	2320      	movmi	r3, #32
 800544a:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800544e:	0713      	lsls	r3, r2, #28
 8005450:	bf44      	itt	mi
 8005452:	232b      	movmi	r3, #43	; 0x2b
 8005454:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8005458:	f89a 3000 	ldrb.w	r3, [sl]
 800545c:	2b2a      	cmp	r3, #42	; 0x2a
 800545e:	d015      	beq.n	800548c <_vfiprintf_r+0x120>
 8005460:	9a07      	ldr	r2, [sp, #28]
 8005462:	4654      	mov	r4, sl
 8005464:	2000      	movs	r0, #0
 8005466:	f04f 0c0a 	mov.w	ip, #10
 800546a:	4621      	mov	r1, r4
 800546c:	f811 3b01 	ldrb.w	r3, [r1], #1
 8005470:	3b30      	subs	r3, #48	; 0x30
 8005472:	2b09      	cmp	r3, #9
 8005474:	d94d      	bls.n	8005512 <_vfiprintf_r+0x1a6>
 8005476:	b1b0      	cbz	r0, 80054a6 <_vfiprintf_r+0x13a>
 8005478:	9207      	str	r2, [sp, #28]
 800547a:	e014      	b.n	80054a6 <_vfiprintf_r+0x13a>
 800547c:	eba0 0308 	sub.w	r3, r0, r8
 8005480:	fa09 f303 	lsl.w	r3, r9, r3
 8005484:	4313      	orrs	r3, r2
 8005486:	9304      	str	r3, [sp, #16]
 8005488:	46a2      	mov	sl, r4
 800548a:	e7d2      	b.n	8005432 <_vfiprintf_r+0xc6>
 800548c:	9b03      	ldr	r3, [sp, #12]
 800548e:	1d19      	adds	r1, r3, #4
 8005490:	681b      	ldr	r3, [r3, #0]
 8005492:	9103      	str	r1, [sp, #12]
 8005494:	2b00      	cmp	r3, #0
 8005496:	bfbb      	ittet	lt
 8005498:	425b      	neglt	r3, r3
 800549a:	f042 0202 	orrlt.w	r2, r2, #2
 800549e:	9307      	strge	r3, [sp, #28]
 80054a0:	9307      	strlt	r3, [sp, #28]
 80054a2:	bfb8      	it	lt
 80054a4:	9204      	strlt	r2, [sp, #16]
 80054a6:	7823      	ldrb	r3, [r4, #0]
 80054a8:	2b2e      	cmp	r3, #46	; 0x2e
 80054aa:	d10c      	bne.n	80054c6 <_vfiprintf_r+0x15a>
 80054ac:	7863      	ldrb	r3, [r4, #1]
 80054ae:	2b2a      	cmp	r3, #42	; 0x2a
 80054b0:	d134      	bne.n	800551c <_vfiprintf_r+0x1b0>
 80054b2:	9b03      	ldr	r3, [sp, #12]
 80054b4:	1d1a      	adds	r2, r3, #4
 80054b6:	681b      	ldr	r3, [r3, #0]
 80054b8:	9203      	str	r2, [sp, #12]
 80054ba:	2b00      	cmp	r3, #0
 80054bc:	bfb8      	it	lt
 80054be:	f04f 33ff 	movlt.w	r3, #4294967295
 80054c2:	3402      	adds	r4, #2
 80054c4:	9305      	str	r3, [sp, #20]
 80054c6:	f8df a0d4 	ldr.w	sl, [pc, #212]	; 800559c <_vfiprintf_r+0x230>
 80054ca:	7821      	ldrb	r1, [r4, #0]
 80054cc:	2203      	movs	r2, #3
 80054ce:	4650      	mov	r0, sl
 80054d0:	f7fa fe7e 	bl	80001d0 <memchr>
 80054d4:	b138      	cbz	r0, 80054e6 <_vfiprintf_r+0x17a>
 80054d6:	9b04      	ldr	r3, [sp, #16]
 80054d8:	eba0 000a 	sub.w	r0, r0, sl
 80054dc:	2240      	movs	r2, #64	; 0x40
 80054de:	4082      	lsls	r2, r0
 80054e0:	4313      	orrs	r3, r2
 80054e2:	3401      	adds	r4, #1
 80054e4:	9304      	str	r3, [sp, #16]
 80054e6:	f814 1b01 	ldrb.w	r1, [r4], #1
 80054ea:	4829      	ldr	r0, [pc, #164]	; (8005590 <_vfiprintf_r+0x224>)
 80054ec:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 80054f0:	2206      	movs	r2, #6
 80054f2:	f7fa fe6d 	bl	80001d0 <memchr>
 80054f6:	2800      	cmp	r0, #0
 80054f8:	d03f      	beq.n	800557a <_vfiprintf_r+0x20e>
 80054fa:	4b26      	ldr	r3, [pc, #152]	; (8005594 <_vfiprintf_r+0x228>)
 80054fc:	bb1b      	cbnz	r3, 8005546 <_vfiprintf_r+0x1da>
 80054fe:	9b03      	ldr	r3, [sp, #12]
 8005500:	3307      	adds	r3, #7
 8005502:	f023 0307 	bic.w	r3, r3, #7
 8005506:	3308      	adds	r3, #8
 8005508:	9303      	str	r3, [sp, #12]
 800550a:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800550c:	443b      	add	r3, r7
 800550e:	9309      	str	r3, [sp, #36]	; 0x24
 8005510:	e768      	b.n	80053e4 <_vfiprintf_r+0x78>
 8005512:	fb0c 3202 	mla	r2, ip, r2, r3
 8005516:	460c      	mov	r4, r1
 8005518:	2001      	movs	r0, #1
 800551a:	e7a6      	b.n	800546a <_vfiprintf_r+0xfe>
 800551c:	2300      	movs	r3, #0
 800551e:	3401      	adds	r4, #1
 8005520:	9305      	str	r3, [sp, #20]
 8005522:	4619      	mov	r1, r3
 8005524:	f04f 0c0a 	mov.w	ip, #10
 8005528:	4620      	mov	r0, r4
 800552a:	f810 2b01 	ldrb.w	r2, [r0], #1
 800552e:	3a30      	subs	r2, #48	; 0x30
 8005530:	2a09      	cmp	r2, #9
 8005532:	d903      	bls.n	800553c <_vfiprintf_r+0x1d0>
 8005534:	2b00      	cmp	r3, #0
 8005536:	d0c6      	beq.n	80054c6 <_vfiprintf_r+0x15a>
 8005538:	9105      	str	r1, [sp, #20]
 800553a:	e7c4      	b.n	80054c6 <_vfiprintf_r+0x15a>
 800553c:	fb0c 2101 	mla	r1, ip, r1, r2
 8005540:	4604      	mov	r4, r0
 8005542:	2301      	movs	r3, #1
 8005544:	e7f0      	b.n	8005528 <_vfiprintf_r+0x1bc>
 8005546:	ab03      	add	r3, sp, #12
 8005548:	9300      	str	r3, [sp, #0]
 800554a:	462a      	mov	r2, r5
 800554c:	4b12      	ldr	r3, [pc, #72]	; (8005598 <_vfiprintf_r+0x22c>)
 800554e:	a904      	add	r1, sp, #16
 8005550:	4630      	mov	r0, r6
 8005552:	f3af 8000 	nop.w
 8005556:	4607      	mov	r7, r0
 8005558:	1c78      	adds	r0, r7, #1
 800555a:	d1d6      	bne.n	800550a <_vfiprintf_r+0x19e>
 800555c:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 800555e:	07d9      	lsls	r1, r3, #31
 8005560:	d405      	bmi.n	800556e <_vfiprintf_r+0x202>
 8005562:	89ab      	ldrh	r3, [r5, #12]
 8005564:	059a      	lsls	r2, r3, #22
 8005566:	d402      	bmi.n	800556e <_vfiprintf_r+0x202>
 8005568:	6da8      	ldr	r0, [r5, #88]	; 0x58
 800556a:	f7ff fddb 	bl	8005124 <__retarget_lock_release_recursive>
 800556e:	89ab      	ldrh	r3, [r5, #12]
 8005570:	065b      	lsls	r3, r3, #25
 8005572:	f53f af1d 	bmi.w	80053b0 <_vfiprintf_r+0x44>
 8005576:	9809      	ldr	r0, [sp, #36]	; 0x24
 8005578:	e71c      	b.n	80053b4 <_vfiprintf_r+0x48>
 800557a:	ab03      	add	r3, sp, #12
 800557c:	9300      	str	r3, [sp, #0]
 800557e:	462a      	mov	r2, r5
 8005580:	4b05      	ldr	r3, [pc, #20]	; (8005598 <_vfiprintf_r+0x22c>)
 8005582:	a904      	add	r1, sp, #16
 8005584:	4630      	mov	r0, r6
 8005586:	f000 f879 	bl	800567c <_printf_i>
 800558a:	e7e4      	b.n	8005556 <_vfiprintf_r+0x1ea>
 800558c:	08005ce8 	.word	0x08005ce8
 8005590:	08005cf2 	.word	0x08005cf2
 8005594:	00000000 	.word	0x00000000
 8005598:	08005347 	.word	0x08005347
 800559c:	08005cee 	.word	0x08005cee

080055a0 <_printf_common>:
 80055a0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80055a4:	4616      	mov	r6, r2
 80055a6:	4699      	mov	r9, r3
 80055a8:	688a      	ldr	r2, [r1, #8]
 80055aa:	690b      	ldr	r3, [r1, #16]
 80055ac:	f8dd 8020 	ldr.w	r8, [sp, #32]
 80055b0:	4293      	cmp	r3, r2
 80055b2:	bfb8      	it	lt
 80055b4:	4613      	movlt	r3, r2
 80055b6:	6033      	str	r3, [r6, #0]
 80055b8:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 80055bc:	4607      	mov	r7, r0
 80055be:	460c      	mov	r4, r1
 80055c0:	b10a      	cbz	r2, 80055c6 <_printf_common+0x26>
 80055c2:	3301      	adds	r3, #1
 80055c4:	6033      	str	r3, [r6, #0]
 80055c6:	6823      	ldr	r3, [r4, #0]
 80055c8:	0699      	lsls	r1, r3, #26
 80055ca:	bf42      	ittt	mi
 80055cc:	6833      	ldrmi	r3, [r6, #0]
 80055ce:	3302      	addmi	r3, #2
 80055d0:	6033      	strmi	r3, [r6, #0]
 80055d2:	6825      	ldr	r5, [r4, #0]
 80055d4:	f015 0506 	ands.w	r5, r5, #6
 80055d8:	d106      	bne.n	80055e8 <_printf_common+0x48>
 80055da:	f104 0a19 	add.w	sl, r4, #25
 80055de:	68e3      	ldr	r3, [r4, #12]
 80055e0:	6832      	ldr	r2, [r6, #0]
 80055e2:	1a9b      	subs	r3, r3, r2
 80055e4:	42ab      	cmp	r3, r5
 80055e6:	dc26      	bgt.n	8005636 <_printf_common+0x96>
 80055e8:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 80055ec:	1e13      	subs	r3, r2, #0
 80055ee:	6822      	ldr	r2, [r4, #0]
 80055f0:	bf18      	it	ne
 80055f2:	2301      	movne	r3, #1
 80055f4:	0692      	lsls	r2, r2, #26
 80055f6:	d42b      	bmi.n	8005650 <_printf_common+0xb0>
 80055f8:	f104 0243 	add.w	r2, r4, #67	; 0x43
 80055fc:	4649      	mov	r1, r9
 80055fe:	4638      	mov	r0, r7
 8005600:	47c0      	blx	r8
 8005602:	3001      	adds	r0, #1
 8005604:	d01e      	beq.n	8005644 <_printf_common+0xa4>
 8005606:	6823      	ldr	r3, [r4, #0]
 8005608:	6922      	ldr	r2, [r4, #16]
 800560a:	f003 0306 	and.w	r3, r3, #6
 800560e:	2b04      	cmp	r3, #4
 8005610:	bf02      	ittt	eq
 8005612:	68e5      	ldreq	r5, [r4, #12]
 8005614:	6833      	ldreq	r3, [r6, #0]
 8005616:	1aed      	subeq	r5, r5, r3
 8005618:	68a3      	ldr	r3, [r4, #8]
 800561a:	bf0c      	ite	eq
 800561c:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8005620:	2500      	movne	r5, #0
 8005622:	4293      	cmp	r3, r2
 8005624:	bfc4      	itt	gt
 8005626:	1a9b      	subgt	r3, r3, r2
 8005628:	18ed      	addgt	r5, r5, r3
 800562a:	2600      	movs	r6, #0
 800562c:	341a      	adds	r4, #26
 800562e:	42b5      	cmp	r5, r6
 8005630:	d11a      	bne.n	8005668 <_printf_common+0xc8>
 8005632:	2000      	movs	r0, #0
 8005634:	e008      	b.n	8005648 <_printf_common+0xa8>
 8005636:	2301      	movs	r3, #1
 8005638:	4652      	mov	r2, sl
 800563a:	4649      	mov	r1, r9
 800563c:	4638      	mov	r0, r7
 800563e:	47c0      	blx	r8
 8005640:	3001      	adds	r0, #1
 8005642:	d103      	bne.n	800564c <_printf_common+0xac>
 8005644:	f04f 30ff 	mov.w	r0, #4294967295
 8005648:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800564c:	3501      	adds	r5, #1
 800564e:	e7c6      	b.n	80055de <_printf_common+0x3e>
 8005650:	18e1      	adds	r1, r4, r3
 8005652:	1c5a      	adds	r2, r3, #1
 8005654:	2030      	movs	r0, #48	; 0x30
 8005656:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 800565a:	4422      	add	r2, r4
 800565c:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 8005660:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 8005664:	3302      	adds	r3, #2
 8005666:	e7c7      	b.n	80055f8 <_printf_common+0x58>
 8005668:	2301      	movs	r3, #1
 800566a:	4622      	mov	r2, r4
 800566c:	4649      	mov	r1, r9
 800566e:	4638      	mov	r0, r7
 8005670:	47c0      	blx	r8
 8005672:	3001      	adds	r0, #1
 8005674:	d0e6      	beq.n	8005644 <_printf_common+0xa4>
 8005676:	3601      	adds	r6, #1
 8005678:	e7d9      	b.n	800562e <_printf_common+0x8e>
	...

0800567c <_printf_i>:
 800567c:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8005680:	7e0f      	ldrb	r7, [r1, #24]
 8005682:	9d0c      	ldr	r5, [sp, #48]	; 0x30
 8005684:	2f78      	cmp	r7, #120	; 0x78
 8005686:	4691      	mov	r9, r2
 8005688:	4680      	mov	r8, r0
 800568a:	460c      	mov	r4, r1
 800568c:	469a      	mov	sl, r3
 800568e:	f101 0243 	add.w	r2, r1, #67	; 0x43
 8005692:	d807      	bhi.n	80056a4 <_printf_i+0x28>
 8005694:	2f62      	cmp	r7, #98	; 0x62
 8005696:	d80a      	bhi.n	80056ae <_printf_i+0x32>
 8005698:	2f00      	cmp	r7, #0
 800569a:	f000 80d4 	beq.w	8005846 <_printf_i+0x1ca>
 800569e:	2f58      	cmp	r7, #88	; 0x58
 80056a0:	f000 80c0 	beq.w	8005824 <_printf_i+0x1a8>
 80056a4:	f104 0542 	add.w	r5, r4, #66	; 0x42
 80056a8:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 80056ac:	e03a      	b.n	8005724 <_printf_i+0xa8>
 80056ae:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 80056b2:	2b15      	cmp	r3, #21
 80056b4:	d8f6      	bhi.n	80056a4 <_printf_i+0x28>
 80056b6:	a101      	add	r1, pc, #4	; (adr r1, 80056bc <_printf_i+0x40>)
 80056b8:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 80056bc:	08005715 	.word	0x08005715
 80056c0:	08005729 	.word	0x08005729
 80056c4:	080056a5 	.word	0x080056a5
 80056c8:	080056a5 	.word	0x080056a5
 80056cc:	080056a5 	.word	0x080056a5
 80056d0:	080056a5 	.word	0x080056a5
 80056d4:	08005729 	.word	0x08005729
 80056d8:	080056a5 	.word	0x080056a5
 80056dc:	080056a5 	.word	0x080056a5
 80056e0:	080056a5 	.word	0x080056a5
 80056e4:	080056a5 	.word	0x080056a5
 80056e8:	0800582d 	.word	0x0800582d
 80056ec:	08005755 	.word	0x08005755
 80056f0:	080057e7 	.word	0x080057e7
 80056f4:	080056a5 	.word	0x080056a5
 80056f8:	080056a5 	.word	0x080056a5
 80056fc:	0800584f 	.word	0x0800584f
 8005700:	080056a5 	.word	0x080056a5
 8005704:	08005755 	.word	0x08005755
 8005708:	080056a5 	.word	0x080056a5
 800570c:	080056a5 	.word	0x080056a5
 8005710:	080057ef 	.word	0x080057ef
 8005714:	682b      	ldr	r3, [r5, #0]
 8005716:	1d1a      	adds	r2, r3, #4
 8005718:	681b      	ldr	r3, [r3, #0]
 800571a:	602a      	str	r2, [r5, #0]
 800571c:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8005720:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 8005724:	2301      	movs	r3, #1
 8005726:	e09f      	b.n	8005868 <_printf_i+0x1ec>
 8005728:	6820      	ldr	r0, [r4, #0]
 800572a:	682b      	ldr	r3, [r5, #0]
 800572c:	0607      	lsls	r7, r0, #24
 800572e:	f103 0104 	add.w	r1, r3, #4
 8005732:	6029      	str	r1, [r5, #0]
 8005734:	d501      	bpl.n	800573a <_printf_i+0xbe>
 8005736:	681e      	ldr	r6, [r3, #0]
 8005738:	e003      	b.n	8005742 <_printf_i+0xc6>
 800573a:	0646      	lsls	r6, r0, #25
 800573c:	d5fb      	bpl.n	8005736 <_printf_i+0xba>
 800573e:	f9b3 6000 	ldrsh.w	r6, [r3]
 8005742:	2e00      	cmp	r6, #0
 8005744:	da03      	bge.n	800574e <_printf_i+0xd2>
 8005746:	232d      	movs	r3, #45	; 0x2d
 8005748:	4276      	negs	r6, r6
 800574a:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800574e:	485a      	ldr	r0, [pc, #360]	; (80058b8 <_printf_i+0x23c>)
 8005750:	230a      	movs	r3, #10
 8005752:	e012      	b.n	800577a <_printf_i+0xfe>
 8005754:	682b      	ldr	r3, [r5, #0]
 8005756:	6820      	ldr	r0, [r4, #0]
 8005758:	1d19      	adds	r1, r3, #4
 800575a:	6029      	str	r1, [r5, #0]
 800575c:	0605      	lsls	r5, r0, #24
 800575e:	d501      	bpl.n	8005764 <_printf_i+0xe8>
 8005760:	681e      	ldr	r6, [r3, #0]
 8005762:	e002      	b.n	800576a <_printf_i+0xee>
 8005764:	0641      	lsls	r1, r0, #25
 8005766:	d5fb      	bpl.n	8005760 <_printf_i+0xe4>
 8005768:	881e      	ldrh	r6, [r3, #0]
 800576a:	4853      	ldr	r0, [pc, #332]	; (80058b8 <_printf_i+0x23c>)
 800576c:	2f6f      	cmp	r7, #111	; 0x6f
 800576e:	bf0c      	ite	eq
 8005770:	2308      	moveq	r3, #8
 8005772:	230a      	movne	r3, #10
 8005774:	2100      	movs	r1, #0
 8005776:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 800577a:	6865      	ldr	r5, [r4, #4]
 800577c:	60a5      	str	r5, [r4, #8]
 800577e:	2d00      	cmp	r5, #0
 8005780:	bfa2      	ittt	ge
 8005782:	6821      	ldrge	r1, [r4, #0]
 8005784:	f021 0104 	bicge.w	r1, r1, #4
 8005788:	6021      	strge	r1, [r4, #0]
 800578a:	b90e      	cbnz	r6, 8005790 <_printf_i+0x114>
 800578c:	2d00      	cmp	r5, #0
 800578e:	d04b      	beq.n	8005828 <_printf_i+0x1ac>
 8005790:	4615      	mov	r5, r2
 8005792:	fbb6 f1f3 	udiv	r1, r6, r3
 8005796:	fb03 6711 	mls	r7, r3, r1, r6
 800579a:	5dc7      	ldrb	r7, [r0, r7]
 800579c:	f805 7d01 	strb.w	r7, [r5, #-1]!
 80057a0:	4637      	mov	r7, r6
 80057a2:	42bb      	cmp	r3, r7
 80057a4:	460e      	mov	r6, r1
 80057a6:	d9f4      	bls.n	8005792 <_printf_i+0x116>
 80057a8:	2b08      	cmp	r3, #8
 80057aa:	d10b      	bne.n	80057c4 <_printf_i+0x148>
 80057ac:	6823      	ldr	r3, [r4, #0]
 80057ae:	07de      	lsls	r6, r3, #31
 80057b0:	d508      	bpl.n	80057c4 <_printf_i+0x148>
 80057b2:	6923      	ldr	r3, [r4, #16]
 80057b4:	6861      	ldr	r1, [r4, #4]
 80057b6:	4299      	cmp	r1, r3
 80057b8:	bfde      	ittt	le
 80057ba:	2330      	movle	r3, #48	; 0x30
 80057bc:	f805 3c01 	strble.w	r3, [r5, #-1]
 80057c0:	f105 35ff 	addle.w	r5, r5, #4294967295
 80057c4:	1b52      	subs	r2, r2, r5
 80057c6:	6122      	str	r2, [r4, #16]
 80057c8:	f8cd a000 	str.w	sl, [sp]
 80057cc:	464b      	mov	r3, r9
 80057ce:	aa03      	add	r2, sp, #12
 80057d0:	4621      	mov	r1, r4
 80057d2:	4640      	mov	r0, r8
 80057d4:	f7ff fee4 	bl	80055a0 <_printf_common>
 80057d8:	3001      	adds	r0, #1
 80057da:	d14a      	bne.n	8005872 <_printf_i+0x1f6>
 80057dc:	f04f 30ff 	mov.w	r0, #4294967295
 80057e0:	b004      	add	sp, #16
 80057e2:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80057e6:	6823      	ldr	r3, [r4, #0]
 80057e8:	f043 0320 	orr.w	r3, r3, #32
 80057ec:	6023      	str	r3, [r4, #0]
 80057ee:	4833      	ldr	r0, [pc, #204]	; (80058bc <_printf_i+0x240>)
 80057f0:	2778      	movs	r7, #120	; 0x78
 80057f2:	f884 7045 	strb.w	r7, [r4, #69]	; 0x45
 80057f6:	6823      	ldr	r3, [r4, #0]
 80057f8:	6829      	ldr	r1, [r5, #0]
 80057fa:	061f      	lsls	r7, r3, #24
 80057fc:	f851 6b04 	ldr.w	r6, [r1], #4
 8005800:	d402      	bmi.n	8005808 <_printf_i+0x18c>
 8005802:	065f      	lsls	r7, r3, #25
 8005804:	bf48      	it	mi
 8005806:	b2b6      	uxthmi	r6, r6
 8005808:	07df      	lsls	r7, r3, #31
 800580a:	bf48      	it	mi
 800580c:	f043 0320 	orrmi.w	r3, r3, #32
 8005810:	6029      	str	r1, [r5, #0]
 8005812:	bf48      	it	mi
 8005814:	6023      	strmi	r3, [r4, #0]
 8005816:	b91e      	cbnz	r6, 8005820 <_printf_i+0x1a4>
 8005818:	6823      	ldr	r3, [r4, #0]
 800581a:	f023 0320 	bic.w	r3, r3, #32
 800581e:	6023      	str	r3, [r4, #0]
 8005820:	2310      	movs	r3, #16
 8005822:	e7a7      	b.n	8005774 <_printf_i+0xf8>
 8005824:	4824      	ldr	r0, [pc, #144]	; (80058b8 <_printf_i+0x23c>)
 8005826:	e7e4      	b.n	80057f2 <_printf_i+0x176>
 8005828:	4615      	mov	r5, r2
 800582a:	e7bd      	b.n	80057a8 <_printf_i+0x12c>
 800582c:	682b      	ldr	r3, [r5, #0]
 800582e:	6826      	ldr	r6, [r4, #0]
 8005830:	6961      	ldr	r1, [r4, #20]
 8005832:	1d18      	adds	r0, r3, #4
 8005834:	6028      	str	r0, [r5, #0]
 8005836:	0635      	lsls	r5, r6, #24
 8005838:	681b      	ldr	r3, [r3, #0]
 800583a:	d501      	bpl.n	8005840 <_printf_i+0x1c4>
 800583c:	6019      	str	r1, [r3, #0]
 800583e:	e002      	b.n	8005846 <_printf_i+0x1ca>
 8005840:	0670      	lsls	r0, r6, #25
 8005842:	d5fb      	bpl.n	800583c <_printf_i+0x1c0>
 8005844:	8019      	strh	r1, [r3, #0]
 8005846:	2300      	movs	r3, #0
 8005848:	6123      	str	r3, [r4, #16]
 800584a:	4615      	mov	r5, r2
 800584c:	e7bc      	b.n	80057c8 <_printf_i+0x14c>
 800584e:	682b      	ldr	r3, [r5, #0]
 8005850:	1d1a      	adds	r2, r3, #4
 8005852:	602a      	str	r2, [r5, #0]
 8005854:	681d      	ldr	r5, [r3, #0]
 8005856:	6862      	ldr	r2, [r4, #4]
 8005858:	2100      	movs	r1, #0
 800585a:	4628      	mov	r0, r5
 800585c:	f7fa fcb8 	bl	80001d0 <memchr>
 8005860:	b108      	cbz	r0, 8005866 <_printf_i+0x1ea>
 8005862:	1b40      	subs	r0, r0, r5
 8005864:	6060      	str	r0, [r4, #4]
 8005866:	6863      	ldr	r3, [r4, #4]
 8005868:	6123      	str	r3, [r4, #16]
 800586a:	2300      	movs	r3, #0
 800586c:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8005870:	e7aa      	b.n	80057c8 <_printf_i+0x14c>
 8005872:	6923      	ldr	r3, [r4, #16]
 8005874:	462a      	mov	r2, r5
 8005876:	4649      	mov	r1, r9
 8005878:	4640      	mov	r0, r8
 800587a:	47d0      	blx	sl
 800587c:	3001      	adds	r0, #1
 800587e:	d0ad      	beq.n	80057dc <_printf_i+0x160>
 8005880:	6823      	ldr	r3, [r4, #0]
 8005882:	079b      	lsls	r3, r3, #30
 8005884:	d413      	bmi.n	80058ae <_printf_i+0x232>
 8005886:	68e0      	ldr	r0, [r4, #12]
 8005888:	9b03      	ldr	r3, [sp, #12]
 800588a:	4298      	cmp	r0, r3
 800588c:	bfb8      	it	lt
 800588e:	4618      	movlt	r0, r3
 8005890:	e7a6      	b.n	80057e0 <_printf_i+0x164>
 8005892:	2301      	movs	r3, #1
 8005894:	4632      	mov	r2, r6
 8005896:	4649      	mov	r1, r9
 8005898:	4640      	mov	r0, r8
 800589a:	47d0      	blx	sl
 800589c:	3001      	adds	r0, #1
 800589e:	d09d      	beq.n	80057dc <_printf_i+0x160>
 80058a0:	3501      	adds	r5, #1
 80058a2:	68e3      	ldr	r3, [r4, #12]
 80058a4:	9903      	ldr	r1, [sp, #12]
 80058a6:	1a5b      	subs	r3, r3, r1
 80058a8:	42ab      	cmp	r3, r5
 80058aa:	dcf2      	bgt.n	8005892 <_printf_i+0x216>
 80058ac:	e7eb      	b.n	8005886 <_printf_i+0x20a>
 80058ae:	2500      	movs	r5, #0
 80058b0:	f104 0619 	add.w	r6, r4, #25
 80058b4:	e7f5      	b.n	80058a2 <_printf_i+0x226>
 80058b6:	bf00      	nop
 80058b8:	08005cf9 	.word	0x08005cf9
 80058bc:	08005d0a 	.word	0x08005d0a

080058c0 <__sflush_r>:
 80058c0:	898a      	ldrh	r2, [r1, #12]
 80058c2:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80058c6:	4605      	mov	r5, r0
 80058c8:	0710      	lsls	r0, r2, #28
 80058ca:	460c      	mov	r4, r1
 80058cc:	d458      	bmi.n	8005980 <__sflush_r+0xc0>
 80058ce:	684b      	ldr	r3, [r1, #4]
 80058d0:	2b00      	cmp	r3, #0
 80058d2:	dc05      	bgt.n	80058e0 <__sflush_r+0x20>
 80058d4:	6c0b      	ldr	r3, [r1, #64]	; 0x40
 80058d6:	2b00      	cmp	r3, #0
 80058d8:	dc02      	bgt.n	80058e0 <__sflush_r+0x20>
 80058da:	2000      	movs	r0, #0
 80058dc:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80058e0:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 80058e2:	2e00      	cmp	r6, #0
 80058e4:	d0f9      	beq.n	80058da <__sflush_r+0x1a>
 80058e6:	2300      	movs	r3, #0
 80058e8:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
 80058ec:	682f      	ldr	r7, [r5, #0]
 80058ee:	6a21      	ldr	r1, [r4, #32]
 80058f0:	602b      	str	r3, [r5, #0]
 80058f2:	d032      	beq.n	800595a <__sflush_r+0x9a>
 80058f4:	6d60      	ldr	r0, [r4, #84]	; 0x54
 80058f6:	89a3      	ldrh	r3, [r4, #12]
 80058f8:	075a      	lsls	r2, r3, #29
 80058fa:	d505      	bpl.n	8005908 <__sflush_r+0x48>
 80058fc:	6863      	ldr	r3, [r4, #4]
 80058fe:	1ac0      	subs	r0, r0, r3
 8005900:	6b63      	ldr	r3, [r4, #52]	; 0x34
 8005902:	b10b      	cbz	r3, 8005908 <__sflush_r+0x48>
 8005904:	6c23      	ldr	r3, [r4, #64]	; 0x40
 8005906:	1ac0      	subs	r0, r0, r3
 8005908:	2300      	movs	r3, #0
 800590a:	4602      	mov	r2, r0
 800590c:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 800590e:	6a21      	ldr	r1, [r4, #32]
 8005910:	4628      	mov	r0, r5
 8005912:	47b0      	blx	r6
 8005914:	1c43      	adds	r3, r0, #1
 8005916:	89a3      	ldrh	r3, [r4, #12]
 8005918:	d106      	bne.n	8005928 <__sflush_r+0x68>
 800591a:	6829      	ldr	r1, [r5, #0]
 800591c:	291d      	cmp	r1, #29
 800591e:	d82b      	bhi.n	8005978 <__sflush_r+0xb8>
 8005920:	4a29      	ldr	r2, [pc, #164]	; (80059c8 <__sflush_r+0x108>)
 8005922:	410a      	asrs	r2, r1
 8005924:	07d6      	lsls	r6, r2, #31
 8005926:	d427      	bmi.n	8005978 <__sflush_r+0xb8>
 8005928:	2200      	movs	r2, #0
 800592a:	6062      	str	r2, [r4, #4]
 800592c:	04d9      	lsls	r1, r3, #19
 800592e:	6922      	ldr	r2, [r4, #16]
 8005930:	6022      	str	r2, [r4, #0]
 8005932:	d504      	bpl.n	800593e <__sflush_r+0x7e>
 8005934:	1c42      	adds	r2, r0, #1
 8005936:	d101      	bne.n	800593c <__sflush_r+0x7c>
 8005938:	682b      	ldr	r3, [r5, #0]
 800593a:	b903      	cbnz	r3, 800593e <__sflush_r+0x7e>
 800593c:	6560      	str	r0, [r4, #84]	; 0x54
 800593e:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8005940:	602f      	str	r7, [r5, #0]
 8005942:	2900      	cmp	r1, #0
 8005944:	d0c9      	beq.n	80058da <__sflush_r+0x1a>
 8005946:	f104 0344 	add.w	r3, r4, #68	; 0x44
 800594a:	4299      	cmp	r1, r3
 800594c:	d002      	beq.n	8005954 <__sflush_r+0x94>
 800594e:	4628      	mov	r0, r5
 8005950:	f7ff fbea 	bl	8005128 <_free_r>
 8005954:	2000      	movs	r0, #0
 8005956:	6360      	str	r0, [r4, #52]	; 0x34
 8005958:	e7c0      	b.n	80058dc <__sflush_r+0x1c>
 800595a:	2301      	movs	r3, #1
 800595c:	4628      	mov	r0, r5
 800595e:	47b0      	blx	r6
 8005960:	1c41      	adds	r1, r0, #1
 8005962:	d1c8      	bne.n	80058f6 <__sflush_r+0x36>
 8005964:	682b      	ldr	r3, [r5, #0]
 8005966:	2b00      	cmp	r3, #0
 8005968:	d0c5      	beq.n	80058f6 <__sflush_r+0x36>
 800596a:	2b1d      	cmp	r3, #29
 800596c:	d001      	beq.n	8005972 <__sflush_r+0xb2>
 800596e:	2b16      	cmp	r3, #22
 8005970:	d101      	bne.n	8005976 <__sflush_r+0xb6>
 8005972:	602f      	str	r7, [r5, #0]
 8005974:	e7b1      	b.n	80058da <__sflush_r+0x1a>
 8005976:	89a3      	ldrh	r3, [r4, #12]
 8005978:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800597c:	81a3      	strh	r3, [r4, #12]
 800597e:	e7ad      	b.n	80058dc <__sflush_r+0x1c>
 8005980:	690f      	ldr	r7, [r1, #16]
 8005982:	2f00      	cmp	r7, #0
 8005984:	d0a9      	beq.n	80058da <__sflush_r+0x1a>
 8005986:	0793      	lsls	r3, r2, #30
 8005988:	680e      	ldr	r6, [r1, #0]
 800598a:	bf08      	it	eq
 800598c:	694b      	ldreq	r3, [r1, #20]
 800598e:	600f      	str	r7, [r1, #0]
 8005990:	bf18      	it	ne
 8005992:	2300      	movne	r3, #0
 8005994:	eba6 0807 	sub.w	r8, r6, r7
 8005998:	608b      	str	r3, [r1, #8]
 800599a:	f1b8 0f00 	cmp.w	r8, #0
 800599e:	dd9c      	ble.n	80058da <__sflush_r+0x1a>
 80059a0:	6a21      	ldr	r1, [r4, #32]
 80059a2:	6aa6      	ldr	r6, [r4, #40]	; 0x28
 80059a4:	4643      	mov	r3, r8
 80059a6:	463a      	mov	r2, r7
 80059a8:	4628      	mov	r0, r5
 80059aa:	47b0      	blx	r6
 80059ac:	2800      	cmp	r0, #0
 80059ae:	dc06      	bgt.n	80059be <__sflush_r+0xfe>
 80059b0:	89a3      	ldrh	r3, [r4, #12]
 80059b2:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 80059b6:	81a3      	strh	r3, [r4, #12]
 80059b8:	f04f 30ff 	mov.w	r0, #4294967295
 80059bc:	e78e      	b.n	80058dc <__sflush_r+0x1c>
 80059be:	4407      	add	r7, r0
 80059c0:	eba8 0800 	sub.w	r8, r8, r0
 80059c4:	e7e9      	b.n	800599a <__sflush_r+0xda>
 80059c6:	bf00      	nop
 80059c8:	dfbffffe 	.word	0xdfbffffe

080059cc <_fflush_r>:
 80059cc:	b538      	push	{r3, r4, r5, lr}
 80059ce:	690b      	ldr	r3, [r1, #16]
 80059d0:	4605      	mov	r5, r0
 80059d2:	460c      	mov	r4, r1
 80059d4:	b913      	cbnz	r3, 80059dc <_fflush_r+0x10>
 80059d6:	2500      	movs	r5, #0
 80059d8:	4628      	mov	r0, r5
 80059da:	bd38      	pop	{r3, r4, r5, pc}
 80059dc:	b118      	cbz	r0, 80059e6 <_fflush_r+0x1a>
 80059de:	6a03      	ldr	r3, [r0, #32]
 80059e0:	b90b      	cbnz	r3, 80059e6 <_fflush_r+0x1a>
 80059e2:	f7ff fa99 	bl	8004f18 <__sinit>
 80059e6:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80059ea:	2b00      	cmp	r3, #0
 80059ec:	d0f3      	beq.n	80059d6 <_fflush_r+0xa>
 80059ee:	6e62      	ldr	r2, [r4, #100]	; 0x64
 80059f0:	07d0      	lsls	r0, r2, #31
 80059f2:	d404      	bmi.n	80059fe <_fflush_r+0x32>
 80059f4:	0599      	lsls	r1, r3, #22
 80059f6:	d402      	bmi.n	80059fe <_fflush_r+0x32>
 80059f8:	6da0      	ldr	r0, [r4, #88]	; 0x58
 80059fa:	f7ff fb92 	bl	8005122 <__retarget_lock_acquire_recursive>
 80059fe:	4628      	mov	r0, r5
 8005a00:	4621      	mov	r1, r4
 8005a02:	f7ff ff5d 	bl	80058c0 <__sflush_r>
 8005a06:	6e63      	ldr	r3, [r4, #100]	; 0x64
 8005a08:	07da      	lsls	r2, r3, #31
 8005a0a:	4605      	mov	r5, r0
 8005a0c:	d4e4      	bmi.n	80059d8 <_fflush_r+0xc>
 8005a0e:	89a3      	ldrh	r3, [r4, #12]
 8005a10:	059b      	lsls	r3, r3, #22
 8005a12:	d4e1      	bmi.n	80059d8 <_fflush_r+0xc>
 8005a14:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8005a16:	f7ff fb85 	bl	8005124 <__retarget_lock_release_recursive>
 8005a1a:	e7dd      	b.n	80059d8 <_fflush_r+0xc>

08005a1c <__swbuf_r>:
 8005a1c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8005a1e:	460e      	mov	r6, r1
 8005a20:	4614      	mov	r4, r2
 8005a22:	4605      	mov	r5, r0
 8005a24:	b118      	cbz	r0, 8005a2e <__swbuf_r+0x12>
 8005a26:	6a03      	ldr	r3, [r0, #32]
 8005a28:	b90b      	cbnz	r3, 8005a2e <__swbuf_r+0x12>
 8005a2a:	f7ff fa75 	bl	8004f18 <__sinit>
 8005a2e:	69a3      	ldr	r3, [r4, #24]
 8005a30:	60a3      	str	r3, [r4, #8]
 8005a32:	89a3      	ldrh	r3, [r4, #12]
 8005a34:	071a      	lsls	r2, r3, #28
 8005a36:	d525      	bpl.n	8005a84 <__swbuf_r+0x68>
 8005a38:	6923      	ldr	r3, [r4, #16]
 8005a3a:	b31b      	cbz	r3, 8005a84 <__swbuf_r+0x68>
 8005a3c:	6823      	ldr	r3, [r4, #0]
 8005a3e:	6922      	ldr	r2, [r4, #16]
 8005a40:	1a98      	subs	r0, r3, r2
 8005a42:	6963      	ldr	r3, [r4, #20]
 8005a44:	b2f6      	uxtb	r6, r6
 8005a46:	4283      	cmp	r3, r0
 8005a48:	4637      	mov	r7, r6
 8005a4a:	dc04      	bgt.n	8005a56 <__swbuf_r+0x3a>
 8005a4c:	4621      	mov	r1, r4
 8005a4e:	4628      	mov	r0, r5
 8005a50:	f7ff ffbc 	bl	80059cc <_fflush_r>
 8005a54:	b9e0      	cbnz	r0, 8005a90 <__swbuf_r+0x74>
 8005a56:	68a3      	ldr	r3, [r4, #8]
 8005a58:	3b01      	subs	r3, #1
 8005a5a:	60a3      	str	r3, [r4, #8]
 8005a5c:	6823      	ldr	r3, [r4, #0]
 8005a5e:	1c5a      	adds	r2, r3, #1
 8005a60:	6022      	str	r2, [r4, #0]
 8005a62:	701e      	strb	r6, [r3, #0]
 8005a64:	6962      	ldr	r2, [r4, #20]
 8005a66:	1c43      	adds	r3, r0, #1
 8005a68:	429a      	cmp	r2, r3
 8005a6a:	d004      	beq.n	8005a76 <__swbuf_r+0x5a>
 8005a6c:	89a3      	ldrh	r3, [r4, #12]
 8005a6e:	07db      	lsls	r3, r3, #31
 8005a70:	d506      	bpl.n	8005a80 <__swbuf_r+0x64>
 8005a72:	2e0a      	cmp	r6, #10
 8005a74:	d104      	bne.n	8005a80 <__swbuf_r+0x64>
 8005a76:	4621      	mov	r1, r4
 8005a78:	4628      	mov	r0, r5
 8005a7a:	f7ff ffa7 	bl	80059cc <_fflush_r>
 8005a7e:	b938      	cbnz	r0, 8005a90 <__swbuf_r+0x74>
 8005a80:	4638      	mov	r0, r7
 8005a82:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8005a84:	4621      	mov	r1, r4
 8005a86:	4628      	mov	r0, r5
 8005a88:	f000 f806 	bl	8005a98 <__swsetup_r>
 8005a8c:	2800      	cmp	r0, #0
 8005a8e:	d0d5      	beq.n	8005a3c <__swbuf_r+0x20>
 8005a90:	f04f 37ff 	mov.w	r7, #4294967295
 8005a94:	e7f4      	b.n	8005a80 <__swbuf_r+0x64>
	...

08005a98 <__swsetup_r>:
 8005a98:	b538      	push	{r3, r4, r5, lr}
 8005a9a:	4b2a      	ldr	r3, [pc, #168]	; (8005b44 <__swsetup_r+0xac>)
 8005a9c:	4605      	mov	r5, r0
 8005a9e:	6818      	ldr	r0, [r3, #0]
 8005aa0:	460c      	mov	r4, r1
 8005aa2:	b118      	cbz	r0, 8005aac <__swsetup_r+0x14>
 8005aa4:	6a03      	ldr	r3, [r0, #32]
 8005aa6:	b90b      	cbnz	r3, 8005aac <__swsetup_r+0x14>
 8005aa8:	f7ff fa36 	bl	8004f18 <__sinit>
 8005aac:	89a3      	ldrh	r3, [r4, #12]
 8005aae:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 8005ab2:	0718      	lsls	r0, r3, #28
 8005ab4:	d422      	bmi.n	8005afc <__swsetup_r+0x64>
 8005ab6:	06d9      	lsls	r1, r3, #27
 8005ab8:	d407      	bmi.n	8005aca <__swsetup_r+0x32>
 8005aba:	2309      	movs	r3, #9
 8005abc:	602b      	str	r3, [r5, #0]
 8005abe:	f042 0340 	orr.w	r3, r2, #64	; 0x40
 8005ac2:	81a3      	strh	r3, [r4, #12]
 8005ac4:	f04f 30ff 	mov.w	r0, #4294967295
 8005ac8:	e034      	b.n	8005b34 <__swsetup_r+0x9c>
 8005aca:	0758      	lsls	r0, r3, #29
 8005acc:	d512      	bpl.n	8005af4 <__swsetup_r+0x5c>
 8005ace:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8005ad0:	b141      	cbz	r1, 8005ae4 <__swsetup_r+0x4c>
 8005ad2:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8005ad6:	4299      	cmp	r1, r3
 8005ad8:	d002      	beq.n	8005ae0 <__swsetup_r+0x48>
 8005ada:	4628      	mov	r0, r5
 8005adc:	f7ff fb24 	bl	8005128 <_free_r>
 8005ae0:	2300      	movs	r3, #0
 8005ae2:	6363      	str	r3, [r4, #52]	; 0x34
 8005ae4:	89a3      	ldrh	r3, [r4, #12]
 8005ae6:	f023 0324 	bic.w	r3, r3, #36	; 0x24
 8005aea:	81a3      	strh	r3, [r4, #12]
 8005aec:	2300      	movs	r3, #0
 8005aee:	6063      	str	r3, [r4, #4]
 8005af0:	6923      	ldr	r3, [r4, #16]
 8005af2:	6023      	str	r3, [r4, #0]
 8005af4:	89a3      	ldrh	r3, [r4, #12]
 8005af6:	f043 0308 	orr.w	r3, r3, #8
 8005afa:	81a3      	strh	r3, [r4, #12]
 8005afc:	6923      	ldr	r3, [r4, #16]
 8005afe:	b94b      	cbnz	r3, 8005b14 <__swsetup_r+0x7c>
 8005b00:	89a3      	ldrh	r3, [r4, #12]
 8005b02:	f403 7320 	and.w	r3, r3, #640	; 0x280
 8005b06:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8005b0a:	d003      	beq.n	8005b14 <__swsetup_r+0x7c>
 8005b0c:	4621      	mov	r1, r4
 8005b0e:	4628      	mov	r0, r5
 8005b10:	f000 f850 	bl	8005bb4 <__smakebuf_r>
 8005b14:	89a0      	ldrh	r0, [r4, #12]
 8005b16:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 8005b1a:	f010 0301 	ands.w	r3, r0, #1
 8005b1e:	d00a      	beq.n	8005b36 <__swsetup_r+0x9e>
 8005b20:	2300      	movs	r3, #0
 8005b22:	60a3      	str	r3, [r4, #8]
 8005b24:	6963      	ldr	r3, [r4, #20]
 8005b26:	425b      	negs	r3, r3
 8005b28:	61a3      	str	r3, [r4, #24]
 8005b2a:	6923      	ldr	r3, [r4, #16]
 8005b2c:	b943      	cbnz	r3, 8005b40 <__swsetup_r+0xa8>
 8005b2e:	f010 0080 	ands.w	r0, r0, #128	; 0x80
 8005b32:	d1c4      	bne.n	8005abe <__swsetup_r+0x26>
 8005b34:	bd38      	pop	{r3, r4, r5, pc}
 8005b36:	0781      	lsls	r1, r0, #30
 8005b38:	bf58      	it	pl
 8005b3a:	6963      	ldrpl	r3, [r4, #20]
 8005b3c:	60a3      	str	r3, [r4, #8]
 8005b3e:	e7f4      	b.n	8005b2a <__swsetup_r+0x92>
 8005b40:	2000      	movs	r0, #0
 8005b42:	e7f7      	b.n	8005b34 <__swsetup_r+0x9c>
 8005b44:	20000064 	.word	0x20000064

08005b48 <_sbrk_r>:
 8005b48:	b538      	push	{r3, r4, r5, lr}
 8005b4a:	4d06      	ldr	r5, [pc, #24]	; (8005b64 <_sbrk_r+0x1c>)
 8005b4c:	2300      	movs	r3, #0
 8005b4e:	4604      	mov	r4, r0
 8005b50:	4608      	mov	r0, r1
 8005b52:	602b      	str	r3, [r5, #0]
 8005b54:	f7fb f898 	bl	8000c88 <_sbrk>
 8005b58:	1c43      	adds	r3, r0, #1
 8005b5a:	d102      	bne.n	8005b62 <_sbrk_r+0x1a>
 8005b5c:	682b      	ldr	r3, [r5, #0]
 8005b5e:	b103      	cbz	r3, 8005b62 <_sbrk_r+0x1a>
 8005b60:	6023      	str	r3, [r4, #0]
 8005b62:	bd38      	pop	{r3, r4, r5, pc}
 8005b64:	20000300 	.word	0x20000300

08005b68 <__swhatbuf_r>:
 8005b68:	b570      	push	{r4, r5, r6, lr}
 8005b6a:	460c      	mov	r4, r1
 8005b6c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8005b70:	2900      	cmp	r1, #0
 8005b72:	b096      	sub	sp, #88	; 0x58
 8005b74:	4615      	mov	r5, r2
 8005b76:	461e      	mov	r6, r3
 8005b78:	da0d      	bge.n	8005b96 <__swhatbuf_r+0x2e>
 8005b7a:	89a3      	ldrh	r3, [r4, #12]
 8005b7c:	f013 0f80 	tst.w	r3, #128	; 0x80
 8005b80:	f04f 0100 	mov.w	r1, #0
 8005b84:	bf0c      	ite	eq
 8005b86:	f44f 6380 	moveq.w	r3, #1024	; 0x400
 8005b8a:	2340      	movne	r3, #64	; 0x40
 8005b8c:	2000      	movs	r0, #0
 8005b8e:	6031      	str	r1, [r6, #0]
 8005b90:	602b      	str	r3, [r5, #0]
 8005b92:	b016      	add	sp, #88	; 0x58
 8005b94:	bd70      	pop	{r4, r5, r6, pc}
 8005b96:	466a      	mov	r2, sp
 8005b98:	f000 f848 	bl	8005c2c <_fstat_r>
 8005b9c:	2800      	cmp	r0, #0
 8005b9e:	dbec      	blt.n	8005b7a <__swhatbuf_r+0x12>
 8005ba0:	9901      	ldr	r1, [sp, #4]
 8005ba2:	f401 4170 	and.w	r1, r1, #61440	; 0xf000
 8005ba6:	f5a1 5300 	sub.w	r3, r1, #8192	; 0x2000
 8005baa:	4259      	negs	r1, r3
 8005bac:	4159      	adcs	r1, r3
 8005bae:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8005bb2:	e7eb      	b.n	8005b8c <__swhatbuf_r+0x24>

08005bb4 <__smakebuf_r>:
 8005bb4:	898b      	ldrh	r3, [r1, #12]
 8005bb6:	b573      	push	{r0, r1, r4, r5, r6, lr}
 8005bb8:	079d      	lsls	r5, r3, #30
 8005bba:	4606      	mov	r6, r0
 8005bbc:	460c      	mov	r4, r1
 8005bbe:	d507      	bpl.n	8005bd0 <__smakebuf_r+0x1c>
 8005bc0:	f104 0347 	add.w	r3, r4, #71	; 0x47
 8005bc4:	6023      	str	r3, [r4, #0]
 8005bc6:	6123      	str	r3, [r4, #16]
 8005bc8:	2301      	movs	r3, #1
 8005bca:	6163      	str	r3, [r4, #20]
 8005bcc:	b002      	add	sp, #8
 8005bce:	bd70      	pop	{r4, r5, r6, pc}
 8005bd0:	ab01      	add	r3, sp, #4
 8005bd2:	466a      	mov	r2, sp
 8005bd4:	f7ff ffc8 	bl	8005b68 <__swhatbuf_r>
 8005bd8:	9900      	ldr	r1, [sp, #0]
 8005bda:	4605      	mov	r5, r0
 8005bdc:	4630      	mov	r0, r6
 8005bde:	f7ff fb0f 	bl	8005200 <_malloc_r>
 8005be2:	b948      	cbnz	r0, 8005bf8 <__smakebuf_r+0x44>
 8005be4:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8005be8:	059a      	lsls	r2, r3, #22
 8005bea:	d4ef      	bmi.n	8005bcc <__smakebuf_r+0x18>
 8005bec:	f023 0303 	bic.w	r3, r3, #3
 8005bf0:	f043 0302 	orr.w	r3, r3, #2
 8005bf4:	81a3      	strh	r3, [r4, #12]
 8005bf6:	e7e3      	b.n	8005bc0 <__smakebuf_r+0xc>
 8005bf8:	89a3      	ldrh	r3, [r4, #12]
 8005bfa:	6020      	str	r0, [r4, #0]
 8005bfc:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8005c00:	81a3      	strh	r3, [r4, #12]
 8005c02:	9b00      	ldr	r3, [sp, #0]
 8005c04:	6163      	str	r3, [r4, #20]
 8005c06:	9b01      	ldr	r3, [sp, #4]
 8005c08:	6120      	str	r0, [r4, #16]
 8005c0a:	b15b      	cbz	r3, 8005c24 <__smakebuf_r+0x70>
 8005c0c:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8005c10:	4630      	mov	r0, r6
 8005c12:	f000 f81d 	bl	8005c50 <_isatty_r>
 8005c16:	b128      	cbz	r0, 8005c24 <__smakebuf_r+0x70>
 8005c18:	89a3      	ldrh	r3, [r4, #12]
 8005c1a:	f023 0303 	bic.w	r3, r3, #3
 8005c1e:	f043 0301 	orr.w	r3, r3, #1
 8005c22:	81a3      	strh	r3, [r4, #12]
 8005c24:	89a3      	ldrh	r3, [r4, #12]
 8005c26:	431d      	orrs	r5, r3
 8005c28:	81a5      	strh	r5, [r4, #12]
 8005c2a:	e7cf      	b.n	8005bcc <__smakebuf_r+0x18>

08005c2c <_fstat_r>:
 8005c2c:	b538      	push	{r3, r4, r5, lr}
 8005c2e:	4d07      	ldr	r5, [pc, #28]	; (8005c4c <_fstat_r+0x20>)
 8005c30:	2300      	movs	r3, #0
 8005c32:	4604      	mov	r4, r0
 8005c34:	4608      	mov	r0, r1
 8005c36:	4611      	mov	r1, r2
 8005c38:	602b      	str	r3, [r5, #0]
 8005c3a:	f7fa fffc 	bl	8000c36 <_fstat>
 8005c3e:	1c43      	adds	r3, r0, #1
 8005c40:	d102      	bne.n	8005c48 <_fstat_r+0x1c>
 8005c42:	682b      	ldr	r3, [r5, #0]
 8005c44:	b103      	cbz	r3, 8005c48 <_fstat_r+0x1c>
 8005c46:	6023      	str	r3, [r4, #0]
 8005c48:	bd38      	pop	{r3, r4, r5, pc}
 8005c4a:	bf00      	nop
 8005c4c:	20000300 	.word	0x20000300

08005c50 <_isatty_r>:
 8005c50:	b538      	push	{r3, r4, r5, lr}
 8005c52:	4d06      	ldr	r5, [pc, #24]	; (8005c6c <_isatty_r+0x1c>)
 8005c54:	2300      	movs	r3, #0
 8005c56:	4604      	mov	r4, r0
 8005c58:	4608      	mov	r0, r1
 8005c5a:	602b      	str	r3, [r5, #0]
 8005c5c:	f7fa fffb 	bl	8000c56 <_isatty>
 8005c60:	1c43      	adds	r3, r0, #1
 8005c62:	d102      	bne.n	8005c6a <_isatty_r+0x1a>
 8005c64:	682b      	ldr	r3, [r5, #0]
 8005c66:	b103      	cbz	r3, 8005c6a <_isatty_r+0x1a>
 8005c68:	6023      	str	r3, [r4, #0]
 8005c6a:	bd38      	pop	{r3, r4, r5, pc}
 8005c6c:	20000300 	.word	0x20000300

08005c70 <_init>:
 8005c70:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8005c72:	bf00      	nop
 8005c74:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8005c76:	bc08      	pop	{r3}
 8005c78:	469e      	mov	lr, r3
 8005c7a:	4770      	bx	lr

08005c7c <_fini>:
 8005c7c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8005c7e:	bf00      	nop
 8005c80:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8005c82:	bc08      	pop	{r3}
 8005c84:	469e      	mov	lr, r3
 8005c86:	4770      	bx	lr
