{
 "Files" : [
  {
   "Path" : "D:/wks/ework/FPGA/TangNano/20k/TangNanoMCS4/TangNanoMCS4_project/src/gowin_rpll/gowin_rpll.v",
   "Type" : "verilog"
  },
  {
   "Path" : "D:/wks/ework/FPGA/TangNano/20k/TangNanoMCS4/TangNanoMCS4_project/src/pm.v",
   "Type" : "verilog"
  },
  {
   "Path" : "D:/wks/ework/FPGA/TangNano/20k/TangNanoMCS4/TangNanoMCS4_project/src/ram.v",
   "Type" : "verilog"
  },
  {
   "Path" : "D:/wks/ework/FPGA/TangNano/20k/TangNanoMCS4/TangNanoMCS4_project/src/rom.v",
   "Type" : "verilog"
  },
  {
   "Path" : "D:/wks/ework/FPGA/TangNano/20k/TangNanoMCS4/TangNanoMCS4_project/src/top.v",
   "Type" : "verilog"
  },
  {
   "Path" : "D:/wks/ework/FPGA/TangNano/20k/TangNanoMCS4/TangNanoMCS4_project/src/ws2812.v",
   "Type" : "verilog"
  }
 ],
 "IncludePath" : [

 ],
 "LoopLimit" : 2000,
 "ResultFile" : "D:/wks/ework/FPGA/TangNano/20k/TangNanoMCS4/TangNanoMCS4_project/impl/temp/rtl_parser.result",
 "Top" : "top",
 "VerilogStd" : "verilog_2001",
 "VhdlStd" : "vhdl_93"
}