---
crate: rp2040_hal
layout: gnatdoc
gnatdoc: {
name: "RP2040_SVD.PWM",
qualified_name: "RP2040_SVD.PWM",
signature: "rp2040_svd.pwm",
enclosing: "rp2040_svd",
is_private: false,
documentation: "-------------\n Registers --\n-------------",
documentation_snippet: "",
simple_types:    [
       {
       name: "CH0_CSR_DIVMODE_Field",
       qualified_name: "RP2040_SVD.PWM.CH0_CSR_DIVMODE_Field",
       signature: "rp2040_svd.pwm.ch0_csr_divmode_field",
       enclosing: "",
       is_private: false,
       documentation: "\n@enum div\n  Fractional divider operation is gated by the PWM B pin.\n@enum level\n  Counter advances with each rising edge of the PWM B pin.\n@enum rise\n  Counter advances with each falling edge of the PWM B pin.\n@enum fall",
       documentation_snippet: "type CH0_CSR_DIVMODE_Field is\n   div,\n   level,\n   rise,\n   fall)\n  with Size => 2;",
       }   ,
       {
       name: "CH1_CSR_DIVMODE_Field",
       qualified_name: "RP2040_SVD.PWM.CH1_CSR_DIVMODE_Field",
       signature: "rp2040_svd.pwm.ch1_csr_divmode_field",
       enclosing: "",
       is_private: false,
       documentation: "\n@enum div\n  Fractional divider operation is gated by the PWM B pin.\n@enum level\n  Counter advances with each rising edge of the PWM B pin.\n@enum rise\n  Counter advances with each falling edge of the PWM B pin.\n@enum fall",
       documentation_snippet: "type CH1_CSR_DIVMODE_Field is\n   div,\n   level,\n   rise,\n   fall)\n  with Size => 2;",
       }   ,
       {
       name: "CH2_CSR_DIVMODE_Field",
       qualified_name: "RP2040_SVD.PWM.CH2_CSR_DIVMODE_Field",
       signature: "rp2040_svd.pwm.ch2_csr_divmode_field",
       enclosing: "",
       is_private: false,
       documentation: "\n@enum div\n  Fractional divider operation is gated by the PWM B pin.\n@enum level\n  Counter advances with each rising edge of the PWM B pin.\n@enum rise\n  Counter advances with each falling edge of the PWM B pin.\n@enum fall",
       documentation_snippet: "type CH2_CSR_DIVMODE_Field is\n   div,\n   level,\n   rise,\n   fall)\n  with Size => 2;",
       }   ,
       {
       name: "CH3_CSR_DIVMODE_Field",
       qualified_name: "RP2040_SVD.PWM.CH3_CSR_DIVMODE_Field",
       signature: "rp2040_svd.pwm.ch3_csr_divmode_field",
       enclosing: "",
       is_private: false,
       documentation: "\n@enum div\n  Fractional divider operation is gated by the PWM B pin.\n@enum level\n  Counter advances with each rising edge of the PWM B pin.\n@enum rise\n  Counter advances with each falling edge of the PWM B pin.\n@enum fall",
       documentation_snippet: "type CH3_CSR_DIVMODE_Field is\n   div,\n   level,\n   rise,\n   fall)\n  with Size => 2;",
       }   ,
       {
       name: "CH4_CSR_DIVMODE_Field",
       qualified_name: "RP2040_SVD.PWM.CH4_CSR_DIVMODE_Field",
       signature: "rp2040_svd.pwm.ch4_csr_divmode_field",
       enclosing: "",
       is_private: false,
       documentation: "\n@enum div\n  Fractional divider operation is gated by the PWM B pin.\n@enum level\n  Counter advances with each rising edge of the PWM B pin.\n@enum rise\n  Counter advances with each falling edge of the PWM B pin.\n@enum fall",
       documentation_snippet: "type CH4_CSR_DIVMODE_Field is\n   div,\n   level,\n   rise,\n   fall)\n  with Size => 2;",
       }   ,
       {
       name: "CH5_CSR_DIVMODE_Field",
       qualified_name: "RP2040_SVD.PWM.CH5_CSR_DIVMODE_Field",
       signature: "rp2040_svd.pwm.ch5_csr_divmode_field",
       enclosing: "",
       is_private: false,
       documentation: "\n@enum div\n  Fractional divider operation is gated by the PWM B pin.\n@enum level\n  Counter advances with each rising edge of the PWM B pin.\n@enum rise\n  Counter advances with each falling edge of the PWM B pin.\n@enum fall",
       documentation_snippet: "type CH5_CSR_DIVMODE_Field is\n   div,\n   level,\n   rise,\n   fall)\n  with Size => 2;",
       }   ,
       {
       name: "CH6_CSR_DIVMODE_Field",
       qualified_name: "RP2040_SVD.PWM.CH6_CSR_DIVMODE_Field",
       signature: "rp2040_svd.pwm.ch6_csr_divmode_field",
       enclosing: "",
       is_private: false,
       documentation: "\n@enum div\n  Fractional divider operation is gated by the PWM B pin.\n@enum level\n  Counter advances with each rising edge of the PWM B pin.\n@enum rise\n  Counter advances with each falling edge of the PWM B pin.\n@enum fall",
       documentation_snippet: "type CH6_CSR_DIVMODE_Field is\n   div,\n   level,\n   rise,\n   fall)\n  with Size => 2;",
       }   ,
       {
       name: "CH7_CSR_DIVMODE_Field",
       qualified_name: "RP2040_SVD.PWM.CH7_CSR_DIVMODE_Field",
       signature: "rp2040_svd.pwm.ch7_csr_divmode_field",
       enclosing: "",
       is_private: false,
       documentation: "\n@enum div\n  Fractional divider operation is gated by the PWM B pin.\n@enum level\n  Counter advances with each rising edge of the PWM B pin.\n@enum rise\n  Counter advances with each falling edge of the PWM B pin.\n@enum fall",
       documentation_snippet: "type CH7_CSR_DIVMODE_Field is\n   div,\n   level,\n   rise,\n   fall)\n  with Size => 2;",
       }   ,
   ]
,array_types:    [
       {
       name: "EN_CH_Field_Array",
       qualified_name: "RP2040_SVD.PWM.EN_CH_Field_Array",
       signature: "rp2040_svd.pwm.en_ch_field_array",
       enclosing: "",
       is_private: false,
       documentation: "",
       documentation_snippet: "type EN_CH_Field_Array is array (0 .. 7) of Boolean\n  with Component_Size => 1, Size => 8;",
       }   ,
       {
       name: "INTE_CH_Field_Array",
       qualified_name: "RP2040_SVD.PWM.INTE_CH_Field_Array",
       signature: "rp2040_svd.pwm.inte_ch_field_array",
       enclosing: "",
       is_private: false,
       documentation: "",
       documentation_snippet: "type INTE_CH_Field_Array is array (0 .. 7) of Boolean\n  with Component_Size => 1, Size => 8;",
       }   ,
       {
       name: "INTF_CH_Field_Array",
       qualified_name: "RP2040_SVD.PWM.INTF_CH_Field_Array",
       signature: "rp2040_svd.pwm.intf_ch_field_array",
       enclosing: "",
       is_private: false,
       documentation: "",
       documentation_snippet: "type INTF_CH_Field_Array is array (0 .. 7) of Boolean\n  with Component_Size => 1, Size => 8;",
       }   ,
       {
       name: "INTR_CH_Field_Array",
       qualified_name: "RP2040_SVD.PWM.INTR_CH_Field_Array",
       signature: "rp2040_svd.pwm.intr_ch_field_array",
       enclosing: "",
       is_private: false,
       documentation: "",
       documentation_snippet: "type INTR_CH_Field_Array is array (0 .. 7) of Boolean\n  with Component_Size => 1, Size => 8;",
       }   ,
       {
       name: "INTS_CH_Field_Array",
       qualified_name: "RP2040_SVD.PWM.INTS_CH_Field_Array",
       signature: "rp2040_svd.pwm.ints_ch_field_array",
       enclosing: "",
       is_private: false,
       documentation: "",
       documentation_snippet: "type INTS_CH_Field_Array is array (0 .. 7) of Boolean\n  with Component_Size => 1, Size => 8;",
       }   ,
   ]
,record_types:    [
       {
       name: "CH0_CC_Register",
       qualified_name: "RP2040_SVD.PWM.CH0_CC_Register",
       signature: "rp2040_svd.pwm.ch0_cc_register",
       enclosing: "",
       is_private: false,
       documentation: "",
       documentation_snippet: "type CH0_CC_Register is record\n   A : CH0_CC_A_Field := 16#0#;\n   B : CH0_CC_B_Field := 16#0#;\nend record\n  with Volatile_Full_Access, Object_Size => 32,\n       Bit_Order => System.Low_Order_First;",
       }   ,
       {
       name: "CH0_CSR_Register",
       qualified_name: "RP2040_SVD.PWM.CH0_CSR_Register",
       signature: "rp2040_svd.pwm.ch0_csr_register",
       enclosing: "",
       is_private: false,
       documentation: "",
       documentation_snippet: "type CH0_CSR_Register is record\n   EN            : Boolean := False;\n   PH_CORRECT    : Boolean := False;\n   A_INV         : Boolean := False;\n   B_INV         : Boolean := False;\n   DIVMODE       : CH0_CSR_DIVMODE_Field := RP2040_SVD.PWM.div;\n   PH_RET        : Boolean := False;\n   PH_ADV        : Boolean := False;\n   Reserved_8_31 : HAL.UInt24 := 16#0#;\nend record\n  with Volatile_Full_Access, Object_Size => 32,\n       Bit_Order => System.Low_Order_First;",
       }   ,
       {
       name: "CH0_CTR_Register",
       qualified_name: "RP2040_SVD.PWM.CH0_CTR_Register",
       signature: "rp2040_svd.pwm.ch0_ctr_register",
       enclosing: "",
       is_private: false,
       documentation: "",
       documentation_snippet: "type CH0_CTR_Register is record\n   CH0_CTR        : CH0_CTR_CH0_CTR_Field := 16#0#;\n   Reserved_16_31 : HAL.UInt16 := 16#0#;\nend record\n  with Volatile_Full_Access, Object_Size => 32,\n       Bit_Order => System.Low_Order_First;",
       }   ,
       {
       name: "CH0_DIV_Register",
       qualified_name: "RP2040_SVD.PWM.CH0_DIV_Register",
       signature: "rp2040_svd.pwm.ch0_div_register",
       enclosing: "",
       is_private: false,
       documentation: "",
       documentation_snippet: "type CH0_DIV_Register is record\n   FRAC           : CH0_DIV_FRAC_Field := 16#0#;\n   INT            : CH0_DIV_INT_Field := 16#1#;\n   Reserved_12_31 : HAL.UInt20 := 16#0#;\nend record\n  with Volatile_Full_Access, Object_Size => 32,\n       Bit_Order => System.Low_Order_First;",
       }   ,
       {
       name: "CH0_TOP_Register",
       qualified_name: "RP2040_SVD.PWM.CH0_TOP_Register",
       signature: "rp2040_svd.pwm.ch0_top_register",
       enclosing: "",
       is_private: false,
       documentation: "",
       documentation_snippet: "type CH0_TOP_Register is record\n   CH0_TOP        : CH0_TOP_CH0_TOP_Field := 16#FFFF#;\n   Reserved_16_31 : HAL.UInt16 := 16#0#;\nend record\n  with Volatile_Full_Access, Object_Size => 32,\n       Bit_Order => System.Low_Order_First;",
       }   ,
       {
       name: "CH1_CC_Register",
       qualified_name: "RP2040_SVD.PWM.CH1_CC_Register",
       signature: "rp2040_svd.pwm.ch1_cc_register",
       enclosing: "",
       is_private: false,
       documentation: "",
       documentation_snippet: "type CH1_CC_Register is record\n   A : CH1_CC_A_Field := 16#0#;\n   B : CH1_CC_B_Field := 16#0#;\nend record\n  with Volatile_Full_Access, Object_Size => 32,\n       Bit_Order => System.Low_Order_First;",
       }   ,
       {
       name: "CH1_CSR_Register",
       qualified_name: "RP2040_SVD.PWM.CH1_CSR_Register",
       signature: "rp2040_svd.pwm.ch1_csr_register",
       enclosing: "",
       is_private: false,
       documentation: "",
       documentation_snippet: "type CH1_CSR_Register is record\n   EN            : Boolean := False;\n   PH_CORRECT    : Boolean := False;\n   A_INV         : Boolean := False;\n   B_INV         : Boolean := False;\n   DIVMODE       : CH1_CSR_DIVMODE_Field := RP2040_SVD.PWM.div;\n   PH_RET        : Boolean := False;\n   PH_ADV        : Boolean := False;\n   Reserved_8_31 : HAL.UInt24 := 16#0#;\nend record\n  with Volatile_Full_Access, Object_Size => 32,\n       Bit_Order => System.Low_Order_First;",
       }   ,
       {
       name: "CH1_CTR_Register",
       qualified_name: "RP2040_SVD.PWM.CH1_CTR_Register",
       signature: "rp2040_svd.pwm.ch1_ctr_register",
       enclosing: "",
       is_private: false,
       documentation: "",
       documentation_snippet: "type CH1_CTR_Register is record\n   CH1_CTR        : CH1_CTR_CH1_CTR_Field := 16#0#;\n   Reserved_16_31 : HAL.UInt16 := 16#0#;\nend record\n  with Volatile_Full_Access, Object_Size => 32,\n       Bit_Order => System.Low_Order_First;",
       }   ,
       {
       name: "CH1_DIV_Register",
       qualified_name: "RP2040_SVD.PWM.CH1_DIV_Register",
       signature: "rp2040_svd.pwm.ch1_div_register",
       enclosing: "",
       is_private: false,
       documentation: "",
       documentation_snippet: "type CH1_DIV_Register is record\n   FRAC           : CH1_DIV_FRAC_Field := 16#0#;\n   INT            : CH1_DIV_INT_Field := 16#1#;\n   Reserved_12_31 : HAL.UInt20 := 16#0#;\nend record\n  with Volatile_Full_Access, Object_Size => 32,\n       Bit_Order => System.Low_Order_First;",
       }   ,
       {
       name: "CH1_TOP_Register",
       qualified_name: "RP2040_SVD.PWM.CH1_TOP_Register",
       signature: "rp2040_svd.pwm.ch1_top_register",
       enclosing: "",
       is_private: false,
       documentation: "",
       documentation_snippet: "type CH1_TOP_Register is record\n   CH1_TOP        : CH1_TOP_CH1_TOP_Field := 16#FFFF#;\n   Reserved_16_31 : HAL.UInt16 := 16#0#;\nend record\n  with Volatile_Full_Access, Object_Size => 32,\n       Bit_Order => System.Low_Order_First;",
       }   ,
       {
       name: "CH2_CC_Register",
       qualified_name: "RP2040_SVD.PWM.CH2_CC_Register",
       signature: "rp2040_svd.pwm.ch2_cc_register",
       enclosing: "",
       is_private: false,
       documentation: "",
       documentation_snippet: "type CH2_CC_Register is record\n   A : CH2_CC_A_Field := 16#0#;\n   B : CH2_CC_B_Field := 16#0#;\nend record\n  with Volatile_Full_Access, Object_Size => 32,\n       Bit_Order => System.Low_Order_First;",
       }   ,
       {
       name: "CH2_CSR_Register",
       qualified_name: "RP2040_SVD.PWM.CH2_CSR_Register",
       signature: "rp2040_svd.pwm.ch2_csr_register",
       enclosing: "",
       is_private: false,
       documentation: "",
       documentation_snippet: "type CH2_CSR_Register is record\n   EN            : Boolean := False;\n   PH_CORRECT    : Boolean := False;\n   A_INV         : Boolean := False;\n   B_INV         : Boolean := False;\n   DIVMODE       : CH2_CSR_DIVMODE_Field := RP2040_SVD.PWM.div;\n   PH_RET        : Boolean := False;\n   PH_ADV        : Boolean := False;\n   Reserved_8_31 : HAL.UInt24 := 16#0#;\nend record\n  with Volatile_Full_Access, Object_Size => 32,\n       Bit_Order => System.Low_Order_First;",
       }   ,
       {
       name: "CH2_CTR_Register",
       qualified_name: "RP2040_SVD.PWM.CH2_CTR_Register",
       signature: "rp2040_svd.pwm.ch2_ctr_register",
       enclosing: "",
       is_private: false,
       documentation: "",
       documentation_snippet: "type CH2_CTR_Register is record\n   CH2_CTR        : CH2_CTR_CH2_CTR_Field := 16#0#;\n   Reserved_16_31 : HAL.UInt16 := 16#0#;\nend record\n  with Volatile_Full_Access, Object_Size => 32,\n       Bit_Order => System.Low_Order_First;",
       }   ,
       {
       name: "CH2_DIV_Register",
       qualified_name: "RP2040_SVD.PWM.CH2_DIV_Register",
       signature: "rp2040_svd.pwm.ch2_div_register",
       enclosing: "",
       is_private: false,
       documentation: "",
       documentation_snippet: "type CH2_DIV_Register is record\n   FRAC           : CH2_DIV_FRAC_Field := 16#0#;\n   INT            : CH2_DIV_INT_Field := 16#1#;\n   Reserved_12_31 : HAL.UInt20 := 16#0#;\nend record\n  with Volatile_Full_Access, Object_Size => 32,\n       Bit_Order => System.Low_Order_First;",
       }   ,
       {
       name: "CH2_TOP_Register",
       qualified_name: "RP2040_SVD.PWM.CH2_TOP_Register",
       signature: "rp2040_svd.pwm.ch2_top_register",
       enclosing: "",
       is_private: false,
       documentation: "",
       documentation_snippet: "type CH2_TOP_Register is record\n   CH2_TOP        : CH2_TOP_CH2_TOP_Field := 16#FFFF#;\n   Reserved_16_31 : HAL.UInt16 := 16#0#;\nend record\n  with Volatile_Full_Access, Object_Size => 32,\n       Bit_Order => System.Low_Order_First;",
       }   ,
       {
       name: "CH3_CC_Register",
       qualified_name: "RP2040_SVD.PWM.CH3_CC_Register",
       signature: "rp2040_svd.pwm.ch3_cc_register",
       enclosing: "",
       is_private: false,
       documentation: "",
       documentation_snippet: "type CH3_CC_Register is record\n   A : CH3_CC_A_Field := 16#0#;\n   B : CH3_CC_B_Field := 16#0#;\nend record\n  with Volatile_Full_Access, Object_Size => 32,\n       Bit_Order => System.Low_Order_First;",
       }   ,
       {
       name: "CH3_CSR_Register",
       qualified_name: "RP2040_SVD.PWM.CH3_CSR_Register",
       signature: "rp2040_svd.pwm.ch3_csr_register",
       enclosing: "",
       is_private: false,
       documentation: "",
       documentation_snippet: "type CH3_CSR_Register is record\n   EN            : Boolean := False;\n   PH_CORRECT    : Boolean := False;\n   A_INV         : Boolean := False;\n   B_INV         : Boolean := False;\n   DIVMODE       : CH3_CSR_DIVMODE_Field := RP2040_SVD.PWM.div;\n   PH_RET        : Boolean := False;\n   PH_ADV        : Boolean := False;\n   Reserved_8_31 : HAL.UInt24 := 16#0#;\nend record\n  with Volatile_Full_Access, Object_Size => 32,\n       Bit_Order => System.Low_Order_First;",
       }   ,
       {
       name: "CH3_CTR_Register",
       qualified_name: "RP2040_SVD.PWM.CH3_CTR_Register",
       signature: "rp2040_svd.pwm.ch3_ctr_register",
       enclosing: "",
       is_private: false,
       documentation: "",
       documentation_snippet: "type CH3_CTR_Register is record\n   CH3_CTR        : CH3_CTR_CH3_CTR_Field := 16#0#;\n   Reserved_16_31 : HAL.UInt16 := 16#0#;\nend record\n  with Volatile_Full_Access, Object_Size => 32,\n       Bit_Order => System.Low_Order_First;",
       }   ,
       {
       name: "CH3_DIV_Register",
       qualified_name: "RP2040_SVD.PWM.CH3_DIV_Register",
       signature: "rp2040_svd.pwm.ch3_div_register",
       enclosing: "",
       is_private: false,
       documentation: "",
       documentation_snippet: "type CH3_DIV_Register is record\n   FRAC           : CH3_DIV_FRAC_Field := 16#0#;\n   INT            : CH3_DIV_INT_Field := 16#1#;\n   Reserved_12_31 : HAL.UInt20 := 16#0#;\nend record\n  with Volatile_Full_Access, Object_Size => 32,\n       Bit_Order => System.Low_Order_First;",
       }   ,
       {
       name: "CH3_TOP_Register",
       qualified_name: "RP2040_SVD.PWM.CH3_TOP_Register",
       signature: "rp2040_svd.pwm.ch3_top_register",
       enclosing: "",
       is_private: false,
       documentation: "",
       documentation_snippet: "type CH3_TOP_Register is record\n   CH3_TOP        : CH3_TOP_CH3_TOP_Field := 16#FFFF#;\n   Reserved_16_31 : HAL.UInt16 := 16#0#;\nend record\n  with Volatile_Full_Access, Object_Size => 32,\n       Bit_Order => System.Low_Order_First;",
       }   ,
       {
       name: "CH4_CC_Register",
       qualified_name: "RP2040_SVD.PWM.CH4_CC_Register",
       signature: "rp2040_svd.pwm.ch4_cc_register",
       enclosing: "",
       is_private: false,
       documentation: "",
       documentation_snippet: "type CH4_CC_Register is record\n   A : CH4_CC_A_Field := 16#0#;\n   B : CH4_CC_B_Field := 16#0#;\nend record\n  with Volatile_Full_Access, Object_Size => 32,\n       Bit_Order => System.Low_Order_First;",
       }   ,
       {
       name: "CH4_CSR_Register",
       qualified_name: "RP2040_SVD.PWM.CH4_CSR_Register",
       signature: "rp2040_svd.pwm.ch4_csr_register",
       enclosing: "",
       is_private: false,
       documentation: "",
       documentation_snippet: "type CH4_CSR_Register is record\n   EN            : Boolean := False;\n   PH_CORRECT    : Boolean := False;\n   A_INV         : Boolean := False;\n   B_INV         : Boolean := False;\n   DIVMODE       : CH4_CSR_DIVMODE_Field := RP2040_SVD.PWM.div;\n   PH_RET        : Boolean := False;\n   PH_ADV        : Boolean := False;\n   Reserved_8_31 : HAL.UInt24 := 16#0#;\nend record\n  with Volatile_Full_Access, Object_Size => 32,\n       Bit_Order => System.Low_Order_First;",
       }   ,
       {
       name: "CH4_CTR_Register",
       qualified_name: "RP2040_SVD.PWM.CH4_CTR_Register",
       signature: "rp2040_svd.pwm.ch4_ctr_register",
       enclosing: "",
       is_private: false,
       documentation: "",
       documentation_snippet: "type CH4_CTR_Register is record\n   CH4_CTR        : CH4_CTR_CH4_CTR_Field := 16#0#;\n   Reserved_16_31 : HAL.UInt16 := 16#0#;\nend record\n  with Volatile_Full_Access, Object_Size => 32,\n       Bit_Order => System.Low_Order_First;",
       }   ,
       {
       name: "CH4_DIV_Register",
       qualified_name: "RP2040_SVD.PWM.CH4_DIV_Register",
       signature: "rp2040_svd.pwm.ch4_div_register",
       enclosing: "",
       is_private: false,
       documentation: "",
       documentation_snippet: "type CH4_DIV_Register is record\n   FRAC           : CH4_DIV_FRAC_Field := 16#0#;\n   INT            : CH4_DIV_INT_Field := 16#1#;\n   Reserved_12_31 : HAL.UInt20 := 16#0#;\nend record\n  with Volatile_Full_Access, Object_Size => 32,\n       Bit_Order => System.Low_Order_First;",
       }   ,
       {
       name: "CH4_TOP_Register",
       qualified_name: "RP2040_SVD.PWM.CH4_TOP_Register",
       signature: "rp2040_svd.pwm.ch4_top_register",
       enclosing: "",
       is_private: false,
       documentation: "",
       documentation_snippet: "type CH4_TOP_Register is record\n   CH4_TOP        : CH4_TOP_CH4_TOP_Field := 16#FFFF#;\n   Reserved_16_31 : HAL.UInt16 := 16#0#;\nend record\n  with Volatile_Full_Access, Object_Size => 32,\n       Bit_Order => System.Low_Order_First;",
       }   ,
       {
       name: "CH5_CC_Register",
       qualified_name: "RP2040_SVD.PWM.CH5_CC_Register",
       signature: "rp2040_svd.pwm.ch5_cc_register",
       enclosing: "",
       is_private: false,
       documentation: "",
       documentation_snippet: "type CH5_CC_Register is record\n   A : CH5_CC_A_Field := 16#0#;\n   B : CH5_CC_B_Field := 16#0#;\nend record\n  with Volatile_Full_Access, Object_Size => 32,\n       Bit_Order => System.Low_Order_First;",
       }   ,
       {
       name: "CH5_CSR_Register",
       qualified_name: "RP2040_SVD.PWM.CH5_CSR_Register",
       signature: "rp2040_svd.pwm.ch5_csr_register",
       enclosing: "",
       is_private: false,
       documentation: "",
       documentation_snippet: "type CH5_CSR_Register is record\n   EN            : Boolean := False;\n   PH_CORRECT    : Boolean := False;\n   A_INV         : Boolean := False;\n   B_INV         : Boolean := False;\n   DIVMODE       : CH5_CSR_DIVMODE_Field := RP2040_SVD.PWM.div;\n   PH_RET        : Boolean := False;\n   PH_ADV        : Boolean := False;\n   Reserved_8_31 : HAL.UInt24 := 16#0#;\nend record\n  with Volatile_Full_Access, Object_Size => 32,\n       Bit_Order => System.Low_Order_First;",
       }   ,
       {
       name: "CH5_CTR_Register",
       qualified_name: "RP2040_SVD.PWM.CH5_CTR_Register",
       signature: "rp2040_svd.pwm.ch5_ctr_register",
       enclosing: "",
       is_private: false,
       documentation: "",
       documentation_snippet: "type CH5_CTR_Register is record\n   CH5_CTR        : CH5_CTR_CH5_CTR_Field := 16#0#;\n   Reserved_16_31 : HAL.UInt16 := 16#0#;\nend record\n  with Volatile_Full_Access, Object_Size => 32,\n       Bit_Order => System.Low_Order_First;",
       }   ,
       {
       name: "CH5_DIV_Register",
       qualified_name: "RP2040_SVD.PWM.CH5_DIV_Register",
       signature: "rp2040_svd.pwm.ch5_div_register",
       enclosing: "",
       is_private: false,
       documentation: "",
       documentation_snippet: "type CH5_DIV_Register is record\n   FRAC           : CH5_DIV_FRAC_Field := 16#0#;\n   INT            : CH5_DIV_INT_Field := 16#1#;\n   Reserved_12_31 : HAL.UInt20 := 16#0#;\nend record\n  with Volatile_Full_Access, Object_Size => 32,\n       Bit_Order => System.Low_Order_First;",
       }   ,
       {
       name: "CH5_TOP_Register",
       qualified_name: "RP2040_SVD.PWM.CH5_TOP_Register",
       signature: "rp2040_svd.pwm.ch5_top_register",
       enclosing: "",
       is_private: false,
       documentation: "",
       documentation_snippet: "type CH5_TOP_Register is record\n   CH5_TOP        : CH5_TOP_CH5_TOP_Field := 16#FFFF#;\n   Reserved_16_31 : HAL.UInt16 := 16#0#;\nend record\n  with Volatile_Full_Access, Object_Size => 32,\n       Bit_Order => System.Low_Order_First;",
       }   ,
       {
       name: "CH6_CC_Register",
       qualified_name: "RP2040_SVD.PWM.CH6_CC_Register",
       signature: "rp2040_svd.pwm.ch6_cc_register",
       enclosing: "",
       is_private: false,
       documentation: "",
       documentation_snippet: "type CH6_CC_Register is record\n   A : CH6_CC_A_Field := 16#0#;\n   B : CH6_CC_B_Field := 16#0#;\nend record\n  with Volatile_Full_Access, Object_Size => 32,\n       Bit_Order => System.Low_Order_First;",
       }   ,
       {
       name: "CH6_CSR_Register",
       qualified_name: "RP2040_SVD.PWM.CH6_CSR_Register",
       signature: "rp2040_svd.pwm.ch6_csr_register",
       enclosing: "",
       is_private: false,
       documentation: "",
       documentation_snippet: "type CH6_CSR_Register is record\n   EN            : Boolean := False;\n   PH_CORRECT    : Boolean := False;\n   A_INV         : Boolean := False;\n   B_INV         : Boolean := False;\n   DIVMODE       : CH6_CSR_DIVMODE_Field := RP2040_SVD.PWM.div;\n   PH_RET        : Boolean := False;\n   PH_ADV        : Boolean := False;\n   Reserved_8_31 : HAL.UInt24 := 16#0#;\nend record\n  with Volatile_Full_Access, Object_Size => 32,\n       Bit_Order => System.Low_Order_First;",
       }   ,
       {
       name: "CH6_CTR_Register",
       qualified_name: "RP2040_SVD.PWM.CH6_CTR_Register",
       signature: "rp2040_svd.pwm.ch6_ctr_register",
       enclosing: "",
       is_private: false,
       documentation: "",
       documentation_snippet: "type CH6_CTR_Register is record\n   CH6_CTR        : CH6_CTR_CH6_CTR_Field := 16#0#;\n   Reserved_16_31 : HAL.UInt16 := 16#0#;\nend record\n  with Volatile_Full_Access, Object_Size => 32,\n       Bit_Order => System.Low_Order_First;",
       }   ,
       {
       name: "CH6_DIV_Register",
       qualified_name: "RP2040_SVD.PWM.CH6_DIV_Register",
       signature: "rp2040_svd.pwm.ch6_div_register",
       enclosing: "",
       is_private: false,
       documentation: "",
       documentation_snippet: "type CH6_DIV_Register is record\n   FRAC           : CH6_DIV_FRAC_Field := 16#0#;\n   INT            : CH6_DIV_INT_Field := 16#1#;\n   Reserved_12_31 : HAL.UInt20 := 16#0#;\nend record\n  with Volatile_Full_Access, Object_Size => 32,\n       Bit_Order => System.Low_Order_First;",
       }   ,
       {
       name: "CH6_TOP_Register",
       qualified_name: "RP2040_SVD.PWM.CH6_TOP_Register",
       signature: "rp2040_svd.pwm.ch6_top_register",
       enclosing: "",
       is_private: false,
       documentation: "",
       documentation_snippet: "type CH6_TOP_Register is record\n   CH6_TOP        : CH6_TOP_CH6_TOP_Field := 16#FFFF#;\n   Reserved_16_31 : HAL.UInt16 := 16#0#;\nend record\n  with Volatile_Full_Access, Object_Size => 32,\n       Bit_Order => System.Low_Order_First;",
       }   ,
       {
       name: "CH7_CC_Register",
       qualified_name: "RP2040_SVD.PWM.CH7_CC_Register",
       signature: "rp2040_svd.pwm.ch7_cc_register",
       enclosing: "",
       is_private: false,
       documentation: "",
       documentation_snippet: "type CH7_CC_Register is record\n   A : CH7_CC_A_Field := 16#0#;\n   B : CH7_CC_B_Field := 16#0#;\nend record\n  with Volatile_Full_Access, Object_Size => 32,\n       Bit_Order => System.Low_Order_First;",
       }   ,
       {
       name: "CH7_CSR_Register",
       qualified_name: "RP2040_SVD.PWM.CH7_CSR_Register",
       signature: "rp2040_svd.pwm.ch7_csr_register",
       enclosing: "",
       is_private: false,
       documentation: "",
       documentation_snippet: "type CH7_CSR_Register is record\n   EN            : Boolean := False;\n   PH_CORRECT    : Boolean := False;\n   A_INV         : Boolean := False;\n   B_INV         : Boolean := False;\n   DIVMODE       : CH7_CSR_DIVMODE_Field := RP2040_SVD.PWM.div;\n   PH_RET        : Boolean := False;\n   PH_ADV        : Boolean := False;\n   Reserved_8_31 : HAL.UInt24 := 16#0#;\nend record\n  with Volatile_Full_Access, Object_Size => 32,\n       Bit_Order => System.Low_Order_First;",
       }   ,
       {
       name: "CH7_CTR_Register",
       qualified_name: "RP2040_SVD.PWM.CH7_CTR_Register",
       signature: "rp2040_svd.pwm.ch7_ctr_register",
       enclosing: "",
       is_private: false,
       documentation: "",
       documentation_snippet: "type CH7_CTR_Register is record\n   CH7_CTR        : CH7_CTR_CH7_CTR_Field := 16#0#;\n   Reserved_16_31 : HAL.UInt16 := 16#0#;\nend record\n  with Volatile_Full_Access, Object_Size => 32,\n       Bit_Order => System.Low_Order_First;",
       }   ,
       {
       name: "CH7_DIV_Register",
       qualified_name: "RP2040_SVD.PWM.CH7_DIV_Register",
       signature: "rp2040_svd.pwm.ch7_div_register",
       enclosing: "",
       is_private: false,
       documentation: "",
       documentation_snippet: "type CH7_DIV_Register is record\n   FRAC           : CH7_DIV_FRAC_Field := 16#0#;\n   INT            : CH7_DIV_INT_Field := 16#1#;\n   Reserved_12_31 : HAL.UInt20 := 16#0#;\nend record\n  with Volatile_Full_Access, Object_Size => 32,\n       Bit_Order => System.Low_Order_First;",
       }   ,
       {
       name: "CH7_TOP_Register",
       qualified_name: "RP2040_SVD.PWM.CH7_TOP_Register",
       signature: "rp2040_svd.pwm.ch7_top_register",
       enclosing: "",
       is_private: false,
       documentation: "",
       documentation_snippet: "type CH7_TOP_Register is record\n   CH7_TOP        : CH7_TOP_CH7_TOP_Field := 16#FFFF#;\n   Reserved_16_31 : HAL.UInt16 := 16#0#;\nend record\n  with Volatile_Full_Access, Object_Size => 32,\n       Bit_Order => System.Low_Order_First;",
       }   ,
       {
       name: "EN_CH_Field",
       qualified_name: "RP2040_SVD.PWM.EN_CH_Field",
       signature: "rp2040_svd.pwm.en_ch_field",
       enclosing: "",
       is_private: false,
       documentation: "",
       documentation_snippet: "type EN_CH_Field\n  (As_Array : Boolean := False)\nis record\n   case As_Array is\n      when False =>\n         Val : HAL.UInt8;\n      when True =>\n         Arr : EN_CH_Field_Array;\n   end case;\nend record\n  with Unchecked_Union, Size => 8;",
       }   ,
       {
       name: "EN_Register",
       qualified_name: "RP2040_SVD.PWM.EN_Register",
       signature: "rp2040_svd.pwm.en_register",
       enclosing: "",
       is_private: false,
       documentation: "",
       documentation_snippet: "type EN_Register is record\n   CH            : EN_CH_Field := (As_Array => False, Val => 16#0#);\n   Reserved_8_31 : HAL.UInt24 := 16#0#;\nend record\n  with Volatile_Full_Access, Object_Size => 32,\n       Bit_Order => System.Low_Order_First;",
       }   ,
       {
       name: "INTE_CH_Field",
       qualified_name: "RP2040_SVD.PWM.INTE_CH_Field",
       signature: "rp2040_svd.pwm.inte_ch_field",
       enclosing: "",
       is_private: false,
       documentation: "",
       documentation_snippet: "type INTE_CH_Field\n  (As_Array : Boolean := False)\nis record\n   case As_Array is\n      when False =>\n         Val : HAL.UInt8;\n      when True =>\n         Arr : INTE_CH_Field_Array;\n   end case;\nend record\n  with Unchecked_Union, Size => 8;",
       }   ,
       {
       name: "INTE_Register",
       qualified_name: "RP2040_SVD.PWM.INTE_Register",
       signature: "rp2040_svd.pwm.inte_register",
       enclosing: "",
       is_private: false,
       documentation: "",
       documentation_snippet: "type INTE_Register is record\n   CH            : INTE_CH_Field := (As_Array => False, Val => 16#0#);\n   Reserved_8_31 : HAL.UInt24 := 16#0#;\nend record\n  with Volatile_Full_Access, Object_Size => 32,\n       Bit_Order => System.Low_Order_First;",
       }   ,
       {
       name: "INTF_CH_Field",
       qualified_name: "RP2040_SVD.PWM.INTF_CH_Field",
       signature: "rp2040_svd.pwm.intf_ch_field",
       enclosing: "",
       is_private: false,
       documentation: "",
       documentation_snippet: "type INTF_CH_Field\n  (As_Array : Boolean := False)\nis record\n   case As_Array is\n      when False =>\n         Val : HAL.UInt8;\n      when True =>\n         Arr : INTF_CH_Field_Array;\n   end case;\nend record\n  with Unchecked_Union, Size => 8;",
       }   ,
       {
       name: "INTF_Register",
       qualified_name: "RP2040_SVD.PWM.INTF_Register",
       signature: "rp2040_svd.pwm.intf_register",
       enclosing: "",
       is_private: false,
       documentation: "",
       documentation_snippet: "type INTF_Register is record\n   CH            : INTF_CH_Field := (As_Array => False, Val => 16#0#);\n   Reserved_8_31 : HAL.UInt24 := 16#0#;\nend record\n  with Volatile_Full_Access, Object_Size => 32,\n       Bit_Order => System.Low_Order_First;",
       }   ,
       {
       name: "INTR_CH_Field",
       qualified_name: "RP2040_SVD.PWM.INTR_CH_Field",
       signature: "rp2040_svd.pwm.intr_ch_field",
       enclosing: "",
       is_private: false,
       documentation: "",
       documentation_snippet: "type INTR_CH_Field\n  (As_Array : Boolean := False)\nis record\n   case As_Array is\n      when False =>\n         Val : HAL.UInt8;\n      when True =>\n         Arr : INTR_CH_Field_Array;\n   end case;\nend record\n  with Unchecked_Union, Size => 8;",
       }   ,
       {
       name: "INTR_Register",
       qualified_name: "RP2040_SVD.PWM.INTR_Register",
       signature: "rp2040_svd.pwm.intr_register",
       enclosing: "",
       is_private: false,
       documentation: "",
       documentation_snippet: "type INTR_Register is record\n   CH            : INTR_CH_Field := (As_Array => False, Val => 16#0#);\n   Reserved_8_31 : HAL.UInt24 := 16#0#;\nend record\n  with Volatile_Full_Access, Object_Size => 32,\n       Bit_Order => System.Low_Order_First;",
       }   ,
       {
       name: "INTS_CH_Field",
       qualified_name: "RP2040_SVD.PWM.INTS_CH_Field",
       signature: "rp2040_svd.pwm.ints_ch_field",
       enclosing: "",
       is_private: false,
       documentation: "",
       documentation_snippet: "type INTS_CH_Field\n  (As_Array : Boolean := False)\nis record\n   case As_Array is\n      when False =>\n         Val : HAL.UInt8;\n      when True =>\n         Arr : INTS_CH_Field_Array;\n   end case;\nend record\n  with Unchecked_Union, Size => 8;",
       }   ,
       {
       name: "INTS_Register",
       qualified_name: "RP2040_SVD.PWM.INTS_Register",
       signature: "rp2040_svd.pwm.ints_register",
       enclosing: "",
       is_private: false,
       documentation: "",
       documentation_snippet: "type INTS_Register is record\n   CH            : INTS_CH_Field;\n   Reserved_8_31 : HAL.UInt24;\nend record\n  with Volatile_Full_Access, Object_Size => 32,\n       Bit_Order => System.Low_Order_First;",
       }   ,
       {
       name: "PWM_Peripheral",
       qualified_name: "RP2040_SVD.PWM.PWM_Peripheral",
       signature: "rp2040_svd.pwm.pwm_peripheral",
       enclosing: "",
       is_private: false,
       documentation: "",
       documentation_snippet: "type PWM_Peripheral is record\n   CH0_CSR : aliased CH0_CSR_Register;\n   CH0_DIV : aliased CH0_DIV_Register;\n   CH0_CTR : aliased CH0_CTR_Register;\n   CH0_CC  : aliased CH0_CC_Register;\n   CH0_TOP : aliased CH0_TOP_Register;\n   CH1_CSR : aliased CH1_CSR_Register;\n   CH1_DIV : aliased CH1_DIV_Register;\n   CH1_CTR : aliased CH1_CTR_Register;\n   CH1_CC  : aliased CH1_CC_Register;\n   CH1_TOP : aliased CH1_TOP_Register;\n   CH2_CSR : aliased CH2_CSR_Register;\n   CH2_DIV : aliased CH2_DIV_Register;\n   CH2_CTR : aliased CH2_CTR_Register;\n   CH2_CC  : aliased CH2_CC_Register;\n   CH2_TOP : aliased CH2_TOP_Register;\n   CH3_CSR : aliased CH3_CSR_Register;\n   CH3_DIV : aliased CH3_DIV_Register;\n   CH3_CTR : aliased CH3_CTR_Register;\n   CH3_CC  : aliased CH3_CC_Register;\n   CH3_TOP : aliased CH3_TOP_Register;\n   CH4_CSR : aliased CH4_CSR_Register;\n   CH4_DIV : aliased CH4_DIV_Register;\n   CH4_CTR : aliased CH4_CTR_Register;\n   CH4_CC  : aliased CH4_CC_Register;\n   CH4_TOP : aliased CH4_TOP_Register;\n   CH5_CSR : aliased CH5_CSR_Register;\n   CH5_DIV : aliased CH5_DIV_Register;\n   CH5_CTR : aliased CH5_CTR_Register;\n   CH5_CC  : aliased CH5_CC_Register;\n   CH5_TOP : aliased CH5_TOP_Register;\n   CH6_CSR : aliased CH6_CSR_Register;\n   CH6_DIV : aliased CH6_DIV_Register;\n   CH6_CTR : aliased CH6_CTR_Register;\n   CH6_CC  : aliased CH6_CC_Register;\n   CH6_TOP : aliased CH6_TOP_Register;\n   CH7_CSR : aliased CH7_CSR_Register;\n   CH7_DIV : aliased CH7_DIV_Register;\n   CH7_CTR : aliased CH7_CTR_Register;\n   CH7_CC  : aliased CH7_CC_Register;\n   CH7_TOP : aliased CH7_TOP_Register;\n   EN      : aliased EN_Register;\n   INTR    : aliased INTR_Register;\n   INTE    : aliased INTE_Register;\n   INTF    : aliased INTF_Register;\n   INTS    : aliased INTS_Register;\nend record\n  with Volatile;",
       }   ,
   ]
,subtypes:    [
       {
       name: "CH0_CC_A_Field",
       qualified_name: "RP2040_SVD.PWM.CH0_CC_A_Field",
       signature: "rp2040_svd.pwm.ch0_cc_a_field",
       enclosing: "",
       is_private: false,
       documentation: "",
       documentation_snippet: "subtype CH0_CC_A_Field is HAL.UInt16;",
       }   ,
       {
       name: "CH0_CC_B_Field",
       qualified_name: "RP2040_SVD.PWM.CH0_CC_B_Field",
       signature: "rp2040_svd.pwm.ch0_cc_b_field",
       enclosing: "",
       is_private: false,
       documentation: "",
       documentation_snippet: "subtype CH0_CC_B_Field is HAL.UInt16;",
       }   ,
       {
       name: "CH0_CTR_CH0_CTR_Field",
       qualified_name: "RP2040_SVD.PWM.CH0_CTR_CH0_CTR_Field",
       signature: "rp2040_svd.pwm.ch0_ctr_ch0_ctr_field",
       enclosing: "",
       is_private: false,
       documentation: "",
       documentation_snippet: "subtype CH0_CTR_CH0_CTR_Field is HAL.UInt16;",
       }   ,
       {
       name: "CH0_DIV_FRAC_Field",
       qualified_name: "RP2040_SVD.PWM.CH0_DIV_FRAC_Field",
       signature: "rp2040_svd.pwm.ch0_div_frac_field",
       enclosing: "",
       is_private: false,
       documentation: "",
       documentation_snippet: "subtype CH0_DIV_FRAC_Field is HAL.UInt4;",
       }   ,
       {
       name: "CH0_DIV_INT_Field",
       qualified_name: "RP2040_SVD.PWM.CH0_DIV_INT_Field",
       signature: "rp2040_svd.pwm.ch0_div_int_field",
       enclosing: "",
       is_private: false,
       documentation: "",
       documentation_snippet: "subtype CH0_DIV_INT_Field is HAL.UInt8;",
       }   ,
       {
       name: "CH0_TOP_CH0_TOP_Field",
       qualified_name: "RP2040_SVD.PWM.CH0_TOP_CH0_TOP_Field",
       signature: "rp2040_svd.pwm.ch0_top_ch0_top_field",
       enclosing: "",
       is_private: false,
       documentation: "",
       documentation_snippet: "subtype CH0_TOP_CH0_TOP_Field is HAL.UInt16;",
       }   ,
       {
       name: "CH1_CC_A_Field",
       qualified_name: "RP2040_SVD.PWM.CH1_CC_A_Field",
       signature: "rp2040_svd.pwm.ch1_cc_a_field",
       enclosing: "",
       is_private: false,
       documentation: "",
       documentation_snippet: "subtype CH1_CC_A_Field is HAL.UInt16;",
       }   ,
       {
       name: "CH1_CC_B_Field",
       qualified_name: "RP2040_SVD.PWM.CH1_CC_B_Field",
       signature: "rp2040_svd.pwm.ch1_cc_b_field",
       enclosing: "",
       is_private: false,
       documentation: "",
       documentation_snippet: "subtype CH1_CC_B_Field is HAL.UInt16;",
       }   ,
       {
       name: "CH1_CTR_CH1_CTR_Field",
       qualified_name: "RP2040_SVD.PWM.CH1_CTR_CH1_CTR_Field",
       signature: "rp2040_svd.pwm.ch1_ctr_ch1_ctr_field",
       enclosing: "",
       is_private: false,
       documentation: "",
       documentation_snippet: "subtype CH1_CTR_CH1_CTR_Field is HAL.UInt16;",
       }   ,
       {
       name: "CH1_DIV_FRAC_Field",
       qualified_name: "RP2040_SVD.PWM.CH1_DIV_FRAC_Field",
       signature: "rp2040_svd.pwm.ch1_div_frac_field",
       enclosing: "",
       is_private: false,
       documentation: "",
       documentation_snippet: "subtype CH1_DIV_FRAC_Field is HAL.UInt4;",
       }   ,
       {
       name: "CH1_DIV_INT_Field",
       qualified_name: "RP2040_SVD.PWM.CH1_DIV_INT_Field",
       signature: "rp2040_svd.pwm.ch1_div_int_field",
       enclosing: "",
       is_private: false,
       documentation: "",
       documentation_snippet: "subtype CH1_DIV_INT_Field is HAL.UInt8;",
       }   ,
       {
       name: "CH1_TOP_CH1_TOP_Field",
       qualified_name: "RP2040_SVD.PWM.CH1_TOP_CH1_TOP_Field",
       signature: "rp2040_svd.pwm.ch1_top_ch1_top_field",
       enclosing: "",
       is_private: false,
       documentation: "",
       documentation_snippet: "subtype CH1_TOP_CH1_TOP_Field is HAL.UInt16;",
       }   ,
       {
       name: "CH2_CC_A_Field",
       qualified_name: "RP2040_SVD.PWM.CH2_CC_A_Field",
       signature: "rp2040_svd.pwm.ch2_cc_a_field",
       enclosing: "",
       is_private: false,
       documentation: "",
       documentation_snippet: "subtype CH2_CC_A_Field is HAL.UInt16;",
       }   ,
       {
       name: "CH2_CC_B_Field",
       qualified_name: "RP2040_SVD.PWM.CH2_CC_B_Field",
       signature: "rp2040_svd.pwm.ch2_cc_b_field",
       enclosing: "",
       is_private: false,
       documentation: "",
       documentation_snippet: "subtype CH2_CC_B_Field is HAL.UInt16;",
       }   ,
       {
       name: "CH2_CTR_CH2_CTR_Field",
       qualified_name: "RP2040_SVD.PWM.CH2_CTR_CH2_CTR_Field",
       signature: "rp2040_svd.pwm.ch2_ctr_ch2_ctr_field",
       enclosing: "",
       is_private: false,
       documentation: "",
       documentation_snippet: "subtype CH2_CTR_CH2_CTR_Field is HAL.UInt16;",
       }   ,
       {
       name: "CH2_DIV_FRAC_Field",
       qualified_name: "RP2040_SVD.PWM.CH2_DIV_FRAC_Field",
       signature: "rp2040_svd.pwm.ch2_div_frac_field",
       enclosing: "",
       is_private: false,
       documentation: "",
       documentation_snippet: "subtype CH2_DIV_FRAC_Field is HAL.UInt4;",
       }   ,
       {
       name: "CH2_DIV_INT_Field",
       qualified_name: "RP2040_SVD.PWM.CH2_DIV_INT_Field",
       signature: "rp2040_svd.pwm.ch2_div_int_field",
       enclosing: "",
       is_private: false,
       documentation: "",
       documentation_snippet: "subtype CH2_DIV_INT_Field is HAL.UInt8;",
       }   ,
       {
       name: "CH2_TOP_CH2_TOP_Field",
       qualified_name: "RP2040_SVD.PWM.CH2_TOP_CH2_TOP_Field",
       signature: "rp2040_svd.pwm.ch2_top_ch2_top_field",
       enclosing: "",
       is_private: false,
       documentation: "",
       documentation_snippet: "subtype CH2_TOP_CH2_TOP_Field is HAL.UInt16;",
       }   ,
       {
       name: "CH3_CC_A_Field",
       qualified_name: "RP2040_SVD.PWM.CH3_CC_A_Field",
       signature: "rp2040_svd.pwm.ch3_cc_a_field",
       enclosing: "",
       is_private: false,
       documentation: "",
       documentation_snippet: "subtype CH3_CC_A_Field is HAL.UInt16;",
       }   ,
       {
       name: "CH3_CC_B_Field",
       qualified_name: "RP2040_SVD.PWM.CH3_CC_B_Field",
       signature: "rp2040_svd.pwm.ch3_cc_b_field",
       enclosing: "",
       is_private: false,
       documentation: "",
       documentation_snippet: "subtype CH3_CC_B_Field is HAL.UInt16;",
       }   ,
       {
       name: "CH3_CTR_CH3_CTR_Field",
       qualified_name: "RP2040_SVD.PWM.CH3_CTR_CH3_CTR_Field",
       signature: "rp2040_svd.pwm.ch3_ctr_ch3_ctr_field",
       enclosing: "",
       is_private: false,
       documentation: "",
       documentation_snippet: "subtype CH3_CTR_CH3_CTR_Field is HAL.UInt16;",
       }   ,
       {
       name: "CH3_DIV_FRAC_Field",
       qualified_name: "RP2040_SVD.PWM.CH3_DIV_FRAC_Field",
       signature: "rp2040_svd.pwm.ch3_div_frac_field",
       enclosing: "",
       is_private: false,
       documentation: "",
       documentation_snippet: "subtype CH3_DIV_FRAC_Field is HAL.UInt4;",
       }   ,
       {
       name: "CH3_DIV_INT_Field",
       qualified_name: "RP2040_SVD.PWM.CH3_DIV_INT_Field",
       signature: "rp2040_svd.pwm.ch3_div_int_field",
       enclosing: "",
       is_private: false,
       documentation: "",
       documentation_snippet: "subtype CH3_DIV_INT_Field is HAL.UInt8;",
       }   ,
       {
       name: "CH3_TOP_CH3_TOP_Field",
       qualified_name: "RP2040_SVD.PWM.CH3_TOP_CH3_TOP_Field",
       signature: "rp2040_svd.pwm.ch3_top_ch3_top_field",
       enclosing: "",
       is_private: false,
       documentation: "",
       documentation_snippet: "subtype CH3_TOP_CH3_TOP_Field is HAL.UInt16;",
       }   ,
       {
       name: "CH4_CC_A_Field",
       qualified_name: "RP2040_SVD.PWM.CH4_CC_A_Field",
       signature: "rp2040_svd.pwm.ch4_cc_a_field",
       enclosing: "",
       is_private: false,
       documentation: "",
       documentation_snippet: "subtype CH4_CC_A_Field is HAL.UInt16;",
       }   ,
       {
       name: "CH4_CC_B_Field",
       qualified_name: "RP2040_SVD.PWM.CH4_CC_B_Field",
       signature: "rp2040_svd.pwm.ch4_cc_b_field",
       enclosing: "",
       is_private: false,
       documentation: "",
       documentation_snippet: "subtype CH4_CC_B_Field is HAL.UInt16;",
       }   ,
       {
       name: "CH4_CTR_CH4_CTR_Field",
       qualified_name: "RP2040_SVD.PWM.CH4_CTR_CH4_CTR_Field",
       signature: "rp2040_svd.pwm.ch4_ctr_ch4_ctr_field",
       enclosing: "",
       is_private: false,
       documentation: "",
       documentation_snippet: "subtype CH4_CTR_CH4_CTR_Field is HAL.UInt16;",
       }   ,
       {
       name: "CH4_DIV_FRAC_Field",
       qualified_name: "RP2040_SVD.PWM.CH4_DIV_FRAC_Field",
       signature: "rp2040_svd.pwm.ch4_div_frac_field",
       enclosing: "",
       is_private: false,
       documentation: "",
       documentation_snippet: "subtype CH4_DIV_FRAC_Field is HAL.UInt4;",
       }   ,
       {
       name: "CH4_DIV_INT_Field",
       qualified_name: "RP2040_SVD.PWM.CH4_DIV_INT_Field",
       signature: "rp2040_svd.pwm.ch4_div_int_field",
       enclosing: "",
       is_private: false,
       documentation: "",
       documentation_snippet: "subtype CH4_DIV_INT_Field is HAL.UInt8;",
       }   ,
       {
       name: "CH4_TOP_CH4_TOP_Field",
       qualified_name: "RP2040_SVD.PWM.CH4_TOP_CH4_TOP_Field",
       signature: "rp2040_svd.pwm.ch4_top_ch4_top_field",
       enclosing: "",
       is_private: false,
       documentation: "",
       documentation_snippet: "subtype CH4_TOP_CH4_TOP_Field is HAL.UInt16;",
       }   ,
       {
       name: "CH5_CC_A_Field",
       qualified_name: "RP2040_SVD.PWM.CH5_CC_A_Field",
       signature: "rp2040_svd.pwm.ch5_cc_a_field",
       enclosing: "",
       is_private: false,
       documentation: "",
       documentation_snippet: "subtype CH5_CC_A_Field is HAL.UInt16;",
       }   ,
       {
       name: "CH5_CC_B_Field",
       qualified_name: "RP2040_SVD.PWM.CH5_CC_B_Field",
       signature: "rp2040_svd.pwm.ch5_cc_b_field",
       enclosing: "",
       is_private: false,
       documentation: "",
       documentation_snippet: "subtype CH5_CC_B_Field is HAL.UInt16;",
       }   ,
       {
       name: "CH5_CTR_CH5_CTR_Field",
       qualified_name: "RP2040_SVD.PWM.CH5_CTR_CH5_CTR_Field",
       signature: "rp2040_svd.pwm.ch5_ctr_ch5_ctr_field",
       enclosing: "",
       is_private: false,
       documentation: "",
       documentation_snippet: "subtype CH5_CTR_CH5_CTR_Field is HAL.UInt16;",
       }   ,
       {
       name: "CH5_DIV_FRAC_Field",
       qualified_name: "RP2040_SVD.PWM.CH5_DIV_FRAC_Field",
       signature: "rp2040_svd.pwm.ch5_div_frac_field",
       enclosing: "",
       is_private: false,
       documentation: "",
       documentation_snippet: "subtype CH5_DIV_FRAC_Field is HAL.UInt4;",
       }   ,
       {
       name: "CH5_DIV_INT_Field",
       qualified_name: "RP2040_SVD.PWM.CH5_DIV_INT_Field",
       signature: "rp2040_svd.pwm.ch5_div_int_field",
       enclosing: "",
       is_private: false,
       documentation: "",
       documentation_snippet: "subtype CH5_DIV_INT_Field is HAL.UInt8;",
       }   ,
       {
       name: "CH5_TOP_CH5_TOP_Field",
       qualified_name: "RP2040_SVD.PWM.CH5_TOP_CH5_TOP_Field",
       signature: "rp2040_svd.pwm.ch5_top_ch5_top_field",
       enclosing: "",
       is_private: false,
       documentation: "",
       documentation_snippet: "subtype CH5_TOP_CH5_TOP_Field is HAL.UInt16;",
       }   ,
       {
       name: "CH6_CC_A_Field",
       qualified_name: "RP2040_SVD.PWM.CH6_CC_A_Field",
       signature: "rp2040_svd.pwm.ch6_cc_a_field",
       enclosing: "",
       is_private: false,
       documentation: "",
       documentation_snippet: "subtype CH6_CC_A_Field is HAL.UInt16;",
       }   ,
       {
       name: "CH6_CC_B_Field",
       qualified_name: "RP2040_SVD.PWM.CH6_CC_B_Field",
       signature: "rp2040_svd.pwm.ch6_cc_b_field",
       enclosing: "",
       is_private: false,
       documentation: "",
       documentation_snippet: "subtype CH6_CC_B_Field is HAL.UInt16;",
       }   ,
       {
       name: "CH6_CTR_CH6_CTR_Field",
       qualified_name: "RP2040_SVD.PWM.CH6_CTR_CH6_CTR_Field",
       signature: "rp2040_svd.pwm.ch6_ctr_ch6_ctr_field",
       enclosing: "",
       is_private: false,
       documentation: "",
       documentation_snippet: "subtype CH6_CTR_CH6_CTR_Field is HAL.UInt16;",
       }   ,
       {
       name: "CH6_DIV_FRAC_Field",
       qualified_name: "RP2040_SVD.PWM.CH6_DIV_FRAC_Field",
       signature: "rp2040_svd.pwm.ch6_div_frac_field",
       enclosing: "",
       is_private: false,
       documentation: "",
       documentation_snippet: "subtype CH6_DIV_FRAC_Field is HAL.UInt4;",
       }   ,
       {
       name: "CH6_DIV_INT_Field",
       qualified_name: "RP2040_SVD.PWM.CH6_DIV_INT_Field",
       signature: "rp2040_svd.pwm.ch6_div_int_field",
       enclosing: "",
       is_private: false,
       documentation: "",
       documentation_snippet: "subtype CH6_DIV_INT_Field is HAL.UInt8;",
       }   ,
       {
       name: "CH6_TOP_CH6_TOP_Field",
       qualified_name: "RP2040_SVD.PWM.CH6_TOP_CH6_TOP_Field",
       signature: "rp2040_svd.pwm.ch6_top_ch6_top_field",
       enclosing: "",
       is_private: false,
       documentation: "",
       documentation_snippet: "subtype CH6_TOP_CH6_TOP_Field is HAL.UInt16;",
       }   ,
       {
       name: "CH7_CC_A_Field",
       qualified_name: "RP2040_SVD.PWM.CH7_CC_A_Field",
       signature: "rp2040_svd.pwm.ch7_cc_a_field",
       enclosing: "",
       is_private: false,
       documentation: "",
       documentation_snippet: "subtype CH7_CC_A_Field is HAL.UInt16;",
       }   ,
       {
       name: "CH7_CC_B_Field",
       qualified_name: "RP2040_SVD.PWM.CH7_CC_B_Field",
       signature: "rp2040_svd.pwm.ch7_cc_b_field",
       enclosing: "",
       is_private: false,
       documentation: "",
       documentation_snippet: "subtype CH7_CC_B_Field is HAL.UInt16;",
       }   ,
       {
       name: "CH7_CTR_CH7_CTR_Field",
       qualified_name: "RP2040_SVD.PWM.CH7_CTR_CH7_CTR_Field",
       signature: "rp2040_svd.pwm.ch7_ctr_ch7_ctr_field",
       enclosing: "",
       is_private: false,
       documentation: "",
       documentation_snippet: "subtype CH7_CTR_CH7_CTR_Field is HAL.UInt16;",
       }   ,
       {
       name: "CH7_DIV_FRAC_Field",
       qualified_name: "RP2040_SVD.PWM.CH7_DIV_FRAC_Field",
       signature: "rp2040_svd.pwm.ch7_div_frac_field",
       enclosing: "",
       is_private: false,
       documentation: "",
       documentation_snippet: "subtype CH7_DIV_FRAC_Field is HAL.UInt4;",
       }   ,
       {
       name: "CH7_DIV_INT_Field",
       qualified_name: "RP2040_SVD.PWM.CH7_DIV_INT_Field",
       signature: "rp2040_svd.pwm.ch7_div_int_field",
       enclosing: "",
       is_private: false,
       documentation: "",
       documentation_snippet: "subtype CH7_DIV_INT_Field is HAL.UInt8;",
       }   ,
       {
       name: "CH7_TOP_CH7_TOP_Field",
       qualified_name: "RP2040_SVD.PWM.CH7_TOP_CH7_TOP_Field",
       signature: "rp2040_svd.pwm.ch7_top_ch7_top_field",
       enclosing: "",
       is_private: false,
       documentation: "",
       documentation_snippet: "subtype CH7_TOP_CH7_TOP_Field is HAL.UInt16;",
       }   ,
   ]
,variables:    [
       {
       name: "PWM_Periph",
       qualified_name: "RP2040_SVD.PWM.PWM_Periph",
       signature: "rp2040_svd.pwm.pwm_periph",
       enclosing: "",
       is_private: false,
       documentation: "",
       documentation_snippet: "PWM_Periph : aliased PWM_Peripheral\n  with Import, Address => PWM_Base;",
       }   ,
   ]
,}
---
