EESchema-LIBRARY Version 2.3  Date: Thu 31 May 2012 12:07:24 AM MSK
#encoding utf-8
#
# STM32F102C8T6
#
DEF STM32F102C8T6 stm32 0 40 Y Y 1 F N
F0 "stm32" 0 -200 60 H V C CNN
F1 "STM32F102C8T6" 0 200 60 H V C CNN
DRAW
T 0 50 1000 60 0 0 0 5V~tolerant  Normal 0 C C
S -1400 -2175 -1350 -2225 0 0 0 N
S -1400 425 -1350 375 0 0 0 N
S -1400 1125 -1350 1075 0 0 0 N
S 2550 -4075 2600 -4125 0 0 0 N
S 2550 -3875 2600 -3925 0 0 0 N
S 2550 -3675 2600 -3725 0 0 0 N
S 2550 -2875 2600 -2925 0 0 0 N
S 2550 -2675 2600 -2725 0 0 0 N
S 2550 -2475 2600 -2525 0 0 0 N
S 2550 -2275 2600 -2325 0 0 0 N
S 2550 -975 2600 -1025 0 0 0 N
S 2550 -775 2600 -825 0 0 0 N
S 2550 -575 2600 -625 0 0 0 N
S 2550 -375 2600 -425 0 0 0 N
S 2550 -175 2600 -225 0 0 0 N
S 2550 425 2600 375 0 0 0 N
S 2550 625 2600 575 0 0 0 N
S 2550 825 2600 775 0 0 0 N
S 2550 1025 2600 975 0 0 0 N
S 2550 1225 2600 1175 0 0 0 N
S 2600 -3475 2550 -3525 0 0 0 N
S 2600 -3275 2550 -3325 0 0 0 N
S 2600 -3075 2550 -3125 0 0 0 N
S 0 1100 50 1050 0 1 0 N
S 0 1100 50 1050 0 1 0 N
P 4 0 1 0  -1400 -1600  -600 -1600  -600 -2400  -1400 -2400 N
P 4 0 1 0  -1400 -300  -600 -300  -600 -1400  -1400 -1400 N
P 4 0 1 0  -1400 1300  -700 1300  -700 200  -1400 200 N
P 4 0 1 0  -200 -4700  -200 -4300  1400 -4300  1400 -4700 N
P 4 0 1 0  2600 700  1400 700  1400 300  2600 300 N
P 5 0 1 0  -1400 3600  -1400 -4700  2600 -4700  2600 3600  -1400 3600 N
P 5 0 1 0  -200 3600  -200 3200  1400 3200  1400 3600  1400 3550 N
X Vbat 1 -500 3900 300 D 50 50 1 1 W
X PC13/TAMPER-RTC 2 2900 3100 300 L 50 50 1 1 B
X PC14/OSC32_IN 3 -1700 -500 300 R 50 50 1 1 B
X PC15/OSC32_OUT 4 -1700 -1200 300 R 50 50 1 1 B
X PD0/OSC_IN 5 -1700 1100 300 R 50 50 1 1 B
X PD1/OSC_OUT 6 -1700 400 300 R 50 50 1 1 B
X NRST 7 -1700 1900 300 R 50 50 1 1 B I
X Vssa 8 -1200 -5000 300 U 50 50 1 1 W
X Vdda 9 -1200 3900 300 D 50 50 1 1 W
X PA0/WKUP/USART2_CTS/ADC_IN0/TIM2_CH1_ETR 10 2900 2800 300 L 50 50 1 1 B
X PB2/BOOT1 20 -1700 -2200 300 R 50 50 1 1 B
X PA9/USART1_TX 30 2900 1000 300 L 50 50 1 1 B
X JNTRST^TIM3_CH1/PB4/SPI1_MISO 40 2900 -1000 300 L 50 50 1 1 B
X PA1/USART2_RTS/ADC_IN1/TIM2_CH2 11 2900 2600 300 L 50 50 1 1 B
X PB10/I2C2_SCL/USART3_TX^TIM2_CH3 21 2900 -3100 300 L 50 50 1 1 B
X PA10/USART1_RX 31 2900 800 300 L 50 50 1 1 B
X PB5/I2C1_SMBA^TIM3_CH2/SPI1_MOSI 41 2900 -2100 300 L 50 50 1 1 B
X PA2/USART2_TX/ADC_IN2/TIM2_CH3 12 2900 2400 300 L 50 50 1 1 B
X PB11/I2C2_SDA/USART3_RX^TIM2_CH4 22 2900 -3300 300 L 50 50 1 1 B
X PA11/USART1_CTS/USBDM 32 2900 600 300 L 50 50 1 1 B
X PB6/I2C1_SCL/TIM4_CH1^USART1_TX 42 2900 -2300 300 L 50 50 1 1 B
X PA3/USART2_RX/ADC_IN3/TIM2_CH4 13 2900 2200 300 L 50 50 1 1 B
X Vss_1 23 0 -5000 300 U 50 50 1 1 W
X PA12/USART1_RTS/USBDP 33 2900 400 300 L 50 50 1 1 B
X PB7/I2C1_SDA/TIM4_CH3^USART1_RX 43 2900 -2500 300 L 50 50 1 1 B
X PA4/SPI1_NSS/ADC_IN4/USART2_CK 14 2900 2000 300 L 50 50 1 1 B
X Vdd_1 24 0 3900 300 D 50 50 1 1 W
X JTMS/SWDIO^PA13 34 2900 -200 300 L 50 50 1 1 B
X BOOT0 44 -1700 -1800 300 R 50 50 1 1 I
X PA5/SPI1_SCK/ADC_IN5 15 2900 1800 300 L 50 50 1 1 B
X PB12/SPI2_NSS/I2C2_SMBA/USART3_CTS 25 2900 -3500 300 L 50 50 1 1 B
X Vss_2 35 600 -5000 300 U 50 50 1 1 W
X PB8/TIM4_CH3^I2C1_SCL 45 2900 -2700 300 L 50 50 1 1 B
X PA6/SPI1_MISO/ADC_IN6/TIM3_CH1 16 2900 1600 300 L 50 50 1 1 B
X PB13/SPI2_SCK/USART3_CTS 26 2900 -3700 300 L 50 50 1 1 B
X Vdd_2 36 600 3900 300 D 50 50 1 1 W
X PB9/TIM4_CH4^I2C1_SDA 46 2900 -2900 300 L 50 50 1 1 B
X PA7/SPI1_MOSI/ADC_IN7/TIM3_CH2 17 2900 1400 300 L 50 50 1 1 B
X PB14/SPI2_MISO/USART3_RTS 27 2900 -3900 300 L 50 50 1 1 B
X JTCK/SWCLK^PA14 37 2900 -400 300 L 50 50 1 1 B
X Vss_3 47 1200 -5000 300 U 50 50 1 1 W
X PB0/ADC_IN8/TIM3_CH3 18 2900 -1550 300 L 50 50 1 1 B
X PB15/SPI2_MOSI 28 2900 -4100 300 L 50 50 1 1 B
X JDI^TIM2_CH1_ETR/PA15/SPI1_NSS 38 2900 -600 300 L 50 50 1 1 B
X Vdd_3 48 1200 3900 300 D 50 50 1 1 W
X PB1/ADC_IN9/TIM3_CH4 19 2900 -1750 300 L 50 50 1 1 B
X PA8/USART1_CK/MCO 29 2900 1200 300 L 50 50 1 1 B
X JTDO^TIM2_CH2/PB3/TRACESWO/SPI1_SCKPB3 39 2900 -800 300 L 50 50 1 1 B
ENDDRAW
ENDDEF
#
#End Library
