--------------------------------------------------------------------------------
Release 14.7 Trace  (nt)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

E:\Mojo\14.7\ISE_DS\ISE\bin\nt\unwrapped\trce.exe -intstyle ise -o
mojo_top_0.twr -v 30 -l 30 mojo_top_0_routed.ncd mojo_top_0.pcf

Design file:              mojo_top_0_routed.ncd
Physical constraint file: mojo_top_0.pcf
Device,package,speed:     xc6slx9,tqg144,C,-2 (PRODUCTION 1.23 2013-10-13)
Report level:             verbose report, limited to 30 items per constraint

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.

================================================================================
Timing constraint: TS_clk = PERIOD TIMEGRP "clk" 50 MHz HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 2556 paths analyzed, 340 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   6.009ns.
--------------------------------------------------------------------------------
Slack:                  13.991ns (requirement - (data path - clock path skew + uncertainty))
  Source:               sab/button_condA/M_ctr_q_19 (FF)
  Destination:          sab/M_storeA_q_14 (FF)
  Requirement:          20.000ns
  Data Path Delay:      5.912ns (Levels of Logic = 2)
  Clock Path Skew:      -0.062ns (0.664 - 0.726)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: sab/button_condA/M_ctr_q_19 to sab/M_storeA_q_14
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X2Y59.DQ       Tcko                  0.476   sab/button_condA/M_ctr_q[19]
                                                       sab/button_condA/M_ctr_q_19
    SLICE_X3Y59.D1       net (fanout=2)        0.747   sab/button_condA/M_ctr_q[19]
    SLICE_X3Y59.D        Tilo                  0.259   sab/out1
                                                       sab/button_condA/out2
    SLICE_X1Y57.A2       net (fanout=3)        0.974   sab/out1
    SLICE_X1Y57.A        Tilo                  0.259   M_eda_out
                                                       sab/eda/out1
    SLICE_X19Y48.CE      net (fanout=5)        2.789   M_eda_out
    SLICE_X19Y48.CLK     Tceck                 0.408   M_sab_geta[15]
                                                       sab/M_storeA_q_14
    -------------------------------------------------  ---------------------------
    Total                                      5.912ns (1.402ns logic, 4.510ns route)
                                                       (23.7% logic, 76.3% route)

--------------------------------------------------------------------------------
Slack:                  14.009ns (requirement - (data path - clock path skew + uncertainty))
  Source:               sab/button_condA/M_ctr_q_19 (FF)
  Destination:          sab/M_storeA_q_13 (FF)
  Requirement:          20.000ns
  Data Path Delay:      5.894ns (Levels of Logic = 2)
  Clock Path Skew:      -0.062ns (0.664 - 0.726)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: sab/button_condA/M_ctr_q_19 to sab/M_storeA_q_13
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X2Y59.DQ       Tcko                  0.476   sab/button_condA/M_ctr_q[19]
                                                       sab/button_condA/M_ctr_q_19
    SLICE_X3Y59.D1       net (fanout=2)        0.747   sab/button_condA/M_ctr_q[19]
    SLICE_X3Y59.D        Tilo                  0.259   sab/out1
                                                       sab/button_condA/out2
    SLICE_X1Y57.A2       net (fanout=3)        0.974   sab/out1
    SLICE_X1Y57.A        Tilo                  0.259   M_eda_out
                                                       sab/eda/out1
    SLICE_X19Y48.CE      net (fanout=5)        2.789   M_eda_out
    SLICE_X19Y48.CLK     Tceck                 0.390   M_sab_geta[15]
                                                       sab/M_storeA_q_13
    -------------------------------------------------  ---------------------------
    Total                                      5.894ns (1.384ns logic, 4.510ns route)
                                                       (23.5% logic, 76.5% route)

--------------------------------------------------------------------------------
Slack:                  14.017ns (requirement - (data path - clock path skew + uncertainty))
  Source:               sab/button_condA/M_ctr_q_19 (FF)
  Destination:          sab/M_storeA_q_15 (FF)
  Requirement:          20.000ns
  Data Path Delay:      5.886ns (Levels of Logic = 2)
  Clock Path Skew:      -0.062ns (0.664 - 0.726)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: sab/button_condA/M_ctr_q_19 to sab/M_storeA_q_15
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X2Y59.DQ       Tcko                  0.476   sab/button_condA/M_ctr_q[19]
                                                       sab/button_condA/M_ctr_q_19
    SLICE_X3Y59.D1       net (fanout=2)        0.747   sab/button_condA/M_ctr_q[19]
    SLICE_X3Y59.D        Tilo                  0.259   sab/out1
                                                       sab/button_condA/out2
    SLICE_X1Y57.A2       net (fanout=3)        0.974   sab/out1
    SLICE_X1Y57.A        Tilo                  0.259   M_eda_out
                                                       sab/eda/out1
    SLICE_X19Y48.CE      net (fanout=5)        2.789   M_eda_out
    SLICE_X19Y48.CLK     Tceck                 0.382   M_sab_geta[15]
                                                       sab/M_storeA_q_15
    -------------------------------------------------  ---------------------------
    Total                                      5.886ns (1.376ns logic, 4.510ns route)
                                                       (23.4% logic, 76.6% route)

--------------------------------------------------------------------------------
Slack:                  14.021ns (requirement - (data path - clock path skew + uncertainty))
  Source:               sab/button_condA/M_ctr_q_19 (FF)
  Destination:          sab/M_storeA_q_0 (FF)
  Requirement:          20.000ns
  Data Path Delay:      5.819ns (Levels of Logic = 2)
  Clock Path Skew:      -0.125ns (0.601 - 0.726)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: sab/button_condA/M_ctr_q_19 to sab/M_storeA_q_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X2Y59.DQ       Tcko                  0.476   sab/button_condA/M_ctr_q[19]
                                                       sab/button_condA/M_ctr_q_19
    SLICE_X3Y59.D1       net (fanout=2)        0.747   sab/button_condA/M_ctr_q[19]
    SLICE_X3Y59.D        Tilo                  0.259   sab/out1
                                                       sab/button_condA/out2
    SLICE_X1Y57.A2       net (fanout=3)        0.974   sab/out1
    SLICE_X1Y57.A        Tilo                  0.259   M_eda_out
                                                       sab/eda/out1
    SLICE_X18Y47.CE      net (fanout=5)        2.790   M_eda_out
    SLICE_X18Y47.CLK     Tceck                 0.314   M_sab_geta[3]
                                                       sab/M_storeA_q_0
    -------------------------------------------------  ---------------------------
    Total                                      5.819ns (1.308ns logic, 4.511ns route)
                                                       (22.5% logic, 77.5% route)

--------------------------------------------------------------------------------
Slack:                  14.034ns (requirement - (data path - clock path skew + uncertainty))
  Source:               sab/button_condA/M_ctr_q_19 (FF)
  Destination:          sab/M_storeA_q_12 (FF)
  Requirement:          20.000ns
  Data Path Delay:      5.869ns (Levels of Logic = 2)
  Clock Path Skew:      -0.062ns (0.664 - 0.726)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: sab/button_condA/M_ctr_q_19 to sab/M_storeA_q_12
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X2Y59.DQ       Tcko                  0.476   sab/button_condA/M_ctr_q[19]
                                                       sab/button_condA/M_ctr_q_19
    SLICE_X3Y59.D1       net (fanout=2)        0.747   sab/button_condA/M_ctr_q[19]
    SLICE_X3Y59.D        Tilo                  0.259   sab/out1
                                                       sab/button_condA/out2
    SLICE_X1Y57.A2       net (fanout=3)        0.974   sab/out1
    SLICE_X1Y57.A        Tilo                  0.259   M_eda_out
                                                       sab/eda/out1
    SLICE_X19Y48.CE      net (fanout=5)        2.789   M_eda_out
    SLICE_X19Y48.CLK     Tceck                 0.365   M_sab_geta[15]
                                                       sab/M_storeA_q_12
    -------------------------------------------------  ---------------------------
    Total                                      5.869ns (1.359ns logic, 4.510ns route)
                                                       (23.2% logic, 76.8% route)

--------------------------------------------------------------------------------
Slack:                  14.044ns (requirement - (data path - clock path skew + uncertainty))
  Source:               sab/button_condA/M_ctr_q_19 (FF)
  Destination:          sab/M_storeA_q_3 (FF)
  Requirement:          20.000ns
  Data Path Delay:      5.796ns (Levels of Logic = 2)
  Clock Path Skew:      -0.125ns (0.601 - 0.726)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: sab/button_condA/M_ctr_q_19 to sab/M_storeA_q_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X2Y59.DQ       Tcko                  0.476   sab/button_condA/M_ctr_q[19]
                                                       sab/button_condA/M_ctr_q_19
    SLICE_X3Y59.D1       net (fanout=2)        0.747   sab/button_condA/M_ctr_q[19]
    SLICE_X3Y59.D        Tilo                  0.259   sab/out1
                                                       sab/button_condA/out2
    SLICE_X1Y57.A2       net (fanout=3)        0.974   sab/out1
    SLICE_X1Y57.A        Tilo                  0.259   M_eda_out
                                                       sab/eda/out1
    SLICE_X18Y47.CE      net (fanout=5)        2.790   M_eda_out
    SLICE_X18Y47.CLK     Tceck                 0.291   M_sab_geta[3]
                                                       sab/M_storeA_q_3
    -------------------------------------------------  ---------------------------
    Total                                      5.796ns (1.285ns logic, 4.511ns route)
                                                       (22.2% logic, 77.8% route)

--------------------------------------------------------------------------------
Slack:                  14.046ns (requirement - (data path - clock path skew + uncertainty))
  Source:               sab/button_condA/M_ctr_q_19 (FF)
  Destination:          sab/M_storeA_q_2 (FF)
  Requirement:          20.000ns
  Data Path Delay:      5.794ns (Levels of Logic = 2)
  Clock Path Skew:      -0.125ns (0.601 - 0.726)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: sab/button_condA/M_ctr_q_19 to sab/M_storeA_q_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X2Y59.DQ       Tcko                  0.476   sab/button_condA/M_ctr_q[19]
                                                       sab/button_condA/M_ctr_q_19
    SLICE_X3Y59.D1       net (fanout=2)        0.747   sab/button_condA/M_ctr_q[19]
    SLICE_X3Y59.D        Tilo                  0.259   sab/out1
                                                       sab/button_condA/out2
    SLICE_X1Y57.A2       net (fanout=3)        0.974   sab/out1
    SLICE_X1Y57.A        Tilo                  0.259   M_eda_out
                                                       sab/eda/out1
    SLICE_X18Y47.CE      net (fanout=5)        2.790   M_eda_out
    SLICE_X18Y47.CLK     Tceck                 0.289   M_sab_geta[3]
                                                       sab/M_storeA_q_2
    -------------------------------------------------  ---------------------------
    Total                                      5.794ns (1.283ns logic, 4.511ns route)
                                                       (22.1% logic, 77.9% route)

--------------------------------------------------------------------------------
Slack:                  14.064ns (requirement - (data path - clock path skew + uncertainty))
  Source:               sab/button_condA/M_ctr_q_19 (FF)
  Destination:          sab/M_storeA_q_1 (FF)
  Requirement:          20.000ns
  Data Path Delay:      5.776ns (Levels of Logic = 2)
  Clock Path Skew:      -0.125ns (0.601 - 0.726)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: sab/button_condA/M_ctr_q_19 to sab/M_storeA_q_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X2Y59.DQ       Tcko                  0.476   sab/button_condA/M_ctr_q[19]
                                                       sab/button_condA/M_ctr_q_19
    SLICE_X3Y59.D1       net (fanout=2)        0.747   sab/button_condA/M_ctr_q[19]
    SLICE_X3Y59.D        Tilo                  0.259   sab/out1
                                                       sab/button_condA/out2
    SLICE_X1Y57.A2       net (fanout=3)        0.974   sab/out1
    SLICE_X1Y57.A        Tilo                  0.259   M_eda_out
                                                       sab/eda/out1
    SLICE_X18Y47.CE      net (fanout=5)        2.790   M_eda_out
    SLICE_X18Y47.CLK     Tceck                 0.271   M_sab_geta[3]
                                                       sab/M_storeA_q_1
    -------------------------------------------------  ---------------------------
    Total                                      5.776ns (1.265ns logic, 4.511ns route)
                                                       (21.9% logic, 78.1% route)

--------------------------------------------------------------------------------
Slack:                  14.156ns (requirement - (data path - clock path skew + uncertainty))
  Source:               sab/button_condA/M_ctr_q_14 (FF)
  Destination:          sab/M_storeA_q_14 (FF)
  Requirement:          20.000ns
  Data Path Delay:      5.750ns (Levels of Logic = 2)
  Clock Path Skew:      -0.059ns (0.664 - 0.723)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: sab/button_condA/M_ctr_q_14 to sab/M_storeA_q_14
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X2Y58.CQ       Tcko                  0.476   sab/button_condA/M_ctr_q[15]
                                                       sab/button_condA/M_ctr_q_14
    SLICE_X3Y59.D3       net (fanout=2)        0.585   sab/button_condA/M_ctr_q[14]
    SLICE_X3Y59.D        Tilo                  0.259   sab/out1
                                                       sab/button_condA/out2
    SLICE_X1Y57.A2       net (fanout=3)        0.974   sab/out1
    SLICE_X1Y57.A        Tilo                  0.259   M_eda_out
                                                       sab/eda/out1
    SLICE_X19Y48.CE      net (fanout=5)        2.789   M_eda_out
    SLICE_X19Y48.CLK     Tceck                 0.408   M_sab_geta[15]
                                                       sab/M_storeA_q_14
    -------------------------------------------------  ---------------------------
    Total                                      5.750ns (1.402ns logic, 4.348ns route)
                                                       (24.4% logic, 75.6% route)

--------------------------------------------------------------------------------
Slack:                  14.174ns (requirement - (data path - clock path skew + uncertainty))
  Source:               sab/button_condA/M_ctr_q_14 (FF)
  Destination:          sab/M_storeA_q_13 (FF)
  Requirement:          20.000ns
  Data Path Delay:      5.732ns (Levels of Logic = 2)
  Clock Path Skew:      -0.059ns (0.664 - 0.723)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: sab/button_condA/M_ctr_q_14 to sab/M_storeA_q_13
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X2Y58.CQ       Tcko                  0.476   sab/button_condA/M_ctr_q[15]
                                                       sab/button_condA/M_ctr_q_14
    SLICE_X3Y59.D3       net (fanout=2)        0.585   sab/button_condA/M_ctr_q[14]
    SLICE_X3Y59.D        Tilo                  0.259   sab/out1
                                                       sab/button_condA/out2
    SLICE_X1Y57.A2       net (fanout=3)        0.974   sab/out1
    SLICE_X1Y57.A        Tilo                  0.259   M_eda_out
                                                       sab/eda/out1
    SLICE_X19Y48.CE      net (fanout=5)        2.789   M_eda_out
    SLICE_X19Y48.CLK     Tceck                 0.390   M_sab_geta[15]
                                                       sab/M_storeA_q_13
    -------------------------------------------------  ---------------------------
    Total                                      5.732ns (1.384ns logic, 4.348ns route)
                                                       (24.1% logic, 75.9% route)

--------------------------------------------------------------------------------
Slack:                  14.182ns (requirement - (data path - clock path skew + uncertainty))
  Source:               sab/button_condA/M_ctr_q_14 (FF)
  Destination:          sab/M_storeA_q_15 (FF)
  Requirement:          20.000ns
  Data Path Delay:      5.724ns (Levels of Logic = 2)
  Clock Path Skew:      -0.059ns (0.664 - 0.723)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: sab/button_condA/M_ctr_q_14 to sab/M_storeA_q_15
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X2Y58.CQ       Tcko                  0.476   sab/button_condA/M_ctr_q[15]
                                                       sab/button_condA/M_ctr_q_14
    SLICE_X3Y59.D3       net (fanout=2)        0.585   sab/button_condA/M_ctr_q[14]
    SLICE_X3Y59.D        Tilo                  0.259   sab/out1
                                                       sab/button_condA/out2
    SLICE_X1Y57.A2       net (fanout=3)        0.974   sab/out1
    SLICE_X1Y57.A        Tilo                  0.259   M_eda_out
                                                       sab/eda/out1
    SLICE_X19Y48.CE      net (fanout=5)        2.789   M_eda_out
    SLICE_X19Y48.CLK     Tceck                 0.382   M_sab_geta[15]
                                                       sab/M_storeA_q_15
    -------------------------------------------------  ---------------------------
    Total                                      5.724ns (1.376ns logic, 4.348ns route)
                                                       (24.0% logic, 76.0% route)

--------------------------------------------------------------------------------
Slack:                  14.186ns (requirement - (data path - clock path skew + uncertainty))
  Source:               sab/button_condA/M_ctr_q_14 (FF)
  Destination:          sab/M_storeA_q_0 (FF)
  Requirement:          20.000ns
  Data Path Delay:      5.657ns (Levels of Logic = 2)
  Clock Path Skew:      -0.122ns (0.601 - 0.723)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: sab/button_condA/M_ctr_q_14 to sab/M_storeA_q_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X2Y58.CQ       Tcko                  0.476   sab/button_condA/M_ctr_q[15]
                                                       sab/button_condA/M_ctr_q_14
    SLICE_X3Y59.D3       net (fanout=2)        0.585   sab/button_condA/M_ctr_q[14]
    SLICE_X3Y59.D        Tilo                  0.259   sab/out1
                                                       sab/button_condA/out2
    SLICE_X1Y57.A2       net (fanout=3)        0.974   sab/out1
    SLICE_X1Y57.A        Tilo                  0.259   M_eda_out
                                                       sab/eda/out1
    SLICE_X18Y47.CE      net (fanout=5)        2.790   M_eda_out
    SLICE_X18Y47.CLK     Tceck                 0.314   M_sab_geta[3]
                                                       sab/M_storeA_q_0
    -------------------------------------------------  ---------------------------
    Total                                      5.657ns (1.308ns logic, 4.349ns route)
                                                       (23.1% logic, 76.9% route)

--------------------------------------------------------------------------------
Slack:                  14.199ns (requirement - (data path - clock path skew + uncertainty))
  Source:               sab/button_condA/M_ctr_q_17 (FF)
  Destination:          sab/M_storeA_q_14 (FF)
  Requirement:          20.000ns
  Data Path Delay:      5.704ns (Levels of Logic = 2)
  Clock Path Skew:      -0.062ns (0.664 - 0.726)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: sab/button_condA/M_ctr_q_17 to sab/M_storeA_q_14
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X2Y59.BQ       Tcko                  0.476   sab/button_condA/M_ctr_q[19]
                                                       sab/button_condA/M_ctr_q_17
    SLICE_X3Y59.D2       net (fanout=2)        0.539   sab/button_condA/M_ctr_q[17]
    SLICE_X3Y59.D        Tilo                  0.259   sab/out1
                                                       sab/button_condA/out2
    SLICE_X1Y57.A2       net (fanout=3)        0.974   sab/out1
    SLICE_X1Y57.A        Tilo                  0.259   M_eda_out
                                                       sab/eda/out1
    SLICE_X19Y48.CE      net (fanout=5)        2.789   M_eda_out
    SLICE_X19Y48.CLK     Tceck                 0.408   M_sab_geta[15]
                                                       sab/M_storeA_q_14
    -------------------------------------------------  ---------------------------
    Total                                      5.704ns (1.402ns logic, 4.302ns route)
                                                       (24.6% logic, 75.4% route)

--------------------------------------------------------------------------------
Slack:                  14.199ns (requirement - (data path - clock path skew + uncertainty))
  Source:               sab/button_condA/M_ctr_q_14 (FF)
  Destination:          sab/M_storeA_q_12 (FF)
  Requirement:          20.000ns
  Data Path Delay:      5.707ns (Levels of Logic = 2)
  Clock Path Skew:      -0.059ns (0.664 - 0.723)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: sab/button_condA/M_ctr_q_14 to sab/M_storeA_q_12
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X2Y58.CQ       Tcko                  0.476   sab/button_condA/M_ctr_q[15]
                                                       sab/button_condA/M_ctr_q_14
    SLICE_X3Y59.D3       net (fanout=2)        0.585   sab/button_condA/M_ctr_q[14]
    SLICE_X3Y59.D        Tilo                  0.259   sab/out1
                                                       sab/button_condA/out2
    SLICE_X1Y57.A2       net (fanout=3)        0.974   sab/out1
    SLICE_X1Y57.A        Tilo                  0.259   M_eda_out
                                                       sab/eda/out1
    SLICE_X19Y48.CE      net (fanout=5)        2.789   M_eda_out
    SLICE_X19Y48.CLK     Tceck                 0.365   M_sab_geta[15]
                                                       sab/M_storeA_q_12
    -------------------------------------------------  ---------------------------
    Total                                      5.707ns (1.359ns logic, 4.348ns route)
                                                       (23.8% logic, 76.2% route)

--------------------------------------------------------------------------------
Slack:                  14.202ns (requirement - (data path - clock path skew + uncertainty))
  Source:               sab/button_condA/M_ctr_q_19 (FF)
  Destination:          sab/M_storeA_q_6 (FF)
  Requirement:          20.000ns
  Data Path Delay:      5.699ns (Levels of Logic = 2)
  Clock Path Skew:      -0.064ns (0.662 - 0.726)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: sab/button_condA/M_ctr_q_19 to sab/M_storeA_q_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X2Y59.DQ       Tcko                  0.476   sab/button_condA/M_ctr_q[19]
                                                       sab/button_condA/M_ctr_q_19
    SLICE_X3Y59.D1       net (fanout=2)        0.747   sab/button_condA/M_ctr_q[19]
    SLICE_X3Y59.D        Tilo                  0.259   sab/out1
                                                       sab/button_condA/out2
    SLICE_X1Y57.A2       net (fanout=3)        0.974   sab/out1
    SLICE_X1Y57.A        Tilo                  0.259   M_eda_out
                                                       sab/eda/out1
    SLICE_X19Y50.CE      net (fanout=5)        2.576   M_eda_out
    SLICE_X19Y50.CLK     Tceck                 0.408   M_sab_geta[7]
                                                       sab/M_storeA_q_6
    -------------------------------------------------  ---------------------------
    Total                                      5.699ns (1.402ns logic, 4.297ns route)
                                                       (24.6% logic, 75.4% route)

--------------------------------------------------------------------------------
Slack:                  14.209ns (requirement - (data path - clock path skew + uncertainty))
  Source:               sab/button_condA/M_ctr_q_14 (FF)
  Destination:          sab/M_storeA_q_3 (FF)
  Requirement:          20.000ns
  Data Path Delay:      5.634ns (Levels of Logic = 2)
  Clock Path Skew:      -0.122ns (0.601 - 0.723)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: sab/button_condA/M_ctr_q_14 to sab/M_storeA_q_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X2Y58.CQ       Tcko                  0.476   sab/button_condA/M_ctr_q[15]
                                                       sab/button_condA/M_ctr_q_14
    SLICE_X3Y59.D3       net (fanout=2)        0.585   sab/button_condA/M_ctr_q[14]
    SLICE_X3Y59.D        Tilo                  0.259   sab/out1
                                                       sab/button_condA/out2
    SLICE_X1Y57.A2       net (fanout=3)        0.974   sab/out1
    SLICE_X1Y57.A        Tilo                  0.259   M_eda_out
                                                       sab/eda/out1
    SLICE_X18Y47.CE      net (fanout=5)        2.790   M_eda_out
    SLICE_X18Y47.CLK     Tceck                 0.291   M_sab_geta[3]
                                                       sab/M_storeA_q_3
    -------------------------------------------------  ---------------------------
    Total                                      5.634ns (1.285ns logic, 4.349ns route)
                                                       (22.8% logic, 77.2% route)

--------------------------------------------------------------------------------
Slack:                  14.211ns (requirement - (data path - clock path skew + uncertainty))
  Source:               sab/button_condA/M_ctr_q_14 (FF)
  Destination:          sab/M_storeA_q_2 (FF)
  Requirement:          20.000ns
  Data Path Delay:      5.632ns (Levels of Logic = 2)
  Clock Path Skew:      -0.122ns (0.601 - 0.723)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: sab/button_condA/M_ctr_q_14 to sab/M_storeA_q_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X2Y58.CQ       Tcko                  0.476   sab/button_condA/M_ctr_q[15]
                                                       sab/button_condA/M_ctr_q_14
    SLICE_X3Y59.D3       net (fanout=2)        0.585   sab/button_condA/M_ctr_q[14]
    SLICE_X3Y59.D        Tilo                  0.259   sab/out1
                                                       sab/button_condA/out2
    SLICE_X1Y57.A2       net (fanout=3)        0.974   sab/out1
    SLICE_X1Y57.A        Tilo                  0.259   M_eda_out
                                                       sab/eda/out1
    SLICE_X18Y47.CE      net (fanout=5)        2.790   M_eda_out
    SLICE_X18Y47.CLK     Tceck                 0.289   M_sab_geta[3]
                                                       sab/M_storeA_q_2
    -------------------------------------------------  ---------------------------
    Total                                      5.632ns (1.283ns logic, 4.349ns route)
                                                       (22.8% logic, 77.2% route)

--------------------------------------------------------------------------------
Slack:                  14.217ns (requirement - (data path - clock path skew + uncertainty))
  Source:               sab/button_condA/M_ctr_q_17 (FF)
  Destination:          sab/M_storeA_q_13 (FF)
  Requirement:          20.000ns
  Data Path Delay:      5.686ns (Levels of Logic = 2)
  Clock Path Skew:      -0.062ns (0.664 - 0.726)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: sab/button_condA/M_ctr_q_17 to sab/M_storeA_q_13
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X2Y59.BQ       Tcko                  0.476   sab/button_condA/M_ctr_q[19]
                                                       sab/button_condA/M_ctr_q_17
    SLICE_X3Y59.D2       net (fanout=2)        0.539   sab/button_condA/M_ctr_q[17]
    SLICE_X3Y59.D        Tilo                  0.259   sab/out1
                                                       sab/button_condA/out2
    SLICE_X1Y57.A2       net (fanout=3)        0.974   sab/out1
    SLICE_X1Y57.A        Tilo                  0.259   M_eda_out
                                                       sab/eda/out1
    SLICE_X19Y48.CE      net (fanout=5)        2.789   M_eda_out
    SLICE_X19Y48.CLK     Tceck                 0.390   M_sab_geta[15]
                                                       sab/M_storeA_q_13
    -------------------------------------------------  ---------------------------
    Total                                      5.686ns (1.384ns logic, 4.302ns route)
                                                       (24.3% logic, 75.7% route)

--------------------------------------------------------------------------------
Slack:                  14.220ns (requirement - (data path - clock path skew + uncertainty))
  Source:               sab/button_condA/M_ctr_q_19 (FF)
  Destination:          sab/M_storeA_q_5 (FF)
  Requirement:          20.000ns
  Data Path Delay:      5.681ns (Levels of Logic = 2)
  Clock Path Skew:      -0.064ns (0.662 - 0.726)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: sab/button_condA/M_ctr_q_19 to sab/M_storeA_q_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X2Y59.DQ       Tcko                  0.476   sab/button_condA/M_ctr_q[19]
                                                       sab/button_condA/M_ctr_q_19
    SLICE_X3Y59.D1       net (fanout=2)        0.747   sab/button_condA/M_ctr_q[19]
    SLICE_X3Y59.D        Tilo                  0.259   sab/out1
                                                       sab/button_condA/out2
    SLICE_X1Y57.A2       net (fanout=3)        0.974   sab/out1
    SLICE_X1Y57.A        Tilo                  0.259   M_eda_out
                                                       sab/eda/out1
    SLICE_X19Y50.CE      net (fanout=5)        2.576   M_eda_out
    SLICE_X19Y50.CLK     Tceck                 0.390   M_sab_geta[7]
                                                       sab/M_storeA_q_5
    -------------------------------------------------  ---------------------------
    Total                                      5.681ns (1.384ns logic, 4.297ns route)
                                                       (24.4% logic, 75.6% route)

--------------------------------------------------------------------------------
Slack:                  14.225ns (requirement - (data path - clock path skew + uncertainty))
  Source:               sab/button_condA/M_ctr_q_17 (FF)
  Destination:          sab/M_storeA_q_15 (FF)
  Requirement:          20.000ns
  Data Path Delay:      5.678ns (Levels of Logic = 2)
  Clock Path Skew:      -0.062ns (0.664 - 0.726)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: sab/button_condA/M_ctr_q_17 to sab/M_storeA_q_15
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X2Y59.BQ       Tcko                  0.476   sab/button_condA/M_ctr_q[19]
                                                       sab/button_condA/M_ctr_q_17
    SLICE_X3Y59.D2       net (fanout=2)        0.539   sab/button_condA/M_ctr_q[17]
    SLICE_X3Y59.D        Tilo                  0.259   sab/out1
                                                       sab/button_condA/out2
    SLICE_X1Y57.A2       net (fanout=3)        0.974   sab/out1
    SLICE_X1Y57.A        Tilo                  0.259   M_eda_out
                                                       sab/eda/out1
    SLICE_X19Y48.CE      net (fanout=5)        2.789   M_eda_out
    SLICE_X19Y48.CLK     Tceck                 0.382   M_sab_geta[15]
                                                       sab/M_storeA_q_15
    -------------------------------------------------  ---------------------------
    Total                                      5.678ns (1.376ns logic, 4.302ns route)
                                                       (24.2% logic, 75.8% route)

--------------------------------------------------------------------------------
Slack:                  14.228ns (requirement - (data path - clock path skew + uncertainty))
  Source:               sab/button_condA/M_ctr_q_19 (FF)
  Destination:          sab/M_storeA_q_7 (FF)
  Requirement:          20.000ns
  Data Path Delay:      5.673ns (Levels of Logic = 2)
  Clock Path Skew:      -0.064ns (0.662 - 0.726)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: sab/button_condA/M_ctr_q_19 to sab/M_storeA_q_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X2Y59.DQ       Tcko                  0.476   sab/button_condA/M_ctr_q[19]
                                                       sab/button_condA/M_ctr_q_19
    SLICE_X3Y59.D1       net (fanout=2)        0.747   sab/button_condA/M_ctr_q[19]
    SLICE_X3Y59.D        Tilo                  0.259   sab/out1
                                                       sab/button_condA/out2
    SLICE_X1Y57.A2       net (fanout=3)        0.974   sab/out1
    SLICE_X1Y57.A        Tilo                  0.259   M_eda_out
                                                       sab/eda/out1
    SLICE_X19Y50.CE      net (fanout=5)        2.576   M_eda_out
    SLICE_X19Y50.CLK     Tceck                 0.382   M_sab_geta[7]
                                                       sab/M_storeA_q_7
    -------------------------------------------------  ---------------------------
    Total                                      5.673ns (1.376ns logic, 4.297ns route)
                                                       (24.3% logic, 75.7% route)

--------------------------------------------------------------------------------
Slack:                  14.229ns (requirement - (data path - clock path skew + uncertainty))
  Source:               sab/button_condA/M_ctr_q_14 (FF)
  Destination:          sab/M_storeA_q_1 (FF)
  Requirement:          20.000ns
  Data Path Delay:      5.614ns (Levels of Logic = 2)
  Clock Path Skew:      -0.122ns (0.601 - 0.723)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: sab/button_condA/M_ctr_q_14 to sab/M_storeA_q_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X2Y58.CQ       Tcko                  0.476   sab/button_condA/M_ctr_q[15]
                                                       sab/button_condA/M_ctr_q_14
    SLICE_X3Y59.D3       net (fanout=2)        0.585   sab/button_condA/M_ctr_q[14]
    SLICE_X3Y59.D        Tilo                  0.259   sab/out1
                                                       sab/button_condA/out2
    SLICE_X1Y57.A2       net (fanout=3)        0.974   sab/out1
    SLICE_X1Y57.A        Tilo                  0.259   M_eda_out
                                                       sab/eda/out1
    SLICE_X18Y47.CE      net (fanout=5)        2.790   M_eda_out
    SLICE_X18Y47.CLK     Tceck                 0.271   M_sab_geta[3]
                                                       sab/M_storeA_q_1
    -------------------------------------------------  ---------------------------
    Total                                      5.614ns (1.265ns logic, 4.349ns route)
                                                       (22.5% logic, 77.5% route)

--------------------------------------------------------------------------------
Slack:                  14.229ns (requirement - (data path - clock path skew + uncertainty))
  Source:               sab/button_condA/M_ctr_q_17 (FF)
  Destination:          sab/M_storeA_q_0 (FF)
  Requirement:          20.000ns
  Data Path Delay:      5.611ns (Levels of Logic = 2)
  Clock Path Skew:      -0.125ns (0.601 - 0.726)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: sab/button_condA/M_ctr_q_17 to sab/M_storeA_q_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X2Y59.BQ       Tcko                  0.476   sab/button_condA/M_ctr_q[19]
                                                       sab/button_condA/M_ctr_q_17
    SLICE_X3Y59.D2       net (fanout=2)        0.539   sab/button_condA/M_ctr_q[17]
    SLICE_X3Y59.D        Tilo                  0.259   sab/out1
                                                       sab/button_condA/out2
    SLICE_X1Y57.A2       net (fanout=3)        0.974   sab/out1
    SLICE_X1Y57.A        Tilo                  0.259   M_eda_out
                                                       sab/eda/out1
    SLICE_X18Y47.CE      net (fanout=5)        2.790   M_eda_out
    SLICE_X18Y47.CLK     Tceck                 0.314   M_sab_geta[3]
                                                       sab/M_storeA_q_0
    -------------------------------------------------  ---------------------------
    Total                                      5.611ns (1.308ns logic, 4.303ns route)
                                                       (23.3% logic, 76.7% route)

--------------------------------------------------------------------------------
Slack:                  14.239ns (requirement - (data path - clock path skew + uncertainty))
  Source:               sab/button_condA/M_ctr_q_16 (FF)
  Destination:          sab/M_storeA_q_14 (FF)
  Requirement:          20.000ns
  Data Path Delay:      5.664ns (Levels of Logic = 2)
  Clock Path Skew:      -0.062ns (0.664 - 0.726)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: sab/button_condA/M_ctr_q_16 to sab/M_storeA_q_14
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X2Y59.AQ       Tcko                  0.476   sab/button_condA/M_ctr_q[19]
                                                       sab/button_condA/M_ctr_q_16
    SLICE_X3Y59.D4       net (fanout=2)        0.499   sab/button_condA/M_ctr_q[16]
    SLICE_X3Y59.D        Tilo                  0.259   sab/out1
                                                       sab/button_condA/out2
    SLICE_X1Y57.A2       net (fanout=3)        0.974   sab/out1
    SLICE_X1Y57.A        Tilo                  0.259   M_eda_out
                                                       sab/eda/out1
    SLICE_X19Y48.CE      net (fanout=5)        2.789   M_eda_out
    SLICE_X19Y48.CLK     Tceck                 0.408   M_sab_geta[15]
                                                       sab/M_storeA_q_14
    -------------------------------------------------  ---------------------------
    Total                                      5.664ns (1.402ns logic, 4.262ns route)
                                                       (24.8% logic, 75.2% route)

--------------------------------------------------------------------------------
Slack:                  14.242ns (requirement - (data path - clock path skew + uncertainty))
  Source:               sab/button_condA/M_ctr_q_17 (FF)
  Destination:          sab/M_storeA_q_12 (FF)
  Requirement:          20.000ns
  Data Path Delay:      5.661ns (Levels of Logic = 2)
  Clock Path Skew:      -0.062ns (0.664 - 0.726)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: sab/button_condA/M_ctr_q_17 to sab/M_storeA_q_12
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X2Y59.BQ       Tcko                  0.476   sab/button_condA/M_ctr_q[19]
                                                       sab/button_condA/M_ctr_q_17
    SLICE_X3Y59.D2       net (fanout=2)        0.539   sab/button_condA/M_ctr_q[17]
    SLICE_X3Y59.D        Tilo                  0.259   sab/out1
                                                       sab/button_condA/out2
    SLICE_X1Y57.A2       net (fanout=3)        0.974   sab/out1
    SLICE_X1Y57.A        Tilo                  0.259   M_eda_out
                                                       sab/eda/out1
    SLICE_X19Y48.CE      net (fanout=5)        2.789   M_eda_out
    SLICE_X19Y48.CLK     Tceck                 0.365   M_sab_geta[15]
                                                       sab/M_storeA_q_12
    -------------------------------------------------  ---------------------------
    Total                                      5.661ns (1.359ns logic, 4.302ns route)
                                                       (24.0% logic, 76.0% route)

--------------------------------------------------------------------------------
Slack:                  14.245ns (requirement - (data path - clock path skew + uncertainty))
  Source:               sab/button_condA/M_ctr_q_19 (FF)
  Destination:          sab/M_storeA_q_4 (FF)
  Requirement:          20.000ns
  Data Path Delay:      5.656ns (Levels of Logic = 2)
  Clock Path Skew:      -0.064ns (0.662 - 0.726)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: sab/button_condA/M_ctr_q_19 to sab/M_storeA_q_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X2Y59.DQ       Tcko                  0.476   sab/button_condA/M_ctr_q[19]
                                                       sab/button_condA/M_ctr_q_19
    SLICE_X3Y59.D1       net (fanout=2)        0.747   sab/button_condA/M_ctr_q[19]
    SLICE_X3Y59.D        Tilo                  0.259   sab/out1
                                                       sab/button_condA/out2
    SLICE_X1Y57.A2       net (fanout=3)        0.974   sab/out1
    SLICE_X1Y57.A        Tilo                  0.259   M_eda_out
                                                       sab/eda/out1
    SLICE_X19Y50.CE      net (fanout=5)        2.576   M_eda_out
    SLICE_X19Y50.CLK     Tceck                 0.365   M_sab_geta[7]
                                                       sab/M_storeA_q_4
    -------------------------------------------------  ---------------------------
    Total                                      5.656ns (1.359ns logic, 4.297ns route)
                                                       (24.0% logic, 76.0% route)

--------------------------------------------------------------------------------
Slack:                  14.252ns (requirement - (data path - clock path skew + uncertainty))
  Source:               sab/button_condA/M_ctr_q_17 (FF)
  Destination:          sab/M_storeA_q_3 (FF)
  Requirement:          20.000ns
  Data Path Delay:      5.588ns (Levels of Logic = 2)
  Clock Path Skew:      -0.125ns (0.601 - 0.726)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: sab/button_condA/M_ctr_q_17 to sab/M_storeA_q_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X2Y59.BQ       Tcko                  0.476   sab/button_condA/M_ctr_q[19]
                                                       sab/button_condA/M_ctr_q_17
    SLICE_X3Y59.D2       net (fanout=2)        0.539   sab/button_condA/M_ctr_q[17]
    SLICE_X3Y59.D        Tilo                  0.259   sab/out1
                                                       sab/button_condA/out2
    SLICE_X1Y57.A2       net (fanout=3)        0.974   sab/out1
    SLICE_X1Y57.A        Tilo                  0.259   M_eda_out
                                                       sab/eda/out1
    SLICE_X18Y47.CE      net (fanout=5)        2.790   M_eda_out
    SLICE_X18Y47.CLK     Tceck                 0.291   M_sab_geta[3]
                                                       sab/M_storeA_q_3
    -------------------------------------------------  ---------------------------
    Total                                      5.588ns (1.285ns logic, 4.303ns route)
                                                       (23.0% logic, 77.0% route)

--------------------------------------------------------------------------------
Slack:                  14.254ns (requirement - (data path - clock path skew + uncertainty))
  Source:               sab/button_condA/M_ctr_q_17 (FF)
  Destination:          sab/M_storeA_q_2 (FF)
  Requirement:          20.000ns
  Data Path Delay:      5.586ns (Levels of Logic = 2)
  Clock Path Skew:      -0.125ns (0.601 - 0.726)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: sab/button_condA/M_ctr_q_17 to sab/M_storeA_q_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X2Y59.BQ       Tcko                  0.476   sab/button_condA/M_ctr_q[19]
                                                       sab/button_condA/M_ctr_q_17
    SLICE_X3Y59.D2       net (fanout=2)        0.539   sab/button_condA/M_ctr_q[17]
    SLICE_X3Y59.D        Tilo                  0.259   sab/out1
                                                       sab/button_condA/out2
    SLICE_X1Y57.A2       net (fanout=3)        0.974   sab/out1
    SLICE_X1Y57.A        Tilo                  0.259   M_eda_out
                                                       sab/eda/out1
    SLICE_X18Y47.CE      net (fanout=5)        2.790   M_eda_out
    SLICE_X18Y47.CLK     Tceck                 0.289   M_sab_geta[3]
                                                       sab/M_storeA_q_2
    -------------------------------------------------  ---------------------------
    Total                                      5.586ns (1.283ns logic, 4.303ns route)
                                                       (23.0% logic, 77.0% route)

--------------------------------------------------------------------------------
Slack:                  14.257ns (requirement - (data path - clock path skew + uncertainty))
  Source:               sab/button_condA/M_ctr_q_16 (FF)
  Destination:          sab/M_storeA_q_13 (FF)
  Requirement:          20.000ns
  Data Path Delay:      5.646ns (Levels of Logic = 2)
  Clock Path Skew:      -0.062ns (0.664 - 0.726)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: sab/button_condA/M_ctr_q_16 to sab/M_storeA_q_13
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X2Y59.AQ       Tcko                  0.476   sab/button_condA/M_ctr_q[19]
                                                       sab/button_condA/M_ctr_q_16
    SLICE_X3Y59.D4       net (fanout=2)        0.499   sab/button_condA/M_ctr_q[16]
    SLICE_X3Y59.D        Tilo                  0.259   sab/out1
                                                       sab/button_condA/out2
    SLICE_X1Y57.A2       net (fanout=3)        0.974   sab/out1
    SLICE_X1Y57.A        Tilo                  0.259   M_eda_out
                                                       sab/eda/out1
    SLICE_X19Y48.CE      net (fanout=5)        2.789   M_eda_out
    SLICE_X19Y48.CLK     Tceck                 0.390   M_sab_geta[15]
                                                       sab/M_storeA_q_13
    -------------------------------------------------  ---------------------------
    Total                                      5.646ns (1.384ns logic, 4.262ns route)
                                                       (24.5% logic, 75.5% route)

--------------------------------------------------------------------------------
Slack:                  14.265ns (requirement - (data path - clock path skew + uncertainty))
  Source:               sab/button_condA/M_ctr_q_16 (FF)
  Destination:          sab/M_storeA_q_15 (FF)
  Requirement:          20.000ns
  Data Path Delay:      5.638ns (Levels of Logic = 2)
  Clock Path Skew:      -0.062ns (0.664 - 0.726)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: sab/button_condA/M_ctr_q_16 to sab/M_storeA_q_15
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X2Y59.AQ       Tcko                  0.476   sab/button_condA/M_ctr_q[19]
                                                       sab/button_condA/M_ctr_q_16
    SLICE_X3Y59.D4       net (fanout=2)        0.499   sab/button_condA/M_ctr_q[16]
    SLICE_X3Y59.D        Tilo                  0.259   sab/out1
                                                       sab/button_condA/out2
    SLICE_X1Y57.A2       net (fanout=3)        0.974   sab/out1
    SLICE_X1Y57.A        Tilo                  0.259   M_eda_out
                                                       sab/eda/out1
    SLICE_X19Y48.CE      net (fanout=5)        2.789   M_eda_out
    SLICE_X19Y48.CLK     Tceck                 0.382   M_sab_geta[15]
                                                       sab/M_storeA_q_15
    -------------------------------------------------  ---------------------------
    Total                                      5.638ns (1.376ns logic, 4.262ns route)
                                                       (24.4% logic, 75.6% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_clk = PERIOD TIMEGRP "clk" 50 MHz HIGH 50%;
--------------------------------------------------------------------------------
Slack: 17.334ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 2.666ns (375.094MHz) (Tbcper_I)
  Physical resource: clk_BUFGP/BUFG/I0
  Logical resource: clk_BUFGP/BUFG/I0
  Location pin: BUFGMUX_X2Y11.I0
  Clock network: clk_BUFGP/IBUFG
--------------------------------------------------------------------------------
Slack: 18.134ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 1.866ns (535.906MHz) (Tickper)
  Physical resource: io_dip_0_IBUF/CLK0
  Logical resource: sab/M_storeB_q_0/CLK0
  Location pin: ILOGIC_X9Y60.CLK0
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 18.134ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 1.866ns (535.906MHz) (Tickper)
  Physical resource: io_dip_1_IBUF/CLK0
  Logical resource: sab/M_storeB_q_1/CLK0
  Location pin: ILOGIC_X9Y61.CLK0
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 18.134ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 1.866ns (535.906MHz) (Tickper)
  Physical resource: io_dip_2_IBUF/CLK0
  Logical resource: sab/M_storeB_q_2/CLK0
  Location pin: ILOGIC_X10Y62.CLK0
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 18.134ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 1.866ns (535.906MHz) (Tickper)
  Physical resource: io_dip_3_IBUF/CLK0
  Logical resource: sab/M_storeB_q_3/CLK0
  Location pin: ILOGIC_X10Y63.CLK0
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 18.134ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 1.866ns (535.906MHz) (Tickper)
  Physical resource: io_dip_4_IBUF/CLK0
  Logical resource: sab/M_storeB_q_4/CLK0
  Location pin: ILOGIC_X10Y60.CLK0
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 18.134ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 1.866ns (535.906MHz) (Tickper)
  Physical resource: io_dip_5_IBUF/CLK0
  Logical resource: sab/M_storeB_q_5/CLK0
  Location pin: ILOGIC_X10Y61.CLK0
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 18.134ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 1.866ns (535.906MHz) (Tickper)
  Physical resource: io_dip_6_IBUF/CLK0
  Logical resource: sab/M_storeB_q_6/CLK0
  Location pin: ILOGIC_X11Y62.CLK0
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 18.134ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 1.866ns (535.906MHz) (Tickper)
  Physical resource: io_dip_7_IBUF/CLK0
  Logical resource: sab/M_storeB_q_7/CLK0
  Location pin: ILOGIC_X11Y63.CLK0
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 18.134ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 1.866ns (535.906MHz) (Tickper)
  Physical resource: io_dip_8_IBUF/CLK0
  Logical resource: sab/M_storeB_q_8/CLK0
  Location pin: ILOGIC_X11Y61.CLK0
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 18.134ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 1.866ns (535.906MHz) (Tickper)
  Physical resource: io_dip_9_IBUF/CLK0
  Logical resource: sab/M_storeB_q_9/CLK0
  Location pin: ILOGIC_X11Y60.CLK0
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 18.134ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 1.866ns (535.906MHz) (Tickper)
  Physical resource: io_dip_10_IBUF/CLK0
  Logical resource: sab/M_storeB_q_10/CLK0
  Location pin: ILOGIC_X12Y59.CLK0
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 18.134ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 1.866ns (535.906MHz) (Tickper)
  Physical resource: io_dip_11_IBUF/CLK0
  Logical resource: sab/M_storeB_q_11/CLK0
  Location pin: ILOGIC_X12Y58.CLK0
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 18.134ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 1.866ns (535.906MHz) (Tickper)
  Physical resource: io_dip_12_IBUF/CLK0
  Logical resource: sab/M_storeB_q_12/CLK0
  Location pin: ILOGIC_X12Y51.CLK0
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 18.134ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 1.866ns (535.906MHz) (Tickper)
  Physical resource: io_dip_13_IBUF/CLK0
  Logical resource: sab/M_storeB_q_13/CLK0
  Location pin: ILOGIC_X12Y50.CLK0
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 18.134ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 1.866ns (535.906MHz) (Tickper)
  Physical resource: io_dip_14_IBUF/CLK0
  Logical resource: sab/M_storeB_q_14/CLK0
  Location pin: ILOGIC_X12Y49.CLK0
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 18.134ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 1.866ns (535.906MHz) (Tickper)
  Physical resource: io_dip_15_IBUF/CLK0
  Logical resource: sab/M_storeB_q_15/CLK0
  Location pin: ILOGIC_X12Y48.CLK0
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 18.601ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 1.399ns (714.796MHz) (Tcp)
  Physical resource: sab/button_condB/M_sync_out/CLK
  Logical resource: sab/button_condA/sync/Mshreg_M_pipe_q_1/CLK
  Location pin: SLICE_X8Y61.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 18.601ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 1.399ns (714.796MHz) (Tcp)
  Physical resource: sab/button_condB/M_sync_out/CLK
  Logical resource: sab/button_condB/sync/Mshreg_M_pipe_q_1/CLK
  Location pin: SLICE_X8Y61.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: sab/button_condB/M_ctr_q[3]/CLK
  Logical resource: sab/button_condB/M_ctr_q_0/CK
  Location pin: SLICE_X12Y57.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: sab/button_condB/M_ctr_q[3]/CLK
  Logical resource: sab/button_condB/M_ctr_q_1/CK
  Location pin: SLICE_X12Y57.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: sab/button_condB/M_ctr_q[3]/CLK
  Logical resource: sab/button_condB/M_ctr_q_2/CK
  Location pin: SLICE_X12Y57.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: sab/button_condB/M_ctr_q[3]/CLK
  Logical resource: sab/button_condB/M_ctr_q_3/CK
  Location pin: SLICE_X12Y57.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: sab/button_condB/M_ctr_q[7]/CLK
  Logical resource: sab/button_condB/M_ctr_q_4/CK
  Location pin: SLICE_X12Y58.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: sab/button_condB/M_ctr_q[7]/CLK
  Logical resource: sab/button_condB/M_ctr_q_5/CK
  Location pin: SLICE_X12Y58.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: sab/button_condB/M_ctr_q[7]/CLK
  Logical resource: sab/button_condB/M_ctr_q_6/CK
  Location pin: SLICE_X12Y58.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: sab/button_condB/M_ctr_q[7]/CLK
  Logical resource: sab/button_condB/M_ctr_q_7/CK
  Location pin: SLICE_X12Y58.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: sab/button_condB/M_ctr_q[11]/CLK
  Logical resource: sab/button_condB/M_ctr_q_8/CK
  Location pin: SLICE_X12Y59.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: sab/button_condB/M_ctr_q[11]/CLK
  Logical resource: sab/button_condB/M_ctr_q_9/CK
  Location pin: SLICE_X12Y59.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: sab/button_condB/M_ctr_q[11]/CLK
  Logical resource: sab/button_condB/M_ctr_q_10/CK
  Location pin: SLICE_X12Y59.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------


All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |    6.009|         |         |         |
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 2556 paths, 0 nets, and 259 connections

Design statistics:
   Minimum period:   6.009ns{1}   (Maximum frequency: 166.417MHz)


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Mon Oct 29 22:38:08 2018 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 177 MB



