Microsemi Libero Software
Version: 11.9.0.4
Release: v11.9

Info: The design C:\D3120005043_zjh\designer\impl1\zjh_CE0.adb was last modified by software
      version 11.9.0.4.
Opened an existing Libero design C:\D3120005043_zjh\designer\impl1\zjh_CE0.adb.
'BA_NAME' set to 'zjh_CE0_ba'
'KEEP_EXISTING_PHYSICAL_CONSTRAINTS' set to '0'
'SDC_IMPORT_MERGE' set to '0'
'IDE_DESIGNERVIEW_NAME' set to 'Impl1'
'IDE_DESIGNERVIEW_COUNT' set to '1'
'IDE_DESIGNERVIEW_REV0' set to 'Impl1'
'IDE_DESIGNERVIEW_REVNUM0' set to '1'
'IDE_DESIGNERVIEW_ROOTDIR' set to 'C:\D3120005043_zjh\designer'
'IDE_DESIGNERVIEW_LASTREV' set to '1'

The Execute Script command succeeded ( 00:00:00 )
***** Layout Variables *********************************************

Mode: TIMING_DRIVEN
Power-driven Layout: OFF
Incremental Placement: OFF
Incremental Route: OFF



Running I/O Bank Assigner.

I/O Bank Assigner completed successfully.
 

Planning global net placement...


Global net placement completed successfully.

                        o - o - o - o - o - o

Timing-driven Placer Started: Fri Dec 24 09:00:29 2021

Placer Finished: Fri Dec 24 09:00:31 2021
Total Placer CPU Time:     00:00:02

                        o - o - o - o - o - o


Timing-driven Router 
Design: zjh_CE0                         Started: Fri Dec 24 09:00:32 2021

 
Iterative improvement...

Timing-driven Router completed successfully.

Design: zjh_CE0                         
Finished: Fri Dec 24 09:00:35 2021
Total CPU Time:     00:00:01            Total Elapsed Time: 00:00:03
Total Memory Usage: 107.6 Mbytes
                        o - o - o - o - o - o

Loading the Timing data for the design.
Finished loading the Timing data.

The Layout command succeeded ( 00:00:12 )
Warning: Files
          C:\D3120005043_zjh\designer\impl1\zjh_CE0_ba.sdf
          C:\D3120005043_zjh\designer\impl1\zjh_CE0_ba.v
         already exist.
         Do you want to replace the files? [YES]
Back-annotated to the file(s):
   .\zjh_CE0_ba.sdf
   .\zjh_CE0_ba.v

The Back-Annotate command succeeded ( 00:00:00 )
Warning: The following files already exist:
         
         C:\D3120005043_zjh\designer\impl1\zjh_CE0.pdb
         
         Do you want to replace the files? [YES]

The Export-map command succeeded ( 00:00:10 )
Warning: Overwriting the existing file: C:\D3120005043_zjh\designer\impl1\zjh_CE0.pdb.
Wrote to the file: C:\D3120005043_zjh\designer\impl1\zjh_CE0.pdb
CHECKSUM: C556

The Generate programming file command succeeded ( 00:00:11 )
***** Layout Variables *********************************************

Mode: TIMING_DRIVEN
Power-driven Layout: OFF
Incremental Placement: OFF
Incremental Route: OFF



Running I/O Bank Assigner.

I/O Bank Assigner completed successfully.
 

Planning global net placement...


Global net placement completed successfully.

                        o - o - o - o - o - o

Timing-driven Placer Started: Fri Dec 24 09:04:24 2021

Placer Finished: Fri Dec 24 09:04:26 2021
Total Placer CPU Time:     00:00:02

                        o - o - o - o - o - o


Timing-driven Router 
Design: zjh_CE0                         Started: Fri Dec 24 09:04:28 2021

 
Iterative improvement...

Timing-driven Router completed successfully.

Design: zjh_CE0                         
Finished: Fri Dec 24 09:04:31 2021
Total CPU Time:     00:00:02            Total Elapsed Time: 00:00:03
Total Memory Usage: 107.6 Mbytes
                        o - o - o - o - o - o

Loading the Timing data for the design.
Finished loading the Timing data.

The Layout command succeeded ( 00:00:12 )
Warning: Files
          C:\D3120005043_zjh\designer\impl1\zjh_CE0_ba.sdf
          C:\D3120005043_zjh\designer\impl1\zjh_CE0_ba.v
         already exist.
         Do you want to replace the files? [YES]
Back-annotated to the file(s):
   .\zjh_CE0_ba.sdf
   .\zjh_CE0_ba.v

The Back-Annotate command succeeded ( 00:00:01 )
Warning: The following files already exist:
         
         C:\D3120005043_zjh\designer\impl1\zjh_CE0.pdb
         
         Do you want to replace the files? [YES]

The Export-map command succeeded ( 00:00:10 )
Warning: Overwriting the existing file: C:\D3120005043_zjh\designer\impl1\zjh_CE0.pdb.
Wrote to the file: C:\D3120005043_zjh\designer\impl1\zjh_CE0.pdb
CHECKSUM: 5B8E

The Generate programming file command succeeded ( 00:00:11 )
Design saved to file C:\D3120005043_zjh\designer\impl1\zjh_CE0.adb.
Wrote pin report to file: C:\D3120005043_zjh\designer\impl1\zjh_CE0_report_pin_byname.txt

The Report command succeeded ( 00:00:00 )
Wrote pin report to file: C:\D3120005043_zjh\designer\impl1\zjh_CE0_report_pin_bynumber.txt

The Report command succeeded ( 00:00:01 )

The Execute Script command succeeded ( 00:00:01 )
Design closed.

