<!DOCTYPE html>
<html class="writer-html5" lang="en" >
<head>
  <meta charset="utf-8" /><meta name="generator" content="Docutils 0.18.1: http://docutils.sourceforge.net/" />

  <meta name="viewport" content="width=device-width, initial-scale=1.0" />
  <title>Input/Output &mdash; Project Combine  documentation</title>
      <link rel="stylesheet" href="../../_static/pygments.css" type="text/css" />
      <link rel="stylesheet" href="../../_static/css/theme.css" type="text/css" />
      <link rel="stylesheet" href="../../_static/css/custom.css" type="text/css" />
  <!--[if lt IE 9]>
    <script src="../../_static/js/html5shiv.min.js"></script>
  <![endif]-->
  
        <script src="../../_static/jquery.js?v=5d32c60e"></script>
        <script src="../../_static/_sphinx_javascript_frameworks_compat.js?v=2cd50e6c"></script>
        <script src="../../_static/documentation_options.js?v=5929fcd5"></script>
        <script src="../../_static/doctools.js?v=9a2dae69"></script>
        <script src="../../_static/sphinx_highlight.js?v=dc90522c"></script>
    <script src="../../_static/js/theme.js"></script>
    <link rel="index" title="Index" href="../../genindex.html" />
    <link rel="search" title="Search" href="../../search.html" />
    <link rel="next" title="Configuration Center" href="center.html" />
    <link rel="prev" title="DSP" href="dsp.html" /> 
</head>

<body class="wy-body-for-nav"> 
  <div class="wy-grid-for-nav">
    <nav data-toggle="wy-nav-shift" class="wy-nav-side">
      <div class="wy-side-scroll">
        <div class="wy-side-nav-search" >

          
          
          <a href="../../index.html" class="icon icon-home">
            Project Combine
          </a>
<div role="search">
  <form id="rtd-search-form" class="wy-form" action="../../search.html" method="get">
    <input type="text" name="q" placeholder="Search docs" aria-label="Search docs" />
    <input type="hidden" name="check_keywords" value="yes" />
    <input type="hidden" name="area" value="default" />
  </form>
</div>
        </div><div class="wy-menu wy-menu-vertical" data-spy="affix" role="navigation" aria-label="Navigation menu">
              <p class="caption" role="heading"><span class="caption-text">Contents:</span></p>
<ul class="current">
<li class="toctree-l1 current"><a class="reference internal" href="../index.html">Xilinx FPGAs</a><ul class="current">
<li class="toctree-l2"><a class="reference internal" href="../xc2000/index.html">XC2000</a></li>
<li class="toctree-l2"><a class="reference internal" href="../xc3000/index.html">XC3000</a></li>
<li class="toctree-l2"><a class="reference internal" href="../xc3000a/index.html">XC3000A</a></li>
<li class="toctree-l2"><a class="reference internal" href="../xc4000/index.html">XC4000</a></li>
<li class="toctree-l2"><a class="reference internal" href="../xc4000a/index.html">XC4000A</a></li>
<li class="toctree-l2"><a class="reference internal" href="../xc4000h/index.html">XC4000H</a></li>
<li class="toctree-l2"><a class="reference internal" href="../xc4000e/index.html">XC4000E</a></li>
<li class="toctree-l2"><a class="reference internal" href="../xc4000ex/index.html">XC4000EX</a></li>
<li class="toctree-l2"><a class="reference internal" href="../xc4000xla/index.html">XC4000XLA</a></li>
<li class="toctree-l2"><a class="reference internal" href="../xc4000xv/index.html">XC4000XV</a></li>
<li class="toctree-l2"><a class="reference internal" href="../spartanxl/index.html">Spartan XL</a></li>
<li class="toctree-l2"><a class="reference internal" href="../xc5200/index.html">XC5200</a></li>
<li class="toctree-l2"><a class="reference internal" href="../virtex/index.html">Virtex</a></li>
<li class="toctree-l2"><a class="reference internal" href="../virtex2/index.html">Virtex 2</a></li>
<li class="toctree-l2"><a class="reference internal" href="../spartan3/index.html">Spartan 3</a></li>
<li class="toctree-l2"><a class="reference internal" href="../fpgacore/index.html">FPGAcore</a></li>
<li class="toctree-l2"><a class="reference internal" href="../spartan6/index.html">Spartan 6</a></li>
<li class="toctree-l2"><a class="reference internal" href="../virtex4/index.html">Virtex 4</a></li>
<li class="toctree-l2"><a class="reference internal" href="../virtex5/index.html">Virtex 5</a></li>
<li class="toctree-l2"><a class="reference internal" href="../virtex6/index.html">Virtex 6</a></li>
<li class="toctree-l2 current"><a class="reference internal" href="index.html">Virtex 7</a><ul class="current">
<li class="toctree-l3"><a class="reference internal" href="geometry.html">Device geometry</a></li>
<li class="toctree-l3"><a class="reference internal" href="interconnect.html">Interconnect</a></li>
<li class="toctree-l3"><a class="reference internal" href="clb.html">Configurable Logic Block</a></li>
<li class="toctree-l3"><a class="reference internal" href="bram.html">Block RAM</a></li>
<li class="toctree-l3"><a class="reference internal" href="dsp.html">DSP</a></li>
<li class="toctree-l3 current"><a class="current reference internal" href="#">Input/Output</a><ul>
<li class="toctree-l4"><a class="reference internal" href="#i-o-banks-and-special-functions">I/O banks and special functions</a></li>
<li class="toctree-l4"><a class="reference internal" href="#bitstream-io-hp-pair">Bitstream — <code class="docutils literal notranslate"><span class="pre">IO_HP_PAIR</span></code></a></li>
<li class="toctree-l4"><a class="reference internal" href="#bitstream-io-hp-bot">Bitstream — <code class="docutils literal notranslate"><span class="pre">IO_HP_BOT</span></code></a></li>
<li class="toctree-l4"><a class="reference internal" href="#bitstream-io-hp-top">Bitstream — <code class="docutils literal notranslate"><span class="pre">IO_HP_TOP</span></code></a></li>
<li class="toctree-l4"><a class="reference internal" href="#bitstream-io-hr-pair">Bitstream — <code class="docutils literal notranslate"><span class="pre">IO_HR_PAIR</span></code></a></li>
<li class="toctree-l4"><a class="reference internal" href="#bitstream-io-hr-bot">Bitstream — <code class="docutils literal notranslate"><span class="pre">IO_HR_BOT</span></code></a></li>
<li class="toctree-l4"><a class="reference internal" href="#bitstream-io-hr-top">Bitstream — <code class="docutils literal notranslate"><span class="pre">IO_HR_TOP</span></code></a></li>
<li class="toctree-l4"><a class="reference internal" href="#bitstream-hclk-ioi-hp">Bitstream — <code class="docutils literal notranslate"><span class="pre">HCLK_IOI_HP</span></code></a></li>
<li class="toctree-l4"><a class="reference internal" href="#bitstream-hclk-ioi-hr">Bitstream — <code class="docutils literal notranslate"><span class="pre">HCLK_IOI_HR</span></code></a></li>
<li class="toctree-l4"><a class="reference internal" href="#tables-hp-io">Tables — HP IO</a></li>
<li class="toctree-l4"><a class="reference internal" href="#tables-hr-io">Tables — HR IO</a></li>
</ul>
</li>
<li class="toctree-l3"><a class="reference internal" href="center.html">Configuration Center</a></li>
<li class="toctree-l3"><a class="reference internal" href="clock.html">Clock interconnect</a></li>
<li class="toctree-l3"><a class="reference internal" href="cmt.html">Clock management tile</a></li>
<li class="toctree-l3"><a class="reference internal" href="pcie.html">PCI Express Gen2 cores</a></li>
<li class="toctree-l3"><a class="reference internal" href="pcie3.html">PCI Express Gen3 cores</a></li>
<li class="toctree-l3"><a class="reference internal" href="gtp.html">GTP transceivers</a></li>
<li class="toctree-l3"><a class="reference internal" href="gtx.html">GTX transceivers</a></li>
<li class="toctree-l3"><a class="reference internal" href="gth.html">GTH transceivers</a></li>
<li class="toctree-l3"><a class="reference internal" href="gtz.html">GTZ transceivers</a></li>
<li class="toctree-l3"><a class="reference internal" href="config.html">Configuration registers</a></li>
</ul>
</li>
</ul>
</li>
<li class="toctree-l1"><a class="reference internal" href="../../siliconblue/index.html">SiliconBlue FPGAs</a></li>
<li class="toctree-l1"><a class="reference internal" href="../../xc9500/index.html">Xilinx XC9500, XC9500XL, XC9500XV CPLDs</a></li>
<li class="toctree-l1"><a class="reference internal" href="../../xpla3/index.html">Xilinx XPLA3 CPLDs</a></li>
<li class="toctree-l1"><a class="reference internal" href="../../xc2c/index.html">Xilinx Coolrunner II CPLDs</a></li>
<li class="toctree-l1"><a class="reference internal" href="../../digilent/index.html">Digilent Adept Programmers</a></li>
</ul>

        </div>
      </div>
    </nav>

    <section data-toggle="wy-nav-shift" class="wy-nav-content-wrap"><nav class="wy-nav-top" aria-label="Mobile navigation menu" >
          <i data-toggle="wy-nav-top" class="fa fa-bars"></i>
          <a href="../../index.html">Project Combine</a>
      </nav>

      <div class="wy-nav-content">
        <div class="rst-content">
          <div role="navigation" aria-label="Page navigation">
  <ul class="wy-breadcrumbs">
      <li><a href="../../index.html" class="icon icon-home" aria-label="Home"></a></li>
          <li class="breadcrumb-item"><a href="../index.html">Xilinx FPGAs</a></li>
          <li class="breadcrumb-item"><a href="index.html">Virtex 7</a></li>
      <li class="breadcrumb-item active">Input/Output</li>
      <li class="wy-breadcrumbs-aside">
            <a href="../../_sources/xilinx/virtex7/io.rst.txt" rel="nofollow"> View page source</a>
      </li>
  </ul>
  <hr/>
</div>
          <div role="main" class="document" itemscope="itemscope" itemtype="http://schema.org/Article">
           <div itemprop="articleBody">
             
  <section id="input-output">
<h1>Input/Output<a class="headerlink" href="#input-output" title="Link to this heading"></a></h1>
<section id="i-o-banks-and-special-functions">
<h2>I/O banks and special functions<a class="headerlink" href="#i-o-banks-and-special-functions" title="Link to this heading"></a></h2>
<p>Virtex 7 devices have a regular I/O bank structure.  There are up to two I/O columns in the device: the left I/O column and the right I/O column.  They contain one I/O bank per region (with the exception of regions that are covered up by the PS or GT holes).</p>
<p>There are two genders of I/O banks:</p>
<ul class="simple">
<li><p>HP (high performance) banks, with 1.8V maximum voltage and DCI support</p></li>
<li><p>HR (high range) banks, with 3.3V maximum voltage and no DCI</p></li>
</ul>
<p>In both cases, banks are 50 rows high. They have the following structure:</p>
<ul class="simple">
<li><p>row 0: contains a <code class="docutils literal notranslate"><span class="pre">IO_HP_BOT</span></code> or <code class="docutils literal notranslate"><span class="pre">IO_HR_BOT</span></code> tile with a single unpaired IOB</p></li>
<li><p>rows 1-2, 3-4, 5-6, 7-8, …, 45-46, 47-48: contain <code class="docutils literal notranslate"><span class="pre">IO_HP_PAIR</span></code> or <code class="docutils literal notranslate"><span class="pre">IO_HR_PAIR</span></code> tiles, which are two rows high and contain two IOBs each, forming a differential pair; <code class="docutils literal notranslate"><span class="pre">IOB0</span></code> is located in the bottom (odd) row and is the “complemented” pin of the pair, while <code class="docutils literal notranslate"><span class="pre">IOB1</span></code> is in the top (even) row and is the “true” pin of the pair</p></li>
<li><p>row 49: contains another <code class="docutils literal notranslate"><span class="pre">IO_HP_TOP</span></code> or <code class="docutils literal notranslate"><span class="pre">IO_HR_TOP</span></code> tile</p></li>
<li><p>HCLK row: contains an <code class="docutils literal notranslate"><span class="pre">HCLK_IO_HP</span></code> or <code class="docutils literal notranslate"><span class="pre">HCLK_IO_HR</span></code> tile with common bank circuitry</p></li>
</ul>
<p>The single IOB in row 0 is the VRP pin for DCI. The single IOB in row 49 is VRN pin.</p>
<p>The <code class="docutils literal notranslate"><span class="pre">IOB1</span></code> pads in rows 24 and 26 are considered “multi-region clock capable”, and have dedicated routing to <code class="docutils literal notranslate"><span class="pre">BUFIO</span></code> and <code class="docutils literal notranslate"><span class="pre">BUFR</span></code> of this region and the two adjacent ones. The <code class="docutils literal notranslate"><span class="pre">IOB1</span></code> pads in rows 22 and 28 are considered “single-region clock capable”, and can drive <code class="docutils literal notranslate"><span class="pre">BUFIO</span></code> and <code class="docutils literal notranslate"><span class="pre">BUFR</span></code> only within their own region.</p>
<p>The <code class="docutils literal notranslate"><span class="pre">IOB0</span></code> pads in rows 11 and 37 can be used as VREF.</p>
<p>The <code class="docutils literal notranslate"><span class="pre">IOB1</span></code> pads in rows 8, 20, 32, 44 can be used as DQS for byte groups. The byte groups are:</p>
<ul class="simple">
<li><p>rows 1-12: byte group with DQS in row 8</p></li>
<li><p>rows 13-24: byte group with DQS in row 20</p></li>
<li><p>rows 25-36: byte group with DQS in row 32</p></li>
<li><p>rows 37-48: byte group with DQS in row 44</p></li>
</ul>
<p>The banks are numbered as follows, where <code class="docutils literal notranslate"><span class="pre">c</span></code> is the region with the <code class="docutils literal notranslate"><span class="pre">CFG</span></code> tile (for multi-die packages, the <code class="docutils literal notranslate"><span class="pre">CFG</span></code> tile of the primary device):</p>
<ul class="simple">
<li><p>the bank in left column region <code class="docutils literal notranslate"><span class="pre">c</span> <span class="pre">+</span> <span class="pre">i</span></code> is <code class="docutils literal notranslate"><span class="pre">14</span> <span class="pre">+</span> <span class="pre">i</span></code></p></li>
<li><p>the bank in right column region <code class="docutils literal notranslate"><span class="pre">c</span> <span class="pre">+</span> <span class="pre">i</span></code> is <code class="docutils literal notranslate"><span class="pre">34</span> <span class="pre">+</span> <span class="pre">i</span></code></p></li>
</ul>
<p>In case of multi-die packages, this numbering continues across devices within the package.</p>
<p>In parallel or SPI configuration modes, some I/O pads in banks 14 and 15 are borrowed for configuration use:</p>
<ul class="simple">
<li><p>bank 14 row 1: <code class="docutils literal notranslate"><span class="pre">A[0]/D[16]</span></code></p></li>
<li><p>bank 14 row 2: <code class="docutils literal notranslate"><span class="pre">A[1]/D[17]</span></code></p></li>
<li><p>bank 14 row 3: <code class="docutils literal notranslate"><span class="pre">A[2]/D[18]</span></code></p></li>
<li><p>bank 14 row 4: <code class="docutils literal notranslate"><span class="pre">A[3]/D[19]</span></code></p></li>
<li><p>bank 14 row 5: <code class="docutils literal notranslate"><span class="pre">A[4]/D[20]</span></code></p></li>
<li><p>bank 14 row 6: <code class="docutils literal notranslate"><span class="pre">A[5]/D[21]</span></code></p></li>
<li><p>bank 14 row 7: <code class="docutils literal notranslate"><span class="pre">A[6]/D[22]</span></code></p></li>
<li><p>bank 14 row 9: <code class="docutils literal notranslate"><span class="pre">A[7]/D[23]</span></code></p></li>
<li><p>bank 14 row 10: <code class="docutils literal notranslate"><span class="pre">A[8]/D[24]</span></code></p></li>
<li><p>bank 14 row 11: <code class="docutils literal notranslate"><span class="pre">A[9]/D[25]</span></code></p></li>
<li><p>bank 14 row 12: <code class="docutils literal notranslate"><span class="pre">A[10]/D[26]</span></code></p></li>
<li><p>bank 14 row 13: <code class="docutils literal notranslate"><span class="pre">A[11]/D[27]</span></code></p></li>
<li><p>bank 14 row 14: <code class="docutils literal notranslate"><span class="pre">A[12]/D[28]</span></code></p></li>
<li><p>bank 14 row 15: <code class="docutils literal notranslate"><span class="pre">A[13]/D[29]</span></code></p></li>
<li><p>bank 14 row 16: <code class="docutils literal notranslate"><span class="pre">A[14]/D[30]</span></code></p></li>
<li><p>bank 14 row 17: <code class="docutils literal notranslate"><span class="pre">A[15]/D[31]</span></code></p></li>
<li><p>bank 14 row 18: <code class="docutils literal notranslate"><span class="pre">CSI_B</span></code></p></li>
<li><p>bank 14 row 19: <code class="docutils literal notranslate"><span class="pre">DOUT/CSO_B</span></code></p></li>
<li><p>bank 14 row 20: <code class="docutils literal notranslate"><span class="pre">RDWR_B</span></code></p></li>
<li><p>bank 14 row 29: <code class="docutils literal notranslate"><span class="pre">D[15]</span></code></p></li>
<li><p>bank 14 row 30: <code class="docutils literal notranslate"><span class="pre">D[14]</span></code></p></li>
<li><p>bank 14 row 31: <code class="docutils literal notranslate"><span class="pre">D[13]</span></code></p></li>
<li><p>bank 14 row 33: <code class="docutils literal notranslate"><span class="pre">D[12]</span></code></p></li>
<li><p>bank 14 row 34: <code class="docutils literal notranslate"><span class="pre">D[11]</span></code></p></li>
<li><p>bank 14 row 36: <code class="docutils literal notranslate"><span class="pre">D[10]</span></code></p></li>
<li><p>bank 14 row 36: <code class="docutils literal notranslate"><span class="pre">D[9]</span></code></p></li>
<li><p>bank 14 row 37: <code class="docutils literal notranslate"><span class="pre">D[8]</span></code></p></li>
<li><p>bank 14 row 38: <code class="docutils literal notranslate"><span class="pre">FCS_B</span></code></p></li>
<li><p>bank 14 row 39: <code class="docutils literal notranslate"><span class="pre">D[7]</span></code></p></li>
<li><p>bank 14 row 40: <code class="docutils literal notranslate"><span class="pre">D[6]</span></code></p></li>
<li><p>bank 14 row 41: <code class="docutils literal notranslate"><span class="pre">D[5]</span></code></p></li>
<li><p>bank 14 row 42: <code class="docutils literal notranslate"><span class="pre">D[4]</span></code></p></li>
<li><p>bank 14 row 43: <code class="docutils literal notranslate"><span class="pre">EM_CCLK</span></code></p></li>
<li><p>bank 14 row 44: <code class="docutils literal notranslate"><span class="pre">PUDC_B</span></code></p></li>
<li><p>bank 14 row 45: <code class="docutils literal notranslate"><span class="pre">D[3]</span></code></p></li>
<li><p>bank 14 row 46: <code class="docutils literal notranslate"><span class="pre">D[2]</span></code></p></li>
<li><p>bank 14 row 47: <code class="docutils literal notranslate"><span class="pre">D[1]/DIN</span></code></p></li>
<li><p>bank 14 row 48: <code class="docutils literal notranslate"><span class="pre">D[0]/MOSI</span></code></p></li>
<li><p>bank 15 row 1: <code class="docutils literal notranslate"><span class="pre">RS[0]</span></code></p></li>
<li><p>bank 15 row 2: <code class="docutils literal notranslate"><span class="pre">RS[1]</span></code></p></li>
<li><p>bank 15 row 3: <code class="docutils literal notranslate"><span class="pre">FWE_B</span></code></p></li>
<li><p>bank 15 row 4: <code class="docutils literal notranslate"><span class="pre">FOE_B</span></code></p></li>
<li><p>bank 15 row 5: <code class="docutils literal notranslate"><span class="pre">A[16]</span></code></p></li>
<li><p>bank 15 row 6: <code class="docutils literal notranslate"><span class="pre">A[17]</span></code></p></li>
<li><p>bank 15 row 7: <code class="docutils literal notranslate"><span class="pre">A[18]</span></code></p></li>
<li><p>bank 15 row 9: <code class="docutils literal notranslate"><span class="pre">A[19]</span></code></p></li>
<li><p>bank 15 row 10: <code class="docutils literal notranslate"><span class="pre">A[20]</span></code></p></li>
<li><p>bank 15 row 11: <code class="docutils literal notranslate"><span class="pre">A[21]</span></code></p></li>
<li><p>bank 15 row 12: <code class="docutils literal notranslate"><span class="pre">A[22]</span></code></p></li>
<li><p>bank 15 row 13: <code class="docutils literal notranslate"><span class="pre">A[23]</span></code></p></li>
<li><p>bank 15 row 14: <code class="docutils literal notranslate"><span class="pre">A[24]</span></code></p></li>
<li><p>bank 15 row 15: <code class="docutils literal notranslate"><span class="pre">A[25]</span></code></p></li>
<li><p>bank 15 row 16: <code class="docutils literal notranslate"><span class="pre">A[26]</span></code></p></li>
<li><p>bank 15 row 17: <code class="docutils literal notranslate"><span class="pre">A[27]</span></code></p></li>
<li><p>bank 15 row 18: <code class="docutils literal notranslate"><span class="pre">A[28]</span></code></p></li>
<li><p>bank 15 row 19: <code class="docutils literal notranslate"><span class="pre">ADV_B</span></code></p></li>
</ul>
<p>Some</p>
<p>The devices with Processing System are not configured by normal means, so the above list is inapplicable.  Furthermore, they do not have banks 14 and 15 at all — the place they would occupy is taken up by the PS itself.  They do, however, have a special pin in bank 34 instead:</p>
<ul class="simple">
<li><p>bank 34 row 44: <code class="docutils literal notranslate"><span class="pre">PUDC_B</span></code></p></li>
</ul>
<div class="admonition-todo admonition" id="id1">
<p class="admonition-title">Todo</p>
<p>really, Wanda, how surprised would you be if it turned out that they <em>are</em> configurable by normal means by just substituting banks 34+35 and poking at the reserved mode pins that definitely aren’t <code class="docutils literal notranslate"><span class="pre">M0/M1/M2</span></code>?</p>
</div>
<p>The <code class="docutils literal notranslate"><span class="pre">XADC</span></code>, if present on the device, can use up to 16 IOB pairs as auxiliary analog differential inputs. The <code class="docutils literal notranslate"><span class="pre">VPx</span></code> input corresponds to <code class="docutils literal notranslate"><span class="pre">IOB1</span></code> and <code class="docutils literal notranslate"><span class="pre">VNx</span></code> corresponds to <code class="docutils literal notranslate"><span class="pre">IOB0</span></code> within the same tile.  Depending on device banks present on the device, there are three different arrangements possible:</p>
<ul class="simple">
<li><p>variant LR, used for devices that have both bank 15 and 35</p></li>
<li><p>variant L, used for devices without bank 35</p></li>
<li><p>variant R, used for devices without bank 15 (that is, devices with Processing System)</p></li>
</ul>
<p>The IOBs for variant LR are:</p>
<ul class="simple">
<li><p><code class="docutils literal notranslate"><span class="pre">VP0/VN0</span></code>: bank 15 rows 47-48</p></li>
<li><p><code class="docutils literal notranslate"><span class="pre">VP1/VN1</span></code>: bank 15 rows 43-44</p></li>
<li><p><code class="docutils literal notranslate"><span class="pre">VP2/VN2</span></code>: bank 15 rows 35-36</p></li>
<li><p><code class="docutils literal notranslate"><span class="pre">VP3/VN3</span></code>: bank 15 rows 31-32</p></li>
<li><p><code class="docutils literal notranslate"><span class="pre">VP4/VN4</span></code>: bank 35 rows 47-48</p></li>
<li><p><code class="docutils literal notranslate"><span class="pre">VP5/VN5</span></code>: bank 35 rows 43-44</p></li>
<li><p><code class="docutils literal notranslate"><span class="pre">VP6/VN6</span></code>: bank 35 rows 35-31</p></li>
<li><p><code class="docutils literal notranslate"><span class="pre">VP7/VN7</span></code>: bank 35 rows 31-32</p></li>
<li><p><code class="docutils literal notranslate"><span class="pre">VP8/VN8</span></code>: bank 15 rows 45-46</p></li>
<li><p><code class="docutils literal notranslate"><span class="pre">VP9/VN9</span></code>: bank 15 rows 39-40</p></li>
<li><p><code class="docutils literal notranslate"><span class="pre">VP10/VN10</span></code>: bank 15 rows 33-34</p></li>
<li><p><code class="docutils literal notranslate"><span class="pre">VP11/VN11</span></code>: bank 15 rows 29-30</p></li>
<li><p><code class="docutils literal notranslate"><span class="pre">VP12/VN12</span></code>: bank 35 rows 45-46</p></li>
<li><p><code class="docutils literal notranslate"><span class="pre">VP13/VN13</span></code>: bank 35 rows 39-40</p></li>
<li><p><code class="docutils literal notranslate"><span class="pre">VP14/VN14</span></code>: bank 35 rows 33-34</p></li>
<li><p><code class="docutils literal notranslate"><span class="pre">VP15/VN15</span></code>: bank 35 rows 29-30</p></li>
</ul>
<p>The IOBs for variant L are:</p>
<ul class="simple">
<li><p><code class="docutils literal notranslate"><span class="pre">VP0/VN0</span></code>: bank 15 rows 47-48</p></li>
<li><p><code class="docutils literal notranslate"><span class="pre">VP1/VN1</span></code>: bank 15 rows 43-44</p></li>
<li><p><code class="docutils literal notranslate"><span class="pre">VP2/VN2</span></code>: bank 15 rows 39-40</p></li>
<li><p><code class="docutils literal notranslate"><span class="pre">VP3/VN3</span></code>: bank 15 rows 33-34</p></li>
<li><p><code class="docutils literal notranslate"><span class="pre">VP4/VN4</span></code>: bank 15 rows 29-30</p></li>
<li><p><code class="docutils literal notranslate"><span class="pre">VP5/VN5</span></code>: bank 15 rows 25-26</p></li>
<li><p><code class="docutils literal notranslate"><span class="pre">VP6/VN6</span></code>: unconnected</p></li>
<li><p><code class="docutils literal notranslate"><span class="pre">VP7/VN7</span></code>: unconnected</p></li>
<li><p><code class="docutils literal notranslate"><span class="pre">VP8/VN8</span></code>: bank 15 rows 45-46</p></li>
<li><p><code class="docutils literal notranslate"><span class="pre">VP9/VN9</span></code>: bank 15 rows 41-42</p></li>
<li><p><code class="docutils literal notranslate"><span class="pre">VP10/VN10</span></code>: bank 15 rows 35-36</p></li>
<li><p><code class="docutils literal notranslate"><span class="pre">VP11/VN11</span></code>: bank 15 rows 31-32</p></li>
<li><p><code class="docutils literal notranslate"><span class="pre">VP12/VN12</span></code>: bank 15 rows 27-28</p></li>
<li><p><code class="docutils literal notranslate"><span class="pre">VP13/VN13</span></code>: unconnected</p></li>
<li><p><code class="docutils literal notranslate"><span class="pre">VP14/VN14</span></code>: unconnected</p></li>
<li><p><code class="docutils literal notranslate"><span class="pre">VP15/VN15</span></code>: unconnected</p></li>
</ul>
<p>The IOBs for variant R are:</p>
<ul class="simple">
<li><p><code class="docutils literal notranslate"><span class="pre">VP0/VN0</span></code>: bank 35 rows 47-48</p></li>
<li><p><code class="docutils literal notranslate"><span class="pre">VP1/VN1</span></code>: bank 35 rows 43-44</p></li>
<li><p><code class="docutils literal notranslate"><span class="pre">VP2/VN2</span></code>: bank 35 rows 35-36</p></li>
<li><p><code class="docutils literal notranslate"><span class="pre">VP3/VN3</span></code>: bank 35 rows 31-32</p></li>
<li><p><code class="docutils literal notranslate"><span class="pre">VP4/VN4</span></code>: bank 35 rows 21-22</p></li>
<li><p><code class="docutils literal notranslate"><span class="pre">VP5/VN5</span></code>: bank 35 rows 15-16</p></li>
<li><p><code class="docutils literal notranslate"><span class="pre">VP6/VN6</span></code>: bank 35 rows 9-10</p></li>
<li><p><code class="docutils literal notranslate"><span class="pre">VP7/VN7</span></code>: bank 35 rows 5-6</p></li>
<li><p><code class="docutils literal notranslate"><span class="pre">VP8/VN8</span></code>: bank 35 rows 45-46</p></li>
<li><p><code class="docutils literal notranslate"><span class="pre">VP9/VN9</span></code>: bank 35 rows 39-40</p></li>
<li><p><code class="docutils literal notranslate"><span class="pre">VP10/VN10</span></code>: bank 35 rows 33-34</p></li>
<li><p><code class="docutils literal notranslate"><span class="pre">VP11/VN11</span></code>: bank 35 rows 29-30</p></li>
<li><p><code class="docutils literal notranslate"><span class="pre">VP12/VN12</span></code>: bank 35 rows 19-20</p></li>
<li><p><code class="docutils literal notranslate"><span class="pre">VP13/VN13</span></code>: bank 35 rows 13-14</p></li>
<li><p><code class="docutils literal notranslate"><span class="pre">VP14/VN14</span></code>: bank 35 rows 7-8</p></li>
<li><p><code class="docutils literal notranslate"><span class="pre">VP15/VN15</span></code>: bank 35 rows 1-2</p></li>
</ul>
<p>The devices also have dedicated configuration bank 0, which has no user I/O and is located in the <code class="docutils literal notranslate"><span class="pre">CFG</span></code> tile. It has the following pins:</p>
<ul class="simple">
<li><p><code class="docutils literal notranslate"><span class="pre">CCLK</span></code></p></li>
<li><p><code class="docutils literal notranslate"><span class="pre">CFGBVS</span></code></p></li>
<li><p><code class="docutils literal notranslate"><span class="pre">DONE</span></code></p></li>
<li><p><code class="docutils literal notranslate"><span class="pre">INIT_B</span></code></p></li>
<li><p><code class="docutils literal notranslate"><span class="pre">M0</span></code>, <code class="docutils literal notranslate"><span class="pre">M1</span></code>, <code class="docutils literal notranslate"><span class="pre">M2</span></code></p></li>
<li><p><code class="docutils literal notranslate"><span class="pre">PROGRAM_B</span></code></p></li>
<li><p><code class="docutils literal notranslate"><span class="pre">TCK</span></code>, <code class="docutils literal notranslate"><span class="pre">TDI</span></code>, <code class="docutils literal notranslate"><span class="pre">TDO</span></code>, <code class="docutils literal notranslate"><span class="pre">TMS</span></code></p></li>
</ul>
</section>
<section id="bitstream-io-hp-pair">
<h2>Bitstream — <code class="docutils literal notranslate"><span class="pre">IO_HP_PAIR</span></code><a class="headerlink" href="#bitstream-io-hp-pair" title="Link to this heading"></a></h2>
<table class="docutils align-default prjcombine-tile">
<tr><th colspan="41">IO_HP_PAIR bittile 0</th></tr><tr><th rowspan="2">Row</th><th colspan="40">Column</th></tr><tr><th>0</th><th>1</th><th>2</th><th>3</th><th>4</th><th>5</th><th>6</th><th>7</th><th>8</th><th>9</th><th>10</th><th>11</th><th>12</th><th>13</th><th>14</th><th>15</th><th>16</th><th>17</th><th>18</th><th>19</th><th>20</th><th>21</th><th>22</th><th>23</th><th>24</th><th>25</th><th>26</th><th>27</th><th>28</th><th>29</th><th>30</th><th>31</th><th>32</th><th>33</th><th>34</th><th>35</th><th>36</th><th>37</th><th>38</th><th>39</th></tr>
<tr><td>0</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-IO_HP_PAIR-ILOGIC0:DYN_CLK_INV_EN" title="ILOGIC0:DYN_CLK_INV_EN">ILOGIC0:DYN_CLK_INV_EN</a></td><td>-</td><td>-</td><td><a href="#bits-xc7v-IO_HP_PAIR-OLOGIC0:DATA_WIDTH" title="OLOGIC0:DATA_WIDTH[0]">OLOGIC0:DATA_WIDTH[0]</a></td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-IO_HP_PAIR-IOB0:IBUF_MODE" title="IOB0:IBUF_MODE[0]">IOB0:IBUF_MODE[0]</a></td><td>-</td></tr>
<tr><td>1</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-IO_HP_PAIR-OLOGIC0:MUX.CLKDIVF" title="OLOGIC0:MUX.CLKDIVF[1]">OLOGIC0:MUX.CLKDIVF[1]</a></td><td><a href="#bits-xc7v-IO_HP_PAIR-ILOGIC0:INV.CLK" title="~ILOGIC0:INV.CLK[2]">~ILOGIC0:INV.CLK[2]</a></td><td><a href="#bits-xc7v-IO_HP_PAIR-OLOGIC0:DATA_WIDTH" title="OLOGIC0:DATA_WIDTH[1]">OLOGIC0:DATA_WIDTH[1]</a></td><td><a href="#bits-xc7v-IO_HP_PAIR-OLOGIC0:MUX.CLKDIVFB" title="OLOGIC0:MUX.CLKDIVFB[1]">OLOGIC0:MUX.CLKDIVFB[1]</a></td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-IO_HP_PAIR-IOB0:IBUF_MODE" title="IOB0:IBUF_MODE[1]">IOB0:IBUF_MODE[1]</a></td></tr>
<tr><td>2</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-IO_HP_PAIR-ILOGIC0:INV.CLK" title="~ILOGIC0:INV.CLK[0]">~ILOGIC0:INV.CLK[0]</a></td><td><a href="#bits-xc7v-IO_HP_PAIR-OLOGIC0:MUX.CLKDIVF" title="OLOGIC0:MUX.CLKDIVF[3]">OLOGIC0:MUX.CLKDIVF[3]</a></td><td><a href="#bits-xc7v-IO_HP_PAIR-OLOGIC0:MUX.CLKDIVFB" title="OLOGIC0:MUX.CLKDIVFB[3]">OLOGIC0:MUX.CLKDIVFB[3]</a></td><td><a href="#bits-xc7v-IO_HP_PAIR-OLOGIC0:INV.D8" title="OLOGIC0:INV.D8">OLOGIC0:INV.D8</a></td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-IO_HP_PAIR-IOB0:IBUF_MODE" title="IOB0:IBUF_MODE[2]">IOB0:IBUF_MODE[2]</a></td><td>-</td></tr>
<tr><td>3</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-IO_HP_PAIR-OLOGIC0:MUX.CLKDIVF" title="OLOGIC0:MUX.CLKDIVF[0]">OLOGIC0:MUX.CLKDIVF[0]</a></td><td><a href="#bits-xc7v-IO_HP_PAIR-ILOGIC0:INV.OCLK2" title="ILOGIC0:INV.OCLK2">ILOGIC0:INV.OCLK2</a></td><td><a href="#bits-xc7v-IO_HP_PAIR-OLOGIC0:DATA_WIDTH" title="OLOGIC0:DATA_WIDTH[2]">OLOGIC0:DATA_WIDTH[2]</a></td><td><a href="#bits-xc7v-IO_HP_PAIR-OLOGIC0:MUX.CLKDIVFB" title="OLOGIC0:MUX.CLKDIVFB[0]">OLOGIC0:MUX.CLKDIVFB[0]</a></td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-IO_HP_PAIR-IOB0:IBUF_MODE" title="IOB0:IBUF_MODE[3]">IOB0:IBUF_MODE[3]</a></td></tr>
<tr><td>4</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-IO_HP_PAIR-ILOGIC0:INV.CLK" title="~ILOGIC0:INV.CLK[1]">~ILOGIC0:INV.CLK[1]</a></td><td><a href="#bits-xc7v-IO_HP_PAIR-OLOGIC0:MUX.CLKDIVF" title="OLOGIC0:MUX.CLKDIVF[2]">OLOGIC0:MUX.CLKDIVF[2]</a></td><td><a href="#bits-xc7v-IO_HP_PAIR-OLOGIC0:MUX.CLKDIVFB" title="OLOGIC0:MUX.CLKDIVFB[2]">OLOGIC0:MUX.CLKDIVFB[2]</a></td><td><a href="#bits-xc7v-IO_HP_PAIR-OLOGIC0:DATA_WIDTH" title="OLOGIC0:DATA_WIDTH[5]">OLOGIC0:DATA_WIDTH[5]</a></td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-IO_HP_PAIR-IOB0:PULL" title="IOB0:PULL[2]">IOB0:PULL[2]</a></td><td>-</td></tr>
<tr><td>5</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-IO_HP_PAIR-OLOGIC0:MISR_CLK_SELECT" title="OLOGIC0:MISR_CLK_SELECT[1]">OLOGIC0:MISR_CLK_SELECT[1]</a></td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-IO_HP_PAIR-IDELAY0:IDELAY_VALUE_INIT" title="IDELAY0:IDELAY_VALUE_INIT[0]">IDELAY0:IDELAY_VALUE_INIT[0]</a></td><td>-</td><td><a href="#bits-xc7v-IO_HP_PAIR-ODELAY0:ODELAY_VALUE_INIT" title="ODELAY0:ODELAY_VALUE_INIT[0]">ODELAY0:ODELAY_VALUE_INIT[0]</a></td><td>-</td><td><a href="#bits-xc7v-IO_HP_PAIR-IOB0:INPUT_MISC" title="IOB0:INPUT_MISC">IOB0:INPUT_MISC</a></td></tr>
<tr><td>6</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-IO_HP_PAIR-ILOGIC0:INTERFACE_TYPE" title="ILOGIC0:INTERFACE_TYPE[0]">ILOGIC0:INTERFACE_TYPE[0]</a></td><td>-</td><td><a href="#bits-xc7v-IO_HP_PAIR-OLOGIC0:MUX.CLKDIVF" title="OLOGIC0:MUX.CLKDIVF[6]">OLOGIC0:MUX.CLKDIVF[6]</a></td><td><a href="#bits-xc7v-IO_HP_PAIR-OLOGIC0:MUX.CLKDIVFB" title="OLOGIC0:MUX.CLKDIVFB[6]">OLOGIC0:MUX.CLKDIVFB[6]</a></td><td><a href="#bits-xc7v-IO_HP_PAIR-OLOGIC0:DATA_WIDTH" title="OLOGIC0:DATA_WIDTH[3]">OLOGIC0:DATA_WIDTH[3]</a></td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-IO_HP_PAIR-IOB0:PULL_DYNAMIC" title="IOB0:PULL_DYNAMIC">IOB0:PULL_DYNAMIC</a></td><td>-</td></tr>
<tr><td>7</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-IO_HP_PAIR-OLOGIC0:DATA_WIDTH" title="OLOGIC0:DATA_WIDTH[4]">OLOGIC0:DATA_WIDTH[4]</a></td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-IO_HP_PAIR-IDELAY0:IDELAY_VALUE_CUR" title="~IDELAY0:IDELAY_VALUE_CUR[0]">~IDELAY0:IDELAY_VALUE_CUR[0]</a></td><td>-</td><td><a href="#bits-xc7v-IO_HP_PAIR-ODELAY0:ODELAY_VALUE_CUR" title="~ODELAY0:ODELAY_VALUE_CUR[0]">~ODELAY0:ODELAY_VALUE_CUR[0]</a></td><td>-</td><td>-</td></tr>
<tr><td>8</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-IO_HP_PAIR-ILOGIC0:INV.CLKDIV" title="ILOGIC0:INV.CLKDIV">ILOGIC0:INV.CLKDIV</a></td><td>-</td><td><a href="#bits-xc7v-IO_HP_PAIR-OLOGIC0:MUX.CLKDIVF" title="OLOGIC0:MUX.CLKDIVF[5]">OLOGIC0:MUX.CLKDIVF[5]</a></td><td><a href="#bits-xc7v-IO_HP_PAIR-OLOGIC0:MUX.CLKDIVFB" title="OLOGIC0:MUX.CLKDIVFB[5]">OLOGIC0:MUX.CLKDIVFB[5]</a></td><td><a href="#bits-xc7v-IO_HP_PAIR-OLOGIC0:MISR_RESET" title="OLOGIC0:MISR_RESET">OLOGIC0:MISR_RESET</a></td><td>-</td><td>-</td><td><a href="#bits-xc7v-IO_HP_PAIR-IDELAY0:IDELAY_TYPE" title="IDELAY0:IDELAY_TYPE[0]">IDELAY0:IDELAY_TYPE[0]</a></td><td>-</td><td><a href="#bits-xc7v-IO_HP_PAIR-ODELAY0:ODELAY_TYPE" title="ODELAY0:ODELAY_TYPE[0]">ODELAY0:ODELAY_TYPE[0]</a></td><td>-</td><td><a href="#bits-xc7v-IO_HP_PAIR-IOB0:LVDS" title="IOB0:LVDS[0]">IOB0:LVDS[0]</a></td><td>-</td></tr>
<tr><td>9</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-IO_HP_PAIR-ILOGIC0:DYN_CLKDIV_INV_EN" title="ILOGIC0:DYN_CLKDIV_INV_EN">ILOGIC0:DYN_CLKDIV_INV_EN</a></td><td>-</td><td><a href="#bits-xc7v-IO_HP_PAIR-OLOGIC0:MUX.CLKDIVF" title="OLOGIC0:MUX.CLKDIVF[4]">OLOGIC0:MUX.CLKDIVF[4]</a></td><td>-</td><td><a href="#bits-xc7v-IO_HP_PAIR-OLOGIC0:INV.D7" title="OLOGIC0:INV.D7">OLOGIC0:INV.D7</a></td><td><a href="#bits-xc7v-IO_HP_PAIR-OLOGIC0:MUX.CLKDIVFB" title="OLOGIC0:MUX.CLKDIVFB[4]">OLOGIC0:MUX.CLKDIVFB[4]</a></td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-IO_HP_PAIR-IOB0:OUTPUT_MISC" title="IOB0:OUTPUT_MISC[2]">IOB0:OUTPUT_MISC[2]</a></td></tr>
<tr><td>10</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-IO_HP_PAIR-ILOGIC0:INTERFACE_TYPE" title="ILOGIC0:INTERFACE_TYPE[2]">ILOGIC0:INTERFACE_TYPE[2]</a></td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-IO_HP_PAIR-OLOGIC0:MISR_ENABLE_FDBK" title="OLOGIC0:MISR_ENABLE_FDBK">OLOGIC0:MISR_ENABLE_FDBK</a></td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-IO_HP_PAIR-IOB0:PULL" title="IOB0:PULL[1]">IOB0:PULL[1]</a></td><td>-</td></tr>
<tr><td>11</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-IO_HP_PAIR-ILOGIC0:DYN_CLKDIVP_INV_EN" title="ILOGIC0:DYN_CLKDIVP_INV_EN">ILOGIC0:DYN_CLKDIVP_INV_EN</a></td><td>-</td><td>-</td><td><a href="#bits-xc7v-IO_HP_PAIR-ILOGIC0:IFF_DELAY_ENABLE" title="ILOGIC0:IFF_DELAY_ENABLE">ILOGIC0:IFF_DELAY_ENABLE</a></td><td><a href="#bits-xc7v-IO_HP_PAIR-OLOGIC0:DATA_WIDTH" title="OLOGIC0:DATA_WIDTH[6]">OLOGIC0:DATA_WIDTH[6]</a></td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-IO_HP_PAIR-IDELAY0:IDELAY_VALUE_INIT" title="IDELAY0:IDELAY_VALUE_INIT[1]">IDELAY0:IDELAY_VALUE_INIT[1]</a></td><td>-</td><td><a href="#bits-xc7v-IO_HP_PAIR-ODELAY0:ODELAY_VALUE_INIT" title="ODELAY0:ODELAY_VALUE_INIT[1]">ODELAY0:ODELAY_VALUE_INIT[1]</a></td><td>-</td><td><a href="#bits-xc7v-IO_HP_PAIR-IOB0:OUTPUT_MISC" title="IOB0:OUTPUT_MISC[4]">IOB0:OUTPUT_MISC[4]</a></td></tr>
<tr><td>12</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-IO_HP_PAIR-ILOGIC0:INTERFACE_TYPE" title="ILOGIC0:INTERFACE_TYPE[4]">ILOGIC0:INTERFACE_TYPE[4]</a></td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-IO_HP_PAIR-OLOGIC0:DATA_WIDTH" title="OLOGIC0:DATA_WIDTH[7]">OLOGIC0:DATA_WIDTH[7]</a></td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-IO_HP_PAIR-IOB0:PULL" title="IOB0:PULL[0]">IOB0:PULL[0]</a></td><td>-</td></tr>
<tr><td>13</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-IO_HP_PAIR-ILOGIC0:INV.CLKDIVP" title="ILOGIC0:INV.CLKDIVP">ILOGIC0:INV.CLKDIVP</a></td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-IO_HP_PAIR-OLOGIC0:INV.D6" title="OLOGIC0:INV.D6">OLOGIC0:INV.D6</a></td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-IO_HP_PAIR-IDELAY0:IDELAY_VALUE_CUR" title="~IDELAY0:IDELAY_VALUE_CUR[1]">~IDELAY0:IDELAY_VALUE_CUR[1]</a></td><td>-</td><td><a href="#bits-xc7v-IO_HP_PAIR-ODELAY0:ODELAY_VALUE_CUR" title="~ODELAY0:ODELAY_VALUE_CUR[1]">~ODELAY0:ODELAY_VALUE_CUR[1]</a></td><td>-</td><td><a href="#bits-xc7v-IO_HP_PAIR-IOB0:PSLEW" title="IOB0:PSLEW[4]">IOB0:PSLEW[4]</a></td></tr>
<tr><td>14</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-IO_HP_PAIR-ILOGIC0:INTERFACE_TYPE" title="ILOGIC0:INTERFACE_TYPE[3]">ILOGIC0:INTERFACE_TYPE[3]</a></td><td><a href="#bits-xc7v-IO_HP_PAIR-ILOGIC0:IFF_TSBYPASS_ENABLE" title="ILOGIC0:IFF_TSBYPASS_ENABLE">ILOGIC0:IFF_TSBYPASS_ENABLE</a></td><td>-</td><td>-</td><td><a href="#bits-xc7v-IO_HP_PAIR-OLOGIC0:INV.D5" title="OLOGIC0:INV.D5">OLOGIC0:INV.D5</a></td><td><a href="#bits-xc7v-IO_HP_PAIR-OLOGIC0:OMUX" title="OLOGIC0:OMUX[3]">OLOGIC0:OMUX[3]</a></td><td>-</td><td><a href="#bits-xc7v-IO_HP_PAIR-IDELAY0:IDELAY_TYPE" title="IDELAY0:IDELAY_TYPE[1]">IDELAY0:IDELAY_TYPE[1]</a></td><td>-</td><td><a href="#bits-xc7v-IO_HP_PAIR-ODELAY0:ODELAY_TYPE" title="ODELAY0:ODELAY_TYPE[1]">ODELAY0:ODELAY_TYPE[1]</a></td><td>-</td><td><a href="#bits-xc7v-IO_HP_PAIR-IOB0:NSLEW" title="IOB0:NSLEW[4]">IOB0:NSLEW[4]</a></td><td>-</td></tr>
<tr><td>15</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-IO_HP_PAIR-ILOGIC0:DATA_WIDTH" title="ILOGIC0:DATA_WIDTH[0]">ILOGIC0:DATA_WIDTH[0]</a></td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-IO_HP_PAIR-OLOGIC0:MISR_CLK_SELECT" title="OLOGIC0:MISR_CLK_SELECT[0]">OLOGIC0:MISR_CLK_SELECT[0]</a></td><td>-</td><td>-</td><td><a href="#bits-xc7v-IO_HP_PAIR-OLOGIC0:OFF_SR_USED" title="OLOGIC0:OFF_SR_USED">OLOGIC0:OFF_SR_USED</a></td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-IO_HP_PAIR-IOB0:LVDS" title="IOB0:LVDS[1]">IOB0:LVDS[1]</a></td></tr>
<tr><td>16</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-IO_HP_PAIR-ILOGIC0:DATA_WIDTH" title="ILOGIC0:DATA_WIDTH[1]">ILOGIC0:DATA_WIDTH[1]</a></td><td>-</td><td><a href="#bits-xc7v-IO_HP_PAIR-OLOGIC0:MUX.CLKDIV" title="OLOGIC0:MUX.CLKDIV[0]">OLOGIC0:MUX.CLKDIV[0]</a></td><td><a href="#bits-xc7v-IO_HP_PAIR-OLOGIC0:MUX.CLKDIVB" title="OLOGIC0:MUX.CLKDIVB[0]">OLOGIC0:MUX.CLKDIVB[0]</a></td><td><a href="#bits-xc7v-IO_HP_PAIR-OLOGIC0:MISR_ENABLE" title="OLOGIC0:MISR_ENABLE">OLOGIC0:MISR_ENABLE</a></td><td><a href="#bits-xc7v-IO_HP_PAIR-OLOGIC0:OMUX" title="OLOGIC0:OMUX[0]">OLOGIC0:OMUX[0]</a></td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-IO_HP_PAIR-IOB0:PSLEW" title="IOB0:PSLEW[3]">IOB0:PSLEW[3]</a></td><td>-</td></tr>
<tr><td>17</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-IO_HP_PAIR-ILOGIC0:DATA_WIDTH" title="ILOGIC0:DATA_WIDTH[2]">ILOGIC0:DATA_WIDTH[2]</a></td><td>-</td><td><a href="#bits-xc7v-IO_HP_PAIR-OLOGIC0:MUX.CLKDIV" title="OLOGIC0:MUX.CLKDIV[1]">OLOGIC0:MUX.CLKDIV[1]</a></td><td><a href="#bits-xc7v-IO_HP_PAIR-ILOGIC0:TSBYPASS_MUX" title="ILOGIC0:TSBYPASS_MUX">ILOGIC0:TSBYPASS_MUX</a></td><td><a href="#bits-xc7v-IO_HP_PAIR-OLOGIC0:INV.D4" title="OLOGIC0:INV.D4">OLOGIC0:INV.D4</a></td><td><a href="#bits-xc7v-IO_HP_PAIR-OLOGIC0:MUX.CLKDIVB" title="OLOGIC0:MUX.CLKDIVB[1]">OLOGIC0:MUX.CLKDIVB[1]</a></td><td>-</td><td><a href="#bits-xc7v-IO_HP_PAIR-OLOGIC0:OMUX" title="OLOGIC0:OMUX[4]">OLOGIC0:OMUX[4]</a></td><td>-</td><td><a href="#bits-xc7v-IO_HP_PAIR-IDELAY0:IDELAY_VALUE_INIT" title="IDELAY0:IDELAY_VALUE_INIT[2]">IDELAY0:IDELAY_VALUE_INIT[2]</a></td><td>-</td><td><a href="#bits-xc7v-IO_HP_PAIR-ODELAY0:ODELAY_VALUE_INIT" title="ODELAY0:ODELAY_VALUE_INIT[2]">ODELAY0:ODELAY_VALUE_INIT[2]</a></td><td>-</td><td><a href="#bits-xc7v-IO_HP_PAIR-IOB0:TMUX" title="IOB0:TMUX">IOB0:TMUX</a></td></tr>
<tr><td>18</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-IO_HP_PAIR-ILOGIC0:DATA_WIDTH" title="ILOGIC0:DATA_WIDTH[3]">ILOGIC0:DATA_WIDTH[3]</a></td><td><a href="#bits-xc7v-IO_HP_PAIR-ILOGIC0:INV.D" title="~ILOGIC0:INV.D">~ILOGIC0:INV.D</a></td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-IO_HP_PAIR-IDELAY0:HIGH_PERFORMANCE_MODE" title="IDELAY0:HIGH_PERFORMANCE_MODE">IDELAY0:HIGH_PERFORMANCE_MODE</a></td><td>-</td><td><a href="#bits-xc7v-IO_HP_PAIR-ODELAY0:HIGH_PERFORMANCE_MODE" title="ODELAY0:HIGH_PERFORMANCE_MODE">ODELAY0:HIGH_PERFORMANCE_MODE</a></td><td>-</td><td>-</td><td>-</td><td>-</td></tr>
<tr><td>19</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-IO_HP_PAIR-ILOGIC0:DATA_RATE" title="ILOGIC0:DATA_RATE">ILOGIC0:DATA_RATE</a></td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-IO_HP_PAIR-OLOGIC0:OFF_SRVAL" title="~OLOGIC0:OFF_SRVAL[2]">~OLOGIC0:OFF_SRVAL[2]</a></td><td>-</td><td><a href="#bits-xc7v-IO_HP_PAIR-IDELAY0:IDELAY_VALUE_CUR" title="~IDELAY0:IDELAY_VALUE_CUR[2]">~IDELAY0:IDELAY_VALUE_CUR[2]</a></td><td>-</td><td><a href="#bits-xc7v-IO_HP_PAIR-ODELAY0:ODELAY_VALUE_CUR" title="~ODELAY0:ODELAY_VALUE_CUR[2]">~ODELAY0:ODELAY_VALUE_CUR[2]</a></td><td>-</td><td><a href="#bits-xc7v-IO_HP_PAIR-IOB0:OUTPUT_MISC" title="IOB0:OUTPUT_MISC[5]">IOB0:OUTPUT_MISC[5]</a></td></tr>
<tr><td>20</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-IO_HP_PAIR-ILOGIC0:BITSLIP_ENABLE" title="ILOGIC0:BITSLIP_ENABLE">ILOGIC0:BITSLIP_ENABLE</a></td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-IO_HP_PAIR-OLOGIC0:OFF_SRVAL" title="~OLOGIC0:OFF_SRVAL[0]">~OLOGIC0:OFF_SRVAL[0]</a></td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-IO_HP_PAIR-IOB0:NDRIVE" title="IOB0:NDRIVE[6]">IOB0:NDRIVE[6]</a></td><td>-</td></tr>
<tr><td>21</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-IO_HP_PAIR-ILOGIC0:SERDES_MODE" title="ILOGIC0:SERDES_MODE">ILOGIC0:SERDES_MODE</a></td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-IO_HP_PAIR-OLOGIC0:INV.D3" title="OLOGIC0:INV.D3">OLOGIC0:INV.D3</a></td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-IO_HP_PAIR-IDELAY0:PIPE_SEL" title="IDELAY0:PIPE_SEL">IDELAY0:PIPE_SEL</a></td><td>-</td><td><a href="#bits-xc7v-IO_HP_PAIR-ODELAY0:PIPE_SEL" title="ODELAY0:PIPE_SEL">ODELAY0:PIPE_SEL</a></td><td>-</td><td><a href="#bits-xc7v-IO_HP_PAIR-IOB0:LVDS" title="IOB0:LVDS[2]">IOB0:LVDS[2]</a></td></tr>
<tr><td>22</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-IO_HP_PAIR-ODELAY0:FINEDELAY" title="ODELAY0:FINEDELAY">ODELAY0:FINEDELAY</a></td><td>-</td><td><a href="#bits-xc7v-IO_HP_PAIR-IOB0:NSLEW" title="IOB0:NSLEW[3]">IOB0:NSLEW[3]</a></td><td>-</td></tr>
<tr><td>23</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-IO_HP_PAIR-IOB0:PDRIVE" title="IOB0:PDRIVE[6]">IOB0:PDRIVE[6]</a></td></tr>
<tr><td>24</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-IO_HP_PAIR-ILOGIC0:I_TSBYPASS_ENABLE" title="ILOGIC0:I_TSBYPASS_ENABLE">ILOGIC0:I_TSBYPASS_ENABLE</a></td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-IO_HP_PAIR-IOB0:NDRIVE" title="~IOB0:NDRIVE[5]">~IOB0:NDRIVE[5]</a></td><td>-</td></tr>
<tr><td>25</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-IO_HP_PAIR-ILOGIC0:SERDES" title="ILOGIC0:SERDES">ILOGIC0:SERDES</a></td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-IO_HP_PAIR-OLOGIC0:INV.D2" title="OLOGIC0:INV.D2">OLOGIC0:INV.D2</a></td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-IO_HP_PAIR-IDELAY0:IDELAY_VALUE_INIT" title="IDELAY0:IDELAY_VALUE_INIT[3]">IDELAY0:IDELAY_VALUE_INIT[3]</a></td><td>-</td><td><a href="#bits-xc7v-IO_HP_PAIR-ODELAY0:ODELAY_VALUE_INIT" title="ODELAY0:ODELAY_VALUE_INIT[3]">ODELAY0:ODELAY_VALUE_INIT[3]</a></td><td>-</td><td><a href="#bits-xc7v-IO_HP_PAIR-IOB0:LVDS" title="IOB0:LVDS[3]">IOB0:LVDS[3]</a></td></tr>
<tr><td>26</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-IO_HP_PAIR-ILOGIC0:INTERFACE_TYPE" title="ILOGIC0:INTERFACE_TYPE[1]">ILOGIC0:INTERFACE_TYPE[1]</a></td><td><a href="#bits-xc7v-IO_HP_PAIR-ILOGIC0:I_DELAY_ENABLE" title="ILOGIC0:I_DELAY_ENABLE">ILOGIC0:I_DELAY_ENABLE</a></td><td>-</td><td>-</td><td><a href="#bits-xc7v-IO_HP_PAIR-OLOGIC0:DATA_WIDTH" title="OLOGIC0:DATA_WIDTH[8]">OLOGIC0:DATA_WIDTH[8]</a></td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-IO_HP_PAIR-IOB0:PSLEW" title="IOB0:PSLEW[2]">IOB0:PSLEW[2]</a></td><td>-</td></tr>
<tr><td>27</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-IO_HP_PAIR-ILOGIC0:RANK23_DLY" title="ILOGIC0:RANK23_DLY">ILOGIC0:RANK23_DLY</a></td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-IO_HP_PAIR-OLOGIC0:CLK_RATIO" title="OLOGIC0:CLK_RATIO[3]">OLOGIC0:CLK_RATIO[3]</a></td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-IO_HP_PAIR-IDELAY0:IDELAY_VALUE_CUR" title="~IDELAY0:IDELAY_VALUE_CUR[3]">~IDELAY0:IDELAY_VALUE_CUR[3]</a></td><td>-</td><td><a href="#bits-xc7v-IO_HP_PAIR-ODELAY0:ODELAY_VALUE_CUR" title="~ODELAY0:ODELAY_VALUE_CUR[3]">~ODELAY0:ODELAY_VALUE_CUR[3]</a></td><td>-</td><td><a href="#bits-xc7v-IO_HP_PAIR-IOB0:NDRIVE" title="IOB0:NDRIVE[1]">IOB0:NDRIVE[1]</a></td></tr>
<tr><td>28</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-IO_HP_PAIR-ILOGIC0:DDR_CLK_EDGE" title="ILOGIC0:DDR_CLK_EDGE[1]">ILOGIC0:DDR_CLK_EDGE[1]</a></td><td>-</td><td><a href="#bits-xc7v-IO_HP_PAIR-ILOGIC0:MUX.CLKDIVP" title="ILOGIC0:MUX.CLKDIVP[1]">ILOGIC0:MUX.CLKDIVP[1]</a></td><td>-</td><td><a href="#bits-xc7v-IO_HP_PAIR-OLOGIC0:CLK_RATIO" title="OLOGIC0:CLK_RATIO[0]">OLOGIC0:CLK_RATIO[0]</a></td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-IO_HP_PAIR-IOB0:LVDS" title="IOB0:LVDS[4]">IOB0:LVDS[4]</a></td><td>-</td></tr>
<tr><td>29</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-IO_HP_PAIR-ILOGIC0:DDR_CLK_EDGE" title="ILOGIC0:DDR_CLK_EDGE[0]">ILOGIC0:DDR_CLK_EDGE[0]</a></td><td>-</td><td><a href="#bits-xc7v-IO_HP_PAIR-ILOGIC0:MUX.CLKDIVP" title="ILOGIC0:MUX.CLKDIVP[0]">ILOGIC0:MUX.CLKDIVP[0]</a></td><td>-</td><td><a href="#bits-xc7v-IO_HP_PAIR-OLOGIC0:CLK_RATIO" title="OLOGIC0:CLK_RATIO[2]">OLOGIC0:CLK_RATIO[2]</a></td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-IO_HP_PAIR-IOB0:DQS_BIAS_P" title="IOB0:DQS_BIAS_P">IOB0:DQS_BIAS_P</a></td></tr>
<tr><td>30</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-IO_HP_PAIR-OLOGIC0:MUX.CLK" title="OLOGIC0:MUX.CLK[5]">OLOGIC0:MUX.CLK[5]</a></td><td><a href="#bits-xc7v-IO_HP_PAIR-OLOGIC0:MUX.CLKB" title="OLOGIC0:MUX.CLKB[5]">OLOGIC0:MUX.CLKB[5]</a></td><td><a href="#bits-xc7v-IO_HP_PAIR-OLOGIC0:INV.D1" title="OLOGIC0:INV.D1">OLOGIC0:INV.D1</a></td><td><a href="#bits-xc7v-IO_HP_PAIR-OLOGIC0:OFF_INIT" title="~OLOGIC0:OFF_INIT">~OLOGIC0:OFF_INIT</a></td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-IO_HP_PAIR-IOB0:PSLEW" title="IOB0:PSLEW[1]">IOB0:PSLEW[1]</a></td><td>-</td></tr>
<tr><td>31</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-IO_HP_PAIR-OLOGIC0:MUX.CLK" title="OLOGIC0:MUX.CLK[7]">OLOGIC0:MUX.CLK[7]</a></td><td>-</td><td><a href="#bits-xc7v-IO_HP_PAIR-OLOGIC0:SELFHEAL" title="OLOGIC0:SELFHEAL">OLOGIC0:SELFHEAL</a></td><td><a href="#bits-xc7v-IO_HP_PAIR-OLOGIC0:MUX.CLKB" title="OLOGIC0:MUX.CLKB[7]">OLOGIC0:MUX.CLKB[7]</a></td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-IO_HP_PAIR-IDELAY0:IDELAY_VALUE_INIT" title="IDELAY0:IDELAY_VALUE_INIT[4]">IDELAY0:IDELAY_VALUE_INIT[4]</a></td><td>-</td><td><a href="#bits-xc7v-IO_HP_PAIR-ODELAY0:ODELAY_VALUE_INIT" title="ODELAY0:ODELAY_VALUE_INIT[4]">ODELAY0:ODELAY_VALUE_INIT[4]</a></td><td>-</td><td><a href="#bits-xc7v-IO_HP_PAIR-IOB0:PDRIVE" title="IOB0:PDRIVE[1]">IOB0:PDRIVE[1]</a></td></tr>
<tr><td>32</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-IO_HP_PAIR-OLOGIC0:MUX.CLK" title="OLOGIC0:MUX.CLK[4]">OLOGIC0:MUX.CLK[4]</a></td><td><a href="#bits-xc7v-IO_HP_PAIR-OLOGIC0:MUX.CLKB" title="OLOGIC0:MUX.CLKB[4]">OLOGIC0:MUX.CLKB[4]</a></td><td><a href="#bits-xc7v-IO_HP_PAIR-OLOGIC0:CLK_RATIO" title="OLOGIC0:CLK_RATIO[1]">OLOGIC0:CLK_RATIO[1]</a></td><td><a href="#bits-xc7v-IO_HP_PAIR-OLOGIC0:OFF_SRVAL" title="~OLOGIC0:OFF_SRVAL[1]">~OLOGIC0:OFF_SRVAL[1]</a></td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-IO_HP_PAIR-IOB0:OUTPUT_ENABLE" title="IOB0:OUTPUT_ENABLE[0]">IOB0:OUTPUT_ENABLE[0]</a></td><td>-</td></tr>
<tr><td>33</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-IO_HP_PAIR-OLOGIC0:MUX.CLK" title="OLOGIC0:MUX.CLK[6]">OLOGIC0:MUX.CLK[6]</a></td><td><a href="#bits-xc7v-IO_HP_PAIR-ILOGIC0:IFF4_INIT" title="~ILOGIC0:IFF4_INIT">~ILOGIC0:IFF4_INIT</a></td><td><a href="#bits-xc7v-IO_HP_PAIR-OLOGIC0:INV.CLKDIVF" title="OLOGIC0:INV.CLKDIVF">OLOGIC0:INV.CLKDIVF</a></td><td><a href="#bits-xc7v-IO_HP_PAIR-OLOGIC0:MUX.CLKB" title="OLOGIC0:MUX.CLKB[6]">OLOGIC0:MUX.CLKB[6]</a></td><td>-</td><td><a href="#bits-xc7v-IO_HP_PAIR-OLOGIC0:OFF_SR_SYNC" title="OLOGIC0:OFF_SR_SYNC">OLOGIC0:OFF_SR_SYNC</a></td><td>-</td><td><a href="#bits-xc7v-IO_HP_PAIR-IDELAY0:IDELAY_VALUE_CUR" title="~IDELAY0:IDELAY_VALUE_CUR[4]">~IDELAY0:IDELAY_VALUE_CUR[4]</a></td><td>-</td><td><a href="#bits-xc7v-IO_HP_PAIR-ODELAY0:ODELAY_VALUE_CUR" title="~ODELAY0:ODELAY_VALUE_CUR[4]">~ODELAY0:ODELAY_VALUE_CUR[4]</a></td><td>-</td><td><a href="#bits-xc7v-IO_HP_PAIR-IOB0:PDRIVE" title="~IOB0:PDRIVE[5]">~IOB0:PDRIVE[5]</a></td></tr>
<tr><td>34</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-IO_HP_PAIR-ILOGIC0:IFF4_SRVAL" title="~ILOGIC0:IFF4_SRVAL">~ILOGIC0:IFF4_SRVAL</a></td><td><a href="#bits-xc7v-IO_HP_PAIR-OLOGIC0:MUX.CLK" title="OLOGIC0:MUX.CLK[10]">OLOGIC0:MUX.CLK[10]</a></td><td><a href="#bits-xc7v-IO_HP_PAIR-OLOGIC0:MUX.CLKB" title="OLOGIC0:MUX.CLKB[10]">OLOGIC0:MUX.CLKB[10]</a></td><td>-</td><td><a href="#bits-xc7v-IO_HP_PAIR-OLOGIC0:OMUX" title="OLOGIC0:OMUX[1]">OLOGIC0:OMUX[1]</a></td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-IO_HP_PAIR-IOB0:OUTPUT_ENABLE" title="IOB0:OUTPUT_ENABLE[1]">IOB0:OUTPUT_ENABLE[1]</a></td><td>-</td></tr>
<tr><td>35</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-IO_HP_PAIR-OLOGIC0:MUX.CLK" title="OLOGIC0:MUX.CLK[9]">OLOGIC0:MUX.CLK[9]</a></td><td>-</td><td><a href="#bits-xc7v-IO_HP_PAIR-OLOGIC0:INV.CLK2" title="~OLOGIC0:INV.CLK2">~OLOGIC0:INV.CLK2</a></td><td><a href="#bits-xc7v-IO_HP_PAIR-OLOGIC0:MUX.CLKB" title="OLOGIC0:MUX.CLKB[9]">OLOGIC0:MUX.CLKB[9]</a></td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-IO_HP_PAIR-IOB0:NDRIVE" title="IOB0:NDRIVE[4]">IOB0:NDRIVE[4]</a></td></tr>
<tr><td>36</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-IO_HP_PAIR-OLOGIC0:OMUX" title="OLOGIC0:OMUX[2]">OLOGIC0:OMUX[2]</a></td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-IO_HP_PAIR-IOB0:DQS_BIAS_N" title="IOB0:DQS_BIAS_N">IOB0:DQS_BIAS_N</a></td><td>-</td></tr>
<tr><td>37</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-IO_HP_PAIR-OLOGIC0:INV.CLK1" title="~OLOGIC0:INV.CLK1">~OLOGIC0:INV.CLK1</a></td><td>-</td><td>-</td><td><a href="#bits-xc7v-IO_HP_PAIR-OLOGIC0:TRISTATE_WIDTH" title="OLOGIC0:TRISTATE_WIDTH">OLOGIC0:TRISTATE_WIDTH</a></td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-IO_HP_PAIR-IOB0:LVDS" title="IOB0:LVDS[5]">IOB0:LVDS[5]</a></td></tr>
<tr><td>38</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-IO_HP_PAIR-OLOGIC0:MUX.CLK" title="OLOGIC0:MUX.CLK[8]">OLOGIC0:MUX.CLK[8]</a></td><td><a href="#bits-xc7v-IO_HP_PAIR-OLOGIC0:MUX.CLKB" title="OLOGIC0:MUX.CLKB[8]">OLOGIC0:MUX.CLKB[8]</a></td><td>-</td><td><a href="#bits-xc7v-IO_HP_PAIR-OLOGIC0:TFF_SR_USED" title="OLOGIC0:TFF_SR_USED">OLOGIC0:TFF_SR_USED</a></td><td>-</td><td><a href="#bits-xc7v-IO_HP_PAIR-IDELAY0:CINVCTRL_SEL" title="IDELAY0:CINVCTRL_SEL">IDELAY0:CINVCTRL_SEL</a></td><td>-</td><td><a href="#bits-xc7v-IO_HP_PAIR-ODELAY0:CINVCTRL_SEL" title="ODELAY0:CINVCTRL_SEL">ODELAY0:CINVCTRL_SEL</a></td><td>-</td><td><a href="#bits-xc7v-IO_HP_PAIR-IOB0:NSLEW" title="IOB0:NSLEW[2]">IOB0:NSLEW[2]</a></td><td>-</td></tr>
<tr><td>39</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-IO_HP_PAIR-OLOGIC0:MUX.CLK" title="OLOGIC0:MUX.CLK[3]">OLOGIC0:MUX.CLK[3]</a></td><td>-</td><td>-</td><td><a href="#bits-xc7v-IO_HP_PAIR-OLOGIC0:MUX.CLKB" title="OLOGIC0:MUX.CLKB[3]">OLOGIC0:MUX.CLKB[3]</a></td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-IO_HP_PAIR-IDELAY0:INV.C" title="IDELAY0:INV.C">IDELAY0:INV.C</a></td><td>-</td><td><a href="#bits-xc7v-IO_HP_PAIR-ODELAY0:INV.C" title="ODELAY0:INV.C">ODELAY0:INV.C</a></td><td>-</td><td><a href="#bits-xc7v-IO_HP_PAIR-IOB0:IBUFDISABLE_SEL" title="IOB0:IBUFDISABLE_SEL">IOB0:IBUFDISABLE_SEL</a></td></tr>
<tr><td>40</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-IO_HP_PAIR-IOB0:LVDS" title="IOB0:LVDS[6]">IOB0:LVDS[6]</a></td><td>-</td></tr>
<tr><td>41</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-IO_HP_PAIR-ILOGIC0:IFF3_INIT" title="~ILOGIC0:IFF3_INIT">~ILOGIC0:IFF3_INIT</a></td><td><a href="#bits-xc7v-IO_HP_PAIR-OLOGIC0:RANK3_USED" title="~OLOGIC0:RANK3_USED">~OLOGIC0:RANK3_USED</a></td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-IO_HP_PAIR-IOB0:LVDS" title="IOB0:LVDS[8]">IOB0:LVDS[8]</a></td></tr>
<tr><td>42</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-IO_HP_PAIR-ILOGIC0:IFF3_SRVAL" title="~ILOGIC0:IFF3_SRVAL">~ILOGIC0:IFF3_SRVAL</a></td><td>-</td><td>-</td><td><a href="#bits-xc7v-IO_HP_PAIR-OLOGIC0:INV.CLKDIV" title="OLOGIC0:INV.CLKDIV">OLOGIC0:INV.CLKDIV</a></td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-IO_HP_PAIR-IOB0:DCI_MODE" title="IOB0:DCI_MODE[0]">IOB0:DCI_MODE[0]</a></td><td>-</td></tr>
<tr><td>43</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-IO_HP_PAIR-OLOGIC0:MUX.CLK" title="OLOGIC0:MUX.CLK[2]">OLOGIC0:MUX.CLK[2]</a></td><td>-</td><td>-</td><td><a href="#bits-xc7v-IO_HP_PAIR-OLOGIC0:MUX.CLKB" title="OLOGIC0:MUX.CLKB[2]">OLOGIC0:MUX.CLKB[2]</a></td><td>-</td><td><a href="#bits-xc7v-IO_HP_PAIR-OLOGIC0:TBYTE_SRC" title="OLOGIC0:TBYTE_SRC">OLOGIC0:TBYTE_SRC</a></td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-IO_HP_PAIR-IOB0:OMUX" title="IOB0:OMUX">IOB0:OMUX</a></td></tr>
<tr><td>44</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-IO_HP_PAIR-OLOGIC0:MUX.CLK" title="OLOGIC0:MUX.CLK[0]">OLOGIC0:MUX.CLK[0]</a></td><td><a href="#bits-xc7v-IO_HP_PAIR-OLOGIC0:MUX.CLKB" title="OLOGIC0:MUX.CLKB[0]">OLOGIC0:MUX.CLKB[0]</a></td><td>-</td><td><a href="#bits-xc7v-IO_HP_PAIR-OLOGIC0:SERDES_MODE" title="OLOGIC0:SERDES_MODE">OLOGIC0:SERDES_MODE</a></td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-IO_HP_PAIR-IOB0:PDRIVE" title="IOB0:PDRIVE[4]">IOB0:PDRIVE[4]</a></td><td>-</td></tr>
<tr><td>45</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-IO_HP_PAIR-OLOGIC0:MUX.CLK" title="OLOGIC0:MUX.CLK[1]">OLOGIC0:MUX.CLK[1]</a></td><td>-</td><td>-</td><td><a href="#bits-xc7v-IO_HP_PAIR-OLOGIC0:MUX.CLKB" title="OLOGIC0:MUX.CLKB[1]">OLOGIC0:MUX.CLKB[1]</a></td><td>-</td><td><a href="#bits-xc7v-IO_HP_PAIR-OLOGIC0:TFF_SRVAL" title="~OLOGIC0:TFF_SRVAL[2]">~OLOGIC0:TFF_SRVAL[2]</a></td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-IO_HP_PAIR-IOB0:NSLEW" title="IOB0:NSLEW[1]">IOB0:NSLEW[1]</a></td></tr>
<tr><td>46</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-IO_HP_PAIR-ILOGIC0:MUX.CLK" title="ILOGIC0:MUX.CLK[5]">ILOGIC0:MUX.CLK[5]</a></td><td><a href="#bits-xc7v-IO_HP_PAIR-ILOGIC0:MUX.CLKB" title="ILOGIC0:MUX.CLKB[5]">ILOGIC0:MUX.CLKB[5]</a></td><td>-</td><td><a href="#bits-xc7v-IO_HP_PAIR-OLOGIC0:TFF_SRVAL" title="~OLOGIC0:TFF_SRVAL[0]">~OLOGIC0:TFF_SRVAL[0]</a></td><td>-</td><td><a href="#bits-xc7v-IO_HP_PAIR-IDELAY0:INV.DATAIN" title="IDELAY0:INV.DATAIN">IDELAY0:INV.DATAIN</a></td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-IO_HP_PAIR-IOB0:NSLEW" title="IOB0:NSLEW[0]">IOB0:NSLEW[0]</a></td><td>-</td></tr>
<tr><td>47</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-IO_HP_PAIR-ILOGIC0:NUM_CE" title="ILOGIC0:NUM_CE">ILOGIC0:NUM_CE</a></td><td>-</td><td><a href="#bits-xc7v-IO_HP_PAIR-ILOGIC0:MUX.CLK" title="ILOGIC0:MUX.CLK[7]">ILOGIC0:MUX.CLK[7]</a></td><td>-</td><td>-</td><td><a href="#bits-xc7v-IO_HP_PAIR-ILOGIC0:MUX.CLKB" title="ILOGIC0:MUX.CLKB[7]">ILOGIC0:MUX.CLKB[7]</a></td><td>-</td><td><a href="#bits-xc7v-IO_HP_PAIR-OLOGIC0:TBYTE_CTL" title="OLOGIC0:TBYTE_CTL">OLOGIC0:TBYTE_CTL</a></td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-IO_HP_PAIR-IOB0:NDRIVE" title="~IOB0:NDRIVE[3]">~IOB0:NDRIVE[3]</a></td></tr>
<tr><td>48</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-IO_HP_PAIR-ILOGIC0:MUX.CLK" title="ILOGIC0:MUX.CLK[4]">ILOGIC0:MUX.CLK[4]</a></td><td><a href="#bits-xc7v-IO_HP_PAIR-ILOGIC0:MUX.CLKB" title="ILOGIC0:MUX.CLKB[4]">ILOGIC0:MUX.CLKB[4]</a></td><td><a href="#bits-xc7v-IO_HP_PAIR-OLOGIC0:INV.T4" title="~OLOGIC0:INV.T4">~OLOGIC0:INV.T4</a></td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-IO_HP_PAIR-IOB0:PDRIVE" title="~IOB0:PDRIVE[2]">~IOB0:PDRIVE[2]</a></td><td>-</td></tr>
<tr><td>49</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-IO_HP_PAIR-ILOGIC0:MUX.CLK" title="ILOGIC0:MUX.CLK[6]">ILOGIC0:MUX.CLK[6]</a></td><td>-</td><td>-</td><td><a href="#bits-xc7v-IO_HP_PAIR-ILOGIC0:MUX.CLKB" title="ILOGIC0:MUX.CLKB[6]">ILOGIC0:MUX.CLKB[6]</a></td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-IO_HP_PAIR-IOB0:PDRIVE" title="~IOB0:PDRIVE[3]">~IOB0:PDRIVE[3]</a></td></tr>
<tr><td>50</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-IO_HP_PAIR-ILOGIC0:MUX.CLK" title="ILOGIC0:MUX.CLK[10]">ILOGIC0:MUX.CLK[10]</a></td><td><a href="#bits-xc7v-IO_HP_PAIR-ILOGIC0:MUX.CLKB" title="ILOGIC0:MUX.CLKB[10]">ILOGIC0:MUX.CLKB[10]</a></td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-IO_HP_PAIR-IOB0:PSLEW" title="IOB0:PSLEW[0]">IOB0:PSLEW[0]</a></td><td>-</td></tr>
<tr><td>51</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-IO_HP_PAIR-ILOGIC0:MUX.CLK" title="ILOGIC0:MUX.CLK[9]">ILOGIC0:MUX.CLK[9]</a></td><td><a href="#bits-xc7v-IO_HP_PAIR-ILOGIC0:IFF2_INIT" title="~ILOGIC0:IFF2_INIT">~ILOGIC0:IFF2_INIT</a></td><td><a href="#bits-xc7v-IO_HP_PAIR-OLOGIC0:INV.T3" title="~OLOGIC0:INV.T3">~OLOGIC0:INV.T3</a></td><td><a href="#bits-xc7v-IO_HP_PAIR-ILOGIC0:MUX.CLKB" title="ILOGIC0:MUX.CLKB[9]">ILOGIC0:MUX.CLKB[9]</a></td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-IO_HP_PAIR-IOB0:NDRIVE" title="IOB0:NDRIVE[0]">IOB0:NDRIVE[0]</a></td></tr>
<tr><td>52</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-IO_HP_PAIR-ILOGIC0:IFF2_SRVAL" title="~ILOGIC0:IFF2_SRVAL">~ILOGIC0:IFF2_SRVAL</a></td><td><a href="#bits-xc7v-IO_HP_PAIR-ILOGIC0:MUX.CLK" title="ILOGIC0:MUX.CLK[8]">ILOGIC0:MUX.CLK[8]</a></td><td><a href="#bits-xc7v-IO_HP_PAIR-ILOGIC0:MUX.CLKB" title="ILOGIC0:MUX.CLKB[8]">ILOGIC0:MUX.CLKB[8]</a></td><td><a href="#bits-xc7v-IO_HP_PAIR-OLOGIC0:TFF_INIT" title="~OLOGIC0:TFF_INIT">~OLOGIC0:TFF_INIT</a></td><td><a href="#bits-xc7v-IO_HP_PAIR-OLOGIC0:TFF_SRVAL" title="~OLOGIC0:TFF_SRVAL[1]">~OLOGIC0:TFF_SRVAL[1]</a></td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-IO_HP_PAIR-IOB0:OUTPUT_DELAY" title="IOB0:OUTPUT_DELAY">IOB0:OUTPUT_DELAY</a></td><td>-</td></tr>
<tr><td>53</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-IO_HP_PAIR-ILOGIC0:MUX.CLK" title="ILOGIC0:MUX.CLK[3]">ILOGIC0:MUX.CLK[3]</a></td><td>-</td><td>-</td><td><a href="#bits-xc7v-IO_HP_PAIR-ILOGIC0:MUX.CLKB" title="ILOGIC0:MUX.CLKB[3]">ILOGIC0:MUX.CLKB[3]</a></td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-IO_HP_PAIR-IOB0:DCI_MODE" title="IOB0:DCI_MODE[1]">IOB0:DCI_MODE[1]</a></td></tr>
<tr><td>54</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-IO_HP_PAIR-OLOGIC0:SERDES" title="OLOGIC0:SERDES">OLOGIC0:SERDES</a></td><td><a href="#bits-xc7v-IO_HP_PAIR-IDELAY0:ENABLE" title="IDELAY0:ENABLE">IDELAY0:ENABLE</a></td><td>-</td><td><a href="#bits-xc7v-IO_HP_PAIR-ODELAY0:ENABLE" title="ODELAY0:ENABLE">ODELAY0:ENABLE</a></td><td>-</td><td>-</td><td><a href="#bits-xc7v-IO_HP_PAIR-IOB0:LVDS" title="IOB0:LVDS[7]">IOB0:LVDS[7]</a></td><td>-</td></tr>
<tr><td>55</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-IO_HP_PAIR-ILOGIC0:IFF1_INIT" title="~ILOGIC0:IFF1_INIT">~ILOGIC0:IFF1_INIT</a></td><td>-</td><td>-</td><td><a href="#bits-xc7v-IO_HP_PAIR-IDELAY0:INV.IDATAIN" title="IDELAY0:INV.IDATAIN">IDELAY0:INV.IDATAIN</a></td><td><a href="#bits-xc7v-IO_HP_PAIR-OLOGIC0:TFF_SR_SYNC" title="OLOGIC0:TFF_SR_SYNC">OLOGIC0:TFF_SR_SYNC</a></td><td><a href="#bits-xc7v-IO_HP_PAIR-ODELAY0:INV.ODATAIN" title="~ODELAY0:INV.ODATAIN">~ODELAY0:INV.ODATAIN</a></td><td><a href="#bits-xc7v-IO_HP_PAIR-IDELAY0:DELAY_SRC" title="IDELAY0:DELAY_SRC[0]">IDELAY0:DELAY_SRC[0]</a></td><td>-</td><td><a href="#bits-xc7v-IO_HP_PAIR-ODELAY0:DELAY_SRC" title="ODELAY0:DELAY_SRC[0]">ODELAY0:DELAY_SRC[0]</a></td><td>-</td><td><a href="#bits-xc7v-IO_HP_PAIR-IOB0:NDRIVE" title="IOB0:NDRIVE[2]">IOB0:NDRIVE[2]</a></td></tr>
<tr><td>56</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-IO_HP_PAIR-ILOGIC0:IFF_LATCH" title="~ILOGIC0:IFF_LATCH">~ILOGIC0:IFF_LATCH</a></td><td><a href="#bits-xc7v-IO_HP_PAIR-ILOGIC0:IFF1_SRVAL" title="~ILOGIC0:IFF1_SRVAL">~ILOGIC0:IFF1_SRVAL</a></td><td>-</td><td>-</td><td><a href="#bits-xc7v-IO_HP_PAIR-OLOGIC0:INV.T2" title="~OLOGIC0:INV.T2">~OLOGIC0:INV.T2</a></td><td>-</td><td>-</td><td><a href="#bits-xc7v-IO_HP_PAIR-IDELAY0:DELAY_SRC" title="IDELAY0:DELAY_SRC[2]">IDELAY0:DELAY_SRC[2]</a></td><td>-</td><td><a href="#bits-xc7v-IO_HP_PAIR-ODELAY0:DELAY_SRC" title="ODELAY0:DELAY_SRC[1]">ODELAY0:DELAY_SRC[1]</a></td><td>-</td><td><a href="#bits-xc7v-IO_HP_PAIR-IOB0:DCIUPDATEMODE_QUIET" title="IOB0:DCIUPDATEMODE_QUIET">IOB0:DCIUPDATEMODE_QUIET</a></td><td>-</td></tr>
<tr><td>57</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-IO_HP_PAIR-ILOGIC0:IFF_SR_USED" title="ILOGIC0:IFF_SR_USED">ILOGIC0:IFF_SR_USED</a></td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-IO_HP_PAIR-OLOGIC0:TMUX" title="OLOGIC0:TMUX[2]">OLOGIC0:TMUX[2]</a></td><td>-</td><td><a href="#bits-xc7v-IO_HP_PAIR-IDELAY0:DELAY_SRC" title="IDELAY0:DELAY_SRC[3]">IDELAY0:DELAY_SRC[3]</a></td><td>-</td><td><a href="#bits-xc7v-IO_HP_PAIR-ODELAY0:DELAY_SRC" title="ODELAY0:DELAY_SRC[2]">ODELAY0:DELAY_SRC[2]</a></td><td>-</td><td><a href="#bits-xc7v-IO_HP_PAIR-IOB0:OUTPUT_MISC" title="IOB0:OUTPUT_MISC[3]">IOB0:OUTPUT_MISC[3]</a></td></tr>
<tr><td>58</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-IO_HP_PAIR-IDELAY0:FINEDELAY" title="IDELAY0:FINEDELAY">IDELAY0:FINEDELAY</a></td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-IO_HP_PAIR-OLOGIC0:TMUX" title="OLOGIC0:TMUX[1]">OLOGIC0:TMUX[1]</a></td><td>-</td><td><a href="#bits-xc7v-IO_HP_PAIR-IDELAY0:DELAY_SRC" title="IDELAY0:DELAY_SRC[1]">IDELAY0:DELAY_SRC[1]</a></td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-IO_HP_PAIR-IOB0:OUTPUT_MISC" title="IOB0:OUTPUT_MISC[0]">IOB0:OUTPUT_MISC[0]</a></td><td>-</td></tr>
<tr><td>59</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-IO_HP_PAIR-OLOGIC0:TMUX" title="OLOGIC0:TMUX[3]">OLOGIC0:TMUX[3]</a></td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-IO_HP_PAIR-IOB0:VREF_SYSMON" title="IOB0:VREF_SYSMON">IOB0:VREF_SYSMON</a></td></tr>
<tr><td>60</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-IO_HP_PAIR-ILOGIC0:SRTYPE" title="ILOGIC0:SRTYPE">ILOGIC0:SRTYPE</a></td><td><a href="#bits-xc7v-IO_HP_PAIR-ILOGIC0:MUX.CLK" title="ILOGIC0:MUX.CLK[2]">ILOGIC0:MUX.CLK[2]</a></td><td><a href="#bits-xc7v-IO_HP_PAIR-ILOGIC0:MUX.CLKB" title="ILOGIC0:MUX.CLKB[2]">ILOGIC0:MUX.CLKB[2]</a></td><td><a href="#bits-xc7v-IO_HP_PAIR-OLOGIC0:INV.T1" title="~OLOGIC0:INV.T1">~OLOGIC0:INV.T1</a></td><td><a href="#bits-xc7v-IO_HP_PAIR-OLOGIC0:TMUX" title="OLOGIC0:TMUX[4]">OLOGIC0:TMUX[4]</a></td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-IO_HP_PAIR-IOB0:OUTPUT_MISC" title="IOB0:OUTPUT_MISC[1]">IOB0:OUTPUT_MISC[1]</a></td><td>-</td></tr>
<tr><td>61</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-IO_HP_PAIR-ILOGIC0:MUX.CLK" title="ILOGIC0:MUX.CLK[0]">ILOGIC0:MUX.CLK[0]</a></td><td><a href="#bits-xc7v-IO_HP_PAIR-ILOGIC0:D_EMU2" title="ILOGIC0:D_EMU2">ILOGIC0:D_EMU2</a></td><td>-</td><td><a href="#bits-xc7v-IO_HP_PAIR-ILOGIC0:MUX.CLKB" title="ILOGIC0:MUX.CLKB[0]">ILOGIC0:MUX.CLKB[0]</a></td><td>-</td><td><a href="#bits-xc7v-IO_HP_PAIR-OLOGIC0:TMUX" title="OLOGIC0:TMUX[0]">OLOGIC0:TMUX[0]</a></td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-IO_HP_PAIR-IOB0:PDRIVE" title="IOB0:PDRIVE[0]">IOB0:PDRIVE[0]</a></td></tr>
<tr><td>62</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-IO_HP_PAIR-ILOGIC0:D_EMU1" title="ILOGIC0:D_EMU1">ILOGIC0:D_EMU1</a></td><td><a href="#bits-xc7v-IO_HP_PAIR-ILOGIC0:MUX.CLK" title="ILOGIC0:MUX.CLK[1]">ILOGIC0:MUX.CLK[1]</a></td><td><a href="#bits-xc7v-IO_HP_PAIR-ILOGIC0:MUX.CLKB" title="ILOGIC0:MUX.CLKB[1]">ILOGIC0:MUX.CLKB[1]</a></td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-IO_HP_PAIR-IOB0:DCITERMDISABLE_SEL" title="IOB0:DCITERMDISABLE_SEL">IOB0:DCITERMDISABLE_SEL</a></td><td>-</td></tr>
<tr><td>63</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-IO_HP_PAIR-ILOGIC0:INV.OCLK1" title="ILOGIC0:INV.OCLK1">ILOGIC0:INV.OCLK1</a></td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-IO_HP_PAIR-IOB0:DCI_T" title="IOB0:DCI_T">IOB0:DCI_T</a></td></tr>
</table>
<table class="docutils align-default prjcombine-tile">
<tr><th colspan="41">IO_HP_PAIR bittile 1</th></tr><tr><th rowspan="2">Row</th><th colspan="40">Column</th></tr><tr><th>0</th><th>1</th><th>2</th><th>3</th><th>4</th><th>5</th><th>6</th><th>7</th><th>8</th><th>9</th><th>10</th><th>11</th><th>12</th><th>13</th><th>14</th><th>15</th><th>16</th><th>17</th><th>18</th><th>19</th><th>20</th><th>21</th><th>22</th><th>23</th><th>24</th><th>25</th><th>26</th><th>27</th><th>28</th><th>29</th><th>30</th><th>31</th><th>32</th><th>33</th><th>34</th><th>35</th><th>36</th><th>37</th><th>38</th><th>39</th></tr>
<tr><td>0</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-IO_HP_PAIR-ILOGIC1:INV.OCLK1" title="ILOGIC1:INV.OCLK1">ILOGIC1:INV.OCLK1</a></td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-IO_HP_PAIR-IOB1:DCI_T" title="IOB1:DCI_T">IOB1:DCI_T</a></td><td>-</td></tr>
<tr><td>1</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-IO_HP_PAIR-ILOGIC1:MUX.CLK" title="ILOGIC1:MUX.CLK[1]">ILOGIC1:MUX.CLK[1]</a></td><td><a href="#bits-xc7v-IO_HP_PAIR-ILOGIC1:D_EMU1" title="ILOGIC1:D_EMU1">ILOGIC1:D_EMU1</a></td><td>-</td><td><a href="#bits-xc7v-IO_HP_PAIR-ILOGIC1:MUX.CLKB" title="ILOGIC1:MUX.CLKB[1]">ILOGIC1:MUX.CLKB[1]</a></td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-IO_HP_PAIR-IOB1:DCITERMDISABLE_SEL" title="IOB1:DCITERMDISABLE_SEL">IOB1:DCITERMDISABLE_SEL</a></td></tr>
<tr><td>2</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-IO_HP_PAIR-ILOGIC1:D_EMU2" title="ILOGIC1:D_EMU2">ILOGIC1:D_EMU2</a></td><td><a href="#bits-xc7v-IO_HP_PAIR-ILOGIC1:MUX.CLK" title="ILOGIC1:MUX.CLK[0]">ILOGIC1:MUX.CLK[0]</a></td><td><a href="#bits-xc7v-IO_HP_PAIR-ILOGIC1:MUX.CLKB" title="ILOGIC1:MUX.CLKB[0]">ILOGIC1:MUX.CLKB[0]</a></td><td>-</td><td><a href="#bits-xc7v-IO_HP_PAIR-OLOGIC1:TMUX" title="OLOGIC1:TMUX[0]">OLOGIC1:TMUX[0]</a></td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-IO_HP_PAIR-IOB1:PDRIVE" title="IOB1:PDRIVE[0]">IOB1:PDRIVE[0]</a></td><td>-</td></tr>
<tr><td>3</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-IO_HP_PAIR-ILOGIC1:MUX.CLK" title="ILOGIC1:MUX.CLK[2]">ILOGIC1:MUX.CLK[2]</a></td><td><a href="#bits-xc7v-IO_HP_PAIR-ILOGIC1:SRTYPE" title="ILOGIC1:SRTYPE">ILOGIC1:SRTYPE</a></td><td><a href="#bits-xc7v-IO_HP_PAIR-OLOGIC1:INV.T1" title="~OLOGIC1:INV.T1">~OLOGIC1:INV.T1</a></td><td><a href="#bits-xc7v-IO_HP_PAIR-ILOGIC1:MUX.CLKB" title="ILOGIC1:MUX.CLKB[2]">ILOGIC1:MUX.CLKB[2]</a></td><td>-</td><td><a href="#bits-xc7v-IO_HP_PAIR-OLOGIC1:TMUX" title="OLOGIC1:TMUX[4]">OLOGIC1:TMUX[4]</a></td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-IO_HP_PAIR-IOB1:OUTPUT_MISC" title="IOB1:OUTPUT_MISC[1]">IOB1:OUTPUT_MISC[1]</a></td></tr>
<tr><td>4</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-IO_HP_PAIR-OLOGIC1:TMUX" title="OLOGIC1:TMUX[3]">OLOGIC1:TMUX[3]</a></td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-IO_HP_PAIR-IOB1:VREF_SYSMON" title="IOB1:VREF_SYSMON">IOB1:VREF_SYSMON</a></td><td>-</td></tr>
<tr><td>5</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-IO_HP_PAIR-IDELAY1:FINEDELAY" title="IDELAY1:FINEDELAY">IDELAY1:FINEDELAY</a></td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-IO_HP_PAIR-OLOGIC1:TMUX" title="OLOGIC1:TMUX[1]">OLOGIC1:TMUX[1]</a></td><td>-</td><td><a href="#bits-xc7v-IO_HP_PAIR-IDELAY1:DELAY_SRC" title="IDELAY1:DELAY_SRC[1]">IDELAY1:DELAY_SRC[1]</a></td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-IO_HP_PAIR-IOB1:OUTPUT_MISC" title="IOB1:OUTPUT_MISC[0]">IOB1:OUTPUT_MISC[0]</a></td></tr>
<tr><td>6</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-IO_HP_PAIR-ILOGIC1:IFF_SR_USED" title="ILOGIC1:IFF_SR_USED">ILOGIC1:IFF_SR_USED</a></td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-IO_HP_PAIR-OLOGIC1:TMUX" title="OLOGIC1:TMUX[2]">OLOGIC1:TMUX[2]</a></td><td>-</td><td><a href="#bits-xc7v-IO_HP_PAIR-IDELAY1:DELAY_SRC" title="IDELAY1:DELAY_SRC[3]">IDELAY1:DELAY_SRC[3]</a></td><td>-</td><td><a href="#bits-xc7v-IO_HP_PAIR-ODELAY1:DELAY_SRC" title="ODELAY1:DELAY_SRC[2]">ODELAY1:DELAY_SRC[2]</a></td><td>-</td><td><a href="#bits-xc7v-IO_HP_PAIR-IOB1:OUTPUT_MISC" title="IOB1:OUTPUT_MISC[3]">IOB1:OUTPUT_MISC[3]</a></td><td>-</td></tr>
<tr><td>7</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-IO_HP_PAIR-ILOGIC1:IFF_LATCH" title="~ILOGIC1:IFF_LATCH">~ILOGIC1:IFF_LATCH</a></td><td>-</td><td>-</td><td><a href="#bits-xc7v-IO_HP_PAIR-ILOGIC1:IFF1_SRVAL" title="~ILOGIC1:IFF1_SRVAL">~ILOGIC1:IFF1_SRVAL</a></td><td><a href="#bits-xc7v-IO_HP_PAIR-OLOGIC1:INV.T2" title="~OLOGIC1:INV.T2">~OLOGIC1:INV.T2</a></td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-IO_HP_PAIR-IDELAY1:DELAY_SRC" title="IDELAY1:DELAY_SRC[2]">IDELAY1:DELAY_SRC[2]</a></td><td>-</td><td><a href="#bits-xc7v-IO_HP_PAIR-ODELAY1:DELAY_SRC" title="ODELAY1:DELAY_SRC[1]">ODELAY1:DELAY_SRC[1]</a></td><td>-</td><td><a href="#bits-xc7v-IO_HP_PAIR-IOB1:DCIUPDATEMODE_QUIET" title="IOB1:DCIUPDATEMODE_QUIET">IOB1:DCIUPDATEMODE_QUIET</a></td></tr>
<tr><td>8</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-IO_HP_PAIR-ILOGIC1:IFF1_INIT" title="~ILOGIC1:IFF1_INIT">~ILOGIC1:IFF1_INIT</a></td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-IO_HP_PAIR-OLOGIC1:TFF_SR_SYNC" title="OLOGIC1:TFF_SR_SYNC">OLOGIC1:TFF_SR_SYNC</a></td><td><a href="#bits-xc7v-IO_HP_PAIR-IDELAY1:INV.IDATAIN" title="IDELAY1:INV.IDATAIN">IDELAY1:INV.IDATAIN</a></td><td><a href="#bits-xc7v-IO_HP_PAIR-IDELAY1:DELAY_SRC" title="IDELAY1:DELAY_SRC[0]">IDELAY1:DELAY_SRC[0]</a></td><td><a href="#bits-xc7v-IO_HP_PAIR-ODELAY1:INV.ODATAIN" title="~ODELAY1:INV.ODATAIN">~ODELAY1:INV.ODATAIN</a></td><td><a href="#bits-xc7v-IO_HP_PAIR-ODELAY1:DELAY_SRC" title="ODELAY1:DELAY_SRC[0]">ODELAY1:DELAY_SRC[0]</a></td><td>-</td><td><a href="#bits-xc7v-IO_HP_PAIR-IOB1:NDRIVE" title="IOB1:NDRIVE[2]">IOB1:NDRIVE[2]</a></td><td>-</td></tr>
<tr><td>9</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-IO_HP_PAIR-IDELAY1:ENABLE" title="IDELAY1:ENABLE">IDELAY1:ENABLE</a></td><td><a href="#bits-xc7v-IO_HP_PAIR-OLOGIC1:SERDES" title="OLOGIC1:SERDES">OLOGIC1:SERDES</a></td><td><a href="#bits-xc7v-IO_HP_PAIR-ODELAY1:ENABLE" title="ODELAY1:ENABLE">ODELAY1:ENABLE</a></td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-IO_HP_PAIR-IOB1:LVDS" title="IOB1:LVDS[7]">IOB1:LVDS[7]</a></td></tr>
<tr><td>10</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-IO_HP_PAIR-ILOGIC1:MUX.CLK" title="ILOGIC1:MUX.CLK[3]">ILOGIC1:MUX.CLK[3]</a></td><td><a href="#bits-xc7v-IO_HP_PAIR-ILOGIC1:MUX.CLKB" title="ILOGIC1:MUX.CLKB[3]">ILOGIC1:MUX.CLKB[3]</a></td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-IO_HP_PAIR-IOB1:DCI_MODE" title="IOB1:DCI_MODE[1]">IOB1:DCI_MODE[1]</a></td><td>-</td></tr>
<tr><td>11</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-IO_HP_PAIR-ILOGIC1:MUX.CLK" title="ILOGIC1:MUX.CLK[8]">ILOGIC1:MUX.CLK[8]</a></td><td><a href="#bits-xc7v-IO_HP_PAIR-ILOGIC1:IFF2_SRVAL" title="~ILOGIC1:IFF2_SRVAL">~ILOGIC1:IFF2_SRVAL</a></td><td><a href="#bits-xc7v-IO_HP_PAIR-OLOGIC1:TFF_INIT" title="~OLOGIC1:TFF_INIT">~OLOGIC1:TFF_INIT</a></td><td><a href="#bits-xc7v-IO_HP_PAIR-ILOGIC1:MUX.CLKB" title="ILOGIC1:MUX.CLKB[8]">ILOGIC1:MUX.CLKB[8]</a></td><td>-</td><td><a href="#bits-xc7v-IO_HP_PAIR-OLOGIC1:TFF_SRVAL" title="~OLOGIC1:TFF_SRVAL[1]">~OLOGIC1:TFF_SRVAL[1]</a></td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-IO_HP_PAIR-IOB1:OUTPUT_DELAY" title="IOB1:OUTPUT_DELAY">IOB1:OUTPUT_DELAY</a></td></tr>
<tr><td>12</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-IO_HP_PAIR-ILOGIC1:IFF2_INIT" title="~ILOGIC1:IFF2_INIT">~ILOGIC1:IFF2_INIT</a></td><td><a href="#bits-xc7v-IO_HP_PAIR-ILOGIC1:MUX.CLK" title="ILOGIC1:MUX.CLK[9]">ILOGIC1:MUX.CLK[9]</a></td><td><a href="#bits-xc7v-IO_HP_PAIR-ILOGIC1:MUX.CLKB" title="ILOGIC1:MUX.CLKB[9]">ILOGIC1:MUX.CLKB[9]</a></td><td><a href="#bits-xc7v-IO_HP_PAIR-OLOGIC1:INV.T3" title="~OLOGIC1:INV.T3">~OLOGIC1:INV.T3</a></td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-IO_HP_PAIR-IOB1:NDRIVE" title="IOB1:NDRIVE[0]">IOB1:NDRIVE[0]</a></td><td>-</td></tr>
<tr><td>13</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-IO_HP_PAIR-ILOGIC1:MUX.CLK" title="ILOGIC1:MUX.CLK[10]">ILOGIC1:MUX.CLK[10]</a></td><td>-</td><td>-</td><td><a href="#bits-xc7v-IO_HP_PAIR-ILOGIC1:MUX.CLKB" title="ILOGIC1:MUX.CLKB[10]">ILOGIC1:MUX.CLKB[10]</a></td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-IO_HP_PAIR-IOB1:PSLEW" title="IOB1:PSLEW[0]">IOB1:PSLEW[0]</a></td></tr>
<tr><td>14</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-IO_HP_PAIR-ILOGIC1:MUX.CLK" title="ILOGIC1:MUX.CLK[6]">ILOGIC1:MUX.CLK[6]</a></td><td><a href="#bits-xc7v-IO_HP_PAIR-ILOGIC1:MUX.CLKB" title="ILOGIC1:MUX.CLKB[6]">ILOGIC1:MUX.CLKB[6]</a></td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-IO_HP_PAIR-IOB1:PDRIVE" title="~IOB1:PDRIVE[3]">~IOB1:PDRIVE[3]</a></td><td>-</td></tr>
<tr><td>15</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-IO_HP_PAIR-ILOGIC1:MUX.CLK" title="ILOGIC1:MUX.CLK[4]">ILOGIC1:MUX.CLK[4]</a></td><td>-</td><td><a href="#bits-xc7v-IO_HP_PAIR-OLOGIC1:INV.T4" title="~OLOGIC1:INV.T4">~OLOGIC1:INV.T4</a></td><td><a href="#bits-xc7v-IO_HP_PAIR-ILOGIC1:MUX.CLKB" title="ILOGIC1:MUX.CLKB[4]">ILOGIC1:MUX.CLKB[4]</a></td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-IO_HP_PAIR-IOB1:PDRIVE" title="~IOB1:PDRIVE[2]">~IOB1:PDRIVE[2]</a></td></tr>
<tr><td>16</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-IO_HP_PAIR-ILOGIC1:NUM_CE" title="ILOGIC1:NUM_CE">ILOGIC1:NUM_CE</a></td><td>-</td><td><a href="#bits-xc7v-IO_HP_PAIR-ILOGIC1:MUX.CLK" title="ILOGIC1:MUX.CLK[7]">ILOGIC1:MUX.CLK[7]</a></td><td><a href="#bits-xc7v-IO_HP_PAIR-ILOGIC1:MUX.CLKB" title="ILOGIC1:MUX.CLKB[7]">ILOGIC1:MUX.CLKB[7]</a></td><td>-</td><td><a href="#bits-xc7v-IO_HP_PAIR-OLOGIC1:TBYTE_CTL" title="OLOGIC1:TBYTE_CTL">OLOGIC1:TBYTE_CTL</a></td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-IO_HP_PAIR-IOB1:NDRIVE" title="~IOB1:NDRIVE[3]">~IOB1:NDRIVE[3]</a></td><td>-</td></tr>
<tr><td>17</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-IO_HP_PAIR-ILOGIC1:MUX.CLK" title="ILOGIC1:MUX.CLK[5]">ILOGIC1:MUX.CLK[5]</a></td><td>-</td><td>-</td><td><a href="#bits-xc7v-IO_HP_PAIR-ILOGIC1:MUX.CLKB" title="ILOGIC1:MUX.CLKB[5]">ILOGIC1:MUX.CLKB[5]</a></td><td>-</td><td><a href="#bits-xc7v-IO_HP_PAIR-OLOGIC1:TFF_SRVAL" title="~OLOGIC1:TFF_SRVAL[2]">~OLOGIC1:TFF_SRVAL[2]</a></td><td>-</td><td><a href="#bits-xc7v-IO_HP_PAIR-IDELAY1:INV.DATAIN" title="IDELAY1:INV.DATAIN">IDELAY1:INV.DATAIN</a></td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-IO_HP_PAIR-IOB1:NSLEW" title="IOB1:NSLEW[0]">IOB1:NSLEW[0]</a></td></tr>
<tr><td>18</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-IO_HP_PAIR-OLOGIC1:MUX.CLK" title="OLOGIC1:MUX.CLK[1]">OLOGIC1:MUX.CLK[1]</a></td><td><a href="#bits-xc7v-IO_HP_PAIR-OLOGIC1:MUX.CLKB" title="OLOGIC1:MUX.CLKB[1]">OLOGIC1:MUX.CLKB[1]</a></td><td>-</td><td><a href="#bits-xc7v-IO_HP_PAIR-OLOGIC1:TFF_SRVAL" title="~OLOGIC1:TFF_SRVAL[0]">~OLOGIC1:TFF_SRVAL[0]</a></td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-IO_HP_PAIR-IOB1:NSLEW" title="IOB1:NSLEW[1]">IOB1:NSLEW[1]</a></td><td>-</td></tr>
<tr><td>19</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-IO_HP_PAIR-OLOGIC1:MUX.CLK" title="OLOGIC1:MUX.CLK[0]">OLOGIC1:MUX.CLK[0]</a></td><td>-</td><td>-</td><td><a href="#bits-xc7v-IO_HP_PAIR-OLOGIC1:MUX.CLKB" title="OLOGIC1:MUX.CLKB[0]">OLOGIC1:MUX.CLKB[0]</a></td><td>-</td><td><a href="#bits-xc7v-IO_HP_PAIR-OLOGIC1:SERDES_MODE" title="OLOGIC1:SERDES_MODE">OLOGIC1:SERDES_MODE</a></td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-IO_HP_PAIR-IOB1:PDRIVE" title="IOB1:PDRIVE[4]">IOB1:PDRIVE[4]</a></td></tr>
<tr><td>20</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-IO_HP_PAIR-OLOGIC1:MUX.CLK" title="OLOGIC1:MUX.CLK[2]">OLOGIC1:MUX.CLK[2]</a></td><td><a href="#bits-xc7v-IO_HP_PAIR-OLOGIC1:MUX.CLKB" title="OLOGIC1:MUX.CLKB[2]">OLOGIC1:MUX.CLKB[2]</a></td><td>-</td><td><a href="#bits-xc7v-IO_HP_PAIR-OLOGIC1:TBYTE_SRC" title="OLOGIC1:TBYTE_SRC">OLOGIC1:TBYTE_SRC</a></td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td></tr>
<tr><td>21</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-IO_HP_PAIR-ILOGIC1:IFF3_SRVAL" title="~ILOGIC1:IFF3_SRVAL">~ILOGIC1:IFF3_SRVAL</a></td><td><a href="#bits-xc7v-IO_HP_PAIR-OLOGIC1:INV.CLKDIV" title="OLOGIC1:INV.CLKDIV">OLOGIC1:INV.CLKDIV</a></td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-IO_HP_PAIR-IOB1:DCI_MODE" title="IOB1:DCI_MODE[0]">IOB1:DCI_MODE[0]</a></td></tr>
<tr><td>22</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-IO_HP_PAIR-ILOGIC1:IFF3_INIT" title="~ILOGIC1:IFF3_INIT">~ILOGIC1:IFF3_INIT</a></td><td>-</td><td>-</td><td><a href="#bits-xc7v-IO_HP_PAIR-OLOGIC1:RANK3_USED" title="~OLOGIC1:RANK3_USED">~OLOGIC1:RANK3_USED</a></td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-IO_HP_PAIR-IOB1:LVDS" title="IOB1:LVDS[8]">IOB1:LVDS[8]</a></td><td>-</td></tr>
<tr><td>23</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-IO_HP_PAIR-IOB1:LVDS" title="IOB1:LVDS[6]">IOB1:LVDS[6]</a></td></tr>
<tr><td>24</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-IO_HP_PAIR-OLOGIC1:MUX.CLK" title="OLOGIC1:MUX.CLK[3]">OLOGIC1:MUX.CLK[3]</a></td><td><a href="#bits-xc7v-IO_HP_PAIR-OLOGIC1:MUX.CLKB" title="OLOGIC1:MUX.CLKB[3]">OLOGIC1:MUX.CLKB[3]</a></td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-IO_HP_PAIR-IDELAY1:INV.C" title="IDELAY1:INV.C">IDELAY1:INV.C</a></td><td>-</td><td><a href="#bits-xc7v-IO_HP_PAIR-ODELAY1:INV.C" title="ODELAY1:INV.C">ODELAY1:INV.C</a></td><td>-</td><td><a href="#bits-xc7v-IO_HP_PAIR-IOB1:IBUFDISABLE_SEL" title="IOB1:IBUFDISABLE_SEL">IOB1:IBUFDISABLE_SEL</a></td><td>-</td></tr>
<tr><td>25</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-IO_HP_PAIR-OLOGIC1:MUX.CLK" title="OLOGIC1:MUX.CLK[8]">OLOGIC1:MUX.CLK[8]</a></td><td>-</td><td>-</td><td><a href="#bits-xc7v-IO_HP_PAIR-OLOGIC1:MUX.CLKB" title="OLOGIC1:MUX.CLKB[8]">OLOGIC1:MUX.CLKB[8]</a></td><td>-</td><td><a href="#bits-xc7v-IO_HP_PAIR-OLOGIC1:TFF_SR_USED" title="OLOGIC1:TFF_SR_USED">OLOGIC1:TFF_SR_USED</a></td><td>-</td><td><a href="#bits-xc7v-IO_HP_PAIR-IDELAY1:CINVCTRL_SEL" title="IDELAY1:CINVCTRL_SEL">IDELAY1:CINVCTRL_SEL</a></td><td>-</td><td><a href="#bits-xc7v-IO_HP_PAIR-ODELAY1:CINVCTRL_SEL" title="ODELAY1:CINVCTRL_SEL">ODELAY1:CINVCTRL_SEL</a></td><td>-</td><td><a href="#bits-xc7v-IO_HP_PAIR-IOB1:NSLEW" title="IOB1:NSLEW[2]">IOB1:NSLEW[2]</a></td></tr>
<tr><td>26</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-IO_HP_PAIR-OLOGIC1:INV.CLK1" title="~OLOGIC1:INV.CLK1">~OLOGIC1:INV.CLK1</a></td><td><a href="#bits-xc7v-IO_HP_PAIR-OLOGIC1:TRISTATE_WIDTH" title="OLOGIC1:TRISTATE_WIDTH">OLOGIC1:TRISTATE_WIDTH</a></td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-IO_HP_PAIR-IOB1:LVDS" title="IOB1:LVDS[5]">IOB1:LVDS[5]</a></td><td>-</td></tr>
<tr><td>27</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-IO_HP_PAIR-OLOGIC1:OMUX" title="OLOGIC1:OMUX[2]">OLOGIC1:OMUX[2]</a></td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-IO_HP_PAIR-IOB1:DQS_BIAS_N" title="IOB1:DQS_BIAS_N">IOB1:DQS_BIAS_N</a></td></tr>
<tr><td>28</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-IO_HP_PAIR-OLOGIC1:MUX.CLK" title="OLOGIC1:MUX.CLK[9]">OLOGIC1:MUX.CLK[9]</a></td><td><a href="#bits-xc7v-IO_HP_PAIR-OLOGIC1:MUX.CLKB" title="OLOGIC1:MUX.CLKB[9]">OLOGIC1:MUX.CLKB[9]</a></td><td><a href="#bits-xc7v-IO_HP_PAIR-OLOGIC1:INV.CLK2" title="~OLOGIC1:INV.CLK2">~OLOGIC1:INV.CLK2</a></td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-IO_HP_PAIR-IOB1:NDRIVE" title="IOB1:NDRIVE[4]">IOB1:NDRIVE[4]</a></td><td>-</td></tr>
<tr><td>29</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-IO_HP_PAIR-OLOGIC1:MUX.CLK" title="OLOGIC1:MUX.CLK[10]">OLOGIC1:MUX.CLK[10]</a></td><td><a href="#bits-xc7v-IO_HP_PAIR-ILOGIC1:IFF4_SRVAL" title="~ILOGIC1:IFF4_SRVAL">~ILOGIC1:IFF4_SRVAL</a></td><td>-</td><td><a href="#bits-xc7v-IO_HP_PAIR-OLOGIC1:MUX.CLKB" title="OLOGIC1:MUX.CLKB[10]">OLOGIC1:MUX.CLKB[10]</a></td><td>-</td><td><a href="#bits-xc7v-IO_HP_PAIR-OLOGIC1:OMUX" title="OLOGIC1:OMUX[1]">OLOGIC1:OMUX[1]</a></td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-IO_HP_PAIR-IOB1:OUTPUT_ENABLE" title="IOB1:OUTPUT_ENABLE[0]">IOB1:OUTPUT_ENABLE[0]</a></td></tr>
<tr><td>30</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-IO_HP_PAIR-ILOGIC1:IFF4_INIT" title="~ILOGIC1:IFF4_INIT">~ILOGIC1:IFF4_INIT</a></td><td><a href="#bits-xc7v-IO_HP_PAIR-OLOGIC1:MUX.CLK" title="OLOGIC1:MUX.CLK[6]">OLOGIC1:MUX.CLK[6]</a></td><td><a href="#bits-xc7v-IO_HP_PAIR-OLOGIC1:MUX.CLKB" title="OLOGIC1:MUX.CLKB[6]">OLOGIC1:MUX.CLKB[6]</a></td><td><a href="#bits-xc7v-IO_HP_PAIR-OLOGIC1:INV.CLKDIVF" title="OLOGIC1:INV.CLKDIVF">OLOGIC1:INV.CLKDIVF</a></td><td><a href="#bits-xc7v-IO_HP_PAIR-OLOGIC1:OFF_SR_SYNC" title="OLOGIC1:OFF_SR_SYNC">OLOGIC1:OFF_SR_SYNC</a></td><td>-</td><td><a href="#bits-xc7v-IO_HP_PAIR-IDELAY1:IDELAY_VALUE_CUR" title="~IDELAY1:IDELAY_VALUE_CUR[4]">~IDELAY1:IDELAY_VALUE_CUR[4]</a></td><td>-</td><td><a href="#bits-xc7v-IO_HP_PAIR-ODELAY1:ODELAY_VALUE_CUR" title="~ODELAY1:ODELAY_VALUE_CUR[4]">~ODELAY1:ODELAY_VALUE_CUR[4]</a></td><td>-</td><td><a href="#bits-xc7v-IO_HP_PAIR-IOB1:PDRIVE" title="~IOB1:PDRIVE[5]">~IOB1:PDRIVE[5]</a></td><td>-</td></tr>
<tr><td>31</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-IO_HP_PAIR-OLOGIC1:MUX.CLK" title="OLOGIC1:MUX.CLK[4]">OLOGIC1:MUX.CLK[4]</a></td><td>-</td><td><a href="#bits-xc7v-IO_HP_PAIR-OLOGIC1:CLK_RATIO" title="OLOGIC1:CLK_RATIO[1]">OLOGIC1:CLK_RATIO[1]</a></td><td><a href="#bits-xc7v-IO_HP_PAIR-OLOGIC1:MUX.CLKB" title="OLOGIC1:MUX.CLKB[4]">OLOGIC1:MUX.CLKB[4]</a></td><td>-</td><td><a href="#bits-xc7v-IO_HP_PAIR-OLOGIC1:OFF_SRVAL" title="~OLOGIC1:OFF_SRVAL[1]">~OLOGIC1:OFF_SRVAL[1]</a></td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-IO_HP_PAIR-IOB1:OUTPUT_ENABLE" title="IOB1:OUTPUT_ENABLE[1]">IOB1:OUTPUT_ENABLE[1]</a></td></tr>
<tr><td>32</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-IO_HP_PAIR-OLOGIC1:MUX.CLK" title="OLOGIC1:MUX.CLK[7]">OLOGIC1:MUX.CLK[7]</a></td><td><a href="#bits-xc7v-IO_HP_PAIR-OLOGIC1:MUX.CLKB" title="OLOGIC1:MUX.CLKB[7]">OLOGIC1:MUX.CLKB[7]</a></td><td><a href="#bits-xc7v-IO_HP_PAIR-OLOGIC1:SELFHEAL" title="OLOGIC1:SELFHEAL">OLOGIC1:SELFHEAL</a></td><td>-</td><td>-</td><td><a href="#bits-xc7v-IO_HP_PAIR-IDELAY1:IDELAY_VALUE_INIT" title="IDELAY1:IDELAY_VALUE_INIT[4]">IDELAY1:IDELAY_VALUE_INIT[4]</a></td><td>-</td><td><a href="#bits-xc7v-IO_HP_PAIR-ODELAY1:ODELAY_VALUE_INIT" title="ODELAY1:ODELAY_VALUE_INIT[4]">ODELAY1:ODELAY_VALUE_INIT[4]</a></td><td>-</td><td><a href="#bits-xc7v-IO_HP_PAIR-IOB1:PDRIVE" title="IOB1:PDRIVE[1]">IOB1:PDRIVE[1]</a></td><td>-</td></tr>
<tr><td>33</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-IO_HP_PAIR-OLOGIC1:MUX.CLK" title="OLOGIC1:MUX.CLK[5]">OLOGIC1:MUX.CLK[5]</a></td><td>-</td><td><a href="#bits-xc7v-IO_HP_PAIR-OLOGIC1:INV.D1" title="OLOGIC1:INV.D1">OLOGIC1:INV.D1</a></td><td><a href="#bits-xc7v-IO_HP_PAIR-OLOGIC1:MUX.CLKB" title="OLOGIC1:MUX.CLKB[5]">OLOGIC1:MUX.CLKB[5]</a></td><td>-</td><td><a href="#bits-xc7v-IO_HP_PAIR-OLOGIC1:OFF_INIT" title="~OLOGIC1:OFF_INIT">~OLOGIC1:OFF_INIT</a></td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-IO_HP_PAIR-IOB1:PSLEW" title="IOB1:PSLEW[1]">IOB1:PSLEW[1]</a></td></tr>
<tr><td>34</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-IO_HP_PAIR-ILOGIC1:DDR_CLK_EDGE" title="ILOGIC1:DDR_CLK_EDGE[0]">ILOGIC1:DDR_CLK_EDGE[0]</a></td><td>-</td><td><a href="#bits-xc7v-IO_HP_PAIR-ILOGIC1:MUX.CLKDIVP" title="ILOGIC1:MUX.CLKDIVP[0]">ILOGIC1:MUX.CLKDIVP[0]</a></td><td>-</td><td><a href="#bits-xc7v-IO_HP_PAIR-OLOGIC1:CLK_RATIO" title="OLOGIC1:CLK_RATIO[2]">OLOGIC1:CLK_RATIO[2]</a></td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-IO_HP_PAIR-IOB1:DQS_BIAS_P" title="IOB1:DQS_BIAS_P">IOB1:DQS_BIAS_P</a></td><td>-</td></tr>
<tr><td>35</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-IO_HP_PAIR-ILOGIC1:DDR_CLK_EDGE" title="ILOGIC1:DDR_CLK_EDGE[1]">ILOGIC1:DDR_CLK_EDGE[1]</a></td><td>-</td><td><a href="#bits-xc7v-IO_HP_PAIR-ILOGIC1:MUX.CLKDIVP" title="ILOGIC1:MUX.CLKDIVP[1]">ILOGIC1:MUX.CLKDIVP[1]</a></td><td>-</td><td><a href="#bits-xc7v-IO_HP_PAIR-OLOGIC1:CLK_RATIO" title="OLOGIC1:CLK_RATIO[0]">OLOGIC1:CLK_RATIO[0]</a></td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-IO_HP_PAIR-IOB1:LVDS" title="IOB1:LVDS[4]">IOB1:LVDS[4]</a></td></tr>
<tr><td>36</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-IO_HP_PAIR-ILOGIC1:RANK23_DLY" title="ILOGIC1:RANK23_DLY">ILOGIC1:RANK23_DLY</a></td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-IO_HP_PAIR-OLOGIC1:CLK_RATIO" title="OLOGIC1:CLK_RATIO[3]">OLOGIC1:CLK_RATIO[3]</a></td><td>-</td><td>-</td><td><a href="#bits-xc7v-IO_HP_PAIR-IDELAY1:IDELAY_VALUE_CUR" title="~IDELAY1:IDELAY_VALUE_CUR[3]">~IDELAY1:IDELAY_VALUE_CUR[3]</a></td><td>-</td><td><a href="#bits-xc7v-IO_HP_PAIR-ODELAY1:ODELAY_VALUE_CUR" title="~ODELAY1:ODELAY_VALUE_CUR[3]">~ODELAY1:ODELAY_VALUE_CUR[3]</a></td><td>-</td><td><a href="#bits-xc7v-IO_HP_PAIR-IOB1:NDRIVE" title="IOB1:NDRIVE[1]">IOB1:NDRIVE[1]</a></td><td>-</td></tr>
<tr><td>37</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-IO_HP_PAIR-ILOGIC1:INTERFACE_TYPE" title="ILOGIC1:INTERFACE_TYPE[1]">ILOGIC1:INTERFACE_TYPE[1]</a></td><td>-</td><td>-</td><td><a href="#bits-xc7v-IO_HP_PAIR-ILOGIC1:I_DELAY_ENABLE" title="ILOGIC1:I_DELAY_ENABLE">ILOGIC1:I_DELAY_ENABLE</a></td><td><a href="#bits-xc7v-IO_HP_PAIR-OLOGIC1:DATA_WIDTH" title="OLOGIC1:DATA_WIDTH[8]">OLOGIC1:DATA_WIDTH[8]</a></td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-IO_HP_PAIR-IOB1:PSLEW" title="IOB1:PSLEW[2]">IOB1:PSLEW[2]</a></td></tr>
<tr><td>38</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-IO_HP_PAIR-ILOGIC1:SERDES" title="ILOGIC1:SERDES">ILOGIC1:SERDES</a></td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-IO_HP_PAIR-OLOGIC1:INV.D2" title="OLOGIC1:INV.D2">OLOGIC1:INV.D2</a></td><td>-</td><td>-</td><td><a href="#bits-xc7v-IO_HP_PAIR-IDELAY1:IDELAY_VALUE_INIT" title="IDELAY1:IDELAY_VALUE_INIT[3]">IDELAY1:IDELAY_VALUE_INIT[3]</a></td><td>-</td><td><a href="#bits-xc7v-IO_HP_PAIR-ODELAY1:ODELAY_VALUE_INIT" title="ODELAY1:ODELAY_VALUE_INIT[3]">ODELAY1:ODELAY_VALUE_INIT[3]</a></td><td>-</td><td><a href="#bits-xc7v-IO_HP_PAIR-IOB1:LVDS" title="IOB1:LVDS[3]">IOB1:LVDS[3]</a></td><td>-</td></tr>
<tr><td>39</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-IO_HP_PAIR-ILOGIC1:I_TSBYPASS_ENABLE" title="ILOGIC1:I_TSBYPASS_ENABLE">ILOGIC1:I_TSBYPASS_ENABLE</a></td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-IO_HP_PAIR-IOB1:NDRIVE" title="~IOB1:NDRIVE[5]">~IOB1:NDRIVE[5]</a></td></tr>
<tr><td>40</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-IO_HP_PAIR-IOB1:PDRIVE" title="IOB1:PDRIVE[6]">IOB1:PDRIVE[6]</a></td><td>-</td></tr>
<tr><td>41</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-IO_HP_PAIR-ODELAY1:FINEDELAY" title="ODELAY1:FINEDELAY">ODELAY1:FINEDELAY</a></td><td>-</td><td><a href="#bits-xc7v-IO_HP_PAIR-IOB1:NSLEW" title="IOB1:NSLEW[3]">IOB1:NSLEW[3]</a></td></tr>
<tr><td>42</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-IO_HP_PAIR-ILOGIC1:SERDES_MODE" title="ILOGIC1:SERDES_MODE">ILOGIC1:SERDES_MODE</a></td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-IO_HP_PAIR-OLOGIC1:INV.D3" title="OLOGIC1:INV.D3">OLOGIC1:INV.D3</a></td><td>-</td><td>-</td><td><a href="#bits-xc7v-IO_HP_PAIR-IDELAY1:PIPE_SEL" title="IDELAY1:PIPE_SEL">IDELAY1:PIPE_SEL</a></td><td>-</td><td><a href="#bits-xc7v-IO_HP_PAIR-ODELAY1:PIPE_SEL" title="ODELAY1:PIPE_SEL">ODELAY1:PIPE_SEL</a></td><td>-</td><td><a href="#bits-xc7v-IO_HP_PAIR-IOB1:LVDS" title="IOB1:LVDS[2]">IOB1:LVDS[2]</a></td><td>-</td></tr>
<tr><td>43</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-IO_HP_PAIR-ILOGIC1:BITSLIP_ENABLE" title="ILOGIC1:BITSLIP_ENABLE">ILOGIC1:BITSLIP_ENABLE</a></td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-IO_HP_PAIR-OLOGIC1:OFF_SRVAL" title="~OLOGIC1:OFF_SRVAL[2]">~OLOGIC1:OFF_SRVAL[2]</a></td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-IO_HP_PAIR-IOB1:NDRIVE" title="IOB1:NDRIVE[6]">IOB1:NDRIVE[6]</a></td></tr>
<tr><td>44</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-IO_HP_PAIR-ILOGIC1:DATA_RATE" title="ILOGIC1:DATA_RATE">ILOGIC1:DATA_RATE</a></td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-IO_HP_PAIR-OLOGIC1:OFF_SRVAL" title="~OLOGIC1:OFF_SRVAL[0]">~OLOGIC1:OFF_SRVAL[0]</a></td><td>-</td><td><a href="#bits-xc7v-IO_HP_PAIR-IDELAY1:IDELAY_VALUE_CUR" title="~IDELAY1:IDELAY_VALUE_CUR[2]">~IDELAY1:IDELAY_VALUE_CUR[2]</a></td><td>-</td><td><a href="#bits-xc7v-IO_HP_PAIR-ODELAY1:ODELAY_VALUE_CUR" title="~ODELAY1:ODELAY_VALUE_CUR[2]">~ODELAY1:ODELAY_VALUE_CUR[2]</a></td><td>-</td><td><a href="#bits-xc7v-IO_HP_PAIR-IOB1:OUTPUT_MISC" title="IOB1:OUTPUT_MISC[5]">IOB1:OUTPUT_MISC[5]</a></td><td>-</td></tr>
<tr><td>45</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-IO_HP_PAIR-ILOGIC1:DATA_WIDTH" title="ILOGIC1:DATA_WIDTH[3]">ILOGIC1:DATA_WIDTH[3]</a></td><td>-</td><td>-</td><td><a href="#bits-xc7v-IO_HP_PAIR-ILOGIC1:INV.D" title="~ILOGIC1:INV.D">~ILOGIC1:INV.D</a></td><td>-</td><td>-</td><td><a href="#bits-xc7v-IO_HP_PAIR-IDELAY1:HIGH_PERFORMANCE_MODE" title="IDELAY1:HIGH_PERFORMANCE_MODE">IDELAY1:HIGH_PERFORMANCE_MODE</a></td><td>-</td><td><a href="#bits-xc7v-IO_HP_PAIR-ODELAY1:HIGH_PERFORMANCE_MODE" title="ODELAY1:HIGH_PERFORMANCE_MODE">ODELAY1:HIGH_PERFORMANCE_MODE</a></td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td></tr>
<tr><td>46</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-IO_HP_PAIR-ILOGIC1:DATA_WIDTH" title="ILOGIC1:DATA_WIDTH[2]">ILOGIC1:DATA_WIDTH[2]</a></td><td><a href="#bits-xc7v-IO_HP_PAIR-ILOGIC1:TSBYPASS_MUX" title="ILOGIC1:TSBYPASS_MUX">ILOGIC1:TSBYPASS_MUX</a></td><td><a href="#bits-xc7v-IO_HP_PAIR-OLOGIC1:MUX.CLKDIV" title="OLOGIC1:MUX.CLKDIV[1]">OLOGIC1:MUX.CLKDIV[1]</a></td><td><a href="#bits-xc7v-IO_HP_PAIR-OLOGIC1:MUX.CLKDIVB" title="OLOGIC1:MUX.CLKDIVB[1]">OLOGIC1:MUX.CLKDIVB[1]</a></td><td><a href="#bits-xc7v-IO_HP_PAIR-OLOGIC1:INV.D4" title="OLOGIC1:INV.D4">OLOGIC1:INV.D4</a></td><td><a href="#bits-xc7v-IO_HP_PAIR-OLOGIC1:OMUX" title="OLOGIC1:OMUX[4]">OLOGIC1:OMUX[4]</a></td><td>-</td><td><a href="#bits-xc7v-IO_HP_PAIR-IDELAY1:IDELAY_VALUE_INIT" title="IDELAY1:IDELAY_VALUE_INIT[2]">IDELAY1:IDELAY_VALUE_INIT[2]</a></td><td>-</td><td><a href="#bits-xc7v-IO_HP_PAIR-ODELAY1:ODELAY_VALUE_INIT" title="ODELAY1:ODELAY_VALUE_INIT[2]">ODELAY1:ODELAY_VALUE_INIT[2]</a></td><td>-</td><td>-</td><td>-</td></tr>
<tr><td>47</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-IO_HP_PAIR-ILOGIC1:DATA_WIDTH" title="ILOGIC1:DATA_WIDTH[1]">ILOGIC1:DATA_WIDTH[1]</a></td><td>-</td><td><a href="#bits-xc7v-IO_HP_PAIR-OLOGIC1:MUX.CLKDIV" title="OLOGIC1:MUX.CLKDIV[0]">OLOGIC1:MUX.CLKDIV[0]</a></td><td>-</td><td><a href="#bits-xc7v-IO_HP_PAIR-OLOGIC1:MISR_ENABLE" title="OLOGIC1:MISR_ENABLE">OLOGIC1:MISR_ENABLE</a></td><td><a href="#bits-xc7v-IO_HP_PAIR-OLOGIC1:MUX.CLKDIVB" title="OLOGIC1:MUX.CLKDIVB[0]">OLOGIC1:MUX.CLKDIVB[0]</a></td><td>-</td><td><a href="#bits-xc7v-IO_HP_PAIR-OLOGIC1:OMUX" title="OLOGIC1:OMUX[0]">OLOGIC1:OMUX[0]</a></td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-IO_HP_PAIR-IOB1:PSLEW" title="IOB1:PSLEW[3]">IOB1:PSLEW[3]</a></td></tr>
<tr><td>48</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-IO_HP_PAIR-ILOGIC1:DATA_WIDTH" title="ILOGIC1:DATA_WIDTH[0]">ILOGIC1:DATA_WIDTH[0]</a></td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-IO_HP_PAIR-OLOGIC1:MISR_CLK_SELECT" title="OLOGIC1:MISR_CLK_SELECT[0]">OLOGIC1:MISR_CLK_SELECT[0]</a></td><td><a href="#bits-xc7v-IO_HP_PAIR-OLOGIC1:OFF_SR_USED" title="OLOGIC1:OFF_SR_USED">OLOGIC1:OFF_SR_USED</a></td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-IO_HP_PAIR-IOB1:LVDS" title="IOB1:LVDS[1]">IOB1:LVDS[1]</a></td><td>-</td></tr>
<tr><td>49</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-IO_HP_PAIR-ILOGIC1:INTERFACE_TYPE" title="ILOGIC1:INTERFACE_TYPE[3]">ILOGIC1:INTERFACE_TYPE[3]</a></td><td>-</td><td>-</td><td><a href="#bits-xc7v-IO_HP_PAIR-ILOGIC1:IFF_TSBYPASS_ENABLE" title="ILOGIC1:IFF_TSBYPASS_ENABLE">ILOGIC1:IFF_TSBYPASS_ENABLE</a></td><td><a href="#bits-xc7v-IO_HP_PAIR-OLOGIC1:INV.D5" title="OLOGIC1:INV.D5">OLOGIC1:INV.D5</a></td><td>-</td><td>-</td><td><a href="#bits-xc7v-IO_HP_PAIR-OLOGIC1:OMUX" title="OLOGIC1:OMUX[3]">OLOGIC1:OMUX[3]</a></td><td>-</td><td><a href="#bits-xc7v-IO_HP_PAIR-IDELAY1:IDELAY_TYPE" title="IDELAY1:IDELAY_TYPE[1]">IDELAY1:IDELAY_TYPE[1]</a></td><td>-</td><td><a href="#bits-xc7v-IO_HP_PAIR-ODELAY1:ODELAY_TYPE" title="ODELAY1:ODELAY_TYPE[1]">ODELAY1:ODELAY_TYPE[1]</a></td><td>-</td><td><a href="#bits-xc7v-IO_HP_PAIR-IOB1:NSLEW" title="IOB1:NSLEW[4]">IOB1:NSLEW[4]</a></td></tr>
<tr><td>50</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-IO_HP_PAIR-ILOGIC1:INV.CLKDIVP" title="ILOGIC1:INV.CLKDIVP">ILOGIC1:INV.CLKDIVP</a></td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-IO_HP_PAIR-OLOGIC1:INV.D6" title="OLOGIC1:INV.D6">OLOGIC1:INV.D6</a></td><td>-</td><td>-</td><td><a href="#bits-xc7v-IO_HP_PAIR-IDELAY1:IDELAY_VALUE_CUR" title="~IDELAY1:IDELAY_VALUE_CUR[1]">~IDELAY1:IDELAY_VALUE_CUR[1]</a></td><td>-</td><td><a href="#bits-xc7v-IO_HP_PAIR-ODELAY1:ODELAY_VALUE_CUR" title="~ODELAY1:ODELAY_VALUE_CUR[1]">~ODELAY1:ODELAY_VALUE_CUR[1]</a></td><td>-</td><td><a href="#bits-xc7v-IO_HP_PAIR-IOB1:PSLEW" title="IOB1:PSLEW[4]">IOB1:PSLEW[4]</a></td><td>-</td></tr>
<tr><td>51</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-IO_HP_PAIR-ILOGIC1:INTERFACE_TYPE" title="ILOGIC1:INTERFACE_TYPE[4]">ILOGIC1:INTERFACE_TYPE[4]</a></td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-IO_HP_PAIR-OLOGIC1:DATA_WIDTH" title="OLOGIC1:DATA_WIDTH[7]">OLOGIC1:DATA_WIDTH[7]</a></td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-IO_HP_PAIR-IOB1:PULL" title="IOB1:PULL[0]">IOB1:PULL[0]</a></td></tr>
<tr><td>52</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-IO_HP_PAIR-ILOGIC1:DYN_CLKDIVP_INV_EN" title="ILOGIC1:DYN_CLKDIVP_INV_EN">ILOGIC1:DYN_CLKDIVP_INV_EN</a></td><td><a href="#bits-xc7v-IO_HP_PAIR-ILOGIC1:IFF_DELAY_ENABLE" title="ILOGIC1:IFF_DELAY_ENABLE">ILOGIC1:IFF_DELAY_ENABLE</a></td><td>-</td><td>-</td><td><a href="#bits-xc7v-IO_HP_PAIR-OLOGIC1:DATA_WIDTH" title="OLOGIC1:DATA_WIDTH[6]">OLOGIC1:DATA_WIDTH[6]</a></td><td>-</td><td>-</td><td><a href="#bits-xc7v-IO_HP_PAIR-IDELAY1:IDELAY_VALUE_INIT" title="IDELAY1:IDELAY_VALUE_INIT[1]">IDELAY1:IDELAY_VALUE_INIT[1]</a></td><td>-</td><td><a href="#bits-xc7v-IO_HP_PAIR-ODELAY1:ODELAY_VALUE_INIT" title="ODELAY1:ODELAY_VALUE_INIT[1]">ODELAY1:ODELAY_VALUE_INIT[1]</a></td><td>-</td><td><a href="#bits-xc7v-IO_HP_PAIR-IOB1:OUTPUT_MISC" title="IOB1:OUTPUT_MISC[4]">IOB1:OUTPUT_MISC[4]</a></td><td>-</td></tr>
<tr><td>53</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-IO_HP_PAIR-ILOGIC1:INTERFACE_TYPE" title="ILOGIC1:INTERFACE_TYPE[2]">ILOGIC1:INTERFACE_TYPE[2]</a></td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-IO_HP_PAIR-OLOGIC1:MISR_ENABLE_FDBK" title="OLOGIC1:MISR_ENABLE_FDBK">OLOGIC1:MISR_ENABLE_FDBK</a></td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-IO_HP_PAIR-IOB1:PULL" title="IOB1:PULL[1]">IOB1:PULL[1]</a></td></tr>
<tr><td>54</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-IO_HP_PAIR-ILOGIC1:DYN_CLKDIV_INV_EN" title="ILOGIC1:DYN_CLKDIV_INV_EN">ILOGIC1:DYN_CLKDIV_INV_EN</a></td><td>-</td><td><a href="#bits-xc7v-IO_HP_PAIR-OLOGIC1:MUX.CLKDIVF" title="OLOGIC1:MUX.CLKDIVF[4]">OLOGIC1:MUX.CLKDIVF[4]</a></td><td><a href="#bits-xc7v-IO_HP_PAIR-OLOGIC1:MUX.CLKDIVFB" title="OLOGIC1:MUX.CLKDIVFB[4]">OLOGIC1:MUX.CLKDIVFB[4]</a></td><td><a href="#bits-xc7v-IO_HP_PAIR-OLOGIC1:INV.D7" title="OLOGIC1:INV.D7">OLOGIC1:INV.D7</a></td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-IO_HP_PAIR-IOB1:OUTPUT_MISC" title="IOB1:OUTPUT_MISC[2]">IOB1:OUTPUT_MISC[2]</a></td><td>-</td></tr>
<tr><td>55</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-IO_HP_PAIR-ILOGIC1:INV.CLKDIV" title="ILOGIC1:INV.CLKDIV">ILOGIC1:INV.CLKDIV</a></td><td>-</td><td><a href="#bits-xc7v-IO_HP_PAIR-OLOGIC1:MUX.CLKDIVF" title="OLOGIC1:MUX.CLKDIVF[5]">OLOGIC1:MUX.CLKDIVF[5]</a></td><td>-</td><td><a href="#bits-xc7v-IO_HP_PAIR-OLOGIC1:MISR_RESET" title="OLOGIC1:MISR_RESET">OLOGIC1:MISR_RESET</a></td><td><a href="#bits-xc7v-IO_HP_PAIR-OLOGIC1:MUX.CLKDIVFB" title="OLOGIC1:MUX.CLKDIVFB[5]">OLOGIC1:MUX.CLKDIVFB[5]</a></td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-IO_HP_PAIR-IDELAY1:IDELAY_TYPE" title="IDELAY1:IDELAY_TYPE[0]">IDELAY1:IDELAY_TYPE[0]</a></td><td>-</td><td><a href="#bits-xc7v-IO_HP_PAIR-ODELAY1:ODELAY_TYPE" title="ODELAY1:ODELAY_TYPE[0]">ODELAY1:ODELAY_TYPE[0]</a></td><td>-</td><td><a href="#bits-xc7v-IO_HP_PAIR-IOB1:LVDS" title="IOB1:LVDS[0]">IOB1:LVDS[0]</a></td></tr>
<tr><td>56</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-IO_HP_PAIR-OLOGIC1:DATA_WIDTH" title="OLOGIC1:DATA_WIDTH[4]">OLOGIC1:DATA_WIDTH[4]</a></td><td>-</td><td>-</td><td><a href="#bits-xc7v-IO_HP_PAIR-IDELAY1:IDELAY_VALUE_CUR" title="~IDELAY1:IDELAY_VALUE_CUR[0]">~IDELAY1:IDELAY_VALUE_CUR[0]</a></td><td>-</td><td><a href="#bits-xc7v-IO_HP_PAIR-ODELAY1:ODELAY_VALUE_CUR" title="~ODELAY1:ODELAY_VALUE_CUR[0]">~ODELAY1:ODELAY_VALUE_CUR[0]</a></td><td>-</td><td>-</td><td>-</td></tr>
<tr><td>57</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-IO_HP_PAIR-ILOGIC1:INTERFACE_TYPE" title="ILOGIC1:INTERFACE_TYPE[0]">ILOGIC1:INTERFACE_TYPE[0]</a></td><td>-</td><td><a href="#bits-xc7v-IO_HP_PAIR-OLOGIC1:MUX.CLKDIVF" title="OLOGIC1:MUX.CLKDIVF[6]">OLOGIC1:MUX.CLKDIVF[6]</a></td><td>-</td><td><a href="#bits-xc7v-IO_HP_PAIR-OLOGIC1:DATA_WIDTH" title="OLOGIC1:DATA_WIDTH[3]">OLOGIC1:DATA_WIDTH[3]</a></td><td><a href="#bits-xc7v-IO_HP_PAIR-OLOGIC1:MUX.CLKDIVFB" title="OLOGIC1:MUX.CLKDIVFB[6]">OLOGIC1:MUX.CLKDIVFB[6]</a></td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-IO_HP_PAIR-IOB1:PULL_DYNAMIC" title="IOB1:PULL_DYNAMIC">IOB1:PULL_DYNAMIC</a></td></tr>
<tr><td>58</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-IO_HP_PAIR-OLOGIC1:MISR_CLK_SELECT" title="OLOGIC1:MISR_CLK_SELECT[1]">OLOGIC1:MISR_CLK_SELECT[1]</a></td><td>-</td><td>-</td><td><a href="#bits-xc7v-IO_HP_PAIR-IDELAY1:IDELAY_VALUE_INIT" title="IDELAY1:IDELAY_VALUE_INIT[0]">IDELAY1:IDELAY_VALUE_INIT[0]</a></td><td>-</td><td><a href="#bits-xc7v-IO_HP_PAIR-ODELAY1:ODELAY_VALUE_INIT" title="ODELAY1:ODELAY_VALUE_INIT[0]">ODELAY1:ODELAY_VALUE_INIT[0]</a></td><td>-</td><td><a href="#bits-xc7v-IO_HP_PAIR-IOB1:INPUT_MISC" title="IOB1:INPUT_MISC">IOB1:INPUT_MISC</a></td><td>-</td></tr>
<tr><td>59</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-IO_HP_PAIR-OLOGIC1:MUX.CLKDIVF" title="OLOGIC1:MUX.CLKDIVF[2]">OLOGIC1:MUX.CLKDIVF[2]</a></td><td><a href="#bits-xc7v-IO_HP_PAIR-ILOGIC1:INV.CLK" title="~ILOGIC1:INV.CLK[1]">~ILOGIC1:INV.CLK[1]</a></td><td><a href="#bits-xc7v-IO_HP_PAIR-OLOGIC1:DATA_WIDTH" title="OLOGIC1:DATA_WIDTH[5]">OLOGIC1:DATA_WIDTH[5]</a></td><td><a href="#bits-xc7v-IO_HP_PAIR-OLOGIC1:MUX.CLKDIVFB" title="OLOGIC1:MUX.CLKDIVFB[2]">OLOGIC1:MUX.CLKDIVFB[2]</a></td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-IO_HP_PAIR-IOB1:PULL" title="IOB1:PULL[2]">IOB1:PULL[2]</a></td></tr>
<tr><td>60</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-IO_HP_PAIR-ILOGIC1:INV.OCLK2" title="ILOGIC1:INV.OCLK2">ILOGIC1:INV.OCLK2</a></td><td><a href="#bits-xc7v-IO_HP_PAIR-OLOGIC1:MUX.CLKDIVF" title="OLOGIC1:MUX.CLKDIVF[0]">OLOGIC1:MUX.CLKDIVF[0]</a></td><td><a href="#bits-xc7v-IO_HP_PAIR-OLOGIC1:MUX.CLKDIVFB" title="OLOGIC1:MUX.CLKDIVFB[0]">OLOGIC1:MUX.CLKDIVFB[0]</a></td><td><a href="#bits-xc7v-IO_HP_PAIR-OLOGIC1:DATA_WIDTH" title="OLOGIC1:DATA_WIDTH[2]">OLOGIC1:DATA_WIDTH[2]</a></td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-IO_HP_PAIR-IOB1:IBUF_MODE" title="IOB1:IBUF_MODE[3]">IOB1:IBUF_MODE[3]</a></td><td>-</td></tr>
<tr><td>61</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-IO_HP_PAIR-OLOGIC1:MUX.CLKDIVF" title="OLOGIC1:MUX.CLKDIVF[3]">OLOGIC1:MUX.CLKDIVF[3]</a></td><td><a href="#bits-xc7v-IO_HP_PAIR-ILOGIC1:INV.CLK" title="~ILOGIC1:INV.CLK[2]">~ILOGIC1:INV.CLK[2]</a></td><td><a href="#bits-xc7v-IO_HP_PAIR-OLOGIC1:INV.D8" title="OLOGIC1:INV.D8">OLOGIC1:INV.D8</a></td><td><a href="#bits-xc7v-IO_HP_PAIR-OLOGIC1:MUX.CLKDIVFB" title="OLOGIC1:MUX.CLKDIVFB[3]">OLOGIC1:MUX.CLKDIVFB[3]</a></td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-IO_HP_PAIR-IOB1:IBUF_MODE" title="IOB1:IBUF_MODE[2]">IOB1:IBUF_MODE[2]</a></td></tr>
<tr><td>62</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-IO_HP_PAIR-ILOGIC1:INV.CLK" title="~ILOGIC1:INV.CLK[0]">~ILOGIC1:INV.CLK[0]</a></td><td><a href="#bits-xc7v-IO_HP_PAIR-OLOGIC1:MUX.CLKDIVF" title="OLOGIC1:MUX.CLKDIVF[1]">OLOGIC1:MUX.CLKDIVF[1]</a></td><td><a href="#bits-xc7v-IO_HP_PAIR-OLOGIC1:MUX.CLKDIVFB" title="OLOGIC1:MUX.CLKDIVFB[1]">OLOGIC1:MUX.CLKDIVFB[1]</a></td><td><a href="#bits-xc7v-IO_HP_PAIR-OLOGIC1:DATA_WIDTH" title="OLOGIC1:DATA_WIDTH[1]">OLOGIC1:DATA_WIDTH[1]</a></td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-IO_HP_PAIR-IOB1:IBUF_MODE" title="IOB1:IBUF_MODE[1]">IOB1:IBUF_MODE[1]</a></td><td>-</td></tr>
<tr><td>63</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-IO_HP_PAIR-ILOGIC1:DYN_CLK_INV_EN" title="ILOGIC1:DYN_CLK_INV_EN">ILOGIC1:DYN_CLK_INV_EN</a></td><td><a href="#bits-xc7v-IO_HP_PAIR-OLOGIC1:DATA_WIDTH" title="OLOGIC1:DATA_WIDTH[0]">OLOGIC1:DATA_WIDTH[0]</a></td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-IO_HP_PAIR-IOB1:IBUF_MODE" title="IOB1:IBUF_MODE[0]">IOB1:IBUF_MODE[0]</a></td></tr>
</table>
<div id="bits-xc7v-IO_HP_PAIR-IDELAY0:CINVCTRL_SEL"></div>
<div id="bits-xc7v-IO_HP_PAIR-IDELAY0:ENABLE"></div>
<div id="bits-xc7v-IO_HP_PAIR-IDELAY0:HIGH_PERFORMANCE_MODE"></div>
<div id="bits-xc7v-IO_HP_PAIR-IDELAY0:INV.C"></div>
<div id="bits-xc7v-IO_HP_PAIR-IDELAY0:INV.DATAIN"></div>
<div id="bits-xc7v-IO_HP_PAIR-IDELAY0:INV.IDATAIN"></div>
<div id="bits-xc7v-IO_HP_PAIR-IDELAY0:PIPE_SEL"></div>
<div id="bits-xc7v-IO_HP_PAIR-IDELAY1:CINVCTRL_SEL"></div>
<div id="bits-xc7v-IO_HP_PAIR-IDELAY1:ENABLE"></div>
<div id="bits-xc7v-IO_HP_PAIR-IDELAY1:HIGH_PERFORMANCE_MODE"></div>
<div id="bits-xc7v-IO_HP_PAIR-IDELAY1:INV.C"></div>
<div id="bits-xc7v-IO_HP_PAIR-IDELAY1:INV.DATAIN"></div>
<div id="bits-xc7v-IO_HP_PAIR-IDELAY1:INV.IDATAIN"></div>
<div id="bits-xc7v-IO_HP_PAIR-IDELAY1:PIPE_SEL"></div>
<div id="bits-xc7v-IO_HP_PAIR-ILOGIC0:BITSLIP_ENABLE"></div>
<div id="bits-xc7v-IO_HP_PAIR-ILOGIC0:DYN_CLKDIVP_INV_EN"></div>
<div id="bits-xc7v-IO_HP_PAIR-ILOGIC0:DYN_CLKDIV_INV_EN"></div>
<div id="bits-xc7v-IO_HP_PAIR-ILOGIC0:DYN_CLK_INV_EN"></div>
<div id="bits-xc7v-IO_HP_PAIR-ILOGIC0:D_EMU1"></div>
<div id="bits-xc7v-IO_HP_PAIR-ILOGIC0:D_EMU2"></div>
<div id="bits-xc7v-IO_HP_PAIR-ILOGIC0:IFF_DELAY_ENABLE"></div>
<div id="bits-xc7v-IO_HP_PAIR-ILOGIC0:IFF_SR_USED"></div>
<div id="bits-xc7v-IO_HP_PAIR-ILOGIC0:IFF_TSBYPASS_ENABLE"></div>
<div id="bits-xc7v-IO_HP_PAIR-ILOGIC0:INV.CLKDIV"></div>
<div id="bits-xc7v-IO_HP_PAIR-ILOGIC0:INV.CLKDIVP"></div>
<div id="bits-xc7v-IO_HP_PAIR-ILOGIC0:INV.OCLK1"></div>
<div id="bits-xc7v-IO_HP_PAIR-ILOGIC0:INV.OCLK2"></div>
<div id="bits-xc7v-IO_HP_PAIR-ILOGIC0:I_DELAY_ENABLE"></div>
<div id="bits-xc7v-IO_HP_PAIR-ILOGIC0:I_TSBYPASS_ENABLE"></div>
<div id="bits-xc7v-IO_HP_PAIR-ILOGIC0:RANK23_DLY"></div>
<div id="bits-xc7v-IO_HP_PAIR-ILOGIC0:SERDES"></div>
<div id="bits-xc7v-IO_HP_PAIR-ILOGIC1:BITSLIP_ENABLE"></div>
<div id="bits-xc7v-IO_HP_PAIR-ILOGIC1:DYN_CLKDIVP_INV_EN"></div>
<div id="bits-xc7v-IO_HP_PAIR-ILOGIC1:DYN_CLKDIV_INV_EN"></div>
<div id="bits-xc7v-IO_HP_PAIR-ILOGIC1:DYN_CLK_INV_EN"></div>
<div id="bits-xc7v-IO_HP_PAIR-ILOGIC1:D_EMU1"></div>
<div id="bits-xc7v-IO_HP_PAIR-ILOGIC1:D_EMU2"></div>
<div id="bits-xc7v-IO_HP_PAIR-ILOGIC1:IFF_DELAY_ENABLE"></div>
<div id="bits-xc7v-IO_HP_PAIR-ILOGIC1:IFF_SR_USED"></div>
<div id="bits-xc7v-IO_HP_PAIR-ILOGIC1:IFF_TSBYPASS_ENABLE"></div>
<div id="bits-xc7v-IO_HP_PAIR-ILOGIC1:INV.CLKDIV"></div>
<div id="bits-xc7v-IO_HP_PAIR-ILOGIC1:INV.CLKDIVP"></div>
<div id="bits-xc7v-IO_HP_PAIR-ILOGIC1:INV.OCLK1"></div>
<div id="bits-xc7v-IO_HP_PAIR-ILOGIC1:INV.OCLK2"></div>
<div id="bits-xc7v-IO_HP_PAIR-ILOGIC1:I_DELAY_ENABLE"></div>
<div id="bits-xc7v-IO_HP_PAIR-ILOGIC1:I_TSBYPASS_ENABLE"></div>
<div id="bits-xc7v-IO_HP_PAIR-ILOGIC1:RANK23_DLY"></div>
<div id="bits-xc7v-IO_HP_PAIR-ILOGIC1:SERDES"></div>
<div id="bits-xc7v-IO_HP_PAIR-IOB0:DCIUPDATEMODE_QUIET"></div>
<div id="bits-xc7v-IO_HP_PAIR-IOB0:DCI_T"></div>
<div id="bits-xc7v-IO_HP_PAIR-IOB0:DQS_BIAS_N"></div>
<div id="bits-xc7v-IO_HP_PAIR-IOB0:DQS_BIAS_P"></div>
<div id="bits-xc7v-IO_HP_PAIR-IOB0:INPUT_MISC"></div>
<div id="bits-xc7v-IO_HP_PAIR-IOB0:OUTPUT_DELAY"></div>
<div id="bits-xc7v-IO_HP_PAIR-IOB0:PULL_DYNAMIC"></div>
<div id="bits-xc7v-IO_HP_PAIR-IOB0:VREF_SYSMON"></div>
<div id="bits-xc7v-IO_HP_PAIR-IOB1:DCIUPDATEMODE_QUIET"></div>
<div id="bits-xc7v-IO_HP_PAIR-IOB1:DCI_T"></div>
<div id="bits-xc7v-IO_HP_PAIR-IOB1:DQS_BIAS_N"></div>
<div id="bits-xc7v-IO_HP_PAIR-IOB1:DQS_BIAS_P"></div>
<div id="bits-xc7v-IO_HP_PAIR-IOB1:INPUT_MISC"></div>
<div id="bits-xc7v-IO_HP_PAIR-IOB1:OUTPUT_DELAY"></div>
<div id="bits-xc7v-IO_HP_PAIR-IOB1:PULL_DYNAMIC"></div>
<div id="bits-xc7v-IO_HP_PAIR-IOB1:VREF_SYSMON"></div>
<div id="bits-xc7v-IO_HP_PAIR-ODELAY0:CINVCTRL_SEL"></div>
<div id="bits-xc7v-IO_HP_PAIR-ODELAY0:ENABLE"></div>
<div id="bits-xc7v-IO_HP_PAIR-ODELAY0:HIGH_PERFORMANCE_MODE"></div>
<div id="bits-xc7v-IO_HP_PAIR-ODELAY0:INV.C"></div>
<div id="bits-xc7v-IO_HP_PAIR-ODELAY0:PIPE_SEL"></div>
<div id="bits-xc7v-IO_HP_PAIR-ODELAY1:CINVCTRL_SEL"></div>
<div id="bits-xc7v-IO_HP_PAIR-ODELAY1:ENABLE"></div>
<div id="bits-xc7v-IO_HP_PAIR-ODELAY1:HIGH_PERFORMANCE_MODE"></div>
<div id="bits-xc7v-IO_HP_PAIR-ODELAY1:INV.C"></div>
<div id="bits-xc7v-IO_HP_PAIR-ODELAY1:PIPE_SEL"></div>
<div id="bits-xc7v-IO_HP_PAIR-OLOGIC0:INV.CLKDIV"></div>
<div id="bits-xc7v-IO_HP_PAIR-OLOGIC0:INV.CLKDIVF"></div>
<div id="bits-xc7v-IO_HP_PAIR-OLOGIC0:INV.D1"></div>
<div id="bits-xc7v-IO_HP_PAIR-OLOGIC0:INV.D2"></div>
<div id="bits-xc7v-IO_HP_PAIR-OLOGIC0:INV.D3"></div>
<div id="bits-xc7v-IO_HP_PAIR-OLOGIC0:INV.D4"></div>
<div id="bits-xc7v-IO_HP_PAIR-OLOGIC0:INV.D5"></div>
<div id="bits-xc7v-IO_HP_PAIR-OLOGIC0:INV.D6"></div>
<div id="bits-xc7v-IO_HP_PAIR-OLOGIC0:INV.D7"></div>
<div id="bits-xc7v-IO_HP_PAIR-OLOGIC0:INV.D8"></div>
<div id="bits-xc7v-IO_HP_PAIR-OLOGIC0:MISR_ENABLE"></div>
<div id="bits-xc7v-IO_HP_PAIR-OLOGIC0:MISR_ENABLE_FDBK"></div>
<div id="bits-xc7v-IO_HP_PAIR-OLOGIC0:MISR_RESET"></div>
<div id="bits-xc7v-IO_HP_PAIR-OLOGIC0:OFF_SR_SYNC"></div>
<div id="bits-xc7v-IO_HP_PAIR-OLOGIC0:OFF_SR_USED"></div>
<div id="bits-xc7v-IO_HP_PAIR-OLOGIC0:SELFHEAL"></div>
<div id="bits-xc7v-IO_HP_PAIR-OLOGIC0:SERDES"></div>
<div id="bits-xc7v-IO_HP_PAIR-OLOGIC0:TBYTE_CTL"></div>
<div id="bits-xc7v-IO_HP_PAIR-OLOGIC0:TBYTE_SRC"></div>
<div id="bits-xc7v-IO_HP_PAIR-OLOGIC0:TFF_SR_SYNC"></div>
<div id="bits-xc7v-IO_HP_PAIR-OLOGIC0:TFF_SR_USED"></div>
<div id="bits-xc7v-IO_HP_PAIR-OLOGIC1:INV.CLKDIV"></div>
<div id="bits-xc7v-IO_HP_PAIR-OLOGIC1:INV.CLKDIVF"></div>
<div id="bits-xc7v-IO_HP_PAIR-OLOGIC1:INV.D1"></div>
<div id="bits-xc7v-IO_HP_PAIR-OLOGIC1:INV.D2"></div>
<div id="bits-xc7v-IO_HP_PAIR-OLOGIC1:INV.D3"></div>
<div id="bits-xc7v-IO_HP_PAIR-OLOGIC1:INV.D4"></div>
<div id="bits-xc7v-IO_HP_PAIR-OLOGIC1:INV.D5"></div>
<div id="bits-xc7v-IO_HP_PAIR-OLOGIC1:INV.D6"></div>
<div id="bits-xc7v-IO_HP_PAIR-OLOGIC1:INV.D7"></div>
<div id="bits-xc7v-IO_HP_PAIR-OLOGIC1:INV.D8"></div>
<div id="bits-xc7v-IO_HP_PAIR-OLOGIC1:MISR_ENABLE"></div>
<div id="bits-xc7v-IO_HP_PAIR-OLOGIC1:MISR_ENABLE_FDBK"></div>
<div id="bits-xc7v-IO_HP_PAIR-OLOGIC1:MISR_RESET"></div>
<div id="bits-xc7v-IO_HP_PAIR-OLOGIC1:OFF_SR_SYNC"></div>
<div id="bits-xc7v-IO_HP_PAIR-OLOGIC1:OFF_SR_USED"></div>
<div id="bits-xc7v-IO_HP_PAIR-OLOGIC1:SELFHEAL"></div>
<div id="bits-xc7v-IO_HP_PAIR-OLOGIC1:SERDES"></div>
<div id="bits-xc7v-IO_HP_PAIR-OLOGIC1:TBYTE_CTL"></div>
<div id="bits-xc7v-IO_HP_PAIR-OLOGIC1:TBYTE_SRC"></div>
<div id="bits-xc7v-IO_HP_PAIR-OLOGIC1:TFF_SR_SYNC"></div>
<div id="bits-xc7v-IO_HP_PAIR-OLOGIC1:TFF_SR_USED"></div>
<table class="docutils align-default prjcombine-enum">
<tr><th>IDELAY0:CINVCTRL_SEL</th><th>[0, 34, 38]</th></tr>
<tr><th>IDELAY0:ENABLE</th><th>[0, 33, 54]</th></tr>
<tr><th>IDELAY0:HIGH_PERFORMANCE_MODE</th><th>[0, 33, 18]</th></tr>
<tr><th>IDELAY0:INV.C</th><th>[0, 35, 39]</th></tr>
<tr><th>IDELAY0:INV.DATAIN</th><th>[0, 34, 46]</th></tr>
<tr><th>IDELAY0:INV.IDATAIN</th><th>[0, 32, 55]</th></tr>
<tr><th>IDELAY0:PIPE_SEL</th><th>[0, 35, 21]</th></tr>
<tr><th>IDELAY1:CINVCTRL_SEL</th><th>[1, 35, 25]</th></tr>
<tr><th>IDELAY1:ENABLE</th><th>[1, 32, 9]</th></tr>
<tr><th>IDELAY1:HIGH_PERFORMANCE_MODE</th><th>[1, 32, 45]</th></tr>
<tr><th>IDELAY1:INV.C</th><th>[1, 34, 24]</th></tr>
<tr><th>IDELAY1:INV.DATAIN</th><th>[1, 35, 17]</th></tr>
<tr><th>IDELAY1:INV.IDATAIN</th><th>[1, 33, 8]</th></tr>
<tr><th>IDELAY1:PIPE_SEL</th><th>[1, 34, 42]</th></tr>
<tr><th>ILOGIC0:BITSLIP_ENABLE</th><th>[0, 27, 20]</th></tr>
<tr><th>ILOGIC0:DYN_CLKDIVP_INV_EN</th><th>[0, 26, 11]</th></tr>
<tr><th>ILOGIC0:DYN_CLKDIV_INV_EN</th><th>[0, 26, 9]</th></tr>
<tr><th>ILOGIC0:DYN_CLK_INV_EN</th><th>[0, 28, 0]</th></tr>
<tr><th>ILOGIC0:D_EMU1</th><th>[0, 28, 62]</th></tr>
<tr><th>ILOGIC0:D_EMU2</th><th>[0, 29, 61]</th></tr>
<tr><th>ILOGIC0:IFF_DELAY_ENABLE</th><th>[0, 29, 11]</th></tr>
<tr><th>ILOGIC0:IFF_SR_USED</th><th>[0, 26, 57]</th></tr>
<tr><th>ILOGIC0:IFF_TSBYPASS_ENABLE</th><th>[0, 28, 14]</th></tr>
<tr><th>ILOGIC0:INV.CLKDIV</th><th>[0, 27, 8]</th></tr>
<tr><th>ILOGIC0:INV.CLKDIVP</th><th>[0, 26, 13]</th></tr>
<tr><th>ILOGIC0:INV.OCLK1</th><th>[0, 29, 63]</th></tr>
<tr><th>ILOGIC0:INV.OCLK2</th><th>[0, 29, 3]</th></tr>
<tr><th>ILOGIC0:I_DELAY_ENABLE</th><th>[0, 28, 26]</th></tr>
<tr><th>ILOGIC0:I_TSBYPASS_ENABLE</th><th>[0, 28, 24]</th></tr>
<tr><th>ILOGIC0:RANK23_DLY</th><th>[0, 26, 27]</th></tr>
<tr><th>ILOGIC0:SERDES</th><th>[0, 26, 25]</th></tr>
<tr><th>ILOGIC1:BITSLIP_ENABLE</th><th>[1, 26, 43]</th></tr>
<tr><th>ILOGIC1:DYN_CLKDIVP_INV_EN</th><th>[1, 27, 52]</th></tr>
<tr><th>ILOGIC1:DYN_CLKDIV_INV_EN</th><th>[1, 27, 54]</th></tr>
<tr><th>ILOGIC1:DYN_CLK_INV_EN</th><th>[1, 29, 63]</th></tr>
<tr><th>ILOGIC1:D_EMU1</th><th>[1, 29, 1]</th></tr>
<tr><th>ILOGIC1:D_EMU2</th><th>[1, 28, 2]</th></tr>
<tr><th>ILOGIC1:IFF_DELAY_ENABLE</th><th>[1, 28, 52]</th></tr>
<tr><th>ILOGIC1:IFF_SR_USED</th><th>[1, 27, 6]</th></tr>
<tr><th>ILOGIC1:IFF_TSBYPASS_ENABLE</th><th>[1, 29, 49]</th></tr>
<tr><th>ILOGIC1:INV.CLKDIV</th><th>[1, 26, 55]</th></tr>
<tr><th>ILOGIC1:INV.CLKDIVP</th><th>[1, 27, 50]</th></tr>
<tr><th>ILOGIC1:INV.OCLK1</th><th>[1, 28, 0]</th></tr>
<tr><th>ILOGIC1:INV.OCLK2</th><th>[1, 28, 60]</th></tr>
<tr><th>ILOGIC1:I_DELAY_ENABLE</th><th>[1, 29, 37]</th></tr>
<tr><th>ILOGIC1:I_TSBYPASS_ENABLE</th><th>[1, 29, 39]</th></tr>
<tr><th>ILOGIC1:RANK23_DLY</th><th>[1, 27, 36]</th></tr>
<tr><th>ILOGIC1:SERDES</th><th>[1, 27, 38]</th></tr>
<tr><th>IOB0:DCIUPDATEMODE_QUIET</th><th>[0, 38, 56]</th></tr>
<tr><th>IOB0:DCI_T</th><th>[0, 39, 63]</th></tr>
<tr><th>IOB0:DQS_BIAS_N</th><th>[0, 38, 36]</th></tr>
<tr><th>IOB0:DQS_BIAS_P</th><th>[0, 39, 29]</th></tr>
<tr><th>IOB0:INPUT_MISC</th><th>[0, 39, 5]</th></tr>
<tr><th>IOB0:OUTPUT_DELAY</th><th>[0, 38, 52]</th></tr>
<tr><th>IOB0:PULL_DYNAMIC</th><th>[0, 38, 6]</th></tr>
<tr><th>IOB0:VREF_SYSMON</th><th>[0, 39, 59]</th></tr>
<tr><th>IOB1:DCIUPDATEMODE_QUIET</th><th>[1, 39, 7]</th></tr>
<tr><th>IOB1:DCI_T</th><th>[1, 38, 0]</th></tr>
<tr><th>IOB1:DQS_BIAS_N</th><th>[1, 39, 27]</th></tr>
<tr><th>IOB1:DQS_BIAS_P</th><th>[1, 38, 34]</th></tr>
<tr><th>IOB1:INPUT_MISC</th><th>[1, 38, 58]</th></tr>
<tr><th>IOB1:OUTPUT_DELAY</th><th>[1, 39, 11]</th></tr>
<tr><th>IOB1:PULL_DYNAMIC</th><th>[1, 39, 57]</th></tr>
<tr><th>IOB1:VREF_SYSMON</th><th>[1, 38, 4]</th></tr>
<tr><th>ODELAY0:CINVCTRL_SEL</th><th>[0, 36, 38]</th></tr>
<tr><th>ODELAY0:ENABLE</th><th>[0, 35, 54]</th></tr>
<tr><th>ODELAY0:HIGH_PERFORMANCE_MODE</th><th>[0, 35, 18]</th></tr>
<tr><th>ODELAY0:INV.C</th><th>[0, 37, 39]</th></tr>
<tr><th>ODELAY0:PIPE_SEL</th><th>[0, 37, 21]</th></tr>
<tr><th>ODELAY1:CINVCTRL_SEL</th><th>[1, 37, 25]</th></tr>
<tr><th>ODELAY1:ENABLE</th><th>[1, 34, 9]</th></tr>
<tr><th>ODELAY1:HIGH_PERFORMANCE_MODE</th><th>[1, 34, 45]</th></tr>
<tr><th>ODELAY1:INV.C</th><th>[1, 36, 24]</th></tr>
<tr><th>ODELAY1:PIPE_SEL</th><th>[1, 36, 42]</th></tr>
<tr><th>OLOGIC0:INV.CLKDIV</th><th>[0, 31, 42]</th></tr>
<tr><th>OLOGIC0:INV.CLKDIVF</th><th>[0, 30, 33]</th></tr>
<tr><th>OLOGIC0:INV.D1</th><th>[0, 31, 30]</th></tr>
<tr><th>OLOGIC0:INV.D2</th><th>[0, 30, 25]</th></tr>
<tr><th>OLOGIC0:INV.D3</th><th>[0, 30, 21]</th></tr>
<tr><th>OLOGIC0:INV.D4</th><th>[0, 30, 17]</th></tr>
<tr><th>OLOGIC0:INV.D5</th><th>[0, 31, 14]</th></tr>
<tr><th>OLOGIC0:INV.D6</th><th>[0, 30, 13]</th></tr>
<tr><th>OLOGIC0:INV.D7</th><th>[0, 30, 9]</th></tr>
<tr><th>OLOGIC0:INV.D8</th><th>[0, 31, 2]</th></tr>
<tr><th>OLOGIC0:MISR_ENABLE</th><th>[0, 31, 16]</th></tr>
<tr><th>OLOGIC0:MISR_ENABLE_FDBK</th><th>[0, 31, 10]</th></tr>
<tr><th>OLOGIC0:MISR_RESET</th><th>[0, 31, 8]</th></tr>
<tr><th>OLOGIC0:OFF_SR_SYNC</th><th>[0, 33, 33]</th></tr>
<tr><th>OLOGIC0:OFF_SR_USED</th><th>[0, 33, 15]</th></tr>
<tr><th>OLOGIC0:SELFHEAL</th><th>[0, 30, 31]</th></tr>
<tr><th>OLOGIC0:SERDES</th><th>[0, 32, 54]</th></tr>
<tr><th>OLOGIC0:TBYTE_CTL</th><th>[0, 33, 47]</th></tr>
<tr><th>OLOGIC0:TBYTE_SRC</th><th>[0, 33, 43]</th></tr>
<tr><th>OLOGIC0:TFF_SR_SYNC</th><th>[0, 33, 55]</th></tr>
<tr><th>OLOGIC0:TFF_SR_USED</th><th>[0, 32, 38]</th></tr>
<tr><th>OLOGIC1:INV.CLKDIV</th><th>[1, 30, 21]</th></tr>
<tr><th>OLOGIC1:INV.CLKDIVF</th><th>[1, 31, 30]</th></tr>
<tr><th>OLOGIC1:INV.D1</th><th>[1, 30, 33]</th></tr>
<tr><th>OLOGIC1:INV.D2</th><th>[1, 31, 38]</th></tr>
<tr><th>OLOGIC1:INV.D3</th><th>[1, 31, 42]</th></tr>
<tr><th>OLOGIC1:INV.D4</th><th>[1, 31, 46]</th></tr>
<tr><th>OLOGIC1:INV.D5</th><th>[1, 30, 49]</th></tr>
<tr><th>OLOGIC1:INV.D6</th><th>[1, 31, 50]</th></tr>
<tr><th>OLOGIC1:INV.D7</th><th>[1, 31, 54]</th></tr>
<tr><th>OLOGIC1:INV.D8</th><th>[1, 30, 61]</th></tr>
<tr><th>OLOGIC1:MISR_ENABLE</th><th>[1, 30, 47]</th></tr>
<tr><th>OLOGIC1:MISR_ENABLE_FDBK</th><th>[1, 30, 53]</th></tr>
<tr><th>OLOGIC1:MISR_RESET</th><th>[1, 30, 55]</th></tr>
<tr><th>OLOGIC1:OFF_SR_SYNC</th><th>[1, 32, 30]</th></tr>
<tr><th>OLOGIC1:OFF_SR_USED</th><th>[1, 32, 48]</th></tr>
<tr><th>OLOGIC1:SELFHEAL</th><th>[1, 31, 32]</th></tr>
<tr><th>OLOGIC1:SERDES</th><th>[1, 33, 9]</th></tr>
<tr><th>OLOGIC1:TBYTE_CTL</th><th>[1, 32, 16]</th></tr>
<tr><th>OLOGIC1:TBYTE_SRC</th><th>[1, 32, 20]</th></tr>
<tr><th>OLOGIC1:TFF_SR_SYNC</th><th>[1, 32, 8]</th></tr>
<tr><th>OLOGIC1:TFF_SR_USED</th><th>[1, 33, 25]</th></tr>
<tr><td>Non-inverted</td><td>[0]</td></tr>
</table>
<div id="bits-xc7v-IO_HP_PAIR-ILOGIC0:DATA_WIDTH"></div>
<div id="bits-xc7v-IO_HP_PAIR-ILOGIC1:DATA_WIDTH"></div>
<table class="docutils align-default prjcombine-enum">
<tr><th>ILOGIC0:DATA_WIDTH</th><th>[0, 27, 18]</th><th>[0, 26, 17]</th><th>[0, 27, 16]</th><th>[0, 26, 15]</th></tr>
<tr><th>ILOGIC1:DATA_WIDTH</th><th>[1, 26, 45]</th><th>[1, 27, 46]</th><th>[1, 26, 47]</th><th>[1, 27, 48]</th></tr>
<tr><td>NONE</td><td>0</td><td>0</td><td>0</td><td>0</td></tr>
<tr><td>2</td><td>0</td><td>0</td><td>1</td><td>0</td></tr>
<tr><td>3</td><td>0</td><td>0</td><td>1</td><td>1</td></tr>
<tr><td>4</td><td>0</td><td>1</td><td>0</td><td>0</td></tr>
<tr><td>5</td><td>0</td><td>1</td><td>0</td><td>1</td></tr>
<tr><td>6</td><td>0</td><td>1</td><td>1</td><td>0</td></tr>
<tr><td>7</td><td>0</td><td>1</td><td>1</td><td>1</td></tr>
<tr><td>8</td><td>1</td><td>0</td><td>0</td><td>0</td></tr>
<tr><td>10</td><td>1</td><td>0</td><td>1</td><td>0</td></tr>
<tr><td>14</td><td>1</td><td>1</td><td>1</td><td>0</td></tr>
</table>
<div id="bits-xc7v-IO_HP_PAIR-ILOGIC0:DATA_RATE"></div>
<div id="bits-xc7v-IO_HP_PAIR-ILOGIC1:DATA_RATE"></div>
<table class="docutils align-default prjcombine-enum">
<tr><th>ILOGIC0:DATA_RATE</th><th>[0, 26, 19]</th></tr>
<tr><th>ILOGIC1:DATA_RATE</th><th>[1, 27, 44]</th></tr>
<tr><td>DDR</td><td>0</td></tr>
<tr><td>SDR</td><td>1</td></tr>
</table>
<div id="bits-xc7v-IO_HP_PAIR-ILOGIC0:SERDES_MODE"></div>
<div id="bits-xc7v-IO_HP_PAIR-ILOGIC1:SERDES_MODE"></div>
<div id="bits-xc7v-IO_HP_PAIR-OLOGIC0:SERDES_MODE"></div>
<div id="bits-xc7v-IO_HP_PAIR-OLOGIC1:SERDES_MODE"></div>
<table class="docutils align-default prjcombine-enum">
<tr><th>ILOGIC0:SERDES_MODE</th><th>[0, 26, 21]</th></tr>
<tr><th>ILOGIC1:SERDES_MODE</th><th>[1, 27, 42]</th></tr>
<tr><th>OLOGIC0:SERDES_MODE</th><th>[0, 32, 44]</th></tr>
<tr><th>OLOGIC1:SERDES_MODE</th><th>[1, 33, 19]</th></tr>
<tr><td>MASTER</td><td>0</td></tr>
<tr><td>SLAVE</td><td>1</td></tr>
</table>
<div id="bits-xc7v-IO_HP_PAIR-ILOGIC0:DDR_CLK_EDGE"></div>
<div id="bits-xc7v-IO_HP_PAIR-ILOGIC1:DDR_CLK_EDGE"></div>
<table class="docutils align-default prjcombine-enum">
<tr><th>ILOGIC0:DDR_CLK_EDGE</th><th>[0, 27, 28]</th><th>[0, 26, 29]</th></tr>
<tr><th>ILOGIC1:DDR_CLK_EDGE</th><th>[1, 26, 35]</th><th>[1, 27, 34]</th></tr>
<tr><td>SAME_EDGE_PIPELINED</td><td>0</td><td>0</td></tr>
<tr><td>OPPOSITE_EDGE</td><td>0</td><td>1</td></tr>
<tr><td>SAME_EDGE</td><td>1</td><td>0</td></tr>
</table>
<div id="bits-xc7v-IO_HP_PAIR-ILOGIC0:NUM_CE"></div>
<div id="bits-xc7v-IO_HP_PAIR-ILOGIC1:NUM_CE"></div>
<table class="docutils align-default prjcombine-enum">
<tr><th>ILOGIC0:NUM_CE</th><th>[0, 26, 47]</th></tr>
<tr><th>ILOGIC1:NUM_CE</th><th>[1, 27, 16]</th></tr>
<tr><td>1</td><td>0</td></tr>
<tr><td>2</td><td>1</td></tr>
</table>
<div id="bits-xc7v-IO_HP_PAIR-ILOGIC0:INTERFACE_TYPE"></div>
<div id="bits-xc7v-IO_HP_PAIR-ILOGIC1:INTERFACE_TYPE"></div>
<table class="docutils align-default prjcombine-enum">
<tr><th>ILOGIC0:INTERFACE_TYPE</th><th>[0, 27, 12]</th><th>[0, 27, 14]</th><th>[0, 27, 10]</th><th>[0, 27, 26]</th><th>[0, 27, 6]</th></tr>
<tr><th>ILOGIC1:INTERFACE_TYPE</th><th>[1, 26, 51]</th><th>[1, 26, 49]</th><th>[1, 26, 53]</th><th>[1, 26, 37]</th><th>[1, 26, 57]</th></tr>
<tr><td>MEMORY</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td></tr>
<tr><td>NETWORKING</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td></tr>
<tr><td>MEMORY_DDR3</td><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td></tr>
<tr><td>MEMORY_DDR3_V6</td><td>0</td><td>1</td><td>0</td><td>1</td><td>1</td></tr>
<tr><td>OVERSAMPLE</td><td>1</td><td>0</td><td>0</td><td>1</td><td>1</td></tr>
</table>
<div id="bits-xc7v-IO_HP_PAIR-ILOGIC0:IFF1_INIT"></div>
<div id="bits-xc7v-IO_HP_PAIR-ILOGIC0:IFF1_SRVAL"></div>
<div id="bits-xc7v-IO_HP_PAIR-ILOGIC0:IFF2_INIT"></div>
<div id="bits-xc7v-IO_HP_PAIR-ILOGIC0:IFF2_SRVAL"></div>
<div id="bits-xc7v-IO_HP_PAIR-ILOGIC0:IFF3_INIT"></div>
<div id="bits-xc7v-IO_HP_PAIR-ILOGIC0:IFF3_SRVAL"></div>
<div id="bits-xc7v-IO_HP_PAIR-ILOGIC0:IFF4_INIT"></div>
<div id="bits-xc7v-IO_HP_PAIR-ILOGIC0:IFF4_SRVAL"></div>
<div id="bits-xc7v-IO_HP_PAIR-ILOGIC0:IFF_LATCH"></div>
<div id="bits-xc7v-IO_HP_PAIR-ILOGIC0:INV.D"></div>
<div id="bits-xc7v-IO_HP_PAIR-ILOGIC1:IFF1_INIT"></div>
<div id="bits-xc7v-IO_HP_PAIR-ILOGIC1:IFF1_SRVAL"></div>
<div id="bits-xc7v-IO_HP_PAIR-ILOGIC1:IFF2_INIT"></div>
<div id="bits-xc7v-IO_HP_PAIR-ILOGIC1:IFF2_SRVAL"></div>
<div id="bits-xc7v-IO_HP_PAIR-ILOGIC1:IFF3_INIT"></div>
<div id="bits-xc7v-IO_HP_PAIR-ILOGIC1:IFF3_SRVAL"></div>
<div id="bits-xc7v-IO_HP_PAIR-ILOGIC1:IFF4_INIT"></div>
<div id="bits-xc7v-IO_HP_PAIR-ILOGIC1:IFF4_SRVAL"></div>
<div id="bits-xc7v-IO_HP_PAIR-ILOGIC1:IFF_LATCH"></div>
<div id="bits-xc7v-IO_HP_PAIR-ILOGIC1:INV.D"></div>
<div id="bits-xc7v-IO_HP_PAIR-ODELAY0:INV.ODATAIN"></div>
<div id="bits-xc7v-IO_HP_PAIR-ODELAY1:INV.ODATAIN"></div>
<div id="bits-xc7v-IO_HP_PAIR-OLOGIC0:INV.CLK1"></div>
<div id="bits-xc7v-IO_HP_PAIR-OLOGIC0:INV.CLK2"></div>
<div id="bits-xc7v-IO_HP_PAIR-OLOGIC0:INV.T1"></div>
<div id="bits-xc7v-IO_HP_PAIR-OLOGIC0:INV.T2"></div>
<div id="bits-xc7v-IO_HP_PAIR-OLOGIC0:INV.T3"></div>
<div id="bits-xc7v-IO_HP_PAIR-OLOGIC0:INV.T4"></div>
<div id="bits-xc7v-IO_HP_PAIR-OLOGIC0:OFF_INIT"></div>
<div id="bits-xc7v-IO_HP_PAIR-OLOGIC0:RANK3_USED"></div>
<div id="bits-xc7v-IO_HP_PAIR-OLOGIC0:TFF_INIT"></div>
<div id="bits-xc7v-IO_HP_PAIR-OLOGIC1:INV.CLK1"></div>
<div id="bits-xc7v-IO_HP_PAIR-OLOGIC1:INV.CLK2"></div>
<div id="bits-xc7v-IO_HP_PAIR-OLOGIC1:INV.T1"></div>
<div id="bits-xc7v-IO_HP_PAIR-OLOGIC1:INV.T2"></div>
<div id="bits-xc7v-IO_HP_PAIR-OLOGIC1:INV.T3"></div>
<div id="bits-xc7v-IO_HP_PAIR-OLOGIC1:INV.T4"></div>
<div id="bits-xc7v-IO_HP_PAIR-OLOGIC1:OFF_INIT"></div>
<div id="bits-xc7v-IO_HP_PAIR-OLOGIC1:RANK3_USED"></div>
<div id="bits-xc7v-IO_HP_PAIR-OLOGIC1:TFF_INIT"></div>
<table class="docutils align-default prjcombine-enum">
<tr><th>ILOGIC0:IFF1_INIT</th><th>[0, 29, 55]</th></tr>
<tr><th>ILOGIC0:IFF1_SRVAL</th><th>[0, 28, 56]</th></tr>
<tr><th>ILOGIC0:IFF2_INIT</th><th>[0, 29, 51]</th></tr>
<tr><th>ILOGIC0:IFF2_SRVAL</th><th>[0, 28, 52]</th></tr>
<tr><th>ILOGIC0:IFF3_INIT</th><th>[0, 29, 41]</th></tr>
<tr><th>ILOGIC0:IFF3_SRVAL</th><th>[0, 28, 42]</th></tr>
<tr><th>ILOGIC0:IFF4_INIT</th><th>[0, 29, 33]</th></tr>
<tr><th>ILOGIC0:IFF4_SRVAL</th><th>[0, 28, 34]</th></tr>
<tr><th>ILOGIC0:IFF_LATCH</th><th>[0, 27, 56]</th></tr>
<tr><th>ILOGIC0:INV.D</th><th>[0, 28, 18]</th></tr>
<tr><th>ILOGIC1:IFF1_INIT</th><th>[1, 28, 8]</th></tr>
<tr><th>ILOGIC1:IFF1_SRVAL</th><th>[1, 29, 7]</th></tr>
<tr><th>ILOGIC1:IFF2_INIT</th><th>[1, 28, 12]</th></tr>
<tr><th>ILOGIC1:IFF2_SRVAL</th><th>[1, 29, 11]</th></tr>
<tr><th>ILOGIC1:IFF3_INIT</th><th>[1, 28, 22]</th></tr>
<tr><th>ILOGIC1:IFF3_SRVAL</th><th>[1, 29, 21]</th></tr>
<tr><th>ILOGIC1:IFF4_INIT</th><th>[1, 28, 30]</th></tr>
<tr><th>ILOGIC1:IFF4_SRVAL</th><th>[1, 29, 29]</th></tr>
<tr><th>ILOGIC1:IFF_LATCH</th><th>[1, 26, 7]</th></tr>
<tr><th>ILOGIC1:INV.D</th><th>[1, 29, 45]</th></tr>
<tr><th>ODELAY0:INV.ODATAIN</th><th>[0, 34, 55]</th></tr>
<tr><th>ODELAY1:INV.ODATAIN</th><th>[1, 35, 8]</th></tr>
<tr><th>OLOGIC0:INV.CLK1</th><th>[0, 30, 37]</th></tr>
<tr><th>OLOGIC0:INV.CLK2</th><th>[0, 30, 35]</th></tr>
<tr><th>OLOGIC0:INV.T1</th><th>[0, 31, 60]</th></tr>
<tr><th>OLOGIC0:INV.T2</th><th>[0, 31, 56]</th></tr>
<tr><th>OLOGIC0:INV.T3</th><th>[0, 30, 51]</th></tr>
<tr><th>OLOGIC0:INV.T4</th><th>[0, 31, 48]</th></tr>
<tr><th>OLOGIC0:OFF_INIT</th><th>[0, 32, 30]</th></tr>
<tr><th>OLOGIC0:RANK3_USED</th><th>[0, 30, 41]</th></tr>
<tr><th>OLOGIC0:TFF_INIT</th><th>[0, 31, 52]</th></tr>
<tr><th>OLOGIC1:INV.CLK1</th><th>[1, 31, 26]</th></tr>
<tr><th>OLOGIC1:INV.CLK2</th><th>[1, 31, 28]</th></tr>
<tr><th>OLOGIC1:INV.T1</th><th>[1, 30, 3]</th></tr>
<tr><th>OLOGIC1:INV.T2</th><th>[1, 30, 7]</th></tr>
<tr><th>OLOGIC1:INV.T3</th><th>[1, 31, 12]</th></tr>
<tr><th>OLOGIC1:INV.T4</th><th>[1, 30, 15]</th></tr>
<tr><th>OLOGIC1:OFF_INIT</th><th>[1, 33, 33]</th></tr>
<tr><th>OLOGIC1:RANK3_USED</th><th>[1, 31, 22]</th></tr>
<tr><th>OLOGIC1:TFF_INIT</th><th>[1, 30, 11]</th></tr>
<tr><td>Inverted</td><td>~[0]</td></tr>
</table>
<div id="bits-xc7v-IO_HP_PAIR-ILOGIC0:INV.CLK"></div>
<div id="bits-xc7v-IO_HP_PAIR-ILOGIC1:INV.CLK"></div>
<div id="bits-xc7v-IO_HP_PAIR-OLOGIC0:OFF_SRVAL"></div>
<div id="bits-xc7v-IO_HP_PAIR-OLOGIC0:TFF_SRVAL"></div>
<div id="bits-xc7v-IO_HP_PAIR-OLOGIC1:OFF_SRVAL"></div>
<div id="bits-xc7v-IO_HP_PAIR-OLOGIC1:TFF_SRVAL"></div>
<table class="docutils align-default prjcombine-enum">
<tr><th>ILOGIC0:INV.CLK</th><th>[0, 29, 1]</th><th>[0, 28, 4]</th><th>[0, 28, 2]</th></tr>
<tr><th>ILOGIC1:INV.CLK</th><th>[1, 29, 61]</th><th>[1, 29, 59]</th><th>[1, 28, 62]</th></tr>
<tr><th>OLOGIC0:OFF_SRVAL</th><th>[0, 33, 19]</th><th>[0, 32, 32]</th><th>[0, 32, 20]</th></tr>
<tr><th>OLOGIC0:TFF_SRVAL</th><th>[0, 33, 45]</th><th>[0, 32, 52]</th><th>[0, 32, 46]</th></tr>
<tr><th>OLOGIC1:OFF_SRVAL</th><th>[1, 33, 43]</th><th>[1, 33, 31]</th><th>[1, 32, 44]</th></tr>
<tr><th>OLOGIC1:TFF_SRVAL</th><th>[1, 33, 17]</th><th>[1, 33, 11]</th><th>[1, 32, 18]</th></tr>
<tr><td>Inverted</td><td>~[2]</td><td>~[1]</td><td>~[0]</td></tr>
</table>
<div id="bits-xc7v-IO_HP_PAIR-OLOGIC0:MUX.CLKDIVF"></div>
<div id="bits-xc7v-IO_HP_PAIR-OLOGIC0:MUX.CLKDIVFB"></div>
<div id="bits-xc7v-IO_HP_PAIR-OLOGIC1:MUX.CLKDIVF"></div>
<div id="bits-xc7v-IO_HP_PAIR-OLOGIC1:MUX.CLKDIVFB"></div>
<table class="docutils align-default prjcombine-enum">
<tr><th>OLOGIC0:MUX.CLKDIVF</th><th>[0, 29, 6]</th><th>[0, 29, 8]</th><th>[0, 28, 9]</th><th>[0, 29, 2]</th><th>[0, 29, 4]</th><th>[0, 28, 1]</th><th>[0, 28, 3]</th></tr>
<tr><th>OLOGIC0:MUX.CLKDIVFB</th><th>[0, 30, 6]</th><th>[0, 30, 8]</th><th>[0, 31, 9]</th><th>[0, 30, 2]</th><th>[0, 30, 4]</th><th>[0, 31, 1]</th><th>[0, 31, 3]</th></tr>
<tr><th>OLOGIC1:MUX.CLKDIVF</th><th>[1, 28, 57]</th><th>[1, 28, 55]</th><th>[1, 29, 54]</th><th>[1, 28, 61]</th><th>[1, 28, 59]</th><th>[1, 29, 62]</th><th>[1, 29, 60]</th></tr>
<tr><th>OLOGIC1:MUX.CLKDIVFB</th><th>[1, 31, 57]</th><th>[1, 31, 55]</th><th>[1, 30, 54]</th><th>[1, 31, 61]</th><th>[1, 31, 59]</th><th>[1, 30, 62]</th><th>[1, 30, 60]</th></tr>
<tr><td>NONE</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td></tr>
<tr><td>HCLK0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>1</td></tr>
<tr><td>HCLK1</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>1</td><td>0</td></tr>
<tr><td>HCLK2</td><td>0</td><td>0</td><td>1</td><td>0</td><td>1</td><td>0</td><td>0</td></tr>
<tr><td>HCLK3</td><td>0</td><td>0</td><td>1</td><td>1</td><td>0</td><td>0</td><td>0</td></tr>
<tr><td>HCLK4</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td></tr>
<tr><td>HCLK5</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td></tr>
<tr><td>RCLK0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td></tr>
<tr><td>RCLK1</td><td>0</td><td>1</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td></tr>
<tr><td>RCLK2</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td></tr>
<tr><td>RCLK3</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td></tr>
<tr><td>CKINT</td><td>1</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td></tr>
</table>
<div id="bits-xc7v-IO_HP_PAIR-ILOGIC0:MUX.CLKDIVP"></div>
<div id="bits-xc7v-IO_HP_PAIR-ILOGIC1:MUX.CLKDIVP"></div>
<table class="docutils align-default prjcombine-enum">
<tr><th>ILOGIC0:MUX.CLKDIVP</th><th>[0, 29, 28]</th><th>[0, 28, 29]</th></tr>
<tr><th>ILOGIC1:MUX.CLKDIVP</th><th>[1, 28, 35]</th><th>[1, 29, 34]</th></tr>
<tr><td>NONE</td><td>0</td><td>0</td></tr>
<tr><td>CLKDIV</td><td>0</td><td>1</td></tr>
<tr><td>PHASER</td><td>1</td><td>0</td></tr>
</table>
<div id="bits-xc7v-IO_HP_PAIR-IDELAY0:FINEDELAY"></div>
<div id="bits-xc7v-IO_HP_PAIR-IDELAY1:FINEDELAY"></div>
<div id="bits-xc7v-IO_HP_PAIR-ODELAY0:FINEDELAY"></div>
<div id="bits-xc7v-IO_HP_PAIR-ODELAY1:FINEDELAY"></div>
<table class="docutils align-default prjcombine-enum">
<tr><th>IDELAY0:FINEDELAY</th><th>[0, 28, 58]</th></tr>
<tr><th>IDELAY1:FINEDELAY</th><th>[1, 29, 5]</th></tr>
<tr><th>ODELAY0:FINEDELAY</th><th>[0, 36, 22]</th></tr>
<tr><th>ODELAY1:FINEDELAY</th><th>[1, 37, 41]</th></tr>
<tr><td>BYPASS</td><td>0</td></tr>
<tr><td>ADD_DLY</td><td>1</td></tr>
</table>
<div id="bits-xc7v-IO_HP_PAIR-ILOGIC0:SRTYPE"></div>
<div id="bits-xc7v-IO_HP_PAIR-ILOGIC1:SRTYPE"></div>
<table class="docutils align-default prjcombine-enum">
<tr><th>ILOGIC0:SRTYPE</th><th>[0, 28, 60]</th></tr>
<tr><th>ILOGIC1:SRTYPE</th><th>[1, 29, 3]</th></tr>
<tr><td>ASYNC</td><td>0</td></tr>
<tr><td>SYNC</td><td>1</td></tr>
</table>
<div id="bits-xc7v-IO_HP_PAIR-ILOGIC0:MUX.CLK"></div>
<div id="bits-xc7v-IO_HP_PAIR-ILOGIC0:MUX.CLKB"></div>
<div id="bits-xc7v-IO_HP_PAIR-ILOGIC1:MUX.CLK"></div>
<div id="bits-xc7v-IO_HP_PAIR-ILOGIC1:MUX.CLKB"></div>
<table class="docutils align-default prjcombine-enum">
<tr><th>ILOGIC0:MUX.CLK</th><th>[0, 29, 50]</th><th>[0, 28, 51]</th><th>[0, 29, 52]</th><th>[0, 28, 47]</th><th>[0, 28, 49]</th><th>[0, 29, 46]</th><th>[0, 29, 48]</th><th>[0, 28, 53]</th><th>[0, 29, 60]</th><th>[0, 29, 62]</th><th>[0, 28, 61]</th></tr>
<tr><th>ILOGIC0:MUX.CLKB</th><th>[0, 30, 50]</th><th>[0, 31, 51]</th><th>[0, 30, 52]</th><th>[0, 31, 47]</th><th>[0, 31, 49]</th><th>[0, 30, 46]</th><th>[0, 30, 48]</th><th>[0, 31, 53]</th><th>[0, 30, 60]</th><th>[0, 30, 62]</th><th>[0, 31, 61]</th></tr>
<tr><th>ILOGIC1:MUX.CLK</th><th>[1, 28, 13]</th><th>[1, 29, 12]</th><th>[1, 28, 11]</th><th>[1, 29, 16]</th><th>[1, 29, 14]</th><th>[1, 28, 17]</th><th>[1, 28, 15]</th><th>[1, 29, 10]</th><th>[1, 28, 3]</th><th>[1, 28, 1]</th><th>[1, 29, 2]</th></tr>
<tr><th>ILOGIC1:MUX.CLKB</th><th>[1, 31, 13]</th><th>[1, 30, 12]</th><th>[1, 31, 11]</th><th>[1, 30, 16]</th><th>[1, 30, 14]</th><th>[1, 31, 17]</th><th>[1, 31, 15]</th><th>[1, 30, 10]</th><th>[1, 31, 3]</th><th>[1, 31, 1]</th><th>[1, 30, 2]</th></tr>
<tr><td>NONE</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td></tr>
<tr><td>PHASER_ICLK</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td></tr>
<tr><td>PHASER_OCLK</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td></tr>
<tr><td>HCLK0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>0</td><td>0</td></tr>
<tr><td>HCLK1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>1</td><td>1</td><td>0</td><td>0</td></tr>
<tr><td>HCLK2</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>1</td><td>1</td><td>0</td><td>0</td></tr>
<tr><td>HCLK3</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>1</td><td>1</td><td>0</td><td>0</td></tr>
<tr><td>HCLK4</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>1</td><td>0</td><td>0</td></tr>
<tr><td>HCLK5</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td></tr>
<tr><td>RCLK0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td></tr>
<tr><td>RCLK1</td><td>0</td><td>0</td><td>1</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td></tr>
<tr><td>RCLK2</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>1</td><td>0</td><td>0</td></tr>
<tr><td>RCLK3</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td></tr>
<tr><td>IOCLK0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td></tr>
<tr><td>IOCLK1</td><td>0</td><td>1</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td></tr>
<tr><td>IOCLK2</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>1</td><td>0</td><td>0</td></tr>
<tr><td>IOCLK3</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td></tr>
<tr><td>CKINT1</td><td>1</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td></tr>
<tr><td>CKINT0</td><td>1</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td></tr>
</table>
<div id="bits-xc7v-IO_HP_PAIR-OLOGIC0:MUX.CLKDIV"></div>
<div id="bits-xc7v-IO_HP_PAIR-OLOGIC1:MUX.CLKDIV"></div>
<table class="docutils align-default prjcombine-enum">
<tr><th>OLOGIC0:MUX.CLKDIV</th><th>[0, 28, 17]</th><th>[0, 29, 16]</th></tr>
<tr><th>OLOGIC1:MUX.CLKDIV</th><th>[1, 29, 46]</th><th>[1, 28, 47]</th></tr>
<tr><td>NONE</td><td>0</td><td>0</td></tr>
<tr><td>CLKDIVF</td><td>0</td><td>1</td></tr>
<tr><td>PHASER_OCLKDIV</td><td>1</td><td>0</td></tr>
</table>
<div id="bits-xc7v-IO_HP_PAIR-ILOGIC0:TSBYPASS_MUX"></div>
<div id="bits-xc7v-IO_HP_PAIR-ILOGIC1:TSBYPASS_MUX"></div>
<table class="docutils align-default prjcombine-enum">
<tr><th>ILOGIC0:TSBYPASS_MUX</th><th>[0, 29, 17]</th></tr>
<tr><th>ILOGIC1:TSBYPASS_MUX</th><th>[1, 28, 46]</th></tr>
<tr><td>T</td><td>0</td></tr>
<tr><td>GND</td><td>1</td></tr>
</table>
<div id="bits-xc7v-IO_HP_PAIR-OLOGIC0:MUX.CLK"></div>
<div id="bits-xc7v-IO_HP_PAIR-OLOGIC0:MUX.CLKB"></div>
<div id="bits-xc7v-IO_HP_PAIR-OLOGIC1:MUX.CLK"></div>
<div id="bits-xc7v-IO_HP_PAIR-OLOGIC1:MUX.CLKB"></div>
<table class="docutils align-default prjcombine-enum">
<tr><th>OLOGIC0:MUX.CLK</th><th>[0, 29, 34]</th><th>[0, 28, 35]</th><th>[0, 29, 38]</th><th>[0, 28, 31]</th><th>[0, 28, 33]</th><th>[0, 29, 30]</th><th>[0, 29, 32]</th><th>[0, 28, 39]</th><th>[0, 28, 43]</th><th>[0, 28, 45]</th><th>[0, 29, 44]</th></tr>
<tr><th>OLOGIC0:MUX.CLKB</th><th>[0, 30, 34]</th><th>[0, 31, 35]</th><th>[0, 30, 38]</th><th>[0, 31, 31]</th><th>[0, 31, 33]</th><th>[0, 30, 30]</th><th>[0, 30, 32]</th><th>[0, 31, 39]</th><th>[0, 31, 43]</th><th>[0, 31, 45]</th><th>[0, 30, 44]</th></tr>
<tr><th>OLOGIC1:MUX.CLK</th><th>[1, 28, 29]</th><th>[1, 29, 28]</th><th>[1, 28, 25]</th><th>[1, 29, 32]</th><th>[1, 29, 30]</th><th>[1, 28, 33]</th><th>[1, 28, 31]</th><th>[1, 29, 24]</th><th>[1, 29, 20]</th><th>[1, 29, 18]</th><th>[1, 28, 19]</th></tr>
<tr><th>OLOGIC1:MUX.CLKB</th><th>[1, 31, 29]</th><th>[1, 30, 28]</th><th>[1, 31, 25]</th><th>[1, 30, 32]</th><th>[1, 30, 30]</th><th>[1, 31, 33]</th><th>[1, 31, 31]</th><th>[1, 30, 24]</th><th>[1, 30, 20]</th><th>[1, 30, 18]</th><th>[1, 31, 19]</th></tr>
<tr><td>NONE</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td></tr>
<tr><td>PHASER_OCLK</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td></tr>
<tr><td>PHASER_OCLK90</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td></tr>
<tr><td>HCLK0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>1</td><td>0</td><td>0</td><td>1</td></tr>
<tr><td>HCLK1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>1</td><td>0</td><td>0</td><td>1</td></tr>
<tr><td>HCLK2</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>1</td></tr>
<tr><td>HCLK3</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>1</td></tr>
<tr><td>HCLK4</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>1</td></tr>
<tr><td>HCLK5</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td></tr>
<tr><td>RCLK0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td></tr>
<tr><td>RCLK1</td><td>0</td><td>0</td><td>1</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td></tr>
<tr><td>RCLK2</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>1</td></tr>
<tr><td>RCLK3</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td></tr>
<tr><td>IOCLK0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td></tr>
<tr><td>IOCLK1</td><td>0</td><td>1</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td></tr>
<tr><td>IOCLK2</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>1</td></tr>
<tr><td>IOCLK3</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td></tr>
<tr><td>CKINT</td><td>1</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td></tr>
</table>
<div id="bits-xc7v-IO_HP_PAIR-OLOGIC0:MISR_CLK_SELECT"></div>
<div id="bits-xc7v-IO_HP_PAIR-OLOGIC1:MISR_CLK_SELECT"></div>
<table class="docutils align-default prjcombine-enum">
<tr><th>OLOGIC0:MISR_CLK_SELECT</th><th>[0, 30, 5]</th><th>[0, 30, 15]</th></tr>
<tr><th>OLOGIC1:MISR_CLK_SELECT</th><th>[1, 31, 58]</th><th>[1, 31, 48]</th></tr>
<tr><td>NONE</td><td>0</td><td>0</td></tr>
<tr><td>CLK1</td><td>0</td><td>1</td></tr>
<tr><td>CLK2</td><td>1</td><td>0</td></tr>
</table>
<div id="bits-xc7v-IO_HP_PAIR-OLOGIC0:MUX.CLKDIVB"></div>
<div id="bits-xc7v-IO_HP_PAIR-OLOGIC1:MUX.CLKDIVB"></div>
<table class="docutils align-default prjcombine-enum">
<tr><th>OLOGIC0:MUX.CLKDIVB</th><th>[0, 31, 17]</th><th>[0, 30, 16]</th></tr>
<tr><th>OLOGIC1:MUX.CLKDIVB</th><th>[1, 30, 46]</th><th>[1, 31, 47]</th></tr>
<tr><td>NONE</td><td>0</td><td>0</td></tr>
<tr><td>CLKDIVFB</td><td>0</td><td>1</td></tr>
<tr><td>PHASER_OCLKDIV</td><td>1</td><td>0</td></tr>
</table>
<div id="bits-xc7v-IO_HP_PAIR-OLOGIC0:DATA_WIDTH"></div>
<div id="bits-xc7v-IO_HP_PAIR-OLOGIC1:DATA_WIDTH"></div>
<table class="docutils align-default prjcombine-enum">
<tr><th>OLOGIC0:DATA_WIDTH</th><th>[0, 31, 26]</th><th>[0, 31, 12]</th><th>[0, 30, 11]</th><th>[0, 31, 4]</th><th>[0, 30, 7]</th><th>[0, 31, 6]</th><th>[0, 30, 3]</th><th>[0, 30, 1]</th><th>[0, 31, 0]</th></tr>
<tr><th>OLOGIC1:DATA_WIDTH</th><th>[1, 30, 37]</th><th>[1, 30, 51]</th><th>[1, 31, 52]</th><th>[1, 30, 59]</th><th>[1, 31, 56]</th><th>[1, 30, 57]</th><th>[1, 31, 60]</th><th>[1, 31, 62]</th><th>[1, 30, 63]</th></tr>
<tr><td>NONE</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td></tr>
<tr><td>2</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td></tr>
<tr><td>3</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td></tr>
<tr><td>4</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td></tr>
<tr><td>5</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td></tr>
<tr><td>6</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td></tr>
<tr><td>7</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td></tr>
<tr><td>8</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td></tr>
<tr><td>10</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td></tr>
<tr><td>14</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td></tr>
</table>
<div id="bits-xc7v-IO_HP_PAIR-OLOGIC0:CLK_RATIO"></div>
<div id="bits-xc7v-IO_HP_PAIR-OLOGIC1:CLK_RATIO"></div>
<table class="docutils align-default prjcombine-enum">
<tr><th>OLOGIC0:CLK_RATIO</th><th>[0, 30, 27]</th><th>[0, 30, 29]</th><th>[0, 31, 32]</th><th>[0, 31, 28]</th></tr>
<tr><th>OLOGIC1:CLK_RATIO</th><th>[1, 31, 36]</th><th>[1, 31, 34]</th><th>[1, 30, 31]</th><th>[1, 30, 35]</th></tr>
<tr><td>NONE</td><td>0</td><td>0</td><td>0</td><td>0</td></tr>
<tr><td>2</td><td>0</td><td>0</td><td>0</td><td>1</td></tr>
<tr><td>3</td><td>0</td><td>0</td><td>1</td><td>0</td></tr>
<tr><td>4</td><td>0</td><td>0</td><td>1</td><td>1</td></tr>
<tr><td>5</td><td>0</td><td>1</td><td>0</td><td>1</td></tr>
<tr><td>7_8</td><td>1</td><td>1</td><td>0</td><td>0</td></tr>
<tr><td>6</td><td>1</td><td>1</td><td>0</td><td>1</td></tr>
</table>
<div id="bits-xc7v-IO_HP_PAIR-OLOGIC0:OMUX"></div>
<div id="bits-xc7v-IO_HP_PAIR-OLOGIC1:OMUX"></div>
<table class="docutils align-default prjcombine-enum">
<tr><th>OLOGIC0:OMUX</th><th>[0, 33, 17]</th><th>[0, 32, 14]</th><th>[0, 32, 36]</th><th>[0, 32, 34]</th><th>[0, 32, 16]</th></tr>
<tr><th>OLOGIC1:OMUX</th><th>[1, 32, 46]</th><th>[1, 33, 49]</th><th>[1, 33, 27]</th><th>[1, 33, 29]</th><th>[1, 33, 47]</th></tr>
<tr><td>NONE</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td></tr>
<tr><td>D1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td></tr>
<tr><td>SERDES_SDR</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td></tr>
<tr><td>DDR</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td></tr>
<tr><td>FF</td><td>0</td><td>1</td><td>0</td><td>1</td><td>0</td></tr>
<tr><td>LATCH</td><td>1</td><td>0</td><td>0</td><td>1</td><td>0</td></tr>
</table>
<div id="bits-xc7v-IO_HP_PAIR-OLOGIC0:TRISTATE_WIDTH"></div>
<div id="bits-xc7v-IO_HP_PAIR-OLOGIC1:TRISTATE_WIDTH"></div>
<table class="docutils align-default prjcombine-enum">
<tr><th>OLOGIC0:TRISTATE_WIDTH</th><th>[0, 33, 37]</th></tr>
<tr><th>OLOGIC1:TRISTATE_WIDTH</th><th>[1, 32, 26]</th></tr>
<tr><td>1</td><td>0</td></tr>
<tr><td>4</td><td>1</td></tr>
</table>
<div id="bits-xc7v-IO_HP_PAIR-OLOGIC0:TMUX"></div>
<div id="bits-xc7v-IO_HP_PAIR-OLOGIC1:TMUX"></div>
<table class="docutils align-default prjcombine-enum">
<tr><th>OLOGIC0:TMUX</th><th>[0, 32, 60]</th><th>[0, 33, 59]</th><th>[0, 33, 57]</th><th>[0, 32, 58]</th><th>[0, 33, 61]</th></tr>
<tr><th>OLOGIC1:TMUX</th><th>[1, 33, 3]</th><th>[1, 32, 4]</th><th>[1, 32, 6]</th><th>[1, 33, 5]</th><th>[1, 32, 2]</th></tr>
<tr><td>NONE</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td></tr>
<tr><td>T1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td></tr>
<tr><td>SERDES_SDR</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td></tr>
<tr><td>DDR</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td></tr>
<tr><td>FF</td><td>0</td><td>1</td><td>0</td><td>1</td><td>0</td></tr>
<tr><td>LATCH</td><td>1</td><td>0</td><td>0</td><td>1</td><td>0</td></tr>
</table>
<div id="bits-xc7v-IO_HP_PAIR-IDELAY0:IDELAY_TYPE"></div>
<div id="bits-xc7v-IO_HP_PAIR-IDELAY1:IDELAY_TYPE"></div>
<div id="bits-xc7v-IO_HP_PAIR-ODELAY0:ODELAY_TYPE"></div>
<div id="bits-xc7v-IO_HP_PAIR-ODELAY1:ODELAY_TYPE"></div>
<table class="docutils align-default prjcombine-enum">
<tr><th>IDELAY0:IDELAY_TYPE</th><th>[0, 34, 14]</th><th>[0, 34, 8]</th></tr>
<tr><th>IDELAY1:IDELAY_TYPE</th><th>[1, 35, 49]</th><th>[1, 35, 55]</th></tr>
<tr><th>ODELAY0:ODELAY_TYPE</th><th>[0, 36, 14]</th><th>[0, 36, 8]</th></tr>
<tr><th>ODELAY1:ODELAY_TYPE</th><th>[1, 37, 49]</th><th>[1, 37, 55]</th></tr>
<tr><td>FIXED</td><td>0</td><td>0</td></tr>
<tr><td>VARIABLE</td><td>0</td><td>1</td></tr>
<tr><td>VAR_LOAD</td><td>1</td><td>1</td></tr>
</table>
<div id="bits-xc7v-IO_HP_PAIR-IDELAY0:IDELAY_VALUE_INIT"></div>
<div id="bits-xc7v-IO_HP_PAIR-IDELAY1:IDELAY_VALUE_INIT"></div>
<div id="bits-xc7v-IO_HP_PAIR-IOB0:NSLEW"></div>
<div id="bits-xc7v-IO_HP_PAIR-IOB0:PSLEW"></div>
<div id="bits-xc7v-IO_HP_PAIR-IOB1:NSLEW"></div>
<div id="bits-xc7v-IO_HP_PAIR-IOB1:PSLEW"></div>
<div id="bits-xc7v-IO_HP_PAIR-ODELAY0:ODELAY_VALUE_INIT"></div>
<div id="bits-xc7v-IO_HP_PAIR-ODELAY1:ODELAY_VALUE_INIT"></div>
<table class="docutils align-default prjcombine-enum">
<tr><th>IDELAY0:IDELAY_VALUE_INIT</th><th>[0, 35, 31]</th><th>[0, 35, 25]</th><th>[0, 35, 17]</th><th>[0, 35, 11]</th><th>[0, 35, 5]</th></tr>
<tr><th>IDELAY1:IDELAY_VALUE_INIT</th><th>[1, 34, 32]</th><th>[1, 34, 38]</th><th>[1, 34, 46]</th><th>[1, 34, 52]</th><th>[1, 34, 58]</th></tr>
<tr><th>IOB0:NSLEW</th><th>[0, 38, 14]</th><th>[0, 38, 22]</th><th>[0, 38, 38]</th><th>[0, 39, 45]</th><th>[0, 38, 46]</th></tr>
<tr><th>IOB0:PSLEW</th><th>[0, 39, 13]</th><th>[0, 38, 16]</th><th>[0, 38, 26]</th><th>[0, 38, 30]</th><th>[0, 38, 50]</th></tr>
<tr><th>IOB1:NSLEW</th><th>[1, 39, 49]</th><th>[1, 39, 41]</th><th>[1, 39, 25]</th><th>[1, 38, 18]</th><th>[1, 39, 17]</th></tr>
<tr><th>IOB1:PSLEW</th><th>[1, 38, 50]</th><th>[1, 39, 47]</th><th>[1, 39, 37]</th><th>[1, 39, 33]</th><th>[1, 39, 13]</th></tr>
<tr><th>ODELAY0:ODELAY_VALUE_INIT</th><th>[0, 37, 31]</th><th>[0, 37, 25]</th><th>[0, 37, 17]</th><th>[0, 37, 11]</th><th>[0, 37, 5]</th></tr>
<tr><th>ODELAY1:ODELAY_VALUE_INIT</th><th>[1, 36, 32]</th><th>[1, 36, 38]</th><th>[1, 36, 46]</th><th>[1, 36, 52]</th><th>[1, 36, 58]</th></tr>
<tr><td>Non-inverted</td><td>[4]</td><td>[3]</td><td>[2]</td><td>[1]</td><td>[0]</td></tr>
</table>
<div id="bits-xc7v-IO_HP_PAIR-IDELAY0:IDELAY_VALUE_CUR"></div>
<div id="bits-xc7v-IO_HP_PAIR-IDELAY1:IDELAY_VALUE_CUR"></div>
<div id="bits-xc7v-IO_HP_PAIR-ODELAY0:ODELAY_VALUE_CUR"></div>
<div id="bits-xc7v-IO_HP_PAIR-ODELAY1:ODELAY_VALUE_CUR"></div>
<table class="docutils align-default prjcombine-enum">
<tr><th>IDELAY0:IDELAY_VALUE_CUR</th><th>[0, 35, 33]</th><th>[0, 35, 27]</th><th>[0, 35, 19]</th><th>[0, 35, 13]</th><th>[0, 35, 7]</th></tr>
<tr><th>IDELAY1:IDELAY_VALUE_CUR</th><th>[1, 34, 30]</th><th>[1, 34, 36]</th><th>[1, 34, 44]</th><th>[1, 34, 50]</th><th>[1, 34, 56]</th></tr>
<tr><th>ODELAY0:ODELAY_VALUE_CUR</th><th>[0, 37, 33]</th><th>[0, 37, 27]</th><th>[0, 37, 19]</th><th>[0, 37, 13]</th><th>[0, 37, 7]</th></tr>
<tr><th>ODELAY1:ODELAY_VALUE_CUR</th><th>[1, 36, 30]</th><th>[1, 36, 36]</th><th>[1, 36, 44]</th><th>[1, 36, 50]</th><th>[1, 36, 56]</th></tr>
<tr><td>Inverted</td><td>~[4]</td><td>~[3]</td><td>~[2]</td><td>~[1]</td><td>~[0]</td></tr>
</table>
<div id="bits-xc7v-IO_HP_PAIR-IDELAY0:DELAY_SRC"></div>
<div id="bits-xc7v-IO_HP_PAIR-IDELAY1:DELAY_SRC"></div>
<table class="docutils align-default prjcombine-enum">
<tr><th>IDELAY0:DELAY_SRC</th><th>[0, 35, 57]</th><th>[0, 34, 56]</th><th>[0, 34, 58]</th><th>[0, 35, 55]</th></tr>
<tr><th>IDELAY1:DELAY_SRC</th><th>[1, 34, 6]</th><th>[1, 35, 7]</th><th>[1, 35, 5]</th><th>[1, 34, 8]</th></tr>
<tr><td>NONE</td><td>0</td><td>0</td><td>0</td><td>0</td></tr>
<tr><td>IDATAIN</td><td>0</td><td>0</td><td>0</td><td>1</td></tr>
<tr><td>DATAIN</td><td>0</td><td>0</td><td>1</td><td>0</td></tr>
<tr><td>OFB</td><td>0</td><td>1</td><td>0</td><td>0</td></tr>
<tr><td>DELAYCHAIN_OSC</td><td>1</td><td>0</td><td>0</td><td>0</td></tr>
</table>
<div id="bits-xc7v-IO_HP_PAIR-ODELAY0:DELAY_SRC"></div>
<div id="bits-xc7v-IO_HP_PAIR-ODELAY1:DELAY_SRC"></div>
<table class="docutils align-default prjcombine-enum">
<tr><th>ODELAY0:DELAY_SRC</th><th>[0, 37, 57]</th><th>[0, 36, 56]</th><th>[0, 37, 55]</th></tr>
<tr><th>ODELAY1:DELAY_SRC</th><th>[1, 36, 6]</th><th>[1, 37, 7]</th><th>[1, 36, 8]</th></tr>
<tr><td>NONE</td><td>0</td><td>0</td><td>0</td></tr>
<tr><td>ODATAIN</td><td>0</td><td>0</td><td>1</td></tr>
<tr><td>CLKIN</td><td>0</td><td>1</td><td>0</td></tr>
<tr><td>DELAYCHAIN_OSC</td><td>1</td><td>0</td><td>0</td></tr>
</table>
<div id="bits-xc7v-IO_HP_PAIR-IOB0:IBUF_MODE"></div>
<div id="bits-xc7v-IO_HP_PAIR-IOB1:IBUF_MODE"></div>
<table class="docutils align-default prjcombine-enum">
<tr><th>IOB0:IBUF_MODE</th><th>[0, 39, 3]</th><th>[0, 38, 2]</th><th>[0, 39, 1]</th><th>[0, 38, 0]</th></tr>
<tr><th>IOB1:IBUF_MODE</th><th>[1, 38, 60]</th><th>[1, 39, 61]</th><th>[1, 38, 62]</th><th>[1, 39, 63]</th></tr>
<tr><td>OFF</td><td>0</td><td>0</td><td>0</td><td>0</td></tr>
<tr><td>VREF_LP</td><td>0</td><td>0</td><td>0</td><td>1</td></tr>
<tr><td>DIFF_LP</td><td>0</td><td>0</td><td>1</td><td>0</td></tr>
<tr><td>CMOS</td><td>0</td><td>0</td><td>1</td><td>1</td></tr>
<tr><td>VREF_HP</td><td>0</td><td>1</td><td>0</td><td>1</td></tr>
<tr><td>DIFF_HP</td><td>1</td><td>0</td><td>1</td><td>0</td></tr>
</table>
<div id="bits-xc7v-IO_HP_PAIR-IOB0:LVDS"></div>
<div id="bits-xc7v-IO_HP_PAIR-IOB1:LVDS"></div>
<table class="docutils align-default prjcombine-enum">
<tr><th>IOB0:LVDS</th><th>[0, 39, 41]</th><th>[0, 38, 54]</th><th>[0, 38, 40]</th><th>[0, 39, 37]</th><th>[0, 38, 28]</th><th>[0, 39, 25]</th><th>[0, 39, 21]</th><th>[0, 39, 15]</th><th>[0, 38, 8]</th></tr>
<tr><th>IOB1:LVDS</th><th>[1, 38, 22]</th><th>[1, 39, 9]</th><th>[1, 39, 23]</th><th>[1, 38, 26]</th><th>[1, 39, 35]</th><th>[1, 38, 38]</th><th>[1, 38, 42]</th><th>[1, 38, 48]</th><th>[1, 39, 55]</th></tr>
<tr><td>Non-inverted</td><td>[8]</td><td>[7]</td><td>[6]</td><td>[5]</td><td>[4]</td><td>[3]</td><td>[2]</td><td>[1]</td><td>[0]</td></tr>
</table>
<div id="bits-xc7v-IO_HP_PAIR-IOB0:PULL"></div>
<div id="bits-xc7v-IO_HP_PAIR-IOB1:PULL"></div>
<table class="docutils align-default prjcombine-enum">
<tr><th>IOB0:PULL</th><th>[0, 38, 4]</th><th>[0, 38, 10]</th><th>[0, 38, 12]</th></tr>
<tr><th>IOB1:PULL</th><th>[1, 39, 59]</th><th>[1, 39, 53]</th><th>[1, 39, 51]</th></tr>
<tr><td>PULLDOWN</td><td>0</td><td>0</td><td>0</td></tr>
<tr><td>NONE</td><td>0</td><td>0</td><td>1</td></tr>
<tr><td>PULLUP</td><td>0</td><td>1</td><td>1</td></tr>
<tr><td>KEEPER</td><td>1</td><td>0</td><td>1</td></tr>
</table>
<div id="bits-xc7v-IO_HP_PAIR-IOB0:OUTPUT_ENABLE"></div>
<div id="bits-xc7v-IO_HP_PAIR-IOB1:OUTPUT_ENABLE"></div>
<table class="docutils align-default prjcombine-enum">
<tr><th>IOB0:OUTPUT_ENABLE</th><th>[0, 38, 34]</th><th>[0, 38, 32]</th></tr>
<tr><th>IOB1:OUTPUT_ENABLE</th><th>[1, 39, 31]</th><th>[1, 39, 29]</th></tr>
<tr><td>Non-inverted</td><td>[1]</td><td>[0]</td></tr>
</table>
<div id="bits-xc7v-IO_HP_PAIR-IOB0:DCI_MODE"></div>
<div id="bits-xc7v-IO_HP_PAIR-IOB1:DCI_MODE"></div>
<table class="docutils align-default prjcombine-enum">
<tr><th>IOB0:DCI_MODE</th><th>[0, 39, 53]</th><th>[0, 38, 42]</th></tr>
<tr><th>IOB1:DCI_MODE</th><th>[1, 38, 10]</th><th>[1, 39, 21]</th></tr>
<tr><td>NONE</td><td>0</td><td>0</td></tr>
<tr><td>OUTPUT</td><td>0</td><td>1</td></tr>
<tr><td>OUTPUT_HALF</td><td>1</td><td>0</td></tr>
<tr><td>TERM_SPLIT</td><td>1</td><td>1</td></tr>
</table>
<div id="bits-xc7v-IO_HP_PAIR-IOB0:OUTPUT_MISC"></div>
<div id="bits-xc7v-IO_HP_PAIR-IOB1:OUTPUT_MISC"></div>
<table class="docutils align-default prjcombine-enum">
<tr><th>IOB0:OUTPUT_MISC</th><th>[0, 39, 19]</th><th>[0, 39, 11]</th><th>[0, 39, 57]</th><th>[0, 39, 9]</th><th>[0, 38, 60]</th><th>[0, 38, 58]</th></tr>
<tr><th>IOB1:OUTPUT_MISC</th><th>[1, 38, 44]</th><th>[1, 38, 52]</th><th>[1, 38, 6]</th><th>[1, 38, 54]</th><th>[1, 39, 3]</th><th>[1, 39, 5]</th></tr>
<tr><td>Non-inverted</td><td>[5]</td><td>[4]</td><td>[3]</td><td>[2]</td><td>[1]</td><td>[0]</td></tr>
</table>
<div id="bits-xc7v-IO_HP_PAIR-IOB0:DCITERMDISABLE_SEL"></div>
<div id="bits-xc7v-IO_HP_PAIR-IOB0:IBUFDISABLE_SEL"></div>
<div id="bits-xc7v-IO_HP_PAIR-IOB1:DCITERMDISABLE_SEL"></div>
<div id="bits-xc7v-IO_HP_PAIR-IOB1:IBUFDISABLE_SEL"></div>
<table class="docutils align-default prjcombine-enum">
<tr><th>IOB0:DCITERMDISABLE_SEL</th><th>[0, 38, 62]</th></tr>
<tr><th>IOB0:IBUFDISABLE_SEL</th><th>[0, 39, 39]</th></tr>
<tr><th>IOB1:DCITERMDISABLE_SEL</th><th>[1, 39, 1]</th></tr>
<tr><th>IOB1:IBUFDISABLE_SEL</th><th>[1, 38, 24]</th></tr>
<tr><td>GND</td><td>0</td></tr>
<tr><td>I</td><td>1</td></tr>
</table>
<div id="bits-xc7v-IO_HP_PAIR-IOB0:TMUX"></div>
<table class="docutils align-default prjcombine-enum">
<tr><th>IOB0:TMUX</th><th>[0, 39, 17]</th></tr>
<tr><td>T</td><td>0</td></tr>
<tr><td>OTHER_T</td><td>1</td></tr>
</table>
<div id="bits-xc7v-IO_HP_PAIR-IOB0:OMUX"></div>
<table class="docutils align-default prjcombine-enum">
<tr><th>IOB0:OMUX</th><th>[0, 39, 43]</th></tr>
<tr><td>O</td><td>0</td></tr>
<tr><td>OTHER_O_INV</td><td>1</td></tr>
</table>
<div id="bits-xc7v-IO_HP_PAIR-IOB0:NDRIVE"></div>
<div id="bits-xc7v-IO_HP_PAIR-IOB1:NDRIVE"></div>
<table class="docutils align-default prjcombine-enum">
<tr><th>IOB0:NDRIVE</th><th>[0, 38, 20]</th><th>[0, 38, 24]</th><th>[0, 39, 35]</th><th>[0, 39, 47]</th><th>[0, 39, 55]</th><th>[0, 39, 27]</th><th>[0, 39, 51]</th></tr>
<tr><th>IOB1:NDRIVE</th><th>[1, 39, 43]</th><th>[1, 39, 39]</th><th>[1, 38, 28]</th><th>[1, 38, 16]</th><th>[1, 38, 8]</th><th>[1, 38, 36]</th><th>[1, 38, 12]</th></tr>
<tr><td>Mixed inversion</td><td>[6]</td><td>~[5]</td><td>[4]</td><td>~[3]</td><td>[2]</td><td>[1]</td><td>[0]</td></tr>
</table>
<div id="bits-xc7v-IO_HP_PAIR-IOB0:PDRIVE"></div>
<div id="bits-xc7v-IO_HP_PAIR-IOB1:PDRIVE"></div>
<table class="docutils align-default prjcombine-enum">
<tr><th>IOB0:PDRIVE</th><th>[0, 39, 23]</th><th>[0, 39, 33]</th><th>[0, 38, 44]</th><th>[0, 39, 49]</th><th>[0, 38, 48]</th><th>[0, 39, 31]</th><th>[0, 39, 61]</th></tr>
<tr><th>IOB1:PDRIVE</th><th>[1, 38, 40]</th><th>[1, 38, 30]</th><th>[1, 39, 19]</th><th>[1, 38, 14]</th><th>[1, 39, 15]</th><th>[1, 38, 32]</th><th>[1, 38, 2]</th></tr>
<tr><td>Mixed inversion</td><td>[6]</td><td>~[5]</td><td>[4]</td><td>~[3]</td><td>~[2]</td><td>[1]</td><td>[0]</td></tr>
</table>
</section>
<section id="bitstream-io-hp-bot">
<h2>Bitstream — <code class="docutils literal notranslate"><span class="pre">IO_HP_BOT</span></code><a class="headerlink" href="#bitstream-io-hp-bot" title="Link to this heading"></a></h2>
<table class="docutils align-default prjcombine-tile">
<tr><th colspan="41">IO_HP_BOT bittile 0</th></tr><tr><th rowspan="2">Row</th><th colspan="40">Column</th></tr><tr><th>0</th><th>1</th><th>2</th><th>3</th><th>4</th><th>5</th><th>6</th><th>7</th><th>8</th><th>9</th><th>10</th><th>11</th><th>12</th><th>13</th><th>14</th><th>15</th><th>16</th><th>17</th><th>18</th><th>19</th><th>20</th><th>21</th><th>22</th><th>23</th><th>24</th><th>25</th><th>26</th><th>27</th><th>28</th><th>29</th><th>30</th><th>31</th><th>32</th><th>33</th><th>34</th><th>35</th><th>36</th><th>37</th><th>38</th><th>39</th></tr>
<tr><td>0</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-IO_HP_BOT-ILOGIC:INV.OCLK1" title="ILOGIC:INV.OCLK1">ILOGIC:INV.OCLK1</a></td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-IO_HP_BOT-IOB:DCI_T" title="IOB:DCI_T">IOB:DCI_T</a></td><td>-</td></tr>
<tr><td>1</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-IO_HP_BOT-ILOGIC:MUX.CLK" title="ILOGIC:MUX.CLK[1]">ILOGIC:MUX.CLK[1]</a></td><td><a href="#bits-xc7v-IO_HP_BOT-ILOGIC:D_EMU1" title="ILOGIC:D_EMU1">ILOGIC:D_EMU1</a></td><td>-</td><td><a href="#bits-xc7v-IO_HP_BOT-ILOGIC:MUX.CLKB" title="ILOGIC:MUX.CLKB[1]">ILOGIC:MUX.CLKB[1]</a></td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-IO_HP_BOT-IOB:DCITERMDISABLE_SEL" title="IOB:DCITERMDISABLE_SEL">IOB:DCITERMDISABLE_SEL</a></td></tr>
<tr><td>2</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-IO_HP_BOT-ILOGIC:D_EMU2" title="ILOGIC:D_EMU2">ILOGIC:D_EMU2</a></td><td><a href="#bits-xc7v-IO_HP_BOT-ILOGIC:MUX.CLK" title="ILOGIC:MUX.CLK[0]">ILOGIC:MUX.CLK[0]</a></td><td><a href="#bits-xc7v-IO_HP_BOT-ILOGIC:MUX.CLKB" title="ILOGIC:MUX.CLKB[0]">ILOGIC:MUX.CLKB[0]</a></td><td>-</td><td><a href="#bits-xc7v-IO_HP_BOT-OLOGIC:TMUX" title="OLOGIC:TMUX[0]">OLOGIC:TMUX[0]</a></td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-IO_HP_BOT-IOB:PDRIVE" title="IOB:PDRIVE[0]">IOB:PDRIVE[0]</a></td><td>-</td></tr>
<tr><td>3</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-IO_HP_BOT-ILOGIC:MUX.CLK" title="ILOGIC:MUX.CLK[2]">ILOGIC:MUX.CLK[2]</a></td><td><a href="#bits-xc7v-IO_HP_BOT-ILOGIC:SRTYPE" title="ILOGIC:SRTYPE">ILOGIC:SRTYPE</a></td><td><a href="#bits-xc7v-IO_HP_BOT-OLOGIC:INV.T1" title="~OLOGIC:INV.T1">~OLOGIC:INV.T1</a></td><td><a href="#bits-xc7v-IO_HP_BOT-ILOGIC:MUX.CLKB" title="ILOGIC:MUX.CLKB[2]">ILOGIC:MUX.CLKB[2]</a></td><td>-</td><td><a href="#bits-xc7v-IO_HP_BOT-OLOGIC:TMUX" title="OLOGIC:TMUX[4]">OLOGIC:TMUX[4]</a></td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-IO_HP_BOT-IOB:OUTPUT_MISC" title="IOB:OUTPUT_MISC[1]">IOB:OUTPUT_MISC[1]</a></td></tr>
<tr><td>4</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-IO_HP_BOT-OLOGIC:TMUX" title="OLOGIC:TMUX[3]">OLOGIC:TMUX[3]</a></td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td></tr>
<tr><td>5</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-IO_HP_BOT-IDELAY:FINEDELAY" title="IDELAY:FINEDELAY">IDELAY:FINEDELAY</a></td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-IO_HP_BOT-OLOGIC:TMUX" title="OLOGIC:TMUX[1]">OLOGIC:TMUX[1]</a></td><td>-</td><td><a href="#bits-xc7v-IO_HP_BOT-IDELAY:DELAY_SRC" title="IDELAY:DELAY_SRC[1]">IDELAY:DELAY_SRC[1]</a></td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-IO_HP_BOT-IOB:OUTPUT_MISC" title="IOB:OUTPUT_MISC[0]">IOB:OUTPUT_MISC[0]</a></td></tr>
<tr><td>6</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-IO_HP_BOT-ILOGIC:IFF_SR_USED" title="ILOGIC:IFF_SR_USED">ILOGIC:IFF_SR_USED</a></td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-IO_HP_BOT-OLOGIC:TMUX" title="OLOGIC:TMUX[2]">OLOGIC:TMUX[2]</a></td><td>-</td><td><a href="#bits-xc7v-IO_HP_BOT-IDELAY:DELAY_SRC" title="IDELAY:DELAY_SRC[3]">IDELAY:DELAY_SRC[3]</a></td><td>-</td><td><a href="#bits-xc7v-IO_HP_BOT-ODELAY:DELAY_SRC" title="ODELAY:DELAY_SRC[2]">ODELAY:DELAY_SRC[2]</a></td><td>-</td><td><a href="#bits-xc7v-IO_HP_BOT-IOB:OUTPUT_MISC" title="IOB:OUTPUT_MISC[3]">IOB:OUTPUT_MISC[3]</a></td><td>-</td></tr>
<tr><td>7</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-IO_HP_BOT-ILOGIC:IFF_LATCH" title="~ILOGIC:IFF_LATCH">~ILOGIC:IFF_LATCH</a></td><td>-</td><td>-</td><td><a href="#bits-xc7v-IO_HP_BOT-ILOGIC:IFF1_SRVAL" title="~ILOGIC:IFF1_SRVAL">~ILOGIC:IFF1_SRVAL</a></td><td><a href="#bits-xc7v-IO_HP_BOT-OLOGIC:INV.T2" title="~OLOGIC:INV.T2">~OLOGIC:INV.T2</a></td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-IO_HP_BOT-IDELAY:DELAY_SRC" title="IDELAY:DELAY_SRC[2]">IDELAY:DELAY_SRC[2]</a></td><td>-</td><td><a href="#bits-xc7v-IO_HP_BOT-ODELAY:DELAY_SRC" title="ODELAY:DELAY_SRC[1]">ODELAY:DELAY_SRC[1]</a></td><td>-</td><td><a href="#bits-xc7v-IO_HP_BOT-IOB:DCIUPDATEMODE_QUIET" title="IOB:DCIUPDATEMODE_QUIET">IOB:DCIUPDATEMODE_QUIET</a></td></tr>
<tr><td>8</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-IO_HP_BOT-ILOGIC:IFF1_INIT" title="~ILOGIC:IFF1_INIT">~ILOGIC:IFF1_INIT</a></td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-IO_HP_BOT-OLOGIC:TFF_SR_SYNC" title="OLOGIC:TFF_SR_SYNC">OLOGIC:TFF_SR_SYNC</a></td><td><a href="#bits-xc7v-IO_HP_BOT-IDELAY:INV.IDATAIN" title="IDELAY:INV.IDATAIN">IDELAY:INV.IDATAIN</a></td><td><a href="#bits-xc7v-IO_HP_BOT-IDELAY:DELAY_SRC" title="IDELAY:DELAY_SRC[0]">IDELAY:DELAY_SRC[0]</a></td><td><a href="#bits-xc7v-IO_HP_BOT-ODELAY:INV.ODATAIN" title="~ODELAY:INV.ODATAIN">~ODELAY:INV.ODATAIN</a></td><td><a href="#bits-xc7v-IO_HP_BOT-ODELAY:DELAY_SRC" title="ODELAY:DELAY_SRC[0]">ODELAY:DELAY_SRC[0]</a></td><td>-</td><td><a href="#bits-xc7v-IO_HP_BOT-IOB:NDRIVE" title="IOB:NDRIVE[2]">IOB:NDRIVE[2]</a></td><td>-</td></tr>
<tr><td>9</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-IO_HP_BOT-IDELAY:ENABLE" title="IDELAY:ENABLE">IDELAY:ENABLE</a></td><td><a href="#bits-xc7v-IO_HP_BOT-OLOGIC:SERDES" title="OLOGIC:SERDES">OLOGIC:SERDES</a></td><td><a href="#bits-xc7v-IO_HP_BOT-ODELAY:ENABLE" title="ODELAY:ENABLE">ODELAY:ENABLE</a></td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-IO_HP_BOT-IOB:LVDS" title="IOB:LVDS[7]">IOB:LVDS[7]</a></td></tr>
<tr><td>10</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-IO_HP_BOT-ILOGIC:MUX.CLK" title="ILOGIC:MUX.CLK[3]">ILOGIC:MUX.CLK[3]</a></td><td><a href="#bits-xc7v-IO_HP_BOT-ILOGIC:MUX.CLKB" title="ILOGIC:MUX.CLKB[3]">ILOGIC:MUX.CLKB[3]</a></td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-IO_HP_BOT-IOB:DCI_MODE" title="IOB:DCI_MODE[1]">IOB:DCI_MODE[1]</a></td><td>-</td></tr>
<tr><td>11</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-IO_HP_BOT-ILOGIC:MUX.CLK" title="ILOGIC:MUX.CLK[8]">ILOGIC:MUX.CLK[8]</a></td><td><a href="#bits-xc7v-IO_HP_BOT-ILOGIC:IFF2_SRVAL" title="~ILOGIC:IFF2_SRVAL">~ILOGIC:IFF2_SRVAL</a></td><td><a href="#bits-xc7v-IO_HP_BOT-OLOGIC:TFF_INIT" title="~OLOGIC:TFF_INIT">~OLOGIC:TFF_INIT</a></td><td><a href="#bits-xc7v-IO_HP_BOT-ILOGIC:MUX.CLKB" title="ILOGIC:MUX.CLKB[8]">ILOGIC:MUX.CLKB[8]</a></td><td>-</td><td><a href="#bits-xc7v-IO_HP_BOT-OLOGIC:TFF_SRVAL" title="~OLOGIC:TFF_SRVAL[1]">~OLOGIC:TFF_SRVAL[1]</a></td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-IO_HP_BOT-IOB:OUTPUT_DELAY" title="IOB:OUTPUT_DELAY">IOB:OUTPUT_DELAY</a></td></tr>
<tr><td>12</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-IO_HP_BOT-ILOGIC:IFF2_INIT" title="~ILOGIC:IFF2_INIT">~ILOGIC:IFF2_INIT</a></td><td><a href="#bits-xc7v-IO_HP_BOT-ILOGIC:MUX.CLK" title="ILOGIC:MUX.CLK[9]">ILOGIC:MUX.CLK[9]</a></td><td><a href="#bits-xc7v-IO_HP_BOT-ILOGIC:MUX.CLKB" title="ILOGIC:MUX.CLKB[9]">ILOGIC:MUX.CLKB[9]</a></td><td><a href="#bits-xc7v-IO_HP_BOT-OLOGIC:INV.T3" title="~OLOGIC:INV.T3">~OLOGIC:INV.T3</a></td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-IO_HP_BOT-IOB:NDRIVE" title="IOB:NDRIVE[0]">IOB:NDRIVE[0]</a></td><td>-</td></tr>
<tr><td>13</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-IO_HP_BOT-ILOGIC:MUX.CLK" title="ILOGIC:MUX.CLK[10]">ILOGIC:MUX.CLK[10]</a></td><td>-</td><td>-</td><td><a href="#bits-xc7v-IO_HP_BOT-ILOGIC:MUX.CLKB" title="ILOGIC:MUX.CLKB[10]">ILOGIC:MUX.CLKB[10]</a></td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-IO_HP_BOT-IOB:PSLEW" title="IOB:PSLEW[0]">IOB:PSLEW[0]</a></td></tr>
<tr><td>14</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-IO_HP_BOT-ILOGIC:MUX.CLK" title="ILOGIC:MUX.CLK[6]">ILOGIC:MUX.CLK[6]</a></td><td><a href="#bits-xc7v-IO_HP_BOT-ILOGIC:MUX.CLKB" title="ILOGIC:MUX.CLKB[6]">ILOGIC:MUX.CLKB[6]</a></td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-IO_HP_BOT-IOB:PDRIVE" title="~IOB:PDRIVE[3]">~IOB:PDRIVE[3]</a></td><td>-</td></tr>
<tr><td>15</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-IO_HP_BOT-ILOGIC:MUX.CLK" title="ILOGIC:MUX.CLK[4]">ILOGIC:MUX.CLK[4]</a></td><td>-</td><td><a href="#bits-xc7v-IO_HP_BOT-OLOGIC:INV.T4" title="~OLOGIC:INV.T4">~OLOGIC:INV.T4</a></td><td><a href="#bits-xc7v-IO_HP_BOT-ILOGIC:MUX.CLKB" title="ILOGIC:MUX.CLKB[4]">ILOGIC:MUX.CLKB[4]</a></td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-IO_HP_BOT-IOB:PDRIVE" title="~IOB:PDRIVE[2]">~IOB:PDRIVE[2]</a></td></tr>
<tr><td>16</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-IO_HP_BOT-ILOGIC:NUM_CE" title="ILOGIC:NUM_CE">ILOGIC:NUM_CE</a></td><td>-</td><td><a href="#bits-xc7v-IO_HP_BOT-ILOGIC:MUX.CLK" title="ILOGIC:MUX.CLK[7]">ILOGIC:MUX.CLK[7]</a></td><td><a href="#bits-xc7v-IO_HP_BOT-ILOGIC:MUX.CLKB" title="ILOGIC:MUX.CLKB[7]">ILOGIC:MUX.CLKB[7]</a></td><td>-</td><td><a href="#bits-xc7v-IO_HP_BOT-OLOGIC:TBYTE_CTL" title="OLOGIC:TBYTE_CTL">OLOGIC:TBYTE_CTL</a></td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-IO_HP_BOT-IOB:NDRIVE" title="~IOB:NDRIVE[3]">~IOB:NDRIVE[3]</a></td><td>-</td></tr>
<tr><td>17</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-IO_HP_BOT-ILOGIC:MUX.CLK" title="ILOGIC:MUX.CLK[5]">ILOGIC:MUX.CLK[5]</a></td><td>-</td><td>-</td><td><a href="#bits-xc7v-IO_HP_BOT-ILOGIC:MUX.CLKB" title="ILOGIC:MUX.CLKB[5]">ILOGIC:MUX.CLKB[5]</a></td><td>-</td><td><a href="#bits-xc7v-IO_HP_BOT-OLOGIC:TFF_SRVAL" title="~OLOGIC:TFF_SRVAL[2]">~OLOGIC:TFF_SRVAL[2]</a></td><td>-</td><td><a href="#bits-xc7v-IO_HP_BOT-IDELAY:INV.DATAIN" title="IDELAY:INV.DATAIN">IDELAY:INV.DATAIN</a></td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-IO_HP_BOT-IOB:NSLEW" title="IOB:NSLEW[0]">IOB:NSLEW[0]</a></td></tr>
<tr><td>18</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-IO_HP_BOT-OLOGIC:MUX.CLK" title="OLOGIC:MUX.CLK[1]">OLOGIC:MUX.CLK[1]</a></td><td><a href="#bits-xc7v-IO_HP_BOT-OLOGIC:MUX.CLKB" title="OLOGIC:MUX.CLKB[1]">OLOGIC:MUX.CLKB[1]</a></td><td>-</td><td><a href="#bits-xc7v-IO_HP_BOT-OLOGIC:TFF_SRVAL" title="~OLOGIC:TFF_SRVAL[0]">~OLOGIC:TFF_SRVAL[0]</a></td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-IO_HP_BOT-IOB:NSLEW" title="IOB:NSLEW[1]">IOB:NSLEW[1]</a></td><td>-</td></tr>
<tr><td>19</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-IO_HP_BOT-OLOGIC:MUX.CLK" title="OLOGIC:MUX.CLK[0]">OLOGIC:MUX.CLK[0]</a></td><td>-</td><td>-</td><td><a href="#bits-xc7v-IO_HP_BOT-OLOGIC:MUX.CLKB" title="OLOGIC:MUX.CLKB[0]">OLOGIC:MUX.CLKB[0]</a></td><td>-</td><td><a href="#bits-xc7v-IO_HP_BOT-OLOGIC:SERDES_MODE" title="OLOGIC:SERDES_MODE">OLOGIC:SERDES_MODE</a></td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-IO_HP_BOT-IOB:PDRIVE" title="IOB:PDRIVE[4]">IOB:PDRIVE[4]</a></td></tr>
<tr><td>20</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-IO_HP_BOT-OLOGIC:MUX.CLK" title="OLOGIC:MUX.CLK[2]">OLOGIC:MUX.CLK[2]</a></td><td><a href="#bits-xc7v-IO_HP_BOT-OLOGIC:MUX.CLKB" title="OLOGIC:MUX.CLKB[2]">OLOGIC:MUX.CLKB[2]</a></td><td>-</td><td><a href="#bits-xc7v-IO_HP_BOT-OLOGIC:TBYTE_SRC" title="OLOGIC:TBYTE_SRC">OLOGIC:TBYTE_SRC</a></td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td></tr>
<tr><td>21</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-IO_HP_BOT-ILOGIC:IFF3_SRVAL" title="~ILOGIC:IFF3_SRVAL">~ILOGIC:IFF3_SRVAL</a></td><td><a href="#bits-xc7v-IO_HP_BOT-OLOGIC:INV.CLKDIV" title="OLOGIC:INV.CLKDIV">OLOGIC:INV.CLKDIV</a></td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-IO_HP_BOT-IOB:DCI_MODE" title="IOB:DCI_MODE[0]">IOB:DCI_MODE[0]</a></td></tr>
<tr><td>22</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-IO_HP_BOT-ILOGIC:IFF3_INIT" title="~ILOGIC:IFF3_INIT">~ILOGIC:IFF3_INIT</a></td><td>-</td><td>-</td><td><a href="#bits-xc7v-IO_HP_BOT-OLOGIC:RANK3_USED" title="~OLOGIC:RANK3_USED">~OLOGIC:RANK3_USED</a></td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-IO_HP_BOT-IOB:LVDS" title="IOB:LVDS[8]">IOB:LVDS[8]</a></td><td>-</td></tr>
<tr><td>23</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-IO_HP_BOT-IOB:LVDS" title="IOB:LVDS[6]">IOB:LVDS[6]</a></td></tr>
<tr><td>24</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-IO_HP_BOT-OLOGIC:MUX.CLK" title="OLOGIC:MUX.CLK[3]">OLOGIC:MUX.CLK[3]</a></td><td><a href="#bits-xc7v-IO_HP_BOT-OLOGIC:MUX.CLKB" title="OLOGIC:MUX.CLKB[3]">OLOGIC:MUX.CLKB[3]</a></td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-IO_HP_BOT-IDELAY:INV.C" title="IDELAY:INV.C">IDELAY:INV.C</a></td><td>-</td><td><a href="#bits-xc7v-IO_HP_BOT-ODELAY:INV.C" title="ODELAY:INV.C">ODELAY:INV.C</a></td><td>-</td><td><a href="#bits-xc7v-IO_HP_BOT-IOB:IBUFDISABLE_SEL" title="IOB:IBUFDISABLE_SEL">IOB:IBUFDISABLE_SEL</a></td><td>-</td></tr>
<tr><td>25</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-IO_HP_BOT-OLOGIC:MUX.CLK" title="OLOGIC:MUX.CLK[8]">OLOGIC:MUX.CLK[8]</a></td><td>-</td><td>-</td><td><a href="#bits-xc7v-IO_HP_BOT-OLOGIC:MUX.CLKB" title="OLOGIC:MUX.CLKB[8]">OLOGIC:MUX.CLKB[8]</a></td><td>-</td><td><a href="#bits-xc7v-IO_HP_BOT-OLOGIC:TFF_SR_USED" title="OLOGIC:TFF_SR_USED">OLOGIC:TFF_SR_USED</a></td><td>-</td><td><a href="#bits-xc7v-IO_HP_BOT-IDELAY:CINVCTRL_SEL" title="IDELAY:CINVCTRL_SEL">IDELAY:CINVCTRL_SEL</a></td><td>-</td><td><a href="#bits-xc7v-IO_HP_BOT-ODELAY:CINVCTRL_SEL" title="ODELAY:CINVCTRL_SEL">ODELAY:CINVCTRL_SEL</a></td><td>-</td><td><a href="#bits-xc7v-IO_HP_BOT-IOB:NSLEW" title="IOB:NSLEW[2]">IOB:NSLEW[2]</a></td></tr>
<tr><td>26</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-IO_HP_BOT-OLOGIC:INV.CLK1" title="~OLOGIC:INV.CLK1">~OLOGIC:INV.CLK1</a></td><td><a href="#bits-xc7v-IO_HP_BOT-OLOGIC:TRISTATE_WIDTH" title="OLOGIC:TRISTATE_WIDTH">OLOGIC:TRISTATE_WIDTH</a></td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-IO_HP_BOT-IOB:LVDS" title="IOB:LVDS[5]">IOB:LVDS[5]</a></td><td>-</td></tr>
<tr><td>27</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-IO_HP_BOT-OLOGIC:OMUX" title="OLOGIC:OMUX[2]">OLOGIC:OMUX[2]</a></td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-IO_HP_BOT-IOB:DQS_BIAS_N" title="IOB:DQS_BIAS_N">IOB:DQS_BIAS_N</a></td></tr>
<tr><td>28</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-IO_HP_BOT-OLOGIC:MUX.CLK" title="OLOGIC:MUX.CLK[9]">OLOGIC:MUX.CLK[9]</a></td><td><a href="#bits-xc7v-IO_HP_BOT-OLOGIC:MUX.CLKB" title="OLOGIC:MUX.CLKB[9]">OLOGIC:MUX.CLKB[9]</a></td><td><a href="#bits-xc7v-IO_HP_BOT-OLOGIC:INV.CLK2" title="~OLOGIC:INV.CLK2">~OLOGIC:INV.CLK2</a></td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-IO_HP_BOT-IOB:NDRIVE" title="IOB:NDRIVE[4]">IOB:NDRIVE[4]</a></td><td>-</td></tr>
<tr><td>29</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-IO_HP_BOT-OLOGIC:MUX.CLK" title="OLOGIC:MUX.CLK[10]">OLOGIC:MUX.CLK[10]</a></td><td><a href="#bits-xc7v-IO_HP_BOT-ILOGIC:IFF4_SRVAL" title="~ILOGIC:IFF4_SRVAL">~ILOGIC:IFF4_SRVAL</a></td><td>-</td><td><a href="#bits-xc7v-IO_HP_BOT-OLOGIC:MUX.CLKB" title="OLOGIC:MUX.CLKB[10]">OLOGIC:MUX.CLKB[10]</a></td><td>-</td><td><a href="#bits-xc7v-IO_HP_BOT-OLOGIC:OMUX" title="OLOGIC:OMUX[1]">OLOGIC:OMUX[1]</a></td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-IO_HP_BOT-IOB:OUTPUT_ENABLE" title="IOB:OUTPUT_ENABLE[0]">IOB:OUTPUT_ENABLE[0]</a></td></tr>
<tr><td>30</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-IO_HP_BOT-ILOGIC:IFF4_INIT" title="~ILOGIC:IFF4_INIT">~ILOGIC:IFF4_INIT</a></td><td><a href="#bits-xc7v-IO_HP_BOT-OLOGIC:MUX.CLK" title="OLOGIC:MUX.CLK[6]">OLOGIC:MUX.CLK[6]</a></td><td><a href="#bits-xc7v-IO_HP_BOT-OLOGIC:MUX.CLKB" title="OLOGIC:MUX.CLKB[6]">OLOGIC:MUX.CLKB[6]</a></td><td><a href="#bits-xc7v-IO_HP_BOT-OLOGIC:INV.CLKDIVF" title="OLOGIC:INV.CLKDIVF">OLOGIC:INV.CLKDIVF</a></td><td><a href="#bits-xc7v-IO_HP_BOT-OLOGIC:OFF_SR_SYNC" title="OLOGIC:OFF_SR_SYNC">OLOGIC:OFF_SR_SYNC</a></td><td>-</td><td><a href="#bits-xc7v-IO_HP_BOT-IDELAY:IDELAY_VALUE_CUR" title="~IDELAY:IDELAY_VALUE_CUR[4]">~IDELAY:IDELAY_VALUE_CUR[4]</a></td><td>-</td><td><a href="#bits-xc7v-IO_HP_BOT-ODELAY:ODELAY_VALUE_CUR" title="~ODELAY:ODELAY_VALUE_CUR[4]">~ODELAY:ODELAY_VALUE_CUR[4]</a></td><td>-</td><td><a href="#bits-xc7v-IO_HP_BOT-IOB:PDRIVE" title="~IOB:PDRIVE[5]">~IOB:PDRIVE[5]</a></td><td>-</td></tr>
<tr><td>31</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-IO_HP_BOT-OLOGIC:MUX.CLK" title="OLOGIC:MUX.CLK[4]">OLOGIC:MUX.CLK[4]</a></td><td>-</td><td><a href="#bits-xc7v-IO_HP_BOT-OLOGIC:CLK_RATIO" title="OLOGIC:CLK_RATIO[1]">OLOGIC:CLK_RATIO[1]</a></td><td><a href="#bits-xc7v-IO_HP_BOT-OLOGIC:MUX.CLKB" title="OLOGIC:MUX.CLKB[4]">OLOGIC:MUX.CLKB[4]</a></td><td>-</td><td><a href="#bits-xc7v-IO_HP_BOT-OLOGIC:OFF_SRVAL" title="~OLOGIC:OFF_SRVAL[1]">~OLOGIC:OFF_SRVAL[1]</a></td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-IO_HP_BOT-IOB:OUTPUT_ENABLE" title="IOB:OUTPUT_ENABLE[1]">IOB:OUTPUT_ENABLE[1]</a></td></tr>
<tr><td>32</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-IO_HP_BOT-OLOGIC:MUX.CLK" title="OLOGIC:MUX.CLK[7]">OLOGIC:MUX.CLK[7]</a></td><td><a href="#bits-xc7v-IO_HP_BOT-OLOGIC:MUX.CLKB" title="OLOGIC:MUX.CLKB[7]">OLOGIC:MUX.CLKB[7]</a></td><td><a href="#bits-xc7v-IO_HP_BOT-OLOGIC:SELFHEAL" title="OLOGIC:SELFHEAL">OLOGIC:SELFHEAL</a></td><td>-</td><td>-</td><td><a href="#bits-xc7v-IO_HP_BOT-IDELAY:IDELAY_VALUE_INIT" title="IDELAY:IDELAY_VALUE_INIT[4]">IDELAY:IDELAY_VALUE_INIT[4]</a></td><td>-</td><td><a href="#bits-xc7v-IO_HP_BOT-ODELAY:ODELAY_VALUE_INIT" title="ODELAY:ODELAY_VALUE_INIT[4]">ODELAY:ODELAY_VALUE_INIT[4]</a></td><td>-</td><td><a href="#bits-xc7v-IO_HP_BOT-IOB:PDRIVE" title="IOB:PDRIVE[1]">IOB:PDRIVE[1]</a></td><td>-</td></tr>
<tr><td>33</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-IO_HP_BOT-OLOGIC:MUX.CLK" title="OLOGIC:MUX.CLK[5]">OLOGIC:MUX.CLK[5]</a></td><td>-</td><td><a href="#bits-xc7v-IO_HP_BOT-OLOGIC:INV.D1" title="OLOGIC:INV.D1">OLOGIC:INV.D1</a></td><td><a href="#bits-xc7v-IO_HP_BOT-OLOGIC:MUX.CLKB" title="OLOGIC:MUX.CLKB[5]">OLOGIC:MUX.CLKB[5]</a></td><td>-</td><td><a href="#bits-xc7v-IO_HP_BOT-OLOGIC:OFF_INIT" title="~OLOGIC:OFF_INIT">~OLOGIC:OFF_INIT</a></td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-IO_HP_BOT-IOB:PSLEW" title="IOB:PSLEW[1]">IOB:PSLEW[1]</a></td></tr>
<tr><td>34</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-IO_HP_BOT-ILOGIC:DDR_CLK_EDGE" title="ILOGIC:DDR_CLK_EDGE[0]">ILOGIC:DDR_CLK_EDGE[0]</a></td><td>-</td><td><a href="#bits-xc7v-IO_HP_BOT-ILOGIC:MUX.CLKDIVP" title="ILOGIC:MUX.CLKDIVP[0]">ILOGIC:MUX.CLKDIVP[0]</a></td><td>-</td><td><a href="#bits-xc7v-IO_HP_BOT-OLOGIC:CLK_RATIO" title="OLOGIC:CLK_RATIO[2]">OLOGIC:CLK_RATIO[2]</a></td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-IO_HP_BOT-IOB:DQS_BIAS_P" title="IOB:DQS_BIAS_P">IOB:DQS_BIAS_P</a></td><td>-</td></tr>
<tr><td>35</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-IO_HP_BOT-ILOGIC:DDR_CLK_EDGE" title="ILOGIC:DDR_CLK_EDGE[1]">ILOGIC:DDR_CLK_EDGE[1]</a></td><td>-</td><td><a href="#bits-xc7v-IO_HP_BOT-ILOGIC:MUX.CLKDIVP" title="ILOGIC:MUX.CLKDIVP[1]">ILOGIC:MUX.CLKDIVP[1]</a></td><td>-</td><td><a href="#bits-xc7v-IO_HP_BOT-OLOGIC:CLK_RATIO" title="OLOGIC:CLK_RATIO[0]">OLOGIC:CLK_RATIO[0]</a></td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-IO_HP_BOT-IOB:LVDS" title="IOB:LVDS[4]">IOB:LVDS[4]</a></td></tr>
<tr><td>36</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-IO_HP_BOT-ILOGIC:RANK23_DLY" title="ILOGIC:RANK23_DLY">ILOGIC:RANK23_DLY</a></td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-IO_HP_BOT-OLOGIC:CLK_RATIO" title="OLOGIC:CLK_RATIO[3]">OLOGIC:CLK_RATIO[3]</a></td><td>-</td><td>-</td><td><a href="#bits-xc7v-IO_HP_BOT-IDELAY:IDELAY_VALUE_CUR" title="~IDELAY:IDELAY_VALUE_CUR[3]">~IDELAY:IDELAY_VALUE_CUR[3]</a></td><td>-</td><td><a href="#bits-xc7v-IO_HP_BOT-ODELAY:ODELAY_VALUE_CUR" title="~ODELAY:ODELAY_VALUE_CUR[3]">~ODELAY:ODELAY_VALUE_CUR[3]</a></td><td>-</td><td><a href="#bits-xc7v-IO_HP_BOT-IOB:NDRIVE" title="IOB:NDRIVE[1]">IOB:NDRIVE[1]</a></td><td>-</td></tr>
<tr><td>37</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-IO_HP_BOT-ILOGIC:INTERFACE_TYPE" title="ILOGIC:INTERFACE_TYPE[1]">ILOGIC:INTERFACE_TYPE[1]</a></td><td>-</td><td>-</td><td><a href="#bits-xc7v-IO_HP_BOT-ILOGIC:I_DELAY_ENABLE" title="ILOGIC:I_DELAY_ENABLE">ILOGIC:I_DELAY_ENABLE</a></td><td><a href="#bits-xc7v-IO_HP_BOT-OLOGIC:DATA_WIDTH" title="OLOGIC:DATA_WIDTH[8]">OLOGIC:DATA_WIDTH[8]</a></td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-IO_HP_BOT-IOB:PSLEW" title="IOB:PSLEW[2]">IOB:PSLEW[2]</a></td></tr>
<tr><td>38</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-IO_HP_BOT-ILOGIC:SERDES" title="ILOGIC:SERDES">ILOGIC:SERDES</a></td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-IO_HP_BOT-OLOGIC:INV.D2" title="OLOGIC:INV.D2">OLOGIC:INV.D2</a></td><td>-</td><td>-</td><td><a href="#bits-xc7v-IO_HP_BOT-IDELAY:IDELAY_VALUE_INIT" title="IDELAY:IDELAY_VALUE_INIT[3]">IDELAY:IDELAY_VALUE_INIT[3]</a></td><td>-</td><td><a href="#bits-xc7v-IO_HP_BOT-ODELAY:ODELAY_VALUE_INIT" title="ODELAY:ODELAY_VALUE_INIT[3]">ODELAY:ODELAY_VALUE_INIT[3]</a></td><td>-</td><td><a href="#bits-xc7v-IO_HP_BOT-IOB:LVDS" title="IOB:LVDS[3]">IOB:LVDS[3]</a></td><td>-</td></tr>
<tr><td>39</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-IO_HP_BOT-ILOGIC:I_TSBYPASS_ENABLE" title="ILOGIC:I_TSBYPASS_ENABLE">ILOGIC:I_TSBYPASS_ENABLE</a></td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-IO_HP_BOT-IOB:NDRIVE" title="~IOB:NDRIVE[5]">~IOB:NDRIVE[5]</a></td></tr>
<tr><td>40</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-IO_HP_BOT-IOB:PDRIVE" title="IOB:PDRIVE[6]">IOB:PDRIVE[6]</a></td><td>-</td></tr>
<tr><td>41</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-IO_HP_BOT-ODELAY:FINEDELAY" title="ODELAY:FINEDELAY">ODELAY:FINEDELAY</a></td><td>-</td><td><a href="#bits-xc7v-IO_HP_BOT-IOB:NSLEW" title="IOB:NSLEW[3]">IOB:NSLEW[3]</a></td></tr>
<tr><td>42</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-IO_HP_BOT-ILOGIC:SERDES_MODE" title="ILOGIC:SERDES_MODE">ILOGIC:SERDES_MODE</a></td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-IO_HP_BOT-OLOGIC:INV.D3" title="OLOGIC:INV.D3">OLOGIC:INV.D3</a></td><td>-</td><td>-</td><td><a href="#bits-xc7v-IO_HP_BOT-IDELAY:PIPE_SEL" title="IDELAY:PIPE_SEL">IDELAY:PIPE_SEL</a></td><td>-</td><td><a href="#bits-xc7v-IO_HP_BOT-ODELAY:PIPE_SEL" title="ODELAY:PIPE_SEL">ODELAY:PIPE_SEL</a></td><td>-</td><td><a href="#bits-xc7v-IO_HP_BOT-IOB:LVDS" title="IOB:LVDS[2]">IOB:LVDS[2]</a></td><td>-</td></tr>
<tr><td>43</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-IO_HP_BOT-ILOGIC:BITSLIP_ENABLE" title="ILOGIC:BITSLIP_ENABLE">ILOGIC:BITSLIP_ENABLE</a></td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-IO_HP_BOT-OLOGIC:OFF_SRVAL" title="~OLOGIC:OFF_SRVAL[2]">~OLOGIC:OFF_SRVAL[2]</a></td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-IO_HP_BOT-IOB:NDRIVE" title="IOB:NDRIVE[6]">IOB:NDRIVE[6]</a></td></tr>
<tr><td>44</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-IO_HP_BOT-ILOGIC:DATA_RATE" title="ILOGIC:DATA_RATE">ILOGIC:DATA_RATE</a></td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-IO_HP_BOT-OLOGIC:OFF_SRVAL" title="~OLOGIC:OFF_SRVAL[0]">~OLOGIC:OFF_SRVAL[0]</a></td><td>-</td><td><a href="#bits-xc7v-IO_HP_BOT-IDELAY:IDELAY_VALUE_CUR" title="~IDELAY:IDELAY_VALUE_CUR[2]">~IDELAY:IDELAY_VALUE_CUR[2]</a></td><td>-</td><td><a href="#bits-xc7v-IO_HP_BOT-ODELAY:ODELAY_VALUE_CUR" title="~ODELAY:ODELAY_VALUE_CUR[2]">~ODELAY:ODELAY_VALUE_CUR[2]</a></td><td>-</td><td><a href="#bits-xc7v-IO_HP_BOT-IOB:OUTPUT_MISC" title="IOB:OUTPUT_MISC[5]">IOB:OUTPUT_MISC[5]</a></td><td>-</td></tr>
<tr><td>45</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-IO_HP_BOT-ILOGIC:DATA_WIDTH" title="ILOGIC:DATA_WIDTH[3]">ILOGIC:DATA_WIDTH[3]</a></td><td>-</td><td>-</td><td><a href="#bits-xc7v-IO_HP_BOT-ILOGIC:INV.D" title="~ILOGIC:INV.D">~ILOGIC:INV.D</a></td><td>-</td><td>-</td><td><a href="#bits-xc7v-IO_HP_BOT-IDELAY:HIGH_PERFORMANCE_MODE" title="IDELAY:HIGH_PERFORMANCE_MODE">IDELAY:HIGH_PERFORMANCE_MODE</a></td><td>-</td><td><a href="#bits-xc7v-IO_HP_BOT-ODELAY:HIGH_PERFORMANCE_MODE" title="ODELAY:HIGH_PERFORMANCE_MODE">ODELAY:HIGH_PERFORMANCE_MODE</a></td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-IO_HP_BOT-IOB:VR" title="IOB:VR">IOB:VR</a></td></tr>
<tr><td>46</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-IO_HP_BOT-ILOGIC:DATA_WIDTH" title="ILOGIC:DATA_WIDTH[2]">ILOGIC:DATA_WIDTH[2]</a></td><td><a href="#bits-xc7v-IO_HP_BOT-ILOGIC:TSBYPASS_MUX" title="ILOGIC:TSBYPASS_MUX">ILOGIC:TSBYPASS_MUX</a></td><td><a href="#bits-xc7v-IO_HP_BOT-OLOGIC:MUX.CLKDIV" title="OLOGIC:MUX.CLKDIV[1]">OLOGIC:MUX.CLKDIV[1]</a></td><td><a href="#bits-xc7v-IO_HP_BOT-OLOGIC:MUX.CLKDIVB" title="OLOGIC:MUX.CLKDIVB[1]">OLOGIC:MUX.CLKDIVB[1]</a></td><td><a href="#bits-xc7v-IO_HP_BOT-OLOGIC:INV.D4" title="OLOGIC:INV.D4">OLOGIC:INV.D4</a></td><td><a href="#bits-xc7v-IO_HP_BOT-OLOGIC:OMUX" title="OLOGIC:OMUX[4]">OLOGIC:OMUX[4]</a></td><td>-</td><td><a href="#bits-xc7v-IO_HP_BOT-IDELAY:IDELAY_VALUE_INIT" title="IDELAY:IDELAY_VALUE_INIT[2]">IDELAY:IDELAY_VALUE_INIT[2]</a></td><td>-</td><td><a href="#bits-xc7v-IO_HP_BOT-ODELAY:ODELAY_VALUE_INIT" title="ODELAY:ODELAY_VALUE_INIT[2]">ODELAY:ODELAY_VALUE_INIT[2]</a></td><td>-</td><td>-</td><td>-</td></tr>
<tr><td>47</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-IO_HP_BOT-ILOGIC:DATA_WIDTH" title="ILOGIC:DATA_WIDTH[1]">ILOGIC:DATA_WIDTH[1]</a></td><td>-</td><td><a href="#bits-xc7v-IO_HP_BOT-OLOGIC:MUX.CLKDIV" title="OLOGIC:MUX.CLKDIV[0]">OLOGIC:MUX.CLKDIV[0]</a></td><td>-</td><td><a href="#bits-xc7v-IO_HP_BOT-OLOGIC:MISR_ENABLE" title="OLOGIC:MISR_ENABLE">OLOGIC:MISR_ENABLE</a></td><td><a href="#bits-xc7v-IO_HP_BOT-OLOGIC:MUX.CLKDIVB" title="OLOGIC:MUX.CLKDIVB[0]">OLOGIC:MUX.CLKDIVB[0]</a></td><td>-</td><td><a href="#bits-xc7v-IO_HP_BOT-OLOGIC:OMUX" title="OLOGIC:OMUX[0]">OLOGIC:OMUX[0]</a></td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-IO_HP_BOT-IOB:PSLEW" title="IOB:PSLEW[3]">IOB:PSLEW[3]</a></td></tr>
<tr><td>48</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-IO_HP_BOT-ILOGIC:DATA_WIDTH" title="ILOGIC:DATA_WIDTH[0]">ILOGIC:DATA_WIDTH[0]</a></td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-IO_HP_BOT-OLOGIC:MISR_CLK_SELECT" title="OLOGIC:MISR_CLK_SELECT[0]">OLOGIC:MISR_CLK_SELECT[0]</a></td><td><a href="#bits-xc7v-IO_HP_BOT-OLOGIC:OFF_SR_USED" title="OLOGIC:OFF_SR_USED">OLOGIC:OFF_SR_USED</a></td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-IO_HP_BOT-IOB:LVDS" title="IOB:LVDS[1]">IOB:LVDS[1]</a></td><td>-</td></tr>
<tr><td>49</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-IO_HP_BOT-ILOGIC:INTERFACE_TYPE" title="ILOGIC:INTERFACE_TYPE[3]">ILOGIC:INTERFACE_TYPE[3]</a></td><td>-</td><td>-</td><td><a href="#bits-xc7v-IO_HP_BOT-ILOGIC:IFF_TSBYPASS_ENABLE" title="ILOGIC:IFF_TSBYPASS_ENABLE">ILOGIC:IFF_TSBYPASS_ENABLE</a></td><td><a href="#bits-xc7v-IO_HP_BOT-OLOGIC:INV.D5" title="OLOGIC:INV.D5">OLOGIC:INV.D5</a></td><td>-</td><td>-</td><td><a href="#bits-xc7v-IO_HP_BOT-OLOGIC:OMUX" title="OLOGIC:OMUX[3]">OLOGIC:OMUX[3]</a></td><td>-</td><td><a href="#bits-xc7v-IO_HP_BOT-IDELAY:IDELAY_TYPE" title="IDELAY:IDELAY_TYPE[1]">IDELAY:IDELAY_TYPE[1]</a></td><td>-</td><td><a href="#bits-xc7v-IO_HP_BOT-ODELAY:ODELAY_TYPE" title="ODELAY:ODELAY_TYPE[1]">ODELAY:ODELAY_TYPE[1]</a></td><td>-</td><td><a href="#bits-xc7v-IO_HP_BOT-IOB:NSLEW" title="IOB:NSLEW[4]">IOB:NSLEW[4]</a></td></tr>
<tr><td>50</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-IO_HP_BOT-ILOGIC:INV.CLKDIVP" title="ILOGIC:INV.CLKDIVP">ILOGIC:INV.CLKDIVP</a></td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-IO_HP_BOT-OLOGIC:INV.D6" title="OLOGIC:INV.D6">OLOGIC:INV.D6</a></td><td>-</td><td>-</td><td><a href="#bits-xc7v-IO_HP_BOT-IDELAY:IDELAY_VALUE_CUR" title="~IDELAY:IDELAY_VALUE_CUR[1]">~IDELAY:IDELAY_VALUE_CUR[1]</a></td><td>-</td><td><a href="#bits-xc7v-IO_HP_BOT-ODELAY:ODELAY_VALUE_CUR" title="~ODELAY:ODELAY_VALUE_CUR[1]">~ODELAY:ODELAY_VALUE_CUR[1]</a></td><td>-</td><td><a href="#bits-xc7v-IO_HP_BOT-IOB:PSLEW" title="IOB:PSLEW[4]">IOB:PSLEW[4]</a></td><td>-</td></tr>
<tr><td>51</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-IO_HP_BOT-ILOGIC:INTERFACE_TYPE" title="ILOGIC:INTERFACE_TYPE[4]">ILOGIC:INTERFACE_TYPE[4]</a></td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-IO_HP_BOT-OLOGIC:DATA_WIDTH" title="OLOGIC:DATA_WIDTH[7]">OLOGIC:DATA_WIDTH[7]</a></td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-IO_HP_BOT-IOB:PULL" title="IOB:PULL[0]">IOB:PULL[0]</a></td></tr>
<tr><td>52</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-IO_HP_BOT-ILOGIC:DYN_CLKDIVP_INV_EN" title="ILOGIC:DYN_CLKDIVP_INV_EN">ILOGIC:DYN_CLKDIVP_INV_EN</a></td><td><a href="#bits-xc7v-IO_HP_BOT-ILOGIC:IFF_DELAY_ENABLE" title="ILOGIC:IFF_DELAY_ENABLE">ILOGIC:IFF_DELAY_ENABLE</a></td><td>-</td><td>-</td><td><a href="#bits-xc7v-IO_HP_BOT-OLOGIC:DATA_WIDTH" title="OLOGIC:DATA_WIDTH[6]">OLOGIC:DATA_WIDTH[6]</a></td><td>-</td><td>-</td><td><a href="#bits-xc7v-IO_HP_BOT-IDELAY:IDELAY_VALUE_INIT" title="IDELAY:IDELAY_VALUE_INIT[1]">IDELAY:IDELAY_VALUE_INIT[1]</a></td><td>-</td><td><a href="#bits-xc7v-IO_HP_BOT-ODELAY:ODELAY_VALUE_INIT" title="ODELAY:ODELAY_VALUE_INIT[1]">ODELAY:ODELAY_VALUE_INIT[1]</a></td><td>-</td><td><a href="#bits-xc7v-IO_HP_BOT-IOB:OUTPUT_MISC" title="IOB:OUTPUT_MISC[4]">IOB:OUTPUT_MISC[4]</a></td><td>-</td></tr>
<tr><td>53</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-IO_HP_BOT-ILOGIC:INTERFACE_TYPE" title="ILOGIC:INTERFACE_TYPE[2]">ILOGIC:INTERFACE_TYPE[2]</a></td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-IO_HP_BOT-OLOGIC:MISR_ENABLE_FDBK" title="OLOGIC:MISR_ENABLE_FDBK">OLOGIC:MISR_ENABLE_FDBK</a></td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-IO_HP_BOT-IOB:PULL" title="IOB:PULL[1]">IOB:PULL[1]</a></td></tr>
<tr><td>54</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-IO_HP_BOT-ILOGIC:DYN_CLKDIV_INV_EN" title="ILOGIC:DYN_CLKDIV_INV_EN">ILOGIC:DYN_CLKDIV_INV_EN</a></td><td>-</td><td><a href="#bits-xc7v-IO_HP_BOT-OLOGIC:MUX.CLKDIVF" title="OLOGIC:MUX.CLKDIVF[4]">OLOGIC:MUX.CLKDIVF[4]</a></td><td><a href="#bits-xc7v-IO_HP_BOT-OLOGIC:MUX.CLKDIVFB" title="OLOGIC:MUX.CLKDIVFB[4]">OLOGIC:MUX.CLKDIVFB[4]</a></td><td><a href="#bits-xc7v-IO_HP_BOT-OLOGIC:INV.D7" title="OLOGIC:INV.D7">OLOGIC:INV.D7</a></td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-IO_HP_BOT-IOB:OUTPUT_MISC" title="IOB:OUTPUT_MISC[2]">IOB:OUTPUT_MISC[2]</a></td><td>-</td></tr>
<tr><td>55</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-IO_HP_BOT-ILOGIC:INV.CLKDIV" title="ILOGIC:INV.CLKDIV">ILOGIC:INV.CLKDIV</a></td><td>-</td><td><a href="#bits-xc7v-IO_HP_BOT-OLOGIC:MUX.CLKDIVF" title="OLOGIC:MUX.CLKDIVF[5]">OLOGIC:MUX.CLKDIVF[5]</a></td><td>-</td><td><a href="#bits-xc7v-IO_HP_BOT-OLOGIC:MISR_RESET" title="OLOGIC:MISR_RESET">OLOGIC:MISR_RESET</a></td><td><a href="#bits-xc7v-IO_HP_BOT-OLOGIC:MUX.CLKDIVFB" title="OLOGIC:MUX.CLKDIVFB[5]">OLOGIC:MUX.CLKDIVFB[5]</a></td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-IO_HP_BOT-IDELAY:IDELAY_TYPE" title="IDELAY:IDELAY_TYPE[0]">IDELAY:IDELAY_TYPE[0]</a></td><td>-</td><td><a href="#bits-xc7v-IO_HP_BOT-ODELAY:ODELAY_TYPE" title="ODELAY:ODELAY_TYPE[0]">ODELAY:ODELAY_TYPE[0]</a></td><td>-</td><td><a href="#bits-xc7v-IO_HP_BOT-IOB:LVDS" title="IOB:LVDS[0]">IOB:LVDS[0]</a></td></tr>
<tr><td>56</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-IO_HP_BOT-OLOGIC:DATA_WIDTH" title="OLOGIC:DATA_WIDTH[4]">OLOGIC:DATA_WIDTH[4]</a></td><td>-</td><td>-</td><td><a href="#bits-xc7v-IO_HP_BOT-IDELAY:IDELAY_VALUE_CUR" title="~IDELAY:IDELAY_VALUE_CUR[0]">~IDELAY:IDELAY_VALUE_CUR[0]</a></td><td>-</td><td><a href="#bits-xc7v-IO_HP_BOT-ODELAY:ODELAY_VALUE_CUR" title="~ODELAY:ODELAY_VALUE_CUR[0]">~ODELAY:ODELAY_VALUE_CUR[0]</a></td><td>-</td><td>-</td><td>-</td></tr>
<tr><td>57</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-IO_HP_BOT-ILOGIC:INTERFACE_TYPE" title="ILOGIC:INTERFACE_TYPE[0]">ILOGIC:INTERFACE_TYPE[0]</a></td><td>-</td><td><a href="#bits-xc7v-IO_HP_BOT-OLOGIC:MUX.CLKDIVF" title="OLOGIC:MUX.CLKDIVF[6]">OLOGIC:MUX.CLKDIVF[6]</a></td><td>-</td><td><a href="#bits-xc7v-IO_HP_BOT-OLOGIC:DATA_WIDTH" title="OLOGIC:DATA_WIDTH[3]">OLOGIC:DATA_WIDTH[3]</a></td><td><a href="#bits-xc7v-IO_HP_BOT-OLOGIC:MUX.CLKDIVFB" title="OLOGIC:MUX.CLKDIVFB[6]">OLOGIC:MUX.CLKDIVFB[6]</a></td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-IO_HP_BOT-IOB:PULL_DYNAMIC" title="IOB:PULL_DYNAMIC">IOB:PULL_DYNAMIC</a></td></tr>
<tr><td>58</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-IO_HP_BOT-OLOGIC:MISR_CLK_SELECT" title="OLOGIC:MISR_CLK_SELECT[1]">OLOGIC:MISR_CLK_SELECT[1]</a></td><td>-</td><td>-</td><td><a href="#bits-xc7v-IO_HP_BOT-IDELAY:IDELAY_VALUE_INIT" title="IDELAY:IDELAY_VALUE_INIT[0]">IDELAY:IDELAY_VALUE_INIT[0]</a></td><td>-</td><td><a href="#bits-xc7v-IO_HP_BOT-ODELAY:ODELAY_VALUE_INIT" title="ODELAY:ODELAY_VALUE_INIT[0]">ODELAY:ODELAY_VALUE_INIT[0]</a></td><td>-</td><td><a href="#bits-xc7v-IO_HP_BOT-IOB:INPUT_MISC" title="IOB:INPUT_MISC">IOB:INPUT_MISC</a></td><td>-</td></tr>
<tr><td>59</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-IO_HP_BOT-OLOGIC:MUX.CLKDIVF" title="OLOGIC:MUX.CLKDIVF[2]">OLOGIC:MUX.CLKDIVF[2]</a></td><td><a href="#bits-xc7v-IO_HP_BOT-ILOGIC:INV.CLK" title="~ILOGIC:INV.CLK[1]">~ILOGIC:INV.CLK[1]</a></td><td><a href="#bits-xc7v-IO_HP_BOT-OLOGIC:DATA_WIDTH" title="OLOGIC:DATA_WIDTH[5]">OLOGIC:DATA_WIDTH[5]</a></td><td><a href="#bits-xc7v-IO_HP_BOT-OLOGIC:MUX.CLKDIVFB" title="OLOGIC:MUX.CLKDIVFB[2]">OLOGIC:MUX.CLKDIVFB[2]</a></td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-IO_HP_BOT-IOB:PULL" title="IOB:PULL[2]">IOB:PULL[2]</a></td></tr>
<tr><td>60</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-IO_HP_BOT-ILOGIC:INV.OCLK2" title="ILOGIC:INV.OCLK2">ILOGIC:INV.OCLK2</a></td><td><a href="#bits-xc7v-IO_HP_BOT-OLOGIC:MUX.CLKDIVF" title="OLOGIC:MUX.CLKDIVF[0]">OLOGIC:MUX.CLKDIVF[0]</a></td><td><a href="#bits-xc7v-IO_HP_BOT-OLOGIC:MUX.CLKDIVFB" title="OLOGIC:MUX.CLKDIVFB[0]">OLOGIC:MUX.CLKDIVFB[0]</a></td><td><a href="#bits-xc7v-IO_HP_BOT-OLOGIC:DATA_WIDTH" title="OLOGIC:DATA_WIDTH[2]">OLOGIC:DATA_WIDTH[2]</a></td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td></tr>
<tr><td>61</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-IO_HP_BOT-OLOGIC:MUX.CLKDIVF" title="OLOGIC:MUX.CLKDIVF[3]">OLOGIC:MUX.CLKDIVF[3]</a></td><td><a href="#bits-xc7v-IO_HP_BOT-ILOGIC:INV.CLK" title="~ILOGIC:INV.CLK[2]">~ILOGIC:INV.CLK[2]</a></td><td><a href="#bits-xc7v-IO_HP_BOT-OLOGIC:INV.D8" title="OLOGIC:INV.D8">OLOGIC:INV.D8</a></td><td><a href="#bits-xc7v-IO_HP_BOT-OLOGIC:MUX.CLKDIVFB" title="OLOGIC:MUX.CLKDIVFB[3]">OLOGIC:MUX.CLKDIVFB[3]</a></td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-IO_HP_BOT-IOB:IBUF_MODE" title="IOB:IBUF_MODE[2]">IOB:IBUF_MODE[2]</a></td></tr>
<tr><td>62</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-IO_HP_BOT-ILOGIC:INV.CLK" title="~ILOGIC:INV.CLK[0]">~ILOGIC:INV.CLK[0]</a></td><td><a href="#bits-xc7v-IO_HP_BOT-OLOGIC:MUX.CLKDIVF" title="OLOGIC:MUX.CLKDIVF[1]">OLOGIC:MUX.CLKDIVF[1]</a></td><td><a href="#bits-xc7v-IO_HP_BOT-OLOGIC:MUX.CLKDIVFB" title="OLOGIC:MUX.CLKDIVFB[1]">OLOGIC:MUX.CLKDIVFB[1]</a></td><td><a href="#bits-xc7v-IO_HP_BOT-OLOGIC:DATA_WIDTH" title="OLOGIC:DATA_WIDTH[1]">OLOGIC:DATA_WIDTH[1]</a></td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-IO_HP_BOT-IOB:IBUF_MODE" title="IOB:IBUF_MODE[1]">IOB:IBUF_MODE[1]</a></td><td>-</td></tr>
<tr><td>63</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-IO_HP_BOT-ILOGIC:DYN_CLK_INV_EN" title="ILOGIC:DYN_CLK_INV_EN">ILOGIC:DYN_CLK_INV_EN</a></td><td><a href="#bits-xc7v-IO_HP_BOT-OLOGIC:DATA_WIDTH" title="OLOGIC:DATA_WIDTH[0]">OLOGIC:DATA_WIDTH[0]</a></td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-IO_HP_BOT-IOB:IBUF_MODE" title="IOB:IBUF_MODE[0]">IOB:IBUF_MODE[0]</a></td></tr>
</table>
<div id="bits-xc7v-IO_HP_BOT-ILOGIC:IFF1_INIT"></div>
<div id="bits-xc7v-IO_HP_BOT-ILOGIC:IFF1_SRVAL"></div>
<div id="bits-xc7v-IO_HP_BOT-ILOGIC:IFF2_INIT"></div>
<div id="bits-xc7v-IO_HP_BOT-ILOGIC:IFF2_SRVAL"></div>
<div id="bits-xc7v-IO_HP_BOT-ILOGIC:IFF3_INIT"></div>
<div id="bits-xc7v-IO_HP_BOT-ILOGIC:IFF3_SRVAL"></div>
<div id="bits-xc7v-IO_HP_BOT-ILOGIC:IFF4_INIT"></div>
<div id="bits-xc7v-IO_HP_BOT-ILOGIC:IFF4_SRVAL"></div>
<div id="bits-xc7v-IO_HP_BOT-ILOGIC:IFF_LATCH"></div>
<div id="bits-xc7v-IO_HP_BOT-ILOGIC:INV.D"></div>
<div id="bits-xc7v-IO_HP_BOT-ODELAY:INV.ODATAIN"></div>
<div id="bits-xc7v-IO_HP_BOT-OLOGIC:INV.CLK1"></div>
<div id="bits-xc7v-IO_HP_BOT-OLOGIC:INV.CLK2"></div>
<div id="bits-xc7v-IO_HP_BOT-OLOGIC:INV.T1"></div>
<div id="bits-xc7v-IO_HP_BOT-OLOGIC:INV.T2"></div>
<div id="bits-xc7v-IO_HP_BOT-OLOGIC:INV.T3"></div>
<div id="bits-xc7v-IO_HP_BOT-OLOGIC:INV.T4"></div>
<div id="bits-xc7v-IO_HP_BOT-OLOGIC:OFF_INIT"></div>
<div id="bits-xc7v-IO_HP_BOT-OLOGIC:RANK3_USED"></div>
<div id="bits-xc7v-IO_HP_BOT-OLOGIC:TFF_INIT"></div>
<table class="docutils align-default prjcombine-enum">
<tr><th>ILOGIC:IFF1_INIT</th><th>[0, 28, 8]</th></tr>
<tr><th>ILOGIC:IFF1_SRVAL</th><th>[0, 29, 7]</th></tr>
<tr><th>ILOGIC:IFF2_INIT</th><th>[0, 28, 12]</th></tr>
<tr><th>ILOGIC:IFF2_SRVAL</th><th>[0, 29, 11]</th></tr>
<tr><th>ILOGIC:IFF3_INIT</th><th>[0, 28, 22]</th></tr>
<tr><th>ILOGIC:IFF3_SRVAL</th><th>[0, 29, 21]</th></tr>
<tr><th>ILOGIC:IFF4_INIT</th><th>[0, 28, 30]</th></tr>
<tr><th>ILOGIC:IFF4_SRVAL</th><th>[0, 29, 29]</th></tr>
<tr><th>ILOGIC:IFF_LATCH</th><th>[0, 26, 7]</th></tr>
<tr><th>ILOGIC:INV.D</th><th>[0, 29, 45]</th></tr>
<tr><th>ODELAY:INV.ODATAIN</th><th>[0, 35, 8]</th></tr>
<tr><th>OLOGIC:INV.CLK1</th><th>[0, 31, 26]</th></tr>
<tr><th>OLOGIC:INV.CLK2</th><th>[0, 31, 28]</th></tr>
<tr><th>OLOGIC:INV.T1</th><th>[0, 30, 3]</th></tr>
<tr><th>OLOGIC:INV.T2</th><th>[0, 30, 7]</th></tr>
<tr><th>OLOGIC:INV.T3</th><th>[0, 31, 12]</th></tr>
<tr><th>OLOGIC:INV.T4</th><th>[0, 30, 15]</th></tr>
<tr><th>OLOGIC:OFF_INIT</th><th>[0, 33, 33]</th></tr>
<tr><th>OLOGIC:RANK3_USED</th><th>[0, 31, 22]</th></tr>
<tr><th>OLOGIC:TFF_INIT</th><th>[0, 30, 11]</th></tr>
<tr><td>Inverted</td><td>~[0]</td></tr>
</table>
<div id="bits-xc7v-IO_HP_BOT-IDELAY:CINVCTRL_SEL"></div>
<div id="bits-xc7v-IO_HP_BOT-IDELAY:ENABLE"></div>
<div id="bits-xc7v-IO_HP_BOT-IDELAY:HIGH_PERFORMANCE_MODE"></div>
<div id="bits-xc7v-IO_HP_BOT-IDELAY:INV.C"></div>
<div id="bits-xc7v-IO_HP_BOT-IDELAY:INV.DATAIN"></div>
<div id="bits-xc7v-IO_HP_BOT-IDELAY:INV.IDATAIN"></div>
<div id="bits-xc7v-IO_HP_BOT-IDELAY:PIPE_SEL"></div>
<div id="bits-xc7v-IO_HP_BOT-ILOGIC:BITSLIP_ENABLE"></div>
<div id="bits-xc7v-IO_HP_BOT-ILOGIC:DYN_CLKDIVP_INV_EN"></div>
<div id="bits-xc7v-IO_HP_BOT-ILOGIC:DYN_CLKDIV_INV_EN"></div>
<div id="bits-xc7v-IO_HP_BOT-ILOGIC:DYN_CLK_INV_EN"></div>
<div id="bits-xc7v-IO_HP_BOT-ILOGIC:D_EMU1"></div>
<div id="bits-xc7v-IO_HP_BOT-ILOGIC:D_EMU2"></div>
<div id="bits-xc7v-IO_HP_BOT-ILOGIC:IFF_DELAY_ENABLE"></div>
<div id="bits-xc7v-IO_HP_BOT-ILOGIC:IFF_SR_USED"></div>
<div id="bits-xc7v-IO_HP_BOT-ILOGIC:IFF_TSBYPASS_ENABLE"></div>
<div id="bits-xc7v-IO_HP_BOT-ILOGIC:INV.CLKDIV"></div>
<div id="bits-xc7v-IO_HP_BOT-ILOGIC:INV.CLKDIVP"></div>
<div id="bits-xc7v-IO_HP_BOT-ILOGIC:INV.OCLK1"></div>
<div id="bits-xc7v-IO_HP_BOT-ILOGIC:INV.OCLK2"></div>
<div id="bits-xc7v-IO_HP_BOT-ILOGIC:I_DELAY_ENABLE"></div>
<div id="bits-xc7v-IO_HP_BOT-ILOGIC:I_TSBYPASS_ENABLE"></div>
<div id="bits-xc7v-IO_HP_BOT-ILOGIC:RANK23_DLY"></div>
<div id="bits-xc7v-IO_HP_BOT-ILOGIC:SERDES"></div>
<div id="bits-xc7v-IO_HP_BOT-IOB:DCIUPDATEMODE_QUIET"></div>
<div id="bits-xc7v-IO_HP_BOT-IOB:DCI_T"></div>
<div id="bits-xc7v-IO_HP_BOT-IOB:DQS_BIAS_N"></div>
<div id="bits-xc7v-IO_HP_BOT-IOB:DQS_BIAS_P"></div>
<div id="bits-xc7v-IO_HP_BOT-IOB:INPUT_MISC"></div>
<div id="bits-xc7v-IO_HP_BOT-IOB:OUTPUT_DELAY"></div>
<div id="bits-xc7v-IO_HP_BOT-IOB:PULL_DYNAMIC"></div>
<div id="bits-xc7v-IO_HP_BOT-IOB:VR"></div>
<div id="bits-xc7v-IO_HP_BOT-ODELAY:CINVCTRL_SEL"></div>
<div id="bits-xc7v-IO_HP_BOT-ODELAY:ENABLE"></div>
<div id="bits-xc7v-IO_HP_BOT-ODELAY:HIGH_PERFORMANCE_MODE"></div>
<div id="bits-xc7v-IO_HP_BOT-ODELAY:INV.C"></div>
<div id="bits-xc7v-IO_HP_BOT-ODELAY:PIPE_SEL"></div>
<div id="bits-xc7v-IO_HP_BOT-OLOGIC:INV.CLKDIV"></div>
<div id="bits-xc7v-IO_HP_BOT-OLOGIC:INV.CLKDIVF"></div>
<div id="bits-xc7v-IO_HP_BOT-OLOGIC:INV.D1"></div>
<div id="bits-xc7v-IO_HP_BOT-OLOGIC:INV.D2"></div>
<div id="bits-xc7v-IO_HP_BOT-OLOGIC:INV.D3"></div>
<div id="bits-xc7v-IO_HP_BOT-OLOGIC:INV.D4"></div>
<div id="bits-xc7v-IO_HP_BOT-OLOGIC:INV.D5"></div>
<div id="bits-xc7v-IO_HP_BOT-OLOGIC:INV.D6"></div>
<div id="bits-xc7v-IO_HP_BOT-OLOGIC:INV.D7"></div>
<div id="bits-xc7v-IO_HP_BOT-OLOGIC:INV.D8"></div>
<div id="bits-xc7v-IO_HP_BOT-OLOGIC:MISR_ENABLE"></div>
<div id="bits-xc7v-IO_HP_BOT-OLOGIC:MISR_ENABLE_FDBK"></div>
<div id="bits-xc7v-IO_HP_BOT-OLOGIC:MISR_RESET"></div>
<div id="bits-xc7v-IO_HP_BOT-OLOGIC:OFF_SR_SYNC"></div>
<div id="bits-xc7v-IO_HP_BOT-OLOGIC:OFF_SR_USED"></div>
<div id="bits-xc7v-IO_HP_BOT-OLOGIC:SELFHEAL"></div>
<div id="bits-xc7v-IO_HP_BOT-OLOGIC:SERDES"></div>
<div id="bits-xc7v-IO_HP_BOT-OLOGIC:TBYTE_CTL"></div>
<div id="bits-xc7v-IO_HP_BOT-OLOGIC:TBYTE_SRC"></div>
<div id="bits-xc7v-IO_HP_BOT-OLOGIC:TFF_SR_SYNC"></div>
<div id="bits-xc7v-IO_HP_BOT-OLOGIC:TFF_SR_USED"></div>
<table class="docutils align-default prjcombine-enum">
<tr><th>IDELAY:CINVCTRL_SEL</th><th>[0, 35, 25]</th></tr>
<tr><th>IDELAY:ENABLE</th><th>[0, 32, 9]</th></tr>
<tr><th>IDELAY:HIGH_PERFORMANCE_MODE</th><th>[0, 32, 45]</th></tr>
<tr><th>IDELAY:INV.C</th><th>[0, 34, 24]</th></tr>
<tr><th>IDELAY:INV.DATAIN</th><th>[0, 35, 17]</th></tr>
<tr><th>IDELAY:INV.IDATAIN</th><th>[0, 33, 8]</th></tr>
<tr><th>IDELAY:PIPE_SEL</th><th>[0, 34, 42]</th></tr>
<tr><th>ILOGIC:BITSLIP_ENABLE</th><th>[0, 26, 43]</th></tr>
<tr><th>ILOGIC:DYN_CLKDIVP_INV_EN</th><th>[0, 27, 52]</th></tr>
<tr><th>ILOGIC:DYN_CLKDIV_INV_EN</th><th>[0, 27, 54]</th></tr>
<tr><th>ILOGIC:DYN_CLK_INV_EN</th><th>[0, 29, 63]</th></tr>
<tr><th>ILOGIC:D_EMU1</th><th>[0, 29, 1]</th></tr>
<tr><th>ILOGIC:D_EMU2</th><th>[0, 28, 2]</th></tr>
<tr><th>ILOGIC:IFF_DELAY_ENABLE</th><th>[0, 28, 52]</th></tr>
<tr><th>ILOGIC:IFF_SR_USED</th><th>[0, 27, 6]</th></tr>
<tr><th>ILOGIC:IFF_TSBYPASS_ENABLE</th><th>[0, 29, 49]</th></tr>
<tr><th>ILOGIC:INV.CLKDIV</th><th>[0, 26, 55]</th></tr>
<tr><th>ILOGIC:INV.CLKDIVP</th><th>[0, 27, 50]</th></tr>
<tr><th>ILOGIC:INV.OCLK1</th><th>[0, 28, 0]</th></tr>
<tr><th>ILOGIC:INV.OCLK2</th><th>[0, 28, 60]</th></tr>
<tr><th>ILOGIC:I_DELAY_ENABLE</th><th>[0, 29, 37]</th></tr>
<tr><th>ILOGIC:I_TSBYPASS_ENABLE</th><th>[0, 29, 39]</th></tr>
<tr><th>ILOGIC:RANK23_DLY</th><th>[0, 27, 36]</th></tr>
<tr><th>ILOGIC:SERDES</th><th>[0, 27, 38]</th></tr>
<tr><th>IOB:DCIUPDATEMODE_QUIET</th><th>[0, 39, 7]</th></tr>
<tr><th>IOB:DCI_T</th><th>[0, 38, 0]</th></tr>
<tr><th>IOB:DQS_BIAS_N</th><th>[0, 39, 27]</th></tr>
<tr><th>IOB:DQS_BIAS_P</th><th>[0, 38, 34]</th></tr>
<tr><th>IOB:INPUT_MISC</th><th>[0, 38, 58]</th></tr>
<tr><th>IOB:OUTPUT_DELAY</th><th>[0, 39, 11]</th></tr>
<tr><th>IOB:PULL_DYNAMIC</th><th>[0, 39, 57]</th></tr>
<tr><th>IOB:VR</th><th>[0, 39, 45]</th></tr>
<tr><th>ODELAY:CINVCTRL_SEL</th><th>[0, 37, 25]</th></tr>
<tr><th>ODELAY:ENABLE</th><th>[0, 34, 9]</th></tr>
<tr><th>ODELAY:HIGH_PERFORMANCE_MODE</th><th>[0, 34, 45]</th></tr>
<tr><th>ODELAY:INV.C</th><th>[0, 36, 24]</th></tr>
<tr><th>ODELAY:PIPE_SEL</th><th>[0, 36, 42]</th></tr>
<tr><th>OLOGIC:INV.CLKDIV</th><th>[0, 30, 21]</th></tr>
<tr><th>OLOGIC:INV.CLKDIVF</th><th>[0, 31, 30]</th></tr>
<tr><th>OLOGIC:INV.D1</th><th>[0, 30, 33]</th></tr>
<tr><th>OLOGIC:INV.D2</th><th>[0, 31, 38]</th></tr>
<tr><th>OLOGIC:INV.D3</th><th>[0, 31, 42]</th></tr>
<tr><th>OLOGIC:INV.D4</th><th>[0, 31, 46]</th></tr>
<tr><th>OLOGIC:INV.D5</th><th>[0, 30, 49]</th></tr>
<tr><th>OLOGIC:INV.D6</th><th>[0, 31, 50]</th></tr>
<tr><th>OLOGIC:INV.D7</th><th>[0, 31, 54]</th></tr>
<tr><th>OLOGIC:INV.D8</th><th>[0, 30, 61]</th></tr>
<tr><th>OLOGIC:MISR_ENABLE</th><th>[0, 30, 47]</th></tr>
<tr><th>OLOGIC:MISR_ENABLE_FDBK</th><th>[0, 30, 53]</th></tr>
<tr><th>OLOGIC:MISR_RESET</th><th>[0, 30, 55]</th></tr>
<tr><th>OLOGIC:OFF_SR_SYNC</th><th>[0, 32, 30]</th></tr>
<tr><th>OLOGIC:OFF_SR_USED</th><th>[0, 32, 48]</th></tr>
<tr><th>OLOGIC:SELFHEAL</th><th>[0, 31, 32]</th></tr>
<tr><th>OLOGIC:SERDES</th><th>[0, 33, 9]</th></tr>
<tr><th>OLOGIC:TBYTE_CTL</th><th>[0, 32, 16]</th></tr>
<tr><th>OLOGIC:TBYTE_SRC</th><th>[0, 32, 20]</th></tr>
<tr><th>OLOGIC:TFF_SR_SYNC</th><th>[0, 32, 8]</th></tr>
<tr><th>OLOGIC:TFF_SR_USED</th><th>[0, 33, 25]</th></tr>
<tr><td>Non-inverted</td><td>[0]</td></tr>
</table>
<div id="bits-xc7v-IO_HP_BOT-ILOGIC:INTERFACE_TYPE"></div>
<table class="docutils align-default prjcombine-enum">
<tr><th>ILOGIC:INTERFACE_TYPE</th><th>[0, 26, 51]</th><th>[0, 26, 49]</th><th>[0, 26, 53]</th><th>[0, 26, 37]</th><th>[0, 26, 57]</th></tr>
<tr><td>MEMORY</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td></tr>
<tr><td>NETWORKING</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td></tr>
<tr><td>MEMORY_DDR3</td><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td></tr>
<tr><td>MEMORY_DDR3_V6</td><td>0</td><td>1</td><td>0</td><td>1</td><td>1</td></tr>
<tr><td>OVERSAMPLE</td><td>1</td><td>0</td><td>0</td><td>1</td><td>1</td></tr>
</table>
<div id="bits-xc7v-IO_HP_BOT-ILOGIC:NUM_CE"></div>
<table class="docutils align-default prjcombine-enum">
<tr><th>ILOGIC:NUM_CE</th><th>[0, 27, 16]</th></tr>
<tr><td>1</td><td>0</td></tr>
<tr><td>2</td><td>1</td></tr>
</table>
<div id="bits-xc7v-IO_HP_BOT-ILOGIC:DDR_CLK_EDGE"></div>
<table class="docutils align-default prjcombine-enum">
<tr><th>ILOGIC:DDR_CLK_EDGE</th><th>[0, 26, 35]</th><th>[0, 27, 34]</th></tr>
<tr><td>SAME_EDGE_PIPELINED</td><td>0</td><td>0</td></tr>
<tr><td>OPPOSITE_EDGE</td><td>0</td><td>1</td></tr>
<tr><td>SAME_EDGE</td><td>1</td><td>0</td></tr>
</table>
<div id="bits-xc7v-IO_HP_BOT-ILOGIC:SERDES_MODE"></div>
<div id="bits-xc7v-IO_HP_BOT-OLOGIC:SERDES_MODE"></div>
<table class="docutils align-default prjcombine-enum">
<tr><th>ILOGIC:SERDES_MODE</th><th>[0, 27, 42]</th></tr>
<tr><th>OLOGIC:SERDES_MODE</th><th>[0, 33, 19]</th></tr>
<tr><td>MASTER</td><td>0</td></tr>
<tr><td>SLAVE</td><td>1</td></tr>
</table>
<div id="bits-xc7v-IO_HP_BOT-ILOGIC:DATA_RATE"></div>
<table class="docutils align-default prjcombine-enum">
<tr><th>ILOGIC:DATA_RATE</th><th>[0, 27, 44]</th></tr>
<tr><td>DDR</td><td>0</td></tr>
<tr><td>SDR</td><td>1</td></tr>
</table>
<div id="bits-xc7v-IO_HP_BOT-ILOGIC:DATA_WIDTH"></div>
<table class="docutils align-default prjcombine-enum">
<tr><th>ILOGIC:DATA_WIDTH</th><th>[0, 26, 45]</th><th>[0, 27, 46]</th><th>[0, 26, 47]</th><th>[0, 27, 48]</th></tr>
<tr><td>NONE</td><td>0</td><td>0</td><td>0</td><td>0</td></tr>
<tr><td>2</td><td>0</td><td>0</td><td>1</td><td>0</td></tr>
<tr><td>3</td><td>0</td><td>0</td><td>1</td><td>1</td></tr>
<tr><td>4</td><td>0</td><td>1</td><td>0</td><td>0</td></tr>
<tr><td>5</td><td>0</td><td>1</td><td>0</td><td>1</td></tr>
<tr><td>6</td><td>0</td><td>1</td><td>1</td><td>0</td></tr>
<tr><td>7</td><td>0</td><td>1</td><td>1</td><td>1</td></tr>
<tr><td>8</td><td>1</td><td>0</td><td>0</td><td>0</td></tr>
<tr><td>10</td><td>1</td><td>0</td><td>1</td><td>0</td></tr>
<tr><td>14</td><td>1</td><td>1</td><td>1</td><td>0</td></tr>
</table>
<div id="bits-xc7v-IO_HP_BOT-OLOGIC:MUX.CLK"></div>
<div id="bits-xc7v-IO_HP_BOT-OLOGIC:MUX.CLKB"></div>
<table class="docutils align-default prjcombine-enum">
<tr><th>OLOGIC:MUX.CLK</th><th>[0, 28, 29]</th><th>[0, 29, 28]</th><th>[0, 28, 25]</th><th>[0, 29, 32]</th><th>[0, 29, 30]</th><th>[0, 28, 33]</th><th>[0, 28, 31]</th><th>[0, 29, 24]</th><th>[0, 29, 20]</th><th>[0, 29, 18]</th><th>[0, 28, 19]</th></tr>
<tr><th>OLOGIC:MUX.CLKB</th><th>[0, 31, 29]</th><th>[0, 30, 28]</th><th>[0, 31, 25]</th><th>[0, 30, 32]</th><th>[0, 30, 30]</th><th>[0, 31, 33]</th><th>[0, 31, 31]</th><th>[0, 30, 24]</th><th>[0, 30, 20]</th><th>[0, 30, 18]</th><th>[0, 31, 19]</th></tr>
<tr><td>NONE</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td></tr>
<tr><td>PHASER_OCLK</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td></tr>
<tr><td>PHASER_OCLK90</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td></tr>
<tr><td>HCLK0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>1</td><td>0</td><td>0</td><td>1</td></tr>
<tr><td>HCLK1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>1</td><td>0</td><td>0</td><td>1</td></tr>
<tr><td>HCLK2</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>1</td></tr>
<tr><td>HCLK3</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>1</td></tr>
<tr><td>HCLK4</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>1</td></tr>
<tr><td>HCLK5</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td></tr>
<tr><td>RCLK0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td></tr>
<tr><td>RCLK1</td><td>0</td><td>0</td><td>1</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td></tr>
<tr><td>RCLK2</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>1</td></tr>
<tr><td>RCLK3</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td></tr>
<tr><td>IOCLK0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td></tr>
<tr><td>IOCLK1</td><td>0</td><td>1</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td></tr>
<tr><td>IOCLK2</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>1</td></tr>
<tr><td>IOCLK3</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td></tr>
<tr><td>CKINT</td><td>1</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td></tr>
</table>
<div id="bits-xc7v-IO_HP_BOT-ILOGIC:TSBYPASS_MUX"></div>
<table class="docutils align-default prjcombine-enum">
<tr><th>ILOGIC:TSBYPASS_MUX</th><th>[0, 28, 46]</th></tr>
<tr><td>T</td><td>0</td></tr>
<tr><td>GND</td><td>1</td></tr>
</table>
<div id="bits-xc7v-IO_HP_BOT-OLOGIC:MUX.CLKDIV"></div>
<table class="docutils align-default prjcombine-enum">
<tr><th>OLOGIC:MUX.CLKDIV</th><th>[0, 29, 46]</th><th>[0, 28, 47]</th></tr>
<tr><td>NONE</td><td>0</td><td>0</td></tr>
<tr><td>CLKDIVF</td><td>0</td><td>1</td></tr>
<tr><td>PHASER_OCLKDIV</td><td>1</td><td>0</td></tr>
</table>
<div id="bits-xc7v-IO_HP_BOT-ILOGIC:INV.CLK"></div>
<div id="bits-xc7v-IO_HP_BOT-OLOGIC:OFF_SRVAL"></div>
<div id="bits-xc7v-IO_HP_BOT-OLOGIC:TFF_SRVAL"></div>
<table class="docutils align-default prjcombine-enum">
<tr><th>ILOGIC:INV.CLK</th><th>[0, 29, 61]</th><th>[0, 29, 59]</th><th>[0, 28, 62]</th></tr>
<tr><th>OLOGIC:OFF_SRVAL</th><th>[0, 33, 43]</th><th>[0, 33, 31]</th><th>[0, 32, 44]</th></tr>
<tr><th>OLOGIC:TFF_SRVAL</th><th>[0, 33, 17]</th><th>[0, 33, 11]</th><th>[0, 32, 18]</th></tr>
<tr><td>Inverted</td><td>~[2]</td><td>~[1]</td><td>~[0]</td></tr>
</table>
<div id="bits-xc7v-IO_HP_BOT-ILOGIC:MUX.CLK"></div>
<div id="bits-xc7v-IO_HP_BOT-ILOGIC:MUX.CLKB"></div>
<table class="docutils align-default prjcombine-enum">
<tr><th>ILOGIC:MUX.CLK</th><th>[0, 28, 13]</th><th>[0, 29, 12]</th><th>[0, 28, 11]</th><th>[0, 29, 16]</th><th>[0, 29, 14]</th><th>[0, 28, 17]</th><th>[0, 28, 15]</th><th>[0, 29, 10]</th><th>[0, 28, 3]</th><th>[0, 28, 1]</th><th>[0, 29, 2]</th></tr>
<tr><th>ILOGIC:MUX.CLKB</th><th>[0, 31, 13]</th><th>[0, 30, 12]</th><th>[0, 31, 11]</th><th>[0, 30, 16]</th><th>[0, 30, 14]</th><th>[0, 31, 17]</th><th>[0, 31, 15]</th><th>[0, 30, 10]</th><th>[0, 31, 3]</th><th>[0, 31, 1]</th><th>[0, 30, 2]</th></tr>
<tr><td>NONE</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td></tr>
<tr><td>PHASER_ICLK</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td></tr>
<tr><td>PHASER_OCLK</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td></tr>
<tr><td>HCLK0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>0</td><td>0</td></tr>
<tr><td>HCLK1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>1</td><td>1</td><td>0</td><td>0</td></tr>
<tr><td>HCLK2</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>1</td><td>1</td><td>0</td><td>0</td></tr>
<tr><td>HCLK3</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>1</td><td>1</td><td>0</td><td>0</td></tr>
<tr><td>HCLK4</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>1</td><td>0</td><td>0</td></tr>
<tr><td>HCLK5</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td></tr>
<tr><td>RCLK0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td></tr>
<tr><td>RCLK1</td><td>0</td><td>0</td><td>1</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td></tr>
<tr><td>RCLK2</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>1</td><td>0</td><td>0</td></tr>
<tr><td>RCLK3</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td></tr>
<tr><td>IOCLK0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td></tr>
<tr><td>IOCLK1</td><td>0</td><td>1</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td></tr>
<tr><td>IOCLK2</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>1</td><td>0</td><td>0</td></tr>
<tr><td>IOCLK3</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td></tr>
<tr><td>CKINT1</td><td>1</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td></tr>
<tr><td>CKINT0</td><td>1</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td></tr>
</table>
<div id="bits-xc7v-IO_HP_BOT-ILOGIC:SRTYPE"></div>
<table class="docutils align-default prjcombine-enum">
<tr><th>ILOGIC:SRTYPE</th><th>[0, 29, 3]</th></tr>
<tr><td>ASYNC</td><td>0</td></tr>
<tr><td>SYNC</td><td>1</td></tr>
</table>
<div id="bits-xc7v-IO_HP_BOT-IDELAY:FINEDELAY"></div>
<div id="bits-xc7v-IO_HP_BOT-ODELAY:FINEDELAY"></div>
<table class="docutils align-default prjcombine-enum">
<tr><th>IDELAY:FINEDELAY</th><th>[0, 29, 5]</th></tr>
<tr><th>ODELAY:FINEDELAY</th><th>[0, 37, 41]</th></tr>
<tr><td>BYPASS</td><td>0</td></tr>
<tr><td>ADD_DLY</td><td>1</td></tr>
</table>
<div id="bits-xc7v-IO_HP_BOT-ILOGIC:MUX.CLKDIVP"></div>
<table class="docutils align-default prjcombine-enum">
<tr><th>ILOGIC:MUX.CLKDIVP</th><th>[0, 28, 35]</th><th>[0, 29, 34]</th></tr>
<tr><td>NONE</td><td>0</td><td>0</td></tr>
<tr><td>CLKDIV</td><td>0</td><td>1</td></tr>
<tr><td>PHASER</td><td>1</td><td>0</td></tr>
</table>
<div id="bits-xc7v-IO_HP_BOT-OLOGIC:MUX.CLKDIVF"></div>
<div id="bits-xc7v-IO_HP_BOT-OLOGIC:MUX.CLKDIVFB"></div>
<table class="docutils align-default prjcombine-enum">
<tr><th>OLOGIC:MUX.CLKDIVF</th><th>[0, 28, 57]</th><th>[0, 28, 55]</th><th>[0, 29, 54]</th><th>[0, 28, 61]</th><th>[0, 28, 59]</th><th>[0, 29, 62]</th><th>[0, 29, 60]</th></tr>
<tr><th>OLOGIC:MUX.CLKDIVFB</th><th>[0, 31, 57]</th><th>[0, 31, 55]</th><th>[0, 30, 54]</th><th>[0, 31, 61]</th><th>[0, 31, 59]</th><th>[0, 30, 62]</th><th>[0, 30, 60]</th></tr>
<tr><td>NONE</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td></tr>
<tr><td>HCLK0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>1</td></tr>
<tr><td>HCLK1</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>1</td><td>0</td></tr>
<tr><td>HCLK2</td><td>0</td><td>0</td><td>1</td><td>0</td><td>1</td><td>0</td><td>0</td></tr>
<tr><td>HCLK3</td><td>0</td><td>0</td><td>1</td><td>1</td><td>0</td><td>0</td><td>0</td></tr>
<tr><td>HCLK4</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td></tr>
<tr><td>HCLK5</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td></tr>
<tr><td>RCLK0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td></tr>
<tr><td>RCLK1</td><td>0</td><td>1</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td></tr>
<tr><td>RCLK2</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td></tr>
<tr><td>RCLK3</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td></tr>
<tr><td>CKINT</td><td>1</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td></tr>
</table>
<div id="bits-xc7v-IO_HP_BOT-OLOGIC:CLK_RATIO"></div>
<table class="docutils align-default prjcombine-enum">
<tr><th>OLOGIC:CLK_RATIO</th><th>[0, 31, 36]</th><th>[0, 31, 34]</th><th>[0, 30, 31]</th><th>[0, 30, 35]</th></tr>
<tr><td>NONE</td><td>0</td><td>0</td><td>0</td><td>0</td></tr>
<tr><td>2</td><td>0</td><td>0</td><td>0</td><td>1</td></tr>
<tr><td>3</td><td>0</td><td>0</td><td>1</td><td>0</td></tr>
<tr><td>4</td><td>0</td><td>0</td><td>1</td><td>1</td></tr>
<tr><td>5</td><td>0</td><td>1</td><td>0</td><td>1</td></tr>
<tr><td>7_8</td><td>1</td><td>1</td><td>0</td><td>0</td></tr>
<tr><td>6</td><td>1</td><td>1</td><td>0</td><td>1</td></tr>
</table>
<div id="bits-xc7v-IO_HP_BOT-OLOGIC:DATA_WIDTH"></div>
<table class="docutils align-default prjcombine-enum">
<tr><th>OLOGIC:DATA_WIDTH</th><th>[0, 30, 37]</th><th>[0, 30, 51]</th><th>[0, 31, 52]</th><th>[0, 30, 59]</th><th>[0, 31, 56]</th><th>[0, 30, 57]</th><th>[0, 31, 60]</th><th>[0, 31, 62]</th><th>[0, 30, 63]</th></tr>
<tr><td>NONE</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td></tr>
<tr><td>2</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td></tr>
<tr><td>3</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td></tr>
<tr><td>4</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td></tr>
<tr><td>5</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td></tr>
<tr><td>6</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td></tr>
<tr><td>7</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td></tr>
<tr><td>8</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td></tr>
<tr><td>10</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td></tr>
<tr><td>14</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td></tr>
</table>
<div id="bits-xc7v-IO_HP_BOT-OLOGIC:MUX.CLKDIVB"></div>
<table class="docutils align-default prjcombine-enum">
<tr><th>OLOGIC:MUX.CLKDIVB</th><th>[0, 30, 46]</th><th>[0, 31, 47]</th></tr>
<tr><td>NONE</td><td>0</td><td>0</td></tr>
<tr><td>CLKDIVFB</td><td>0</td><td>1</td></tr>
<tr><td>PHASER_OCLKDIV</td><td>1</td><td>0</td></tr>
</table>
<div id="bits-xc7v-IO_HP_BOT-OLOGIC:MISR_CLK_SELECT"></div>
<table class="docutils align-default prjcombine-enum">
<tr><th>OLOGIC:MISR_CLK_SELECT</th><th>[0, 31, 58]</th><th>[0, 31, 48]</th></tr>
<tr><td>NONE</td><td>0</td><td>0</td></tr>
<tr><td>CLK1</td><td>0</td><td>1</td></tr>
<tr><td>CLK2</td><td>1</td><td>0</td></tr>
</table>
<div id="bits-xc7v-IO_HP_BOT-OLOGIC:TMUX"></div>
<table class="docutils align-default prjcombine-enum">
<tr><th>OLOGIC:TMUX</th><th>[0, 33, 3]</th><th>[0, 32, 4]</th><th>[0, 32, 6]</th><th>[0, 33, 5]</th><th>[0, 32, 2]</th></tr>
<tr><td>NONE</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td></tr>
<tr><td>T1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td></tr>
<tr><td>SERDES_SDR</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td></tr>
<tr><td>DDR</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td></tr>
<tr><td>FF</td><td>0</td><td>1</td><td>0</td><td>1</td><td>0</td></tr>
<tr><td>LATCH</td><td>1</td><td>0</td><td>0</td><td>1</td><td>0</td></tr>
</table>
<div id="bits-xc7v-IO_HP_BOT-OLOGIC:TRISTATE_WIDTH"></div>
<table class="docutils align-default prjcombine-enum">
<tr><th>OLOGIC:TRISTATE_WIDTH</th><th>[0, 32, 26]</th></tr>
<tr><td>1</td><td>0</td></tr>
<tr><td>4</td><td>1</td></tr>
</table>
<div id="bits-xc7v-IO_HP_BOT-OLOGIC:OMUX"></div>
<table class="docutils align-default prjcombine-enum">
<tr><th>OLOGIC:OMUX</th><th>[0, 32, 46]</th><th>[0, 33, 49]</th><th>[0, 33, 27]</th><th>[0, 33, 29]</th><th>[0, 33, 47]</th></tr>
<tr><td>NONE</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td></tr>
<tr><td>D1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td></tr>
<tr><td>SERDES_SDR</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td></tr>
<tr><td>DDR</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td></tr>
<tr><td>FF</td><td>0</td><td>1</td><td>0</td><td>1</td><td>0</td></tr>
<tr><td>LATCH</td><td>1</td><td>0</td><td>0</td><td>1</td><td>0</td></tr>
</table>
<div id="bits-xc7v-IO_HP_BOT-IDELAY:DELAY_SRC"></div>
<table class="docutils align-default prjcombine-enum">
<tr><th>IDELAY:DELAY_SRC</th><th>[0, 34, 6]</th><th>[0, 35, 7]</th><th>[0, 35, 5]</th><th>[0, 34, 8]</th></tr>
<tr><td>NONE</td><td>0</td><td>0</td><td>0</td><td>0</td></tr>
<tr><td>IDATAIN</td><td>0</td><td>0</td><td>0</td><td>1</td></tr>
<tr><td>DATAIN</td><td>0</td><td>0</td><td>1</td><td>0</td></tr>
<tr><td>OFB</td><td>0</td><td>1</td><td>0</td><td>0</td></tr>
<tr><td>DELAYCHAIN_OSC</td><td>1</td><td>0</td><td>0</td><td>0</td></tr>
</table>
<div id="bits-xc7v-IO_HP_BOT-IDELAY:IDELAY_VALUE_CUR"></div>
<div id="bits-xc7v-IO_HP_BOT-ODELAY:ODELAY_VALUE_CUR"></div>
<table class="docutils align-default prjcombine-enum">
<tr><th>IDELAY:IDELAY_VALUE_CUR</th><th>[0, 34, 30]</th><th>[0, 34, 36]</th><th>[0, 34, 44]</th><th>[0, 34, 50]</th><th>[0, 34, 56]</th></tr>
<tr><th>ODELAY:ODELAY_VALUE_CUR</th><th>[0, 36, 30]</th><th>[0, 36, 36]</th><th>[0, 36, 44]</th><th>[0, 36, 50]</th><th>[0, 36, 56]</th></tr>
<tr><td>Inverted</td><td>~[4]</td><td>~[3]</td><td>~[2]</td><td>~[1]</td><td>~[0]</td></tr>
</table>
<div id="bits-xc7v-IO_HP_BOT-IDELAY:IDELAY_VALUE_INIT"></div>
<div id="bits-xc7v-IO_HP_BOT-IOB:NSLEW"></div>
<div id="bits-xc7v-IO_HP_BOT-IOB:PSLEW"></div>
<div id="bits-xc7v-IO_HP_BOT-ODELAY:ODELAY_VALUE_INIT"></div>
<table class="docutils align-default prjcombine-enum">
<tr><th>IDELAY:IDELAY_VALUE_INIT</th><th>[0, 34, 32]</th><th>[0, 34, 38]</th><th>[0, 34, 46]</th><th>[0, 34, 52]</th><th>[0, 34, 58]</th></tr>
<tr><th>IOB:NSLEW</th><th>[0, 39, 49]</th><th>[0, 39, 41]</th><th>[0, 39, 25]</th><th>[0, 38, 18]</th><th>[0, 39, 17]</th></tr>
<tr><th>IOB:PSLEW</th><th>[0, 38, 50]</th><th>[0, 39, 47]</th><th>[0, 39, 37]</th><th>[0, 39, 33]</th><th>[0, 39, 13]</th></tr>
<tr><th>ODELAY:ODELAY_VALUE_INIT</th><th>[0, 36, 32]</th><th>[0, 36, 38]</th><th>[0, 36, 46]</th><th>[0, 36, 52]</th><th>[0, 36, 58]</th></tr>
<tr><td>Non-inverted</td><td>[4]</td><td>[3]</td><td>[2]</td><td>[1]</td><td>[0]</td></tr>
</table>
<div id="bits-xc7v-IO_HP_BOT-IDELAY:IDELAY_TYPE"></div>
<div id="bits-xc7v-IO_HP_BOT-ODELAY:ODELAY_TYPE"></div>
<table class="docutils align-default prjcombine-enum">
<tr><th>IDELAY:IDELAY_TYPE</th><th>[0, 35, 49]</th><th>[0, 35, 55]</th></tr>
<tr><th>ODELAY:ODELAY_TYPE</th><th>[0, 37, 49]</th><th>[0, 37, 55]</th></tr>
<tr><td>FIXED</td><td>0</td><td>0</td></tr>
<tr><td>VARIABLE</td><td>0</td><td>1</td></tr>
<tr><td>VAR_LOAD</td><td>1</td><td>1</td></tr>
</table>
<div id="bits-xc7v-IO_HP_BOT-ODELAY:DELAY_SRC"></div>
<table class="docutils align-default prjcombine-enum">
<tr><th>ODELAY:DELAY_SRC</th><th>[0, 36, 6]</th><th>[0, 37, 7]</th><th>[0, 36, 8]</th></tr>
<tr><td>NONE</td><td>0</td><td>0</td><td>0</td></tr>
<tr><td>ODATAIN</td><td>0</td><td>0</td><td>1</td></tr>
<tr><td>CLKIN</td><td>0</td><td>1</td><td>0</td></tr>
<tr><td>DELAYCHAIN_OSC</td><td>1</td><td>0</td><td>0</td></tr>
</table>
<div id="bits-xc7v-IO_HP_BOT-IOB:PDRIVE"></div>
<table class="docutils align-default prjcombine-enum">
<tr><th>IOB:PDRIVE</th><th>[0, 38, 40]</th><th>[0, 38, 30]</th><th>[0, 39, 19]</th><th>[0, 38, 14]</th><th>[0, 39, 15]</th><th>[0, 38, 32]</th><th>[0, 38, 2]</th></tr>
<tr><td>Mixed inversion</td><td>[6]</td><td>~[5]</td><td>[4]</td><td>~[3]</td><td>~[2]</td><td>[1]</td><td>[0]</td></tr>
</table>
<div id="bits-xc7v-IO_HP_BOT-IOB:NDRIVE"></div>
<table class="docutils align-default prjcombine-enum">
<tr><th>IOB:NDRIVE</th><th>[0, 39, 43]</th><th>[0, 39, 39]</th><th>[0, 38, 28]</th><th>[0, 38, 16]</th><th>[0, 38, 8]</th><th>[0, 38, 36]</th><th>[0, 38, 12]</th></tr>
<tr><td>Mixed inversion</td><td>[6]</td><td>~[5]</td><td>[4]</td><td>~[3]</td><td>[2]</td><td>[1]</td><td>[0]</td></tr>
</table>
<div id="bits-xc7v-IO_HP_BOT-IOB:DCITERMDISABLE_SEL"></div>
<div id="bits-xc7v-IO_HP_BOT-IOB:IBUFDISABLE_SEL"></div>
<table class="docutils align-default prjcombine-enum">
<tr><th>IOB:DCITERMDISABLE_SEL</th><th>[0, 39, 1]</th></tr>
<tr><th>IOB:IBUFDISABLE_SEL</th><th>[0, 38, 24]</th></tr>
<tr><td>GND</td><td>0</td></tr>
<tr><td>I</td><td>1</td></tr>
</table>
<div id="bits-xc7v-IO_HP_BOT-IOB:OUTPUT_MISC"></div>
<table class="docutils align-default prjcombine-enum">
<tr><th>IOB:OUTPUT_MISC</th><th>[0, 38, 44]</th><th>[0, 38, 52]</th><th>[0, 38, 6]</th><th>[0, 38, 54]</th><th>[0, 39, 3]</th><th>[0, 39, 5]</th></tr>
<tr><td>Non-inverted</td><td>[5]</td><td>[4]</td><td>[3]</td><td>[2]</td><td>[1]</td><td>[0]</td></tr>
</table>
<div id="bits-xc7v-IO_HP_BOT-IOB:DCI_MODE"></div>
<table class="docutils align-default prjcombine-enum">
<tr><th>IOB:DCI_MODE</th><th>[0, 38, 10]</th><th>[0, 39, 21]</th></tr>
<tr><td>NONE</td><td>0</td><td>0</td></tr>
<tr><td>OUTPUT</td><td>0</td><td>1</td></tr>
<tr><td>OUTPUT_HALF</td><td>1</td><td>0</td></tr>
<tr><td>TERM_SPLIT</td><td>1</td><td>1</td></tr>
</table>
<div id="bits-xc7v-IO_HP_BOT-IOB:OUTPUT_ENABLE"></div>
<table class="docutils align-default prjcombine-enum">
<tr><th>IOB:OUTPUT_ENABLE</th><th>[0, 39, 31]</th><th>[0, 39, 29]</th></tr>
<tr><td>Non-inverted</td><td>[1]</td><td>[0]</td></tr>
</table>
<div id="bits-xc7v-IO_HP_BOT-IOB:PULL"></div>
<table class="docutils align-default prjcombine-enum">
<tr><th>IOB:PULL</th><th>[0, 39, 59]</th><th>[0, 39, 53]</th><th>[0, 39, 51]</th></tr>
<tr><td>PULLDOWN</td><td>0</td><td>0</td><td>0</td></tr>
<tr><td>NONE</td><td>0</td><td>0</td><td>1</td></tr>
<tr><td>PULLUP</td><td>0</td><td>1</td><td>1</td></tr>
<tr><td>KEEPER</td><td>1</td><td>0</td><td>1</td></tr>
</table>
<div id="bits-xc7v-IO_HP_BOT-IOB:LVDS"></div>
<table class="docutils align-default prjcombine-enum">
<tr><th>IOB:LVDS</th><th>[0, 38, 22]</th><th>[0, 39, 9]</th><th>[0, 39, 23]</th><th>[0, 38, 26]</th><th>[0, 39, 35]</th><th>[0, 38, 38]</th><th>[0, 38, 42]</th><th>[0, 38, 48]</th><th>[0, 39, 55]</th></tr>
<tr><td>Non-inverted</td><td>[8]</td><td>[7]</td><td>[6]</td><td>[5]</td><td>[4]</td><td>[3]</td><td>[2]</td><td>[1]</td><td>[0]</td></tr>
</table>
<div id="bits-xc7v-IO_HP_BOT-IOB:IBUF_MODE"></div>
<table class="docutils align-default prjcombine-enum">
<tr><th>IOB:IBUF_MODE</th><th>[0, 39, 61]</th><th>[0, 38, 62]</th><th>[0, 39, 63]</th></tr>
<tr><td>OFF</td><td>0</td><td>0</td><td>0</td></tr>
<tr><td>VREF_LP</td><td>0</td><td>0</td><td>1</td></tr>
<tr><td>CMOS</td><td>0</td><td>1</td><td>1</td></tr>
<tr><td>VREF_HP</td><td>1</td><td>0</td><td>1</td></tr>
</table>
</section>
<section id="bitstream-io-hp-top">
<h2>Bitstream — <code class="docutils literal notranslate"><span class="pre">IO_HP_TOP</span></code><a class="headerlink" href="#bitstream-io-hp-top" title="Link to this heading"></a></h2>
<table class="docutils align-default prjcombine-tile">
<tr><th colspan="41">IO_HP_TOP bittile 0</th></tr><tr><th rowspan="2">Row</th><th colspan="40">Column</th></tr><tr><th>0</th><th>1</th><th>2</th><th>3</th><th>4</th><th>5</th><th>6</th><th>7</th><th>8</th><th>9</th><th>10</th><th>11</th><th>12</th><th>13</th><th>14</th><th>15</th><th>16</th><th>17</th><th>18</th><th>19</th><th>20</th><th>21</th><th>22</th><th>23</th><th>24</th><th>25</th><th>26</th><th>27</th><th>28</th><th>29</th><th>30</th><th>31</th><th>32</th><th>33</th><th>34</th><th>35</th><th>36</th><th>37</th><th>38</th><th>39</th></tr>
<tr><td>0</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-IO_HP_TOP-ILOGIC:DYN_CLK_INV_EN" title="ILOGIC:DYN_CLK_INV_EN">ILOGIC:DYN_CLK_INV_EN</a></td><td>-</td><td>-</td><td><a href="#bits-xc7v-IO_HP_TOP-OLOGIC:DATA_WIDTH" title="OLOGIC:DATA_WIDTH[0]">OLOGIC:DATA_WIDTH[0]</a></td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-IO_HP_TOP-IOB:IBUF_MODE" title="IOB:IBUF_MODE[0]">IOB:IBUF_MODE[0]</a></td><td>-</td></tr>
<tr><td>1</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-IO_HP_TOP-OLOGIC:MUX.CLKDIVF" title="OLOGIC:MUX.CLKDIVF[1]">OLOGIC:MUX.CLKDIVF[1]</a></td><td><a href="#bits-xc7v-IO_HP_TOP-ILOGIC:INV.CLK" title="~ILOGIC:INV.CLK[2]">~ILOGIC:INV.CLK[2]</a></td><td><a href="#bits-xc7v-IO_HP_TOP-OLOGIC:DATA_WIDTH" title="OLOGIC:DATA_WIDTH[1]">OLOGIC:DATA_WIDTH[1]</a></td><td><a href="#bits-xc7v-IO_HP_TOP-OLOGIC:MUX.CLKDIVFB" title="OLOGIC:MUX.CLKDIVFB[1]">OLOGIC:MUX.CLKDIVFB[1]</a></td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-IO_HP_TOP-IOB:IBUF_MODE" title="IOB:IBUF_MODE[1]">IOB:IBUF_MODE[1]</a></td></tr>
<tr><td>2</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-IO_HP_TOP-ILOGIC:INV.CLK" title="~ILOGIC:INV.CLK[0]">~ILOGIC:INV.CLK[0]</a></td><td><a href="#bits-xc7v-IO_HP_TOP-OLOGIC:MUX.CLKDIVF" title="OLOGIC:MUX.CLKDIVF[3]">OLOGIC:MUX.CLKDIVF[3]</a></td><td><a href="#bits-xc7v-IO_HP_TOP-OLOGIC:MUX.CLKDIVFB" title="OLOGIC:MUX.CLKDIVFB[3]">OLOGIC:MUX.CLKDIVFB[3]</a></td><td><a href="#bits-xc7v-IO_HP_TOP-OLOGIC:INV.D8" title="OLOGIC:INV.D8">OLOGIC:INV.D8</a></td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-IO_HP_TOP-IOB:IBUF_MODE" title="IOB:IBUF_MODE[2]">IOB:IBUF_MODE[2]</a></td><td>-</td></tr>
<tr><td>3</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-IO_HP_TOP-OLOGIC:MUX.CLKDIVF" title="OLOGIC:MUX.CLKDIVF[0]">OLOGIC:MUX.CLKDIVF[0]</a></td><td><a href="#bits-xc7v-IO_HP_TOP-ILOGIC:INV.OCLK2" title="ILOGIC:INV.OCLK2">ILOGIC:INV.OCLK2</a></td><td><a href="#bits-xc7v-IO_HP_TOP-OLOGIC:DATA_WIDTH" title="OLOGIC:DATA_WIDTH[2]">OLOGIC:DATA_WIDTH[2]</a></td><td><a href="#bits-xc7v-IO_HP_TOP-OLOGIC:MUX.CLKDIVFB" title="OLOGIC:MUX.CLKDIVFB[0]">OLOGIC:MUX.CLKDIVFB[0]</a></td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td></tr>
<tr><td>4</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-IO_HP_TOP-ILOGIC:INV.CLK" title="~ILOGIC:INV.CLK[1]">~ILOGIC:INV.CLK[1]</a></td><td><a href="#bits-xc7v-IO_HP_TOP-OLOGIC:MUX.CLKDIVF" title="OLOGIC:MUX.CLKDIVF[2]">OLOGIC:MUX.CLKDIVF[2]</a></td><td><a href="#bits-xc7v-IO_HP_TOP-OLOGIC:MUX.CLKDIVFB" title="OLOGIC:MUX.CLKDIVFB[2]">OLOGIC:MUX.CLKDIVFB[2]</a></td><td><a href="#bits-xc7v-IO_HP_TOP-OLOGIC:DATA_WIDTH" title="OLOGIC:DATA_WIDTH[5]">OLOGIC:DATA_WIDTH[5]</a></td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-IO_HP_TOP-IOB:PULL" title="IOB:PULL[2]">IOB:PULL[2]</a></td><td>-</td></tr>
<tr><td>5</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-IO_HP_TOP-OLOGIC:MISR_CLK_SELECT" title="OLOGIC:MISR_CLK_SELECT[1]">OLOGIC:MISR_CLK_SELECT[1]</a></td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-IO_HP_TOP-IDELAY:IDELAY_VALUE_INIT" title="IDELAY:IDELAY_VALUE_INIT[0]">IDELAY:IDELAY_VALUE_INIT[0]</a></td><td>-</td><td><a href="#bits-xc7v-IO_HP_TOP-ODELAY:ODELAY_VALUE_INIT" title="ODELAY:ODELAY_VALUE_INIT[0]">ODELAY:ODELAY_VALUE_INIT[0]</a></td><td>-</td><td><a href="#bits-xc7v-IO_HP_TOP-IOB:INPUT_MISC" title="IOB:INPUT_MISC">IOB:INPUT_MISC</a></td></tr>
<tr><td>6</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-IO_HP_TOP-ILOGIC:INTERFACE_TYPE" title="ILOGIC:INTERFACE_TYPE[0]">ILOGIC:INTERFACE_TYPE[0]</a></td><td>-</td><td><a href="#bits-xc7v-IO_HP_TOP-OLOGIC:MUX.CLKDIVF" title="OLOGIC:MUX.CLKDIVF[6]">OLOGIC:MUX.CLKDIVF[6]</a></td><td><a href="#bits-xc7v-IO_HP_TOP-OLOGIC:MUX.CLKDIVFB" title="OLOGIC:MUX.CLKDIVFB[6]">OLOGIC:MUX.CLKDIVFB[6]</a></td><td><a href="#bits-xc7v-IO_HP_TOP-OLOGIC:DATA_WIDTH" title="OLOGIC:DATA_WIDTH[3]">OLOGIC:DATA_WIDTH[3]</a></td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-IO_HP_TOP-IOB:PULL_DYNAMIC" title="IOB:PULL_DYNAMIC">IOB:PULL_DYNAMIC</a></td><td>-</td></tr>
<tr><td>7</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-IO_HP_TOP-OLOGIC:DATA_WIDTH" title="OLOGIC:DATA_WIDTH[4]">OLOGIC:DATA_WIDTH[4]</a></td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-IO_HP_TOP-IDELAY:IDELAY_VALUE_CUR" title="~IDELAY:IDELAY_VALUE_CUR[0]">~IDELAY:IDELAY_VALUE_CUR[0]</a></td><td>-</td><td><a href="#bits-xc7v-IO_HP_TOP-ODELAY:ODELAY_VALUE_CUR" title="~ODELAY:ODELAY_VALUE_CUR[0]">~ODELAY:ODELAY_VALUE_CUR[0]</a></td><td>-</td><td>-</td></tr>
<tr><td>8</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-IO_HP_TOP-ILOGIC:INV.CLKDIV" title="ILOGIC:INV.CLKDIV">ILOGIC:INV.CLKDIV</a></td><td>-</td><td><a href="#bits-xc7v-IO_HP_TOP-OLOGIC:MUX.CLKDIVF" title="OLOGIC:MUX.CLKDIVF[5]">OLOGIC:MUX.CLKDIVF[5]</a></td><td><a href="#bits-xc7v-IO_HP_TOP-OLOGIC:MUX.CLKDIVFB" title="OLOGIC:MUX.CLKDIVFB[5]">OLOGIC:MUX.CLKDIVFB[5]</a></td><td><a href="#bits-xc7v-IO_HP_TOP-OLOGIC:MISR_RESET" title="OLOGIC:MISR_RESET">OLOGIC:MISR_RESET</a></td><td>-</td><td>-</td><td><a href="#bits-xc7v-IO_HP_TOP-IDELAY:IDELAY_TYPE" title="IDELAY:IDELAY_TYPE[0]">IDELAY:IDELAY_TYPE[0]</a></td><td>-</td><td><a href="#bits-xc7v-IO_HP_TOP-ODELAY:ODELAY_TYPE" title="ODELAY:ODELAY_TYPE[0]">ODELAY:ODELAY_TYPE[0]</a></td><td>-</td><td><a href="#bits-xc7v-IO_HP_TOP-IOB:LVDS" title="IOB:LVDS[0]">IOB:LVDS[0]</a></td><td>-</td></tr>
<tr><td>9</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-IO_HP_TOP-ILOGIC:DYN_CLKDIV_INV_EN" title="ILOGIC:DYN_CLKDIV_INV_EN">ILOGIC:DYN_CLKDIV_INV_EN</a></td><td>-</td><td><a href="#bits-xc7v-IO_HP_TOP-OLOGIC:MUX.CLKDIVF" title="OLOGIC:MUX.CLKDIVF[4]">OLOGIC:MUX.CLKDIVF[4]</a></td><td>-</td><td><a href="#bits-xc7v-IO_HP_TOP-OLOGIC:INV.D7" title="OLOGIC:INV.D7">OLOGIC:INV.D7</a></td><td><a href="#bits-xc7v-IO_HP_TOP-OLOGIC:MUX.CLKDIVFB" title="OLOGIC:MUX.CLKDIVFB[4]">OLOGIC:MUX.CLKDIVFB[4]</a></td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-IO_HP_TOP-IOB:OUTPUT_MISC" title="IOB:OUTPUT_MISC[2]">IOB:OUTPUT_MISC[2]</a></td></tr>
<tr><td>10</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-IO_HP_TOP-ILOGIC:INTERFACE_TYPE" title="ILOGIC:INTERFACE_TYPE[2]">ILOGIC:INTERFACE_TYPE[2]</a></td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-IO_HP_TOP-OLOGIC:MISR_ENABLE_FDBK" title="OLOGIC:MISR_ENABLE_FDBK">OLOGIC:MISR_ENABLE_FDBK</a></td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-IO_HP_TOP-IOB:PULL" title="IOB:PULL[1]">IOB:PULL[1]</a></td><td>-</td></tr>
<tr><td>11</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-IO_HP_TOP-ILOGIC:DYN_CLKDIVP_INV_EN" title="ILOGIC:DYN_CLKDIVP_INV_EN">ILOGIC:DYN_CLKDIVP_INV_EN</a></td><td>-</td><td>-</td><td><a href="#bits-xc7v-IO_HP_TOP-ILOGIC:IFF_DELAY_ENABLE" title="ILOGIC:IFF_DELAY_ENABLE">ILOGIC:IFF_DELAY_ENABLE</a></td><td><a href="#bits-xc7v-IO_HP_TOP-OLOGIC:DATA_WIDTH" title="OLOGIC:DATA_WIDTH[6]">OLOGIC:DATA_WIDTH[6]</a></td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-IO_HP_TOP-IDELAY:IDELAY_VALUE_INIT" title="IDELAY:IDELAY_VALUE_INIT[1]">IDELAY:IDELAY_VALUE_INIT[1]</a></td><td>-</td><td><a href="#bits-xc7v-IO_HP_TOP-ODELAY:ODELAY_VALUE_INIT" title="ODELAY:ODELAY_VALUE_INIT[1]">ODELAY:ODELAY_VALUE_INIT[1]</a></td><td>-</td><td><a href="#bits-xc7v-IO_HP_TOP-IOB:OUTPUT_MISC" title="IOB:OUTPUT_MISC[4]">IOB:OUTPUT_MISC[4]</a></td></tr>
<tr><td>12</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-IO_HP_TOP-ILOGIC:INTERFACE_TYPE" title="ILOGIC:INTERFACE_TYPE[4]">ILOGIC:INTERFACE_TYPE[4]</a></td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-IO_HP_TOP-OLOGIC:DATA_WIDTH" title="OLOGIC:DATA_WIDTH[7]">OLOGIC:DATA_WIDTH[7]</a></td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-IO_HP_TOP-IOB:PULL" title="IOB:PULL[0]">IOB:PULL[0]</a></td><td>-</td></tr>
<tr><td>13</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-IO_HP_TOP-ILOGIC:INV.CLKDIVP" title="ILOGIC:INV.CLKDIVP">ILOGIC:INV.CLKDIVP</a></td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-IO_HP_TOP-OLOGIC:INV.D6" title="OLOGIC:INV.D6">OLOGIC:INV.D6</a></td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-IO_HP_TOP-IDELAY:IDELAY_VALUE_CUR" title="~IDELAY:IDELAY_VALUE_CUR[1]">~IDELAY:IDELAY_VALUE_CUR[1]</a></td><td>-</td><td><a href="#bits-xc7v-IO_HP_TOP-ODELAY:ODELAY_VALUE_CUR" title="~ODELAY:ODELAY_VALUE_CUR[1]">~ODELAY:ODELAY_VALUE_CUR[1]</a></td><td>-</td><td><a href="#bits-xc7v-IO_HP_TOP-IOB:PSLEW" title="IOB:PSLEW[4]">IOB:PSLEW[4]</a></td></tr>
<tr><td>14</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-IO_HP_TOP-ILOGIC:INTERFACE_TYPE" title="ILOGIC:INTERFACE_TYPE[3]">ILOGIC:INTERFACE_TYPE[3]</a></td><td><a href="#bits-xc7v-IO_HP_TOP-ILOGIC:IFF_TSBYPASS_ENABLE" title="ILOGIC:IFF_TSBYPASS_ENABLE">ILOGIC:IFF_TSBYPASS_ENABLE</a></td><td>-</td><td>-</td><td><a href="#bits-xc7v-IO_HP_TOP-OLOGIC:INV.D5" title="OLOGIC:INV.D5">OLOGIC:INV.D5</a></td><td><a href="#bits-xc7v-IO_HP_TOP-OLOGIC:OMUX" title="OLOGIC:OMUX[3]">OLOGIC:OMUX[3]</a></td><td>-</td><td><a href="#bits-xc7v-IO_HP_TOP-IDELAY:IDELAY_TYPE" title="IDELAY:IDELAY_TYPE[1]">IDELAY:IDELAY_TYPE[1]</a></td><td>-</td><td><a href="#bits-xc7v-IO_HP_TOP-ODELAY:ODELAY_TYPE" title="ODELAY:ODELAY_TYPE[1]">ODELAY:ODELAY_TYPE[1]</a></td><td>-</td><td><a href="#bits-xc7v-IO_HP_TOP-IOB:NSLEW" title="IOB:NSLEW[4]">IOB:NSLEW[4]</a></td><td>-</td></tr>
<tr><td>15</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-IO_HP_TOP-ILOGIC:DATA_WIDTH" title="ILOGIC:DATA_WIDTH[0]">ILOGIC:DATA_WIDTH[0]</a></td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-IO_HP_TOP-OLOGIC:MISR_CLK_SELECT" title="OLOGIC:MISR_CLK_SELECT[0]">OLOGIC:MISR_CLK_SELECT[0]</a></td><td>-</td><td>-</td><td><a href="#bits-xc7v-IO_HP_TOP-OLOGIC:OFF_SR_USED" title="OLOGIC:OFF_SR_USED">OLOGIC:OFF_SR_USED</a></td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-IO_HP_TOP-IOB:LVDS" title="IOB:LVDS[1]">IOB:LVDS[1]</a></td></tr>
<tr><td>16</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-IO_HP_TOP-ILOGIC:DATA_WIDTH" title="ILOGIC:DATA_WIDTH[1]">ILOGIC:DATA_WIDTH[1]</a></td><td>-</td><td><a href="#bits-xc7v-IO_HP_TOP-OLOGIC:MUX.CLKDIV" title="OLOGIC:MUX.CLKDIV[0]">OLOGIC:MUX.CLKDIV[0]</a></td><td><a href="#bits-xc7v-IO_HP_TOP-OLOGIC:MUX.CLKDIVB" title="OLOGIC:MUX.CLKDIVB[0]">OLOGIC:MUX.CLKDIVB[0]</a></td><td><a href="#bits-xc7v-IO_HP_TOP-OLOGIC:MISR_ENABLE" title="OLOGIC:MISR_ENABLE">OLOGIC:MISR_ENABLE</a></td><td><a href="#bits-xc7v-IO_HP_TOP-OLOGIC:OMUX" title="OLOGIC:OMUX[0]">OLOGIC:OMUX[0]</a></td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-IO_HP_TOP-IOB:PSLEW" title="IOB:PSLEW[3]">IOB:PSLEW[3]</a></td><td>-</td></tr>
<tr><td>17</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-IO_HP_TOP-ILOGIC:DATA_WIDTH" title="ILOGIC:DATA_WIDTH[2]">ILOGIC:DATA_WIDTH[2]</a></td><td>-</td><td><a href="#bits-xc7v-IO_HP_TOP-OLOGIC:MUX.CLKDIV" title="OLOGIC:MUX.CLKDIV[1]">OLOGIC:MUX.CLKDIV[1]</a></td><td><a href="#bits-xc7v-IO_HP_TOP-ILOGIC:TSBYPASS_MUX" title="ILOGIC:TSBYPASS_MUX">ILOGIC:TSBYPASS_MUX</a></td><td><a href="#bits-xc7v-IO_HP_TOP-OLOGIC:INV.D4" title="OLOGIC:INV.D4">OLOGIC:INV.D4</a></td><td><a href="#bits-xc7v-IO_HP_TOP-OLOGIC:MUX.CLKDIVB" title="OLOGIC:MUX.CLKDIVB[1]">OLOGIC:MUX.CLKDIVB[1]</a></td><td>-</td><td><a href="#bits-xc7v-IO_HP_TOP-OLOGIC:OMUX" title="OLOGIC:OMUX[4]">OLOGIC:OMUX[4]</a></td><td>-</td><td><a href="#bits-xc7v-IO_HP_TOP-IDELAY:IDELAY_VALUE_INIT" title="IDELAY:IDELAY_VALUE_INIT[2]">IDELAY:IDELAY_VALUE_INIT[2]</a></td><td>-</td><td><a href="#bits-xc7v-IO_HP_TOP-ODELAY:ODELAY_VALUE_INIT" title="ODELAY:ODELAY_VALUE_INIT[2]">ODELAY:ODELAY_VALUE_INIT[2]</a></td><td>-</td><td>-</td></tr>
<tr><td>18</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-IO_HP_TOP-ILOGIC:DATA_WIDTH" title="ILOGIC:DATA_WIDTH[3]">ILOGIC:DATA_WIDTH[3]</a></td><td><a href="#bits-xc7v-IO_HP_TOP-ILOGIC:INV.D" title="~ILOGIC:INV.D">~ILOGIC:INV.D</a></td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-IO_HP_TOP-IDELAY:HIGH_PERFORMANCE_MODE" title="IDELAY:HIGH_PERFORMANCE_MODE">IDELAY:HIGH_PERFORMANCE_MODE</a></td><td>-</td><td><a href="#bits-xc7v-IO_HP_TOP-ODELAY:HIGH_PERFORMANCE_MODE" title="ODELAY:HIGH_PERFORMANCE_MODE">ODELAY:HIGH_PERFORMANCE_MODE</a></td><td>-</td><td>-</td><td><a href="#bits-xc7v-IO_HP_TOP-IOB:VR" title="IOB:VR">IOB:VR</a></td><td>-</td></tr>
<tr><td>19</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-IO_HP_TOP-ILOGIC:DATA_RATE" title="ILOGIC:DATA_RATE">ILOGIC:DATA_RATE</a></td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-IO_HP_TOP-OLOGIC:OFF_SRVAL" title="~OLOGIC:OFF_SRVAL[2]">~OLOGIC:OFF_SRVAL[2]</a></td><td>-</td><td><a href="#bits-xc7v-IO_HP_TOP-IDELAY:IDELAY_VALUE_CUR" title="~IDELAY:IDELAY_VALUE_CUR[2]">~IDELAY:IDELAY_VALUE_CUR[2]</a></td><td>-</td><td><a href="#bits-xc7v-IO_HP_TOP-ODELAY:ODELAY_VALUE_CUR" title="~ODELAY:ODELAY_VALUE_CUR[2]">~ODELAY:ODELAY_VALUE_CUR[2]</a></td><td>-</td><td><a href="#bits-xc7v-IO_HP_TOP-IOB:OUTPUT_MISC" title="IOB:OUTPUT_MISC[5]">IOB:OUTPUT_MISC[5]</a></td></tr>
<tr><td>20</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-IO_HP_TOP-ILOGIC:BITSLIP_ENABLE" title="ILOGIC:BITSLIP_ENABLE">ILOGIC:BITSLIP_ENABLE</a></td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-IO_HP_TOP-OLOGIC:OFF_SRVAL" title="~OLOGIC:OFF_SRVAL[0]">~OLOGIC:OFF_SRVAL[0]</a></td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-IO_HP_TOP-IOB:NDRIVE" title="IOB:NDRIVE[6]">IOB:NDRIVE[6]</a></td><td>-</td></tr>
<tr><td>21</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-IO_HP_TOP-ILOGIC:SERDES_MODE" title="ILOGIC:SERDES_MODE">ILOGIC:SERDES_MODE</a></td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-IO_HP_TOP-OLOGIC:INV.D3" title="OLOGIC:INV.D3">OLOGIC:INV.D3</a></td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-IO_HP_TOP-IDELAY:PIPE_SEL" title="IDELAY:PIPE_SEL">IDELAY:PIPE_SEL</a></td><td>-</td><td><a href="#bits-xc7v-IO_HP_TOP-ODELAY:PIPE_SEL" title="ODELAY:PIPE_SEL">ODELAY:PIPE_SEL</a></td><td>-</td><td><a href="#bits-xc7v-IO_HP_TOP-IOB:LVDS" title="IOB:LVDS[2]">IOB:LVDS[2]</a></td></tr>
<tr><td>22</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-IO_HP_TOP-ODELAY:FINEDELAY" title="ODELAY:FINEDELAY">ODELAY:FINEDELAY</a></td><td>-</td><td><a href="#bits-xc7v-IO_HP_TOP-IOB:NSLEW" title="IOB:NSLEW[3]">IOB:NSLEW[3]</a></td><td>-</td></tr>
<tr><td>23</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-IO_HP_TOP-IOB:PDRIVE" title="IOB:PDRIVE[6]">IOB:PDRIVE[6]</a></td></tr>
<tr><td>24</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-IO_HP_TOP-ILOGIC:I_TSBYPASS_ENABLE" title="ILOGIC:I_TSBYPASS_ENABLE">ILOGIC:I_TSBYPASS_ENABLE</a></td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-IO_HP_TOP-IOB:NDRIVE" title="~IOB:NDRIVE[5]">~IOB:NDRIVE[5]</a></td><td>-</td></tr>
<tr><td>25</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-IO_HP_TOP-ILOGIC:SERDES" title="ILOGIC:SERDES">ILOGIC:SERDES</a></td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-IO_HP_TOP-OLOGIC:INV.D2" title="OLOGIC:INV.D2">OLOGIC:INV.D2</a></td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-IO_HP_TOP-IDELAY:IDELAY_VALUE_INIT" title="IDELAY:IDELAY_VALUE_INIT[3]">IDELAY:IDELAY_VALUE_INIT[3]</a></td><td>-</td><td><a href="#bits-xc7v-IO_HP_TOP-ODELAY:ODELAY_VALUE_INIT" title="ODELAY:ODELAY_VALUE_INIT[3]">ODELAY:ODELAY_VALUE_INIT[3]</a></td><td>-</td><td><a href="#bits-xc7v-IO_HP_TOP-IOB:LVDS" title="IOB:LVDS[3]">IOB:LVDS[3]</a></td></tr>
<tr><td>26</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-IO_HP_TOP-ILOGIC:INTERFACE_TYPE" title="ILOGIC:INTERFACE_TYPE[1]">ILOGIC:INTERFACE_TYPE[1]</a></td><td><a href="#bits-xc7v-IO_HP_TOP-ILOGIC:I_DELAY_ENABLE" title="ILOGIC:I_DELAY_ENABLE">ILOGIC:I_DELAY_ENABLE</a></td><td>-</td><td>-</td><td><a href="#bits-xc7v-IO_HP_TOP-OLOGIC:DATA_WIDTH" title="OLOGIC:DATA_WIDTH[8]">OLOGIC:DATA_WIDTH[8]</a></td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-IO_HP_TOP-IOB:PSLEW" title="IOB:PSLEW[2]">IOB:PSLEW[2]</a></td><td>-</td></tr>
<tr><td>27</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-IO_HP_TOP-ILOGIC:RANK23_DLY" title="ILOGIC:RANK23_DLY">ILOGIC:RANK23_DLY</a></td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-IO_HP_TOP-OLOGIC:CLK_RATIO" title="OLOGIC:CLK_RATIO[3]">OLOGIC:CLK_RATIO[3]</a></td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-IO_HP_TOP-IDELAY:IDELAY_VALUE_CUR" title="~IDELAY:IDELAY_VALUE_CUR[3]">~IDELAY:IDELAY_VALUE_CUR[3]</a></td><td>-</td><td><a href="#bits-xc7v-IO_HP_TOP-ODELAY:ODELAY_VALUE_CUR" title="~ODELAY:ODELAY_VALUE_CUR[3]">~ODELAY:ODELAY_VALUE_CUR[3]</a></td><td>-</td><td><a href="#bits-xc7v-IO_HP_TOP-IOB:NDRIVE" title="IOB:NDRIVE[1]">IOB:NDRIVE[1]</a></td></tr>
<tr><td>28</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-IO_HP_TOP-ILOGIC:DDR_CLK_EDGE" title="ILOGIC:DDR_CLK_EDGE[1]">ILOGIC:DDR_CLK_EDGE[1]</a></td><td>-</td><td><a href="#bits-xc7v-IO_HP_TOP-ILOGIC:MUX.CLKDIVP" title="ILOGIC:MUX.CLKDIVP[1]">ILOGIC:MUX.CLKDIVP[1]</a></td><td>-</td><td><a href="#bits-xc7v-IO_HP_TOP-OLOGIC:CLK_RATIO" title="OLOGIC:CLK_RATIO[0]">OLOGIC:CLK_RATIO[0]</a></td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-IO_HP_TOP-IOB:LVDS" title="IOB:LVDS[4]">IOB:LVDS[4]</a></td><td>-</td></tr>
<tr><td>29</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-IO_HP_TOP-ILOGIC:DDR_CLK_EDGE" title="ILOGIC:DDR_CLK_EDGE[0]">ILOGIC:DDR_CLK_EDGE[0]</a></td><td>-</td><td><a href="#bits-xc7v-IO_HP_TOP-ILOGIC:MUX.CLKDIVP" title="ILOGIC:MUX.CLKDIVP[0]">ILOGIC:MUX.CLKDIVP[0]</a></td><td>-</td><td><a href="#bits-xc7v-IO_HP_TOP-OLOGIC:CLK_RATIO" title="OLOGIC:CLK_RATIO[2]">OLOGIC:CLK_RATIO[2]</a></td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-IO_HP_TOP-IOB:DQS_BIAS_P" title="IOB:DQS_BIAS_P">IOB:DQS_BIAS_P</a></td></tr>
<tr><td>30</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-IO_HP_TOP-OLOGIC:MUX.CLK" title="OLOGIC:MUX.CLK[5]">OLOGIC:MUX.CLK[5]</a></td><td><a href="#bits-xc7v-IO_HP_TOP-OLOGIC:MUX.CLKB" title="OLOGIC:MUX.CLKB[5]">OLOGIC:MUX.CLKB[5]</a></td><td><a href="#bits-xc7v-IO_HP_TOP-OLOGIC:INV.D1" title="OLOGIC:INV.D1">OLOGIC:INV.D1</a></td><td><a href="#bits-xc7v-IO_HP_TOP-OLOGIC:OFF_INIT" title="~OLOGIC:OFF_INIT">~OLOGIC:OFF_INIT</a></td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-IO_HP_TOP-IOB:PSLEW" title="IOB:PSLEW[1]">IOB:PSLEW[1]</a></td><td>-</td></tr>
<tr><td>31</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-IO_HP_TOP-OLOGIC:MUX.CLK" title="OLOGIC:MUX.CLK[7]">OLOGIC:MUX.CLK[7]</a></td><td>-</td><td><a href="#bits-xc7v-IO_HP_TOP-OLOGIC:SELFHEAL" title="OLOGIC:SELFHEAL">OLOGIC:SELFHEAL</a></td><td><a href="#bits-xc7v-IO_HP_TOP-OLOGIC:MUX.CLKB" title="OLOGIC:MUX.CLKB[7]">OLOGIC:MUX.CLKB[7]</a></td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-IO_HP_TOP-IDELAY:IDELAY_VALUE_INIT" title="IDELAY:IDELAY_VALUE_INIT[4]">IDELAY:IDELAY_VALUE_INIT[4]</a></td><td>-</td><td><a href="#bits-xc7v-IO_HP_TOP-ODELAY:ODELAY_VALUE_INIT" title="ODELAY:ODELAY_VALUE_INIT[4]">ODELAY:ODELAY_VALUE_INIT[4]</a></td><td>-</td><td><a href="#bits-xc7v-IO_HP_TOP-IOB:PDRIVE" title="IOB:PDRIVE[1]">IOB:PDRIVE[1]</a></td></tr>
<tr><td>32</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-IO_HP_TOP-OLOGIC:MUX.CLK" title="OLOGIC:MUX.CLK[4]">OLOGIC:MUX.CLK[4]</a></td><td><a href="#bits-xc7v-IO_HP_TOP-OLOGIC:MUX.CLKB" title="OLOGIC:MUX.CLKB[4]">OLOGIC:MUX.CLKB[4]</a></td><td><a href="#bits-xc7v-IO_HP_TOP-OLOGIC:CLK_RATIO" title="OLOGIC:CLK_RATIO[1]">OLOGIC:CLK_RATIO[1]</a></td><td><a href="#bits-xc7v-IO_HP_TOP-OLOGIC:OFF_SRVAL" title="~OLOGIC:OFF_SRVAL[1]">~OLOGIC:OFF_SRVAL[1]</a></td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-IO_HP_TOP-IOB:OUTPUT_ENABLE" title="IOB:OUTPUT_ENABLE[0]">IOB:OUTPUT_ENABLE[0]</a></td><td>-</td></tr>
<tr><td>33</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-IO_HP_TOP-OLOGIC:MUX.CLK" title="OLOGIC:MUX.CLK[6]">OLOGIC:MUX.CLK[6]</a></td><td><a href="#bits-xc7v-IO_HP_TOP-ILOGIC:IFF4_INIT" title="~ILOGIC:IFF4_INIT">~ILOGIC:IFF4_INIT</a></td><td><a href="#bits-xc7v-IO_HP_TOP-OLOGIC:INV.CLKDIVF" title="OLOGIC:INV.CLKDIVF">OLOGIC:INV.CLKDIVF</a></td><td><a href="#bits-xc7v-IO_HP_TOP-OLOGIC:MUX.CLKB" title="OLOGIC:MUX.CLKB[6]">OLOGIC:MUX.CLKB[6]</a></td><td>-</td><td><a href="#bits-xc7v-IO_HP_TOP-OLOGIC:OFF_SR_SYNC" title="OLOGIC:OFF_SR_SYNC">OLOGIC:OFF_SR_SYNC</a></td><td>-</td><td><a href="#bits-xc7v-IO_HP_TOP-IDELAY:IDELAY_VALUE_CUR" title="~IDELAY:IDELAY_VALUE_CUR[4]">~IDELAY:IDELAY_VALUE_CUR[4]</a></td><td>-</td><td><a href="#bits-xc7v-IO_HP_TOP-ODELAY:ODELAY_VALUE_CUR" title="~ODELAY:ODELAY_VALUE_CUR[4]">~ODELAY:ODELAY_VALUE_CUR[4]</a></td><td>-</td><td><a href="#bits-xc7v-IO_HP_TOP-IOB:PDRIVE" title="~IOB:PDRIVE[5]">~IOB:PDRIVE[5]</a></td></tr>
<tr><td>34</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-IO_HP_TOP-ILOGIC:IFF4_SRVAL" title="~ILOGIC:IFF4_SRVAL">~ILOGIC:IFF4_SRVAL</a></td><td><a href="#bits-xc7v-IO_HP_TOP-OLOGIC:MUX.CLK" title="OLOGIC:MUX.CLK[10]">OLOGIC:MUX.CLK[10]</a></td><td><a href="#bits-xc7v-IO_HP_TOP-OLOGIC:MUX.CLKB" title="OLOGIC:MUX.CLKB[10]">OLOGIC:MUX.CLKB[10]</a></td><td>-</td><td><a href="#bits-xc7v-IO_HP_TOP-OLOGIC:OMUX" title="OLOGIC:OMUX[1]">OLOGIC:OMUX[1]</a></td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-IO_HP_TOP-IOB:OUTPUT_ENABLE" title="IOB:OUTPUT_ENABLE[1]">IOB:OUTPUT_ENABLE[1]</a></td><td>-</td></tr>
<tr><td>35</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-IO_HP_TOP-OLOGIC:MUX.CLK" title="OLOGIC:MUX.CLK[9]">OLOGIC:MUX.CLK[9]</a></td><td>-</td><td><a href="#bits-xc7v-IO_HP_TOP-OLOGIC:INV.CLK2" title="~OLOGIC:INV.CLK2">~OLOGIC:INV.CLK2</a></td><td><a href="#bits-xc7v-IO_HP_TOP-OLOGIC:MUX.CLKB" title="OLOGIC:MUX.CLKB[9]">OLOGIC:MUX.CLKB[9]</a></td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-IO_HP_TOP-IOB:NDRIVE" title="IOB:NDRIVE[4]">IOB:NDRIVE[4]</a></td></tr>
<tr><td>36</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-IO_HP_TOP-OLOGIC:OMUX" title="OLOGIC:OMUX[2]">OLOGIC:OMUX[2]</a></td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-IO_HP_TOP-IOB:DQS_BIAS_N" title="IOB:DQS_BIAS_N">IOB:DQS_BIAS_N</a></td><td>-</td></tr>
<tr><td>37</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-IO_HP_TOP-OLOGIC:INV.CLK1" title="~OLOGIC:INV.CLK1">~OLOGIC:INV.CLK1</a></td><td>-</td><td>-</td><td><a href="#bits-xc7v-IO_HP_TOP-OLOGIC:TRISTATE_WIDTH" title="OLOGIC:TRISTATE_WIDTH">OLOGIC:TRISTATE_WIDTH</a></td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-IO_HP_TOP-IOB:LVDS" title="IOB:LVDS[5]">IOB:LVDS[5]</a></td></tr>
<tr><td>38</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-IO_HP_TOP-OLOGIC:MUX.CLK" title="OLOGIC:MUX.CLK[8]">OLOGIC:MUX.CLK[8]</a></td><td><a href="#bits-xc7v-IO_HP_TOP-OLOGIC:MUX.CLKB" title="OLOGIC:MUX.CLKB[8]">OLOGIC:MUX.CLKB[8]</a></td><td>-</td><td><a href="#bits-xc7v-IO_HP_TOP-OLOGIC:TFF_SR_USED" title="OLOGIC:TFF_SR_USED">OLOGIC:TFF_SR_USED</a></td><td>-</td><td><a href="#bits-xc7v-IO_HP_TOP-IDELAY:CINVCTRL_SEL" title="IDELAY:CINVCTRL_SEL">IDELAY:CINVCTRL_SEL</a></td><td>-</td><td><a href="#bits-xc7v-IO_HP_TOP-ODELAY:CINVCTRL_SEL" title="ODELAY:CINVCTRL_SEL">ODELAY:CINVCTRL_SEL</a></td><td>-</td><td><a href="#bits-xc7v-IO_HP_TOP-IOB:NSLEW" title="IOB:NSLEW[2]">IOB:NSLEW[2]</a></td><td>-</td></tr>
<tr><td>39</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-IO_HP_TOP-OLOGIC:MUX.CLK" title="OLOGIC:MUX.CLK[3]">OLOGIC:MUX.CLK[3]</a></td><td>-</td><td>-</td><td><a href="#bits-xc7v-IO_HP_TOP-OLOGIC:MUX.CLKB" title="OLOGIC:MUX.CLKB[3]">OLOGIC:MUX.CLKB[3]</a></td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-IO_HP_TOP-IDELAY:INV.C" title="IDELAY:INV.C">IDELAY:INV.C</a></td><td>-</td><td><a href="#bits-xc7v-IO_HP_TOP-ODELAY:INV.C" title="ODELAY:INV.C">ODELAY:INV.C</a></td><td>-</td><td><a href="#bits-xc7v-IO_HP_TOP-IOB:IBUFDISABLE_SEL" title="IOB:IBUFDISABLE_SEL">IOB:IBUFDISABLE_SEL</a></td></tr>
<tr><td>40</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-IO_HP_TOP-IOB:LVDS" title="IOB:LVDS[6]">IOB:LVDS[6]</a></td><td>-</td></tr>
<tr><td>41</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-IO_HP_TOP-ILOGIC:IFF3_INIT" title="~ILOGIC:IFF3_INIT">~ILOGIC:IFF3_INIT</a></td><td><a href="#bits-xc7v-IO_HP_TOP-OLOGIC:RANK3_USED" title="~OLOGIC:RANK3_USED">~OLOGIC:RANK3_USED</a></td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-IO_HP_TOP-IOB:LVDS" title="IOB:LVDS[8]">IOB:LVDS[8]</a></td></tr>
<tr><td>42</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-IO_HP_TOP-ILOGIC:IFF3_SRVAL" title="~ILOGIC:IFF3_SRVAL">~ILOGIC:IFF3_SRVAL</a></td><td>-</td><td>-</td><td><a href="#bits-xc7v-IO_HP_TOP-OLOGIC:INV.CLKDIV" title="OLOGIC:INV.CLKDIV">OLOGIC:INV.CLKDIV</a></td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-IO_HP_TOP-IOB:DCI_MODE" title="IOB:DCI_MODE[0]">IOB:DCI_MODE[0]</a></td><td>-</td></tr>
<tr><td>43</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-IO_HP_TOP-OLOGIC:MUX.CLK" title="OLOGIC:MUX.CLK[2]">OLOGIC:MUX.CLK[2]</a></td><td>-</td><td>-</td><td><a href="#bits-xc7v-IO_HP_TOP-OLOGIC:MUX.CLKB" title="OLOGIC:MUX.CLKB[2]">OLOGIC:MUX.CLKB[2]</a></td><td>-</td><td><a href="#bits-xc7v-IO_HP_TOP-OLOGIC:TBYTE_SRC" title="OLOGIC:TBYTE_SRC">OLOGIC:TBYTE_SRC</a></td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td></tr>
<tr><td>44</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-IO_HP_TOP-OLOGIC:MUX.CLK" title="OLOGIC:MUX.CLK[0]">OLOGIC:MUX.CLK[0]</a></td><td><a href="#bits-xc7v-IO_HP_TOP-OLOGIC:MUX.CLKB" title="OLOGIC:MUX.CLKB[0]">OLOGIC:MUX.CLKB[0]</a></td><td>-</td><td><a href="#bits-xc7v-IO_HP_TOP-OLOGIC:SERDES_MODE" title="OLOGIC:SERDES_MODE">OLOGIC:SERDES_MODE</a></td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-IO_HP_TOP-IOB:PDRIVE" title="IOB:PDRIVE[4]">IOB:PDRIVE[4]</a></td><td>-</td></tr>
<tr><td>45</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-IO_HP_TOP-OLOGIC:MUX.CLK" title="OLOGIC:MUX.CLK[1]">OLOGIC:MUX.CLK[1]</a></td><td>-</td><td>-</td><td><a href="#bits-xc7v-IO_HP_TOP-OLOGIC:MUX.CLKB" title="OLOGIC:MUX.CLKB[1]">OLOGIC:MUX.CLKB[1]</a></td><td>-</td><td><a href="#bits-xc7v-IO_HP_TOP-OLOGIC:TFF_SRVAL" title="~OLOGIC:TFF_SRVAL[2]">~OLOGIC:TFF_SRVAL[2]</a></td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-IO_HP_TOP-IOB:NSLEW" title="IOB:NSLEW[1]">IOB:NSLEW[1]</a></td></tr>
<tr><td>46</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-IO_HP_TOP-ILOGIC:MUX.CLK" title="ILOGIC:MUX.CLK[5]">ILOGIC:MUX.CLK[5]</a></td><td><a href="#bits-xc7v-IO_HP_TOP-ILOGIC:MUX.CLKB" title="ILOGIC:MUX.CLKB[5]">ILOGIC:MUX.CLKB[5]</a></td><td>-</td><td><a href="#bits-xc7v-IO_HP_TOP-OLOGIC:TFF_SRVAL" title="~OLOGIC:TFF_SRVAL[0]">~OLOGIC:TFF_SRVAL[0]</a></td><td>-</td><td><a href="#bits-xc7v-IO_HP_TOP-IDELAY:INV.DATAIN" title="IDELAY:INV.DATAIN">IDELAY:INV.DATAIN</a></td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-IO_HP_TOP-IOB:NSLEW" title="IOB:NSLEW[0]">IOB:NSLEW[0]</a></td><td>-</td></tr>
<tr><td>47</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-IO_HP_TOP-ILOGIC:NUM_CE" title="ILOGIC:NUM_CE">ILOGIC:NUM_CE</a></td><td>-</td><td><a href="#bits-xc7v-IO_HP_TOP-ILOGIC:MUX.CLK" title="ILOGIC:MUX.CLK[7]">ILOGIC:MUX.CLK[7]</a></td><td>-</td><td>-</td><td><a href="#bits-xc7v-IO_HP_TOP-ILOGIC:MUX.CLKB" title="ILOGIC:MUX.CLKB[7]">ILOGIC:MUX.CLKB[7]</a></td><td>-</td><td><a href="#bits-xc7v-IO_HP_TOP-OLOGIC:TBYTE_CTL" title="OLOGIC:TBYTE_CTL">OLOGIC:TBYTE_CTL</a></td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-IO_HP_TOP-IOB:NDRIVE" title="~IOB:NDRIVE[3]">~IOB:NDRIVE[3]</a></td></tr>
<tr><td>48</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-IO_HP_TOP-ILOGIC:MUX.CLK" title="ILOGIC:MUX.CLK[4]">ILOGIC:MUX.CLK[4]</a></td><td><a href="#bits-xc7v-IO_HP_TOP-ILOGIC:MUX.CLKB" title="ILOGIC:MUX.CLKB[4]">ILOGIC:MUX.CLKB[4]</a></td><td><a href="#bits-xc7v-IO_HP_TOP-OLOGIC:INV.T4" title="~OLOGIC:INV.T4">~OLOGIC:INV.T4</a></td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-IO_HP_TOP-IOB:PDRIVE" title="~IOB:PDRIVE[2]">~IOB:PDRIVE[2]</a></td><td>-</td></tr>
<tr><td>49</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-IO_HP_TOP-ILOGIC:MUX.CLK" title="ILOGIC:MUX.CLK[6]">ILOGIC:MUX.CLK[6]</a></td><td>-</td><td>-</td><td><a href="#bits-xc7v-IO_HP_TOP-ILOGIC:MUX.CLKB" title="ILOGIC:MUX.CLKB[6]">ILOGIC:MUX.CLKB[6]</a></td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-IO_HP_TOP-IOB:PDRIVE" title="~IOB:PDRIVE[3]">~IOB:PDRIVE[3]</a></td></tr>
<tr><td>50</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-IO_HP_TOP-ILOGIC:MUX.CLK" title="ILOGIC:MUX.CLK[10]">ILOGIC:MUX.CLK[10]</a></td><td><a href="#bits-xc7v-IO_HP_TOP-ILOGIC:MUX.CLKB" title="ILOGIC:MUX.CLKB[10]">ILOGIC:MUX.CLKB[10]</a></td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-IO_HP_TOP-IOB:PSLEW" title="IOB:PSLEW[0]">IOB:PSLEW[0]</a></td><td>-</td></tr>
<tr><td>51</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-IO_HP_TOP-ILOGIC:MUX.CLK" title="ILOGIC:MUX.CLK[9]">ILOGIC:MUX.CLK[9]</a></td><td><a href="#bits-xc7v-IO_HP_TOP-ILOGIC:IFF2_INIT" title="~ILOGIC:IFF2_INIT">~ILOGIC:IFF2_INIT</a></td><td><a href="#bits-xc7v-IO_HP_TOP-OLOGIC:INV.T3" title="~OLOGIC:INV.T3">~OLOGIC:INV.T3</a></td><td><a href="#bits-xc7v-IO_HP_TOP-ILOGIC:MUX.CLKB" title="ILOGIC:MUX.CLKB[9]">ILOGIC:MUX.CLKB[9]</a></td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-IO_HP_TOP-IOB:NDRIVE" title="IOB:NDRIVE[0]">IOB:NDRIVE[0]</a></td></tr>
<tr><td>52</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-IO_HP_TOP-ILOGIC:IFF2_SRVAL" title="~ILOGIC:IFF2_SRVAL">~ILOGIC:IFF2_SRVAL</a></td><td><a href="#bits-xc7v-IO_HP_TOP-ILOGIC:MUX.CLK" title="ILOGIC:MUX.CLK[8]">ILOGIC:MUX.CLK[8]</a></td><td><a href="#bits-xc7v-IO_HP_TOP-ILOGIC:MUX.CLKB" title="ILOGIC:MUX.CLKB[8]">ILOGIC:MUX.CLKB[8]</a></td><td><a href="#bits-xc7v-IO_HP_TOP-OLOGIC:TFF_INIT" title="~OLOGIC:TFF_INIT">~OLOGIC:TFF_INIT</a></td><td><a href="#bits-xc7v-IO_HP_TOP-OLOGIC:TFF_SRVAL" title="~OLOGIC:TFF_SRVAL[1]">~OLOGIC:TFF_SRVAL[1]</a></td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-IO_HP_TOP-IOB:OUTPUT_DELAY" title="IOB:OUTPUT_DELAY">IOB:OUTPUT_DELAY</a></td><td>-</td></tr>
<tr><td>53</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-IO_HP_TOP-ILOGIC:MUX.CLK" title="ILOGIC:MUX.CLK[3]">ILOGIC:MUX.CLK[3]</a></td><td>-</td><td>-</td><td><a href="#bits-xc7v-IO_HP_TOP-ILOGIC:MUX.CLKB" title="ILOGIC:MUX.CLKB[3]">ILOGIC:MUX.CLKB[3]</a></td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-IO_HP_TOP-IOB:DCI_MODE" title="IOB:DCI_MODE[1]">IOB:DCI_MODE[1]</a></td></tr>
<tr><td>54</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-IO_HP_TOP-OLOGIC:SERDES" title="OLOGIC:SERDES">OLOGIC:SERDES</a></td><td><a href="#bits-xc7v-IO_HP_TOP-IDELAY:ENABLE" title="IDELAY:ENABLE">IDELAY:ENABLE</a></td><td>-</td><td><a href="#bits-xc7v-IO_HP_TOP-ODELAY:ENABLE" title="ODELAY:ENABLE">ODELAY:ENABLE</a></td><td>-</td><td>-</td><td><a href="#bits-xc7v-IO_HP_TOP-IOB:LVDS" title="IOB:LVDS[7]">IOB:LVDS[7]</a></td><td>-</td></tr>
<tr><td>55</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-IO_HP_TOP-ILOGIC:IFF1_INIT" title="~ILOGIC:IFF1_INIT">~ILOGIC:IFF1_INIT</a></td><td>-</td><td>-</td><td><a href="#bits-xc7v-IO_HP_TOP-IDELAY:INV.IDATAIN" title="IDELAY:INV.IDATAIN">IDELAY:INV.IDATAIN</a></td><td><a href="#bits-xc7v-IO_HP_TOP-OLOGIC:TFF_SR_SYNC" title="OLOGIC:TFF_SR_SYNC">OLOGIC:TFF_SR_SYNC</a></td><td><a href="#bits-xc7v-IO_HP_TOP-ODELAY:INV.ODATAIN" title="~ODELAY:INV.ODATAIN">~ODELAY:INV.ODATAIN</a></td><td><a href="#bits-xc7v-IO_HP_TOP-IDELAY:DELAY_SRC" title="IDELAY:DELAY_SRC[0]">IDELAY:DELAY_SRC[0]</a></td><td>-</td><td><a href="#bits-xc7v-IO_HP_TOP-ODELAY:DELAY_SRC" title="ODELAY:DELAY_SRC[0]">ODELAY:DELAY_SRC[0]</a></td><td>-</td><td><a href="#bits-xc7v-IO_HP_TOP-IOB:NDRIVE" title="IOB:NDRIVE[2]">IOB:NDRIVE[2]</a></td></tr>
<tr><td>56</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-IO_HP_TOP-ILOGIC:IFF_LATCH" title="~ILOGIC:IFF_LATCH">~ILOGIC:IFF_LATCH</a></td><td><a href="#bits-xc7v-IO_HP_TOP-ILOGIC:IFF1_SRVAL" title="~ILOGIC:IFF1_SRVAL">~ILOGIC:IFF1_SRVAL</a></td><td>-</td><td>-</td><td><a href="#bits-xc7v-IO_HP_TOP-OLOGIC:INV.T2" title="~OLOGIC:INV.T2">~OLOGIC:INV.T2</a></td><td>-</td><td>-</td><td><a href="#bits-xc7v-IO_HP_TOP-IDELAY:DELAY_SRC" title="IDELAY:DELAY_SRC[2]">IDELAY:DELAY_SRC[2]</a></td><td>-</td><td><a href="#bits-xc7v-IO_HP_TOP-ODELAY:DELAY_SRC" title="ODELAY:DELAY_SRC[1]">ODELAY:DELAY_SRC[1]</a></td><td>-</td><td><a href="#bits-xc7v-IO_HP_TOP-IOB:DCIUPDATEMODE_QUIET" title="IOB:DCIUPDATEMODE_QUIET">IOB:DCIUPDATEMODE_QUIET</a></td><td>-</td></tr>
<tr><td>57</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-IO_HP_TOP-ILOGIC:IFF_SR_USED" title="ILOGIC:IFF_SR_USED">ILOGIC:IFF_SR_USED</a></td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-IO_HP_TOP-OLOGIC:TMUX" title="OLOGIC:TMUX[2]">OLOGIC:TMUX[2]</a></td><td>-</td><td><a href="#bits-xc7v-IO_HP_TOP-IDELAY:DELAY_SRC" title="IDELAY:DELAY_SRC[3]">IDELAY:DELAY_SRC[3]</a></td><td>-</td><td><a href="#bits-xc7v-IO_HP_TOP-ODELAY:DELAY_SRC" title="ODELAY:DELAY_SRC[2]">ODELAY:DELAY_SRC[2]</a></td><td>-</td><td><a href="#bits-xc7v-IO_HP_TOP-IOB:OUTPUT_MISC" title="IOB:OUTPUT_MISC[3]">IOB:OUTPUT_MISC[3]</a></td></tr>
<tr><td>58</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-IO_HP_TOP-IDELAY:FINEDELAY" title="IDELAY:FINEDELAY">IDELAY:FINEDELAY</a></td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-IO_HP_TOP-OLOGIC:TMUX" title="OLOGIC:TMUX[1]">OLOGIC:TMUX[1]</a></td><td>-</td><td><a href="#bits-xc7v-IO_HP_TOP-IDELAY:DELAY_SRC" title="IDELAY:DELAY_SRC[1]">IDELAY:DELAY_SRC[1]</a></td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-IO_HP_TOP-IOB:OUTPUT_MISC" title="IOB:OUTPUT_MISC[0]">IOB:OUTPUT_MISC[0]</a></td><td>-</td></tr>
<tr><td>59</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-IO_HP_TOP-OLOGIC:TMUX" title="OLOGIC:TMUX[3]">OLOGIC:TMUX[3]</a></td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td></tr>
<tr><td>60</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-IO_HP_TOP-ILOGIC:SRTYPE" title="ILOGIC:SRTYPE">ILOGIC:SRTYPE</a></td><td><a href="#bits-xc7v-IO_HP_TOP-ILOGIC:MUX.CLK" title="ILOGIC:MUX.CLK[2]">ILOGIC:MUX.CLK[2]</a></td><td><a href="#bits-xc7v-IO_HP_TOP-ILOGIC:MUX.CLKB" title="ILOGIC:MUX.CLKB[2]">ILOGIC:MUX.CLKB[2]</a></td><td><a href="#bits-xc7v-IO_HP_TOP-OLOGIC:INV.T1" title="~OLOGIC:INV.T1">~OLOGIC:INV.T1</a></td><td><a href="#bits-xc7v-IO_HP_TOP-OLOGIC:TMUX" title="OLOGIC:TMUX[4]">OLOGIC:TMUX[4]</a></td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-IO_HP_TOP-IOB:OUTPUT_MISC" title="IOB:OUTPUT_MISC[1]">IOB:OUTPUT_MISC[1]</a></td><td>-</td></tr>
<tr><td>61</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-IO_HP_TOP-ILOGIC:MUX.CLK" title="ILOGIC:MUX.CLK[0]">ILOGIC:MUX.CLK[0]</a></td><td><a href="#bits-xc7v-IO_HP_TOP-ILOGIC:D_EMU2" title="ILOGIC:D_EMU2">ILOGIC:D_EMU2</a></td><td>-</td><td><a href="#bits-xc7v-IO_HP_TOP-ILOGIC:MUX.CLKB" title="ILOGIC:MUX.CLKB[0]">ILOGIC:MUX.CLKB[0]</a></td><td>-</td><td><a href="#bits-xc7v-IO_HP_TOP-OLOGIC:TMUX" title="OLOGIC:TMUX[0]">OLOGIC:TMUX[0]</a></td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-IO_HP_TOP-IOB:PDRIVE" title="IOB:PDRIVE[0]">IOB:PDRIVE[0]</a></td></tr>
<tr><td>62</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-IO_HP_TOP-ILOGIC:D_EMU1" title="ILOGIC:D_EMU1">ILOGIC:D_EMU1</a></td><td><a href="#bits-xc7v-IO_HP_TOP-ILOGIC:MUX.CLK" title="ILOGIC:MUX.CLK[1]">ILOGIC:MUX.CLK[1]</a></td><td><a href="#bits-xc7v-IO_HP_TOP-ILOGIC:MUX.CLKB" title="ILOGIC:MUX.CLKB[1]">ILOGIC:MUX.CLKB[1]</a></td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-IO_HP_TOP-IOB:DCITERMDISABLE_SEL" title="IOB:DCITERMDISABLE_SEL">IOB:DCITERMDISABLE_SEL</a></td><td>-</td></tr>
<tr><td>63</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-IO_HP_TOP-ILOGIC:INV.OCLK1" title="ILOGIC:INV.OCLK1">ILOGIC:INV.OCLK1</a></td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-IO_HP_TOP-IOB:DCI_T" title="IOB:DCI_T">IOB:DCI_T</a></td></tr>
</table>
<div id="bits-xc7v-IO_HP_TOP-IDELAY:CINVCTRL_SEL"></div>
<div id="bits-xc7v-IO_HP_TOP-IDELAY:ENABLE"></div>
<div id="bits-xc7v-IO_HP_TOP-IDELAY:HIGH_PERFORMANCE_MODE"></div>
<div id="bits-xc7v-IO_HP_TOP-IDELAY:INV.C"></div>
<div id="bits-xc7v-IO_HP_TOP-IDELAY:INV.DATAIN"></div>
<div id="bits-xc7v-IO_HP_TOP-IDELAY:INV.IDATAIN"></div>
<div id="bits-xc7v-IO_HP_TOP-IDELAY:PIPE_SEL"></div>
<div id="bits-xc7v-IO_HP_TOP-ILOGIC:BITSLIP_ENABLE"></div>
<div id="bits-xc7v-IO_HP_TOP-ILOGIC:DYN_CLKDIVP_INV_EN"></div>
<div id="bits-xc7v-IO_HP_TOP-ILOGIC:DYN_CLKDIV_INV_EN"></div>
<div id="bits-xc7v-IO_HP_TOP-ILOGIC:DYN_CLK_INV_EN"></div>
<div id="bits-xc7v-IO_HP_TOP-ILOGIC:D_EMU1"></div>
<div id="bits-xc7v-IO_HP_TOP-ILOGIC:D_EMU2"></div>
<div id="bits-xc7v-IO_HP_TOP-ILOGIC:IFF_DELAY_ENABLE"></div>
<div id="bits-xc7v-IO_HP_TOP-ILOGIC:IFF_SR_USED"></div>
<div id="bits-xc7v-IO_HP_TOP-ILOGIC:IFF_TSBYPASS_ENABLE"></div>
<div id="bits-xc7v-IO_HP_TOP-ILOGIC:INV.CLKDIV"></div>
<div id="bits-xc7v-IO_HP_TOP-ILOGIC:INV.CLKDIVP"></div>
<div id="bits-xc7v-IO_HP_TOP-ILOGIC:INV.OCLK1"></div>
<div id="bits-xc7v-IO_HP_TOP-ILOGIC:INV.OCLK2"></div>
<div id="bits-xc7v-IO_HP_TOP-ILOGIC:I_DELAY_ENABLE"></div>
<div id="bits-xc7v-IO_HP_TOP-ILOGIC:I_TSBYPASS_ENABLE"></div>
<div id="bits-xc7v-IO_HP_TOP-ILOGIC:RANK23_DLY"></div>
<div id="bits-xc7v-IO_HP_TOP-ILOGIC:SERDES"></div>
<div id="bits-xc7v-IO_HP_TOP-IOB:DCIUPDATEMODE_QUIET"></div>
<div id="bits-xc7v-IO_HP_TOP-IOB:DCI_T"></div>
<div id="bits-xc7v-IO_HP_TOP-IOB:DQS_BIAS_N"></div>
<div id="bits-xc7v-IO_HP_TOP-IOB:DQS_BIAS_P"></div>
<div id="bits-xc7v-IO_HP_TOP-IOB:INPUT_MISC"></div>
<div id="bits-xc7v-IO_HP_TOP-IOB:OUTPUT_DELAY"></div>
<div id="bits-xc7v-IO_HP_TOP-IOB:PULL_DYNAMIC"></div>
<div id="bits-xc7v-IO_HP_TOP-IOB:VR"></div>
<div id="bits-xc7v-IO_HP_TOP-ODELAY:CINVCTRL_SEL"></div>
<div id="bits-xc7v-IO_HP_TOP-ODELAY:ENABLE"></div>
<div id="bits-xc7v-IO_HP_TOP-ODELAY:HIGH_PERFORMANCE_MODE"></div>
<div id="bits-xc7v-IO_HP_TOP-ODELAY:INV.C"></div>
<div id="bits-xc7v-IO_HP_TOP-ODELAY:PIPE_SEL"></div>
<div id="bits-xc7v-IO_HP_TOP-OLOGIC:INV.CLKDIV"></div>
<div id="bits-xc7v-IO_HP_TOP-OLOGIC:INV.CLKDIVF"></div>
<div id="bits-xc7v-IO_HP_TOP-OLOGIC:INV.D1"></div>
<div id="bits-xc7v-IO_HP_TOP-OLOGIC:INV.D2"></div>
<div id="bits-xc7v-IO_HP_TOP-OLOGIC:INV.D3"></div>
<div id="bits-xc7v-IO_HP_TOP-OLOGIC:INV.D4"></div>
<div id="bits-xc7v-IO_HP_TOP-OLOGIC:INV.D5"></div>
<div id="bits-xc7v-IO_HP_TOP-OLOGIC:INV.D6"></div>
<div id="bits-xc7v-IO_HP_TOP-OLOGIC:INV.D7"></div>
<div id="bits-xc7v-IO_HP_TOP-OLOGIC:INV.D8"></div>
<div id="bits-xc7v-IO_HP_TOP-OLOGIC:MISR_ENABLE"></div>
<div id="bits-xc7v-IO_HP_TOP-OLOGIC:MISR_ENABLE_FDBK"></div>
<div id="bits-xc7v-IO_HP_TOP-OLOGIC:MISR_RESET"></div>
<div id="bits-xc7v-IO_HP_TOP-OLOGIC:OFF_SR_SYNC"></div>
<div id="bits-xc7v-IO_HP_TOP-OLOGIC:OFF_SR_USED"></div>
<div id="bits-xc7v-IO_HP_TOP-OLOGIC:SELFHEAL"></div>
<div id="bits-xc7v-IO_HP_TOP-OLOGIC:SERDES"></div>
<div id="bits-xc7v-IO_HP_TOP-OLOGIC:TBYTE_CTL"></div>
<div id="bits-xc7v-IO_HP_TOP-OLOGIC:TBYTE_SRC"></div>
<div id="bits-xc7v-IO_HP_TOP-OLOGIC:TFF_SR_SYNC"></div>
<div id="bits-xc7v-IO_HP_TOP-OLOGIC:TFF_SR_USED"></div>
<table class="docutils align-default prjcombine-enum">
<tr><th>IDELAY:CINVCTRL_SEL</th><th>[0, 34, 38]</th></tr>
<tr><th>IDELAY:ENABLE</th><th>[0, 33, 54]</th></tr>
<tr><th>IDELAY:HIGH_PERFORMANCE_MODE</th><th>[0, 33, 18]</th></tr>
<tr><th>IDELAY:INV.C</th><th>[0, 35, 39]</th></tr>
<tr><th>IDELAY:INV.DATAIN</th><th>[0, 34, 46]</th></tr>
<tr><th>IDELAY:INV.IDATAIN</th><th>[0, 32, 55]</th></tr>
<tr><th>IDELAY:PIPE_SEL</th><th>[0, 35, 21]</th></tr>
<tr><th>ILOGIC:BITSLIP_ENABLE</th><th>[0, 27, 20]</th></tr>
<tr><th>ILOGIC:DYN_CLKDIVP_INV_EN</th><th>[0, 26, 11]</th></tr>
<tr><th>ILOGIC:DYN_CLKDIV_INV_EN</th><th>[0, 26, 9]</th></tr>
<tr><th>ILOGIC:DYN_CLK_INV_EN</th><th>[0, 28, 0]</th></tr>
<tr><th>ILOGIC:D_EMU1</th><th>[0, 28, 62]</th></tr>
<tr><th>ILOGIC:D_EMU2</th><th>[0, 29, 61]</th></tr>
<tr><th>ILOGIC:IFF_DELAY_ENABLE</th><th>[0, 29, 11]</th></tr>
<tr><th>ILOGIC:IFF_SR_USED</th><th>[0, 26, 57]</th></tr>
<tr><th>ILOGIC:IFF_TSBYPASS_ENABLE</th><th>[0, 28, 14]</th></tr>
<tr><th>ILOGIC:INV.CLKDIV</th><th>[0, 27, 8]</th></tr>
<tr><th>ILOGIC:INV.CLKDIVP</th><th>[0, 26, 13]</th></tr>
<tr><th>ILOGIC:INV.OCLK1</th><th>[0, 29, 63]</th></tr>
<tr><th>ILOGIC:INV.OCLK2</th><th>[0, 29, 3]</th></tr>
<tr><th>ILOGIC:I_DELAY_ENABLE</th><th>[0, 28, 26]</th></tr>
<tr><th>ILOGIC:I_TSBYPASS_ENABLE</th><th>[0, 28, 24]</th></tr>
<tr><th>ILOGIC:RANK23_DLY</th><th>[0, 26, 27]</th></tr>
<tr><th>ILOGIC:SERDES</th><th>[0, 26, 25]</th></tr>
<tr><th>IOB:DCIUPDATEMODE_QUIET</th><th>[0, 38, 56]</th></tr>
<tr><th>IOB:DCI_T</th><th>[0, 39, 63]</th></tr>
<tr><th>IOB:DQS_BIAS_N</th><th>[0, 38, 36]</th></tr>
<tr><th>IOB:DQS_BIAS_P</th><th>[0, 39, 29]</th></tr>
<tr><th>IOB:INPUT_MISC</th><th>[0, 39, 5]</th></tr>
<tr><th>IOB:OUTPUT_DELAY</th><th>[0, 38, 52]</th></tr>
<tr><th>IOB:PULL_DYNAMIC</th><th>[0, 38, 6]</th></tr>
<tr><th>IOB:VR</th><th>[0, 38, 18]</th></tr>
<tr><th>ODELAY:CINVCTRL_SEL</th><th>[0, 36, 38]</th></tr>
<tr><th>ODELAY:ENABLE</th><th>[0, 35, 54]</th></tr>
<tr><th>ODELAY:HIGH_PERFORMANCE_MODE</th><th>[0, 35, 18]</th></tr>
<tr><th>ODELAY:INV.C</th><th>[0, 37, 39]</th></tr>
<tr><th>ODELAY:PIPE_SEL</th><th>[0, 37, 21]</th></tr>
<tr><th>OLOGIC:INV.CLKDIV</th><th>[0, 31, 42]</th></tr>
<tr><th>OLOGIC:INV.CLKDIVF</th><th>[0, 30, 33]</th></tr>
<tr><th>OLOGIC:INV.D1</th><th>[0, 31, 30]</th></tr>
<tr><th>OLOGIC:INV.D2</th><th>[0, 30, 25]</th></tr>
<tr><th>OLOGIC:INV.D3</th><th>[0, 30, 21]</th></tr>
<tr><th>OLOGIC:INV.D4</th><th>[0, 30, 17]</th></tr>
<tr><th>OLOGIC:INV.D5</th><th>[0, 31, 14]</th></tr>
<tr><th>OLOGIC:INV.D6</th><th>[0, 30, 13]</th></tr>
<tr><th>OLOGIC:INV.D7</th><th>[0, 30, 9]</th></tr>
<tr><th>OLOGIC:INV.D8</th><th>[0, 31, 2]</th></tr>
<tr><th>OLOGIC:MISR_ENABLE</th><th>[0, 31, 16]</th></tr>
<tr><th>OLOGIC:MISR_ENABLE_FDBK</th><th>[0, 31, 10]</th></tr>
<tr><th>OLOGIC:MISR_RESET</th><th>[0, 31, 8]</th></tr>
<tr><th>OLOGIC:OFF_SR_SYNC</th><th>[0, 33, 33]</th></tr>
<tr><th>OLOGIC:OFF_SR_USED</th><th>[0, 33, 15]</th></tr>
<tr><th>OLOGIC:SELFHEAL</th><th>[0, 30, 31]</th></tr>
<tr><th>OLOGIC:SERDES</th><th>[0, 32, 54]</th></tr>
<tr><th>OLOGIC:TBYTE_CTL</th><th>[0, 33, 47]</th></tr>
<tr><th>OLOGIC:TBYTE_SRC</th><th>[0, 33, 43]</th></tr>
<tr><th>OLOGIC:TFF_SR_SYNC</th><th>[0, 33, 55]</th></tr>
<tr><th>OLOGIC:TFF_SR_USED</th><th>[0, 32, 38]</th></tr>
<tr><td>Non-inverted</td><td>[0]</td></tr>
</table>
<div id="bits-xc7v-IO_HP_TOP-ILOGIC:DATA_WIDTH"></div>
<table class="docutils align-default prjcombine-enum">
<tr><th>ILOGIC:DATA_WIDTH</th><th>[0, 27, 18]</th><th>[0, 26, 17]</th><th>[0, 27, 16]</th><th>[0, 26, 15]</th></tr>
<tr><td>NONE</td><td>0</td><td>0</td><td>0</td><td>0</td></tr>
<tr><td>2</td><td>0</td><td>0</td><td>1</td><td>0</td></tr>
<tr><td>3</td><td>0</td><td>0</td><td>1</td><td>1</td></tr>
<tr><td>4</td><td>0</td><td>1</td><td>0</td><td>0</td></tr>
<tr><td>5</td><td>0</td><td>1</td><td>0</td><td>1</td></tr>
<tr><td>6</td><td>0</td><td>1</td><td>1</td><td>0</td></tr>
<tr><td>7</td><td>0</td><td>1</td><td>1</td><td>1</td></tr>
<tr><td>8</td><td>1</td><td>0</td><td>0</td><td>0</td></tr>
<tr><td>10</td><td>1</td><td>0</td><td>1</td><td>0</td></tr>
<tr><td>14</td><td>1</td><td>1</td><td>1</td><td>0</td></tr>
</table>
<div id="bits-xc7v-IO_HP_TOP-ILOGIC:DATA_RATE"></div>
<table class="docutils align-default prjcombine-enum">
<tr><th>ILOGIC:DATA_RATE</th><th>[0, 26, 19]</th></tr>
<tr><td>DDR</td><td>0</td></tr>
<tr><td>SDR</td><td>1</td></tr>
</table>
<div id="bits-xc7v-IO_HP_TOP-ILOGIC:SERDES_MODE"></div>
<div id="bits-xc7v-IO_HP_TOP-OLOGIC:SERDES_MODE"></div>
<table class="docutils align-default prjcombine-enum">
<tr><th>ILOGIC:SERDES_MODE</th><th>[0, 26, 21]</th></tr>
<tr><th>OLOGIC:SERDES_MODE</th><th>[0, 32, 44]</th></tr>
<tr><td>MASTER</td><td>0</td></tr>
<tr><td>SLAVE</td><td>1</td></tr>
</table>
<div id="bits-xc7v-IO_HP_TOP-ILOGIC:DDR_CLK_EDGE"></div>
<table class="docutils align-default prjcombine-enum">
<tr><th>ILOGIC:DDR_CLK_EDGE</th><th>[0, 27, 28]</th><th>[0, 26, 29]</th></tr>
<tr><td>SAME_EDGE_PIPELINED</td><td>0</td><td>0</td></tr>
<tr><td>OPPOSITE_EDGE</td><td>0</td><td>1</td></tr>
<tr><td>SAME_EDGE</td><td>1</td><td>0</td></tr>
</table>
<div id="bits-xc7v-IO_HP_TOP-ILOGIC:NUM_CE"></div>
<table class="docutils align-default prjcombine-enum">
<tr><th>ILOGIC:NUM_CE</th><th>[0, 26, 47]</th></tr>
<tr><td>1</td><td>0</td></tr>
<tr><td>2</td><td>1</td></tr>
</table>
<div id="bits-xc7v-IO_HP_TOP-ILOGIC:INTERFACE_TYPE"></div>
<table class="docutils align-default prjcombine-enum">
<tr><th>ILOGIC:INTERFACE_TYPE</th><th>[0, 27, 12]</th><th>[0, 27, 14]</th><th>[0, 27, 10]</th><th>[0, 27, 26]</th><th>[0, 27, 6]</th></tr>
<tr><td>MEMORY</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td></tr>
<tr><td>NETWORKING</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td></tr>
<tr><td>MEMORY_DDR3</td><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td></tr>
<tr><td>MEMORY_DDR3_V6</td><td>0</td><td>1</td><td>0</td><td>1</td><td>1</td></tr>
<tr><td>OVERSAMPLE</td><td>1</td><td>0</td><td>0</td><td>1</td><td>1</td></tr>
</table>
<div id="bits-xc7v-IO_HP_TOP-ILOGIC:IFF1_INIT"></div>
<div id="bits-xc7v-IO_HP_TOP-ILOGIC:IFF1_SRVAL"></div>
<div id="bits-xc7v-IO_HP_TOP-ILOGIC:IFF2_INIT"></div>
<div id="bits-xc7v-IO_HP_TOP-ILOGIC:IFF2_SRVAL"></div>
<div id="bits-xc7v-IO_HP_TOP-ILOGIC:IFF3_INIT"></div>
<div id="bits-xc7v-IO_HP_TOP-ILOGIC:IFF3_SRVAL"></div>
<div id="bits-xc7v-IO_HP_TOP-ILOGIC:IFF4_INIT"></div>
<div id="bits-xc7v-IO_HP_TOP-ILOGIC:IFF4_SRVAL"></div>
<div id="bits-xc7v-IO_HP_TOP-ILOGIC:IFF_LATCH"></div>
<div id="bits-xc7v-IO_HP_TOP-ILOGIC:INV.D"></div>
<div id="bits-xc7v-IO_HP_TOP-ODELAY:INV.ODATAIN"></div>
<div id="bits-xc7v-IO_HP_TOP-OLOGIC:INV.CLK1"></div>
<div id="bits-xc7v-IO_HP_TOP-OLOGIC:INV.CLK2"></div>
<div id="bits-xc7v-IO_HP_TOP-OLOGIC:INV.T1"></div>
<div id="bits-xc7v-IO_HP_TOP-OLOGIC:INV.T2"></div>
<div id="bits-xc7v-IO_HP_TOP-OLOGIC:INV.T3"></div>
<div id="bits-xc7v-IO_HP_TOP-OLOGIC:INV.T4"></div>
<div id="bits-xc7v-IO_HP_TOP-OLOGIC:OFF_INIT"></div>
<div id="bits-xc7v-IO_HP_TOP-OLOGIC:RANK3_USED"></div>
<div id="bits-xc7v-IO_HP_TOP-OLOGIC:TFF_INIT"></div>
<table class="docutils align-default prjcombine-enum">
<tr><th>ILOGIC:IFF1_INIT</th><th>[0, 29, 55]</th></tr>
<tr><th>ILOGIC:IFF1_SRVAL</th><th>[0, 28, 56]</th></tr>
<tr><th>ILOGIC:IFF2_INIT</th><th>[0, 29, 51]</th></tr>
<tr><th>ILOGIC:IFF2_SRVAL</th><th>[0, 28, 52]</th></tr>
<tr><th>ILOGIC:IFF3_INIT</th><th>[0, 29, 41]</th></tr>
<tr><th>ILOGIC:IFF3_SRVAL</th><th>[0, 28, 42]</th></tr>
<tr><th>ILOGIC:IFF4_INIT</th><th>[0, 29, 33]</th></tr>
<tr><th>ILOGIC:IFF4_SRVAL</th><th>[0, 28, 34]</th></tr>
<tr><th>ILOGIC:IFF_LATCH</th><th>[0, 27, 56]</th></tr>
<tr><th>ILOGIC:INV.D</th><th>[0, 28, 18]</th></tr>
<tr><th>ODELAY:INV.ODATAIN</th><th>[0, 34, 55]</th></tr>
<tr><th>OLOGIC:INV.CLK1</th><th>[0, 30, 37]</th></tr>
<tr><th>OLOGIC:INV.CLK2</th><th>[0, 30, 35]</th></tr>
<tr><th>OLOGIC:INV.T1</th><th>[0, 31, 60]</th></tr>
<tr><th>OLOGIC:INV.T2</th><th>[0, 31, 56]</th></tr>
<tr><th>OLOGIC:INV.T3</th><th>[0, 30, 51]</th></tr>
<tr><th>OLOGIC:INV.T4</th><th>[0, 31, 48]</th></tr>
<tr><th>OLOGIC:OFF_INIT</th><th>[0, 32, 30]</th></tr>
<tr><th>OLOGIC:RANK3_USED</th><th>[0, 30, 41]</th></tr>
<tr><th>OLOGIC:TFF_INIT</th><th>[0, 31, 52]</th></tr>
<tr><td>Inverted</td><td>~[0]</td></tr>
</table>
<div id="bits-xc7v-IO_HP_TOP-ILOGIC:INV.CLK"></div>
<div id="bits-xc7v-IO_HP_TOP-OLOGIC:OFF_SRVAL"></div>
<div id="bits-xc7v-IO_HP_TOP-OLOGIC:TFF_SRVAL"></div>
<table class="docutils align-default prjcombine-enum">
<tr><th>ILOGIC:INV.CLK</th><th>[0, 29, 1]</th><th>[0, 28, 4]</th><th>[0, 28, 2]</th></tr>
<tr><th>OLOGIC:OFF_SRVAL</th><th>[0, 33, 19]</th><th>[0, 32, 32]</th><th>[0, 32, 20]</th></tr>
<tr><th>OLOGIC:TFF_SRVAL</th><th>[0, 33, 45]</th><th>[0, 32, 52]</th><th>[0, 32, 46]</th></tr>
<tr><td>Inverted</td><td>~[2]</td><td>~[1]</td><td>~[0]</td></tr>
</table>
<div id="bits-xc7v-IO_HP_TOP-OLOGIC:MUX.CLKDIVF"></div>
<div id="bits-xc7v-IO_HP_TOP-OLOGIC:MUX.CLKDIVFB"></div>
<table class="docutils align-default prjcombine-enum">
<tr><th>OLOGIC:MUX.CLKDIVF</th><th>[0, 29, 6]</th><th>[0, 29, 8]</th><th>[0, 28, 9]</th><th>[0, 29, 2]</th><th>[0, 29, 4]</th><th>[0, 28, 1]</th><th>[0, 28, 3]</th></tr>
<tr><th>OLOGIC:MUX.CLKDIVFB</th><th>[0, 30, 6]</th><th>[0, 30, 8]</th><th>[0, 31, 9]</th><th>[0, 30, 2]</th><th>[0, 30, 4]</th><th>[0, 31, 1]</th><th>[0, 31, 3]</th></tr>
<tr><td>NONE</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td></tr>
<tr><td>HCLK0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>1</td></tr>
<tr><td>HCLK1</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>1</td><td>0</td></tr>
<tr><td>HCLK2</td><td>0</td><td>0</td><td>1</td><td>0</td><td>1</td><td>0</td><td>0</td></tr>
<tr><td>HCLK3</td><td>0</td><td>0</td><td>1</td><td>1</td><td>0</td><td>0</td><td>0</td></tr>
<tr><td>HCLK4</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td></tr>
<tr><td>HCLK5</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td></tr>
<tr><td>RCLK0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td></tr>
<tr><td>RCLK1</td><td>0</td><td>1</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td></tr>
<tr><td>RCLK2</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td></tr>
<tr><td>RCLK3</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td></tr>
<tr><td>CKINT</td><td>1</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td></tr>
</table>
<div id="bits-xc7v-IO_HP_TOP-ILOGIC:MUX.CLKDIVP"></div>
<table class="docutils align-default prjcombine-enum">
<tr><th>ILOGIC:MUX.CLKDIVP</th><th>[0, 29, 28]</th><th>[0, 28, 29]</th></tr>
<tr><td>NONE</td><td>0</td><td>0</td></tr>
<tr><td>CLKDIV</td><td>0</td><td>1</td></tr>
<tr><td>PHASER</td><td>1</td><td>0</td></tr>
</table>
<div id="bits-xc7v-IO_HP_TOP-IDELAY:FINEDELAY"></div>
<div id="bits-xc7v-IO_HP_TOP-ODELAY:FINEDELAY"></div>
<table class="docutils align-default prjcombine-enum">
<tr><th>IDELAY:FINEDELAY</th><th>[0, 28, 58]</th></tr>
<tr><th>ODELAY:FINEDELAY</th><th>[0, 36, 22]</th></tr>
<tr><td>BYPASS</td><td>0</td></tr>
<tr><td>ADD_DLY</td><td>1</td></tr>
</table>
<div id="bits-xc7v-IO_HP_TOP-ILOGIC:SRTYPE"></div>
<table class="docutils align-default prjcombine-enum">
<tr><th>ILOGIC:SRTYPE</th><th>[0, 28, 60]</th></tr>
<tr><td>ASYNC</td><td>0</td></tr>
<tr><td>SYNC</td><td>1</td></tr>
</table>
<div id="bits-xc7v-IO_HP_TOP-ILOGIC:MUX.CLK"></div>
<div id="bits-xc7v-IO_HP_TOP-ILOGIC:MUX.CLKB"></div>
<table class="docutils align-default prjcombine-enum">
<tr><th>ILOGIC:MUX.CLK</th><th>[0, 29, 50]</th><th>[0, 28, 51]</th><th>[0, 29, 52]</th><th>[0, 28, 47]</th><th>[0, 28, 49]</th><th>[0, 29, 46]</th><th>[0, 29, 48]</th><th>[0, 28, 53]</th><th>[0, 29, 60]</th><th>[0, 29, 62]</th><th>[0, 28, 61]</th></tr>
<tr><th>ILOGIC:MUX.CLKB</th><th>[0, 30, 50]</th><th>[0, 31, 51]</th><th>[0, 30, 52]</th><th>[0, 31, 47]</th><th>[0, 31, 49]</th><th>[0, 30, 46]</th><th>[0, 30, 48]</th><th>[0, 31, 53]</th><th>[0, 30, 60]</th><th>[0, 30, 62]</th><th>[0, 31, 61]</th></tr>
<tr><td>NONE</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td></tr>
<tr><td>PHASER_ICLK</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td></tr>
<tr><td>PHASER_OCLK</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td></tr>
<tr><td>HCLK0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>0</td><td>0</td></tr>
<tr><td>HCLK1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>1</td><td>1</td><td>0</td><td>0</td></tr>
<tr><td>HCLK2</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>1</td><td>1</td><td>0</td><td>0</td></tr>
<tr><td>HCLK3</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>1</td><td>1</td><td>0</td><td>0</td></tr>
<tr><td>HCLK4</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>1</td><td>0</td><td>0</td></tr>
<tr><td>HCLK5</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td></tr>
<tr><td>RCLK0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td></tr>
<tr><td>RCLK1</td><td>0</td><td>0</td><td>1</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td></tr>
<tr><td>RCLK2</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>1</td><td>0</td><td>0</td></tr>
<tr><td>RCLK3</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td></tr>
<tr><td>IOCLK0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td></tr>
<tr><td>IOCLK1</td><td>0</td><td>1</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td></tr>
<tr><td>IOCLK2</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>1</td><td>0</td><td>0</td></tr>
<tr><td>IOCLK3</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td></tr>
<tr><td>CKINT1</td><td>1</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td></tr>
<tr><td>CKINT0</td><td>1</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td></tr>
</table>
<div id="bits-xc7v-IO_HP_TOP-OLOGIC:MUX.CLKDIV"></div>
<table class="docutils align-default prjcombine-enum">
<tr><th>OLOGIC:MUX.CLKDIV</th><th>[0, 28, 17]</th><th>[0, 29, 16]</th></tr>
<tr><td>NONE</td><td>0</td><td>0</td></tr>
<tr><td>CLKDIVF</td><td>0</td><td>1</td></tr>
<tr><td>PHASER_OCLKDIV</td><td>1</td><td>0</td></tr>
</table>
<div id="bits-xc7v-IO_HP_TOP-ILOGIC:TSBYPASS_MUX"></div>
<table class="docutils align-default prjcombine-enum">
<tr><th>ILOGIC:TSBYPASS_MUX</th><th>[0, 29, 17]</th></tr>
<tr><td>T</td><td>0</td></tr>
<tr><td>GND</td><td>1</td></tr>
</table>
<div id="bits-xc7v-IO_HP_TOP-OLOGIC:MUX.CLK"></div>
<div id="bits-xc7v-IO_HP_TOP-OLOGIC:MUX.CLKB"></div>
<table class="docutils align-default prjcombine-enum">
<tr><th>OLOGIC:MUX.CLK</th><th>[0, 29, 34]</th><th>[0, 28, 35]</th><th>[0, 29, 38]</th><th>[0, 28, 31]</th><th>[0, 28, 33]</th><th>[0, 29, 30]</th><th>[0, 29, 32]</th><th>[0, 28, 39]</th><th>[0, 28, 43]</th><th>[0, 28, 45]</th><th>[0, 29, 44]</th></tr>
<tr><th>OLOGIC:MUX.CLKB</th><th>[0, 30, 34]</th><th>[0, 31, 35]</th><th>[0, 30, 38]</th><th>[0, 31, 31]</th><th>[0, 31, 33]</th><th>[0, 30, 30]</th><th>[0, 30, 32]</th><th>[0, 31, 39]</th><th>[0, 31, 43]</th><th>[0, 31, 45]</th><th>[0, 30, 44]</th></tr>
<tr><td>NONE</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td></tr>
<tr><td>PHASER_OCLK</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td></tr>
<tr><td>PHASER_OCLK90</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td></tr>
<tr><td>HCLK0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>1</td><td>0</td><td>0</td><td>1</td></tr>
<tr><td>HCLK1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>1</td><td>0</td><td>0</td><td>1</td></tr>
<tr><td>HCLK2</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>1</td></tr>
<tr><td>HCLK3</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>1</td></tr>
<tr><td>HCLK4</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>1</td></tr>
<tr><td>HCLK5</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td></tr>
<tr><td>RCLK0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td></tr>
<tr><td>RCLK1</td><td>0</td><td>0</td><td>1</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td></tr>
<tr><td>RCLK2</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>1</td></tr>
<tr><td>RCLK3</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td></tr>
<tr><td>IOCLK0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td></tr>
<tr><td>IOCLK1</td><td>0</td><td>1</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td></tr>
<tr><td>IOCLK2</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>1</td></tr>
<tr><td>IOCLK3</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td></tr>
<tr><td>CKINT</td><td>1</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td></tr>
</table>
<div id="bits-xc7v-IO_HP_TOP-OLOGIC:MISR_CLK_SELECT"></div>
<table class="docutils align-default prjcombine-enum">
<tr><th>OLOGIC:MISR_CLK_SELECT</th><th>[0, 30, 5]</th><th>[0, 30, 15]</th></tr>
<tr><td>NONE</td><td>0</td><td>0</td></tr>
<tr><td>CLK1</td><td>0</td><td>1</td></tr>
<tr><td>CLK2</td><td>1</td><td>0</td></tr>
</table>
<div id="bits-xc7v-IO_HP_TOP-OLOGIC:MUX.CLKDIVB"></div>
<table class="docutils align-default prjcombine-enum">
<tr><th>OLOGIC:MUX.CLKDIVB</th><th>[0, 31, 17]</th><th>[0, 30, 16]</th></tr>
<tr><td>NONE</td><td>0</td><td>0</td></tr>
<tr><td>CLKDIVFB</td><td>0</td><td>1</td></tr>
<tr><td>PHASER_OCLKDIV</td><td>1</td><td>0</td></tr>
</table>
<div id="bits-xc7v-IO_HP_TOP-OLOGIC:DATA_WIDTH"></div>
<table class="docutils align-default prjcombine-enum">
<tr><th>OLOGIC:DATA_WIDTH</th><th>[0, 31, 26]</th><th>[0, 31, 12]</th><th>[0, 30, 11]</th><th>[0, 31, 4]</th><th>[0, 30, 7]</th><th>[0, 31, 6]</th><th>[0, 30, 3]</th><th>[0, 30, 1]</th><th>[0, 31, 0]</th></tr>
<tr><td>NONE</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td></tr>
<tr><td>2</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td></tr>
<tr><td>3</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td></tr>
<tr><td>4</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td></tr>
<tr><td>5</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td></tr>
<tr><td>6</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td></tr>
<tr><td>7</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td></tr>
<tr><td>8</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td></tr>
<tr><td>10</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td></tr>
<tr><td>14</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td></tr>
</table>
<div id="bits-xc7v-IO_HP_TOP-OLOGIC:CLK_RATIO"></div>
<table class="docutils align-default prjcombine-enum">
<tr><th>OLOGIC:CLK_RATIO</th><th>[0, 30, 27]</th><th>[0, 30, 29]</th><th>[0, 31, 32]</th><th>[0, 31, 28]</th></tr>
<tr><td>NONE</td><td>0</td><td>0</td><td>0</td><td>0</td></tr>
<tr><td>2</td><td>0</td><td>0</td><td>0</td><td>1</td></tr>
<tr><td>3</td><td>0</td><td>0</td><td>1</td><td>0</td></tr>
<tr><td>4</td><td>0</td><td>0</td><td>1</td><td>1</td></tr>
<tr><td>5</td><td>0</td><td>1</td><td>0</td><td>1</td></tr>
<tr><td>7_8</td><td>1</td><td>1</td><td>0</td><td>0</td></tr>
<tr><td>6</td><td>1</td><td>1</td><td>0</td><td>1</td></tr>
</table>
<div id="bits-xc7v-IO_HP_TOP-OLOGIC:OMUX"></div>
<table class="docutils align-default prjcombine-enum">
<tr><th>OLOGIC:OMUX</th><th>[0, 33, 17]</th><th>[0, 32, 14]</th><th>[0, 32, 36]</th><th>[0, 32, 34]</th><th>[0, 32, 16]</th></tr>
<tr><td>NONE</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td></tr>
<tr><td>D1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td></tr>
<tr><td>SERDES_SDR</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td></tr>
<tr><td>DDR</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td></tr>
<tr><td>FF</td><td>0</td><td>1</td><td>0</td><td>1</td><td>0</td></tr>
<tr><td>LATCH</td><td>1</td><td>0</td><td>0</td><td>1</td><td>0</td></tr>
</table>
<div id="bits-xc7v-IO_HP_TOP-OLOGIC:TRISTATE_WIDTH"></div>
<table class="docutils align-default prjcombine-enum">
<tr><th>OLOGIC:TRISTATE_WIDTH</th><th>[0, 33, 37]</th></tr>
<tr><td>1</td><td>0</td></tr>
<tr><td>4</td><td>1</td></tr>
</table>
<div id="bits-xc7v-IO_HP_TOP-OLOGIC:TMUX"></div>
<table class="docutils align-default prjcombine-enum">
<tr><th>OLOGIC:TMUX</th><th>[0, 32, 60]</th><th>[0, 33, 59]</th><th>[0, 33, 57]</th><th>[0, 32, 58]</th><th>[0, 33, 61]</th></tr>
<tr><td>NONE</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td></tr>
<tr><td>T1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td></tr>
<tr><td>SERDES_SDR</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td></tr>
<tr><td>DDR</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td></tr>
<tr><td>FF</td><td>0</td><td>1</td><td>0</td><td>1</td><td>0</td></tr>
<tr><td>LATCH</td><td>1</td><td>0</td><td>0</td><td>1</td><td>0</td></tr>
</table>
<div id="bits-xc7v-IO_HP_TOP-IDELAY:IDELAY_TYPE"></div>
<div id="bits-xc7v-IO_HP_TOP-ODELAY:ODELAY_TYPE"></div>
<table class="docutils align-default prjcombine-enum">
<tr><th>IDELAY:IDELAY_TYPE</th><th>[0, 34, 14]</th><th>[0, 34, 8]</th></tr>
<tr><th>ODELAY:ODELAY_TYPE</th><th>[0, 36, 14]</th><th>[0, 36, 8]</th></tr>
<tr><td>FIXED</td><td>0</td><td>0</td></tr>
<tr><td>VARIABLE</td><td>0</td><td>1</td></tr>
<tr><td>VAR_LOAD</td><td>1</td><td>1</td></tr>
</table>
<div id="bits-xc7v-IO_HP_TOP-IDELAY:IDELAY_VALUE_INIT"></div>
<div id="bits-xc7v-IO_HP_TOP-IOB:NSLEW"></div>
<div id="bits-xc7v-IO_HP_TOP-IOB:PSLEW"></div>
<div id="bits-xc7v-IO_HP_TOP-ODELAY:ODELAY_VALUE_INIT"></div>
<table class="docutils align-default prjcombine-enum">
<tr><th>IDELAY:IDELAY_VALUE_INIT</th><th>[0, 35, 31]</th><th>[0, 35, 25]</th><th>[0, 35, 17]</th><th>[0, 35, 11]</th><th>[0, 35, 5]</th></tr>
<tr><th>IOB:NSLEW</th><th>[0, 38, 14]</th><th>[0, 38, 22]</th><th>[0, 38, 38]</th><th>[0, 39, 45]</th><th>[0, 38, 46]</th></tr>
<tr><th>IOB:PSLEW</th><th>[0, 39, 13]</th><th>[0, 38, 16]</th><th>[0, 38, 26]</th><th>[0, 38, 30]</th><th>[0, 38, 50]</th></tr>
<tr><th>ODELAY:ODELAY_VALUE_INIT</th><th>[0, 37, 31]</th><th>[0, 37, 25]</th><th>[0, 37, 17]</th><th>[0, 37, 11]</th><th>[0, 37, 5]</th></tr>
<tr><td>Non-inverted</td><td>[4]</td><td>[3]</td><td>[2]</td><td>[1]</td><td>[0]</td></tr>
</table>
<div id="bits-xc7v-IO_HP_TOP-IDELAY:IDELAY_VALUE_CUR"></div>
<div id="bits-xc7v-IO_HP_TOP-ODELAY:ODELAY_VALUE_CUR"></div>
<table class="docutils align-default prjcombine-enum">
<tr><th>IDELAY:IDELAY_VALUE_CUR</th><th>[0, 35, 33]</th><th>[0, 35, 27]</th><th>[0, 35, 19]</th><th>[0, 35, 13]</th><th>[0, 35, 7]</th></tr>
<tr><th>ODELAY:ODELAY_VALUE_CUR</th><th>[0, 37, 33]</th><th>[0, 37, 27]</th><th>[0, 37, 19]</th><th>[0, 37, 13]</th><th>[0, 37, 7]</th></tr>
<tr><td>Inverted</td><td>~[4]</td><td>~[3]</td><td>~[2]</td><td>~[1]</td><td>~[0]</td></tr>
</table>
<div id="bits-xc7v-IO_HP_TOP-IDELAY:DELAY_SRC"></div>
<table class="docutils align-default prjcombine-enum">
<tr><th>IDELAY:DELAY_SRC</th><th>[0, 35, 57]</th><th>[0, 34, 56]</th><th>[0, 34, 58]</th><th>[0, 35, 55]</th></tr>
<tr><td>NONE</td><td>0</td><td>0</td><td>0</td><td>0</td></tr>
<tr><td>IDATAIN</td><td>0</td><td>0</td><td>0</td><td>1</td></tr>
<tr><td>DATAIN</td><td>0</td><td>0</td><td>1</td><td>0</td></tr>
<tr><td>OFB</td><td>0</td><td>1</td><td>0</td><td>0</td></tr>
<tr><td>DELAYCHAIN_OSC</td><td>1</td><td>0</td><td>0</td><td>0</td></tr>
</table>
<div id="bits-xc7v-IO_HP_TOP-ODELAY:DELAY_SRC"></div>
<table class="docutils align-default prjcombine-enum">
<tr><th>ODELAY:DELAY_SRC</th><th>[0, 37, 57]</th><th>[0, 36, 56]</th><th>[0, 37, 55]</th></tr>
<tr><td>NONE</td><td>0</td><td>0</td><td>0</td></tr>
<tr><td>ODATAIN</td><td>0</td><td>0</td><td>1</td></tr>
<tr><td>CLKIN</td><td>0</td><td>1</td><td>0</td></tr>
<tr><td>DELAYCHAIN_OSC</td><td>1</td><td>0</td><td>0</td></tr>
</table>
<div id="bits-xc7v-IO_HP_TOP-IOB:IBUF_MODE"></div>
<table class="docutils align-default prjcombine-enum">
<tr><th>IOB:IBUF_MODE</th><th>[0, 38, 2]</th><th>[0, 39, 1]</th><th>[0, 38, 0]</th></tr>
<tr><td>OFF</td><td>0</td><td>0</td><td>0</td></tr>
<tr><td>VREF_LP</td><td>0</td><td>0</td><td>1</td></tr>
<tr><td>CMOS</td><td>0</td><td>1</td><td>1</td></tr>
<tr><td>VREF_HP</td><td>1</td><td>0</td><td>1</td></tr>
</table>
<div id="bits-xc7v-IO_HP_TOP-IOB:LVDS"></div>
<table class="docutils align-default prjcombine-enum">
<tr><th>IOB:LVDS</th><th>[0, 39, 41]</th><th>[0, 38, 54]</th><th>[0, 38, 40]</th><th>[0, 39, 37]</th><th>[0, 38, 28]</th><th>[0, 39, 25]</th><th>[0, 39, 21]</th><th>[0, 39, 15]</th><th>[0, 38, 8]</th></tr>
<tr><td>Non-inverted</td><td>[8]</td><td>[7]</td><td>[6]</td><td>[5]</td><td>[4]</td><td>[3]</td><td>[2]</td><td>[1]</td><td>[0]</td></tr>
</table>
<div id="bits-xc7v-IO_HP_TOP-IOB:PULL"></div>
<table class="docutils align-default prjcombine-enum">
<tr><th>IOB:PULL</th><th>[0, 38, 4]</th><th>[0, 38, 10]</th><th>[0, 38, 12]</th></tr>
<tr><td>PULLDOWN</td><td>0</td><td>0</td><td>0</td></tr>
<tr><td>NONE</td><td>0</td><td>0</td><td>1</td></tr>
<tr><td>PULLUP</td><td>0</td><td>1</td><td>1</td></tr>
<tr><td>KEEPER</td><td>1</td><td>0</td><td>1</td></tr>
</table>
<div id="bits-xc7v-IO_HP_TOP-IOB:OUTPUT_ENABLE"></div>
<table class="docutils align-default prjcombine-enum">
<tr><th>IOB:OUTPUT_ENABLE</th><th>[0, 38, 34]</th><th>[0, 38, 32]</th></tr>
<tr><td>Non-inverted</td><td>[1]</td><td>[0]</td></tr>
</table>
<div id="bits-xc7v-IO_HP_TOP-IOB:DCI_MODE"></div>
<table class="docutils align-default prjcombine-enum">
<tr><th>IOB:DCI_MODE</th><th>[0, 39, 53]</th><th>[0, 38, 42]</th></tr>
<tr><td>NONE</td><td>0</td><td>0</td></tr>
<tr><td>OUTPUT</td><td>0</td><td>1</td></tr>
<tr><td>OUTPUT_HALF</td><td>1</td><td>0</td></tr>
<tr><td>TERM_SPLIT</td><td>1</td><td>1</td></tr>
</table>
<div id="bits-xc7v-IO_HP_TOP-IOB:OUTPUT_MISC"></div>
<table class="docutils align-default prjcombine-enum">
<tr><th>IOB:OUTPUT_MISC</th><th>[0, 39, 19]</th><th>[0, 39, 11]</th><th>[0, 39, 57]</th><th>[0, 39, 9]</th><th>[0, 38, 60]</th><th>[0, 38, 58]</th></tr>
<tr><td>Non-inverted</td><td>[5]</td><td>[4]</td><td>[3]</td><td>[2]</td><td>[1]</td><td>[0]</td></tr>
</table>
<div id="bits-xc7v-IO_HP_TOP-IOB:DCITERMDISABLE_SEL"></div>
<div id="bits-xc7v-IO_HP_TOP-IOB:IBUFDISABLE_SEL"></div>
<table class="docutils align-default prjcombine-enum">
<tr><th>IOB:DCITERMDISABLE_SEL</th><th>[0, 38, 62]</th></tr>
<tr><th>IOB:IBUFDISABLE_SEL</th><th>[0, 39, 39]</th></tr>
<tr><td>GND</td><td>0</td></tr>
<tr><td>I</td><td>1</td></tr>
</table>
<div id="bits-xc7v-IO_HP_TOP-IOB:NDRIVE"></div>
<table class="docutils align-default prjcombine-enum">
<tr><th>IOB:NDRIVE</th><th>[0, 38, 20]</th><th>[0, 38, 24]</th><th>[0, 39, 35]</th><th>[0, 39, 47]</th><th>[0, 39, 55]</th><th>[0, 39, 27]</th><th>[0, 39, 51]</th></tr>
<tr><td>Mixed inversion</td><td>[6]</td><td>~[5]</td><td>[4]</td><td>~[3]</td><td>[2]</td><td>[1]</td><td>[0]</td></tr>
</table>
<div id="bits-xc7v-IO_HP_TOP-IOB:PDRIVE"></div>
<table class="docutils align-default prjcombine-enum">
<tr><th>IOB:PDRIVE</th><th>[0, 39, 23]</th><th>[0, 39, 33]</th><th>[0, 38, 44]</th><th>[0, 39, 49]</th><th>[0, 38, 48]</th><th>[0, 39, 31]</th><th>[0, 39, 61]</th></tr>
<tr><td>Mixed inversion</td><td>[6]</td><td>~[5]</td><td>[4]</td><td>~[3]</td><td>~[2]</td><td>[1]</td><td>[0]</td></tr>
</table>
</section>
<section id="bitstream-io-hr-pair">
<h2>Bitstream — <code class="docutils literal notranslate"><span class="pre">IO_HR_PAIR</span></code><a class="headerlink" href="#bitstream-io-hr-pair" title="Link to this heading"></a></h2>
<table class="docutils align-default prjcombine-tile">
<tr><th colspan="41">IO_HR_PAIR bittile 0</th></tr><tr><th rowspan="2">Row</th><th colspan="40">Column</th></tr><tr><th>0</th><th>1</th><th>2</th><th>3</th><th>4</th><th>5</th><th>6</th><th>7</th><th>8</th><th>9</th><th>10</th><th>11</th><th>12</th><th>13</th><th>14</th><th>15</th><th>16</th><th>17</th><th>18</th><th>19</th><th>20</th><th>21</th><th>22</th><th>23</th><th>24</th><th>25</th><th>26</th><th>27</th><th>28</th><th>29</th><th>30</th><th>31</th><th>32</th><th>33</th><th>34</th><th>35</th><th>36</th><th>37</th><th>38</th><th>39</th></tr>
<tr><td>0</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-IO_HR_PAIR-ILOGIC0:DYN_CLK_INV_EN" title="ILOGIC0:DYN_CLK_INV_EN">ILOGIC0:DYN_CLK_INV_EN</a></td><td>-</td><td>-</td><td><a href="#bits-xc7v-IO_HR_PAIR-OLOGIC0:DATA_WIDTH" title="OLOGIC0:DATA_WIDTH[0]">OLOGIC0:DATA_WIDTH[0]</a></td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-IO_HR_PAIR-IOB0:DRIVE" title="IOB0:DRIVE[0]">IOB0:DRIVE[0]</a></td><td>-</td></tr>
<tr><td>1</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-IO_HR_PAIR-OLOGIC0:MUX.CLKDIVF" title="OLOGIC0:MUX.CLKDIVF[1]">OLOGIC0:MUX.CLKDIVF[1]</a></td><td><a href="#bits-xc7v-IO_HR_PAIR-ILOGIC0:INV.CLK" title="~ILOGIC0:INV.CLK[2]">~ILOGIC0:INV.CLK[2]</a></td><td><a href="#bits-xc7v-IO_HR_PAIR-OLOGIC0:DATA_WIDTH" title="OLOGIC0:DATA_WIDTH[1]">OLOGIC0:DATA_WIDTH[1]</a></td><td><a href="#bits-xc7v-IO_HR_PAIR-OLOGIC0:MUX.CLKDIVFB" title="OLOGIC0:MUX.CLKDIVFB[1]">OLOGIC0:MUX.CLKDIVFB[1]</a></td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-IO_HR_PAIR-IOB0:DRIVE" title="IOB0:DRIVE[1]">IOB0:DRIVE[1]</a></td></tr>
<tr><td>2</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-IO_HR_PAIR-ILOGIC0:INV.CLK" title="~ILOGIC0:INV.CLK[0]">~ILOGIC0:INV.CLK[0]</a></td><td><a href="#bits-xc7v-IO_HR_PAIR-OLOGIC0:MUX.CLKDIVF" title="OLOGIC0:MUX.CLKDIVF[3]">OLOGIC0:MUX.CLKDIVF[3]</a></td><td><a href="#bits-xc7v-IO_HR_PAIR-OLOGIC0:MUX.CLKDIVFB" title="OLOGIC0:MUX.CLKDIVFB[3]">OLOGIC0:MUX.CLKDIVFB[3]</a></td><td><a href="#bits-xc7v-IO_HR_PAIR-OLOGIC0:INV.D8" title="OLOGIC0:INV.D8">OLOGIC0:INV.D8</a></td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-IO_HR_PAIR-IOB0:DRIVE" title="~IOB0:DRIVE[2]">~IOB0:DRIVE[2]</a></td><td>-</td></tr>
<tr><td>3</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-IO_HR_PAIR-OLOGIC0:MUX.CLKDIVF" title="OLOGIC0:MUX.CLKDIVF[0]">OLOGIC0:MUX.CLKDIVF[0]</a></td><td><a href="#bits-xc7v-IO_HR_PAIR-ILOGIC0:INV.OCLK2" title="ILOGIC0:INV.OCLK2">ILOGIC0:INV.OCLK2</a></td><td><a href="#bits-xc7v-IO_HR_PAIR-OLOGIC0:DATA_WIDTH" title="OLOGIC0:DATA_WIDTH[2]">OLOGIC0:DATA_WIDTH[2]</a></td><td><a href="#bits-xc7v-IO_HR_PAIR-OLOGIC0:MUX.CLKDIVFB" title="OLOGIC0:MUX.CLKDIVFB[0]">OLOGIC0:MUX.CLKDIVFB[0]</a></td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-IO_HR_PAIR-IOB0:DRIVE" title="IOB0:DRIVE[3]">IOB0:DRIVE[3]</a></td></tr>
<tr><td>4</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-IO_HR_PAIR-ILOGIC0:INV.CLK" title="~ILOGIC0:INV.CLK[1]">~ILOGIC0:INV.CLK[1]</a></td><td><a href="#bits-xc7v-IO_HR_PAIR-OLOGIC0:MUX.CLKDIVF" title="OLOGIC0:MUX.CLKDIVF[2]">OLOGIC0:MUX.CLKDIVF[2]</a></td><td><a href="#bits-xc7v-IO_HR_PAIR-OLOGIC0:MUX.CLKDIVFB" title="OLOGIC0:MUX.CLKDIVFB[2]">OLOGIC0:MUX.CLKDIVFB[2]</a></td><td><a href="#bits-xc7v-IO_HR_PAIR-OLOGIC0:DATA_WIDTH" title="OLOGIC0:DATA_WIDTH[5]">OLOGIC0:DATA_WIDTH[5]</a></td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-IO_HR_PAIR-IOB0:IN_TERM" title="IOB0:IN_TERM[0]">IOB0:IN_TERM[0]</a></td><td>-</td></tr>
<tr><td>5</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-IO_HR_PAIR-OLOGIC0:MISR_CLK_SELECT" title="OLOGIC0:MISR_CLK_SELECT[1]">OLOGIC0:MISR_CLK_SELECT[1]</a></td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-IO_HR_PAIR-IDELAY0:IDELAY_VALUE_INIT" title="IDELAY0:IDELAY_VALUE_INIT[0]">IDELAY0:IDELAY_VALUE_INIT[0]</a></td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-IO_HR_PAIR-IOB0:IN_TERM" title="IOB0:IN_TERM[2]">IOB0:IN_TERM[2]</a></td></tr>
<tr><td>6</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-IO_HR_PAIR-ILOGIC0:INTERFACE_TYPE" title="ILOGIC0:INTERFACE_TYPE[0]">ILOGIC0:INTERFACE_TYPE[0]</a></td><td>-</td><td><a href="#bits-xc7v-IO_HR_PAIR-OLOGIC0:MUX.CLKDIVF" title="OLOGIC0:MUX.CLKDIVF[6]">OLOGIC0:MUX.CLKDIVF[6]</a></td><td><a href="#bits-xc7v-IO_HR_PAIR-OLOGIC0:MUX.CLKDIVFB" title="OLOGIC0:MUX.CLKDIVFB[6]">OLOGIC0:MUX.CLKDIVFB[6]</a></td><td><a href="#bits-xc7v-IO_HR_PAIR-OLOGIC0:DATA_WIDTH" title="OLOGIC0:DATA_WIDTH[3]">OLOGIC0:DATA_WIDTH[3]</a></td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-IO_HR_PAIR-IOB0:IN_TERM" title="IOB0:IN_TERM[3]">IOB0:IN_TERM[3]</a></td><td>-</td></tr>
<tr><td>7</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-IO_HR_PAIR-ILOGIC0:INV.ZHOLD_IFF" title="ILOGIC0:INV.ZHOLD_IFF">ILOGIC0:INV.ZHOLD_IFF</a></td><td><a href="#bits-xc7v-IO_HR_PAIR-OLOGIC0:DATA_WIDTH" title="OLOGIC0:DATA_WIDTH[4]">OLOGIC0:DATA_WIDTH[4]</a></td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-IO_HR_PAIR-IDELAY0:IDELAY_VALUE_CUR" title="~IDELAY0:IDELAY_VALUE_CUR[0]">~IDELAY0:IDELAY_VALUE_CUR[0]</a></td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-IO_HR_PAIR-IOB0:IN_TERM" title="IOB0:IN_TERM[1]">IOB0:IN_TERM[1]</a></td></tr>
<tr><td>8</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-IO_HR_PAIR-ILOGIC0:INV.CLKDIV" title="ILOGIC0:INV.CLKDIV">ILOGIC0:INV.CLKDIV</a></td><td><a href="#bits-xc7v-IO_HR_PAIR-ILOGIC0:IFF_ZHOLD" title="ILOGIC0:IFF_ZHOLD">ILOGIC0:IFF_ZHOLD</a></td><td><a href="#bits-xc7v-IO_HR_PAIR-OLOGIC0:MUX.CLKDIVF" title="OLOGIC0:MUX.CLKDIVF[5]">OLOGIC0:MUX.CLKDIVF[5]</a></td><td><a href="#bits-xc7v-IO_HR_PAIR-OLOGIC0:MUX.CLKDIVFB" title="OLOGIC0:MUX.CLKDIVFB[5]">OLOGIC0:MUX.CLKDIVFB[5]</a></td><td><a href="#bits-xc7v-IO_HR_PAIR-OLOGIC0:MISR_RESET" title="OLOGIC0:MISR_RESET">OLOGIC0:MISR_RESET</a></td><td>-</td><td>-</td><td><a href="#bits-xc7v-IO_HR_PAIR-IDELAY0:IDELAY_TYPE" title="IDELAY0:IDELAY_TYPE[0]">IDELAY0:IDELAY_TYPE[0]</a></td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-IO_HR_PAIR-IOB0:DRIVE" title="~IOB0:DRIVE[4]">~IOB0:DRIVE[4]</a></td><td>-</td></tr>
<tr><td>9</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-IO_HR_PAIR-ILOGIC0:DYN_CLKDIV_INV_EN" title="ILOGIC0:DYN_CLKDIV_INV_EN">ILOGIC0:DYN_CLKDIV_INV_EN</a></td><td>-</td><td><a href="#bits-xc7v-IO_HR_PAIR-OLOGIC0:MUX.CLKDIVF" title="OLOGIC0:MUX.CLKDIVF[4]">OLOGIC0:MUX.CLKDIVF[4]</a></td><td><a href="#bits-xc7v-IO_HR_PAIR-ILOGIC0:IFFDELAY_VALUE" title="ILOGIC0:IFFDELAY_VALUE[0]">ILOGIC0:IFFDELAY_VALUE[0]</a></td><td><a href="#bits-xc7v-IO_HR_PAIR-OLOGIC0:INV.D7" title="OLOGIC0:INV.D7">OLOGIC0:INV.D7</a></td><td><a href="#bits-xc7v-IO_HR_PAIR-OLOGIC0:MUX.CLKDIVFB" title="OLOGIC0:MUX.CLKDIVFB[4]">OLOGIC0:MUX.CLKDIVFB[4]</a></td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-IO_HR_PAIR-IOB0:DRIVE" title="~IOB0:DRIVE[5]">~IOB0:DRIVE[5]</a></td></tr>
<tr><td>10</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-IO_HR_PAIR-ILOGIC0:INTERFACE_TYPE" title="ILOGIC0:INTERFACE_TYPE[2]">ILOGIC0:INTERFACE_TYPE[2]</a></td><td><a href="#bits-xc7v-IO_HR_PAIR-ILOGIC0:IDELAY_VALUE" title="ILOGIC0:IDELAY_VALUE[0]">ILOGIC0:IDELAY_VALUE[0]</a></td><td>-</td><td>-</td><td><a href="#bits-xc7v-IO_HR_PAIR-OLOGIC0:MISR_ENABLE_FDBK" title="OLOGIC0:MISR_ENABLE_FDBK">OLOGIC0:MISR_ENABLE_FDBK</a></td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-IO_HR_PAIR-IOB0:DRIVE" title="IOB0:DRIVE[6]">IOB0:DRIVE[6]</a></td><td>-</td></tr>
<tr><td>11</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-IO_HR_PAIR-ILOGIC0:DYN_CLKDIVP_INV_EN" title="ILOGIC0:DYN_CLKDIVP_INV_EN">ILOGIC0:DYN_CLKDIVP_INV_EN</a></td><td>-</td><td>-</td><td><a href="#bits-xc7v-IO_HR_PAIR-ILOGIC0:IFF_DELAY_ENABLE" title="ILOGIC0:IFF_DELAY_ENABLE">ILOGIC0:IFF_DELAY_ENABLE</a></td><td><a href="#bits-xc7v-IO_HR_PAIR-OLOGIC0:DATA_WIDTH" title="OLOGIC0:DATA_WIDTH[6]">OLOGIC0:DATA_WIDTH[6]</a></td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-IO_HR_PAIR-IDELAY0:IDELAY_VALUE_INIT" title="IDELAY0:IDELAY_VALUE_INIT[1]">IDELAY0:IDELAY_VALUE_INIT[1]</a></td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-IO_HR_PAIR-IOB0:OUTPUT_MISC" title="IOB0:OUTPUT_MISC[0]">IOB0:OUTPUT_MISC[0]</a></td></tr>
<tr><td>12</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-IO_HR_PAIR-ILOGIC0:INTERFACE_TYPE" title="ILOGIC0:INTERFACE_TYPE[4]">ILOGIC0:INTERFACE_TYPE[4]</a></td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-IO_HR_PAIR-OLOGIC0:DATA_WIDTH" title="OLOGIC0:DATA_WIDTH[7]">OLOGIC0:DATA_WIDTH[7]</a></td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-IO_HR_PAIR-IOB0:OUTPUT_MISC" title="IOB0:OUTPUT_MISC[1]">IOB0:OUTPUT_MISC[1]</a></td><td>-</td></tr>
<tr><td>13</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-IO_HR_PAIR-ILOGIC0:INV.CLKDIVP" title="ILOGIC0:INV.CLKDIVP">ILOGIC0:INV.CLKDIVP</a></td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-IO_HR_PAIR-OLOGIC0:INV.D6" title="OLOGIC0:INV.D6">OLOGIC0:INV.D6</a></td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-IO_HR_PAIR-IDELAY0:IDELAY_VALUE_CUR" title="~IDELAY0:IDELAY_VALUE_CUR[1]">~IDELAY0:IDELAY_VALUE_CUR[1]</a></td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-IO_HR_PAIR-IOB0:OUTPUT_MISC" title="IOB0:OUTPUT_MISC[2]">IOB0:OUTPUT_MISC[2]</a></td></tr>
<tr><td>14</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-IO_HR_PAIR-ILOGIC0:INTERFACE_TYPE" title="ILOGIC0:INTERFACE_TYPE[3]">ILOGIC0:INTERFACE_TYPE[3]</a></td><td><a href="#bits-xc7v-IO_HR_PAIR-ILOGIC0:IFF_TSBYPASS_ENABLE" title="ILOGIC0:IFF_TSBYPASS_ENABLE">ILOGIC0:IFF_TSBYPASS_ENABLE</a></td><td>-</td><td>-</td><td><a href="#bits-xc7v-IO_HR_PAIR-OLOGIC0:INV.D5" title="OLOGIC0:INV.D5">OLOGIC0:INV.D5</a></td><td><a href="#bits-xc7v-IO_HR_PAIR-OLOGIC0:OMUX" title="OLOGIC0:OMUX[3]">OLOGIC0:OMUX[3]</a></td><td>-</td><td><a href="#bits-xc7v-IO_HR_PAIR-IDELAY0:IDELAY_TYPE" title="IDELAY0:IDELAY_TYPE[1]">IDELAY0:IDELAY_TYPE[1]</a></td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-IO_HR_PAIR-IOB0:SLEW" title="~IOB0:SLEW[0]">~IOB0:SLEW[0]</a></td><td>-</td></tr>
<tr><td>15</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-IO_HR_PAIR-ILOGIC0:DATA_WIDTH" title="ILOGIC0:DATA_WIDTH[0]">ILOGIC0:DATA_WIDTH[0]</a></td><td>-</td><td>-</td><td><a href="#bits-xc7v-IO_HR_PAIR-ILOGIC0:IFFDELAY_VALUE" title="ILOGIC0:IFFDELAY_VALUE[1]">ILOGIC0:IFFDELAY_VALUE[1]</a></td><td><a href="#bits-xc7v-IO_HR_PAIR-OLOGIC0:MISR_CLK_SELECT" title="OLOGIC0:MISR_CLK_SELECT[0]">OLOGIC0:MISR_CLK_SELECT[0]</a></td><td>-</td><td>-</td><td><a href="#bits-xc7v-IO_HR_PAIR-OLOGIC0:OFF_SR_USED" title="OLOGIC0:OFF_SR_USED">OLOGIC0:OFF_SR_USED</a></td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-IO_HR_PAIR-IOB0:SLEW" title="IOB0:SLEW[1]">IOB0:SLEW[1]</a></td></tr>
<tr><td>16</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-IO_HR_PAIR-ILOGIC0:DATA_WIDTH" title="ILOGIC0:DATA_WIDTH[1]">ILOGIC0:DATA_WIDTH[1]</a></td><td><a href="#bits-xc7v-IO_HR_PAIR-ILOGIC0:IDELAY_VALUE" title="ILOGIC0:IDELAY_VALUE[1]">ILOGIC0:IDELAY_VALUE[1]</a></td><td><a href="#bits-xc7v-IO_HR_PAIR-OLOGIC0:MUX.CLKDIV" title="OLOGIC0:MUX.CLKDIV[0]">OLOGIC0:MUX.CLKDIV[0]</a></td><td><a href="#bits-xc7v-IO_HR_PAIR-OLOGIC0:MUX.CLKDIVB" title="OLOGIC0:MUX.CLKDIVB[0]">OLOGIC0:MUX.CLKDIVB[0]</a></td><td><a href="#bits-xc7v-IO_HR_PAIR-OLOGIC0:MISR_ENABLE" title="OLOGIC0:MISR_ENABLE">OLOGIC0:MISR_ENABLE</a></td><td><a href="#bits-xc7v-IO_HR_PAIR-OLOGIC0:OMUX" title="OLOGIC0:OMUX[0]">OLOGIC0:OMUX[0]</a></td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-IO_HR_PAIR-IOB0:SLEW" title="IOB0:SLEW[2]">IOB0:SLEW[2]</a></td><td>-</td></tr>
<tr><td>17</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-IO_HR_PAIR-ILOGIC0:DATA_WIDTH" title="ILOGIC0:DATA_WIDTH[2]">ILOGIC0:DATA_WIDTH[2]</a></td><td>-</td><td><a href="#bits-xc7v-IO_HR_PAIR-OLOGIC0:MUX.CLKDIV" title="OLOGIC0:MUX.CLKDIV[1]">OLOGIC0:MUX.CLKDIV[1]</a></td><td><a href="#bits-xc7v-IO_HR_PAIR-ILOGIC0:TSBYPASS_MUX" title="ILOGIC0:TSBYPASS_MUX">ILOGIC0:TSBYPASS_MUX</a></td><td><a href="#bits-xc7v-IO_HR_PAIR-OLOGIC0:INV.D4" title="OLOGIC0:INV.D4">OLOGIC0:INV.D4</a></td><td><a href="#bits-xc7v-IO_HR_PAIR-OLOGIC0:MUX.CLKDIVB" title="OLOGIC0:MUX.CLKDIVB[1]">OLOGIC0:MUX.CLKDIVB[1]</a></td><td>-</td><td><a href="#bits-xc7v-IO_HR_PAIR-OLOGIC0:OMUX" title="OLOGIC0:OMUX[4]">OLOGIC0:OMUX[4]</a></td><td>-</td><td><a href="#bits-xc7v-IO_HR_PAIR-IDELAY0:IDELAY_VALUE_INIT" title="IDELAY0:IDELAY_VALUE_INIT[2]">IDELAY0:IDELAY_VALUE_INIT[2]</a></td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-IO_HR_PAIR-IOB0:SLEW" title="IOB0:SLEW[3]">IOB0:SLEW[3]</a></td></tr>
<tr><td>18</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-IO_HR_PAIR-ILOGIC0:DATA_WIDTH" title="ILOGIC0:DATA_WIDTH[3]">ILOGIC0:DATA_WIDTH[3]</a></td><td><a href="#bits-xc7v-IO_HR_PAIR-ILOGIC0:INV.D" title="~ILOGIC0:INV.D">~ILOGIC0:INV.D</a></td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-IO_HR_PAIR-IDELAY0:HIGH_PERFORMANCE_MODE" title="IDELAY0:HIGH_PERFORMANCE_MODE">IDELAY0:HIGH_PERFORMANCE_MODE</a></td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-IO_HR_PAIR-IOB0:SLEW" title="IOB0:SLEW[4]">IOB0:SLEW[4]</a></td><td>-</td></tr>
<tr><td>19</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-IO_HR_PAIR-ILOGIC0:DATA_RATE" title="ILOGIC0:DATA_RATE">ILOGIC0:DATA_RATE</a></td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-IO_HR_PAIR-OLOGIC0:OFF_SRVAL" title="~OLOGIC0:OFF_SRVAL[2]">~OLOGIC0:OFF_SRVAL[2]</a></td><td>-</td><td><a href="#bits-xc7v-IO_HR_PAIR-IDELAY0:IDELAY_VALUE_CUR" title="~IDELAY0:IDELAY_VALUE_CUR[2]">~IDELAY0:IDELAY_VALUE_CUR[2]</a></td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-IO_HR_PAIR-IOB0:SLEW" title="IOB0:SLEW[5]">IOB0:SLEW[5]</a></td></tr>
<tr><td>20</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-IO_HR_PAIR-ILOGIC0:BITSLIP_ENABLE" title="ILOGIC0:BITSLIP_ENABLE">ILOGIC0:BITSLIP_ENABLE</a></td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-IO_HR_PAIR-OLOGIC0:OFF_SRVAL" title="~OLOGIC0:OFF_SRVAL[0]">~OLOGIC0:OFF_SRVAL[0]</a></td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-IO_HR_PAIR-IOB0:SLEW" title="IOB0:SLEW[6]">IOB0:SLEW[6]</a></td><td>-</td></tr>
<tr><td>21</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-IO_HR_PAIR-ILOGIC0:SERDES_MODE" title="ILOGIC0:SERDES_MODE">ILOGIC0:SERDES_MODE</a></td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-IO_HR_PAIR-OLOGIC0:INV.D3" title="OLOGIC0:INV.D3">OLOGIC0:INV.D3</a></td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-IO_HR_PAIR-IDELAY0:PIPE_SEL" title="IDELAY0:PIPE_SEL">IDELAY0:PIPE_SEL</a></td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-IO_HR_PAIR-IOB0:SLEW" title="IOB0:SLEW[7]">IOB0:SLEW[7]</a></td></tr>
<tr><td>22</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-IO_HR_PAIR-ILOGIC0:IFFDELAY_VALUE" title="ILOGIC0:IFFDELAY_VALUE[2]">ILOGIC0:IFFDELAY_VALUE[2]</a></td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-IO_HR_PAIR-IOB0:SLEW" title="IOB0:SLEW[8]">IOB0:SLEW[8]</a></td><td>-</td></tr>
<tr><td>23</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-IO_HR_PAIR-ILOGIC0:IDELAY_VALUE" title="ILOGIC0:IDELAY_VALUE[2]">ILOGIC0:IDELAY_VALUE[2]</a></td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-IO_HR_PAIR-IOB0:SLEW" title="IOB0:SLEW[9]">IOB0:SLEW[9]</a></td></tr>
<tr><td>24</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-IO_HR_PAIR-ILOGIC0:I_TSBYPASS_ENABLE" title="ILOGIC0:I_TSBYPASS_ENABLE">ILOGIC0:I_TSBYPASS_ENABLE</a></td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-IO_HR_PAIR-IOB0:LVDS_GROUP" title="IOB0:LVDS_GROUP">IOB0:LVDS_GROUP</a></td><td>-</td></tr>
<tr><td>25</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-IO_HR_PAIR-ILOGIC0:SERDES" title="ILOGIC0:SERDES">ILOGIC0:SERDES</a></td><td>-</td><td>-</td><td><a href="#bits-xc7v-IO_HR_PAIR-ILOGIC0:ZHOLD_ENABLE" title="ILOGIC0:ZHOLD_ENABLE">ILOGIC0:ZHOLD_ENABLE</a></td><td><a href="#bits-xc7v-IO_HR_PAIR-OLOGIC0:INV.D2" title="OLOGIC0:INV.D2">OLOGIC0:INV.D2</a></td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-IO_HR_PAIR-IDELAY0:IDELAY_VALUE_INIT" title="IDELAY0:IDELAY_VALUE_INIT[3]">IDELAY0:IDELAY_VALUE_INIT[3]</a></td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-IO_HR_PAIR-IOB0:LVDS" title="IOB0:LVDS[12]">IOB0:LVDS[12]</a></td></tr>
<tr><td>26</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-IO_HR_PAIR-ILOGIC0:INTERFACE_TYPE" title="ILOGIC0:INTERFACE_TYPE[1]">ILOGIC0:INTERFACE_TYPE[1]</a></td><td><a href="#bits-xc7v-IO_HR_PAIR-ILOGIC0:I_DELAY_ENABLE" title="ILOGIC0:I_DELAY_ENABLE">ILOGIC0:I_DELAY_ENABLE</a></td><td>-</td><td>-</td><td><a href="#bits-xc7v-IO_HR_PAIR-OLOGIC0:DATA_WIDTH" title="OLOGIC0:DATA_WIDTH[8]">OLOGIC0:DATA_WIDTH[8]</a></td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-IO_HR_PAIR-IOB0:LVDS" title="IOB0:LVDS[11]">IOB0:LVDS[11]</a></td><td>-</td></tr>
<tr><td>27</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-IO_HR_PAIR-ILOGIC0:RANK23_DLY" title="ILOGIC0:RANK23_DLY">ILOGIC0:RANK23_DLY</a></td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-IO_HR_PAIR-OLOGIC0:CLK_RATIO" title="OLOGIC0:CLK_RATIO[3]">OLOGIC0:CLK_RATIO[3]</a></td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-IO_HR_PAIR-IDELAY0:IDELAY_VALUE_CUR" title="~IDELAY0:IDELAY_VALUE_CUR[3]">~IDELAY0:IDELAY_VALUE_CUR[3]</a></td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-IO_HR_PAIR-IOB0:LVDS" title="IOB0:LVDS[10]">IOB0:LVDS[10]</a></td></tr>
<tr><td>28</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-IO_HR_PAIR-ILOGIC0:DDR_CLK_EDGE" title="ILOGIC0:DDR_CLK_EDGE[1]">ILOGIC0:DDR_CLK_EDGE[1]</a></td><td>-</td><td><a href="#bits-xc7v-IO_HR_PAIR-ILOGIC0:MUX.CLKDIVP" title="ILOGIC0:MUX.CLKDIVP[1]">ILOGIC0:MUX.CLKDIVP[1]</a></td><td>-</td><td><a href="#bits-xc7v-IO_HR_PAIR-OLOGIC0:CLK_RATIO" title="OLOGIC0:CLK_RATIO[0]">OLOGIC0:CLK_RATIO[0]</a></td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-IO_HR_PAIR-IOB0:LVDS" title="IOB0:LVDS[9]">IOB0:LVDS[9]</a></td><td>-</td></tr>
<tr><td>29</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-IO_HR_PAIR-ILOGIC0:DDR_CLK_EDGE" title="ILOGIC0:DDR_CLK_EDGE[0]">ILOGIC0:DDR_CLK_EDGE[0]</a></td><td>-</td><td><a href="#bits-xc7v-IO_HR_PAIR-ILOGIC0:MUX.CLKDIVP" title="ILOGIC0:MUX.CLKDIVP[0]">ILOGIC0:MUX.CLKDIVP[0]</a></td><td>-</td><td><a href="#bits-xc7v-IO_HR_PAIR-OLOGIC0:CLK_RATIO" title="OLOGIC0:CLK_RATIO[2]">OLOGIC0:CLK_RATIO[2]</a></td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-IO_HR_PAIR-IOB0:LVDS" title="IOB0:LVDS[8]">IOB0:LVDS[8]</a></td></tr>
<tr><td>30</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-IO_HR_PAIR-ILOGIC0:I_ZHOLD" title="ILOGIC0:I_ZHOLD">ILOGIC0:I_ZHOLD</a></td><td><a href="#bits-xc7v-IO_HR_PAIR-OLOGIC0:MUX.CLK" title="OLOGIC0:MUX.CLK[5]">OLOGIC0:MUX.CLK[5]</a></td><td><a href="#bits-xc7v-IO_HR_PAIR-OLOGIC0:MUX.CLKB" title="OLOGIC0:MUX.CLKB[5]">OLOGIC0:MUX.CLKB[5]</a></td><td><a href="#bits-xc7v-IO_HR_PAIR-OLOGIC0:INV.D1" title="OLOGIC0:INV.D1">OLOGIC0:INV.D1</a></td><td><a href="#bits-xc7v-IO_HR_PAIR-OLOGIC0:OFF_INIT" title="~OLOGIC0:OFF_INIT">~OLOGIC0:OFF_INIT</a></td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-IO_HR_PAIR-IOB0:LVDS" title="IOB0:LVDS[7]">IOB0:LVDS[7]</a></td><td>-</td></tr>
<tr><td>31</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-IO_HR_PAIR-OLOGIC0:MUX.CLK" title="OLOGIC0:MUX.CLK[7]">OLOGIC0:MUX.CLK[7]</a></td><td><a href="#bits-xc7v-IO_HR_PAIR-ILOGIC0:INV.ZHOLD_FABRIC" title="ILOGIC0:INV.ZHOLD_FABRIC">ILOGIC0:INV.ZHOLD_FABRIC</a></td><td><a href="#bits-xc7v-IO_HR_PAIR-OLOGIC0:SELFHEAL" title="OLOGIC0:SELFHEAL">OLOGIC0:SELFHEAL</a></td><td><a href="#bits-xc7v-IO_HR_PAIR-OLOGIC0:MUX.CLKB" title="OLOGIC0:MUX.CLKB[7]">OLOGIC0:MUX.CLKB[7]</a></td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-IO_HR_PAIR-IDELAY0:IDELAY_VALUE_INIT" title="IDELAY0:IDELAY_VALUE_INIT[4]">IDELAY0:IDELAY_VALUE_INIT[4]</a></td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-IO_HR_PAIR-IOB0:LVDS" title="IOB0:LVDS[6]">IOB0:LVDS[6]</a></td></tr>
<tr><td>32</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-IO_HR_PAIR-OLOGIC0:MUX.CLK" title="OLOGIC0:MUX.CLK[4]">OLOGIC0:MUX.CLK[4]</a></td><td><a href="#bits-xc7v-IO_HR_PAIR-OLOGIC0:MUX.CLKB" title="OLOGIC0:MUX.CLKB[4]">OLOGIC0:MUX.CLKB[4]</a></td><td><a href="#bits-xc7v-IO_HR_PAIR-OLOGIC0:CLK_RATIO" title="OLOGIC0:CLK_RATIO[1]">OLOGIC0:CLK_RATIO[1]</a></td><td><a href="#bits-xc7v-IO_HR_PAIR-OLOGIC0:OFF_SRVAL" title="~OLOGIC0:OFF_SRVAL[1]">~OLOGIC0:OFF_SRVAL[1]</a></td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-IO_HR_PAIR-IOB0:LOW_VOLTAGE" title="IOB0:LOW_VOLTAGE">IOB0:LOW_VOLTAGE</a></td><td>-</td></tr>
<tr><td>33</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-IO_HR_PAIR-OLOGIC0:MUX.CLK" title="OLOGIC0:MUX.CLK[6]">OLOGIC0:MUX.CLK[6]</a></td><td><a href="#bits-xc7v-IO_HR_PAIR-ILOGIC0:IFF4_INIT" title="~ILOGIC0:IFF4_INIT">~ILOGIC0:IFF4_INIT</a></td><td><a href="#bits-xc7v-IO_HR_PAIR-OLOGIC0:INV.CLKDIVF" title="OLOGIC0:INV.CLKDIVF">OLOGIC0:INV.CLKDIVF</a></td><td><a href="#bits-xc7v-IO_HR_PAIR-OLOGIC0:MUX.CLKB" title="OLOGIC0:MUX.CLKB[6]">OLOGIC0:MUX.CLKB[6]</a></td><td>-</td><td><a href="#bits-xc7v-IO_HR_PAIR-OLOGIC0:OFF_SR_SYNC" title="OLOGIC0:OFF_SR_SYNC">OLOGIC0:OFF_SR_SYNC</a></td><td>-</td><td><a href="#bits-xc7v-IO_HR_PAIR-IDELAY0:IDELAY_VALUE_CUR" title="~IDELAY0:IDELAY_VALUE_CUR[4]">~IDELAY0:IDELAY_VALUE_CUR[4]</a></td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-IO_HR_PAIR-IOB0:PULL" title="IOB0:PULL[0]">IOB0:PULL[0]</a></td></tr>
<tr><td>34</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-IO_HR_PAIR-ILOGIC0:IFF4_SRVAL" title="~ILOGIC0:IFF4_SRVAL">~ILOGIC0:IFF4_SRVAL</a></td><td><a href="#bits-xc7v-IO_HR_PAIR-OLOGIC0:MUX.CLK" title="OLOGIC0:MUX.CLK[10]">OLOGIC0:MUX.CLK[10]</a></td><td><a href="#bits-xc7v-IO_HR_PAIR-OLOGIC0:MUX.CLKB" title="OLOGIC0:MUX.CLKB[10]">OLOGIC0:MUX.CLKB[10]</a></td><td>-</td><td><a href="#bits-xc7v-IO_HR_PAIR-OLOGIC0:OMUX" title="OLOGIC0:OMUX[1]">OLOGIC0:OMUX[1]</a></td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-IO_HR_PAIR-IOB0:PULL" title="IOB0:PULL[1]">IOB0:PULL[1]</a></td><td>-</td></tr>
<tr><td>35</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-IO_HR_PAIR-OLOGIC0:MUX.CLK" title="OLOGIC0:MUX.CLK[9]">OLOGIC0:MUX.CLK[9]</a></td><td>-</td><td><a href="#bits-xc7v-IO_HR_PAIR-OLOGIC0:INV.CLK2" title="~OLOGIC0:INV.CLK2">~OLOGIC0:INV.CLK2</a></td><td><a href="#bits-xc7v-IO_HR_PAIR-OLOGIC0:MUX.CLKB" title="OLOGIC0:MUX.CLKB[9]">OLOGIC0:MUX.CLKB[9]</a></td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-IO_HR_PAIR-IOB0:PULL" title="IOB0:PULL[2]">IOB0:PULL[2]</a></td></tr>
<tr><td>36</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-IO_HR_PAIR-OLOGIC0:OMUX" title="OLOGIC0:OMUX[2]">OLOGIC0:OMUX[2]</a></td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-IO_HR_PAIR-IOB0:PULL_DYNAMIC" title="IOB0:PULL_DYNAMIC">IOB0:PULL_DYNAMIC</a></td><td>-</td></tr>
<tr><td>37</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-IO_HR_PAIR-ILOGIC0:IFFDELAY_VALUE" title="ILOGIC0:IFFDELAY_VALUE[3]">ILOGIC0:IFFDELAY_VALUE[3]</a></td><td><a href="#bits-xc7v-IO_HR_PAIR-OLOGIC0:INV.CLK1" title="~OLOGIC0:INV.CLK1">~OLOGIC0:INV.CLK1</a></td><td>-</td><td>-</td><td><a href="#bits-xc7v-IO_HR_PAIR-OLOGIC0:TRISTATE_WIDTH" title="OLOGIC0:TRISTATE_WIDTH">OLOGIC0:TRISTATE_WIDTH</a></td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-IO_HR_PAIR-IOB0:DQS_BIAS" title="IOB0:DQS_BIAS">IOB0:DQS_BIAS</a></td></tr>
<tr><td>38</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-IO_HR_PAIR-ILOGIC0:IDELAY_VALUE" title="ILOGIC0:IDELAY_VALUE[3]">ILOGIC0:IDELAY_VALUE[3]</a></td><td><a href="#bits-xc7v-IO_HR_PAIR-OLOGIC0:MUX.CLK" title="OLOGIC0:MUX.CLK[8]">OLOGIC0:MUX.CLK[8]</a></td><td><a href="#bits-xc7v-IO_HR_PAIR-OLOGIC0:MUX.CLKB" title="OLOGIC0:MUX.CLKB[8]">OLOGIC0:MUX.CLKB[8]</a></td><td>-</td><td><a href="#bits-xc7v-IO_HR_PAIR-OLOGIC0:TFF_SR_USED" title="OLOGIC0:TFF_SR_USED">OLOGIC0:TFF_SR_USED</a></td><td>-</td><td><a href="#bits-xc7v-IO_HR_PAIR-IDELAY0:CINVCTRL_SEL" title="IDELAY0:CINVCTRL_SEL">IDELAY0:CINVCTRL_SEL</a></td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-IO_HR_PAIR-IOB0:INTERMDISABLE_SEL" title="IOB0:INTERMDISABLE_SEL">IOB0:INTERMDISABLE_SEL</a></td><td>-</td></tr>
<tr><td>39</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-IO_HR_PAIR-OLOGIC0:MUX.CLK" title="OLOGIC0:MUX.CLK[3]">OLOGIC0:MUX.CLK[3]</a></td><td>-</td><td>-</td><td><a href="#bits-xc7v-IO_HR_PAIR-OLOGIC0:MUX.CLKB" title="OLOGIC0:MUX.CLKB[3]">OLOGIC0:MUX.CLKB[3]</a></td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-IO_HR_PAIR-IDELAY0:INV.C" title="IDELAY0:INV.C">IDELAY0:INV.C</a></td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-IO_HR_PAIR-IOB0:VREF_SYSMON" title="IOB0:VREF_SYSMON">IOB0:VREF_SYSMON</a></td></tr>
<tr><td>40</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-IO_HR_PAIR-IOB0:IBUF_MODE" title="IOB0:IBUF_MODE[0]">IOB0:IBUF_MODE[0]</a></td><td>-</td></tr>
<tr><td>41</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-IO_HR_PAIR-ILOGIC0:IFF3_INIT" title="~ILOGIC0:IFF3_INIT">~ILOGIC0:IFF3_INIT</a></td><td><a href="#bits-xc7v-IO_HR_PAIR-OLOGIC0:RANK3_USED" title="~OLOGIC0:RANK3_USED">~OLOGIC0:RANK3_USED</a></td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-IO_HR_PAIR-IOB0:IBUF_MODE" title="IOB0:IBUF_MODE[1]">IOB0:IBUF_MODE[1]</a></td></tr>
<tr><td>42</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-IO_HR_PAIR-ILOGIC0:IFF3_SRVAL" title="~ILOGIC0:IFF3_SRVAL">~ILOGIC0:IFF3_SRVAL</a></td><td>-</td><td>-</td><td><a href="#bits-xc7v-IO_HR_PAIR-OLOGIC0:INV.CLKDIV" title="OLOGIC0:INV.CLKDIV">OLOGIC0:INV.CLKDIV</a></td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-IO_HR_PAIR-IOB0:IBUF_MODE" title="IOB0:IBUF_MODE[2]">IOB0:IBUF_MODE[2]</a></td><td>-</td></tr>
<tr><td>43</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-IO_HR_PAIR-OLOGIC0:MUX.CLK" title="OLOGIC0:MUX.CLK[2]">OLOGIC0:MUX.CLK[2]</a></td><td>-</td><td>-</td><td><a href="#bits-xc7v-IO_HR_PAIR-OLOGIC0:MUX.CLKB" title="OLOGIC0:MUX.CLKB[2]">OLOGIC0:MUX.CLKB[2]</a></td><td>-</td><td><a href="#bits-xc7v-IO_HR_PAIR-OLOGIC0:TBYTE_SRC" title="OLOGIC0:TBYTE_SRC">OLOGIC0:TBYTE_SRC</a></td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-IO_HR_PAIR-IOB0:IBUF_MODE" title="IOB0:IBUF_MODE[4]">IOB0:IBUF_MODE[4]</a></td></tr>
<tr><td>44</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-IO_HR_PAIR-OLOGIC0:MUX.CLK" title="OLOGIC0:MUX.CLK[0]">OLOGIC0:MUX.CLK[0]</a></td><td><a href="#bits-xc7v-IO_HR_PAIR-OLOGIC0:MUX.CLKB" title="OLOGIC0:MUX.CLKB[0]">OLOGIC0:MUX.CLKB[0]</a></td><td>-</td><td><a href="#bits-xc7v-IO_HR_PAIR-OLOGIC0:SERDES_MODE" title="OLOGIC0:SERDES_MODE">OLOGIC0:SERDES_MODE</a></td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-IO_HR_PAIR-IOB0:IBUF_MODE" title="IOB0:IBUF_MODE[5]">IOB0:IBUF_MODE[5]</a></td><td>-</td></tr>
<tr><td>45</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-IO_HR_PAIR-OLOGIC0:MUX.CLK" title="OLOGIC0:MUX.CLK[1]">OLOGIC0:MUX.CLK[1]</a></td><td><a href="#bits-xc7v-IO_HR_PAIR-ILOGIC0:IFFDELAY_VALUE" title="ILOGIC0:IFFDELAY_VALUE[4]">ILOGIC0:IFFDELAY_VALUE[4]</a></td><td>-</td><td><a href="#bits-xc7v-IO_HR_PAIR-OLOGIC0:MUX.CLKB" title="OLOGIC0:MUX.CLKB[1]">OLOGIC0:MUX.CLKB[1]</a></td><td>-</td><td><a href="#bits-xc7v-IO_HR_PAIR-OLOGIC0:TFF_SRVAL" title="~OLOGIC0:TFF_SRVAL[2]">~OLOGIC0:TFF_SRVAL[2]</a></td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-IO_HR_PAIR-IOB0:IBUFDISABLE_SEL" title="IOB0:IBUFDISABLE_SEL">IOB0:IBUFDISABLE_SEL</a></td></tr>
<tr><td>46</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-IO_HR_PAIR-ILOGIC0:IDELAY_VALUE" title="ILOGIC0:IDELAY_VALUE[4]">ILOGIC0:IDELAY_VALUE[4]</a></td><td><a href="#bits-xc7v-IO_HR_PAIR-ILOGIC0:MUX.CLK" title="ILOGIC0:MUX.CLK[5]">ILOGIC0:MUX.CLK[5]</a></td><td><a href="#bits-xc7v-IO_HR_PAIR-ILOGIC0:MUX.CLKB" title="ILOGIC0:MUX.CLKB[5]">ILOGIC0:MUX.CLKB[5]</a></td><td>-</td><td><a href="#bits-xc7v-IO_HR_PAIR-OLOGIC0:TFF_SRVAL" title="~OLOGIC0:TFF_SRVAL[0]">~OLOGIC0:TFF_SRVAL[0]</a></td><td>-</td><td><a href="#bits-xc7v-IO_HR_PAIR-IDELAY0:INV.DATAIN" title="IDELAY0:INV.DATAIN">IDELAY0:INV.DATAIN</a></td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-IO_HR_PAIR-IOB0:IBUF_MODE" title="IOB0:IBUF_MODE[3]">IOB0:IBUF_MODE[3]</a></td><td>-</td></tr>
<tr><td>47</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-IO_HR_PAIR-ILOGIC0:NUM_CE" title="ILOGIC0:NUM_CE">ILOGIC0:NUM_CE</a></td><td>-</td><td><a href="#bits-xc7v-IO_HR_PAIR-ILOGIC0:MUX.CLK" title="ILOGIC0:MUX.CLK[7]">ILOGIC0:MUX.CLK[7]</a></td><td>-</td><td>-</td><td><a href="#bits-xc7v-IO_HR_PAIR-ILOGIC0:MUX.CLKB" title="ILOGIC0:MUX.CLKB[7]">ILOGIC0:MUX.CLKB[7]</a></td><td>-</td><td><a href="#bits-xc7v-IO_HR_PAIR-OLOGIC0:TBYTE_CTL" title="OLOGIC0:TBYTE_CTL">OLOGIC0:TBYTE_CTL</a></td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-IO_HR_PAIR-IOB0:INPUT_MISC" title="IOB0:INPUT_MISC">IOB0:INPUT_MISC</a></td></tr>
<tr><td>48</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-IO_HR_PAIR-ILOGIC0:MUX.CLK" title="ILOGIC0:MUX.CLK[4]">ILOGIC0:MUX.CLK[4]</a></td><td><a href="#bits-xc7v-IO_HR_PAIR-ILOGIC0:MUX.CLKB" title="ILOGIC0:MUX.CLKB[4]">ILOGIC0:MUX.CLKB[4]</a></td><td><a href="#bits-xc7v-IO_HR_PAIR-OLOGIC0:INV.T4" title="~OLOGIC0:INV.T4">~OLOGIC0:INV.T4</a></td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-IO_HR_PAIR-IOB0:LVDS" title="IOB0:LVDS[5]">IOB0:LVDS[5]</a></td><td>-</td></tr>
<tr><td>49</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-IO_HR_PAIR-ILOGIC0:MUX.CLK" title="ILOGIC0:MUX.CLK[6]">ILOGIC0:MUX.CLK[6]</a></td><td>-</td><td>-</td><td><a href="#bits-xc7v-IO_HR_PAIR-ILOGIC0:MUX.CLKB" title="ILOGIC0:MUX.CLKB[6]">ILOGIC0:MUX.CLKB[6]</a></td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-IO_HR_PAIR-IOB0:LVDS" title="IOB0:LVDS[4]">IOB0:LVDS[4]</a></td></tr>
<tr><td>50</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-IO_HR_PAIR-ILOGIC0:MUX.CLK" title="ILOGIC0:MUX.CLK[10]">ILOGIC0:MUX.CLK[10]</a></td><td><a href="#bits-xc7v-IO_HR_PAIR-ILOGIC0:MUX.CLKB" title="ILOGIC0:MUX.CLKB[10]">ILOGIC0:MUX.CLKB[10]</a></td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-IO_HR_PAIR-IOB0:LVDS" title="IOB0:LVDS[3]">IOB0:LVDS[3]</a></td><td>-</td></tr>
<tr><td>51</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-IO_HR_PAIR-ILOGIC0:MUX.CLK" title="ILOGIC0:MUX.CLK[9]">ILOGIC0:MUX.CLK[9]</a></td><td><a href="#bits-xc7v-IO_HR_PAIR-ILOGIC0:IFF2_INIT" title="~ILOGIC0:IFF2_INIT">~ILOGIC0:IFF2_INIT</a></td><td><a href="#bits-xc7v-IO_HR_PAIR-OLOGIC0:INV.T3" title="~OLOGIC0:INV.T3">~OLOGIC0:INV.T3</a></td><td><a href="#bits-xc7v-IO_HR_PAIR-ILOGIC0:MUX.CLKB" title="ILOGIC0:MUX.CLKB[9]">ILOGIC0:MUX.CLKB[9]</a></td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-IO_HR_PAIR-IOB0:LVDS" title="IOB0:LVDS[2]">IOB0:LVDS[2]</a></td></tr>
<tr><td>52</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-IO_HR_PAIR-ILOGIC0:IFF2_SRVAL" title="~ILOGIC0:IFF2_SRVAL">~ILOGIC0:IFF2_SRVAL</a></td><td><a href="#bits-xc7v-IO_HR_PAIR-ILOGIC0:MUX.CLK" title="ILOGIC0:MUX.CLK[8]">ILOGIC0:MUX.CLK[8]</a></td><td><a href="#bits-xc7v-IO_HR_PAIR-ILOGIC0:MUX.CLKB" title="ILOGIC0:MUX.CLKB[8]">ILOGIC0:MUX.CLKB[8]</a></td><td><a href="#bits-xc7v-IO_HR_PAIR-OLOGIC0:TFF_INIT" title="~OLOGIC0:TFF_INIT">~OLOGIC0:TFF_INIT</a></td><td><a href="#bits-xc7v-IO_HR_PAIR-OLOGIC0:TFF_SRVAL" title="~OLOGIC0:TFF_SRVAL[1]">~OLOGIC0:TFF_SRVAL[1]</a></td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-IO_HR_PAIR-IOB0:LVDS" title="IOB0:LVDS[1]">IOB0:LVDS[1]</a></td><td>-</td></tr>
<tr><td>53</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-IO_HR_PAIR-ILOGIC0:MUX.CLK" title="ILOGIC0:MUX.CLK[3]">ILOGIC0:MUX.CLK[3]</a></td><td>-</td><td>-</td><td><a href="#bits-xc7v-IO_HR_PAIR-ILOGIC0:MUX.CLKB" title="ILOGIC0:MUX.CLKB[3]">ILOGIC0:MUX.CLKB[3]</a></td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-IO_HR_PAIR-IOB0:LVDS" title="IOB0:LVDS[0]">IOB0:LVDS[0]</a></td></tr>
<tr><td>54</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-IO_HR_PAIR-OLOGIC0:SERDES" title="OLOGIC0:SERDES">OLOGIC0:SERDES</a></td><td><a href="#bits-xc7v-IO_HR_PAIR-IDELAY0:ENABLE" title="IDELAY0:ENABLE">IDELAY0:ENABLE</a></td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td></tr>
<tr><td>55</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-IO_HR_PAIR-ILOGIC0:IFF1_INIT" title="~ILOGIC0:IFF1_INIT">~ILOGIC0:IFF1_INIT</a></td><td>-</td><td>-</td><td><a href="#bits-xc7v-IO_HR_PAIR-IDELAY0:INV.IDATAIN" title="IDELAY0:INV.IDATAIN">IDELAY0:INV.IDATAIN</a></td><td><a href="#bits-xc7v-IO_HR_PAIR-OLOGIC0:TFF_SR_SYNC" title="OLOGIC0:TFF_SR_SYNC">OLOGIC0:TFF_SR_SYNC</a></td><td>-</td><td><a href="#bits-xc7v-IO_HR_PAIR-IDELAY0:DELAY_SRC" title="IDELAY0:DELAY_SRC[0]">IDELAY0:DELAY_SRC[0]</a></td><td>-</td><td>-</td><td>-</td><td>-</td></tr>
<tr><td>56</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-IO_HR_PAIR-ILOGIC0:IFF_LATCH" title="~ILOGIC0:IFF_LATCH">~ILOGIC0:IFF_LATCH</a></td><td><a href="#bits-xc7v-IO_HR_PAIR-ILOGIC0:IFF1_SRVAL" title="~ILOGIC0:IFF1_SRVAL">~ILOGIC0:IFF1_SRVAL</a></td><td>-</td><td>-</td><td><a href="#bits-xc7v-IO_HR_PAIR-OLOGIC0:INV.T2" title="~OLOGIC0:INV.T2">~OLOGIC0:INV.T2</a></td><td>-</td><td>-</td><td><a href="#bits-xc7v-IO_HR_PAIR-IDELAY0:DELAY_SRC" title="IDELAY0:DELAY_SRC[2]">IDELAY0:DELAY_SRC[2]</a></td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td></tr>
<tr><td>57</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-IO_HR_PAIR-ILOGIC0:IFF_SR_USED" title="ILOGIC0:IFF_SR_USED">ILOGIC0:IFF_SR_USED</a></td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-IO_HR_PAIR-OLOGIC0:TMUX" title="OLOGIC0:TMUX[2]">OLOGIC0:TMUX[2]</a></td><td>-</td><td><a href="#bits-xc7v-IO_HR_PAIR-IDELAY0:DELAY_SRC" title="IDELAY0:DELAY_SRC[3]">IDELAY0:DELAY_SRC[3]</a></td><td>-</td><td>-</td><td>-</td><td>-</td></tr>
<tr><td>58</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-IO_HR_PAIR-OLOGIC0:TMUX" title="OLOGIC0:TMUX[1]">OLOGIC0:TMUX[1]</a></td><td>-</td><td><a href="#bits-xc7v-IO_HR_PAIR-IDELAY0:DELAY_SRC" title="IDELAY0:DELAY_SRC[1]">IDELAY0:DELAY_SRC[1]</a></td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td></tr>
<tr><td>59</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-IO_HR_PAIR-OLOGIC0:TMUX" title="OLOGIC0:TMUX[3]">OLOGIC0:TMUX[3]</a></td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-IO_HR_PAIR-IOB0:OMUX" title="IOB0:OMUX[0]">IOB0:OMUX[0]</a></td></tr>
<tr><td>60</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-IO_HR_PAIR-ILOGIC0:SRTYPE" title="ILOGIC0:SRTYPE">ILOGIC0:SRTYPE</a></td><td><a href="#bits-xc7v-IO_HR_PAIR-ILOGIC0:MUX.CLK" title="ILOGIC0:MUX.CLK[2]">ILOGIC0:MUX.CLK[2]</a></td><td><a href="#bits-xc7v-IO_HR_PAIR-ILOGIC0:MUX.CLKB" title="ILOGIC0:MUX.CLKB[2]">ILOGIC0:MUX.CLKB[2]</a></td><td><a href="#bits-xc7v-IO_HR_PAIR-OLOGIC0:INV.T1" title="~OLOGIC0:INV.T1">~OLOGIC0:INV.T1</a></td><td><a href="#bits-xc7v-IO_HR_PAIR-OLOGIC0:TMUX" title="OLOGIC0:TMUX[4]">OLOGIC0:TMUX[4]</a></td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-IO_HR_PAIR-IOB0:OUTPUT_MISC_B" title="IOB0:OUTPUT_MISC_B">IOB0:OUTPUT_MISC_B</a></td><td>-</td></tr>
<tr><td>61</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-IO_HR_PAIR-ILOGIC0:MUX.CLK" title="ILOGIC0:MUX.CLK[0]">ILOGIC0:MUX.CLK[0]</a></td><td><a href="#bits-xc7v-IO_HR_PAIR-ILOGIC0:D_EMU2" title="ILOGIC0:D_EMU2">ILOGIC0:D_EMU2</a></td><td>-</td><td><a href="#bits-xc7v-IO_HR_PAIR-ILOGIC0:MUX.CLKB" title="ILOGIC0:MUX.CLKB[0]">ILOGIC0:MUX.CLKB[0]</a></td><td>-</td><td><a href="#bits-xc7v-IO_HR_PAIR-OLOGIC0:TMUX" title="OLOGIC0:TMUX[0]">OLOGIC0:TMUX[0]</a></td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-IO_HR_PAIR-IOB0:OMUX" title="IOB0:OMUX[1]">IOB0:OMUX[1]</a></td></tr>
<tr><td>62</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-IO_HR_PAIR-ILOGIC0:D_EMU1" title="ILOGIC0:D_EMU1">ILOGIC0:D_EMU1</a></td><td><a href="#bits-xc7v-IO_HR_PAIR-ILOGIC0:MUX.CLK" title="ILOGIC0:MUX.CLK[1]">ILOGIC0:MUX.CLK[1]</a></td><td><a href="#bits-xc7v-IO_HR_PAIR-ILOGIC0:MUX.CLKB" title="ILOGIC0:MUX.CLKB[1]">ILOGIC0:MUX.CLKB[1]</a></td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-IO_HR_PAIR-IOB0:OUTPUT_ENABLE" title="IOB0:OUTPUT_ENABLE[0]">IOB0:OUTPUT_ENABLE[0]</a></td><td>-</td></tr>
<tr><td>63</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-IO_HR_PAIR-ILOGIC0:INV.OCLK1" title="ILOGIC0:INV.OCLK1">ILOGIC0:INV.OCLK1</a></td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-IO_HR_PAIR-IOB0:OUTPUT_ENABLE" title="IOB0:OUTPUT_ENABLE[1]">IOB0:OUTPUT_ENABLE[1]</a></td></tr>
</table>
<table class="docutils align-default prjcombine-tile">
<tr><th colspan="41">IO_HR_PAIR bittile 1</th></tr><tr><th rowspan="2">Row</th><th colspan="40">Column</th></tr><tr><th>0</th><th>1</th><th>2</th><th>3</th><th>4</th><th>5</th><th>6</th><th>7</th><th>8</th><th>9</th><th>10</th><th>11</th><th>12</th><th>13</th><th>14</th><th>15</th><th>16</th><th>17</th><th>18</th><th>19</th><th>20</th><th>21</th><th>22</th><th>23</th><th>24</th><th>25</th><th>26</th><th>27</th><th>28</th><th>29</th><th>30</th><th>31</th><th>32</th><th>33</th><th>34</th><th>35</th><th>36</th><th>37</th><th>38</th><th>39</th></tr>
<tr><td>0</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-IO_HR_PAIR-ILOGIC1:INV.OCLK1" title="ILOGIC1:INV.OCLK1">ILOGIC1:INV.OCLK1</a></td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-IO_HR_PAIR-IOB1:OUTPUT_ENABLE" title="IOB1:OUTPUT_ENABLE[1]">IOB1:OUTPUT_ENABLE[1]</a></td><td>-</td></tr>
<tr><td>1</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-IO_HR_PAIR-ILOGIC1:MUX.CLK" title="ILOGIC1:MUX.CLK[1]">ILOGIC1:MUX.CLK[1]</a></td><td><a href="#bits-xc7v-IO_HR_PAIR-ILOGIC1:D_EMU1" title="ILOGIC1:D_EMU1">ILOGIC1:D_EMU1</a></td><td>-</td><td><a href="#bits-xc7v-IO_HR_PAIR-ILOGIC1:MUX.CLKB" title="ILOGIC1:MUX.CLKB[1]">ILOGIC1:MUX.CLKB[1]</a></td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-IO_HR_PAIR-IOB1:OUTPUT_ENABLE" title="IOB1:OUTPUT_ENABLE[0]">IOB1:OUTPUT_ENABLE[0]</a></td></tr>
<tr><td>2</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-IO_HR_PAIR-ILOGIC1:D_EMU2" title="ILOGIC1:D_EMU2">ILOGIC1:D_EMU2</a></td><td><a href="#bits-xc7v-IO_HR_PAIR-ILOGIC1:MUX.CLK" title="ILOGIC1:MUX.CLK[0]">ILOGIC1:MUX.CLK[0]</a></td><td><a href="#bits-xc7v-IO_HR_PAIR-ILOGIC1:MUX.CLKB" title="ILOGIC1:MUX.CLKB[0]">ILOGIC1:MUX.CLKB[0]</a></td><td>-</td><td><a href="#bits-xc7v-IO_HR_PAIR-OLOGIC1:TMUX" title="OLOGIC1:TMUX[0]">OLOGIC1:TMUX[0]</a></td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td></tr>
<tr><td>3</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-IO_HR_PAIR-ILOGIC1:MUX.CLK" title="ILOGIC1:MUX.CLK[2]">ILOGIC1:MUX.CLK[2]</a></td><td><a href="#bits-xc7v-IO_HR_PAIR-ILOGIC1:SRTYPE" title="ILOGIC1:SRTYPE">ILOGIC1:SRTYPE</a></td><td><a href="#bits-xc7v-IO_HR_PAIR-OLOGIC1:INV.T1" title="~OLOGIC1:INV.T1">~OLOGIC1:INV.T1</a></td><td><a href="#bits-xc7v-IO_HR_PAIR-ILOGIC1:MUX.CLKB" title="ILOGIC1:MUX.CLKB[2]">ILOGIC1:MUX.CLKB[2]</a></td><td>-</td><td><a href="#bits-xc7v-IO_HR_PAIR-OLOGIC1:TMUX" title="OLOGIC1:TMUX[4]">OLOGIC1:TMUX[4]</a></td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-IO_HR_PAIR-IOB1:OUTPUT_MISC_B" title="IOB1:OUTPUT_MISC_B">IOB1:OUTPUT_MISC_B</a></td></tr>
<tr><td>4</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-IO_HR_PAIR-OLOGIC1:TMUX" title="OLOGIC1:TMUX[3]">OLOGIC1:TMUX[3]</a></td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td></tr>
<tr><td>5</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-IO_HR_PAIR-OLOGIC1:TMUX" title="OLOGIC1:TMUX[1]">OLOGIC1:TMUX[1]</a></td><td>-</td><td><a href="#bits-xc7v-IO_HR_PAIR-IDELAY1:DELAY_SRC" title="IDELAY1:DELAY_SRC[1]">IDELAY1:DELAY_SRC[1]</a></td><td>-</td><td>-</td><td>-</td><td>-</td></tr>
<tr><td>6</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-IO_HR_PAIR-ILOGIC1:IFF_SR_USED" title="ILOGIC1:IFF_SR_USED">ILOGIC1:IFF_SR_USED</a></td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-IO_HR_PAIR-OLOGIC1:TMUX" title="OLOGIC1:TMUX[2]">OLOGIC1:TMUX[2]</a></td><td>-</td><td><a href="#bits-xc7v-IO_HR_PAIR-IDELAY1:DELAY_SRC" title="IDELAY1:DELAY_SRC[3]">IDELAY1:DELAY_SRC[3]</a></td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td></tr>
<tr><td>7</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-IO_HR_PAIR-ILOGIC1:IFF_LATCH" title="~ILOGIC1:IFF_LATCH">~ILOGIC1:IFF_LATCH</a></td><td>-</td><td>-</td><td><a href="#bits-xc7v-IO_HR_PAIR-ILOGIC1:IFF1_SRVAL" title="~ILOGIC1:IFF1_SRVAL">~ILOGIC1:IFF1_SRVAL</a></td><td><a href="#bits-xc7v-IO_HR_PAIR-OLOGIC1:INV.T2" title="~OLOGIC1:INV.T2">~OLOGIC1:INV.T2</a></td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-IO_HR_PAIR-IDELAY1:DELAY_SRC" title="IDELAY1:DELAY_SRC[2]">IDELAY1:DELAY_SRC[2]</a></td><td>-</td><td>-</td><td>-</td><td>-</td></tr>
<tr><td>8</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-IO_HR_PAIR-ILOGIC1:IFF1_INIT" title="~ILOGIC1:IFF1_INIT">~ILOGIC1:IFF1_INIT</a></td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-IO_HR_PAIR-OLOGIC1:TFF_SR_SYNC" title="OLOGIC1:TFF_SR_SYNC">OLOGIC1:TFF_SR_SYNC</a></td><td><a href="#bits-xc7v-IO_HR_PAIR-IDELAY1:INV.IDATAIN" title="IDELAY1:INV.IDATAIN">IDELAY1:INV.IDATAIN</a></td><td><a href="#bits-xc7v-IO_HR_PAIR-IDELAY1:DELAY_SRC" title="IDELAY1:DELAY_SRC[0]">IDELAY1:DELAY_SRC[0]</a></td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td></tr>
<tr><td>9</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-IO_HR_PAIR-IDELAY1:ENABLE" title="IDELAY1:ENABLE">IDELAY1:ENABLE</a></td><td><a href="#bits-xc7v-IO_HR_PAIR-OLOGIC1:SERDES" title="OLOGIC1:SERDES">OLOGIC1:SERDES</a></td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td></tr>
<tr><td>10</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-IO_HR_PAIR-ILOGIC1:MUX.CLK" title="ILOGIC1:MUX.CLK[3]">ILOGIC1:MUX.CLK[3]</a></td><td><a href="#bits-xc7v-IO_HR_PAIR-ILOGIC1:MUX.CLKB" title="ILOGIC1:MUX.CLKB[3]">ILOGIC1:MUX.CLKB[3]</a></td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-IO_HR_PAIR-IOB1:LVDS" title="IOB1:LVDS[0]">IOB1:LVDS[0]</a></td><td>-</td></tr>
<tr><td>11</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-IO_HR_PAIR-ILOGIC1:MUX.CLK" title="ILOGIC1:MUX.CLK[8]">ILOGIC1:MUX.CLK[8]</a></td><td><a href="#bits-xc7v-IO_HR_PAIR-ILOGIC1:IFF2_SRVAL" title="~ILOGIC1:IFF2_SRVAL">~ILOGIC1:IFF2_SRVAL</a></td><td><a href="#bits-xc7v-IO_HR_PAIR-OLOGIC1:TFF_INIT" title="~OLOGIC1:TFF_INIT">~OLOGIC1:TFF_INIT</a></td><td><a href="#bits-xc7v-IO_HR_PAIR-ILOGIC1:MUX.CLKB" title="ILOGIC1:MUX.CLKB[8]">ILOGIC1:MUX.CLKB[8]</a></td><td>-</td><td><a href="#bits-xc7v-IO_HR_PAIR-OLOGIC1:TFF_SRVAL" title="~OLOGIC1:TFF_SRVAL[1]">~OLOGIC1:TFF_SRVAL[1]</a></td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-IO_HR_PAIR-IOB1:LVDS" title="IOB1:LVDS[1]">IOB1:LVDS[1]</a></td></tr>
<tr><td>12</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-IO_HR_PAIR-ILOGIC1:IFF2_INIT" title="~ILOGIC1:IFF2_INIT">~ILOGIC1:IFF2_INIT</a></td><td><a href="#bits-xc7v-IO_HR_PAIR-ILOGIC1:MUX.CLK" title="ILOGIC1:MUX.CLK[9]">ILOGIC1:MUX.CLK[9]</a></td><td><a href="#bits-xc7v-IO_HR_PAIR-ILOGIC1:MUX.CLKB" title="ILOGIC1:MUX.CLKB[9]">ILOGIC1:MUX.CLKB[9]</a></td><td><a href="#bits-xc7v-IO_HR_PAIR-OLOGIC1:INV.T3" title="~OLOGIC1:INV.T3">~OLOGIC1:INV.T3</a></td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-IO_HR_PAIR-IOB1:LVDS" title="IOB1:LVDS[2]">IOB1:LVDS[2]</a></td><td>-</td></tr>
<tr><td>13</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-IO_HR_PAIR-ILOGIC1:MUX.CLK" title="ILOGIC1:MUX.CLK[10]">ILOGIC1:MUX.CLK[10]</a></td><td>-</td><td>-</td><td><a href="#bits-xc7v-IO_HR_PAIR-ILOGIC1:MUX.CLKB" title="ILOGIC1:MUX.CLKB[10]">ILOGIC1:MUX.CLKB[10]</a></td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-IO_HR_PAIR-IOB1:LVDS" title="IOB1:LVDS[3]">IOB1:LVDS[3]</a></td></tr>
<tr><td>14</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-IO_HR_PAIR-ILOGIC1:MUX.CLK" title="ILOGIC1:MUX.CLK[6]">ILOGIC1:MUX.CLK[6]</a></td><td><a href="#bits-xc7v-IO_HR_PAIR-ILOGIC1:MUX.CLKB" title="ILOGIC1:MUX.CLKB[6]">ILOGIC1:MUX.CLKB[6]</a></td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-IO_HR_PAIR-IOB1:LVDS" title="IOB1:LVDS[4]">IOB1:LVDS[4]</a></td><td>-</td></tr>
<tr><td>15</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-IO_HR_PAIR-ILOGIC1:MUX.CLK" title="ILOGIC1:MUX.CLK[4]">ILOGIC1:MUX.CLK[4]</a></td><td>-</td><td><a href="#bits-xc7v-IO_HR_PAIR-OLOGIC1:INV.T4" title="~OLOGIC1:INV.T4">~OLOGIC1:INV.T4</a></td><td><a href="#bits-xc7v-IO_HR_PAIR-ILOGIC1:MUX.CLKB" title="ILOGIC1:MUX.CLKB[4]">ILOGIC1:MUX.CLKB[4]</a></td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-IO_HR_PAIR-IOB1:LVDS" title="IOB1:LVDS[5]">IOB1:LVDS[5]</a></td></tr>
<tr><td>16</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-IO_HR_PAIR-ILOGIC1:NUM_CE" title="ILOGIC1:NUM_CE">ILOGIC1:NUM_CE</a></td><td>-</td><td><a href="#bits-xc7v-IO_HR_PAIR-ILOGIC1:MUX.CLK" title="ILOGIC1:MUX.CLK[7]">ILOGIC1:MUX.CLK[7]</a></td><td><a href="#bits-xc7v-IO_HR_PAIR-ILOGIC1:MUX.CLKB" title="ILOGIC1:MUX.CLKB[7]">ILOGIC1:MUX.CLKB[7]</a></td><td>-</td><td><a href="#bits-xc7v-IO_HR_PAIR-OLOGIC1:TBYTE_CTL" title="OLOGIC1:TBYTE_CTL">OLOGIC1:TBYTE_CTL</a></td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-IO_HR_PAIR-IOB1:INPUT_MISC" title="IOB1:INPUT_MISC">IOB1:INPUT_MISC</a></td><td>-</td></tr>
<tr><td>17</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-IO_HR_PAIR-ILOGIC1:MUX.CLK" title="ILOGIC1:MUX.CLK[5]">ILOGIC1:MUX.CLK[5]</a></td><td><a href="#bits-xc7v-IO_HR_PAIR-ILOGIC1:IDELAY_VALUE" title="ILOGIC1:IDELAY_VALUE[4]">ILOGIC1:IDELAY_VALUE[4]</a></td><td>-</td><td><a href="#bits-xc7v-IO_HR_PAIR-ILOGIC1:MUX.CLKB" title="ILOGIC1:MUX.CLKB[5]">ILOGIC1:MUX.CLKB[5]</a></td><td>-</td><td><a href="#bits-xc7v-IO_HR_PAIR-OLOGIC1:TFF_SRVAL" title="~OLOGIC1:TFF_SRVAL[2]">~OLOGIC1:TFF_SRVAL[2]</a></td><td>-</td><td><a href="#bits-xc7v-IO_HR_PAIR-IDELAY1:INV.DATAIN" title="IDELAY1:INV.DATAIN">IDELAY1:INV.DATAIN</a></td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-IO_HR_PAIR-IOB1:IBUF_MODE" title="IOB1:IBUF_MODE[3]">IOB1:IBUF_MODE[3]</a></td></tr>
<tr><td>18</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-IO_HR_PAIR-ILOGIC1:IFFDELAY_VALUE" title="ILOGIC1:IFFDELAY_VALUE[4]">ILOGIC1:IFFDELAY_VALUE[4]</a></td><td><a href="#bits-xc7v-IO_HR_PAIR-OLOGIC1:MUX.CLK" title="OLOGIC1:MUX.CLK[1]">OLOGIC1:MUX.CLK[1]</a></td><td><a href="#bits-xc7v-IO_HR_PAIR-OLOGIC1:MUX.CLKB" title="OLOGIC1:MUX.CLKB[1]">OLOGIC1:MUX.CLKB[1]</a></td><td>-</td><td><a href="#bits-xc7v-IO_HR_PAIR-OLOGIC1:TFF_SRVAL" title="~OLOGIC1:TFF_SRVAL[0]">~OLOGIC1:TFF_SRVAL[0]</a></td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-IO_HR_PAIR-IOB1:IBUFDISABLE_SEL" title="IOB1:IBUFDISABLE_SEL">IOB1:IBUFDISABLE_SEL</a></td><td>-</td></tr>
<tr><td>19</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-IO_HR_PAIR-OLOGIC1:MUX.CLK" title="OLOGIC1:MUX.CLK[0]">OLOGIC1:MUX.CLK[0]</a></td><td>-</td><td>-</td><td><a href="#bits-xc7v-IO_HR_PAIR-OLOGIC1:MUX.CLKB" title="OLOGIC1:MUX.CLKB[0]">OLOGIC1:MUX.CLKB[0]</a></td><td>-</td><td><a href="#bits-xc7v-IO_HR_PAIR-OLOGIC1:SERDES_MODE" title="OLOGIC1:SERDES_MODE">OLOGIC1:SERDES_MODE</a></td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-IO_HR_PAIR-IOB1:IBUF_MODE" title="IOB1:IBUF_MODE[5]">IOB1:IBUF_MODE[5]</a></td></tr>
<tr><td>20</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-IO_HR_PAIR-OLOGIC1:MUX.CLK" title="OLOGIC1:MUX.CLK[2]">OLOGIC1:MUX.CLK[2]</a></td><td><a href="#bits-xc7v-IO_HR_PAIR-OLOGIC1:MUX.CLKB" title="OLOGIC1:MUX.CLKB[2]">OLOGIC1:MUX.CLKB[2]</a></td><td>-</td><td><a href="#bits-xc7v-IO_HR_PAIR-OLOGIC1:TBYTE_SRC" title="OLOGIC1:TBYTE_SRC">OLOGIC1:TBYTE_SRC</a></td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-IO_HR_PAIR-IOB1:IBUF_MODE" title="IOB1:IBUF_MODE[4]">IOB1:IBUF_MODE[4]</a></td><td>-</td></tr>
<tr><td>21</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-IO_HR_PAIR-ILOGIC1:IFF3_SRVAL" title="~ILOGIC1:IFF3_SRVAL">~ILOGIC1:IFF3_SRVAL</a></td><td><a href="#bits-xc7v-IO_HR_PAIR-OLOGIC1:INV.CLKDIV" title="OLOGIC1:INV.CLKDIV">OLOGIC1:INV.CLKDIV</a></td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-IO_HR_PAIR-IOB1:IBUF_MODE" title="IOB1:IBUF_MODE[2]">IOB1:IBUF_MODE[2]</a></td></tr>
<tr><td>22</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-IO_HR_PAIR-ILOGIC1:IFF3_INIT" title="~ILOGIC1:IFF3_INIT">~ILOGIC1:IFF3_INIT</a></td><td>-</td><td>-</td><td><a href="#bits-xc7v-IO_HR_PAIR-OLOGIC1:RANK3_USED" title="~OLOGIC1:RANK3_USED">~OLOGIC1:RANK3_USED</a></td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-IO_HR_PAIR-IOB1:IBUF_MODE" title="IOB1:IBUF_MODE[1]">IOB1:IBUF_MODE[1]</a></td><td>-</td></tr>
<tr><td>23</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-IO_HR_PAIR-IOB1:IBUF_MODE" title="IOB1:IBUF_MODE[0]">IOB1:IBUF_MODE[0]</a></td></tr>
<tr><td>24</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-IO_HR_PAIR-OLOGIC1:MUX.CLK" title="OLOGIC1:MUX.CLK[3]">OLOGIC1:MUX.CLK[3]</a></td><td><a href="#bits-xc7v-IO_HR_PAIR-OLOGIC1:MUX.CLKB" title="OLOGIC1:MUX.CLKB[3]">OLOGIC1:MUX.CLKB[3]</a></td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-IO_HR_PAIR-IDELAY1:INV.C" title="IDELAY1:INV.C">IDELAY1:INV.C</a></td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-IO_HR_PAIR-IOB1:VREF_SYSMON" title="IOB1:VREF_SYSMON">IOB1:VREF_SYSMON</a></td><td>-</td></tr>
<tr><td>25</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-IO_HR_PAIR-OLOGIC1:MUX.CLK" title="OLOGIC1:MUX.CLK[8]">OLOGIC1:MUX.CLK[8]</a></td><td><a href="#bits-xc7v-IO_HR_PAIR-ILOGIC1:IDELAY_VALUE" title="ILOGIC1:IDELAY_VALUE[3]">ILOGIC1:IDELAY_VALUE[3]</a></td><td>-</td><td><a href="#bits-xc7v-IO_HR_PAIR-OLOGIC1:MUX.CLKB" title="OLOGIC1:MUX.CLKB[8]">OLOGIC1:MUX.CLKB[8]</a></td><td>-</td><td><a href="#bits-xc7v-IO_HR_PAIR-OLOGIC1:TFF_SR_USED" title="OLOGIC1:TFF_SR_USED">OLOGIC1:TFF_SR_USED</a></td><td>-</td><td><a href="#bits-xc7v-IO_HR_PAIR-IDELAY1:CINVCTRL_SEL" title="IDELAY1:CINVCTRL_SEL">IDELAY1:CINVCTRL_SEL</a></td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-IO_HR_PAIR-IOB1:INTERMDISABLE_SEL" title="IOB1:INTERMDISABLE_SEL">IOB1:INTERMDISABLE_SEL</a></td></tr>
<tr><td>26</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-IO_HR_PAIR-ILOGIC1:IFFDELAY_VALUE" title="ILOGIC1:IFFDELAY_VALUE[3]">ILOGIC1:IFFDELAY_VALUE[3]</a></td><td>-</td><td>-</td><td><a href="#bits-xc7v-IO_HR_PAIR-OLOGIC1:INV.CLK1" title="~OLOGIC1:INV.CLK1">~OLOGIC1:INV.CLK1</a></td><td><a href="#bits-xc7v-IO_HR_PAIR-OLOGIC1:TRISTATE_WIDTH" title="OLOGIC1:TRISTATE_WIDTH">OLOGIC1:TRISTATE_WIDTH</a></td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-IO_HR_PAIR-IOB1:DQS_BIAS" title="IOB1:DQS_BIAS">IOB1:DQS_BIAS</a></td><td>-</td></tr>
<tr><td>27</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-IO_HR_PAIR-OLOGIC1:OMUX" title="OLOGIC1:OMUX[2]">OLOGIC1:OMUX[2]</a></td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-IO_HR_PAIR-IOB1:PULL_DYNAMIC" title="IOB1:PULL_DYNAMIC">IOB1:PULL_DYNAMIC</a></td></tr>
<tr><td>28</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-IO_HR_PAIR-OLOGIC1:MUX.CLK" title="OLOGIC1:MUX.CLK[9]">OLOGIC1:MUX.CLK[9]</a></td><td><a href="#bits-xc7v-IO_HR_PAIR-OLOGIC1:MUX.CLKB" title="OLOGIC1:MUX.CLKB[9]">OLOGIC1:MUX.CLKB[9]</a></td><td><a href="#bits-xc7v-IO_HR_PAIR-OLOGIC1:INV.CLK2" title="~OLOGIC1:INV.CLK2">~OLOGIC1:INV.CLK2</a></td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-IO_HR_PAIR-IOB1:PULL" title="IOB1:PULL[2]">IOB1:PULL[2]</a></td><td>-</td></tr>
<tr><td>29</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-IO_HR_PAIR-OLOGIC1:MUX.CLK" title="OLOGIC1:MUX.CLK[10]">OLOGIC1:MUX.CLK[10]</a></td><td><a href="#bits-xc7v-IO_HR_PAIR-ILOGIC1:IFF4_SRVAL" title="~ILOGIC1:IFF4_SRVAL">~ILOGIC1:IFF4_SRVAL</a></td><td>-</td><td><a href="#bits-xc7v-IO_HR_PAIR-OLOGIC1:MUX.CLKB" title="OLOGIC1:MUX.CLKB[10]">OLOGIC1:MUX.CLKB[10]</a></td><td>-</td><td><a href="#bits-xc7v-IO_HR_PAIR-OLOGIC1:OMUX" title="OLOGIC1:OMUX[1]">OLOGIC1:OMUX[1]</a></td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-IO_HR_PAIR-IOB1:PULL" title="IOB1:PULL[1]">IOB1:PULL[1]</a></td></tr>
<tr><td>30</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-IO_HR_PAIR-ILOGIC1:IFF4_INIT" title="~ILOGIC1:IFF4_INIT">~ILOGIC1:IFF4_INIT</a></td><td><a href="#bits-xc7v-IO_HR_PAIR-OLOGIC1:MUX.CLK" title="OLOGIC1:MUX.CLK[6]">OLOGIC1:MUX.CLK[6]</a></td><td><a href="#bits-xc7v-IO_HR_PAIR-OLOGIC1:MUX.CLKB" title="OLOGIC1:MUX.CLKB[6]">OLOGIC1:MUX.CLKB[6]</a></td><td><a href="#bits-xc7v-IO_HR_PAIR-OLOGIC1:INV.CLKDIVF" title="OLOGIC1:INV.CLKDIVF">OLOGIC1:INV.CLKDIVF</a></td><td><a href="#bits-xc7v-IO_HR_PAIR-OLOGIC1:OFF_SR_SYNC" title="OLOGIC1:OFF_SR_SYNC">OLOGIC1:OFF_SR_SYNC</a></td><td>-</td><td><a href="#bits-xc7v-IO_HR_PAIR-IDELAY1:IDELAY_VALUE_CUR" title="~IDELAY1:IDELAY_VALUE_CUR[4]">~IDELAY1:IDELAY_VALUE_CUR[4]</a></td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-IO_HR_PAIR-IOB1:PULL" title="IOB1:PULL[0]">IOB1:PULL[0]</a></td><td>-</td></tr>
<tr><td>31</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-IO_HR_PAIR-OLOGIC1:MUX.CLK" title="OLOGIC1:MUX.CLK[4]">OLOGIC1:MUX.CLK[4]</a></td><td>-</td><td><a href="#bits-xc7v-IO_HR_PAIR-OLOGIC1:CLK_RATIO" title="OLOGIC1:CLK_RATIO[1]">OLOGIC1:CLK_RATIO[1]</a></td><td><a href="#bits-xc7v-IO_HR_PAIR-OLOGIC1:MUX.CLKB" title="OLOGIC1:MUX.CLKB[4]">OLOGIC1:MUX.CLKB[4]</a></td><td>-</td><td><a href="#bits-xc7v-IO_HR_PAIR-OLOGIC1:OFF_SRVAL" title="~OLOGIC1:OFF_SRVAL[1]">~OLOGIC1:OFF_SRVAL[1]</a></td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-IO_HR_PAIR-IOB1:LOW_VOLTAGE" title="IOB1:LOW_VOLTAGE">IOB1:LOW_VOLTAGE</a></td></tr>
<tr><td>32</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-IO_HR_PAIR-ILOGIC1:INV.ZHOLD_FABRIC" title="ILOGIC1:INV.ZHOLD_FABRIC">ILOGIC1:INV.ZHOLD_FABRIC</a></td><td><a href="#bits-xc7v-IO_HR_PAIR-OLOGIC1:MUX.CLK" title="OLOGIC1:MUX.CLK[7]">OLOGIC1:MUX.CLK[7]</a></td><td><a href="#bits-xc7v-IO_HR_PAIR-OLOGIC1:MUX.CLKB" title="OLOGIC1:MUX.CLKB[7]">OLOGIC1:MUX.CLKB[7]</a></td><td><a href="#bits-xc7v-IO_HR_PAIR-OLOGIC1:SELFHEAL" title="OLOGIC1:SELFHEAL">OLOGIC1:SELFHEAL</a></td><td>-</td><td>-</td><td><a href="#bits-xc7v-IO_HR_PAIR-IDELAY1:IDELAY_VALUE_INIT" title="IDELAY1:IDELAY_VALUE_INIT[4]">IDELAY1:IDELAY_VALUE_INIT[4]</a></td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-IO_HR_PAIR-IOB1:LVDS" title="IOB1:LVDS[6]">IOB1:LVDS[6]</a></td><td>-</td></tr>
<tr><td>33</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-IO_HR_PAIR-OLOGIC1:MUX.CLK" title="OLOGIC1:MUX.CLK[5]">OLOGIC1:MUX.CLK[5]</a></td><td><a href="#bits-xc7v-IO_HR_PAIR-ILOGIC1:I_ZHOLD" title="ILOGIC1:I_ZHOLD">ILOGIC1:I_ZHOLD</a></td><td><a href="#bits-xc7v-IO_HR_PAIR-OLOGIC1:INV.D1" title="OLOGIC1:INV.D1">OLOGIC1:INV.D1</a></td><td><a href="#bits-xc7v-IO_HR_PAIR-OLOGIC1:MUX.CLKB" title="OLOGIC1:MUX.CLKB[5]">OLOGIC1:MUX.CLKB[5]</a></td><td>-</td><td><a href="#bits-xc7v-IO_HR_PAIR-OLOGIC1:OFF_INIT" title="~OLOGIC1:OFF_INIT">~OLOGIC1:OFF_INIT</a></td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-IO_HR_PAIR-IOB1:LVDS" title="IOB1:LVDS[7]">IOB1:LVDS[7]</a></td></tr>
<tr><td>34</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-IO_HR_PAIR-ILOGIC1:DDR_CLK_EDGE" title="ILOGIC1:DDR_CLK_EDGE[0]">ILOGIC1:DDR_CLK_EDGE[0]</a></td><td>-</td><td><a href="#bits-xc7v-IO_HR_PAIR-ILOGIC1:MUX.CLKDIVP" title="ILOGIC1:MUX.CLKDIVP[0]">ILOGIC1:MUX.CLKDIVP[0]</a></td><td>-</td><td><a href="#bits-xc7v-IO_HR_PAIR-OLOGIC1:CLK_RATIO" title="OLOGIC1:CLK_RATIO[2]">OLOGIC1:CLK_RATIO[2]</a></td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-IO_HR_PAIR-IOB1:LVDS" title="IOB1:LVDS[8]">IOB1:LVDS[8]</a></td><td>-</td></tr>
<tr><td>35</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-IO_HR_PAIR-ILOGIC1:DDR_CLK_EDGE" title="ILOGIC1:DDR_CLK_EDGE[1]">ILOGIC1:DDR_CLK_EDGE[1]</a></td><td>-</td><td><a href="#bits-xc7v-IO_HR_PAIR-ILOGIC1:MUX.CLKDIVP" title="ILOGIC1:MUX.CLKDIVP[1]">ILOGIC1:MUX.CLKDIVP[1]</a></td><td>-</td><td><a href="#bits-xc7v-IO_HR_PAIR-OLOGIC1:CLK_RATIO" title="OLOGIC1:CLK_RATIO[0]">OLOGIC1:CLK_RATIO[0]</a></td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-IO_HR_PAIR-IOB1:LVDS" title="IOB1:LVDS[9]">IOB1:LVDS[9]</a></td></tr>
<tr><td>36</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-IO_HR_PAIR-ILOGIC1:RANK23_DLY" title="ILOGIC1:RANK23_DLY">ILOGIC1:RANK23_DLY</a></td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-IO_HR_PAIR-OLOGIC1:CLK_RATIO" title="OLOGIC1:CLK_RATIO[3]">OLOGIC1:CLK_RATIO[3]</a></td><td>-</td><td>-</td><td><a href="#bits-xc7v-IO_HR_PAIR-IDELAY1:IDELAY_VALUE_CUR" title="~IDELAY1:IDELAY_VALUE_CUR[3]">~IDELAY1:IDELAY_VALUE_CUR[3]</a></td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-IO_HR_PAIR-IOB1:LVDS" title="IOB1:LVDS[10]">IOB1:LVDS[10]</a></td><td>-</td></tr>
<tr><td>37</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-IO_HR_PAIR-ILOGIC1:INTERFACE_TYPE" title="ILOGIC1:INTERFACE_TYPE[1]">ILOGIC1:INTERFACE_TYPE[1]</a></td><td>-</td><td>-</td><td><a href="#bits-xc7v-IO_HR_PAIR-ILOGIC1:I_DELAY_ENABLE" title="ILOGIC1:I_DELAY_ENABLE">ILOGIC1:I_DELAY_ENABLE</a></td><td><a href="#bits-xc7v-IO_HR_PAIR-OLOGIC1:DATA_WIDTH" title="OLOGIC1:DATA_WIDTH[8]">OLOGIC1:DATA_WIDTH[8]</a></td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-IO_HR_PAIR-IOB1:LVDS" title="IOB1:LVDS[11]">IOB1:LVDS[11]</a></td></tr>
<tr><td>38</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-IO_HR_PAIR-ILOGIC1:SERDES" title="ILOGIC1:SERDES">ILOGIC1:SERDES</a></td><td><a href="#bits-xc7v-IO_HR_PAIR-ILOGIC1:ZHOLD_ENABLE" title="ILOGIC1:ZHOLD_ENABLE">ILOGIC1:ZHOLD_ENABLE</a></td><td>-</td><td>-</td><td><a href="#bits-xc7v-IO_HR_PAIR-OLOGIC1:INV.D2" title="OLOGIC1:INV.D2">OLOGIC1:INV.D2</a></td><td>-</td><td>-</td><td><a href="#bits-xc7v-IO_HR_PAIR-IDELAY1:IDELAY_VALUE_INIT" title="IDELAY1:IDELAY_VALUE_INIT[3]">IDELAY1:IDELAY_VALUE_INIT[3]</a></td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-IO_HR_PAIR-IOB1:LVDS" title="IOB1:LVDS[12]">IOB1:LVDS[12]</a></td><td>-</td></tr>
<tr><td>39</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-IO_HR_PAIR-ILOGIC1:I_TSBYPASS_ENABLE" title="ILOGIC1:I_TSBYPASS_ENABLE">ILOGIC1:I_TSBYPASS_ENABLE</a></td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-IO_HR_PAIR-IOB1:LVDS_GROUP" title="IOB1:LVDS_GROUP">IOB1:LVDS_GROUP</a></td></tr>
<tr><td>40</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-IO_HR_PAIR-ILOGIC1:IDELAY_VALUE" title="ILOGIC1:IDELAY_VALUE[2]">ILOGIC1:IDELAY_VALUE[2]</a></td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-IO_HR_PAIR-IOB1:SLEW" title="IOB1:SLEW[9]">IOB1:SLEW[9]</a></td><td>-</td></tr>
<tr><td>41</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-IO_HR_PAIR-ILOGIC1:IFFDELAY_VALUE" title="ILOGIC1:IFFDELAY_VALUE[2]">ILOGIC1:IFFDELAY_VALUE[2]</a></td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-IO_HR_PAIR-IOB1:SLEW" title="IOB1:SLEW[8]">IOB1:SLEW[8]</a></td></tr>
<tr><td>42</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-IO_HR_PAIR-ILOGIC1:SERDES_MODE" title="ILOGIC1:SERDES_MODE">ILOGIC1:SERDES_MODE</a></td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-IO_HR_PAIR-OLOGIC1:INV.D3" title="OLOGIC1:INV.D3">OLOGIC1:INV.D3</a></td><td>-</td><td>-</td><td><a href="#bits-xc7v-IO_HR_PAIR-IDELAY1:PIPE_SEL" title="IDELAY1:PIPE_SEL">IDELAY1:PIPE_SEL</a></td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-IO_HR_PAIR-IOB1:SLEW" title="IOB1:SLEW[7]">IOB1:SLEW[7]</a></td><td>-</td></tr>
<tr><td>43</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-IO_HR_PAIR-ILOGIC1:BITSLIP_ENABLE" title="ILOGIC1:BITSLIP_ENABLE">ILOGIC1:BITSLIP_ENABLE</a></td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-IO_HR_PAIR-OLOGIC1:OFF_SRVAL" title="~OLOGIC1:OFF_SRVAL[2]">~OLOGIC1:OFF_SRVAL[2]</a></td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-IO_HR_PAIR-IOB1:SLEW" title="IOB1:SLEW[6]">IOB1:SLEW[6]</a></td></tr>
<tr><td>44</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-IO_HR_PAIR-ILOGIC1:DATA_RATE" title="ILOGIC1:DATA_RATE">ILOGIC1:DATA_RATE</a></td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-IO_HR_PAIR-OLOGIC1:OFF_SRVAL" title="~OLOGIC1:OFF_SRVAL[0]">~OLOGIC1:OFF_SRVAL[0]</a></td><td>-</td><td><a href="#bits-xc7v-IO_HR_PAIR-IDELAY1:IDELAY_VALUE_CUR" title="~IDELAY1:IDELAY_VALUE_CUR[2]">~IDELAY1:IDELAY_VALUE_CUR[2]</a></td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-IO_HR_PAIR-IOB1:SLEW" title="IOB1:SLEW[5]">IOB1:SLEW[5]</a></td><td>-</td></tr>
<tr><td>45</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-IO_HR_PAIR-ILOGIC1:DATA_WIDTH" title="ILOGIC1:DATA_WIDTH[3]">ILOGIC1:DATA_WIDTH[3]</a></td><td>-</td><td>-</td><td><a href="#bits-xc7v-IO_HR_PAIR-ILOGIC1:INV.D" title="~ILOGIC1:INV.D">~ILOGIC1:INV.D</a></td><td>-</td><td>-</td><td><a href="#bits-xc7v-IO_HR_PAIR-IDELAY1:HIGH_PERFORMANCE_MODE" title="IDELAY1:HIGH_PERFORMANCE_MODE">IDELAY1:HIGH_PERFORMANCE_MODE</a></td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-IO_HR_PAIR-IOB1:SLEW" title="IOB1:SLEW[4]">IOB1:SLEW[4]</a></td></tr>
<tr><td>46</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-IO_HR_PAIR-ILOGIC1:DATA_WIDTH" title="ILOGIC1:DATA_WIDTH[2]">ILOGIC1:DATA_WIDTH[2]</a></td><td><a href="#bits-xc7v-IO_HR_PAIR-ILOGIC1:TSBYPASS_MUX" title="ILOGIC1:TSBYPASS_MUX">ILOGIC1:TSBYPASS_MUX</a></td><td><a href="#bits-xc7v-IO_HR_PAIR-OLOGIC1:MUX.CLKDIV" title="OLOGIC1:MUX.CLKDIV[1]">OLOGIC1:MUX.CLKDIV[1]</a></td><td><a href="#bits-xc7v-IO_HR_PAIR-OLOGIC1:MUX.CLKDIVB" title="OLOGIC1:MUX.CLKDIVB[1]">OLOGIC1:MUX.CLKDIVB[1]</a></td><td><a href="#bits-xc7v-IO_HR_PAIR-OLOGIC1:INV.D4" title="OLOGIC1:INV.D4">OLOGIC1:INV.D4</a></td><td><a href="#bits-xc7v-IO_HR_PAIR-OLOGIC1:OMUX" title="OLOGIC1:OMUX[4]">OLOGIC1:OMUX[4]</a></td><td>-</td><td><a href="#bits-xc7v-IO_HR_PAIR-IDELAY1:IDELAY_VALUE_INIT" title="IDELAY1:IDELAY_VALUE_INIT[2]">IDELAY1:IDELAY_VALUE_INIT[2]</a></td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-IO_HR_PAIR-IOB1:SLEW" title="IOB1:SLEW[3]">IOB1:SLEW[3]</a></td><td>-</td></tr>
<tr><td>47</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-IO_HR_PAIR-ILOGIC1:DATA_WIDTH" title="ILOGIC1:DATA_WIDTH[1]">ILOGIC1:DATA_WIDTH[1]</a></td><td>-</td><td><a href="#bits-xc7v-IO_HR_PAIR-OLOGIC1:MUX.CLKDIV" title="OLOGIC1:MUX.CLKDIV[0]">OLOGIC1:MUX.CLKDIV[0]</a></td><td><a href="#bits-xc7v-IO_HR_PAIR-ILOGIC1:IDELAY_VALUE" title="ILOGIC1:IDELAY_VALUE[1]">ILOGIC1:IDELAY_VALUE[1]</a></td><td><a href="#bits-xc7v-IO_HR_PAIR-OLOGIC1:MISR_ENABLE" title="OLOGIC1:MISR_ENABLE">OLOGIC1:MISR_ENABLE</a></td><td><a href="#bits-xc7v-IO_HR_PAIR-OLOGIC1:MUX.CLKDIVB" title="OLOGIC1:MUX.CLKDIVB[0]">OLOGIC1:MUX.CLKDIVB[0]</a></td><td>-</td><td><a href="#bits-xc7v-IO_HR_PAIR-OLOGIC1:OMUX" title="OLOGIC1:OMUX[0]">OLOGIC1:OMUX[0]</a></td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-IO_HR_PAIR-IOB1:SLEW" title="IOB1:SLEW[2]">IOB1:SLEW[2]</a></td></tr>
<tr><td>48</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-IO_HR_PAIR-ILOGIC1:DATA_WIDTH" title="ILOGIC1:DATA_WIDTH[0]">ILOGIC1:DATA_WIDTH[0]</a></td><td><a href="#bits-xc7v-IO_HR_PAIR-ILOGIC1:IFFDELAY_VALUE" title="ILOGIC1:IFFDELAY_VALUE[1]">ILOGIC1:IFFDELAY_VALUE[1]</a></td><td>-</td><td>-</td><td><a href="#bits-xc7v-IO_HR_PAIR-OLOGIC1:MISR_CLK_SELECT" title="OLOGIC1:MISR_CLK_SELECT[0]">OLOGIC1:MISR_CLK_SELECT[0]</a></td><td><a href="#bits-xc7v-IO_HR_PAIR-OLOGIC1:OFF_SR_USED" title="OLOGIC1:OFF_SR_USED">OLOGIC1:OFF_SR_USED</a></td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-IO_HR_PAIR-IOB1:SLEW" title="IOB1:SLEW[1]">IOB1:SLEW[1]</a></td><td>-</td></tr>
<tr><td>49</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-IO_HR_PAIR-ILOGIC1:INTERFACE_TYPE" title="ILOGIC1:INTERFACE_TYPE[3]">ILOGIC1:INTERFACE_TYPE[3]</a></td><td>-</td><td>-</td><td><a href="#bits-xc7v-IO_HR_PAIR-ILOGIC1:IFF_TSBYPASS_ENABLE" title="ILOGIC1:IFF_TSBYPASS_ENABLE">ILOGIC1:IFF_TSBYPASS_ENABLE</a></td><td><a href="#bits-xc7v-IO_HR_PAIR-OLOGIC1:INV.D5" title="OLOGIC1:INV.D5">OLOGIC1:INV.D5</a></td><td>-</td><td>-</td><td><a href="#bits-xc7v-IO_HR_PAIR-OLOGIC1:OMUX" title="OLOGIC1:OMUX[3]">OLOGIC1:OMUX[3]</a></td><td>-</td><td><a href="#bits-xc7v-IO_HR_PAIR-IDELAY1:IDELAY_TYPE" title="IDELAY1:IDELAY_TYPE[1]">IDELAY1:IDELAY_TYPE[1]</a></td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-IO_HR_PAIR-IOB1:SLEW" title="~IOB1:SLEW[0]">~IOB1:SLEW[0]</a></td></tr>
<tr><td>50</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-IO_HR_PAIR-ILOGIC1:INV.CLKDIVP" title="ILOGIC1:INV.CLKDIVP">ILOGIC1:INV.CLKDIVP</a></td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-IO_HR_PAIR-OLOGIC1:INV.D6" title="OLOGIC1:INV.D6">OLOGIC1:INV.D6</a></td><td>-</td><td>-</td><td><a href="#bits-xc7v-IO_HR_PAIR-IDELAY1:IDELAY_VALUE_CUR" title="~IDELAY1:IDELAY_VALUE_CUR[1]">~IDELAY1:IDELAY_VALUE_CUR[1]</a></td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-IO_HR_PAIR-IOB1:OUTPUT_MISC" title="IOB1:OUTPUT_MISC[2]">IOB1:OUTPUT_MISC[2]</a></td><td>-</td></tr>
<tr><td>51</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-IO_HR_PAIR-ILOGIC1:INTERFACE_TYPE" title="ILOGIC1:INTERFACE_TYPE[4]">ILOGIC1:INTERFACE_TYPE[4]</a></td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-IO_HR_PAIR-OLOGIC1:DATA_WIDTH" title="OLOGIC1:DATA_WIDTH[7]">OLOGIC1:DATA_WIDTH[7]</a></td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-IO_HR_PAIR-IOB1:OUTPUT_MISC" title="IOB1:OUTPUT_MISC[1]">IOB1:OUTPUT_MISC[1]</a></td></tr>
<tr><td>52</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-IO_HR_PAIR-ILOGIC1:DYN_CLKDIVP_INV_EN" title="ILOGIC1:DYN_CLKDIVP_INV_EN">ILOGIC1:DYN_CLKDIVP_INV_EN</a></td><td><a href="#bits-xc7v-IO_HR_PAIR-ILOGIC1:IFF_DELAY_ENABLE" title="ILOGIC1:IFF_DELAY_ENABLE">ILOGIC1:IFF_DELAY_ENABLE</a></td><td>-</td><td>-</td><td><a href="#bits-xc7v-IO_HR_PAIR-OLOGIC1:DATA_WIDTH" title="OLOGIC1:DATA_WIDTH[6]">OLOGIC1:DATA_WIDTH[6]</a></td><td>-</td><td>-</td><td><a href="#bits-xc7v-IO_HR_PAIR-IDELAY1:IDELAY_VALUE_INIT" title="IDELAY1:IDELAY_VALUE_INIT[1]">IDELAY1:IDELAY_VALUE_INIT[1]</a></td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-IO_HR_PAIR-IOB1:OUTPUT_MISC" title="IOB1:OUTPUT_MISC[0]">IOB1:OUTPUT_MISC[0]</a></td><td>-</td></tr>
<tr><td>53</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-IO_HR_PAIR-ILOGIC1:INTERFACE_TYPE" title="ILOGIC1:INTERFACE_TYPE[2]">ILOGIC1:INTERFACE_TYPE[2]</a></td><td>-</td><td>-</td><td><a href="#bits-xc7v-IO_HR_PAIR-ILOGIC1:IDELAY_VALUE" title="ILOGIC1:IDELAY_VALUE[0]">ILOGIC1:IDELAY_VALUE[0]</a></td><td><a href="#bits-xc7v-IO_HR_PAIR-OLOGIC1:MISR_ENABLE_FDBK" title="OLOGIC1:MISR_ENABLE_FDBK">OLOGIC1:MISR_ENABLE_FDBK</a></td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-IO_HR_PAIR-IOB1:DRIVE" title="IOB1:DRIVE[6]">IOB1:DRIVE[6]</a></td></tr>
<tr><td>54</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-IO_HR_PAIR-ILOGIC1:DYN_CLKDIV_INV_EN" title="ILOGIC1:DYN_CLKDIV_INV_EN">ILOGIC1:DYN_CLKDIV_INV_EN</a></td><td><a href="#bits-xc7v-IO_HR_PAIR-ILOGIC1:IFFDELAY_VALUE" title="ILOGIC1:IFFDELAY_VALUE[0]">ILOGIC1:IFFDELAY_VALUE[0]</a></td><td><a href="#bits-xc7v-IO_HR_PAIR-OLOGIC1:MUX.CLKDIVF" title="OLOGIC1:MUX.CLKDIVF[4]">OLOGIC1:MUX.CLKDIVF[4]</a></td><td><a href="#bits-xc7v-IO_HR_PAIR-OLOGIC1:MUX.CLKDIVFB" title="OLOGIC1:MUX.CLKDIVFB[4]">OLOGIC1:MUX.CLKDIVFB[4]</a></td><td><a href="#bits-xc7v-IO_HR_PAIR-OLOGIC1:INV.D7" title="OLOGIC1:INV.D7">OLOGIC1:INV.D7</a></td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-IO_HR_PAIR-IOB1:DRIVE" title="~IOB1:DRIVE[5]">~IOB1:DRIVE[5]</a></td><td>-</td></tr>
<tr><td>55</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-IO_HR_PAIR-ILOGIC1:INV.CLKDIV" title="ILOGIC1:INV.CLKDIV">ILOGIC1:INV.CLKDIV</a></td><td>-</td><td><a href="#bits-xc7v-IO_HR_PAIR-OLOGIC1:MUX.CLKDIVF" title="OLOGIC1:MUX.CLKDIVF[5]">OLOGIC1:MUX.CLKDIVF[5]</a></td><td><a href="#bits-xc7v-IO_HR_PAIR-ILOGIC1:IFF_ZHOLD" title="ILOGIC1:IFF_ZHOLD">ILOGIC1:IFF_ZHOLD</a></td><td><a href="#bits-xc7v-IO_HR_PAIR-OLOGIC1:MISR_RESET" title="OLOGIC1:MISR_RESET">OLOGIC1:MISR_RESET</a></td><td><a href="#bits-xc7v-IO_HR_PAIR-OLOGIC1:MUX.CLKDIVFB" title="OLOGIC1:MUX.CLKDIVFB[5]">OLOGIC1:MUX.CLKDIVFB[5]</a></td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-IO_HR_PAIR-IDELAY1:IDELAY_TYPE" title="IDELAY1:IDELAY_TYPE[0]">IDELAY1:IDELAY_TYPE[0]</a></td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-IO_HR_PAIR-IOB1:DRIVE" title="~IOB1:DRIVE[4]">~IOB1:DRIVE[4]</a></td></tr>
<tr><td>56</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-IO_HR_PAIR-ILOGIC1:INV.ZHOLD_IFF" title="ILOGIC1:INV.ZHOLD_IFF">ILOGIC1:INV.ZHOLD_IFF</a></td><td>-</td><td>-</td><td><a href="#bits-xc7v-IO_HR_PAIR-OLOGIC1:DATA_WIDTH" title="OLOGIC1:DATA_WIDTH[4]">OLOGIC1:DATA_WIDTH[4]</a></td><td>-</td><td>-</td><td><a href="#bits-xc7v-IO_HR_PAIR-IDELAY1:IDELAY_VALUE_CUR" title="~IDELAY1:IDELAY_VALUE_CUR[0]">~IDELAY1:IDELAY_VALUE_CUR[0]</a></td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-IO_HR_PAIR-IOB1:IN_TERM" title="IOB1:IN_TERM[0]">IOB1:IN_TERM[0]</a></td><td>-</td></tr>
<tr><td>57</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-IO_HR_PAIR-ILOGIC1:INTERFACE_TYPE" title="ILOGIC1:INTERFACE_TYPE[0]">ILOGIC1:INTERFACE_TYPE[0]</a></td><td>-</td><td><a href="#bits-xc7v-IO_HR_PAIR-OLOGIC1:MUX.CLKDIVF" title="OLOGIC1:MUX.CLKDIVF[6]">OLOGIC1:MUX.CLKDIVF[6]</a></td><td>-</td><td><a href="#bits-xc7v-IO_HR_PAIR-OLOGIC1:DATA_WIDTH" title="OLOGIC1:DATA_WIDTH[3]">OLOGIC1:DATA_WIDTH[3]</a></td><td><a href="#bits-xc7v-IO_HR_PAIR-OLOGIC1:MUX.CLKDIVFB" title="OLOGIC1:MUX.CLKDIVFB[6]">OLOGIC1:MUX.CLKDIVFB[6]</a></td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-IO_HR_PAIR-IOB1:IN_TERM" title="IOB1:IN_TERM[3]">IOB1:IN_TERM[3]</a></td></tr>
<tr><td>58</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-IO_HR_PAIR-OLOGIC1:MISR_CLK_SELECT" title="OLOGIC1:MISR_CLK_SELECT[1]">OLOGIC1:MISR_CLK_SELECT[1]</a></td><td>-</td><td>-</td><td><a href="#bits-xc7v-IO_HR_PAIR-IDELAY1:IDELAY_VALUE_INIT" title="IDELAY1:IDELAY_VALUE_INIT[0]">IDELAY1:IDELAY_VALUE_INIT[0]</a></td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-IO_HR_PAIR-IOB1:IN_TERM" title="IOB1:IN_TERM[2]">IOB1:IN_TERM[2]</a></td><td>-</td></tr>
<tr><td>59</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-IO_HR_PAIR-OLOGIC1:MUX.CLKDIVF" title="OLOGIC1:MUX.CLKDIVF[2]">OLOGIC1:MUX.CLKDIVF[2]</a></td><td><a href="#bits-xc7v-IO_HR_PAIR-ILOGIC1:INV.CLK" title="~ILOGIC1:INV.CLK[1]">~ILOGIC1:INV.CLK[1]</a></td><td><a href="#bits-xc7v-IO_HR_PAIR-OLOGIC1:DATA_WIDTH" title="OLOGIC1:DATA_WIDTH[5]">OLOGIC1:DATA_WIDTH[5]</a></td><td><a href="#bits-xc7v-IO_HR_PAIR-OLOGIC1:MUX.CLKDIVFB" title="OLOGIC1:MUX.CLKDIVFB[2]">OLOGIC1:MUX.CLKDIVFB[2]</a></td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-IO_HR_PAIR-IOB1:IN_TERM" title="IOB1:IN_TERM[1]">IOB1:IN_TERM[1]</a></td></tr>
<tr><td>60</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-IO_HR_PAIR-ILOGIC1:INV.OCLK2" title="ILOGIC1:INV.OCLK2">ILOGIC1:INV.OCLK2</a></td><td><a href="#bits-xc7v-IO_HR_PAIR-OLOGIC1:MUX.CLKDIVF" title="OLOGIC1:MUX.CLKDIVF[0]">OLOGIC1:MUX.CLKDIVF[0]</a></td><td><a href="#bits-xc7v-IO_HR_PAIR-OLOGIC1:MUX.CLKDIVFB" title="OLOGIC1:MUX.CLKDIVFB[0]">OLOGIC1:MUX.CLKDIVFB[0]</a></td><td><a href="#bits-xc7v-IO_HR_PAIR-OLOGIC1:DATA_WIDTH" title="OLOGIC1:DATA_WIDTH[2]">OLOGIC1:DATA_WIDTH[2]</a></td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-IO_HR_PAIR-IOB1:DRIVE" title="IOB1:DRIVE[3]">IOB1:DRIVE[3]</a></td><td>-</td></tr>
<tr><td>61</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-IO_HR_PAIR-OLOGIC1:MUX.CLKDIVF" title="OLOGIC1:MUX.CLKDIVF[3]">OLOGIC1:MUX.CLKDIVF[3]</a></td><td><a href="#bits-xc7v-IO_HR_PAIR-ILOGIC1:INV.CLK" title="~ILOGIC1:INV.CLK[2]">~ILOGIC1:INV.CLK[2]</a></td><td><a href="#bits-xc7v-IO_HR_PAIR-OLOGIC1:INV.D8" title="OLOGIC1:INV.D8">OLOGIC1:INV.D8</a></td><td><a href="#bits-xc7v-IO_HR_PAIR-OLOGIC1:MUX.CLKDIVFB" title="OLOGIC1:MUX.CLKDIVFB[3]">OLOGIC1:MUX.CLKDIVFB[3]</a></td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-IO_HR_PAIR-IOB1:DRIVE" title="~IOB1:DRIVE[2]">~IOB1:DRIVE[2]</a></td></tr>
<tr><td>62</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-IO_HR_PAIR-ILOGIC1:INV.CLK" title="~ILOGIC1:INV.CLK[0]">~ILOGIC1:INV.CLK[0]</a></td><td><a href="#bits-xc7v-IO_HR_PAIR-OLOGIC1:MUX.CLKDIVF" title="OLOGIC1:MUX.CLKDIVF[1]">OLOGIC1:MUX.CLKDIVF[1]</a></td><td><a href="#bits-xc7v-IO_HR_PAIR-OLOGIC1:MUX.CLKDIVFB" title="OLOGIC1:MUX.CLKDIVFB[1]">OLOGIC1:MUX.CLKDIVFB[1]</a></td><td><a href="#bits-xc7v-IO_HR_PAIR-OLOGIC1:DATA_WIDTH" title="OLOGIC1:DATA_WIDTH[1]">OLOGIC1:DATA_WIDTH[1]</a></td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-IO_HR_PAIR-IOB1:DRIVE" title="IOB1:DRIVE[1]">IOB1:DRIVE[1]</a></td><td>-</td></tr>
<tr><td>63</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-IO_HR_PAIR-ILOGIC1:DYN_CLK_INV_EN" title="ILOGIC1:DYN_CLK_INV_EN">ILOGIC1:DYN_CLK_INV_EN</a></td><td><a href="#bits-xc7v-IO_HR_PAIR-OLOGIC1:DATA_WIDTH" title="OLOGIC1:DATA_WIDTH[0]">OLOGIC1:DATA_WIDTH[0]</a></td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-IO_HR_PAIR-IOB1:DRIVE" title="IOB1:DRIVE[0]">IOB1:DRIVE[0]</a></td></tr>
</table>
<div id="bits-xc7v-IO_HR_PAIR-IDELAY0:CINVCTRL_SEL"></div>
<div id="bits-xc7v-IO_HR_PAIR-IDELAY0:ENABLE"></div>
<div id="bits-xc7v-IO_HR_PAIR-IDELAY0:HIGH_PERFORMANCE_MODE"></div>
<div id="bits-xc7v-IO_HR_PAIR-IDELAY0:INV.C"></div>
<div id="bits-xc7v-IO_HR_PAIR-IDELAY0:INV.DATAIN"></div>
<div id="bits-xc7v-IO_HR_PAIR-IDELAY0:INV.IDATAIN"></div>
<div id="bits-xc7v-IO_HR_PAIR-IDELAY0:PIPE_SEL"></div>
<div id="bits-xc7v-IO_HR_PAIR-IDELAY1:CINVCTRL_SEL"></div>
<div id="bits-xc7v-IO_HR_PAIR-IDELAY1:ENABLE"></div>
<div id="bits-xc7v-IO_HR_PAIR-IDELAY1:HIGH_PERFORMANCE_MODE"></div>
<div id="bits-xc7v-IO_HR_PAIR-IDELAY1:INV.C"></div>
<div id="bits-xc7v-IO_HR_PAIR-IDELAY1:INV.DATAIN"></div>
<div id="bits-xc7v-IO_HR_PAIR-IDELAY1:INV.IDATAIN"></div>
<div id="bits-xc7v-IO_HR_PAIR-IDELAY1:PIPE_SEL"></div>
<div id="bits-xc7v-IO_HR_PAIR-ILOGIC0:BITSLIP_ENABLE"></div>
<div id="bits-xc7v-IO_HR_PAIR-ILOGIC0:DYN_CLKDIVP_INV_EN"></div>
<div id="bits-xc7v-IO_HR_PAIR-ILOGIC0:DYN_CLKDIV_INV_EN"></div>
<div id="bits-xc7v-IO_HR_PAIR-ILOGIC0:DYN_CLK_INV_EN"></div>
<div id="bits-xc7v-IO_HR_PAIR-ILOGIC0:D_EMU1"></div>
<div id="bits-xc7v-IO_HR_PAIR-ILOGIC0:D_EMU2"></div>
<div id="bits-xc7v-IO_HR_PAIR-ILOGIC0:IFF_DELAY_ENABLE"></div>
<div id="bits-xc7v-IO_HR_PAIR-ILOGIC0:IFF_SR_USED"></div>
<div id="bits-xc7v-IO_HR_PAIR-ILOGIC0:IFF_TSBYPASS_ENABLE"></div>
<div id="bits-xc7v-IO_HR_PAIR-ILOGIC0:IFF_ZHOLD"></div>
<div id="bits-xc7v-IO_HR_PAIR-ILOGIC0:INV.CLKDIV"></div>
<div id="bits-xc7v-IO_HR_PAIR-ILOGIC0:INV.CLKDIVP"></div>
<div id="bits-xc7v-IO_HR_PAIR-ILOGIC0:INV.OCLK1"></div>
<div id="bits-xc7v-IO_HR_PAIR-ILOGIC0:INV.OCLK2"></div>
<div id="bits-xc7v-IO_HR_PAIR-ILOGIC0:INV.ZHOLD_FABRIC"></div>
<div id="bits-xc7v-IO_HR_PAIR-ILOGIC0:INV.ZHOLD_IFF"></div>
<div id="bits-xc7v-IO_HR_PAIR-ILOGIC0:I_DELAY_ENABLE"></div>
<div id="bits-xc7v-IO_HR_PAIR-ILOGIC0:I_TSBYPASS_ENABLE"></div>
<div id="bits-xc7v-IO_HR_PAIR-ILOGIC0:I_ZHOLD"></div>
<div id="bits-xc7v-IO_HR_PAIR-ILOGIC0:RANK23_DLY"></div>
<div id="bits-xc7v-IO_HR_PAIR-ILOGIC0:SERDES"></div>
<div id="bits-xc7v-IO_HR_PAIR-ILOGIC0:ZHOLD_ENABLE"></div>
<div id="bits-xc7v-IO_HR_PAIR-ILOGIC1:BITSLIP_ENABLE"></div>
<div id="bits-xc7v-IO_HR_PAIR-ILOGIC1:DYN_CLKDIVP_INV_EN"></div>
<div id="bits-xc7v-IO_HR_PAIR-ILOGIC1:DYN_CLKDIV_INV_EN"></div>
<div id="bits-xc7v-IO_HR_PAIR-ILOGIC1:DYN_CLK_INV_EN"></div>
<div id="bits-xc7v-IO_HR_PAIR-ILOGIC1:D_EMU1"></div>
<div id="bits-xc7v-IO_HR_PAIR-ILOGIC1:D_EMU2"></div>
<div id="bits-xc7v-IO_HR_PAIR-ILOGIC1:IFF_DELAY_ENABLE"></div>
<div id="bits-xc7v-IO_HR_PAIR-ILOGIC1:IFF_SR_USED"></div>
<div id="bits-xc7v-IO_HR_PAIR-ILOGIC1:IFF_TSBYPASS_ENABLE"></div>
<div id="bits-xc7v-IO_HR_PAIR-ILOGIC1:IFF_ZHOLD"></div>
<div id="bits-xc7v-IO_HR_PAIR-ILOGIC1:INV.CLKDIV"></div>
<div id="bits-xc7v-IO_HR_PAIR-ILOGIC1:INV.CLKDIVP"></div>
<div id="bits-xc7v-IO_HR_PAIR-ILOGIC1:INV.OCLK1"></div>
<div id="bits-xc7v-IO_HR_PAIR-ILOGIC1:INV.OCLK2"></div>
<div id="bits-xc7v-IO_HR_PAIR-ILOGIC1:INV.ZHOLD_FABRIC"></div>
<div id="bits-xc7v-IO_HR_PAIR-ILOGIC1:INV.ZHOLD_IFF"></div>
<div id="bits-xc7v-IO_HR_PAIR-ILOGIC1:I_DELAY_ENABLE"></div>
<div id="bits-xc7v-IO_HR_PAIR-ILOGIC1:I_TSBYPASS_ENABLE"></div>
<div id="bits-xc7v-IO_HR_PAIR-ILOGIC1:I_ZHOLD"></div>
<div id="bits-xc7v-IO_HR_PAIR-ILOGIC1:RANK23_DLY"></div>
<div id="bits-xc7v-IO_HR_PAIR-ILOGIC1:SERDES"></div>
<div id="bits-xc7v-IO_HR_PAIR-ILOGIC1:ZHOLD_ENABLE"></div>
<div id="bits-xc7v-IO_HR_PAIR-IOB0:DQS_BIAS"></div>
<div id="bits-xc7v-IO_HR_PAIR-IOB0:INPUT_MISC"></div>
<div id="bits-xc7v-IO_HR_PAIR-IOB0:LOW_VOLTAGE"></div>
<div id="bits-xc7v-IO_HR_PAIR-IOB0:LVDS_GROUP"></div>
<div id="bits-xc7v-IO_HR_PAIR-IOB0:OUTPUT_MISC_B"></div>
<div id="bits-xc7v-IO_HR_PAIR-IOB0:PULL_DYNAMIC"></div>
<div id="bits-xc7v-IO_HR_PAIR-IOB0:VREF_SYSMON"></div>
<div id="bits-xc7v-IO_HR_PAIR-IOB1:DQS_BIAS"></div>
<div id="bits-xc7v-IO_HR_PAIR-IOB1:INPUT_MISC"></div>
<div id="bits-xc7v-IO_HR_PAIR-IOB1:LOW_VOLTAGE"></div>
<div id="bits-xc7v-IO_HR_PAIR-IOB1:LVDS_GROUP"></div>
<div id="bits-xc7v-IO_HR_PAIR-IOB1:OUTPUT_MISC_B"></div>
<div id="bits-xc7v-IO_HR_PAIR-IOB1:PULL_DYNAMIC"></div>
<div id="bits-xc7v-IO_HR_PAIR-IOB1:VREF_SYSMON"></div>
<div id="bits-xc7v-IO_HR_PAIR-OLOGIC0:INV.CLKDIV"></div>
<div id="bits-xc7v-IO_HR_PAIR-OLOGIC0:INV.CLKDIVF"></div>
<div id="bits-xc7v-IO_HR_PAIR-OLOGIC0:INV.D1"></div>
<div id="bits-xc7v-IO_HR_PAIR-OLOGIC0:INV.D2"></div>
<div id="bits-xc7v-IO_HR_PAIR-OLOGIC0:INV.D3"></div>
<div id="bits-xc7v-IO_HR_PAIR-OLOGIC0:INV.D4"></div>
<div id="bits-xc7v-IO_HR_PAIR-OLOGIC0:INV.D5"></div>
<div id="bits-xc7v-IO_HR_PAIR-OLOGIC0:INV.D6"></div>
<div id="bits-xc7v-IO_HR_PAIR-OLOGIC0:INV.D7"></div>
<div id="bits-xc7v-IO_HR_PAIR-OLOGIC0:INV.D8"></div>
<div id="bits-xc7v-IO_HR_PAIR-OLOGIC0:MISR_ENABLE"></div>
<div id="bits-xc7v-IO_HR_PAIR-OLOGIC0:MISR_ENABLE_FDBK"></div>
<div id="bits-xc7v-IO_HR_PAIR-OLOGIC0:MISR_RESET"></div>
<div id="bits-xc7v-IO_HR_PAIR-OLOGIC0:OFF_SR_SYNC"></div>
<div id="bits-xc7v-IO_HR_PAIR-OLOGIC0:OFF_SR_USED"></div>
<div id="bits-xc7v-IO_HR_PAIR-OLOGIC0:SELFHEAL"></div>
<div id="bits-xc7v-IO_HR_PAIR-OLOGIC0:SERDES"></div>
<div id="bits-xc7v-IO_HR_PAIR-OLOGIC0:TBYTE_CTL"></div>
<div id="bits-xc7v-IO_HR_PAIR-OLOGIC0:TBYTE_SRC"></div>
<div id="bits-xc7v-IO_HR_PAIR-OLOGIC0:TFF_SR_SYNC"></div>
<div id="bits-xc7v-IO_HR_PAIR-OLOGIC0:TFF_SR_USED"></div>
<div id="bits-xc7v-IO_HR_PAIR-OLOGIC1:INV.CLKDIV"></div>
<div id="bits-xc7v-IO_HR_PAIR-OLOGIC1:INV.CLKDIVF"></div>
<div id="bits-xc7v-IO_HR_PAIR-OLOGIC1:INV.D1"></div>
<div id="bits-xc7v-IO_HR_PAIR-OLOGIC1:INV.D2"></div>
<div id="bits-xc7v-IO_HR_PAIR-OLOGIC1:INV.D3"></div>
<div id="bits-xc7v-IO_HR_PAIR-OLOGIC1:INV.D4"></div>
<div id="bits-xc7v-IO_HR_PAIR-OLOGIC1:INV.D5"></div>
<div id="bits-xc7v-IO_HR_PAIR-OLOGIC1:INV.D6"></div>
<div id="bits-xc7v-IO_HR_PAIR-OLOGIC1:INV.D7"></div>
<div id="bits-xc7v-IO_HR_PAIR-OLOGIC1:INV.D8"></div>
<div id="bits-xc7v-IO_HR_PAIR-OLOGIC1:MISR_ENABLE"></div>
<div id="bits-xc7v-IO_HR_PAIR-OLOGIC1:MISR_ENABLE_FDBK"></div>
<div id="bits-xc7v-IO_HR_PAIR-OLOGIC1:MISR_RESET"></div>
<div id="bits-xc7v-IO_HR_PAIR-OLOGIC1:OFF_SR_SYNC"></div>
<div id="bits-xc7v-IO_HR_PAIR-OLOGIC1:OFF_SR_USED"></div>
<div id="bits-xc7v-IO_HR_PAIR-OLOGIC1:SELFHEAL"></div>
<div id="bits-xc7v-IO_HR_PAIR-OLOGIC1:SERDES"></div>
<div id="bits-xc7v-IO_HR_PAIR-OLOGIC1:TBYTE_CTL"></div>
<div id="bits-xc7v-IO_HR_PAIR-OLOGIC1:TBYTE_SRC"></div>
<div id="bits-xc7v-IO_HR_PAIR-OLOGIC1:TFF_SR_SYNC"></div>
<div id="bits-xc7v-IO_HR_PAIR-OLOGIC1:TFF_SR_USED"></div>
<table class="docutils align-default prjcombine-enum">
<tr><th>IDELAY0:CINVCTRL_SEL</th><th>[0, 34, 38]</th></tr>
<tr><th>IDELAY0:ENABLE</th><th>[0, 33, 54]</th></tr>
<tr><th>IDELAY0:HIGH_PERFORMANCE_MODE</th><th>[0, 33, 18]</th></tr>
<tr><th>IDELAY0:INV.C</th><th>[0, 35, 39]</th></tr>
<tr><th>IDELAY0:INV.DATAIN</th><th>[0, 34, 46]</th></tr>
<tr><th>IDELAY0:INV.IDATAIN</th><th>[0, 32, 55]</th></tr>
<tr><th>IDELAY0:PIPE_SEL</th><th>[0, 35, 21]</th></tr>
<tr><th>IDELAY1:CINVCTRL_SEL</th><th>[1, 35, 25]</th></tr>
<tr><th>IDELAY1:ENABLE</th><th>[1, 32, 9]</th></tr>
<tr><th>IDELAY1:HIGH_PERFORMANCE_MODE</th><th>[1, 32, 45]</th></tr>
<tr><th>IDELAY1:INV.C</th><th>[1, 34, 24]</th></tr>
<tr><th>IDELAY1:INV.DATAIN</th><th>[1, 35, 17]</th></tr>
<tr><th>IDELAY1:INV.IDATAIN</th><th>[1, 33, 8]</th></tr>
<tr><th>IDELAY1:PIPE_SEL</th><th>[1, 34, 42]</th></tr>
<tr><th>ILOGIC0:BITSLIP_ENABLE</th><th>[0, 27, 20]</th></tr>
<tr><th>ILOGIC0:DYN_CLKDIVP_INV_EN</th><th>[0, 26, 11]</th></tr>
<tr><th>ILOGIC0:DYN_CLKDIV_INV_EN</th><th>[0, 26, 9]</th></tr>
<tr><th>ILOGIC0:DYN_CLK_INV_EN</th><th>[0, 28, 0]</th></tr>
<tr><th>ILOGIC0:D_EMU1</th><th>[0, 28, 62]</th></tr>
<tr><th>ILOGIC0:D_EMU2</th><th>[0, 29, 61]</th></tr>
<tr><th>ILOGIC0:IFF_DELAY_ENABLE</th><th>[0, 29, 11]</th></tr>
<tr><th>ILOGIC0:IFF_SR_USED</th><th>[0, 26, 57]</th></tr>
<tr><th>ILOGIC0:IFF_TSBYPASS_ENABLE</th><th>[0, 28, 14]</th></tr>
<tr><th>ILOGIC0:IFF_ZHOLD</th><th>[0, 28, 8]</th></tr>
<tr><th>ILOGIC0:INV.CLKDIV</th><th>[0, 27, 8]</th></tr>
<tr><th>ILOGIC0:INV.CLKDIVP</th><th>[0, 26, 13]</th></tr>
<tr><th>ILOGIC0:INV.OCLK1</th><th>[0, 29, 63]</th></tr>
<tr><th>ILOGIC0:INV.OCLK2</th><th>[0, 29, 3]</th></tr>
<tr><th>ILOGIC0:INV.ZHOLD_FABRIC</th><th>[0, 29, 31]</th></tr>
<tr><th>ILOGIC0:INV.ZHOLD_IFF</th><th>[0, 29, 7]</th></tr>
<tr><th>ILOGIC0:I_DELAY_ENABLE</th><th>[0, 28, 26]</th></tr>
<tr><th>ILOGIC0:I_TSBYPASS_ENABLE</th><th>[0, 28, 24]</th></tr>
<tr><th>ILOGIC0:I_ZHOLD</th><th>[0, 28, 30]</th></tr>
<tr><th>ILOGIC0:RANK23_DLY</th><th>[0, 26, 27]</th></tr>
<tr><th>ILOGIC0:SERDES</th><th>[0, 26, 25]</th></tr>
<tr><th>ILOGIC0:ZHOLD_ENABLE</th><th>[0, 29, 25]</th></tr>
<tr><th>ILOGIC1:BITSLIP_ENABLE</th><th>[1, 26, 43]</th></tr>
<tr><th>ILOGIC1:DYN_CLKDIVP_INV_EN</th><th>[1, 27, 52]</th></tr>
<tr><th>ILOGIC1:DYN_CLKDIV_INV_EN</th><th>[1, 27, 54]</th></tr>
<tr><th>ILOGIC1:DYN_CLK_INV_EN</th><th>[1, 29, 63]</th></tr>
<tr><th>ILOGIC1:D_EMU1</th><th>[1, 29, 1]</th></tr>
<tr><th>ILOGIC1:D_EMU2</th><th>[1, 28, 2]</th></tr>
<tr><th>ILOGIC1:IFF_DELAY_ENABLE</th><th>[1, 28, 52]</th></tr>
<tr><th>ILOGIC1:IFF_SR_USED</th><th>[1, 27, 6]</th></tr>
<tr><th>ILOGIC1:IFF_TSBYPASS_ENABLE</th><th>[1, 29, 49]</th></tr>
<tr><th>ILOGIC1:IFF_ZHOLD</th><th>[1, 29, 55]</th></tr>
<tr><th>ILOGIC1:INV.CLKDIV</th><th>[1, 26, 55]</th></tr>
<tr><th>ILOGIC1:INV.CLKDIVP</th><th>[1, 27, 50]</th></tr>
<tr><th>ILOGIC1:INV.OCLK1</th><th>[1, 28, 0]</th></tr>
<tr><th>ILOGIC1:INV.OCLK2</th><th>[1, 28, 60]</th></tr>
<tr><th>ILOGIC1:INV.ZHOLD_FABRIC</th><th>[1, 28, 32]</th></tr>
<tr><th>ILOGIC1:INV.ZHOLD_IFF</th><th>[1, 28, 56]</th></tr>
<tr><th>ILOGIC1:I_DELAY_ENABLE</th><th>[1, 29, 37]</th></tr>
<tr><th>ILOGIC1:I_TSBYPASS_ENABLE</th><th>[1, 29, 39]</th></tr>
<tr><th>ILOGIC1:I_ZHOLD</th><th>[1, 29, 33]</th></tr>
<tr><th>ILOGIC1:RANK23_DLY</th><th>[1, 27, 36]</th></tr>
<tr><th>ILOGIC1:SERDES</th><th>[1, 27, 38]</th></tr>
<tr><th>ILOGIC1:ZHOLD_ENABLE</th><th>[1, 28, 38]</th></tr>
<tr><th>IOB0:DQS_BIAS</th><th>[0, 39, 37]</th></tr>
<tr><th>IOB0:INPUT_MISC</th><th>[0, 39, 47]</th></tr>
<tr><th>IOB0:LOW_VOLTAGE</th><th>[0, 38, 32]</th></tr>
<tr><th>IOB0:LVDS_GROUP</th><th>[0, 38, 24]</th></tr>
<tr><th>IOB0:OUTPUT_MISC_B</th><th>[0, 38, 60]</th></tr>
<tr><th>IOB0:PULL_DYNAMIC</th><th>[0, 38, 36]</th></tr>
<tr><th>IOB0:VREF_SYSMON</th><th>[0, 39, 39]</th></tr>
<tr><th>IOB1:DQS_BIAS</th><th>[1, 38, 26]</th></tr>
<tr><th>IOB1:INPUT_MISC</th><th>[1, 38, 16]</th></tr>
<tr><th>IOB1:LOW_VOLTAGE</th><th>[1, 39, 31]</th></tr>
<tr><th>IOB1:LVDS_GROUP</th><th>[1, 39, 39]</th></tr>
<tr><th>IOB1:OUTPUT_MISC_B</th><th>[1, 39, 3]</th></tr>
<tr><th>IOB1:PULL_DYNAMIC</th><th>[1, 39, 27]</th></tr>
<tr><th>IOB1:VREF_SYSMON</th><th>[1, 38, 24]</th></tr>
<tr><th>OLOGIC0:INV.CLKDIV</th><th>[0, 31, 42]</th></tr>
<tr><th>OLOGIC0:INV.CLKDIVF</th><th>[0, 30, 33]</th></tr>
<tr><th>OLOGIC0:INV.D1</th><th>[0, 31, 30]</th></tr>
<tr><th>OLOGIC0:INV.D2</th><th>[0, 30, 25]</th></tr>
<tr><th>OLOGIC0:INV.D3</th><th>[0, 30, 21]</th></tr>
<tr><th>OLOGIC0:INV.D4</th><th>[0, 30, 17]</th></tr>
<tr><th>OLOGIC0:INV.D5</th><th>[0, 31, 14]</th></tr>
<tr><th>OLOGIC0:INV.D6</th><th>[0, 30, 13]</th></tr>
<tr><th>OLOGIC0:INV.D7</th><th>[0, 30, 9]</th></tr>
<tr><th>OLOGIC0:INV.D8</th><th>[0, 31, 2]</th></tr>
<tr><th>OLOGIC0:MISR_ENABLE</th><th>[0, 31, 16]</th></tr>
<tr><th>OLOGIC0:MISR_ENABLE_FDBK</th><th>[0, 31, 10]</th></tr>
<tr><th>OLOGIC0:MISR_RESET</th><th>[0, 31, 8]</th></tr>
<tr><th>OLOGIC0:OFF_SR_SYNC</th><th>[0, 33, 33]</th></tr>
<tr><th>OLOGIC0:OFF_SR_USED</th><th>[0, 33, 15]</th></tr>
<tr><th>OLOGIC0:SELFHEAL</th><th>[0, 30, 31]</th></tr>
<tr><th>OLOGIC0:SERDES</th><th>[0, 32, 54]</th></tr>
<tr><th>OLOGIC0:TBYTE_CTL</th><th>[0, 33, 47]</th></tr>
<tr><th>OLOGIC0:TBYTE_SRC</th><th>[0, 33, 43]</th></tr>
<tr><th>OLOGIC0:TFF_SR_SYNC</th><th>[0, 33, 55]</th></tr>
<tr><th>OLOGIC0:TFF_SR_USED</th><th>[0, 32, 38]</th></tr>
<tr><th>OLOGIC1:INV.CLKDIV</th><th>[1, 30, 21]</th></tr>
<tr><th>OLOGIC1:INV.CLKDIVF</th><th>[1, 31, 30]</th></tr>
<tr><th>OLOGIC1:INV.D1</th><th>[1, 30, 33]</th></tr>
<tr><th>OLOGIC1:INV.D2</th><th>[1, 31, 38]</th></tr>
<tr><th>OLOGIC1:INV.D3</th><th>[1, 31, 42]</th></tr>
<tr><th>OLOGIC1:INV.D4</th><th>[1, 31, 46]</th></tr>
<tr><th>OLOGIC1:INV.D5</th><th>[1, 30, 49]</th></tr>
<tr><th>OLOGIC1:INV.D6</th><th>[1, 31, 50]</th></tr>
<tr><th>OLOGIC1:INV.D7</th><th>[1, 31, 54]</th></tr>
<tr><th>OLOGIC1:INV.D8</th><th>[1, 30, 61]</th></tr>
<tr><th>OLOGIC1:MISR_ENABLE</th><th>[1, 30, 47]</th></tr>
<tr><th>OLOGIC1:MISR_ENABLE_FDBK</th><th>[1, 30, 53]</th></tr>
<tr><th>OLOGIC1:MISR_RESET</th><th>[1, 30, 55]</th></tr>
<tr><th>OLOGIC1:OFF_SR_SYNC</th><th>[1, 32, 30]</th></tr>
<tr><th>OLOGIC1:OFF_SR_USED</th><th>[1, 32, 48]</th></tr>
<tr><th>OLOGIC1:SELFHEAL</th><th>[1, 31, 32]</th></tr>
<tr><th>OLOGIC1:SERDES</th><th>[1, 33, 9]</th></tr>
<tr><th>OLOGIC1:TBYTE_CTL</th><th>[1, 32, 16]</th></tr>
<tr><th>OLOGIC1:TBYTE_SRC</th><th>[1, 32, 20]</th></tr>
<tr><th>OLOGIC1:TFF_SR_SYNC</th><th>[1, 32, 8]</th></tr>
<tr><th>OLOGIC1:TFF_SR_USED</th><th>[1, 33, 25]</th></tr>
<tr><td>Non-inverted</td><td>[0]</td></tr>
</table>
<div id="bits-xc7v-IO_HR_PAIR-ILOGIC0:DATA_WIDTH"></div>
<div id="bits-xc7v-IO_HR_PAIR-ILOGIC1:DATA_WIDTH"></div>
<table class="docutils align-default prjcombine-enum">
<tr><th>ILOGIC0:DATA_WIDTH</th><th>[0, 27, 18]</th><th>[0, 26, 17]</th><th>[0, 27, 16]</th><th>[0, 26, 15]</th></tr>
<tr><th>ILOGIC1:DATA_WIDTH</th><th>[1, 26, 45]</th><th>[1, 27, 46]</th><th>[1, 26, 47]</th><th>[1, 27, 48]</th></tr>
<tr><td>NONE</td><td>0</td><td>0</td><td>0</td><td>0</td></tr>
<tr><td>2</td><td>0</td><td>0</td><td>1</td><td>0</td></tr>
<tr><td>3</td><td>0</td><td>0</td><td>1</td><td>1</td></tr>
<tr><td>4</td><td>0</td><td>1</td><td>0</td><td>0</td></tr>
<tr><td>5</td><td>0</td><td>1</td><td>0</td><td>1</td></tr>
<tr><td>6</td><td>0</td><td>1</td><td>1</td><td>0</td></tr>
<tr><td>7</td><td>0</td><td>1</td><td>1</td><td>1</td></tr>
<tr><td>8</td><td>1</td><td>0</td><td>0</td><td>0</td></tr>
<tr><td>10</td><td>1</td><td>0</td><td>1</td><td>0</td></tr>
<tr><td>14</td><td>1</td><td>1</td><td>1</td><td>0</td></tr>
</table>
<div id="bits-xc7v-IO_HR_PAIR-ILOGIC0:DATA_RATE"></div>
<div id="bits-xc7v-IO_HR_PAIR-ILOGIC1:DATA_RATE"></div>
<table class="docutils align-default prjcombine-enum">
<tr><th>ILOGIC0:DATA_RATE</th><th>[0, 26, 19]</th></tr>
<tr><th>ILOGIC1:DATA_RATE</th><th>[1, 27, 44]</th></tr>
<tr><td>DDR</td><td>0</td></tr>
<tr><td>SDR</td><td>1</td></tr>
</table>
<div id="bits-xc7v-IO_HR_PAIR-ILOGIC0:SERDES_MODE"></div>
<div id="bits-xc7v-IO_HR_PAIR-ILOGIC1:SERDES_MODE"></div>
<div id="bits-xc7v-IO_HR_PAIR-OLOGIC0:SERDES_MODE"></div>
<div id="bits-xc7v-IO_HR_PAIR-OLOGIC1:SERDES_MODE"></div>
<table class="docutils align-default prjcombine-enum">
<tr><th>ILOGIC0:SERDES_MODE</th><th>[0, 26, 21]</th></tr>
<tr><th>ILOGIC1:SERDES_MODE</th><th>[1, 27, 42]</th></tr>
<tr><th>OLOGIC0:SERDES_MODE</th><th>[0, 32, 44]</th></tr>
<tr><th>OLOGIC1:SERDES_MODE</th><th>[1, 33, 19]</th></tr>
<tr><td>MASTER</td><td>0</td></tr>
<tr><td>SLAVE</td><td>1</td></tr>
</table>
<div id="bits-xc7v-IO_HR_PAIR-ILOGIC0:DDR_CLK_EDGE"></div>
<div id="bits-xc7v-IO_HR_PAIR-ILOGIC1:DDR_CLK_EDGE"></div>
<table class="docutils align-default prjcombine-enum">
<tr><th>ILOGIC0:DDR_CLK_EDGE</th><th>[0, 27, 28]</th><th>[0, 26, 29]</th></tr>
<tr><th>ILOGIC1:DDR_CLK_EDGE</th><th>[1, 26, 35]</th><th>[1, 27, 34]</th></tr>
<tr><td>SAME_EDGE_PIPELINED</td><td>0</td><td>0</td></tr>
<tr><td>OPPOSITE_EDGE</td><td>0</td><td>1</td></tr>
<tr><td>SAME_EDGE</td><td>1</td><td>0</td></tr>
</table>
<div id="bits-xc7v-IO_HR_PAIR-ILOGIC0:NUM_CE"></div>
<div id="bits-xc7v-IO_HR_PAIR-ILOGIC1:NUM_CE"></div>
<table class="docutils align-default prjcombine-enum">
<tr><th>ILOGIC0:NUM_CE</th><th>[0, 26, 47]</th></tr>
<tr><th>ILOGIC1:NUM_CE</th><th>[1, 27, 16]</th></tr>
<tr><td>1</td><td>0</td></tr>
<tr><td>2</td><td>1</td></tr>
</table>
<div id="bits-xc7v-IO_HR_PAIR-ILOGIC0:INTERFACE_TYPE"></div>
<div id="bits-xc7v-IO_HR_PAIR-ILOGIC1:INTERFACE_TYPE"></div>
<table class="docutils align-default prjcombine-enum">
<tr><th>ILOGIC0:INTERFACE_TYPE</th><th>[0, 27, 12]</th><th>[0, 27, 14]</th><th>[0, 27, 10]</th><th>[0, 27, 26]</th><th>[0, 27, 6]</th></tr>
<tr><th>ILOGIC1:INTERFACE_TYPE</th><th>[1, 26, 51]</th><th>[1, 26, 49]</th><th>[1, 26, 53]</th><th>[1, 26, 37]</th><th>[1, 26, 57]</th></tr>
<tr><td>MEMORY</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td></tr>
<tr><td>NETWORKING</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td></tr>
<tr><td>MEMORY_DDR3</td><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td></tr>
<tr><td>MEMORY_DDR3_V6</td><td>0</td><td>1</td><td>0</td><td>1</td><td>1</td></tr>
<tr><td>OVERSAMPLE</td><td>1</td><td>0</td><td>0</td><td>1</td><td>1</td></tr>
</table>
<div id="bits-xc7v-IO_HR_PAIR-ILOGIC0:IFF1_INIT"></div>
<div id="bits-xc7v-IO_HR_PAIR-ILOGIC0:IFF1_SRVAL"></div>
<div id="bits-xc7v-IO_HR_PAIR-ILOGIC0:IFF2_INIT"></div>
<div id="bits-xc7v-IO_HR_PAIR-ILOGIC0:IFF2_SRVAL"></div>
<div id="bits-xc7v-IO_HR_PAIR-ILOGIC0:IFF3_INIT"></div>
<div id="bits-xc7v-IO_HR_PAIR-ILOGIC0:IFF3_SRVAL"></div>
<div id="bits-xc7v-IO_HR_PAIR-ILOGIC0:IFF4_INIT"></div>
<div id="bits-xc7v-IO_HR_PAIR-ILOGIC0:IFF4_SRVAL"></div>
<div id="bits-xc7v-IO_HR_PAIR-ILOGIC0:IFF_LATCH"></div>
<div id="bits-xc7v-IO_HR_PAIR-ILOGIC0:INV.D"></div>
<div id="bits-xc7v-IO_HR_PAIR-ILOGIC1:IFF1_INIT"></div>
<div id="bits-xc7v-IO_HR_PAIR-ILOGIC1:IFF1_SRVAL"></div>
<div id="bits-xc7v-IO_HR_PAIR-ILOGIC1:IFF2_INIT"></div>
<div id="bits-xc7v-IO_HR_PAIR-ILOGIC1:IFF2_SRVAL"></div>
<div id="bits-xc7v-IO_HR_PAIR-ILOGIC1:IFF3_INIT"></div>
<div id="bits-xc7v-IO_HR_PAIR-ILOGIC1:IFF3_SRVAL"></div>
<div id="bits-xc7v-IO_HR_PAIR-ILOGIC1:IFF4_INIT"></div>
<div id="bits-xc7v-IO_HR_PAIR-ILOGIC1:IFF4_SRVAL"></div>
<div id="bits-xc7v-IO_HR_PAIR-ILOGIC1:IFF_LATCH"></div>
<div id="bits-xc7v-IO_HR_PAIR-ILOGIC1:INV.D"></div>
<div id="bits-xc7v-IO_HR_PAIR-OLOGIC0:INV.CLK1"></div>
<div id="bits-xc7v-IO_HR_PAIR-OLOGIC0:INV.CLK2"></div>
<div id="bits-xc7v-IO_HR_PAIR-OLOGIC0:INV.T1"></div>
<div id="bits-xc7v-IO_HR_PAIR-OLOGIC0:INV.T2"></div>
<div id="bits-xc7v-IO_HR_PAIR-OLOGIC0:INV.T3"></div>
<div id="bits-xc7v-IO_HR_PAIR-OLOGIC0:INV.T4"></div>
<div id="bits-xc7v-IO_HR_PAIR-OLOGIC0:OFF_INIT"></div>
<div id="bits-xc7v-IO_HR_PAIR-OLOGIC0:RANK3_USED"></div>
<div id="bits-xc7v-IO_HR_PAIR-OLOGIC0:TFF_INIT"></div>
<div id="bits-xc7v-IO_HR_PAIR-OLOGIC1:INV.CLK1"></div>
<div id="bits-xc7v-IO_HR_PAIR-OLOGIC1:INV.CLK2"></div>
<div id="bits-xc7v-IO_HR_PAIR-OLOGIC1:INV.T1"></div>
<div id="bits-xc7v-IO_HR_PAIR-OLOGIC1:INV.T2"></div>
<div id="bits-xc7v-IO_HR_PAIR-OLOGIC1:INV.T3"></div>
<div id="bits-xc7v-IO_HR_PAIR-OLOGIC1:INV.T4"></div>
<div id="bits-xc7v-IO_HR_PAIR-OLOGIC1:OFF_INIT"></div>
<div id="bits-xc7v-IO_HR_PAIR-OLOGIC1:RANK3_USED"></div>
<div id="bits-xc7v-IO_HR_PAIR-OLOGIC1:TFF_INIT"></div>
<table class="docutils align-default prjcombine-enum">
<tr><th>ILOGIC0:IFF1_INIT</th><th>[0, 29, 55]</th></tr>
<tr><th>ILOGIC0:IFF1_SRVAL</th><th>[0, 28, 56]</th></tr>
<tr><th>ILOGIC0:IFF2_INIT</th><th>[0, 29, 51]</th></tr>
<tr><th>ILOGIC0:IFF2_SRVAL</th><th>[0, 28, 52]</th></tr>
<tr><th>ILOGIC0:IFF3_INIT</th><th>[0, 29, 41]</th></tr>
<tr><th>ILOGIC0:IFF3_SRVAL</th><th>[0, 28, 42]</th></tr>
<tr><th>ILOGIC0:IFF4_INIT</th><th>[0, 29, 33]</th></tr>
<tr><th>ILOGIC0:IFF4_SRVAL</th><th>[0, 28, 34]</th></tr>
<tr><th>ILOGIC0:IFF_LATCH</th><th>[0, 27, 56]</th></tr>
<tr><th>ILOGIC0:INV.D</th><th>[0, 28, 18]</th></tr>
<tr><th>ILOGIC1:IFF1_INIT</th><th>[1, 28, 8]</th></tr>
<tr><th>ILOGIC1:IFF1_SRVAL</th><th>[1, 29, 7]</th></tr>
<tr><th>ILOGIC1:IFF2_INIT</th><th>[1, 28, 12]</th></tr>
<tr><th>ILOGIC1:IFF2_SRVAL</th><th>[1, 29, 11]</th></tr>
<tr><th>ILOGIC1:IFF3_INIT</th><th>[1, 28, 22]</th></tr>
<tr><th>ILOGIC1:IFF3_SRVAL</th><th>[1, 29, 21]</th></tr>
<tr><th>ILOGIC1:IFF4_INIT</th><th>[1, 28, 30]</th></tr>
<tr><th>ILOGIC1:IFF4_SRVAL</th><th>[1, 29, 29]</th></tr>
<tr><th>ILOGIC1:IFF_LATCH</th><th>[1, 26, 7]</th></tr>
<tr><th>ILOGIC1:INV.D</th><th>[1, 29, 45]</th></tr>
<tr><th>OLOGIC0:INV.CLK1</th><th>[0, 30, 37]</th></tr>
<tr><th>OLOGIC0:INV.CLK2</th><th>[0, 30, 35]</th></tr>
<tr><th>OLOGIC0:INV.T1</th><th>[0, 31, 60]</th></tr>
<tr><th>OLOGIC0:INV.T2</th><th>[0, 31, 56]</th></tr>
<tr><th>OLOGIC0:INV.T3</th><th>[0, 30, 51]</th></tr>
<tr><th>OLOGIC0:INV.T4</th><th>[0, 31, 48]</th></tr>
<tr><th>OLOGIC0:OFF_INIT</th><th>[0, 32, 30]</th></tr>
<tr><th>OLOGIC0:RANK3_USED</th><th>[0, 30, 41]</th></tr>
<tr><th>OLOGIC0:TFF_INIT</th><th>[0, 31, 52]</th></tr>
<tr><th>OLOGIC1:INV.CLK1</th><th>[1, 31, 26]</th></tr>
<tr><th>OLOGIC1:INV.CLK2</th><th>[1, 31, 28]</th></tr>
<tr><th>OLOGIC1:INV.T1</th><th>[1, 30, 3]</th></tr>
<tr><th>OLOGIC1:INV.T2</th><th>[1, 30, 7]</th></tr>
<tr><th>OLOGIC1:INV.T3</th><th>[1, 31, 12]</th></tr>
<tr><th>OLOGIC1:INV.T4</th><th>[1, 30, 15]</th></tr>
<tr><th>OLOGIC1:OFF_INIT</th><th>[1, 33, 33]</th></tr>
<tr><th>OLOGIC1:RANK3_USED</th><th>[1, 31, 22]</th></tr>
<tr><th>OLOGIC1:TFF_INIT</th><th>[1, 30, 11]</th></tr>
<tr><td>Inverted</td><td>~[0]</td></tr>
</table>
<div id="bits-xc7v-IO_HR_PAIR-ILOGIC0:INV.CLK"></div>
<div id="bits-xc7v-IO_HR_PAIR-ILOGIC1:INV.CLK"></div>
<div id="bits-xc7v-IO_HR_PAIR-OLOGIC0:OFF_SRVAL"></div>
<div id="bits-xc7v-IO_HR_PAIR-OLOGIC0:TFF_SRVAL"></div>
<div id="bits-xc7v-IO_HR_PAIR-OLOGIC1:OFF_SRVAL"></div>
<div id="bits-xc7v-IO_HR_PAIR-OLOGIC1:TFF_SRVAL"></div>
<table class="docutils align-default prjcombine-enum">
<tr><th>ILOGIC0:INV.CLK</th><th>[0, 29, 1]</th><th>[0, 28, 4]</th><th>[0, 28, 2]</th></tr>
<tr><th>ILOGIC1:INV.CLK</th><th>[1, 29, 61]</th><th>[1, 29, 59]</th><th>[1, 28, 62]</th></tr>
<tr><th>OLOGIC0:OFF_SRVAL</th><th>[0, 33, 19]</th><th>[0, 32, 32]</th><th>[0, 32, 20]</th></tr>
<tr><th>OLOGIC0:TFF_SRVAL</th><th>[0, 33, 45]</th><th>[0, 32, 52]</th><th>[0, 32, 46]</th></tr>
<tr><th>OLOGIC1:OFF_SRVAL</th><th>[1, 33, 43]</th><th>[1, 33, 31]</th><th>[1, 32, 44]</th></tr>
<tr><th>OLOGIC1:TFF_SRVAL</th><th>[1, 33, 17]</th><th>[1, 33, 11]</th><th>[1, 32, 18]</th></tr>
<tr><td>Inverted</td><td>~[2]</td><td>~[1]</td><td>~[0]</td></tr>
</table>
<div id="bits-xc7v-IO_HR_PAIR-OLOGIC0:MUX.CLKDIVF"></div>
<div id="bits-xc7v-IO_HR_PAIR-OLOGIC0:MUX.CLKDIVFB"></div>
<div id="bits-xc7v-IO_HR_PAIR-OLOGIC1:MUX.CLKDIVF"></div>
<div id="bits-xc7v-IO_HR_PAIR-OLOGIC1:MUX.CLKDIVFB"></div>
<table class="docutils align-default prjcombine-enum">
<tr><th>OLOGIC0:MUX.CLKDIVF</th><th>[0, 29, 6]</th><th>[0, 29, 8]</th><th>[0, 28, 9]</th><th>[0, 29, 2]</th><th>[0, 29, 4]</th><th>[0, 28, 1]</th><th>[0, 28, 3]</th></tr>
<tr><th>OLOGIC0:MUX.CLKDIVFB</th><th>[0, 30, 6]</th><th>[0, 30, 8]</th><th>[0, 31, 9]</th><th>[0, 30, 2]</th><th>[0, 30, 4]</th><th>[0, 31, 1]</th><th>[0, 31, 3]</th></tr>
<tr><th>OLOGIC1:MUX.CLKDIVF</th><th>[1, 28, 57]</th><th>[1, 28, 55]</th><th>[1, 29, 54]</th><th>[1, 28, 61]</th><th>[1, 28, 59]</th><th>[1, 29, 62]</th><th>[1, 29, 60]</th></tr>
<tr><th>OLOGIC1:MUX.CLKDIVFB</th><th>[1, 31, 57]</th><th>[1, 31, 55]</th><th>[1, 30, 54]</th><th>[1, 31, 61]</th><th>[1, 31, 59]</th><th>[1, 30, 62]</th><th>[1, 30, 60]</th></tr>
<tr><td>NONE</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td></tr>
<tr><td>HCLK0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>1</td></tr>
<tr><td>HCLK1</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>1</td><td>0</td></tr>
<tr><td>HCLK2</td><td>0</td><td>0</td><td>1</td><td>0</td><td>1</td><td>0</td><td>0</td></tr>
<tr><td>HCLK3</td><td>0</td><td>0</td><td>1</td><td>1</td><td>0</td><td>0</td><td>0</td></tr>
<tr><td>HCLK4</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td></tr>
<tr><td>HCLK5</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td></tr>
<tr><td>RCLK0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td></tr>
<tr><td>RCLK1</td><td>0</td><td>1</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td></tr>
<tr><td>RCLK2</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td></tr>
<tr><td>RCLK3</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td></tr>
<tr><td>CKINT</td><td>1</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td></tr>
</table>
<div id="bits-xc7v-IO_HR_PAIR-IDELAY0:IDELAY_VALUE_INIT"></div>
<div id="bits-xc7v-IO_HR_PAIR-IDELAY1:IDELAY_VALUE_INIT"></div>
<div id="bits-xc7v-IO_HR_PAIR-ILOGIC0:IDELAY_VALUE"></div>
<div id="bits-xc7v-IO_HR_PAIR-ILOGIC0:IFFDELAY_VALUE"></div>
<div id="bits-xc7v-IO_HR_PAIR-ILOGIC1:IDELAY_VALUE"></div>
<div id="bits-xc7v-IO_HR_PAIR-ILOGIC1:IFFDELAY_VALUE"></div>
<table class="docutils align-default prjcombine-enum">
<tr><th>IDELAY0:IDELAY_VALUE_INIT</th><th>[0, 35, 31]</th><th>[0, 35, 25]</th><th>[0, 35, 17]</th><th>[0, 35, 11]</th><th>[0, 35, 5]</th></tr>
<tr><th>IDELAY1:IDELAY_VALUE_INIT</th><th>[1, 34, 32]</th><th>[1, 34, 38]</th><th>[1, 34, 46]</th><th>[1, 34, 52]</th><th>[1, 34, 58]</th></tr>
<tr><th>ILOGIC0:IDELAY_VALUE</th><th>[0, 28, 46]</th><th>[0, 28, 38]</th><th>[0, 29, 23]</th><th>[0, 28, 16]</th><th>[0, 28, 10]</th></tr>
<tr><th>ILOGIC0:IFFDELAY_VALUE</th><th>[0, 29, 45]</th><th>[0, 29, 37]</th><th>[0, 28, 22]</th><th>[0, 29, 15]</th><th>[0, 29, 9]</th></tr>
<tr><th>ILOGIC1:IDELAY_VALUE</th><th>[1, 29, 17]</th><th>[1, 29, 25]</th><th>[1, 28, 40]</th><th>[1, 29, 47]</th><th>[1, 29, 53]</th></tr>
<tr><th>ILOGIC1:IFFDELAY_VALUE</th><th>[1, 28, 18]</th><th>[1, 28, 26]</th><th>[1, 29, 41]</th><th>[1, 28, 48]</th><th>[1, 28, 54]</th></tr>
<tr><td>Non-inverted</td><td>[4]</td><td>[3]</td><td>[2]</td><td>[1]</td><td>[0]</td></tr>
</table>
<div id="bits-xc7v-IO_HR_PAIR-ILOGIC0:MUX.CLKDIVP"></div>
<div id="bits-xc7v-IO_HR_PAIR-ILOGIC1:MUX.CLKDIVP"></div>
<table class="docutils align-default prjcombine-enum">
<tr><th>ILOGIC0:MUX.CLKDIVP</th><th>[0, 29, 28]</th><th>[0, 28, 29]</th></tr>
<tr><th>ILOGIC1:MUX.CLKDIVP</th><th>[1, 28, 35]</th><th>[1, 29, 34]</th></tr>
<tr><td>NONE</td><td>0</td><td>0</td></tr>
<tr><td>CLKDIV</td><td>0</td><td>1</td></tr>
<tr><td>PHASER</td><td>1</td><td>0</td></tr>
</table>
<div id="bits-xc7v-IO_HR_PAIR-ILOGIC0:SRTYPE"></div>
<div id="bits-xc7v-IO_HR_PAIR-ILOGIC1:SRTYPE"></div>
<table class="docutils align-default prjcombine-enum">
<tr><th>ILOGIC0:SRTYPE</th><th>[0, 28, 60]</th></tr>
<tr><th>ILOGIC1:SRTYPE</th><th>[1, 29, 3]</th></tr>
<tr><td>ASYNC</td><td>0</td></tr>
<tr><td>SYNC</td><td>1</td></tr>
</table>
<div id="bits-xc7v-IO_HR_PAIR-ILOGIC0:MUX.CLK"></div>
<div id="bits-xc7v-IO_HR_PAIR-ILOGIC0:MUX.CLKB"></div>
<div id="bits-xc7v-IO_HR_PAIR-ILOGIC1:MUX.CLK"></div>
<div id="bits-xc7v-IO_HR_PAIR-ILOGIC1:MUX.CLKB"></div>
<table class="docutils align-default prjcombine-enum">
<tr><th>ILOGIC0:MUX.CLK</th><th>[0, 29, 50]</th><th>[0, 28, 51]</th><th>[0, 29, 52]</th><th>[0, 28, 47]</th><th>[0, 28, 49]</th><th>[0, 29, 46]</th><th>[0, 29, 48]</th><th>[0, 28, 53]</th><th>[0, 29, 60]</th><th>[0, 29, 62]</th><th>[0, 28, 61]</th></tr>
<tr><th>ILOGIC0:MUX.CLKB</th><th>[0, 30, 50]</th><th>[0, 31, 51]</th><th>[0, 30, 52]</th><th>[0, 31, 47]</th><th>[0, 31, 49]</th><th>[0, 30, 46]</th><th>[0, 30, 48]</th><th>[0, 31, 53]</th><th>[0, 30, 60]</th><th>[0, 30, 62]</th><th>[0, 31, 61]</th></tr>
<tr><th>ILOGIC1:MUX.CLK</th><th>[1, 28, 13]</th><th>[1, 29, 12]</th><th>[1, 28, 11]</th><th>[1, 29, 16]</th><th>[1, 29, 14]</th><th>[1, 28, 17]</th><th>[1, 28, 15]</th><th>[1, 29, 10]</th><th>[1, 28, 3]</th><th>[1, 28, 1]</th><th>[1, 29, 2]</th></tr>
<tr><th>ILOGIC1:MUX.CLKB</th><th>[1, 31, 13]</th><th>[1, 30, 12]</th><th>[1, 31, 11]</th><th>[1, 30, 16]</th><th>[1, 30, 14]</th><th>[1, 31, 17]</th><th>[1, 31, 15]</th><th>[1, 30, 10]</th><th>[1, 31, 3]</th><th>[1, 31, 1]</th><th>[1, 30, 2]</th></tr>
<tr><td>NONE</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td></tr>
<tr><td>PHASER_ICLK</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td></tr>
<tr><td>PHASER_OCLK</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td></tr>
<tr><td>HCLK0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>0</td><td>0</td></tr>
<tr><td>HCLK1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>1</td><td>1</td><td>0</td><td>0</td></tr>
<tr><td>HCLK2</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>1</td><td>1</td><td>0</td><td>0</td></tr>
<tr><td>HCLK3</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>1</td><td>1</td><td>0</td><td>0</td></tr>
<tr><td>HCLK4</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>1</td><td>0</td><td>0</td></tr>
<tr><td>HCLK5</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td></tr>
<tr><td>RCLK0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td></tr>
<tr><td>RCLK1</td><td>0</td><td>0</td><td>1</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td></tr>
<tr><td>RCLK2</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>1</td><td>0</td><td>0</td></tr>
<tr><td>RCLK3</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td></tr>
<tr><td>IOCLK0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td></tr>
<tr><td>IOCLK1</td><td>0</td><td>1</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td></tr>
<tr><td>IOCLK2</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>1</td><td>0</td><td>0</td></tr>
<tr><td>IOCLK3</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td></tr>
<tr><td>CKINT1</td><td>1</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td></tr>
<tr><td>CKINT0</td><td>1</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td></tr>
</table>
<div id="bits-xc7v-IO_HR_PAIR-OLOGIC0:MUX.CLKDIV"></div>
<div id="bits-xc7v-IO_HR_PAIR-OLOGIC1:MUX.CLKDIV"></div>
<table class="docutils align-default prjcombine-enum">
<tr><th>OLOGIC0:MUX.CLKDIV</th><th>[0, 28, 17]</th><th>[0, 29, 16]</th></tr>
<tr><th>OLOGIC1:MUX.CLKDIV</th><th>[1, 29, 46]</th><th>[1, 28, 47]</th></tr>
<tr><td>NONE</td><td>0</td><td>0</td></tr>
<tr><td>CLKDIVF</td><td>0</td><td>1</td></tr>
<tr><td>PHASER_OCLKDIV</td><td>1</td><td>0</td></tr>
</table>
<div id="bits-xc7v-IO_HR_PAIR-ILOGIC0:TSBYPASS_MUX"></div>
<div id="bits-xc7v-IO_HR_PAIR-ILOGIC1:TSBYPASS_MUX"></div>
<table class="docutils align-default prjcombine-enum">
<tr><th>ILOGIC0:TSBYPASS_MUX</th><th>[0, 29, 17]</th></tr>
<tr><th>ILOGIC1:TSBYPASS_MUX</th><th>[1, 28, 46]</th></tr>
<tr><td>T</td><td>0</td></tr>
<tr><td>GND</td><td>1</td></tr>
</table>
<div id="bits-xc7v-IO_HR_PAIR-OLOGIC0:MUX.CLK"></div>
<div id="bits-xc7v-IO_HR_PAIR-OLOGIC0:MUX.CLKB"></div>
<div id="bits-xc7v-IO_HR_PAIR-OLOGIC1:MUX.CLK"></div>
<div id="bits-xc7v-IO_HR_PAIR-OLOGIC1:MUX.CLKB"></div>
<table class="docutils align-default prjcombine-enum">
<tr><th>OLOGIC0:MUX.CLK</th><th>[0, 29, 34]</th><th>[0, 28, 35]</th><th>[0, 29, 38]</th><th>[0, 28, 31]</th><th>[0, 28, 33]</th><th>[0, 29, 30]</th><th>[0, 29, 32]</th><th>[0, 28, 39]</th><th>[0, 28, 43]</th><th>[0, 28, 45]</th><th>[0, 29, 44]</th></tr>
<tr><th>OLOGIC0:MUX.CLKB</th><th>[0, 30, 34]</th><th>[0, 31, 35]</th><th>[0, 30, 38]</th><th>[0, 31, 31]</th><th>[0, 31, 33]</th><th>[0, 30, 30]</th><th>[0, 30, 32]</th><th>[0, 31, 39]</th><th>[0, 31, 43]</th><th>[0, 31, 45]</th><th>[0, 30, 44]</th></tr>
<tr><th>OLOGIC1:MUX.CLK</th><th>[1, 28, 29]</th><th>[1, 29, 28]</th><th>[1, 28, 25]</th><th>[1, 29, 32]</th><th>[1, 29, 30]</th><th>[1, 28, 33]</th><th>[1, 28, 31]</th><th>[1, 29, 24]</th><th>[1, 29, 20]</th><th>[1, 29, 18]</th><th>[1, 28, 19]</th></tr>
<tr><th>OLOGIC1:MUX.CLKB</th><th>[1, 31, 29]</th><th>[1, 30, 28]</th><th>[1, 31, 25]</th><th>[1, 30, 32]</th><th>[1, 30, 30]</th><th>[1, 31, 33]</th><th>[1, 31, 31]</th><th>[1, 30, 24]</th><th>[1, 30, 20]</th><th>[1, 30, 18]</th><th>[1, 31, 19]</th></tr>
<tr><td>NONE</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td></tr>
<tr><td>PHASER_OCLK</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td></tr>
<tr><td>PHASER_OCLK90</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td></tr>
<tr><td>HCLK0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>1</td><td>0</td><td>0</td><td>1</td></tr>
<tr><td>HCLK1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>1</td><td>0</td><td>0</td><td>1</td></tr>
<tr><td>HCLK2</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>1</td></tr>
<tr><td>HCLK3</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>1</td></tr>
<tr><td>HCLK4</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>1</td></tr>
<tr><td>HCLK5</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td></tr>
<tr><td>RCLK0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td></tr>
<tr><td>RCLK1</td><td>0</td><td>0</td><td>1</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td></tr>
<tr><td>RCLK2</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>1</td></tr>
<tr><td>RCLK3</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td></tr>
<tr><td>IOCLK0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td></tr>
<tr><td>IOCLK1</td><td>0</td><td>1</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td></tr>
<tr><td>IOCLK2</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>1</td></tr>
<tr><td>IOCLK3</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td></tr>
<tr><td>CKINT</td><td>1</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td></tr>
</table>
<div id="bits-xc7v-IO_HR_PAIR-OLOGIC0:MISR_CLK_SELECT"></div>
<div id="bits-xc7v-IO_HR_PAIR-OLOGIC1:MISR_CLK_SELECT"></div>
<table class="docutils align-default prjcombine-enum">
<tr><th>OLOGIC0:MISR_CLK_SELECT</th><th>[0, 30, 5]</th><th>[0, 30, 15]</th></tr>
<tr><th>OLOGIC1:MISR_CLK_SELECT</th><th>[1, 31, 58]</th><th>[1, 31, 48]</th></tr>
<tr><td>NONE</td><td>0</td><td>0</td></tr>
<tr><td>CLK1</td><td>0</td><td>1</td></tr>
<tr><td>CLK2</td><td>1</td><td>0</td></tr>
</table>
<div id="bits-xc7v-IO_HR_PAIR-OLOGIC0:MUX.CLKDIVB"></div>
<div id="bits-xc7v-IO_HR_PAIR-OLOGIC1:MUX.CLKDIVB"></div>
<table class="docutils align-default prjcombine-enum">
<tr><th>OLOGIC0:MUX.CLKDIVB</th><th>[0, 31, 17]</th><th>[0, 30, 16]</th></tr>
<tr><th>OLOGIC1:MUX.CLKDIVB</th><th>[1, 30, 46]</th><th>[1, 31, 47]</th></tr>
<tr><td>NONE</td><td>0</td><td>0</td></tr>
<tr><td>CLKDIVFB</td><td>0</td><td>1</td></tr>
<tr><td>PHASER_OCLKDIV</td><td>1</td><td>0</td></tr>
</table>
<div id="bits-xc7v-IO_HR_PAIR-OLOGIC0:DATA_WIDTH"></div>
<div id="bits-xc7v-IO_HR_PAIR-OLOGIC1:DATA_WIDTH"></div>
<table class="docutils align-default prjcombine-enum">
<tr><th>OLOGIC0:DATA_WIDTH</th><th>[0, 31, 26]</th><th>[0, 31, 12]</th><th>[0, 30, 11]</th><th>[0, 31, 4]</th><th>[0, 30, 7]</th><th>[0, 31, 6]</th><th>[0, 30, 3]</th><th>[0, 30, 1]</th><th>[0, 31, 0]</th></tr>
<tr><th>OLOGIC1:DATA_WIDTH</th><th>[1, 30, 37]</th><th>[1, 30, 51]</th><th>[1, 31, 52]</th><th>[1, 30, 59]</th><th>[1, 31, 56]</th><th>[1, 30, 57]</th><th>[1, 31, 60]</th><th>[1, 31, 62]</th><th>[1, 30, 63]</th></tr>
<tr><td>NONE</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td></tr>
<tr><td>2</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td></tr>
<tr><td>3</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td></tr>
<tr><td>4</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td></tr>
<tr><td>5</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td></tr>
<tr><td>6</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td></tr>
<tr><td>7</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td></tr>
<tr><td>8</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td></tr>
<tr><td>10</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td></tr>
<tr><td>14</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td></tr>
</table>
<div id="bits-xc7v-IO_HR_PAIR-OLOGIC0:CLK_RATIO"></div>
<div id="bits-xc7v-IO_HR_PAIR-OLOGIC1:CLK_RATIO"></div>
<table class="docutils align-default prjcombine-enum">
<tr><th>OLOGIC0:CLK_RATIO</th><th>[0, 30, 27]</th><th>[0, 30, 29]</th><th>[0, 31, 32]</th><th>[0, 31, 28]</th></tr>
<tr><th>OLOGIC1:CLK_RATIO</th><th>[1, 31, 36]</th><th>[1, 31, 34]</th><th>[1, 30, 31]</th><th>[1, 30, 35]</th></tr>
<tr><td>NONE</td><td>0</td><td>0</td><td>0</td><td>0</td></tr>
<tr><td>2</td><td>0</td><td>0</td><td>0</td><td>1</td></tr>
<tr><td>3</td><td>0</td><td>0</td><td>1</td><td>0</td></tr>
<tr><td>4</td><td>0</td><td>0</td><td>1</td><td>1</td></tr>
<tr><td>5</td><td>0</td><td>1</td><td>0</td><td>1</td></tr>
<tr><td>7_8</td><td>1</td><td>1</td><td>0</td><td>0</td></tr>
<tr><td>6</td><td>1</td><td>1</td><td>0</td><td>1</td></tr>
</table>
<div id="bits-xc7v-IO_HR_PAIR-OLOGIC0:OMUX"></div>
<div id="bits-xc7v-IO_HR_PAIR-OLOGIC1:OMUX"></div>
<table class="docutils align-default prjcombine-enum">
<tr><th>OLOGIC0:OMUX</th><th>[0, 33, 17]</th><th>[0, 32, 14]</th><th>[0, 32, 36]</th><th>[0, 32, 34]</th><th>[0, 32, 16]</th></tr>
<tr><th>OLOGIC1:OMUX</th><th>[1, 32, 46]</th><th>[1, 33, 49]</th><th>[1, 33, 27]</th><th>[1, 33, 29]</th><th>[1, 33, 47]</th></tr>
<tr><td>NONE</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td></tr>
<tr><td>D1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td></tr>
<tr><td>SERDES_SDR</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td></tr>
<tr><td>DDR</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td></tr>
<tr><td>FF</td><td>0</td><td>1</td><td>0</td><td>1</td><td>0</td></tr>
<tr><td>LATCH</td><td>1</td><td>0</td><td>0</td><td>1</td><td>0</td></tr>
</table>
<div id="bits-xc7v-IO_HR_PAIR-OLOGIC0:TRISTATE_WIDTH"></div>
<div id="bits-xc7v-IO_HR_PAIR-OLOGIC1:TRISTATE_WIDTH"></div>
<table class="docutils align-default prjcombine-enum">
<tr><th>OLOGIC0:TRISTATE_WIDTH</th><th>[0, 33, 37]</th></tr>
<tr><th>OLOGIC1:TRISTATE_WIDTH</th><th>[1, 32, 26]</th></tr>
<tr><td>1</td><td>0</td></tr>
<tr><td>4</td><td>1</td></tr>
</table>
<div id="bits-xc7v-IO_HR_PAIR-OLOGIC0:TMUX"></div>
<div id="bits-xc7v-IO_HR_PAIR-OLOGIC1:TMUX"></div>
<table class="docutils align-default prjcombine-enum">
<tr><th>OLOGIC0:TMUX</th><th>[0, 32, 60]</th><th>[0, 33, 59]</th><th>[0, 33, 57]</th><th>[0, 32, 58]</th><th>[0, 33, 61]</th></tr>
<tr><th>OLOGIC1:TMUX</th><th>[1, 33, 3]</th><th>[1, 32, 4]</th><th>[1, 32, 6]</th><th>[1, 33, 5]</th><th>[1, 32, 2]</th></tr>
<tr><td>NONE</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td></tr>
<tr><td>T1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td></tr>
<tr><td>SERDES_SDR</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td></tr>
<tr><td>DDR</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td></tr>
<tr><td>FF</td><td>0</td><td>1</td><td>0</td><td>1</td><td>0</td></tr>
<tr><td>LATCH</td><td>1</td><td>0</td><td>0</td><td>1</td><td>0</td></tr>
</table>
<div id="bits-xc7v-IO_HR_PAIR-IDELAY0:IDELAY_TYPE"></div>
<div id="bits-xc7v-IO_HR_PAIR-IDELAY1:IDELAY_TYPE"></div>
<table class="docutils align-default prjcombine-enum">
<tr><th>IDELAY0:IDELAY_TYPE</th><th>[0, 34, 14]</th><th>[0, 34, 8]</th></tr>
<tr><th>IDELAY1:IDELAY_TYPE</th><th>[1, 35, 49]</th><th>[1, 35, 55]</th></tr>
<tr><td>FIXED</td><td>0</td><td>0</td></tr>
<tr><td>VARIABLE</td><td>0</td><td>1</td></tr>
<tr><td>VAR_LOAD</td><td>1</td><td>1</td></tr>
</table>
<div id="bits-xc7v-IO_HR_PAIR-IDELAY0:IDELAY_VALUE_CUR"></div>
<div id="bits-xc7v-IO_HR_PAIR-IDELAY1:IDELAY_VALUE_CUR"></div>
<table class="docutils align-default prjcombine-enum">
<tr><th>IDELAY0:IDELAY_VALUE_CUR</th><th>[0, 35, 33]</th><th>[0, 35, 27]</th><th>[0, 35, 19]</th><th>[0, 35, 13]</th><th>[0, 35, 7]</th></tr>
<tr><th>IDELAY1:IDELAY_VALUE_CUR</th><th>[1, 34, 30]</th><th>[1, 34, 36]</th><th>[1, 34, 44]</th><th>[1, 34, 50]</th><th>[1, 34, 56]</th></tr>
<tr><td>Inverted</td><td>~[4]</td><td>~[3]</td><td>~[2]</td><td>~[1]</td><td>~[0]</td></tr>
</table>
<div id="bits-xc7v-IO_HR_PAIR-IDELAY0:DELAY_SRC"></div>
<div id="bits-xc7v-IO_HR_PAIR-IDELAY1:DELAY_SRC"></div>
<table class="docutils align-default prjcombine-enum">
<tr><th>IDELAY0:DELAY_SRC</th><th>[0, 35, 57]</th><th>[0, 34, 56]</th><th>[0, 34, 58]</th><th>[0, 35, 55]</th></tr>
<tr><th>IDELAY1:DELAY_SRC</th><th>[1, 34, 6]</th><th>[1, 35, 7]</th><th>[1, 35, 5]</th><th>[1, 34, 8]</th></tr>
<tr><td>NONE</td><td>0</td><td>0</td><td>0</td><td>0</td></tr>
<tr><td>IDATAIN</td><td>0</td><td>0</td><td>0</td><td>1</td></tr>
<tr><td>DATAIN</td><td>0</td><td>0</td><td>1</td><td>0</td></tr>
<tr><td>OFB</td><td>0</td><td>1</td><td>0</td><td>0</td></tr>
<tr><td>DELAYCHAIN_OSC</td><td>1</td><td>0</td><td>0</td><td>0</td></tr>
</table>
<div id="bits-xc7v-IO_HR_PAIR-IOB0:DRIVE"></div>
<div id="bits-xc7v-IO_HR_PAIR-IOB1:DRIVE"></div>
<table class="docutils align-default prjcombine-enum">
<tr><th>IOB0:DRIVE</th><th>[0, 38, 10]</th><th>[0, 39, 9]</th><th>[0, 38, 8]</th><th>[0, 39, 3]</th><th>[0, 38, 2]</th><th>[0, 39, 1]</th><th>[0, 38, 0]</th></tr>
<tr><th>IOB1:DRIVE</th><th>[1, 39, 53]</th><th>[1, 38, 54]</th><th>[1, 39, 55]</th><th>[1, 38, 60]</th><th>[1, 39, 61]</th><th>[1, 38, 62]</th><th>[1, 39, 63]</th></tr>
<tr><td>Mixed inversion</td><td>[6]</td><td>~[5]</td><td>~[4]</td><td>[3]</td><td>~[2]</td><td>[1]</td><td>[0]</td></tr>
</table>
<div id="bits-xc7v-IO_HR_PAIR-IOB0:IN_TERM"></div>
<div id="bits-xc7v-IO_HR_PAIR-IOB1:IN_TERM"></div>
<table class="docutils align-default prjcombine-enum">
<tr><th>IOB0:IN_TERM</th><th>[0, 38, 6]</th><th>[0, 39, 5]</th><th>[0, 39, 7]</th><th>[0, 38, 4]</th></tr>
<tr><th>IOB1:IN_TERM</th><th>[1, 39, 57]</th><th>[1, 38, 58]</th><th>[1, 39, 59]</th><th>[1, 38, 56]</th></tr>
<tr><td>NONE</td><td>0</td><td>0</td><td>0</td><td>0</td></tr>
<tr><td>UNTUNED_SPLIT_60</td><td>0</td><td>0</td><td>1</td><td>1</td></tr>
<tr><td>UNTUNED_SPLIT_50</td><td>0</td><td>1</td><td>1</td><td>1</td></tr>
<tr><td>UNTUNED_SPLIT_40</td><td>1</td><td>1</td><td>1</td><td>1</td></tr>
</table>
<div id="bits-xc7v-IO_HR_PAIR-IOB0:SLEW"></div>
<div id="bits-xc7v-IO_HR_PAIR-IOB1:SLEW"></div>
<table class="docutils align-default prjcombine-enum">
<tr><th>IOB0:SLEW</th><th>[0, 39, 23]</th><th>[0, 38, 22]</th><th>[0, 39, 21]</th><th>[0, 38, 20]</th><th>[0, 39, 19]</th><th>[0, 38, 18]</th><th>[0, 39, 17]</th><th>[0, 38, 16]</th><th>[0, 39, 15]</th><th>[0, 38, 14]</th></tr>
<tr><th>IOB1:SLEW</th><th>[1, 38, 40]</th><th>[1, 39, 41]</th><th>[1, 38, 42]</th><th>[1, 39, 43]</th><th>[1, 38, 44]</th><th>[1, 39, 45]</th><th>[1, 38, 46]</th><th>[1, 39, 47]</th><th>[1, 38, 48]</th><th>[1, 39, 49]</th></tr>
<tr><td>Mixed inversion</td><td>[9]</td><td>[8]</td><td>[7]</td><td>[6]</td><td>[5]</td><td>[4]</td><td>[3]</td><td>[2]</td><td>[1]</td><td>~[0]</td></tr>
</table>
<div id="bits-xc7v-IO_HR_PAIR-IOB0:IBUFDISABLE_SEL"></div>
<div id="bits-xc7v-IO_HR_PAIR-IOB0:INTERMDISABLE_SEL"></div>
<div id="bits-xc7v-IO_HR_PAIR-IOB1:IBUFDISABLE_SEL"></div>
<div id="bits-xc7v-IO_HR_PAIR-IOB1:INTERMDISABLE_SEL"></div>
<table class="docutils align-default prjcombine-enum">
<tr><th>IOB0:IBUFDISABLE_SEL</th><th>[0, 39, 45]</th></tr>
<tr><th>IOB0:INTERMDISABLE_SEL</th><th>[0, 38, 38]</th></tr>
<tr><th>IOB1:IBUFDISABLE_SEL</th><th>[1, 38, 18]</th></tr>
<tr><th>IOB1:INTERMDISABLE_SEL</th><th>[1, 39, 25]</th></tr>
<tr><td>GND</td><td>0</td></tr>
<tr><td>I</td><td>1</td></tr>
</table>
<div id="bits-xc7v-IO_HR_PAIR-IOB0:IBUF_MODE"></div>
<div id="bits-xc7v-IO_HR_PAIR-IOB1:IBUF_MODE"></div>
<table class="docutils align-default prjcombine-enum">
<tr><th>IOB0:IBUF_MODE</th><th>[0, 38, 44]</th><th>[0, 39, 43]</th><th>[0, 38, 46]</th><th>[0, 38, 42]</th><th>[0, 39, 41]</th><th>[0, 38, 40]</th></tr>
<tr><th>IOB1:IBUF_MODE</th><th>[1, 39, 19]</th><th>[1, 38, 20]</th><th>[1, 39, 17]</th><th>[1, 39, 21]</th><th>[1, 38, 22]</th><th>[1, 39, 23]</th></tr>
<tr><td>OFF</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td></tr>
<tr><td>VREF_LP</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td></tr>
<tr><td>TMDS_LP</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td></tr>
<tr><td>DIFF_LP</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>1</td></tr>
<tr><td>CMOS_LV</td><td>0</td><td>0</td><td>0</td><td>1</td><td>1</td><td>0</td></tr>
<tr><td>CMOS_HV</td><td>0</td><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td></tr>
<tr><td>PCI</td><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td></tr>
<tr><td>VREF_HP</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>1</td></tr>
<tr><td>TMDS_HP</td><td>1</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td></tr>
<tr><td>DIFF_HP</td><td>1</td><td>0</td><td>0</td><td>0</td><td>1</td><td>1</td></tr>
</table>
<div id="bits-xc7v-IO_HR_PAIR-IOB0:OUTPUT_ENABLE"></div>
<div id="bits-xc7v-IO_HR_PAIR-IOB1:OUTPUT_ENABLE"></div>
<table class="docutils align-default prjcombine-enum">
<tr><th>IOB0:OUTPUT_ENABLE</th><th>[0, 39, 63]</th><th>[0, 38, 62]</th></tr>
<tr><th>IOB1:OUTPUT_ENABLE</th><th>[1, 38, 0]</th><th>[1, 39, 1]</th></tr>
<tr><td>Non-inverted</td><td>[1]</td><td>[0]</td></tr>
</table>
<div id="bits-xc7v-IO_HR_PAIR-IOB0:OUTPUT_MISC"></div>
<div id="bits-xc7v-IO_HR_PAIR-IOB1:OUTPUT_MISC"></div>
<table class="docutils align-default prjcombine-enum">
<tr><th>IOB0:OUTPUT_MISC</th><th>[0, 39, 13]</th><th>[0, 38, 12]</th><th>[0, 39, 11]</th></tr>
<tr><th>IOB1:OUTPUT_MISC</th><th>[1, 38, 50]</th><th>[1, 39, 51]</th><th>[1, 38, 52]</th></tr>
<tr><td>Non-inverted</td><td>[2]</td><td>[1]</td><td>[0]</td></tr>
</table>
<div id="bits-xc7v-IO_HR_PAIR-IOB0:PULL"></div>
<div id="bits-xc7v-IO_HR_PAIR-IOB1:PULL"></div>
<table class="docutils align-default prjcombine-enum">
<tr><th>IOB0:PULL</th><th>[0, 39, 35]</th><th>[0, 38, 34]</th><th>[0, 39, 33]</th></tr>
<tr><th>IOB1:PULL</th><th>[1, 38, 28]</th><th>[1, 39, 29]</th><th>[1, 38, 30]</th></tr>
<tr><td>PULLDOWN</td><td>0</td><td>0</td><td>0</td></tr>
<tr><td>NONE</td><td>0</td><td>0</td><td>1</td></tr>
<tr><td>PULLUP</td><td>0</td><td>1</td><td>1</td></tr>
<tr><td>KEEPER</td><td>1</td><td>0</td><td>1</td></tr>
</table>
<div id="bits-xc7v-IO_HR_PAIR-IOB0:LVDS"></div>
<div id="bits-xc7v-IO_HR_PAIR-IOB1:LVDS"></div>
<table class="docutils align-default prjcombine-enum">
<tr><th>IOB0:LVDS</th><th>[0, 39, 25]</th><th>[0, 38, 26]</th><th>[0, 39, 27]</th><th>[0, 38, 28]</th><th>[0, 39, 29]</th><th>[0, 38, 30]</th><th>[0, 39, 31]</th><th>[0, 38, 48]</th><th>[0, 39, 49]</th><th>[0, 38, 50]</th><th>[0, 39, 51]</th><th>[0, 38, 52]</th><th>[0, 39, 53]</th></tr>
<tr><th>IOB1:LVDS</th><th>[1, 38, 38]</th><th>[1, 39, 37]</th><th>[1, 38, 36]</th><th>[1, 39, 35]</th><th>[1, 38, 34]</th><th>[1, 39, 33]</th><th>[1, 38, 32]</th><th>[1, 39, 15]</th><th>[1, 38, 14]</th><th>[1, 39, 13]</th><th>[1, 38, 12]</th><th>[1, 39, 11]</th><th>[1, 38, 10]</th></tr>
<tr><td>Non-inverted</td><td>[12]</td><td>[11]</td><td>[10]</td><td>[9]</td><td>[8]</td><td>[7]</td><td>[6]</td><td>[5]</td><td>[4]</td><td>[3]</td><td>[2]</td><td>[1]</td><td>[0]</td></tr>
</table>
<div id="bits-xc7v-IO_HR_PAIR-IOB0:OMUX"></div>
<table class="docutils align-default prjcombine-enum">
<tr><th>IOB0:OMUX</th><th>[0, 39, 61]</th><th>[0, 39, 59]</th></tr>
<tr><td>O</td><td>0</td><td>0</td></tr>
<tr><td>OTHER_O_INV</td><td>1</td><td>1</td></tr>
</table>
</section>
<section id="bitstream-io-hr-bot">
<h2>Bitstream — <code class="docutils literal notranslate"><span class="pre">IO_HR_BOT</span></code><a class="headerlink" href="#bitstream-io-hr-bot" title="Link to this heading"></a></h2>
<table class="docutils align-default prjcombine-tile">
<tr><th colspan="41">IO_HR_BOT bittile 0</th></tr><tr><th rowspan="2">Row</th><th colspan="40">Column</th></tr><tr><th>0</th><th>1</th><th>2</th><th>3</th><th>4</th><th>5</th><th>6</th><th>7</th><th>8</th><th>9</th><th>10</th><th>11</th><th>12</th><th>13</th><th>14</th><th>15</th><th>16</th><th>17</th><th>18</th><th>19</th><th>20</th><th>21</th><th>22</th><th>23</th><th>24</th><th>25</th><th>26</th><th>27</th><th>28</th><th>29</th><th>30</th><th>31</th><th>32</th><th>33</th><th>34</th><th>35</th><th>36</th><th>37</th><th>38</th><th>39</th></tr>
<tr><td>0</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-IO_HR_BOT-ILOGIC:INV.OCLK1" title="ILOGIC:INV.OCLK1">ILOGIC:INV.OCLK1</a></td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-IO_HR_BOT-IOB:OUTPUT_ENABLE" title="IOB:OUTPUT_ENABLE[1]">IOB:OUTPUT_ENABLE[1]</a></td><td>-</td></tr>
<tr><td>1</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-IO_HR_BOT-ILOGIC:MUX.CLK" title="ILOGIC:MUX.CLK[1]">ILOGIC:MUX.CLK[1]</a></td><td><a href="#bits-xc7v-IO_HR_BOT-ILOGIC:D_EMU1" title="ILOGIC:D_EMU1">ILOGIC:D_EMU1</a></td><td>-</td><td><a href="#bits-xc7v-IO_HR_BOT-ILOGIC:MUX.CLKB" title="ILOGIC:MUX.CLKB[1]">ILOGIC:MUX.CLKB[1]</a></td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-IO_HR_BOT-IOB:OUTPUT_ENABLE" title="IOB:OUTPUT_ENABLE[0]">IOB:OUTPUT_ENABLE[0]</a></td></tr>
<tr><td>2</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-IO_HR_BOT-ILOGIC:D_EMU2" title="ILOGIC:D_EMU2">ILOGIC:D_EMU2</a></td><td><a href="#bits-xc7v-IO_HR_BOT-ILOGIC:MUX.CLK" title="ILOGIC:MUX.CLK[0]">ILOGIC:MUX.CLK[0]</a></td><td><a href="#bits-xc7v-IO_HR_BOT-ILOGIC:MUX.CLKB" title="ILOGIC:MUX.CLKB[0]">ILOGIC:MUX.CLKB[0]</a></td><td>-</td><td><a href="#bits-xc7v-IO_HR_BOT-OLOGIC:TMUX" title="OLOGIC:TMUX[0]">OLOGIC:TMUX[0]</a></td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td></tr>
<tr><td>3</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-IO_HR_BOT-ILOGIC:MUX.CLK" title="ILOGIC:MUX.CLK[2]">ILOGIC:MUX.CLK[2]</a></td><td><a href="#bits-xc7v-IO_HR_BOT-ILOGIC:SRTYPE" title="ILOGIC:SRTYPE">ILOGIC:SRTYPE</a></td><td><a href="#bits-xc7v-IO_HR_BOT-OLOGIC:INV.T1" title="~OLOGIC:INV.T1">~OLOGIC:INV.T1</a></td><td><a href="#bits-xc7v-IO_HR_BOT-ILOGIC:MUX.CLKB" title="ILOGIC:MUX.CLKB[2]">ILOGIC:MUX.CLKB[2]</a></td><td>-</td><td><a href="#bits-xc7v-IO_HR_BOT-OLOGIC:TMUX" title="OLOGIC:TMUX[4]">OLOGIC:TMUX[4]</a></td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-IO_HR_BOT-IOB:OUTPUT_MISC_B" title="IOB:OUTPUT_MISC_B">IOB:OUTPUT_MISC_B</a></td></tr>
<tr><td>4</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-IO_HR_BOT-OLOGIC:TMUX" title="OLOGIC:TMUX[3]">OLOGIC:TMUX[3]</a></td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td></tr>
<tr><td>5</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-IO_HR_BOT-OLOGIC:TMUX" title="OLOGIC:TMUX[1]">OLOGIC:TMUX[1]</a></td><td>-</td><td><a href="#bits-xc7v-IO_HR_BOT-IDELAY:DELAY_SRC" title="IDELAY:DELAY_SRC[1]">IDELAY:DELAY_SRC[1]</a></td><td>-</td><td>-</td><td>-</td><td>-</td></tr>
<tr><td>6</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-IO_HR_BOT-ILOGIC:IFF_SR_USED" title="ILOGIC:IFF_SR_USED">ILOGIC:IFF_SR_USED</a></td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-IO_HR_BOT-OLOGIC:TMUX" title="OLOGIC:TMUX[2]">OLOGIC:TMUX[2]</a></td><td>-</td><td><a href="#bits-xc7v-IO_HR_BOT-IDELAY:DELAY_SRC" title="IDELAY:DELAY_SRC[3]">IDELAY:DELAY_SRC[3]</a></td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td></tr>
<tr><td>7</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-IO_HR_BOT-ILOGIC:IFF_LATCH" title="~ILOGIC:IFF_LATCH">~ILOGIC:IFF_LATCH</a></td><td>-</td><td>-</td><td><a href="#bits-xc7v-IO_HR_BOT-ILOGIC:IFF1_SRVAL" title="~ILOGIC:IFF1_SRVAL">~ILOGIC:IFF1_SRVAL</a></td><td><a href="#bits-xc7v-IO_HR_BOT-OLOGIC:INV.T2" title="~OLOGIC:INV.T2">~OLOGIC:INV.T2</a></td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-IO_HR_BOT-IDELAY:DELAY_SRC" title="IDELAY:DELAY_SRC[2]">IDELAY:DELAY_SRC[2]</a></td><td>-</td><td>-</td><td>-</td><td>-</td></tr>
<tr><td>8</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-IO_HR_BOT-ILOGIC:IFF1_INIT" title="~ILOGIC:IFF1_INIT">~ILOGIC:IFF1_INIT</a></td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-IO_HR_BOT-OLOGIC:TFF_SR_SYNC" title="OLOGIC:TFF_SR_SYNC">OLOGIC:TFF_SR_SYNC</a></td><td><a href="#bits-xc7v-IO_HR_BOT-IDELAY:INV.IDATAIN" title="IDELAY:INV.IDATAIN">IDELAY:INV.IDATAIN</a></td><td><a href="#bits-xc7v-IO_HR_BOT-IDELAY:DELAY_SRC" title="IDELAY:DELAY_SRC[0]">IDELAY:DELAY_SRC[0]</a></td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td></tr>
<tr><td>9</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-IO_HR_BOT-IDELAY:ENABLE" title="IDELAY:ENABLE">IDELAY:ENABLE</a></td><td><a href="#bits-xc7v-IO_HR_BOT-OLOGIC:SERDES" title="OLOGIC:SERDES">OLOGIC:SERDES</a></td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td></tr>
<tr><td>10</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-IO_HR_BOT-ILOGIC:MUX.CLK" title="ILOGIC:MUX.CLK[3]">ILOGIC:MUX.CLK[3]</a></td><td><a href="#bits-xc7v-IO_HR_BOT-ILOGIC:MUX.CLKB" title="ILOGIC:MUX.CLKB[3]">ILOGIC:MUX.CLKB[3]</a></td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-IO_HR_BOT-IOB:LVDS" title="IOB:LVDS[0]">IOB:LVDS[0]</a></td><td>-</td></tr>
<tr><td>11</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-IO_HR_BOT-ILOGIC:MUX.CLK" title="ILOGIC:MUX.CLK[8]">ILOGIC:MUX.CLK[8]</a></td><td><a href="#bits-xc7v-IO_HR_BOT-ILOGIC:IFF2_SRVAL" title="~ILOGIC:IFF2_SRVAL">~ILOGIC:IFF2_SRVAL</a></td><td><a href="#bits-xc7v-IO_HR_BOT-OLOGIC:TFF_INIT" title="~OLOGIC:TFF_INIT">~OLOGIC:TFF_INIT</a></td><td><a href="#bits-xc7v-IO_HR_BOT-ILOGIC:MUX.CLKB" title="ILOGIC:MUX.CLKB[8]">ILOGIC:MUX.CLKB[8]</a></td><td>-</td><td><a href="#bits-xc7v-IO_HR_BOT-OLOGIC:TFF_SRVAL" title="~OLOGIC:TFF_SRVAL[1]">~OLOGIC:TFF_SRVAL[1]</a></td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-IO_HR_BOT-IOB:LVDS" title="IOB:LVDS[1]">IOB:LVDS[1]</a></td></tr>
<tr><td>12</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-IO_HR_BOT-ILOGIC:IFF2_INIT" title="~ILOGIC:IFF2_INIT">~ILOGIC:IFF2_INIT</a></td><td><a href="#bits-xc7v-IO_HR_BOT-ILOGIC:MUX.CLK" title="ILOGIC:MUX.CLK[9]">ILOGIC:MUX.CLK[9]</a></td><td><a href="#bits-xc7v-IO_HR_BOT-ILOGIC:MUX.CLKB" title="ILOGIC:MUX.CLKB[9]">ILOGIC:MUX.CLKB[9]</a></td><td><a href="#bits-xc7v-IO_HR_BOT-OLOGIC:INV.T3" title="~OLOGIC:INV.T3">~OLOGIC:INV.T3</a></td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-IO_HR_BOT-IOB:LVDS" title="IOB:LVDS[2]">IOB:LVDS[2]</a></td><td>-</td></tr>
<tr><td>13</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-IO_HR_BOT-ILOGIC:MUX.CLK" title="ILOGIC:MUX.CLK[10]">ILOGIC:MUX.CLK[10]</a></td><td>-</td><td>-</td><td><a href="#bits-xc7v-IO_HR_BOT-ILOGIC:MUX.CLKB" title="ILOGIC:MUX.CLKB[10]">ILOGIC:MUX.CLKB[10]</a></td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-IO_HR_BOT-IOB:LVDS" title="IOB:LVDS[3]">IOB:LVDS[3]</a></td></tr>
<tr><td>14</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-IO_HR_BOT-ILOGIC:MUX.CLK" title="ILOGIC:MUX.CLK[6]">ILOGIC:MUX.CLK[6]</a></td><td><a href="#bits-xc7v-IO_HR_BOT-ILOGIC:MUX.CLKB" title="ILOGIC:MUX.CLKB[6]">ILOGIC:MUX.CLKB[6]</a></td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-IO_HR_BOT-IOB:LVDS" title="IOB:LVDS[4]">IOB:LVDS[4]</a></td><td>-</td></tr>
<tr><td>15</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-IO_HR_BOT-ILOGIC:MUX.CLK" title="ILOGIC:MUX.CLK[4]">ILOGIC:MUX.CLK[4]</a></td><td>-</td><td><a href="#bits-xc7v-IO_HR_BOT-OLOGIC:INV.T4" title="~OLOGIC:INV.T4">~OLOGIC:INV.T4</a></td><td><a href="#bits-xc7v-IO_HR_BOT-ILOGIC:MUX.CLKB" title="ILOGIC:MUX.CLKB[4]">ILOGIC:MUX.CLKB[4]</a></td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-IO_HR_BOT-IOB:LVDS" title="IOB:LVDS[5]">IOB:LVDS[5]</a></td></tr>
<tr><td>16</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-IO_HR_BOT-ILOGIC:NUM_CE" title="ILOGIC:NUM_CE">ILOGIC:NUM_CE</a></td><td>-</td><td><a href="#bits-xc7v-IO_HR_BOT-ILOGIC:MUX.CLK" title="ILOGIC:MUX.CLK[7]">ILOGIC:MUX.CLK[7]</a></td><td><a href="#bits-xc7v-IO_HR_BOT-ILOGIC:MUX.CLKB" title="ILOGIC:MUX.CLKB[7]">ILOGIC:MUX.CLKB[7]</a></td><td>-</td><td><a href="#bits-xc7v-IO_HR_BOT-OLOGIC:TBYTE_CTL" title="OLOGIC:TBYTE_CTL">OLOGIC:TBYTE_CTL</a></td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-IO_HR_BOT-IOB:INPUT_MISC" title="IOB:INPUT_MISC">IOB:INPUT_MISC</a></td><td>-</td></tr>
<tr><td>17</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-IO_HR_BOT-ILOGIC:MUX.CLK" title="ILOGIC:MUX.CLK[5]">ILOGIC:MUX.CLK[5]</a></td><td><a href="#bits-xc7v-IO_HR_BOT-ILOGIC:IDELAY_VALUE" title="ILOGIC:IDELAY_VALUE[4]">ILOGIC:IDELAY_VALUE[4]</a></td><td>-</td><td><a href="#bits-xc7v-IO_HR_BOT-ILOGIC:MUX.CLKB" title="ILOGIC:MUX.CLKB[5]">ILOGIC:MUX.CLKB[5]</a></td><td>-</td><td><a href="#bits-xc7v-IO_HR_BOT-OLOGIC:TFF_SRVAL" title="~OLOGIC:TFF_SRVAL[2]">~OLOGIC:TFF_SRVAL[2]</a></td><td>-</td><td><a href="#bits-xc7v-IO_HR_BOT-IDELAY:INV.DATAIN" title="IDELAY:INV.DATAIN">IDELAY:INV.DATAIN</a></td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-IO_HR_BOT-IOB:IBUF_MODE" title="IOB:IBUF_MODE[3]">IOB:IBUF_MODE[3]</a></td></tr>
<tr><td>18</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-IO_HR_BOT-ILOGIC:IFFDELAY_VALUE" title="ILOGIC:IFFDELAY_VALUE[4]">ILOGIC:IFFDELAY_VALUE[4]</a></td><td><a href="#bits-xc7v-IO_HR_BOT-OLOGIC:MUX.CLK" title="OLOGIC:MUX.CLK[1]">OLOGIC:MUX.CLK[1]</a></td><td><a href="#bits-xc7v-IO_HR_BOT-OLOGIC:MUX.CLKB" title="OLOGIC:MUX.CLKB[1]">OLOGIC:MUX.CLKB[1]</a></td><td>-</td><td><a href="#bits-xc7v-IO_HR_BOT-OLOGIC:TFF_SRVAL" title="~OLOGIC:TFF_SRVAL[0]">~OLOGIC:TFF_SRVAL[0]</a></td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-IO_HR_BOT-IOB:IBUFDISABLE_SEL" title="IOB:IBUFDISABLE_SEL">IOB:IBUFDISABLE_SEL</a></td><td>-</td></tr>
<tr><td>19</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-IO_HR_BOT-OLOGIC:MUX.CLK" title="OLOGIC:MUX.CLK[0]">OLOGIC:MUX.CLK[0]</a></td><td>-</td><td>-</td><td><a href="#bits-xc7v-IO_HR_BOT-OLOGIC:MUX.CLKB" title="OLOGIC:MUX.CLKB[0]">OLOGIC:MUX.CLKB[0]</a></td><td>-</td><td><a href="#bits-xc7v-IO_HR_BOT-OLOGIC:SERDES_MODE" title="OLOGIC:SERDES_MODE">OLOGIC:SERDES_MODE</a></td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td></tr>
<tr><td>20</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-IO_HR_BOT-OLOGIC:MUX.CLK" title="OLOGIC:MUX.CLK[2]">OLOGIC:MUX.CLK[2]</a></td><td><a href="#bits-xc7v-IO_HR_BOT-OLOGIC:MUX.CLKB" title="OLOGIC:MUX.CLKB[2]">OLOGIC:MUX.CLKB[2]</a></td><td>-</td><td><a href="#bits-xc7v-IO_HR_BOT-OLOGIC:TBYTE_SRC" title="OLOGIC:TBYTE_SRC">OLOGIC:TBYTE_SRC</a></td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-IO_HR_BOT-IOB:IBUF_MODE" title="IOB:IBUF_MODE[4]">IOB:IBUF_MODE[4]</a></td><td>-</td></tr>
<tr><td>21</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-IO_HR_BOT-ILOGIC:IFF3_SRVAL" title="~ILOGIC:IFF3_SRVAL">~ILOGIC:IFF3_SRVAL</a></td><td><a href="#bits-xc7v-IO_HR_BOT-OLOGIC:INV.CLKDIV" title="OLOGIC:INV.CLKDIV">OLOGIC:INV.CLKDIV</a></td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-IO_HR_BOT-IOB:IBUF_MODE" title="IOB:IBUF_MODE[2]">IOB:IBUF_MODE[2]</a></td></tr>
<tr><td>22</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-IO_HR_BOT-ILOGIC:IFF3_INIT" title="~ILOGIC:IFF3_INIT">~ILOGIC:IFF3_INIT</a></td><td>-</td><td>-</td><td><a href="#bits-xc7v-IO_HR_BOT-OLOGIC:RANK3_USED" title="~OLOGIC:RANK3_USED">~OLOGIC:RANK3_USED</a></td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-IO_HR_BOT-IOB:IBUF_MODE" title="IOB:IBUF_MODE[1]">IOB:IBUF_MODE[1]</a></td><td>-</td></tr>
<tr><td>23</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-IO_HR_BOT-IOB:IBUF_MODE" title="IOB:IBUF_MODE[0]">IOB:IBUF_MODE[0]</a></td></tr>
<tr><td>24</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-IO_HR_BOT-OLOGIC:MUX.CLK" title="OLOGIC:MUX.CLK[3]">OLOGIC:MUX.CLK[3]</a></td><td><a href="#bits-xc7v-IO_HR_BOT-OLOGIC:MUX.CLKB" title="OLOGIC:MUX.CLKB[3]">OLOGIC:MUX.CLKB[3]</a></td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-IO_HR_BOT-IDELAY:INV.C" title="IDELAY:INV.C">IDELAY:INV.C</a></td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td></tr>
<tr><td>25</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-IO_HR_BOT-OLOGIC:MUX.CLK" title="OLOGIC:MUX.CLK[8]">OLOGIC:MUX.CLK[8]</a></td><td><a href="#bits-xc7v-IO_HR_BOT-ILOGIC:IDELAY_VALUE" title="ILOGIC:IDELAY_VALUE[3]">ILOGIC:IDELAY_VALUE[3]</a></td><td>-</td><td><a href="#bits-xc7v-IO_HR_BOT-OLOGIC:MUX.CLKB" title="OLOGIC:MUX.CLKB[8]">OLOGIC:MUX.CLKB[8]</a></td><td>-</td><td><a href="#bits-xc7v-IO_HR_BOT-OLOGIC:TFF_SR_USED" title="OLOGIC:TFF_SR_USED">OLOGIC:TFF_SR_USED</a></td><td>-</td><td><a href="#bits-xc7v-IO_HR_BOT-IDELAY:CINVCTRL_SEL" title="IDELAY:CINVCTRL_SEL">IDELAY:CINVCTRL_SEL</a></td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-IO_HR_BOT-IOB:INTERMDISABLE_SEL" title="IOB:INTERMDISABLE_SEL">IOB:INTERMDISABLE_SEL</a></td></tr>
<tr><td>26</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-IO_HR_BOT-ILOGIC:IFFDELAY_VALUE" title="ILOGIC:IFFDELAY_VALUE[3]">ILOGIC:IFFDELAY_VALUE[3]</a></td><td>-</td><td>-</td><td><a href="#bits-xc7v-IO_HR_BOT-OLOGIC:INV.CLK1" title="~OLOGIC:INV.CLK1">~OLOGIC:INV.CLK1</a></td><td><a href="#bits-xc7v-IO_HR_BOT-OLOGIC:TRISTATE_WIDTH" title="OLOGIC:TRISTATE_WIDTH">OLOGIC:TRISTATE_WIDTH</a></td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-IO_HR_BOT-IOB:DQS_BIAS" title="IOB:DQS_BIAS">IOB:DQS_BIAS</a></td><td>-</td></tr>
<tr><td>27</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-IO_HR_BOT-OLOGIC:OMUX" title="OLOGIC:OMUX[2]">OLOGIC:OMUX[2]</a></td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-IO_HR_BOT-IOB:PULL_DYNAMIC" title="IOB:PULL_DYNAMIC">IOB:PULL_DYNAMIC</a></td></tr>
<tr><td>28</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-IO_HR_BOT-OLOGIC:MUX.CLK" title="OLOGIC:MUX.CLK[9]">OLOGIC:MUX.CLK[9]</a></td><td><a href="#bits-xc7v-IO_HR_BOT-OLOGIC:MUX.CLKB" title="OLOGIC:MUX.CLKB[9]">OLOGIC:MUX.CLKB[9]</a></td><td><a href="#bits-xc7v-IO_HR_BOT-OLOGIC:INV.CLK2" title="~OLOGIC:INV.CLK2">~OLOGIC:INV.CLK2</a></td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-IO_HR_BOT-IOB:PULL" title="IOB:PULL[2]">IOB:PULL[2]</a></td><td>-</td></tr>
<tr><td>29</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-IO_HR_BOT-OLOGIC:MUX.CLK" title="OLOGIC:MUX.CLK[10]">OLOGIC:MUX.CLK[10]</a></td><td><a href="#bits-xc7v-IO_HR_BOT-ILOGIC:IFF4_SRVAL" title="~ILOGIC:IFF4_SRVAL">~ILOGIC:IFF4_SRVAL</a></td><td>-</td><td><a href="#bits-xc7v-IO_HR_BOT-OLOGIC:MUX.CLKB" title="OLOGIC:MUX.CLKB[10]">OLOGIC:MUX.CLKB[10]</a></td><td>-</td><td><a href="#bits-xc7v-IO_HR_BOT-OLOGIC:OMUX" title="OLOGIC:OMUX[1]">OLOGIC:OMUX[1]</a></td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-IO_HR_BOT-IOB:PULL" title="IOB:PULL[1]">IOB:PULL[1]</a></td></tr>
<tr><td>30</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-IO_HR_BOT-ILOGIC:IFF4_INIT" title="~ILOGIC:IFF4_INIT">~ILOGIC:IFF4_INIT</a></td><td><a href="#bits-xc7v-IO_HR_BOT-OLOGIC:MUX.CLK" title="OLOGIC:MUX.CLK[6]">OLOGIC:MUX.CLK[6]</a></td><td><a href="#bits-xc7v-IO_HR_BOT-OLOGIC:MUX.CLKB" title="OLOGIC:MUX.CLKB[6]">OLOGIC:MUX.CLKB[6]</a></td><td><a href="#bits-xc7v-IO_HR_BOT-OLOGIC:INV.CLKDIVF" title="OLOGIC:INV.CLKDIVF">OLOGIC:INV.CLKDIVF</a></td><td><a href="#bits-xc7v-IO_HR_BOT-OLOGIC:OFF_SR_SYNC" title="OLOGIC:OFF_SR_SYNC">OLOGIC:OFF_SR_SYNC</a></td><td>-</td><td><a href="#bits-xc7v-IO_HR_BOT-IDELAY:IDELAY_VALUE_CUR" title="~IDELAY:IDELAY_VALUE_CUR[4]">~IDELAY:IDELAY_VALUE_CUR[4]</a></td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-IO_HR_BOT-IOB:PULL" title="IOB:PULL[0]">IOB:PULL[0]</a></td><td>-</td></tr>
<tr><td>31</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-IO_HR_BOT-OLOGIC:MUX.CLK" title="OLOGIC:MUX.CLK[4]">OLOGIC:MUX.CLK[4]</a></td><td>-</td><td><a href="#bits-xc7v-IO_HR_BOT-OLOGIC:CLK_RATIO" title="OLOGIC:CLK_RATIO[1]">OLOGIC:CLK_RATIO[1]</a></td><td><a href="#bits-xc7v-IO_HR_BOT-OLOGIC:MUX.CLKB" title="OLOGIC:MUX.CLKB[4]">OLOGIC:MUX.CLKB[4]</a></td><td>-</td><td><a href="#bits-xc7v-IO_HR_BOT-OLOGIC:OFF_SRVAL" title="~OLOGIC:OFF_SRVAL[1]">~OLOGIC:OFF_SRVAL[1]</a></td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-IO_HR_BOT-IOB:LOW_VOLTAGE" title="IOB:LOW_VOLTAGE">IOB:LOW_VOLTAGE</a></td></tr>
<tr><td>32</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-IO_HR_BOT-ILOGIC:INV.ZHOLD_FABRIC" title="ILOGIC:INV.ZHOLD_FABRIC">ILOGIC:INV.ZHOLD_FABRIC</a></td><td><a href="#bits-xc7v-IO_HR_BOT-OLOGIC:MUX.CLK" title="OLOGIC:MUX.CLK[7]">OLOGIC:MUX.CLK[7]</a></td><td><a href="#bits-xc7v-IO_HR_BOT-OLOGIC:MUX.CLKB" title="OLOGIC:MUX.CLKB[7]">OLOGIC:MUX.CLKB[7]</a></td><td><a href="#bits-xc7v-IO_HR_BOT-OLOGIC:SELFHEAL" title="OLOGIC:SELFHEAL">OLOGIC:SELFHEAL</a></td><td>-</td><td>-</td><td><a href="#bits-xc7v-IO_HR_BOT-IDELAY:IDELAY_VALUE_INIT" title="IDELAY:IDELAY_VALUE_INIT[4]">IDELAY:IDELAY_VALUE_INIT[4]</a></td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-IO_HR_BOT-IOB:LVDS" title="IOB:LVDS[6]">IOB:LVDS[6]</a></td><td>-</td></tr>
<tr><td>33</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-IO_HR_BOT-OLOGIC:MUX.CLK" title="OLOGIC:MUX.CLK[5]">OLOGIC:MUX.CLK[5]</a></td><td><a href="#bits-xc7v-IO_HR_BOT-ILOGIC:I_ZHOLD" title="ILOGIC:I_ZHOLD">ILOGIC:I_ZHOLD</a></td><td><a href="#bits-xc7v-IO_HR_BOT-OLOGIC:INV.D1" title="OLOGIC:INV.D1">OLOGIC:INV.D1</a></td><td><a href="#bits-xc7v-IO_HR_BOT-OLOGIC:MUX.CLKB" title="OLOGIC:MUX.CLKB[5]">OLOGIC:MUX.CLKB[5]</a></td><td>-</td><td><a href="#bits-xc7v-IO_HR_BOT-OLOGIC:OFF_INIT" title="~OLOGIC:OFF_INIT">~OLOGIC:OFF_INIT</a></td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-IO_HR_BOT-IOB:LVDS" title="IOB:LVDS[7]">IOB:LVDS[7]</a></td></tr>
<tr><td>34</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-IO_HR_BOT-ILOGIC:DDR_CLK_EDGE" title="ILOGIC:DDR_CLK_EDGE[0]">ILOGIC:DDR_CLK_EDGE[0]</a></td><td>-</td><td><a href="#bits-xc7v-IO_HR_BOT-ILOGIC:MUX.CLKDIVP" title="ILOGIC:MUX.CLKDIVP[0]">ILOGIC:MUX.CLKDIVP[0]</a></td><td>-</td><td><a href="#bits-xc7v-IO_HR_BOT-OLOGIC:CLK_RATIO" title="OLOGIC:CLK_RATIO[2]">OLOGIC:CLK_RATIO[2]</a></td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-IO_HR_BOT-IOB:LVDS" title="IOB:LVDS[8]">IOB:LVDS[8]</a></td><td>-</td></tr>
<tr><td>35</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-IO_HR_BOT-ILOGIC:DDR_CLK_EDGE" title="ILOGIC:DDR_CLK_EDGE[1]">ILOGIC:DDR_CLK_EDGE[1]</a></td><td>-</td><td><a href="#bits-xc7v-IO_HR_BOT-ILOGIC:MUX.CLKDIVP" title="ILOGIC:MUX.CLKDIVP[1]">ILOGIC:MUX.CLKDIVP[1]</a></td><td>-</td><td><a href="#bits-xc7v-IO_HR_BOT-OLOGIC:CLK_RATIO" title="OLOGIC:CLK_RATIO[0]">OLOGIC:CLK_RATIO[0]</a></td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-IO_HR_BOT-IOB:LVDS" title="IOB:LVDS[9]">IOB:LVDS[9]</a></td></tr>
<tr><td>36</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-IO_HR_BOT-ILOGIC:RANK23_DLY" title="ILOGIC:RANK23_DLY">ILOGIC:RANK23_DLY</a></td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-IO_HR_BOT-OLOGIC:CLK_RATIO" title="OLOGIC:CLK_RATIO[3]">OLOGIC:CLK_RATIO[3]</a></td><td>-</td><td>-</td><td><a href="#bits-xc7v-IO_HR_BOT-IDELAY:IDELAY_VALUE_CUR" title="~IDELAY:IDELAY_VALUE_CUR[3]">~IDELAY:IDELAY_VALUE_CUR[3]</a></td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-IO_HR_BOT-IOB:LVDS" title="IOB:LVDS[10]">IOB:LVDS[10]</a></td><td>-</td></tr>
<tr><td>37</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-IO_HR_BOT-ILOGIC:INTERFACE_TYPE" title="ILOGIC:INTERFACE_TYPE[1]">ILOGIC:INTERFACE_TYPE[1]</a></td><td>-</td><td>-</td><td><a href="#bits-xc7v-IO_HR_BOT-ILOGIC:I_DELAY_ENABLE" title="ILOGIC:I_DELAY_ENABLE">ILOGIC:I_DELAY_ENABLE</a></td><td><a href="#bits-xc7v-IO_HR_BOT-OLOGIC:DATA_WIDTH" title="OLOGIC:DATA_WIDTH[8]">OLOGIC:DATA_WIDTH[8]</a></td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-IO_HR_BOT-IOB:LVDS" title="IOB:LVDS[11]">IOB:LVDS[11]</a></td></tr>
<tr><td>38</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-IO_HR_BOT-ILOGIC:SERDES" title="ILOGIC:SERDES">ILOGIC:SERDES</a></td><td><a href="#bits-xc7v-IO_HR_BOT-ILOGIC:ZHOLD_ENABLE" title="ILOGIC:ZHOLD_ENABLE">ILOGIC:ZHOLD_ENABLE</a></td><td>-</td><td>-</td><td><a href="#bits-xc7v-IO_HR_BOT-OLOGIC:INV.D2" title="OLOGIC:INV.D2">OLOGIC:INV.D2</a></td><td>-</td><td>-</td><td><a href="#bits-xc7v-IO_HR_BOT-IDELAY:IDELAY_VALUE_INIT" title="IDELAY:IDELAY_VALUE_INIT[3]">IDELAY:IDELAY_VALUE_INIT[3]</a></td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-IO_HR_BOT-IOB:LVDS" title="IOB:LVDS[12]">IOB:LVDS[12]</a></td><td>-</td></tr>
<tr><td>39</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-IO_HR_BOT-ILOGIC:I_TSBYPASS_ENABLE" title="ILOGIC:I_TSBYPASS_ENABLE">ILOGIC:I_TSBYPASS_ENABLE</a></td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td></tr>
<tr><td>40</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-IO_HR_BOT-ILOGIC:IDELAY_VALUE" title="ILOGIC:IDELAY_VALUE[2]">ILOGIC:IDELAY_VALUE[2]</a></td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-IO_HR_BOT-IOB:SLEW" title="IOB:SLEW[9]">IOB:SLEW[9]</a></td><td>-</td></tr>
<tr><td>41</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-IO_HR_BOT-ILOGIC:IFFDELAY_VALUE" title="ILOGIC:IFFDELAY_VALUE[2]">ILOGIC:IFFDELAY_VALUE[2]</a></td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-IO_HR_BOT-IOB:SLEW" title="IOB:SLEW[8]">IOB:SLEW[8]</a></td></tr>
<tr><td>42</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-IO_HR_BOT-ILOGIC:SERDES_MODE" title="ILOGIC:SERDES_MODE">ILOGIC:SERDES_MODE</a></td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-IO_HR_BOT-OLOGIC:INV.D3" title="OLOGIC:INV.D3">OLOGIC:INV.D3</a></td><td>-</td><td>-</td><td><a href="#bits-xc7v-IO_HR_BOT-IDELAY:PIPE_SEL" title="IDELAY:PIPE_SEL">IDELAY:PIPE_SEL</a></td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-IO_HR_BOT-IOB:SLEW" title="IOB:SLEW[7]">IOB:SLEW[7]</a></td><td>-</td></tr>
<tr><td>43</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-IO_HR_BOT-ILOGIC:BITSLIP_ENABLE" title="ILOGIC:BITSLIP_ENABLE">ILOGIC:BITSLIP_ENABLE</a></td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-IO_HR_BOT-OLOGIC:OFF_SRVAL" title="~OLOGIC:OFF_SRVAL[2]">~OLOGIC:OFF_SRVAL[2]</a></td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-IO_HR_BOT-IOB:SLEW" title="IOB:SLEW[6]">IOB:SLEW[6]</a></td></tr>
<tr><td>44</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-IO_HR_BOT-ILOGIC:DATA_RATE" title="ILOGIC:DATA_RATE">ILOGIC:DATA_RATE</a></td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-IO_HR_BOT-OLOGIC:OFF_SRVAL" title="~OLOGIC:OFF_SRVAL[0]">~OLOGIC:OFF_SRVAL[0]</a></td><td>-</td><td><a href="#bits-xc7v-IO_HR_BOT-IDELAY:IDELAY_VALUE_CUR" title="~IDELAY:IDELAY_VALUE_CUR[2]">~IDELAY:IDELAY_VALUE_CUR[2]</a></td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-IO_HR_BOT-IOB:SLEW" title="IOB:SLEW[5]">IOB:SLEW[5]</a></td><td>-</td></tr>
<tr><td>45</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-IO_HR_BOT-ILOGIC:DATA_WIDTH" title="ILOGIC:DATA_WIDTH[3]">ILOGIC:DATA_WIDTH[3]</a></td><td>-</td><td>-</td><td><a href="#bits-xc7v-IO_HR_BOT-ILOGIC:INV.D" title="~ILOGIC:INV.D">~ILOGIC:INV.D</a></td><td>-</td><td>-</td><td><a href="#bits-xc7v-IO_HR_BOT-IDELAY:HIGH_PERFORMANCE_MODE" title="IDELAY:HIGH_PERFORMANCE_MODE">IDELAY:HIGH_PERFORMANCE_MODE</a></td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-IO_HR_BOT-IOB:SLEW" title="IOB:SLEW[4]">IOB:SLEW[4]</a></td></tr>
<tr><td>46</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-IO_HR_BOT-ILOGIC:DATA_WIDTH" title="ILOGIC:DATA_WIDTH[2]">ILOGIC:DATA_WIDTH[2]</a></td><td><a href="#bits-xc7v-IO_HR_BOT-ILOGIC:TSBYPASS_MUX" title="ILOGIC:TSBYPASS_MUX">ILOGIC:TSBYPASS_MUX</a></td><td><a href="#bits-xc7v-IO_HR_BOT-OLOGIC:MUX.CLKDIV" title="OLOGIC:MUX.CLKDIV[1]">OLOGIC:MUX.CLKDIV[1]</a></td><td><a href="#bits-xc7v-IO_HR_BOT-OLOGIC:MUX.CLKDIVB" title="OLOGIC:MUX.CLKDIVB[1]">OLOGIC:MUX.CLKDIVB[1]</a></td><td><a href="#bits-xc7v-IO_HR_BOT-OLOGIC:INV.D4" title="OLOGIC:INV.D4">OLOGIC:INV.D4</a></td><td><a href="#bits-xc7v-IO_HR_BOT-OLOGIC:OMUX" title="OLOGIC:OMUX[4]">OLOGIC:OMUX[4]</a></td><td>-</td><td><a href="#bits-xc7v-IO_HR_BOT-IDELAY:IDELAY_VALUE_INIT" title="IDELAY:IDELAY_VALUE_INIT[2]">IDELAY:IDELAY_VALUE_INIT[2]</a></td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-IO_HR_BOT-IOB:SLEW" title="IOB:SLEW[3]">IOB:SLEW[3]</a></td><td>-</td></tr>
<tr><td>47</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-IO_HR_BOT-ILOGIC:DATA_WIDTH" title="ILOGIC:DATA_WIDTH[1]">ILOGIC:DATA_WIDTH[1]</a></td><td>-</td><td><a href="#bits-xc7v-IO_HR_BOT-OLOGIC:MUX.CLKDIV" title="OLOGIC:MUX.CLKDIV[0]">OLOGIC:MUX.CLKDIV[0]</a></td><td><a href="#bits-xc7v-IO_HR_BOT-ILOGIC:IDELAY_VALUE" title="ILOGIC:IDELAY_VALUE[1]">ILOGIC:IDELAY_VALUE[1]</a></td><td><a href="#bits-xc7v-IO_HR_BOT-OLOGIC:MISR_ENABLE" title="OLOGIC:MISR_ENABLE">OLOGIC:MISR_ENABLE</a></td><td><a href="#bits-xc7v-IO_HR_BOT-OLOGIC:MUX.CLKDIVB" title="OLOGIC:MUX.CLKDIVB[0]">OLOGIC:MUX.CLKDIVB[0]</a></td><td>-</td><td><a href="#bits-xc7v-IO_HR_BOT-OLOGIC:OMUX" title="OLOGIC:OMUX[0]">OLOGIC:OMUX[0]</a></td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-IO_HR_BOT-IOB:SLEW" title="IOB:SLEW[2]">IOB:SLEW[2]</a></td></tr>
<tr><td>48</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-IO_HR_BOT-ILOGIC:DATA_WIDTH" title="ILOGIC:DATA_WIDTH[0]">ILOGIC:DATA_WIDTH[0]</a></td><td><a href="#bits-xc7v-IO_HR_BOT-ILOGIC:IFFDELAY_VALUE" title="ILOGIC:IFFDELAY_VALUE[1]">ILOGIC:IFFDELAY_VALUE[1]</a></td><td>-</td><td>-</td><td><a href="#bits-xc7v-IO_HR_BOT-OLOGIC:MISR_CLK_SELECT" title="OLOGIC:MISR_CLK_SELECT[0]">OLOGIC:MISR_CLK_SELECT[0]</a></td><td><a href="#bits-xc7v-IO_HR_BOT-OLOGIC:OFF_SR_USED" title="OLOGIC:OFF_SR_USED">OLOGIC:OFF_SR_USED</a></td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-IO_HR_BOT-IOB:SLEW" title="IOB:SLEW[1]">IOB:SLEW[1]</a></td><td>-</td></tr>
<tr><td>49</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-IO_HR_BOT-ILOGIC:INTERFACE_TYPE" title="ILOGIC:INTERFACE_TYPE[3]">ILOGIC:INTERFACE_TYPE[3]</a></td><td>-</td><td>-</td><td><a href="#bits-xc7v-IO_HR_BOT-ILOGIC:IFF_TSBYPASS_ENABLE" title="ILOGIC:IFF_TSBYPASS_ENABLE">ILOGIC:IFF_TSBYPASS_ENABLE</a></td><td><a href="#bits-xc7v-IO_HR_BOT-OLOGIC:INV.D5" title="OLOGIC:INV.D5">OLOGIC:INV.D5</a></td><td>-</td><td>-</td><td><a href="#bits-xc7v-IO_HR_BOT-OLOGIC:OMUX" title="OLOGIC:OMUX[3]">OLOGIC:OMUX[3]</a></td><td>-</td><td><a href="#bits-xc7v-IO_HR_BOT-IDELAY:IDELAY_TYPE" title="IDELAY:IDELAY_TYPE[1]">IDELAY:IDELAY_TYPE[1]</a></td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-IO_HR_BOT-IOB:SLEW" title="~IOB:SLEW[0]">~IOB:SLEW[0]</a></td></tr>
<tr><td>50</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-IO_HR_BOT-ILOGIC:INV.CLKDIVP" title="ILOGIC:INV.CLKDIVP">ILOGIC:INV.CLKDIVP</a></td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-IO_HR_BOT-OLOGIC:INV.D6" title="OLOGIC:INV.D6">OLOGIC:INV.D6</a></td><td>-</td><td>-</td><td><a href="#bits-xc7v-IO_HR_BOT-IDELAY:IDELAY_VALUE_CUR" title="~IDELAY:IDELAY_VALUE_CUR[1]">~IDELAY:IDELAY_VALUE_CUR[1]</a></td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-IO_HR_BOT-IOB:OUTPUT_MISC" title="IOB:OUTPUT_MISC[2]">IOB:OUTPUT_MISC[2]</a></td><td>-</td></tr>
<tr><td>51</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-IO_HR_BOT-ILOGIC:INTERFACE_TYPE" title="ILOGIC:INTERFACE_TYPE[4]">ILOGIC:INTERFACE_TYPE[4]</a></td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-IO_HR_BOT-OLOGIC:DATA_WIDTH" title="OLOGIC:DATA_WIDTH[7]">OLOGIC:DATA_WIDTH[7]</a></td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-IO_HR_BOT-IOB:OUTPUT_MISC" title="IOB:OUTPUT_MISC[1]">IOB:OUTPUT_MISC[1]</a></td></tr>
<tr><td>52</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-IO_HR_BOT-ILOGIC:DYN_CLKDIVP_INV_EN" title="ILOGIC:DYN_CLKDIVP_INV_EN">ILOGIC:DYN_CLKDIVP_INV_EN</a></td><td><a href="#bits-xc7v-IO_HR_BOT-ILOGIC:IFF_DELAY_ENABLE" title="ILOGIC:IFF_DELAY_ENABLE">ILOGIC:IFF_DELAY_ENABLE</a></td><td>-</td><td>-</td><td><a href="#bits-xc7v-IO_HR_BOT-OLOGIC:DATA_WIDTH" title="OLOGIC:DATA_WIDTH[6]">OLOGIC:DATA_WIDTH[6]</a></td><td>-</td><td>-</td><td><a href="#bits-xc7v-IO_HR_BOT-IDELAY:IDELAY_VALUE_INIT" title="IDELAY:IDELAY_VALUE_INIT[1]">IDELAY:IDELAY_VALUE_INIT[1]</a></td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-IO_HR_BOT-IOB:OUTPUT_MISC" title="IOB:OUTPUT_MISC[0]">IOB:OUTPUT_MISC[0]</a></td><td>-</td></tr>
<tr><td>53</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-IO_HR_BOT-ILOGIC:INTERFACE_TYPE" title="ILOGIC:INTERFACE_TYPE[2]">ILOGIC:INTERFACE_TYPE[2]</a></td><td>-</td><td>-</td><td><a href="#bits-xc7v-IO_HR_BOT-ILOGIC:IDELAY_VALUE" title="ILOGIC:IDELAY_VALUE[0]">ILOGIC:IDELAY_VALUE[0]</a></td><td><a href="#bits-xc7v-IO_HR_BOT-OLOGIC:MISR_ENABLE_FDBK" title="OLOGIC:MISR_ENABLE_FDBK">OLOGIC:MISR_ENABLE_FDBK</a></td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-IO_HR_BOT-IOB:DRIVE" title="IOB:DRIVE[6]">IOB:DRIVE[6]</a></td></tr>
<tr><td>54</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-IO_HR_BOT-ILOGIC:DYN_CLKDIV_INV_EN" title="ILOGIC:DYN_CLKDIV_INV_EN">ILOGIC:DYN_CLKDIV_INV_EN</a></td><td><a href="#bits-xc7v-IO_HR_BOT-ILOGIC:IFFDELAY_VALUE" title="ILOGIC:IFFDELAY_VALUE[0]">ILOGIC:IFFDELAY_VALUE[0]</a></td><td><a href="#bits-xc7v-IO_HR_BOT-OLOGIC:MUX.CLKDIVF" title="OLOGIC:MUX.CLKDIVF[4]">OLOGIC:MUX.CLKDIVF[4]</a></td><td><a href="#bits-xc7v-IO_HR_BOT-OLOGIC:MUX.CLKDIVFB" title="OLOGIC:MUX.CLKDIVFB[4]">OLOGIC:MUX.CLKDIVFB[4]</a></td><td><a href="#bits-xc7v-IO_HR_BOT-OLOGIC:INV.D7" title="OLOGIC:INV.D7">OLOGIC:INV.D7</a></td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-IO_HR_BOT-IOB:DRIVE" title="~IOB:DRIVE[5]">~IOB:DRIVE[5]</a></td><td>-</td></tr>
<tr><td>55</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-IO_HR_BOT-ILOGIC:INV.CLKDIV" title="ILOGIC:INV.CLKDIV">ILOGIC:INV.CLKDIV</a></td><td>-</td><td><a href="#bits-xc7v-IO_HR_BOT-OLOGIC:MUX.CLKDIVF" title="OLOGIC:MUX.CLKDIVF[5]">OLOGIC:MUX.CLKDIVF[5]</a></td><td><a href="#bits-xc7v-IO_HR_BOT-ILOGIC:IFF_ZHOLD" title="ILOGIC:IFF_ZHOLD">ILOGIC:IFF_ZHOLD</a></td><td><a href="#bits-xc7v-IO_HR_BOT-OLOGIC:MISR_RESET" title="OLOGIC:MISR_RESET">OLOGIC:MISR_RESET</a></td><td><a href="#bits-xc7v-IO_HR_BOT-OLOGIC:MUX.CLKDIVFB" title="OLOGIC:MUX.CLKDIVFB[5]">OLOGIC:MUX.CLKDIVFB[5]</a></td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-IO_HR_BOT-IDELAY:IDELAY_TYPE" title="IDELAY:IDELAY_TYPE[0]">IDELAY:IDELAY_TYPE[0]</a></td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-IO_HR_BOT-IOB:DRIVE" title="~IOB:DRIVE[4]">~IOB:DRIVE[4]</a></td></tr>
<tr><td>56</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-IO_HR_BOT-ILOGIC:INV.ZHOLD_IFF" title="ILOGIC:INV.ZHOLD_IFF">ILOGIC:INV.ZHOLD_IFF</a></td><td>-</td><td>-</td><td><a href="#bits-xc7v-IO_HR_BOT-OLOGIC:DATA_WIDTH" title="OLOGIC:DATA_WIDTH[4]">OLOGIC:DATA_WIDTH[4]</a></td><td>-</td><td>-</td><td><a href="#bits-xc7v-IO_HR_BOT-IDELAY:IDELAY_VALUE_CUR" title="~IDELAY:IDELAY_VALUE_CUR[0]">~IDELAY:IDELAY_VALUE_CUR[0]</a></td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-IO_HR_BOT-IOB:IN_TERM" title="IOB:IN_TERM[0]">IOB:IN_TERM[0]</a></td><td>-</td></tr>
<tr><td>57</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-IO_HR_BOT-ILOGIC:INTERFACE_TYPE" title="ILOGIC:INTERFACE_TYPE[0]">ILOGIC:INTERFACE_TYPE[0]</a></td><td>-</td><td><a href="#bits-xc7v-IO_HR_BOT-OLOGIC:MUX.CLKDIVF" title="OLOGIC:MUX.CLKDIVF[6]">OLOGIC:MUX.CLKDIVF[6]</a></td><td>-</td><td><a href="#bits-xc7v-IO_HR_BOT-OLOGIC:DATA_WIDTH" title="OLOGIC:DATA_WIDTH[3]">OLOGIC:DATA_WIDTH[3]</a></td><td><a href="#bits-xc7v-IO_HR_BOT-OLOGIC:MUX.CLKDIVFB" title="OLOGIC:MUX.CLKDIVFB[6]">OLOGIC:MUX.CLKDIVFB[6]</a></td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-IO_HR_BOT-IOB:IN_TERM" title="IOB:IN_TERM[3]">IOB:IN_TERM[3]</a></td></tr>
<tr><td>58</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-IO_HR_BOT-OLOGIC:MISR_CLK_SELECT" title="OLOGIC:MISR_CLK_SELECT[1]">OLOGIC:MISR_CLK_SELECT[1]</a></td><td>-</td><td>-</td><td><a href="#bits-xc7v-IO_HR_BOT-IDELAY:IDELAY_VALUE_INIT" title="IDELAY:IDELAY_VALUE_INIT[0]">IDELAY:IDELAY_VALUE_INIT[0]</a></td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-IO_HR_BOT-IOB:IN_TERM" title="IOB:IN_TERM[2]">IOB:IN_TERM[2]</a></td><td>-</td></tr>
<tr><td>59</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-IO_HR_BOT-OLOGIC:MUX.CLKDIVF" title="OLOGIC:MUX.CLKDIVF[2]">OLOGIC:MUX.CLKDIVF[2]</a></td><td><a href="#bits-xc7v-IO_HR_BOT-ILOGIC:INV.CLK" title="~ILOGIC:INV.CLK[1]">~ILOGIC:INV.CLK[1]</a></td><td><a href="#bits-xc7v-IO_HR_BOT-OLOGIC:DATA_WIDTH" title="OLOGIC:DATA_WIDTH[5]">OLOGIC:DATA_WIDTH[5]</a></td><td><a href="#bits-xc7v-IO_HR_BOT-OLOGIC:MUX.CLKDIVFB" title="OLOGIC:MUX.CLKDIVFB[2]">OLOGIC:MUX.CLKDIVFB[2]</a></td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-IO_HR_BOT-IOB:IN_TERM" title="IOB:IN_TERM[1]">IOB:IN_TERM[1]</a></td></tr>
<tr><td>60</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-IO_HR_BOT-ILOGIC:INV.OCLK2" title="ILOGIC:INV.OCLK2">ILOGIC:INV.OCLK2</a></td><td><a href="#bits-xc7v-IO_HR_BOT-OLOGIC:MUX.CLKDIVF" title="OLOGIC:MUX.CLKDIVF[0]">OLOGIC:MUX.CLKDIVF[0]</a></td><td><a href="#bits-xc7v-IO_HR_BOT-OLOGIC:MUX.CLKDIVFB" title="OLOGIC:MUX.CLKDIVFB[0]">OLOGIC:MUX.CLKDIVFB[0]</a></td><td><a href="#bits-xc7v-IO_HR_BOT-OLOGIC:DATA_WIDTH" title="OLOGIC:DATA_WIDTH[2]">OLOGIC:DATA_WIDTH[2]</a></td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-IO_HR_BOT-IOB:DRIVE" title="IOB:DRIVE[3]">IOB:DRIVE[3]</a></td><td>-</td></tr>
<tr><td>61</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-IO_HR_BOT-OLOGIC:MUX.CLKDIVF" title="OLOGIC:MUX.CLKDIVF[3]">OLOGIC:MUX.CLKDIVF[3]</a></td><td><a href="#bits-xc7v-IO_HR_BOT-ILOGIC:INV.CLK" title="~ILOGIC:INV.CLK[2]">~ILOGIC:INV.CLK[2]</a></td><td><a href="#bits-xc7v-IO_HR_BOT-OLOGIC:INV.D8" title="OLOGIC:INV.D8">OLOGIC:INV.D8</a></td><td><a href="#bits-xc7v-IO_HR_BOT-OLOGIC:MUX.CLKDIVFB" title="OLOGIC:MUX.CLKDIVFB[3]">OLOGIC:MUX.CLKDIVFB[3]</a></td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-IO_HR_BOT-IOB:DRIVE" title="~IOB:DRIVE[2]">~IOB:DRIVE[2]</a></td></tr>
<tr><td>62</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-IO_HR_BOT-ILOGIC:INV.CLK" title="~ILOGIC:INV.CLK[0]">~ILOGIC:INV.CLK[0]</a></td><td><a href="#bits-xc7v-IO_HR_BOT-OLOGIC:MUX.CLKDIVF" title="OLOGIC:MUX.CLKDIVF[1]">OLOGIC:MUX.CLKDIVF[1]</a></td><td><a href="#bits-xc7v-IO_HR_BOT-OLOGIC:MUX.CLKDIVFB" title="OLOGIC:MUX.CLKDIVFB[1]">OLOGIC:MUX.CLKDIVFB[1]</a></td><td><a href="#bits-xc7v-IO_HR_BOT-OLOGIC:DATA_WIDTH" title="OLOGIC:DATA_WIDTH[1]">OLOGIC:DATA_WIDTH[1]</a></td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-IO_HR_BOT-IOB:DRIVE" title="IOB:DRIVE[1]">IOB:DRIVE[1]</a></td><td>-</td></tr>
<tr><td>63</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-IO_HR_BOT-ILOGIC:DYN_CLK_INV_EN" title="ILOGIC:DYN_CLK_INV_EN">ILOGIC:DYN_CLK_INV_EN</a></td><td><a href="#bits-xc7v-IO_HR_BOT-OLOGIC:DATA_WIDTH" title="OLOGIC:DATA_WIDTH[0]">OLOGIC:DATA_WIDTH[0]</a></td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-IO_HR_BOT-IOB:DRIVE" title="IOB:DRIVE[0]">IOB:DRIVE[0]</a></td></tr>
</table>
<div id="bits-xc7v-IO_HR_BOT-ILOGIC:IFF1_INIT"></div>
<div id="bits-xc7v-IO_HR_BOT-ILOGIC:IFF1_SRVAL"></div>
<div id="bits-xc7v-IO_HR_BOT-ILOGIC:IFF2_INIT"></div>
<div id="bits-xc7v-IO_HR_BOT-ILOGIC:IFF2_SRVAL"></div>
<div id="bits-xc7v-IO_HR_BOT-ILOGIC:IFF3_INIT"></div>
<div id="bits-xc7v-IO_HR_BOT-ILOGIC:IFF3_SRVAL"></div>
<div id="bits-xc7v-IO_HR_BOT-ILOGIC:IFF4_INIT"></div>
<div id="bits-xc7v-IO_HR_BOT-ILOGIC:IFF4_SRVAL"></div>
<div id="bits-xc7v-IO_HR_BOT-ILOGIC:IFF_LATCH"></div>
<div id="bits-xc7v-IO_HR_BOT-ILOGIC:INV.D"></div>
<div id="bits-xc7v-IO_HR_BOT-OLOGIC:INV.CLK1"></div>
<div id="bits-xc7v-IO_HR_BOT-OLOGIC:INV.CLK2"></div>
<div id="bits-xc7v-IO_HR_BOT-OLOGIC:INV.T1"></div>
<div id="bits-xc7v-IO_HR_BOT-OLOGIC:INV.T2"></div>
<div id="bits-xc7v-IO_HR_BOT-OLOGIC:INV.T3"></div>
<div id="bits-xc7v-IO_HR_BOT-OLOGIC:INV.T4"></div>
<div id="bits-xc7v-IO_HR_BOT-OLOGIC:OFF_INIT"></div>
<div id="bits-xc7v-IO_HR_BOT-OLOGIC:RANK3_USED"></div>
<div id="bits-xc7v-IO_HR_BOT-OLOGIC:TFF_INIT"></div>
<table class="docutils align-default prjcombine-enum">
<tr><th>ILOGIC:IFF1_INIT</th><th>[0, 28, 8]</th></tr>
<tr><th>ILOGIC:IFF1_SRVAL</th><th>[0, 29, 7]</th></tr>
<tr><th>ILOGIC:IFF2_INIT</th><th>[0, 28, 12]</th></tr>
<tr><th>ILOGIC:IFF2_SRVAL</th><th>[0, 29, 11]</th></tr>
<tr><th>ILOGIC:IFF3_INIT</th><th>[0, 28, 22]</th></tr>
<tr><th>ILOGIC:IFF3_SRVAL</th><th>[0, 29, 21]</th></tr>
<tr><th>ILOGIC:IFF4_INIT</th><th>[0, 28, 30]</th></tr>
<tr><th>ILOGIC:IFF4_SRVAL</th><th>[0, 29, 29]</th></tr>
<tr><th>ILOGIC:IFF_LATCH</th><th>[0, 26, 7]</th></tr>
<tr><th>ILOGIC:INV.D</th><th>[0, 29, 45]</th></tr>
<tr><th>OLOGIC:INV.CLK1</th><th>[0, 31, 26]</th></tr>
<tr><th>OLOGIC:INV.CLK2</th><th>[0, 31, 28]</th></tr>
<tr><th>OLOGIC:INV.T1</th><th>[0, 30, 3]</th></tr>
<tr><th>OLOGIC:INV.T2</th><th>[0, 30, 7]</th></tr>
<tr><th>OLOGIC:INV.T3</th><th>[0, 31, 12]</th></tr>
<tr><th>OLOGIC:INV.T4</th><th>[0, 30, 15]</th></tr>
<tr><th>OLOGIC:OFF_INIT</th><th>[0, 33, 33]</th></tr>
<tr><th>OLOGIC:RANK3_USED</th><th>[0, 31, 22]</th></tr>
<tr><th>OLOGIC:TFF_INIT</th><th>[0, 30, 11]</th></tr>
<tr><td>Inverted</td><td>~[0]</td></tr>
</table>
<div id="bits-xc7v-IO_HR_BOT-IDELAY:CINVCTRL_SEL"></div>
<div id="bits-xc7v-IO_HR_BOT-IDELAY:ENABLE"></div>
<div id="bits-xc7v-IO_HR_BOT-IDELAY:HIGH_PERFORMANCE_MODE"></div>
<div id="bits-xc7v-IO_HR_BOT-IDELAY:INV.C"></div>
<div id="bits-xc7v-IO_HR_BOT-IDELAY:INV.DATAIN"></div>
<div id="bits-xc7v-IO_HR_BOT-IDELAY:INV.IDATAIN"></div>
<div id="bits-xc7v-IO_HR_BOT-IDELAY:PIPE_SEL"></div>
<div id="bits-xc7v-IO_HR_BOT-ILOGIC:BITSLIP_ENABLE"></div>
<div id="bits-xc7v-IO_HR_BOT-ILOGIC:DYN_CLKDIVP_INV_EN"></div>
<div id="bits-xc7v-IO_HR_BOT-ILOGIC:DYN_CLKDIV_INV_EN"></div>
<div id="bits-xc7v-IO_HR_BOT-ILOGIC:DYN_CLK_INV_EN"></div>
<div id="bits-xc7v-IO_HR_BOT-ILOGIC:D_EMU1"></div>
<div id="bits-xc7v-IO_HR_BOT-ILOGIC:D_EMU2"></div>
<div id="bits-xc7v-IO_HR_BOT-ILOGIC:IFF_DELAY_ENABLE"></div>
<div id="bits-xc7v-IO_HR_BOT-ILOGIC:IFF_SR_USED"></div>
<div id="bits-xc7v-IO_HR_BOT-ILOGIC:IFF_TSBYPASS_ENABLE"></div>
<div id="bits-xc7v-IO_HR_BOT-ILOGIC:IFF_ZHOLD"></div>
<div id="bits-xc7v-IO_HR_BOT-ILOGIC:INV.CLKDIV"></div>
<div id="bits-xc7v-IO_HR_BOT-ILOGIC:INV.CLKDIVP"></div>
<div id="bits-xc7v-IO_HR_BOT-ILOGIC:INV.OCLK1"></div>
<div id="bits-xc7v-IO_HR_BOT-ILOGIC:INV.OCLK2"></div>
<div id="bits-xc7v-IO_HR_BOT-ILOGIC:INV.ZHOLD_FABRIC"></div>
<div id="bits-xc7v-IO_HR_BOT-ILOGIC:INV.ZHOLD_IFF"></div>
<div id="bits-xc7v-IO_HR_BOT-ILOGIC:I_DELAY_ENABLE"></div>
<div id="bits-xc7v-IO_HR_BOT-ILOGIC:I_TSBYPASS_ENABLE"></div>
<div id="bits-xc7v-IO_HR_BOT-ILOGIC:I_ZHOLD"></div>
<div id="bits-xc7v-IO_HR_BOT-ILOGIC:RANK23_DLY"></div>
<div id="bits-xc7v-IO_HR_BOT-ILOGIC:SERDES"></div>
<div id="bits-xc7v-IO_HR_BOT-ILOGIC:ZHOLD_ENABLE"></div>
<div id="bits-xc7v-IO_HR_BOT-IOB:DQS_BIAS"></div>
<div id="bits-xc7v-IO_HR_BOT-IOB:INPUT_MISC"></div>
<div id="bits-xc7v-IO_HR_BOT-IOB:LOW_VOLTAGE"></div>
<div id="bits-xc7v-IO_HR_BOT-IOB:OUTPUT_MISC_B"></div>
<div id="bits-xc7v-IO_HR_BOT-IOB:PULL_DYNAMIC"></div>
<div id="bits-xc7v-IO_HR_BOT-OLOGIC:INV.CLKDIV"></div>
<div id="bits-xc7v-IO_HR_BOT-OLOGIC:INV.CLKDIVF"></div>
<div id="bits-xc7v-IO_HR_BOT-OLOGIC:INV.D1"></div>
<div id="bits-xc7v-IO_HR_BOT-OLOGIC:INV.D2"></div>
<div id="bits-xc7v-IO_HR_BOT-OLOGIC:INV.D3"></div>
<div id="bits-xc7v-IO_HR_BOT-OLOGIC:INV.D4"></div>
<div id="bits-xc7v-IO_HR_BOT-OLOGIC:INV.D5"></div>
<div id="bits-xc7v-IO_HR_BOT-OLOGIC:INV.D6"></div>
<div id="bits-xc7v-IO_HR_BOT-OLOGIC:INV.D7"></div>
<div id="bits-xc7v-IO_HR_BOT-OLOGIC:INV.D8"></div>
<div id="bits-xc7v-IO_HR_BOT-OLOGIC:MISR_ENABLE"></div>
<div id="bits-xc7v-IO_HR_BOT-OLOGIC:MISR_ENABLE_FDBK"></div>
<div id="bits-xc7v-IO_HR_BOT-OLOGIC:MISR_RESET"></div>
<div id="bits-xc7v-IO_HR_BOT-OLOGIC:OFF_SR_SYNC"></div>
<div id="bits-xc7v-IO_HR_BOT-OLOGIC:OFF_SR_USED"></div>
<div id="bits-xc7v-IO_HR_BOT-OLOGIC:SELFHEAL"></div>
<div id="bits-xc7v-IO_HR_BOT-OLOGIC:SERDES"></div>
<div id="bits-xc7v-IO_HR_BOT-OLOGIC:TBYTE_CTL"></div>
<div id="bits-xc7v-IO_HR_BOT-OLOGIC:TBYTE_SRC"></div>
<div id="bits-xc7v-IO_HR_BOT-OLOGIC:TFF_SR_SYNC"></div>
<div id="bits-xc7v-IO_HR_BOT-OLOGIC:TFF_SR_USED"></div>
<table class="docutils align-default prjcombine-enum">
<tr><th>IDELAY:CINVCTRL_SEL</th><th>[0, 35, 25]</th></tr>
<tr><th>IDELAY:ENABLE</th><th>[0, 32, 9]</th></tr>
<tr><th>IDELAY:HIGH_PERFORMANCE_MODE</th><th>[0, 32, 45]</th></tr>
<tr><th>IDELAY:INV.C</th><th>[0, 34, 24]</th></tr>
<tr><th>IDELAY:INV.DATAIN</th><th>[0, 35, 17]</th></tr>
<tr><th>IDELAY:INV.IDATAIN</th><th>[0, 33, 8]</th></tr>
<tr><th>IDELAY:PIPE_SEL</th><th>[0, 34, 42]</th></tr>
<tr><th>ILOGIC:BITSLIP_ENABLE</th><th>[0, 26, 43]</th></tr>
<tr><th>ILOGIC:DYN_CLKDIVP_INV_EN</th><th>[0, 27, 52]</th></tr>
<tr><th>ILOGIC:DYN_CLKDIV_INV_EN</th><th>[0, 27, 54]</th></tr>
<tr><th>ILOGIC:DYN_CLK_INV_EN</th><th>[0, 29, 63]</th></tr>
<tr><th>ILOGIC:D_EMU1</th><th>[0, 29, 1]</th></tr>
<tr><th>ILOGIC:D_EMU2</th><th>[0, 28, 2]</th></tr>
<tr><th>ILOGIC:IFF_DELAY_ENABLE</th><th>[0, 28, 52]</th></tr>
<tr><th>ILOGIC:IFF_SR_USED</th><th>[0, 27, 6]</th></tr>
<tr><th>ILOGIC:IFF_TSBYPASS_ENABLE</th><th>[0, 29, 49]</th></tr>
<tr><th>ILOGIC:IFF_ZHOLD</th><th>[0, 29, 55]</th></tr>
<tr><th>ILOGIC:INV.CLKDIV</th><th>[0, 26, 55]</th></tr>
<tr><th>ILOGIC:INV.CLKDIVP</th><th>[0, 27, 50]</th></tr>
<tr><th>ILOGIC:INV.OCLK1</th><th>[0, 28, 0]</th></tr>
<tr><th>ILOGIC:INV.OCLK2</th><th>[0, 28, 60]</th></tr>
<tr><th>ILOGIC:INV.ZHOLD_FABRIC</th><th>[0, 28, 32]</th></tr>
<tr><th>ILOGIC:INV.ZHOLD_IFF</th><th>[0, 28, 56]</th></tr>
<tr><th>ILOGIC:I_DELAY_ENABLE</th><th>[0, 29, 37]</th></tr>
<tr><th>ILOGIC:I_TSBYPASS_ENABLE</th><th>[0, 29, 39]</th></tr>
<tr><th>ILOGIC:I_ZHOLD</th><th>[0, 29, 33]</th></tr>
<tr><th>ILOGIC:RANK23_DLY</th><th>[0, 27, 36]</th></tr>
<tr><th>ILOGIC:SERDES</th><th>[0, 27, 38]</th></tr>
<tr><th>ILOGIC:ZHOLD_ENABLE</th><th>[0, 28, 38]</th></tr>
<tr><th>IOB:DQS_BIAS</th><th>[0, 38, 26]</th></tr>
<tr><th>IOB:INPUT_MISC</th><th>[0, 38, 16]</th></tr>
<tr><th>IOB:LOW_VOLTAGE</th><th>[0, 39, 31]</th></tr>
<tr><th>IOB:OUTPUT_MISC_B</th><th>[0, 39, 3]</th></tr>
<tr><th>IOB:PULL_DYNAMIC</th><th>[0, 39, 27]</th></tr>
<tr><th>OLOGIC:INV.CLKDIV</th><th>[0, 30, 21]</th></tr>
<tr><th>OLOGIC:INV.CLKDIVF</th><th>[0, 31, 30]</th></tr>
<tr><th>OLOGIC:INV.D1</th><th>[0, 30, 33]</th></tr>
<tr><th>OLOGIC:INV.D2</th><th>[0, 31, 38]</th></tr>
<tr><th>OLOGIC:INV.D3</th><th>[0, 31, 42]</th></tr>
<tr><th>OLOGIC:INV.D4</th><th>[0, 31, 46]</th></tr>
<tr><th>OLOGIC:INV.D5</th><th>[0, 30, 49]</th></tr>
<tr><th>OLOGIC:INV.D6</th><th>[0, 31, 50]</th></tr>
<tr><th>OLOGIC:INV.D7</th><th>[0, 31, 54]</th></tr>
<tr><th>OLOGIC:INV.D8</th><th>[0, 30, 61]</th></tr>
<tr><th>OLOGIC:MISR_ENABLE</th><th>[0, 30, 47]</th></tr>
<tr><th>OLOGIC:MISR_ENABLE_FDBK</th><th>[0, 30, 53]</th></tr>
<tr><th>OLOGIC:MISR_RESET</th><th>[0, 30, 55]</th></tr>
<tr><th>OLOGIC:OFF_SR_SYNC</th><th>[0, 32, 30]</th></tr>
<tr><th>OLOGIC:OFF_SR_USED</th><th>[0, 32, 48]</th></tr>
<tr><th>OLOGIC:SELFHEAL</th><th>[0, 31, 32]</th></tr>
<tr><th>OLOGIC:SERDES</th><th>[0, 33, 9]</th></tr>
<tr><th>OLOGIC:TBYTE_CTL</th><th>[0, 32, 16]</th></tr>
<tr><th>OLOGIC:TBYTE_SRC</th><th>[0, 32, 20]</th></tr>
<tr><th>OLOGIC:TFF_SR_SYNC</th><th>[0, 32, 8]</th></tr>
<tr><th>OLOGIC:TFF_SR_USED</th><th>[0, 33, 25]</th></tr>
<tr><td>Non-inverted</td><td>[0]</td></tr>
</table>
<div id="bits-xc7v-IO_HR_BOT-ILOGIC:INTERFACE_TYPE"></div>
<table class="docutils align-default prjcombine-enum">
<tr><th>ILOGIC:INTERFACE_TYPE</th><th>[0, 26, 51]</th><th>[0, 26, 49]</th><th>[0, 26, 53]</th><th>[0, 26, 37]</th><th>[0, 26, 57]</th></tr>
<tr><td>MEMORY</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td></tr>
<tr><td>NETWORKING</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td></tr>
<tr><td>MEMORY_DDR3</td><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td></tr>
<tr><td>MEMORY_DDR3_V6</td><td>0</td><td>1</td><td>0</td><td>1</td><td>1</td></tr>
<tr><td>OVERSAMPLE</td><td>1</td><td>0</td><td>0</td><td>1</td><td>1</td></tr>
</table>
<div id="bits-xc7v-IO_HR_BOT-ILOGIC:NUM_CE"></div>
<table class="docutils align-default prjcombine-enum">
<tr><th>ILOGIC:NUM_CE</th><th>[0, 27, 16]</th></tr>
<tr><td>1</td><td>0</td></tr>
<tr><td>2</td><td>1</td></tr>
</table>
<div id="bits-xc7v-IO_HR_BOT-ILOGIC:DDR_CLK_EDGE"></div>
<table class="docutils align-default prjcombine-enum">
<tr><th>ILOGIC:DDR_CLK_EDGE</th><th>[0, 26, 35]</th><th>[0, 27, 34]</th></tr>
<tr><td>SAME_EDGE_PIPELINED</td><td>0</td><td>0</td></tr>
<tr><td>OPPOSITE_EDGE</td><td>0</td><td>1</td></tr>
<tr><td>SAME_EDGE</td><td>1</td><td>0</td></tr>
</table>
<div id="bits-xc7v-IO_HR_BOT-ILOGIC:SERDES_MODE"></div>
<div id="bits-xc7v-IO_HR_BOT-OLOGIC:SERDES_MODE"></div>
<table class="docutils align-default prjcombine-enum">
<tr><th>ILOGIC:SERDES_MODE</th><th>[0, 27, 42]</th></tr>
<tr><th>OLOGIC:SERDES_MODE</th><th>[0, 33, 19]</th></tr>
<tr><td>MASTER</td><td>0</td></tr>
<tr><td>SLAVE</td><td>1</td></tr>
</table>
<div id="bits-xc7v-IO_HR_BOT-ILOGIC:DATA_RATE"></div>
<table class="docutils align-default prjcombine-enum">
<tr><th>ILOGIC:DATA_RATE</th><th>[0, 27, 44]</th></tr>
<tr><td>DDR</td><td>0</td></tr>
<tr><td>SDR</td><td>1</td></tr>
</table>
<div id="bits-xc7v-IO_HR_BOT-ILOGIC:DATA_WIDTH"></div>
<table class="docutils align-default prjcombine-enum">
<tr><th>ILOGIC:DATA_WIDTH</th><th>[0, 26, 45]</th><th>[0, 27, 46]</th><th>[0, 26, 47]</th><th>[0, 27, 48]</th></tr>
<tr><td>NONE</td><td>0</td><td>0</td><td>0</td><td>0</td></tr>
<tr><td>2</td><td>0</td><td>0</td><td>1</td><td>0</td></tr>
<tr><td>3</td><td>0</td><td>0</td><td>1</td><td>1</td></tr>
<tr><td>4</td><td>0</td><td>1</td><td>0</td><td>0</td></tr>
<tr><td>5</td><td>0</td><td>1</td><td>0</td><td>1</td></tr>
<tr><td>6</td><td>0</td><td>1</td><td>1</td><td>0</td></tr>
<tr><td>7</td><td>0</td><td>1</td><td>1</td><td>1</td></tr>
<tr><td>8</td><td>1</td><td>0</td><td>0</td><td>0</td></tr>
<tr><td>10</td><td>1</td><td>0</td><td>1</td><td>0</td></tr>
<tr><td>14</td><td>1</td><td>1</td><td>1</td><td>0</td></tr>
</table>
<div id="bits-xc7v-IO_HR_BOT-OLOGIC:MUX.CLK"></div>
<div id="bits-xc7v-IO_HR_BOT-OLOGIC:MUX.CLKB"></div>
<table class="docutils align-default prjcombine-enum">
<tr><th>OLOGIC:MUX.CLK</th><th>[0, 28, 29]</th><th>[0, 29, 28]</th><th>[0, 28, 25]</th><th>[0, 29, 32]</th><th>[0, 29, 30]</th><th>[0, 28, 33]</th><th>[0, 28, 31]</th><th>[0, 29, 24]</th><th>[0, 29, 20]</th><th>[0, 29, 18]</th><th>[0, 28, 19]</th></tr>
<tr><th>OLOGIC:MUX.CLKB</th><th>[0, 31, 29]</th><th>[0, 30, 28]</th><th>[0, 31, 25]</th><th>[0, 30, 32]</th><th>[0, 30, 30]</th><th>[0, 31, 33]</th><th>[0, 31, 31]</th><th>[0, 30, 24]</th><th>[0, 30, 20]</th><th>[0, 30, 18]</th><th>[0, 31, 19]</th></tr>
<tr><td>NONE</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td></tr>
<tr><td>PHASER_OCLK</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td></tr>
<tr><td>PHASER_OCLK90</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td></tr>
<tr><td>HCLK0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>1</td><td>0</td><td>0</td><td>1</td></tr>
<tr><td>HCLK1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>1</td><td>0</td><td>0</td><td>1</td></tr>
<tr><td>HCLK2</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>1</td></tr>
<tr><td>HCLK3</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>1</td></tr>
<tr><td>HCLK4</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>1</td></tr>
<tr><td>HCLK5</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td></tr>
<tr><td>RCLK0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td></tr>
<tr><td>RCLK1</td><td>0</td><td>0</td><td>1</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td></tr>
<tr><td>RCLK2</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>1</td></tr>
<tr><td>RCLK3</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td></tr>
<tr><td>IOCLK0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td></tr>
<tr><td>IOCLK1</td><td>0</td><td>1</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td></tr>
<tr><td>IOCLK2</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>1</td></tr>
<tr><td>IOCLK3</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td></tr>
<tr><td>CKINT</td><td>1</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td></tr>
</table>
<div id="bits-xc7v-IO_HR_BOT-ILOGIC:TSBYPASS_MUX"></div>
<table class="docutils align-default prjcombine-enum">
<tr><th>ILOGIC:TSBYPASS_MUX</th><th>[0, 28, 46]</th></tr>
<tr><td>T</td><td>0</td></tr>
<tr><td>GND</td><td>1</td></tr>
</table>
<div id="bits-xc7v-IO_HR_BOT-OLOGIC:MUX.CLKDIV"></div>
<table class="docutils align-default prjcombine-enum">
<tr><th>OLOGIC:MUX.CLKDIV</th><th>[0, 29, 46]</th><th>[0, 28, 47]</th></tr>
<tr><td>NONE</td><td>0</td><td>0</td></tr>
<tr><td>CLKDIVF</td><td>0</td><td>1</td></tr>
<tr><td>PHASER_OCLKDIV</td><td>1</td><td>0</td></tr>
</table>
<div id="bits-xc7v-IO_HR_BOT-IDELAY:IDELAY_VALUE_INIT"></div>
<div id="bits-xc7v-IO_HR_BOT-ILOGIC:IDELAY_VALUE"></div>
<div id="bits-xc7v-IO_HR_BOT-ILOGIC:IFFDELAY_VALUE"></div>
<table class="docutils align-default prjcombine-enum">
<tr><th>IDELAY:IDELAY_VALUE_INIT</th><th>[0, 34, 32]</th><th>[0, 34, 38]</th><th>[0, 34, 46]</th><th>[0, 34, 52]</th><th>[0, 34, 58]</th></tr>
<tr><th>ILOGIC:IDELAY_VALUE</th><th>[0, 29, 17]</th><th>[0, 29, 25]</th><th>[0, 28, 40]</th><th>[0, 29, 47]</th><th>[0, 29, 53]</th></tr>
<tr><th>ILOGIC:IFFDELAY_VALUE</th><th>[0, 28, 18]</th><th>[0, 28, 26]</th><th>[0, 29, 41]</th><th>[0, 28, 48]</th><th>[0, 28, 54]</th></tr>
<tr><td>Non-inverted</td><td>[4]</td><td>[3]</td><td>[2]</td><td>[1]</td><td>[0]</td></tr>
</table>
<div id="bits-xc7v-IO_HR_BOT-ILOGIC:INV.CLK"></div>
<div id="bits-xc7v-IO_HR_BOT-OLOGIC:OFF_SRVAL"></div>
<div id="bits-xc7v-IO_HR_BOT-OLOGIC:TFF_SRVAL"></div>
<table class="docutils align-default prjcombine-enum">
<tr><th>ILOGIC:INV.CLK</th><th>[0, 29, 61]</th><th>[0, 29, 59]</th><th>[0, 28, 62]</th></tr>
<tr><th>OLOGIC:OFF_SRVAL</th><th>[0, 33, 43]</th><th>[0, 33, 31]</th><th>[0, 32, 44]</th></tr>
<tr><th>OLOGIC:TFF_SRVAL</th><th>[0, 33, 17]</th><th>[0, 33, 11]</th><th>[0, 32, 18]</th></tr>
<tr><td>Inverted</td><td>~[2]</td><td>~[1]</td><td>~[0]</td></tr>
</table>
<div id="bits-xc7v-IO_HR_BOT-ILOGIC:MUX.CLK"></div>
<div id="bits-xc7v-IO_HR_BOT-ILOGIC:MUX.CLKB"></div>
<table class="docutils align-default prjcombine-enum">
<tr><th>ILOGIC:MUX.CLK</th><th>[0, 28, 13]</th><th>[0, 29, 12]</th><th>[0, 28, 11]</th><th>[0, 29, 16]</th><th>[0, 29, 14]</th><th>[0, 28, 17]</th><th>[0, 28, 15]</th><th>[0, 29, 10]</th><th>[0, 28, 3]</th><th>[0, 28, 1]</th><th>[0, 29, 2]</th></tr>
<tr><th>ILOGIC:MUX.CLKB</th><th>[0, 31, 13]</th><th>[0, 30, 12]</th><th>[0, 31, 11]</th><th>[0, 30, 16]</th><th>[0, 30, 14]</th><th>[0, 31, 17]</th><th>[0, 31, 15]</th><th>[0, 30, 10]</th><th>[0, 31, 3]</th><th>[0, 31, 1]</th><th>[0, 30, 2]</th></tr>
<tr><td>NONE</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td></tr>
<tr><td>PHASER_ICLK</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td></tr>
<tr><td>PHASER_OCLK</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td></tr>
<tr><td>HCLK0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>0</td><td>0</td></tr>
<tr><td>HCLK1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>1</td><td>1</td><td>0</td><td>0</td></tr>
<tr><td>HCLK2</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>1</td><td>1</td><td>0</td><td>0</td></tr>
<tr><td>HCLK3</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>1</td><td>1</td><td>0</td><td>0</td></tr>
<tr><td>HCLK4</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>1</td><td>0</td><td>0</td></tr>
<tr><td>HCLK5</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td></tr>
<tr><td>RCLK0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td></tr>
<tr><td>RCLK1</td><td>0</td><td>0</td><td>1</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td></tr>
<tr><td>RCLK2</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>1</td><td>0</td><td>0</td></tr>
<tr><td>RCLK3</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td></tr>
<tr><td>IOCLK0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td></tr>
<tr><td>IOCLK1</td><td>0</td><td>1</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td></tr>
<tr><td>IOCLK2</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>1</td><td>0</td><td>0</td></tr>
<tr><td>IOCLK3</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td></tr>
<tr><td>CKINT1</td><td>1</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td></tr>
<tr><td>CKINT0</td><td>1</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td></tr>
</table>
<div id="bits-xc7v-IO_HR_BOT-ILOGIC:SRTYPE"></div>
<table class="docutils align-default prjcombine-enum">
<tr><th>ILOGIC:SRTYPE</th><th>[0, 29, 3]</th></tr>
<tr><td>ASYNC</td><td>0</td></tr>
<tr><td>SYNC</td><td>1</td></tr>
</table>
<div id="bits-xc7v-IO_HR_BOT-ILOGIC:MUX.CLKDIVP"></div>
<table class="docutils align-default prjcombine-enum">
<tr><th>ILOGIC:MUX.CLKDIVP</th><th>[0, 28, 35]</th><th>[0, 29, 34]</th></tr>
<tr><td>NONE</td><td>0</td><td>0</td></tr>
<tr><td>CLKDIV</td><td>0</td><td>1</td></tr>
<tr><td>PHASER</td><td>1</td><td>0</td></tr>
</table>
<div id="bits-xc7v-IO_HR_BOT-OLOGIC:MUX.CLKDIVF"></div>
<div id="bits-xc7v-IO_HR_BOT-OLOGIC:MUX.CLKDIVFB"></div>
<table class="docutils align-default prjcombine-enum">
<tr><th>OLOGIC:MUX.CLKDIVF</th><th>[0, 28, 57]</th><th>[0, 28, 55]</th><th>[0, 29, 54]</th><th>[0, 28, 61]</th><th>[0, 28, 59]</th><th>[0, 29, 62]</th><th>[0, 29, 60]</th></tr>
<tr><th>OLOGIC:MUX.CLKDIVFB</th><th>[0, 31, 57]</th><th>[0, 31, 55]</th><th>[0, 30, 54]</th><th>[0, 31, 61]</th><th>[0, 31, 59]</th><th>[0, 30, 62]</th><th>[0, 30, 60]</th></tr>
<tr><td>NONE</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td></tr>
<tr><td>HCLK0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>1</td></tr>
<tr><td>HCLK1</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>1</td><td>0</td></tr>
<tr><td>HCLK2</td><td>0</td><td>0</td><td>1</td><td>0</td><td>1</td><td>0</td><td>0</td></tr>
<tr><td>HCLK3</td><td>0</td><td>0</td><td>1</td><td>1</td><td>0</td><td>0</td><td>0</td></tr>
<tr><td>HCLK4</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td></tr>
<tr><td>HCLK5</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td></tr>
<tr><td>RCLK0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td></tr>
<tr><td>RCLK1</td><td>0</td><td>1</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td></tr>
<tr><td>RCLK2</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td></tr>
<tr><td>RCLK3</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td></tr>
<tr><td>CKINT</td><td>1</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td></tr>
</table>
<div id="bits-xc7v-IO_HR_BOT-OLOGIC:CLK_RATIO"></div>
<table class="docutils align-default prjcombine-enum">
<tr><th>OLOGIC:CLK_RATIO</th><th>[0, 31, 36]</th><th>[0, 31, 34]</th><th>[0, 30, 31]</th><th>[0, 30, 35]</th></tr>
<tr><td>NONE</td><td>0</td><td>0</td><td>0</td><td>0</td></tr>
<tr><td>2</td><td>0</td><td>0</td><td>0</td><td>1</td></tr>
<tr><td>3</td><td>0</td><td>0</td><td>1</td><td>0</td></tr>
<tr><td>4</td><td>0</td><td>0</td><td>1</td><td>1</td></tr>
<tr><td>5</td><td>0</td><td>1</td><td>0</td><td>1</td></tr>
<tr><td>7_8</td><td>1</td><td>1</td><td>0</td><td>0</td></tr>
<tr><td>6</td><td>1</td><td>1</td><td>0</td><td>1</td></tr>
</table>
<div id="bits-xc7v-IO_HR_BOT-OLOGIC:DATA_WIDTH"></div>
<table class="docutils align-default prjcombine-enum">
<tr><th>OLOGIC:DATA_WIDTH</th><th>[0, 30, 37]</th><th>[0, 30, 51]</th><th>[0, 31, 52]</th><th>[0, 30, 59]</th><th>[0, 31, 56]</th><th>[0, 30, 57]</th><th>[0, 31, 60]</th><th>[0, 31, 62]</th><th>[0, 30, 63]</th></tr>
<tr><td>NONE</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td></tr>
<tr><td>2</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td></tr>
<tr><td>3</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td></tr>
<tr><td>4</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td></tr>
<tr><td>5</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td></tr>
<tr><td>6</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td></tr>
<tr><td>7</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td></tr>
<tr><td>8</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td></tr>
<tr><td>10</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td></tr>
<tr><td>14</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td></tr>
</table>
<div id="bits-xc7v-IO_HR_BOT-OLOGIC:MUX.CLKDIVB"></div>
<table class="docutils align-default prjcombine-enum">
<tr><th>OLOGIC:MUX.CLKDIVB</th><th>[0, 30, 46]</th><th>[0, 31, 47]</th></tr>
<tr><td>NONE</td><td>0</td><td>0</td></tr>
<tr><td>CLKDIVFB</td><td>0</td><td>1</td></tr>
<tr><td>PHASER_OCLKDIV</td><td>1</td><td>0</td></tr>
</table>
<div id="bits-xc7v-IO_HR_BOT-OLOGIC:MISR_CLK_SELECT"></div>
<table class="docutils align-default prjcombine-enum">
<tr><th>OLOGIC:MISR_CLK_SELECT</th><th>[0, 31, 58]</th><th>[0, 31, 48]</th></tr>
<tr><td>NONE</td><td>0</td><td>0</td></tr>
<tr><td>CLK1</td><td>0</td><td>1</td></tr>
<tr><td>CLK2</td><td>1</td><td>0</td></tr>
</table>
<div id="bits-xc7v-IO_HR_BOT-OLOGIC:TMUX"></div>
<table class="docutils align-default prjcombine-enum">
<tr><th>OLOGIC:TMUX</th><th>[0, 33, 3]</th><th>[0, 32, 4]</th><th>[0, 32, 6]</th><th>[0, 33, 5]</th><th>[0, 32, 2]</th></tr>
<tr><td>NONE</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td></tr>
<tr><td>T1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td></tr>
<tr><td>SERDES_SDR</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td></tr>
<tr><td>DDR</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td></tr>
<tr><td>FF</td><td>0</td><td>1</td><td>0</td><td>1</td><td>0</td></tr>
<tr><td>LATCH</td><td>1</td><td>0</td><td>0</td><td>1</td><td>0</td></tr>
</table>
<div id="bits-xc7v-IO_HR_BOT-OLOGIC:TRISTATE_WIDTH"></div>
<table class="docutils align-default prjcombine-enum">
<tr><th>OLOGIC:TRISTATE_WIDTH</th><th>[0, 32, 26]</th></tr>
<tr><td>1</td><td>0</td></tr>
<tr><td>4</td><td>1</td></tr>
</table>
<div id="bits-xc7v-IO_HR_BOT-OLOGIC:OMUX"></div>
<table class="docutils align-default prjcombine-enum">
<tr><th>OLOGIC:OMUX</th><th>[0, 32, 46]</th><th>[0, 33, 49]</th><th>[0, 33, 27]</th><th>[0, 33, 29]</th><th>[0, 33, 47]</th></tr>
<tr><td>NONE</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td></tr>
<tr><td>D1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td></tr>
<tr><td>SERDES_SDR</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td></tr>
<tr><td>DDR</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td></tr>
<tr><td>FF</td><td>0</td><td>1</td><td>0</td><td>1</td><td>0</td></tr>
<tr><td>LATCH</td><td>1</td><td>0</td><td>0</td><td>1</td><td>0</td></tr>
</table>
<div id="bits-xc7v-IO_HR_BOT-IDELAY:DELAY_SRC"></div>
<table class="docutils align-default prjcombine-enum">
<tr><th>IDELAY:DELAY_SRC</th><th>[0, 34, 6]</th><th>[0, 35, 7]</th><th>[0, 35, 5]</th><th>[0, 34, 8]</th></tr>
<tr><td>NONE</td><td>0</td><td>0</td><td>0</td><td>0</td></tr>
<tr><td>IDATAIN</td><td>0</td><td>0</td><td>0</td><td>1</td></tr>
<tr><td>DATAIN</td><td>0</td><td>0</td><td>1</td><td>0</td></tr>
<tr><td>OFB</td><td>0</td><td>1</td><td>0</td><td>0</td></tr>
<tr><td>DELAYCHAIN_OSC</td><td>1</td><td>0</td><td>0</td><td>0</td></tr>
</table>
<div id="bits-xc7v-IO_HR_BOT-IDELAY:IDELAY_VALUE_CUR"></div>
<table class="docutils align-default prjcombine-enum">
<tr><th>IDELAY:IDELAY_VALUE_CUR</th><th>[0, 34, 30]</th><th>[0, 34, 36]</th><th>[0, 34, 44]</th><th>[0, 34, 50]</th><th>[0, 34, 56]</th></tr>
<tr><td>Inverted</td><td>~[4]</td><td>~[3]</td><td>~[2]</td><td>~[1]</td><td>~[0]</td></tr>
</table>
<div id="bits-xc7v-IO_HR_BOT-IDELAY:IDELAY_TYPE"></div>
<table class="docutils align-default prjcombine-enum">
<tr><th>IDELAY:IDELAY_TYPE</th><th>[0, 35, 49]</th><th>[0, 35, 55]</th></tr>
<tr><td>FIXED</td><td>0</td><td>0</td></tr>
<tr><td>VARIABLE</td><td>0</td><td>1</td></tr>
<tr><td>VAR_LOAD</td><td>1</td><td>1</td></tr>
</table>
<div id="bits-xc7v-IO_HR_BOT-IOB:LVDS"></div>
<table class="docutils align-default prjcombine-enum">
<tr><th>IOB:LVDS</th><th>[0, 38, 38]</th><th>[0, 39, 37]</th><th>[0, 38, 36]</th><th>[0, 39, 35]</th><th>[0, 38, 34]</th><th>[0, 39, 33]</th><th>[0, 38, 32]</th><th>[0, 39, 15]</th><th>[0, 38, 14]</th><th>[0, 39, 13]</th><th>[0, 38, 12]</th><th>[0, 39, 11]</th><th>[0, 38, 10]</th></tr>
<tr><td>Non-inverted</td><td>[12]</td><td>[11]</td><td>[10]</td><td>[9]</td><td>[8]</td><td>[7]</td><td>[6]</td><td>[5]</td><td>[4]</td><td>[3]</td><td>[2]</td><td>[1]</td><td>[0]</td></tr>
</table>
<div id="bits-xc7v-IO_HR_BOT-IOB:IBUFDISABLE_SEL"></div>
<div id="bits-xc7v-IO_HR_BOT-IOB:INTERMDISABLE_SEL"></div>
<table class="docutils align-default prjcombine-enum">
<tr><th>IOB:IBUFDISABLE_SEL</th><th>[0, 38, 18]</th></tr>
<tr><th>IOB:INTERMDISABLE_SEL</th><th>[0, 39, 25]</th></tr>
<tr><td>GND</td><td>0</td></tr>
<tr><td>I</td><td>1</td></tr>
</table>
<div id="bits-xc7v-IO_HR_BOT-IOB:PULL"></div>
<table class="docutils align-default prjcombine-enum">
<tr><th>IOB:PULL</th><th>[0, 38, 28]</th><th>[0, 39, 29]</th><th>[0, 38, 30]</th></tr>
<tr><td>PULLDOWN</td><td>0</td><td>0</td><td>0</td></tr>
<tr><td>NONE</td><td>0</td><td>0</td><td>1</td></tr>
<tr><td>PULLUP</td><td>0</td><td>1</td><td>1</td></tr>
<tr><td>KEEPER</td><td>1</td><td>0</td><td>1</td></tr>
</table>
<div id="bits-xc7v-IO_HR_BOT-IOB:OUTPUT_MISC"></div>
<table class="docutils align-default prjcombine-enum">
<tr><th>IOB:OUTPUT_MISC</th><th>[0, 38, 50]</th><th>[0, 39, 51]</th><th>[0, 38, 52]</th></tr>
<tr><td>Non-inverted</td><td>[2]</td><td>[1]</td><td>[0]</td></tr>
</table>
<div id="bits-xc7v-IO_HR_BOT-IOB:IN_TERM"></div>
<table class="docutils align-default prjcombine-enum">
<tr><th>IOB:IN_TERM</th><th>[0, 39, 57]</th><th>[0, 38, 58]</th><th>[0, 39, 59]</th><th>[0, 38, 56]</th></tr>
<tr><td>NONE</td><td>0</td><td>0</td><td>0</td><td>0</td></tr>
<tr><td>UNTUNED_SPLIT_60</td><td>0</td><td>0</td><td>1</td><td>1</td></tr>
<tr><td>UNTUNED_SPLIT_50</td><td>0</td><td>1</td><td>1</td><td>1</td></tr>
<tr><td>UNTUNED_SPLIT_40</td><td>1</td><td>1</td><td>1</td><td>1</td></tr>
</table>
<div id="bits-xc7v-IO_HR_BOT-IOB:OUTPUT_ENABLE"></div>
<table class="docutils align-default prjcombine-enum">
<tr><th>IOB:OUTPUT_ENABLE</th><th>[0, 38, 0]</th><th>[0, 39, 1]</th></tr>
<tr><td>Non-inverted</td><td>[1]</td><td>[0]</td></tr>
</table>
<div id="bits-xc7v-IO_HR_BOT-IOB:IBUF_MODE"></div>
<table class="docutils align-default prjcombine-enum">
<tr><th>IOB:IBUF_MODE</th><th>[0, 38, 20]</th><th>[0, 39, 17]</th><th>[0, 39, 21]</th><th>[0, 38, 22]</th><th>[0, 39, 23]</th></tr>
<tr><td>OFF</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td></tr>
<tr><td>VREF_LP</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td></tr>
<tr><td>CMOS_LV</td><td>0</td><td>0</td><td>1</td><td>1</td><td>0</td></tr>
<tr><td>CMOS_HV</td><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td></tr>
<tr><td>PCI</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td></tr>
<tr><td>VREF_HP</td><td>1</td><td>0</td><td>0</td><td>0</td><td>1</td></tr>
</table>
<div id="bits-xc7v-IO_HR_BOT-IOB:SLEW"></div>
<table class="docutils align-default prjcombine-enum">
<tr><th>IOB:SLEW</th><th>[0, 38, 40]</th><th>[0, 39, 41]</th><th>[0, 38, 42]</th><th>[0, 39, 43]</th><th>[0, 38, 44]</th><th>[0, 39, 45]</th><th>[0, 38, 46]</th><th>[0, 39, 47]</th><th>[0, 38, 48]</th><th>[0, 39, 49]</th></tr>
<tr><td>Mixed inversion</td><td>[9]</td><td>[8]</td><td>[7]</td><td>[6]</td><td>[5]</td><td>[4]</td><td>[3]</td><td>[2]</td><td>[1]</td><td>~[0]</td></tr>
</table>
<div id="bits-xc7v-IO_HR_BOT-IOB:DRIVE"></div>
<table class="docutils align-default prjcombine-enum">
<tr><th>IOB:DRIVE</th><th>[0, 39, 53]</th><th>[0, 38, 54]</th><th>[0, 39, 55]</th><th>[0, 38, 60]</th><th>[0, 39, 61]</th><th>[0, 38, 62]</th><th>[0, 39, 63]</th></tr>
<tr><td>Mixed inversion</td><td>[6]</td><td>~[5]</td><td>~[4]</td><td>[3]</td><td>~[2]</td><td>[1]</td><td>[0]</td></tr>
</table>
</section>
<section id="bitstream-io-hr-top">
<h2>Bitstream — <code class="docutils literal notranslate"><span class="pre">IO_HR_TOP</span></code><a class="headerlink" href="#bitstream-io-hr-top" title="Link to this heading"></a></h2>
<table class="docutils align-default prjcombine-tile">
<tr><th colspan="41">IO_HR_TOP bittile 0</th></tr><tr><th rowspan="2">Row</th><th colspan="40">Column</th></tr><tr><th>0</th><th>1</th><th>2</th><th>3</th><th>4</th><th>5</th><th>6</th><th>7</th><th>8</th><th>9</th><th>10</th><th>11</th><th>12</th><th>13</th><th>14</th><th>15</th><th>16</th><th>17</th><th>18</th><th>19</th><th>20</th><th>21</th><th>22</th><th>23</th><th>24</th><th>25</th><th>26</th><th>27</th><th>28</th><th>29</th><th>30</th><th>31</th><th>32</th><th>33</th><th>34</th><th>35</th><th>36</th><th>37</th><th>38</th><th>39</th></tr>
<tr><td>0</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-IO_HR_TOP-ILOGIC:DYN_CLK_INV_EN" title="ILOGIC:DYN_CLK_INV_EN">ILOGIC:DYN_CLK_INV_EN</a></td><td>-</td><td>-</td><td><a href="#bits-xc7v-IO_HR_TOP-OLOGIC:DATA_WIDTH" title="OLOGIC:DATA_WIDTH[0]">OLOGIC:DATA_WIDTH[0]</a></td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-IO_HR_TOP-IOB:DRIVE" title="IOB:DRIVE[0]">IOB:DRIVE[0]</a></td><td>-</td></tr>
<tr><td>1</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-IO_HR_TOP-OLOGIC:MUX.CLKDIVF" title="OLOGIC:MUX.CLKDIVF[1]">OLOGIC:MUX.CLKDIVF[1]</a></td><td><a href="#bits-xc7v-IO_HR_TOP-ILOGIC:INV.CLK" title="~ILOGIC:INV.CLK[2]">~ILOGIC:INV.CLK[2]</a></td><td><a href="#bits-xc7v-IO_HR_TOP-OLOGIC:DATA_WIDTH" title="OLOGIC:DATA_WIDTH[1]">OLOGIC:DATA_WIDTH[1]</a></td><td><a href="#bits-xc7v-IO_HR_TOP-OLOGIC:MUX.CLKDIVFB" title="OLOGIC:MUX.CLKDIVFB[1]">OLOGIC:MUX.CLKDIVFB[1]</a></td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-IO_HR_TOP-IOB:DRIVE" title="IOB:DRIVE[1]">IOB:DRIVE[1]</a></td></tr>
<tr><td>2</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-IO_HR_TOP-ILOGIC:INV.CLK" title="~ILOGIC:INV.CLK[0]">~ILOGIC:INV.CLK[0]</a></td><td><a href="#bits-xc7v-IO_HR_TOP-OLOGIC:MUX.CLKDIVF" title="OLOGIC:MUX.CLKDIVF[3]">OLOGIC:MUX.CLKDIVF[3]</a></td><td><a href="#bits-xc7v-IO_HR_TOP-OLOGIC:MUX.CLKDIVFB" title="OLOGIC:MUX.CLKDIVFB[3]">OLOGIC:MUX.CLKDIVFB[3]</a></td><td><a href="#bits-xc7v-IO_HR_TOP-OLOGIC:INV.D8" title="OLOGIC:INV.D8">OLOGIC:INV.D8</a></td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-IO_HR_TOP-IOB:DRIVE" title="~IOB:DRIVE[2]">~IOB:DRIVE[2]</a></td><td>-</td></tr>
<tr><td>3</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-IO_HR_TOP-OLOGIC:MUX.CLKDIVF" title="OLOGIC:MUX.CLKDIVF[0]">OLOGIC:MUX.CLKDIVF[0]</a></td><td><a href="#bits-xc7v-IO_HR_TOP-ILOGIC:INV.OCLK2" title="ILOGIC:INV.OCLK2">ILOGIC:INV.OCLK2</a></td><td><a href="#bits-xc7v-IO_HR_TOP-OLOGIC:DATA_WIDTH" title="OLOGIC:DATA_WIDTH[2]">OLOGIC:DATA_WIDTH[2]</a></td><td><a href="#bits-xc7v-IO_HR_TOP-OLOGIC:MUX.CLKDIVFB" title="OLOGIC:MUX.CLKDIVFB[0]">OLOGIC:MUX.CLKDIVFB[0]</a></td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-IO_HR_TOP-IOB:DRIVE" title="IOB:DRIVE[3]">IOB:DRIVE[3]</a></td></tr>
<tr><td>4</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-IO_HR_TOP-ILOGIC:INV.CLK" title="~ILOGIC:INV.CLK[1]">~ILOGIC:INV.CLK[1]</a></td><td><a href="#bits-xc7v-IO_HR_TOP-OLOGIC:MUX.CLKDIVF" title="OLOGIC:MUX.CLKDIVF[2]">OLOGIC:MUX.CLKDIVF[2]</a></td><td><a href="#bits-xc7v-IO_HR_TOP-OLOGIC:MUX.CLKDIVFB" title="OLOGIC:MUX.CLKDIVFB[2]">OLOGIC:MUX.CLKDIVFB[2]</a></td><td><a href="#bits-xc7v-IO_HR_TOP-OLOGIC:DATA_WIDTH" title="OLOGIC:DATA_WIDTH[5]">OLOGIC:DATA_WIDTH[5]</a></td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-IO_HR_TOP-IOB:IN_TERM" title="IOB:IN_TERM[0]">IOB:IN_TERM[0]</a></td><td>-</td></tr>
<tr><td>5</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-IO_HR_TOP-OLOGIC:MISR_CLK_SELECT" title="OLOGIC:MISR_CLK_SELECT[1]">OLOGIC:MISR_CLK_SELECT[1]</a></td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-IO_HR_TOP-IDELAY:IDELAY_VALUE_INIT" title="IDELAY:IDELAY_VALUE_INIT[0]">IDELAY:IDELAY_VALUE_INIT[0]</a></td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-IO_HR_TOP-IOB:IN_TERM" title="IOB:IN_TERM[2]">IOB:IN_TERM[2]</a></td></tr>
<tr><td>6</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-IO_HR_TOP-ILOGIC:INTERFACE_TYPE" title="ILOGIC:INTERFACE_TYPE[0]">ILOGIC:INTERFACE_TYPE[0]</a></td><td>-</td><td><a href="#bits-xc7v-IO_HR_TOP-OLOGIC:MUX.CLKDIVF" title="OLOGIC:MUX.CLKDIVF[6]">OLOGIC:MUX.CLKDIVF[6]</a></td><td><a href="#bits-xc7v-IO_HR_TOP-OLOGIC:MUX.CLKDIVFB" title="OLOGIC:MUX.CLKDIVFB[6]">OLOGIC:MUX.CLKDIVFB[6]</a></td><td><a href="#bits-xc7v-IO_HR_TOP-OLOGIC:DATA_WIDTH" title="OLOGIC:DATA_WIDTH[3]">OLOGIC:DATA_WIDTH[3]</a></td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-IO_HR_TOP-IOB:IN_TERM" title="IOB:IN_TERM[3]">IOB:IN_TERM[3]</a></td><td>-</td></tr>
<tr><td>7</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-IO_HR_TOP-ILOGIC:INV.ZHOLD_IFF" title="ILOGIC:INV.ZHOLD_IFF">ILOGIC:INV.ZHOLD_IFF</a></td><td><a href="#bits-xc7v-IO_HR_TOP-OLOGIC:DATA_WIDTH" title="OLOGIC:DATA_WIDTH[4]">OLOGIC:DATA_WIDTH[4]</a></td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-IO_HR_TOP-IDELAY:IDELAY_VALUE_CUR" title="~IDELAY:IDELAY_VALUE_CUR[0]">~IDELAY:IDELAY_VALUE_CUR[0]</a></td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-IO_HR_TOP-IOB:IN_TERM" title="IOB:IN_TERM[1]">IOB:IN_TERM[1]</a></td></tr>
<tr><td>8</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-IO_HR_TOP-ILOGIC:INV.CLKDIV" title="ILOGIC:INV.CLKDIV">ILOGIC:INV.CLKDIV</a></td><td><a href="#bits-xc7v-IO_HR_TOP-ILOGIC:IFF_ZHOLD" title="ILOGIC:IFF_ZHOLD">ILOGIC:IFF_ZHOLD</a></td><td><a href="#bits-xc7v-IO_HR_TOP-OLOGIC:MUX.CLKDIVF" title="OLOGIC:MUX.CLKDIVF[5]">OLOGIC:MUX.CLKDIVF[5]</a></td><td><a href="#bits-xc7v-IO_HR_TOP-OLOGIC:MUX.CLKDIVFB" title="OLOGIC:MUX.CLKDIVFB[5]">OLOGIC:MUX.CLKDIVFB[5]</a></td><td><a href="#bits-xc7v-IO_HR_TOP-OLOGIC:MISR_RESET" title="OLOGIC:MISR_RESET">OLOGIC:MISR_RESET</a></td><td>-</td><td>-</td><td><a href="#bits-xc7v-IO_HR_TOP-IDELAY:IDELAY_TYPE" title="IDELAY:IDELAY_TYPE[0]">IDELAY:IDELAY_TYPE[0]</a></td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-IO_HR_TOP-IOB:DRIVE" title="~IOB:DRIVE[4]">~IOB:DRIVE[4]</a></td><td>-</td></tr>
<tr><td>9</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-IO_HR_TOP-ILOGIC:DYN_CLKDIV_INV_EN" title="ILOGIC:DYN_CLKDIV_INV_EN">ILOGIC:DYN_CLKDIV_INV_EN</a></td><td>-</td><td><a href="#bits-xc7v-IO_HR_TOP-OLOGIC:MUX.CLKDIVF" title="OLOGIC:MUX.CLKDIVF[4]">OLOGIC:MUX.CLKDIVF[4]</a></td><td><a href="#bits-xc7v-IO_HR_TOP-ILOGIC:IFFDELAY_VALUE" title="ILOGIC:IFFDELAY_VALUE[0]">ILOGIC:IFFDELAY_VALUE[0]</a></td><td><a href="#bits-xc7v-IO_HR_TOP-OLOGIC:INV.D7" title="OLOGIC:INV.D7">OLOGIC:INV.D7</a></td><td><a href="#bits-xc7v-IO_HR_TOP-OLOGIC:MUX.CLKDIVFB" title="OLOGIC:MUX.CLKDIVFB[4]">OLOGIC:MUX.CLKDIVFB[4]</a></td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-IO_HR_TOP-IOB:DRIVE" title="~IOB:DRIVE[5]">~IOB:DRIVE[5]</a></td></tr>
<tr><td>10</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-IO_HR_TOP-ILOGIC:INTERFACE_TYPE" title="ILOGIC:INTERFACE_TYPE[2]">ILOGIC:INTERFACE_TYPE[2]</a></td><td><a href="#bits-xc7v-IO_HR_TOP-ILOGIC:IDELAY_VALUE" title="ILOGIC:IDELAY_VALUE[0]">ILOGIC:IDELAY_VALUE[0]</a></td><td>-</td><td>-</td><td><a href="#bits-xc7v-IO_HR_TOP-OLOGIC:MISR_ENABLE_FDBK" title="OLOGIC:MISR_ENABLE_FDBK">OLOGIC:MISR_ENABLE_FDBK</a></td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-IO_HR_TOP-IOB:DRIVE" title="IOB:DRIVE[6]">IOB:DRIVE[6]</a></td><td>-</td></tr>
<tr><td>11</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-IO_HR_TOP-ILOGIC:DYN_CLKDIVP_INV_EN" title="ILOGIC:DYN_CLKDIVP_INV_EN">ILOGIC:DYN_CLKDIVP_INV_EN</a></td><td>-</td><td>-</td><td><a href="#bits-xc7v-IO_HR_TOP-ILOGIC:IFF_DELAY_ENABLE" title="ILOGIC:IFF_DELAY_ENABLE">ILOGIC:IFF_DELAY_ENABLE</a></td><td><a href="#bits-xc7v-IO_HR_TOP-OLOGIC:DATA_WIDTH" title="OLOGIC:DATA_WIDTH[6]">OLOGIC:DATA_WIDTH[6]</a></td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-IO_HR_TOP-IDELAY:IDELAY_VALUE_INIT" title="IDELAY:IDELAY_VALUE_INIT[1]">IDELAY:IDELAY_VALUE_INIT[1]</a></td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-IO_HR_TOP-IOB:OUTPUT_MISC" title="IOB:OUTPUT_MISC[0]">IOB:OUTPUT_MISC[0]</a></td></tr>
<tr><td>12</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-IO_HR_TOP-ILOGIC:INTERFACE_TYPE" title="ILOGIC:INTERFACE_TYPE[4]">ILOGIC:INTERFACE_TYPE[4]</a></td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-IO_HR_TOP-OLOGIC:DATA_WIDTH" title="OLOGIC:DATA_WIDTH[7]">OLOGIC:DATA_WIDTH[7]</a></td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-IO_HR_TOP-IOB:OUTPUT_MISC" title="IOB:OUTPUT_MISC[1]">IOB:OUTPUT_MISC[1]</a></td><td>-</td></tr>
<tr><td>13</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-IO_HR_TOP-ILOGIC:INV.CLKDIVP" title="ILOGIC:INV.CLKDIVP">ILOGIC:INV.CLKDIVP</a></td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-IO_HR_TOP-OLOGIC:INV.D6" title="OLOGIC:INV.D6">OLOGIC:INV.D6</a></td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-IO_HR_TOP-IDELAY:IDELAY_VALUE_CUR" title="~IDELAY:IDELAY_VALUE_CUR[1]">~IDELAY:IDELAY_VALUE_CUR[1]</a></td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-IO_HR_TOP-IOB:OUTPUT_MISC" title="IOB:OUTPUT_MISC[2]">IOB:OUTPUT_MISC[2]</a></td></tr>
<tr><td>14</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-IO_HR_TOP-ILOGIC:INTERFACE_TYPE" title="ILOGIC:INTERFACE_TYPE[3]">ILOGIC:INTERFACE_TYPE[3]</a></td><td><a href="#bits-xc7v-IO_HR_TOP-ILOGIC:IFF_TSBYPASS_ENABLE" title="ILOGIC:IFF_TSBYPASS_ENABLE">ILOGIC:IFF_TSBYPASS_ENABLE</a></td><td>-</td><td>-</td><td><a href="#bits-xc7v-IO_HR_TOP-OLOGIC:INV.D5" title="OLOGIC:INV.D5">OLOGIC:INV.D5</a></td><td><a href="#bits-xc7v-IO_HR_TOP-OLOGIC:OMUX" title="OLOGIC:OMUX[3]">OLOGIC:OMUX[3]</a></td><td>-</td><td><a href="#bits-xc7v-IO_HR_TOP-IDELAY:IDELAY_TYPE" title="IDELAY:IDELAY_TYPE[1]">IDELAY:IDELAY_TYPE[1]</a></td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-IO_HR_TOP-IOB:SLEW" title="~IOB:SLEW[0]">~IOB:SLEW[0]</a></td><td>-</td></tr>
<tr><td>15</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-IO_HR_TOP-ILOGIC:DATA_WIDTH" title="ILOGIC:DATA_WIDTH[0]">ILOGIC:DATA_WIDTH[0]</a></td><td>-</td><td>-</td><td><a href="#bits-xc7v-IO_HR_TOP-ILOGIC:IFFDELAY_VALUE" title="ILOGIC:IFFDELAY_VALUE[1]">ILOGIC:IFFDELAY_VALUE[1]</a></td><td><a href="#bits-xc7v-IO_HR_TOP-OLOGIC:MISR_CLK_SELECT" title="OLOGIC:MISR_CLK_SELECT[0]">OLOGIC:MISR_CLK_SELECT[0]</a></td><td>-</td><td>-</td><td><a href="#bits-xc7v-IO_HR_TOP-OLOGIC:OFF_SR_USED" title="OLOGIC:OFF_SR_USED">OLOGIC:OFF_SR_USED</a></td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-IO_HR_TOP-IOB:SLEW" title="IOB:SLEW[1]">IOB:SLEW[1]</a></td></tr>
<tr><td>16</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-IO_HR_TOP-ILOGIC:DATA_WIDTH" title="ILOGIC:DATA_WIDTH[1]">ILOGIC:DATA_WIDTH[1]</a></td><td><a href="#bits-xc7v-IO_HR_TOP-ILOGIC:IDELAY_VALUE" title="ILOGIC:IDELAY_VALUE[1]">ILOGIC:IDELAY_VALUE[1]</a></td><td><a href="#bits-xc7v-IO_HR_TOP-OLOGIC:MUX.CLKDIV" title="OLOGIC:MUX.CLKDIV[0]">OLOGIC:MUX.CLKDIV[0]</a></td><td><a href="#bits-xc7v-IO_HR_TOP-OLOGIC:MUX.CLKDIVB" title="OLOGIC:MUX.CLKDIVB[0]">OLOGIC:MUX.CLKDIVB[0]</a></td><td><a href="#bits-xc7v-IO_HR_TOP-OLOGIC:MISR_ENABLE" title="OLOGIC:MISR_ENABLE">OLOGIC:MISR_ENABLE</a></td><td><a href="#bits-xc7v-IO_HR_TOP-OLOGIC:OMUX" title="OLOGIC:OMUX[0]">OLOGIC:OMUX[0]</a></td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-IO_HR_TOP-IOB:SLEW" title="IOB:SLEW[2]">IOB:SLEW[2]</a></td><td>-</td></tr>
<tr><td>17</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-IO_HR_TOP-ILOGIC:DATA_WIDTH" title="ILOGIC:DATA_WIDTH[2]">ILOGIC:DATA_WIDTH[2]</a></td><td>-</td><td><a href="#bits-xc7v-IO_HR_TOP-OLOGIC:MUX.CLKDIV" title="OLOGIC:MUX.CLKDIV[1]">OLOGIC:MUX.CLKDIV[1]</a></td><td><a href="#bits-xc7v-IO_HR_TOP-ILOGIC:TSBYPASS_MUX" title="ILOGIC:TSBYPASS_MUX">ILOGIC:TSBYPASS_MUX</a></td><td><a href="#bits-xc7v-IO_HR_TOP-OLOGIC:INV.D4" title="OLOGIC:INV.D4">OLOGIC:INV.D4</a></td><td><a href="#bits-xc7v-IO_HR_TOP-OLOGIC:MUX.CLKDIVB" title="OLOGIC:MUX.CLKDIVB[1]">OLOGIC:MUX.CLKDIVB[1]</a></td><td>-</td><td><a href="#bits-xc7v-IO_HR_TOP-OLOGIC:OMUX" title="OLOGIC:OMUX[4]">OLOGIC:OMUX[4]</a></td><td>-</td><td><a href="#bits-xc7v-IO_HR_TOP-IDELAY:IDELAY_VALUE_INIT" title="IDELAY:IDELAY_VALUE_INIT[2]">IDELAY:IDELAY_VALUE_INIT[2]</a></td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-IO_HR_TOP-IOB:SLEW" title="IOB:SLEW[3]">IOB:SLEW[3]</a></td></tr>
<tr><td>18</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-IO_HR_TOP-ILOGIC:DATA_WIDTH" title="ILOGIC:DATA_WIDTH[3]">ILOGIC:DATA_WIDTH[3]</a></td><td><a href="#bits-xc7v-IO_HR_TOP-ILOGIC:INV.D" title="~ILOGIC:INV.D">~ILOGIC:INV.D</a></td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-IO_HR_TOP-IDELAY:HIGH_PERFORMANCE_MODE" title="IDELAY:HIGH_PERFORMANCE_MODE">IDELAY:HIGH_PERFORMANCE_MODE</a></td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-IO_HR_TOP-IOB:SLEW" title="IOB:SLEW[4]">IOB:SLEW[4]</a></td><td>-</td></tr>
<tr><td>19</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-IO_HR_TOP-ILOGIC:DATA_RATE" title="ILOGIC:DATA_RATE">ILOGIC:DATA_RATE</a></td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-IO_HR_TOP-OLOGIC:OFF_SRVAL" title="~OLOGIC:OFF_SRVAL[2]">~OLOGIC:OFF_SRVAL[2]</a></td><td>-</td><td><a href="#bits-xc7v-IO_HR_TOP-IDELAY:IDELAY_VALUE_CUR" title="~IDELAY:IDELAY_VALUE_CUR[2]">~IDELAY:IDELAY_VALUE_CUR[2]</a></td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-IO_HR_TOP-IOB:SLEW" title="IOB:SLEW[5]">IOB:SLEW[5]</a></td></tr>
<tr><td>20</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-IO_HR_TOP-ILOGIC:BITSLIP_ENABLE" title="ILOGIC:BITSLIP_ENABLE">ILOGIC:BITSLIP_ENABLE</a></td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-IO_HR_TOP-OLOGIC:OFF_SRVAL" title="~OLOGIC:OFF_SRVAL[0]">~OLOGIC:OFF_SRVAL[0]</a></td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-IO_HR_TOP-IOB:SLEW" title="IOB:SLEW[6]">IOB:SLEW[6]</a></td><td>-</td></tr>
<tr><td>21</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-IO_HR_TOP-ILOGIC:SERDES_MODE" title="ILOGIC:SERDES_MODE">ILOGIC:SERDES_MODE</a></td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-IO_HR_TOP-OLOGIC:INV.D3" title="OLOGIC:INV.D3">OLOGIC:INV.D3</a></td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-IO_HR_TOP-IDELAY:PIPE_SEL" title="IDELAY:PIPE_SEL">IDELAY:PIPE_SEL</a></td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-IO_HR_TOP-IOB:SLEW" title="IOB:SLEW[7]">IOB:SLEW[7]</a></td></tr>
<tr><td>22</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-IO_HR_TOP-ILOGIC:IFFDELAY_VALUE" title="ILOGIC:IFFDELAY_VALUE[2]">ILOGIC:IFFDELAY_VALUE[2]</a></td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-IO_HR_TOP-IOB:SLEW" title="IOB:SLEW[8]">IOB:SLEW[8]</a></td><td>-</td></tr>
<tr><td>23</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-IO_HR_TOP-ILOGIC:IDELAY_VALUE" title="ILOGIC:IDELAY_VALUE[2]">ILOGIC:IDELAY_VALUE[2]</a></td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-IO_HR_TOP-IOB:SLEW" title="IOB:SLEW[9]">IOB:SLEW[9]</a></td></tr>
<tr><td>24</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-IO_HR_TOP-ILOGIC:I_TSBYPASS_ENABLE" title="ILOGIC:I_TSBYPASS_ENABLE">ILOGIC:I_TSBYPASS_ENABLE</a></td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td></tr>
<tr><td>25</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-IO_HR_TOP-ILOGIC:SERDES" title="ILOGIC:SERDES">ILOGIC:SERDES</a></td><td>-</td><td>-</td><td><a href="#bits-xc7v-IO_HR_TOP-ILOGIC:ZHOLD_ENABLE" title="ILOGIC:ZHOLD_ENABLE">ILOGIC:ZHOLD_ENABLE</a></td><td><a href="#bits-xc7v-IO_HR_TOP-OLOGIC:INV.D2" title="OLOGIC:INV.D2">OLOGIC:INV.D2</a></td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-IO_HR_TOP-IDELAY:IDELAY_VALUE_INIT" title="IDELAY:IDELAY_VALUE_INIT[3]">IDELAY:IDELAY_VALUE_INIT[3]</a></td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-IO_HR_TOP-IOB:LVDS" title="IOB:LVDS[12]">IOB:LVDS[12]</a></td></tr>
<tr><td>26</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-IO_HR_TOP-ILOGIC:INTERFACE_TYPE" title="ILOGIC:INTERFACE_TYPE[1]">ILOGIC:INTERFACE_TYPE[1]</a></td><td><a href="#bits-xc7v-IO_HR_TOP-ILOGIC:I_DELAY_ENABLE" title="ILOGIC:I_DELAY_ENABLE">ILOGIC:I_DELAY_ENABLE</a></td><td>-</td><td>-</td><td><a href="#bits-xc7v-IO_HR_TOP-OLOGIC:DATA_WIDTH" title="OLOGIC:DATA_WIDTH[8]">OLOGIC:DATA_WIDTH[8]</a></td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-IO_HR_TOP-IOB:LVDS" title="IOB:LVDS[11]">IOB:LVDS[11]</a></td><td>-</td></tr>
<tr><td>27</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-IO_HR_TOP-ILOGIC:RANK23_DLY" title="ILOGIC:RANK23_DLY">ILOGIC:RANK23_DLY</a></td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-IO_HR_TOP-OLOGIC:CLK_RATIO" title="OLOGIC:CLK_RATIO[3]">OLOGIC:CLK_RATIO[3]</a></td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-IO_HR_TOP-IDELAY:IDELAY_VALUE_CUR" title="~IDELAY:IDELAY_VALUE_CUR[3]">~IDELAY:IDELAY_VALUE_CUR[3]</a></td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-IO_HR_TOP-IOB:LVDS" title="IOB:LVDS[10]">IOB:LVDS[10]</a></td></tr>
<tr><td>28</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-IO_HR_TOP-ILOGIC:DDR_CLK_EDGE" title="ILOGIC:DDR_CLK_EDGE[1]">ILOGIC:DDR_CLK_EDGE[1]</a></td><td>-</td><td><a href="#bits-xc7v-IO_HR_TOP-ILOGIC:MUX.CLKDIVP" title="ILOGIC:MUX.CLKDIVP[1]">ILOGIC:MUX.CLKDIVP[1]</a></td><td>-</td><td><a href="#bits-xc7v-IO_HR_TOP-OLOGIC:CLK_RATIO" title="OLOGIC:CLK_RATIO[0]">OLOGIC:CLK_RATIO[0]</a></td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-IO_HR_TOP-IOB:LVDS" title="IOB:LVDS[9]">IOB:LVDS[9]</a></td><td>-</td></tr>
<tr><td>29</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-IO_HR_TOP-ILOGIC:DDR_CLK_EDGE" title="ILOGIC:DDR_CLK_EDGE[0]">ILOGIC:DDR_CLK_EDGE[0]</a></td><td>-</td><td><a href="#bits-xc7v-IO_HR_TOP-ILOGIC:MUX.CLKDIVP" title="ILOGIC:MUX.CLKDIVP[0]">ILOGIC:MUX.CLKDIVP[0]</a></td><td>-</td><td><a href="#bits-xc7v-IO_HR_TOP-OLOGIC:CLK_RATIO" title="OLOGIC:CLK_RATIO[2]">OLOGIC:CLK_RATIO[2]</a></td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-IO_HR_TOP-IOB:LVDS" title="IOB:LVDS[8]">IOB:LVDS[8]</a></td></tr>
<tr><td>30</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-IO_HR_TOP-ILOGIC:I_ZHOLD" title="ILOGIC:I_ZHOLD">ILOGIC:I_ZHOLD</a></td><td><a href="#bits-xc7v-IO_HR_TOP-OLOGIC:MUX.CLK" title="OLOGIC:MUX.CLK[5]">OLOGIC:MUX.CLK[5]</a></td><td><a href="#bits-xc7v-IO_HR_TOP-OLOGIC:MUX.CLKB" title="OLOGIC:MUX.CLKB[5]">OLOGIC:MUX.CLKB[5]</a></td><td><a href="#bits-xc7v-IO_HR_TOP-OLOGIC:INV.D1" title="OLOGIC:INV.D1">OLOGIC:INV.D1</a></td><td><a href="#bits-xc7v-IO_HR_TOP-OLOGIC:OFF_INIT" title="~OLOGIC:OFF_INIT">~OLOGIC:OFF_INIT</a></td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-IO_HR_TOP-IOB:LVDS" title="IOB:LVDS[7]">IOB:LVDS[7]</a></td><td>-</td></tr>
<tr><td>31</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-IO_HR_TOP-OLOGIC:MUX.CLK" title="OLOGIC:MUX.CLK[7]">OLOGIC:MUX.CLK[7]</a></td><td><a href="#bits-xc7v-IO_HR_TOP-ILOGIC:INV.ZHOLD_FABRIC" title="ILOGIC:INV.ZHOLD_FABRIC">ILOGIC:INV.ZHOLD_FABRIC</a></td><td><a href="#bits-xc7v-IO_HR_TOP-OLOGIC:SELFHEAL" title="OLOGIC:SELFHEAL">OLOGIC:SELFHEAL</a></td><td><a href="#bits-xc7v-IO_HR_TOP-OLOGIC:MUX.CLKB" title="OLOGIC:MUX.CLKB[7]">OLOGIC:MUX.CLKB[7]</a></td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-IO_HR_TOP-IDELAY:IDELAY_VALUE_INIT" title="IDELAY:IDELAY_VALUE_INIT[4]">IDELAY:IDELAY_VALUE_INIT[4]</a></td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-IO_HR_TOP-IOB:LVDS" title="IOB:LVDS[6]">IOB:LVDS[6]</a></td></tr>
<tr><td>32</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-IO_HR_TOP-OLOGIC:MUX.CLK" title="OLOGIC:MUX.CLK[4]">OLOGIC:MUX.CLK[4]</a></td><td><a href="#bits-xc7v-IO_HR_TOP-OLOGIC:MUX.CLKB" title="OLOGIC:MUX.CLKB[4]">OLOGIC:MUX.CLKB[4]</a></td><td><a href="#bits-xc7v-IO_HR_TOP-OLOGIC:CLK_RATIO" title="OLOGIC:CLK_RATIO[1]">OLOGIC:CLK_RATIO[1]</a></td><td><a href="#bits-xc7v-IO_HR_TOP-OLOGIC:OFF_SRVAL" title="~OLOGIC:OFF_SRVAL[1]">~OLOGIC:OFF_SRVAL[1]</a></td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-IO_HR_TOP-IOB:LOW_VOLTAGE" title="IOB:LOW_VOLTAGE">IOB:LOW_VOLTAGE</a></td><td>-</td></tr>
<tr><td>33</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-IO_HR_TOP-OLOGIC:MUX.CLK" title="OLOGIC:MUX.CLK[6]">OLOGIC:MUX.CLK[6]</a></td><td><a href="#bits-xc7v-IO_HR_TOP-ILOGIC:IFF4_INIT" title="~ILOGIC:IFF4_INIT">~ILOGIC:IFF4_INIT</a></td><td><a href="#bits-xc7v-IO_HR_TOP-OLOGIC:INV.CLKDIVF" title="OLOGIC:INV.CLKDIVF">OLOGIC:INV.CLKDIVF</a></td><td><a href="#bits-xc7v-IO_HR_TOP-OLOGIC:MUX.CLKB" title="OLOGIC:MUX.CLKB[6]">OLOGIC:MUX.CLKB[6]</a></td><td>-</td><td><a href="#bits-xc7v-IO_HR_TOP-OLOGIC:OFF_SR_SYNC" title="OLOGIC:OFF_SR_SYNC">OLOGIC:OFF_SR_SYNC</a></td><td>-</td><td><a href="#bits-xc7v-IO_HR_TOP-IDELAY:IDELAY_VALUE_CUR" title="~IDELAY:IDELAY_VALUE_CUR[4]">~IDELAY:IDELAY_VALUE_CUR[4]</a></td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-IO_HR_TOP-IOB:PULL" title="IOB:PULL[0]">IOB:PULL[0]</a></td></tr>
<tr><td>34</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-IO_HR_TOP-ILOGIC:IFF4_SRVAL" title="~ILOGIC:IFF4_SRVAL">~ILOGIC:IFF4_SRVAL</a></td><td><a href="#bits-xc7v-IO_HR_TOP-OLOGIC:MUX.CLK" title="OLOGIC:MUX.CLK[10]">OLOGIC:MUX.CLK[10]</a></td><td><a href="#bits-xc7v-IO_HR_TOP-OLOGIC:MUX.CLKB" title="OLOGIC:MUX.CLKB[10]">OLOGIC:MUX.CLKB[10]</a></td><td>-</td><td><a href="#bits-xc7v-IO_HR_TOP-OLOGIC:OMUX" title="OLOGIC:OMUX[1]">OLOGIC:OMUX[1]</a></td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-IO_HR_TOP-IOB:PULL" title="IOB:PULL[1]">IOB:PULL[1]</a></td><td>-</td></tr>
<tr><td>35</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-IO_HR_TOP-OLOGIC:MUX.CLK" title="OLOGIC:MUX.CLK[9]">OLOGIC:MUX.CLK[9]</a></td><td>-</td><td><a href="#bits-xc7v-IO_HR_TOP-OLOGIC:INV.CLK2" title="~OLOGIC:INV.CLK2">~OLOGIC:INV.CLK2</a></td><td><a href="#bits-xc7v-IO_HR_TOP-OLOGIC:MUX.CLKB" title="OLOGIC:MUX.CLKB[9]">OLOGIC:MUX.CLKB[9]</a></td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-IO_HR_TOP-IOB:PULL" title="IOB:PULL[2]">IOB:PULL[2]</a></td></tr>
<tr><td>36</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-IO_HR_TOP-OLOGIC:OMUX" title="OLOGIC:OMUX[2]">OLOGIC:OMUX[2]</a></td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-IO_HR_TOP-IOB:PULL_DYNAMIC" title="IOB:PULL_DYNAMIC">IOB:PULL_DYNAMIC</a></td><td>-</td></tr>
<tr><td>37</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-IO_HR_TOP-ILOGIC:IFFDELAY_VALUE" title="ILOGIC:IFFDELAY_VALUE[3]">ILOGIC:IFFDELAY_VALUE[3]</a></td><td><a href="#bits-xc7v-IO_HR_TOP-OLOGIC:INV.CLK1" title="~OLOGIC:INV.CLK1">~OLOGIC:INV.CLK1</a></td><td>-</td><td>-</td><td><a href="#bits-xc7v-IO_HR_TOP-OLOGIC:TRISTATE_WIDTH" title="OLOGIC:TRISTATE_WIDTH">OLOGIC:TRISTATE_WIDTH</a></td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-IO_HR_TOP-IOB:DQS_BIAS" title="IOB:DQS_BIAS">IOB:DQS_BIAS</a></td></tr>
<tr><td>38</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-IO_HR_TOP-ILOGIC:IDELAY_VALUE" title="ILOGIC:IDELAY_VALUE[3]">ILOGIC:IDELAY_VALUE[3]</a></td><td><a href="#bits-xc7v-IO_HR_TOP-OLOGIC:MUX.CLK" title="OLOGIC:MUX.CLK[8]">OLOGIC:MUX.CLK[8]</a></td><td><a href="#bits-xc7v-IO_HR_TOP-OLOGIC:MUX.CLKB" title="OLOGIC:MUX.CLKB[8]">OLOGIC:MUX.CLKB[8]</a></td><td>-</td><td><a href="#bits-xc7v-IO_HR_TOP-OLOGIC:TFF_SR_USED" title="OLOGIC:TFF_SR_USED">OLOGIC:TFF_SR_USED</a></td><td>-</td><td><a href="#bits-xc7v-IO_HR_TOP-IDELAY:CINVCTRL_SEL" title="IDELAY:CINVCTRL_SEL">IDELAY:CINVCTRL_SEL</a></td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-IO_HR_TOP-IOB:INTERMDISABLE_SEL" title="IOB:INTERMDISABLE_SEL">IOB:INTERMDISABLE_SEL</a></td><td>-</td></tr>
<tr><td>39</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-IO_HR_TOP-OLOGIC:MUX.CLK" title="OLOGIC:MUX.CLK[3]">OLOGIC:MUX.CLK[3]</a></td><td>-</td><td>-</td><td><a href="#bits-xc7v-IO_HR_TOP-OLOGIC:MUX.CLKB" title="OLOGIC:MUX.CLKB[3]">OLOGIC:MUX.CLKB[3]</a></td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-IO_HR_TOP-IDELAY:INV.C" title="IDELAY:INV.C">IDELAY:INV.C</a></td><td>-</td><td>-</td><td>-</td><td>-</td></tr>
<tr><td>40</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-IO_HR_TOP-IOB:IBUF_MODE" title="IOB:IBUF_MODE[0]">IOB:IBUF_MODE[0]</a></td><td>-</td></tr>
<tr><td>41</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-IO_HR_TOP-ILOGIC:IFF3_INIT" title="~ILOGIC:IFF3_INIT">~ILOGIC:IFF3_INIT</a></td><td><a href="#bits-xc7v-IO_HR_TOP-OLOGIC:RANK3_USED" title="~OLOGIC:RANK3_USED">~OLOGIC:RANK3_USED</a></td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-IO_HR_TOP-IOB:IBUF_MODE" title="IOB:IBUF_MODE[2]">IOB:IBUF_MODE[2]</a></td></tr>
<tr><td>42</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-IO_HR_TOP-ILOGIC:IFF3_SRVAL" title="~ILOGIC:IFF3_SRVAL">~ILOGIC:IFF3_SRVAL</a></td><td>-</td><td>-</td><td><a href="#bits-xc7v-IO_HR_TOP-OLOGIC:INV.CLKDIV" title="OLOGIC:INV.CLKDIV">OLOGIC:INV.CLKDIV</a></td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-IO_HR_TOP-IOB:IBUF_MODE" title="IOB:IBUF_MODE[1]">IOB:IBUF_MODE[1]</a></td><td>-</td></tr>
<tr><td>43</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-IO_HR_TOP-OLOGIC:MUX.CLK" title="OLOGIC:MUX.CLK[2]">OLOGIC:MUX.CLK[2]</a></td><td>-</td><td>-</td><td><a href="#bits-xc7v-IO_HR_TOP-OLOGIC:MUX.CLKB" title="OLOGIC:MUX.CLKB[2]">OLOGIC:MUX.CLKB[2]</a></td><td>-</td><td><a href="#bits-xc7v-IO_HR_TOP-OLOGIC:TBYTE_SRC" title="OLOGIC:TBYTE_SRC">OLOGIC:TBYTE_SRC</a></td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-IO_HR_TOP-IOB:IBUF_MODE" title="IOB:IBUF_MODE[4]">IOB:IBUF_MODE[4]</a></td></tr>
<tr><td>44</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-IO_HR_TOP-OLOGIC:MUX.CLK" title="OLOGIC:MUX.CLK[0]">OLOGIC:MUX.CLK[0]</a></td><td><a href="#bits-xc7v-IO_HR_TOP-OLOGIC:MUX.CLKB" title="OLOGIC:MUX.CLKB[0]">OLOGIC:MUX.CLKB[0]</a></td><td>-</td><td><a href="#bits-xc7v-IO_HR_TOP-OLOGIC:SERDES_MODE" title="OLOGIC:SERDES_MODE">OLOGIC:SERDES_MODE</a></td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td></tr>
<tr><td>45</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-IO_HR_TOP-OLOGIC:MUX.CLK" title="OLOGIC:MUX.CLK[1]">OLOGIC:MUX.CLK[1]</a></td><td><a href="#bits-xc7v-IO_HR_TOP-ILOGIC:IFFDELAY_VALUE" title="ILOGIC:IFFDELAY_VALUE[4]">ILOGIC:IFFDELAY_VALUE[4]</a></td><td>-</td><td><a href="#bits-xc7v-IO_HR_TOP-OLOGIC:MUX.CLKB" title="OLOGIC:MUX.CLKB[1]">OLOGIC:MUX.CLKB[1]</a></td><td>-</td><td><a href="#bits-xc7v-IO_HR_TOP-OLOGIC:TFF_SRVAL" title="~OLOGIC:TFF_SRVAL[2]">~OLOGIC:TFF_SRVAL[2]</a></td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-IO_HR_TOP-IOB:IBUFDISABLE_SEL" title="IOB:IBUFDISABLE_SEL">IOB:IBUFDISABLE_SEL</a></td></tr>
<tr><td>46</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-IO_HR_TOP-ILOGIC:IDELAY_VALUE" title="ILOGIC:IDELAY_VALUE[4]">ILOGIC:IDELAY_VALUE[4]</a></td><td><a href="#bits-xc7v-IO_HR_TOP-ILOGIC:MUX.CLK" title="ILOGIC:MUX.CLK[5]">ILOGIC:MUX.CLK[5]</a></td><td><a href="#bits-xc7v-IO_HR_TOP-ILOGIC:MUX.CLKB" title="ILOGIC:MUX.CLKB[5]">ILOGIC:MUX.CLKB[5]</a></td><td>-</td><td><a href="#bits-xc7v-IO_HR_TOP-OLOGIC:TFF_SRVAL" title="~OLOGIC:TFF_SRVAL[0]">~OLOGIC:TFF_SRVAL[0]</a></td><td>-</td><td><a href="#bits-xc7v-IO_HR_TOP-IDELAY:INV.DATAIN" title="IDELAY:INV.DATAIN">IDELAY:INV.DATAIN</a></td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-IO_HR_TOP-IOB:IBUF_MODE" title="IOB:IBUF_MODE[3]">IOB:IBUF_MODE[3]</a></td><td>-</td></tr>
<tr><td>47</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-IO_HR_TOP-ILOGIC:NUM_CE" title="ILOGIC:NUM_CE">ILOGIC:NUM_CE</a></td><td>-</td><td><a href="#bits-xc7v-IO_HR_TOP-ILOGIC:MUX.CLK" title="ILOGIC:MUX.CLK[7]">ILOGIC:MUX.CLK[7]</a></td><td>-</td><td>-</td><td><a href="#bits-xc7v-IO_HR_TOP-ILOGIC:MUX.CLKB" title="ILOGIC:MUX.CLKB[7]">ILOGIC:MUX.CLKB[7]</a></td><td>-</td><td><a href="#bits-xc7v-IO_HR_TOP-OLOGIC:TBYTE_CTL" title="OLOGIC:TBYTE_CTL">OLOGIC:TBYTE_CTL</a></td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-IO_HR_TOP-IOB:INPUT_MISC" title="IOB:INPUT_MISC">IOB:INPUT_MISC</a></td></tr>
<tr><td>48</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-IO_HR_TOP-ILOGIC:MUX.CLK" title="ILOGIC:MUX.CLK[4]">ILOGIC:MUX.CLK[4]</a></td><td><a href="#bits-xc7v-IO_HR_TOP-ILOGIC:MUX.CLKB" title="ILOGIC:MUX.CLKB[4]">ILOGIC:MUX.CLKB[4]</a></td><td><a href="#bits-xc7v-IO_HR_TOP-OLOGIC:INV.T4" title="~OLOGIC:INV.T4">~OLOGIC:INV.T4</a></td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-IO_HR_TOP-IOB:LVDS" title="IOB:LVDS[5]">IOB:LVDS[5]</a></td><td>-</td></tr>
<tr><td>49</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-IO_HR_TOP-ILOGIC:MUX.CLK" title="ILOGIC:MUX.CLK[6]">ILOGIC:MUX.CLK[6]</a></td><td>-</td><td>-</td><td><a href="#bits-xc7v-IO_HR_TOP-ILOGIC:MUX.CLKB" title="ILOGIC:MUX.CLKB[6]">ILOGIC:MUX.CLKB[6]</a></td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-IO_HR_TOP-IOB:LVDS" title="IOB:LVDS[4]">IOB:LVDS[4]</a></td></tr>
<tr><td>50</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-IO_HR_TOP-ILOGIC:MUX.CLK" title="ILOGIC:MUX.CLK[10]">ILOGIC:MUX.CLK[10]</a></td><td><a href="#bits-xc7v-IO_HR_TOP-ILOGIC:MUX.CLKB" title="ILOGIC:MUX.CLKB[10]">ILOGIC:MUX.CLKB[10]</a></td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-IO_HR_TOP-IOB:LVDS" title="IOB:LVDS[3]">IOB:LVDS[3]</a></td><td>-</td></tr>
<tr><td>51</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-IO_HR_TOP-ILOGIC:MUX.CLK" title="ILOGIC:MUX.CLK[9]">ILOGIC:MUX.CLK[9]</a></td><td><a href="#bits-xc7v-IO_HR_TOP-ILOGIC:IFF2_INIT" title="~ILOGIC:IFF2_INIT">~ILOGIC:IFF2_INIT</a></td><td><a href="#bits-xc7v-IO_HR_TOP-OLOGIC:INV.T3" title="~OLOGIC:INV.T3">~OLOGIC:INV.T3</a></td><td><a href="#bits-xc7v-IO_HR_TOP-ILOGIC:MUX.CLKB" title="ILOGIC:MUX.CLKB[9]">ILOGIC:MUX.CLKB[9]</a></td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-IO_HR_TOP-IOB:LVDS" title="IOB:LVDS[2]">IOB:LVDS[2]</a></td></tr>
<tr><td>52</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-IO_HR_TOP-ILOGIC:IFF2_SRVAL" title="~ILOGIC:IFF2_SRVAL">~ILOGIC:IFF2_SRVAL</a></td><td><a href="#bits-xc7v-IO_HR_TOP-ILOGIC:MUX.CLK" title="ILOGIC:MUX.CLK[8]">ILOGIC:MUX.CLK[8]</a></td><td><a href="#bits-xc7v-IO_HR_TOP-ILOGIC:MUX.CLKB" title="ILOGIC:MUX.CLKB[8]">ILOGIC:MUX.CLKB[8]</a></td><td><a href="#bits-xc7v-IO_HR_TOP-OLOGIC:TFF_INIT" title="~OLOGIC:TFF_INIT">~OLOGIC:TFF_INIT</a></td><td><a href="#bits-xc7v-IO_HR_TOP-OLOGIC:TFF_SRVAL" title="~OLOGIC:TFF_SRVAL[1]">~OLOGIC:TFF_SRVAL[1]</a></td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-IO_HR_TOP-IOB:LVDS" title="IOB:LVDS[1]">IOB:LVDS[1]</a></td><td>-</td></tr>
<tr><td>53</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-IO_HR_TOP-ILOGIC:MUX.CLK" title="ILOGIC:MUX.CLK[3]">ILOGIC:MUX.CLK[3]</a></td><td>-</td><td>-</td><td><a href="#bits-xc7v-IO_HR_TOP-ILOGIC:MUX.CLKB" title="ILOGIC:MUX.CLKB[3]">ILOGIC:MUX.CLKB[3]</a></td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-IO_HR_TOP-IOB:LVDS" title="IOB:LVDS[0]">IOB:LVDS[0]</a></td></tr>
<tr><td>54</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-IO_HR_TOP-OLOGIC:SERDES" title="OLOGIC:SERDES">OLOGIC:SERDES</a></td><td><a href="#bits-xc7v-IO_HR_TOP-IDELAY:ENABLE" title="IDELAY:ENABLE">IDELAY:ENABLE</a></td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td></tr>
<tr><td>55</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-IO_HR_TOP-ILOGIC:IFF1_INIT" title="~ILOGIC:IFF1_INIT">~ILOGIC:IFF1_INIT</a></td><td>-</td><td>-</td><td><a href="#bits-xc7v-IO_HR_TOP-IDELAY:INV.IDATAIN" title="IDELAY:INV.IDATAIN">IDELAY:INV.IDATAIN</a></td><td><a href="#bits-xc7v-IO_HR_TOP-OLOGIC:TFF_SR_SYNC" title="OLOGIC:TFF_SR_SYNC">OLOGIC:TFF_SR_SYNC</a></td><td>-</td><td><a href="#bits-xc7v-IO_HR_TOP-IDELAY:DELAY_SRC" title="IDELAY:DELAY_SRC[0]">IDELAY:DELAY_SRC[0]</a></td><td>-</td><td>-</td><td>-</td><td>-</td></tr>
<tr><td>56</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-IO_HR_TOP-ILOGIC:IFF_LATCH" title="~ILOGIC:IFF_LATCH">~ILOGIC:IFF_LATCH</a></td><td><a href="#bits-xc7v-IO_HR_TOP-ILOGIC:IFF1_SRVAL" title="~ILOGIC:IFF1_SRVAL">~ILOGIC:IFF1_SRVAL</a></td><td>-</td><td>-</td><td><a href="#bits-xc7v-IO_HR_TOP-OLOGIC:INV.T2" title="~OLOGIC:INV.T2">~OLOGIC:INV.T2</a></td><td>-</td><td>-</td><td><a href="#bits-xc7v-IO_HR_TOP-IDELAY:DELAY_SRC" title="IDELAY:DELAY_SRC[2]">IDELAY:DELAY_SRC[2]</a></td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td></tr>
<tr><td>57</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-IO_HR_TOP-ILOGIC:IFF_SR_USED" title="ILOGIC:IFF_SR_USED">ILOGIC:IFF_SR_USED</a></td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-IO_HR_TOP-OLOGIC:TMUX" title="OLOGIC:TMUX[2]">OLOGIC:TMUX[2]</a></td><td>-</td><td><a href="#bits-xc7v-IO_HR_TOP-IDELAY:DELAY_SRC" title="IDELAY:DELAY_SRC[3]">IDELAY:DELAY_SRC[3]</a></td><td>-</td><td>-</td><td>-</td><td>-</td></tr>
<tr><td>58</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-IO_HR_TOP-OLOGIC:TMUX" title="OLOGIC:TMUX[1]">OLOGIC:TMUX[1]</a></td><td>-</td><td><a href="#bits-xc7v-IO_HR_TOP-IDELAY:DELAY_SRC" title="IDELAY:DELAY_SRC[1]">IDELAY:DELAY_SRC[1]</a></td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td></tr>
<tr><td>59</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-IO_HR_TOP-OLOGIC:TMUX" title="OLOGIC:TMUX[3]">OLOGIC:TMUX[3]</a></td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td></tr>
<tr><td>60</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-IO_HR_TOP-ILOGIC:SRTYPE" title="ILOGIC:SRTYPE">ILOGIC:SRTYPE</a></td><td><a href="#bits-xc7v-IO_HR_TOP-ILOGIC:MUX.CLK" title="ILOGIC:MUX.CLK[2]">ILOGIC:MUX.CLK[2]</a></td><td><a href="#bits-xc7v-IO_HR_TOP-ILOGIC:MUX.CLKB" title="ILOGIC:MUX.CLKB[2]">ILOGIC:MUX.CLKB[2]</a></td><td><a href="#bits-xc7v-IO_HR_TOP-OLOGIC:INV.T1" title="~OLOGIC:INV.T1">~OLOGIC:INV.T1</a></td><td><a href="#bits-xc7v-IO_HR_TOP-OLOGIC:TMUX" title="OLOGIC:TMUX[4]">OLOGIC:TMUX[4]</a></td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-IO_HR_TOP-IOB:OUTPUT_MISC_B" title="IOB:OUTPUT_MISC_B">IOB:OUTPUT_MISC_B</a></td><td>-</td></tr>
<tr><td>61</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-IO_HR_TOP-ILOGIC:MUX.CLK" title="ILOGIC:MUX.CLK[0]">ILOGIC:MUX.CLK[0]</a></td><td><a href="#bits-xc7v-IO_HR_TOP-ILOGIC:D_EMU2" title="ILOGIC:D_EMU2">ILOGIC:D_EMU2</a></td><td>-</td><td><a href="#bits-xc7v-IO_HR_TOP-ILOGIC:MUX.CLKB" title="ILOGIC:MUX.CLKB[0]">ILOGIC:MUX.CLKB[0]</a></td><td>-</td><td><a href="#bits-xc7v-IO_HR_TOP-OLOGIC:TMUX" title="OLOGIC:TMUX[0]">OLOGIC:TMUX[0]</a></td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td></tr>
<tr><td>62</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-IO_HR_TOP-ILOGIC:D_EMU1" title="ILOGIC:D_EMU1">ILOGIC:D_EMU1</a></td><td><a href="#bits-xc7v-IO_HR_TOP-ILOGIC:MUX.CLK" title="ILOGIC:MUX.CLK[1]">ILOGIC:MUX.CLK[1]</a></td><td><a href="#bits-xc7v-IO_HR_TOP-ILOGIC:MUX.CLKB" title="ILOGIC:MUX.CLKB[1]">ILOGIC:MUX.CLKB[1]</a></td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-IO_HR_TOP-IOB:OUTPUT_ENABLE" title="IOB:OUTPUT_ENABLE[0]">IOB:OUTPUT_ENABLE[0]</a></td><td>-</td></tr>
<tr><td>63</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-IO_HR_TOP-ILOGIC:INV.OCLK1" title="ILOGIC:INV.OCLK1">ILOGIC:INV.OCLK1</a></td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-IO_HR_TOP-IOB:OUTPUT_ENABLE" title="IOB:OUTPUT_ENABLE[1]">IOB:OUTPUT_ENABLE[1]</a></td></tr>
</table>
<div id="bits-xc7v-IO_HR_TOP-IDELAY:CINVCTRL_SEL"></div>
<div id="bits-xc7v-IO_HR_TOP-IDELAY:ENABLE"></div>
<div id="bits-xc7v-IO_HR_TOP-IDELAY:HIGH_PERFORMANCE_MODE"></div>
<div id="bits-xc7v-IO_HR_TOP-IDELAY:INV.C"></div>
<div id="bits-xc7v-IO_HR_TOP-IDELAY:INV.DATAIN"></div>
<div id="bits-xc7v-IO_HR_TOP-IDELAY:INV.IDATAIN"></div>
<div id="bits-xc7v-IO_HR_TOP-IDELAY:PIPE_SEL"></div>
<div id="bits-xc7v-IO_HR_TOP-ILOGIC:BITSLIP_ENABLE"></div>
<div id="bits-xc7v-IO_HR_TOP-ILOGIC:DYN_CLKDIVP_INV_EN"></div>
<div id="bits-xc7v-IO_HR_TOP-ILOGIC:DYN_CLKDIV_INV_EN"></div>
<div id="bits-xc7v-IO_HR_TOP-ILOGIC:DYN_CLK_INV_EN"></div>
<div id="bits-xc7v-IO_HR_TOP-ILOGIC:D_EMU1"></div>
<div id="bits-xc7v-IO_HR_TOP-ILOGIC:D_EMU2"></div>
<div id="bits-xc7v-IO_HR_TOP-ILOGIC:IFF_DELAY_ENABLE"></div>
<div id="bits-xc7v-IO_HR_TOP-ILOGIC:IFF_SR_USED"></div>
<div id="bits-xc7v-IO_HR_TOP-ILOGIC:IFF_TSBYPASS_ENABLE"></div>
<div id="bits-xc7v-IO_HR_TOP-ILOGIC:IFF_ZHOLD"></div>
<div id="bits-xc7v-IO_HR_TOP-ILOGIC:INV.CLKDIV"></div>
<div id="bits-xc7v-IO_HR_TOP-ILOGIC:INV.CLKDIVP"></div>
<div id="bits-xc7v-IO_HR_TOP-ILOGIC:INV.OCLK1"></div>
<div id="bits-xc7v-IO_HR_TOP-ILOGIC:INV.OCLK2"></div>
<div id="bits-xc7v-IO_HR_TOP-ILOGIC:INV.ZHOLD_FABRIC"></div>
<div id="bits-xc7v-IO_HR_TOP-ILOGIC:INV.ZHOLD_IFF"></div>
<div id="bits-xc7v-IO_HR_TOP-ILOGIC:I_DELAY_ENABLE"></div>
<div id="bits-xc7v-IO_HR_TOP-ILOGIC:I_TSBYPASS_ENABLE"></div>
<div id="bits-xc7v-IO_HR_TOP-ILOGIC:I_ZHOLD"></div>
<div id="bits-xc7v-IO_HR_TOP-ILOGIC:RANK23_DLY"></div>
<div id="bits-xc7v-IO_HR_TOP-ILOGIC:SERDES"></div>
<div id="bits-xc7v-IO_HR_TOP-ILOGIC:ZHOLD_ENABLE"></div>
<div id="bits-xc7v-IO_HR_TOP-IOB:DQS_BIAS"></div>
<div id="bits-xc7v-IO_HR_TOP-IOB:INPUT_MISC"></div>
<div id="bits-xc7v-IO_HR_TOP-IOB:LOW_VOLTAGE"></div>
<div id="bits-xc7v-IO_HR_TOP-IOB:OUTPUT_MISC_B"></div>
<div id="bits-xc7v-IO_HR_TOP-IOB:PULL_DYNAMIC"></div>
<div id="bits-xc7v-IO_HR_TOP-OLOGIC:INV.CLKDIV"></div>
<div id="bits-xc7v-IO_HR_TOP-OLOGIC:INV.CLKDIVF"></div>
<div id="bits-xc7v-IO_HR_TOP-OLOGIC:INV.D1"></div>
<div id="bits-xc7v-IO_HR_TOP-OLOGIC:INV.D2"></div>
<div id="bits-xc7v-IO_HR_TOP-OLOGIC:INV.D3"></div>
<div id="bits-xc7v-IO_HR_TOP-OLOGIC:INV.D4"></div>
<div id="bits-xc7v-IO_HR_TOP-OLOGIC:INV.D5"></div>
<div id="bits-xc7v-IO_HR_TOP-OLOGIC:INV.D6"></div>
<div id="bits-xc7v-IO_HR_TOP-OLOGIC:INV.D7"></div>
<div id="bits-xc7v-IO_HR_TOP-OLOGIC:INV.D8"></div>
<div id="bits-xc7v-IO_HR_TOP-OLOGIC:MISR_ENABLE"></div>
<div id="bits-xc7v-IO_HR_TOP-OLOGIC:MISR_ENABLE_FDBK"></div>
<div id="bits-xc7v-IO_HR_TOP-OLOGIC:MISR_RESET"></div>
<div id="bits-xc7v-IO_HR_TOP-OLOGIC:OFF_SR_SYNC"></div>
<div id="bits-xc7v-IO_HR_TOP-OLOGIC:OFF_SR_USED"></div>
<div id="bits-xc7v-IO_HR_TOP-OLOGIC:SELFHEAL"></div>
<div id="bits-xc7v-IO_HR_TOP-OLOGIC:SERDES"></div>
<div id="bits-xc7v-IO_HR_TOP-OLOGIC:TBYTE_CTL"></div>
<div id="bits-xc7v-IO_HR_TOP-OLOGIC:TBYTE_SRC"></div>
<div id="bits-xc7v-IO_HR_TOP-OLOGIC:TFF_SR_SYNC"></div>
<div id="bits-xc7v-IO_HR_TOP-OLOGIC:TFF_SR_USED"></div>
<table class="docutils align-default prjcombine-enum">
<tr><th>IDELAY:CINVCTRL_SEL</th><th>[0, 34, 38]</th></tr>
<tr><th>IDELAY:ENABLE</th><th>[0, 33, 54]</th></tr>
<tr><th>IDELAY:HIGH_PERFORMANCE_MODE</th><th>[0, 33, 18]</th></tr>
<tr><th>IDELAY:INV.C</th><th>[0, 35, 39]</th></tr>
<tr><th>IDELAY:INV.DATAIN</th><th>[0, 34, 46]</th></tr>
<tr><th>IDELAY:INV.IDATAIN</th><th>[0, 32, 55]</th></tr>
<tr><th>IDELAY:PIPE_SEL</th><th>[0, 35, 21]</th></tr>
<tr><th>ILOGIC:BITSLIP_ENABLE</th><th>[0, 27, 20]</th></tr>
<tr><th>ILOGIC:DYN_CLKDIVP_INV_EN</th><th>[0, 26, 11]</th></tr>
<tr><th>ILOGIC:DYN_CLKDIV_INV_EN</th><th>[0, 26, 9]</th></tr>
<tr><th>ILOGIC:DYN_CLK_INV_EN</th><th>[0, 28, 0]</th></tr>
<tr><th>ILOGIC:D_EMU1</th><th>[0, 28, 62]</th></tr>
<tr><th>ILOGIC:D_EMU2</th><th>[0, 29, 61]</th></tr>
<tr><th>ILOGIC:IFF_DELAY_ENABLE</th><th>[0, 29, 11]</th></tr>
<tr><th>ILOGIC:IFF_SR_USED</th><th>[0, 26, 57]</th></tr>
<tr><th>ILOGIC:IFF_TSBYPASS_ENABLE</th><th>[0, 28, 14]</th></tr>
<tr><th>ILOGIC:IFF_ZHOLD</th><th>[0, 28, 8]</th></tr>
<tr><th>ILOGIC:INV.CLKDIV</th><th>[0, 27, 8]</th></tr>
<tr><th>ILOGIC:INV.CLKDIVP</th><th>[0, 26, 13]</th></tr>
<tr><th>ILOGIC:INV.OCLK1</th><th>[0, 29, 63]</th></tr>
<tr><th>ILOGIC:INV.OCLK2</th><th>[0, 29, 3]</th></tr>
<tr><th>ILOGIC:INV.ZHOLD_FABRIC</th><th>[0, 29, 31]</th></tr>
<tr><th>ILOGIC:INV.ZHOLD_IFF</th><th>[0, 29, 7]</th></tr>
<tr><th>ILOGIC:I_DELAY_ENABLE</th><th>[0, 28, 26]</th></tr>
<tr><th>ILOGIC:I_TSBYPASS_ENABLE</th><th>[0, 28, 24]</th></tr>
<tr><th>ILOGIC:I_ZHOLD</th><th>[0, 28, 30]</th></tr>
<tr><th>ILOGIC:RANK23_DLY</th><th>[0, 26, 27]</th></tr>
<tr><th>ILOGIC:SERDES</th><th>[0, 26, 25]</th></tr>
<tr><th>ILOGIC:ZHOLD_ENABLE</th><th>[0, 29, 25]</th></tr>
<tr><th>IOB:DQS_BIAS</th><th>[0, 39, 37]</th></tr>
<tr><th>IOB:INPUT_MISC</th><th>[0, 39, 47]</th></tr>
<tr><th>IOB:LOW_VOLTAGE</th><th>[0, 38, 32]</th></tr>
<tr><th>IOB:OUTPUT_MISC_B</th><th>[0, 38, 60]</th></tr>
<tr><th>IOB:PULL_DYNAMIC</th><th>[0, 38, 36]</th></tr>
<tr><th>OLOGIC:INV.CLKDIV</th><th>[0, 31, 42]</th></tr>
<tr><th>OLOGIC:INV.CLKDIVF</th><th>[0, 30, 33]</th></tr>
<tr><th>OLOGIC:INV.D1</th><th>[0, 31, 30]</th></tr>
<tr><th>OLOGIC:INV.D2</th><th>[0, 30, 25]</th></tr>
<tr><th>OLOGIC:INV.D3</th><th>[0, 30, 21]</th></tr>
<tr><th>OLOGIC:INV.D4</th><th>[0, 30, 17]</th></tr>
<tr><th>OLOGIC:INV.D5</th><th>[0, 31, 14]</th></tr>
<tr><th>OLOGIC:INV.D6</th><th>[0, 30, 13]</th></tr>
<tr><th>OLOGIC:INV.D7</th><th>[0, 30, 9]</th></tr>
<tr><th>OLOGIC:INV.D8</th><th>[0, 31, 2]</th></tr>
<tr><th>OLOGIC:MISR_ENABLE</th><th>[0, 31, 16]</th></tr>
<tr><th>OLOGIC:MISR_ENABLE_FDBK</th><th>[0, 31, 10]</th></tr>
<tr><th>OLOGIC:MISR_RESET</th><th>[0, 31, 8]</th></tr>
<tr><th>OLOGIC:OFF_SR_SYNC</th><th>[0, 33, 33]</th></tr>
<tr><th>OLOGIC:OFF_SR_USED</th><th>[0, 33, 15]</th></tr>
<tr><th>OLOGIC:SELFHEAL</th><th>[0, 30, 31]</th></tr>
<tr><th>OLOGIC:SERDES</th><th>[0, 32, 54]</th></tr>
<tr><th>OLOGIC:TBYTE_CTL</th><th>[0, 33, 47]</th></tr>
<tr><th>OLOGIC:TBYTE_SRC</th><th>[0, 33, 43]</th></tr>
<tr><th>OLOGIC:TFF_SR_SYNC</th><th>[0, 33, 55]</th></tr>
<tr><th>OLOGIC:TFF_SR_USED</th><th>[0, 32, 38]</th></tr>
<tr><td>Non-inverted</td><td>[0]</td></tr>
</table>
<div id="bits-xc7v-IO_HR_TOP-ILOGIC:DATA_WIDTH"></div>
<table class="docutils align-default prjcombine-enum">
<tr><th>ILOGIC:DATA_WIDTH</th><th>[0, 27, 18]</th><th>[0, 26, 17]</th><th>[0, 27, 16]</th><th>[0, 26, 15]</th></tr>
<tr><td>NONE</td><td>0</td><td>0</td><td>0</td><td>0</td></tr>
<tr><td>2</td><td>0</td><td>0</td><td>1</td><td>0</td></tr>
<tr><td>3</td><td>0</td><td>0</td><td>1</td><td>1</td></tr>
<tr><td>4</td><td>0</td><td>1</td><td>0</td><td>0</td></tr>
<tr><td>5</td><td>0</td><td>1</td><td>0</td><td>1</td></tr>
<tr><td>6</td><td>0</td><td>1</td><td>1</td><td>0</td></tr>
<tr><td>7</td><td>0</td><td>1</td><td>1</td><td>1</td></tr>
<tr><td>8</td><td>1</td><td>0</td><td>0</td><td>0</td></tr>
<tr><td>10</td><td>1</td><td>0</td><td>1</td><td>0</td></tr>
<tr><td>14</td><td>1</td><td>1</td><td>1</td><td>0</td></tr>
</table>
<div id="bits-xc7v-IO_HR_TOP-ILOGIC:DATA_RATE"></div>
<table class="docutils align-default prjcombine-enum">
<tr><th>ILOGIC:DATA_RATE</th><th>[0, 26, 19]</th></tr>
<tr><td>DDR</td><td>0</td></tr>
<tr><td>SDR</td><td>1</td></tr>
</table>
<div id="bits-xc7v-IO_HR_TOP-ILOGIC:SERDES_MODE"></div>
<div id="bits-xc7v-IO_HR_TOP-OLOGIC:SERDES_MODE"></div>
<table class="docutils align-default prjcombine-enum">
<tr><th>ILOGIC:SERDES_MODE</th><th>[0, 26, 21]</th></tr>
<tr><th>OLOGIC:SERDES_MODE</th><th>[0, 32, 44]</th></tr>
<tr><td>MASTER</td><td>0</td></tr>
<tr><td>SLAVE</td><td>1</td></tr>
</table>
<div id="bits-xc7v-IO_HR_TOP-ILOGIC:DDR_CLK_EDGE"></div>
<table class="docutils align-default prjcombine-enum">
<tr><th>ILOGIC:DDR_CLK_EDGE</th><th>[0, 27, 28]</th><th>[0, 26, 29]</th></tr>
<tr><td>SAME_EDGE_PIPELINED</td><td>0</td><td>0</td></tr>
<tr><td>OPPOSITE_EDGE</td><td>0</td><td>1</td></tr>
<tr><td>SAME_EDGE</td><td>1</td><td>0</td></tr>
</table>
<div id="bits-xc7v-IO_HR_TOP-ILOGIC:NUM_CE"></div>
<table class="docutils align-default prjcombine-enum">
<tr><th>ILOGIC:NUM_CE</th><th>[0, 26, 47]</th></tr>
<tr><td>1</td><td>0</td></tr>
<tr><td>2</td><td>1</td></tr>
</table>
<div id="bits-xc7v-IO_HR_TOP-ILOGIC:INTERFACE_TYPE"></div>
<table class="docutils align-default prjcombine-enum">
<tr><th>ILOGIC:INTERFACE_TYPE</th><th>[0, 27, 12]</th><th>[0, 27, 14]</th><th>[0, 27, 10]</th><th>[0, 27, 26]</th><th>[0, 27, 6]</th></tr>
<tr><td>MEMORY</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td></tr>
<tr><td>NETWORKING</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td></tr>
<tr><td>MEMORY_DDR3</td><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td></tr>
<tr><td>MEMORY_DDR3_V6</td><td>0</td><td>1</td><td>0</td><td>1</td><td>1</td></tr>
<tr><td>OVERSAMPLE</td><td>1</td><td>0</td><td>0</td><td>1</td><td>1</td></tr>
</table>
<div id="bits-xc7v-IO_HR_TOP-ILOGIC:IFF1_INIT"></div>
<div id="bits-xc7v-IO_HR_TOP-ILOGIC:IFF1_SRVAL"></div>
<div id="bits-xc7v-IO_HR_TOP-ILOGIC:IFF2_INIT"></div>
<div id="bits-xc7v-IO_HR_TOP-ILOGIC:IFF2_SRVAL"></div>
<div id="bits-xc7v-IO_HR_TOP-ILOGIC:IFF3_INIT"></div>
<div id="bits-xc7v-IO_HR_TOP-ILOGIC:IFF3_SRVAL"></div>
<div id="bits-xc7v-IO_HR_TOP-ILOGIC:IFF4_INIT"></div>
<div id="bits-xc7v-IO_HR_TOP-ILOGIC:IFF4_SRVAL"></div>
<div id="bits-xc7v-IO_HR_TOP-ILOGIC:IFF_LATCH"></div>
<div id="bits-xc7v-IO_HR_TOP-ILOGIC:INV.D"></div>
<div id="bits-xc7v-IO_HR_TOP-OLOGIC:INV.CLK1"></div>
<div id="bits-xc7v-IO_HR_TOP-OLOGIC:INV.CLK2"></div>
<div id="bits-xc7v-IO_HR_TOP-OLOGIC:INV.T1"></div>
<div id="bits-xc7v-IO_HR_TOP-OLOGIC:INV.T2"></div>
<div id="bits-xc7v-IO_HR_TOP-OLOGIC:INV.T3"></div>
<div id="bits-xc7v-IO_HR_TOP-OLOGIC:INV.T4"></div>
<div id="bits-xc7v-IO_HR_TOP-OLOGIC:OFF_INIT"></div>
<div id="bits-xc7v-IO_HR_TOP-OLOGIC:RANK3_USED"></div>
<div id="bits-xc7v-IO_HR_TOP-OLOGIC:TFF_INIT"></div>
<table class="docutils align-default prjcombine-enum">
<tr><th>ILOGIC:IFF1_INIT</th><th>[0, 29, 55]</th></tr>
<tr><th>ILOGIC:IFF1_SRVAL</th><th>[0, 28, 56]</th></tr>
<tr><th>ILOGIC:IFF2_INIT</th><th>[0, 29, 51]</th></tr>
<tr><th>ILOGIC:IFF2_SRVAL</th><th>[0, 28, 52]</th></tr>
<tr><th>ILOGIC:IFF3_INIT</th><th>[0, 29, 41]</th></tr>
<tr><th>ILOGIC:IFF3_SRVAL</th><th>[0, 28, 42]</th></tr>
<tr><th>ILOGIC:IFF4_INIT</th><th>[0, 29, 33]</th></tr>
<tr><th>ILOGIC:IFF4_SRVAL</th><th>[0, 28, 34]</th></tr>
<tr><th>ILOGIC:IFF_LATCH</th><th>[0, 27, 56]</th></tr>
<tr><th>ILOGIC:INV.D</th><th>[0, 28, 18]</th></tr>
<tr><th>OLOGIC:INV.CLK1</th><th>[0, 30, 37]</th></tr>
<tr><th>OLOGIC:INV.CLK2</th><th>[0, 30, 35]</th></tr>
<tr><th>OLOGIC:INV.T1</th><th>[0, 31, 60]</th></tr>
<tr><th>OLOGIC:INV.T2</th><th>[0, 31, 56]</th></tr>
<tr><th>OLOGIC:INV.T3</th><th>[0, 30, 51]</th></tr>
<tr><th>OLOGIC:INV.T4</th><th>[0, 31, 48]</th></tr>
<tr><th>OLOGIC:OFF_INIT</th><th>[0, 32, 30]</th></tr>
<tr><th>OLOGIC:RANK3_USED</th><th>[0, 30, 41]</th></tr>
<tr><th>OLOGIC:TFF_INIT</th><th>[0, 31, 52]</th></tr>
<tr><td>Inverted</td><td>~[0]</td></tr>
</table>
<div id="bits-xc7v-IO_HR_TOP-ILOGIC:INV.CLK"></div>
<div id="bits-xc7v-IO_HR_TOP-OLOGIC:OFF_SRVAL"></div>
<div id="bits-xc7v-IO_HR_TOP-OLOGIC:TFF_SRVAL"></div>
<table class="docutils align-default prjcombine-enum">
<tr><th>ILOGIC:INV.CLK</th><th>[0, 29, 1]</th><th>[0, 28, 4]</th><th>[0, 28, 2]</th></tr>
<tr><th>OLOGIC:OFF_SRVAL</th><th>[0, 33, 19]</th><th>[0, 32, 32]</th><th>[0, 32, 20]</th></tr>
<tr><th>OLOGIC:TFF_SRVAL</th><th>[0, 33, 45]</th><th>[0, 32, 52]</th><th>[0, 32, 46]</th></tr>
<tr><td>Inverted</td><td>~[2]</td><td>~[1]</td><td>~[0]</td></tr>
</table>
<div id="bits-xc7v-IO_HR_TOP-OLOGIC:MUX.CLKDIVF"></div>
<div id="bits-xc7v-IO_HR_TOP-OLOGIC:MUX.CLKDIVFB"></div>
<table class="docutils align-default prjcombine-enum">
<tr><th>OLOGIC:MUX.CLKDIVF</th><th>[0, 29, 6]</th><th>[0, 29, 8]</th><th>[0, 28, 9]</th><th>[0, 29, 2]</th><th>[0, 29, 4]</th><th>[0, 28, 1]</th><th>[0, 28, 3]</th></tr>
<tr><th>OLOGIC:MUX.CLKDIVFB</th><th>[0, 30, 6]</th><th>[0, 30, 8]</th><th>[0, 31, 9]</th><th>[0, 30, 2]</th><th>[0, 30, 4]</th><th>[0, 31, 1]</th><th>[0, 31, 3]</th></tr>
<tr><td>NONE</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td></tr>
<tr><td>HCLK0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>1</td></tr>
<tr><td>HCLK1</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>1</td><td>0</td></tr>
<tr><td>HCLK2</td><td>0</td><td>0</td><td>1</td><td>0</td><td>1</td><td>0</td><td>0</td></tr>
<tr><td>HCLK3</td><td>0</td><td>0</td><td>1</td><td>1</td><td>0</td><td>0</td><td>0</td></tr>
<tr><td>HCLK4</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td></tr>
<tr><td>HCLK5</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td></tr>
<tr><td>RCLK0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td></tr>
<tr><td>RCLK1</td><td>0</td><td>1</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td></tr>
<tr><td>RCLK2</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td></tr>
<tr><td>RCLK3</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td></tr>
<tr><td>CKINT</td><td>1</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td></tr>
</table>
<div id="bits-xc7v-IO_HR_TOP-IDELAY:IDELAY_VALUE_INIT"></div>
<div id="bits-xc7v-IO_HR_TOP-ILOGIC:IDELAY_VALUE"></div>
<div id="bits-xc7v-IO_HR_TOP-ILOGIC:IFFDELAY_VALUE"></div>
<table class="docutils align-default prjcombine-enum">
<tr><th>IDELAY:IDELAY_VALUE_INIT</th><th>[0, 35, 31]</th><th>[0, 35, 25]</th><th>[0, 35, 17]</th><th>[0, 35, 11]</th><th>[0, 35, 5]</th></tr>
<tr><th>ILOGIC:IDELAY_VALUE</th><th>[0, 28, 46]</th><th>[0, 28, 38]</th><th>[0, 29, 23]</th><th>[0, 28, 16]</th><th>[0, 28, 10]</th></tr>
<tr><th>ILOGIC:IFFDELAY_VALUE</th><th>[0, 29, 45]</th><th>[0, 29, 37]</th><th>[0, 28, 22]</th><th>[0, 29, 15]</th><th>[0, 29, 9]</th></tr>
<tr><td>Non-inverted</td><td>[4]</td><td>[3]</td><td>[2]</td><td>[1]</td><td>[0]</td></tr>
</table>
<div id="bits-xc7v-IO_HR_TOP-ILOGIC:MUX.CLKDIVP"></div>
<table class="docutils align-default prjcombine-enum">
<tr><th>ILOGIC:MUX.CLKDIVP</th><th>[0, 29, 28]</th><th>[0, 28, 29]</th></tr>
<tr><td>NONE</td><td>0</td><td>0</td></tr>
<tr><td>CLKDIV</td><td>0</td><td>1</td></tr>
<tr><td>PHASER</td><td>1</td><td>0</td></tr>
</table>
<div id="bits-xc7v-IO_HR_TOP-ILOGIC:SRTYPE"></div>
<table class="docutils align-default prjcombine-enum">
<tr><th>ILOGIC:SRTYPE</th><th>[0, 28, 60]</th></tr>
<tr><td>ASYNC</td><td>0</td></tr>
<tr><td>SYNC</td><td>1</td></tr>
</table>
<div id="bits-xc7v-IO_HR_TOP-ILOGIC:MUX.CLK"></div>
<div id="bits-xc7v-IO_HR_TOP-ILOGIC:MUX.CLKB"></div>
<table class="docutils align-default prjcombine-enum">
<tr><th>ILOGIC:MUX.CLK</th><th>[0, 29, 50]</th><th>[0, 28, 51]</th><th>[0, 29, 52]</th><th>[0, 28, 47]</th><th>[0, 28, 49]</th><th>[0, 29, 46]</th><th>[0, 29, 48]</th><th>[0, 28, 53]</th><th>[0, 29, 60]</th><th>[0, 29, 62]</th><th>[0, 28, 61]</th></tr>
<tr><th>ILOGIC:MUX.CLKB</th><th>[0, 30, 50]</th><th>[0, 31, 51]</th><th>[0, 30, 52]</th><th>[0, 31, 47]</th><th>[0, 31, 49]</th><th>[0, 30, 46]</th><th>[0, 30, 48]</th><th>[0, 31, 53]</th><th>[0, 30, 60]</th><th>[0, 30, 62]</th><th>[0, 31, 61]</th></tr>
<tr><td>NONE</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td></tr>
<tr><td>PHASER_ICLK</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td></tr>
<tr><td>PHASER_OCLK</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td></tr>
<tr><td>HCLK0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>0</td><td>0</td></tr>
<tr><td>HCLK1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>1</td><td>1</td><td>0</td><td>0</td></tr>
<tr><td>HCLK2</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>1</td><td>1</td><td>0</td><td>0</td></tr>
<tr><td>HCLK3</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>1</td><td>1</td><td>0</td><td>0</td></tr>
<tr><td>HCLK4</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>1</td><td>0</td><td>0</td></tr>
<tr><td>HCLK5</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td></tr>
<tr><td>RCLK0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td></tr>
<tr><td>RCLK1</td><td>0</td><td>0</td><td>1</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td></tr>
<tr><td>RCLK2</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>1</td><td>0</td><td>0</td></tr>
<tr><td>RCLK3</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td></tr>
<tr><td>IOCLK0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td></tr>
<tr><td>IOCLK1</td><td>0</td><td>1</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td></tr>
<tr><td>IOCLK2</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>1</td><td>0</td><td>0</td></tr>
<tr><td>IOCLK3</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td></tr>
<tr><td>CKINT1</td><td>1</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td></tr>
<tr><td>CKINT0</td><td>1</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td></tr>
</table>
<div id="bits-xc7v-IO_HR_TOP-OLOGIC:MUX.CLKDIV"></div>
<table class="docutils align-default prjcombine-enum">
<tr><th>OLOGIC:MUX.CLKDIV</th><th>[0, 28, 17]</th><th>[0, 29, 16]</th></tr>
<tr><td>NONE</td><td>0</td><td>0</td></tr>
<tr><td>CLKDIVF</td><td>0</td><td>1</td></tr>
<tr><td>PHASER_OCLKDIV</td><td>1</td><td>0</td></tr>
</table>
<div id="bits-xc7v-IO_HR_TOP-ILOGIC:TSBYPASS_MUX"></div>
<table class="docutils align-default prjcombine-enum">
<tr><th>ILOGIC:TSBYPASS_MUX</th><th>[0, 29, 17]</th></tr>
<tr><td>T</td><td>0</td></tr>
<tr><td>GND</td><td>1</td></tr>
</table>
<div id="bits-xc7v-IO_HR_TOP-OLOGIC:MUX.CLK"></div>
<div id="bits-xc7v-IO_HR_TOP-OLOGIC:MUX.CLKB"></div>
<table class="docutils align-default prjcombine-enum">
<tr><th>OLOGIC:MUX.CLK</th><th>[0, 29, 34]</th><th>[0, 28, 35]</th><th>[0, 29, 38]</th><th>[0, 28, 31]</th><th>[0, 28, 33]</th><th>[0, 29, 30]</th><th>[0, 29, 32]</th><th>[0, 28, 39]</th><th>[0, 28, 43]</th><th>[0, 28, 45]</th><th>[0, 29, 44]</th></tr>
<tr><th>OLOGIC:MUX.CLKB</th><th>[0, 30, 34]</th><th>[0, 31, 35]</th><th>[0, 30, 38]</th><th>[0, 31, 31]</th><th>[0, 31, 33]</th><th>[0, 30, 30]</th><th>[0, 30, 32]</th><th>[0, 31, 39]</th><th>[0, 31, 43]</th><th>[0, 31, 45]</th><th>[0, 30, 44]</th></tr>
<tr><td>NONE</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td></tr>
<tr><td>PHASER_OCLK</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td></tr>
<tr><td>PHASER_OCLK90</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td></tr>
<tr><td>HCLK0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>1</td><td>0</td><td>0</td><td>1</td></tr>
<tr><td>HCLK1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>1</td><td>0</td><td>0</td><td>1</td></tr>
<tr><td>HCLK2</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>1</td></tr>
<tr><td>HCLK3</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>1</td></tr>
<tr><td>HCLK4</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>1</td></tr>
<tr><td>HCLK5</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td></tr>
<tr><td>RCLK0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td></tr>
<tr><td>RCLK1</td><td>0</td><td>0</td><td>1</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td></tr>
<tr><td>RCLK2</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>1</td></tr>
<tr><td>RCLK3</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td></tr>
<tr><td>IOCLK0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td></tr>
<tr><td>IOCLK1</td><td>0</td><td>1</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td></tr>
<tr><td>IOCLK2</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>1</td></tr>
<tr><td>IOCLK3</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td></tr>
<tr><td>CKINT</td><td>1</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td></tr>
</table>
<div id="bits-xc7v-IO_HR_TOP-OLOGIC:MISR_CLK_SELECT"></div>
<table class="docutils align-default prjcombine-enum">
<tr><th>OLOGIC:MISR_CLK_SELECT</th><th>[0, 30, 5]</th><th>[0, 30, 15]</th></tr>
<tr><td>NONE</td><td>0</td><td>0</td></tr>
<tr><td>CLK1</td><td>0</td><td>1</td></tr>
<tr><td>CLK2</td><td>1</td><td>0</td></tr>
</table>
<div id="bits-xc7v-IO_HR_TOP-OLOGIC:MUX.CLKDIVB"></div>
<table class="docutils align-default prjcombine-enum">
<tr><th>OLOGIC:MUX.CLKDIVB</th><th>[0, 31, 17]</th><th>[0, 30, 16]</th></tr>
<tr><td>NONE</td><td>0</td><td>0</td></tr>
<tr><td>CLKDIVFB</td><td>0</td><td>1</td></tr>
<tr><td>PHASER_OCLKDIV</td><td>1</td><td>0</td></tr>
</table>
<div id="bits-xc7v-IO_HR_TOP-OLOGIC:DATA_WIDTH"></div>
<table class="docutils align-default prjcombine-enum">
<tr><th>OLOGIC:DATA_WIDTH</th><th>[0, 31, 26]</th><th>[0, 31, 12]</th><th>[0, 30, 11]</th><th>[0, 31, 4]</th><th>[0, 30, 7]</th><th>[0, 31, 6]</th><th>[0, 30, 3]</th><th>[0, 30, 1]</th><th>[0, 31, 0]</th></tr>
<tr><td>NONE</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td></tr>
<tr><td>2</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td></tr>
<tr><td>3</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td></tr>
<tr><td>4</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td></tr>
<tr><td>5</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td></tr>
<tr><td>6</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td></tr>
<tr><td>7</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td></tr>
<tr><td>8</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td></tr>
<tr><td>10</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td></tr>
<tr><td>14</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td></tr>
</table>
<div id="bits-xc7v-IO_HR_TOP-OLOGIC:CLK_RATIO"></div>
<table class="docutils align-default prjcombine-enum">
<tr><th>OLOGIC:CLK_RATIO</th><th>[0, 30, 27]</th><th>[0, 30, 29]</th><th>[0, 31, 32]</th><th>[0, 31, 28]</th></tr>
<tr><td>NONE</td><td>0</td><td>0</td><td>0</td><td>0</td></tr>
<tr><td>2</td><td>0</td><td>0</td><td>0</td><td>1</td></tr>
<tr><td>3</td><td>0</td><td>0</td><td>1</td><td>0</td></tr>
<tr><td>4</td><td>0</td><td>0</td><td>1</td><td>1</td></tr>
<tr><td>5</td><td>0</td><td>1</td><td>0</td><td>1</td></tr>
<tr><td>7_8</td><td>1</td><td>1</td><td>0</td><td>0</td></tr>
<tr><td>6</td><td>1</td><td>1</td><td>0</td><td>1</td></tr>
</table>
<div id="bits-xc7v-IO_HR_TOP-OLOGIC:OMUX"></div>
<table class="docutils align-default prjcombine-enum">
<tr><th>OLOGIC:OMUX</th><th>[0, 33, 17]</th><th>[0, 32, 14]</th><th>[0, 32, 36]</th><th>[0, 32, 34]</th><th>[0, 32, 16]</th></tr>
<tr><td>NONE</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td></tr>
<tr><td>D1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td></tr>
<tr><td>SERDES_SDR</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td></tr>
<tr><td>DDR</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td></tr>
<tr><td>FF</td><td>0</td><td>1</td><td>0</td><td>1</td><td>0</td></tr>
<tr><td>LATCH</td><td>1</td><td>0</td><td>0</td><td>1</td><td>0</td></tr>
</table>
<div id="bits-xc7v-IO_HR_TOP-OLOGIC:TRISTATE_WIDTH"></div>
<table class="docutils align-default prjcombine-enum">
<tr><th>OLOGIC:TRISTATE_WIDTH</th><th>[0, 33, 37]</th></tr>
<tr><td>1</td><td>0</td></tr>
<tr><td>4</td><td>1</td></tr>
</table>
<div id="bits-xc7v-IO_HR_TOP-OLOGIC:TMUX"></div>
<table class="docutils align-default prjcombine-enum">
<tr><th>OLOGIC:TMUX</th><th>[0, 32, 60]</th><th>[0, 33, 59]</th><th>[0, 33, 57]</th><th>[0, 32, 58]</th><th>[0, 33, 61]</th></tr>
<tr><td>NONE</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td></tr>
<tr><td>T1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td></tr>
<tr><td>SERDES_SDR</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td></tr>
<tr><td>DDR</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td></tr>
<tr><td>FF</td><td>0</td><td>1</td><td>0</td><td>1</td><td>0</td></tr>
<tr><td>LATCH</td><td>1</td><td>0</td><td>0</td><td>1</td><td>0</td></tr>
</table>
<div id="bits-xc7v-IO_HR_TOP-IDELAY:IDELAY_TYPE"></div>
<table class="docutils align-default prjcombine-enum">
<tr><th>IDELAY:IDELAY_TYPE</th><th>[0, 34, 14]</th><th>[0, 34, 8]</th></tr>
<tr><td>FIXED</td><td>0</td><td>0</td></tr>
<tr><td>VARIABLE</td><td>0</td><td>1</td></tr>
<tr><td>VAR_LOAD</td><td>1</td><td>1</td></tr>
</table>
<div id="bits-xc7v-IO_HR_TOP-IDELAY:IDELAY_VALUE_CUR"></div>
<table class="docutils align-default prjcombine-enum">
<tr><th>IDELAY:IDELAY_VALUE_CUR</th><th>[0, 35, 33]</th><th>[0, 35, 27]</th><th>[0, 35, 19]</th><th>[0, 35, 13]</th><th>[0, 35, 7]</th></tr>
<tr><td>Inverted</td><td>~[4]</td><td>~[3]</td><td>~[2]</td><td>~[1]</td><td>~[0]</td></tr>
</table>
<div id="bits-xc7v-IO_HR_TOP-IDELAY:DELAY_SRC"></div>
<table class="docutils align-default prjcombine-enum">
<tr><th>IDELAY:DELAY_SRC</th><th>[0, 35, 57]</th><th>[0, 34, 56]</th><th>[0, 34, 58]</th><th>[0, 35, 55]</th></tr>
<tr><td>NONE</td><td>0</td><td>0</td><td>0</td><td>0</td></tr>
<tr><td>IDATAIN</td><td>0</td><td>0</td><td>0</td><td>1</td></tr>
<tr><td>DATAIN</td><td>0</td><td>0</td><td>1</td><td>0</td></tr>
<tr><td>OFB</td><td>0</td><td>1</td><td>0</td><td>0</td></tr>
<tr><td>DELAYCHAIN_OSC</td><td>1</td><td>0</td><td>0</td><td>0</td></tr>
</table>
<div id="bits-xc7v-IO_HR_TOP-IOB:DRIVE"></div>
<table class="docutils align-default prjcombine-enum">
<tr><th>IOB:DRIVE</th><th>[0, 38, 10]</th><th>[0, 39, 9]</th><th>[0, 38, 8]</th><th>[0, 39, 3]</th><th>[0, 38, 2]</th><th>[0, 39, 1]</th><th>[0, 38, 0]</th></tr>
<tr><td>Mixed inversion</td><td>[6]</td><td>~[5]</td><td>~[4]</td><td>[3]</td><td>~[2]</td><td>[1]</td><td>[0]</td></tr>
</table>
<div id="bits-xc7v-IO_HR_TOP-IOB:IN_TERM"></div>
<table class="docutils align-default prjcombine-enum">
<tr><th>IOB:IN_TERM</th><th>[0, 38, 6]</th><th>[0, 39, 5]</th><th>[0, 39, 7]</th><th>[0, 38, 4]</th></tr>
<tr><td>NONE</td><td>0</td><td>0</td><td>0</td><td>0</td></tr>
<tr><td>UNTUNED_SPLIT_60</td><td>0</td><td>0</td><td>1</td><td>1</td></tr>
<tr><td>UNTUNED_SPLIT_50</td><td>0</td><td>1</td><td>1</td><td>1</td></tr>
<tr><td>UNTUNED_SPLIT_40</td><td>1</td><td>1</td><td>1</td><td>1</td></tr>
</table>
<div id="bits-xc7v-IO_HR_TOP-IOB:SLEW"></div>
<table class="docutils align-default prjcombine-enum">
<tr><th>IOB:SLEW</th><th>[0, 39, 23]</th><th>[0, 38, 22]</th><th>[0, 39, 21]</th><th>[0, 38, 20]</th><th>[0, 39, 19]</th><th>[0, 38, 18]</th><th>[0, 39, 17]</th><th>[0, 38, 16]</th><th>[0, 39, 15]</th><th>[0, 38, 14]</th></tr>
<tr><td>Mixed inversion</td><td>[9]</td><td>[8]</td><td>[7]</td><td>[6]</td><td>[5]</td><td>[4]</td><td>[3]</td><td>[2]</td><td>[1]</td><td>~[0]</td></tr>
</table>
<div id="bits-xc7v-IO_HR_TOP-IOB:IBUFDISABLE_SEL"></div>
<div id="bits-xc7v-IO_HR_TOP-IOB:INTERMDISABLE_SEL"></div>
<table class="docutils align-default prjcombine-enum">
<tr><th>IOB:IBUFDISABLE_SEL</th><th>[0, 39, 45]</th></tr>
<tr><th>IOB:INTERMDISABLE_SEL</th><th>[0, 38, 38]</th></tr>
<tr><td>GND</td><td>0</td></tr>
<tr><td>I</td><td>1</td></tr>
</table>
<div id="bits-xc7v-IO_HR_TOP-IOB:IBUF_MODE"></div>
<table class="docutils align-default prjcombine-enum">
<tr><th>IOB:IBUF_MODE</th><th>[0, 39, 43]</th><th>[0, 38, 46]</th><th>[0, 39, 41]</th><th>[0, 38, 42]</th><th>[0, 38, 40]</th></tr>
<tr><td>OFF</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td></tr>
<tr><td>VREF_LP</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td></tr>
<tr><td>CMOS_LV</td><td>0</td><td>0</td><td>1</td><td>1</td><td>0</td></tr>
<tr><td>CMOS_HV</td><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td></tr>
<tr><td>PCI</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td></tr>
<tr><td>VREF_HP</td><td>1</td><td>0</td><td>0</td><td>0</td><td>1</td></tr>
</table>
<div id="bits-xc7v-IO_HR_TOP-IOB:OUTPUT_ENABLE"></div>
<table class="docutils align-default prjcombine-enum">
<tr><th>IOB:OUTPUT_ENABLE</th><th>[0, 39, 63]</th><th>[0, 38, 62]</th></tr>
<tr><td>Non-inverted</td><td>[1]</td><td>[0]</td></tr>
</table>
<div id="bits-xc7v-IO_HR_TOP-IOB:OUTPUT_MISC"></div>
<table class="docutils align-default prjcombine-enum">
<tr><th>IOB:OUTPUT_MISC</th><th>[0, 39, 13]</th><th>[0, 38, 12]</th><th>[0, 39, 11]</th></tr>
<tr><td>Non-inverted</td><td>[2]</td><td>[1]</td><td>[0]</td></tr>
</table>
<div id="bits-xc7v-IO_HR_TOP-IOB:PULL"></div>
<table class="docutils align-default prjcombine-enum">
<tr><th>IOB:PULL</th><th>[0, 39, 35]</th><th>[0, 38, 34]</th><th>[0, 39, 33]</th></tr>
<tr><td>PULLDOWN</td><td>0</td><td>0</td><td>0</td></tr>
<tr><td>NONE</td><td>0</td><td>0</td><td>1</td></tr>
<tr><td>PULLUP</td><td>0</td><td>1</td><td>1</td></tr>
<tr><td>KEEPER</td><td>1</td><td>0</td><td>1</td></tr>
</table>
<div id="bits-xc7v-IO_HR_TOP-IOB:LVDS"></div>
<table class="docutils align-default prjcombine-enum">
<tr><th>IOB:LVDS</th><th>[0, 39, 25]</th><th>[0, 38, 26]</th><th>[0, 39, 27]</th><th>[0, 38, 28]</th><th>[0, 39, 29]</th><th>[0, 38, 30]</th><th>[0, 39, 31]</th><th>[0, 38, 48]</th><th>[0, 39, 49]</th><th>[0, 38, 50]</th><th>[0, 39, 51]</th><th>[0, 38, 52]</th><th>[0, 39, 53]</th></tr>
<tr><td>Non-inverted</td><td>[12]</td><td>[11]</td><td>[10]</td><td>[9]</td><td>[8]</td><td>[7]</td><td>[6]</td><td>[5]</td><td>[4]</td><td>[3]</td><td>[2]</td><td>[1]</td><td>[0]</td></tr>
</table>
</section>
<section id="bitstream-hclk-ioi-hp">
<h2>Bitstream — <code class="docutils literal notranslate"><span class="pre">HCLK_IOI_HP</span></code><a class="headerlink" href="#bitstream-hclk-ioi-hp" title="Link to this heading"></a></h2>
<table class="docutils align-default prjcombine-tile">
<tr><th colspan="43">HCLK_IOI_HP bittile 0</th></tr><tr><th rowspan="2">Row</th><th colspan="42">Column</th></tr><tr><th>0</th><th>1</th><th>2</th><th>3</th><th>4</th><th>5</th><th>6</th><th>7</th><th>8</th><th>9</th><th>10</th><th>11</th><th>12</th><th>13</th><th>14</th><th>15</th><th>16</th><th>17</th><th>18</th><th>19</th><th>20</th><th>21</th><th>22</th><th>23</th><th>24</th><th>25</th><th>26</th><th>27</th><th>28</th><th>29</th><th>30</th><th>31</th><th>32</th><th>33</th><th>34</th><th>35</th><th>36</th><th>37</th><th>38</th><th>39</th><th>40</th><th>41</th></tr>
<tr><td>0</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td></tr>
<tr><td>1</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td></tr>
<tr><td>2</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td></tr>
<tr><td>3</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td></tr>
<tr><td>4</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td></tr>
<tr><td>5</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td></tr>
<tr><td>6</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td></tr>
<tr><td>7</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td></tr>
<tr><td>8</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td></tr>
<tr><td>9</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td></tr>
<tr><td>10</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td></tr>
<tr><td>11</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td></tr>
<tr><td>12</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td></tr>
<tr><td>13</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td></tr>
<tr><td>14</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-HCLK_IOI_HP-HCLK_IOI:MUX.HCLK_IO_D3" title="HCLK_IOI:MUX.HCLK_IO_D3[6]">HCLK_IOI:MUX.HCLK_IO_D3[6]</a></td><td><a href="#bits-xc7v-HCLK_IOI_HP-HCLK_IOI:MUX.HCLK_IO_U3" title="HCLK_IOI:MUX.HCLK_IO_U3[5]">HCLK_IOI:MUX.HCLK_IO_U3[5]</a></td><td><a href="#bits-xc7v-HCLK_IOI_HP-HCLK_IOI:ENABLE.HCLK8" title="HCLK_IOI:ENABLE.HCLK8">HCLK_IOI:ENABLE.HCLK8</a></td><td><a href="#bits-xc7v-HCLK_IOI_HP-HCLK_IOI:ENABLE.HCLK1" title="HCLK_IOI:ENABLE.HCLK1">HCLK_IOI:ENABLE.HCLK1</a></td><td><a href="#bits-xc7v-HCLK_IOI_HP-HCLK_IOI:MUX.HCLK_IO_U5" title="HCLK_IOI:MUX.HCLK_IO_U5[2]">HCLK_IOI:MUX.HCLK_IO_U5[2]</a></td><td><a href="#bits-xc7v-HCLK_IOI_HP-HCLK_IOI:MUX.HCLK_IO_D5" title="HCLK_IOI:MUX.HCLK_IO_D5[2]">HCLK_IOI:MUX.HCLK_IO_D5[2]</a></td><td><a href="#bits-xc7v-HCLK_IOI_HP-HCLK_IOI:MUX.HCLK_IO_U4" title="HCLK_IOI:MUX.HCLK_IO_U4[6]">HCLK_IOI:MUX.HCLK_IO_U4[6]</a></td><td><a href="#bits-xc7v-HCLK_IOI_HP-BUFR3:BUFR_DIVIDE" title="BUFR3:BUFR_DIVIDE[0]">BUFR3:BUFR_DIVIDE[0]</a></td><td>-</td><td>-</td><td><a href="#bits-xc7v-HCLK_IOI_HP-HCLK_IOI:ENABLE.PERF2" title="HCLK_IOI:ENABLE.PERF2">HCLK_IOI:ENABLE.PERF2</a></td><td><a href="#bits-xc7v-HCLK_IOI_HP-HCLK_IOI:ENABLE.PERF3" title="HCLK_IOI:ENABLE.PERF3">HCLK_IOI:ENABLE.PERF3</a></td><td><a href="#bits-xc7v-HCLK_IOI_HP-DCI:QUIET" title="DCI:QUIET">DCI:QUIET</a></td><td>-</td><td><a href="#bits-xc7v-HCLK_IOI_HP-DCI:PREF_OUTPUT_HALF" title="DCI:PREF_OUTPUT_HALF[2]">DCI:PREF_OUTPUT_HALF[2]</a></td><td><a href="#bits-xc7v-HCLK_IOI_HP-LVDS:LVDSBIAS" title="LVDS:LVDSBIAS[0]">LVDS:LVDSBIAS[0]</a></td></tr>
<tr><td>15</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-HCLK_IOI_HP-HCLK_IOI:MUX.HCLK_IO_U3" title="HCLK_IOI:MUX.HCLK_IO_U3[4]">HCLK_IOI:MUX.HCLK_IO_U3[4]</a></td><td><a href="#bits-xc7v-HCLK_IOI_HP-HCLK_IOI:MUX.HCLK_IO_D3" title="HCLK_IOI:MUX.HCLK_IO_D3[5]">HCLK_IOI:MUX.HCLK_IO_D3[5]</a></td><td><a href="#bits-xc7v-HCLK_IOI_HP-HCLK_IOI:ENABLE.HCLK0" title="HCLK_IOI:ENABLE.HCLK0">HCLK_IOI:ENABLE.HCLK0</a></td><td><a href="#bits-xc7v-HCLK_IOI_HP-HCLK_IOI:ENABLE.HCLK9" title="HCLK_IOI:ENABLE.HCLK9">HCLK_IOI:ENABLE.HCLK9</a></td><td><a href="#bits-xc7v-HCLK_IOI_HP-HCLK_IOI:MUX.HCLK_IO_D5" title="HCLK_IOI:MUX.HCLK_IO_D5[3]">HCLK_IOI:MUX.HCLK_IO_D5[3]</a></td><td><a href="#bits-xc7v-HCLK_IOI_HP-HCLK_IOI:MUX.HCLK_IO_U5" title="HCLK_IOI:MUX.HCLK_IO_U5[1]">HCLK_IOI:MUX.HCLK_IO_U5[1]</a></td><td><a href="#bits-xc7v-HCLK_IOI_HP-HCLK_IOI:MUX.HCLK_IO_U4" title="HCLK_IOI:MUX.HCLK_IO_U4[5]">HCLK_IOI:MUX.HCLK_IO_U4[5]</a></td><td><a href="#bits-xc7v-HCLK_IOI_HP-BUFR3:BUFR_DIVIDE" title="BUFR3:BUFR_DIVIDE[3]">BUFR3:BUFR_DIVIDE[3]</a></td><td><a href="#bits-xc7v-HCLK_IOI_HP-BUFR2:MUX.I" title="BUFR2:MUX.I[2]">BUFR2:MUX.I[2]</a></td><td><a href="#bits-xc7v-HCLK_IOI_HP-BUFR3:MUX.I" title="BUFR3:MUX.I[7]">BUFR3:MUX.I[7]</a></td><td>-</td><td>-</td><td><a href="#bits-xc7v-HCLK_IOI_HP-DCI:TEST_ENABLE" title="DCI:TEST_ENABLE[0]">DCI:TEST_ENABLE[0]</a></td><td>-</td><td><a href="#bits-xc7v-HCLK_IOI_HP-DCI:PREF_OUTPUT_HALF" title="DCI:PREF_OUTPUT_HALF[1]">DCI:PREF_OUTPUT_HALF[1]</a></td><td><a href="#bits-xc7v-HCLK_IOI_HP-LVDS:LVDSBIAS" title="LVDS:LVDSBIAS[1]">LVDS:LVDSBIAS[1]</a></td></tr>
<tr><td>16</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-HCLK_IOI_HP-HCLK_IOI:MUX.HCLK_IO_D3" title="HCLK_IOI:MUX.HCLK_IO_D3[4]">HCLK_IOI:MUX.HCLK_IO_D3[4]</a></td><td><a href="#bits-xc7v-HCLK_IOI_HP-HCLK_IOI:MUX.HCLK_IO_U3" title="HCLK_IOI:MUX.HCLK_IO_U3[6]">HCLK_IOI:MUX.HCLK_IO_U3[6]</a></td><td>-</td><td><a href="#bits-xc7v-HCLK_IOI_HP-HCLK_IOI:ENABLE.HCLK2" title="HCLK_IOI:ENABLE.HCLK2">HCLK_IOI:ENABLE.HCLK2</a></td><td><a href="#bits-xc7v-HCLK_IOI_HP-HCLK_IOI:MUX.HCLK_IO_U5" title="HCLK_IOI:MUX.HCLK_IO_U5[3]">HCLK_IOI:MUX.HCLK_IO_U5[3]</a></td><td><a href="#bits-xc7v-HCLK_IOI_HP-HCLK_IOI:MUX.HCLK_IO_D5" title="HCLK_IOI:MUX.HCLK_IO_D5[1]">HCLK_IOI:MUX.HCLK_IO_D5[1]</a></td><td><a href="#bits-xc7v-HCLK_IOI_HP-BUFR3:MUX.I" title="BUFR3:MUX.I[0]">BUFR3:MUX.I[0]</a></td><td><a href="#bits-xc7v-HCLK_IOI_HP-BUFR3:BUFR_DIVIDE" title="BUFR3:BUFR_DIVIDE[2]">BUFR3:BUFR_DIVIDE[2]</a></td><td><a href="#bits-xc7v-HCLK_IOI_HP-BUFR2:MUX.I" title="BUFR2:MUX.I[3]">BUFR2:MUX.I[3]</a></td><td><a href="#bits-xc7v-HCLK_IOI_HP-BUFR3:MUX.I" title="BUFR3:MUX.I[6]">BUFR3:MUX.I[6]</a></td><td><a href="#bits-xc7v-HCLK_IOI_HP-BUFIO2:DELAY_BYPASS" title="~BUFIO2:DELAY_BYPASS">~BUFIO2:DELAY_BYPASS</a></td><td><a href="#bits-xc7v-HCLK_IOI_HP-BUFIO3:DELAY_BYPASS" title="~BUFIO3:DELAY_BYPASS">~BUFIO3:DELAY_BYPASS</a></td><td>-</td><td>-</td><td><a href="#bits-xc7v-HCLK_IOI_HP-DCI:PREF_OUTPUT_HALF" title="DCI:PREF_OUTPUT_HALF[0]">DCI:PREF_OUTPUT_HALF[0]</a></td><td><a href="#bits-xc7v-HCLK_IOI_HP-LVDS:LVDSBIAS" title="LVDS:LVDSBIAS[2]">LVDS:LVDSBIAS[2]</a></td></tr>
<tr><td>17</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-HCLK_IOI_HP-HCLK_IOI:MUX.HCLK_IO_U0" title="HCLK_IOI:MUX.HCLK_IO_U0[6]">HCLK_IOI:MUX.HCLK_IO_U0[6]</a></td><td><a href="#bits-xc7v-HCLK_IOI_HP-HCLK_IOI:MUX.HCLK_IO_D1" title="HCLK_IOI:MUX.HCLK_IO_D1[0]">HCLK_IOI:MUX.HCLK_IO_D1[0]</a></td><td><a href="#bits-xc7v-HCLK_IOI_HP-HCLK_IOI:BUF.RCLK3" title="HCLK_IOI:BUF.RCLK3">HCLK_IOI:BUF.RCLK3</a></td><td><a href="#bits-xc7v-HCLK_IOI_HP-HCLK_IOI:ENABLE.HCLK10" title="HCLK_IOI:ENABLE.HCLK10">HCLK_IOI:ENABLE.HCLK10</a></td><td><a href="#bits-xc7v-HCLK_IOI_HP-HCLK_IOI:MUX.HCLK_IO_U5" title="HCLK_IOI:MUX.HCLK_IO_U5[4]">HCLK_IOI:MUX.HCLK_IO_U5[4]</a></td><td><a href="#bits-xc7v-HCLK_IOI_HP-HCLK_IOI:MUX.HCLK_IO_U5" title="HCLK_IOI:MUX.HCLK_IO_U5[0]">HCLK_IOI:MUX.HCLK_IO_U5[0]</a></td><td>-</td><td><a href="#bits-xc7v-HCLK_IOI_HP-BUFR3:BUFR_DIVIDE" title="BUFR3:BUFR_DIVIDE[1]">BUFR3:BUFR_DIVIDE[1]</a></td><td><a href="#bits-xc7v-HCLK_IOI_HP-BUFR2:MUX.I" title="BUFR2:MUX.I[4]">BUFR2:MUX.I[4]</a></td><td><a href="#bits-xc7v-HCLK_IOI_HP-BUFR3:MUX.I" title="BUFR3:MUX.I[5]">BUFR3:MUX.I[5]</a></td><td><a href="#bits-xc7v-HCLK_IOI_HP-BUFIO2:MUX.I" title="BUFIO2:MUX.I">BUFIO2:MUX.I</a></td><td><a href="#bits-xc7v-HCLK_IOI_HP-BUFIO3:MUX.I" title="BUFIO3:MUX.I">BUFIO3:MUX.I</a></td><td>-</td><td>-</td><td><a href="#bits-xc7v-HCLK_IOI_HP-DCI:PREF_OUTPUT" title="DCI:PREF_OUTPUT[1]">DCI:PREF_OUTPUT[1]</a></td><td><a href="#bits-xc7v-HCLK_IOI_HP-LVDS:LVDSBIAS" title="LVDS:LVDSBIAS[3]">LVDS:LVDSBIAS[3]</a></td></tr>
<tr><td>18</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-HCLK_IOI_HP-HCLK_IOI:MUX.HCLK_IO_U0" title="HCLK_IOI:MUX.HCLK_IO_U0[5]">HCLK_IOI:MUX.HCLK_IO_U0[5]</a></td><td><a href="#bits-xc7v-HCLK_IOI_HP-HCLK_IOI:MUX.HCLK_IO_U1" title="HCLK_IOI:MUX.HCLK_IO_U1[0]">HCLK_IOI:MUX.HCLK_IO_U1[0]</a></td><td><a href="#bits-xc7v-HCLK_IOI_HP-HCLK_IOI:MUX.HCLK_IO_D0" title="HCLK_IOI:MUX.HCLK_IO_D0[5]">HCLK_IOI:MUX.HCLK_IO_D0[5]</a></td><td><a href="#bits-xc7v-HCLK_IOI_HP-HCLK_IOI:ENABLE.HCLK3" title="HCLK_IOI:ENABLE.HCLK3">HCLK_IOI:ENABLE.HCLK3</a></td><td><a href="#bits-xc7v-HCLK_IOI_HP-HCLK_IOI:MUX.HCLK_IO_U5" title="HCLK_IOI:MUX.HCLK_IO_U5[5]">HCLK_IOI:MUX.HCLK_IO_U5[5]</a></td><td><a href="#bits-xc7v-HCLK_IOI_HP-HCLK_IOI:MUX.HCLK_IO_D5" title="HCLK_IOI:MUX.HCLK_IO_D5[0]">HCLK_IOI:MUX.HCLK_IO_D5[0]</a></td><td>-</td><td><a href="#bits-xc7v-HCLK_IOI_HP-BUFR2:BUFR_DIVIDE" title="BUFR2:BUFR_DIVIDE[0]">BUFR2:BUFR_DIVIDE[0]</a></td><td><a href="#bits-xc7v-HCLK_IOI_HP-BUFR2:MUX.I" title="BUFR2:MUX.I[5]">BUFR2:MUX.I[5]</a></td><td><a href="#bits-xc7v-HCLK_IOI_HP-BUFR3:MUX.I" title="BUFR3:MUX.I[4]">BUFR3:MUX.I[4]</a></td><td><a href="#bits-xc7v-HCLK_IOI_HP-BUFIO2:ENABLE" title="BUFIO2:ENABLE">BUFIO2:ENABLE</a></td><td><a href="#bits-xc7v-HCLK_IOI_HP-BUFIO3:ENABLE" title="BUFIO3:ENABLE">BUFIO3:ENABLE</a></td><td>-</td><td>-</td><td><a href="#bits-xc7v-HCLK_IOI_HP-DCI:PREF_OUTPUT" title="DCI:PREF_OUTPUT[0]">DCI:PREF_OUTPUT[0]</a></td><td><a href="#bits-xc7v-HCLK_IOI_HP-LVDS:LVDSBIAS" title="LVDS:LVDSBIAS[4]">LVDS:LVDSBIAS[4]</a></td></tr>
<tr><td>19</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-HCLK_IOI_HP-HCLK_IOI:MUX.HCLK_IO_U0" title="HCLK_IOI:MUX.HCLK_IO_U0[4]">HCLK_IOI:MUX.HCLK_IO_U0[4]</a></td><td><a href="#bits-xc7v-HCLK_IOI_HP-HCLK_IOI:MUX.HCLK_IO_D0" title="HCLK_IOI:MUX.HCLK_IO_D0[1]">HCLK_IOI:MUX.HCLK_IO_D0[1]</a></td><td><a href="#bits-xc7v-HCLK_IOI_HP-HCLK_IOI:MUX.HCLK_IO_D1" title="HCLK_IOI:MUX.HCLK_IO_D1[6]">HCLK_IOI:MUX.HCLK_IO_D1[6]</a></td><td><a href="#bits-xc7v-HCLK_IOI_HP-HCLK_IOI:ENABLE.HCLK11" title="HCLK_IOI:ENABLE.HCLK11">HCLK_IOI:ENABLE.HCLK11</a></td><td><a href="#bits-xc7v-HCLK_IOI_HP-HCLK_IOI:MUX.HCLK_IO_U5" title="HCLK_IOI:MUX.HCLK_IO_U5[6]">HCLK_IOI:MUX.HCLK_IO_U5[6]</a></td><td><a href="#bits-xc7v-HCLK_IOI_HP-HCLK_IOI:BUF.RCLK2" title="HCLK_IOI:BUF.RCLK2">HCLK_IOI:BUF.RCLK2</a></td><td><a href="#bits-xc7v-HCLK_IOI_HP-BUFR3:ENABLE" title="BUFR3:ENABLE">BUFR3:ENABLE</a></td><td><a href="#bits-xc7v-HCLK_IOI_HP-BUFR2:BUFR_DIVIDE" title="BUFR2:BUFR_DIVIDE[3]">BUFR2:BUFR_DIVIDE[3]</a></td><td><a href="#bits-xc7v-HCLK_IOI_HP-BUFR2:MUX.I" title="BUFR2:MUX.I[6]">BUFR2:MUX.I[6]</a></td><td><a href="#bits-xc7v-HCLK_IOI_HP-BUFR3:MUX.I" title="BUFR3:MUX.I[3]">BUFR3:MUX.I[3]</a></td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-HCLK_IOI_HP-INTERNAL_VREF:VREF" title="INTERNAL_VREF:VREF[0]">INTERNAL_VREF:VREF[0]</a></td><td><a href="#bits-xc7v-HCLK_IOI_HP-LVDS:LVDSBIAS" title="LVDS:LVDSBIAS[5]">LVDS:LVDSBIAS[5]</a></td></tr>
<tr><td>20</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-HCLK_IOI_HP-IDELAYCTRL:MUX.REFCLK" title="IDELAYCTRL:MUX.REFCLK[0]">IDELAYCTRL:MUX.REFCLK[0]</a></td><td><a href="#bits-xc7v-HCLK_IOI_HP-HCLK_IOI:MUX.HCLK_IO_D1" title="HCLK_IOI:MUX.HCLK_IO_D1[1]">HCLK_IOI:MUX.HCLK_IO_D1[1]</a></td><td><a href="#bits-xc7v-HCLK_IOI_HP-HCLK_IOI:MUX.HCLK_IO_D4" title="HCLK_IOI:MUX.HCLK_IO_D4[6]">HCLK_IOI:MUX.HCLK_IO_D4[6]</a></td><td><a href="#bits-xc7v-HCLK_IOI_HP-HCLK_IOI:MUX.HCLK_IO_U3" title="HCLK_IOI:MUX.HCLK_IO_U3[2]">HCLK_IOI:MUX.HCLK_IO_U3[2]</a></td><td><a href="#bits-xc7v-HCLK_IOI_HP-HCLK_IOI:MUX.HCLK_IO_U2" title="HCLK_IOI:MUX.HCLK_IO_U2[6]">HCLK_IOI:MUX.HCLK_IO_U2[6]</a></td><td><a href="#bits-xc7v-HCLK_IOI_HP-BUFR3:MUX.I" title="BUFR3:MUX.I[2]">BUFR3:MUX.I[2]</a></td><td><a href="#bits-xc7v-HCLK_IOI_HP-BUFR2:ENABLE" title="BUFR2:ENABLE">BUFR2:ENABLE</a></td><td><a href="#bits-xc7v-HCLK_IOI_HP-BUFR2:BUFR_DIVIDE" title="BUFR2:BUFR_DIVIDE[2]">BUFR2:BUFR_DIVIDE[2]</a></td><td><a href="#bits-xc7v-HCLK_IOI_HP-BUFR2:MUX.I" title="BUFR2:MUX.I[7]">BUFR2:MUX.I[7]</a></td><td>-</td><td><a href="#bits-xc7v-HCLK_IOI_HP-HCLK_IOI:ENABLE.PERF1" title="HCLK_IOI:ENABLE.PERF1">HCLK_IOI:ENABLE.PERF1</a></td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-HCLK_IOI_HP-LVDS:LVDSBIAS" title="LVDS:LVDSBIAS[6]">LVDS:LVDSBIAS[6]</a></td></tr>
<tr><td>21</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-HCLK_IOI_HP-IDELAYCTRL:MUX.REFCLK" title="IDELAYCTRL:MUX.REFCLK[1]">IDELAYCTRL:MUX.REFCLK[1]</a></td><td><a href="#bits-xc7v-HCLK_IOI_HP-HCLK_IOI:MUX.HCLK_IO_U0" title="HCLK_IOI:MUX.HCLK_IO_U0[1]">HCLK_IOI:MUX.HCLK_IO_U0[1]</a></td><td><a href="#bits-xc7v-HCLK_IOI_HP-HCLK_IOI:MUX.HCLK_IO_U4" title="HCLK_IOI:MUX.HCLK_IO_U4[3]">HCLK_IOI:MUX.HCLK_IO_U4[3]</a></td><td><a href="#bits-xc7v-HCLK_IOI_HP-HCLK_IOI:MUX.HCLK_IO_D3" title="HCLK_IOI:MUX.HCLK_IO_D3[3]">HCLK_IOI:MUX.HCLK_IO_D3[3]</a></td><td><a href="#bits-xc7v-HCLK_IOI_HP-HCLK_IOI:MUX.HCLK_IO_U2" title="HCLK_IOI:MUX.HCLK_IO_U2[5]">HCLK_IOI:MUX.HCLK_IO_U2[5]</a></td><td><a href="#bits-xc7v-HCLK_IOI_HP-HCLK_IOI:MUX.HCLK_IO_D5" title="HCLK_IOI:MUX.HCLK_IO_D5[6]">HCLK_IOI:MUX.HCLK_IO_D5[6]</a></td><td>-</td><td><a href="#bits-xc7v-HCLK_IOI_HP-BUFR2:BUFR_DIVIDE" title="BUFR2:BUFR_DIVIDE[1]">BUFR2:BUFR_DIVIDE[1]</a></td><td>-</td><td><a href="#bits-xc7v-HCLK_IOI_HP-BUFR3:MUX.I" title="BUFR3:MUX.I[1]">BUFR3:MUX.I[1]</a></td><td><a href="#bits-xc7v-HCLK_IOI_HP-BUFIO1:DELAY_BYPASS" title="~BUFIO1:DELAY_BYPASS">~BUFIO1:DELAY_BYPASS</a></td><td><a href="#bits-xc7v-HCLK_IOI_HP-BUFIO1:MUX.I" title="BUFIO1:MUX.I">BUFIO1:MUX.I</a></td><td><a href="#bits-xc7v-HCLK_IOI_HP-DCI:CASCADE_FROM_ABOVE" title="DCI:CASCADE_FROM_ABOVE">DCI:CASCADE_FROM_ABOVE</a></td><td>-</td><td>-</td><td><a href="#bits-xc7v-HCLK_IOI_HP-LVDS:LVDSBIAS" title="LVDS:LVDSBIAS[7]">LVDS:LVDSBIAS[7]</a></td></tr>
<tr><td>22</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-HCLK_IOI_HP-IDELAYCTRL:MUX.REFCLK" title="IDELAYCTRL:MUX.REFCLK[2]">IDELAYCTRL:MUX.REFCLK[2]</a></td><td><a href="#bits-xc7v-HCLK_IOI_HP-HCLK_IOI:MUX.HCLK_IO_U1" title="HCLK_IOI:MUX.HCLK_IO_U1[1]">HCLK_IOI:MUX.HCLK_IO_U1[1]</a></td><td><a href="#bits-xc7v-HCLK_IOI_HP-HCLK_IOI:MUX.HCLK_IO_D4" title="HCLK_IOI:MUX.HCLK_IO_D4[3]">HCLK_IOI:MUX.HCLK_IO_D4[3]</a></td><td><a href="#bits-xc7v-HCLK_IOI_HP-HCLK_IOI:MUX.HCLK_IO_U3" title="HCLK_IOI:MUX.HCLK_IO_U3[3]">HCLK_IOI:MUX.HCLK_IO_U3[3]</a></td><td><a href="#bits-xc7v-HCLK_IOI_HP-HCLK_IOI:MUX.HCLK_IO_U2" title="HCLK_IOI:MUX.HCLK_IO_U2[4]">HCLK_IOI:MUX.HCLK_IO_U2[4]</a></td><td><a href="#bits-xc7v-HCLK_IOI_HP-HCLK_IOI:MUX.HCLK_IO_D5" title="HCLK_IOI:MUX.HCLK_IO_D5[5]">HCLK_IOI:MUX.HCLK_IO_D5[5]</a></td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-HCLK_IOI_HP-BUFIO1:ENABLE" title="BUFIO1:ENABLE">BUFIO1:ENABLE</a></td><td><a href="#bits-xc7v-HCLK_IOI_HP-DCI:CASCADE_FROM_BELOW" title="DCI:CASCADE_FROM_BELOW">DCI:CASCADE_FROM_BELOW</a></td><td>-</td><td>-</td><td><a href="#bits-xc7v-HCLK_IOI_HP-LVDS:LVDSBIAS" title="LVDS:LVDSBIAS[8]">LVDS:LVDSBIAS[8]</a></td></tr>
<tr><td>23</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-HCLK_IOI_HP-IDELAYCTRL:MUX.REFCLK" title="IDELAYCTRL:MUX.REFCLK[3]">IDELAYCTRL:MUX.REFCLK[3]</a></td><td><a href="#bits-xc7v-HCLK_IOI_HP-HCLK_IOI:MUX.HCLK_IO_D0" title="HCLK_IOI:MUX.HCLK_IO_D0[2]">HCLK_IOI:MUX.HCLK_IO_D0[2]</a></td><td><a href="#bits-xc7v-HCLK_IOI_HP-HCLK_IOI:MUX.HCLK_IO_U4" title="HCLK_IOI:MUX.HCLK_IO_U4[2]">HCLK_IOI:MUX.HCLK_IO_U4[2]</a></td><td><a href="#bits-xc7v-HCLK_IOI_HP-HCLK_IOI:ENABLE.HCLK4" title="HCLK_IOI:ENABLE.HCLK4">HCLK_IOI:ENABLE.HCLK4</a></td><td><a href="#bits-xc7v-HCLK_IOI_HP-HCLK_IOI:MUX.HCLK_IO_U2" title="HCLK_IOI:MUX.HCLK_IO_U2[3]">HCLK_IOI:MUX.HCLK_IO_U2[3]</a></td><td><a href="#bits-xc7v-HCLK_IOI_HP-HCLK_IOI:MUX.HCLK_IO_D5" title="HCLK_IOI:MUX.HCLK_IO_D5[4]">HCLK_IOI:MUX.HCLK_IO_D5[4]</a></td><td><a href="#bits-xc7v-HCLK_IOI_HP-HCLK_IOI:MUX.HCLK_IO_U4" title="HCLK_IOI:MUX.HCLK_IO_U4[4]">HCLK_IOI:MUX.HCLK_IO_U4[4]</a></td><td><a href="#bits-xc7v-HCLK_IOI_HP-BUFR1:BUFR_DIVIDE" title="BUFR1:BUFR_DIVIDE[0]">BUFR1:BUFR_DIVIDE[0]</a></td><td><a href="#bits-xc7v-HCLK_IOI_HP-BUFR1:MUX.I" title="BUFR1:MUX.I[2]">BUFR1:MUX.I[2]</a></td><td><a href="#bits-xc7v-HCLK_IOI_HP-BUFR0:MUX.I" title="BUFR0:MUX.I[0]">BUFR0:MUX.I[0]</a></td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-HCLK_IOI_HP-DCI:NREF_TERM_SPLIT" title="DCI:NREF_TERM_SPLIT[2]">DCI:NREF_TERM_SPLIT[2]</a></td><td><a href="#bits-xc7v-HCLK_IOI_HP-INTERNAL_VREF:VREF" title="INTERNAL_VREF:VREF[6]">INTERNAL_VREF:VREF[6]</a></td><td><a href="#bits-xc7v-HCLK_IOI_HP-LVDS:LVDSBIAS" title="LVDS:LVDSBIAS[9]">LVDS:LVDSBIAS[9]</a></td></tr>
<tr><td>24</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-HCLK_IOI_HP-IDELAYCTRL:MUX.REFCLK" title="IDELAYCTRL:MUX.REFCLK[4]">IDELAYCTRL:MUX.REFCLK[4]</a></td><td><a href="#bits-xc7v-HCLK_IOI_HP-HCLK_IOI:MUX.HCLK_IO_D1" title="HCLK_IOI:MUX.HCLK_IO_D1[2]">HCLK_IOI:MUX.HCLK_IO_D1[2]</a></td><td><a href="#bits-xc7v-HCLK_IOI_HP-HCLK_IOI:MUX.HCLK_IO_D3" title="HCLK_IOI:MUX.HCLK_IO_D3[2]">HCLK_IOI:MUX.HCLK_IO_D3[2]</a></td><td><a href="#bits-xc7v-HCLK_IOI_HP-HCLK_IOI:MUX.HCLK_IO_D0" title="HCLK_IOI:MUX.HCLK_IO_D0[4]">HCLK_IOI:MUX.HCLK_IO_D0[4]</a></td><td><a href="#bits-xc7v-HCLK_IOI_HP-HCLK_IOI:MUX.HCLK_IO_D2" title="HCLK_IOI:MUX.HCLK_IO_D2[3]">HCLK_IOI:MUX.HCLK_IO_D2[3]</a></td><td><a href="#bits-xc7v-HCLK_IOI_HP-HCLK_IOI:MUX.HCLK_IO_D2" title="HCLK_IOI:MUX.HCLK_IO_D2[5]">HCLK_IOI:MUX.HCLK_IO_D2[5]</a></td><td><a href="#bits-xc7v-HCLK_IOI_HP-HCLK_IOI:MUX.HCLK_IO_U1" title="HCLK_IOI:MUX.HCLK_IO_U1[4]">HCLK_IOI:MUX.HCLK_IO_U1[4]</a></td><td><a href="#bits-xc7v-HCLK_IOI_HP-BUFR1:BUFR_DIVIDE" title="BUFR1:BUFR_DIVIDE[3]">BUFR1:BUFR_DIVIDE[3]</a></td><td><a href="#bits-xc7v-HCLK_IOI_HP-BUFR1:MUX.I" title="BUFR1:MUX.I[3]">BUFR1:MUX.I[3]</a></td><td><a href="#bits-xc7v-HCLK_IOI_HP-BUFR0:MUX.I" title="BUFR0:MUX.I[1]">BUFR0:MUX.I[1]</a></td><td><a href="#bits-xc7v-HCLK_IOI_HP-BUFR2:MUX.I" title="BUFR2:MUX.I[0]">BUFR2:MUX.I[0]</a></td><td><a href="#bits-xc7v-HCLK_IOI_HP-IDELAYCTRL:MODE" title="IDELAYCTRL:MODE[2]">IDELAYCTRL:MODE[2]</a></td><td>-</td><td><a href="#bits-xc7v-HCLK_IOI_HP-DCI:NREF_TERM_SPLIT" title="DCI:NREF_TERM_SPLIT[1]">DCI:NREF_TERM_SPLIT[1]</a></td><td><a href="#bits-xc7v-HCLK_IOI_HP-INTERNAL_VREF:VREF" title="INTERNAL_VREF:VREF[5]">INTERNAL_VREF:VREF[5]</a></td><td><a href="#bits-xc7v-HCLK_IOI_HP-LVDS:LVDSBIAS" title="LVDS:LVDSBIAS[10]">LVDS:LVDSBIAS[10]</a></td></tr>
<tr><td>25</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-HCLK_IOI_HP-IDELAYCTRL:MUX.REFCLK" title="IDELAYCTRL:MUX.REFCLK[5]">IDELAYCTRL:MUX.REFCLK[5]</a></td><td><a href="#bits-xc7v-HCLK_IOI_HP-HCLK_IOI:MUX.HCLK_IO_U0" title="HCLK_IOI:MUX.HCLK_IO_U0[2]">HCLK_IOI:MUX.HCLK_IO_U0[2]</a></td><td><a href="#bits-xc7v-HCLK_IOI_HP-HCLK_IOI:MUX.HCLK_IO_D4" title="HCLK_IOI:MUX.HCLK_IO_D4[2]">HCLK_IOI:MUX.HCLK_IO_D4[2]</a></td><td><a href="#bits-xc7v-HCLK_IOI_HP-HCLK_IOI:MUX.HCLK_IO_D0" title="HCLK_IOI:MUX.HCLK_IO_D0[6]">HCLK_IOI:MUX.HCLK_IO_D0[6]</a></td><td><a href="#bits-xc7v-HCLK_IOI_HP-HCLK_IOI:MUX.HCLK_IO_U2" title="HCLK_IOI:MUX.HCLK_IO_U2[2]">HCLK_IOI:MUX.HCLK_IO_U2[2]</a></td><td><a href="#bits-xc7v-HCLK_IOI_HP-HCLK_IOI:MUX.HCLK_IO_D2" title="HCLK_IOI:MUX.HCLK_IO_D2[4]">HCLK_IOI:MUX.HCLK_IO_D2[4]</a></td><td><a href="#bits-xc7v-HCLK_IOI_HP-HCLK_IOI:MUX.HCLK_IO_D1" title="HCLK_IOI:MUX.HCLK_IO_D1[4]">HCLK_IOI:MUX.HCLK_IO_D1[4]</a></td><td><a href="#bits-xc7v-HCLK_IOI_HP-BUFR1:BUFR_DIVIDE" title="BUFR1:BUFR_DIVIDE[2]">BUFR1:BUFR_DIVIDE[2]</a></td><td><a href="#bits-xc7v-HCLK_IOI_HP-BUFR1:MUX.I" title="BUFR1:MUX.I[4]">BUFR1:MUX.I[4]</a></td><td><a href="#bits-xc7v-HCLK_IOI_HP-BUFR0:MUX.I" title="BUFR0:MUX.I[3]">BUFR0:MUX.I[3]</a></td><td><a href="#bits-xc7v-HCLK_IOI_HP-BUFR2:MUX.I" title="BUFR2:MUX.I[1]">BUFR2:MUX.I[1]</a></td><td>-</td><td>-</td><td><a href="#bits-xc7v-HCLK_IOI_HP-DCI:NREF_TERM_SPLIT" title="DCI:NREF_TERM_SPLIT[0]">DCI:NREF_TERM_SPLIT[0]</a></td><td><a href="#bits-xc7v-HCLK_IOI_HP-INTERNAL_VREF:VREF" title="INTERNAL_VREF:VREF[4]">INTERNAL_VREF:VREF[4]</a></td><td><a href="#bits-xc7v-HCLK_IOI_HP-LVDS:LVDSBIAS" title="LVDS:LVDSBIAS[11]">LVDS:LVDSBIAS[11]</a></td></tr>
<tr><td>26</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-HCLK_IOI_HP-IDELAYCTRL:MUX.REFCLK" title="IDELAYCTRL:MUX.REFCLK[6]">IDELAYCTRL:MUX.REFCLK[6]</a></td><td><a href="#bits-xc7v-HCLK_IOI_HP-HCLK_IOI:MUX.HCLK_IO_U1" title="HCLK_IOI:MUX.HCLK_IO_U1[2]">HCLK_IOI:MUX.HCLK_IO_U1[2]</a></td><td><a href="#bits-xc7v-HCLK_IOI_HP-HCLK_IOI:MUX.HCLK_IO_U3" title="HCLK_IOI:MUX.HCLK_IO_U3[1]">HCLK_IOI:MUX.HCLK_IO_U3[1]</a></td><td><a href="#bits-xc7v-HCLK_IOI_HP-HCLK_IOI:MUX.HCLK_IO_U0" title="HCLK_IOI:MUX.HCLK_IO_U0[3]">HCLK_IOI:MUX.HCLK_IO_U0[3]</a></td><td><a href="#bits-xc7v-HCLK_IOI_HP-HCLK_IOI:MUX.HCLK_IO_D2" title="HCLK_IOI:MUX.HCLK_IO_D2[2]">HCLK_IOI:MUX.HCLK_IO_D2[2]</a></td><td><a href="#bits-xc7v-HCLK_IOI_HP-HCLK_IOI:MUX.HCLK_IO_D2" title="HCLK_IOI:MUX.HCLK_IO_D2[6]">HCLK_IOI:MUX.HCLK_IO_D2[6]</a></td><td><a href="#bits-xc7v-HCLK_IOI_HP-BUFR1:ENABLE" title="BUFR1:ENABLE">BUFR1:ENABLE</a></td><td><a href="#bits-xc7v-HCLK_IOI_HP-BUFR1:BUFR_DIVIDE" title="BUFR1:BUFR_DIVIDE[1]">BUFR1:BUFR_DIVIDE[1]</a></td><td><a href="#bits-xc7v-HCLK_IOI_HP-BUFR1:MUX.I" title="BUFR1:MUX.I[5]">BUFR1:MUX.I[5]</a></td><td><a href="#bits-xc7v-HCLK_IOI_HP-BUFR0:MUX.I" title="BUFR0:MUX.I[4]">BUFR0:MUX.I[4]</a></td><td><a href="#bits-xc7v-HCLK_IOI_HP-BUFR1:MUX.I" title="BUFR1:MUX.I[0]">BUFR1:MUX.I[0]</a></td><td><a href="#bits-xc7v-HCLK_IOI_HP-IDELAYCTRL:HIGH_PERFORMANCE_MODE" title="IDELAYCTRL:HIGH_PERFORMANCE_MODE">IDELAYCTRL:HIGH_PERFORMANCE_MODE</a></td><td>-</td><td><a href="#bits-xc7v-HCLK_IOI_HP-DCI:NREF_OUTPUT_HALF" title="DCI:NREF_OUTPUT_HALF[2]">DCI:NREF_OUTPUT_HALF[2]</a></td><td><a href="#bits-xc7v-HCLK_IOI_HP-INTERNAL_VREF:VREF" title="INTERNAL_VREF:VREF[3]">INTERNAL_VREF:VREF[3]</a></td><td><a href="#bits-xc7v-HCLK_IOI_HP-LVDS:LVDSBIAS" title="LVDS:LVDSBIAS[12]">LVDS:LVDSBIAS[12]</a></td></tr>
<tr><td>27</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-HCLK_IOI_HP-IDELAYCTRL:MUX.REFCLK" title="IDELAYCTRL:MUX.REFCLK[7]">IDELAYCTRL:MUX.REFCLK[7]</a></td><td><a href="#bits-xc7v-HCLK_IOI_HP-HCLK_IOI:MUX.HCLK_IO_D0" title="HCLK_IOI:MUX.HCLK_IO_D0[3]">HCLK_IOI:MUX.HCLK_IO_D0[3]</a></td><td><a href="#bits-xc7v-HCLK_IOI_HP-HCLK_IOI:MUX.HCLK_IO_U4" title="HCLK_IOI:MUX.HCLK_IO_U4[1]">HCLK_IOI:MUX.HCLK_IO_U4[1]</a></td><td><a href="#bits-xc7v-HCLK_IOI_HP-HCLK_IOI:ENABLE.HCLK5" title="HCLK_IOI:ENABLE.HCLK5">HCLK_IOI:ENABLE.HCLK5</a></td><td><a href="#bits-xc7v-HCLK_IOI_HP-HCLK_IOI:MUX.HCLK_IO_U2" title="HCLK_IOI:MUX.HCLK_IO_U2[1]">HCLK_IOI:MUX.HCLK_IO_U2[1]</a></td><td><a href="#bits-xc7v-HCLK_IOI_HP-HCLK_IOI:MUX.HCLK_IO_D4" title="HCLK_IOI:MUX.HCLK_IO_D4[4]">HCLK_IOI:MUX.HCLK_IO_D4[4]</a></td><td>-</td><td><a href="#bits-xc7v-HCLK_IOI_HP-BUFR0:BUFR_DIVIDE" title="BUFR0:BUFR_DIVIDE[0]">BUFR0:BUFR_DIVIDE[0]</a></td><td>-</td><td><a href="#bits-xc7v-HCLK_IOI_HP-BUFR0:MUX.I" title="BUFR0:MUX.I[5]">BUFR0:MUX.I[5]</a></td><td><a href="#bits-xc7v-HCLK_IOI_HP-BUFR1:MUX.I" title="BUFR1:MUX.I[1]">BUFR1:MUX.I[1]</a></td><td>-</td><td>-</td><td><a href="#bits-xc7v-HCLK_IOI_HP-DCI:NREF_OUTPUT_HALF" title="DCI:NREF_OUTPUT_HALF[1]">DCI:NREF_OUTPUT_HALF[1]</a></td><td><a href="#bits-xc7v-HCLK_IOI_HP-INTERNAL_VREF:VREF" title="INTERNAL_VREF:VREF[1]">INTERNAL_VREF:VREF[1]</a></td><td><a href="#bits-xc7v-HCLK_IOI_HP-LVDS:LVDSBIAS" title="LVDS:LVDSBIAS[13]">LVDS:LVDSBIAS[13]</a></td></tr>
<tr><td>28</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-HCLK_IOI_HP-IDELAYCTRL:MUX.REFCLK" title="IDELAYCTRL:MUX.REFCLK[8]">IDELAYCTRL:MUX.REFCLK[8]</a></td><td><a href="#bits-xc7v-HCLK_IOI_HP-HCLK_IOI:MUX.HCLK_IO_D1" title="HCLK_IOI:MUX.HCLK_IO_D1[3]">HCLK_IOI:MUX.HCLK_IO_D1[3]</a></td><td><a href="#bits-xc7v-HCLK_IOI_HP-HCLK_IOI:MUX.HCLK_IO_D3" title="HCLK_IOI:MUX.HCLK_IO_D3[1]">HCLK_IOI:MUX.HCLK_IO_D3[1]</a></td><td><a href="#bits-xc7v-HCLK_IOI_HP-HCLK_IOI:MUX.HCLK_IO_U0" title="HCLK_IOI:MUX.HCLK_IO_U0[0]">HCLK_IOI:MUX.HCLK_IO_U0[0]</a></td><td><a href="#bits-xc7v-HCLK_IOI_HP-HCLK_IOI:MUX.HCLK_IO_D2" title="HCLK_IOI:MUX.HCLK_IO_D2[1]">HCLK_IOI:MUX.HCLK_IO_D2[1]</a></td><td><a href="#bits-xc7v-HCLK_IOI_HP-HCLK_IOI:MUX.HCLK_IO_U1" title="HCLK_IOI:MUX.HCLK_IO_U1[6]">HCLK_IOI:MUX.HCLK_IO_U1[6]</a></td><td>-</td><td><a href="#bits-xc7v-HCLK_IOI_HP-BUFR0:BUFR_DIVIDE" title="BUFR0:BUFR_DIVIDE[3]">BUFR0:BUFR_DIVIDE[3]</a></td><td>-</td><td><a href="#bits-xc7v-HCLK_IOI_HP-BUFR0:MUX.I" title="BUFR0:MUX.I[6]">BUFR0:MUX.I[6]</a></td><td><a href="#bits-xc7v-HCLK_IOI_HP-HCLK_IOI:ENABLE.PERF0" title="HCLK_IOI:ENABLE.PERF0">HCLK_IOI:ENABLE.PERF0</a></td><td><a href="#bits-xc7v-HCLK_IOI_HP-IDELAYCTRL:MODE" title="IDELAYCTRL:MODE[0]">IDELAYCTRL:MODE[0]</a></td><td>-</td><td><a href="#bits-xc7v-HCLK_IOI_HP-DCI:NREF_OUTPUT_HALF" title="DCI:NREF_OUTPUT_HALF[0]">DCI:NREF_OUTPUT_HALF[0]</a></td><td><a href="#bits-xc7v-HCLK_IOI_HP-INTERNAL_VREF:VREF" title="INTERNAL_VREF:VREF[2]">INTERNAL_VREF:VREF[2]</a></td><td><a href="#bits-xc7v-HCLK_IOI_HP-LVDS:LVDSBIAS" title="LVDS:LVDSBIAS[14]">LVDS:LVDSBIAS[14]</a></td></tr>
<tr><td>29</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-HCLK_IOI_HP-IDELAYCTRL:MUX.REFCLK" title="IDELAYCTRL:MUX.REFCLK[9]">IDELAYCTRL:MUX.REFCLK[9]</a></td><td><a href="#bits-xc7v-HCLK_IOI_HP-HCLK_IOI:MUX.HCLK_IO_U1" title="HCLK_IOI:MUX.HCLK_IO_U1[3]">HCLK_IOI:MUX.HCLK_IO_U1[3]</a></td><td><a href="#bits-xc7v-HCLK_IOI_HP-HCLK_IOI:MUX.HCLK_IO_D4" title="HCLK_IOI:MUX.HCLK_IO_D4[1]">HCLK_IOI:MUX.HCLK_IO_D4[1]</a></td><td><a href="#bits-xc7v-HCLK_IOI_HP-HCLK_IOI:MUX.HCLK_IO_D0" title="HCLK_IOI:MUX.HCLK_IO_D0[0]">HCLK_IOI:MUX.HCLK_IO_D0[0]</a></td><td><a href="#bits-xc7v-HCLK_IOI_HP-HCLK_IOI:MUX.HCLK_IO_U2" title="HCLK_IOI:MUX.HCLK_IO_U2[0]">HCLK_IOI:MUX.HCLK_IO_U2[0]</a></td><td><a href="#bits-xc7v-HCLK_IOI_HP-HCLK_IOI:MUX.HCLK_IO_D1" title="HCLK_IOI:MUX.HCLK_IO_D1[5]">HCLK_IOI:MUX.HCLK_IO_D1[5]</a></td><td><a href="#bits-xc7v-HCLK_IOI_HP-HCLK_IOI:BUF.RCLK0" title="HCLK_IOI:BUF.RCLK0">HCLK_IOI:BUF.RCLK0</a></td><td><a href="#bits-xc7v-HCLK_IOI_HP-BUFR0:BUFR_DIVIDE" title="BUFR0:BUFR_DIVIDE[2]">BUFR0:BUFR_DIVIDE[2]</a></td><td><a href="#bits-xc7v-HCLK_IOI_HP-BUFR1:MUX.I" title="BUFR1:MUX.I[7]">BUFR1:MUX.I[7]</a></td><td><a href="#bits-xc7v-HCLK_IOI_HP-BUFR0:MUX.I" title="BUFR0:MUX.I[7]">BUFR0:MUX.I[7]</a></td><td><a href="#bits-xc7v-HCLK_IOI_HP-BUFIO0:MUX.I" title="BUFIO0:MUX.I">BUFIO0:MUX.I</a></td><td><a href="#bits-xc7v-HCLK_IOI_HP-IDELAYCTRL:MODE" title="IDELAYCTRL:MODE[1]">IDELAYCTRL:MODE[1]</a></td><td>-</td><td><a href="#bits-xc7v-HCLK_IOI_HP-DCI:NREF_OUTPUT" title="DCI:NREF_OUTPUT[1]">DCI:NREF_OUTPUT[1]</a></td><td>-</td><td><a href="#bits-xc7v-HCLK_IOI_HP-LVDS:LVDSBIAS" title="LVDS:LVDSBIAS[15]">LVDS:LVDSBIAS[15]</a></td></tr>
<tr><td>30</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-HCLK_IOI_HP-IDELAYCTRL:MUX.REFCLK" title="IDELAYCTRL:MUX.REFCLK[10]">IDELAYCTRL:MUX.REFCLK[10]</a></td><td><a href="#bits-xc7v-HCLK_IOI_HP-HCLK_IOI:MUX.HCLK_IO_D4" title="HCLK_IOI:MUX.HCLK_IO_D4[0]">HCLK_IOI:MUX.HCLK_IO_D4[0]</a></td><td><a href="#bits-xc7v-HCLK_IOI_HP-HCLK_IOI:MUX.HCLK_IO_U3" title="HCLK_IOI:MUX.HCLK_IO_U3[0]">HCLK_IOI:MUX.HCLK_IO_U3[0]</a></td><td><a href="#bits-xc7v-HCLK_IOI_HP-HCLK_IOI:ENABLE.HCLK6" title="HCLK_IOI:ENABLE.HCLK6">HCLK_IOI:ENABLE.HCLK6</a></td><td><a href="#bits-xc7v-HCLK_IOI_HP-HCLK_IOI:MUX.HCLK_IO_D2" title="HCLK_IOI:MUX.HCLK_IO_D2[0]">HCLK_IOI:MUX.HCLK_IO_D2[0]</a></td><td><a href="#bits-xc7v-HCLK_IOI_HP-HCLK_IOI:MUX.HCLK_IO_D4" title="HCLK_IOI:MUX.HCLK_IO_D4[5]">HCLK_IOI:MUX.HCLK_IO_D4[5]</a></td><td><a href="#bits-xc7v-HCLK_IOI_HP-BUFR0:ENABLE" title="BUFR0:ENABLE">BUFR0:ENABLE</a></td><td><a href="#bits-xc7v-HCLK_IOI_HP-BUFR0:BUFR_DIVIDE" title="BUFR0:BUFR_DIVIDE[1]">BUFR0:BUFR_DIVIDE[1]</a></td><td><a href="#bits-xc7v-HCLK_IOI_HP-BUFR1:MUX.I" title="BUFR1:MUX.I[6]">BUFR1:MUX.I[6]</a></td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-HCLK_IOI_HP-DCI:NREF_OUTPUT" title="DCI:NREF_OUTPUT[0]">DCI:NREF_OUTPUT[0]</a></td><td>-</td><td><a href="#bits-xc7v-HCLK_IOI_HP-LVDS:LVDSBIAS" title="LVDS:LVDSBIAS[16]">LVDS:LVDSBIAS[16]</a></td></tr>
<tr><td>31</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-HCLK_IOI_HP-IDELAYCTRL:MUX.REFCLK" title="IDELAYCTRL:MUX.REFCLK[11]">IDELAYCTRL:MUX.REFCLK[11]</a></td><td><a href="#bits-xc7v-HCLK_IOI_HP-HCLK_IOI:MUX.HCLK_IO_D3" title="HCLK_IOI:MUX.HCLK_IO_D3[0]">HCLK_IOI:MUX.HCLK_IO_D3[0]</a></td><td><a href="#bits-xc7v-HCLK_IOI_HP-HCLK_IOI:MUX.HCLK_IO_U4" title="HCLK_IOI:MUX.HCLK_IO_U4[0]">HCLK_IOI:MUX.HCLK_IO_U4[0]</a></td><td><a href="#bits-xc7v-HCLK_IOI_HP-HCLK_IOI:ENABLE.HCLK7" title="HCLK_IOI:ENABLE.HCLK7">HCLK_IOI:ENABLE.HCLK7</a></td><td><a href="#bits-xc7v-HCLK_IOI_HP-HCLK_IOI:BUF.RCLK1" title="HCLK_IOI:BUF.RCLK1">HCLK_IOI:BUF.RCLK1</a></td><td><a href="#bits-xc7v-HCLK_IOI_HP-HCLK_IOI:MUX.HCLK_IO_U1" title="HCLK_IOI:MUX.HCLK_IO_U1[5]">HCLK_IOI:MUX.HCLK_IO_U1[5]</a></td><td>-</td><td>-</td><td><a href="#bits-xc7v-HCLK_IOI_HP-BUFR0:MUX.I" title="BUFR0:MUX.I[2]">BUFR0:MUX.I[2]</a></td><td>-</td><td><a href="#bits-xc7v-HCLK_IOI_HP-BUFIO0:DELAY_BYPASS" title="~BUFIO0:DELAY_BYPASS">~BUFIO0:DELAY_BYPASS</a></td><td><a href="#bits-xc7v-HCLK_IOI_HP-BUFIO0:ENABLE" title="BUFIO0:ENABLE">BUFIO0:ENABLE</a></td><td><a href="#bits-xc7v-HCLK_IOI_HP-DCI:TEST_ENABLE" title="DCI:TEST_ENABLE[1]">DCI:TEST_ENABLE[1]</a></td><td><a href="#bits-xc7v-HCLK_IOI_HP-DCI:ENABLE" title="DCI:ENABLE">DCI:ENABLE</a></td><td><a href="#bits-xc7v-HCLK_IOI_HP-LVDS:LVDSBIAS" title="LVDS:LVDSBIAS[17]">LVDS:LVDSBIAS[17]</a></td><td><a href="#bits-xc7v-HCLK_IOI_HP-DCI:DYNAMIC_ENABLE" title="DCI:DYNAMIC_ENABLE">DCI:DYNAMIC_ENABLE</a></td></tr>
</table>
<div id="bits-xc7v-HCLK_IOI_HP-IDELAYCTRL:MUX.REFCLK"></div>
<table class="docutils align-default prjcombine-enum">
<tr><th>IDELAYCTRL:MUX.REFCLK</th><th>[0, 26, 31]</th><th>[0, 26, 30]</th><th>[0, 26, 29]</th><th>[0, 26, 28]</th><th>[0, 26, 27]</th><th>[0, 26, 26]</th><th>[0, 26, 25]</th><th>[0, 26, 24]</th><th>[0, 26, 23]</th><th>[0, 26, 22]</th><th>[0, 26, 21]</th><th>[0, 26, 20]</th></tr>
<tr><td>NONE</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td></tr>
<tr><td>HCLK_IO_D0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td></tr>
<tr><td>HCLK_IO_D1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td></tr>
<tr><td>HCLK_IO_D2</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td></tr>
<tr><td>HCLK_IO_D3</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td></tr>
<tr><td>HCLK_IO_D4</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td></tr>
<tr><td>HCLK_IO_D5</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td></tr>
<tr><td>HCLK_IO_U0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td></tr>
<tr><td>HCLK_IO_U1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td></tr>
<tr><td>HCLK_IO_U2</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td></tr>
<tr><td>HCLK_IO_U3</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td></tr>
<tr><td>HCLK_IO_U4</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td></tr>
<tr><td>HCLK_IO_U5</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td></tr>
</table>
<div id="bits-xc7v-HCLK_IOI_HP-HCLK_IOI:MUX.HCLK_IO_D0"></div>
<div id="bits-xc7v-HCLK_IOI_HP-HCLK_IOI:MUX.HCLK_IO_D1"></div>
<div id="bits-xc7v-HCLK_IOI_HP-HCLK_IOI:MUX.HCLK_IO_D2"></div>
<div id="bits-xc7v-HCLK_IOI_HP-HCLK_IOI:MUX.HCLK_IO_D3"></div>
<div id="bits-xc7v-HCLK_IOI_HP-HCLK_IOI:MUX.HCLK_IO_D4"></div>
<div id="bits-xc7v-HCLK_IOI_HP-HCLK_IOI:MUX.HCLK_IO_D5"></div>
<div id="bits-xc7v-HCLK_IOI_HP-HCLK_IOI:MUX.HCLK_IO_U0"></div>
<div id="bits-xc7v-HCLK_IOI_HP-HCLK_IOI:MUX.HCLK_IO_U1"></div>
<div id="bits-xc7v-HCLK_IOI_HP-HCLK_IOI:MUX.HCLK_IO_U2"></div>
<div id="bits-xc7v-HCLK_IOI_HP-HCLK_IOI:MUX.HCLK_IO_U3"></div>
<div id="bits-xc7v-HCLK_IOI_HP-HCLK_IOI:MUX.HCLK_IO_U4"></div>
<div id="bits-xc7v-HCLK_IOI_HP-HCLK_IOI:MUX.HCLK_IO_U5"></div>
<table class="docutils align-default prjcombine-enum">
<tr><th>HCLK_IOI:MUX.HCLK_IO_D0</th><th>[0, 29, 25]</th><th>[0, 28, 18]</th><th>[0, 29, 24]</th><th>[0, 27, 27]</th><th>[0, 27, 23]</th><th>[0, 27, 19]</th><th>[0, 29, 29]</th></tr>
<tr><th>HCLK_IOI:MUX.HCLK_IO_D1</th><th>[0, 28, 19]</th><th>[0, 31, 29]</th><th>[0, 32, 25]</th><th>[0, 27, 28]</th><th>[0, 27, 24]</th><th>[0, 27, 20]</th><th>[0, 27, 17]</th></tr>
<tr><th>HCLK_IOI:MUX.HCLK_IO_D2</th><th>[0, 31, 26]</th><th>[0, 31, 24]</th><th>[0, 31, 25]</th><th>[0, 30, 24]</th><th>[0, 30, 26]</th><th>[0, 30, 28]</th><th>[0, 30, 30]</th></tr>
<tr><th>HCLK_IOI:MUX.HCLK_IO_D3</th><th>[0, 26, 14]</th><th>[0, 27, 15]</th><th>[0, 26, 16]</th><th>[0, 29, 21]</th><th>[0, 28, 24]</th><th>[0, 28, 28]</th><th>[0, 27, 31]</th></tr>
<tr><th>HCLK_IOI:MUX.HCLK_IO_D4</th><th>[0, 28, 20]</th><th>[0, 31, 30]</th><th>[0, 31, 27]</th><th>[0, 28, 22]</th><th>[0, 28, 25]</th><th>[0, 28, 29]</th><th>[0, 27, 30]</th></tr>
<tr><th>HCLK_IOI:MUX.HCLK_IO_D5</th><th>[0, 31, 21]</th><th>[0, 31, 22]</th><th>[0, 31, 23]</th><th>[0, 30, 15]</th><th>[0, 31, 14]</th><th>[0, 31, 16]</th><th>[0, 31, 18]</th></tr>
<tr><th>HCLK_IOI:MUX.HCLK_IO_U0</th><th>[0, 26, 17]</th><th>[0, 26, 18]</th><th>[0, 26, 19]</th><th>[0, 29, 26]</th><th>[0, 27, 25]</th><th>[0, 27, 21]</th><th>[0, 29, 28]</th></tr>
<tr><th>HCLK_IOI:MUX.HCLK_IO_U1</th><th>[0, 31, 28]</th><th>[0, 31, 31]</th><th>[0, 32, 24]</th><th>[0, 27, 29]</th><th>[0, 27, 26]</th><th>[0, 27, 22]</th><th>[0, 27, 18]</th></tr>
<tr><th>HCLK_IOI:MUX.HCLK_IO_U2</th><th>[0, 30, 20]</th><th>[0, 30, 21]</th><th>[0, 30, 22]</th><th>[0, 30, 23]</th><th>[0, 30, 25]</th><th>[0, 30, 27]</th><th>[0, 30, 29]</th></tr>
<tr><th>HCLK_IOI:MUX.HCLK_IO_U3</th><th>[0, 27, 16]</th><th>[0, 27, 14]</th><th>[0, 26, 15]</th><th>[0, 29, 22]</th><th>[0, 29, 20]</th><th>[0, 28, 26]</th><th>[0, 28, 30]</th></tr>
<tr><th>HCLK_IOI:MUX.HCLK_IO_U4</th><th>[0, 32, 14]</th><th>[0, 32, 15]</th><th>[0, 32, 23]</th><th>[0, 28, 21]</th><th>[0, 28, 23]</th><th>[0, 28, 27]</th><th>[0, 28, 31]</th></tr>
<tr><th>HCLK_IOI:MUX.HCLK_IO_U5</th><th>[0, 30, 19]</th><th>[0, 30, 18]</th><th>[0, 30, 17]</th><th>[0, 30, 16]</th><th>[0, 30, 14]</th><th>[0, 31, 15]</th><th>[0, 31, 17]</th></tr>
<tr><td>NONE</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td></tr>
<tr><td>HCLK0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>1</td></tr>
<tr><td>HCLK1</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>1</td><td>0</td></tr>
<tr><td>HCLK2</td><td>0</td><td>0</td><td>1</td><td>0</td><td>1</td><td>0</td><td>0</td></tr>
<tr><td>HCLK3</td><td>0</td><td>0</td><td>1</td><td>1</td><td>0</td><td>0</td><td>0</td></tr>
<tr><td>HCLK4</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td></tr>
<tr><td>HCLK5</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td></tr>
<tr><td>HCLK6</td><td>0</td><td>1</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td></tr>
<tr><td>HCLK7</td><td>0</td><td>1</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td></tr>
<tr><td>HCLK8</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td></tr>
<tr><td>HCLK9</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td></tr>
<tr><td>HCLK10</td><td>1</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td></tr>
<tr><td>HCLK11</td><td>1</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td></tr>
</table>
<div id="bits-xc7v-HCLK_IOI_HP-BUFIO0:ENABLE"></div>
<div id="bits-xc7v-HCLK_IOI_HP-BUFIO1:ENABLE"></div>
<div id="bits-xc7v-HCLK_IOI_HP-BUFIO2:ENABLE"></div>
<div id="bits-xc7v-HCLK_IOI_HP-BUFIO3:ENABLE"></div>
<div id="bits-xc7v-HCLK_IOI_HP-BUFR0:ENABLE"></div>
<div id="bits-xc7v-HCLK_IOI_HP-BUFR1:ENABLE"></div>
<div id="bits-xc7v-HCLK_IOI_HP-BUFR2:ENABLE"></div>
<div id="bits-xc7v-HCLK_IOI_HP-BUFR3:ENABLE"></div>
<div id="bits-xc7v-HCLK_IOI_HP-DCI:CASCADE_FROM_ABOVE"></div>
<div id="bits-xc7v-HCLK_IOI_HP-DCI:CASCADE_FROM_BELOW"></div>
<div id="bits-xc7v-HCLK_IOI_HP-DCI:DYNAMIC_ENABLE"></div>
<div id="bits-xc7v-HCLK_IOI_HP-DCI:ENABLE"></div>
<div id="bits-xc7v-HCLK_IOI_HP-DCI:QUIET"></div>
<div id="bits-xc7v-HCLK_IOI_HP-HCLK_IOI:BUF.RCLK0"></div>
<div id="bits-xc7v-HCLK_IOI_HP-HCLK_IOI:BUF.RCLK1"></div>
<div id="bits-xc7v-HCLK_IOI_HP-HCLK_IOI:BUF.RCLK2"></div>
<div id="bits-xc7v-HCLK_IOI_HP-HCLK_IOI:BUF.RCLK3"></div>
<div id="bits-xc7v-HCLK_IOI_HP-HCLK_IOI:ENABLE.HCLK0"></div>
<div id="bits-xc7v-HCLK_IOI_HP-HCLK_IOI:ENABLE.HCLK1"></div>
<div id="bits-xc7v-HCLK_IOI_HP-HCLK_IOI:ENABLE.HCLK10"></div>
<div id="bits-xc7v-HCLK_IOI_HP-HCLK_IOI:ENABLE.HCLK11"></div>
<div id="bits-xc7v-HCLK_IOI_HP-HCLK_IOI:ENABLE.HCLK2"></div>
<div id="bits-xc7v-HCLK_IOI_HP-HCLK_IOI:ENABLE.HCLK3"></div>
<div id="bits-xc7v-HCLK_IOI_HP-HCLK_IOI:ENABLE.HCLK4"></div>
<div id="bits-xc7v-HCLK_IOI_HP-HCLK_IOI:ENABLE.HCLK5"></div>
<div id="bits-xc7v-HCLK_IOI_HP-HCLK_IOI:ENABLE.HCLK6"></div>
<div id="bits-xc7v-HCLK_IOI_HP-HCLK_IOI:ENABLE.HCLK7"></div>
<div id="bits-xc7v-HCLK_IOI_HP-HCLK_IOI:ENABLE.HCLK8"></div>
<div id="bits-xc7v-HCLK_IOI_HP-HCLK_IOI:ENABLE.HCLK9"></div>
<div id="bits-xc7v-HCLK_IOI_HP-HCLK_IOI:ENABLE.PERF0"></div>
<div id="bits-xc7v-HCLK_IOI_HP-HCLK_IOI:ENABLE.PERF1"></div>
<div id="bits-xc7v-HCLK_IOI_HP-HCLK_IOI:ENABLE.PERF2"></div>
<div id="bits-xc7v-HCLK_IOI_HP-HCLK_IOI:ENABLE.PERF3"></div>
<div id="bits-xc7v-HCLK_IOI_HP-IDELAYCTRL:HIGH_PERFORMANCE_MODE"></div>
<table class="docutils align-default prjcombine-enum">
<tr><th>BUFIO0:ENABLE</th><th>[0, 37, 31]</th></tr>
<tr><th>BUFIO1:ENABLE</th><th>[0, 37, 22]</th></tr>
<tr><th>BUFIO2:ENABLE</th><th>[0, 36, 18]</th></tr>
<tr><th>BUFIO3:ENABLE</th><th>[0, 37, 18]</th></tr>
<tr><th>BUFR0:ENABLE</th><th>[0, 32, 30]</th></tr>
<tr><th>BUFR1:ENABLE</th><th>[0, 32, 26]</th></tr>
<tr><th>BUFR2:ENABLE</th><th>[0, 32, 20]</th></tr>
<tr><th>BUFR3:ENABLE</th><th>[0, 32, 19]</th></tr>
<tr><th>DCI:CASCADE_FROM_ABOVE</th><th>[0, 38, 21]</th></tr>
<tr><th>DCI:CASCADE_FROM_BELOW</th><th>[0, 38, 22]</th></tr>
<tr><th>DCI:DYNAMIC_ENABLE</th><th>[0, 41, 31]</th></tr>
<tr><th>DCI:ENABLE</th><th>[0, 39, 31]</th></tr>
<tr><th>DCI:QUIET</th><th>[0, 38, 14]</th></tr>
<tr><th>HCLK_IOI:BUF.RCLK0</th><th>[0, 32, 29]</th></tr>
<tr><th>HCLK_IOI:BUF.RCLK1</th><th>[0, 30, 31]</th></tr>
<tr><th>HCLK_IOI:BUF.RCLK2</th><th>[0, 31, 19]</th></tr>
<tr><th>HCLK_IOI:BUF.RCLK3</th><th>[0, 28, 17]</th></tr>
<tr><th>HCLK_IOI:ENABLE.HCLK0</th><th>[0, 28, 15]</th></tr>
<tr><th>HCLK_IOI:ENABLE.HCLK1</th><th>[0, 29, 14]</th></tr>
<tr><th>HCLK_IOI:ENABLE.HCLK10</th><th>[0, 29, 17]</th></tr>
<tr><th>HCLK_IOI:ENABLE.HCLK11</th><th>[0, 29, 19]</th></tr>
<tr><th>HCLK_IOI:ENABLE.HCLK2</th><th>[0, 29, 16]</th></tr>
<tr><th>HCLK_IOI:ENABLE.HCLK3</th><th>[0, 29, 18]</th></tr>
<tr><th>HCLK_IOI:ENABLE.HCLK4</th><th>[0, 29, 23]</th></tr>
<tr><th>HCLK_IOI:ENABLE.HCLK5</th><th>[0, 29, 27]</th></tr>
<tr><th>HCLK_IOI:ENABLE.HCLK6</th><th>[0, 29, 30]</th></tr>
<tr><th>HCLK_IOI:ENABLE.HCLK7</th><th>[0, 29, 31]</th></tr>
<tr><th>HCLK_IOI:ENABLE.HCLK8</th><th>[0, 28, 14]</th></tr>
<tr><th>HCLK_IOI:ENABLE.HCLK9</th><th>[0, 29, 15]</th></tr>
<tr><th>HCLK_IOI:ENABLE.PERF0</th><th>[0, 36, 28]</th></tr>
<tr><th>HCLK_IOI:ENABLE.PERF1</th><th>[0, 36, 20]</th></tr>
<tr><th>HCLK_IOI:ENABLE.PERF2</th><th>[0, 36, 14]</th></tr>
<tr><th>HCLK_IOI:ENABLE.PERF3</th><th>[0, 37, 14]</th></tr>
<tr><th>IDELAYCTRL:HIGH_PERFORMANCE_MODE</th><th>[0, 37, 26]</th></tr>
<tr><td>Non-inverted</td><td>[0]</td></tr>
</table>
<div id="bits-xc7v-HCLK_IOI_HP-BUFR0:MUX.I"></div>
<div id="bits-xc7v-HCLK_IOI_HP-BUFR1:MUX.I"></div>
<div id="bits-xc7v-HCLK_IOI_HP-BUFR2:MUX.I"></div>
<div id="bits-xc7v-HCLK_IOI_HP-BUFR3:MUX.I"></div>
<table class="docutils align-default prjcombine-enum">
<tr><th>BUFR0:MUX.I</th><th>[0, 35, 29]</th><th>[0, 35, 28]</th><th>[0, 35, 27]</th><th>[0, 35, 26]</th><th>[0, 35, 25]</th><th>[0, 34, 31]</th><th>[0, 35, 24]</th><th>[0, 35, 23]</th></tr>
<tr><th>BUFR1:MUX.I</th><th>[0, 34, 29]</th><th>[0, 34, 30]</th><th>[0, 34, 26]</th><th>[0, 34, 25]</th><th>[0, 34, 24]</th><th>[0, 34, 23]</th><th>[0, 36, 27]</th><th>[0, 36, 26]</th></tr>
<tr><th>BUFR2:MUX.I</th><th>[0, 34, 20]</th><th>[0, 34, 19]</th><th>[0, 34, 18]</th><th>[0, 34, 17]</th><th>[0, 34, 16]</th><th>[0, 34, 15]</th><th>[0, 36, 25]</th><th>[0, 36, 24]</th></tr>
<tr><th>BUFR3:MUX.I</th><th>[0, 35, 15]</th><th>[0, 35, 16]</th><th>[0, 35, 17]</th><th>[0, 35, 18]</th><th>[0, 35, 19]</th><th>[0, 31, 20]</th><th>[0, 35, 21]</th><th>[0, 32, 16]</th></tr>
<tr><td>NONE</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td></tr>
<tr><td>BUFIO0_I</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td></tr>
<tr><td>BUFIO1_I</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td></tr>
<tr><td>BUFIO2_I</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td></tr>
<tr><td>BUFIO3_I</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td></tr>
<tr><td>CKINT0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td></tr>
<tr><td>CKINT1</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td></tr>
<tr><td>CKINT2</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td></tr>
<tr><td>CKINT3</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td></tr>
</table>
<div id="bits-xc7v-HCLK_IOI_HP-BUFR0:BUFR_DIVIDE"></div>
<div id="bits-xc7v-HCLK_IOI_HP-BUFR1:BUFR_DIVIDE"></div>
<div id="bits-xc7v-HCLK_IOI_HP-BUFR2:BUFR_DIVIDE"></div>
<div id="bits-xc7v-HCLK_IOI_HP-BUFR3:BUFR_DIVIDE"></div>
<table class="docutils align-default prjcombine-enum">
<tr><th>BUFR0:BUFR_DIVIDE</th><th>[0, 33, 28]</th><th>[0, 33, 29]</th><th>[0, 33, 30]</th><th>[0, 33, 27]</th></tr>
<tr><th>BUFR1:BUFR_DIVIDE</th><th>[0, 33, 24]</th><th>[0, 33, 25]</th><th>[0, 33, 26]</th><th>[0, 33, 23]</th></tr>
<tr><th>BUFR2:BUFR_DIVIDE</th><th>[0, 33, 19]</th><th>[0, 33, 20]</th><th>[0, 33, 21]</th><th>[0, 33, 18]</th></tr>
<tr><th>BUFR3:BUFR_DIVIDE</th><th>[0, 33, 15]</th><th>[0, 33, 16]</th><th>[0, 33, 17]</th><th>[0, 33, 14]</th></tr>
<tr><td>BYPASS</td><td>0</td><td>0</td><td>0</td><td>0</td></tr>
<tr><td>1</td><td>0</td><td>0</td><td>0</td><td>1</td></tr>
<tr><td>2</td><td>0</td><td>0</td><td>1</td><td>1</td></tr>
<tr><td>3</td><td>0</td><td>1</td><td>0</td><td>1</td></tr>
<tr><td>4</td><td>0</td><td>1</td><td>1</td><td>1</td></tr>
<tr><td>5</td><td>1</td><td>0</td><td>0</td><td>1</td></tr>
<tr><td>6</td><td>1</td><td>0</td><td>1</td><td>1</td></tr>
<tr><td>7</td><td>1</td><td>1</td><td>0</td><td>1</td></tr>
<tr><td>8</td><td>1</td><td>1</td><td>1</td><td>1</td></tr>
</table>
<div id="bits-xc7v-HCLK_IOI_HP-BUFIO0:DELAY_BYPASS"></div>
<div id="bits-xc7v-HCLK_IOI_HP-BUFIO1:DELAY_BYPASS"></div>
<div id="bits-xc7v-HCLK_IOI_HP-BUFIO2:DELAY_BYPASS"></div>
<div id="bits-xc7v-HCLK_IOI_HP-BUFIO3:DELAY_BYPASS"></div>
<table class="docutils align-default prjcombine-enum">
<tr><th>BUFIO0:DELAY_BYPASS</th><th>[0, 36, 31]</th></tr>
<tr><th>BUFIO1:DELAY_BYPASS</th><th>[0, 36, 21]</th></tr>
<tr><th>BUFIO2:DELAY_BYPASS</th><th>[0, 36, 16]</th></tr>
<tr><th>BUFIO3:DELAY_BYPASS</th><th>[0, 37, 16]</th></tr>
<tr><td>Inverted</td><td>~[0]</td></tr>
</table>
<div id="bits-xc7v-HCLK_IOI_HP-BUFIO0:MUX.I"></div>
<div id="bits-xc7v-HCLK_IOI_HP-BUFIO1:MUX.I"></div>
<div id="bits-xc7v-HCLK_IOI_HP-BUFIO2:MUX.I"></div>
<div id="bits-xc7v-HCLK_IOI_HP-BUFIO3:MUX.I"></div>
<table class="docutils align-default prjcombine-enum">
<tr><th>BUFIO0:MUX.I</th><th>[0, 36, 29]</th></tr>
<tr><th>BUFIO1:MUX.I</th><th>[0, 37, 21]</th></tr>
<tr><th>BUFIO2:MUX.I</th><th>[0, 36, 17]</th></tr>
<tr><th>BUFIO3:MUX.I</th><th>[0, 37, 17]</th></tr>
<tr><td>CCIO</td><td>0</td></tr>
<tr><td>PERF</td><td>1</td></tr>
</table>
<div id="bits-xc7v-HCLK_IOI_HP-IDELAYCTRL:MODE"></div>
<table class="docutils align-default prjcombine-enum">
<tr><th>IDELAYCTRL:MODE</th><th>[0, 37, 24]</th><th>[0, 37, 29]</th><th>[0, 37, 28]</th></tr>
<tr><td>NONE</td><td>0</td><td>0</td><td>0</td></tr>
<tr><td>DEFAULT</td><td>0</td><td>0</td><td>1</td></tr>
<tr><td>FULL_0</td><td>0</td><td>1</td><td>1</td></tr>
<tr><td>FULL_1</td><td>1</td><td>1</td><td>1</td></tr>
</table>
<div id="bits-xc7v-HCLK_IOI_HP-DCI:NREF_OUTPUT"></div>
<div id="bits-xc7v-HCLK_IOI_HP-DCI:PREF_OUTPUT"></div>
<div id="bits-xc7v-HCLK_IOI_HP-DCI:TEST_ENABLE"></div>
<table class="docutils align-default prjcombine-enum">
<tr><th>DCI:NREF_OUTPUT</th><th>[0, 39, 29]</th><th>[0, 39, 30]</th></tr>
<tr><th>DCI:PREF_OUTPUT</th><th>[0, 40, 17]</th><th>[0, 40, 18]</th></tr>
<tr><th>DCI:TEST_ENABLE</th><th>[0, 38, 31]</th><th>[0, 38, 15]</th></tr>
<tr><td>Non-inverted</td><td>[1]</td><td>[0]</td></tr>
</table>
<div id="bits-xc7v-HCLK_IOI_HP-DCI:NREF_OUTPUT_HALF"></div>
<div id="bits-xc7v-HCLK_IOI_HP-DCI:NREF_TERM_SPLIT"></div>
<div id="bits-xc7v-HCLK_IOI_HP-DCI:PREF_OUTPUT_HALF"></div>
<table class="docutils align-default prjcombine-enum">
<tr><th>DCI:NREF_OUTPUT_HALF</th><th>[0, 39, 26]</th><th>[0, 39, 27]</th><th>[0, 39, 28]</th></tr>
<tr><th>DCI:NREF_TERM_SPLIT</th><th>[0, 39, 23]</th><th>[0, 39, 24]</th><th>[0, 39, 25]</th></tr>
<tr><th>DCI:PREF_OUTPUT_HALF</th><th>[0, 40, 14]</th><th>[0, 40, 15]</th><th>[0, 40, 16]</th></tr>
<tr><td>Non-inverted</td><td>[2]</td><td>[1]</td><td>[0]</td></tr>
</table>
<div id="bits-xc7v-HCLK_IOI_HP-INTERNAL_VREF:VREF"></div>
<table class="docutils align-default prjcombine-enum">
<tr><th>INTERNAL_VREF:VREF</th><th>[0, 40, 23]</th><th>[0, 40, 24]</th><th>[0, 40, 25]</th><th>[0, 40, 26]</th><th>[0, 40, 28]</th><th>[0, 40, 27]</th><th>[0, 40, 19]</th></tr>
<tr><td>OFF</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td></tr>
<tr><td>600</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>1</td></tr>
<tr><td>675</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>1</td></tr>
<tr><td>750</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>1</td></tr>
<tr><td>900</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>1</td></tr>
<tr><td>1100</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td></tr>
<tr><td>1250</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td></tr>
</table>
<div id="bits-xc7v-HCLK_IOI_HP-LVDS:LVDSBIAS"></div>
<table class="docutils align-default prjcombine-enum">
<tr><th>LVDS:LVDSBIAS</th><th>[0, 40, 31]</th><th>[0, 41, 30]</th><th>[0, 41, 29]</th><th>[0, 41, 28]</th><th>[0, 41, 27]</th><th>[0, 41, 26]</th><th>[0, 41, 25]</th><th>[0, 41, 24]</th><th>[0, 41, 23]</th><th>[0, 41, 22]</th><th>[0, 41, 21]</th><th>[0, 41, 20]</th><th>[0, 41, 19]</th><th>[0, 41, 18]</th><th>[0, 41, 17]</th><th>[0, 41, 16]</th><th>[0, 41, 15]</th><th>[0, 41, 14]</th></tr>
<tr><td>Non-inverted</td><td>[17]</td><td>[16]</td><td>[15]</td><td>[14]</td><td>[13]</td><td>[12]</td><td>[11]</td><td>[10]</td><td>[9]</td><td>[8]</td><td>[7]</td><td>[6]</td><td>[5]</td><td>[4]</td><td>[3]</td><td>[2]</td><td>[1]</td><td>[0]</td></tr>
</table>
</section>
<section id="bitstream-hclk-ioi-hr">
<h2>Bitstream — <code class="docutils literal notranslate"><span class="pre">HCLK_IOI_HR</span></code><a class="headerlink" href="#bitstream-hclk-ioi-hr" title="Link to this heading"></a></h2>
<table class="docutils align-default prjcombine-tile">
<tr><th colspan="43">HCLK_IOI_HR bittile 0</th></tr><tr><th rowspan="2">Row</th><th colspan="42">Column</th></tr><tr><th>0</th><th>1</th><th>2</th><th>3</th><th>4</th><th>5</th><th>6</th><th>7</th><th>8</th><th>9</th><th>10</th><th>11</th><th>12</th><th>13</th><th>14</th><th>15</th><th>16</th><th>17</th><th>18</th><th>19</th><th>20</th><th>21</th><th>22</th><th>23</th><th>24</th><th>25</th><th>26</th><th>27</th><th>28</th><th>29</th><th>30</th><th>31</th><th>32</th><th>33</th><th>34</th><th>35</th><th>36</th><th>37</th><th>38</th><th>39</th><th>40</th><th>41</th></tr>
<tr><td>0</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td></tr>
<tr><td>1</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td></tr>
<tr><td>2</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td></tr>
<tr><td>3</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td></tr>
<tr><td>4</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td></tr>
<tr><td>5</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td></tr>
<tr><td>6</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td></tr>
<tr><td>7</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td></tr>
<tr><td>8</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td></tr>
<tr><td>9</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td></tr>
<tr><td>10</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td></tr>
<tr><td>11</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td></tr>
<tr><td>12</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td></tr>
<tr><td>13</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td></tr>
<tr><td>14</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-HCLK_IOI_HR-HCLK_IOI:MUX.HCLK_IO_D3" title="HCLK_IOI:MUX.HCLK_IO_D3[6]">HCLK_IOI:MUX.HCLK_IO_D3[6]</a></td><td><a href="#bits-xc7v-HCLK_IOI_HR-HCLK_IOI:MUX.HCLK_IO_U3" title="HCLK_IOI:MUX.HCLK_IO_U3[5]">HCLK_IOI:MUX.HCLK_IO_U3[5]</a></td><td><a href="#bits-xc7v-HCLK_IOI_HR-HCLK_IOI:ENABLE.HCLK8" title="HCLK_IOI:ENABLE.HCLK8">HCLK_IOI:ENABLE.HCLK8</a></td><td><a href="#bits-xc7v-HCLK_IOI_HR-HCLK_IOI:ENABLE.HCLK1" title="HCLK_IOI:ENABLE.HCLK1">HCLK_IOI:ENABLE.HCLK1</a></td><td><a href="#bits-xc7v-HCLK_IOI_HR-HCLK_IOI:MUX.HCLK_IO_U5" title="HCLK_IOI:MUX.HCLK_IO_U5[2]">HCLK_IOI:MUX.HCLK_IO_U5[2]</a></td><td><a href="#bits-xc7v-HCLK_IOI_HR-HCLK_IOI:MUX.HCLK_IO_D5" title="HCLK_IOI:MUX.HCLK_IO_D5[2]">HCLK_IOI:MUX.HCLK_IO_D5[2]</a></td><td><a href="#bits-xc7v-HCLK_IOI_HR-HCLK_IOI:MUX.HCLK_IO_U4" title="HCLK_IOI:MUX.HCLK_IO_U4[6]">HCLK_IOI:MUX.HCLK_IO_U4[6]</a></td><td><a href="#bits-xc7v-HCLK_IOI_HR-BUFR3:BUFR_DIVIDE" title="BUFR3:BUFR_DIVIDE[0]">BUFR3:BUFR_DIVIDE[0]</a></td><td>-</td><td>-</td><td><a href="#bits-xc7v-HCLK_IOI_HR-HCLK_IOI:ENABLE.PERF2" title="HCLK_IOI:ENABLE.PERF2">HCLK_IOI:ENABLE.PERF2</a></td><td><a href="#bits-xc7v-HCLK_IOI_HR-HCLK_IOI:ENABLE.PERF3" title="HCLK_IOI:ENABLE.PERF3">HCLK_IOI:ENABLE.PERF3</a></td><td><a href="#bits-xc7v-HCLK_IOI_HR-DRIVERBIAS:DRIVERBIAS" title="DRIVERBIAS:DRIVERBIAS[3]">DRIVERBIAS:DRIVERBIAS[3]</a></td><td><a href="#bits-xc7v-HCLK_IOI_HR-DRIVERBIAS:DRIVERBIAS" title="DRIVERBIAS:DRIVERBIAS[14]">DRIVERBIAS:DRIVERBIAS[14]</a></td><td><a href="#bits-xc7v-HCLK_IOI_HR-LVDS:GROUP1" title="LVDS:GROUP1[13]">LVDS:GROUP1[13]</a></td><td><a href="#bits-xc7v-HCLK_IOI_HR-LVDS:GROUP0" title="LVDS:GROUP0[6]">LVDS:GROUP0[6]</a></td></tr>
<tr><td>15</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-HCLK_IOI_HR-HCLK_IOI:MUX.HCLK_IO_U3" title="HCLK_IOI:MUX.HCLK_IO_U3[4]">HCLK_IOI:MUX.HCLK_IO_U3[4]</a></td><td><a href="#bits-xc7v-HCLK_IOI_HR-HCLK_IOI:MUX.HCLK_IO_D3" title="HCLK_IOI:MUX.HCLK_IO_D3[5]">HCLK_IOI:MUX.HCLK_IO_D3[5]</a></td><td><a href="#bits-xc7v-HCLK_IOI_HR-HCLK_IOI:ENABLE.HCLK0" title="HCLK_IOI:ENABLE.HCLK0">HCLK_IOI:ENABLE.HCLK0</a></td><td><a href="#bits-xc7v-HCLK_IOI_HR-HCLK_IOI:ENABLE.HCLK9" title="HCLK_IOI:ENABLE.HCLK9">HCLK_IOI:ENABLE.HCLK9</a></td><td><a href="#bits-xc7v-HCLK_IOI_HR-HCLK_IOI:MUX.HCLK_IO_D5" title="HCLK_IOI:MUX.HCLK_IO_D5[3]">HCLK_IOI:MUX.HCLK_IO_D5[3]</a></td><td><a href="#bits-xc7v-HCLK_IOI_HR-HCLK_IOI:MUX.HCLK_IO_U5" title="HCLK_IOI:MUX.HCLK_IO_U5[1]">HCLK_IOI:MUX.HCLK_IO_U5[1]</a></td><td><a href="#bits-xc7v-HCLK_IOI_HR-HCLK_IOI:MUX.HCLK_IO_U4" title="HCLK_IOI:MUX.HCLK_IO_U4[5]">HCLK_IOI:MUX.HCLK_IO_U4[5]</a></td><td><a href="#bits-xc7v-HCLK_IOI_HR-BUFR3:BUFR_DIVIDE" title="BUFR3:BUFR_DIVIDE[3]">BUFR3:BUFR_DIVIDE[3]</a></td><td><a href="#bits-xc7v-HCLK_IOI_HR-BUFR2:MUX.I" title="BUFR2:MUX.I[2]">BUFR2:MUX.I[2]</a></td><td><a href="#bits-xc7v-HCLK_IOI_HR-BUFR3:MUX.I" title="BUFR3:MUX.I[7]">BUFR3:MUX.I[7]</a></td><td>-</td><td>-</td><td><a href="#bits-xc7v-HCLK_IOI_HR-DRIVERBIAS:DRIVERBIAS" title="DRIVERBIAS:DRIVERBIAS[4]">DRIVERBIAS:DRIVERBIAS[4]</a></td><td><a href="#bits-xc7v-HCLK_IOI_HR-DRIVERBIAS:DRIVERBIAS" title="DRIVERBIAS:DRIVERBIAS[15]">DRIVERBIAS:DRIVERBIAS[15]</a></td><td><a href="#bits-xc7v-HCLK_IOI_HR-LVDS:GROUP1" title="LVDS:GROUP1[12]">LVDS:GROUP1[12]</a></td><td><a href="#bits-xc7v-HCLK_IOI_HR-LVDS:GROUP0" title="LVDS:GROUP0[12]">LVDS:GROUP0[12]</a></td></tr>
<tr><td>16</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-HCLK_IOI_HR-HCLK_IOI:MUX.HCLK_IO_D3" title="HCLK_IOI:MUX.HCLK_IO_D3[4]">HCLK_IOI:MUX.HCLK_IO_D3[4]</a></td><td><a href="#bits-xc7v-HCLK_IOI_HR-HCLK_IOI:MUX.HCLK_IO_U3" title="HCLK_IOI:MUX.HCLK_IO_U3[6]">HCLK_IOI:MUX.HCLK_IO_U3[6]</a></td><td>-</td><td><a href="#bits-xc7v-HCLK_IOI_HR-HCLK_IOI:ENABLE.HCLK2" title="HCLK_IOI:ENABLE.HCLK2">HCLK_IOI:ENABLE.HCLK2</a></td><td><a href="#bits-xc7v-HCLK_IOI_HR-HCLK_IOI:MUX.HCLK_IO_U5" title="HCLK_IOI:MUX.HCLK_IO_U5[3]">HCLK_IOI:MUX.HCLK_IO_U5[3]</a></td><td><a href="#bits-xc7v-HCLK_IOI_HR-HCLK_IOI:MUX.HCLK_IO_D5" title="HCLK_IOI:MUX.HCLK_IO_D5[1]">HCLK_IOI:MUX.HCLK_IO_D5[1]</a></td><td><a href="#bits-xc7v-HCLK_IOI_HR-BUFR3:MUX.I" title="BUFR3:MUX.I[0]">BUFR3:MUX.I[0]</a></td><td><a href="#bits-xc7v-HCLK_IOI_HR-BUFR3:BUFR_DIVIDE" title="BUFR3:BUFR_DIVIDE[2]">BUFR3:BUFR_DIVIDE[2]</a></td><td><a href="#bits-xc7v-HCLK_IOI_HR-BUFR2:MUX.I" title="BUFR2:MUX.I[3]">BUFR2:MUX.I[3]</a></td><td><a href="#bits-xc7v-HCLK_IOI_HR-BUFR3:MUX.I" title="BUFR3:MUX.I[6]">BUFR3:MUX.I[6]</a></td><td><a href="#bits-xc7v-HCLK_IOI_HR-BUFIO2:DELAY_BYPASS" title="~BUFIO2:DELAY_BYPASS">~BUFIO2:DELAY_BYPASS</a></td><td><a href="#bits-xc7v-HCLK_IOI_HR-BUFIO3:DELAY_BYPASS" title="~BUFIO3:DELAY_BYPASS">~BUFIO3:DELAY_BYPASS</a></td><td>-</td><td><a href="#bits-xc7v-HCLK_IOI_HR-DRIVERBIAS:DRIVERBIAS" title="DRIVERBIAS:DRIVERBIAS[0]">DRIVERBIAS:DRIVERBIAS[0]</a></td><td><a href="#bits-xc7v-HCLK_IOI_HR-LVDS:GROUP1" title="LVDS:GROUP1[11]">LVDS:GROUP1[11]</a></td><td><a href="#bits-xc7v-HCLK_IOI_HR-LVDS:GROUP0" title="LVDS:GROUP0[11]">LVDS:GROUP0[11]</a></td></tr>
<tr><td>17</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-HCLK_IOI_HR-HCLK_IOI:MUX.HCLK_IO_U0" title="HCLK_IOI:MUX.HCLK_IO_U0[6]">HCLK_IOI:MUX.HCLK_IO_U0[6]</a></td><td><a href="#bits-xc7v-HCLK_IOI_HR-HCLK_IOI:MUX.HCLK_IO_D1" title="HCLK_IOI:MUX.HCLK_IO_D1[0]">HCLK_IOI:MUX.HCLK_IO_D1[0]</a></td><td><a href="#bits-xc7v-HCLK_IOI_HR-HCLK_IOI:BUF.RCLK3" title="HCLK_IOI:BUF.RCLK3">HCLK_IOI:BUF.RCLK3</a></td><td><a href="#bits-xc7v-HCLK_IOI_HR-HCLK_IOI:ENABLE.HCLK10" title="HCLK_IOI:ENABLE.HCLK10">HCLK_IOI:ENABLE.HCLK10</a></td><td><a href="#bits-xc7v-HCLK_IOI_HR-HCLK_IOI:MUX.HCLK_IO_U5" title="HCLK_IOI:MUX.HCLK_IO_U5[4]">HCLK_IOI:MUX.HCLK_IO_U5[4]</a></td><td><a href="#bits-xc7v-HCLK_IOI_HR-HCLK_IOI:MUX.HCLK_IO_U5" title="HCLK_IOI:MUX.HCLK_IO_U5[0]">HCLK_IOI:MUX.HCLK_IO_U5[0]</a></td><td>-</td><td><a href="#bits-xc7v-HCLK_IOI_HR-BUFR3:BUFR_DIVIDE" title="BUFR3:BUFR_DIVIDE[1]">BUFR3:BUFR_DIVIDE[1]</a></td><td><a href="#bits-xc7v-HCLK_IOI_HR-BUFR2:MUX.I" title="BUFR2:MUX.I[4]">BUFR2:MUX.I[4]</a></td><td><a href="#bits-xc7v-HCLK_IOI_HR-BUFR3:MUX.I" title="BUFR3:MUX.I[5]">BUFR3:MUX.I[5]</a></td><td><a href="#bits-xc7v-HCLK_IOI_HR-BUFIO2:MUX.I" title="BUFIO2:MUX.I">BUFIO2:MUX.I</a></td><td><a href="#bits-xc7v-HCLK_IOI_HR-BUFIO3:MUX.I" title="BUFIO3:MUX.I">BUFIO3:MUX.I</a></td><td>-</td><td><a href="#bits-xc7v-HCLK_IOI_HR-DRIVERBIAS:DRIVERBIAS" title="DRIVERBIAS:DRIVERBIAS[1]">DRIVERBIAS:DRIVERBIAS[1]</a></td><td><a href="#bits-xc7v-HCLK_IOI_HR-LVDS:GROUP1" title="LVDS:GROUP1[10]">LVDS:GROUP1[10]</a></td><td><a href="#bits-xc7v-HCLK_IOI_HR-LVDS:GROUP0" title="LVDS:GROUP0[10]">LVDS:GROUP0[10]</a></td></tr>
<tr><td>18</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-HCLK_IOI_HR-HCLK_IOI:MUX.HCLK_IO_U0" title="HCLK_IOI:MUX.HCLK_IO_U0[5]">HCLK_IOI:MUX.HCLK_IO_U0[5]</a></td><td><a href="#bits-xc7v-HCLK_IOI_HR-HCLK_IOI:MUX.HCLK_IO_U1" title="HCLK_IOI:MUX.HCLK_IO_U1[0]">HCLK_IOI:MUX.HCLK_IO_U1[0]</a></td><td><a href="#bits-xc7v-HCLK_IOI_HR-HCLK_IOI:MUX.HCLK_IO_D0" title="HCLK_IOI:MUX.HCLK_IO_D0[5]">HCLK_IOI:MUX.HCLK_IO_D0[5]</a></td><td><a href="#bits-xc7v-HCLK_IOI_HR-HCLK_IOI:ENABLE.HCLK3" title="HCLK_IOI:ENABLE.HCLK3">HCLK_IOI:ENABLE.HCLK3</a></td><td><a href="#bits-xc7v-HCLK_IOI_HR-HCLK_IOI:MUX.HCLK_IO_U5" title="HCLK_IOI:MUX.HCLK_IO_U5[5]">HCLK_IOI:MUX.HCLK_IO_U5[5]</a></td><td><a href="#bits-xc7v-HCLK_IOI_HR-HCLK_IOI:MUX.HCLK_IO_D5" title="HCLK_IOI:MUX.HCLK_IO_D5[0]">HCLK_IOI:MUX.HCLK_IO_D5[0]</a></td><td>-</td><td><a href="#bits-xc7v-HCLK_IOI_HR-BUFR2:BUFR_DIVIDE" title="BUFR2:BUFR_DIVIDE[0]">BUFR2:BUFR_DIVIDE[0]</a></td><td><a href="#bits-xc7v-HCLK_IOI_HR-BUFR2:MUX.I" title="BUFR2:MUX.I[5]">BUFR2:MUX.I[5]</a></td><td><a href="#bits-xc7v-HCLK_IOI_HR-BUFR3:MUX.I" title="BUFR3:MUX.I[4]">BUFR3:MUX.I[4]</a></td><td><a href="#bits-xc7v-HCLK_IOI_HR-BUFIO2:ENABLE" title="BUFIO2:ENABLE">BUFIO2:ENABLE</a></td><td><a href="#bits-xc7v-HCLK_IOI_HR-BUFIO3:ENABLE" title="BUFIO3:ENABLE">BUFIO3:ENABLE</a></td><td><a href="#bits-xc7v-HCLK_IOI_HR-LVDS:GROUP1" title="LVDS:GROUP1[0]">LVDS:GROUP1[0]</a></td><td><a href="#bits-xc7v-HCLK_IOI_HR-DRIVERBIAS:DRIVERBIAS" title="DRIVERBIAS:DRIVERBIAS[2]">DRIVERBIAS:DRIVERBIAS[2]</a></td><td><a href="#bits-xc7v-HCLK_IOI_HR-LVDS:GROUP1" title="LVDS:GROUP1[9]">LVDS:GROUP1[9]</a></td><td><a href="#bits-xc7v-HCLK_IOI_HR-LVDS:GROUP0" title="LVDS:GROUP0[9]">LVDS:GROUP0[9]</a></td></tr>
<tr><td>19</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-HCLK_IOI_HR-HCLK_IOI:MUX.HCLK_IO_U0" title="HCLK_IOI:MUX.HCLK_IO_U0[4]">HCLK_IOI:MUX.HCLK_IO_U0[4]</a></td><td><a href="#bits-xc7v-HCLK_IOI_HR-HCLK_IOI:MUX.HCLK_IO_D0" title="HCLK_IOI:MUX.HCLK_IO_D0[1]">HCLK_IOI:MUX.HCLK_IO_D0[1]</a></td><td><a href="#bits-xc7v-HCLK_IOI_HR-HCLK_IOI:MUX.HCLK_IO_D1" title="HCLK_IOI:MUX.HCLK_IO_D1[6]">HCLK_IOI:MUX.HCLK_IO_D1[6]</a></td><td><a href="#bits-xc7v-HCLK_IOI_HR-HCLK_IOI:ENABLE.HCLK11" title="HCLK_IOI:ENABLE.HCLK11">HCLK_IOI:ENABLE.HCLK11</a></td><td><a href="#bits-xc7v-HCLK_IOI_HR-HCLK_IOI:MUX.HCLK_IO_U5" title="HCLK_IOI:MUX.HCLK_IO_U5[6]">HCLK_IOI:MUX.HCLK_IO_U5[6]</a></td><td><a href="#bits-xc7v-HCLK_IOI_HR-HCLK_IOI:BUF.RCLK2" title="HCLK_IOI:BUF.RCLK2">HCLK_IOI:BUF.RCLK2</a></td><td><a href="#bits-xc7v-HCLK_IOI_HR-BUFR3:ENABLE" title="BUFR3:ENABLE">BUFR3:ENABLE</a></td><td><a href="#bits-xc7v-HCLK_IOI_HR-BUFR2:BUFR_DIVIDE" title="BUFR2:BUFR_DIVIDE[3]">BUFR2:BUFR_DIVIDE[3]</a></td><td><a href="#bits-xc7v-HCLK_IOI_HR-BUFR2:MUX.I" title="BUFR2:MUX.I[6]">BUFR2:MUX.I[6]</a></td><td><a href="#bits-xc7v-HCLK_IOI_HR-BUFR3:MUX.I" title="BUFR3:MUX.I[3]">BUFR3:MUX.I[3]</a></td><td>-</td><td>-</td><td><a href="#bits-xc7v-HCLK_IOI_HR-LVDS:GROUP1" title="LVDS:GROUP1[1]">LVDS:GROUP1[1]</a></td><td><a href="#bits-xc7v-HCLK_IOI_HR-DRIVERBIAS:DRIVERBIAS" title="DRIVERBIAS:DRIVERBIAS[5]">DRIVERBIAS:DRIVERBIAS[5]</a></td><td><a href="#bits-xc7v-HCLK_IOI_HR-LVDS:GROUP1" title="LVDS:GROUP1[8]">LVDS:GROUP1[8]</a></td><td><a href="#bits-xc7v-HCLK_IOI_HR-LVDS:GROUP0" title="LVDS:GROUP0[8]">LVDS:GROUP0[8]</a></td></tr>
<tr><td>20</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-HCLK_IOI_HR-IDELAYCTRL:MUX.REFCLK" title="IDELAYCTRL:MUX.REFCLK[0]">IDELAYCTRL:MUX.REFCLK[0]</a></td><td><a href="#bits-xc7v-HCLK_IOI_HR-HCLK_IOI:MUX.HCLK_IO_D1" title="HCLK_IOI:MUX.HCLK_IO_D1[1]">HCLK_IOI:MUX.HCLK_IO_D1[1]</a></td><td><a href="#bits-xc7v-HCLK_IOI_HR-HCLK_IOI:MUX.HCLK_IO_D4" title="HCLK_IOI:MUX.HCLK_IO_D4[6]">HCLK_IOI:MUX.HCLK_IO_D4[6]</a></td><td><a href="#bits-xc7v-HCLK_IOI_HR-HCLK_IOI:MUX.HCLK_IO_U3" title="HCLK_IOI:MUX.HCLK_IO_U3[2]">HCLK_IOI:MUX.HCLK_IO_U3[2]</a></td><td><a href="#bits-xc7v-HCLK_IOI_HR-HCLK_IOI:MUX.HCLK_IO_U2" title="HCLK_IOI:MUX.HCLK_IO_U2[6]">HCLK_IOI:MUX.HCLK_IO_U2[6]</a></td><td><a href="#bits-xc7v-HCLK_IOI_HR-BUFR3:MUX.I" title="BUFR3:MUX.I[2]">BUFR3:MUX.I[2]</a></td><td><a href="#bits-xc7v-HCLK_IOI_HR-BUFR2:ENABLE" title="BUFR2:ENABLE">BUFR2:ENABLE</a></td><td><a href="#bits-xc7v-HCLK_IOI_HR-BUFR2:BUFR_DIVIDE" title="BUFR2:BUFR_DIVIDE[2]">BUFR2:BUFR_DIVIDE[2]</a></td><td><a href="#bits-xc7v-HCLK_IOI_HR-BUFR2:MUX.I" title="BUFR2:MUX.I[7]">BUFR2:MUX.I[7]</a></td><td>-</td><td><a href="#bits-xc7v-HCLK_IOI_HR-HCLK_IOI:ENABLE.PERF1" title="HCLK_IOI:ENABLE.PERF1">HCLK_IOI:ENABLE.PERF1</a></td><td>-</td><td><a href="#bits-xc7v-HCLK_IOI_HR-LVDS:GROUP1" title="LVDS:GROUP1[2]">LVDS:GROUP1[2]</a></td><td><a href="#bits-xc7v-HCLK_IOI_HR-DRIVERBIAS:DRIVERBIAS" title="DRIVERBIAS:DRIVERBIAS[6]">DRIVERBIAS:DRIVERBIAS[6]</a></td><td><a href="#bits-xc7v-HCLK_IOI_HR-LVDS:GROUP1" title="LVDS:GROUP1[7]">LVDS:GROUP1[7]</a></td><td><a href="#bits-xc7v-HCLK_IOI_HR-LVDS:GROUP0" title="LVDS:GROUP0[7]">LVDS:GROUP0[7]</a></td></tr>
<tr><td>21</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-HCLK_IOI_HR-IDELAYCTRL:MUX.REFCLK" title="IDELAYCTRL:MUX.REFCLK[1]">IDELAYCTRL:MUX.REFCLK[1]</a></td><td><a href="#bits-xc7v-HCLK_IOI_HR-HCLK_IOI:MUX.HCLK_IO_U0" title="HCLK_IOI:MUX.HCLK_IO_U0[1]">HCLK_IOI:MUX.HCLK_IO_U0[1]</a></td><td><a href="#bits-xc7v-HCLK_IOI_HR-HCLK_IOI:MUX.HCLK_IO_U4" title="HCLK_IOI:MUX.HCLK_IO_U4[3]">HCLK_IOI:MUX.HCLK_IO_U4[3]</a></td><td><a href="#bits-xc7v-HCLK_IOI_HR-HCLK_IOI:MUX.HCLK_IO_D3" title="HCLK_IOI:MUX.HCLK_IO_D3[3]">HCLK_IOI:MUX.HCLK_IO_D3[3]</a></td><td><a href="#bits-xc7v-HCLK_IOI_HR-HCLK_IOI:MUX.HCLK_IO_U2" title="HCLK_IOI:MUX.HCLK_IO_U2[5]">HCLK_IOI:MUX.HCLK_IO_U2[5]</a></td><td><a href="#bits-xc7v-HCLK_IOI_HR-HCLK_IOI:MUX.HCLK_IO_D5" title="HCLK_IOI:MUX.HCLK_IO_D5[6]">HCLK_IOI:MUX.HCLK_IO_D5[6]</a></td><td>-</td><td><a href="#bits-xc7v-HCLK_IOI_HR-BUFR2:BUFR_DIVIDE" title="BUFR2:BUFR_DIVIDE[1]">BUFR2:BUFR_DIVIDE[1]</a></td><td>-</td><td><a href="#bits-xc7v-HCLK_IOI_HR-BUFR3:MUX.I" title="BUFR3:MUX.I[1]">BUFR3:MUX.I[1]</a></td><td><a href="#bits-xc7v-HCLK_IOI_HR-BUFIO1:DELAY_BYPASS" title="~BUFIO1:DELAY_BYPASS">~BUFIO1:DELAY_BYPASS</a></td><td><a href="#bits-xc7v-HCLK_IOI_HR-BUFIO1:MUX.I" title="BUFIO1:MUX.I">BUFIO1:MUX.I</a></td><td>-</td><td><a href="#bits-xc7v-HCLK_IOI_HR-DRIVERBIAS:DRIVERBIAS" title="DRIVERBIAS:DRIVERBIAS[7]">DRIVERBIAS:DRIVERBIAS[7]</a></td><td><a href="#bits-xc7v-HCLK_IOI_HR-LVDS:GROUP1" title="LVDS:GROUP1[6]">LVDS:GROUP1[6]</a></td><td><a href="#bits-xc7v-HCLK_IOI_HR-DRIVERBIAS:DRIVERBIAS" title="DRIVERBIAS:DRIVERBIAS[13]">DRIVERBIAS:DRIVERBIAS[13]</a></td></tr>
<tr><td>22</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-HCLK_IOI_HR-IDELAYCTRL:MUX.REFCLK" title="IDELAYCTRL:MUX.REFCLK[2]">IDELAYCTRL:MUX.REFCLK[2]</a></td><td><a href="#bits-xc7v-HCLK_IOI_HR-HCLK_IOI:MUX.HCLK_IO_U1" title="HCLK_IOI:MUX.HCLK_IO_U1[1]">HCLK_IOI:MUX.HCLK_IO_U1[1]</a></td><td><a href="#bits-xc7v-HCLK_IOI_HR-HCLK_IOI:MUX.HCLK_IO_D4" title="HCLK_IOI:MUX.HCLK_IO_D4[3]">HCLK_IOI:MUX.HCLK_IO_D4[3]</a></td><td><a href="#bits-xc7v-HCLK_IOI_HR-HCLK_IOI:MUX.HCLK_IO_U3" title="HCLK_IOI:MUX.HCLK_IO_U3[3]">HCLK_IOI:MUX.HCLK_IO_U3[3]</a></td><td><a href="#bits-xc7v-HCLK_IOI_HR-HCLK_IOI:MUX.HCLK_IO_U2" title="HCLK_IOI:MUX.HCLK_IO_U2[4]">HCLK_IOI:MUX.HCLK_IO_U2[4]</a></td><td><a href="#bits-xc7v-HCLK_IOI_HR-HCLK_IOI:MUX.HCLK_IO_D5" title="HCLK_IOI:MUX.HCLK_IO_D5[5]">HCLK_IOI:MUX.HCLK_IO_D5[5]</a></td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-HCLK_IOI_HR-BUFIO1:ENABLE" title="BUFIO1:ENABLE">BUFIO1:ENABLE</a></td><td><a href="#bits-xc7v-HCLK_IOI_HR-VCCOSENSE:FLAG" title="VCCOSENSE:FLAG">VCCOSENSE:FLAG</a></td><td><a href="#bits-xc7v-HCLK_IOI_HR-INTERNAL_VREF:VREF" title="INTERNAL_VREF:VREF[2]">INTERNAL_VREF:VREF[2]</a></td><td><a href="#bits-xc7v-HCLK_IOI_HR-LVDS:GROUP1" title="LVDS:GROUP1[5]">LVDS:GROUP1[5]</a></td><td><a href="#bits-xc7v-HCLK_IOI_HR-DRIVERBIAS:DRIVERBIAS" title="DRIVERBIAS:DRIVERBIAS[12]">DRIVERBIAS:DRIVERBIAS[12]</a></td></tr>
<tr><td>23</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-HCLK_IOI_HR-IDELAYCTRL:MUX.REFCLK" title="IDELAYCTRL:MUX.REFCLK[3]">IDELAYCTRL:MUX.REFCLK[3]</a></td><td><a href="#bits-xc7v-HCLK_IOI_HR-HCLK_IOI:MUX.HCLK_IO_D0" title="HCLK_IOI:MUX.HCLK_IO_D0[2]">HCLK_IOI:MUX.HCLK_IO_D0[2]</a></td><td><a href="#bits-xc7v-HCLK_IOI_HR-HCLK_IOI:MUX.HCLK_IO_U4" title="HCLK_IOI:MUX.HCLK_IO_U4[2]">HCLK_IOI:MUX.HCLK_IO_U4[2]</a></td><td><a href="#bits-xc7v-HCLK_IOI_HR-HCLK_IOI:ENABLE.HCLK4" title="HCLK_IOI:ENABLE.HCLK4">HCLK_IOI:ENABLE.HCLK4</a></td><td><a href="#bits-xc7v-HCLK_IOI_HR-HCLK_IOI:MUX.HCLK_IO_U2" title="HCLK_IOI:MUX.HCLK_IO_U2[3]">HCLK_IOI:MUX.HCLK_IO_U2[3]</a></td><td><a href="#bits-xc7v-HCLK_IOI_HR-HCLK_IOI:MUX.HCLK_IO_D5" title="HCLK_IOI:MUX.HCLK_IO_D5[4]">HCLK_IOI:MUX.HCLK_IO_D5[4]</a></td><td><a href="#bits-xc7v-HCLK_IOI_HR-HCLK_IOI:MUX.HCLK_IO_U4" title="HCLK_IOI:MUX.HCLK_IO_U4[4]">HCLK_IOI:MUX.HCLK_IO_U4[4]</a></td><td><a href="#bits-xc7v-HCLK_IOI_HR-BUFR1:BUFR_DIVIDE" title="BUFR1:BUFR_DIVIDE[0]">BUFR1:BUFR_DIVIDE[0]</a></td><td><a href="#bits-xc7v-HCLK_IOI_HR-BUFR1:MUX.I" title="BUFR1:MUX.I[2]">BUFR1:MUX.I[2]</a></td><td><a href="#bits-xc7v-HCLK_IOI_HR-BUFR0:MUX.I" title="BUFR0:MUX.I[0]">BUFR0:MUX.I[0]</a></td><td>-</td><td>-</td><td><a href="#bits-xc7v-HCLK_IOI_HR-LVDS:GROUP0" title="LVDS:GROUP0[0]">LVDS:GROUP0[0]</a></td><td><a href="#bits-xc7v-HCLK_IOI_HR-LVDS:COMMON" title="LVDS:COMMON[6]">LVDS:COMMON[6]</a></td><td><a href="#bits-xc7v-HCLK_IOI_HR-LVDS:GROUP1" title="LVDS:GROUP1[4]">LVDS:GROUP1[4]</a></td><td><a href="#bits-xc7v-HCLK_IOI_HR-DRIVERBIAS:DRIVERBIAS" title="DRIVERBIAS:DRIVERBIAS[11]">DRIVERBIAS:DRIVERBIAS[11]</a></td></tr>
<tr><td>24</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-HCLK_IOI_HR-IDELAYCTRL:MUX.REFCLK" title="IDELAYCTRL:MUX.REFCLK[4]">IDELAYCTRL:MUX.REFCLK[4]</a></td><td><a href="#bits-xc7v-HCLK_IOI_HR-HCLK_IOI:MUX.HCLK_IO_D1" title="HCLK_IOI:MUX.HCLK_IO_D1[2]">HCLK_IOI:MUX.HCLK_IO_D1[2]</a></td><td><a href="#bits-xc7v-HCLK_IOI_HR-HCLK_IOI:MUX.HCLK_IO_D3" title="HCLK_IOI:MUX.HCLK_IO_D3[2]">HCLK_IOI:MUX.HCLK_IO_D3[2]</a></td><td><a href="#bits-xc7v-HCLK_IOI_HR-HCLK_IOI:MUX.HCLK_IO_D0" title="HCLK_IOI:MUX.HCLK_IO_D0[4]">HCLK_IOI:MUX.HCLK_IO_D0[4]</a></td><td><a href="#bits-xc7v-HCLK_IOI_HR-HCLK_IOI:MUX.HCLK_IO_D2" title="HCLK_IOI:MUX.HCLK_IO_D2[3]">HCLK_IOI:MUX.HCLK_IO_D2[3]</a></td><td><a href="#bits-xc7v-HCLK_IOI_HR-HCLK_IOI:MUX.HCLK_IO_D2" title="HCLK_IOI:MUX.HCLK_IO_D2[5]">HCLK_IOI:MUX.HCLK_IO_D2[5]</a></td><td><a href="#bits-xc7v-HCLK_IOI_HR-HCLK_IOI:MUX.HCLK_IO_U1" title="HCLK_IOI:MUX.HCLK_IO_U1[4]">HCLK_IOI:MUX.HCLK_IO_U1[4]</a></td><td><a href="#bits-xc7v-HCLK_IOI_HR-BUFR1:BUFR_DIVIDE" title="BUFR1:BUFR_DIVIDE[3]">BUFR1:BUFR_DIVIDE[3]</a></td><td><a href="#bits-xc7v-HCLK_IOI_HR-BUFR1:MUX.I" title="BUFR1:MUX.I[3]">BUFR1:MUX.I[3]</a></td><td><a href="#bits-xc7v-HCLK_IOI_HR-BUFR0:MUX.I" title="BUFR0:MUX.I[1]">BUFR0:MUX.I[1]</a></td><td><a href="#bits-xc7v-HCLK_IOI_HR-BUFR2:MUX.I" title="BUFR2:MUX.I[0]">BUFR2:MUX.I[0]</a></td><td><a href="#bits-xc7v-HCLK_IOI_HR-IDELAYCTRL:MODE" title="IDELAYCTRL:MODE[2]">IDELAYCTRL:MODE[2]</a></td><td><a href="#bits-xc7v-HCLK_IOI_HR-LVDS:GROUP0" title="LVDS:GROUP0[1]">LVDS:GROUP0[1]</a></td><td><a href="#bits-xc7v-HCLK_IOI_HR-INTERNAL_VREF:VREF" title="INTERNAL_VREF:VREF[3]">INTERNAL_VREF:VREF[3]</a></td><td><a href="#bits-xc7v-HCLK_IOI_HR-LVDS:GROUP1" title="LVDS:GROUP1[3]">LVDS:GROUP1[3]</a></td><td><a href="#bits-xc7v-HCLK_IOI_HR-DRIVERBIAS:DRIVERBIAS" title="DRIVERBIAS:DRIVERBIAS[10]">DRIVERBIAS:DRIVERBIAS[10]</a></td></tr>
<tr><td>25</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-HCLK_IOI_HR-IDELAYCTRL:MUX.REFCLK" title="IDELAYCTRL:MUX.REFCLK[5]">IDELAYCTRL:MUX.REFCLK[5]</a></td><td><a href="#bits-xc7v-HCLK_IOI_HR-HCLK_IOI:MUX.HCLK_IO_U0" title="HCLK_IOI:MUX.HCLK_IO_U0[2]">HCLK_IOI:MUX.HCLK_IO_U0[2]</a></td><td><a href="#bits-xc7v-HCLK_IOI_HR-HCLK_IOI:MUX.HCLK_IO_D4" title="HCLK_IOI:MUX.HCLK_IO_D4[2]">HCLK_IOI:MUX.HCLK_IO_D4[2]</a></td><td><a href="#bits-xc7v-HCLK_IOI_HR-HCLK_IOI:MUX.HCLK_IO_D0" title="HCLK_IOI:MUX.HCLK_IO_D0[6]">HCLK_IOI:MUX.HCLK_IO_D0[6]</a></td><td><a href="#bits-xc7v-HCLK_IOI_HR-HCLK_IOI:MUX.HCLK_IO_U2" title="HCLK_IOI:MUX.HCLK_IO_U2[2]">HCLK_IOI:MUX.HCLK_IO_U2[2]</a></td><td><a href="#bits-xc7v-HCLK_IOI_HR-HCLK_IOI:MUX.HCLK_IO_D2" title="HCLK_IOI:MUX.HCLK_IO_D2[4]">HCLK_IOI:MUX.HCLK_IO_D2[4]</a></td><td><a href="#bits-xc7v-HCLK_IOI_HR-HCLK_IOI:MUX.HCLK_IO_D1" title="HCLK_IOI:MUX.HCLK_IO_D1[4]">HCLK_IOI:MUX.HCLK_IO_D1[4]</a></td><td><a href="#bits-xc7v-HCLK_IOI_HR-BUFR1:BUFR_DIVIDE" title="BUFR1:BUFR_DIVIDE[2]">BUFR1:BUFR_DIVIDE[2]</a></td><td><a href="#bits-xc7v-HCLK_IOI_HR-BUFR1:MUX.I" title="BUFR1:MUX.I[4]">BUFR1:MUX.I[4]</a></td><td><a href="#bits-xc7v-HCLK_IOI_HR-BUFR0:MUX.I" title="BUFR0:MUX.I[3]">BUFR0:MUX.I[3]</a></td><td><a href="#bits-xc7v-HCLK_IOI_HR-BUFR2:MUX.I" title="BUFR2:MUX.I[1]">BUFR2:MUX.I[1]</a></td><td>-</td><td><a href="#bits-xc7v-HCLK_IOI_HR-LVDS:GROUP0" title="LVDS:GROUP0[2]">LVDS:GROUP0[2]</a></td><td><a href="#bits-xc7v-HCLK_IOI_HR-VCCOSENSE:MODE" title="VCCOSENSE:MODE[0]">VCCOSENSE:MODE[0]</a></td><td><a href="#bits-xc7v-HCLK_IOI_HR-LVDS:COMMON" title="LVDS:COMMON[4]">LVDS:COMMON[4]</a></td><td><a href="#bits-xc7v-HCLK_IOI_HR-DRIVERBIAS:DRIVERBIAS" title="DRIVERBIAS:DRIVERBIAS[9]">DRIVERBIAS:DRIVERBIAS[9]</a></td></tr>
<tr><td>26</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-HCLK_IOI_HR-IDELAYCTRL:MUX.REFCLK" title="IDELAYCTRL:MUX.REFCLK[6]">IDELAYCTRL:MUX.REFCLK[6]</a></td><td><a href="#bits-xc7v-HCLK_IOI_HR-HCLK_IOI:MUX.HCLK_IO_U1" title="HCLK_IOI:MUX.HCLK_IO_U1[2]">HCLK_IOI:MUX.HCLK_IO_U1[2]</a></td><td><a href="#bits-xc7v-HCLK_IOI_HR-HCLK_IOI:MUX.HCLK_IO_U3" title="HCLK_IOI:MUX.HCLK_IO_U3[1]">HCLK_IOI:MUX.HCLK_IO_U3[1]</a></td><td><a href="#bits-xc7v-HCLK_IOI_HR-HCLK_IOI:MUX.HCLK_IO_U0" title="HCLK_IOI:MUX.HCLK_IO_U0[3]">HCLK_IOI:MUX.HCLK_IO_U0[3]</a></td><td><a href="#bits-xc7v-HCLK_IOI_HR-HCLK_IOI:MUX.HCLK_IO_D2" title="HCLK_IOI:MUX.HCLK_IO_D2[2]">HCLK_IOI:MUX.HCLK_IO_D2[2]</a></td><td><a href="#bits-xc7v-HCLK_IOI_HR-HCLK_IOI:MUX.HCLK_IO_D2" title="HCLK_IOI:MUX.HCLK_IO_D2[6]">HCLK_IOI:MUX.HCLK_IO_D2[6]</a></td><td><a href="#bits-xc7v-HCLK_IOI_HR-BUFR1:ENABLE" title="BUFR1:ENABLE">BUFR1:ENABLE</a></td><td><a href="#bits-xc7v-HCLK_IOI_HR-BUFR1:BUFR_DIVIDE" title="BUFR1:BUFR_DIVIDE[1]">BUFR1:BUFR_DIVIDE[1]</a></td><td><a href="#bits-xc7v-HCLK_IOI_HR-BUFR1:MUX.I" title="BUFR1:MUX.I[5]">BUFR1:MUX.I[5]</a></td><td><a href="#bits-xc7v-HCLK_IOI_HR-BUFR0:MUX.I" title="BUFR0:MUX.I[4]">BUFR0:MUX.I[4]</a></td><td><a href="#bits-xc7v-HCLK_IOI_HR-BUFR1:MUX.I" title="BUFR1:MUX.I[0]">BUFR1:MUX.I[0]</a></td><td><a href="#bits-xc7v-HCLK_IOI_HR-IDELAYCTRL:HIGH_PERFORMANCE_MODE" title="IDELAYCTRL:HIGH_PERFORMANCE_MODE">IDELAYCTRL:HIGH_PERFORMANCE_MODE</a></td><td><a href="#bits-xc7v-HCLK_IOI_HR-INTERNAL_VREF:VREF" title="INTERNAL_VREF:VREF[0]">INTERNAL_VREF:VREF[0]</a></td><td><a href="#bits-xc7v-HCLK_IOI_HR-VCCOSENSE:MODE" title="VCCOSENSE:MODE[1]">VCCOSENSE:MODE[1]</a></td><td><a href="#bits-xc7v-HCLK_IOI_HR-LVDS:COMMON" title="LVDS:COMMON[3]">LVDS:COMMON[3]</a></td><td><a href="#bits-xc7v-HCLK_IOI_HR-DRIVERBIAS:DRIVERBIAS" title="DRIVERBIAS:DRIVERBIAS[8]">DRIVERBIAS:DRIVERBIAS[8]</a></td></tr>
<tr><td>27</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-HCLK_IOI_HR-IDELAYCTRL:MUX.REFCLK" title="IDELAYCTRL:MUX.REFCLK[7]">IDELAYCTRL:MUX.REFCLK[7]</a></td><td><a href="#bits-xc7v-HCLK_IOI_HR-HCLK_IOI:MUX.HCLK_IO_D0" title="HCLK_IOI:MUX.HCLK_IO_D0[3]">HCLK_IOI:MUX.HCLK_IO_D0[3]</a></td><td><a href="#bits-xc7v-HCLK_IOI_HR-HCLK_IOI:MUX.HCLK_IO_U4" title="HCLK_IOI:MUX.HCLK_IO_U4[1]">HCLK_IOI:MUX.HCLK_IO_U4[1]</a></td><td><a href="#bits-xc7v-HCLK_IOI_HR-HCLK_IOI:ENABLE.HCLK5" title="HCLK_IOI:ENABLE.HCLK5">HCLK_IOI:ENABLE.HCLK5</a></td><td><a href="#bits-xc7v-HCLK_IOI_HR-HCLK_IOI:MUX.HCLK_IO_U2" title="HCLK_IOI:MUX.HCLK_IO_U2[1]">HCLK_IOI:MUX.HCLK_IO_U2[1]</a></td><td><a href="#bits-xc7v-HCLK_IOI_HR-HCLK_IOI:MUX.HCLK_IO_D4" title="HCLK_IOI:MUX.HCLK_IO_D4[4]">HCLK_IOI:MUX.HCLK_IO_D4[4]</a></td><td>-</td><td><a href="#bits-xc7v-HCLK_IOI_HR-BUFR0:BUFR_DIVIDE" title="BUFR0:BUFR_DIVIDE[0]">BUFR0:BUFR_DIVIDE[0]</a></td><td>-</td><td><a href="#bits-xc7v-HCLK_IOI_HR-BUFR0:MUX.I" title="BUFR0:MUX.I[5]">BUFR0:MUX.I[5]</a></td><td><a href="#bits-xc7v-HCLK_IOI_HR-BUFR1:MUX.I" title="BUFR1:MUX.I[1]">BUFR1:MUX.I[1]</a></td><td>-</td><td><a href="#bits-xc7v-HCLK_IOI_HR-LVDS:GROUP0" title="LVDS:GROUP0[14]">LVDS:GROUP0[14]</a></td><td><a href="#bits-xc7v-HCLK_IOI_HR-VCCOSENSE:MODE" title="VCCOSENSE:MODE[2]">VCCOSENSE:MODE[2]</a></td><td><a href="#bits-xc7v-HCLK_IOI_HR-LVDS:COMMON" title="LVDS:COMMON[2]">LVDS:COMMON[2]</a></td><td><a href="#bits-xc7v-HCLK_IOI_HR-LVDS:GROUP0" title="LVDS:GROUP0[5]">LVDS:GROUP0[5]</a></td></tr>
<tr><td>28</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-HCLK_IOI_HR-IDELAYCTRL:MUX.REFCLK" title="IDELAYCTRL:MUX.REFCLK[8]">IDELAYCTRL:MUX.REFCLK[8]</a></td><td><a href="#bits-xc7v-HCLK_IOI_HR-HCLK_IOI:MUX.HCLK_IO_D1" title="HCLK_IOI:MUX.HCLK_IO_D1[3]">HCLK_IOI:MUX.HCLK_IO_D1[3]</a></td><td><a href="#bits-xc7v-HCLK_IOI_HR-HCLK_IOI:MUX.HCLK_IO_D3" title="HCLK_IOI:MUX.HCLK_IO_D3[1]">HCLK_IOI:MUX.HCLK_IO_D3[1]</a></td><td><a href="#bits-xc7v-HCLK_IOI_HR-HCLK_IOI:MUX.HCLK_IO_U0" title="HCLK_IOI:MUX.HCLK_IO_U0[0]">HCLK_IOI:MUX.HCLK_IO_U0[0]</a></td><td><a href="#bits-xc7v-HCLK_IOI_HR-HCLK_IOI:MUX.HCLK_IO_D2" title="HCLK_IOI:MUX.HCLK_IO_D2[1]">HCLK_IOI:MUX.HCLK_IO_D2[1]</a></td><td><a href="#bits-xc7v-HCLK_IOI_HR-HCLK_IOI:MUX.HCLK_IO_U1" title="HCLK_IOI:MUX.HCLK_IO_U1[6]">HCLK_IOI:MUX.HCLK_IO_U1[6]</a></td><td>-</td><td><a href="#bits-xc7v-HCLK_IOI_HR-BUFR0:BUFR_DIVIDE" title="BUFR0:BUFR_DIVIDE[3]">BUFR0:BUFR_DIVIDE[3]</a></td><td>-</td><td><a href="#bits-xc7v-HCLK_IOI_HR-BUFR0:MUX.I" title="BUFR0:MUX.I[6]">BUFR0:MUX.I[6]</a></td><td><a href="#bits-xc7v-HCLK_IOI_HR-HCLK_IOI:ENABLE.PERF0" title="HCLK_IOI:ENABLE.PERF0">HCLK_IOI:ENABLE.PERF0</a></td><td><a href="#bits-xc7v-HCLK_IOI_HR-IDELAYCTRL:MODE" title="IDELAYCTRL:MODE[0]">IDELAYCTRL:MODE[0]</a></td><td><a href="#bits-xc7v-HCLK_IOI_HR-LVDS:GROUP0" title="LVDS:GROUP0[13]">LVDS:GROUP0[13]</a></td><td><a href="#bits-xc7v-HCLK_IOI_HR-VCCOSENSE:MODE" title="VCCOSENSE:MODE[3]">VCCOSENSE:MODE[3]</a></td><td><a href="#bits-xc7v-HCLK_IOI_HR-LVDS:COMMON" title="LVDS:COMMON[1]">LVDS:COMMON[1]</a></td><td><a href="#bits-xc7v-HCLK_IOI_HR-LVDS:GROUP0" title="LVDS:GROUP0[4]">LVDS:GROUP0[4]</a></td></tr>
<tr><td>29</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-HCLK_IOI_HR-IDELAYCTRL:MUX.REFCLK" title="IDELAYCTRL:MUX.REFCLK[9]">IDELAYCTRL:MUX.REFCLK[9]</a></td><td><a href="#bits-xc7v-HCLK_IOI_HR-HCLK_IOI:MUX.HCLK_IO_U1" title="HCLK_IOI:MUX.HCLK_IO_U1[3]">HCLK_IOI:MUX.HCLK_IO_U1[3]</a></td><td><a href="#bits-xc7v-HCLK_IOI_HR-HCLK_IOI:MUX.HCLK_IO_D4" title="HCLK_IOI:MUX.HCLK_IO_D4[1]">HCLK_IOI:MUX.HCLK_IO_D4[1]</a></td><td><a href="#bits-xc7v-HCLK_IOI_HR-HCLK_IOI:MUX.HCLK_IO_D0" title="HCLK_IOI:MUX.HCLK_IO_D0[0]">HCLK_IOI:MUX.HCLK_IO_D0[0]</a></td><td><a href="#bits-xc7v-HCLK_IOI_HR-HCLK_IOI:MUX.HCLK_IO_U2" title="HCLK_IOI:MUX.HCLK_IO_U2[0]">HCLK_IOI:MUX.HCLK_IO_U2[0]</a></td><td><a href="#bits-xc7v-HCLK_IOI_HR-HCLK_IOI:MUX.HCLK_IO_D1" title="HCLK_IOI:MUX.HCLK_IO_D1[5]">HCLK_IOI:MUX.HCLK_IO_D1[5]</a></td><td><a href="#bits-xc7v-HCLK_IOI_HR-HCLK_IOI:BUF.RCLK0" title="HCLK_IOI:BUF.RCLK0">HCLK_IOI:BUF.RCLK0</a></td><td><a href="#bits-xc7v-HCLK_IOI_HR-BUFR0:BUFR_DIVIDE" title="BUFR0:BUFR_DIVIDE[2]">BUFR0:BUFR_DIVIDE[2]</a></td><td><a href="#bits-xc7v-HCLK_IOI_HR-BUFR1:MUX.I" title="BUFR1:MUX.I[7]">BUFR1:MUX.I[7]</a></td><td><a href="#bits-xc7v-HCLK_IOI_HR-BUFR0:MUX.I" title="BUFR0:MUX.I[7]">BUFR0:MUX.I[7]</a></td><td><a href="#bits-xc7v-HCLK_IOI_HR-BUFIO0:MUX.I" title="BUFIO0:MUX.I">BUFIO0:MUX.I</a></td><td><a href="#bits-xc7v-HCLK_IOI_HR-IDELAYCTRL:MODE" title="IDELAYCTRL:MODE[1]">IDELAYCTRL:MODE[1]</a></td><td><a href="#bits-xc7v-HCLK_IOI_HR-INTERNAL_VREF:VREF" title="INTERNAL_VREF:VREF[5]">INTERNAL_VREF:VREF[5]</a></td><td><a href="#bits-xc7v-HCLK_IOI_HR-INTERNAL_VREF:VREF" title="INTERNAL_VREF:VREF[4]">INTERNAL_VREF:VREF[4]</a></td><td><a href="#bits-xc7v-HCLK_IOI_HR-LVDS:GROUP0" title="LVDS:GROUP0[15]">LVDS:GROUP0[15]</a></td><td><a href="#bits-xc7v-HCLK_IOI_HR-LVDS:GROUP0" title="LVDS:GROUP0[3]">LVDS:GROUP0[3]</a></td></tr>
<tr><td>30</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-HCLK_IOI_HR-IDELAYCTRL:MUX.REFCLK" title="IDELAYCTRL:MUX.REFCLK[10]">IDELAYCTRL:MUX.REFCLK[10]</a></td><td><a href="#bits-xc7v-HCLK_IOI_HR-HCLK_IOI:MUX.HCLK_IO_D4" title="HCLK_IOI:MUX.HCLK_IO_D4[0]">HCLK_IOI:MUX.HCLK_IO_D4[0]</a></td><td><a href="#bits-xc7v-HCLK_IOI_HR-HCLK_IOI:MUX.HCLK_IO_U3" title="HCLK_IOI:MUX.HCLK_IO_U3[0]">HCLK_IOI:MUX.HCLK_IO_U3[0]</a></td><td><a href="#bits-xc7v-HCLK_IOI_HR-HCLK_IOI:ENABLE.HCLK6" title="HCLK_IOI:ENABLE.HCLK6">HCLK_IOI:ENABLE.HCLK6</a></td><td><a href="#bits-xc7v-HCLK_IOI_HR-HCLK_IOI:MUX.HCLK_IO_D2" title="HCLK_IOI:MUX.HCLK_IO_D2[0]">HCLK_IOI:MUX.HCLK_IO_D2[0]</a></td><td><a href="#bits-xc7v-HCLK_IOI_HR-HCLK_IOI:MUX.HCLK_IO_D4" title="HCLK_IOI:MUX.HCLK_IO_D4[5]">HCLK_IOI:MUX.HCLK_IO_D4[5]</a></td><td><a href="#bits-xc7v-HCLK_IOI_HR-BUFR0:ENABLE" title="BUFR0:ENABLE">BUFR0:ENABLE</a></td><td><a href="#bits-xc7v-HCLK_IOI_HR-BUFR0:BUFR_DIVIDE" title="BUFR0:BUFR_DIVIDE[1]">BUFR0:BUFR_DIVIDE[1]</a></td><td><a href="#bits-xc7v-HCLK_IOI_HR-BUFR1:MUX.I" title="BUFR1:MUX.I[6]">BUFR1:MUX.I[6]</a></td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-HCLK_IOI_HR-INTERNAL_VREF:VREF" title="INTERNAL_VREF:VREF[6]">INTERNAL_VREF:VREF[6]</a></td><td><a href="#bits-xc7v-HCLK_IOI_HR-INTERNAL_VREF:VREF" title="INTERNAL_VREF:VREF[1]">INTERNAL_VREF:VREF[1]</a></td><td><a href="#bits-xc7v-HCLK_IOI_HR-LVDS:COMMON" title="LVDS:COMMON[0]">LVDS:COMMON[0]</a></td><td><a href="#bits-xc7v-HCLK_IOI_HR-LVDS:COMMON" title="LVDS:COMMON[8]">LVDS:COMMON[8]</a></td></tr>
<tr><td>31</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc7v-HCLK_IOI_HR-IDELAYCTRL:MUX.REFCLK" title="IDELAYCTRL:MUX.REFCLK[11]">IDELAYCTRL:MUX.REFCLK[11]</a></td><td><a href="#bits-xc7v-HCLK_IOI_HR-HCLK_IOI:MUX.HCLK_IO_D3" title="HCLK_IOI:MUX.HCLK_IO_D3[0]">HCLK_IOI:MUX.HCLK_IO_D3[0]</a></td><td><a href="#bits-xc7v-HCLK_IOI_HR-HCLK_IOI:MUX.HCLK_IO_U4" title="HCLK_IOI:MUX.HCLK_IO_U4[0]">HCLK_IOI:MUX.HCLK_IO_U4[0]</a></td><td><a href="#bits-xc7v-HCLK_IOI_HR-HCLK_IOI:ENABLE.HCLK7" title="HCLK_IOI:ENABLE.HCLK7">HCLK_IOI:ENABLE.HCLK7</a></td><td><a href="#bits-xc7v-HCLK_IOI_HR-HCLK_IOI:BUF.RCLK1" title="HCLK_IOI:BUF.RCLK1">HCLK_IOI:BUF.RCLK1</a></td><td><a href="#bits-xc7v-HCLK_IOI_HR-HCLK_IOI:MUX.HCLK_IO_U1" title="HCLK_IOI:MUX.HCLK_IO_U1[5]">HCLK_IOI:MUX.HCLK_IO_U1[5]</a></td><td>-</td><td>-</td><td><a href="#bits-xc7v-HCLK_IOI_HR-BUFR0:MUX.I" title="BUFR0:MUX.I[2]">BUFR0:MUX.I[2]</a></td><td>-</td><td><a href="#bits-xc7v-HCLK_IOI_HR-BUFIO0:DELAY_BYPASS" title="~BUFIO0:DELAY_BYPASS">~BUFIO0:DELAY_BYPASS</a></td><td><a href="#bits-xc7v-HCLK_IOI_HR-BUFIO0:ENABLE" title="BUFIO0:ENABLE">BUFIO0:ENABLE</a></td><td><a href="#bits-xc7v-HCLK_IOI_HR-LVDS:GROUP1" title="LVDS:GROUP1[15]">LVDS:GROUP1[15]</a></td><td><a href="#bits-xc7v-HCLK_IOI_HR-LVDS:GROUP1" title="LVDS:GROUP1[14]">LVDS:GROUP1[14]</a></td><td><a href="#bits-xc7v-HCLK_IOI_HR-LVDS:COMMON" title="LVDS:COMMON[5]">LVDS:COMMON[5]</a></td><td><a href="#bits-xc7v-HCLK_IOI_HR-LVDS:COMMON" title="LVDS:COMMON[7]">LVDS:COMMON[7]</a></td></tr>
</table>
<div id="bits-xc7v-HCLK_IOI_HR-IDELAYCTRL:MUX.REFCLK"></div>
<table class="docutils align-default prjcombine-enum">
<tr><th>IDELAYCTRL:MUX.REFCLK</th><th>[0, 26, 31]</th><th>[0, 26, 30]</th><th>[0, 26, 29]</th><th>[0, 26, 28]</th><th>[0, 26, 27]</th><th>[0, 26, 26]</th><th>[0, 26, 25]</th><th>[0, 26, 24]</th><th>[0, 26, 23]</th><th>[0, 26, 22]</th><th>[0, 26, 21]</th><th>[0, 26, 20]</th></tr>
<tr><td>NONE</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td></tr>
<tr><td>HCLK_IO_D0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td></tr>
<tr><td>HCLK_IO_D1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td></tr>
<tr><td>HCLK_IO_D2</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td></tr>
<tr><td>HCLK_IO_D3</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td></tr>
<tr><td>HCLK_IO_D4</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td></tr>
<tr><td>HCLK_IO_D5</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td></tr>
<tr><td>HCLK_IO_U0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td></tr>
<tr><td>HCLK_IO_U1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td></tr>
<tr><td>HCLK_IO_U2</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td></tr>
<tr><td>HCLK_IO_U3</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td></tr>
<tr><td>HCLK_IO_U4</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td></tr>
<tr><td>HCLK_IO_U5</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td></tr>
</table>
<div id="bits-xc7v-HCLK_IOI_HR-HCLK_IOI:MUX.HCLK_IO_D0"></div>
<div id="bits-xc7v-HCLK_IOI_HR-HCLK_IOI:MUX.HCLK_IO_D1"></div>
<div id="bits-xc7v-HCLK_IOI_HR-HCLK_IOI:MUX.HCLK_IO_D2"></div>
<div id="bits-xc7v-HCLK_IOI_HR-HCLK_IOI:MUX.HCLK_IO_D3"></div>
<div id="bits-xc7v-HCLK_IOI_HR-HCLK_IOI:MUX.HCLK_IO_D4"></div>
<div id="bits-xc7v-HCLK_IOI_HR-HCLK_IOI:MUX.HCLK_IO_D5"></div>
<div id="bits-xc7v-HCLK_IOI_HR-HCLK_IOI:MUX.HCLK_IO_U0"></div>
<div id="bits-xc7v-HCLK_IOI_HR-HCLK_IOI:MUX.HCLK_IO_U1"></div>
<div id="bits-xc7v-HCLK_IOI_HR-HCLK_IOI:MUX.HCLK_IO_U2"></div>
<div id="bits-xc7v-HCLK_IOI_HR-HCLK_IOI:MUX.HCLK_IO_U3"></div>
<div id="bits-xc7v-HCLK_IOI_HR-HCLK_IOI:MUX.HCLK_IO_U4"></div>
<div id="bits-xc7v-HCLK_IOI_HR-HCLK_IOI:MUX.HCLK_IO_U5"></div>
<table class="docutils align-default prjcombine-enum">
<tr><th>HCLK_IOI:MUX.HCLK_IO_D0</th><th>[0, 29, 25]</th><th>[0, 28, 18]</th><th>[0, 29, 24]</th><th>[0, 27, 27]</th><th>[0, 27, 23]</th><th>[0, 27, 19]</th><th>[0, 29, 29]</th></tr>
<tr><th>HCLK_IOI:MUX.HCLK_IO_D1</th><th>[0, 28, 19]</th><th>[0, 31, 29]</th><th>[0, 32, 25]</th><th>[0, 27, 28]</th><th>[0, 27, 24]</th><th>[0, 27, 20]</th><th>[0, 27, 17]</th></tr>
<tr><th>HCLK_IOI:MUX.HCLK_IO_D2</th><th>[0, 31, 26]</th><th>[0, 31, 24]</th><th>[0, 31, 25]</th><th>[0, 30, 24]</th><th>[0, 30, 26]</th><th>[0, 30, 28]</th><th>[0, 30, 30]</th></tr>
<tr><th>HCLK_IOI:MUX.HCLK_IO_D3</th><th>[0, 26, 14]</th><th>[0, 27, 15]</th><th>[0, 26, 16]</th><th>[0, 29, 21]</th><th>[0, 28, 24]</th><th>[0, 28, 28]</th><th>[0, 27, 31]</th></tr>
<tr><th>HCLK_IOI:MUX.HCLK_IO_D4</th><th>[0, 28, 20]</th><th>[0, 31, 30]</th><th>[0, 31, 27]</th><th>[0, 28, 22]</th><th>[0, 28, 25]</th><th>[0, 28, 29]</th><th>[0, 27, 30]</th></tr>
<tr><th>HCLK_IOI:MUX.HCLK_IO_D5</th><th>[0, 31, 21]</th><th>[0, 31, 22]</th><th>[0, 31, 23]</th><th>[0, 30, 15]</th><th>[0, 31, 14]</th><th>[0, 31, 16]</th><th>[0, 31, 18]</th></tr>
<tr><th>HCLK_IOI:MUX.HCLK_IO_U0</th><th>[0, 26, 17]</th><th>[0, 26, 18]</th><th>[0, 26, 19]</th><th>[0, 29, 26]</th><th>[0, 27, 25]</th><th>[0, 27, 21]</th><th>[0, 29, 28]</th></tr>
<tr><th>HCLK_IOI:MUX.HCLK_IO_U1</th><th>[0, 31, 28]</th><th>[0, 31, 31]</th><th>[0, 32, 24]</th><th>[0, 27, 29]</th><th>[0, 27, 26]</th><th>[0, 27, 22]</th><th>[0, 27, 18]</th></tr>
<tr><th>HCLK_IOI:MUX.HCLK_IO_U2</th><th>[0, 30, 20]</th><th>[0, 30, 21]</th><th>[0, 30, 22]</th><th>[0, 30, 23]</th><th>[0, 30, 25]</th><th>[0, 30, 27]</th><th>[0, 30, 29]</th></tr>
<tr><th>HCLK_IOI:MUX.HCLK_IO_U3</th><th>[0, 27, 16]</th><th>[0, 27, 14]</th><th>[0, 26, 15]</th><th>[0, 29, 22]</th><th>[0, 29, 20]</th><th>[0, 28, 26]</th><th>[0, 28, 30]</th></tr>
<tr><th>HCLK_IOI:MUX.HCLK_IO_U4</th><th>[0, 32, 14]</th><th>[0, 32, 15]</th><th>[0, 32, 23]</th><th>[0, 28, 21]</th><th>[0, 28, 23]</th><th>[0, 28, 27]</th><th>[0, 28, 31]</th></tr>
<tr><th>HCLK_IOI:MUX.HCLK_IO_U5</th><th>[0, 30, 19]</th><th>[0, 30, 18]</th><th>[0, 30, 17]</th><th>[0, 30, 16]</th><th>[0, 30, 14]</th><th>[0, 31, 15]</th><th>[0, 31, 17]</th></tr>
<tr><td>NONE</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td></tr>
<tr><td>HCLK0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>1</td></tr>
<tr><td>HCLK1</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>1</td><td>0</td></tr>
<tr><td>HCLK2</td><td>0</td><td>0</td><td>1</td><td>0</td><td>1</td><td>0</td><td>0</td></tr>
<tr><td>HCLK3</td><td>0</td><td>0</td><td>1</td><td>1</td><td>0</td><td>0</td><td>0</td></tr>
<tr><td>HCLK4</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td></tr>
<tr><td>HCLK5</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td></tr>
<tr><td>HCLK6</td><td>0</td><td>1</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td></tr>
<tr><td>HCLK7</td><td>0</td><td>1</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td></tr>
<tr><td>HCLK8</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td></tr>
<tr><td>HCLK9</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td></tr>
<tr><td>HCLK10</td><td>1</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td></tr>
<tr><td>HCLK11</td><td>1</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td></tr>
</table>
<div id="bits-xc7v-HCLK_IOI_HR-BUFIO0:ENABLE"></div>
<div id="bits-xc7v-HCLK_IOI_HR-BUFIO1:ENABLE"></div>
<div id="bits-xc7v-HCLK_IOI_HR-BUFIO2:ENABLE"></div>
<div id="bits-xc7v-HCLK_IOI_HR-BUFIO3:ENABLE"></div>
<div id="bits-xc7v-HCLK_IOI_HR-BUFR0:ENABLE"></div>
<div id="bits-xc7v-HCLK_IOI_HR-BUFR1:ENABLE"></div>
<div id="bits-xc7v-HCLK_IOI_HR-BUFR2:ENABLE"></div>
<div id="bits-xc7v-HCLK_IOI_HR-BUFR3:ENABLE"></div>
<div id="bits-xc7v-HCLK_IOI_HR-HCLK_IOI:BUF.RCLK0"></div>
<div id="bits-xc7v-HCLK_IOI_HR-HCLK_IOI:BUF.RCLK1"></div>
<div id="bits-xc7v-HCLK_IOI_HR-HCLK_IOI:BUF.RCLK2"></div>
<div id="bits-xc7v-HCLK_IOI_HR-HCLK_IOI:BUF.RCLK3"></div>
<div id="bits-xc7v-HCLK_IOI_HR-HCLK_IOI:ENABLE.HCLK0"></div>
<div id="bits-xc7v-HCLK_IOI_HR-HCLK_IOI:ENABLE.HCLK1"></div>
<div id="bits-xc7v-HCLK_IOI_HR-HCLK_IOI:ENABLE.HCLK10"></div>
<div id="bits-xc7v-HCLK_IOI_HR-HCLK_IOI:ENABLE.HCLK11"></div>
<div id="bits-xc7v-HCLK_IOI_HR-HCLK_IOI:ENABLE.HCLK2"></div>
<div id="bits-xc7v-HCLK_IOI_HR-HCLK_IOI:ENABLE.HCLK3"></div>
<div id="bits-xc7v-HCLK_IOI_HR-HCLK_IOI:ENABLE.HCLK4"></div>
<div id="bits-xc7v-HCLK_IOI_HR-HCLK_IOI:ENABLE.HCLK5"></div>
<div id="bits-xc7v-HCLK_IOI_HR-HCLK_IOI:ENABLE.HCLK6"></div>
<div id="bits-xc7v-HCLK_IOI_HR-HCLK_IOI:ENABLE.HCLK7"></div>
<div id="bits-xc7v-HCLK_IOI_HR-HCLK_IOI:ENABLE.HCLK8"></div>
<div id="bits-xc7v-HCLK_IOI_HR-HCLK_IOI:ENABLE.HCLK9"></div>
<div id="bits-xc7v-HCLK_IOI_HR-HCLK_IOI:ENABLE.PERF0"></div>
<div id="bits-xc7v-HCLK_IOI_HR-HCLK_IOI:ENABLE.PERF1"></div>
<div id="bits-xc7v-HCLK_IOI_HR-HCLK_IOI:ENABLE.PERF2"></div>
<div id="bits-xc7v-HCLK_IOI_HR-HCLK_IOI:ENABLE.PERF3"></div>
<div id="bits-xc7v-HCLK_IOI_HR-IDELAYCTRL:HIGH_PERFORMANCE_MODE"></div>
<div id="bits-xc7v-HCLK_IOI_HR-VCCOSENSE:FLAG"></div>
<table class="docutils align-default prjcombine-enum">
<tr><th>BUFIO0:ENABLE</th><th>[0, 37, 31]</th></tr>
<tr><th>BUFIO1:ENABLE</th><th>[0, 37, 22]</th></tr>
<tr><th>BUFIO2:ENABLE</th><th>[0, 36, 18]</th></tr>
<tr><th>BUFIO3:ENABLE</th><th>[0, 37, 18]</th></tr>
<tr><th>BUFR0:ENABLE</th><th>[0, 32, 30]</th></tr>
<tr><th>BUFR1:ENABLE</th><th>[0, 32, 26]</th></tr>
<tr><th>BUFR2:ENABLE</th><th>[0, 32, 20]</th></tr>
<tr><th>BUFR3:ENABLE</th><th>[0, 32, 19]</th></tr>
<tr><th>HCLK_IOI:BUF.RCLK0</th><th>[0, 32, 29]</th></tr>
<tr><th>HCLK_IOI:BUF.RCLK1</th><th>[0, 30, 31]</th></tr>
<tr><th>HCLK_IOI:BUF.RCLK2</th><th>[0, 31, 19]</th></tr>
<tr><th>HCLK_IOI:BUF.RCLK3</th><th>[0, 28, 17]</th></tr>
<tr><th>HCLK_IOI:ENABLE.HCLK0</th><th>[0, 28, 15]</th></tr>
<tr><th>HCLK_IOI:ENABLE.HCLK1</th><th>[0, 29, 14]</th></tr>
<tr><th>HCLK_IOI:ENABLE.HCLK10</th><th>[0, 29, 17]</th></tr>
<tr><th>HCLK_IOI:ENABLE.HCLK11</th><th>[0, 29, 19]</th></tr>
<tr><th>HCLK_IOI:ENABLE.HCLK2</th><th>[0, 29, 16]</th></tr>
<tr><th>HCLK_IOI:ENABLE.HCLK3</th><th>[0, 29, 18]</th></tr>
<tr><th>HCLK_IOI:ENABLE.HCLK4</th><th>[0, 29, 23]</th></tr>
<tr><th>HCLK_IOI:ENABLE.HCLK5</th><th>[0, 29, 27]</th></tr>
<tr><th>HCLK_IOI:ENABLE.HCLK6</th><th>[0, 29, 30]</th></tr>
<tr><th>HCLK_IOI:ENABLE.HCLK7</th><th>[0, 29, 31]</th></tr>
<tr><th>HCLK_IOI:ENABLE.HCLK8</th><th>[0, 28, 14]</th></tr>
<tr><th>HCLK_IOI:ENABLE.HCLK9</th><th>[0, 29, 15]</th></tr>
<tr><th>HCLK_IOI:ENABLE.PERF0</th><th>[0, 36, 28]</th></tr>
<tr><th>HCLK_IOI:ENABLE.PERF1</th><th>[0, 36, 20]</th></tr>
<tr><th>HCLK_IOI:ENABLE.PERF2</th><th>[0, 36, 14]</th></tr>
<tr><th>HCLK_IOI:ENABLE.PERF3</th><th>[0, 37, 14]</th></tr>
<tr><th>IDELAYCTRL:HIGH_PERFORMANCE_MODE</th><th>[0, 37, 26]</th></tr>
<tr><th>VCCOSENSE:FLAG</th><th>[0, 38, 22]</th></tr>
<tr><td>Non-inverted</td><td>[0]</td></tr>
</table>
<div id="bits-xc7v-HCLK_IOI_HR-BUFR0:MUX.I"></div>
<div id="bits-xc7v-HCLK_IOI_HR-BUFR1:MUX.I"></div>
<div id="bits-xc7v-HCLK_IOI_HR-BUFR2:MUX.I"></div>
<div id="bits-xc7v-HCLK_IOI_HR-BUFR3:MUX.I"></div>
<table class="docutils align-default prjcombine-enum">
<tr><th>BUFR0:MUX.I</th><th>[0, 35, 29]</th><th>[0, 35, 28]</th><th>[0, 35, 27]</th><th>[0, 35, 26]</th><th>[0, 35, 25]</th><th>[0, 34, 31]</th><th>[0, 35, 24]</th><th>[0, 35, 23]</th></tr>
<tr><th>BUFR1:MUX.I</th><th>[0, 34, 29]</th><th>[0, 34, 30]</th><th>[0, 34, 26]</th><th>[0, 34, 25]</th><th>[0, 34, 24]</th><th>[0, 34, 23]</th><th>[0, 36, 27]</th><th>[0, 36, 26]</th></tr>
<tr><th>BUFR2:MUX.I</th><th>[0, 34, 20]</th><th>[0, 34, 19]</th><th>[0, 34, 18]</th><th>[0, 34, 17]</th><th>[0, 34, 16]</th><th>[0, 34, 15]</th><th>[0, 36, 25]</th><th>[0, 36, 24]</th></tr>
<tr><th>BUFR3:MUX.I</th><th>[0, 35, 15]</th><th>[0, 35, 16]</th><th>[0, 35, 17]</th><th>[0, 35, 18]</th><th>[0, 35, 19]</th><th>[0, 31, 20]</th><th>[0, 35, 21]</th><th>[0, 32, 16]</th></tr>
<tr><td>NONE</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td></tr>
<tr><td>BUFIO0_I</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td></tr>
<tr><td>BUFIO1_I</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td></tr>
<tr><td>BUFIO2_I</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td></tr>
<tr><td>BUFIO3_I</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td></tr>
<tr><td>CKINT0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td></tr>
<tr><td>CKINT1</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td></tr>
<tr><td>CKINT2</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td></tr>
<tr><td>CKINT3</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td></tr>
</table>
<div id="bits-xc7v-HCLK_IOI_HR-BUFR0:BUFR_DIVIDE"></div>
<div id="bits-xc7v-HCLK_IOI_HR-BUFR1:BUFR_DIVIDE"></div>
<div id="bits-xc7v-HCLK_IOI_HR-BUFR2:BUFR_DIVIDE"></div>
<div id="bits-xc7v-HCLK_IOI_HR-BUFR3:BUFR_DIVIDE"></div>
<table class="docutils align-default prjcombine-enum">
<tr><th>BUFR0:BUFR_DIVIDE</th><th>[0, 33, 28]</th><th>[0, 33, 29]</th><th>[0, 33, 30]</th><th>[0, 33, 27]</th></tr>
<tr><th>BUFR1:BUFR_DIVIDE</th><th>[0, 33, 24]</th><th>[0, 33, 25]</th><th>[0, 33, 26]</th><th>[0, 33, 23]</th></tr>
<tr><th>BUFR2:BUFR_DIVIDE</th><th>[0, 33, 19]</th><th>[0, 33, 20]</th><th>[0, 33, 21]</th><th>[0, 33, 18]</th></tr>
<tr><th>BUFR3:BUFR_DIVIDE</th><th>[0, 33, 15]</th><th>[0, 33, 16]</th><th>[0, 33, 17]</th><th>[0, 33, 14]</th></tr>
<tr><td>BYPASS</td><td>0</td><td>0</td><td>0</td><td>0</td></tr>
<tr><td>1</td><td>0</td><td>0</td><td>0</td><td>1</td></tr>
<tr><td>2</td><td>0</td><td>0</td><td>1</td><td>1</td></tr>
<tr><td>3</td><td>0</td><td>1</td><td>0</td><td>1</td></tr>
<tr><td>4</td><td>0</td><td>1</td><td>1</td><td>1</td></tr>
<tr><td>5</td><td>1</td><td>0</td><td>0</td><td>1</td></tr>
<tr><td>6</td><td>1</td><td>0</td><td>1</td><td>1</td></tr>
<tr><td>7</td><td>1</td><td>1</td><td>0</td><td>1</td></tr>
<tr><td>8</td><td>1</td><td>1</td><td>1</td><td>1</td></tr>
</table>
<div id="bits-xc7v-HCLK_IOI_HR-BUFIO0:DELAY_BYPASS"></div>
<div id="bits-xc7v-HCLK_IOI_HR-BUFIO1:DELAY_BYPASS"></div>
<div id="bits-xc7v-HCLK_IOI_HR-BUFIO2:DELAY_BYPASS"></div>
<div id="bits-xc7v-HCLK_IOI_HR-BUFIO3:DELAY_BYPASS"></div>
<table class="docutils align-default prjcombine-enum">
<tr><th>BUFIO0:DELAY_BYPASS</th><th>[0, 36, 31]</th></tr>
<tr><th>BUFIO1:DELAY_BYPASS</th><th>[0, 36, 21]</th></tr>
<tr><th>BUFIO2:DELAY_BYPASS</th><th>[0, 36, 16]</th></tr>
<tr><th>BUFIO3:DELAY_BYPASS</th><th>[0, 37, 16]</th></tr>
<tr><td>Inverted</td><td>~[0]</td></tr>
</table>
<div id="bits-xc7v-HCLK_IOI_HR-BUFIO0:MUX.I"></div>
<div id="bits-xc7v-HCLK_IOI_HR-BUFIO1:MUX.I"></div>
<div id="bits-xc7v-HCLK_IOI_HR-BUFIO2:MUX.I"></div>
<div id="bits-xc7v-HCLK_IOI_HR-BUFIO3:MUX.I"></div>
<table class="docutils align-default prjcombine-enum">
<tr><th>BUFIO0:MUX.I</th><th>[0, 36, 29]</th></tr>
<tr><th>BUFIO1:MUX.I</th><th>[0, 37, 21]</th></tr>
<tr><th>BUFIO2:MUX.I</th><th>[0, 36, 17]</th></tr>
<tr><th>BUFIO3:MUX.I</th><th>[0, 37, 17]</th></tr>
<tr><td>CCIO</td><td>0</td></tr>
<tr><td>PERF</td><td>1</td></tr>
</table>
<div id="bits-xc7v-HCLK_IOI_HR-IDELAYCTRL:MODE"></div>
<table class="docutils align-default prjcombine-enum">
<tr><th>IDELAYCTRL:MODE</th><th>[0, 37, 24]</th><th>[0, 37, 29]</th><th>[0, 37, 28]</th></tr>
<tr><td>NONE</td><td>0</td><td>0</td><td>0</td></tr>
<tr><td>DEFAULT</td><td>0</td><td>0</td><td>1</td></tr>
<tr><td>FULL_0</td><td>0</td><td>1</td><td>1</td></tr>
<tr><td>FULL_1</td><td>1</td><td>1</td><td>1</td></tr>
</table>
<div id="bits-xc7v-HCLK_IOI_HR-DRIVERBIAS:DRIVERBIAS"></div>
<div id="bits-xc7v-HCLK_IOI_HR-LVDS:GROUP0"></div>
<div id="bits-xc7v-HCLK_IOI_HR-LVDS:GROUP1"></div>
<table class="docutils align-default prjcombine-enum">
<tr><th>DRIVERBIAS:DRIVERBIAS</th><th>[0, 39, 15]</th><th>[0, 39, 14]</th><th>[0, 41, 21]</th><th>[0, 41, 22]</th><th>[0, 41, 23]</th><th>[0, 41, 24]</th><th>[0, 41, 25]</th><th>[0, 41, 26]</th><th>[0, 39, 21]</th><th>[0, 39, 20]</th><th>[0, 39, 19]</th><th>[0, 38, 15]</th><th>[0, 38, 14]</th><th>[0, 39, 18]</th><th>[0, 39, 17]</th><th>[0, 39, 16]</th></tr>
<tr><th>LVDS:GROUP0</th><th>[0, 40, 29]</th><th>[0, 38, 27]</th><th>[0, 38, 28]</th><th>[0, 41, 15]</th><th>[0, 41, 16]</th><th>[0, 41, 17]</th><th>[0, 41, 18]</th><th>[0, 41, 19]</th><th>[0, 41, 20]</th><th>[0, 41, 14]</th><th>[0, 41, 27]</th><th>[0, 41, 28]</th><th>[0, 41, 29]</th><th>[0, 38, 25]</th><th>[0, 38, 24]</th><th>[0, 38, 23]</th></tr>
<tr><th>LVDS:GROUP1</th><th>[0, 38, 31]</th><th>[0, 39, 31]</th><th>[0, 40, 14]</th><th>[0, 40, 15]</th><th>[0, 40, 16]</th><th>[0, 40, 17]</th><th>[0, 40, 18]</th><th>[0, 40, 19]</th><th>[0, 40, 20]</th><th>[0, 40, 21]</th><th>[0, 40, 22]</th><th>[0, 40, 23]</th><th>[0, 40, 24]</th><th>[0, 38, 20]</th><th>[0, 38, 19]</th><th>[0, 38, 18]</th></tr>
<tr><td>Non-inverted</td><td>[15]</td><td>[14]</td><td>[13]</td><td>[12]</td><td>[11]</td><td>[10]</td><td>[9]</td><td>[8]</td><td>[7]</td><td>[6]</td><td>[5]</td><td>[4]</td><td>[3]</td><td>[2]</td><td>[1]</td><td>[0]</td></tr>
</table>
<div id="bits-xc7v-HCLK_IOI_HR-INTERNAL_VREF:VREF"></div>
<table class="docutils align-default prjcombine-enum">
<tr><th>INTERNAL_VREF:VREF</th><th>[0, 38, 30]</th><th>[0, 38, 29]</th><th>[0, 39, 29]</th><th>[0, 39, 24]</th><th>[0, 39, 22]</th><th>[0, 39, 30]</th><th>[0, 38, 26]</th></tr>
<tr><td>OFF</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td></tr>
<tr><td>600</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>1</td></tr>
<tr><td>675</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>1</td></tr>
<tr><td>750</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>1</td></tr>
<tr><td>900</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>1</td></tr>
<tr><td>1100</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td></tr>
<tr><td>1250</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td></tr>
</table>
<div id="bits-xc7v-HCLK_IOI_HR-VCCOSENSE:MODE"></div>
<table class="docutils align-default prjcombine-enum">
<tr><th>VCCOSENSE:MODE</th><th>[0, 39, 28]</th><th>[0, 39, 27]</th><th>[0, 39, 26]</th><th>[0, 39, 25]</th></tr>
<tr><td>ALWAYSACTIVE</td><td>0</td><td>0</td><td>0</td><td>0</td></tr>
<tr><td>OFF</td><td>0</td><td>1</td><td>1</td><td>1</td></tr>
<tr><td>FREEZE</td><td>1</td><td>0</td><td>0</td><td>0</td></tr>
</table>
<div id="bits-xc7v-HCLK_IOI_HR-LVDS:COMMON"></div>
<table class="docutils align-default prjcombine-enum">
<tr><th>LVDS:COMMON</th><th>[0, 41, 30]</th><th>[0, 41, 31]</th><th>[0, 39, 23]</th><th>[0, 40, 31]</th><th>[0, 40, 25]</th><th>[0, 40, 26]</th><th>[0, 40, 27]</th><th>[0, 40, 28]</th><th>[0, 40, 30]</th></tr>
<tr><td>Non-inverted</td><td>[8]</td><td>[7]</td><td>[6]</td><td>[5]</td><td>[4]</td><td>[3]</td><td>[2]</td><td>[1]</td><td>[0]</td></tr>
</table>
</section>
<section id="tables-hp-io">
<h2>Tables — HP IO<a class="headerlink" href="#tables-hp-io" title="Link to this heading"></a></h2>
<table class="docutils align-default">
<tr><th rowspan="2">Name</th><th colspan="7">HP_IOSTD:PDRIVE</th><th colspan="7">HP_IOSTD:NDRIVE</th></tr>
<tr><th>[6]</th><th>[5]</th><th>[4]</th><th>[3]</th><th>[2]</th><th>[1]</th><th>[0]</th><th>[6]</th><th>[5]</th><th>[4]</th><th>[3]</th><th>[2]</th><th>[1]</th><th>[0]</th></tr>
<tr><td>HSTL_I</td><td>0</td><td>1</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>0</td><td>0</td></tr>
<tr><td>HSTL_II</td><td>1</td><td>0</td><td>1</td><td>0</td><td>1</td><td>1</td><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>0</td><td>0</td><td>0</td></tr>
<tr><td>HSTL_II_18</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>0</td><td>0</td><td>0</td></tr>
<tr><td>HSTL_II_DCI</td><td>1</td><td>0</td><td>1</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>0</td><td>0</td><td>0</td></tr>
<tr><td>HSTL_II_DCI_18</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>0</td><td>0</td><td>0</td></tr>
<tr><td>HSTL_II_T_DCI</td><td>0</td><td>1</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>0</td><td>0</td></tr>
<tr><td>HSTL_II_T_DCI_18</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>0</td><td>0</td></tr>
<tr><td>HSTL_I_12</td><td>1</td><td>0</td><td>1</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td></tr>
<tr><td>HSTL_I_18</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>0</td><td>0</td></tr>
<tr><td>HSTL_I_DCI</td><td>0</td><td>1</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>0</td><td>0</td></tr>
<tr><td>HSTL_I_DCI_18</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>0</td><td>0</td></tr>
<tr><td>HSUL_12</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td></tr>
<tr><td>LVCMOS12.2</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>1</td><td>0</td><td>0</td></tr>
<tr><td>LVCMOS12.4</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>1</td><td>0</td><td>0</td></tr>
<tr><td>LVCMOS12.6</td><td>0</td><td>1</td><td>1</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>0</td><td>0</td></tr>
<tr><td>LVCMOS12.8</td><td>1</td><td>0</td><td>0</td><td>1</td><td>1</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td></tr>
<tr><td>LVCMOS15.12</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>1</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td></tr>
<tr><td>LVCMOS15.16</td><td>1</td><td>0</td><td>1</td><td>1</td><td>0</td><td>1</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td></tr>
<tr><td>LVCMOS15.2</td><td>0</td><td>0</td><td>0</td><td>1</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td></tr>
<tr><td>LVCMOS15.4</td><td>0</td><td>0</td><td>1</td><td>0</td><td>1</td><td>1</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td></tr>
<tr><td>LVCMOS15.6</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>1</td><td>0</td><td>0</td><td>0</td></tr>
<tr><td>LVCMOS15.8</td><td>0</td><td>1</td><td>0</td><td>1</td><td>1</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td></tr>
<tr><td>LVCMOS18.12</td><td>0</td><td>1</td><td>0</td><td>1</td><td>1</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td></tr>
<tr><td>LVCMOS18.16</td><td>0</td><td>1</td><td>1</td><td>1</td><td>0</td><td>1</td><td>0</td><td>0</td><td>1</td><td>1</td><td>0</td><td>1</td><td>0</td><td>0</td></tr>
<tr><td>LVCMOS18.2</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td></tr>
<tr><td>LVCMOS18.4</td><td>0</td><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>1</td><td>0</td><td>0</td></tr>
<tr><td>LVCMOS18.6</td><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>1</td><td>0</td><td>0</td></tr>
<tr><td>LVCMOS18.8</td><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>1</td><td>0</td><td>0</td><td>0</td></tr>
<tr><td>OFF</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td></tr>
<tr><td>SSTL12</td><td>1</td><td>0</td><td>1</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td></tr>
<tr><td>SSTL12_DCI</td><td>1</td><td>0</td><td>1</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td></tr>
<tr><td>SSTL12_T_DCI</td><td>1</td><td>0</td><td>1</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td></tr>
<tr><td>SSTL135</td><td>1</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td></tr>
<tr><td>SSTL135_DCI</td><td>1</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td></tr>
<tr><td>SSTL135_T_DCI</td><td>1</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td></tr>
<tr><td>SSTL15</td><td>0</td><td>1</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td></tr>
<tr><td>SSTL15_DCI</td><td>0</td><td>1</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td></tr>
<tr><td>SSTL15_T_DCI</td><td>0</td><td>1</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td></tr>
<tr><td>SSTL18_I</td><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>1</td><td>0</td><td>0</td><td>0</td></tr>
<tr><td>SSTL18_II</td><td>1</td><td>0</td><td>1</td><td>0</td><td>1</td><td>1</td><td>0</td><td>1</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td></tr>
<tr><td>SSTL18_II_DCI</td><td>0</td><td>1</td><td>0</td><td>1</td><td>1</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td></tr>
<tr><td>SSTL18_II_T_DCI</td><td>0</td><td>0</td><td>1</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>1</td><td>0</td><td>0</td></tr>
<tr><td>SSTL18_I_DCI</td><td>0</td><td>0</td><td>1</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>1</td><td>0</td><td>0</td></tr>
</table>
<table class="docutils align-default">
<tr><th rowspan="2">Name</th><th colspan="5">HP_IOSTD:PSLEW</th><th colspan="5">HP_IOSTD:NSLEW</th></tr>
<tr><th>[4]</th><th>[3]</th><th>[2]</th><th>[1]</th><th>[0]</th><th>[4]</th><th>[3]</th><th>[2]</th><th>[1]</th><th>[0]</th></tr>
<tr><td>HSLVDCI_15</td><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td></tr>
<tr><td>HSLVDCI_18</td><td>0</td><td>0</td><td>1</td><td>1</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td></tr>
<tr><td>HSTL_I.FAST</td><td>1</td><td>1</td><td>1</td><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td></tr>
<tr><td>HSTL_I.SLOW</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td></tr>
<tr><td>HSTL_II.FAST</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td></tr>
<tr><td>HSTL_II.SLOW</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td></tr>
<tr><td>HSTL_II_18.FAST</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td></tr>
<tr><td>HSTL_II_18.SLOW</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td></tr>
<tr><td>HSTL_II_DCI.FAST</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td></tr>
<tr><td>HSTL_II_DCI.SLOW</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td></tr>
<tr><td>HSTL_II_DCI_18.FAST</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td></tr>
<tr><td>HSTL_II_DCI_18.SLOW</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td></tr>
<tr><td>HSTL_II_T_DCI.FAST</td><td>1</td><td>1</td><td>1</td><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td></tr>
<tr><td>HSTL_II_T_DCI.SLOW</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td></tr>
<tr><td>HSTL_II_T_DCI_18.FAST</td><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td></tr>
<tr><td>HSTL_II_T_DCI_18.SLOW</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>1</td><td>1</td></tr>
<tr><td>HSTL_I_12.FAST</td><td>1</td><td>1</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td></tr>
<tr><td>HSTL_I_12.SLOW</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td></tr>
<tr><td>HSTL_I_18.FAST</td><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td></tr>
<tr><td>HSTL_I_18.SLOW</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>1</td><td>1</td></tr>
<tr><td>HSTL_I_DCI.FAST</td><td>1</td><td>1</td><td>1</td><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td></tr>
<tr><td>HSTL_I_DCI.SLOW</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td></tr>
<tr><td>HSTL_I_DCI_18.FAST</td><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td></tr>
<tr><td>HSTL_I_DCI_18.SLOW</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>1</td><td>1</td></tr>
<tr><td>HSUL_12.FAST</td><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td></tr>
<tr><td>HSUL_12.SLOW</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td></tr>
<tr><td>HSUL_12_DCI.FAST</td><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td></tr>
<tr><td>HSUL_12_DCI.SLOW</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td></tr>
<tr><td>LVCMOS12.2.FAST</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>0</td><td>0</td><td>0</td></tr>
<tr><td>LVCMOS12.2.SLOW</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td></tr>
<tr><td>LVCMOS12.4.FAST</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td></tr>
<tr><td>LVCMOS12.4.SLOW</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td></tr>
<tr><td>LVCMOS12.6.FAST</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td></tr>
<tr><td>LVCMOS12.6.SLOW</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td></tr>
<tr><td>LVCMOS12.8.FAST</td><td>1</td><td>1</td><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td></tr>
<tr><td>LVCMOS12.8.SLOW</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td></tr>
<tr><td>LVCMOS15.12.FAST</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td></tr>
<tr><td>LVCMOS15.12.SLOW</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td></tr>
<tr><td>LVCMOS15.16.FAST</td><td>0</td><td>0</td><td>1</td><td>1</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td></tr>
<tr><td>LVCMOS15.16.SLOW</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td></tr>
<tr><td>LVCMOS15.2.FAST</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td></tr>
<tr><td>LVCMOS15.2.SLOW</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td></tr>
<tr><td>LVCMOS15.4.FAST</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td></tr>
<tr><td>LVCMOS15.4.SLOW</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td></tr>
<tr><td>LVCMOS15.6.FAST</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td></tr>
<tr><td>LVCMOS15.6.SLOW</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td></tr>
<tr><td>LVCMOS15.8.FAST</td><td>0</td><td>1</td><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td></tr>
<tr><td>LVCMOS15.8.SLOW</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td></tr>
<tr><td>LVCMOS18.12.FAST</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td></tr>
<tr><td>LVCMOS18.12.SLOW</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td></tr>
<tr><td>LVCMOS18.16.FAST</td><td>0</td><td>0</td><td>1</td><td>1</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td></tr>
<tr><td>LVCMOS18.16.SLOW</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td></tr>
<tr><td>LVCMOS18.2.FAST</td><td>1</td><td>0</td><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td></tr>
<tr><td>LVCMOS18.2.SLOW</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td></tr>
<tr><td>LVCMOS18.4.FAST</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td></tr>
<tr><td>LVCMOS18.4.SLOW</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td></tr>
<tr><td>LVCMOS18.6.FAST</td><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td></tr>
<tr><td>LVCMOS18.6.SLOW</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td></tr>
<tr><td>LVCMOS18.8.FAST</td><td>0</td><td>0</td><td>1</td><td>1</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td></tr>
<tr><td>LVCMOS18.8.SLOW</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td></tr>
<tr><td>LVDCI_15</td><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td></tr>
<tr><td>LVDCI_18</td><td>0</td><td>0</td><td>1</td><td>1</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td></tr>
<tr><td>LVDCI_DV2_15</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>0</td><td>0</td><td>0</td></tr>
<tr><td>LVDCI_DV2_18</td><td>0</td><td>1</td><td>1</td><td>0</td><td>0</td><td>1</td><td>1</td><td>0</td><td>0</td><td>0</td></tr>
<tr><td>OFF</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td></tr>
<tr><td>SSTL12.FAST</td><td>1</td><td>1</td><td>0</td><td>1</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td></tr>
<tr><td>SSTL12.SLOW</td><td>0</td><td>0</td><td>0</td><td>1</td><td>1</td><td>0</td><td>0</td><td>0</td><td>1</td><td>1</td></tr>
<tr><td>SSTL12_DCI.FAST</td><td>1</td><td>1</td><td>0</td><td>1</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td></tr>
<tr><td>SSTL12_DCI.SLOW</td><td>0</td><td>0</td><td>0</td><td>1</td><td>1</td><td>0</td><td>0</td><td>0</td><td>1</td><td>1</td></tr>
<tr><td>SSTL12_T_DCI.FAST</td><td>1</td><td>1</td><td>0</td><td>1</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td></tr>
<tr><td>SSTL12_T_DCI.SLOW</td><td>0</td><td>0</td><td>0</td><td>1</td><td>1</td><td>0</td><td>0</td><td>0</td><td>1</td><td>1</td></tr>
<tr><td>SSTL135.FAST</td><td>1</td><td>1</td><td>1</td><td>1</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td></tr>
<tr><td>SSTL135.SLOW</td><td>0</td><td>0</td><td>0</td><td>1</td><td>1</td><td>0</td><td>0</td><td>0</td><td>1</td><td>1</td></tr>
<tr><td>SSTL135_DCI.FAST</td><td>1</td><td>1</td><td>1</td><td>1</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td></tr>
<tr><td>SSTL135_DCI.SLOW</td><td>0</td><td>0</td><td>0</td><td>1</td><td>1</td><td>0</td><td>0</td><td>0</td><td>1</td><td>1</td></tr>
<tr><td>SSTL135_T_DCI.FAST</td><td>1</td><td>1</td><td>1</td><td>1</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td></tr>
<tr><td>SSTL135_T_DCI.SLOW</td><td>0</td><td>0</td><td>0</td><td>1</td><td>1</td><td>0</td><td>0</td><td>0</td><td>1</td><td>1</td></tr>
<tr><td>SSTL15.FAST</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>0</td><td>1</td><td>0</td></tr>
<tr><td>SSTL15.SLOW</td><td>0</td><td>0</td><td>0</td><td>1</td><td>1</td><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td></tr>
<tr><td>SSTL15_DCI.FAST</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>0</td><td>1</td><td>0</td></tr>
<tr><td>SSTL15_DCI.SLOW</td><td>0</td><td>0</td><td>0</td><td>1</td><td>1</td><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td></tr>
<tr><td>SSTL15_T_DCI.FAST</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>0</td><td>1</td><td>0</td></tr>
<tr><td>SSTL15_T_DCI.SLOW</td><td>0</td><td>0</td><td>0</td><td>1</td><td>1</td><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td></tr>
<tr><td>SSTL18_I.FAST</td><td>0</td><td>0</td><td>1</td><td>0</td><td>1</td><td>1</td><td>1</td><td>0</td><td>1</td><td>1</td></tr>
<tr><td>SSTL18_I.SLOW</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>1</td><td>1</td></tr>
<tr><td>SSTL18_II.FAST</td><td>0</td><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td></tr>
<tr><td>SSTL18_II.SLOW</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td></tr>
<tr><td>SSTL18_II_DCI.FAST</td><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>0</td><td>0</td></tr>
<tr><td>SSTL18_II_DCI.SLOW</td><td>0</td><td>0</td><td>0</td><td>1</td><td>1</td><td>0</td><td>0</td><td>1</td><td>0</td><td>1</td></tr>
<tr><td>SSTL18_II_T_DCI.FAST</td><td>0</td><td>0</td><td>1</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td></tr>
<tr><td>SSTL18_II_T_DCI.SLOW</td><td>0</td><td>0</td><td>0</td><td>1</td><td>1</td><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td></tr>
<tr><td>SSTL18_I_DCI.FAST</td><td>0</td><td>0</td><td>1</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td></tr>
<tr><td>SSTL18_I_DCI.SLOW</td><td>0</td><td>0</td><td>0</td><td>1</td><td>1</td><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td></tr>
<tr><td>VR</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td></tr>
</table>
<table class="docutils align-default">
<tr><th rowspan="2">Name</th><th colspan="9">HP_IOSTD:LVDS_T</th><th colspan="9">HP_IOSTD:LVDS_C</th></tr>
<tr><th>[8]</th><th>[7]</th><th>[6]</th><th>[5]</th><th>[4]</th><th>[3]</th><th>[2]</th><th>[1]</th><th>[0]</th><th>[8]</th><th>[7]</th><th>[6]</th><th>[5]</th><th>[4]</th><th>[3]</th><th>[2]</th><th>[1]</th><th>[0]</th></tr>
<tr><td>OFF</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td></tr>
<tr><td>OUTPUT_LVDS</td><td>1</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>0</td><td>1</td><td>1</td><td>1</td></tr>
<tr><td>TERM_DYNAMIC_LVDS</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>1</td><td>0</td><td>1</td><td>1</td><td>1</td><td>0</td><td>1</td><td>1</td><td>1</td></tr>
<tr><td>TERM_LVDS</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>1</td><td>1</td><td>1</td><td>0</td><td>1</td><td>1</td><td>1</td></tr>
</table>
<table class="docutils align-default">
<tr><th rowspan="2">Name</th><th colspan="18">HP_IOSTD:LVDSBIAS</th></tr>
<tr><th>[17]</th><th>[16]</th><th>[15]</th><th>[14]</th><th>[13]</th><th>[12]</th><th>[11]</th><th>[10]</th><th>[9]</th><th>[8]</th><th>[7]</th><th>[6]</th><th>[5]</th><th>[4]</th><th>[3]</th><th>[2]</th><th>[1]</th><th>[0]</th></tr>
<tr><td>LVDS</td><td>1</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td></tr>
<tr><td>OFF</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td></tr>
</table>
<table class="docutils align-default">
<tr><th rowspan="2">Name</th><th colspan="2">HP_IOSTD:DCI:PREF_OUTPUT</th><th colspan="2">HP_IOSTD:DCI:NREF_OUTPUT</th></tr>
<tr><th>[1]</th><th>[0]</th><th>[1]</th><th>[0]</th></tr>
<tr><td>HSLVDCI_15</td><td>0</td><td>0</td><td>0</td><td>0</td></tr>
<tr><td>HSLVDCI_18</td><td>0</td><td>0</td><td>0</td><td>0</td></tr>
<tr><td>HSUL_12_DCI</td><td>0</td><td>1</td><td>1</td><td>0</td></tr>
<tr><td>LVDCI_15</td><td>0</td><td>1</td><td>1</td><td>0</td></tr>
<tr><td>LVDCI_18</td><td>0</td><td>1</td><td>1</td><td>0</td></tr>
<tr><td>OFF</td><td>0</td><td>0</td><td>0</td><td>0</td></tr>
</table>
<table class="docutils align-default">
<tr><th rowspan="2">Name</th><th colspan="3">HP_IOSTD:DCI:PREF_OUTPUT_HALF</th><th colspan="3">HP_IOSTD:DCI:NREF_OUTPUT_HALF</th></tr>
<tr><th>[2]</th><th>[1]</th><th>[0]</th><th>[2]</th><th>[1]</th><th>[0]</th></tr>
<tr><td>LVDCI_DV2_15</td><td>0</td><td>1</td><td>1</td><td>1</td><td>0</td><td>0</td></tr>
<tr><td>LVDCI_DV2_18</td><td>1</td><td>0</td><td>1</td><td>1</td><td>0</td><td>0</td></tr>
<tr><td>OFF</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td></tr>
</table>
<table class="docutils align-default">
<tr><th rowspan="2">Name</th><th colspan="3">HP_IOSTD:DCI:NREF_TERM_SPLIT</th></tr>
<tr><th>[2]</th><th>[1]</th><th>[0]</th></tr>
<tr><td>HSTL_II_DCI</td><td>0</td><td>0</td><td>1</td></tr>
<tr><td>HSTL_II_DCI_18</td><td>0</td><td>0</td><td>1</td></tr>
<tr><td>HSTL_II_T_DCI</td><td>0</td><td>0</td><td>1</td></tr>
<tr><td>HSTL_II_T_DCI_18</td><td>0</td><td>0</td><td>1</td></tr>
<tr><td>HSTL_I_DCI</td><td>0</td><td>0</td><td>1</td></tr>
<tr><td>HSTL_I_DCI_18</td><td>0</td><td>0</td><td>1</td></tr>
<tr><td>OFF</td><td>0</td><td>0</td><td>0</td></tr>
<tr><td>SSTL12_DCI</td><td>0</td><td>0</td><td>1</td></tr>
<tr><td>SSTL12_T_DCI</td><td>0</td><td>0</td><td>1</td></tr>
<tr><td>SSTL135_DCI</td><td>0</td><td>0</td><td>1</td></tr>
<tr><td>SSTL135_T_DCI</td><td>0</td><td>0</td><td>1</td></tr>
<tr><td>SSTL15_DCI</td><td>0</td><td>0</td><td>1</td></tr>
<tr><td>SSTL15_T_DCI</td><td>0</td><td>0</td><td>1</td></tr>
<tr><td>SSTL18_II_DCI</td><td>0</td><td>0</td><td>1</td></tr>
<tr><td>SSTL18_II_T_DCI</td><td>0</td><td>0</td><td>1</td></tr>
<tr><td>SSTL18_I_DCI</td><td>0</td><td>0</td><td>1</td></tr>
</table>
</section>
<section id="tables-hr-io">
<h2>Tables — HR IO<a class="headerlink" href="#tables-hr-io" title="Link to this heading"></a></h2>
<table class="docutils align-default">
<tr><th rowspan="2">Name</th><th colspan="7">HR_IOSTD:DRIVE</th></tr>
<tr><th>[6]</th><th>[5]</th><th>[4]</th><th>[3]</th><th>[2]</th><th>[1]</th><th>[0]</th></tr>
<tr><td>BLVDS_25</td><td>1</td><td>0</td><td>1</td><td>0</td><td>1</td><td>1</td><td>0</td></tr>
<tr><td>HSTL_I</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>1</td><td>1</td></tr>
<tr><td>HSTL_II</td><td>1</td><td>0</td><td>0</td><td>0</td><td>1</td><td>1</td><td>0</td></tr>
<tr><td>HSTL_II_18</td><td>1</td><td>1</td><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td></tr>
<tr><td>HSTL_I_18</td><td>0</td><td>1</td><td>1</td><td>0</td><td>0</td><td>1</td><td>1</td></tr>
<tr><td>HSUL_12</td><td>0</td><td>1</td><td>1</td><td>0</td><td>1</td><td>1</td><td>1</td></tr>
<tr><td>LVCMOS12.12</td><td>0</td><td>1</td><td>1</td><td>0</td><td>1</td><td>1</td><td>1</td></tr>
<tr><td>LVCMOS12.4</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>1</td><td>0</td></tr>
<tr><td>LVCMOS12.8</td><td>0</td><td>1</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td></tr>
<tr><td>LVCMOS15.12</td><td>0</td><td>1</td><td>1</td><td>0</td><td>1</td><td>0</td><td>1</td></tr>
<tr><td>LVCMOS15.16</td><td>1</td><td>0</td><td>1</td><td>0</td><td>1</td><td>1</td><td>1</td></tr>
<tr><td>LVCMOS15.4</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>1</td></tr>
<tr><td>LVCMOS15.8</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>1</td><td>1</td></tr>
<tr><td>LVCMOS18.12</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td></tr>
<tr><td>LVCMOS18.16</td><td>0</td><td>1</td><td>1</td><td>0</td><td>0</td><td>1</td><td>1</td></tr>
<tr><td>LVCMOS18.24</td><td>1</td><td>1</td><td>0</td><td>0</td><td>1</td><td>1</td><td>0</td></tr>
<tr><td>LVCMOS18.4</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>1</td></tr>
<tr><td>LVCMOS18.8</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td></tr>
<tr><td>LVCMOS25.12</td><td>0</td><td>1</td><td>1</td><td>0</td><td>1</td><td>0</td><td>0</td></tr>
<tr><td>LVCMOS25.16</td><td>1</td><td>0</td><td>1</td><td>0</td><td>1</td><td>1</td><td>0</td></tr>
<tr><td>LVCMOS25.4</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>1</td></tr>
<tr><td>LVCMOS25.8</td><td>0</td><td>1</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td></tr>
<tr><td>LVCMOS33.12</td><td>0</td><td>1</td><td>1</td><td>0</td><td>0</td><td>1</td><td>1</td></tr>
<tr><td>LVCMOS33.16</td><td>1</td><td>0</td><td>1</td><td>0</td><td>1</td><td>0</td><td>1</td></tr>
<tr><td>LVCMOS33.4</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>1</td></tr>
<tr><td>LVCMOS33.8</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td></tr>
<tr><td>LVTTL.12</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td></tr>
<tr><td>LVTTL.16</td><td>0</td><td>1</td><td>1</td><td>0</td><td>0</td><td>1</td><td>1</td></tr>
<tr><td>LVTTL.24</td><td>1</td><td>1</td><td>0</td><td>0</td><td>1</td><td>1</td><td>0</td></tr>
<tr><td>LVTTL.4</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>1</td></tr>
<tr><td>LVTTL.8</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td></tr>
<tr><td>MOBILE_DDR</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td></tr>
<tr><td>OFF</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td></tr>
<tr><td>PCI33_3</td><td>1</td><td>1</td><td>1</td><td>0</td><td>1</td><td>1</td><td>1</td></tr>
<tr><td>SSTL135</td><td>1</td><td>0</td><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td></tr>
<tr><td>SSTL135_R</td><td>0</td><td>1</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td></tr>
<tr><td>SSTL15</td><td>1</td><td>0</td><td>1</td><td>0</td><td>1</td><td>1</td><td>1</td></tr>
<tr><td>SSTL15_R</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>1</td><td>1</td></tr>
<tr><td>SSTL18_I</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td></tr>
<tr><td>SSTL18_II</td><td>1</td><td>0</td><td>1</td><td>0</td><td>1</td><td>1</td><td>0</td></tr>
</table>
<table class="docutils align-default">
<tr><th rowspan="2">Name</th><th colspan="10">HR_IOSTD:SLEW</th></tr>
<tr><th>[9]</th><th>[8]</th><th>[7]</th><th>[6]</th><th>[5]</th><th>[4]</th><th>[3]</th><th>[2]</th><th>[1]</th><th>[0]</th></tr>
<tr><td>BLVDS_25</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td></tr>
<tr><td>HSTL_I.FAST</td><td>0</td><td>1</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>1</td><td>1</td><td>0</td></tr>
<tr><td>HSTL_I.SLOW</td><td>0</td><td>1</td><td>1</td><td>0</td><td>0</td><td>1</td><td>1</td><td>0</td><td>1</td><td>0</td></tr>
<tr><td>HSTL_II.FAST</td><td>0</td><td>1</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>1</td><td>1</td><td>0</td></tr>
<tr><td>HSTL_II.SLOW</td><td>0</td><td>1</td><td>1</td><td>0</td><td>0</td><td>1</td><td>1</td><td>0</td><td>1</td><td>0</td></tr>
<tr><td>HSTL_II_18.FAST</td><td>0</td><td>1</td><td>0</td><td>1</td><td>0</td><td>1</td><td>0</td><td>1</td><td>1</td><td>0</td></tr>
<tr><td>HSTL_II_18.SLOW</td><td>0</td><td>1</td><td>1</td><td>0</td><td>0</td><td>1</td><td>1</td><td>0</td><td>1</td><td>0</td></tr>
<tr><td>HSTL_I_18.FAST</td><td>0</td><td>1</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>1</td><td>1</td><td>0</td></tr>
<tr><td>HSTL_I_18.SLOW</td><td>0</td><td>1</td><td>1</td><td>0</td><td>0</td><td>1</td><td>1</td><td>0</td><td>1</td><td>0</td></tr>
<tr><td>HSUL_12.FAST</td><td>0</td><td>1</td><td>0</td><td>1</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>0</td></tr>
<tr><td>HSUL_12.SLOW</td><td>0</td><td>1</td><td>1</td><td>0</td><td>0</td><td>1</td><td>1</td><td>0</td><td>1</td><td>0</td></tr>
<tr><td>LVCMOS12.12.FAST</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td></tr>
<tr><td>LVCMOS12.12.SLOW</td><td>0</td><td>1</td><td>1</td><td>0</td><td>0</td><td>1</td><td>1</td><td>0</td><td>1</td><td>0</td></tr>
<tr><td>LVCMOS12.4.FAST</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td></tr>
<tr><td>LVCMOS12.4.SLOW</td><td>0</td><td>1</td><td>1</td><td>0</td><td>0</td><td>1</td><td>1</td><td>0</td><td>1</td><td>0</td></tr>
<tr><td>LVCMOS12.8.FAST</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td></tr>
<tr><td>LVCMOS12.8.SLOW</td><td>0</td><td>1</td><td>1</td><td>0</td><td>0</td><td>1</td><td>1</td><td>0</td><td>1</td><td>0</td></tr>
<tr><td>LVCMOS15.12.FAST</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td></tr>
<tr><td>LVCMOS15.12.SLOW</td><td>0</td><td>1</td><td>1</td><td>0</td><td>0</td><td>1</td><td>1</td><td>0</td><td>1</td><td>0</td></tr>
<tr><td>LVCMOS15.16.FAST</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td></tr>
<tr><td>LVCMOS15.16.SLOW</td><td>0</td><td>1</td><td>1</td><td>0</td><td>0</td><td>1</td><td>1</td><td>0</td><td>1</td><td>0</td></tr>
<tr><td>LVCMOS15.4.FAST</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td></tr>
<tr><td>LVCMOS15.4.SLOW</td><td>0</td><td>1</td><td>1</td><td>0</td><td>0</td><td>1</td><td>1</td><td>0</td><td>1</td><td>0</td></tr>
<tr><td>LVCMOS15.8.FAST</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td></tr>
<tr><td>LVCMOS15.8.SLOW</td><td>0</td><td>1</td><td>1</td><td>0</td><td>0</td><td>1</td><td>1</td><td>0</td><td>1</td><td>0</td></tr>
<tr><td>LVCMOS18.12.FAST</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td></tr>
<tr><td>LVCMOS18.12.SLOW</td><td>0</td><td>1</td><td>1</td><td>0</td><td>0</td><td>1</td><td>1</td><td>0</td><td>1</td><td>0</td></tr>
<tr><td>LVCMOS18.16.FAST</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td></tr>
<tr><td>LVCMOS18.16.SLOW</td><td>0</td><td>1</td><td>1</td><td>0</td><td>0</td><td>1</td><td>1</td><td>0</td><td>1</td><td>0</td></tr>
<tr><td>LVCMOS18.24.FAST</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td></tr>
<tr><td>LVCMOS18.24.SLOW</td><td>0</td><td>1</td><td>1</td><td>0</td><td>0</td><td>1</td><td>1</td><td>0</td><td>1</td><td>0</td></tr>
<tr><td>LVCMOS18.4.FAST</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td></tr>
<tr><td>LVCMOS18.4.SLOW</td><td>0</td><td>1</td><td>1</td><td>0</td><td>0</td><td>1</td><td>1</td><td>0</td><td>1</td><td>0</td></tr>
<tr><td>LVCMOS18.8.FAST</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td></tr>
<tr><td>LVCMOS18.8.SLOW</td><td>0</td><td>1</td><td>1</td><td>0</td><td>0</td><td>1</td><td>1</td><td>0</td><td>1</td><td>0</td></tr>
<tr><td>LVCMOS25.12.FAST</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td></tr>
<tr><td>LVCMOS25.12.SLOW</td><td>0</td><td>1</td><td>1</td><td>0</td><td>0</td><td>1</td><td>1</td><td>0</td><td>1</td><td>0</td></tr>
<tr><td>LVCMOS25.16.FAST</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td></tr>
<tr><td>LVCMOS25.16.SLOW</td><td>0</td><td>1</td><td>1</td><td>0</td><td>0</td><td>1</td><td>1</td><td>0</td><td>1</td><td>0</td></tr>
<tr><td>LVCMOS25.4.FAST</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td></tr>
<tr><td>LVCMOS25.4.SLOW</td><td>0</td><td>1</td><td>1</td><td>0</td><td>0</td><td>1</td><td>1</td><td>0</td><td>1</td><td>0</td></tr>
<tr><td>LVCMOS25.8.FAST</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td></tr>
<tr><td>LVCMOS25.8.SLOW</td><td>0</td><td>1</td><td>1</td><td>0</td><td>0</td><td>1</td><td>1</td><td>0</td><td>1</td><td>0</td></tr>
<tr><td>LVCMOS33.12.FAST</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td></tr>
<tr><td>LVCMOS33.12.SLOW</td><td>0</td><td>1</td><td>1</td><td>0</td><td>0</td><td>1</td><td>1</td><td>0</td><td>0</td><td>1</td></tr>
<tr><td>LVCMOS33.16.FAST</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td></tr>
<tr><td>LVCMOS33.16.SLOW</td><td>0</td><td>1</td><td>1</td><td>0</td><td>0</td><td>1</td><td>1</td><td>0</td><td>0</td><td>1</td></tr>
<tr><td>LVCMOS33.4.FAST</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td></tr>
<tr><td>LVCMOS33.4.SLOW</td><td>0</td><td>1</td><td>1</td><td>0</td><td>0</td><td>1</td><td>1</td><td>0</td><td>0</td><td>1</td></tr>
<tr><td>LVCMOS33.8.FAST</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td></tr>
<tr><td>LVCMOS33.8.SLOW</td><td>0</td><td>1</td><td>1</td><td>0</td><td>0</td><td>1</td><td>1</td><td>0</td><td>0</td><td>1</td></tr>
<tr><td>LVTTL.12.FAST</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td></tr>
<tr><td>LVTTL.12.SLOW</td><td>0</td><td>1</td><td>1</td><td>0</td><td>0</td><td>1</td><td>1</td><td>0</td><td>0</td><td>1</td></tr>
<tr><td>LVTTL.16.FAST</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td></tr>
<tr><td>LVTTL.16.SLOW</td><td>0</td><td>1</td><td>1</td><td>0</td><td>0</td><td>1</td><td>1</td><td>0</td><td>0</td><td>1</td></tr>
<tr><td>LVTTL.24.FAST</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td></tr>
<tr><td>LVTTL.24.SLOW</td><td>0</td><td>1</td><td>1</td><td>0</td><td>0</td><td>1</td><td>1</td><td>0</td><td>0</td><td>1</td></tr>
<tr><td>LVTTL.4.FAST</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td></tr>
<tr><td>LVTTL.4.SLOW</td><td>0</td><td>1</td><td>1</td><td>0</td><td>0</td><td>1</td><td>1</td><td>0</td><td>0</td><td>1</td></tr>
<tr><td>LVTTL.8.FAST</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td></tr>
<tr><td>LVTTL.8.SLOW</td><td>0</td><td>1</td><td>1</td><td>0</td><td>0</td><td>1</td><td>1</td><td>0</td><td>0</td><td>1</td></tr>
<tr><td>MOBILE_DDR.FAST</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td></tr>
<tr><td>MOBILE_DDR.SLOW</td><td>0</td><td>1</td><td>1</td><td>0</td><td>0</td><td>1</td><td>1</td><td>0</td><td>1</td><td>0</td></tr>
<tr><td>OFF</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td></tr>
<tr><td>PCI33_3</td><td>0</td><td>0</td><td>1</td><td>1</td><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td></tr>
<tr><td>SSTL135.FAST</td><td>0</td><td>1</td><td>0</td><td>1</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>0</td></tr>
<tr><td>SSTL135.SLOW</td><td>0</td><td>1</td><td>1</td><td>0</td><td>0</td><td>1</td><td>1</td><td>0</td><td>1</td><td>0</td></tr>
<tr><td>SSTL135_R.FAST</td><td>0</td><td>1</td><td>0</td><td>1</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>0</td></tr>
<tr><td>SSTL135_R.SLOW</td><td>0</td><td>1</td><td>1</td><td>0</td><td>0</td><td>1</td><td>1</td><td>0</td><td>1</td><td>0</td></tr>
<tr><td>SSTL15.FAST</td><td>0</td><td>1</td><td>0</td><td>1</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>0</td></tr>
<tr><td>SSTL15.SLOW</td><td>0</td><td>1</td><td>1</td><td>0</td><td>0</td><td>1</td><td>1</td><td>0</td><td>1</td><td>0</td></tr>
<tr><td>SSTL15_R.FAST</td><td>0</td><td>1</td><td>0</td><td>1</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>0</td></tr>
<tr><td>SSTL15_R.SLOW</td><td>0</td><td>1</td><td>1</td><td>0</td><td>0</td><td>1</td><td>1</td><td>0</td><td>1</td><td>0</td></tr>
<tr><td>SSTL18_I.FAST</td><td>0</td><td>1</td><td>0</td><td>1</td><td>0</td><td>1</td><td>0</td><td>1</td><td>1</td><td>0</td></tr>
<tr><td>SSTL18_I.SLOW</td><td>0</td><td>1</td><td>1</td><td>0</td><td>0</td><td>1</td><td>1</td><td>0</td><td>1</td><td>0</td></tr>
<tr><td>SSTL18_II.FAST</td><td>0</td><td>1</td><td>0</td><td>1</td><td>0</td><td>1</td><td>0</td><td>1</td><td>1</td><td>0</td></tr>
<tr><td>SSTL18_II.SLOW</td><td>0</td><td>1</td><td>1</td><td>0</td><td>0</td><td>1</td><td>1</td><td>0</td><td>1</td><td>0</td></tr>
</table>
<table class="docutils align-default">
<tr><th rowspan="2">Name</th><th colspan="3">HR_IOSTD:OUTPUT_MISC</th></tr>
<tr><th>[2]</th><th>[1]</th><th>[0]</th></tr>
<tr><td>BLVDS_25</td><td>0</td><td>0</td><td>0</td></tr>
<tr><td>HSTL_I</td><td>0</td><td>0</td><td>0</td></tr>
<tr><td>HSTL_II</td><td>0</td><td>0</td><td>0</td></tr>
<tr><td>HSTL_II_18</td><td>0</td><td>0</td><td>0</td></tr>
<tr><td>HSTL_I_18</td><td>0</td><td>0</td><td>0</td></tr>
<tr><td>HSUL_12</td><td>0</td><td>0</td><td>0</td></tr>
<tr><td>LVCMOS12</td><td>0</td><td>0</td><td>0</td></tr>
<tr><td>LVCMOS15</td><td>0</td><td>0</td><td>0</td></tr>
<tr><td>LVCMOS18</td><td>0</td><td>0</td><td>0</td></tr>
<tr><td>LVCMOS25</td><td>0</td><td>0</td><td>0</td></tr>
<tr><td>LVCMOS33</td><td>0</td><td>0</td><td>0</td></tr>
<tr><td>LVTTL</td><td>0</td><td>0</td><td>0</td></tr>
<tr><td>MOBILE_DDR</td><td>0</td><td>0</td><td>0</td></tr>
<tr><td>OFF</td><td>0</td><td>0</td><td>0</td></tr>
<tr><td>PCI33_3</td><td>0</td><td>0</td><td>1</td></tr>
<tr><td>SSTL135</td><td>0</td><td>0</td><td>0</td></tr>
<tr><td>SSTL135_R</td><td>0</td><td>0</td><td>0</td></tr>
<tr><td>SSTL15</td><td>0</td><td>0</td><td>0</td></tr>
<tr><td>SSTL15_R</td><td>0</td><td>0</td><td>0</td></tr>
<tr><td>SSTL18_I</td><td>0</td><td>0</td><td>0</td></tr>
<tr><td>SSTL18_II</td><td>0</td><td>0</td><td>0</td></tr>
</table>
<table class="docutils align-default">
<tr><th rowspan="2">Name</th><th colspan="13">HR_IOSTD:LVDS_T</th><th colspan="13">HR_IOSTD:LVDS_C</th></tr>
<tr><th>[12]</th><th>[11]</th><th>[10]</th><th>[9]</th><th>[8]</th><th>[7]</th><th>[6]</th><th>[5]</th><th>[4]</th><th>[3]</th><th>[2]</th><th>[1]</th><th>[0]</th><th>[12]</th><th>[11]</th><th>[10]</th><th>[9]</th><th>[8]</th><th>[7]</th><th>[6]</th><th>[5]</th><th>[4]</th><th>[3]</th><th>[2]</th><th>[1]</th><th>[0]</th></tr>
<tr><td>OFF</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td></tr>
<tr><td>OUTPUT_LVDS_25</td><td>1</td><td>0</td><td>1</td><td>0</td><td>1</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td></tr>
<tr><td>OUTPUT_MINI_LVDS_25</td><td>1</td><td>0</td><td>1</td><td>0</td><td>1</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td></tr>
<tr><td>OUTPUT_PPDS_25</td><td>1</td><td>0</td><td>1</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td></tr>
<tr><td>OUTPUT_RSDS_25</td><td>1</td><td>0</td><td>1</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td></tr>
<tr><td>OUTPUT_TMDS_33</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td></tr>
<tr><td>TERM_LVDS_25</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td></tr>
<tr><td>TERM_MINI_LVDS_25</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td></tr>
<tr><td>TERM_PPDS_25</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td></tr>
<tr><td>TERM_RSDS_25</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td></tr>
</table>
<table class="docutils align-default">
<tr><th rowspan="2">Name</th><th colspan="16">HR_IOSTD:DRIVERBIAS</th></tr>
<tr><th>[15]</th><th>[14]</th><th>[13]</th><th>[12]</th><th>[11]</th><th>[10]</th><th>[9]</th><th>[8]</th><th>[7]</th><th>[6]</th><th>[5]</th><th>[4]</th><th>[3]</th><th>[2]</th><th>[1]</th><th>[0]</th></tr>
<tr><td>1200</td><td>1</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>1</td></tr>
<tr><td>1350</td><td>1</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>1</td></tr>
<tr><td>1500</td><td>1</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>1</td></tr>
<tr><td>1800</td><td>1</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>1</td></tr>
<tr><td>2500</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td></tr>
<tr><td>3300</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td></tr>
<tr><td>OFF</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td></tr>
</table>
<table class="docutils align-default">
<tr><th rowspan="2">Name</th><th colspan="9">HR_IOSTD:LVDSBIAS:COMMON</th><th colspan="16">HR_IOSTD:LVDSBIAS:GROUP</th></tr>
<tr><th>[8]</th><th>[7]</th><th>[6]</th><th>[5]</th><th>[4]</th><th>[3]</th><th>[2]</th><th>[1]</th><th>[0]</th><th>[15]</th><th>[14]</th><th>[13]</th><th>[12]</th><th>[11]</th><th>[10]</th><th>[9]</th><th>[8]</th><th>[7]</th><th>[6]</th><th>[5]</th><th>[4]</th><th>[3]</th><th>[2]</th><th>[1]</th><th>[0]</th></tr>
<tr><td>LVDS_25</td><td>0</td><td>1</td><td>1</td><td>0</td><td>1</td><td>0</td><td>1</td><td>0</td><td>1</td><td>1</td><td>1</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td></tr>
<tr><td>MINI_LVDS_25</td><td>0</td><td>1</td><td>1</td><td>0</td><td>1</td><td>0</td><td>1</td><td>0</td><td>1</td><td>1</td><td>1</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td></tr>
<tr><td>OFF</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td></tr>
<tr><td>PPDS_25</td><td>0</td><td>1</td><td>1</td><td>0</td><td>1</td><td>0</td><td>1</td><td>0</td><td>1</td><td>1</td><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>0</td><td>0</td><td>0</td><td>1</td><td>1</td><td>0</td><td>1</td><td>1</td><td>1</td></tr>
<tr><td>RSDS_25</td><td>0</td><td>1</td><td>1</td><td>0</td><td>1</td><td>0</td><td>1</td><td>0</td><td>1</td><td>1</td><td>1</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td></tr>
<tr><td>TMDS_33</td><td>0</td><td>1</td><td>1</td><td>0</td><td>1</td><td>0</td><td>1</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>0</td><td>1</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td></tr>
</table>
</section>
</section>


           </div>
          </div>
          <footer><div class="rst-footer-buttons" role="navigation" aria-label="Footer">
        <a href="dsp.html" class="btn btn-neutral float-left" title="DSP" accesskey="p" rel="prev"><span class="fa fa-arrow-circle-left" aria-hidden="true"></span> Previous</a>
        <a href="center.html" class="btn btn-neutral float-right" title="Configuration Center" accesskey="n" rel="next">Next <span class="fa fa-arrow-circle-right" aria-hidden="true"></span></a>
    </div>

  <hr/>

  <div role="contentinfo">
    <p>&#169; Copyright 2023, Wanda.</p>
  </div>

  Built with <a href="https://www.sphinx-doc.org/">Sphinx</a> using a
    <a href="https://github.com/readthedocs/sphinx_rtd_theme">theme</a>
    provided by <a href="https://readthedocs.org">Read the Docs</a>.
   

</footer>
        </div>
      </div>
    </section>
  </div>
  <script>
      jQuery(function () {
          SphinxRtdTheme.Navigation.enable(true);
      });
  </script> 

</body>
</html>