Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.2 (win64) Build 2708876 Wed Nov  6 21:40:23 MST 2019
| Date         : Mon Dec 22 14:46:37 2025
| Host         : DESKTOP-LCS45AM running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file dino_top_timing_summary_routed.rpt -pb dino_top_timing_summary_routed.pb -rpx dino_top_timing_summary_routed.rpx -warn_on_violation
| Design       : dino_top
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 45 register/latch pins with no clock driven by root clock pin: B/clk1/out_clk_reg/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: display_inst/clk_divider_reg[15]/Q (HIGH)

 There are 269 register/latch pins with no clock driven by root clock pin: pclk_gen/num_reg[1]/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 1347 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 8 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 41 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      5.367        0.000                      0                  307        0.153        0.000                      0                  307        4.500        0.000                       0                   225  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         5.367        0.000                      0                  307        0.153        0.000                      0                  307        4.500        0.000                       0                   225  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        5.367ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.153ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.367ns  (required time - arrival time)
  Source:                 kbd_decoder/inst/key_in_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            kbd_decoder/key_reg[0]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.148ns  (logic 0.916ns (22.081%)  route 3.232ns (77.919%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.788ns = ( 14.788 - 10.000 ) 
    Source Clock Delay      (SCD):    5.090ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=224, routed)         1.569     5.090    kbd_decoder/inst/ps2_data_out_reg
    SLICE_X14Y3          FDCE                                         r  kbd_decoder/inst/key_in_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y3          FDCE (Prop_fdce_C_Q)         0.518     5.608 r  kbd_decoder/inst/key_in_reg[7]/Q
                         net (fo=2, routed)           0.838     6.446    kbd_decoder/inst/key_in[7]
    SLICE_X28Y2          LUT4 (Prop_lut4_I3_O)        0.124     6.570 f  kbd_decoder/inst/FSM_sequential_state[0]_i_3__0/O
                         net (fo=1, routed)           0.568     7.139    kbd_decoder/inst/FSM_sequential_state[0]_i_3__0_n_0
    SLICE_X28Y2          LUT5 (Prop_lut5_I4_O)        0.124     7.263 f  kbd_decoder/inst/FSM_sequential_state[0]_i_2__0/O
                         net (fo=5, routed)           0.973     8.235    kbd_decoder/inst/FSM_sequential_state[0]_i_2__0_n_0
    SLICE_X13Y3          LUT3 (Prop_lut3_I0_O)        0.150     8.385 r  kbd_decoder/inst/key[9]_i_1/O
                         net (fo=10, routed)          0.853     9.239    kbd_decoder/key
    SLICE_X29Y3          FDCE                                         r  kbd_decoder/key_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=224, routed)         1.447    14.788    kbd_decoder/pb_in_delay_reg
    SLICE_X29Y3          FDCE                                         r  kbd_decoder/key_reg[0]/C
                         clock pessimism              0.260    15.048    
                         clock uncertainty           -0.035    15.013    
    SLICE_X29Y3          FDCE (Setup_fdce_C_CE)      -0.407    14.606    kbd_decoder/key_reg[0]
  -------------------------------------------------------------------
                         required time                         14.606    
                         arrival time                          -9.239    
  -------------------------------------------------------------------
                         slack                                  5.367    

Slack (MET) :             5.367ns  (required time - arrival time)
  Source:                 kbd_decoder/inst/key_in_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            kbd_decoder/key_reg[4]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.148ns  (logic 0.916ns (22.081%)  route 3.232ns (77.919%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.788ns = ( 14.788 - 10.000 ) 
    Source Clock Delay      (SCD):    5.090ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=224, routed)         1.569     5.090    kbd_decoder/inst/ps2_data_out_reg
    SLICE_X14Y3          FDCE                                         r  kbd_decoder/inst/key_in_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y3          FDCE (Prop_fdce_C_Q)         0.518     5.608 r  kbd_decoder/inst/key_in_reg[7]/Q
                         net (fo=2, routed)           0.838     6.446    kbd_decoder/inst/key_in[7]
    SLICE_X28Y2          LUT4 (Prop_lut4_I3_O)        0.124     6.570 f  kbd_decoder/inst/FSM_sequential_state[0]_i_3__0/O
                         net (fo=1, routed)           0.568     7.139    kbd_decoder/inst/FSM_sequential_state[0]_i_3__0_n_0
    SLICE_X28Y2          LUT5 (Prop_lut5_I4_O)        0.124     7.263 f  kbd_decoder/inst/FSM_sequential_state[0]_i_2__0/O
                         net (fo=5, routed)           0.973     8.235    kbd_decoder/inst/FSM_sequential_state[0]_i_2__0_n_0
    SLICE_X13Y3          LUT3 (Prop_lut3_I0_O)        0.150     8.385 r  kbd_decoder/inst/key[9]_i_1/O
                         net (fo=10, routed)          0.853     9.239    kbd_decoder/key
    SLICE_X29Y3          FDCE                                         r  kbd_decoder/key_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=224, routed)         1.447    14.788    kbd_decoder/pb_in_delay_reg
    SLICE_X29Y3          FDCE                                         r  kbd_decoder/key_reg[4]/C
                         clock pessimism              0.260    15.048    
                         clock uncertainty           -0.035    15.013    
    SLICE_X29Y3          FDCE (Setup_fdce_C_CE)      -0.407    14.606    kbd_decoder/key_reg[4]
  -------------------------------------------------------------------
                         required time                         14.606    
                         arrival time                          -9.239    
  -------------------------------------------------------------------
                         slack                                  5.367    

Slack (MET) :             5.367ns  (required time - arrival time)
  Source:                 kbd_decoder/inst/key_in_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            kbd_decoder/key_reg[7]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.148ns  (logic 0.916ns (22.081%)  route 3.232ns (77.919%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.788ns = ( 14.788 - 10.000 ) 
    Source Clock Delay      (SCD):    5.090ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=224, routed)         1.569     5.090    kbd_decoder/inst/ps2_data_out_reg
    SLICE_X14Y3          FDCE                                         r  kbd_decoder/inst/key_in_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y3          FDCE (Prop_fdce_C_Q)         0.518     5.608 r  kbd_decoder/inst/key_in_reg[7]/Q
                         net (fo=2, routed)           0.838     6.446    kbd_decoder/inst/key_in[7]
    SLICE_X28Y2          LUT4 (Prop_lut4_I3_O)        0.124     6.570 f  kbd_decoder/inst/FSM_sequential_state[0]_i_3__0/O
                         net (fo=1, routed)           0.568     7.139    kbd_decoder/inst/FSM_sequential_state[0]_i_3__0_n_0
    SLICE_X28Y2          LUT5 (Prop_lut5_I4_O)        0.124     7.263 f  kbd_decoder/inst/FSM_sequential_state[0]_i_2__0/O
                         net (fo=5, routed)           0.973     8.235    kbd_decoder/inst/FSM_sequential_state[0]_i_2__0_n_0
    SLICE_X13Y3          LUT3 (Prop_lut3_I0_O)        0.150     8.385 r  kbd_decoder/inst/key[9]_i_1/O
                         net (fo=10, routed)          0.853     9.239    kbd_decoder/key
    SLICE_X29Y3          FDCE                                         r  kbd_decoder/key_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=224, routed)         1.447    14.788    kbd_decoder/pb_in_delay_reg
    SLICE_X29Y3          FDCE                                         r  kbd_decoder/key_reg[7]/C
                         clock pessimism              0.260    15.048    
                         clock uncertainty           -0.035    15.013    
    SLICE_X29Y3          FDCE (Setup_fdce_C_CE)      -0.407    14.606    kbd_decoder/key_reg[7]
  -------------------------------------------------------------------
                         required time                         14.606    
                         arrival time                          -9.239    
  -------------------------------------------------------------------
                         slack                                  5.367    

Slack (MET) :             5.417ns  (required time - arrival time)
  Source:                 kbd_decoder/inst/key_in_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            kbd_decoder/key_reg[5]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.099ns  (logic 0.916ns (22.347%)  route 3.183ns (77.653%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.788ns = ( 14.788 - 10.000 ) 
    Source Clock Delay      (SCD):    5.090ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=224, routed)         1.569     5.090    kbd_decoder/inst/ps2_data_out_reg
    SLICE_X14Y3          FDCE                                         r  kbd_decoder/inst/key_in_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y3          FDCE (Prop_fdce_C_Q)         0.518     5.608 r  kbd_decoder/inst/key_in_reg[7]/Q
                         net (fo=2, routed)           0.838     6.446    kbd_decoder/inst/key_in[7]
    SLICE_X28Y2          LUT4 (Prop_lut4_I3_O)        0.124     6.570 f  kbd_decoder/inst/FSM_sequential_state[0]_i_3__0/O
                         net (fo=1, routed)           0.568     7.139    kbd_decoder/inst/FSM_sequential_state[0]_i_3__0_n_0
    SLICE_X28Y2          LUT5 (Prop_lut5_I4_O)        0.124     7.263 f  kbd_decoder/inst/FSM_sequential_state[0]_i_2__0/O
                         net (fo=5, routed)           0.973     8.235    kbd_decoder/inst/FSM_sequential_state[0]_i_2__0_n_0
    SLICE_X13Y3          LUT3 (Prop_lut3_I0_O)        0.150     8.385 r  kbd_decoder/inst/key[9]_i_1/O
                         net (fo=10, routed)          0.804     9.189    kbd_decoder/key
    SLICE_X28Y4          FDCE                                         r  kbd_decoder/key_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=224, routed)         1.447    14.788    kbd_decoder/pb_in_delay_reg
    SLICE_X28Y4          FDCE                                         r  kbd_decoder/key_reg[5]/C
                         clock pessimism              0.260    15.048    
                         clock uncertainty           -0.035    15.013    
    SLICE_X28Y4          FDCE (Setup_fdce_C_CE)      -0.407    14.606    kbd_decoder/key_reg[5]
  -------------------------------------------------------------------
                         required time                         14.606    
                         arrival time                          -9.189    
  -------------------------------------------------------------------
                         slack                                  5.417    

Slack (MET) :             5.434ns  (required time - arrival time)
  Source:                 kbd_decoder/inst/key_in_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            kbd_decoder/key_reg[1]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.081ns  (logic 0.916ns (22.446%)  route 3.165ns (77.554%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.787ns = ( 14.787 - 10.000 ) 
    Source Clock Delay      (SCD):    5.090ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=224, routed)         1.569     5.090    kbd_decoder/inst/ps2_data_out_reg
    SLICE_X14Y3          FDCE                                         r  kbd_decoder/inst/key_in_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y3          FDCE (Prop_fdce_C_Q)         0.518     5.608 r  kbd_decoder/inst/key_in_reg[7]/Q
                         net (fo=2, routed)           0.838     6.446    kbd_decoder/inst/key_in[7]
    SLICE_X28Y2          LUT4 (Prop_lut4_I3_O)        0.124     6.570 f  kbd_decoder/inst/FSM_sequential_state[0]_i_3__0/O
                         net (fo=1, routed)           0.568     7.139    kbd_decoder/inst/FSM_sequential_state[0]_i_3__0_n_0
    SLICE_X28Y2          LUT5 (Prop_lut5_I4_O)        0.124     7.263 f  kbd_decoder/inst/FSM_sequential_state[0]_i_2__0/O
                         net (fo=5, routed)           0.973     8.235    kbd_decoder/inst/FSM_sequential_state[0]_i_2__0_n_0
    SLICE_X13Y3          LUT3 (Prop_lut3_I0_O)        0.150     8.385 r  kbd_decoder/inst/key[9]_i_1/O
                         net (fo=10, routed)          0.786     9.171    kbd_decoder/key
    SLICE_X31Y2          FDCE                                         r  kbd_decoder/key_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=224, routed)         1.446    14.787    kbd_decoder/pb_in_delay_reg
    SLICE_X31Y2          FDCE                                         r  kbd_decoder/key_reg[1]/C
                         clock pessimism              0.260    15.047    
                         clock uncertainty           -0.035    15.012    
    SLICE_X31Y2          FDCE (Setup_fdce_C_CE)      -0.407    14.605    kbd_decoder/key_reg[1]
  -------------------------------------------------------------------
                         required time                         14.605    
                         arrival time                          -9.171    
  -------------------------------------------------------------------
                         slack                                  5.434    

Slack (MET) :             5.434ns  (required time - arrival time)
  Source:                 kbd_decoder/inst/key_in_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            kbd_decoder/key_reg[2]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.081ns  (logic 0.916ns (22.446%)  route 3.165ns (77.554%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.787ns = ( 14.787 - 10.000 ) 
    Source Clock Delay      (SCD):    5.090ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=224, routed)         1.569     5.090    kbd_decoder/inst/ps2_data_out_reg
    SLICE_X14Y3          FDCE                                         r  kbd_decoder/inst/key_in_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y3          FDCE (Prop_fdce_C_Q)         0.518     5.608 r  kbd_decoder/inst/key_in_reg[7]/Q
                         net (fo=2, routed)           0.838     6.446    kbd_decoder/inst/key_in[7]
    SLICE_X28Y2          LUT4 (Prop_lut4_I3_O)        0.124     6.570 f  kbd_decoder/inst/FSM_sequential_state[0]_i_3__0/O
                         net (fo=1, routed)           0.568     7.139    kbd_decoder/inst/FSM_sequential_state[0]_i_3__0_n_0
    SLICE_X28Y2          LUT5 (Prop_lut5_I4_O)        0.124     7.263 f  kbd_decoder/inst/FSM_sequential_state[0]_i_2__0/O
                         net (fo=5, routed)           0.973     8.235    kbd_decoder/inst/FSM_sequential_state[0]_i_2__0_n_0
    SLICE_X13Y3          LUT3 (Prop_lut3_I0_O)        0.150     8.385 r  kbd_decoder/inst/key[9]_i_1/O
                         net (fo=10, routed)          0.786     9.171    kbd_decoder/key
    SLICE_X31Y2          FDCE                                         r  kbd_decoder/key_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=224, routed)         1.446    14.787    kbd_decoder/pb_in_delay_reg
    SLICE_X31Y2          FDCE                                         r  kbd_decoder/key_reg[2]/C
                         clock pessimism              0.260    15.047    
                         clock uncertainty           -0.035    15.012    
    SLICE_X31Y2          FDCE (Setup_fdce_C_CE)      -0.407    14.605    kbd_decoder/key_reg[2]
  -------------------------------------------------------------------
                         required time                         14.605    
                         arrival time                          -9.171    
  -------------------------------------------------------------------
                         slack                                  5.434    

Slack (MET) :             5.434ns  (required time - arrival time)
  Source:                 kbd_decoder/inst/key_in_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            kbd_decoder/key_reg[3]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.081ns  (logic 0.916ns (22.446%)  route 3.165ns (77.554%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.787ns = ( 14.787 - 10.000 ) 
    Source Clock Delay      (SCD):    5.090ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=224, routed)         1.569     5.090    kbd_decoder/inst/ps2_data_out_reg
    SLICE_X14Y3          FDCE                                         r  kbd_decoder/inst/key_in_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y3          FDCE (Prop_fdce_C_Q)         0.518     5.608 r  kbd_decoder/inst/key_in_reg[7]/Q
                         net (fo=2, routed)           0.838     6.446    kbd_decoder/inst/key_in[7]
    SLICE_X28Y2          LUT4 (Prop_lut4_I3_O)        0.124     6.570 f  kbd_decoder/inst/FSM_sequential_state[0]_i_3__0/O
                         net (fo=1, routed)           0.568     7.139    kbd_decoder/inst/FSM_sequential_state[0]_i_3__0_n_0
    SLICE_X28Y2          LUT5 (Prop_lut5_I4_O)        0.124     7.263 f  kbd_decoder/inst/FSM_sequential_state[0]_i_2__0/O
                         net (fo=5, routed)           0.973     8.235    kbd_decoder/inst/FSM_sequential_state[0]_i_2__0_n_0
    SLICE_X13Y3          LUT3 (Prop_lut3_I0_O)        0.150     8.385 r  kbd_decoder/inst/key[9]_i_1/O
                         net (fo=10, routed)          0.786     9.171    kbd_decoder/key
    SLICE_X31Y2          FDCE                                         r  kbd_decoder/key_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=224, routed)         1.446    14.787    kbd_decoder/pb_in_delay_reg
    SLICE_X31Y2          FDCE                                         r  kbd_decoder/key_reg[3]/C
                         clock pessimism              0.260    15.047    
                         clock uncertainty           -0.035    15.012    
    SLICE_X31Y2          FDCE (Setup_fdce_C_CE)      -0.407    14.605    kbd_decoder/key_reg[3]
  -------------------------------------------------------------------
                         required time                         14.605    
                         arrival time                          -9.171    
  -------------------------------------------------------------------
                         slack                                  5.434    

Slack (MET) :             5.434ns  (required time - arrival time)
  Source:                 kbd_decoder/inst/key_in_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            kbd_decoder/key_reg[6]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.081ns  (logic 0.916ns (22.446%)  route 3.165ns (77.554%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.787ns = ( 14.787 - 10.000 ) 
    Source Clock Delay      (SCD):    5.090ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=224, routed)         1.569     5.090    kbd_decoder/inst/ps2_data_out_reg
    SLICE_X14Y3          FDCE                                         r  kbd_decoder/inst/key_in_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y3          FDCE (Prop_fdce_C_Q)         0.518     5.608 r  kbd_decoder/inst/key_in_reg[7]/Q
                         net (fo=2, routed)           0.838     6.446    kbd_decoder/inst/key_in[7]
    SLICE_X28Y2          LUT4 (Prop_lut4_I3_O)        0.124     6.570 f  kbd_decoder/inst/FSM_sequential_state[0]_i_3__0/O
                         net (fo=1, routed)           0.568     7.139    kbd_decoder/inst/FSM_sequential_state[0]_i_3__0_n_0
    SLICE_X28Y2          LUT5 (Prop_lut5_I4_O)        0.124     7.263 f  kbd_decoder/inst/FSM_sequential_state[0]_i_2__0/O
                         net (fo=5, routed)           0.973     8.235    kbd_decoder/inst/FSM_sequential_state[0]_i_2__0_n_0
    SLICE_X13Y3          LUT3 (Prop_lut3_I0_O)        0.150     8.385 r  kbd_decoder/inst/key[9]_i_1/O
                         net (fo=10, routed)          0.786     9.171    kbd_decoder/key
    SLICE_X31Y2          FDCE                                         r  kbd_decoder/key_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=224, routed)         1.446    14.787    kbd_decoder/pb_in_delay_reg
    SLICE_X31Y2          FDCE                                         r  kbd_decoder/key_reg[6]/C
                         clock pessimism              0.260    15.047    
                         clock uncertainty           -0.035    15.012    
    SLICE_X31Y2          FDCE (Setup_fdce_C_CE)      -0.407    14.605    kbd_decoder/key_reg[6]
  -------------------------------------------------------------------
                         required time                         14.605    
                         arrival time                          -9.171    
  -------------------------------------------------------------------
                         slack                                  5.434    

Slack (MET) :             5.895ns  (required time - arrival time)
  Source:                 kbd_decoder/inst/key_in_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            kbd_decoder/key_reg[8]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.640ns  (logic 0.916ns (25.163%)  route 2.724ns (74.837%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.791ns = ( 14.791 - 10.000 ) 
    Source Clock Delay      (SCD):    5.090ns
    Clock Pessimism Removal (CPR):    0.277ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=224, routed)         1.569     5.090    kbd_decoder/inst/ps2_data_out_reg
    SLICE_X14Y3          FDCE                                         r  kbd_decoder/inst/key_in_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y3          FDCE (Prop_fdce_C_Q)         0.518     5.608 r  kbd_decoder/inst/key_in_reg[7]/Q
                         net (fo=2, routed)           0.838     6.446    kbd_decoder/inst/key_in[7]
    SLICE_X28Y2          LUT4 (Prop_lut4_I3_O)        0.124     6.570 f  kbd_decoder/inst/FSM_sequential_state[0]_i_3__0/O
                         net (fo=1, routed)           0.568     7.139    kbd_decoder/inst/FSM_sequential_state[0]_i_3__0_n_0
    SLICE_X28Y2          LUT5 (Prop_lut5_I4_O)        0.124     7.263 f  kbd_decoder/inst/FSM_sequential_state[0]_i_2__0/O
                         net (fo=5, routed)           0.973     8.235    kbd_decoder/inst/FSM_sequential_state[0]_i_2__0_n_0
    SLICE_X13Y3          LUT3 (Prop_lut3_I0_O)        0.150     8.385 r  kbd_decoder/inst/key[9]_i_1/O
                         net (fo=10, routed)          0.345     8.730    kbd_decoder/key
    SLICE_X15Y3          FDCE                                         r  kbd_decoder/key_reg[8]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=224, routed)         1.450    14.791    kbd_decoder/pb_in_delay_reg
    SLICE_X15Y3          FDCE                                         r  kbd_decoder/key_reg[8]/C
                         clock pessimism              0.277    15.068    
                         clock uncertainty           -0.035    15.033    
    SLICE_X15Y3          FDCE (Setup_fdce_C_CE)      -0.407    14.626    kbd_decoder/key_reg[8]
  -------------------------------------------------------------------
                         required time                         14.626    
                         arrival time                          -8.730    
  -------------------------------------------------------------------
                         slack                                  5.895    

Slack (MET) :             5.895ns  (required time - arrival time)
  Source:                 kbd_decoder/inst/key_in_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            kbd_decoder/key_reg[9]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.640ns  (logic 0.916ns (25.163%)  route 2.724ns (74.837%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.791ns = ( 14.791 - 10.000 ) 
    Source Clock Delay      (SCD):    5.090ns
    Clock Pessimism Removal (CPR):    0.277ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=224, routed)         1.569     5.090    kbd_decoder/inst/ps2_data_out_reg
    SLICE_X14Y3          FDCE                                         r  kbd_decoder/inst/key_in_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y3          FDCE (Prop_fdce_C_Q)         0.518     5.608 r  kbd_decoder/inst/key_in_reg[7]/Q
                         net (fo=2, routed)           0.838     6.446    kbd_decoder/inst/key_in[7]
    SLICE_X28Y2          LUT4 (Prop_lut4_I3_O)        0.124     6.570 f  kbd_decoder/inst/FSM_sequential_state[0]_i_3__0/O
                         net (fo=1, routed)           0.568     7.139    kbd_decoder/inst/FSM_sequential_state[0]_i_3__0_n_0
    SLICE_X28Y2          LUT5 (Prop_lut5_I4_O)        0.124     7.263 f  kbd_decoder/inst/FSM_sequential_state[0]_i_2__0/O
                         net (fo=5, routed)           0.973     8.235    kbd_decoder/inst/FSM_sequential_state[0]_i_2__0_n_0
    SLICE_X13Y3          LUT3 (Prop_lut3_I0_O)        0.150     8.385 r  kbd_decoder/inst/key[9]_i_1/O
                         net (fo=10, routed)          0.345     8.730    kbd_decoder/key
    SLICE_X15Y3          FDCE                                         r  kbd_decoder/key_reg[9]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=224, routed)         1.450    14.791    kbd_decoder/pb_in_delay_reg
    SLICE_X15Y3          FDCE                                         r  kbd_decoder/key_reg[9]/C
                         clock pessimism              0.277    15.068    
                         clock uncertainty           -0.035    15.033    
    SLICE_X15Y3          FDCE (Setup_fdce_C_CE)      -0.407    14.626    kbd_decoder/key_reg[9]
  -------------------------------------------------------------------
                         required time                         14.626    
                         arrival time                          -8.730    
  -------------------------------------------------------------------
                         slack                                  5.895    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.153ns  (arrival time - required time)
  Source:                 frame_count_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            frame_count_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.286ns  (logic 0.186ns (64.964%)  route 0.100ns (35.036%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.989ns
    Source Clock Delay      (SCD):    1.475ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=224, routed)         0.592     1.475    clk_IBUF_BUFG
    SLICE_X61Y11         FDCE                                         r  frame_count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y11         FDCE (Prop_fdce_C_Q)         0.141     1.616 r  frame_count_reg[4]/Q
                         net (fo=5, routed)           0.100     1.716    frame_count[4]
    SLICE_X60Y11         LUT6 (Prop_lut6_I4_O)        0.045     1.761 r  frame_count[5]_i_2/O
                         net (fo=1, routed)           0.000     1.761    frame_count[5]_i_2_n_0
    SLICE_X60Y11         FDCE                                         r  frame_count_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=224, routed)         0.862     1.989    clk_IBUF_BUFG
    SLICE_X60Y11         FDCE                                         r  frame_count_reg[5]/C
                         clock pessimism             -0.501     1.488    
    SLICE_X60Y11         FDCE (Hold_fdce_C_D)         0.120     1.608    frame_count_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.608    
                         arrival time                           1.761    
  -------------------------------------------------------------------
                         slack                                  0.153    

Slack (MET) :             0.167ns  (arrival time - required time)
  Source:                 kbd_decoder/inst/Ps2Interface_i/clk_count_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            kbd_decoder/inst/Ps2Interface_i/ps2_clk_s_reg/D
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.271ns  (logic 0.209ns (77.121%)  route 0.062ns (22.879%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.964ns
    Source Clock Delay      (SCD):    1.450ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=224, routed)         0.567     1.450    kbd_decoder/inst/Ps2Interface_i/ps2_data_out_reg_0
    SLICE_X10Y1          FDCE                                         r  kbd_decoder/inst/Ps2Interface_i/clk_count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y1          FDCE (Prop_fdce_C_Q)         0.164     1.614 r  kbd_decoder/inst/Ps2Interface_i/clk_count_reg[2]/Q
                         net (fo=5, routed)           0.062     1.676    kbd_decoder/inst/Ps2Interface_i/clk_count[2]
    SLICE_X11Y1          LUT6 (Prop_lut6_I1_O)        0.045     1.721 r  kbd_decoder/inst/Ps2Interface_i/ps2_clk_s_i_1/O
                         net (fo=1, routed)           0.000     1.721    kbd_decoder/inst/Ps2Interface_i/ps2_clk_s_i_1_n_0
    SLICE_X11Y1          FDPE                                         r  kbd_decoder/inst/Ps2Interface_i/ps2_clk_s_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=224, routed)         0.837     1.964    kbd_decoder/inst/Ps2Interface_i/ps2_data_out_reg_0
    SLICE_X11Y1          FDPE                                         r  kbd_decoder/inst/Ps2Interface_i/ps2_clk_s_reg/C
                         clock pessimism             -0.501     1.463    
    SLICE_X11Y1          FDPE (Hold_fdpe_C_D)         0.091     1.554    kbd_decoder/inst/Ps2Interface_i/ps2_clk_s_reg
  -------------------------------------------------------------------
                         required time                         -1.554    
                         arrival time                           1.721    
  -------------------------------------------------------------------
                         slack                                  0.167    

Slack (MET) :             0.174ns  (arrival time - required time)
  Source:                 B/u1/count_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            B/u1/trig_reg/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.330ns  (logic 0.186ns (56.306%)  route 0.144ns (43.694%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.978ns
    Source Clock Delay      (SCD):    1.464ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=224, routed)         0.581     1.464    B/u1/count_reg[23]_0
    SLICE_X4Y71          FDCE                                         r  B/u1/count_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y71          FDCE (Prop_fdce_C_Q)         0.141     1.605 f  B/u1/count_reg[7]/Q
                         net (fo=3, routed)           0.144     1.750    B/u1/count[7]
    SLICE_X2Y72          LUT5 (Prop_lut5_I3_O)        0.045     1.795 r  B/u1/trig_i_1/O
                         net (fo=1, routed)           0.000     1.795    B/u1/next_trig
    SLICE_X2Y72          FDCE                                         r  B/u1/trig_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=224, routed)         0.850     1.978    B/u1/count_reg[23]_0
    SLICE_X2Y72          FDCE                                         r  B/u1/trig_reg/C
                         clock pessimism             -0.478     1.500    
    SLICE_X2Y72          FDCE (Hold_fdce_C_D)         0.120     1.620    B/u1/trig_reg
  -------------------------------------------------------------------
                         required time                         -1.620    
                         arrival time                           1.795    
  -------------------------------------------------------------------
                         slack                                  0.174    

Slack (MET) :             0.174ns  (arrival time - required time)
  Source:                 kbd_decoder/inst/Ps2Interface_i/frame_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            kbd_decoder/inst/Ps2Interface_i/rx_data_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.265ns  (logic 0.141ns (53.116%)  route 0.124ns (46.884%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.964ns
    Source Clock Delay      (SCD):    1.450ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=224, routed)         0.567     1.450    kbd_decoder/inst/Ps2Interface_i/ps2_data_out_reg_0
    SLICE_X15Y0          FDCE                                         r  kbd_decoder/inst/Ps2Interface_i/frame_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y0          FDCE (Prop_fdce_C_Q)         0.141     1.591 r  kbd_decoder/inst/Ps2Interface_i/frame_reg[5]/Q
                         net (fo=3, routed)           0.124     1.716    kbd_decoder/inst/Ps2Interface_i/p_0_in[4]
    SLICE_X15Y1          FDCE                                         r  kbd_decoder/inst/Ps2Interface_i/rx_data_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=224, routed)         0.837     1.964    kbd_decoder/inst/Ps2Interface_i/ps2_data_out_reg_0
    SLICE_X15Y1          FDCE                                         r  kbd_decoder/inst/Ps2Interface_i/rx_data_reg[4]/C
                         clock pessimism             -0.498     1.466    
    SLICE_X15Y1          FDCE (Hold_fdce_C_D)         0.075     1.541    kbd_decoder/inst/Ps2Interface_i/rx_data_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.541    
                         arrival time                           1.716    
  -------------------------------------------------------------------
                         slack                                  0.174    

Slack (MET) :             0.180ns  (arrival time - required time)
  Source:                 kbd_decoder/inst/key_in_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            kbd_decoder/key_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.284ns  (logic 0.186ns (65.536%)  route 0.098ns (34.464%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.960ns
    Source Clock Delay      (SCD):    1.446ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=224, routed)         0.563     1.446    kbd_decoder/inst/ps2_data_out_reg
    SLICE_X28Y3          FDCE                                         r  kbd_decoder/inst/key_in_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y3          FDCE (Prop_fdce_C_Q)         0.141     1.587 r  kbd_decoder/inst/key_in_reg[4]/Q
                         net (fo=2, routed)           0.098     1.685    kbd_decoder/inst/key_in[4]
    SLICE_X29Y3          LUT2 (Prop_lut2_I1_O)        0.045     1.730 r  kbd_decoder/inst/key[4]_i_1/O
                         net (fo=1, routed)           0.000     1.730    kbd_decoder/key0_in[4]
    SLICE_X29Y3          FDCE                                         r  kbd_decoder/key_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=224, routed)         0.833     1.960    kbd_decoder/pb_in_delay_reg
    SLICE_X29Y3          FDCE                                         r  kbd_decoder/key_reg[4]/C
                         clock pessimism             -0.501     1.459    
    SLICE_X29Y3          FDCE (Hold_fdce_C_D)         0.091     1.550    kbd_decoder/key_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.550    
                         arrival time                           1.730    
  -------------------------------------------------------------------
                         slack                                  0.180    

Slack (MET) :             0.189ns  (arrival time - required time)
  Source:                 kbd_decoder/inst/Ps2Interface_i/FSM_onehot_state_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            kbd_decoder/inst/Ps2Interface_i/ps2_clk_out_reg/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.317ns  (logic 0.186ns (58.683%)  route 0.131ns (41.317%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.961ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=224, routed)         0.564     1.447    kbd_decoder/inst/Ps2Interface_i/ps2_data_out_reg_0
    SLICE_X31Y1          FDCE                                         r  kbd_decoder/inst/Ps2Interface_i/FSM_onehot_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y1          FDCE (Prop_fdce_C_Q)         0.141     1.588 r  kbd_decoder/inst/Ps2Interface_i/FSM_onehot_state_reg[2]/Q
                         net (fo=5, routed)           0.131     1.719    kbd_decoder/inst/Ps2Interface_i/FSM_onehot_state_reg_n_0_[2]
    SLICE_X28Y1          LUT5 (Prop_lut5_I3_O)        0.045     1.764 r  kbd_decoder/inst/Ps2Interface_i/ps2_clk_out_i_1/O
                         net (fo=1, routed)           0.000     1.764    kbd_decoder/inst/Ps2Interface_i/ps2_clk_out_next
    SLICE_X28Y1          FDCE                                         r  kbd_decoder/inst/Ps2Interface_i/ps2_clk_out_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=224, routed)         0.834     1.961    kbd_decoder/inst/Ps2Interface_i/ps2_data_out_reg_0
    SLICE_X28Y1          FDCE                                         r  kbd_decoder/inst/Ps2Interface_i/ps2_clk_out_reg/C
                         clock pessimism             -0.478     1.483    
    SLICE_X28Y1          FDCE (Hold_fdce_C_D)         0.092     1.575    kbd_decoder/inst/Ps2Interface_i/ps2_clk_out_reg
  -------------------------------------------------------------------
                         required time                         -1.575    
                         arrival time                           1.764    
  -------------------------------------------------------------------
                         slack                                  0.189    

Slack (MET) :             0.189ns  (arrival time - required time)
  Source:                 kbd_decoder/inst/Ps2Interface_i/data_count_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            kbd_decoder/inst/Ps2Interface_i/ps2_data_s_reg/D
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.293ns  (logic 0.209ns (71.280%)  route 0.084ns (28.720%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.964ns
    Source Clock Delay      (SCD):    1.450ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=224, routed)         0.567     1.450    kbd_decoder/inst/Ps2Interface_i/ps2_data_out_reg_0
    SLICE_X8Y1           FDCE                                         r  kbd_decoder/inst/Ps2Interface_i/data_count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y1           FDCE (Prop_fdce_C_Q)         0.164     1.614 r  kbd_decoder/inst/Ps2Interface_i/data_count_reg[2]/Q
                         net (fo=5, routed)           0.084     1.698    kbd_decoder/inst/Ps2Interface_i/data_count[2]
    SLICE_X9Y1           LUT6 (Prop_lut6_I1_O)        0.045     1.743 r  kbd_decoder/inst/Ps2Interface_i/ps2_data_s_i_1/O
                         net (fo=1, routed)           0.000     1.743    kbd_decoder/inst/Ps2Interface_i/ps2_data_s_i_1_n_0
    SLICE_X9Y1           FDPE                                         r  kbd_decoder/inst/Ps2Interface_i/ps2_data_s_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=224, routed)         0.837     1.964    kbd_decoder/inst/Ps2Interface_i/ps2_data_out_reg_0
    SLICE_X9Y1           FDPE                                         r  kbd_decoder/inst/Ps2Interface_i/ps2_data_s_reg/C
                         clock pessimism             -0.501     1.463    
    SLICE_X9Y1           FDPE (Hold_fdpe_C_D)         0.091     1.554    kbd_decoder/inst/Ps2Interface_i/ps2_data_s_reg
  -------------------------------------------------------------------
                         required time                         -1.554    
                         arrival time                           1.743    
  -------------------------------------------------------------------
                         slack                                  0.189    

Slack (MET) :             0.191ns  (arrival time - required time)
  Source:                 kbd_decoder/key_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            kbd_decoder/key_down_reg[115]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.346ns  (logic 0.186ns (53.781%)  route 0.160ns (46.219%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.959ns
    Source Clock Delay      (SCD):    1.446ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=224, routed)         0.563     1.446    kbd_decoder/pb_in_delay_reg
    SLICE_X29Y3          FDCE                                         r  kbd_decoder/key_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y3          FDCE (Prop_fdce_C_Q)         0.141     1.587 r  kbd_decoder/key_reg[4]/Q
                         net (fo=15, routed)          0.160     1.747    kbd_decoder/key_reg_n_0_[4]
    SLICE_X30Y3          LUT6 (Prop_lut6_I4_O)        0.045     1.792 r  kbd_decoder/key_down[115]_i_1/O
                         net (fo=1, routed)           0.000     1.792    kbd_decoder/p_0_in[115]
    SLICE_X30Y3          FDCE                                         r  kbd_decoder/key_down_reg[115]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=224, routed)         0.832     1.959    kbd_decoder/pb_in_delay_reg
    SLICE_X30Y3          FDCE                                         r  kbd_decoder/key_down_reg[115]/C
                         clock pessimism             -0.478     1.481    
    SLICE_X30Y3          FDCE (Hold_fdce_C_D)         0.120     1.601    kbd_decoder/key_down_reg[115]
  -------------------------------------------------------------------
                         required time                         -1.601    
                         arrival time                           1.792    
  -------------------------------------------------------------------
                         slack                                  0.191    

Slack (MET) :             0.194ns  (arrival time - required time)
  Source:                 db_jump/shift_reg_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            db_jump/shift_reg_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.281ns  (logic 0.164ns (58.301%)  route 0.117ns (41.699%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.960ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=224, routed)         0.562     1.445    db_jump/shift_reg_reg[0]_0
    SLICE_X42Y7          FDRE                                         r  db_jump/shift_reg_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y7          FDRE (Prop_fdre_C_Q)         0.164     1.609 r  db_jump/shift_reg_reg[4]/Q
                         net (fo=3, routed)           0.117     1.726    db_jump/shift_reg_reg_n_0_[4]
    SLICE_X40Y6          FDRE                                         r  db_jump/shift_reg_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=224, routed)         0.833     1.960    db_jump/shift_reg_reg[0]_0
    SLICE_X40Y6          FDRE                                         r  db_jump/shift_reg_reg[5]/C
                         clock pessimism             -0.498     1.462    
    SLICE_X40Y6          FDRE (Hold_fdre_C_D)         0.070     1.532    db_jump/shift_reg_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.532    
                         arrival time                           1.726    
  -------------------------------------------------------------------
                         slack                                  0.194    

Slack (MET) :             0.198ns  (arrival time - required time)
  Source:                 db_start/shift_reg_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            db_start/shift_reg_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.269ns  (logic 0.141ns (52.358%)  route 0.128ns (47.642%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.964ns
    Source Clock Delay      (SCD):    1.450ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=224, routed)         0.567     1.450    db_start/shift_reg_reg[0]_0
    SLICE_X13Y2          FDRE                                         r  db_start/shift_reg_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y2          FDRE (Prop_fdre_C_Q)         0.141     1.591 r  db_start/shift_reg_reg[4]/Q
                         net (fo=3, routed)           0.128     1.719    db_start/shift_reg[4]
    SLICE_X13Y2          FDRE                                         r  db_start/shift_reg_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=224, routed)         0.837     1.964    db_start/shift_reg_reg[0]_0
    SLICE_X13Y2          FDRE                                         r  db_start/shift_reg_reg[5]/C
                         clock pessimism             -0.514     1.450    
    SLICE_X13Y2          FDRE (Hold_fdre_C_D)         0.071     1.521    db_start/shift_reg_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.521    
                         arrival time                           1.719    
  -------------------------------------------------------------------
                         slack                                  0.198    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y1  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X37Y46   B/clk1/cnt_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X38Y46   B/clk1/cnt_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X38Y46   B/clk1/cnt_reg[2]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X38Y46   B/clk1/cnt_reg[3]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X38Y46   B/clk1/cnt_reg[4]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X37Y46   B/clk1/cnt_reg[5]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X37Y46   B/clk1/cnt_reg[6]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X36Y46   B/clk1/out_clk_reg/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X4Y73    B/u1/count_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X37Y46   B/clk1/cnt_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X38Y46   B/clk1/cnt_reg[1]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X38Y46   B/clk1/cnt_reg[2]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X38Y46   B/clk1/cnt_reg[3]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X38Y46   B/clk1/cnt_reg[4]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X37Y46   B/clk1/cnt_reg[5]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X37Y46   B/clk1/cnt_reg[6]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X36Y46   B/clk1/out_clk_reg/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X33Y2    db_duck/shift_reg_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X37Y1    db_duck/shift_reg_reg[1]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X4Y73    B/u1/count_reg[0]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X4Y72    B/u1/count_reg[10]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X4Y72    B/u1/count_reg[11]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X2Y74    B/u1/count_reg[20]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X2Y74    B/u1/count_reg[21]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X2Y74    B/u1/count_reg[23]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X4Y72    B/u1/count_reg[9]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X29Y12   db_pause/shift_reg_reg[4]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X29Y12   db_pause/shift_reg_reg[5]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X29Y12   db_pause/shift_reg_reg[6]/C



