// Copyright (c) Microsoft Corporation. All rights reserved.
// Copyright 2019-2022 NXP
// Licensed under the MIT License.
//
// Module Name:
//
//   iMX8MP.inc
//
// Abstract:
//
//  This module contains iMX8MP definitions
//
// Environment:
//
//  Kernel mode only
//

IMX_NONPAGED_SEGMENT_BEGIN; //====================================================

namespace {

    // i.MX8MP SOC specific pin data
    // Default values are updated to values found in HW at IMX_GPIO::PrepareController
    const IMX_PIN_DATA Imx8MPGpioPinDataSparseMap[] = {
        //                        IOMUXC_SW_PAD_CTL_PAD_GPIO1_IO00                IOMUXC_SW_MUX_CTL_PAD_GPIO1_IO00
        //                        Address: 3033_0000h base + 274h offset          Address: 3033_0000h base + 14h offset
        //--------------------------------------------------
        // Pin Absolute Number | Ctl Reg Offset | Default Value | Mux Reg Offset | Mux Default | Mux GPIO ALT 
        //--------------------------------------------------                                                 
        { IMX_MAKE_PIN_1(1,  0), 0x274, 0x00000106,  0x14, 0x00, 0x00 }, //  GPIO1_IO00 GPIO1_IO00      ALT0
        { IMX_MAKE_PIN_1(1,  1), 0x278, 0x00000106,  0x18, 0x00, 0x00 }, //  GPIO1_IO01 GPIO1_IO01      ALT0
        { IMX_MAKE_PIN_1(1,  2), 0x27C, 0x00000146,  0x1C, 0x00, 0x00 }, //  GPIO1_IO02 GPIO1_IO02      ALT0
        { IMX_MAKE_PIN_1(1,  3), 0x280, 0x00000106,  0x20, 0x00, 0x00 }, //  GPIO1_IO03 GPIO1_IO03      ALT0
        { IMX_MAKE_PIN_1(1,  4), 0x284, 0x00000106,  0x24, 0x00, 0x00 }, //  GPIO1_IO04 GPIO1_IO04      ALT0
        { IMX_MAKE_PIN_1(1,  5), 0x288, 0x00000146,  0x28, 0x00, 0x00 }, //  GPIO1_IO05 GPIO1_IO05      ALT0
        { IMX_MAKE_PIN_1(1,  6), 0x28C, 0x00000106,  0x2C, 0x00, 0x00 }, //  GPIO1_IO06 GPIO1_IO06      ALT0
        { IMX_MAKE_PIN_1(1,  7), 0x290, 0x00000106,  0x30, 0x00, 0x00 }, //  GPIO1_IO07 GPIO1_IO07      ALT0
        { IMX_MAKE_PIN_1(1,  8), 0x294, 0x00000106,  0x34, 0x00, 0x00 }, //  GPIO1_IO08 GPIO1_IO08      ALT0
        { IMX_MAKE_PIN_1(1,  9), 0x298, 0x00000106,  0x38, 0x00, 0x00 }, //  GPIO1_IO09 GPIO1_IO09      ALT0
        { IMX_MAKE_PIN_1(1, 10), 0x29C, 0x00000106,  0x3C, 0x00, 0x00 }, //  GPIO1_IO10 GPIO1_IO10      ALT0
        { IMX_MAKE_PIN_1(1, 11), 0x2A0, 0x00000106,  0x40, 0x00, 0x00 }, //  GPIO1_IO11 GPIO1_IO11      ALT0
        { IMX_MAKE_PIN_1(1, 12), 0x2A4, 0x00000106,  0x44, 0x00, 0x00 }, //  GPIO1_IO12 GPIO1_IO12      ALT0
        { IMX_MAKE_PIN_1(1, 13), 0x2A8, 0x00000106,  0x48, 0x00, 0x00 }, //  GPIO1_IO13 GPIO1_IO13      ALT0
        { IMX_MAKE_PIN_1(1, 14), 0x2AC, 0x00000106,  0x4C, 0x00, 0x00 }, //  GPIO1_IO14 GPIO1_IO14      ALT0
        { IMX_MAKE_PIN_1(1, 15), 0x2B0, 0x00000106,  0x50, 0x00, 0x00 }, //  GPIO1_IO15 GPIO1_IO15      ALT0
        { IMX_MAKE_PIN_1(1, 16), 0x2B4, 0x00000106,  0x54, 0x05, 0x05 }, //  GPIO1_IO16 ENET_MDC        ALT5
        { IMX_MAKE_PIN_1(1, 17), 0x2B8, 0x00000106,  0x58, 0x05, 0x05 }, //  GPIO1_IO17 ENET_MDIO       ALT5
        { IMX_MAKE_PIN_1(1, 18), 0x2BC, 0x00000106,  0x5C, 0x05, 0x05 }, //  GPIO1_IO18 ENET_TD3        ALT5
        { IMX_MAKE_PIN_1(1, 19), 0x2C0, 0x00000106,  0x60, 0x05, 0x05 }, //  GPIO1_IO19 ENET_TD2        ALT5
        { IMX_MAKE_PIN_1(1, 20), 0x2C4, 0x00000106,  0x64, 0x05, 0x05 }, //  GPIO1_IO20 ENET_TD1        ALT5
        { IMX_MAKE_PIN_1(1, 21), 0x2C8, 0x00000106,  0x68, 0x05, 0x05 }, //  GPIO1_IO21 ENET_TD0        ALT5
        { IMX_MAKE_PIN_1(1, 22), 0x2CC, 0x00000106,  0x6C, 0x05, 0x05 }, //  GPIO1_IO22 ENET_TX_CTL     ALT5
        { IMX_MAKE_PIN_1(1, 23), 0x2D0, 0x00000106,  0x70, 0x05, 0x05 }, //  GPIO1_IO23 ENET_TXC        ALT5
        { IMX_MAKE_PIN_1(1, 24), 0x2D4, 0x00000106,  0x74, 0x05, 0x05 }, //  GPIO1_IO24 ENET_RX_CTL     ALT5
        { IMX_MAKE_PIN_1(1, 25), 0x2D8, 0x00000106,  0x78, 0x05, 0x05 }, //  GPIO1_IO25 ENET_RXC        ALT5
        { IMX_MAKE_PIN_1(1, 26), 0x2DC, 0x00000106,  0x7C, 0x05, 0x05 }, //  GPIO1_IO26 ENET_RD0        ALT5
        { IMX_MAKE_PIN_1(1, 27), 0x2E0, 0x00000106,  0x80, 0x05, 0x05 }, //  GPIO1_IO27 ENET_RD1        ALT5
        { IMX_MAKE_PIN_1(1, 28), 0x2E4, 0x00000106,  0x84, 0x05, 0x05 }, //  GPIO1_IO28 ENET_RD2        ALT5
        { IMX_MAKE_PIN_1(1, 29), 0x2E8, 0x00000106,  0x88, 0x05, 0x05 }, //  GPIO1_IO29 ENET_RD3        ALT5
        { IMX_MAKE_PIN_1(2,  0), 0x2EC, 0x00000106,  0x8C, 0x05, 0x05 }, //  GPIO2_IO00 SD1_CLK         ALT5
        { IMX_MAKE_PIN_1(2,  1), 0x2F0, 0x00000106,  0x90, 0x05, 0x05 }, //  GPIO2_IO01 SD1_CMD         ALT5
        { IMX_MAKE_PIN_1(2,  2), 0x2F4, 0x00000106,  0x94, 0x05, 0x05 }, //  GPIO2_IO02 SD1_DATA0       ALT5
        { IMX_MAKE_PIN_1(2,  3), 0x2F8, 0x00000106,  0x98, 0x05, 0x05 }, //  GPIO2_IO03 SD1_DATA1       ALT5
        { IMX_MAKE_PIN_1(2,  4), 0x2FC, 0x00000106,  0x9C, 0x05, 0x05 }, //  GPIO2_IO04 SD1_DATA2       ALT5
        { IMX_MAKE_PIN_1(2,  5), 0x300, 0x00000106,  0xA0, 0x05, 0x05 }, //  GPIO2_IO05 SD1_DATA3       ALT5
        { IMX_MAKE_PIN_1(2,  6), 0x304, 0x00000106,  0xA4, 0x05, 0x05 }, //  GPIO2_IO06 SD1_DATA4       ALT5
        { IMX_MAKE_PIN_1(2,  7), 0x308, 0x00000106,  0xA8, 0x05, 0x05 }, //  GPIO2_IO07 SD1_DATA5       ALT5
        { IMX_MAKE_PIN_1(2,  8), 0x30C, 0x00000106,  0xAC, 0x05, 0x05 }, //  GPIO2_IO08 SD1_DATA6       ALT5
        { IMX_MAKE_PIN_1(2,  9), 0x310, 0x00000106,  0xB0, 0x05, 0x05 }, //  GPIO2_IO09 SD1_DATA7       ALT5
        { IMX_MAKE_PIN_1(2, 10), 0x314, 0x00000106,  0xB4, 0x05, 0x05 }, //  GPIO2_IO10 SD1_RESET_B     ALT5
        { IMX_MAKE_PIN_1(2, 11), 0x318, 0x00000106,  0xB8, 0x05, 0x05 }, //  GPIO2_IO11 SD1_STROBE      ALT5
        { IMX_MAKE_PIN_1(2, 12), 0x31C, 0x00000106,  0xBC, 0x05, 0x05 }, //  GPIO2_IO12 SD2_CD_B        ALT5
        { IMX_MAKE_PIN_1(2, 13), 0x320, 0x00000106,  0xC0, 0x05, 0x05 }, //  GPIO2_IO13 SD2_CLK         ALT5
        { IMX_MAKE_PIN_1(2, 14), 0x324, 0x00000106,  0xC4, 0x05, 0x05 }, //  GPIO2_IO14 SD2_CMD         ALT5
        { IMX_MAKE_PIN_1(2, 15), 0x328, 0x00000106,  0xC8, 0x05, 0x05 }, //  GPIO2_IO15 SD2_DATA0       ALT5
        { IMX_MAKE_PIN_1(2, 16), 0x32C, 0x00000106,  0xCC, 0x05, 0x05 }, //  GPIO2_IO16 SD2_DATA1       ALT5
        { IMX_MAKE_PIN_1(2, 17), 0x330, 0x00000106,  0xD0, 0x05, 0x05 }, //  GPIO2_IO17 SD2_DATA2       ALT5
        { IMX_MAKE_PIN_1(2, 18), 0x334, 0x00000106,  0xD4, 0x05, 0x05 }, //  GPIO2_IO18 SD2_DATA3       ALT5
        { IMX_MAKE_PIN_1(2, 19), 0x338, 0x00000106,  0xD8, 0x05, 0x05 }, //  GPIO2_IO19 SD2_RESET_B     ALT5
        { IMX_MAKE_PIN_1(2, 20), 0x33C, 0x00000106,  0xDC, 0x05, 0x05 }, //  GPIO2_IO20 SD2_WP          ALT5
        { IMX_MAKE_PIN_1(3,  0), 0x340, 0x00000106,  0xE0, 0x05, 0x05 }, //  GPIO3_IO00 NAND_ALE        ALT5
        { IMX_MAKE_PIN_1(3,  1), 0x344, 0x00000106,  0xE4, 0x05, 0x05 }, //  GPIO3_IO01 NAND_CE0_B      ALT5
        { IMX_MAKE_PIN_1(3,  2), 0x348, 0x00000106,  0xE8, 0x05, 0x05 }, //  GPIO3_IO02 NAND_CE1_B      ALT5
        { IMX_MAKE_PIN_1(3,  3), 0x34C, 0x00000106,  0xEC, 0x05, 0x05 }, //  GPIO3_IO03 NAND_CE2_B      ALT5
        { IMX_MAKE_PIN_1(3,  4), 0x350, 0x00000106,  0xF0, 0x05, 0x05 }, //  GPIO3_IO04 NAND_CE3_B      ALT5
        { IMX_MAKE_PIN_1(3,  5), 0x354, 0x00000106,  0xF4, 0x05, 0x05 }, //  GPIO3_IO05 NAND_CLE        ALT5
        { IMX_MAKE_PIN_1(3,  6), 0x358, 0x00000106,  0xF8, 0x05, 0x05 }, //  GPIO3_IO06 NAND_DATA00     ALT5
        { IMX_MAKE_PIN_1(3,  7), 0x35C, 0x00000106,  0xFC, 0x05, 0x05 }, //  GPIO3_IO07 NAND_DATA01     ALT5
        { IMX_MAKE_PIN_1(3,  8), 0x360, 0x00000106, 0x100, 0x05, 0x05 }, //  GPIO3_IO08 NAND_DATA02     ALT5
        { IMX_MAKE_PIN_1(3,  9), 0x364, 0x00000106, 0x104, 0x05, 0x05 }, //  GPIO3_IO09 NAND_DATA03     ALT5
        { IMX_MAKE_PIN_1(3, 10), 0x368, 0x00000106, 0x108, 0x05, 0x05 }, //  GPIO3_IO10 NAND_DATA04     ALT5
        { IMX_MAKE_PIN_1(3, 11), 0x36C, 0x00000106, 0x10C, 0x05, 0x05 }, //  GPIO3_IO11 NAND_DATA05     ALT5
        { IMX_MAKE_PIN_1(3, 12), 0x370, 0x00000106, 0x110, 0x05, 0x05 }, //  GPIO3_IO12 NAND_DATA06     ALT5
        { IMX_MAKE_PIN_1(3, 13), 0x374, 0x00000106, 0x114, 0x05, 0x05 }, //  GPIO3_IO13 NAND_DATA07     ALT5
        { IMX_MAKE_PIN_1(3, 14), 0x378, 0x00000106, 0x118, 0x05, 0x05 }, //  GPIO3_IO14 NAND_DQS        ALT5
        { IMX_MAKE_PIN_1(3, 15), 0x37C, 0x00000106, 0x11C, 0x05, 0x05 }, //  GPIO3_IO15 NAND_RE_B       ALT5
        { IMX_MAKE_PIN_1(3, 16), 0x380, 0x00000106, 0x120, 0x05, 0x05 }, //  GPIO3_IO16 NAND_READY_B    ALT5
        { IMX_MAKE_PIN_1(3, 17), 0x384, 0x00000106, 0x124, 0x05, 0x05 }, //  GPIO3_IO17 NAND_WE_B       ALT5
        { IMX_MAKE_PIN_1(3, 18), 0x388, 0x00000106, 0x128, 0x05, 0x05 }, //  GPIO3_IO18 NAND_WP_B       ALT5
        { IMX_MAKE_PIN_1(3, 19), 0x38C, 0x00000106, 0x12C, 0x05, 0x05 }, //  GPIO3_IO19 SAI5_RXFS       ALT5
        { IMX_MAKE_PIN_1(3, 20), 0x390, 0x00000106, 0x130, 0x05, 0x05 }, //  GPIO3_IO20 SAI5_RXC        ALT5
        { IMX_MAKE_PIN_1(3, 21), 0x394, 0x00000106, 0x134, 0x05, 0x05 }, //  GPIO3_IO21 SAI5_RXD0       ALT5
        { IMX_MAKE_PIN_1(3, 22), 0x398, 0x00000106, 0x138, 0x05, 0x05 }, //  GPIO3_IO22 SAI5_RXD1       ALT5
        { IMX_MAKE_PIN_1(3, 23), 0x39C, 0x00000106, 0x13C, 0x05, 0x05 }, //  GPIO3_IO23 SAI5_RXD2       ALT5
        { IMX_MAKE_PIN_1(3, 24), 0x3A0, 0x00000106, 0x140, 0x05, 0x05 }, //  GPIO3_IO24 SAI5_RXD3       ALT5
        { IMX_MAKE_PIN_1(3, 25), 0x3A4, 0x00000106, 0x144, 0x05, 0x05 }, //  GPIO3_IO25 SAI5_MCLK       ALT5
        { IMX_MAKE_PIN_1(3, 26), 0x4A0, 0x00000106, 0x240, 0x05, 0x05 }, //  GPIO3_IO26 HDMI_DDC_SCL    ALT5
        { IMX_MAKE_PIN_1(3, 27), 0x4A4, 0x00000106, 0x244, 0x05, 0x05 }, //  GPIO3_IO27 HDMI_DDC_SDA    ALT5
        { IMX_MAKE_PIN_1(3, 28), 0x4A8, 0x00000106, 0x248, 0x05, 0x05 }, //  GPIO3_IO28 HDMI_CEC        ALT5
        { IMX_MAKE_PIN_1(3, 29), 0x4AC, 0x00000106, 0x24C, 0x05, 0x05 }, //  GPIO3_IO29 HDMI_HPD        ALT5
        { IMX_MAKE_PIN_1(4,  0), 0x3A8, 0x00000106, 0x148, 0x05, 0x05 }, //  GPIO4_IO00 SAI1_RXFS       ALT5
        { IMX_MAKE_PIN_1(4,  1), 0x3AC, 0x00000106, 0x14C, 0x05, 0x05 }, //  GPIO4_IO01 SAI1_RXC        ALT5
        { IMX_MAKE_PIN_1(4,  2), 0x3B0, 0x00000106, 0x150, 0x05, 0x05 }, //  GPIO4_IO02 SAI1_RXD0       ALT5
        { IMX_MAKE_PIN_1(4,  3), 0x3B4, 0x00000106, 0x154, 0x05, 0x05 }, //  GPIO4_IO03 SAI1_RXD1       ALT5
        { IMX_MAKE_PIN_1(4,  4), 0x3B8, 0x00000106, 0x158, 0x05, 0x05 }, //  GPIO4_IO04 SAI1_RXD2       ALT5
        { IMX_MAKE_PIN_1(4,  5), 0x3BC, 0x00000106, 0x15C, 0x05, 0x05 }, //  GPIO4_IO05 SAI1_RXD3       ALT5
        { IMX_MAKE_PIN_1(4,  6), 0x3C0, 0x00000106, 0x160, 0x05, 0x05 }, //  GPIO4_IO06 SAI1_RXD4       ALT5
        { IMX_MAKE_PIN_1(4,  7), 0x3C4, 0x00000106, 0x164, 0x05, 0x05 }, //  GPIO4_IO07 SAI1_RXD5       ALT5
        { IMX_MAKE_PIN_1(4,  8), 0x3C8, 0x00000106, 0x168, 0x05, 0x05 }, //  GPIO4_IO08 SAI1_RXD6       ALT5
        { IMX_MAKE_PIN_1(4,  9), 0x3CC, 0x00000106, 0x16C, 0x05, 0x05 }, //  GPIO4_IO09 SAI1_RXD7       ALT5
        { IMX_MAKE_PIN_1(4, 10), 0x3D0, 0x00000106, 0x170, 0x05, 0x05 }, //  GPIO4_IO10 SAI1_TXFS       ALT5
        { IMX_MAKE_PIN_1(4, 11), 0x3D4, 0x00000106, 0x174, 0x05, 0x05 }, //  GPIO4_IO11 SAI1_TXC        ALT5
        { IMX_MAKE_PIN_1(4, 12), 0x3D8, 0x00000106, 0x178, 0x05, 0x05 }, //  GPIO4_IO12 SAI1_TXD0       ALT5
        { IMX_MAKE_PIN_1(4, 13), 0x3DC, 0x00000106, 0x17C, 0x05, 0x05 }, //  GPIO4_IO13 SAI1_TXD1       ALT5
        { IMX_MAKE_PIN_1(4, 14), 0x3E0, 0x00000106, 0x180, 0x05, 0x05 }, //  GPIO4_IO14 SAI1_TXD2       ALT5
        { IMX_MAKE_PIN_1(4, 15), 0x3E4, 0x00000106, 0x184, 0x05, 0x05 }, //  GPIO4_IO15 SAI1_TXD3       ALT5
        { IMX_MAKE_PIN_1(4, 16), 0x3E8, 0x00000106, 0x188, 0x05, 0x05 }, //  GPIO4_IO16 SAI1_TXD4       ALT5
        { IMX_MAKE_PIN_1(4, 17), 0x3EC, 0x00000106, 0x18C, 0x05, 0x05 }, //  GPIO4_IO17 SAI1_TXD5       ALT5
        { IMX_MAKE_PIN_1(4, 18), 0x3F0, 0x00000106, 0x190, 0x05, 0x05 }, //  GPIO4_IO18 SAI1_TXD6       ALT5
        { IMX_MAKE_PIN_1(4, 19), 0x3F4, 0x00000106, 0x194, 0x05, 0x05 }, //  GPIO4_IO19 SAI1_TXD7       ALT5
        { IMX_MAKE_PIN_1(4, 20), 0x3F8, 0x00000106, 0x198, 0x05, 0x05 }, //  GPIO4_IO20 SAI1_MCLK       ALT5
        { IMX_MAKE_PIN_1(4, 21), 0x3FC, 0x00000106, 0x19C, 0x05, 0x05 }, //  GPIO4_IO21 SAI2_RXFS       ALT5
        { IMX_MAKE_PIN_1(4, 22), 0x400, 0x00000106, 0x1A0, 0x05, 0x05 }, //  GPIO4_IO22 SAI2_RXC        ALT5
        { IMX_MAKE_PIN_1(4, 23), 0x404, 0x00000106, 0x1A4, 0x05, 0x05 }, //  GPIO4_IO23 SAI2_RXD0       ALT5
        { IMX_MAKE_PIN_1(4, 24), 0x408, 0x00000106, 0x1A8, 0x05, 0x05 }, //  GPIO4_IO24 SAI2_TXFS       ALT5
        { IMX_MAKE_PIN_1(4, 25), 0x40C, 0x00000106, 0x1AC, 0x05, 0x05 }, //  GPIO4_IO25 SAI2_TXC        ALT5
        { IMX_MAKE_PIN_1(4, 26), 0x410, 0x00000106, 0x1B0, 0x05, 0x05 }, //  GPIO4_IO26 SAI2_TXD0       ALT5
        { IMX_MAKE_PIN_1(4, 27), 0x414, 0x00000106, 0x1B4, 0x05, 0x05 }, //  GPIO4_IO27 SAI2_MCLK       ALT5
        { IMX_MAKE_PIN_1(4, 28), 0x418, 0x00000106, 0x1B8, 0x05, 0x05 }, //  GPIO4_IO28 SAI3_RXFS       ALT5
        { IMX_MAKE_PIN_1(4, 29), 0x41C, 0x00000106, 0x1BC, 0x05, 0x05 }, //  GPIO4_IO29 SAI3_RXC        ALT5
        { IMX_MAKE_PIN_1(4, 30), 0x420, 0x00000106, 0x1C0, 0x05, 0x05 }, //  GPIO4_IO30 SAI3_RXD        ALT5
        { IMX_MAKE_PIN_1(4, 31), 0x424, 0x00000106, 0x1C4, 0x05, 0x05 }, //  GPIO4_IO31 SAI3_TXFS       ALT5
        { IMX_MAKE_PIN_1(5,  0), 0x428, 0x00000106, 0x1C8, 0x05, 0x05 }, //  GPIO5_IO00 SAI3_TXC        ALT5
        { IMX_MAKE_PIN_1(5,  1), 0x42C, 0x00000106, 0x1CC, 0x05, 0x05 }, //  GPIO5_IO01 SAI3_TXD        ALT5
        { IMX_MAKE_PIN_1(5,  2), 0x430, 0x00000106, 0x1D0, 0x05, 0x05 }, //  GPIO5_IO02 SAI3_MCLK       ALT5
        { IMX_MAKE_PIN_1(5,  3), 0x434, 0x00000106, 0x1D4, 0x05, 0x05 }, //  GPIO5_IO03 SPDIF_TX        ALT5
        { IMX_MAKE_PIN_1(5,  4), 0x438, 0x00000106, 0x1D8, 0x05, 0x05 }, //  GPIO5_IO04 SPDIF_RX        ALT5
        { IMX_MAKE_PIN_1(5,  5), 0x43C, 0x00000106, 0x1DC, 0x05, 0x05 }, //  GPIO5_IO05 SPDIF_EXT_CLK   ALT5
        { IMX_MAKE_PIN_1(5,  6), 0x440, 0x00000106, 0x1E0, 0x05, 0x05 }, //  GPIO5_IO06 ECSPI1_SCLK     ALT5
        { IMX_MAKE_PIN_1(5,  7), 0x444, 0x00000106, 0x1E4, 0x05, 0x05 }, //  GPIO5_IO07 ECSPI1_MOSI     ALT5
        { IMX_MAKE_PIN_1(5,  8), 0x448, 0x00000106, 0x1E8, 0x05, 0x05 }, //  GPIO5_IO08 ECSPI1_MISO     ALT5
        { IMX_MAKE_PIN_1(5,  9), 0x44C, 0x00000106, 0x1EC, 0x05, 0x05 }, //  GPIO5_IO09 ECSPI1_SS0      ALT5
        { IMX_MAKE_PIN_1(5, 10), 0x450, 0x00000106, 0x1F0, 0x05, 0x05 }, //  GPIO5_IO10 ECSPI2_SCLK     ALT5
        { IMX_MAKE_PIN_1(5, 11), 0x454, 0x00000106, 0x1F4, 0x05, 0x05 }, //  GPIO5_IO11 ECSPI2_MOSI     ALT5
        { IMX_MAKE_PIN_1(5, 12), 0x458, 0x00000106, 0x1F8, 0x05, 0x05 }, //  GPIO5_IO12 ECSPI2_MISO     ALT5
        { IMX_MAKE_PIN_1(5, 13), 0x45C, 0x00000106, 0x1FC, 0x05, 0x05 }, //  GPIO5_IO13 ECSPI2_SS0      ALT5
        { IMX_MAKE_PIN_1(5, 14), 0x460, 0x00000106, 0x200, 0x05, 0x05 }, //  GPIO5_IO14 I2C1_SCL        ALT5
        { IMX_MAKE_PIN_1(5, 15), 0x464, 0x00000106, 0x204, 0x05, 0x05 }, //  GPIO5_IO15 I2C1_SDA        ALT5
        { IMX_MAKE_PIN_1(5, 16), 0x468, 0x00000106, 0x208, 0x05, 0x05 }, //  GPIO5_IO16 I2C2_SCL        ALT5
        { IMX_MAKE_PIN_1(5, 17), 0x46C, 0x00000106, 0x20C, 0x05, 0x05 }, //  GPIO5_IO17 I2C2_SDA        ALT5
        { IMX_MAKE_PIN_1(5, 18), 0x470, 0x00000106, 0x210, 0x05, 0x05 }, //  GPIO5_IO18 I2C3_SCL        ALT5
        { IMX_MAKE_PIN_1(5, 19), 0x474, 0x00000106, 0x214, 0x05, 0x05 }, //  GPIO5_IO19 I2C3_SDA        ALT5
        { IMX_MAKE_PIN_1(5, 20), 0x478, 0x00000106, 0x218, 0x05, 0x05 }, //  GPIO5_IO20 I2C4_SCL        ALT5
        { IMX_MAKE_PIN_1(5, 21), 0x47C, 0x00000106, 0x21C, 0x05, 0x05 }, //  GPIO5_IO21 I2C4_SDA        ALT5
        { IMX_MAKE_PIN_1(5, 22), 0x480, 0x00000106, 0x220, 0x05, 0x05 }, //  GPIO5_IO22 UART1_RXD       ALT5
        { IMX_MAKE_PIN_1(5, 23), 0x484, 0x00000106, 0x224, 0x05, 0x05 }, //  GPIO5_IO23 UART1_TXD       ALT5
        { IMX_MAKE_PIN_1(5, 24), 0x488, 0x00000106, 0x228, 0x05, 0x05 }, //  GPIO5_IO24 UART2_RXD       ALT5
        { IMX_MAKE_PIN_1(5, 25), 0x48C, 0x00000106, 0x22C, 0x05, 0x05 }, //  GPIO5_IO25 UART2_TXD       ALT5
        { IMX_MAKE_PIN_1(5, 26), 0x490, 0x00000106, 0x230, 0x05, 0x05 }, //  GPIO5_IO26 UART3_RXD       ALT5
        { IMX_MAKE_PIN_1(5, 27), 0x494, 0x00000106, 0x234, 0x05, 0x05 }, //  GPIO5_IO27 UART3_TXD       ALT5
        { IMX_MAKE_PIN_1(5, 28), 0x498, 0x00000106, 0x238, 0x05, 0x05 }, //  GPIO5_IO28 UART4_RXD       ALT5
        { IMX_MAKE_PIN_1(5, 29), 0x49C, 0x00000106, 0x23C, 0x05, 0x05 }, //  GPIO5_IO29 UART4_TXD       ALT5
};                                                                          
                                                                            
    // i.MX8MP SOC specific Select Input/Alt Function/Pin map               
    const IMX_PIN_INPUT_DATA Imx8MPGpioPinInputSelectTable[] = {            
        //--------------------------------------------------
        // Pin Absolute Number | Pin Alt Mode value | Select Input Reg Offset | Input Select value
        //--------------------------------------------------
        
        // IOMUXC_AUDIOMIX_PDM_MIC_PDM_BITSTREAM_SELECT_INPUT_0   0x4C0
        // IOMUXC_AUDIOMIX_PDM_MIC_PDM_BITSTREAM_SELECT_INPUT_1   0x4C4
        // IOMUXC_AUDIOMIX_PDM_MIC_PDM_BITSTREAM_SELECT_INPUT_2   0x4C8
        // IOMUXC_AUDIOMIX_PDM_MIC_PDM_BITSTREAM_SELECT_INPUT_3   0x4CC
        // IOMUXC_AUDIOMIX_SAI1_RXSYNC_SELECT_INPUT 0x4D0
        // IOMUXC_AUDIOMIX_SAI1_TXBCLK_SELECT_INPUT 0x4D4
        // IOMUXC_AUDIOMIX_SAI1_TXSYNC_SELECT_INPUT 0x4D8
        // IOMUXC_AUDIOMIX_SAI2_RXDATA_SELECT_INPUT_1 0x4DC
        // IOMUXC_AUDIOMIX_SAI3_MCLK_SELECT_INPUT 0x4E0
        // IOMUXC_AUDIOMIX_SAI3_RXDATA_SELECT_INPUT_0 0x4E4
        // IOMUXC_AUDIOMIX_SAI3_TXBCLK_SELECT_INPUT 0x4e8
        // IOMUXC_AUDIOMIX_SAI3_TXSYNC_SELECT_INPUT 0x4EC
        // IOMUXC_AUDIOMIX_SAI5_MCLK_SELECT_INPUT 0x4F0
        // IOMUXC_AUDIOMIX_SAI5_RXBCLK_SELECT_INPUT 0x4F4
        // IOMUXC_AUDIOMIX_SAI5_RXDATA_SELECT_INPUT_0 0x4F8
        // IOMUXC_AUDIOMIX_SAI5_RXDATA_SELECT_INPUT_1 0x4FC
        // IOMUXC_AUDIOMIX_SAI5_RXDATA_SELECT_INPUT_2 0x500
        // IOMUXC_AUDIOMIX_SAI5_RXDATA_SELECT_INPUT_3 0x504
        // IOMUXC_AUDIOMIX_SAI5_RXSYNC_SELECT_INPUT 0x508
        // IOMUXC_AUDIOMIX_SAI5_TXBCLK_SELECT_INPUT 0x50C
        // IOMUXC_AUDIOMIX_SAI5_TXSYNC_SELECT_INPUT 0x510
        // IOMUXC_AUDIOMIX_SAI6_MCLK_SELECT_INPUT 0x514
        // IOMUXC_AUDIOMIX_SAI6_RXBCLK_SELECT_INPUT 0x518
        // IOMUXC_AUDIOMIX_SAI6_RXDATA_SELECT_INPUT_0 0x51C
        // IOMUXC_AUDIOMIX_SAI6_RXSYNC_SELECT_INPUT 0x520
        // IOMUXC_AUDIOMIX_SAI6_TXBCLK_SELECT_INPUT 0x524
        // IOMUXC_AUDIOMIX_SAI6_TXSYNC_SELECT_INPUT 0x528
        // IOMUXC_AUDIOMIX_SAI7_MCLK_SELECT_INPUT 0x52C
        // IOMUXC_AUDIOMIX_SAI7_RXBCLK_SELECT_INPUT 0x530
        // IOMUXC_AUDIOMIX_SAI7_RXDATA_SELECT_INPUT_0 0x534
        // IOMUXC_AUDIOMIX_SAI7_RXSYNC_SELECT_INPUT 0x538
        // IOMUXC_AUDIOMIX_SAI7_TXBCLK_SELECT_INPUT 0x53C
        // IOMUXC_AUDIOMIX_SAI7_TXSYNC_SELECT_INPUT 0x540
        // IOMUXC_AUDIOMIX_EARC_PHY_SPDIF_IN_SELECT_INPUT 0x544
        // IOMUXC_AUDIOMIX_SPDIF_EXTCLK_SELECT_INPUT 0x548
        // IOMUXC_CAN1_CANRX_SELECT_INPUT 0x54C
        // IOMUXC_CAN2_CANRX_SELECT_INPUT 0x550
        // IOMUXC_CCM_GPC_PMIC_VFUNCTIONAL_READY_SELECT_INPUT 0x554
        // IOMUXC_ECSPI1_CSPI_CLK_IN_SELECT_INPUT 0x558
        // IOMUXC_ECSPI1_MISO_SELECT_INPUT 0x55C
        // IOMUXC_ECSPI1_MOSI_SELECT_INPUT 0x560
        // IOMUXC_ECSPI1_SS_B_SELECT_INPUT_0 0x564
        { IMX_MAKE_PIN_1(5, 10), 0, 0x568, 1 }, // IOMUX_SW_MUX_CTL_PAD_ECSPI2_SCLK - ALT0 - ECSPI2_SCLK - IOMUXC_ECSPI2_CSPI_CLK_IN_SELECT_INPUT
        { IMX_MAKE_PIN_1(5, 12), 0, 0x56C, 1 }, // IOMUX_SW_MUX_CTL_PAD_ECSPI2_MISO - ALT0 - ECSPI2_MISO - IOMUXC_ECSPI2_MISO_SELECT_INPUT 
        { IMX_MAKE_PIN_1(5, 11), 0, 0x570, 1 }, // IOMUX_SW_MUX_CTL_PAD_ECSPI2_MOSI - ALT0 - ECSPI2_MOSI - IOMUXC_ECSPI2_MOSI_SELECT_INPUT 
        { IMX_MAKE_PIN_1(5, 13), 0, 0x574, 1 }, // IOMUX_SW_MUX_CTL_PAD_ECSPI2_SS0  - ALT0 - ECSPI2_SS0  - IOMUXC_ECSPI2_SS_B_SELECT_INPUT_0 
        // IOMUXC_ENET1_IPG_CLK_RMII_SELECT_INPUT 0x578
        // IOMUXC_ENET1_MDIO_SELECT_INPUT 0x57C
        // IOMUXC_ENET1_RXDATA_0_SELECT_INPUT 0x580
        // IOMUXC_ENET1_RXDATA_1_SELECT_INPUT 0x584
        // IOMUXC_ENET1_RXEN_SELECT_INPUT 0x588
        // IOMUXC_ENET1_RXERR_SELECT_INPUT 0x58C
        // IOMUXC_ENET_QOS_GMII_MDI_I_SELECT_INPUT 0x590
        // IOMUXC_GPT1_CAPIN1_SELECT_INPUT 0x594
        // IOMUXC_GPT1_CAPIN2_SELECT_INPUT 0x598
        // IOMUXC_GPT1_CLKIN_SELECT_INPUT 0x59C
        // IOMUXC_PCIE_CLKREQ_B_SELECT_INPUT 0x5A0
        // IOMUXC_I2C1_SCL_IN_SELECT_INPUT 0x5A4
        // IOMUXC_I2C1_SDA_IN_SELECT_INPUT 0x5A8
        // IOMUXC_I2C2_SCL_IN_SELECT_INPUT 0x5AC
        // IOMUXC_I2C2_SDA_IN_SELECT_INPUT 0x5B0
        // IOMUXC_I2C3_SCL_IN_SELECT_INPUT 0x5B4
        // IOMUXC_I2C3_SDA_IN_SELECT_INPUT 0x5B8
        // IOMUXC_I2C4_SCL_IN_SELECT_INPUT 0x5BC
        // IOMUXC_I2C4_SDA_IN_SELECT_INPUT 0x5C0
        // IOMUXC_I2C5_SCL_IN_SELECT_INPUT 0x5C4
        // IOMUXC_I2C5_SDA_IN_SELECT_INPUT 0x5C8
        // IOMUXC_I2C6_SCL_IN_SELECT_INPUT 0x5CC
        // IOMUXC_I2C6_SDA_IN_SELECT_INPUT 0x5D0
        // IOMUXC_ISP_FL_TRIG_0_SELECT_INPUT 0x5D4
        // IOMUXC_ISP_FL_TRIG_1_SELECT_INPUT 0x5D8
        // IOMUXC_ISP_SHUTTER_TRIG_0_SELECT_INPUT 0x5DC
        // IOMUXC_ISP_SHUTTER_TRIG_1_SELECT_INPUT 0x5E0        
        { IMX_MAKE_PIN_1(5, 27), 1, 0x5E4, 5 }, // IOMUXC_SW_MUX_CTL_PAD_UART3_TXD - ALT1 - UART3_TXD - IOMUXC_UART1_UART_RTS_B_SELECT_INPUT
        { IMX_MAKE_PIN_1(5, 22), 0, 0x5E8, 4 }, // IOMUXC_SW_MUX_CTL_PAD_UART1_RXD - ALT0 -UART1_RXD - IOMUXC_UART1_UART_RXD_MUX_SELECT_INPUT
        // IOMUXC_UART2_UART_RTS_B_SELECT_INPUT 0x5EC
        { IMX_MAKE_PIN_1(5, 24), 0, 0x5F0, 6 }, // IOMUXC_SW_MUX_CTL_PAD_UART2_RXD - ALT0 - IOMUXC_UART2_UART_RXD_MUX_SELECT_INPUT
     
        { IMX_MAKE_PIN_1(5,  9), 1, 0x5F4, 3 }, // IOMUXC_SW_MUX_CTL_PAD_ECSPI1_SS0 - ALT1 - UART3_RTS_B - IOMUXC_UART3_UART_RTS_B_SELECT_INPUT
        { IMX_MAKE_PIN_1(5,  6), 1, 0x5F8, 4 }, // IOMUXC_SW_MUX_CTL_PAD_ECSPI1_SCLK - ALT1 - UART3_RXD - IOMUXC_UART3_UART_RXD_MUX_SELECT_INPUT
       //IOMUXC_UART4_UART_RTS_B_SELECT_INPUT 0x5FC
        { IMX_MAKE_PIN_1(5, 28), 0, 0x600, 8 }, // IOMUXC_SW_MUX_CTL_PAD_UART4_RXD - ALT0 - UART4_RXD - IOMUXC_UART4_UART_RXD_MUX_SELECT_INPUT
        // IOMUXC_USDHC3_CARD_CLK_IN_SELECT_INPUT 0x604
        // IOMUXC_USDHC3_CARD_DET_SELECT_INPUT 0x608
        // IOMUXC_USDHC3_CMD_IN_SELECT_INPUT 0x60C
        // IOMUXC_USDHC3_DAT0_IN_SELECT_INPUT 0x610
        // IOMUXC_USDHC3_DAT1_IN_SELECT_INPUT 0x614
        // IOMUXC_USDHC3_DAT2_IN_SELECT_INPUT 0x618
        // IOMUXC_USDHC3_DAT3_IN_SELECT_INPUT 0x61C
        // IOMUXC_USDHC3_DAT4_IN_SELECT_INPUT 0x620
        // IOMUXC_USDHC3_DAT5_IN_SELECT_INPUT 0x624
        // IOMUXC_USDHC3_DAT6_IN_SELECT_INPUT 0x628
        // IOMUXC_USDHC3_DAT7_IN_SELECT_INPUT 0x62C
        // IOMUXC_USDHC3_STROBE_SELECT_INPUT 0x630
        // IOMUXC_USDHC3_WP_ON_SELECT_INPUT 0x634
    };
} // namespace

IMX_NONPAGED_SEGMENT_END; //====================================================