Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.1 (win64) Build 2902540 Wed May 27 19:54:49 MDT 2020
| Date         : Sat Nov 16 10:07:26 2024
| Host         : LAPTOP-5L2L4Q7N running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file seven_seg_random_prime_generator_timing_summary_routed.rpt -pb seven_seg_random_prime_generator_timing_summary_routed.pb -rpx seven_seg_random_prime_generator_timing_summary_routed.rpx -warn_on_violation
| Design       : seven_seg_random_prime_generator
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock (64)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (32)
5. checking no_input_delay (0)
6. checking no_output_delay (5)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (32)

1. checking no_clock (64)
-------------------------
 There are 32 register/latch pins with no clock driven by root clock pin: n_0_10_BUFG_inst/O (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: nolabel_line302/i_reg[0]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: nolabel_line302/i_reg[10]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: nolabel_line302/i_reg[11]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: nolabel_line302/i_reg[12]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: nolabel_line302/i_reg[13]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: nolabel_line302/i_reg[14]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: nolabel_line302/i_reg[15]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: nolabel_line302/i_reg[16]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: nolabel_line302/i_reg[17]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: nolabel_line302/i_reg[18]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: nolabel_line302/i_reg[19]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: nolabel_line302/i_reg[1]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: nolabel_line302/i_reg[20]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: nolabel_line302/i_reg[21]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: nolabel_line302/i_reg[22]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: nolabel_line302/i_reg[23]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: nolabel_line302/i_reg[24]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: nolabel_line302/i_reg[25]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: nolabel_line302/i_reg[26]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: nolabel_line302/i_reg[27]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: nolabel_line302/i_reg[28]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: nolabel_line302/i_reg[29]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: nolabel_line302/i_reg[2]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: nolabel_line302/i_reg[30]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: nolabel_line302/i_reg[31]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: nolabel_line302/i_reg[3]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: nolabel_line302/i_reg[4]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: nolabel_line302/i_reg[5]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: nolabel_line302/i_reg[6]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: nolabel_line302/i_reg[7]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: nolabel_line302/i_reg[8]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: nolabel_line302/i_reg[9]/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (32)
-------------------------------------------------
 There are 32 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (0)
------------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (5)
-------------------------------
 There are 5 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (32)
-----------------------------
 There are 32 combinational latch loops in the design through latch input (HIGH)



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      7.433        0.000                      0                   20        0.324        0.000                      0                   20        4.500        0.000                       0                    21  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         7.433        0.000                      0                   20        0.324        0.000                      0                   20        4.500        0.000                       0                    21  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        7.433ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.324ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             7.433ns  (required time - arrival time)
  Source:                 display/clkdiv_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            display/clkdiv_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.568ns  (logic 1.806ns (70.331%)  route 0.762ns (29.669%))
  Logic Levels:           5  (CARRY4=5)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.011ns = ( 15.011 - 10.000 ) 
    Source Clock Delay      (SCD):    5.312ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=20, routed)          1.710     5.312    display/clk
    SLICE_X0Y102         FDRE                                         r  display/clkdiv_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y102         FDRE (Prop_fdre_C_Q)         0.456     5.768 r  display/clkdiv_reg[1]/Q
                         net (fo=1, routed)           0.762     6.530    display/clkdiv_reg_n_1_[1]
    SLICE_X0Y102         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     7.204 r  display/clkdiv_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.204    display/clkdiv_reg[0]_i_1_n_1
    SLICE_X0Y103         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.318 r  display/clkdiv_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.318    display/clkdiv_reg[4]_i_1_n_1
    SLICE_X0Y104         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.432 r  display/clkdiv_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.432    display/clkdiv_reg[8]_i_1_n_1
    SLICE_X0Y105         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.546 r  display/clkdiv_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.546    display/clkdiv_reg[12]_i_1_n_1
    SLICE_X0Y106         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.880 r  display/clkdiv_reg[16]_i_1/O[1]
                         net (fo=1, routed)           0.000     7.880    display/clkdiv_reg[16]_i_1_n_7
    SLICE_X0Y106         FDRE                                         r  display/clkdiv_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=20, routed)          1.589    15.011    display/clk
    SLICE_X0Y106         FDRE                                         r  display/clkdiv_reg[17]/C
                         clock pessimism              0.275    15.286    
                         clock uncertainty           -0.035    15.251    
    SLICE_X0Y106         FDRE (Setup_fdre_C_D)        0.062    15.313    display/clkdiv_reg[17]
  -------------------------------------------------------------------
                         required time                         15.313    
                         arrival time                          -7.880    
  -------------------------------------------------------------------
                         slack                                  7.433    

Slack (MET) :             7.454ns  (required time - arrival time)
  Source:                 display/clkdiv_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            display/clkdiv_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.547ns  (logic 1.785ns (70.086%)  route 0.762ns (29.914%))
  Logic Levels:           5  (CARRY4=5)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.011ns = ( 15.011 - 10.000 ) 
    Source Clock Delay      (SCD):    5.312ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=20, routed)          1.710     5.312    display/clk
    SLICE_X0Y102         FDRE                                         r  display/clkdiv_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y102         FDRE (Prop_fdre_C_Q)         0.456     5.768 r  display/clkdiv_reg[1]/Q
                         net (fo=1, routed)           0.762     6.530    display/clkdiv_reg_n_1_[1]
    SLICE_X0Y102         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     7.204 r  display/clkdiv_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.204    display/clkdiv_reg[0]_i_1_n_1
    SLICE_X0Y103         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.318 r  display/clkdiv_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.318    display/clkdiv_reg[4]_i_1_n_1
    SLICE_X0Y104         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.432 r  display/clkdiv_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.432    display/clkdiv_reg[8]_i_1_n_1
    SLICE_X0Y105         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.546 r  display/clkdiv_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.546    display/clkdiv_reg[12]_i_1_n_1
    SLICE_X0Y106         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     7.859 r  display/clkdiv_reg[16]_i_1/O[3]
                         net (fo=1, routed)           0.000     7.859    display/clkdiv_reg[16]_i_1_n_5
    SLICE_X0Y106         FDRE                                         r  display/clkdiv_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=20, routed)          1.589    15.011    display/clk
    SLICE_X0Y106         FDRE                                         r  display/clkdiv_reg[19]/C
                         clock pessimism              0.275    15.286    
                         clock uncertainty           -0.035    15.251    
    SLICE_X0Y106         FDRE (Setup_fdre_C_D)        0.062    15.313    display/clkdiv_reg[19]
  -------------------------------------------------------------------
                         required time                         15.313    
                         arrival time                          -7.859    
  -------------------------------------------------------------------
                         slack                                  7.454    

Slack (MET) :             7.528ns  (required time - arrival time)
  Source:                 display/clkdiv_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            display/clkdiv_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.473ns  (logic 1.711ns (69.191%)  route 0.762ns (30.809%))
  Logic Levels:           5  (CARRY4=5)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.011ns = ( 15.011 - 10.000 ) 
    Source Clock Delay      (SCD):    5.312ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=20, routed)          1.710     5.312    display/clk
    SLICE_X0Y102         FDRE                                         r  display/clkdiv_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y102         FDRE (Prop_fdre_C_Q)         0.456     5.768 r  display/clkdiv_reg[1]/Q
                         net (fo=1, routed)           0.762     6.530    display/clkdiv_reg_n_1_[1]
    SLICE_X0Y102         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     7.204 r  display/clkdiv_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.204    display/clkdiv_reg[0]_i_1_n_1
    SLICE_X0Y103         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.318 r  display/clkdiv_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.318    display/clkdiv_reg[4]_i_1_n_1
    SLICE_X0Y104         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.432 r  display/clkdiv_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.432    display/clkdiv_reg[8]_i_1_n_1
    SLICE_X0Y105         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.546 r  display/clkdiv_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.546    display/clkdiv_reg[12]_i_1_n_1
    SLICE_X0Y106         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     7.785 r  display/clkdiv_reg[16]_i_1/O[2]
                         net (fo=1, routed)           0.000     7.785    display/clkdiv_reg[16]_i_1_n_6
    SLICE_X0Y106         FDRE                                         r  display/clkdiv_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=20, routed)          1.589    15.011    display/clk
    SLICE_X0Y106         FDRE                                         r  display/clkdiv_reg[18]/C
                         clock pessimism              0.275    15.286    
                         clock uncertainty           -0.035    15.251    
    SLICE_X0Y106         FDRE (Setup_fdre_C_D)        0.062    15.313    display/clkdiv_reg[18]
  -------------------------------------------------------------------
                         required time                         15.313    
                         arrival time                          -7.785    
  -------------------------------------------------------------------
                         slack                                  7.528    

Slack (MET) :             7.544ns  (required time - arrival time)
  Source:                 display/clkdiv_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            display/clkdiv_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.457ns  (logic 1.695ns (68.990%)  route 0.762ns (31.010%))
  Logic Levels:           5  (CARRY4=5)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.011ns = ( 15.011 - 10.000 ) 
    Source Clock Delay      (SCD):    5.312ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=20, routed)          1.710     5.312    display/clk
    SLICE_X0Y102         FDRE                                         r  display/clkdiv_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y102         FDRE (Prop_fdre_C_Q)         0.456     5.768 r  display/clkdiv_reg[1]/Q
                         net (fo=1, routed)           0.762     6.530    display/clkdiv_reg_n_1_[1]
    SLICE_X0Y102         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     7.204 r  display/clkdiv_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.204    display/clkdiv_reg[0]_i_1_n_1
    SLICE_X0Y103         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.318 r  display/clkdiv_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.318    display/clkdiv_reg[4]_i_1_n_1
    SLICE_X0Y104         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.432 r  display/clkdiv_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.432    display/clkdiv_reg[8]_i_1_n_1
    SLICE_X0Y105         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.546 r  display/clkdiv_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.546    display/clkdiv_reg[12]_i_1_n_1
    SLICE_X0Y106         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223     7.769 r  display/clkdiv_reg[16]_i_1/O[0]
                         net (fo=1, routed)           0.000     7.769    display/clkdiv_reg[16]_i_1_n_8
    SLICE_X0Y106         FDRE                                         r  display/clkdiv_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=20, routed)          1.589    15.011    display/clk
    SLICE_X0Y106         FDRE                                         r  display/clkdiv_reg[16]/C
                         clock pessimism              0.275    15.286    
                         clock uncertainty           -0.035    15.251    
    SLICE_X0Y106         FDRE (Setup_fdre_C_D)        0.062    15.313    display/clkdiv_reg[16]
  -------------------------------------------------------------------
                         required time                         15.313    
                         arrival time                          -7.769    
  -------------------------------------------------------------------
                         slack                                  7.544    

Slack (MET) :             7.547ns  (required time - arrival time)
  Source:                 display/clkdiv_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            display/clkdiv_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.454ns  (logic 1.692ns (68.952%)  route 0.762ns (31.048%))
  Logic Levels:           4  (CARRY4=4)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.011ns = ( 15.011 - 10.000 ) 
    Source Clock Delay      (SCD):    5.312ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=20, routed)          1.710     5.312    display/clk
    SLICE_X0Y102         FDRE                                         r  display/clkdiv_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y102         FDRE (Prop_fdre_C_Q)         0.456     5.768 r  display/clkdiv_reg[1]/Q
                         net (fo=1, routed)           0.762     6.530    display/clkdiv_reg_n_1_[1]
    SLICE_X0Y102         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     7.204 r  display/clkdiv_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.204    display/clkdiv_reg[0]_i_1_n_1
    SLICE_X0Y103         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.318 r  display/clkdiv_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.318    display/clkdiv_reg[4]_i_1_n_1
    SLICE_X0Y104         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.432 r  display/clkdiv_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.432    display/clkdiv_reg[8]_i_1_n_1
    SLICE_X0Y105         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.766 r  display/clkdiv_reg[12]_i_1/O[1]
                         net (fo=1, routed)           0.000     7.766    display/clkdiv_reg[12]_i_1_n_7
    SLICE_X0Y105         FDRE                                         r  display/clkdiv_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=20, routed)          1.589    15.011    display/clk
    SLICE_X0Y105         FDRE                                         r  display/clkdiv_reg[13]/C
                         clock pessimism              0.275    15.286    
                         clock uncertainty           -0.035    15.251    
    SLICE_X0Y105         FDRE (Setup_fdre_C_D)        0.062    15.313    display/clkdiv_reg[13]
  -------------------------------------------------------------------
                         required time                         15.313    
                         arrival time                          -7.766    
  -------------------------------------------------------------------
                         slack                                  7.547    

Slack (MET) :             7.568ns  (required time - arrival time)
  Source:                 display/clkdiv_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            display/clkdiv_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.433ns  (logic 1.671ns (68.684%)  route 0.762ns (31.316%))
  Logic Levels:           4  (CARRY4=4)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.011ns = ( 15.011 - 10.000 ) 
    Source Clock Delay      (SCD):    5.312ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=20, routed)          1.710     5.312    display/clk
    SLICE_X0Y102         FDRE                                         r  display/clkdiv_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y102         FDRE (Prop_fdre_C_Q)         0.456     5.768 r  display/clkdiv_reg[1]/Q
                         net (fo=1, routed)           0.762     6.530    display/clkdiv_reg_n_1_[1]
    SLICE_X0Y102         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     7.204 r  display/clkdiv_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.204    display/clkdiv_reg[0]_i_1_n_1
    SLICE_X0Y103         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.318 r  display/clkdiv_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.318    display/clkdiv_reg[4]_i_1_n_1
    SLICE_X0Y104         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.432 r  display/clkdiv_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.432    display/clkdiv_reg[8]_i_1_n_1
    SLICE_X0Y105         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     7.745 r  display/clkdiv_reg[12]_i_1/O[3]
                         net (fo=1, routed)           0.000     7.745    display/clkdiv_reg[12]_i_1_n_5
    SLICE_X0Y105         FDRE                                         r  display/clkdiv_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=20, routed)          1.589    15.011    display/clk
    SLICE_X0Y105         FDRE                                         r  display/clkdiv_reg[15]/C
                         clock pessimism              0.275    15.286    
                         clock uncertainty           -0.035    15.251    
    SLICE_X0Y105         FDRE (Setup_fdre_C_D)        0.062    15.313    display/clkdiv_reg[15]
  -------------------------------------------------------------------
                         required time                         15.313    
                         arrival time                          -7.745    
  -------------------------------------------------------------------
                         slack                                  7.568    

Slack (MET) :             7.642ns  (required time - arrival time)
  Source:                 display/clkdiv_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            display/clkdiv_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.359ns  (logic 1.597ns (67.702%)  route 0.762ns (32.298%))
  Logic Levels:           4  (CARRY4=4)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.011ns = ( 15.011 - 10.000 ) 
    Source Clock Delay      (SCD):    5.312ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=20, routed)          1.710     5.312    display/clk
    SLICE_X0Y102         FDRE                                         r  display/clkdiv_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y102         FDRE (Prop_fdre_C_Q)         0.456     5.768 r  display/clkdiv_reg[1]/Q
                         net (fo=1, routed)           0.762     6.530    display/clkdiv_reg_n_1_[1]
    SLICE_X0Y102         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     7.204 r  display/clkdiv_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.204    display/clkdiv_reg[0]_i_1_n_1
    SLICE_X0Y103         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.318 r  display/clkdiv_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.318    display/clkdiv_reg[4]_i_1_n_1
    SLICE_X0Y104         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.432 r  display/clkdiv_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.432    display/clkdiv_reg[8]_i_1_n_1
    SLICE_X0Y105         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     7.671 r  display/clkdiv_reg[12]_i_1/O[2]
                         net (fo=1, routed)           0.000     7.671    display/clkdiv_reg[12]_i_1_n_6
    SLICE_X0Y105         FDRE                                         r  display/clkdiv_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=20, routed)          1.589    15.011    display/clk
    SLICE_X0Y105         FDRE                                         r  display/clkdiv_reg[14]/C
                         clock pessimism              0.275    15.286    
                         clock uncertainty           -0.035    15.251    
    SLICE_X0Y105         FDRE (Setup_fdre_C_D)        0.062    15.313    display/clkdiv_reg[14]
  -------------------------------------------------------------------
                         required time                         15.313    
                         arrival time                          -7.671    
  -------------------------------------------------------------------
                         slack                                  7.642    

Slack (MET) :             7.658ns  (required time - arrival time)
  Source:                 display/clkdiv_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            display/clkdiv_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.343ns  (logic 1.581ns (67.481%)  route 0.762ns (32.519%))
  Logic Levels:           4  (CARRY4=4)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.011ns = ( 15.011 - 10.000 ) 
    Source Clock Delay      (SCD):    5.312ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=20, routed)          1.710     5.312    display/clk
    SLICE_X0Y102         FDRE                                         r  display/clkdiv_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y102         FDRE (Prop_fdre_C_Q)         0.456     5.768 r  display/clkdiv_reg[1]/Q
                         net (fo=1, routed)           0.762     6.530    display/clkdiv_reg_n_1_[1]
    SLICE_X0Y102         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     7.204 r  display/clkdiv_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.204    display/clkdiv_reg[0]_i_1_n_1
    SLICE_X0Y103         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.318 r  display/clkdiv_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.318    display/clkdiv_reg[4]_i_1_n_1
    SLICE_X0Y104         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.432 r  display/clkdiv_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.432    display/clkdiv_reg[8]_i_1_n_1
    SLICE_X0Y105         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223     7.655 r  display/clkdiv_reg[12]_i_1/O[0]
                         net (fo=1, routed)           0.000     7.655    display/clkdiv_reg[12]_i_1_n_8
    SLICE_X0Y105         FDRE                                         r  display/clkdiv_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=20, routed)          1.589    15.011    display/clk
    SLICE_X0Y105         FDRE                                         r  display/clkdiv_reg[12]/C
                         clock pessimism              0.275    15.286    
                         clock uncertainty           -0.035    15.251    
    SLICE_X0Y105         FDRE (Setup_fdre_C_D)        0.062    15.313    display/clkdiv_reg[12]
  -------------------------------------------------------------------
                         required time                         15.313    
                         arrival time                          -7.655    
  -------------------------------------------------------------------
                         slack                                  7.658    

Slack (MET) :             7.661ns  (required time - arrival time)
  Source:                 display/clkdiv_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            display/clkdiv_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.340ns  (logic 1.578ns (67.440%)  route 0.762ns (32.560%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.011ns = ( 15.011 - 10.000 ) 
    Source Clock Delay      (SCD):    5.312ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=20, routed)          1.710     5.312    display/clk
    SLICE_X0Y102         FDRE                                         r  display/clkdiv_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y102         FDRE (Prop_fdre_C_Q)         0.456     5.768 r  display/clkdiv_reg[1]/Q
                         net (fo=1, routed)           0.762     6.530    display/clkdiv_reg_n_1_[1]
    SLICE_X0Y102         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     7.204 r  display/clkdiv_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.204    display/clkdiv_reg[0]_i_1_n_1
    SLICE_X0Y103         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.318 r  display/clkdiv_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.318    display/clkdiv_reg[4]_i_1_n_1
    SLICE_X0Y104         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.652 r  display/clkdiv_reg[8]_i_1/O[1]
                         net (fo=1, routed)           0.000     7.652    display/clkdiv_reg[8]_i_1_n_7
    SLICE_X0Y104         FDRE                                         r  display/clkdiv_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=20, routed)          1.589    15.011    display/clk
    SLICE_X0Y104         FDRE                                         r  display/clkdiv_reg[9]/C
                         clock pessimism              0.275    15.286    
                         clock uncertainty           -0.035    15.251    
    SLICE_X0Y104         FDRE (Setup_fdre_C_D)        0.062    15.313    display/clkdiv_reg[9]
  -------------------------------------------------------------------
                         required time                         15.313    
                         arrival time                          -7.652    
  -------------------------------------------------------------------
                         slack                                  7.661    

Slack (MET) :             7.682ns  (required time - arrival time)
  Source:                 display/clkdiv_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            display/clkdiv_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.319ns  (logic 1.557ns (67.145%)  route 0.762ns (32.855%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.011ns = ( 15.011 - 10.000 ) 
    Source Clock Delay      (SCD):    5.312ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=20, routed)          1.710     5.312    display/clk
    SLICE_X0Y102         FDRE                                         r  display/clkdiv_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y102         FDRE (Prop_fdre_C_Q)         0.456     5.768 r  display/clkdiv_reg[1]/Q
                         net (fo=1, routed)           0.762     6.530    display/clkdiv_reg_n_1_[1]
    SLICE_X0Y102         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     7.204 r  display/clkdiv_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.204    display/clkdiv_reg[0]_i_1_n_1
    SLICE_X0Y103         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.318 r  display/clkdiv_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.318    display/clkdiv_reg[4]_i_1_n_1
    SLICE_X0Y104         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     7.631 r  display/clkdiv_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000     7.631    display/clkdiv_reg[8]_i_1_n_5
    SLICE_X0Y104         FDRE                                         r  display/clkdiv_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=20, routed)          1.589    15.011    display/clk
    SLICE_X0Y104         FDRE                                         r  display/clkdiv_reg[11]/C
                         clock pessimism              0.275    15.286    
                         clock uncertainty           -0.035    15.251    
    SLICE_X0Y104         FDRE (Setup_fdre_C_D)        0.062    15.313    display/clkdiv_reg[11]
  -------------------------------------------------------------------
                         required time                         15.313    
                         arrival time                          -7.631    
  -------------------------------------------------------------------
                         slack                                  7.682    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.324ns  (arrival time - required time)
  Source:                 display/clkdiv_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            display/clkdiv_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.429ns  (logic 0.256ns (59.730%)  route 0.173ns (40.270%))
  Logic Levels:           2  (CARRY4=1 LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.037ns
    Source Clock Delay      (SCD):    1.518ns
    Clock Pessimism Removal (CPR):    0.518ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=20, routed)          0.599     1.518    display/clk
    SLICE_X0Y102         FDRE                                         r  display/clkdiv_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y102         FDRE (Prop_fdre_C_Q)         0.141     1.659 f  display/clkdiv_reg[0]/Q
                         net (fo=1, routed)           0.173     1.832    display/clkdiv_reg_n_1_[0]
    SLICE_X0Y102         LUT1 (Prop_lut1_I0_O)        0.045     1.877 r  display/clkdiv[0]_i_2/O
                         net (fo=1, routed)           0.000     1.877    display/clkdiv[0]_i_2_n_1
    SLICE_X0Y102         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070     1.947 r  display/clkdiv_reg[0]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.947    display/clkdiv_reg[0]_i_1_n_8
    SLICE_X0Y102         FDRE                                         r  display/clkdiv_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=20, routed)          0.872     2.037    display/clk
    SLICE_X0Y102         FDRE                                         r  display/clkdiv_reg[0]/C
                         clock pessimism             -0.518     1.518    
    SLICE_X0Y102         FDRE (Hold_fdre_C_D)         0.105     1.623    display/clkdiv_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.623    
                         arrival time                           1.947    
  -------------------------------------------------------------------
                         slack                                  0.324    

Slack (MET) :             0.327ns  (arrival time - required time)
  Source:                 display/clkdiv_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            display/clkdiv_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.432ns  (logic 0.256ns (59.199%)  route 0.176ns (40.801%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.036ns
    Source Clock Delay      (SCD):    1.517ns
    Clock Pessimism Removal (CPR):    0.518ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=20, routed)          0.598     1.517    display/clk
    SLICE_X0Y105         FDRE                                         r  display/clkdiv_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y105         FDRE (Prop_fdre_C_Q)         0.141     1.658 r  display/clkdiv_reg[12]/Q
                         net (fo=1, routed)           0.176     1.835    display/clkdiv_reg_n_1_[12]
    SLICE_X0Y105         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     1.950 r  display/clkdiv_reg[12]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.950    display/clkdiv_reg[12]_i_1_n_8
    SLICE_X0Y105         FDRE                                         r  display/clkdiv_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=20, routed)          0.871     2.036    display/clk
    SLICE_X0Y105         FDRE                                         r  display/clkdiv_reg[12]/C
                         clock pessimism             -0.518     1.517    
    SLICE_X0Y105         FDRE (Hold_fdre_C_D)         0.105     1.622    display/clkdiv_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.622    
                         arrival time                           1.950    
  -------------------------------------------------------------------
                         slack                                  0.327    

Slack (MET) :             0.327ns  (arrival time - required time)
  Source:                 display/clkdiv_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            display/clkdiv_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.432ns  (logic 0.256ns (59.199%)  route 0.176ns (40.801%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.036ns
    Source Clock Delay      (SCD):    1.517ns
    Clock Pessimism Removal (CPR):    0.518ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=20, routed)          0.598     1.517    display/clk
    SLICE_X0Y106         FDRE                                         r  display/clkdiv_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y106         FDRE (Prop_fdre_C_Q)         0.141     1.658 r  display/clkdiv_reg[16]/Q
                         net (fo=1, routed)           0.176     1.835    display/clkdiv_reg_n_1_[16]
    SLICE_X0Y106         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     1.950 r  display/clkdiv_reg[16]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.950    display/clkdiv_reg[16]_i_1_n_8
    SLICE_X0Y106         FDRE                                         r  display/clkdiv_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=20, routed)          0.871     2.036    display/clk
    SLICE_X0Y106         FDRE                                         r  display/clkdiv_reg[16]/C
                         clock pessimism             -0.518     1.517    
    SLICE_X0Y106         FDRE (Hold_fdre_C_D)         0.105     1.622    display/clkdiv_reg[16]
  -------------------------------------------------------------------
                         required time                         -1.622    
                         arrival time                           1.950    
  -------------------------------------------------------------------
                         slack                                  0.327    

Slack (MET) :             0.327ns  (arrival time - required time)
  Source:                 display/clkdiv_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            display/clkdiv_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.432ns  (logic 0.256ns (59.199%)  route 0.176ns (40.801%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.036ns
    Source Clock Delay      (SCD):    1.517ns
    Clock Pessimism Removal (CPR):    0.518ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=20, routed)          0.598     1.517    display/clk
    SLICE_X0Y103         FDRE                                         r  display/clkdiv_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y103         FDRE (Prop_fdre_C_Q)         0.141     1.658 r  display/clkdiv_reg[4]/Q
                         net (fo=1, routed)           0.176     1.835    display/clkdiv_reg_n_1_[4]
    SLICE_X0Y103         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     1.950 r  display/clkdiv_reg[4]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.950    display/clkdiv_reg[4]_i_1_n_8
    SLICE_X0Y103         FDRE                                         r  display/clkdiv_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=20, routed)          0.871     2.036    display/clk
    SLICE_X0Y103         FDRE                                         r  display/clkdiv_reg[4]/C
                         clock pessimism             -0.518     1.517    
    SLICE_X0Y103         FDRE (Hold_fdre_C_D)         0.105     1.622    display/clkdiv_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.622    
                         arrival time                           1.950    
  -------------------------------------------------------------------
                         slack                                  0.327    

Slack (MET) :             0.327ns  (arrival time - required time)
  Source:                 display/clkdiv_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            display/clkdiv_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.432ns  (logic 0.256ns (59.199%)  route 0.176ns (40.801%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.036ns
    Source Clock Delay      (SCD):    1.517ns
    Clock Pessimism Removal (CPR):    0.518ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=20, routed)          0.598     1.517    display/clk
    SLICE_X0Y104         FDRE                                         r  display/clkdiv_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y104         FDRE (Prop_fdre_C_Q)         0.141     1.658 r  display/clkdiv_reg[8]/Q
                         net (fo=1, routed)           0.176     1.835    display/clkdiv_reg_n_1_[8]
    SLICE_X0Y104         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     1.950 r  display/clkdiv_reg[8]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.950    display/clkdiv_reg[8]_i_1_n_8
    SLICE_X0Y104         FDRE                                         r  display/clkdiv_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=20, routed)          0.871     2.036    display/clk
    SLICE_X0Y104         FDRE                                         r  display/clkdiv_reg[8]/C
                         clock pessimism             -0.518     1.517    
    SLICE_X0Y104         FDRE (Hold_fdre_C_D)         0.105     1.622    display/clkdiv_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.622    
                         arrival time                           1.950    
  -------------------------------------------------------------------
                         slack                                  0.327    

Slack (MET) :             0.360ns  (arrival time - required time)
  Source:                 display/clkdiv_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            display/clkdiv_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.465ns  (logic 0.292ns (62.850%)  route 0.173ns (37.150%))
  Logic Levels:           2  (CARRY4=1 LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.037ns
    Source Clock Delay      (SCD):    1.518ns
    Clock Pessimism Removal (CPR):    0.518ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=20, routed)          0.599     1.518    display/clk
    SLICE_X0Y102         FDRE                                         r  display/clkdiv_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y102         FDRE (Prop_fdre_C_Q)         0.141     1.659 f  display/clkdiv_reg[0]/Q
                         net (fo=1, routed)           0.173     1.832    display/clkdiv_reg_n_1_[0]
    SLICE_X0Y102         LUT1 (Prop_lut1_I0_O)        0.045     1.877 r  display/clkdiv[0]_i_2/O
                         net (fo=1, routed)           0.000     1.877    display/clkdiv[0]_i_2_n_1
    SLICE_X0Y102         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.106     1.983 r  display/clkdiv_reg[0]_i_1/O[1]
                         net (fo=1, routed)           0.000     1.983    display/clkdiv_reg[0]_i_1_n_7
    SLICE_X0Y102         FDRE                                         r  display/clkdiv_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=20, routed)          0.872     2.037    display/clk
    SLICE_X0Y102         FDRE                                         r  display/clkdiv_reg[1]/C
                         clock pessimism             -0.518     1.518    
    SLICE_X0Y102         FDRE (Hold_fdre_C_D)         0.105     1.623    display/clkdiv_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.623    
                         arrival time                           1.983    
  -------------------------------------------------------------------
                         slack                                  0.360    

Slack (MET) :             0.363ns  (arrival time - required time)
  Source:                 display/clkdiv_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            display/clkdiv_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.468ns  (logic 0.292ns (62.334%)  route 0.176ns (37.666%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.036ns
    Source Clock Delay      (SCD):    1.517ns
    Clock Pessimism Removal (CPR):    0.518ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=20, routed)          0.598     1.517    display/clk
    SLICE_X0Y105         FDRE                                         r  display/clkdiv_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y105         FDRE (Prop_fdre_C_Q)         0.141     1.658 r  display/clkdiv_reg[12]/Q
                         net (fo=1, routed)           0.176     1.835    display/clkdiv_reg_n_1_[12]
    SLICE_X0Y105         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.151     1.986 r  display/clkdiv_reg[12]_i_1/O[1]
                         net (fo=1, routed)           0.000     1.986    display/clkdiv_reg[12]_i_1_n_7
    SLICE_X0Y105         FDRE                                         r  display/clkdiv_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=20, routed)          0.871     2.036    display/clk
    SLICE_X0Y105         FDRE                                         r  display/clkdiv_reg[13]/C
                         clock pessimism             -0.518     1.517    
    SLICE_X0Y105         FDRE (Hold_fdre_C_D)         0.105     1.622    display/clkdiv_reg[13]
  -------------------------------------------------------------------
                         required time                         -1.622    
                         arrival time                           1.986    
  -------------------------------------------------------------------
                         slack                                  0.363    

Slack (MET) :             0.363ns  (arrival time - required time)
  Source:                 display/clkdiv_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            display/clkdiv_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.468ns  (logic 0.292ns (62.334%)  route 0.176ns (37.666%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.036ns
    Source Clock Delay      (SCD):    1.517ns
    Clock Pessimism Removal (CPR):    0.518ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=20, routed)          0.598     1.517    display/clk
    SLICE_X0Y106         FDRE                                         r  display/clkdiv_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y106         FDRE (Prop_fdre_C_Q)         0.141     1.658 r  display/clkdiv_reg[16]/Q
                         net (fo=1, routed)           0.176     1.835    display/clkdiv_reg_n_1_[16]
    SLICE_X0Y106         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.151     1.986 r  display/clkdiv_reg[16]_i_1/O[1]
                         net (fo=1, routed)           0.000     1.986    display/clkdiv_reg[16]_i_1_n_7
    SLICE_X0Y106         FDRE                                         r  display/clkdiv_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=20, routed)          0.871     2.036    display/clk
    SLICE_X0Y106         FDRE                                         r  display/clkdiv_reg[17]/C
                         clock pessimism             -0.518     1.517    
    SLICE_X0Y106         FDRE (Hold_fdre_C_D)         0.105     1.622    display/clkdiv_reg[17]
  -------------------------------------------------------------------
                         required time                         -1.622    
                         arrival time                           1.986    
  -------------------------------------------------------------------
                         slack                                  0.363    

Slack (MET) :             0.363ns  (arrival time - required time)
  Source:                 display/clkdiv_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            display/clkdiv_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.468ns  (logic 0.292ns (62.334%)  route 0.176ns (37.666%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.036ns
    Source Clock Delay      (SCD):    1.517ns
    Clock Pessimism Removal (CPR):    0.518ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=20, routed)          0.598     1.517    display/clk
    SLICE_X0Y103         FDRE                                         r  display/clkdiv_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y103         FDRE (Prop_fdre_C_Q)         0.141     1.658 r  display/clkdiv_reg[4]/Q
                         net (fo=1, routed)           0.176     1.835    display/clkdiv_reg_n_1_[4]
    SLICE_X0Y103         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.151     1.986 r  display/clkdiv_reg[4]_i_1/O[1]
                         net (fo=1, routed)           0.000     1.986    display/clkdiv_reg[4]_i_1_n_7
    SLICE_X0Y103         FDRE                                         r  display/clkdiv_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=20, routed)          0.871     2.036    display/clk
    SLICE_X0Y103         FDRE                                         r  display/clkdiv_reg[5]/C
                         clock pessimism             -0.518     1.517    
    SLICE_X0Y103         FDRE (Hold_fdre_C_D)         0.105     1.622    display/clkdiv_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.622    
                         arrival time                           1.986    
  -------------------------------------------------------------------
                         slack                                  0.363    

Slack (MET) :             0.363ns  (arrival time - required time)
  Source:                 display/clkdiv_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            display/clkdiv_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.468ns  (logic 0.292ns (62.334%)  route 0.176ns (37.666%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.036ns
    Source Clock Delay      (SCD):    1.517ns
    Clock Pessimism Removal (CPR):    0.518ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=20, routed)          0.598     1.517    display/clk
    SLICE_X0Y104         FDRE                                         r  display/clkdiv_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y104         FDRE (Prop_fdre_C_Q)         0.141     1.658 r  display/clkdiv_reg[8]/Q
                         net (fo=1, routed)           0.176     1.835    display/clkdiv_reg_n_1_[8]
    SLICE_X0Y104         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.151     1.986 r  display/clkdiv_reg[8]_i_1/O[1]
                         net (fo=1, routed)           0.000     1.986    display/clkdiv_reg[8]_i_1_n_7
    SLICE_X0Y104         FDRE                                         r  display/clkdiv_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=20, routed)          0.871     2.036    display/clk
    SLICE_X0Y104         FDRE                                         r  display/clkdiv_reg[9]/C
                         clock pessimism             -0.518     1.517    
    SLICE_X0Y104         FDRE (Hold_fdre_C_D)         0.105     1.622    display/clkdiv_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.622    
                         arrival time                           1.986    
  -------------------------------------------------------------------
                         slack                                  0.363    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X0Y102    display/clkdiv_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X0Y104    display/clkdiv_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X0Y104    display/clkdiv_reg[11]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X0Y105    display/clkdiv_reg[12]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X0Y105    display/clkdiv_reg[13]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X0Y105    display/clkdiv_reg[14]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X0Y105    display/clkdiv_reg[15]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X0Y106    display/clkdiv_reg[16]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X0Y106    display/clkdiv_reg[17]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y102    display/clkdiv_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y104    display/clkdiv_reg[10]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y104    display/clkdiv_reg[11]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y105    display/clkdiv_reg[12]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y105    display/clkdiv_reg[13]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y105    display/clkdiv_reg[14]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y105    display/clkdiv_reg[15]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y106    display/clkdiv_reg[16]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y106    display/clkdiv_reg[17]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y106    display/clkdiv_reg[18]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y102    display/clkdiv_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y104    display/clkdiv_reg[10]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y104    display/clkdiv_reg[11]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y105    display/clkdiv_reg[12]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y105    display/clkdiv_reg[13]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y105    display/clkdiv_reg[14]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y105    display/clkdiv_reg[15]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y106    display/clkdiv_reg[16]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y106    display/clkdiv_reg[17]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y106    display/clkdiv_reg[18]/C



