INFO: [VRFC 10-2263] Analyzing Verilog file "/home/leo/vivado_project/2_2/project_2_2/project_2_2.srcs/sources_1/new/comparator.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module comparator
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/leo/vivado_project/2_2/project_2_2/project_2_2.srcs/sim_1/new/test.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module test
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/leo/vivado_project/2_2/project_2_2/project_2_2.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
