<!DOCTYPE HTML PUBLIC "-//W3C//DTD HTML 4.01 Transitional//EN">
<html><head><meta http-equiv="Content-Type" content="text/html;charset=iso-8859-1">
<title>/home/gtbldadm/nightlybuilds/mmwave_sdk/ti/common/sys_common_xwr16xx_dss.h File Reference</title>
<link href="doxygen.css" rel="stylesheet" type="text/css">
<link href="tabs.css" rel="stylesheet" type="text/css">
</head><body>
<table width=100%>
<tr>
  <td bgcolor="black" width="1"><a href="http://www.ti.com"><img border=0 src="../../tilogo.gif"></a></td>
  <td bgcolor="red"><img src="../../titagline.gif"></td>
</tr>
</table>
<!-- Generated by Doxygen 1.8.11 -->
  <div id="navrow1" class="tabs">
    <ul class="tablist">
      <li><a href="index.html"><span>Main&#160;Page</span></a></li>
      <li><a href="pages.html"><span>Related&#160;Pages</span></a></li>
      <li><a href="modules.html"><span>Modules</span></a></li>
      <li><a href="annotated.html"><span>Data&#160;Structures</span></a></li>
      <li class="current"><a href="files.html"><span>Files</span></a></li>
    </ul>
  </div>
  <div id="navrow2" class="tabs2">
    <ul class="tablist">
      <li><a href="files.html"><span>File&#160;List</span></a></li>
      <li><a href="globals.html"><span>Globals</span></a></li>
    </ul>
  </div>
<div id="nav-path" class="navpath">
  <ul>
<li class="navelem"><a class="el" href="dir_bdd9a5d540de89e9fe90efdfc6973a4f.html">common</a></li>  </ul>
</div>
</div><!-- top -->
<div class="header">
  <div class="summary">
<a href="#define-members">Macros</a>  </div>
  <div class="headertitle">
<div class="title">sys_common_xwr16xx_dss.h File Reference</div>  </div>
</div><!--header-->
<div class="contents">

<p>This is the common header file used by the various mmWave SDK modules for XWR16xx DSP subsystem.  
<a href="#details">More...</a></p>
<div class="textblock"><div class="dynheader">
This graph shows which files directly or indirectly include this file:</div>
<div class="dyncontent">
<div class="center"><img src="sys__common__xwr16xx__dss_8h__dep__incl.png" border="0" usemap="#_2home_2gtbldadm_2nightlybuilds_2mmwave__sdk_2ti_2common_2sys__common__xwr16xx__dss_8hdep" alt=""/></div>
<map name="_2home_2gtbldadm_2nightlybuilds_2mmwave__sdk_2ti_2common_2sys__common__xwr16xx__dss_8hdep" id="_2home_2gtbldadm_2nightlybuilds_2mmwave__sdk_2ti_2common_2sys__common__xwr16xx__dss_8hdep">
<area shape="rect" id="node2" href="sys__common__xwr16xx_8h.html" title="This is the common header file used by the various mmWave SDK modules for XWR16XX device..." alt="" coords="559,109,756,165"/>
<area shape="rect" id="node3" href="sys__common_8h.html" title="This is the common header file used by the various mmWave SDK modules. " alt="" coords="559,213,756,269"/>
<area shape="rect" id="node4" href="mmwdemo__rfparser_8c.html" title="Implements rf parser. " alt="" coords="5,325,181,351"/>
<area shape="rect" id="node5" href="mmwdemo__adcconfig_8c.html" title="Implements High level ADC open/config APIs. " alt="" coords="206,325,394,351"/>
<area shape="rect" id="node6" href="dss__main_8c.html" title="This is the main file which implements the millimeter wave Demo. " alt="" coords="1249,496,1407,537"/>
<area shape="rect" id="node7" href="mmw__config_8h.html" title="This is the header file that describes configurations for the Millimeter Wave Demo. " alt="" coords="581,317,733,359"/>
<area shape="rect" id="node8" href="mmw__cli_8c.html" title="xwr16xx/mmw/mss/mmw\l_cli.c" alt="" coords="403,496,575,537"/>
<area shape="rect" id="node10" href="mmw__lvds__stream_8c.html" title="Implements LVDS stream functionality. " alt="" coords="599,496,771,537"/>
<area shape="rect" id="node11" href="mss__main_8c.html" title="This is the main file which implements the millimeter wave Demo. " alt="" coords="825,496,991,537"/>
<area shape="rect" id="node12" href="mmw__output_8h.html" title="This is the interface/message header file for the Millimeter Wave Demo. " alt="" coords="1072,317,1224,359"/>
<area shape="rect" id="node15" href="mmw__res_8h.html" title="Defines partitioning of hardware resources (EDMA etc) among the DPCs and other components in the mill..." alt="" coords="819,414,997,441"/>
<area shape="rect" id="node9" href="mmw__mss_8h.html" title="This is the main header file for the Millimeter Wave Demo. " alt="" coords="571,407,743,448"/>
<area shape="rect" id="node13" href="mmw__dss_8h.html" title="This is the main header file for the Millimeter Wave Demo. " alt="" coords="1123,407,1291,448"/>
<area shape="rect" id="node14" href="data__path_8c.html" title="Implements Data path processing functionality. " alt="" coords="1039,496,1201,537"/>
</map>
</div>
</div>
<p><a href="sys__common__xwr16xx__dss_8h_source.html">Go to the source code of this file.</a></p>
<table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="define-members"></a>
Macros</h2></td></tr>
<tr class="memitem:ga57ac92c8769450c80928666eb4d3c7ef"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_o_c___x_w_r16_x_x___d_s_s___b_a_s_e___a_d_d_r_e_s_s.html#ga57ac92c8769450c80928666eb4d3c7ef">SOC_XWR16XX_DSS_L1D_BASE_ADDRESS</a>&#160;&#160;&#160;0x00F00000U    /* L1 Data memory space: 0x00F0:0000-0x00F0:7FFF */</td></tr>
<tr class="separator:ga57ac92c8769450c80928666eb4d3c7ef"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaca86f85df55e319cf7a12ac2fbbc56ae"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_o_c___x_w_r16_x_x___d_s_s___b_a_s_e___a_d_d_r_e_s_s.html#gaca86f85df55e319cf7a12ac2fbbc56ae">SOC_XWR16XX_DSS_L1D_SIZE</a>&#160;&#160;&#160;0x8000U        /* Size: 32KB */</td></tr>
<tr class="separator:gaca86f85df55e319cf7a12ac2fbbc56ae"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga89d7160ef4838e54e06c7ef2c47fbe65"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_o_c___x_w_r16_x_x___d_s_s___b_a_s_e___a_d_d_r_e_s_s.html#ga89d7160ef4838e54e06c7ef2c47fbe65">SOC_XWR16XX_DSS_L1P_BASE_ADDRESS</a>&#160;&#160;&#160;0x00E00000U    /* L1 Program memory space: 0x00E0:0000-0x00E0:7FFF */</td></tr>
<tr class="separator:ga89d7160ef4838e54e06c7ef2c47fbe65"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab02faa9e732e4e2463bb37c64f397e5d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_o_c___x_w_r16_x_x___d_s_s___b_a_s_e___a_d_d_r_e_s_s.html#gab02faa9e732e4e2463bb37c64f397e5d">SOC_XWR16XX_DSS_L1P_SIZE</a>&#160;&#160;&#160;0x8000U        /* Size: 32KB */</td></tr>
<tr class="separator:gab02faa9e732e4e2463bb37c64f397e5d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga656b9b82e3d86dad7a92bb0cda8f7ee8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_o_c___x_w_r16_x_x___d_s_s___b_a_s_e___a_d_d_r_e_s_s.html#ga656b9b82e3d86dad7a92bb0cda8f7ee8">SOC_XWR16XX_DSS_L2_UMAP0_BASE_ADDRESS</a>&#160;&#160;&#160;0x00800000U    /* L2 UMAP0 RAM space: 0x0080:0000-0x0081:FFFF */</td></tr>
<tr class="separator:ga656b9b82e3d86dad7a92bb0cda8f7ee8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga476ac0513848d91366c4cda6d3958a97"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_o_c___x_w_r16_x_x___d_s_s___b_a_s_e___a_d_d_r_e_s_s.html#ga476ac0513848d91366c4cda6d3958a97">SOC_XWR16XX_DSS_L2_UMAP0_SIZE</a>&#160;&#160;&#160;0x20000U       /* Size: 128KB */</td></tr>
<tr class="separator:ga476ac0513848d91366c4cda6d3958a97"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga044d24e8a1c5faa425bb498d4627e330"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_o_c___x_w_r16_x_x___d_s_s___b_a_s_e___a_d_d_r_e_s_s.html#ga044d24e8a1c5faa425bb498d4627e330">SOC_XWR16XX_DSS_L2_UMAP1_BASE_ADDRESS</a>&#160;&#160;&#160;0x007E0000U    /* L2 UMAP1 RAM space: 0x007E:0000-0x007F:FFFF */</td></tr>
<tr class="separator:ga044d24e8a1c5faa425bb498d4627e330"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2cd7e8f596024beaedddea5c0b7b22bd"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_o_c___x_w_r16_x_x___d_s_s___b_a_s_e___a_d_d_r_e_s_s.html#ga2cd7e8f596024beaedddea5c0b7b22bd">SOC_XWR16XX_DSS_L2_UMAP1_SIZE</a>&#160;&#160;&#160;0x20000U       /* Size: 128KB */</td></tr>
<tr class="separator:ga2cd7e8f596024beaedddea5c0b7b22bd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7f676cf6d955e02d94fdf555400980c4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_o_c___x_w_r16_x_x___d_s_s___b_a_s_e___a_d_d_r_e_s_s.html#ga7f676cf6d955e02d94fdf555400980c4">SOC_XWR16XX_DSS_EDMA_TPCC0_BASE_ADDRESS</a>&#160;&#160;&#160;0x02010000U    /* EDMA TPCC0 memory space: 0x0201:0000-0x0201:3FFF */</td></tr>
<tr class="separator:ga7f676cf6d955e02d94fdf555400980c4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3f4fed995afddb83ce72de822511d981"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_o_c___x_w_r16_x_x___d_s_s___b_a_s_e___a_d_d_r_e_s_s.html#ga3f4fed995afddb83ce72de822511d981">SOC_XWR16XX_DSS_EDMA_TPCC1_BASE_ADDRESS</a>&#160;&#160;&#160;0x020A0000U    /* EDMA TPCC1 memory space: 0x020A:0000-0x020A:3FFF */</td></tr>
<tr class="separator:ga3f4fed995afddb83ce72de822511d981"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0185fa44b536458509633830314c7119"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_o_c___x_w_r16_x_x___d_s_s___b_a_s_e___a_d_d_r_e_s_s.html#ga0185fa44b536458509633830314c7119">SOC_XWR16XX_DSS_EDMA_TPTC0_BASE_ADDRESS</a>&#160;&#160;&#160;0x02000000U    /* EDMA TPTC0 memory space: 0x0200:0000-0x0200:03FF */</td></tr>
<tr class="separator:ga0185fa44b536458509633830314c7119"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga327887995b465837249e44e6710ab133"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_o_c___x_w_r16_x_x___d_s_s___b_a_s_e___a_d_d_r_e_s_s.html#ga327887995b465837249e44e6710ab133">SOC_XWR16XX_DSS_EDMA_TPTC1_BASE_ADDRESS</a>&#160;&#160;&#160;0x02000800U    /* EDMA TPTC1 memory space: 0x0200:0800-0x0200:0BFF */</td></tr>
<tr class="separator:ga327887995b465837249e44e6710ab133"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaeaf45c41c4437039a6b72eae2e99c343"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_o_c___x_w_r16_x_x___d_s_s___b_a_s_e___a_d_d_r_e_s_s.html#gaeaf45c41c4437039a6b72eae2e99c343">SOC_XWR16XX_DSS_EDMA_TPTC2_BASE_ADDRESS</a>&#160;&#160;&#160;0x02090000U    /* EDMA TPTC2 memory space: 0x0209:0000-0x0209:03FF */</td></tr>
<tr class="separator:gaeaf45c41c4437039a6b72eae2e99c343"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaaea6125298cc3fc623238ee4d9aab3be"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_o_c___x_w_r16_x_x___d_s_s___b_a_s_e___a_d_d_r_e_s_s.html#gaaea6125298cc3fc623238ee4d9aab3be">SOC_XWR16XX_DSS_EDMA_TPTC3_BASE_ADDRESS</a>&#160;&#160;&#160;0x02090400U    /* EDMA TPTC3 memory space: 0x0209:0400-0x0209:07FF */</td></tr>
<tr class="separator:gaaea6125298cc3fc623238ee4d9aab3be"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3deb92d44a9c9c497f1e6c4fe5c81e07"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_o_c___x_w_r16_x_x___d_s_s___b_a_s_e___a_d_d_r_e_s_s.html#ga3deb92d44a9c9c497f1e6c4fe5c81e07">EDMA_CC0_BASE_ADDRESS</a>&#160;&#160;&#160;<a class="el" href="group___s_o_c___x_w_r16_x_x___d_s_s___b_a_s_e___a_d_d_r_e_s_s.html#ga7f676cf6d955e02d94fdf555400980c4">SOC_XWR16XX_DSS_EDMA_TPCC0_BASE_ADDRESS</a></td></tr>
<tr class="separator:ga3deb92d44a9c9c497f1e6c4fe5c81e07"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga96038a3b3348d575f0a98012c0e43462"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_o_c___x_w_r16_x_x___d_s_s___b_a_s_e___a_d_d_r_e_s_s.html#ga96038a3b3348d575f0a98012c0e43462">EDMA_CC0_TC0_BASE_ADDRESS</a>&#160;&#160;&#160;<a class="el" href="group___s_o_c___x_w_r16_x_x___d_s_s___b_a_s_e___a_d_d_r_e_s_s.html#ga0185fa44b536458509633830314c7119">SOC_XWR16XX_DSS_EDMA_TPTC0_BASE_ADDRESS</a></td></tr>
<tr class="separator:ga96038a3b3348d575f0a98012c0e43462"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4b0b6cbb95e201d4b3a79564015c7f7c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_o_c___x_w_r16_x_x___d_s_s___b_a_s_e___a_d_d_r_e_s_s.html#ga4b0b6cbb95e201d4b3a79564015c7f7c">EDMA_CC0_TC1_BASE_ADDRESS</a>&#160;&#160;&#160;<a class="el" href="group___s_o_c___x_w_r16_x_x___d_s_s___b_a_s_e___a_d_d_r_e_s_s.html#ga327887995b465837249e44e6710ab133">SOC_XWR16XX_DSS_EDMA_TPTC1_BASE_ADDRESS</a></td></tr>
<tr class="separator:ga4b0b6cbb95e201d4b3a79564015c7f7c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6c01863c115d2d8bb1c22f382af74b0b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_o_c___x_w_r16_x_x___d_s_s___b_a_s_e___a_d_d_r_e_s_s.html#ga6c01863c115d2d8bb1c22f382af74b0b">EDMA_CC1_BASE_ADDRESS</a>&#160;&#160;&#160;<a class="el" href="group___s_o_c___x_w_r16_x_x___d_s_s___b_a_s_e___a_d_d_r_e_s_s.html#ga3f4fed995afddb83ce72de822511d981">SOC_XWR16XX_DSS_EDMA_TPCC1_BASE_ADDRESS</a></td></tr>
<tr class="separator:ga6c01863c115d2d8bb1c22f382af74b0b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaea5b6b6c3f2d1398c6950966ba231130"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_o_c___x_w_r16_x_x___d_s_s___b_a_s_e___a_d_d_r_e_s_s.html#gaea5b6b6c3f2d1398c6950966ba231130">EDMA_CC1_TC0_BASE_ADDRESS</a>&#160;&#160;&#160;<a class="el" href="group___s_o_c___x_w_r16_x_x___d_s_s___b_a_s_e___a_d_d_r_e_s_s.html#gaeaf45c41c4437039a6b72eae2e99c343">SOC_XWR16XX_DSS_EDMA_TPTC2_BASE_ADDRESS</a></td></tr>
<tr class="separator:gaea5b6b6c3f2d1398c6950966ba231130"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga09399b85a110fc78acc6637cff6de5b1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_o_c___x_w_r16_x_x___d_s_s___b_a_s_e___a_d_d_r_e_s_s.html#ga09399b85a110fc78acc6637cff6de5b1">EDMA_CC1_TC1_BASE_ADDRESS</a>&#160;&#160;&#160;<a class="el" href="group___s_o_c___x_w_r16_x_x___d_s_s___b_a_s_e___a_d_d_r_e_s_s.html#gaaea6125298cc3fc623238ee4d9aab3be">SOC_XWR16XX_DSS_EDMA_TPTC3_BASE_ADDRESS</a></td></tr>
<tr class="separator:ga09399b85a110fc78acc6637cff6de5b1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga05a05bb05be657b75f02c6305cf6416e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_o_c___x_w_r16_x_x___d_s_s___b_a_s_e___a_d_d_r_e_s_s.html#ga05a05bb05be657b75f02c6305cf6416e">SOC_XWR16XX_DSS_DSSREG_BASE_ADDRESS</a>&#160;&#160;&#160;0x02000400U    /* DSS Controller Registers memroy space: 0x0200:0400-0x0200:07FF */</td></tr>
<tr class="separator:ga05a05bb05be657b75f02c6305cf6416e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaeb62082005e1f4c280eaf7ae475f6320"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_o_c___x_w_r16_x_x___d_s_s___b_a_s_e___a_d_d_r_e_s_s.html#gaeb62082005e1f4c280eaf7ae475f6320">SOC_XWR16XX_DSS_DSSREG2_BASE_ADDRESS</a>&#160;&#160;&#160;0x02000C00U    /* DSS Controller2 Registers memroy space: 0x0200:0C00-0x0200:0FFF */</td></tr>
<tr class="separator:gaeb62082005e1f4c280eaf7ae475f6320"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0c915f0465743b6ec61800dff4d4d167"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_o_c___x_w_r16_x_x___d_s_s___b_a_s_e___a_d_d_r_e_s_s.html#ga0c915f0465743b6ec61800dff4d4d167">SOC_XWR16XX_DSP_ICFG_BASE_ADDRESS</a>&#160;&#160;&#160;0x01800000U    /* DSP (C674) Megamodule base address */</td></tr>
<tr class="separator:ga0c915f0465743b6ec61800dff4d4d167"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa007568aab14c29adaaf8582a9f4c886"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_o_c___x_w_r16_x_x___d_s_s___b_a_s_e___a_d_d_r_e_s_s.html#gaa007568aab14c29adaaf8582a9f4c886">SOC_XWR16XX_DSS_GPCFG_BASE_ADDRESS</a>&#160;&#160;&#160;0x05FFF800U    /* GPCFG Registers memroy space: 0x05FF:F800 - 0x05FF:FBFF */</td></tr>
<tr class="separator:gaa007568aab14c29adaaf8582a9f4c886"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8137c384d1bd22374afedf8f65798b2e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_o_c___x_w_r16_x_x___d_s_s___b_a_s_e___a_d_d_r_e_s_s.html#ga8137c384d1bd22374afedf8f65798b2e">SOC_XWR16XX_DSS_L3RAM_BASE_ADDRESS</a>&#160;&#160;&#160;0x20000000U    /* L3 shared memory */</td></tr>
<tr class="separator:ga8137c384d1bd22374afedf8f65798b2e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6c76ef2d5003152328d71695f98d2c1a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_o_c___x_w_r16_x_x___d_s_s___b_a_s_e___a_d_d_r_e_s_s.html#ga6c76ef2d5003152328d71695f98d2c1a">SOC_XWR16XX_DSS_L3RAM_SIZE</a>&#160;&#160;&#160;MMWAVE_L3RAM_NUM_BANK*MMWAVE_SHMEM_BANK_SIZE       /* Size of L3 RAM */</td></tr>
<tr class="separator:ga6c76ef2d5003152328d71695f98d2c1a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1a6cbfe58f769001de3ab15e62ca58e1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_o_c___x_w_r16_x_x___d_s_s___b_a_s_e___a_d_d_r_e_s_s.html#ga1a6cbfe58f769001de3ab15e62ca58e1">SOC_XWR16XX_DSS_ADCBUF_BASE_ADDRESS</a>&#160;&#160;&#160;0x21000000U    /* ADC buffer memroy space: 0x2100:0000-0x2100:07FC */</td></tr>
<tr class="separator:ga1a6cbfe58f769001de3ab15e62ca58e1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga744e1276ee0e11790d389540d5f2d34a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_o_c___x_w_r16_x_x___d_s_s___b_a_s_e___a_d_d_r_e_s_s.html#ga744e1276ee0e11790d389540d5f2d34a">SOC_XWR16XX_DSS_ADCBUF_SIZE</a>&#160;&#160;&#160;0x8000U        /* Size: 32KB */</td></tr>
<tr class="separator:ga744e1276ee0e11790d389540d5f2d34a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga654a0550ac2a4bd947db56e2d76e4a35"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_o_c___x_w_r16_x_x___d_s_s___b_a_s_e___a_d_d_r_e_s_s.html#ga654a0550ac2a4bd947db56e2d76e4a35">SOC_XWR16XX_DSS_CHIRPINFO_BASE_ADDRESS</a>&#160;&#160;&#160;0x21028000U    /* Chirp INFO memroy space: 0x2102:8000-0x2102:9FFF */</td></tr>
<tr class="separator:ga654a0550ac2a4bd947db56e2d76e4a35"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga573bb00fc1bae9158d651f5be8827beb"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_o_c___x_w_r16_x_x___d_s_s___b_a_s_e___a_d_d_r_e_s_s.html#ga573bb00fc1bae9158d651f5be8827beb">SOC_XWR16XX_DSS_CHIRPINFO_SIZE</a>&#160;&#160;&#160;0x2000U        /* Size: 8KB */</td></tr>
<tr class="separator:ga573bb00fc1bae9158d651f5be8827beb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0fef95e12c57be333e0d27e0a7b92936"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_o_c___x_w_r16_x_x___d_s_s___b_a_s_e___a_d_d_r_e_s_s.html#ga0fef95e12c57be333e0d27e0a7b92936">SOC_XWR16XX_DSS_HSRAM_BASE_ADDRESS</a>&#160;&#160;&#160;0x21080000U    /* HS-RAM shared memory : 0x2108:0000-2108:7FFC */</td></tr>
<tr class="separator:ga0fef95e12c57be333e0d27e0a7b92936"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga29513f0a9ed3c4cfaa351877c71270f3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_o_c___x_w_r16_x_x___d_s_s___b_a_s_e___a_d_d_r_e_s_s.html#ga29513f0a9ed3c4cfaa351877c71270f3">SOC_XWR16XX_DSS_HSRAM_SIZE</a>&#160;&#160;&#160;0x8000U        /* Size: 32KB */</td></tr>
<tr class="separator:ga29513f0a9ed3c4cfaa351877c71270f3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga193f81392b5c9294c6ca7fa455a58a06"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_o_c___x_w_r16_x_x___d_s_s___b_a_s_e___a_d_d_r_e_s_s.html#ga193f81392b5c9294c6ca7fa455a58a06">SOC_XWR16XX_DSS_RTIA_BASE_ADDRESS</a>&#160;&#160;&#160;0x02020000U</td></tr>
<tr class="separator:ga193f81392b5c9294c6ca7fa455a58a06"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab7386d906eaf3e6ffe7f54ec68094eed"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_o_c___x_w_r16_x_x___d_s_s___b_a_s_e___a_d_d_r_e_s_s.html#gab7386d906eaf3e6ffe7f54ec68094eed">SOC_XWR16XX_DSS_RTIB_BASE_ADDRESS</a>&#160;&#160;&#160;0x020F0000U</td></tr>
<tr class="separator:gab7386d906eaf3e6ffe7f54ec68094eed"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga31ba9c979197fb0a690a7d41554969ff"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_o_c___x_w_r16_x_x___d_s_s___b_a_s_e___a_d_d_r_e_s_s.html#ga31ba9c979197fb0a690a7d41554969ff">SOC_XWR16XX_DSS_SCI_BASE_ADDRESS</a>&#160;&#160;&#160;0x02030000U</td></tr>
<tr class="separator:ga31ba9c979197fb0a690a7d41554969ff"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab024feca69bf3de438e1f4dffb46e565"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_o_c___x_w_r16_x_x___d_s_s___b_a_s_e___a_d_d_r_e_s_s.html#gab024feca69bf3de438e1f4dffb46e565">SOC_XWR16XX_DSS_STC_BASE_ADDRESS</a>&#160;&#160;&#160;0x02040000U</td></tr>
<tr class="separator:gab024feca69bf3de438e1f4dffb46e565"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf9bf285aea9e10ac0f6bca633ab96ac7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_o_c___x_w_r16_x_x___d_s_s___b_a_s_e___a_d_d_r_e_s_s.html#gaf9bf285aea9e10ac0f6bca633ab96ac7">SOC_XWR16XX_DSS_VIN_BASE_ADDRESS</a>&#160;&#160;&#160;0x02050000U</td></tr>
<tr class="separator:gaf9bf285aea9e10ac0f6bca633ab96ac7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga616ff7f5bebd3af573850e583bcf87a0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_o_c___x_w_r16_x_x___d_s_s___b_a_s_e___a_d_d_r_e_s_s.html#ga616ff7f5bebd3af573850e583bcf87a0">SOC_XWR16XX_DSS_CBUFF_BASE_ADDRESS</a>&#160;&#160;&#160;0x02070000U</td></tr>
<tr class="separator:ga616ff7f5bebd3af573850e583bcf87a0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga300ede836097d41eab66c7001f828168"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_o_c___x_w_r16_x_x___d_s_s___b_a_s_e___a_d_d_r_e_s_s.html#ga300ede836097d41eab66c7001f828168">SOC_XWR16XX_DSS_ESM_BASE_ADDRESS</a>&#160;&#160;&#160;0x020D0000U</td></tr>
<tr class="separator:ga300ede836097d41eab66c7001f828168"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab79f6b8baf8fdef1fe5fb3c83bd0c3a2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_o_c___x_w_r16_x_x___d_s_s___b_a_s_e___a_d_d_r_e_s_s.html#gab79f6b8baf8fdef1fe5fb3c83bd0c3a2">SOC_XWR16XX_DSS_RCM_BASE_ADDRESS</a>&#160;&#160;&#160;0x05FFFF00U</td></tr>
<tr class="separator:gab79f6b8baf8fdef1fe5fb3c83bd0c3a2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaca9320254bdc53ccbc33084d94662040"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_o_c___x_w_r16_x_x___d_s_s___b_a_s_e___a_d_d_r_e_s_s.html#gaca9320254bdc53ccbc33084d94662040">SOC_XWR16XX_DSS_TOP_RCM_BASE_ADDRESS</a>&#160;&#160;&#160;0x05FFE100U</td></tr>
<tr class="separator:gaca9320254bdc53ccbc33084d94662040"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gacd10a21e60ba392ad6d8f9ec59d01b81"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_o_c___x_w_r16_x_x___d_s_s___b_a_s_e___a_d_d_r_e_s_s.html#gacd10a21e60ba392ad6d8f9ec59d01b81">SOC_XWR16XX_DSS_CRC_BASE_ADDRESS</a>&#160;&#160;&#160;0x22000000U</td></tr>
<tr class="separator:gacd10a21e60ba392ad6d8f9ec59d01b81"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabc017d5a564c2b117c0627f9045e3926"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_o_c___x_w_r16_x_x___d_s_s___b_a_s_e___a_d_d_r_e_s_s.html#gabc017d5a564c2b117c0627f9045e3926">SOC_XWR16XX_DSS_MBOX_DSS_MSS_REG_BASE_ADDRESS</a>&#160;&#160;&#160;0x04608300U</td></tr>
<tr class="separator:gabc017d5a564c2b117c0627f9045e3926"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga53699018a893a5b7e3539b0df24f167c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_o_c___x_w_r16_x_x___d_s_s___b_a_s_e___a_d_d_r_e_s_s.html#ga53699018a893a5b7e3539b0df24f167c">SOC_XWR16XX_DSS_MBOX_DSS_MSS_MEM_BASE_ADDRESS</a>&#160;&#160;&#160;0x50605000U</td></tr>
<tr class="separator:ga53699018a893a5b7e3539b0df24f167c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8ad26fb8e91eec67034c20c93e13360c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_o_c___x_w_r16_x_x___d_s_s___b_a_s_e___a_d_d_r_e_s_s.html#ga8ad26fb8e91eec67034c20c93e13360c">SOC_XWR16XX_DSS_MBOX_MSS_DSS_REG_BASE_ADDRESS</a>&#160;&#160;&#160;0x04608400U</td></tr>
<tr class="separator:ga8ad26fb8e91eec67034c20c93e13360c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaea43e145ff198b005559acc3ec2e4593"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_o_c___x_w_r16_x_x___d_s_s___b_a_s_e___a_d_d_r_e_s_s.html#gaea43e145ff198b005559acc3ec2e4593">SOC_XWR16XX_DSS_MBOX_MSS_DSS_MEM_BASE_ADDRESS</a>&#160;&#160;&#160;0x50604000U</td></tr>
<tr class="separator:gaea43e145ff198b005559acc3ec2e4593"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga70664d5926c352e012d413dfd6b826ef"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_o_c___x_w_r16_x_x___d_s_s___b_a_s_e___a_d_d_r_e_s_s.html#ga70664d5926c352e012d413dfd6b826ef">SOC_XWR16XX_DSS_MBOX_DSS_BSS_REG_BASE_ADDRESS</a>&#160;&#160;&#160;0x04608100U</td></tr>
<tr class="separator:ga70664d5926c352e012d413dfd6b826ef"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4bb114f225e5929b645d68aa96c84cfb"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_o_c___x_w_r16_x_x___d_s_s___b_a_s_e___a_d_d_r_e_s_s.html#ga4bb114f225e5929b645d68aa96c84cfb">SOC_XWR16XX_DSS_MBOX_DSS_BSS_MEM_BASE_ADDRESS</a>&#160;&#160;&#160;0x50607000U</td></tr>
<tr class="separator:ga4bb114f225e5929b645d68aa96c84cfb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1041feb2388568b3ad3563af32ef4bde"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_o_c___x_w_r16_x_x___d_s_s___b_a_s_e___a_d_d_r_e_s_s.html#ga1041feb2388568b3ad3563af32ef4bde">SOC_XWR16XX_DSS_MBOX_BSS_DSS_REG_BASE_ADDRESS</a>&#160;&#160;&#160;0x04608200U</td></tr>
<tr class="separator:ga1041feb2388568b3ad3563af32ef4bde"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4228d3089685d228592ad25791269871"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_o_c___x_w_r16_x_x___d_s_s___b_a_s_e___a_d_d_r_e_s_s.html#ga4228d3089685d228592ad25791269871">SOC_XWR16XX_DSS_MBOX_BSS_DSS_MEM_BASE_ADDRESS</a>&#160;&#160;&#160;0x50606000U</td></tr>
<tr class="separator:ga4228d3089685d228592ad25791269871"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2c6c2a10e02922a6beca429fc4f09886"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_o_c___x_w_r16_x_x___d_s_s___i_n_t_e_r_r_u_p_t_s___m_a_p.html#ga2c6c2a10e02922a6beca429fc4f09886">SOC_XWR16XX_DSS_INTC_EVENT0</a>&#160;&#160;&#160;(0U)</td></tr>
<tr class="separator:ga2c6c2a10e02922a6beca429fc4f09886"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8dac804d057d9b10f0ad388611302694"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_o_c___x_w_r16_x_x___d_s_s___i_n_t_e_r_r_u_p_t_s___m_a_p.html#ga8dac804d057d9b10f0ad388611302694">SOC_XWR16XX_DSS_INTC_EVENT1</a>&#160;&#160;&#160;(1U)</td></tr>
<tr class="separator:ga8dac804d057d9b10f0ad388611302694"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga21d7b73d1e5b99ebf239cdb6d8b34d24"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_o_c___x_w_r16_x_x___d_s_s___i_n_t_e_r_r_u_p_t_s___m_a_p.html#ga21d7b73d1e5b99ebf239cdb6d8b34d24">SOC_XWR16XX_DSS_INTC_EVENT2</a>&#160;&#160;&#160;(2U)</td></tr>
<tr class="separator:ga21d7b73d1e5b99ebf239cdb6d8b34d24"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6138adbc79d5431e684c59ae432ed445"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_o_c___x_w_r16_x_x___d_s_s___i_n_t_e_r_r_u_p_t_s___m_a_p.html#ga6138adbc79d5431e684c59ae432ed445">SOC_XWR16XX_DSS_INTC_EVENT3</a>&#160;&#160;&#160;(3U)</td></tr>
<tr class="separator:ga6138adbc79d5431e684c59ae432ed445"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga214d287f9deb6815d20030612355193b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_o_c___x_w_r16_x_x___d_s_s___i_n_t_e_r_r_u_p_t_s___m_a_p.html#ga214d287f9deb6815d20030612355193b">SOC_XWR16XX_DSS_INTC_IDMAINT0</a>&#160;&#160;&#160;(13U)    /* IDMA channel 0 interrupt */</td></tr>
<tr class="separator:ga214d287f9deb6815d20030612355193b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gadc29c38f2dcf3ef43ce02798cfcc89c4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_o_c___x_w_r16_x_x___d_s_s___i_n_t_e_r_r_u_p_t_s___m_a_p.html#gadc29c38f2dcf3ef43ce02798cfcc89c4">SOC_XWR16XX_DSS_INTC_IDMAINT1</a>&#160;&#160;&#160;(14U)    /* IDMA channel 1 interrupt */</td></tr>
<tr class="separator:gadc29c38f2dcf3ef43ce02798cfcc89c4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2c95511573b08e6afc0d4dd202ad573c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_o_c___x_w_r16_x_x___d_s_s___i_n_t_e_r_r_u_p_t_s___m_a_p.html#ga2c95511573b08e6afc0d4dd202ad573c">SOC_XWR16XX_DSS_INTC_EVENT_TPTC0_IRQ_DONE</a>&#160;&#160;&#160;(16U)</td></tr>
<tr class="separator:ga2c95511573b08e6afc0d4dd202ad573c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1f82eb422b1867127019c11f0a17b110"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_o_c___x_w_r16_x_x___d_s_s___i_n_t_e_r_r_u_p_t_s___m_a_p.html#ga1f82eb422b1867127019c11f0a17b110">SOC_XWR16XX_DSS_INTC_EVENT_TPTC0_IRQ_ERR</a>&#160;&#160;&#160;(17U)</td></tr>
<tr class="separator:ga1f82eb422b1867127019c11f0a17b110"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6abeea869b83a65669f25dc88146ee86"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_o_c___x_w_r16_x_x___d_s_s___i_n_t_e_r_r_u_p_t_s___m_a_p.html#ga6abeea869b83a65669f25dc88146ee86">SOC_XWR16XX_DSS_INTC_EVENT_TPTC1_IRQ_DONE</a>&#160;&#160;&#160;(18U)</td></tr>
<tr class="separator:ga6abeea869b83a65669f25dc88146ee86"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga28730319520092fc3dce37b2e4fc83a1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_o_c___x_w_r16_x_x___d_s_s___i_n_t_e_r_r_u_p_t_s___m_a_p.html#ga28730319520092fc3dce37b2e4fc83a1">SOC_XWR16XX_DSS_INTC_EVENT_TPTC1_IRQ_ERR</a>&#160;&#160;&#160;(19U)</td></tr>
<tr class="separator:ga28730319520092fc3dce37b2e4fc83a1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa535d15e6a33d84d8b3d231ebdb3b324"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_o_c___x_w_r16_x_x___d_s_s___i_n_t_e_r_r_u_p_t_s___m_a_p.html#gaa535d15e6a33d84d8b3d231ebdb3b324">SOC_XWR16XX_DSS_INTC_EVENT_TPCC0_IRQ_DONE</a>&#160;&#160;&#160;(20U)</td></tr>
<tr class="separator:gaa535d15e6a33d84d8b3d231ebdb3b324"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac08566366122195bdf7dd4f7c4c509cb"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_o_c___x_w_r16_x_x___d_s_s___i_n_t_e_r_r_u_p_t_s___m_a_p.html#gac08566366122195bdf7dd4f7c4c509cb">SOC_XWR16XX_DSS_INTC_EVENT_TPCC0_IRQ_ERR</a>&#160;&#160;&#160;(21U)</td></tr>
<tr class="separator:gac08566366122195bdf7dd4f7c4c509cb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga39978bc55f97fdc33d02053d4612e9ba"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_o_c___x_w_r16_x_x___d_s_s___i_n_t_e_r_r_u_p_t_s___m_a_p.html#ga39978bc55f97fdc33d02053d4612e9ba">SOC_XWR16XX_DSS_INTC_EVENT_CBUFF_IRQ</a>&#160;&#160;&#160;(22U)</td></tr>
<tr class="separator:ga39978bc55f97fdc33d02053d4612e9ba"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga592f34da6540580ede6229b6279705f1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_o_c___x_w_r16_x_x___d_s_s___i_n_t_e_r_r_u_p_t_s___m_a_p.html#ga592f34da6540580ede6229b6279705f1">SOC_XWR16XX_DSS_INTC_EVENT_CBUFF_ERR_INTR</a>&#160;&#160;&#160;(24U)</td></tr>
<tr class="separator:ga592f34da6540580ede6229b6279705f1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2265c0d57e0d85030373f464da8bb904"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_o_c___x_w_r16_x_x___d_s_s___i_n_t_e_r_r_u_p_t_s___m_a_p.html#ga2265c0d57e0d85030373f464da8bb904">SOC_XWR16XX_DSS_INTC_EVENT_FRAME_START</a>&#160;&#160;&#160;(26U)</td></tr>
<tr class="separator:ga2265c0d57e0d85030373f464da8bb904"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gacd1dc39ff0ae477d70c3aedf347a0083"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_o_c___x_w_r16_x_x___d_s_s___i_n_t_e_r_r_u_p_t_s___m_a_p.html#gacd1dc39ff0ae477d70c3aedf347a0083">SOC_XWR16XX_DSS_INTC_EVENT_DMM_SWINT0</a>&#160;&#160;&#160;(26U)</td></tr>
<tr class="separator:gacd1dc39ff0ae477d70c3aedf347a0083"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8d8a31fea5490cd2cd57155dc18c0ffd"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_o_c___x_w_r16_x_x___d_s_s___i_n_t_e_r_r_u_p_t_s___m_a_p.html#ga8d8a31fea5490cd2cd57155dc18c0ffd">SOC_XWR16XX_DSS_INTC_EVENT_DMM_SWINT39</a>&#160;&#160;&#160;(26U)</td></tr>
<tr class="separator:ga8d8a31fea5490cd2cd57155dc18c0ffd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga79faff4f36ef76d0dcf7542a5a43195a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_o_c___x_w_r16_x_x___d_s_s___i_n_t_e_r_r_u_p_t_s___m_a_p.html#ga79faff4f36ef76d0dcf7542a5a43195a">SOC_XWR16XX_DSS_INTC_EVENT_CHIRP_AVAIL</a>&#160;&#160;&#160;(27U)</td></tr>
<tr class="separator:ga79faff4f36ef76d0dcf7542a5a43195a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4a550cf1b7827298ad4b43febc345ece"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_o_c___x_w_r16_x_x___d_s_s___i_n_t_e_r_r_u_p_t_s___m_a_p.html#ga4a550cf1b7827298ad4b43febc345ece">SOC_XWR16XX_DSS_INTC_EVENT_DMM_SWINT2</a>&#160;&#160;&#160;(27U)</td></tr>
<tr class="separator:ga4a550cf1b7827298ad4b43febc345ece"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga381a817a241465558a1e0e4e3306dcfc"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_o_c___x_w_r16_x_x___d_s_s___i_n_t_e_r_r_u_p_t_s___m_a_p.html#ga381a817a241465558a1e0e4e3306dcfc">SOC_XWR16XX_DSS_INTC_EVENT_DMM_SWINT43</a>&#160;&#160;&#160;(27U)</td></tr>
<tr class="separator:ga381a817a241465558a1e0e4e3306dcfc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab0fede50cbf9a1ed6c6123bb132e7b35"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_o_c___x_w_r16_x_x___d_s_s___i_n_t_e_r_r_u_p_t_s___m_a_p.html#gab0fede50cbf9a1ed6c6123bb132e7b35">SOC_XWR16XX_DSS_INTC_EVENT_HW_ACC_PARAM_DONE</a>&#160;&#160;&#160;(29U)</td></tr>
<tr class="separator:gab0fede50cbf9a1ed6c6123bb132e7b35"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaaeb0d8e6a182df83ae67bf136e689b63"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_o_c___x_w_r16_x_x___d_s_s___i_n_t_e_r_r_u_p_t_s___m_a_p.html#gaaeb0d8e6a182df83ae67bf136e689b63">SOC_XWR16XX_DSS_INTC_EVENT_HW_ACC_DONE</a>&#160;&#160;&#160;(30U)</td></tr>
<tr class="separator:gaaeb0d8e6a182df83ae67bf136e689b63"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga18f8ba1ca6043ec3b7b1b3de0ca3b5d4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_o_c___x_w_r16_x_x___d_s_s___i_n_t_e_r_r_u_p_t_s___m_a_p.html#ga18f8ba1ca6043ec3b7b1b3de0ca3b5d4">SOC_XWR16XX_DSS_INTC_EVENT_HW_ACC_ERR</a>&#160;&#160;&#160;(31U)</td></tr>
<tr class="separator:ga18f8ba1ca6043ec3b7b1b3de0ca3b5d4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaccd2073571cdd8e773f2769e1590320b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_o_c___x_w_r16_x_x___d_s_s___i_n_t_e_r_r_u_p_t_s___m_a_p.html#gaccd2073571cdd8e773f2769e1590320b">SOC_XWR16XX_DSS_INTC_EVENT_ESM_LOW_PRIORITY</a>&#160;&#160;&#160;(32U)</td></tr>
<tr class="separator:gaccd2073571cdd8e773f2769e1590320b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5bb4ce6cde425ada585249cd3f37864e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_o_c___x_w_r16_x_x___d_s_s___i_n_t_e_r_r_u_p_t_s___m_a_p.html#ga5bb4ce6cde425ada585249cd3f37864e">SOC_XWR16XX_DSS_INTC_EVENT_MCRC</a>&#160;&#160;&#160;(33U)</td></tr>
<tr class="separator:ga5bb4ce6cde425ada585249cd3f37864e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4c77e9bbf2d6770c66bed2407a425635"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_o_c___x_w_r16_x_x___d_s_s___i_n_t_e_r_r_u_p_t_s___m_a_p.html#ga4c77e9bbf2d6770c66bed2407a425635">SOC_XWR16XX_DSS_INTC_EVENT_PROG_FILT_ERR</a>&#160;&#160;&#160;(34U)</td></tr>
<tr class="separator:ga4c77e9bbf2d6770c66bed2407a425635"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga40845a3a1cbb491baff286f6ab5c5b1e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_o_c___x_w_r16_x_x___d_s_s___i_n_t_e_r_r_u_p_t_s___m_a_p.html#ga40845a3a1cbb491baff286f6ab5c5b1e">SOC_XWR16XX_DSS_INTC_EVENT_GEM_WAKEUP_FROM_DFT</a>&#160;&#160;&#160;(35U)</td></tr>
<tr class="separator:ga40845a3a1cbb491baff286f6ab5c5b1e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga55500f539736c4c42f2c1a03b10aab7a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_o_c___x_w_r16_x_x___d_s_s___i_n_t_e_r_r_u_p_t_s___m_a_p.html#ga55500f539736c4c42f2c1a03b10aab7a">SOC_XWR16XX_DSS_INTC_EVENT_GEM_STC_DONE</a>&#160;&#160;&#160;(36U)</td></tr>
<tr class="separator:ga55500f539736c4c42f2c1a03b10aab7a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6e949a77494b0f0031393eb02df8b84a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_o_c___x_w_r16_x_x___d_s_s___i_n_t_e_r_r_u_p_t_s___m_a_p.html#ga6e949a77494b0f0031393eb02df8b84a">SOC_XWR16XX_DSS_INTC_EVENT_PBIST_DONE</a>&#160;&#160;&#160;(37U)</td></tr>
<tr class="separator:ga6e949a77494b0f0031393eb02df8b84a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa301937b0b7f706a160a072fdf8026d9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_o_c___x_w_r16_x_x___d_s_s___i_n_t_e_r_r_u_p_t_s___m_a_p.html#gaa301937b0b7f706a160a072fdf8026d9">SOC_XWR16XX_DSS_INTC_EVENT_DMM_SWINT8</a>&#160;&#160;&#160;(46U)</td></tr>
<tr class="separator:gaa301937b0b7f706a160a072fdf8026d9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae4e08addd546bb413127db6dba9502c0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_o_c___x_w_r16_x_x___d_s_s___i_n_t_e_r_r_u_p_t_s___m_a_p.html#gae4e08addd546bb413127db6dba9502c0">SOC_XWR16XX_DSS_INTC_EVENT_DMM_SWINT4</a>&#160;&#160;&#160;(47U)</td></tr>
<tr class="separator:gae4e08addd546bb413127db6dba9502c0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1f94bac6f3c72732076bde809671b95d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_o_c___x_w_r16_x_x___d_s_s___i_n_t_e_r_r_u_p_t_s___m_a_p.html#ga1f94bac6f3c72732076bde809671b95d">SOC_XWR16XX_DSS_INTC_EVENT_MSS_SW0_INT</a>&#160;&#160;&#160;(58U)</td></tr>
<tr class="separator:ga1f94bac6f3c72732076bde809671b95d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga58df50ac3bb69e6381fa722125963376"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_o_c___x_w_r16_x_x___d_s_s___i_n_t_e_r_r_u_p_t_s___m_a_p.html#ga58df50ac3bb69e6381fa722125963376">SOC_XWR16XX_DSS_INTC_EVENT_MSS_SW1_INT</a>&#160;&#160;&#160;(59U)</td></tr>
<tr class="separator:ga58df50ac3bb69e6381fa722125963376"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab57f15dbdc2b848d497d965de32f9046"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_o_c___x_w_r16_x_x___d_s_s___i_n_t_e_r_r_u_p_t_s___m_a_p.html#gab57f15dbdc2b848d497d965de32f9046">SOC_XWR16XX_DSS_INTC_EVENT_DMM_SWINT5</a>&#160;&#160;&#160;(60U)</td></tr>
<tr class="separator:gab57f15dbdc2b848d497d965de32f9046"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabc13d466de8cea6c330547db856f4112"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_o_c___x_w_r16_x_x___d_s_s___i_n_t_e_r_r_u_p_t_s___m_a_p.html#gabc13d466de8cea6c330547db856f4112">SOC_XWR16XX_DSS_INTC_EVENT_DMM_SWINT6</a>&#160;&#160;&#160;(61U)</td></tr>
<tr class="separator:gabc13d466de8cea6c330547db856f4112"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf10a2a20093a87308ee7875eaaabbc98"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_o_c___x_w_r16_x_x___d_s_s___i_n_t_e_r_r_u_p_t_s___m_a_p.html#gaf10a2a20093a87308ee7875eaaabbc98">SOC_XWR16XX_DSS_INTC_EVENT_BSS_SW1_INT</a>&#160;&#160;&#160;(62U)</td></tr>
<tr class="separator:gaf10a2a20093a87308ee7875eaaabbc98"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga733ea600d26f1905955d22c47766f04f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_o_c___x_w_r16_x_x___d_s_s___i_n_t_e_r_r_u_p_t_s___m_a_p.html#ga733ea600d26f1905955d22c47766f04f">SOC_XWR16XX_DSS_INTC_EVENT_BSS_SW2_INT</a>&#160;&#160;&#160;(63U)</td></tr>
<tr class="separator:ga733ea600d26f1905955d22c47766f04f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad9e6803954c0f0b0efe9d89759e3a5ff"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_o_c___x_w_r16_x_x___d_s_s___i_n_t_e_r_r_u_p_t_s___m_a_p.html#gad9e6803954c0f0b0efe9d89759e3a5ff">SOC_XWR16XX_DSS_INTC_EVENT_TPTC2_IRQ_DONE</a>&#160;&#160;&#160;(64U)</td></tr>
<tr class="separator:gad9e6803954c0f0b0efe9d89759e3a5ff"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaabeb2f1937c459761b060785984784fa"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_o_c___x_w_r16_x_x___d_s_s___i_n_t_e_r_r_u_p_t_s___m_a_p.html#gaabeb2f1937c459761b060785984784fa">SOC_XWR16XX_DSS_INTC_EVENT_TPTC2_IRQ_ERR</a>&#160;&#160;&#160;(65U)</td></tr>
<tr class="separator:gaabeb2f1937c459761b060785984784fa"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa57d94564c9641f556e4980704448edc"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_o_c___x_w_r16_x_x___d_s_s___i_n_t_e_r_r_u_p_t_s___m_a_p.html#gaa57d94564c9641f556e4980704448edc">SOC_XWR16XX_DSS_INTC_EVENT_TPTC3_IRQ_DONE</a>&#160;&#160;&#160;(66U)</td></tr>
<tr class="separator:gaa57d94564c9641f556e4980704448edc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga75b1f4936d08c182fe5775eb70d430b0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_o_c___x_w_r16_x_x___d_s_s___i_n_t_e_r_r_u_p_t_s___m_a_p.html#ga75b1f4936d08c182fe5775eb70d430b0">SOC_XWR16XX_DSS_INTC_EVENT_TPTC3_IRQ_ERR</a>&#160;&#160;&#160;(67U)</td></tr>
<tr class="separator:ga75b1f4936d08c182fe5775eb70d430b0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaee249f5c1d811d1c2889182d0b98f187"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_o_c___x_w_r16_x_x___d_s_s___i_n_t_e_r_r_u_p_t_s___m_a_p.html#gaee249f5c1d811d1c2889182d0b98f187">SOC_XWR16XX_DSS_INTC_EVENT_TPCC1_IRQ_DONE</a>&#160;&#160;&#160;(68U)</td></tr>
<tr class="separator:gaee249f5c1d811d1c2889182d0b98f187"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga98af7db783ae75dfc710e1e3f9fe096a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_o_c___x_w_r16_x_x___d_s_s___i_n_t_e_r_r_u_p_t_s___m_a_p.html#ga98af7db783ae75dfc710e1e3f9fe096a">SOC_XWR16XX_DSS_INTC_EVENT_TPCC1_IRQ_ERR</a>&#160;&#160;&#160;(69U)</td></tr>
<tr class="separator:ga98af7db783ae75dfc710e1e3f9fe096a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gadc602957c6ced7a94d916b60c7ff2969"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_o_c___x_w_r16_x_x___d_s_s___i_n_t_e_r_r_u_p_t_s___m_a_p.html#gadc602957c6ced7a94d916b60c7ff2969">SOC_XWR16XX_DSS_INTC_EVENT_ADC_DATA_VALID</a>&#160;&#160;&#160;(70U)</td></tr>
<tr class="separator:gadc602957c6ced7a94d916b60c7ff2969"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafe294673dabcf3ce23066b2601f9f9b4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_o_c___x_w_r16_x_x___d_s_s___i_n_t_e_r_r_u_p_t_s___m_a_p.html#gafe294673dabcf3ce23066b2601f9f9b4">SOC_XWR16XX_DSS_INTC_EVENT_DMM_SWINT3</a>&#160;&#160;&#160;(70U)</td></tr>
<tr class="separator:gafe294673dabcf3ce23066b2601f9f9b4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa2ce42c4effdf13ec57c064df0856498"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_o_c___x_w_r16_x_x___d_s_s___i_n_t_e_r_r_u_p_t_s___m_a_p.html#gaa2ce42c4effdf13ec57c064df0856498">SOC_XWR16XX_DSS_INTC_EVENT_DMM_SWINT44</a>&#160;&#160;&#160;(70U)</td></tr>
<tr class="separator:gaa2ce42c4effdf13ec57c064df0856498"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3d7a718a093aa93393408f98422cc3b5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_o_c___x_w_r16_x_x___d_s_s___i_n_t_e_r_r_u_p_t_s___m_a_p.html#ga3d7a718a093aa93393408f98422cc3b5">SOC_XWR16XX_DSS_INTC_EVENT_UART_REQ0</a>&#160;&#160;&#160;(71U)</td></tr>
<tr class="separator:ga3d7a718a093aa93393408f98422cc3b5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac273ca7a103809611c209d5d79bdf946"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_o_c___x_w_r16_x_x___d_s_s___i_n_t_e_r_r_u_p_t_s___m_a_p.html#gac273ca7a103809611c209d5d79bdf946">SOC_XWR16XX_DSS_INTC_EVENT_UART_REQ1</a>&#160;&#160;&#160;(72U)</td></tr>
<tr class="separator:gac273ca7a103809611c209d5d79bdf946"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3f1e79df9e950217e1136eb2b04f283e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_o_c___x_w_r16_x_x___d_s_s___i_n_t_e_r_r_u_p_t_s___m_a_p.html#ga3f1e79df9e950217e1136eb2b04f283e">SOC_XWR16XX_DSS_INTC_EVENT_RTI0_OVERFLOW_0</a>&#160;&#160;&#160;(73U)</td></tr>
<tr class="separator:ga3f1e79df9e950217e1136eb2b04f283e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga157e53e3d43c70d5406606c29c3e9a2a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_o_c___x_w_r16_x_x___d_s_s___i_n_t_e_r_r_u_p_t_s___m_a_p.html#ga157e53e3d43c70d5406606c29c3e9a2a">SOC_XWR16XX_DSS_INTC_EVENT_RTI0_OVERFLOW_1</a>&#160;&#160;&#160;(74U)</td></tr>
<tr class="separator:ga157e53e3d43c70d5406606c29c3e9a2a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3c84bd659fb45f956eb218c3d90b54a4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_o_c___x_w_r16_x_x___d_s_s___i_n_t_e_r_r_u_p_t_s___m_a_p.html#ga3c84bd659fb45f956eb218c3d90b54a4">SOC_XWR16XX_DSS_INTC_EVENT_RTI0_0</a>&#160;&#160;&#160;(75U)</td></tr>
<tr class="separator:ga3c84bd659fb45f956eb218c3d90b54a4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga07a3eab8e0b7ce11ced72b292a249f3c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_o_c___x_w_r16_x_x___d_s_s___i_n_t_e_r_r_u_p_t_s___m_a_p.html#ga07a3eab8e0b7ce11ced72b292a249f3c">SOC_XWR16XX_DSS_INTC_EVENT_RTI0_1</a>&#160;&#160;&#160;(76U)</td></tr>
<tr class="separator:ga07a3eab8e0b7ce11ced72b292a249f3c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0d9d67e30f506e4c58f27795409b1abd"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_o_c___x_w_r16_x_x___d_s_s___i_n_t_e_r_r_u_p_t_s___m_a_p.html#ga0d9d67e30f506e4c58f27795409b1abd">SOC_XWR16XX_DSS_INTC_EVENT_RTI0_2</a>&#160;&#160;&#160;(77U)</td></tr>
<tr class="separator:ga0d9d67e30f506e4c58f27795409b1abd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2375707615659318385925ee05aef322"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_o_c___x_w_r16_x_x___d_s_s___i_n_t_e_r_r_u_p_t_s___m_a_p.html#ga2375707615659318385925ee05aef322">SOC_XWR16XX_DSS_INTC_EVENT_RTI0_3</a>&#160;&#160;&#160;(78U)</td></tr>
<tr class="separator:ga2375707615659318385925ee05aef322"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad4e4ada32918b2f5effe66a528175a4c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_o_c___x_w_r16_x_x___d_s_s___i_n_t_e_r_r_u_p_t_s___m_a_p.html#gad4e4ada32918b2f5effe66a528175a4c">SOC_XWR16XX_DSS_INTC_EVENT_RTI1_OVERFLOW_0</a>&#160;&#160;&#160;(79U)</td></tr>
<tr class="separator:gad4e4ada32918b2f5effe66a528175a4c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga75b62322dc950175f109ec34aeb6c669"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_o_c___x_w_r16_x_x___d_s_s___i_n_t_e_r_r_u_p_t_s___m_a_p.html#ga75b62322dc950175f109ec34aeb6c669">SOC_XWR16XX_DSS_INTC_EVENT_RTI1_OVERFLOW_1</a>&#160;&#160;&#160;(80U)</td></tr>
<tr class="separator:ga75b62322dc950175f109ec34aeb6c669"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf652fcbbb039e355fb834381c0fd5ac7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_o_c___x_w_r16_x_x___d_s_s___i_n_t_e_r_r_u_p_t_s___m_a_p.html#gaf652fcbbb039e355fb834381c0fd5ac7">SOC_XWR16XX_DSS_INTC_EVENT_RTI1_0</a>&#160;&#160;&#160;(81U)</td></tr>
<tr class="separator:gaf652fcbbb039e355fb834381c0fd5ac7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1be2da918f441d3309fc885df296cf08"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_o_c___x_w_r16_x_x___d_s_s___i_n_t_e_r_r_u_p_t_s___m_a_p.html#ga1be2da918f441d3309fc885df296cf08">SOC_XWR16XX_DSS_INTC_EVENT_RTI1_1</a>&#160;&#160;&#160;(82U)</td></tr>
<tr class="separator:ga1be2da918f441d3309fc885df296cf08"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gadaffda807c4e0efaf5f20ba842f3c87f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_o_c___x_w_r16_x_x___d_s_s___i_n_t_e_r_r_u_p_t_s___m_a_p.html#gadaffda807c4e0efaf5f20ba842f3c87f">SOC_XWR16XX_DSS_INTC_EVENT_RTI1_2</a>&#160;&#160;&#160;(83U)</td></tr>
<tr class="separator:gadaffda807c4e0efaf5f20ba842f3c87f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7189acc13effa1b1f89b39b13de6e388"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_o_c___x_w_r16_x_x___d_s_s___i_n_t_e_r_r_u_p_t_s___m_a_p.html#ga7189acc13effa1b1f89b39b13de6e388">SOC_XWR16XX_DSS_INTC_EVENT_RTI1_3</a>&#160;&#160;&#160;(84U)</td></tr>
<tr class="separator:ga7189acc13effa1b1f89b39b13de6e388"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafbfe19412af0da4615c7fc00c7835c19"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_o_c___x_w_r16_x_x___d_s_s___i_n_t_e_r_r_u_p_t_s___m_a_p.html#gafbfe19412af0da4615c7fc00c7835c19">SOC_XWR16XX_DSS_INTC_MBOX_DSS_BSS_BOX_FULL</a>&#160;&#160;&#160;(85U)</td></tr>
<tr class="separator:gafbfe19412af0da4615c7fc00c7835c19"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae061bcc720c6a8d9bec7599ad4abda78"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_o_c___x_w_r16_x_x___d_s_s___i_n_t_e_r_r_u_p_t_s___m_a_p.html#gae061bcc720c6a8d9bec7599ad4abda78">SOC_XWR16XX_DSS_INTC_MBOX_DSS_BSS_BOX_EMPTY</a>&#160;&#160;&#160;(86U)</td></tr>
<tr class="separator:gae061bcc720c6a8d9bec7599ad4abda78"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga476f4985d01013b3a7bb7f0e7050e27f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_o_c___x_w_r16_x_x___d_s_s___i_n_t_e_r_r_u_p_t_s___m_a_p.html#ga476f4985d01013b3a7bb7f0e7050e27f">SOC_XWR16XX_DSS_INTC_EVENT_GPIO_0</a>&#160;&#160;&#160;(87U)</td></tr>
<tr class="separator:ga476f4985d01013b3a7bb7f0e7050e27f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad28330849e1fada5390060e310818579"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_o_c___x_w_r16_x_x___d_s_s___i_n_t_e_r_r_u_p_t_s___m_a_p.html#gad28330849e1fada5390060e310818579">SOC_XWR16XX_DSS_INTC_EVENT_GPIO_1</a>&#160;&#160;&#160;(88U)</td></tr>
<tr class="separator:gad28330849e1fada5390060e310818579"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9b93e21498c2cafc4d5a91ef93a81f17"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_o_c___x_w_r16_x_x___d_s_s___i_n_t_e_r_r_u_p_t_s___m_a_p.html#ga9b93e21498c2cafc4d5a91ef93a81f17">SOC_XWR16XX_DSS_INTC_EVENT_GPIO_2</a>&#160;&#160;&#160;(89U)</td></tr>
<tr class="separator:ga9b93e21498c2cafc4d5a91ef93a81f17"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9bbc6ed38ff97944729d302bf72af032"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_o_c___x_w_r16_x_x___d_s_s___i_n_t_e_r_r_u_p_t_s___m_a_p.html#ga9bbc6ed38ff97944729d302bf72af032">SOC_XWR16XX_DSS_INTC_EVENT_GPIO_3</a>&#160;&#160;&#160;(90U)</td></tr>
<tr class="separator:ga9bbc6ed38ff97944729d302bf72af032"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga04ecca770b9757902ca795f4d3ccf8dd"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_o_c___x_w_r16_x_x___d_s_s___i_n_t_e_r_r_u_p_t_s___m_a_p.html#ga04ecca770b9757902ca795f4d3ccf8dd">SOC_XWR16XX_DSS_INTC_MBOX_DSS_MSS_BOX_FULL</a>&#160;&#160;&#160;(91U)</td></tr>
<tr class="separator:ga04ecca770b9757902ca795f4d3ccf8dd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0c44b302c1d6561bdb86568da85cb0e2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_o_c___x_w_r16_x_x___d_s_s___i_n_t_e_r_r_u_p_t_s___m_a_p.html#ga0c44b302c1d6561bdb86568da85cb0e2">SOC_XWR16XX_DSS_INTC_MBOX_DSS_MSS_BOX_EMPTY</a>&#160;&#160;&#160;(92U)</td></tr>
<tr class="separator:ga0c44b302c1d6561bdb86568da85cb0e2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6ec8519234852fd2e9225f3db6b8ff7a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_o_c___x_w_r16_x_x___d_s_s___i_n_t_e_r_r_u_p_t_s___m_a_p.html#ga6ec8519234852fd2e9225f3db6b8ff7a">SOC_XWR16XX_DSS_INTC_EVENT_LOGICAL_FRAME_START</a>&#160;&#160;&#160;(93U)</td></tr>
<tr class="separator:ga6ec8519234852fd2e9225f3db6b8ff7a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabc27f70d0c63dad13a1a24eb00da3903"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_o_c___x_w_r16_x_x___d_s_s___i_n_t_e_r_r_u_p_t_s___m_a_p.html#gabc27f70d0c63dad13a1a24eb00da3903">SOC_XWR16XX_DSS_INTC_EVENT_DMM_SWINT1</a>&#160;&#160;&#160;(93U)</td></tr>
<tr class="separator:gabc27f70d0c63dad13a1a24eb00da3903"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga49fab0390b2bf8c0b6dae7a6d453ffa8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_o_c___x_w_r16_x_x___d_s_s___i_n_t_e_r_r_u_p_t_s___m_a_p.html#ga49fab0390b2bf8c0b6dae7a6d453ffa8">SOC_XWR16XX_DSS_INTC_EVENT_DMM_SWINT40</a>&#160;&#160;&#160;(93U)</td></tr>
<tr class="separator:ga49fab0390b2bf8c0b6dae7a6d453ffa8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga696c661de6146360e31fef6cfe26f674"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_o_c___x_w_r16_x_x___d_s_s___i_n_t_e_r_r_u_p_t_s___m_a_p.html#ga696c661de6146360e31fef6cfe26f674">SOC_XWR16XX_DSS_INTC_EVENT_DMM_SWINT7</a>&#160;&#160;&#160;(94U)</td></tr>
<tr class="separator:ga696c661de6146360e31fef6cfe26f674"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga778637726e4566d1098b7c922dac84fb"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_o_c___x_w_r16_x_x___d_s_s___i_n_t_e_r_r_u_p_t_s___m_a_p.html#ga778637726e4566d1098b7c922dac84fb">SOC_XWR16XX_DSS_INTC_EVENT_INTERR</a>&#160;&#160;&#160;(96U)       /* Dropped CPU interrupt event */</td></tr>
<tr class="separator:ga778637726e4566d1098b7c922dac84fb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaaa263551e769a30cdca91d1736eae770"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_o_c___x_w_r16_x_x___d_s_s___i_n_t_e_r_r_u_p_t_s___m_a_p.html#gaaa263551e769a30cdca91d1736eae770">SOC_XWR16XX_DSS_INTC_EVENT_EMC_IDMAERR</a>&#160;&#160;&#160;(97U)       /* Invalid IDMA parameters */</td></tr>
<tr class="separator:gaaa263551e769a30cdca91d1736eae770"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga463e39a3e938acf9babf6cd5e438d9e1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_o_c___x_w_r16_x_x___d_s_s___i_n_t_e_r_r_u_p_t_s___m_a_p.html#ga463e39a3e938acf9babf6cd5e438d9e1">SOC_XWR16XX_DSS_INTC_EVENT_PMC_ED</a>&#160;&#160;&#160;(113U)      /* L1P Parity Error interrupt */</td></tr>
<tr class="separator:ga463e39a3e938acf9babf6cd5e438d9e1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga71227ea229b1efb2b1c114f642f97d6f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_o_c___x_w_r16_x_x___d_s_s___i_n_t_e_r_r_u_p_t_s___m_a_p.html#ga71227ea229b1efb2b1c114f642f97d6f">SOC_XWR16XX_DSS_INTC_EVENT_UMC_ED1</a>&#160;&#160;&#160;(116U)      /* L2 ECC Single Error Correction */</td></tr>
<tr class="separator:ga71227ea229b1efb2b1c114f642f97d6f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae6758ed07c8c9a7599f378470e4207c1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_o_c___x_w_r16_x_x___d_s_s___i_n_t_e_r_r_u_p_t_s___m_a_p.html#gae6758ed07c8c9a7599f378470e4207c1">SOC_XWR16XX_DSS_INTC_EVENT_UMC_ED2</a>&#160;&#160;&#160;(117U)      /* L2 ECC Double Error Detection */</td></tr>
<tr class="separator:gae6758ed07c8c9a7599f378470e4207c1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga07809e73a363909f170dfd2d9b8bbd7f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_o_c___x_w_r16_x_x___d_s_s___i_n_t_e_r_r_u_p_t_s___m_a_p.html#ga07809e73a363909f170dfd2d9b8bbd7f">SOC_XWR16XX_DSS_INTC_EVENT_PDC_INT</a>&#160;&#160;&#160;(118U)      /* PDC sleep interrupt */</td></tr>
<tr class="separator:ga07809e73a363909f170dfd2d9b8bbd7f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9cf5f4de2e7540717cbd7d34cff5c3f0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_o_c___x_w_r16_x_x___d_s_s___i_n_t_e_r_r_u_p_t_s___m_a_p.html#ga9cf5f4de2e7540717cbd7d34cff5c3f0">SOC_XWR16XX_DSS_INTC_EVENT_SYS_CMPA</a>&#160;&#160;&#160;(119U)      /* SYS CPU memory protection fault */</td></tr>
<tr class="separator:ga9cf5f4de2e7540717cbd7d34cff5c3f0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga530a98455fd41122ffcc34fd347a2c62"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_o_c___x_w_r16_x_x___d_s_s___i_n_t_e_r_r_u_p_t_s___m_a_p.html#ga530a98455fd41122ffcc34fd347a2c62">SOC_XWR16XX_DSS_INTC_EVENT_L1P_CMPA</a>&#160;&#160;&#160;(120U)      /* L1P CPU memory protection fault */</td></tr>
<tr class="separator:ga530a98455fd41122ffcc34fd347a2c62"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae35f5c48b1618dc80d207869dc541188"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_o_c___x_w_r16_x_x___d_s_s___i_n_t_e_r_r_u_p_t_s___m_a_p.html#gae35f5c48b1618dc80d207869dc541188">SOC_XWR16XX_DSS_INTC_EVENT_L1P_DMPA</a>&#160;&#160;&#160;(121U)      /* L1P DMA memory protection fault */</td></tr>
<tr class="separator:gae35f5c48b1618dc80d207869dc541188"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaeaab842b6c6e155766c46805c4526077"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_o_c___x_w_r16_x_x___d_s_s___i_n_t_e_r_r_u_p_t_s___m_a_p.html#gaeaab842b6c6e155766c46805c4526077">SOC_XWR16XX_DSS_INTC_EVENT_L1D_CMPA</a>&#160;&#160;&#160;(122U)      /* L1D CPU memory protection fault */</td></tr>
<tr class="separator:gaeaab842b6c6e155766c46805c4526077"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gacede0fc8b8777e9f77585c1c36b99de2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_o_c___x_w_r16_x_x___d_s_s___i_n_t_e_r_r_u_p_t_s___m_a_p.html#gacede0fc8b8777e9f77585c1c36b99de2">SOC_XWR16XX_DSS_INTC_EVENT_L1D_DMPA</a>&#160;&#160;&#160;(123U)      /* L1D DMA memory protection fault */</td></tr>
<tr class="separator:gacede0fc8b8777e9f77585c1c36b99de2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5f149c7d19b047cf4dda6ecc7371cb5d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_o_c___x_w_r16_x_x___d_s_s___i_n_t_e_r_r_u_p_t_s___m_a_p.html#ga5f149c7d19b047cf4dda6ecc7371cb5d">SOC_XWR16XX_DSS_INTC_EVENT_L2_CMPA</a>&#160;&#160;&#160;(124U)      /* L2 CPU memory protection fault*/</td></tr>
<tr class="separator:ga5f149c7d19b047cf4dda6ecc7371cb5d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga943fbb3a87790e02cdd8d34d72e3835e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_o_c___x_w_r16_x_x___d_s_s___i_n_t_e_r_r_u_p_t_s___m_a_p.html#ga943fbb3a87790e02cdd8d34d72e3835e">SOC_XWR16XX_DSS_INTC_EVENT_L2_DMPA</a>&#160;&#160;&#160;(125U)      /* L2 DMA memory protection fault */</td></tr>
<tr class="separator:ga943fbb3a87790e02cdd8d34d72e3835e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae2f707cf2dfd94a3f2711457b70f161b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_o_c___x_w_r16_x_x___d_s_s___i_n_t_e_r_r_u_p_t_s___m_a_p.html#gae2f707cf2dfd94a3f2711457b70f161b">SOC_XWR16XX_DSS_INTC_EVENT_EMC_CMPA</a>&#160;&#160;&#160;(126U)      /* EMC CPU memory protection fault */</td></tr>
<tr class="separator:gae2f707cf2dfd94a3f2711457b70f161b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga51cd09ac7d89cd18e6bb4d0bd6cbc1bf"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_o_c___x_w_r16_x_x___d_s_s___i_n_t_e_r_r_u_p_t_s___m_a_p.html#ga51cd09ac7d89cd18e6bb4d0bd6cbc1bf">SOC_XWR16XX_DSS_INTC_EVENT_EMC_BUSERR</a>&#160;&#160;&#160;(127U)      /* EMC_BUSERR EMC Bus error interrupt */</td></tr>
<tr class="separator:ga51cd09ac7d89cd18e6bb4d0bd6cbc1bf"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af851f0e794f97b129238413492c8b64c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sys__common__xwr16xx__dss_8h.html#af851f0e794f97b129238413492c8b64c">SOC_XWR16XX_DSS_DSP_L1P_PARITY_ERR_ESM</a>&#160;&#160;&#160;(56U)</td></tr>
<tr class="separator:af851f0e794f97b129238413492c8b64c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0129974499bf9c1047c9518f051f5c05"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sys__common__xwr16xx__dss_8h.html#a0129974499bf9c1047c9518f051f5c05">SOC_XWR16XX_DSS_MSS2DSS_MB_REPAIR_ERR_ESM</a>&#160;&#160;&#160;(55U)</td></tr>
<tr class="separator:a0129974499bf9c1047c9518f051f5c05"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a55169a280995fdfcfaa682febcd7ec05"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sys__common__xwr16xx__dss_8h.html#a55169a280995fdfcfaa682febcd7ec05">SOC_XWR16XX_DSS_MSS2DSS_MB_FATAL_ERR_ESM</a>&#160;&#160;&#160;(54U)</td></tr>
<tr class="separator:a55169a280995fdfcfaa682febcd7ec05"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad7556175463bb73ce8cbef79a01dcaf2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sys__common__xwr16xx__dss_8h.html#ad7556175463bb73ce8cbef79a01dcaf2">SOC_XWR16XX_DSS_DSS2MSS_MB_REPAIR_ERR_ESM</a>&#160;&#160;&#160;(53U)</td></tr>
<tr class="separator:ad7556175463bb73ce8cbef79a01dcaf2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa02b0b6070fb1dd8501588dc79c996bf"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sys__common__xwr16xx__dss_8h.html#aa02b0b6070fb1dd8501588dc79c996bf">SOC_XWR16XX_DSS_DSS2MSS_MB_FATAL_ERR_ESM</a>&#160;&#160;&#160;(52U)</td></tr>
<tr class="separator:aa02b0b6070fb1dd8501588dc79c996bf"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5420e8840073e18f0908c493ae87f8de"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sys__common__xwr16xx__dss_8h.html#a5420e8840073e18f0908c493ae87f8de">SOC_XWR16XX_DSS_BSS2DSS_MB_REPAIR_ERR_ESM</a>&#160;&#160;&#160;(51U)</td></tr>
<tr class="separator:a5420e8840073e18f0908c493ae87f8de"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3332f70c9637cbd2ac1b0281413d2a13"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sys__common__xwr16xx__dss_8h.html#a3332f70c9637cbd2ac1b0281413d2a13">SOC_XWR16XX_DSS_DSS2BSS_MB_REPAIR_ERR_ESM</a>&#160;&#160;&#160;(50U)</td></tr>
<tr class="separator:a3332f70c9637cbd2ac1b0281413d2a13"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a355836e4da5b774b4968e2b6f0cd2c97"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sys__common__xwr16xx__dss_8h.html#a355836e4da5b774b4968e2b6f0cd2c97">SOC_XWR16XX_DSS_BSS2DSS_MB_FATAL_ERR_ESM</a>&#160;&#160;&#160;(49U)</td></tr>
<tr class="separator:a355836e4da5b774b4968e2b6f0cd2c97"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aba9aa82a57044b46c900f9983b11128b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sys__common__xwr16xx__dss_8h.html#aba9aa82a57044b46c900f9983b11128b">SOC_XWR16XX_DSS_DSS2BSS_MB_FATAL_ERR_ESM</a>&#160;&#160;&#160;(48U)</td></tr>
<tr class="separator:aba9aa82a57044b46c900f9983b11128b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a97ee76033d375ed2944f9cf7a4ae6efc"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sys__common__xwr16xx__dss_8h.html#a97ee76033d375ed2944f9cf7a4ae6efc">SOC_XWR16XX_DSS_CFG_MSTID_MPU_ERR_ESM</a>&#160;&#160;&#160;(31U)</td></tr>
<tr class="separator:a97ee76033d375ed2944f9cf7a4ae6efc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a09e10877d219cbe2386b79f979605ca9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sys__common__xwr16xx__dss_8h.html#a09e10877d219cbe2386b79f979605ca9">SOC_XWR16XX_DSS_DATA_TXFR_RAM_ECC_FATAL_ERR_ESM</a>&#160;&#160;&#160;(28U)</td></tr>
<tr class="separator:a09e10877d219cbe2386b79f979605ca9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:afb7fd1fa74c4706449e3fd638a9d1d62"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sys__common__xwr16xx__dss_8h.html#afb7fd1fa74c4706449e3fd638a9d1d62">SOC_XWR16XX_DSS_DATA_TXFR_RAM_ECC_REPAIR_ERR_ESM</a>&#160;&#160;&#160;(27U)</td></tr>
<tr class="separator:afb7fd1fa74c4706449e3fd638a9d1d62"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6398d24b9c2bb8c4725d8c12dca47366"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sys__common__xwr16xx__dss_8h.html#a6398d24b9c2bb8c4725d8c12dca47366">SOC_XWR16XX_DSS_STC_ERR_ESM</a>&#160;&#160;&#160;(26U)</td></tr>
<tr class="separator:a6398d24b9c2bb8c4725d8c12dca47366"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af0e03f80408d17845a83308b3e3c51b3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sys__common__xwr16xx__dss_8h.html#af0e03f80408d17845a83308b3e3c51b3">SOC_XWR16XX_DSP_L2RAM_ECC_REPAIR_ERR_ESM</a>&#160;&#160;&#160;(25U)</td></tr>
<tr class="separator:af0e03f80408d17845a83308b3e3c51b3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac21a297d513e3b59c52b686472c38a9b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sys__common__xwr16xx__dss_8h.html#ac21a297d513e3b59c52b686472c38a9b">SOC_XWR16XX_DSS_HSRAM1_ECC_FATAL_ERR_ESM</a>&#160;&#160;&#160;(24U)</td></tr>
<tr class="separator:ac21a297d513e3b59c52b686472c38a9b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5275fc66bb6542b222f29112694dc297"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sys__common__xwr16xx__dss_8h.html#a5275fc66bb6542b222f29112694dc297">SOC_XWR16XX_DSS_HSRAM1_ECC_REPAIR_ERR_ESM</a>&#160;&#160;&#160;(23U)</td></tr>
<tr class="separator:a5275fc66bb6542b222f29112694dc297"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a04ff4b4925ec8c97063186cb8bdd69ca"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sys__common__xwr16xx__dss_8h.html#a04ff4b4925ec8c97063186cb8bdd69ca">SOC_XWR16XX_DSS_ADCBUF_PONG_FATAL_ERR_ESM</a>&#160;&#160;&#160;(18U)</td></tr>
<tr class="separator:a04ff4b4925ec8c97063186cb8bdd69ca"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0fb626ab5dbbe15508597c3a4e04f29b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sys__common__xwr16xx__dss_8h.html#a0fb626ab5dbbe15508597c3a4e04f29b">SOC_XWR16XX_DSS_ADCBUF_PONG_ECC_REPAIR_ERR_ESM</a>&#160;&#160;&#160;(17U)</td></tr>
<tr class="separator:a0fb626ab5dbbe15508597c3a4e04f29b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2ec1d539a6971e072e6f614781ef01fe"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sys__common__xwr16xx__dss_8h.html#a2ec1d539a6971e072e6f614781ef01fe">SOC_XWR16XX_DSS_ADCBUF_PING_FATAL_ERR_ESM</a>&#160;&#160;&#160;(16U)</td></tr>
<tr class="separator:a2ec1d539a6971e072e6f614781ef01fe"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0214b511a2876a3307f1de8c8bec0f0e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sys__common__xwr16xx__dss_8h.html#a0214b511a2876a3307f1de8c8bec0f0e">SOC_XWR16XX_DSS_ADCBUF_PING_ECC_REPAIR_ESM</a>&#160;&#160;&#160;(15U)</td></tr>
<tr class="separator:a0214b511a2876a3307f1de8c8bec0f0e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa2f52c3115eae84337104d0c95616ae0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sys__common__xwr16xx__dss_8h.html#aa2f52c3115eae84337104d0c95616ae0">SOC_XWR16XX_DSS_TPTC3_WR_MPU_ERR_ESM</a>&#160;&#160;&#160;(14U)</td></tr>
<tr class="separator:aa2f52c3115eae84337104d0c95616ae0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a93c0d0784ba828fcd629d6b418787786"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sys__common__xwr16xx__dss_8h.html#a93c0d0784ba828fcd629d6b418787786">SOC_XWR16XX_DSS_TPTC3_RD_MPU_ERR_ESM</a>&#160;&#160;&#160;(13U)</td></tr>
<tr class="separator:a93c0d0784ba828fcd629d6b418787786"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a67fefd093e983a5c90c629db604882b6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sys__common__xwr16xx__dss_8h.html#a67fefd093e983a5c90c629db604882b6">SOC_XWR16XX_DSS_TPTC2_WR_MPU_ERR_ESM</a>&#160;&#160;&#160;(12U)</td></tr>
<tr class="separator:a67fefd093e983a5c90c629db604882b6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab6071d091309444b6aa7bac637a6fce8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sys__common__xwr16xx__dss_8h.html#ab6071d091309444b6aa7bac637a6fce8">SOC_XWR16XX_DSS_TPTC2_RD_MPU_ERR_ESM</a>&#160;&#160;&#160;(11U)</td></tr>
<tr class="separator:ab6071d091309444b6aa7bac637a6fce8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a329da1b6dc827af5db1f1dcabe8bbd8d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sys__common__xwr16xx__dss_8h.html#a329da1b6dc827af5db1f1dcabe8bbd8d">SOC_XWR16XX_DSS_TPCC1_PARITY_ERR_ESM</a>&#160;&#160;&#160;(10U)</td></tr>
<tr class="separator:a329da1b6dc827af5db1f1dcabe8bbd8d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3286f6b5c895560659bff2742f1decbb"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sys__common__xwr16xx__dss_8h.html#a3286f6b5c895560659bff2742f1decbb">SOC_XWR16XX_DSS_CBUFF_SAFETY_ERR_ESM</a>&#160;&#160;&#160;(9U)</td></tr>
<tr class="separator:a3286f6b5c895560659bff2742f1decbb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac1976da3b1d9b754188185e5fca2247b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sys__common__xwr16xx__dss_8h.html#ac1976da3b1d9b754188185e5fca2247b">SOC_XWR16XX_DSS_TPTC1_WR_MPU_ERR_ESM</a>&#160;&#160;&#160;(8U)</td></tr>
<tr class="separator:ac1976da3b1d9b754188185e5fca2247b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a35fc1534d864180233e8b57655ae7fe7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sys__common__xwr16xx__dss_8h.html#a35fc1534d864180233e8b57655ae7fe7">SOC_XWR16XX_DSS_TPTC1_RD_MPU_ERR_ESM</a>&#160;&#160;&#160;(7U)</td></tr>
<tr class="separator:a35fc1534d864180233e8b57655ae7fe7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4bcb850f20015f9a6452ef0984a1bfaa"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sys__common__xwr16xx__dss_8h.html#a4bcb850f20015f9a6452ef0984a1bfaa">SOC_XWR16XX_DSS_TPTC0_WR_MPU_ERR_ESM</a>&#160;&#160;&#160;(6U)</td></tr>
<tr class="separator:a4bcb850f20015f9a6452ef0984a1bfaa"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aea5351be6ee34a3c445e08504580ddac"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sys__common__xwr16xx__dss_8h.html#aea5351be6ee34a3c445e08504580ddac">SOC_XWR16XX_DSS_TPTC0_RD_MPU_ERR_ESM</a>&#160;&#160;&#160;(5U)</td></tr>
<tr class="separator:aea5351be6ee34a3c445e08504580ddac"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab030f77c46d08747ad09dae94d1b4ab2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sys__common__xwr16xx__dss_8h.html#ab030f77c46d08747ad09dae94d1b4ab2">SOC_XWR16XX_DSS_CBUFF_ECC_FATAL_ERR_ESM</a>&#160;&#160;&#160;(4U)</td></tr>
<tr class="separator:ab030f77c46d08747ad09dae94d1b4ab2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af5d3c51c9475accbbcc3c8f9e596a336"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sys__common__xwr16xx__dss_8h.html#af5d3c51c9475accbbcc3c8f9e596a336">SOC_XWR16XX_DSS_CBUFF_ECC_REPAIR_ERR_ESM</a>&#160;&#160;&#160;(3U)</td></tr>
<tr class="separator:af5d3c51c9475accbbcc3c8f9e596a336"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab8ab2f7a3a5d7703fe91c28f867d8692"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sys__common__xwr16xx__dss_8h.html#ab8ab2f7a3a5d7703fe91c28f867d8692">SOC_XWR16XX_DSS_TPCC_PARITY_ERR_ESM</a>&#160;&#160;&#160;(2U)</td></tr>
<tr class="separator:ab8ab2f7a3a5d7703fe91c28f867d8692"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aad06ef3216093d5966a00696b93efae5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sys__common__xwr16xx__dss_8h.html#aad06ef3216093d5966a00696b93efae5">SOC_XWR16XX_DSS_L3RAM_ECC_FATAL_ERR_ESM</a>&#160;&#160;&#160;(1U)</td></tr>
<tr class="separator:aad06ef3216093d5966a00696b93efae5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7f304863dc244daa90f167f81b1b7f66"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sys__common__xwr16xx__dss_8h.html#a7f304863dc244daa90f167f81b1b7f66">SOC_XWR16XX_DSS_L3RAM_ECC_REPAIR_ERR_ESM</a>&#160;&#160;&#160;(0U)</td></tr>
<tr class="separator:a7f304863dc244daa90f167f81b1b7f66"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa5812b4e84952aaa2b9494bfcaf769cd"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sys__common__xwr16xx__dss_8h.html#aa5812b4e84952aaa2b9494bfcaf769cd">SOC_XWR16XX_DSP_L2RAM_ECC_FATAL_ERR_ESM</a>&#160;&#160;&#160;(5U)</td></tr>
<tr class="separator:aa5812b4e84952aaa2b9494bfcaf769cd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7eeafb62d189a5fb7f1269d7b3beb03b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sys__common__xwr16xx__dss_8h.html#a7eeafb62d189a5fb7f1269d7b3beb03b">SOC_XWR16XX_DSP_PBIST_ERR_ESM</a>&#160;&#160;&#160;(4U)</td></tr>
<tr class="separator:a7eeafb62d189a5fb7f1269d7b3beb03b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a05f1c41c7289231aa6ac1081e4e0427b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sys__common__xwr16xx__dss_8h.html#a05f1c41c7289231aa6ac1081e4e0427b">SOC_XWR16XX_DSS_STC_ERR_GRP2_ESM</a>&#160;&#160;&#160;(3U)</td></tr>
<tr class="separator:a05f1c41c7289231aa6ac1081e4e0427b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4314ce02aa8706e41e2cbeb583b572fa"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sys__common__xwr16xx__dss_8h.html#a4314ce02aa8706e41e2cbeb583b572fa">SOC_XWR16XX_DSS_WATCHDOG_NMI_ESM</a>&#160;&#160;&#160;(2U)</td></tr>
<tr class="separator:a4314ce02aa8706e41e2cbeb583b572fa"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a83d78dd99e46b57bb131bc84f409a508"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sys__common__xwr16xx__dss_8h.html#a83d78dd99e46b57bb131bc84f409a508">SOC_XWR16XX_DSP_L2_UMAP1_PARITY_ERR_ESM</a>&#160;&#160;&#160;(1U)</td></tr>
<tr class="separator:a83d78dd99e46b57bb131bc84f409a508"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ada1095f3f3393ad09aa8ec8c14c2eb0e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sys__common__xwr16xx__dss_8h.html#ada1095f3f3393ad09aa8ec8c14c2eb0e">SOC_XWR16XX_DSP_L2_UMAP0_PARITY_ERR_ESM</a>&#160;&#160;&#160;(0U)</td></tr>
<tr class="separator:ada1095f3f3393ad09aa8ec8c14c2eb0e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa2cc8524d4ae3eeae3426a858225703a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sys__common__xwr16xx__dss_8h.html#aa2cc8524d4ae3eeae3426a858225703a">DSS_SYS_VCLK</a>&#160;&#160;&#160;(200000000U)</td></tr>
<tr class="separator:aa2cc8524d4ae3eeae3426a858225703a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3014e0d4c1bc1c34c8a8aa086b2673ad"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sys__common__xwr16xx__dss_8h.html#a3014e0d4c1bc1c34c8a8aa086b2673ad">DSP_CLOCK_MHZ</a>&#160;&#160;&#160;(600U)</td></tr>
<tr class="separator:a3014e0d4c1bc1c34c8a8aa086b2673ad"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3ca06e75cd87920fd7d9934482b4f6fa"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_d_m_a___h_w___d_e_f_s.html#ga3ca06e75cd87920fd7d9934482b4f6fa">EDMA_CC0_TRANSFER_COMPLETE_INTR_ID</a>&#160;&#160;&#160;<a class="el" href="group___s_o_c___x_w_r16_x_x___d_s_s___i_n_t_e_r_r_u_p_t_s___m_a_p.html#gaa535d15e6a33d84d8b3d231ebdb3b324">SOC_XWR16XX_DSS_INTC_EVENT_TPCC0_IRQ_DONE</a></td></tr>
<tr class="separator:ga3ca06e75cd87920fd7d9934482b4f6fa"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga81edc192f4386770999a123f05fe6859"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_d_m_a___h_w___d_e_f_s.html#ga81edc192f4386770999a123f05fe6859">EDMA_CC0_ERRROR_INTR_ID</a>&#160;&#160;&#160;<a class="el" href="group___s_o_c___x_w_r16_x_x___d_s_s___i_n_t_e_r_r_u_p_t_s___m_a_p.html#gac08566366122195bdf7dd4f7c4c509cb">SOC_XWR16XX_DSS_INTC_EVENT_TPCC0_IRQ_ERR</a></td></tr>
<tr class="separator:ga81edc192f4386770999a123f05fe6859"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf4468d3f8b6ce3fa0aaf7e0298744c62"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_d_m_a___h_w___d_e_f_s.html#gaf4468d3f8b6ce3fa0aaf7e0298744c62">EDMA_CC0_TC0_ERRROR_INTR_ID</a>&#160;&#160;&#160;<a class="el" href="group___s_o_c___x_w_r16_x_x___d_s_s___i_n_t_e_r_r_u_p_t_s___m_a_p.html#ga1f82eb422b1867127019c11f0a17b110">SOC_XWR16XX_DSS_INTC_EVENT_TPTC0_IRQ_ERR</a></td></tr>
<tr class="separator:gaf4468d3f8b6ce3fa0aaf7e0298744c62"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga18144b07e760406ab00c28e6f497a6bc"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_d_m_a___h_w___d_e_f_s.html#ga18144b07e760406ab00c28e6f497a6bc">EDMA_CC0_TC1_ERRROR_INTR_ID</a>&#160;&#160;&#160;<a class="el" href="group___s_o_c___x_w_r16_x_x___d_s_s___i_n_t_e_r_r_u_p_t_s___m_a_p.html#ga28730319520092fc3dce37b2e4fc83a1">SOC_XWR16XX_DSS_INTC_EVENT_TPTC1_IRQ_ERR</a></td></tr>
<tr class="separator:ga18144b07e760406ab00c28e6f497a6bc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5feb71872e154ab909c45fbe67aebcc7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_d_m_a___h_w___d_e_f_s.html#ga5feb71872e154ab909c45fbe67aebcc7">EDMA_CC1_TRANSFER_COMPLETE_INTR_ID</a>&#160;&#160;&#160;<a class="el" href="group___s_o_c___x_w_r16_x_x___d_s_s___i_n_t_e_r_r_u_p_t_s___m_a_p.html#gaee249f5c1d811d1c2889182d0b98f187">SOC_XWR16XX_DSS_INTC_EVENT_TPCC1_IRQ_DONE</a></td></tr>
<tr class="separator:ga5feb71872e154ab909c45fbe67aebcc7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga056f1f94f325fa2e7678e5d39680732d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_d_m_a___h_w___d_e_f_s.html#ga056f1f94f325fa2e7678e5d39680732d">EDMA_CC1_ERRROR_INTR_ID</a>&#160;&#160;&#160;<a class="el" href="group___s_o_c___x_w_r16_x_x___d_s_s___i_n_t_e_r_r_u_p_t_s___m_a_p.html#ga98af7db783ae75dfc710e1e3f9fe096a">SOC_XWR16XX_DSS_INTC_EVENT_TPCC1_IRQ_ERR</a></td></tr>
<tr class="separator:ga056f1f94f325fa2e7678e5d39680732d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5bd58dd94018869f1a9c3c311227e8ec"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_d_m_a___h_w___d_e_f_s.html#ga5bd58dd94018869f1a9c3c311227e8ec">EDMA_CC1_TC0_ERRROR_INTR_ID</a>&#160;&#160;&#160;<a class="el" href="group___s_o_c___x_w_r16_x_x___d_s_s___i_n_t_e_r_r_u_p_t_s___m_a_p.html#gaabeb2f1937c459761b060785984784fa">SOC_XWR16XX_DSS_INTC_EVENT_TPTC2_IRQ_ERR</a></td></tr>
<tr class="separator:ga5bd58dd94018869f1a9c3c311227e8ec"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9b84167b3a108dfc808315df5458e8d4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___e_d_m_a___h_w___d_e_f_s.html#ga9b84167b3a108dfc808315df5458e8d4">EDMA_CC1_TC1_ERRROR_INTR_ID</a>&#160;&#160;&#160;<a class="el" href="group___s_o_c___x_w_r16_x_x___d_s_s___i_n_t_e_r_r_u_p_t_s___m_a_p.html#ga75b1f4936d08c182fe5775eb70d430b0">SOC_XWR16XX_DSS_INTC_EVENT_TPTC3_IRQ_ERR</a></td></tr>
<tr class="separator:ga9b84167b3a108dfc808315df5458e8d4"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table>
<a name="details" id="details"></a><h2 class="groupheader">Detailed Description</h2>
<div class="textblock"><p>This is the common header file used by the various mmWave SDK modules for XWR16xx DSP subsystem. </p>
<dl class="section user"><dt></dt><dd>NOTE: (C) Copyright 2016 Texas Instruments, Inc.</dd></dl>
<p>Redistribution and use in source and binary forms, with or without modification, are permitted provided that the following conditions are met:</p>
<p>Redistributions of source code must retain the above copyright notice, this list of conditions and the following disclaimer.</p>
<p>Redistributions in binary form must reproduce the above copyright notice, this list of conditions and the following disclaimer in the documentation and/or other materials provided with the distribution.</p>
<p>Neither the name of Texas Instruments Incorporated nor the names of its contributors may be used to endorse or promote products derived from this software without specific prior written permission.</p>
<p>THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS "AS IS" AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE ARE DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT OWNER OR CONTRIBUTORS BE LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE, DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE. </p>

<p>Definition in file <a class="el" href="sys__common__xwr16xx__dss_8h_source.html">sys_common_xwr16xx_dss.h</a>.</p>
</div><h2 class="groupheader">Macro Definition Documentation</h2>
<a class="anchor" id="a3014e0d4c1bc1c34c8a8aa086b2673ad"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DSP_CLOCK_MHZ&#160;&#160;&#160;(600U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="sys__common__xwr16xx__dss_8h_source.html#l00330">330</a> of file <a class="el" href="sys__common__xwr16xx__dss_8h_source.html">sys_common_xwr16xx_dss.h</a>.</p>

<p>Referenced by <a class="el" href="dss__main_8c_source.html#l00560">MmwDemo_DPC_ObjectDetection_dpmTask()</a>, and <a class="el" href="dss__main_8c_source.html#l00405">MmwDemo_updateObjectDetStats()</a>.</p>

</div>
</div>
<a class="anchor" id="aa2cc8524d4ae3eeae3426a858225703a"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DSS_SYS_VCLK&#160;&#160;&#160;(200000000U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="sys__common__xwr16xx__dss_8h_source.html#l00329">329</a> of file <a class="el" href="sys__common__xwr16xx__dss_8h_source.html">sys_common_xwr16xx_dss.h</a>.</p>

</div>
</div>
<a class="anchor" id="ada1095f3f3393ad09aa8ec8c14c2eb0e"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SOC_XWR16XX_DSP_L2_UMAP0_PARITY_ERR_ESM&#160;&#160;&#160;(0U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="sys__common__xwr16xx__dss_8h_source.html#l00323">323</a> of file <a class="el" href="sys__common__xwr16xx__dss_8h_source.html">sys_common_xwr16xx_dss.h</a>.</p>

</div>
</div>
<a class="anchor" id="a83d78dd99e46b57bb131bc84f409a508"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SOC_XWR16XX_DSP_L2_UMAP1_PARITY_ERR_ESM&#160;&#160;&#160;(1U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="sys__common__xwr16xx__dss_8h_source.html#l00322">322</a> of file <a class="el" href="sys__common__xwr16xx__dss_8h_source.html">sys_common_xwr16xx_dss.h</a>.</p>

</div>
</div>
<a class="anchor" id="aa5812b4e84952aaa2b9494bfcaf769cd"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SOC_XWR16XX_DSP_L2RAM_ECC_FATAL_ERR_ESM&#160;&#160;&#160;(5U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="sys__common__xwr16xx__dss_8h_source.html#l00318">318</a> of file <a class="el" href="sys__common__xwr16xx__dss_8h_source.html">sys_common_xwr16xx_dss.h</a>.</p>

</div>
</div>
<a class="anchor" id="af0e03f80408d17845a83308b3e3c51b3"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SOC_XWR16XX_DSP_L2RAM_ECC_REPAIR_ERR_ESM&#160;&#160;&#160;(25U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="sys__common__xwr16xx__dss_8h_source.html#l00293">293</a> of file <a class="el" href="sys__common__xwr16xx__dss_8h_source.html">sys_common_xwr16xx_dss.h</a>.</p>

</div>
</div>
<a class="anchor" id="a7eeafb62d189a5fb7f1269d7b3beb03b"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SOC_XWR16XX_DSP_PBIST_ERR_ESM&#160;&#160;&#160;(4U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="sys__common__xwr16xx__dss_8h_source.html#l00319">319</a> of file <a class="el" href="sys__common__xwr16xx__dss_8h_source.html">sys_common_xwr16xx_dss.h</a>.</p>

</div>
</div>
<a class="anchor" id="a0214b511a2876a3307f1de8c8bec0f0e"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SOC_XWR16XX_DSS_ADCBUF_PING_ECC_REPAIR_ESM&#160;&#160;&#160;(15U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="sys__common__xwr16xx__dss_8h_source.html#l00299">299</a> of file <a class="el" href="sys__common__xwr16xx__dss_8h_source.html">sys_common_xwr16xx_dss.h</a>.</p>

</div>
</div>
<a class="anchor" id="a2ec1d539a6971e072e6f614781ef01fe"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SOC_XWR16XX_DSS_ADCBUF_PING_FATAL_ERR_ESM&#160;&#160;&#160;(16U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="sys__common__xwr16xx__dss_8h_source.html#l00298">298</a> of file <a class="el" href="sys__common__xwr16xx__dss_8h_source.html">sys_common_xwr16xx_dss.h</a>.</p>

</div>
</div>
<a class="anchor" id="a0fb626ab5dbbe15508597c3a4e04f29b"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SOC_XWR16XX_DSS_ADCBUF_PONG_ECC_REPAIR_ERR_ESM&#160;&#160;&#160;(17U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="sys__common__xwr16xx__dss_8h_source.html#l00297">297</a> of file <a class="el" href="sys__common__xwr16xx__dss_8h_source.html">sys_common_xwr16xx_dss.h</a>.</p>

</div>
</div>
<a class="anchor" id="a04ff4b4925ec8c97063186cb8bdd69ca"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SOC_XWR16XX_DSS_ADCBUF_PONG_FATAL_ERR_ESM&#160;&#160;&#160;(18U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="sys__common__xwr16xx__dss_8h_source.html#l00296">296</a> of file <a class="el" href="sys__common__xwr16xx__dss_8h_source.html">sys_common_xwr16xx_dss.h</a>.</p>

</div>
</div>
<a class="anchor" id="a355836e4da5b774b4968e2b6f0cd2c97"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SOC_XWR16XX_DSS_BSS2DSS_MB_FATAL_ERR_ESM&#160;&#160;&#160;(49U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="sys__common__xwr16xx__dss_8h_source.html#l00285">285</a> of file <a class="el" href="sys__common__xwr16xx__dss_8h_source.html">sys_common_xwr16xx_dss.h</a>.</p>

</div>
</div>
<a class="anchor" id="a5420e8840073e18f0908c493ae87f8de"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SOC_XWR16XX_DSS_BSS2DSS_MB_REPAIR_ERR_ESM&#160;&#160;&#160;(51U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="sys__common__xwr16xx__dss_8h_source.html#l00283">283</a> of file <a class="el" href="sys__common__xwr16xx__dss_8h_source.html">sys_common_xwr16xx_dss.h</a>.</p>

</div>
</div>
<a class="anchor" id="ab030f77c46d08747ad09dae94d1b4ab2"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SOC_XWR16XX_DSS_CBUFF_ECC_FATAL_ERR_ESM&#160;&#160;&#160;(4U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="sys__common__xwr16xx__dss_8h_source.html#l00311">311</a> of file <a class="el" href="sys__common__xwr16xx__dss_8h_source.html">sys_common_xwr16xx_dss.h</a>.</p>

</div>
</div>
<a class="anchor" id="af5d3c51c9475accbbcc3c8f9e596a336"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SOC_XWR16XX_DSS_CBUFF_ECC_REPAIR_ERR_ESM&#160;&#160;&#160;(3U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="sys__common__xwr16xx__dss_8h_source.html#l00312">312</a> of file <a class="el" href="sys__common__xwr16xx__dss_8h_source.html">sys_common_xwr16xx_dss.h</a>.</p>

</div>
</div>
<a class="anchor" id="a3286f6b5c895560659bff2742f1decbb"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SOC_XWR16XX_DSS_CBUFF_SAFETY_ERR_ESM&#160;&#160;&#160;(9U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="sys__common__xwr16xx__dss_8h_source.html#l00306">306</a> of file <a class="el" href="sys__common__xwr16xx__dss_8h_source.html">sys_common_xwr16xx_dss.h</a>.</p>

</div>
</div>
<a class="anchor" id="a97ee76033d375ed2944f9cf7a4ae6efc"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SOC_XWR16XX_DSS_CFG_MSTID_MPU_ERR_ESM&#160;&#160;&#160;(31U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="sys__common__xwr16xx__dss_8h_source.html#l00287">287</a> of file <a class="el" href="sys__common__xwr16xx__dss_8h_source.html">sys_common_xwr16xx_dss.h</a>.</p>

</div>
</div>
<a class="anchor" id="a09e10877d219cbe2386b79f979605ca9"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SOC_XWR16XX_DSS_DATA_TXFR_RAM_ECC_FATAL_ERR_ESM&#160;&#160;&#160;(28U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="sys__common__xwr16xx__dss_8h_source.html#l00289">289</a> of file <a class="el" href="sys__common__xwr16xx__dss_8h_source.html">sys_common_xwr16xx_dss.h</a>.</p>

</div>
</div>
<a class="anchor" id="afb7fd1fa74c4706449e3fd638a9d1d62"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SOC_XWR16XX_DSS_DATA_TXFR_RAM_ECC_REPAIR_ERR_ESM&#160;&#160;&#160;(27U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="sys__common__xwr16xx__dss_8h_source.html#l00290">290</a> of file <a class="el" href="sys__common__xwr16xx__dss_8h_source.html">sys_common_xwr16xx_dss.h</a>.</p>

</div>
</div>
<a class="anchor" id="af851f0e794f97b129238413492c8b64c"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SOC_XWR16XX_DSS_DSP_L1P_PARITY_ERR_ESM&#160;&#160;&#160;(56U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="sys__common__xwr16xx__dss_8h_source.html#l00278">278</a> of file <a class="el" href="sys__common__xwr16xx__dss_8h_source.html">sys_common_xwr16xx_dss.h</a>.</p>

</div>
</div>
<a class="anchor" id="aba9aa82a57044b46c900f9983b11128b"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SOC_XWR16XX_DSS_DSS2BSS_MB_FATAL_ERR_ESM&#160;&#160;&#160;(48U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="sys__common__xwr16xx__dss_8h_source.html#l00286">286</a> of file <a class="el" href="sys__common__xwr16xx__dss_8h_source.html">sys_common_xwr16xx_dss.h</a>.</p>

</div>
</div>
<a class="anchor" id="a3332f70c9637cbd2ac1b0281413d2a13"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SOC_XWR16XX_DSS_DSS2BSS_MB_REPAIR_ERR_ESM&#160;&#160;&#160;(50U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="sys__common__xwr16xx__dss_8h_source.html#l00284">284</a> of file <a class="el" href="sys__common__xwr16xx__dss_8h_source.html">sys_common_xwr16xx_dss.h</a>.</p>

</div>
</div>
<a class="anchor" id="aa02b0b6070fb1dd8501588dc79c996bf"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SOC_XWR16XX_DSS_DSS2MSS_MB_FATAL_ERR_ESM&#160;&#160;&#160;(52U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="sys__common__xwr16xx__dss_8h_source.html#l00282">282</a> of file <a class="el" href="sys__common__xwr16xx__dss_8h_source.html">sys_common_xwr16xx_dss.h</a>.</p>

</div>
</div>
<a class="anchor" id="ad7556175463bb73ce8cbef79a01dcaf2"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SOC_XWR16XX_DSS_DSS2MSS_MB_REPAIR_ERR_ESM&#160;&#160;&#160;(53U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="sys__common__xwr16xx__dss_8h_source.html#l00281">281</a> of file <a class="el" href="sys__common__xwr16xx__dss_8h_source.html">sys_common_xwr16xx_dss.h</a>.</p>

</div>
</div>
<a class="anchor" id="ac21a297d513e3b59c52b686472c38a9b"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SOC_XWR16XX_DSS_HSRAM1_ECC_FATAL_ERR_ESM&#160;&#160;&#160;(24U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="sys__common__xwr16xx__dss_8h_source.html#l00294">294</a> of file <a class="el" href="sys__common__xwr16xx__dss_8h_source.html">sys_common_xwr16xx_dss.h</a>.</p>

</div>
</div>
<a class="anchor" id="a5275fc66bb6542b222f29112694dc297"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SOC_XWR16XX_DSS_HSRAM1_ECC_REPAIR_ERR_ESM&#160;&#160;&#160;(23U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="sys__common__xwr16xx__dss_8h_source.html#l00295">295</a> of file <a class="el" href="sys__common__xwr16xx__dss_8h_source.html">sys_common_xwr16xx_dss.h</a>.</p>

</div>
</div>
<a class="anchor" id="aad06ef3216093d5966a00696b93efae5"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SOC_XWR16XX_DSS_L3RAM_ECC_FATAL_ERR_ESM&#160;&#160;&#160;(1U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="sys__common__xwr16xx__dss_8h_source.html#l00314">314</a> of file <a class="el" href="sys__common__xwr16xx__dss_8h_source.html">sys_common_xwr16xx_dss.h</a>.</p>

</div>
</div>
<a class="anchor" id="a7f304863dc244daa90f167f81b1b7f66"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SOC_XWR16XX_DSS_L3RAM_ECC_REPAIR_ERR_ESM&#160;&#160;&#160;(0U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="sys__common__xwr16xx__dss_8h_source.html#l00315">315</a> of file <a class="el" href="sys__common__xwr16xx__dss_8h_source.html">sys_common_xwr16xx_dss.h</a>.</p>

</div>
</div>
<a class="anchor" id="a55169a280995fdfcfaa682febcd7ec05"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SOC_XWR16XX_DSS_MSS2DSS_MB_FATAL_ERR_ESM&#160;&#160;&#160;(54U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="sys__common__xwr16xx__dss_8h_source.html#l00280">280</a> of file <a class="el" href="sys__common__xwr16xx__dss_8h_source.html">sys_common_xwr16xx_dss.h</a>.</p>

</div>
</div>
<a class="anchor" id="a0129974499bf9c1047c9518f051f5c05"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SOC_XWR16XX_DSS_MSS2DSS_MB_REPAIR_ERR_ESM&#160;&#160;&#160;(55U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="sys__common__xwr16xx__dss_8h_source.html#l00279">279</a> of file <a class="el" href="sys__common__xwr16xx__dss_8h_source.html">sys_common_xwr16xx_dss.h</a>.</p>

</div>
</div>
<a class="anchor" id="a6398d24b9c2bb8c4725d8c12dca47366"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SOC_XWR16XX_DSS_STC_ERR_ESM&#160;&#160;&#160;(26U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="sys__common__xwr16xx__dss_8h_source.html#l00292">292</a> of file <a class="el" href="sys__common__xwr16xx__dss_8h_source.html">sys_common_xwr16xx_dss.h</a>.</p>

</div>
</div>
<a class="anchor" id="a05f1c41c7289231aa6ac1081e4e0427b"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SOC_XWR16XX_DSS_STC_ERR_GRP2_ESM&#160;&#160;&#160;(3U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="sys__common__xwr16xx__dss_8h_source.html#l00320">320</a> of file <a class="el" href="sys__common__xwr16xx__dss_8h_source.html">sys_common_xwr16xx_dss.h</a>.</p>

</div>
</div>
<a class="anchor" id="a329da1b6dc827af5db1f1dcabe8bbd8d"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SOC_XWR16XX_DSS_TPCC1_PARITY_ERR_ESM&#160;&#160;&#160;(10U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="sys__common__xwr16xx__dss_8h_source.html#l00305">305</a> of file <a class="el" href="sys__common__xwr16xx__dss_8h_source.html">sys_common_xwr16xx_dss.h</a>.</p>

</div>
</div>
<a class="anchor" id="ab8ab2f7a3a5d7703fe91c28f867d8692"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SOC_XWR16XX_DSS_TPCC_PARITY_ERR_ESM&#160;&#160;&#160;(2U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="sys__common__xwr16xx__dss_8h_source.html#l00313">313</a> of file <a class="el" href="sys__common__xwr16xx__dss_8h_source.html">sys_common_xwr16xx_dss.h</a>.</p>

</div>
</div>
<a class="anchor" id="aea5351be6ee34a3c445e08504580ddac"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SOC_XWR16XX_DSS_TPTC0_RD_MPU_ERR_ESM&#160;&#160;&#160;(5U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="sys__common__xwr16xx__dss_8h_source.html#l00310">310</a> of file <a class="el" href="sys__common__xwr16xx__dss_8h_source.html">sys_common_xwr16xx_dss.h</a>.</p>

</div>
</div>
<a class="anchor" id="a4bcb850f20015f9a6452ef0984a1bfaa"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SOC_XWR16XX_DSS_TPTC0_WR_MPU_ERR_ESM&#160;&#160;&#160;(6U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="sys__common__xwr16xx__dss_8h_source.html#l00309">309</a> of file <a class="el" href="sys__common__xwr16xx__dss_8h_source.html">sys_common_xwr16xx_dss.h</a>.</p>

</div>
</div>
<a class="anchor" id="a35fc1534d864180233e8b57655ae7fe7"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SOC_XWR16XX_DSS_TPTC1_RD_MPU_ERR_ESM&#160;&#160;&#160;(7U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="sys__common__xwr16xx__dss_8h_source.html#l00308">308</a> of file <a class="el" href="sys__common__xwr16xx__dss_8h_source.html">sys_common_xwr16xx_dss.h</a>.</p>

</div>
</div>
<a class="anchor" id="ac1976da3b1d9b754188185e5fca2247b"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SOC_XWR16XX_DSS_TPTC1_WR_MPU_ERR_ESM&#160;&#160;&#160;(8U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="sys__common__xwr16xx__dss_8h_source.html#l00307">307</a> of file <a class="el" href="sys__common__xwr16xx__dss_8h_source.html">sys_common_xwr16xx_dss.h</a>.</p>

</div>
</div>
<a class="anchor" id="ab6071d091309444b6aa7bac637a6fce8"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SOC_XWR16XX_DSS_TPTC2_RD_MPU_ERR_ESM&#160;&#160;&#160;(11U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="sys__common__xwr16xx__dss_8h_source.html#l00304">304</a> of file <a class="el" href="sys__common__xwr16xx__dss_8h_source.html">sys_common_xwr16xx_dss.h</a>.</p>

</div>
</div>
<a class="anchor" id="a67fefd093e983a5c90c629db604882b6"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SOC_XWR16XX_DSS_TPTC2_WR_MPU_ERR_ESM&#160;&#160;&#160;(12U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="sys__common__xwr16xx__dss_8h_source.html#l00303">303</a> of file <a class="el" href="sys__common__xwr16xx__dss_8h_source.html">sys_common_xwr16xx_dss.h</a>.</p>

</div>
</div>
<a class="anchor" id="a93c0d0784ba828fcd629d6b418787786"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SOC_XWR16XX_DSS_TPTC3_RD_MPU_ERR_ESM&#160;&#160;&#160;(13U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="sys__common__xwr16xx__dss_8h_source.html#l00302">302</a> of file <a class="el" href="sys__common__xwr16xx__dss_8h_source.html">sys_common_xwr16xx_dss.h</a>.</p>

</div>
</div>
<a class="anchor" id="aa2f52c3115eae84337104d0c95616ae0"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SOC_XWR16XX_DSS_TPTC3_WR_MPU_ERR_ESM&#160;&#160;&#160;(14U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="sys__common__xwr16xx__dss_8h_source.html#l00301">301</a> of file <a class="el" href="sys__common__xwr16xx__dss_8h_source.html">sys_common_xwr16xx_dss.h</a>.</p>

</div>
</div>
<a class="anchor" id="a4314ce02aa8706e41e2cbeb583b572fa"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SOC_XWR16XX_DSS_WATCHDOG_NMI_ESM&#160;&#160;&#160;(2U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="sys__common__xwr16xx__dss_8h_source.html#l00321">321</a> of file <a class="el" href="sys__common__xwr16xx__dss_8h_source.html">sys_common_xwr16xx_dss.h</a>.</p>

</div>
</div>
</div><!-- contents -->
<hr size="1"><small>
Copyright  2019, Texas Instruments Incorporated</small>
</body>
</html>
