(kicad_pcb (version 20211014) (generator lightrail_hd_gen)
  (general (thickness 1.6))
  (paper "A3")
  (layers
    (0 "L1_Top_RF" signal)
    (1 "L2_GND_RF" power)
    (2 "L3_SerDes" signal)
    (3 "L4_GND_SerDes" power)
    (4 "L5_Control" signal)
    (5 "L6_Power_1V8" power)
    (6 "L7_GND_Dig" power)
    (7 "L8_NCE_Neuron" signal)
    (8 "L9_GND_Dig" power)
    (9 "L10_Power_3V3" power)
    (10 "L11_Fanout" signal)
    (11 "L12_GND_Analog" power)
    (12 "L13_Power_Bias" power)
    (13 "L14_GND_Bot" power)
    (31 "L15_Bot_Signal" signal)
    (36 "B.SilkS" user)
    (37 "F.SilkS" user)
    (38 "B.Mask" user)
    (39 "F.Mask" user)
    (44 "Edge.Cuts" user)
  )
  (net 0 "")
  (net 1 "GND")
  (net 2 "VCC_3V3")
  (net 3 "VCC_1V8")
  (net 4 "VCC_12V")
  (net 5 "VEE_n5V")
  (net 6 "V_BIAS")
  (net 7 "GND_ANALOG")
  (net 8 "PCIE0_TX_P")
  (net 9 "PCIE0_TX_N")
  (net 10 "PCIE0_RX_P")
  (net 11 "PCIE0_RX_N")
  (net 12 "PCIE1_TX_P")
  (net 13 "PCIE1_TX_N")
  (net 14 "PCIE1_RX_P")
  (net 15 "PCIE1_RX_N")
  (net 16 "PCIE2_TX_P")
  (net 17 "PCIE2_TX_N")
  (net 18 "PCIE2_RX_P")
  (net 19 "PCIE2_RX_N")
  (net 20 "PCIE3_TX_P")
  (net 21 "PCIE3_TX_N")
  (net 22 "PCIE3_RX_P")
  (net 23 "PCIE3_RX_N")
  (net 24 "PCIE4_TX_P")
  (net 25 "PCIE4_TX_N")
  (net 26 "PCIE4_RX_P")
  (net 27 "PCIE4_RX_N")
  (net 28 "PCIE5_TX_P")
  (net 29 "PCIE5_TX_N")
  (net 30 "PCIE5_RX_P")
  (net 31 "PCIE5_RX_N")
  (net 32 "PCIE6_TX_P")
  (net 33 "PCIE6_TX_N")
  (net 34 "PCIE6_RX_P")
  (net 35 "PCIE6_RX_N")
  (net 36 "PCIE7_TX_P")
  (net 37 "PCIE7_TX_N")
  (net 38 "PCIE7_RX_P")
  (net 39 "PCIE7_RX_N")
  (net 40 "PCIE8_TX_P")
  (net 41 "PCIE8_TX_N")
  (net 42 "PCIE8_RX_P")
  (net 43 "PCIE8_RX_N")
  (net 44 "PCIE9_TX_P")
  (net 45 "PCIE9_TX_N")
  (net 46 "PCIE9_RX_P")
  (net 47 "PCIE9_RX_N")
  (net 48 "PCIE10_TX_P")
  (net 49 "PCIE10_TX_N")
  (net 50 "PCIE10_RX_P")
  (net 51 "PCIE10_RX_N")
  (net 52 "PCIE11_TX_P")
  (net 53 "PCIE11_TX_N")
  (net 54 "PCIE11_RX_P")
  (net 55 "PCIE11_RX_N")
  (net 56 "PCIE12_TX_P")
  (net 57 "PCIE12_TX_N")
  (net 58 "PCIE12_RX_P")
  (net 59 "PCIE12_RX_N")
  (net 60 "PCIE13_TX_P")
  (net 61 "PCIE13_TX_N")
  (net 62 "PCIE13_RX_P")
  (net 63 "PCIE13_RX_N")
  (net 64 "PCIE14_TX_P")
  (net 65 "PCIE14_TX_N")
  (net 66 "PCIE14_RX_P")
  (net 67 "PCIE14_RX_N")
  (net 68 "PCIE15_TX_P")
  (net 69 "PCIE15_TX_N")
  (net 70 "PCIE15_RX_P")
  (net 71 "PCIE15_RX_N")
  (net 72 "TFLN_RF_CH0")
  (net 73 "TFLN_RF_CH1")
  (net 74 "TFLN_RF_CH2")
  (net 75 "TFLN_RF_CH3")
  (net 76 "TFLN_RF_CH4")
  (net 77 "TFLN_RF_CH5")
  (net 78 "TFLN_RF_CH6")
  (net 79 "TFLN_RF_CH7")
  (gr_line (start 0 0) (end 167 0) (layer "Edge.Cuts") (width 0.15))
  (gr_line (start 167 0) (end 167 111) (layer "Edge.Cuts") (width 0.15))
  (gr_line (start 167 111) (end 0 111) (layer "Edge.Cuts") (width 0.15))
  (gr_line (start 0 111) (end 0 0) (layer "Edge.Cuts") (width 0.15))
  (footprint "LightRail:TFLN_MZM_400G" (layer "L1_Top_RF")
    (at 40 40)
    (fp_text reference "U1" (at 0 -8) (layer "F.SilkS") (effects (font (size 1.2 1.2) (thickness 0.15))))
    (pad "RF_0" smd rect (at -10.00 5.00) (size 0.4 1.5) (layers "L1_Top_RF" "F.Paste" "F.Mask") (net 72 "TFLN_RF_CH0"))
    (pad "RF_1" smd rect (at -7.50 5.00) (size 0.4 1.5) (layers "L1_Top_RF" "F.Paste" "F.Mask") (net 73 "TFLN_RF_CH1"))
    (pad "RF_2" smd rect (at -5.00 5.00) (size 0.4 1.5) (layers "L1_Top_RF" "F.Paste" "F.Mask") (net 74 "TFLN_RF_CH2"))
    (pad "RF_3" smd rect (at -2.50 5.00) (size 0.4 1.5) (layers "L1_Top_RF" "F.Paste" "F.Mask") (net 75 "TFLN_RF_CH3"))
    (pad "RF_4" smd rect (at 0.00 5.00) (size 0.4 1.5) (layers "L1_Top_RF" "F.Paste" "F.Mask") (net 76 "TFLN_RF_CH4"))
    (pad "RF_5" smd rect (at 2.50 5.00) (size 0.4 1.5) (layers "L1_Top_RF" "F.Paste" "F.Mask") (net 77 "TFLN_RF_CH5"))
    (pad "RF_6" smd rect (at 5.00 5.00) (size 0.4 1.5) (layers "L1_Top_RF" "F.Paste" "F.Mask") (net 78 "TFLN_RF_CH6"))
    (pad "RF_7" smd rect (at 7.50 5.00) (size 0.4 1.5) (layers "L1_Top_RF" "F.Paste" "F.Mask") (net 79 "TFLN_RF_CH7"))
    (pad "TH" smd rect (at 0.00 0.00) (size 15 12) (layers "L1_Top_RF" "F.Paste" "F.Mask") (net 1 "GND"))
  )
  (footprint "Broadcom:BCM84881_BGA" (layer "L1_Top_RF")
    (at 80 40)
    (fp_text reference "U9" (at 0 -12) (layer "F.SilkS") (effects (font (size 1.5 1.5) (thickness 0.2))))
    (pad "0_0" smd circle (at -9.00 -9.00) (size 0.5 0.5) (layers "L1_Top_RF" "F.Paste" "F.Mask") (net 1 "GND"))
    (pad "0_1" smd circle (at -7.00 -9.00) (size 0.5 0.5) (layers "L1_Top_RF" "F.Paste" "F.Mask") (net 1 "GND"))
    (pad "0_2" smd circle (at -5.00 -9.00) (size 0.5 0.5) (layers "L1_Top_RF" "F.Paste" "F.Mask") (net 1 "GND"))
    (pad "0_3" smd circle (at -3.00 -9.00) (size 0.5 0.5) (layers "L1_Top_RF" "F.Paste" "F.Mask") (net 1 "GND"))
    (pad "0_4" smd circle (at -1.00 -9.00) (size 0.5 0.5) (layers "L1_Top_RF" "F.Paste" "F.Mask") (net 1 "GND"))
    (pad "0_5" smd circle (at 1.00 -9.00) (size 0.5 0.5) (layers "L1_Top_RF" "F.Paste" "F.Mask") (net 1 "GND"))
    (pad "0_6" smd circle (at 3.00 -9.00) (size 0.5 0.5) (layers "L1_Top_RF" "F.Paste" "F.Mask") (net 1 "GND"))
    (pad "0_7" smd circle (at 5.00 -9.00) (size 0.5 0.5) (layers "L1_Top_RF" "F.Paste" "F.Mask") (net 1 "GND"))
    (pad "0_8" smd circle (at 7.00 -9.00) (size 0.5 0.5) (layers "L1_Top_RF" "F.Paste" "F.Mask") (net 1 "GND"))
    (pad "0_9" smd circle (at 9.00 -9.00) (size 0.5 0.5) (layers "L1_Top_RF" "F.Paste" "F.Mask") (net 1 "GND"))
    (pad "1_0" smd circle (at -9.00 -7.00) (size 0.5 0.5) (layers "L1_Top_RF" "F.Paste" "F.Mask") (net 1 "GND"))
    (pad "1_1" smd circle (at -7.00 -7.00) (size 0.5 0.5) (layers "L1_Top_RF" "F.Paste" "F.Mask") (net 1 "GND"))
    (pad "1_2" smd circle (at -5.00 -7.00) (size 0.5 0.5) (layers "L1_Top_RF" "F.Paste" "F.Mask") (net 1 "GND"))
    (pad "1_3" smd circle (at -3.00 -7.00) (size 0.5 0.5) (layers "L1_Top_RF" "F.Paste" "F.Mask") (net 1 "GND"))
    (pad "1_4" smd circle (at -1.00 -7.00) (size 0.5 0.5) (layers "L1_Top_RF" "F.Paste" "F.Mask") (net 1 "GND"))
    (pad "1_5" smd circle (at 1.00 -7.00) (size 0.5 0.5) (layers "L1_Top_RF" "F.Paste" "F.Mask") (net 1 "GND"))
    (pad "1_6" smd circle (at 3.00 -7.00) (size 0.5 0.5) (layers "L1_Top_RF" "F.Paste" "F.Mask") (net 1 "GND"))
    (pad "1_7" smd circle (at 5.00 -7.00) (size 0.5 0.5) (layers "L1_Top_RF" "F.Paste" "F.Mask") (net 1 "GND"))
    (pad "1_8" smd circle (at 7.00 -7.00) (size 0.5 0.5) (layers "L1_Top_RF" "F.Paste" "F.Mask") (net 1 "GND"))
    (pad "1_9" smd circle (at 9.00 -7.00) (size 0.5 0.5) (layers "L1_Top_RF" "F.Paste" "F.Mask") (net 1 "GND"))
    (pad "2_0" smd circle (at -9.00 -5.00) (size 0.5 0.5) (layers "L1_Top_RF" "F.Paste" "F.Mask") (net 1 "GND"))
    (pad "2_1" smd circle (at -7.00 -5.00) (size 0.5 0.5) (layers "L1_Top_RF" "F.Paste" "F.Mask") (net 1 "GND"))
    (pad "2_2" smd circle (at -5.00 -5.00) (size 0.5 0.5) (layers "L1_Top_RF" "F.Paste" "F.Mask") (net 1 "GND"))
    (pad "2_3" smd circle (at -3.00 -5.00) (size 0.5 0.5) (layers "L1_Top_RF" "F.Paste" "F.Mask") (net 1 "GND"))
    (pad "2_4" smd circle (at -1.00 -5.00) (size 0.5 0.5) (layers "L1_Top_RF" "F.Paste" "F.Mask") (net 1 "GND"))
    (pad "2_5" smd circle (at 1.00 -5.00) (size 0.5 0.5) (layers "L1_Top_RF" "F.Paste" "F.Mask") (net 1 "GND"))
    (pad "2_6" smd circle (at 3.00 -5.00) (size 0.5 0.5) (layers "L1_Top_RF" "F.Paste" "F.Mask") (net 1 "GND"))
    (pad "2_7" smd circle (at 5.00 -5.00) (size 0.5 0.5) (layers "L1_Top_RF" "F.Paste" "F.Mask") (net 1 "GND"))
    (pad "2_8" smd circle (at 7.00 -5.00) (size 0.5 0.5) (layers "L1_Top_RF" "F.Paste" "F.Mask") (net 1 "GND"))
    (pad "2_9" smd circle (at 9.00 -5.00) (size 0.5 0.5) (layers "L1_Top_RF" "F.Paste" "F.Mask") (net 1 "GND"))
    (pad "3_0" smd circle (at -9.00 -3.00) (size 0.5 0.5) (layers "L1_Top_RF" "F.Paste" "F.Mask") (net 1 "GND"))
    (pad "3_1" smd circle (at -7.00 -3.00) (size 0.5 0.5) (layers "L1_Top_RF" "F.Paste" "F.Mask") (net 1 "GND"))
    (pad "3_2" smd circle (at -5.00 -3.00) (size 0.5 0.5) (layers "L1_Top_RF" "F.Paste" "F.Mask") (net 1 "GND"))
    (pad "3_3" smd circle (at -3.00 -3.00) (size 0.5 0.5) (layers "L1_Top_RF" "F.Paste" "F.Mask") (net 1 "GND"))
    (pad "3_4" smd circle (at -1.00 -3.00) (size 0.5 0.5) (layers "L1_Top_RF" "F.Paste" "F.Mask") (net 1 "GND"))
    (pad "3_5" smd circle (at 1.00 -3.00) (size 0.5 0.5) (layers "L1_Top_RF" "F.Paste" "F.Mask") (net 1 "GND"))
    (pad "3_6" smd circle (at 3.00 -3.00) (size 0.5 0.5) (layers "L1_Top_RF" "F.Paste" "F.Mask") (net 1 "GND"))
    (pad "3_7" smd circle (at 5.00 -3.00) (size 0.5 0.5) (layers "L1_Top_RF" "F.Paste" "F.Mask") (net 1 "GND"))
    (pad "3_8" smd circle (at 7.00 -3.00) (size 0.5 0.5) (layers "L1_Top_RF" "F.Paste" "F.Mask") (net 1 "GND"))
    (pad "3_9" smd circle (at 9.00 -3.00) (size 0.5 0.5) (layers "L1_Top_RF" "F.Paste" "F.Mask") (net 1 "GND"))
    (pad "4_0" smd circle (at -9.00 -1.00) (size 0.5 0.5) (layers "L1_Top_RF" "F.Paste" "F.Mask") (net 1 "GND"))
    (pad "4_1" smd circle (at -7.00 -1.00) (size 0.5 0.5) (layers "L1_Top_RF" "F.Paste" "F.Mask") (net 1 "GND"))
    (pad "4_2" smd circle (at -5.00 -1.00) (size 0.5 0.5) (layers "L1_Top_RF" "F.Paste" "F.Mask") (net 1 "GND"))
    (pad "4_3" smd circle (at -3.00 -1.00) (size 0.5 0.5) (layers "L1_Top_RF" "F.Paste" "F.Mask") (net 1 "GND"))
    (pad "4_4" smd circle (at -1.00 -1.00) (size 0.5 0.5) (layers "L1_Top_RF" "F.Paste" "F.Mask") (net 1 "GND"))
    (pad "4_5" smd circle (at 1.00 -1.00) (size 0.5 0.5) (layers "L1_Top_RF" "F.Paste" "F.Mask") (net 1 "GND"))
    (pad "4_6" smd circle (at 3.00 -1.00) (size 0.5 0.5) (layers "L1_Top_RF" "F.Paste" "F.Mask") (net 1 "GND"))
    (pad "4_7" smd circle (at 5.00 -1.00) (size 0.5 0.5) (layers "L1_Top_RF" "F.Paste" "F.Mask") (net 1 "GND"))
    (pad "4_8" smd circle (at 7.00 -1.00) (size 0.5 0.5) (layers "L1_Top_RF" "F.Paste" "F.Mask") (net 1 "GND"))
    (pad "4_9" smd circle (at 9.00 -1.00) (size 0.5 0.5) (layers "L1_Top_RF" "F.Paste" "F.Mask") (net 1 "GND"))
    (pad "5_0" smd circle (at -9.00 1.00) (size 0.5 0.5) (layers "L1_Top_RF" "F.Paste" "F.Mask") (net 1 "GND"))
    (pad "5_1" smd circle (at -7.00 1.00) (size 0.5 0.5) (layers "L1_Top_RF" "F.Paste" "F.Mask") (net 1 "GND"))
    (pad "5_2" smd circle (at -5.00 1.00) (size 0.5 0.5) (layers "L1_Top_RF" "F.Paste" "F.Mask") (net 1 "GND"))
    (pad "5_3" smd circle (at -3.00 1.00) (size 0.5 0.5) (layers "L1_Top_RF" "F.Paste" "F.Mask") (net 1 "GND"))
    (pad "5_4" smd circle (at -1.00 1.00) (size 0.5 0.5) (layers "L1_Top_RF" "F.Paste" "F.Mask") (net 1 "GND"))
    (pad "5_5" smd circle (at 1.00 1.00) (size 0.5 0.5) (layers "L1_Top_RF" "F.Paste" "F.Mask") (net 1 "GND"))
    (pad "5_6" smd circle (at 3.00 1.00) (size 0.5 0.5) (layers "L1_Top_RF" "F.Paste" "F.Mask") (net 1 "GND"))
    (pad "5_7" smd circle (at 5.00 1.00) (size 0.5 0.5) (layers "L1_Top_RF" "F.Paste" "F.Mask") (net 1 "GND"))
    (pad "5_8" smd circle (at 7.00 1.00) (size 0.5 0.5) (layers "L1_Top_RF" "F.Paste" "F.Mask") (net 1 "GND"))
    (pad "5_9" smd circle (at 9.00 1.00) (size 0.5 0.5) (layers "L1_Top_RF" "F.Paste" "F.Mask") (net 1 "GND"))
    (pad "6_0" smd circle (at -9.00 3.00) (size 0.5 0.5) (layers "L1_Top_RF" "F.Paste" "F.Mask") (net 1 "GND"))
    (pad "6_1" smd circle (at -7.00 3.00) (size 0.5 0.5) (layers "L1_Top_RF" "F.Paste" "F.Mask") (net 1 "GND"))
    (pad "6_2" smd circle (at -5.00 3.00) (size 0.5 0.5) (layers "L1_Top_RF" "F.Paste" "F.Mask") (net 1 "GND"))
    (pad "6_3" smd circle (at -3.00 3.00) (size 0.5 0.5) (layers "L1_Top_RF" "F.Paste" "F.Mask") (net 1 "GND"))
    (pad "6_4" smd circle (at -1.00 3.00) (size 0.5 0.5) (layers "L1_Top_RF" "F.Paste" "F.Mask") (net 1 "GND"))
    (pad "6_5" smd circle (at 1.00 3.00) (size 0.5 0.5) (layers "L1_Top_RF" "F.Paste" "F.Mask") (net 1 "GND"))
    (pad "6_6" smd circle (at 3.00 3.00) (size 0.5 0.5) (layers "L1_Top_RF" "F.Paste" "F.Mask") (net 1 "GND"))
    (pad "6_7" smd circle (at 5.00 3.00) (size 0.5 0.5) (layers "L1_Top_RF" "F.Paste" "F.Mask") (net 1 "GND"))
    (pad "6_8" smd circle (at 7.00 3.00) (size 0.5 0.5) (layers "L1_Top_RF" "F.Paste" "F.Mask") (net 1 "GND"))
    (pad "6_9" smd circle (at 9.00 3.00) (size 0.5 0.5) (layers "L1_Top_RF" "F.Paste" "F.Mask") (net 1 "GND"))
    (pad "7_0" smd circle (at -9.00 5.00) (size 0.5 0.5) (layers "L1_Top_RF" "F.Paste" "F.Mask") (net 1 "GND"))
    (pad "7_1" smd circle (at -7.00 5.00) (size 0.5 0.5) (layers "L1_Top_RF" "F.Paste" "F.Mask") (net 1 "GND"))
    (pad "7_2" smd circle (at -5.00 5.00) (size 0.5 0.5) (layers "L1_Top_RF" "F.Paste" "F.Mask") (net 1 "GND"))
    (pad "7_3" smd circle (at -3.00 5.00) (size 0.5 0.5) (layers "L1_Top_RF" "F.Paste" "F.Mask") (net 1 "GND"))
    (pad "7_4" smd circle (at -1.00 5.00) (size 0.5 0.5) (layers "L1_Top_RF" "F.Paste" "F.Mask") (net 1 "GND"))
    (pad "7_5" smd circle (at 1.00 5.00) (size 0.5 0.5) (layers "L1_Top_RF" "F.Paste" "F.Mask") (net 1 "GND"))
    (pad "7_6" smd circle (at 3.00 5.00) (size 0.5 0.5) (layers "L1_Top_RF" "F.Paste" "F.Mask") (net 1 "GND"))
    (pad "7_7" smd circle (at 5.00 5.00) (size 0.5 0.5) (layers "L1_Top_RF" "F.Paste" "F.Mask") (net 1 "GND"))
    (pad "7_8" smd circle (at 7.00 5.00) (size 0.5 0.5) (layers "L1_Top_RF" "F.Paste" "F.Mask") (net 1 "GND"))
    (pad "7_9" smd circle (at 9.00 5.00) (size 0.5 0.5) (layers "L1_Top_RF" "F.Paste" "F.Mask") (net 1 "GND"))
    (pad "8_0" smd circle (at -9.00 7.00) (size 0.5 0.5) (layers "L1_Top_RF" "F.Paste" "F.Mask") (net 1 "GND"))
    (pad "8_1" smd circle (at -7.00 7.00) (size 0.5 0.5) (layers "L1_Top_RF" "F.Paste" "F.Mask") (net 1 "GND"))
    (pad "8_2" smd circle (at -5.00 7.00) (size 0.5 0.5) (layers "L1_Top_RF" "F.Paste" "F.Mask") (net 1 "GND"))
    (pad "8_3" smd circle (at -3.00 7.00) (size 0.5 0.5) (layers "L1_Top_RF" "F.Paste" "F.Mask") (net 1 "GND"))
    (pad "8_4" smd circle (at -1.00 7.00) (size 0.5 0.5) (layers "L1_Top_RF" "F.Paste" "F.Mask") (net 1 "GND"))
    (pad "8_5" smd circle (at 1.00 7.00) (size 0.5 0.5) (layers "L1_Top_RF" "F.Paste" "F.Mask") (net 1 "GND"))
    (pad "8_6" smd circle (at 3.00 7.00) (size 0.5 0.5) (layers "L1_Top_RF" "F.Paste" "F.Mask") (net 1 "GND"))
    (pad "8_7" smd circle (at 5.00 7.00) (size 0.5 0.5) (layers "L1_Top_RF" "F.Paste" "F.Mask") (net 1 "GND"))
    (pad "8_8" smd circle (at 7.00 7.00) (size 0.5 0.5) (layers "L1_Top_RF" "F.Paste" "F.Mask") (net 1 "GND"))
    (pad "8_9" smd circle (at 9.00 7.00) (size 0.5 0.5) (layers "L1_Top_RF" "F.Paste" "F.Mask") (net 1 "GND"))
    (pad "9_0" smd circle (at -9.00 9.00) (size 0.5 0.5) (layers "L1_Top_RF" "F.Paste" "F.Mask") (net 1 "GND"))
    (pad "9_1" smd circle (at -7.00 9.00) (size 0.5 0.5) (layers "L1_Top_RF" "F.Paste" "F.Mask") (net 1 "GND"))
    (pad "9_2" smd circle (at -5.00 9.00) (size 0.5 0.5) (layers "L1_Top_RF" "F.Paste" "F.Mask") (net 1 "GND"))
    (pad "9_3" smd circle (at -3.00 9.00) (size 0.5 0.5) (layers "L1_Top_RF" "F.Paste" "F.Mask") (net 1 "GND"))
    (pad "9_4" smd circle (at -1.00 9.00) (size 0.5 0.5) (layers "L1_Top_RF" "F.Paste" "F.Mask") (net 1 "GND"))
    (pad "9_5" smd circle (at 1.00 9.00) (size 0.5 0.5) (layers "L1_Top_RF" "F.Paste" "F.Mask") (net 1 "GND"))
    (pad "9_6" smd circle (at 3.00 9.00) (size 0.5 0.5) (layers "L1_Top_RF" "F.Paste" "F.Mask") (net 1 "GND"))
    (pad "9_7" smd circle (at 5.00 9.00) (size 0.5 0.5) (layers "L1_Top_RF" "F.Paste" "F.Mask") (net 1 "GND"))
    (pad "9_8" smd circle (at 7.00 9.00) (size 0.5 0.5) (layers "L1_Top_RF" "F.Paste" "F.Mask") (net 1 "GND"))
    (pad "9_9" smd circle (at 9.00 9.00) (size 0.5 0.5) (layers "L1_Top_RF" "F.Paste" "F.Mask") (net 1 "GND"))
  )
  (footprint "TE:PCIe_Gen5_x16" (layer "L1_Top_RF")
    (at 83.5 107)
    (fp_text reference "J1" (at 0 -5) (layer "F.SilkS") (effects (font (size 1.2 1.2) (thickness 0.15))))
    (pad "1" smd rect (at -31.50 0.00) (size 0.6 4) (layers "L1_Top_RF" "F.Paste" "F.Mask") (net 8 "PCIE0_TX_P"))
    (pad "2" smd rect (at -30.50 0.00) (size 0.6 4) (layers "L1_Top_RF" "F.Paste" "F.Mask") (net 9 "PCIE0_TX_N"))
    (pad "3" smd rect (at -29.50 0.00) (size 0.6 4) (layers "L1_Top_RF" "F.Paste" "F.Mask") (net 10 "PCIE0_RX_P"))
    (pad "4" smd rect (at -28.50 0.00) (size 0.6 4) (layers "L1_Top_RF" "F.Paste" "F.Mask") (net 11 "PCIE0_RX_N"))
    (pad "5" smd rect (at -27.50 0.00) (size 0.6 4) (layers "L1_Top_RF" "F.Paste" "F.Mask") (net 12 "PCIE1_TX_P"))
    (pad "6" smd rect (at -26.50 0.00) (size 0.6 4) (layers "L1_Top_RF" "F.Paste" "F.Mask") (net 13 "PCIE1_TX_N"))
    (pad "7" smd rect (at -25.50 0.00) (size 0.6 4) (layers "L1_Top_RF" "F.Paste" "F.Mask") (net 14 "PCIE1_RX_P"))
    (pad "8" smd rect (at -24.50 0.00) (size 0.6 4) (layers "L1_Top_RF" "F.Paste" "F.Mask") (net 15 "PCIE1_RX_N"))
    (pad "9" smd rect (at -23.50 0.00) (size 0.6 4) (layers "L1_Top_RF" "F.Paste" "F.Mask") (net 16 "PCIE2_TX_P"))
    (pad "10" smd rect (at -22.50 0.00) (size 0.6 4) (layers "L1_Top_RF" "F.Paste" "F.Mask") (net 17 "PCIE2_TX_N"))
    (pad "11" smd rect (at -21.50 0.00) (size 0.6 4) (layers "L1_Top_RF" "F.Paste" "F.Mask") (net 18 "PCIE2_RX_P"))
    (pad "12" smd rect (at -20.50 0.00) (size 0.6 4) (layers "L1_Top_RF" "F.Paste" "F.Mask") (net 19 "PCIE2_RX_N"))
    (pad "13" smd rect (at -19.50 0.00) (size 0.6 4) (layers "L1_Top_RF" "F.Paste" "F.Mask") (net 20 "PCIE3_TX_P"))
    (pad "14" smd rect (at -18.50 0.00) (size 0.6 4) (layers "L1_Top_RF" "F.Paste" "F.Mask") (net 21 "PCIE3_TX_N"))
    (pad "15" smd rect (at -17.50 0.00) (size 0.6 4) (layers "L1_Top_RF" "F.Paste" "F.Mask") (net 22 "PCIE3_RX_P"))
    (pad "16" smd rect (at -16.50 0.00) (size 0.6 4) (layers "L1_Top_RF" "F.Paste" "F.Mask") (net 23 "PCIE3_RX_N"))
    (pad "17" smd rect (at -15.50 0.00) (size 0.6 4) (layers "L1_Top_RF" "F.Paste" "F.Mask") (net 24 "PCIE4_TX_P"))
    (pad "18" smd rect (at -14.50 0.00) (size 0.6 4) (layers "L1_Top_RF" "F.Paste" "F.Mask") (net 25 "PCIE4_TX_N"))
    (pad "19" smd rect (at -13.50 0.00) (size 0.6 4) (layers "L1_Top_RF" "F.Paste" "F.Mask") (net 26 "PCIE4_RX_P"))
    (pad "20" smd rect (at -12.50 0.00) (size 0.6 4) (layers "L1_Top_RF" "F.Paste" "F.Mask") (net 27 "PCIE4_RX_N"))
    (pad "21" smd rect (at -11.50 0.00) (size 0.6 4) (layers "L1_Top_RF" "F.Paste" "F.Mask") (net 28 "PCIE5_TX_P"))
    (pad "22" smd rect (at -10.50 0.00) (size 0.6 4) (layers "L1_Top_RF" "F.Paste" "F.Mask") (net 29 "PCIE5_TX_N"))
    (pad "23" smd rect (at -9.50 0.00) (size 0.6 4) (layers "L1_Top_RF" "F.Paste" "F.Mask") (net 30 "PCIE5_RX_P"))
    (pad "24" smd rect (at -8.50 0.00) (size 0.6 4) (layers "L1_Top_RF" "F.Paste" "F.Mask") (net 31 "PCIE5_RX_N"))
    (pad "25" smd rect (at -7.50 0.00) (size 0.6 4) (layers "L1_Top_RF" "F.Paste" "F.Mask") (net 32 "PCIE6_TX_P"))
    (pad "26" smd rect (at -6.50 0.00) (size 0.6 4) (layers "L1_Top_RF" "F.Paste" "F.Mask") (net 33 "PCIE6_TX_N"))
    (pad "27" smd rect (at -5.50 0.00) (size 0.6 4) (layers "L1_Top_RF" "F.Paste" "F.Mask") (net 34 "PCIE6_RX_P"))
    (pad "28" smd rect (at -4.50 0.00) (size 0.6 4) (layers "L1_Top_RF" "F.Paste" "F.Mask") (net 35 "PCIE6_RX_N"))
    (pad "29" smd rect (at -3.50 0.00) (size 0.6 4) (layers "L1_Top_RF" "F.Paste" "F.Mask") (net 36 "PCIE7_TX_P"))
    (pad "30" smd rect (at -2.50 0.00) (size 0.6 4) (layers "L1_Top_RF" "F.Paste" "F.Mask") (net 37 "PCIE7_TX_N"))
    (pad "31" smd rect (at -1.50 0.00) (size 0.6 4) (layers "L1_Top_RF" "F.Paste" "F.Mask") (net 38 "PCIE7_RX_P"))
    (pad "32" smd rect (at -0.50 0.00) (size 0.6 4) (layers "L1_Top_RF" "F.Paste" "F.Mask") (net 39 "PCIE7_RX_N"))
    (pad "33" smd rect (at 0.50 0.00) (size 0.6 4) (layers "L1_Top_RF" "F.Paste" "F.Mask") (net 40 "PCIE8_TX_P"))
    (pad "34" smd rect (at 1.50 0.00) (size 0.6 4) (layers "L1_Top_RF" "F.Paste" "F.Mask") (net 41 "PCIE8_TX_N"))
    (pad "35" smd rect (at 2.50 0.00) (size 0.6 4) (layers "L1_Top_RF" "F.Paste" "F.Mask") (net 42 "PCIE8_RX_P"))
    (pad "36" smd rect (at 3.50 0.00) (size 0.6 4) (layers "L1_Top_RF" "F.Paste" "F.Mask") (net 43 "PCIE8_RX_N"))
    (pad "37" smd rect (at 4.50 0.00) (size 0.6 4) (layers "L1_Top_RF" "F.Paste" "F.Mask") (net 44 "PCIE9_TX_P"))
    (pad "38" smd rect (at 5.50 0.00) (size 0.6 4) (layers "L1_Top_RF" "F.Paste" "F.Mask") (net 45 "PCIE9_TX_N"))
    (pad "39" smd rect (at 6.50 0.00) (size 0.6 4) (layers "L1_Top_RF" "F.Paste" "F.Mask") (net 46 "PCIE9_RX_P"))
    (pad "40" smd rect (at 7.50 0.00) (size 0.6 4) (layers "L1_Top_RF" "F.Paste" "F.Mask") (net 47 "PCIE9_RX_N"))
    (pad "41" smd rect (at 8.50 0.00) (size 0.6 4) (layers "L1_Top_RF" "F.Paste" "F.Mask") (net 48 "PCIE10_TX_P"))
    (pad "42" smd rect (at 9.50 0.00) (size 0.6 4) (layers "L1_Top_RF" "F.Paste" "F.Mask") (net 49 "PCIE10_TX_N"))
    (pad "43" smd rect (at 10.50 0.00) (size 0.6 4) (layers "L1_Top_RF" "F.Paste" "F.Mask") (net 50 "PCIE10_RX_P"))
    (pad "44" smd rect (at 11.50 0.00) (size 0.6 4) (layers "L1_Top_RF" "F.Paste" "F.Mask") (net 51 "PCIE10_RX_N"))
    (pad "45" smd rect (at 12.50 0.00) (size 0.6 4) (layers "L1_Top_RF" "F.Paste" "F.Mask") (net 52 "PCIE11_TX_P"))
    (pad "46" smd rect (at 13.50 0.00) (size 0.6 4) (layers "L1_Top_RF" "F.Paste" "F.Mask") (net 53 "PCIE11_TX_N"))
    (pad "47" smd rect (at 14.50 0.00) (size 0.6 4) (layers "L1_Top_RF" "F.Paste" "F.Mask") (net 54 "PCIE11_RX_P"))
    (pad "48" smd rect (at 15.50 0.00) (size 0.6 4) (layers "L1_Top_RF" "F.Paste" "F.Mask") (net 55 "PCIE11_RX_N"))
    (pad "49" smd rect (at 16.50 0.00) (size 0.6 4) (layers "L1_Top_RF" "F.Paste" "F.Mask") (net 56 "PCIE12_TX_P"))
    (pad "50" smd rect (at 17.50 0.00) (size 0.6 4) (layers "L1_Top_RF" "F.Paste" "F.Mask") (net 57 "PCIE12_TX_N"))
    (pad "51" smd rect (at 18.50 0.00) (size 0.6 4) (layers "L1_Top_RF" "F.Paste" "F.Mask") (net 58 "PCIE12_RX_P"))
    (pad "52" smd rect (at 19.50 0.00) (size 0.6 4) (layers "L1_Top_RF" "F.Paste" "F.Mask") (net 59 "PCIE12_RX_N"))
    (pad "53" smd rect (at 20.50 0.00) (size 0.6 4) (layers "L1_Top_RF" "F.Paste" "F.Mask") (net 60 "PCIE13_TX_P"))
    (pad "54" smd rect (at 21.50 0.00) (size 0.6 4) (layers "L1_Top_RF" "F.Paste" "F.Mask") (net 61 "PCIE13_TX_N"))
    (pad "55" smd rect (at 22.50 0.00) (size 0.6 4) (layers "L1_Top_RF" "F.Paste" "F.Mask") (net 62 "PCIE13_RX_P"))
    (pad "56" smd rect (at 23.50 0.00) (size 0.6 4) (layers "L1_Top_RF" "F.Paste" "F.Mask") (net 63 "PCIE13_RX_N"))
    (pad "57" smd rect (at 24.50 0.00) (size 0.6 4) (layers "L1_Top_RF" "F.Paste" "F.Mask") (net 64 "PCIE14_TX_P"))
    (pad "58" smd rect (at 25.50 0.00) (size 0.6 4) (layers "L1_Top_RF" "F.Paste" "F.Mask") (net 65 "PCIE14_TX_N"))
    (pad "59" smd rect (at 26.50 0.00) (size 0.6 4) (layers "L1_Top_RF" "F.Paste" "F.Mask") (net 66 "PCIE14_RX_P"))
    (pad "60" smd rect (at 27.50 0.00) (size 0.6 4) (layers "L1_Top_RF" "F.Paste" "F.Mask") (net 67 "PCIE14_RX_N"))
    (pad "61" smd rect (at 28.50 0.00) (size 0.6 4) (layers "L1_Top_RF" "F.Paste" "F.Mask") (net 68 "PCIE15_TX_P"))
    (pad "62" smd rect (at 29.50 0.00) (size 0.6 4) (layers "L1_Top_RF" "F.Paste" "F.Mask") (net 69 "PCIE15_TX_N"))
    (pad "63" smd rect (at 30.50 0.00) (size 0.6 4) (layers "L1_Top_RF" "F.Paste" "F.Mask") (net 70 "PCIE15_RX_P"))
    (pad "64" smd rect (at 31.50 0.00) (size 0.6 4) (layers "L1_Top_RF" "F.Paste" "F.Mask") (net 71 "PCIE15_RX_N"))
  )
)