

================================================================
== Synthesis Summary Report of 'fir_n11_strm'
================================================================
+ General Information: 
    * Date:           Thu Sep 21 05:53:43 2023
    * Version:        2022.1 (Build 3526262 on Mon Apr 18 15:47:01 MDT 2022)
    * Project:        soc_lab2_stream
    * Solution:       solution1 (Vivado IP Flow Target)
    * Product family: zynquplus
    * Target device:  xck26-sfvc784-2LV-c
    

+ Performance & Resource Estimates: 
    
    PS: '+' for module; 'o' for loop; '*' for dataflow
    +------------------------------------------+------+------+---------+---------+----------+---------+------+----------+------+---------+-----------+-----------+-----+
    |                  Modules                 | Issue|      | Latency | Latency | Iteration|         | Trip |          |      |         |           |           |     |
    |                  & Loops                 | Type | Slack| (cycles)|   (ns)  |  Latency | Interval| Count| Pipelined| BRAM |   DSP   |     FF    |    LUT    | URAM|
    +------------------------------------------+------+------+---------+---------+----------+---------+------+----------+------+---------+-----------+-----------+-----+
    |+ fir_n11_strm                            |     -|  1.76|        -|        -|         -|        -|     -|        no|     -|  3 (~0%)|  483 (~0%)|  542 (~0%)|    -|
    | o XFER_LOOP                              |     -|  7.30|        -|        -|        18|        -|     -|        no|     -|        -|          -|          -|    -|
    |  + fir_n11_strm_Pipeline_SHIFT_ACC_LOOP  |     -|  1.76|       14|  140.000|         -|       14|     -|        no|     -|  3 (~0%)|  185 (~0%)|  201 (~0%)|    -|
    |   o SHIFT_ACC_LOOP                       |     -|  7.30|       12|  120.000|         3|        1|    11|       yes|     -|        -|          -|          -|    -|
    +------------------------------------------+------+------+---------+---------+----------+---------+------+----------+------+---------+-----------+-----------+-----+


================================================================
== HW Interfaces
================================================================
* S_AXILITE Interfaces
+---------------+------------+---------------+--------+----------+
| Interface     | Data Width | Address Width | Offset | Register |
+---------------+------------+---------------+--------+----------+
| s_axi_control | 32         | 7             | 64     | 0        |
+---------------+------------+---------------+--------+----------+

* S_AXILITE Registers
+---------------+-------------+--------+-------+--------+----------------------------------+----------------------------------------------------------------------+
| Interface     | Register    | Offset | Width | Access | Description                      | Bit Fields                                                           |
+---------------+-------------+--------+-------+--------+----------------------------------+----------------------------------------------------------------------+
| s_axi_control | CTRL        | 0x00   | 32    | RW     | Control signals                  | 0=AP_START 1=AP_DONE 2=AP_IDLE 3=AP_READY 7=AUTO_RESTART 9=INTERRUPT |
| s_axi_control | GIER        | 0x04   | 32    | RW     | Global Interrupt Enable Register | 0=Enable                                                             |
| s_axi_control | IP_IER      | 0x08   | 32    | RW     | IP Interrupt Enable Register     | 0=CHAN0_INT_EN 1=CHAN1_INT_EN                                        |
| s_axi_control | IP_ISR      | 0x0c   | 32    | RW     | IP Interrupt Status Register     | 0=CHAN0_INT_ST 1=CHAN1_INT_ST                                        |
| s_axi_control | regXferLeng | 0x10   | 32    | W      | Data signal of regXferLeng       |                                                                      |
+---------------+-------------+--------+-------+--------+----------------------------------+----------------------------------------------------------------------+

* AXIS
+-------------+---------------+-------+-------+-----+-------+-------+--------+-------+-------+--------+
| Interface   | Register Mode | TDATA | TDEST | TID | TKEEP | TLAST | TREADY | TSTRB | TUSER | TVALID |
+-------------+---------------+-------+-------+-----+-------+-------+--------+-------+-------+--------+
| pstrmInput  | both          | 32    | 1     | 1   | 4     | 1     | 1      | 4     | 1     | 1      |
| pstrmOutput | both          | 32    | 1     | 1   | 4     | 1     | 1      | 4     | 1     | 1      |
+-------------+---------------+-------+-------+-----+-------+-------+--------+-------+-------+--------+

* TOP LEVEL CONTROL
+-----------+------------+-----------+
| Interface | Type       | Ports     |
+-----------+------------+-----------+
| ap_clk    | clock      | ap_clk    |
| ap_rst_n  | reset      | ap_rst_n  |
| interrupt | interrupt  | interrupt |
| ap_ctrl   | ap_ctrl_hs |           |
+-----------+------------+-----------+


================================================================
== SW I/O Information
================================================================
* Top Function Arguments
+-------------+-----------+---------------------------------------------+
| Argument    | Direction | Datatype                                    |
+-------------+-----------+---------------------------------------------+
| pstrmInput  | in        | stream<hls::axis<ap_uint<32>, 1, 1, 1>, 0>* |
| pstrmOutput | out       | stream<hls::axis<ap_uint<32>, 1, 1, 1>, 0>* |
| an32Coef    | in        | int*                                        |
| regXferLeng | in        | ap_uint<32>                                 |
+-------------+-----------+---------------------------------------------+

* SW-to-HW Mapping
+-------------+---------------+-----------+---------------------------------------+
| Argument    | HW Interface  | HW Type   | HW Info                               |
+-------------+---------------+-----------+---------------------------------------+
| pstrmInput  | pstrmInput    | interface |                                       |
| pstrmOutput | pstrmOutput   | interface |                                       |
| an32Coef    | s_axi_control | memory    | name=an32Coef offset=64 range=64      |
| regXferLeng | s_axi_control | register  | name=regXferLeng offset=0x10 range=32 |
+-------------+---------------+-----------+---------------------------------------+


================================================================
== M_AXI Burst Information
================================================================
 Note: All burst requests might be further partitioned into multiple requests during RTL generation based on max_read_burst_length or max_write_burst_length settings.

  No burst in design

================================================================
== Bind Op Report
================================================================
+-----------------------------------------+-----+--------+----------+-----+--------+---------+
| Name                                    | DSP | Pragma | Variable | Op  | Impl   | Latency |
+-----------------------------------------+-----+--------+----------+-----+--------+---------+
| + fir_n11_strm                          | 3   |        |          |     |        |         |
|   ret_V_fu_169_p2                       | -   |        | ret_V    | add | fabric | 0       |
|   add_ln22_fu_198_p2                    | -   |        | add_ln22 | add | fabric | 0       |
|  + fir_n11_strm_Pipeline_SHIFT_ACC_LOOP | 3   |        |          |     |        |         |
|    add_ln33_fu_173_p2                   | -   |        | add_ln33 | add | fabric | 0       |
|    mul_32s_32s_32_1_1_U1                | 3   |        | mul_ln36 | mul | auto   | 0       |
|    n32Acc_fu_213_p2                     | -   |        | n32Acc   | add | fabric | 0       |
|    add_ln27_fu_184_p2                   | -   |        | add_ln27 | add | fabric | 0       |
+-----------------------------------------+-----+--------+----------+-----+--------+---------+


================================================================
== Bind Storage Report
================================================================
+-----------------------------------------+------+------+--------+--------------+---------+------+---------+
| Name                                    | BRAM | URAM | Pragma | Variable     | Storage | Impl | Latency |
+-----------------------------------------+------+------+--------+--------------+---------+------+---------+
| + fir_n11_strm                          | 0    | 0    |        |              |         |      |         |
|  + fir_n11_strm_Pipeline_SHIFT_ACC_LOOP | 0    | 0    |        |              |         |      |         |
|    an32ShiftReg_U                       | -    | -    |        | an32ShiftReg | ram_t2p | auto | 1       |
+-----------------------------------------+------+------+--------+--------------+---------+------+---------+


================================================================
== Pragma Report
================================================================
* Valid Pragma Syntax
+-----------+-------------------------------------+--------------------------------------------------------+
| Type      | Options                             | Location                                               |
+-----------+-------------------------------------+--------------------------------------------------------+
| interface | s_axilite port=regXferLeng          | soc_lab2_stream/FIR.cpp:6 in fir_n11_strm, regXferLeng |
| interface | s_axilite port=an32Coef             | soc_lab2_stream/FIR.cpp:7 in fir_n11_strm, an32Coef    |
| interface | axis register both port=pstrmOutput | soc_lab2_stream/FIR.cpp:8 in fir_n11_strm, pstrmOutput |
| interface | axis register both port=pstrmInput  | soc_lab2_stream/FIR.cpp:9 in fir_n11_strm, pstrmInput  |
| interface | s_axilite port=return               | soc_lab2_stream/FIR.cpp:10 in fir_n11_strm, return     |
| pipeline  | II=1                                | soc_lab2_stream/FIR.cpp:28 in fir_n11_strm             |
+-----------+-------------------------------------+--------------------------------------------------------+


