$date
	Mon Aug 26 19:48:39 2019
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module test_confrontatore $end
$var wire 1 ! out $end
$var reg 1 " x1 $end
$var reg 1 # x2 $end
$scope module K $end
$var wire 1 ! out $end
$var wire 1 " x1 $end
$var wire 1 # x2 $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
0#
0"
x!
$end
#2
0!
1"
#4
1!
1#
#6
0!
#14
