Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.2 (win64) Build 4029153 Fri Oct 13 20:14:34 MDT 2023
| Date         : Mon Feb 24 14:54:34 2025
| Host         : COMSYS01 running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file STOPWATCH_control_sets_placed.rpt
| Design       : STOPWATCH
| Device       : xc7z007s
---------------------------------------------------------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |    13 |
|    Minimum number of control sets                        |    13 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |    49 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |    13 |
| >= 0 to < 4        |     4 |
| >= 4 to < 6        |     3 |
| >= 6 to < 8        |     3 |
| >= 8 to < 10       |     0 |
| >= 10 to < 12      |     0 |
| >= 12 to < 14      |     0 |
| >= 14 to < 16      |     0 |
| >= 16              |     3 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              35 |           16 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |              21 |            6 |
| Yes          | No                    | No                     |              12 |            5 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |              51 |           15 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+----------------------------------+---------------------------+---------------------------------+------------------+----------------+--------------+
|           Clock Signal           |       Enable Signal       |         Set/Reset Signal        | Slice Load Count | Bel Load Count | Bels / Slice |
+----------------------------------+---------------------------+---------------------------------+------------------+----------------+--------------+
|  CA2_OBUF_BUFG                   |                           |                                 |                1 |              1 |         1.00 |
|  CLK_IBUF_BUFG                   | main1/uut7/BTN_ff1        |                                 |                1 |              1 |         1.00 |
|  CLK_IBUF_BUFG                   | main1/uut8/BTN_ff1        |                                 |                1 |              1 |         1.00 |
|  main1/next_state_reg[1]_i_2_n_0 |                           |                                 |                1 |              2 |         2.00 |
|  CA2_OBUF_BUFG                   |                           | main2/uut1/Pulse_cnt[3]_i_1_n_0 |                1 |              4 |         4.00 |
|  CLK_IBUF_BUFG                   | main1/uut7/check_cnt_0    |                                 |                2 |              5 |         2.50 |
|  CLK_IBUF_BUFG                   | main1/uut8/check_cnt      |                                 |                1 |              5 |         5.00 |
|  CLK_IBUF_BUFG                   | main2/Usec_cnt            | main1/curr_state_reg[1]_0[0]    |                2 |              6 |         3.00 |
|  CLK_IBUF_BUFG                   | main2/E[0]                | main1/SR[0]                     |                2 |              6 |         3.00 |
|  CLK_IBUF_BUFG                   | main2/Usec_cnt[6]_i_2_n_0 | main2/Usec_cnt[6]_i_1_n_0       |                2 |              7 |         3.50 |
|  CLK_IBUF_BUFG                   |                           | uut3/tick                       |                5 |             17 |         3.40 |
|  CLK_IBUF_BUFG                   |                           |                                 |               14 |             32 |         2.29 |
|  CLK_IBUF_BUFG                   | main1/uut8/E[0]           | main1/uut8/SR[0]                |                9 |             32 |         3.56 |
+----------------------------------+---------------------------+---------------------------------+------------------+----------------+--------------+


