# do soc_system_run_msim_gate_verilog.do
# if {[file exists gate_work]} {
# 	vdel -lib gate_work -all
# }
# vlib gate_work
# vmap work gate_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work gate_work 
# Copying /home/roboy/altera/16.1/modelsim_ase/linuxaloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# 
# vlog -vlog01compat -work work +incdir+. {soc_system.vo}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:32:15 on Mar 04,2017
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+." soc_system.vo 
# -- Compiling module ghrd
# 
# Top level modules:
# 	ghrd
# End time: 12:32:17 on Mar 04,2017, Elapsed time: 0:00:02
# Errors: 0, Warnings: 0
# 
# 
# stdin: <EOF>
vsim soc_system.pid_controller
# vsim soc_system.pid_controller 
# Start time: 12:32:31 on Mar 04,2017
# Loading soc_system.pid_controller
add wave -position insertpoint sim:/pid_controller/*
# End time: 12:33:15 on Mar 04,2017, Elapsed time: 0:00:44
# Errors: 0, Warnings: 0
