Analysis & Synthesis report for Lab1_task1
Tue Apr 09 13:20:41 2024
Quartus Prime Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Analysis & Synthesis RAM Summary
  9. Analysis & Synthesis IP Cores Summary
 10. Registers Protected by Synthesis
 11. Registers Removed During Synthesis
 12. Removed Registers Triggering Further Register Optimizations
 13. General Register Statistics
 14. Inverted Register Statistics
 15. Multiplexer Restructuring Statistics (Restructuring Performed)
 16. Source assignments for Lab1_task1_nios:u0|Lab1_task1_nios_nios2_PD:nios2_pd|Lab1_task1_nios_nios2_PD_cpu:cpu|Lab1_task1_nios_nios2_PD_cpu_register_bank_a_module:Lab1_task1_nios_nios2_PD_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_6mc1:auto_generated
 17. Source assignments for Lab1_task1_nios:u0|Lab1_task1_nios_nios2_PD:nios2_pd|Lab1_task1_nios_nios2_PD_cpu:cpu|Lab1_task1_nios_nios2_PD_cpu_register_bank_b_module:Lab1_task1_nios_nios2_PD_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_6mc1:auto_generated
 18. Source assignments for Lab1_task1_nios:u0|Lab1_task1_nios_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_6qf1:auto_generated
 19. Source assignments for Lab1_task1_nios:u0|Lab1_task1_nios_mm_interconnect_0:mm_interconnect_0|Lab1_task1_nios_mm_interconnect_0_cmd_demux:cmd_demux
 20. Source assignments for Lab1_task1_nios:u0|Lab1_task1_nios_mm_interconnect_0:mm_interconnect_0|Lab1_task1_nios_mm_interconnect_0_cmd_demux_001:cmd_demux_001
 21. Source assignments for Lab1_task1_nios:u0|Lab1_task1_nios_mm_interconnect_0:mm_interconnect_0|Lab1_task1_nios_mm_interconnect_0_rsp_demux:rsp_demux
 22. Source assignments for Lab1_task1_nios:u0|Lab1_task1_nios_mm_interconnect_0:mm_interconnect_0|Lab1_task1_nios_mm_interconnect_0_cmd_demux_001:rsp_demux_001
 23. Source assignments for Lab1_task1_nios:u0|Lab1_task1_nios_mm_interconnect_0:mm_interconnect_0|Lab1_task1_nios_mm_interconnect_0_cmd_demux_001:rsp_demux_002
 24. Source assignments for Lab1_task1_nios:u0|altera_reset_controller:rst_controller
 25. Source assignments for Lab1_task1_nios:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1
 26. Source assignments for Lab1_task1_nios:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1
 27. Parameter Settings for User Entity Instance: Lab1_task1_nios:u0|Lab1_task1_nios_nios2_PD:nios2_pd|Lab1_task1_nios_nios2_PD_cpu:cpu|Lab1_task1_nios_nios2_PD_cpu_register_bank_a_module:Lab1_task1_nios_nios2_PD_cpu_register_bank_a
 28. Parameter Settings for User Entity Instance: Lab1_task1_nios:u0|Lab1_task1_nios_nios2_PD:nios2_pd|Lab1_task1_nios_nios2_PD_cpu:cpu|Lab1_task1_nios_nios2_PD_cpu_register_bank_a_module:Lab1_task1_nios_nios2_PD_cpu_register_bank_a|altsyncram:the_altsyncram
 29. Parameter Settings for User Entity Instance: Lab1_task1_nios:u0|Lab1_task1_nios_nios2_PD:nios2_pd|Lab1_task1_nios_nios2_PD_cpu:cpu|Lab1_task1_nios_nios2_PD_cpu_register_bank_b_module:Lab1_task1_nios_nios2_PD_cpu_register_bank_b
 30. Parameter Settings for User Entity Instance: Lab1_task1_nios:u0|Lab1_task1_nios_nios2_PD:nios2_pd|Lab1_task1_nios_nios2_PD_cpu:cpu|Lab1_task1_nios_nios2_PD_cpu_register_bank_b_module:Lab1_task1_nios_nios2_PD_cpu_register_bank_b|altsyncram:the_altsyncram
 31. Parameter Settings for User Entity Instance: Lab1_task1_nios:u0|Lab1_task1_nios_onchip_mem:onchip_mem
 32. Parameter Settings for User Entity Instance: Lab1_task1_nios:u0|Lab1_task1_nios_onchip_mem:onchip_mem|altsyncram:the_altsyncram
 33. Parameter Settings for User Entity Instance: Lab1_task1_nios:u0|Lab1_task1_nios_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_pd_data_master_translator
 34. Parameter Settings for User Entity Instance: Lab1_task1_nios:u0|Lab1_task1_nios_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_pd_instruction_master_translator
 35. Parameter Settings for User Entity Instance: Lab1_task1_nios:u0|Lab1_task1_nios_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:onchip_mem_s1_translator
 36. Parameter Settings for User Entity Instance: Lab1_task1_nios:u0|Lab1_task1_nios_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pio_led_s1_translator
 37. Parameter Settings for User Entity Instance: Lab1_task1_nios:u0|Lab1_task1_nios_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pio_sw_s1_translator
 38. Parameter Settings for User Entity Instance: Lab1_task1_nios:u0|Lab1_task1_nios_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:nios2_pd_data_master_agent
 39. Parameter Settings for User Entity Instance: Lab1_task1_nios:u0|Lab1_task1_nios_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:nios2_pd_instruction_master_agent
 40. Parameter Settings for User Entity Instance: Lab1_task1_nios:u0|Lab1_task1_nios_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:onchip_mem_s1_agent
 41. Parameter Settings for User Entity Instance: Lab1_task1_nios:u0|Lab1_task1_nios_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:onchip_mem_s1_agent|altera_merlin_burst_uncompressor:uncompressor
 42. Parameter Settings for User Entity Instance: Lab1_task1_nios:u0|Lab1_task1_nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_mem_s1_agent_rsp_fifo
 43. Parameter Settings for User Entity Instance: Lab1_task1_nios:u0|Lab1_task1_nios_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:pio_led_s1_agent
 44. Parameter Settings for User Entity Instance: Lab1_task1_nios:u0|Lab1_task1_nios_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:pio_led_s1_agent|altera_merlin_burst_uncompressor:uncompressor
 45. Parameter Settings for User Entity Instance: Lab1_task1_nios:u0|Lab1_task1_nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_led_s1_agent_rsp_fifo
 46. Parameter Settings for User Entity Instance: Lab1_task1_nios:u0|Lab1_task1_nios_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:pio_sw_s1_agent
 47. Parameter Settings for User Entity Instance: Lab1_task1_nios:u0|Lab1_task1_nios_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:pio_sw_s1_agent|altera_merlin_burst_uncompressor:uncompressor
 48. Parameter Settings for User Entity Instance: Lab1_task1_nios:u0|Lab1_task1_nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_sw_s1_agent_rsp_fifo
 49. Parameter Settings for User Entity Instance: Lab1_task1_nios:u0|Lab1_task1_nios_mm_interconnect_0:mm_interconnect_0|Lab1_task1_nios_mm_interconnect_0_router:router|Lab1_task1_nios_mm_interconnect_0_router_default_decode:the_default_decode
 50. Parameter Settings for User Entity Instance: Lab1_task1_nios:u0|Lab1_task1_nios_mm_interconnect_0:mm_interconnect_0|Lab1_task1_nios_mm_interconnect_0_router_001:router_001|Lab1_task1_nios_mm_interconnect_0_router_001_default_decode:the_default_decode
 51. Parameter Settings for User Entity Instance: Lab1_task1_nios:u0|Lab1_task1_nios_mm_interconnect_0:mm_interconnect_0|Lab1_task1_nios_mm_interconnect_0_router_002:router_002|Lab1_task1_nios_mm_interconnect_0_router_002_default_decode:the_default_decode
 52. Parameter Settings for User Entity Instance: Lab1_task1_nios:u0|Lab1_task1_nios_mm_interconnect_0:mm_interconnect_0|Lab1_task1_nios_mm_interconnect_0_router_003:router_003|Lab1_task1_nios_mm_interconnect_0_router_003_default_decode:the_default_decode
 53. Parameter Settings for User Entity Instance: Lab1_task1_nios:u0|Lab1_task1_nios_mm_interconnect_0:mm_interconnect_0|Lab1_task1_nios_mm_interconnect_0_router_003:router_004|Lab1_task1_nios_mm_interconnect_0_router_003_default_decode:the_default_decode
 54. Parameter Settings for User Entity Instance: Lab1_task1_nios:u0|Lab1_task1_nios_mm_interconnect_0:mm_interconnect_0|Lab1_task1_nios_mm_interconnect_0_cmd_mux:cmd_mux|altera_merlin_arbitrator:arb
 55. Parameter Settings for User Entity Instance: Lab1_task1_nios:u0|Lab1_task1_nios_mm_interconnect_0:mm_interconnect_0|Lab1_task1_nios_mm_interconnect_0_cmd_mux:cmd_mux|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder
 56. Parameter Settings for User Entity Instance: Lab1_task1_nios:u0|Lab1_task1_nios_mm_interconnect_0:mm_interconnect_0|Lab1_task1_nios_mm_interconnect_0_rsp_mux:rsp_mux|altera_merlin_arbitrator:arb
 57. Parameter Settings for User Entity Instance: Lab1_task1_nios:u0|Lab1_task1_nios_mm_interconnect_0:mm_interconnect_0|Lab1_task1_nios_mm_interconnect_0_rsp_mux:rsp_mux|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder
 58. Parameter Settings for User Entity Instance: Lab1_task1_nios:u0|Lab1_task1_nios_mm_interconnect_0:mm_interconnect_0|Lab1_task1_nios_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter
 59. Parameter Settings for User Entity Instance: Lab1_task1_nios:u0|Lab1_task1_nios_mm_interconnect_0:mm_interconnect_0|Lab1_task1_nios_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_001
 60. Parameter Settings for User Entity Instance: Lab1_task1_nios:u0|Lab1_task1_nios_mm_interconnect_0:mm_interconnect_0|Lab1_task1_nios_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_002
 61. Parameter Settings for User Entity Instance: Lab1_task1_nios:u0|altera_reset_controller:rst_controller
 62. Parameter Settings for User Entity Instance: Lab1_task1_nios:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1
 63. Parameter Settings for User Entity Instance: Lab1_task1_nios:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1
 64. altsyncram Parameter Settings by Entity Instance
 65. Port Connectivity Checks: "Lab1_task1_nios:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1"
 66. Port Connectivity Checks: "Lab1_task1_nios:u0|altera_reset_controller:rst_controller"
 67. Port Connectivity Checks: "Lab1_task1_nios:u0|Lab1_task1_nios_mm_interconnect_0:mm_interconnect_0|Lab1_task1_nios_mm_interconnect_0_rsp_mux:rsp_mux|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder"
 68. Port Connectivity Checks: "Lab1_task1_nios:u0|Lab1_task1_nios_mm_interconnect_0:mm_interconnect_0|Lab1_task1_nios_mm_interconnect_0_cmd_mux:cmd_mux|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder"
 69. Port Connectivity Checks: "Lab1_task1_nios:u0|Lab1_task1_nios_mm_interconnect_0:mm_interconnect_0|Lab1_task1_nios_mm_interconnect_0_router_003:router_003|Lab1_task1_nios_mm_interconnect_0_router_003_default_decode:the_default_decode"
 70. Port Connectivity Checks: "Lab1_task1_nios:u0|Lab1_task1_nios_mm_interconnect_0:mm_interconnect_0|Lab1_task1_nios_mm_interconnect_0_router_002:router_002|Lab1_task1_nios_mm_interconnect_0_router_002_default_decode:the_default_decode"
 71. Port Connectivity Checks: "Lab1_task1_nios:u0|Lab1_task1_nios_mm_interconnect_0:mm_interconnect_0|Lab1_task1_nios_mm_interconnect_0_router_001:router_001|Lab1_task1_nios_mm_interconnect_0_router_001_default_decode:the_default_decode"
 72. Port Connectivity Checks: "Lab1_task1_nios:u0|Lab1_task1_nios_mm_interconnect_0:mm_interconnect_0|Lab1_task1_nios_mm_interconnect_0_router:router|Lab1_task1_nios_mm_interconnect_0_router_default_decode:the_default_decode"
 73. Port Connectivity Checks: "Lab1_task1_nios:u0|Lab1_task1_nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_sw_s1_agent_rsp_fifo"
 74. Port Connectivity Checks: "Lab1_task1_nios:u0|Lab1_task1_nios_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:pio_sw_s1_agent"
 75. Port Connectivity Checks: "Lab1_task1_nios:u0|Lab1_task1_nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_led_s1_agent_rsp_fifo"
 76. Port Connectivity Checks: "Lab1_task1_nios:u0|Lab1_task1_nios_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:pio_led_s1_agent"
 77. Port Connectivity Checks: "Lab1_task1_nios:u0|Lab1_task1_nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_mem_s1_agent_rsp_fifo"
 78. Port Connectivity Checks: "Lab1_task1_nios:u0|Lab1_task1_nios_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:onchip_mem_s1_agent"
 79. Port Connectivity Checks: "Lab1_task1_nios:u0|Lab1_task1_nios_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:nios2_pd_instruction_master_agent"
 80. Port Connectivity Checks: "Lab1_task1_nios:u0|Lab1_task1_nios_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:nios2_pd_data_master_agent"
 81. Port Connectivity Checks: "Lab1_task1_nios:u0|Lab1_task1_nios_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pio_sw_s1_translator"
 82. Port Connectivity Checks: "Lab1_task1_nios:u0|Lab1_task1_nios_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pio_led_s1_translator"
 83. Port Connectivity Checks: "Lab1_task1_nios:u0|Lab1_task1_nios_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:onchip_mem_s1_translator"
 84. Port Connectivity Checks: "Lab1_task1_nios:u0|Lab1_task1_nios_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_pd_instruction_master_translator"
 85. Port Connectivity Checks: "Lab1_task1_nios:u0|Lab1_task1_nios_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_pd_data_master_translator"
 86. Port Connectivity Checks: "Lab1_task1_nios:u0|Lab1_task1_nios_onchip_mem:onchip_mem"
 87. Port Connectivity Checks: "Lab1_task1_nios:u0|Lab1_task1_nios_nios2_PD:nios2_pd|Lab1_task1_nios_nios2_PD_cpu:cpu|Lab1_task1_nios_nios2_PD_cpu_test_bench:the_Lab1_task1_nios_nios2_PD_cpu_test_bench"
 88. Port Connectivity Checks: "Lab1_task1_nios:u0|Lab1_task1_nios_nios2_PD:nios2_pd"
 89. Post-Synthesis Netlist Statistics for Top Partition
 90. Elapsed Time Per Partition
 91. Analysis & Synthesis Messages
 92. Analysis & Synthesis Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2018  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details.



+----------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                     ;
+------------------------------------+---------------------------------------------+
; Analysis & Synthesis Status        ; Successful - Tue Apr 09 13:20:41 2024       ;
; Quartus Prime Version              ; 18.1.0 Build 625 09/12/2018 SJ Lite Edition ;
; Revision Name                      ; Lab1_task1                                  ;
; Top-level Entity Name              ; Lab1_task1                                  ;
; Family                             ; Cyclone IV E                                ;
; Total logic elements               ; 786                                         ;
;     Total combinational functions  ; 721                                         ;
;     Dedicated logic registers      ; 359                                         ;
; Total registers                    ; 359                                         ;
; Total pins                         ; 11                                          ;
; Total virtual pins                 ; 0                                           ;
; Total memory bits                  ; 133,120                                     ;
; Embedded Multiplier 9-bit elements ; 0                                           ;
; Total PLLs                         ; 0                                           ;
+------------------------------------+---------------------------------------------+


+------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                              ;
+------------------------------------------------------------------+--------------------+--------------------+
; Option                                                           ; Setting            ; Default Value      ;
+------------------------------------------------------------------+--------------------+--------------------+
; Device                                                           ; EP4CE6E22C8        ;                    ;
; Top-level entity name                                            ; Lab1_task1         ; Lab1_task1         ;
; Family name                                                      ; Cyclone IV E       ; Cyclone V          ;
; Maximum processors allowed for parallel compilation              ; All                ;                    ;
; Use smart compilation                                            ; Off                ; Off                ;
; Enable parallel Assembler and Timing Analyzer during compilation ; On                 ; On                 ;
; Enable compact report table                                      ; Off                ; Off                ;
; Restructure Multiplexers                                         ; Auto               ; Auto               ;
; Create Debugging Nodes for IP Cores                              ; Off                ; Off                ;
; Preserve fewer node names                                        ; On                 ; On                 ;
; Intel FPGA IP Evaluation Mode                                    ; Enable             ; Enable             ;
; Verilog Version                                                  ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                     ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                         ; Auto               ; Auto               ;
; Safe State Machine                                               ; Off                ; Off                ;
; Extract Verilog State Machines                                   ; On                 ; On                 ;
; Extract VHDL State Machines                                      ; On                 ; On                 ;
; Ignore Verilog initial constructs                                ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                       ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                   ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                          ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                        ; On                 ; On                 ;
; Parallel Synthesis                                               ; On                 ; On                 ;
; DSP Block Balancing                                              ; Auto               ; Auto               ;
; NOT Gate Push-Back                                               ; On                 ; On                 ;
; Power-Up Don't Care                                              ; On                 ; On                 ;
; Remove Redundant Logic Cells                                     ; Off                ; Off                ;
; Remove Duplicate Registers                                       ; On                 ; On                 ;
; Ignore CARRY Buffers                                             ; Off                ; Off                ;
; Ignore CASCADE Buffers                                           ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                            ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                        ; Off                ; Off                ;
; Ignore LCELL Buffers                                             ; Off                ; Off                ;
; Ignore SOFT Buffers                                              ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                   ; Off                ; Off                ;
; Optimization Technique                                           ; Balanced           ; Balanced           ;
; Carry Chain Length                                               ; 70                 ; 70                 ;
; Auto Carry Chains                                                ; On                 ; On                 ;
; Auto Open-Drain Pins                                             ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                            ; Off                ; Off                ;
; Auto ROM Replacement                                             ; On                 ; On                 ;
; Auto RAM Replacement                                             ; On                 ; On                 ;
; Auto DSP Block Replacement                                       ; On                 ; On                 ;
; Auto Shift Register Replacement                                  ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                  ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                    ; On                 ; On                 ;
; Strict RAM Replacement                                           ; Off                ; Off                ;
; Allow Synchronous Control Signals                                ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                           ; Off                ; Off                ;
; Auto RAM Block Balancing                                         ; On                 ; On                 ;
; Auto RAM to Logic Cell Conversion                                ; Off                ; Off                ;
; Auto Resource Sharing                                            ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                               ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                               ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                    ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing              ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                ; Off                ; Off                ;
; Timing-Driven Synthesis                                          ; On                 ; On                 ;
; Report Parameter Settings                                        ; On                 ; On                 ;
; Report Source Assignments                                        ; On                 ; On                 ;
; Report Connectivity Checks                                       ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                               ; Off                ; Off                ;
; Synchronization Register Chain Length                            ; 2                  ; 2                  ;
; Power Optimization During Synthesis                              ; Normal compilation ; Normal compilation ;
; HDL message level                                                ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                  ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report         ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report               ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report        ; 100                ; 100                ;
; Clock MUX Protection                                             ; On                 ; On                 ;
; Auto Gated Clock Conversion                                      ; Off                ; Off                ;
; Block Design Naming                                              ; Auto               ; Auto               ;
; SDC constraint protection                                        ; Off                ; Off                ;
; Synthesis Effort                                                 ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal     ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                             ; Off                ; Off                ;
; Analysis & Synthesis Message Level                               ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                      ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                           ; On                 ; On                 ;
+------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 32          ;
; Maximum allowed            ; 16          ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 16          ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;   0.0%      ;
;     Processor 3            ;   0.0%      ;
;     Processor 4            ;   0.0%      ;
;     Processor 5            ;   0.0%      ;
;     Processor 6            ;   0.0%      ;
;     Processor 7            ;   0.0%      ;
;     Processor 8            ;   0.0%      ;
;     Processors 9-16        ;   0.0%      ;
+----------------------------+-------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                                                                                                                                                                                                                                                ;
+-------------------------------------------------------------------------------------------------------------+-----------------+------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+
; File Name with User-Entered Path                                                                            ; Used in Netlist ; File Type                    ; File Name with Absolute Path                                                                                                                                                                                         ; Library         ;
+-------------------------------------------------------------------------------------------------------------+-----------------+------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+
; Lab1_task1_nios/synthesis/Lab1_task1_nios.v                                                                 ; yes             ; User Verilog HDL File        ; D:/Users/Legion/Quartus and Verilog/Verilog/Third year/6th semester/labs/lab12 - lab_NIOSII_1/Lab1_task1/Lab1_task1_nios/synthesis/Lab1_task1_nios.v                                                                 ; Lab1_task1_nios ;
; Lab1_task1_nios/synthesis/submodules/altera_reset_controller.v                                              ; yes             ; User Verilog HDL File        ; D:/Users/Legion/Quartus and Verilog/Verilog/Third year/6th semester/labs/lab12 - lab_NIOSII_1/Lab1_task1/Lab1_task1_nios/synthesis/submodules/altera_reset_controller.v                                              ; Lab1_task1_nios ;
; Lab1_task1_nios/synthesis/submodules/altera_reset_synchronizer.v                                            ; yes             ; User Verilog HDL File        ; D:/Users/Legion/Quartus and Verilog/Verilog/Third year/6th semester/labs/lab12 - lab_NIOSII_1/Lab1_task1/Lab1_task1_nios/synthesis/submodules/altera_reset_synchronizer.v                                            ; Lab1_task1_nios ;
; Lab1_task1_nios/synthesis/submodules/Lab1_task1_nios_irq_mapper.sv                                          ; yes             ; User SystemVerilog HDL File  ; D:/Users/Legion/Quartus and Verilog/Verilog/Third year/6th semester/labs/lab12 - lab_NIOSII_1/Lab1_task1/Lab1_task1_nios/synthesis/submodules/Lab1_task1_nios_irq_mapper.sv                                          ; Lab1_task1_nios ;
; Lab1_task1_nios/synthesis/submodules/Lab1_task1_nios_mm_interconnect_0.v                                    ; yes             ; User Verilog HDL File        ; D:/Users/Legion/Quartus and Verilog/Verilog/Third year/6th semester/labs/lab12 - lab_NIOSII_1/Lab1_task1/Lab1_task1_nios/synthesis/submodules/Lab1_task1_nios_mm_interconnect_0.v                                    ; Lab1_task1_nios ;
; Lab1_task1_nios/synthesis/submodules/Lab1_task1_nios_mm_interconnect_0_avalon_st_adapter.v                  ; yes             ; User Verilog HDL File        ; D:/Users/Legion/Quartus and Verilog/Verilog/Third year/6th semester/labs/lab12 - lab_NIOSII_1/Lab1_task1/Lab1_task1_nios/synthesis/submodules/Lab1_task1_nios_mm_interconnect_0_avalon_st_adapter.v                  ; Lab1_task1_nios ;
; Lab1_task1_nios/synthesis/submodules/Lab1_task1_nios_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv ; yes             ; User SystemVerilog HDL File  ; D:/Users/Legion/Quartus and Verilog/Verilog/Third year/6th semester/labs/lab12 - lab_NIOSII_1/Lab1_task1/Lab1_task1_nios/synthesis/submodules/Lab1_task1_nios_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv ; Lab1_task1_nios ;
; Lab1_task1_nios/synthesis/submodules/Lab1_task1_nios_mm_interconnect_0_rsp_mux_001.sv                       ; yes             ; User SystemVerilog HDL File  ; D:/Users/Legion/Quartus and Verilog/Verilog/Third year/6th semester/labs/lab12 - lab_NIOSII_1/Lab1_task1/Lab1_task1_nios/synthesis/submodules/Lab1_task1_nios_mm_interconnect_0_rsp_mux_001.sv                       ; Lab1_task1_nios ;
; Lab1_task1_nios/synthesis/submodules/altera_merlin_arbitrator.sv                                            ; yes             ; User SystemVerilog HDL File  ; D:/Users/Legion/Quartus and Verilog/Verilog/Third year/6th semester/labs/lab12 - lab_NIOSII_1/Lab1_task1/Lab1_task1_nios/synthesis/submodules/altera_merlin_arbitrator.sv                                            ; Lab1_task1_nios ;
; Lab1_task1_nios/synthesis/submodules/Lab1_task1_nios_mm_interconnect_0_rsp_mux.sv                           ; yes             ; User SystemVerilog HDL File  ; D:/Users/Legion/Quartus and Verilog/Verilog/Third year/6th semester/labs/lab12 - lab_NIOSII_1/Lab1_task1/Lab1_task1_nios/synthesis/submodules/Lab1_task1_nios_mm_interconnect_0_rsp_mux.sv                           ; Lab1_task1_nios ;
; Lab1_task1_nios/synthesis/submodules/Lab1_task1_nios_mm_interconnect_0_rsp_demux.sv                         ; yes             ; User SystemVerilog HDL File  ; D:/Users/Legion/Quartus and Verilog/Verilog/Third year/6th semester/labs/lab12 - lab_NIOSII_1/Lab1_task1/Lab1_task1_nios/synthesis/submodules/Lab1_task1_nios_mm_interconnect_0_rsp_demux.sv                         ; Lab1_task1_nios ;
; Lab1_task1_nios/synthesis/submodules/Lab1_task1_nios_mm_interconnect_0_cmd_mux_001.sv                       ; yes             ; User SystemVerilog HDL File  ; D:/Users/Legion/Quartus and Verilog/Verilog/Third year/6th semester/labs/lab12 - lab_NIOSII_1/Lab1_task1/Lab1_task1_nios/synthesis/submodules/Lab1_task1_nios_mm_interconnect_0_cmd_mux_001.sv                       ; Lab1_task1_nios ;
; Lab1_task1_nios/synthesis/submodules/Lab1_task1_nios_mm_interconnect_0_cmd_mux.sv                           ; yes             ; User SystemVerilog HDL File  ; D:/Users/Legion/Quartus and Verilog/Verilog/Third year/6th semester/labs/lab12 - lab_NIOSII_1/Lab1_task1/Lab1_task1_nios/synthesis/submodules/Lab1_task1_nios_mm_interconnect_0_cmd_mux.sv                           ; Lab1_task1_nios ;
; Lab1_task1_nios/synthesis/submodules/Lab1_task1_nios_mm_interconnect_0_cmd_demux_001.sv                     ; yes             ; User SystemVerilog HDL File  ; D:/Users/Legion/Quartus and Verilog/Verilog/Third year/6th semester/labs/lab12 - lab_NIOSII_1/Lab1_task1/Lab1_task1_nios/synthesis/submodules/Lab1_task1_nios_mm_interconnect_0_cmd_demux_001.sv                     ; Lab1_task1_nios ;
; Lab1_task1_nios/synthesis/submodules/Lab1_task1_nios_mm_interconnect_0_cmd_demux.sv                         ; yes             ; User SystemVerilog HDL File  ; D:/Users/Legion/Quartus and Verilog/Verilog/Third year/6th semester/labs/lab12 - lab_NIOSII_1/Lab1_task1/Lab1_task1_nios/synthesis/submodules/Lab1_task1_nios_mm_interconnect_0_cmd_demux.sv                         ; Lab1_task1_nios ;
; Lab1_task1_nios/synthesis/submodules/Lab1_task1_nios_mm_interconnect_0_router_003.sv                        ; yes             ; User SystemVerilog HDL File  ; D:/Users/Legion/Quartus and Verilog/Verilog/Third year/6th semester/labs/lab12 - lab_NIOSII_1/Lab1_task1/Lab1_task1_nios/synthesis/submodules/Lab1_task1_nios_mm_interconnect_0_router_003.sv                        ; Lab1_task1_nios ;
; Lab1_task1_nios/synthesis/submodules/Lab1_task1_nios_mm_interconnect_0_router_002.sv                        ; yes             ; User SystemVerilog HDL File  ; D:/Users/Legion/Quartus and Verilog/Verilog/Third year/6th semester/labs/lab12 - lab_NIOSII_1/Lab1_task1/Lab1_task1_nios/synthesis/submodules/Lab1_task1_nios_mm_interconnect_0_router_002.sv                        ; Lab1_task1_nios ;
; Lab1_task1_nios/synthesis/submodules/Lab1_task1_nios_mm_interconnect_0_router_001.sv                        ; yes             ; User SystemVerilog HDL File  ; D:/Users/Legion/Quartus and Verilog/Verilog/Third year/6th semester/labs/lab12 - lab_NIOSII_1/Lab1_task1/Lab1_task1_nios/synthesis/submodules/Lab1_task1_nios_mm_interconnect_0_router_001.sv                        ; Lab1_task1_nios ;
; Lab1_task1_nios/synthesis/submodules/Lab1_task1_nios_mm_interconnect_0_router.sv                            ; yes             ; User SystemVerilog HDL File  ; D:/Users/Legion/Quartus and Verilog/Verilog/Third year/6th semester/labs/lab12 - lab_NIOSII_1/Lab1_task1/Lab1_task1_nios/synthesis/submodules/Lab1_task1_nios_mm_interconnect_0_router.sv                            ; Lab1_task1_nios ;
; Lab1_task1_nios/synthesis/submodules/altera_avalon_sc_fifo.v                                                ; yes             ; User Verilog HDL File        ; D:/Users/Legion/Quartus and Verilog/Verilog/Third year/6th semester/labs/lab12 - lab_NIOSII_1/Lab1_task1/Lab1_task1_nios/synthesis/submodules/altera_avalon_sc_fifo.v                                                ; Lab1_task1_nios ;
; Lab1_task1_nios/synthesis/submodules/altera_merlin_slave_agent.sv                                           ; yes             ; User SystemVerilog HDL File  ; D:/Users/Legion/Quartus and Verilog/Verilog/Third year/6th semester/labs/lab12 - lab_NIOSII_1/Lab1_task1/Lab1_task1_nios/synthesis/submodules/altera_merlin_slave_agent.sv                                           ; Lab1_task1_nios ;
; Lab1_task1_nios/synthesis/submodules/altera_merlin_burst_uncompressor.sv                                    ; yes             ; User SystemVerilog HDL File  ; D:/Users/Legion/Quartus and Verilog/Verilog/Third year/6th semester/labs/lab12 - lab_NIOSII_1/Lab1_task1/Lab1_task1_nios/synthesis/submodules/altera_merlin_burst_uncompressor.sv                                    ; Lab1_task1_nios ;
; Lab1_task1_nios/synthesis/submodules/altera_merlin_master_agent.sv                                          ; yes             ; User SystemVerilog HDL File  ; D:/Users/Legion/Quartus and Verilog/Verilog/Third year/6th semester/labs/lab12 - lab_NIOSII_1/Lab1_task1/Lab1_task1_nios/synthesis/submodules/altera_merlin_master_agent.sv                                          ; Lab1_task1_nios ;
; Lab1_task1_nios/synthesis/submodules/altera_merlin_slave_translator.sv                                      ; yes             ; User SystemVerilog HDL File  ; D:/Users/Legion/Quartus and Verilog/Verilog/Third year/6th semester/labs/lab12 - lab_NIOSII_1/Lab1_task1/Lab1_task1_nios/synthesis/submodules/altera_merlin_slave_translator.sv                                      ; Lab1_task1_nios ;
; Lab1_task1_nios/synthesis/submodules/altera_merlin_master_translator.sv                                     ; yes             ; User SystemVerilog HDL File  ; D:/Users/Legion/Quartus and Verilog/Verilog/Third year/6th semester/labs/lab12 - lab_NIOSII_1/Lab1_task1/Lab1_task1_nios/synthesis/submodules/altera_merlin_master_translator.sv                                     ; Lab1_task1_nios ;
; Lab1_task1_nios/synthesis/submodules/Lab1_task1_nios_pio_SW.v                                               ; yes             ; User Verilog HDL File        ; D:/Users/Legion/Quartus and Verilog/Verilog/Third year/6th semester/labs/lab12 - lab_NIOSII_1/Lab1_task1/Lab1_task1_nios/synthesis/submodules/Lab1_task1_nios_pio_SW.v                                               ; Lab1_task1_nios ;
; Lab1_task1_nios/synthesis/submodules/Lab1_task1_nios_pio_LED.v                                              ; yes             ; User Verilog HDL File        ; D:/Users/Legion/Quartus and Verilog/Verilog/Third year/6th semester/labs/lab12 - lab_NIOSII_1/Lab1_task1/Lab1_task1_nios/synthesis/submodules/Lab1_task1_nios_pio_LED.v                                              ; Lab1_task1_nios ;
; Lab1_task1_nios/synthesis/submodules/Lab1_task1_nios_onchip_mem.v                                           ; yes             ; User Verilog HDL File        ; D:/Users/Legion/Quartus and Verilog/Verilog/Third year/6th semester/labs/lab12 - lab_NIOSII_1/Lab1_task1/Lab1_task1_nios/synthesis/submodules/Lab1_task1_nios_onchip_mem.v                                           ; Lab1_task1_nios ;
; Lab1_task1_nios/synthesis/submodules/Lab1_task1_nios_nios2_PD.v                                             ; yes             ; User Verilog HDL File        ; D:/Users/Legion/Quartus and Verilog/Verilog/Third year/6th semester/labs/lab12 - lab_NIOSII_1/Lab1_task1/Lab1_task1_nios/synthesis/submodules/Lab1_task1_nios_nios2_PD.v                                             ; Lab1_task1_nios ;
; Lab1_task1_nios/synthesis/submodules/Lab1_task1_nios_nios2_PD_cpu.v                                         ; yes             ; User Verilog HDL File        ; D:/Users/Legion/Quartus and Verilog/Verilog/Third year/6th semester/labs/lab12 - lab_NIOSII_1/Lab1_task1/Lab1_task1_nios/synthesis/submodules/Lab1_task1_nios_nios2_PD_cpu.v                                         ; Lab1_task1_nios ;
; Lab1_task1_nios/synthesis/submodules/Lab1_task1_nios_nios2_PD_cpu_test_bench.v                              ; yes             ; User Verilog HDL File        ; D:/Users/Legion/Quartus and Verilog/Verilog/Third year/6th semester/labs/lab12 - lab_NIOSII_1/Lab1_task1/Lab1_task1_nios/synthesis/submodules/Lab1_task1_nios_nios2_PD_cpu_test_bench.v                              ; Lab1_task1_nios ;
; Lab1_task1.sv                                                                                               ; yes             ; User SystemVerilog HDL File  ; D:/Users/Legion/Quartus and Verilog/Verilog/Third year/6th semester/labs/lab12 - lab_NIOSII_1/Lab1_task1/Lab1_task1.sv                                                                                               ;                 ;
; altsyncram.tdf                                                                                              ; yes             ; Megafunction                 ; d:/intelfpga/18.1/quartuslitesetup/quartus/libraries/megafunctions/altsyncram.tdf                                                                                                                                    ;                 ;
; stratix_ram_block.inc                                                                                       ; yes             ; Megafunction                 ; d:/intelfpga/18.1/quartuslitesetup/quartus/libraries/megafunctions/stratix_ram_block.inc                                                                                                                             ;                 ;
; lpm_mux.inc                                                                                                 ; yes             ; Megafunction                 ; d:/intelfpga/18.1/quartuslitesetup/quartus/libraries/megafunctions/lpm_mux.inc                                                                                                                                       ;                 ;
; lpm_decode.inc                                                                                              ; yes             ; Megafunction                 ; d:/intelfpga/18.1/quartuslitesetup/quartus/libraries/megafunctions/lpm_decode.inc                                                                                                                                    ;                 ;
; aglobal181.inc                                                                                              ; yes             ; Megafunction                 ; d:/intelfpga/18.1/quartuslitesetup/quartus/libraries/megafunctions/aglobal181.inc                                                                                                                                    ;                 ;
; a_rdenreg.inc                                                                                               ; yes             ; Megafunction                 ; d:/intelfpga/18.1/quartuslitesetup/quartus/libraries/megafunctions/a_rdenreg.inc                                                                                                                                     ;                 ;
; altrom.inc                                                                                                  ; yes             ; Megafunction                 ; d:/intelfpga/18.1/quartuslitesetup/quartus/libraries/megafunctions/altrom.inc                                                                                                                                        ;                 ;
; altram.inc                                                                                                  ; yes             ; Megafunction                 ; d:/intelfpga/18.1/quartuslitesetup/quartus/libraries/megafunctions/altram.inc                                                                                                                                        ;                 ;
; altdpram.inc                                                                                                ; yes             ; Megafunction                 ; d:/intelfpga/18.1/quartuslitesetup/quartus/libraries/megafunctions/altdpram.inc                                                                                                                                      ;                 ;
; db/altsyncram_6mc1.tdf                                                                                      ; yes             ; Auto-Generated Megafunction  ; D:/Users/Legion/Quartus and Verilog/Verilog/Third year/6th semester/labs/lab12 - lab_NIOSII_1/Lab1_task1/db/altsyncram_6mc1.tdf                                                                                      ;                 ;
; db/altsyncram_6qf1.tdf                                                                                      ; yes             ; Auto-Generated Megafunction  ; D:/Users/Legion/Quartus and Verilog/Verilog/Third year/6th semester/labs/lab12 - lab_NIOSII_1/Lab1_task1/db/altsyncram_6qf1.tdf                                                                                      ;                 ;
+-------------------------------------------------------------------------------------------------------------+-----------------+------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+


+---------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary             ;
+---------------------------------------------+-----------+
; Resource                                    ; Usage     ;
+---------------------------------------------+-----------+
; Estimated Total logic elements              ; 786       ;
;                                             ;           ;
; Total combinational functions               ; 721       ;
; Logic element usage by number of LUT inputs ;           ;
;     -- 4 input functions                    ; 381       ;
;     -- 3 input functions                    ; 219       ;
;     -- <=2 input functions                  ; 121       ;
;                                             ;           ;
; Logic elements by mode                      ;           ;
;     -- normal mode                          ; 672       ;
;     -- arithmetic mode                      ; 49        ;
;                                             ;           ;
; Total registers                             ; 359       ;
;     -- Dedicated logic registers            ; 359       ;
;     -- I/O registers                        ; 0         ;
;                                             ;           ;
; I/O pins                                    ; 11        ;
; Total memory bits                           ; 133120    ;
;                                             ;           ;
; Embedded Multiplier 9-bit elements          ; 0         ;
;                                             ;           ;
; Maximum fan-out node                        ; clk~input ;
; Maximum fan-out                             ; 455       ;
; Total fan-out                               ; 5248      ;
; Average fan-out                             ; 4.38      ;
+---------------------------------------------+-----------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ;
+----------------------------------------------------------------------------------------------------------------+---------------------+---------------------------+-------------+--------------+---------+-----------+------+--------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------+-----------------+
; Compilation Hierarchy Node                                                                                     ; Combinational ALUTs ; Dedicated Logic Registers ; Memory Bits ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                                                                                                                                                                                         ; Entity Name                                         ; Library Name    ;
+----------------------------------------------------------------------------------------------------------------+---------------------+---------------------------+-------------+--------------+---------+-----------+------+--------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------+-----------------+
; |Lab1_task1                                                                                                    ; 721 (0)             ; 359 (0)                   ; 133120      ; 0            ; 0       ; 0         ; 11   ; 0            ; |Lab1_task1                                                                                                                                                                                                                                                 ; Lab1_task1                                          ; work            ;
;    |Lab1_task1_nios:u0|                                                                                        ; 721 (0)             ; 359 (0)                   ; 133120      ; 0            ; 0       ; 0         ; 0    ; 0            ; |Lab1_task1|Lab1_task1_nios:u0                                                                                                                                                                                                                              ; Lab1_task1_nios                                     ; Lab1_task1_nios ;
;       |Lab1_task1_nios_mm_interconnect_0:mm_interconnect_0|                                                    ; 124 (0)             ; 36 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Lab1_task1|Lab1_task1_nios:u0|Lab1_task1_nios_mm_interconnect_0:mm_interconnect_0                                                                                                                                                                          ; Lab1_task1_nios_mm_interconnect_0                   ; Lab1_task1_nios ;
;          |Lab1_task1_nios_mm_interconnect_0_cmd_demux:cmd_demux|                                               ; 4 (4)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Lab1_task1|Lab1_task1_nios:u0|Lab1_task1_nios_mm_interconnect_0:mm_interconnect_0|Lab1_task1_nios_mm_interconnect_0_cmd_demux:cmd_demux                                                                                                                    ; Lab1_task1_nios_mm_interconnect_0_cmd_demux         ; Lab1_task1_nios ;
;          |Lab1_task1_nios_mm_interconnect_0_cmd_mux:cmd_mux|                                                   ; 56 (52)             ; 5 (3)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Lab1_task1|Lab1_task1_nios:u0|Lab1_task1_nios_mm_interconnect_0:mm_interconnect_0|Lab1_task1_nios_mm_interconnect_0_cmd_mux:cmd_mux                                                                                                                        ; Lab1_task1_nios_mm_interconnect_0_cmd_mux           ; Lab1_task1_nios ;
;             |altera_merlin_arbitrator:arb|                                                                     ; 4 (4)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Lab1_task1|Lab1_task1_nios:u0|Lab1_task1_nios_mm_interconnect_0:mm_interconnect_0|Lab1_task1_nios_mm_interconnect_0_cmd_mux:cmd_mux|altera_merlin_arbitrator:arb                                                                                           ; altera_merlin_arbitrator                            ; Lab1_task1_nios ;
;          |Lab1_task1_nios_mm_interconnect_0_router:router|                                                     ; 6 (6)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Lab1_task1|Lab1_task1_nios:u0|Lab1_task1_nios_mm_interconnect_0:mm_interconnect_0|Lab1_task1_nios_mm_interconnect_0_router:router                                                                                                                          ; Lab1_task1_nios_mm_interconnect_0_router            ; Lab1_task1_nios ;
;          |Lab1_task1_nios_mm_interconnect_0_rsp_demux:rsp_demux|                                               ; 2 (2)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Lab1_task1|Lab1_task1_nios:u0|Lab1_task1_nios_mm_interconnect_0:mm_interconnect_0|Lab1_task1_nios_mm_interconnect_0_rsp_demux:rsp_demux                                                                                                                    ; Lab1_task1_nios_mm_interconnect_0_rsp_demux         ; Lab1_task1_nios ;
;          |Lab1_task1_nios_mm_interconnect_0_rsp_mux:rsp_mux|                                                   ; 17 (17)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Lab1_task1|Lab1_task1_nios:u0|Lab1_task1_nios_mm_interconnect_0:mm_interconnect_0|Lab1_task1_nios_mm_interconnect_0_rsp_mux:rsp_mux                                                                                                                        ; Lab1_task1_nios_mm_interconnect_0_rsp_mux           ; Lab1_task1_nios ;
;          |altera_avalon_sc_fifo:onchip_mem_s1_agent_rsp_fifo|                                                  ; 7 (7)               ; 6 (6)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Lab1_task1|Lab1_task1_nios:u0|Lab1_task1_nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_mem_s1_agent_rsp_fifo                                                                                                                       ; altera_avalon_sc_fifo                               ; Lab1_task1_nios ;
;          |altera_avalon_sc_fifo:pio_led_s1_agent_rsp_fifo|                                                     ; 4 (4)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Lab1_task1|Lab1_task1_nios:u0|Lab1_task1_nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_led_s1_agent_rsp_fifo                                                                                                                          ; altera_avalon_sc_fifo                               ; Lab1_task1_nios ;
;          |altera_avalon_sc_fifo:pio_sw_s1_agent_rsp_fifo|                                                      ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Lab1_task1|Lab1_task1_nios:u0|Lab1_task1_nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_sw_s1_agent_rsp_fifo                                                                                                                           ; altera_avalon_sc_fifo                               ; Lab1_task1_nios ;
;          |altera_merlin_master_agent:nios2_pd_data_master_agent|                                               ; 1 (1)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Lab1_task1|Lab1_task1_nios:u0|Lab1_task1_nios_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:nios2_pd_data_master_agent                                                                                                                    ; altera_merlin_master_agent                          ; Lab1_task1_nios ;
;          |altera_merlin_master_agent:nios2_pd_instruction_master_agent|                                        ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Lab1_task1|Lab1_task1_nios:u0|Lab1_task1_nios_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:nios2_pd_instruction_master_agent                                                                                                             ; altera_merlin_master_agent                          ; Lab1_task1_nios ;
;          |altera_merlin_master_translator:nios2_pd_data_master_translator|                                     ; 7 (7)               ; 3 (3)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Lab1_task1|Lab1_task1_nios:u0|Lab1_task1_nios_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_pd_data_master_translator                                                                                                          ; altera_merlin_master_translator                     ; Lab1_task1_nios ;
;          |altera_merlin_master_translator:nios2_pd_instruction_master_translator|                              ; 1 (1)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Lab1_task1|Lab1_task1_nios:u0|Lab1_task1_nios_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_pd_instruction_master_translator                                                                                                   ; altera_merlin_master_translator                     ; Lab1_task1_nios ;
;          |altera_merlin_slave_agent:onchip_mem_s1_agent|                                                       ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Lab1_task1|Lab1_task1_nios:u0|Lab1_task1_nios_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:onchip_mem_s1_agent                                                                                                                            ; altera_merlin_slave_agent                           ; Lab1_task1_nios ;
;          |altera_merlin_slave_agent:pio_sw_s1_agent|                                                           ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Lab1_task1|Lab1_task1_nios:u0|Lab1_task1_nios_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:pio_sw_s1_agent                                                                                                                                ; altera_merlin_slave_agent                           ; Lab1_task1_nios ;
;          |altera_merlin_slave_translator:onchip_mem_s1_translator|                                             ; 2 (2)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Lab1_task1|Lab1_task1_nios:u0|Lab1_task1_nios_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:onchip_mem_s1_translator                                                                                                                  ; altera_merlin_slave_translator                      ; Lab1_task1_nios ;
;          |altera_merlin_slave_translator:pio_led_s1_translator|                                                ; 7 (7)               ; 11 (11)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Lab1_task1|Lab1_task1_nios:u0|Lab1_task1_nios_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pio_led_s1_translator                                                                                                                     ; altera_merlin_slave_translator                      ; Lab1_task1_nios ;
;          |altera_merlin_slave_translator:pio_sw_s1_translator|                                                 ; 5 (5)               ; 4 (4)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Lab1_task1|Lab1_task1_nios:u0|Lab1_task1_nios_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pio_sw_s1_translator                                                                                                                      ; altera_merlin_slave_translator                      ; Lab1_task1_nios ;
;       |Lab1_task1_nios_nios2_PD:nios2_pd|                                                                      ; 576 (0)             ; 298 (0)                   ; 2048        ; 0            ; 0       ; 0         ; 0    ; 0            ; |Lab1_task1|Lab1_task1_nios:u0|Lab1_task1_nios_nios2_PD:nios2_pd                                                                                                                                                                                            ; Lab1_task1_nios_nios2_PD                            ; Lab1_task1_nios ;
;          |Lab1_task1_nios_nios2_PD_cpu:cpu|                                                                    ; 576 (576)           ; 298 (298)                 ; 2048        ; 0            ; 0       ; 0         ; 0    ; 0            ; |Lab1_task1|Lab1_task1_nios:u0|Lab1_task1_nios_nios2_PD:nios2_pd|Lab1_task1_nios_nios2_PD_cpu:cpu                                                                                                                                                           ; Lab1_task1_nios_nios2_PD_cpu                        ; Lab1_task1_nios ;
;             |Lab1_task1_nios_nios2_PD_cpu_register_bank_a_module:Lab1_task1_nios_nios2_PD_cpu_register_bank_a| ; 0 (0)               ; 0 (0)                     ; 1024        ; 0            ; 0       ; 0         ; 0    ; 0            ; |Lab1_task1|Lab1_task1_nios:u0|Lab1_task1_nios_nios2_PD:nios2_pd|Lab1_task1_nios_nios2_PD_cpu:cpu|Lab1_task1_nios_nios2_PD_cpu_register_bank_a_module:Lab1_task1_nios_nios2_PD_cpu_register_bank_a                                                          ; Lab1_task1_nios_nios2_PD_cpu_register_bank_a_module ; Lab1_task1_nios ;
;                |altsyncram:the_altsyncram|                                                                     ; 0 (0)               ; 0 (0)                     ; 1024        ; 0            ; 0       ; 0         ; 0    ; 0            ; |Lab1_task1|Lab1_task1_nios:u0|Lab1_task1_nios_nios2_PD:nios2_pd|Lab1_task1_nios_nios2_PD_cpu:cpu|Lab1_task1_nios_nios2_PD_cpu_register_bank_a_module:Lab1_task1_nios_nios2_PD_cpu_register_bank_a|altsyncram:the_altsyncram                                ; altsyncram                                          ; work            ;
;                   |altsyncram_6mc1:auto_generated|                                                             ; 0 (0)               ; 0 (0)                     ; 1024        ; 0            ; 0       ; 0         ; 0    ; 0            ; |Lab1_task1|Lab1_task1_nios:u0|Lab1_task1_nios_nios2_PD:nios2_pd|Lab1_task1_nios_nios2_PD_cpu:cpu|Lab1_task1_nios_nios2_PD_cpu_register_bank_a_module:Lab1_task1_nios_nios2_PD_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_6mc1:auto_generated ; altsyncram_6mc1                                     ; work            ;
;             |Lab1_task1_nios_nios2_PD_cpu_register_bank_b_module:Lab1_task1_nios_nios2_PD_cpu_register_bank_b| ; 0 (0)               ; 0 (0)                     ; 1024        ; 0            ; 0       ; 0         ; 0    ; 0            ; |Lab1_task1|Lab1_task1_nios:u0|Lab1_task1_nios_nios2_PD:nios2_pd|Lab1_task1_nios_nios2_PD_cpu:cpu|Lab1_task1_nios_nios2_PD_cpu_register_bank_b_module:Lab1_task1_nios_nios2_PD_cpu_register_bank_b                                                          ; Lab1_task1_nios_nios2_PD_cpu_register_bank_b_module ; Lab1_task1_nios ;
;                |altsyncram:the_altsyncram|                                                                     ; 0 (0)               ; 0 (0)                     ; 1024        ; 0            ; 0       ; 0         ; 0    ; 0            ; |Lab1_task1|Lab1_task1_nios:u0|Lab1_task1_nios_nios2_PD:nios2_pd|Lab1_task1_nios_nios2_PD_cpu:cpu|Lab1_task1_nios_nios2_PD_cpu_register_bank_b_module:Lab1_task1_nios_nios2_PD_cpu_register_bank_b|altsyncram:the_altsyncram                                ; altsyncram                                          ; work            ;
;                   |altsyncram_6mc1:auto_generated|                                                             ; 0 (0)               ; 0 (0)                     ; 1024        ; 0            ; 0       ; 0         ; 0    ; 0            ; |Lab1_task1|Lab1_task1_nios:u0|Lab1_task1_nios_nios2_PD:nios2_pd|Lab1_task1_nios_nios2_PD_cpu:cpu|Lab1_task1_nios_nios2_PD_cpu_register_bank_b_module:Lab1_task1_nios_nios2_PD_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_6mc1:auto_generated ; altsyncram_6mc1                                     ; work            ;
;       |Lab1_task1_nios_onchip_mem:onchip_mem|                                                                  ; 1 (1)               ; 0 (0)                     ; 131072      ; 0            ; 0       ; 0         ; 0    ; 0            ; |Lab1_task1|Lab1_task1_nios:u0|Lab1_task1_nios_onchip_mem:onchip_mem                                                                                                                                                                                        ; Lab1_task1_nios_onchip_mem                          ; Lab1_task1_nios ;
;          |altsyncram:the_altsyncram|                                                                           ; 0 (0)               ; 0 (0)                     ; 131072      ; 0            ; 0       ; 0         ; 0    ; 0            ; |Lab1_task1|Lab1_task1_nios:u0|Lab1_task1_nios_onchip_mem:onchip_mem|altsyncram:the_altsyncram                                                                                                                                                              ; altsyncram                                          ; work            ;
;             |altsyncram_6qf1:auto_generated|                                                                   ; 0 (0)               ; 0 (0)                     ; 131072      ; 0            ; 0       ; 0         ; 0    ; 0            ; |Lab1_task1|Lab1_task1_nios:u0|Lab1_task1_nios_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_6qf1:auto_generated                                                                                                                               ; altsyncram_6qf1                                     ; work            ;
;       |Lab1_task1_nios_pio_LED:pio_led|                                                                        ; 13 (13)             ; 8 (8)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Lab1_task1|Lab1_task1_nios:u0|Lab1_task1_nios_pio_LED:pio_led                                                                                                                                                                                              ; Lab1_task1_nios_pio_LED                             ; Lab1_task1_nios ;
;       |Lab1_task1_nios_pio_SW:pio_sw|                                                                          ; 1 (1)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Lab1_task1|Lab1_task1_nios:u0|Lab1_task1_nios_pio_SW:pio_sw                                                                                                                                                                                                ; Lab1_task1_nios_pio_SW                              ; Lab1_task1_nios ;
;       |altera_reset_controller:rst_controller|                                                                 ; 6 (5)               ; 16 (10)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Lab1_task1|Lab1_task1_nios:u0|altera_reset_controller:rst_controller                                                                                                                                                                                       ; altera_reset_controller                             ; Lab1_task1_nios ;
;          |altera_reset_synchronizer:alt_rst_req_sync_uq1|                                                      ; 1 (1)               ; 3 (3)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Lab1_task1|Lab1_task1_nios:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1                                                                                                                                        ; altera_reset_synchronizer                           ; Lab1_task1_nios ;
;          |altera_reset_synchronizer:alt_rst_sync_uq1|                                                          ; 0 (0)               ; 3 (3)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Lab1_task1|Lab1_task1_nios:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1                                                                                                                                            ; altera_reset_synchronizer                           ; Lab1_task1_nios ;
+----------------------------------------------------------------------------------------------------------------+---------------------+---------------------------+-------------+--------------+---------+-----------+------+--------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------+-----------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis RAM Summary                                                                                                                                                                                                                                                                                                                                           ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+--------+----------------+
; Name                                                                                                                                                                                                                                                       ; Type ; Mode             ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Size   ; MIF            ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+--------+----------------+
; Lab1_task1_nios:u0|Lab1_task1_nios_nios2_PD:nios2_pd|Lab1_task1_nios_nios2_PD_cpu:cpu|Lab1_task1_nios_nios2_PD_cpu_register_bank_a_module:Lab1_task1_nios_nios2_PD_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_6mc1:auto_generated|ALTSYNCRAM ; AUTO ; Simple Dual Port ; 32           ; 32           ; 32           ; 32           ; 1024   ; None           ;
; Lab1_task1_nios:u0|Lab1_task1_nios_nios2_PD:nios2_pd|Lab1_task1_nios_nios2_PD_cpu:cpu|Lab1_task1_nios_nios2_PD_cpu_register_bank_b_module:Lab1_task1_nios_nios2_PD_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_6mc1:auto_generated|ALTSYNCRAM ; AUTO ; Simple Dual Port ; 32           ; 32           ; 32           ; 32           ; 1024   ; None           ;
; Lab1_task1_nios:u0|Lab1_task1_nios_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_6qf1:auto_generated|ALTSYNCRAM                                                                                                                               ; AUTO ; Single Port      ; 4096         ; 32           ; --           ; --           ; 131072 ; onchip_mem.hex ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+--------+----------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis IP Cores Summary                                                                                                                                                                                                                                                                                                                      ;
+--------+---------------------------------+---------+--------------+--------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------+
; Vendor ; IP Core Name                    ; Version ; Release Date ; License Type ; Entity Instance                                                                                                                                                                                                                                  ; IP Include File      ;
+--------+---------------------------------+---------+--------------+--------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------+
; N/A    ; Qsys                            ; 18.1    ; N/A          ; N/A          ; |Lab1_task1|Lab1_task1_nios:u0                                                                                                                                                                                                                   ; Lab1_task1_nios.qsys ;
; Altera ; altera_irq_mapper               ; 18.1    ; N/A          ; N/A          ; |Lab1_task1|Lab1_task1_nios:u0|Lab1_task1_nios_irq_mapper:irq_mapper                                                                                                                                                                             ; Lab1_task1_nios.qsys ;
; Altera ; altera_mm_interconnect          ; 18.1    ; N/A          ; N/A          ; |Lab1_task1|Lab1_task1_nios:u0|Lab1_task1_nios_mm_interconnect_0:mm_interconnect_0                                                                                                                                                               ; Lab1_task1_nios.qsys ;
; Altera ; altera_avalon_st_adapter        ; 18.1    ; N/A          ; N/A          ; |Lab1_task1|Lab1_task1_nios:u0|Lab1_task1_nios_mm_interconnect_0:mm_interconnect_0|Lab1_task1_nios_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter                                                                                         ; Lab1_task1_nios.qsys ;
; Altera ; error_adapter                   ; 18.1    ; N/A          ; N/A          ; |Lab1_task1|Lab1_task1_nios:u0|Lab1_task1_nios_mm_interconnect_0:mm_interconnect_0|Lab1_task1_nios_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter|Lab1_task1_nios_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0     ; Lab1_task1_nios.qsys ;
; Altera ; altera_avalon_st_adapter        ; 18.1    ; N/A          ; N/A          ; |Lab1_task1|Lab1_task1_nios:u0|Lab1_task1_nios_mm_interconnect_0:mm_interconnect_0|Lab1_task1_nios_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_001                                                                                     ; Lab1_task1_nios.qsys ;
; Altera ; error_adapter                   ; 18.1    ; N/A          ; N/A          ; |Lab1_task1|Lab1_task1_nios:u0|Lab1_task1_nios_mm_interconnect_0:mm_interconnect_0|Lab1_task1_nios_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_001|Lab1_task1_nios_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0 ; Lab1_task1_nios.qsys ;
; Altera ; altera_avalon_st_adapter        ; 18.1    ; N/A          ; N/A          ; |Lab1_task1|Lab1_task1_nios:u0|Lab1_task1_nios_mm_interconnect_0:mm_interconnect_0|Lab1_task1_nios_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_002                                                                                     ; Lab1_task1_nios.qsys ;
; Altera ; error_adapter                   ; 18.1    ; N/A          ; N/A          ; |Lab1_task1|Lab1_task1_nios:u0|Lab1_task1_nios_mm_interconnect_0:mm_interconnect_0|Lab1_task1_nios_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_002|Lab1_task1_nios_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0 ; Lab1_task1_nios.qsys ;
; Altera ; altera_merlin_demultiplexer     ; 18.1    ; N/A          ; N/A          ; |Lab1_task1|Lab1_task1_nios:u0|Lab1_task1_nios_mm_interconnect_0:mm_interconnect_0|Lab1_task1_nios_mm_interconnect_0_cmd_demux:cmd_demux                                                                                                         ; Lab1_task1_nios.qsys ;
; Altera ; altera_merlin_demultiplexer     ; 18.1    ; N/A          ; N/A          ; |Lab1_task1|Lab1_task1_nios:u0|Lab1_task1_nios_mm_interconnect_0:mm_interconnect_0|Lab1_task1_nios_mm_interconnect_0_cmd_demux_001:cmd_demux_001                                                                                                 ; Lab1_task1_nios.qsys ;
; Altera ; altera_merlin_multiplexer       ; 18.1    ; N/A          ; N/A          ; |Lab1_task1|Lab1_task1_nios:u0|Lab1_task1_nios_mm_interconnect_0:mm_interconnect_0|Lab1_task1_nios_mm_interconnect_0_cmd_mux:cmd_mux                                                                                                             ; Lab1_task1_nios.qsys ;
; Altera ; altera_merlin_multiplexer       ; 18.1    ; N/A          ; N/A          ; |Lab1_task1|Lab1_task1_nios:u0|Lab1_task1_nios_mm_interconnect_0:mm_interconnect_0|Lab1_task1_nios_mm_interconnect_0_cmd_mux_001:cmd_mux_001                                                                                                     ; Lab1_task1_nios.qsys ;
; Altera ; altera_merlin_multiplexer       ; 18.1    ; N/A          ; N/A          ; |Lab1_task1|Lab1_task1_nios:u0|Lab1_task1_nios_mm_interconnect_0:mm_interconnect_0|Lab1_task1_nios_mm_interconnect_0_cmd_mux_001:cmd_mux_002                                                                                                     ; Lab1_task1_nios.qsys ;
; Altera ; altera_merlin_master_agent      ; 18.1    ; N/A          ; N/A          ; |Lab1_task1|Lab1_task1_nios:u0|Lab1_task1_nios_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:nios2_pd_data_master_agent                                                                                                         ; Lab1_task1_nios.qsys ;
; Altera ; altera_merlin_master_translator ; 18.1    ; N/A          ; N/A          ; |Lab1_task1|Lab1_task1_nios:u0|Lab1_task1_nios_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_pd_data_master_translator                                                                                               ; Lab1_task1_nios.qsys ;
; Altera ; altera_merlin_master_agent      ; 18.1    ; N/A          ; N/A          ; |Lab1_task1|Lab1_task1_nios:u0|Lab1_task1_nios_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:nios2_pd_instruction_master_agent                                                                                                  ; Lab1_task1_nios.qsys ;
; Altera ; altera_merlin_master_translator ; 18.1    ; N/A          ; N/A          ; |Lab1_task1|Lab1_task1_nios:u0|Lab1_task1_nios_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_pd_instruction_master_translator                                                                                        ; Lab1_task1_nios.qsys ;
; Altera ; altera_merlin_slave_agent       ; 18.1    ; N/A          ; N/A          ; |Lab1_task1|Lab1_task1_nios:u0|Lab1_task1_nios_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:onchip_mem_s1_agent                                                                                                                 ; Lab1_task1_nios.qsys ;
; Altera ; altera_avalon_sc_fifo           ; 18.1    ; N/A          ; N/A          ; |Lab1_task1|Lab1_task1_nios:u0|Lab1_task1_nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_mem_s1_agent_rsp_fifo                                                                                                            ; Lab1_task1_nios.qsys ;
; Altera ; altera_merlin_slave_translator  ; 18.1    ; N/A          ; N/A          ; |Lab1_task1|Lab1_task1_nios:u0|Lab1_task1_nios_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:onchip_mem_s1_translator                                                                                                       ; Lab1_task1_nios.qsys ;
; Altera ; altera_merlin_slave_agent       ; 18.1    ; N/A          ; N/A          ; |Lab1_task1|Lab1_task1_nios:u0|Lab1_task1_nios_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:pio_led_s1_agent                                                                                                                    ; Lab1_task1_nios.qsys ;
; Altera ; altera_avalon_sc_fifo           ; 18.1    ; N/A          ; N/A          ; |Lab1_task1|Lab1_task1_nios:u0|Lab1_task1_nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_led_s1_agent_rsp_fifo                                                                                                               ; Lab1_task1_nios.qsys ;
; Altera ; altera_merlin_slave_translator  ; 18.1    ; N/A          ; N/A          ; |Lab1_task1|Lab1_task1_nios:u0|Lab1_task1_nios_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pio_led_s1_translator                                                                                                          ; Lab1_task1_nios.qsys ;
; Altera ; altera_merlin_slave_agent       ; 18.1    ; N/A          ; N/A          ; |Lab1_task1|Lab1_task1_nios:u0|Lab1_task1_nios_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:pio_sw_s1_agent                                                                                                                     ; Lab1_task1_nios.qsys ;
; Altera ; altera_avalon_sc_fifo           ; 18.1    ; N/A          ; N/A          ; |Lab1_task1|Lab1_task1_nios:u0|Lab1_task1_nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_sw_s1_agent_rsp_fifo                                                                                                                ; Lab1_task1_nios.qsys ;
; Altera ; altera_merlin_slave_translator  ; 18.1    ; N/A          ; N/A          ; |Lab1_task1|Lab1_task1_nios:u0|Lab1_task1_nios_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pio_sw_s1_translator                                                                                                           ; Lab1_task1_nios.qsys ;
; Altera ; altera_merlin_router            ; 18.1    ; N/A          ; N/A          ; |Lab1_task1|Lab1_task1_nios:u0|Lab1_task1_nios_mm_interconnect_0:mm_interconnect_0|Lab1_task1_nios_mm_interconnect_0_router:router                                                                                                               ; Lab1_task1_nios.qsys ;
; Altera ; altera_merlin_router            ; 18.1    ; N/A          ; N/A          ; |Lab1_task1|Lab1_task1_nios:u0|Lab1_task1_nios_mm_interconnect_0:mm_interconnect_0|Lab1_task1_nios_mm_interconnect_0_router_001:router_001                                                                                                       ; Lab1_task1_nios.qsys ;
; Altera ; altera_merlin_router            ; 18.1    ; N/A          ; N/A          ; |Lab1_task1|Lab1_task1_nios:u0|Lab1_task1_nios_mm_interconnect_0:mm_interconnect_0|Lab1_task1_nios_mm_interconnect_0_router_002:router_002                                                                                                       ; Lab1_task1_nios.qsys ;
; Altera ; altera_merlin_router            ; 18.1    ; N/A          ; N/A          ; |Lab1_task1|Lab1_task1_nios:u0|Lab1_task1_nios_mm_interconnect_0:mm_interconnect_0|Lab1_task1_nios_mm_interconnect_0_router_003:router_003                                                                                                       ; Lab1_task1_nios.qsys ;
; Altera ; altera_merlin_router            ; 18.1    ; N/A          ; N/A          ; |Lab1_task1|Lab1_task1_nios:u0|Lab1_task1_nios_mm_interconnect_0:mm_interconnect_0|Lab1_task1_nios_mm_interconnect_0_router_003:router_004                                                                                                       ; Lab1_task1_nios.qsys ;
; Altera ; altera_merlin_demultiplexer     ; 18.1    ; N/A          ; N/A          ; |Lab1_task1|Lab1_task1_nios:u0|Lab1_task1_nios_mm_interconnect_0:mm_interconnect_0|Lab1_task1_nios_mm_interconnect_0_rsp_demux:rsp_demux                                                                                                         ; Lab1_task1_nios.qsys ;
; Altera ; altera_merlin_demultiplexer     ; 18.1    ; N/A          ; N/A          ; |Lab1_task1|Lab1_task1_nios:u0|Lab1_task1_nios_mm_interconnect_0:mm_interconnect_0|Lab1_task1_nios_mm_interconnect_0_cmd_demux_001:rsp_demux_001                                                                                                 ; Lab1_task1_nios.qsys ;
; Altera ; altera_merlin_demultiplexer     ; 18.1    ; N/A          ; N/A          ; |Lab1_task1|Lab1_task1_nios:u0|Lab1_task1_nios_mm_interconnect_0:mm_interconnect_0|Lab1_task1_nios_mm_interconnect_0_cmd_demux_001:rsp_demux_002                                                                                                 ; Lab1_task1_nios.qsys ;
; Altera ; altera_merlin_multiplexer       ; 18.1    ; N/A          ; N/A          ; |Lab1_task1|Lab1_task1_nios:u0|Lab1_task1_nios_mm_interconnect_0:mm_interconnect_0|Lab1_task1_nios_mm_interconnect_0_rsp_mux:rsp_mux                                                                                                             ; Lab1_task1_nios.qsys ;
; Altera ; altera_merlin_multiplexer       ; 18.1    ; N/A          ; N/A          ; |Lab1_task1|Lab1_task1_nios:u0|Lab1_task1_nios_mm_interconnect_0:mm_interconnect_0|Lab1_task1_nios_mm_interconnect_0_rsp_mux_001:rsp_mux_001                                                                                                     ; Lab1_task1_nios.qsys ;
; Altera ; altera_nios2_gen2               ; 18.1    ; N/A          ; N/A          ; |Lab1_task1|Lab1_task1_nios:u0|Lab1_task1_nios_nios2_PD:nios2_pd                                                                                                                                                                                 ; Lab1_task1_nios.qsys ;
; Altera ; altera_nios2_gen2_unit          ; 18.1    ; N/A          ; N/A          ; |Lab1_task1|Lab1_task1_nios:u0|Lab1_task1_nios_nios2_PD:nios2_pd|Lab1_task1_nios_nios2_PD_cpu:cpu                                                                                                                                                ; Lab1_task1_nios.qsys ;
; Altera ; altera_avalon_onchip_memory2    ; 18.1    ; N/A          ; N/A          ; |Lab1_task1|Lab1_task1_nios:u0|Lab1_task1_nios_onchip_mem:onchip_mem                                                                                                                                                                             ; Lab1_task1_nios.qsys ;
; Altera ; altera_avalon_pio               ; 18.1    ; N/A          ; N/A          ; |Lab1_task1|Lab1_task1_nios:u0|Lab1_task1_nios_pio_LED:pio_led                                                                                                                                                                                   ; Lab1_task1_nios.qsys ;
; Altera ; altera_avalon_pio               ; 18.1    ; N/A          ; N/A          ; |Lab1_task1|Lab1_task1_nios:u0|Lab1_task1_nios_pio_SW:pio_sw                                                                                                                                                                                     ; Lab1_task1_nios.qsys ;
; Altera ; altera_reset_controller         ; 18.1    ; N/A          ; N/A          ; |Lab1_task1|Lab1_task1_nios:u0|altera_reset_controller:rst_controller                                                                                                                                                                            ; Lab1_task1_nios.qsys ;
+--------+---------------------------------+---------+--------------+--------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Registers Protected by Synthesis                                                                                                                                                                                                                                ;
+-------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------+--------------------------------------------+
; Register Name                                                                                                                                   ; Protected by Synthesis Attribute or Preserve Register Assignment ; Not to be Touched by Netlist Optimizations ;
+-------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------+--------------------------------------------+
; Lab1_task1_nios:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer_int_chain[4]                                                ; yes                                                              ; yes                                        ;
; Lab1_task1_nios:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer_int_chain[3]                                                ; yes                                                              ; yes                                        ;
; Lab1_task1_nios:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer_int_chain[2]                                                ; yes                                                              ; yes                                        ;
; Lab1_task1_nios:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer_int_chain[1]                                                ; yes                                                              ; yes                                        ;
; Lab1_task1_nios:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer_int_chain[0]                                                ; yes                                                              ; yes                                        ;
; Lab1_task1_nios:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1|altera_reset_synchronizer_int_chain[0] ; yes                                                              ; yes                                        ;
; Lab1_task1_nios:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]     ; yes                                                              ; yes                                        ;
; Lab1_task1_nios:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1|altera_reset_synchronizer_int_chain[1] ; yes                                                              ; yes                                        ;
; Lab1_task1_nios:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]     ; yes                                                              ; yes                                        ;
; Total number of protected registers is 9                                                                                                        ;                                                                  ;                                            ;
+-------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------+--------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                                                                                                                                                                                                                                                                                                                 ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Register name                                                                                                                                                                                          ; Reason for Removal                                                                                                                                        ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Lab1_task1_nios:u0|Lab1_task1_nios_mm_interconnect_0:mm_interconnect_0|Lab1_task1_nios_mm_interconnect_0_cmd_mux:cmd_mux|locked[0,1]                                                                   ; Stuck at GND due to stuck port data_in                                                                                                                    ;
; Lab1_task1_nios:u0|Lab1_task1_nios_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pio_led_s1_translator|av_readdata_pre[8..31]                                                     ; Stuck at GND due to stuck port data_in                                                                                                                    ;
; Lab1_task1_nios:u0|Lab1_task1_nios_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pio_led_s1_translator|av_chipselect_pre                                                          ; Stuck at GND due to stuck port data_in                                                                                                                    ;
; Lab1_task1_nios:u0|Lab1_task1_nios_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:onchip_mem_s1_translator|av_chipselect_pre                                                       ; Stuck at GND due to stuck port data_in                                                                                                                    ;
; Lab1_task1_nios:u0|Lab1_task1_nios_pio_SW:pio_sw|readdata[1..31]                                                                                                                                       ; Stuck at GND due to stuck port data_in                                                                                                                    ;
; Lab1_task1_nios:u0|Lab1_task1_nios_nios2_PD:nios2_pd|Lab1_task1_nios_nios2_PD_cpu:cpu|W_rf_ecc_recoverable_valid                                                                                       ; Stuck at GND due to stuck port data_in                                                                                                                    ;
; Lab1_task1_nios:u0|Lab1_task1_nios_nios2_PD:nios2_pd|Lab1_task1_nios_nios2_PD_cpu:cpu|W1_rf_ecc_recoverable_valid                                                                                      ; Stuck at GND due to stuck port data_in                                                                                                                    ;
; Lab1_task1_nios:u0|Lab1_task1_nios_nios2_PD:nios2_pd|Lab1_task1_nios_nios2_PD_cpu:cpu|W_rf_ecc_unrecoverable_valid                                                                                     ; Stuck at GND due to stuck port data_in                                                                                                                    ;
; Lab1_task1_nios:u0|Lab1_task1_nios_nios2_PD:nios2_pd|Lab1_task1_nios_nios2_PD_cpu:cpu|W_ienable_reg[0..31]                                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                    ;
; Lab1_task1_nios:u0|Lab1_task1_nios_nios2_PD:nios2_pd|Lab1_task1_nios_nios2_PD_cpu:cpu|W_ipending_reg[0..31]                                                                                            ; Stuck at GND due to stuck port data_in                                                                                                                    ;
; Lab1_task1_nios:u0|Lab1_task1_nios_nios2_PD:nios2_pd|Lab1_task1_nios_nios2_PD_cpu:cpu|W_cdsr_reg[0..31]                                                                                                ; Stuck at GND due to stuck port data_in                                                                                                                    ;
; Lab1_task1_nios:u0|Lab1_task1_nios_nios2_PD:nios2_pd|Lab1_task1_nios_nios2_PD_cpu:cpu|R_ctrl_custom                                                                                                    ; Stuck at GND due to stuck port data_in                                                                                                                    ;
; Lab1_task1_nios:u0|Lab1_task1_nios_nios2_PD:nios2_pd|Lab1_task1_nios_nios2_PD_cpu:cpu|R_ctrl_crst                                                                                                      ; Stuck at GND due to stuck port data_in                                                                                                                    ;
; Lab1_task1_nios:u0|Lab1_task1_nios_nios2_PD:nios2_pd|Lab1_task1_nios_nios2_PD_cpu:cpu|R_ctrl_ld_ex                                                                                                     ; Stuck at GND due to stuck port data_in                                                                                                                    ;
; Lab1_task1_nios:u0|Lab1_task1_nios_nios2_PD:nios2_pd|Lab1_task1_nios_nios2_PD_cpu:cpu|R_ctrl_st_ex                                                                                                     ; Stuck at GND due to stuck port data_in                                                                                                                    ;
; Lab1_task1_nios:u0|Lab1_task1_nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_sw_s1_agent_rsp_fifo|mem[0][74]                                                                       ; Lost fanout                                                                                                                                               ;
; Lab1_task1_nios:u0|Lab1_task1_nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_sw_s1_agent_rsp_fifo|mem[0][73]                                                                       ; Lost fanout                                                                                                                                               ;
; Lab1_task1_nios:u0|Lab1_task1_nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_led_s1_agent_rsp_fifo|mem[0][74]                                                                      ; Lost fanout                                                                                                                                               ;
; Lab1_task1_nios:u0|Lab1_task1_nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_led_s1_agent_rsp_fifo|mem[0][73]                                                                      ; Lost fanout                                                                                                                                               ;
; Lab1_task1_nios:u0|Lab1_task1_nios_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pio_sw_s1_translator|av_readdata_pre[1..31]                                                      ; Stuck at GND due to stuck port data_in                                                                                                                    ;
; Lab1_task1_nios:u0|Lab1_task1_nios_nios2_PD:nios2_pd|Lab1_task1_nios_nios2_PD_cpu:cpu|W_control_rd_data[1..31]                                                                                         ; Stuck at GND due to stuck port data_in                                                                                                                    ;
; Lab1_task1_nios:u0|Lab1_task1_nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_sw_s1_agent_rsp_fifo|mem[1][74]                                                                       ; Lost fanout                                                                                                                                               ;
; Lab1_task1_nios:u0|Lab1_task1_nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_sw_s1_agent_rsp_fifo|mem[1][73]                                                                       ; Lost fanout                                                                                                                                               ;
; Lab1_task1_nios:u0|Lab1_task1_nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_led_s1_agent_rsp_fifo|mem[1][74]                                                                      ; Lost fanout                                                                                                                                               ;
; Lab1_task1_nios:u0|Lab1_task1_nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_led_s1_agent_rsp_fifo|mem[1][73]                                                                      ; Lost fanout                                                                                                                                               ;
; Lab1_task1_nios:u0|Lab1_task1_nios_nios2_PD:nios2_pd|Lab1_task1_nios_nios2_PD_cpu:cpu|W_up_ex_mon_state                                                                                                ; Lost fanout                                                                                                                                               ;
; Lab1_task1_nios:u0|Lab1_task1_nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_sw_s1_agent_rsp_fifo|mem[1][58]                                                                       ; Merged with Lab1_task1_nios:u0|Lab1_task1_nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_sw_s1_agent_rsp_fifo|mem[1][59]              ;
; Lab1_task1_nios:u0|Lab1_task1_nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_sw_s1_agent_rsp_fifo|mem[1][52]                                                                       ; Merged with Lab1_task1_nios:u0|Lab1_task1_nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_sw_s1_agent_rsp_fifo|mem[1][59]              ;
; Lab1_task1_nios:u0|Lab1_task1_nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_led_s1_agent_rsp_fifo|mem[1][58]                                                                      ; Merged with Lab1_task1_nios:u0|Lab1_task1_nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_led_s1_agent_rsp_fifo|mem[1][59]             ;
; Lab1_task1_nios:u0|Lab1_task1_nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_led_s1_agent_rsp_fifo|mem[1][52]                                                                      ; Merged with Lab1_task1_nios:u0|Lab1_task1_nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_led_s1_agent_rsp_fifo|mem[1][59]             ;
; Lab1_task1_nios:u0|Lab1_task1_nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_mem_s1_agent_rsp_fifo|mem[1][52]                                                                   ; Merged with Lab1_task1_nios:u0|Lab1_task1_nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_mem_s1_agent_rsp_fifo|mem[1][74]          ;
; Lab1_task1_nios:u0|Lab1_task1_nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_mem_s1_agent_rsp_fifo|mem[1][58]                                                                   ; Merged with Lab1_task1_nios:u0|Lab1_task1_nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_mem_s1_agent_rsp_fifo|mem[1][74]          ;
; Lab1_task1_nios:u0|Lab1_task1_nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_mem_s1_agent_rsp_fifo|mem[1][59]                                                                   ; Merged with Lab1_task1_nios:u0|Lab1_task1_nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_mem_s1_agent_rsp_fifo|mem[1][74]          ;
; Lab1_task1_nios:u0|Lab1_task1_nios_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:nios2_pd_instruction_master_agent|hold_waitrequest                                                   ; Merged with Lab1_task1_nios:u0|Lab1_task1_nios_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:nios2_pd_data_master_agent|hold_waitrequest ;
; Lab1_task1_nios:u0|Lab1_task1_nios_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:onchip_mem_s1_translator|waitrequest_reset_override                                              ; Merged with Lab1_task1_nios:u0|Lab1_task1_nios_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:nios2_pd_data_master_agent|hold_waitrequest ;
; Lab1_task1_nios:u0|Lab1_task1_nios_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pio_led_s1_translator|waitrequest_reset_override                                                 ; Merged with Lab1_task1_nios:u0|Lab1_task1_nios_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:nios2_pd_data_master_agent|hold_waitrequest ;
; Lab1_task1_nios:u0|Lab1_task1_nios_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pio_sw_s1_translator|waitrequest_reset_override                                                  ; Merged with Lab1_task1_nios:u0|Lab1_task1_nios_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:nios2_pd_data_master_agent|hold_waitrequest ;
; Lab1_task1_nios:u0|Lab1_task1_nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_mem_s1_agent_rsp_fifo|mem[0][58]                                                                   ; Merged with Lab1_task1_nios:u0|Lab1_task1_nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_mem_s1_agent_rsp_fifo|mem[0][52]          ;
; Lab1_task1_nios:u0|Lab1_task1_nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_mem_s1_agent_rsp_fifo|mem[0][59]                                                                   ; Merged with Lab1_task1_nios:u0|Lab1_task1_nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_mem_s1_agent_rsp_fifo|mem[0][52]          ;
; Lab1_task1_nios:u0|Lab1_task1_nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_mem_s1_agent_rsp_fifo|mem[0][74]                                                                   ; Merged with Lab1_task1_nios:u0|Lab1_task1_nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_mem_s1_agent_rsp_fifo|mem[0][52]          ;
; Lab1_task1_nios:u0|Lab1_task1_nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_led_s1_agent_rsp_fifo|mem[0][58]                                                                      ; Merged with Lab1_task1_nios:u0|Lab1_task1_nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_led_s1_agent_rsp_fifo|mem[0][52]             ;
; Lab1_task1_nios:u0|Lab1_task1_nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_led_s1_agent_rsp_fifo|mem[0][59]                                                                      ; Merged with Lab1_task1_nios:u0|Lab1_task1_nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_led_s1_agent_rsp_fifo|mem[0][52]             ;
; Lab1_task1_nios:u0|Lab1_task1_nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_sw_s1_agent_rsp_fifo|mem[0][58]                                                                       ; Merged with Lab1_task1_nios:u0|Lab1_task1_nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_sw_s1_agent_rsp_fifo|mem[0][52]              ;
; Lab1_task1_nios:u0|Lab1_task1_nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_sw_s1_agent_rsp_fifo|mem[0][59]                                                                       ; Merged with Lab1_task1_nios:u0|Lab1_task1_nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_sw_s1_agent_rsp_fifo|mem[0][52]              ;
; Lab1_task1_nios:u0|Lab1_task1_nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_sw_s1_agent_rsp_fifo|mem[1][59]                                                                       ; Stuck at GND due to stuck port data_in                                                                                                                    ;
; Lab1_task1_nios:u0|Lab1_task1_nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_led_s1_agent_rsp_fifo|mem[1][59]                                                                      ; Stuck at GND due to stuck port data_in                                                                                                                    ;
; Lab1_task1_nios:u0|Lab1_task1_nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_mem_s1_agent_rsp_fifo|mem[1][74]                                                                   ; Stuck at GND due to stuck port data_in                                                                                                                    ;
; Lab1_task1_nios:u0|Lab1_task1_nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_sw_s1_agent_rsp_fifo|mem[0][52]                                                                       ; Stuck at GND due to stuck port data_in                                                                                                                    ;
; Lab1_task1_nios:u0|Lab1_task1_nios_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:pio_sw_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                   ; Stuck at GND due to stuck port data_in                                                                                                                    ;
; Lab1_task1_nios:u0|Lab1_task1_nios_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:pio_sw_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0..3]     ; Stuck at GND due to stuck port data_in                                                                                                                    ;
; Lab1_task1_nios:u0|Lab1_task1_nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_led_s1_agent_rsp_fifo|mem[0][52]                                                                      ; Stuck at GND due to stuck port data_in                                                                                                                    ;
; Lab1_task1_nios:u0|Lab1_task1_nios_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:pio_led_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                  ; Stuck at GND due to stuck port data_in                                                                                                                    ;
; Lab1_task1_nios:u0|Lab1_task1_nios_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:pio_led_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0..3]    ; Stuck at GND due to stuck port data_in                                                                                                                    ;
; Lab1_task1_nios:u0|Lab1_task1_nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_mem_s1_agent_rsp_fifo|mem[0][52]                                                                   ; Stuck at GND due to stuck port data_in                                                                                                                    ;
; Lab1_task1_nios:u0|Lab1_task1_nios_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:onchip_mem_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy               ; Stuck at GND due to stuck port data_in                                                                                                                    ;
; Lab1_task1_nios:u0|Lab1_task1_nios_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:onchip_mem_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0..3] ; Stuck at GND due to stuck port data_in                                                                                                                    ;
; Lab1_task1_nios:u0|Lab1_task1_nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_sw_s1_agent_rsp_fifo|mem[1][60]                                                                       ; Lost fanout                                                                                                                                               ;
; Lab1_task1_nios:u0|Lab1_task1_nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_led_s1_agent_rsp_fifo|mem[1][60]                                                                      ; Lost fanout                                                                                                                                               ;
; Lab1_task1_nios:u0|Lab1_task1_nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_mem_s1_agent_rsp_fifo|mem[1][60]                                                                   ; Lost fanout                                                                                                                                               ;
; Lab1_task1_nios:u0|Lab1_task1_nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_led_s1_agent_rsp_fifo|mem[1][90]                                                                      ; Stuck at GND due to stuck port data_in                                                                                                                    ;
; Lab1_task1_nios:u0|Lab1_task1_nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_sw_s1_agent_rsp_fifo|mem[1][90]                                                                       ; Stuck at GND due to stuck port data_in                                                                                                                    ;
; Lab1_task1_nios:u0|Lab1_task1_nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_mem_s1_agent_rsp_fifo|mem[1][90]                                                                   ; Stuck at GND due to stuck port data_in                                                                                                                    ;
; Lab1_task1_nios:u0|Lab1_task1_nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_led_s1_agent_rsp_fifo|mem[0][90]                                                                      ; Stuck at GND due to stuck port data_in                                                                                                                    ;
; Lab1_task1_nios:u0|Lab1_task1_nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_sw_s1_agent_rsp_fifo|mem[0][90]                                                                       ; Stuck at GND due to stuck port data_in                                                                                                                    ;
; Lab1_task1_nios:u0|Lab1_task1_nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_mem_s1_agent_rsp_fifo|mem[0][90]                                                                   ; Stuck at GND due to stuck port data_in                                                                                                                    ;
; Lab1_task1_nios:u0|Lab1_task1_nios_mm_interconnect_0:mm_interconnect_0|Lab1_task1_nios_mm_interconnect_0_cmd_mux:cmd_mux|share_count_zero_flag                                                         ; Stuck at VCC due to stuck port data_in                                                                                                                    ;
; Lab1_task1_nios:u0|Lab1_task1_nios_mm_interconnect_0:mm_interconnect_0|Lab1_task1_nios_mm_interconnect_0_cmd_mux:cmd_mux|share_count[0]                                                                ; Stuck at GND due to stuck port data_in                                                                                                                    ;
; Total Number of Removed Registers = 283                                                                                                                                                                ;                                                                                                                                                           ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Removed Registers Triggering Further Register Optimizations                                                                                                                                                                                                                                                                                                                       ;
+------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Register name                                                                                                                                  ; Reason for Removal        ; Registers Removed due to This Register                                                                                                                                                               ;
+------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Lab1_task1_nios:u0|Lab1_task1_nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_sw_s1_agent_rsp_fifo|mem[1][59]               ; Stuck at GND              ; Lab1_task1_nios:u0|Lab1_task1_nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_sw_s1_agent_rsp_fifo|mem[0][52],                                                                    ;
;                                                                                                                                                ; due to stuck port data_in ; Lab1_task1_nios:u0|Lab1_task1_nios_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:pio_sw_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[3],     ;
;                                                                                                                                                ;                           ; Lab1_task1_nios:u0|Lab1_task1_nios_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:pio_sw_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[2],     ;
;                                                                                                                                                ;                           ; Lab1_task1_nios:u0|Lab1_task1_nios_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:pio_sw_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1],     ;
;                                                                                                                                                ;                           ; Lab1_task1_nios:u0|Lab1_task1_nios_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:pio_sw_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0]      ;
; Lab1_task1_nios:u0|Lab1_task1_nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_led_s1_agent_rsp_fifo|mem[1][59]              ; Stuck at GND              ; Lab1_task1_nios:u0|Lab1_task1_nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_led_s1_agent_rsp_fifo|mem[0][52],                                                                   ;
;                                                                                                                                                ; due to stuck port data_in ; Lab1_task1_nios:u0|Lab1_task1_nios_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:pio_led_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[3],    ;
;                                                                                                                                                ;                           ; Lab1_task1_nios:u0|Lab1_task1_nios_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:pio_led_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[2],    ;
;                                                                                                                                                ;                           ; Lab1_task1_nios:u0|Lab1_task1_nios_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:pio_led_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1],    ;
;                                                                                                                                                ;                           ; Lab1_task1_nios:u0|Lab1_task1_nios_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:pio_led_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0]     ;
; Lab1_task1_nios:u0|Lab1_task1_nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_mem_s1_agent_rsp_fifo|mem[1][74]           ; Stuck at GND              ; Lab1_task1_nios:u0|Lab1_task1_nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_mem_s1_agent_rsp_fifo|mem[0][52],                                                                ;
;                                                                                                                                                ; due to stuck port data_in ; Lab1_task1_nios:u0|Lab1_task1_nios_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:onchip_mem_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[3], ;
;                                                                                                                                                ;                           ; Lab1_task1_nios:u0|Lab1_task1_nios_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:onchip_mem_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[2], ;
;                                                                                                                                                ;                           ; Lab1_task1_nios:u0|Lab1_task1_nios_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:onchip_mem_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1], ;
;                                                                                                                                                ;                           ; Lab1_task1_nios:u0|Lab1_task1_nios_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:onchip_mem_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0]  ;
; Lab1_task1_nios:u0|Lab1_task1_nios_pio_SW:pio_sw|readdata[28]                                                                                  ; Stuck at GND              ; Lab1_task1_nios:u0|Lab1_task1_nios_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pio_sw_s1_translator|av_readdata_pre[28]                                                       ;
;                                                                                                                                                ; due to stuck port data_in ;                                                                                                                                                                                                      ;
; Lab1_task1_nios:u0|Lab1_task1_nios_pio_SW:pio_sw|readdata[27]                                                                                  ; Stuck at GND              ; Lab1_task1_nios:u0|Lab1_task1_nios_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pio_sw_s1_translator|av_readdata_pre[27]                                                       ;
;                                                                                                                                                ; due to stuck port data_in ;                                                                                                                                                                                                      ;
; Lab1_task1_nios:u0|Lab1_task1_nios_pio_SW:pio_sw|readdata[26]                                                                                  ; Stuck at GND              ; Lab1_task1_nios:u0|Lab1_task1_nios_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pio_sw_s1_translator|av_readdata_pre[26]                                                       ;
;                                                                                                                                                ; due to stuck port data_in ;                                                                                                                                                                                                      ;
; Lab1_task1_nios:u0|Lab1_task1_nios_pio_SW:pio_sw|readdata[25]                                                                                  ; Stuck at GND              ; Lab1_task1_nios:u0|Lab1_task1_nios_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pio_sw_s1_translator|av_readdata_pre[25]                                                       ;
;                                                                                                                                                ; due to stuck port data_in ;                                                                                                                                                                                                      ;
; Lab1_task1_nios:u0|Lab1_task1_nios_pio_SW:pio_sw|readdata[24]                                                                                  ; Stuck at GND              ; Lab1_task1_nios:u0|Lab1_task1_nios_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pio_sw_s1_translator|av_readdata_pre[24]                                                       ;
;                                                                                                                                                ; due to stuck port data_in ;                                                                                                                                                                                                      ;
; Lab1_task1_nios:u0|Lab1_task1_nios_pio_SW:pio_sw|readdata[23]                                                                                  ; Stuck at GND              ; Lab1_task1_nios:u0|Lab1_task1_nios_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pio_sw_s1_translator|av_readdata_pre[23]                                                       ;
;                                                                                                                                                ; due to stuck port data_in ;                                                                                                                                                                                                      ;
; Lab1_task1_nios:u0|Lab1_task1_nios_pio_SW:pio_sw|readdata[22]                                                                                  ; Stuck at GND              ; Lab1_task1_nios:u0|Lab1_task1_nios_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pio_sw_s1_translator|av_readdata_pre[22]                                                       ;
;                                                                                                                                                ; due to stuck port data_in ;                                                                                                                                                                                                      ;
; Lab1_task1_nios:u0|Lab1_task1_nios_pio_SW:pio_sw|readdata[21]                                                                                  ; Stuck at GND              ; Lab1_task1_nios:u0|Lab1_task1_nios_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pio_sw_s1_translator|av_readdata_pre[21]                                                       ;
;                                                                                                                                                ; due to stuck port data_in ;                                                                                                                                                                                                      ;
; Lab1_task1_nios:u0|Lab1_task1_nios_pio_SW:pio_sw|readdata[20]                                                                                  ; Stuck at GND              ; Lab1_task1_nios:u0|Lab1_task1_nios_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pio_sw_s1_translator|av_readdata_pre[20]                                                       ;
;                                                                                                                                                ; due to stuck port data_in ;                                                                                                                                                                                                      ;
; Lab1_task1_nios:u0|Lab1_task1_nios_pio_SW:pio_sw|readdata[19]                                                                                  ; Stuck at GND              ; Lab1_task1_nios:u0|Lab1_task1_nios_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pio_sw_s1_translator|av_readdata_pre[19]                                                       ;
;                                                                                                                                                ; due to stuck port data_in ;                                                                                                                                                                                                      ;
; Lab1_task1_nios:u0|Lab1_task1_nios_pio_SW:pio_sw|readdata[18]                                                                                  ; Stuck at GND              ; Lab1_task1_nios:u0|Lab1_task1_nios_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pio_sw_s1_translator|av_readdata_pre[18]                                                       ;
;                                                                                                                                                ; due to stuck port data_in ;                                                                                                                                                                                                      ;
; Lab1_task1_nios:u0|Lab1_task1_nios_pio_SW:pio_sw|readdata[17]                                                                                  ; Stuck at GND              ; Lab1_task1_nios:u0|Lab1_task1_nios_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pio_sw_s1_translator|av_readdata_pre[17]                                                       ;
;                                                                                                                                                ; due to stuck port data_in ;                                                                                                                                                                                                      ;
; Lab1_task1_nios:u0|Lab1_task1_nios_pio_SW:pio_sw|readdata[16]                                                                                  ; Stuck at GND              ; Lab1_task1_nios:u0|Lab1_task1_nios_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pio_sw_s1_translator|av_readdata_pre[16]                                                       ;
;                                                                                                                                                ; due to stuck port data_in ;                                                                                                                                                                                                      ;
; Lab1_task1_nios:u0|Lab1_task1_nios_pio_SW:pio_sw|readdata[15]                                                                                  ; Stuck at GND              ; Lab1_task1_nios:u0|Lab1_task1_nios_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pio_sw_s1_translator|av_readdata_pre[15]                                                       ;
;                                                                                                                                                ; due to stuck port data_in ;                                                                                                                                                                                                      ;
; Lab1_task1_nios:u0|Lab1_task1_nios_pio_SW:pio_sw|readdata[14]                                                                                  ; Stuck at GND              ; Lab1_task1_nios:u0|Lab1_task1_nios_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pio_sw_s1_translator|av_readdata_pre[14]                                                       ;
;                                                                                                                                                ; due to stuck port data_in ;                                                                                                                                                                                                      ;
; Lab1_task1_nios:u0|Lab1_task1_nios_pio_SW:pio_sw|readdata[13]                                                                                  ; Stuck at GND              ; Lab1_task1_nios:u0|Lab1_task1_nios_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pio_sw_s1_translator|av_readdata_pre[13]                                                       ;
;                                                                                                                                                ; due to stuck port data_in ;                                                                                                                                                                                                      ;
; Lab1_task1_nios:u0|Lab1_task1_nios_pio_SW:pio_sw|readdata[12]                                                                                  ; Stuck at GND              ; Lab1_task1_nios:u0|Lab1_task1_nios_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pio_sw_s1_translator|av_readdata_pre[12]                                                       ;
;                                                                                                                                                ; due to stuck port data_in ;                                                                                                                                                                                                      ;
; Lab1_task1_nios:u0|Lab1_task1_nios_pio_SW:pio_sw|readdata[11]                                                                                  ; Stuck at GND              ; Lab1_task1_nios:u0|Lab1_task1_nios_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pio_sw_s1_translator|av_readdata_pre[11]                                                       ;
;                                                                                                                                                ; due to stuck port data_in ;                                                                                                                                                                                                      ;
; Lab1_task1_nios:u0|Lab1_task1_nios_pio_SW:pio_sw|readdata[10]                                                                                  ; Stuck at GND              ; Lab1_task1_nios:u0|Lab1_task1_nios_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pio_sw_s1_translator|av_readdata_pre[10]                                                       ;
;                                                                                                                                                ; due to stuck port data_in ;                                                                                                                                                                                                      ;
; Lab1_task1_nios:u0|Lab1_task1_nios_pio_SW:pio_sw|readdata[9]                                                                                   ; Stuck at GND              ; Lab1_task1_nios:u0|Lab1_task1_nios_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pio_sw_s1_translator|av_readdata_pre[9]                                                        ;
;                                                                                                                                                ; due to stuck port data_in ;                                                                                                                                                                                                      ;
; Lab1_task1_nios:u0|Lab1_task1_nios_pio_SW:pio_sw|readdata[8]                                                                                   ; Stuck at GND              ; Lab1_task1_nios:u0|Lab1_task1_nios_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pio_sw_s1_translator|av_readdata_pre[8]                                                        ;
;                                                                                                                                                ; due to stuck port data_in ;                                                                                                                                                                                                      ;
; Lab1_task1_nios:u0|Lab1_task1_nios_pio_SW:pio_sw|readdata[7]                                                                                   ; Stuck at GND              ; Lab1_task1_nios:u0|Lab1_task1_nios_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pio_sw_s1_translator|av_readdata_pre[7]                                                        ;
;                                                                                                                                                ; due to stuck port data_in ;                                                                                                                                                                                                      ;
; Lab1_task1_nios:u0|Lab1_task1_nios_pio_SW:pio_sw|readdata[6]                                                                                   ; Stuck at GND              ; Lab1_task1_nios:u0|Lab1_task1_nios_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pio_sw_s1_translator|av_readdata_pre[6]                                                        ;
;                                                                                                                                                ; due to stuck port data_in ;                                                                                                                                                                                                      ;
; Lab1_task1_nios:u0|Lab1_task1_nios_pio_SW:pio_sw|readdata[5]                                                                                   ; Stuck at GND              ; Lab1_task1_nios:u0|Lab1_task1_nios_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pio_sw_s1_translator|av_readdata_pre[5]                                                        ;
;                                                                                                                                                ; due to stuck port data_in ;                                                                                                                                                                                                      ;
; Lab1_task1_nios:u0|Lab1_task1_nios_pio_SW:pio_sw|readdata[4]                                                                                   ; Stuck at GND              ; Lab1_task1_nios:u0|Lab1_task1_nios_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pio_sw_s1_translator|av_readdata_pre[4]                                                        ;
;                                                                                                                                                ; due to stuck port data_in ;                                                                                                                                                                                                      ;
; Lab1_task1_nios:u0|Lab1_task1_nios_pio_SW:pio_sw|readdata[3]                                                                                   ; Stuck at GND              ; Lab1_task1_nios:u0|Lab1_task1_nios_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pio_sw_s1_translator|av_readdata_pre[3]                                                        ;
;                                                                                                                                                ; due to stuck port data_in ;                                                                                                                                                                                                      ;
; Lab1_task1_nios:u0|Lab1_task1_nios_pio_SW:pio_sw|readdata[2]                                                                                   ; Stuck at GND              ; Lab1_task1_nios:u0|Lab1_task1_nios_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pio_sw_s1_translator|av_readdata_pre[2]                                                        ;
;                                                                                                                                                ; due to stuck port data_in ;                                                                                                                                                                                                      ;
; Lab1_task1_nios:u0|Lab1_task1_nios_pio_SW:pio_sw|readdata[1]                                                                                   ; Stuck at GND              ; Lab1_task1_nios:u0|Lab1_task1_nios_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pio_sw_s1_translator|av_readdata_pre[1]                                                        ;
;                                                                                                                                                ; due to stuck port data_in ;                                                                                                                                                                                                      ;
; Lab1_task1_nios:u0|Lab1_task1_nios_nios2_PD:nios2_pd|Lab1_task1_nios_nios2_PD_cpu:cpu|W1_rf_ecc_recoverable_valid                              ; Stuck at GND              ; Lab1_task1_nios:u0|Lab1_task1_nios_nios2_PD:nios2_pd|Lab1_task1_nios_nios2_PD_cpu:cpu|W_up_ex_mon_state                                                                                              ;
;                                                                                                                                                ; due to stuck port data_in ;                                                                                                                                                                                                      ;
; Lab1_task1_nios:u0|Lab1_task1_nios_nios2_PD:nios2_pd|Lab1_task1_nios_nios2_PD_cpu:cpu|W_ienable_reg[31]                                        ; Stuck at GND              ; Lab1_task1_nios:u0|Lab1_task1_nios_nios2_PD:nios2_pd|Lab1_task1_nios_nios2_PD_cpu:cpu|W_control_rd_data[31]                                                                                          ;
;                                                                                                                                                ; due to stuck port data_in ;                                                                                                                                                                                                      ;
; Lab1_task1_nios:u0|Lab1_task1_nios_nios2_PD:nios2_pd|Lab1_task1_nios_nios2_PD_cpu:cpu|W_ienable_reg[30]                                        ; Stuck at GND              ; Lab1_task1_nios:u0|Lab1_task1_nios_nios2_PD:nios2_pd|Lab1_task1_nios_nios2_PD_cpu:cpu|W_control_rd_data[30]                                                                                          ;
;                                                                                                                                                ; due to stuck port data_in ;                                                                                                                                                                                                      ;
; Lab1_task1_nios:u0|Lab1_task1_nios_nios2_PD:nios2_pd|Lab1_task1_nios_nios2_PD_cpu:cpu|W_ienable_reg[29]                                        ; Stuck at GND              ; Lab1_task1_nios:u0|Lab1_task1_nios_nios2_PD:nios2_pd|Lab1_task1_nios_nios2_PD_cpu:cpu|W_control_rd_data[29]                                                                                          ;
;                                                                                                                                                ; due to stuck port data_in ;                                                                                                                                                                                                      ;
; Lab1_task1_nios:u0|Lab1_task1_nios_nios2_PD:nios2_pd|Lab1_task1_nios_nios2_PD_cpu:cpu|W_ienable_reg[28]                                        ; Stuck at GND              ; Lab1_task1_nios:u0|Lab1_task1_nios_nios2_PD:nios2_pd|Lab1_task1_nios_nios2_PD_cpu:cpu|W_control_rd_data[28]                                                                                          ;
;                                                                                                                                                ; due to stuck port data_in ;                                                                                                                                                                                                      ;
; Lab1_task1_nios:u0|Lab1_task1_nios_nios2_PD:nios2_pd|Lab1_task1_nios_nios2_PD_cpu:cpu|W_ienable_reg[27]                                        ; Stuck at GND              ; Lab1_task1_nios:u0|Lab1_task1_nios_nios2_PD:nios2_pd|Lab1_task1_nios_nios2_PD_cpu:cpu|W_control_rd_data[27]                                                                                          ;
;                                                                                                                                                ; due to stuck port data_in ;                                                                                                                                                                                                      ;
; Lab1_task1_nios:u0|Lab1_task1_nios_nios2_PD:nios2_pd|Lab1_task1_nios_nios2_PD_cpu:cpu|W_ienable_reg[26]                                        ; Stuck at GND              ; Lab1_task1_nios:u0|Lab1_task1_nios_nios2_PD:nios2_pd|Lab1_task1_nios_nios2_PD_cpu:cpu|W_control_rd_data[26]                                                                                          ;
;                                                                                                                                                ; due to stuck port data_in ;                                                                                                                                                                                                      ;
; Lab1_task1_nios:u0|Lab1_task1_nios_nios2_PD:nios2_pd|Lab1_task1_nios_nios2_PD_cpu:cpu|W_ienable_reg[25]                                        ; Stuck at GND              ; Lab1_task1_nios:u0|Lab1_task1_nios_nios2_PD:nios2_pd|Lab1_task1_nios_nios2_PD_cpu:cpu|W_control_rd_data[25]                                                                                          ;
;                                                                                                                                                ; due to stuck port data_in ;                                                                                                                                                                                                      ;
; Lab1_task1_nios:u0|Lab1_task1_nios_nios2_PD:nios2_pd|Lab1_task1_nios_nios2_PD_cpu:cpu|W_ienable_reg[24]                                        ; Stuck at GND              ; Lab1_task1_nios:u0|Lab1_task1_nios_nios2_PD:nios2_pd|Lab1_task1_nios_nios2_PD_cpu:cpu|W_control_rd_data[24]                                                                                          ;
;                                                                                                                                                ; due to stuck port data_in ;                                                                                                                                                                                                      ;
; Lab1_task1_nios:u0|Lab1_task1_nios_nios2_PD:nios2_pd|Lab1_task1_nios_nios2_PD_cpu:cpu|W_ienable_reg[23]                                        ; Stuck at GND              ; Lab1_task1_nios:u0|Lab1_task1_nios_nios2_PD:nios2_pd|Lab1_task1_nios_nios2_PD_cpu:cpu|W_control_rd_data[23]                                                                                          ;
;                                                                                                                                                ; due to stuck port data_in ;                                                                                                                                                                                                      ;
; Lab1_task1_nios:u0|Lab1_task1_nios_nios2_PD:nios2_pd|Lab1_task1_nios_nios2_PD_cpu:cpu|W_ienable_reg[22]                                        ; Stuck at GND              ; Lab1_task1_nios:u0|Lab1_task1_nios_nios2_PD:nios2_pd|Lab1_task1_nios_nios2_PD_cpu:cpu|W_control_rd_data[22]                                                                                          ;
;                                                                                                                                                ; due to stuck port data_in ;                                                                                                                                                                                                      ;
; Lab1_task1_nios:u0|Lab1_task1_nios_nios2_PD:nios2_pd|Lab1_task1_nios_nios2_PD_cpu:cpu|W_ienable_reg[21]                                        ; Stuck at GND              ; Lab1_task1_nios:u0|Lab1_task1_nios_nios2_PD:nios2_pd|Lab1_task1_nios_nios2_PD_cpu:cpu|W_control_rd_data[21]                                                                                          ;
;                                                                                                                                                ; due to stuck port data_in ;                                                                                                                                                                                                      ;
; Lab1_task1_nios:u0|Lab1_task1_nios_nios2_PD:nios2_pd|Lab1_task1_nios_nios2_PD_cpu:cpu|W_ienable_reg[20]                                        ; Stuck at GND              ; Lab1_task1_nios:u0|Lab1_task1_nios_nios2_PD:nios2_pd|Lab1_task1_nios_nios2_PD_cpu:cpu|W_control_rd_data[20]                                                                                          ;
;                                                                                                                                                ; due to stuck port data_in ;                                                                                                                                                                                                      ;
; Lab1_task1_nios:u0|Lab1_task1_nios_nios2_PD:nios2_pd|Lab1_task1_nios_nios2_PD_cpu:cpu|W_ienable_reg[19]                                        ; Stuck at GND              ; Lab1_task1_nios:u0|Lab1_task1_nios_nios2_PD:nios2_pd|Lab1_task1_nios_nios2_PD_cpu:cpu|W_control_rd_data[19]                                                                                          ;
;                                                                                                                                                ; due to stuck port data_in ;                                                                                                                                                                                                      ;
; Lab1_task1_nios:u0|Lab1_task1_nios_nios2_PD:nios2_pd|Lab1_task1_nios_nios2_PD_cpu:cpu|W_ienable_reg[18]                                        ; Stuck at GND              ; Lab1_task1_nios:u0|Lab1_task1_nios_nios2_PD:nios2_pd|Lab1_task1_nios_nios2_PD_cpu:cpu|W_control_rd_data[18]                                                                                          ;
;                                                                                                                                                ; due to stuck port data_in ;                                                                                                                                                                                                      ;
; Lab1_task1_nios:u0|Lab1_task1_nios_nios2_PD:nios2_pd|Lab1_task1_nios_nios2_PD_cpu:cpu|W_ienable_reg[17]                                        ; Stuck at GND              ; Lab1_task1_nios:u0|Lab1_task1_nios_nios2_PD:nios2_pd|Lab1_task1_nios_nios2_PD_cpu:cpu|W_control_rd_data[17]                                                                                          ;
;                                                                                                                                                ; due to stuck port data_in ;                                                                                                                                                                                                      ;
; Lab1_task1_nios:u0|Lab1_task1_nios_nios2_PD:nios2_pd|Lab1_task1_nios_nios2_PD_cpu:cpu|W_ienable_reg[16]                                        ; Stuck at GND              ; Lab1_task1_nios:u0|Lab1_task1_nios_nios2_PD:nios2_pd|Lab1_task1_nios_nios2_PD_cpu:cpu|W_control_rd_data[16]                                                                                          ;
;                                                                                                                                                ; due to stuck port data_in ;                                                                                                                                                                                                      ;
; Lab1_task1_nios:u0|Lab1_task1_nios_nios2_PD:nios2_pd|Lab1_task1_nios_nios2_PD_cpu:cpu|W_ienable_reg[15]                                        ; Stuck at GND              ; Lab1_task1_nios:u0|Lab1_task1_nios_nios2_PD:nios2_pd|Lab1_task1_nios_nios2_PD_cpu:cpu|W_control_rd_data[15]                                                                                          ;
;                                                                                                                                                ; due to stuck port data_in ;                                                                                                                                                                                                      ;
; Lab1_task1_nios:u0|Lab1_task1_nios_nios2_PD:nios2_pd|Lab1_task1_nios_nios2_PD_cpu:cpu|W_ienable_reg[14]                                        ; Stuck at GND              ; Lab1_task1_nios:u0|Lab1_task1_nios_nios2_PD:nios2_pd|Lab1_task1_nios_nios2_PD_cpu:cpu|W_control_rd_data[14]                                                                                          ;
;                                                                                                                                                ; due to stuck port data_in ;                                                                                                                                                                                                      ;
; Lab1_task1_nios:u0|Lab1_task1_nios_nios2_PD:nios2_pd|Lab1_task1_nios_nios2_PD_cpu:cpu|W_ienable_reg[13]                                        ; Stuck at GND              ; Lab1_task1_nios:u0|Lab1_task1_nios_nios2_PD:nios2_pd|Lab1_task1_nios_nios2_PD_cpu:cpu|W_control_rd_data[13]                                                                                          ;
;                                                                                                                                                ; due to stuck port data_in ;                                                                                                                                                                                                      ;
; Lab1_task1_nios:u0|Lab1_task1_nios_nios2_PD:nios2_pd|Lab1_task1_nios_nios2_PD_cpu:cpu|W_ienable_reg[12]                                        ; Stuck at GND              ; Lab1_task1_nios:u0|Lab1_task1_nios_nios2_PD:nios2_pd|Lab1_task1_nios_nios2_PD_cpu:cpu|W_control_rd_data[12]                                                                                          ;
;                                                                                                                                                ; due to stuck port data_in ;                                                                                                                                                                                                      ;
; Lab1_task1_nios:u0|Lab1_task1_nios_nios2_PD:nios2_pd|Lab1_task1_nios_nios2_PD_cpu:cpu|W_ienable_reg[11]                                        ; Stuck at GND              ; Lab1_task1_nios:u0|Lab1_task1_nios_nios2_PD:nios2_pd|Lab1_task1_nios_nios2_PD_cpu:cpu|W_control_rd_data[11]                                                                                          ;
;                                                                                                                                                ; due to stuck port data_in ;                                                                                                                                                                                                      ;
; Lab1_task1_nios:u0|Lab1_task1_nios_nios2_PD:nios2_pd|Lab1_task1_nios_nios2_PD_cpu:cpu|W_ienable_reg[10]                                        ; Stuck at GND              ; Lab1_task1_nios:u0|Lab1_task1_nios_nios2_PD:nios2_pd|Lab1_task1_nios_nios2_PD_cpu:cpu|W_control_rd_data[10]                                                                                          ;
;                                                                                                                                                ; due to stuck port data_in ;                                                                                                                                                                                                      ;
; Lab1_task1_nios:u0|Lab1_task1_nios_nios2_PD:nios2_pd|Lab1_task1_nios_nios2_PD_cpu:cpu|W_ienable_reg[9]                                         ; Stuck at GND              ; Lab1_task1_nios:u0|Lab1_task1_nios_nios2_PD:nios2_pd|Lab1_task1_nios_nios2_PD_cpu:cpu|W_control_rd_data[9]                                                                                           ;
;                                                                                                                                                ; due to stuck port data_in ;                                                                                                                                                                                                      ;
; Lab1_task1_nios:u0|Lab1_task1_nios_nios2_PD:nios2_pd|Lab1_task1_nios_nios2_PD_cpu:cpu|W_ienable_reg[8]                                         ; Stuck at GND              ; Lab1_task1_nios:u0|Lab1_task1_nios_nios2_PD:nios2_pd|Lab1_task1_nios_nios2_PD_cpu:cpu|W_control_rd_data[8]                                                                                           ;
;                                                                                                                                                ; due to stuck port data_in ;                                                                                                                                                                                                      ;
; Lab1_task1_nios:u0|Lab1_task1_nios_nios2_PD:nios2_pd|Lab1_task1_nios_nios2_PD_cpu:cpu|W_ienable_reg[7]                                         ; Stuck at GND              ; Lab1_task1_nios:u0|Lab1_task1_nios_nios2_PD:nios2_pd|Lab1_task1_nios_nios2_PD_cpu:cpu|W_control_rd_data[7]                                                                                           ;
;                                                                                                                                                ; due to stuck port data_in ;                                                                                                                                                                                                      ;
; Lab1_task1_nios:u0|Lab1_task1_nios_nios2_PD:nios2_pd|Lab1_task1_nios_nios2_PD_cpu:cpu|W_ienable_reg[6]                                         ; Stuck at GND              ; Lab1_task1_nios:u0|Lab1_task1_nios_nios2_PD:nios2_pd|Lab1_task1_nios_nios2_PD_cpu:cpu|W_control_rd_data[6]                                                                                           ;
;                                                                                                                                                ; due to stuck port data_in ;                                                                                                                                                                                                      ;
; Lab1_task1_nios:u0|Lab1_task1_nios_nios2_PD:nios2_pd|Lab1_task1_nios_nios2_PD_cpu:cpu|W_ienable_reg[5]                                         ; Stuck at GND              ; Lab1_task1_nios:u0|Lab1_task1_nios_nios2_PD:nios2_pd|Lab1_task1_nios_nios2_PD_cpu:cpu|W_control_rd_data[5]                                                                                           ;
;                                                                                                                                                ; due to stuck port data_in ;                                                                                                                                                                                                      ;
; Lab1_task1_nios:u0|Lab1_task1_nios_nios2_PD:nios2_pd|Lab1_task1_nios_nios2_PD_cpu:cpu|W_ienable_reg[4]                                         ; Stuck at GND              ; Lab1_task1_nios:u0|Lab1_task1_nios_nios2_PD:nios2_pd|Lab1_task1_nios_nios2_PD_cpu:cpu|W_control_rd_data[4]                                                                                           ;
;                                                                                                                                                ; due to stuck port data_in ;                                                                                                                                                                                                      ;
; Lab1_task1_nios:u0|Lab1_task1_nios_nios2_PD:nios2_pd|Lab1_task1_nios_nios2_PD_cpu:cpu|W_ienable_reg[3]                                         ; Stuck at GND              ; Lab1_task1_nios:u0|Lab1_task1_nios_nios2_PD:nios2_pd|Lab1_task1_nios_nios2_PD_cpu:cpu|W_control_rd_data[3]                                                                                           ;
;                                                                                                                                                ; due to stuck port data_in ;                                                                                                                                                                                                      ;
; Lab1_task1_nios:u0|Lab1_task1_nios_nios2_PD:nios2_pd|Lab1_task1_nios_nios2_PD_cpu:cpu|W_ienable_reg[2]                                         ; Stuck at GND              ; Lab1_task1_nios:u0|Lab1_task1_nios_nios2_PD:nios2_pd|Lab1_task1_nios_nios2_PD_cpu:cpu|W_control_rd_data[2]                                                                                           ;
;                                                                                                                                                ; due to stuck port data_in ;                                                                                                                                                                                                      ;
; Lab1_task1_nios:u0|Lab1_task1_nios_nios2_PD:nios2_pd|Lab1_task1_nios_nios2_PD_cpu:cpu|W_ienable_reg[1]                                         ; Stuck at GND              ; Lab1_task1_nios:u0|Lab1_task1_nios_nios2_PD:nios2_pd|Lab1_task1_nios_nios2_PD_cpu:cpu|W_control_rd_data[1]                                                                                           ;
;                                                                                                                                                ; due to stuck port data_in ;                                                                                                                                                                                                      ;
; Lab1_task1_nios:u0|Lab1_task1_nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_sw_s1_agent_rsp_fifo|mem[0][74]               ; Lost Fanouts              ; Lab1_task1_nios:u0|Lab1_task1_nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_sw_s1_agent_rsp_fifo|mem[1][74]                                                                     ;
; Lab1_task1_nios:u0|Lab1_task1_nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_sw_s1_agent_rsp_fifo|mem[0][73]               ; Lost Fanouts              ; Lab1_task1_nios:u0|Lab1_task1_nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_sw_s1_agent_rsp_fifo|mem[1][73]                                                                     ;
; Lab1_task1_nios:u0|Lab1_task1_nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_led_s1_agent_rsp_fifo|mem[0][74]              ; Lost Fanouts              ; Lab1_task1_nios:u0|Lab1_task1_nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_led_s1_agent_rsp_fifo|mem[1][74]                                                                    ;
; Lab1_task1_nios:u0|Lab1_task1_nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_led_s1_agent_rsp_fifo|mem[0][73]              ; Lost Fanouts              ; Lab1_task1_nios:u0|Lab1_task1_nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_led_s1_agent_rsp_fifo|mem[1][73]                                                                    ;
; Lab1_task1_nios:u0|Lab1_task1_nios_pio_SW:pio_sw|readdata[31]                                                                                  ; Stuck at GND              ; Lab1_task1_nios:u0|Lab1_task1_nios_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pio_sw_s1_translator|av_readdata_pre[31]                                                       ;
;                                                                                                                                                ; due to stuck port data_in ;                                                                                                                                                                                                      ;
; Lab1_task1_nios:u0|Lab1_task1_nios_pio_SW:pio_sw|readdata[30]                                                                                  ; Stuck at GND              ; Lab1_task1_nios:u0|Lab1_task1_nios_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pio_sw_s1_translator|av_readdata_pre[30]                                                       ;
;                                                                                                                                                ; due to stuck port data_in ;                                                                                                                                                                                                      ;
; Lab1_task1_nios:u0|Lab1_task1_nios_pio_SW:pio_sw|readdata[29]                                                                                  ; Stuck at GND              ; Lab1_task1_nios:u0|Lab1_task1_nios_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pio_sw_s1_translator|av_readdata_pre[29]                                                       ;
;                                                                                                                                                ; due to stuck port data_in ;                                                                                                                                                                                                      ;
; Lab1_task1_nios:u0|Lab1_task1_nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_led_s1_agent_rsp_fifo|mem[1][90]              ; Stuck at GND              ; Lab1_task1_nios:u0|Lab1_task1_nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_led_s1_agent_rsp_fifo|mem[0][90]                                                                    ;
;                                                                                                                                                ; due to stuck port data_in ;                                                                                                                                                                                                      ;
; Lab1_task1_nios:u0|Lab1_task1_nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_sw_s1_agent_rsp_fifo|mem[1][90]               ; Stuck at GND              ; Lab1_task1_nios:u0|Lab1_task1_nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_sw_s1_agent_rsp_fifo|mem[0][90]                                                                     ;
;                                                                                                                                                ; due to stuck port data_in ;                                                                                                                                                                                                      ;
; Lab1_task1_nios:u0|Lab1_task1_nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_mem_s1_agent_rsp_fifo|mem[1][90]           ; Stuck at GND              ; Lab1_task1_nios:u0|Lab1_task1_nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_mem_s1_agent_rsp_fifo|mem[0][90]                                                                 ;
;                                                                                                                                                ; due to stuck port data_in ;                                                                                                                                                                                                      ;
; Lab1_task1_nios:u0|Lab1_task1_nios_mm_interconnect_0:mm_interconnect_0|Lab1_task1_nios_mm_interconnect_0_cmd_mux:cmd_mux|share_count_zero_flag ; Stuck at VCC              ; Lab1_task1_nios:u0|Lab1_task1_nios_mm_interconnect_0:mm_interconnect_0|Lab1_task1_nios_mm_interconnect_0_cmd_mux:cmd_mux|share_count[0]                                                              ;
;                                                                                                                                                ; due to stuck port data_in ;                                                                                                                                                                                                      ;
+------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 359   ;
; Number of registers using Synchronous Clear  ; 48    ;
; Number of registers using Synchronous Load   ; 121   ;
; Number of registers using Asynchronous Clear ; 346   ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 86    ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Inverted Register Statistics                                                                                                                                                        ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; Inverted Register                                                                                                                                                         ; Fan out ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; Lab1_task1_nios:u0|Lab1_task1_nios_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:nios2_pd_data_master_agent|hold_waitrequest                             ; 16      ;
; Lab1_task1_nios:u0|altera_reset_controller:rst_controller|r_sync_rst_chain[1]                                                                                             ; 1       ;
; Lab1_task1_nios:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer_int_chain[3]                                                                          ; 1       ;
; Lab1_task1_nios:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer_int_chain[2]                                                                          ; 4       ;
; Lab1_task1_nios:u0|altera_reset_controller:rst_controller|r_sync_rst_chain[2]                                                                                             ; 2       ;
; Lab1_task1_nios:u0|Lab1_task1_nios_nios2_PD:nios2_pd|Lab1_task1_nios_nios2_PD_cpu:cpu|i_read                                                                              ; 4       ;
; Lab1_task1_nios:u0|Lab1_task1_nios_mm_interconnect_0:mm_interconnect_0|Lab1_task1_nios_mm_interconnect_0_cmd_mux:cmd_mux|altera_merlin_arbitrator:arb|top_priority_reg[0] ; 2       ;
; Lab1_task1_nios:u0|Lab1_task1_nios_nios2_PD:nios2_pd|Lab1_task1_nios_nios2_PD_cpu:cpu|F_pc[12]                                                                            ; 1       ;
; Lab1_task1_nios:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer_int_chain[1]                                                                          ; 1       ;
; Lab1_task1_nios:u0|altera_reset_controller:rst_controller|r_sync_rst_chain[3]                                                                                             ; 1       ;
; Lab1_task1_nios:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer_int_chain[0]                                                                          ; 1       ;
; Lab1_task1_nios:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                              ; 1       ;
; Lab1_task1_nios:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]                               ; 1       ;
; Lab1_task1_nios:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]                               ; 1       ;
; Total number of inverted registers = 14                                                                                                                                   ;         ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                                                                                                                                                ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output                                                                                                                                      ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |Lab1_task1|Lab1_task1_nios:u0|Lab1_task1_nios_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pio_led_s1_translator|wait_latency_counter[1] ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |Lab1_task1|Lab1_task1_nios:u0|Lab1_task1_nios_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pio_sw_s1_translator|wait_latency_counter[0]  ;
; 3:1                ; 5 bits    ; 10 LEs        ; 10 LEs               ; 0 LEs                  ; Yes        ; |Lab1_task1|Lab1_task1_nios:u0|Lab1_task1_nios_nios2_PD:nios2_pd|Lab1_task1_nios_nios2_PD_cpu:cpu|E_src2[4]                                                     ;
; 3:1                ; 19 bits   ; 38 LEs        ; 19 LEs               ; 19 LEs                 ; Yes        ; |Lab1_task1|Lab1_task1_nios:u0|Lab1_task1_nios_nios2_PD:nios2_pd|Lab1_task1_nios_nios2_PD_cpu:cpu|E_src1[27]                                                    ;
; 3:1                ; 13 bits   ; 26 LEs        ; 26 LEs               ; 0 LEs                  ; Yes        ; |Lab1_task1|Lab1_task1_nios:u0|Lab1_task1_nios_nios2_PD:nios2_pd|Lab1_task1_nios_nios2_PD_cpu:cpu|E_src1[11]                                                    ;
; 3:1                ; 32 bits   ; 64 LEs        ; 64 LEs               ; 0 LEs                  ; Yes        ; |Lab1_task1|Lab1_task1_nios:u0|Lab1_task1_nios_nios2_PD:nios2_pd|Lab1_task1_nios_nios2_PD_cpu:cpu|E_shift_rot_result[28]                                        ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |Lab1_task1|Lab1_task1_nios:u0|Lab1_task1_nios_nios2_PD:nios2_pd|Lab1_task1_nios_nios2_PD_cpu:cpu|av_ld_byte0_data[4]                                           ;
; 3:1                ; 16 bits   ; 32 LEs        ; 32 LEs               ; 0 LEs                  ; Yes        ; |Lab1_task1|Lab1_task1_nios:u0|Lab1_task1_nios_nios2_PD:nios2_pd|Lab1_task1_nios_nios2_PD_cpu:cpu|av_ld_byte2_data[3]                                           ;
; 3:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; Yes        ; |Lab1_task1|Lab1_task1_nios:u0|Lab1_task1_nios_nios2_PD:nios2_pd|Lab1_task1_nios_nios2_PD_cpu:cpu|d_byteenable[1]                                               ;
; 3:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; Yes        ; |Lab1_task1|Lab1_task1_nios:u0|Lab1_task1_nios_nios2_PD:nios2_pd|Lab1_task1_nios_nios2_PD_cpu:cpu|d_writedata[25]                                               ;
; 4:1                ; 32 bits   ; 64 LEs        ; 64 LEs               ; 0 LEs                  ; Yes        ; |Lab1_task1|Lab1_task1_nios:u0|Lab1_task1_nios_nios2_PD:nios2_pd|Lab1_task1_nios_nios2_PD_cpu:cpu|W_alu_result[9]                                               ;
; 4:1                ; 11 bits   ; 22 LEs        ; 22 LEs               ; 0 LEs                  ; Yes        ; |Lab1_task1|Lab1_task1_nios:u0|Lab1_task1_nios_nios2_PD:nios2_pd|Lab1_task1_nios_nios2_PD_cpu:cpu|E_src2[11]                                                    ;
; 4:1                ; 15 bits   ; 30 LEs        ; 30 LEs               ; 0 LEs                  ; Yes        ; |Lab1_task1|Lab1_task1_nios:u0|Lab1_task1_nios_nios2_PD:nios2_pd|Lab1_task1_nios_nios2_PD_cpu:cpu|E_src2[28]                                                    ;
; 4:1                ; 12 bits   ; 24 LEs        ; 24 LEs               ; 0 LEs                  ; Yes        ; |Lab1_task1|Lab1_task1_nios:u0|Lab1_task1_nios_nios2_PD:nios2_pd|Lab1_task1_nios_nios2_PD_cpu:cpu|F_pc[7]                                                       ;
; 5:1                ; 2 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; Yes        ; |Lab1_task1|Lab1_task1_nios:u0|Lab1_task1_nios_nios2_PD:nios2_pd|Lab1_task1_nios_nios2_PD_cpu:cpu|d_byteenable[3]                                               ;
; 4:1                ; 32 bits   ; 64 LEs        ; 64 LEs               ; 0 LEs                  ; No         ; |Lab1_task1|Lab1_task1_nios:u0|Lab1_task1_nios_nios2_PD:nios2_pd|Lab1_task1_nios_nios2_PD_cpu:cpu|E_logic_result[25]                                            ;
; 4:1                ; 31 bits   ; 62 LEs        ; 62 LEs               ; 0 LEs                  ; No         ; |Lab1_task1|Lab1_task1_nios:u0|Lab1_task1_nios_nios2_PD:nios2_pd|Lab1_task1_nios_nios2_PD_cpu:cpu|W_rf_wr_data[14]                                              ;
; 4:1                ; 5 bits    ; 10 LEs        ; 10 LEs               ; 0 LEs                  ; No         ; |Lab1_task1|Lab1_task1_nios:u0|Lab1_task1_nios_nios2_PD:nios2_pd|Lab1_task1_nios_nios2_PD_cpu:cpu|D_dst_regnum[0]                                               ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Lab1_task1_nios:u0|Lab1_task1_nios_nios2_PD:nios2_pd|Lab1_task1_nios_nios2_PD_cpu:cpu|Lab1_task1_nios_nios2_PD_cpu_register_bank_a_module:Lab1_task1_nios_nios2_PD_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_6mc1:auto_generated ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                                                                                                       ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                                                                                                        ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Lab1_task1_nios:u0|Lab1_task1_nios_nios2_PD:nios2_pd|Lab1_task1_nios_nios2_PD_cpu:cpu|Lab1_task1_nios_nios2_PD_cpu_register_bank_b_module:Lab1_task1_nios_nios2_PD_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_6mc1:auto_generated ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                                                                                                       ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                                                                                                        ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Lab1_task1_nios:u0|Lab1_task1_nios_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_6qf1:auto_generated ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                         ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                          ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Lab1_task1_nios:u0|Lab1_task1_nios_mm_interconnect_0:mm_interconnect_0|Lab1_task1_nios_mm_interconnect_0_cmd_demux:cmd_demux ;
+-----------------+-------+------+--------------------------------------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                                                 ;
+-----------------+-------+------+--------------------------------------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                                                                ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                                                              ;
+-----------------+-------+------+--------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Lab1_task1_nios:u0|Lab1_task1_nios_mm_interconnect_0:mm_interconnect_0|Lab1_task1_nios_mm_interconnect_0_cmd_demux_001:cmd_demux_001 ;
+-----------------+-------+------+----------------------------------------------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                                                         ;
+-----------------+-------+------+----------------------------------------------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                                                                        ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                                                                      ;
+-----------------+-------+------+----------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Lab1_task1_nios:u0|Lab1_task1_nios_mm_interconnect_0:mm_interconnect_0|Lab1_task1_nios_mm_interconnect_0_rsp_demux:rsp_demux ;
+-----------------+-------+------+--------------------------------------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                                                 ;
+-----------------+-------+------+--------------------------------------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                                                                ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                                                              ;
+-----------------+-------+------+--------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Lab1_task1_nios:u0|Lab1_task1_nios_mm_interconnect_0:mm_interconnect_0|Lab1_task1_nios_mm_interconnect_0_cmd_demux_001:rsp_demux_001 ;
+-----------------+-------+------+----------------------------------------------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                                                         ;
+-----------------+-------+------+----------------------------------------------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                                                                        ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                                                                      ;
+-----------------+-------+------+----------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Lab1_task1_nios:u0|Lab1_task1_nios_mm_interconnect_0:mm_interconnect_0|Lab1_task1_nios_mm_interconnect_0_cmd_demux_001:rsp_demux_002 ;
+-----------------+-------+------+----------------------------------------------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                                                         ;
+-----------------+-------+------+----------------------------------------------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                                                                        ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                                                                      ;
+-----------------+-------+------+----------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------+
; Source assignments for Lab1_task1_nios:u0|altera_reset_controller:rst_controller ;
+-------------------+-------+------+-----------------------------------------------+
; Assignment        ; Value ; From ; To                                            ;
+-------------------+-------+------+-----------------------------------------------+
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[4]        ;
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[3]        ;
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[2]        ;
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[1]        ;
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[0]        ;
+-------------------+-------+------+-----------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Lab1_task1_nios:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1 ;
+-------------------+-------+------+------------------------------------------------------------------------------------------+
; Assignment        ; Value ; From ; To                                                                                       ;
+-------------------+-------+------+------------------------------------------------------------------------------------------+
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[1]                                                   ;
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[0]                                                   ;
+-------------------+-------+------+------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Lab1_task1_nios:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1 ;
+-------------------+-------+------+----------------------------------------------------------------------------------------------+
; Assignment        ; Value ; From ; To                                                                                           ;
+-------------------+-------+------+----------------------------------------------------------------------------------------------+
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[0]                                                       ;
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[1]                                                       ;
+-------------------+-------+------+----------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Lab1_task1_nios:u0|Lab1_task1_nios_nios2_PD:nios2_pd|Lab1_task1_nios_nios2_PD_cpu:cpu|Lab1_task1_nios_nios2_PD_cpu_register_bank_a_module:Lab1_task1_nios_nios2_PD_cpu_register_bank_a ;
+----------------+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value  ; Type                                                                                                                                                                                                      ;
+----------------+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; lpm_file       ; UNUSED ; String                                                                                                                                                                                                    ;
+----------------+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Lab1_task1_nios:u0|Lab1_task1_nios_nios2_PD:nios2_pd|Lab1_task1_nios_nios2_PD_cpu:cpu|Lab1_task1_nios_nios2_PD_cpu_register_bank_a_module:Lab1_task1_nios_nios2_PD_cpu_register_bank_a|altsyncram:the_altsyncram ;
+------------------------------------+----------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                                                                                                                                              ;
+------------------------------------+----------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                                                                                                                                                           ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                                                                                                                                                        ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                                                                                                                                                      ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                                                                                                                                                      ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                                                                                                                                                    ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                                                                                                                                                           ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                                                                                                                                                                                           ;
; WIDTH_A                            ; 32                   ; Signed Integer                                                                                                                                                                                    ;
; WIDTHAD_A                          ; 5                    ; Signed Integer                                                                                                                                                                                    ;
; NUMWORDS_A                         ; 32                   ; Signed Integer                                                                                                                                                                                    ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                                                                                                                                                           ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                                                                                                                                                           ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                                                                                                                                                           ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                                                                                                                                                           ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                                                                                                                                                           ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                                                                                                                                                           ;
; WIDTH_B                            ; 32                   ; Signed Integer                                                                                                                                                                                    ;
; WIDTHAD_B                          ; 5                    ; Signed Integer                                                                                                                                                                                    ;
; NUMWORDS_B                         ; 32                   ; Signed Integer                                                                                                                                                                                    ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                                                                                                                                                           ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                                                                                                                                                           ;
; RDCONTROL_REG_B                    ; CLOCK0               ; Untyped                                                                                                                                                                                           ;
; ADDRESS_REG_B                      ; CLOCK0               ; Untyped                                                                                                                                                                                           ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                                                                                                                                                           ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                                                                                                                                                           ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                                                                                                                                                           ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                                                                                                                           ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                                                                                                                                                           ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                                                                                                                                                           ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                                                                                                                           ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                                                                                                                                                           ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped                                                                                                                                                                                           ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                                                                                                                                                           ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                                                                                                                                                           ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                                                                                                                                                           ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                                                                                                                                                           ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                                                                                                                           ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                                                                                                                           ;
; INIT_FILE                          ; UNUSED               ; Untyped                                                                                                                                                                                           ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                                                                                                                                                           ;
; MAXIMUM_DEPTH                      ; 0                    ; Signed Integer                                                                                                                                                                                    ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                                                                                                                                                                                           ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                                                                                                                                                           ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                                                                                                                                                                           ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                                                                                                                                                           ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                                                                                                                                                           ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                                                                                                                                                           ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                                                                                                                                                           ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                                                                                                                                                           ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                                                                                                                                                           ;
; DEVICE_FAMILY                      ; Cyclone IV E         ; Untyped                                                                                                                                                                                           ;
; CBXI_PARAMETER                     ; altsyncram_6mc1      ; Untyped                                                                                                                                                                                           ;
+------------------------------------+----------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Lab1_task1_nios:u0|Lab1_task1_nios_nios2_PD:nios2_pd|Lab1_task1_nios_nios2_PD_cpu:cpu|Lab1_task1_nios_nios2_PD_cpu_register_bank_b_module:Lab1_task1_nios_nios2_PD_cpu_register_bank_b ;
+----------------+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value  ; Type                                                                                                                                                                                                      ;
+----------------+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; lpm_file       ; UNUSED ; String                                                                                                                                                                                                    ;
+----------------+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Lab1_task1_nios:u0|Lab1_task1_nios_nios2_PD:nios2_pd|Lab1_task1_nios_nios2_PD_cpu:cpu|Lab1_task1_nios_nios2_PD_cpu_register_bank_b_module:Lab1_task1_nios_nios2_PD_cpu_register_bank_b|altsyncram:the_altsyncram ;
+------------------------------------+----------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                                                                                                                                              ;
+------------------------------------+----------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                                                                                                                                                           ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                                                                                                                                                        ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                                                                                                                                                      ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                                                                                                                                                      ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                                                                                                                                                    ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                                                                                                                                                           ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                                                                                                                                                                                           ;
; WIDTH_A                            ; 32                   ; Signed Integer                                                                                                                                                                                    ;
; WIDTHAD_A                          ; 5                    ; Signed Integer                                                                                                                                                                                    ;
; NUMWORDS_A                         ; 32                   ; Signed Integer                                                                                                                                                                                    ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                                                                                                                                                           ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                                                                                                                                                           ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                                                                                                                                                           ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                                                                                                                                                           ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                                                                                                                                                           ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                                                                                                                                                           ;
; WIDTH_B                            ; 32                   ; Signed Integer                                                                                                                                                                                    ;
; WIDTHAD_B                          ; 5                    ; Signed Integer                                                                                                                                                                                    ;
; NUMWORDS_B                         ; 32                   ; Signed Integer                                                                                                                                                                                    ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                                                                                                                                                           ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                                                                                                                                                           ;
; RDCONTROL_REG_B                    ; CLOCK0               ; Untyped                                                                                                                                                                                           ;
; ADDRESS_REG_B                      ; CLOCK0               ; Untyped                                                                                                                                                                                           ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                                                                                                                                                           ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                                                                                                                                                           ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                                                                                                                                                           ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                                                                                                                           ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                                                                                                                                                           ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                                                                                                                                                           ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                                                                                                                           ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                                                                                                                                                           ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped                                                                                                                                                                                           ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                                                                                                                                                           ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                                                                                                                                                           ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                                                                                                                                                           ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                                                                                                                                                           ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                                                                                                                           ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                                                                                                                           ;
; INIT_FILE                          ; UNUSED               ; Untyped                                                                                                                                                                                           ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                                                                                                                                                           ;
; MAXIMUM_DEPTH                      ; 0                    ; Signed Integer                                                                                                                                                                                    ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                                                                                                                                                                                           ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                                                                                                                                                           ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                                                                                                                                                                           ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                                                                                                                                                           ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                                                                                                                                                           ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                                                                                                                                                           ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                                                                                                                                                           ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                                                                                                                                                           ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                                                                                                                                                           ;
; DEVICE_FAMILY                      ; Cyclone IV E         ; Untyped                                                                                                                                                                                           ;
; CBXI_PARAMETER                     ; altsyncram_6mc1      ; Untyped                                                                                                                                                                                           ;
+------------------------------------+----------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Lab1_task1_nios:u0|Lab1_task1_nios_onchip_mem:onchip_mem ;
+----------------+----------------+---------------------------------------------------------------------+
; Parameter Name ; Value          ; Type                                                                ;
+----------------+----------------+---------------------------------------------------------------------+
; INIT_FILE      ; onchip_mem.hex ; String                                                              ;
+----------------+----------------+---------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Lab1_task1_nios:u0|Lab1_task1_nios_onchip_mem:onchip_mem|altsyncram:the_altsyncram ;
+------------------------------------+----------------------+---------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                ;
+------------------------------------+----------------------+---------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                             ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                          ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                        ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                        ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                      ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                             ;
; OPERATION_MODE                     ; SINGLE_PORT          ; Untyped                                                             ;
; WIDTH_A                            ; 32                   ; Signed Integer                                                      ;
; WIDTHAD_A                          ; 12                   ; Signed Integer                                                      ;
; NUMWORDS_A                         ; 4096                 ; Signed Integer                                                      ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                             ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                             ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                             ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                             ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                             ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                             ;
; WIDTH_B                            ; 1                    ; Untyped                                                             ;
; WIDTHAD_B                          ; 1                    ; Untyped                                                             ;
; NUMWORDS_B                         ; 1                    ; Untyped                                                             ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                             ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                             ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                             ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                                             ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                             ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                             ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                             ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                             ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                             ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                             ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                             ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                             ;
; WIDTH_BYTEENA_A                    ; 4                    ; Signed Integer                                                      ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                             ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                             ;
; BYTE_SIZE                          ; 8                    ; Signed Integer                                                      ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                             ;
; READ_DURING_WRITE_MODE_PORT_A      ; DONT_CARE            ; Untyped                                                             ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                             ;
; INIT_FILE                          ; onchip_mem.hex       ; Untyped                                                             ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                             ;
; MAXIMUM_DEPTH                      ; 4096                 ; Signed Integer                                                      ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                                                             ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                             ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                                             ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                             ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                             ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                             ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                             ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                             ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                             ;
; DEVICE_FAMILY                      ; Cyclone IV E         ; Untyped                                                             ;
; CBXI_PARAMETER                     ; altsyncram_6qf1      ; Untyped                                                             ;
+------------------------------------+----------------------+---------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Lab1_task1_nios:u0|Lab1_task1_nios_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_pd_data_master_translator ;
+-----------------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name              ; Value ; Type                                                                                                                                          ;
+-----------------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                ; 16    ; Signed Integer                                                                                                                                ;
; AV_DATA_W                   ; 32    ; Signed Integer                                                                                                                                ;
; AV_BURSTCOUNT_W             ; 1     ; Signed Integer                                                                                                                                ;
; AV_BYTEENABLE_W             ; 4     ; Signed Integer                                                                                                                                ;
; UAV_ADDRESS_W               ; 16    ; Signed Integer                                                                                                                                ;
; UAV_BURSTCOUNT_W            ; 3     ; Signed Integer                                                                                                                                ;
; USE_BURSTCOUNT              ; 0     ; Signed Integer                                                                                                                                ;
; USE_BEGINBURSTTRANSFER      ; 0     ; Signed Integer                                                                                                                                ;
; USE_BEGINTRANSFER           ; 0     ; Signed Integer                                                                                                                                ;
; USE_CHIPSELECT              ; 0     ; Signed Integer                                                                                                                                ;
; USE_READ                    ; 1     ; Signed Integer                                                                                                                                ;
; USE_READDATAVALID           ; 0     ; Signed Integer                                                                                                                                ;
; USE_WRITE                   ; 1     ; Signed Integer                                                                                                                                ;
; USE_WAITREQUEST             ; 1     ; Signed Integer                                                                                                                                ;
; USE_WRITERESPONSE           ; 0     ; Signed Integer                                                                                                                                ;
; USE_READRESPONSE            ; 0     ; Signed Integer                                                                                                                                ;
; AV_REGISTERINCOMINGSIGNALS  ; 1     ; Signed Integer                                                                                                                                ;
; AV_SYMBOLS_PER_WORD         ; 4     ; Signed Integer                                                                                                                                ;
; AV_ADDRESS_SYMBOLS          ; 1     ; Signed Integer                                                                                                                                ;
; AV_CONSTANT_BURST_BEHAVIOR  ; 0     ; Signed Integer                                                                                                                                ;
; UAV_CONSTANT_BURST_BEHAVIOR ; 0     ; Signed Integer                                                                                                                                ;
; AV_BURSTCOUNT_SYMBOLS       ; 0     ; Signed Integer                                                                                                                                ;
; AV_LINEWRAPBURSTS           ; 0     ; Signed Integer                                                                                                                                ;
+-----------------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Lab1_task1_nios:u0|Lab1_task1_nios_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_pd_instruction_master_translator ;
+-----------------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name              ; Value ; Type                                                                                                                                                 ;
+-----------------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                ; 15    ; Signed Integer                                                                                                                                       ;
; AV_DATA_W                   ; 32    ; Signed Integer                                                                                                                                       ;
; AV_BURSTCOUNT_W             ; 1     ; Signed Integer                                                                                                                                       ;
; AV_BYTEENABLE_W             ; 4     ; Signed Integer                                                                                                                                       ;
; UAV_ADDRESS_W               ; 16    ; Signed Integer                                                                                                                                       ;
; UAV_BURSTCOUNT_W            ; 3     ; Signed Integer                                                                                                                                       ;
; USE_BURSTCOUNT              ; 0     ; Signed Integer                                                                                                                                       ;
; USE_BEGINBURSTTRANSFER      ; 0     ; Signed Integer                                                                                                                                       ;
; USE_BEGINTRANSFER           ; 0     ; Signed Integer                                                                                                                                       ;
; USE_CHIPSELECT              ; 0     ; Signed Integer                                                                                                                                       ;
; USE_READ                    ; 1     ; Signed Integer                                                                                                                                       ;
; USE_READDATAVALID           ; 0     ; Signed Integer                                                                                                                                       ;
; USE_WRITE                   ; 0     ; Signed Integer                                                                                                                                       ;
; USE_WAITREQUEST             ; 1     ; Signed Integer                                                                                                                                       ;
; USE_WRITERESPONSE           ; 0     ; Signed Integer                                                                                                                                       ;
; USE_READRESPONSE            ; 0     ; Signed Integer                                                                                                                                       ;
; AV_REGISTERINCOMINGSIGNALS  ; 0     ; Signed Integer                                                                                                                                       ;
; AV_SYMBOLS_PER_WORD         ; 4     ; Signed Integer                                                                                                                                       ;
; AV_ADDRESS_SYMBOLS          ; 1     ; Signed Integer                                                                                                                                       ;
; AV_CONSTANT_BURST_BEHAVIOR  ; 0     ; Signed Integer                                                                                                                                       ;
; UAV_CONSTANT_BURST_BEHAVIOR ; 0     ; Signed Integer                                                                                                                                       ;
; AV_BURSTCOUNT_SYMBOLS       ; 0     ; Signed Integer                                                                                                                                       ;
; AV_LINEWRAPBURSTS           ; 1     ; Signed Integer                                                                                                                                       ;
+-----------------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Lab1_task1_nios:u0|Lab1_task1_nios_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:onchip_mem_s1_translator ;
+--------------------------------+-------+------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                 ; Value ; Type                                                                                                                               ;
+--------------------------------+-------+------------------------------------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                   ; 12    ; Signed Integer                                                                                                                     ;
; AV_DATA_W                      ; 32    ; Signed Integer                                                                                                                     ;
; AV_BURSTCOUNT_W                ; 1     ; Signed Integer                                                                                                                     ;
; AV_BYTEENABLE_W                ; 4     ; Signed Integer                                                                                                                     ;
; UAV_BYTEENABLE_W               ; 4     ; Signed Integer                                                                                                                     ;
; AV_READLATENCY                 ; 1     ; Signed Integer                                                                                                                     ;
; AV_READ_WAIT_CYCLES            ; 0     ; Signed Integer                                                                                                                     ;
; AV_WRITE_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                                     ;
; AV_SETUP_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                                     ;
; AV_DATA_HOLD_CYCLES            ; 0     ; Signed Integer                                                                                                                     ;
; USE_READDATAVALID              ; 0     ; Signed Integer                                                                                                                     ;
; USE_WAITREQUEST                ; 0     ; Signed Integer                                                                                                                     ;
; USE_READRESPONSE               ; 0     ; Signed Integer                                                                                                                     ;
; USE_WRITERESPONSE              ; 0     ; Signed Integer                                                                                                                     ;
; AV_SYMBOLS_PER_WORD            ; 4     ; Signed Integer                                                                                                                     ;
; AV_ADDRESS_SYMBOLS             ; 0     ; Signed Integer                                                                                                                     ;
; AV_BURSTCOUNT_SYMBOLS          ; 0     ; Signed Integer                                                                                                                     ;
; BITS_PER_WORD                  ; 2     ; Signed Integer                                                                                                                     ;
; UAV_ADDRESS_W                  ; 16    ; Signed Integer                                                                                                                     ;
; UAV_BURSTCOUNT_W               ; 3     ; Signed Integer                                                                                                                     ;
; UAV_DATA_W                     ; 32    ; Signed Integer                                                                                                                     ;
; AV_CONSTANT_BURST_BEHAVIOR     ; 0     ; Signed Integer                                                                                                                     ;
; UAV_CONSTANT_BURST_BEHAVIOR    ; 0     ; Signed Integer                                                                                                                     ;
; CHIPSELECT_THROUGH_READLATENCY ; 0     ; Signed Integer                                                                                                                     ;
; USE_UAV_CLKEN                  ; 0     ; Signed Integer                                                                                                                     ;
; AV_REQUIRE_UNALIGNED_ADDRESSES ; 0     ; Signed Integer                                                                                                                     ;
+--------------------------------+-------+------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Lab1_task1_nios:u0|Lab1_task1_nios_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pio_led_s1_translator ;
+--------------------------------+-------+---------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                 ; Value ; Type                                                                                                                            ;
+--------------------------------+-------+---------------------------------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                   ; 2     ; Signed Integer                                                                                                                  ;
; AV_DATA_W                      ; 32    ; Signed Integer                                                                                                                  ;
; AV_BURSTCOUNT_W                ; 1     ; Signed Integer                                                                                                                  ;
; AV_BYTEENABLE_W                ; 1     ; Signed Integer                                                                                                                  ;
; UAV_BYTEENABLE_W               ; 4     ; Signed Integer                                                                                                                  ;
; AV_READLATENCY                 ; 0     ; Signed Integer                                                                                                                  ;
; AV_READ_WAIT_CYCLES            ; 1     ; Signed Integer                                                                                                                  ;
; AV_WRITE_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                                  ;
; AV_SETUP_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                                  ;
; AV_DATA_HOLD_CYCLES            ; 0     ; Signed Integer                                                                                                                  ;
; USE_READDATAVALID              ; 0     ; Signed Integer                                                                                                                  ;
; USE_WAITREQUEST                ; 0     ; Signed Integer                                                                                                                  ;
; USE_READRESPONSE               ; 0     ; Signed Integer                                                                                                                  ;
; USE_WRITERESPONSE              ; 0     ; Signed Integer                                                                                                                  ;
; AV_SYMBOLS_PER_WORD            ; 4     ; Signed Integer                                                                                                                  ;
; AV_ADDRESS_SYMBOLS             ; 0     ; Signed Integer                                                                                                                  ;
; AV_BURSTCOUNT_SYMBOLS          ; 0     ; Signed Integer                                                                                                                  ;
; BITS_PER_WORD                  ; 2     ; Signed Integer                                                                                                                  ;
; UAV_ADDRESS_W                  ; 16    ; Signed Integer                                                                                                                  ;
; UAV_BURSTCOUNT_W               ; 3     ; Signed Integer                                                                                                                  ;
; UAV_DATA_W                     ; 32    ; Signed Integer                                                                                                                  ;
; AV_CONSTANT_BURST_BEHAVIOR     ; 0     ; Signed Integer                                                                                                                  ;
; UAV_CONSTANT_BURST_BEHAVIOR    ; 0     ; Signed Integer                                                                                                                  ;
; CHIPSELECT_THROUGH_READLATENCY ; 0     ; Signed Integer                                                                                                                  ;
; USE_UAV_CLKEN                  ; 0     ; Signed Integer                                                                                                                  ;
; AV_REQUIRE_UNALIGNED_ADDRESSES ; 0     ; Signed Integer                                                                                                                  ;
+--------------------------------+-------+---------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Lab1_task1_nios:u0|Lab1_task1_nios_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pio_sw_s1_translator ;
+--------------------------------+-------+--------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                 ; Value ; Type                                                                                                                           ;
+--------------------------------+-------+--------------------------------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                   ; 2     ; Signed Integer                                                                                                                 ;
; AV_DATA_W                      ; 32    ; Signed Integer                                                                                                                 ;
; AV_BURSTCOUNT_W                ; 1     ; Signed Integer                                                                                                                 ;
; AV_BYTEENABLE_W                ; 1     ; Signed Integer                                                                                                                 ;
; UAV_BYTEENABLE_W               ; 4     ; Signed Integer                                                                                                                 ;
; AV_READLATENCY                 ; 0     ; Signed Integer                                                                                                                 ;
; AV_READ_WAIT_CYCLES            ; 1     ; Signed Integer                                                                                                                 ;
; AV_WRITE_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                                 ;
; AV_SETUP_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                                 ;
; AV_DATA_HOLD_CYCLES            ; 0     ; Signed Integer                                                                                                                 ;
; USE_READDATAVALID              ; 0     ; Signed Integer                                                                                                                 ;
; USE_WAITREQUEST                ; 0     ; Signed Integer                                                                                                                 ;
; USE_READRESPONSE               ; 0     ; Signed Integer                                                                                                                 ;
; USE_WRITERESPONSE              ; 0     ; Signed Integer                                                                                                                 ;
; AV_SYMBOLS_PER_WORD            ; 4     ; Signed Integer                                                                                                                 ;
; AV_ADDRESS_SYMBOLS             ; 0     ; Signed Integer                                                                                                                 ;
; AV_BURSTCOUNT_SYMBOLS          ; 0     ; Signed Integer                                                                                                                 ;
; BITS_PER_WORD                  ; 2     ; Signed Integer                                                                                                                 ;
; UAV_ADDRESS_W                  ; 16    ; Signed Integer                                                                                                                 ;
; UAV_BURSTCOUNT_W               ; 3     ; Signed Integer                                                                                                                 ;
; UAV_DATA_W                     ; 32    ; Signed Integer                                                                                                                 ;
; AV_CONSTANT_BURST_BEHAVIOR     ; 0     ; Signed Integer                                                                                                                 ;
; UAV_CONSTANT_BURST_BEHAVIOR    ; 0     ; Signed Integer                                                                                                                 ;
; CHIPSELECT_THROUGH_READLATENCY ; 0     ; Signed Integer                                                                                                                 ;
; USE_UAV_CLKEN                  ; 0     ; Signed Integer                                                                                                                 ;
; AV_REQUIRE_UNALIGNED_ADDRESSES ; 0     ; Signed Integer                                                                                                                 ;
+--------------------------------+-------+--------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Lab1_task1_nios:u0|Lab1_task1_nios_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:nios2_pd_data_master_agent ;
+---------------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                                                  ;
+---------------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------+
; PKT_QOS_H                 ; 72    ; Signed Integer                                                                                                                        ;
; PKT_QOS_L                 ; 72    ; Signed Integer                                                                                                                        ;
; PKT_DATA_SIDEBAND_H       ; 70    ; Signed Integer                                                                                                                        ;
; PKT_DATA_SIDEBAND_L       ; 70    ; Signed Integer                                                                                                                        ;
; PKT_ADDR_SIDEBAND_H       ; 69    ; Signed Integer                                                                                                                        ;
; PKT_ADDR_SIDEBAND_L       ; 69    ; Signed Integer                                                                                                                        ;
; PKT_CACHE_H               ; 84    ; Signed Integer                                                                                                                        ;
; PKT_CACHE_L               ; 81    ; Signed Integer                                                                                                                        ;
; PKT_THREAD_ID_H           ; 77    ; Signed Integer                                                                                                                        ;
; PKT_THREAD_ID_L           ; 77    ; Signed Integer                                                                                                                        ;
; PKT_BEGIN_BURST           ; 71    ; Signed Integer                                                                                                                        ;
; PKT_PROTECTION_H          ; 80    ; Signed Integer                                                                                                                        ;
; PKT_PROTECTION_L          ; 78    ; Signed Integer                                                                                                                        ;
; PKT_BURSTWRAP_H           ; 63    ; Signed Integer                                                                                                                        ;
; PKT_BURSTWRAP_L           ; 61    ; Signed Integer                                                                                                                        ;
; PKT_BYTE_CNT_H            ; 60    ; Signed Integer                                                                                                                        ;
; PKT_BYTE_CNT_L            ; 58    ; Signed Integer                                                                                                                        ;
; PKT_ADDR_H                ; 51    ; Signed Integer                                                                                                                        ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                                                        ;
; PKT_BURST_SIZE_H          ; 66    ; Signed Integer                                                                                                                        ;
; PKT_BURST_SIZE_L          ; 64    ; Signed Integer                                                                                                                        ;
; PKT_BURST_TYPE_H          ; 68    ; Signed Integer                                                                                                                        ;
; PKT_BURST_TYPE_L          ; 67    ; Signed Integer                                                                                                                        ;
; PKT_TRANS_EXCLUSIVE       ; 57    ; Signed Integer                                                                                                                        ;
; PKT_TRANS_LOCK            ; 56    ; Signed Integer                                                                                                                        ;
; PKT_TRANS_COMPRESSED_READ ; 52    ; Signed Integer                                                                                                                        ;
; PKT_TRANS_POSTED          ; 53    ; Signed Integer                                                                                                                        ;
; PKT_TRANS_WRITE           ; 54    ; Signed Integer                                                                                                                        ;
; PKT_TRANS_READ            ; 55    ; Signed Integer                                                                                                                        ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                                                        ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                                                        ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                                        ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                                        ;
; PKT_SRC_ID_H              ; 74    ; Signed Integer                                                                                                                        ;
; PKT_SRC_ID_L              ; 73    ; Signed Integer                                                                                                                        ;
; PKT_DEST_ID_H             ; 76    ; Signed Integer                                                                                                                        ;
; PKT_DEST_ID_L             ; 75    ; Signed Integer                                                                                                                        ;
; PKT_RESPONSE_STATUS_L     ; 85    ; Signed Integer                                                                                                                        ;
; PKT_RESPONSE_STATUS_H     ; 86    ; Signed Integer                                                                                                                        ;
; PKT_ORI_BURST_SIZE_L      ; 87    ; Signed Integer                                                                                                                        ;
; PKT_ORI_BURST_SIZE_H      ; 89    ; Signed Integer                                                                                                                        ;
; ST_DATA_W                 ; 90    ; Signed Integer                                                                                                                        ;
; ST_CHANNEL_W              ; 3     ; Signed Integer                                                                                                                        ;
; AV_BURSTCOUNT_W           ; 3     ; Signed Integer                                                                                                                        ;
; ID                        ; 0     ; Signed Integer                                                                                                                        ;
; SUPPRESS_0_BYTEEN_RSP     ; 0     ; Signed Integer                                                                                                                        ;
; BURSTWRAP_VALUE           ; 7     ; Signed Integer                                                                                                                        ;
; CACHE_VALUE               ; 0     ; Signed Integer                                                                                                                        ;
; SECURE_ACCESS_BIT         ; 1     ; Signed Integer                                                                                                                        ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                                                        ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                                                        ;
; PKT_BURSTWRAP_W           ; 3     ; Signed Integer                                                                                                                        ;
; PKT_BYTE_CNT_W            ; 3     ; Signed Integer                                                                                                                        ;
; PKT_PROTECTION_W          ; 3     ; Signed Integer                                                                                                                        ;
; PKT_ADDR_W                ; 16    ; Signed Integer                                                                                                                        ;
; PKT_DATA_W                ; 32    ; Signed Integer                                                                                                                        ;
; PKT_BYTEEN_W              ; 4     ; Signed Integer                                                                                                                        ;
; PKT_SRC_ID_W              ; 2     ; Signed Integer                                                                                                                        ;
; PKT_DEST_ID_W             ; 2     ; Signed Integer                                                                                                                        ;
; PKT_BURST_SIZE_W          ; 3     ; Signed Integer                                                                                                                        ;
+---------------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Lab1_task1_nios:u0|Lab1_task1_nios_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:nios2_pd_instruction_master_agent ;
+---------------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                                                         ;
+---------------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------+
; PKT_QOS_H                 ; 72    ; Signed Integer                                                                                                                               ;
; PKT_QOS_L                 ; 72    ; Signed Integer                                                                                                                               ;
; PKT_DATA_SIDEBAND_H       ; 70    ; Signed Integer                                                                                                                               ;
; PKT_DATA_SIDEBAND_L       ; 70    ; Signed Integer                                                                                                                               ;
; PKT_ADDR_SIDEBAND_H       ; 69    ; Signed Integer                                                                                                                               ;
; PKT_ADDR_SIDEBAND_L       ; 69    ; Signed Integer                                                                                                                               ;
; PKT_CACHE_H               ; 84    ; Signed Integer                                                                                                                               ;
; PKT_CACHE_L               ; 81    ; Signed Integer                                                                                                                               ;
; PKT_THREAD_ID_H           ; 77    ; Signed Integer                                                                                                                               ;
; PKT_THREAD_ID_L           ; 77    ; Signed Integer                                                                                                                               ;
; PKT_BEGIN_BURST           ; 71    ; Signed Integer                                                                                                                               ;
; PKT_PROTECTION_H          ; 80    ; Signed Integer                                                                                                                               ;
; PKT_PROTECTION_L          ; 78    ; Signed Integer                                                                                                                               ;
; PKT_BURSTWRAP_H           ; 63    ; Signed Integer                                                                                                                               ;
; PKT_BURSTWRAP_L           ; 61    ; Signed Integer                                                                                                                               ;
; PKT_BYTE_CNT_H            ; 60    ; Signed Integer                                                                                                                               ;
; PKT_BYTE_CNT_L            ; 58    ; Signed Integer                                                                                                                               ;
; PKT_ADDR_H                ; 51    ; Signed Integer                                                                                                                               ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                                                               ;
; PKT_BURST_SIZE_H          ; 66    ; Signed Integer                                                                                                                               ;
; PKT_BURST_SIZE_L          ; 64    ; Signed Integer                                                                                                                               ;
; PKT_BURST_TYPE_H          ; 68    ; Signed Integer                                                                                                                               ;
; PKT_BURST_TYPE_L          ; 67    ; Signed Integer                                                                                                                               ;
; PKT_TRANS_EXCLUSIVE       ; 57    ; Signed Integer                                                                                                                               ;
; PKT_TRANS_LOCK            ; 56    ; Signed Integer                                                                                                                               ;
; PKT_TRANS_COMPRESSED_READ ; 52    ; Signed Integer                                                                                                                               ;
; PKT_TRANS_POSTED          ; 53    ; Signed Integer                                                                                                                               ;
; PKT_TRANS_WRITE           ; 54    ; Signed Integer                                                                                                                               ;
; PKT_TRANS_READ            ; 55    ; Signed Integer                                                                                                                               ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                                                               ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                                                               ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                                               ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                                               ;
; PKT_SRC_ID_H              ; 74    ; Signed Integer                                                                                                                               ;
; PKT_SRC_ID_L              ; 73    ; Signed Integer                                                                                                                               ;
; PKT_DEST_ID_H             ; 76    ; Signed Integer                                                                                                                               ;
; PKT_DEST_ID_L             ; 75    ; Signed Integer                                                                                                                               ;
; PKT_RESPONSE_STATUS_L     ; 85    ; Signed Integer                                                                                                                               ;
; PKT_RESPONSE_STATUS_H     ; 86    ; Signed Integer                                                                                                                               ;
; PKT_ORI_BURST_SIZE_L      ; 87    ; Signed Integer                                                                                                                               ;
; PKT_ORI_BURST_SIZE_H      ; 89    ; Signed Integer                                                                                                                               ;
; ST_DATA_W                 ; 90    ; Signed Integer                                                                                                                               ;
; ST_CHANNEL_W              ; 3     ; Signed Integer                                                                                                                               ;
; AV_BURSTCOUNT_W           ; 3     ; Signed Integer                                                                                                                               ;
; ID                        ; 1     ; Signed Integer                                                                                                                               ;
; SUPPRESS_0_BYTEEN_RSP     ; 0     ; Signed Integer                                                                                                                               ;
; BURSTWRAP_VALUE           ; 3     ; Signed Integer                                                                                                                               ;
; CACHE_VALUE               ; 0     ; Signed Integer                                                                                                                               ;
; SECURE_ACCESS_BIT         ; 1     ; Signed Integer                                                                                                                               ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                                                               ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                                                               ;
; PKT_BURSTWRAP_W           ; 3     ; Signed Integer                                                                                                                               ;
; PKT_BYTE_CNT_W            ; 3     ; Signed Integer                                                                                                                               ;
; PKT_PROTECTION_W          ; 3     ; Signed Integer                                                                                                                               ;
; PKT_ADDR_W                ; 16    ; Signed Integer                                                                                                                               ;
; PKT_DATA_W                ; 32    ; Signed Integer                                                                                                                               ;
; PKT_BYTEEN_W              ; 4     ; Signed Integer                                                                                                                               ;
; PKT_SRC_ID_W              ; 2     ; Signed Integer                                                                                                                               ;
; PKT_DEST_ID_W             ; 2     ; Signed Integer                                                                                                                               ;
; PKT_BURST_SIZE_W          ; 3     ; Signed Integer                                                                                                                               ;
+---------------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Lab1_task1_nios:u0|Lab1_task1_nios_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:onchip_mem_s1_agent ;
+---------------------------+-------+-------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                                          ;
+---------------------------+-------+-------------------------------------------------------------------------------------------------------------------------------+
; PKT_BEGIN_BURST           ; 71    ; Signed Integer                                                                                                                ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                                                ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                                                ;
; PKT_SYMBOL_W              ; 8     ; Signed Integer                                                                                                                ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                                ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                                ;
; PKT_ADDR_H                ; 51    ; Signed Integer                                                                                                                ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                                                ;
; PKT_TRANS_LOCK            ; 56    ; Signed Integer                                                                                                                ;
; PKT_TRANS_COMPRESSED_READ ; 52    ; Signed Integer                                                                                                                ;
; PKT_TRANS_POSTED          ; 53    ; Signed Integer                                                                                                                ;
; PKT_TRANS_WRITE           ; 54    ; Signed Integer                                                                                                                ;
; PKT_TRANS_READ            ; 55    ; Signed Integer                                                                                                                ;
; PKT_SRC_ID_H              ; 74    ; Signed Integer                                                                                                                ;
; PKT_SRC_ID_L              ; 73    ; Signed Integer                                                                                                                ;
; PKT_DEST_ID_H             ; 76    ; Signed Integer                                                                                                                ;
; PKT_DEST_ID_L             ; 75    ; Signed Integer                                                                                                                ;
; PKT_BURSTWRAP_H           ; 63    ; Signed Integer                                                                                                                ;
; PKT_BURSTWRAP_L           ; 61    ; Signed Integer                                                                                                                ;
; PKT_BYTE_CNT_H            ; 60    ; Signed Integer                                                                                                                ;
; PKT_BYTE_CNT_L            ; 58    ; Signed Integer                                                                                                                ;
; PKT_PROTECTION_H          ; 80    ; Signed Integer                                                                                                                ;
; PKT_PROTECTION_L          ; 78    ; Signed Integer                                                                                                                ;
; PKT_RESPONSE_STATUS_H     ; 86    ; Signed Integer                                                                                                                ;
; PKT_RESPONSE_STATUS_L     ; 85    ; Signed Integer                                                                                                                ;
; PKT_BURST_SIZE_H          ; 66    ; Signed Integer                                                                                                                ;
; PKT_BURST_SIZE_L          ; 64    ; Signed Integer                                                                                                                ;
; PKT_ORI_BURST_SIZE_L      ; 87    ; Signed Integer                                                                                                                ;
; PKT_ORI_BURST_SIZE_H      ; 89    ; Signed Integer                                                                                                                ;
; ST_DATA_W                 ; 90    ; Signed Integer                                                                                                                ;
; ST_CHANNEL_W              ; 3     ; Signed Integer                                                                                                                ;
; ADDR_W                    ; 16    ; Signed Integer                                                                                                                ;
; AVS_DATA_W                ; 32    ; Signed Integer                                                                                                                ;
; AVS_BURSTCOUNT_W          ; 3     ; Signed Integer                                                                                                                ;
; PKT_SYMBOLS               ; 4     ; Signed Integer                                                                                                                ;
; PREVENT_FIFO_OVERFLOW     ; 1     ; Signed Integer                                                                                                                ;
; SUPPRESS_0_BYTEEN_CMD     ; 0     ; Signed Integer                                                                                                                ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                                                ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                                                ;
; AVS_BE_W                  ; 4     ; Signed Integer                                                                                                                ;
; BURST_SIZE_W              ; 3     ; Signed Integer                                                                                                                ;
; FIFO_DATA_W               ; 91    ; Signed Integer                                                                                                                ;
; ECC_ENABLE                ; 0     ; Signed Integer                                                                                                                ;
+---------------------------+-------+-------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Lab1_task1_nios:u0|Lab1_task1_nios_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:onchip_mem_s1_agent|altera_merlin_burst_uncompressor:uncompressor ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                   ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W         ; 16    ; Signed Integer                                                                                                                                                                         ;
; BURSTWRAP_W    ; 3     ; Signed Integer                                                                                                                                                                         ;
; BYTE_CNT_W     ; 3     ; Signed Integer                                                                                                                                                                         ;
; PKT_SYMBOLS    ; 4     ; Signed Integer                                                                                                                                                                         ;
; BURST_SIZE_W   ; 3     ; Signed Integer                                                                                                                                                                         ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Lab1_task1_nios:u0|Lab1_task1_nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_mem_s1_agent_rsp_fifo ;
+---------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                                     ;
+---------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                                           ;
; BITS_PER_SYMBOL     ; 91    ; Signed Integer                                                                                                                           ;
; FIFO_DEPTH          ; 2     ; Signed Integer                                                                                                                           ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                                                           ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                                                           ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                                                           ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                                                           ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                                                           ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                                                           ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                                                           ;
; EMPTY_LATENCY       ; 1     ; Signed Integer                                                                                                                           ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                                                           ;
; DATA_WIDTH          ; 91    ; Signed Integer                                                                                                                           ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                                           ;
+---------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Lab1_task1_nios:u0|Lab1_task1_nios_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:pio_led_s1_agent ;
+---------------------------+-------+----------------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                                       ;
+---------------------------+-------+----------------------------------------------------------------------------------------------------------------------------+
; PKT_BEGIN_BURST           ; 71    ; Signed Integer                                                                                                             ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                                             ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                                             ;
; PKT_SYMBOL_W              ; 8     ; Signed Integer                                                                                                             ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                             ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                             ;
; PKT_ADDR_H                ; 51    ; Signed Integer                                                                                                             ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                                             ;
; PKT_TRANS_LOCK            ; 56    ; Signed Integer                                                                                                             ;
; PKT_TRANS_COMPRESSED_READ ; 52    ; Signed Integer                                                                                                             ;
; PKT_TRANS_POSTED          ; 53    ; Signed Integer                                                                                                             ;
; PKT_TRANS_WRITE           ; 54    ; Signed Integer                                                                                                             ;
; PKT_TRANS_READ            ; 55    ; Signed Integer                                                                                                             ;
; PKT_SRC_ID_H              ; 74    ; Signed Integer                                                                                                             ;
; PKT_SRC_ID_L              ; 73    ; Signed Integer                                                                                                             ;
; PKT_DEST_ID_H             ; 76    ; Signed Integer                                                                                                             ;
; PKT_DEST_ID_L             ; 75    ; Signed Integer                                                                                                             ;
; PKT_BURSTWRAP_H           ; 63    ; Signed Integer                                                                                                             ;
; PKT_BURSTWRAP_L           ; 61    ; Signed Integer                                                                                                             ;
; PKT_BYTE_CNT_H            ; 60    ; Signed Integer                                                                                                             ;
; PKT_BYTE_CNT_L            ; 58    ; Signed Integer                                                                                                             ;
; PKT_PROTECTION_H          ; 80    ; Signed Integer                                                                                                             ;
; PKT_PROTECTION_L          ; 78    ; Signed Integer                                                                                                             ;
; PKT_RESPONSE_STATUS_H     ; 86    ; Signed Integer                                                                                                             ;
; PKT_RESPONSE_STATUS_L     ; 85    ; Signed Integer                                                                                                             ;
; PKT_BURST_SIZE_H          ; 66    ; Signed Integer                                                                                                             ;
; PKT_BURST_SIZE_L          ; 64    ; Signed Integer                                                                                                             ;
; PKT_ORI_BURST_SIZE_L      ; 87    ; Signed Integer                                                                                                             ;
; PKT_ORI_BURST_SIZE_H      ; 89    ; Signed Integer                                                                                                             ;
; ST_DATA_W                 ; 90    ; Signed Integer                                                                                                             ;
; ST_CHANNEL_W              ; 3     ; Signed Integer                                                                                                             ;
; ADDR_W                    ; 16    ; Signed Integer                                                                                                             ;
; AVS_DATA_W                ; 32    ; Signed Integer                                                                                                             ;
; AVS_BURSTCOUNT_W          ; 3     ; Signed Integer                                                                                                             ;
; PKT_SYMBOLS               ; 4     ; Signed Integer                                                                                                             ;
; PREVENT_FIFO_OVERFLOW     ; 1     ; Signed Integer                                                                                                             ;
; SUPPRESS_0_BYTEEN_CMD     ; 0     ; Signed Integer                                                                                                             ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                                             ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                                             ;
; AVS_BE_W                  ; 4     ; Signed Integer                                                                                                             ;
; BURST_SIZE_W              ; 3     ; Signed Integer                                                                                                             ;
; FIFO_DATA_W               ; 91    ; Signed Integer                                                                                                             ;
; ECC_ENABLE                ; 0     ; Signed Integer                                                                                                             ;
+---------------------------+-------+----------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Lab1_task1_nios:u0|Lab1_task1_nios_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:pio_led_s1_agent|altera_merlin_burst_uncompressor:uncompressor ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W         ; 16    ; Signed Integer                                                                                                                                                                      ;
; BURSTWRAP_W    ; 3     ; Signed Integer                                                                                                                                                                      ;
; BYTE_CNT_W     ; 3     ; Signed Integer                                                                                                                                                                      ;
; PKT_SYMBOLS    ; 4     ; Signed Integer                                                                                                                                                                      ;
; BURST_SIZE_W   ; 3     ; Signed Integer                                                                                                                                                                      ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Lab1_task1_nios:u0|Lab1_task1_nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_led_s1_agent_rsp_fifo ;
+---------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                                  ;
+---------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                                        ;
; BITS_PER_SYMBOL     ; 91    ; Signed Integer                                                                                                                        ;
; FIFO_DEPTH          ; 2     ; Signed Integer                                                                                                                        ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                                                        ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                                                        ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                                                        ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                                                        ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                                                        ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                                                        ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                                                        ;
; EMPTY_LATENCY       ; 1     ; Signed Integer                                                                                                                        ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                                                        ;
; DATA_WIDTH          ; 91    ; Signed Integer                                                                                                                        ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                                        ;
+---------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Lab1_task1_nios:u0|Lab1_task1_nios_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:pio_sw_s1_agent ;
+---------------------------+-------+---------------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                                      ;
+---------------------------+-------+---------------------------------------------------------------------------------------------------------------------------+
; PKT_BEGIN_BURST           ; 71    ; Signed Integer                                                                                                            ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                                            ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                                            ;
; PKT_SYMBOL_W              ; 8     ; Signed Integer                                                                                                            ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                            ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                            ;
; PKT_ADDR_H                ; 51    ; Signed Integer                                                                                                            ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                                            ;
; PKT_TRANS_LOCK            ; 56    ; Signed Integer                                                                                                            ;
; PKT_TRANS_COMPRESSED_READ ; 52    ; Signed Integer                                                                                                            ;
; PKT_TRANS_POSTED          ; 53    ; Signed Integer                                                                                                            ;
; PKT_TRANS_WRITE           ; 54    ; Signed Integer                                                                                                            ;
; PKT_TRANS_READ            ; 55    ; Signed Integer                                                                                                            ;
; PKT_SRC_ID_H              ; 74    ; Signed Integer                                                                                                            ;
; PKT_SRC_ID_L              ; 73    ; Signed Integer                                                                                                            ;
; PKT_DEST_ID_H             ; 76    ; Signed Integer                                                                                                            ;
; PKT_DEST_ID_L             ; 75    ; Signed Integer                                                                                                            ;
; PKT_BURSTWRAP_H           ; 63    ; Signed Integer                                                                                                            ;
; PKT_BURSTWRAP_L           ; 61    ; Signed Integer                                                                                                            ;
; PKT_BYTE_CNT_H            ; 60    ; Signed Integer                                                                                                            ;
; PKT_BYTE_CNT_L            ; 58    ; Signed Integer                                                                                                            ;
; PKT_PROTECTION_H          ; 80    ; Signed Integer                                                                                                            ;
; PKT_PROTECTION_L          ; 78    ; Signed Integer                                                                                                            ;
; PKT_RESPONSE_STATUS_H     ; 86    ; Signed Integer                                                                                                            ;
; PKT_RESPONSE_STATUS_L     ; 85    ; Signed Integer                                                                                                            ;
; PKT_BURST_SIZE_H          ; 66    ; Signed Integer                                                                                                            ;
; PKT_BURST_SIZE_L          ; 64    ; Signed Integer                                                                                                            ;
; PKT_ORI_BURST_SIZE_L      ; 87    ; Signed Integer                                                                                                            ;
; PKT_ORI_BURST_SIZE_H      ; 89    ; Signed Integer                                                                                                            ;
; ST_DATA_W                 ; 90    ; Signed Integer                                                                                                            ;
; ST_CHANNEL_W              ; 3     ; Signed Integer                                                                                                            ;
; ADDR_W                    ; 16    ; Signed Integer                                                                                                            ;
; AVS_DATA_W                ; 32    ; Signed Integer                                                                                                            ;
; AVS_BURSTCOUNT_W          ; 3     ; Signed Integer                                                                                                            ;
; PKT_SYMBOLS               ; 4     ; Signed Integer                                                                                                            ;
; PREVENT_FIFO_OVERFLOW     ; 1     ; Signed Integer                                                                                                            ;
; SUPPRESS_0_BYTEEN_CMD     ; 0     ; Signed Integer                                                                                                            ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                                            ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                                            ;
; AVS_BE_W                  ; 4     ; Signed Integer                                                                                                            ;
; BURST_SIZE_W              ; 3     ; Signed Integer                                                                                                            ;
; FIFO_DATA_W               ; 91    ; Signed Integer                                                                                                            ;
; ECC_ENABLE                ; 0     ; Signed Integer                                                                                                            ;
+---------------------------+-------+---------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Lab1_task1_nios:u0|Lab1_task1_nios_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:pio_sw_s1_agent|altera_merlin_burst_uncompressor:uncompressor ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                               ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W         ; 16    ; Signed Integer                                                                                                                                                                     ;
; BURSTWRAP_W    ; 3     ; Signed Integer                                                                                                                                                                     ;
; BYTE_CNT_W     ; 3     ; Signed Integer                                                                                                                                                                     ;
; PKT_SYMBOLS    ; 4     ; Signed Integer                                                                                                                                                                     ;
; BURST_SIZE_W   ; 3     ; Signed Integer                                                                                                                                                                     ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Lab1_task1_nios:u0|Lab1_task1_nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_sw_s1_agent_rsp_fifo ;
+---------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                                 ;
+---------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                                       ;
; BITS_PER_SYMBOL     ; 91    ; Signed Integer                                                                                                                       ;
; FIFO_DEPTH          ; 2     ; Signed Integer                                                                                                                       ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                                                       ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                                                       ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                                                       ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                                                       ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                                                       ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                                                       ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                                                       ;
; EMPTY_LATENCY       ; 1     ; Signed Integer                                                                                                                       ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                                                       ;
; DATA_WIDTH          ; 91    ; Signed Integer                                                                                                                       ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                                       ;
+---------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Lab1_task1_nios:u0|Lab1_task1_nios_mm_interconnect_0:mm_interconnect_0|Lab1_task1_nios_mm_interconnect_0_router:router|Lab1_task1_nios_mm_interconnect_0_router_default_decode:the_default_decode ;
+--------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                                                              ;
+--------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 0     ; Signed Integer                                                                                                                                                                                                    ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                                    ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                                    ;
; DEFAULT_DESTID     ; 0     ; Signed Integer                                                                                                                                                                                                    ;
+--------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Lab1_task1_nios:u0|Lab1_task1_nios_mm_interconnect_0:mm_interconnect_0|Lab1_task1_nios_mm_interconnect_0_router_001:router_001|Lab1_task1_nios_mm_interconnect_0_router_001_default_decode:the_default_decode ;
+--------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                                                                          ;
+--------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 0     ; Signed Integer                                                                                                                                                                                                                ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                                                ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                                                ;
; DEFAULT_DESTID     ; 0     ; Signed Integer                                                                                                                                                                                                                ;
+--------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Lab1_task1_nios:u0|Lab1_task1_nios_mm_interconnect_0:mm_interconnect_0|Lab1_task1_nios_mm_interconnect_0_router_002:router_002|Lab1_task1_nios_mm_interconnect_0_router_002_default_decode:the_default_decode ;
+--------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                                                                          ;
+--------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 0     ; Signed Integer                                                                                                                                                                                                                ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                                                ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                                                ;
; DEFAULT_DESTID     ; 0     ; Signed Integer                                                                                                                                                                                                                ;
+--------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Lab1_task1_nios:u0|Lab1_task1_nios_mm_interconnect_0:mm_interconnect_0|Lab1_task1_nios_mm_interconnect_0_router_003:router_003|Lab1_task1_nios_mm_interconnect_0_router_003_default_decode:the_default_decode ;
+--------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                                                                          ;
+--------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 0     ; Signed Integer                                                                                                                                                                                                                ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                                                ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                                                ;
; DEFAULT_DESTID     ; 0     ; Signed Integer                                                                                                                                                                                                                ;
+--------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Lab1_task1_nios:u0|Lab1_task1_nios_mm_interconnect_0:mm_interconnect_0|Lab1_task1_nios_mm_interconnect_0_router_003:router_004|Lab1_task1_nios_mm_interconnect_0_router_003_default_decode:the_default_decode ;
+--------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                                                                          ;
+--------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 0     ; Signed Integer                                                                                                                                                                                                                ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                                                ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                                                ;
; DEFAULT_DESTID     ; 0     ; Signed Integer                                                                                                                                                                                                                ;
+--------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Lab1_task1_nios:u0|Lab1_task1_nios_mm_interconnect_0:mm_interconnect_0|Lab1_task1_nios_mm_interconnect_0_cmd_mux:cmd_mux|altera_merlin_arbitrator:arb ;
+----------------+-------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value       ; Type                                                                                                                                                                ;
+----------------+-------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; NUM_REQUESTERS ; 2           ; Signed Integer                                                                                                                                                      ;
; SCHEME         ; round-robin ; String                                                                                                                                                              ;
; PIPELINE       ; 1           ; Signed Integer                                                                                                                                                      ;
+----------------+-------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Lab1_task1_nios:u0|Lab1_task1_nios_mm_interconnect_0:mm_interconnect_0|Lab1_task1_nios_mm_interconnect_0_cmd_mux:cmd_mux|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                    ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 4     ; Signed Integer                                                                                                                                                                                          ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Lab1_task1_nios:u0|Lab1_task1_nios_mm_interconnect_0:mm_interconnect_0|Lab1_task1_nios_mm_interconnect_0_rsp_mux:rsp_mux|altera_merlin_arbitrator:arb ;
+----------------+--------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value  ; Type                                                                                                                                                                     ;
+----------------+--------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; NUM_REQUESTERS ; 3      ; Signed Integer                                                                                                                                                           ;
; SCHEME         ; no-arb ; String                                                                                                                                                                   ;
; PIPELINE       ; 0      ; Signed Integer                                                                                                                                                           ;
+----------------+--------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Lab1_task1_nios:u0|Lab1_task1_nios_mm_interconnect_0:mm_interconnect_0|Lab1_task1_nios_mm_interconnect_0_rsp_mux:rsp_mux|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                    ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 6     ; Signed Integer                                                                                                                                                                                          ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Lab1_task1_nios:u0|Lab1_task1_nios_mm_interconnect_0:mm_interconnect_0|Lab1_task1_nios_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter ;
+-----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name  ; Value ; Type                                                                                                                                                            ;
+-----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; inBitsPerSymbol ; 34    ; Signed Integer                                                                                                                                                  ;
; inUsePackets    ; 0     ; Signed Integer                                                                                                                                                  ;
; inDataWidth     ; 34    ; Signed Integer                                                                                                                                                  ;
; inChannelWidth  ; 0     ; Signed Integer                                                                                                                                                  ;
; inErrorWidth    ; 0     ; Signed Integer                                                                                                                                                  ;
; inUseEmptyPort  ; 0     ; Signed Integer                                                                                                                                                  ;
; inUseValid      ; 1     ; Signed Integer                                                                                                                                                  ;
; inUseReady      ; 1     ; Signed Integer                                                                                                                                                  ;
; inReadyLatency  ; 0     ; Signed Integer                                                                                                                                                  ;
; outDataWidth    ; 34    ; Signed Integer                                                                                                                                                  ;
; outChannelWidth ; 0     ; Signed Integer                                                                                                                                                  ;
; outErrorWidth   ; 1     ; Signed Integer                                                                                                                                                  ;
; outUseEmptyPort ; 0     ; Signed Integer                                                                                                                                                  ;
; outUseValid     ; 1     ; Signed Integer                                                                                                                                                  ;
; outUseReady     ; 1     ; Signed Integer                                                                                                                                                  ;
; outReadyLatency ; 0     ; Signed Integer                                                                                                                                                  ;
+-----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Lab1_task1_nios:u0|Lab1_task1_nios_mm_interconnect_0:mm_interconnect_0|Lab1_task1_nios_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_001 ;
+-----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name  ; Value ; Type                                                                                                                                                                ;
+-----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; inBitsPerSymbol ; 34    ; Signed Integer                                                                                                                                                      ;
; inUsePackets    ; 0     ; Signed Integer                                                                                                                                                      ;
; inDataWidth     ; 34    ; Signed Integer                                                                                                                                                      ;
; inChannelWidth  ; 0     ; Signed Integer                                                                                                                                                      ;
; inErrorWidth    ; 0     ; Signed Integer                                                                                                                                                      ;
; inUseEmptyPort  ; 0     ; Signed Integer                                                                                                                                                      ;
; inUseValid      ; 1     ; Signed Integer                                                                                                                                                      ;
; inUseReady      ; 1     ; Signed Integer                                                                                                                                                      ;
; inReadyLatency  ; 0     ; Signed Integer                                                                                                                                                      ;
; outDataWidth    ; 34    ; Signed Integer                                                                                                                                                      ;
; outChannelWidth ; 0     ; Signed Integer                                                                                                                                                      ;
; outErrorWidth   ; 1     ; Signed Integer                                                                                                                                                      ;
; outUseEmptyPort ; 0     ; Signed Integer                                                                                                                                                      ;
; outUseValid     ; 1     ; Signed Integer                                                                                                                                                      ;
; outUseReady     ; 1     ; Signed Integer                                                                                                                                                      ;
; outReadyLatency ; 0     ; Signed Integer                                                                                                                                                      ;
+-----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Lab1_task1_nios:u0|Lab1_task1_nios_mm_interconnect_0:mm_interconnect_0|Lab1_task1_nios_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_002 ;
+-----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name  ; Value ; Type                                                                                                                                                                ;
+-----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; inBitsPerSymbol ; 34    ; Signed Integer                                                                                                                                                      ;
; inUsePackets    ; 0     ; Signed Integer                                                                                                                                                      ;
; inDataWidth     ; 34    ; Signed Integer                                                                                                                                                      ;
; inChannelWidth  ; 0     ; Signed Integer                                                                                                                                                      ;
; inErrorWidth    ; 0     ; Signed Integer                                                                                                                                                      ;
; inUseEmptyPort  ; 0     ; Signed Integer                                                                                                                                                      ;
; inUseValid      ; 1     ; Signed Integer                                                                                                                                                      ;
; inUseReady      ; 1     ; Signed Integer                                                                                                                                                      ;
; inReadyLatency  ; 0     ; Signed Integer                                                                                                                                                      ;
; outDataWidth    ; 34    ; Signed Integer                                                                                                                                                      ;
; outChannelWidth ; 0     ; Signed Integer                                                                                                                                                      ;
; outErrorWidth   ; 1     ; Signed Integer                                                                                                                                                      ;
; outUseEmptyPort ; 0     ; Signed Integer                                                                                                                                                      ;
; outUseValid     ; 1     ; Signed Integer                                                                                                                                                      ;
; outUseReady     ; 1     ; Signed Integer                                                                                                                                                      ;
; outReadyLatency ; 0     ; Signed Integer                                                                                                                                                      ;
+-----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Lab1_task1_nios:u0|altera_reset_controller:rst_controller ;
+---------------------------+----------+-----------------------------------------------------------------+
; Parameter Name            ; Value    ; Type                                                            ;
+---------------------------+----------+-----------------------------------------------------------------+
; NUM_RESET_INPUTS          ; 1        ; Signed Integer                                                  ;
; USE_RESET_REQUEST_IN0     ; 0        ; Signed Integer                                                  ;
; USE_RESET_REQUEST_IN1     ; 0        ; Signed Integer                                                  ;
; USE_RESET_REQUEST_IN2     ; 0        ; Signed Integer                                                  ;
; USE_RESET_REQUEST_IN3     ; 0        ; Signed Integer                                                  ;
; USE_RESET_REQUEST_IN4     ; 0        ; Signed Integer                                                  ;
; USE_RESET_REQUEST_IN5     ; 0        ; Signed Integer                                                  ;
; USE_RESET_REQUEST_IN6     ; 0        ; Signed Integer                                                  ;
; USE_RESET_REQUEST_IN7     ; 0        ; Signed Integer                                                  ;
; USE_RESET_REQUEST_IN8     ; 0        ; Signed Integer                                                  ;
; USE_RESET_REQUEST_IN9     ; 0        ; Signed Integer                                                  ;
; USE_RESET_REQUEST_IN10    ; 0        ; Signed Integer                                                  ;
; USE_RESET_REQUEST_IN11    ; 0        ; Signed Integer                                                  ;
; USE_RESET_REQUEST_IN12    ; 0        ; Signed Integer                                                  ;
; USE_RESET_REQUEST_IN13    ; 0        ; Signed Integer                                                  ;
; USE_RESET_REQUEST_IN14    ; 0        ; Signed Integer                                                  ;
; USE_RESET_REQUEST_IN15    ; 0        ; Signed Integer                                                  ;
; OUTPUT_RESET_SYNC_EDGES   ; deassert ; String                                                          ;
; SYNC_DEPTH                ; 2        ; Signed Integer                                                  ;
; RESET_REQUEST_PRESENT     ; 1        ; Signed Integer                                                  ;
; RESET_REQ_WAIT_TIME       ; 1        ; Signed Integer                                                  ;
; MIN_RST_ASSERTION_TIME    ; 3        ; Signed Integer                                                  ;
; RESET_REQ_EARLY_DSRT_TIME ; 1        ; Signed Integer                                                  ;
; ADAPT_RESET_REQUEST       ; 0        ; Signed Integer                                                  ;
+---------------------------+----------+-----------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Lab1_task1_nios:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1 ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                     ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------+
; ASYNC_RESET    ; 1     ; Unsigned Binary                                                                                                          ;
; DEPTH          ; 2     ; Signed Integer                                                                                                           ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Lab1_task1_nios:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1 ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                         ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------+
; ASYNC_RESET    ; 0     ; Signed Integer                                                                                                               ;
; DEPTH          ; 2     ; Signed Integer                                                                                                               ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; altsyncram Parameter Settings by Entity Instance                                                                                                                                                                                                             ;
+-------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Name                                      ; Value                                                                                                                                                                                                            ;
+-------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Number of entity instances                ; 3                                                                                                                                                                                                                ;
; Entity Instance                           ; Lab1_task1_nios:u0|Lab1_task1_nios_nios2_PD:nios2_pd|Lab1_task1_nios_nios2_PD_cpu:cpu|Lab1_task1_nios_nios2_PD_cpu_register_bank_a_module:Lab1_task1_nios_nios2_PD_cpu_register_bank_a|altsyncram:the_altsyncram ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                                                                                                                                                        ;
;     -- WIDTH_A                            ; 32                                                                                                                                                                                                               ;
;     -- NUMWORDS_A                         ; 32                                                                                                                                                                                                               ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                                                                                                                     ;
;     -- WIDTH_B                            ; 32                                                                                                                                                                                                               ;
;     -- NUMWORDS_B                         ; 32                                                                                                                                                                                                               ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                                                                                                                                                                           ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                                                                                                                     ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                                                                                                                             ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                                                                                                                                        ;
; Entity Instance                           ; Lab1_task1_nios:u0|Lab1_task1_nios_nios2_PD:nios2_pd|Lab1_task1_nios_nios2_PD_cpu:cpu|Lab1_task1_nios_nios2_PD_cpu_register_bank_b_module:Lab1_task1_nios_nios2_PD_cpu_register_bank_b|altsyncram:the_altsyncram ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                                                                                                                                                        ;
;     -- WIDTH_A                            ; 32                                                                                                                                                                                                               ;
;     -- NUMWORDS_A                         ; 32                                                                                                                                                                                                               ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                                                                                                                     ;
;     -- WIDTH_B                            ; 32                                                                                                                                                                                                               ;
;     -- NUMWORDS_B                         ; 32                                                                                                                                                                                                               ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                                                                                                                                                                           ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                                                                                                                     ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                                                                                                                             ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                                                                                                                                        ;
; Entity Instance                           ; Lab1_task1_nios:u0|Lab1_task1_nios_onchip_mem:onchip_mem|altsyncram:the_altsyncram                                                                                                                               ;
;     -- OPERATION_MODE                     ; SINGLE_PORT                                                                                                                                                                                                      ;
;     -- WIDTH_A                            ; 32                                                                                                                                                                                                               ;
;     -- NUMWORDS_A                         ; 4096                                                                                                                                                                                                             ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                                                                                                                     ;
;     -- WIDTH_B                            ; 1                                                                                                                                                                                                                ;
;     -- NUMWORDS_B                         ; 1                                                                                                                                                                                                                ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                                                                                                                                           ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                                                                                                                     ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                                                                                                                             ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                                                                                                                                        ;
+-------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Lab1_task1_nios:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1" ;
+----------+-------+----------+--------------------------------------------------------------------------------------------------------+
; Port     ; Type  ; Severity ; Details                                                                                                ;
+----------+-------+----------+--------------------------------------------------------------------------------------------------------+
; reset_in ; Input ; Info     ; Stuck at GND                                                                                           ;
+----------+-------+----------+--------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Lab1_task1_nios:u0|altera_reset_controller:rst_controller" ;
+----------------+-------+----------+---------------------------------------------------+
; Port           ; Type  ; Severity ; Details                                           ;
+----------------+-------+----------+---------------------------------------------------+
; reset_req_in0  ; Input ; Info     ; Stuck at GND                                      ;
; reset_in1      ; Input ; Info     ; Stuck at GND                                      ;
; reset_req_in1  ; Input ; Info     ; Stuck at GND                                      ;
; reset_in2      ; Input ; Info     ; Stuck at GND                                      ;
; reset_req_in2  ; Input ; Info     ; Stuck at GND                                      ;
; reset_in3      ; Input ; Info     ; Stuck at GND                                      ;
; reset_req_in3  ; Input ; Info     ; Stuck at GND                                      ;
; reset_in4      ; Input ; Info     ; Stuck at GND                                      ;
; reset_req_in4  ; Input ; Info     ; Stuck at GND                                      ;
; reset_in5      ; Input ; Info     ; Stuck at GND                                      ;
; reset_req_in5  ; Input ; Info     ; Stuck at GND                                      ;
; reset_in6      ; Input ; Info     ; Stuck at GND                                      ;
; reset_req_in6  ; Input ; Info     ; Stuck at GND                                      ;
; reset_in7      ; Input ; Info     ; Stuck at GND                                      ;
; reset_req_in7  ; Input ; Info     ; Stuck at GND                                      ;
; reset_in8      ; Input ; Info     ; Stuck at GND                                      ;
; reset_req_in8  ; Input ; Info     ; Stuck at GND                                      ;
; reset_in9      ; Input ; Info     ; Stuck at GND                                      ;
; reset_req_in9  ; Input ; Info     ; Stuck at GND                                      ;
; reset_in10     ; Input ; Info     ; Stuck at GND                                      ;
; reset_req_in10 ; Input ; Info     ; Stuck at GND                                      ;
; reset_in11     ; Input ; Info     ; Stuck at GND                                      ;
; reset_req_in11 ; Input ; Info     ; Stuck at GND                                      ;
; reset_in12     ; Input ; Info     ; Stuck at GND                                      ;
; reset_req_in12 ; Input ; Info     ; Stuck at GND                                      ;
; reset_in13     ; Input ; Info     ; Stuck at GND                                      ;
; reset_req_in13 ; Input ; Info     ; Stuck at GND                                      ;
; reset_in14     ; Input ; Info     ; Stuck at GND                                      ;
; reset_req_in14 ; Input ; Info     ; Stuck at GND                                      ;
; reset_in15     ; Input ; Info     ; Stuck at GND                                      ;
; reset_req_in15 ; Input ; Info     ; Stuck at GND                                      ;
+----------------+-------+----------+---------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Lab1_task1_nios:u0|Lab1_task1_nios_mm_interconnect_0:mm_interconnect_0|Lab1_task1_nios_mm_interconnect_0_rsp_mux:rsp_mux|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder" ;
+---------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                                                                                                                           ;
+---------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; b[5..1] ; Input  ; Info     ; Stuck at GND                                                                                                                                                                      ;
; b[0]    ; Input  ; Info     ; Stuck at VCC                                                                                                                                                                      ;
; sum     ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                               ;
+---------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Lab1_task1_nios:u0|Lab1_task1_nios_mm_interconnect_0:mm_interconnect_0|Lab1_task1_nios_mm_interconnect_0_cmd_mux:cmd_mux|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder" ;
+---------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type  ; Severity ; Details                                                                                                                                                                            ;
+---------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; b[3..2] ; Input ; Info     ; Stuck at GND                                                                                                                                                                       ;
+---------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Lab1_task1_nios:u0|Lab1_task1_nios_mm_interconnect_0:mm_interconnect_0|Lab1_task1_nios_mm_interconnect_0_router_003:router_003|Lab1_task1_nios_mm_interconnect_0_router_003_default_decode:the_default_decode" ;
+------------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                                                                                                                      ;
+------------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; default_destination_id ; Output ; Info     ; Explicitly unconnected                                                                                                                                                                       ;
; default_wr_channel     ; Output ; Info     ; Explicitly unconnected                                                                                                                                                                       ;
; default_rd_channel     ; Output ; Info     ; Explicitly unconnected                                                                                                                                                                       ;
+------------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Lab1_task1_nios:u0|Lab1_task1_nios_mm_interconnect_0:mm_interconnect_0|Lab1_task1_nios_mm_interconnect_0_router_002:router_002|Lab1_task1_nios_mm_interconnect_0_router_002_default_decode:the_default_decode" ;
+------------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                                                                                                                      ;
+------------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; default_destination_id ; Output ; Info     ; Explicitly unconnected                                                                                                                                                                       ;
; default_wr_channel     ; Output ; Info     ; Explicitly unconnected                                                                                                                                                                       ;
; default_rd_channel     ; Output ; Info     ; Explicitly unconnected                                                                                                                                                                       ;
+------------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Lab1_task1_nios:u0|Lab1_task1_nios_mm_interconnect_0:mm_interconnect_0|Lab1_task1_nios_mm_interconnect_0_router_001:router_001|Lab1_task1_nios_mm_interconnect_0_router_001_default_decode:the_default_decode" ;
+------------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                                                                                                                      ;
+------------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; default_destination_id ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                                          ;
; default_wr_channel     ; Output ; Info     ; Explicitly unconnected                                                                                                                                                                       ;
; default_rd_channel     ; Output ; Info     ; Explicitly unconnected                                                                                                                                                                       ;
; default_src_channel    ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                                          ;
+------------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Lab1_task1_nios:u0|Lab1_task1_nios_mm_interconnect_0:mm_interconnect_0|Lab1_task1_nios_mm_interconnect_0_router:router|Lab1_task1_nios_mm_interconnect_0_router_default_decode:the_default_decode" ;
+--------------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port               ; Type   ; Severity ; Details                                                                                                                                                                              ;
+--------------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; default_wr_channel ; Output ; Info     ; Explicitly unconnected                                                                                                                                                               ;
; default_rd_channel ; Output ; Info     ; Explicitly unconnected                                                                                                                                                               ;
+--------------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Lab1_task1_nios:u0|Lab1_task1_nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_sw_s1_agent_rsp_fifo" ;
+-------------------+--------+----------+-----------------------------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                                                   ;
+-------------------+--------+----------+-----------------------------------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                                              ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                                              ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                                              ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                                                    ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                                              ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                                                    ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                                                    ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                                              ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                                                    ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                                              ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                                                    ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                                              ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                                                    ;
+-------------------+--------+----------+-----------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Lab1_task1_nios:u0|Lab1_task1_nios_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:pio_sw_s1_agent" ;
+-----------------------+-------+----------+---------------------------------------------------------------------------------------------------+
; Port                  ; Type  ; Severity ; Details                                                                                           ;
+-----------------------+-------+----------+---------------------------------------------------------------------------------------------------+
; m0_response           ; Input ; Info     ; Stuck at GND                                                                                      ;
; m0_writeresponsevalid ; Input ; Info     ; Stuck at GND                                                                                      ;
+-----------------------+-------+----------+---------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Lab1_task1_nios:u0|Lab1_task1_nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_led_s1_agent_rsp_fifo" ;
+-------------------+--------+----------+------------------------------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                                                    ;
+-------------------+--------+----------+------------------------------------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                                               ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                                               ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                                               ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                                                     ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                                               ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                                                     ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                                                     ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                                               ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                                                     ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                                               ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                                                     ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                                               ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                                                     ;
+-------------------+--------+----------+------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Lab1_task1_nios:u0|Lab1_task1_nios_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:pio_led_s1_agent" ;
+-----------------------+-------+----------+----------------------------------------------------------------------------------------------------+
; Port                  ; Type  ; Severity ; Details                                                                                            ;
+-----------------------+-------+----------+----------------------------------------------------------------------------------------------------+
; m0_response           ; Input ; Info     ; Stuck at GND                                                                                       ;
; m0_writeresponsevalid ; Input ; Info     ; Stuck at GND                                                                                       ;
+-----------------------+-------+----------+----------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Lab1_task1_nios:u0|Lab1_task1_nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_mem_s1_agent_rsp_fifo" ;
+-------------------+--------+----------+---------------------------------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                                                       ;
+-------------------+--------+----------+---------------------------------------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                                                  ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                                                  ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                                                  ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                                                        ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                                                  ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                                                        ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                                                        ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                                                  ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                                                        ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                                                  ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                                                        ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                                                  ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                                                        ;
+-------------------+--------+----------+---------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Lab1_task1_nios:u0|Lab1_task1_nios_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:onchip_mem_s1_agent" ;
+-----------------------+-------+----------+-------------------------------------------------------------------------------------------------------+
; Port                  ; Type  ; Severity ; Details                                                                                               ;
+-----------------------+-------+----------+-------------------------------------------------------------------------------------------------------+
; m0_response           ; Input ; Info     ; Stuck at GND                                                                                          ;
; m0_writeresponsevalid ; Input ; Info     ; Stuck at GND                                                                                          ;
+-----------------------+-------+----------+-------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Lab1_task1_nios:u0|Lab1_task1_nios_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:nios2_pd_instruction_master_agent" ;
+-----------------------+--------+----------+---------------------------------------------------------------------------------------------------------------------+
; Port                  ; Type   ; Severity ; Details                                                                                                             ;
+-----------------------+--------+----------+---------------------------------------------------------------------------------------------------------------------+
; av_response           ; Output ; Info     ; Explicitly unconnected                                                                                              ;
; av_writeresponsevalid ; Output ; Info     ; Explicitly unconnected                                                                                              ;
+-----------------------+--------+----------+---------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Lab1_task1_nios:u0|Lab1_task1_nios_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:nios2_pd_data_master_agent" ;
+-----------------------+--------+----------+--------------------------------------------------------------------------------------------------------------+
; Port                  ; Type   ; Severity ; Details                                                                                                      ;
+-----------------------+--------+----------+--------------------------------------------------------------------------------------------------------------+
; av_response           ; Output ; Info     ; Explicitly unconnected                                                                                       ;
; av_writeresponsevalid ; Output ; Info     ; Explicitly unconnected                                                                                       ;
+-----------------------+--------+----------+--------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Lab1_task1_nios:u0|Lab1_task1_nios_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pio_sw_s1_translator" ;
+------------------------+--------+----------+-----------------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                                   ;
+------------------------+--------+----------+-----------------------------------------------------------------------------------------------------------+
; av_write               ; Output ; Info     ; Explicitly unconnected                                                                                    ;
; av_read                ; Output ; Info     ; Explicitly unconnected                                                                                    ;
; av_writedata           ; Output ; Info     ; Explicitly unconnected                                                                                    ;
; av_begintransfer       ; Output ; Info     ; Explicitly unconnected                                                                                    ;
; av_beginbursttransfer  ; Output ; Info     ; Explicitly unconnected                                                                                    ;
; av_burstcount          ; Output ; Info     ; Explicitly unconnected                                                                                    ;
; av_byteenable          ; Output ; Info     ; Explicitly unconnected                                                                                    ;
; av_readdatavalid       ; Input  ; Info     ; Stuck at GND                                                                                              ;
; av_waitrequest         ; Input  ; Info     ; Stuck at GND                                                                                              ;
; av_writebyteenable     ; Output ; Info     ; Explicitly unconnected                                                                                    ;
; av_lock                ; Output ; Info     ; Explicitly unconnected                                                                                    ;
; av_chipselect          ; Output ; Info     ; Explicitly unconnected                                                                                    ;
; av_clken               ; Output ; Info     ; Explicitly unconnected                                                                                    ;
; uav_clken              ; Input  ; Info     ; Stuck at GND                                                                                              ;
; av_debugaccess         ; Output ; Info     ; Explicitly unconnected                                                                                    ;
; av_outputenable        ; Output ; Info     ; Explicitly unconnected                                                                                    ;
; uav_response           ; Output ; Info     ; Explicitly unconnected                                                                                    ;
; av_response            ; Input  ; Info     ; Stuck at GND                                                                                              ;
; uav_writeresponsevalid ; Output ; Info     ; Explicitly unconnected                                                                                    ;
; av_writeresponsevalid  ; Input  ; Info     ; Stuck at GND                                                                                              ;
+------------------------+--------+----------+-----------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Lab1_task1_nios:u0|Lab1_task1_nios_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pio_led_s1_translator" ;
+------------------------+--------+----------+------------------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                                    ;
+------------------------+--------+----------+------------------------------------------------------------------------------------------------------------+
; av_read                ; Output ; Info     ; Explicitly unconnected                                                                                     ;
; av_begintransfer       ; Output ; Info     ; Explicitly unconnected                                                                                     ;
; av_beginbursttransfer  ; Output ; Info     ; Explicitly unconnected                                                                                     ;
; av_burstcount          ; Output ; Info     ; Explicitly unconnected                                                                                     ;
; av_byteenable          ; Output ; Info     ; Explicitly unconnected                                                                                     ;
; av_readdatavalid       ; Input  ; Info     ; Stuck at GND                                                                                               ;
; av_waitrequest         ; Input  ; Info     ; Stuck at GND                                                                                               ;
; av_writebyteenable     ; Output ; Info     ; Explicitly unconnected                                                                                     ;
; av_lock                ; Output ; Info     ; Explicitly unconnected                                                                                     ;
; av_clken               ; Output ; Info     ; Explicitly unconnected                                                                                     ;
; uav_clken              ; Input  ; Info     ; Stuck at GND                                                                                               ;
; av_debugaccess         ; Output ; Info     ; Explicitly unconnected                                                                                     ;
; av_outputenable        ; Output ; Info     ; Explicitly unconnected                                                                                     ;
; uav_response           ; Output ; Info     ; Explicitly unconnected                                                                                     ;
; av_response            ; Input  ; Info     ; Stuck at GND                                                                                               ;
; uav_writeresponsevalid ; Output ; Info     ; Explicitly unconnected                                                                                     ;
; av_writeresponsevalid  ; Input  ; Info     ; Stuck at GND                                                                                               ;
+------------------------+--------+----------+------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Lab1_task1_nios:u0|Lab1_task1_nios_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:onchip_mem_s1_translator" ;
+------------------------+--------+----------+---------------------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                                       ;
+------------------------+--------+----------+---------------------------------------------------------------------------------------------------------------+
; av_read                ; Output ; Info     ; Explicitly unconnected                                                                                        ;
; av_begintransfer       ; Output ; Info     ; Explicitly unconnected                                                                                        ;
; av_beginbursttransfer  ; Output ; Info     ; Explicitly unconnected                                                                                        ;
; av_burstcount          ; Output ; Info     ; Explicitly unconnected                                                                                        ;
; av_readdatavalid       ; Input  ; Info     ; Stuck at GND                                                                                                  ;
; av_waitrequest         ; Input  ; Info     ; Stuck at GND                                                                                                  ;
; av_writebyteenable     ; Output ; Info     ; Explicitly unconnected                                                                                        ;
; av_lock                ; Output ; Info     ; Explicitly unconnected                                                                                        ;
; uav_clken              ; Input  ; Info     ; Stuck at GND                                                                                                  ;
; av_debugaccess         ; Output ; Info     ; Explicitly unconnected                                                                                        ;
; av_outputenable        ; Output ; Info     ; Explicitly unconnected                                                                                        ;
; uav_response           ; Output ; Info     ; Explicitly unconnected                                                                                        ;
; av_response            ; Input  ; Info     ; Stuck at GND                                                                                                  ;
; uav_writeresponsevalid ; Output ; Info     ; Explicitly unconnected                                                                                        ;
; av_writeresponsevalid  ; Input  ; Info     ; Stuck at GND                                                                                                  ;
+------------------------+--------+----------+---------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Lab1_task1_nios:u0|Lab1_task1_nios_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_pd_instruction_master_translator" ;
+------------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                                                      ;
+------------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------+
; av_burstcount          ; Input  ; Info     ; Stuck at VCC                                                                                                                 ;
; av_byteenable          ; Input  ; Info     ; Stuck at VCC                                                                                                                 ;
; av_beginbursttransfer  ; Input  ; Info     ; Stuck at GND                                                                                                                 ;
; av_begintransfer       ; Input  ; Info     ; Stuck at GND                                                                                                                 ;
; av_chipselect          ; Input  ; Info     ; Stuck at GND                                                                                                                 ;
; av_readdatavalid       ; Output ; Info     ; Explicitly unconnected                                                                                                       ;
; av_write               ; Input  ; Info     ; Stuck at GND                                                                                                                 ;
; av_writedata           ; Input  ; Info     ; Stuck at GND                                                                                                                 ;
; av_lock                ; Input  ; Info     ; Stuck at GND                                                                                                                 ;
; av_debugaccess         ; Input  ; Info     ; Stuck at GND                                                                                                                 ;
; uav_clken              ; Output ; Info     ; Explicitly unconnected                                                                                                       ;
; av_clken               ; Input  ; Info     ; Stuck at VCC                                                                                                                 ;
; uav_response           ; Input  ; Info     ; Stuck at GND                                                                                                                 ;
; av_response            ; Output ; Info     ; Explicitly unconnected                                                                                                       ;
; uav_writeresponsevalid ; Input  ; Info     ; Stuck at GND                                                                                                                 ;
; av_writeresponsevalid  ; Output ; Info     ; Explicitly unconnected                                                                                                       ;
+------------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Lab1_task1_nios:u0|Lab1_task1_nios_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_pd_data_master_translator" ;
+------------------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                                               ;
+------------------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------+
; av_burstcount          ; Input  ; Info     ; Stuck at VCC                                                                                                          ;
; av_beginbursttransfer  ; Input  ; Info     ; Stuck at GND                                                                                                          ;
; av_begintransfer       ; Input  ; Info     ; Stuck at GND                                                                                                          ;
; av_chipselect          ; Input  ; Info     ; Stuck at GND                                                                                                          ;
; av_readdatavalid       ; Output ; Info     ; Explicitly unconnected                                                                                                ;
; av_lock                ; Input  ; Info     ; Stuck at GND                                                                                                          ;
; av_debugaccess         ; Input  ; Info     ; Stuck at GND                                                                                                          ;
; uav_clken              ; Output ; Info     ; Explicitly unconnected                                                                                                ;
; av_clken               ; Input  ; Info     ; Stuck at VCC                                                                                                          ;
; uav_response           ; Input  ; Info     ; Stuck at GND                                                                                                          ;
; av_response            ; Output ; Info     ; Explicitly unconnected                                                                                                ;
; uav_writeresponsevalid ; Input  ; Info     ; Stuck at GND                                                                                                          ;
; av_writeresponsevalid  ; Output ; Info     ; Explicitly unconnected                                                                                                ;
+------------------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Lab1_task1_nios:u0|Lab1_task1_nios_onchip_mem:onchip_mem" ;
+--------+-------+----------+----------------------------------------------------------+
; Port   ; Type  ; Severity ; Details                                                  ;
+--------+-------+----------+----------------------------------------------------------+
; freeze ; Input ; Info     ; Stuck at GND                                             ;
+--------+-------+----------+----------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Lab1_task1_nios:u0|Lab1_task1_nios_nios2_PD:nios2_pd|Lab1_task1_nios_nios2_PD_cpu:cpu|Lab1_task1_nios_nios2_PD_cpu_test_bench:the_Lab1_task1_nios_nios2_PD_cpu_test_bench" ;
+-----------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port            ; Type   ; Severity ; Details                                                                                                                                                         ;
+-----------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; F_pcb[1..0]     ; Input  ; Info     ; Stuck at GND                                                                                                                                                    ;
; i_address[1..0] ; Input  ; Info     ; Stuck at GND                                                                                                                                                    ;
; test_has_ended  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                             ;
+-----------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------+
; Port Connectivity Checks: "Lab1_task1_nios:u0|Lab1_task1_nios_nios2_PD:nios2_pd" ;
+---------------+--------+----------+----------------------------------------------+
; Port          ; Type   ; Severity ; Details                                      ;
+---------------+--------+----------+----------------------------------------------+
; dummy_ci_port ; Output ; Info     ; Explicitly unconnected                       ;
+---------------+--------+----------+----------------------------------------------+


+-----------------------------------------------------+
; Post-Synthesis Netlist Statistics for Top Partition ;
+-----------------------+-----------------------------+
; Type                  ; Count                       ;
+-----------------------+-----------------------------+
; boundary_port         ; 11                          ;
; cycloneiii_ff         ; 359                         ;
;     CLR               ; 146                         ;
;     CLR SCLR          ; 1                           ;
;     CLR SCLR SLD      ; 47                          ;
;     CLR SLD           ; 66                          ;
;     ENA CLR           ; 78                          ;
;     ENA CLR SLD       ; 8                           ;
;     plain             ; 13                          ;
; cycloneiii_lcell_comb ; 721                         ;
;     arith             ; 49                          ;
;         2 data inputs ; 17                          ;
;         3 data inputs ; 32                          ;
;     normal            ; 672                         ;
;         0 data inputs ; 1                           ;
;         1 data inputs ; 6                           ;
;         2 data inputs ; 97                          ;
;         3 data inputs ; 187                         ;
;         4 data inputs ; 381                         ;
; cycloneiii_ram_block  ; 96                          ;
;                       ;                             ;
; Max LUT depth         ; 10.00                       ;
; Average LUT depth     ; 3.46                        ;
+-----------------------+-----------------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:00:01     ;
+----------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
    Info: Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition
    Info: Processing started: Tue Apr 09 13:20:31 2024
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off Lab1_task1 -c Lab1_task1
Info (20030): Parallel compilation is enabled and will use 16 of the 32 processors detected
Info (12021): Found 1 design units, including 1 entities, in source file lab1_task1_nios/synthesis/lab1_task1_nios.v
    Info (12023): Found entity 1: Lab1_task1_nios File: D:/Users/Legion/Quartus and Verilog/Verilog/Third year/6th semester/labs/lab12 - lab_NIOSII_1/Lab1_task1/Lab1_task1_nios/synthesis/Lab1_task1_nios.v Line: 6
Info (12021): Found 1 design units, including 1 entities, in source file lab1_task1_nios/synthesis/submodules/altera_reset_controller.v
    Info (12023): Found entity 1: altera_reset_controller File: D:/Users/Legion/Quartus and Verilog/Verilog/Third year/6th semester/labs/lab12 - lab_NIOSII_1/Lab1_task1/Lab1_task1_nios/synthesis/submodules/altera_reset_controller.v Line: 42
Info (12021): Found 1 design units, including 1 entities, in source file lab1_task1_nios/synthesis/submodules/altera_reset_synchronizer.v
    Info (12023): Found entity 1: altera_reset_synchronizer File: D:/Users/Legion/Quartus and Verilog/Verilog/Third year/6th semester/labs/lab12 - lab_NIOSII_1/Lab1_task1/Lab1_task1_nios/synthesis/submodules/altera_reset_synchronizer.v Line: 24
Info (12021): Found 1 design units, including 1 entities, in source file lab1_task1_nios/synthesis/submodules/lab1_task1_nios_irq_mapper.sv
    Info (12023): Found entity 1: Lab1_task1_nios_irq_mapper File: D:/Users/Legion/Quartus and Verilog/Verilog/Third year/6th semester/labs/lab12 - lab_NIOSII_1/Lab1_task1/Lab1_task1_nios/synthesis/submodules/Lab1_task1_nios_irq_mapper.sv Line: 31
Info (12021): Found 1 design units, including 1 entities, in source file lab1_task1_nios/synthesis/submodules/lab1_task1_nios_mm_interconnect_0.v
    Info (12023): Found entity 1: Lab1_task1_nios_mm_interconnect_0 File: D:/Users/Legion/Quartus and Verilog/Verilog/Third year/6th semester/labs/lab12 - lab_NIOSII_1/Lab1_task1/Lab1_task1_nios/synthesis/submodules/Lab1_task1_nios_mm_interconnect_0.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file lab1_task1_nios/synthesis/submodules/lab1_task1_nios_mm_interconnect_0_avalon_st_adapter.v
    Info (12023): Found entity 1: Lab1_task1_nios_mm_interconnect_0_avalon_st_adapter File: D:/Users/Legion/Quartus and Verilog/Verilog/Third year/6th semester/labs/lab12 - lab_NIOSII_1/Lab1_task1/Lab1_task1_nios/synthesis/submodules/Lab1_task1_nios_mm_interconnect_0_avalon_st_adapter.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file lab1_task1_nios/synthesis/submodules/lab1_task1_nios_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv
    Info (12023): Found entity 1: Lab1_task1_nios_mm_interconnect_0_avalon_st_adapter_error_adapter_0 File: D:/Users/Legion/Quartus and Verilog/Verilog/Third year/6th semester/labs/lab12 - lab_NIOSII_1/Lab1_task1/Lab1_task1_nios/synthesis/submodules/Lab1_task1_nios_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv Line: 66
Info (12021): Found 1 design units, including 1 entities, in source file lab1_task1_nios/synthesis/submodules/lab1_task1_nios_mm_interconnect_0_rsp_mux_001.sv
    Info (12023): Found entity 1: Lab1_task1_nios_mm_interconnect_0_rsp_mux_001 File: D:/Users/Legion/Quartus and Verilog/Verilog/Third year/6th semester/labs/lab12 - lab_NIOSII_1/Lab1_task1/Lab1_task1_nios/synthesis/submodules/Lab1_task1_nios_mm_interconnect_0_rsp_mux_001.sv Line: 51
Info (12021): Found 2 design units, including 2 entities, in source file lab1_task1_nios/synthesis/submodules/altera_merlin_arbitrator.sv
    Info (12023): Found entity 1: altera_merlin_arbitrator File: D:/Users/Legion/Quartus and Verilog/Verilog/Third year/6th semester/labs/lab12 - lab_NIOSII_1/Lab1_task1/Lab1_task1_nios/synthesis/submodules/altera_merlin_arbitrator.sv Line: 103
    Info (12023): Found entity 2: altera_merlin_arb_adder File: D:/Users/Legion/Quartus and Verilog/Verilog/Third year/6th semester/labs/lab12 - lab_NIOSII_1/Lab1_task1/Lab1_task1_nios/synthesis/submodules/altera_merlin_arbitrator.sv Line: 228
Info (12021): Found 1 design units, including 1 entities, in source file lab1_task1_nios/synthesis/submodules/lab1_task1_nios_mm_interconnect_0_rsp_mux.sv
    Info (12023): Found entity 1: Lab1_task1_nios_mm_interconnect_0_rsp_mux File: D:/Users/Legion/Quartus and Verilog/Verilog/Third year/6th semester/labs/lab12 - lab_NIOSII_1/Lab1_task1/Lab1_task1_nios/synthesis/submodules/Lab1_task1_nios_mm_interconnect_0_rsp_mux.sv Line: 51
Info (12021): Found 1 design units, including 1 entities, in source file lab1_task1_nios/synthesis/submodules/lab1_task1_nios_mm_interconnect_0_rsp_demux.sv
    Info (12023): Found entity 1: Lab1_task1_nios_mm_interconnect_0_rsp_demux File: D:/Users/Legion/Quartus and Verilog/Verilog/Third year/6th semester/labs/lab12 - lab_NIOSII_1/Lab1_task1/Lab1_task1_nios/synthesis/submodules/Lab1_task1_nios_mm_interconnect_0_rsp_demux.sv Line: 43
Info (12021): Found 1 design units, including 1 entities, in source file lab1_task1_nios/synthesis/submodules/lab1_task1_nios_mm_interconnect_0_cmd_mux_001.sv
    Info (12023): Found entity 1: Lab1_task1_nios_mm_interconnect_0_cmd_mux_001 File: D:/Users/Legion/Quartus and Verilog/Verilog/Third year/6th semester/labs/lab12 - lab_NIOSII_1/Lab1_task1/Lab1_task1_nios/synthesis/submodules/Lab1_task1_nios_mm_interconnect_0_cmd_mux_001.sv Line: 51
Info (12021): Found 1 design units, including 1 entities, in source file lab1_task1_nios/synthesis/submodules/lab1_task1_nios_mm_interconnect_0_cmd_mux.sv
    Info (12023): Found entity 1: Lab1_task1_nios_mm_interconnect_0_cmd_mux File: D:/Users/Legion/Quartus and Verilog/Verilog/Third year/6th semester/labs/lab12 - lab_NIOSII_1/Lab1_task1/Lab1_task1_nios/synthesis/submodules/Lab1_task1_nios_mm_interconnect_0_cmd_mux.sv Line: 51
Info (12021): Found 1 design units, including 1 entities, in source file lab1_task1_nios/synthesis/submodules/lab1_task1_nios_mm_interconnect_0_cmd_demux_001.sv
    Info (12023): Found entity 1: Lab1_task1_nios_mm_interconnect_0_cmd_demux_001 File: D:/Users/Legion/Quartus and Verilog/Verilog/Third year/6th semester/labs/lab12 - lab_NIOSII_1/Lab1_task1/Lab1_task1_nios/synthesis/submodules/Lab1_task1_nios_mm_interconnect_0_cmd_demux_001.sv Line: 43
Info (12021): Found 1 design units, including 1 entities, in source file lab1_task1_nios/synthesis/submodules/lab1_task1_nios_mm_interconnect_0_cmd_demux.sv
    Info (12023): Found entity 1: Lab1_task1_nios_mm_interconnect_0_cmd_demux File: D:/Users/Legion/Quartus and Verilog/Verilog/Third year/6th semester/labs/lab12 - lab_NIOSII_1/Lab1_task1/Lab1_task1_nios/synthesis/submodules/Lab1_task1_nios_mm_interconnect_0_cmd_demux.sv Line: 43
Info (12021): Found 2 design units, including 2 entities, in source file lab1_task1_nios/synthesis/submodules/lab1_task1_nios_mm_interconnect_0_router_003.sv
    Info (12023): Found entity 1: Lab1_task1_nios_mm_interconnect_0_router_003_default_decode File: D:/Users/Legion/Quartus and Verilog/Verilog/Third year/6th semester/labs/lab12 - lab_NIOSII_1/Lab1_task1/Lab1_task1_nios/synthesis/submodules/Lab1_task1_nios_mm_interconnect_0_router_003.sv Line: 45
    Info (12023): Found entity 2: Lab1_task1_nios_mm_interconnect_0_router_003 File: D:/Users/Legion/Quartus and Verilog/Verilog/Third year/6th semester/labs/lab12 - lab_NIOSII_1/Lab1_task1/Lab1_task1_nios/synthesis/submodules/Lab1_task1_nios_mm_interconnect_0_router_003.sv Line: 84
Info (12021): Found 2 design units, including 2 entities, in source file lab1_task1_nios/synthesis/submodules/lab1_task1_nios_mm_interconnect_0_router_002.sv
    Info (12023): Found entity 1: Lab1_task1_nios_mm_interconnect_0_router_002_default_decode File: D:/Users/Legion/Quartus and Verilog/Verilog/Third year/6th semester/labs/lab12 - lab_NIOSII_1/Lab1_task1/Lab1_task1_nios/synthesis/submodules/Lab1_task1_nios_mm_interconnect_0_router_002.sv Line: 45
    Info (12023): Found entity 2: Lab1_task1_nios_mm_interconnect_0_router_002 File: D:/Users/Legion/Quartus and Verilog/Verilog/Third year/6th semester/labs/lab12 - lab_NIOSII_1/Lab1_task1/Lab1_task1_nios/synthesis/submodules/Lab1_task1_nios_mm_interconnect_0_router_002.sv Line: 84
Info (12021): Found 2 design units, including 2 entities, in source file lab1_task1_nios/synthesis/submodules/lab1_task1_nios_mm_interconnect_0_router_001.sv
    Info (12023): Found entity 1: Lab1_task1_nios_mm_interconnect_0_router_001_default_decode File: D:/Users/Legion/Quartus and Verilog/Verilog/Third year/6th semester/labs/lab12 - lab_NIOSII_1/Lab1_task1/Lab1_task1_nios/synthesis/submodules/Lab1_task1_nios_mm_interconnect_0_router_001.sv Line: 45
    Info (12023): Found entity 2: Lab1_task1_nios_mm_interconnect_0_router_001 File: D:/Users/Legion/Quartus and Verilog/Verilog/Third year/6th semester/labs/lab12 - lab_NIOSII_1/Lab1_task1/Lab1_task1_nios/synthesis/submodules/Lab1_task1_nios_mm_interconnect_0_router_001.sv Line: 84
Info (12021): Found 2 design units, including 2 entities, in source file lab1_task1_nios/synthesis/submodules/lab1_task1_nios_mm_interconnect_0_router.sv
    Info (12023): Found entity 1: Lab1_task1_nios_mm_interconnect_0_router_default_decode File: D:/Users/Legion/Quartus and Verilog/Verilog/Third year/6th semester/labs/lab12 - lab_NIOSII_1/Lab1_task1/Lab1_task1_nios/synthesis/submodules/Lab1_task1_nios_mm_interconnect_0_router.sv Line: 45
    Info (12023): Found entity 2: Lab1_task1_nios_mm_interconnect_0_router File: D:/Users/Legion/Quartus and Verilog/Verilog/Third year/6th semester/labs/lab12 - lab_NIOSII_1/Lab1_task1/Lab1_task1_nios/synthesis/submodules/Lab1_task1_nios_mm_interconnect_0_router.sv Line: 84
Info (12021): Found 1 design units, including 1 entities, in source file lab1_task1_nios/synthesis/submodules/altera_avalon_sc_fifo.v
    Info (12023): Found entity 1: altera_avalon_sc_fifo File: D:/Users/Legion/Quartus and Verilog/Verilog/Third year/6th semester/labs/lab12 - lab_NIOSII_1/Lab1_task1/Lab1_task1_nios/synthesis/submodules/altera_avalon_sc_fifo.v Line: 21
Info (12021): Found 1 design units, including 1 entities, in source file lab1_task1_nios/synthesis/submodules/altera_merlin_slave_agent.sv
    Info (12023): Found entity 1: altera_merlin_slave_agent File: D:/Users/Legion/Quartus and Verilog/Verilog/Third year/6th semester/labs/lab12 - lab_NIOSII_1/Lab1_task1/Lab1_task1_nios/synthesis/submodules/altera_merlin_slave_agent.sv Line: 34
Info (12021): Found 1 design units, including 1 entities, in source file lab1_task1_nios/synthesis/submodules/altera_merlin_burst_uncompressor.sv
    Info (12023): Found entity 1: altera_merlin_burst_uncompressor File: D:/Users/Legion/Quartus and Verilog/Verilog/Third year/6th semester/labs/lab12 - lab_NIOSII_1/Lab1_task1/Lab1_task1_nios/synthesis/submodules/altera_merlin_burst_uncompressor.sv Line: 40
Info (12021): Found 1 design units, including 1 entities, in source file lab1_task1_nios/synthesis/submodules/altera_merlin_master_agent.sv
    Info (12023): Found entity 1: altera_merlin_master_agent File: D:/Users/Legion/Quartus and Verilog/Verilog/Third year/6th semester/labs/lab12 - lab_NIOSII_1/Lab1_task1/Lab1_task1_nios/synthesis/submodules/altera_merlin_master_agent.sv Line: 28
Info (12021): Found 1 design units, including 1 entities, in source file lab1_task1_nios/synthesis/submodules/altera_merlin_slave_translator.sv
    Info (12023): Found entity 1: altera_merlin_slave_translator File: D:/Users/Legion/Quartus and Verilog/Verilog/Third year/6th semester/labs/lab12 - lab_NIOSII_1/Lab1_task1/Lab1_task1_nios/synthesis/submodules/altera_merlin_slave_translator.sv Line: 35
Info (12021): Found 1 design units, including 1 entities, in source file lab1_task1_nios/synthesis/submodules/altera_merlin_master_translator.sv
    Info (12023): Found entity 1: altera_merlin_master_translator File: D:/Users/Legion/Quartus and Verilog/Verilog/Third year/6th semester/labs/lab12 - lab_NIOSII_1/Lab1_task1/Lab1_task1_nios/synthesis/submodules/altera_merlin_master_translator.sv Line: 32
Info (12021): Found 1 design units, including 1 entities, in source file lab1_task1_nios/synthesis/submodules/lab1_task1_nios_pio_sw.v
    Info (12023): Found entity 1: Lab1_task1_nios_pio_SW File: D:/Users/Legion/Quartus and Verilog/Verilog/Third year/6th semester/labs/lab12 - lab_NIOSII_1/Lab1_task1/Lab1_task1_nios/synthesis/submodules/Lab1_task1_nios_pio_SW.v Line: 21
Info (12021): Found 1 design units, including 1 entities, in source file lab1_task1_nios/synthesis/submodules/lab1_task1_nios_pio_led.v
    Info (12023): Found entity 1: Lab1_task1_nios_pio_LED File: D:/Users/Legion/Quartus and Verilog/Verilog/Third year/6th semester/labs/lab12 - lab_NIOSII_1/Lab1_task1/Lab1_task1_nios/synthesis/submodules/Lab1_task1_nios_pio_LED.v Line: 21
Info (12021): Found 1 design units, including 1 entities, in source file lab1_task1_nios/synthesis/submodules/lab1_task1_nios_onchip_mem.v
    Info (12023): Found entity 1: Lab1_task1_nios_onchip_mem File: D:/Users/Legion/Quartus and Verilog/Verilog/Third year/6th semester/labs/lab12 - lab_NIOSII_1/Lab1_task1/Lab1_task1_nios/synthesis/submodules/Lab1_task1_nios_onchip_mem.v Line: 21
Info (12021): Found 1 design units, including 1 entities, in source file lab1_task1_nios/synthesis/submodules/lab1_task1_nios_nios2_pd.v
    Info (12023): Found entity 1: Lab1_task1_nios_nios2_PD File: D:/Users/Legion/Quartus and Verilog/Verilog/Third year/6th semester/labs/lab12 - lab_NIOSII_1/Lab1_task1/Lab1_task1_nios/synthesis/submodules/Lab1_task1_nios_nios2_PD.v Line: 9
Info (12021): Found 3 design units, including 3 entities, in source file lab1_task1_nios/synthesis/submodules/lab1_task1_nios_nios2_pd_cpu.v
    Info (12023): Found entity 1: Lab1_task1_nios_nios2_PD_cpu_register_bank_a_module File: D:/Users/Legion/Quartus and Verilog/Verilog/Third year/6th semester/labs/lab12 - lab_NIOSII_1/Lab1_task1/Lab1_task1_nios/synthesis/submodules/Lab1_task1_nios_nios2_PD_cpu.v Line: 21
    Info (12023): Found entity 2: Lab1_task1_nios_nios2_PD_cpu_register_bank_b_module File: D:/Users/Legion/Quartus and Verilog/Verilog/Third year/6th semester/labs/lab12 - lab_NIOSII_1/Lab1_task1/Lab1_task1_nios/synthesis/submodules/Lab1_task1_nios_nios2_PD_cpu.v Line: 87
    Info (12023): Found entity 3: Lab1_task1_nios_nios2_PD_cpu File: D:/Users/Legion/Quartus and Verilog/Verilog/Third year/6th semester/labs/lab12 - lab_NIOSII_1/Lab1_task1/Lab1_task1_nios/synthesis/submodules/Lab1_task1_nios_nios2_PD_cpu.v Line: 153
Info (12021): Found 1 design units, including 1 entities, in source file lab1_task1_nios/synthesis/submodules/lab1_task1_nios_nios2_pd_cpu_test_bench.v
    Info (12023): Found entity 1: Lab1_task1_nios_nios2_PD_cpu_test_bench File: D:/Users/Legion/Quartus and Verilog/Verilog/Third year/6th semester/labs/lab12 - lab_NIOSII_1/Lab1_task1/Lab1_task1_nios/synthesis/submodules/Lab1_task1_nios_nios2_PD_cpu_test_bench.v Line: 21
Info (12021): Found 1 design units, including 1 entities, in source file lab1_task1.sv
    Info (12023): Found entity 1: Lab1_task1 File: D:/Users/Legion/Quartus and Verilog/Verilog/Third year/6th semester/labs/lab12 - lab_NIOSII_1/Lab1_task1/Lab1_task1.sv Line: 1
Info (12127): Elaborating entity "Lab1_task1" for the top level hierarchy
Info (12128): Elaborating entity "Lab1_task1_nios" for hierarchy "Lab1_task1_nios:u0" File: D:/Users/Legion/Quartus and Verilog/Verilog/Third year/6th semester/labs/lab12 - lab_NIOSII_1/Lab1_task1/Lab1_task1.sv Line: 12
Info (12128): Elaborating entity "Lab1_task1_nios_nios2_PD" for hierarchy "Lab1_task1_nios:u0|Lab1_task1_nios_nios2_PD:nios2_pd" File: D:/Users/Legion/Quartus and Verilog/Verilog/Third year/6th semester/labs/lab12 - lab_NIOSII_1/Lab1_task1/Lab1_task1_nios/synthesis/Lab1_task1_nios.v Line: 58
Info (12128): Elaborating entity "Lab1_task1_nios_nios2_PD_cpu" for hierarchy "Lab1_task1_nios:u0|Lab1_task1_nios_nios2_PD:nios2_pd|Lab1_task1_nios_nios2_PD_cpu:cpu" File: D:/Users/Legion/Quartus and Verilog/Verilog/Third year/6th semester/labs/lab12 - lab_NIOSII_1/Lab1_task1/Lab1_task1_nios/synthesis/submodules/Lab1_task1_nios_nios2_PD.v Line: 43
Info (12128): Elaborating entity "Lab1_task1_nios_nios2_PD_cpu_test_bench" for hierarchy "Lab1_task1_nios:u0|Lab1_task1_nios_nios2_PD:nios2_pd|Lab1_task1_nios_nios2_PD_cpu:cpu|Lab1_task1_nios_nios2_PD_cpu_test_bench:the_Lab1_task1_nios_nios2_PD_cpu_test_bench" File: D:/Users/Legion/Quartus and Verilog/Verilog/Third year/6th semester/labs/lab12 - lab_NIOSII_1/Lab1_task1/Lab1_task1_nios/synthesis/submodules/Lab1_task1_nios_nios2_PD_cpu.v Line: 829
Info (12128): Elaborating entity "Lab1_task1_nios_nios2_PD_cpu_register_bank_a_module" for hierarchy "Lab1_task1_nios:u0|Lab1_task1_nios_nios2_PD:nios2_pd|Lab1_task1_nios_nios2_PD_cpu:cpu|Lab1_task1_nios_nios2_PD_cpu_register_bank_a_module:Lab1_task1_nios_nios2_PD_cpu_register_bank_a" File: D:/Users/Legion/Quartus and Verilog/Verilog/Third year/6th semester/labs/lab12 - lab_NIOSII_1/Lab1_task1/Lab1_task1_nios/synthesis/submodules/Lab1_task1_nios_nios2_PD_cpu.v Line: 1323
Info (12128): Elaborating entity "altsyncram" for hierarchy "Lab1_task1_nios:u0|Lab1_task1_nios_nios2_PD:nios2_pd|Lab1_task1_nios_nios2_PD_cpu:cpu|Lab1_task1_nios_nios2_PD_cpu_register_bank_a_module:Lab1_task1_nios_nios2_PD_cpu_register_bank_a|altsyncram:the_altsyncram" File: D:/Users/Legion/Quartus and Verilog/Verilog/Third year/6th semester/labs/lab12 - lab_NIOSII_1/Lab1_task1/Lab1_task1_nios/synthesis/submodules/Lab1_task1_nios_nios2_PD_cpu.v Line: 58
Info (12130): Elaborated megafunction instantiation "Lab1_task1_nios:u0|Lab1_task1_nios_nios2_PD:nios2_pd|Lab1_task1_nios_nios2_PD_cpu:cpu|Lab1_task1_nios_nios2_PD_cpu_register_bank_a_module:Lab1_task1_nios_nios2_PD_cpu_register_bank_a|altsyncram:the_altsyncram" File: D:/Users/Legion/Quartus and Verilog/Verilog/Third year/6th semester/labs/lab12 - lab_NIOSII_1/Lab1_task1/Lab1_task1_nios/synthesis/submodules/Lab1_task1_nios_nios2_PD_cpu.v Line: 58
Info (12133): Instantiated megafunction "Lab1_task1_nios:u0|Lab1_task1_nios_nios2_PD:nios2_pd|Lab1_task1_nios_nios2_PD_cpu:cpu|Lab1_task1_nios_nios2_PD_cpu_register_bank_a_module:Lab1_task1_nios_nios2_PD_cpu_register_bank_a|altsyncram:the_altsyncram" with the following parameter: File: D:/Users/Legion/Quartus and Verilog/Verilog/Third year/6th semester/labs/lab12 - lab_NIOSII_1/Lab1_task1/Lab1_task1_nios/synthesis/submodules/Lab1_task1_nios_nios2_PD_cpu.v Line: 58
    Info (12134): Parameter "address_reg_b" = "CLOCK0"
    Info (12134): Parameter "init_file" = "UNUSED"
    Info (12134): Parameter "maximum_depth" = "0"
    Info (12134): Parameter "numwords_a" = "32"
    Info (12134): Parameter "numwords_b" = "32"
    Info (12134): Parameter "operation_mode" = "DUAL_PORT"
    Info (12134): Parameter "outdata_reg_b" = "UNREGISTERED"
    Info (12134): Parameter "ram_block_type" = "AUTO"
    Info (12134): Parameter "rdcontrol_reg_b" = "CLOCK0"
    Info (12134): Parameter "read_during_write_mode_mixed_ports" = "DONT_CARE"
    Info (12134): Parameter "width_a" = "32"
    Info (12134): Parameter "width_b" = "32"
    Info (12134): Parameter "widthad_a" = "5"
    Info (12134): Parameter "widthad_b" = "5"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_6mc1.tdf
    Info (12023): Found entity 1: altsyncram_6mc1 File: D:/Users/Legion/Quartus and Verilog/Verilog/Third year/6th semester/labs/lab12 - lab_NIOSII_1/Lab1_task1/db/altsyncram_6mc1.tdf Line: 27
Info (12128): Elaborating entity "altsyncram_6mc1" for hierarchy "Lab1_task1_nios:u0|Lab1_task1_nios_nios2_PD:nios2_pd|Lab1_task1_nios_nios2_PD_cpu:cpu|Lab1_task1_nios_nios2_PD_cpu_register_bank_a_module:Lab1_task1_nios_nios2_PD_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_6mc1:auto_generated" File: d:/intelfpga/18.1/quartuslitesetup/quartus/libraries/megafunctions/altsyncram.tdf Line: 791
Info (12128): Elaborating entity "Lab1_task1_nios_nios2_PD_cpu_register_bank_b_module" for hierarchy "Lab1_task1_nios:u0|Lab1_task1_nios_nios2_PD:nios2_pd|Lab1_task1_nios_nios2_PD_cpu:cpu|Lab1_task1_nios_nios2_PD_cpu_register_bank_b_module:Lab1_task1_nios_nios2_PD_cpu_register_bank_b" File: D:/Users/Legion/Quartus and Verilog/Verilog/Third year/6th semester/labs/lab12 - lab_NIOSII_1/Lab1_task1/Lab1_task1_nios/synthesis/submodules/Lab1_task1_nios_nios2_PD_cpu.v Line: 1341
Info (12128): Elaborating entity "Lab1_task1_nios_onchip_mem" for hierarchy "Lab1_task1_nios:u0|Lab1_task1_nios_onchip_mem:onchip_mem" File: D:/Users/Legion/Quartus and Verilog/Verilog/Third year/6th semester/labs/lab12 - lab_NIOSII_1/Lab1_task1/Lab1_task1_nios/synthesis/Lab1_task1_nios.v Line: 72
Info (12128): Elaborating entity "altsyncram" for hierarchy "Lab1_task1_nios:u0|Lab1_task1_nios_onchip_mem:onchip_mem|altsyncram:the_altsyncram" File: D:/Users/Legion/Quartus and Verilog/Verilog/Third year/6th semester/labs/lab12 - lab_NIOSII_1/Lab1_task1/Lab1_task1_nios/synthesis/submodules/Lab1_task1_nios_onchip_mem.v Line: 69
Info (12130): Elaborated megafunction instantiation "Lab1_task1_nios:u0|Lab1_task1_nios_onchip_mem:onchip_mem|altsyncram:the_altsyncram" File: D:/Users/Legion/Quartus and Verilog/Verilog/Third year/6th semester/labs/lab12 - lab_NIOSII_1/Lab1_task1/Lab1_task1_nios/synthesis/submodules/Lab1_task1_nios_onchip_mem.v Line: 69
Info (12133): Instantiated megafunction "Lab1_task1_nios:u0|Lab1_task1_nios_onchip_mem:onchip_mem|altsyncram:the_altsyncram" with the following parameter: File: D:/Users/Legion/Quartus and Verilog/Verilog/Third year/6th semester/labs/lab12 - lab_NIOSII_1/Lab1_task1/Lab1_task1_nios/synthesis/submodules/Lab1_task1_nios_onchip_mem.v Line: 69
    Info (12134): Parameter "byte_size" = "8"
    Info (12134): Parameter "init_file" = "onchip_mem.hex"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "maximum_depth" = "4096"
    Info (12134): Parameter "numwords_a" = "4096"
    Info (12134): Parameter "operation_mode" = "SINGLE_PORT"
    Info (12134): Parameter "outdata_reg_a" = "UNREGISTERED"
    Info (12134): Parameter "ram_block_type" = "AUTO"
    Info (12134): Parameter "read_during_write_mode_mixed_ports" = "DONT_CARE"
    Info (12134): Parameter "read_during_write_mode_port_a" = "DONT_CARE"
    Info (12134): Parameter "width_a" = "32"
    Info (12134): Parameter "width_byteena_a" = "4"
    Info (12134): Parameter "widthad_a" = "12"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_6qf1.tdf
    Info (12023): Found entity 1: altsyncram_6qf1 File: D:/Users/Legion/Quartus and Verilog/Verilog/Third year/6th semester/labs/lab12 - lab_NIOSII_1/Lab1_task1/db/altsyncram_6qf1.tdf Line: 27
Info (12128): Elaborating entity "altsyncram_6qf1" for hierarchy "Lab1_task1_nios:u0|Lab1_task1_nios_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_6qf1:auto_generated" File: d:/intelfpga/18.1/quartuslitesetup/quartus/libraries/megafunctions/altsyncram.tdf Line: 791
Info (12128): Elaborating entity "Lab1_task1_nios_pio_LED" for hierarchy "Lab1_task1_nios:u0|Lab1_task1_nios_pio_LED:pio_led" File: D:/Users/Legion/Quartus and Verilog/Verilog/Third year/6th semester/labs/lab12 - lab_NIOSII_1/Lab1_task1/Lab1_task1_nios/synthesis/Lab1_task1_nios.v Line: 83
Info (12128): Elaborating entity "Lab1_task1_nios_pio_SW" for hierarchy "Lab1_task1_nios:u0|Lab1_task1_nios_pio_SW:pio_sw" File: D:/Users/Legion/Quartus and Verilog/Verilog/Third year/6th semester/labs/lab12 - lab_NIOSII_1/Lab1_task1/Lab1_task1_nios/synthesis/Lab1_task1_nios.v Line: 91
Info (12128): Elaborating entity "Lab1_task1_nios_mm_interconnect_0" for hierarchy "Lab1_task1_nios:u0|Lab1_task1_nios_mm_interconnect_0:mm_interconnect_0" File: D:/Users/Legion/Quartus and Verilog/Verilog/Third year/6th semester/labs/lab12 - lab_NIOSII_1/Lab1_task1/Lab1_task1_nios/synthesis/Lab1_task1_nios.v Line: 121
Info (12128): Elaborating entity "altera_merlin_master_translator" for hierarchy "Lab1_task1_nios:u0|Lab1_task1_nios_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_pd_data_master_translator" File: D:/Users/Legion/Quartus and Verilog/Verilog/Third year/6th semester/labs/lab12 - lab_NIOSII_1/Lab1_task1/Lab1_task1_nios/synthesis/submodules/Lab1_task1_nios_mm_interconnect_0.v Line: 337
Info (12128): Elaborating entity "altera_merlin_master_translator" for hierarchy "Lab1_task1_nios:u0|Lab1_task1_nios_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_pd_instruction_master_translator" File: D:/Users/Legion/Quartus and Verilog/Verilog/Third year/6th semester/labs/lab12 - lab_NIOSII_1/Lab1_task1/Lab1_task1_nios/synthesis/submodules/Lab1_task1_nios_mm_interconnect_0.v Line: 397
Info (12128): Elaborating entity "altera_merlin_slave_translator" for hierarchy "Lab1_task1_nios:u0|Lab1_task1_nios_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:onchip_mem_s1_translator" File: D:/Users/Legion/Quartus and Verilog/Verilog/Third year/6th semester/labs/lab12 - lab_NIOSII_1/Lab1_task1/Lab1_task1_nios/synthesis/submodules/Lab1_task1_nios_mm_interconnect_0.v Line: 461
Info (12128): Elaborating entity "altera_merlin_slave_translator" for hierarchy "Lab1_task1_nios:u0|Lab1_task1_nios_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pio_led_s1_translator" File: D:/Users/Legion/Quartus and Verilog/Verilog/Third year/6th semester/labs/lab12 - lab_NIOSII_1/Lab1_task1/Lab1_task1_nios/synthesis/submodules/Lab1_task1_nios_mm_interconnect_0.v Line: 525
Info (12128): Elaborating entity "altera_merlin_master_agent" for hierarchy "Lab1_task1_nios:u0|Lab1_task1_nios_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:nios2_pd_data_master_agent" File: D:/Users/Legion/Quartus and Verilog/Verilog/Third year/6th semester/labs/lab12 - lab_NIOSII_1/Lab1_task1/Lab1_task1_nios/synthesis/submodules/Lab1_task1_nios_mm_interconnect_0.v Line: 670
Info (12128): Elaborating entity "altera_merlin_master_agent" for hierarchy "Lab1_task1_nios:u0|Lab1_task1_nios_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:nios2_pd_instruction_master_agent" File: D:/Users/Legion/Quartus and Verilog/Verilog/Third year/6th semester/labs/lab12 - lab_NIOSII_1/Lab1_task1/Lab1_task1_nios/synthesis/submodules/Lab1_task1_nios_mm_interconnect_0.v Line: 751
Info (12128): Elaborating entity "altera_merlin_slave_agent" for hierarchy "Lab1_task1_nios:u0|Lab1_task1_nios_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:onchip_mem_s1_agent" File: D:/Users/Legion/Quartus and Verilog/Verilog/Third year/6th semester/labs/lab12 - lab_NIOSII_1/Lab1_task1/Lab1_task1_nios/synthesis/submodules/Lab1_task1_nios_mm_interconnect_0.v Line: 835
Info (12128): Elaborating entity "altera_merlin_burst_uncompressor" for hierarchy "Lab1_task1_nios:u0|Lab1_task1_nios_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:onchip_mem_s1_agent|altera_merlin_burst_uncompressor:uncompressor" File: D:/Users/Legion/Quartus and Verilog/Verilog/Third year/6th semester/labs/lab12 - lab_NIOSII_1/Lab1_task1/Lab1_task1_nios/synthesis/submodules/altera_merlin_slave_agent.sv Line: 608
Info (12128): Elaborating entity "altera_avalon_sc_fifo" for hierarchy "Lab1_task1_nios:u0|Lab1_task1_nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_mem_s1_agent_rsp_fifo" File: D:/Users/Legion/Quartus and Verilog/Verilog/Third year/6th semester/labs/lab12 - lab_NIOSII_1/Lab1_task1/Lab1_task1_nios/synthesis/submodules/Lab1_task1_nios_mm_interconnect_0.v Line: 876
Info (12128): Elaborating entity "Lab1_task1_nios_mm_interconnect_0_router" for hierarchy "Lab1_task1_nios:u0|Lab1_task1_nios_mm_interconnect_0:mm_interconnect_0|Lab1_task1_nios_mm_interconnect_0_router:router" File: D:/Users/Legion/Quartus and Verilog/Verilog/Third year/6th semester/labs/lab12 - lab_NIOSII_1/Lab1_task1/Lab1_task1_nios/synthesis/submodules/Lab1_task1_nios_mm_interconnect_0.v Line: 1142
Info (12128): Elaborating entity "Lab1_task1_nios_mm_interconnect_0_router_default_decode" for hierarchy "Lab1_task1_nios:u0|Lab1_task1_nios_mm_interconnect_0:mm_interconnect_0|Lab1_task1_nios_mm_interconnect_0_router:router|Lab1_task1_nios_mm_interconnect_0_router_default_decode:the_default_decode" File: D:/Users/Legion/Quartus and Verilog/Verilog/Third year/6th semester/labs/lab12 - lab_NIOSII_1/Lab1_task1/Lab1_task1_nios/synthesis/submodules/Lab1_task1_nios_mm_interconnect_0_router.sv Line: 186
Info (12128): Elaborating entity "Lab1_task1_nios_mm_interconnect_0_router_001" for hierarchy "Lab1_task1_nios:u0|Lab1_task1_nios_mm_interconnect_0:mm_interconnect_0|Lab1_task1_nios_mm_interconnect_0_router_001:router_001" File: D:/Users/Legion/Quartus and Verilog/Verilog/Third year/6th semester/labs/lab12 - lab_NIOSII_1/Lab1_task1/Lab1_task1_nios/synthesis/submodules/Lab1_task1_nios_mm_interconnect_0.v Line: 1158
Info (12128): Elaborating entity "Lab1_task1_nios_mm_interconnect_0_router_001_default_decode" for hierarchy "Lab1_task1_nios:u0|Lab1_task1_nios_mm_interconnect_0:mm_interconnect_0|Lab1_task1_nios_mm_interconnect_0_router_001:router_001|Lab1_task1_nios_mm_interconnect_0_router_001_default_decode:the_default_decode" File: D:/Users/Legion/Quartus and Verilog/Verilog/Third year/6th semester/labs/lab12 - lab_NIOSII_1/Lab1_task1/Lab1_task1_nios/synthesis/submodules/Lab1_task1_nios_mm_interconnect_0_router_001.sv Line: 174
Info (12128): Elaborating entity "Lab1_task1_nios_mm_interconnect_0_router_002" for hierarchy "Lab1_task1_nios:u0|Lab1_task1_nios_mm_interconnect_0:mm_interconnect_0|Lab1_task1_nios_mm_interconnect_0_router_002:router_002" File: D:/Users/Legion/Quartus and Verilog/Verilog/Third year/6th semester/labs/lab12 - lab_NIOSII_1/Lab1_task1/Lab1_task1_nios/synthesis/submodules/Lab1_task1_nios_mm_interconnect_0.v Line: 1174
Info (12128): Elaborating entity "Lab1_task1_nios_mm_interconnect_0_router_002_default_decode" for hierarchy "Lab1_task1_nios:u0|Lab1_task1_nios_mm_interconnect_0:mm_interconnect_0|Lab1_task1_nios_mm_interconnect_0_router_002:router_002|Lab1_task1_nios_mm_interconnect_0_router_002_default_decode:the_default_decode" File: D:/Users/Legion/Quartus and Verilog/Verilog/Third year/6th semester/labs/lab12 - lab_NIOSII_1/Lab1_task1/Lab1_task1_nios/synthesis/submodules/Lab1_task1_nios_mm_interconnect_0_router_002.sv Line: 178
Info (12128): Elaborating entity "Lab1_task1_nios_mm_interconnect_0_router_003" for hierarchy "Lab1_task1_nios:u0|Lab1_task1_nios_mm_interconnect_0:mm_interconnect_0|Lab1_task1_nios_mm_interconnect_0_router_003:router_003" File: D:/Users/Legion/Quartus and Verilog/Verilog/Third year/6th semester/labs/lab12 - lab_NIOSII_1/Lab1_task1/Lab1_task1_nios/synthesis/submodules/Lab1_task1_nios_mm_interconnect_0.v Line: 1190
Info (12128): Elaborating entity "Lab1_task1_nios_mm_interconnect_0_router_003_default_decode" for hierarchy "Lab1_task1_nios:u0|Lab1_task1_nios_mm_interconnect_0:mm_interconnect_0|Lab1_task1_nios_mm_interconnect_0_router_003:router_003|Lab1_task1_nios_mm_interconnect_0_router_003_default_decode:the_default_decode" File: D:/Users/Legion/Quartus and Verilog/Verilog/Third year/6th semester/labs/lab12 - lab_NIOSII_1/Lab1_task1/Lab1_task1_nios/synthesis/submodules/Lab1_task1_nios_mm_interconnect_0_router_003.sv Line: 173
Info (12128): Elaborating entity "Lab1_task1_nios_mm_interconnect_0_cmd_demux" for hierarchy "Lab1_task1_nios:u0|Lab1_task1_nios_mm_interconnect_0:mm_interconnect_0|Lab1_task1_nios_mm_interconnect_0_cmd_demux:cmd_demux" File: D:/Users/Legion/Quartus and Verilog/Verilog/Third year/6th semester/labs/lab12 - lab_NIOSII_1/Lab1_task1/Lab1_task1_nios/synthesis/submodules/Lab1_task1_nios_mm_interconnect_0.v Line: 1235
Info (12128): Elaborating entity "Lab1_task1_nios_mm_interconnect_0_cmd_demux_001" for hierarchy "Lab1_task1_nios:u0|Lab1_task1_nios_mm_interconnect_0:mm_interconnect_0|Lab1_task1_nios_mm_interconnect_0_cmd_demux_001:cmd_demux_001" File: D:/Users/Legion/Quartus and Verilog/Verilog/Third year/6th semester/labs/lab12 - lab_NIOSII_1/Lab1_task1/Lab1_task1_nios/synthesis/submodules/Lab1_task1_nios_mm_interconnect_0.v Line: 1252
Info (12128): Elaborating entity "Lab1_task1_nios_mm_interconnect_0_cmd_mux" for hierarchy "Lab1_task1_nios:u0|Lab1_task1_nios_mm_interconnect_0:mm_interconnect_0|Lab1_task1_nios_mm_interconnect_0_cmd_mux:cmd_mux" File: D:/Users/Legion/Quartus and Verilog/Verilog/Third year/6th semester/labs/lab12 - lab_NIOSII_1/Lab1_task1/Lab1_task1_nios/synthesis/submodules/Lab1_task1_nios_mm_interconnect_0.v Line: 1275
Info (12128): Elaborating entity "altera_merlin_arbitrator" for hierarchy "Lab1_task1_nios:u0|Lab1_task1_nios_mm_interconnect_0:mm_interconnect_0|Lab1_task1_nios_mm_interconnect_0_cmd_mux:cmd_mux|altera_merlin_arbitrator:arb" File: D:/Users/Legion/Quartus and Verilog/Verilog/Third year/6th semester/labs/lab12 - lab_NIOSII_1/Lab1_task1/Lab1_task1_nios/synthesis/submodules/Lab1_task1_nios_mm_interconnect_0_cmd_mux.sv Line: 287
Info (12128): Elaborating entity "altera_merlin_arb_adder" for hierarchy "Lab1_task1_nios:u0|Lab1_task1_nios_mm_interconnect_0:mm_interconnect_0|Lab1_task1_nios_mm_interconnect_0_cmd_mux:cmd_mux|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder" File: D:/Users/Legion/Quartus and Verilog/Verilog/Third year/6th semester/labs/lab12 - lab_NIOSII_1/Lab1_task1/Lab1_task1_nios/synthesis/submodules/altera_merlin_arbitrator.sv Line: 169
Info (12128): Elaborating entity "Lab1_task1_nios_mm_interconnect_0_cmd_mux_001" for hierarchy "Lab1_task1_nios:u0|Lab1_task1_nios_mm_interconnect_0:mm_interconnect_0|Lab1_task1_nios_mm_interconnect_0_cmd_mux_001:cmd_mux_001" File: D:/Users/Legion/Quartus and Verilog/Verilog/Third year/6th semester/labs/lab12 - lab_NIOSII_1/Lab1_task1/Lab1_task1_nios/synthesis/submodules/Lab1_task1_nios_mm_interconnect_0.v Line: 1292
Info (12128): Elaborating entity "Lab1_task1_nios_mm_interconnect_0_rsp_demux" for hierarchy "Lab1_task1_nios:u0|Lab1_task1_nios_mm_interconnect_0:mm_interconnect_0|Lab1_task1_nios_mm_interconnect_0_rsp_demux:rsp_demux" File: D:/Users/Legion/Quartus and Verilog/Verilog/Third year/6th semester/labs/lab12 - lab_NIOSII_1/Lab1_task1/Lab1_task1_nios/synthesis/submodules/Lab1_task1_nios_mm_interconnect_0.v Line: 1332
Info (12128): Elaborating entity "Lab1_task1_nios_mm_interconnect_0_rsp_mux" for hierarchy "Lab1_task1_nios:u0|Lab1_task1_nios_mm_interconnect_0:mm_interconnect_0|Lab1_task1_nios_mm_interconnect_0_rsp_mux:rsp_mux" File: D:/Users/Legion/Quartus and Verilog/Verilog/Third year/6th semester/labs/lab12 - lab_NIOSII_1/Lab1_task1/Lab1_task1_nios/synthesis/submodules/Lab1_task1_nios_mm_interconnect_0.v Line: 1395
Info (12128): Elaborating entity "altera_merlin_arbitrator" for hierarchy "Lab1_task1_nios:u0|Lab1_task1_nios_mm_interconnect_0:mm_interconnect_0|Lab1_task1_nios_mm_interconnect_0_rsp_mux:rsp_mux|altera_merlin_arbitrator:arb" File: D:/Users/Legion/Quartus and Verilog/Verilog/Third year/6th semester/labs/lab12 - lab_NIOSII_1/Lab1_task1/Lab1_task1_nios/synthesis/submodules/Lab1_task1_nios_mm_interconnect_0_rsp_mux.sv Line: 326
Info (12128): Elaborating entity "altera_merlin_arb_adder" for hierarchy "Lab1_task1_nios:u0|Lab1_task1_nios_mm_interconnect_0:mm_interconnect_0|Lab1_task1_nios_mm_interconnect_0_rsp_mux:rsp_mux|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder" File: D:/Users/Legion/Quartus and Verilog/Verilog/Third year/6th semester/labs/lab12 - lab_NIOSII_1/Lab1_task1/Lab1_task1_nios/synthesis/submodules/altera_merlin_arbitrator.sv Line: 169
Info (12128): Elaborating entity "Lab1_task1_nios_mm_interconnect_0_rsp_mux_001" for hierarchy "Lab1_task1_nios:u0|Lab1_task1_nios_mm_interconnect_0:mm_interconnect_0|Lab1_task1_nios_mm_interconnect_0_rsp_mux_001:rsp_mux_001" File: D:/Users/Legion/Quartus and Verilog/Verilog/Third year/6th semester/labs/lab12 - lab_NIOSII_1/Lab1_task1/Lab1_task1_nios/synthesis/submodules/Lab1_task1_nios_mm_interconnect_0.v Line: 1412
Info (12128): Elaborating entity "Lab1_task1_nios_mm_interconnect_0_avalon_st_adapter" for hierarchy "Lab1_task1_nios:u0|Lab1_task1_nios_mm_interconnect_0:mm_interconnect_0|Lab1_task1_nios_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter" File: D:/Users/Legion/Quartus and Verilog/Verilog/Third year/6th semester/labs/lab12 - lab_NIOSII_1/Lab1_task1/Lab1_task1_nios/synthesis/submodules/Lab1_task1_nios_mm_interconnect_0.v Line: 1441
Info (12128): Elaborating entity "Lab1_task1_nios_mm_interconnect_0_avalon_st_adapter_error_adapter_0" for hierarchy "Lab1_task1_nios:u0|Lab1_task1_nios_mm_interconnect_0:mm_interconnect_0|Lab1_task1_nios_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter|Lab1_task1_nios_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0" File: D:/Users/Legion/Quartus and Verilog/Verilog/Third year/6th semester/labs/lab12 - lab_NIOSII_1/Lab1_task1/Lab1_task1_nios/synthesis/submodules/Lab1_task1_nios_mm_interconnect_0_avalon_st_adapter.v Line: 200
Info (12128): Elaborating entity "Lab1_task1_nios_irq_mapper" for hierarchy "Lab1_task1_nios:u0|Lab1_task1_nios_irq_mapper:irq_mapper" File: D:/Users/Legion/Quartus and Verilog/Verilog/Third year/6th semester/labs/lab12 - lab_NIOSII_1/Lab1_task1/Lab1_task1_nios/synthesis/Lab1_task1_nios.v Line: 127
Info (12128): Elaborating entity "altera_reset_controller" for hierarchy "Lab1_task1_nios:u0|altera_reset_controller:rst_controller" File: D:/Users/Legion/Quartus and Verilog/Verilog/Third year/6th semester/labs/lab12 - lab_NIOSII_1/Lab1_task1/Lab1_task1_nios/synthesis/Lab1_task1_nios.v Line: 190
Info (12128): Elaborating entity "altera_reset_synchronizer" for hierarchy "Lab1_task1_nios:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1" File: D:/Users/Legion/Quartus and Verilog/Verilog/Third year/6th semester/labs/lab12 - lab_NIOSII_1/Lab1_task1/Lab1_task1_nios/synthesis/submodules/altera_reset_controller.v Line: 208
Info (12128): Elaborating entity "altera_reset_synchronizer" for hierarchy "Lab1_task1_nios:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1" File: D:/Users/Legion/Quartus and Verilog/Verilog/Third year/6th semester/labs/lab12 - lab_NIOSII_1/Lab1_task1/Lab1_task1_nios/synthesis/submodules/altera_reset_controller.v Line: 220
Info (13000): Registers with preset signals will power-up high File: D:/Users/Legion/Quartus and Verilog/Verilog/Third year/6th semester/labs/lab12 - lab_NIOSII_1/Lab1_task1/Lab1_task1_nios/synthesis/submodules/altera_merlin_master_agent.sv Line: 239
Info (13003): DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back
Info (286030): Timing-Driven Synthesis is running
Info (17049): 12 registers lost all their fanouts during netlist optimizations.
Info (144001): Generated suppressed messages file D:/Users/Legion/Quartus and Verilog/Verilog/Third year/6th semester/labs/lab12 - lab_NIOSII_1/Lab1_task1/output_files/Lab1_task1.map.smsg
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL
Info (21057): Implemented 911 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 3 input pins
    Info (21059): Implemented 8 output pins
    Info (21061): Implemented 804 logic cells
    Info (21064): Implemented 96 RAM segments
Info: Quartus Prime Analysis & Synthesis was successful. 0 errors, 0 warnings
    Info: Peak virtual memory: 4937 megabytes
    Info: Processing ended: Tue Apr 09 13:20:41 2024
    Info: Elapsed time: 00:00:10
    Info: Total CPU time (on all processors): 00:00:09


+------------------------------------------+
; Analysis & Synthesis Suppressed Messages ;
+------------------------------------------+
The suppressed messages can be found in D:/Users/Legion/Quartus and Verilog/Verilog/Third year/6th semester/labs/lab12 - lab_NIOSII_1/Lab1_task1/output_files/Lab1_task1.map.smsg.


