// Seed: 1505586439
module module_0 (
    id_1,
    id_2
);
  output id_2;
  output id_1;
  logic id_2;
  logic id_3;
  always @(posedge 1 or posedge 1) begin
    id_2 = 1;
  end
  logic id_4;
endmodule
