<stg><name>max_pooling2d_fix16</name>


<trans_list>

<trans id="104" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="105" from="2" to="3">
<condition id="-1">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="106" from="3" to="4">
<condition id="-1">
<or_exp><and_exp><literal name="exitcond4" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="119" from="3" to="2">
<condition id="-1">
<or_exp><and_exp><literal name="exitcond4" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="107" from="4" to="5">
<condition id="-1">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="118" from="4" to="3">
<condition id="-1">
<or_exp><and_exp><literal name="exitcond3" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="108" from="5" to="6">
<condition id="-1">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="117" from="5" to="4">
<condition id="-1">
<or_exp><and_exp><literal name="exitcond2" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="110" from="6" to="7">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="111" from="7" to="8">
<condition id="-1">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="116" from="7" to="5">
<condition id="-1">
<or_exp><and_exp><literal name="exitcond" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="113" from="8" to="9">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="114" from="9" to="10">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="115" from="10" to="7">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="11" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8" bw="16" op_0_bw="32">
<![CDATA[
:0  %buffer = alloca i16

]]></Node>
<StgValue><ssdm name="buffer"/></StgValue>
</operation>

<operation id="12" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
:1  %output_width_read = call i5 @_ssdm_op_Read.ap_auto.i5(i5 %output_width)

]]></Node>
<StgValue><ssdm name="output_width_read"/></StgValue>
</operation>

<operation id="13" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="10" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
:2  %output_height_read = call i5 @_ssdm_op_Read.ap_auto.i5(i5 %output_height)

]]></Node>
<StgValue><ssdm name="output_height_read"/></StgValue>
</operation>

<operation id="14" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="11" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
:3  %output_depth_read = call i6 @_ssdm_op_Read.ap_auto.i6(i6 %output_depth)

]]></Node>
<StgValue><ssdm name="output_depth_read"/></StgValue>
</operation>

<operation id="15" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
:4  %input_width_read = call i6 @_ssdm_op_Read.ap_auto.i6(i6 %input_width)

]]></Node>
<StgValue><ssdm name="input_width_read"/></StgValue>
</operation>

<operation id="16" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="13" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
:5  %input_height_read = call i7 @_ssdm_op_Read.ap_auto.i7(i7 %input_height)

]]></Node>
<StgValue><ssdm name="input_height_read"/></StgValue>
</operation>

<operation id="17" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="14" bw="6" op_0_bw="5">
<![CDATA[
:6  %output_width_cast3 = sext i5 %output_width_read to i6

]]></Node>
<StgValue><ssdm name="output_width_cast3"/></StgValue>
</operation>

<operation id="18" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="15" bw="6" op_0_bw="5">
<![CDATA[
:7  %output_height_cast2 = sext i5 %output_height_read to i6

]]></Node>
<StgValue><ssdm name="output_height_cast2"/></StgValue>
</operation>

<operation id="19" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="16" bw="7" op_0_bw="6">
<![CDATA[
:8  %input_width_cast = sext i6 %input_width_read to i7

]]></Node>
<StgValue><ssdm name="input_width_cast"/></StgValue>
</operation>

<operation id="20" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="17" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0">
<![CDATA[
:9  call void (...)* @_ssdm_op_SpecResourceLimit(i32 0, [4 x i8]* @p_str9, [1 x i8]* @p_str110, [1 x i8]* @p_str110, [1 x i8]* @p_str110) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="21" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="18" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0">
<![CDATA[
:10  call void (...)* @_ssdm_op_SpecResourceLimit(i32 0, [4 x i8]* @p_str211, [1 x i8]* @p_str110, [1 x i8]* @p_str110, [1 x i8]* @p_str110) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="22" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="9" op_0_bw="7">
<![CDATA[
:11  %tmp_cast = zext i7 %input_height_read to i9

]]></Node>
<StgValue><ssdm name="tmp_cast"/></StgValue>
</operation>

<operation id="23" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="20" bw="14" op_0_bw="7">
<![CDATA[
:12  %tmp_69_cast = zext i7 %input_width_cast to i14

]]></Node>
<StgValue><ssdm name="tmp_69_cast"/></StgValue>
</operation>

<operation id="24" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="21" bw="8" op_0_bw="6">
<![CDATA[
:13  %tmp_70_cast = zext i6 %output_height_cast2 to i8

]]></Node>
<StgValue><ssdm name="tmp_70_cast"/></StgValue>
</operation>

<operation id="25" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="22" bw="12" op_0_bw="6">
<![CDATA[
:14  %tmp_71_cast = zext i6 %output_width_cast3 to i12

]]></Node>
<StgValue><ssdm name="tmp_71_cast"/></StgValue>
</operation>

<operation id="26" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="23" bw="0" op_0_bw="0">
<![CDATA[
:15  br label %.loopexit

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="27" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="25" bw="5" op_0_bw="5" op_1_bw="0">
<![CDATA[
.loopexit:0  %out_d = phi i5 [ 0, %0 ], [ %out_d_3, %.loopexit.loopexit ]

]]></Node>
<StgValue><ssdm name="out_d"/></StgValue>
</operation>

<operation id="28" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="26" bw="9" op_0_bw="9" op_1_bw="0">
<![CDATA[
.loopexit:1  %phi_mul = phi i9 [ 0, %0 ], [ %next_mul, %.loopexit.loopexit ]

]]></Node>
<StgValue><ssdm name="phi_mul"/></StgValue>
</operation>

<operation id="29" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="27" bw="8" op_0_bw="8" op_1_bw="0">
<![CDATA[
.loopexit:2  %phi_mul2 = phi i8 [ 0, %0 ], [ %next_mul3, %.loopexit.loopexit ]

]]></Node>
<StgValue><ssdm name="phi_mul2"/></StgValue>
</operation>

<operation id="30" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="28" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.loopexit:3  %next_mul3 = add i8 %phi_mul2, %tmp_70_cast

]]></Node>
<StgValue><ssdm name="next_mul3"/></StgValue>
</operation>

<operation id="31" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="29" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
.loopexit:4  %next_mul = add i9 %phi_mul, %tmp_cast

]]></Node>
<StgValue><ssdm name="next_mul"/></StgValue>
</operation>

<operation id="32" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="30" bw="6" op_0_bw="5">
<![CDATA[
.loopexit:5  %out_d_cast = zext i5 %out_d to i6

]]></Node>
<StgValue><ssdm name="out_d_cast"/></StgValue>
</operation>

<operation id="33" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="31" bw="1" op_0_bw="6" op_1_bw="6">
<![CDATA[
.loopexit:6  %exitcond5 = icmp eq i6 %out_d_cast, %output_depth_read

]]></Node>
<StgValue><ssdm name="exitcond5"/></StgValue>
</operation>

<operation id="34" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="32" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.loopexit:7  %empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 8, i64 16, i64 0)

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="35" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="33" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
.loopexit:8  %out_d_3 = add i5 %out_d, 1

]]></Node>
<StgValue><ssdm name="out_d_3"/></StgValue>
</operation>

<operation id="36" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="34" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.loopexit:9  br i1 %exitcond5, label %3, label %.preheader9.preheader

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="37" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="36" bw="0" op_0_bw="0">
<![CDATA[
.preheader9.preheader:0  br label %.preheader9

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="38" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="114" bw="0">
<![CDATA[
:0  ret void

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="39" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="38" bw="4" op_0_bw="4" op_1_bw="0">
<![CDATA[
.preheader9:0  %out_h = phi i4 [ %out_h_3, %.preheader9.loopexit ], [ 0, %.preheader9.preheader ]

]]></Node>
<StgValue><ssdm name="out_h"/></StgValue>
</operation>

<operation id="40" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="39" bw="5" op_0_bw="4">
<![CDATA[
.preheader9:1  %out_h_cast = zext i4 %out_h to i5

]]></Node>
<StgValue><ssdm name="out_h_cast"/></StgValue>
</operation>

<operation id="41" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="40" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
.preheader9:2  %exitcond4 = icmp eq i5 %out_h_cast, %output_height_read

]]></Node>
<StgValue><ssdm name="exitcond4"/></StgValue>
</operation>

<operation id="42" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="41" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader9:3  %empty_32 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 7, i64 14, i64 0)

]]></Node>
<StgValue><ssdm name="empty_32"/></StgValue>
</operation>

<operation id="43" st_id="3" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="42" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
.preheader9:4  %out_h_3 = add i4 %out_h, 1

]]></Node>
<StgValue><ssdm name="out_h_3"/></StgValue>
</operation>

<operation id="44" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="43" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader9:5  br i1 %exitcond4, label %.loopexit.loopexit, label %.preheader8.preheader

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="45" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="45" bw="8" op_0_bw="4">
<![CDATA[
.preheader8.preheader:0  %tmp_75_cast1 = zext i4 %out_h to i8

]]></Node>
<StgValue><ssdm name="tmp_75_cast1"/></StgValue>
</operation>

<operation id="46" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="46" bw="5" op_0_bw="5" op_1_bw="4" op_2_bw="1">
<![CDATA[
.preheader8.preheader:1  %tmp_s = call i5 @_ssdm_op_BitConcatenate.i5.i4.i1(i4 %out_h, i1 false)

]]></Node>
<StgValue><ssdm name="tmp_s"/></StgValue>
</operation>

<operation id="47" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="47" bw="9" op_0_bw="5">
<![CDATA[
.preheader8.preheader:2  %tmp_76_cast = zext i5 %tmp_s to i9

]]></Node>
<StgValue><ssdm name="tmp_76_cast"/></StgValue>
</operation>

<operation id="48" st_id="3" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="48" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader8.preheader:3  %tmp2 = add i8 %tmp_75_cast1, %phi_mul2

]]></Node>
<StgValue><ssdm name="tmp2"/></StgValue>
</operation>

<operation id="49" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="49" bw="12" op_0_bw="8">
<![CDATA[
.preheader8.preheader:4  %tmp2_cast = zext i8 %tmp2 to i12

]]></Node>
<StgValue><ssdm name="tmp2_cast"/></StgValue>
</operation>

<operation id="50" st_id="3" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="50" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
.preheader8.preheader:5  %tmp3 = mul i12 %tmp_71_cast, %tmp2_cast

]]></Node>
<StgValue><ssdm name="tmp3"/></StgValue>
</operation>

<operation id="51" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="51" bw="0" op_0_bw="0">
<![CDATA[
.preheader8.preheader:6  br label %.preheader8

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="52" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="112" bw="0" op_0_bw="0">
<![CDATA[
.loopexit.loopexit:0  br label %.loopexit

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="53" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="53" bw="4" op_0_bw="4" op_1_bw="0">
<![CDATA[
.preheader8:0  %out_w = phi i4 [ %out_w_3, %2 ], [ 0, %.preheader8.preheader ]

]]></Node>
<StgValue><ssdm name="out_w"/></StgValue>
</operation>

<operation id="54" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="54" bw="5" op_0_bw="4">
<![CDATA[
.preheader8:1  %out_w_cast = zext i4 %out_w to i5

]]></Node>
<StgValue><ssdm name="out_w_cast"/></StgValue>
</operation>

<operation id="55" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="55" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
.preheader8:2  %exitcond3 = icmp eq i5 %out_w_cast, %output_width_read

]]></Node>
<StgValue><ssdm name="exitcond3"/></StgValue>
</operation>

<operation id="56" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="56" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader8:3  %empty_33 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 7, i64 14, i64 0)

]]></Node>
<StgValue><ssdm name="empty_33"/></StgValue>
</operation>

<operation id="57" st_id="4" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="57" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
.preheader8:4  %out_w_3 = add i4 %out_w, 1

]]></Node>
<StgValue><ssdm name="out_w_3"/></StgValue>
</operation>

<operation id="58" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="58" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader8:5  br i1 %exitcond3, label %.preheader9.loopexit, label %.preheader7.preheader

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="59" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="60" bw="12" op_0_bw="4">
<![CDATA[
.preheader7.preheader:0  %tmp_78_cast1 = zext i4 %out_w to i12

]]></Node>
<StgValue><ssdm name="tmp_78_cast1"/></StgValue>
</operation>

<operation id="60" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="61" bw="5" op_0_bw="5" op_1_bw="4" op_2_bw="1">
<![CDATA[
.preheader7.preheader:1  %tmp_51 = call i5 @_ssdm_op_BitConcatenate.i5.i4.i1(i4 %out_w, i1 false)

]]></Node>
<StgValue><ssdm name="tmp_51"/></StgValue>
</operation>

<operation id="61" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="62" bw="14" op_0_bw="5">
<![CDATA[
.preheader7.preheader:2  %tmp_79_cast = zext i5 %tmp_51 to i14

]]></Node>
<StgValue><ssdm name="tmp_79_cast"/></StgValue>
</operation>

<operation id="62" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="63" bw="0" op_0_bw="0">
<![CDATA[
.preheader7.preheader:3  br label %.preheader7

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="63" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="110" bw="0" op_0_bw="0">
<![CDATA[
.preheader9.loopexit:0  br label %.preheader9

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="64" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="65" bw="2" op_0_bw="2" op_1_bw="0">
<![CDATA[
.preheader7:0  %in_h = phi i2 [ 0, %.preheader7.preheader ], [ %in_h_1, %.preheader7.loopexit ]

]]></Node>
<StgValue><ssdm name="in_h"/></StgValue>
</operation>

<operation id="65" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="66" bw="1" op_0_bw="2">
<![CDATA[
.preheader7:1  %tmp_52 = trunc i2 %in_h to i1

]]></Node>
<StgValue><ssdm name="tmp_52"/></StgValue>
</operation>

<operation id="66" st_id="5" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="67" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
.preheader7:2  %exitcond2 = icmp eq i2 %in_h, -2

]]></Node>
<StgValue><ssdm name="exitcond2"/></StgValue>
</operation>

<operation id="67" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="68" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader7:3  %empty_34 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 2, i64 2, i64 2)

]]></Node>
<StgValue><ssdm name="empty_34"/></StgValue>
</operation>

<operation id="68" st_id="5" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="69" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
.preheader7:4  %in_h_1 = add i2 1, %in_h

]]></Node>
<StgValue><ssdm name="in_h_1"/></StgValue>
</operation>

<operation id="69" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="70" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader7:5  br i1 %exitcond2, label %2, label %.preheader.preheader

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="70" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="72" bw="9" op_0_bw="2">
<![CDATA[
.preheader.preheader:0  %tmp_82_cast = zext i2 %in_h to i9

]]></Node>
<StgValue><ssdm name="tmp_82_cast"/></StgValue>
</operation>

<operation id="71" st_id="5" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="73" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
.preheader.preheader:1  %tmp4 = add i9 %phi_mul, %tmp_82_cast

]]></Node>
<StgValue><ssdm name="tmp4"/></StgValue>
</operation>

<operation id="72" st_id="5" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="74" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
.preheader.preheader:2  %tmp = add i9 %tmp4, %tmp_76_cast

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="73" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="103" bw="16" op_0_bw="16">
<![CDATA[
:0  %buffer_load = load i16* %buffer

]]></Node>
<StgValue><ssdm name="buffer_load"/></StgValue>
</operation>

<operation id="74" st_id="5" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="104" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
:1  %tmp_53 = add i12 %tmp3, %tmp_78_cast1

]]></Node>
<StgValue><ssdm name="tmp_53"/></StgValue>
</operation>

<operation id="75" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="105" bw="64" op_0_bw="12">
<![CDATA[
:2  %tmp_54 = zext i12 %tmp_53 to i64

]]></Node>
<StgValue><ssdm name="tmp_54"/></StgValue>
</operation>

<operation id="76" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="106" bw="14" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:3  %output_addr = getelementptr [14400 x i16]* %output_r, i64 0, i64 %tmp_54

]]></Node>
<StgValue><ssdm name="output_addr"/></StgValue>
</operation>

<operation id="77" st_id="5" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="107" bw="0" op_0_bw="16" op_1_bw="14">
<![CDATA[
:4  store i16 %buffer_load, i16* %output_addr, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="78" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="108" bw="0" op_0_bw="0">
<![CDATA[
:5  br label %.preheader8

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="6" st_id="6">

<operation id="79" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="75" bw="14" op_0_bw="9">
<![CDATA[
.preheader.preheader:3  %tmp_cast_35 = zext i9 %tmp to i14

]]></Node>
<StgValue><ssdm name="tmp_cast_35"/></StgValue>
</operation>

<operation id="80" st_id="6" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="76" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
.preheader.preheader:4  %tmp1 = mul i14 %tmp_cast_35, %tmp_69_cast

]]></Node>
<StgValue><ssdm name="tmp1"/></StgValue>
</operation>

<operation id="81" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="77" bw="0" op_0_bw="0">
<![CDATA[
.preheader.preheader:5  br label %.preheader

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="7" st_id="7">

<operation id="82" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="79" bw="2" op_0_bw="2" op_1_bw="0">
<![CDATA[
.preheader:0  %in_w = phi i2 [ %in_w_1, %1 ], [ 0, %.preheader.preheader ]

]]></Node>
<StgValue><ssdm name="in_w"/></StgValue>
</operation>

<operation id="83" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="80" bw="1" op_0_bw="2">
<![CDATA[
.preheader:1  %tmp_55 = trunc i2 %in_w to i1

]]></Node>
<StgValue><ssdm name="tmp_55"/></StgValue>
</operation>

<operation id="84" st_id="7" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="81" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
.preheader:2  %exitcond = icmp eq i2 %in_w, -2

]]></Node>
<StgValue><ssdm name="exitcond"/></StgValue>
</operation>

<operation id="85" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="82" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader:3  %empty_36 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 2, i64 2, i64 2)

]]></Node>
<StgValue><ssdm name="empty_36"/></StgValue>
</operation>

<operation id="86" st_id="7" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="83" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
.preheader:4  %in_w_1 = add i2 1, %in_w

]]></Node>
<StgValue><ssdm name="in_w_1"/></StgValue>
</operation>

<operation id="87" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="84" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader:5  br i1 %exitcond, label %.preheader7.loopexit, label %1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="88" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="87" bw="14" op_0_bw="2">
<![CDATA[
:1  %tmp_83_cast = zext i2 %in_w to i14

]]></Node>
<StgValue><ssdm name="tmp_83_cast"/></StgValue>
</operation>

<operation id="89" st_id="7" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="88" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
:2  %tmp5 = add i14 %tmp1, %tmp_83_cast

]]></Node>
<StgValue><ssdm name="tmp5"/></StgValue>
</operation>

<operation id="90" st_id="7" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="89" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
:3  %tmp_56 = add i14 %tmp5, %tmp_79_cast

]]></Node>
<StgValue><ssdm name="tmp_56"/></StgValue>
</operation>

<operation id="91" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="101" bw="0" op_0_bw="0">
<![CDATA[
.preheader7.loopexit:0  br label %.preheader7

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="8" st_id="8">

<operation id="92" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="90" bw="64" op_0_bw="14">
<![CDATA[
:4  %tmp_57 = zext i14 %tmp_56 to i64

]]></Node>
<StgValue><ssdm name="tmp_57"/></StgValue>
</operation>

<operation id="93" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="91" bw="14" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:5  %input_addr = getelementptr [14400 x i16]* %input_r, i64 0, i64 %tmp_57

]]></Node>
<StgValue><ssdm name="input_addr"/></StgValue>
</operation>

<operation id="94" st_id="8" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="92" bw="16" op_0_bw="14">
<![CDATA[
:6  %tmp_62 = load i16* %input_addr, align 2

]]></Node>
<StgValue><ssdm name="tmp_62"/></StgValue>
</operation>
</state>

<state id="9" st_id="9">

<operation id="95" st_id="9" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="92" bw="16" op_0_bw="14">
<![CDATA[
:6  %tmp_62 = load i16* %input_addr, align 2

]]></Node>
<StgValue><ssdm name="tmp_62"/></StgValue>
</operation>
</state>

<state id="10" st_id="10">

<operation id="96" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="86" bw="16" op_0_bw="16">
<![CDATA[
:0  %buffer_load_1 = load i16* %buffer

]]></Node>
<StgValue><ssdm name="buffer_load_1"/></StgValue>
</operation>

<operation id="97" st_id="10" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="93" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:7  %tmp_58 = or i1 %tmp_55, %tmp_52

]]></Node>
<StgValue><ssdm name="tmp_58"/></StgValue>
</operation>

<operation id="98" st_id="10" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="94" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:8  %tmp_59 = xor i1 %tmp_58, true

]]></Node>
<StgValue><ssdm name="tmp_59"/></StgValue>
</operation>

<operation id="99" st_id="10" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="95" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
:9  %tmp_60 = icmp slt i16 %buffer_load_1, %tmp_62

]]></Node>
<StgValue><ssdm name="tmp_60"/></StgValue>
</operation>

<operation id="100" st_id="10" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="96" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:10  %or_cond6 = or i1 %tmp_60, %tmp_59

]]></Node>
<StgValue><ssdm name="or_cond6"/></StgValue>
</operation>

<operation id="101" st_id="10" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="97" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
:11  %buffer_5 = select i1 %or_cond6, i16 %tmp_62, i16 %buffer_load_1

]]></Node>
<StgValue><ssdm name="buffer_5"/></StgValue>
</operation>

<operation id="102" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="98" bw="0" op_0_bw="16" op_1_bw="16">
<![CDATA[
:12  store i16 %buffer_5, i16* %buffer

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="103" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="99" bw="0" op_0_bw="0">
<![CDATA[
:13  br label %.preheader

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>
</state_list>


<ports>
<port id="120" name="input_height" dir="0" iftype="0">
<core>NULL</core><StgValue><ssdm name="input_height"/></StgValue>
</port>
<port id="121" name="input_width" dir="0" iftype="0">
<core>NULL</core><StgValue><ssdm name="input_width"/></StgValue>
</port>
<port id="122" name="input_r" dir="0" iftype="1">
<core>RAM</core><StgValue><ssdm name="input_r"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</port>
<port id="123" name="output_depth" dir="0" iftype="0">
<core>NULL</core><StgValue><ssdm name="output_depth"/></StgValue>
</port>
<port id="124" name="output_height" dir="0" iftype="0">
<core>NULL</core><StgValue><ssdm name="output_height"/></StgValue>
</port>
<port id="125" name="output_width" dir="0" iftype="0">
<core>NULL</core><StgValue><ssdm name="output_width"/></StgValue>
</port>
<port id="126" name="output_r" dir="1" iftype="1">
<core>RAM</core><StgValue><ssdm name="output_r"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</port>
</ports>


<dataflows>
<dataflow id="128" from="StgValue_127" to="buffer" fromId="127" toId="11">
</dataflow>
<dataflow id="130" from="_ssdm_op_Read.ap_auto.i5" to="output_width_read" fromId="129" toId="12">
</dataflow>
<dataflow id="131" from="output_width" to="output_width_read" fromId="125" toId="12">
</dataflow>
<dataflow id="132" from="_ssdm_op_Read.ap_auto.i5" to="output_height_read" fromId="129" toId="13">
</dataflow>
<dataflow id="133" from="output_height" to="output_height_read" fromId="124" toId="13">
</dataflow>
<dataflow id="135" from="_ssdm_op_Read.ap_auto.i6" to="output_depth_read" fromId="134" toId="14">
</dataflow>
<dataflow id="136" from="output_depth" to="output_depth_read" fromId="123" toId="14">
</dataflow>
<dataflow id="137" from="_ssdm_op_Read.ap_auto.i6" to="input_width_read" fromId="134" toId="15">
</dataflow>
<dataflow id="138" from="input_width" to="input_width_read" fromId="121" toId="15">
</dataflow>
<dataflow id="140" from="_ssdm_op_Read.ap_auto.i7" to="input_height_read" fromId="139" toId="16">
</dataflow>
<dataflow id="141" from="input_height" to="input_height_read" fromId="120" toId="16">
</dataflow>
<dataflow id="142" from="output_width_read" to="output_width_cast3" fromId="12" toId="17">
</dataflow>
<dataflow id="143" from="output_height_read" to="output_height_cast2" fromId="13" toId="18">
</dataflow>
<dataflow id="144" from="input_width_read" to="input_width_cast" fromId="15" toId="19">
</dataflow>
<dataflow id="146" from="_ssdm_op_SpecResourceLimit" to="StgValue_20" fromId="145" toId="20">
</dataflow>
<dataflow id="148" from="StgValue_147" to="StgValue_20" fromId="147" toId="20">
</dataflow>
<dataflow id="150" from="p_str9" to="StgValue_20" fromId="149" toId="20">
</dataflow>
<dataflow id="152" from="p_str110" to="StgValue_20" fromId="151" toId="20">
</dataflow>
<dataflow id="153" from="p_str110" to="StgValue_20" fromId="151" toId="20">
</dataflow>
<dataflow id="154" from="p_str110" to="StgValue_20" fromId="151" toId="20">
</dataflow>
<dataflow id="155" from="_ssdm_op_SpecResourceLimit" to="StgValue_21" fromId="145" toId="21">
</dataflow>
<dataflow id="156" from="StgValue_147" to="StgValue_21" fromId="147" toId="21">
</dataflow>
<dataflow id="158" from="p_str211" to="StgValue_21" fromId="157" toId="21">
</dataflow>
<dataflow id="159" from="p_str110" to="StgValue_21" fromId="151" toId="21">
</dataflow>
<dataflow id="160" from="p_str110" to="StgValue_21" fromId="151" toId="21">
</dataflow>
<dataflow id="161" from="p_str110" to="StgValue_21" fromId="151" toId="21">
</dataflow>
<dataflow id="162" from="input_height_read" to="tmp_cast" fromId="16" toId="22">
</dataflow>
<dataflow id="163" from="input_width_cast" to="tmp_69_cast" fromId="19" toId="23">
</dataflow>
<dataflow id="164" from="output_height_cast2" to="tmp_70_cast" fromId="18" toId="24">
</dataflow>
<dataflow id="165" from="output_width_cast3" to="tmp_71_cast" fromId="17" toId="25">
</dataflow>
<dataflow id="167" from="StgValue_166" to="out_d" fromId="166" toId="27">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="168" from="StgValue_26" to="out_d" fromId="26" toId="27">
</dataflow>
<dataflow id="169" from="out_d_3" to="out_d" fromId="35" toId="27">
<BackEdge/>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond4" val="1"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="170" from="StgValue_52" to="out_d" fromId="52" toId="27">
<BackEdge/>
</dataflow>
<dataflow id="172" from="StgValue_171" to="phi_mul" fromId="171" toId="28">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="173" from="StgValue_26" to="phi_mul" fromId="26" toId="28">
</dataflow>
<dataflow id="174" from="next_mul" to="phi_mul" fromId="31" toId="28">
<BackEdge/>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond4" val="1"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="175" from="StgValue_52" to="phi_mul" fromId="52" toId="28">
<BackEdge/>
</dataflow>
<dataflow id="177" from="StgValue_176" to="phi_mul2" fromId="176" toId="29">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="178" from="StgValue_26" to="phi_mul2" fromId="26" toId="29">
</dataflow>
<dataflow id="179" from="next_mul3" to="phi_mul2" fromId="30" toId="29">
<BackEdge/>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond4" val="1"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="180" from="StgValue_52" to="phi_mul2" fromId="52" toId="29">
<BackEdge/>
</dataflow>
<dataflow id="181" from="phi_mul2" to="next_mul3" fromId="29" toId="30">
</dataflow>
<dataflow id="182" from="tmp_70_cast" to="next_mul3" fromId="24" toId="30">
</dataflow>
<dataflow id="183" from="phi_mul" to="next_mul" fromId="28" toId="31">
</dataflow>
<dataflow id="184" from="tmp_cast" to="next_mul" fromId="22" toId="31">
</dataflow>
<dataflow id="185" from="out_d" to="out_d_cast" fromId="27" toId="32">
</dataflow>
<dataflow id="186" from="out_d_cast" to="exitcond5" fromId="32" toId="33">
</dataflow>
<dataflow id="187" from="output_depth_read" to="exitcond5" fromId="14" toId="33">
</dataflow>
<dataflow id="189" from="_ssdm_op_SpecLoopTripCount" to="empty" fromId="188" toId="34">
</dataflow>
<dataflow id="191" from="StgValue_190" to="empty" fromId="190" toId="34">
</dataflow>
<dataflow id="193" from="StgValue_192" to="empty" fromId="192" toId="34">
</dataflow>
<dataflow id="195" from="StgValue_194" to="empty" fromId="194" toId="34">
</dataflow>
<dataflow id="196" from="out_d" to="out_d_3" fromId="27" toId="35">
</dataflow>
<dataflow id="198" from="StgValue_197" to="out_d_3" fromId="197" toId="35">
</dataflow>
<dataflow id="199" from="exitcond5" to="StgValue_36" fromId="33" toId="36">
</dataflow>
<dataflow id="200" from="out_h_3" to="out_h" fromId="43" toId="39">
<BackEdge/>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond3" val="1"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="201" from="StgValue_63" to="out_h" fromId="63" toId="39">
<BackEdge/>
</dataflow>
<dataflow id="203" from="StgValue_202" to="out_h" fromId="202" toId="39">
<condition id="-1">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="204" from="StgValue_37" to="out_h" fromId="37" toId="39">
</dataflow>
<dataflow id="205" from="out_h" to="out_h_cast" fromId="39" toId="40">
</dataflow>
<dataflow id="206" from="out_h_cast" to="exitcond4" fromId="40" toId="41">
</dataflow>
<dataflow id="207" from="output_height_read" to="exitcond4" fromId="13" toId="41">
</dataflow>
<dataflow id="208" from="_ssdm_op_SpecLoopTripCount" to="empty_32" fromId="188" toId="42">
</dataflow>
<dataflow id="210" from="StgValue_209" to="empty_32" fromId="209" toId="42">
</dataflow>
<dataflow id="212" from="StgValue_211" to="empty_32" fromId="211" toId="42">
</dataflow>
<dataflow id="213" from="StgValue_194" to="empty_32" fromId="194" toId="42">
</dataflow>
<dataflow id="214" from="out_h" to="out_h_3" fromId="39" toId="43">
</dataflow>
<dataflow id="216" from="StgValue_215" to="out_h_3" fromId="215" toId="43">
</dataflow>
<dataflow id="217" from="exitcond4" to="StgValue_44" fromId="41" toId="44">
</dataflow>
<dataflow id="218" from="out_h" to="tmp_75_cast1" fromId="39" toId="45">
</dataflow>
<dataflow id="220" from="_ssdm_op_BitConcatenate.i5.i4.i1" to="tmp_s" fromId="219" toId="46">
</dataflow>
<dataflow id="221" from="out_h" to="tmp_s" fromId="39" toId="46">
</dataflow>
<dataflow id="223" from="StgValue_222" to="tmp_s" fromId="222" toId="46">
</dataflow>
<dataflow id="224" from="tmp_s" to="tmp_76_cast" fromId="46" toId="47">
</dataflow>
<dataflow id="225" from="tmp_75_cast1" to="tmp2" fromId="45" toId="48">
</dataflow>
<dataflow id="226" from="phi_mul2" to="tmp2" fromId="29" toId="48">
</dataflow>
<dataflow id="227" from="tmp2" to="tmp2_cast" fromId="48" toId="49">
</dataflow>
<dataflow id="228" from="tmp_71_cast" to="tmp3" fromId="25" toId="50">
</dataflow>
<dataflow id="229" from="tmp2_cast" to="tmp3" fromId="49" toId="50">
</dataflow>
<dataflow id="230" from="out_w_3" to="out_w" fromId="57" toId="53">
<BackEdge/>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond2" val="1"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="231" from="StgValue_78" to="out_w" fromId="78" toId="53">
<BackEdge/>
</dataflow>
<dataflow id="232" from="StgValue_202" to="out_w" fromId="202" toId="53">
<condition id="-1">
<or_exp><and_exp><literal name="exitcond4" val="0"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="233" from="StgValue_51" to="out_w" fromId="51" toId="53">
</dataflow>
<dataflow id="234" from="out_w" to="out_w_cast" fromId="53" toId="54">
</dataflow>
<dataflow id="235" from="out_w_cast" to="exitcond3" fromId="54" toId="55">
</dataflow>
<dataflow id="236" from="output_width_read" to="exitcond3" fromId="12" toId="55">
</dataflow>
<dataflow id="237" from="_ssdm_op_SpecLoopTripCount" to="empty_33" fromId="188" toId="56">
</dataflow>
<dataflow id="238" from="StgValue_209" to="empty_33" fromId="209" toId="56">
</dataflow>
<dataflow id="239" from="StgValue_211" to="empty_33" fromId="211" toId="56">
</dataflow>
<dataflow id="240" from="StgValue_194" to="empty_33" fromId="194" toId="56">
</dataflow>
<dataflow id="241" from="out_w" to="out_w_3" fromId="53" toId="57">
</dataflow>
<dataflow id="242" from="StgValue_215" to="out_w_3" fromId="215" toId="57">
</dataflow>
<dataflow id="243" from="exitcond3" to="StgValue_58" fromId="55" toId="58">
</dataflow>
<dataflow id="244" from="out_w" to="tmp_78_cast1" fromId="53" toId="59">
</dataflow>
<dataflow id="245" from="_ssdm_op_BitConcatenate.i5.i4.i1" to="tmp_51" fromId="219" toId="60">
</dataflow>
<dataflow id="246" from="out_w" to="tmp_51" fromId="53" toId="60">
</dataflow>
<dataflow id="247" from="StgValue_222" to="tmp_51" fromId="222" toId="60">
</dataflow>
<dataflow id="248" from="tmp_51" to="tmp_79_cast" fromId="60" toId="61">
</dataflow>
<dataflow id="250" from="StgValue_249" to="in_h" fromId="249" toId="64">
<condition id="-1">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="251" from="StgValue_62" to="in_h" fromId="62" toId="64">
</dataflow>
<dataflow id="252" from="in_h_1" to="in_h" fromId="68" toId="64">
<BackEdge/>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond" val="1"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="253" from="StgValue_91" to="in_h" fromId="91" toId="64">
<BackEdge/>
</dataflow>
<dataflow id="254" from="in_h" to="tmp_52" fromId="64" toId="65">
</dataflow>
<dataflow id="255" from="in_h" to="exitcond2" fromId="64" toId="66">
</dataflow>
<dataflow id="257" from="StgValue_256" to="exitcond2" fromId="256" toId="66">
</dataflow>
<dataflow id="258" from="_ssdm_op_SpecLoopTripCount" to="empty_34" fromId="188" toId="67">
</dataflow>
<dataflow id="260" from="StgValue_259" to="empty_34" fromId="259" toId="67">
</dataflow>
<dataflow id="261" from="StgValue_259" to="empty_34" fromId="259" toId="67">
</dataflow>
<dataflow id="262" from="StgValue_259" to="empty_34" fromId="259" toId="67">
</dataflow>
<dataflow id="264" from="StgValue_263" to="in_h_1" fromId="263" toId="68">
</dataflow>
<dataflow id="265" from="in_h" to="in_h_1" fromId="64" toId="68">
</dataflow>
<dataflow id="266" from="exitcond2" to="StgValue_69" fromId="66" toId="69">
</dataflow>
<dataflow id="267" from="in_h" to="tmp_82_cast" fromId="64" toId="70">
</dataflow>
<dataflow id="268" from="phi_mul" to="tmp4" fromId="28" toId="71">
</dataflow>
<dataflow id="269" from="tmp_82_cast" to="tmp4" fromId="70" toId="71">
</dataflow>
<dataflow id="270" from="tmp4" to="tmp" fromId="71" toId="72">
</dataflow>
<dataflow id="271" from="tmp_76_cast" to="tmp" fromId="47" toId="72">
</dataflow>
<dataflow id="272" from="buffer" to="buffer_load" fromId="11" toId="73">
</dataflow>
<dataflow id="273" from="tmp3" to="tmp_53" fromId="50" toId="74">
</dataflow>
<dataflow id="274" from="tmp_78_cast1" to="tmp_53" fromId="59" toId="74">
</dataflow>
<dataflow id="275" from="tmp_53" to="tmp_54" fromId="74" toId="75">
</dataflow>
<dataflow id="276" from="output_r" to="output_addr" fromId="126" toId="76">
</dataflow>
<dataflow id="277" from="StgValue_194" to="output_addr" fromId="194" toId="76">
</dataflow>
<dataflow id="278" from="tmp_54" to="output_addr" fromId="75" toId="76">
</dataflow>
<dataflow id="279" from="buffer_load" to="StgValue_77" fromId="73" toId="77">
</dataflow>
<dataflow id="280" from="output_addr" to="StgValue_77" fromId="76" toId="77">
</dataflow>
<dataflow id="281" from="tmp" to="tmp_cast_35" fromId="72" toId="79">
</dataflow>
<dataflow id="282" from="tmp_cast_35" to="tmp1" fromId="79" toId="80">
</dataflow>
<dataflow id="283" from="tmp_69_cast" to="tmp1" fromId="23" toId="80">
</dataflow>
<dataflow id="284" from="in_w_1" to="in_w" fromId="86" toId="82">
<BackEdge/>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="285" from="StgValue_103" to="in_w" fromId="103" toId="82">
<BackEdge/>
</dataflow>
<dataflow id="286" from="StgValue_249" to="in_w" fromId="249" toId="82">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="287" from="StgValue_81" to="in_w" fromId="81" toId="82">
</dataflow>
<dataflow id="288" from="in_w" to="tmp_55" fromId="82" toId="83">
</dataflow>
<dataflow id="289" from="in_w" to="exitcond" fromId="82" toId="84">
</dataflow>
<dataflow id="290" from="StgValue_256" to="exitcond" fromId="256" toId="84">
</dataflow>
<dataflow id="291" from="_ssdm_op_SpecLoopTripCount" to="empty_36" fromId="188" toId="85">
</dataflow>
<dataflow id="292" from="StgValue_259" to="empty_36" fromId="259" toId="85">
</dataflow>
<dataflow id="293" from="StgValue_259" to="empty_36" fromId="259" toId="85">
</dataflow>
<dataflow id="294" from="StgValue_259" to="empty_36" fromId="259" toId="85">
</dataflow>
<dataflow id="295" from="StgValue_263" to="in_w_1" fromId="263" toId="86">
</dataflow>
<dataflow id="296" from="in_w" to="in_w_1" fromId="82" toId="86">
</dataflow>
<dataflow id="297" from="exitcond" to="StgValue_87" fromId="84" toId="87">
</dataflow>
<dataflow id="298" from="in_w" to="tmp_83_cast" fromId="82" toId="88">
</dataflow>
<dataflow id="299" from="tmp1" to="tmp5" fromId="80" toId="89">
</dataflow>
<dataflow id="300" from="tmp_83_cast" to="tmp5" fromId="88" toId="89">
</dataflow>
<dataflow id="301" from="tmp5" to="tmp_56" fromId="89" toId="90">
</dataflow>
<dataflow id="302" from="tmp_79_cast" to="tmp_56" fromId="61" toId="90">
</dataflow>
<dataflow id="303" from="tmp_56" to="tmp_57" fromId="90" toId="92">
</dataflow>
<dataflow id="304" from="input_r" to="input_addr" fromId="122" toId="93">
</dataflow>
<dataflow id="305" from="StgValue_194" to="input_addr" fromId="194" toId="93">
</dataflow>
<dataflow id="306" from="tmp_57" to="input_addr" fromId="92" toId="93">
</dataflow>
<dataflow id="307" from="input_addr" to="tmp_62" fromId="93" toId="94">
</dataflow>
<dataflow id="308" from="input_addr" to="tmp_62" fromId="93" toId="95">
</dataflow>
<dataflow id="309" from="buffer" to="buffer_load_1" fromId="11" toId="96">
</dataflow>
<dataflow id="310" from="tmp_55" to="tmp_58" fromId="83" toId="97">
</dataflow>
<dataflow id="311" from="tmp_52" to="tmp_58" fromId="65" toId="97">
</dataflow>
<dataflow id="312" from="tmp_58" to="tmp_59" fromId="97" toId="98">
</dataflow>
<dataflow id="314" from="StgValue_313" to="tmp_59" fromId="313" toId="98">
</dataflow>
<dataflow id="315" from="buffer_load_1" to="tmp_60" fromId="96" toId="99">
</dataflow>
<dataflow id="316" from="tmp_62" to="tmp_60" fromId="95" toId="99">
</dataflow>
<dataflow id="317" from="tmp_60" to="or_cond6" fromId="99" toId="100">
</dataflow>
<dataflow id="318" from="tmp_59" to="or_cond6" fromId="98" toId="100">
</dataflow>
<dataflow id="319" from="or_cond6" to="buffer_5" fromId="100" toId="101">
</dataflow>
<dataflow id="320" from="tmp_62" to="buffer_5" fromId="95" toId="101">
</dataflow>
<dataflow id="321" from="buffer_load_1" to="buffer_5" fromId="96" toId="101">
</dataflow>
<dataflow id="322" from="buffer_5" to="StgValue_102" fromId="101" toId="102">
</dataflow>
<dataflow id="323" from="buffer" to="StgValue_102" fromId="11" toId="102">
</dataflow>
<dataflow id="324" from="exitcond5" to="StgValue_2" fromId="33" toId="2">
</dataflow>
<dataflow id="325" from="exitcond4" to="StgValue_3" fromId="41" toId="3">
</dataflow>
<dataflow id="326" from="exitcond3" to="StgValue_4" fromId="55" toId="4">
</dataflow>
<dataflow id="327" from="exitcond2" to="StgValue_5" fromId="66" toId="5">
</dataflow>
<dataflow id="328" from="exitcond" to="StgValue_7" fromId="84" toId="7">
</dataflow>
</dataflows>


</stg>
