
f103_robot_rtos.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001e4  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000aa98  080001f0  080001f0  000101f0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000000f8  0800ac88  0800ac88  0001ac88  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800ad80  0800ad80  00020068  2**0
                  CONTENTS
  4 .ARM          00000000  0800ad80  0800ad80  00020068  2**0
                  CONTENTS
  5 .preinit_array 00000000  0800ad80  0800ad80  00020068  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800ad80  0800ad80  0001ad80  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  0800ad84  0800ad84  0001ad84  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000068  20000000  0800ad88  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00001574  20000068  0800adf0  00020068  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  200015dc  0800adf0  000215dc  2**0
                  ALLOC
 11 .ARM.attributes 00000029  00000000  00000000  00020068  2**0
                  CONTENTS, READONLY
 12 .comment      00000043  00000000  00000000  00020091  2**0
                  CONTENTS, READONLY
 13 .debug_info   00015548  00000000  00000000  000200d4  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_abbrev 0000381e  00000000  00000000  0003561c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_aranges 000013b8  00000000  00000000  00038e40  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_rnglists 00000f68  00000000  00000000  0003a1f8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_macro  0001c7b9  00000000  00000000  0003b160  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_line   0001a646  00000000  00000000  00057919  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_str    000a36cd  00000000  00000000  00071f5f  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .debug_frame  00005834  00000000  00000000  0011562c  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 0000006d  00000000  00000000  0011ae60  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001f0 <__do_global_dtors_aux>:
 80001f0:	b510      	push	{r4, lr}
 80001f2:	4c05      	ldr	r4, [pc, #20]	; (8000208 <__do_global_dtors_aux+0x18>)
 80001f4:	7823      	ldrb	r3, [r4, #0]
 80001f6:	b933      	cbnz	r3, 8000206 <__do_global_dtors_aux+0x16>
 80001f8:	4b04      	ldr	r3, [pc, #16]	; (800020c <__do_global_dtors_aux+0x1c>)
 80001fa:	b113      	cbz	r3, 8000202 <__do_global_dtors_aux+0x12>
 80001fc:	4804      	ldr	r0, [pc, #16]	; (8000210 <__do_global_dtors_aux+0x20>)
 80001fe:	f3af 8000 	nop.w
 8000202:	2301      	movs	r3, #1
 8000204:	7023      	strb	r3, [r4, #0]
 8000206:	bd10      	pop	{r4, pc}
 8000208:	20000068 	.word	0x20000068
 800020c:	00000000 	.word	0x00000000
 8000210:	0800ac70 	.word	0x0800ac70

08000214 <frame_dummy>:
 8000214:	b508      	push	{r3, lr}
 8000216:	4b03      	ldr	r3, [pc, #12]	; (8000224 <frame_dummy+0x10>)
 8000218:	b11b      	cbz	r3, 8000222 <frame_dummy+0xe>
 800021a:	4903      	ldr	r1, [pc, #12]	; (8000228 <frame_dummy+0x14>)
 800021c:	4803      	ldr	r0, [pc, #12]	; (800022c <frame_dummy+0x18>)
 800021e:	f3af 8000 	nop.w
 8000222:	bd08      	pop	{r3, pc}
 8000224:	00000000 	.word	0x00000000
 8000228:	2000006c 	.word	0x2000006c
 800022c:	0800ac70 	.word	0x0800ac70

08000230 <strlen>:
 8000230:	4603      	mov	r3, r0
 8000232:	f813 2b01 	ldrb.w	r2, [r3], #1
 8000236:	2a00      	cmp	r2, #0
 8000238:	d1fb      	bne.n	8000232 <strlen+0x2>
 800023a:	1a18      	subs	r0, r3, r0
 800023c:	3801      	subs	r0, #1
 800023e:	4770      	bx	lr

08000240 <__aeabi_drsub>:
 8000240:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 8000244:	e002      	b.n	800024c <__adddf3>
 8000246:	bf00      	nop

08000248 <__aeabi_dsub>:
 8000248:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

0800024c <__adddf3>:
 800024c:	b530      	push	{r4, r5, lr}
 800024e:	ea4f 0441 	mov.w	r4, r1, lsl #1
 8000252:	ea4f 0543 	mov.w	r5, r3, lsl #1
 8000256:	ea94 0f05 	teq	r4, r5
 800025a:	bf08      	it	eq
 800025c:	ea90 0f02 	teqeq	r0, r2
 8000260:	bf1f      	itttt	ne
 8000262:	ea54 0c00 	orrsne.w	ip, r4, r0
 8000266:	ea55 0c02 	orrsne.w	ip, r5, r2
 800026a:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 800026e:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000272:	f000 80e2 	beq.w	800043a <__adddf3+0x1ee>
 8000276:	ea4f 5454 	mov.w	r4, r4, lsr #21
 800027a:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 800027e:	bfb8      	it	lt
 8000280:	426d      	neglt	r5, r5
 8000282:	dd0c      	ble.n	800029e <__adddf3+0x52>
 8000284:	442c      	add	r4, r5
 8000286:	ea80 0202 	eor.w	r2, r0, r2
 800028a:	ea81 0303 	eor.w	r3, r1, r3
 800028e:	ea82 0000 	eor.w	r0, r2, r0
 8000292:	ea83 0101 	eor.w	r1, r3, r1
 8000296:	ea80 0202 	eor.w	r2, r0, r2
 800029a:	ea81 0303 	eor.w	r3, r1, r3
 800029e:	2d36      	cmp	r5, #54	; 0x36
 80002a0:	bf88      	it	hi
 80002a2:	bd30      	pophi	{r4, r5, pc}
 80002a4:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 80002a8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80002ac:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 80002b0:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 80002b4:	d002      	beq.n	80002bc <__adddf3+0x70>
 80002b6:	4240      	negs	r0, r0
 80002b8:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80002bc:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 80002c0:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80002c4:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 80002c8:	d002      	beq.n	80002d0 <__adddf3+0x84>
 80002ca:	4252      	negs	r2, r2
 80002cc:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 80002d0:	ea94 0f05 	teq	r4, r5
 80002d4:	f000 80a7 	beq.w	8000426 <__adddf3+0x1da>
 80002d8:	f1a4 0401 	sub.w	r4, r4, #1
 80002dc:	f1d5 0e20 	rsbs	lr, r5, #32
 80002e0:	db0d      	blt.n	80002fe <__adddf3+0xb2>
 80002e2:	fa02 fc0e 	lsl.w	ip, r2, lr
 80002e6:	fa22 f205 	lsr.w	r2, r2, r5
 80002ea:	1880      	adds	r0, r0, r2
 80002ec:	f141 0100 	adc.w	r1, r1, #0
 80002f0:	fa03 f20e 	lsl.w	r2, r3, lr
 80002f4:	1880      	adds	r0, r0, r2
 80002f6:	fa43 f305 	asr.w	r3, r3, r5
 80002fa:	4159      	adcs	r1, r3
 80002fc:	e00e      	b.n	800031c <__adddf3+0xd0>
 80002fe:	f1a5 0520 	sub.w	r5, r5, #32
 8000302:	f10e 0e20 	add.w	lr, lr, #32
 8000306:	2a01      	cmp	r2, #1
 8000308:	fa03 fc0e 	lsl.w	ip, r3, lr
 800030c:	bf28      	it	cs
 800030e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000312:	fa43 f305 	asr.w	r3, r3, r5
 8000316:	18c0      	adds	r0, r0, r3
 8000318:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800031c:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000320:	d507      	bpl.n	8000332 <__adddf3+0xe6>
 8000322:	f04f 0e00 	mov.w	lr, #0
 8000326:	f1dc 0c00 	rsbs	ip, ip, #0
 800032a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800032e:	eb6e 0101 	sbc.w	r1, lr, r1
 8000332:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 8000336:	d31b      	bcc.n	8000370 <__adddf3+0x124>
 8000338:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 800033c:	d30c      	bcc.n	8000358 <__adddf3+0x10c>
 800033e:	0849      	lsrs	r1, r1, #1
 8000340:	ea5f 0030 	movs.w	r0, r0, rrx
 8000344:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8000348:	f104 0401 	add.w	r4, r4, #1
 800034c:	ea4f 5244 	mov.w	r2, r4, lsl #21
 8000350:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 8000354:	f080 809a 	bcs.w	800048c <__adddf3+0x240>
 8000358:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 800035c:	bf08      	it	eq
 800035e:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000362:	f150 0000 	adcs.w	r0, r0, #0
 8000366:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800036a:	ea41 0105 	orr.w	r1, r1, r5
 800036e:	bd30      	pop	{r4, r5, pc}
 8000370:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 8000374:	4140      	adcs	r0, r0
 8000376:	eb41 0101 	adc.w	r1, r1, r1
 800037a:	3c01      	subs	r4, #1
 800037c:	bf28      	it	cs
 800037e:	f5b1 1f80 	cmpcs.w	r1, #1048576	; 0x100000
 8000382:	d2e9      	bcs.n	8000358 <__adddf3+0x10c>
 8000384:	f091 0f00 	teq	r1, #0
 8000388:	bf04      	itt	eq
 800038a:	4601      	moveq	r1, r0
 800038c:	2000      	moveq	r0, #0
 800038e:	fab1 f381 	clz	r3, r1
 8000392:	bf08      	it	eq
 8000394:	3320      	addeq	r3, #32
 8000396:	f1a3 030b 	sub.w	r3, r3, #11
 800039a:	f1b3 0220 	subs.w	r2, r3, #32
 800039e:	da0c      	bge.n	80003ba <__adddf3+0x16e>
 80003a0:	320c      	adds	r2, #12
 80003a2:	dd08      	ble.n	80003b6 <__adddf3+0x16a>
 80003a4:	f102 0c14 	add.w	ip, r2, #20
 80003a8:	f1c2 020c 	rsb	r2, r2, #12
 80003ac:	fa01 f00c 	lsl.w	r0, r1, ip
 80003b0:	fa21 f102 	lsr.w	r1, r1, r2
 80003b4:	e00c      	b.n	80003d0 <__adddf3+0x184>
 80003b6:	f102 0214 	add.w	r2, r2, #20
 80003ba:	bfd8      	it	le
 80003bc:	f1c2 0c20 	rsble	ip, r2, #32
 80003c0:	fa01 f102 	lsl.w	r1, r1, r2
 80003c4:	fa20 fc0c 	lsr.w	ip, r0, ip
 80003c8:	bfdc      	itt	le
 80003ca:	ea41 010c 	orrle.w	r1, r1, ip
 80003ce:	4090      	lslle	r0, r2
 80003d0:	1ae4      	subs	r4, r4, r3
 80003d2:	bfa2      	ittt	ge
 80003d4:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 80003d8:	4329      	orrge	r1, r5
 80003da:	bd30      	popge	{r4, r5, pc}
 80003dc:	ea6f 0404 	mvn.w	r4, r4
 80003e0:	3c1f      	subs	r4, #31
 80003e2:	da1c      	bge.n	800041e <__adddf3+0x1d2>
 80003e4:	340c      	adds	r4, #12
 80003e6:	dc0e      	bgt.n	8000406 <__adddf3+0x1ba>
 80003e8:	f104 0414 	add.w	r4, r4, #20
 80003ec:	f1c4 0220 	rsb	r2, r4, #32
 80003f0:	fa20 f004 	lsr.w	r0, r0, r4
 80003f4:	fa01 f302 	lsl.w	r3, r1, r2
 80003f8:	ea40 0003 	orr.w	r0, r0, r3
 80003fc:	fa21 f304 	lsr.w	r3, r1, r4
 8000400:	ea45 0103 	orr.w	r1, r5, r3
 8000404:	bd30      	pop	{r4, r5, pc}
 8000406:	f1c4 040c 	rsb	r4, r4, #12
 800040a:	f1c4 0220 	rsb	r2, r4, #32
 800040e:	fa20 f002 	lsr.w	r0, r0, r2
 8000412:	fa01 f304 	lsl.w	r3, r1, r4
 8000416:	ea40 0003 	orr.w	r0, r0, r3
 800041a:	4629      	mov	r1, r5
 800041c:	bd30      	pop	{r4, r5, pc}
 800041e:	fa21 f004 	lsr.w	r0, r1, r4
 8000422:	4629      	mov	r1, r5
 8000424:	bd30      	pop	{r4, r5, pc}
 8000426:	f094 0f00 	teq	r4, #0
 800042a:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 800042e:	bf06      	itte	eq
 8000430:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 8000434:	3401      	addeq	r4, #1
 8000436:	3d01      	subne	r5, #1
 8000438:	e74e      	b.n	80002d8 <__adddf3+0x8c>
 800043a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800043e:	bf18      	it	ne
 8000440:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000444:	d029      	beq.n	800049a <__adddf3+0x24e>
 8000446:	ea94 0f05 	teq	r4, r5
 800044a:	bf08      	it	eq
 800044c:	ea90 0f02 	teqeq	r0, r2
 8000450:	d005      	beq.n	800045e <__adddf3+0x212>
 8000452:	ea54 0c00 	orrs.w	ip, r4, r0
 8000456:	bf04      	itt	eq
 8000458:	4619      	moveq	r1, r3
 800045a:	4610      	moveq	r0, r2
 800045c:	bd30      	pop	{r4, r5, pc}
 800045e:	ea91 0f03 	teq	r1, r3
 8000462:	bf1e      	ittt	ne
 8000464:	2100      	movne	r1, #0
 8000466:	2000      	movne	r0, #0
 8000468:	bd30      	popne	{r4, r5, pc}
 800046a:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 800046e:	d105      	bne.n	800047c <__adddf3+0x230>
 8000470:	0040      	lsls	r0, r0, #1
 8000472:	4149      	adcs	r1, r1
 8000474:	bf28      	it	cs
 8000476:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 800047a:	bd30      	pop	{r4, r5, pc}
 800047c:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 8000480:	bf3c      	itt	cc
 8000482:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 8000486:	bd30      	popcc	{r4, r5, pc}
 8000488:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 800048c:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 8000490:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 8000494:	f04f 0000 	mov.w	r0, #0
 8000498:	bd30      	pop	{r4, r5, pc}
 800049a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800049e:	bf1a      	itte	ne
 80004a0:	4619      	movne	r1, r3
 80004a2:	4610      	movne	r0, r2
 80004a4:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 80004a8:	bf1c      	itt	ne
 80004aa:	460b      	movne	r3, r1
 80004ac:	4602      	movne	r2, r0
 80004ae:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80004b2:	bf06      	itte	eq
 80004b4:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 80004b8:	ea91 0f03 	teqeq	r1, r3
 80004bc:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 80004c0:	bd30      	pop	{r4, r5, pc}
 80004c2:	bf00      	nop

080004c4 <__aeabi_ui2d>:
 80004c4:	f090 0f00 	teq	r0, #0
 80004c8:	bf04      	itt	eq
 80004ca:	2100      	moveq	r1, #0
 80004cc:	4770      	bxeq	lr
 80004ce:	b530      	push	{r4, r5, lr}
 80004d0:	f44f 6480 	mov.w	r4, #1024	; 0x400
 80004d4:	f104 0432 	add.w	r4, r4, #50	; 0x32
 80004d8:	f04f 0500 	mov.w	r5, #0
 80004dc:	f04f 0100 	mov.w	r1, #0
 80004e0:	e750      	b.n	8000384 <__adddf3+0x138>
 80004e2:	bf00      	nop

080004e4 <__aeabi_i2d>:
 80004e4:	f090 0f00 	teq	r0, #0
 80004e8:	bf04      	itt	eq
 80004ea:	2100      	moveq	r1, #0
 80004ec:	4770      	bxeq	lr
 80004ee:	b530      	push	{r4, r5, lr}
 80004f0:	f44f 6480 	mov.w	r4, #1024	; 0x400
 80004f4:	f104 0432 	add.w	r4, r4, #50	; 0x32
 80004f8:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 80004fc:	bf48      	it	mi
 80004fe:	4240      	negmi	r0, r0
 8000500:	f04f 0100 	mov.w	r1, #0
 8000504:	e73e      	b.n	8000384 <__adddf3+0x138>
 8000506:	bf00      	nop

08000508 <__aeabi_f2d>:
 8000508:	0042      	lsls	r2, r0, #1
 800050a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800050e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000512:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000516:	bf1f      	itttt	ne
 8000518:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 800051c:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 8000520:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 8000524:	4770      	bxne	lr
 8000526:	f032 427f 	bics.w	r2, r2, #4278190080	; 0xff000000
 800052a:	bf08      	it	eq
 800052c:	4770      	bxeq	lr
 800052e:	f093 4f7f 	teq	r3, #4278190080	; 0xff000000
 8000532:	bf04      	itt	eq
 8000534:	f441 2100 	orreq.w	r1, r1, #524288	; 0x80000
 8000538:	4770      	bxeq	lr
 800053a:	b530      	push	{r4, r5, lr}
 800053c:	f44f 7460 	mov.w	r4, #896	; 0x380
 8000540:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000544:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000548:	e71c      	b.n	8000384 <__adddf3+0x138>
 800054a:	bf00      	nop

0800054c <__aeabi_ul2d>:
 800054c:	ea50 0201 	orrs.w	r2, r0, r1
 8000550:	bf08      	it	eq
 8000552:	4770      	bxeq	lr
 8000554:	b530      	push	{r4, r5, lr}
 8000556:	f04f 0500 	mov.w	r5, #0
 800055a:	e00a      	b.n	8000572 <__aeabi_l2d+0x16>

0800055c <__aeabi_l2d>:
 800055c:	ea50 0201 	orrs.w	r2, r0, r1
 8000560:	bf08      	it	eq
 8000562:	4770      	bxeq	lr
 8000564:	b530      	push	{r4, r5, lr}
 8000566:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 800056a:	d502      	bpl.n	8000572 <__aeabi_l2d+0x16>
 800056c:	4240      	negs	r0, r0
 800056e:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000572:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000576:	f104 0432 	add.w	r4, r4, #50	; 0x32
 800057a:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 800057e:	f43f aed8 	beq.w	8000332 <__adddf3+0xe6>
 8000582:	f04f 0203 	mov.w	r2, #3
 8000586:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 800058a:	bf18      	it	ne
 800058c:	3203      	addne	r2, #3
 800058e:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 8000592:	bf18      	it	ne
 8000594:	3203      	addne	r2, #3
 8000596:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 800059a:	f1c2 0320 	rsb	r3, r2, #32
 800059e:	fa00 fc03 	lsl.w	ip, r0, r3
 80005a2:	fa20 f002 	lsr.w	r0, r0, r2
 80005a6:	fa01 fe03 	lsl.w	lr, r1, r3
 80005aa:	ea40 000e 	orr.w	r0, r0, lr
 80005ae:	fa21 f102 	lsr.w	r1, r1, r2
 80005b2:	4414      	add	r4, r2
 80005b4:	e6bd      	b.n	8000332 <__adddf3+0xe6>
 80005b6:	bf00      	nop

080005b8 <__aeabi_dmul>:
 80005b8:	b570      	push	{r4, r5, r6, lr}
 80005ba:	f04f 0cff 	mov.w	ip, #255	; 0xff
 80005be:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 80005c2:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 80005c6:	bf1d      	ittte	ne
 80005c8:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 80005cc:	ea94 0f0c 	teqne	r4, ip
 80005d0:	ea95 0f0c 	teqne	r5, ip
 80005d4:	f000 f8de 	bleq	8000794 <__aeabi_dmul+0x1dc>
 80005d8:	442c      	add	r4, r5
 80005da:	ea81 0603 	eor.w	r6, r1, r3
 80005de:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 80005e2:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 80005e6:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 80005ea:	bf18      	it	ne
 80005ec:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 80005f0:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80005f4:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 80005f8:	d038      	beq.n	800066c <__aeabi_dmul+0xb4>
 80005fa:	fba0 ce02 	umull	ip, lr, r0, r2
 80005fe:	f04f 0500 	mov.w	r5, #0
 8000602:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000606:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 800060a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800060e:	f04f 0600 	mov.w	r6, #0
 8000612:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000616:	f09c 0f00 	teq	ip, #0
 800061a:	bf18      	it	ne
 800061c:	f04e 0e01 	orrne.w	lr, lr, #1
 8000620:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 8000624:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 8000628:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 800062c:	d204      	bcs.n	8000638 <__aeabi_dmul+0x80>
 800062e:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 8000632:	416d      	adcs	r5, r5
 8000634:	eb46 0606 	adc.w	r6, r6, r6
 8000638:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 800063c:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 8000640:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 8000644:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 8000648:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 800064c:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 8000650:	bf88      	it	hi
 8000652:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 8000656:	d81e      	bhi.n	8000696 <__aeabi_dmul+0xde>
 8000658:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 800065c:	bf08      	it	eq
 800065e:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 8000662:	f150 0000 	adcs.w	r0, r0, #0
 8000666:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800066a:	bd70      	pop	{r4, r5, r6, pc}
 800066c:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 8000670:	ea46 0101 	orr.w	r1, r6, r1
 8000674:	ea40 0002 	orr.w	r0, r0, r2
 8000678:	ea81 0103 	eor.w	r1, r1, r3
 800067c:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 8000680:	bfc2      	ittt	gt
 8000682:	ebd4 050c 	rsbsgt	r5, r4, ip
 8000686:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 800068a:	bd70      	popgt	{r4, r5, r6, pc}
 800068c:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000690:	f04f 0e00 	mov.w	lr, #0
 8000694:	3c01      	subs	r4, #1
 8000696:	f300 80ab 	bgt.w	80007f0 <__aeabi_dmul+0x238>
 800069a:	f114 0f36 	cmn.w	r4, #54	; 0x36
 800069e:	bfde      	ittt	le
 80006a0:	2000      	movle	r0, #0
 80006a2:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 80006a6:	bd70      	pople	{r4, r5, r6, pc}
 80006a8:	f1c4 0400 	rsb	r4, r4, #0
 80006ac:	3c20      	subs	r4, #32
 80006ae:	da35      	bge.n	800071c <__aeabi_dmul+0x164>
 80006b0:	340c      	adds	r4, #12
 80006b2:	dc1b      	bgt.n	80006ec <__aeabi_dmul+0x134>
 80006b4:	f104 0414 	add.w	r4, r4, #20
 80006b8:	f1c4 0520 	rsb	r5, r4, #32
 80006bc:	fa00 f305 	lsl.w	r3, r0, r5
 80006c0:	fa20 f004 	lsr.w	r0, r0, r4
 80006c4:	fa01 f205 	lsl.w	r2, r1, r5
 80006c8:	ea40 0002 	orr.w	r0, r0, r2
 80006cc:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 80006d0:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 80006d4:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 80006d8:	fa21 f604 	lsr.w	r6, r1, r4
 80006dc:	eb42 0106 	adc.w	r1, r2, r6
 80006e0:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80006e4:	bf08      	it	eq
 80006e6:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80006ea:	bd70      	pop	{r4, r5, r6, pc}
 80006ec:	f1c4 040c 	rsb	r4, r4, #12
 80006f0:	f1c4 0520 	rsb	r5, r4, #32
 80006f4:	fa00 f304 	lsl.w	r3, r0, r4
 80006f8:	fa20 f005 	lsr.w	r0, r0, r5
 80006fc:	fa01 f204 	lsl.w	r2, r1, r4
 8000700:	ea40 0002 	orr.w	r0, r0, r2
 8000704:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000708:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800070c:	f141 0100 	adc.w	r1, r1, #0
 8000710:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000714:	bf08      	it	eq
 8000716:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800071a:	bd70      	pop	{r4, r5, r6, pc}
 800071c:	f1c4 0520 	rsb	r5, r4, #32
 8000720:	fa00 f205 	lsl.w	r2, r0, r5
 8000724:	ea4e 0e02 	orr.w	lr, lr, r2
 8000728:	fa20 f304 	lsr.w	r3, r0, r4
 800072c:	fa01 f205 	lsl.w	r2, r1, r5
 8000730:	ea43 0302 	orr.w	r3, r3, r2
 8000734:	fa21 f004 	lsr.w	r0, r1, r4
 8000738:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 800073c:	fa21 f204 	lsr.w	r2, r1, r4
 8000740:	ea20 0002 	bic.w	r0, r0, r2
 8000744:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 8000748:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800074c:	bf08      	it	eq
 800074e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8000752:	bd70      	pop	{r4, r5, r6, pc}
 8000754:	f094 0f00 	teq	r4, #0
 8000758:	d10f      	bne.n	800077a <__aeabi_dmul+0x1c2>
 800075a:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 800075e:	0040      	lsls	r0, r0, #1
 8000760:	eb41 0101 	adc.w	r1, r1, r1
 8000764:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000768:	bf08      	it	eq
 800076a:	3c01      	subeq	r4, #1
 800076c:	d0f7      	beq.n	800075e <__aeabi_dmul+0x1a6>
 800076e:	ea41 0106 	orr.w	r1, r1, r6
 8000772:	f095 0f00 	teq	r5, #0
 8000776:	bf18      	it	ne
 8000778:	4770      	bxne	lr
 800077a:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 800077e:	0052      	lsls	r2, r2, #1
 8000780:	eb43 0303 	adc.w	r3, r3, r3
 8000784:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 8000788:	bf08      	it	eq
 800078a:	3d01      	subeq	r5, #1
 800078c:	d0f7      	beq.n	800077e <__aeabi_dmul+0x1c6>
 800078e:	ea43 0306 	orr.w	r3, r3, r6
 8000792:	4770      	bx	lr
 8000794:	ea94 0f0c 	teq	r4, ip
 8000798:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 800079c:	bf18      	it	ne
 800079e:	ea95 0f0c 	teqne	r5, ip
 80007a2:	d00c      	beq.n	80007be <__aeabi_dmul+0x206>
 80007a4:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80007a8:	bf18      	it	ne
 80007aa:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80007ae:	d1d1      	bne.n	8000754 <__aeabi_dmul+0x19c>
 80007b0:	ea81 0103 	eor.w	r1, r1, r3
 80007b4:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80007b8:	f04f 0000 	mov.w	r0, #0
 80007bc:	bd70      	pop	{r4, r5, r6, pc}
 80007be:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80007c2:	bf06      	itte	eq
 80007c4:	4610      	moveq	r0, r2
 80007c6:	4619      	moveq	r1, r3
 80007c8:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80007cc:	d019      	beq.n	8000802 <__aeabi_dmul+0x24a>
 80007ce:	ea94 0f0c 	teq	r4, ip
 80007d2:	d102      	bne.n	80007da <__aeabi_dmul+0x222>
 80007d4:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 80007d8:	d113      	bne.n	8000802 <__aeabi_dmul+0x24a>
 80007da:	ea95 0f0c 	teq	r5, ip
 80007de:	d105      	bne.n	80007ec <__aeabi_dmul+0x234>
 80007e0:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 80007e4:	bf1c      	itt	ne
 80007e6:	4610      	movne	r0, r2
 80007e8:	4619      	movne	r1, r3
 80007ea:	d10a      	bne.n	8000802 <__aeabi_dmul+0x24a>
 80007ec:	ea81 0103 	eor.w	r1, r1, r3
 80007f0:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80007f4:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 80007f8:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 80007fc:	f04f 0000 	mov.w	r0, #0
 8000800:	bd70      	pop	{r4, r5, r6, pc}
 8000802:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000806:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 800080a:	bd70      	pop	{r4, r5, r6, pc}

0800080c <__aeabi_ddiv>:
 800080c:	b570      	push	{r4, r5, r6, lr}
 800080e:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000812:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000816:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800081a:	bf1d      	ittte	ne
 800081c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000820:	ea94 0f0c 	teqne	r4, ip
 8000824:	ea95 0f0c 	teqne	r5, ip
 8000828:	f000 f8a7 	bleq	800097a <__aeabi_ddiv+0x16e>
 800082c:	eba4 0405 	sub.w	r4, r4, r5
 8000830:	ea81 0e03 	eor.w	lr, r1, r3
 8000834:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000838:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800083c:	f000 8088 	beq.w	8000950 <__aeabi_ddiv+0x144>
 8000840:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000844:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
 8000848:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 800084c:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 8000850:	ea4f 2202 	mov.w	r2, r2, lsl #8
 8000854:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 8000858:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 800085c:	ea4f 2600 	mov.w	r6, r0, lsl #8
 8000860:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
 8000864:	429d      	cmp	r5, r3
 8000866:	bf08      	it	eq
 8000868:	4296      	cmpeq	r6, r2
 800086a:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
 800086e:	f504 7440 	add.w	r4, r4, #768	; 0x300
 8000872:	d202      	bcs.n	800087a <__aeabi_ddiv+0x6e>
 8000874:	085b      	lsrs	r3, r3, #1
 8000876:	ea4f 0232 	mov.w	r2, r2, rrx
 800087a:	1ab6      	subs	r6, r6, r2
 800087c:	eb65 0503 	sbc.w	r5, r5, r3
 8000880:	085b      	lsrs	r3, r3, #1
 8000882:	ea4f 0232 	mov.w	r2, r2, rrx
 8000886:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 800088a:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
 800088e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000892:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000896:	bf22      	ittt	cs
 8000898:	1ab6      	subcs	r6, r6, r2
 800089a:	4675      	movcs	r5, lr
 800089c:	ea40 000c 	orrcs.w	r0, r0, ip
 80008a0:	085b      	lsrs	r3, r3, #1
 80008a2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008a6:	ebb6 0e02 	subs.w	lr, r6, r2
 80008aa:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008ae:	bf22      	ittt	cs
 80008b0:	1ab6      	subcs	r6, r6, r2
 80008b2:	4675      	movcs	r5, lr
 80008b4:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 80008b8:	085b      	lsrs	r3, r3, #1
 80008ba:	ea4f 0232 	mov.w	r2, r2, rrx
 80008be:	ebb6 0e02 	subs.w	lr, r6, r2
 80008c2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008c6:	bf22      	ittt	cs
 80008c8:	1ab6      	subcs	r6, r6, r2
 80008ca:	4675      	movcs	r5, lr
 80008cc:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 80008d0:	085b      	lsrs	r3, r3, #1
 80008d2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008d6:	ebb6 0e02 	subs.w	lr, r6, r2
 80008da:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008de:	bf22      	ittt	cs
 80008e0:	1ab6      	subcs	r6, r6, r2
 80008e2:	4675      	movcs	r5, lr
 80008e4:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 80008e8:	ea55 0e06 	orrs.w	lr, r5, r6
 80008ec:	d018      	beq.n	8000920 <__aeabi_ddiv+0x114>
 80008ee:	ea4f 1505 	mov.w	r5, r5, lsl #4
 80008f2:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 80008f6:	ea4f 1606 	mov.w	r6, r6, lsl #4
 80008fa:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 80008fe:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000902:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000906:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800090a:	d1c0      	bne.n	800088e <__aeabi_ddiv+0x82>
 800090c:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000910:	d10b      	bne.n	800092a <__aeabi_ddiv+0x11e>
 8000912:	ea41 0100 	orr.w	r1, r1, r0
 8000916:	f04f 0000 	mov.w	r0, #0
 800091a:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
 800091e:	e7b6      	b.n	800088e <__aeabi_ddiv+0x82>
 8000920:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000924:	bf04      	itt	eq
 8000926:	4301      	orreq	r1, r0
 8000928:	2000      	moveq	r0, #0
 800092a:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 800092e:	bf88      	it	hi
 8000930:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 8000934:	f63f aeaf 	bhi.w	8000696 <__aeabi_dmul+0xde>
 8000938:	ebb5 0c03 	subs.w	ip, r5, r3
 800093c:	bf04      	itt	eq
 800093e:	ebb6 0c02 	subseq.w	ip, r6, r2
 8000942:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000946:	f150 0000 	adcs.w	r0, r0, #0
 800094a:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800094e:	bd70      	pop	{r4, r5, r6, pc}
 8000950:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
 8000954:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 8000958:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 800095c:	bfc2      	ittt	gt
 800095e:	ebd4 050c 	rsbsgt	r5, r4, ip
 8000962:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 8000966:	bd70      	popgt	{r4, r5, r6, pc}
 8000968:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 800096c:	f04f 0e00 	mov.w	lr, #0
 8000970:	3c01      	subs	r4, #1
 8000972:	e690      	b.n	8000696 <__aeabi_dmul+0xde>
 8000974:	ea45 0e06 	orr.w	lr, r5, r6
 8000978:	e68d      	b.n	8000696 <__aeabi_dmul+0xde>
 800097a:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 800097e:	ea94 0f0c 	teq	r4, ip
 8000982:	bf08      	it	eq
 8000984:	ea95 0f0c 	teqeq	r5, ip
 8000988:	f43f af3b 	beq.w	8000802 <__aeabi_dmul+0x24a>
 800098c:	ea94 0f0c 	teq	r4, ip
 8000990:	d10a      	bne.n	80009a8 <__aeabi_ddiv+0x19c>
 8000992:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000996:	f47f af34 	bne.w	8000802 <__aeabi_dmul+0x24a>
 800099a:	ea95 0f0c 	teq	r5, ip
 800099e:	f47f af25 	bne.w	80007ec <__aeabi_dmul+0x234>
 80009a2:	4610      	mov	r0, r2
 80009a4:	4619      	mov	r1, r3
 80009a6:	e72c      	b.n	8000802 <__aeabi_dmul+0x24a>
 80009a8:	ea95 0f0c 	teq	r5, ip
 80009ac:	d106      	bne.n	80009bc <__aeabi_ddiv+0x1b0>
 80009ae:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80009b2:	f43f aefd 	beq.w	80007b0 <__aeabi_dmul+0x1f8>
 80009b6:	4610      	mov	r0, r2
 80009b8:	4619      	mov	r1, r3
 80009ba:	e722      	b.n	8000802 <__aeabi_dmul+0x24a>
 80009bc:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80009c0:	bf18      	it	ne
 80009c2:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80009c6:	f47f aec5 	bne.w	8000754 <__aeabi_dmul+0x19c>
 80009ca:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 80009ce:	f47f af0d 	bne.w	80007ec <__aeabi_dmul+0x234>
 80009d2:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 80009d6:	f47f aeeb 	bne.w	80007b0 <__aeabi_dmul+0x1f8>
 80009da:	e712      	b.n	8000802 <__aeabi_dmul+0x24a>

080009dc <__aeabi_d2iz>:
 80009dc:	ea4f 0241 	mov.w	r2, r1, lsl #1
 80009e0:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 80009e4:	d215      	bcs.n	8000a12 <__aeabi_d2iz+0x36>
 80009e6:	d511      	bpl.n	8000a0c <__aeabi_d2iz+0x30>
 80009e8:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 80009ec:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 80009f0:	d912      	bls.n	8000a18 <__aeabi_d2iz+0x3c>
 80009f2:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 80009f6:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 80009fa:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 80009fe:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000a02:	fa23 f002 	lsr.w	r0, r3, r2
 8000a06:	bf18      	it	ne
 8000a08:	4240      	negne	r0, r0
 8000a0a:	4770      	bx	lr
 8000a0c:	f04f 0000 	mov.w	r0, #0
 8000a10:	4770      	bx	lr
 8000a12:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000a16:	d105      	bne.n	8000a24 <__aeabi_d2iz+0x48>
 8000a18:	f011 4000 	ands.w	r0, r1, #2147483648	; 0x80000000
 8000a1c:	bf08      	it	eq
 8000a1e:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
 8000a22:	4770      	bx	lr
 8000a24:	f04f 0000 	mov.w	r0, #0
 8000a28:	4770      	bx	lr
 8000a2a:	bf00      	nop

08000a2c <__aeabi_frsub>:
 8000a2c:	f080 4000 	eor.w	r0, r0, #2147483648	; 0x80000000
 8000a30:	e002      	b.n	8000a38 <__addsf3>
 8000a32:	bf00      	nop

08000a34 <__aeabi_fsub>:
 8000a34:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000

08000a38 <__addsf3>:
 8000a38:	0042      	lsls	r2, r0, #1
 8000a3a:	bf1f      	itttt	ne
 8000a3c:	ea5f 0341 	movsne.w	r3, r1, lsl #1
 8000a40:	ea92 0f03 	teqne	r2, r3
 8000a44:	ea7f 6c22 	mvnsne.w	ip, r2, asr #24
 8000a48:	ea7f 6c23 	mvnsne.w	ip, r3, asr #24
 8000a4c:	d06a      	beq.n	8000b24 <__addsf3+0xec>
 8000a4e:	ea4f 6212 	mov.w	r2, r2, lsr #24
 8000a52:	ebd2 6313 	rsbs	r3, r2, r3, lsr #24
 8000a56:	bfc1      	itttt	gt
 8000a58:	18d2      	addgt	r2, r2, r3
 8000a5a:	4041      	eorgt	r1, r0
 8000a5c:	4048      	eorgt	r0, r1
 8000a5e:	4041      	eorgt	r1, r0
 8000a60:	bfb8      	it	lt
 8000a62:	425b      	neglt	r3, r3
 8000a64:	2b19      	cmp	r3, #25
 8000a66:	bf88      	it	hi
 8000a68:	4770      	bxhi	lr
 8000a6a:	f010 4f00 	tst.w	r0, #2147483648	; 0x80000000
 8000a6e:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000a72:	f020 407f 	bic.w	r0, r0, #4278190080	; 0xff000000
 8000a76:	bf18      	it	ne
 8000a78:	4240      	negne	r0, r0
 8000a7a:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000a7e:	f441 0100 	orr.w	r1, r1, #8388608	; 0x800000
 8000a82:	f021 417f 	bic.w	r1, r1, #4278190080	; 0xff000000
 8000a86:	bf18      	it	ne
 8000a88:	4249      	negne	r1, r1
 8000a8a:	ea92 0f03 	teq	r2, r3
 8000a8e:	d03f      	beq.n	8000b10 <__addsf3+0xd8>
 8000a90:	f1a2 0201 	sub.w	r2, r2, #1
 8000a94:	fa41 fc03 	asr.w	ip, r1, r3
 8000a98:	eb10 000c 	adds.w	r0, r0, ip
 8000a9c:	f1c3 0320 	rsb	r3, r3, #32
 8000aa0:	fa01 f103 	lsl.w	r1, r1, r3
 8000aa4:	f000 4300 	and.w	r3, r0, #2147483648	; 0x80000000
 8000aa8:	d502      	bpl.n	8000ab0 <__addsf3+0x78>
 8000aaa:	4249      	negs	r1, r1
 8000aac:	eb60 0040 	sbc.w	r0, r0, r0, lsl #1
 8000ab0:	f5b0 0f00 	cmp.w	r0, #8388608	; 0x800000
 8000ab4:	d313      	bcc.n	8000ade <__addsf3+0xa6>
 8000ab6:	f1b0 7f80 	cmp.w	r0, #16777216	; 0x1000000
 8000aba:	d306      	bcc.n	8000aca <__addsf3+0x92>
 8000abc:	0840      	lsrs	r0, r0, #1
 8000abe:	ea4f 0131 	mov.w	r1, r1, rrx
 8000ac2:	f102 0201 	add.w	r2, r2, #1
 8000ac6:	2afe      	cmp	r2, #254	; 0xfe
 8000ac8:	d251      	bcs.n	8000b6e <__addsf3+0x136>
 8000aca:	f1b1 4f00 	cmp.w	r1, #2147483648	; 0x80000000
 8000ace:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
 8000ad2:	bf08      	it	eq
 8000ad4:	f020 0001 	biceq.w	r0, r0, #1
 8000ad8:	ea40 0003 	orr.w	r0, r0, r3
 8000adc:	4770      	bx	lr
 8000ade:	0049      	lsls	r1, r1, #1
 8000ae0:	eb40 0000 	adc.w	r0, r0, r0
 8000ae4:	3a01      	subs	r2, #1
 8000ae6:	bf28      	it	cs
 8000ae8:	f5b0 0f00 	cmpcs.w	r0, #8388608	; 0x800000
 8000aec:	d2ed      	bcs.n	8000aca <__addsf3+0x92>
 8000aee:	fab0 fc80 	clz	ip, r0
 8000af2:	f1ac 0c08 	sub.w	ip, ip, #8
 8000af6:	ebb2 020c 	subs.w	r2, r2, ip
 8000afa:	fa00 f00c 	lsl.w	r0, r0, ip
 8000afe:	bfaa      	itet	ge
 8000b00:	eb00 50c2 	addge.w	r0, r0, r2, lsl #23
 8000b04:	4252      	neglt	r2, r2
 8000b06:	4318      	orrge	r0, r3
 8000b08:	bfbc      	itt	lt
 8000b0a:	40d0      	lsrlt	r0, r2
 8000b0c:	4318      	orrlt	r0, r3
 8000b0e:	4770      	bx	lr
 8000b10:	f092 0f00 	teq	r2, #0
 8000b14:	f481 0100 	eor.w	r1, r1, #8388608	; 0x800000
 8000b18:	bf06      	itte	eq
 8000b1a:	f480 0000 	eoreq.w	r0, r0, #8388608	; 0x800000
 8000b1e:	3201      	addeq	r2, #1
 8000b20:	3b01      	subne	r3, #1
 8000b22:	e7b5      	b.n	8000a90 <__addsf3+0x58>
 8000b24:	ea4f 0341 	mov.w	r3, r1, lsl #1
 8000b28:	ea7f 6c22 	mvns.w	ip, r2, asr #24
 8000b2c:	bf18      	it	ne
 8000b2e:	ea7f 6c23 	mvnsne.w	ip, r3, asr #24
 8000b32:	d021      	beq.n	8000b78 <__addsf3+0x140>
 8000b34:	ea92 0f03 	teq	r2, r3
 8000b38:	d004      	beq.n	8000b44 <__addsf3+0x10c>
 8000b3a:	f092 0f00 	teq	r2, #0
 8000b3e:	bf08      	it	eq
 8000b40:	4608      	moveq	r0, r1
 8000b42:	4770      	bx	lr
 8000b44:	ea90 0f01 	teq	r0, r1
 8000b48:	bf1c      	itt	ne
 8000b4a:	2000      	movne	r0, #0
 8000b4c:	4770      	bxne	lr
 8000b4e:	f012 4f7f 	tst.w	r2, #4278190080	; 0xff000000
 8000b52:	d104      	bne.n	8000b5e <__addsf3+0x126>
 8000b54:	0040      	lsls	r0, r0, #1
 8000b56:	bf28      	it	cs
 8000b58:	f040 4000 	orrcs.w	r0, r0, #2147483648	; 0x80000000
 8000b5c:	4770      	bx	lr
 8000b5e:	f112 7200 	adds.w	r2, r2, #33554432	; 0x2000000
 8000b62:	bf3c      	itt	cc
 8000b64:	f500 0000 	addcc.w	r0, r0, #8388608	; 0x800000
 8000b68:	4770      	bxcc	lr
 8000b6a:	f000 4300 	and.w	r3, r0, #2147483648	; 0x80000000
 8000b6e:	f043 40fe 	orr.w	r0, r3, #2130706432	; 0x7f000000
 8000b72:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000b76:	4770      	bx	lr
 8000b78:	ea7f 6222 	mvns.w	r2, r2, asr #24
 8000b7c:	bf16      	itet	ne
 8000b7e:	4608      	movne	r0, r1
 8000b80:	ea7f 6323 	mvnseq.w	r3, r3, asr #24
 8000b84:	4601      	movne	r1, r0
 8000b86:	0242      	lsls	r2, r0, #9
 8000b88:	bf06      	itte	eq
 8000b8a:	ea5f 2341 	movseq.w	r3, r1, lsl #9
 8000b8e:	ea90 0f01 	teqeq	r0, r1
 8000b92:	f440 0080 	orrne.w	r0, r0, #4194304	; 0x400000
 8000b96:	4770      	bx	lr

08000b98 <__aeabi_ui2f>:
 8000b98:	f04f 0300 	mov.w	r3, #0
 8000b9c:	e004      	b.n	8000ba8 <__aeabi_i2f+0x8>
 8000b9e:	bf00      	nop

08000ba0 <__aeabi_i2f>:
 8000ba0:	f010 4300 	ands.w	r3, r0, #2147483648	; 0x80000000
 8000ba4:	bf48      	it	mi
 8000ba6:	4240      	negmi	r0, r0
 8000ba8:	ea5f 0c00 	movs.w	ip, r0
 8000bac:	bf08      	it	eq
 8000bae:	4770      	bxeq	lr
 8000bb0:	f043 4396 	orr.w	r3, r3, #1258291200	; 0x4b000000
 8000bb4:	4601      	mov	r1, r0
 8000bb6:	f04f 0000 	mov.w	r0, #0
 8000bba:	e01c      	b.n	8000bf6 <__aeabi_l2f+0x2a>

08000bbc <__aeabi_ul2f>:
 8000bbc:	ea50 0201 	orrs.w	r2, r0, r1
 8000bc0:	bf08      	it	eq
 8000bc2:	4770      	bxeq	lr
 8000bc4:	f04f 0300 	mov.w	r3, #0
 8000bc8:	e00a      	b.n	8000be0 <__aeabi_l2f+0x14>
 8000bca:	bf00      	nop

08000bcc <__aeabi_l2f>:
 8000bcc:	ea50 0201 	orrs.w	r2, r0, r1
 8000bd0:	bf08      	it	eq
 8000bd2:	4770      	bxeq	lr
 8000bd4:	f011 4300 	ands.w	r3, r1, #2147483648	; 0x80000000
 8000bd8:	d502      	bpl.n	8000be0 <__aeabi_l2f+0x14>
 8000bda:	4240      	negs	r0, r0
 8000bdc:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000be0:	ea5f 0c01 	movs.w	ip, r1
 8000be4:	bf02      	ittt	eq
 8000be6:	4684      	moveq	ip, r0
 8000be8:	4601      	moveq	r1, r0
 8000bea:	2000      	moveq	r0, #0
 8000bec:	f043 43b6 	orr.w	r3, r3, #1526726656	; 0x5b000000
 8000bf0:	bf08      	it	eq
 8000bf2:	f1a3 5380 	subeq.w	r3, r3, #268435456	; 0x10000000
 8000bf6:	f5a3 0300 	sub.w	r3, r3, #8388608	; 0x800000
 8000bfa:	fabc f28c 	clz	r2, ip
 8000bfe:	3a08      	subs	r2, #8
 8000c00:	eba3 53c2 	sub.w	r3, r3, r2, lsl #23
 8000c04:	db10      	blt.n	8000c28 <__aeabi_l2f+0x5c>
 8000c06:	fa01 fc02 	lsl.w	ip, r1, r2
 8000c0a:	4463      	add	r3, ip
 8000c0c:	fa00 fc02 	lsl.w	ip, r0, r2
 8000c10:	f1c2 0220 	rsb	r2, r2, #32
 8000c14:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 8000c18:	fa20 f202 	lsr.w	r2, r0, r2
 8000c1c:	eb43 0002 	adc.w	r0, r3, r2
 8000c20:	bf08      	it	eq
 8000c22:	f020 0001 	biceq.w	r0, r0, #1
 8000c26:	4770      	bx	lr
 8000c28:	f102 0220 	add.w	r2, r2, #32
 8000c2c:	fa01 fc02 	lsl.w	ip, r1, r2
 8000c30:	f1c2 0220 	rsb	r2, r2, #32
 8000c34:	ea50 004c 	orrs.w	r0, r0, ip, lsl #1
 8000c38:	fa21 f202 	lsr.w	r2, r1, r2
 8000c3c:	eb43 0002 	adc.w	r0, r3, r2
 8000c40:	bf08      	it	eq
 8000c42:	ea20 70dc 	biceq.w	r0, r0, ip, lsr #31
 8000c46:	4770      	bx	lr

08000c48 <__aeabi_fmul>:
 8000c48:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000c4c:	ea1c 52d0 	ands.w	r2, ip, r0, lsr #23
 8000c50:	bf1e      	ittt	ne
 8000c52:	ea1c 53d1 	andsne.w	r3, ip, r1, lsr #23
 8000c56:	ea92 0f0c 	teqne	r2, ip
 8000c5a:	ea93 0f0c 	teqne	r3, ip
 8000c5e:	d06f      	beq.n	8000d40 <__aeabi_fmul+0xf8>
 8000c60:	441a      	add	r2, r3
 8000c62:	ea80 0c01 	eor.w	ip, r0, r1
 8000c66:	0240      	lsls	r0, r0, #9
 8000c68:	bf18      	it	ne
 8000c6a:	ea5f 2141 	movsne.w	r1, r1, lsl #9
 8000c6e:	d01e      	beq.n	8000cae <__aeabi_fmul+0x66>
 8000c70:	f04f 6300 	mov.w	r3, #134217728	; 0x8000000
 8000c74:	ea43 1050 	orr.w	r0, r3, r0, lsr #5
 8000c78:	ea43 1151 	orr.w	r1, r3, r1, lsr #5
 8000c7c:	fba0 3101 	umull	r3, r1, r0, r1
 8000c80:	f00c 4000 	and.w	r0, ip, #2147483648	; 0x80000000
 8000c84:	f5b1 0f00 	cmp.w	r1, #8388608	; 0x800000
 8000c88:	bf3e      	ittt	cc
 8000c8a:	0049      	lslcc	r1, r1, #1
 8000c8c:	ea41 71d3 	orrcc.w	r1, r1, r3, lsr #31
 8000c90:	005b      	lslcc	r3, r3, #1
 8000c92:	ea40 0001 	orr.w	r0, r0, r1
 8000c96:	f162 027f 	sbc.w	r2, r2, #127	; 0x7f
 8000c9a:	2afd      	cmp	r2, #253	; 0xfd
 8000c9c:	d81d      	bhi.n	8000cda <__aeabi_fmul+0x92>
 8000c9e:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 8000ca2:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
 8000ca6:	bf08      	it	eq
 8000ca8:	f020 0001 	biceq.w	r0, r0, #1
 8000cac:	4770      	bx	lr
 8000cae:	f090 0f00 	teq	r0, #0
 8000cb2:	f00c 4c00 	and.w	ip, ip, #2147483648	; 0x80000000
 8000cb6:	bf08      	it	eq
 8000cb8:	0249      	lsleq	r1, r1, #9
 8000cba:	ea4c 2050 	orr.w	r0, ip, r0, lsr #9
 8000cbe:	ea40 2051 	orr.w	r0, r0, r1, lsr #9
 8000cc2:	3a7f      	subs	r2, #127	; 0x7f
 8000cc4:	bfc2      	ittt	gt
 8000cc6:	f1d2 03ff 	rsbsgt	r3, r2, #255	; 0xff
 8000cca:	ea40 50c2 	orrgt.w	r0, r0, r2, lsl #23
 8000cce:	4770      	bxgt	lr
 8000cd0:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000cd4:	f04f 0300 	mov.w	r3, #0
 8000cd8:	3a01      	subs	r2, #1
 8000cda:	dc5d      	bgt.n	8000d98 <__aeabi_fmul+0x150>
 8000cdc:	f112 0f19 	cmn.w	r2, #25
 8000ce0:	bfdc      	itt	le
 8000ce2:	f000 4000 	andle.w	r0, r0, #2147483648	; 0x80000000
 8000ce6:	4770      	bxle	lr
 8000ce8:	f1c2 0200 	rsb	r2, r2, #0
 8000cec:	0041      	lsls	r1, r0, #1
 8000cee:	fa21 f102 	lsr.w	r1, r1, r2
 8000cf2:	f1c2 0220 	rsb	r2, r2, #32
 8000cf6:	fa00 fc02 	lsl.w	ip, r0, r2
 8000cfa:	ea5f 0031 	movs.w	r0, r1, rrx
 8000cfe:	f140 0000 	adc.w	r0, r0, #0
 8000d02:	ea53 034c 	orrs.w	r3, r3, ip, lsl #1
 8000d06:	bf08      	it	eq
 8000d08:	ea20 70dc 	biceq.w	r0, r0, ip, lsr #31
 8000d0c:	4770      	bx	lr
 8000d0e:	f092 0f00 	teq	r2, #0
 8000d12:	f000 4c00 	and.w	ip, r0, #2147483648	; 0x80000000
 8000d16:	bf02      	ittt	eq
 8000d18:	0040      	lsleq	r0, r0, #1
 8000d1a:	f410 0f00 	tsteq.w	r0, #8388608	; 0x800000
 8000d1e:	3a01      	subeq	r2, #1
 8000d20:	d0f9      	beq.n	8000d16 <__aeabi_fmul+0xce>
 8000d22:	ea40 000c 	orr.w	r0, r0, ip
 8000d26:	f093 0f00 	teq	r3, #0
 8000d2a:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
 8000d2e:	bf02      	ittt	eq
 8000d30:	0049      	lsleq	r1, r1, #1
 8000d32:	f411 0f00 	tsteq.w	r1, #8388608	; 0x800000
 8000d36:	3b01      	subeq	r3, #1
 8000d38:	d0f9      	beq.n	8000d2e <__aeabi_fmul+0xe6>
 8000d3a:	ea41 010c 	orr.w	r1, r1, ip
 8000d3e:	e78f      	b.n	8000c60 <__aeabi_fmul+0x18>
 8000d40:	ea0c 53d1 	and.w	r3, ip, r1, lsr #23
 8000d44:	ea92 0f0c 	teq	r2, ip
 8000d48:	bf18      	it	ne
 8000d4a:	ea93 0f0c 	teqne	r3, ip
 8000d4e:	d00a      	beq.n	8000d66 <__aeabi_fmul+0x11e>
 8000d50:	f030 4c00 	bics.w	ip, r0, #2147483648	; 0x80000000
 8000d54:	bf18      	it	ne
 8000d56:	f031 4c00 	bicsne.w	ip, r1, #2147483648	; 0x80000000
 8000d5a:	d1d8      	bne.n	8000d0e <__aeabi_fmul+0xc6>
 8000d5c:	ea80 0001 	eor.w	r0, r0, r1
 8000d60:	f000 4000 	and.w	r0, r0, #2147483648	; 0x80000000
 8000d64:	4770      	bx	lr
 8000d66:	f090 0f00 	teq	r0, #0
 8000d6a:	bf17      	itett	ne
 8000d6c:	f090 4f00 	teqne	r0, #2147483648	; 0x80000000
 8000d70:	4608      	moveq	r0, r1
 8000d72:	f091 0f00 	teqne	r1, #0
 8000d76:	f091 4f00 	teqne	r1, #2147483648	; 0x80000000
 8000d7a:	d014      	beq.n	8000da6 <__aeabi_fmul+0x15e>
 8000d7c:	ea92 0f0c 	teq	r2, ip
 8000d80:	d101      	bne.n	8000d86 <__aeabi_fmul+0x13e>
 8000d82:	0242      	lsls	r2, r0, #9
 8000d84:	d10f      	bne.n	8000da6 <__aeabi_fmul+0x15e>
 8000d86:	ea93 0f0c 	teq	r3, ip
 8000d8a:	d103      	bne.n	8000d94 <__aeabi_fmul+0x14c>
 8000d8c:	024b      	lsls	r3, r1, #9
 8000d8e:	bf18      	it	ne
 8000d90:	4608      	movne	r0, r1
 8000d92:	d108      	bne.n	8000da6 <__aeabi_fmul+0x15e>
 8000d94:	ea80 0001 	eor.w	r0, r0, r1
 8000d98:	f000 4000 	and.w	r0, r0, #2147483648	; 0x80000000
 8000d9c:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
 8000da0:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000da4:	4770      	bx	lr
 8000da6:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
 8000daa:	f440 0040 	orr.w	r0, r0, #12582912	; 0xc00000
 8000dae:	4770      	bx	lr

08000db0 <__aeabi_fdiv>:
 8000db0:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000db4:	ea1c 52d0 	ands.w	r2, ip, r0, lsr #23
 8000db8:	bf1e      	ittt	ne
 8000dba:	ea1c 53d1 	andsne.w	r3, ip, r1, lsr #23
 8000dbe:	ea92 0f0c 	teqne	r2, ip
 8000dc2:	ea93 0f0c 	teqne	r3, ip
 8000dc6:	d069      	beq.n	8000e9c <__aeabi_fdiv+0xec>
 8000dc8:	eba2 0203 	sub.w	r2, r2, r3
 8000dcc:	ea80 0c01 	eor.w	ip, r0, r1
 8000dd0:	0249      	lsls	r1, r1, #9
 8000dd2:	ea4f 2040 	mov.w	r0, r0, lsl #9
 8000dd6:	d037      	beq.n	8000e48 <__aeabi_fdiv+0x98>
 8000dd8:	f04f 5380 	mov.w	r3, #268435456	; 0x10000000
 8000ddc:	ea43 1111 	orr.w	r1, r3, r1, lsr #4
 8000de0:	ea43 1310 	orr.w	r3, r3, r0, lsr #4
 8000de4:	f00c 4000 	and.w	r0, ip, #2147483648	; 0x80000000
 8000de8:	428b      	cmp	r3, r1
 8000dea:	bf38      	it	cc
 8000dec:	005b      	lslcc	r3, r3, #1
 8000dee:	f142 027d 	adc.w	r2, r2, #125	; 0x7d
 8000df2:	f44f 0c00 	mov.w	ip, #8388608	; 0x800000
 8000df6:	428b      	cmp	r3, r1
 8000df8:	bf24      	itt	cs
 8000dfa:	1a5b      	subcs	r3, r3, r1
 8000dfc:	ea40 000c 	orrcs.w	r0, r0, ip
 8000e00:	ebb3 0f51 	cmp.w	r3, r1, lsr #1
 8000e04:	bf24      	itt	cs
 8000e06:	eba3 0351 	subcs.w	r3, r3, r1, lsr #1
 8000e0a:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000e0e:	ebb3 0f91 	cmp.w	r3, r1, lsr #2
 8000e12:	bf24      	itt	cs
 8000e14:	eba3 0391 	subcs.w	r3, r3, r1, lsr #2
 8000e18:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000e1c:	ebb3 0fd1 	cmp.w	r3, r1, lsr #3
 8000e20:	bf24      	itt	cs
 8000e22:	eba3 03d1 	subcs.w	r3, r3, r1, lsr #3
 8000e26:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000e2a:	011b      	lsls	r3, r3, #4
 8000e2c:	bf18      	it	ne
 8000e2e:	ea5f 1c1c 	movsne.w	ip, ip, lsr #4
 8000e32:	d1e0      	bne.n	8000df6 <__aeabi_fdiv+0x46>
 8000e34:	2afd      	cmp	r2, #253	; 0xfd
 8000e36:	f63f af50 	bhi.w	8000cda <__aeabi_fmul+0x92>
 8000e3a:	428b      	cmp	r3, r1
 8000e3c:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
 8000e40:	bf08      	it	eq
 8000e42:	f020 0001 	biceq.w	r0, r0, #1
 8000e46:	4770      	bx	lr
 8000e48:	f00c 4c00 	and.w	ip, ip, #2147483648	; 0x80000000
 8000e4c:	ea4c 2050 	orr.w	r0, ip, r0, lsr #9
 8000e50:	327f      	adds	r2, #127	; 0x7f
 8000e52:	bfc2      	ittt	gt
 8000e54:	f1d2 03ff 	rsbsgt	r3, r2, #255	; 0xff
 8000e58:	ea40 50c2 	orrgt.w	r0, r0, r2, lsl #23
 8000e5c:	4770      	bxgt	lr
 8000e5e:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000e62:	f04f 0300 	mov.w	r3, #0
 8000e66:	3a01      	subs	r2, #1
 8000e68:	e737      	b.n	8000cda <__aeabi_fmul+0x92>
 8000e6a:	f092 0f00 	teq	r2, #0
 8000e6e:	f000 4c00 	and.w	ip, r0, #2147483648	; 0x80000000
 8000e72:	bf02      	ittt	eq
 8000e74:	0040      	lsleq	r0, r0, #1
 8000e76:	f410 0f00 	tsteq.w	r0, #8388608	; 0x800000
 8000e7a:	3a01      	subeq	r2, #1
 8000e7c:	d0f9      	beq.n	8000e72 <__aeabi_fdiv+0xc2>
 8000e7e:	ea40 000c 	orr.w	r0, r0, ip
 8000e82:	f093 0f00 	teq	r3, #0
 8000e86:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
 8000e8a:	bf02      	ittt	eq
 8000e8c:	0049      	lsleq	r1, r1, #1
 8000e8e:	f411 0f00 	tsteq.w	r1, #8388608	; 0x800000
 8000e92:	3b01      	subeq	r3, #1
 8000e94:	d0f9      	beq.n	8000e8a <__aeabi_fdiv+0xda>
 8000e96:	ea41 010c 	orr.w	r1, r1, ip
 8000e9a:	e795      	b.n	8000dc8 <__aeabi_fdiv+0x18>
 8000e9c:	ea0c 53d1 	and.w	r3, ip, r1, lsr #23
 8000ea0:	ea92 0f0c 	teq	r2, ip
 8000ea4:	d108      	bne.n	8000eb8 <__aeabi_fdiv+0x108>
 8000ea6:	0242      	lsls	r2, r0, #9
 8000ea8:	f47f af7d 	bne.w	8000da6 <__aeabi_fmul+0x15e>
 8000eac:	ea93 0f0c 	teq	r3, ip
 8000eb0:	f47f af70 	bne.w	8000d94 <__aeabi_fmul+0x14c>
 8000eb4:	4608      	mov	r0, r1
 8000eb6:	e776      	b.n	8000da6 <__aeabi_fmul+0x15e>
 8000eb8:	ea93 0f0c 	teq	r3, ip
 8000ebc:	d104      	bne.n	8000ec8 <__aeabi_fdiv+0x118>
 8000ebe:	024b      	lsls	r3, r1, #9
 8000ec0:	f43f af4c 	beq.w	8000d5c <__aeabi_fmul+0x114>
 8000ec4:	4608      	mov	r0, r1
 8000ec6:	e76e      	b.n	8000da6 <__aeabi_fmul+0x15e>
 8000ec8:	f030 4c00 	bics.w	ip, r0, #2147483648	; 0x80000000
 8000ecc:	bf18      	it	ne
 8000ece:	f031 4c00 	bicsne.w	ip, r1, #2147483648	; 0x80000000
 8000ed2:	d1ca      	bne.n	8000e6a <__aeabi_fdiv+0xba>
 8000ed4:	f030 4200 	bics.w	r2, r0, #2147483648	; 0x80000000
 8000ed8:	f47f af5c 	bne.w	8000d94 <__aeabi_fmul+0x14c>
 8000edc:	f031 4300 	bics.w	r3, r1, #2147483648	; 0x80000000
 8000ee0:	f47f af3c 	bne.w	8000d5c <__aeabi_fmul+0x114>
 8000ee4:	e75f      	b.n	8000da6 <__aeabi_fmul+0x15e>
 8000ee6:	bf00      	nop

08000ee8 <__gesf2>:
 8000ee8:	f04f 3cff 	mov.w	ip, #4294967295
 8000eec:	e006      	b.n	8000efc <__cmpsf2+0x4>
 8000eee:	bf00      	nop

08000ef0 <__lesf2>:
 8000ef0:	f04f 0c01 	mov.w	ip, #1
 8000ef4:	e002      	b.n	8000efc <__cmpsf2+0x4>
 8000ef6:	bf00      	nop

08000ef8 <__cmpsf2>:
 8000ef8:	f04f 0c01 	mov.w	ip, #1
 8000efc:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000f00:	ea4f 0240 	mov.w	r2, r0, lsl #1
 8000f04:	ea4f 0341 	mov.w	r3, r1, lsl #1
 8000f08:	ea7f 6c22 	mvns.w	ip, r2, asr #24
 8000f0c:	bf18      	it	ne
 8000f0e:	ea7f 6c23 	mvnsne.w	ip, r3, asr #24
 8000f12:	d011      	beq.n	8000f38 <__cmpsf2+0x40>
 8000f14:	b001      	add	sp, #4
 8000f16:	ea52 0c53 	orrs.w	ip, r2, r3, lsr #1
 8000f1a:	bf18      	it	ne
 8000f1c:	ea90 0f01 	teqne	r0, r1
 8000f20:	bf58      	it	pl
 8000f22:	ebb2 0003 	subspl.w	r0, r2, r3
 8000f26:	bf88      	it	hi
 8000f28:	17c8      	asrhi	r0, r1, #31
 8000f2a:	bf38      	it	cc
 8000f2c:	ea6f 70e1 	mvncc.w	r0, r1, asr #31
 8000f30:	bf18      	it	ne
 8000f32:	f040 0001 	orrne.w	r0, r0, #1
 8000f36:	4770      	bx	lr
 8000f38:	ea7f 6c22 	mvns.w	ip, r2, asr #24
 8000f3c:	d102      	bne.n	8000f44 <__cmpsf2+0x4c>
 8000f3e:	ea5f 2c40 	movs.w	ip, r0, lsl #9
 8000f42:	d105      	bne.n	8000f50 <__cmpsf2+0x58>
 8000f44:	ea7f 6c23 	mvns.w	ip, r3, asr #24
 8000f48:	d1e4      	bne.n	8000f14 <__cmpsf2+0x1c>
 8000f4a:	ea5f 2c41 	movs.w	ip, r1, lsl #9
 8000f4e:	d0e1      	beq.n	8000f14 <__cmpsf2+0x1c>
 8000f50:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000f54:	4770      	bx	lr
 8000f56:	bf00      	nop

08000f58 <__aeabi_cfrcmple>:
 8000f58:	4684      	mov	ip, r0
 8000f5a:	4608      	mov	r0, r1
 8000f5c:	4661      	mov	r1, ip
 8000f5e:	e7ff      	b.n	8000f60 <__aeabi_cfcmpeq>

08000f60 <__aeabi_cfcmpeq>:
 8000f60:	b50f      	push	{r0, r1, r2, r3, lr}
 8000f62:	f7ff ffc9 	bl	8000ef8 <__cmpsf2>
 8000f66:	2800      	cmp	r0, #0
 8000f68:	bf48      	it	mi
 8000f6a:	f110 0f00 	cmnmi.w	r0, #0
 8000f6e:	bd0f      	pop	{r0, r1, r2, r3, pc}

08000f70 <__aeabi_fcmpeq>:
 8000f70:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000f74:	f7ff fff4 	bl	8000f60 <__aeabi_cfcmpeq>
 8000f78:	bf0c      	ite	eq
 8000f7a:	2001      	moveq	r0, #1
 8000f7c:	2000      	movne	r0, #0
 8000f7e:	f85d fb08 	ldr.w	pc, [sp], #8
 8000f82:	bf00      	nop

08000f84 <__aeabi_fcmplt>:
 8000f84:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000f88:	f7ff ffea 	bl	8000f60 <__aeabi_cfcmpeq>
 8000f8c:	bf34      	ite	cc
 8000f8e:	2001      	movcc	r0, #1
 8000f90:	2000      	movcs	r0, #0
 8000f92:	f85d fb08 	ldr.w	pc, [sp], #8
 8000f96:	bf00      	nop

08000f98 <__aeabi_fcmple>:
 8000f98:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000f9c:	f7ff ffe0 	bl	8000f60 <__aeabi_cfcmpeq>
 8000fa0:	bf94      	ite	ls
 8000fa2:	2001      	movls	r0, #1
 8000fa4:	2000      	movhi	r0, #0
 8000fa6:	f85d fb08 	ldr.w	pc, [sp], #8
 8000faa:	bf00      	nop

08000fac <__aeabi_fcmpge>:
 8000fac:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000fb0:	f7ff ffd2 	bl	8000f58 <__aeabi_cfrcmple>
 8000fb4:	bf94      	ite	ls
 8000fb6:	2001      	movls	r0, #1
 8000fb8:	2000      	movhi	r0, #0
 8000fba:	f85d fb08 	ldr.w	pc, [sp], #8
 8000fbe:	bf00      	nop

08000fc0 <__aeabi_fcmpgt>:
 8000fc0:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000fc4:	f7ff ffc8 	bl	8000f58 <__aeabi_cfrcmple>
 8000fc8:	bf34      	ite	cc
 8000fca:	2001      	movcc	r0, #1
 8000fcc:	2000      	movcs	r0, #0
 8000fce:	f85d fb08 	ldr.w	pc, [sp], #8
 8000fd2:	bf00      	nop

08000fd4 <__aeabi_f2iz>:
 8000fd4:	ea4f 0240 	mov.w	r2, r0, lsl #1
 8000fd8:	f1b2 4ffe 	cmp.w	r2, #2130706432	; 0x7f000000
 8000fdc:	d30f      	bcc.n	8000ffe <__aeabi_f2iz+0x2a>
 8000fde:	f04f 039e 	mov.w	r3, #158	; 0x9e
 8000fe2:	ebb3 6212 	subs.w	r2, r3, r2, lsr #24
 8000fe6:	d90d      	bls.n	8001004 <__aeabi_f2iz+0x30>
 8000fe8:	ea4f 2300 	mov.w	r3, r0, lsl #8
 8000fec:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000ff0:	f010 4f00 	tst.w	r0, #2147483648	; 0x80000000
 8000ff4:	fa23 f002 	lsr.w	r0, r3, r2
 8000ff8:	bf18      	it	ne
 8000ffa:	4240      	negne	r0, r0
 8000ffc:	4770      	bx	lr
 8000ffe:	f04f 0000 	mov.w	r0, #0
 8001002:	4770      	bx	lr
 8001004:	f112 0f61 	cmn.w	r2, #97	; 0x61
 8001008:	d101      	bne.n	800100e <__aeabi_f2iz+0x3a>
 800100a:	0242      	lsls	r2, r0, #9
 800100c:	d105      	bne.n	800101a <__aeabi_f2iz+0x46>
 800100e:	f010 4000 	ands.w	r0, r0, #2147483648	; 0x80000000
 8001012:	bf08      	it	eq
 8001014:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
 8001018:	4770      	bx	lr
 800101a:	f04f 0000 	mov.w	r0, #0
 800101e:	4770      	bx	lr

08001020 <reverseBits>:

#ifndef INC_CRC_H_
#define INC_CRC_H_

uint8_t reverseBits(uint8_t value)
{
 8001020:	b480      	push	{r7}
 8001022:	b085      	sub	sp, #20
 8001024:	af00      	add	r7, sp, #0
 8001026:	4603      	mov	r3, r0
 8001028:	71fb      	strb	r3, [r7, #7]
	uint8_t result = 0;
 800102a:	2300      	movs	r3, #0
 800102c:	73fb      	strb	r3, [r7, #15]
	for(int i=0; i<8; i++)
 800102e:	2300      	movs	r3, #0
 8001030:	60bb      	str	r3, [r7, #8]
 8001032:	e010      	b.n	8001056 <reverseBits+0x36>
	{
		result = (result << 1) | ((value >> i) & 1);
 8001034:	7bfb      	ldrb	r3, [r7, #15]
 8001036:	005b      	lsls	r3, r3, #1
 8001038:	b25a      	sxtb	r2, r3
 800103a:	79f9      	ldrb	r1, [r7, #7]
 800103c:	68bb      	ldr	r3, [r7, #8]
 800103e:	fa41 f303 	asr.w	r3, r1, r3
 8001042:	b25b      	sxtb	r3, r3
 8001044:	f003 0301 	and.w	r3, r3, #1
 8001048:	b25b      	sxtb	r3, r3
 800104a:	4313      	orrs	r3, r2
 800104c:	b25b      	sxtb	r3, r3
 800104e:	73fb      	strb	r3, [r7, #15]
	for(int i=0; i<8; i++)
 8001050:	68bb      	ldr	r3, [r7, #8]
 8001052:	3301      	adds	r3, #1
 8001054:	60bb      	str	r3, [r7, #8]
 8001056:	68bb      	ldr	r3, [r7, #8]
 8001058:	2b07      	cmp	r3, #7
 800105a:	ddeb      	ble.n	8001034 <reverseBits+0x14>
	}
	return result;
 800105c:	7bfb      	ldrb	r3, [r7, #15]
}
 800105e:	4618      	mov	r0, r3
 8001060:	3714      	adds	r7, #20
 8001062:	46bd      	mov	sp, r7
 8001064:	bc80      	pop	{r7}
 8001066:	4770      	bx	lr

08001068 <crc8>:



uint8_t crc8(uint8_t* data, size_t length, uint8_t poly, uint8_t init, uint8_t refIn, uint8_t refOut, uint8_t xorOut) {
 8001068:	b580      	push	{r7, lr}
 800106a:	b08a      	sub	sp, #40	; 0x28
 800106c:	af00      	add	r7, sp, #0
 800106e:	60f8      	str	r0, [r7, #12]
 8001070:	60b9      	str	r1, [r7, #8]
 8001072:	4611      	mov	r1, r2
 8001074:	461a      	mov	r2, r3
 8001076:	460b      	mov	r3, r1
 8001078:	71fb      	strb	r3, [r7, #7]
 800107a:	4613      	mov	r3, r2
 800107c:	71bb      	strb	r3, [r7, #6]

    uint8_t crc = init;
 800107e:	79bb      	ldrb	r3, [r7, #6]
 8001080:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27

	if (refIn && refOut){
 8001084:	f897 3030 	ldrb.w	r3, [r7, #48]	; 0x30
 8001088:	2b00      	cmp	r3, #0
 800108a:	d049      	beq.n	8001120 <crc8+0xb8>
 800108c:	f897 3034 	ldrb.w	r3, [r7, #52]	; 0x34
 8001090:	2b00      	cmp	r3, #0
 8001092:	d045      	beq.n	8001120 <crc8+0xb8>
		crc = reverseBits(crc);
 8001094:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8001098:	4618      	mov	r0, r3
 800109a:	f7ff ffc1 	bl	8001020 <reverseBits>
 800109e:	4603      	mov	r3, r0
 80010a0:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
		poly = reverseBits(poly);
 80010a4:	79fb      	ldrb	r3, [r7, #7]
 80010a6:	4618      	mov	r0, r3
 80010a8:	f7ff ffba 	bl	8001020 <reverseBits>
 80010ac:	4603      	mov	r3, r0
 80010ae:	71fb      	strb	r3, [r7, #7]
		for (size_t i = 0; i < length; i++) {
 80010b0:	2300      	movs	r3, #0
 80010b2:	623b      	str	r3, [r7, #32]
 80010b4:	e028      	b.n	8001108 <crc8+0xa0>
			crc ^= data[i];
 80010b6:	68fa      	ldr	r2, [r7, #12]
 80010b8:	6a3b      	ldr	r3, [r7, #32]
 80010ba:	4413      	add	r3, r2
 80010bc:	781a      	ldrb	r2, [r3, #0]
 80010be:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 80010c2:	4053      	eors	r3, r2
 80010c4:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
			for (int j = 0; j < 8; j++) crc = (crc & 0x01) ? (crc >> 1) ^ poly : crc >> 1;
 80010c8:	2300      	movs	r3, #0
 80010ca:	61fb      	str	r3, [r7, #28]
 80010cc:	e016      	b.n	80010fc <crc8+0x94>
 80010ce:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 80010d2:	f003 0301 	and.w	r3, r3, #1
 80010d6:	2b00      	cmp	r3, #0
 80010d8:	d007      	beq.n	80010ea <crc8+0x82>
 80010da:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 80010de:	085b      	lsrs	r3, r3, #1
 80010e0:	b2da      	uxtb	r2, r3
 80010e2:	79fb      	ldrb	r3, [r7, #7]
 80010e4:	4053      	eors	r3, r2
 80010e6:	b2db      	uxtb	r3, r3
 80010e8:	e003      	b.n	80010f2 <crc8+0x8a>
 80010ea:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 80010ee:	085b      	lsrs	r3, r3, #1
 80010f0:	b2db      	uxtb	r3, r3
 80010f2:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
 80010f6:	69fb      	ldr	r3, [r7, #28]
 80010f8:	3301      	adds	r3, #1
 80010fa:	61fb      	str	r3, [r7, #28]
 80010fc:	69fb      	ldr	r3, [r7, #28]
 80010fe:	2b07      	cmp	r3, #7
 8001100:	dde5      	ble.n	80010ce <crc8+0x66>
		for (size_t i = 0; i < length; i++) {
 8001102:	6a3b      	ldr	r3, [r7, #32]
 8001104:	3301      	adds	r3, #1
 8001106:	623b      	str	r3, [r7, #32]
 8001108:	6a3a      	ldr	r2, [r7, #32]
 800110a:	68bb      	ldr	r3, [r7, #8]
 800110c:	429a      	cmp	r2, r3
 800110e:	d3d2      	bcc.n	80010b6 <crc8+0x4e>
		}
		crc = crc ^ xorOut;
 8001110:	f897 2027 	ldrb.w	r2, [r7, #39]	; 0x27
 8001114:	f897 3038 	ldrb.w	r3, [r7, #56]	; 0x38
 8001118:	4053      	eors	r3, r2
 800111a:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
 800111e:	e056      	b.n	80011ce <crc8+0x166>
	} else {
		for (size_t i = 0; i < length; i++) {
 8001120:	2300      	movs	r3, #0
 8001122:	61bb      	str	r3, [r7, #24]
 8001124:	e037      	b.n	8001196 <crc8+0x12e>
			crc ^= refIn ? reverseBits(data[i]) : data[i];
 8001126:	f897 3030 	ldrb.w	r3, [r7, #48]	; 0x30
 800112a:	2b00      	cmp	r3, #0
 800112c:	d008      	beq.n	8001140 <crc8+0xd8>
 800112e:	68fa      	ldr	r2, [r7, #12]
 8001130:	69bb      	ldr	r3, [r7, #24]
 8001132:	4413      	add	r3, r2
 8001134:	781b      	ldrb	r3, [r3, #0]
 8001136:	4618      	mov	r0, r3
 8001138:	f7ff ff72 	bl	8001020 <reverseBits>
 800113c:	4603      	mov	r3, r0
 800113e:	e003      	b.n	8001148 <crc8+0xe0>
 8001140:	68fa      	ldr	r2, [r7, #12]
 8001142:	69bb      	ldr	r3, [r7, #24]
 8001144:	4413      	add	r3, r2
 8001146:	781b      	ldrb	r3, [r3, #0]
 8001148:	b25a      	sxtb	r2, r3
 800114a:	f997 3027 	ldrsb.w	r3, [r7, #39]	; 0x27
 800114e:	4053      	eors	r3, r2
 8001150:	b25b      	sxtb	r3, r3
 8001152:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
			for (int j = 0; j < 8; j++) crc = (crc & 0x80) ? (crc << 1) ^ poly : crc << 1;
 8001156:	2300      	movs	r3, #0
 8001158:	617b      	str	r3, [r7, #20]
 800115a:	e016      	b.n	800118a <crc8+0x122>
 800115c:	f997 3027 	ldrsb.w	r3, [r7, #39]	; 0x27
 8001160:	2b00      	cmp	r3, #0
 8001162:	da09      	bge.n	8001178 <crc8+0x110>
 8001164:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8001168:	005b      	lsls	r3, r3, #1
 800116a:	b25a      	sxtb	r2, r3
 800116c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001170:	4053      	eors	r3, r2
 8001172:	b25b      	sxtb	r3, r3
 8001174:	b2db      	uxtb	r3, r3
 8001176:	e003      	b.n	8001180 <crc8+0x118>
 8001178:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 800117c:	005b      	lsls	r3, r3, #1
 800117e:	b2db      	uxtb	r3, r3
 8001180:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
 8001184:	697b      	ldr	r3, [r7, #20]
 8001186:	3301      	adds	r3, #1
 8001188:	617b      	str	r3, [r7, #20]
 800118a:	697b      	ldr	r3, [r7, #20]
 800118c:	2b07      	cmp	r3, #7
 800118e:	dde5      	ble.n	800115c <crc8+0xf4>
		for (size_t i = 0; i < length; i++) {
 8001190:	69bb      	ldr	r3, [r7, #24]
 8001192:	3301      	adds	r3, #1
 8001194:	61bb      	str	r3, [r7, #24]
 8001196:	69ba      	ldr	r2, [r7, #24]
 8001198:	68bb      	ldr	r3, [r7, #8]
 800119a:	429a      	cmp	r2, r3
 800119c:	d3c3      	bcc.n	8001126 <crc8+0xbe>
		}
		crc = refOut ? reverseBits(crc) ^ xorOut : crc ^ xorOut;
 800119e:	f897 3034 	ldrb.w	r3, [r7, #52]	; 0x34
 80011a2:	2b00      	cmp	r3, #0
 80011a4:	d00b      	beq.n	80011be <crc8+0x156>
 80011a6:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 80011aa:	4618      	mov	r0, r3
 80011ac:	f7ff ff38 	bl	8001020 <reverseBits>
 80011b0:	4603      	mov	r3, r0
 80011b2:	461a      	mov	r2, r3
 80011b4:	f897 3038 	ldrb.w	r3, [r7, #56]	; 0x38
 80011b8:	4053      	eors	r3, r2
 80011ba:	b2db      	uxtb	r3, r3
 80011bc:	e005      	b.n	80011ca <crc8+0x162>
 80011be:	f897 2027 	ldrb.w	r2, [r7, #39]	; 0x27
 80011c2:	f897 3038 	ldrb.w	r3, [r7, #56]	; 0x38
 80011c6:	4053      	eors	r3, r2
 80011c8:	b2db      	uxtb	r3, r3
 80011ca:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
	}
    return crc;
 80011ce:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
}
 80011d2:	4618      	mov	r0, r3
 80011d4:	3728      	adds	r7, #40	; 0x28
 80011d6:	46bd      	mov	sp, r7
 80011d8:	bd80      	pop	{r7, pc}
	...

080011dc <checkCRC>:
struct motor_sensor_t wheelsensor;
uint8_t commandBuffer[10];


uint8_t checkCRC(uint8_t *Buffer)
{
 80011dc:	b580      	push	{r7, lr}
 80011de:	b086      	sub	sp, #24
 80011e0:	af04      	add	r7, sp, #16
 80011e2:	6078      	str	r0, [r7, #4]
	if (crc8(Buffer, 9, CRC8_MAXIM_POLY, CRC8_MAXIM_INIT, CRC8_MAXIM_REFIN, CRC8_MAXIM_REFOUT, CRC8_MAXIM_XOROUT) == Buffer[9]){
 80011e4:	4b11      	ldr	r3, [pc, #68]	; (800122c <checkCRC+0x50>)
 80011e6:	781b      	ldrb	r3, [r3, #0]
 80011e8:	4a11      	ldr	r2, [pc, #68]	; (8001230 <checkCRC+0x54>)
 80011ea:	7812      	ldrb	r2, [r2, #0]
 80011ec:	2100      	movs	r1, #0
 80011ee:	9102      	str	r1, [sp, #8]
 80011f0:	9201      	str	r2, [sp, #4]
 80011f2:	9300      	str	r3, [sp, #0]
 80011f4:	2300      	movs	r3, #0
 80011f6:	2231      	movs	r2, #49	; 0x31
 80011f8:	2109      	movs	r1, #9
 80011fa:	6878      	ldr	r0, [r7, #4]
 80011fc:	f7ff ff34 	bl	8001068 <crc8>
 8001200:	4603      	mov	r3, r0
 8001202:	461a      	mov	r2, r3
 8001204:	687b      	ldr	r3, [r7, #4]
 8001206:	3309      	adds	r3, #9
 8001208:	781b      	ldrb	r3, [r3, #0]
 800120a:	429a      	cmp	r2, r3
 800120c:	d101      	bne.n	8001212 <checkCRC+0x36>
			return 1;
 800120e:	2301      	movs	r3, #1
 8001210:	e007      	b.n	8001222 <checkCRC+0x46>
	}
	else if(Buffer[9]==0x00){
 8001212:	687b      	ldr	r3, [r7, #4]
 8001214:	3309      	adds	r3, #9
 8001216:	781b      	ldrb	r3, [r3, #0]
 8001218:	2b00      	cmp	r3, #0
 800121a:	d101      	bne.n	8001220 <checkCRC+0x44>
			return 0;
 800121c:	2300      	movs	r3, #0
 800121e:	e000      	b.n	8001222 <checkCRC+0x46>
		}
	else return 0;
 8001220:	2300      	movs	r3, #0
}
 8001222:	4618      	mov	r0, r3
 8001224:	3708      	adds	r7, #8
 8001226:	46bd      	mov	sp, r7
 8001228:	bd80      	pop	{r7, pc}
 800122a:	bf00      	nop
 800122c:	20000000 	.word	0x20000000
 8001230:	20000001 	.word	0x20000001

08001234 <receiveFromBuffer>:

void receiveFromBuffer()
{
 8001234:	b580      	push	{r7, lr}
 8001236:	af00      	add	r7, sp, #0
	HAL_UART_Receive_DMA(&huart2, responseBuffer, 25);
 8001238:	2219      	movs	r2, #25
 800123a:	4904      	ldr	r1, [pc, #16]	; (800124c <receiveFromBuffer+0x18>)
 800123c:	4804      	ldr	r0, [pc, #16]	; (8001250 <receiveFromBuffer+0x1c>)
 800123e:	f006 ff7c 	bl	800813a <HAL_UART_Receive_DMA>
	Parse_DMA_All(&wheelsensor);
 8001242:	4804      	ldr	r0, [pc, #16]	; (8001254 <receiveFromBuffer+0x20>)
 8001244:	f000 f834 	bl	80012b0 <Parse_DMA_All>
//	HAL_Delay(500);
}
 8001248:	bf00      	nop
 800124a:	bd80      	pop	{r7, pc}
 800124c:	20000088 	.word	0x20000088
 8001250:	20000514 	.word	0x20000514
 8001254:	200000bc 	.word	0x200000bc

08001258 <send>:

void send(uint8_t crc)
{
 8001258:	b580      	push	{r7, lr}
 800125a:	b086      	sub	sp, #24
 800125c:	af04      	add	r7, sp, #16
 800125e:	4603      	mov	r3, r0
 8001260:	71fb      	strb	r3, [r7, #7]
	if(crc)
 8001262:	79fb      	ldrb	r3, [r7, #7]
 8001264:	2b00      	cmp	r3, #0
 8001266:	d011      	beq.n	800128c <send+0x34>
	{
		commandBuffer[9] = crc8(commandBuffer, 9, CRC8_MAXIM_POLY, CRC8_MAXIM_INIT, CRC8_MAXIM_REFIN, CRC8_MAXIM_REFOUT, CRC8_MAXIM_XOROUT);
 8001268:	4b0d      	ldr	r3, [pc, #52]	; (80012a0 <send+0x48>)
 800126a:	781b      	ldrb	r3, [r3, #0]
 800126c:	4a0d      	ldr	r2, [pc, #52]	; (80012a4 <send+0x4c>)
 800126e:	7812      	ldrb	r2, [r2, #0]
 8001270:	2100      	movs	r1, #0
 8001272:	9102      	str	r1, [sp, #8]
 8001274:	9201      	str	r2, [sp, #4]
 8001276:	9300      	str	r3, [sp, #0]
 8001278:	2300      	movs	r3, #0
 800127a:	2231      	movs	r2, #49	; 0x31
 800127c:	2109      	movs	r1, #9
 800127e:	480a      	ldr	r0, [pc, #40]	; (80012a8 <send+0x50>)
 8001280:	f7ff fef2 	bl	8001068 <crc8>
 8001284:	4603      	mov	r3, r0
 8001286:	461a      	mov	r2, r3
 8001288:	4b07      	ldr	r3, [pc, #28]	; (80012a8 <send+0x50>)
 800128a:	725a      	strb	r2, [r3, #9]
	}
	HAL_UART_Transmit(&huart2, commandBuffer, sizeof(commandBuffer),10);
 800128c:	230a      	movs	r3, #10
 800128e:	220a      	movs	r2, #10
 8001290:	4905      	ldr	r1, [pc, #20]	; (80012a8 <send+0x50>)
 8001292:	4806      	ldr	r0, [pc, #24]	; (80012ac <send+0x54>)
 8001294:	f006 fec6 	bl	8008024 <HAL_UART_Transmit>
}
 8001298:	bf00      	nop
 800129a:	3708      	adds	r7, #8
 800129c:	46bd      	mov	sp, r7
 800129e:	bd80      	pop	{r7, pc}
 80012a0:	20000000 	.word	0x20000000
 80012a4:	20000001 	.word	0x20000001
 80012a8:	200000d4 	.word	0x200000d4
 80012ac:	20000514 	.word	0x20000514

080012b0 <Parse_DMA_All>:
	uint8_t buf[] = {id, 0xA0, 0, 0, 0, 0, 0, 0, 0, mode};
	HAL_UART_Transmit(&huart2, buf, sizeof(buf),10);
}

void Parse_DMA_All(struct motor_sensor_t* sensor, uint8_t connected)
{
 80012b0:	b580      	push	{r7, lr}
 80012b2:	b086      	sub	sp, #24
 80012b4:	af00      	add	r7, sp, #0
 80012b6:	6078      	str	r0, [r7, #4]
 80012b8:	460b      	mov	r3, r1
 80012ba:	70fb      	strb	r3, [r7, #3]
	if (!connected)
 80012bc:	78fb      	ldrb	r3, [r7, #3]
 80012be:	2b00      	cmp	r3, #0
 80012c0:	f040 812f 	bne.w	8001522 <Parse_DMA_All+0x272>
	{
		if(sizeof(responseBufferH)>0)
			{
				sensor->leftii = responseBufferH[0];
 80012c4:	4b9e      	ldr	r3, [pc, #632]	; (8001540 <Parse_DMA_All+0x290>)
 80012c6:	781a      	ldrb	r2, [r3, #0]
 80012c8:	687b      	ldr	r3, [r7, #4]
 80012ca:	701a      	strb	r2, [r3, #0]
				sensor->leftMode = (ddsm115_mode_t)responseBufferH[1];
 80012cc:	4b9c      	ldr	r3, [pc, #624]	; (8001540 <Parse_DMA_All+0x290>)
 80012ce:	785a      	ldrb	r2, [r3, #1]
 80012d0:	687b      	ldr	r3, [r7, #4]
 80012d2:	709a      	strb	r2, [r3, #2]
				uint16_t current = (uint16_t)(responseBufferH[2]) << 8 | (uint16_t)(responseBufferH[3]);
 80012d4:	4b9a      	ldr	r3, [pc, #616]	; (8001540 <Parse_DMA_All+0x290>)
 80012d6:	789b      	ldrb	r3, [r3, #2]
 80012d8:	021b      	lsls	r3, r3, #8
 80012da:	b21a      	sxth	r2, r3
 80012dc:	4b98      	ldr	r3, [pc, #608]	; (8001540 <Parse_DMA_All+0x290>)
 80012de:	78db      	ldrb	r3, [r3, #3]
 80012e0:	b21b      	sxth	r3, r3
 80012e2:	4313      	orrs	r3, r2
 80012e4:	b21b      	sxth	r3, r3
 80012e6:	82fb      	strh	r3, [r7, #22]
				short currentR = current;
 80012e8:	8afb      	ldrh	r3, [r7, #22]
 80012ea:	82bb      	strh	r3, [r7, #20]
				if (currentR  > 32767){ currentR -= 0xFFFF; currentR--; }
				if (currentR >= 0) {
 80012ec:	f9b7 3014 	ldrsh.w	r3, [r7, #20]
 80012f0:	2b00      	cmp	r3, #0
 80012f2:	db14      	blt.n	800131e <Parse_DMA_All+0x6e>
					sensor->leftCurrent = (float)currentR * (float)MAX_CURRENT / 32767.0;
 80012f4:	f9b7 3014 	ldrsh.w	r3, [r7, #20]
 80012f8:	4618      	mov	r0, r3
 80012fa:	f7ff fc51 	bl	8000ba0 <__aeabi_i2f>
 80012fe:	4603      	mov	r3, r0
 8001300:	f04f 4182 	mov.w	r1, #1090519040	; 0x41000000
 8001304:	4618      	mov	r0, r3
 8001306:	f7ff fc9f 	bl	8000c48 <__aeabi_fmul>
 800130a:	4603      	mov	r3, r0
 800130c:	498d      	ldr	r1, [pc, #564]	; (8001544 <Parse_DMA_All+0x294>)
 800130e:	4618      	mov	r0, r3
 8001310:	f7ff fd4e 	bl	8000db0 <__aeabi_fdiv>
 8001314:	4603      	mov	r3, r0
 8001316:	461a      	mov	r2, r3
 8001318:	687b      	ldr	r3, [r7, #4]
 800131a:	605a      	str	r2, [r3, #4]
 800131c:	e013      	b.n	8001346 <Parse_DMA_All+0x96>
				} else {
					sensor->leftCurrent = (float)currentR * (float)MIN_CURRENT / -32767.0;
 800131e:	f9b7 3014 	ldrsh.w	r3, [r7, #20]
 8001322:	4618      	mov	r0, r3
 8001324:	f7ff fc3c 	bl	8000ba0 <__aeabi_i2f>
 8001328:	4603      	mov	r3, r0
 800132a:	f04f 4141 	mov.w	r1, #3238002688	; 0xc1000000
 800132e:	4618      	mov	r0, r3
 8001330:	f7ff fc8a 	bl	8000c48 <__aeabi_fmul>
 8001334:	4603      	mov	r3, r0
 8001336:	4984      	ldr	r1, [pc, #528]	; (8001548 <Parse_DMA_All+0x298>)
 8001338:	4618      	mov	r0, r3
 800133a:	f7ff fd39 	bl	8000db0 <__aeabi_fdiv>
 800133e:	4603      	mov	r3, r0
 8001340:	461a      	mov	r2, r3
 8001342:	687b      	ldr	r3, [r7, #4]
 8001344:	605a      	str	r2, [r3, #4]
				}
				uint16_t velocity = (uint16_t)(responseBufferH[4] << 8 | (uint16_t)(responseBufferH[5]));
 8001346:	4b7e      	ldr	r3, [pc, #504]	; (8001540 <Parse_DMA_All+0x290>)
 8001348:	791b      	ldrb	r3, [r3, #4]
 800134a:	021b      	lsls	r3, r3, #8
 800134c:	b21a      	sxth	r2, r3
 800134e:	4b7c      	ldr	r3, [pc, #496]	; (8001540 <Parse_DMA_All+0x290>)
 8001350:	795b      	ldrb	r3, [r3, #5]
 8001352:	b21b      	sxth	r3, r3
 8001354:	4313      	orrs	r3, r2
 8001356:	b21b      	sxth	r3, r3
 8001358:	827b      	strh	r3, [r7, #18]
				velocityL = velocity;
 800135a:	f9b7 2012 	ldrsh.w	r2, [r7, #18]
 800135e:	4b7b      	ldr	r3, [pc, #492]	; (800154c <Parse_DMA_All+0x29c>)
 8001360:	801a      	strh	r2, [r3, #0]
				if (velocityL  > MAX_VELOCITY){ velocityL -= 0xFFFF; velocityL--; }
 8001362:	4b7a      	ldr	r3, [pc, #488]	; (800154c <Parse_DMA_All+0x29c>)
 8001364:	f9b3 3000 	ldrsh.w	r3, [r3]
 8001368:	f5b3 7fa5 	cmp.w	r3, #330	; 0x14a
 800136c:	dd11      	ble.n	8001392 <Parse_DMA_All+0xe2>
 800136e:	4b77      	ldr	r3, [pc, #476]	; (800154c <Parse_DMA_All+0x29c>)
 8001370:	f9b3 3000 	ldrsh.w	r3, [r3]
 8001374:	b29b      	uxth	r3, r3
 8001376:	3301      	adds	r3, #1
 8001378:	b29b      	uxth	r3, r3
 800137a:	b21a      	sxth	r2, r3
 800137c:	4b73      	ldr	r3, [pc, #460]	; (800154c <Parse_DMA_All+0x29c>)
 800137e:	801a      	strh	r2, [r3, #0]
 8001380:	4b72      	ldr	r3, [pc, #456]	; (800154c <Parse_DMA_All+0x29c>)
 8001382:	f9b3 3000 	ldrsh.w	r3, [r3]
 8001386:	b29b      	uxth	r3, r3
 8001388:	3b01      	subs	r3, #1
 800138a:	b29b      	uxth	r3, r3
 800138c:	b21a      	sxth	r2, r3
 800138e:	4b6f      	ldr	r3, [pc, #444]	; (800154c <Parse_DMA_All+0x29c>)
 8001390:	801a      	strh	r2, [r3, #0]
				sensor->LeftVelocity = velocityL;
 8001392:	4b6e      	ldr	r3, [pc, #440]	; (800154c <Parse_DMA_All+0x29c>)
 8001394:	f9b3 2000 	ldrsh.w	r2, [r3]
 8001398:	687b      	ldr	r3, [r7, #4]
 800139a:	819a      	strh	r2, [r3, #12]
				sensor->Leftwinding_temp = responseBufferH[6];
 800139c:	4b68      	ldr	r3, [pc, #416]	; (8001540 <Parse_DMA_All+0x290>)
 800139e:	799a      	ldrb	r2, [r3, #6]
 80013a0:	687b      	ldr	r3, [r7, #4]
 80013a2:	741a      	strb	r2, [r3, #16]
				sensor->Leftangle = round((float)responseBufferH[7] * (float)MAX_ANGLE / 255.0);
 80013a4:	4b66      	ldr	r3, [pc, #408]	; (8001540 <Parse_DMA_All+0x290>)
 80013a6:	79db      	ldrb	r3, [r3, #7]
 80013a8:	4618      	mov	r0, r3
 80013aa:	f7ff fbf5 	bl	8000b98 <__aeabi_ui2f>
 80013ae:	4603      	mov	r3, r0
 80013b0:	4967      	ldr	r1, [pc, #412]	; (8001550 <Parse_DMA_All+0x2a0>)
 80013b2:	4618      	mov	r0, r3
 80013b4:	f7ff fc48 	bl	8000c48 <__aeabi_fmul>
 80013b8:	4603      	mov	r3, r0
 80013ba:	4618      	mov	r0, r3
 80013bc:	f7ff f8a4 	bl	8000508 <__aeabi_f2d>
 80013c0:	a35d      	add	r3, pc, #372	; (adr r3, 8001538 <Parse_DMA_All+0x288>)
 80013c2:	e9d3 2300 	ldrd	r2, r3, [r3]
 80013c6:	f7ff fa21 	bl	800080c <__aeabi_ddiv>
 80013ca:	4602      	mov	r2, r0
 80013cc:	460b      	mov	r3, r1
 80013ce:	4610      	mov	r0, r2
 80013d0:	4619      	mov	r1, r3
 80013d2:	f009 fc07 	bl	800abe4 <round>
 80013d6:	4602      	mov	r2, r0
 80013d8:	460b      	mov	r3, r1
 80013da:	4610      	mov	r0, r2
 80013dc:	4619      	mov	r1, r3
 80013de:	f7ff fafd 	bl	80009dc <__aeabi_d2iz>
 80013e2:	4603      	mov	r3, r0
 80013e4:	b21a      	sxth	r2, r3
 80013e6:	687b      	ldr	r3, [r7, #4]
 80013e8:	825a      	strh	r2, [r3, #18]
				sensor->Righterror = responseBufferH[8];
 80013ea:	4b55      	ldr	r3, [pc, #340]	; (8001540 <Parse_DMA_All+0x290>)
 80013ec:	7a1a      	ldrb	r2, [r3, #8]
 80013ee:	687b      	ldr	r3, [r7, #4]
 80013f0:	75da      	strb	r2, [r3, #23]
		//		sprintf(mess, "Left sensor: %d\n",sensor->LeftVelocity);
		//		HAL_UART_Transmit(&huart1,mess,sizeof(mess),HAL_MAX_DELAY);
			}
			if(sizeof(responseBufferL)>0)
			{
				sensor->reightii = responseBufferL[0];
 80013f2:	4b58      	ldr	r3, [pc, #352]	; (8001554 <Parse_DMA_All+0x2a4>)
 80013f4:	781a      	ldrb	r2, [r3, #0]
 80013f6:	687b      	ldr	r3, [r7, #4]
 80013f8:	705a      	strb	r2, [r3, #1]
				sensor->rightMode = (ddsm115_mode_t)responseBufferL[1];
 80013fa:	4b56      	ldr	r3, [pc, #344]	; (8001554 <Parse_DMA_All+0x2a4>)
 80013fc:	785a      	ldrb	r2, [r3, #1]
 80013fe:	687b      	ldr	r3, [r7, #4]
 8001400:	70da      	strb	r2, [r3, #3]
				uint16_t current = (uint16_t)(responseBufferL[2]) << 8 | (uint16_t)(responseBufferL[3]);
 8001402:	4b54      	ldr	r3, [pc, #336]	; (8001554 <Parse_DMA_All+0x2a4>)
 8001404:	789b      	ldrb	r3, [r3, #2]
 8001406:	021b      	lsls	r3, r3, #8
 8001408:	b21a      	sxth	r2, r3
 800140a:	4b52      	ldr	r3, [pc, #328]	; (8001554 <Parse_DMA_All+0x2a4>)
 800140c:	78db      	ldrb	r3, [r3, #3]
 800140e:	b21b      	sxth	r3, r3
 8001410:	4313      	orrs	r3, r2
 8001412:	b21b      	sxth	r3, r3
 8001414:	823b      	strh	r3, [r7, #16]
				short currentR = current;
 8001416:	8a3b      	ldrh	r3, [r7, #16]
 8001418:	81fb      	strh	r3, [r7, #14]
				if (currentR  > 32767){ currentR -= 0xFFFF; currentR--; }
				if (currentR >= 0) {
 800141a:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 800141e:	2b00      	cmp	r3, #0
 8001420:	db14      	blt.n	800144c <Parse_DMA_All+0x19c>
					sensor->rightCurrent = (float)currentR * (float)MAX_CURRENT / 32767.0;
 8001422:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 8001426:	4618      	mov	r0, r3
 8001428:	f7ff fbba 	bl	8000ba0 <__aeabi_i2f>
 800142c:	4603      	mov	r3, r0
 800142e:	f04f 4182 	mov.w	r1, #1090519040	; 0x41000000
 8001432:	4618      	mov	r0, r3
 8001434:	f7ff fc08 	bl	8000c48 <__aeabi_fmul>
 8001438:	4603      	mov	r3, r0
 800143a:	4942      	ldr	r1, [pc, #264]	; (8001544 <Parse_DMA_All+0x294>)
 800143c:	4618      	mov	r0, r3
 800143e:	f7ff fcb7 	bl	8000db0 <__aeabi_fdiv>
 8001442:	4603      	mov	r3, r0
 8001444:	461a      	mov	r2, r3
 8001446:	687b      	ldr	r3, [r7, #4]
 8001448:	609a      	str	r2, [r3, #8]
 800144a:	e013      	b.n	8001474 <Parse_DMA_All+0x1c4>
				} else {
					sensor->rightCurrent = (float)currentR * (float)MIN_CURRENT / -32767.0;
 800144c:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 8001450:	4618      	mov	r0, r3
 8001452:	f7ff fba5 	bl	8000ba0 <__aeabi_i2f>
 8001456:	4603      	mov	r3, r0
 8001458:	f04f 4141 	mov.w	r1, #3238002688	; 0xc1000000
 800145c:	4618      	mov	r0, r3
 800145e:	f7ff fbf3 	bl	8000c48 <__aeabi_fmul>
 8001462:	4603      	mov	r3, r0
 8001464:	4938      	ldr	r1, [pc, #224]	; (8001548 <Parse_DMA_All+0x298>)
 8001466:	4618      	mov	r0, r3
 8001468:	f7ff fca2 	bl	8000db0 <__aeabi_fdiv>
 800146c:	4603      	mov	r3, r0
 800146e:	461a      	mov	r2, r3
 8001470:	687b      	ldr	r3, [r7, #4]
 8001472:	609a      	str	r2, [r3, #8]
				}
				uint16_t velocity = (uint16_t)(responseBufferL[4] << 8 | (uint16_t)(responseBufferL[5]));
 8001474:	4b37      	ldr	r3, [pc, #220]	; (8001554 <Parse_DMA_All+0x2a4>)
 8001476:	791b      	ldrb	r3, [r3, #4]
 8001478:	021b      	lsls	r3, r3, #8
 800147a:	b21a      	sxth	r2, r3
 800147c:	4b35      	ldr	r3, [pc, #212]	; (8001554 <Parse_DMA_All+0x2a4>)
 800147e:	795b      	ldrb	r3, [r3, #5]
 8001480:	b21b      	sxth	r3, r3
 8001482:	4313      	orrs	r3, r2
 8001484:	b21b      	sxth	r3, r3
 8001486:	81bb      	strh	r3, [r7, #12]
				velocityR = velocity;
 8001488:	f9b7 200c 	ldrsh.w	r2, [r7, #12]
 800148c:	4b32      	ldr	r3, [pc, #200]	; (8001558 <Parse_DMA_All+0x2a8>)
 800148e:	801a      	strh	r2, [r3, #0]
				if (velocityR  > MAX_VELOCITY){ velocityR -= 0xFFFF; velocityR--; }
 8001490:	4b31      	ldr	r3, [pc, #196]	; (8001558 <Parse_DMA_All+0x2a8>)
 8001492:	f9b3 3000 	ldrsh.w	r3, [r3]
 8001496:	f5b3 7fa5 	cmp.w	r3, #330	; 0x14a
 800149a:	dd11      	ble.n	80014c0 <Parse_DMA_All+0x210>
 800149c:	4b2e      	ldr	r3, [pc, #184]	; (8001558 <Parse_DMA_All+0x2a8>)
 800149e:	f9b3 3000 	ldrsh.w	r3, [r3]
 80014a2:	b29b      	uxth	r3, r3
 80014a4:	3301      	adds	r3, #1
 80014a6:	b29b      	uxth	r3, r3
 80014a8:	b21a      	sxth	r2, r3
 80014aa:	4b2b      	ldr	r3, [pc, #172]	; (8001558 <Parse_DMA_All+0x2a8>)
 80014ac:	801a      	strh	r2, [r3, #0]
 80014ae:	4b2a      	ldr	r3, [pc, #168]	; (8001558 <Parse_DMA_All+0x2a8>)
 80014b0:	f9b3 3000 	ldrsh.w	r3, [r3]
 80014b4:	b29b      	uxth	r3, r3
 80014b6:	3b01      	subs	r3, #1
 80014b8:	b29b      	uxth	r3, r3
 80014ba:	b21a      	sxth	r2, r3
 80014bc:	4b26      	ldr	r3, [pc, #152]	; (8001558 <Parse_DMA_All+0x2a8>)
 80014be:	801a      	strh	r2, [r3, #0]
				sensor->RightVelocity = velocityR;
 80014c0:	4b25      	ldr	r3, [pc, #148]	; (8001558 <Parse_DMA_All+0x2a8>)
 80014c2:	f9b3 2000 	ldrsh.w	r2, [r3]
 80014c6:	687b      	ldr	r3, [r7, #4]
 80014c8:	81da      	strh	r2, [r3, #14]
				sensor->Rightwinding_temp = responseBufferL[6];
 80014ca:	4b22      	ldr	r3, [pc, #136]	; (8001554 <Parse_DMA_All+0x2a4>)
 80014cc:	799a      	ldrb	r2, [r3, #6]
 80014ce:	687b      	ldr	r3, [r7, #4]
 80014d0:	745a      	strb	r2, [r3, #17]
				sensor->Rightangle = round((float)responseBufferL[7] * (float)MAX_ANGLE / 255.0);
 80014d2:	4b20      	ldr	r3, [pc, #128]	; (8001554 <Parse_DMA_All+0x2a4>)
 80014d4:	79db      	ldrb	r3, [r3, #7]
 80014d6:	4618      	mov	r0, r3
 80014d8:	f7ff fb5e 	bl	8000b98 <__aeabi_ui2f>
 80014dc:	4603      	mov	r3, r0
 80014de:	491c      	ldr	r1, [pc, #112]	; (8001550 <Parse_DMA_All+0x2a0>)
 80014e0:	4618      	mov	r0, r3
 80014e2:	f7ff fbb1 	bl	8000c48 <__aeabi_fmul>
 80014e6:	4603      	mov	r3, r0
 80014e8:	4618      	mov	r0, r3
 80014ea:	f7ff f80d 	bl	8000508 <__aeabi_f2d>
 80014ee:	a312      	add	r3, pc, #72	; (adr r3, 8001538 <Parse_DMA_All+0x288>)
 80014f0:	e9d3 2300 	ldrd	r2, r3, [r3]
 80014f4:	f7ff f98a 	bl	800080c <__aeabi_ddiv>
 80014f8:	4602      	mov	r2, r0
 80014fa:	460b      	mov	r3, r1
 80014fc:	4610      	mov	r0, r2
 80014fe:	4619      	mov	r1, r3
 8001500:	f009 fb70 	bl	800abe4 <round>
 8001504:	4602      	mov	r2, r0
 8001506:	460b      	mov	r3, r1
 8001508:	4610      	mov	r0, r2
 800150a:	4619      	mov	r1, r3
 800150c:	f7ff fa66 	bl	80009dc <__aeabi_d2iz>
 8001510:	4603      	mov	r3, r0
 8001512:	b21a      	sxth	r2, r3
 8001514:	687b      	ldr	r3, [r7, #4]
 8001516:	829a      	strh	r2, [r3, #20]
				sensor->Righterror = responseBufferL[8];
 8001518:	4b0e      	ldr	r3, [pc, #56]	; (8001554 <Parse_DMA_All+0x2a4>)
 800151a:	7a1a      	ldrb	r2, [r3, #8]
 800151c:	687b      	ldr	r3, [r7, #4]
 800151e:	75da      	strb	r2, [r3, #23]
		sensor->LeftVelocity = 0;
		sensor->RightVelocity = 0;
	}


}
 8001520:	e005      	b.n	800152e <Parse_DMA_All+0x27e>
		sensor->LeftVelocity = 0;
 8001522:	687b      	ldr	r3, [r7, #4]
 8001524:	2200      	movs	r2, #0
 8001526:	819a      	strh	r2, [r3, #12]
		sensor->RightVelocity = 0;
 8001528:	687b      	ldr	r3, [r7, #4]
 800152a:	2200      	movs	r2, #0
 800152c:	81da      	strh	r2, [r3, #14]
}
 800152e:	bf00      	nop
 8001530:	3718      	adds	r7, #24
 8001532:	46bd      	mov	sp, r7
 8001534:	bd80      	pop	{r7, pc}
 8001536:	bf00      	nop
 8001538:	00000000 	.word	0x00000000
 800153c:	406fe000 	.word	0x406fe000
 8001540:	200000a4 	.word	0x200000a4
 8001544:	46fffe00 	.word	0x46fffe00
 8001548:	c6fffe00 	.word	0xc6fffe00
 800154c:	20000086 	.word	0x20000086
 8001550:	43b40000 	.word	0x43b40000
 8001554:	200000b0 	.word	0x200000b0
 8001558:	20000084 	.word	0x20000084

0800155c <setVelocity>:

uint8_t setVelocity(uint8_t id, int16_t velocity, uint8_t acceleration)
{
 800155c:	b580      	push	{r7, lr}
 800155e:	b088      	sub	sp, #32
 8001560:	af00      	add	r7, sp, #0
 8001562:	4603      	mov	r3, r0
 8001564:	71fb      	strb	r3, [r7, #7]
 8001566:	460b      	mov	r3, r1
 8001568:	80bb      	strh	r3, [r7, #4]
 800156a:	4613      	mov	r3, r2
 800156c:	71bb      	strb	r3, [r7, #6]
	if(velocity > MAX_VELOCITY) velocity = MAX_VELOCITY;
 800156e:	f9b7 3004 	ldrsh.w	r3, [r7, #4]
 8001572:	f5b3 7fa5 	cmp.w	r3, #330	; 0x14a
 8001576:	dd02      	ble.n	800157e <setVelocity+0x22>
 8001578:	f44f 73a5 	mov.w	r3, #330	; 0x14a
 800157c:	80bb      	strh	r3, [r7, #4]
	if(velocity < MIN_VELOCITY) velocity = MIN_VELOCITY;
 800157e:	f9b7 3004 	ldrsh.w	r3, [r7, #4]
 8001582:	f513 7fa5 	cmn.w	r3, #330	; 0x14a
 8001586:	da02      	bge.n	800158e <setVelocity+0x32>
 8001588:	f64f 63b6 	movw	r3, #65206	; 0xfeb6
 800158c:	80bb      	strh	r3, [r7, #4]
	uint16_t velocityRecalc = abs(velocity);
 800158e:	f9b7 3004 	ldrsh.w	r3, [r7, #4]
 8001592:	2b00      	cmp	r3, #0
 8001594:	bfb8      	it	lt
 8001596:	425b      	neglt	r3, r3
 8001598:	83fb      	strh	r3, [r7, #30]
	if(velocity < 0 && velocity != 0) velocityRecalc = 0xFFFF - velocityRecalc + 1;
 800159a:	f9b7 3004 	ldrsh.w	r3, [r7, #4]
 800159e:	2b00      	cmp	r3, #0
 80015a0:	da06      	bge.n	80015b0 <setVelocity+0x54>
 80015a2:	f9b7 3004 	ldrsh.w	r3, [r7, #4]
 80015a6:	2b00      	cmp	r3, #0
 80015a8:	d002      	beq.n	80015b0 <setVelocity+0x54>
 80015aa:	8bfb      	ldrh	r3, [r7, #30]
 80015ac:	425b      	negs	r3, r3
 80015ae:	83fb      	strh	r3, [r7, #30]
	uint8_t velocityHighByte = (uint8_t)(velocityRecalc >> 8) & 0xFF;
 80015b0:	8bfb      	ldrh	r3, [r7, #30]
 80015b2:	0a1b      	lsrs	r3, r3, #8
 80015b4:	b29b      	uxth	r3, r3
 80015b6:	75fb      	strb	r3, [r7, #23]
	uint8_t velocityLowByte = (uint8_t) (velocityRecalc) & 0xFF;
 80015b8:	8bfb      	ldrh	r3, [r7, #30]
 80015ba:	75bb      	strb	r3, [r7, #22]
	uint8_t buf[] = {id, 0x64, velocityHighByte, velocityLowByte, 0, 0, acceleration, 0, 0, 0};
 80015bc:	79fb      	ldrb	r3, [r7, #7]
 80015be:	733b      	strb	r3, [r7, #12]
 80015c0:	2364      	movs	r3, #100	; 0x64
 80015c2:	737b      	strb	r3, [r7, #13]
 80015c4:	7dfb      	ldrb	r3, [r7, #23]
 80015c6:	73bb      	strb	r3, [r7, #14]
 80015c8:	7dbb      	ldrb	r3, [r7, #22]
 80015ca:	73fb      	strb	r3, [r7, #15]
 80015cc:	2300      	movs	r3, #0
 80015ce:	743b      	strb	r3, [r7, #16]
 80015d0:	2300      	movs	r3, #0
 80015d2:	747b      	strb	r3, [r7, #17]
 80015d4:	79bb      	ldrb	r3, [r7, #6]
 80015d6:	74bb      	strb	r3, [r7, #18]
 80015d8:	2300      	movs	r3, #0
 80015da:	74fb      	strb	r3, [r7, #19]
 80015dc:	2300      	movs	r3, #0
 80015de:	753b      	strb	r3, [r7, #20]
 80015e0:	2300      	movs	r3, #0
 80015e2:	757b      	strb	r3, [r7, #21]
	for(int i = 0; i < 10; i++)
 80015e4:	2300      	movs	r3, #0
 80015e6:	61bb      	str	r3, [r7, #24]
 80015e8:	e00c      	b.n	8001604 <setVelocity+0xa8>
	{
		commandBuffer[i] = buf[i];
 80015ea:	f107 020c 	add.w	r2, r7, #12
 80015ee:	69bb      	ldr	r3, [r7, #24]
 80015f0:	4413      	add	r3, r2
 80015f2:	7819      	ldrb	r1, [r3, #0]
 80015f4:	4a09      	ldr	r2, [pc, #36]	; (800161c <setVelocity+0xc0>)
 80015f6:	69bb      	ldr	r3, [r7, #24]
 80015f8:	4413      	add	r3, r2
 80015fa:	460a      	mov	r2, r1
 80015fc:	701a      	strb	r2, [r3, #0]
	for(int i = 0; i < 10; i++)
 80015fe:	69bb      	ldr	r3, [r7, #24]
 8001600:	3301      	adds	r3, #1
 8001602:	61bb      	str	r3, [r7, #24]
 8001604:	69bb      	ldr	r3, [r7, #24]
 8001606:	2b09      	cmp	r3, #9
 8001608:	ddef      	ble.n	80015ea <setVelocity+0x8e>
	}
	send(1);
 800160a:	2001      	movs	r0, #1
 800160c:	f7ff fe24 	bl	8001258 <send>
	//receive();
	//parse(DDSM115_PROTOCOL_V2);
	return 0;
 8001610:	2300      	movs	r3, #0
}
 8001612:	4618      	mov	r0, r3
 8001614:	3720      	adds	r7, #32
 8001616:	46bd      	mov	sp, r7
 8001618:	bd80      	pop	{r7, pc}
 800161a:	bf00      	nop
 800161c:	200000d4 	.word	0x200000d4

08001620 <SR04_Init>:

SR04_PulseType pulse;
SR04_PulseType pulse2;

void SR04_Init()
{
 8001620:	b580      	push	{r7, lr}
 8001622:	af00      	add	r7, sp, #0
	HAL_TIM_Base_Start_IT(&htim2);
 8001624:	4807      	ldr	r0, [pc, #28]	; (8001644 <SR04_Init+0x24>)
 8001626:	f005 fd4f 	bl	80070c8 <HAL_TIM_Base_Start_IT>
	HAL_TIM_IC_Start_IT(&htim2,TIM_CHANNEL_1);
 800162a:	2100      	movs	r1, #0
 800162c:	4805      	ldr	r0, [pc, #20]	; (8001644 <SR04_Init+0x24>)
 800162e:	f005 fe03 	bl	8007238 <HAL_TIM_IC_Start_IT>
	HAL_TIM_Base_Start_IT(&htim3);
 8001632:	4805      	ldr	r0, [pc, #20]	; (8001648 <SR04_Init+0x28>)
 8001634:	f005 fd48 	bl	80070c8 <HAL_TIM_Base_Start_IT>
	HAL_TIM_IC_Start_IT(&htim3,TIM_CHANNEL_1);
 8001638:	2100      	movs	r1, #0
 800163a:	4803      	ldr	r0, [pc, #12]	; (8001648 <SR04_Init+0x28>)
 800163c:	f005 fdfc 	bl	8007238 <HAL_TIM_IC_Start_IT>
}
 8001640:	bf00      	nop
 8001642:	bd80      	pop	{r7, pc}
 8001644:	200003f4 	.word	0x200003f4
 8001648:	2000043c 	.word	0x2000043c

0800164c <SR04_Start>:
void SR04_Start()
{
 800164c:	b580      	push	{r7, lr}
 800164e:	af00      	add	r7, sp, #0
	HAL_GPIO_WritePin(GPIOA,GPIO_PIN_1,GPIO_PIN_SET);
 8001650:	2201      	movs	r2, #1
 8001652:	2102      	movs	r1, #2
 8001654:	480e      	ldr	r0, [pc, #56]	; (8001690 <SR04_Start+0x44>)
 8001656:	f002 fcbe 	bl	8003fd6 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(GPIOA,GPIO_PIN_7,GPIO_PIN_SET);
 800165a:	2201      	movs	r2, #1
 800165c:	2180      	movs	r1, #128	; 0x80
 800165e:	480c      	ldr	r0, [pc, #48]	; (8001690 <SR04_Start+0x44>)
 8001660:	f002 fcb9 	bl	8003fd6 <HAL_GPIO_WritePin>
	HAL_Delay(1);
 8001664:	2001      	movs	r0, #1
 8001666:	f001 fd49 	bl	80030fc <HAL_Delay>
	HAL_GPIO_WritePin(GPIOA,GPIO_PIN_1,GPIO_PIN_RESET);
 800166a:	2200      	movs	r2, #0
 800166c:	2102      	movs	r1, #2
 800166e:	4808      	ldr	r0, [pc, #32]	; (8001690 <SR04_Start+0x44>)
 8001670:	f002 fcb1 	bl	8003fd6 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(GPIOA,GPIO_PIN_7,GPIO_PIN_RESET);
 8001674:	2200      	movs	r2, #0
 8001676:	2180      	movs	r1, #128	; 0x80
 8001678:	4805      	ldr	r0, [pc, #20]	; (8001690 <SR04_Start+0x44>)
 800167a:	f002 fcac 	bl	8003fd6 <HAL_GPIO_WritePin>
	pulse.rising_flag=1;
 800167e:	4b05      	ldr	r3, [pc, #20]	; (8001694 <SR04_Start+0x48>)
 8001680:	2201      	movs	r2, #1
 8001682:	731a      	strb	r2, [r3, #12]
	pulse2.rising_flag=1;
 8001684:	4b04      	ldr	r3, [pc, #16]	; (8001698 <SR04_Start+0x4c>)
 8001686:	2201      	movs	r2, #1
 8001688:	731a      	strb	r2, [r3, #12]
}
 800168a:	bf00      	nop
 800168c:	bd80      	pop	{r7, pc}
 800168e:	bf00      	nop
 8001690:	40010800 	.word	0x40010800
 8001694:	200000e0 	.word	0x200000e0
 8001698:	200000f0 	.word	0x200000f0

0800169c <HAL_TIM_IC_CaptureCallback>:

void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 800169c:	b580      	push	{r7, lr}
 800169e:	b082      	sub	sp, #8
 80016a0:	af00      	add	r7, sp, #0
 80016a2:	6078      	str	r0, [r7, #4]
	if(htim==&htim2)
 80016a4:	687b      	ldr	r3, [r7, #4]
 80016a6:	4a3e      	ldr	r2, [pc, #248]	; (80017a0 <HAL_TIM_IC_CaptureCallback+0x104>)
 80016a8:	4293      	cmp	r3, r2
 80016aa:	d138      	bne.n	800171e <HAL_TIM_IC_CaptureCallback+0x82>
	{
		if(pulse.rising_flag)
 80016ac:	4b3d      	ldr	r3, [pc, #244]	; (80017a4 <HAL_TIM_IC_CaptureCallback+0x108>)
 80016ae:	7b1b      	ldrb	r3, [r3, #12]
 80016b0:	2b00      	cmp	r3, #0
 80016b2:	d01b      	beq.n	80016ec <HAL_TIM_IC_CaptureCallback+0x50>
		{
			pulse.start = HAL_TIM_ReadCapturedValue(&htim2,TIM_CHANNEL_1);
 80016b4:	2100      	movs	r1, #0
 80016b6:	483a      	ldr	r0, [pc, #232]	; (80017a0 <HAL_TIM_IC_CaptureCallback+0x104>)
 80016b8:	f006 f92c 	bl	8007914 <HAL_TIM_ReadCapturedValue>
 80016bc:	4603      	mov	r3, r0
 80016be:	b29a      	uxth	r2, r3
 80016c0:	4b38      	ldr	r3, [pc, #224]	; (80017a4 <HAL_TIM_IC_CaptureCallback+0x108>)
 80016c2:	801a      	strh	r2, [r3, #0]
			__HAL_TIM_SET_CAPTUREPOLARITY(&htim2,TIM_CHANNEL_1,TIM_INPUTCHANNELPOLARITY_FALLING);
 80016c4:	4b36      	ldr	r3, [pc, #216]	; (80017a0 <HAL_TIM_IC_CaptureCallback+0x104>)
 80016c6:	681b      	ldr	r3, [r3, #0]
 80016c8:	6a1a      	ldr	r2, [r3, #32]
 80016ca:	4b35      	ldr	r3, [pc, #212]	; (80017a0 <HAL_TIM_IC_CaptureCallback+0x104>)
 80016cc:	681b      	ldr	r3, [r3, #0]
 80016ce:	f022 020a 	bic.w	r2, r2, #10
 80016d2:	621a      	str	r2, [r3, #32]
 80016d4:	4b32      	ldr	r3, [pc, #200]	; (80017a0 <HAL_TIM_IC_CaptureCallback+0x104>)
 80016d6:	681b      	ldr	r3, [r3, #0]
 80016d8:	6a1a      	ldr	r2, [r3, #32]
 80016da:	4b31      	ldr	r3, [pc, #196]	; (80017a0 <HAL_TIM_IC_CaptureCallback+0x104>)
 80016dc:	681b      	ldr	r3, [r3, #0]
 80016de:	f042 0202 	orr.w	r2, r2, #2
 80016e2:	621a      	str	r2, [r3, #32]
			pulse.rising_flag = 0;
 80016e4:	4b2f      	ldr	r3, [pc, #188]	; (80017a4 <HAL_TIM_IC_CaptureCallback+0x108>)
 80016e6:	2200      	movs	r2, #0
 80016e8:	731a      	strb	r2, [r3, #12]
 80016ea:	e018      	b.n	800171e <HAL_TIM_IC_CaptureCallback+0x82>
		}
		else
		{
			__HAL_TIM_SET_CAPTUREPOLARITY(&htim2,TIM_CHANNEL_1,TIM_INPUTCHANNELPOLARITY_RISING);
 80016ec:	4b2c      	ldr	r3, [pc, #176]	; (80017a0 <HAL_TIM_IC_CaptureCallback+0x104>)
 80016ee:	681b      	ldr	r3, [r3, #0]
 80016f0:	6a1a      	ldr	r2, [r3, #32]
 80016f2:	4b2b      	ldr	r3, [pc, #172]	; (80017a0 <HAL_TIM_IC_CaptureCallback+0x104>)
 80016f4:	681b      	ldr	r3, [r3, #0]
 80016f6:	f022 020a 	bic.w	r2, r2, #10
 80016fa:	621a      	str	r2, [r3, #32]
 80016fc:	4b28      	ldr	r3, [pc, #160]	; (80017a0 <HAL_TIM_IC_CaptureCallback+0x104>)
 80016fe:	681a      	ldr	r2, [r3, #0]
 8001700:	4b27      	ldr	r3, [pc, #156]	; (80017a0 <HAL_TIM_IC_CaptureCallback+0x104>)
 8001702:	681b      	ldr	r3, [r3, #0]
 8001704:	6a12      	ldr	r2, [r2, #32]
 8001706:	621a      	str	r2, [r3, #32]
			pulse.end = HAL_TIM_ReadCapturedValue(&htim2,TIM_CHANNEL_1);
 8001708:	2100      	movs	r1, #0
 800170a:	4825      	ldr	r0, [pc, #148]	; (80017a0 <HAL_TIM_IC_CaptureCallback+0x104>)
 800170c:	f006 f902 	bl	8007914 <HAL_TIM_ReadCapturedValue>
 8001710:	4603      	mov	r3, r0
 8001712:	b29a      	uxth	r2, r3
 8001714:	4b23      	ldr	r3, [pc, #140]	; (80017a4 <HAL_TIM_IC_CaptureCallback+0x108>)
 8001716:	805a      	strh	r2, [r3, #2]
			pulse.rising_flag = 1;
 8001718:	4b22      	ldr	r3, [pc, #136]	; (80017a4 <HAL_TIM_IC_CaptureCallback+0x108>)
 800171a:	2201      	movs	r2, #1
 800171c:	731a      	strb	r2, [r3, #12]
		}
	}
	if(htim==&htim3)
 800171e:	687b      	ldr	r3, [r7, #4]
 8001720:	4a21      	ldr	r2, [pc, #132]	; (80017a8 <HAL_TIM_IC_CaptureCallback+0x10c>)
 8001722:	4293      	cmp	r3, r2
 8001724:	d138      	bne.n	8001798 <HAL_TIM_IC_CaptureCallback+0xfc>
	{
		if(pulse2.rising_flag)
 8001726:	4b21      	ldr	r3, [pc, #132]	; (80017ac <HAL_TIM_IC_CaptureCallback+0x110>)
 8001728:	7b1b      	ldrb	r3, [r3, #12]
 800172a:	2b00      	cmp	r3, #0
 800172c:	d01b      	beq.n	8001766 <HAL_TIM_IC_CaptureCallback+0xca>
		{
			pulse2.start = HAL_TIM_ReadCapturedValue(&htim3,TIM_CHANNEL_1);
 800172e:	2100      	movs	r1, #0
 8001730:	481d      	ldr	r0, [pc, #116]	; (80017a8 <HAL_TIM_IC_CaptureCallback+0x10c>)
 8001732:	f006 f8ef 	bl	8007914 <HAL_TIM_ReadCapturedValue>
 8001736:	4603      	mov	r3, r0
 8001738:	b29a      	uxth	r2, r3
 800173a:	4b1c      	ldr	r3, [pc, #112]	; (80017ac <HAL_TIM_IC_CaptureCallback+0x110>)
 800173c:	801a      	strh	r2, [r3, #0]
			__HAL_TIM_SET_CAPTUREPOLARITY(&htim3,TIM_CHANNEL_1,TIM_INPUTCHANNELPOLARITY_FALLING);
 800173e:	4b1a      	ldr	r3, [pc, #104]	; (80017a8 <HAL_TIM_IC_CaptureCallback+0x10c>)
 8001740:	681b      	ldr	r3, [r3, #0]
 8001742:	6a1a      	ldr	r2, [r3, #32]
 8001744:	4b18      	ldr	r3, [pc, #96]	; (80017a8 <HAL_TIM_IC_CaptureCallback+0x10c>)
 8001746:	681b      	ldr	r3, [r3, #0]
 8001748:	f022 020a 	bic.w	r2, r2, #10
 800174c:	621a      	str	r2, [r3, #32]
 800174e:	4b16      	ldr	r3, [pc, #88]	; (80017a8 <HAL_TIM_IC_CaptureCallback+0x10c>)
 8001750:	681b      	ldr	r3, [r3, #0]
 8001752:	6a1a      	ldr	r2, [r3, #32]
 8001754:	4b14      	ldr	r3, [pc, #80]	; (80017a8 <HAL_TIM_IC_CaptureCallback+0x10c>)
 8001756:	681b      	ldr	r3, [r3, #0]
 8001758:	f042 0202 	orr.w	r2, r2, #2
 800175c:	621a      	str	r2, [r3, #32]
			pulse2.rising_flag = 0;
 800175e:	4b13      	ldr	r3, [pc, #76]	; (80017ac <HAL_TIM_IC_CaptureCallback+0x110>)
 8001760:	2200      	movs	r2, #0
 8001762:	731a      	strb	r2, [r3, #12]
			pulse2.rising_flag = 1;
		}
	}


}
 8001764:	e018      	b.n	8001798 <HAL_TIM_IC_CaptureCallback+0xfc>
			__HAL_TIM_SET_CAPTUREPOLARITY(&htim3,TIM_CHANNEL_1,TIM_INPUTCHANNELPOLARITY_RISING);
 8001766:	4b10      	ldr	r3, [pc, #64]	; (80017a8 <HAL_TIM_IC_CaptureCallback+0x10c>)
 8001768:	681b      	ldr	r3, [r3, #0]
 800176a:	6a1a      	ldr	r2, [r3, #32]
 800176c:	4b0e      	ldr	r3, [pc, #56]	; (80017a8 <HAL_TIM_IC_CaptureCallback+0x10c>)
 800176e:	681b      	ldr	r3, [r3, #0]
 8001770:	f022 020a 	bic.w	r2, r2, #10
 8001774:	621a      	str	r2, [r3, #32]
 8001776:	4b0c      	ldr	r3, [pc, #48]	; (80017a8 <HAL_TIM_IC_CaptureCallback+0x10c>)
 8001778:	681a      	ldr	r2, [r3, #0]
 800177a:	4b0b      	ldr	r3, [pc, #44]	; (80017a8 <HAL_TIM_IC_CaptureCallback+0x10c>)
 800177c:	681b      	ldr	r3, [r3, #0]
 800177e:	6a12      	ldr	r2, [r2, #32]
 8001780:	621a      	str	r2, [r3, #32]
			pulse2.end = HAL_TIM_ReadCapturedValue(&htim3,TIM_CHANNEL_1);
 8001782:	2100      	movs	r1, #0
 8001784:	4808      	ldr	r0, [pc, #32]	; (80017a8 <HAL_TIM_IC_CaptureCallback+0x10c>)
 8001786:	f006 f8c5 	bl	8007914 <HAL_TIM_ReadCapturedValue>
 800178a:	4603      	mov	r3, r0
 800178c:	b29a      	uxth	r2, r3
 800178e:	4b07      	ldr	r3, [pc, #28]	; (80017ac <HAL_TIM_IC_CaptureCallback+0x110>)
 8001790:	805a      	strh	r2, [r3, #2]
			pulse2.rising_flag = 1;
 8001792:	4b06      	ldr	r3, [pc, #24]	; (80017ac <HAL_TIM_IC_CaptureCallback+0x110>)
 8001794:	2201      	movs	r2, #1
 8001796:	731a      	strb	r2, [r3, #12]
}
 8001798:	bf00      	nop
 800179a:	3708      	adds	r7, #8
 800179c:	46bd      	mov	sp, r7
 800179e:	bd80      	pop	{r7, pc}
 80017a0:	200003f4 	.word	0x200003f4
 80017a4:	200000e0 	.word	0x200000e0
 80017a8:	2000043c 	.word	0x2000043c
 80017ac:	200000f0 	.word	0x200000f0

080017b0 <SR04_Calculate>:


void SR04_Calculate(SR04_PulseType *pulse)
{
 80017b0:	b580      	push	{r7, lr}
 80017b2:	b082      	sub	sp, #8
 80017b4:	af00      	add	r7, sp, #0
 80017b6:	6078      	str	r0, [r7, #4]
	if(pulse->end > pulse->start)
 80017b8:	687b      	ldr	r3, [r7, #4]
 80017ba:	885a      	ldrh	r2, [r3, #2]
 80017bc:	687b      	ldr	r3, [r7, #4]
 80017be:	881b      	ldrh	r3, [r3, #0]
 80017c0:	429a      	cmp	r2, r3
 80017c2:	d908      	bls.n	80017d6 <SR04_Calculate+0x26>
		pulse->cnt = pulse->end - pulse->start;
 80017c4:	687b      	ldr	r3, [r7, #4]
 80017c6:	885a      	ldrh	r2, [r3, #2]
 80017c8:	687b      	ldr	r3, [r7, #4]
 80017ca:	881b      	ldrh	r3, [r3, #0]
 80017cc:	1ad3      	subs	r3, r2, r3
 80017ce:	b29a      	uxth	r2, r3
 80017d0:	687b      	ldr	r3, [r7, #4]
 80017d2:	809a      	strh	r2, [r3, #4]
 80017d4:	e00b      	b.n	80017ee <SR04_Calculate+0x3e>
	else
		pulse->cnt = SR04_COUNT_PERIOD + pulse->end - pulse->start;
 80017d6:	687b      	ldr	r3, [r7, #4]
 80017d8:	885a      	ldrh	r2, [r3, #2]
 80017da:	687b      	ldr	r3, [r7, #4]
 80017dc:	881b      	ldrh	r3, [r3, #0]
 80017de:	1ad3      	subs	r3, r2, r3
 80017e0:	b29b      	uxth	r3, r3
 80017e2:	f503 531c 	add.w	r3, r3, #9984	; 0x2700
 80017e6:	3310      	adds	r3, #16
 80017e8:	b29a      	uxth	r2, r3
 80017ea:	687b      	ldr	r3, [r7, #4]
 80017ec:	809a      	strh	r2, [r3, #4]
	pulse->distance = pulse->cnt * SPEED *100 / 2.0f /1000.0f /1000.0f;
 80017ee:	687b      	ldr	r3, [r7, #4]
 80017f0:	889b      	ldrh	r3, [r3, #4]
 80017f2:	4618      	mov	r0, r3
 80017f4:	f7ff f9d4 	bl	8000ba0 <__aeabi_i2f>
 80017f8:	4603      	mov	r3, r0
 80017fa:	4910      	ldr	r1, [pc, #64]	; (800183c <SR04_Calculate+0x8c>)
 80017fc:	4618      	mov	r0, r3
 80017fe:	f7ff fa23 	bl	8000c48 <__aeabi_fmul>
 8001802:	4603      	mov	r3, r0
 8001804:	490e      	ldr	r1, [pc, #56]	; (8001840 <SR04_Calculate+0x90>)
 8001806:	4618      	mov	r0, r3
 8001808:	f7ff fa1e 	bl	8000c48 <__aeabi_fmul>
 800180c:	4603      	mov	r3, r0
 800180e:	f04f 4180 	mov.w	r1, #1073741824	; 0x40000000
 8001812:	4618      	mov	r0, r3
 8001814:	f7ff facc 	bl	8000db0 <__aeabi_fdiv>
 8001818:	4603      	mov	r3, r0
 800181a:	490a      	ldr	r1, [pc, #40]	; (8001844 <SR04_Calculate+0x94>)
 800181c:	4618      	mov	r0, r3
 800181e:	f7ff fac7 	bl	8000db0 <__aeabi_fdiv>
 8001822:	4603      	mov	r3, r0
 8001824:	4907      	ldr	r1, [pc, #28]	; (8001844 <SR04_Calculate+0x94>)
 8001826:	4618      	mov	r0, r3
 8001828:	f7ff fac2 	bl	8000db0 <__aeabi_fdiv>
 800182c:	4603      	mov	r3, r0
 800182e:	461a      	mov	r2, r3
 8001830:	687b      	ldr	r3, [r7, #4]
 8001832:	609a      	str	r2, [r3, #8]
}
 8001834:	bf00      	nop
 8001836:	3708      	adds	r7, #8
 8001838:	46bd      	mov	sp, r7
 800183a:	bd80      	pop	{r7, pc}
 800183c:	43aa0000 	.word	0x43aa0000
 8001840:	42c80000 	.word	0x42c80000
 8001844:	447a0000 	.word	0x447a0000

08001848 <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
void MX_DMA_Init(void)
{
 8001848:	b580      	push	{r7, lr}
 800184a:	b082      	sub	sp, #8
 800184c:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMA1_CLK_ENABLE();
 800184e:	4b20      	ldr	r3, [pc, #128]	; (80018d0 <MX_DMA_Init+0x88>)
 8001850:	695b      	ldr	r3, [r3, #20]
 8001852:	4a1f      	ldr	r2, [pc, #124]	; (80018d0 <MX_DMA_Init+0x88>)
 8001854:	f043 0301 	orr.w	r3, r3, #1
 8001858:	6153      	str	r3, [r2, #20]
 800185a:	4b1d      	ldr	r3, [pc, #116]	; (80018d0 <MX_DMA_Init+0x88>)
 800185c:	695b      	ldr	r3, [r3, #20]
 800185e:	f003 0301 	and.w	r3, r3, #1
 8001862:	607b      	str	r3, [r7, #4]
 8001864:	687b      	ldr	r3, [r7, #4]

  /* DMA interrupt init */
  /* DMA1_Channel2_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel2_IRQn, 5, 0);
 8001866:	2200      	movs	r2, #0
 8001868:	2105      	movs	r1, #5
 800186a:	200c      	movs	r0, #12
 800186c:	f001 fd41 	bl	80032f2 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel2_IRQn);
 8001870:	200c      	movs	r0, #12
 8001872:	f001 fd5a 	bl	800332a <HAL_NVIC_EnableIRQ>
  /* DMA1_Channel3_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel3_IRQn, 5, 0);
 8001876:	2200      	movs	r2, #0
 8001878:	2105      	movs	r1, #5
 800187a:	200d      	movs	r0, #13
 800187c:	f001 fd39 	bl	80032f2 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel3_IRQn);
 8001880:	200d      	movs	r0, #13
 8001882:	f001 fd52 	bl	800332a <HAL_NVIC_EnableIRQ>
  /* DMA1_Channel4_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel4_IRQn, 5, 0);
 8001886:	2200      	movs	r2, #0
 8001888:	2105      	movs	r1, #5
 800188a:	200e      	movs	r0, #14
 800188c:	f001 fd31 	bl	80032f2 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel4_IRQn);
 8001890:	200e      	movs	r0, #14
 8001892:	f001 fd4a 	bl	800332a <HAL_NVIC_EnableIRQ>
  /* DMA1_Channel5_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel5_IRQn, 5, 0);
 8001896:	2200      	movs	r2, #0
 8001898:	2105      	movs	r1, #5
 800189a:	200f      	movs	r0, #15
 800189c:	f001 fd29 	bl	80032f2 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel5_IRQn);
 80018a0:	200f      	movs	r0, #15
 80018a2:	f001 fd42 	bl	800332a <HAL_NVIC_EnableIRQ>
  /* DMA1_Channel6_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel6_IRQn, 5, 0);
 80018a6:	2200      	movs	r2, #0
 80018a8:	2105      	movs	r1, #5
 80018aa:	2010      	movs	r0, #16
 80018ac:	f001 fd21 	bl	80032f2 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel6_IRQn);
 80018b0:	2010      	movs	r0, #16
 80018b2:	f001 fd3a 	bl	800332a <HAL_NVIC_EnableIRQ>
  /* DMA1_Channel7_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel7_IRQn, 5, 0);
 80018b6:	2200      	movs	r2, #0
 80018b8:	2105      	movs	r1, #5
 80018ba:	2011      	movs	r0, #17
 80018bc:	f001 fd19 	bl	80032f2 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel7_IRQn);
 80018c0:	2011      	movs	r0, #17
 80018c2:	f001 fd32 	bl	800332a <HAL_NVIC_EnableIRQ>

}
 80018c6:	bf00      	nop
 80018c8:	3708      	adds	r7, #8
 80018ca:	46bd      	mov	sp, r7
 80018cc:	bd80      	pop	{r7, pc}
 80018ce:	bf00      	nop
 80018d0:	40021000 	.word	0x40021000

080018d4 <checksum>:
/* USER CODE END PTD */

/* Private define ------------------------------------------------------------*/
/* USER CODE BEGIN PD */
uint8_t checksum(uint8_t *data, uint8_t len)
{
 80018d4:	b480      	push	{r7}
 80018d6:	b085      	sub	sp, #20
 80018d8:	af00      	add	r7, sp, #0
 80018da:	6078      	str	r0, [r7, #4]
 80018dc:	460b      	mov	r3, r1
 80018de:	70fb      	strb	r3, [r7, #3]
	uint8_t crc = 0;
 80018e0:	2300      	movs	r3, #0
 80018e2:	73fb      	strb	r3, [r7, #15]
	for (uint8_t i = 0; i < len - 1; i++)
 80018e4:	2300      	movs	r3, #0
 80018e6:	73bb      	strb	r3, [r7, #14]
 80018e8:	e009      	b.n	80018fe <checksum+0x2a>
	{
		crc += data[i];
 80018ea:	7bbb      	ldrb	r3, [r7, #14]
 80018ec:	687a      	ldr	r2, [r7, #4]
 80018ee:	4413      	add	r3, r2
 80018f0:	781a      	ldrb	r2, [r3, #0]
 80018f2:	7bfb      	ldrb	r3, [r7, #15]
 80018f4:	4413      	add	r3, r2
 80018f6:	73fb      	strb	r3, [r7, #15]
	for (uint8_t i = 0; i < len - 1; i++)
 80018f8:	7bbb      	ldrb	r3, [r7, #14]
 80018fa:	3301      	adds	r3, #1
 80018fc:	73bb      	strb	r3, [r7, #14]
 80018fe:	7bba      	ldrb	r2, [r7, #14]
 8001900:	78fb      	ldrb	r3, [r7, #3]
 8001902:	3b01      	subs	r3, #1
 8001904:	429a      	cmp	r2, r3
 8001906:	dbf0      	blt.n	80018ea <checksum+0x16>
	}
	return crc;
 8001908:	7bfb      	ldrb	r3, [r7, #15]
}
 800190a:	4618      	mov	r0, r3
 800190c:	3714      	adds	r7, #20
 800190e:	46bd      	mov	sp, r7
 8001910:	bc80      	pop	{r7}
 8001912:	4770      	bx	lr

08001914 <HostMessageParse>:

void HostMessageParse(uint8_t *receiveBytes, MotorControl *motors)
{
 8001914:	b580      	push	{r7, lr}
 8001916:	b086      	sub	sp, #24
 8001918:	af00      	add	r7, sp, #0
 800191a:	6078      	str	r0, [r7, #4]
 800191c:	6039      	str	r1, [r7, #0]
	uint8_t data[8];
	for (uint8_t i = 0; i < 8; i++)
 800191e:	2300      	movs	r3, #0
 8001920:	75fb      	strb	r3, [r7, #23]
 8001922:	e00b      	b.n	800193c <HostMessageParse+0x28>
	{
		data[i] = receiveBytes[i];
 8001924:	7dfb      	ldrb	r3, [r7, #23]
 8001926:	687a      	ldr	r2, [r7, #4]
 8001928:	441a      	add	r2, r3
 800192a:	7dfb      	ldrb	r3, [r7, #23]
 800192c:	7812      	ldrb	r2, [r2, #0]
 800192e:	3318      	adds	r3, #24
 8001930:	443b      	add	r3, r7
 8001932:	f803 2c0c 	strb.w	r2, [r3, #-12]
	for (uint8_t i = 0; i < 8; i++)
 8001936:	7dfb      	ldrb	r3, [r7, #23]
 8001938:	3301      	adds	r3, #1
 800193a:	75fb      	strb	r3, [r7, #23]
 800193c:	7dfb      	ldrb	r3, [r7, #23]
 800193e:	2b07      	cmp	r3, #7
 8001940:	d9f0      	bls.n	8001924 <HostMessageParse+0x10>
	}
	uint8_t checking = checksum(data, 8);
 8001942:	f107 030c 	add.w	r3, r7, #12
 8001946:	2108      	movs	r1, #8
 8001948:	4618      	mov	r0, r3
 800194a:	f7ff ffc3 	bl	80018d4 <checksum>
 800194e:	4603      	mov	r3, r0
 8001950:	75bb      	strb	r3, [r7, #22]
	if (checking == data[7])
 8001952:	7cfb      	ldrb	r3, [r7, #19]
 8001954:	7dba      	ldrb	r2, [r7, #22]
 8001956:	429a      	cmp	r2, r3
 8001958:	d117      	bne.n	800198a <HostMessageParse+0x76>
	{
		motors->LeftID = data[1];
 800195a:	7b7a      	ldrb	r2, [r7, #13]
 800195c:	683b      	ldr	r3, [r7, #0]
 800195e:	701a      	strb	r2, [r3, #0]
		motors->LeftSpeed = (data[2] << 8) | data[3];
 8001960:	7bbb      	ldrb	r3, [r7, #14]
 8001962:	021b      	lsls	r3, r3, #8
 8001964:	b21a      	sxth	r2, r3
 8001966:	7bfb      	ldrb	r3, [r7, #15]
 8001968:	b21b      	sxth	r3, r3
 800196a:	4313      	orrs	r3, r2
 800196c:	b21a      	sxth	r2, r3
 800196e:	683b      	ldr	r3, [r7, #0]
 8001970:	805a      	strh	r2, [r3, #2]
		motors->RightID = data[4];
 8001972:	7c3a      	ldrb	r2, [r7, #16]
 8001974:	683b      	ldr	r3, [r7, #0]
 8001976:	705a      	strb	r2, [r3, #1]
		motors->RightSpeed = (data[5] << 8) | data[6];
 8001978:	7c7b      	ldrb	r3, [r7, #17]
 800197a:	021b      	lsls	r3, r3, #8
 800197c:	b21a      	sxth	r2, r3
 800197e:	7cbb      	ldrb	r3, [r7, #18]
 8001980:	b21b      	sxth	r3, r3
 8001982:	4313      	orrs	r3, r2
 8001984:	b21a      	sxth	r2, r3
 8001986:	683b      	ldr	r3, [r7, #0]
 8001988:	809a      	strh	r2, [r3, #4]
	}
	memset(receiveBytes, 0, sizeof(receiveBytes));
 800198a:	2204      	movs	r2, #4
 800198c:	2100      	movs	r1, #0
 800198e:	6878      	ldr	r0, [r7, #4]
 8001990:	f008 fc96 	bl	800a2c0 <memset>
}
 8001994:	bf00      	nop
 8001996:	3718      	adds	r7, #24
 8001998:	46bd      	mov	sp, r7
 800199a:	bd80      	pop	{r7, pc}

0800199c <d80nk_read>:

void d80nk_read()
{
 800199c:	b580      	push	{r7, lr}
 800199e:	b084      	sub	sp, #16
 80019a0:	af00      	add	r7, sp, #0
	GPIO_PinState pinStates[NUM_PROX];
	pinStates[0] = HAL_GPIO_ReadPin(GPIOB, GPIO_PIN_15);
 80019a2:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 80019a6:	481c      	ldr	r0, [pc, #112]	; (8001a18 <d80nk_read+0x7c>)
 80019a8:	f002 fafe 	bl	8003fa8 <HAL_GPIO_ReadPin>
 80019ac:	4603      	mov	r3, r0
 80019ae:	713b      	strb	r3, [r7, #4]
	pinStates[1] = HAL_GPIO_ReadPin(GPIOB, GPIO_PIN_14);
 80019b0:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 80019b4:	4818      	ldr	r0, [pc, #96]	; (8001a18 <d80nk_read+0x7c>)
 80019b6:	f002 faf7 	bl	8003fa8 <HAL_GPIO_ReadPin>
 80019ba:	4603      	mov	r3, r0
 80019bc:	717b      	strb	r3, [r7, #5]
	pinStates[2] = HAL_GPIO_ReadPin(GPIOB, GPIO_PIN_13);
 80019be:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 80019c2:	4815      	ldr	r0, [pc, #84]	; (8001a18 <d80nk_read+0x7c>)
 80019c4:	f002 faf0 	bl	8003fa8 <HAL_GPIO_ReadPin>
 80019c8:	4603      	mov	r3, r0
 80019ca:	71bb      	strb	r3, [r7, #6]
	pinStates[3] = HAL_GPIO_ReadPin(GPIOB, GPIO_PIN_12);
 80019cc:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 80019d0:	4811      	ldr	r0, [pc, #68]	; (8001a18 <d80nk_read+0x7c>)
 80019d2:	f002 fae9 	bl	8003fa8 <HAL_GPIO_ReadPin>
 80019d6:	4603      	mov	r3, r0
 80019d8:	71fb      	strb	r3, [r7, #7]
	for (int i = 0; i < 4; i++)
 80019da:	2300      	movs	r3, #0
 80019dc:	60fb      	str	r3, [r7, #12]
 80019de:	e013      	b.n	8001a08 <d80nk_read+0x6c>
	{
		if (pinStates[i] == GPIO_PIN_SET)
 80019e0:	1d3a      	adds	r2, r7, #4
 80019e2:	68fb      	ldr	r3, [r7, #12]
 80019e4:	4413      	add	r3, r2
 80019e6:	781b      	ldrb	r3, [r3, #0]
 80019e8:	2b01      	cmp	r3, #1
 80019ea:	d105      	bne.n	80019f8 <d80nk_read+0x5c>
		{
			d80nk_[i] = '0';
 80019ec:	4a0b      	ldr	r2, [pc, #44]	; (8001a1c <d80nk_read+0x80>)
 80019ee:	68fb      	ldr	r3, [r7, #12]
 80019f0:	4413      	add	r3, r2
 80019f2:	2230      	movs	r2, #48	; 0x30
 80019f4:	701a      	strb	r2, [r3, #0]
 80019f6:	e004      	b.n	8001a02 <d80nk_read+0x66>
		}
		else
		{
			d80nk_[i] = '1';
 80019f8:	4a08      	ldr	r2, [pc, #32]	; (8001a1c <d80nk_read+0x80>)
 80019fa:	68fb      	ldr	r3, [r7, #12]
 80019fc:	4413      	add	r3, r2
 80019fe:	2231      	movs	r2, #49	; 0x31
 8001a00:	701a      	strb	r2, [r3, #0]
	for (int i = 0; i < 4; i++)
 8001a02:	68fb      	ldr	r3, [r7, #12]
 8001a04:	3301      	adds	r3, #1
 8001a06:	60fb      	str	r3, [r7, #12]
 8001a08:	68fb      	ldr	r3, [r7, #12]
 8001a0a:	2b03      	cmp	r3, #3
 8001a0c:	dde8      	ble.n	80019e0 <d80nk_read+0x44>
			//			sprintf(message,"Sensor ON\n");
			//			HAL_UART_Transmit(&huart3, message, sizeof(message), HAL_MAX_DELAY);
		}
	}
}
 8001a0e:	bf00      	nop
 8001a10:	bf00      	nop
 8001a12:	3710      	adds	r7, #16
 8001a14:	46bd      	mov	sp, r7
 8001a16:	bd80      	pop	{r7, pc}
 8001a18:	40010c00 	.word	0x40010c00
 8001a1c:	20000100 	.word	0x20000100

08001a20 <distance_Calculate>:

void distance_Calculate()
{
 8001a20:	b580      	push	{r7, lr}
 8001a22:	af00      	add	r7, sp, #0
	SR04_Calculate(&pulse);
 8001a24:	4810      	ldr	r0, [pc, #64]	; (8001a68 <distance_Calculate+0x48>)
 8001a26:	f7ff fec3 	bl	80017b0 <SR04_Calculate>
	SR04_Calculate(&pulse2);
 8001a2a:	4810      	ldr	r0, [pc, #64]	; (8001a6c <distance_Calculate+0x4c>)
 8001a2c:	f7ff fec0 	bl	80017b0 <SR04_Calculate>
	if (pulse.distance > 80.0)
 8001a30:	4b0d      	ldr	r3, [pc, #52]	; (8001a68 <distance_Calculate+0x48>)
 8001a32:	689b      	ldr	r3, [r3, #8]
 8001a34:	490e      	ldr	r1, [pc, #56]	; (8001a70 <distance_Calculate+0x50>)
 8001a36:	4618      	mov	r0, r3
 8001a38:	f7ff fac2 	bl	8000fc0 <__aeabi_fcmpgt>
 8001a3c:	4603      	mov	r3, r0
 8001a3e:	2b00      	cmp	r3, #0
 8001a40:	d002      	beq.n	8001a48 <distance_Calculate+0x28>
		pulse.distance = 80.0;
 8001a42:	4b09      	ldr	r3, [pc, #36]	; (8001a68 <distance_Calculate+0x48>)
 8001a44:	4a0a      	ldr	r2, [pc, #40]	; (8001a70 <distance_Calculate+0x50>)
 8001a46:	609a      	str	r2, [r3, #8]
	if (pulse2.distance > 80.0)
 8001a48:	4b08      	ldr	r3, [pc, #32]	; (8001a6c <distance_Calculate+0x4c>)
 8001a4a:	689b      	ldr	r3, [r3, #8]
 8001a4c:	4908      	ldr	r1, [pc, #32]	; (8001a70 <distance_Calculate+0x50>)
 8001a4e:	4618      	mov	r0, r3
 8001a50:	f7ff fab6 	bl	8000fc0 <__aeabi_fcmpgt>
 8001a54:	4603      	mov	r3, r0
 8001a56:	2b00      	cmp	r3, #0
 8001a58:	d100      	bne.n	8001a5c <distance_Calculate+0x3c>
		pulse2.distance = 80.0;
}
 8001a5a:	e002      	b.n	8001a62 <distance_Calculate+0x42>
		pulse2.distance = 80.0;
 8001a5c:	4b03      	ldr	r3, [pc, #12]	; (8001a6c <distance_Calculate+0x4c>)
 8001a5e:	4a04      	ldr	r2, [pc, #16]	; (8001a70 <distance_Calculate+0x50>)
 8001a60:	609a      	str	r2, [r3, #8]
}
 8001a62:	bf00      	nop
 8001a64:	bd80      	pop	{r7, pc}
 8001a66:	bf00      	nop
 8001a68:	200000e0 	.word	0x200000e0
 8001a6c:	200000f0 	.word	0x200000f0
 8001a70:	42a00000 	.word	0x42a00000

08001a74 <vApplicationGetIdleTaskMemory>:
/* USER CODE BEGIN GET_IDLE_TASK_MEMORY */
static StaticTask_t xIdleTaskTCBBuffer;
static StackType_t xIdleStack[configMINIMAL_STACK_SIZE];

void vApplicationGetIdleTaskMemory(StaticTask_t **ppxIdleTaskTCBBuffer, StackType_t **ppxIdleTaskStackBuffer, uint32_t *pulIdleTaskStackSize)
{
 8001a74:	b480      	push	{r7}
 8001a76:	b085      	sub	sp, #20
 8001a78:	af00      	add	r7, sp, #0
 8001a7a:	60f8      	str	r0, [r7, #12]
 8001a7c:	60b9      	str	r1, [r7, #8]
 8001a7e:	607a      	str	r2, [r7, #4]
	*ppxIdleTaskTCBBuffer = &xIdleTaskTCBBuffer;
 8001a80:	68fb      	ldr	r3, [r7, #12]
 8001a82:	4a06      	ldr	r2, [pc, #24]	; (8001a9c <vApplicationGetIdleTaskMemory+0x28>)
 8001a84:	601a      	str	r2, [r3, #0]
	*ppxIdleTaskStackBuffer = &xIdleStack[0];
 8001a86:	68bb      	ldr	r3, [r7, #8]
 8001a88:	4a05      	ldr	r2, [pc, #20]	; (8001aa0 <vApplicationGetIdleTaskMemory+0x2c>)
 8001a8a:	601a      	str	r2, [r3, #0]
	*pulIdleTaskStackSize = configMINIMAL_STACK_SIZE;
 8001a8c:	687b      	ldr	r3, [r7, #4]
 8001a8e:	2280      	movs	r2, #128	; 0x80
 8001a90:	601a      	str	r2, [r3, #0]
	/* place for user code */
}
 8001a92:	bf00      	nop
 8001a94:	3714      	adds	r7, #20
 8001a96:	46bd      	mov	sp, r7
 8001a98:	bc80      	pop	{r7}
 8001a9a:	4770      	bx	lr
 8001a9c:	20000148 	.word	0x20000148
 8001aa0:	2000019c 	.word	0x2000019c

08001aa4 <MX_FREERTOS_Init>:
 * @brief  FreeRTOS initialization
 * @param  None
 * @retval None
 */
void MX_FREERTOS_Init(void)
{
 8001aa4:	b580      	push	{r7, lr}
 8001aa6:	b082      	sub	sp, #8
 8001aa8:	af02      	add	r7, sp, #8
	/* definition and creation of defaultTask */
	//  osThreadDef(defaultTask, StartDefaultTask, osPriorityNormal, 0, 128);
	//  defaultTaskHandle = osThreadCreate(osThread(defaultTask), NULL);

	/* USER CODE BEGIN RTOS_THREADS */
	xTaskCreate(Serial_Task, "Serial_Task_", 128, NULL, 4, &Serial_Task_Handler);
 8001aaa:	4b16      	ldr	r3, [pc, #88]	; (8001b04 <MX_FREERTOS_Init+0x60>)
 8001aac:	9301      	str	r3, [sp, #4]
 8001aae:	2304      	movs	r3, #4
 8001ab0:	9300      	str	r3, [sp, #0]
 8001ab2:	2300      	movs	r3, #0
 8001ab4:	2280      	movs	r2, #128	; 0x80
 8001ab6:	4914      	ldr	r1, [pc, #80]	; (8001b08 <MX_FREERTOS_Init+0x64>)
 8001ab8:	4814      	ldr	r0, [pc, #80]	; (8001b0c <MX_FREERTOS_Init+0x68>)
 8001aba:	f007 fb69 	bl	8009190 <xTaskCreate>
	xTaskCreate(Sensor_Task, "Sensor_Task", 128, NULL, 3, &Sensor_Task_Handler);
 8001abe:	4b14      	ldr	r3, [pc, #80]	; (8001b10 <MX_FREERTOS_Init+0x6c>)
 8001ac0:	9301      	str	r3, [sp, #4]
 8001ac2:	2303      	movs	r3, #3
 8001ac4:	9300      	str	r3, [sp, #0]
 8001ac6:	2300      	movs	r3, #0
 8001ac8:	2280      	movs	r2, #128	; 0x80
 8001aca:	4912      	ldr	r1, [pc, #72]	; (8001b14 <MX_FREERTOS_Init+0x70>)
 8001acc:	4812      	ldr	r0, [pc, #72]	; (8001b18 <MX_FREERTOS_Init+0x74>)
 8001ace:	f007 fb5f 	bl	8009190 <xTaskCreate>
	xTaskCreate(IMU_Task, "IMU_Task", 128, NULL, 3, IMU_Task_Handler);
 8001ad2:	4b12      	ldr	r3, [pc, #72]	; (8001b1c <MX_FREERTOS_Init+0x78>)
 8001ad4:	681b      	ldr	r3, [r3, #0]
 8001ad6:	9301      	str	r3, [sp, #4]
 8001ad8:	2303      	movs	r3, #3
 8001ada:	9300      	str	r3, [sp, #0]
 8001adc:	2300      	movs	r3, #0
 8001ade:	2280      	movs	r2, #128	; 0x80
 8001ae0:	490f      	ldr	r1, [pc, #60]	; (8001b20 <MX_FREERTOS_Init+0x7c>)
 8001ae2:	4810      	ldr	r0, [pc, #64]	; (8001b24 <MX_FREERTOS_Init+0x80>)
 8001ae4:	f007 fb54 	bl	8009190 <xTaskCreate>
	xTaskCreate(Feedback_Task, "Feedback_Task", 128, NULL, 3, Feedback_Task_Handler);
 8001ae8:	4b0f      	ldr	r3, [pc, #60]	; (8001b28 <MX_FREERTOS_Init+0x84>)
 8001aea:	681b      	ldr	r3, [r3, #0]
 8001aec:	9301      	str	r3, [sp, #4]
 8001aee:	2303      	movs	r3, #3
 8001af0:	9300      	str	r3, [sp, #0]
 8001af2:	2300      	movs	r3, #0
 8001af4:	2280      	movs	r2, #128	; 0x80
 8001af6:	490d      	ldr	r1, [pc, #52]	; (8001b2c <MX_FREERTOS_Init+0x88>)
 8001af8:	480d      	ldr	r0, [pc, #52]	; (8001b30 <MX_FREERTOS_Init+0x8c>)
 8001afa:	f007 fb49 	bl	8009190 <xTaskCreate>
	/* USER CODE END RTOS_THREADS */
}
 8001afe:	bf00      	nop
 8001b00:	46bd      	mov	sp, r7
 8001b02:	bd80      	pop	{r7, pc}
 8001b04:	20000138 	.word	0x20000138
 8001b08:	0800ac88 	.word	0x0800ac88
 8001b0c:	08001cd1 	.word	0x08001cd1
 8001b10:	2000013c 	.word	0x2000013c
 8001b14:	0800ac98 	.word	0x0800ac98
 8001b18:	08001f6d 	.word	0x08001f6d
 8001b1c:	20000140 	.word	0x20000140
 8001b20:	0800aca4 	.word	0x0800aca4
 8001b24:	08001f89 	.word	0x08001f89
 8001b28:	20000144 	.word	0x20000144
 8001b2c:	0800acb0 	.word	0x0800acb0
 8001b30:	08001d79 	.word	0x08001d79

08001b34 <HAL_TIM_PeriodElapsedCallback>:
// }

/* Private application code --------------------------------------------------*/
/* USER CODE BEGIN Application */
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 8001b34:	b480      	push	{r7}
 8001b36:	b083      	sub	sp, #12
 8001b38:	af00      	add	r7, sp, #0
 8001b3a:	6078      	str	r0, [r7, #4]
	if (htim == &htim4)
 8001b3c:	687b      	ldr	r3, [r7, #4]
 8001b3e:	4a10      	ldr	r2, [pc, #64]	; (8001b80 <HAL_TIM_PeriodElapsedCallback+0x4c>)
 8001b40:	4293      	cmp	r3, r2
 8001b42:	d117      	bne.n	8001b74 <HAL_TIM_PeriodElapsedCallback+0x40>
	{
		if (huart2Received)
 8001b44:	4b0f      	ldr	r3, [pc, #60]	; (8001b84 <HAL_TIM_PeriodElapsedCallback+0x50>)
 8001b46:	781b      	ldrb	r3, [r3, #0]
 8001b48:	b2db      	uxtb	r3, r3
 8001b4a:	2b00      	cmp	r3, #0
 8001b4c:	d006      	beq.n	8001b5c <HAL_TIM_PeriodElapsedCallback+0x28>
		{
			huart2Received = 0; // Reset the flag
 8001b4e:	4b0d      	ldr	r3, [pc, #52]	; (8001b84 <HAL_TIM_PeriodElapsedCallback+0x50>)
 8001b50:	2200      	movs	r2, #0
 8001b52:	701a      	strb	r2, [r3, #0]
			timerCounter = 0;	// Reset the timer counter
 8001b54:	4b0c      	ldr	r3, [pc, #48]	; (8001b88 <HAL_TIM_PeriodElapsedCallback+0x54>)
 8001b56:	2200      	movs	r2, #0
 8001b58:	601a      	str	r2, [r3, #0]
			{
				timerCounter = 1;
			}
		}
	}
}
 8001b5a:	e00b      	b.n	8001b74 <HAL_TIM_PeriodElapsedCallback+0x40>
			timerCounter++;
 8001b5c:	4b0a      	ldr	r3, [pc, #40]	; (8001b88 <HAL_TIM_PeriodElapsedCallback+0x54>)
 8001b5e:	681b      	ldr	r3, [r3, #0]
 8001b60:	3301      	adds	r3, #1
 8001b62:	4a09      	ldr	r2, [pc, #36]	; (8001b88 <HAL_TIM_PeriodElapsedCallback+0x54>)
 8001b64:	6013      	str	r3, [r2, #0]
			if (timerCounter >= 2) // Adjust the value based on your timer period (e.g., 2 for 1 second if the timer period is 0.5 seconds)
 8001b66:	4b08      	ldr	r3, [pc, #32]	; (8001b88 <HAL_TIM_PeriodElapsedCallback+0x54>)
 8001b68:	681b      	ldr	r3, [r3, #0]
 8001b6a:	2b01      	cmp	r3, #1
 8001b6c:	d902      	bls.n	8001b74 <HAL_TIM_PeriodElapsedCallback+0x40>
				timerCounter = 1;
 8001b6e:	4b06      	ldr	r3, [pc, #24]	; (8001b88 <HAL_TIM_PeriodElapsedCallback+0x54>)
 8001b70:	2201      	movs	r2, #1
 8001b72:	601a      	str	r2, [r3, #0]
}
 8001b74:	bf00      	nop
 8001b76:	370c      	adds	r7, #12
 8001b78:	46bd      	mov	sp, r7
 8001b7a:	bc80      	pop	{r7}
 8001b7c:	4770      	bx	lr
 8001b7e:	bf00      	nop
 8001b80:	20000484 	.word	0x20000484
 8001b84:	20000131 	.word	0x20000131
 8001b88:	20000134 	.word	0x20000134

08001b8c <HAL_UART_RxCpltCallback>:

void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart)
{
 8001b8c:	b580      	push	{r7, lr}
 8001b8e:	b08a      	sub	sp, #40	; 0x28
 8001b90:	af00      	add	r7, sp, #0
 8001b92:	6078      	str	r0, [r7, #4]
	if (huart == &huart1)
 8001b94:	687b      	ldr	r3, [r7, #4]
 8001b96:	4a44      	ldr	r2, [pc, #272]	; (8001ca8 <HAL_UART_RxCpltCallback+0x11c>)
 8001b98:	4293      	cmp	r3, r2
 8001b9a:	d10e      	bne.n	8001bba <HAL_UART_RxCpltCallback+0x2e>
	{
		memcpy(receiveBytes, receiveBuff, sizeof(receiveBuff));
 8001b9c:	4b43      	ldr	r3, [pc, #268]	; (8001cac <HAL_UART_RxCpltCallback+0x120>)
 8001b9e:	4a44      	ldr	r2, [pc, #272]	; (8001cb0 <HAL_UART_RxCpltCallback+0x124>)
 8001ba0:	e892 0003 	ldmia.w	r2, {r0, r1}
 8001ba4:	e883 0003 	stmia.w	r3, {r0, r1}
		HostMessageParse(receiveBytes, &motors);
 8001ba8:	4942      	ldr	r1, [pc, #264]	; (8001cb4 <HAL_UART_RxCpltCallback+0x128>)
 8001baa:	4840      	ldr	r0, [pc, #256]	; (8001cac <HAL_UART_RxCpltCallback+0x120>)
 8001bac:	f7ff feb2 	bl	8001914 <HostMessageParse>
		HAL_UART_Receive_DMA(&huart1, receiveBuff, sizeof(receiveBuff));
 8001bb0:	2208      	movs	r2, #8
 8001bb2:	493f      	ldr	r1, [pc, #252]	; (8001cb0 <HAL_UART_RxCpltCallback+0x124>)
 8001bb4:	483c      	ldr	r0, [pc, #240]	; (8001ca8 <HAL_UART_RxCpltCallback+0x11c>)
 8001bb6:	f006 fac0 	bl	800813a <HAL_UART_Receive_DMA>
	}

	if (huart == &huart2)
 8001bba:	687b      	ldr	r3, [r7, #4]
 8001bbc:	4a3e      	ldr	r2, [pc, #248]	; (8001cb8 <HAL_UART_RxCpltCallback+0x12c>)
 8001bbe:	4293      	cmp	r3, r2
 8001bc0:	d16e      	bne.n	8001ca0 <HAL_UART_RxCpltCallback+0x114>
	{
		huart2Received = 1;
 8001bc2:	4b3e      	ldr	r3, [pc, #248]	; (8001cbc <HAL_UART_RxCpltCallback+0x130>)
 8001bc4:	2201      	movs	r2, #1
 8001bc6:	701a      	strb	r2, [r3, #0]
		timerCounter = 0;
 8001bc8:	4b3d      	ldr	r3, [pc, #244]	; (8001cc0 <HAL_UART_RxCpltCallback+0x134>)
 8001bca:	2200      	movs	r2, #0
 8001bcc:	601a      	str	r2, [r3, #0]
		short len = strlen(responseBuffer);
 8001bce:	483d      	ldr	r0, [pc, #244]	; (8001cc4 <HAL_UART_RxCpltCallback+0x138>)
 8001bd0:	f7fe fb2e 	bl	8000230 <strlen>
 8001bd4:	4603      	mov	r3, r0
 8001bd6:	847b      	strh	r3, [r7, #34]	; 0x22
		short arraysz = sizeof(responseBuffer) / sizeof(*responseBuffer);
 8001bd8:	2319      	movs	r3, #25
 8001bda:	843b      	strh	r3, [r7, #32]
		for (int i = 0; i < arraysz; i++)
 8001bdc:	2300      	movs	r3, #0
 8001bde:	627b      	str	r3, [r7, #36]	; 0x24
 8001be0:	e04f      	b.n	8001c82 <HAL_UART_RxCpltCallback+0xf6>
		{
			if (responseBuffer[i] == motors.LeftID)
 8001be2:	4a38      	ldr	r2, [pc, #224]	; (8001cc4 <HAL_UART_RxCpltCallback+0x138>)
 8001be4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001be6:	4413      	add	r3, r2
 8001be8:	781a      	ldrb	r2, [r3, #0]
 8001bea:	4b32      	ldr	r3, [pc, #200]	; (8001cb4 <HAL_UART_RxCpltCallback+0x128>)
 8001bec:	781b      	ldrb	r3, [r3, #0]
 8001bee:	429a      	cmp	r2, r3
 8001bf0:	d11e      	bne.n	8001c30 <HAL_UART_RxCpltCallback+0xa4>
			{
				uint8_t sigmentBuffer[10];
				memcpy(sigmentBuffer, &responseBuffer[i], 10);
 8001bf2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001bf4:	4a33      	ldr	r2, [pc, #204]	; (8001cc4 <HAL_UART_RxCpltCallback+0x138>)
 8001bf6:	441a      	add	r2, r3
 8001bf8:	f107 0314 	add.w	r3, r7, #20
 8001bfc:	6810      	ldr	r0, [r2, #0]
 8001bfe:	6851      	ldr	r1, [r2, #4]
 8001c00:	c303      	stmia	r3!, {r0, r1}
 8001c02:	8912      	ldrh	r2, [r2, #8]
 8001c04:	801a      	strh	r2, [r3, #0]
				uint8_t checking = checkCRC(&sigmentBuffer);
 8001c06:	f107 0314 	add.w	r3, r7, #20
 8001c0a:	4618      	mov	r0, r3
 8001c0c:	f7ff fae6 	bl	80011dc <checkCRC>
 8001c10:	4603      	mov	r3, r0
 8001c12:	77bb      	strb	r3, [r7, #30]
				if (checking)
 8001c14:	7fbb      	ldrb	r3, [r7, #30]
 8001c16:	2b00      	cmp	r3, #0
 8001c18:	d030      	beq.n	8001c7c <HAL_UART_RxCpltCallback+0xf0>
				{
					memcpy(responseBufferL, &responseBuffer[i], 10);
 8001c1a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001c1c:	4a29      	ldr	r2, [pc, #164]	; (8001cc4 <HAL_UART_RxCpltCallback+0x138>)
 8001c1e:	441a      	add	r2, r3
 8001c20:	4b29      	ldr	r3, [pc, #164]	; (8001cc8 <HAL_UART_RxCpltCallback+0x13c>)
 8001c22:	6810      	ldr	r0, [r2, #0]
 8001c24:	6851      	ldr	r1, [r2, #4]
 8001c26:	6018      	str	r0, [r3, #0]
 8001c28:	6059      	str	r1, [r3, #4]
 8001c2a:	8912      	ldrh	r2, [r2, #8]
 8001c2c:	811a      	strh	r2, [r3, #8]
 8001c2e:	e025      	b.n	8001c7c <HAL_UART_RxCpltCallback+0xf0>
				}
			}
			else if (responseBuffer[i] == motors.RightID)
 8001c30:	4a24      	ldr	r2, [pc, #144]	; (8001cc4 <HAL_UART_RxCpltCallback+0x138>)
 8001c32:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001c34:	4413      	add	r3, r2
 8001c36:	781a      	ldrb	r2, [r3, #0]
 8001c38:	4b1e      	ldr	r3, [pc, #120]	; (8001cb4 <HAL_UART_RxCpltCallback+0x128>)
 8001c3a:	785b      	ldrb	r3, [r3, #1]
 8001c3c:	429a      	cmp	r2, r3
 8001c3e:	d11d      	bne.n	8001c7c <HAL_UART_RxCpltCallback+0xf0>
			{
				uint8_t sigmentBuffer[10];
				memcpy(sigmentBuffer, &responseBuffer[i], 10);
 8001c40:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001c42:	4a20      	ldr	r2, [pc, #128]	; (8001cc4 <HAL_UART_RxCpltCallback+0x138>)
 8001c44:	441a      	add	r2, r3
 8001c46:	f107 0308 	add.w	r3, r7, #8
 8001c4a:	6810      	ldr	r0, [r2, #0]
 8001c4c:	6851      	ldr	r1, [r2, #4]
 8001c4e:	c303      	stmia	r3!, {r0, r1}
 8001c50:	8912      	ldrh	r2, [r2, #8]
 8001c52:	801a      	strh	r2, [r3, #0]
				uint8_t checking = checkCRC(&sigmentBuffer);
 8001c54:	f107 0308 	add.w	r3, r7, #8
 8001c58:	4618      	mov	r0, r3
 8001c5a:	f7ff fabf 	bl	80011dc <checkCRC>
 8001c5e:	4603      	mov	r3, r0
 8001c60:	77fb      	strb	r3, [r7, #31]
				if (checking)
 8001c62:	7ffb      	ldrb	r3, [r7, #31]
 8001c64:	2b00      	cmp	r3, #0
 8001c66:	d009      	beq.n	8001c7c <HAL_UART_RxCpltCallback+0xf0>
				{
					memcpy(responseBufferH, &responseBuffer[i], 10);
 8001c68:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001c6a:	4a16      	ldr	r2, [pc, #88]	; (8001cc4 <HAL_UART_RxCpltCallback+0x138>)
 8001c6c:	441a      	add	r2, r3
 8001c6e:	4b17      	ldr	r3, [pc, #92]	; (8001ccc <HAL_UART_RxCpltCallback+0x140>)
 8001c70:	6810      	ldr	r0, [r2, #0]
 8001c72:	6851      	ldr	r1, [r2, #4]
 8001c74:	6018      	str	r0, [r3, #0]
 8001c76:	6059      	str	r1, [r3, #4]
 8001c78:	8912      	ldrh	r2, [r2, #8]
 8001c7a:	811a      	strh	r2, [r3, #8]
		for (int i = 0; i < arraysz; i++)
 8001c7c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001c7e:	3301      	adds	r3, #1
 8001c80:	627b      	str	r3, [r7, #36]	; 0x24
 8001c82:	f9b7 3020 	ldrsh.w	r3, [r7, #32]
 8001c86:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8001c88:	429a      	cmp	r2, r3
 8001c8a:	dbaa      	blt.n	8001be2 <HAL_UART_RxCpltCallback+0x56>
				}
			}
		}
		memset(responseBuffer, 0, sizeof(responseBuffer));
 8001c8c:	2219      	movs	r2, #25
 8001c8e:	2100      	movs	r1, #0
 8001c90:	480c      	ldr	r0, [pc, #48]	; (8001cc4 <HAL_UART_RxCpltCallback+0x138>)
 8001c92:	f008 fb15 	bl	800a2c0 <memset>
		HAL_UART_Receive_DMA(&huart2, responseBuffer, 25);
 8001c96:	2219      	movs	r2, #25
 8001c98:	490a      	ldr	r1, [pc, #40]	; (8001cc4 <HAL_UART_RxCpltCallback+0x138>)
 8001c9a:	4807      	ldr	r0, [pc, #28]	; (8001cb8 <HAL_UART_RxCpltCallback+0x12c>)
 8001c9c:	f006 fa4d 	bl	800813a <HAL_UART_Receive_DMA>
	}
}
 8001ca0:	bf00      	nop
 8001ca2:	3728      	adds	r7, #40	; 0x28
 8001ca4:	46bd      	mov	sp, r7
 8001ca6:	bd80      	pop	{r7, pc}
 8001ca8:	200004cc 	.word	0x200004cc
 8001cac:	20000104 	.word	0x20000104
 8001cb0:	2000010c 	.word	0x2000010c
 8001cb4:	20000114 	.word	0x20000114
 8001cb8:	20000514 	.word	0x20000514
 8001cbc:	20000131 	.word	0x20000131
 8001cc0:	20000134 	.word	0x20000134
 8001cc4:	20000088 	.word	0x20000088
 8001cc8:	200000b0 	.word	0x200000b0
 8001ccc:	200000a4 	.word	0x200000a4

08001cd0 <Serial_Task>:

void Serial_Task(void *argument)
{
 8001cd0:	b580      	push	{r7, lr}
 8001cd2:	b084      	sub	sp, #16
 8001cd4:	af00      	add	r7, sp, #0
 8001cd6:	6078      	str	r0, [r7, #4]
	HAL_TIM_Base_Start_IT(&htim4);
 8001cd8:	481e      	ldr	r0, [pc, #120]	; (8001d54 <Serial_Task+0x84>)
 8001cda:	f005 f9f5 	bl	80070c8 <HAL_TIM_Base_Start_IT>
	HAL_UART_Receive_DMA(&huart1, receiveBuff, sizeof(receiveBuff));
 8001cde:	2208      	movs	r2, #8
 8001ce0:	491d      	ldr	r1, [pc, #116]	; (8001d58 <Serial_Task+0x88>)
 8001ce2:	481e      	ldr	r0, [pc, #120]	; (8001d5c <Serial_Task+0x8c>)
 8001ce4:	f006 fa29 	bl	800813a <HAL_UART_Receive_DMA>
	HAL_UART_Receive_DMA(&huart2, responseBuffer, 25);
 8001ce8:	2219      	movs	r2, #25
 8001cea:	491d      	ldr	r1, [pc, #116]	; (8001d60 <Serial_Task+0x90>)
 8001cec:	481d      	ldr	r0, [pc, #116]	; (8001d64 <Serial_Task+0x94>)
 8001cee:	f006 fa24 	bl	800813a <HAL_UART_Receive_DMA>
	uint32_t send_delay = pdMS_TO_TICKS(100);
 8001cf2:	2364      	movs	r3, #100	; 0x64
 8001cf4:	60fb      	str	r3, [r7, #12]
	while (1)
	{
		setVelocity(motors.LeftID, motors.LeftSpeed, 0);
 8001cf6:	4b1c      	ldr	r3, [pc, #112]	; (8001d68 <Serial_Task+0x98>)
 8001cf8:	781b      	ldrb	r3, [r3, #0]
 8001cfa:	4618      	mov	r0, r3
 8001cfc:	4b1a      	ldr	r3, [pc, #104]	; (8001d68 <Serial_Task+0x98>)
 8001cfe:	f9b3 3002 	ldrsh.w	r3, [r3, #2]
 8001d02:	2200      	movs	r2, #0
 8001d04:	4619      	mov	r1, r3
 8001d06:	f7ff fc29 	bl	800155c <setVelocity>
		vTaskDelay(L_R_delay);
 8001d0a:	4b18      	ldr	r3, [pc, #96]	; (8001d6c <Serial_Task+0x9c>)
 8001d0c:	681b      	ldr	r3, [r3, #0]
 8001d0e:	4618      	mov	r0, r3
 8001d10:	f007 fb74 	bl	80093fc <vTaskDelay>
		setVelocity(motors.RightID, motors.RightSpeed, 0);
 8001d14:	4b14      	ldr	r3, [pc, #80]	; (8001d68 <Serial_Task+0x98>)
 8001d16:	785b      	ldrb	r3, [r3, #1]
 8001d18:	4618      	mov	r0, r3
 8001d1a:	4b13      	ldr	r3, [pc, #76]	; (8001d68 <Serial_Task+0x98>)
 8001d1c:	f9b3 3004 	ldrsh.w	r3, [r3, #4]
 8001d20:	2200      	movs	r2, #0
 8001d22:	4619      	mov	r1, r3
 8001d24:	f7ff fc1a 	bl	800155c <setVelocity>
		receiveFromBuffer();
 8001d28:	f7ff fa84 	bl	8001234 <receiveFromBuffer>
		Parse_DMA_All(&wheelsensor, timerCounter);
 8001d2c:	4b10      	ldr	r3, [pc, #64]	; (8001d70 <Serial_Task+0xa0>)
 8001d2e:	681b      	ldr	r3, [r3, #0]
 8001d30:	4619      	mov	r1, r3
 8001d32:	4810      	ldr	r0, [pc, #64]	; (8001d74 <Serial_Task+0xa4>)
 8001d34:	f7ff fabc 	bl	80012b0 <Parse_DMA_All>
		vTaskDelay(send_delay);
 8001d38:	68f8      	ldr	r0, [r7, #12]
 8001d3a:	f007 fb5f 	bl	80093fc <vTaskDelay>
		//	  uint8_t str[30];
		//	  sprintf(str, "%L: %d R: %d\n", wheelsensor.LeftVelocity,  wheelsensor.RightVelocity);
		//	  HAL_UART_Transmit(&huart3, str, sizeof(str), HAL_MAX_DELAY);
		HAL_UART_Receive_DMA(&huart2, responseBuffer, 25);
 8001d3e:	2219      	movs	r2, #25
 8001d40:	4907      	ldr	r1, [pc, #28]	; (8001d60 <Serial_Task+0x90>)
 8001d42:	4808      	ldr	r0, [pc, #32]	; (8001d64 <Serial_Task+0x94>)
 8001d44:	f006 f9f9 	bl	800813a <HAL_UART_Receive_DMA>
		HAL_UART_Receive_DMA(&huart1, receiveBuff, sizeof(receiveBuff));
 8001d48:	2208      	movs	r2, #8
 8001d4a:	4903      	ldr	r1, [pc, #12]	; (8001d58 <Serial_Task+0x88>)
 8001d4c:	4803      	ldr	r0, [pc, #12]	; (8001d5c <Serial_Task+0x8c>)
 8001d4e:	f006 f9f4 	bl	800813a <HAL_UART_Receive_DMA>
	{
 8001d52:	e7d0      	b.n	8001cf6 <Serial_Task+0x26>
 8001d54:	20000484 	.word	0x20000484
 8001d58:	2000010c 	.word	0x2000010c
 8001d5c:	200004cc 	.word	0x200004cc
 8001d60:	20000088 	.word	0x20000088
 8001d64:	20000514 	.word	0x20000514
 8001d68:	20000114 	.word	0x20000114
 8001d6c:	20000004 	.word	0x20000004
 8001d70:	20000134 	.word	0x20000134
 8001d74:	200000bc 	.word	0x200000bc

08001d78 <Feedback_Task>:
	}
}

void Feedback_Task(void *argument)
{
 8001d78:	b580      	push	{r7, lr}
 8001d7a:	b08c      	sub	sp, #48	; 0x30
 8001d7c:	af00      	add	r7, sp, #0
 8001d7e:	6078      	str	r0, [r7, #4]
	uint32_t tick_delay = pdMS_TO_TICKS(200);
 8001d80:	23c8      	movs	r3, #200	; 0xc8
 8001d82:	62fb      	str	r3, [r7, #44]	; 0x2c
	while(1)
	{
		uint8_t sendData[36];
		sendData[0] = 0x00;
 8001d84:	2300      	movs	r3, #0
 8001d86:	723b      	strb	r3, [r7, #8]
		sendData[1] = (wheelsensor.leftii) & 0xFF;
 8001d88:	4b72      	ldr	r3, [pc, #456]	; (8001f54 <Feedback_Task+0x1dc>)
 8001d8a:	781b      	ldrb	r3, [r3, #0]
 8001d8c:	727b      	strb	r3, [r7, #9]
		sendData[2] = ((wheelsensor.LeftVelocity)>>8) & 0xFF;
 8001d8e:	4b71      	ldr	r3, [pc, #452]	; (8001f54 <Feedback_Task+0x1dc>)
 8001d90:	f9b3 300c 	ldrsh.w	r3, [r3, #12]
 8001d94:	121b      	asrs	r3, r3, #8
 8001d96:	b21b      	sxth	r3, r3
 8001d98:	b2db      	uxtb	r3, r3
 8001d9a:	72bb      	strb	r3, [r7, #10]
		sendData[3] = wheelsensor.LeftVelocity & 0xFF;
 8001d9c:	4b6d      	ldr	r3, [pc, #436]	; (8001f54 <Feedback_Task+0x1dc>)
 8001d9e:	f9b3 300c 	ldrsh.w	r3, [r3, #12]
 8001da2:	b2db      	uxtb	r3, r3
 8001da4:	72fb      	strb	r3, [r7, #11]
		sendData[4] = wheelsensor.reightii & 0xFF;
 8001da6:	4b6b      	ldr	r3, [pc, #428]	; (8001f54 <Feedback_Task+0x1dc>)
 8001da8:	785b      	ldrb	r3, [r3, #1]
 8001daa:	733b      	strb	r3, [r7, #12]
		sendData[5] = ((wheelsensor.RightVelocity)>>8) & 0xFF;
 8001dac:	4b69      	ldr	r3, [pc, #420]	; (8001f54 <Feedback_Task+0x1dc>)
 8001dae:	f9b3 300e 	ldrsh.w	r3, [r3, #14]
 8001db2:	121b      	asrs	r3, r3, #8
 8001db4:	b21b      	sxth	r3, r3
 8001db6:	b2db      	uxtb	r3, r3
 8001db8:	737b      	strb	r3, [r7, #13]
		sendData[6] = wheelsensor.RightVelocity & 0xFF;
 8001dba:	4b66      	ldr	r3, [pc, #408]	; (8001f54 <Feedback_Task+0x1dc>)
 8001dbc:	f9b3 300e 	ldrsh.w	r3, [r3, #14]
 8001dc0:	b2db      	uxtb	r3, r3
 8001dc2:	73bb      	strb	r3, [r7, #14]
		sendData[7] = (my_95Q.Acc_x >> 8) & 0xFF;
 8001dc4:	4b64      	ldr	r3, [pc, #400]	; (8001f58 <Feedback_Task+0x1e0>)
 8001dc6:	f9b3 3000 	ldrsh.w	r3, [r3]
 8001dca:	121b      	asrs	r3, r3, #8
 8001dcc:	b21b      	sxth	r3, r3
 8001dce:	b2db      	uxtb	r3, r3
 8001dd0:	73fb      	strb	r3, [r7, #15]
		sendData[8] = my_95Q.Acc_x & 0XFF;
 8001dd2:	4b61      	ldr	r3, [pc, #388]	; (8001f58 <Feedback_Task+0x1e0>)
 8001dd4:	f9b3 3000 	ldrsh.w	r3, [r3]
 8001dd8:	b2db      	uxtb	r3, r3
 8001dda:	743b      	strb	r3, [r7, #16]
		sendData[9] = (my_95Q.Acc_y >> 8) & 0XFF;
 8001ddc:	4b5e      	ldr	r3, [pc, #376]	; (8001f58 <Feedback_Task+0x1e0>)
 8001dde:	f9b3 3002 	ldrsh.w	r3, [r3, #2]
 8001de2:	121b      	asrs	r3, r3, #8
 8001de4:	b21b      	sxth	r3, r3
 8001de6:	b2db      	uxtb	r3, r3
 8001de8:	747b      	strb	r3, [r7, #17]
		sendData[10] = my_95Q.Acc_y & 0xFF;
 8001dea:	4b5b      	ldr	r3, [pc, #364]	; (8001f58 <Feedback_Task+0x1e0>)
 8001dec:	f9b3 3002 	ldrsh.w	r3, [r3, #2]
 8001df0:	b2db      	uxtb	r3, r3
 8001df2:	74bb      	strb	r3, [r7, #18]
		sendData[11] = (my_95Q.Acc_z >> 8) & 0xFF;
 8001df4:	4b58      	ldr	r3, [pc, #352]	; (8001f58 <Feedback_Task+0x1e0>)
 8001df6:	f9b3 3004 	ldrsh.w	r3, [r3, #4]
 8001dfa:	121b      	asrs	r3, r3, #8
 8001dfc:	b21b      	sxth	r3, r3
 8001dfe:	b2db      	uxtb	r3, r3
 8001e00:	74fb      	strb	r3, [r7, #19]
		sendData[12] = my_95Q.Acc_z & 0xFF;
 8001e02:	4b55      	ldr	r3, [pc, #340]	; (8001f58 <Feedback_Task+0x1e0>)
 8001e04:	f9b3 3004 	ldrsh.w	r3, [r3, #4]
 8001e08:	b2db      	uxtb	r3, r3
 8001e0a:	753b      	strb	r3, [r7, #20]
		sendData[13] = (my_95Q.Gyro_x >> 8) & 0XFF;
 8001e0c:	4b52      	ldr	r3, [pc, #328]	; (8001f58 <Feedback_Task+0x1e0>)
 8001e0e:	f9b3 3006 	ldrsh.w	r3, [r3, #6]
 8001e12:	121b      	asrs	r3, r3, #8
 8001e14:	b21b      	sxth	r3, r3
 8001e16:	b2db      	uxtb	r3, r3
 8001e18:	757b      	strb	r3, [r7, #21]
		sendData[14] = my_95Q.Gyro_x & 0xFF;
 8001e1a:	4b4f      	ldr	r3, [pc, #316]	; (8001f58 <Feedback_Task+0x1e0>)
 8001e1c:	f9b3 3006 	ldrsh.w	r3, [r3, #6]
 8001e20:	b2db      	uxtb	r3, r3
 8001e22:	75bb      	strb	r3, [r7, #22]
		sendData[15] = (my_95Q.Gyro_y >> 8) & 0XFF;
 8001e24:	4b4c      	ldr	r3, [pc, #304]	; (8001f58 <Feedback_Task+0x1e0>)
 8001e26:	f9b3 3008 	ldrsh.w	r3, [r3, #8]
 8001e2a:	121b      	asrs	r3, r3, #8
 8001e2c:	b21b      	sxth	r3, r3
 8001e2e:	b2db      	uxtb	r3, r3
 8001e30:	75fb      	strb	r3, [r7, #23]
		sendData[16] = my_95Q.Gyro_y & 0xFF;
 8001e32:	4b49      	ldr	r3, [pc, #292]	; (8001f58 <Feedback_Task+0x1e0>)
 8001e34:	f9b3 3008 	ldrsh.w	r3, [r3, #8]
 8001e38:	b2db      	uxtb	r3, r3
 8001e3a:	763b      	strb	r3, [r7, #24]
		sendData[17] = (my_95Q.Gyro_z >> 8) & 0XFF;
 8001e3c:	4b46      	ldr	r3, [pc, #280]	; (8001f58 <Feedback_Task+0x1e0>)
 8001e3e:	f9b3 300a 	ldrsh.w	r3, [r3, #10]
 8001e42:	121b      	asrs	r3, r3, #8
 8001e44:	b21b      	sxth	r3, r3
 8001e46:	b2db      	uxtb	r3, r3
 8001e48:	767b      	strb	r3, [r7, #25]
		sendData[18] = my_95Q.Gyro_z >> 8 & 0xFF;
 8001e4a:	4b43      	ldr	r3, [pc, #268]	; (8001f58 <Feedback_Task+0x1e0>)
 8001e4c:	f9b3 300a 	ldrsh.w	r3, [r3, #10]
 8001e50:	121b      	asrs	r3, r3, #8
 8001e52:	b21b      	sxth	r3, r3
 8001e54:	b2db      	uxtb	r3, r3
 8001e56:	76bb      	strb	r3, [r7, #26]
		sendData[19] = (my_95Q.Q0 >> 8) & 0xFF;
 8001e58:	4b3f      	ldr	r3, [pc, #252]	; (8001f58 <Feedback_Task+0x1e0>)
 8001e5a:	f9b3 300c 	ldrsh.w	r3, [r3, #12]
 8001e5e:	121b      	asrs	r3, r3, #8
 8001e60:	b21b      	sxth	r3, r3
 8001e62:	b2db      	uxtb	r3, r3
 8001e64:	76fb      	strb	r3, [r7, #27]
		sendData[20] = my_95Q.Q0 & 0xFF;
 8001e66:	4b3c      	ldr	r3, [pc, #240]	; (8001f58 <Feedback_Task+0x1e0>)
 8001e68:	f9b3 300c 	ldrsh.w	r3, [r3, #12]
 8001e6c:	b2db      	uxtb	r3, r3
 8001e6e:	773b      	strb	r3, [r7, #28]
		sendData[21] = (my_95Q.Q1 >> 8) & 0xFF;
 8001e70:	4b39      	ldr	r3, [pc, #228]	; (8001f58 <Feedback_Task+0x1e0>)
 8001e72:	f9b3 300e 	ldrsh.w	r3, [r3, #14]
 8001e76:	121b      	asrs	r3, r3, #8
 8001e78:	b21b      	sxth	r3, r3
 8001e7a:	b2db      	uxtb	r3, r3
 8001e7c:	777b      	strb	r3, [r7, #29]
		sendData[22] = my_95Q.Q1 & 0xFF;
 8001e7e:	4b36      	ldr	r3, [pc, #216]	; (8001f58 <Feedback_Task+0x1e0>)
 8001e80:	f9b3 300e 	ldrsh.w	r3, [r3, #14]
 8001e84:	b2db      	uxtb	r3, r3
 8001e86:	77bb      	strb	r3, [r7, #30]
		sendData[23] = (my_95Q.Q2 >> 8) & 0xFF;
 8001e88:	4b33      	ldr	r3, [pc, #204]	; (8001f58 <Feedback_Task+0x1e0>)
 8001e8a:	f9b3 3010 	ldrsh.w	r3, [r3, #16]
 8001e8e:	121b      	asrs	r3, r3, #8
 8001e90:	b21b      	sxth	r3, r3
 8001e92:	b2db      	uxtb	r3, r3
 8001e94:	77fb      	strb	r3, [r7, #31]
		sendData[24] = my_95Q.Q2 & 0xFF;
 8001e96:	4b30      	ldr	r3, [pc, #192]	; (8001f58 <Feedback_Task+0x1e0>)
 8001e98:	f9b3 3010 	ldrsh.w	r3, [r3, #16]
 8001e9c:	b2db      	uxtb	r3, r3
 8001e9e:	f887 3020 	strb.w	r3, [r7, #32]
		sendData[25] = (my_95Q.Q3 >> 8) & 0xFF;
 8001ea2:	4b2d      	ldr	r3, [pc, #180]	; (8001f58 <Feedback_Task+0x1e0>)
 8001ea4:	f9b3 3012 	ldrsh.w	r3, [r3, #18]
 8001ea8:	121b      	asrs	r3, r3, #8
 8001eaa:	b21b      	sxth	r3, r3
 8001eac:	b2db      	uxtb	r3, r3
 8001eae:	f887 3021 	strb.w	r3, [r7, #33]	; 0x21
		sendData[26] = my_95Q.Q3 & 0xFF;
 8001eb2:	4b29      	ldr	r3, [pc, #164]	; (8001f58 <Feedback_Task+0x1e0>)
 8001eb4:	f9b3 3012 	ldrsh.w	r3, [r3, #18]
 8001eb8:	b2db      	uxtb	r3, r3
 8001eba:	f887 3022 	strb.w	r3, [r7, #34]	; 0x22
		sendData[27] = (((int)pulse.distance) >> 8) & 0xFF;
 8001ebe:	4b27      	ldr	r3, [pc, #156]	; (8001f5c <Feedback_Task+0x1e4>)
 8001ec0:	689b      	ldr	r3, [r3, #8]
 8001ec2:	4618      	mov	r0, r3
 8001ec4:	f7ff f886 	bl	8000fd4 <__aeabi_f2iz>
 8001ec8:	4603      	mov	r3, r0
 8001eca:	121b      	asrs	r3, r3, #8
 8001ecc:	b2db      	uxtb	r3, r3
 8001ece:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
		sendData[28] = ((int)pulse.distance) & 0xFF;
 8001ed2:	4b22      	ldr	r3, [pc, #136]	; (8001f5c <Feedback_Task+0x1e4>)
 8001ed4:	689b      	ldr	r3, [r3, #8]
 8001ed6:	4618      	mov	r0, r3
 8001ed8:	f7ff f87c 	bl	8000fd4 <__aeabi_f2iz>
 8001edc:	4603      	mov	r3, r0
 8001ede:	b2db      	uxtb	r3, r3
 8001ee0:	f887 3024 	strb.w	r3, [r7, #36]	; 0x24
		sendData[29] = (((int)pulse2.distance) >> 8) & 0xFF;
 8001ee4:	4b1e      	ldr	r3, [pc, #120]	; (8001f60 <Feedback_Task+0x1e8>)
 8001ee6:	689b      	ldr	r3, [r3, #8]
 8001ee8:	4618      	mov	r0, r3
 8001eea:	f7ff f873 	bl	8000fd4 <__aeabi_f2iz>
 8001eee:	4603      	mov	r3, r0
 8001ef0:	121b      	asrs	r3, r3, #8
 8001ef2:	b2db      	uxtb	r3, r3
 8001ef4:	f887 3025 	strb.w	r3, [r7, #37]	; 0x25
		sendData[30] = ((int)pulse2.distance) & 0xFF;
 8001ef8:	4b19      	ldr	r3, [pc, #100]	; (8001f60 <Feedback_Task+0x1e8>)
 8001efa:	689b      	ldr	r3, [r3, #8]
 8001efc:	4618      	mov	r0, r3
 8001efe:	f7ff f869 	bl	8000fd4 <__aeabi_f2iz>
 8001f02:	4603      	mov	r3, r0
 8001f04:	b2db      	uxtb	r3, r3
 8001f06:	f887 3026 	strb.w	r3, [r7, #38]	; 0x26
		sendData[31] = d80nk_[0] & 0xFF;
 8001f0a:	4b16      	ldr	r3, [pc, #88]	; (8001f64 <Feedback_Task+0x1ec>)
 8001f0c:	781b      	ldrb	r3, [r3, #0]
 8001f0e:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
		sendData[32] = d80nk_[1] & 0xFF;
 8001f12:	4b14      	ldr	r3, [pc, #80]	; (8001f64 <Feedback_Task+0x1ec>)
 8001f14:	785b      	ldrb	r3, [r3, #1]
 8001f16:	f887 3028 	strb.w	r3, [r7, #40]	; 0x28
		sendData[33] = d80nk_[2] & 0xFF;
 8001f1a:	4b12      	ldr	r3, [pc, #72]	; (8001f64 <Feedback_Task+0x1ec>)
 8001f1c:	789b      	ldrb	r3, [r3, #2]
 8001f1e:	f887 3029 	strb.w	r3, [r7, #41]	; 0x29
		sendData[34] = d80nk_[3] & 0xFF;
 8001f22:	4b10      	ldr	r3, [pc, #64]	; (8001f64 <Feedback_Task+0x1ec>)
 8001f24:	78db      	ldrb	r3, [r3, #3]
 8001f26:	f887 302a 	strb.w	r3, [r7, #42]	; 0x2a
		sendData[35] = checksum(sendData, 36);
 8001f2a:	f107 0308 	add.w	r3, r7, #8
 8001f2e:	2124      	movs	r1, #36	; 0x24
 8001f30:	4618      	mov	r0, r3
 8001f32:	f7ff fccf 	bl	80018d4 <checksum>
 8001f36:	4603      	mov	r3, r0
 8001f38:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
		HAL_UART_Transmit(&huart1, sendData, 36, HAL_MAX_DELAY);
 8001f3c:	f107 0108 	add.w	r1, r7, #8
 8001f40:	f04f 33ff 	mov.w	r3, #4294967295
 8001f44:	2224      	movs	r2, #36	; 0x24
 8001f46:	4808      	ldr	r0, [pc, #32]	; (8001f68 <Feedback_Task+0x1f0>)
 8001f48:	f006 f86c 	bl	8008024 <HAL_UART_Transmit>
		vTaskDelay(tick_delay);
 8001f4c:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 8001f4e:	f007 fa55 	bl	80093fc <vTaskDelay>
	{
 8001f52:	e717      	b.n	8001d84 <Feedback_Task+0xc>
 8001f54:	200000bc 	.word	0x200000bc
 8001f58:	2000011c 	.word	0x2000011c
 8001f5c:	200000e0 	.word	0x200000e0
 8001f60:	200000f0 	.word	0x200000f0
 8001f64:	20000100 	.word	0x20000100
 8001f68:	200004cc 	.word	0x200004cc

08001f6c <Sensor_Task>:
	}
}

void Sensor_Task(void *argument)
{
 8001f6c:	b580      	push	{r7, lr}
 8001f6e:	b082      	sub	sp, #8
 8001f70:	af00      	add	r7, sp, #0
 8001f72:	6078      	str	r0, [r7, #4]
	SR04_Init();
 8001f74:	f7ff fb54 	bl	8001620 <SR04_Init>
	while (1)
	{
		SR04_Start();
 8001f78:	f7ff fb68 	bl	800164c <SR04_Start>
		d80nk_read();
 8001f7c:	f7ff fd0e 	bl	800199c <d80nk_read>
		distance_Calculate();
 8001f80:	f7ff fd4e 	bl	8001a20 <distance_Calculate>
		SR04_Start();
 8001f84:	e7f8      	b.n	8001f78 <Sensor_Task+0xc>
	...

08001f88 <IMU_Task>:

/// @brief IMU control and display task
/// @param argument

void IMU_Task(void *argument)
{
 8001f88:	b580      	push	{r7, lr}
 8001f8a:	b08c      	sub	sp, #48	; 0x30
 8001f8c:	af00      	add	r7, sp, #0
 8001f8e:	6078      	str	r0, [r7, #4]
	uint32_t tick_delay = pdMS_TO_TICKS(200);
 8001f90:	23c8      	movs	r3, #200	; 0xc8
 8001f92:	62fb      	str	r3, [r7, #44]	; 0x2c
	uint8_t inited = 0;
 8001f94:	2300      	movs	r3, #0
 8001f96:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
	uint8_t debug[30];
	do {
		inited = gy95_Init(&td);
 8001f9a:	4818      	ldr	r0, [pc, #96]	; (8001ffc <IMU_Task+0x74>)
 8001f9c:	f000 f8dc 	bl	8002158 <gy95_Init>
 8001fa0:	4603      	mov	r3, r0
 8001fa2:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
		sprintf(debug, "IMU not inited\n");
 8001fa6:	f107 030c 	add.w	r3, r7, #12
 8001faa:	4915      	ldr	r1, [pc, #84]	; (8002000 <IMU_Task+0x78>)
 8001fac:	4618      	mov	r0, r3
 8001fae:	f008 f967 	bl	800a280 <siprintf>
		HAL_UART_Transmit(&huart3, debug, sizeof(debug), HAL_MAX_DELAY);
 8001fb2:	f107 010c 	add.w	r1, r7, #12
 8001fb6:	f04f 33ff 	mov.w	r3, #4294967295
 8001fba:	221e      	movs	r2, #30
 8001fbc:	4811      	ldr	r0, [pc, #68]	; (8002004 <IMU_Task+0x7c>)
 8001fbe:	f006 f831 	bl	8008024 <HAL_UART_Transmit>
		vTaskDelay(tick_delay);
 8001fc2:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 8001fc4:	f007 fa1a 	bl	80093fc <vTaskDelay>
	    } while (inited != 1);
 8001fc8:	f897 302b 	ldrb.w	r3, [r7, #43]	; 0x2b
 8001fcc:	2b01      	cmp	r3, #1
 8001fce:	d1e4      	bne.n	8001f9a <IMU_Task+0x12>
	while(1)
	{
		sprintf(debug, "IMU is inited\n");
 8001fd0:	f107 030c 	add.w	r3, r7, #12
 8001fd4:	490c      	ldr	r1, [pc, #48]	; (8002008 <IMU_Task+0x80>)
 8001fd6:	4618      	mov	r0, r3
 8001fd8:	f008 f952 	bl	800a280 <siprintf>
		HAL_UART_Transmit(&huart3, debug, sizeof(debug), HAL_MAX_DELAY);
 8001fdc:	f107 010c 	add.w	r1, r7, #12
 8001fe0:	f04f 33ff 	mov.w	r3, #4294967295
 8001fe4:	221e      	movs	r2, #30
 8001fe6:	4807      	ldr	r0, [pc, #28]	; (8002004 <IMU_Task+0x7c>)
 8001fe8:	f006 f81c 	bl	8008024 <HAL_UART_Transmit>
		gy95_All(&my_95Q);
 8001fec:	4807      	ldr	r0, [pc, #28]	; (800200c <IMU_Task+0x84>)
 8001fee:	f000 f8e3 	bl	80021b8 <gy95_All>
		vTaskDelay(tick_delay);
 8001ff2:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 8001ff4:	f007 fa02 	bl	80093fc <vTaskDelay>
		sprintf(debug, "IMU is inited\n");
 8001ff8:	e7ea      	b.n	8001fd0 <IMU_Task+0x48>
 8001ffa:	bf00      	nop
 8001ffc:	20000130 	.word	0x20000130
 8002000:	0800acc0 	.word	0x0800acc0
 8002004:	2000055c 	.word	0x2000055c
 8002008:	0800acd0 	.word	0x0800acd0
 800200c:	2000011c 	.word	0x2000011c

08002010 <MX_GPIO_Init>:
        * Output
        * EVENT_OUT
        * EXTI
*/
void MX_GPIO_Init(void)
{
 8002010:	b580      	push	{r7, lr}
 8002012:	b088      	sub	sp, #32
 8002014:	af00      	add	r7, sp, #0

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002016:	f107 0310 	add.w	r3, r7, #16
 800201a:	2200      	movs	r2, #0
 800201c:	601a      	str	r2, [r3, #0]
 800201e:	605a      	str	r2, [r3, #4]
 8002020:	609a      	str	r2, [r3, #8]
 8002022:	60da      	str	r2, [r3, #12]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8002024:	4b23      	ldr	r3, [pc, #140]	; (80020b4 <MX_GPIO_Init+0xa4>)
 8002026:	699b      	ldr	r3, [r3, #24]
 8002028:	4a22      	ldr	r2, [pc, #136]	; (80020b4 <MX_GPIO_Init+0xa4>)
 800202a:	f043 0320 	orr.w	r3, r3, #32
 800202e:	6193      	str	r3, [r2, #24]
 8002030:	4b20      	ldr	r3, [pc, #128]	; (80020b4 <MX_GPIO_Init+0xa4>)
 8002032:	699b      	ldr	r3, [r3, #24]
 8002034:	f003 0320 	and.w	r3, r3, #32
 8002038:	60fb      	str	r3, [r7, #12]
 800203a:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 800203c:	4b1d      	ldr	r3, [pc, #116]	; (80020b4 <MX_GPIO_Init+0xa4>)
 800203e:	699b      	ldr	r3, [r3, #24]
 8002040:	4a1c      	ldr	r2, [pc, #112]	; (80020b4 <MX_GPIO_Init+0xa4>)
 8002042:	f043 0304 	orr.w	r3, r3, #4
 8002046:	6193      	str	r3, [r2, #24]
 8002048:	4b1a      	ldr	r3, [pc, #104]	; (80020b4 <MX_GPIO_Init+0xa4>)
 800204a:	699b      	ldr	r3, [r3, #24]
 800204c:	f003 0304 	and.w	r3, r3, #4
 8002050:	60bb      	str	r3, [r7, #8]
 8002052:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8002054:	4b17      	ldr	r3, [pc, #92]	; (80020b4 <MX_GPIO_Init+0xa4>)
 8002056:	699b      	ldr	r3, [r3, #24]
 8002058:	4a16      	ldr	r2, [pc, #88]	; (80020b4 <MX_GPIO_Init+0xa4>)
 800205a:	f043 0308 	orr.w	r3, r3, #8
 800205e:	6193      	str	r3, [r2, #24]
 8002060:	4b14      	ldr	r3, [pc, #80]	; (80020b4 <MX_GPIO_Init+0xa4>)
 8002062:	699b      	ldr	r3, [r3, #24]
 8002064:	f003 0308 	and.w	r3, r3, #8
 8002068:	607b      	str	r3, [r7, #4]
 800206a:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, GPIO_PIN_1|GPIO_PIN_7, GPIO_PIN_RESET);
 800206c:	2200      	movs	r2, #0
 800206e:	2182      	movs	r1, #130	; 0x82
 8002070:	4811      	ldr	r0, [pc, #68]	; (80020b8 <MX_GPIO_Init+0xa8>)
 8002072:	f001 ffb0 	bl	8003fd6 <HAL_GPIO_WritePin>

  /*Configure GPIO pins : PA1 PA7 */
  GPIO_InitStruct.Pin = GPIO_PIN_1|GPIO_PIN_7;
 8002076:	2382      	movs	r3, #130	; 0x82
 8002078:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800207a:	2301      	movs	r3, #1
 800207c:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800207e:	2300      	movs	r3, #0
 8002080:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002082:	2302      	movs	r3, #2
 8002084:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002086:	f107 0310 	add.w	r3, r7, #16
 800208a:	4619      	mov	r1, r3
 800208c:	480a      	ldr	r0, [pc, #40]	; (80020b8 <MX_GPIO_Init+0xa8>)
 800208e:	f001 fdf7 	bl	8003c80 <HAL_GPIO_Init>

  /*Configure GPIO pins : PB12 PB13 PB14 PB15 */
  GPIO_InitStruct.Pin = GPIO_PIN_12|GPIO_PIN_13|GPIO_PIN_14|GPIO_PIN_15;
 8002092:	f44f 4370 	mov.w	r3, #61440	; 0xf000
 8002096:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8002098:	2300      	movs	r3, #0
 800209a:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800209c:	2300      	movs	r3, #0
 800209e:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80020a0:	f107 0310 	add.w	r3, r7, #16
 80020a4:	4619      	mov	r1, r3
 80020a6:	4805      	ldr	r0, [pc, #20]	; (80020bc <MX_GPIO_Init+0xac>)
 80020a8:	f001 fdea 	bl	8003c80 <HAL_GPIO_Init>

}
 80020ac:	bf00      	nop
 80020ae:	3720      	adds	r7, #32
 80020b0:	46bd      	mov	sp, r7
 80020b2:	bd80      	pop	{r7, pc}
 80020b4:	40021000 	.word	0x40021000
 80020b8:	40010800 	.word	0x40010800
 80020bc:	40010c00 	.word	0x40010c00

080020c0 <iic_read>:
 */
#include "gy95t.h"
#include "usart.h"

void iic_read(uint8_t add, uint8_t *data, uint8_t len)
{
 80020c0:	b580      	push	{r7, lr}
 80020c2:	b08a      	sub	sp, #40	; 0x28
 80020c4:	af02      	add	r7, sp, #8
 80020c6:	4603      	mov	r3, r0
 80020c8:	6039      	str	r1, [r7, #0]
 80020ca:	71fb      	strb	r3, [r7, #7]
 80020cc:	4613      	mov	r3, r2
 80020ce:	71bb      	strb	r3, [r7, #6]
    HAL_StatusTypeDef ret;
    uint8_t mess[20];

    ret = HAL_I2C_Master_Transmit(&hi2c1, (uint16_t)iic_add << 1, &add, 1, 100);
 80020d0:	1dfa      	adds	r2, r7, #7
 80020d2:	2364      	movs	r3, #100	; 0x64
 80020d4:	9300      	str	r3, [sp, #0]
 80020d6:	2301      	movs	r3, #1
 80020d8:	21a4      	movs	r1, #164	; 0xa4
 80020da:	481b      	ldr	r0, [pc, #108]	; (8002148 <iic_read+0x88>)
 80020dc:	f002 f8ec 	bl	80042b8 <HAL_I2C_Master_Transmit>
 80020e0:	4603      	mov	r3, r0
 80020e2:	77fb      	strb	r3, [r7, #31]
    if (ret != HAL_OK) {
 80020e4:	7ffb      	ldrb	r3, [r7, #31]
 80020e6:	2b00      	cmp	r3, #0
 80020e8:	d00d      	beq.n	8002106 <iic_read+0x46>
		sprintf(mess, "not transmit to I2C device\n");
 80020ea:	f107 0308 	add.w	r3, r7, #8
 80020ee:	4917      	ldr	r1, [pc, #92]	; (800214c <iic_read+0x8c>)
 80020f0:	4618      	mov	r0, r3
 80020f2:	f008 f8c5 	bl	800a280 <siprintf>
		HAL_UART_Transmit(&huart1,mess,sizeof(mess),HAL_MAX_DELAY);
 80020f6:	f107 0108 	add.w	r1, r7, #8
 80020fa:	f04f 33ff 	mov.w	r3, #4294967295
 80020fe:	2214      	movs	r2, #20
 8002100:	4813      	ldr	r0, [pc, #76]	; (8002150 <iic_read+0x90>)
 8002102:	f005 ff8f 	bl	8008024 <HAL_UART_Transmit>
    }


    ret = HAL_I2C_Master_Receive(&hi2c1, (uint16_t)iic_add << 1, data, len, 100);
 8002106:	79bb      	ldrb	r3, [r7, #6]
 8002108:	b29b      	uxth	r3, r3
 800210a:	2264      	movs	r2, #100	; 0x64
 800210c:	9200      	str	r2, [sp, #0]
 800210e:	683a      	ldr	r2, [r7, #0]
 8002110:	21a4      	movs	r1, #164	; 0xa4
 8002112:	480d      	ldr	r0, [pc, #52]	; (8002148 <iic_read+0x88>)
 8002114:	f002 f9ce 	bl	80044b4 <HAL_I2C_Master_Receive>
 8002118:	4603      	mov	r3, r0
 800211a:	77fb      	strb	r3, [r7, #31]
    if (ret != HAL_OK) {
 800211c:	7ffb      	ldrb	r3, [r7, #31]
 800211e:	2b00      	cmp	r3, #0
 8002120:	d00d      	beq.n	800213e <iic_read+0x7e>
		sprintf(mess, "no receive from I2C device");
 8002122:	f107 0308 	add.w	r3, r7, #8
 8002126:	490b      	ldr	r1, [pc, #44]	; (8002154 <iic_read+0x94>)
 8002128:	4618      	mov	r0, r3
 800212a:	f008 f8a9 	bl	800a280 <siprintf>
		HAL_UART_Transmit(&huart1,mess,sizeof(mess),HAL_MAX_DELAY);
 800212e:	f107 0108 	add.w	r1, r7, #8
 8002132:	f04f 33ff 	mov.w	r3, #4294967295
 8002136:	2214      	movs	r2, #20
 8002138:	4805      	ldr	r0, [pc, #20]	; (8002150 <iic_read+0x90>)
 800213a:	f005 ff73 	bl	8008024 <HAL_UART_Transmit>
    }
    // If everything is OK
//	sprintf(mess, "I2C Read OK\n");
//	HAL_UART_Transmit(&huart1, (uint8_t*)mess, strlen(mess), HAL_MAX_DELAY);

}
 800213e:	bf00      	nop
 8002140:	3720      	adds	r7, #32
 8002142:	46bd      	mov	sp, r7
 8002144:	bd80      	pop	{r7, pc}
 8002146:	bf00      	nop
 8002148:	2000039c 	.word	0x2000039c
 800214c:	0800ace0 	.word	0x0800ace0
 8002150:	200004cc 	.word	0x200004cc
 8002154:	0800acfc 	.word	0x0800acfc

08002158 <gy95_Init>:

uint8_t gy95_Init(uint8_t *data)
{
 8002158:	b580      	push	{r7, lr}
 800215a:	b086      	sub	sp, #24
 800215c:	af02      	add	r7, sp, #8
 800215e:	6078      	str	r0, [r7, #4]
	HAL_StatusTypeDef ret;
	uint8_t init = 0;
 8002160:	2300      	movs	r3, #0
 8002162:	73fb      	strb	r3, [r7, #15]

	ret = HAL_I2C_Master_Transmit(&hi2c1, (uint16_t)iic_add << 1, 0x02, 1, 200);
 8002164:	23c8      	movs	r3, #200	; 0xc8
 8002166:	9300      	str	r3, [sp, #0]
 8002168:	2301      	movs	r3, #1
 800216a:	2202      	movs	r2, #2
 800216c:	21a4      	movs	r1, #164	; 0xa4
 800216e:	4811      	ldr	r0, [pc, #68]	; (80021b4 <gy95_Init+0x5c>)
 8002170:	f002 f8a2 	bl	80042b8 <HAL_I2C_Master_Transmit>
 8002174:	4603      	mov	r3, r0
 8002176:	73bb      	strb	r3, [r7, #14]
	if (ret != HAL_OK) {
 8002178:	7bbb      	ldrb	r3, [r7, #14]
 800217a:	2b00      	cmp	r3, #0
 800217c:	d001      	beq.n	8002182 <gy95_Init+0x2a>
		init = 0;
 800217e:	2300      	movs	r3, #0
 8002180:	73fb      	strb	r3, [r7, #15]
	}
	ret = HAL_I2C_Master_Receive(&hi2c1, (uint16_t)iic_add << 1, &data, 1, 100);
 8002182:	1d3a      	adds	r2, r7, #4
 8002184:	2364      	movs	r3, #100	; 0x64
 8002186:	9300      	str	r3, [sp, #0]
 8002188:	2301      	movs	r3, #1
 800218a:	21a4      	movs	r1, #164	; 0xa4
 800218c:	4809      	ldr	r0, [pc, #36]	; (80021b4 <gy95_Init+0x5c>)
 800218e:	f002 f991 	bl	80044b4 <HAL_I2C_Master_Receive>
 8002192:	4603      	mov	r3, r0
 8002194:	73bb      	strb	r3, [r7, #14]
	if (ret != HAL_OK){
 8002196:	7bbb      	ldrb	r3, [r7, #14]
 8002198:	2b00      	cmp	r3, #0
 800219a:	d001      	beq.n	80021a0 <gy95_Init+0x48>
		init = 0;
 800219c:	2300      	movs	r3, #0
 800219e:	73fb      	strb	r3, [r7, #15]
	}
	if(data != 1)
 80021a0:	687b      	ldr	r3, [r7, #4]
 80021a2:	2b01      	cmp	r3, #1
 80021a4:	d001      	beq.n	80021aa <gy95_Init+0x52>
	{
		init = 1;
 80021a6:	2301      	movs	r3, #1
 80021a8:	73fb      	strb	r3, [r7, #15]
	}
	return init;
 80021aa:	7bfb      	ldrb	r3, [r7, #15]
}
 80021ac:	4618      	mov	r0, r3
 80021ae:	3710      	adds	r7, #16
 80021b0:	46bd      	mov	sp, r7
 80021b2:	bd80      	pop	{r7, pc}
 80021b4:	2000039c 	.word	0x2000039c

080021b8 <gy95_All>:


void gy95_All(gy* my_95Q)
{
 80021b8:	b580      	push	{r7, lr}
 80021ba:	b084      	sub	sp, #16
 80021bc:	af00      	add	r7, sp, #0
 80021be:	6078      	str	r0, [r7, #4]
	uint8_t data_L;
    uint8_t data_H;

    iic_read(ACC_X_L, &data_L, 1);
 80021c0:	f107 030f 	add.w	r3, r7, #15
 80021c4:	2201      	movs	r2, #1
 80021c6:	4619      	mov	r1, r3
 80021c8:	2008      	movs	r0, #8
 80021ca:	f7ff ff79 	bl	80020c0 <iic_read>
    iic_read(ACC_X_H, &data_H, 1);
 80021ce:	f107 030e 	add.w	r3, r7, #14
 80021d2:	2201      	movs	r2, #1
 80021d4:	4619      	mov	r1, r3
 80021d6:	2009      	movs	r0, #9
 80021d8:	f7ff ff72 	bl	80020c0 <iic_read>
    my_95Q->Acc_x = (int16_t)((data_H << 8) | data_L);
 80021dc:	7bbb      	ldrb	r3, [r7, #14]
 80021de:	021b      	lsls	r3, r3, #8
 80021e0:	b21a      	sxth	r2, r3
 80021e2:	7bfb      	ldrb	r3, [r7, #15]
 80021e4:	b21b      	sxth	r3, r3
 80021e6:	4313      	orrs	r3, r2
 80021e8:	b21a      	sxth	r2, r3
 80021ea:	687b      	ldr	r3, [r7, #4]
 80021ec:	801a      	strh	r2, [r3, #0]

    iic_read(ACC_Y_L, &data_L, 1);
 80021ee:	f107 030f 	add.w	r3, r7, #15
 80021f2:	2201      	movs	r2, #1
 80021f4:	4619      	mov	r1, r3
 80021f6:	200a      	movs	r0, #10
 80021f8:	f7ff ff62 	bl	80020c0 <iic_read>
    iic_read(ACC_Y_H, &data_H, 1);
 80021fc:	f107 030e 	add.w	r3, r7, #14
 8002200:	2201      	movs	r2, #1
 8002202:	4619      	mov	r1, r3
 8002204:	200b      	movs	r0, #11
 8002206:	f7ff ff5b 	bl	80020c0 <iic_read>
    my_95Q->Acc_y = (int16_t)((data_H << 8) | data_L);
 800220a:	7bbb      	ldrb	r3, [r7, #14]
 800220c:	021b      	lsls	r3, r3, #8
 800220e:	b21a      	sxth	r2, r3
 8002210:	7bfb      	ldrb	r3, [r7, #15]
 8002212:	b21b      	sxth	r3, r3
 8002214:	4313      	orrs	r3, r2
 8002216:	b21a      	sxth	r2, r3
 8002218:	687b      	ldr	r3, [r7, #4]
 800221a:	805a      	strh	r2, [r3, #2]

    iic_read(ACC_Z_L, &data_L, 1);
 800221c:	f107 030f 	add.w	r3, r7, #15
 8002220:	2201      	movs	r2, #1
 8002222:	4619      	mov	r1, r3
 8002224:	200c      	movs	r0, #12
 8002226:	f7ff ff4b 	bl	80020c0 <iic_read>
    iic_read(ACC_Z_H, &data_H, 1);
 800222a:	f107 030e 	add.w	r3, r7, #14
 800222e:	2201      	movs	r2, #1
 8002230:	4619      	mov	r1, r3
 8002232:	200d      	movs	r0, #13
 8002234:	f7ff ff44 	bl	80020c0 <iic_read>
    my_95Q->Acc_z = (int16_t)((data_H << 8) | data_L);
 8002238:	7bbb      	ldrb	r3, [r7, #14]
 800223a:	021b      	lsls	r3, r3, #8
 800223c:	b21a      	sxth	r2, r3
 800223e:	7bfb      	ldrb	r3, [r7, #15]
 8002240:	b21b      	sxth	r3, r3
 8002242:	4313      	orrs	r3, r2
 8002244:	b21a      	sxth	r2, r3
 8002246:	687b      	ldr	r3, [r7, #4]
 8002248:	809a      	strh	r2, [r3, #4]

    iic_read(GYRO_X_L, &data_L, 1);
 800224a:	f107 030f 	add.w	r3, r7, #15
 800224e:	2201      	movs	r2, #1
 8002250:	4619      	mov	r1, r3
 8002252:	200e      	movs	r0, #14
 8002254:	f7ff ff34 	bl	80020c0 <iic_read>
    iic_read(GYRO_X_H, &data_H, 1);
 8002258:	f107 030e 	add.w	r3, r7, #14
 800225c:	2201      	movs	r2, #1
 800225e:	4619      	mov	r1, r3
 8002260:	200f      	movs	r0, #15
 8002262:	f7ff ff2d 	bl	80020c0 <iic_read>
    my_95Q->Gyro_x = (int16_t)((data_H << 8) | data_L);
 8002266:	7bbb      	ldrb	r3, [r7, #14]
 8002268:	021b      	lsls	r3, r3, #8
 800226a:	b21a      	sxth	r2, r3
 800226c:	7bfb      	ldrb	r3, [r7, #15]
 800226e:	b21b      	sxth	r3, r3
 8002270:	4313      	orrs	r3, r2
 8002272:	b21a      	sxth	r2, r3
 8002274:	687b      	ldr	r3, [r7, #4]
 8002276:	80da      	strh	r2, [r3, #6]

    iic_read(GYRO_Y_L, &data_L, 1);
 8002278:	f107 030f 	add.w	r3, r7, #15
 800227c:	2201      	movs	r2, #1
 800227e:	4619      	mov	r1, r3
 8002280:	2010      	movs	r0, #16
 8002282:	f7ff ff1d 	bl	80020c0 <iic_read>
    iic_read(GYRO_Y_H, &data_H, 1);
 8002286:	f107 030e 	add.w	r3, r7, #14
 800228a:	2201      	movs	r2, #1
 800228c:	4619      	mov	r1, r3
 800228e:	2011      	movs	r0, #17
 8002290:	f7ff ff16 	bl	80020c0 <iic_read>
    my_95Q->Gyro_y = (int16_t)((data_H << 8) | data_L);
 8002294:	7bbb      	ldrb	r3, [r7, #14]
 8002296:	021b      	lsls	r3, r3, #8
 8002298:	b21a      	sxth	r2, r3
 800229a:	7bfb      	ldrb	r3, [r7, #15]
 800229c:	b21b      	sxth	r3, r3
 800229e:	4313      	orrs	r3, r2
 80022a0:	b21a      	sxth	r2, r3
 80022a2:	687b      	ldr	r3, [r7, #4]
 80022a4:	811a      	strh	r2, [r3, #8]

    iic_read(GYRO_Z_L, &data_L, 1);
 80022a6:	f107 030f 	add.w	r3, r7, #15
 80022aa:	2201      	movs	r2, #1
 80022ac:	4619      	mov	r1, r3
 80022ae:	2012      	movs	r0, #18
 80022b0:	f7ff ff06 	bl	80020c0 <iic_read>
    iic_read(GYRO_Z_H, &data_H, 1);
 80022b4:	f107 030e 	add.w	r3, r7, #14
 80022b8:	2201      	movs	r2, #1
 80022ba:	4619      	mov	r1, r3
 80022bc:	2013      	movs	r0, #19
 80022be:	f7ff feff 	bl	80020c0 <iic_read>
    my_95Q->Gyro_z = (int16_t)((data_H << 8) | data_L);
 80022c2:	7bbb      	ldrb	r3, [r7, #14]
 80022c4:	021b      	lsls	r3, r3, #8
 80022c6:	b21a      	sxth	r2, r3
 80022c8:	7bfb      	ldrb	r3, [r7, #15]
 80022ca:	b21b      	sxth	r3, r3
 80022cc:	4313      	orrs	r3, r2
 80022ce:	b21a      	sxth	r2, r3
 80022d0:	687b      	ldr	r3, [r7, #4]
 80022d2:	815a      	strh	r2, [r3, #10]

    iic_read(Q0_L, &data_L, 1);
 80022d4:	f107 030f 	add.w	r3, r7, #15
 80022d8:	2201      	movs	r2, #1
 80022da:	4619      	mov	r1, r3
 80022dc:	2023      	movs	r0, #35	; 0x23
 80022de:	f7ff feef 	bl	80020c0 <iic_read>
    iic_read(Q0_H, &data_H, 1);
 80022e2:	f107 030e 	add.w	r3, r7, #14
 80022e6:	2201      	movs	r2, #1
 80022e8:	4619      	mov	r1, r3
 80022ea:	2024      	movs	r0, #36	; 0x24
 80022ec:	f7ff fee8 	bl	80020c0 <iic_read>
    my_95Q->Q0 = (int16_t)((data_H << 8) | data_L) / 1000;
 80022f0:	7bbb      	ldrb	r3, [r7, #14]
 80022f2:	021b      	lsls	r3, r3, #8
 80022f4:	b21a      	sxth	r2, r3
 80022f6:	7bfb      	ldrb	r3, [r7, #15]
 80022f8:	b21b      	sxth	r3, r3
 80022fa:	4313      	orrs	r3, r2
 80022fc:	b21b      	sxth	r3, r3
 80022fe:	4a33      	ldr	r2, [pc, #204]	; (80023cc <gy95_All+0x214>)
 8002300:	fb82 1203 	smull	r1, r2, r2, r3
 8002304:	1192      	asrs	r2, r2, #6
 8002306:	17db      	asrs	r3, r3, #31
 8002308:	1ad3      	subs	r3, r2, r3
 800230a:	b21a      	sxth	r2, r3
 800230c:	687b      	ldr	r3, [r7, #4]
 800230e:	819a      	strh	r2, [r3, #12]

    iic_read(Q1_L, &data_L, 1);
 8002310:	f107 030f 	add.w	r3, r7, #15
 8002314:	2201      	movs	r2, #1
 8002316:	4619      	mov	r1, r3
 8002318:	2025      	movs	r0, #37	; 0x25
 800231a:	f7ff fed1 	bl	80020c0 <iic_read>
	iic_read(Q1_H, &data_H, 1);
 800231e:	f107 030e 	add.w	r3, r7, #14
 8002322:	2201      	movs	r2, #1
 8002324:	4619      	mov	r1, r3
 8002326:	2026      	movs	r0, #38	; 0x26
 8002328:	f7ff feca 	bl	80020c0 <iic_read>
	my_95Q->Q1 = (int16_t)((data_H << 8) | data_L) / 1000;
 800232c:	7bbb      	ldrb	r3, [r7, #14]
 800232e:	021b      	lsls	r3, r3, #8
 8002330:	b21a      	sxth	r2, r3
 8002332:	7bfb      	ldrb	r3, [r7, #15]
 8002334:	b21b      	sxth	r3, r3
 8002336:	4313      	orrs	r3, r2
 8002338:	b21b      	sxth	r3, r3
 800233a:	4a24      	ldr	r2, [pc, #144]	; (80023cc <gy95_All+0x214>)
 800233c:	fb82 1203 	smull	r1, r2, r2, r3
 8002340:	1192      	asrs	r2, r2, #6
 8002342:	17db      	asrs	r3, r3, #31
 8002344:	1ad3      	subs	r3, r2, r3
 8002346:	b21a      	sxth	r2, r3
 8002348:	687b      	ldr	r3, [r7, #4]
 800234a:	81da      	strh	r2, [r3, #14]

	iic_read(Q2_L, &data_L, 1);
 800234c:	f107 030f 	add.w	r3, r7, #15
 8002350:	2201      	movs	r2, #1
 8002352:	4619      	mov	r1, r3
 8002354:	2027      	movs	r0, #39	; 0x27
 8002356:	f7ff feb3 	bl	80020c0 <iic_read>
	iic_read(Q2_H, &data_H, 1);
 800235a:	f107 030e 	add.w	r3, r7, #14
 800235e:	2201      	movs	r2, #1
 8002360:	4619      	mov	r1, r3
 8002362:	2028      	movs	r0, #40	; 0x28
 8002364:	f7ff feac 	bl	80020c0 <iic_read>
	my_95Q->Q2 = (int16_t)((data_H << 8) | data_L) / 1000;
 8002368:	7bbb      	ldrb	r3, [r7, #14]
 800236a:	021b      	lsls	r3, r3, #8
 800236c:	b21a      	sxth	r2, r3
 800236e:	7bfb      	ldrb	r3, [r7, #15]
 8002370:	b21b      	sxth	r3, r3
 8002372:	4313      	orrs	r3, r2
 8002374:	b21b      	sxth	r3, r3
 8002376:	4a15      	ldr	r2, [pc, #84]	; (80023cc <gy95_All+0x214>)
 8002378:	fb82 1203 	smull	r1, r2, r2, r3
 800237c:	1192      	asrs	r2, r2, #6
 800237e:	17db      	asrs	r3, r3, #31
 8002380:	1ad3      	subs	r3, r2, r3
 8002382:	b21a      	sxth	r2, r3
 8002384:	687b      	ldr	r3, [r7, #4]
 8002386:	821a      	strh	r2, [r3, #16]

	iic_read(Q3_L, &data_L, 1);
 8002388:	f107 030f 	add.w	r3, r7, #15
 800238c:	2201      	movs	r2, #1
 800238e:	4619      	mov	r1, r3
 8002390:	2029      	movs	r0, #41	; 0x29
 8002392:	f7ff fe95 	bl	80020c0 <iic_read>
	iic_read(Q3_H, &data_H, 1);
 8002396:	f107 030e 	add.w	r3, r7, #14
 800239a:	2201      	movs	r2, #1
 800239c:	4619      	mov	r1, r3
 800239e:	202a      	movs	r0, #42	; 0x2a
 80023a0:	f7ff fe8e 	bl	80020c0 <iic_read>
	my_95Q->Q3 = (int16_t)((data_H << 8) | data_L) / 1000;
 80023a4:	7bbb      	ldrb	r3, [r7, #14]
 80023a6:	021b      	lsls	r3, r3, #8
 80023a8:	b21a      	sxth	r2, r3
 80023aa:	7bfb      	ldrb	r3, [r7, #15]
 80023ac:	b21b      	sxth	r3, r3
 80023ae:	4313      	orrs	r3, r2
 80023b0:	b21b      	sxth	r3, r3
 80023b2:	4a06      	ldr	r2, [pc, #24]	; (80023cc <gy95_All+0x214>)
 80023b4:	fb82 1203 	smull	r1, r2, r2, r3
 80023b8:	1192      	asrs	r2, r2, #6
 80023ba:	17db      	asrs	r3, r3, #31
 80023bc:	1ad3      	subs	r3, r2, r3
 80023be:	b21a      	sxth	r2, r3
 80023c0:	687b      	ldr	r3, [r7, #4]
 80023c2:	825a      	strh	r2, [r3, #18]
}
 80023c4:	bf00      	nop
 80023c6:	3710      	adds	r7, #16
 80023c8:	46bd      	mov	sp, r7
 80023ca:	bd80      	pop	{r7, pc}
 80023cc:	10624dd3 	.word	0x10624dd3

080023d0 <MX_I2C1_Init>:

I2C_HandleTypeDef hi2c1;

/* I2C1 init function */
void MX_I2C1_Init(void)
{
 80023d0:	b580      	push	{r7, lr}
 80023d2:	af00      	add	r7, sp, #0
  /* USER CODE END I2C1_Init 0 */

  /* USER CODE BEGIN I2C1_Init 1 */

  /* USER CODE END I2C1_Init 1 */
  hi2c1.Instance = I2C1;
 80023d4:	4b12      	ldr	r3, [pc, #72]	; (8002420 <MX_I2C1_Init+0x50>)
 80023d6:	4a13      	ldr	r2, [pc, #76]	; (8002424 <MX_I2C1_Init+0x54>)
 80023d8:	601a      	str	r2, [r3, #0]
  hi2c1.Init.ClockSpeed = 400000;
 80023da:	4b11      	ldr	r3, [pc, #68]	; (8002420 <MX_I2C1_Init+0x50>)
 80023dc:	4a12      	ldr	r2, [pc, #72]	; (8002428 <MX_I2C1_Init+0x58>)
 80023de:	605a      	str	r2, [r3, #4]
  hi2c1.Init.DutyCycle = I2C_DUTYCYCLE_2;
 80023e0:	4b0f      	ldr	r3, [pc, #60]	; (8002420 <MX_I2C1_Init+0x50>)
 80023e2:	2200      	movs	r2, #0
 80023e4:	609a      	str	r2, [r3, #8]
  hi2c1.Init.OwnAddress1 = 0;
 80023e6:	4b0e      	ldr	r3, [pc, #56]	; (8002420 <MX_I2C1_Init+0x50>)
 80023e8:	2200      	movs	r2, #0
 80023ea:	60da      	str	r2, [r3, #12]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 80023ec:	4b0c      	ldr	r3, [pc, #48]	; (8002420 <MX_I2C1_Init+0x50>)
 80023ee:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 80023f2:	611a      	str	r2, [r3, #16]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 80023f4:	4b0a      	ldr	r3, [pc, #40]	; (8002420 <MX_I2C1_Init+0x50>)
 80023f6:	2200      	movs	r2, #0
 80023f8:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2 = 0;
 80023fa:	4b09      	ldr	r3, [pc, #36]	; (8002420 <MX_I2C1_Init+0x50>)
 80023fc:	2200      	movs	r2, #0
 80023fe:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 8002400:	4b07      	ldr	r3, [pc, #28]	; (8002420 <MX_I2C1_Init+0x50>)
 8002402:	2200      	movs	r2, #0
 8002404:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 8002406:	4b06      	ldr	r3, [pc, #24]	; (8002420 <MX_I2C1_Init+0x50>)
 8002408:	2200      	movs	r2, #0
 800240a:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 800240c:	4804      	ldr	r0, [pc, #16]	; (8002420 <MX_I2C1_Init+0x50>)
 800240e:	f001 fdfb 	bl	8004008 <HAL_I2C_Init>
 8002412:	4603      	mov	r3, r0
 8002414:	2b00      	cmp	r3, #0
 8002416:	d001      	beq.n	800241c <MX_I2C1_Init+0x4c>
  {
    Error_Handler();
 8002418:	f000 f8b0 	bl	800257c <Error_Handler>
  }
  /* USER CODE BEGIN I2C1_Init 2 */

  /* USER CODE END I2C1_Init 2 */

}
 800241c:	bf00      	nop
 800241e:	bd80      	pop	{r7, pc}
 8002420:	2000039c 	.word	0x2000039c
 8002424:	40005400 	.word	0x40005400
 8002428:	00061a80 	.word	0x00061a80

0800242c <HAL_I2C_MspInit>:

void HAL_I2C_MspInit(I2C_HandleTypeDef* i2cHandle)
{
 800242c:	b580      	push	{r7, lr}
 800242e:	b088      	sub	sp, #32
 8002430:	af00      	add	r7, sp, #0
 8002432:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002434:	f107 0310 	add.w	r3, r7, #16
 8002438:	2200      	movs	r2, #0
 800243a:	601a      	str	r2, [r3, #0]
 800243c:	605a      	str	r2, [r3, #4]
 800243e:	609a      	str	r2, [r3, #8]
 8002440:	60da      	str	r2, [r3, #12]
  if(i2cHandle->Instance==I2C1)
 8002442:	687b      	ldr	r3, [r7, #4]
 8002444:	681b      	ldr	r3, [r3, #0]
 8002446:	4a19      	ldr	r2, [pc, #100]	; (80024ac <HAL_I2C_MspInit+0x80>)
 8002448:	4293      	cmp	r3, r2
 800244a:	d12b      	bne.n	80024a4 <HAL_I2C_MspInit+0x78>
  {
  /* USER CODE BEGIN I2C1_MspInit 0 */

  /* USER CODE END I2C1_MspInit 0 */

    __HAL_RCC_GPIOB_CLK_ENABLE();
 800244c:	4b18      	ldr	r3, [pc, #96]	; (80024b0 <HAL_I2C_MspInit+0x84>)
 800244e:	699b      	ldr	r3, [r3, #24]
 8002450:	4a17      	ldr	r2, [pc, #92]	; (80024b0 <HAL_I2C_MspInit+0x84>)
 8002452:	f043 0308 	orr.w	r3, r3, #8
 8002456:	6193      	str	r3, [r2, #24]
 8002458:	4b15      	ldr	r3, [pc, #84]	; (80024b0 <HAL_I2C_MspInit+0x84>)
 800245a:	699b      	ldr	r3, [r3, #24]
 800245c:	f003 0308 	and.w	r3, r3, #8
 8002460:	60fb      	str	r3, [r7, #12]
 8002462:	68fb      	ldr	r3, [r7, #12]
    /**I2C1 GPIO Configuration
    PB6     ------> I2C1_SCL
    PB7     ------> I2C1_SDA
    */
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 8002464:	23c0      	movs	r3, #192	; 0xc0
 8002466:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8002468:	2312      	movs	r3, #18
 800246a:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 800246c:	2303      	movs	r3, #3
 800246e:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8002470:	f107 0310 	add.w	r3, r7, #16
 8002474:	4619      	mov	r1, r3
 8002476:	480f      	ldr	r0, [pc, #60]	; (80024b4 <HAL_I2C_MspInit+0x88>)
 8002478:	f001 fc02 	bl	8003c80 <HAL_GPIO_Init>

    /* I2C1 clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 800247c:	4b0c      	ldr	r3, [pc, #48]	; (80024b0 <HAL_I2C_MspInit+0x84>)
 800247e:	69db      	ldr	r3, [r3, #28]
 8002480:	4a0b      	ldr	r2, [pc, #44]	; (80024b0 <HAL_I2C_MspInit+0x84>)
 8002482:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 8002486:	61d3      	str	r3, [r2, #28]
 8002488:	4b09      	ldr	r3, [pc, #36]	; (80024b0 <HAL_I2C_MspInit+0x84>)
 800248a:	69db      	ldr	r3, [r3, #28]
 800248c:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8002490:	60bb      	str	r3, [r7, #8]
 8002492:	68bb      	ldr	r3, [r7, #8]

    /* I2C1 interrupt Init */
    HAL_NVIC_SetPriority(I2C1_EV_IRQn, 5, 0);
 8002494:	2200      	movs	r2, #0
 8002496:	2105      	movs	r1, #5
 8002498:	201f      	movs	r0, #31
 800249a:	f000 ff2a 	bl	80032f2 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(I2C1_EV_IRQn);
 800249e:	201f      	movs	r0, #31
 80024a0:	f000 ff43 	bl	800332a <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN I2C1_MspInit 1 */

  /* USER CODE END I2C1_MspInit 1 */
  }
}
 80024a4:	bf00      	nop
 80024a6:	3720      	adds	r7, #32
 80024a8:	46bd      	mov	sp, r7
 80024aa:	bd80      	pop	{r7, pc}
 80024ac:	40005400 	.word	0x40005400
 80024b0:	40021000 	.word	0x40021000
 80024b4:	40010c00 	.word	0x40010c00

080024b8 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 80024b8:	b580      	push	{r7, lr}
 80024ba:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 80024bc:	f000 fdbc 	bl	8003038 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 80024c0:	f000 f817 	bl	80024f2 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 80024c4:	f7ff fda4 	bl	8002010 <MX_GPIO_Init>
  MX_DMA_Init();
 80024c8:	f7ff f9be 	bl	8001848 <MX_DMA_Init>
  MX_USART1_UART_Init();
 80024cc:	f000 fb36 	bl	8002b3c <MX_USART1_UART_Init>
  MX_USART2_UART_Init();
 80024d0:	f000 fb5e 	bl	8002b90 <MX_USART2_UART_Init>
  MX_USART3_UART_Init();
 80024d4:	f000 fb86 	bl	8002be4 <MX_USART3_UART_Init>
  MX_I2C1_Init();
 80024d8:	f7ff ff7a 	bl	80023d0 <MX_I2C1_Init>
  MX_TIM2_Init();
 80024dc:	f000 f96c 	bl	80027b8 <MX_TIM2_Init>
  MX_TIM3_Init();
 80024e0:	f000 f9da 	bl	8002898 <MX_TIM3_Init>
  MX_TIM4_Init();
 80024e4:	f000 fa48 	bl	8002978 <MX_TIM4_Init>
  /* USER CODE BEGIN 2 */

  /* USER CODE END 2 */

  /* Call init function for freertos objects (in freertos.c) */
  MX_FREERTOS_Init();
 80024e8:	f7ff fadc 	bl	8001aa4 <MX_FREERTOS_Init>

  /* Start scheduler */
  vTaskStartScheduler();
 80024ec:	f006 ffba 	bl	8009464 <vTaskStartScheduler>

  /* We should never get here as control is now taken by the scheduler */
  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
 80024f0:	e7fe      	b.n	80024f0 <main+0x38>

080024f2 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 80024f2:	b580      	push	{r7, lr}
 80024f4:	b090      	sub	sp, #64	; 0x40
 80024f6:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 80024f8:	f107 0318 	add.w	r3, r7, #24
 80024fc:	2228      	movs	r2, #40	; 0x28
 80024fe:	2100      	movs	r1, #0
 8002500:	4618      	mov	r0, r3
 8002502:	f007 fedd 	bl	800a2c0 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8002506:	1d3b      	adds	r3, r7, #4
 8002508:	2200      	movs	r2, #0
 800250a:	601a      	str	r2, [r3, #0]
 800250c:	605a      	str	r2, [r3, #4]
 800250e:	609a      	str	r2, [r3, #8]
 8002510:	60da      	str	r2, [r3, #12]
 8002512:	611a      	str	r2, [r3, #16]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 8002514:	2301      	movs	r3, #1
 8002516:	61bb      	str	r3, [r7, #24]
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 8002518:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 800251c:	61fb      	str	r3, [r7, #28]
  RCC_OscInitStruct.HSEPredivValue = RCC_HSE_PREDIV_DIV1;
 800251e:	2300      	movs	r3, #0
 8002520:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8002522:	2301      	movs	r3, #1
 8002524:	62bb      	str	r3, [r7, #40]	; 0x28
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8002526:	2302      	movs	r3, #2
 8002528:	637b      	str	r3, [r7, #52]	; 0x34
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 800252a:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 800252e:	63bb      	str	r3, [r7, #56]	; 0x38
  RCC_OscInitStruct.PLL.PLLMUL = RCC_PLL_MUL9;
 8002530:	f44f 13e0 	mov.w	r3, #1835008	; 0x1c0000
 8002534:	63fb      	str	r3, [r7, #60]	; 0x3c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8002536:	f107 0318 	add.w	r3, r7, #24
 800253a:	4618      	mov	r0, r3
 800253c:	f004 f964 	bl	8006808 <HAL_RCC_OscConfig>
 8002540:	4603      	mov	r3, r0
 8002542:	2b00      	cmp	r3, #0
 8002544:	d001      	beq.n	800254a <SystemClock_Config+0x58>
  {
    Error_Handler();
 8002546:	f000 f819 	bl	800257c <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 800254a:	230f      	movs	r3, #15
 800254c:	607b      	str	r3, [r7, #4]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 800254e:	2302      	movs	r3, #2
 8002550:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8002552:	2300      	movs	r3, #0
 8002554:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 8002556:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800255a:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 800255c:	2300      	movs	r3, #0
 800255e:	617b      	str	r3, [r7, #20]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 8002560:	1d3b      	adds	r3, r7, #4
 8002562:	2102      	movs	r1, #2
 8002564:	4618      	mov	r0, r3
 8002566:	f004 fbd1 	bl	8006d0c <HAL_RCC_ClockConfig>
 800256a:	4603      	mov	r3, r0
 800256c:	2b00      	cmp	r3, #0
 800256e:	d001      	beq.n	8002574 <SystemClock_Config+0x82>
  {
    Error_Handler();
 8002570:	f000 f804 	bl	800257c <Error_Handler>
  }
}
 8002574:	bf00      	nop
 8002576:	3740      	adds	r7, #64	; 0x40
 8002578:	46bd      	mov	sp, r7
 800257a:	bd80      	pop	{r7, pc}

0800257c <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 800257c:	b480      	push	{r7}
 800257e:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8002580:	b672      	cpsid	i
}
 8002582:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8002584:	e7fe      	b.n	8002584 <Error_Handler+0x8>
	...

08002588 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8002588:	b580      	push	{r7, lr}
 800258a:	b084      	sub	sp, #16
 800258c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_AFIO_CLK_ENABLE();
 800258e:	4b18      	ldr	r3, [pc, #96]	; (80025f0 <HAL_MspInit+0x68>)
 8002590:	699b      	ldr	r3, [r3, #24]
 8002592:	4a17      	ldr	r2, [pc, #92]	; (80025f0 <HAL_MspInit+0x68>)
 8002594:	f043 0301 	orr.w	r3, r3, #1
 8002598:	6193      	str	r3, [r2, #24]
 800259a:	4b15      	ldr	r3, [pc, #84]	; (80025f0 <HAL_MspInit+0x68>)
 800259c:	699b      	ldr	r3, [r3, #24]
 800259e:	f003 0301 	and.w	r3, r3, #1
 80025a2:	60bb      	str	r3, [r7, #8]
 80025a4:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_PWR_CLK_ENABLE();
 80025a6:	4b12      	ldr	r3, [pc, #72]	; (80025f0 <HAL_MspInit+0x68>)
 80025a8:	69db      	ldr	r3, [r3, #28]
 80025aa:	4a11      	ldr	r2, [pc, #68]	; (80025f0 <HAL_MspInit+0x68>)
 80025ac:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80025b0:	61d3      	str	r3, [r2, #28]
 80025b2:	4b0f      	ldr	r3, [pc, #60]	; (80025f0 <HAL_MspInit+0x68>)
 80025b4:	69db      	ldr	r3, [r3, #28]
 80025b6:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80025ba:	607b      	str	r3, [r7, #4]
 80025bc:	687b      	ldr	r3, [r7, #4]

  /* System interrupt init*/
  /* PendSV_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(PendSV_IRQn, 15, 0);
 80025be:	2200      	movs	r2, #0
 80025c0:	210f      	movs	r1, #15
 80025c2:	f06f 0001 	mvn.w	r0, #1
 80025c6:	f000 fe94 	bl	80032f2 <HAL_NVIC_SetPriority>

  /** NOJTAG: JTAG-DP Disabled and SW-DP Enabled
  */
  __HAL_AFIO_REMAP_SWJ_NOJTAG();
 80025ca:	4b0a      	ldr	r3, [pc, #40]	; (80025f4 <HAL_MspInit+0x6c>)
 80025cc:	685b      	ldr	r3, [r3, #4]
 80025ce:	60fb      	str	r3, [r7, #12]
 80025d0:	68fb      	ldr	r3, [r7, #12]
 80025d2:	f023 63e0 	bic.w	r3, r3, #117440512	; 0x7000000
 80025d6:	60fb      	str	r3, [r7, #12]
 80025d8:	68fb      	ldr	r3, [r7, #12]
 80025da:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 80025de:	60fb      	str	r3, [r7, #12]
 80025e0:	4a04      	ldr	r2, [pc, #16]	; (80025f4 <HAL_MspInit+0x6c>)
 80025e2:	68fb      	ldr	r3, [r7, #12]
 80025e4:	6053      	str	r3, [r2, #4]

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 80025e6:	bf00      	nop
 80025e8:	3710      	adds	r7, #16
 80025ea:	46bd      	mov	sp, r7
 80025ec:	bd80      	pop	{r7, pc}
 80025ee:	bf00      	nop
 80025f0:	40021000 	.word	0x40021000
 80025f4:	40010000 	.word	0x40010000

080025f8 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 80025f8:	b480      	push	{r7}
 80025fa:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 80025fc:	e7fe      	b.n	80025fc <NMI_Handler+0x4>

080025fe <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 80025fe:	b480      	push	{r7}
 8002600:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8002602:	e7fe      	b.n	8002602 <HardFault_Handler+0x4>

08002604 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8002604:	b480      	push	{r7}
 8002606:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8002608:	e7fe      	b.n	8002608 <MemManage_Handler+0x4>

0800260a <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 800260a:	b480      	push	{r7}
 800260c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 800260e:	e7fe      	b.n	800260e <BusFault_Handler+0x4>

08002610 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8002610:	b480      	push	{r7}
 8002612:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8002614:	e7fe      	b.n	8002614 <UsageFault_Handler+0x4>

08002616 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8002616:	b480      	push	{r7}
 8002618:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 800261a:	bf00      	nop
 800261c:	46bd      	mov	sp, r7
 800261e:	bc80      	pop	{r7}
 8002620:	4770      	bx	lr

08002622 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8002622:	b580      	push	{r7, lr}
 8002624:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8002626:	f000 fd4d 	bl	80030c4 <HAL_IncTick>
#if (INCLUDE_xTaskGetSchedulerState == 1 )
  if (xTaskGetSchedulerState() != taskSCHEDULER_NOT_STARTED)
 800262a:	f007 fa0d 	bl	8009a48 <xTaskGetSchedulerState>
 800262e:	4603      	mov	r3, r0
 8002630:	2b01      	cmp	r3, #1
 8002632:	d001      	beq.n	8002638 <SysTick_Handler+0x16>
  {
#endif /* INCLUDE_xTaskGetSchedulerState */
  xPortSysTickHandler();
 8002634:	f007 fbf8 	bl	8009e28 <xPortSysTickHandler>
  }
#endif /* INCLUDE_xTaskGetSchedulerState */
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8002638:	bf00      	nop
 800263a:	bd80      	pop	{r7, pc}

0800263c <DMA1_Channel2_IRQHandler>:

/**
  * @brief This function handles DMA1 channel2 global interrupt.
  */
void DMA1_Channel2_IRQHandler(void)
{
 800263c:	b580      	push	{r7, lr}
 800263e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Channel2_IRQn 0 */

  /* USER CODE END DMA1_Channel2_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_usart3_tx);
 8002640:	4802      	ldr	r0, [pc, #8]	; (800264c <DMA1_Channel2_IRQHandler+0x10>)
 8002642:	f001 f8a7 	bl	8003794 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel2_IRQn 1 */

  /* USER CODE END DMA1_Channel2_IRQn 1 */
}
 8002646:	bf00      	nop
 8002648:	bd80      	pop	{r7, pc}
 800264a:	bf00      	nop
 800264c:	200006f8 	.word	0x200006f8

08002650 <DMA1_Channel3_IRQHandler>:

/**
  * @brief This function handles DMA1 channel3 global interrupt.
  */
void DMA1_Channel3_IRQHandler(void)
{
 8002650:	b580      	push	{r7, lr}
 8002652:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Channel3_IRQn 0 */

  /* USER CODE END DMA1_Channel3_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_usart3_rx);
 8002654:	4802      	ldr	r0, [pc, #8]	; (8002660 <DMA1_Channel3_IRQHandler+0x10>)
 8002656:	f001 f89d 	bl	8003794 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel3_IRQn 1 */

  /* USER CODE END DMA1_Channel3_IRQn 1 */
}
 800265a:	bf00      	nop
 800265c:	bd80      	pop	{r7, pc}
 800265e:	bf00      	nop
 8002660:	200006b4 	.word	0x200006b4

08002664 <DMA1_Channel4_IRQHandler>:

/**
  * @brief This function handles DMA1 channel4 global interrupt.
  */
void DMA1_Channel4_IRQHandler(void)
{
 8002664:	b580      	push	{r7, lr}
 8002666:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Channel4_IRQn 0 */

  /* USER CODE END DMA1_Channel4_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_usart1_tx);
 8002668:	4802      	ldr	r0, [pc, #8]	; (8002674 <DMA1_Channel4_IRQHandler+0x10>)
 800266a:	f001 f893 	bl	8003794 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel4_IRQn 1 */

  /* USER CODE END DMA1_Channel4_IRQn 1 */
}
 800266e:	bf00      	nop
 8002670:	bd80      	pop	{r7, pc}
 8002672:	bf00      	nop
 8002674:	200005e8 	.word	0x200005e8

08002678 <DMA1_Channel5_IRQHandler>:

/**
  * @brief This function handles DMA1 channel5 global interrupt.
  */
void DMA1_Channel5_IRQHandler(void)
{
 8002678:	b580      	push	{r7, lr}
 800267a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Channel5_IRQn 0 */

  /* USER CODE END DMA1_Channel5_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_usart1_rx);
 800267c:	4802      	ldr	r0, [pc, #8]	; (8002688 <DMA1_Channel5_IRQHandler+0x10>)
 800267e:	f001 f889 	bl	8003794 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel5_IRQn 1 */

  /* USER CODE END DMA1_Channel5_IRQn 1 */
}
 8002682:	bf00      	nop
 8002684:	bd80      	pop	{r7, pc}
 8002686:	bf00      	nop
 8002688:	200005a4 	.word	0x200005a4

0800268c <DMA1_Channel6_IRQHandler>:

/**
  * @brief This function handles DMA1 channel6 global interrupt.
  */
void DMA1_Channel6_IRQHandler(void)
{
 800268c:	b580      	push	{r7, lr}
 800268e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Channel6_IRQn 0 */

  /* USER CODE END DMA1_Channel6_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_usart2_rx);
 8002690:	4802      	ldr	r0, [pc, #8]	; (800269c <DMA1_Channel6_IRQHandler+0x10>)
 8002692:	f001 f87f 	bl	8003794 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel6_IRQn 1 */

  /* USER CODE END DMA1_Channel6_IRQn 1 */
}
 8002696:	bf00      	nop
 8002698:	bd80      	pop	{r7, pc}
 800269a:	bf00      	nop
 800269c:	2000062c 	.word	0x2000062c

080026a0 <DMA1_Channel7_IRQHandler>:

/**
  * @brief This function handles DMA1 channel7 global interrupt.
  */
void DMA1_Channel7_IRQHandler(void)
{
 80026a0:	b580      	push	{r7, lr}
 80026a2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Channel7_IRQn 0 */

  /* USER CODE END DMA1_Channel7_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_usart2_tx);
 80026a4:	4802      	ldr	r0, [pc, #8]	; (80026b0 <DMA1_Channel7_IRQHandler+0x10>)
 80026a6:	f001 f875 	bl	8003794 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel7_IRQn 1 */

  /* USER CODE END DMA1_Channel7_IRQn 1 */
}
 80026aa:	bf00      	nop
 80026ac:	bd80      	pop	{r7, pc}
 80026ae:	bf00      	nop
 80026b0:	20000670 	.word	0x20000670

080026b4 <TIM2_IRQHandler>:

/**
  * @brief This function handles TIM2 global interrupt.
  */
void TIM2_IRQHandler(void)
{
 80026b4:	b580      	push	{r7, lr}
 80026b6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM2_IRQn 0 */

  /* USER CODE END TIM2_IRQn 0 */
  HAL_TIM_IRQHandler(&htim2);
 80026b8:	4802      	ldr	r0, [pc, #8]	; (80026c4 <TIM2_IRQHandler+0x10>)
 80026ba:	f004 fed7 	bl	800746c <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM2_IRQn 1 */

  /* USER CODE END TIM2_IRQn 1 */
}
 80026be:	bf00      	nop
 80026c0:	bd80      	pop	{r7, pc}
 80026c2:	bf00      	nop
 80026c4:	200003f4 	.word	0x200003f4

080026c8 <TIM3_IRQHandler>:

/**
  * @brief This function handles TIM3 global interrupt.
  */
void TIM3_IRQHandler(void)
{
 80026c8:	b580      	push	{r7, lr}
 80026ca:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM3_IRQn 0 */

  /* USER CODE END TIM3_IRQn 0 */
  HAL_TIM_IRQHandler(&htim3);
 80026cc:	4802      	ldr	r0, [pc, #8]	; (80026d8 <TIM3_IRQHandler+0x10>)
 80026ce:	f004 fecd 	bl	800746c <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM3_IRQn 1 */

  /* USER CODE END TIM3_IRQn 1 */
}
 80026d2:	bf00      	nop
 80026d4:	bd80      	pop	{r7, pc}
 80026d6:	bf00      	nop
 80026d8:	2000043c 	.word	0x2000043c

080026dc <TIM4_IRQHandler>:

/**
  * @brief This function handles TIM4 global interrupt.
  */
void TIM4_IRQHandler(void)
{
 80026dc:	b580      	push	{r7, lr}
 80026de:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM4_IRQn 0 */

  /* USER CODE END TIM4_IRQn 0 */
  HAL_TIM_IRQHandler(&htim4);
 80026e0:	4802      	ldr	r0, [pc, #8]	; (80026ec <TIM4_IRQHandler+0x10>)
 80026e2:	f004 fec3 	bl	800746c <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM4_IRQn 1 */

  /* USER CODE END TIM4_IRQn 1 */
}
 80026e6:	bf00      	nop
 80026e8:	bd80      	pop	{r7, pc}
 80026ea:	bf00      	nop
 80026ec:	20000484 	.word	0x20000484

080026f0 <I2C1_EV_IRQHandler>:

/**
  * @brief This function handles I2C1 event interrupt.
  */
void I2C1_EV_IRQHandler(void)
{
 80026f0:	b580      	push	{r7, lr}
 80026f2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN I2C1_EV_IRQn 0 */

  /* USER CODE END I2C1_EV_IRQn 0 */
  HAL_I2C_EV_IRQHandler(&hi2c1);
 80026f4:	4802      	ldr	r0, [pc, #8]	; (8002700 <I2C1_EV_IRQHandler+0x10>)
 80026f6:	f002 f949 	bl	800498c <HAL_I2C_EV_IRQHandler>
  /* USER CODE BEGIN I2C1_EV_IRQn 1 */

  /* USER CODE END I2C1_EV_IRQn 1 */
}
 80026fa:	bf00      	nop
 80026fc:	bd80      	pop	{r7, pc}
 80026fe:	bf00      	nop
 8002700:	2000039c 	.word	0x2000039c

08002704 <USART1_IRQHandler>:

/**
  * @brief This function handles USART1 global interrupt.
  */
void USART1_IRQHandler(void)
{
 8002704:	b580      	push	{r7, lr}
 8002706:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART1_IRQn 0 */

  /* USER CODE END USART1_IRQn 0 */
  HAL_UART_IRQHandler(&huart1);
 8002708:	4802      	ldr	r0, [pc, #8]	; (8002714 <USART1_IRQHandler+0x10>)
 800270a:	f005 fd3b 	bl	8008184 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART1_IRQn 1 */

  /* USER CODE END USART1_IRQn 1 */
}
 800270e:	bf00      	nop
 8002710:	bd80      	pop	{r7, pc}
 8002712:	bf00      	nop
 8002714:	200004cc 	.word	0x200004cc

08002718 <USART2_IRQHandler>:

/**
  * @brief This function handles USART2 global interrupt.
  */
void USART2_IRQHandler(void)
{
 8002718:	b580      	push	{r7, lr}
 800271a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART2_IRQn 0 */

  /* USER CODE END USART2_IRQn 0 */
  HAL_UART_IRQHandler(&huart2);
 800271c:	4802      	ldr	r0, [pc, #8]	; (8002728 <USART2_IRQHandler+0x10>)
 800271e:	f005 fd31 	bl	8008184 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART2_IRQn 1 */

  /* USER CODE END USART2_IRQn 1 */
}
 8002722:	bf00      	nop
 8002724:	bd80      	pop	{r7, pc}
 8002726:	bf00      	nop
 8002728:	20000514 	.word	0x20000514

0800272c <USART3_IRQHandler>:

/**
  * @brief This function handles USART3 global interrupt.
  */
void USART3_IRQHandler(void)
{
 800272c:	b580      	push	{r7, lr}
 800272e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART3_IRQn 0 */

  /* USER CODE END USART3_IRQn 0 */
  HAL_UART_IRQHandler(&huart3);
 8002730:	4802      	ldr	r0, [pc, #8]	; (800273c <USART3_IRQHandler+0x10>)
 8002732:	f005 fd27 	bl	8008184 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART3_IRQn 1 */

  /* USER CODE END USART3_IRQn 1 */
}
 8002736:	bf00      	nop
 8002738:	bd80      	pop	{r7, pc}
 800273a:	bf00      	nop
 800273c:	2000055c 	.word	0x2000055c

08002740 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8002740:	b580      	push	{r7, lr}
 8002742:	b086      	sub	sp, #24
 8002744:	af00      	add	r7, sp, #0
 8002746:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8002748:	4a14      	ldr	r2, [pc, #80]	; (800279c <_sbrk+0x5c>)
 800274a:	4b15      	ldr	r3, [pc, #84]	; (80027a0 <_sbrk+0x60>)
 800274c:	1ad3      	subs	r3, r2, r3
 800274e:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8002750:	697b      	ldr	r3, [r7, #20]
 8002752:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8002754:	4b13      	ldr	r3, [pc, #76]	; (80027a4 <_sbrk+0x64>)
 8002756:	681b      	ldr	r3, [r3, #0]
 8002758:	2b00      	cmp	r3, #0
 800275a:	d102      	bne.n	8002762 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 800275c:	4b11      	ldr	r3, [pc, #68]	; (80027a4 <_sbrk+0x64>)
 800275e:	4a12      	ldr	r2, [pc, #72]	; (80027a8 <_sbrk+0x68>)
 8002760:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8002762:	4b10      	ldr	r3, [pc, #64]	; (80027a4 <_sbrk+0x64>)
 8002764:	681a      	ldr	r2, [r3, #0]
 8002766:	687b      	ldr	r3, [r7, #4]
 8002768:	4413      	add	r3, r2
 800276a:	693a      	ldr	r2, [r7, #16]
 800276c:	429a      	cmp	r2, r3
 800276e:	d207      	bcs.n	8002780 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8002770:	f007 fdae 	bl	800a2d0 <__errno>
 8002774:	4603      	mov	r3, r0
 8002776:	220c      	movs	r2, #12
 8002778:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 800277a:	f04f 33ff 	mov.w	r3, #4294967295
 800277e:	e009      	b.n	8002794 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8002780:	4b08      	ldr	r3, [pc, #32]	; (80027a4 <_sbrk+0x64>)
 8002782:	681b      	ldr	r3, [r3, #0]
 8002784:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8002786:	4b07      	ldr	r3, [pc, #28]	; (80027a4 <_sbrk+0x64>)
 8002788:	681a      	ldr	r2, [r3, #0]
 800278a:	687b      	ldr	r3, [r7, #4]
 800278c:	4413      	add	r3, r2
 800278e:	4a05      	ldr	r2, [pc, #20]	; (80027a4 <_sbrk+0x64>)
 8002790:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8002792:	68fb      	ldr	r3, [r7, #12]
}
 8002794:	4618      	mov	r0, r3
 8002796:	3718      	adds	r7, #24
 8002798:	46bd      	mov	sp, r7
 800279a:	bd80      	pop	{r7, pc}
 800279c:	2000c000 	.word	0x2000c000
 80027a0:	00000400 	.word	0x00000400
 80027a4:	200003f0 	.word	0x200003f0
 80027a8:	200015e0 	.word	0x200015e0

080027ac <SystemInit>:
  * @note   This function should be used only after reset.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 80027ac:	b480      	push	{r7}
 80027ae:	af00      	add	r7, sp, #0

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM. */
#endif /* USER_VECT_TAB_ADDRESS */
}
 80027b0:	bf00      	nop
 80027b2:	46bd      	mov	sp, r7
 80027b4:	bc80      	pop	{r7}
 80027b6:	4770      	bx	lr

080027b8 <MX_TIM2_Init>:
TIM_HandleTypeDef htim3;
TIM_HandleTypeDef htim4;

/* TIM2 init function */
void MX_TIM2_Init(void)
{
 80027b8:	b580      	push	{r7, lr}
 80027ba:	b08a      	sub	sp, #40	; 0x28
 80027bc:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 80027be:	f107 0318 	add.w	r3, r7, #24
 80027c2:	2200      	movs	r2, #0
 80027c4:	601a      	str	r2, [r3, #0]
 80027c6:	605a      	str	r2, [r3, #4]
 80027c8:	609a      	str	r2, [r3, #8]
 80027ca:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80027cc:	f107 0310 	add.w	r3, r7, #16
 80027d0:	2200      	movs	r2, #0
 80027d2:	601a      	str	r2, [r3, #0]
 80027d4:	605a      	str	r2, [r3, #4]
  TIM_IC_InitTypeDef sConfigIC = {0};
 80027d6:	463b      	mov	r3, r7
 80027d8:	2200      	movs	r2, #0
 80027da:	601a      	str	r2, [r3, #0]
 80027dc:	605a      	str	r2, [r3, #4]
 80027de:	609a      	str	r2, [r3, #8]
 80027e0:	60da      	str	r2, [r3, #12]

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 80027e2:	4b2c      	ldr	r3, [pc, #176]	; (8002894 <MX_TIM2_Init+0xdc>)
 80027e4:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 80027e8:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 72-1;
 80027ea:	4b2a      	ldr	r3, [pc, #168]	; (8002894 <MX_TIM2_Init+0xdc>)
 80027ec:	2247      	movs	r2, #71	; 0x47
 80027ee:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 80027f0:	4b28      	ldr	r3, [pc, #160]	; (8002894 <MX_TIM2_Init+0xdc>)
 80027f2:	2200      	movs	r2, #0
 80027f4:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 65535;
 80027f6:	4b27      	ldr	r3, [pc, #156]	; (8002894 <MX_TIM2_Init+0xdc>)
 80027f8:	f64f 72ff 	movw	r2, #65535	; 0xffff
 80027fc:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80027fe:	4b25      	ldr	r3, [pc, #148]	; (8002894 <MX_TIM2_Init+0xdc>)
 8002800:	2200      	movs	r2, #0
 8002802:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8002804:	4b23      	ldr	r3, [pc, #140]	; (8002894 <MX_TIM2_Init+0xdc>)
 8002806:	2200      	movs	r2, #0
 8002808:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 800280a:	4822      	ldr	r0, [pc, #136]	; (8002894 <MX_TIM2_Init+0xdc>)
 800280c:	f004 fc0c 	bl	8007028 <HAL_TIM_Base_Init>
 8002810:	4603      	mov	r3, r0
 8002812:	2b00      	cmp	r3, #0
 8002814:	d001      	beq.n	800281a <MX_TIM2_Init+0x62>
  {
    Error_Handler();
 8002816:	f7ff feb1 	bl	800257c <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 800281a:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 800281e:	61bb      	str	r3, [r7, #24]
  if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 8002820:	f107 0318 	add.w	r3, r7, #24
 8002824:	4619      	mov	r1, r3
 8002826:	481b      	ldr	r0, [pc, #108]	; (8002894 <MX_TIM2_Init+0xdc>)
 8002828:	f004 ffac 	bl	8007784 <HAL_TIM_ConfigClockSource>
 800282c:	4603      	mov	r3, r0
 800282e:	2b00      	cmp	r3, #0
 8002830:	d001      	beq.n	8002836 <MX_TIM2_Init+0x7e>
  {
    Error_Handler();
 8002832:	f7ff fea3 	bl	800257c <Error_Handler>
  }
  if (HAL_TIM_IC_Init(&htim2) != HAL_OK)
 8002836:	4817      	ldr	r0, [pc, #92]	; (8002894 <MX_TIM2_Init+0xdc>)
 8002838:	f004 fca6 	bl	8007188 <HAL_TIM_IC_Init>
 800283c:	4603      	mov	r3, r0
 800283e:	2b00      	cmp	r3, #0
 8002840:	d001      	beq.n	8002846 <MX_TIM2_Init+0x8e>
  {
    Error_Handler();
 8002842:	f7ff fe9b 	bl	800257c <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8002846:	2300      	movs	r3, #0
 8002848:	613b      	str	r3, [r7, #16]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 800284a:	2300      	movs	r3, #0
 800284c:	617b      	str	r3, [r7, #20]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 800284e:	f107 0310 	add.w	r3, r7, #16
 8002852:	4619      	mov	r1, r3
 8002854:	480f      	ldr	r0, [pc, #60]	; (8002894 <MX_TIM2_Init+0xdc>)
 8002856:	f005 fb17 	bl	8007e88 <HAL_TIMEx_MasterConfigSynchronization>
 800285a:	4603      	mov	r3, r0
 800285c:	2b00      	cmp	r3, #0
 800285e:	d001      	beq.n	8002864 <MX_TIM2_Init+0xac>
  {
    Error_Handler();
 8002860:	f7ff fe8c 	bl	800257c <Error_Handler>
  }
  sConfigIC.ICPolarity = TIM_INPUTCHANNELPOLARITY_RISING;
 8002864:	2300      	movs	r3, #0
 8002866:	603b      	str	r3, [r7, #0]
  sConfigIC.ICSelection = TIM_ICSELECTION_DIRECTTI;
 8002868:	2301      	movs	r3, #1
 800286a:	607b      	str	r3, [r7, #4]
  sConfigIC.ICPrescaler = TIM_ICPSC_DIV1;
 800286c:	2300      	movs	r3, #0
 800286e:	60bb      	str	r3, [r7, #8]
  sConfigIC.ICFilter = 0;
 8002870:	2300      	movs	r3, #0
 8002872:	60fb      	str	r3, [r7, #12]
  if (HAL_TIM_IC_ConfigChannel(&htim2, &sConfigIC, TIM_CHANNEL_1) != HAL_OK)
 8002874:	463b      	mov	r3, r7
 8002876:	2200      	movs	r2, #0
 8002878:	4619      	mov	r1, r3
 800287a:	4806      	ldr	r0, [pc, #24]	; (8002894 <MX_TIM2_Init+0xdc>)
 800287c:	f004 fee6 	bl	800764c <HAL_TIM_IC_ConfigChannel>
 8002880:	4603      	mov	r3, r0
 8002882:	2b00      	cmp	r3, #0
 8002884:	d001      	beq.n	800288a <MX_TIM2_Init+0xd2>
  {
    Error_Handler();
 8002886:	f7ff fe79 	bl	800257c <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */

  /* USER CODE END TIM2_Init 2 */

}
 800288a:	bf00      	nop
 800288c:	3728      	adds	r7, #40	; 0x28
 800288e:	46bd      	mov	sp, r7
 8002890:	bd80      	pop	{r7, pc}
 8002892:	bf00      	nop
 8002894:	200003f4 	.word	0x200003f4

08002898 <MX_TIM3_Init>:
/* TIM3 init function */
void MX_TIM3_Init(void)
{
 8002898:	b580      	push	{r7, lr}
 800289a:	b08a      	sub	sp, #40	; 0x28
 800289c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM3_Init 0 */

  /* USER CODE END TIM3_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 800289e:	f107 0318 	add.w	r3, r7, #24
 80028a2:	2200      	movs	r2, #0
 80028a4:	601a      	str	r2, [r3, #0]
 80028a6:	605a      	str	r2, [r3, #4]
 80028a8:	609a      	str	r2, [r3, #8]
 80028aa:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80028ac:	f107 0310 	add.w	r3, r7, #16
 80028b0:	2200      	movs	r2, #0
 80028b2:	601a      	str	r2, [r3, #0]
 80028b4:	605a      	str	r2, [r3, #4]
  TIM_IC_InitTypeDef sConfigIC = {0};
 80028b6:	463b      	mov	r3, r7
 80028b8:	2200      	movs	r2, #0
 80028ba:	601a      	str	r2, [r3, #0]
 80028bc:	605a      	str	r2, [r3, #4]
 80028be:	609a      	str	r2, [r3, #8]
 80028c0:	60da      	str	r2, [r3, #12]

  /* USER CODE BEGIN TIM3_Init 1 */

  /* USER CODE END TIM3_Init 1 */
  htim3.Instance = TIM3;
 80028c2:	4b2b      	ldr	r3, [pc, #172]	; (8002970 <MX_TIM3_Init+0xd8>)
 80028c4:	4a2b      	ldr	r2, [pc, #172]	; (8002974 <MX_TIM3_Init+0xdc>)
 80028c6:	601a      	str	r2, [r3, #0]
  htim3.Init.Prescaler = 72-1;
 80028c8:	4b29      	ldr	r3, [pc, #164]	; (8002970 <MX_TIM3_Init+0xd8>)
 80028ca:	2247      	movs	r2, #71	; 0x47
 80028cc:	605a      	str	r2, [r3, #4]
  htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 80028ce:	4b28      	ldr	r3, [pc, #160]	; (8002970 <MX_TIM3_Init+0xd8>)
 80028d0:	2200      	movs	r2, #0
 80028d2:	609a      	str	r2, [r3, #8]
  htim3.Init.Period = 65535;
 80028d4:	4b26      	ldr	r3, [pc, #152]	; (8002970 <MX_TIM3_Init+0xd8>)
 80028d6:	f64f 72ff 	movw	r2, #65535	; 0xffff
 80028da:	60da      	str	r2, [r3, #12]
  htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80028dc:	4b24      	ldr	r3, [pc, #144]	; (8002970 <MX_TIM3_Init+0xd8>)
 80028de:	2200      	movs	r2, #0
 80028e0:	611a      	str	r2, [r3, #16]
  htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80028e2:	4b23      	ldr	r3, [pc, #140]	; (8002970 <MX_TIM3_Init+0xd8>)
 80028e4:	2200      	movs	r2, #0
 80028e6:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim3) != HAL_OK)
 80028e8:	4821      	ldr	r0, [pc, #132]	; (8002970 <MX_TIM3_Init+0xd8>)
 80028ea:	f004 fb9d 	bl	8007028 <HAL_TIM_Base_Init>
 80028ee:	4603      	mov	r3, r0
 80028f0:	2b00      	cmp	r3, #0
 80028f2:	d001      	beq.n	80028f8 <MX_TIM3_Init+0x60>
  {
    Error_Handler();
 80028f4:	f7ff fe42 	bl	800257c <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 80028f8:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 80028fc:	61bb      	str	r3, [r7, #24]
  if (HAL_TIM_ConfigClockSource(&htim3, &sClockSourceConfig) != HAL_OK)
 80028fe:	f107 0318 	add.w	r3, r7, #24
 8002902:	4619      	mov	r1, r3
 8002904:	481a      	ldr	r0, [pc, #104]	; (8002970 <MX_TIM3_Init+0xd8>)
 8002906:	f004 ff3d 	bl	8007784 <HAL_TIM_ConfigClockSource>
 800290a:	4603      	mov	r3, r0
 800290c:	2b00      	cmp	r3, #0
 800290e:	d001      	beq.n	8002914 <MX_TIM3_Init+0x7c>
  {
    Error_Handler();
 8002910:	f7ff fe34 	bl	800257c <Error_Handler>
  }
  if (HAL_TIM_IC_Init(&htim3) != HAL_OK)
 8002914:	4816      	ldr	r0, [pc, #88]	; (8002970 <MX_TIM3_Init+0xd8>)
 8002916:	f004 fc37 	bl	8007188 <HAL_TIM_IC_Init>
 800291a:	4603      	mov	r3, r0
 800291c:	2b00      	cmp	r3, #0
 800291e:	d001      	beq.n	8002924 <MX_TIM3_Init+0x8c>
  {
    Error_Handler();
 8002920:	f7ff fe2c 	bl	800257c <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8002924:	2300      	movs	r3, #0
 8002926:	613b      	str	r3, [r7, #16]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8002928:	2300      	movs	r3, #0
 800292a:	617b      	str	r3, [r7, #20]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 800292c:	f107 0310 	add.w	r3, r7, #16
 8002930:	4619      	mov	r1, r3
 8002932:	480f      	ldr	r0, [pc, #60]	; (8002970 <MX_TIM3_Init+0xd8>)
 8002934:	f005 faa8 	bl	8007e88 <HAL_TIMEx_MasterConfigSynchronization>
 8002938:	4603      	mov	r3, r0
 800293a:	2b00      	cmp	r3, #0
 800293c:	d001      	beq.n	8002942 <MX_TIM3_Init+0xaa>
  {
    Error_Handler();
 800293e:	f7ff fe1d 	bl	800257c <Error_Handler>
  }
  sConfigIC.ICPolarity = TIM_INPUTCHANNELPOLARITY_RISING;
 8002942:	2300      	movs	r3, #0
 8002944:	603b      	str	r3, [r7, #0]
  sConfigIC.ICSelection = TIM_ICSELECTION_DIRECTTI;
 8002946:	2301      	movs	r3, #1
 8002948:	607b      	str	r3, [r7, #4]
  sConfigIC.ICPrescaler = TIM_ICPSC_DIV1;
 800294a:	2300      	movs	r3, #0
 800294c:	60bb      	str	r3, [r7, #8]
  sConfigIC.ICFilter = 0;
 800294e:	2300      	movs	r3, #0
 8002950:	60fb      	str	r3, [r7, #12]
  if (HAL_TIM_IC_ConfigChannel(&htim3, &sConfigIC, TIM_CHANNEL_1) != HAL_OK)
 8002952:	463b      	mov	r3, r7
 8002954:	2200      	movs	r2, #0
 8002956:	4619      	mov	r1, r3
 8002958:	4805      	ldr	r0, [pc, #20]	; (8002970 <MX_TIM3_Init+0xd8>)
 800295a:	f004 fe77 	bl	800764c <HAL_TIM_IC_ConfigChannel>
 800295e:	4603      	mov	r3, r0
 8002960:	2b00      	cmp	r3, #0
 8002962:	d001      	beq.n	8002968 <MX_TIM3_Init+0xd0>
  {
    Error_Handler();
 8002964:	f7ff fe0a 	bl	800257c <Error_Handler>
  }
  /* USER CODE BEGIN TIM3_Init 2 */

  /* USER CODE END TIM3_Init 2 */

}
 8002968:	bf00      	nop
 800296a:	3728      	adds	r7, #40	; 0x28
 800296c:	46bd      	mov	sp, r7
 800296e:	bd80      	pop	{r7, pc}
 8002970:	2000043c 	.word	0x2000043c
 8002974:	40000400 	.word	0x40000400

08002978 <MX_TIM4_Init>:
/* TIM4 init function */
void MX_TIM4_Init(void)
{
 8002978:	b580      	push	{r7, lr}
 800297a:	b086      	sub	sp, #24
 800297c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM4_Init 0 */

  /* USER CODE END TIM4_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 800297e:	f107 0308 	add.w	r3, r7, #8
 8002982:	2200      	movs	r2, #0
 8002984:	601a      	str	r2, [r3, #0]
 8002986:	605a      	str	r2, [r3, #4]
 8002988:	609a      	str	r2, [r3, #8]
 800298a:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 800298c:	463b      	mov	r3, r7
 800298e:	2200      	movs	r2, #0
 8002990:	601a      	str	r2, [r3, #0]
 8002992:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM4_Init 1 */

  /* USER CODE END TIM4_Init 1 */
  htim4.Instance = TIM4;
 8002994:	4b1d      	ldr	r3, [pc, #116]	; (8002a0c <MX_TIM4_Init+0x94>)
 8002996:	4a1e      	ldr	r2, [pc, #120]	; (8002a10 <MX_TIM4_Init+0x98>)
 8002998:	601a      	str	r2, [r3, #0]
  htim4.Init.Prescaler = 500-1;
 800299a:	4b1c      	ldr	r3, [pc, #112]	; (8002a0c <MX_TIM4_Init+0x94>)
 800299c:	f240 12f3 	movw	r2, #499	; 0x1f3
 80029a0:	605a      	str	r2, [r3, #4]
  htim4.Init.CounterMode = TIM_COUNTERMODE_UP;
 80029a2:	4b1a      	ldr	r3, [pc, #104]	; (8002a0c <MX_TIM4_Init+0x94>)
 80029a4:	2200      	movs	r2, #0
 80029a6:	609a      	str	r2, [r3, #8]
  htim4.Init.Period = 65535;
 80029a8:	4b18      	ldr	r3, [pc, #96]	; (8002a0c <MX_TIM4_Init+0x94>)
 80029aa:	f64f 72ff 	movw	r2, #65535	; 0xffff
 80029ae:	60da      	str	r2, [r3, #12]
  htim4.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80029b0:	4b16      	ldr	r3, [pc, #88]	; (8002a0c <MX_TIM4_Init+0x94>)
 80029b2:	2200      	movs	r2, #0
 80029b4:	611a      	str	r2, [r3, #16]
  htim4.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80029b6:	4b15      	ldr	r3, [pc, #84]	; (8002a0c <MX_TIM4_Init+0x94>)
 80029b8:	2200      	movs	r2, #0
 80029ba:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim4) != HAL_OK)
 80029bc:	4813      	ldr	r0, [pc, #76]	; (8002a0c <MX_TIM4_Init+0x94>)
 80029be:	f004 fb33 	bl	8007028 <HAL_TIM_Base_Init>
 80029c2:	4603      	mov	r3, r0
 80029c4:	2b00      	cmp	r3, #0
 80029c6:	d001      	beq.n	80029cc <MX_TIM4_Init+0x54>
  {
    Error_Handler();
 80029c8:	f7ff fdd8 	bl	800257c <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 80029cc:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 80029d0:	60bb      	str	r3, [r7, #8]
  if (HAL_TIM_ConfigClockSource(&htim4, &sClockSourceConfig) != HAL_OK)
 80029d2:	f107 0308 	add.w	r3, r7, #8
 80029d6:	4619      	mov	r1, r3
 80029d8:	480c      	ldr	r0, [pc, #48]	; (8002a0c <MX_TIM4_Init+0x94>)
 80029da:	f004 fed3 	bl	8007784 <HAL_TIM_ConfigClockSource>
 80029de:	4603      	mov	r3, r0
 80029e0:	2b00      	cmp	r3, #0
 80029e2:	d001      	beq.n	80029e8 <MX_TIM4_Init+0x70>
  {
    Error_Handler();
 80029e4:	f7ff fdca 	bl	800257c <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 80029e8:	2300      	movs	r3, #0
 80029ea:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80029ec:	2300      	movs	r3, #0
 80029ee:	607b      	str	r3, [r7, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim4, &sMasterConfig) != HAL_OK)
 80029f0:	463b      	mov	r3, r7
 80029f2:	4619      	mov	r1, r3
 80029f4:	4805      	ldr	r0, [pc, #20]	; (8002a0c <MX_TIM4_Init+0x94>)
 80029f6:	f005 fa47 	bl	8007e88 <HAL_TIMEx_MasterConfigSynchronization>
 80029fa:	4603      	mov	r3, r0
 80029fc:	2b00      	cmp	r3, #0
 80029fe:	d001      	beq.n	8002a04 <MX_TIM4_Init+0x8c>
  {
    Error_Handler();
 8002a00:	f7ff fdbc 	bl	800257c <Error_Handler>
  }
  /* USER CODE BEGIN TIM4_Init 2 */

  /* USER CODE END TIM4_Init 2 */

}
 8002a04:	bf00      	nop
 8002a06:	3718      	adds	r7, #24
 8002a08:	46bd      	mov	sp, r7
 8002a0a:	bd80      	pop	{r7, pc}
 8002a0c:	20000484 	.word	0x20000484
 8002a10:	40000800 	.word	0x40000800

08002a14 <HAL_TIM_Base_MspInit>:

void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* tim_baseHandle)
{
 8002a14:	b580      	push	{r7, lr}
 8002a16:	b08c      	sub	sp, #48	; 0x30
 8002a18:	af00      	add	r7, sp, #0
 8002a1a:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002a1c:	f107 0320 	add.w	r3, r7, #32
 8002a20:	2200      	movs	r2, #0
 8002a22:	601a      	str	r2, [r3, #0]
 8002a24:	605a      	str	r2, [r3, #4]
 8002a26:	609a      	str	r2, [r3, #8]
 8002a28:	60da      	str	r2, [r3, #12]
  if(tim_baseHandle->Instance==TIM2)
 8002a2a:	687b      	ldr	r3, [r7, #4]
 8002a2c:	681b      	ldr	r3, [r3, #0]
 8002a2e:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8002a32:	d12c      	bne.n	8002a8e <HAL_TIM_Base_MspInit+0x7a>
  {
  /* USER CODE BEGIN TIM2_MspInit 0 */

  /* USER CODE END TIM2_MspInit 0 */
    /* TIM2 clock enable */
    __HAL_RCC_TIM2_CLK_ENABLE();
 8002a34:	4b3d      	ldr	r3, [pc, #244]	; (8002b2c <HAL_TIM_Base_MspInit+0x118>)
 8002a36:	69db      	ldr	r3, [r3, #28]
 8002a38:	4a3c      	ldr	r2, [pc, #240]	; (8002b2c <HAL_TIM_Base_MspInit+0x118>)
 8002a3a:	f043 0301 	orr.w	r3, r3, #1
 8002a3e:	61d3      	str	r3, [r2, #28]
 8002a40:	4b3a      	ldr	r3, [pc, #232]	; (8002b2c <HAL_TIM_Base_MspInit+0x118>)
 8002a42:	69db      	ldr	r3, [r3, #28]
 8002a44:	f003 0301 	and.w	r3, r3, #1
 8002a48:	61fb      	str	r3, [r7, #28]
 8002a4a:	69fb      	ldr	r3, [r7, #28]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8002a4c:	4b37      	ldr	r3, [pc, #220]	; (8002b2c <HAL_TIM_Base_MspInit+0x118>)
 8002a4e:	699b      	ldr	r3, [r3, #24]
 8002a50:	4a36      	ldr	r2, [pc, #216]	; (8002b2c <HAL_TIM_Base_MspInit+0x118>)
 8002a52:	f043 0304 	orr.w	r3, r3, #4
 8002a56:	6193      	str	r3, [r2, #24]
 8002a58:	4b34      	ldr	r3, [pc, #208]	; (8002b2c <HAL_TIM_Base_MspInit+0x118>)
 8002a5a:	699b      	ldr	r3, [r3, #24]
 8002a5c:	f003 0304 	and.w	r3, r3, #4
 8002a60:	61bb      	str	r3, [r7, #24]
 8002a62:	69bb      	ldr	r3, [r7, #24]
    /**TIM2 GPIO Configuration
    PA0-WKUP     ------> TIM2_CH1
    */
    GPIO_InitStruct.Pin = GPIO_PIN_0;
 8002a64:	2301      	movs	r3, #1
 8002a66:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8002a68:	2300      	movs	r3, #0
 8002a6a:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002a6c:	2300      	movs	r3, #0
 8002a6e:	62bb      	str	r3, [r7, #40]	; 0x28
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002a70:	f107 0320 	add.w	r3, r7, #32
 8002a74:	4619      	mov	r1, r3
 8002a76:	482e      	ldr	r0, [pc, #184]	; (8002b30 <HAL_TIM_Base_MspInit+0x11c>)
 8002a78:	f001 f902 	bl	8003c80 <HAL_GPIO_Init>

    /* TIM2 interrupt Init */
    HAL_NVIC_SetPriority(TIM2_IRQn, 5, 0);
 8002a7c:	2200      	movs	r2, #0
 8002a7e:	2105      	movs	r1, #5
 8002a80:	201c      	movs	r0, #28
 8002a82:	f000 fc36 	bl	80032f2 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM2_IRQn);
 8002a86:	201c      	movs	r0, #28
 8002a88:	f000 fc4f 	bl	800332a <HAL_NVIC_EnableIRQ>
    HAL_NVIC_EnableIRQ(TIM4_IRQn);
  /* USER CODE BEGIN TIM4_MspInit 1 */

  /* USER CODE END TIM4_MspInit 1 */
  }
}
 8002a8c:	e04a      	b.n	8002b24 <HAL_TIM_Base_MspInit+0x110>
  else if(tim_baseHandle->Instance==TIM3)
 8002a8e:	687b      	ldr	r3, [r7, #4]
 8002a90:	681b      	ldr	r3, [r3, #0]
 8002a92:	4a28      	ldr	r2, [pc, #160]	; (8002b34 <HAL_TIM_Base_MspInit+0x120>)
 8002a94:	4293      	cmp	r3, r2
 8002a96:	d12c      	bne.n	8002af2 <HAL_TIM_Base_MspInit+0xde>
    __HAL_RCC_TIM3_CLK_ENABLE();
 8002a98:	4b24      	ldr	r3, [pc, #144]	; (8002b2c <HAL_TIM_Base_MspInit+0x118>)
 8002a9a:	69db      	ldr	r3, [r3, #28]
 8002a9c:	4a23      	ldr	r2, [pc, #140]	; (8002b2c <HAL_TIM_Base_MspInit+0x118>)
 8002a9e:	f043 0302 	orr.w	r3, r3, #2
 8002aa2:	61d3      	str	r3, [r2, #28]
 8002aa4:	4b21      	ldr	r3, [pc, #132]	; (8002b2c <HAL_TIM_Base_MspInit+0x118>)
 8002aa6:	69db      	ldr	r3, [r3, #28]
 8002aa8:	f003 0302 	and.w	r3, r3, #2
 8002aac:	617b      	str	r3, [r7, #20]
 8002aae:	697b      	ldr	r3, [r7, #20]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8002ab0:	4b1e      	ldr	r3, [pc, #120]	; (8002b2c <HAL_TIM_Base_MspInit+0x118>)
 8002ab2:	699b      	ldr	r3, [r3, #24]
 8002ab4:	4a1d      	ldr	r2, [pc, #116]	; (8002b2c <HAL_TIM_Base_MspInit+0x118>)
 8002ab6:	f043 0304 	orr.w	r3, r3, #4
 8002aba:	6193      	str	r3, [r2, #24]
 8002abc:	4b1b      	ldr	r3, [pc, #108]	; (8002b2c <HAL_TIM_Base_MspInit+0x118>)
 8002abe:	699b      	ldr	r3, [r3, #24]
 8002ac0:	f003 0304 	and.w	r3, r3, #4
 8002ac4:	613b      	str	r3, [r7, #16]
 8002ac6:	693b      	ldr	r3, [r7, #16]
    GPIO_InitStruct.Pin = GPIO_PIN_6;
 8002ac8:	2340      	movs	r3, #64	; 0x40
 8002aca:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8002acc:	2300      	movs	r3, #0
 8002ace:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002ad0:	2300      	movs	r3, #0
 8002ad2:	62bb      	str	r3, [r7, #40]	; 0x28
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002ad4:	f107 0320 	add.w	r3, r7, #32
 8002ad8:	4619      	mov	r1, r3
 8002ada:	4815      	ldr	r0, [pc, #84]	; (8002b30 <HAL_TIM_Base_MspInit+0x11c>)
 8002adc:	f001 f8d0 	bl	8003c80 <HAL_GPIO_Init>
    HAL_NVIC_SetPriority(TIM3_IRQn, 5, 0);
 8002ae0:	2200      	movs	r2, #0
 8002ae2:	2105      	movs	r1, #5
 8002ae4:	201d      	movs	r0, #29
 8002ae6:	f000 fc04 	bl	80032f2 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM3_IRQn);
 8002aea:	201d      	movs	r0, #29
 8002aec:	f000 fc1d 	bl	800332a <HAL_NVIC_EnableIRQ>
}
 8002af0:	e018      	b.n	8002b24 <HAL_TIM_Base_MspInit+0x110>
  else if(tim_baseHandle->Instance==TIM4)
 8002af2:	687b      	ldr	r3, [r7, #4]
 8002af4:	681b      	ldr	r3, [r3, #0]
 8002af6:	4a10      	ldr	r2, [pc, #64]	; (8002b38 <HAL_TIM_Base_MspInit+0x124>)
 8002af8:	4293      	cmp	r3, r2
 8002afa:	d113      	bne.n	8002b24 <HAL_TIM_Base_MspInit+0x110>
    __HAL_RCC_TIM4_CLK_ENABLE();
 8002afc:	4b0b      	ldr	r3, [pc, #44]	; (8002b2c <HAL_TIM_Base_MspInit+0x118>)
 8002afe:	69db      	ldr	r3, [r3, #28]
 8002b00:	4a0a      	ldr	r2, [pc, #40]	; (8002b2c <HAL_TIM_Base_MspInit+0x118>)
 8002b02:	f043 0304 	orr.w	r3, r3, #4
 8002b06:	61d3      	str	r3, [r2, #28]
 8002b08:	4b08      	ldr	r3, [pc, #32]	; (8002b2c <HAL_TIM_Base_MspInit+0x118>)
 8002b0a:	69db      	ldr	r3, [r3, #28]
 8002b0c:	f003 0304 	and.w	r3, r3, #4
 8002b10:	60fb      	str	r3, [r7, #12]
 8002b12:	68fb      	ldr	r3, [r7, #12]
    HAL_NVIC_SetPriority(TIM4_IRQn, 5, 0);
 8002b14:	2200      	movs	r2, #0
 8002b16:	2105      	movs	r1, #5
 8002b18:	201e      	movs	r0, #30
 8002b1a:	f000 fbea 	bl	80032f2 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM4_IRQn);
 8002b1e:	201e      	movs	r0, #30
 8002b20:	f000 fc03 	bl	800332a <HAL_NVIC_EnableIRQ>
}
 8002b24:	bf00      	nop
 8002b26:	3730      	adds	r7, #48	; 0x30
 8002b28:	46bd      	mov	sp, r7
 8002b2a:	bd80      	pop	{r7, pc}
 8002b2c:	40021000 	.word	0x40021000
 8002b30:	40010800 	.word	0x40010800
 8002b34:	40000400 	.word	0x40000400
 8002b38:	40000800 	.word	0x40000800

08002b3c <MX_USART1_UART_Init>:
DMA_HandleTypeDef hdma_usart3_tx;

/* USART1 init function */

void MX_USART1_UART_Init(void)
{
 8002b3c:	b580      	push	{r7, lr}
 8002b3e:	af00      	add	r7, sp, #0
  /* USER CODE END USART1_Init 0 */

  /* USER CODE BEGIN USART1_Init 1 */

  /* USER CODE END USART1_Init 1 */
  huart1.Instance = USART1;
 8002b40:	4b11      	ldr	r3, [pc, #68]	; (8002b88 <MX_USART1_UART_Init+0x4c>)
 8002b42:	4a12      	ldr	r2, [pc, #72]	; (8002b8c <MX_USART1_UART_Init+0x50>)
 8002b44:	601a      	str	r2, [r3, #0]
  huart1.Init.BaudRate = 115200;
 8002b46:	4b10      	ldr	r3, [pc, #64]	; (8002b88 <MX_USART1_UART_Init+0x4c>)
 8002b48:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 8002b4c:	605a      	str	r2, [r3, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 8002b4e:	4b0e      	ldr	r3, [pc, #56]	; (8002b88 <MX_USART1_UART_Init+0x4c>)
 8002b50:	2200      	movs	r2, #0
 8002b52:	609a      	str	r2, [r3, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 8002b54:	4b0c      	ldr	r3, [pc, #48]	; (8002b88 <MX_USART1_UART_Init+0x4c>)
 8002b56:	2200      	movs	r2, #0
 8002b58:	60da      	str	r2, [r3, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 8002b5a:	4b0b      	ldr	r3, [pc, #44]	; (8002b88 <MX_USART1_UART_Init+0x4c>)
 8002b5c:	2200      	movs	r2, #0
 8002b5e:	611a      	str	r2, [r3, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 8002b60:	4b09      	ldr	r3, [pc, #36]	; (8002b88 <MX_USART1_UART_Init+0x4c>)
 8002b62:	220c      	movs	r2, #12
 8002b64:	615a      	str	r2, [r3, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8002b66:	4b08      	ldr	r3, [pc, #32]	; (8002b88 <MX_USART1_UART_Init+0x4c>)
 8002b68:	2200      	movs	r2, #0
 8002b6a:	619a      	str	r2, [r3, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 8002b6c:	4b06      	ldr	r3, [pc, #24]	; (8002b88 <MX_USART1_UART_Init+0x4c>)
 8002b6e:	2200      	movs	r2, #0
 8002b70:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart1) != HAL_OK)
 8002b72:	4805      	ldr	r0, [pc, #20]	; (8002b88 <MX_USART1_UART_Init+0x4c>)
 8002b74:	f005 fa06 	bl	8007f84 <HAL_UART_Init>
 8002b78:	4603      	mov	r3, r0
 8002b7a:	2b00      	cmp	r3, #0
 8002b7c:	d001      	beq.n	8002b82 <MX_USART1_UART_Init+0x46>
  {
    Error_Handler();
 8002b7e:	f7ff fcfd 	bl	800257c <Error_Handler>
  }
  /* USER CODE BEGIN USART1_Init 2 */

  /* USER CODE END USART1_Init 2 */

}
 8002b82:	bf00      	nop
 8002b84:	bd80      	pop	{r7, pc}
 8002b86:	bf00      	nop
 8002b88:	200004cc 	.word	0x200004cc
 8002b8c:	40013800 	.word	0x40013800

08002b90 <MX_USART2_UART_Init>:
/* USART2 init function */

void MX_USART2_UART_Init(void)
{
 8002b90:	b580      	push	{r7, lr}
 8002b92:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 8002b94:	4b11      	ldr	r3, [pc, #68]	; (8002bdc <MX_USART2_UART_Init+0x4c>)
 8002b96:	4a12      	ldr	r2, [pc, #72]	; (8002be0 <MX_USART2_UART_Init+0x50>)
 8002b98:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 115200;
 8002b9a:	4b10      	ldr	r3, [pc, #64]	; (8002bdc <MX_USART2_UART_Init+0x4c>)
 8002b9c:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 8002ba0:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 8002ba2:	4b0e      	ldr	r3, [pc, #56]	; (8002bdc <MX_USART2_UART_Init+0x4c>)
 8002ba4:	2200      	movs	r2, #0
 8002ba6:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 8002ba8:	4b0c      	ldr	r3, [pc, #48]	; (8002bdc <MX_USART2_UART_Init+0x4c>)
 8002baa:	2200      	movs	r2, #0
 8002bac:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 8002bae:	4b0b      	ldr	r3, [pc, #44]	; (8002bdc <MX_USART2_UART_Init+0x4c>)
 8002bb0:	2200      	movs	r2, #0
 8002bb2:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 8002bb4:	4b09      	ldr	r3, [pc, #36]	; (8002bdc <MX_USART2_UART_Init+0x4c>)
 8002bb6:	220c      	movs	r2, #12
 8002bb8:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8002bba:	4b08      	ldr	r3, [pc, #32]	; (8002bdc <MX_USART2_UART_Init+0x4c>)
 8002bbc:	2200      	movs	r2, #0
 8002bbe:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 8002bc0:	4b06      	ldr	r3, [pc, #24]	; (8002bdc <MX_USART2_UART_Init+0x4c>)
 8002bc2:	2200      	movs	r2, #0
 8002bc4:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart2) != HAL_OK)
 8002bc6:	4805      	ldr	r0, [pc, #20]	; (8002bdc <MX_USART2_UART_Init+0x4c>)
 8002bc8:	f005 f9dc 	bl	8007f84 <HAL_UART_Init>
 8002bcc:	4603      	mov	r3, r0
 8002bce:	2b00      	cmp	r3, #0
 8002bd0:	d001      	beq.n	8002bd6 <MX_USART2_UART_Init+0x46>
  {
    Error_Handler();
 8002bd2:	f7ff fcd3 	bl	800257c <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 8002bd6:	bf00      	nop
 8002bd8:	bd80      	pop	{r7, pc}
 8002bda:	bf00      	nop
 8002bdc:	20000514 	.word	0x20000514
 8002be0:	40004400 	.word	0x40004400

08002be4 <MX_USART3_UART_Init>:
/* USART3 init function */

void MX_USART3_UART_Init(void)
{
 8002be4:	b580      	push	{r7, lr}
 8002be6:	af00      	add	r7, sp, #0
  /* USER CODE END USART3_Init 0 */

  /* USER CODE BEGIN USART3_Init 1 */

  /* USER CODE END USART3_Init 1 */
  huart3.Instance = USART3;
 8002be8:	4b11      	ldr	r3, [pc, #68]	; (8002c30 <MX_USART3_UART_Init+0x4c>)
 8002bea:	4a12      	ldr	r2, [pc, #72]	; (8002c34 <MX_USART3_UART_Init+0x50>)
 8002bec:	601a      	str	r2, [r3, #0]
  huart3.Init.BaudRate = 115200;
 8002bee:	4b10      	ldr	r3, [pc, #64]	; (8002c30 <MX_USART3_UART_Init+0x4c>)
 8002bf0:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 8002bf4:	605a      	str	r2, [r3, #4]
  huart3.Init.WordLength = UART_WORDLENGTH_8B;
 8002bf6:	4b0e      	ldr	r3, [pc, #56]	; (8002c30 <MX_USART3_UART_Init+0x4c>)
 8002bf8:	2200      	movs	r2, #0
 8002bfa:	609a      	str	r2, [r3, #8]
  huart3.Init.StopBits = UART_STOPBITS_1;
 8002bfc:	4b0c      	ldr	r3, [pc, #48]	; (8002c30 <MX_USART3_UART_Init+0x4c>)
 8002bfe:	2200      	movs	r2, #0
 8002c00:	60da      	str	r2, [r3, #12]
  huart3.Init.Parity = UART_PARITY_NONE;
 8002c02:	4b0b      	ldr	r3, [pc, #44]	; (8002c30 <MX_USART3_UART_Init+0x4c>)
 8002c04:	2200      	movs	r2, #0
 8002c06:	611a      	str	r2, [r3, #16]
  huart3.Init.Mode = UART_MODE_TX_RX;
 8002c08:	4b09      	ldr	r3, [pc, #36]	; (8002c30 <MX_USART3_UART_Init+0x4c>)
 8002c0a:	220c      	movs	r2, #12
 8002c0c:	615a      	str	r2, [r3, #20]
  huart3.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8002c0e:	4b08      	ldr	r3, [pc, #32]	; (8002c30 <MX_USART3_UART_Init+0x4c>)
 8002c10:	2200      	movs	r2, #0
 8002c12:	619a      	str	r2, [r3, #24]
  huart3.Init.OverSampling = UART_OVERSAMPLING_16;
 8002c14:	4b06      	ldr	r3, [pc, #24]	; (8002c30 <MX_USART3_UART_Init+0x4c>)
 8002c16:	2200      	movs	r2, #0
 8002c18:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart3) != HAL_OK)
 8002c1a:	4805      	ldr	r0, [pc, #20]	; (8002c30 <MX_USART3_UART_Init+0x4c>)
 8002c1c:	f005 f9b2 	bl	8007f84 <HAL_UART_Init>
 8002c20:	4603      	mov	r3, r0
 8002c22:	2b00      	cmp	r3, #0
 8002c24:	d001      	beq.n	8002c2a <MX_USART3_UART_Init+0x46>
  {
    Error_Handler();
 8002c26:	f7ff fca9 	bl	800257c <Error_Handler>
  }
  /* USER CODE BEGIN USART3_Init 2 */

  /* USER CODE END USART3_Init 2 */

}
 8002c2a:	bf00      	nop
 8002c2c:	bd80      	pop	{r7, pc}
 8002c2e:	bf00      	nop
 8002c30:	2000055c 	.word	0x2000055c
 8002c34:	40004800 	.word	0x40004800

08002c38 <HAL_UART_MspInit>:

void HAL_UART_MspInit(UART_HandleTypeDef* uartHandle)
{
 8002c38:	b580      	push	{r7, lr}
 8002c3a:	b08c      	sub	sp, #48	; 0x30
 8002c3c:	af00      	add	r7, sp, #0
 8002c3e:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002c40:	f107 0320 	add.w	r3, r7, #32
 8002c44:	2200      	movs	r2, #0
 8002c46:	601a      	str	r2, [r3, #0]
 8002c48:	605a      	str	r2, [r3, #4]
 8002c4a:	609a      	str	r2, [r3, #8]
 8002c4c:	60da      	str	r2, [r3, #12]
  if(uartHandle->Instance==USART1)
 8002c4e:	687b      	ldr	r3, [r7, #4]
 8002c50:	681b      	ldr	r3, [r3, #0]
 8002c52:	4a8b      	ldr	r2, [pc, #556]	; (8002e80 <HAL_UART_MspInit+0x248>)
 8002c54:	4293      	cmp	r3, r2
 8002c56:	f040 8087 	bne.w	8002d68 <HAL_UART_MspInit+0x130>
  {
  /* USER CODE BEGIN USART1_MspInit 0 */

  /* USER CODE END USART1_MspInit 0 */
    /* USART1 clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 8002c5a:	4b8a      	ldr	r3, [pc, #552]	; (8002e84 <HAL_UART_MspInit+0x24c>)
 8002c5c:	699b      	ldr	r3, [r3, #24]
 8002c5e:	4a89      	ldr	r2, [pc, #548]	; (8002e84 <HAL_UART_MspInit+0x24c>)
 8002c60:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8002c64:	6193      	str	r3, [r2, #24]
 8002c66:	4b87      	ldr	r3, [pc, #540]	; (8002e84 <HAL_UART_MspInit+0x24c>)
 8002c68:	699b      	ldr	r3, [r3, #24]
 8002c6a:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8002c6e:	61fb      	str	r3, [r7, #28]
 8002c70:	69fb      	ldr	r3, [r7, #28]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8002c72:	4b84      	ldr	r3, [pc, #528]	; (8002e84 <HAL_UART_MspInit+0x24c>)
 8002c74:	699b      	ldr	r3, [r3, #24]
 8002c76:	4a83      	ldr	r2, [pc, #524]	; (8002e84 <HAL_UART_MspInit+0x24c>)
 8002c78:	f043 0304 	orr.w	r3, r3, #4
 8002c7c:	6193      	str	r3, [r2, #24]
 8002c7e:	4b81      	ldr	r3, [pc, #516]	; (8002e84 <HAL_UART_MspInit+0x24c>)
 8002c80:	699b      	ldr	r3, [r3, #24]
 8002c82:	f003 0304 	and.w	r3, r3, #4
 8002c86:	61bb      	str	r3, [r7, #24]
 8002c88:	69bb      	ldr	r3, [r7, #24]
    /**USART1 GPIO Configuration
    PA9     ------> USART1_TX
    PA10     ------> USART1_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_9;
 8002c8a:	f44f 7300 	mov.w	r3, #512	; 0x200
 8002c8e:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002c90:	2302      	movs	r3, #2
 8002c92:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8002c94:	2303      	movs	r3, #3
 8002c96:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002c98:	f107 0320 	add.w	r3, r7, #32
 8002c9c:	4619      	mov	r1, r3
 8002c9e:	487a      	ldr	r0, [pc, #488]	; (8002e88 <HAL_UART_MspInit+0x250>)
 8002ca0:	f000 ffee 	bl	8003c80 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_10;
 8002ca4:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8002ca8:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8002caa:	2300      	movs	r3, #0
 8002cac:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002cae:	2300      	movs	r3, #0
 8002cb0:	62bb      	str	r3, [r7, #40]	; 0x28
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002cb2:	f107 0320 	add.w	r3, r7, #32
 8002cb6:	4619      	mov	r1, r3
 8002cb8:	4873      	ldr	r0, [pc, #460]	; (8002e88 <HAL_UART_MspInit+0x250>)
 8002cba:	f000 ffe1 	bl	8003c80 <HAL_GPIO_Init>

    /* USART1 DMA Init */
    /* USART1_RX Init */
    hdma_usart1_rx.Instance = DMA1_Channel5;
 8002cbe:	4b73      	ldr	r3, [pc, #460]	; (8002e8c <HAL_UART_MspInit+0x254>)
 8002cc0:	4a73      	ldr	r2, [pc, #460]	; (8002e90 <HAL_UART_MspInit+0x258>)
 8002cc2:	601a      	str	r2, [r3, #0]
    hdma_usart1_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8002cc4:	4b71      	ldr	r3, [pc, #452]	; (8002e8c <HAL_UART_MspInit+0x254>)
 8002cc6:	2200      	movs	r2, #0
 8002cc8:	605a      	str	r2, [r3, #4]
    hdma_usart1_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 8002cca:	4b70      	ldr	r3, [pc, #448]	; (8002e8c <HAL_UART_MspInit+0x254>)
 8002ccc:	2200      	movs	r2, #0
 8002cce:	609a      	str	r2, [r3, #8]
    hdma_usart1_rx.Init.MemInc = DMA_MINC_ENABLE;
 8002cd0:	4b6e      	ldr	r3, [pc, #440]	; (8002e8c <HAL_UART_MspInit+0x254>)
 8002cd2:	2280      	movs	r2, #128	; 0x80
 8002cd4:	60da      	str	r2, [r3, #12]
    hdma_usart1_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 8002cd6:	4b6d      	ldr	r3, [pc, #436]	; (8002e8c <HAL_UART_MspInit+0x254>)
 8002cd8:	2200      	movs	r2, #0
 8002cda:	611a      	str	r2, [r3, #16]
    hdma_usart1_rx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8002cdc:	4b6b      	ldr	r3, [pc, #428]	; (8002e8c <HAL_UART_MspInit+0x254>)
 8002cde:	2200      	movs	r2, #0
 8002ce0:	615a      	str	r2, [r3, #20]
    hdma_usart1_rx.Init.Mode = DMA_NORMAL;
 8002ce2:	4b6a      	ldr	r3, [pc, #424]	; (8002e8c <HAL_UART_MspInit+0x254>)
 8002ce4:	2200      	movs	r2, #0
 8002ce6:	619a      	str	r2, [r3, #24]
    hdma_usart1_rx.Init.Priority = DMA_PRIORITY_LOW;
 8002ce8:	4b68      	ldr	r3, [pc, #416]	; (8002e8c <HAL_UART_MspInit+0x254>)
 8002cea:	2200      	movs	r2, #0
 8002cec:	61da      	str	r2, [r3, #28]
    if (HAL_DMA_Init(&hdma_usart1_rx) != HAL_OK)
 8002cee:	4867      	ldr	r0, [pc, #412]	; (8002e8c <HAL_UART_MspInit+0x254>)
 8002cf0:	f000 fb36 	bl	8003360 <HAL_DMA_Init>
 8002cf4:	4603      	mov	r3, r0
 8002cf6:	2b00      	cmp	r3, #0
 8002cf8:	d001      	beq.n	8002cfe <HAL_UART_MspInit+0xc6>
    {
      Error_Handler();
 8002cfa:	f7ff fc3f 	bl	800257c <Error_Handler>
    }

    __HAL_LINKDMA(uartHandle,hdmarx,hdma_usart1_rx);
 8002cfe:	687b      	ldr	r3, [r7, #4]
 8002d00:	4a62      	ldr	r2, [pc, #392]	; (8002e8c <HAL_UART_MspInit+0x254>)
 8002d02:	63da      	str	r2, [r3, #60]	; 0x3c
 8002d04:	4a61      	ldr	r2, [pc, #388]	; (8002e8c <HAL_UART_MspInit+0x254>)
 8002d06:	687b      	ldr	r3, [r7, #4]
 8002d08:	6253      	str	r3, [r2, #36]	; 0x24

    /* USART1_TX Init */
    hdma_usart1_tx.Instance = DMA1_Channel4;
 8002d0a:	4b62      	ldr	r3, [pc, #392]	; (8002e94 <HAL_UART_MspInit+0x25c>)
 8002d0c:	4a62      	ldr	r2, [pc, #392]	; (8002e98 <HAL_UART_MspInit+0x260>)
 8002d0e:	601a      	str	r2, [r3, #0]
    hdma_usart1_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 8002d10:	4b60      	ldr	r3, [pc, #384]	; (8002e94 <HAL_UART_MspInit+0x25c>)
 8002d12:	2210      	movs	r2, #16
 8002d14:	605a      	str	r2, [r3, #4]
    hdma_usart1_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 8002d16:	4b5f      	ldr	r3, [pc, #380]	; (8002e94 <HAL_UART_MspInit+0x25c>)
 8002d18:	2200      	movs	r2, #0
 8002d1a:	609a      	str	r2, [r3, #8]
    hdma_usart1_tx.Init.MemInc = DMA_MINC_ENABLE;
 8002d1c:	4b5d      	ldr	r3, [pc, #372]	; (8002e94 <HAL_UART_MspInit+0x25c>)
 8002d1e:	2280      	movs	r2, #128	; 0x80
 8002d20:	60da      	str	r2, [r3, #12]
    hdma_usart1_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 8002d22:	4b5c      	ldr	r3, [pc, #368]	; (8002e94 <HAL_UART_MspInit+0x25c>)
 8002d24:	2200      	movs	r2, #0
 8002d26:	611a      	str	r2, [r3, #16]
    hdma_usart1_tx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8002d28:	4b5a      	ldr	r3, [pc, #360]	; (8002e94 <HAL_UART_MspInit+0x25c>)
 8002d2a:	2200      	movs	r2, #0
 8002d2c:	615a      	str	r2, [r3, #20]
    hdma_usart1_tx.Init.Mode = DMA_NORMAL;
 8002d2e:	4b59      	ldr	r3, [pc, #356]	; (8002e94 <HAL_UART_MspInit+0x25c>)
 8002d30:	2200      	movs	r2, #0
 8002d32:	619a      	str	r2, [r3, #24]
    hdma_usart1_tx.Init.Priority = DMA_PRIORITY_LOW;
 8002d34:	4b57      	ldr	r3, [pc, #348]	; (8002e94 <HAL_UART_MspInit+0x25c>)
 8002d36:	2200      	movs	r2, #0
 8002d38:	61da      	str	r2, [r3, #28]
    if (HAL_DMA_Init(&hdma_usart1_tx) != HAL_OK)
 8002d3a:	4856      	ldr	r0, [pc, #344]	; (8002e94 <HAL_UART_MspInit+0x25c>)
 8002d3c:	f000 fb10 	bl	8003360 <HAL_DMA_Init>
 8002d40:	4603      	mov	r3, r0
 8002d42:	2b00      	cmp	r3, #0
 8002d44:	d001      	beq.n	8002d4a <HAL_UART_MspInit+0x112>
    {
      Error_Handler();
 8002d46:	f7ff fc19 	bl	800257c <Error_Handler>
    }

    __HAL_LINKDMA(uartHandle,hdmatx,hdma_usart1_tx);
 8002d4a:	687b      	ldr	r3, [r7, #4]
 8002d4c:	4a51      	ldr	r2, [pc, #324]	; (8002e94 <HAL_UART_MspInit+0x25c>)
 8002d4e:	639a      	str	r2, [r3, #56]	; 0x38
 8002d50:	4a50      	ldr	r2, [pc, #320]	; (8002e94 <HAL_UART_MspInit+0x25c>)
 8002d52:	687b      	ldr	r3, [r7, #4]
 8002d54:	6253      	str	r3, [r2, #36]	; 0x24

    /* USART1 interrupt Init */
    HAL_NVIC_SetPriority(USART1_IRQn, 5, 0);
 8002d56:	2200      	movs	r2, #0
 8002d58:	2105      	movs	r1, #5
 8002d5a:	2025      	movs	r0, #37	; 0x25
 8002d5c:	f000 fac9 	bl	80032f2 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART1_IRQn);
 8002d60:	2025      	movs	r0, #37	; 0x25
 8002d62:	f000 fae2 	bl	800332a <HAL_NVIC_EnableIRQ>
    HAL_NVIC_EnableIRQ(USART3_IRQn);
  /* USER CODE BEGIN USART3_MspInit 1 */

  /* USER CODE END USART3_MspInit 1 */
  }
}
 8002d66:	e12f      	b.n	8002fc8 <HAL_UART_MspInit+0x390>
  else if(uartHandle->Instance==USART2)
 8002d68:	687b      	ldr	r3, [r7, #4]
 8002d6a:	681b      	ldr	r3, [r3, #0]
 8002d6c:	4a4b      	ldr	r2, [pc, #300]	; (8002e9c <HAL_UART_MspInit+0x264>)
 8002d6e:	4293      	cmp	r3, r2
 8002d70:	f040 809e 	bne.w	8002eb0 <HAL_UART_MspInit+0x278>
    __HAL_RCC_USART2_CLK_ENABLE();
 8002d74:	4b43      	ldr	r3, [pc, #268]	; (8002e84 <HAL_UART_MspInit+0x24c>)
 8002d76:	69db      	ldr	r3, [r3, #28]
 8002d78:	4a42      	ldr	r2, [pc, #264]	; (8002e84 <HAL_UART_MspInit+0x24c>)
 8002d7a:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8002d7e:	61d3      	str	r3, [r2, #28]
 8002d80:	4b40      	ldr	r3, [pc, #256]	; (8002e84 <HAL_UART_MspInit+0x24c>)
 8002d82:	69db      	ldr	r3, [r3, #28]
 8002d84:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002d88:	617b      	str	r3, [r7, #20]
 8002d8a:	697b      	ldr	r3, [r7, #20]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8002d8c:	4b3d      	ldr	r3, [pc, #244]	; (8002e84 <HAL_UART_MspInit+0x24c>)
 8002d8e:	699b      	ldr	r3, [r3, #24]
 8002d90:	4a3c      	ldr	r2, [pc, #240]	; (8002e84 <HAL_UART_MspInit+0x24c>)
 8002d92:	f043 0304 	orr.w	r3, r3, #4
 8002d96:	6193      	str	r3, [r2, #24]
 8002d98:	4b3a      	ldr	r3, [pc, #232]	; (8002e84 <HAL_UART_MspInit+0x24c>)
 8002d9a:	699b      	ldr	r3, [r3, #24]
 8002d9c:	f003 0304 	and.w	r3, r3, #4
 8002da0:	613b      	str	r3, [r7, #16]
 8002da2:	693b      	ldr	r3, [r7, #16]
    GPIO_InitStruct.Pin = GPIO_PIN_2;
 8002da4:	2304      	movs	r3, #4
 8002da6:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002da8:	2302      	movs	r3, #2
 8002daa:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8002dac:	2303      	movs	r3, #3
 8002dae:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002db0:	f107 0320 	add.w	r3, r7, #32
 8002db4:	4619      	mov	r1, r3
 8002db6:	4834      	ldr	r0, [pc, #208]	; (8002e88 <HAL_UART_MspInit+0x250>)
 8002db8:	f000 ff62 	bl	8003c80 <HAL_GPIO_Init>
    GPIO_InitStruct.Pin = GPIO_PIN_3;
 8002dbc:	2308      	movs	r3, #8
 8002dbe:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8002dc0:	2300      	movs	r3, #0
 8002dc2:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002dc4:	2300      	movs	r3, #0
 8002dc6:	62bb      	str	r3, [r7, #40]	; 0x28
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002dc8:	f107 0320 	add.w	r3, r7, #32
 8002dcc:	4619      	mov	r1, r3
 8002dce:	482e      	ldr	r0, [pc, #184]	; (8002e88 <HAL_UART_MspInit+0x250>)
 8002dd0:	f000 ff56 	bl	8003c80 <HAL_GPIO_Init>
    hdma_usart2_rx.Instance = DMA1_Channel6;
 8002dd4:	4b32      	ldr	r3, [pc, #200]	; (8002ea0 <HAL_UART_MspInit+0x268>)
 8002dd6:	4a33      	ldr	r2, [pc, #204]	; (8002ea4 <HAL_UART_MspInit+0x26c>)
 8002dd8:	601a      	str	r2, [r3, #0]
    hdma_usart2_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8002dda:	4b31      	ldr	r3, [pc, #196]	; (8002ea0 <HAL_UART_MspInit+0x268>)
 8002ddc:	2200      	movs	r2, #0
 8002dde:	605a      	str	r2, [r3, #4]
    hdma_usart2_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 8002de0:	4b2f      	ldr	r3, [pc, #188]	; (8002ea0 <HAL_UART_MspInit+0x268>)
 8002de2:	2200      	movs	r2, #0
 8002de4:	609a      	str	r2, [r3, #8]
    hdma_usart2_rx.Init.MemInc = DMA_MINC_ENABLE;
 8002de6:	4b2e      	ldr	r3, [pc, #184]	; (8002ea0 <HAL_UART_MspInit+0x268>)
 8002de8:	2280      	movs	r2, #128	; 0x80
 8002dea:	60da      	str	r2, [r3, #12]
    hdma_usart2_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 8002dec:	4b2c      	ldr	r3, [pc, #176]	; (8002ea0 <HAL_UART_MspInit+0x268>)
 8002dee:	2200      	movs	r2, #0
 8002df0:	611a      	str	r2, [r3, #16]
    hdma_usart2_rx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8002df2:	4b2b      	ldr	r3, [pc, #172]	; (8002ea0 <HAL_UART_MspInit+0x268>)
 8002df4:	2200      	movs	r2, #0
 8002df6:	615a      	str	r2, [r3, #20]
    hdma_usart2_rx.Init.Mode = DMA_NORMAL;
 8002df8:	4b29      	ldr	r3, [pc, #164]	; (8002ea0 <HAL_UART_MspInit+0x268>)
 8002dfa:	2200      	movs	r2, #0
 8002dfc:	619a      	str	r2, [r3, #24]
    hdma_usart2_rx.Init.Priority = DMA_PRIORITY_LOW;
 8002dfe:	4b28      	ldr	r3, [pc, #160]	; (8002ea0 <HAL_UART_MspInit+0x268>)
 8002e00:	2200      	movs	r2, #0
 8002e02:	61da      	str	r2, [r3, #28]
    if (HAL_DMA_Init(&hdma_usart2_rx) != HAL_OK)
 8002e04:	4826      	ldr	r0, [pc, #152]	; (8002ea0 <HAL_UART_MspInit+0x268>)
 8002e06:	f000 faab 	bl	8003360 <HAL_DMA_Init>
 8002e0a:	4603      	mov	r3, r0
 8002e0c:	2b00      	cmp	r3, #0
 8002e0e:	d001      	beq.n	8002e14 <HAL_UART_MspInit+0x1dc>
      Error_Handler();
 8002e10:	f7ff fbb4 	bl	800257c <Error_Handler>
    __HAL_LINKDMA(uartHandle,hdmarx,hdma_usart2_rx);
 8002e14:	687b      	ldr	r3, [r7, #4]
 8002e16:	4a22      	ldr	r2, [pc, #136]	; (8002ea0 <HAL_UART_MspInit+0x268>)
 8002e18:	63da      	str	r2, [r3, #60]	; 0x3c
 8002e1a:	4a21      	ldr	r2, [pc, #132]	; (8002ea0 <HAL_UART_MspInit+0x268>)
 8002e1c:	687b      	ldr	r3, [r7, #4]
 8002e1e:	6253      	str	r3, [r2, #36]	; 0x24
    hdma_usart2_tx.Instance = DMA1_Channel7;
 8002e20:	4b21      	ldr	r3, [pc, #132]	; (8002ea8 <HAL_UART_MspInit+0x270>)
 8002e22:	4a22      	ldr	r2, [pc, #136]	; (8002eac <HAL_UART_MspInit+0x274>)
 8002e24:	601a      	str	r2, [r3, #0]
    hdma_usart2_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 8002e26:	4b20      	ldr	r3, [pc, #128]	; (8002ea8 <HAL_UART_MspInit+0x270>)
 8002e28:	2210      	movs	r2, #16
 8002e2a:	605a      	str	r2, [r3, #4]
    hdma_usart2_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 8002e2c:	4b1e      	ldr	r3, [pc, #120]	; (8002ea8 <HAL_UART_MspInit+0x270>)
 8002e2e:	2200      	movs	r2, #0
 8002e30:	609a      	str	r2, [r3, #8]
    hdma_usart2_tx.Init.MemInc = DMA_MINC_ENABLE;
 8002e32:	4b1d      	ldr	r3, [pc, #116]	; (8002ea8 <HAL_UART_MspInit+0x270>)
 8002e34:	2280      	movs	r2, #128	; 0x80
 8002e36:	60da      	str	r2, [r3, #12]
    hdma_usart2_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 8002e38:	4b1b      	ldr	r3, [pc, #108]	; (8002ea8 <HAL_UART_MspInit+0x270>)
 8002e3a:	2200      	movs	r2, #0
 8002e3c:	611a      	str	r2, [r3, #16]
    hdma_usart2_tx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8002e3e:	4b1a      	ldr	r3, [pc, #104]	; (8002ea8 <HAL_UART_MspInit+0x270>)
 8002e40:	2200      	movs	r2, #0
 8002e42:	615a      	str	r2, [r3, #20]
    hdma_usart2_tx.Init.Mode = DMA_NORMAL;
 8002e44:	4b18      	ldr	r3, [pc, #96]	; (8002ea8 <HAL_UART_MspInit+0x270>)
 8002e46:	2200      	movs	r2, #0
 8002e48:	619a      	str	r2, [r3, #24]
    hdma_usart2_tx.Init.Priority = DMA_PRIORITY_LOW;
 8002e4a:	4b17      	ldr	r3, [pc, #92]	; (8002ea8 <HAL_UART_MspInit+0x270>)
 8002e4c:	2200      	movs	r2, #0
 8002e4e:	61da      	str	r2, [r3, #28]
    if (HAL_DMA_Init(&hdma_usart2_tx) != HAL_OK)
 8002e50:	4815      	ldr	r0, [pc, #84]	; (8002ea8 <HAL_UART_MspInit+0x270>)
 8002e52:	f000 fa85 	bl	8003360 <HAL_DMA_Init>
 8002e56:	4603      	mov	r3, r0
 8002e58:	2b00      	cmp	r3, #0
 8002e5a:	d001      	beq.n	8002e60 <HAL_UART_MspInit+0x228>
      Error_Handler();
 8002e5c:	f7ff fb8e 	bl	800257c <Error_Handler>
    __HAL_LINKDMA(uartHandle,hdmatx,hdma_usart2_tx);
 8002e60:	687b      	ldr	r3, [r7, #4]
 8002e62:	4a11      	ldr	r2, [pc, #68]	; (8002ea8 <HAL_UART_MspInit+0x270>)
 8002e64:	639a      	str	r2, [r3, #56]	; 0x38
 8002e66:	4a10      	ldr	r2, [pc, #64]	; (8002ea8 <HAL_UART_MspInit+0x270>)
 8002e68:	687b      	ldr	r3, [r7, #4]
 8002e6a:	6253      	str	r3, [r2, #36]	; 0x24
    HAL_NVIC_SetPriority(USART2_IRQn, 5, 0);
 8002e6c:	2200      	movs	r2, #0
 8002e6e:	2105      	movs	r1, #5
 8002e70:	2026      	movs	r0, #38	; 0x26
 8002e72:	f000 fa3e 	bl	80032f2 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART2_IRQn);
 8002e76:	2026      	movs	r0, #38	; 0x26
 8002e78:	f000 fa57 	bl	800332a <HAL_NVIC_EnableIRQ>
}
 8002e7c:	e0a4      	b.n	8002fc8 <HAL_UART_MspInit+0x390>
 8002e7e:	bf00      	nop
 8002e80:	40013800 	.word	0x40013800
 8002e84:	40021000 	.word	0x40021000
 8002e88:	40010800 	.word	0x40010800
 8002e8c:	200005a4 	.word	0x200005a4
 8002e90:	40020058 	.word	0x40020058
 8002e94:	200005e8 	.word	0x200005e8
 8002e98:	40020044 	.word	0x40020044
 8002e9c:	40004400 	.word	0x40004400
 8002ea0:	2000062c 	.word	0x2000062c
 8002ea4:	4002006c 	.word	0x4002006c
 8002ea8:	20000670 	.word	0x20000670
 8002eac:	40020080 	.word	0x40020080
  else if(uartHandle->Instance==USART3)
 8002eb0:	687b      	ldr	r3, [r7, #4]
 8002eb2:	681b      	ldr	r3, [r3, #0]
 8002eb4:	4a46      	ldr	r2, [pc, #280]	; (8002fd0 <HAL_UART_MspInit+0x398>)
 8002eb6:	4293      	cmp	r3, r2
 8002eb8:	f040 8086 	bne.w	8002fc8 <HAL_UART_MspInit+0x390>
    __HAL_RCC_USART3_CLK_ENABLE();
 8002ebc:	4b45      	ldr	r3, [pc, #276]	; (8002fd4 <HAL_UART_MspInit+0x39c>)
 8002ebe:	69db      	ldr	r3, [r3, #28]
 8002ec0:	4a44      	ldr	r2, [pc, #272]	; (8002fd4 <HAL_UART_MspInit+0x39c>)
 8002ec2:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8002ec6:	61d3      	str	r3, [r2, #28]
 8002ec8:	4b42      	ldr	r3, [pc, #264]	; (8002fd4 <HAL_UART_MspInit+0x39c>)
 8002eca:	69db      	ldr	r3, [r3, #28]
 8002ecc:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8002ed0:	60fb      	str	r3, [r7, #12]
 8002ed2:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8002ed4:	4b3f      	ldr	r3, [pc, #252]	; (8002fd4 <HAL_UART_MspInit+0x39c>)
 8002ed6:	699b      	ldr	r3, [r3, #24]
 8002ed8:	4a3e      	ldr	r2, [pc, #248]	; (8002fd4 <HAL_UART_MspInit+0x39c>)
 8002eda:	f043 0308 	orr.w	r3, r3, #8
 8002ede:	6193      	str	r3, [r2, #24]
 8002ee0:	4b3c      	ldr	r3, [pc, #240]	; (8002fd4 <HAL_UART_MspInit+0x39c>)
 8002ee2:	699b      	ldr	r3, [r3, #24]
 8002ee4:	f003 0308 	and.w	r3, r3, #8
 8002ee8:	60bb      	str	r3, [r7, #8]
 8002eea:	68bb      	ldr	r3, [r7, #8]
    GPIO_InitStruct.Pin = GPIO_PIN_10;
 8002eec:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8002ef0:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002ef2:	2302      	movs	r3, #2
 8002ef4:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8002ef6:	2303      	movs	r3, #3
 8002ef8:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8002efa:	f107 0320 	add.w	r3, r7, #32
 8002efe:	4619      	mov	r1, r3
 8002f00:	4835      	ldr	r0, [pc, #212]	; (8002fd8 <HAL_UART_MspInit+0x3a0>)
 8002f02:	f000 febd 	bl	8003c80 <HAL_GPIO_Init>
    GPIO_InitStruct.Pin = GPIO_PIN_11;
 8002f06:	f44f 6300 	mov.w	r3, #2048	; 0x800
 8002f0a:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8002f0c:	2300      	movs	r3, #0
 8002f0e:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002f10:	2300      	movs	r3, #0
 8002f12:	62bb      	str	r3, [r7, #40]	; 0x28
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8002f14:	f107 0320 	add.w	r3, r7, #32
 8002f18:	4619      	mov	r1, r3
 8002f1a:	482f      	ldr	r0, [pc, #188]	; (8002fd8 <HAL_UART_MspInit+0x3a0>)
 8002f1c:	f000 feb0 	bl	8003c80 <HAL_GPIO_Init>
    hdma_usart3_rx.Instance = DMA1_Channel3;
 8002f20:	4b2e      	ldr	r3, [pc, #184]	; (8002fdc <HAL_UART_MspInit+0x3a4>)
 8002f22:	4a2f      	ldr	r2, [pc, #188]	; (8002fe0 <HAL_UART_MspInit+0x3a8>)
 8002f24:	601a      	str	r2, [r3, #0]
    hdma_usart3_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8002f26:	4b2d      	ldr	r3, [pc, #180]	; (8002fdc <HAL_UART_MspInit+0x3a4>)
 8002f28:	2200      	movs	r2, #0
 8002f2a:	605a      	str	r2, [r3, #4]
    hdma_usart3_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 8002f2c:	4b2b      	ldr	r3, [pc, #172]	; (8002fdc <HAL_UART_MspInit+0x3a4>)
 8002f2e:	2200      	movs	r2, #0
 8002f30:	609a      	str	r2, [r3, #8]
    hdma_usart3_rx.Init.MemInc = DMA_MINC_ENABLE;
 8002f32:	4b2a      	ldr	r3, [pc, #168]	; (8002fdc <HAL_UART_MspInit+0x3a4>)
 8002f34:	2280      	movs	r2, #128	; 0x80
 8002f36:	60da      	str	r2, [r3, #12]
    hdma_usart3_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 8002f38:	4b28      	ldr	r3, [pc, #160]	; (8002fdc <HAL_UART_MspInit+0x3a4>)
 8002f3a:	2200      	movs	r2, #0
 8002f3c:	611a      	str	r2, [r3, #16]
    hdma_usart3_rx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8002f3e:	4b27      	ldr	r3, [pc, #156]	; (8002fdc <HAL_UART_MspInit+0x3a4>)
 8002f40:	2200      	movs	r2, #0
 8002f42:	615a      	str	r2, [r3, #20]
    hdma_usart3_rx.Init.Mode = DMA_NORMAL;
 8002f44:	4b25      	ldr	r3, [pc, #148]	; (8002fdc <HAL_UART_MspInit+0x3a4>)
 8002f46:	2200      	movs	r2, #0
 8002f48:	619a      	str	r2, [r3, #24]
    hdma_usart3_rx.Init.Priority = DMA_PRIORITY_LOW;
 8002f4a:	4b24      	ldr	r3, [pc, #144]	; (8002fdc <HAL_UART_MspInit+0x3a4>)
 8002f4c:	2200      	movs	r2, #0
 8002f4e:	61da      	str	r2, [r3, #28]
    if (HAL_DMA_Init(&hdma_usart3_rx) != HAL_OK)
 8002f50:	4822      	ldr	r0, [pc, #136]	; (8002fdc <HAL_UART_MspInit+0x3a4>)
 8002f52:	f000 fa05 	bl	8003360 <HAL_DMA_Init>
 8002f56:	4603      	mov	r3, r0
 8002f58:	2b00      	cmp	r3, #0
 8002f5a:	d001      	beq.n	8002f60 <HAL_UART_MspInit+0x328>
      Error_Handler();
 8002f5c:	f7ff fb0e 	bl	800257c <Error_Handler>
    __HAL_LINKDMA(uartHandle,hdmarx,hdma_usart3_rx);
 8002f60:	687b      	ldr	r3, [r7, #4]
 8002f62:	4a1e      	ldr	r2, [pc, #120]	; (8002fdc <HAL_UART_MspInit+0x3a4>)
 8002f64:	63da      	str	r2, [r3, #60]	; 0x3c
 8002f66:	4a1d      	ldr	r2, [pc, #116]	; (8002fdc <HAL_UART_MspInit+0x3a4>)
 8002f68:	687b      	ldr	r3, [r7, #4]
 8002f6a:	6253      	str	r3, [r2, #36]	; 0x24
    hdma_usart3_tx.Instance = DMA1_Channel2;
 8002f6c:	4b1d      	ldr	r3, [pc, #116]	; (8002fe4 <HAL_UART_MspInit+0x3ac>)
 8002f6e:	4a1e      	ldr	r2, [pc, #120]	; (8002fe8 <HAL_UART_MspInit+0x3b0>)
 8002f70:	601a      	str	r2, [r3, #0]
    hdma_usart3_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 8002f72:	4b1c      	ldr	r3, [pc, #112]	; (8002fe4 <HAL_UART_MspInit+0x3ac>)
 8002f74:	2210      	movs	r2, #16
 8002f76:	605a      	str	r2, [r3, #4]
    hdma_usart3_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 8002f78:	4b1a      	ldr	r3, [pc, #104]	; (8002fe4 <HAL_UART_MspInit+0x3ac>)
 8002f7a:	2200      	movs	r2, #0
 8002f7c:	609a      	str	r2, [r3, #8]
    hdma_usart3_tx.Init.MemInc = DMA_MINC_ENABLE;
 8002f7e:	4b19      	ldr	r3, [pc, #100]	; (8002fe4 <HAL_UART_MspInit+0x3ac>)
 8002f80:	2280      	movs	r2, #128	; 0x80
 8002f82:	60da      	str	r2, [r3, #12]
    hdma_usart3_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 8002f84:	4b17      	ldr	r3, [pc, #92]	; (8002fe4 <HAL_UART_MspInit+0x3ac>)
 8002f86:	2200      	movs	r2, #0
 8002f88:	611a      	str	r2, [r3, #16]
    hdma_usart3_tx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8002f8a:	4b16      	ldr	r3, [pc, #88]	; (8002fe4 <HAL_UART_MspInit+0x3ac>)
 8002f8c:	2200      	movs	r2, #0
 8002f8e:	615a      	str	r2, [r3, #20]
    hdma_usart3_tx.Init.Mode = DMA_NORMAL;
 8002f90:	4b14      	ldr	r3, [pc, #80]	; (8002fe4 <HAL_UART_MspInit+0x3ac>)
 8002f92:	2200      	movs	r2, #0
 8002f94:	619a      	str	r2, [r3, #24]
    hdma_usart3_tx.Init.Priority = DMA_PRIORITY_LOW;
 8002f96:	4b13      	ldr	r3, [pc, #76]	; (8002fe4 <HAL_UART_MspInit+0x3ac>)
 8002f98:	2200      	movs	r2, #0
 8002f9a:	61da      	str	r2, [r3, #28]
    if (HAL_DMA_Init(&hdma_usart3_tx) != HAL_OK)
 8002f9c:	4811      	ldr	r0, [pc, #68]	; (8002fe4 <HAL_UART_MspInit+0x3ac>)
 8002f9e:	f000 f9df 	bl	8003360 <HAL_DMA_Init>
 8002fa2:	4603      	mov	r3, r0
 8002fa4:	2b00      	cmp	r3, #0
 8002fa6:	d001      	beq.n	8002fac <HAL_UART_MspInit+0x374>
      Error_Handler();
 8002fa8:	f7ff fae8 	bl	800257c <Error_Handler>
    __HAL_LINKDMA(uartHandle,hdmatx,hdma_usart3_tx);
 8002fac:	687b      	ldr	r3, [r7, #4]
 8002fae:	4a0d      	ldr	r2, [pc, #52]	; (8002fe4 <HAL_UART_MspInit+0x3ac>)
 8002fb0:	639a      	str	r2, [r3, #56]	; 0x38
 8002fb2:	4a0c      	ldr	r2, [pc, #48]	; (8002fe4 <HAL_UART_MspInit+0x3ac>)
 8002fb4:	687b      	ldr	r3, [r7, #4]
 8002fb6:	6253      	str	r3, [r2, #36]	; 0x24
    HAL_NVIC_SetPriority(USART3_IRQn, 5, 0);
 8002fb8:	2200      	movs	r2, #0
 8002fba:	2105      	movs	r1, #5
 8002fbc:	2027      	movs	r0, #39	; 0x27
 8002fbe:	f000 f998 	bl	80032f2 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART3_IRQn);
 8002fc2:	2027      	movs	r0, #39	; 0x27
 8002fc4:	f000 f9b1 	bl	800332a <HAL_NVIC_EnableIRQ>
}
 8002fc8:	bf00      	nop
 8002fca:	3730      	adds	r7, #48	; 0x30
 8002fcc:	46bd      	mov	sp, r7
 8002fce:	bd80      	pop	{r7, pc}
 8002fd0:	40004800 	.word	0x40004800
 8002fd4:	40021000 	.word	0x40021000
 8002fd8:	40010c00 	.word	0x40010c00
 8002fdc:	200006b4 	.word	0x200006b4
 8002fe0:	40020030 	.word	0x40020030
 8002fe4:	200006f8 	.word	0x200006f8
 8002fe8:	4002001c 	.word	0x4002001c

08002fec <Reset_Handler>:
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:

/* Call the clock system initialization function.*/
    bl  SystemInit
 8002fec:	f7ff fbde 	bl	80027ac <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8002ff0:	480b      	ldr	r0, [pc, #44]	; (8003020 <LoopFillZerobss+0xe>)
  ldr r1, =_edata
 8002ff2:	490c      	ldr	r1, [pc, #48]	; (8003024 <LoopFillZerobss+0x12>)
  ldr r2, =_sidata
 8002ff4:	4a0c      	ldr	r2, [pc, #48]	; (8003028 <LoopFillZerobss+0x16>)
  movs r3, #0
 8002ff6:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8002ff8:	e002      	b.n	8003000 <LoopCopyDataInit>

08002ffa <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8002ffa:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8002ffc:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8002ffe:	3304      	adds	r3, #4

08003000 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8003000:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8003002:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8003004:	d3f9      	bcc.n	8002ffa <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8003006:	4a09      	ldr	r2, [pc, #36]	; (800302c <LoopFillZerobss+0x1a>)
  ldr r4, =_ebss
 8003008:	4c09      	ldr	r4, [pc, #36]	; (8003030 <LoopFillZerobss+0x1e>)
  movs r3, #0
 800300a:	2300      	movs	r3, #0
  b LoopFillZerobss
 800300c:	e001      	b.n	8003012 <LoopFillZerobss>

0800300e <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 800300e:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8003010:	3204      	adds	r2, #4

08003012 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8003012:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8003014:	d3fb      	bcc.n	800300e <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 8003016:	f007 f961 	bl	800a2dc <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 800301a:	f7ff fa4d 	bl	80024b8 <main>
  bx lr
 800301e:	4770      	bx	lr
  ldr r0, =_sdata
 8003020:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8003024:	20000068 	.word	0x20000068
  ldr r2, =_sidata
 8003028:	0800ad88 	.word	0x0800ad88
  ldr r2, =_sbss
 800302c:	20000068 	.word	0x20000068
  ldr r4, =_ebss
 8003030:	200015dc 	.word	0x200015dc

08003034 <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 8003034:	e7fe      	b.n	8003034 <ADC1_2_IRQHandler>
	...

08003038 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8003038:	b580      	push	{r7, lr}
 800303a:	af00      	add	r7, sp, #0
    defined(STM32F102x6) || defined(STM32F102xB) || \
    defined(STM32F103x6) || defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG) || \
    defined(STM32F105xC) || defined(STM32F107xC)

  /* Prefetch buffer is not available on value line devices */
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 800303c:	4b08      	ldr	r3, [pc, #32]	; (8003060 <HAL_Init+0x28>)
 800303e:	681b      	ldr	r3, [r3, #0]
 8003040:	4a07      	ldr	r2, [pc, #28]	; (8003060 <HAL_Init+0x28>)
 8003042:	f043 0310 	orr.w	r3, r3, #16
 8003046:	6013      	str	r3, [r2, #0]
#endif
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8003048:	2003      	movs	r0, #3
 800304a:	f000 f947 	bl	80032dc <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 800304e:	200f      	movs	r0, #15
 8003050:	f000 f808 	bl	8003064 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8003054:	f7ff fa98 	bl	8002588 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8003058:	2300      	movs	r3, #0
}
 800305a:	4618      	mov	r0, r3
 800305c:	bd80      	pop	{r7, pc}
 800305e:	bf00      	nop
 8003060:	40022000 	.word	0x40022000

08003064 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8003064:	b580      	push	{r7, lr}
 8003066:	b082      	sub	sp, #8
 8003068:	af00      	add	r7, sp, #0
 800306a:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 800306c:	4b12      	ldr	r3, [pc, #72]	; (80030b8 <HAL_InitTick+0x54>)
 800306e:	681a      	ldr	r2, [r3, #0]
 8003070:	4b12      	ldr	r3, [pc, #72]	; (80030bc <HAL_InitTick+0x58>)
 8003072:	781b      	ldrb	r3, [r3, #0]
 8003074:	4619      	mov	r1, r3
 8003076:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 800307a:	fbb3 f3f1 	udiv	r3, r3, r1
 800307e:	fbb2 f3f3 	udiv	r3, r2, r3
 8003082:	4618      	mov	r0, r3
 8003084:	f000 f95f 	bl	8003346 <HAL_SYSTICK_Config>
 8003088:	4603      	mov	r3, r0
 800308a:	2b00      	cmp	r3, #0
 800308c:	d001      	beq.n	8003092 <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 800308e:	2301      	movs	r3, #1
 8003090:	e00e      	b.n	80030b0 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8003092:	687b      	ldr	r3, [r7, #4]
 8003094:	2b0f      	cmp	r3, #15
 8003096:	d80a      	bhi.n	80030ae <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8003098:	2200      	movs	r2, #0
 800309a:	6879      	ldr	r1, [r7, #4]
 800309c:	f04f 30ff 	mov.w	r0, #4294967295
 80030a0:	f000 f927 	bl	80032f2 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 80030a4:	4a06      	ldr	r2, [pc, #24]	; (80030c0 <HAL_InitTick+0x5c>)
 80030a6:	687b      	ldr	r3, [r7, #4]
 80030a8:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 80030aa:	2300      	movs	r3, #0
 80030ac:	e000      	b.n	80030b0 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 80030ae:	2301      	movs	r3, #1
}
 80030b0:	4618      	mov	r0, r3
 80030b2:	3708      	adds	r7, #8
 80030b4:	46bd      	mov	sp, r7
 80030b6:	bd80      	pop	{r7, pc}
 80030b8:	20000008 	.word	0x20000008
 80030bc:	20000010 	.word	0x20000010
 80030c0:	2000000c 	.word	0x2000000c

080030c4 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 80030c4:	b480      	push	{r7}
 80030c6:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 80030c8:	4b05      	ldr	r3, [pc, #20]	; (80030e0 <HAL_IncTick+0x1c>)
 80030ca:	781b      	ldrb	r3, [r3, #0]
 80030cc:	461a      	mov	r2, r3
 80030ce:	4b05      	ldr	r3, [pc, #20]	; (80030e4 <HAL_IncTick+0x20>)
 80030d0:	681b      	ldr	r3, [r3, #0]
 80030d2:	4413      	add	r3, r2
 80030d4:	4a03      	ldr	r2, [pc, #12]	; (80030e4 <HAL_IncTick+0x20>)
 80030d6:	6013      	str	r3, [r2, #0]
}
 80030d8:	bf00      	nop
 80030da:	46bd      	mov	sp, r7
 80030dc:	bc80      	pop	{r7}
 80030de:	4770      	bx	lr
 80030e0:	20000010 	.word	0x20000010
 80030e4:	2000073c 	.word	0x2000073c

080030e8 <HAL_GetTick>:
  * @note  This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 80030e8:	b480      	push	{r7}
 80030ea:	af00      	add	r7, sp, #0
  return uwTick;
 80030ec:	4b02      	ldr	r3, [pc, #8]	; (80030f8 <HAL_GetTick+0x10>)
 80030ee:	681b      	ldr	r3, [r3, #0]
}
 80030f0:	4618      	mov	r0, r3
 80030f2:	46bd      	mov	sp, r7
 80030f4:	bc80      	pop	{r7}
 80030f6:	4770      	bx	lr
 80030f8:	2000073c 	.word	0x2000073c

080030fc <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 80030fc:	b580      	push	{r7, lr}
 80030fe:	b084      	sub	sp, #16
 8003100:	af00      	add	r7, sp, #0
 8003102:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8003104:	f7ff fff0 	bl	80030e8 <HAL_GetTick>
 8003108:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 800310a:	687b      	ldr	r3, [r7, #4]
 800310c:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 800310e:	68fb      	ldr	r3, [r7, #12]
 8003110:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003114:	d005      	beq.n	8003122 <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8003116:	4b0a      	ldr	r3, [pc, #40]	; (8003140 <HAL_Delay+0x44>)
 8003118:	781b      	ldrb	r3, [r3, #0]
 800311a:	461a      	mov	r2, r3
 800311c:	68fb      	ldr	r3, [r7, #12]
 800311e:	4413      	add	r3, r2
 8003120:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 8003122:	bf00      	nop
 8003124:	f7ff ffe0 	bl	80030e8 <HAL_GetTick>
 8003128:	4602      	mov	r2, r0
 800312a:	68bb      	ldr	r3, [r7, #8]
 800312c:	1ad3      	subs	r3, r2, r3
 800312e:	68fa      	ldr	r2, [r7, #12]
 8003130:	429a      	cmp	r2, r3
 8003132:	d8f7      	bhi.n	8003124 <HAL_Delay+0x28>
  {
  }
}
 8003134:	bf00      	nop
 8003136:	bf00      	nop
 8003138:	3710      	adds	r7, #16
 800313a:	46bd      	mov	sp, r7
 800313c:	bd80      	pop	{r7, pc}
 800313e:	bf00      	nop
 8003140:	20000010 	.word	0x20000010

08003144 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8003144:	b480      	push	{r7}
 8003146:	b085      	sub	sp, #20
 8003148:	af00      	add	r7, sp, #0
 800314a:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 800314c:	687b      	ldr	r3, [r7, #4]
 800314e:	f003 0307 	and.w	r3, r3, #7
 8003152:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8003154:	4b0c      	ldr	r3, [pc, #48]	; (8003188 <__NVIC_SetPriorityGrouping+0x44>)
 8003156:	68db      	ldr	r3, [r3, #12]
 8003158:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 800315a:	68ba      	ldr	r2, [r7, #8]
 800315c:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8003160:	4013      	ands	r3, r2
 8003162:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos) );               /* Insert write key and priority group */
 8003164:	68fb      	ldr	r3, [r7, #12]
 8003166:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8003168:	68bb      	ldr	r3, [r7, #8]
 800316a:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 800316c:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8003170:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8003174:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8003176:	4a04      	ldr	r2, [pc, #16]	; (8003188 <__NVIC_SetPriorityGrouping+0x44>)
 8003178:	68bb      	ldr	r3, [r7, #8]
 800317a:	60d3      	str	r3, [r2, #12]
}
 800317c:	bf00      	nop
 800317e:	3714      	adds	r7, #20
 8003180:	46bd      	mov	sp, r7
 8003182:	bc80      	pop	{r7}
 8003184:	4770      	bx	lr
 8003186:	bf00      	nop
 8003188:	e000ed00 	.word	0xe000ed00

0800318c <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 800318c:	b480      	push	{r7}
 800318e:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8003190:	4b04      	ldr	r3, [pc, #16]	; (80031a4 <__NVIC_GetPriorityGrouping+0x18>)
 8003192:	68db      	ldr	r3, [r3, #12]
 8003194:	0a1b      	lsrs	r3, r3, #8
 8003196:	f003 0307 	and.w	r3, r3, #7
}
 800319a:	4618      	mov	r0, r3
 800319c:	46bd      	mov	sp, r7
 800319e:	bc80      	pop	{r7}
 80031a0:	4770      	bx	lr
 80031a2:	bf00      	nop
 80031a4:	e000ed00 	.word	0xe000ed00

080031a8 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80031a8:	b480      	push	{r7}
 80031aa:	b083      	sub	sp, #12
 80031ac:	af00      	add	r7, sp, #0
 80031ae:	4603      	mov	r3, r0
 80031b0:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80031b2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80031b6:	2b00      	cmp	r3, #0
 80031b8:	db0b      	blt.n	80031d2 <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 80031ba:	79fb      	ldrb	r3, [r7, #7]
 80031bc:	f003 021f 	and.w	r2, r3, #31
 80031c0:	4906      	ldr	r1, [pc, #24]	; (80031dc <__NVIC_EnableIRQ+0x34>)
 80031c2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80031c6:	095b      	lsrs	r3, r3, #5
 80031c8:	2001      	movs	r0, #1
 80031ca:	fa00 f202 	lsl.w	r2, r0, r2
 80031ce:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 80031d2:	bf00      	nop
 80031d4:	370c      	adds	r7, #12
 80031d6:	46bd      	mov	sp, r7
 80031d8:	bc80      	pop	{r7}
 80031da:	4770      	bx	lr
 80031dc:	e000e100 	.word	0xe000e100

080031e0 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 80031e0:	b480      	push	{r7}
 80031e2:	b083      	sub	sp, #12
 80031e4:	af00      	add	r7, sp, #0
 80031e6:	4603      	mov	r3, r0
 80031e8:	6039      	str	r1, [r7, #0]
 80031ea:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80031ec:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80031f0:	2b00      	cmp	r3, #0
 80031f2:	db0a      	blt.n	800320a <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80031f4:	683b      	ldr	r3, [r7, #0]
 80031f6:	b2da      	uxtb	r2, r3
 80031f8:	490c      	ldr	r1, [pc, #48]	; (800322c <__NVIC_SetPriority+0x4c>)
 80031fa:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80031fe:	0112      	lsls	r2, r2, #4
 8003200:	b2d2      	uxtb	r2, r2
 8003202:	440b      	add	r3, r1
 8003204:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8003208:	e00a      	b.n	8003220 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800320a:	683b      	ldr	r3, [r7, #0]
 800320c:	b2da      	uxtb	r2, r3
 800320e:	4908      	ldr	r1, [pc, #32]	; (8003230 <__NVIC_SetPriority+0x50>)
 8003210:	79fb      	ldrb	r3, [r7, #7]
 8003212:	f003 030f 	and.w	r3, r3, #15
 8003216:	3b04      	subs	r3, #4
 8003218:	0112      	lsls	r2, r2, #4
 800321a:	b2d2      	uxtb	r2, r2
 800321c:	440b      	add	r3, r1
 800321e:	761a      	strb	r2, [r3, #24]
}
 8003220:	bf00      	nop
 8003222:	370c      	adds	r7, #12
 8003224:	46bd      	mov	sp, r7
 8003226:	bc80      	pop	{r7}
 8003228:	4770      	bx	lr
 800322a:	bf00      	nop
 800322c:	e000e100 	.word	0xe000e100
 8003230:	e000ed00 	.word	0xe000ed00

08003234 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8003234:	b480      	push	{r7}
 8003236:	b089      	sub	sp, #36	; 0x24
 8003238:	af00      	add	r7, sp, #0
 800323a:	60f8      	str	r0, [r7, #12]
 800323c:	60b9      	str	r1, [r7, #8]
 800323e:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8003240:	68fb      	ldr	r3, [r7, #12]
 8003242:	f003 0307 	and.w	r3, r3, #7
 8003246:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8003248:	69fb      	ldr	r3, [r7, #28]
 800324a:	f1c3 0307 	rsb	r3, r3, #7
 800324e:	2b04      	cmp	r3, #4
 8003250:	bf28      	it	cs
 8003252:	2304      	movcs	r3, #4
 8003254:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8003256:	69fb      	ldr	r3, [r7, #28]
 8003258:	3304      	adds	r3, #4
 800325a:	2b06      	cmp	r3, #6
 800325c:	d902      	bls.n	8003264 <NVIC_EncodePriority+0x30>
 800325e:	69fb      	ldr	r3, [r7, #28]
 8003260:	3b03      	subs	r3, #3
 8003262:	e000      	b.n	8003266 <NVIC_EncodePriority+0x32>
 8003264:	2300      	movs	r3, #0
 8003266:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8003268:	f04f 32ff 	mov.w	r2, #4294967295
 800326c:	69bb      	ldr	r3, [r7, #24]
 800326e:	fa02 f303 	lsl.w	r3, r2, r3
 8003272:	43da      	mvns	r2, r3
 8003274:	68bb      	ldr	r3, [r7, #8]
 8003276:	401a      	ands	r2, r3
 8003278:	697b      	ldr	r3, [r7, #20]
 800327a:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 800327c:	f04f 31ff 	mov.w	r1, #4294967295
 8003280:	697b      	ldr	r3, [r7, #20]
 8003282:	fa01 f303 	lsl.w	r3, r1, r3
 8003286:	43d9      	mvns	r1, r3
 8003288:	687b      	ldr	r3, [r7, #4]
 800328a:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 800328c:	4313      	orrs	r3, r2
         );
}
 800328e:	4618      	mov	r0, r3
 8003290:	3724      	adds	r7, #36	; 0x24
 8003292:	46bd      	mov	sp, r7
 8003294:	bc80      	pop	{r7}
 8003296:	4770      	bx	lr

08003298 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8003298:	b580      	push	{r7, lr}
 800329a:	b082      	sub	sp, #8
 800329c:	af00      	add	r7, sp, #0
 800329e:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 80032a0:	687b      	ldr	r3, [r7, #4]
 80032a2:	3b01      	subs	r3, #1
 80032a4:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 80032a8:	d301      	bcc.n	80032ae <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 80032aa:	2301      	movs	r3, #1
 80032ac:	e00f      	b.n	80032ce <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 80032ae:	4a0a      	ldr	r2, [pc, #40]	; (80032d8 <SysTick_Config+0x40>)
 80032b0:	687b      	ldr	r3, [r7, #4]
 80032b2:	3b01      	subs	r3, #1
 80032b4:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 80032b6:	210f      	movs	r1, #15
 80032b8:	f04f 30ff 	mov.w	r0, #4294967295
 80032bc:	f7ff ff90 	bl	80031e0 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 80032c0:	4b05      	ldr	r3, [pc, #20]	; (80032d8 <SysTick_Config+0x40>)
 80032c2:	2200      	movs	r2, #0
 80032c4:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 80032c6:	4b04      	ldr	r3, [pc, #16]	; (80032d8 <SysTick_Config+0x40>)
 80032c8:	2207      	movs	r2, #7
 80032ca:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 80032cc:	2300      	movs	r3, #0
}
 80032ce:	4618      	mov	r0, r3
 80032d0:	3708      	adds	r7, #8
 80032d2:	46bd      	mov	sp, r7
 80032d4:	bd80      	pop	{r7, pc}
 80032d6:	bf00      	nop
 80032d8:	e000e010 	.word	0xe000e010

080032dc <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80032dc:	b580      	push	{r7, lr}
 80032de:	b082      	sub	sp, #8
 80032e0:	af00      	add	r7, sp, #0
 80032e2:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 80032e4:	6878      	ldr	r0, [r7, #4]
 80032e6:	f7ff ff2d 	bl	8003144 <__NVIC_SetPriorityGrouping>
}
 80032ea:	bf00      	nop
 80032ec:	3708      	adds	r7, #8
 80032ee:	46bd      	mov	sp, r7
 80032f0:	bd80      	pop	{r7, pc}

080032f2 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 80032f2:	b580      	push	{r7, lr}
 80032f4:	b086      	sub	sp, #24
 80032f6:	af00      	add	r7, sp, #0
 80032f8:	4603      	mov	r3, r0
 80032fa:	60b9      	str	r1, [r7, #8]
 80032fc:	607a      	str	r2, [r7, #4]
 80032fe:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8003300:	2300      	movs	r3, #0
 8003302:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8003304:	f7ff ff42 	bl	800318c <__NVIC_GetPriorityGrouping>
 8003308:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 800330a:	687a      	ldr	r2, [r7, #4]
 800330c:	68b9      	ldr	r1, [r7, #8]
 800330e:	6978      	ldr	r0, [r7, #20]
 8003310:	f7ff ff90 	bl	8003234 <NVIC_EncodePriority>
 8003314:	4602      	mov	r2, r0
 8003316:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800331a:	4611      	mov	r1, r2
 800331c:	4618      	mov	r0, r3
 800331e:	f7ff ff5f 	bl	80031e0 <__NVIC_SetPriority>
}
 8003322:	bf00      	nop
 8003324:	3718      	adds	r7, #24
 8003326:	46bd      	mov	sp, r7
 8003328:	bd80      	pop	{r7, pc}

0800332a <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f10xxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 800332a:	b580      	push	{r7, lr}
 800332c:	b082      	sub	sp, #8
 800332e:	af00      	add	r7, sp, #0
 8003330:	4603      	mov	r3, r0
 8003332:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8003334:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003338:	4618      	mov	r0, r3
 800333a:	f7ff ff35 	bl	80031a8 <__NVIC_EnableIRQ>
}
 800333e:	bf00      	nop
 8003340:	3708      	adds	r7, #8
 8003342:	46bd      	mov	sp, r7
 8003344:	bd80      	pop	{r7, pc}

08003346 <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8003346:	b580      	push	{r7, lr}
 8003348:	b082      	sub	sp, #8
 800334a:	af00      	add	r7, sp, #0
 800334c:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 800334e:	6878      	ldr	r0, [r7, #4]
 8003350:	f7ff ffa2 	bl	8003298 <SysTick_Config>
 8003354:	4603      	mov	r3, r0
}
 8003356:	4618      	mov	r0, r3
 8003358:	3708      	adds	r7, #8
 800335a:	46bd      	mov	sp, r7
 800335c:	bd80      	pop	{r7, pc}
	...

08003360 <HAL_DMA_Init>:
  * @param  hdma: Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 8003360:	b480      	push	{r7}
 8003362:	b085      	sub	sp, #20
 8003364:	af00      	add	r7, sp, #0
 8003366:	6078      	str	r0, [r7, #4]
  uint32_t tmp = 0U;
 8003368:	2300      	movs	r3, #0
 800336a:	60fb      	str	r3, [r7, #12]

  /* Check the DMA handle allocation */
  if(hdma == NULL)
 800336c:	687b      	ldr	r3, [r7, #4]
 800336e:	2b00      	cmp	r3, #0
 8003370:	d101      	bne.n	8003376 <HAL_DMA_Init+0x16>
  {
    return HAL_ERROR;
 8003372:	2301      	movs	r3, #1
 8003374:	e059      	b.n	800342a <HAL_DMA_Init+0xca>
  assert_param(IS_DMA_MODE(hdma->Init.Mode));
  assert_param(IS_DMA_PRIORITY(hdma->Init.Priority));

#if defined (DMA2)
  /* calculation of the channel index */
  if ((uint32_t)(hdma->Instance) < (uint32_t)(DMA2_Channel1))
 8003376:	687b      	ldr	r3, [r7, #4]
 8003378:	681b      	ldr	r3, [r3, #0]
 800337a:	461a      	mov	r2, r3
 800337c:	4b2d      	ldr	r3, [pc, #180]	; (8003434 <HAL_DMA_Init+0xd4>)
 800337e:	429a      	cmp	r2, r3
 8003380:	d80f      	bhi.n	80033a2 <HAL_DMA_Init+0x42>
  {
    /* DMA1 */
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA1_Channel1) / ((uint32_t)DMA1_Channel2 - (uint32_t)DMA1_Channel1)) << 2;
 8003382:	687b      	ldr	r3, [r7, #4]
 8003384:	681b      	ldr	r3, [r3, #0]
 8003386:	461a      	mov	r2, r3
 8003388:	4b2b      	ldr	r3, [pc, #172]	; (8003438 <HAL_DMA_Init+0xd8>)
 800338a:	4413      	add	r3, r2
 800338c:	4a2b      	ldr	r2, [pc, #172]	; (800343c <HAL_DMA_Init+0xdc>)
 800338e:	fba2 2303 	umull	r2, r3, r2, r3
 8003392:	091b      	lsrs	r3, r3, #4
 8003394:	009a      	lsls	r2, r3, #2
 8003396:	687b      	ldr	r3, [r7, #4]
 8003398:	641a      	str	r2, [r3, #64]	; 0x40
    hdma->DmaBaseAddress = DMA1;
 800339a:	687b      	ldr	r3, [r7, #4]
 800339c:	4a28      	ldr	r2, [pc, #160]	; (8003440 <HAL_DMA_Init+0xe0>)
 800339e:	63da      	str	r2, [r3, #60]	; 0x3c
 80033a0:	e00e      	b.n	80033c0 <HAL_DMA_Init+0x60>
  }
  else 
  {
    /* DMA2 */
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA2_Channel1) / ((uint32_t)DMA2_Channel2 - (uint32_t)DMA2_Channel1)) << 2;
 80033a2:	687b      	ldr	r3, [r7, #4]
 80033a4:	681b      	ldr	r3, [r3, #0]
 80033a6:	461a      	mov	r2, r3
 80033a8:	4b26      	ldr	r3, [pc, #152]	; (8003444 <HAL_DMA_Init+0xe4>)
 80033aa:	4413      	add	r3, r2
 80033ac:	4a23      	ldr	r2, [pc, #140]	; (800343c <HAL_DMA_Init+0xdc>)
 80033ae:	fba2 2303 	umull	r2, r3, r2, r3
 80033b2:	091b      	lsrs	r3, r3, #4
 80033b4:	009a      	lsls	r2, r3, #2
 80033b6:	687b      	ldr	r3, [r7, #4]
 80033b8:	641a      	str	r2, [r3, #64]	; 0x40
    hdma->DmaBaseAddress = DMA2;
 80033ba:	687b      	ldr	r3, [r7, #4]
 80033bc:	4a22      	ldr	r2, [pc, #136]	; (8003448 <HAL_DMA_Init+0xe8>)
 80033be:	63da      	str	r2, [r3, #60]	; 0x3c
  hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA1_Channel1) / ((uint32_t)DMA1_Channel2 - (uint32_t)DMA1_Channel1)) << 2;
  hdma->DmaBaseAddress = DMA1;
#endif /* DMA2 */

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 80033c0:	687b      	ldr	r3, [r7, #4]
 80033c2:	2202      	movs	r2, #2
 80033c4:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21

  /* Get the CR register value */
  tmp = hdma->Instance->CCR;
 80033c8:	687b      	ldr	r3, [r7, #4]
 80033ca:	681b      	ldr	r3, [r3, #0]
 80033cc:	681b      	ldr	r3, [r3, #0]
 80033ce:	60fb      	str	r3, [r7, #12]

  /* Clear PL, MSIZE, PSIZE, MINC, PINC, CIRC and DIR bits */
  tmp &= ((uint32_t)~(DMA_CCR_PL    | DMA_CCR_MSIZE  | DMA_CCR_PSIZE  | \
 80033d0:	68fb      	ldr	r3, [r7, #12]
 80033d2:	f423 537f 	bic.w	r3, r3, #16320	; 0x3fc0
 80033d6:	f023 0330 	bic.w	r3, r3, #48	; 0x30
 80033da:	60fb      	str	r3, [r7, #12]
                      DMA_CCR_MINC  | DMA_CCR_PINC   | DMA_CCR_CIRC   | \
                      DMA_CCR_DIR));

  /* Prepare the DMA Channel configuration */
  tmp |=  hdma->Init.Direction        |
 80033dc:	687b      	ldr	r3, [r7, #4]
 80033de:	685a      	ldr	r2, [r3, #4]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 80033e0:	687b      	ldr	r3, [r7, #4]
 80033e2:	689b      	ldr	r3, [r3, #8]
  tmp |=  hdma->Init.Direction        |
 80033e4:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 80033e6:	687b      	ldr	r3, [r7, #4]
 80033e8:	68db      	ldr	r3, [r3, #12]
 80033ea:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 80033ec:	687b      	ldr	r3, [r7, #4]
 80033ee:	691b      	ldr	r3, [r3, #16]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 80033f0:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 80033f2:	687b      	ldr	r3, [r7, #4]
 80033f4:	695b      	ldr	r3, [r3, #20]
 80033f6:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 80033f8:	687b      	ldr	r3, [r7, #4]
 80033fa:	699b      	ldr	r3, [r3, #24]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 80033fc:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 80033fe:	687b      	ldr	r3, [r7, #4]
 8003400:	69db      	ldr	r3, [r3, #28]
 8003402:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Direction        |
 8003404:	68fa      	ldr	r2, [r7, #12]
 8003406:	4313      	orrs	r3, r2
 8003408:	60fb      	str	r3, [r7, #12]

  /* Write to DMA Channel CR register */
  hdma->Instance->CCR = tmp;
 800340a:	687b      	ldr	r3, [r7, #4]
 800340c:	681b      	ldr	r3, [r3, #0]
 800340e:	68fa      	ldr	r2, [r7, #12]
 8003410:	601a      	str	r2, [r3, #0]

  /* Initialise the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8003412:	687b      	ldr	r3, [r7, #4]
 8003414:	2200      	movs	r2, #0
 8003416:	639a      	str	r2, [r3, #56]	; 0x38

  /* Initialize the DMA state*/
  hdma->State = HAL_DMA_STATE_READY;
 8003418:	687b      	ldr	r3, [r7, #4]
 800341a:	2201      	movs	r2, #1
 800341c:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21
  /* Allocate lock resource and initialize it */
  hdma->Lock = HAL_UNLOCKED;
 8003420:	687b      	ldr	r3, [r7, #4]
 8003422:	2200      	movs	r2, #0
 8003424:	f883 2020 	strb.w	r2, [r3, #32]

  return HAL_OK;
 8003428:	2300      	movs	r3, #0
}
 800342a:	4618      	mov	r0, r3
 800342c:	3714      	adds	r7, #20
 800342e:	46bd      	mov	sp, r7
 8003430:	bc80      	pop	{r7}
 8003432:	4770      	bx	lr
 8003434:	40020407 	.word	0x40020407
 8003438:	bffdfff8 	.word	0xbffdfff8
 800343c:	cccccccd 	.word	0xcccccccd
 8003440:	40020000 	.word	0x40020000
 8003444:	bffdfbf8 	.word	0xbffdfbf8
 8003448:	40020400 	.word	0x40020400

0800344c <HAL_DMA_Start_IT>:
  * @param  DstAddress: The destination memory Buffer address
  * @param  DataLength: The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 800344c:	b580      	push	{r7, lr}
 800344e:	b086      	sub	sp, #24
 8003450:	af00      	add	r7, sp, #0
 8003452:	60f8      	str	r0, [r7, #12]
 8003454:	60b9      	str	r1, [r7, #8]
 8003456:	607a      	str	r2, [r7, #4]
 8003458:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 800345a:	2300      	movs	r3, #0
 800345c:	75fb      	strb	r3, [r7, #23]

  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));

  /* Process locked */
  __HAL_LOCK(hdma);
 800345e:	68fb      	ldr	r3, [r7, #12]
 8003460:	f893 3020 	ldrb.w	r3, [r3, #32]
 8003464:	2b01      	cmp	r3, #1
 8003466:	d101      	bne.n	800346c <HAL_DMA_Start_IT+0x20>
 8003468:	2302      	movs	r3, #2
 800346a:	e04b      	b.n	8003504 <HAL_DMA_Start_IT+0xb8>
 800346c:	68fb      	ldr	r3, [r7, #12]
 800346e:	2201      	movs	r2, #1
 8003470:	f883 2020 	strb.w	r2, [r3, #32]
  
  if(HAL_DMA_STATE_READY == hdma->State)
 8003474:	68fb      	ldr	r3, [r7, #12]
 8003476:	f893 3021 	ldrb.w	r3, [r3, #33]	; 0x21
 800347a:	b2db      	uxtb	r3, r3
 800347c:	2b01      	cmp	r3, #1
 800347e:	d13a      	bne.n	80034f6 <HAL_DMA_Start_IT+0xaa>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 8003480:	68fb      	ldr	r3, [r7, #12]
 8003482:	2202      	movs	r2, #2
 8003484:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8003488:	68fb      	ldr	r3, [r7, #12]
 800348a:	2200      	movs	r2, #0
 800348c:	639a      	str	r2, [r3, #56]	; 0x38
    
    /* Disable the peripheral */
    __HAL_DMA_DISABLE(hdma);
 800348e:	68fb      	ldr	r3, [r7, #12]
 8003490:	681b      	ldr	r3, [r3, #0]
 8003492:	681a      	ldr	r2, [r3, #0]
 8003494:	68fb      	ldr	r3, [r7, #12]
 8003496:	681b      	ldr	r3, [r3, #0]
 8003498:	f022 0201 	bic.w	r2, r2, #1
 800349c:	601a      	str	r2, [r3, #0]
    
    /* Configure the source, destination address and the data length & clear flags*/
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 800349e:	683b      	ldr	r3, [r7, #0]
 80034a0:	687a      	ldr	r2, [r7, #4]
 80034a2:	68b9      	ldr	r1, [r7, #8]
 80034a4:	68f8      	ldr	r0, [r7, #12]
 80034a6:	f000 fbbe 	bl	8003c26 <DMA_SetConfig>
    
    /* Enable the transfer complete interrupt */
    /* Enable the transfer Error interrupt */
    if(NULL != hdma->XferHalfCpltCallback)
 80034aa:	68fb      	ldr	r3, [r7, #12]
 80034ac:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80034ae:	2b00      	cmp	r3, #0
 80034b0:	d008      	beq.n	80034c4 <HAL_DMA_Start_IT+0x78>
    {
      /* Enable the Half transfer complete interrupt as well */
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 80034b2:	68fb      	ldr	r3, [r7, #12]
 80034b4:	681b      	ldr	r3, [r3, #0]
 80034b6:	681a      	ldr	r2, [r3, #0]
 80034b8:	68fb      	ldr	r3, [r7, #12]
 80034ba:	681b      	ldr	r3, [r3, #0]
 80034bc:	f042 020e 	orr.w	r2, r2, #14
 80034c0:	601a      	str	r2, [r3, #0]
 80034c2:	e00f      	b.n	80034e4 <HAL_DMA_Start_IT+0x98>
    }
    else
    {
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 80034c4:	68fb      	ldr	r3, [r7, #12]
 80034c6:	681b      	ldr	r3, [r3, #0]
 80034c8:	681a      	ldr	r2, [r3, #0]
 80034ca:	68fb      	ldr	r3, [r7, #12]
 80034cc:	681b      	ldr	r3, [r3, #0]
 80034ce:	f022 0204 	bic.w	r2, r2, #4
 80034d2:	601a      	str	r2, [r3, #0]
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_TE));
 80034d4:	68fb      	ldr	r3, [r7, #12]
 80034d6:	681b      	ldr	r3, [r3, #0]
 80034d8:	681a      	ldr	r2, [r3, #0]
 80034da:	68fb      	ldr	r3, [r7, #12]
 80034dc:	681b      	ldr	r3, [r3, #0]
 80034de:	f042 020a 	orr.w	r2, r2, #10
 80034e2:	601a      	str	r2, [r3, #0]
    }
    /* Enable the Peripheral */
    __HAL_DMA_ENABLE(hdma);
 80034e4:	68fb      	ldr	r3, [r7, #12]
 80034e6:	681b      	ldr	r3, [r3, #0]
 80034e8:	681a      	ldr	r2, [r3, #0]
 80034ea:	68fb      	ldr	r3, [r7, #12]
 80034ec:	681b      	ldr	r3, [r3, #0]
 80034ee:	f042 0201 	orr.w	r2, r2, #1
 80034f2:	601a      	str	r2, [r3, #0]
 80034f4:	e005      	b.n	8003502 <HAL_DMA_Start_IT+0xb6>
  }
  else
  {      
    /* Process Unlocked */
    __HAL_UNLOCK(hdma); 
 80034f6:	68fb      	ldr	r3, [r7, #12]
 80034f8:	2200      	movs	r2, #0
 80034fa:	f883 2020 	strb.w	r2, [r3, #32]

    /* Remain BUSY */
    status = HAL_BUSY;
 80034fe:	2302      	movs	r3, #2
 8003500:	75fb      	strb	r3, [r7, #23]
  }    
  return status;
 8003502:	7dfb      	ldrb	r3, [r7, #23]
}
 8003504:	4618      	mov	r0, r3
 8003506:	3718      	adds	r7, #24
 8003508:	46bd      	mov	sp, r7
 800350a:	bd80      	pop	{r7, pc}

0800350c <HAL_DMA_Abort>:
  * @param  hdma: pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 800350c:	b480      	push	{r7}
 800350e:	b085      	sub	sp, #20
 8003510:	af00      	add	r7, sp, #0
 8003512:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8003514:	2300      	movs	r3, #0
 8003516:	73fb      	strb	r3, [r7, #15]
  
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8003518:	687b      	ldr	r3, [r7, #4]
 800351a:	f893 3021 	ldrb.w	r3, [r3, #33]	; 0x21
 800351e:	b2db      	uxtb	r3, r3
 8003520:	2b02      	cmp	r3, #2
 8003522:	d008      	beq.n	8003536 <HAL_DMA_Abort+0x2a>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8003524:	687b      	ldr	r3, [r7, #4]
 8003526:	2204      	movs	r2, #4
 8003528:	639a      	str	r2, [r3, #56]	; 0x38
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 800352a:	687b      	ldr	r3, [r7, #4]
 800352c:	2200      	movs	r2, #0
 800352e:	f883 2020 	strb.w	r2, [r3, #32]
    
    return HAL_ERROR;
 8003532:	2301      	movs	r3, #1
 8003534:	e020      	b.n	8003578 <HAL_DMA_Abort+0x6c>
  }
  else

  {
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8003536:	687b      	ldr	r3, [r7, #4]
 8003538:	681b      	ldr	r3, [r3, #0]
 800353a:	681a      	ldr	r2, [r3, #0]
 800353c:	687b      	ldr	r3, [r7, #4]
 800353e:	681b      	ldr	r3, [r3, #0]
 8003540:	f022 020e 	bic.w	r2, r2, #14
 8003544:	601a      	str	r2, [r3, #0]
      
    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 8003546:	687b      	ldr	r3, [r7, #4]
 8003548:	681b      	ldr	r3, [r3, #0]
 800354a:	681a      	ldr	r2, [r3, #0]
 800354c:	687b      	ldr	r3, [r7, #4]
 800354e:	681b      	ldr	r3, [r3, #0]
 8003550:	f022 0201 	bic.w	r2, r2, #1
 8003554:	601a      	str	r2, [r3, #0]
      
    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << hdma->ChannelIndex);
 8003556:	687b      	ldr	r3, [r7, #4]
 8003558:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 800355a:	687b      	ldr	r3, [r7, #4]
 800355c:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800355e:	2101      	movs	r1, #1
 8003560:	fa01 f202 	lsl.w	r2, r1, r2
 8003564:	605a      	str	r2, [r3, #4]
  }
  /* Change the DMA state */
  hdma->State = HAL_DMA_STATE_READY;
 8003566:	687b      	ldr	r3, [r7, #4]
 8003568:	2201      	movs	r2, #1
 800356a:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21

  /* Process Unlocked */
  __HAL_UNLOCK(hdma);      
 800356e:	687b      	ldr	r3, [r7, #4]
 8003570:	2200      	movs	r2, #0
 8003572:	f883 2020 	strb.w	r2, [r3, #32]
  
  return status; 
 8003576:	7bfb      	ldrb	r3, [r7, #15]
}
 8003578:	4618      	mov	r0, r3
 800357a:	3714      	adds	r7, #20
 800357c:	46bd      	mov	sp, r7
 800357e:	bc80      	pop	{r7}
 8003580:	4770      	bx	lr
	...

08003584 <HAL_DMA_Abort_IT>:
  * @param  hdma  : pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{  
 8003584:	b580      	push	{r7, lr}
 8003586:	b084      	sub	sp, #16
 8003588:	af00      	add	r7, sp, #0
 800358a:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 800358c:	2300      	movs	r3, #0
 800358e:	73fb      	strb	r3, [r7, #15]
  
  if(HAL_DMA_STATE_BUSY != hdma->State)
 8003590:	687b      	ldr	r3, [r7, #4]
 8003592:	f893 3021 	ldrb.w	r3, [r3, #33]	; 0x21
 8003596:	b2db      	uxtb	r3, r3
 8003598:	2b02      	cmp	r3, #2
 800359a:	d005      	beq.n	80035a8 <HAL_DMA_Abort_IT+0x24>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 800359c:	687b      	ldr	r3, [r7, #4]
 800359e:	2204      	movs	r2, #4
 80035a0:	639a      	str	r2, [r3, #56]	; 0x38
        
    status = HAL_ERROR;
 80035a2:	2301      	movs	r3, #1
 80035a4:	73fb      	strb	r3, [r7, #15]
 80035a6:	e0d6      	b.n	8003756 <HAL_DMA_Abort_IT+0x1d2>
  }
  else
  { 
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 80035a8:	687b      	ldr	r3, [r7, #4]
 80035aa:	681b      	ldr	r3, [r3, #0]
 80035ac:	681a      	ldr	r2, [r3, #0]
 80035ae:	687b      	ldr	r3, [r7, #4]
 80035b0:	681b      	ldr	r3, [r3, #0]
 80035b2:	f022 020e 	bic.w	r2, r2, #14
 80035b6:	601a      	str	r2, [r3, #0]

    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 80035b8:	687b      	ldr	r3, [r7, #4]
 80035ba:	681b      	ldr	r3, [r3, #0]
 80035bc:	681a      	ldr	r2, [r3, #0]
 80035be:	687b      	ldr	r3, [r7, #4]
 80035c0:	681b      	ldr	r3, [r3, #0]
 80035c2:	f022 0201 	bic.w	r2, r2, #1
 80035c6:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    __HAL_DMA_CLEAR_FLAG(hdma, __HAL_DMA_GET_GI_FLAG_INDEX(hdma));
 80035c8:	687b      	ldr	r3, [r7, #4]
 80035ca:	681b      	ldr	r3, [r3, #0]
 80035cc:	461a      	mov	r2, r3
 80035ce:	4b64      	ldr	r3, [pc, #400]	; (8003760 <HAL_DMA_Abort_IT+0x1dc>)
 80035d0:	429a      	cmp	r2, r3
 80035d2:	d958      	bls.n	8003686 <HAL_DMA_Abort_IT+0x102>
 80035d4:	687b      	ldr	r3, [r7, #4]
 80035d6:	681b      	ldr	r3, [r3, #0]
 80035d8:	4a62      	ldr	r2, [pc, #392]	; (8003764 <HAL_DMA_Abort_IT+0x1e0>)
 80035da:	4293      	cmp	r3, r2
 80035dc:	d04f      	beq.n	800367e <HAL_DMA_Abort_IT+0xfa>
 80035de:	687b      	ldr	r3, [r7, #4]
 80035e0:	681b      	ldr	r3, [r3, #0]
 80035e2:	4a61      	ldr	r2, [pc, #388]	; (8003768 <HAL_DMA_Abort_IT+0x1e4>)
 80035e4:	4293      	cmp	r3, r2
 80035e6:	d048      	beq.n	800367a <HAL_DMA_Abort_IT+0xf6>
 80035e8:	687b      	ldr	r3, [r7, #4]
 80035ea:	681b      	ldr	r3, [r3, #0]
 80035ec:	4a5f      	ldr	r2, [pc, #380]	; (800376c <HAL_DMA_Abort_IT+0x1e8>)
 80035ee:	4293      	cmp	r3, r2
 80035f0:	d040      	beq.n	8003674 <HAL_DMA_Abort_IT+0xf0>
 80035f2:	687b      	ldr	r3, [r7, #4]
 80035f4:	681b      	ldr	r3, [r3, #0]
 80035f6:	4a5e      	ldr	r2, [pc, #376]	; (8003770 <HAL_DMA_Abort_IT+0x1ec>)
 80035f8:	4293      	cmp	r3, r2
 80035fa:	d038      	beq.n	800366e <HAL_DMA_Abort_IT+0xea>
 80035fc:	687b      	ldr	r3, [r7, #4]
 80035fe:	681b      	ldr	r3, [r3, #0]
 8003600:	4a5c      	ldr	r2, [pc, #368]	; (8003774 <HAL_DMA_Abort_IT+0x1f0>)
 8003602:	4293      	cmp	r3, r2
 8003604:	d030      	beq.n	8003668 <HAL_DMA_Abort_IT+0xe4>
 8003606:	687b      	ldr	r3, [r7, #4]
 8003608:	681b      	ldr	r3, [r3, #0]
 800360a:	4a5b      	ldr	r2, [pc, #364]	; (8003778 <HAL_DMA_Abort_IT+0x1f4>)
 800360c:	4293      	cmp	r3, r2
 800360e:	d028      	beq.n	8003662 <HAL_DMA_Abort_IT+0xde>
 8003610:	687b      	ldr	r3, [r7, #4]
 8003612:	681b      	ldr	r3, [r3, #0]
 8003614:	4a52      	ldr	r2, [pc, #328]	; (8003760 <HAL_DMA_Abort_IT+0x1dc>)
 8003616:	4293      	cmp	r3, r2
 8003618:	d020      	beq.n	800365c <HAL_DMA_Abort_IT+0xd8>
 800361a:	687b      	ldr	r3, [r7, #4]
 800361c:	681b      	ldr	r3, [r3, #0]
 800361e:	4a57      	ldr	r2, [pc, #348]	; (800377c <HAL_DMA_Abort_IT+0x1f8>)
 8003620:	4293      	cmp	r3, r2
 8003622:	d019      	beq.n	8003658 <HAL_DMA_Abort_IT+0xd4>
 8003624:	687b      	ldr	r3, [r7, #4]
 8003626:	681b      	ldr	r3, [r3, #0]
 8003628:	4a55      	ldr	r2, [pc, #340]	; (8003780 <HAL_DMA_Abort_IT+0x1fc>)
 800362a:	4293      	cmp	r3, r2
 800362c:	d012      	beq.n	8003654 <HAL_DMA_Abort_IT+0xd0>
 800362e:	687b      	ldr	r3, [r7, #4]
 8003630:	681b      	ldr	r3, [r3, #0]
 8003632:	4a54      	ldr	r2, [pc, #336]	; (8003784 <HAL_DMA_Abort_IT+0x200>)
 8003634:	4293      	cmp	r3, r2
 8003636:	d00a      	beq.n	800364e <HAL_DMA_Abort_IT+0xca>
 8003638:	687b      	ldr	r3, [r7, #4]
 800363a:	681b      	ldr	r3, [r3, #0]
 800363c:	4a52      	ldr	r2, [pc, #328]	; (8003788 <HAL_DMA_Abort_IT+0x204>)
 800363e:	4293      	cmp	r3, r2
 8003640:	d102      	bne.n	8003648 <HAL_DMA_Abort_IT+0xc4>
 8003642:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8003646:	e01b      	b.n	8003680 <HAL_DMA_Abort_IT+0xfc>
 8003648:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 800364c:	e018      	b.n	8003680 <HAL_DMA_Abort_IT+0xfc>
 800364e:	f44f 7380 	mov.w	r3, #256	; 0x100
 8003652:	e015      	b.n	8003680 <HAL_DMA_Abort_IT+0xfc>
 8003654:	2310      	movs	r3, #16
 8003656:	e013      	b.n	8003680 <HAL_DMA_Abort_IT+0xfc>
 8003658:	2301      	movs	r3, #1
 800365a:	e011      	b.n	8003680 <HAL_DMA_Abort_IT+0xfc>
 800365c:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 8003660:	e00e      	b.n	8003680 <HAL_DMA_Abort_IT+0xfc>
 8003662:	f44f 1380 	mov.w	r3, #1048576	; 0x100000
 8003666:	e00b      	b.n	8003680 <HAL_DMA_Abort_IT+0xfc>
 8003668:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 800366c:	e008      	b.n	8003680 <HAL_DMA_Abort_IT+0xfc>
 800366e:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8003672:	e005      	b.n	8003680 <HAL_DMA_Abort_IT+0xfc>
 8003674:	f44f 7380 	mov.w	r3, #256	; 0x100
 8003678:	e002      	b.n	8003680 <HAL_DMA_Abort_IT+0xfc>
 800367a:	2310      	movs	r3, #16
 800367c:	e000      	b.n	8003680 <HAL_DMA_Abort_IT+0xfc>
 800367e:	2301      	movs	r3, #1
 8003680:	4a42      	ldr	r2, [pc, #264]	; (800378c <HAL_DMA_Abort_IT+0x208>)
 8003682:	6053      	str	r3, [r2, #4]
 8003684:	e057      	b.n	8003736 <HAL_DMA_Abort_IT+0x1b2>
 8003686:	687b      	ldr	r3, [r7, #4]
 8003688:	681b      	ldr	r3, [r3, #0]
 800368a:	4a36      	ldr	r2, [pc, #216]	; (8003764 <HAL_DMA_Abort_IT+0x1e0>)
 800368c:	4293      	cmp	r3, r2
 800368e:	d04f      	beq.n	8003730 <HAL_DMA_Abort_IT+0x1ac>
 8003690:	687b      	ldr	r3, [r7, #4]
 8003692:	681b      	ldr	r3, [r3, #0]
 8003694:	4a34      	ldr	r2, [pc, #208]	; (8003768 <HAL_DMA_Abort_IT+0x1e4>)
 8003696:	4293      	cmp	r3, r2
 8003698:	d048      	beq.n	800372c <HAL_DMA_Abort_IT+0x1a8>
 800369a:	687b      	ldr	r3, [r7, #4]
 800369c:	681b      	ldr	r3, [r3, #0]
 800369e:	4a33      	ldr	r2, [pc, #204]	; (800376c <HAL_DMA_Abort_IT+0x1e8>)
 80036a0:	4293      	cmp	r3, r2
 80036a2:	d040      	beq.n	8003726 <HAL_DMA_Abort_IT+0x1a2>
 80036a4:	687b      	ldr	r3, [r7, #4]
 80036a6:	681b      	ldr	r3, [r3, #0]
 80036a8:	4a31      	ldr	r2, [pc, #196]	; (8003770 <HAL_DMA_Abort_IT+0x1ec>)
 80036aa:	4293      	cmp	r3, r2
 80036ac:	d038      	beq.n	8003720 <HAL_DMA_Abort_IT+0x19c>
 80036ae:	687b      	ldr	r3, [r7, #4]
 80036b0:	681b      	ldr	r3, [r3, #0]
 80036b2:	4a30      	ldr	r2, [pc, #192]	; (8003774 <HAL_DMA_Abort_IT+0x1f0>)
 80036b4:	4293      	cmp	r3, r2
 80036b6:	d030      	beq.n	800371a <HAL_DMA_Abort_IT+0x196>
 80036b8:	687b      	ldr	r3, [r7, #4]
 80036ba:	681b      	ldr	r3, [r3, #0]
 80036bc:	4a2e      	ldr	r2, [pc, #184]	; (8003778 <HAL_DMA_Abort_IT+0x1f4>)
 80036be:	4293      	cmp	r3, r2
 80036c0:	d028      	beq.n	8003714 <HAL_DMA_Abort_IT+0x190>
 80036c2:	687b      	ldr	r3, [r7, #4]
 80036c4:	681b      	ldr	r3, [r3, #0]
 80036c6:	4a26      	ldr	r2, [pc, #152]	; (8003760 <HAL_DMA_Abort_IT+0x1dc>)
 80036c8:	4293      	cmp	r3, r2
 80036ca:	d020      	beq.n	800370e <HAL_DMA_Abort_IT+0x18a>
 80036cc:	687b      	ldr	r3, [r7, #4]
 80036ce:	681b      	ldr	r3, [r3, #0]
 80036d0:	4a2a      	ldr	r2, [pc, #168]	; (800377c <HAL_DMA_Abort_IT+0x1f8>)
 80036d2:	4293      	cmp	r3, r2
 80036d4:	d019      	beq.n	800370a <HAL_DMA_Abort_IT+0x186>
 80036d6:	687b      	ldr	r3, [r7, #4]
 80036d8:	681b      	ldr	r3, [r3, #0]
 80036da:	4a29      	ldr	r2, [pc, #164]	; (8003780 <HAL_DMA_Abort_IT+0x1fc>)
 80036dc:	4293      	cmp	r3, r2
 80036de:	d012      	beq.n	8003706 <HAL_DMA_Abort_IT+0x182>
 80036e0:	687b      	ldr	r3, [r7, #4]
 80036e2:	681b      	ldr	r3, [r3, #0]
 80036e4:	4a27      	ldr	r2, [pc, #156]	; (8003784 <HAL_DMA_Abort_IT+0x200>)
 80036e6:	4293      	cmp	r3, r2
 80036e8:	d00a      	beq.n	8003700 <HAL_DMA_Abort_IT+0x17c>
 80036ea:	687b      	ldr	r3, [r7, #4]
 80036ec:	681b      	ldr	r3, [r3, #0]
 80036ee:	4a26      	ldr	r2, [pc, #152]	; (8003788 <HAL_DMA_Abort_IT+0x204>)
 80036f0:	4293      	cmp	r3, r2
 80036f2:	d102      	bne.n	80036fa <HAL_DMA_Abort_IT+0x176>
 80036f4:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 80036f8:	e01b      	b.n	8003732 <HAL_DMA_Abort_IT+0x1ae>
 80036fa:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 80036fe:	e018      	b.n	8003732 <HAL_DMA_Abort_IT+0x1ae>
 8003700:	f44f 7380 	mov.w	r3, #256	; 0x100
 8003704:	e015      	b.n	8003732 <HAL_DMA_Abort_IT+0x1ae>
 8003706:	2310      	movs	r3, #16
 8003708:	e013      	b.n	8003732 <HAL_DMA_Abort_IT+0x1ae>
 800370a:	2301      	movs	r3, #1
 800370c:	e011      	b.n	8003732 <HAL_DMA_Abort_IT+0x1ae>
 800370e:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 8003712:	e00e      	b.n	8003732 <HAL_DMA_Abort_IT+0x1ae>
 8003714:	f44f 1380 	mov.w	r3, #1048576	; 0x100000
 8003718:	e00b      	b.n	8003732 <HAL_DMA_Abort_IT+0x1ae>
 800371a:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 800371e:	e008      	b.n	8003732 <HAL_DMA_Abort_IT+0x1ae>
 8003720:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8003724:	e005      	b.n	8003732 <HAL_DMA_Abort_IT+0x1ae>
 8003726:	f44f 7380 	mov.w	r3, #256	; 0x100
 800372a:	e002      	b.n	8003732 <HAL_DMA_Abort_IT+0x1ae>
 800372c:	2310      	movs	r3, #16
 800372e:	e000      	b.n	8003732 <HAL_DMA_Abort_IT+0x1ae>
 8003730:	2301      	movs	r3, #1
 8003732:	4a17      	ldr	r2, [pc, #92]	; (8003790 <HAL_DMA_Abort_IT+0x20c>)
 8003734:	6053      	str	r3, [r2, #4]

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8003736:	687b      	ldr	r3, [r7, #4]
 8003738:	2201      	movs	r2, #1
 800373a:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 800373e:	687b      	ldr	r3, [r7, #4]
 8003740:	2200      	movs	r2, #0
 8003742:	f883 2020 	strb.w	r2, [r3, #32]

    /* Call User Abort callback */
    if(hdma->XferAbortCallback != NULL)
 8003746:	687b      	ldr	r3, [r7, #4]
 8003748:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800374a:	2b00      	cmp	r3, #0
 800374c:	d003      	beq.n	8003756 <HAL_DMA_Abort_IT+0x1d2>
    {
      hdma->XferAbortCallback(hdma);
 800374e:	687b      	ldr	r3, [r7, #4]
 8003750:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8003752:	6878      	ldr	r0, [r7, #4]
 8003754:	4798      	blx	r3
    } 
  }
  return status;
 8003756:	7bfb      	ldrb	r3, [r7, #15]
}
 8003758:	4618      	mov	r0, r3
 800375a:	3710      	adds	r7, #16
 800375c:	46bd      	mov	sp, r7
 800375e:	bd80      	pop	{r7, pc}
 8003760:	40020080 	.word	0x40020080
 8003764:	40020008 	.word	0x40020008
 8003768:	4002001c 	.word	0x4002001c
 800376c:	40020030 	.word	0x40020030
 8003770:	40020044 	.word	0x40020044
 8003774:	40020058 	.word	0x40020058
 8003778:	4002006c 	.word	0x4002006c
 800377c:	40020408 	.word	0x40020408
 8003780:	4002041c 	.word	0x4002041c
 8003784:	40020430 	.word	0x40020430
 8003788:	40020444 	.word	0x40020444
 800378c:	40020400 	.word	0x40020400
 8003790:	40020000 	.word	0x40020000

08003794 <HAL_DMA_IRQHandler>:
  * @param  hdma: pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.  
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 8003794:	b580      	push	{r7, lr}
 8003796:	b084      	sub	sp, #16
 8003798:	af00      	add	r7, sp, #0
 800379a:	6078      	str	r0, [r7, #4]
  uint32_t flag_it = hdma->DmaBaseAddress->ISR;
 800379c:	687b      	ldr	r3, [r7, #4]
 800379e:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80037a0:	681b      	ldr	r3, [r3, #0]
 80037a2:	60fb      	str	r3, [r7, #12]
  uint32_t source_it = hdma->Instance->CCR;
 80037a4:	687b      	ldr	r3, [r7, #4]
 80037a6:	681b      	ldr	r3, [r3, #0]
 80037a8:	681b      	ldr	r3, [r3, #0]
 80037aa:	60bb      	str	r3, [r7, #8]
  
  /* Half Transfer Complete Interrupt management ******************************/
  if (((flag_it & (DMA_FLAG_HT1 << hdma->ChannelIndex)) != RESET) && ((source_it & DMA_IT_HT) != RESET))
 80037ac:	687b      	ldr	r3, [r7, #4]
 80037ae:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80037b0:	2204      	movs	r2, #4
 80037b2:	409a      	lsls	r2, r3
 80037b4:	68fb      	ldr	r3, [r7, #12]
 80037b6:	4013      	ands	r3, r2
 80037b8:	2b00      	cmp	r3, #0
 80037ba:	f000 80f1 	beq.w	80039a0 <HAL_DMA_IRQHandler+0x20c>
 80037be:	68bb      	ldr	r3, [r7, #8]
 80037c0:	f003 0304 	and.w	r3, r3, #4
 80037c4:	2b00      	cmp	r3, #0
 80037c6:	f000 80eb 	beq.w	80039a0 <HAL_DMA_IRQHandler+0x20c>
  {
    /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
    if((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 80037ca:	687b      	ldr	r3, [r7, #4]
 80037cc:	681b      	ldr	r3, [r3, #0]
 80037ce:	681b      	ldr	r3, [r3, #0]
 80037d0:	f003 0320 	and.w	r3, r3, #32
 80037d4:	2b00      	cmp	r3, #0
 80037d6:	d107      	bne.n	80037e8 <HAL_DMA_IRQHandler+0x54>
    {
      /* Disable the half transfer interrupt */
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 80037d8:	687b      	ldr	r3, [r7, #4]
 80037da:	681b      	ldr	r3, [r3, #0]
 80037dc:	681a      	ldr	r2, [r3, #0]
 80037de:	687b      	ldr	r3, [r7, #4]
 80037e0:	681b      	ldr	r3, [r3, #0]
 80037e2:	f022 0204 	bic.w	r2, r2, #4
 80037e6:	601a      	str	r2, [r3, #0]
    }
    /* Clear the half transfer complete flag */
    __HAL_DMA_CLEAR_FLAG(hdma, __HAL_DMA_GET_HT_FLAG_INDEX(hdma));
 80037e8:	687b      	ldr	r3, [r7, #4]
 80037ea:	681b      	ldr	r3, [r3, #0]
 80037ec:	461a      	mov	r2, r3
 80037ee:	4b5f      	ldr	r3, [pc, #380]	; (800396c <HAL_DMA_IRQHandler+0x1d8>)
 80037f0:	429a      	cmp	r2, r3
 80037f2:	d958      	bls.n	80038a6 <HAL_DMA_IRQHandler+0x112>
 80037f4:	687b      	ldr	r3, [r7, #4]
 80037f6:	681b      	ldr	r3, [r3, #0]
 80037f8:	4a5d      	ldr	r2, [pc, #372]	; (8003970 <HAL_DMA_IRQHandler+0x1dc>)
 80037fa:	4293      	cmp	r3, r2
 80037fc:	d04f      	beq.n	800389e <HAL_DMA_IRQHandler+0x10a>
 80037fe:	687b      	ldr	r3, [r7, #4]
 8003800:	681b      	ldr	r3, [r3, #0]
 8003802:	4a5c      	ldr	r2, [pc, #368]	; (8003974 <HAL_DMA_IRQHandler+0x1e0>)
 8003804:	4293      	cmp	r3, r2
 8003806:	d048      	beq.n	800389a <HAL_DMA_IRQHandler+0x106>
 8003808:	687b      	ldr	r3, [r7, #4]
 800380a:	681b      	ldr	r3, [r3, #0]
 800380c:	4a5a      	ldr	r2, [pc, #360]	; (8003978 <HAL_DMA_IRQHandler+0x1e4>)
 800380e:	4293      	cmp	r3, r2
 8003810:	d040      	beq.n	8003894 <HAL_DMA_IRQHandler+0x100>
 8003812:	687b      	ldr	r3, [r7, #4]
 8003814:	681b      	ldr	r3, [r3, #0]
 8003816:	4a59      	ldr	r2, [pc, #356]	; (800397c <HAL_DMA_IRQHandler+0x1e8>)
 8003818:	4293      	cmp	r3, r2
 800381a:	d038      	beq.n	800388e <HAL_DMA_IRQHandler+0xfa>
 800381c:	687b      	ldr	r3, [r7, #4]
 800381e:	681b      	ldr	r3, [r3, #0]
 8003820:	4a57      	ldr	r2, [pc, #348]	; (8003980 <HAL_DMA_IRQHandler+0x1ec>)
 8003822:	4293      	cmp	r3, r2
 8003824:	d030      	beq.n	8003888 <HAL_DMA_IRQHandler+0xf4>
 8003826:	687b      	ldr	r3, [r7, #4]
 8003828:	681b      	ldr	r3, [r3, #0]
 800382a:	4a56      	ldr	r2, [pc, #344]	; (8003984 <HAL_DMA_IRQHandler+0x1f0>)
 800382c:	4293      	cmp	r3, r2
 800382e:	d028      	beq.n	8003882 <HAL_DMA_IRQHandler+0xee>
 8003830:	687b      	ldr	r3, [r7, #4]
 8003832:	681b      	ldr	r3, [r3, #0]
 8003834:	4a4d      	ldr	r2, [pc, #308]	; (800396c <HAL_DMA_IRQHandler+0x1d8>)
 8003836:	4293      	cmp	r3, r2
 8003838:	d020      	beq.n	800387c <HAL_DMA_IRQHandler+0xe8>
 800383a:	687b      	ldr	r3, [r7, #4]
 800383c:	681b      	ldr	r3, [r3, #0]
 800383e:	4a52      	ldr	r2, [pc, #328]	; (8003988 <HAL_DMA_IRQHandler+0x1f4>)
 8003840:	4293      	cmp	r3, r2
 8003842:	d019      	beq.n	8003878 <HAL_DMA_IRQHandler+0xe4>
 8003844:	687b      	ldr	r3, [r7, #4]
 8003846:	681b      	ldr	r3, [r3, #0]
 8003848:	4a50      	ldr	r2, [pc, #320]	; (800398c <HAL_DMA_IRQHandler+0x1f8>)
 800384a:	4293      	cmp	r3, r2
 800384c:	d012      	beq.n	8003874 <HAL_DMA_IRQHandler+0xe0>
 800384e:	687b      	ldr	r3, [r7, #4]
 8003850:	681b      	ldr	r3, [r3, #0]
 8003852:	4a4f      	ldr	r2, [pc, #316]	; (8003990 <HAL_DMA_IRQHandler+0x1fc>)
 8003854:	4293      	cmp	r3, r2
 8003856:	d00a      	beq.n	800386e <HAL_DMA_IRQHandler+0xda>
 8003858:	687b      	ldr	r3, [r7, #4]
 800385a:	681b      	ldr	r3, [r3, #0]
 800385c:	4a4d      	ldr	r2, [pc, #308]	; (8003994 <HAL_DMA_IRQHandler+0x200>)
 800385e:	4293      	cmp	r3, r2
 8003860:	d102      	bne.n	8003868 <HAL_DMA_IRQHandler+0xd4>
 8003862:	f44f 4380 	mov.w	r3, #16384	; 0x4000
 8003866:	e01b      	b.n	80038a0 <HAL_DMA_IRQHandler+0x10c>
 8003868:	f44f 2380 	mov.w	r3, #262144	; 0x40000
 800386c:	e018      	b.n	80038a0 <HAL_DMA_IRQHandler+0x10c>
 800386e:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8003872:	e015      	b.n	80038a0 <HAL_DMA_IRQHandler+0x10c>
 8003874:	2340      	movs	r3, #64	; 0x40
 8003876:	e013      	b.n	80038a0 <HAL_DMA_IRQHandler+0x10c>
 8003878:	2304      	movs	r3, #4
 800387a:	e011      	b.n	80038a0 <HAL_DMA_IRQHandler+0x10c>
 800387c:	f04f 6380 	mov.w	r3, #67108864	; 0x4000000
 8003880:	e00e      	b.n	80038a0 <HAL_DMA_IRQHandler+0x10c>
 8003882:	f44f 0380 	mov.w	r3, #4194304	; 0x400000
 8003886:	e00b      	b.n	80038a0 <HAL_DMA_IRQHandler+0x10c>
 8003888:	f44f 2380 	mov.w	r3, #262144	; 0x40000
 800388c:	e008      	b.n	80038a0 <HAL_DMA_IRQHandler+0x10c>
 800388e:	f44f 4380 	mov.w	r3, #16384	; 0x4000
 8003892:	e005      	b.n	80038a0 <HAL_DMA_IRQHandler+0x10c>
 8003894:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8003898:	e002      	b.n	80038a0 <HAL_DMA_IRQHandler+0x10c>
 800389a:	2340      	movs	r3, #64	; 0x40
 800389c:	e000      	b.n	80038a0 <HAL_DMA_IRQHandler+0x10c>
 800389e:	2304      	movs	r3, #4
 80038a0:	4a3d      	ldr	r2, [pc, #244]	; (8003998 <HAL_DMA_IRQHandler+0x204>)
 80038a2:	6053      	str	r3, [r2, #4]
 80038a4:	e057      	b.n	8003956 <HAL_DMA_IRQHandler+0x1c2>
 80038a6:	687b      	ldr	r3, [r7, #4]
 80038a8:	681b      	ldr	r3, [r3, #0]
 80038aa:	4a31      	ldr	r2, [pc, #196]	; (8003970 <HAL_DMA_IRQHandler+0x1dc>)
 80038ac:	4293      	cmp	r3, r2
 80038ae:	d04f      	beq.n	8003950 <HAL_DMA_IRQHandler+0x1bc>
 80038b0:	687b      	ldr	r3, [r7, #4]
 80038b2:	681b      	ldr	r3, [r3, #0]
 80038b4:	4a2f      	ldr	r2, [pc, #188]	; (8003974 <HAL_DMA_IRQHandler+0x1e0>)
 80038b6:	4293      	cmp	r3, r2
 80038b8:	d048      	beq.n	800394c <HAL_DMA_IRQHandler+0x1b8>
 80038ba:	687b      	ldr	r3, [r7, #4]
 80038bc:	681b      	ldr	r3, [r3, #0]
 80038be:	4a2e      	ldr	r2, [pc, #184]	; (8003978 <HAL_DMA_IRQHandler+0x1e4>)
 80038c0:	4293      	cmp	r3, r2
 80038c2:	d040      	beq.n	8003946 <HAL_DMA_IRQHandler+0x1b2>
 80038c4:	687b      	ldr	r3, [r7, #4]
 80038c6:	681b      	ldr	r3, [r3, #0]
 80038c8:	4a2c      	ldr	r2, [pc, #176]	; (800397c <HAL_DMA_IRQHandler+0x1e8>)
 80038ca:	4293      	cmp	r3, r2
 80038cc:	d038      	beq.n	8003940 <HAL_DMA_IRQHandler+0x1ac>
 80038ce:	687b      	ldr	r3, [r7, #4]
 80038d0:	681b      	ldr	r3, [r3, #0]
 80038d2:	4a2b      	ldr	r2, [pc, #172]	; (8003980 <HAL_DMA_IRQHandler+0x1ec>)
 80038d4:	4293      	cmp	r3, r2
 80038d6:	d030      	beq.n	800393a <HAL_DMA_IRQHandler+0x1a6>
 80038d8:	687b      	ldr	r3, [r7, #4]
 80038da:	681b      	ldr	r3, [r3, #0]
 80038dc:	4a29      	ldr	r2, [pc, #164]	; (8003984 <HAL_DMA_IRQHandler+0x1f0>)
 80038de:	4293      	cmp	r3, r2
 80038e0:	d028      	beq.n	8003934 <HAL_DMA_IRQHandler+0x1a0>
 80038e2:	687b      	ldr	r3, [r7, #4]
 80038e4:	681b      	ldr	r3, [r3, #0]
 80038e6:	4a21      	ldr	r2, [pc, #132]	; (800396c <HAL_DMA_IRQHandler+0x1d8>)
 80038e8:	4293      	cmp	r3, r2
 80038ea:	d020      	beq.n	800392e <HAL_DMA_IRQHandler+0x19a>
 80038ec:	687b      	ldr	r3, [r7, #4]
 80038ee:	681b      	ldr	r3, [r3, #0]
 80038f0:	4a25      	ldr	r2, [pc, #148]	; (8003988 <HAL_DMA_IRQHandler+0x1f4>)
 80038f2:	4293      	cmp	r3, r2
 80038f4:	d019      	beq.n	800392a <HAL_DMA_IRQHandler+0x196>
 80038f6:	687b      	ldr	r3, [r7, #4]
 80038f8:	681b      	ldr	r3, [r3, #0]
 80038fa:	4a24      	ldr	r2, [pc, #144]	; (800398c <HAL_DMA_IRQHandler+0x1f8>)
 80038fc:	4293      	cmp	r3, r2
 80038fe:	d012      	beq.n	8003926 <HAL_DMA_IRQHandler+0x192>
 8003900:	687b      	ldr	r3, [r7, #4]
 8003902:	681b      	ldr	r3, [r3, #0]
 8003904:	4a22      	ldr	r2, [pc, #136]	; (8003990 <HAL_DMA_IRQHandler+0x1fc>)
 8003906:	4293      	cmp	r3, r2
 8003908:	d00a      	beq.n	8003920 <HAL_DMA_IRQHandler+0x18c>
 800390a:	687b      	ldr	r3, [r7, #4]
 800390c:	681b      	ldr	r3, [r3, #0]
 800390e:	4a21      	ldr	r2, [pc, #132]	; (8003994 <HAL_DMA_IRQHandler+0x200>)
 8003910:	4293      	cmp	r3, r2
 8003912:	d102      	bne.n	800391a <HAL_DMA_IRQHandler+0x186>
 8003914:	f44f 4380 	mov.w	r3, #16384	; 0x4000
 8003918:	e01b      	b.n	8003952 <HAL_DMA_IRQHandler+0x1be>
 800391a:	f44f 2380 	mov.w	r3, #262144	; 0x40000
 800391e:	e018      	b.n	8003952 <HAL_DMA_IRQHandler+0x1be>
 8003920:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8003924:	e015      	b.n	8003952 <HAL_DMA_IRQHandler+0x1be>
 8003926:	2340      	movs	r3, #64	; 0x40
 8003928:	e013      	b.n	8003952 <HAL_DMA_IRQHandler+0x1be>
 800392a:	2304      	movs	r3, #4
 800392c:	e011      	b.n	8003952 <HAL_DMA_IRQHandler+0x1be>
 800392e:	f04f 6380 	mov.w	r3, #67108864	; 0x4000000
 8003932:	e00e      	b.n	8003952 <HAL_DMA_IRQHandler+0x1be>
 8003934:	f44f 0380 	mov.w	r3, #4194304	; 0x400000
 8003938:	e00b      	b.n	8003952 <HAL_DMA_IRQHandler+0x1be>
 800393a:	f44f 2380 	mov.w	r3, #262144	; 0x40000
 800393e:	e008      	b.n	8003952 <HAL_DMA_IRQHandler+0x1be>
 8003940:	f44f 4380 	mov.w	r3, #16384	; 0x4000
 8003944:	e005      	b.n	8003952 <HAL_DMA_IRQHandler+0x1be>
 8003946:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800394a:	e002      	b.n	8003952 <HAL_DMA_IRQHandler+0x1be>
 800394c:	2340      	movs	r3, #64	; 0x40
 800394e:	e000      	b.n	8003952 <HAL_DMA_IRQHandler+0x1be>
 8003950:	2304      	movs	r3, #4
 8003952:	4a12      	ldr	r2, [pc, #72]	; (800399c <HAL_DMA_IRQHandler+0x208>)
 8003954:	6053      	str	r3, [r2, #4]

    /* DMA peripheral state is not updated in Half Transfer */
    /* but in Transfer Complete case */

    if(hdma->XferHalfCpltCallback != NULL)
 8003956:	687b      	ldr	r3, [r7, #4]
 8003958:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800395a:	2b00      	cmp	r3, #0
 800395c:	f000 8136 	beq.w	8003bcc <HAL_DMA_IRQHandler+0x438>
    {
      /* Half transfer callback */
      hdma->XferHalfCpltCallback(hdma);
 8003960:	687b      	ldr	r3, [r7, #4]
 8003962:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003964:	6878      	ldr	r0, [r7, #4]
 8003966:	4798      	blx	r3
    if(hdma->XferHalfCpltCallback != NULL)
 8003968:	e130      	b.n	8003bcc <HAL_DMA_IRQHandler+0x438>
 800396a:	bf00      	nop
 800396c:	40020080 	.word	0x40020080
 8003970:	40020008 	.word	0x40020008
 8003974:	4002001c 	.word	0x4002001c
 8003978:	40020030 	.word	0x40020030
 800397c:	40020044 	.word	0x40020044
 8003980:	40020058 	.word	0x40020058
 8003984:	4002006c 	.word	0x4002006c
 8003988:	40020408 	.word	0x40020408
 800398c:	4002041c 	.word	0x4002041c
 8003990:	40020430 	.word	0x40020430
 8003994:	40020444 	.word	0x40020444
 8003998:	40020400 	.word	0x40020400
 800399c:	40020000 	.word	0x40020000
    }
  }

  /* Transfer Complete Interrupt management ***********************************/
  else if (((flag_it & (DMA_FLAG_TC1 << hdma->ChannelIndex)) != RESET) && ((source_it & DMA_IT_TC) != RESET))
 80039a0:	687b      	ldr	r3, [r7, #4]
 80039a2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80039a4:	2202      	movs	r2, #2
 80039a6:	409a      	lsls	r2, r3
 80039a8:	68fb      	ldr	r3, [r7, #12]
 80039aa:	4013      	ands	r3, r2
 80039ac:	2b00      	cmp	r3, #0
 80039ae:	f000 80dd 	beq.w	8003b6c <HAL_DMA_IRQHandler+0x3d8>
 80039b2:	68bb      	ldr	r3, [r7, #8]
 80039b4:	f003 0302 	and.w	r3, r3, #2
 80039b8:	2b00      	cmp	r3, #0
 80039ba:	f000 80d7 	beq.w	8003b6c <HAL_DMA_IRQHandler+0x3d8>
  {
    if((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 80039be:	687b      	ldr	r3, [r7, #4]
 80039c0:	681b      	ldr	r3, [r3, #0]
 80039c2:	681b      	ldr	r3, [r3, #0]
 80039c4:	f003 0320 	and.w	r3, r3, #32
 80039c8:	2b00      	cmp	r3, #0
 80039ca:	d10b      	bne.n	80039e4 <HAL_DMA_IRQHandler+0x250>
    {
      /* Disable the transfer complete and error interrupt */
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_TE | DMA_IT_TC);  
 80039cc:	687b      	ldr	r3, [r7, #4]
 80039ce:	681b      	ldr	r3, [r3, #0]
 80039d0:	681a      	ldr	r2, [r3, #0]
 80039d2:	687b      	ldr	r3, [r7, #4]
 80039d4:	681b      	ldr	r3, [r3, #0]
 80039d6:	f022 020a 	bic.w	r2, r2, #10
 80039da:	601a      	str	r2, [r3, #0]

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 80039dc:	687b      	ldr	r3, [r7, #4]
 80039de:	2201      	movs	r2, #1
 80039e0:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21
    }
    /* Clear the transfer complete flag */
      __HAL_DMA_CLEAR_FLAG(hdma, __HAL_DMA_GET_TC_FLAG_INDEX(hdma));
 80039e4:	687b      	ldr	r3, [r7, #4]
 80039e6:	681b      	ldr	r3, [r3, #0]
 80039e8:	461a      	mov	r2, r3
 80039ea:	4b7b      	ldr	r3, [pc, #492]	; (8003bd8 <HAL_DMA_IRQHandler+0x444>)
 80039ec:	429a      	cmp	r2, r3
 80039ee:	d958      	bls.n	8003aa2 <HAL_DMA_IRQHandler+0x30e>
 80039f0:	687b      	ldr	r3, [r7, #4]
 80039f2:	681b      	ldr	r3, [r3, #0]
 80039f4:	4a79      	ldr	r2, [pc, #484]	; (8003bdc <HAL_DMA_IRQHandler+0x448>)
 80039f6:	4293      	cmp	r3, r2
 80039f8:	d04f      	beq.n	8003a9a <HAL_DMA_IRQHandler+0x306>
 80039fa:	687b      	ldr	r3, [r7, #4]
 80039fc:	681b      	ldr	r3, [r3, #0]
 80039fe:	4a78      	ldr	r2, [pc, #480]	; (8003be0 <HAL_DMA_IRQHandler+0x44c>)
 8003a00:	4293      	cmp	r3, r2
 8003a02:	d048      	beq.n	8003a96 <HAL_DMA_IRQHandler+0x302>
 8003a04:	687b      	ldr	r3, [r7, #4]
 8003a06:	681b      	ldr	r3, [r3, #0]
 8003a08:	4a76      	ldr	r2, [pc, #472]	; (8003be4 <HAL_DMA_IRQHandler+0x450>)
 8003a0a:	4293      	cmp	r3, r2
 8003a0c:	d040      	beq.n	8003a90 <HAL_DMA_IRQHandler+0x2fc>
 8003a0e:	687b      	ldr	r3, [r7, #4]
 8003a10:	681b      	ldr	r3, [r3, #0]
 8003a12:	4a75      	ldr	r2, [pc, #468]	; (8003be8 <HAL_DMA_IRQHandler+0x454>)
 8003a14:	4293      	cmp	r3, r2
 8003a16:	d038      	beq.n	8003a8a <HAL_DMA_IRQHandler+0x2f6>
 8003a18:	687b      	ldr	r3, [r7, #4]
 8003a1a:	681b      	ldr	r3, [r3, #0]
 8003a1c:	4a73      	ldr	r2, [pc, #460]	; (8003bec <HAL_DMA_IRQHandler+0x458>)
 8003a1e:	4293      	cmp	r3, r2
 8003a20:	d030      	beq.n	8003a84 <HAL_DMA_IRQHandler+0x2f0>
 8003a22:	687b      	ldr	r3, [r7, #4]
 8003a24:	681b      	ldr	r3, [r3, #0]
 8003a26:	4a72      	ldr	r2, [pc, #456]	; (8003bf0 <HAL_DMA_IRQHandler+0x45c>)
 8003a28:	4293      	cmp	r3, r2
 8003a2a:	d028      	beq.n	8003a7e <HAL_DMA_IRQHandler+0x2ea>
 8003a2c:	687b      	ldr	r3, [r7, #4]
 8003a2e:	681b      	ldr	r3, [r3, #0]
 8003a30:	4a69      	ldr	r2, [pc, #420]	; (8003bd8 <HAL_DMA_IRQHandler+0x444>)
 8003a32:	4293      	cmp	r3, r2
 8003a34:	d020      	beq.n	8003a78 <HAL_DMA_IRQHandler+0x2e4>
 8003a36:	687b      	ldr	r3, [r7, #4]
 8003a38:	681b      	ldr	r3, [r3, #0]
 8003a3a:	4a6e      	ldr	r2, [pc, #440]	; (8003bf4 <HAL_DMA_IRQHandler+0x460>)
 8003a3c:	4293      	cmp	r3, r2
 8003a3e:	d019      	beq.n	8003a74 <HAL_DMA_IRQHandler+0x2e0>
 8003a40:	687b      	ldr	r3, [r7, #4]
 8003a42:	681b      	ldr	r3, [r3, #0]
 8003a44:	4a6c      	ldr	r2, [pc, #432]	; (8003bf8 <HAL_DMA_IRQHandler+0x464>)
 8003a46:	4293      	cmp	r3, r2
 8003a48:	d012      	beq.n	8003a70 <HAL_DMA_IRQHandler+0x2dc>
 8003a4a:	687b      	ldr	r3, [r7, #4]
 8003a4c:	681b      	ldr	r3, [r3, #0]
 8003a4e:	4a6b      	ldr	r2, [pc, #428]	; (8003bfc <HAL_DMA_IRQHandler+0x468>)
 8003a50:	4293      	cmp	r3, r2
 8003a52:	d00a      	beq.n	8003a6a <HAL_DMA_IRQHandler+0x2d6>
 8003a54:	687b      	ldr	r3, [r7, #4]
 8003a56:	681b      	ldr	r3, [r3, #0]
 8003a58:	4a69      	ldr	r2, [pc, #420]	; (8003c00 <HAL_DMA_IRQHandler+0x46c>)
 8003a5a:	4293      	cmp	r3, r2
 8003a5c:	d102      	bne.n	8003a64 <HAL_DMA_IRQHandler+0x2d0>
 8003a5e:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8003a62:	e01b      	b.n	8003a9c <HAL_DMA_IRQHandler+0x308>
 8003a64:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8003a68:	e018      	b.n	8003a9c <HAL_DMA_IRQHandler+0x308>
 8003a6a:	f44f 7300 	mov.w	r3, #512	; 0x200
 8003a6e:	e015      	b.n	8003a9c <HAL_DMA_IRQHandler+0x308>
 8003a70:	2320      	movs	r3, #32
 8003a72:	e013      	b.n	8003a9c <HAL_DMA_IRQHandler+0x308>
 8003a74:	2302      	movs	r3, #2
 8003a76:	e011      	b.n	8003a9c <HAL_DMA_IRQHandler+0x308>
 8003a78:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 8003a7c:	e00e      	b.n	8003a9c <HAL_DMA_IRQHandler+0x308>
 8003a7e:	f44f 1300 	mov.w	r3, #2097152	; 0x200000
 8003a82:	e00b      	b.n	8003a9c <HAL_DMA_IRQHandler+0x308>
 8003a84:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8003a88:	e008      	b.n	8003a9c <HAL_DMA_IRQHandler+0x308>
 8003a8a:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8003a8e:	e005      	b.n	8003a9c <HAL_DMA_IRQHandler+0x308>
 8003a90:	f44f 7300 	mov.w	r3, #512	; 0x200
 8003a94:	e002      	b.n	8003a9c <HAL_DMA_IRQHandler+0x308>
 8003a96:	2320      	movs	r3, #32
 8003a98:	e000      	b.n	8003a9c <HAL_DMA_IRQHandler+0x308>
 8003a9a:	2302      	movs	r3, #2
 8003a9c:	4a59      	ldr	r2, [pc, #356]	; (8003c04 <HAL_DMA_IRQHandler+0x470>)
 8003a9e:	6053      	str	r3, [r2, #4]
 8003aa0:	e057      	b.n	8003b52 <HAL_DMA_IRQHandler+0x3be>
 8003aa2:	687b      	ldr	r3, [r7, #4]
 8003aa4:	681b      	ldr	r3, [r3, #0]
 8003aa6:	4a4d      	ldr	r2, [pc, #308]	; (8003bdc <HAL_DMA_IRQHandler+0x448>)
 8003aa8:	4293      	cmp	r3, r2
 8003aaa:	d04f      	beq.n	8003b4c <HAL_DMA_IRQHandler+0x3b8>
 8003aac:	687b      	ldr	r3, [r7, #4]
 8003aae:	681b      	ldr	r3, [r3, #0]
 8003ab0:	4a4b      	ldr	r2, [pc, #300]	; (8003be0 <HAL_DMA_IRQHandler+0x44c>)
 8003ab2:	4293      	cmp	r3, r2
 8003ab4:	d048      	beq.n	8003b48 <HAL_DMA_IRQHandler+0x3b4>
 8003ab6:	687b      	ldr	r3, [r7, #4]
 8003ab8:	681b      	ldr	r3, [r3, #0]
 8003aba:	4a4a      	ldr	r2, [pc, #296]	; (8003be4 <HAL_DMA_IRQHandler+0x450>)
 8003abc:	4293      	cmp	r3, r2
 8003abe:	d040      	beq.n	8003b42 <HAL_DMA_IRQHandler+0x3ae>
 8003ac0:	687b      	ldr	r3, [r7, #4]
 8003ac2:	681b      	ldr	r3, [r3, #0]
 8003ac4:	4a48      	ldr	r2, [pc, #288]	; (8003be8 <HAL_DMA_IRQHandler+0x454>)
 8003ac6:	4293      	cmp	r3, r2
 8003ac8:	d038      	beq.n	8003b3c <HAL_DMA_IRQHandler+0x3a8>
 8003aca:	687b      	ldr	r3, [r7, #4]
 8003acc:	681b      	ldr	r3, [r3, #0]
 8003ace:	4a47      	ldr	r2, [pc, #284]	; (8003bec <HAL_DMA_IRQHandler+0x458>)
 8003ad0:	4293      	cmp	r3, r2
 8003ad2:	d030      	beq.n	8003b36 <HAL_DMA_IRQHandler+0x3a2>
 8003ad4:	687b      	ldr	r3, [r7, #4]
 8003ad6:	681b      	ldr	r3, [r3, #0]
 8003ad8:	4a45      	ldr	r2, [pc, #276]	; (8003bf0 <HAL_DMA_IRQHandler+0x45c>)
 8003ada:	4293      	cmp	r3, r2
 8003adc:	d028      	beq.n	8003b30 <HAL_DMA_IRQHandler+0x39c>
 8003ade:	687b      	ldr	r3, [r7, #4]
 8003ae0:	681b      	ldr	r3, [r3, #0]
 8003ae2:	4a3d      	ldr	r2, [pc, #244]	; (8003bd8 <HAL_DMA_IRQHandler+0x444>)
 8003ae4:	4293      	cmp	r3, r2
 8003ae6:	d020      	beq.n	8003b2a <HAL_DMA_IRQHandler+0x396>
 8003ae8:	687b      	ldr	r3, [r7, #4]
 8003aea:	681b      	ldr	r3, [r3, #0]
 8003aec:	4a41      	ldr	r2, [pc, #260]	; (8003bf4 <HAL_DMA_IRQHandler+0x460>)
 8003aee:	4293      	cmp	r3, r2
 8003af0:	d019      	beq.n	8003b26 <HAL_DMA_IRQHandler+0x392>
 8003af2:	687b      	ldr	r3, [r7, #4]
 8003af4:	681b      	ldr	r3, [r3, #0]
 8003af6:	4a40      	ldr	r2, [pc, #256]	; (8003bf8 <HAL_DMA_IRQHandler+0x464>)
 8003af8:	4293      	cmp	r3, r2
 8003afa:	d012      	beq.n	8003b22 <HAL_DMA_IRQHandler+0x38e>
 8003afc:	687b      	ldr	r3, [r7, #4]
 8003afe:	681b      	ldr	r3, [r3, #0]
 8003b00:	4a3e      	ldr	r2, [pc, #248]	; (8003bfc <HAL_DMA_IRQHandler+0x468>)
 8003b02:	4293      	cmp	r3, r2
 8003b04:	d00a      	beq.n	8003b1c <HAL_DMA_IRQHandler+0x388>
 8003b06:	687b      	ldr	r3, [r7, #4]
 8003b08:	681b      	ldr	r3, [r3, #0]
 8003b0a:	4a3d      	ldr	r2, [pc, #244]	; (8003c00 <HAL_DMA_IRQHandler+0x46c>)
 8003b0c:	4293      	cmp	r3, r2
 8003b0e:	d102      	bne.n	8003b16 <HAL_DMA_IRQHandler+0x382>
 8003b10:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8003b14:	e01b      	b.n	8003b4e <HAL_DMA_IRQHandler+0x3ba>
 8003b16:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8003b1a:	e018      	b.n	8003b4e <HAL_DMA_IRQHandler+0x3ba>
 8003b1c:	f44f 7300 	mov.w	r3, #512	; 0x200
 8003b20:	e015      	b.n	8003b4e <HAL_DMA_IRQHandler+0x3ba>
 8003b22:	2320      	movs	r3, #32
 8003b24:	e013      	b.n	8003b4e <HAL_DMA_IRQHandler+0x3ba>
 8003b26:	2302      	movs	r3, #2
 8003b28:	e011      	b.n	8003b4e <HAL_DMA_IRQHandler+0x3ba>
 8003b2a:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 8003b2e:	e00e      	b.n	8003b4e <HAL_DMA_IRQHandler+0x3ba>
 8003b30:	f44f 1300 	mov.w	r3, #2097152	; 0x200000
 8003b34:	e00b      	b.n	8003b4e <HAL_DMA_IRQHandler+0x3ba>
 8003b36:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8003b3a:	e008      	b.n	8003b4e <HAL_DMA_IRQHandler+0x3ba>
 8003b3c:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8003b40:	e005      	b.n	8003b4e <HAL_DMA_IRQHandler+0x3ba>
 8003b42:	f44f 7300 	mov.w	r3, #512	; 0x200
 8003b46:	e002      	b.n	8003b4e <HAL_DMA_IRQHandler+0x3ba>
 8003b48:	2320      	movs	r3, #32
 8003b4a:	e000      	b.n	8003b4e <HAL_DMA_IRQHandler+0x3ba>
 8003b4c:	2302      	movs	r3, #2
 8003b4e:	4a2e      	ldr	r2, [pc, #184]	; (8003c08 <HAL_DMA_IRQHandler+0x474>)
 8003b50:	6053      	str	r3, [r2, #4]

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8003b52:	687b      	ldr	r3, [r7, #4]
 8003b54:	2200      	movs	r2, #0
 8003b56:	f883 2020 	strb.w	r2, [r3, #32]

    if(hdma->XferCpltCallback != NULL)
 8003b5a:	687b      	ldr	r3, [r7, #4]
 8003b5c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003b5e:	2b00      	cmp	r3, #0
 8003b60:	d034      	beq.n	8003bcc <HAL_DMA_IRQHandler+0x438>
    {
      /* Transfer complete callback */
      hdma->XferCpltCallback(hdma);
 8003b62:	687b      	ldr	r3, [r7, #4]
 8003b64:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003b66:	6878      	ldr	r0, [r7, #4]
 8003b68:	4798      	blx	r3
    if(hdma->XferCpltCallback != NULL)
 8003b6a:	e02f      	b.n	8003bcc <HAL_DMA_IRQHandler+0x438>
    }
  }

  /* Transfer Error Interrupt management **************************************/
  else if (( RESET != (flag_it & (DMA_FLAG_TE1 << hdma->ChannelIndex))) && (RESET != (source_it & DMA_IT_TE)))
 8003b6c:	687b      	ldr	r3, [r7, #4]
 8003b6e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003b70:	2208      	movs	r2, #8
 8003b72:	409a      	lsls	r2, r3
 8003b74:	68fb      	ldr	r3, [r7, #12]
 8003b76:	4013      	ands	r3, r2
 8003b78:	2b00      	cmp	r3, #0
 8003b7a:	d028      	beq.n	8003bce <HAL_DMA_IRQHandler+0x43a>
 8003b7c:	68bb      	ldr	r3, [r7, #8]
 8003b7e:	f003 0308 	and.w	r3, r3, #8
 8003b82:	2b00      	cmp	r3, #0
 8003b84:	d023      	beq.n	8003bce <HAL_DMA_IRQHandler+0x43a>
  {
    /* When a DMA transfer error occurs */
    /* A hardware clear of its EN bits is performed */
    /* Disable ALL DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8003b86:	687b      	ldr	r3, [r7, #4]
 8003b88:	681b      	ldr	r3, [r3, #0]
 8003b8a:	681a      	ldr	r2, [r3, #0]
 8003b8c:	687b      	ldr	r3, [r7, #4]
 8003b8e:	681b      	ldr	r3, [r3, #0]
 8003b90:	f022 020e 	bic.w	r2, r2, #14
 8003b94:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << hdma->ChannelIndex);
 8003b96:	687b      	ldr	r3, [r7, #4]
 8003b98:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8003b9a:	687b      	ldr	r3, [r7, #4]
 8003b9c:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8003b9e:	2101      	movs	r1, #1
 8003ba0:	fa01 f202 	lsl.w	r2, r1, r2
 8003ba4:	605a      	str	r2, [r3, #4]

    /* Update error code */
    hdma->ErrorCode = HAL_DMA_ERROR_TE;
 8003ba6:	687b      	ldr	r3, [r7, #4]
 8003ba8:	2201      	movs	r2, #1
 8003baa:	639a      	str	r2, [r3, #56]	; 0x38

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8003bac:	687b      	ldr	r3, [r7, #4]
 8003bae:	2201      	movs	r2, #1
 8003bb0:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8003bb4:	687b      	ldr	r3, [r7, #4]
 8003bb6:	2200      	movs	r2, #0
 8003bb8:	f883 2020 	strb.w	r2, [r3, #32]

    if (hdma->XferErrorCallback != NULL)
 8003bbc:	687b      	ldr	r3, [r7, #4]
 8003bbe:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003bc0:	2b00      	cmp	r3, #0
 8003bc2:	d004      	beq.n	8003bce <HAL_DMA_IRQHandler+0x43a>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 8003bc4:	687b      	ldr	r3, [r7, #4]
 8003bc6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003bc8:	6878      	ldr	r0, [r7, #4]
 8003bca:	4798      	blx	r3
    }
  }
  return;
 8003bcc:	bf00      	nop
 8003bce:	bf00      	nop
}
 8003bd0:	3710      	adds	r7, #16
 8003bd2:	46bd      	mov	sp, r7
 8003bd4:	bd80      	pop	{r7, pc}
 8003bd6:	bf00      	nop
 8003bd8:	40020080 	.word	0x40020080
 8003bdc:	40020008 	.word	0x40020008
 8003be0:	4002001c 	.word	0x4002001c
 8003be4:	40020030 	.word	0x40020030
 8003be8:	40020044 	.word	0x40020044
 8003bec:	40020058 	.word	0x40020058
 8003bf0:	4002006c 	.word	0x4002006c
 8003bf4:	40020408 	.word	0x40020408
 8003bf8:	4002041c 	.word	0x4002041c
 8003bfc:	40020430 	.word	0x40020430
 8003c00:	40020444 	.word	0x40020444
 8003c04:	40020400 	.word	0x40020400
 8003c08:	40020000 	.word	0x40020000

08003c0c <HAL_DMA_GetState>:
  * @param  hdma: pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval HAL state
  */
HAL_DMA_StateTypeDef HAL_DMA_GetState(DMA_HandleTypeDef *hdma)
{
 8003c0c:	b480      	push	{r7}
 8003c0e:	b083      	sub	sp, #12
 8003c10:	af00      	add	r7, sp, #0
 8003c12:	6078      	str	r0, [r7, #4]
  /* Return DMA handle state */
  return hdma->State;
 8003c14:	687b      	ldr	r3, [r7, #4]
 8003c16:	f893 3021 	ldrb.w	r3, [r3, #33]	; 0x21
 8003c1a:	b2db      	uxtb	r3, r3
}
 8003c1c:	4618      	mov	r0, r3
 8003c1e:	370c      	adds	r7, #12
 8003c20:	46bd      	mov	sp, r7
 8003c22:	bc80      	pop	{r7}
 8003c24:	4770      	bx	lr

08003c26 <DMA_SetConfig>:
  * @param  DstAddress: The destination memory Buffer address
  * @param  DataLength: The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8003c26:	b480      	push	{r7}
 8003c28:	b085      	sub	sp, #20
 8003c2a:	af00      	add	r7, sp, #0
 8003c2c:	60f8      	str	r0, [r7, #12]
 8003c2e:	60b9      	str	r1, [r7, #8]
 8003c30:	607a      	str	r2, [r7, #4]
 8003c32:	603b      	str	r3, [r7, #0]
  /* Clear all flags */
  hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << hdma->ChannelIndex);
 8003c34:	68fb      	ldr	r3, [r7, #12]
 8003c36:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8003c38:	68fb      	ldr	r3, [r7, #12]
 8003c3a:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8003c3c:	2101      	movs	r1, #1
 8003c3e:	fa01 f202 	lsl.w	r2, r1, r2
 8003c42:	605a      	str	r2, [r3, #4]

  /* Configure DMA Channel data length */
  hdma->Instance->CNDTR = DataLength;
 8003c44:	68fb      	ldr	r3, [r7, #12]
 8003c46:	681b      	ldr	r3, [r3, #0]
 8003c48:	683a      	ldr	r2, [r7, #0]
 8003c4a:	605a      	str	r2, [r3, #4]

  /* Memory to Peripheral */
  if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 8003c4c:	68fb      	ldr	r3, [r7, #12]
 8003c4e:	685b      	ldr	r3, [r3, #4]
 8003c50:	2b10      	cmp	r3, #16
 8003c52:	d108      	bne.n	8003c66 <DMA_SetConfig+0x40>
  {
    /* Configure DMA Channel destination address */
    hdma->Instance->CPAR = DstAddress;
 8003c54:	68fb      	ldr	r3, [r7, #12]
 8003c56:	681b      	ldr	r3, [r3, #0]
 8003c58:	687a      	ldr	r2, [r7, #4]
 8003c5a:	609a      	str	r2, [r3, #8]

    /* Configure DMA Channel source address */
    hdma->Instance->CMAR = SrcAddress;
 8003c5c:	68fb      	ldr	r3, [r7, #12]
 8003c5e:	681b      	ldr	r3, [r3, #0]
 8003c60:	68ba      	ldr	r2, [r7, #8]
 8003c62:	60da      	str	r2, [r3, #12]
    hdma->Instance->CPAR = SrcAddress;

    /* Configure DMA Channel destination address */
    hdma->Instance->CMAR = DstAddress;
  }
}
 8003c64:	e007      	b.n	8003c76 <DMA_SetConfig+0x50>
    hdma->Instance->CPAR = SrcAddress;
 8003c66:	68fb      	ldr	r3, [r7, #12]
 8003c68:	681b      	ldr	r3, [r3, #0]
 8003c6a:	68ba      	ldr	r2, [r7, #8]
 8003c6c:	609a      	str	r2, [r3, #8]
    hdma->Instance->CMAR = DstAddress;
 8003c6e:	68fb      	ldr	r3, [r7, #12]
 8003c70:	681b      	ldr	r3, [r3, #0]
 8003c72:	687a      	ldr	r2, [r7, #4]
 8003c74:	60da      	str	r2, [r3, #12]
}
 8003c76:	bf00      	nop
 8003c78:	3714      	adds	r7, #20
 8003c7a:	46bd      	mov	sp, r7
 8003c7c:	bc80      	pop	{r7}
 8003c7e:	4770      	bx	lr

08003c80 <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8003c80:	b480      	push	{r7}
 8003c82:	b08b      	sub	sp, #44	; 0x2c
 8003c84:	af00      	add	r7, sp, #0
 8003c86:	6078      	str	r0, [r7, #4]
 8003c88:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 8003c8a:	2300      	movs	r3, #0
 8003c8c:	627b      	str	r3, [r7, #36]	; 0x24
  uint32_t ioposition;
  uint32_t iocurrent;
  uint32_t temp;
  uint32_t config = 0x00u;
 8003c8e:	2300      	movs	r3, #0
 8003c90:	623b      	str	r3, [r7, #32]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8003c92:	e179      	b.n	8003f88 <HAL_GPIO_Init+0x308>
  {
    /* Get the IO position */
    ioposition = (0x01uL << position);
 8003c94:	2201      	movs	r2, #1
 8003c96:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003c98:	fa02 f303 	lsl.w	r3, r2, r3
 8003c9c:	61fb      	str	r3, [r7, #28]

    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8003c9e:	683b      	ldr	r3, [r7, #0]
 8003ca0:	681b      	ldr	r3, [r3, #0]
 8003ca2:	69fa      	ldr	r2, [r7, #28]
 8003ca4:	4013      	ands	r3, r2
 8003ca6:	61bb      	str	r3, [r7, #24]

    if (iocurrent == ioposition)
 8003ca8:	69ba      	ldr	r2, [r7, #24]
 8003caa:	69fb      	ldr	r3, [r7, #28]
 8003cac:	429a      	cmp	r2, r3
 8003cae:	f040 8168 	bne.w	8003f82 <HAL_GPIO_Init+0x302>
    {
      /* Check the Alternate function parameters */
      assert_param(IS_GPIO_AF_INSTANCE(GPIOx));

      /* Based on the required mode, filling config variable with MODEy[1:0] and CNFy[3:2] corresponding bits */
      switch (GPIO_Init->Mode)
 8003cb2:	683b      	ldr	r3, [r7, #0]
 8003cb4:	685b      	ldr	r3, [r3, #4]
 8003cb6:	4a96      	ldr	r2, [pc, #600]	; (8003f10 <HAL_GPIO_Init+0x290>)
 8003cb8:	4293      	cmp	r3, r2
 8003cba:	d05e      	beq.n	8003d7a <HAL_GPIO_Init+0xfa>
 8003cbc:	4a94      	ldr	r2, [pc, #592]	; (8003f10 <HAL_GPIO_Init+0x290>)
 8003cbe:	4293      	cmp	r3, r2
 8003cc0:	d875      	bhi.n	8003dae <HAL_GPIO_Init+0x12e>
 8003cc2:	4a94      	ldr	r2, [pc, #592]	; (8003f14 <HAL_GPIO_Init+0x294>)
 8003cc4:	4293      	cmp	r3, r2
 8003cc6:	d058      	beq.n	8003d7a <HAL_GPIO_Init+0xfa>
 8003cc8:	4a92      	ldr	r2, [pc, #584]	; (8003f14 <HAL_GPIO_Init+0x294>)
 8003cca:	4293      	cmp	r3, r2
 8003ccc:	d86f      	bhi.n	8003dae <HAL_GPIO_Init+0x12e>
 8003cce:	4a92      	ldr	r2, [pc, #584]	; (8003f18 <HAL_GPIO_Init+0x298>)
 8003cd0:	4293      	cmp	r3, r2
 8003cd2:	d052      	beq.n	8003d7a <HAL_GPIO_Init+0xfa>
 8003cd4:	4a90      	ldr	r2, [pc, #576]	; (8003f18 <HAL_GPIO_Init+0x298>)
 8003cd6:	4293      	cmp	r3, r2
 8003cd8:	d869      	bhi.n	8003dae <HAL_GPIO_Init+0x12e>
 8003cda:	4a90      	ldr	r2, [pc, #576]	; (8003f1c <HAL_GPIO_Init+0x29c>)
 8003cdc:	4293      	cmp	r3, r2
 8003cde:	d04c      	beq.n	8003d7a <HAL_GPIO_Init+0xfa>
 8003ce0:	4a8e      	ldr	r2, [pc, #568]	; (8003f1c <HAL_GPIO_Init+0x29c>)
 8003ce2:	4293      	cmp	r3, r2
 8003ce4:	d863      	bhi.n	8003dae <HAL_GPIO_Init+0x12e>
 8003ce6:	4a8e      	ldr	r2, [pc, #568]	; (8003f20 <HAL_GPIO_Init+0x2a0>)
 8003ce8:	4293      	cmp	r3, r2
 8003cea:	d046      	beq.n	8003d7a <HAL_GPIO_Init+0xfa>
 8003cec:	4a8c      	ldr	r2, [pc, #560]	; (8003f20 <HAL_GPIO_Init+0x2a0>)
 8003cee:	4293      	cmp	r3, r2
 8003cf0:	d85d      	bhi.n	8003dae <HAL_GPIO_Init+0x12e>
 8003cf2:	2b12      	cmp	r3, #18
 8003cf4:	d82a      	bhi.n	8003d4c <HAL_GPIO_Init+0xcc>
 8003cf6:	2b12      	cmp	r3, #18
 8003cf8:	d859      	bhi.n	8003dae <HAL_GPIO_Init+0x12e>
 8003cfa:	a201      	add	r2, pc, #4	; (adr r2, 8003d00 <HAL_GPIO_Init+0x80>)
 8003cfc:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003d00:	08003d7b 	.word	0x08003d7b
 8003d04:	08003d55 	.word	0x08003d55
 8003d08:	08003d67 	.word	0x08003d67
 8003d0c:	08003da9 	.word	0x08003da9
 8003d10:	08003daf 	.word	0x08003daf
 8003d14:	08003daf 	.word	0x08003daf
 8003d18:	08003daf 	.word	0x08003daf
 8003d1c:	08003daf 	.word	0x08003daf
 8003d20:	08003daf 	.word	0x08003daf
 8003d24:	08003daf 	.word	0x08003daf
 8003d28:	08003daf 	.word	0x08003daf
 8003d2c:	08003daf 	.word	0x08003daf
 8003d30:	08003daf 	.word	0x08003daf
 8003d34:	08003daf 	.word	0x08003daf
 8003d38:	08003daf 	.word	0x08003daf
 8003d3c:	08003daf 	.word	0x08003daf
 8003d40:	08003daf 	.word	0x08003daf
 8003d44:	08003d5d 	.word	0x08003d5d
 8003d48:	08003d71 	.word	0x08003d71
 8003d4c:	4a75      	ldr	r2, [pc, #468]	; (8003f24 <HAL_GPIO_Init+0x2a4>)
 8003d4e:	4293      	cmp	r3, r2
 8003d50:	d013      	beq.n	8003d7a <HAL_GPIO_Init+0xfa>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
          break;

        /* Parameters are checked with assert_param */
        default:
          break;
 8003d52:	e02c      	b.n	8003dae <HAL_GPIO_Init+0x12e>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_PP;
 8003d54:	683b      	ldr	r3, [r7, #0]
 8003d56:	68db      	ldr	r3, [r3, #12]
 8003d58:	623b      	str	r3, [r7, #32]
          break;
 8003d5a:	e029      	b.n	8003db0 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_OD;
 8003d5c:	683b      	ldr	r3, [r7, #0]
 8003d5e:	68db      	ldr	r3, [r3, #12]
 8003d60:	3304      	adds	r3, #4
 8003d62:	623b      	str	r3, [r7, #32]
          break;
 8003d64:	e024      	b.n	8003db0 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_PP;
 8003d66:	683b      	ldr	r3, [r7, #0]
 8003d68:	68db      	ldr	r3, [r3, #12]
 8003d6a:	3308      	adds	r3, #8
 8003d6c:	623b      	str	r3, [r7, #32]
          break;
 8003d6e:	e01f      	b.n	8003db0 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_OD;
 8003d70:	683b      	ldr	r3, [r7, #0]
 8003d72:	68db      	ldr	r3, [r3, #12]
 8003d74:	330c      	adds	r3, #12
 8003d76:	623b      	str	r3, [r7, #32]
          break;
 8003d78:	e01a      	b.n	8003db0 <HAL_GPIO_Init+0x130>
          if (GPIO_Init->Pull == GPIO_NOPULL)
 8003d7a:	683b      	ldr	r3, [r7, #0]
 8003d7c:	689b      	ldr	r3, [r3, #8]
 8003d7e:	2b00      	cmp	r3, #0
 8003d80:	d102      	bne.n	8003d88 <HAL_GPIO_Init+0x108>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_FLOATING;
 8003d82:	2304      	movs	r3, #4
 8003d84:	623b      	str	r3, [r7, #32]
          break;
 8003d86:	e013      	b.n	8003db0 <HAL_GPIO_Init+0x130>
          else if (GPIO_Init->Pull == GPIO_PULLUP)
 8003d88:	683b      	ldr	r3, [r7, #0]
 8003d8a:	689b      	ldr	r3, [r3, #8]
 8003d8c:	2b01      	cmp	r3, #1
 8003d8e:	d105      	bne.n	8003d9c <HAL_GPIO_Init+0x11c>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 8003d90:	2308      	movs	r3, #8
 8003d92:	623b      	str	r3, [r7, #32]
            GPIOx->BSRR = ioposition;
 8003d94:	687b      	ldr	r3, [r7, #4]
 8003d96:	69fa      	ldr	r2, [r7, #28]
 8003d98:	611a      	str	r2, [r3, #16]
          break;
 8003d9a:	e009      	b.n	8003db0 <HAL_GPIO_Init+0x130>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 8003d9c:	2308      	movs	r3, #8
 8003d9e:	623b      	str	r3, [r7, #32]
            GPIOx->BRR = ioposition;
 8003da0:	687b      	ldr	r3, [r7, #4]
 8003da2:	69fa      	ldr	r2, [r7, #28]
 8003da4:	615a      	str	r2, [r3, #20]
          break;
 8003da6:	e003      	b.n	8003db0 <HAL_GPIO_Init+0x130>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
 8003da8:	2300      	movs	r3, #0
 8003daa:	623b      	str	r3, [r7, #32]
          break;
 8003dac:	e000      	b.n	8003db0 <HAL_GPIO_Init+0x130>
          break;
 8003dae:	bf00      	nop
      }

      /* Check if the current bit belongs to first half or last half of the pin count number
       in order to address CRH or CRL register*/
      configregister = (iocurrent < GPIO_PIN_8) ? &GPIOx->CRL     : &GPIOx->CRH;
 8003db0:	69bb      	ldr	r3, [r7, #24]
 8003db2:	2bff      	cmp	r3, #255	; 0xff
 8003db4:	d801      	bhi.n	8003dba <HAL_GPIO_Init+0x13a>
 8003db6:	687b      	ldr	r3, [r7, #4]
 8003db8:	e001      	b.n	8003dbe <HAL_GPIO_Init+0x13e>
 8003dba:	687b      	ldr	r3, [r7, #4]
 8003dbc:	3304      	adds	r3, #4
 8003dbe:	617b      	str	r3, [r7, #20]
      registeroffset = (iocurrent < GPIO_PIN_8) ? (position << 2u) : ((position - 8u) << 2u);
 8003dc0:	69bb      	ldr	r3, [r7, #24]
 8003dc2:	2bff      	cmp	r3, #255	; 0xff
 8003dc4:	d802      	bhi.n	8003dcc <HAL_GPIO_Init+0x14c>
 8003dc6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003dc8:	009b      	lsls	r3, r3, #2
 8003dca:	e002      	b.n	8003dd2 <HAL_GPIO_Init+0x152>
 8003dcc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003dce:	3b08      	subs	r3, #8
 8003dd0:	009b      	lsls	r3, r3, #2
 8003dd2:	613b      	str	r3, [r7, #16]

      /* Apply the new configuration of the pin to the register */
      MODIFY_REG((*configregister), ((GPIO_CRL_MODE0 | GPIO_CRL_CNF0) << registeroffset), (config << registeroffset));
 8003dd4:	697b      	ldr	r3, [r7, #20]
 8003dd6:	681a      	ldr	r2, [r3, #0]
 8003dd8:	210f      	movs	r1, #15
 8003dda:	693b      	ldr	r3, [r7, #16]
 8003ddc:	fa01 f303 	lsl.w	r3, r1, r3
 8003de0:	43db      	mvns	r3, r3
 8003de2:	401a      	ands	r2, r3
 8003de4:	6a39      	ldr	r1, [r7, #32]
 8003de6:	693b      	ldr	r3, [r7, #16]
 8003de8:	fa01 f303 	lsl.w	r3, r1, r3
 8003dec:	431a      	orrs	r2, r3
 8003dee:	697b      	ldr	r3, [r7, #20]
 8003df0:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 8003df2:	683b      	ldr	r3, [r7, #0]
 8003df4:	685b      	ldr	r3, [r3, #4]
 8003df6:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8003dfa:	2b00      	cmp	r3, #0
 8003dfc:	f000 80c1 	beq.w	8003f82 <HAL_GPIO_Init+0x302>
      {
        /* Enable AFIO Clock */
        __HAL_RCC_AFIO_CLK_ENABLE();
 8003e00:	4b49      	ldr	r3, [pc, #292]	; (8003f28 <HAL_GPIO_Init+0x2a8>)
 8003e02:	699b      	ldr	r3, [r3, #24]
 8003e04:	4a48      	ldr	r2, [pc, #288]	; (8003f28 <HAL_GPIO_Init+0x2a8>)
 8003e06:	f043 0301 	orr.w	r3, r3, #1
 8003e0a:	6193      	str	r3, [r2, #24]
 8003e0c:	4b46      	ldr	r3, [pc, #280]	; (8003f28 <HAL_GPIO_Init+0x2a8>)
 8003e0e:	699b      	ldr	r3, [r3, #24]
 8003e10:	f003 0301 	and.w	r3, r3, #1
 8003e14:	60bb      	str	r3, [r7, #8]
 8003e16:	68bb      	ldr	r3, [r7, #8]
        temp = AFIO->EXTICR[position >> 2u];
 8003e18:	4a44      	ldr	r2, [pc, #272]	; (8003f2c <HAL_GPIO_Init+0x2ac>)
 8003e1a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003e1c:	089b      	lsrs	r3, r3, #2
 8003e1e:	3302      	adds	r3, #2
 8003e20:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8003e24:	60fb      	str	r3, [r7, #12]
        CLEAR_BIT(temp, (0x0Fu) << (4u * (position & 0x03u)));
 8003e26:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003e28:	f003 0303 	and.w	r3, r3, #3
 8003e2c:	009b      	lsls	r3, r3, #2
 8003e2e:	220f      	movs	r2, #15
 8003e30:	fa02 f303 	lsl.w	r3, r2, r3
 8003e34:	43db      	mvns	r3, r3
 8003e36:	68fa      	ldr	r2, [r7, #12]
 8003e38:	4013      	ands	r3, r2
 8003e3a:	60fb      	str	r3, [r7, #12]
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4u * (position & 0x03u)));
 8003e3c:	687b      	ldr	r3, [r7, #4]
 8003e3e:	4a3c      	ldr	r2, [pc, #240]	; (8003f30 <HAL_GPIO_Init+0x2b0>)
 8003e40:	4293      	cmp	r3, r2
 8003e42:	d01f      	beq.n	8003e84 <HAL_GPIO_Init+0x204>
 8003e44:	687b      	ldr	r3, [r7, #4]
 8003e46:	4a3b      	ldr	r2, [pc, #236]	; (8003f34 <HAL_GPIO_Init+0x2b4>)
 8003e48:	4293      	cmp	r3, r2
 8003e4a:	d019      	beq.n	8003e80 <HAL_GPIO_Init+0x200>
 8003e4c:	687b      	ldr	r3, [r7, #4]
 8003e4e:	4a3a      	ldr	r2, [pc, #232]	; (8003f38 <HAL_GPIO_Init+0x2b8>)
 8003e50:	4293      	cmp	r3, r2
 8003e52:	d013      	beq.n	8003e7c <HAL_GPIO_Init+0x1fc>
 8003e54:	687b      	ldr	r3, [r7, #4]
 8003e56:	4a39      	ldr	r2, [pc, #228]	; (8003f3c <HAL_GPIO_Init+0x2bc>)
 8003e58:	4293      	cmp	r3, r2
 8003e5a:	d00d      	beq.n	8003e78 <HAL_GPIO_Init+0x1f8>
 8003e5c:	687b      	ldr	r3, [r7, #4]
 8003e5e:	4a38      	ldr	r2, [pc, #224]	; (8003f40 <HAL_GPIO_Init+0x2c0>)
 8003e60:	4293      	cmp	r3, r2
 8003e62:	d007      	beq.n	8003e74 <HAL_GPIO_Init+0x1f4>
 8003e64:	687b      	ldr	r3, [r7, #4]
 8003e66:	4a37      	ldr	r2, [pc, #220]	; (8003f44 <HAL_GPIO_Init+0x2c4>)
 8003e68:	4293      	cmp	r3, r2
 8003e6a:	d101      	bne.n	8003e70 <HAL_GPIO_Init+0x1f0>
 8003e6c:	2305      	movs	r3, #5
 8003e6e:	e00a      	b.n	8003e86 <HAL_GPIO_Init+0x206>
 8003e70:	2306      	movs	r3, #6
 8003e72:	e008      	b.n	8003e86 <HAL_GPIO_Init+0x206>
 8003e74:	2304      	movs	r3, #4
 8003e76:	e006      	b.n	8003e86 <HAL_GPIO_Init+0x206>
 8003e78:	2303      	movs	r3, #3
 8003e7a:	e004      	b.n	8003e86 <HAL_GPIO_Init+0x206>
 8003e7c:	2302      	movs	r3, #2
 8003e7e:	e002      	b.n	8003e86 <HAL_GPIO_Init+0x206>
 8003e80:	2301      	movs	r3, #1
 8003e82:	e000      	b.n	8003e86 <HAL_GPIO_Init+0x206>
 8003e84:	2300      	movs	r3, #0
 8003e86:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8003e88:	f002 0203 	and.w	r2, r2, #3
 8003e8c:	0092      	lsls	r2, r2, #2
 8003e8e:	4093      	lsls	r3, r2
 8003e90:	68fa      	ldr	r2, [r7, #12]
 8003e92:	4313      	orrs	r3, r2
 8003e94:	60fb      	str	r3, [r7, #12]
        AFIO->EXTICR[position >> 2u] = temp;
 8003e96:	4925      	ldr	r1, [pc, #148]	; (8003f2c <HAL_GPIO_Init+0x2ac>)
 8003e98:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003e9a:	089b      	lsrs	r3, r3, #2
 8003e9c:	3302      	adds	r3, #2
 8003e9e:	68fa      	ldr	r2, [r7, #12]
 8003ea0:	f841 2023 	str.w	r2, [r1, r3, lsl #2]


        /* Enable or disable the rising trigger */
        if ((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 8003ea4:	683b      	ldr	r3, [r7, #0]
 8003ea6:	685b      	ldr	r3, [r3, #4]
 8003ea8:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8003eac:	2b00      	cmp	r3, #0
 8003eae:	d006      	beq.n	8003ebe <HAL_GPIO_Init+0x23e>
        {
          SET_BIT(EXTI->RTSR, iocurrent);
 8003eb0:	4b25      	ldr	r3, [pc, #148]	; (8003f48 <HAL_GPIO_Init+0x2c8>)
 8003eb2:	689a      	ldr	r2, [r3, #8]
 8003eb4:	4924      	ldr	r1, [pc, #144]	; (8003f48 <HAL_GPIO_Init+0x2c8>)
 8003eb6:	69bb      	ldr	r3, [r7, #24]
 8003eb8:	4313      	orrs	r3, r2
 8003eba:	608b      	str	r3, [r1, #8]
 8003ebc:	e006      	b.n	8003ecc <HAL_GPIO_Init+0x24c>
        }
        else
        {
          CLEAR_BIT(EXTI->RTSR, iocurrent);
 8003ebe:	4b22      	ldr	r3, [pc, #136]	; (8003f48 <HAL_GPIO_Init+0x2c8>)
 8003ec0:	689a      	ldr	r2, [r3, #8]
 8003ec2:	69bb      	ldr	r3, [r7, #24]
 8003ec4:	43db      	mvns	r3, r3
 8003ec6:	4920      	ldr	r1, [pc, #128]	; (8003f48 <HAL_GPIO_Init+0x2c8>)
 8003ec8:	4013      	ands	r3, r2
 8003eca:	608b      	str	r3, [r1, #8]
        }

        /* Enable or disable the falling trigger */
        if ((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 8003ecc:	683b      	ldr	r3, [r7, #0]
 8003ece:	685b      	ldr	r3, [r3, #4]
 8003ed0:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8003ed4:	2b00      	cmp	r3, #0
 8003ed6:	d006      	beq.n	8003ee6 <HAL_GPIO_Init+0x266>
        {
          SET_BIT(EXTI->FTSR, iocurrent);
 8003ed8:	4b1b      	ldr	r3, [pc, #108]	; (8003f48 <HAL_GPIO_Init+0x2c8>)
 8003eda:	68da      	ldr	r2, [r3, #12]
 8003edc:	491a      	ldr	r1, [pc, #104]	; (8003f48 <HAL_GPIO_Init+0x2c8>)
 8003ede:	69bb      	ldr	r3, [r7, #24]
 8003ee0:	4313      	orrs	r3, r2
 8003ee2:	60cb      	str	r3, [r1, #12]
 8003ee4:	e006      	b.n	8003ef4 <HAL_GPIO_Init+0x274>
        }
        else
        {
          CLEAR_BIT(EXTI->FTSR, iocurrent);
 8003ee6:	4b18      	ldr	r3, [pc, #96]	; (8003f48 <HAL_GPIO_Init+0x2c8>)
 8003ee8:	68da      	ldr	r2, [r3, #12]
 8003eea:	69bb      	ldr	r3, [r7, #24]
 8003eec:	43db      	mvns	r3, r3
 8003eee:	4916      	ldr	r1, [pc, #88]	; (8003f48 <HAL_GPIO_Init+0x2c8>)
 8003ef0:	4013      	ands	r3, r2
 8003ef2:	60cb      	str	r3, [r1, #12]
        }

        /* Configure the event mask */
        if ((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 8003ef4:	683b      	ldr	r3, [r7, #0]
 8003ef6:	685b      	ldr	r3, [r3, #4]
 8003ef8:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003efc:	2b00      	cmp	r3, #0
 8003efe:	d025      	beq.n	8003f4c <HAL_GPIO_Init+0x2cc>
        {
          SET_BIT(EXTI->EMR, iocurrent);
 8003f00:	4b11      	ldr	r3, [pc, #68]	; (8003f48 <HAL_GPIO_Init+0x2c8>)
 8003f02:	685a      	ldr	r2, [r3, #4]
 8003f04:	4910      	ldr	r1, [pc, #64]	; (8003f48 <HAL_GPIO_Init+0x2c8>)
 8003f06:	69bb      	ldr	r3, [r7, #24]
 8003f08:	4313      	orrs	r3, r2
 8003f0a:	604b      	str	r3, [r1, #4]
 8003f0c:	e025      	b.n	8003f5a <HAL_GPIO_Init+0x2da>
 8003f0e:	bf00      	nop
 8003f10:	10320000 	.word	0x10320000
 8003f14:	10310000 	.word	0x10310000
 8003f18:	10220000 	.word	0x10220000
 8003f1c:	10210000 	.word	0x10210000
 8003f20:	10120000 	.word	0x10120000
 8003f24:	10110000 	.word	0x10110000
 8003f28:	40021000 	.word	0x40021000
 8003f2c:	40010000 	.word	0x40010000
 8003f30:	40010800 	.word	0x40010800
 8003f34:	40010c00 	.word	0x40010c00
 8003f38:	40011000 	.word	0x40011000
 8003f3c:	40011400 	.word	0x40011400
 8003f40:	40011800 	.word	0x40011800
 8003f44:	40011c00 	.word	0x40011c00
 8003f48:	40010400 	.word	0x40010400
        }
        else
        {
          CLEAR_BIT(EXTI->EMR, iocurrent);
 8003f4c:	4b15      	ldr	r3, [pc, #84]	; (8003fa4 <HAL_GPIO_Init+0x324>)
 8003f4e:	685a      	ldr	r2, [r3, #4]
 8003f50:	69bb      	ldr	r3, [r7, #24]
 8003f52:	43db      	mvns	r3, r3
 8003f54:	4913      	ldr	r1, [pc, #76]	; (8003fa4 <HAL_GPIO_Init+0x324>)
 8003f56:	4013      	ands	r3, r2
 8003f58:	604b      	str	r3, [r1, #4]
        }

        /* Configure the interrupt mask */
        if ((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 8003f5a:	683b      	ldr	r3, [r7, #0]
 8003f5c:	685b      	ldr	r3, [r3, #4]
 8003f5e:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8003f62:	2b00      	cmp	r3, #0
 8003f64:	d006      	beq.n	8003f74 <HAL_GPIO_Init+0x2f4>
        {
          SET_BIT(EXTI->IMR, iocurrent);
 8003f66:	4b0f      	ldr	r3, [pc, #60]	; (8003fa4 <HAL_GPIO_Init+0x324>)
 8003f68:	681a      	ldr	r2, [r3, #0]
 8003f6a:	490e      	ldr	r1, [pc, #56]	; (8003fa4 <HAL_GPIO_Init+0x324>)
 8003f6c:	69bb      	ldr	r3, [r7, #24]
 8003f6e:	4313      	orrs	r3, r2
 8003f70:	600b      	str	r3, [r1, #0]
 8003f72:	e006      	b.n	8003f82 <HAL_GPIO_Init+0x302>
        }
        else
        {
          CLEAR_BIT(EXTI->IMR, iocurrent);
 8003f74:	4b0b      	ldr	r3, [pc, #44]	; (8003fa4 <HAL_GPIO_Init+0x324>)
 8003f76:	681a      	ldr	r2, [r3, #0]
 8003f78:	69bb      	ldr	r3, [r7, #24]
 8003f7a:	43db      	mvns	r3, r3
 8003f7c:	4909      	ldr	r1, [pc, #36]	; (8003fa4 <HAL_GPIO_Init+0x324>)
 8003f7e:	4013      	ands	r3, r2
 8003f80:	600b      	str	r3, [r1, #0]
        }
      }
    }

	position++;
 8003f82:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003f84:	3301      	adds	r3, #1
 8003f86:	627b      	str	r3, [r7, #36]	; 0x24
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8003f88:	683b      	ldr	r3, [r7, #0]
 8003f8a:	681a      	ldr	r2, [r3, #0]
 8003f8c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003f8e:	fa22 f303 	lsr.w	r3, r2, r3
 8003f92:	2b00      	cmp	r3, #0
 8003f94:	f47f ae7e 	bne.w	8003c94 <HAL_GPIO_Init+0x14>
  }
}
 8003f98:	bf00      	nop
 8003f9a:	bf00      	nop
 8003f9c:	372c      	adds	r7, #44	; 0x2c
 8003f9e:	46bd      	mov	sp, r7
 8003fa0:	bc80      	pop	{r7}
 8003fa2:	4770      	bx	lr
 8003fa4:	40010400 	.word	0x40010400

08003fa8 <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin: specifies the port bit to read.
  *         This parameter can be GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 8003fa8:	b480      	push	{r7}
 8003faa:	b085      	sub	sp, #20
 8003fac:	af00      	add	r7, sp, #0
 8003fae:	6078      	str	r0, [r7, #4]
 8003fb0:	460b      	mov	r3, r1
 8003fb2:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if ((GPIOx->IDR & GPIO_Pin) != (uint32_t)GPIO_PIN_RESET)
 8003fb4:	687b      	ldr	r3, [r7, #4]
 8003fb6:	689a      	ldr	r2, [r3, #8]
 8003fb8:	887b      	ldrh	r3, [r7, #2]
 8003fba:	4013      	ands	r3, r2
 8003fbc:	2b00      	cmp	r3, #0
 8003fbe:	d002      	beq.n	8003fc6 <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 8003fc0:	2301      	movs	r3, #1
 8003fc2:	73fb      	strb	r3, [r7, #15]
 8003fc4:	e001      	b.n	8003fca <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 8003fc6:	2300      	movs	r3, #0
 8003fc8:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 8003fca:	7bfb      	ldrb	r3, [r7, #15]
}
 8003fcc:	4618      	mov	r0, r3
 8003fce:	3714      	adds	r7, #20
 8003fd0:	46bd      	mov	sp, r7
 8003fd2:	bc80      	pop	{r7}
 8003fd4:	4770      	bx	lr

08003fd6 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8003fd6:	b480      	push	{r7}
 8003fd8:	b083      	sub	sp, #12
 8003fda:	af00      	add	r7, sp, #0
 8003fdc:	6078      	str	r0, [r7, #4]
 8003fde:	460b      	mov	r3, r1
 8003fe0:	807b      	strh	r3, [r7, #2]
 8003fe2:	4613      	mov	r3, r2
 8003fe4:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 8003fe6:	787b      	ldrb	r3, [r7, #1]
 8003fe8:	2b00      	cmp	r3, #0
 8003fea:	d003      	beq.n	8003ff4 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8003fec:	887a      	ldrh	r2, [r7, #2]
 8003fee:	687b      	ldr	r3, [r7, #4]
 8003ff0:	611a      	str	r2, [r3, #16]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
  }
}
 8003ff2:	e003      	b.n	8003ffc <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
 8003ff4:	887b      	ldrh	r3, [r7, #2]
 8003ff6:	041a      	lsls	r2, r3, #16
 8003ff8:	687b      	ldr	r3, [r7, #4]
 8003ffa:	611a      	str	r2, [r3, #16]
}
 8003ffc:	bf00      	nop
 8003ffe:	370c      	adds	r7, #12
 8004000:	46bd      	mov	sp, r7
 8004002:	bc80      	pop	{r7}
 8004004:	4770      	bx	lr
	...

08004008 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 8004008:	b580      	push	{r7, lr}
 800400a:	b084      	sub	sp, #16
 800400c:	af00      	add	r7, sp, #0
 800400e:	6078      	str	r0, [r7, #4]
  uint32_t freqrange;
  uint32_t pclk1;

  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 8004010:	687b      	ldr	r3, [r7, #4]
 8004012:	2b00      	cmp	r3, #0
 8004014:	d101      	bne.n	800401a <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 8004016:	2301      	movs	r3, #1
 8004018:	e12b      	b.n	8004272 <HAL_I2C_Init+0x26a>
  assert_param(IS_I2C_DUAL_ADDRESS(hi2c->Init.DualAddressMode));
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 800401a:	687b      	ldr	r3, [r7, #4]
 800401c:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8004020:	b2db      	uxtb	r3, r3
 8004022:	2b00      	cmp	r3, #0
 8004024:	d106      	bne.n	8004034 <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 8004026:	687b      	ldr	r3, [r7, #4]
 8004028:	2200      	movs	r2, #0
 800402a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_I2C_MspInit(hi2c);
 800402e:	6878      	ldr	r0, [r7, #4]
 8004030:	f7fe f9fc 	bl	800242c <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 8004034:	687b      	ldr	r3, [r7, #4]
 8004036:	2224      	movs	r2, #36	; 0x24
 8004038:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 800403c:	687b      	ldr	r3, [r7, #4]
 800403e:	681b      	ldr	r3, [r3, #0]
 8004040:	681a      	ldr	r2, [r3, #0]
 8004042:	687b      	ldr	r3, [r7, #4]
 8004044:	681b      	ldr	r3, [r3, #0]
 8004046:	f022 0201 	bic.w	r2, r2, #1
 800404a:	601a      	str	r2, [r3, #0]

  /*Reset I2C*/
  hi2c->Instance->CR1 |= I2C_CR1_SWRST;
 800404c:	687b      	ldr	r3, [r7, #4]
 800404e:	681b      	ldr	r3, [r3, #0]
 8004050:	681a      	ldr	r2, [r3, #0]
 8004052:	687b      	ldr	r3, [r7, #4]
 8004054:	681b      	ldr	r3, [r3, #0]
 8004056:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 800405a:	601a      	str	r2, [r3, #0]
  hi2c->Instance->CR1 &= ~I2C_CR1_SWRST;
 800405c:	687b      	ldr	r3, [r7, #4]
 800405e:	681b      	ldr	r3, [r3, #0]
 8004060:	681a      	ldr	r2, [r3, #0]
 8004062:	687b      	ldr	r3, [r7, #4]
 8004064:	681b      	ldr	r3, [r3, #0]
 8004066:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 800406a:	601a      	str	r2, [r3, #0]

  /* Get PCLK1 frequency */
  pclk1 = HAL_RCC_GetPCLK1Freq();
 800406c:	f002 ff96 	bl	8006f9c <HAL_RCC_GetPCLK1Freq>
 8004070:	60f8      	str	r0, [r7, #12]

  /* Check the minimum allowed PCLK1 frequency */
  if (I2C_MIN_PCLK_FREQ(pclk1, hi2c->Init.ClockSpeed) == 1U)
 8004072:	687b      	ldr	r3, [r7, #4]
 8004074:	685b      	ldr	r3, [r3, #4]
 8004076:	4a81      	ldr	r2, [pc, #516]	; (800427c <HAL_I2C_Init+0x274>)
 8004078:	4293      	cmp	r3, r2
 800407a:	d807      	bhi.n	800408c <HAL_I2C_Init+0x84>
 800407c:	68fb      	ldr	r3, [r7, #12]
 800407e:	4a80      	ldr	r2, [pc, #512]	; (8004280 <HAL_I2C_Init+0x278>)
 8004080:	4293      	cmp	r3, r2
 8004082:	bf94      	ite	ls
 8004084:	2301      	movls	r3, #1
 8004086:	2300      	movhi	r3, #0
 8004088:	b2db      	uxtb	r3, r3
 800408a:	e006      	b.n	800409a <HAL_I2C_Init+0x92>
 800408c:	68fb      	ldr	r3, [r7, #12]
 800408e:	4a7d      	ldr	r2, [pc, #500]	; (8004284 <HAL_I2C_Init+0x27c>)
 8004090:	4293      	cmp	r3, r2
 8004092:	bf94      	ite	ls
 8004094:	2301      	movls	r3, #1
 8004096:	2300      	movhi	r3, #0
 8004098:	b2db      	uxtb	r3, r3
 800409a:	2b00      	cmp	r3, #0
 800409c:	d001      	beq.n	80040a2 <HAL_I2C_Init+0x9a>
  {
    return HAL_ERROR;
 800409e:	2301      	movs	r3, #1
 80040a0:	e0e7      	b.n	8004272 <HAL_I2C_Init+0x26a>
  }

  /* Calculate frequency range */
  freqrange = I2C_FREQRANGE(pclk1);
 80040a2:	68fb      	ldr	r3, [r7, #12]
 80040a4:	4a78      	ldr	r2, [pc, #480]	; (8004288 <HAL_I2C_Init+0x280>)
 80040a6:	fba2 2303 	umull	r2, r3, r2, r3
 80040aa:	0c9b      	lsrs	r3, r3, #18
 80040ac:	60bb      	str	r3, [r7, #8]

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Frequency range */
  MODIFY_REG(hi2c->Instance->CR2, I2C_CR2_FREQ, freqrange);
 80040ae:	687b      	ldr	r3, [r7, #4]
 80040b0:	681b      	ldr	r3, [r3, #0]
 80040b2:	685b      	ldr	r3, [r3, #4]
 80040b4:	f023 013f 	bic.w	r1, r3, #63	; 0x3f
 80040b8:	687b      	ldr	r3, [r7, #4]
 80040ba:	681b      	ldr	r3, [r3, #0]
 80040bc:	68ba      	ldr	r2, [r7, #8]
 80040be:	430a      	orrs	r2, r1
 80040c0:	605a      	str	r2, [r3, #4]

  /*---------------------------- I2Cx TRISE Configuration --------------------*/
  /* Configure I2Cx: Rise Time */
  MODIFY_REG(hi2c->Instance->TRISE, I2C_TRISE_TRISE, I2C_RISE_TIME(freqrange, hi2c->Init.ClockSpeed));
 80040c2:	687b      	ldr	r3, [r7, #4]
 80040c4:	681b      	ldr	r3, [r3, #0]
 80040c6:	6a1b      	ldr	r3, [r3, #32]
 80040c8:	f023 013f 	bic.w	r1, r3, #63	; 0x3f
 80040cc:	687b      	ldr	r3, [r7, #4]
 80040ce:	685b      	ldr	r3, [r3, #4]
 80040d0:	4a6a      	ldr	r2, [pc, #424]	; (800427c <HAL_I2C_Init+0x274>)
 80040d2:	4293      	cmp	r3, r2
 80040d4:	d802      	bhi.n	80040dc <HAL_I2C_Init+0xd4>
 80040d6:	68bb      	ldr	r3, [r7, #8]
 80040d8:	3301      	adds	r3, #1
 80040da:	e009      	b.n	80040f0 <HAL_I2C_Init+0xe8>
 80040dc:	68bb      	ldr	r3, [r7, #8]
 80040de:	f44f 7296 	mov.w	r2, #300	; 0x12c
 80040e2:	fb02 f303 	mul.w	r3, r2, r3
 80040e6:	4a69      	ldr	r2, [pc, #420]	; (800428c <HAL_I2C_Init+0x284>)
 80040e8:	fba2 2303 	umull	r2, r3, r2, r3
 80040ec:	099b      	lsrs	r3, r3, #6
 80040ee:	3301      	adds	r3, #1
 80040f0:	687a      	ldr	r2, [r7, #4]
 80040f2:	6812      	ldr	r2, [r2, #0]
 80040f4:	430b      	orrs	r3, r1
 80040f6:	6213      	str	r3, [r2, #32]

  /*---------------------------- I2Cx CCR Configuration ----------------------*/
  /* Configure I2Cx: Speed */
  MODIFY_REG(hi2c->Instance->CCR, (I2C_CCR_FS | I2C_CCR_DUTY | I2C_CCR_CCR), I2C_SPEED(pclk1, hi2c->Init.ClockSpeed, hi2c->Init.DutyCycle));
 80040f8:	687b      	ldr	r3, [r7, #4]
 80040fa:	681b      	ldr	r3, [r3, #0]
 80040fc:	69db      	ldr	r3, [r3, #28]
 80040fe:	f423 424f 	bic.w	r2, r3, #52992	; 0xcf00
 8004102:	f022 02ff 	bic.w	r2, r2, #255	; 0xff
 8004106:	687b      	ldr	r3, [r7, #4]
 8004108:	685b      	ldr	r3, [r3, #4]
 800410a:	495c      	ldr	r1, [pc, #368]	; (800427c <HAL_I2C_Init+0x274>)
 800410c:	428b      	cmp	r3, r1
 800410e:	d819      	bhi.n	8004144 <HAL_I2C_Init+0x13c>
 8004110:	68fb      	ldr	r3, [r7, #12]
 8004112:	1e59      	subs	r1, r3, #1
 8004114:	687b      	ldr	r3, [r7, #4]
 8004116:	685b      	ldr	r3, [r3, #4]
 8004118:	005b      	lsls	r3, r3, #1
 800411a:	fbb1 f3f3 	udiv	r3, r1, r3
 800411e:	1c59      	adds	r1, r3, #1
 8004120:	f640 73fc 	movw	r3, #4092	; 0xffc
 8004124:	400b      	ands	r3, r1
 8004126:	2b00      	cmp	r3, #0
 8004128:	d00a      	beq.n	8004140 <HAL_I2C_Init+0x138>
 800412a:	68fb      	ldr	r3, [r7, #12]
 800412c:	1e59      	subs	r1, r3, #1
 800412e:	687b      	ldr	r3, [r7, #4]
 8004130:	685b      	ldr	r3, [r3, #4]
 8004132:	005b      	lsls	r3, r3, #1
 8004134:	fbb1 f3f3 	udiv	r3, r1, r3
 8004138:	3301      	adds	r3, #1
 800413a:	f3c3 030b 	ubfx	r3, r3, #0, #12
 800413e:	e051      	b.n	80041e4 <HAL_I2C_Init+0x1dc>
 8004140:	2304      	movs	r3, #4
 8004142:	e04f      	b.n	80041e4 <HAL_I2C_Init+0x1dc>
 8004144:	687b      	ldr	r3, [r7, #4]
 8004146:	689b      	ldr	r3, [r3, #8]
 8004148:	2b00      	cmp	r3, #0
 800414a:	d111      	bne.n	8004170 <HAL_I2C_Init+0x168>
 800414c:	68fb      	ldr	r3, [r7, #12]
 800414e:	1e58      	subs	r0, r3, #1
 8004150:	687b      	ldr	r3, [r7, #4]
 8004152:	6859      	ldr	r1, [r3, #4]
 8004154:	460b      	mov	r3, r1
 8004156:	005b      	lsls	r3, r3, #1
 8004158:	440b      	add	r3, r1
 800415a:	fbb0 f3f3 	udiv	r3, r0, r3
 800415e:	3301      	adds	r3, #1
 8004160:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8004164:	2b00      	cmp	r3, #0
 8004166:	bf0c      	ite	eq
 8004168:	2301      	moveq	r3, #1
 800416a:	2300      	movne	r3, #0
 800416c:	b2db      	uxtb	r3, r3
 800416e:	e012      	b.n	8004196 <HAL_I2C_Init+0x18e>
 8004170:	68fb      	ldr	r3, [r7, #12]
 8004172:	1e58      	subs	r0, r3, #1
 8004174:	687b      	ldr	r3, [r7, #4]
 8004176:	6859      	ldr	r1, [r3, #4]
 8004178:	460b      	mov	r3, r1
 800417a:	009b      	lsls	r3, r3, #2
 800417c:	440b      	add	r3, r1
 800417e:	0099      	lsls	r1, r3, #2
 8004180:	440b      	add	r3, r1
 8004182:	fbb0 f3f3 	udiv	r3, r0, r3
 8004186:	3301      	adds	r3, #1
 8004188:	f3c3 030b 	ubfx	r3, r3, #0, #12
 800418c:	2b00      	cmp	r3, #0
 800418e:	bf0c      	ite	eq
 8004190:	2301      	moveq	r3, #1
 8004192:	2300      	movne	r3, #0
 8004194:	b2db      	uxtb	r3, r3
 8004196:	2b00      	cmp	r3, #0
 8004198:	d001      	beq.n	800419e <HAL_I2C_Init+0x196>
 800419a:	2301      	movs	r3, #1
 800419c:	e022      	b.n	80041e4 <HAL_I2C_Init+0x1dc>
 800419e:	687b      	ldr	r3, [r7, #4]
 80041a0:	689b      	ldr	r3, [r3, #8]
 80041a2:	2b00      	cmp	r3, #0
 80041a4:	d10e      	bne.n	80041c4 <HAL_I2C_Init+0x1bc>
 80041a6:	68fb      	ldr	r3, [r7, #12]
 80041a8:	1e58      	subs	r0, r3, #1
 80041aa:	687b      	ldr	r3, [r7, #4]
 80041ac:	6859      	ldr	r1, [r3, #4]
 80041ae:	460b      	mov	r3, r1
 80041b0:	005b      	lsls	r3, r3, #1
 80041b2:	440b      	add	r3, r1
 80041b4:	fbb0 f3f3 	udiv	r3, r0, r3
 80041b8:	3301      	adds	r3, #1
 80041ba:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80041be:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 80041c2:	e00f      	b.n	80041e4 <HAL_I2C_Init+0x1dc>
 80041c4:	68fb      	ldr	r3, [r7, #12]
 80041c6:	1e58      	subs	r0, r3, #1
 80041c8:	687b      	ldr	r3, [r7, #4]
 80041ca:	6859      	ldr	r1, [r3, #4]
 80041cc:	460b      	mov	r3, r1
 80041ce:	009b      	lsls	r3, r3, #2
 80041d0:	440b      	add	r3, r1
 80041d2:	0099      	lsls	r1, r3, #2
 80041d4:	440b      	add	r3, r1
 80041d6:	fbb0 f3f3 	udiv	r3, r0, r3
 80041da:	3301      	adds	r3, #1
 80041dc:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80041e0:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 80041e4:	6879      	ldr	r1, [r7, #4]
 80041e6:	6809      	ldr	r1, [r1, #0]
 80041e8:	4313      	orrs	r3, r2
 80041ea:	61cb      	str	r3, [r1, #28]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  MODIFY_REG(hi2c->Instance->CR1, (I2C_CR1_ENGC | I2C_CR1_NOSTRETCH), (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode));
 80041ec:	687b      	ldr	r3, [r7, #4]
 80041ee:	681b      	ldr	r3, [r3, #0]
 80041f0:	681b      	ldr	r3, [r3, #0]
 80041f2:	f023 01c0 	bic.w	r1, r3, #192	; 0xc0
 80041f6:	687b      	ldr	r3, [r7, #4]
 80041f8:	69da      	ldr	r2, [r3, #28]
 80041fa:	687b      	ldr	r3, [r7, #4]
 80041fc:	6a1b      	ldr	r3, [r3, #32]
 80041fe:	431a      	orrs	r2, r3
 8004200:	687b      	ldr	r3, [r7, #4]
 8004202:	681b      	ldr	r3, [r3, #0]
 8004204:	430a      	orrs	r2, r1
 8004206:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Configure I2Cx: Own Address1 and addressing mode */
  MODIFY_REG(hi2c->Instance->OAR1, (I2C_OAR1_ADDMODE | I2C_OAR1_ADD8_9 | I2C_OAR1_ADD1_7 | I2C_OAR1_ADD0), (hi2c->Init.AddressingMode | hi2c->Init.OwnAddress1));
 8004208:	687b      	ldr	r3, [r7, #4]
 800420a:	681b      	ldr	r3, [r3, #0]
 800420c:	689b      	ldr	r3, [r3, #8]
 800420e:	f423 4303 	bic.w	r3, r3, #33536	; 0x8300
 8004212:	f023 03ff 	bic.w	r3, r3, #255	; 0xff
 8004216:	687a      	ldr	r2, [r7, #4]
 8004218:	6911      	ldr	r1, [r2, #16]
 800421a:	687a      	ldr	r2, [r7, #4]
 800421c:	68d2      	ldr	r2, [r2, #12]
 800421e:	4311      	orrs	r1, r2
 8004220:	687a      	ldr	r2, [r7, #4]
 8004222:	6812      	ldr	r2, [r2, #0]
 8004224:	430b      	orrs	r3, r1
 8004226:	6093      	str	r3, [r2, #8]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Configure I2Cx: Dual mode and Own Address2 */
  MODIFY_REG(hi2c->Instance->OAR2, (I2C_OAR2_ENDUAL | I2C_OAR2_ADD2), (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2));
 8004228:	687b      	ldr	r3, [r7, #4]
 800422a:	681b      	ldr	r3, [r3, #0]
 800422c:	68db      	ldr	r3, [r3, #12]
 800422e:	f023 01ff 	bic.w	r1, r3, #255	; 0xff
 8004232:	687b      	ldr	r3, [r7, #4]
 8004234:	695a      	ldr	r2, [r3, #20]
 8004236:	687b      	ldr	r3, [r7, #4]
 8004238:	699b      	ldr	r3, [r3, #24]
 800423a:	431a      	orrs	r2, r3
 800423c:	687b      	ldr	r3, [r7, #4]
 800423e:	681b      	ldr	r3, [r3, #0]
 8004240:	430a      	orrs	r2, r1
 8004242:	60da      	str	r2, [r3, #12]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 8004244:	687b      	ldr	r3, [r7, #4]
 8004246:	681b      	ldr	r3, [r3, #0]
 8004248:	681a      	ldr	r2, [r3, #0]
 800424a:	687b      	ldr	r3, [r7, #4]
 800424c:	681b      	ldr	r3, [r3, #0]
 800424e:	f042 0201 	orr.w	r2, r2, #1
 8004252:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8004254:	687b      	ldr	r3, [r7, #4]
 8004256:	2200      	movs	r2, #0
 8004258:	641a      	str	r2, [r3, #64]	; 0x40
  hi2c->State = HAL_I2C_STATE_READY;
 800425a:	687b      	ldr	r3, [r7, #4]
 800425c:	2220      	movs	r2, #32
 800425e:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
  hi2c->PreviousState = I2C_STATE_NONE;
 8004262:	687b      	ldr	r3, [r7, #4]
 8004264:	2200      	movs	r2, #0
 8004266:	631a      	str	r2, [r3, #48]	; 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8004268:	687b      	ldr	r3, [r7, #4]
 800426a:	2200      	movs	r2, #0
 800426c:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  return HAL_OK;
 8004270:	2300      	movs	r3, #0
}
 8004272:	4618      	mov	r0, r3
 8004274:	3710      	adds	r7, #16
 8004276:	46bd      	mov	sp, r7
 8004278:	bd80      	pop	{r7, pc}
 800427a:	bf00      	nop
 800427c:	000186a0 	.word	0x000186a0
 8004280:	001e847f 	.word	0x001e847f
 8004284:	003d08ff 	.word	0x003d08ff
 8004288:	431bde83 	.word	0x431bde83
 800428c:	10624dd3 	.word	0x10624dd3

08004290 <I2C_Flush_DR>:
  * @brief  I2C data register flush process.
  * @param  hi2c I2C handle.
  * @retval None
  */
static void I2C_Flush_DR(I2C_HandleTypeDef *hi2c)
{
 8004290:	b480      	push	{r7}
 8004292:	b083      	sub	sp, #12
 8004294:	af00      	add	r7, sp, #0
 8004296:	6078      	str	r0, [r7, #4]
  /* Write a dummy data in DR to clear TXE flag */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) != RESET)
 8004298:	687b      	ldr	r3, [r7, #4]
 800429a:	681b      	ldr	r3, [r3, #0]
 800429c:	695b      	ldr	r3, [r3, #20]
 800429e:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80042a2:	2b80      	cmp	r3, #128	; 0x80
 80042a4:	d103      	bne.n	80042ae <I2C_Flush_DR+0x1e>
  {
    hi2c->Instance->DR = 0x00U;
 80042a6:	687b      	ldr	r3, [r7, #4]
 80042a8:	681b      	ldr	r3, [r3, #0]
 80042aa:	2200      	movs	r2, #0
 80042ac:	611a      	str	r2, [r3, #16]
  }
}
 80042ae:	bf00      	nop
 80042b0:	370c      	adds	r7, #12
 80042b2:	46bd      	mov	sp, r7
 80042b4:	bc80      	pop	{r7}
 80042b6:	4770      	bx	lr

080042b8 <HAL_I2C_Master_Transmit>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Master_Transmit(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80042b8:	b580      	push	{r7, lr}
 80042ba:	b088      	sub	sp, #32
 80042bc:	af02      	add	r7, sp, #8
 80042be:	60f8      	str	r0, [r7, #12]
 80042c0:	607a      	str	r2, [r7, #4]
 80042c2:	461a      	mov	r2, r3
 80042c4:	460b      	mov	r3, r1
 80042c6:	817b      	strh	r3, [r7, #10]
 80042c8:	4613      	mov	r3, r2
 80042ca:	813b      	strh	r3, [r7, #8]
  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 80042cc:	f7fe ff0c 	bl	80030e8 <HAL_GetTick>
 80042d0:	6178      	str	r0, [r7, #20]

  if (hi2c->State == HAL_I2C_STATE_READY)
 80042d2:	68fb      	ldr	r3, [r7, #12]
 80042d4:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80042d8:	b2db      	uxtb	r3, r3
 80042da:	2b20      	cmp	r3, #32
 80042dc:	f040 80e0 	bne.w	80044a0 <HAL_I2C_Master_Transmit+0x1e8>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 80042e0:	697b      	ldr	r3, [r7, #20]
 80042e2:	9300      	str	r3, [sp, #0]
 80042e4:	2319      	movs	r3, #25
 80042e6:	2201      	movs	r2, #1
 80042e8:	4970      	ldr	r1, [pc, #448]	; (80044ac <HAL_I2C_Master_Transmit+0x1f4>)
 80042ea:	68f8      	ldr	r0, [r7, #12]
 80042ec:	f002 f80a 	bl	8006304 <I2C_WaitOnFlagUntilTimeout>
 80042f0:	4603      	mov	r3, r0
 80042f2:	2b00      	cmp	r3, #0
 80042f4:	d001      	beq.n	80042fa <HAL_I2C_Master_Transmit+0x42>
    {
      return HAL_BUSY;
 80042f6:	2302      	movs	r3, #2
 80042f8:	e0d3      	b.n	80044a2 <HAL_I2C_Master_Transmit+0x1ea>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 80042fa:	68fb      	ldr	r3, [r7, #12]
 80042fc:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8004300:	2b01      	cmp	r3, #1
 8004302:	d101      	bne.n	8004308 <HAL_I2C_Master_Transmit+0x50>
 8004304:	2302      	movs	r3, #2
 8004306:	e0cc      	b.n	80044a2 <HAL_I2C_Master_Transmit+0x1ea>
 8004308:	68fb      	ldr	r3, [r7, #12]
 800430a:	2201      	movs	r2, #1
 800430c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 8004310:	68fb      	ldr	r3, [r7, #12]
 8004312:	681b      	ldr	r3, [r3, #0]
 8004314:	681b      	ldr	r3, [r3, #0]
 8004316:	f003 0301 	and.w	r3, r3, #1
 800431a:	2b01      	cmp	r3, #1
 800431c:	d007      	beq.n	800432e <HAL_I2C_Master_Transmit+0x76>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 800431e:	68fb      	ldr	r3, [r7, #12]
 8004320:	681b      	ldr	r3, [r3, #0]
 8004322:	681a      	ldr	r2, [r3, #0]
 8004324:	68fb      	ldr	r3, [r7, #12]
 8004326:	681b      	ldr	r3, [r3, #0]
 8004328:	f042 0201 	orr.w	r2, r2, #1
 800432c:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 800432e:	68fb      	ldr	r3, [r7, #12]
 8004330:	681b      	ldr	r3, [r3, #0]
 8004332:	681a      	ldr	r2, [r3, #0]
 8004334:	68fb      	ldr	r3, [r7, #12]
 8004336:	681b      	ldr	r3, [r3, #0]
 8004338:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 800433c:	601a      	str	r2, [r3, #0]

    hi2c->State       = HAL_I2C_STATE_BUSY_TX;
 800433e:	68fb      	ldr	r3, [r7, #12]
 8004340:	2221      	movs	r2, #33	; 0x21
 8004342:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode        = HAL_I2C_MODE_MASTER;
 8004346:	68fb      	ldr	r3, [r7, #12]
 8004348:	2210      	movs	r2, #16
 800434a:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    hi2c->ErrorCode   = HAL_I2C_ERROR_NONE;
 800434e:	68fb      	ldr	r3, [r7, #12]
 8004350:	2200      	movs	r2, #0
 8004352:	641a      	str	r2, [r3, #64]	; 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 8004354:	68fb      	ldr	r3, [r7, #12]
 8004356:	687a      	ldr	r2, [r7, #4]
 8004358:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount   = Size;
 800435a:	68fb      	ldr	r3, [r7, #12]
 800435c:	893a      	ldrh	r2, [r7, #8]
 800435e:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 8004360:	68fb      	ldr	r3, [r7, #12]
 8004362:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8004364:	b29a      	uxth	r2, r3
 8004366:	68fb      	ldr	r3, [r7, #12]
 8004368:	851a      	strh	r2, [r3, #40]	; 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 800436a:	68fb      	ldr	r3, [r7, #12]
 800436c:	4a50      	ldr	r2, [pc, #320]	; (80044b0 <HAL_I2C_Master_Transmit+0x1f8>)
 800436e:	62da      	str	r2, [r3, #44]	; 0x2c

    /* Send Slave Address */
    if (I2C_MasterRequestWrite(hi2c, DevAddress, Timeout, tickstart) != HAL_OK)
 8004370:	8979      	ldrh	r1, [r7, #10]
 8004372:	697b      	ldr	r3, [r7, #20]
 8004374:	6a3a      	ldr	r2, [r7, #32]
 8004376:	68f8      	ldr	r0, [r7, #12]
 8004378:	f001 fdcc 	bl	8005f14 <I2C_MasterRequestWrite>
 800437c:	4603      	mov	r3, r0
 800437e:	2b00      	cmp	r3, #0
 8004380:	d001      	beq.n	8004386 <HAL_I2C_Master_Transmit+0xce>
    {
      return HAL_ERROR;
 8004382:	2301      	movs	r3, #1
 8004384:	e08d      	b.n	80044a2 <HAL_I2C_Master_Transmit+0x1ea>
    }

    /* Clear ADDR flag */
    __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8004386:	2300      	movs	r3, #0
 8004388:	613b      	str	r3, [r7, #16]
 800438a:	68fb      	ldr	r3, [r7, #12]
 800438c:	681b      	ldr	r3, [r3, #0]
 800438e:	695b      	ldr	r3, [r3, #20]
 8004390:	613b      	str	r3, [r7, #16]
 8004392:	68fb      	ldr	r3, [r7, #12]
 8004394:	681b      	ldr	r3, [r3, #0]
 8004396:	699b      	ldr	r3, [r3, #24]
 8004398:	613b      	str	r3, [r7, #16]
 800439a:	693b      	ldr	r3, [r7, #16]

    while (hi2c->XferSize > 0U)
 800439c:	e066      	b.n	800446c <HAL_I2C_Master_Transmit+0x1b4>
    {
      /* Wait until TXE flag is set */
      if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 800439e:	697a      	ldr	r2, [r7, #20]
 80043a0:	6a39      	ldr	r1, [r7, #32]
 80043a2:	68f8      	ldr	r0, [r7, #12]
 80043a4:	f002 f8c8 	bl	8006538 <I2C_WaitOnTXEFlagUntilTimeout>
 80043a8:	4603      	mov	r3, r0
 80043aa:	2b00      	cmp	r3, #0
 80043ac:	d00d      	beq.n	80043ca <HAL_I2C_Master_Transmit+0x112>
      {
        if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 80043ae:	68fb      	ldr	r3, [r7, #12]
 80043b0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80043b2:	2b04      	cmp	r3, #4
 80043b4:	d107      	bne.n	80043c6 <HAL_I2C_Master_Transmit+0x10e>
        {
          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80043b6:	68fb      	ldr	r3, [r7, #12]
 80043b8:	681b      	ldr	r3, [r3, #0]
 80043ba:	681a      	ldr	r2, [r3, #0]
 80043bc:	68fb      	ldr	r3, [r7, #12]
 80043be:	681b      	ldr	r3, [r3, #0]
 80043c0:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 80043c4:	601a      	str	r2, [r3, #0]
        }
        return HAL_ERROR;
 80043c6:	2301      	movs	r3, #1
 80043c8:	e06b      	b.n	80044a2 <HAL_I2C_Master_Transmit+0x1ea>
      }

      /* Write data to DR */
      hi2c->Instance->DR = *hi2c->pBuffPtr;
 80043ca:	68fb      	ldr	r3, [r7, #12]
 80043cc:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80043ce:	781a      	ldrb	r2, [r3, #0]
 80043d0:	68fb      	ldr	r3, [r7, #12]
 80043d2:	681b      	ldr	r3, [r3, #0]
 80043d4:	611a      	str	r2, [r3, #16]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 80043d6:	68fb      	ldr	r3, [r7, #12]
 80043d8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80043da:	1c5a      	adds	r2, r3, #1
 80043dc:	68fb      	ldr	r3, [r7, #12]
 80043de:	625a      	str	r2, [r3, #36]	; 0x24

      /* Update counter */
      hi2c->XferCount--;
 80043e0:	68fb      	ldr	r3, [r7, #12]
 80043e2:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80043e4:	b29b      	uxth	r3, r3
 80043e6:	3b01      	subs	r3, #1
 80043e8:	b29a      	uxth	r2, r3
 80043ea:	68fb      	ldr	r3, [r7, #12]
 80043ec:	855a      	strh	r2, [r3, #42]	; 0x2a
      hi2c->XferSize--;
 80043ee:	68fb      	ldr	r3, [r7, #12]
 80043f0:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80043f2:	3b01      	subs	r3, #1
 80043f4:	b29a      	uxth	r2, r3
 80043f6:	68fb      	ldr	r3, [r7, #12]
 80043f8:	851a      	strh	r2, [r3, #40]	; 0x28

      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET) && (hi2c->XferSize != 0U))
 80043fa:	68fb      	ldr	r3, [r7, #12]
 80043fc:	681b      	ldr	r3, [r3, #0]
 80043fe:	695b      	ldr	r3, [r3, #20]
 8004400:	f003 0304 	and.w	r3, r3, #4
 8004404:	2b04      	cmp	r3, #4
 8004406:	d11b      	bne.n	8004440 <HAL_I2C_Master_Transmit+0x188>
 8004408:	68fb      	ldr	r3, [r7, #12]
 800440a:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800440c:	2b00      	cmp	r3, #0
 800440e:	d017      	beq.n	8004440 <HAL_I2C_Master_Transmit+0x188>
      {
        /* Write data to DR */
        hi2c->Instance->DR = *hi2c->pBuffPtr;
 8004410:	68fb      	ldr	r3, [r7, #12]
 8004412:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004414:	781a      	ldrb	r2, [r3, #0]
 8004416:	68fb      	ldr	r3, [r7, #12]
 8004418:	681b      	ldr	r3, [r3, #0]
 800441a:	611a      	str	r2, [r3, #16]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 800441c:	68fb      	ldr	r3, [r7, #12]
 800441e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004420:	1c5a      	adds	r2, r3, #1
 8004422:	68fb      	ldr	r3, [r7, #12]
 8004424:	625a      	str	r2, [r3, #36]	; 0x24

        /* Update counter */
        hi2c->XferCount--;
 8004426:	68fb      	ldr	r3, [r7, #12]
 8004428:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800442a:	b29b      	uxth	r3, r3
 800442c:	3b01      	subs	r3, #1
 800442e:	b29a      	uxth	r2, r3
 8004430:	68fb      	ldr	r3, [r7, #12]
 8004432:	855a      	strh	r2, [r3, #42]	; 0x2a
        hi2c->XferSize--;
 8004434:	68fb      	ldr	r3, [r7, #12]
 8004436:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8004438:	3b01      	subs	r3, #1
 800443a:	b29a      	uxth	r2, r3
 800443c:	68fb      	ldr	r3, [r7, #12]
 800443e:	851a      	strh	r2, [r3, #40]	; 0x28
      }

      /* Wait until BTF flag is set */
      if (I2C_WaitOnBTFFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8004440:	697a      	ldr	r2, [r7, #20]
 8004442:	6a39      	ldr	r1, [r7, #32]
 8004444:	68f8      	ldr	r0, [r7, #12]
 8004446:	f002 f8bf 	bl	80065c8 <I2C_WaitOnBTFFlagUntilTimeout>
 800444a:	4603      	mov	r3, r0
 800444c:	2b00      	cmp	r3, #0
 800444e:	d00d      	beq.n	800446c <HAL_I2C_Master_Transmit+0x1b4>
      {
        if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8004450:	68fb      	ldr	r3, [r7, #12]
 8004452:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004454:	2b04      	cmp	r3, #4
 8004456:	d107      	bne.n	8004468 <HAL_I2C_Master_Transmit+0x1b0>
        {
          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8004458:	68fb      	ldr	r3, [r7, #12]
 800445a:	681b      	ldr	r3, [r3, #0]
 800445c:	681a      	ldr	r2, [r3, #0]
 800445e:	68fb      	ldr	r3, [r7, #12]
 8004460:	681b      	ldr	r3, [r3, #0]
 8004462:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8004466:	601a      	str	r2, [r3, #0]
        }
        return HAL_ERROR;
 8004468:	2301      	movs	r3, #1
 800446a:	e01a      	b.n	80044a2 <HAL_I2C_Master_Transmit+0x1ea>
    while (hi2c->XferSize > 0U)
 800446c:	68fb      	ldr	r3, [r7, #12]
 800446e:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8004470:	2b00      	cmp	r3, #0
 8004472:	d194      	bne.n	800439e <HAL_I2C_Master_Transmit+0xe6>
      }
    }

    /* Generate Stop */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8004474:	68fb      	ldr	r3, [r7, #12]
 8004476:	681b      	ldr	r3, [r3, #0]
 8004478:	681a      	ldr	r2, [r3, #0]
 800447a:	68fb      	ldr	r3, [r7, #12]
 800447c:	681b      	ldr	r3, [r3, #0]
 800447e:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8004482:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8004484:	68fb      	ldr	r3, [r7, #12]
 8004486:	2220      	movs	r2, #32
 8004488:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 800448c:	68fb      	ldr	r3, [r7, #12]
 800448e:	2200      	movs	r2, #0
 8004490:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8004494:	68fb      	ldr	r3, [r7, #12]
 8004496:	2200      	movs	r2, #0
 8004498:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    return HAL_OK;
 800449c:	2300      	movs	r3, #0
 800449e:	e000      	b.n	80044a2 <HAL_I2C_Master_Transmit+0x1ea>
  }
  else
  {
    return HAL_BUSY;
 80044a0:	2302      	movs	r3, #2
  }
}
 80044a2:	4618      	mov	r0, r3
 80044a4:	3718      	adds	r7, #24
 80044a6:	46bd      	mov	sp, r7
 80044a8:	bd80      	pop	{r7, pc}
 80044aa:	bf00      	nop
 80044ac:	00100002 	.word	0x00100002
 80044b0:	ffff0000 	.word	0xffff0000

080044b4 <HAL_I2C_Master_Receive>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Master_Receive(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80044b4:	b580      	push	{r7, lr}
 80044b6:	b08c      	sub	sp, #48	; 0x30
 80044b8:	af02      	add	r7, sp, #8
 80044ba:	60f8      	str	r0, [r7, #12]
 80044bc:	607a      	str	r2, [r7, #4]
 80044be:	461a      	mov	r2, r3
 80044c0:	460b      	mov	r3, r1
 80044c2:	817b      	strh	r3, [r7, #10]
 80044c4:	4613      	mov	r3, r2
 80044c6:	813b      	strh	r3, [r7, #8]
  __IO uint32_t count = 0U;
 80044c8:	2300      	movs	r3, #0
 80044ca:	623b      	str	r3, [r7, #32]

  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 80044cc:	f7fe fe0c 	bl	80030e8 <HAL_GetTick>
 80044d0:	6278      	str	r0, [r7, #36]	; 0x24

  if (hi2c->State == HAL_I2C_STATE_READY)
 80044d2:	68fb      	ldr	r3, [r7, #12]
 80044d4:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80044d8:	b2db      	uxtb	r3, r3
 80044da:	2b20      	cmp	r3, #32
 80044dc:	f040 824b 	bne.w	8004976 <HAL_I2C_Master_Receive+0x4c2>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 80044e0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80044e2:	9300      	str	r3, [sp, #0]
 80044e4:	2319      	movs	r3, #25
 80044e6:	2201      	movs	r2, #1
 80044e8:	497f      	ldr	r1, [pc, #508]	; (80046e8 <HAL_I2C_Master_Receive+0x234>)
 80044ea:	68f8      	ldr	r0, [r7, #12]
 80044ec:	f001 ff0a 	bl	8006304 <I2C_WaitOnFlagUntilTimeout>
 80044f0:	4603      	mov	r3, r0
 80044f2:	2b00      	cmp	r3, #0
 80044f4:	d001      	beq.n	80044fa <HAL_I2C_Master_Receive+0x46>
    {
      return HAL_BUSY;
 80044f6:	2302      	movs	r3, #2
 80044f8:	e23e      	b.n	8004978 <HAL_I2C_Master_Receive+0x4c4>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 80044fa:	68fb      	ldr	r3, [r7, #12]
 80044fc:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8004500:	2b01      	cmp	r3, #1
 8004502:	d101      	bne.n	8004508 <HAL_I2C_Master_Receive+0x54>
 8004504:	2302      	movs	r3, #2
 8004506:	e237      	b.n	8004978 <HAL_I2C_Master_Receive+0x4c4>
 8004508:	68fb      	ldr	r3, [r7, #12]
 800450a:	2201      	movs	r2, #1
 800450c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 8004510:	68fb      	ldr	r3, [r7, #12]
 8004512:	681b      	ldr	r3, [r3, #0]
 8004514:	681b      	ldr	r3, [r3, #0]
 8004516:	f003 0301 	and.w	r3, r3, #1
 800451a:	2b01      	cmp	r3, #1
 800451c:	d007      	beq.n	800452e <HAL_I2C_Master_Receive+0x7a>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 800451e:	68fb      	ldr	r3, [r7, #12]
 8004520:	681b      	ldr	r3, [r3, #0]
 8004522:	681a      	ldr	r2, [r3, #0]
 8004524:	68fb      	ldr	r3, [r7, #12]
 8004526:	681b      	ldr	r3, [r3, #0]
 8004528:	f042 0201 	orr.w	r2, r2, #1
 800452c:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 800452e:	68fb      	ldr	r3, [r7, #12]
 8004530:	681b      	ldr	r3, [r3, #0]
 8004532:	681a      	ldr	r2, [r3, #0]
 8004534:	68fb      	ldr	r3, [r7, #12]
 8004536:	681b      	ldr	r3, [r3, #0]
 8004538:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 800453c:	601a      	str	r2, [r3, #0]

    hi2c->State       = HAL_I2C_STATE_BUSY_RX;
 800453e:	68fb      	ldr	r3, [r7, #12]
 8004540:	2222      	movs	r2, #34	; 0x22
 8004542:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode        = HAL_I2C_MODE_MASTER;
 8004546:	68fb      	ldr	r3, [r7, #12]
 8004548:	2210      	movs	r2, #16
 800454a:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    hi2c->ErrorCode   = HAL_I2C_ERROR_NONE;
 800454e:	68fb      	ldr	r3, [r7, #12]
 8004550:	2200      	movs	r2, #0
 8004552:	641a      	str	r2, [r3, #64]	; 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 8004554:	68fb      	ldr	r3, [r7, #12]
 8004556:	687a      	ldr	r2, [r7, #4]
 8004558:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount   = Size;
 800455a:	68fb      	ldr	r3, [r7, #12]
 800455c:	893a      	ldrh	r2, [r7, #8]
 800455e:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 8004560:	68fb      	ldr	r3, [r7, #12]
 8004562:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8004564:	b29a      	uxth	r2, r3
 8004566:	68fb      	ldr	r3, [r7, #12]
 8004568:	851a      	strh	r2, [r3, #40]	; 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 800456a:	68fb      	ldr	r3, [r7, #12]
 800456c:	4a5f      	ldr	r2, [pc, #380]	; (80046ec <HAL_I2C_Master_Receive+0x238>)
 800456e:	62da      	str	r2, [r3, #44]	; 0x2c

    /* Send Slave Address */
    if (I2C_MasterRequestRead(hi2c, DevAddress, Timeout, tickstart) != HAL_OK)
 8004570:	8979      	ldrh	r1, [r7, #10]
 8004572:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004574:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8004576:	68f8      	ldr	r0, [r7, #12]
 8004578:	f001 fd4e 	bl	8006018 <I2C_MasterRequestRead>
 800457c:	4603      	mov	r3, r0
 800457e:	2b00      	cmp	r3, #0
 8004580:	d001      	beq.n	8004586 <HAL_I2C_Master_Receive+0xd2>
    {
      return HAL_ERROR;
 8004582:	2301      	movs	r3, #1
 8004584:	e1f8      	b.n	8004978 <HAL_I2C_Master_Receive+0x4c4>
    }

    if (hi2c->XferSize == 0U)
 8004586:	68fb      	ldr	r3, [r7, #12]
 8004588:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800458a:	2b00      	cmp	r3, #0
 800458c:	d113      	bne.n	80045b6 <HAL_I2C_Master_Receive+0x102>
    {
      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 800458e:	2300      	movs	r3, #0
 8004590:	61fb      	str	r3, [r7, #28]
 8004592:	68fb      	ldr	r3, [r7, #12]
 8004594:	681b      	ldr	r3, [r3, #0]
 8004596:	695b      	ldr	r3, [r3, #20]
 8004598:	61fb      	str	r3, [r7, #28]
 800459a:	68fb      	ldr	r3, [r7, #12]
 800459c:	681b      	ldr	r3, [r3, #0]
 800459e:	699b      	ldr	r3, [r3, #24]
 80045a0:	61fb      	str	r3, [r7, #28]
 80045a2:	69fb      	ldr	r3, [r7, #28]

      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80045a4:	68fb      	ldr	r3, [r7, #12]
 80045a6:	681b      	ldr	r3, [r3, #0]
 80045a8:	681a      	ldr	r2, [r3, #0]
 80045aa:	68fb      	ldr	r3, [r7, #12]
 80045ac:	681b      	ldr	r3, [r3, #0]
 80045ae:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 80045b2:	601a      	str	r2, [r3, #0]
 80045b4:	e1cc      	b.n	8004950 <HAL_I2C_Master_Receive+0x49c>
    }
    else if (hi2c->XferSize == 1U)
 80045b6:	68fb      	ldr	r3, [r7, #12]
 80045b8:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80045ba:	2b01      	cmp	r3, #1
 80045bc:	d11e      	bne.n	80045fc <HAL_I2C_Master_Receive+0x148>
    {
      /* Disable Acknowledge */
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 80045be:	68fb      	ldr	r3, [r7, #12]
 80045c0:	681b      	ldr	r3, [r3, #0]
 80045c2:	681a      	ldr	r2, [r3, #0]
 80045c4:	68fb      	ldr	r3, [r7, #12]
 80045c6:	681b      	ldr	r3, [r3, #0]
 80045c8:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 80045cc:	601a      	str	r2, [r3, #0]
  __ASM volatile ("cpsid i" : : : "memory");
 80045ce:	b672      	cpsid	i
}
 80045d0:	bf00      	nop
      /* Disable all active IRQs around ADDR clearing and STOP programming because the EV6_3
      software sequence must complete before the current byte end of transfer */
      __disable_irq();

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 80045d2:	2300      	movs	r3, #0
 80045d4:	61bb      	str	r3, [r7, #24]
 80045d6:	68fb      	ldr	r3, [r7, #12]
 80045d8:	681b      	ldr	r3, [r3, #0]
 80045da:	695b      	ldr	r3, [r3, #20]
 80045dc:	61bb      	str	r3, [r7, #24]
 80045de:	68fb      	ldr	r3, [r7, #12]
 80045e0:	681b      	ldr	r3, [r3, #0]
 80045e2:	699b      	ldr	r3, [r3, #24]
 80045e4:	61bb      	str	r3, [r7, #24]
 80045e6:	69bb      	ldr	r3, [r7, #24]

      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80045e8:	68fb      	ldr	r3, [r7, #12]
 80045ea:	681b      	ldr	r3, [r3, #0]
 80045ec:	681a      	ldr	r2, [r3, #0]
 80045ee:	68fb      	ldr	r3, [r7, #12]
 80045f0:	681b      	ldr	r3, [r3, #0]
 80045f2:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 80045f6:	601a      	str	r2, [r3, #0]
  __ASM volatile ("cpsie i" : : : "memory");
 80045f8:	b662      	cpsie	i
}
 80045fa:	e035      	b.n	8004668 <HAL_I2C_Master_Receive+0x1b4>

      /* Re-enable IRQs */
      __enable_irq();
    }
    else if (hi2c->XferSize == 2U)
 80045fc:	68fb      	ldr	r3, [r7, #12]
 80045fe:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8004600:	2b02      	cmp	r3, #2
 8004602:	d11e      	bne.n	8004642 <HAL_I2C_Master_Receive+0x18e>
    {
      /* Enable Pos */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8004604:	68fb      	ldr	r3, [r7, #12]
 8004606:	681b      	ldr	r3, [r3, #0]
 8004608:	681a      	ldr	r2, [r3, #0]
 800460a:	68fb      	ldr	r3, [r7, #12]
 800460c:	681b      	ldr	r3, [r3, #0]
 800460e:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8004612:	601a      	str	r2, [r3, #0]
  __ASM volatile ("cpsid i" : : : "memory");
 8004614:	b672      	cpsid	i
}
 8004616:	bf00      	nop
      /* Disable all active IRQs around ADDR clearing and STOP programming because the EV6_3
      software sequence must complete before the current byte end of transfer */
      __disable_irq();

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8004618:	2300      	movs	r3, #0
 800461a:	617b      	str	r3, [r7, #20]
 800461c:	68fb      	ldr	r3, [r7, #12]
 800461e:	681b      	ldr	r3, [r3, #0]
 8004620:	695b      	ldr	r3, [r3, #20]
 8004622:	617b      	str	r3, [r7, #20]
 8004624:	68fb      	ldr	r3, [r7, #12]
 8004626:	681b      	ldr	r3, [r3, #0]
 8004628:	699b      	ldr	r3, [r3, #24]
 800462a:	617b      	str	r3, [r7, #20]
 800462c:	697b      	ldr	r3, [r7, #20]

      /* Disable Acknowledge */
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 800462e:	68fb      	ldr	r3, [r7, #12]
 8004630:	681b      	ldr	r3, [r3, #0]
 8004632:	681a      	ldr	r2, [r3, #0]
 8004634:	68fb      	ldr	r3, [r7, #12]
 8004636:	681b      	ldr	r3, [r3, #0]
 8004638:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 800463c:	601a      	str	r2, [r3, #0]
  __ASM volatile ("cpsie i" : : : "memory");
 800463e:	b662      	cpsie	i
}
 8004640:	e012      	b.n	8004668 <HAL_I2C_Master_Receive+0x1b4>
      __enable_irq();
    }
    else
    {
      /* Enable Acknowledge */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8004642:	68fb      	ldr	r3, [r7, #12]
 8004644:	681b      	ldr	r3, [r3, #0]
 8004646:	681a      	ldr	r2, [r3, #0]
 8004648:	68fb      	ldr	r3, [r7, #12]
 800464a:	681b      	ldr	r3, [r3, #0]
 800464c:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 8004650:	601a      	str	r2, [r3, #0]

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8004652:	2300      	movs	r3, #0
 8004654:	613b      	str	r3, [r7, #16]
 8004656:	68fb      	ldr	r3, [r7, #12]
 8004658:	681b      	ldr	r3, [r3, #0]
 800465a:	695b      	ldr	r3, [r3, #20]
 800465c:	613b      	str	r3, [r7, #16]
 800465e:	68fb      	ldr	r3, [r7, #12]
 8004660:	681b      	ldr	r3, [r3, #0]
 8004662:	699b      	ldr	r3, [r3, #24]
 8004664:	613b      	str	r3, [r7, #16]
 8004666:	693b      	ldr	r3, [r7, #16]
    }

    while (hi2c->XferSize > 0U)
 8004668:	e172      	b.n	8004950 <HAL_I2C_Master_Receive+0x49c>
    {
      if (hi2c->XferSize <= 3U)
 800466a:	68fb      	ldr	r3, [r7, #12]
 800466c:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800466e:	2b03      	cmp	r3, #3
 8004670:	f200 811f 	bhi.w	80048b2 <HAL_I2C_Master_Receive+0x3fe>
      {
        /* One byte */
        if (hi2c->XferSize == 1U)
 8004674:	68fb      	ldr	r3, [r7, #12]
 8004676:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8004678:	2b01      	cmp	r3, #1
 800467a:	d123      	bne.n	80046c4 <HAL_I2C_Master_Receive+0x210>
        {
          /* Wait until RXNE flag is set */
          if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 800467c:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800467e:	6b39      	ldr	r1, [r7, #48]	; 0x30
 8004680:	68f8      	ldr	r0, [r7, #12]
 8004682:	f002 f81b 	bl	80066bc <I2C_WaitOnRXNEFlagUntilTimeout>
 8004686:	4603      	mov	r3, r0
 8004688:	2b00      	cmp	r3, #0
 800468a:	d001      	beq.n	8004690 <HAL_I2C_Master_Receive+0x1dc>
          {
            return HAL_ERROR;
 800468c:	2301      	movs	r3, #1
 800468e:	e173      	b.n	8004978 <HAL_I2C_Master_Receive+0x4c4>
          }

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8004690:	68fb      	ldr	r3, [r7, #12]
 8004692:	681b      	ldr	r3, [r3, #0]
 8004694:	691a      	ldr	r2, [r3, #16]
 8004696:	68fb      	ldr	r3, [r7, #12]
 8004698:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800469a:	b2d2      	uxtb	r2, r2
 800469c:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 800469e:	68fb      	ldr	r3, [r7, #12]
 80046a0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80046a2:	1c5a      	adds	r2, r3, #1
 80046a4:	68fb      	ldr	r3, [r7, #12]
 80046a6:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 80046a8:	68fb      	ldr	r3, [r7, #12]
 80046aa:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80046ac:	3b01      	subs	r3, #1
 80046ae:	b29a      	uxth	r2, r3
 80046b0:	68fb      	ldr	r3, [r7, #12]
 80046b2:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 80046b4:	68fb      	ldr	r3, [r7, #12]
 80046b6:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80046b8:	b29b      	uxth	r3, r3
 80046ba:	3b01      	subs	r3, #1
 80046bc:	b29a      	uxth	r2, r3
 80046be:	68fb      	ldr	r3, [r7, #12]
 80046c0:	855a      	strh	r2, [r3, #42]	; 0x2a
 80046c2:	e145      	b.n	8004950 <HAL_I2C_Master_Receive+0x49c>
        }
        /* Two bytes */
        else if (hi2c->XferSize == 2U)
 80046c4:	68fb      	ldr	r3, [r7, #12]
 80046c6:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80046c8:	2b02      	cmp	r3, #2
 80046ca:	d152      	bne.n	8004772 <HAL_I2C_Master_Receive+0x2be>
        {
          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 80046cc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80046ce:	9300      	str	r3, [sp, #0]
 80046d0:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80046d2:	2200      	movs	r2, #0
 80046d4:	4906      	ldr	r1, [pc, #24]	; (80046f0 <HAL_I2C_Master_Receive+0x23c>)
 80046d6:	68f8      	ldr	r0, [r7, #12]
 80046d8:	f001 fe14 	bl	8006304 <I2C_WaitOnFlagUntilTimeout>
 80046dc:	4603      	mov	r3, r0
 80046de:	2b00      	cmp	r3, #0
 80046e0:	d008      	beq.n	80046f4 <HAL_I2C_Master_Receive+0x240>
          {
            return HAL_ERROR;
 80046e2:	2301      	movs	r3, #1
 80046e4:	e148      	b.n	8004978 <HAL_I2C_Master_Receive+0x4c4>
 80046e6:	bf00      	nop
 80046e8:	00100002 	.word	0x00100002
 80046ec:	ffff0000 	.word	0xffff0000
 80046f0:	00010004 	.word	0x00010004
  __ASM volatile ("cpsid i" : : : "memory");
 80046f4:	b672      	cpsid	i
}
 80046f6:	bf00      	nop
          /* Disable all active IRQs around ADDR clearing and STOP programming because the EV6_3
             software sequence must complete before the current byte end of transfer */
          __disable_irq();

          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80046f8:	68fb      	ldr	r3, [r7, #12]
 80046fa:	681b      	ldr	r3, [r3, #0]
 80046fc:	681a      	ldr	r2, [r3, #0]
 80046fe:	68fb      	ldr	r3, [r7, #12]
 8004700:	681b      	ldr	r3, [r3, #0]
 8004702:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8004706:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8004708:	68fb      	ldr	r3, [r7, #12]
 800470a:	681b      	ldr	r3, [r3, #0]
 800470c:	691a      	ldr	r2, [r3, #16]
 800470e:	68fb      	ldr	r3, [r7, #12]
 8004710:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004712:	b2d2      	uxtb	r2, r2
 8004714:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8004716:	68fb      	ldr	r3, [r7, #12]
 8004718:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800471a:	1c5a      	adds	r2, r3, #1
 800471c:	68fb      	ldr	r3, [r7, #12]
 800471e:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 8004720:	68fb      	ldr	r3, [r7, #12]
 8004722:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8004724:	3b01      	subs	r3, #1
 8004726:	b29a      	uxth	r2, r3
 8004728:	68fb      	ldr	r3, [r7, #12]
 800472a:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 800472c:	68fb      	ldr	r3, [r7, #12]
 800472e:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8004730:	b29b      	uxth	r3, r3
 8004732:	3b01      	subs	r3, #1
 8004734:	b29a      	uxth	r2, r3
 8004736:	68fb      	ldr	r3, [r7, #12]
 8004738:	855a      	strh	r2, [r3, #42]	; 0x2a
  __ASM volatile ("cpsie i" : : : "memory");
 800473a:	b662      	cpsie	i
}
 800473c:	bf00      	nop

          /* Re-enable IRQs */
          __enable_irq();

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 800473e:	68fb      	ldr	r3, [r7, #12]
 8004740:	681b      	ldr	r3, [r3, #0]
 8004742:	691a      	ldr	r2, [r3, #16]
 8004744:	68fb      	ldr	r3, [r7, #12]
 8004746:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004748:	b2d2      	uxtb	r2, r2
 800474a:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 800474c:	68fb      	ldr	r3, [r7, #12]
 800474e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004750:	1c5a      	adds	r2, r3, #1
 8004752:	68fb      	ldr	r3, [r7, #12]
 8004754:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 8004756:	68fb      	ldr	r3, [r7, #12]
 8004758:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800475a:	3b01      	subs	r3, #1
 800475c:	b29a      	uxth	r2, r3
 800475e:	68fb      	ldr	r3, [r7, #12]
 8004760:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 8004762:	68fb      	ldr	r3, [r7, #12]
 8004764:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8004766:	b29b      	uxth	r3, r3
 8004768:	3b01      	subs	r3, #1
 800476a:	b29a      	uxth	r2, r3
 800476c:	68fb      	ldr	r3, [r7, #12]
 800476e:	855a      	strh	r2, [r3, #42]	; 0x2a
 8004770:	e0ee      	b.n	8004950 <HAL_I2C_Master_Receive+0x49c>
        }
        /* 3 Last bytes */
        else
        {
          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 8004772:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004774:	9300      	str	r3, [sp, #0]
 8004776:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004778:	2200      	movs	r2, #0
 800477a:	4981      	ldr	r1, [pc, #516]	; (8004980 <HAL_I2C_Master_Receive+0x4cc>)
 800477c:	68f8      	ldr	r0, [r7, #12]
 800477e:	f001 fdc1 	bl	8006304 <I2C_WaitOnFlagUntilTimeout>
 8004782:	4603      	mov	r3, r0
 8004784:	2b00      	cmp	r3, #0
 8004786:	d001      	beq.n	800478c <HAL_I2C_Master_Receive+0x2d8>
          {
            return HAL_ERROR;
 8004788:	2301      	movs	r3, #1
 800478a:	e0f5      	b.n	8004978 <HAL_I2C_Master_Receive+0x4c4>
          }

          /* Disable Acknowledge */
          CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 800478c:	68fb      	ldr	r3, [r7, #12]
 800478e:	681b      	ldr	r3, [r3, #0]
 8004790:	681a      	ldr	r2, [r3, #0]
 8004792:	68fb      	ldr	r3, [r7, #12]
 8004794:	681b      	ldr	r3, [r3, #0]
 8004796:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 800479a:	601a      	str	r2, [r3, #0]
  __ASM volatile ("cpsid i" : : : "memory");
 800479c:	b672      	cpsid	i
}
 800479e:	bf00      	nop
          /* Disable all active IRQs around ADDR clearing and STOP programming because the EV6_3
             software sequence must complete before the current byte end of transfer */
          __disable_irq();

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80047a0:	68fb      	ldr	r3, [r7, #12]
 80047a2:	681b      	ldr	r3, [r3, #0]
 80047a4:	691a      	ldr	r2, [r3, #16]
 80047a6:	68fb      	ldr	r3, [r7, #12]
 80047a8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80047aa:	b2d2      	uxtb	r2, r2
 80047ac:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 80047ae:	68fb      	ldr	r3, [r7, #12]
 80047b0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80047b2:	1c5a      	adds	r2, r3, #1
 80047b4:	68fb      	ldr	r3, [r7, #12]
 80047b6:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 80047b8:	68fb      	ldr	r3, [r7, #12]
 80047ba:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80047bc:	3b01      	subs	r3, #1
 80047be:	b29a      	uxth	r2, r3
 80047c0:	68fb      	ldr	r3, [r7, #12]
 80047c2:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 80047c4:	68fb      	ldr	r3, [r7, #12]
 80047c6:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80047c8:	b29b      	uxth	r3, r3
 80047ca:	3b01      	subs	r3, #1
 80047cc:	b29a      	uxth	r2, r3
 80047ce:	68fb      	ldr	r3, [r7, #12]
 80047d0:	855a      	strh	r2, [r3, #42]	; 0x2a

          /* Wait until BTF flag is set */
          count = I2C_TIMEOUT_FLAG * (SystemCoreClock / 25U / 1000U);
 80047d2:	4b6c      	ldr	r3, [pc, #432]	; (8004984 <HAL_I2C_Master_Receive+0x4d0>)
 80047d4:	681b      	ldr	r3, [r3, #0]
 80047d6:	08db      	lsrs	r3, r3, #3
 80047d8:	4a6b      	ldr	r2, [pc, #428]	; (8004988 <HAL_I2C_Master_Receive+0x4d4>)
 80047da:	fba2 2303 	umull	r2, r3, r2, r3
 80047de:	0a1a      	lsrs	r2, r3, #8
 80047e0:	4613      	mov	r3, r2
 80047e2:	009b      	lsls	r3, r3, #2
 80047e4:	4413      	add	r3, r2
 80047e6:	00da      	lsls	r2, r3, #3
 80047e8:	1ad3      	subs	r3, r2, r3
 80047ea:	623b      	str	r3, [r7, #32]
          do
          {
            count--;
 80047ec:	6a3b      	ldr	r3, [r7, #32]
 80047ee:	3b01      	subs	r3, #1
 80047f0:	623b      	str	r3, [r7, #32]
            if (count == 0U)
 80047f2:	6a3b      	ldr	r3, [r7, #32]
 80047f4:	2b00      	cmp	r3, #0
 80047f6:	d118      	bne.n	800482a <HAL_I2C_Master_Receive+0x376>
            {
              hi2c->PreviousState       = I2C_STATE_NONE;
 80047f8:	68fb      	ldr	r3, [r7, #12]
 80047fa:	2200      	movs	r2, #0
 80047fc:	631a      	str	r2, [r3, #48]	; 0x30
              hi2c->State               = HAL_I2C_STATE_READY;
 80047fe:	68fb      	ldr	r3, [r7, #12]
 8004800:	2220      	movs	r2, #32
 8004802:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
              hi2c->Mode                = HAL_I2C_MODE_NONE;
 8004806:	68fb      	ldr	r3, [r7, #12]
 8004808:	2200      	movs	r2, #0
 800480a:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
              hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 800480e:	68fb      	ldr	r3, [r7, #12]
 8004810:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004812:	f043 0220 	orr.w	r2, r3, #32
 8004816:	68fb      	ldr	r3, [r7, #12]
 8004818:	641a      	str	r2, [r3, #64]	; 0x40
  __ASM volatile ("cpsie i" : : : "memory");
 800481a:	b662      	cpsie	i
}
 800481c:	bf00      	nop

              /* Re-enable IRQs */
              __enable_irq();

              /* Process Unlocked */
              __HAL_UNLOCK(hi2c);
 800481e:	68fb      	ldr	r3, [r7, #12]
 8004820:	2200      	movs	r2, #0
 8004822:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

              return HAL_ERROR;
 8004826:	2301      	movs	r3, #1
 8004828:	e0a6      	b.n	8004978 <HAL_I2C_Master_Receive+0x4c4>
            }
          }
          while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET);
 800482a:	68fb      	ldr	r3, [r7, #12]
 800482c:	681b      	ldr	r3, [r3, #0]
 800482e:	695b      	ldr	r3, [r3, #20]
 8004830:	f003 0304 	and.w	r3, r3, #4
 8004834:	2b04      	cmp	r3, #4
 8004836:	d1d9      	bne.n	80047ec <HAL_I2C_Master_Receive+0x338>

          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8004838:	68fb      	ldr	r3, [r7, #12]
 800483a:	681b      	ldr	r3, [r3, #0]
 800483c:	681a      	ldr	r2, [r3, #0]
 800483e:	68fb      	ldr	r3, [r7, #12]
 8004840:	681b      	ldr	r3, [r3, #0]
 8004842:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8004846:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8004848:	68fb      	ldr	r3, [r7, #12]
 800484a:	681b      	ldr	r3, [r3, #0]
 800484c:	691a      	ldr	r2, [r3, #16]
 800484e:	68fb      	ldr	r3, [r7, #12]
 8004850:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004852:	b2d2      	uxtb	r2, r2
 8004854:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8004856:	68fb      	ldr	r3, [r7, #12]
 8004858:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800485a:	1c5a      	adds	r2, r3, #1
 800485c:	68fb      	ldr	r3, [r7, #12]
 800485e:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 8004860:	68fb      	ldr	r3, [r7, #12]
 8004862:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8004864:	3b01      	subs	r3, #1
 8004866:	b29a      	uxth	r2, r3
 8004868:	68fb      	ldr	r3, [r7, #12]
 800486a:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 800486c:	68fb      	ldr	r3, [r7, #12]
 800486e:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8004870:	b29b      	uxth	r3, r3
 8004872:	3b01      	subs	r3, #1
 8004874:	b29a      	uxth	r2, r3
 8004876:	68fb      	ldr	r3, [r7, #12]
 8004878:	855a      	strh	r2, [r3, #42]	; 0x2a
  __ASM volatile ("cpsie i" : : : "memory");
 800487a:	b662      	cpsie	i
}
 800487c:	bf00      	nop

          /* Re-enable IRQs */
          __enable_irq();

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 800487e:	68fb      	ldr	r3, [r7, #12]
 8004880:	681b      	ldr	r3, [r3, #0]
 8004882:	691a      	ldr	r2, [r3, #16]
 8004884:	68fb      	ldr	r3, [r7, #12]
 8004886:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004888:	b2d2      	uxtb	r2, r2
 800488a:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 800488c:	68fb      	ldr	r3, [r7, #12]
 800488e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004890:	1c5a      	adds	r2, r3, #1
 8004892:	68fb      	ldr	r3, [r7, #12]
 8004894:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 8004896:	68fb      	ldr	r3, [r7, #12]
 8004898:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800489a:	3b01      	subs	r3, #1
 800489c:	b29a      	uxth	r2, r3
 800489e:	68fb      	ldr	r3, [r7, #12]
 80048a0:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 80048a2:	68fb      	ldr	r3, [r7, #12]
 80048a4:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80048a6:	b29b      	uxth	r3, r3
 80048a8:	3b01      	subs	r3, #1
 80048aa:	b29a      	uxth	r2, r3
 80048ac:	68fb      	ldr	r3, [r7, #12]
 80048ae:	855a      	strh	r2, [r3, #42]	; 0x2a
 80048b0:	e04e      	b.n	8004950 <HAL_I2C_Master_Receive+0x49c>
        }
      }
      else
      {
        /* Wait until RXNE flag is set */
        if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 80048b2:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80048b4:	6b39      	ldr	r1, [r7, #48]	; 0x30
 80048b6:	68f8      	ldr	r0, [r7, #12]
 80048b8:	f001 ff00 	bl	80066bc <I2C_WaitOnRXNEFlagUntilTimeout>
 80048bc:	4603      	mov	r3, r0
 80048be:	2b00      	cmp	r3, #0
 80048c0:	d001      	beq.n	80048c6 <HAL_I2C_Master_Receive+0x412>
        {
          return HAL_ERROR;
 80048c2:	2301      	movs	r3, #1
 80048c4:	e058      	b.n	8004978 <HAL_I2C_Master_Receive+0x4c4>
        }

        /* Read data from DR */
        *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80048c6:	68fb      	ldr	r3, [r7, #12]
 80048c8:	681b      	ldr	r3, [r3, #0]
 80048ca:	691a      	ldr	r2, [r3, #16]
 80048cc:	68fb      	ldr	r3, [r7, #12]
 80048ce:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80048d0:	b2d2      	uxtb	r2, r2
 80048d2:	701a      	strb	r2, [r3, #0]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 80048d4:	68fb      	ldr	r3, [r7, #12]
 80048d6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80048d8:	1c5a      	adds	r2, r3, #1
 80048da:	68fb      	ldr	r3, [r7, #12]
 80048dc:	625a      	str	r2, [r3, #36]	; 0x24

        /* Update counter */
        hi2c->XferSize--;
 80048de:	68fb      	ldr	r3, [r7, #12]
 80048e0:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80048e2:	3b01      	subs	r3, #1
 80048e4:	b29a      	uxth	r2, r3
 80048e6:	68fb      	ldr	r3, [r7, #12]
 80048e8:	851a      	strh	r2, [r3, #40]	; 0x28
        hi2c->XferCount--;
 80048ea:	68fb      	ldr	r3, [r7, #12]
 80048ec:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80048ee:	b29b      	uxth	r3, r3
 80048f0:	3b01      	subs	r3, #1
 80048f2:	b29a      	uxth	r2, r3
 80048f4:	68fb      	ldr	r3, [r7, #12]
 80048f6:	855a      	strh	r2, [r3, #42]	; 0x2a

        if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET)
 80048f8:	68fb      	ldr	r3, [r7, #12]
 80048fa:	681b      	ldr	r3, [r3, #0]
 80048fc:	695b      	ldr	r3, [r3, #20]
 80048fe:	f003 0304 	and.w	r3, r3, #4
 8004902:	2b04      	cmp	r3, #4
 8004904:	d124      	bne.n	8004950 <HAL_I2C_Master_Receive+0x49c>
        {

          if (hi2c->XferSize == 3U)
 8004906:	68fb      	ldr	r3, [r7, #12]
 8004908:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800490a:	2b03      	cmp	r3, #3
 800490c:	d107      	bne.n	800491e <HAL_I2C_Master_Receive+0x46a>
          {
            /* Disable Acknowledge */
            CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 800490e:	68fb      	ldr	r3, [r7, #12]
 8004910:	681b      	ldr	r3, [r3, #0]
 8004912:	681a      	ldr	r2, [r3, #0]
 8004914:	68fb      	ldr	r3, [r7, #12]
 8004916:	681b      	ldr	r3, [r3, #0]
 8004918:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 800491c:	601a      	str	r2, [r3, #0]
          }

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 800491e:	68fb      	ldr	r3, [r7, #12]
 8004920:	681b      	ldr	r3, [r3, #0]
 8004922:	691a      	ldr	r2, [r3, #16]
 8004924:	68fb      	ldr	r3, [r7, #12]
 8004926:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004928:	b2d2      	uxtb	r2, r2
 800492a:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 800492c:	68fb      	ldr	r3, [r7, #12]
 800492e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004930:	1c5a      	adds	r2, r3, #1
 8004932:	68fb      	ldr	r3, [r7, #12]
 8004934:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 8004936:	68fb      	ldr	r3, [r7, #12]
 8004938:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800493a:	3b01      	subs	r3, #1
 800493c:	b29a      	uxth	r2, r3
 800493e:	68fb      	ldr	r3, [r7, #12]
 8004940:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 8004942:	68fb      	ldr	r3, [r7, #12]
 8004944:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8004946:	b29b      	uxth	r3, r3
 8004948:	3b01      	subs	r3, #1
 800494a:	b29a      	uxth	r2, r3
 800494c:	68fb      	ldr	r3, [r7, #12]
 800494e:	855a      	strh	r2, [r3, #42]	; 0x2a
    while (hi2c->XferSize > 0U)
 8004950:	68fb      	ldr	r3, [r7, #12]
 8004952:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8004954:	2b00      	cmp	r3, #0
 8004956:	f47f ae88 	bne.w	800466a <HAL_I2C_Master_Receive+0x1b6>
        }
      }
    }

    hi2c->State = HAL_I2C_STATE_READY;
 800495a:	68fb      	ldr	r3, [r7, #12]
 800495c:	2220      	movs	r2, #32
 800495e:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8004962:	68fb      	ldr	r3, [r7, #12]
 8004964:	2200      	movs	r2, #0
 8004966:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 800496a:	68fb      	ldr	r3, [r7, #12]
 800496c:	2200      	movs	r2, #0
 800496e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    return HAL_OK;
 8004972:	2300      	movs	r3, #0
 8004974:	e000      	b.n	8004978 <HAL_I2C_Master_Receive+0x4c4>
  }
  else
  {
    return HAL_BUSY;
 8004976:	2302      	movs	r3, #2
  }
}
 8004978:	4618      	mov	r0, r3
 800497a:	3728      	adds	r7, #40	; 0x28
 800497c:	46bd      	mov	sp, r7
 800497e:	bd80      	pop	{r7, pc}
 8004980:	00010004 	.word	0x00010004
 8004984:	20000008 	.word	0x20000008
 8004988:	14f8b589 	.word	0x14f8b589

0800498c <HAL_I2C_EV_IRQHandler>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
void HAL_I2C_EV_IRQHandler(I2C_HandleTypeDef *hi2c)
{
 800498c:	b580      	push	{r7, lr}
 800498e:	b088      	sub	sp, #32
 8004990:	af00      	add	r7, sp, #0
 8004992:	6078      	str	r0, [r7, #4]
  uint32_t sr1itflags;
  uint32_t sr2itflags               = 0U;
 8004994:	2300      	movs	r3, #0
 8004996:	61bb      	str	r3, [r7, #24]
  uint32_t itsources                = READ_REG(hi2c->Instance->CR2);
 8004998:	687b      	ldr	r3, [r7, #4]
 800499a:	681b      	ldr	r3, [r3, #0]
 800499c:	685b      	ldr	r3, [r3, #4]
 800499e:	617b      	str	r3, [r7, #20]
  uint32_t CurrentXferOptions       = hi2c->XferOptions;
 80049a0:	687b      	ldr	r3, [r7, #4]
 80049a2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80049a4:	613b      	str	r3, [r7, #16]
  HAL_I2C_ModeTypeDef CurrentMode   = hi2c->Mode;
 80049a6:	687b      	ldr	r3, [r7, #4]
 80049a8:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 80049ac:	73fb      	strb	r3, [r7, #15]
  HAL_I2C_StateTypeDef CurrentState = hi2c->State;
 80049ae:	687b      	ldr	r3, [r7, #4]
 80049b0:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80049b4:	73bb      	strb	r3, [r7, #14]

  /* Master or Memory mode selected */
  if ((CurrentMode == HAL_I2C_MODE_MASTER) || (CurrentMode == HAL_I2C_MODE_MEM))
 80049b6:	7bfb      	ldrb	r3, [r7, #15]
 80049b8:	2b10      	cmp	r3, #16
 80049ba:	d003      	beq.n	80049c4 <HAL_I2C_EV_IRQHandler+0x38>
 80049bc:	7bfb      	ldrb	r3, [r7, #15]
 80049be:	2b40      	cmp	r3, #64	; 0x40
 80049c0:	f040 80b1 	bne.w	8004b26 <HAL_I2C_EV_IRQHandler+0x19a>
  {
    sr2itflags   = READ_REG(hi2c->Instance->SR2);
 80049c4:	687b      	ldr	r3, [r7, #4]
 80049c6:	681b      	ldr	r3, [r3, #0]
 80049c8:	699b      	ldr	r3, [r3, #24]
 80049ca:	61bb      	str	r3, [r7, #24]
    sr1itflags   = READ_REG(hi2c->Instance->SR1);
 80049cc:	687b      	ldr	r3, [r7, #4]
 80049ce:	681b      	ldr	r3, [r3, #0]
 80049d0:	695b      	ldr	r3, [r3, #20]
 80049d2:	61fb      	str	r3, [r7, #28]

    /* Exit IRQ event until Start Bit detected in case of Other frame requested */
    if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_SB) == RESET) && (IS_I2C_TRANSFER_OTHER_OPTIONS_REQUEST(CurrentXferOptions) == 1U))
 80049d4:	69fb      	ldr	r3, [r7, #28]
 80049d6:	f003 0301 	and.w	r3, r3, #1
 80049da:	2b00      	cmp	r3, #0
 80049dc:	d10d      	bne.n	80049fa <HAL_I2C_EV_IRQHandler+0x6e>
 80049de:	693b      	ldr	r3, [r7, #16]
 80049e0:	f5b3 0f2a 	cmp.w	r3, #11141120	; 0xaa0000
 80049e4:	d003      	beq.n	80049ee <HAL_I2C_EV_IRQHandler+0x62>
 80049e6:	693b      	ldr	r3, [r7, #16]
 80049e8:	f1b3 4f2a 	cmp.w	r3, #2852126720	; 0xaa000000
 80049ec:	d101      	bne.n	80049f2 <HAL_I2C_EV_IRQHandler+0x66>
 80049ee:	2301      	movs	r3, #1
 80049f0:	e000      	b.n	80049f4 <HAL_I2C_EV_IRQHandler+0x68>
 80049f2:	2300      	movs	r3, #0
 80049f4:	2b01      	cmp	r3, #1
 80049f6:	f000 8114 	beq.w	8004c22 <HAL_I2C_EV_IRQHandler+0x296>
    {
      return;
    }

    /* SB Set ----------------------------------------------------------------*/
    if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_SB) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 80049fa:	69fb      	ldr	r3, [r7, #28]
 80049fc:	f003 0301 	and.w	r3, r3, #1
 8004a00:	2b00      	cmp	r3, #0
 8004a02:	d00b      	beq.n	8004a1c <HAL_I2C_EV_IRQHandler+0x90>
 8004a04:	697b      	ldr	r3, [r7, #20]
 8004a06:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8004a0a:	2b00      	cmp	r3, #0
 8004a0c:	d006      	beq.n	8004a1c <HAL_I2C_EV_IRQHandler+0x90>
    {
      /* Convert OTHER_xxx XferOptions if any */
      I2C_ConvertOtherXferOptions(hi2c);
 8004a0e:	6878      	ldr	r0, [r7, #4]
 8004a10:	f001 fedf 	bl	80067d2 <I2C_ConvertOtherXferOptions>

      I2C_Master_SB(hi2c);
 8004a14:	6878      	ldr	r0, [r7, #4]
 8004a16:	f000 fccd 	bl	80053b4 <I2C_Master_SB>
 8004a1a:	e083      	b.n	8004b24 <HAL_I2C_EV_IRQHandler+0x198>
    }
    /* ADD10 Set -------------------------------------------------------------*/
    else if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_ADD10) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 8004a1c:	69fb      	ldr	r3, [r7, #28]
 8004a1e:	f003 0308 	and.w	r3, r3, #8
 8004a22:	2b00      	cmp	r3, #0
 8004a24:	d008      	beq.n	8004a38 <HAL_I2C_EV_IRQHandler+0xac>
 8004a26:	697b      	ldr	r3, [r7, #20]
 8004a28:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8004a2c:	2b00      	cmp	r3, #0
 8004a2e:	d003      	beq.n	8004a38 <HAL_I2C_EV_IRQHandler+0xac>
    {
      I2C_Master_ADD10(hi2c);
 8004a30:	6878      	ldr	r0, [r7, #4]
 8004a32:	f000 fd44 	bl	80054be <I2C_Master_ADD10>
 8004a36:	e075      	b.n	8004b24 <HAL_I2C_EV_IRQHandler+0x198>
    }
    /* ADDR Set --------------------------------------------------------------*/
    else if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_ADDR) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 8004a38:	69fb      	ldr	r3, [r7, #28]
 8004a3a:	f003 0302 	and.w	r3, r3, #2
 8004a3e:	2b00      	cmp	r3, #0
 8004a40:	d008      	beq.n	8004a54 <HAL_I2C_EV_IRQHandler+0xc8>
 8004a42:	697b      	ldr	r3, [r7, #20]
 8004a44:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8004a48:	2b00      	cmp	r3, #0
 8004a4a:	d003      	beq.n	8004a54 <HAL_I2C_EV_IRQHandler+0xc8>
    {
      I2C_Master_ADDR(hi2c);
 8004a4c:	6878      	ldr	r0, [r7, #4]
 8004a4e:	f000 fd5f 	bl	8005510 <I2C_Master_ADDR>
 8004a52:	e067      	b.n	8004b24 <HAL_I2C_EV_IRQHandler+0x198>
    }
    /* I2C in mode Transmitter -----------------------------------------------*/
    else if (I2C_CHECK_FLAG(sr2itflags, I2C_FLAG_TRA) != RESET)
 8004a54:	69bb      	ldr	r3, [r7, #24]
 8004a56:	f003 0304 	and.w	r3, r3, #4
 8004a5a:	2b00      	cmp	r3, #0
 8004a5c:	d036      	beq.n	8004acc <HAL_I2C_EV_IRQHandler+0x140>
    {
      /* Do not check buffer and BTF flag if a Xfer DMA is on going */
      if (READ_BIT(hi2c->Instance->CR2, I2C_CR2_DMAEN) != I2C_CR2_DMAEN)
 8004a5e:	687b      	ldr	r3, [r7, #4]
 8004a60:	681b      	ldr	r3, [r3, #0]
 8004a62:	685b      	ldr	r3, [r3, #4]
 8004a64:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8004a68:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8004a6c:	f000 80db 	beq.w	8004c26 <HAL_I2C_EV_IRQHandler+0x29a>
      {
        /* TXE set and BTF reset -----------------------------------------------*/
        if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_TXE) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_BUF) != RESET) && (I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) == RESET))
 8004a70:	69fb      	ldr	r3, [r7, #28]
 8004a72:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8004a76:	2b00      	cmp	r3, #0
 8004a78:	d00d      	beq.n	8004a96 <HAL_I2C_EV_IRQHandler+0x10a>
 8004a7a:	697b      	ldr	r3, [r7, #20]
 8004a7c:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8004a80:	2b00      	cmp	r3, #0
 8004a82:	d008      	beq.n	8004a96 <HAL_I2C_EV_IRQHandler+0x10a>
 8004a84:	69fb      	ldr	r3, [r7, #28]
 8004a86:	f003 0304 	and.w	r3, r3, #4
 8004a8a:	2b00      	cmp	r3, #0
 8004a8c:	d103      	bne.n	8004a96 <HAL_I2C_EV_IRQHandler+0x10a>
        {
          I2C_MasterTransmit_TXE(hi2c);
 8004a8e:	6878      	ldr	r0, [r7, #4]
 8004a90:	f000 f92d 	bl	8004cee <I2C_MasterTransmit_TXE>
 8004a94:	e046      	b.n	8004b24 <HAL_I2C_EV_IRQHandler+0x198>
        }
        /* BTF set -------------------------------------------------------------*/
        else if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 8004a96:	69fb      	ldr	r3, [r7, #28]
 8004a98:	f003 0304 	and.w	r3, r3, #4
 8004a9c:	2b00      	cmp	r3, #0
 8004a9e:	f000 80c2 	beq.w	8004c26 <HAL_I2C_EV_IRQHandler+0x29a>
 8004aa2:	697b      	ldr	r3, [r7, #20]
 8004aa4:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8004aa8:	2b00      	cmp	r3, #0
 8004aaa:	f000 80bc 	beq.w	8004c26 <HAL_I2C_EV_IRQHandler+0x29a>
        {
          if (CurrentState == HAL_I2C_STATE_BUSY_TX)
 8004aae:	7bbb      	ldrb	r3, [r7, #14]
 8004ab0:	2b21      	cmp	r3, #33	; 0x21
 8004ab2:	d103      	bne.n	8004abc <HAL_I2C_EV_IRQHandler+0x130>
          {
            I2C_MasterTransmit_BTF(hi2c);
 8004ab4:	6878      	ldr	r0, [r7, #4]
 8004ab6:	f000 f9b6 	bl	8004e26 <I2C_MasterTransmit_BTF>
    if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_SB) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 8004aba:	e0b4      	b.n	8004c26 <HAL_I2C_EV_IRQHandler+0x29a>
          }
          else /* HAL_I2C_MODE_MEM */
          {
            if (CurrentMode == HAL_I2C_MODE_MEM)
 8004abc:	7bfb      	ldrb	r3, [r7, #15]
 8004abe:	2b40      	cmp	r3, #64	; 0x40
 8004ac0:	f040 80b1 	bne.w	8004c26 <HAL_I2C_EV_IRQHandler+0x29a>
            {
              I2C_MemoryTransmit_TXE_BTF(hi2c);
 8004ac4:	6878      	ldr	r0, [r7, #4]
 8004ac6:	f000 fa24 	bl	8004f12 <I2C_MemoryTransmit_TXE_BTF>
    if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_SB) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 8004aca:	e0ac      	b.n	8004c26 <HAL_I2C_EV_IRQHandler+0x29a>
    }
    /* I2C in mode Receiver --------------------------------------------------*/
    else
    {
      /* Do not check buffer and BTF flag if a Xfer DMA is on going */
      if (READ_BIT(hi2c->Instance->CR2, I2C_CR2_DMAEN) != I2C_CR2_DMAEN)
 8004acc:	687b      	ldr	r3, [r7, #4]
 8004ace:	681b      	ldr	r3, [r3, #0]
 8004ad0:	685b      	ldr	r3, [r3, #4]
 8004ad2:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8004ad6:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8004ada:	f000 80a4 	beq.w	8004c26 <HAL_I2C_EV_IRQHandler+0x29a>
      {
        /* RXNE set and BTF reset -----------------------------------------------*/
        if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_RXNE) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_BUF) != RESET) && (I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) == RESET))
 8004ade:	69fb      	ldr	r3, [r7, #28]
 8004ae0:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8004ae4:	2b00      	cmp	r3, #0
 8004ae6:	d00d      	beq.n	8004b04 <HAL_I2C_EV_IRQHandler+0x178>
 8004ae8:	697b      	ldr	r3, [r7, #20]
 8004aea:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8004aee:	2b00      	cmp	r3, #0
 8004af0:	d008      	beq.n	8004b04 <HAL_I2C_EV_IRQHandler+0x178>
 8004af2:	69fb      	ldr	r3, [r7, #28]
 8004af4:	f003 0304 	and.w	r3, r3, #4
 8004af8:	2b00      	cmp	r3, #0
 8004afa:	d103      	bne.n	8004b04 <HAL_I2C_EV_IRQHandler+0x178>
        {
          I2C_MasterReceive_RXNE(hi2c);
 8004afc:	6878      	ldr	r0, [r7, #4]
 8004afe:	f000 faa0 	bl	8005042 <I2C_MasterReceive_RXNE>
 8004b02:	e00f      	b.n	8004b24 <HAL_I2C_EV_IRQHandler+0x198>
        }
        /* BTF set -------------------------------------------------------------*/
        else if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 8004b04:	69fb      	ldr	r3, [r7, #28]
 8004b06:	f003 0304 	and.w	r3, r3, #4
 8004b0a:	2b00      	cmp	r3, #0
 8004b0c:	f000 808b 	beq.w	8004c26 <HAL_I2C_EV_IRQHandler+0x29a>
 8004b10:	697b      	ldr	r3, [r7, #20]
 8004b12:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8004b16:	2b00      	cmp	r3, #0
 8004b18:	f000 8085 	beq.w	8004c26 <HAL_I2C_EV_IRQHandler+0x29a>
        {
          I2C_MasterReceive_BTF(hi2c);
 8004b1c:	6878      	ldr	r0, [r7, #4]
 8004b1e:	f000 fb58 	bl	80051d2 <I2C_MasterReceive_BTF>
    if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_SB) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 8004b22:	e080      	b.n	8004c26 <HAL_I2C_EV_IRQHandler+0x29a>
 8004b24:	e07f      	b.n	8004c26 <HAL_I2C_EV_IRQHandler+0x29a>
  /* Slave mode selected */
  else
  {
    /* If an error is detected, read only SR1 register to prevent */
    /* a clear of ADDR flags by reading SR2 after reading SR1 in Error treatment */
    if (hi2c->ErrorCode != HAL_I2C_ERROR_NONE)
 8004b26:	687b      	ldr	r3, [r7, #4]
 8004b28:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004b2a:	2b00      	cmp	r3, #0
 8004b2c:	d004      	beq.n	8004b38 <HAL_I2C_EV_IRQHandler+0x1ac>
    {
      sr1itflags   = READ_REG(hi2c->Instance->SR1);
 8004b2e:	687b      	ldr	r3, [r7, #4]
 8004b30:	681b      	ldr	r3, [r3, #0]
 8004b32:	695b      	ldr	r3, [r3, #20]
 8004b34:	61fb      	str	r3, [r7, #28]
 8004b36:	e007      	b.n	8004b48 <HAL_I2C_EV_IRQHandler+0x1bc>
    }
    else
    {
      sr2itflags   = READ_REG(hi2c->Instance->SR2);
 8004b38:	687b      	ldr	r3, [r7, #4]
 8004b3a:	681b      	ldr	r3, [r3, #0]
 8004b3c:	699b      	ldr	r3, [r3, #24]
 8004b3e:	61bb      	str	r3, [r7, #24]
      sr1itflags   = READ_REG(hi2c->Instance->SR1);
 8004b40:	687b      	ldr	r3, [r7, #4]
 8004b42:	681b      	ldr	r3, [r3, #0]
 8004b44:	695b      	ldr	r3, [r3, #20]
 8004b46:	61fb      	str	r3, [r7, #28]
    }

    /* ADDR set --------------------------------------------------------------*/
    if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_ADDR) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 8004b48:	69fb      	ldr	r3, [r7, #28]
 8004b4a:	f003 0302 	and.w	r3, r3, #2
 8004b4e:	2b00      	cmp	r3, #0
 8004b50:	d011      	beq.n	8004b76 <HAL_I2C_EV_IRQHandler+0x1ea>
 8004b52:	697b      	ldr	r3, [r7, #20]
 8004b54:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8004b58:	2b00      	cmp	r3, #0
 8004b5a:	d00c      	beq.n	8004b76 <HAL_I2C_EV_IRQHandler+0x1ea>
    {
      /* Now time to read SR2, this will clear ADDR flag automatically */
      if (hi2c->ErrorCode != HAL_I2C_ERROR_NONE)
 8004b5c:	687b      	ldr	r3, [r7, #4]
 8004b5e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004b60:	2b00      	cmp	r3, #0
 8004b62:	d003      	beq.n	8004b6c <HAL_I2C_EV_IRQHandler+0x1e0>
      {
        sr2itflags   = READ_REG(hi2c->Instance->SR2);
 8004b64:	687b      	ldr	r3, [r7, #4]
 8004b66:	681b      	ldr	r3, [r3, #0]
 8004b68:	699b      	ldr	r3, [r3, #24]
 8004b6a:	61bb      	str	r3, [r7, #24]
      }
      I2C_Slave_ADDR(hi2c, sr2itflags);
 8004b6c:	69b9      	ldr	r1, [r7, #24]
 8004b6e:	6878      	ldr	r0, [r7, #4]
 8004b70:	f000 ff25 	bl	80059be <I2C_Slave_ADDR>
 8004b74:	e05a      	b.n	8004c2c <HAL_I2C_EV_IRQHandler+0x2a0>
    }
    /* STOPF set --------------------------------------------------------------*/
    else if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_STOPF) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 8004b76:	69fb      	ldr	r3, [r7, #28]
 8004b78:	f003 0310 	and.w	r3, r3, #16
 8004b7c:	2b00      	cmp	r3, #0
 8004b7e:	d008      	beq.n	8004b92 <HAL_I2C_EV_IRQHandler+0x206>
 8004b80:	697b      	ldr	r3, [r7, #20]
 8004b82:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8004b86:	2b00      	cmp	r3, #0
 8004b88:	d003      	beq.n	8004b92 <HAL_I2C_EV_IRQHandler+0x206>
    {
      I2C_Slave_STOPF(hi2c);
 8004b8a:	6878      	ldr	r0, [r7, #4]
 8004b8c:	f000 ff60 	bl	8005a50 <I2C_Slave_STOPF>
 8004b90:	e04c      	b.n	8004c2c <HAL_I2C_EV_IRQHandler+0x2a0>
    }
    /* I2C in mode Transmitter -----------------------------------------------*/
    else if ((CurrentState == HAL_I2C_STATE_BUSY_TX) || (CurrentState == HAL_I2C_STATE_BUSY_TX_LISTEN))
 8004b92:	7bbb      	ldrb	r3, [r7, #14]
 8004b94:	2b21      	cmp	r3, #33	; 0x21
 8004b96:	d002      	beq.n	8004b9e <HAL_I2C_EV_IRQHandler+0x212>
 8004b98:	7bbb      	ldrb	r3, [r7, #14]
 8004b9a:	2b29      	cmp	r3, #41	; 0x29
 8004b9c:	d120      	bne.n	8004be0 <HAL_I2C_EV_IRQHandler+0x254>
    {
      /* TXE set and BTF reset -----------------------------------------------*/
      if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_TXE) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_BUF) != RESET) && (I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) == RESET))
 8004b9e:	69fb      	ldr	r3, [r7, #28]
 8004ba0:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8004ba4:	2b00      	cmp	r3, #0
 8004ba6:	d00d      	beq.n	8004bc4 <HAL_I2C_EV_IRQHandler+0x238>
 8004ba8:	697b      	ldr	r3, [r7, #20]
 8004baa:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8004bae:	2b00      	cmp	r3, #0
 8004bb0:	d008      	beq.n	8004bc4 <HAL_I2C_EV_IRQHandler+0x238>
 8004bb2:	69fb      	ldr	r3, [r7, #28]
 8004bb4:	f003 0304 	and.w	r3, r3, #4
 8004bb8:	2b00      	cmp	r3, #0
 8004bba:	d103      	bne.n	8004bc4 <HAL_I2C_EV_IRQHandler+0x238>
      {
        I2C_SlaveTransmit_TXE(hi2c);
 8004bbc:	6878      	ldr	r0, [r7, #4]
 8004bbe:	f000 fe42 	bl	8005846 <I2C_SlaveTransmit_TXE>
      if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_TXE) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_BUF) != RESET) && (I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) == RESET))
 8004bc2:	e032      	b.n	8004c2a <HAL_I2C_EV_IRQHandler+0x29e>
      }
      /* BTF set -------------------------------------------------------------*/
      else if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 8004bc4:	69fb      	ldr	r3, [r7, #28]
 8004bc6:	f003 0304 	and.w	r3, r3, #4
 8004bca:	2b00      	cmp	r3, #0
 8004bcc:	d02d      	beq.n	8004c2a <HAL_I2C_EV_IRQHandler+0x29e>
 8004bce:	697b      	ldr	r3, [r7, #20]
 8004bd0:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8004bd4:	2b00      	cmp	r3, #0
 8004bd6:	d028      	beq.n	8004c2a <HAL_I2C_EV_IRQHandler+0x29e>
      {
        I2C_SlaveTransmit_BTF(hi2c);
 8004bd8:	6878      	ldr	r0, [r7, #4]
 8004bda:	f000 fe71 	bl	80058c0 <I2C_SlaveTransmit_BTF>
      if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_TXE) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_BUF) != RESET) && (I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) == RESET))
 8004bde:	e024      	b.n	8004c2a <HAL_I2C_EV_IRQHandler+0x29e>
    }
    /* I2C in mode Receiver --------------------------------------------------*/
    else
    {
      /* RXNE set and BTF reset ----------------------------------------------*/
      if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_RXNE) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_BUF) != RESET) && (I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) == RESET))
 8004be0:	69fb      	ldr	r3, [r7, #28]
 8004be2:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8004be6:	2b00      	cmp	r3, #0
 8004be8:	d00d      	beq.n	8004c06 <HAL_I2C_EV_IRQHandler+0x27a>
 8004bea:	697b      	ldr	r3, [r7, #20]
 8004bec:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8004bf0:	2b00      	cmp	r3, #0
 8004bf2:	d008      	beq.n	8004c06 <HAL_I2C_EV_IRQHandler+0x27a>
 8004bf4:	69fb      	ldr	r3, [r7, #28]
 8004bf6:	f003 0304 	and.w	r3, r3, #4
 8004bfa:	2b00      	cmp	r3, #0
 8004bfc:	d103      	bne.n	8004c06 <HAL_I2C_EV_IRQHandler+0x27a>
      {
        I2C_SlaveReceive_RXNE(hi2c);
 8004bfe:	6878      	ldr	r0, [r7, #4]
 8004c00:	f000 fe7e 	bl	8005900 <I2C_SlaveReceive_RXNE>
 8004c04:	e012      	b.n	8004c2c <HAL_I2C_EV_IRQHandler+0x2a0>
      }
      /* BTF set -------------------------------------------------------------*/
      else if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 8004c06:	69fb      	ldr	r3, [r7, #28]
 8004c08:	f003 0304 	and.w	r3, r3, #4
 8004c0c:	2b00      	cmp	r3, #0
 8004c0e:	d00d      	beq.n	8004c2c <HAL_I2C_EV_IRQHandler+0x2a0>
 8004c10:	697b      	ldr	r3, [r7, #20]
 8004c12:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8004c16:	2b00      	cmp	r3, #0
 8004c18:	d008      	beq.n	8004c2c <HAL_I2C_EV_IRQHandler+0x2a0>
      {
        I2C_SlaveReceive_BTF(hi2c);
 8004c1a:	6878      	ldr	r0, [r7, #4]
 8004c1c:	f000 feae 	bl	800597c <I2C_SlaveReceive_BTF>
 8004c20:	e004      	b.n	8004c2c <HAL_I2C_EV_IRQHandler+0x2a0>
      return;
 8004c22:	bf00      	nop
 8004c24:	e002      	b.n	8004c2c <HAL_I2C_EV_IRQHandler+0x2a0>
    if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_SB) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 8004c26:	bf00      	nop
 8004c28:	e000      	b.n	8004c2c <HAL_I2C_EV_IRQHandler+0x2a0>
      if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_TXE) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_BUF) != RESET) && (I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) == RESET))
 8004c2a:	bf00      	nop
      {
        /* Do nothing */
      }
    }
  }
}
 8004c2c:	3720      	adds	r7, #32
 8004c2e:	46bd      	mov	sp, r7
 8004c30:	bd80      	pop	{r7, pc}

08004c32 <HAL_I2C_MasterTxCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_MasterTxCpltCallback(I2C_HandleTypeDef *hi2c)
{
 8004c32:	b480      	push	{r7}
 8004c34:	b083      	sub	sp, #12
 8004c36:	af00      	add	r7, sp, #0
 8004c38:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_MasterTxCpltCallback could be implemented in the user file
   */
}
 8004c3a:	bf00      	nop
 8004c3c:	370c      	adds	r7, #12
 8004c3e:	46bd      	mov	sp, r7
 8004c40:	bc80      	pop	{r7}
 8004c42:	4770      	bx	lr

08004c44 <HAL_I2C_MasterRxCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_MasterRxCpltCallback(I2C_HandleTypeDef *hi2c)
{
 8004c44:	b480      	push	{r7}
 8004c46:	b083      	sub	sp, #12
 8004c48:	af00      	add	r7, sp, #0
 8004c4a:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_MasterRxCpltCallback could be implemented in the user file
   */
}
 8004c4c:	bf00      	nop
 8004c4e:	370c      	adds	r7, #12
 8004c50:	46bd      	mov	sp, r7
 8004c52:	bc80      	pop	{r7}
 8004c54:	4770      	bx	lr

08004c56 <HAL_I2C_SlaveTxCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_SlaveTxCpltCallback(I2C_HandleTypeDef *hi2c)
{
 8004c56:	b480      	push	{r7}
 8004c58:	b083      	sub	sp, #12
 8004c5a:	af00      	add	r7, sp, #0
 8004c5c:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_SlaveTxCpltCallback could be implemented in the user file
   */
}
 8004c5e:	bf00      	nop
 8004c60:	370c      	adds	r7, #12
 8004c62:	46bd      	mov	sp, r7
 8004c64:	bc80      	pop	{r7}
 8004c66:	4770      	bx	lr

08004c68 <HAL_I2C_SlaveRxCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_SlaveRxCpltCallback(I2C_HandleTypeDef *hi2c)
{
 8004c68:	b480      	push	{r7}
 8004c6a:	b083      	sub	sp, #12
 8004c6c:	af00      	add	r7, sp, #0
 8004c6e:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_SlaveRxCpltCallback could be implemented in the user file
   */
}
 8004c70:	bf00      	nop
 8004c72:	370c      	adds	r7, #12
 8004c74:	46bd      	mov	sp, r7
 8004c76:	bc80      	pop	{r7}
 8004c78:	4770      	bx	lr

08004c7a <HAL_I2C_AddrCallback>:
  * @param  TransferDirection Master request Transfer Direction (Write/Read), value of @ref I2C_XferDirection_definition
  * @param  AddrMatchCode Address Match Code
  * @retval None
  */
__weak void HAL_I2C_AddrCallback(I2C_HandleTypeDef *hi2c, uint8_t TransferDirection, uint16_t AddrMatchCode)
{
 8004c7a:	b480      	push	{r7}
 8004c7c:	b083      	sub	sp, #12
 8004c7e:	af00      	add	r7, sp, #0
 8004c80:	6078      	str	r0, [r7, #4]
 8004c82:	460b      	mov	r3, r1
 8004c84:	70fb      	strb	r3, [r7, #3]
 8004c86:	4613      	mov	r3, r2
 8004c88:	803b      	strh	r3, [r7, #0]
  UNUSED(AddrMatchCode);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_AddrCallback() could be implemented in the user file
   */
}
 8004c8a:	bf00      	nop
 8004c8c:	370c      	adds	r7, #12
 8004c8e:	46bd      	mov	sp, r7
 8004c90:	bc80      	pop	{r7}
 8004c92:	4770      	bx	lr

08004c94 <HAL_I2C_ListenCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_ListenCpltCallback(I2C_HandleTypeDef *hi2c)
{
 8004c94:	b480      	push	{r7}
 8004c96:	b083      	sub	sp, #12
 8004c98:	af00      	add	r7, sp, #0
 8004c9a:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_ListenCpltCallback() could be implemented in the user file
  */
}
 8004c9c:	bf00      	nop
 8004c9e:	370c      	adds	r7, #12
 8004ca0:	46bd      	mov	sp, r7
 8004ca2:	bc80      	pop	{r7}
 8004ca4:	4770      	bx	lr

08004ca6 <HAL_I2C_MemTxCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_MemTxCpltCallback(I2C_HandleTypeDef *hi2c)
{
 8004ca6:	b480      	push	{r7}
 8004ca8:	b083      	sub	sp, #12
 8004caa:	af00      	add	r7, sp, #0
 8004cac:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_MemTxCpltCallback could be implemented in the user file
   */
}
 8004cae:	bf00      	nop
 8004cb0:	370c      	adds	r7, #12
 8004cb2:	46bd      	mov	sp, r7
 8004cb4:	bc80      	pop	{r7}
 8004cb6:	4770      	bx	lr

08004cb8 <HAL_I2C_MemRxCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_MemRxCpltCallback(I2C_HandleTypeDef *hi2c)
{
 8004cb8:	b480      	push	{r7}
 8004cba:	b083      	sub	sp, #12
 8004cbc:	af00      	add	r7, sp, #0
 8004cbe:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_MemRxCpltCallback could be implemented in the user file
   */
}
 8004cc0:	bf00      	nop
 8004cc2:	370c      	adds	r7, #12
 8004cc4:	46bd      	mov	sp, r7
 8004cc6:	bc80      	pop	{r7}
 8004cc8:	4770      	bx	lr

08004cca <HAL_I2C_ErrorCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_ErrorCallback(I2C_HandleTypeDef *hi2c)
{
 8004cca:	b480      	push	{r7}
 8004ccc:	b083      	sub	sp, #12
 8004cce:	af00      	add	r7, sp, #0
 8004cd0:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_ErrorCallback could be implemented in the user file
   */
}
 8004cd2:	bf00      	nop
 8004cd4:	370c      	adds	r7, #12
 8004cd6:	46bd      	mov	sp, r7
 8004cd8:	bc80      	pop	{r7}
 8004cda:	4770      	bx	lr

08004cdc <HAL_I2C_AbortCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_AbortCpltCallback(I2C_HandleTypeDef *hi2c)
{
 8004cdc:	b480      	push	{r7}
 8004cde:	b083      	sub	sp, #12
 8004ce0:	af00      	add	r7, sp, #0
 8004ce2:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_AbortCpltCallback could be implemented in the user file
   */
}
 8004ce4:	bf00      	nop
 8004ce6:	370c      	adds	r7, #12
 8004ce8:	46bd      	mov	sp, r7
 8004cea:	bc80      	pop	{r7}
 8004cec:	4770      	bx	lr

08004cee <I2C_MasterTransmit_TXE>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_MasterTransmit_TXE(I2C_HandleTypeDef *hi2c)
{
 8004cee:	b580      	push	{r7, lr}
 8004cf0:	b084      	sub	sp, #16
 8004cf2:	af00      	add	r7, sp, #0
 8004cf4:	6078      	str	r0, [r7, #4]
  /* Declaration of temporary variables to prevent undefined behavior of volatile usage */
  HAL_I2C_StateTypeDef CurrentState = hi2c->State;
 8004cf6:	687b      	ldr	r3, [r7, #4]
 8004cf8:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8004cfc:	73fb      	strb	r3, [r7, #15]
  HAL_I2C_ModeTypeDef CurrentMode   = hi2c->Mode;
 8004cfe:	687b      	ldr	r3, [r7, #4]
 8004d00:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8004d04:	73bb      	strb	r3, [r7, #14]
  uint32_t CurrentXferOptions       = hi2c->XferOptions;
 8004d06:	687b      	ldr	r3, [r7, #4]
 8004d08:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004d0a:	60bb      	str	r3, [r7, #8]

  if ((hi2c->XferSize == 0U) && (CurrentState == HAL_I2C_STATE_BUSY_TX))
 8004d0c:	687b      	ldr	r3, [r7, #4]
 8004d0e:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8004d10:	2b00      	cmp	r3, #0
 8004d12:	d150      	bne.n	8004db6 <I2C_MasterTransmit_TXE+0xc8>
 8004d14:	7bfb      	ldrb	r3, [r7, #15]
 8004d16:	2b21      	cmp	r3, #33	; 0x21
 8004d18:	d14d      	bne.n	8004db6 <I2C_MasterTransmit_TXE+0xc8>
  {
    /* Call TxCpltCallback() directly if no stop mode is set */
    if ((CurrentXferOptions != I2C_FIRST_AND_LAST_FRAME) && (CurrentXferOptions != I2C_LAST_FRAME) && (CurrentXferOptions != I2C_NO_OPTION_FRAME))
 8004d1a:	68bb      	ldr	r3, [r7, #8]
 8004d1c:	2b08      	cmp	r3, #8
 8004d1e:	d01d      	beq.n	8004d5c <I2C_MasterTransmit_TXE+0x6e>
 8004d20:	68bb      	ldr	r3, [r7, #8]
 8004d22:	2b20      	cmp	r3, #32
 8004d24:	d01a      	beq.n	8004d5c <I2C_MasterTransmit_TXE+0x6e>
 8004d26:	68bb      	ldr	r3, [r7, #8]
 8004d28:	f513 3f80 	cmn.w	r3, #65536	; 0x10000
 8004d2c:	d016      	beq.n	8004d5c <I2C_MasterTransmit_TXE+0x6e>
    {
      __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 8004d2e:	687b      	ldr	r3, [r7, #4]
 8004d30:	681b      	ldr	r3, [r3, #0]
 8004d32:	685a      	ldr	r2, [r3, #4]
 8004d34:	687b      	ldr	r3, [r7, #4]
 8004d36:	681b      	ldr	r3, [r3, #0]
 8004d38:	f422 62e0 	bic.w	r2, r2, #1792	; 0x700
 8004d3c:	605a      	str	r2, [r3, #4]

      hi2c->PreviousState = I2C_STATE_MASTER_BUSY_TX;
 8004d3e:	687b      	ldr	r3, [r7, #4]
 8004d40:	2211      	movs	r2, #17
 8004d42:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->Mode = HAL_I2C_MODE_NONE;
 8004d44:	687b      	ldr	r3, [r7, #4]
 8004d46:	2200      	movs	r2, #0
 8004d48:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      hi2c->State = HAL_I2C_STATE_READY;
 8004d4c:	687b      	ldr	r3, [r7, #4]
 8004d4e:	2220      	movs	r2, #32
 8004d50:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
      hi2c->MasterTxCpltCallback(hi2c);
#else
      HAL_I2C_MasterTxCpltCallback(hi2c);
 8004d54:	6878      	ldr	r0, [r7, #4]
 8004d56:	f7ff ff6c 	bl	8004c32 <HAL_I2C_MasterTxCpltCallback>
    if ((CurrentXferOptions != I2C_FIRST_AND_LAST_FRAME) && (CurrentXferOptions != I2C_LAST_FRAME) && (CurrentXferOptions != I2C_NO_OPTION_FRAME))
 8004d5a:	e060      	b.n	8004e1e <I2C_MasterTransmit_TXE+0x130>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
    }
    else /* Generate Stop condition then Call TxCpltCallback() */
    {
      /* Disable EVT, BUF and ERR interrupt */
      __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 8004d5c:	687b      	ldr	r3, [r7, #4]
 8004d5e:	681b      	ldr	r3, [r3, #0]
 8004d60:	685a      	ldr	r2, [r3, #4]
 8004d62:	687b      	ldr	r3, [r7, #4]
 8004d64:	681b      	ldr	r3, [r3, #0]
 8004d66:	f422 62e0 	bic.w	r2, r2, #1792	; 0x700
 8004d6a:	605a      	str	r2, [r3, #4]

      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8004d6c:	687b      	ldr	r3, [r7, #4]
 8004d6e:	681b      	ldr	r3, [r3, #0]
 8004d70:	681a      	ldr	r2, [r3, #0]
 8004d72:	687b      	ldr	r3, [r7, #4]
 8004d74:	681b      	ldr	r3, [r3, #0]
 8004d76:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8004d7a:	601a      	str	r2, [r3, #0]

      hi2c->PreviousState = I2C_STATE_NONE;
 8004d7c:	687b      	ldr	r3, [r7, #4]
 8004d7e:	2200      	movs	r2, #0
 8004d80:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State = HAL_I2C_STATE_READY;
 8004d82:	687b      	ldr	r3, [r7, #4]
 8004d84:	2220      	movs	r2, #32
 8004d86:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

      if (hi2c->Mode == HAL_I2C_MODE_MEM)
 8004d8a:	687b      	ldr	r3, [r7, #4]
 8004d8c:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8004d90:	b2db      	uxtb	r3, r3
 8004d92:	2b40      	cmp	r3, #64	; 0x40
 8004d94:	d107      	bne.n	8004da6 <I2C_MasterTransmit_TXE+0xb8>
      {
        hi2c->Mode = HAL_I2C_MODE_NONE;
 8004d96:	687b      	ldr	r3, [r7, #4]
 8004d98:	2200      	movs	r2, #0
 8004d9a:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
        hi2c->MemTxCpltCallback(hi2c);
#else
        HAL_I2C_MemTxCpltCallback(hi2c);
 8004d9e:	6878      	ldr	r0, [r7, #4]
 8004da0:	f7ff ff81 	bl	8004ca6 <HAL_I2C_MemTxCpltCallback>
    if ((CurrentXferOptions != I2C_FIRST_AND_LAST_FRAME) && (CurrentXferOptions != I2C_LAST_FRAME) && (CurrentXferOptions != I2C_NO_OPTION_FRAME))
 8004da4:	e03b      	b.n	8004e1e <I2C_MasterTransmit_TXE+0x130>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
      }
      else
      {
        hi2c->Mode = HAL_I2C_MODE_NONE;
 8004da6:	687b      	ldr	r3, [r7, #4]
 8004da8:	2200      	movs	r2, #0
 8004daa:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
        hi2c->MasterTxCpltCallback(hi2c);
#else
        HAL_I2C_MasterTxCpltCallback(hi2c);
 8004dae:	6878      	ldr	r0, [r7, #4]
 8004db0:	f7ff ff3f 	bl	8004c32 <HAL_I2C_MasterTxCpltCallback>
    if ((CurrentXferOptions != I2C_FIRST_AND_LAST_FRAME) && (CurrentXferOptions != I2C_LAST_FRAME) && (CurrentXferOptions != I2C_NO_OPTION_FRAME))
 8004db4:	e033      	b.n	8004e1e <I2C_MasterTransmit_TXE+0x130>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
      }
    }
  }
  else if ((CurrentState == HAL_I2C_STATE_BUSY_TX) || \
 8004db6:	7bfb      	ldrb	r3, [r7, #15]
 8004db8:	2b21      	cmp	r3, #33	; 0x21
 8004dba:	d005      	beq.n	8004dc8 <I2C_MasterTransmit_TXE+0xda>
 8004dbc:	7bbb      	ldrb	r3, [r7, #14]
 8004dbe:	2b40      	cmp	r3, #64	; 0x40
 8004dc0:	d12d      	bne.n	8004e1e <I2C_MasterTransmit_TXE+0x130>
           ((CurrentMode == HAL_I2C_MODE_MEM) && (CurrentState == HAL_I2C_STATE_BUSY_RX)))
 8004dc2:	7bfb      	ldrb	r3, [r7, #15]
 8004dc4:	2b22      	cmp	r3, #34	; 0x22
 8004dc6:	d12a      	bne.n	8004e1e <I2C_MasterTransmit_TXE+0x130>
  {
    if (hi2c->XferCount == 0U)
 8004dc8:	687b      	ldr	r3, [r7, #4]
 8004dca:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8004dcc:	b29b      	uxth	r3, r3
 8004dce:	2b00      	cmp	r3, #0
 8004dd0:	d108      	bne.n	8004de4 <I2C_MasterTransmit_TXE+0xf6>
    {
      /* Disable BUF interrupt */
      __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_BUF);
 8004dd2:	687b      	ldr	r3, [r7, #4]
 8004dd4:	681b      	ldr	r3, [r3, #0]
 8004dd6:	685a      	ldr	r2, [r3, #4]
 8004dd8:	687b      	ldr	r3, [r7, #4]
 8004dda:	681b      	ldr	r3, [r3, #0]
 8004ddc:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8004de0:	605a      	str	r2, [r3, #4]
  }
  else
  {
    /* Do nothing */
  }
}
 8004de2:	e01c      	b.n	8004e1e <I2C_MasterTransmit_TXE+0x130>
      if (hi2c->Mode == HAL_I2C_MODE_MEM)
 8004de4:	687b      	ldr	r3, [r7, #4]
 8004de6:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8004dea:	b2db      	uxtb	r3, r3
 8004dec:	2b40      	cmp	r3, #64	; 0x40
 8004dee:	d103      	bne.n	8004df8 <I2C_MasterTransmit_TXE+0x10a>
        I2C_MemoryTransmit_TXE_BTF(hi2c);
 8004df0:	6878      	ldr	r0, [r7, #4]
 8004df2:	f000 f88e 	bl	8004f12 <I2C_MemoryTransmit_TXE_BTF>
}
 8004df6:	e012      	b.n	8004e1e <I2C_MasterTransmit_TXE+0x130>
        hi2c->Instance->DR = *hi2c->pBuffPtr;
 8004df8:	687b      	ldr	r3, [r7, #4]
 8004dfa:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004dfc:	781a      	ldrb	r2, [r3, #0]
 8004dfe:	687b      	ldr	r3, [r7, #4]
 8004e00:	681b      	ldr	r3, [r3, #0]
 8004e02:	611a      	str	r2, [r3, #16]
        hi2c->pBuffPtr++;
 8004e04:	687b      	ldr	r3, [r7, #4]
 8004e06:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004e08:	1c5a      	adds	r2, r3, #1
 8004e0a:	687b      	ldr	r3, [r7, #4]
 8004e0c:	625a      	str	r2, [r3, #36]	; 0x24
        hi2c->XferCount--;
 8004e0e:	687b      	ldr	r3, [r7, #4]
 8004e10:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8004e12:	b29b      	uxth	r3, r3
 8004e14:	3b01      	subs	r3, #1
 8004e16:	b29a      	uxth	r2, r3
 8004e18:	687b      	ldr	r3, [r7, #4]
 8004e1a:	855a      	strh	r2, [r3, #42]	; 0x2a
}
 8004e1c:	e7ff      	b.n	8004e1e <I2C_MasterTransmit_TXE+0x130>
 8004e1e:	bf00      	nop
 8004e20:	3710      	adds	r7, #16
 8004e22:	46bd      	mov	sp, r7
 8004e24:	bd80      	pop	{r7, pc}

08004e26 <I2C_MasterTransmit_BTF>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_MasterTransmit_BTF(I2C_HandleTypeDef *hi2c)
{
 8004e26:	b580      	push	{r7, lr}
 8004e28:	b084      	sub	sp, #16
 8004e2a:	af00      	add	r7, sp, #0
 8004e2c:	6078      	str	r0, [r7, #4]
  /* Declaration of temporary variables to prevent undefined behavior of volatile usage */
  uint32_t CurrentXferOptions = hi2c->XferOptions;
 8004e2e:	687b      	ldr	r3, [r7, #4]
 8004e30:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004e32:	60fb      	str	r3, [r7, #12]

  if (hi2c->State == HAL_I2C_STATE_BUSY_TX)
 8004e34:	687b      	ldr	r3, [r7, #4]
 8004e36:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8004e3a:	b2db      	uxtb	r3, r3
 8004e3c:	2b21      	cmp	r3, #33	; 0x21
 8004e3e:	d164      	bne.n	8004f0a <I2C_MasterTransmit_BTF+0xe4>
  {
    if (hi2c->XferCount != 0U)
 8004e40:	687b      	ldr	r3, [r7, #4]
 8004e42:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8004e44:	b29b      	uxth	r3, r3
 8004e46:	2b00      	cmp	r3, #0
 8004e48:	d012      	beq.n	8004e70 <I2C_MasterTransmit_BTF+0x4a>
    {
      /* Write data to DR */
      hi2c->Instance->DR = *hi2c->pBuffPtr;
 8004e4a:	687b      	ldr	r3, [r7, #4]
 8004e4c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004e4e:	781a      	ldrb	r2, [r3, #0]
 8004e50:	687b      	ldr	r3, [r7, #4]
 8004e52:	681b      	ldr	r3, [r3, #0]
 8004e54:	611a      	str	r2, [r3, #16]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8004e56:	687b      	ldr	r3, [r7, #4]
 8004e58:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004e5a:	1c5a      	adds	r2, r3, #1
 8004e5c:	687b      	ldr	r3, [r7, #4]
 8004e5e:	625a      	str	r2, [r3, #36]	; 0x24

      /* Update counter */
      hi2c->XferCount--;
 8004e60:	687b      	ldr	r3, [r7, #4]
 8004e62:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8004e64:	b29b      	uxth	r3, r3
 8004e66:	3b01      	subs	r3, #1
 8004e68:	b29a      	uxth	r2, r3
 8004e6a:	687b      	ldr	r3, [r7, #4]
 8004e6c:	855a      	strh	r2, [r3, #42]	; 0x2a
  }
  else
  {
    /* Do nothing */
  }
}
 8004e6e:	e04c      	b.n	8004f0a <I2C_MasterTransmit_BTF+0xe4>
      if ((CurrentXferOptions != I2C_FIRST_AND_LAST_FRAME) && (CurrentXferOptions != I2C_LAST_FRAME) && (CurrentXferOptions != I2C_NO_OPTION_FRAME))
 8004e70:	68fb      	ldr	r3, [r7, #12]
 8004e72:	2b08      	cmp	r3, #8
 8004e74:	d01d      	beq.n	8004eb2 <I2C_MasterTransmit_BTF+0x8c>
 8004e76:	68fb      	ldr	r3, [r7, #12]
 8004e78:	2b20      	cmp	r3, #32
 8004e7a:	d01a      	beq.n	8004eb2 <I2C_MasterTransmit_BTF+0x8c>
 8004e7c:	68fb      	ldr	r3, [r7, #12]
 8004e7e:	f513 3f80 	cmn.w	r3, #65536	; 0x10000
 8004e82:	d016      	beq.n	8004eb2 <I2C_MasterTransmit_BTF+0x8c>
        __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 8004e84:	687b      	ldr	r3, [r7, #4]
 8004e86:	681b      	ldr	r3, [r3, #0]
 8004e88:	685a      	ldr	r2, [r3, #4]
 8004e8a:	687b      	ldr	r3, [r7, #4]
 8004e8c:	681b      	ldr	r3, [r3, #0]
 8004e8e:	f422 62e0 	bic.w	r2, r2, #1792	; 0x700
 8004e92:	605a      	str	r2, [r3, #4]
        hi2c->PreviousState = I2C_STATE_MASTER_BUSY_TX;
 8004e94:	687b      	ldr	r3, [r7, #4]
 8004e96:	2211      	movs	r2, #17
 8004e98:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->Mode = HAL_I2C_MODE_NONE;
 8004e9a:	687b      	ldr	r3, [r7, #4]
 8004e9c:	2200      	movs	r2, #0
 8004e9e:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->State = HAL_I2C_STATE_READY;
 8004ea2:	687b      	ldr	r3, [r7, #4]
 8004ea4:	2220      	movs	r2, #32
 8004ea6:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        HAL_I2C_MasterTxCpltCallback(hi2c);
 8004eaa:	6878      	ldr	r0, [r7, #4]
 8004eac:	f7ff fec1 	bl	8004c32 <HAL_I2C_MasterTxCpltCallback>
}
 8004eb0:	e02b      	b.n	8004f0a <I2C_MasterTransmit_BTF+0xe4>
        __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 8004eb2:	687b      	ldr	r3, [r7, #4]
 8004eb4:	681b      	ldr	r3, [r3, #0]
 8004eb6:	685a      	ldr	r2, [r3, #4]
 8004eb8:	687b      	ldr	r3, [r7, #4]
 8004eba:	681b      	ldr	r3, [r3, #0]
 8004ebc:	f422 62e0 	bic.w	r2, r2, #1792	; 0x700
 8004ec0:	605a      	str	r2, [r3, #4]
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8004ec2:	687b      	ldr	r3, [r7, #4]
 8004ec4:	681b      	ldr	r3, [r3, #0]
 8004ec6:	681a      	ldr	r2, [r3, #0]
 8004ec8:	687b      	ldr	r3, [r7, #4]
 8004eca:	681b      	ldr	r3, [r3, #0]
 8004ecc:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8004ed0:	601a      	str	r2, [r3, #0]
        hi2c->PreviousState = I2C_STATE_NONE;
 8004ed2:	687b      	ldr	r3, [r7, #4]
 8004ed4:	2200      	movs	r2, #0
 8004ed6:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State = HAL_I2C_STATE_READY;
 8004ed8:	687b      	ldr	r3, [r7, #4]
 8004eda:	2220      	movs	r2, #32
 8004edc:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        if (hi2c->Mode == HAL_I2C_MODE_MEM)
 8004ee0:	687b      	ldr	r3, [r7, #4]
 8004ee2:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8004ee6:	b2db      	uxtb	r3, r3
 8004ee8:	2b40      	cmp	r3, #64	; 0x40
 8004eea:	d107      	bne.n	8004efc <I2C_MasterTransmit_BTF+0xd6>
          hi2c->Mode = HAL_I2C_MODE_NONE;
 8004eec:	687b      	ldr	r3, [r7, #4]
 8004eee:	2200      	movs	r2, #0
 8004ef0:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
          HAL_I2C_MemTxCpltCallback(hi2c);
 8004ef4:	6878      	ldr	r0, [r7, #4]
 8004ef6:	f7ff fed6 	bl	8004ca6 <HAL_I2C_MemTxCpltCallback>
}
 8004efa:	e006      	b.n	8004f0a <I2C_MasterTransmit_BTF+0xe4>
          hi2c->Mode = HAL_I2C_MODE_NONE;
 8004efc:	687b      	ldr	r3, [r7, #4]
 8004efe:	2200      	movs	r2, #0
 8004f00:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
          HAL_I2C_MasterTxCpltCallback(hi2c);
 8004f04:	6878      	ldr	r0, [r7, #4]
 8004f06:	f7ff fe94 	bl	8004c32 <HAL_I2C_MasterTxCpltCallback>
}
 8004f0a:	bf00      	nop
 8004f0c:	3710      	adds	r7, #16
 8004f0e:	46bd      	mov	sp, r7
 8004f10:	bd80      	pop	{r7, pc}

08004f12 <I2C_MemoryTransmit_TXE_BTF>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_MemoryTransmit_TXE_BTF(I2C_HandleTypeDef *hi2c)
{
 8004f12:	b580      	push	{r7, lr}
 8004f14:	b084      	sub	sp, #16
 8004f16:	af00      	add	r7, sp, #0
 8004f18:	6078      	str	r0, [r7, #4]
  /* Declaration of temporary variables to prevent undefined behavior of volatile usage */
  HAL_I2C_StateTypeDef CurrentState = hi2c->State;
 8004f1a:	687b      	ldr	r3, [r7, #4]
 8004f1c:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8004f20:	73fb      	strb	r3, [r7, #15]

  if (hi2c->EventCount == 0U)
 8004f22:	687b      	ldr	r3, [r7, #4]
 8004f24:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8004f26:	2b00      	cmp	r3, #0
 8004f28:	d11d      	bne.n	8004f66 <I2C_MemoryTransmit_TXE_BTF+0x54>
  {
    /* If Memory address size is 8Bit */
    if (hi2c->MemaddSize == I2C_MEMADD_SIZE_8BIT)
 8004f2a:	687b      	ldr	r3, [r7, #4]
 8004f2c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8004f2e:	2b01      	cmp	r3, #1
 8004f30:	d10b      	bne.n	8004f4a <I2C_MemoryTransmit_TXE_BTF+0x38>
    {
      /* Send Memory Address */
      hi2c->Instance->DR = I2C_MEM_ADD_LSB(hi2c->Memaddress);
 8004f32:	687b      	ldr	r3, [r7, #4]
 8004f34:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8004f36:	b2da      	uxtb	r2, r3
 8004f38:	687b      	ldr	r3, [r7, #4]
 8004f3a:	681b      	ldr	r3, [r3, #0]
 8004f3c:	611a      	str	r2, [r3, #16]

      hi2c->EventCount += 2U;
 8004f3e:	687b      	ldr	r3, [r7, #4]
 8004f40:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8004f42:	1c9a      	adds	r2, r3, #2
 8004f44:	687b      	ldr	r3, [r7, #4]
 8004f46:	651a      	str	r2, [r3, #80]	; 0x50
  else
  {
    /* Clear TXE and BTF flags */
    I2C_Flush_DR(hi2c);
  }
}
 8004f48:	e077      	b.n	800503a <I2C_MemoryTransmit_TXE_BTF+0x128>
      hi2c->Instance->DR = I2C_MEM_ADD_MSB(hi2c->Memaddress);
 8004f4a:	687b      	ldr	r3, [r7, #4]
 8004f4c:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8004f4e:	b29b      	uxth	r3, r3
 8004f50:	121b      	asrs	r3, r3, #8
 8004f52:	b2da      	uxtb	r2, r3
 8004f54:	687b      	ldr	r3, [r7, #4]
 8004f56:	681b      	ldr	r3, [r3, #0]
 8004f58:	611a      	str	r2, [r3, #16]
      hi2c->EventCount++;
 8004f5a:	687b      	ldr	r3, [r7, #4]
 8004f5c:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8004f5e:	1c5a      	adds	r2, r3, #1
 8004f60:	687b      	ldr	r3, [r7, #4]
 8004f62:	651a      	str	r2, [r3, #80]	; 0x50
}
 8004f64:	e069      	b.n	800503a <I2C_MemoryTransmit_TXE_BTF+0x128>
  else if (hi2c->EventCount == 1U)
 8004f66:	687b      	ldr	r3, [r7, #4]
 8004f68:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8004f6a:	2b01      	cmp	r3, #1
 8004f6c:	d10b      	bne.n	8004f86 <I2C_MemoryTransmit_TXE_BTF+0x74>
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(hi2c->Memaddress);
 8004f6e:	687b      	ldr	r3, [r7, #4]
 8004f70:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8004f72:	b2da      	uxtb	r2, r3
 8004f74:	687b      	ldr	r3, [r7, #4]
 8004f76:	681b      	ldr	r3, [r3, #0]
 8004f78:	611a      	str	r2, [r3, #16]
    hi2c->EventCount++;
 8004f7a:	687b      	ldr	r3, [r7, #4]
 8004f7c:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8004f7e:	1c5a      	adds	r2, r3, #1
 8004f80:	687b      	ldr	r3, [r7, #4]
 8004f82:	651a      	str	r2, [r3, #80]	; 0x50
}
 8004f84:	e059      	b.n	800503a <I2C_MemoryTransmit_TXE_BTF+0x128>
  else if (hi2c->EventCount == 2U)
 8004f86:	687b      	ldr	r3, [r7, #4]
 8004f88:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8004f8a:	2b02      	cmp	r3, #2
 8004f8c:	d152      	bne.n	8005034 <I2C_MemoryTransmit_TXE_BTF+0x122>
    if (CurrentState == HAL_I2C_STATE_BUSY_RX)
 8004f8e:	7bfb      	ldrb	r3, [r7, #15]
 8004f90:	2b22      	cmp	r3, #34	; 0x22
 8004f92:	d10d      	bne.n	8004fb0 <I2C_MemoryTransmit_TXE_BTF+0x9e>
      hi2c->Instance->CR1 |= I2C_CR1_START;
 8004f94:	687b      	ldr	r3, [r7, #4]
 8004f96:	681b      	ldr	r3, [r3, #0]
 8004f98:	681a      	ldr	r2, [r3, #0]
 8004f9a:	687b      	ldr	r3, [r7, #4]
 8004f9c:	681b      	ldr	r3, [r3, #0]
 8004f9e:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8004fa2:	601a      	str	r2, [r3, #0]
      hi2c->EventCount++;
 8004fa4:	687b      	ldr	r3, [r7, #4]
 8004fa6:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8004fa8:	1c5a      	adds	r2, r3, #1
 8004faa:	687b      	ldr	r3, [r7, #4]
 8004fac:	651a      	str	r2, [r3, #80]	; 0x50
}
 8004fae:	e044      	b.n	800503a <I2C_MemoryTransmit_TXE_BTF+0x128>
    else if ((hi2c->XferCount > 0U) && (CurrentState == HAL_I2C_STATE_BUSY_TX))
 8004fb0:	687b      	ldr	r3, [r7, #4]
 8004fb2:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8004fb4:	b29b      	uxth	r3, r3
 8004fb6:	2b00      	cmp	r3, #0
 8004fb8:	d015      	beq.n	8004fe6 <I2C_MemoryTransmit_TXE_BTF+0xd4>
 8004fba:	7bfb      	ldrb	r3, [r7, #15]
 8004fbc:	2b21      	cmp	r3, #33	; 0x21
 8004fbe:	d112      	bne.n	8004fe6 <I2C_MemoryTransmit_TXE_BTF+0xd4>
      hi2c->Instance->DR = *hi2c->pBuffPtr;
 8004fc0:	687b      	ldr	r3, [r7, #4]
 8004fc2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004fc4:	781a      	ldrb	r2, [r3, #0]
 8004fc6:	687b      	ldr	r3, [r7, #4]
 8004fc8:	681b      	ldr	r3, [r3, #0]
 8004fca:	611a      	str	r2, [r3, #16]
      hi2c->pBuffPtr++;
 8004fcc:	687b      	ldr	r3, [r7, #4]
 8004fce:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004fd0:	1c5a      	adds	r2, r3, #1
 8004fd2:	687b      	ldr	r3, [r7, #4]
 8004fd4:	625a      	str	r2, [r3, #36]	; 0x24
      hi2c->XferCount--;
 8004fd6:	687b      	ldr	r3, [r7, #4]
 8004fd8:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8004fda:	b29b      	uxth	r3, r3
 8004fdc:	3b01      	subs	r3, #1
 8004fde:	b29a      	uxth	r2, r3
 8004fe0:	687b      	ldr	r3, [r7, #4]
 8004fe2:	855a      	strh	r2, [r3, #42]	; 0x2a
}
 8004fe4:	e029      	b.n	800503a <I2C_MemoryTransmit_TXE_BTF+0x128>
    else if ((hi2c->XferCount == 0U) && (CurrentState == HAL_I2C_STATE_BUSY_TX))
 8004fe6:	687b      	ldr	r3, [r7, #4]
 8004fe8:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8004fea:	b29b      	uxth	r3, r3
 8004fec:	2b00      	cmp	r3, #0
 8004fee:	d124      	bne.n	800503a <I2C_MemoryTransmit_TXE_BTF+0x128>
 8004ff0:	7bfb      	ldrb	r3, [r7, #15]
 8004ff2:	2b21      	cmp	r3, #33	; 0x21
 8004ff4:	d121      	bne.n	800503a <I2C_MemoryTransmit_TXE_BTF+0x128>
      __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 8004ff6:	687b      	ldr	r3, [r7, #4]
 8004ff8:	681b      	ldr	r3, [r3, #0]
 8004ffa:	685a      	ldr	r2, [r3, #4]
 8004ffc:	687b      	ldr	r3, [r7, #4]
 8004ffe:	681b      	ldr	r3, [r3, #0]
 8005000:	f422 62e0 	bic.w	r2, r2, #1792	; 0x700
 8005004:	605a      	str	r2, [r3, #4]
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8005006:	687b      	ldr	r3, [r7, #4]
 8005008:	681b      	ldr	r3, [r3, #0]
 800500a:	681a      	ldr	r2, [r3, #0]
 800500c:	687b      	ldr	r3, [r7, #4]
 800500e:	681b      	ldr	r3, [r3, #0]
 8005010:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8005014:	601a      	str	r2, [r3, #0]
      hi2c->PreviousState = I2C_STATE_NONE;
 8005016:	687b      	ldr	r3, [r7, #4]
 8005018:	2200      	movs	r2, #0
 800501a:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State = HAL_I2C_STATE_READY;
 800501c:	687b      	ldr	r3, [r7, #4]
 800501e:	2220      	movs	r2, #32
 8005020:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
      hi2c->Mode = HAL_I2C_MODE_NONE;
 8005024:	687b      	ldr	r3, [r7, #4]
 8005026:	2200      	movs	r2, #0
 8005028:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      HAL_I2C_MemTxCpltCallback(hi2c);
 800502c:	6878      	ldr	r0, [r7, #4]
 800502e:	f7ff fe3a 	bl	8004ca6 <HAL_I2C_MemTxCpltCallback>
}
 8005032:	e002      	b.n	800503a <I2C_MemoryTransmit_TXE_BTF+0x128>
    I2C_Flush_DR(hi2c);
 8005034:	6878      	ldr	r0, [r7, #4]
 8005036:	f7ff f92b 	bl	8004290 <I2C_Flush_DR>
}
 800503a:	bf00      	nop
 800503c:	3710      	adds	r7, #16
 800503e:	46bd      	mov	sp, r7
 8005040:	bd80      	pop	{r7, pc}

08005042 <I2C_MasterReceive_RXNE>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_MasterReceive_RXNE(I2C_HandleTypeDef *hi2c)
{
 8005042:	b580      	push	{r7, lr}
 8005044:	b084      	sub	sp, #16
 8005046:	af00      	add	r7, sp, #0
 8005048:	6078      	str	r0, [r7, #4]
  if (hi2c->State == HAL_I2C_STATE_BUSY_RX)
 800504a:	687b      	ldr	r3, [r7, #4]
 800504c:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8005050:	b2db      	uxtb	r3, r3
 8005052:	2b22      	cmp	r3, #34	; 0x22
 8005054:	f040 80b9 	bne.w	80051ca <I2C_MasterReceive_RXNE+0x188>
  {
    uint32_t tmp;
    uint32_t CurrentXferOptions;

    CurrentXferOptions = hi2c->XferOptions;
 8005058:	687b      	ldr	r3, [r7, #4]
 800505a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800505c:	60fb      	str	r3, [r7, #12]
    tmp = hi2c->XferCount;
 800505e:	687b      	ldr	r3, [r7, #4]
 8005060:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8005062:	b29b      	uxth	r3, r3
 8005064:	60bb      	str	r3, [r7, #8]
    if (tmp > 3U)
 8005066:	68bb      	ldr	r3, [r7, #8]
 8005068:	2b03      	cmp	r3, #3
 800506a:	d921      	bls.n	80050b0 <I2C_MasterReceive_RXNE+0x6e>
    {
      /* Read data from DR */
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 800506c:	687b      	ldr	r3, [r7, #4]
 800506e:	681b      	ldr	r3, [r3, #0]
 8005070:	691a      	ldr	r2, [r3, #16]
 8005072:	687b      	ldr	r3, [r7, #4]
 8005074:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005076:	b2d2      	uxtb	r2, r2
 8005078:	701a      	strb	r2, [r3, #0]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 800507a:	687b      	ldr	r3, [r7, #4]
 800507c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800507e:	1c5a      	adds	r2, r3, #1
 8005080:	687b      	ldr	r3, [r7, #4]
 8005082:	625a      	str	r2, [r3, #36]	; 0x24

      /* Update counter */
      hi2c->XferCount--;
 8005084:	687b      	ldr	r3, [r7, #4]
 8005086:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8005088:	b29b      	uxth	r3, r3
 800508a:	3b01      	subs	r3, #1
 800508c:	b29a      	uxth	r2, r3
 800508e:	687b      	ldr	r3, [r7, #4]
 8005090:	855a      	strh	r2, [r3, #42]	; 0x2a

      if (hi2c->XferCount == (uint16_t)3)
 8005092:	687b      	ldr	r3, [r7, #4]
 8005094:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8005096:	b29b      	uxth	r3, r3
 8005098:	2b03      	cmp	r3, #3
 800509a:	f040 8096 	bne.w	80051ca <I2C_MasterReceive_RXNE+0x188>
      {
        /* Disable BUF interrupt, this help to treat correctly the last 4 bytes
        on BTF subroutine */
        /* Disable BUF interrupt */
        __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_BUF);
 800509e:	687b      	ldr	r3, [r7, #4]
 80050a0:	681b      	ldr	r3, [r3, #0]
 80050a2:	685a      	ldr	r2, [r3, #4]
 80050a4:	687b      	ldr	r3, [r7, #4]
 80050a6:	681b      	ldr	r3, [r3, #0]
 80050a8:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 80050ac:	605a      	str	r2, [r3, #4]
      /* Disable BUF interrupt, this help to treat correctly the last 2 bytes
         on BTF subroutine if there is a reception delay between N-1 and N byte */
      __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_BUF);
    }
  }
}
 80050ae:	e08c      	b.n	80051ca <I2C_MasterReceive_RXNE+0x188>
    else if ((hi2c->XferOptions != I2C_FIRST_AND_NEXT_FRAME) && ((tmp == 1U) || (tmp == 0U)))
 80050b0:	687b      	ldr	r3, [r7, #4]
 80050b2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80050b4:	2b02      	cmp	r3, #2
 80050b6:	d07f      	beq.n	80051b8 <I2C_MasterReceive_RXNE+0x176>
 80050b8:	68bb      	ldr	r3, [r7, #8]
 80050ba:	2b01      	cmp	r3, #1
 80050bc:	d002      	beq.n	80050c4 <I2C_MasterReceive_RXNE+0x82>
 80050be:	68bb      	ldr	r3, [r7, #8]
 80050c0:	2b00      	cmp	r3, #0
 80050c2:	d179      	bne.n	80051b8 <I2C_MasterReceive_RXNE+0x176>
      if (I2C_WaitOnSTOPRequestThroughIT(hi2c) == HAL_OK)
 80050c4:	6878      	ldr	r0, [r7, #4]
 80050c6:	f001 fac7 	bl	8006658 <I2C_WaitOnSTOPRequestThroughIT>
 80050ca:	4603      	mov	r3, r0
 80050cc:	2b00      	cmp	r3, #0
 80050ce:	d14c      	bne.n	800516a <I2C_MasterReceive_RXNE+0x128>
        CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 80050d0:	687b      	ldr	r3, [r7, #4]
 80050d2:	681b      	ldr	r3, [r3, #0]
 80050d4:	681a      	ldr	r2, [r3, #0]
 80050d6:	687b      	ldr	r3, [r7, #4]
 80050d8:	681b      	ldr	r3, [r3, #0]
 80050da:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 80050de:	601a      	str	r2, [r3, #0]
        __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 80050e0:	687b      	ldr	r3, [r7, #4]
 80050e2:	681b      	ldr	r3, [r3, #0]
 80050e4:	685a      	ldr	r2, [r3, #4]
 80050e6:	687b      	ldr	r3, [r7, #4]
 80050e8:	681b      	ldr	r3, [r3, #0]
 80050ea:	f422 62e0 	bic.w	r2, r2, #1792	; 0x700
 80050ee:	605a      	str	r2, [r3, #4]
        *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80050f0:	687b      	ldr	r3, [r7, #4]
 80050f2:	681b      	ldr	r3, [r3, #0]
 80050f4:	691a      	ldr	r2, [r3, #16]
 80050f6:	687b      	ldr	r3, [r7, #4]
 80050f8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80050fa:	b2d2      	uxtb	r2, r2
 80050fc:	701a      	strb	r2, [r3, #0]
        hi2c->pBuffPtr++;
 80050fe:	687b      	ldr	r3, [r7, #4]
 8005100:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005102:	1c5a      	adds	r2, r3, #1
 8005104:	687b      	ldr	r3, [r7, #4]
 8005106:	625a      	str	r2, [r3, #36]	; 0x24
        hi2c->XferCount--;
 8005108:	687b      	ldr	r3, [r7, #4]
 800510a:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800510c:	b29b      	uxth	r3, r3
 800510e:	3b01      	subs	r3, #1
 8005110:	b29a      	uxth	r2, r3
 8005112:	687b      	ldr	r3, [r7, #4]
 8005114:	855a      	strh	r2, [r3, #42]	; 0x2a
        hi2c->State = HAL_I2C_STATE_READY;
 8005116:	687b      	ldr	r3, [r7, #4]
 8005118:	2220      	movs	r2, #32
 800511a:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        if (hi2c->Mode == HAL_I2C_MODE_MEM)
 800511e:	687b      	ldr	r3, [r7, #4]
 8005120:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8005124:	b2db      	uxtb	r3, r3
 8005126:	2b40      	cmp	r3, #64	; 0x40
 8005128:	d10a      	bne.n	8005140 <I2C_MasterReceive_RXNE+0xfe>
          hi2c->Mode = HAL_I2C_MODE_NONE;
 800512a:	687b      	ldr	r3, [r7, #4]
 800512c:	2200      	movs	r2, #0
 800512e:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
          hi2c->PreviousState = I2C_STATE_NONE;
 8005132:	687b      	ldr	r3, [r7, #4]
 8005134:	2200      	movs	r2, #0
 8005136:	631a      	str	r2, [r3, #48]	; 0x30
          HAL_I2C_MemRxCpltCallback(hi2c);
 8005138:	6878      	ldr	r0, [r7, #4]
 800513a:	f7ff fdbd 	bl	8004cb8 <HAL_I2C_MemRxCpltCallback>
      if (I2C_WaitOnSTOPRequestThroughIT(hi2c) == HAL_OK)
 800513e:	e044      	b.n	80051ca <I2C_MasterReceive_RXNE+0x188>
          hi2c->Mode = HAL_I2C_MODE_NONE;
 8005140:	687b      	ldr	r3, [r7, #4]
 8005142:	2200      	movs	r2, #0
 8005144:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
          if ((CurrentXferOptions == I2C_FIRST_AND_LAST_FRAME) || (CurrentXferOptions == I2C_LAST_FRAME))
 8005148:	68fb      	ldr	r3, [r7, #12]
 800514a:	2b08      	cmp	r3, #8
 800514c:	d002      	beq.n	8005154 <I2C_MasterReceive_RXNE+0x112>
 800514e:	68fb      	ldr	r3, [r7, #12]
 8005150:	2b20      	cmp	r3, #32
 8005152:	d103      	bne.n	800515c <I2C_MasterReceive_RXNE+0x11a>
            hi2c->PreviousState = I2C_STATE_NONE;
 8005154:	687b      	ldr	r3, [r7, #4]
 8005156:	2200      	movs	r2, #0
 8005158:	631a      	str	r2, [r3, #48]	; 0x30
 800515a:	e002      	b.n	8005162 <I2C_MasterReceive_RXNE+0x120>
            hi2c->PreviousState = I2C_STATE_MASTER_BUSY_RX;
 800515c:	687b      	ldr	r3, [r7, #4]
 800515e:	2212      	movs	r2, #18
 8005160:	631a      	str	r2, [r3, #48]	; 0x30
          HAL_I2C_MasterRxCpltCallback(hi2c);
 8005162:	6878      	ldr	r0, [r7, #4]
 8005164:	f7ff fd6e 	bl	8004c44 <HAL_I2C_MasterRxCpltCallback>
      if (I2C_WaitOnSTOPRequestThroughIT(hi2c) == HAL_OK)
 8005168:	e02f      	b.n	80051ca <I2C_MasterReceive_RXNE+0x188>
        __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 800516a:	687b      	ldr	r3, [r7, #4]
 800516c:	681b      	ldr	r3, [r3, #0]
 800516e:	685a      	ldr	r2, [r3, #4]
 8005170:	687b      	ldr	r3, [r7, #4]
 8005172:	681b      	ldr	r3, [r3, #0]
 8005174:	f422 62e0 	bic.w	r2, r2, #1792	; 0x700
 8005178:	605a      	str	r2, [r3, #4]
        *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 800517a:	687b      	ldr	r3, [r7, #4]
 800517c:	681b      	ldr	r3, [r3, #0]
 800517e:	691a      	ldr	r2, [r3, #16]
 8005180:	687b      	ldr	r3, [r7, #4]
 8005182:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005184:	b2d2      	uxtb	r2, r2
 8005186:	701a      	strb	r2, [r3, #0]
        hi2c->pBuffPtr++;
 8005188:	687b      	ldr	r3, [r7, #4]
 800518a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800518c:	1c5a      	adds	r2, r3, #1
 800518e:	687b      	ldr	r3, [r7, #4]
 8005190:	625a      	str	r2, [r3, #36]	; 0x24
        hi2c->XferCount--;
 8005192:	687b      	ldr	r3, [r7, #4]
 8005194:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8005196:	b29b      	uxth	r3, r3
 8005198:	3b01      	subs	r3, #1
 800519a:	b29a      	uxth	r2, r3
 800519c:	687b      	ldr	r3, [r7, #4]
 800519e:	855a      	strh	r2, [r3, #42]	; 0x2a
        hi2c->State = HAL_I2C_STATE_READY;
 80051a0:	687b      	ldr	r3, [r7, #4]
 80051a2:	2220      	movs	r2, #32
 80051a4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode = HAL_I2C_MODE_NONE;
 80051a8:	687b      	ldr	r3, [r7, #4]
 80051aa:	2200      	movs	r2, #0
 80051ac:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        HAL_I2C_ErrorCallback(hi2c);
 80051b0:	6878      	ldr	r0, [r7, #4]
 80051b2:	f7ff fd8a 	bl	8004cca <HAL_I2C_ErrorCallback>
      if (I2C_WaitOnSTOPRequestThroughIT(hi2c) == HAL_OK)
 80051b6:	e008      	b.n	80051ca <I2C_MasterReceive_RXNE+0x188>
      __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_BUF);
 80051b8:	687b      	ldr	r3, [r7, #4]
 80051ba:	681b      	ldr	r3, [r3, #0]
 80051bc:	685a      	ldr	r2, [r3, #4]
 80051be:	687b      	ldr	r3, [r7, #4]
 80051c0:	681b      	ldr	r3, [r3, #0]
 80051c2:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 80051c6:	605a      	str	r2, [r3, #4]
}
 80051c8:	e7ff      	b.n	80051ca <I2C_MasterReceive_RXNE+0x188>
 80051ca:	bf00      	nop
 80051cc:	3710      	adds	r7, #16
 80051ce:	46bd      	mov	sp, r7
 80051d0:	bd80      	pop	{r7, pc}

080051d2 <I2C_MasterReceive_BTF>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_MasterReceive_BTF(I2C_HandleTypeDef *hi2c)
{
 80051d2:	b580      	push	{r7, lr}
 80051d4:	b084      	sub	sp, #16
 80051d6:	af00      	add	r7, sp, #0
 80051d8:	6078      	str	r0, [r7, #4]
  /* Declaration of temporary variables to prevent undefined behavior of volatile usage */
  uint32_t CurrentXferOptions = hi2c->XferOptions;
 80051da:	687b      	ldr	r3, [r7, #4]
 80051dc:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80051de:	60fb      	str	r3, [r7, #12]

  if (hi2c->XferCount == 4U)
 80051e0:	687b      	ldr	r3, [r7, #4]
 80051e2:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80051e4:	b29b      	uxth	r3, r3
 80051e6:	2b04      	cmp	r3, #4
 80051e8:	d11b      	bne.n	8005222 <I2C_MasterReceive_BTF+0x50>
  {
    /* Disable BUF interrupt, this help to treat correctly the last 2 bytes
       on BTF subroutine if there is a reception delay between N-1 and N byte */
    __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_BUF);
 80051ea:	687b      	ldr	r3, [r7, #4]
 80051ec:	681b      	ldr	r3, [r3, #0]
 80051ee:	685a      	ldr	r2, [r3, #4]
 80051f0:	687b      	ldr	r3, [r7, #4]
 80051f2:	681b      	ldr	r3, [r3, #0]
 80051f4:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 80051f8:	605a      	str	r2, [r3, #4]

    /* Read data from DR */
    *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80051fa:	687b      	ldr	r3, [r7, #4]
 80051fc:	681b      	ldr	r3, [r3, #0]
 80051fe:	691a      	ldr	r2, [r3, #16]
 8005200:	687b      	ldr	r3, [r7, #4]
 8005202:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005204:	b2d2      	uxtb	r2, r2
 8005206:	701a      	strb	r2, [r3, #0]

    /* Increment Buffer pointer */
    hi2c->pBuffPtr++;
 8005208:	687b      	ldr	r3, [r7, #4]
 800520a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800520c:	1c5a      	adds	r2, r3, #1
 800520e:	687b      	ldr	r3, [r7, #4]
 8005210:	625a      	str	r2, [r3, #36]	; 0x24

    /* Update counter */
    hi2c->XferCount--;
 8005212:	687b      	ldr	r3, [r7, #4]
 8005214:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8005216:	b29b      	uxth	r3, r3
 8005218:	3b01      	subs	r3, #1
 800521a:	b29a      	uxth	r2, r3
 800521c:	687b      	ldr	r3, [r7, #4]
 800521e:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->pBuffPtr++;

    /* Update counter */
    hi2c->XferCount--;
  }
}
 8005220:	e0c4      	b.n	80053ac <I2C_MasterReceive_BTF+0x1da>
  else if (hi2c->XferCount == 3U)
 8005222:	687b      	ldr	r3, [r7, #4]
 8005224:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8005226:	b29b      	uxth	r3, r3
 8005228:	2b03      	cmp	r3, #3
 800522a:	d129      	bne.n	8005280 <I2C_MasterReceive_BTF+0xae>
    __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_BUF);
 800522c:	687b      	ldr	r3, [r7, #4]
 800522e:	681b      	ldr	r3, [r3, #0]
 8005230:	685a      	ldr	r2, [r3, #4]
 8005232:	687b      	ldr	r3, [r7, #4]
 8005234:	681b      	ldr	r3, [r3, #0]
 8005236:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 800523a:	605a      	str	r2, [r3, #4]
    if ((CurrentXferOptions != I2C_NEXT_FRAME) && (CurrentXferOptions != I2C_FIRST_AND_NEXT_FRAME))
 800523c:	68fb      	ldr	r3, [r7, #12]
 800523e:	2b04      	cmp	r3, #4
 8005240:	d00a      	beq.n	8005258 <I2C_MasterReceive_BTF+0x86>
 8005242:	68fb      	ldr	r3, [r7, #12]
 8005244:	2b02      	cmp	r3, #2
 8005246:	d007      	beq.n	8005258 <I2C_MasterReceive_BTF+0x86>
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8005248:	687b      	ldr	r3, [r7, #4]
 800524a:	681b      	ldr	r3, [r3, #0]
 800524c:	681a      	ldr	r2, [r3, #0]
 800524e:	687b      	ldr	r3, [r7, #4]
 8005250:	681b      	ldr	r3, [r3, #0]
 8005252:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8005256:	601a      	str	r2, [r3, #0]
    *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8005258:	687b      	ldr	r3, [r7, #4]
 800525a:	681b      	ldr	r3, [r3, #0]
 800525c:	691a      	ldr	r2, [r3, #16]
 800525e:	687b      	ldr	r3, [r7, #4]
 8005260:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005262:	b2d2      	uxtb	r2, r2
 8005264:	701a      	strb	r2, [r3, #0]
    hi2c->pBuffPtr++;
 8005266:	687b      	ldr	r3, [r7, #4]
 8005268:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800526a:	1c5a      	adds	r2, r3, #1
 800526c:	687b      	ldr	r3, [r7, #4]
 800526e:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount--;
 8005270:	687b      	ldr	r3, [r7, #4]
 8005272:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8005274:	b29b      	uxth	r3, r3
 8005276:	3b01      	subs	r3, #1
 8005278:	b29a      	uxth	r2, r3
 800527a:	687b      	ldr	r3, [r7, #4]
 800527c:	855a      	strh	r2, [r3, #42]	; 0x2a
}
 800527e:	e095      	b.n	80053ac <I2C_MasterReceive_BTF+0x1da>
  else if (hi2c->XferCount == 2U)
 8005280:	687b      	ldr	r3, [r7, #4]
 8005282:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8005284:	b29b      	uxth	r3, r3
 8005286:	2b02      	cmp	r3, #2
 8005288:	d17d      	bne.n	8005386 <I2C_MasterReceive_BTF+0x1b4>
    if ((CurrentXferOptions == I2C_FIRST_FRAME) || (CurrentXferOptions == I2C_LAST_FRAME_NO_STOP))
 800528a:	68fb      	ldr	r3, [r7, #12]
 800528c:	2b01      	cmp	r3, #1
 800528e:	d002      	beq.n	8005296 <I2C_MasterReceive_BTF+0xc4>
 8005290:	68fb      	ldr	r3, [r7, #12]
 8005292:	2b10      	cmp	r3, #16
 8005294:	d108      	bne.n	80052a8 <I2C_MasterReceive_BTF+0xd6>
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8005296:	687b      	ldr	r3, [r7, #4]
 8005298:	681b      	ldr	r3, [r3, #0]
 800529a:	681a      	ldr	r2, [r3, #0]
 800529c:	687b      	ldr	r3, [r7, #4]
 800529e:	681b      	ldr	r3, [r3, #0]
 80052a0:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 80052a4:	601a      	str	r2, [r3, #0]
 80052a6:	e016      	b.n	80052d6 <I2C_MasterReceive_BTF+0x104>
    else if ((CurrentXferOptions == I2C_NEXT_FRAME) || (CurrentXferOptions == I2C_FIRST_AND_NEXT_FRAME))
 80052a8:	68fb      	ldr	r3, [r7, #12]
 80052aa:	2b04      	cmp	r3, #4
 80052ac:	d002      	beq.n	80052b4 <I2C_MasterReceive_BTF+0xe2>
 80052ae:	68fb      	ldr	r3, [r7, #12]
 80052b0:	2b02      	cmp	r3, #2
 80052b2:	d108      	bne.n	80052c6 <I2C_MasterReceive_BTF+0xf4>
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 80052b4:	687b      	ldr	r3, [r7, #4]
 80052b6:	681b      	ldr	r3, [r3, #0]
 80052b8:	681a      	ldr	r2, [r3, #0]
 80052ba:	687b      	ldr	r3, [r7, #4]
 80052bc:	681b      	ldr	r3, [r3, #0]
 80052be:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 80052c2:	601a      	str	r2, [r3, #0]
 80052c4:	e007      	b.n	80052d6 <I2C_MasterReceive_BTF+0x104>
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80052c6:	687b      	ldr	r3, [r7, #4]
 80052c8:	681b      	ldr	r3, [r3, #0]
 80052ca:	681a      	ldr	r2, [r3, #0]
 80052cc:	687b      	ldr	r3, [r7, #4]
 80052ce:	681b      	ldr	r3, [r3, #0]
 80052d0:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 80052d4:	601a      	str	r2, [r3, #0]
    *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80052d6:	687b      	ldr	r3, [r7, #4]
 80052d8:	681b      	ldr	r3, [r3, #0]
 80052da:	691a      	ldr	r2, [r3, #16]
 80052dc:	687b      	ldr	r3, [r7, #4]
 80052de:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80052e0:	b2d2      	uxtb	r2, r2
 80052e2:	701a      	strb	r2, [r3, #0]
    hi2c->pBuffPtr++;
 80052e4:	687b      	ldr	r3, [r7, #4]
 80052e6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80052e8:	1c5a      	adds	r2, r3, #1
 80052ea:	687b      	ldr	r3, [r7, #4]
 80052ec:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount--;
 80052ee:	687b      	ldr	r3, [r7, #4]
 80052f0:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80052f2:	b29b      	uxth	r3, r3
 80052f4:	3b01      	subs	r3, #1
 80052f6:	b29a      	uxth	r2, r3
 80052f8:	687b      	ldr	r3, [r7, #4]
 80052fa:	855a      	strh	r2, [r3, #42]	; 0x2a
    *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80052fc:	687b      	ldr	r3, [r7, #4]
 80052fe:	681b      	ldr	r3, [r3, #0]
 8005300:	691a      	ldr	r2, [r3, #16]
 8005302:	687b      	ldr	r3, [r7, #4]
 8005304:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005306:	b2d2      	uxtb	r2, r2
 8005308:	701a      	strb	r2, [r3, #0]
    hi2c->pBuffPtr++;
 800530a:	687b      	ldr	r3, [r7, #4]
 800530c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800530e:	1c5a      	adds	r2, r3, #1
 8005310:	687b      	ldr	r3, [r7, #4]
 8005312:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount--;
 8005314:	687b      	ldr	r3, [r7, #4]
 8005316:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8005318:	b29b      	uxth	r3, r3
 800531a:	3b01      	subs	r3, #1
 800531c:	b29a      	uxth	r2, r3
 800531e:	687b      	ldr	r3, [r7, #4]
 8005320:	855a      	strh	r2, [r3, #42]	; 0x2a
    __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_ERR);
 8005322:	687b      	ldr	r3, [r7, #4]
 8005324:	681b      	ldr	r3, [r3, #0]
 8005326:	685a      	ldr	r2, [r3, #4]
 8005328:	687b      	ldr	r3, [r7, #4]
 800532a:	681b      	ldr	r3, [r3, #0]
 800532c:	f422 7240 	bic.w	r2, r2, #768	; 0x300
 8005330:	605a      	str	r2, [r3, #4]
    hi2c->State = HAL_I2C_STATE_READY;
 8005332:	687b      	ldr	r3, [r7, #4]
 8005334:	2220      	movs	r2, #32
 8005336:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    if (hi2c->Mode == HAL_I2C_MODE_MEM)
 800533a:	687b      	ldr	r3, [r7, #4]
 800533c:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8005340:	b2db      	uxtb	r3, r3
 8005342:	2b40      	cmp	r3, #64	; 0x40
 8005344:	d10a      	bne.n	800535c <I2C_MasterReceive_BTF+0x18a>
      hi2c->Mode = HAL_I2C_MODE_NONE;
 8005346:	687b      	ldr	r3, [r7, #4]
 8005348:	2200      	movs	r2, #0
 800534a:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      hi2c->PreviousState = I2C_STATE_NONE;
 800534e:	687b      	ldr	r3, [r7, #4]
 8005350:	2200      	movs	r2, #0
 8005352:	631a      	str	r2, [r3, #48]	; 0x30
      HAL_I2C_MemRxCpltCallback(hi2c);
 8005354:	6878      	ldr	r0, [r7, #4]
 8005356:	f7ff fcaf 	bl	8004cb8 <HAL_I2C_MemRxCpltCallback>
}
 800535a:	e027      	b.n	80053ac <I2C_MasterReceive_BTF+0x1da>
      hi2c->Mode = HAL_I2C_MODE_NONE;
 800535c:	687b      	ldr	r3, [r7, #4]
 800535e:	2200      	movs	r2, #0
 8005360:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      if ((CurrentXferOptions == I2C_FIRST_AND_LAST_FRAME) || (CurrentXferOptions == I2C_LAST_FRAME))
 8005364:	68fb      	ldr	r3, [r7, #12]
 8005366:	2b08      	cmp	r3, #8
 8005368:	d002      	beq.n	8005370 <I2C_MasterReceive_BTF+0x19e>
 800536a:	68fb      	ldr	r3, [r7, #12]
 800536c:	2b20      	cmp	r3, #32
 800536e:	d103      	bne.n	8005378 <I2C_MasterReceive_BTF+0x1a6>
        hi2c->PreviousState = I2C_STATE_NONE;
 8005370:	687b      	ldr	r3, [r7, #4]
 8005372:	2200      	movs	r2, #0
 8005374:	631a      	str	r2, [r3, #48]	; 0x30
 8005376:	e002      	b.n	800537e <I2C_MasterReceive_BTF+0x1ac>
        hi2c->PreviousState = I2C_STATE_MASTER_BUSY_RX;
 8005378:	687b      	ldr	r3, [r7, #4]
 800537a:	2212      	movs	r2, #18
 800537c:	631a      	str	r2, [r3, #48]	; 0x30
      HAL_I2C_MasterRxCpltCallback(hi2c);
 800537e:	6878      	ldr	r0, [r7, #4]
 8005380:	f7ff fc60 	bl	8004c44 <HAL_I2C_MasterRxCpltCallback>
}
 8005384:	e012      	b.n	80053ac <I2C_MasterReceive_BTF+0x1da>
    *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8005386:	687b      	ldr	r3, [r7, #4]
 8005388:	681b      	ldr	r3, [r3, #0]
 800538a:	691a      	ldr	r2, [r3, #16]
 800538c:	687b      	ldr	r3, [r7, #4]
 800538e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005390:	b2d2      	uxtb	r2, r2
 8005392:	701a      	strb	r2, [r3, #0]
    hi2c->pBuffPtr++;
 8005394:	687b      	ldr	r3, [r7, #4]
 8005396:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005398:	1c5a      	adds	r2, r3, #1
 800539a:	687b      	ldr	r3, [r7, #4]
 800539c:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount--;
 800539e:	687b      	ldr	r3, [r7, #4]
 80053a0:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80053a2:	b29b      	uxth	r3, r3
 80053a4:	3b01      	subs	r3, #1
 80053a6:	b29a      	uxth	r2, r3
 80053a8:	687b      	ldr	r3, [r7, #4]
 80053aa:	855a      	strh	r2, [r3, #42]	; 0x2a
}
 80053ac:	bf00      	nop
 80053ae:	3710      	adds	r7, #16
 80053b0:	46bd      	mov	sp, r7
 80053b2:	bd80      	pop	{r7, pc}

080053b4 <I2C_Master_SB>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_Master_SB(I2C_HandleTypeDef *hi2c)
{
 80053b4:	b480      	push	{r7}
 80053b6:	b083      	sub	sp, #12
 80053b8:	af00      	add	r7, sp, #0
 80053ba:	6078      	str	r0, [r7, #4]
  if (hi2c->Mode == HAL_I2C_MODE_MEM)
 80053bc:	687b      	ldr	r3, [r7, #4]
 80053be:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 80053c2:	b2db      	uxtb	r3, r3
 80053c4:	2b40      	cmp	r3, #64	; 0x40
 80053c6:	d117      	bne.n	80053f8 <I2C_Master_SB+0x44>
  {
    if (hi2c->EventCount == 0U)
 80053c8:	687b      	ldr	r3, [r7, #4]
 80053ca:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80053cc:	2b00      	cmp	r3, #0
 80053ce:	d109      	bne.n	80053e4 <I2C_Master_SB+0x30>
    {
      /* Send slave address */
      hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(hi2c->Devaddress);
 80053d0:	687b      	ldr	r3, [r7, #4]
 80053d2:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80053d4:	b2db      	uxtb	r3, r3
 80053d6:	461a      	mov	r2, r3
 80053d8:	687b      	ldr	r3, [r7, #4]
 80053da:	681b      	ldr	r3, [r3, #0]
 80053dc:	f002 02fe 	and.w	r2, r2, #254	; 0xfe
 80053e0:	611a      	str	r2, [r3, #16]
      {
        /* Do nothing */
      }
    }
  }
}
 80053e2:	e067      	b.n	80054b4 <I2C_Master_SB+0x100>
      hi2c->Instance->DR = I2C_7BIT_ADD_READ(hi2c->Devaddress);
 80053e4:	687b      	ldr	r3, [r7, #4]
 80053e6:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80053e8:	b2db      	uxtb	r3, r3
 80053ea:	f043 0301 	orr.w	r3, r3, #1
 80053ee:	b2da      	uxtb	r2, r3
 80053f0:	687b      	ldr	r3, [r7, #4]
 80053f2:	681b      	ldr	r3, [r3, #0]
 80053f4:	611a      	str	r2, [r3, #16]
}
 80053f6:	e05d      	b.n	80054b4 <I2C_Master_SB+0x100>
    if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 80053f8:	687b      	ldr	r3, [r7, #4]
 80053fa:	691b      	ldr	r3, [r3, #16]
 80053fc:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 8005400:	d133      	bne.n	800546a <I2C_Master_SB+0xb6>
      if (hi2c->State == HAL_I2C_STATE_BUSY_TX)
 8005402:	687b      	ldr	r3, [r7, #4]
 8005404:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8005408:	b2db      	uxtb	r3, r3
 800540a:	2b21      	cmp	r3, #33	; 0x21
 800540c:	d109      	bne.n	8005422 <I2C_Master_SB+0x6e>
        hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(hi2c->Devaddress);
 800540e:	687b      	ldr	r3, [r7, #4]
 8005410:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8005412:	b2db      	uxtb	r3, r3
 8005414:	461a      	mov	r2, r3
 8005416:	687b      	ldr	r3, [r7, #4]
 8005418:	681b      	ldr	r3, [r3, #0]
 800541a:	f002 02fe 	and.w	r2, r2, #254	; 0xfe
 800541e:	611a      	str	r2, [r3, #16]
 8005420:	e008      	b.n	8005434 <I2C_Master_SB+0x80>
        hi2c->Instance->DR = I2C_7BIT_ADD_READ(hi2c->Devaddress);
 8005422:	687b      	ldr	r3, [r7, #4]
 8005424:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8005426:	b2db      	uxtb	r3, r3
 8005428:	f043 0301 	orr.w	r3, r3, #1
 800542c:	b2da      	uxtb	r2, r3
 800542e:	687b      	ldr	r3, [r7, #4]
 8005430:	681b      	ldr	r3, [r3, #0]
 8005432:	611a      	str	r2, [r3, #16]
      if (((hi2c->hdmatx != NULL) && (hi2c->hdmatx->XferCpltCallback != NULL))
 8005434:	687b      	ldr	r3, [r7, #4]
 8005436:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8005438:	2b00      	cmp	r3, #0
 800543a:	d004      	beq.n	8005446 <I2C_Master_SB+0x92>
 800543c:	687b      	ldr	r3, [r7, #4]
 800543e:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8005440:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005442:	2b00      	cmp	r3, #0
 8005444:	d108      	bne.n	8005458 <I2C_Master_SB+0xa4>
          || ((hi2c->hdmarx != NULL) && (hi2c->hdmarx->XferCpltCallback != NULL)))
 8005446:	687b      	ldr	r3, [r7, #4]
 8005448:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800544a:	2b00      	cmp	r3, #0
 800544c:	d032      	beq.n	80054b4 <I2C_Master_SB+0x100>
 800544e:	687b      	ldr	r3, [r7, #4]
 8005450:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005452:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005454:	2b00      	cmp	r3, #0
 8005456:	d02d      	beq.n	80054b4 <I2C_Master_SB+0x100>
        SET_BIT(hi2c->Instance->CR2, I2C_CR2_DMAEN);
 8005458:	687b      	ldr	r3, [r7, #4]
 800545a:	681b      	ldr	r3, [r3, #0]
 800545c:	685a      	ldr	r2, [r3, #4]
 800545e:	687b      	ldr	r3, [r7, #4]
 8005460:	681b      	ldr	r3, [r3, #0]
 8005462:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8005466:	605a      	str	r2, [r3, #4]
}
 8005468:	e024      	b.n	80054b4 <I2C_Master_SB+0x100>
      if (hi2c->EventCount == 0U)
 800546a:	687b      	ldr	r3, [r7, #4]
 800546c:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800546e:	2b00      	cmp	r3, #0
 8005470:	d10e      	bne.n	8005490 <I2C_Master_SB+0xdc>
        hi2c->Instance->DR = I2C_10BIT_HEADER_WRITE(hi2c->Devaddress);
 8005472:	687b      	ldr	r3, [r7, #4]
 8005474:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8005476:	b29b      	uxth	r3, r3
 8005478:	11db      	asrs	r3, r3, #7
 800547a:	b2db      	uxtb	r3, r3
 800547c:	f003 0306 	and.w	r3, r3, #6
 8005480:	b2db      	uxtb	r3, r3
 8005482:	f063 030f 	orn	r3, r3, #15
 8005486:	b2da      	uxtb	r2, r3
 8005488:	687b      	ldr	r3, [r7, #4]
 800548a:	681b      	ldr	r3, [r3, #0]
 800548c:	611a      	str	r2, [r3, #16]
}
 800548e:	e011      	b.n	80054b4 <I2C_Master_SB+0x100>
      else if (hi2c->EventCount == 1U)
 8005490:	687b      	ldr	r3, [r7, #4]
 8005492:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8005494:	2b01      	cmp	r3, #1
 8005496:	d10d      	bne.n	80054b4 <I2C_Master_SB+0x100>
        hi2c->Instance->DR = I2C_10BIT_HEADER_READ(hi2c->Devaddress);
 8005498:	687b      	ldr	r3, [r7, #4]
 800549a:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800549c:	b29b      	uxth	r3, r3
 800549e:	11db      	asrs	r3, r3, #7
 80054a0:	b2db      	uxtb	r3, r3
 80054a2:	f003 0306 	and.w	r3, r3, #6
 80054a6:	b2db      	uxtb	r3, r3
 80054a8:	f063 030e 	orn	r3, r3, #14
 80054ac:	b2da      	uxtb	r2, r3
 80054ae:	687b      	ldr	r3, [r7, #4]
 80054b0:	681b      	ldr	r3, [r3, #0]
 80054b2:	611a      	str	r2, [r3, #16]
}
 80054b4:	bf00      	nop
 80054b6:	370c      	adds	r7, #12
 80054b8:	46bd      	mov	sp, r7
 80054ba:	bc80      	pop	{r7}
 80054bc:	4770      	bx	lr

080054be <I2C_Master_ADD10>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_Master_ADD10(I2C_HandleTypeDef *hi2c)
{
 80054be:	b480      	push	{r7}
 80054c0:	b083      	sub	sp, #12
 80054c2:	af00      	add	r7, sp, #0
 80054c4:	6078      	str	r0, [r7, #4]
  /* Send slave address */
  hi2c->Instance->DR = I2C_10BIT_ADDRESS(hi2c->Devaddress);
 80054c6:	687b      	ldr	r3, [r7, #4]
 80054c8:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80054ca:	b2da      	uxtb	r2, r3
 80054cc:	687b      	ldr	r3, [r7, #4]
 80054ce:	681b      	ldr	r3, [r3, #0]
 80054d0:	611a      	str	r2, [r3, #16]

  if (((hi2c->hdmatx != NULL) && (hi2c->hdmatx->XferCpltCallback != NULL))
 80054d2:	687b      	ldr	r3, [r7, #4]
 80054d4:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80054d6:	2b00      	cmp	r3, #0
 80054d8:	d004      	beq.n	80054e4 <I2C_Master_ADD10+0x26>
 80054da:	687b      	ldr	r3, [r7, #4]
 80054dc:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80054de:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80054e0:	2b00      	cmp	r3, #0
 80054e2:	d108      	bne.n	80054f6 <I2C_Master_ADD10+0x38>
      || ((hi2c->hdmarx != NULL) && (hi2c->hdmarx->XferCpltCallback != NULL)))
 80054e4:	687b      	ldr	r3, [r7, #4]
 80054e6:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80054e8:	2b00      	cmp	r3, #0
 80054ea:	d00c      	beq.n	8005506 <I2C_Master_ADD10+0x48>
 80054ec:	687b      	ldr	r3, [r7, #4]
 80054ee:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80054f0:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80054f2:	2b00      	cmp	r3, #0
 80054f4:	d007      	beq.n	8005506 <I2C_Master_ADD10+0x48>
  {
    /* Enable DMA Request */
    SET_BIT(hi2c->Instance->CR2, I2C_CR2_DMAEN);
 80054f6:	687b      	ldr	r3, [r7, #4]
 80054f8:	681b      	ldr	r3, [r3, #0]
 80054fa:	685a      	ldr	r2, [r3, #4]
 80054fc:	687b      	ldr	r3, [r7, #4]
 80054fe:	681b      	ldr	r3, [r3, #0]
 8005500:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8005504:	605a      	str	r2, [r3, #4]
  }
}
 8005506:	bf00      	nop
 8005508:	370c      	adds	r7, #12
 800550a:	46bd      	mov	sp, r7
 800550c:	bc80      	pop	{r7}
 800550e:	4770      	bx	lr

08005510 <I2C_Master_ADDR>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_Master_ADDR(I2C_HandleTypeDef *hi2c)
{
 8005510:	b480      	push	{r7}
 8005512:	b091      	sub	sp, #68	; 0x44
 8005514:	af00      	add	r7, sp, #0
 8005516:	6078      	str	r0, [r7, #4]
  /* Declaration of temporary variable to prevent undefined behavior of volatile usage */
  HAL_I2C_ModeTypeDef CurrentMode       = hi2c->Mode;
 8005518:	687b      	ldr	r3, [r7, #4]
 800551a:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 800551e:	f887 303f 	strb.w	r3, [r7, #63]	; 0x3f
  uint32_t CurrentXferOptions           = hi2c->XferOptions;
 8005522:	687b      	ldr	r3, [r7, #4]
 8005524:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005526:	63bb      	str	r3, [r7, #56]	; 0x38
  uint32_t Prev_State                   = hi2c->PreviousState;
 8005528:	687b      	ldr	r3, [r7, #4]
 800552a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800552c:	637b      	str	r3, [r7, #52]	; 0x34

  if (hi2c->State == HAL_I2C_STATE_BUSY_RX)
 800552e:	687b      	ldr	r3, [r7, #4]
 8005530:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8005534:	b2db      	uxtb	r3, r3
 8005536:	2b22      	cmp	r3, #34	; 0x22
 8005538:	f040 8174 	bne.w	8005824 <I2C_Master_ADDR+0x314>
  {
    if ((hi2c->EventCount == 0U) && (CurrentMode == HAL_I2C_MODE_MEM))
 800553c:	687b      	ldr	r3, [r7, #4]
 800553e:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8005540:	2b00      	cmp	r3, #0
 8005542:	d10f      	bne.n	8005564 <I2C_Master_ADDR+0x54>
 8005544:	f897 303f 	ldrb.w	r3, [r7, #63]	; 0x3f
 8005548:	2b40      	cmp	r3, #64	; 0x40
 800554a:	d10b      	bne.n	8005564 <I2C_Master_ADDR+0x54>
    {
      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 800554c:	2300      	movs	r3, #0
 800554e:	633b      	str	r3, [r7, #48]	; 0x30
 8005550:	687b      	ldr	r3, [r7, #4]
 8005552:	681b      	ldr	r3, [r3, #0]
 8005554:	695b      	ldr	r3, [r3, #20]
 8005556:	633b      	str	r3, [r7, #48]	; 0x30
 8005558:	687b      	ldr	r3, [r7, #4]
 800555a:	681b      	ldr	r3, [r3, #0]
 800555c:	699b      	ldr	r3, [r3, #24]
 800555e:	633b      	str	r3, [r7, #48]	; 0x30
 8005560:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8005562:	e16b      	b.n	800583c <I2C_Master_ADDR+0x32c>
    }
    else if ((hi2c->EventCount == 0U) && (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_10BIT))
 8005564:	687b      	ldr	r3, [r7, #4]
 8005566:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8005568:	2b00      	cmp	r3, #0
 800556a:	d11d      	bne.n	80055a8 <I2C_Master_ADDR+0x98>
 800556c:	687b      	ldr	r3, [r7, #4]
 800556e:	691b      	ldr	r3, [r3, #16]
 8005570:	f5b3 4f40 	cmp.w	r3, #49152	; 0xc000
 8005574:	d118      	bne.n	80055a8 <I2C_Master_ADDR+0x98>
    {
      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8005576:	2300      	movs	r3, #0
 8005578:	62fb      	str	r3, [r7, #44]	; 0x2c
 800557a:	687b      	ldr	r3, [r7, #4]
 800557c:	681b      	ldr	r3, [r3, #0]
 800557e:	695b      	ldr	r3, [r3, #20]
 8005580:	62fb      	str	r3, [r7, #44]	; 0x2c
 8005582:	687b      	ldr	r3, [r7, #4]
 8005584:	681b      	ldr	r3, [r3, #0]
 8005586:	699b      	ldr	r3, [r3, #24]
 8005588:	62fb      	str	r3, [r7, #44]	; 0x2c
 800558a:	6afb      	ldr	r3, [r7, #44]	; 0x2c

      /* Generate Restart */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 800558c:	687b      	ldr	r3, [r7, #4]
 800558e:	681b      	ldr	r3, [r3, #0]
 8005590:	681a      	ldr	r2, [r3, #0]
 8005592:	687b      	ldr	r3, [r7, #4]
 8005594:	681b      	ldr	r3, [r3, #0]
 8005596:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 800559a:	601a      	str	r2, [r3, #0]

      hi2c->EventCount++;
 800559c:	687b      	ldr	r3, [r7, #4]
 800559e:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80055a0:	1c5a      	adds	r2, r3, #1
 80055a2:	687b      	ldr	r3, [r7, #4]
 80055a4:	651a      	str	r2, [r3, #80]	; 0x50
 80055a6:	e149      	b.n	800583c <I2C_Master_ADDR+0x32c>
    }
    else
    {
      if (hi2c->XferCount == 0U)
 80055a8:	687b      	ldr	r3, [r7, #4]
 80055aa:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80055ac:	b29b      	uxth	r3, r3
 80055ae:	2b00      	cmp	r3, #0
 80055b0:	d113      	bne.n	80055da <I2C_Master_ADDR+0xca>
      {
        /* Clear ADDR flag */
        __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 80055b2:	2300      	movs	r3, #0
 80055b4:	62bb      	str	r3, [r7, #40]	; 0x28
 80055b6:	687b      	ldr	r3, [r7, #4]
 80055b8:	681b      	ldr	r3, [r3, #0]
 80055ba:	695b      	ldr	r3, [r3, #20]
 80055bc:	62bb      	str	r3, [r7, #40]	; 0x28
 80055be:	687b      	ldr	r3, [r7, #4]
 80055c0:	681b      	ldr	r3, [r3, #0]
 80055c2:	699b      	ldr	r3, [r3, #24]
 80055c4:	62bb      	str	r3, [r7, #40]	; 0x28
 80055c6:	6abb      	ldr	r3, [r7, #40]	; 0x28

        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80055c8:	687b      	ldr	r3, [r7, #4]
 80055ca:	681b      	ldr	r3, [r3, #0]
 80055cc:	681a      	ldr	r2, [r3, #0]
 80055ce:	687b      	ldr	r3, [r7, #4]
 80055d0:	681b      	ldr	r3, [r3, #0]
 80055d2:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 80055d6:	601a      	str	r2, [r3, #0]
 80055d8:	e120      	b.n	800581c <I2C_Master_ADDR+0x30c>
      }
      else if (hi2c->XferCount == 1U)
 80055da:	687b      	ldr	r3, [r7, #4]
 80055dc:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80055de:	b29b      	uxth	r3, r3
 80055e0:	2b01      	cmp	r3, #1
 80055e2:	f040 808a 	bne.w	80056fa <I2C_Master_ADDR+0x1ea>
      {
        if (CurrentXferOptions == I2C_NO_OPTION_FRAME)
 80055e6:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80055e8:	f513 3f80 	cmn.w	r3, #65536	; 0x10000
 80055ec:	d137      	bne.n	800565e <I2C_Master_ADDR+0x14e>
        {
          /* Disable Acknowledge */
          CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 80055ee:	687b      	ldr	r3, [r7, #4]
 80055f0:	681b      	ldr	r3, [r3, #0]
 80055f2:	681a      	ldr	r2, [r3, #0]
 80055f4:	687b      	ldr	r3, [r7, #4]
 80055f6:	681b      	ldr	r3, [r3, #0]
 80055f8:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 80055fc:	601a      	str	r2, [r3, #0]

          if ((hi2c->Instance->CR2 & I2C_CR2_DMAEN) == I2C_CR2_DMAEN)
 80055fe:	687b      	ldr	r3, [r7, #4]
 8005600:	681b      	ldr	r3, [r3, #0]
 8005602:	685b      	ldr	r3, [r3, #4]
 8005604:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8005608:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 800560c:	d113      	bne.n	8005636 <I2C_Master_ADDR+0x126>
          {
            /* Disable Acknowledge */
            CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 800560e:	687b      	ldr	r3, [r7, #4]
 8005610:	681b      	ldr	r3, [r3, #0]
 8005612:	681a      	ldr	r2, [r3, #0]
 8005614:	687b      	ldr	r3, [r7, #4]
 8005616:	681b      	ldr	r3, [r3, #0]
 8005618:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 800561c:	601a      	str	r2, [r3, #0]

            /* Clear ADDR flag */
            __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 800561e:	2300      	movs	r3, #0
 8005620:	627b      	str	r3, [r7, #36]	; 0x24
 8005622:	687b      	ldr	r3, [r7, #4]
 8005624:	681b      	ldr	r3, [r3, #0]
 8005626:	695b      	ldr	r3, [r3, #20]
 8005628:	627b      	str	r3, [r7, #36]	; 0x24
 800562a:	687b      	ldr	r3, [r7, #4]
 800562c:	681b      	ldr	r3, [r3, #0]
 800562e:	699b      	ldr	r3, [r3, #24]
 8005630:	627b      	str	r3, [r7, #36]	; 0x24
 8005632:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005634:	e0f2      	b.n	800581c <I2C_Master_ADDR+0x30c>
          }
          else
          {
            /* Clear ADDR flag */
            __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8005636:	2300      	movs	r3, #0
 8005638:	623b      	str	r3, [r7, #32]
 800563a:	687b      	ldr	r3, [r7, #4]
 800563c:	681b      	ldr	r3, [r3, #0]
 800563e:	695b      	ldr	r3, [r3, #20]
 8005640:	623b      	str	r3, [r7, #32]
 8005642:	687b      	ldr	r3, [r7, #4]
 8005644:	681b      	ldr	r3, [r3, #0]
 8005646:	699b      	ldr	r3, [r3, #24]
 8005648:	623b      	str	r3, [r7, #32]
 800564a:	6a3b      	ldr	r3, [r7, #32]

            /* Generate Stop */
            SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800564c:	687b      	ldr	r3, [r7, #4]
 800564e:	681b      	ldr	r3, [r3, #0]
 8005650:	681a      	ldr	r2, [r3, #0]
 8005652:	687b      	ldr	r3, [r7, #4]
 8005654:	681b      	ldr	r3, [r3, #0]
 8005656:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 800565a:	601a      	str	r2, [r3, #0]
 800565c:	e0de      	b.n	800581c <I2C_Master_ADDR+0x30c>
          }
        }
        /* Prepare next transfer or stop current transfer */
        else if ((CurrentXferOptions != I2C_FIRST_AND_LAST_FRAME) && (CurrentXferOptions != I2C_LAST_FRAME) \
 800565e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8005660:	2b08      	cmp	r3, #8
 8005662:	d02e      	beq.n	80056c2 <I2C_Master_ADDR+0x1b2>
 8005664:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8005666:	2b20      	cmp	r3, #32
 8005668:	d02b      	beq.n	80056c2 <I2C_Master_ADDR+0x1b2>
                 && ((Prev_State != I2C_STATE_MASTER_BUSY_RX) || (CurrentXferOptions == I2C_FIRST_FRAME)))
 800566a:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800566c:	2b12      	cmp	r3, #18
 800566e:	d102      	bne.n	8005676 <I2C_Master_ADDR+0x166>
 8005670:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8005672:	2b01      	cmp	r3, #1
 8005674:	d125      	bne.n	80056c2 <I2C_Master_ADDR+0x1b2>
        {
          if ((CurrentXferOptions != I2C_NEXT_FRAME) && (CurrentXferOptions != I2C_FIRST_AND_NEXT_FRAME) && (CurrentXferOptions != I2C_LAST_FRAME_NO_STOP))
 8005676:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8005678:	2b04      	cmp	r3, #4
 800567a:	d00e      	beq.n	800569a <I2C_Master_ADDR+0x18a>
 800567c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800567e:	2b02      	cmp	r3, #2
 8005680:	d00b      	beq.n	800569a <I2C_Master_ADDR+0x18a>
 8005682:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8005684:	2b10      	cmp	r3, #16
 8005686:	d008      	beq.n	800569a <I2C_Master_ADDR+0x18a>
          {
            /* Disable Acknowledge */
            CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8005688:	687b      	ldr	r3, [r7, #4]
 800568a:	681b      	ldr	r3, [r3, #0]
 800568c:	681a      	ldr	r2, [r3, #0]
 800568e:	687b      	ldr	r3, [r7, #4]
 8005690:	681b      	ldr	r3, [r3, #0]
 8005692:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8005696:	601a      	str	r2, [r3, #0]
 8005698:	e007      	b.n	80056aa <I2C_Master_ADDR+0x19a>
          }
          else
          {
            /* Enable Acknowledge */
            SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 800569a:	687b      	ldr	r3, [r7, #4]
 800569c:	681b      	ldr	r3, [r3, #0]
 800569e:	681a      	ldr	r2, [r3, #0]
 80056a0:	687b      	ldr	r3, [r7, #4]
 80056a2:	681b      	ldr	r3, [r3, #0]
 80056a4:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 80056a8:	601a      	str	r2, [r3, #0]
          }

          /* Clear ADDR flag */
          __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 80056aa:	2300      	movs	r3, #0
 80056ac:	61fb      	str	r3, [r7, #28]
 80056ae:	687b      	ldr	r3, [r7, #4]
 80056b0:	681b      	ldr	r3, [r3, #0]
 80056b2:	695b      	ldr	r3, [r3, #20]
 80056b4:	61fb      	str	r3, [r7, #28]
 80056b6:	687b      	ldr	r3, [r7, #4]
 80056b8:	681b      	ldr	r3, [r3, #0]
 80056ba:	699b      	ldr	r3, [r3, #24]
 80056bc:	61fb      	str	r3, [r7, #28]
 80056be:	69fb      	ldr	r3, [r7, #28]
 80056c0:	e0ac      	b.n	800581c <I2C_Master_ADDR+0x30c>
        }
        else
        {
          /* Disable Acknowledge */
          CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 80056c2:	687b      	ldr	r3, [r7, #4]
 80056c4:	681b      	ldr	r3, [r3, #0]
 80056c6:	681a      	ldr	r2, [r3, #0]
 80056c8:	687b      	ldr	r3, [r7, #4]
 80056ca:	681b      	ldr	r3, [r3, #0]
 80056cc:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 80056d0:	601a      	str	r2, [r3, #0]

          /* Clear ADDR flag */
          __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 80056d2:	2300      	movs	r3, #0
 80056d4:	61bb      	str	r3, [r7, #24]
 80056d6:	687b      	ldr	r3, [r7, #4]
 80056d8:	681b      	ldr	r3, [r3, #0]
 80056da:	695b      	ldr	r3, [r3, #20]
 80056dc:	61bb      	str	r3, [r7, #24]
 80056de:	687b      	ldr	r3, [r7, #4]
 80056e0:	681b      	ldr	r3, [r3, #0]
 80056e2:	699b      	ldr	r3, [r3, #24]
 80056e4:	61bb      	str	r3, [r7, #24]
 80056e6:	69bb      	ldr	r3, [r7, #24]

          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80056e8:	687b      	ldr	r3, [r7, #4]
 80056ea:	681b      	ldr	r3, [r3, #0]
 80056ec:	681a      	ldr	r2, [r3, #0]
 80056ee:	687b      	ldr	r3, [r7, #4]
 80056f0:	681b      	ldr	r3, [r3, #0]
 80056f2:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 80056f6:	601a      	str	r2, [r3, #0]
 80056f8:	e090      	b.n	800581c <I2C_Master_ADDR+0x30c>
        }
      }
      else if (hi2c->XferCount == 2U)
 80056fa:	687b      	ldr	r3, [r7, #4]
 80056fc:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80056fe:	b29b      	uxth	r3, r3
 8005700:	2b02      	cmp	r3, #2
 8005702:	d158      	bne.n	80057b6 <I2C_Master_ADDR+0x2a6>
      {
        if ((CurrentXferOptions != I2C_NEXT_FRAME) && (CurrentXferOptions != I2C_FIRST_AND_NEXT_FRAME) && (CurrentXferOptions != I2C_LAST_FRAME_NO_STOP))
 8005704:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8005706:	2b04      	cmp	r3, #4
 8005708:	d021      	beq.n	800574e <I2C_Master_ADDR+0x23e>
 800570a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800570c:	2b02      	cmp	r3, #2
 800570e:	d01e      	beq.n	800574e <I2C_Master_ADDR+0x23e>
 8005710:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8005712:	2b10      	cmp	r3, #16
 8005714:	d01b      	beq.n	800574e <I2C_Master_ADDR+0x23e>
        {
          /* Enable Pos */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8005716:	687b      	ldr	r3, [r7, #4]
 8005718:	681b      	ldr	r3, [r3, #0]
 800571a:	681a      	ldr	r2, [r3, #0]
 800571c:	687b      	ldr	r3, [r7, #4]
 800571e:	681b      	ldr	r3, [r3, #0]
 8005720:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8005724:	601a      	str	r2, [r3, #0]

          /* Clear ADDR flag */
          __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8005726:	2300      	movs	r3, #0
 8005728:	617b      	str	r3, [r7, #20]
 800572a:	687b      	ldr	r3, [r7, #4]
 800572c:	681b      	ldr	r3, [r3, #0]
 800572e:	695b      	ldr	r3, [r3, #20]
 8005730:	617b      	str	r3, [r7, #20]
 8005732:	687b      	ldr	r3, [r7, #4]
 8005734:	681b      	ldr	r3, [r3, #0]
 8005736:	699b      	ldr	r3, [r3, #24]
 8005738:	617b      	str	r3, [r7, #20]
 800573a:	697b      	ldr	r3, [r7, #20]

          /* Disable Acknowledge */
          CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 800573c:	687b      	ldr	r3, [r7, #4]
 800573e:	681b      	ldr	r3, [r3, #0]
 8005740:	681a      	ldr	r2, [r3, #0]
 8005742:	687b      	ldr	r3, [r7, #4]
 8005744:	681b      	ldr	r3, [r3, #0]
 8005746:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 800574a:	601a      	str	r2, [r3, #0]
 800574c:	e012      	b.n	8005774 <I2C_Master_ADDR+0x264>
        }
        else
        {
          /* Enable Acknowledge */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 800574e:	687b      	ldr	r3, [r7, #4]
 8005750:	681b      	ldr	r3, [r3, #0]
 8005752:	681a      	ldr	r2, [r3, #0]
 8005754:	687b      	ldr	r3, [r7, #4]
 8005756:	681b      	ldr	r3, [r3, #0]
 8005758:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 800575c:	601a      	str	r2, [r3, #0]

          /* Clear ADDR flag */
          __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 800575e:	2300      	movs	r3, #0
 8005760:	613b      	str	r3, [r7, #16]
 8005762:	687b      	ldr	r3, [r7, #4]
 8005764:	681b      	ldr	r3, [r3, #0]
 8005766:	695b      	ldr	r3, [r3, #20]
 8005768:	613b      	str	r3, [r7, #16]
 800576a:	687b      	ldr	r3, [r7, #4]
 800576c:	681b      	ldr	r3, [r3, #0]
 800576e:	699b      	ldr	r3, [r3, #24]
 8005770:	613b      	str	r3, [r7, #16]
 8005772:	693b      	ldr	r3, [r7, #16]
        }

        if (((hi2c->Instance->CR2 & I2C_CR2_DMAEN) == I2C_CR2_DMAEN) && ((CurrentXferOptions == I2C_NO_OPTION_FRAME) || (CurrentXferOptions == I2C_FIRST_FRAME) || (CurrentXferOptions == I2C_FIRST_AND_LAST_FRAME) || (CurrentXferOptions == I2C_LAST_FRAME_NO_STOP) || (CurrentXferOptions == I2C_LAST_FRAME)))
 8005774:	687b      	ldr	r3, [r7, #4]
 8005776:	681b      	ldr	r3, [r3, #0]
 8005778:	685b      	ldr	r3, [r3, #4]
 800577a:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 800577e:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8005782:	d14b      	bne.n	800581c <I2C_Master_ADDR+0x30c>
 8005784:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8005786:	f513 3f80 	cmn.w	r3, #65536	; 0x10000
 800578a:	d00b      	beq.n	80057a4 <I2C_Master_ADDR+0x294>
 800578c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800578e:	2b01      	cmp	r3, #1
 8005790:	d008      	beq.n	80057a4 <I2C_Master_ADDR+0x294>
 8005792:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8005794:	2b08      	cmp	r3, #8
 8005796:	d005      	beq.n	80057a4 <I2C_Master_ADDR+0x294>
 8005798:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800579a:	2b10      	cmp	r3, #16
 800579c:	d002      	beq.n	80057a4 <I2C_Master_ADDR+0x294>
 800579e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80057a0:	2b20      	cmp	r3, #32
 80057a2:	d13b      	bne.n	800581c <I2C_Master_ADDR+0x30c>
        {
          /* Enable Last DMA bit */
          SET_BIT(hi2c->Instance->CR2, I2C_CR2_LAST);
 80057a4:	687b      	ldr	r3, [r7, #4]
 80057a6:	681b      	ldr	r3, [r3, #0]
 80057a8:	685a      	ldr	r2, [r3, #4]
 80057aa:	687b      	ldr	r3, [r7, #4]
 80057ac:	681b      	ldr	r3, [r3, #0]
 80057ae:	f442 5280 	orr.w	r2, r2, #4096	; 0x1000
 80057b2:	605a      	str	r2, [r3, #4]
 80057b4:	e032      	b.n	800581c <I2C_Master_ADDR+0x30c>
        }
      }
      else
      {
        /* Enable Acknowledge */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 80057b6:	687b      	ldr	r3, [r7, #4]
 80057b8:	681b      	ldr	r3, [r3, #0]
 80057ba:	681a      	ldr	r2, [r3, #0]
 80057bc:	687b      	ldr	r3, [r7, #4]
 80057be:	681b      	ldr	r3, [r3, #0]
 80057c0:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 80057c4:	601a      	str	r2, [r3, #0]

        if (((hi2c->Instance->CR2 & I2C_CR2_DMAEN) == I2C_CR2_DMAEN) && ((CurrentXferOptions == I2C_NO_OPTION_FRAME) || (CurrentXferOptions == I2C_FIRST_FRAME) || (CurrentXferOptions == I2C_FIRST_AND_LAST_FRAME) || (CurrentXferOptions == I2C_LAST_FRAME_NO_STOP) || (CurrentXferOptions == I2C_LAST_FRAME)))
 80057c6:	687b      	ldr	r3, [r7, #4]
 80057c8:	681b      	ldr	r3, [r3, #0]
 80057ca:	685b      	ldr	r3, [r3, #4]
 80057cc:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 80057d0:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 80057d4:	d117      	bne.n	8005806 <I2C_Master_ADDR+0x2f6>
 80057d6:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80057d8:	f513 3f80 	cmn.w	r3, #65536	; 0x10000
 80057dc:	d00b      	beq.n	80057f6 <I2C_Master_ADDR+0x2e6>
 80057de:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80057e0:	2b01      	cmp	r3, #1
 80057e2:	d008      	beq.n	80057f6 <I2C_Master_ADDR+0x2e6>
 80057e4:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80057e6:	2b08      	cmp	r3, #8
 80057e8:	d005      	beq.n	80057f6 <I2C_Master_ADDR+0x2e6>
 80057ea:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80057ec:	2b10      	cmp	r3, #16
 80057ee:	d002      	beq.n	80057f6 <I2C_Master_ADDR+0x2e6>
 80057f0:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80057f2:	2b20      	cmp	r3, #32
 80057f4:	d107      	bne.n	8005806 <I2C_Master_ADDR+0x2f6>
        {
          /* Enable Last DMA bit */
          SET_BIT(hi2c->Instance->CR2, I2C_CR2_LAST);
 80057f6:	687b      	ldr	r3, [r7, #4]
 80057f8:	681b      	ldr	r3, [r3, #0]
 80057fa:	685a      	ldr	r2, [r3, #4]
 80057fc:	687b      	ldr	r3, [r7, #4]
 80057fe:	681b      	ldr	r3, [r3, #0]
 8005800:	f442 5280 	orr.w	r2, r2, #4096	; 0x1000
 8005804:	605a      	str	r2, [r3, #4]
        }

        /* Clear ADDR flag */
        __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8005806:	2300      	movs	r3, #0
 8005808:	60fb      	str	r3, [r7, #12]
 800580a:	687b      	ldr	r3, [r7, #4]
 800580c:	681b      	ldr	r3, [r3, #0]
 800580e:	695b      	ldr	r3, [r3, #20]
 8005810:	60fb      	str	r3, [r7, #12]
 8005812:	687b      	ldr	r3, [r7, #4]
 8005814:	681b      	ldr	r3, [r3, #0]
 8005816:	699b      	ldr	r3, [r3, #24]
 8005818:	60fb      	str	r3, [r7, #12]
 800581a:	68fb      	ldr	r3, [r7, #12]
      }

      /* Reset Event counter  */
      hi2c->EventCount = 0U;
 800581c:	687b      	ldr	r3, [r7, #4]
 800581e:	2200      	movs	r2, #0
 8005820:	651a      	str	r2, [r3, #80]	; 0x50
  else
  {
    /* Clear ADDR flag */
    __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
  }
}
 8005822:	e00b      	b.n	800583c <I2C_Master_ADDR+0x32c>
    __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8005824:	2300      	movs	r3, #0
 8005826:	60bb      	str	r3, [r7, #8]
 8005828:	687b      	ldr	r3, [r7, #4]
 800582a:	681b      	ldr	r3, [r3, #0]
 800582c:	695b      	ldr	r3, [r3, #20]
 800582e:	60bb      	str	r3, [r7, #8]
 8005830:	687b      	ldr	r3, [r7, #4]
 8005832:	681b      	ldr	r3, [r3, #0]
 8005834:	699b      	ldr	r3, [r3, #24]
 8005836:	60bb      	str	r3, [r7, #8]
 8005838:	68bb      	ldr	r3, [r7, #8]
}
 800583a:	e7ff      	b.n	800583c <I2C_Master_ADDR+0x32c>
 800583c:	bf00      	nop
 800583e:	3744      	adds	r7, #68	; 0x44
 8005840:	46bd      	mov	sp, r7
 8005842:	bc80      	pop	{r7}
 8005844:	4770      	bx	lr

08005846 <I2C_SlaveTransmit_TXE>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_SlaveTransmit_TXE(I2C_HandleTypeDef *hi2c)
{
 8005846:	b580      	push	{r7, lr}
 8005848:	b084      	sub	sp, #16
 800584a:	af00      	add	r7, sp, #0
 800584c:	6078      	str	r0, [r7, #4]
  /* Declaration of temporary variables to prevent undefined behavior of volatile usage */
  HAL_I2C_StateTypeDef CurrentState = hi2c->State;
 800584e:	687b      	ldr	r3, [r7, #4]
 8005850:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8005854:	73fb      	strb	r3, [r7, #15]

  if (hi2c->XferCount != 0U)
 8005856:	687b      	ldr	r3, [r7, #4]
 8005858:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800585a:	b29b      	uxth	r3, r3
 800585c:	2b00      	cmp	r3, #0
 800585e:	d02b      	beq.n	80058b8 <I2C_SlaveTransmit_TXE+0x72>
  {
    /* Write data to DR */
    hi2c->Instance->DR = *hi2c->pBuffPtr;
 8005860:	687b      	ldr	r3, [r7, #4]
 8005862:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005864:	781a      	ldrb	r2, [r3, #0]
 8005866:	687b      	ldr	r3, [r7, #4]
 8005868:	681b      	ldr	r3, [r3, #0]
 800586a:	611a      	str	r2, [r3, #16]

    /* Increment Buffer pointer */
    hi2c->pBuffPtr++;
 800586c:	687b      	ldr	r3, [r7, #4]
 800586e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005870:	1c5a      	adds	r2, r3, #1
 8005872:	687b      	ldr	r3, [r7, #4]
 8005874:	625a      	str	r2, [r3, #36]	; 0x24

    /* Update counter */
    hi2c->XferCount--;
 8005876:	687b      	ldr	r3, [r7, #4]
 8005878:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800587a:	b29b      	uxth	r3, r3
 800587c:	3b01      	subs	r3, #1
 800587e:	b29a      	uxth	r2, r3
 8005880:	687b      	ldr	r3, [r7, #4]
 8005882:	855a      	strh	r2, [r3, #42]	; 0x2a

    if ((hi2c->XferCount == 0U) && (CurrentState == HAL_I2C_STATE_BUSY_TX_LISTEN))
 8005884:	687b      	ldr	r3, [r7, #4]
 8005886:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8005888:	b29b      	uxth	r3, r3
 800588a:	2b00      	cmp	r3, #0
 800588c:	d114      	bne.n	80058b8 <I2C_SlaveTransmit_TXE+0x72>
 800588e:	7bfb      	ldrb	r3, [r7, #15]
 8005890:	2b29      	cmp	r3, #41	; 0x29
 8005892:	d111      	bne.n	80058b8 <I2C_SlaveTransmit_TXE+0x72>
    {
      /* Last Byte is received, disable Interrupt */
      __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_BUF);
 8005894:	687b      	ldr	r3, [r7, #4]
 8005896:	681b      	ldr	r3, [r3, #0]
 8005898:	685a      	ldr	r2, [r3, #4]
 800589a:	687b      	ldr	r3, [r7, #4]
 800589c:	681b      	ldr	r3, [r3, #0]
 800589e:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 80058a2:	605a      	str	r2, [r3, #4]

      /* Set state at HAL_I2C_STATE_LISTEN */
      hi2c->PreviousState = I2C_STATE_SLAVE_BUSY_TX;
 80058a4:	687b      	ldr	r3, [r7, #4]
 80058a6:	2221      	movs	r2, #33	; 0x21
 80058a8:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State = HAL_I2C_STATE_LISTEN;
 80058aa:	687b      	ldr	r3, [r7, #4]
 80058ac:	2228      	movs	r2, #40	; 0x28
 80058ae:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

      /* Call the corresponding callback to inform upper layer of End of Transfer */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
      hi2c->SlaveTxCpltCallback(hi2c);
#else
      HAL_I2C_SlaveTxCpltCallback(hi2c);
 80058b2:	6878      	ldr	r0, [r7, #4]
 80058b4:	f7ff f9cf 	bl	8004c56 <HAL_I2C_SlaveTxCpltCallback>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
    }
  }
}
 80058b8:	bf00      	nop
 80058ba:	3710      	adds	r7, #16
 80058bc:	46bd      	mov	sp, r7
 80058be:	bd80      	pop	{r7, pc}

080058c0 <I2C_SlaveTransmit_BTF>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_SlaveTransmit_BTF(I2C_HandleTypeDef *hi2c)
{
 80058c0:	b480      	push	{r7}
 80058c2:	b083      	sub	sp, #12
 80058c4:	af00      	add	r7, sp, #0
 80058c6:	6078      	str	r0, [r7, #4]
  if (hi2c->XferCount != 0U)
 80058c8:	687b      	ldr	r3, [r7, #4]
 80058ca:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80058cc:	b29b      	uxth	r3, r3
 80058ce:	2b00      	cmp	r3, #0
 80058d0:	d011      	beq.n	80058f6 <I2C_SlaveTransmit_BTF+0x36>
  {
    /* Write data to DR */
    hi2c->Instance->DR = *hi2c->pBuffPtr;
 80058d2:	687b      	ldr	r3, [r7, #4]
 80058d4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80058d6:	781a      	ldrb	r2, [r3, #0]
 80058d8:	687b      	ldr	r3, [r7, #4]
 80058da:	681b      	ldr	r3, [r3, #0]
 80058dc:	611a      	str	r2, [r3, #16]

    /* Increment Buffer pointer */
    hi2c->pBuffPtr++;
 80058de:	687b      	ldr	r3, [r7, #4]
 80058e0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80058e2:	1c5a      	adds	r2, r3, #1
 80058e4:	687b      	ldr	r3, [r7, #4]
 80058e6:	625a      	str	r2, [r3, #36]	; 0x24

    /* Update counter */
    hi2c->XferCount--;
 80058e8:	687b      	ldr	r3, [r7, #4]
 80058ea:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80058ec:	b29b      	uxth	r3, r3
 80058ee:	3b01      	subs	r3, #1
 80058f0:	b29a      	uxth	r2, r3
 80058f2:	687b      	ldr	r3, [r7, #4]
 80058f4:	855a      	strh	r2, [r3, #42]	; 0x2a
  }
}
 80058f6:	bf00      	nop
 80058f8:	370c      	adds	r7, #12
 80058fa:	46bd      	mov	sp, r7
 80058fc:	bc80      	pop	{r7}
 80058fe:	4770      	bx	lr

08005900 <I2C_SlaveReceive_RXNE>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_SlaveReceive_RXNE(I2C_HandleTypeDef *hi2c)
{
 8005900:	b580      	push	{r7, lr}
 8005902:	b084      	sub	sp, #16
 8005904:	af00      	add	r7, sp, #0
 8005906:	6078      	str	r0, [r7, #4]
  /* Declaration of temporary variables to prevent undefined behavior of volatile usage */
  HAL_I2C_StateTypeDef CurrentState = hi2c->State;
 8005908:	687b      	ldr	r3, [r7, #4]
 800590a:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800590e:	73fb      	strb	r3, [r7, #15]

  if (hi2c->XferCount != 0U)
 8005910:	687b      	ldr	r3, [r7, #4]
 8005912:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8005914:	b29b      	uxth	r3, r3
 8005916:	2b00      	cmp	r3, #0
 8005918:	d02c      	beq.n	8005974 <I2C_SlaveReceive_RXNE+0x74>
  {
    /* Read data from DR */
    *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 800591a:	687b      	ldr	r3, [r7, #4]
 800591c:	681b      	ldr	r3, [r3, #0]
 800591e:	691a      	ldr	r2, [r3, #16]
 8005920:	687b      	ldr	r3, [r7, #4]
 8005922:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005924:	b2d2      	uxtb	r2, r2
 8005926:	701a      	strb	r2, [r3, #0]

    /* Increment Buffer pointer */
    hi2c->pBuffPtr++;
 8005928:	687b      	ldr	r3, [r7, #4]
 800592a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800592c:	1c5a      	adds	r2, r3, #1
 800592e:	687b      	ldr	r3, [r7, #4]
 8005930:	625a      	str	r2, [r3, #36]	; 0x24

    /* Update counter */
    hi2c->XferCount--;
 8005932:	687b      	ldr	r3, [r7, #4]
 8005934:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8005936:	b29b      	uxth	r3, r3
 8005938:	3b01      	subs	r3, #1
 800593a:	b29a      	uxth	r2, r3
 800593c:	687b      	ldr	r3, [r7, #4]
 800593e:	855a      	strh	r2, [r3, #42]	; 0x2a

    if ((hi2c->XferCount == 0U) && (CurrentState == HAL_I2C_STATE_BUSY_RX_LISTEN))
 8005940:	687b      	ldr	r3, [r7, #4]
 8005942:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8005944:	b29b      	uxth	r3, r3
 8005946:	2b00      	cmp	r3, #0
 8005948:	d114      	bne.n	8005974 <I2C_SlaveReceive_RXNE+0x74>
 800594a:	7bfb      	ldrb	r3, [r7, #15]
 800594c:	2b2a      	cmp	r3, #42	; 0x2a
 800594e:	d111      	bne.n	8005974 <I2C_SlaveReceive_RXNE+0x74>
    {
      /* Last Byte is received, disable Interrupt */
      __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_BUF);
 8005950:	687b      	ldr	r3, [r7, #4]
 8005952:	681b      	ldr	r3, [r3, #0]
 8005954:	685a      	ldr	r2, [r3, #4]
 8005956:	687b      	ldr	r3, [r7, #4]
 8005958:	681b      	ldr	r3, [r3, #0]
 800595a:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 800595e:	605a      	str	r2, [r3, #4]

      /* Set state at HAL_I2C_STATE_LISTEN */
      hi2c->PreviousState = I2C_STATE_SLAVE_BUSY_RX;
 8005960:	687b      	ldr	r3, [r7, #4]
 8005962:	2222      	movs	r2, #34	; 0x22
 8005964:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State = HAL_I2C_STATE_LISTEN;
 8005966:	687b      	ldr	r3, [r7, #4]
 8005968:	2228      	movs	r2, #40	; 0x28
 800596a:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

      /* Call the corresponding callback to inform upper layer of End of Transfer */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
      hi2c->SlaveRxCpltCallback(hi2c);
#else
      HAL_I2C_SlaveRxCpltCallback(hi2c);
 800596e:	6878      	ldr	r0, [r7, #4]
 8005970:	f7ff f97a 	bl	8004c68 <HAL_I2C_SlaveRxCpltCallback>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
    }
  }
}
 8005974:	bf00      	nop
 8005976:	3710      	adds	r7, #16
 8005978:	46bd      	mov	sp, r7
 800597a:	bd80      	pop	{r7, pc}

0800597c <I2C_SlaveReceive_BTF>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_SlaveReceive_BTF(I2C_HandleTypeDef *hi2c)
{
 800597c:	b480      	push	{r7}
 800597e:	b083      	sub	sp, #12
 8005980:	af00      	add	r7, sp, #0
 8005982:	6078      	str	r0, [r7, #4]
  if (hi2c->XferCount != 0U)
 8005984:	687b      	ldr	r3, [r7, #4]
 8005986:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8005988:	b29b      	uxth	r3, r3
 800598a:	2b00      	cmp	r3, #0
 800598c:	d012      	beq.n	80059b4 <I2C_SlaveReceive_BTF+0x38>
  {
    /* Read data from DR */
    *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 800598e:	687b      	ldr	r3, [r7, #4]
 8005990:	681b      	ldr	r3, [r3, #0]
 8005992:	691a      	ldr	r2, [r3, #16]
 8005994:	687b      	ldr	r3, [r7, #4]
 8005996:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005998:	b2d2      	uxtb	r2, r2
 800599a:	701a      	strb	r2, [r3, #0]

    /* Increment Buffer pointer */
    hi2c->pBuffPtr++;
 800599c:	687b      	ldr	r3, [r7, #4]
 800599e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80059a0:	1c5a      	adds	r2, r3, #1
 80059a2:	687b      	ldr	r3, [r7, #4]
 80059a4:	625a      	str	r2, [r3, #36]	; 0x24

    /* Update counter */
    hi2c->XferCount--;
 80059a6:	687b      	ldr	r3, [r7, #4]
 80059a8:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80059aa:	b29b      	uxth	r3, r3
 80059ac:	3b01      	subs	r3, #1
 80059ae:	b29a      	uxth	r2, r3
 80059b0:	687b      	ldr	r3, [r7, #4]
 80059b2:	855a      	strh	r2, [r3, #42]	; 0x2a
  }
}
 80059b4:	bf00      	nop
 80059b6:	370c      	adds	r7, #12
 80059b8:	46bd      	mov	sp, r7
 80059ba:	bc80      	pop	{r7}
 80059bc:	4770      	bx	lr

080059be <I2C_Slave_ADDR>:
  *         the configuration information for I2C module
  * @param  IT2Flags Interrupt2 flags to handle.
  * @retval None
  */
static void I2C_Slave_ADDR(I2C_HandleTypeDef *hi2c, uint32_t IT2Flags)
{
 80059be:	b580      	push	{r7, lr}
 80059c0:	b084      	sub	sp, #16
 80059c2:	af00      	add	r7, sp, #0
 80059c4:	6078      	str	r0, [r7, #4]
 80059c6:	6039      	str	r1, [r7, #0]
  uint8_t TransferDirection = I2C_DIRECTION_RECEIVE;
 80059c8:	2300      	movs	r3, #0
 80059ca:	73fb      	strb	r3, [r7, #15]
  uint16_t SlaveAddrCode;

  if (((uint32_t)hi2c->State & (uint32_t)HAL_I2C_STATE_LISTEN) == (uint32_t)HAL_I2C_STATE_LISTEN)
 80059cc:	687b      	ldr	r3, [r7, #4]
 80059ce:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80059d2:	b2db      	uxtb	r3, r3
 80059d4:	f003 0328 	and.w	r3, r3, #40	; 0x28
 80059d8:	2b28      	cmp	r3, #40	; 0x28
 80059da:	d125      	bne.n	8005a28 <I2C_Slave_ADDR+0x6a>
  {
    /* Disable BUF interrupt, BUF enabling is manage through slave specific interface */
    __HAL_I2C_DISABLE_IT(hi2c, (I2C_IT_BUF));
 80059dc:	687b      	ldr	r3, [r7, #4]
 80059de:	681b      	ldr	r3, [r3, #0]
 80059e0:	685a      	ldr	r2, [r3, #4]
 80059e2:	687b      	ldr	r3, [r7, #4]
 80059e4:	681b      	ldr	r3, [r3, #0]
 80059e6:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 80059ea:	605a      	str	r2, [r3, #4]

    /* Transfer Direction requested by Master */
    if (I2C_CHECK_FLAG(IT2Flags, I2C_FLAG_TRA) == RESET)
 80059ec:	683b      	ldr	r3, [r7, #0]
 80059ee:	f003 0304 	and.w	r3, r3, #4
 80059f2:	2b00      	cmp	r3, #0
 80059f4:	d101      	bne.n	80059fa <I2C_Slave_ADDR+0x3c>
    {
      TransferDirection = I2C_DIRECTION_TRANSMIT;
 80059f6:	2301      	movs	r3, #1
 80059f8:	73fb      	strb	r3, [r7, #15]
    }

    if (I2C_CHECK_FLAG(IT2Flags, I2C_FLAG_DUALF) == RESET)
 80059fa:	683b      	ldr	r3, [r7, #0]
 80059fc:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8005a00:	2b00      	cmp	r3, #0
 8005a02:	d103      	bne.n	8005a0c <I2C_Slave_ADDR+0x4e>
    {
      SlaveAddrCode = (uint16_t)hi2c->Init.OwnAddress1;
 8005a04:	687b      	ldr	r3, [r7, #4]
 8005a06:	68db      	ldr	r3, [r3, #12]
 8005a08:	81bb      	strh	r3, [r7, #12]
 8005a0a:	e002      	b.n	8005a12 <I2C_Slave_ADDR+0x54>
    }
    else
    {
      SlaveAddrCode = (uint16_t)hi2c->Init.OwnAddress2;
 8005a0c:	687b      	ldr	r3, [r7, #4]
 8005a0e:	699b      	ldr	r3, [r3, #24]
 8005a10:	81bb      	strh	r3, [r7, #12]
    }

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8005a12:	687b      	ldr	r3, [r7, #4]
 8005a14:	2200      	movs	r2, #0
 8005a16:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Call Slave Addr callback */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
    hi2c->AddrCallback(hi2c, TransferDirection, SlaveAddrCode);
#else
    HAL_I2C_AddrCallback(hi2c, TransferDirection, SlaveAddrCode);
 8005a1a:	89ba      	ldrh	r2, [r7, #12]
 8005a1c:	7bfb      	ldrb	r3, [r7, #15]
 8005a1e:	4619      	mov	r1, r3
 8005a20:	6878      	ldr	r0, [r7, #4]
 8005a22:	f7ff f92a 	bl	8004c7a <HAL_I2C_AddrCallback>
    __HAL_I2C_CLEAR_ADDRFLAG(hi2c);

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
  }
}
 8005a26:	e00e      	b.n	8005a46 <I2C_Slave_ADDR+0x88>
    __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8005a28:	2300      	movs	r3, #0
 8005a2a:	60bb      	str	r3, [r7, #8]
 8005a2c:	687b      	ldr	r3, [r7, #4]
 8005a2e:	681b      	ldr	r3, [r3, #0]
 8005a30:	695b      	ldr	r3, [r3, #20]
 8005a32:	60bb      	str	r3, [r7, #8]
 8005a34:	687b      	ldr	r3, [r7, #4]
 8005a36:	681b      	ldr	r3, [r3, #0]
 8005a38:	699b      	ldr	r3, [r3, #24]
 8005a3a:	60bb      	str	r3, [r7, #8]
 8005a3c:	68bb      	ldr	r3, [r7, #8]
    __HAL_UNLOCK(hi2c);
 8005a3e:	687b      	ldr	r3, [r7, #4]
 8005a40:	2200      	movs	r2, #0
 8005a42:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
}
 8005a46:	bf00      	nop
 8005a48:	3710      	adds	r7, #16
 8005a4a:	46bd      	mov	sp, r7
 8005a4c:	bd80      	pop	{r7, pc}
	...

08005a50 <I2C_Slave_STOPF>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_Slave_STOPF(I2C_HandleTypeDef *hi2c)
{
 8005a50:	b580      	push	{r7, lr}
 8005a52:	b084      	sub	sp, #16
 8005a54:	af00      	add	r7, sp, #0
 8005a56:	6078      	str	r0, [r7, #4]
  /* Declaration of temporary variable to prevent undefined behavior of volatile usage */
  HAL_I2C_StateTypeDef CurrentState = hi2c->State;
 8005a58:	687b      	ldr	r3, [r7, #4]
 8005a5a:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8005a5e:	73fb      	strb	r3, [r7, #15]

  /* Disable EVT, BUF and ERR interrupt */
  __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 8005a60:	687b      	ldr	r3, [r7, #4]
 8005a62:	681b      	ldr	r3, [r3, #0]
 8005a64:	685a      	ldr	r2, [r3, #4]
 8005a66:	687b      	ldr	r3, [r7, #4]
 8005a68:	681b      	ldr	r3, [r3, #0]
 8005a6a:	f422 62e0 	bic.w	r2, r2, #1792	; 0x700
 8005a6e:	605a      	str	r2, [r3, #4]

  /* Clear STOPF flag */
  __HAL_I2C_CLEAR_STOPFLAG(hi2c);
 8005a70:	2300      	movs	r3, #0
 8005a72:	60bb      	str	r3, [r7, #8]
 8005a74:	687b      	ldr	r3, [r7, #4]
 8005a76:	681b      	ldr	r3, [r3, #0]
 8005a78:	695b      	ldr	r3, [r3, #20]
 8005a7a:	60bb      	str	r3, [r7, #8]
 8005a7c:	687b      	ldr	r3, [r7, #4]
 8005a7e:	681b      	ldr	r3, [r3, #0]
 8005a80:	681a      	ldr	r2, [r3, #0]
 8005a82:	687b      	ldr	r3, [r7, #4]
 8005a84:	681b      	ldr	r3, [r3, #0]
 8005a86:	f042 0201 	orr.w	r2, r2, #1
 8005a8a:	601a      	str	r2, [r3, #0]
 8005a8c:	68bb      	ldr	r3, [r7, #8]

  /* Disable Acknowledge */
  CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8005a8e:	687b      	ldr	r3, [r7, #4]
 8005a90:	681b      	ldr	r3, [r3, #0]
 8005a92:	681a      	ldr	r2, [r3, #0]
 8005a94:	687b      	ldr	r3, [r7, #4]
 8005a96:	681b      	ldr	r3, [r3, #0]
 8005a98:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8005a9c:	601a      	str	r2, [r3, #0]

  /* If a DMA is ongoing, Update handle size context */
  if ((hi2c->Instance->CR2 & I2C_CR2_DMAEN) == I2C_CR2_DMAEN)
 8005a9e:	687b      	ldr	r3, [r7, #4]
 8005aa0:	681b      	ldr	r3, [r3, #0]
 8005aa2:	685b      	ldr	r3, [r3, #4]
 8005aa4:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8005aa8:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8005aac:	d172      	bne.n	8005b94 <I2C_Slave_STOPF+0x144>
  {
    if ((CurrentState == HAL_I2C_STATE_BUSY_RX) || (CurrentState == HAL_I2C_STATE_BUSY_RX_LISTEN))
 8005aae:	7bfb      	ldrb	r3, [r7, #15]
 8005ab0:	2b22      	cmp	r3, #34	; 0x22
 8005ab2:	d002      	beq.n	8005aba <I2C_Slave_STOPF+0x6a>
 8005ab4:	7bfb      	ldrb	r3, [r7, #15]
 8005ab6:	2b2a      	cmp	r3, #42	; 0x2a
 8005ab8:	d135      	bne.n	8005b26 <I2C_Slave_STOPF+0xd6>
    {
      hi2c->XferCount = (uint16_t)(I2C_GET_DMA_REMAIN_DATA(hi2c->hdmarx));
 8005aba:	687b      	ldr	r3, [r7, #4]
 8005abc:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005abe:	681b      	ldr	r3, [r3, #0]
 8005ac0:	685b      	ldr	r3, [r3, #4]
 8005ac2:	b29a      	uxth	r2, r3
 8005ac4:	687b      	ldr	r3, [r7, #4]
 8005ac6:	855a      	strh	r2, [r3, #42]	; 0x2a

      if (hi2c->XferCount != 0U)
 8005ac8:	687b      	ldr	r3, [r7, #4]
 8005aca:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8005acc:	b29b      	uxth	r3, r3
 8005ace:	2b00      	cmp	r3, #0
 8005ad0:	d005      	beq.n	8005ade <I2C_Slave_STOPF+0x8e>
      {
        /* Set ErrorCode corresponding to a Non-Acknowledge */
        hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 8005ad2:	687b      	ldr	r3, [r7, #4]
 8005ad4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005ad6:	f043 0204 	orr.w	r2, r3, #4
 8005ada:	687b      	ldr	r3, [r7, #4]
 8005adc:	641a      	str	r2, [r3, #64]	; 0x40
      }

      /* Disable, stop the current DMA */
      CLEAR_BIT(hi2c->Instance->CR2, I2C_CR2_DMAEN);
 8005ade:	687b      	ldr	r3, [r7, #4]
 8005ae0:	681b      	ldr	r3, [r3, #0]
 8005ae2:	685a      	ldr	r2, [r3, #4]
 8005ae4:	687b      	ldr	r3, [r7, #4]
 8005ae6:	681b      	ldr	r3, [r3, #0]
 8005ae8:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8005aec:	605a      	str	r2, [r3, #4]

      /* Abort DMA Xfer if any */
      if (HAL_DMA_GetState(hi2c->hdmarx) != HAL_DMA_STATE_READY)
 8005aee:	687b      	ldr	r3, [r7, #4]
 8005af0:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005af2:	4618      	mov	r0, r3
 8005af4:	f7fe f88a 	bl	8003c0c <HAL_DMA_GetState>
 8005af8:	4603      	mov	r3, r0
 8005afa:	2b01      	cmp	r3, #1
 8005afc:	d049      	beq.n	8005b92 <I2C_Slave_STOPF+0x142>
      {
        /* Set the I2C DMA Abort callback :
        will lead to call HAL_I2C_ErrorCallback() at end of DMA abort procedure */
        hi2c->hdmarx->XferAbortCallback = I2C_DMAAbort;
 8005afe:	687b      	ldr	r3, [r7, #4]
 8005b00:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005b02:	4a69      	ldr	r2, [pc, #420]	; (8005ca8 <I2C_Slave_STOPF+0x258>)
 8005b04:	635a      	str	r2, [r3, #52]	; 0x34

        /* Abort DMA RX */
        if (HAL_DMA_Abort_IT(hi2c->hdmarx) != HAL_OK)
 8005b06:	687b      	ldr	r3, [r7, #4]
 8005b08:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005b0a:	4618      	mov	r0, r3
 8005b0c:	f7fd fd3a 	bl	8003584 <HAL_DMA_Abort_IT>
 8005b10:	4603      	mov	r3, r0
 8005b12:	2b00      	cmp	r3, #0
 8005b14:	d03d      	beq.n	8005b92 <I2C_Slave_STOPF+0x142>
        {
          /* Call Directly XferAbortCallback function in case of error */
          hi2c->hdmarx->XferAbortCallback(hi2c->hdmarx);
 8005b16:	687b      	ldr	r3, [r7, #4]
 8005b18:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005b1a:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8005b1c:	687a      	ldr	r2, [r7, #4]
 8005b1e:	6b92      	ldr	r2, [r2, #56]	; 0x38
 8005b20:	4610      	mov	r0, r2
 8005b22:	4798      	blx	r3
      if (HAL_DMA_GetState(hi2c->hdmarx) != HAL_DMA_STATE_READY)
 8005b24:	e035      	b.n	8005b92 <I2C_Slave_STOPF+0x142>
        }
      }
    }
    else
    {
      hi2c->XferCount = (uint16_t)(I2C_GET_DMA_REMAIN_DATA(hi2c->hdmatx));
 8005b26:	687b      	ldr	r3, [r7, #4]
 8005b28:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8005b2a:	681b      	ldr	r3, [r3, #0]
 8005b2c:	685b      	ldr	r3, [r3, #4]
 8005b2e:	b29a      	uxth	r2, r3
 8005b30:	687b      	ldr	r3, [r7, #4]
 8005b32:	855a      	strh	r2, [r3, #42]	; 0x2a

      if (hi2c->XferCount != 0U)
 8005b34:	687b      	ldr	r3, [r7, #4]
 8005b36:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8005b38:	b29b      	uxth	r3, r3
 8005b3a:	2b00      	cmp	r3, #0
 8005b3c:	d005      	beq.n	8005b4a <I2C_Slave_STOPF+0xfa>
      {
        /* Set ErrorCode corresponding to a Non-Acknowledge */
        hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 8005b3e:	687b      	ldr	r3, [r7, #4]
 8005b40:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005b42:	f043 0204 	orr.w	r2, r3, #4
 8005b46:	687b      	ldr	r3, [r7, #4]
 8005b48:	641a      	str	r2, [r3, #64]	; 0x40
      }

      /* Disable, stop the current DMA */
      CLEAR_BIT(hi2c->Instance->CR2, I2C_CR2_DMAEN);
 8005b4a:	687b      	ldr	r3, [r7, #4]
 8005b4c:	681b      	ldr	r3, [r3, #0]
 8005b4e:	685a      	ldr	r2, [r3, #4]
 8005b50:	687b      	ldr	r3, [r7, #4]
 8005b52:	681b      	ldr	r3, [r3, #0]
 8005b54:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8005b58:	605a      	str	r2, [r3, #4]

      /* Abort DMA Xfer if any */
      if (HAL_DMA_GetState(hi2c->hdmatx) != HAL_DMA_STATE_READY)
 8005b5a:	687b      	ldr	r3, [r7, #4]
 8005b5c:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8005b5e:	4618      	mov	r0, r3
 8005b60:	f7fe f854 	bl	8003c0c <HAL_DMA_GetState>
 8005b64:	4603      	mov	r3, r0
 8005b66:	2b01      	cmp	r3, #1
 8005b68:	d014      	beq.n	8005b94 <I2C_Slave_STOPF+0x144>
      {
        /* Set the I2C DMA Abort callback :
        will lead to call HAL_I2C_ErrorCallback() at end of DMA abort procedure */
        hi2c->hdmatx->XferAbortCallback = I2C_DMAAbort;
 8005b6a:	687b      	ldr	r3, [r7, #4]
 8005b6c:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8005b6e:	4a4e      	ldr	r2, [pc, #312]	; (8005ca8 <I2C_Slave_STOPF+0x258>)
 8005b70:	635a      	str	r2, [r3, #52]	; 0x34

        /* Abort DMA TX */
        if (HAL_DMA_Abort_IT(hi2c->hdmatx) != HAL_OK)
 8005b72:	687b      	ldr	r3, [r7, #4]
 8005b74:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8005b76:	4618      	mov	r0, r3
 8005b78:	f7fd fd04 	bl	8003584 <HAL_DMA_Abort_IT>
 8005b7c:	4603      	mov	r3, r0
 8005b7e:	2b00      	cmp	r3, #0
 8005b80:	d008      	beq.n	8005b94 <I2C_Slave_STOPF+0x144>
        {
          /* Call Directly XferAbortCallback function in case of error */
          hi2c->hdmatx->XferAbortCallback(hi2c->hdmatx);
 8005b82:	687b      	ldr	r3, [r7, #4]
 8005b84:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8005b86:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8005b88:	687a      	ldr	r2, [r7, #4]
 8005b8a:	6b52      	ldr	r2, [r2, #52]	; 0x34
 8005b8c:	4610      	mov	r0, r2
 8005b8e:	4798      	blx	r3
 8005b90:	e000      	b.n	8005b94 <I2C_Slave_STOPF+0x144>
      if (HAL_DMA_GetState(hi2c->hdmarx) != HAL_DMA_STATE_READY)
 8005b92:	bf00      	nop
      }
    }
  }

  /* All data are not transferred, so set error code accordingly */
  if (hi2c->XferCount != 0U)
 8005b94:	687b      	ldr	r3, [r7, #4]
 8005b96:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8005b98:	b29b      	uxth	r3, r3
 8005b9a:	2b00      	cmp	r3, #0
 8005b9c:	d03e      	beq.n	8005c1c <I2C_Slave_STOPF+0x1cc>
  {
    /* Store Last receive data if any */
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET)
 8005b9e:	687b      	ldr	r3, [r7, #4]
 8005ba0:	681b      	ldr	r3, [r3, #0]
 8005ba2:	695b      	ldr	r3, [r3, #20]
 8005ba4:	f003 0304 	and.w	r3, r3, #4
 8005ba8:	2b04      	cmp	r3, #4
 8005baa:	d112      	bne.n	8005bd2 <I2C_Slave_STOPF+0x182>
    {
      /* Read data from DR */
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8005bac:	687b      	ldr	r3, [r7, #4]
 8005bae:	681b      	ldr	r3, [r3, #0]
 8005bb0:	691a      	ldr	r2, [r3, #16]
 8005bb2:	687b      	ldr	r3, [r7, #4]
 8005bb4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005bb6:	b2d2      	uxtb	r2, r2
 8005bb8:	701a      	strb	r2, [r3, #0]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8005bba:	687b      	ldr	r3, [r7, #4]
 8005bbc:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005bbe:	1c5a      	adds	r2, r3, #1
 8005bc0:	687b      	ldr	r3, [r7, #4]
 8005bc2:	625a      	str	r2, [r3, #36]	; 0x24

      /* Update counter */
      hi2c->XferCount--;
 8005bc4:	687b      	ldr	r3, [r7, #4]
 8005bc6:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8005bc8:	b29b      	uxth	r3, r3
 8005bca:	3b01      	subs	r3, #1
 8005bcc:	b29a      	uxth	r2, r3
 8005bce:	687b      	ldr	r3, [r7, #4]
 8005bd0:	855a      	strh	r2, [r3, #42]	; 0x2a
    }

    /* Store Last receive data if any */
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == SET)
 8005bd2:	687b      	ldr	r3, [r7, #4]
 8005bd4:	681b      	ldr	r3, [r3, #0]
 8005bd6:	695b      	ldr	r3, [r3, #20]
 8005bd8:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8005bdc:	2b40      	cmp	r3, #64	; 0x40
 8005bde:	d112      	bne.n	8005c06 <I2C_Slave_STOPF+0x1b6>
    {
      /* Read data from DR */
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8005be0:	687b      	ldr	r3, [r7, #4]
 8005be2:	681b      	ldr	r3, [r3, #0]
 8005be4:	691a      	ldr	r2, [r3, #16]
 8005be6:	687b      	ldr	r3, [r7, #4]
 8005be8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005bea:	b2d2      	uxtb	r2, r2
 8005bec:	701a      	strb	r2, [r3, #0]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8005bee:	687b      	ldr	r3, [r7, #4]
 8005bf0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005bf2:	1c5a      	adds	r2, r3, #1
 8005bf4:	687b      	ldr	r3, [r7, #4]
 8005bf6:	625a      	str	r2, [r3, #36]	; 0x24

      /* Update counter */
      hi2c->XferCount--;
 8005bf8:	687b      	ldr	r3, [r7, #4]
 8005bfa:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8005bfc:	b29b      	uxth	r3, r3
 8005bfe:	3b01      	subs	r3, #1
 8005c00:	b29a      	uxth	r2, r3
 8005c02:	687b      	ldr	r3, [r7, #4]
 8005c04:	855a      	strh	r2, [r3, #42]	; 0x2a
    }

    if (hi2c->XferCount != 0U)
 8005c06:	687b      	ldr	r3, [r7, #4]
 8005c08:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8005c0a:	b29b      	uxth	r3, r3
 8005c0c:	2b00      	cmp	r3, #0
 8005c0e:	d005      	beq.n	8005c1c <I2C_Slave_STOPF+0x1cc>
    {
      /* Set ErrorCode corresponding to a Non-Acknowledge */
      hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 8005c10:	687b      	ldr	r3, [r7, #4]
 8005c12:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005c14:	f043 0204 	orr.w	r2, r3, #4
 8005c18:	687b      	ldr	r3, [r7, #4]
 8005c1a:	641a      	str	r2, [r3, #64]	; 0x40
    }
  }

  if (hi2c->ErrorCode != HAL_I2C_ERROR_NONE)
 8005c1c:	687b      	ldr	r3, [r7, #4]
 8005c1e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005c20:	2b00      	cmp	r3, #0
 8005c22:	d003      	beq.n	8005c2c <I2C_Slave_STOPF+0x1dc>
  {
    /* Call the corresponding callback to inform upper layer of End of Transfer */
    I2C_ITError(hi2c);
 8005c24:	6878      	ldr	r0, [r7, #4]
 8005c26:	f000 f843 	bl	8005cb0 <I2C_ITError>
        HAL_I2C_SlaveRxCpltCallback(hi2c);
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
      }
    }
  }
}
 8005c2a:	e039      	b.n	8005ca0 <I2C_Slave_STOPF+0x250>
    if (CurrentState == HAL_I2C_STATE_BUSY_RX_LISTEN)
 8005c2c:	7bfb      	ldrb	r3, [r7, #15]
 8005c2e:	2b2a      	cmp	r3, #42	; 0x2a
 8005c30:	d109      	bne.n	8005c46 <I2C_Slave_STOPF+0x1f6>
      hi2c->PreviousState = I2C_STATE_NONE;
 8005c32:	687b      	ldr	r3, [r7, #4]
 8005c34:	2200      	movs	r2, #0
 8005c36:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State = HAL_I2C_STATE_LISTEN;
 8005c38:	687b      	ldr	r3, [r7, #4]
 8005c3a:	2228      	movs	r2, #40	; 0x28
 8005c3c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
      HAL_I2C_SlaveRxCpltCallback(hi2c);
 8005c40:	6878      	ldr	r0, [r7, #4]
 8005c42:	f7ff f811 	bl	8004c68 <HAL_I2C_SlaveRxCpltCallback>
    if (hi2c->State == HAL_I2C_STATE_LISTEN)
 8005c46:	687b      	ldr	r3, [r7, #4]
 8005c48:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8005c4c:	b2db      	uxtb	r3, r3
 8005c4e:	2b28      	cmp	r3, #40	; 0x28
 8005c50:	d111      	bne.n	8005c76 <I2C_Slave_STOPF+0x226>
      hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8005c52:	687b      	ldr	r3, [r7, #4]
 8005c54:	4a15      	ldr	r2, [pc, #84]	; (8005cac <I2C_Slave_STOPF+0x25c>)
 8005c56:	62da      	str	r2, [r3, #44]	; 0x2c
      hi2c->PreviousState = I2C_STATE_NONE;
 8005c58:	687b      	ldr	r3, [r7, #4]
 8005c5a:	2200      	movs	r2, #0
 8005c5c:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State = HAL_I2C_STATE_READY;
 8005c5e:	687b      	ldr	r3, [r7, #4]
 8005c60:	2220      	movs	r2, #32
 8005c62:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
      hi2c->Mode = HAL_I2C_MODE_NONE;
 8005c66:	687b      	ldr	r3, [r7, #4]
 8005c68:	2200      	movs	r2, #0
 8005c6a:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      HAL_I2C_ListenCpltCallback(hi2c);
 8005c6e:	6878      	ldr	r0, [r7, #4]
 8005c70:	f7ff f810 	bl	8004c94 <HAL_I2C_ListenCpltCallback>
}
 8005c74:	e014      	b.n	8005ca0 <I2C_Slave_STOPF+0x250>
      if ((hi2c->PreviousState  == I2C_STATE_SLAVE_BUSY_RX) || (CurrentState == HAL_I2C_STATE_BUSY_RX))
 8005c76:	687b      	ldr	r3, [r7, #4]
 8005c78:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005c7a:	2b22      	cmp	r3, #34	; 0x22
 8005c7c:	d002      	beq.n	8005c84 <I2C_Slave_STOPF+0x234>
 8005c7e:	7bfb      	ldrb	r3, [r7, #15]
 8005c80:	2b22      	cmp	r3, #34	; 0x22
 8005c82:	d10d      	bne.n	8005ca0 <I2C_Slave_STOPF+0x250>
        hi2c->PreviousState = I2C_STATE_NONE;
 8005c84:	687b      	ldr	r3, [r7, #4]
 8005c86:	2200      	movs	r2, #0
 8005c88:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State = HAL_I2C_STATE_READY;
 8005c8a:	687b      	ldr	r3, [r7, #4]
 8005c8c:	2220      	movs	r2, #32
 8005c8e:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode = HAL_I2C_MODE_NONE;
 8005c92:	687b      	ldr	r3, [r7, #4]
 8005c94:	2200      	movs	r2, #0
 8005c96:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        HAL_I2C_SlaveRxCpltCallback(hi2c);
 8005c9a:	6878      	ldr	r0, [r7, #4]
 8005c9c:	f7fe ffe4 	bl	8004c68 <HAL_I2C_SlaveRxCpltCallback>
}
 8005ca0:	bf00      	nop
 8005ca2:	3710      	adds	r7, #16
 8005ca4:	46bd      	mov	sp, r7
 8005ca6:	bd80      	pop	{r7, pc}
 8005ca8:	080061b5 	.word	0x080061b5
 8005cac:	ffff0000 	.word	0xffff0000

08005cb0 <I2C_ITError>:
  * @brief  I2C interrupts error process
  * @param  hi2c I2C handle.
  * @retval None
  */
static void I2C_ITError(I2C_HandleTypeDef *hi2c)
{
 8005cb0:	b580      	push	{r7, lr}
 8005cb2:	b084      	sub	sp, #16
 8005cb4:	af00      	add	r7, sp, #0
 8005cb6:	6078      	str	r0, [r7, #4]
  /* Declaration of temporary variable to prevent undefined behavior of volatile usage */
  HAL_I2C_StateTypeDef CurrentState = hi2c->State;
 8005cb8:	687b      	ldr	r3, [r7, #4]
 8005cba:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8005cbe:	73fb      	strb	r3, [r7, #15]
  HAL_I2C_ModeTypeDef CurrentMode = hi2c->Mode;
 8005cc0:	687b      	ldr	r3, [r7, #4]
 8005cc2:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8005cc6:	73bb      	strb	r3, [r7, #14]
  uint32_t CurrentError;

  if (((CurrentMode == HAL_I2C_MODE_MASTER) || (CurrentMode == HAL_I2C_MODE_MEM)) && (CurrentState == HAL_I2C_STATE_BUSY_RX))
 8005cc8:	7bbb      	ldrb	r3, [r7, #14]
 8005cca:	2b10      	cmp	r3, #16
 8005ccc:	d002      	beq.n	8005cd4 <I2C_ITError+0x24>
 8005cce:	7bbb      	ldrb	r3, [r7, #14]
 8005cd0:	2b40      	cmp	r3, #64	; 0x40
 8005cd2:	d10a      	bne.n	8005cea <I2C_ITError+0x3a>
 8005cd4:	7bfb      	ldrb	r3, [r7, #15]
 8005cd6:	2b22      	cmp	r3, #34	; 0x22
 8005cd8:	d107      	bne.n	8005cea <I2C_ITError+0x3a>
  {
    /* Disable Pos bit in I2C CR1 when error occurred in Master/Mem Receive IT Process */
    hi2c->Instance->CR1 &= ~I2C_CR1_POS;
 8005cda:	687b      	ldr	r3, [r7, #4]
 8005cdc:	681b      	ldr	r3, [r3, #0]
 8005cde:	681a      	ldr	r2, [r3, #0]
 8005ce0:	687b      	ldr	r3, [r7, #4]
 8005ce2:	681b      	ldr	r3, [r3, #0]
 8005ce4:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8005ce8:	601a      	str	r2, [r3, #0]
  }

  if (((uint32_t)CurrentState & (uint32_t)HAL_I2C_STATE_LISTEN) == (uint32_t)HAL_I2C_STATE_LISTEN)
 8005cea:	7bfb      	ldrb	r3, [r7, #15]
 8005cec:	f003 0328 	and.w	r3, r3, #40	; 0x28
 8005cf0:	2b28      	cmp	r3, #40	; 0x28
 8005cf2:	d107      	bne.n	8005d04 <I2C_ITError+0x54>
  {
    /* keep HAL_I2C_STATE_LISTEN */
    hi2c->PreviousState = I2C_STATE_NONE;
 8005cf4:	687b      	ldr	r3, [r7, #4]
 8005cf6:	2200      	movs	r2, #0
 8005cf8:	631a      	str	r2, [r3, #48]	; 0x30
    hi2c->State = HAL_I2C_STATE_LISTEN;
 8005cfa:	687b      	ldr	r3, [r7, #4]
 8005cfc:	2228      	movs	r2, #40	; 0x28
 8005cfe:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
 8005d02:	e015      	b.n	8005d30 <I2C_ITError+0x80>
  }
  else
  {
    /* If state is an abort treatment on going, don't change state */
    /* This change will be do later */
    if ((READ_BIT(hi2c->Instance->CR2, I2C_CR2_DMAEN) != I2C_CR2_DMAEN) && (CurrentState != HAL_I2C_STATE_ABORT))
 8005d04:	687b      	ldr	r3, [r7, #4]
 8005d06:	681b      	ldr	r3, [r3, #0]
 8005d08:	685b      	ldr	r3, [r3, #4]
 8005d0a:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8005d0e:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8005d12:	d00a      	beq.n	8005d2a <I2C_ITError+0x7a>
 8005d14:	7bfb      	ldrb	r3, [r7, #15]
 8005d16:	2b60      	cmp	r3, #96	; 0x60
 8005d18:	d007      	beq.n	8005d2a <I2C_ITError+0x7a>
    {
      hi2c->State = HAL_I2C_STATE_READY;
 8005d1a:	687b      	ldr	r3, [r7, #4]
 8005d1c:	2220      	movs	r2, #32
 8005d1e:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
      hi2c->Mode = HAL_I2C_MODE_NONE;
 8005d22:	687b      	ldr	r3, [r7, #4]
 8005d24:	2200      	movs	r2, #0
 8005d26:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    }
    hi2c->PreviousState = I2C_STATE_NONE;
 8005d2a:	687b      	ldr	r3, [r7, #4]
 8005d2c:	2200      	movs	r2, #0
 8005d2e:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Abort DMA transfer */
  if (READ_BIT(hi2c->Instance->CR2, I2C_CR2_DMAEN) == I2C_CR2_DMAEN)
 8005d30:	687b      	ldr	r3, [r7, #4]
 8005d32:	681b      	ldr	r3, [r3, #0]
 8005d34:	685b      	ldr	r3, [r3, #4]
 8005d36:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8005d3a:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8005d3e:	d162      	bne.n	8005e06 <I2C_ITError+0x156>
  {
    hi2c->Instance->CR2 &= ~I2C_CR2_DMAEN;
 8005d40:	687b      	ldr	r3, [r7, #4]
 8005d42:	681b      	ldr	r3, [r3, #0]
 8005d44:	685a      	ldr	r2, [r3, #4]
 8005d46:	687b      	ldr	r3, [r7, #4]
 8005d48:	681b      	ldr	r3, [r3, #0]
 8005d4a:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8005d4e:	605a      	str	r2, [r3, #4]

    if (hi2c->hdmatx->State != HAL_DMA_STATE_READY)
 8005d50:	687b      	ldr	r3, [r7, #4]
 8005d52:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8005d54:	f893 3021 	ldrb.w	r3, [r3, #33]	; 0x21
 8005d58:	b2db      	uxtb	r3, r3
 8005d5a:	2b01      	cmp	r3, #1
 8005d5c:	d020      	beq.n	8005da0 <I2C_ITError+0xf0>
    {
      /* Set the DMA Abort callback :
      will lead to call HAL_I2C_ErrorCallback() at end of DMA abort procedure */
      hi2c->hdmatx->XferAbortCallback = I2C_DMAAbort;
 8005d5e:	687b      	ldr	r3, [r7, #4]
 8005d60:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8005d62:	4a6a      	ldr	r2, [pc, #424]	; (8005f0c <I2C_ITError+0x25c>)
 8005d64:	635a      	str	r2, [r3, #52]	; 0x34

      if (HAL_DMA_Abort_IT(hi2c->hdmatx) != HAL_OK)
 8005d66:	687b      	ldr	r3, [r7, #4]
 8005d68:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8005d6a:	4618      	mov	r0, r3
 8005d6c:	f7fd fc0a 	bl	8003584 <HAL_DMA_Abort_IT>
 8005d70:	4603      	mov	r3, r0
 8005d72:	2b00      	cmp	r3, #0
 8005d74:	f000 8089 	beq.w	8005e8a <I2C_ITError+0x1da>
      {
        /* Disable I2C peripheral to prevent dummy data in buffer */
        __HAL_I2C_DISABLE(hi2c);
 8005d78:	687b      	ldr	r3, [r7, #4]
 8005d7a:	681b      	ldr	r3, [r3, #0]
 8005d7c:	681a      	ldr	r2, [r3, #0]
 8005d7e:	687b      	ldr	r3, [r7, #4]
 8005d80:	681b      	ldr	r3, [r3, #0]
 8005d82:	f022 0201 	bic.w	r2, r2, #1
 8005d86:	601a      	str	r2, [r3, #0]

        hi2c->State = HAL_I2C_STATE_READY;
 8005d88:	687b      	ldr	r3, [r7, #4]
 8005d8a:	2220      	movs	r2, #32
 8005d8c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

        /* Call Directly XferAbortCallback function in case of error */
        hi2c->hdmatx->XferAbortCallback(hi2c->hdmatx);
 8005d90:	687b      	ldr	r3, [r7, #4]
 8005d92:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8005d94:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8005d96:	687a      	ldr	r2, [r7, #4]
 8005d98:	6b52      	ldr	r2, [r2, #52]	; 0x34
 8005d9a:	4610      	mov	r0, r2
 8005d9c:	4798      	blx	r3
 8005d9e:	e074      	b.n	8005e8a <I2C_ITError+0x1da>
    }
    else
    {
      /* Set the DMA Abort callback :
      will lead to call HAL_I2C_ErrorCallback() at end of DMA abort procedure */
      hi2c->hdmarx->XferAbortCallback = I2C_DMAAbort;
 8005da0:	687b      	ldr	r3, [r7, #4]
 8005da2:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005da4:	4a59      	ldr	r2, [pc, #356]	; (8005f0c <I2C_ITError+0x25c>)
 8005da6:	635a      	str	r2, [r3, #52]	; 0x34

      if (HAL_DMA_Abort_IT(hi2c->hdmarx) != HAL_OK)
 8005da8:	687b      	ldr	r3, [r7, #4]
 8005daa:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005dac:	4618      	mov	r0, r3
 8005dae:	f7fd fbe9 	bl	8003584 <HAL_DMA_Abort_IT>
 8005db2:	4603      	mov	r3, r0
 8005db4:	2b00      	cmp	r3, #0
 8005db6:	d068      	beq.n	8005e8a <I2C_ITError+0x1da>
      {
        /* Store Last receive data if any */
        if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == SET)
 8005db8:	687b      	ldr	r3, [r7, #4]
 8005dba:	681b      	ldr	r3, [r3, #0]
 8005dbc:	695b      	ldr	r3, [r3, #20]
 8005dbe:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8005dc2:	2b40      	cmp	r3, #64	; 0x40
 8005dc4:	d10b      	bne.n	8005dde <I2C_ITError+0x12e>
        {
          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8005dc6:	687b      	ldr	r3, [r7, #4]
 8005dc8:	681b      	ldr	r3, [r3, #0]
 8005dca:	691a      	ldr	r2, [r3, #16]
 8005dcc:	687b      	ldr	r3, [r7, #4]
 8005dce:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005dd0:	b2d2      	uxtb	r2, r2
 8005dd2:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8005dd4:	687b      	ldr	r3, [r7, #4]
 8005dd6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005dd8:	1c5a      	adds	r2, r3, #1
 8005dda:	687b      	ldr	r3, [r7, #4]
 8005ddc:	625a      	str	r2, [r3, #36]	; 0x24
        }

        /* Disable I2C peripheral to prevent dummy data in buffer */
        __HAL_I2C_DISABLE(hi2c);
 8005dde:	687b      	ldr	r3, [r7, #4]
 8005de0:	681b      	ldr	r3, [r3, #0]
 8005de2:	681a      	ldr	r2, [r3, #0]
 8005de4:	687b      	ldr	r3, [r7, #4]
 8005de6:	681b      	ldr	r3, [r3, #0]
 8005de8:	f022 0201 	bic.w	r2, r2, #1
 8005dec:	601a      	str	r2, [r3, #0]

        hi2c->State = HAL_I2C_STATE_READY;
 8005dee:	687b      	ldr	r3, [r7, #4]
 8005df0:	2220      	movs	r2, #32
 8005df2:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

        /* Call Directly hi2c->hdmarx->XferAbortCallback function in case of error */
        hi2c->hdmarx->XferAbortCallback(hi2c->hdmarx);
 8005df6:	687b      	ldr	r3, [r7, #4]
 8005df8:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005dfa:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8005dfc:	687a      	ldr	r2, [r7, #4]
 8005dfe:	6b92      	ldr	r2, [r2, #56]	; 0x38
 8005e00:	4610      	mov	r0, r2
 8005e02:	4798      	blx	r3
 8005e04:	e041      	b.n	8005e8a <I2C_ITError+0x1da>
      }
    }
  }
  else if (hi2c->State == HAL_I2C_STATE_ABORT)
 8005e06:	687b      	ldr	r3, [r7, #4]
 8005e08:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8005e0c:	b2db      	uxtb	r3, r3
 8005e0e:	2b60      	cmp	r3, #96	; 0x60
 8005e10:	d125      	bne.n	8005e5e <I2C_ITError+0x1ae>
  {
    hi2c->State = HAL_I2C_STATE_READY;
 8005e12:	687b      	ldr	r3, [r7, #4]
 8005e14:	2220      	movs	r2, #32
 8005e16:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8005e1a:	687b      	ldr	r3, [r7, #4]
 8005e1c:	2200      	movs	r2, #0
 8005e1e:	641a      	str	r2, [r3, #64]	; 0x40

    /* Store Last receive data if any */
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == SET)
 8005e20:	687b      	ldr	r3, [r7, #4]
 8005e22:	681b      	ldr	r3, [r3, #0]
 8005e24:	695b      	ldr	r3, [r3, #20]
 8005e26:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8005e2a:	2b40      	cmp	r3, #64	; 0x40
 8005e2c:	d10b      	bne.n	8005e46 <I2C_ITError+0x196>
    {
      /* Read data from DR */
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8005e2e:	687b      	ldr	r3, [r7, #4]
 8005e30:	681b      	ldr	r3, [r3, #0]
 8005e32:	691a      	ldr	r2, [r3, #16]
 8005e34:	687b      	ldr	r3, [r7, #4]
 8005e36:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005e38:	b2d2      	uxtb	r2, r2
 8005e3a:	701a      	strb	r2, [r3, #0]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8005e3c:	687b      	ldr	r3, [r7, #4]
 8005e3e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005e40:	1c5a      	adds	r2, r3, #1
 8005e42:	687b      	ldr	r3, [r7, #4]
 8005e44:	625a      	str	r2, [r3, #36]	; 0x24
    }

    /* Disable I2C peripheral to prevent dummy data in buffer */
    __HAL_I2C_DISABLE(hi2c);
 8005e46:	687b      	ldr	r3, [r7, #4]
 8005e48:	681b      	ldr	r3, [r3, #0]
 8005e4a:	681a      	ldr	r2, [r3, #0]
 8005e4c:	687b      	ldr	r3, [r7, #4]
 8005e4e:	681b      	ldr	r3, [r3, #0]
 8005e50:	f022 0201 	bic.w	r2, r2, #1
 8005e54:	601a      	str	r2, [r3, #0]

    /* Call the corresponding callback to inform upper layer of End of Transfer */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
    hi2c->AbortCpltCallback(hi2c);
#else
    HAL_I2C_AbortCpltCallback(hi2c);
 8005e56:	6878      	ldr	r0, [r7, #4]
 8005e58:	f7fe ff40 	bl	8004cdc <HAL_I2C_AbortCpltCallback>
 8005e5c:	e015      	b.n	8005e8a <I2C_ITError+0x1da>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }
  else
  {
    /* Store Last receive data if any */
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == SET)
 8005e5e:	687b      	ldr	r3, [r7, #4]
 8005e60:	681b      	ldr	r3, [r3, #0]
 8005e62:	695b      	ldr	r3, [r3, #20]
 8005e64:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8005e68:	2b40      	cmp	r3, #64	; 0x40
 8005e6a:	d10b      	bne.n	8005e84 <I2C_ITError+0x1d4>
    {
      /* Read data from DR */
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8005e6c:	687b      	ldr	r3, [r7, #4]
 8005e6e:	681b      	ldr	r3, [r3, #0]
 8005e70:	691a      	ldr	r2, [r3, #16]
 8005e72:	687b      	ldr	r3, [r7, #4]
 8005e74:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005e76:	b2d2      	uxtb	r2, r2
 8005e78:	701a      	strb	r2, [r3, #0]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8005e7a:	687b      	ldr	r3, [r7, #4]
 8005e7c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005e7e:	1c5a      	adds	r2, r3, #1
 8005e80:	687b      	ldr	r3, [r7, #4]
 8005e82:	625a      	str	r2, [r3, #36]	; 0x24

    /* Call user error callback */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
    hi2c->ErrorCallback(hi2c);
#else
    HAL_I2C_ErrorCallback(hi2c);
 8005e84:	6878      	ldr	r0, [r7, #4]
 8005e86:	f7fe ff20 	bl	8004cca <HAL_I2C_ErrorCallback>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  /* STOP Flag is not set after a NACK reception, BusError, ArbitrationLost, OverRun */
  CurrentError = hi2c->ErrorCode;
 8005e8a:	687b      	ldr	r3, [r7, #4]
 8005e8c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005e8e:	60bb      	str	r3, [r7, #8]

  if (((CurrentError & HAL_I2C_ERROR_BERR) == HAL_I2C_ERROR_BERR) || \
 8005e90:	68bb      	ldr	r3, [r7, #8]
 8005e92:	f003 0301 	and.w	r3, r3, #1
 8005e96:	2b00      	cmp	r3, #0
 8005e98:	d10e      	bne.n	8005eb8 <I2C_ITError+0x208>
      ((CurrentError & HAL_I2C_ERROR_ARLO) == HAL_I2C_ERROR_ARLO) || \
 8005e9a:	68bb      	ldr	r3, [r7, #8]
 8005e9c:	f003 0302 	and.w	r3, r3, #2
  if (((CurrentError & HAL_I2C_ERROR_BERR) == HAL_I2C_ERROR_BERR) || \
 8005ea0:	2b00      	cmp	r3, #0
 8005ea2:	d109      	bne.n	8005eb8 <I2C_ITError+0x208>
      ((CurrentError & HAL_I2C_ERROR_AF) == HAL_I2C_ERROR_AF)     || \
 8005ea4:	68bb      	ldr	r3, [r7, #8]
 8005ea6:	f003 0304 	and.w	r3, r3, #4
      ((CurrentError & HAL_I2C_ERROR_ARLO) == HAL_I2C_ERROR_ARLO) || \
 8005eaa:	2b00      	cmp	r3, #0
 8005eac:	d104      	bne.n	8005eb8 <I2C_ITError+0x208>
      ((CurrentError & HAL_I2C_ERROR_OVR) == HAL_I2C_ERROR_OVR))
 8005eae:	68bb      	ldr	r3, [r7, #8]
 8005eb0:	f003 0308 	and.w	r3, r3, #8
      ((CurrentError & HAL_I2C_ERROR_AF) == HAL_I2C_ERROR_AF)     || \
 8005eb4:	2b00      	cmp	r3, #0
 8005eb6:	d007      	beq.n	8005ec8 <I2C_ITError+0x218>
  {
    /* Disable EVT, BUF and ERR interrupt */
    __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 8005eb8:	687b      	ldr	r3, [r7, #4]
 8005eba:	681b      	ldr	r3, [r3, #0]
 8005ebc:	685a      	ldr	r2, [r3, #4]
 8005ebe:	687b      	ldr	r3, [r7, #4]
 8005ec0:	681b      	ldr	r3, [r3, #0]
 8005ec2:	f422 62e0 	bic.w	r2, r2, #1792	; 0x700
 8005ec6:	605a      	str	r2, [r3, #4]
  }

  /* So may inform upper layer that listen phase is stopped */
  /* during NACK error treatment */
  CurrentState = hi2c->State;
 8005ec8:	687b      	ldr	r3, [r7, #4]
 8005eca:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8005ece:	73fb      	strb	r3, [r7, #15]
  if (((hi2c->ErrorCode & HAL_I2C_ERROR_AF) == HAL_I2C_ERROR_AF) && (CurrentState == HAL_I2C_STATE_LISTEN))
 8005ed0:	687b      	ldr	r3, [r7, #4]
 8005ed2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005ed4:	f003 0304 	and.w	r3, r3, #4
 8005ed8:	2b04      	cmp	r3, #4
 8005eda:	d113      	bne.n	8005f04 <I2C_ITError+0x254>
 8005edc:	7bfb      	ldrb	r3, [r7, #15]
 8005ede:	2b28      	cmp	r3, #40	; 0x28
 8005ee0:	d110      	bne.n	8005f04 <I2C_ITError+0x254>
  {
    hi2c->XferOptions   = I2C_NO_OPTION_FRAME;
 8005ee2:	687b      	ldr	r3, [r7, #4]
 8005ee4:	4a0a      	ldr	r2, [pc, #40]	; (8005f10 <I2C_ITError+0x260>)
 8005ee6:	62da      	str	r2, [r3, #44]	; 0x2c
    hi2c->PreviousState = I2C_STATE_NONE;
 8005ee8:	687b      	ldr	r3, [r7, #4]
 8005eea:	2200      	movs	r2, #0
 8005eec:	631a      	str	r2, [r3, #48]	; 0x30
    hi2c->State         = HAL_I2C_STATE_READY;
 8005eee:	687b      	ldr	r3, [r7, #4]
 8005ef0:	2220      	movs	r2, #32
 8005ef2:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode          = HAL_I2C_MODE_NONE;
 8005ef6:	687b      	ldr	r3, [r7, #4]
 8005ef8:	2200      	movs	r2, #0
 8005efa:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

    /* Call the Listen Complete callback, to inform upper layer of the end of Listen usecase */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
    hi2c->ListenCpltCallback(hi2c);
#else
    HAL_I2C_ListenCpltCallback(hi2c);
 8005efe:	6878      	ldr	r0, [r7, #4]
 8005f00:	f7fe fec8 	bl	8004c94 <HAL_I2C_ListenCpltCallback>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }
}
 8005f04:	bf00      	nop
 8005f06:	3710      	adds	r7, #16
 8005f08:	46bd      	mov	sp, r7
 8005f0a:	bd80      	pop	{r7, pc}
 8005f0c:	080061b5 	.word	0x080061b5
 8005f10:	ffff0000 	.word	0xffff0000

08005f14 <I2C_MasterRequestWrite>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_MasterRequestWrite(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint32_t Timeout, uint32_t Tickstart)
{
 8005f14:	b580      	push	{r7, lr}
 8005f16:	b088      	sub	sp, #32
 8005f18:	af02      	add	r7, sp, #8
 8005f1a:	60f8      	str	r0, [r7, #12]
 8005f1c:	607a      	str	r2, [r7, #4]
 8005f1e:	603b      	str	r3, [r7, #0]
 8005f20:	460b      	mov	r3, r1
 8005f22:	817b      	strh	r3, [r7, #10]
  /* Declaration of temporary variable to prevent undefined behavior of volatile usage */
  uint32_t CurrentXferOptions = hi2c->XferOptions;
 8005f24:	68fb      	ldr	r3, [r7, #12]
 8005f26:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005f28:	617b      	str	r3, [r7, #20]

  /* Generate Start condition if first transfer */
  if ((CurrentXferOptions == I2C_FIRST_AND_LAST_FRAME) || (CurrentXferOptions == I2C_FIRST_FRAME) || (CurrentXferOptions == I2C_NO_OPTION_FRAME))
 8005f2a:	697b      	ldr	r3, [r7, #20]
 8005f2c:	2b08      	cmp	r3, #8
 8005f2e:	d006      	beq.n	8005f3e <I2C_MasterRequestWrite+0x2a>
 8005f30:	697b      	ldr	r3, [r7, #20]
 8005f32:	2b01      	cmp	r3, #1
 8005f34:	d003      	beq.n	8005f3e <I2C_MasterRequestWrite+0x2a>
 8005f36:	697b      	ldr	r3, [r7, #20]
 8005f38:	f513 3f80 	cmn.w	r3, #65536	; 0x10000
 8005f3c:	d108      	bne.n	8005f50 <I2C_MasterRequestWrite+0x3c>
  {
    /* Generate Start */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8005f3e:	68fb      	ldr	r3, [r7, #12]
 8005f40:	681b      	ldr	r3, [r3, #0]
 8005f42:	681a      	ldr	r2, [r3, #0]
 8005f44:	68fb      	ldr	r3, [r7, #12]
 8005f46:	681b      	ldr	r3, [r3, #0]
 8005f48:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8005f4c:	601a      	str	r2, [r3, #0]
 8005f4e:	e00b      	b.n	8005f68 <I2C_MasterRequestWrite+0x54>
  }
  else if (hi2c->PreviousState == I2C_STATE_MASTER_BUSY_RX)
 8005f50:	68fb      	ldr	r3, [r7, #12]
 8005f52:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005f54:	2b12      	cmp	r3, #18
 8005f56:	d107      	bne.n	8005f68 <I2C_MasterRequestWrite+0x54>
  {
    /* Generate ReStart */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8005f58:	68fb      	ldr	r3, [r7, #12]
 8005f5a:	681b      	ldr	r3, [r3, #0]
 8005f5c:	681a      	ldr	r2, [r3, #0]
 8005f5e:	68fb      	ldr	r3, [r7, #12]
 8005f60:	681b      	ldr	r3, [r3, #0]
 8005f62:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8005f66:	601a      	str	r2, [r3, #0]
  {
    /* Do nothing */
  }

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 8005f68:	683b      	ldr	r3, [r7, #0]
 8005f6a:	9300      	str	r3, [sp, #0]
 8005f6c:	687b      	ldr	r3, [r7, #4]
 8005f6e:	2200      	movs	r2, #0
 8005f70:	f04f 1101 	mov.w	r1, #65537	; 0x10001
 8005f74:	68f8      	ldr	r0, [r7, #12]
 8005f76:	f000 f9c5 	bl	8006304 <I2C_WaitOnFlagUntilTimeout>
 8005f7a:	4603      	mov	r3, r0
 8005f7c:	2b00      	cmp	r3, #0
 8005f7e:	d00d      	beq.n	8005f9c <I2C_MasterRequestWrite+0x88>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 8005f80:	68fb      	ldr	r3, [r7, #12]
 8005f82:	681b      	ldr	r3, [r3, #0]
 8005f84:	681b      	ldr	r3, [r3, #0]
 8005f86:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8005f8a:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8005f8e:	d103      	bne.n	8005f98 <I2C_MasterRequestWrite+0x84>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 8005f90:	68fb      	ldr	r3, [r7, #12]
 8005f92:	f44f 7200 	mov.w	r2, #512	; 0x200
 8005f96:	641a      	str	r2, [r3, #64]	; 0x40
    }
    return HAL_TIMEOUT;
 8005f98:	2303      	movs	r3, #3
 8005f9a:	e035      	b.n	8006008 <I2C_MasterRequestWrite+0xf4>
  }

  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 8005f9c:	68fb      	ldr	r3, [r7, #12]
 8005f9e:	691b      	ldr	r3, [r3, #16]
 8005fa0:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 8005fa4:	d108      	bne.n	8005fb8 <I2C_MasterRequestWrite+0xa4>
  {
    /* Send slave address */
    hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 8005fa6:	897b      	ldrh	r3, [r7, #10]
 8005fa8:	b2db      	uxtb	r3, r3
 8005faa:	461a      	mov	r2, r3
 8005fac:	68fb      	ldr	r3, [r7, #12]
 8005fae:	681b      	ldr	r3, [r3, #0]
 8005fb0:	f002 02fe 	and.w	r2, r2, #254	; 0xfe
 8005fb4:	611a      	str	r2, [r3, #16]
 8005fb6:	e01b      	b.n	8005ff0 <I2C_MasterRequestWrite+0xdc>
  }
  else
  {
    /* Send header of slave address */
    hi2c->Instance->DR = I2C_10BIT_HEADER_WRITE(DevAddress);
 8005fb8:	897b      	ldrh	r3, [r7, #10]
 8005fba:	11db      	asrs	r3, r3, #7
 8005fbc:	b2db      	uxtb	r3, r3
 8005fbe:	f003 0306 	and.w	r3, r3, #6
 8005fc2:	b2db      	uxtb	r3, r3
 8005fc4:	f063 030f 	orn	r3, r3, #15
 8005fc8:	b2da      	uxtb	r2, r3
 8005fca:	68fb      	ldr	r3, [r7, #12]
 8005fcc:	681b      	ldr	r3, [r3, #0]
 8005fce:	611a      	str	r2, [r3, #16]

    /* Wait until ADD10 flag is set */
    if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADD10, Timeout, Tickstart) != HAL_OK)
 8005fd0:	683b      	ldr	r3, [r7, #0]
 8005fd2:	687a      	ldr	r2, [r7, #4]
 8005fd4:	490e      	ldr	r1, [pc, #56]	; (8006010 <I2C_MasterRequestWrite+0xfc>)
 8005fd6:	68f8      	ldr	r0, [r7, #12]
 8005fd8:	f000 fa0e 	bl	80063f8 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8005fdc:	4603      	mov	r3, r0
 8005fde:	2b00      	cmp	r3, #0
 8005fe0:	d001      	beq.n	8005fe6 <I2C_MasterRequestWrite+0xd2>
    {
      return HAL_ERROR;
 8005fe2:	2301      	movs	r3, #1
 8005fe4:	e010      	b.n	8006008 <I2C_MasterRequestWrite+0xf4>
    }

    /* Send slave address */
    hi2c->Instance->DR = I2C_10BIT_ADDRESS(DevAddress);
 8005fe6:	897b      	ldrh	r3, [r7, #10]
 8005fe8:	b2da      	uxtb	r2, r3
 8005fea:	68fb      	ldr	r3, [r7, #12]
 8005fec:	681b      	ldr	r3, [r3, #0]
 8005fee:	611a      	str	r2, [r3, #16]
  }

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 8005ff0:	683b      	ldr	r3, [r7, #0]
 8005ff2:	687a      	ldr	r2, [r7, #4]
 8005ff4:	4907      	ldr	r1, [pc, #28]	; (8006014 <I2C_MasterRequestWrite+0x100>)
 8005ff6:	68f8      	ldr	r0, [r7, #12]
 8005ff8:	f000 f9fe 	bl	80063f8 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8005ffc:	4603      	mov	r3, r0
 8005ffe:	2b00      	cmp	r3, #0
 8006000:	d001      	beq.n	8006006 <I2C_MasterRequestWrite+0xf2>
  {
    return HAL_ERROR;
 8006002:	2301      	movs	r3, #1
 8006004:	e000      	b.n	8006008 <I2C_MasterRequestWrite+0xf4>
  }

  return HAL_OK;
 8006006:	2300      	movs	r3, #0
}
 8006008:	4618      	mov	r0, r3
 800600a:	3718      	adds	r7, #24
 800600c:	46bd      	mov	sp, r7
 800600e:	bd80      	pop	{r7, pc}
 8006010:	00010008 	.word	0x00010008
 8006014:	00010002 	.word	0x00010002

08006018 <I2C_MasterRequestRead>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_MasterRequestRead(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint32_t Timeout, uint32_t Tickstart)
{
 8006018:	b580      	push	{r7, lr}
 800601a:	b088      	sub	sp, #32
 800601c:	af02      	add	r7, sp, #8
 800601e:	60f8      	str	r0, [r7, #12]
 8006020:	607a      	str	r2, [r7, #4]
 8006022:	603b      	str	r3, [r7, #0]
 8006024:	460b      	mov	r3, r1
 8006026:	817b      	strh	r3, [r7, #10]
  /* Declaration of temporary variable to prevent undefined behavior of volatile usage */
  uint32_t CurrentXferOptions = hi2c->XferOptions;
 8006028:	68fb      	ldr	r3, [r7, #12]
 800602a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800602c:	617b      	str	r3, [r7, #20]

  /* Enable Acknowledge */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 800602e:	68fb      	ldr	r3, [r7, #12]
 8006030:	681b      	ldr	r3, [r3, #0]
 8006032:	681a      	ldr	r2, [r3, #0]
 8006034:	68fb      	ldr	r3, [r7, #12]
 8006036:	681b      	ldr	r3, [r3, #0]
 8006038:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 800603c:	601a      	str	r2, [r3, #0]

  /* Generate Start condition if first transfer */
  if ((CurrentXferOptions == I2C_FIRST_AND_LAST_FRAME) || (CurrentXferOptions == I2C_FIRST_FRAME)  || (CurrentXferOptions == I2C_NO_OPTION_FRAME))
 800603e:	697b      	ldr	r3, [r7, #20]
 8006040:	2b08      	cmp	r3, #8
 8006042:	d006      	beq.n	8006052 <I2C_MasterRequestRead+0x3a>
 8006044:	697b      	ldr	r3, [r7, #20]
 8006046:	2b01      	cmp	r3, #1
 8006048:	d003      	beq.n	8006052 <I2C_MasterRequestRead+0x3a>
 800604a:	697b      	ldr	r3, [r7, #20]
 800604c:	f513 3f80 	cmn.w	r3, #65536	; 0x10000
 8006050:	d108      	bne.n	8006064 <I2C_MasterRequestRead+0x4c>
  {
    /* Generate Start */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8006052:	68fb      	ldr	r3, [r7, #12]
 8006054:	681b      	ldr	r3, [r3, #0]
 8006056:	681a      	ldr	r2, [r3, #0]
 8006058:	68fb      	ldr	r3, [r7, #12]
 800605a:	681b      	ldr	r3, [r3, #0]
 800605c:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8006060:	601a      	str	r2, [r3, #0]
 8006062:	e00b      	b.n	800607c <I2C_MasterRequestRead+0x64>
  }
  else if (hi2c->PreviousState == I2C_STATE_MASTER_BUSY_TX)
 8006064:	68fb      	ldr	r3, [r7, #12]
 8006066:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8006068:	2b11      	cmp	r3, #17
 800606a:	d107      	bne.n	800607c <I2C_MasterRequestRead+0x64>
  {
    /* Generate ReStart */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 800606c:	68fb      	ldr	r3, [r7, #12]
 800606e:	681b      	ldr	r3, [r3, #0]
 8006070:	681a      	ldr	r2, [r3, #0]
 8006072:	68fb      	ldr	r3, [r7, #12]
 8006074:	681b      	ldr	r3, [r3, #0]
 8006076:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 800607a:	601a      	str	r2, [r3, #0]
  {
    /* Do nothing */
  }

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 800607c:	683b      	ldr	r3, [r7, #0]
 800607e:	9300      	str	r3, [sp, #0]
 8006080:	687b      	ldr	r3, [r7, #4]
 8006082:	2200      	movs	r2, #0
 8006084:	f04f 1101 	mov.w	r1, #65537	; 0x10001
 8006088:	68f8      	ldr	r0, [r7, #12]
 800608a:	f000 f93b 	bl	8006304 <I2C_WaitOnFlagUntilTimeout>
 800608e:	4603      	mov	r3, r0
 8006090:	2b00      	cmp	r3, #0
 8006092:	d00d      	beq.n	80060b0 <I2C_MasterRequestRead+0x98>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 8006094:	68fb      	ldr	r3, [r7, #12]
 8006096:	681b      	ldr	r3, [r3, #0]
 8006098:	681b      	ldr	r3, [r3, #0]
 800609a:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800609e:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 80060a2:	d103      	bne.n	80060ac <I2C_MasterRequestRead+0x94>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 80060a4:	68fb      	ldr	r3, [r7, #12]
 80060a6:	f44f 7200 	mov.w	r2, #512	; 0x200
 80060aa:	641a      	str	r2, [r3, #64]	; 0x40
    }
    return HAL_TIMEOUT;
 80060ac:	2303      	movs	r3, #3
 80060ae:	e079      	b.n	80061a4 <I2C_MasterRequestRead+0x18c>
  }

  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 80060b0:	68fb      	ldr	r3, [r7, #12]
 80060b2:	691b      	ldr	r3, [r3, #16]
 80060b4:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 80060b8:	d108      	bne.n	80060cc <I2C_MasterRequestRead+0xb4>
  {
    /* Send slave address */
    hi2c->Instance->DR = I2C_7BIT_ADD_READ(DevAddress);
 80060ba:	897b      	ldrh	r3, [r7, #10]
 80060bc:	b2db      	uxtb	r3, r3
 80060be:	f043 0301 	orr.w	r3, r3, #1
 80060c2:	b2da      	uxtb	r2, r3
 80060c4:	68fb      	ldr	r3, [r7, #12]
 80060c6:	681b      	ldr	r3, [r3, #0]
 80060c8:	611a      	str	r2, [r3, #16]
 80060ca:	e05f      	b.n	800618c <I2C_MasterRequestRead+0x174>
  }
  else
  {
    /* Send header of slave address */
    hi2c->Instance->DR = I2C_10BIT_HEADER_WRITE(DevAddress);
 80060cc:	897b      	ldrh	r3, [r7, #10]
 80060ce:	11db      	asrs	r3, r3, #7
 80060d0:	b2db      	uxtb	r3, r3
 80060d2:	f003 0306 	and.w	r3, r3, #6
 80060d6:	b2db      	uxtb	r3, r3
 80060d8:	f063 030f 	orn	r3, r3, #15
 80060dc:	b2da      	uxtb	r2, r3
 80060de:	68fb      	ldr	r3, [r7, #12]
 80060e0:	681b      	ldr	r3, [r3, #0]
 80060e2:	611a      	str	r2, [r3, #16]

    /* Wait until ADD10 flag is set */
    if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADD10, Timeout, Tickstart) != HAL_OK)
 80060e4:	683b      	ldr	r3, [r7, #0]
 80060e6:	687a      	ldr	r2, [r7, #4]
 80060e8:	4930      	ldr	r1, [pc, #192]	; (80061ac <I2C_MasterRequestRead+0x194>)
 80060ea:	68f8      	ldr	r0, [r7, #12]
 80060ec:	f000 f984 	bl	80063f8 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 80060f0:	4603      	mov	r3, r0
 80060f2:	2b00      	cmp	r3, #0
 80060f4:	d001      	beq.n	80060fa <I2C_MasterRequestRead+0xe2>
    {
      return HAL_ERROR;
 80060f6:	2301      	movs	r3, #1
 80060f8:	e054      	b.n	80061a4 <I2C_MasterRequestRead+0x18c>
    }

    /* Send slave address */
    hi2c->Instance->DR = I2C_10BIT_ADDRESS(DevAddress);
 80060fa:	897b      	ldrh	r3, [r7, #10]
 80060fc:	b2da      	uxtb	r2, r3
 80060fe:	68fb      	ldr	r3, [r7, #12]
 8006100:	681b      	ldr	r3, [r3, #0]
 8006102:	611a      	str	r2, [r3, #16]

    /* Wait until ADDR flag is set */
    if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 8006104:	683b      	ldr	r3, [r7, #0]
 8006106:	687a      	ldr	r2, [r7, #4]
 8006108:	4929      	ldr	r1, [pc, #164]	; (80061b0 <I2C_MasterRequestRead+0x198>)
 800610a:	68f8      	ldr	r0, [r7, #12]
 800610c:	f000 f974 	bl	80063f8 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8006110:	4603      	mov	r3, r0
 8006112:	2b00      	cmp	r3, #0
 8006114:	d001      	beq.n	800611a <I2C_MasterRequestRead+0x102>
    {
      return HAL_ERROR;
 8006116:	2301      	movs	r3, #1
 8006118:	e044      	b.n	80061a4 <I2C_MasterRequestRead+0x18c>
    }

    /* Clear ADDR flag */
    __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 800611a:	2300      	movs	r3, #0
 800611c:	613b      	str	r3, [r7, #16]
 800611e:	68fb      	ldr	r3, [r7, #12]
 8006120:	681b      	ldr	r3, [r3, #0]
 8006122:	695b      	ldr	r3, [r3, #20]
 8006124:	613b      	str	r3, [r7, #16]
 8006126:	68fb      	ldr	r3, [r7, #12]
 8006128:	681b      	ldr	r3, [r3, #0]
 800612a:	699b      	ldr	r3, [r3, #24]
 800612c:	613b      	str	r3, [r7, #16]
 800612e:	693b      	ldr	r3, [r7, #16]

    /* Generate Restart */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8006130:	68fb      	ldr	r3, [r7, #12]
 8006132:	681b      	ldr	r3, [r3, #0]
 8006134:	681a      	ldr	r2, [r3, #0]
 8006136:	68fb      	ldr	r3, [r7, #12]
 8006138:	681b      	ldr	r3, [r3, #0]
 800613a:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 800613e:	601a      	str	r2, [r3, #0]

    /* Wait until SB flag is set */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 8006140:	683b      	ldr	r3, [r7, #0]
 8006142:	9300      	str	r3, [sp, #0]
 8006144:	687b      	ldr	r3, [r7, #4]
 8006146:	2200      	movs	r2, #0
 8006148:	f04f 1101 	mov.w	r1, #65537	; 0x10001
 800614c:	68f8      	ldr	r0, [r7, #12]
 800614e:	f000 f8d9 	bl	8006304 <I2C_WaitOnFlagUntilTimeout>
 8006152:	4603      	mov	r3, r0
 8006154:	2b00      	cmp	r3, #0
 8006156:	d00d      	beq.n	8006174 <I2C_MasterRequestRead+0x15c>
    {
      if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 8006158:	68fb      	ldr	r3, [r7, #12]
 800615a:	681b      	ldr	r3, [r3, #0]
 800615c:	681b      	ldr	r3, [r3, #0]
 800615e:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8006162:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8006166:	d103      	bne.n	8006170 <I2C_MasterRequestRead+0x158>
      {
        hi2c->ErrorCode = HAL_I2C_WRONG_START;
 8006168:	68fb      	ldr	r3, [r7, #12]
 800616a:	f44f 7200 	mov.w	r2, #512	; 0x200
 800616e:	641a      	str	r2, [r3, #64]	; 0x40
      }
      return HAL_TIMEOUT;
 8006170:	2303      	movs	r3, #3
 8006172:	e017      	b.n	80061a4 <I2C_MasterRequestRead+0x18c>
    }

    /* Send header of slave address */
    hi2c->Instance->DR = I2C_10BIT_HEADER_READ(DevAddress);
 8006174:	897b      	ldrh	r3, [r7, #10]
 8006176:	11db      	asrs	r3, r3, #7
 8006178:	b2db      	uxtb	r3, r3
 800617a:	f003 0306 	and.w	r3, r3, #6
 800617e:	b2db      	uxtb	r3, r3
 8006180:	f063 030e 	orn	r3, r3, #14
 8006184:	b2da      	uxtb	r2, r3
 8006186:	68fb      	ldr	r3, [r7, #12]
 8006188:	681b      	ldr	r3, [r3, #0]
 800618a:	611a      	str	r2, [r3, #16]
  }

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 800618c:	683b      	ldr	r3, [r7, #0]
 800618e:	687a      	ldr	r2, [r7, #4]
 8006190:	4907      	ldr	r1, [pc, #28]	; (80061b0 <I2C_MasterRequestRead+0x198>)
 8006192:	68f8      	ldr	r0, [r7, #12]
 8006194:	f000 f930 	bl	80063f8 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8006198:	4603      	mov	r3, r0
 800619a:	2b00      	cmp	r3, #0
 800619c:	d001      	beq.n	80061a2 <I2C_MasterRequestRead+0x18a>
  {
    return HAL_ERROR;
 800619e:	2301      	movs	r3, #1
 80061a0:	e000      	b.n	80061a4 <I2C_MasterRequestRead+0x18c>
  }

  return HAL_OK;
 80061a2:	2300      	movs	r3, #0
}
 80061a4:	4618      	mov	r0, r3
 80061a6:	3718      	adds	r7, #24
 80061a8:	46bd      	mov	sp, r7
 80061aa:	bd80      	pop	{r7, pc}
 80061ac:	00010008 	.word	0x00010008
 80061b0:	00010002 	.word	0x00010002

080061b4 <I2C_DMAAbort>:
  *        (To be called at end of DMA Abort procedure).
  * @param hdma DMA handle.
  * @retval None
  */
static void I2C_DMAAbort(DMA_HandleTypeDef *hdma)
{
 80061b4:	b580      	push	{r7, lr}
 80061b6:	b086      	sub	sp, #24
 80061b8:	af00      	add	r7, sp, #0
 80061ba:	6078      	str	r0, [r7, #4]
  __IO uint32_t count = 0U;
 80061bc:	2300      	movs	r3, #0
 80061be:	60fb      	str	r3, [r7, #12]
  I2C_HandleTypeDef *hi2c = (I2C_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent; /* Derogation MISRAC2012-Rule-11.5 */
 80061c0:	687b      	ldr	r3, [r7, #4]
 80061c2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80061c4:	617b      	str	r3, [r7, #20]

  /* Declaration of temporary variable to prevent undefined behavior of volatile usage */
  HAL_I2C_StateTypeDef CurrentState = hi2c->State;
 80061c6:	697b      	ldr	r3, [r7, #20]
 80061c8:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80061cc:	74fb      	strb	r3, [r7, #19]

  /* During abort treatment, check that there is no pending STOP request */
  /* Wait until STOP flag is reset */
  count = I2C_TIMEOUT_FLAG * (SystemCoreClock / 25U / 1000U);
 80061ce:	4b4b      	ldr	r3, [pc, #300]	; (80062fc <I2C_DMAAbort+0x148>)
 80061d0:	681b      	ldr	r3, [r3, #0]
 80061d2:	08db      	lsrs	r3, r3, #3
 80061d4:	4a4a      	ldr	r2, [pc, #296]	; (8006300 <I2C_DMAAbort+0x14c>)
 80061d6:	fba2 2303 	umull	r2, r3, r2, r3
 80061da:	0a1a      	lsrs	r2, r3, #8
 80061dc:	4613      	mov	r3, r2
 80061de:	009b      	lsls	r3, r3, #2
 80061e0:	4413      	add	r3, r2
 80061e2:	00da      	lsls	r2, r3, #3
 80061e4:	1ad3      	subs	r3, r2, r3
 80061e6:	60fb      	str	r3, [r7, #12]
  do
  {
    if (count == 0U)
 80061e8:	68fb      	ldr	r3, [r7, #12]
 80061ea:	2b00      	cmp	r3, #0
 80061ec:	d106      	bne.n	80061fc <I2C_DMAAbort+0x48>
    {
      hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 80061ee:	697b      	ldr	r3, [r7, #20]
 80061f0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80061f2:	f043 0220 	orr.w	r2, r3, #32
 80061f6:	697b      	ldr	r3, [r7, #20]
 80061f8:	641a      	str	r2, [r3, #64]	; 0x40
      break;
 80061fa:	e00a      	b.n	8006212 <I2C_DMAAbort+0x5e>
    }
    count--;
 80061fc:	68fb      	ldr	r3, [r7, #12]
 80061fe:	3b01      	subs	r3, #1
 8006200:	60fb      	str	r3, [r7, #12]
  }
  while (READ_BIT(hi2c->Instance->CR1, I2C_CR1_STOP) == I2C_CR1_STOP);
 8006202:	697b      	ldr	r3, [r7, #20]
 8006204:	681b      	ldr	r3, [r3, #0]
 8006206:	681b      	ldr	r3, [r3, #0]
 8006208:	f403 7300 	and.w	r3, r3, #512	; 0x200
 800620c:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8006210:	d0ea      	beq.n	80061e8 <I2C_DMAAbort+0x34>

  /* Clear Complete callback */
  if (hi2c->hdmatx != NULL)
 8006212:	697b      	ldr	r3, [r7, #20]
 8006214:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8006216:	2b00      	cmp	r3, #0
 8006218:	d003      	beq.n	8006222 <I2C_DMAAbort+0x6e>
  {
    hi2c->hdmatx->XferCpltCallback = NULL;
 800621a:	697b      	ldr	r3, [r7, #20]
 800621c:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800621e:	2200      	movs	r2, #0
 8006220:	629a      	str	r2, [r3, #40]	; 0x28
  }
  if (hi2c->hdmarx != NULL)
 8006222:	697b      	ldr	r3, [r7, #20]
 8006224:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006226:	2b00      	cmp	r3, #0
 8006228:	d003      	beq.n	8006232 <I2C_DMAAbort+0x7e>
  {
    hi2c->hdmarx->XferCpltCallback = NULL;
 800622a:	697b      	ldr	r3, [r7, #20]
 800622c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800622e:	2200      	movs	r2, #0
 8006230:	629a      	str	r2, [r3, #40]	; 0x28
  }

  /* Disable Acknowledge */
  CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8006232:	697b      	ldr	r3, [r7, #20]
 8006234:	681b      	ldr	r3, [r3, #0]
 8006236:	681a      	ldr	r2, [r3, #0]
 8006238:	697b      	ldr	r3, [r7, #20]
 800623a:	681b      	ldr	r3, [r3, #0]
 800623c:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8006240:	601a      	str	r2, [r3, #0]

  hi2c->XferCount = 0U;
 8006242:	697b      	ldr	r3, [r7, #20]
 8006244:	2200      	movs	r2, #0
 8006246:	855a      	strh	r2, [r3, #42]	; 0x2a

  /* Reset XferAbortCallback */
  if (hi2c->hdmatx != NULL)
 8006248:	697b      	ldr	r3, [r7, #20]
 800624a:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800624c:	2b00      	cmp	r3, #0
 800624e:	d003      	beq.n	8006258 <I2C_DMAAbort+0xa4>
  {
    hi2c->hdmatx->XferAbortCallback = NULL;
 8006250:	697b      	ldr	r3, [r7, #20]
 8006252:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8006254:	2200      	movs	r2, #0
 8006256:	635a      	str	r2, [r3, #52]	; 0x34
  }
  if (hi2c->hdmarx != NULL)
 8006258:	697b      	ldr	r3, [r7, #20]
 800625a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800625c:	2b00      	cmp	r3, #0
 800625e:	d003      	beq.n	8006268 <I2C_DMAAbort+0xb4>
  {
    hi2c->hdmarx->XferAbortCallback = NULL;
 8006260:	697b      	ldr	r3, [r7, #20]
 8006262:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006264:	2200      	movs	r2, #0
 8006266:	635a      	str	r2, [r3, #52]	; 0x34
  }

  /* Disable I2C peripheral to prevent dummy data in buffer */
  __HAL_I2C_DISABLE(hi2c);
 8006268:	697b      	ldr	r3, [r7, #20]
 800626a:	681b      	ldr	r3, [r3, #0]
 800626c:	681a      	ldr	r2, [r3, #0]
 800626e:	697b      	ldr	r3, [r7, #20]
 8006270:	681b      	ldr	r3, [r3, #0]
 8006272:	f022 0201 	bic.w	r2, r2, #1
 8006276:	601a      	str	r2, [r3, #0]

  /* Check if come from abort from user */
  if (hi2c->State == HAL_I2C_STATE_ABORT)
 8006278:	697b      	ldr	r3, [r7, #20]
 800627a:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800627e:	b2db      	uxtb	r3, r3
 8006280:	2b60      	cmp	r3, #96	; 0x60
 8006282:	d10e      	bne.n	80062a2 <I2C_DMAAbort+0xee>
  {
    hi2c->State         = HAL_I2C_STATE_READY;
 8006284:	697b      	ldr	r3, [r7, #20]
 8006286:	2220      	movs	r2, #32
 8006288:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode          = HAL_I2C_MODE_NONE;
 800628c:	697b      	ldr	r3, [r7, #20]
 800628e:	2200      	movs	r2, #0
 8006290:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    hi2c->ErrorCode     = HAL_I2C_ERROR_NONE;
 8006294:	697b      	ldr	r3, [r7, #20]
 8006296:	2200      	movs	r2, #0
 8006298:	641a      	str	r2, [r3, #64]	; 0x40

    /* Call the corresponding callback to inform upper layer of End of Transfer */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
    hi2c->AbortCpltCallback(hi2c);
#else
    HAL_I2C_AbortCpltCallback(hi2c);
 800629a:	6978      	ldr	r0, [r7, #20]
 800629c:	f7fe fd1e 	bl	8004cdc <HAL_I2C_AbortCpltCallback>
    hi2c->ErrorCallback(hi2c);
#else
    HAL_I2C_ErrorCallback(hi2c);
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }
}
 80062a0:	e027      	b.n	80062f2 <I2C_DMAAbort+0x13e>
    if (((uint32_t)CurrentState & (uint32_t)HAL_I2C_STATE_LISTEN) == (uint32_t)HAL_I2C_STATE_LISTEN)
 80062a2:	7cfb      	ldrb	r3, [r7, #19]
 80062a4:	f003 0328 	and.w	r3, r3, #40	; 0x28
 80062a8:	2b28      	cmp	r3, #40	; 0x28
 80062aa:	d117      	bne.n	80062dc <I2C_DMAAbort+0x128>
      __HAL_I2C_ENABLE(hi2c);
 80062ac:	697b      	ldr	r3, [r7, #20]
 80062ae:	681b      	ldr	r3, [r3, #0]
 80062b0:	681a      	ldr	r2, [r3, #0]
 80062b2:	697b      	ldr	r3, [r7, #20]
 80062b4:	681b      	ldr	r3, [r3, #0]
 80062b6:	f042 0201 	orr.w	r2, r2, #1
 80062ba:	601a      	str	r2, [r3, #0]
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 80062bc:	697b      	ldr	r3, [r7, #20]
 80062be:	681b      	ldr	r3, [r3, #0]
 80062c0:	681a      	ldr	r2, [r3, #0]
 80062c2:	697b      	ldr	r3, [r7, #20]
 80062c4:	681b      	ldr	r3, [r3, #0]
 80062c6:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 80062ca:	601a      	str	r2, [r3, #0]
      hi2c->PreviousState = I2C_STATE_NONE;
 80062cc:	697b      	ldr	r3, [r7, #20]
 80062ce:	2200      	movs	r2, #0
 80062d0:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State = HAL_I2C_STATE_LISTEN;
 80062d2:	697b      	ldr	r3, [r7, #20]
 80062d4:	2228      	movs	r2, #40	; 0x28
 80062d6:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
 80062da:	e007      	b.n	80062ec <I2C_DMAAbort+0x138>
      hi2c->State = HAL_I2C_STATE_READY;
 80062dc:	697b      	ldr	r3, [r7, #20]
 80062de:	2220      	movs	r2, #32
 80062e0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
      hi2c->Mode = HAL_I2C_MODE_NONE;
 80062e4:	697b      	ldr	r3, [r7, #20]
 80062e6:	2200      	movs	r2, #0
 80062e8:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    HAL_I2C_ErrorCallback(hi2c);
 80062ec:	6978      	ldr	r0, [r7, #20]
 80062ee:	f7fe fcec 	bl	8004cca <HAL_I2C_ErrorCallback>
}
 80062f2:	bf00      	nop
 80062f4:	3718      	adds	r7, #24
 80062f6:	46bd      	mov	sp, r7
 80062f8:	bd80      	pop	{r7, pc}
 80062fa:	bf00      	nop
 80062fc:	20000008 	.word	0x20000008
 8006300:	14f8b589 	.word	0x14f8b589

08006304 <I2C_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status, uint32_t Timeout, uint32_t Tickstart)
{
 8006304:	b580      	push	{r7, lr}
 8006306:	b084      	sub	sp, #16
 8006308:	af00      	add	r7, sp, #0
 800630a:	60f8      	str	r0, [r7, #12]
 800630c:	60b9      	str	r1, [r7, #8]
 800630e:	603b      	str	r3, [r7, #0]
 8006310:	4613      	mov	r3, r2
 8006312:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8006314:	e048      	b.n	80063a8 <I2C_WaitOnFlagUntilTimeout+0xa4>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8006316:	683b      	ldr	r3, [r7, #0]
 8006318:	f1b3 3fff 	cmp.w	r3, #4294967295
 800631c:	d044      	beq.n	80063a8 <I2C_WaitOnFlagUntilTimeout+0xa4>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800631e:	f7fc fee3 	bl	80030e8 <HAL_GetTick>
 8006322:	4602      	mov	r2, r0
 8006324:	69bb      	ldr	r3, [r7, #24]
 8006326:	1ad3      	subs	r3, r2, r3
 8006328:	683a      	ldr	r2, [r7, #0]
 800632a:	429a      	cmp	r2, r3
 800632c:	d302      	bcc.n	8006334 <I2C_WaitOnFlagUntilTimeout+0x30>
 800632e:	683b      	ldr	r3, [r7, #0]
 8006330:	2b00      	cmp	r3, #0
 8006332:	d139      	bne.n	80063a8 <I2C_WaitOnFlagUntilTimeout+0xa4>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, Flag) == Status))
 8006334:	68bb      	ldr	r3, [r7, #8]
 8006336:	0c1b      	lsrs	r3, r3, #16
 8006338:	b2db      	uxtb	r3, r3
 800633a:	2b01      	cmp	r3, #1
 800633c:	d10d      	bne.n	800635a <I2C_WaitOnFlagUntilTimeout+0x56>
 800633e:	68fb      	ldr	r3, [r7, #12]
 8006340:	681b      	ldr	r3, [r3, #0]
 8006342:	695b      	ldr	r3, [r3, #20]
 8006344:	43da      	mvns	r2, r3
 8006346:	68bb      	ldr	r3, [r7, #8]
 8006348:	4013      	ands	r3, r2
 800634a:	b29b      	uxth	r3, r3
 800634c:	2b00      	cmp	r3, #0
 800634e:	bf0c      	ite	eq
 8006350:	2301      	moveq	r3, #1
 8006352:	2300      	movne	r3, #0
 8006354:	b2db      	uxtb	r3, r3
 8006356:	461a      	mov	r2, r3
 8006358:	e00c      	b.n	8006374 <I2C_WaitOnFlagUntilTimeout+0x70>
 800635a:	68fb      	ldr	r3, [r7, #12]
 800635c:	681b      	ldr	r3, [r3, #0]
 800635e:	699b      	ldr	r3, [r3, #24]
 8006360:	43da      	mvns	r2, r3
 8006362:	68bb      	ldr	r3, [r7, #8]
 8006364:	4013      	ands	r3, r2
 8006366:	b29b      	uxth	r3, r3
 8006368:	2b00      	cmp	r3, #0
 800636a:	bf0c      	ite	eq
 800636c:	2301      	moveq	r3, #1
 800636e:	2300      	movne	r3, #0
 8006370:	b2db      	uxtb	r3, r3
 8006372:	461a      	mov	r2, r3
 8006374:	79fb      	ldrb	r3, [r7, #7]
 8006376:	429a      	cmp	r2, r3
 8006378:	d116      	bne.n	80063a8 <I2C_WaitOnFlagUntilTimeout+0xa4>
        {
          hi2c->PreviousState     = I2C_STATE_NONE;
 800637a:	68fb      	ldr	r3, [r7, #12]
 800637c:	2200      	movs	r2, #0
 800637e:	631a      	str	r2, [r3, #48]	; 0x30
          hi2c->State             = HAL_I2C_STATE_READY;
 8006380:	68fb      	ldr	r3, [r7, #12]
 8006382:	2220      	movs	r2, #32
 8006384:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
          hi2c->Mode              = HAL_I2C_MODE_NONE;
 8006388:	68fb      	ldr	r3, [r7, #12]
 800638a:	2200      	movs	r2, #0
 800638c:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
          hi2c->ErrorCode         |= HAL_I2C_ERROR_TIMEOUT;
 8006390:	68fb      	ldr	r3, [r7, #12]
 8006392:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006394:	f043 0220 	orr.w	r2, r3, #32
 8006398:	68fb      	ldr	r3, [r7, #12]
 800639a:	641a      	str	r2, [r3, #64]	; 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 800639c:	68fb      	ldr	r3, [r7, #12]
 800639e:	2200      	movs	r2, #0
 80063a0:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

          return HAL_ERROR;
 80063a4:	2301      	movs	r3, #1
 80063a6:	e023      	b.n	80063f0 <I2C_WaitOnFlagUntilTimeout+0xec>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 80063a8:	68bb      	ldr	r3, [r7, #8]
 80063aa:	0c1b      	lsrs	r3, r3, #16
 80063ac:	b2db      	uxtb	r3, r3
 80063ae:	2b01      	cmp	r3, #1
 80063b0:	d10d      	bne.n	80063ce <I2C_WaitOnFlagUntilTimeout+0xca>
 80063b2:	68fb      	ldr	r3, [r7, #12]
 80063b4:	681b      	ldr	r3, [r3, #0]
 80063b6:	695b      	ldr	r3, [r3, #20]
 80063b8:	43da      	mvns	r2, r3
 80063ba:	68bb      	ldr	r3, [r7, #8]
 80063bc:	4013      	ands	r3, r2
 80063be:	b29b      	uxth	r3, r3
 80063c0:	2b00      	cmp	r3, #0
 80063c2:	bf0c      	ite	eq
 80063c4:	2301      	moveq	r3, #1
 80063c6:	2300      	movne	r3, #0
 80063c8:	b2db      	uxtb	r3, r3
 80063ca:	461a      	mov	r2, r3
 80063cc:	e00c      	b.n	80063e8 <I2C_WaitOnFlagUntilTimeout+0xe4>
 80063ce:	68fb      	ldr	r3, [r7, #12]
 80063d0:	681b      	ldr	r3, [r3, #0]
 80063d2:	699b      	ldr	r3, [r3, #24]
 80063d4:	43da      	mvns	r2, r3
 80063d6:	68bb      	ldr	r3, [r7, #8]
 80063d8:	4013      	ands	r3, r2
 80063da:	b29b      	uxth	r3, r3
 80063dc:	2b00      	cmp	r3, #0
 80063de:	bf0c      	ite	eq
 80063e0:	2301      	moveq	r3, #1
 80063e2:	2300      	movne	r3, #0
 80063e4:	b2db      	uxtb	r3, r3
 80063e6:	461a      	mov	r2, r3
 80063e8:	79fb      	ldrb	r3, [r7, #7]
 80063ea:	429a      	cmp	r2, r3
 80063ec:	d093      	beq.n	8006316 <I2C_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 80063ee:	2300      	movs	r3, #0
}
 80063f0:	4618      	mov	r0, r3
 80063f2:	3710      	adds	r7, #16
 80063f4:	46bd      	mov	sp, r7
 80063f6:	bd80      	pop	{r7, pc}

080063f8 <I2C_WaitOnMasterAddressFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnMasterAddressFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, uint32_t Timeout, uint32_t Tickstart)
{
 80063f8:	b580      	push	{r7, lr}
 80063fa:	b084      	sub	sp, #16
 80063fc:	af00      	add	r7, sp, #0
 80063fe:	60f8      	str	r0, [r7, #12]
 8006400:	60b9      	str	r1, [r7, #8]
 8006402:	607a      	str	r2, [r7, #4]
 8006404:	603b      	str	r3, [r7, #0]
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 8006406:	e071      	b.n	80064ec <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
  {
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 8006408:	68fb      	ldr	r3, [r7, #12]
 800640a:	681b      	ldr	r3, [r3, #0]
 800640c:	695b      	ldr	r3, [r3, #20]
 800640e:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8006412:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8006416:	d123      	bne.n	8006460 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x68>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8006418:	68fb      	ldr	r3, [r7, #12]
 800641a:	681b      	ldr	r3, [r3, #0]
 800641c:	681a      	ldr	r2, [r3, #0]
 800641e:	68fb      	ldr	r3, [r7, #12]
 8006420:	681b      	ldr	r3, [r3, #0]
 8006422:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8006426:	601a      	str	r2, [r3, #0]

      /* Clear AF Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8006428:	68fb      	ldr	r3, [r7, #12]
 800642a:	681b      	ldr	r3, [r3, #0]
 800642c:	f46f 6280 	mvn.w	r2, #1024	; 0x400
 8006430:	615a      	str	r2, [r3, #20]

      hi2c->PreviousState       = I2C_STATE_NONE;
 8006432:	68fb      	ldr	r3, [r7, #12]
 8006434:	2200      	movs	r2, #0
 8006436:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 8006438:	68fb      	ldr	r3, [r7, #12]
 800643a:	2220      	movs	r2, #32
 800643c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 8006440:	68fb      	ldr	r3, [r7, #12]
 8006442:	2200      	movs	r2, #0
 8006444:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 8006448:	68fb      	ldr	r3, [r7, #12]
 800644a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800644c:	f043 0204 	orr.w	r2, r3, #4
 8006450:	68fb      	ldr	r3, [r7, #12]
 8006452:	641a      	str	r2, [r3, #64]	; 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8006454:	68fb      	ldr	r3, [r7, #12]
 8006456:	2200      	movs	r2, #0
 8006458:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

      return HAL_ERROR;
 800645c:	2301      	movs	r3, #1
 800645e:	e067      	b.n	8006530 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x138>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8006460:	687b      	ldr	r3, [r7, #4]
 8006462:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006466:	d041      	beq.n	80064ec <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8006468:	f7fc fe3e 	bl	80030e8 <HAL_GetTick>
 800646c:	4602      	mov	r2, r0
 800646e:	683b      	ldr	r3, [r7, #0]
 8006470:	1ad3      	subs	r3, r2, r3
 8006472:	687a      	ldr	r2, [r7, #4]
 8006474:	429a      	cmp	r2, r3
 8006476:	d302      	bcc.n	800647e <I2C_WaitOnMasterAddressFlagUntilTimeout+0x86>
 8006478:	687b      	ldr	r3, [r7, #4]
 800647a:	2b00      	cmp	r3, #0
 800647c:	d136      	bne.n	80064ec <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET))
 800647e:	68bb      	ldr	r3, [r7, #8]
 8006480:	0c1b      	lsrs	r3, r3, #16
 8006482:	b2db      	uxtb	r3, r3
 8006484:	2b01      	cmp	r3, #1
 8006486:	d10c      	bne.n	80064a2 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xaa>
 8006488:	68fb      	ldr	r3, [r7, #12]
 800648a:	681b      	ldr	r3, [r3, #0]
 800648c:	695b      	ldr	r3, [r3, #20]
 800648e:	43da      	mvns	r2, r3
 8006490:	68bb      	ldr	r3, [r7, #8]
 8006492:	4013      	ands	r3, r2
 8006494:	b29b      	uxth	r3, r3
 8006496:	2b00      	cmp	r3, #0
 8006498:	bf14      	ite	ne
 800649a:	2301      	movne	r3, #1
 800649c:	2300      	moveq	r3, #0
 800649e:	b2db      	uxtb	r3, r3
 80064a0:	e00b      	b.n	80064ba <I2C_WaitOnMasterAddressFlagUntilTimeout+0xc2>
 80064a2:	68fb      	ldr	r3, [r7, #12]
 80064a4:	681b      	ldr	r3, [r3, #0]
 80064a6:	699b      	ldr	r3, [r3, #24]
 80064a8:	43da      	mvns	r2, r3
 80064aa:	68bb      	ldr	r3, [r7, #8]
 80064ac:	4013      	ands	r3, r2
 80064ae:	b29b      	uxth	r3, r3
 80064b0:	2b00      	cmp	r3, #0
 80064b2:	bf14      	ite	ne
 80064b4:	2301      	movne	r3, #1
 80064b6:	2300      	moveq	r3, #0
 80064b8:	b2db      	uxtb	r3, r3
 80064ba:	2b00      	cmp	r3, #0
 80064bc:	d016      	beq.n	80064ec <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
        {
          hi2c->PreviousState       = I2C_STATE_NONE;
 80064be:	68fb      	ldr	r3, [r7, #12]
 80064c0:	2200      	movs	r2, #0
 80064c2:	631a      	str	r2, [r3, #48]	; 0x30
          hi2c->State               = HAL_I2C_STATE_READY;
 80064c4:	68fb      	ldr	r3, [r7, #12]
 80064c6:	2220      	movs	r2, #32
 80064c8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
          hi2c->Mode                = HAL_I2C_MODE_NONE;
 80064cc:	68fb      	ldr	r3, [r7, #12]
 80064ce:	2200      	movs	r2, #0
 80064d0:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
          hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 80064d4:	68fb      	ldr	r3, [r7, #12]
 80064d6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80064d8:	f043 0220 	orr.w	r2, r3, #32
 80064dc:	68fb      	ldr	r3, [r7, #12]
 80064de:	641a      	str	r2, [r3, #64]	; 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 80064e0:	68fb      	ldr	r3, [r7, #12]
 80064e2:	2200      	movs	r2, #0
 80064e4:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

          return HAL_ERROR;
 80064e8:	2301      	movs	r3, #1
 80064ea:	e021      	b.n	8006530 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x138>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 80064ec:	68bb      	ldr	r3, [r7, #8]
 80064ee:	0c1b      	lsrs	r3, r3, #16
 80064f0:	b2db      	uxtb	r3, r3
 80064f2:	2b01      	cmp	r3, #1
 80064f4:	d10c      	bne.n	8006510 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x118>
 80064f6:	68fb      	ldr	r3, [r7, #12]
 80064f8:	681b      	ldr	r3, [r3, #0]
 80064fa:	695b      	ldr	r3, [r3, #20]
 80064fc:	43da      	mvns	r2, r3
 80064fe:	68bb      	ldr	r3, [r7, #8]
 8006500:	4013      	ands	r3, r2
 8006502:	b29b      	uxth	r3, r3
 8006504:	2b00      	cmp	r3, #0
 8006506:	bf14      	ite	ne
 8006508:	2301      	movne	r3, #1
 800650a:	2300      	moveq	r3, #0
 800650c:	b2db      	uxtb	r3, r3
 800650e:	e00b      	b.n	8006528 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x130>
 8006510:	68fb      	ldr	r3, [r7, #12]
 8006512:	681b      	ldr	r3, [r3, #0]
 8006514:	699b      	ldr	r3, [r3, #24]
 8006516:	43da      	mvns	r2, r3
 8006518:	68bb      	ldr	r3, [r7, #8]
 800651a:	4013      	ands	r3, r2
 800651c:	b29b      	uxth	r3, r3
 800651e:	2b00      	cmp	r3, #0
 8006520:	bf14      	ite	ne
 8006522:	2301      	movne	r3, #1
 8006524:	2300      	moveq	r3, #0
 8006526:	b2db      	uxtb	r3, r3
 8006528:	2b00      	cmp	r3, #0
 800652a:	f47f af6d 	bne.w	8006408 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x10>
        }
      }
    }
  }
  return HAL_OK;
 800652e:	2300      	movs	r3, #0
}
 8006530:	4618      	mov	r0, r3
 8006532:	3710      	adds	r7, #16
 8006534:	46bd      	mov	sp, r7
 8006536:	bd80      	pop	{r7, pc}

08006538 <I2C_WaitOnTXEFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnTXEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8006538:	b580      	push	{r7, lr}
 800653a:	b084      	sub	sp, #16
 800653c:	af00      	add	r7, sp, #0
 800653e:	60f8      	str	r0, [r7, #12]
 8006540:	60b9      	str	r1, [r7, #8]
 8006542:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8006544:	e034      	b.n	80065b0 <I2C_WaitOnTXEFlagUntilTimeout+0x78>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 8006546:	68f8      	ldr	r0, [r7, #12]
 8006548:	f000 f915 	bl	8006776 <I2C_IsAcknowledgeFailed>
 800654c:	4603      	mov	r3, r0
 800654e:	2b00      	cmp	r3, #0
 8006550:	d001      	beq.n	8006556 <I2C_WaitOnTXEFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 8006552:	2301      	movs	r3, #1
 8006554:	e034      	b.n	80065c0 <I2C_WaitOnTXEFlagUntilTimeout+0x88>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8006556:	68bb      	ldr	r3, [r7, #8]
 8006558:	f1b3 3fff 	cmp.w	r3, #4294967295
 800655c:	d028      	beq.n	80065b0 <I2C_WaitOnTXEFlagUntilTimeout+0x78>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800655e:	f7fc fdc3 	bl	80030e8 <HAL_GetTick>
 8006562:	4602      	mov	r2, r0
 8006564:	687b      	ldr	r3, [r7, #4]
 8006566:	1ad3      	subs	r3, r2, r3
 8006568:	68ba      	ldr	r2, [r7, #8]
 800656a:	429a      	cmp	r2, r3
 800656c:	d302      	bcc.n	8006574 <I2C_WaitOnTXEFlagUntilTimeout+0x3c>
 800656e:	68bb      	ldr	r3, [r7, #8]
 8006570:	2b00      	cmp	r3, #0
 8006572:	d11d      	bne.n	80065b0 <I2C_WaitOnTXEFlagUntilTimeout+0x78>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET))
 8006574:	68fb      	ldr	r3, [r7, #12]
 8006576:	681b      	ldr	r3, [r3, #0]
 8006578:	695b      	ldr	r3, [r3, #20]
 800657a:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800657e:	2b80      	cmp	r3, #128	; 0x80
 8006580:	d016      	beq.n	80065b0 <I2C_WaitOnTXEFlagUntilTimeout+0x78>
        {
          hi2c->PreviousState       = I2C_STATE_NONE;
 8006582:	68fb      	ldr	r3, [r7, #12]
 8006584:	2200      	movs	r2, #0
 8006586:	631a      	str	r2, [r3, #48]	; 0x30
          hi2c->State               = HAL_I2C_STATE_READY;
 8006588:	68fb      	ldr	r3, [r7, #12]
 800658a:	2220      	movs	r2, #32
 800658c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
          hi2c->Mode                = HAL_I2C_MODE_NONE;
 8006590:	68fb      	ldr	r3, [r7, #12]
 8006592:	2200      	movs	r2, #0
 8006594:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
          hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8006598:	68fb      	ldr	r3, [r7, #12]
 800659a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800659c:	f043 0220 	orr.w	r2, r3, #32
 80065a0:	68fb      	ldr	r3, [r7, #12]
 80065a2:	641a      	str	r2, [r3, #64]	; 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 80065a4:	68fb      	ldr	r3, [r7, #12]
 80065a6:	2200      	movs	r2, #0
 80065a8:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

          return HAL_ERROR;
 80065ac:	2301      	movs	r3, #1
 80065ae:	e007      	b.n	80065c0 <I2C_WaitOnTXEFlagUntilTimeout+0x88>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 80065b0:	68fb      	ldr	r3, [r7, #12]
 80065b2:	681b      	ldr	r3, [r3, #0]
 80065b4:	695b      	ldr	r3, [r3, #20]
 80065b6:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80065ba:	2b80      	cmp	r3, #128	; 0x80
 80065bc:	d1c3      	bne.n	8006546 <I2C_WaitOnTXEFlagUntilTimeout+0xe>
        }
      }
    }
  }
  return HAL_OK;
 80065be:	2300      	movs	r3, #0
}
 80065c0:	4618      	mov	r0, r3
 80065c2:	3710      	adds	r7, #16
 80065c4:	46bd      	mov	sp, r7
 80065c6:	bd80      	pop	{r7, pc}

080065c8 <I2C_WaitOnBTFFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnBTFFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 80065c8:	b580      	push	{r7, lr}
 80065ca:	b084      	sub	sp, #16
 80065cc:	af00      	add	r7, sp, #0
 80065ce:	60f8      	str	r0, [r7, #12]
 80065d0:	60b9      	str	r1, [r7, #8]
 80065d2:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 80065d4:	e034      	b.n	8006640 <I2C_WaitOnBTFFlagUntilTimeout+0x78>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 80065d6:	68f8      	ldr	r0, [r7, #12]
 80065d8:	f000 f8cd 	bl	8006776 <I2C_IsAcknowledgeFailed>
 80065dc:	4603      	mov	r3, r0
 80065de:	2b00      	cmp	r3, #0
 80065e0:	d001      	beq.n	80065e6 <I2C_WaitOnBTFFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 80065e2:	2301      	movs	r3, #1
 80065e4:	e034      	b.n	8006650 <I2C_WaitOnBTFFlagUntilTimeout+0x88>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80065e6:	68bb      	ldr	r3, [r7, #8]
 80065e8:	f1b3 3fff 	cmp.w	r3, #4294967295
 80065ec:	d028      	beq.n	8006640 <I2C_WaitOnBTFFlagUntilTimeout+0x78>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80065ee:	f7fc fd7b 	bl	80030e8 <HAL_GetTick>
 80065f2:	4602      	mov	r2, r0
 80065f4:	687b      	ldr	r3, [r7, #4]
 80065f6:	1ad3      	subs	r3, r2, r3
 80065f8:	68ba      	ldr	r2, [r7, #8]
 80065fa:	429a      	cmp	r2, r3
 80065fc:	d302      	bcc.n	8006604 <I2C_WaitOnBTFFlagUntilTimeout+0x3c>
 80065fe:	68bb      	ldr	r3, [r7, #8]
 8006600:	2b00      	cmp	r3, #0
 8006602:	d11d      	bne.n	8006640 <I2C_WaitOnBTFFlagUntilTimeout+0x78>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET))
 8006604:	68fb      	ldr	r3, [r7, #12]
 8006606:	681b      	ldr	r3, [r3, #0]
 8006608:	695b      	ldr	r3, [r3, #20]
 800660a:	f003 0304 	and.w	r3, r3, #4
 800660e:	2b04      	cmp	r3, #4
 8006610:	d016      	beq.n	8006640 <I2C_WaitOnBTFFlagUntilTimeout+0x78>
        {
          hi2c->PreviousState       = I2C_STATE_NONE;
 8006612:	68fb      	ldr	r3, [r7, #12]
 8006614:	2200      	movs	r2, #0
 8006616:	631a      	str	r2, [r3, #48]	; 0x30
          hi2c->State               = HAL_I2C_STATE_READY;
 8006618:	68fb      	ldr	r3, [r7, #12]
 800661a:	2220      	movs	r2, #32
 800661c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
          hi2c->Mode                = HAL_I2C_MODE_NONE;
 8006620:	68fb      	ldr	r3, [r7, #12]
 8006622:	2200      	movs	r2, #0
 8006624:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
          hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8006628:	68fb      	ldr	r3, [r7, #12]
 800662a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800662c:	f043 0220 	orr.w	r2, r3, #32
 8006630:	68fb      	ldr	r3, [r7, #12]
 8006632:	641a      	str	r2, [r3, #64]	; 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8006634:	68fb      	ldr	r3, [r7, #12]
 8006636:	2200      	movs	r2, #0
 8006638:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

          return HAL_ERROR;
 800663c:	2301      	movs	r3, #1
 800663e:	e007      	b.n	8006650 <I2C_WaitOnBTFFlagUntilTimeout+0x88>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 8006640:	68fb      	ldr	r3, [r7, #12]
 8006642:	681b      	ldr	r3, [r3, #0]
 8006644:	695b      	ldr	r3, [r3, #20]
 8006646:	f003 0304 	and.w	r3, r3, #4
 800664a:	2b04      	cmp	r3, #4
 800664c:	d1c3      	bne.n	80065d6 <I2C_WaitOnBTFFlagUntilTimeout+0xe>
        }
      }
    }
  }
  return HAL_OK;
 800664e:	2300      	movs	r3, #0
}
 8006650:	4618      	mov	r0, r3
 8006652:	3710      	adds	r7, #16
 8006654:	46bd      	mov	sp, r7
 8006656:	bd80      	pop	{r7, pc}

08006658 <I2C_WaitOnSTOPRequestThroughIT>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnSTOPRequestThroughIT(I2C_HandleTypeDef *hi2c)
{
 8006658:	b480      	push	{r7}
 800665a:	b085      	sub	sp, #20
 800665c:	af00      	add	r7, sp, #0
 800665e:	6078      	str	r0, [r7, #4]
  __IO uint32_t count = 0U;
 8006660:	2300      	movs	r3, #0
 8006662:	60fb      	str	r3, [r7, #12]

  /* Wait until STOP flag is reset */
  count = I2C_TIMEOUT_STOP_FLAG * (SystemCoreClock / 25U / 1000U);
 8006664:	4b13      	ldr	r3, [pc, #76]	; (80066b4 <I2C_WaitOnSTOPRequestThroughIT+0x5c>)
 8006666:	681b      	ldr	r3, [r3, #0]
 8006668:	08db      	lsrs	r3, r3, #3
 800666a:	4a13      	ldr	r2, [pc, #76]	; (80066b8 <I2C_WaitOnSTOPRequestThroughIT+0x60>)
 800666c:	fba2 2303 	umull	r2, r3, r2, r3
 8006670:	0a1a      	lsrs	r2, r3, #8
 8006672:	4613      	mov	r3, r2
 8006674:	009b      	lsls	r3, r3, #2
 8006676:	4413      	add	r3, r2
 8006678:	60fb      	str	r3, [r7, #12]
  do
  {
    count--;
 800667a:	68fb      	ldr	r3, [r7, #12]
 800667c:	3b01      	subs	r3, #1
 800667e:	60fb      	str	r3, [r7, #12]
    if (count == 0U)
 8006680:	68fb      	ldr	r3, [r7, #12]
 8006682:	2b00      	cmp	r3, #0
 8006684:	d107      	bne.n	8006696 <I2C_WaitOnSTOPRequestThroughIT+0x3e>
    {
      hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8006686:	687b      	ldr	r3, [r7, #4]
 8006688:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800668a:	f043 0220 	orr.w	r2, r3, #32
 800668e:	687b      	ldr	r3, [r7, #4]
 8006690:	641a      	str	r2, [r3, #64]	; 0x40

      return HAL_ERROR;
 8006692:	2301      	movs	r3, #1
 8006694:	e008      	b.n	80066a8 <I2C_WaitOnSTOPRequestThroughIT+0x50>
    }
  }
  while (READ_BIT(hi2c->Instance->CR1, I2C_CR1_STOP) == I2C_CR1_STOP);
 8006696:	687b      	ldr	r3, [r7, #4]
 8006698:	681b      	ldr	r3, [r3, #0]
 800669a:	681b      	ldr	r3, [r3, #0]
 800669c:	f403 7300 	and.w	r3, r3, #512	; 0x200
 80066a0:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 80066a4:	d0e9      	beq.n	800667a <I2C_WaitOnSTOPRequestThroughIT+0x22>

  return HAL_OK;
 80066a6:	2300      	movs	r3, #0
}
 80066a8:	4618      	mov	r0, r3
 80066aa:	3714      	adds	r7, #20
 80066ac:	46bd      	mov	sp, r7
 80066ae:	bc80      	pop	{r7}
 80066b0:	4770      	bx	lr
 80066b2:	bf00      	nop
 80066b4:	20000008 	.word	0x20000008
 80066b8:	14f8b589 	.word	0x14f8b589

080066bc <I2C_WaitOnRXNEFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnRXNEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 80066bc:	b580      	push	{r7, lr}
 80066be:	b084      	sub	sp, #16
 80066c0:	af00      	add	r7, sp, #0
 80066c2:	60f8      	str	r0, [r7, #12]
 80066c4:	60b9      	str	r1, [r7, #8]
 80066c6:	607a      	str	r2, [r7, #4]

  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET)
 80066c8:	e049      	b.n	800675e <I2C_WaitOnRXNEFlagUntilTimeout+0xa2>
  {
    /* Check if a STOPF is detected */
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == SET)
 80066ca:	68fb      	ldr	r3, [r7, #12]
 80066cc:	681b      	ldr	r3, [r3, #0]
 80066ce:	695b      	ldr	r3, [r3, #20]
 80066d0:	f003 0310 	and.w	r3, r3, #16
 80066d4:	2b10      	cmp	r3, #16
 80066d6:	d119      	bne.n	800670c <I2C_WaitOnRXNEFlagUntilTimeout+0x50>
    {
      /* Clear STOP Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 80066d8:	68fb      	ldr	r3, [r7, #12]
 80066da:	681b      	ldr	r3, [r3, #0]
 80066dc:	f06f 0210 	mvn.w	r2, #16
 80066e0:	615a      	str	r2, [r3, #20]

      hi2c->PreviousState       = I2C_STATE_NONE;
 80066e2:	68fb      	ldr	r3, [r7, #12]
 80066e4:	2200      	movs	r2, #0
 80066e6:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 80066e8:	68fb      	ldr	r3, [r7, #12]
 80066ea:	2220      	movs	r2, #32
 80066ec:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 80066f0:	68fb      	ldr	r3, [r7, #12]
 80066f2:	2200      	movs	r2, #0
 80066f4:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_NONE;
 80066f8:	68fb      	ldr	r3, [r7, #12]
 80066fa:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 80066fc:	68fb      	ldr	r3, [r7, #12]
 80066fe:	641a      	str	r2, [r3, #64]	; 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8006700:	68fb      	ldr	r3, [r7, #12]
 8006702:	2200      	movs	r2, #0
 8006704:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

      return HAL_ERROR;
 8006708:	2301      	movs	r3, #1
 800670a:	e030      	b.n	800676e <I2C_WaitOnRXNEFlagUntilTimeout+0xb2>
    }

    /* Check for the Timeout */
    if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800670c:	f7fc fcec 	bl	80030e8 <HAL_GetTick>
 8006710:	4602      	mov	r2, r0
 8006712:	687b      	ldr	r3, [r7, #4]
 8006714:	1ad3      	subs	r3, r2, r3
 8006716:	68ba      	ldr	r2, [r7, #8]
 8006718:	429a      	cmp	r2, r3
 800671a:	d302      	bcc.n	8006722 <I2C_WaitOnRXNEFlagUntilTimeout+0x66>
 800671c:	68bb      	ldr	r3, [r7, #8]
 800671e:	2b00      	cmp	r3, #0
 8006720:	d11d      	bne.n	800675e <I2C_WaitOnRXNEFlagUntilTimeout+0xa2>
    {
      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET))
 8006722:	68fb      	ldr	r3, [r7, #12]
 8006724:	681b      	ldr	r3, [r3, #0]
 8006726:	695b      	ldr	r3, [r3, #20]
 8006728:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800672c:	2b40      	cmp	r3, #64	; 0x40
 800672e:	d016      	beq.n	800675e <I2C_WaitOnRXNEFlagUntilTimeout+0xa2>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 8006730:	68fb      	ldr	r3, [r7, #12]
 8006732:	2200      	movs	r2, #0
 8006734:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 8006736:	68fb      	ldr	r3, [r7, #12]
 8006738:	2220      	movs	r2, #32
 800673a:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 800673e:	68fb      	ldr	r3, [r7, #12]
 8006740:	2200      	movs	r2, #0
 8006742:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8006746:	68fb      	ldr	r3, [r7, #12]
 8006748:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800674a:	f043 0220 	orr.w	r2, r3, #32
 800674e:	68fb      	ldr	r3, [r7, #12]
 8006750:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8006752:	68fb      	ldr	r3, [r7, #12]
 8006754:	2200      	movs	r2, #0
 8006756:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 800675a:	2301      	movs	r3, #1
 800675c:	e007      	b.n	800676e <I2C_WaitOnRXNEFlagUntilTimeout+0xb2>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET)
 800675e:	68fb      	ldr	r3, [r7, #12]
 8006760:	681b      	ldr	r3, [r3, #0]
 8006762:	695b      	ldr	r3, [r3, #20]
 8006764:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8006768:	2b40      	cmp	r3, #64	; 0x40
 800676a:	d1ae      	bne.n	80066ca <I2C_WaitOnRXNEFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 800676c:	2300      	movs	r3, #0
}
 800676e:	4618      	mov	r0, r3
 8006770:	3710      	adds	r7, #16
 8006772:	46bd      	mov	sp, r7
 8006774:	bd80      	pop	{r7, pc}

08006776 <I2C_IsAcknowledgeFailed>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsAcknowledgeFailed(I2C_HandleTypeDef *hi2c)
{
 8006776:	b480      	push	{r7}
 8006778:	b083      	sub	sp, #12
 800677a:	af00      	add	r7, sp, #0
 800677c:	6078      	str	r0, [r7, #4]
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 800677e:	687b      	ldr	r3, [r7, #4]
 8006780:	681b      	ldr	r3, [r3, #0]
 8006782:	695b      	ldr	r3, [r3, #20]
 8006784:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8006788:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800678c:	d11b      	bne.n	80067c6 <I2C_IsAcknowledgeFailed+0x50>
  {
    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 800678e:	687b      	ldr	r3, [r7, #4]
 8006790:	681b      	ldr	r3, [r3, #0]
 8006792:	f46f 6280 	mvn.w	r2, #1024	; 0x400
 8006796:	615a      	str	r2, [r3, #20]

    hi2c->PreviousState       = I2C_STATE_NONE;
 8006798:	687b      	ldr	r3, [r7, #4]
 800679a:	2200      	movs	r2, #0
 800679c:	631a      	str	r2, [r3, #48]	; 0x30
    hi2c->State               = HAL_I2C_STATE_READY;
 800679e:	687b      	ldr	r3, [r7, #4]
 80067a0:	2220      	movs	r2, #32
 80067a2:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode                = HAL_I2C_MODE_NONE;
 80067a6:	687b      	ldr	r3, [r7, #4]
 80067a8:	2200      	movs	r2, #0
 80067aa:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 80067ae:	687b      	ldr	r3, [r7, #4]
 80067b0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80067b2:	f043 0204 	orr.w	r2, r3, #4
 80067b6:	687b      	ldr	r3, [r7, #4]
 80067b8:	641a      	str	r2, [r3, #64]	; 0x40

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80067ba:	687b      	ldr	r3, [r7, #4]
 80067bc:	2200      	movs	r2, #0
 80067be:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    return HAL_ERROR;
 80067c2:	2301      	movs	r3, #1
 80067c4:	e000      	b.n	80067c8 <I2C_IsAcknowledgeFailed+0x52>
  }
  return HAL_OK;
 80067c6:	2300      	movs	r3, #0
}
 80067c8:	4618      	mov	r0, r3
 80067ca:	370c      	adds	r7, #12
 80067cc:	46bd      	mov	sp, r7
 80067ce:	bc80      	pop	{r7}
 80067d0:	4770      	bx	lr

080067d2 <I2C_ConvertOtherXferOptions>:
  * @brief  Convert I2Cx OTHER_xxx XferOptions to functional XferOptions.
  * @param  hi2c I2C handle.
  * @retval None
  */
static void I2C_ConvertOtherXferOptions(I2C_HandleTypeDef *hi2c)
{
 80067d2:	b480      	push	{r7}
 80067d4:	b083      	sub	sp, #12
 80067d6:	af00      	add	r7, sp, #0
 80067d8:	6078      	str	r0, [r7, #4]
  /* if user set XferOptions to I2C_OTHER_FRAME            */
  /* it request implicitly to generate a restart condition */
  /* set XferOptions to I2C_FIRST_FRAME                    */
  if (hi2c->XferOptions == I2C_OTHER_FRAME)
 80067da:	687b      	ldr	r3, [r7, #4]
 80067dc:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80067de:	f5b3 0f2a 	cmp.w	r3, #11141120	; 0xaa0000
 80067e2:	d103      	bne.n	80067ec <I2C_ConvertOtherXferOptions+0x1a>
  {
    hi2c->XferOptions = I2C_FIRST_FRAME;
 80067e4:	687b      	ldr	r3, [r7, #4]
 80067e6:	2201      	movs	r2, #1
 80067e8:	62da      	str	r2, [r3, #44]	; 0x2c
  }
  else
  {
    /* Nothing to do */
  }
}
 80067ea:	e007      	b.n	80067fc <I2C_ConvertOtherXferOptions+0x2a>
  else if (hi2c->XferOptions == I2C_OTHER_AND_LAST_FRAME)
 80067ec:	687b      	ldr	r3, [r7, #4]
 80067ee:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80067f0:	f1b3 4f2a 	cmp.w	r3, #2852126720	; 0xaa000000
 80067f4:	d102      	bne.n	80067fc <I2C_ConvertOtherXferOptions+0x2a>
    hi2c->XferOptions = I2C_FIRST_AND_LAST_FRAME;
 80067f6:	687b      	ldr	r3, [r7, #4]
 80067f8:	2208      	movs	r2, #8
 80067fa:	62da      	str	r2, [r3, #44]	; 0x2c
}
 80067fc:	bf00      	nop
 80067fe:	370c      	adds	r7, #12
 8006800:	46bd      	mov	sp, r7
 8006802:	bc80      	pop	{r7}
 8006804:	4770      	bx	lr
	...

08006808 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8006808:	b580      	push	{r7, lr}
 800680a:	b086      	sub	sp, #24
 800680c:	af00      	add	r7, sp, #0
 800680e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8006810:	687b      	ldr	r3, [r7, #4]
 8006812:	2b00      	cmp	r3, #0
 8006814:	d101      	bne.n	800681a <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8006816:	2301      	movs	r3, #1
 8006818:	e272      	b.n	8006d00 <HAL_RCC_OscConfig+0x4f8>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 800681a:	687b      	ldr	r3, [r7, #4]
 800681c:	681b      	ldr	r3, [r3, #0]
 800681e:	f003 0301 	and.w	r3, r3, #1
 8006822:	2b00      	cmp	r3, #0
 8006824:	f000 8087 	beq.w	8006936 <HAL_RCC_OscConfig+0x12e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 8006828:	4b92      	ldr	r3, [pc, #584]	; (8006a74 <HAL_RCC_OscConfig+0x26c>)
 800682a:	685b      	ldr	r3, [r3, #4]
 800682c:	f003 030c 	and.w	r3, r3, #12
 8006830:	2b04      	cmp	r3, #4
 8006832:	d00c      	beq.n	800684e <HAL_RCC_OscConfig+0x46>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 8006834:	4b8f      	ldr	r3, [pc, #572]	; (8006a74 <HAL_RCC_OscConfig+0x26c>)
 8006836:	685b      	ldr	r3, [r3, #4]
 8006838:	f003 030c 	and.w	r3, r3, #12
 800683c:	2b08      	cmp	r3, #8
 800683e:	d112      	bne.n	8006866 <HAL_RCC_OscConfig+0x5e>
 8006840:	4b8c      	ldr	r3, [pc, #560]	; (8006a74 <HAL_RCC_OscConfig+0x26c>)
 8006842:	685b      	ldr	r3, [r3, #4]
 8006844:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8006848:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800684c:	d10b      	bne.n	8006866 <HAL_RCC_OscConfig+0x5e>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800684e:	4b89      	ldr	r3, [pc, #548]	; (8006a74 <HAL_RCC_OscConfig+0x26c>)
 8006850:	681b      	ldr	r3, [r3, #0]
 8006852:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8006856:	2b00      	cmp	r3, #0
 8006858:	d06c      	beq.n	8006934 <HAL_RCC_OscConfig+0x12c>
 800685a:	687b      	ldr	r3, [r7, #4]
 800685c:	685b      	ldr	r3, [r3, #4]
 800685e:	2b00      	cmp	r3, #0
 8006860:	d168      	bne.n	8006934 <HAL_RCC_OscConfig+0x12c>
      {
        return HAL_ERROR;
 8006862:	2301      	movs	r3, #1
 8006864:	e24c      	b.n	8006d00 <HAL_RCC_OscConfig+0x4f8>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8006866:	687b      	ldr	r3, [r7, #4]
 8006868:	685b      	ldr	r3, [r3, #4]
 800686a:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800686e:	d106      	bne.n	800687e <HAL_RCC_OscConfig+0x76>
 8006870:	4b80      	ldr	r3, [pc, #512]	; (8006a74 <HAL_RCC_OscConfig+0x26c>)
 8006872:	681b      	ldr	r3, [r3, #0]
 8006874:	4a7f      	ldr	r2, [pc, #508]	; (8006a74 <HAL_RCC_OscConfig+0x26c>)
 8006876:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 800687a:	6013      	str	r3, [r2, #0]
 800687c:	e02e      	b.n	80068dc <HAL_RCC_OscConfig+0xd4>
 800687e:	687b      	ldr	r3, [r7, #4]
 8006880:	685b      	ldr	r3, [r3, #4]
 8006882:	2b00      	cmp	r3, #0
 8006884:	d10c      	bne.n	80068a0 <HAL_RCC_OscConfig+0x98>
 8006886:	4b7b      	ldr	r3, [pc, #492]	; (8006a74 <HAL_RCC_OscConfig+0x26c>)
 8006888:	681b      	ldr	r3, [r3, #0]
 800688a:	4a7a      	ldr	r2, [pc, #488]	; (8006a74 <HAL_RCC_OscConfig+0x26c>)
 800688c:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8006890:	6013      	str	r3, [r2, #0]
 8006892:	4b78      	ldr	r3, [pc, #480]	; (8006a74 <HAL_RCC_OscConfig+0x26c>)
 8006894:	681b      	ldr	r3, [r3, #0]
 8006896:	4a77      	ldr	r2, [pc, #476]	; (8006a74 <HAL_RCC_OscConfig+0x26c>)
 8006898:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 800689c:	6013      	str	r3, [r2, #0]
 800689e:	e01d      	b.n	80068dc <HAL_RCC_OscConfig+0xd4>
 80068a0:	687b      	ldr	r3, [r7, #4]
 80068a2:	685b      	ldr	r3, [r3, #4]
 80068a4:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 80068a8:	d10c      	bne.n	80068c4 <HAL_RCC_OscConfig+0xbc>
 80068aa:	4b72      	ldr	r3, [pc, #456]	; (8006a74 <HAL_RCC_OscConfig+0x26c>)
 80068ac:	681b      	ldr	r3, [r3, #0]
 80068ae:	4a71      	ldr	r2, [pc, #452]	; (8006a74 <HAL_RCC_OscConfig+0x26c>)
 80068b0:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 80068b4:	6013      	str	r3, [r2, #0]
 80068b6:	4b6f      	ldr	r3, [pc, #444]	; (8006a74 <HAL_RCC_OscConfig+0x26c>)
 80068b8:	681b      	ldr	r3, [r3, #0]
 80068ba:	4a6e      	ldr	r2, [pc, #440]	; (8006a74 <HAL_RCC_OscConfig+0x26c>)
 80068bc:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80068c0:	6013      	str	r3, [r2, #0]
 80068c2:	e00b      	b.n	80068dc <HAL_RCC_OscConfig+0xd4>
 80068c4:	4b6b      	ldr	r3, [pc, #428]	; (8006a74 <HAL_RCC_OscConfig+0x26c>)
 80068c6:	681b      	ldr	r3, [r3, #0]
 80068c8:	4a6a      	ldr	r2, [pc, #424]	; (8006a74 <HAL_RCC_OscConfig+0x26c>)
 80068ca:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 80068ce:	6013      	str	r3, [r2, #0]
 80068d0:	4b68      	ldr	r3, [pc, #416]	; (8006a74 <HAL_RCC_OscConfig+0x26c>)
 80068d2:	681b      	ldr	r3, [r3, #0]
 80068d4:	4a67      	ldr	r2, [pc, #412]	; (8006a74 <HAL_RCC_OscConfig+0x26c>)
 80068d6:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 80068da:	6013      	str	r3, [r2, #0]


      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 80068dc:	687b      	ldr	r3, [r7, #4]
 80068de:	685b      	ldr	r3, [r3, #4]
 80068e0:	2b00      	cmp	r3, #0
 80068e2:	d013      	beq.n	800690c <HAL_RCC_OscConfig+0x104>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80068e4:	f7fc fc00 	bl	80030e8 <HAL_GetTick>
 80068e8:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80068ea:	e008      	b.n	80068fe <HAL_RCC_OscConfig+0xf6>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80068ec:	f7fc fbfc 	bl	80030e8 <HAL_GetTick>
 80068f0:	4602      	mov	r2, r0
 80068f2:	693b      	ldr	r3, [r7, #16]
 80068f4:	1ad3      	subs	r3, r2, r3
 80068f6:	2b64      	cmp	r3, #100	; 0x64
 80068f8:	d901      	bls.n	80068fe <HAL_RCC_OscConfig+0xf6>
          {
            return HAL_TIMEOUT;
 80068fa:	2303      	movs	r3, #3
 80068fc:	e200      	b.n	8006d00 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80068fe:	4b5d      	ldr	r3, [pc, #372]	; (8006a74 <HAL_RCC_OscConfig+0x26c>)
 8006900:	681b      	ldr	r3, [r3, #0]
 8006902:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8006906:	2b00      	cmp	r3, #0
 8006908:	d0f0      	beq.n	80068ec <HAL_RCC_OscConfig+0xe4>
 800690a:	e014      	b.n	8006936 <HAL_RCC_OscConfig+0x12e>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800690c:	f7fc fbec 	bl	80030e8 <HAL_GetTick>
 8006910:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8006912:	e008      	b.n	8006926 <HAL_RCC_OscConfig+0x11e>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8006914:	f7fc fbe8 	bl	80030e8 <HAL_GetTick>
 8006918:	4602      	mov	r2, r0
 800691a:	693b      	ldr	r3, [r7, #16]
 800691c:	1ad3      	subs	r3, r2, r3
 800691e:	2b64      	cmp	r3, #100	; 0x64
 8006920:	d901      	bls.n	8006926 <HAL_RCC_OscConfig+0x11e>
          {
            return HAL_TIMEOUT;
 8006922:	2303      	movs	r3, #3
 8006924:	e1ec      	b.n	8006d00 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8006926:	4b53      	ldr	r3, [pc, #332]	; (8006a74 <HAL_RCC_OscConfig+0x26c>)
 8006928:	681b      	ldr	r3, [r3, #0]
 800692a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800692e:	2b00      	cmp	r3, #0
 8006930:	d1f0      	bne.n	8006914 <HAL_RCC_OscConfig+0x10c>
 8006932:	e000      	b.n	8006936 <HAL_RCC_OscConfig+0x12e>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8006934:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8006936:	687b      	ldr	r3, [r7, #4]
 8006938:	681b      	ldr	r3, [r3, #0]
 800693a:	f003 0302 	and.w	r3, r3, #2
 800693e:	2b00      	cmp	r3, #0
 8006940:	d063      	beq.n	8006a0a <HAL_RCC_OscConfig+0x202>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 8006942:	4b4c      	ldr	r3, [pc, #304]	; (8006a74 <HAL_RCC_OscConfig+0x26c>)
 8006944:	685b      	ldr	r3, [r3, #4]
 8006946:	f003 030c 	and.w	r3, r3, #12
 800694a:	2b00      	cmp	r3, #0
 800694c:	d00b      	beq.n	8006966 <HAL_RCC_OscConfig+0x15e>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI_DIV2)))
 800694e:	4b49      	ldr	r3, [pc, #292]	; (8006a74 <HAL_RCC_OscConfig+0x26c>)
 8006950:	685b      	ldr	r3, [r3, #4]
 8006952:	f003 030c 	and.w	r3, r3, #12
 8006956:	2b08      	cmp	r3, #8
 8006958:	d11c      	bne.n	8006994 <HAL_RCC_OscConfig+0x18c>
 800695a:	4b46      	ldr	r3, [pc, #280]	; (8006a74 <HAL_RCC_OscConfig+0x26c>)
 800695c:	685b      	ldr	r3, [r3, #4]
 800695e:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8006962:	2b00      	cmp	r3, #0
 8006964:	d116      	bne.n	8006994 <HAL_RCC_OscConfig+0x18c>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8006966:	4b43      	ldr	r3, [pc, #268]	; (8006a74 <HAL_RCC_OscConfig+0x26c>)
 8006968:	681b      	ldr	r3, [r3, #0]
 800696a:	f003 0302 	and.w	r3, r3, #2
 800696e:	2b00      	cmp	r3, #0
 8006970:	d005      	beq.n	800697e <HAL_RCC_OscConfig+0x176>
 8006972:	687b      	ldr	r3, [r7, #4]
 8006974:	691b      	ldr	r3, [r3, #16]
 8006976:	2b01      	cmp	r3, #1
 8006978:	d001      	beq.n	800697e <HAL_RCC_OscConfig+0x176>
      {
        return HAL_ERROR;
 800697a:	2301      	movs	r3, #1
 800697c:	e1c0      	b.n	8006d00 <HAL_RCC_OscConfig+0x4f8>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800697e:	4b3d      	ldr	r3, [pc, #244]	; (8006a74 <HAL_RCC_OscConfig+0x26c>)
 8006980:	681b      	ldr	r3, [r3, #0]
 8006982:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8006986:	687b      	ldr	r3, [r7, #4]
 8006988:	695b      	ldr	r3, [r3, #20]
 800698a:	00db      	lsls	r3, r3, #3
 800698c:	4939      	ldr	r1, [pc, #228]	; (8006a74 <HAL_RCC_OscConfig+0x26c>)
 800698e:	4313      	orrs	r3, r2
 8006990:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8006992:	e03a      	b.n	8006a0a <HAL_RCC_OscConfig+0x202>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8006994:	687b      	ldr	r3, [r7, #4]
 8006996:	691b      	ldr	r3, [r3, #16]
 8006998:	2b00      	cmp	r3, #0
 800699a:	d020      	beq.n	80069de <HAL_RCC_OscConfig+0x1d6>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 800699c:	4b36      	ldr	r3, [pc, #216]	; (8006a78 <HAL_RCC_OscConfig+0x270>)
 800699e:	2201      	movs	r2, #1
 80069a0:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80069a2:	f7fc fba1 	bl	80030e8 <HAL_GetTick>
 80069a6:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80069a8:	e008      	b.n	80069bc <HAL_RCC_OscConfig+0x1b4>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80069aa:	f7fc fb9d 	bl	80030e8 <HAL_GetTick>
 80069ae:	4602      	mov	r2, r0
 80069b0:	693b      	ldr	r3, [r7, #16]
 80069b2:	1ad3      	subs	r3, r2, r3
 80069b4:	2b02      	cmp	r3, #2
 80069b6:	d901      	bls.n	80069bc <HAL_RCC_OscConfig+0x1b4>
          {
            return HAL_TIMEOUT;
 80069b8:	2303      	movs	r3, #3
 80069ba:	e1a1      	b.n	8006d00 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80069bc:	4b2d      	ldr	r3, [pc, #180]	; (8006a74 <HAL_RCC_OscConfig+0x26c>)
 80069be:	681b      	ldr	r3, [r3, #0]
 80069c0:	f003 0302 	and.w	r3, r3, #2
 80069c4:	2b00      	cmp	r3, #0
 80069c6:	d0f0      	beq.n	80069aa <HAL_RCC_OscConfig+0x1a2>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80069c8:	4b2a      	ldr	r3, [pc, #168]	; (8006a74 <HAL_RCC_OscConfig+0x26c>)
 80069ca:	681b      	ldr	r3, [r3, #0]
 80069cc:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 80069d0:	687b      	ldr	r3, [r7, #4]
 80069d2:	695b      	ldr	r3, [r3, #20]
 80069d4:	00db      	lsls	r3, r3, #3
 80069d6:	4927      	ldr	r1, [pc, #156]	; (8006a74 <HAL_RCC_OscConfig+0x26c>)
 80069d8:	4313      	orrs	r3, r2
 80069da:	600b      	str	r3, [r1, #0]
 80069dc:	e015      	b.n	8006a0a <HAL_RCC_OscConfig+0x202>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 80069de:	4b26      	ldr	r3, [pc, #152]	; (8006a78 <HAL_RCC_OscConfig+0x270>)
 80069e0:	2200      	movs	r2, #0
 80069e2:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80069e4:	f7fc fb80 	bl	80030e8 <HAL_GetTick>
 80069e8:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80069ea:	e008      	b.n	80069fe <HAL_RCC_OscConfig+0x1f6>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80069ec:	f7fc fb7c 	bl	80030e8 <HAL_GetTick>
 80069f0:	4602      	mov	r2, r0
 80069f2:	693b      	ldr	r3, [r7, #16]
 80069f4:	1ad3      	subs	r3, r2, r3
 80069f6:	2b02      	cmp	r3, #2
 80069f8:	d901      	bls.n	80069fe <HAL_RCC_OscConfig+0x1f6>
          {
            return HAL_TIMEOUT;
 80069fa:	2303      	movs	r3, #3
 80069fc:	e180      	b.n	8006d00 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80069fe:	4b1d      	ldr	r3, [pc, #116]	; (8006a74 <HAL_RCC_OscConfig+0x26c>)
 8006a00:	681b      	ldr	r3, [r3, #0]
 8006a02:	f003 0302 	and.w	r3, r3, #2
 8006a06:	2b00      	cmp	r3, #0
 8006a08:	d1f0      	bne.n	80069ec <HAL_RCC_OscConfig+0x1e4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8006a0a:	687b      	ldr	r3, [r7, #4]
 8006a0c:	681b      	ldr	r3, [r3, #0]
 8006a0e:	f003 0308 	and.w	r3, r3, #8
 8006a12:	2b00      	cmp	r3, #0
 8006a14:	d03a      	beq.n	8006a8c <HAL_RCC_OscConfig+0x284>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if (RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8006a16:	687b      	ldr	r3, [r7, #4]
 8006a18:	699b      	ldr	r3, [r3, #24]
 8006a1a:	2b00      	cmp	r3, #0
 8006a1c:	d019      	beq.n	8006a52 <HAL_RCC_OscConfig+0x24a>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8006a1e:	4b17      	ldr	r3, [pc, #92]	; (8006a7c <HAL_RCC_OscConfig+0x274>)
 8006a20:	2201      	movs	r2, #1
 8006a22:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8006a24:	f7fc fb60 	bl	80030e8 <HAL_GetTick>
 8006a28:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8006a2a:	e008      	b.n	8006a3e <HAL_RCC_OscConfig+0x236>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8006a2c:	f7fc fb5c 	bl	80030e8 <HAL_GetTick>
 8006a30:	4602      	mov	r2, r0
 8006a32:	693b      	ldr	r3, [r7, #16]
 8006a34:	1ad3      	subs	r3, r2, r3
 8006a36:	2b02      	cmp	r3, #2
 8006a38:	d901      	bls.n	8006a3e <HAL_RCC_OscConfig+0x236>
        {
          return HAL_TIMEOUT;
 8006a3a:	2303      	movs	r3, #3
 8006a3c:	e160      	b.n	8006d00 <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8006a3e:	4b0d      	ldr	r3, [pc, #52]	; (8006a74 <HAL_RCC_OscConfig+0x26c>)
 8006a40:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006a42:	f003 0302 	and.w	r3, r3, #2
 8006a46:	2b00      	cmp	r3, #0
 8006a48:	d0f0      	beq.n	8006a2c <HAL_RCC_OscConfig+0x224>
        }
      }
      /*  To have a fully stabilized clock in the specified range, a software delay of 1ms
          should be added.*/
      RCC_Delay(1);
 8006a4a:	2001      	movs	r0, #1
 8006a4c:	f000 face 	bl	8006fec <RCC_Delay>
 8006a50:	e01c      	b.n	8006a8c <HAL_RCC_OscConfig+0x284>
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8006a52:	4b0a      	ldr	r3, [pc, #40]	; (8006a7c <HAL_RCC_OscConfig+0x274>)
 8006a54:	2200      	movs	r2, #0
 8006a56:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8006a58:	f7fc fb46 	bl	80030e8 <HAL_GetTick>
 8006a5c:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8006a5e:	e00f      	b.n	8006a80 <HAL_RCC_OscConfig+0x278>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8006a60:	f7fc fb42 	bl	80030e8 <HAL_GetTick>
 8006a64:	4602      	mov	r2, r0
 8006a66:	693b      	ldr	r3, [r7, #16]
 8006a68:	1ad3      	subs	r3, r2, r3
 8006a6a:	2b02      	cmp	r3, #2
 8006a6c:	d908      	bls.n	8006a80 <HAL_RCC_OscConfig+0x278>
        {
          return HAL_TIMEOUT;
 8006a6e:	2303      	movs	r3, #3
 8006a70:	e146      	b.n	8006d00 <HAL_RCC_OscConfig+0x4f8>
 8006a72:	bf00      	nop
 8006a74:	40021000 	.word	0x40021000
 8006a78:	42420000 	.word	0x42420000
 8006a7c:	42420480 	.word	0x42420480
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8006a80:	4b92      	ldr	r3, [pc, #584]	; (8006ccc <HAL_RCC_OscConfig+0x4c4>)
 8006a82:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006a84:	f003 0302 	and.w	r3, r3, #2
 8006a88:	2b00      	cmp	r3, #0
 8006a8a:	d1e9      	bne.n	8006a60 <HAL_RCC_OscConfig+0x258>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8006a8c:	687b      	ldr	r3, [r7, #4]
 8006a8e:	681b      	ldr	r3, [r3, #0]
 8006a90:	f003 0304 	and.w	r3, r3, #4
 8006a94:	2b00      	cmp	r3, #0
 8006a96:	f000 80a6 	beq.w	8006be6 <HAL_RCC_OscConfig+0x3de>
  {
    FlagStatus       pwrclkchanged = RESET;
 8006a9a:	2300      	movs	r3, #0
 8006a9c:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8006a9e:	4b8b      	ldr	r3, [pc, #556]	; (8006ccc <HAL_RCC_OscConfig+0x4c4>)
 8006aa0:	69db      	ldr	r3, [r3, #28]
 8006aa2:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8006aa6:	2b00      	cmp	r3, #0
 8006aa8:	d10d      	bne.n	8006ac6 <HAL_RCC_OscConfig+0x2be>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8006aaa:	4b88      	ldr	r3, [pc, #544]	; (8006ccc <HAL_RCC_OscConfig+0x4c4>)
 8006aac:	69db      	ldr	r3, [r3, #28]
 8006aae:	4a87      	ldr	r2, [pc, #540]	; (8006ccc <HAL_RCC_OscConfig+0x4c4>)
 8006ab0:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8006ab4:	61d3      	str	r3, [r2, #28]
 8006ab6:	4b85      	ldr	r3, [pc, #532]	; (8006ccc <HAL_RCC_OscConfig+0x4c4>)
 8006ab8:	69db      	ldr	r3, [r3, #28]
 8006aba:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8006abe:	60bb      	str	r3, [r7, #8]
 8006ac0:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8006ac2:	2301      	movs	r3, #1
 8006ac4:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8006ac6:	4b82      	ldr	r3, [pc, #520]	; (8006cd0 <HAL_RCC_OscConfig+0x4c8>)
 8006ac8:	681b      	ldr	r3, [r3, #0]
 8006aca:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8006ace:	2b00      	cmp	r3, #0
 8006ad0:	d118      	bne.n	8006b04 <HAL_RCC_OscConfig+0x2fc>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8006ad2:	4b7f      	ldr	r3, [pc, #508]	; (8006cd0 <HAL_RCC_OscConfig+0x4c8>)
 8006ad4:	681b      	ldr	r3, [r3, #0]
 8006ad6:	4a7e      	ldr	r2, [pc, #504]	; (8006cd0 <HAL_RCC_OscConfig+0x4c8>)
 8006ad8:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8006adc:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8006ade:	f7fc fb03 	bl	80030e8 <HAL_GetTick>
 8006ae2:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8006ae4:	e008      	b.n	8006af8 <HAL_RCC_OscConfig+0x2f0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8006ae6:	f7fc faff 	bl	80030e8 <HAL_GetTick>
 8006aea:	4602      	mov	r2, r0
 8006aec:	693b      	ldr	r3, [r7, #16]
 8006aee:	1ad3      	subs	r3, r2, r3
 8006af0:	2b64      	cmp	r3, #100	; 0x64
 8006af2:	d901      	bls.n	8006af8 <HAL_RCC_OscConfig+0x2f0>
        {
          return HAL_TIMEOUT;
 8006af4:	2303      	movs	r3, #3
 8006af6:	e103      	b.n	8006d00 <HAL_RCC_OscConfig+0x4f8>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8006af8:	4b75      	ldr	r3, [pc, #468]	; (8006cd0 <HAL_RCC_OscConfig+0x4c8>)
 8006afa:	681b      	ldr	r3, [r3, #0]
 8006afc:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8006b00:	2b00      	cmp	r3, #0
 8006b02:	d0f0      	beq.n	8006ae6 <HAL_RCC_OscConfig+0x2de>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8006b04:	687b      	ldr	r3, [r7, #4]
 8006b06:	68db      	ldr	r3, [r3, #12]
 8006b08:	2b01      	cmp	r3, #1
 8006b0a:	d106      	bne.n	8006b1a <HAL_RCC_OscConfig+0x312>
 8006b0c:	4b6f      	ldr	r3, [pc, #444]	; (8006ccc <HAL_RCC_OscConfig+0x4c4>)
 8006b0e:	6a1b      	ldr	r3, [r3, #32]
 8006b10:	4a6e      	ldr	r2, [pc, #440]	; (8006ccc <HAL_RCC_OscConfig+0x4c4>)
 8006b12:	f043 0301 	orr.w	r3, r3, #1
 8006b16:	6213      	str	r3, [r2, #32]
 8006b18:	e02d      	b.n	8006b76 <HAL_RCC_OscConfig+0x36e>
 8006b1a:	687b      	ldr	r3, [r7, #4]
 8006b1c:	68db      	ldr	r3, [r3, #12]
 8006b1e:	2b00      	cmp	r3, #0
 8006b20:	d10c      	bne.n	8006b3c <HAL_RCC_OscConfig+0x334>
 8006b22:	4b6a      	ldr	r3, [pc, #424]	; (8006ccc <HAL_RCC_OscConfig+0x4c4>)
 8006b24:	6a1b      	ldr	r3, [r3, #32]
 8006b26:	4a69      	ldr	r2, [pc, #420]	; (8006ccc <HAL_RCC_OscConfig+0x4c4>)
 8006b28:	f023 0301 	bic.w	r3, r3, #1
 8006b2c:	6213      	str	r3, [r2, #32]
 8006b2e:	4b67      	ldr	r3, [pc, #412]	; (8006ccc <HAL_RCC_OscConfig+0x4c4>)
 8006b30:	6a1b      	ldr	r3, [r3, #32]
 8006b32:	4a66      	ldr	r2, [pc, #408]	; (8006ccc <HAL_RCC_OscConfig+0x4c4>)
 8006b34:	f023 0304 	bic.w	r3, r3, #4
 8006b38:	6213      	str	r3, [r2, #32]
 8006b3a:	e01c      	b.n	8006b76 <HAL_RCC_OscConfig+0x36e>
 8006b3c:	687b      	ldr	r3, [r7, #4]
 8006b3e:	68db      	ldr	r3, [r3, #12]
 8006b40:	2b05      	cmp	r3, #5
 8006b42:	d10c      	bne.n	8006b5e <HAL_RCC_OscConfig+0x356>
 8006b44:	4b61      	ldr	r3, [pc, #388]	; (8006ccc <HAL_RCC_OscConfig+0x4c4>)
 8006b46:	6a1b      	ldr	r3, [r3, #32]
 8006b48:	4a60      	ldr	r2, [pc, #384]	; (8006ccc <HAL_RCC_OscConfig+0x4c4>)
 8006b4a:	f043 0304 	orr.w	r3, r3, #4
 8006b4e:	6213      	str	r3, [r2, #32]
 8006b50:	4b5e      	ldr	r3, [pc, #376]	; (8006ccc <HAL_RCC_OscConfig+0x4c4>)
 8006b52:	6a1b      	ldr	r3, [r3, #32]
 8006b54:	4a5d      	ldr	r2, [pc, #372]	; (8006ccc <HAL_RCC_OscConfig+0x4c4>)
 8006b56:	f043 0301 	orr.w	r3, r3, #1
 8006b5a:	6213      	str	r3, [r2, #32]
 8006b5c:	e00b      	b.n	8006b76 <HAL_RCC_OscConfig+0x36e>
 8006b5e:	4b5b      	ldr	r3, [pc, #364]	; (8006ccc <HAL_RCC_OscConfig+0x4c4>)
 8006b60:	6a1b      	ldr	r3, [r3, #32]
 8006b62:	4a5a      	ldr	r2, [pc, #360]	; (8006ccc <HAL_RCC_OscConfig+0x4c4>)
 8006b64:	f023 0301 	bic.w	r3, r3, #1
 8006b68:	6213      	str	r3, [r2, #32]
 8006b6a:	4b58      	ldr	r3, [pc, #352]	; (8006ccc <HAL_RCC_OscConfig+0x4c4>)
 8006b6c:	6a1b      	ldr	r3, [r3, #32]
 8006b6e:	4a57      	ldr	r2, [pc, #348]	; (8006ccc <HAL_RCC_OscConfig+0x4c4>)
 8006b70:	f023 0304 	bic.w	r3, r3, #4
 8006b74:	6213      	str	r3, [r2, #32]
    /* Check the LSE State */
    if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8006b76:	687b      	ldr	r3, [r7, #4]
 8006b78:	68db      	ldr	r3, [r3, #12]
 8006b7a:	2b00      	cmp	r3, #0
 8006b7c:	d015      	beq.n	8006baa <HAL_RCC_OscConfig+0x3a2>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8006b7e:	f7fc fab3 	bl	80030e8 <HAL_GetTick>
 8006b82:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8006b84:	e00a      	b.n	8006b9c <HAL_RCC_OscConfig+0x394>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8006b86:	f7fc faaf 	bl	80030e8 <HAL_GetTick>
 8006b8a:	4602      	mov	r2, r0
 8006b8c:	693b      	ldr	r3, [r7, #16]
 8006b8e:	1ad3      	subs	r3, r2, r3
 8006b90:	f241 3288 	movw	r2, #5000	; 0x1388
 8006b94:	4293      	cmp	r3, r2
 8006b96:	d901      	bls.n	8006b9c <HAL_RCC_OscConfig+0x394>
        {
          return HAL_TIMEOUT;
 8006b98:	2303      	movs	r3, #3
 8006b9a:	e0b1      	b.n	8006d00 <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8006b9c:	4b4b      	ldr	r3, [pc, #300]	; (8006ccc <HAL_RCC_OscConfig+0x4c4>)
 8006b9e:	6a1b      	ldr	r3, [r3, #32]
 8006ba0:	f003 0302 	and.w	r3, r3, #2
 8006ba4:	2b00      	cmp	r3, #0
 8006ba6:	d0ee      	beq.n	8006b86 <HAL_RCC_OscConfig+0x37e>
 8006ba8:	e014      	b.n	8006bd4 <HAL_RCC_OscConfig+0x3cc>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8006baa:	f7fc fa9d 	bl	80030e8 <HAL_GetTick>
 8006bae:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8006bb0:	e00a      	b.n	8006bc8 <HAL_RCC_OscConfig+0x3c0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8006bb2:	f7fc fa99 	bl	80030e8 <HAL_GetTick>
 8006bb6:	4602      	mov	r2, r0
 8006bb8:	693b      	ldr	r3, [r7, #16]
 8006bba:	1ad3      	subs	r3, r2, r3
 8006bbc:	f241 3288 	movw	r2, #5000	; 0x1388
 8006bc0:	4293      	cmp	r3, r2
 8006bc2:	d901      	bls.n	8006bc8 <HAL_RCC_OscConfig+0x3c0>
        {
          return HAL_TIMEOUT;
 8006bc4:	2303      	movs	r3, #3
 8006bc6:	e09b      	b.n	8006d00 <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8006bc8:	4b40      	ldr	r3, [pc, #256]	; (8006ccc <HAL_RCC_OscConfig+0x4c4>)
 8006bca:	6a1b      	ldr	r3, [r3, #32]
 8006bcc:	f003 0302 	and.w	r3, r3, #2
 8006bd0:	2b00      	cmp	r3, #0
 8006bd2:	d1ee      	bne.n	8006bb2 <HAL_RCC_OscConfig+0x3aa>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if (pwrclkchanged == SET)
 8006bd4:	7dfb      	ldrb	r3, [r7, #23]
 8006bd6:	2b01      	cmp	r3, #1
 8006bd8:	d105      	bne.n	8006be6 <HAL_RCC_OscConfig+0x3de>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8006bda:	4b3c      	ldr	r3, [pc, #240]	; (8006ccc <HAL_RCC_OscConfig+0x4c4>)
 8006bdc:	69db      	ldr	r3, [r3, #28]
 8006bde:	4a3b      	ldr	r2, [pc, #236]	; (8006ccc <HAL_RCC_OscConfig+0x4c4>)
 8006be0:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8006be4:	61d3      	str	r3, [r2, #28]

#endif /* RCC_CR_PLL2ON */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8006be6:	687b      	ldr	r3, [r7, #4]
 8006be8:	69db      	ldr	r3, [r3, #28]
 8006bea:	2b00      	cmp	r3, #0
 8006bec:	f000 8087 	beq.w	8006cfe <HAL_RCC_OscConfig+0x4f6>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8006bf0:	4b36      	ldr	r3, [pc, #216]	; (8006ccc <HAL_RCC_OscConfig+0x4c4>)
 8006bf2:	685b      	ldr	r3, [r3, #4]
 8006bf4:	f003 030c 	and.w	r3, r3, #12
 8006bf8:	2b08      	cmp	r3, #8
 8006bfa:	d061      	beq.n	8006cc0 <HAL_RCC_OscConfig+0x4b8>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8006bfc:	687b      	ldr	r3, [r7, #4]
 8006bfe:	69db      	ldr	r3, [r3, #28]
 8006c00:	2b02      	cmp	r3, #2
 8006c02:	d146      	bne.n	8006c92 <HAL_RCC_OscConfig+0x48a>
        /* Check the parameters */
        assert_param(IS_RCC_PLLSOURCE(RCC_OscInitStruct->PLL.PLLSource));
        assert_param(IS_RCC_PLL_MUL(RCC_OscInitStruct->PLL.PLLMUL));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8006c04:	4b33      	ldr	r3, [pc, #204]	; (8006cd4 <HAL_RCC_OscConfig+0x4cc>)
 8006c06:	2200      	movs	r2, #0
 8006c08:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8006c0a:	f7fc fa6d 	bl	80030e8 <HAL_GetTick>
 8006c0e:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8006c10:	e008      	b.n	8006c24 <HAL_RCC_OscConfig+0x41c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8006c12:	f7fc fa69 	bl	80030e8 <HAL_GetTick>
 8006c16:	4602      	mov	r2, r0
 8006c18:	693b      	ldr	r3, [r7, #16]
 8006c1a:	1ad3      	subs	r3, r2, r3
 8006c1c:	2b02      	cmp	r3, #2
 8006c1e:	d901      	bls.n	8006c24 <HAL_RCC_OscConfig+0x41c>
          {
            return HAL_TIMEOUT;
 8006c20:	2303      	movs	r3, #3
 8006c22:	e06d      	b.n	8006d00 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8006c24:	4b29      	ldr	r3, [pc, #164]	; (8006ccc <HAL_RCC_OscConfig+0x4c4>)
 8006c26:	681b      	ldr	r3, [r3, #0]
 8006c28:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8006c2c:	2b00      	cmp	r3, #0
 8006c2e:	d1f0      	bne.n	8006c12 <HAL_RCC_OscConfig+0x40a>
          }
        }

        /* Configure the HSE prediv factor --------------------------------*/
        /* It can be written only when the PLL is disabled. Not used in PLL source is different than HSE */
        if (RCC_OscInitStruct->PLL.PLLSource == RCC_PLLSOURCE_HSE)
 8006c30:	687b      	ldr	r3, [r7, #4]
 8006c32:	6a1b      	ldr	r3, [r3, #32]
 8006c34:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8006c38:	d108      	bne.n	8006c4c <HAL_RCC_OscConfig+0x444>
          /* Set PREDIV1 source */
          SET_BIT(RCC->CFGR2, RCC_OscInitStruct->Prediv1Source);
#endif /* RCC_CFGR2_PREDIV1SRC */

          /* Set PREDIV1 Value */
          __HAL_RCC_HSE_PREDIV_CONFIG(RCC_OscInitStruct->HSEPredivValue);
 8006c3a:	4b24      	ldr	r3, [pc, #144]	; (8006ccc <HAL_RCC_OscConfig+0x4c4>)
 8006c3c:	685b      	ldr	r3, [r3, #4]
 8006c3e:	f423 3200 	bic.w	r2, r3, #131072	; 0x20000
 8006c42:	687b      	ldr	r3, [r7, #4]
 8006c44:	689b      	ldr	r3, [r3, #8]
 8006c46:	4921      	ldr	r1, [pc, #132]	; (8006ccc <HAL_RCC_OscConfig+0x4c4>)
 8006c48:	4313      	orrs	r3, r2
 8006c4a:	604b      	str	r3, [r1, #4]
        }

        /* Configure the main PLL clock source and multiplication factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8006c4c:	4b1f      	ldr	r3, [pc, #124]	; (8006ccc <HAL_RCC_OscConfig+0x4c4>)
 8006c4e:	685b      	ldr	r3, [r3, #4]
 8006c50:	f423 1274 	bic.w	r2, r3, #3997696	; 0x3d0000
 8006c54:	687b      	ldr	r3, [r7, #4]
 8006c56:	6a19      	ldr	r1, [r3, #32]
 8006c58:	687b      	ldr	r3, [r7, #4]
 8006c5a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006c5c:	430b      	orrs	r3, r1
 8006c5e:	491b      	ldr	r1, [pc, #108]	; (8006ccc <HAL_RCC_OscConfig+0x4c4>)
 8006c60:	4313      	orrs	r3, r2
 8006c62:	604b      	str	r3, [r1, #4]
                             RCC_OscInitStruct->PLL.PLLMUL);
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8006c64:	4b1b      	ldr	r3, [pc, #108]	; (8006cd4 <HAL_RCC_OscConfig+0x4cc>)
 8006c66:	2201      	movs	r2, #1
 8006c68:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8006c6a:	f7fc fa3d 	bl	80030e8 <HAL_GetTick>
 8006c6e:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8006c70:	e008      	b.n	8006c84 <HAL_RCC_OscConfig+0x47c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8006c72:	f7fc fa39 	bl	80030e8 <HAL_GetTick>
 8006c76:	4602      	mov	r2, r0
 8006c78:	693b      	ldr	r3, [r7, #16]
 8006c7a:	1ad3      	subs	r3, r2, r3
 8006c7c:	2b02      	cmp	r3, #2
 8006c7e:	d901      	bls.n	8006c84 <HAL_RCC_OscConfig+0x47c>
          {
            return HAL_TIMEOUT;
 8006c80:	2303      	movs	r3, #3
 8006c82:	e03d      	b.n	8006d00 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8006c84:	4b11      	ldr	r3, [pc, #68]	; (8006ccc <HAL_RCC_OscConfig+0x4c4>)
 8006c86:	681b      	ldr	r3, [r3, #0]
 8006c88:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8006c8c:	2b00      	cmp	r3, #0
 8006c8e:	d0f0      	beq.n	8006c72 <HAL_RCC_OscConfig+0x46a>
 8006c90:	e035      	b.n	8006cfe <HAL_RCC_OscConfig+0x4f6>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8006c92:	4b10      	ldr	r3, [pc, #64]	; (8006cd4 <HAL_RCC_OscConfig+0x4cc>)
 8006c94:	2200      	movs	r2, #0
 8006c96:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8006c98:	f7fc fa26 	bl	80030e8 <HAL_GetTick>
 8006c9c:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8006c9e:	e008      	b.n	8006cb2 <HAL_RCC_OscConfig+0x4aa>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8006ca0:	f7fc fa22 	bl	80030e8 <HAL_GetTick>
 8006ca4:	4602      	mov	r2, r0
 8006ca6:	693b      	ldr	r3, [r7, #16]
 8006ca8:	1ad3      	subs	r3, r2, r3
 8006caa:	2b02      	cmp	r3, #2
 8006cac:	d901      	bls.n	8006cb2 <HAL_RCC_OscConfig+0x4aa>
          {
            return HAL_TIMEOUT;
 8006cae:	2303      	movs	r3, #3
 8006cb0:	e026      	b.n	8006d00 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8006cb2:	4b06      	ldr	r3, [pc, #24]	; (8006ccc <HAL_RCC_OscConfig+0x4c4>)
 8006cb4:	681b      	ldr	r3, [r3, #0]
 8006cb6:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8006cba:	2b00      	cmp	r3, #0
 8006cbc:	d1f0      	bne.n	8006ca0 <HAL_RCC_OscConfig+0x498>
 8006cbe:	e01e      	b.n	8006cfe <HAL_RCC_OscConfig+0x4f6>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8006cc0:	687b      	ldr	r3, [r7, #4]
 8006cc2:	69db      	ldr	r3, [r3, #28]
 8006cc4:	2b01      	cmp	r3, #1
 8006cc6:	d107      	bne.n	8006cd8 <HAL_RCC_OscConfig+0x4d0>
      {
        return HAL_ERROR;
 8006cc8:	2301      	movs	r3, #1
 8006cca:	e019      	b.n	8006d00 <HAL_RCC_OscConfig+0x4f8>
 8006ccc:	40021000 	.word	0x40021000
 8006cd0:	40007000 	.word	0x40007000
 8006cd4:	42420060 	.word	0x42420060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->CFGR;
 8006cd8:	4b0b      	ldr	r3, [pc, #44]	; (8006d08 <HAL_RCC_OscConfig+0x500>)
 8006cda:	685b      	ldr	r3, [r3, #4]
 8006cdc:	60fb      	str	r3, [r7, #12]
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8006cde:	68fb      	ldr	r3, [r7, #12]
 8006ce0:	f403 3280 	and.w	r2, r3, #65536	; 0x10000
 8006ce4:	687b      	ldr	r3, [r7, #4]
 8006ce6:	6a1b      	ldr	r3, [r3, #32]
 8006ce8:	429a      	cmp	r2, r3
 8006cea:	d106      	bne.n	8006cfa <HAL_RCC_OscConfig+0x4f2>
            (READ_BIT(pll_config, RCC_CFGR_PLLMULL) != RCC_OscInitStruct->PLL.PLLMUL))
 8006cec:	68fb      	ldr	r3, [r7, #12]
 8006cee:	f403 1270 	and.w	r2, r3, #3932160	; 0x3c0000
 8006cf2:	687b      	ldr	r3, [r7, #4]
 8006cf4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8006cf6:	429a      	cmp	r2, r3
 8006cf8:	d001      	beq.n	8006cfe <HAL_RCC_OscConfig+0x4f6>
        {
          return HAL_ERROR;
 8006cfa:	2301      	movs	r3, #1
 8006cfc:	e000      	b.n	8006d00 <HAL_RCC_OscConfig+0x4f8>
        }
      }
    }
  }

  return HAL_OK;
 8006cfe:	2300      	movs	r3, #0
}
 8006d00:	4618      	mov	r0, r3
 8006d02:	3718      	adds	r7, #24
 8006d04:	46bd      	mov	sp, r7
 8006d06:	bd80      	pop	{r7, pc}
 8006d08:	40021000 	.word	0x40021000

08006d0c <HAL_RCC_ClockConfig>:
  *         You can use @ref HAL_RCC_GetClockConfig() function to know which clock is
  *         currently used as system clock source.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8006d0c:	b580      	push	{r7, lr}
 8006d0e:	b084      	sub	sp, #16
 8006d10:	af00      	add	r7, sp, #0
 8006d12:	6078      	str	r0, [r7, #4]
 8006d14:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8006d16:	687b      	ldr	r3, [r7, #4]
 8006d18:	2b00      	cmp	r3, #0
 8006d1a:	d101      	bne.n	8006d20 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8006d1c:	2301      	movs	r3, #1
 8006d1e:	e0d0      	b.n	8006ec2 <HAL_RCC_ClockConfig+0x1b6>
  must be correctly programmed according to the frequency of the CPU clock
    (HCLK) of the device. */

#if defined(FLASH_ACR_LATENCY)
  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8006d20:	4b6a      	ldr	r3, [pc, #424]	; (8006ecc <HAL_RCC_ClockConfig+0x1c0>)
 8006d22:	681b      	ldr	r3, [r3, #0]
 8006d24:	f003 0307 	and.w	r3, r3, #7
 8006d28:	683a      	ldr	r2, [r7, #0]
 8006d2a:	429a      	cmp	r2, r3
 8006d2c:	d910      	bls.n	8006d50 <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8006d2e:	4b67      	ldr	r3, [pc, #412]	; (8006ecc <HAL_RCC_ClockConfig+0x1c0>)
 8006d30:	681b      	ldr	r3, [r3, #0]
 8006d32:	f023 0207 	bic.w	r2, r3, #7
 8006d36:	4965      	ldr	r1, [pc, #404]	; (8006ecc <HAL_RCC_ClockConfig+0x1c0>)
 8006d38:	683b      	ldr	r3, [r7, #0]
 8006d3a:	4313      	orrs	r3, r2
 8006d3c:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8006d3e:	4b63      	ldr	r3, [pc, #396]	; (8006ecc <HAL_RCC_ClockConfig+0x1c0>)
 8006d40:	681b      	ldr	r3, [r3, #0]
 8006d42:	f003 0307 	and.w	r3, r3, #7
 8006d46:	683a      	ldr	r2, [r7, #0]
 8006d48:	429a      	cmp	r2, r3
 8006d4a:	d001      	beq.n	8006d50 <HAL_RCC_ClockConfig+0x44>
  {
    return HAL_ERROR;
 8006d4c:	2301      	movs	r3, #1
 8006d4e:	e0b8      	b.n	8006ec2 <HAL_RCC_ClockConfig+0x1b6>
  }
}

#endif /* FLASH_ACR_LATENCY */
/*-------------------------- HCLK Configuration --------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8006d50:	687b      	ldr	r3, [r7, #4]
 8006d52:	681b      	ldr	r3, [r3, #0]
 8006d54:	f003 0302 	and.w	r3, r3, #2
 8006d58:	2b00      	cmp	r3, #0
 8006d5a:	d020      	beq.n	8006d9e <HAL_RCC_ClockConfig+0x92>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
    a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8006d5c:	687b      	ldr	r3, [r7, #4]
 8006d5e:	681b      	ldr	r3, [r3, #0]
 8006d60:	f003 0304 	and.w	r3, r3, #4
 8006d64:	2b00      	cmp	r3, #0
 8006d66:	d005      	beq.n	8006d74 <HAL_RCC_ClockConfig+0x68>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8006d68:	4b59      	ldr	r3, [pc, #356]	; (8006ed0 <HAL_RCC_ClockConfig+0x1c4>)
 8006d6a:	685b      	ldr	r3, [r3, #4]
 8006d6c:	4a58      	ldr	r2, [pc, #352]	; (8006ed0 <HAL_RCC_ClockConfig+0x1c4>)
 8006d6e:	f443 63e0 	orr.w	r3, r3, #1792	; 0x700
 8006d72:	6053      	str	r3, [r2, #4]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8006d74:	687b      	ldr	r3, [r7, #4]
 8006d76:	681b      	ldr	r3, [r3, #0]
 8006d78:	f003 0308 	and.w	r3, r3, #8
 8006d7c:	2b00      	cmp	r3, #0
 8006d7e:	d005      	beq.n	8006d8c <HAL_RCC_ClockConfig+0x80>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8006d80:	4b53      	ldr	r3, [pc, #332]	; (8006ed0 <HAL_RCC_ClockConfig+0x1c4>)
 8006d82:	685b      	ldr	r3, [r3, #4]
 8006d84:	4a52      	ldr	r2, [pc, #328]	; (8006ed0 <HAL_RCC_ClockConfig+0x1c4>)
 8006d86:	f443 5360 	orr.w	r3, r3, #14336	; 0x3800
 8006d8a:	6053      	str	r3, [r2, #4]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8006d8c:	4b50      	ldr	r3, [pc, #320]	; (8006ed0 <HAL_RCC_ClockConfig+0x1c4>)
 8006d8e:	685b      	ldr	r3, [r3, #4]
 8006d90:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8006d94:	687b      	ldr	r3, [r7, #4]
 8006d96:	689b      	ldr	r3, [r3, #8]
 8006d98:	494d      	ldr	r1, [pc, #308]	; (8006ed0 <HAL_RCC_ClockConfig+0x1c4>)
 8006d9a:	4313      	orrs	r3, r2
 8006d9c:	604b      	str	r3, [r1, #4]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8006d9e:	687b      	ldr	r3, [r7, #4]
 8006da0:	681b      	ldr	r3, [r3, #0]
 8006da2:	f003 0301 	and.w	r3, r3, #1
 8006da6:	2b00      	cmp	r3, #0
 8006da8:	d040      	beq.n	8006e2c <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8006daa:	687b      	ldr	r3, [r7, #4]
 8006dac:	685b      	ldr	r3, [r3, #4]
 8006dae:	2b01      	cmp	r3, #1
 8006db0:	d107      	bne.n	8006dc2 <HAL_RCC_ClockConfig+0xb6>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8006db2:	4b47      	ldr	r3, [pc, #284]	; (8006ed0 <HAL_RCC_ClockConfig+0x1c4>)
 8006db4:	681b      	ldr	r3, [r3, #0]
 8006db6:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8006dba:	2b00      	cmp	r3, #0
 8006dbc:	d115      	bne.n	8006dea <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8006dbe:	2301      	movs	r3, #1
 8006dc0:	e07f      	b.n	8006ec2 <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8006dc2:	687b      	ldr	r3, [r7, #4]
 8006dc4:	685b      	ldr	r3, [r3, #4]
 8006dc6:	2b02      	cmp	r3, #2
 8006dc8:	d107      	bne.n	8006dda <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8006dca:	4b41      	ldr	r3, [pc, #260]	; (8006ed0 <HAL_RCC_ClockConfig+0x1c4>)
 8006dcc:	681b      	ldr	r3, [r3, #0]
 8006dce:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8006dd2:	2b00      	cmp	r3, #0
 8006dd4:	d109      	bne.n	8006dea <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8006dd6:	2301      	movs	r3, #1
 8006dd8:	e073      	b.n	8006ec2 <HAL_RCC_ClockConfig+0x1b6>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8006dda:	4b3d      	ldr	r3, [pc, #244]	; (8006ed0 <HAL_RCC_ClockConfig+0x1c4>)
 8006ddc:	681b      	ldr	r3, [r3, #0]
 8006dde:	f003 0302 	and.w	r3, r3, #2
 8006de2:	2b00      	cmp	r3, #0
 8006de4:	d101      	bne.n	8006dea <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8006de6:	2301      	movs	r3, #1
 8006de8:	e06b      	b.n	8006ec2 <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8006dea:	4b39      	ldr	r3, [pc, #228]	; (8006ed0 <HAL_RCC_ClockConfig+0x1c4>)
 8006dec:	685b      	ldr	r3, [r3, #4]
 8006dee:	f023 0203 	bic.w	r2, r3, #3
 8006df2:	687b      	ldr	r3, [r7, #4]
 8006df4:	685b      	ldr	r3, [r3, #4]
 8006df6:	4936      	ldr	r1, [pc, #216]	; (8006ed0 <HAL_RCC_ClockConfig+0x1c4>)
 8006df8:	4313      	orrs	r3, r2
 8006dfa:	604b      	str	r3, [r1, #4]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8006dfc:	f7fc f974 	bl	80030e8 <HAL_GetTick>
 8006e00:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8006e02:	e00a      	b.n	8006e1a <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8006e04:	f7fc f970 	bl	80030e8 <HAL_GetTick>
 8006e08:	4602      	mov	r2, r0
 8006e0a:	68fb      	ldr	r3, [r7, #12]
 8006e0c:	1ad3      	subs	r3, r2, r3
 8006e0e:	f241 3288 	movw	r2, #5000	; 0x1388
 8006e12:	4293      	cmp	r3, r2
 8006e14:	d901      	bls.n	8006e1a <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8006e16:	2303      	movs	r3, #3
 8006e18:	e053      	b.n	8006ec2 <HAL_RCC_ClockConfig+0x1b6>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8006e1a:	4b2d      	ldr	r3, [pc, #180]	; (8006ed0 <HAL_RCC_ClockConfig+0x1c4>)
 8006e1c:	685b      	ldr	r3, [r3, #4]
 8006e1e:	f003 020c 	and.w	r2, r3, #12
 8006e22:	687b      	ldr	r3, [r7, #4]
 8006e24:	685b      	ldr	r3, [r3, #4]
 8006e26:	009b      	lsls	r3, r3, #2
 8006e28:	429a      	cmp	r2, r3
 8006e2a:	d1eb      	bne.n	8006e04 <HAL_RCC_ClockConfig+0xf8>
    }
  }

#if defined(FLASH_ACR_LATENCY)
  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8006e2c:	4b27      	ldr	r3, [pc, #156]	; (8006ecc <HAL_RCC_ClockConfig+0x1c0>)
 8006e2e:	681b      	ldr	r3, [r3, #0]
 8006e30:	f003 0307 	and.w	r3, r3, #7
 8006e34:	683a      	ldr	r2, [r7, #0]
 8006e36:	429a      	cmp	r2, r3
 8006e38:	d210      	bcs.n	8006e5c <HAL_RCC_ClockConfig+0x150>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8006e3a:	4b24      	ldr	r3, [pc, #144]	; (8006ecc <HAL_RCC_ClockConfig+0x1c0>)
 8006e3c:	681b      	ldr	r3, [r3, #0]
 8006e3e:	f023 0207 	bic.w	r2, r3, #7
 8006e42:	4922      	ldr	r1, [pc, #136]	; (8006ecc <HAL_RCC_ClockConfig+0x1c0>)
 8006e44:	683b      	ldr	r3, [r7, #0]
 8006e46:	4313      	orrs	r3, r2
 8006e48:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8006e4a:	4b20      	ldr	r3, [pc, #128]	; (8006ecc <HAL_RCC_ClockConfig+0x1c0>)
 8006e4c:	681b      	ldr	r3, [r3, #0]
 8006e4e:	f003 0307 	and.w	r3, r3, #7
 8006e52:	683a      	ldr	r2, [r7, #0]
 8006e54:	429a      	cmp	r2, r3
 8006e56:	d001      	beq.n	8006e5c <HAL_RCC_ClockConfig+0x150>
  {
    return HAL_ERROR;
 8006e58:	2301      	movs	r3, #1
 8006e5a:	e032      	b.n	8006ec2 <HAL_RCC_ClockConfig+0x1b6>
  }
}
#endif /* FLASH_ACR_LATENCY */

/*-------------------------- PCLK1 Configuration ---------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8006e5c:	687b      	ldr	r3, [r7, #4]
 8006e5e:	681b      	ldr	r3, [r3, #0]
 8006e60:	f003 0304 	and.w	r3, r3, #4
 8006e64:	2b00      	cmp	r3, #0
 8006e66:	d008      	beq.n	8006e7a <HAL_RCC_ClockConfig+0x16e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8006e68:	4b19      	ldr	r3, [pc, #100]	; (8006ed0 <HAL_RCC_ClockConfig+0x1c4>)
 8006e6a:	685b      	ldr	r3, [r3, #4]
 8006e6c:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 8006e70:	687b      	ldr	r3, [r7, #4]
 8006e72:	68db      	ldr	r3, [r3, #12]
 8006e74:	4916      	ldr	r1, [pc, #88]	; (8006ed0 <HAL_RCC_ClockConfig+0x1c4>)
 8006e76:	4313      	orrs	r3, r2
 8006e78:	604b      	str	r3, [r1, #4]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8006e7a:	687b      	ldr	r3, [r7, #4]
 8006e7c:	681b      	ldr	r3, [r3, #0]
 8006e7e:	f003 0308 	and.w	r3, r3, #8
 8006e82:	2b00      	cmp	r3, #0
 8006e84:	d009      	beq.n	8006e9a <HAL_RCC_ClockConfig+0x18e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 8006e86:	4b12      	ldr	r3, [pc, #72]	; (8006ed0 <HAL_RCC_ClockConfig+0x1c4>)
 8006e88:	685b      	ldr	r3, [r3, #4]
 8006e8a:	f423 5260 	bic.w	r2, r3, #14336	; 0x3800
 8006e8e:	687b      	ldr	r3, [r7, #4]
 8006e90:	691b      	ldr	r3, [r3, #16]
 8006e92:	00db      	lsls	r3, r3, #3
 8006e94:	490e      	ldr	r1, [pc, #56]	; (8006ed0 <HAL_RCC_ClockConfig+0x1c4>)
 8006e96:	4313      	orrs	r3, r2
 8006e98:	604b      	str	r3, [r1, #4]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 8006e9a:	f000 f821 	bl	8006ee0 <HAL_RCC_GetSysClockFreq>
 8006e9e:	4602      	mov	r2, r0
 8006ea0:	4b0b      	ldr	r3, [pc, #44]	; (8006ed0 <HAL_RCC_ClockConfig+0x1c4>)
 8006ea2:	685b      	ldr	r3, [r3, #4]
 8006ea4:	091b      	lsrs	r3, r3, #4
 8006ea6:	f003 030f 	and.w	r3, r3, #15
 8006eaa:	490a      	ldr	r1, [pc, #40]	; (8006ed4 <HAL_RCC_ClockConfig+0x1c8>)
 8006eac:	5ccb      	ldrb	r3, [r1, r3]
 8006eae:	fa22 f303 	lsr.w	r3, r2, r3
 8006eb2:	4a09      	ldr	r2, [pc, #36]	; (8006ed8 <HAL_RCC_ClockConfig+0x1cc>)
 8006eb4:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick(uwTickPrio);
 8006eb6:	4b09      	ldr	r3, [pc, #36]	; (8006edc <HAL_RCC_ClockConfig+0x1d0>)
 8006eb8:	681b      	ldr	r3, [r3, #0]
 8006eba:	4618      	mov	r0, r3
 8006ebc:	f7fc f8d2 	bl	8003064 <HAL_InitTick>

  return HAL_OK;
 8006ec0:	2300      	movs	r3, #0
}
 8006ec2:	4618      	mov	r0, r3
 8006ec4:	3710      	adds	r7, #16
 8006ec6:	46bd      	mov	sp, r7
 8006ec8:	bd80      	pop	{r7, pc}
 8006eca:	bf00      	nop
 8006ecc:	40022000 	.word	0x40022000
 8006ed0:	40021000 	.word	0x40021000
 8006ed4:	0800ad20 	.word	0x0800ad20
 8006ed8:	20000008 	.word	0x20000008
 8006edc:	2000000c 	.word	0x2000000c

08006ee0 <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8006ee0:	b480      	push	{r7}
 8006ee2:	b087      	sub	sp, #28
 8006ee4:	af00      	add	r7, sp, #0
#else
  static const uint8_t aPredivFactorTable[2U] = {1, 2};
#endif /*RCC_CFGR2_PREDIV1*/

#endif
  uint32_t tmpreg = 0U, prediv = 0U, pllclk = 0U, pllmul = 0U;
 8006ee6:	2300      	movs	r3, #0
 8006ee8:	60fb      	str	r3, [r7, #12]
 8006eea:	2300      	movs	r3, #0
 8006eec:	60bb      	str	r3, [r7, #8]
 8006eee:	2300      	movs	r3, #0
 8006ef0:	617b      	str	r3, [r7, #20]
 8006ef2:	2300      	movs	r3, #0
 8006ef4:	607b      	str	r3, [r7, #4]
  uint32_t sysclockfreq = 0U;
 8006ef6:	2300      	movs	r3, #0
 8006ef8:	613b      	str	r3, [r7, #16]
#if defined(RCC_CFGR2_PREDIV1SRC)
  uint32_t prediv2 = 0U, pll2mul = 0U;
#endif /*RCC_CFGR2_PREDIV1SRC*/

  tmpreg = RCC->CFGR;
 8006efa:	4b1e      	ldr	r3, [pc, #120]	; (8006f74 <HAL_RCC_GetSysClockFreq+0x94>)
 8006efc:	685b      	ldr	r3, [r3, #4]
 8006efe:	60fb      	str	r3, [r7, #12]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 8006f00:	68fb      	ldr	r3, [r7, #12]
 8006f02:	f003 030c 	and.w	r3, r3, #12
 8006f06:	2b04      	cmp	r3, #4
 8006f08:	d002      	beq.n	8006f10 <HAL_RCC_GetSysClockFreq+0x30>
 8006f0a:	2b08      	cmp	r3, #8
 8006f0c:	d003      	beq.n	8006f16 <HAL_RCC_GetSysClockFreq+0x36>
 8006f0e:	e027      	b.n	8006f60 <HAL_RCC_GetSysClockFreq+0x80>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 8006f10:	4b19      	ldr	r3, [pc, #100]	; (8006f78 <HAL_RCC_GetSysClockFreq+0x98>)
 8006f12:	613b      	str	r3, [r7, #16]
      break;
 8006f14:	e027      	b.n	8006f66 <HAL_RCC_GetSysClockFreq+0x86>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMULL) >> RCC_CFGR_PLLMULL_Pos];
 8006f16:	68fb      	ldr	r3, [r7, #12]
 8006f18:	0c9b      	lsrs	r3, r3, #18
 8006f1a:	f003 030f 	and.w	r3, r3, #15
 8006f1e:	4a17      	ldr	r2, [pc, #92]	; (8006f7c <HAL_RCC_GetSysClockFreq+0x9c>)
 8006f20:	5cd3      	ldrb	r3, [r2, r3]
 8006f22:	607b      	str	r3, [r7, #4]
      if ((tmpreg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
 8006f24:	68fb      	ldr	r3, [r7, #12]
 8006f26:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8006f2a:	2b00      	cmp	r3, #0
 8006f2c:	d010      	beq.n	8006f50 <HAL_RCC_GetSysClockFreq+0x70>
      {
#if defined(RCC_CFGR2_PREDIV1)
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV1) >> RCC_CFGR2_PREDIV1_Pos];
#else
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR & RCC_CFGR_PLLXTPRE) >> RCC_CFGR_PLLXTPRE_Pos];
 8006f2e:	4b11      	ldr	r3, [pc, #68]	; (8006f74 <HAL_RCC_GetSysClockFreq+0x94>)
 8006f30:	685b      	ldr	r3, [r3, #4]
 8006f32:	0c5b      	lsrs	r3, r3, #17
 8006f34:	f003 0301 	and.w	r3, r3, #1
 8006f38:	4a11      	ldr	r2, [pc, #68]	; (8006f80 <HAL_RCC_GetSysClockFreq+0xa0>)
 8006f3a:	5cd3      	ldrb	r3, [r2, r3]
 8006f3c:	60bb      	str	r3, [r7, #8]
        {
          pllclk = pllclk / 2;
        }
#else
        /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV1 * PLLMUL */
        pllclk = (uint32_t)((HSE_VALUE  * pllmul) / prediv);
 8006f3e:	687b      	ldr	r3, [r7, #4]
 8006f40:	4a0d      	ldr	r2, [pc, #52]	; (8006f78 <HAL_RCC_GetSysClockFreq+0x98>)
 8006f42:	fb03 f202 	mul.w	r2, r3, r2
 8006f46:	68bb      	ldr	r3, [r7, #8]
 8006f48:	fbb2 f3f3 	udiv	r3, r2, r3
 8006f4c:	617b      	str	r3, [r7, #20]
 8006f4e:	e004      	b.n	8006f5a <HAL_RCC_GetSysClockFreq+0x7a>
#endif /*RCC_CFGR2_PREDIV1SRC*/
      }
      else
      {
        /* HSI used as PLL clock source : PLLCLK = HSI/2 * PLLMUL */
        pllclk = (uint32_t)((HSI_VALUE >> 1) * pllmul);
 8006f50:	687b      	ldr	r3, [r7, #4]
 8006f52:	4a0c      	ldr	r2, [pc, #48]	; (8006f84 <HAL_RCC_GetSysClockFreq+0xa4>)
 8006f54:	fb02 f303 	mul.w	r3, r2, r3
 8006f58:	617b      	str	r3, [r7, #20]
      }
      sysclockfreq = pllclk;
 8006f5a:	697b      	ldr	r3, [r7, #20]
 8006f5c:	613b      	str	r3, [r7, #16]
      break;
 8006f5e:	e002      	b.n	8006f66 <HAL_RCC_GetSysClockFreq+0x86>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    default: /* HSI used as system clock */
    {
      sysclockfreq = HSI_VALUE;
 8006f60:	4b05      	ldr	r3, [pc, #20]	; (8006f78 <HAL_RCC_GetSysClockFreq+0x98>)
 8006f62:	613b      	str	r3, [r7, #16]
      break;
 8006f64:	bf00      	nop
    }
  }
  return sysclockfreq;
 8006f66:	693b      	ldr	r3, [r7, #16]
}
 8006f68:	4618      	mov	r0, r3
 8006f6a:	371c      	adds	r7, #28
 8006f6c:	46bd      	mov	sp, r7
 8006f6e:	bc80      	pop	{r7}
 8006f70:	4770      	bx	lr
 8006f72:	bf00      	nop
 8006f74:	40021000 	.word	0x40021000
 8006f78:	007a1200 	.word	0x007a1200
 8006f7c:	0800ad38 	.word	0x0800ad38
 8006f80:	0800ad48 	.word	0x0800ad48
 8006f84:	003d0900 	.word	0x003d0900

08006f88 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8006f88:	b480      	push	{r7}
 8006f8a:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8006f8c:	4b02      	ldr	r3, [pc, #8]	; (8006f98 <HAL_RCC_GetHCLKFreq+0x10>)
 8006f8e:	681b      	ldr	r3, [r3, #0]
}
 8006f90:	4618      	mov	r0, r3
 8006f92:	46bd      	mov	sp, r7
 8006f94:	bc80      	pop	{r7}
 8006f96:	4770      	bx	lr
 8006f98:	20000008 	.word	0x20000008

08006f9c <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8006f9c:	b580      	push	{r7, lr}
 8006f9e:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 8006fa0:	f7ff fff2 	bl	8006f88 <HAL_RCC_GetHCLKFreq>
 8006fa4:	4602      	mov	r2, r0
 8006fa6:	4b05      	ldr	r3, [pc, #20]	; (8006fbc <HAL_RCC_GetPCLK1Freq+0x20>)
 8006fa8:	685b      	ldr	r3, [r3, #4]
 8006faa:	0a1b      	lsrs	r3, r3, #8
 8006fac:	f003 0307 	and.w	r3, r3, #7
 8006fb0:	4903      	ldr	r1, [pc, #12]	; (8006fc0 <HAL_RCC_GetPCLK1Freq+0x24>)
 8006fb2:	5ccb      	ldrb	r3, [r1, r3]
 8006fb4:	fa22 f303 	lsr.w	r3, r2, r3
}
 8006fb8:	4618      	mov	r0, r3
 8006fba:	bd80      	pop	{r7, pc}
 8006fbc:	40021000 	.word	0x40021000
 8006fc0:	0800ad30 	.word	0x0800ad30

08006fc4 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8006fc4:	b580      	push	{r7, lr}
 8006fc6:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 8006fc8:	f7ff ffde 	bl	8006f88 <HAL_RCC_GetHCLKFreq>
 8006fcc:	4602      	mov	r2, r0
 8006fce:	4b05      	ldr	r3, [pc, #20]	; (8006fe4 <HAL_RCC_GetPCLK2Freq+0x20>)
 8006fd0:	685b      	ldr	r3, [r3, #4]
 8006fd2:	0adb      	lsrs	r3, r3, #11
 8006fd4:	f003 0307 	and.w	r3, r3, #7
 8006fd8:	4903      	ldr	r1, [pc, #12]	; (8006fe8 <HAL_RCC_GetPCLK2Freq+0x24>)
 8006fda:	5ccb      	ldrb	r3, [r1, r3]
 8006fdc:	fa22 f303 	lsr.w	r3, r2, r3
}
 8006fe0:	4618      	mov	r0, r3
 8006fe2:	bd80      	pop	{r7, pc}
 8006fe4:	40021000 	.word	0x40021000
 8006fe8:	0800ad30 	.word	0x0800ad30

08006fec <RCC_Delay>:
  * @brief  This function provides delay (in milliseconds) based on CPU cycles method.
  * @param  mdelay: specifies the delay time length, in milliseconds.
  * @retval None
  */
static void RCC_Delay(uint32_t mdelay)
{
 8006fec:	b480      	push	{r7}
 8006fee:	b085      	sub	sp, #20
 8006ff0:	af00      	add	r7, sp, #0
 8006ff2:	6078      	str	r0, [r7, #4]
  __IO uint32_t Delay = mdelay * (SystemCoreClock / 8U / 1000U);
 8006ff4:	4b0a      	ldr	r3, [pc, #40]	; (8007020 <RCC_Delay+0x34>)
 8006ff6:	681b      	ldr	r3, [r3, #0]
 8006ff8:	4a0a      	ldr	r2, [pc, #40]	; (8007024 <RCC_Delay+0x38>)
 8006ffa:	fba2 2303 	umull	r2, r3, r2, r3
 8006ffe:	0a5b      	lsrs	r3, r3, #9
 8007000:	687a      	ldr	r2, [r7, #4]
 8007002:	fb02 f303 	mul.w	r3, r2, r3
 8007006:	60fb      	str	r3, [r7, #12]
  do
  {
    __NOP();
 8007008:	bf00      	nop
  }
  while (Delay --);
 800700a:	68fb      	ldr	r3, [r7, #12]
 800700c:	1e5a      	subs	r2, r3, #1
 800700e:	60fa      	str	r2, [r7, #12]
 8007010:	2b00      	cmp	r3, #0
 8007012:	d1f9      	bne.n	8007008 <RCC_Delay+0x1c>
}
 8007014:	bf00      	nop
 8007016:	bf00      	nop
 8007018:	3714      	adds	r7, #20
 800701a:	46bd      	mov	sp, r7
 800701c:	bc80      	pop	{r7}
 800701e:	4770      	bx	lr
 8007020:	20000008 	.word	0x20000008
 8007024:	10624dd3 	.word	0x10624dd3

08007028 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8007028:	b580      	push	{r7, lr}
 800702a:	b082      	sub	sp, #8
 800702c:	af00      	add	r7, sp, #0
 800702e:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8007030:	687b      	ldr	r3, [r7, #4]
 8007032:	2b00      	cmp	r3, #0
 8007034:	d101      	bne.n	800703a <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8007036:	2301      	movs	r3, #1
 8007038:	e041      	b.n	80070be <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 800703a:	687b      	ldr	r3, [r7, #4]
 800703c:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8007040:	b2db      	uxtb	r3, r3
 8007042:	2b00      	cmp	r3, #0
 8007044:	d106      	bne.n	8007054 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8007046:	687b      	ldr	r3, [r7, #4]
 8007048:	2200      	movs	r2, #0
 800704a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 800704e:	6878      	ldr	r0, [r7, #4]
 8007050:	f7fb fce0 	bl	8002a14 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8007054:	687b      	ldr	r3, [r7, #4]
 8007056:	2202      	movs	r2, #2
 8007058:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 800705c:	687b      	ldr	r3, [r7, #4]
 800705e:	681a      	ldr	r2, [r3, #0]
 8007060:	687b      	ldr	r3, [r7, #4]
 8007062:	3304      	adds	r3, #4
 8007064:	4619      	mov	r1, r3
 8007066:	4610      	mov	r0, r2
 8007068:	f000 fcb4 	bl	80079d4 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 800706c:	687b      	ldr	r3, [r7, #4]
 800706e:	2201      	movs	r2, #1
 8007070:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8007074:	687b      	ldr	r3, [r7, #4]
 8007076:	2201      	movs	r2, #1
 8007078:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 800707c:	687b      	ldr	r3, [r7, #4]
 800707e:	2201      	movs	r2, #1
 8007080:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8007084:	687b      	ldr	r3, [r7, #4]
 8007086:	2201      	movs	r2, #1
 8007088:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 800708c:	687b      	ldr	r3, [r7, #4]
 800708e:	2201      	movs	r2, #1
 8007090:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8007094:	687b      	ldr	r3, [r7, #4]
 8007096:	2201      	movs	r2, #1
 8007098:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 800709c:	687b      	ldr	r3, [r7, #4]
 800709e:	2201      	movs	r2, #1
 80070a0:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 80070a4:	687b      	ldr	r3, [r7, #4]
 80070a6:	2201      	movs	r2, #1
 80070a8:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 80070ac:	687b      	ldr	r3, [r7, #4]
 80070ae:	2201      	movs	r2, #1
 80070b0:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 80070b4:	687b      	ldr	r3, [r7, #4]
 80070b6:	2201      	movs	r2, #1
 80070b8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 80070bc:	2300      	movs	r3, #0
}
 80070be:	4618      	mov	r0, r3
 80070c0:	3708      	adds	r7, #8
 80070c2:	46bd      	mov	sp, r7
 80070c4:	bd80      	pop	{r7, pc}
	...

080070c8 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 80070c8:	b480      	push	{r7}
 80070ca:	b085      	sub	sp, #20
 80070cc:	af00      	add	r7, sp, #0
 80070ce:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 80070d0:	687b      	ldr	r3, [r7, #4]
 80070d2:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80070d6:	b2db      	uxtb	r3, r3
 80070d8:	2b01      	cmp	r3, #1
 80070da:	d001      	beq.n	80070e0 <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 80070dc:	2301      	movs	r3, #1
 80070de:	e044      	b.n	800716a <HAL_TIM_Base_Start_IT+0xa2>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80070e0:	687b      	ldr	r3, [r7, #4]
 80070e2:	2202      	movs	r2, #2
 80070e4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 80070e8:	687b      	ldr	r3, [r7, #4]
 80070ea:	681b      	ldr	r3, [r3, #0]
 80070ec:	68da      	ldr	r2, [r3, #12]
 80070ee:	687b      	ldr	r3, [r7, #4]
 80070f0:	681b      	ldr	r3, [r3, #0]
 80070f2:	f042 0201 	orr.w	r2, r2, #1
 80070f6:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80070f8:	687b      	ldr	r3, [r7, #4]
 80070fa:	681b      	ldr	r3, [r3, #0]
 80070fc:	4a1d      	ldr	r2, [pc, #116]	; (8007174 <HAL_TIM_Base_Start_IT+0xac>)
 80070fe:	4293      	cmp	r3, r2
 8007100:	d018      	beq.n	8007134 <HAL_TIM_Base_Start_IT+0x6c>
 8007102:	687b      	ldr	r3, [r7, #4]
 8007104:	681b      	ldr	r3, [r3, #0]
 8007106:	4a1c      	ldr	r2, [pc, #112]	; (8007178 <HAL_TIM_Base_Start_IT+0xb0>)
 8007108:	4293      	cmp	r3, r2
 800710a:	d013      	beq.n	8007134 <HAL_TIM_Base_Start_IT+0x6c>
 800710c:	687b      	ldr	r3, [r7, #4]
 800710e:	681b      	ldr	r3, [r3, #0]
 8007110:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8007114:	d00e      	beq.n	8007134 <HAL_TIM_Base_Start_IT+0x6c>
 8007116:	687b      	ldr	r3, [r7, #4]
 8007118:	681b      	ldr	r3, [r3, #0]
 800711a:	4a18      	ldr	r2, [pc, #96]	; (800717c <HAL_TIM_Base_Start_IT+0xb4>)
 800711c:	4293      	cmp	r3, r2
 800711e:	d009      	beq.n	8007134 <HAL_TIM_Base_Start_IT+0x6c>
 8007120:	687b      	ldr	r3, [r7, #4]
 8007122:	681b      	ldr	r3, [r3, #0]
 8007124:	4a16      	ldr	r2, [pc, #88]	; (8007180 <HAL_TIM_Base_Start_IT+0xb8>)
 8007126:	4293      	cmp	r3, r2
 8007128:	d004      	beq.n	8007134 <HAL_TIM_Base_Start_IT+0x6c>
 800712a:	687b      	ldr	r3, [r7, #4]
 800712c:	681b      	ldr	r3, [r3, #0]
 800712e:	4a15      	ldr	r2, [pc, #84]	; (8007184 <HAL_TIM_Base_Start_IT+0xbc>)
 8007130:	4293      	cmp	r3, r2
 8007132:	d111      	bne.n	8007158 <HAL_TIM_Base_Start_IT+0x90>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8007134:	687b      	ldr	r3, [r7, #4]
 8007136:	681b      	ldr	r3, [r3, #0]
 8007138:	689b      	ldr	r3, [r3, #8]
 800713a:	f003 0307 	and.w	r3, r3, #7
 800713e:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8007140:	68fb      	ldr	r3, [r7, #12]
 8007142:	2b06      	cmp	r3, #6
 8007144:	d010      	beq.n	8007168 <HAL_TIM_Base_Start_IT+0xa0>
    {
      __HAL_TIM_ENABLE(htim);
 8007146:	687b      	ldr	r3, [r7, #4]
 8007148:	681b      	ldr	r3, [r3, #0]
 800714a:	681a      	ldr	r2, [r3, #0]
 800714c:	687b      	ldr	r3, [r7, #4]
 800714e:	681b      	ldr	r3, [r3, #0]
 8007150:	f042 0201 	orr.w	r2, r2, #1
 8007154:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8007156:	e007      	b.n	8007168 <HAL_TIM_Base_Start_IT+0xa0>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8007158:	687b      	ldr	r3, [r7, #4]
 800715a:	681b      	ldr	r3, [r3, #0]
 800715c:	681a      	ldr	r2, [r3, #0]
 800715e:	687b      	ldr	r3, [r7, #4]
 8007160:	681b      	ldr	r3, [r3, #0]
 8007162:	f042 0201 	orr.w	r2, r2, #1
 8007166:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8007168:	2300      	movs	r3, #0
}
 800716a:	4618      	mov	r0, r3
 800716c:	3714      	adds	r7, #20
 800716e:	46bd      	mov	sp, r7
 8007170:	bc80      	pop	{r7}
 8007172:	4770      	bx	lr
 8007174:	40012c00 	.word	0x40012c00
 8007178:	40013400 	.word	0x40013400
 800717c:	40000400 	.word	0x40000400
 8007180:	40000800 	.word	0x40000800
 8007184:	40000c00 	.word	0x40000c00

08007188 <HAL_TIM_IC_Init>:
  *         Ex: call @ref HAL_TIM_IC_DeInit() before HAL_TIM_IC_Init()
  * @param  htim TIM Input Capture handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_IC_Init(TIM_HandleTypeDef *htim)
{
 8007188:	b580      	push	{r7, lr}
 800718a:	b082      	sub	sp, #8
 800718c:	af00      	add	r7, sp, #0
 800718e:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8007190:	687b      	ldr	r3, [r7, #4]
 8007192:	2b00      	cmp	r3, #0
 8007194:	d101      	bne.n	800719a <HAL_TIM_IC_Init+0x12>
  {
    return HAL_ERROR;
 8007196:	2301      	movs	r3, #1
 8007198:	e041      	b.n	800721e <HAL_TIM_IC_Init+0x96>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 800719a:	687b      	ldr	r3, [r7, #4]
 800719c:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80071a0:	b2db      	uxtb	r3, r3
 80071a2:	2b00      	cmp	r3, #0
 80071a4:	d106      	bne.n	80071b4 <HAL_TIM_IC_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 80071a6:	687b      	ldr	r3, [r7, #4]
 80071a8:	2200      	movs	r2, #0
 80071aa:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->IC_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_IC_MspInit(htim);
 80071ae:	6878      	ldr	r0, [r7, #4]
 80071b0:	f000 f839 	bl	8007226 <HAL_TIM_IC_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80071b4:	687b      	ldr	r3, [r7, #4]
 80071b6:	2202      	movs	r2, #2
 80071b8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Init the base time for the input capture */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 80071bc:	687b      	ldr	r3, [r7, #4]
 80071be:	681a      	ldr	r2, [r3, #0]
 80071c0:	687b      	ldr	r3, [r7, #4]
 80071c2:	3304      	adds	r3, #4
 80071c4:	4619      	mov	r1, r3
 80071c6:	4610      	mov	r0, r2
 80071c8:	f000 fc04 	bl	80079d4 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 80071cc:	687b      	ldr	r3, [r7, #4]
 80071ce:	2201      	movs	r2, #1
 80071d0:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80071d4:	687b      	ldr	r3, [r7, #4]
 80071d6:	2201      	movs	r2, #1
 80071d8:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 80071dc:	687b      	ldr	r3, [r7, #4]
 80071de:	2201      	movs	r2, #1
 80071e0:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 80071e4:	687b      	ldr	r3, [r7, #4]
 80071e6:	2201      	movs	r2, #1
 80071e8:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 80071ec:	687b      	ldr	r3, [r7, #4]
 80071ee:	2201      	movs	r2, #1
 80071f0:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80071f4:	687b      	ldr	r3, [r7, #4]
 80071f6:	2201      	movs	r2, #1
 80071f8:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 80071fc:	687b      	ldr	r3, [r7, #4]
 80071fe:	2201      	movs	r2, #1
 8007200:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 8007204:	687b      	ldr	r3, [r7, #4]
 8007206:	2201      	movs	r2, #1
 8007208:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 800720c:	687b      	ldr	r3, [r7, #4]
 800720e:	2201      	movs	r2, #1
 8007210:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8007214:	687b      	ldr	r3, [r7, #4]
 8007216:	2201      	movs	r2, #1
 8007218:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 800721c:	2300      	movs	r3, #0
}
 800721e:	4618      	mov	r0, r3
 8007220:	3708      	adds	r7, #8
 8007222:	46bd      	mov	sp, r7
 8007224:	bd80      	pop	{r7, pc}

08007226 <HAL_TIM_IC_MspInit>:
  * @brief  Initializes the TIM Input Capture MSP.
  * @param  htim TIM Input Capture handle
  * @retval None
  */
__weak void HAL_TIM_IC_MspInit(TIM_HandleTypeDef *htim)
{
 8007226:	b480      	push	{r7}
 8007228:	b083      	sub	sp, #12
 800722a:	af00      	add	r7, sp, #0
 800722c:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_MspInit could be implemented in the user file
   */
}
 800722e:	bf00      	nop
 8007230:	370c      	adds	r7, #12
 8007232:	46bd      	mov	sp, r7
 8007234:	bc80      	pop	{r7}
 8007236:	4770      	bx	lr

08007238 <HAL_TIM_IC_Start_IT>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_IC_Start_IT(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8007238:	b580      	push	{r7, lr}
 800723a:	b084      	sub	sp, #16
 800723c:	af00      	add	r7, sp, #0
 800723e:	6078      	str	r0, [r7, #4]
 8007240:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8007242:	2300      	movs	r3, #0
 8007244:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  HAL_TIM_ChannelStateTypeDef channel_state = TIM_CHANNEL_STATE_GET(htim, Channel);
 8007246:	683b      	ldr	r3, [r7, #0]
 8007248:	2b00      	cmp	r3, #0
 800724a:	d104      	bne.n	8007256 <HAL_TIM_IC_Start_IT+0x1e>
 800724c:	687b      	ldr	r3, [r7, #4]
 800724e:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8007252:	b2db      	uxtb	r3, r3
 8007254:	e013      	b.n	800727e <HAL_TIM_IC_Start_IT+0x46>
 8007256:	683b      	ldr	r3, [r7, #0]
 8007258:	2b04      	cmp	r3, #4
 800725a:	d104      	bne.n	8007266 <HAL_TIM_IC_Start_IT+0x2e>
 800725c:	687b      	ldr	r3, [r7, #4]
 800725e:	f893 303f 	ldrb.w	r3, [r3, #63]	; 0x3f
 8007262:	b2db      	uxtb	r3, r3
 8007264:	e00b      	b.n	800727e <HAL_TIM_IC_Start_IT+0x46>
 8007266:	683b      	ldr	r3, [r7, #0]
 8007268:	2b08      	cmp	r3, #8
 800726a:	d104      	bne.n	8007276 <HAL_TIM_IC_Start_IT+0x3e>
 800726c:	687b      	ldr	r3, [r7, #4]
 800726e:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 8007272:	b2db      	uxtb	r3, r3
 8007274:	e003      	b.n	800727e <HAL_TIM_IC_Start_IT+0x46>
 8007276:	687b      	ldr	r3, [r7, #4]
 8007278:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 800727c:	b2db      	uxtb	r3, r3
 800727e:	73bb      	strb	r3, [r7, #14]
  HAL_TIM_ChannelStateTypeDef complementary_channel_state = TIM_CHANNEL_N_STATE_GET(htim, Channel);
 8007280:	683b      	ldr	r3, [r7, #0]
 8007282:	2b00      	cmp	r3, #0
 8007284:	d104      	bne.n	8007290 <HAL_TIM_IC_Start_IT+0x58>
 8007286:	687b      	ldr	r3, [r7, #4]
 8007288:	f893 3042 	ldrb.w	r3, [r3, #66]	; 0x42
 800728c:	b2db      	uxtb	r3, r3
 800728e:	e013      	b.n	80072b8 <HAL_TIM_IC_Start_IT+0x80>
 8007290:	683b      	ldr	r3, [r7, #0]
 8007292:	2b04      	cmp	r3, #4
 8007294:	d104      	bne.n	80072a0 <HAL_TIM_IC_Start_IT+0x68>
 8007296:	687b      	ldr	r3, [r7, #4]
 8007298:	f893 3043 	ldrb.w	r3, [r3, #67]	; 0x43
 800729c:	b2db      	uxtb	r3, r3
 800729e:	e00b      	b.n	80072b8 <HAL_TIM_IC_Start_IT+0x80>
 80072a0:	683b      	ldr	r3, [r7, #0]
 80072a2:	2b08      	cmp	r3, #8
 80072a4:	d104      	bne.n	80072b0 <HAL_TIM_IC_Start_IT+0x78>
 80072a6:	687b      	ldr	r3, [r7, #4]
 80072a8:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 80072ac:	b2db      	uxtb	r3, r3
 80072ae:	e003      	b.n	80072b8 <HAL_TIM_IC_Start_IT+0x80>
 80072b0:	687b      	ldr	r3, [r7, #4]
 80072b2:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 80072b6:	b2db      	uxtb	r3, r3
 80072b8:	737b      	strb	r3, [r7, #13]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Check the TIM channel state */
  if ((channel_state != HAL_TIM_CHANNEL_STATE_READY)
 80072ba:	7bbb      	ldrb	r3, [r7, #14]
 80072bc:	2b01      	cmp	r3, #1
 80072be:	d102      	bne.n	80072c6 <HAL_TIM_IC_Start_IT+0x8e>
      || (complementary_channel_state != HAL_TIM_CHANNEL_STATE_READY))
 80072c0:	7b7b      	ldrb	r3, [r7, #13]
 80072c2:	2b01      	cmp	r3, #1
 80072c4:	d001      	beq.n	80072ca <HAL_TIM_IC_Start_IT+0x92>
  {
    return HAL_ERROR;
 80072c6:	2301      	movs	r3, #1
 80072c8:	e0c2      	b.n	8007450 <HAL_TIM_IC_Start_IT+0x218>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 80072ca:	683b      	ldr	r3, [r7, #0]
 80072cc:	2b00      	cmp	r3, #0
 80072ce:	d104      	bne.n	80072da <HAL_TIM_IC_Start_IT+0xa2>
 80072d0:	687b      	ldr	r3, [r7, #4]
 80072d2:	2202      	movs	r2, #2
 80072d4:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 80072d8:	e013      	b.n	8007302 <HAL_TIM_IC_Start_IT+0xca>
 80072da:	683b      	ldr	r3, [r7, #0]
 80072dc:	2b04      	cmp	r3, #4
 80072de:	d104      	bne.n	80072ea <HAL_TIM_IC_Start_IT+0xb2>
 80072e0:	687b      	ldr	r3, [r7, #4]
 80072e2:	2202      	movs	r2, #2
 80072e4:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 80072e8:	e00b      	b.n	8007302 <HAL_TIM_IC_Start_IT+0xca>
 80072ea:	683b      	ldr	r3, [r7, #0]
 80072ec:	2b08      	cmp	r3, #8
 80072ee:	d104      	bne.n	80072fa <HAL_TIM_IC_Start_IT+0xc2>
 80072f0:	687b      	ldr	r3, [r7, #4]
 80072f2:	2202      	movs	r2, #2
 80072f4:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 80072f8:	e003      	b.n	8007302 <HAL_TIM_IC_Start_IT+0xca>
 80072fa:	687b      	ldr	r3, [r7, #4]
 80072fc:	2202      	movs	r2, #2
 80072fe:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 8007302:	683b      	ldr	r3, [r7, #0]
 8007304:	2b00      	cmp	r3, #0
 8007306:	d104      	bne.n	8007312 <HAL_TIM_IC_Start_IT+0xda>
 8007308:	687b      	ldr	r3, [r7, #4]
 800730a:	2202      	movs	r2, #2
 800730c:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8007310:	e013      	b.n	800733a <HAL_TIM_IC_Start_IT+0x102>
 8007312:	683b      	ldr	r3, [r7, #0]
 8007314:	2b04      	cmp	r3, #4
 8007316:	d104      	bne.n	8007322 <HAL_TIM_IC_Start_IT+0xea>
 8007318:	687b      	ldr	r3, [r7, #4]
 800731a:	2202      	movs	r2, #2
 800731c:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 8007320:	e00b      	b.n	800733a <HAL_TIM_IC_Start_IT+0x102>
 8007322:	683b      	ldr	r3, [r7, #0]
 8007324:	2b08      	cmp	r3, #8
 8007326:	d104      	bne.n	8007332 <HAL_TIM_IC_Start_IT+0xfa>
 8007328:	687b      	ldr	r3, [r7, #4]
 800732a:	2202      	movs	r2, #2
 800732c:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8007330:	e003      	b.n	800733a <HAL_TIM_IC_Start_IT+0x102>
 8007332:	687b      	ldr	r3, [r7, #4]
 8007334:	2202      	movs	r2, #2
 8007336:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  switch (Channel)
 800733a:	683b      	ldr	r3, [r7, #0]
 800733c:	2b0c      	cmp	r3, #12
 800733e:	d841      	bhi.n	80073c4 <HAL_TIM_IC_Start_IT+0x18c>
 8007340:	a201      	add	r2, pc, #4	; (adr r2, 8007348 <HAL_TIM_IC_Start_IT+0x110>)
 8007342:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8007346:	bf00      	nop
 8007348:	0800737d 	.word	0x0800737d
 800734c:	080073c5 	.word	0x080073c5
 8007350:	080073c5 	.word	0x080073c5
 8007354:	080073c5 	.word	0x080073c5
 8007358:	0800738f 	.word	0x0800738f
 800735c:	080073c5 	.word	0x080073c5
 8007360:	080073c5 	.word	0x080073c5
 8007364:	080073c5 	.word	0x080073c5
 8007368:	080073a1 	.word	0x080073a1
 800736c:	080073c5 	.word	0x080073c5
 8007370:	080073c5 	.word	0x080073c5
 8007374:	080073c5 	.word	0x080073c5
 8007378:	080073b3 	.word	0x080073b3
  {
    case TIM_CHANNEL_1:
    {
      /* Enable the TIM Capture/Compare 1 interrupt */
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC1);
 800737c:	687b      	ldr	r3, [r7, #4]
 800737e:	681b      	ldr	r3, [r3, #0]
 8007380:	68da      	ldr	r2, [r3, #12]
 8007382:	687b      	ldr	r3, [r7, #4]
 8007384:	681b      	ldr	r3, [r3, #0]
 8007386:	f042 0202 	orr.w	r2, r2, #2
 800738a:	60da      	str	r2, [r3, #12]
      break;
 800738c:	e01d      	b.n	80073ca <HAL_TIM_IC_Start_IT+0x192>
    }

    case TIM_CHANNEL_2:
    {
      /* Enable the TIM Capture/Compare 2 interrupt */
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC2);
 800738e:	687b      	ldr	r3, [r7, #4]
 8007390:	681b      	ldr	r3, [r3, #0]
 8007392:	68da      	ldr	r2, [r3, #12]
 8007394:	687b      	ldr	r3, [r7, #4]
 8007396:	681b      	ldr	r3, [r3, #0]
 8007398:	f042 0204 	orr.w	r2, r2, #4
 800739c:	60da      	str	r2, [r3, #12]
      break;
 800739e:	e014      	b.n	80073ca <HAL_TIM_IC_Start_IT+0x192>
    }

    case TIM_CHANNEL_3:
    {
      /* Enable the TIM Capture/Compare 3 interrupt */
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC3);
 80073a0:	687b      	ldr	r3, [r7, #4]
 80073a2:	681b      	ldr	r3, [r3, #0]
 80073a4:	68da      	ldr	r2, [r3, #12]
 80073a6:	687b      	ldr	r3, [r7, #4]
 80073a8:	681b      	ldr	r3, [r3, #0]
 80073aa:	f042 0208 	orr.w	r2, r2, #8
 80073ae:	60da      	str	r2, [r3, #12]
      break;
 80073b0:	e00b      	b.n	80073ca <HAL_TIM_IC_Start_IT+0x192>
    }

    case TIM_CHANNEL_4:
    {
      /* Enable the TIM Capture/Compare 4 interrupt */
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC4);
 80073b2:	687b      	ldr	r3, [r7, #4]
 80073b4:	681b      	ldr	r3, [r3, #0]
 80073b6:	68da      	ldr	r2, [r3, #12]
 80073b8:	687b      	ldr	r3, [r7, #4]
 80073ba:	681b      	ldr	r3, [r3, #0]
 80073bc:	f042 0210 	orr.w	r2, r2, #16
 80073c0:	60da      	str	r2, [r3, #12]
      break;
 80073c2:	e002      	b.n	80073ca <HAL_TIM_IC_Start_IT+0x192>
    }

    default:
      status = HAL_ERROR;
 80073c4:	2301      	movs	r3, #1
 80073c6:	73fb      	strb	r3, [r7, #15]
      break;
 80073c8:	bf00      	nop
  }

  if (status == HAL_OK)
 80073ca:	7bfb      	ldrb	r3, [r7, #15]
 80073cc:	2b00      	cmp	r3, #0
 80073ce:	d13e      	bne.n	800744e <HAL_TIM_IC_Start_IT+0x216>
  {
    /* Enable the Input Capture channel */
    TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 80073d0:	687b      	ldr	r3, [r7, #4]
 80073d2:	681b      	ldr	r3, [r3, #0]
 80073d4:	2201      	movs	r2, #1
 80073d6:	6839      	ldr	r1, [r7, #0]
 80073d8:	4618      	mov	r0, r3
 80073da:	f000 fd30 	bl	8007e3e <TIM_CCxChannelCmd>

    /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
    if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80073de:	687b      	ldr	r3, [r7, #4]
 80073e0:	681b      	ldr	r3, [r3, #0]
 80073e2:	4a1d      	ldr	r2, [pc, #116]	; (8007458 <HAL_TIM_IC_Start_IT+0x220>)
 80073e4:	4293      	cmp	r3, r2
 80073e6:	d018      	beq.n	800741a <HAL_TIM_IC_Start_IT+0x1e2>
 80073e8:	687b      	ldr	r3, [r7, #4]
 80073ea:	681b      	ldr	r3, [r3, #0]
 80073ec:	4a1b      	ldr	r2, [pc, #108]	; (800745c <HAL_TIM_IC_Start_IT+0x224>)
 80073ee:	4293      	cmp	r3, r2
 80073f0:	d013      	beq.n	800741a <HAL_TIM_IC_Start_IT+0x1e2>
 80073f2:	687b      	ldr	r3, [r7, #4]
 80073f4:	681b      	ldr	r3, [r3, #0]
 80073f6:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80073fa:	d00e      	beq.n	800741a <HAL_TIM_IC_Start_IT+0x1e2>
 80073fc:	687b      	ldr	r3, [r7, #4]
 80073fe:	681b      	ldr	r3, [r3, #0]
 8007400:	4a17      	ldr	r2, [pc, #92]	; (8007460 <HAL_TIM_IC_Start_IT+0x228>)
 8007402:	4293      	cmp	r3, r2
 8007404:	d009      	beq.n	800741a <HAL_TIM_IC_Start_IT+0x1e2>
 8007406:	687b      	ldr	r3, [r7, #4]
 8007408:	681b      	ldr	r3, [r3, #0]
 800740a:	4a16      	ldr	r2, [pc, #88]	; (8007464 <HAL_TIM_IC_Start_IT+0x22c>)
 800740c:	4293      	cmp	r3, r2
 800740e:	d004      	beq.n	800741a <HAL_TIM_IC_Start_IT+0x1e2>
 8007410:	687b      	ldr	r3, [r7, #4]
 8007412:	681b      	ldr	r3, [r3, #0]
 8007414:	4a14      	ldr	r2, [pc, #80]	; (8007468 <HAL_TIM_IC_Start_IT+0x230>)
 8007416:	4293      	cmp	r3, r2
 8007418:	d111      	bne.n	800743e <HAL_TIM_IC_Start_IT+0x206>
    {
      tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 800741a:	687b      	ldr	r3, [r7, #4]
 800741c:	681b      	ldr	r3, [r3, #0]
 800741e:	689b      	ldr	r3, [r3, #8]
 8007420:	f003 0307 	and.w	r3, r3, #7
 8007424:	60bb      	str	r3, [r7, #8]
      if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8007426:	68bb      	ldr	r3, [r7, #8]
 8007428:	2b06      	cmp	r3, #6
 800742a:	d010      	beq.n	800744e <HAL_TIM_IC_Start_IT+0x216>
      {
        __HAL_TIM_ENABLE(htim);
 800742c:	687b      	ldr	r3, [r7, #4]
 800742e:	681b      	ldr	r3, [r3, #0]
 8007430:	681a      	ldr	r2, [r3, #0]
 8007432:	687b      	ldr	r3, [r7, #4]
 8007434:	681b      	ldr	r3, [r3, #0]
 8007436:	f042 0201 	orr.w	r2, r2, #1
 800743a:	601a      	str	r2, [r3, #0]
      if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800743c:	e007      	b.n	800744e <HAL_TIM_IC_Start_IT+0x216>
      }
    }
    else
    {
      __HAL_TIM_ENABLE(htim);
 800743e:	687b      	ldr	r3, [r7, #4]
 8007440:	681b      	ldr	r3, [r3, #0]
 8007442:	681a      	ldr	r2, [r3, #0]
 8007444:	687b      	ldr	r3, [r7, #4]
 8007446:	681b      	ldr	r3, [r3, #0]
 8007448:	f042 0201 	orr.w	r2, r2, #1
 800744c:	601a      	str	r2, [r3, #0]
    }
  }

  /* Return function status */
  return status;
 800744e:	7bfb      	ldrb	r3, [r7, #15]
}
 8007450:	4618      	mov	r0, r3
 8007452:	3710      	adds	r7, #16
 8007454:	46bd      	mov	sp, r7
 8007456:	bd80      	pop	{r7, pc}
 8007458:	40012c00 	.word	0x40012c00
 800745c:	40013400 	.word	0x40013400
 8007460:	40000400 	.word	0x40000400
 8007464:	40000800 	.word	0x40000800
 8007468:	40000c00 	.word	0x40000c00

0800746c <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 800746c:	b580      	push	{r7, lr}
 800746e:	b084      	sub	sp, #16
 8007470:	af00      	add	r7, sp, #0
 8007472:	6078      	str	r0, [r7, #4]
  uint32_t itsource = htim->Instance->DIER;
 8007474:	687b      	ldr	r3, [r7, #4]
 8007476:	681b      	ldr	r3, [r3, #0]
 8007478:	68db      	ldr	r3, [r3, #12]
 800747a:	60fb      	str	r3, [r7, #12]
  uint32_t itflag   = htim->Instance->SR;
 800747c:	687b      	ldr	r3, [r7, #4]
 800747e:	681b      	ldr	r3, [r3, #0]
 8007480:	691b      	ldr	r3, [r3, #16]
 8007482:	60bb      	str	r3, [r7, #8]

  /* Capture compare 1 event */
  if ((itflag & (TIM_FLAG_CC1)) == (TIM_FLAG_CC1))
 8007484:	68bb      	ldr	r3, [r7, #8]
 8007486:	f003 0302 	and.w	r3, r3, #2
 800748a:	2b00      	cmp	r3, #0
 800748c:	d020      	beq.n	80074d0 <HAL_TIM_IRQHandler+0x64>
  {
    if ((itsource & (TIM_IT_CC1)) == (TIM_IT_CC1))
 800748e:	68fb      	ldr	r3, [r7, #12]
 8007490:	f003 0302 	and.w	r3, r3, #2
 8007494:	2b00      	cmp	r3, #0
 8007496:	d01b      	beq.n	80074d0 <HAL_TIM_IRQHandler+0x64>
    {
      {
        __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC1);
 8007498:	687b      	ldr	r3, [r7, #4]
 800749a:	681b      	ldr	r3, [r3, #0]
 800749c:	f06f 0202 	mvn.w	r2, #2
 80074a0:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 80074a2:	687b      	ldr	r3, [r7, #4]
 80074a4:	2201      	movs	r2, #1
 80074a6:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 80074a8:	687b      	ldr	r3, [r7, #4]
 80074aa:	681b      	ldr	r3, [r3, #0]
 80074ac:	699b      	ldr	r3, [r3, #24]
 80074ae:	f003 0303 	and.w	r3, r3, #3
 80074b2:	2b00      	cmp	r3, #0
 80074b4:	d003      	beq.n	80074be <HAL_TIM_IRQHandler+0x52>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 80074b6:	6878      	ldr	r0, [r7, #4]
 80074b8:	f7fa f8f0 	bl	800169c <HAL_TIM_IC_CaptureCallback>
 80074bc:	e005      	b.n	80074ca <HAL_TIM_IRQHandler+0x5e>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 80074be:	6878      	ldr	r0, [r7, #4]
 80074c0:	f000 fa6c 	bl	800799c <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 80074c4:	6878      	ldr	r0, [r7, #4]
 80074c6:	f000 fa72 	bl	80079ae <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80074ca:	687b      	ldr	r3, [r7, #4]
 80074cc:	2200      	movs	r2, #0
 80074ce:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if ((itflag & (TIM_FLAG_CC2)) == (TIM_FLAG_CC2))
 80074d0:	68bb      	ldr	r3, [r7, #8]
 80074d2:	f003 0304 	and.w	r3, r3, #4
 80074d6:	2b00      	cmp	r3, #0
 80074d8:	d020      	beq.n	800751c <HAL_TIM_IRQHandler+0xb0>
  {
    if ((itsource & (TIM_IT_CC2)) == (TIM_IT_CC2))
 80074da:	68fb      	ldr	r3, [r7, #12]
 80074dc:	f003 0304 	and.w	r3, r3, #4
 80074e0:	2b00      	cmp	r3, #0
 80074e2:	d01b      	beq.n	800751c <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC2);
 80074e4:	687b      	ldr	r3, [r7, #4]
 80074e6:	681b      	ldr	r3, [r3, #0]
 80074e8:	f06f 0204 	mvn.w	r2, #4
 80074ec:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 80074ee:	687b      	ldr	r3, [r7, #4]
 80074f0:	2202      	movs	r2, #2
 80074f2:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 80074f4:	687b      	ldr	r3, [r7, #4]
 80074f6:	681b      	ldr	r3, [r3, #0]
 80074f8:	699b      	ldr	r3, [r3, #24]
 80074fa:	f403 7340 	and.w	r3, r3, #768	; 0x300
 80074fe:	2b00      	cmp	r3, #0
 8007500:	d003      	beq.n	800750a <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8007502:	6878      	ldr	r0, [r7, #4]
 8007504:	f7fa f8ca 	bl	800169c <HAL_TIM_IC_CaptureCallback>
 8007508:	e005      	b.n	8007516 <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800750a:	6878      	ldr	r0, [r7, #4]
 800750c:	f000 fa46 	bl	800799c <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8007510:	6878      	ldr	r0, [r7, #4]
 8007512:	f000 fa4c 	bl	80079ae <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8007516:	687b      	ldr	r3, [r7, #4]
 8007518:	2200      	movs	r2, #0
 800751a:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if ((itflag & (TIM_FLAG_CC3)) == (TIM_FLAG_CC3))
 800751c:	68bb      	ldr	r3, [r7, #8]
 800751e:	f003 0308 	and.w	r3, r3, #8
 8007522:	2b00      	cmp	r3, #0
 8007524:	d020      	beq.n	8007568 <HAL_TIM_IRQHandler+0xfc>
  {
    if ((itsource & (TIM_IT_CC3)) == (TIM_IT_CC3))
 8007526:	68fb      	ldr	r3, [r7, #12]
 8007528:	f003 0308 	and.w	r3, r3, #8
 800752c:	2b00      	cmp	r3, #0
 800752e:	d01b      	beq.n	8007568 <HAL_TIM_IRQHandler+0xfc>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC3);
 8007530:	687b      	ldr	r3, [r7, #4]
 8007532:	681b      	ldr	r3, [r3, #0]
 8007534:	f06f 0208 	mvn.w	r2, #8
 8007538:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 800753a:	687b      	ldr	r3, [r7, #4]
 800753c:	2204      	movs	r2, #4
 800753e:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8007540:	687b      	ldr	r3, [r7, #4]
 8007542:	681b      	ldr	r3, [r3, #0]
 8007544:	69db      	ldr	r3, [r3, #28]
 8007546:	f003 0303 	and.w	r3, r3, #3
 800754a:	2b00      	cmp	r3, #0
 800754c:	d003      	beq.n	8007556 <HAL_TIM_IRQHandler+0xea>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800754e:	6878      	ldr	r0, [r7, #4]
 8007550:	f7fa f8a4 	bl	800169c <HAL_TIM_IC_CaptureCallback>
 8007554:	e005      	b.n	8007562 <HAL_TIM_IRQHandler+0xf6>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8007556:	6878      	ldr	r0, [r7, #4]
 8007558:	f000 fa20 	bl	800799c <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800755c:	6878      	ldr	r0, [r7, #4]
 800755e:	f000 fa26 	bl	80079ae <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8007562:	687b      	ldr	r3, [r7, #4]
 8007564:	2200      	movs	r2, #0
 8007566:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if ((itflag & (TIM_FLAG_CC4)) == (TIM_FLAG_CC4))
 8007568:	68bb      	ldr	r3, [r7, #8]
 800756a:	f003 0310 	and.w	r3, r3, #16
 800756e:	2b00      	cmp	r3, #0
 8007570:	d020      	beq.n	80075b4 <HAL_TIM_IRQHandler+0x148>
  {
    if ((itsource & (TIM_IT_CC4)) == (TIM_IT_CC4))
 8007572:	68fb      	ldr	r3, [r7, #12]
 8007574:	f003 0310 	and.w	r3, r3, #16
 8007578:	2b00      	cmp	r3, #0
 800757a:	d01b      	beq.n	80075b4 <HAL_TIM_IRQHandler+0x148>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC4);
 800757c:	687b      	ldr	r3, [r7, #4]
 800757e:	681b      	ldr	r3, [r3, #0]
 8007580:	f06f 0210 	mvn.w	r2, #16
 8007584:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8007586:	687b      	ldr	r3, [r7, #4]
 8007588:	2208      	movs	r2, #8
 800758a:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 800758c:	687b      	ldr	r3, [r7, #4]
 800758e:	681b      	ldr	r3, [r3, #0]
 8007590:	69db      	ldr	r3, [r3, #28]
 8007592:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8007596:	2b00      	cmp	r3, #0
 8007598:	d003      	beq.n	80075a2 <HAL_TIM_IRQHandler+0x136>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800759a:	6878      	ldr	r0, [r7, #4]
 800759c:	f7fa f87e 	bl	800169c <HAL_TIM_IC_CaptureCallback>
 80075a0:	e005      	b.n	80075ae <HAL_TIM_IRQHandler+0x142>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80075a2:	6878      	ldr	r0, [r7, #4]
 80075a4:	f000 f9fa 	bl	800799c <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80075a8:	6878      	ldr	r0, [r7, #4]
 80075aa:	f000 fa00 	bl	80079ae <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80075ae:	687b      	ldr	r3, [r7, #4]
 80075b0:	2200      	movs	r2, #0
 80075b2:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if ((itflag & (TIM_FLAG_UPDATE)) == (TIM_FLAG_UPDATE))
 80075b4:	68bb      	ldr	r3, [r7, #8]
 80075b6:	f003 0301 	and.w	r3, r3, #1
 80075ba:	2b00      	cmp	r3, #0
 80075bc:	d00c      	beq.n	80075d8 <HAL_TIM_IRQHandler+0x16c>
  {
    if ((itsource & (TIM_IT_UPDATE)) == (TIM_IT_UPDATE))
 80075be:	68fb      	ldr	r3, [r7, #12]
 80075c0:	f003 0301 	and.w	r3, r3, #1
 80075c4:	2b00      	cmp	r3, #0
 80075c6:	d007      	beq.n	80075d8 <HAL_TIM_IRQHandler+0x16c>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_UPDATE);
 80075c8:	687b      	ldr	r3, [r7, #4]
 80075ca:	681b      	ldr	r3, [r3, #0]
 80075cc:	f06f 0201 	mvn.w	r2, #1
 80075d0:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 80075d2:	6878      	ldr	r0, [r7, #4]
 80075d4:	f7fa faae 	bl	8001b34 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if ((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK))
 80075d8:	68bb      	ldr	r3, [r7, #8]
 80075da:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80075de:	2b00      	cmp	r3, #0
 80075e0:	d00c      	beq.n	80075fc <HAL_TIM_IRQHandler+0x190>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 80075e2:	68fb      	ldr	r3, [r7, #12]
 80075e4:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80075e8:	2b00      	cmp	r3, #0
 80075ea:	d007      	beq.n	80075fc <HAL_TIM_IRQHandler+0x190>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK);
 80075ec:	687b      	ldr	r3, [r7, #4]
 80075ee:	681b      	ldr	r3, [r3, #0]
 80075f0:	f06f 0280 	mvn.w	r2, #128	; 0x80
 80075f4:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 80075f6:	6878      	ldr	r0, [r7, #4]
 80075f8:	f000 fcbb 	bl	8007f72 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if ((itflag & (TIM_FLAG_TRIGGER)) == (TIM_FLAG_TRIGGER))
 80075fc:	68bb      	ldr	r3, [r7, #8]
 80075fe:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8007602:	2b00      	cmp	r3, #0
 8007604:	d00c      	beq.n	8007620 <HAL_TIM_IRQHandler+0x1b4>
  {
    if ((itsource & (TIM_IT_TRIGGER)) == (TIM_IT_TRIGGER))
 8007606:	68fb      	ldr	r3, [r7, #12]
 8007608:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800760c:	2b00      	cmp	r3, #0
 800760e:	d007      	beq.n	8007620 <HAL_TIM_IRQHandler+0x1b4>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_TRIGGER);
 8007610:	687b      	ldr	r3, [r7, #4]
 8007612:	681b      	ldr	r3, [r3, #0]
 8007614:	f06f 0240 	mvn.w	r2, #64	; 0x40
 8007618:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 800761a:	6878      	ldr	r0, [r7, #4]
 800761c:	f000 f9d0 	bl	80079c0 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if ((itflag & (TIM_FLAG_COM)) == (TIM_FLAG_COM))
 8007620:	68bb      	ldr	r3, [r7, #8]
 8007622:	f003 0320 	and.w	r3, r3, #32
 8007626:	2b00      	cmp	r3, #0
 8007628:	d00c      	beq.n	8007644 <HAL_TIM_IRQHandler+0x1d8>
  {
    if ((itsource & (TIM_IT_COM)) == (TIM_IT_COM))
 800762a:	68fb      	ldr	r3, [r7, #12]
 800762c:	f003 0320 	and.w	r3, r3, #32
 8007630:	2b00      	cmp	r3, #0
 8007632:	d007      	beq.n	8007644 <HAL_TIM_IRQHandler+0x1d8>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_COM);
 8007634:	687b      	ldr	r3, [r7, #4]
 8007636:	681b      	ldr	r3, [r3, #0]
 8007638:	f06f 0220 	mvn.w	r2, #32
 800763c:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 800763e:	6878      	ldr	r0, [r7, #4]
 8007640:	f000 fc8e 	bl	8007f60 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 8007644:	bf00      	nop
 8007646:	3710      	adds	r7, #16
 8007648:	46bd      	mov	sp, r7
 800764a:	bd80      	pop	{r7, pc}

0800764c <HAL_TIM_IC_ConfigChannel>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_IC_ConfigChannel(TIM_HandleTypeDef *htim, const TIM_IC_InitTypeDef *sConfig, uint32_t Channel)
{
 800764c:	b580      	push	{r7, lr}
 800764e:	b086      	sub	sp, #24
 8007650:	af00      	add	r7, sp, #0
 8007652:	60f8      	str	r0, [r7, #12]
 8007654:	60b9      	str	r1, [r7, #8]
 8007656:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8007658:	2300      	movs	r3, #0
 800765a:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_TIM_IC_SELECTION(sConfig->ICSelection));
  assert_param(IS_TIM_IC_PRESCALER(sConfig->ICPrescaler));
  assert_param(IS_TIM_IC_FILTER(sConfig->ICFilter));

  /* Process Locked */
  __HAL_LOCK(htim);
 800765c:	68fb      	ldr	r3, [r7, #12]
 800765e:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8007662:	2b01      	cmp	r3, #1
 8007664:	d101      	bne.n	800766a <HAL_TIM_IC_ConfigChannel+0x1e>
 8007666:	2302      	movs	r3, #2
 8007668:	e088      	b.n	800777c <HAL_TIM_IC_ConfigChannel+0x130>
 800766a:	68fb      	ldr	r3, [r7, #12]
 800766c:	2201      	movs	r2, #1
 800766e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  if (Channel == TIM_CHANNEL_1)
 8007672:	687b      	ldr	r3, [r7, #4]
 8007674:	2b00      	cmp	r3, #0
 8007676:	d11b      	bne.n	80076b0 <HAL_TIM_IC_ConfigChannel+0x64>
  {
    /* TI1 Configuration */
    TIM_TI1_SetConfig(htim->Instance,
 8007678:	68fb      	ldr	r3, [r7, #12]
 800767a:	6818      	ldr	r0, [r3, #0]
                      sConfig->ICPolarity,
 800767c:	68bb      	ldr	r3, [r7, #8]
 800767e:	6819      	ldr	r1, [r3, #0]
                      sConfig->ICSelection,
 8007680:	68bb      	ldr	r3, [r7, #8]
 8007682:	685a      	ldr	r2, [r3, #4]
                      sConfig->ICFilter);
 8007684:	68bb      	ldr	r3, [r7, #8]
 8007686:	68db      	ldr	r3, [r3, #12]
    TIM_TI1_SetConfig(htim->Instance,
 8007688:	f000 fa2a 	bl	8007ae0 <TIM_TI1_SetConfig>

    /* Reset the IC1PSC Bits */
    htim->Instance->CCMR1 &= ~TIM_CCMR1_IC1PSC;
 800768c:	68fb      	ldr	r3, [r7, #12]
 800768e:	681b      	ldr	r3, [r3, #0]
 8007690:	699a      	ldr	r2, [r3, #24]
 8007692:	68fb      	ldr	r3, [r7, #12]
 8007694:	681b      	ldr	r3, [r3, #0]
 8007696:	f022 020c 	bic.w	r2, r2, #12
 800769a:	619a      	str	r2, [r3, #24]

    /* Set the IC1PSC value */
    htim->Instance->CCMR1 |= sConfig->ICPrescaler;
 800769c:	68fb      	ldr	r3, [r7, #12]
 800769e:	681b      	ldr	r3, [r3, #0]
 80076a0:	6999      	ldr	r1, [r3, #24]
 80076a2:	68bb      	ldr	r3, [r7, #8]
 80076a4:	689a      	ldr	r2, [r3, #8]
 80076a6:	68fb      	ldr	r3, [r7, #12]
 80076a8:	681b      	ldr	r3, [r3, #0]
 80076aa:	430a      	orrs	r2, r1
 80076ac:	619a      	str	r2, [r3, #24]
 80076ae:	e060      	b.n	8007772 <HAL_TIM_IC_ConfigChannel+0x126>
  }
  else if (Channel == TIM_CHANNEL_2)
 80076b0:	687b      	ldr	r3, [r7, #4]
 80076b2:	2b04      	cmp	r3, #4
 80076b4:	d11c      	bne.n	80076f0 <HAL_TIM_IC_ConfigChannel+0xa4>
  {
    /* TI2 Configuration */
    assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

    TIM_TI2_SetConfig(htim->Instance,
 80076b6:	68fb      	ldr	r3, [r7, #12]
 80076b8:	6818      	ldr	r0, [r3, #0]
                      sConfig->ICPolarity,
 80076ba:	68bb      	ldr	r3, [r7, #8]
 80076bc:	6819      	ldr	r1, [r3, #0]
                      sConfig->ICSelection,
 80076be:	68bb      	ldr	r3, [r7, #8]
 80076c0:	685a      	ldr	r2, [r3, #4]
                      sConfig->ICFilter);
 80076c2:	68bb      	ldr	r3, [r7, #8]
 80076c4:	68db      	ldr	r3, [r3, #12]
    TIM_TI2_SetConfig(htim->Instance,
 80076c6:	f000 fa9f 	bl	8007c08 <TIM_TI2_SetConfig>

    /* Reset the IC2PSC Bits */
    htim->Instance->CCMR1 &= ~TIM_CCMR1_IC2PSC;
 80076ca:	68fb      	ldr	r3, [r7, #12]
 80076cc:	681b      	ldr	r3, [r3, #0]
 80076ce:	699a      	ldr	r2, [r3, #24]
 80076d0:	68fb      	ldr	r3, [r7, #12]
 80076d2:	681b      	ldr	r3, [r3, #0]
 80076d4:	f422 6240 	bic.w	r2, r2, #3072	; 0xc00
 80076d8:	619a      	str	r2, [r3, #24]

    /* Set the IC2PSC value */
    htim->Instance->CCMR1 |= (sConfig->ICPrescaler << 8U);
 80076da:	68fb      	ldr	r3, [r7, #12]
 80076dc:	681b      	ldr	r3, [r3, #0]
 80076de:	6999      	ldr	r1, [r3, #24]
 80076e0:	68bb      	ldr	r3, [r7, #8]
 80076e2:	689b      	ldr	r3, [r3, #8]
 80076e4:	021a      	lsls	r2, r3, #8
 80076e6:	68fb      	ldr	r3, [r7, #12]
 80076e8:	681b      	ldr	r3, [r3, #0]
 80076ea:	430a      	orrs	r2, r1
 80076ec:	619a      	str	r2, [r3, #24]
 80076ee:	e040      	b.n	8007772 <HAL_TIM_IC_ConfigChannel+0x126>
  }
  else if (Channel == TIM_CHANNEL_3)
 80076f0:	687b      	ldr	r3, [r7, #4]
 80076f2:	2b08      	cmp	r3, #8
 80076f4:	d11b      	bne.n	800772e <HAL_TIM_IC_ConfigChannel+0xe2>
  {
    /* TI3 Configuration */
    assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

    TIM_TI3_SetConfig(htim->Instance,
 80076f6:	68fb      	ldr	r3, [r7, #12]
 80076f8:	6818      	ldr	r0, [r3, #0]
                      sConfig->ICPolarity,
 80076fa:	68bb      	ldr	r3, [r7, #8]
 80076fc:	6819      	ldr	r1, [r3, #0]
                      sConfig->ICSelection,
 80076fe:	68bb      	ldr	r3, [r7, #8]
 8007700:	685a      	ldr	r2, [r3, #4]
                      sConfig->ICFilter);
 8007702:	68bb      	ldr	r3, [r7, #8]
 8007704:	68db      	ldr	r3, [r3, #12]
    TIM_TI3_SetConfig(htim->Instance,
 8007706:	f000 faea 	bl	8007cde <TIM_TI3_SetConfig>

    /* Reset the IC3PSC Bits */
    htim->Instance->CCMR2 &= ~TIM_CCMR2_IC3PSC;
 800770a:	68fb      	ldr	r3, [r7, #12]
 800770c:	681b      	ldr	r3, [r3, #0]
 800770e:	69da      	ldr	r2, [r3, #28]
 8007710:	68fb      	ldr	r3, [r7, #12]
 8007712:	681b      	ldr	r3, [r3, #0]
 8007714:	f022 020c 	bic.w	r2, r2, #12
 8007718:	61da      	str	r2, [r3, #28]

    /* Set the IC3PSC value */
    htim->Instance->CCMR2 |= sConfig->ICPrescaler;
 800771a:	68fb      	ldr	r3, [r7, #12]
 800771c:	681b      	ldr	r3, [r3, #0]
 800771e:	69d9      	ldr	r1, [r3, #28]
 8007720:	68bb      	ldr	r3, [r7, #8]
 8007722:	689a      	ldr	r2, [r3, #8]
 8007724:	68fb      	ldr	r3, [r7, #12]
 8007726:	681b      	ldr	r3, [r3, #0]
 8007728:	430a      	orrs	r2, r1
 800772a:	61da      	str	r2, [r3, #28]
 800772c:	e021      	b.n	8007772 <HAL_TIM_IC_ConfigChannel+0x126>
  }
  else if (Channel == TIM_CHANNEL_4)
 800772e:	687b      	ldr	r3, [r7, #4]
 8007730:	2b0c      	cmp	r3, #12
 8007732:	d11c      	bne.n	800776e <HAL_TIM_IC_ConfigChannel+0x122>
  {
    /* TI4 Configuration */
    assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

    TIM_TI4_SetConfig(htim->Instance,
 8007734:	68fb      	ldr	r3, [r7, #12]
 8007736:	6818      	ldr	r0, [r3, #0]
                      sConfig->ICPolarity,
 8007738:	68bb      	ldr	r3, [r7, #8]
 800773a:	6819      	ldr	r1, [r3, #0]
                      sConfig->ICSelection,
 800773c:	68bb      	ldr	r3, [r7, #8]
 800773e:	685a      	ldr	r2, [r3, #4]
                      sConfig->ICFilter);
 8007740:	68bb      	ldr	r3, [r7, #8]
 8007742:	68db      	ldr	r3, [r3, #12]
    TIM_TI4_SetConfig(htim->Instance,
 8007744:	f000 fb06 	bl	8007d54 <TIM_TI4_SetConfig>

    /* Reset the IC4PSC Bits */
    htim->Instance->CCMR2 &= ~TIM_CCMR2_IC4PSC;
 8007748:	68fb      	ldr	r3, [r7, #12]
 800774a:	681b      	ldr	r3, [r3, #0]
 800774c:	69da      	ldr	r2, [r3, #28]
 800774e:	68fb      	ldr	r3, [r7, #12]
 8007750:	681b      	ldr	r3, [r3, #0]
 8007752:	f422 6240 	bic.w	r2, r2, #3072	; 0xc00
 8007756:	61da      	str	r2, [r3, #28]

    /* Set the IC4PSC value */
    htim->Instance->CCMR2 |= (sConfig->ICPrescaler << 8U);
 8007758:	68fb      	ldr	r3, [r7, #12]
 800775a:	681b      	ldr	r3, [r3, #0]
 800775c:	69d9      	ldr	r1, [r3, #28]
 800775e:	68bb      	ldr	r3, [r7, #8]
 8007760:	689b      	ldr	r3, [r3, #8]
 8007762:	021a      	lsls	r2, r3, #8
 8007764:	68fb      	ldr	r3, [r7, #12]
 8007766:	681b      	ldr	r3, [r3, #0]
 8007768:	430a      	orrs	r2, r1
 800776a:	61da      	str	r2, [r3, #28]
 800776c:	e001      	b.n	8007772 <HAL_TIM_IC_ConfigChannel+0x126>
  }
  else
  {
    status = HAL_ERROR;
 800776e:	2301      	movs	r3, #1
 8007770:	75fb      	strb	r3, [r7, #23]
  }

  __HAL_UNLOCK(htim);
 8007772:	68fb      	ldr	r3, [r7, #12]
 8007774:	2200      	movs	r2, #0
 8007776:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return status;
 800777a:	7dfb      	ldrb	r3, [r7, #23]
}
 800777c:	4618      	mov	r0, r3
 800777e:	3718      	adds	r7, #24
 8007780:	46bd      	mov	sp, r7
 8007782:	bd80      	pop	{r7, pc}

08007784 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, const TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 8007784:	b580      	push	{r7, lr}
 8007786:	b084      	sub	sp, #16
 8007788:	af00      	add	r7, sp, #0
 800778a:	6078      	str	r0, [r7, #4]
 800778c:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 800778e:	2300      	movs	r3, #0
 8007790:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 8007792:	687b      	ldr	r3, [r7, #4]
 8007794:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8007798:	2b01      	cmp	r3, #1
 800779a:	d101      	bne.n	80077a0 <HAL_TIM_ConfigClockSource+0x1c>
 800779c:	2302      	movs	r3, #2
 800779e:	e0b4      	b.n	800790a <HAL_TIM_ConfigClockSource+0x186>
 80077a0:	687b      	ldr	r3, [r7, #4]
 80077a2:	2201      	movs	r2, #1
 80077a4:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 80077a8:	687b      	ldr	r3, [r7, #4]
 80077aa:	2202      	movs	r2, #2
 80077ac:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 80077b0:	687b      	ldr	r3, [r7, #4]
 80077b2:	681b      	ldr	r3, [r3, #0]
 80077b4:	689b      	ldr	r3, [r3, #8]
 80077b6:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 80077b8:	68bb      	ldr	r3, [r7, #8]
 80077ba:	f023 0377 	bic.w	r3, r3, #119	; 0x77
 80077be:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 80077c0:	68bb      	ldr	r3, [r7, #8]
 80077c2:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 80077c6:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 80077c8:	687b      	ldr	r3, [r7, #4]
 80077ca:	681b      	ldr	r3, [r3, #0]
 80077cc:	68ba      	ldr	r2, [r7, #8]
 80077ce:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 80077d0:	683b      	ldr	r3, [r7, #0]
 80077d2:	681b      	ldr	r3, [r3, #0]
 80077d4:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 80077d8:	d03e      	beq.n	8007858 <HAL_TIM_ConfigClockSource+0xd4>
 80077da:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 80077de:	f200 8087 	bhi.w	80078f0 <HAL_TIM_ConfigClockSource+0x16c>
 80077e2:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80077e6:	f000 8086 	beq.w	80078f6 <HAL_TIM_ConfigClockSource+0x172>
 80077ea:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80077ee:	d87f      	bhi.n	80078f0 <HAL_TIM_ConfigClockSource+0x16c>
 80077f0:	2b70      	cmp	r3, #112	; 0x70
 80077f2:	d01a      	beq.n	800782a <HAL_TIM_ConfigClockSource+0xa6>
 80077f4:	2b70      	cmp	r3, #112	; 0x70
 80077f6:	d87b      	bhi.n	80078f0 <HAL_TIM_ConfigClockSource+0x16c>
 80077f8:	2b60      	cmp	r3, #96	; 0x60
 80077fa:	d050      	beq.n	800789e <HAL_TIM_ConfigClockSource+0x11a>
 80077fc:	2b60      	cmp	r3, #96	; 0x60
 80077fe:	d877      	bhi.n	80078f0 <HAL_TIM_ConfigClockSource+0x16c>
 8007800:	2b50      	cmp	r3, #80	; 0x50
 8007802:	d03c      	beq.n	800787e <HAL_TIM_ConfigClockSource+0xfa>
 8007804:	2b50      	cmp	r3, #80	; 0x50
 8007806:	d873      	bhi.n	80078f0 <HAL_TIM_ConfigClockSource+0x16c>
 8007808:	2b40      	cmp	r3, #64	; 0x40
 800780a:	d058      	beq.n	80078be <HAL_TIM_ConfigClockSource+0x13a>
 800780c:	2b40      	cmp	r3, #64	; 0x40
 800780e:	d86f      	bhi.n	80078f0 <HAL_TIM_ConfigClockSource+0x16c>
 8007810:	2b30      	cmp	r3, #48	; 0x30
 8007812:	d064      	beq.n	80078de <HAL_TIM_ConfigClockSource+0x15a>
 8007814:	2b30      	cmp	r3, #48	; 0x30
 8007816:	d86b      	bhi.n	80078f0 <HAL_TIM_ConfigClockSource+0x16c>
 8007818:	2b20      	cmp	r3, #32
 800781a:	d060      	beq.n	80078de <HAL_TIM_ConfigClockSource+0x15a>
 800781c:	2b20      	cmp	r3, #32
 800781e:	d867      	bhi.n	80078f0 <HAL_TIM_ConfigClockSource+0x16c>
 8007820:	2b00      	cmp	r3, #0
 8007822:	d05c      	beq.n	80078de <HAL_TIM_ConfigClockSource+0x15a>
 8007824:	2b10      	cmp	r3, #16
 8007826:	d05a      	beq.n	80078de <HAL_TIM_ConfigClockSource+0x15a>
 8007828:	e062      	b.n	80078f0 <HAL_TIM_ConfigClockSource+0x16c>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 800782a:	687b      	ldr	r3, [r7, #4]
 800782c:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 800782e:	683b      	ldr	r3, [r7, #0]
 8007830:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 8007832:	683b      	ldr	r3, [r7, #0]
 8007834:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 8007836:	683b      	ldr	r3, [r7, #0]
 8007838:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 800783a:	f000 fae1 	bl	8007e00 <TIM_ETR_SetConfig>

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 800783e:	687b      	ldr	r3, [r7, #4]
 8007840:	681b      	ldr	r3, [r3, #0]
 8007842:	689b      	ldr	r3, [r3, #8]
 8007844:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 8007846:	68bb      	ldr	r3, [r7, #8]
 8007848:	f043 0377 	orr.w	r3, r3, #119	; 0x77
 800784c:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 800784e:	687b      	ldr	r3, [r7, #4]
 8007850:	681b      	ldr	r3, [r3, #0]
 8007852:	68ba      	ldr	r2, [r7, #8]
 8007854:	609a      	str	r2, [r3, #8]
      break;
 8007856:	e04f      	b.n	80078f8 <HAL_TIM_ConfigClockSource+0x174>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8007858:	687b      	ldr	r3, [r7, #4]
 800785a:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 800785c:	683b      	ldr	r3, [r7, #0]
 800785e:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 8007860:	683b      	ldr	r3, [r7, #0]
 8007862:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 8007864:	683b      	ldr	r3, [r7, #0]
 8007866:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 8007868:	f000 faca 	bl	8007e00 <TIM_ETR_SetConfig>
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 800786c:	687b      	ldr	r3, [r7, #4]
 800786e:	681b      	ldr	r3, [r3, #0]
 8007870:	689a      	ldr	r2, [r3, #8]
 8007872:	687b      	ldr	r3, [r7, #4]
 8007874:	681b      	ldr	r3, [r3, #0]
 8007876:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 800787a:	609a      	str	r2, [r3, #8]
      break;
 800787c:	e03c      	b.n	80078f8 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 800787e:	687b      	ldr	r3, [r7, #4]
 8007880:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8007882:	683b      	ldr	r3, [r7, #0]
 8007884:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8007886:	683b      	ldr	r3, [r7, #0]
 8007888:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 800788a:	461a      	mov	r2, r3
 800788c:	f000 f98e 	bl	8007bac <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 8007890:	687b      	ldr	r3, [r7, #4]
 8007892:	681b      	ldr	r3, [r3, #0]
 8007894:	2150      	movs	r1, #80	; 0x50
 8007896:	4618      	mov	r0, r3
 8007898:	f000 fa98 	bl	8007dcc <TIM_ITRx_SetConfig>
      break;
 800789c:	e02c      	b.n	80078f8 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 800789e:	687b      	ldr	r3, [r7, #4]
 80078a0:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 80078a2:	683b      	ldr	r3, [r7, #0]
 80078a4:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 80078a6:	683b      	ldr	r3, [r7, #0]
 80078a8:	68db      	ldr	r3, [r3, #12]
      TIM_TI2_ConfigInputStage(htim->Instance,
 80078aa:	461a      	mov	r2, r3
 80078ac:	f000 f9e8 	bl	8007c80 <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 80078b0:	687b      	ldr	r3, [r7, #4]
 80078b2:	681b      	ldr	r3, [r3, #0]
 80078b4:	2160      	movs	r1, #96	; 0x60
 80078b6:	4618      	mov	r0, r3
 80078b8:	f000 fa88 	bl	8007dcc <TIM_ITRx_SetConfig>
      break;
 80078bc:	e01c      	b.n	80078f8 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 80078be:	687b      	ldr	r3, [r7, #4]
 80078c0:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 80078c2:	683b      	ldr	r3, [r7, #0]
 80078c4:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 80078c6:	683b      	ldr	r3, [r7, #0]
 80078c8:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 80078ca:	461a      	mov	r2, r3
 80078cc:	f000 f96e 	bl	8007bac <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 80078d0:	687b      	ldr	r3, [r7, #4]
 80078d2:	681b      	ldr	r3, [r3, #0]
 80078d4:	2140      	movs	r1, #64	; 0x40
 80078d6:	4618      	mov	r0, r3
 80078d8:	f000 fa78 	bl	8007dcc <TIM_ITRx_SetConfig>
      break;
 80078dc:	e00c      	b.n	80078f8 <HAL_TIM_ConfigClockSource+0x174>
    case TIM_CLOCKSOURCE_ITR3:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 80078de:	687b      	ldr	r3, [r7, #4]
 80078e0:	681a      	ldr	r2, [r3, #0]
 80078e2:	683b      	ldr	r3, [r7, #0]
 80078e4:	681b      	ldr	r3, [r3, #0]
 80078e6:	4619      	mov	r1, r3
 80078e8:	4610      	mov	r0, r2
 80078ea:	f000 fa6f 	bl	8007dcc <TIM_ITRx_SetConfig>
      break;
 80078ee:	e003      	b.n	80078f8 <HAL_TIM_ConfigClockSource+0x174>
    }

    default:
      status = HAL_ERROR;
 80078f0:	2301      	movs	r3, #1
 80078f2:	73fb      	strb	r3, [r7, #15]
      break;
 80078f4:	e000      	b.n	80078f8 <HAL_TIM_ConfigClockSource+0x174>
      break;
 80078f6:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 80078f8:	687b      	ldr	r3, [r7, #4]
 80078fa:	2201      	movs	r2, #1
 80078fc:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8007900:	687b      	ldr	r3, [r7, #4]
 8007902:	2200      	movs	r2, #0
 8007904:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return status;
 8007908:	7bfb      	ldrb	r3, [r7, #15]
}
 800790a:	4618      	mov	r0, r3
 800790c:	3710      	adds	r7, #16
 800790e:	46bd      	mov	sp, r7
 8007910:	bd80      	pop	{r7, pc}
	...

08007914 <HAL_TIM_ReadCapturedValue>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval Captured value
  */
uint32_t HAL_TIM_ReadCapturedValue(const TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8007914:	b480      	push	{r7}
 8007916:	b085      	sub	sp, #20
 8007918:	af00      	add	r7, sp, #0
 800791a:	6078      	str	r0, [r7, #4]
 800791c:	6039      	str	r1, [r7, #0]
  uint32_t tmpreg = 0U;
 800791e:	2300      	movs	r3, #0
 8007920:	60fb      	str	r3, [r7, #12]

  switch (Channel)
 8007922:	683b      	ldr	r3, [r7, #0]
 8007924:	2b0c      	cmp	r3, #12
 8007926:	d831      	bhi.n	800798c <HAL_TIM_ReadCapturedValue+0x78>
 8007928:	a201      	add	r2, pc, #4	; (adr r2, 8007930 <HAL_TIM_ReadCapturedValue+0x1c>)
 800792a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800792e:	bf00      	nop
 8007930:	08007965 	.word	0x08007965
 8007934:	0800798d 	.word	0x0800798d
 8007938:	0800798d 	.word	0x0800798d
 800793c:	0800798d 	.word	0x0800798d
 8007940:	0800796f 	.word	0x0800796f
 8007944:	0800798d 	.word	0x0800798d
 8007948:	0800798d 	.word	0x0800798d
 800794c:	0800798d 	.word	0x0800798d
 8007950:	08007979 	.word	0x08007979
 8007954:	0800798d 	.word	0x0800798d
 8007958:	0800798d 	.word	0x0800798d
 800795c:	0800798d 	.word	0x0800798d
 8007960:	08007983 	.word	0x08007983
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Return the capture 1 value */
      tmpreg =  htim->Instance->CCR1;
 8007964:	687b      	ldr	r3, [r7, #4]
 8007966:	681b      	ldr	r3, [r3, #0]
 8007968:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800796a:	60fb      	str	r3, [r7, #12]

      break;
 800796c:	e00f      	b.n	800798e <HAL_TIM_ReadCapturedValue+0x7a>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Return the capture 2 value */
      tmpreg =   htim->Instance->CCR2;
 800796e:	687b      	ldr	r3, [r7, #4]
 8007970:	681b      	ldr	r3, [r3, #0]
 8007972:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8007974:	60fb      	str	r3, [r7, #12]

      break;
 8007976:	e00a      	b.n	800798e <HAL_TIM_ReadCapturedValue+0x7a>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Return the capture 3 value */
      tmpreg =   htim->Instance->CCR3;
 8007978:	687b      	ldr	r3, [r7, #4]
 800797a:	681b      	ldr	r3, [r3, #0]
 800797c:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800797e:	60fb      	str	r3, [r7, #12]

      break;
 8007980:	e005      	b.n	800798e <HAL_TIM_ReadCapturedValue+0x7a>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Return the capture 4 value */
      tmpreg =   htim->Instance->CCR4;
 8007982:	687b      	ldr	r3, [r7, #4]
 8007984:	681b      	ldr	r3, [r3, #0]
 8007986:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007988:	60fb      	str	r3, [r7, #12]

      break;
 800798a:	e000      	b.n	800798e <HAL_TIM_ReadCapturedValue+0x7a>
    }

    default:
      break;
 800798c:	bf00      	nop
  }

  return tmpreg;
 800798e:	68fb      	ldr	r3, [r7, #12]
}
 8007990:	4618      	mov	r0, r3
 8007992:	3714      	adds	r7, #20
 8007994:	46bd      	mov	sp, r7
 8007996:	bc80      	pop	{r7}
 8007998:	4770      	bx	lr
 800799a:	bf00      	nop

0800799c <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 800799c:	b480      	push	{r7}
 800799e:	b083      	sub	sp, #12
 80079a0:	af00      	add	r7, sp, #0
 80079a2:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 80079a4:	bf00      	nop
 80079a6:	370c      	adds	r7, #12
 80079a8:	46bd      	mov	sp, r7
 80079aa:	bc80      	pop	{r7}
 80079ac:	4770      	bx	lr

080079ae <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 80079ae:	b480      	push	{r7}
 80079b0:	b083      	sub	sp, #12
 80079b2:	af00      	add	r7, sp, #0
 80079b4:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 80079b6:	bf00      	nop
 80079b8:	370c      	adds	r7, #12
 80079ba:	46bd      	mov	sp, r7
 80079bc:	bc80      	pop	{r7}
 80079be:	4770      	bx	lr

080079c0 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 80079c0:	b480      	push	{r7}
 80079c2:	b083      	sub	sp, #12
 80079c4:	af00      	add	r7, sp, #0
 80079c6:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 80079c8:	bf00      	nop
 80079ca:	370c      	adds	r7, #12
 80079cc:	46bd      	mov	sp, r7
 80079ce:	bc80      	pop	{r7}
 80079d0:	4770      	bx	lr
	...

080079d4 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 80079d4:	b480      	push	{r7}
 80079d6:	b085      	sub	sp, #20
 80079d8:	af00      	add	r7, sp, #0
 80079da:	6078      	str	r0, [r7, #4]
 80079dc:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 80079de:	687b      	ldr	r3, [r7, #4]
 80079e0:	681b      	ldr	r3, [r3, #0]
 80079e2:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 80079e4:	687b      	ldr	r3, [r7, #4]
 80079e6:	4a39      	ldr	r2, [pc, #228]	; (8007acc <TIM_Base_SetConfig+0xf8>)
 80079e8:	4293      	cmp	r3, r2
 80079ea:	d013      	beq.n	8007a14 <TIM_Base_SetConfig+0x40>
 80079ec:	687b      	ldr	r3, [r7, #4]
 80079ee:	4a38      	ldr	r2, [pc, #224]	; (8007ad0 <TIM_Base_SetConfig+0xfc>)
 80079f0:	4293      	cmp	r3, r2
 80079f2:	d00f      	beq.n	8007a14 <TIM_Base_SetConfig+0x40>
 80079f4:	687b      	ldr	r3, [r7, #4]
 80079f6:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80079fa:	d00b      	beq.n	8007a14 <TIM_Base_SetConfig+0x40>
 80079fc:	687b      	ldr	r3, [r7, #4]
 80079fe:	4a35      	ldr	r2, [pc, #212]	; (8007ad4 <TIM_Base_SetConfig+0x100>)
 8007a00:	4293      	cmp	r3, r2
 8007a02:	d007      	beq.n	8007a14 <TIM_Base_SetConfig+0x40>
 8007a04:	687b      	ldr	r3, [r7, #4]
 8007a06:	4a34      	ldr	r2, [pc, #208]	; (8007ad8 <TIM_Base_SetConfig+0x104>)
 8007a08:	4293      	cmp	r3, r2
 8007a0a:	d003      	beq.n	8007a14 <TIM_Base_SetConfig+0x40>
 8007a0c:	687b      	ldr	r3, [r7, #4]
 8007a0e:	4a33      	ldr	r2, [pc, #204]	; (8007adc <TIM_Base_SetConfig+0x108>)
 8007a10:	4293      	cmp	r3, r2
 8007a12:	d108      	bne.n	8007a26 <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8007a14:	68fb      	ldr	r3, [r7, #12]
 8007a16:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8007a1a:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8007a1c:	683b      	ldr	r3, [r7, #0]
 8007a1e:	685b      	ldr	r3, [r3, #4]
 8007a20:	68fa      	ldr	r2, [r7, #12]
 8007a22:	4313      	orrs	r3, r2
 8007a24:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8007a26:	687b      	ldr	r3, [r7, #4]
 8007a28:	4a28      	ldr	r2, [pc, #160]	; (8007acc <TIM_Base_SetConfig+0xf8>)
 8007a2a:	4293      	cmp	r3, r2
 8007a2c:	d013      	beq.n	8007a56 <TIM_Base_SetConfig+0x82>
 8007a2e:	687b      	ldr	r3, [r7, #4]
 8007a30:	4a27      	ldr	r2, [pc, #156]	; (8007ad0 <TIM_Base_SetConfig+0xfc>)
 8007a32:	4293      	cmp	r3, r2
 8007a34:	d00f      	beq.n	8007a56 <TIM_Base_SetConfig+0x82>
 8007a36:	687b      	ldr	r3, [r7, #4]
 8007a38:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8007a3c:	d00b      	beq.n	8007a56 <TIM_Base_SetConfig+0x82>
 8007a3e:	687b      	ldr	r3, [r7, #4]
 8007a40:	4a24      	ldr	r2, [pc, #144]	; (8007ad4 <TIM_Base_SetConfig+0x100>)
 8007a42:	4293      	cmp	r3, r2
 8007a44:	d007      	beq.n	8007a56 <TIM_Base_SetConfig+0x82>
 8007a46:	687b      	ldr	r3, [r7, #4]
 8007a48:	4a23      	ldr	r2, [pc, #140]	; (8007ad8 <TIM_Base_SetConfig+0x104>)
 8007a4a:	4293      	cmp	r3, r2
 8007a4c:	d003      	beq.n	8007a56 <TIM_Base_SetConfig+0x82>
 8007a4e:	687b      	ldr	r3, [r7, #4]
 8007a50:	4a22      	ldr	r2, [pc, #136]	; (8007adc <TIM_Base_SetConfig+0x108>)
 8007a52:	4293      	cmp	r3, r2
 8007a54:	d108      	bne.n	8007a68 <TIM_Base_SetConfig+0x94>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8007a56:	68fb      	ldr	r3, [r7, #12]
 8007a58:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8007a5c:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8007a5e:	683b      	ldr	r3, [r7, #0]
 8007a60:	68db      	ldr	r3, [r3, #12]
 8007a62:	68fa      	ldr	r2, [r7, #12]
 8007a64:	4313      	orrs	r3, r2
 8007a66:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8007a68:	68fb      	ldr	r3, [r7, #12]
 8007a6a:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 8007a6e:	683b      	ldr	r3, [r7, #0]
 8007a70:	695b      	ldr	r3, [r3, #20]
 8007a72:	4313      	orrs	r3, r2
 8007a74:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8007a76:	687b      	ldr	r3, [r7, #4]
 8007a78:	68fa      	ldr	r2, [r7, #12]
 8007a7a:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8007a7c:	683b      	ldr	r3, [r7, #0]
 8007a7e:	689a      	ldr	r2, [r3, #8]
 8007a80:	687b      	ldr	r3, [r7, #4]
 8007a82:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8007a84:	683b      	ldr	r3, [r7, #0]
 8007a86:	681a      	ldr	r2, [r3, #0]
 8007a88:	687b      	ldr	r3, [r7, #4]
 8007a8a:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8007a8c:	687b      	ldr	r3, [r7, #4]
 8007a8e:	4a0f      	ldr	r2, [pc, #60]	; (8007acc <TIM_Base_SetConfig+0xf8>)
 8007a90:	4293      	cmp	r3, r2
 8007a92:	d003      	beq.n	8007a9c <TIM_Base_SetConfig+0xc8>
 8007a94:	687b      	ldr	r3, [r7, #4]
 8007a96:	4a0e      	ldr	r2, [pc, #56]	; (8007ad0 <TIM_Base_SetConfig+0xfc>)
 8007a98:	4293      	cmp	r3, r2
 8007a9a:	d103      	bne.n	8007aa4 <TIM_Base_SetConfig+0xd0>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8007a9c:	683b      	ldr	r3, [r7, #0]
 8007a9e:	691a      	ldr	r2, [r3, #16]
 8007aa0:	687b      	ldr	r3, [r7, #4]
 8007aa2:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8007aa4:	687b      	ldr	r3, [r7, #4]
 8007aa6:	2201      	movs	r2, #1
 8007aa8:	615a      	str	r2, [r3, #20]

  /* Check if the update flag is set after the Update Generation, if so clear the UIF flag */
  if (HAL_IS_BIT_SET(TIMx->SR, TIM_FLAG_UPDATE))
 8007aaa:	687b      	ldr	r3, [r7, #4]
 8007aac:	691b      	ldr	r3, [r3, #16]
 8007aae:	f003 0301 	and.w	r3, r3, #1
 8007ab2:	2b00      	cmp	r3, #0
 8007ab4:	d005      	beq.n	8007ac2 <TIM_Base_SetConfig+0xee>
  {
    /* Clear the update flag */
    CLEAR_BIT(TIMx->SR, TIM_FLAG_UPDATE);
 8007ab6:	687b      	ldr	r3, [r7, #4]
 8007ab8:	691b      	ldr	r3, [r3, #16]
 8007aba:	f023 0201 	bic.w	r2, r3, #1
 8007abe:	687b      	ldr	r3, [r7, #4]
 8007ac0:	611a      	str	r2, [r3, #16]
  }
}
 8007ac2:	bf00      	nop
 8007ac4:	3714      	adds	r7, #20
 8007ac6:	46bd      	mov	sp, r7
 8007ac8:	bc80      	pop	{r7}
 8007aca:	4770      	bx	lr
 8007acc:	40012c00 	.word	0x40012c00
 8007ad0:	40013400 	.word	0x40013400
 8007ad4:	40000400 	.word	0x40000400
 8007ad8:	40000800 	.word	0x40000800
 8007adc:	40000c00 	.word	0x40000c00

08007ae0 <TIM_TI1_SetConfig>:
  *       (on channel2 path) is used as the input signal. Therefore CCMR1 must be
  *        protected against un-initialized filter and polarity values.
  */
void TIM_TI1_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICSelection,
                       uint32_t TIM_ICFilter)
{
 8007ae0:	b480      	push	{r7}
 8007ae2:	b087      	sub	sp, #28
 8007ae4:	af00      	add	r7, sp, #0
 8007ae6:	60f8      	str	r0, [r7, #12]
 8007ae8:	60b9      	str	r1, [r7, #8]
 8007aea:	607a      	str	r2, [r7, #4]
 8007aec:	603b      	str	r3, [r7, #0]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8007aee:	68fb      	ldr	r3, [r7, #12]
 8007af0:	6a1b      	ldr	r3, [r3, #32]
 8007af2:	613b      	str	r3, [r7, #16]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8007af4:	68fb      	ldr	r3, [r7, #12]
 8007af6:	6a1b      	ldr	r3, [r3, #32]
 8007af8:	f023 0201 	bic.w	r2, r3, #1
 8007afc:	68fb      	ldr	r3, [r7, #12]
 8007afe:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8007b00:	68fb      	ldr	r3, [r7, #12]
 8007b02:	699b      	ldr	r3, [r3, #24]
 8007b04:	617b      	str	r3, [r7, #20]

  /* Select the Input */
  if (IS_TIM_CC2_INSTANCE(TIMx) != RESET)
 8007b06:	68fb      	ldr	r3, [r7, #12]
 8007b08:	4a23      	ldr	r2, [pc, #140]	; (8007b98 <TIM_TI1_SetConfig+0xb8>)
 8007b0a:	4293      	cmp	r3, r2
 8007b0c:	d013      	beq.n	8007b36 <TIM_TI1_SetConfig+0x56>
 8007b0e:	68fb      	ldr	r3, [r7, #12]
 8007b10:	4a22      	ldr	r2, [pc, #136]	; (8007b9c <TIM_TI1_SetConfig+0xbc>)
 8007b12:	4293      	cmp	r3, r2
 8007b14:	d00f      	beq.n	8007b36 <TIM_TI1_SetConfig+0x56>
 8007b16:	68fb      	ldr	r3, [r7, #12]
 8007b18:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8007b1c:	d00b      	beq.n	8007b36 <TIM_TI1_SetConfig+0x56>
 8007b1e:	68fb      	ldr	r3, [r7, #12]
 8007b20:	4a1f      	ldr	r2, [pc, #124]	; (8007ba0 <TIM_TI1_SetConfig+0xc0>)
 8007b22:	4293      	cmp	r3, r2
 8007b24:	d007      	beq.n	8007b36 <TIM_TI1_SetConfig+0x56>
 8007b26:	68fb      	ldr	r3, [r7, #12]
 8007b28:	4a1e      	ldr	r2, [pc, #120]	; (8007ba4 <TIM_TI1_SetConfig+0xc4>)
 8007b2a:	4293      	cmp	r3, r2
 8007b2c:	d003      	beq.n	8007b36 <TIM_TI1_SetConfig+0x56>
 8007b2e:	68fb      	ldr	r3, [r7, #12]
 8007b30:	4a1d      	ldr	r2, [pc, #116]	; (8007ba8 <TIM_TI1_SetConfig+0xc8>)
 8007b32:	4293      	cmp	r3, r2
 8007b34:	d101      	bne.n	8007b3a <TIM_TI1_SetConfig+0x5a>
 8007b36:	2301      	movs	r3, #1
 8007b38:	e000      	b.n	8007b3c <TIM_TI1_SetConfig+0x5c>
 8007b3a:	2300      	movs	r3, #0
 8007b3c:	2b00      	cmp	r3, #0
 8007b3e:	d008      	beq.n	8007b52 <TIM_TI1_SetConfig+0x72>
  {
    tmpccmr1 &= ~TIM_CCMR1_CC1S;
 8007b40:	697b      	ldr	r3, [r7, #20]
 8007b42:	f023 0303 	bic.w	r3, r3, #3
 8007b46:	617b      	str	r3, [r7, #20]
    tmpccmr1 |= TIM_ICSelection;
 8007b48:	697a      	ldr	r2, [r7, #20]
 8007b4a:	687b      	ldr	r3, [r7, #4]
 8007b4c:	4313      	orrs	r3, r2
 8007b4e:	617b      	str	r3, [r7, #20]
 8007b50:	e003      	b.n	8007b5a <TIM_TI1_SetConfig+0x7a>
  }
  else
  {
    tmpccmr1 |= TIM_CCMR1_CC1S_0;
 8007b52:	697b      	ldr	r3, [r7, #20]
 8007b54:	f043 0301 	orr.w	r3, r3, #1
 8007b58:	617b      	str	r3, [r7, #20]
  }

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8007b5a:	697b      	ldr	r3, [r7, #20]
 8007b5c:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8007b60:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= ((TIM_ICFilter << 4U) & TIM_CCMR1_IC1F);
 8007b62:	683b      	ldr	r3, [r7, #0]
 8007b64:	011b      	lsls	r3, r3, #4
 8007b66:	b2db      	uxtb	r3, r3
 8007b68:	697a      	ldr	r2, [r7, #20]
 8007b6a:	4313      	orrs	r3, r2
 8007b6c:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8007b6e:	693b      	ldr	r3, [r7, #16]
 8007b70:	f023 030a 	bic.w	r3, r3, #10
 8007b74:	613b      	str	r3, [r7, #16]
  tmpccer |= (TIM_ICPolarity & (TIM_CCER_CC1P | TIM_CCER_CC1NP));
 8007b76:	68bb      	ldr	r3, [r7, #8]
 8007b78:	f003 030a 	and.w	r3, r3, #10
 8007b7c:	693a      	ldr	r2, [r7, #16]
 8007b7e:	4313      	orrs	r3, r2
 8007b80:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 8007b82:	68fb      	ldr	r3, [r7, #12]
 8007b84:	697a      	ldr	r2, [r7, #20]
 8007b86:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8007b88:	68fb      	ldr	r3, [r7, #12]
 8007b8a:	693a      	ldr	r2, [r7, #16]
 8007b8c:	621a      	str	r2, [r3, #32]
}
 8007b8e:	bf00      	nop
 8007b90:	371c      	adds	r7, #28
 8007b92:	46bd      	mov	sp, r7
 8007b94:	bc80      	pop	{r7}
 8007b96:	4770      	bx	lr
 8007b98:	40012c00 	.word	0x40012c00
 8007b9c:	40013400 	.word	0x40013400
 8007ba0:	40000400 	.word	0x40000400
 8007ba4:	40000800 	.word	0x40000800
 8007ba8:	40000c00 	.word	0x40000c00

08007bac <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8007bac:	b480      	push	{r7}
 8007bae:	b087      	sub	sp, #28
 8007bb0:	af00      	add	r7, sp, #0
 8007bb2:	60f8      	str	r0, [r7, #12]
 8007bb4:	60b9      	str	r1, [r7, #8]
 8007bb6:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8007bb8:	68fb      	ldr	r3, [r7, #12]
 8007bba:	6a1b      	ldr	r3, [r3, #32]
 8007bbc:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8007bbe:	68fb      	ldr	r3, [r7, #12]
 8007bc0:	6a1b      	ldr	r3, [r3, #32]
 8007bc2:	f023 0201 	bic.w	r2, r3, #1
 8007bc6:	68fb      	ldr	r3, [r7, #12]
 8007bc8:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8007bca:	68fb      	ldr	r3, [r7, #12]
 8007bcc:	699b      	ldr	r3, [r3, #24]
 8007bce:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8007bd0:	693b      	ldr	r3, [r7, #16]
 8007bd2:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8007bd6:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8007bd8:	687b      	ldr	r3, [r7, #4]
 8007bda:	011b      	lsls	r3, r3, #4
 8007bdc:	693a      	ldr	r2, [r7, #16]
 8007bde:	4313      	orrs	r3, r2
 8007be0:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8007be2:	697b      	ldr	r3, [r7, #20]
 8007be4:	f023 030a 	bic.w	r3, r3, #10
 8007be8:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 8007bea:	697a      	ldr	r2, [r7, #20]
 8007bec:	68bb      	ldr	r3, [r7, #8]
 8007bee:	4313      	orrs	r3, r2
 8007bf0:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 8007bf2:	68fb      	ldr	r3, [r7, #12]
 8007bf4:	693a      	ldr	r2, [r7, #16]
 8007bf6:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8007bf8:	68fb      	ldr	r3, [r7, #12]
 8007bfa:	697a      	ldr	r2, [r7, #20]
 8007bfc:	621a      	str	r2, [r3, #32]
}
 8007bfe:	bf00      	nop
 8007c00:	371c      	adds	r7, #28
 8007c02:	46bd      	mov	sp, r7
 8007c04:	bc80      	pop	{r7}
 8007c06:	4770      	bx	lr

08007c08 <TIM_TI2_SetConfig>:
  *       (on channel1 path) is used as the input signal. Therefore CCMR1 must be
  *        protected against un-initialized filter and polarity values.
  */
static void TIM_TI2_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICSelection,
                              uint32_t TIM_ICFilter)
{
 8007c08:	b480      	push	{r7}
 8007c0a:	b087      	sub	sp, #28
 8007c0c:	af00      	add	r7, sp, #0
 8007c0e:	60f8      	str	r0, [r7, #12]
 8007c10:	60b9      	str	r1, [r7, #8]
 8007c12:	607a      	str	r2, [r7, #4]
 8007c14:	603b      	str	r3, [r7, #0]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  tmpccer = TIMx->CCER;
 8007c16:	68fb      	ldr	r3, [r7, #12]
 8007c18:	6a1b      	ldr	r3, [r3, #32]
 8007c1a:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8007c1c:	68fb      	ldr	r3, [r7, #12]
 8007c1e:	6a1b      	ldr	r3, [r3, #32]
 8007c20:	f023 0210 	bic.w	r2, r3, #16
 8007c24:	68fb      	ldr	r3, [r7, #12]
 8007c26:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8007c28:	68fb      	ldr	r3, [r7, #12]
 8007c2a:	699b      	ldr	r3, [r3, #24]
 8007c2c:	613b      	str	r3, [r7, #16]

  /* Select the Input */
  tmpccmr1 &= ~TIM_CCMR1_CC2S;
 8007c2e:	693b      	ldr	r3, [r7, #16]
 8007c30:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8007c34:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICSelection << 8U);
 8007c36:	687b      	ldr	r3, [r7, #4]
 8007c38:	021b      	lsls	r3, r3, #8
 8007c3a:	693a      	ldr	r2, [r7, #16]
 8007c3c:	4313      	orrs	r3, r2
 8007c3e:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8007c40:	693b      	ldr	r3, [r7, #16]
 8007c42:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 8007c46:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= ((TIM_ICFilter << 12U) & TIM_CCMR1_IC2F);
 8007c48:	683b      	ldr	r3, [r7, #0]
 8007c4a:	031b      	lsls	r3, r3, #12
 8007c4c:	b29b      	uxth	r3, r3
 8007c4e:	693a      	ldr	r2, [r7, #16]
 8007c50:	4313      	orrs	r3, r2
 8007c52:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8007c54:	697b      	ldr	r3, [r7, #20]
 8007c56:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
 8007c5a:	617b      	str	r3, [r7, #20]
  tmpccer |= ((TIM_ICPolarity << 4U) & (TIM_CCER_CC2P | TIM_CCER_CC2NP));
 8007c5c:	68bb      	ldr	r3, [r7, #8]
 8007c5e:	011b      	lsls	r3, r3, #4
 8007c60:	f003 03a0 	and.w	r3, r3, #160	; 0xa0
 8007c64:	697a      	ldr	r2, [r7, #20]
 8007c66:	4313      	orrs	r3, r2
 8007c68:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8007c6a:	68fb      	ldr	r3, [r7, #12]
 8007c6c:	693a      	ldr	r2, [r7, #16]
 8007c6e:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8007c70:	68fb      	ldr	r3, [r7, #12]
 8007c72:	697a      	ldr	r2, [r7, #20]
 8007c74:	621a      	str	r2, [r3, #32]
}
 8007c76:	bf00      	nop
 8007c78:	371c      	adds	r7, #28
 8007c7a:	46bd      	mov	sp, r7
 8007c7c:	bc80      	pop	{r7}
 8007c7e:	4770      	bx	lr

08007c80 <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8007c80:	b480      	push	{r7}
 8007c82:	b087      	sub	sp, #28
 8007c84:	af00      	add	r7, sp, #0
 8007c86:	60f8      	str	r0, [r7, #12]
 8007c88:	60b9      	str	r1, [r7, #8]
 8007c8a:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  tmpccer = TIMx->CCER;
 8007c8c:	68fb      	ldr	r3, [r7, #12]
 8007c8e:	6a1b      	ldr	r3, [r3, #32]
 8007c90:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8007c92:	68fb      	ldr	r3, [r7, #12]
 8007c94:	6a1b      	ldr	r3, [r3, #32]
 8007c96:	f023 0210 	bic.w	r2, r3, #16
 8007c9a:	68fb      	ldr	r3, [r7, #12]
 8007c9c:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8007c9e:	68fb      	ldr	r3, [r7, #12]
 8007ca0:	699b      	ldr	r3, [r3, #24]
 8007ca2:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8007ca4:	693b      	ldr	r3, [r7, #16]
 8007ca6:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 8007caa:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 8007cac:	687b      	ldr	r3, [r7, #4]
 8007cae:	031b      	lsls	r3, r3, #12
 8007cb0:	693a      	ldr	r2, [r7, #16]
 8007cb2:	4313      	orrs	r3, r2
 8007cb4:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8007cb6:	697b      	ldr	r3, [r7, #20]
 8007cb8:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
 8007cbc:	617b      	str	r3, [r7, #20]
  tmpccer |= (TIM_ICPolarity << 4U);
 8007cbe:	68bb      	ldr	r3, [r7, #8]
 8007cc0:	011b      	lsls	r3, r3, #4
 8007cc2:	697a      	ldr	r2, [r7, #20]
 8007cc4:	4313      	orrs	r3, r2
 8007cc6:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8007cc8:	68fb      	ldr	r3, [r7, #12]
 8007cca:	693a      	ldr	r2, [r7, #16]
 8007ccc:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8007cce:	68fb      	ldr	r3, [r7, #12]
 8007cd0:	697a      	ldr	r2, [r7, #20]
 8007cd2:	621a      	str	r2, [r3, #32]
}
 8007cd4:	bf00      	nop
 8007cd6:	371c      	adds	r7, #28
 8007cd8:	46bd      	mov	sp, r7
 8007cda:	bc80      	pop	{r7}
 8007cdc:	4770      	bx	lr

08007cde <TIM_TI3_SetConfig>:
  *       (on channel1 path) is used as the input signal. Therefore CCMR2 must be
  *        protected against un-initialized filter and polarity values.
  */
static void TIM_TI3_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICSelection,
                              uint32_t TIM_ICFilter)
{
 8007cde:	b480      	push	{r7}
 8007ce0:	b087      	sub	sp, #28
 8007ce2:	af00      	add	r7, sp, #0
 8007ce4:	60f8      	str	r0, [r7, #12]
 8007ce6:	60b9      	str	r1, [r7, #8]
 8007ce8:	607a      	str	r2, [r7, #4]
 8007cea:	603b      	str	r3, [r7, #0]
  uint32_t tmpccmr2;
  uint32_t tmpccer;

  /* Disable the Channel 3: Reset the CC3E Bit */
  tmpccer = TIMx->CCER;
 8007cec:	68fb      	ldr	r3, [r7, #12]
 8007cee:	6a1b      	ldr	r3, [r3, #32]
 8007cf0:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC3E;
 8007cf2:	68fb      	ldr	r3, [r7, #12]
 8007cf4:	6a1b      	ldr	r3, [r3, #32]
 8007cf6:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 8007cfa:	68fb      	ldr	r3, [r7, #12]
 8007cfc:	621a      	str	r2, [r3, #32]
  tmpccmr2 = TIMx->CCMR2;
 8007cfe:	68fb      	ldr	r3, [r7, #12]
 8007d00:	69db      	ldr	r3, [r3, #28]
 8007d02:	613b      	str	r3, [r7, #16]

  /* Select the Input */
  tmpccmr2 &= ~TIM_CCMR2_CC3S;
 8007d04:	693b      	ldr	r3, [r7, #16]
 8007d06:	f023 0303 	bic.w	r3, r3, #3
 8007d0a:	613b      	str	r3, [r7, #16]
  tmpccmr2 |= TIM_ICSelection;
 8007d0c:	693a      	ldr	r2, [r7, #16]
 8007d0e:	687b      	ldr	r3, [r7, #4]
 8007d10:	4313      	orrs	r3, r2
 8007d12:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr2 &= ~TIM_CCMR2_IC3F;
 8007d14:	693b      	ldr	r3, [r7, #16]
 8007d16:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8007d1a:	613b      	str	r3, [r7, #16]
  tmpccmr2 |= ((TIM_ICFilter << 4U) & TIM_CCMR2_IC3F);
 8007d1c:	683b      	ldr	r3, [r7, #0]
 8007d1e:	011b      	lsls	r3, r3, #4
 8007d20:	b2db      	uxtb	r3, r3
 8007d22:	693a      	ldr	r2, [r7, #16]
 8007d24:	4313      	orrs	r3, r2
 8007d26:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC3E Bit */
  tmpccer &= ~(TIM_CCER_CC3P);
 8007d28:	697b      	ldr	r3, [r7, #20]
 8007d2a:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 8007d2e:	617b      	str	r3, [r7, #20]
  tmpccer |= ((TIM_ICPolarity << 8U) & TIM_CCER_CC3P);
 8007d30:	68bb      	ldr	r3, [r7, #8]
 8007d32:	021b      	lsls	r3, r3, #8
 8007d34:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8007d38:	697a      	ldr	r2, [r7, #20]
 8007d3a:	4313      	orrs	r3, r2
 8007d3c:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR2 and CCER registers */
  TIMx->CCMR2 = tmpccmr2;
 8007d3e:	68fb      	ldr	r3, [r7, #12]
 8007d40:	693a      	ldr	r2, [r7, #16]
 8007d42:	61da      	str	r2, [r3, #28]
  TIMx->CCER = tmpccer;
 8007d44:	68fb      	ldr	r3, [r7, #12]
 8007d46:	697a      	ldr	r2, [r7, #20]
 8007d48:	621a      	str	r2, [r3, #32]
}
 8007d4a:	bf00      	nop
 8007d4c:	371c      	adds	r7, #28
 8007d4e:	46bd      	mov	sp, r7
 8007d50:	bc80      	pop	{r7}
 8007d52:	4770      	bx	lr

08007d54 <TIM_TI4_SetConfig>:
  *        protected against un-initialized filter and polarity values.
  * @retval None
  */
static void TIM_TI4_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICSelection,
                              uint32_t TIM_ICFilter)
{
 8007d54:	b480      	push	{r7}
 8007d56:	b087      	sub	sp, #28
 8007d58:	af00      	add	r7, sp, #0
 8007d5a:	60f8      	str	r0, [r7, #12]
 8007d5c:	60b9      	str	r1, [r7, #8]
 8007d5e:	607a      	str	r2, [r7, #4]
 8007d60:	603b      	str	r3, [r7, #0]
  uint32_t tmpccmr2;
  uint32_t tmpccer;

  /* Disable the Channel 4: Reset the CC4E Bit */
  tmpccer = TIMx->CCER;
 8007d62:	68fb      	ldr	r3, [r7, #12]
 8007d64:	6a1b      	ldr	r3, [r3, #32]
 8007d66:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC4E;
 8007d68:	68fb      	ldr	r3, [r7, #12]
 8007d6a:	6a1b      	ldr	r3, [r3, #32]
 8007d6c:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 8007d70:	68fb      	ldr	r3, [r7, #12]
 8007d72:	621a      	str	r2, [r3, #32]
  tmpccmr2 = TIMx->CCMR2;
 8007d74:	68fb      	ldr	r3, [r7, #12]
 8007d76:	69db      	ldr	r3, [r3, #28]
 8007d78:	613b      	str	r3, [r7, #16]

  /* Select the Input */
  tmpccmr2 &= ~TIM_CCMR2_CC4S;
 8007d7a:	693b      	ldr	r3, [r7, #16]
 8007d7c:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8007d80:	613b      	str	r3, [r7, #16]
  tmpccmr2 |= (TIM_ICSelection << 8U);
 8007d82:	687b      	ldr	r3, [r7, #4]
 8007d84:	021b      	lsls	r3, r3, #8
 8007d86:	693a      	ldr	r2, [r7, #16]
 8007d88:	4313      	orrs	r3, r2
 8007d8a:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr2 &= ~TIM_CCMR2_IC4F;
 8007d8c:	693b      	ldr	r3, [r7, #16]
 8007d8e:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 8007d92:	613b      	str	r3, [r7, #16]
  tmpccmr2 |= ((TIM_ICFilter << 12U) & TIM_CCMR2_IC4F);
 8007d94:	683b      	ldr	r3, [r7, #0]
 8007d96:	031b      	lsls	r3, r3, #12
 8007d98:	b29b      	uxth	r3, r3
 8007d9a:	693a      	ldr	r2, [r7, #16]
 8007d9c:	4313      	orrs	r3, r2
 8007d9e:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC4E Bit */
  tmpccer &= ~(TIM_CCER_CC4P);
 8007da0:	697b      	ldr	r3, [r7, #20]
 8007da2:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 8007da6:	617b      	str	r3, [r7, #20]
  tmpccer |= ((TIM_ICPolarity << 12U) & TIM_CCER_CC4P);
 8007da8:	68bb      	ldr	r3, [r7, #8]
 8007daa:	031b      	lsls	r3, r3, #12
 8007dac:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 8007db0:	697a      	ldr	r2, [r7, #20]
 8007db2:	4313      	orrs	r3, r2
 8007db4:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR2 and CCER registers */
  TIMx->CCMR2 = tmpccmr2;
 8007db6:	68fb      	ldr	r3, [r7, #12]
 8007db8:	693a      	ldr	r2, [r7, #16]
 8007dba:	61da      	str	r2, [r3, #28]
  TIMx->CCER = tmpccer ;
 8007dbc:	68fb      	ldr	r3, [r7, #12]
 8007dbe:	697a      	ldr	r2, [r7, #20]
 8007dc0:	621a      	str	r2, [r3, #32]
}
 8007dc2:	bf00      	nop
 8007dc4:	371c      	adds	r7, #28
 8007dc6:	46bd      	mov	sp, r7
 8007dc8:	bc80      	pop	{r7}
 8007dca:	4770      	bx	lr

08007dcc <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 8007dcc:	b480      	push	{r7}
 8007dce:	b085      	sub	sp, #20
 8007dd0:	af00      	add	r7, sp, #0
 8007dd2:	6078      	str	r0, [r7, #4]
 8007dd4:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 8007dd6:	687b      	ldr	r3, [r7, #4]
 8007dd8:	689b      	ldr	r3, [r3, #8]
 8007dda:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 8007ddc:	68fb      	ldr	r3, [r7, #12]
 8007dde:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8007de2:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 8007de4:	683a      	ldr	r2, [r7, #0]
 8007de6:	68fb      	ldr	r3, [r7, #12]
 8007de8:	4313      	orrs	r3, r2
 8007dea:	f043 0307 	orr.w	r3, r3, #7
 8007dee:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8007df0:	687b      	ldr	r3, [r7, #4]
 8007df2:	68fa      	ldr	r2, [r7, #12]
 8007df4:	609a      	str	r2, [r3, #8]
}
 8007df6:	bf00      	nop
 8007df8:	3714      	adds	r7, #20
 8007dfa:	46bd      	mov	sp, r7
 8007dfc:	bc80      	pop	{r7}
 8007dfe:	4770      	bx	lr

08007e00 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 8007e00:	b480      	push	{r7}
 8007e02:	b087      	sub	sp, #28
 8007e04:	af00      	add	r7, sp, #0
 8007e06:	60f8      	str	r0, [r7, #12]
 8007e08:	60b9      	str	r1, [r7, #8]
 8007e0a:	607a      	str	r2, [r7, #4]
 8007e0c:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 8007e0e:	68fb      	ldr	r3, [r7, #12]
 8007e10:	689b      	ldr	r3, [r3, #8]
 8007e12:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8007e14:	697b      	ldr	r3, [r7, #20]
 8007e16:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 8007e1a:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8007e1c:	683b      	ldr	r3, [r7, #0]
 8007e1e:	021a      	lsls	r2, r3, #8
 8007e20:	687b      	ldr	r3, [r7, #4]
 8007e22:	431a      	orrs	r2, r3
 8007e24:	68bb      	ldr	r3, [r7, #8]
 8007e26:	4313      	orrs	r3, r2
 8007e28:	697a      	ldr	r2, [r7, #20]
 8007e2a:	4313      	orrs	r3, r2
 8007e2c:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8007e2e:	68fb      	ldr	r3, [r7, #12]
 8007e30:	697a      	ldr	r2, [r7, #20]
 8007e32:	609a      	str	r2, [r3, #8]
}
 8007e34:	bf00      	nop
 8007e36:	371c      	adds	r7, #28
 8007e38:	46bd      	mov	sp, r7
 8007e3a:	bc80      	pop	{r7}
 8007e3c:	4770      	bx	lr

08007e3e <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 8007e3e:	b480      	push	{r7}
 8007e40:	b087      	sub	sp, #28
 8007e42:	af00      	add	r7, sp, #0
 8007e44:	60f8      	str	r0, [r7, #12]
 8007e46:	60b9      	str	r1, [r7, #8]
 8007e48:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 8007e4a:	68bb      	ldr	r3, [r7, #8]
 8007e4c:	f003 031f 	and.w	r3, r3, #31
 8007e50:	2201      	movs	r2, #1
 8007e52:	fa02 f303 	lsl.w	r3, r2, r3
 8007e56:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 8007e58:	68fb      	ldr	r3, [r7, #12]
 8007e5a:	6a1a      	ldr	r2, [r3, #32]
 8007e5c:	697b      	ldr	r3, [r7, #20]
 8007e5e:	43db      	mvns	r3, r3
 8007e60:	401a      	ands	r2, r3
 8007e62:	68fb      	ldr	r3, [r7, #12]
 8007e64:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 8007e66:	68fb      	ldr	r3, [r7, #12]
 8007e68:	6a1a      	ldr	r2, [r3, #32]
 8007e6a:	68bb      	ldr	r3, [r7, #8]
 8007e6c:	f003 031f 	and.w	r3, r3, #31
 8007e70:	6879      	ldr	r1, [r7, #4]
 8007e72:	fa01 f303 	lsl.w	r3, r1, r3
 8007e76:	431a      	orrs	r2, r3
 8007e78:	68fb      	ldr	r3, [r7, #12]
 8007e7a:	621a      	str	r2, [r3, #32]
}
 8007e7c:	bf00      	nop
 8007e7e:	371c      	adds	r7, #28
 8007e80:	46bd      	mov	sp, r7
 8007e82:	bc80      	pop	{r7}
 8007e84:	4770      	bx	lr
	...

08007e88 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 8007e88:	b480      	push	{r7}
 8007e8a:	b085      	sub	sp, #20
 8007e8c:	af00      	add	r7, sp, #0
 8007e8e:	6078      	str	r0, [r7, #4]
 8007e90:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8007e92:	687b      	ldr	r3, [r7, #4]
 8007e94:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8007e98:	2b01      	cmp	r3, #1
 8007e9a:	d101      	bne.n	8007ea0 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8007e9c:	2302      	movs	r3, #2
 8007e9e:	e050      	b.n	8007f42 <HAL_TIMEx_MasterConfigSynchronization+0xba>
 8007ea0:	687b      	ldr	r3, [r7, #4]
 8007ea2:	2201      	movs	r2, #1
 8007ea4:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8007ea8:	687b      	ldr	r3, [r7, #4]
 8007eaa:	2202      	movs	r2, #2
 8007eac:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8007eb0:	687b      	ldr	r3, [r7, #4]
 8007eb2:	681b      	ldr	r3, [r3, #0]
 8007eb4:	685b      	ldr	r3, [r3, #4]
 8007eb6:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8007eb8:	687b      	ldr	r3, [r7, #4]
 8007eba:	681b      	ldr	r3, [r3, #0]
 8007ebc:	689b      	ldr	r3, [r3, #8]
 8007ebe:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8007ec0:	68fb      	ldr	r3, [r7, #12]
 8007ec2:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8007ec6:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8007ec8:	683b      	ldr	r3, [r7, #0]
 8007eca:	681b      	ldr	r3, [r3, #0]
 8007ecc:	68fa      	ldr	r2, [r7, #12]
 8007ece:	4313      	orrs	r3, r2
 8007ed0:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8007ed2:	687b      	ldr	r3, [r7, #4]
 8007ed4:	681b      	ldr	r3, [r3, #0]
 8007ed6:	68fa      	ldr	r2, [r7, #12]
 8007ed8:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8007eda:	687b      	ldr	r3, [r7, #4]
 8007edc:	681b      	ldr	r3, [r3, #0]
 8007ede:	4a1b      	ldr	r2, [pc, #108]	; (8007f4c <HAL_TIMEx_MasterConfigSynchronization+0xc4>)
 8007ee0:	4293      	cmp	r3, r2
 8007ee2:	d018      	beq.n	8007f16 <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 8007ee4:	687b      	ldr	r3, [r7, #4]
 8007ee6:	681b      	ldr	r3, [r3, #0]
 8007ee8:	4a19      	ldr	r2, [pc, #100]	; (8007f50 <HAL_TIMEx_MasterConfigSynchronization+0xc8>)
 8007eea:	4293      	cmp	r3, r2
 8007eec:	d013      	beq.n	8007f16 <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 8007eee:	687b      	ldr	r3, [r7, #4]
 8007ef0:	681b      	ldr	r3, [r3, #0]
 8007ef2:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8007ef6:	d00e      	beq.n	8007f16 <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 8007ef8:	687b      	ldr	r3, [r7, #4]
 8007efa:	681b      	ldr	r3, [r3, #0]
 8007efc:	4a15      	ldr	r2, [pc, #84]	; (8007f54 <HAL_TIMEx_MasterConfigSynchronization+0xcc>)
 8007efe:	4293      	cmp	r3, r2
 8007f00:	d009      	beq.n	8007f16 <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 8007f02:	687b      	ldr	r3, [r7, #4]
 8007f04:	681b      	ldr	r3, [r3, #0]
 8007f06:	4a14      	ldr	r2, [pc, #80]	; (8007f58 <HAL_TIMEx_MasterConfigSynchronization+0xd0>)
 8007f08:	4293      	cmp	r3, r2
 8007f0a:	d004      	beq.n	8007f16 <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 8007f0c:	687b      	ldr	r3, [r7, #4]
 8007f0e:	681b      	ldr	r3, [r3, #0]
 8007f10:	4a12      	ldr	r2, [pc, #72]	; (8007f5c <HAL_TIMEx_MasterConfigSynchronization+0xd4>)
 8007f12:	4293      	cmp	r3, r2
 8007f14:	d10c      	bne.n	8007f30 <HAL_TIMEx_MasterConfigSynchronization+0xa8>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8007f16:	68bb      	ldr	r3, [r7, #8]
 8007f18:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8007f1c:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8007f1e:	683b      	ldr	r3, [r7, #0]
 8007f20:	685b      	ldr	r3, [r3, #4]
 8007f22:	68ba      	ldr	r2, [r7, #8]
 8007f24:	4313      	orrs	r3, r2
 8007f26:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8007f28:	687b      	ldr	r3, [r7, #4]
 8007f2a:	681b      	ldr	r3, [r3, #0]
 8007f2c:	68ba      	ldr	r2, [r7, #8]
 8007f2e:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8007f30:	687b      	ldr	r3, [r7, #4]
 8007f32:	2201      	movs	r2, #1
 8007f34:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8007f38:	687b      	ldr	r3, [r7, #4]
 8007f3a:	2200      	movs	r2, #0
 8007f3c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8007f40:	2300      	movs	r3, #0
}
 8007f42:	4618      	mov	r0, r3
 8007f44:	3714      	adds	r7, #20
 8007f46:	46bd      	mov	sp, r7
 8007f48:	bc80      	pop	{r7}
 8007f4a:	4770      	bx	lr
 8007f4c:	40012c00 	.word	0x40012c00
 8007f50:	40013400 	.word	0x40013400
 8007f54:	40000400 	.word	0x40000400
 8007f58:	40000800 	.word	0x40000800
 8007f5c:	40000c00 	.word	0x40000c00

08007f60 <HAL_TIMEx_CommutCallback>:
  * @brief  Commutation callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8007f60:	b480      	push	{r7}
 8007f62:	b083      	sub	sp, #12
 8007f64:	af00      	add	r7, sp, #0
 8007f66:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8007f68:	bf00      	nop
 8007f6a:	370c      	adds	r7, #12
 8007f6c:	46bd      	mov	sp, r7
 8007f6e:	bc80      	pop	{r7}
 8007f70:	4770      	bx	lr

08007f72 <HAL_TIMEx_BreakCallback>:
  * @brief  Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8007f72:	b480      	push	{r7}
 8007f74:	b083      	sub	sp, #12
 8007f76:	af00      	add	r7, sp, #0
 8007f78:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8007f7a:	bf00      	nop
 8007f7c:	370c      	adds	r7, #12
 8007f7e:	46bd      	mov	sp, r7
 8007f80:	bc80      	pop	{r7}
 8007f82:	4770      	bx	lr

08007f84 <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8007f84:	b580      	push	{r7, lr}
 8007f86:	b082      	sub	sp, #8
 8007f88:	af00      	add	r7, sp, #0
 8007f8a:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8007f8c:	687b      	ldr	r3, [r7, #4]
 8007f8e:	2b00      	cmp	r3, #0
 8007f90:	d101      	bne.n	8007f96 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8007f92:	2301      	movs	r3, #1
 8007f94:	e042      	b.n	800801c <HAL_UART_Init+0x98>
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
#if defined(USART_CR1_OVER8)
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));
#endif /* USART_CR1_OVER8 */

  if (huart->gState == HAL_UART_STATE_RESET)
 8007f96:	687b      	ldr	r3, [r7, #4]
 8007f98:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8007f9c:	b2db      	uxtb	r3, r3
 8007f9e:	2b00      	cmp	r3, #0
 8007fa0:	d106      	bne.n	8007fb0 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8007fa2:	687b      	ldr	r3, [r7, #4]
 8007fa4:	2200      	movs	r2, #0
 8007fa6:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8007faa:	6878      	ldr	r0, [r7, #4]
 8007fac:	f7fa fe44 	bl	8002c38 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8007fb0:	687b      	ldr	r3, [r7, #4]
 8007fb2:	2224      	movs	r2, #36	; 0x24
 8007fb4:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 8007fb8:	687b      	ldr	r3, [r7, #4]
 8007fba:	681b      	ldr	r3, [r3, #0]
 8007fbc:	68da      	ldr	r2, [r3, #12]
 8007fbe:	687b      	ldr	r3, [r7, #4]
 8007fc0:	681b      	ldr	r3, [r3, #0]
 8007fc2:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 8007fc6:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 8007fc8:	6878      	ldr	r0, [r7, #4]
 8007fca:	f000 ff47 	bl	8008e5c <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8007fce:	687b      	ldr	r3, [r7, #4]
 8007fd0:	681b      	ldr	r3, [r3, #0]
 8007fd2:	691a      	ldr	r2, [r3, #16]
 8007fd4:	687b      	ldr	r3, [r7, #4]
 8007fd6:	681b      	ldr	r3, [r3, #0]
 8007fd8:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 8007fdc:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8007fde:	687b      	ldr	r3, [r7, #4]
 8007fe0:	681b      	ldr	r3, [r3, #0]
 8007fe2:	695a      	ldr	r2, [r3, #20]
 8007fe4:	687b      	ldr	r3, [r7, #4]
 8007fe6:	681b      	ldr	r3, [r3, #0]
 8007fe8:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 8007fec:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 8007fee:	687b      	ldr	r3, [r7, #4]
 8007ff0:	681b      	ldr	r3, [r3, #0]
 8007ff2:	68da      	ldr	r2, [r3, #12]
 8007ff4:	687b      	ldr	r3, [r7, #4]
 8007ff6:	681b      	ldr	r3, [r3, #0]
 8007ff8:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 8007ffc:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8007ffe:	687b      	ldr	r3, [r7, #4]
 8008000:	2200      	movs	r2, #0
 8008002:	645a      	str	r2, [r3, #68]	; 0x44
  huart->gState = HAL_UART_STATE_READY;
 8008004:	687b      	ldr	r3, [r7, #4]
 8008006:	2220      	movs	r2, #32
 8008008:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  huart->RxState = HAL_UART_STATE_READY;
 800800c:	687b      	ldr	r3, [r7, #4]
 800800e:	2220      	movs	r2, #32
 8008010:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8008014:	687b      	ldr	r3, [r7, #4]
 8008016:	2200      	movs	r2, #0
 8008018:	635a      	str	r2, [r3, #52]	; 0x34

  return HAL_OK;
 800801a:	2300      	movs	r3, #0
}
 800801c:	4618      	mov	r0, r3
 800801e:	3708      	adds	r7, #8
 8008020:	46bd      	mov	sp, r7
 8008022:	bd80      	pop	{r7, pc}

08008024 <HAL_UART_Transmit>:
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8008024:	b580      	push	{r7, lr}
 8008026:	b08a      	sub	sp, #40	; 0x28
 8008028:	af02      	add	r7, sp, #8
 800802a:	60f8      	str	r0, [r7, #12]
 800802c:	60b9      	str	r1, [r7, #8]
 800802e:	603b      	str	r3, [r7, #0]
 8008030:	4613      	mov	r3, r2
 8008032:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart = 0U;
 8008034:	2300      	movs	r3, #0
 8008036:	617b      	str	r3, [r7, #20]

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8008038:	68fb      	ldr	r3, [r7, #12]
 800803a:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 800803e:	b2db      	uxtb	r3, r3
 8008040:	2b20      	cmp	r3, #32
 8008042:	d175      	bne.n	8008130 <HAL_UART_Transmit+0x10c>
  {
    if ((pData == NULL) || (Size == 0U))
 8008044:	68bb      	ldr	r3, [r7, #8]
 8008046:	2b00      	cmp	r3, #0
 8008048:	d002      	beq.n	8008050 <HAL_UART_Transmit+0x2c>
 800804a:	88fb      	ldrh	r3, [r7, #6]
 800804c:	2b00      	cmp	r3, #0
 800804e:	d101      	bne.n	8008054 <HAL_UART_Transmit+0x30>
    {
      return  HAL_ERROR;
 8008050:	2301      	movs	r3, #1
 8008052:	e06e      	b.n	8008132 <HAL_UART_Transmit+0x10e>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8008054:	68fb      	ldr	r3, [r7, #12]
 8008056:	2200      	movs	r2, #0
 8008058:	645a      	str	r2, [r3, #68]	; 0x44
    huart->gState = HAL_UART_STATE_BUSY_TX;
 800805a:	68fb      	ldr	r3, [r7, #12]
 800805c:	2221      	movs	r2, #33	; 0x21
 800805e:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8008062:	f7fb f841 	bl	80030e8 <HAL_GetTick>
 8008066:	6178      	str	r0, [r7, #20]

    huart->TxXferSize = Size;
 8008068:	68fb      	ldr	r3, [r7, #12]
 800806a:	88fa      	ldrh	r2, [r7, #6]
 800806c:	849a      	strh	r2, [r3, #36]	; 0x24
    huart->TxXferCount = Size;
 800806e:	68fb      	ldr	r3, [r7, #12]
 8008070:	88fa      	ldrh	r2, [r7, #6]
 8008072:	84da      	strh	r2, [r3, #38]	; 0x26

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8008074:	68fb      	ldr	r3, [r7, #12]
 8008076:	689b      	ldr	r3, [r3, #8]
 8008078:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800807c:	d108      	bne.n	8008090 <HAL_UART_Transmit+0x6c>
 800807e:	68fb      	ldr	r3, [r7, #12]
 8008080:	691b      	ldr	r3, [r3, #16]
 8008082:	2b00      	cmp	r3, #0
 8008084:	d104      	bne.n	8008090 <HAL_UART_Transmit+0x6c>
    {
      pdata8bits  = NULL;
 8008086:	2300      	movs	r3, #0
 8008088:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 800808a:	68bb      	ldr	r3, [r7, #8]
 800808c:	61bb      	str	r3, [r7, #24]
 800808e:	e003      	b.n	8008098 <HAL_UART_Transmit+0x74>
    }
    else
    {
      pdata8bits  = pData;
 8008090:	68bb      	ldr	r3, [r7, #8]
 8008092:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8008094:	2300      	movs	r3, #0
 8008096:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 8008098:	e02e      	b.n	80080f8 <HAL_UART_Transmit+0xd4>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 800809a:	683b      	ldr	r3, [r7, #0]
 800809c:	9300      	str	r3, [sp, #0]
 800809e:	697b      	ldr	r3, [r7, #20]
 80080a0:	2200      	movs	r2, #0
 80080a2:	2180      	movs	r1, #128	; 0x80
 80080a4:	68f8      	ldr	r0, [r7, #12]
 80080a6:	f000 fc23 	bl	80088f0 <UART_WaitOnFlagUntilTimeout>
 80080aa:	4603      	mov	r3, r0
 80080ac:	2b00      	cmp	r3, #0
 80080ae:	d005      	beq.n	80080bc <HAL_UART_Transmit+0x98>
      {
        huart->gState = HAL_UART_STATE_READY;
 80080b0:	68fb      	ldr	r3, [r7, #12]
 80080b2:	2220      	movs	r2, #32
 80080b4:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

        return HAL_TIMEOUT;
 80080b8:	2303      	movs	r3, #3
 80080ba:	e03a      	b.n	8008132 <HAL_UART_Transmit+0x10e>
      }
      if (pdata8bits == NULL)
 80080bc:	69fb      	ldr	r3, [r7, #28]
 80080be:	2b00      	cmp	r3, #0
 80080c0:	d10b      	bne.n	80080da <HAL_UART_Transmit+0xb6>
      {
        huart->Instance->DR = (uint16_t)(*pdata16bits & 0x01FFU);
 80080c2:	69bb      	ldr	r3, [r7, #24]
 80080c4:	881b      	ldrh	r3, [r3, #0]
 80080c6:	461a      	mov	r2, r3
 80080c8:	68fb      	ldr	r3, [r7, #12]
 80080ca:	681b      	ldr	r3, [r3, #0]
 80080cc:	f3c2 0208 	ubfx	r2, r2, #0, #9
 80080d0:	605a      	str	r2, [r3, #4]
        pdata16bits++;
 80080d2:	69bb      	ldr	r3, [r7, #24]
 80080d4:	3302      	adds	r3, #2
 80080d6:	61bb      	str	r3, [r7, #24]
 80080d8:	e007      	b.n	80080ea <HAL_UART_Transmit+0xc6>
      }
      else
      {
        huart->Instance->DR = (uint8_t)(*pdata8bits & 0xFFU);
 80080da:	69fb      	ldr	r3, [r7, #28]
 80080dc:	781a      	ldrb	r2, [r3, #0]
 80080de:	68fb      	ldr	r3, [r7, #12]
 80080e0:	681b      	ldr	r3, [r3, #0]
 80080e2:	605a      	str	r2, [r3, #4]
        pdata8bits++;
 80080e4:	69fb      	ldr	r3, [r7, #28]
 80080e6:	3301      	adds	r3, #1
 80080e8:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 80080ea:	68fb      	ldr	r3, [r7, #12]
 80080ec:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 80080ee:	b29b      	uxth	r3, r3
 80080f0:	3b01      	subs	r3, #1
 80080f2:	b29a      	uxth	r2, r3
 80080f4:	68fb      	ldr	r3, [r7, #12]
 80080f6:	84da      	strh	r2, [r3, #38]	; 0x26
    while (huart->TxXferCount > 0U)
 80080f8:	68fb      	ldr	r3, [r7, #12]
 80080fa:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 80080fc:	b29b      	uxth	r3, r3
 80080fe:	2b00      	cmp	r3, #0
 8008100:	d1cb      	bne.n	800809a <HAL_UART_Transmit+0x76>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8008102:	683b      	ldr	r3, [r7, #0]
 8008104:	9300      	str	r3, [sp, #0]
 8008106:	697b      	ldr	r3, [r7, #20]
 8008108:	2200      	movs	r2, #0
 800810a:	2140      	movs	r1, #64	; 0x40
 800810c:	68f8      	ldr	r0, [r7, #12]
 800810e:	f000 fbef 	bl	80088f0 <UART_WaitOnFlagUntilTimeout>
 8008112:	4603      	mov	r3, r0
 8008114:	2b00      	cmp	r3, #0
 8008116:	d005      	beq.n	8008124 <HAL_UART_Transmit+0x100>
    {
      huart->gState = HAL_UART_STATE_READY;
 8008118:	68fb      	ldr	r3, [r7, #12]
 800811a:	2220      	movs	r2, #32
 800811c:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

      return HAL_TIMEOUT;
 8008120:	2303      	movs	r3, #3
 8008122:	e006      	b.n	8008132 <HAL_UART_Transmit+0x10e>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8008124:	68fb      	ldr	r3, [r7, #12]
 8008126:	2220      	movs	r2, #32
 8008128:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    return HAL_OK;
 800812c:	2300      	movs	r3, #0
 800812e:	e000      	b.n	8008132 <HAL_UART_Transmit+0x10e>
  }
  else
  {
    return HAL_BUSY;
 8008130:	2302      	movs	r3, #2
  }
}
 8008132:	4618      	mov	r0, r3
 8008134:	3720      	adds	r7, #32
 8008136:	46bd      	mov	sp, r7
 8008138:	bd80      	pop	{r7, pc}

0800813a <HAL_UART_Receive_DMA>:
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @note   When the UART parity is enabled (PCE = 1) the received data contains the parity bit.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive_DMA(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 800813a:	b580      	push	{r7, lr}
 800813c:	b084      	sub	sp, #16
 800813e:	af00      	add	r7, sp, #0
 8008140:	60f8      	str	r0, [r7, #12]
 8008142:	60b9      	str	r1, [r7, #8]
 8008144:	4613      	mov	r3, r2
 8008146:	80fb      	strh	r3, [r7, #6]
  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 8008148:	68fb      	ldr	r3, [r7, #12]
 800814a:	f893 3042 	ldrb.w	r3, [r3, #66]	; 0x42
 800814e:	b2db      	uxtb	r3, r3
 8008150:	2b20      	cmp	r3, #32
 8008152:	d112      	bne.n	800817a <HAL_UART_Receive_DMA+0x40>
  {
    if ((pData == NULL) || (Size == 0U))
 8008154:	68bb      	ldr	r3, [r7, #8]
 8008156:	2b00      	cmp	r3, #0
 8008158:	d002      	beq.n	8008160 <HAL_UART_Receive_DMA+0x26>
 800815a:	88fb      	ldrh	r3, [r7, #6]
 800815c:	2b00      	cmp	r3, #0
 800815e:	d101      	bne.n	8008164 <HAL_UART_Receive_DMA+0x2a>
    {
      return HAL_ERROR;
 8008160:	2301      	movs	r3, #1
 8008162:	e00b      	b.n	800817c <HAL_UART_Receive_DMA+0x42>
    }

    /* Set Reception type to Standard reception */
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8008164:	68fb      	ldr	r3, [r7, #12]
 8008166:	2200      	movs	r2, #0
 8008168:	631a      	str	r2, [r3, #48]	; 0x30

    return (UART_Start_Receive_DMA(huart, pData, Size));
 800816a:	88fb      	ldrh	r3, [r7, #6]
 800816c:	461a      	mov	r2, r3
 800816e:	68b9      	ldr	r1, [r7, #8]
 8008170:	68f8      	ldr	r0, [r7, #12]
 8008172:	f000 fc17 	bl	80089a4 <UART_Start_Receive_DMA>
 8008176:	4603      	mov	r3, r0
 8008178:	e000      	b.n	800817c <HAL_UART_Receive_DMA+0x42>
  }
  else
  {
    return HAL_BUSY;
 800817a:	2302      	movs	r3, #2
  }
}
 800817c:	4618      	mov	r0, r3
 800817e:	3710      	adds	r7, #16
 8008180:	46bd      	mov	sp, r7
 8008182:	bd80      	pop	{r7, pc}

08008184 <HAL_UART_IRQHandler>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 8008184:	b580      	push	{r7, lr}
 8008186:	b0ba      	sub	sp, #232	; 0xe8
 8008188:	af00      	add	r7, sp, #0
 800818a:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->SR);
 800818c:	687b      	ldr	r3, [r7, #4]
 800818e:	681b      	ldr	r3, [r3, #0]
 8008190:	681b      	ldr	r3, [r3, #0]
 8008192:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 8008196:	687b      	ldr	r3, [r7, #4]
 8008198:	681b      	ldr	r3, [r3, #0]
 800819a:	68db      	ldr	r3, [r3, #12]
 800819c:	f8c7 30e0 	str.w	r3, [r7, #224]	; 0xe0
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 80081a0:	687b      	ldr	r3, [r7, #4]
 80081a2:	681b      	ldr	r3, [r3, #0]
 80081a4:	695b      	ldr	r3, [r3, #20]
 80081a6:	f8c7 30dc 	str.w	r3, [r7, #220]	; 0xdc
  uint32_t errorflags = 0x00U;
 80081aa:	2300      	movs	r3, #0
 80081ac:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
  uint32_t dmarequest = 0x00U;
 80081b0:	2300      	movs	r3, #0
 80081b2:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_SR_PE | USART_SR_FE | USART_SR_ORE | USART_SR_NE));
 80081b6:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 80081ba:	f003 030f 	and.w	r3, r3, #15
 80081be:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
  if (errorflags == RESET)
 80081c2:	f8d7 30d8 	ldr.w	r3, [r7, #216]	; 0xd8
 80081c6:	2b00      	cmp	r3, #0
 80081c8:	d10f      	bne.n	80081ea <HAL_UART_IRQHandler+0x66>
  {
    /* UART in mode Receiver -------------------------------------------------*/
    if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 80081ca:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 80081ce:	f003 0320 	and.w	r3, r3, #32
 80081d2:	2b00      	cmp	r3, #0
 80081d4:	d009      	beq.n	80081ea <HAL_UART_IRQHandler+0x66>
 80081d6:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 80081da:	f003 0320 	and.w	r3, r3, #32
 80081de:	2b00      	cmp	r3, #0
 80081e0:	d003      	beq.n	80081ea <HAL_UART_IRQHandler+0x66>
    {
      UART_Receive_IT(huart);
 80081e2:	6878      	ldr	r0, [r7, #4]
 80081e4:	f000 fd7c 	bl	8008ce0 <UART_Receive_IT>
      return;
 80081e8:	e25b      	b.n	80086a2 <HAL_UART_IRQHandler+0x51e>
    }
  }

  /* If some errors occur */
  if ((errorflags != RESET) && (((cr3its & USART_CR3_EIE) != RESET)
 80081ea:	f8d7 30d8 	ldr.w	r3, [r7, #216]	; 0xd8
 80081ee:	2b00      	cmp	r3, #0
 80081f0:	f000 80de 	beq.w	80083b0 <HAL_UART_IRQHandler+0x22c>
 80081f4:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 80081f8:	f003 0301 	and.w	r3, r3, #1
 80081fc:	2b00      	cmp	r3, #0
 80081fe:	d106      	bne.n	800820e <HAL_UART_IRQHandler+0x8a>
                                || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE)) != RESET)))
 8008200:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8008204:	f403 7390 	and.w	r3, r3, #288	; 0x120
 8008208:	2b00      	cmp	r3, #0
 800820a:	f000 80d1 	beq.w	80083b0 <HAL_UART_IRQHandler+0x22c>
  {
    /* UART parity error interrupt occurred ----------------------------------*/
    if (((isrflags & USART_SR_PE) != RESET) && ((cr1its & USART_CR1_PEIE) != RESET))
 800820e:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8008212:	f003 0301 	and.w	r3, r3, #1
 8008216:	2b00      	cmp	r3, #0
 8008218:	d00b      	beq.n	8008232 <HAL_UART_IRQHandler+0xae>
 800821a:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 800821e:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8008222:	2b00      	cmp	r3, #0
 8008224:	d005      	beq.n	8008232 <HAL_UART_IRQHandler+0xae>
    {
      huart->ErrorCode |= HAL_UART_ERROR_PE;
 8008226:	687b      	ldr	r3, [r7, #4]
 8008228:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800822a:	f043 0201 	orr.w	r2, r3, #1
 800822e:	687b      	ldr	r3, [r7, #4]
 8008230:	645a      	str	r2, [r3, #68]	; 0x44
    }

    /* UART noise error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_NE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 8008232:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8008236:	f003 0304 	and.w	r3, r3, #4
 800823a:	2b00      	cmp	r3, #0
 800823c:	d00b      	beq.n	8008256 <HAL_UART_IRQHandler+0xd2>
 800823e:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 8008242:	f003 0301 	and.w	r3, r3, #1
 8008246:	2b00      	cmp	r3, #0
 8008248:	d005      	beq.n	8008256 <HAL_UART_IRQHandler+0xd2>
    {
      huart->ErrorCode |= HAL_UART_ERROR_NE;
 800824a:	687b      	ldr	r3, [r7, #4]
 800824c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800824e:	f043 0202 	orr.w	r2, r3, #2
 8008252:	687b      	ldr	r3, [r7, #4]
 8008254:	645a      	str	r2, [r3, #68]	; 0x44
    }

    /* UART frame error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_FE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 8008256:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800825a:	f003 0302 	and.w	r3, r3, #2
 800825e:	2b00      	cmp	r3, #0
 8008260:	d00b      	beq.n	800827a <HAL_UART_IRQHandler+0xf6>
 8008262:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 8008266:	f003 0301 	and.w	r3, r3, #1
 800826a:	2b00      	cmp	r3, #0
 800826c:	d005      	beq.n	800827a <HAL_UART_IRQHandler+0xf6>
    {
      huart->ErrorCode |= HAL_UART_ERROR_FE;
 800826e:	687b      	ldr	r3, [r7, #4]
 8008270:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8008272:	f043 0204 	orr.w	r2, r3, #4
 8008276:	687b      	ldr	r3, [r7, #4]
 8008278:	645a      	str	r2, [r3, #68]	; 0x44
    }

    /* UART Over-Run interrupt occurred --------------------------------------*/
    if (((isrflags & USART_SR_ORE) != RESET) && (((cr1its & USART_CR1_RXNEIE) != RESET)
 800827a:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800827e:	f003 0308 	and.w	r3, r3, #8
 8008282:	2b00      	cmp	r3, #0
 8008284:	d011      	beq.n	80082aa <HAL_UART_IRQHandler+0x126>
 8008286:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 800828a:	f003 0320 	and.w	r3, r3, #32
 800828e:	2b00      	cmp	r3, #0
 8008290:	d105      	bne.n	800829e <HAL_UART_IRQHandler+0x11a>
                                                 || ((cr3its & USART_CR3_EIE) != RESET)))
 8008292:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 8008296:	f003 0301 	and.w	r3, r3, #1
 800829a:	2b00      	cmp	r3, #0
 800829c:	d005      	beq.n	80082aa <HAL_UART_IRQHandler+0x126>
    {
      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 800829e:	687b      	ldr	r3, [r7, #4]
 80082a0:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80082a2:	f043 0208 	orr.w	r2, r3, #8
 80082a6:	687b      	ldr	r3, [r7, #4]
 80082a8:	645a      	str	r2, [r3, #68]	; 0x44
    }

    /* Call UART Error Call back function if need be --------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 80082aa:	687b      	ldr	r3, [r7, #4]
 80082ac:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80082ae:	2b00      	cmp	r3, #0
 80082b0:	f000 81f2 	beq.w	8008698 <HAL_UART_IRQHandler+0x514>
    {
      /* UART in mode Receiver -----------------------------------------------*/
      if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 80082b4:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 80082b8:	f003 0320 	and.w	r3, r3, #32
 80082bc:	2b00      	cmp	r3, #0
 80082be:	d008      	beq.n	80082d2 <HAL_UART_IRQHandler+0x14e>
 80082c0:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 80082c4:	f003 0320 	and.w	r3, r3, #32
 80082c8:	2b00      	cmp	r3, #0
 80082ca:	d002      	beq.n	80082d2 <HAL_UART_IRQHandler+0x14e>
      {
        UART_Receive_IT(huart);
 80082cc:	6878      	ldr	r0, [r7, #4]
 80082ce:	f000 fd07 	bl	8008ce0 <UART_Receive_IT>
      }

      /* If Overrun error occurs, or if any error occurs in DMA mode reception,
         consider error as blocking */
      dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 80082d2:	687b      	ldr	r3, [r7, #4]
 80082d4:	681b      	ldr	r3, [r3, #0]
 80082d6:	695b      	ldr	r3, [r3, #20]
 80082d8:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80082dc:	2b00      	cmp	r3, #0
 80082de:	bf14      	ite	ne
 80082e0:	2301      	movne	r3, #1
 80082e2:	2300      	moveq	r3, #0
 80082e4:	b2db      	uxtb	r3, r3
 80082e6:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4
      if (((huart->ErrorCode & HAL_UART_ERROR_ORE) != RESET) || dmarequest)
 80082ea:	687b      	ldr	r3, [r7, #4]
 80082ec:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80082ee:	f003 0308 	and.w	r3, r3, #8
 80082f2:	2b00      	cmp	r3, #0
 80082f4:	d103      	bne.n	80082fe <HAL_UART_IRQHandler+0x17a>
 80082f6:	f8d7 30d4 	ldr.w	r3, [r7, #212]	; 0xd4
 80082fa:	2b00      	cmp	r3, #0
 80082fc:	d04f      	beq.n	800839e <HAL_UART_IRQHandler+0x21a>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 80082fe:	6878      	ldr	r0, [r7, #4]
 8008300:	f000 fc11 	bl	8008b26 <UART_EndRxTransfer>

        /* Disable the UART DMA Rx request if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8008304:	687b      	ldr	r3, [r7, #4]
 8008306:	681b      	ldr	r3, [r3, #0]
 8008308:	695b      	ldr	r3, [r3, #20]
 800830a:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800830e:	2b00      	cmp	r3, #0
 8008310:	d041      	beq.n	8008396 <HAL_UART_IRQHandler+0x212>
        {
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8008312:	687b      	ldr	r3, [r7, #4]
 8008314:	681b      	ldr	r3, [r3, #0]
 8008316:	3314      	adds	r3, #20
 8008318:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800831c:	f8d7 309c 	ldr.w	r3, [r7, #156]	; 0x9c
 8008320:	e853 3f00 	ldrex	r3, [r3]
 8008324:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
   return(result);
 8008328:	f8d7 3098 	ldr.w	r3, [r7, #152]	; 0x98
 800832c:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8008330:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
 8008334:	687b      	ldr	r3, [r7, #4]
 8008336:	681b      	ldr	r3, [r3, #0]
 8008338:	3314      	adds	r3, #20
 800833a:	f8d7 20d0 	ldr.w	r2, [r7, #208]	; 0xd0
 800833e:	f8c7 20a8 	str.w	r2, [r7, #168]	; 0xa8
 8008342:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008346:	f8d7 10a4 	ldr.w	r1, [r7, #164]	; 0xa4
 800834a:	f8d7 20a8 	ldr.w	r2, [r7, #168]	; 0xa8
 800834e:	e841 2300 	strex	r3, r2, [r1]
 8008352:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
   return(result);
 8008356:	f8d7 30a0 	ldr.w	r3, [r7, #160]	; 0xa0
 800835a:	2b00      	cmp	r3, #0
 800835c:	d1d9      	bne.n	8008312 <HAL_UART_IRQHandler+0x18e>

          /* Abort the UART DMA Rx channel */
          if (huart->hdmarx != NULL)
 800835e:	687b      	ldr	r3, [r7, #4]
 8008360:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8008362:	2b00      	cmp	r3, #0
 8008364:	d013      	beq.n	800838e <HAL_UART_IRQHandler+0x20a>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 8008366:	687b      	ldr	r3, [r7, #4]
 8008368:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800836a:	4a7e      	ldr	r2, [pc, #504]	; (8008564 <HAL_UART_IRQHandler+0x3e0>)
 800836c:	635a      	str	r2, [r3, #52]	; 0x34
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 800836e:	687b      	ldr	r3, [r7, #4]
 8008370:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8008372:	4618      	mov	r0, r3
 8008374:	f7fb f906 	bl	8003584 <HAL_DMA_Abort_IT>
 8008378:	4603      	mov	r3, r0
 800837a:	2b00      	cmp	r3, #0
 800837c:	d016      	beq.n	80083ac <HAL_UART_IRQHandler+0x228>
            {
              /* Call Directly XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 800837e:	687b      	ldr	r3, [r7, #4]
 8008380:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8008382:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8008384:	687a      	ldr	r2, [r7, #4]
 8008386:	6bd2      	ldr	r2, [r2, #60]	; 0x3c
 8008388:	4610      	mov	r0, r2
 800838a:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800838c:	e00e      	b.n	80083ac <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 800838e:	6878      	ldr	r0, [r7, #4]
 8008390:	f000 f99c 	bl	80086cc <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8008394:	e00a      	b.n	80083ac <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 8008396:	6878      	ldr	r0, [r7, #4]
 8008398:	f000 f998 	bl	80086cc <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800839c:	e006      	b.n	80083ac <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 800839e:	6878      	ldr	r0, [r7, #4]
 80083a0:	f000 f994 	bl	80086cc <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

        huart->ErrorCode = HAL_UART_ERROR_NONE;
 80083a4:	687b      	ldr	r3, [r7, #4]
 80083a6:	2200      	movs	r2, #0
 80083a8:	645a      	str	r2, [r3, #68]	; 0x44
      }
    }
    return;
 80083aa:	e175      	b.n	8008698 <HAL_UART_IRQHandler+0x514>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80083ac:	bf00      	nop
    return;
 80083ae:	e173      	b.n	8008698 <HAL_UART_IRQHandler+0x514>
  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80083b0:	687b      	ldr	r3, [r7, #4]
 80083b2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80083b4:	2b01      	cmp	r3, #1
 80083b6:	f040 814f 	bne.w	8008658 <HAL_UART_IRQHandler+0x4d4>
      && ((isrflags & USART_SR_IDLE) != 0U)
 80083ba:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 80083be:	f003 0310 	and.w	r3, r3, #16
 80083c2:	2b00      	cmp	r3, #0
 80083c4:	f000 8148 	beq.w	8008658 <HAL_UART_IRQHandler+0x4d4>
      && ((cr1its & USART_SR_IDLE) != 0U))
 80083c8:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 80083cc:	f003 0310 	and.w	r3, r3, #16
 80083d0:	2b00      	cmp	r3, #0
 80083d2:	f000 8141 	beq.w	8008658 <HAL_UART_IRQHandler+0x4d4>
  {
    __HAL_UART_CLEAR_IDLEFLAG(huart);
 80083d6:	2300      	movs	r3, #0
 80083d8:	60bb      	str	r3, [r7, #8]
 80083da:	687b      	ldr	r3, [r7, #4]
 80083dc:	681b      	ldr	r3, [r3, #0]
 80083de:	681b      	ldr	r3, [r3, #0]
 80083e0:	60bb      	str	r3, [r7, #8]
 80083e2:	687b      	ldr	r3, [r7, #4]
 80083e4:	681b      	ldr	r3, [r3, #0]
 80083e6:	685b      	ldr	r3, [r3, #4]
 80083e8:	60bb      	str	r3, [r7, #8]
 80083ea:	68bb      	ldr	r3, [r7, #8]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80083ec:	687b      	ldr	r3, [r7, #4]
 80083ee:	681b      	ldr	r3, [r3, #0]
 80083f0:	695b      	ldr	r3, [r3, #20]
 80083f2:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80083f6:	2b00      	cmp	r3, #0
 80083f8:	f000 80b6 	beq.w	8008568 <HAL_UART_IRQHandler+0x3e4>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 80083fc:	687b      	ldr	r3, [r7, #4]
 80083fe:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8008400:	681b      	ldr	r3, [r3, #0]
 8008402:	685b      	ldr	r3, [r3, #4]
 8008404:	f8a7 30be 	strh.w	r3, [r7, #190]	; 0xbe
      if ((nb_remaining_rx_data > 0U)
 8008408:	f8b7 30be 	ldrh.w	r3, [r7, #190]	; 0xbe
 800840c:	2b00      	cmp	r3, #0
 800840e:	f000 8145 	beq.w	800869c <HAL_UART_IRQHandler+0x518>
          && (nb_remaining_rx_data < huart->RxXferSize))
 8008412:	687b      	ldr	r3, [r7, #4]
 8008414:	8d9b      	ldrh	r3, [r3, #44]	; 0x2c
 8008416:	f8b7 20be 	ldrh.w	r2, [r7, #190]	; 0xbe
 800841a:	429a      	cmp	r2, r3
 800841c:	f080 813e 	bcs.w	800869c <HAL_UART_IRQHandler+0x518>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 8008420:	687b      	ldr	r3, [r7, #4]
 8008422:	f8b7 20be 	ldrh.w	r2, [r7, #190]	; 0xbe
 8008426:	85da      	strh	r2, [r3, #46]	; 0x2e

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (huart->hdmarx->Init.Mode != DMA_CIRCULAR)
 8008428:	687b      	ldr	r3, [r7, #4]
 800842a:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800842c:	699b      	ldr	r3, [r3, #24]
 800842e:	2b20      	cmp	r3, #32
 8008430:	f000 8088 	beq.w	8008544 <HAL_UART_IRQHandler+0x3c0>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8008434:	687b      	ldr	r3, [r7, #4]
 8008436:	681b      	ldr	r3, [r3, #0]
 8008438:	330c      	adds	r3, #12
 800843a:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800843e:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
 8008442:	e853 3f00 	ldrex	r3, [r3]
 8008446:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
   return(result);
 800844a:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 800844e:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8008452:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
 8008456:	687b      	ldr	r3, [r7, #4]
 8008458:	681b      	ldr	r3, [r3, #0]
 800845a:	330c      	adds	r3, #12
 800845c:	f8d7 20b8 	ldr.w	r2, [r7, #184]	; 0xb8
 8008460:	f8c7 2094 	str.w	r2, [r7, #148]	; 0x94
 8008464:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008468:	f8d7 1090 	ldr.w	r1, [r7, #144]	; 0x90
 800846c:	f8d7 2094 	ldr.w	r2, [r7, #148]	; 0x94
 8008470:	e841 2300 	strex	r3, r2, [r1]
 8008474:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
   return(result);
 8008478:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 800847c:	2b00      	cmp	r3, #0
 800847e:	d1d9      	bne.n	8008434 <HAL_UART_IRQHandler+0x2b0>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8008480:	687b      	ldr	r3, [r7, #4]
 8008482:	681b      	ldr	r3, [r3, #0]
 8008484:	3314      	adds	r3, #20
 8008486:	677b      	str	r3, [r7, #116]	; 0x74
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008488:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 800848a:	e853 3f00 	ldrex	r3, [r3]
 800848e:	673b      	str	r3, [r7, #112]	; 0x70
   return(result);
 8008490:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 8008492:	f023 0301 	bic.w	r3, r3, #1
 8008496:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
 800849a:	687b      	ldr	r3, [r7, #4]
 800849c:	681b      	ldr	r3, [r3, #0]
 800849e:	3314      	adds	r3, #20
 80084a0:	f8d7 20b4 	ldr.w	r2, [r7, #180]	; 0xb4
 80084a4:	f8c7 2080 	str.w	r2, [r7, #128]	; 0x80
 80084a8:	67fb      	str	r3, [r7, #124]	; 0x7c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80084aa:	6ff9      	ldr	r1, [r7, #124]	; 0x7c
 80084ac:	f8d7 2080 	ldr.w	r2, [r7, #128]	; 0x80
 80084b0:	e841 2300 	strex	r3, r2, [r1]
 80084b4:	67bb      	str	r3, [r7, #120]	; 0x78
   return(result);
 80084b6:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 80084b8:	2b00      	cmp	r3, #0
 80084ba:	d1e1      	bne.n	8008480 <HAL_UART_IRQHandler+0x2fc>

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 80084bc:	687b      	ldr	r3, [r7, #4]
 80084be:	681b      	ldr	r3, [r3, #0]
 80084c0:	3314      	adds	r3, #20
 80084c2:	663b      	str	r3, [r7, #96]	; 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80084c4:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 80084c6:	e853 3f00 	ldrex	r3, [r3]
 80084ca:	65fb      	str	r3, [r7, #92]	; 0x5c
   return(result);
 80084cc:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 80084ce:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 80084d2:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
 80084d6:	687b      	ldr	r3, [r7, #4]
 80084d8:	681b      	ldr	r3, [r3, #0]
 80084da:	3314      	adds	r3, #20
 80084dc:	f8d7 20b0 	ldr.w	r2, [r7, #176]	; 0xb0
 80084e0:	66fa      	str	r2, [r7, #108]	; 0x6c
 80084e2:	66bb      	str	r3, [r7, #104]	; 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80084e4:	6eb9      	ldr	r1, [r7, #104]	; 0x68
 80084e6:	6efa      	ldr	r2, [r7, #108]	; 0x6c
 80084e8:	e841 2300 	strex	r3, r2, [r1]
 80084ec:	667b      	str	r3, [r7, #100]	; 0x64
   return(result);
 80084ee:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 80084f0:	2b00      	cmp	r3, #0
 80084f2:	d1e3      	bne.n	80084bc <HAL_UART_IRQHandler+0x338>

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 80084f4:	687b      	ldr	r3, [r7, #4]
 80084f6:	2220      	movs	r2, #32
 80084f8:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80084fc:	687b      	ldr	r3, [r7, #4]
 80084fe:	2200      	movs	r2, #0
 8008500:	631a      	str	r2, [r3, #48]	; 0x30

          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8008502:	687b      	ldr	r3, [r7, #4]
 8008504:	681b      	ldr	r3, [r3, #0]
 8008506:	330c      	adds	r3, #12
 8008508:	64fb      	str	r3, [r7, #76]	; 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800850a:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800850c:	e853 3f00 	ldrex	r3, [r3]
 8008510:	64bb      	str	r3, [r7, #72]	; 0x48
   return(result);
 8008512:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8008514:	f023 0310 	bic.w	r3, r3, #16
 8008518:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
 800851c:	687b      	ldr	r3, [r7, #4]
 800851e:	681b      	ldr	r3, [r3, #0]
 8008520:	330c      	adds	r3, #12
 8008522:	f8d7 20ac 	ldr.w	r2, [r7, #172]	; 0xac
 8008526:	65ba      	str	r2, [r7, #88]	; 0x58
 8008528:	657b      	str	r3, [r7, #84]	; 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800852a:	6d79      	ldr	r1, [r7, #84]	; 0x54
 800852c:	6dba      	ldr	r2, [r7, #88]	; 0x58
 800852e:	e841 2300 	strex	r3, r2, [r1]
 8008532:	653b      	str	r3, [r7, #80]	; 0x50
   return(result);
 8008534:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8008536:	2b00      	cmp	r3, #0
 8008538:	d1e3      	bne.n	8008502 <HAL_UART_IRQHandler+0x37e>

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 800853a:	687b      	ldr	r3, [r7, #4]
 800853c:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800853e:	4618      	mov	r0, r3
 8008540:	f7fa ffe4 	bl	800350c <HAL_DMA_Abort>
        }

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
        In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 8008544:	687b      	ldr	r3, [r7, #4]
 8008546:	2202      	movs	r2, #2
 8008548:	635a      	str	r2, [r3, #52]	; 0x34
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 800854a:	687b      	ldr	r3, [r7, #4]
 800854c:	8d9a      	ldrh	r2, [r3, #44]	; 0x2c
 800854e:	687b      	ldr	r3, [r7, #4]
 8008550:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 8008552:	b29b      	uxth	r3, r3
 8008554:	1ad3      	subs	r3, r2, r3
 8008556:	b29b      	uxth	r3, r3
 8008558:	4619      	mov	r1, r3
 800855a:	6878      	ldr	r0, [r7, #4]
 800855c:	f000 f8bf 	bl	80086de <HAL_UARTEx_RxEventCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }
      return;
 8008560:	e09c      	b.n	800869c <HAL_UART_IRQHandler+0x518>
 8008562:	bf00      	nop
 8008564:	08008beb 	.word	0x08008beb
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 8008568:	687b      	ldr	r3, [r7, #4]
 800856a:	8d9a      	ldrh	r2, [r3, #44]	; 0x2c
 800856c:	687b      	ldr	r3, [r7, #4]
 800856e:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 8008570:	b29b      	uxth	r3, r3
 8008572:	1ad3      	subs	r3, r2, r3
 8008574:	f8a7 30ce 	strh.w	r3, [r7, #206]	; 0xce
      if ((huart->RxXferCount > 0U)
 8008578:	687b      	ldr	r3, [r7, #4]
 800857a:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 800857c:	b29b      	uxth	r3, r3
 800857e:	2b00      	cmp	r3, #0
 8008580:	f000 808e 	beq.w	80086a0 <HAL_UART_IRQHandler+0x51c>
          && (nb_rx_data > 0U))
 8008584:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	; 0xce
 8008588:	2b00      	cmp	r3, #0
 800858a:	f000 8089 	beq.w	80086a0 <HAL_UART_IRQHandler+0x51c>
      {
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 800858e:	687b      	ldr	r3, [r7, #4]
 8008590:	681b      	ldr	r3, [r3, #0]
 8008592:	330c      	adds	r3, #12
 8008594:	63bb      	str	r3, [r7, #56]	; 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008596:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8008598:	e853 3f00 	ldrex	r3, [r3]
 800859c:	637b      	str	r3, [r7, #52]	; 0x34
   return(result);
 800859e:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80085a0:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 80085a4:	f8c7 30c8 	str.w	r3, [r7, #200]	; 0xc8
 80085a8:	687b      	ldr	r3, [r7, #4]
 80085aa:	681b      	ldr	r3, [r3, #0]
 80085ac:	330c      	adds	r3, #12
 80085ae:	f8d7 20c8 	ldr.w	r2, [r7, #200]	; 0xc8
 80085b2:	647a      	str	r2, [r7, #68]	; 0x44
 80085b4:	643b      	str	r3, [r7, #64]	; 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80085b6:	6c39      	ldr	r1, [r7, #64]	; 0x40
 80085b8:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 80085ba:	e841 2300 	strex	r3, r2, [r1]
 80085be:	63fb      	str	r3, [r7, #60]	; 0x3c
   return(result);
 80085c0:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80085c2:	2b00      	cmp	r3, #0
 80085c4:	d1e3      	bne.n	800858e <HAL_UART_IRQHandler+0x40a>

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80085c6:	687b      	ldr	r3, [r7, #4]
 80085c8:	681b      	ldr	r3, [r3, #0]
 80085ca:	3314      	adds	r3, #20
 80085cc:	627b      	str	r3, [r7, #36]	; 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80085ce:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80085d0:	e853 3f00 	ldrex	r3, [r3]
 80085d4:	623b      	str	r3, [r7, #32]
   return(result);
 80085d6:	6a3b      	ldr	r3, [r7, #32]
 80085d8:	f023 0301 	bic.w	r3, r3, #1
 80085dc:	f8c7 30c4 	str.w	r3, [r7, #196]	; 0xc4
 80085e0:	687b      	ldr	r3, [r7, #4]
 80085e2:	681b      	ldr	r3, [r3, #0]
 80085e4:	3314      	adds	r3, #20
 80085e6:	f8d7 20c4 	ldr.w	r2, [r7, #196]	; 0xc4
 80085ea:	633a      	str	r2, [r7, #48]	; 0x30
 80085ec:	62fb      	str	r3, [r7, #44]	; 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80085ee:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 80085f0:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 80085f2:	e841 2300 	strex	r3, r2, [r1]
 80085f6:	62bb      	str	r3, [r7, #40]	; 0x28
   return(result);
 80085f8:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80085fa:	2b00      	cmp	r3, #0
 80085fc:	d1e3      	bne.n	80085c6 <HAL_UART_IRQHandler+0x442>

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 80085fe:	687b      	ldr	r3, [r7, #4]
 8008600:	2220      	movs	r2, #32
 8008602:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8008606:	687b      	ldr	r3, [r7, #4]
 8008608:	2200      	movs	r2, #0
 800860a:	631a      	str	r2, [r3, #48]	; 0x30

        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800860c:	687b      	ldr	r3, [r7, #4]
 800860e:	681b      	ldr	r3, [r3, #0]
 8008610:	330c      	adds	r3, #12
 8008612:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008614:	693b      	ldr	r3, [r7, #16]
 8008616:	e853 3f00 	ldrex	r3, [r3]
 800861a:	60fb      	str	r3, [r7, #12]
   return(result);
 800861c:	68fb      	ldr	r3, [r7, #12]
 800861e:	f023 0310 	bic.w	r3, r3, #16
 8008622:	f8c7 30c0 	str.w	r3, [r7, #192]	; 0xc0
 8008626:	687b      	ldr	r3, [r7, #4]
 8008628:	681b      	ldr	r3, [r3, #0]
 800862a:	330c      	adds	r3, #12
 800862c:	f8d7 20c0 	ldr.w	r2, [r7, #192]	; 0xc0
 8008630:	61fa      	str	r2, [r7, #28]
 8008632:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008634:	69b9      	ldr	r1, [r7, #24]
 8008636:	69fa      	ldr	r2, [r7, #28]
 8008638:	e841 2300 	strex	r3, r2, [r1]
 800863c:	617b      	str	r3, [r7, #20]
   return(result);
 800863e:	697b      	ldr	r3, [r7, #20]
 8008640:	2b00      	cmp	r3, #0
 8008642:	d1e3      	bne.n	800860c <HAL_UART_IRQHandler+0x488>

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 8008644:	687b      	ldr	r3, [r7, #4]
 8008646:	2202      	movs	r2, #2
 8008648:	635a      	str	r2, [r3, #52]	; 0x34
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 800864a:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	; 0xce
 800864e:	4619      	mov	r1, r3
 8008650:	6878      	ldr	r0, [r7, #4]
 8008652:	f000 f844 	bl	80086de <HAL_UARTEx_RxEventCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }
      return;
 8008656:	e023      	b.n	80086a0 <HAL_UART_IRQHandler+0x51c>
    }
  }

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_SR_TXE) != RESET) && ((cr1its & USART_CR1_TXEIE) != RESET))
 8008658:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800865c:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8008660:	2b00      	cmp	r3, #0
 8008662:	d009      	beq.n	8008678 <HAL_UART_IRQHandler+0x4f4>
 8008664:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8008668:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800866c:	2b00      	cmp	r3, #0
 800866e:	d003      	beq.n	8008678 <HAL_UART_IRQHandler+0x4f4>
  {
    UART_Transmit_IT(huart);
 8008670:	6878      	ldr	r0, [r7, #4]
 8008672:	f000 face 	bl	8008c12 <UART_Transmit_IT>
    return;
 8008676:	e014      	b.n	80086a2 <HAL_UART_IRQHandler+0x51e>
  }

  /* UART in mode Transmitter end --------------------------------------------*/
  if (((isrflags & USART_SR_TC) != RESET) && ((cr1its & USART_CR1_TCIE) != RESET))
 8008678:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800867c:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8008680:	2b00      	cmp	r3, #0
 8008682:	d00e      	beq.n	80086a2 <HAL_UART_IRQHandler+0x51e>
 8008684:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8008688:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800868c:	2b00      	cmp	r3, #0
 800868e:	d008      	beq.n	80086a2 <HAL_UART_IRQHandler+0x51e>
  {
    UART_EndTransmit_IT(huart);
 8008690:	6878      	ldr	r0, [r7, #4]
 8008692:	f000 fb0d 	bl	8008cb0 <UART_EndTransmit_IT>
    return;
 8008696:	e004      	b.n	80086a2 <HAL_UART_IRQHandler+0x51e>
    return;
 8008698:	bf00      	nop
 800869a:	e002      	b.n	80086a2 <HAL_UART_IRQHandler+0x51e>
      return;
 800869c:	bf00      	nop
 800869e:	e000      	b.n	80086a2 <HAL_UART_IRQHandler+0x51e>
      return;
 80086a0:	bf00      	nop
  }
}
 80086a2:	37e8      	adds	r7, #232	; 0xe8
 80086a4:	46bd      	mov	sp, r7
 80086a6:	bd80      	pop	{r7, pc}

080086a8 <HAL_UART_TxCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 80086a8:	b480      	push	{r7}
 80086aa:	b083      	sub	sp, #12
 80086ac:	af00      	add	r7, sp, #0
 80086ae:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_TxCpltCallback could be implemented in the user file
   */
}
 80086b0:	bf00      	nop
 80086b2:	370c      	adds	r7, #12
 80086b4:	46bd      	mov	sp, r7
 80086b6:	bc80      	pop	{r7}
 80086b8:	4770      	bx	lr

080086ba <HAL_UART_RxHalfCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_RxHalfCpltCallback(UART_HandleTypeDef *huart)
{
 80086ba:	b480      	push	{r7}
 80086bc:	b083      	sub	sp, #12
 80086be:	af00      	add	r7, sp, #0
 80086c0:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_RxHalfCpltCallback could be implemented in the user file
   */
}
 80086c2:	bf00      	nop
 80086c4:	370c      	adds	r7, #12
 80086c6:	46bd      	mov	sp, r7
 80086c8:	bc80      	pop	{r7}
 80086ca:	4770      	bx	lr

080086cc <HAL_UART_ErrorCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 80086cc:	b480      	push	{r7}
 80086ce:	b083      	sub	sp, #12
 80086d0:	af00      	add	r7, sp, #0
 80086d2:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_ErrorCallback could be implemented in the user file
   */
}
 80086d4:	bf00      	nop
 80086d6:	370c      	adds	r7, #12
 80086d8:	46bd      	mov	sp, r7
 80086da:	bc80      	pop	{r7}
 80086dc:	4770      	bx	lr

080086de <HAL_UARTEx_RxEventCallback>:
  * @param  Size  Number of data available in application reception buffer (indicates a position in
  *               reception buffer until which, data are available)
  * @retval None
  */
__weak void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 80086de:	b480      	push	{r7}
 80086e0:	b083      	sub	sp, #12
 80086e2:	af00      	add	r7, sp, #0
 80086e4:	6078      	str	r0, [r7, #4]
 80086e6:	460b      	mov	r3, r1
 80086e8:	807b      	strh	r3, [r7, #2]
  UNUSED(Size);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxEventCallback can be implemented in the user file.
   */
}
 80086ea:	bf00      	nop
 80086ec:	370c      	adds	r7, #12
 80086ee:	46bd      	mov	sp, r7
 80086f0:	bc80      	pop	{r7}
 80086f2:	4770      	bx	lr

080086f4 <UART_DMAReceiveCplt>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAReceiveCplt(DMA_HandleTypeDef *hdma)
{
 80086f4:	b580      	push	{r7, lr}
 80086f6:	b09c      	sub	sp, #112	; 0x70
 80086f8:	af00      	add	r7, sp, #0
 80086fa:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 80086fc:	687b      	ldr	r3, [r7, #4]
 80086fe:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8008700:	66fb      	str	r3, [r7, #108]	; 0x6c

  /* DMA Normal mode*/
  if ((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 8008702:	687b      	ldr	r3, [r7, #4]
 8008704:	681b      	ldr	r3, [r3, #0]
 8008706:	681b      	ldr	r3, [r3, #0]
 8008708:	f003 0320 	and.w	r3, r3, #32
 800870c:	2b00      	cmp	r3, #0
 800870e:	d172      	bne.n	80087f6 <UART_DMAReceiveCplt+0x102>
  {
    huart->RxXferCount = 0U;
 8008710:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8008712:	2200      	movs	r2, #0
 8008714:	85da      	strh	r2, [r3, #46]	; 0x2e

    /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8008716:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8008718:	681b      	ldr	r3, [r3, #0]
 800871a:	330c      	adds	r3, #12
 800871c:	64fb      	str	r3, [r7, #76]	; 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800871e:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8008720:	e853 3f00 	ldrex	r3, [r3]
 8008724:	64bb      	str	r3, [r7, #72]	; 0x48
   return(result);
 8008726:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8008728:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 800872c:	66bb      	str	r3, [r7, #104]	; 0x68
 800872e:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8008730:	681b      	ldr	r3, [r3, #0]
 8008732:	330c      	adds	r3, #12
 8008734:	6eba      	ldr	r2, [r7, #104]	; 0x68
 8008736:	65ba      	str	r2, [r7, #88]	; 0x58
 8008738:	657b      	str	r3, [r7, #84]	; 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800873a:	6d79      	ldr	r1, [r7, #84]	; 0x54
 800873c:	6dba      	ldr	r2, [r7, #88]	; 0x58
 800873e:	e841 2300 	strex	r3, r2, [r1]
 8008742:	653b      	str	r3, [r7, #80]	; 0x50
   return(result);
 8008744:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8008746:	2b00      	cmp	r3, #0
 8008748:	d1e5      	bne.n	8008716 <UART_DMAReceiveCplt+0x22>
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800874a:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800874c:	681b      	ldr	r3, [r3, #0]
 800874e:	3314      	adds	r3, #20
 8008750:	63bb      	str	r3, [r7, #56]	; 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008752:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8008754:	e853 3f00 	ldrex	r3, [r3]
 8008758:	637b      	str	r3, [r7, #52]	; 0x34
   return(result);
 800875a:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800875c:	f023 0301 	bic.w	r3, r3, #1
 8008760:	667b      	str	r3, [r7, #100]	; 0x64
 8008762:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8008764:	681b      	ldr	r3, [r3, #0]
 8008766:	3314      	adds	r3, #20
 8008768:	6e7a      	ldr	r2, [r7, #100]	; 0x64
 800876a:	647a      	str	r2, [r7, #68]	; 0x44
 800876c:	643b      	str	r3, [r7, #64]	; 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800876e:	6c39      	ldr	r1, [r7, #64]	; 0x40
 8008770:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 8008772:	e841 2300 	strex	r3, r2, [r1]
 8008776:	63fb      	str	r3, [r7, #60]	; 0x3c
   return(result);
 8008778:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800877a:	2b00      	cmp	r3, #0
 800877c:	d1e5      	bne.n	800874a <UART_DMAReceiveCplt+0x56>

    /* Disable the DMA transfer for the receiver request by setting the DMAR bit
       in the UART CR3 register */
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 800877e:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8008780:	681b      	ldr	r3, [r3, #0]
 8008782:	3314      	adds	r3, #20
 8008784:	627b      	str	r3, [r7, #36]	; 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008786:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008788:	e853 3f00 	ldrex	r3, [r3]
 800878c:	623b      	str	r3, [r7, #32]
   return(result);
 800878e:	6a3b      	ldr	r3, [r7, #32]
 8008790:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8008794:	663b      	str	r3, [r7, #96]	; 0x60
 8008796:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8008798:	681b      	ldr	r3, [r3, #0]
 800879a:	3314      	adds	r3, #20
 800879c:	6e3a      	ldr	r2, [r7, #96]	; 0x60
 800879e:	633a      	str	r2, [r7, #48]	; 0x30
 80087a0:	62fb      	str	r3, [r7, #44]	; 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80087a2:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 80087a4:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 80087a6:	e841 2300 	strex	r3, r2, [r1]
 80087aa:	62bb      	str	r3, [r7, #40]	; 0x28
   return(result);
 80087ac:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80087ae:	2b00      	cmp	r3, #0
 80087b0:	d1e5      	bne.n	800877e <UART_DMAReceiveCplt+0x8a>

    /* At end of Rx process, restore huart->RxState to Ready */
    huart->RxState = HAL_UART_STATE_READY;
 80087b2:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80087b4:	2220      	movs	r2, #32
 80087b6:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

    /* If Reception till IDLE event has been selected, Disable IDLE Interrupt */
    if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80087ba:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80087bc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80087be:	2b01      	cmp	r3, #1
 80087c0:	d119      	bne.n	80087f6 <UART_DMAReceiveCplt+0x102>
    {
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80087c2:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80087c4:	681b      	ldr	r3, [r3, #0]
 80087c6:	330c      	adds	r3, #12
 80087c8:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80087ca:	693b      	ldr	r3, [r7, #16]
 80087cc:	e853 3f00 	ldrex	r3, [r3]
 80087d0:	60fb      	str	r3, [r7, #12]
   return(result);
 80087d2:	68fb      	ldr	r3, [r7, #12]
 80087d4:	f023 0310 	bic.w	r3, r3, #16
 80087d8:	65fb      	str	r3, [r7, #92]	; 0x5c
 80087da:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80087dc:	681b      	ldr	r3, [r3, #0]
 80087de:	330c      	adds	r3, #12
 80087e0:	6dfa      	ldr	r2, [r7, #92]	; 0x5c
 80087e2:	61fa      	str	r2, [r7, #28]
 80087e4:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80087e6:	69b9      	ldr	r1, [r7, #24]
 80087e8:	69fa      	ldr	r2, [r7, #28]
 80087ea:	e841 2300 	strex	r3, r2, [r1]
 80087ee:	617b      	str	r3, [r7, #20]
   return(result);
 80087f0:	697b      	ldr	r3, [r7, #20]
 80087f2:	2b00      	cmp	r3, #0
 80087f4:	d1e5      	bne.n	80087c2 <UART_DMAReceiveCplt+0xce>
    }
  }

  /* Initialize type of RxEvent that correspond to RxEvent callback execution;
   In this case, Rx Event type is Transfer Complete */
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 80087f6:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80087f8:	2200      	movs	r2, #0
 80087fa:	635a      	str	r2, [r3, #52]	; 0x34

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : use Rx Event callback */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80087fc:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80087fe:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8008800:	2b01      	cmp	r3, #1
 8008802:	d106      	bne.n	8008812 <UART_DMAReceiveCplt+0x11e>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /*Call registered Rx Event callback*/
    huart->RxEventCallback(huart, huart->RxXferSize);
#else
    /*Call legacy weak Rx Event callback*/
    HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8008804:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8008806:	8d9b      	ldrh	r3, [r3, #44]	; 0x2c
 8008808:	4619      	mov	r1, r3
 800880a:	6ef8      	ldr	r0, [r7, #108]	; 0x6c
 800880c:	f7ff ff67 	bl	80086de <HAL_UARTEx_RxEventCallback>
#else
    /*Call legacy weak Rx complete callback*/
    HAL_UART_RxCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
  }
}
 8008810:	e002      	b.n	8008818 <UART_DMAReceiveCplt+0x124>
    HAL_UART_RxCpltCallback(huart);
 8008812:	6ef8      	ldr	r0, [r7, #108]	; 0x6c
 8008814:	f7f9 f9ba 	bl	8001b8c <HAL_UART_RxCpltCallback>
}
 8008818:	bf00      	nop
 800881a:	3770      	adds	r7, #112	; 0x70
 800881c:	46bd      	mov	sp, r7
 800881e:	bd80      	pop	{r7, pc}

08008820 <UART_DMARxHalfCplt>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMARxHalfCplt(DMA_HandleTypeDef *hdma)
{
 8008820:	b580      	push	{r7, lr}
 8008822:	b084      	sub	sp, #16
 8008824:	af00      	add	r7, sp, #0
 8008826:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8008828:	687b      	ldr	r3, [r7, #4]
 800882a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800882c:	60fb      	str	r3, [r7, #12]

  /* Initialize type of RxEvent that correspond to RxEvent callback execution;
     In this case, Rx Event type is Half Transfer */
  huart->RxEventType = HAL_UART_RXEVENT_HT;
 800882e:	68fb      	ldr	r3, [r7, #12]
 8008830:	2201      	movs	r2, #1
 8008832:	635a      	str	r2, [r3, #52]	; 0x34

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : use Rx Event callback */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8008834:	68fb      	ldr	r3, [r7, #12]
 8008836:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8008838:	2b01      	cmp	r3, #1
 800883a:	d108      	bne.n	800884e <UART_DMARxHalfCplt+0x2e>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /*Call registered Rx Event callback*/
    huart->RxEventCallback(huart, huart->RxXferSize / 2U);
#else
    /*Call legacy weak Rx Event callback*/
    HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize / 2U);
 800883c:	68fb      	ldr	r3, [r7, #12]
 800883e:	8d9b      	ldrh	r3, [r3, #44]	; 0x2c
 8008840:	085b      	lsrs	r3, r3, #1
 8008842:	b29b      	uxth	r3, r3
 8008844:	4619      	mov	r1, r3
 8008846:	68f8      	ldr	r0, [r7, #12]
 8008848:	f7ff ff49 	bl	80086de <HAL_UARTEx_RxEventCallback>
#else
    /*Call legacy weak Rx Half complete callback*/
    HAL_UART_RxHalfCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
  }
}
 800884c:	e002      	b.n	8008854 <UART_DMARxHalfCplt+0x34>
    HAL_UART_RxHalfCpltCallback(huart);
 800884e:	68f8      	ldr	r0, [r7, #12]
 8008850:	f7ff ff33 	bl	80086ba <HAL_UART_RxHalfCpltCallback>
}
 8008854:	bf00      	nop
 8008856:	3710      	adds	r7, #16
 8008858:	46bd      	mov	sp, r7
 800885a:	bd80      	pop	{r7, pc}

0800885c <UART_DMAError>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAError(DMA_HandleTypeDef *hdma)
{
 800885c:	b580      	push	{r7, lr}
 800885e:	b084      	sub	sp, #16
 8008860:	af00      	add	r7, sp, #0
 8008862:	6078      	str	r0, [r7, #4]
  uint32_t dmarequest = 0x00U;
 8008864:	2300      	movs	r3, #0
 8008866:	60fb      	str	r3, [r7, #12]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8008868:	687b      	ldr	r3, [r7, #4]
 800886a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800886c:	60bb      	str	r3, [r7, #8]

  /* Stop UART DMA Tx request if ongoing */
  dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAT);
 800886e:	68bb      	ldr	r3, [r7, #8]
 8008870:	681b      	ldr	r3, [r3, #0]
 8008872:	695b      	ldr	r3, [r3, #20]
 8008874:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8008878:	2b00      	cmp	r3, #0
 800887a:	bf14      	ite	ne
 800887c:	2301      	movne	r3, #1
 800887e:	2300      	moveq	r3, #0
 8008880:	b2db      	uxtb	r3, r3
 8008882:	60fb      	str	r3, [r7, #12]
  if ((huart->gState == HAL_UART_STATE_BUSY_TX) && dmarequest)
 8008884:	68bb      	ldr	r3, [r7, #8]
 8008886:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 800888a:	b2db      	uxtb	r3, r3
 800888c:	2b21      	cmp	r3, #33	; 0x21
 800888e:	d108      	bne.n	80088a2 <UART_DMAError+0x46>
 8008890:	68fb      	ldr	r3, [r7, #12]
 8008892:	2b00      	cmp	r3, #0
 8008894:	d005      	beq.n	80088a2 <UART_DMAError+0x46>
  {
    huart->TxXferCount = 0x00U;
 8008896:	68bb      	ldr	r3, [r7, #8]
 8008898:	2200      	movs	r2, #0
 800889a:	84da      	strh	r2, [r3, #38]	; 0x26
    UART_EndTxTransfer(huart);
 800889c:	68b8      	ldr	r0, [r7, #8]
 800889e:	f000 f91b 	bl	8008ad8 <UART_EndTxTransfer>
  }

  /* Stop UART DMA Rx request if ongoing */
  dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 80088a2:	68bb      	ldr	r3, [r7, #8]
 80088a4:	681b      	ldr	r3, [r3, #0]
 80088a6:	695b      	ldr	r3, [r3, #20]
 80088a8:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80088ac:	2b00      	cmp	r3, #0
 80088ae:	bf14      	ite	ne
 80088b0:	2301      	movne	r3, #1
 80088b2:	2300      	moveq	r3, #0
 80088b4:	b2db      	uxtb	r3, r3
 80088b6:	60fb      	str	r3, [r7, #12]
  if ((huart->RxState == HAL_UART_STATE_BUSY_RX) && dmarequest)
 80088b8:	68bb      	ldr	r3, [r7, #8]
 80088ba:	f893 3042 	ldrb.w	r3, [r3, #66]	; 0x42
 80088be:	b2db      	uxtb	r3, r3
 80088c0:	2b22      	cmp	r3, #34	; 0x22
 80088c2:	d108      	bne.n	80088d6 <UART_DMAError+0x7a>
 80088c4:	68fb      	ldr	r3, [r7, #12]
 80088c6:	2b00      	cmp	r3, #0
 80088c8:	d005      	beq.n	80088d6 <UART_DMAError+0x7a>
  {
    huart->RxXferCount = 0x00U;
 80088ca:	68bb      	ldr	r3, [r7, #8]
 80088cc:	2200      	movs	r2, #0
 80088ce:	85da      	strh	r2, [r3, #46]	; 0x2e
    UART_EndRxTransfer(huart);
 80088d0:	68b8      	ldr	r0, [r7, #8]
 80088d2:	f000 f928 	bl	8008b26 <UART_EndRxTransfer>
  }

  huart->ErrorCode |= HAL_UART_ERROR_DMA;
 80088d6:	68bb      	ldr	r3, [r7, #8]
 80088d8:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80088da:	f043 0210 	orr.w	r2, r3, #16
 80088de:	68bb      	ldr	r3, [r7, #8]
 80088e0:	645a      	str	r2, [r3, #68]	; 0x44
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 80088e2:	68b8      	ldr	r0, [r7, #8]
 80088e4:	f7ff fef2 	bl	80086cc <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 80088e8:	bf00      	nop
 80088ea:	3710      	adds	r7, #16
 80088ec:	46bd      	mov	sp, r7
 80088ee:	bd80      	pop	{r7, pc}

080088f0 <UART_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                                     uint32_t Tickstart, uint32_t Timeout)
{
 80088f0:	b580      	push	{r7, lr}
 80088f2:	b086      	sub	sp, #24
 80088f4:	af00      	add	r7, sp, #0
 80088f6:	60f8      	str	r0, [r7, #12]
 80088f8:	60b9      	str	r1, [r7, #8]
 80088fa:	603b      	str	r3, [r7, #0]
 80088fc:	4613      	mov	r3, r2
 80088fe:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8008900:	e03b      	b.n	800897a <UART_WaitOnFlagUntilTimeout+0x8a>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8008902:	6a3b      	ldr	r3, [r7, #32]
 8008904:	f1b3 3fff 	cmp.w	r3, #4294967295
 8008908:	d037      	beq.n	800897a <UART_WaitOnFlagUntilTimeout+0x8a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800890a:	f7fa fbed 	bl	80030e8 <HAL_GetTick>
 800890e:	4602      	mov	r2, r0
 8008910:	683b      	ldr	r3, [r7, #0]
 8008912:	1ad3      	subs	r3, r2, r3
 8008914:	6a3a      	ldr	r2, [r7, #32]
 8008916:	429a      	cmp	r2, r3
 8008918:	d302      	bcc.n	8008920 <UART_WaitOnFlagUntilTimeout+0x30>
 800891a:	6a3b      	ldr	r3, [r7, #32]
 800891c:	2b00      	cmp	r3, #0
 800891e:	d101      	bne.n	8008924 <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 8008920:	2303      	movs	r3, #3
 8008922:	e03a      	b.n	800899a <UART_WaitOnFlagUntilTimeout+0xaa>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 8008924:	68fb      	ldr	r3, [r7, #12]
 8008926:	681b      	ldr	r3, [r3, #0]
 8008928:	68db      	ldr	r3, [r3, #12]
 800892a:	f003 0304 	and.w	r3, r3, #4
 800892e:	2b00      	cmp	r3, #0
 8008930:	d023      	beq.n	800897a <UART_WaitOnFlagUntilTimeout+0x8a>
 8008932:	68bb      	ldr	r3, [r7, #8]
 8008934:	2b80      	cmp	r3, #128	; 0x80
 8008936:	d020      	beq.n	800897a <UART_WaitOnFlagUntilTimeout+0x8a>
 8008938:	68bb      	ldr	r3, [r7, #8]
 800893a:	2b40      	cmp	r3, #64	; 0x40
 800893c:	d01d      	beq.n	800897a <UART_WaitOnFlagUntilTimeout+0x8a>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 800893e:	68fb      	ldr	r3, [r7, #12]
 8008940:	681b      	ldr	r3, [r3, #0]
 8008942:	681b      	ldr	r3, [r3, #0]
 8008944:	f003 0308 	and.w	r3, r3, #8
 8008948:	2b08      	cmp	r3, #8
 800894a:	d116      	bne.n	800897a <UART_WaitOnFlagUntilTimeout+0x8a>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_OREFLAG(huart);
 800894c:	2300      	movs	r3, #0
 800894e:	617b      	str	r3, [r7, #20]
 8008950:	68fb      	ldr	r3, [r7, #12]
 8008952:	681b      	ldr	r3, [r3, #0]
 8008954:	681b      	ldr	r3, [r3, #0]
 8008956:	617b      	str	r3, [r7, #20]
 8008958:	68fb      	ldr	r3, [r7, #12]
 800895a:	681b      	ldr	r3, [r3, #0]
 800895c:	685b      	ldr	r3, [r3, #4]
 800895e:	617b      	str	r3, [r7, #20]
 8008960:	697b      	ldr	r3, [r7, #20]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8008962:	68f8      	ldr	r0, [r7, #12]
 8008964:	f000 f8df 	bl	8008b26 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 8008968:	68fb      	ldr	r3, [r7, #12]
 800896a:	2208      	movs	r2, #8
 800896c:	645a      	str	r2, [r3, #68]	; 0x44

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 800896e:	68fb      	ldr	r3, [r7, #12]
 8008970:	2200      	movs	r2, #0
 8008972:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

          return HAL_ERROR;
 8008976:	2301      	movs	r3, #1
 8008978:	e00f      	b.n	800899a <UART_WaitOnFlagUntilTimeout+0xaa>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800897a:	68fb      	ldr	r3, [r7, #12]
 800897c:	681b      	ldr	r3, [r3, #0]
 800897e:	681a      	ldr	r2, [r3, #0]
 8008980:	68bb      	ldr	r3, [r7, #8]
 8008982:	4013      	ands	r3, r2
 8008984:	68ba      	ldr	r2, [r7, #8]
 8008986:	429a      	cmp	r2, r3
 8008988:	bf0c      	ite	eq
 800898a:	2301      	moveq	r3, #1
 800898c:	2300      	movne	r3, #0
 800898e:	b2db      	uxtb	r3, r3
 8008990:	461a      	mov	r2, r3
 8008992:	79fb      	ldrb	r3, [r7, #7]
 8008994:	429a      	cmp	r2, r3
 8008996:	d0b4      	beq.n	8008902 <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8008998:	2300      	movs	r3, #0
}
 800899a:	4618      	mov	r0, r3
 800899c:	3718      	adds	r7, #24
 800899e:	46bd      	mov	sp, r7
 80089a0:	bd80      	pop	{r7, pc}
	...

080089a4 <UART_Start_Receive_DMA>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_Start_Receive_DMA(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 80089a4:	b580      	push	{r7, lr}
 80089a6:	b098      	sub	sp, #96	; 0x60
 80089a8:	af00      	add	r7, sp, #0
 80089aa:	60f8      	str	r0, [r7, #12]
 80089ac:	60b9      	str	r1, [r7, #8]
 80089ae:	4613      	mov	r3, r2
 80089b0:	80fb      	strh	r3, [r7, #6]
  uint32_t *tmp;

  huart->pRxBuffPtr = pData;
 80089b2:	68ba      	ldr	r2, [r7, #8]
 80089b4:	68fb      	ldr	r3, [r7, #12]
 80089b6:	629a      	str	r2, [r3, #40]	; 0x28
  huart->RxXferSize = Size;
 80089b8:	68fb      	ldr	r3, [r7, #12]
 80089ba:	88fa      	ldrh	r2, [r7, #6]
 80089bc:	859a      	strh	r2, [r3, #44]	; 0x2c

  huart->ErrorCode = HAL_UART_ERROR_NONE;
 80089be:	68fb      	ldr	r3, [r7, #12]
 80089c0:	2200      	movs	r2, #0
 80089c2:	645a      	str	r2, [r3, #68]	; 0x44
  huart->RxState = HAL_UART_STATE_BUSY_RX;
 80089c4:	68fb      	ldr	r3, [r7, #12]
 80089c6:	2222      	movs	r2, #34	; 0x22
 80089c8:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

  /* Set the UART DMA transfer complete callback */
  huart->hdmarx->XferCpltCallback = UART_DMAReceiveCplt;
 80089cc:	68fb      	ldr	r3, [r7, #12]
 80089ce:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80089d0:	4a3e      	ldr	r2, [pc, #248]	; (8008acc <UART_Start_Receive_DMA+0x128>)
 80089d2:	629a      	str	r2, [r3, #40]	; 0x28

  /* Set the UART DMA Half transfer complete callback */
  huart->hdmarx->XferHalfCpltCallback = UART_DMARxHalfCplt;
 80089d4:	68fb      	ldr	r3, [r7, #12]
 80089d6:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80089d8:	4a3d      	ldr	r2, [pc, #244]	; (8008ad0 <UART_Start_Receive_DMA+0x12c>)
 80089da:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the DMA error callback */
  huart->hdmarx->XferErrorCallback = UART_DMAError;
 80089dc:	68fb      	ldr	r3, [r7, #12]
 80089de:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80089e0:	4a3c      	ldr	r2, [pc, #240]	; (8008ad4 <UART_Start_Receive_DMA+0x130>)
 80089e2:	631a      	str	r2, [r3, #48]	; 0x30

  /* Set the DMA abort callback */
  huart->hdmarx->XferAbortCallback = NULL;
 80089e4:	68fb      	ldr	r3, [r7, #12]
 80089e6:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80089e8:	2200      	movs	r2, #0
 80089ea:	635a      	str	r2, [r3, #52]	; 0x34

  /* Enable the DMA stream */
  tmp = (uint32_t *)&pData;
 80089ec:	f107 0308 	add.w	r3, r7, #8
 80089f0:	65fb      	str	r3, [r7, #92]	; 0x5c
  HAL_DMA_Start_IT(huart->hdmarx, (uint32_t)&huart->Instance->DR, *(uint32_t *)tmp, Size);
 80089f2:	68fb      	ldr	r3, [r7, #12]
 80089f4:	6bd8      	ldr	r0, [r3, #60]	; 0x3c
 80089f6:	68fb      	ldr	r3, [r7, #12]
 80089f8:	681b      	ldr	r3, [r3, #0]
 80089fa:	3304      	adds	r3, #4
 80089fc:	4619      	mov	r1, r3
 80089fe:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8008a00:	681a      	ldr	r2, [r3, #0]
 8008a02:	88fb      	ldrh	r3, [r7, #6]
 8008a04:	f7fa fd22 	bl	800344c <HAL_DMA_Start_IT>

  /* Clear the Overrun flag just before enabling the DMA Rx request: can be mandatory for the second transfer */
  __HAL_UART_CLEAR_OREFLAG(huart);
 8008a08:	2300      	movs	r3, #0
 8008a0a:	613b      	str	r3, [r7, #16]
 8008a0c:	68fb      	ldr	r3, [r7, #12]
 8008a0e:	681b      	ldr	r3, [r3, #0]
 8008a10:	681b      	ldr	r3, [r3, #0]
 8008a12:	613b      	str	r3, [r7, #16]
 8008a14:	68fb      	ldr	r3, [r7, #12]
 8008a16:	681b      	ldr	r3, [r3, #0]
 8008a18:	685b      	ldr	r3, [r3, #4]
 8008a1a:	613b      	str	r3, [r7, #16]
 8008a1c:	693b      	ldr	r3, [r7, #16]

  if (huart->Init.Parity != UART_PARITY_NONE)
 8008a1e:	68fb      	ldr	r3, [r7, #12]
 8008a20:	691b      	ldr	r3, [r3, #16]
 8008a22:	2b00      	cmp	r3, #0
 8008a24:	d019      	beq.n	8008a5a <UART_Start_Receive_DMA+0xb6>
  {
    /* Enable the UART Parity Error Interrupt */
    ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8008a26:	68fb      	ldr	r3, [r7, #12]
 8008a28:	681b      	ldr	r3, [r3, #0]
 8008a2a:	330c      	adds	r3, #12
 8008a2c:	643b      	str	r3, [r7, #64]	; 0x40
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008a2e:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8008a30:	e853 3f00 	ldrex	r3, [r3]
 8008a34:	63fb      	str	r3, [r7, #60]	; 0x3c
   return(result);
 8008a36:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8008a38:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8008a3c:	65bb      	str	r3, [r7, #88]	; 0x58
 8008a3e:	68fb      	ldr	r3, [r7, #12]
 8008a40:	681b      	ldr	r3, [r3, #0]
 8008a42:	330c      	adds	r3, #12
 8008a44:	6dba      	ldr	r2, [r7, #88]	; 0x58
 8008a46:	64fa      	str	r2, [r7, #76]	; 0x4c
 8008a48:	64bb      	str	r3, [r7, #72]	; 0x48
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008a4a:	6cb9      	ldr	r1, [r7, #72]	; 0x48
 8008a4c:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 8008a4e:	e841 2300 	strex	r3, r2, [r1]
 8008a52:	647b      	str	r3, [r7, #68]	; 0x44
   return(result);
 8008a54:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8008a56:	2b00      	cmp	r3, #0
 8008a58:	d1e5      	bne.n	8008a26 <UART_Start_Receive_DMA+0x82>
  }

  /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
  ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8008a5a:	68fb      	ldr	r3, [r7, #12]
 8008a5c:	681b      	ldr	r3, [r3, #0]
 8008a5e:	3314      	adds	r3, #20
 8008a60:	62fb      	str	r3, [r7, #44]	; 0x2c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008a62:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8008a64:	e853 3f00 	ldrex	r3, [r3]
 8008a68:	62bb      	str	r3, [r7, #40]	; 0x28
   return(result);
 8008a6a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8008a6c:	f043 0301 	orr.w	r3, r3, #1
 8008a70:	657b      	str	r3, [r7, #84]	; 0x54
 8008a72:	68fb      	ldr	r3, [r7, #12]
 8008a74:	681b      	ldr	r3, [r3, #0]
 8008a76:	3314      	adds	r3, #20
 8008a78:	6d7a      	ldr	r2, [r7, #84]	; 0x54
 8008a7a:	63ba      	str	r2, [r7, #56]	; 0x38
 8008a7c:	637b      	str	r3, [r7, #52]	; 0x34
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008a7e:	6b79      	ldr	r1, [r7, #52]	; 0x34
 8008a80:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8008a82:	e841 2300 	strex	r3, r2, [r1]
 8008a86:	633b      	str	r3, [r7, #48]	; 0x30
   return(result);
 8008a88:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8008a8a:	2b00      	cmp	r3, #0
 8008a8c:	d1e5      	bne.n	8008a5a <UART_Start_Receive_DMA+0xb6>

  /* Enable the DMA transfer for the receiver request by setting the DMAR bit
  in the UART CR3 register */
  ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8008a8e:	68fb      	ldr	r3, [r7, #12]
 8008a90:	681b      	ldr	r3, [r3, #0]
 8008a92:	3314      	adds	r3, #20
 8008a94:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008a96:	69bb      	ldr	r3, [r7, #24]
 8008a98:	e853 3f00 	ldrex	r3, [r3]
 8008a9c:	617b      	str	r3, [r7, #20]
   return(result);
 8008a9e:	697b      	ldr	r3, [r7, #20]
 8008aa0:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8008aa4:	653b      	str	r3, [r7, #80]	; 0x50
 8008aa6:	68fb      	ldr	r3, [r7, #12]
 8008aa8:	681b      	ldr	r3, [r3, #0]
 8008aaa:	3314      	adds	r3, #20
 8008aac:	6d3a      	ldr	r2, [r7, #80]	; 0x50
 8008aae:	627a      	str	r2, [r7, #36]	; 0x24
 8008ab0:	623b      	str	r3, [r7, #32]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008ab2:	6a39      	ldr	r1, [r7, #32]
 8008ab4:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8008ab6:	e841 2300 	strex	r3, r2, [r1]
 8008aba:	61fb      	str	r3, [r7, #28]
   return(result);
 8008abc:	69fb      	ldr	r3, [r7, #28]
 8008abe:	2b00      	cmp	r3, #0
 8008ac0:	d1e5      	bne.n	8008a8e <UART_Start_Receive_DMA+0xea>

  return HAL_OK;
 8008ac2:	2300      	movs	r3, #0
}
 8008ac4:	4618      	mov	r0, r3
 8008ac6:	3760      	adds	r7, #96	; 0x60
 8008ac8:	46bd      	mov	sp, r7
 8008aca:	bd80      	pop	{r7, pc}
 8008acc:	080086f5 	.word	0x080086f5
 8008ad0:	08008821 	.word	0x08008821
 8008ad4:	0800885d 	.word	0x0800885d

08008ad8 <UART_EndTxTransfer>:
  * @brief  End ongoing Tx transfer on UART peripheral (following error detection or Transmit completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndTxTransfer(UART_HandleTypeDef *huart)
{
 8008ad8:	b480      	push	{r7}
 8008ada:	b089      	sub	sp, #36	; 0x24
 8008adc:	af00      	add	r7, sp, #0
 8008ade:	6078      	str	r0, [r7, #4]
  /* Disable TXEIE and TCIE interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE | USART_CR1_TCIE));
 8008ae0:	687b      	ldr	r3, [r7, #4]
 8008ae2:	681b      	ldr	r3, [r3, #0]
 8008ae4:	330c      	adds	r3, #12
 8008ae6:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008ae8:	68fb      	ldr	r3, [r7, #12]
 8008aea:	e853 3f00 	ldrex	r3, [r3]
 8008aee:	60bb      	str	r3, [r7, #8]
   return(result);
 8008af0:	68bb      	ldr	r3, [r7, #8]
 8008af2:	f023 03c0 	bic.w	r3, r3, #192	; 0xc0
 8008af6:	61fb      	str	r3, [r7, #28]
 8008af8:	687b      	ldr	r3, [r7, #4]
 8008afa:	681b      	ldr	r3, [r3, #0]
 8008afc:	330c      	adds	r3, #12
 8008afe:	69fa      	ldr	r2, [r7, #28]
 8008b00:	61ba      	str	r2, [r7, #24]
 8008b02:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008b04:	6979      	ldr	r1, [r7, #20]
 8008b06:	69ba      	ldr	r2, [r7, #24]
 8008b08:	e841 2300 	strex	r3, r2, [r1]
 8008b0c:	613b      	str	r3, [r7, #16]
   return(result);
 8008b0e:	693b      	ldr	r3, [r7, #16]
 8008b10:	2b00      	cmp	r3, #0
 8008b12:	d1e5      	bne.n	8008ae0 <UART_EndTxTransfer+0x8>

  /* At end of Tx process, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 8008b14:	687b      	ldr	r3, [r7, #4]
 8008b16:	2220      	movs	r2, #32
 8008b18:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
}
 8008b1c:	bf00      	nop
 8008b1e:	3724      	adds	r7, #36	; 0x24
 8008b20:	46bd      	mov	sp, r7
 8008b22:	bc80      	pop	{r7}
 8008b24:	4770      	bx	lr

08008b26 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8008b26:	b480      	push	{r7}
 8008b28:	b095      	sub	sp, #84	; 0x54
 8008b2a:	af00      	add	r7, sp, #0
 8008b2c:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8008b2e:	687b      	ldr	r3, [r7, #4]
 8008b30:	681b      	ldr	r3, [r3, #0]
 8008b32:	330c      	adds	r3, #12
 8008b34:	637b      	str	r3, [r7, #52]	; 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008b36:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8008b38:	e853 3f00 	ldrex	r3, [r3]
 8008b3c:	633b      	str	r3, [r7, #48]	; 0x30
   return(result);
 8008b3e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8008b40:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 8008b44:	64fb      	str	r3, [r7, #76]	; 0x4c
 8008b46:	687b      	ldr	r3, [r7, #4]
 8008b48:	681b      	ldr	r3, [r3, #0]
 8008b4a:	330c      	adds	r3, #12
 8008b4c:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 8008b4e:	643a      	str	r2, [r7, #64]	; 0x40
 8008b50:	63fb      	str	r3, [r7, #60]	; 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008b52:	6bf9      	ldr	r1, [r7, #60]	; 0x3c
 8008b54:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 8008b56:	e841 2300 	strex	r3, r2, [r1]
 8008b5a:	63bb      	str	r3, [r7, #56]	; 0x38
   return(result);
 8008b5c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8008b5e:	2b00      	cmp	r3, #0
 8008b60:	d1e5      	bne.n	8008b2e <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8008b62:	687b      	ldr	r3, [r7, #4]
 8008b64:	681b      	ldr	r3, [r3, #0]
 8008b66:	3314      	adds	r3, #20
 8008b68:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008b6a:	6a3b      	ldr	r3, [r7, #32]
 8008b6c:	e853 3f00 	ldrex	r3, [r3]
 8008b70:	61fb      	str	r3, [r7, #28]
   return(result);
 8008b72:	69fb      	ldr	r3, [r7, #28]
 8008b74:	f023 0301 	bic.w	r3, r3, #1
 8008b78:	64bb      	str	r3, [r7, #72]	; 0x48
 8008b7a:	687b      	ldr	r3, [r7, #4]
 8008b7c:	681b      	ldr	r3, [r3, #0]
 8008b7e:	3314      	adds	r3, #20
 8008b80:	6cba      	ldr	r2, [r7, #72]	; 0x48
 8008b82:	62fa      	str	r2, [r7, #44]	; 0x2c
 8008b84:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008b86:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 8008b88:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8008b8a:	e841 2300 	strex	r3, r2, [r1]
 8008b8e:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 8008b90:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008b92:	2b00      	cmp	r3, #0
 8008b94:	d1e5      	bne.n	8008b62 <UART_EndRxTransfer+0x3c>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8008b96:	687b      	ldr	r3, [r7, #4]
 8008b98:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8008b9a:	2b01      	cmp	r3, #1
 8008b9c:	d119      	bne.n	8008bd2 <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8008b9e:	687b      	ldr	r3, [r7, #4]
 8008ba0:	681b      	ldr	r3, [r3, #0]
 8008ba2:	330c      	adds	r3, #12
 8008ba4:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008ba6:	68fb      	ldr	r3, [r7, #12]
 8008ba8:	e853 3f00 	ldrex	r3, [r3]
 8008bac:	60bb      	str	r3, [r7, #8]
   return(result);
 8008bae:	68bb      	ldr	r3, [r7, #8]
 8008bb0:	f023 0310 	bic.w	r3, r3, #16
 8008bb4:	647b      	str	r3, [r7, #68]	; 0x44
 8008bb6:	687b      	ldr	r3, [r7, #4]
 8008bb8:	681b      	ldr	r3, [r3, #0]
 8008bba:	330c      	adds	r3, #12
 8008bbc:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 8008bbe:	61ba      	str	r2, [r7, #24]
 8008bc0:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008bc2:	6979      	ldr	r1, [r7, #20]
 8008bc4:	69ba      	ldr	r2, [r7, #24]
 8008bc6:	e841 2300 	strex	r3, r2, [r1]
 8008bca:	613b      	str	r3, [r7, #16]
   return(result);
 8008bcc:	693b      	ldr	r3, [r7, #16]
 8008bce:	2b00      	cmp	r3, #0
 8008bd0:	d1e5      	bne.n	8008b9e <UART_EndRxTransfer+0x78>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8008bd2:	687b      	ldr	r3, [r7, #4]
 8008bd4:	2220      	movs	r2, #32
 8008bd6:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8008bda:	687b      	ldr	r3, [r7, #4]
 8008bdc:	2200      	movs	r2, #0
 8008bde:	631a      	str	r2, [r3, #48]	; 0x30
}
 8008be0:	bf00      	nop
 8008be2:	3754      	adds	r7, #84	; 0x54
 8008be4:	46bd      	mov	sp, r7
 8008be6:	bc80      	pop	{r7}
 8008be8:	4770      	bx	lr

08008bea <UART_DMAAbortOnError>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 8008bea:	b580      	push	{r7, lr}
 8008bec:	b084      	sub	sp, #16
 8008bee:	af00      	add	r7, sp, #0
 8008bf0:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8008bf2:	687b      	ldr	r3, [r7, #4]
 8008bf4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8008bf6:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0x00U;
 8008bf8:	68fb      	ldr	r3, [r7, #12]
 8008bfa:	2200      	movs	r2, #0
 8008bfc:	85da      	strh	r2, [r3, #46]	; 0x2e
  huart->TxXferCount = 0x00U;
 8008bfe:	68fb      	ldr	r3, [r7, #12]
 8008c00:	2200      	movs	r2, #0
 8008c02:	84da      	strh	r2, [r3, #38]	; 0x26
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 8008c04:	68f8      	ldr	r0, [r7, #12]
 8008c06:	f7ff fd61 	bl	80086cc <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8008c0a:	bf00      	nop
 8008c0c:	3710      	adds	r7, #16
 8008c0e:	46bd      	mov	sp, r7
 8008c10:	bd80      	pop	{r7, pc}

08008c12 <UART_Transmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Transmit_IT(UART_HandleTypeDef *huart)
{
 8008c12:	b480      	push	{r7}
 8008c14:	b085      	sub	sp, #20
 8008c16:	af00      	add	r7, sp, #0
 8008c18:	6078      	str	r0, [r7, #4]
  const uint16_t *tmp;

  /* Check that a Tx process is ongoing */
  if (huart->gState == HAL_UART_STATE_BUSY_TX)
 8008c1a:	687b      	ldr	r3, [r7, #4]
 8008c1c:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8008c20:	b2db      	uxtb	r3, r3
 8008c22:	2b21      	cmp	r3, #33	; 0x21
 8008c24:	d13e      	bne.n	8008ca4 <UART_Transmit_IT+0x92>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8008c26:	687b      	ldr	r3, [r7, #4]
 8008c28:	689b      	ldr	r3, [r3, #8]
 8008c2a:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8008c2e:	d114      	bne.n	8008c5a <UART_Transmit_IT+0x48>
 8008c30:	687b      	ldr	r3, [r7, #4]
 8008c32:	691b      	ldr	r3, [r3, #16]
 8008c34:	2b00      	cmp	r3, #0
 8008c36:	d110      	bne.n	8008c5a <UART_Transmit_IT+0x48>
    {
      tmp = (const uint16_t *) huart->pTxBuffPtr;
 8008c38:	687b      	ldr	r3, [r7, #4]
 8008c3a:	6a1b      	ldr	r3, [r3, #32]
 8008c3c:	60fb      	str	r3, [r7, #12]
      huart->Instance->DR = (uint16_t)(*tmp & (uint16_t)0x01FF);
 8008c3e:	68fb      	ldr	r3, [r7, #12]
 8008c40:	881b      	ldrh	r3, [r3, #0]
 8008c42:	461a      	mov	r2, r3
 8008c44:	687b      	ldr	r3, [r7, #4]
 8008c46:	681b      	ldr	r3, [r3, #0]
 8008c48:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8008c4c:	605a      	str	r2, [r3, #4]
      huart->pTxBuffPtr += 2U;
 8008c4e:	687b      	ldr	r3, [r7, #4]
 8008c50:	6a1b      	ldr	r3, [r3, #32]
 8008c52:	1c9a      	adds	r2, r3, #2
 8008c54:	687b      	ldr	r3, [r7, #4]
 8008c56:	621a      	str	r2, [r3, #32]
 8008c58:	e008      	b.n	8008c6c <UART_Transmit_IT+0x5a>
    }
    else
    {
      huart->Instance->DR = (uint8_t)(*huart->pTxBuffPtr++ & (uint8_t)0x00FF);
 8008c5a:	687b      	ldr	r3, [r7, #4]
 8008c5c:	6a1b      	ldr	r3, [r3, #32]
 8008c5e:	1c59      	adds	r1, r3, #1
 8008c60:	687a      	ldr	r2, [r7, #4]
 8008c62:	6211      	str	r1, [r2, #32]
 8008c64:	781a      	ldrb	r2, [r3, #0]
 8008c66:	687b      	ldr	r3, [r7, #4]
 8008c68:	681b      	ldr	r3, [r3, #0]
 8008c6a:	605a      	str	r2, [r3, #4]
    }

    if (--huart->TxXferCount == 0U)
 8008c6c:	687b      	ldr	r3, [r7, #4]
 8008c6e:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 8008c70:	b29b      	uxth	r3, r3
 8008c72:	3b01      	subs	r3, #1
 8008c74:	b29b      	uxth	r3, r3
 8008c76:	687a      	ldr	r2, [r7, #4]
 8008c78:	4619      	mov	r1, r3
 8008c7a:	84d1      	strh	r1, [r2, #38]	; 0x26
 8008c7c:	2b00      	cmp	r3, #0
 8008c7e:	d10f      	bne.n	8008ca0 <UART_Transmit_IT+0x8e>
    {
      /* Disable the UART Transmit Data Register Empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_TXE);
 8008c80:	687b      	ldr	r3, [r7, #4]
 8008c82:	681b      	ldr	r3, [r3, #0]
 8008c84:	68da      	ldr	r2, [r3, #12]
 8008c86:	687b      	ldr	r3, [r7, #4]
 8008c88:	681b      	ldr	r3, [r3, #0]
 8008c8a:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8008c8e:	60da      	str	r2, [r3, #12]

      /* Enable the UART Transmit Complete Interrupt */
      __HAL_UART_ENABLE_IT(huart, UART_IT_TC);
 8008c90:	687b      	ldr	r3, [r7, #4]
 8008c92:	681b      	ldr	r3, [r3, #0]
 8008c94:	68da      	ldr	r2, [r3, #12]
 8008c96:	687b      	ldr	r3, [r7, #4]
 8008c98:	681b      	ldr	r3, [r3, #0]
 8008c9a:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8008c9e:	60da      	str	r2, [r3, #12]
    }
    return HAL_OK;
 8008ca0:	2300      	movs	r3, #0
 8008ca2:	e000      	b.n	8008ca6 <UART_Transmit_IT+0x94>
  }
  else
  {
    return HAL_BUSY;
 8008ca4:	2302      	movs	r3, #2
  }
}
 8008ca6:	4618      	mov	r0, r3
 8008ca8:	3714      	adds	r7, #20
 8008caa:	46bd      	mov	sp, r7
 8008cac:	bc80      	pop	{r7}
 8008cae:	4770      	bx	lr

08008cb0 <UART_EndTransmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 8008cb0:	b580      	push	{r7, lr}
 8008cb2:	b082      	sub	sp, #8
 8008cb4:	af00      	add	r7, sp, #0
 8008cb6:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  __HAL_UART_DISABLE_IT(huart, UART_IT_TC);
 8008cb8:	687b      	ldr	r3, [r7, #4]
 8008cba:	681b      	ldr	r3, [r3, #0]
 8008cbc:	68da      	ldr	r2, [r3, #12]
 8008cbe:	687b      	ldr	r3, [r7, #4]
 8008cc0:	681b      	ldr	r3, [r3, #0]
 8008cc2:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8008cc6:	60da      	str	r2, [r3, #12]

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 8008cc8:	687b      	ldr	r3, [r7, #4]
 8008cca:	2220      	movs	r2, #32
 8008ccc:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 8008cd0:	6878      	ldr	r0, [r7, #4]
 8008cd2:	f7ff fce9 	bl	80086a8 <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

  return HAL_OK;
 8008cd6:	2300      	movs	r3, #0
}
 8008cd8:	4618      	mov	r0, r3
 8008cda:	3708      	adds	r7, #8
 8008cdc:	46bd      	mov	sp, r7
 8008cde:	bd80      	pop	{r7, pc}

08008ce0 <UART_Receive_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Receive_IT(UART_HandleTypeDef *huart)
{
 8008ce0:	b580      	push	{r7, lr}
 8008ce2:	b08c      	sub	sp, #48	; 0x30
 8008ce4:	af00      	add	r7, sp, #0
 8008ce6:	6078      	str	r0, [r7, #4]
  uint8_t  *pdata8bits;
  uint16_t *pdata16bits;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 8008ce8:	687b      	ldr	r3, [r7, #4]
 8008cea:	f893 3042 	ldrb.w	r3, [r3, #66]	; 0x42
 8008cee:	b2db      	uxtb	r3, r3
 8008cf0:	2b22      	cmp	r3, #34	; 0x22
 8008cf2:	f040 80ae 	bne.w	8008e52 <UART_Receive_IT+0x172>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8008cf6:	687b      	ldr	r3, [r7, #4]
 8008cf8:	689b      	ldr	r3, [r3, #8]
 8008cfa:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8008cfe:	d117      	bne.n	8008d30 <UART_Receive_IT+0x50>
 8008d00:	687b      	ldr	r3, [r7, #4]
 8008d02:	691b      	ldr	r3, [r3, #16]
 8008d04:	2b00      	cmp	r3, #0
 8008d06:	d113      	bne.n	8008d30 <UART_Receive_IT+0x50>
    {
      pdata8bits  = NULL;
 8008d08:	2300      	movs	r3, #0
 8008d0a:	62fb      	str	r3, [r7, #44]	; 0x2c
      pdata16bits = (uint16_t *) huart->pRxBuffPtr;
 8008d0c:	687b      	ldr	r3, [r7, #4]
 8008d0e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8008d10:	62bb      	str	r3, [r7, #40]	; 0x28
      *pdata16bits = (uint16_t)(huart->Instance->DR & (uint16_t)0x01FF);
 8008d12:	687b      	ldr	r3, [r7, #4]
 8008d14:	681b      	ldr	r3, [r3, #0]
 8008d16:	685b      	ldr	r3, [r3, #4]
 8008d18:	b29b      	uxth	r3, r3
 8008d1a:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8008d1e:	b29a      	uxth	r2, r3
 8008d20:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8008d22:	801a      	strh	r2, [r3, #0]
      huart->pRxBuffPtr += 2U;
 8008d24:	687b      	ldr	r3, [r7, #4]
 8008d26:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8008d28:	1c9a      	adds	r2, r3, #2
 8008d2a:	687b      	ldr	r3, [r7, #4]
 8008d2c:	629a      	str	r2, [r3, #40]	; 0x28
 8008d2e:	e026      	b.n	8008d7e <UART_Receive_IT+0x9e>
    }
    else
    {
      pdata8bits = (uint8_t *) huart->pRxBuffPtr;
 8008d30:	687b      	ldr	r3, [r7, #4]
 8008d32:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8008d34:	62fb      	str	r3, [r7, #44]	; 0x2c
      pdata16bits  = NULL;
 8008d36:	2300      	movs	r3, #0
 8008d38:	62bb      	str	r3, [r7, #40]	; 0x28

      if ((huart->Init.WordLength == UART_WORDLENGTH_9B) || ((huart->Init.WordLength == UART_WORDLENGTH_8B) && (huart->Init.Parity == UART_PARITY_NONE)))
 8008d3a:	687b      	ldr	r3, [r7, #4]
 8008d3c:	689b      	ldr	r3, [r3, #8]
 8008d3e:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8008d42:	d007      	beq.n	8008d54 <UART_Receive_IT+0x74>
 8008d44:	687b      	ldr	r3, [r7, #4]
 8008d46:	689b      	ldr	r3, [r3, #8]
 8008d48:	2b00      	cmp	r3, #0
 8008d4a:	d10a      	bne.n	8008d62 <UART_Receive_IT+0x82>
 8008d4c:	687b      	ldr	r3, [r7, #4]
 8008d4e:	691b      	ldr	r3, [r3, #16]
 8008d50:	2b00      	cmp	r3, #0
 8008d52:	d106      	bne.n	8008d62 <UART_Receive_IT+0x82>
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x00FF);
 8008d54:	687b      	ldr	r3, [r7, #4]
 8008d56:	681b      	ldr	r3, [r3, #0]
 8008d58:	685b      	ldr	r3, [r3, #4]
 8008d5a:	b2da      	uxtb	r2, r3
 8008d5c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8008d5e:	701a      	strb	r2, [r3, #0]
 8008d60:	e008      	b.n	8008d74 <UART_Receive_IT+0x94>
      }
      else
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x007F);
 8008d62:	687b      	ldr	r3, [r7, #4]
 8008d64:	681b      	ldr	r3, [r3, #0]
 8008d66:	685b      	ldr	r3, [r3, #4]
 8008d68:	b2db      	uxtb	r3, r3
 8008d6a:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8008d6e:	b2da      	uxtb	r2, r3
 8008d70:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8008d72:	701a      	strb	r2, [r3, #0]
      }
      huart->pRxBuffPtr += 1U;
 8008d74:	687b      	ldr	r3, [r7, #4]
 8008d76:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8008d78:	1c5a      	adds	r2, r3, #1
 8008d7a:	687b      	ldr	r3, [r7, #4]
 8008d7c:	629a      	str	r2, [r3, #40]	; 0x28
    }

    if (--huart->RxXferCount == 0U)
 8008d7e:	687b      	ldr	r3, [r7, #4]
 8008d80:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 8008d82:	b29b      	uxth	r3, r3
 8008d84:	3b01      	subs	r3, #1
 8008d86:	b29b      	uxth	r3, r3
 8008d88:	687a      	ldr	r2, [r7, #4]
 8008d8a:	4619      	mov	r1, r3
 8008d8c:	85d1      	strh	r1, [r2, #46]	; 0x2e
 8008d8e:	2b00      	cmp	r3, #0
 8008d90:	d15d      	bne.n	8008e4e <UART_Receive_IT+0x16e>
    {
      /* Disable the UART Data Register not empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_RXNE);
 8008d92:	687b      	ldr	r3, [r7, #4]
 8008d94:	681b      	ldr	r3, [r3, #0]
 8008d96:	68da      	ldr	r2, [r3, #12]
 8008d98:	687b      	ldr	r3, [r7, #4]
 8008d9a:	681b      	ldr	r3, [r3, #0]
 8008d9c:	f022 0220 	bic.w	r2, r2, #32
 8008da0:	60da      	str	r2, [r3, #12]

      /* Disable the UART Parity Error Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_PE);
 8008da2:	687b      	ldr	r3, [r7, #4]
 8008da4:	681b      	ldr	r3, [r3, #0]
 8008da6:	68da      	ldr	r2, [r3, #12]
 8008da8:	687b      	ldr	r3, [r7, #4]
 8008daa:	681b      	ldr	r3, [r3, #0]
 8008dac:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 8008db0:	60da      	str	r2, [r3, #12]

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      __HAL_UART_DISABLE_IT(huart, UART_IT_ERR);
 8008db2:	687b      	ldr	r3, [r7, #4]
 8008db4:	681b      	ldr	r3, [r3, #0]
 8008db6:	695a      	ldr	r2, [r3, #20]
 8008db8:	687b      	ldr	r3, [r7, #4]
 8008dba:	681b      	ldr	r3, [r3, #0]
 8008dbc:	f022 0201 	bic.w	r2, r2, #1
 8008dc0:	615a      	str	r2, [r3, #20]

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 8008dc2:	687b      	ldr	r3, [r7, #4]
 8008dc4:	2220      	movs	r2, #32
 8008dc6:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

      /* Initialize type of RxEvent to Transfer Complete */
      huart->RxEventType = HAL_UART_RXEVENT_TC;
 8008dca:	687b      	ldr	r3, [r7, #4]
 8008dcc:	2200      	movs	r2, #0
 8008dce:	635a      	str	r2, [r3, #52]	; 0x34

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8008dd0:	687b      	ldr	r3, [r7, #4]
 8008dd2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8008dd4:	2b01      	cmp	r3, #1
 8008dd6:	d135      	bne.n	8008e44 <UART_Receive_IT+0x164>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8008dd8:	687b      	ldr	r3, [r7, #4]
 8008dda:	2200      	movs	r2, #0
 8008ddc:	631a      	str	r2, [r3, #48]	; 0x30

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8008dde:	687b      	ldr	r3, [r7, #4]
 8008de0:	681b      	ldr	r3, [r3, #0]
 8008de2:	330c      	adds	r3, #12
 8008de4:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008de6:	697b      	ldr	r3, [r7, #20]
 8008de8:	e853 3f00 	ldrex	r3, [r3]
 8008dec:	613b      	str	r3, [r7, #16]
   return(result);
 8008dee:	693b      	ldr	r3, [r7, #16]
 8008df0:	f023 0310 	bic.w	r3, r3, #16
 8008df4:	627b      	str	r3, [r7, #36]	; 0x24
 8008df6:	687b      	ldr	r3, [r7, #4]
 8008df8:	681b      	ldr	r3, [r3, #0]
 8008dfa:	330c      	adds	r3, #12
 8008dfc:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8008dfe:	623a      	str	r2, [r7, #32]
 8008e00:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008e02:	69f9      	ldr	r1, [r7, #28]
 8008e04:	6a3a      	ldr	r2, [r7, #32]
 8008e06:	e841 2300 	strex	r3, r2, [r1]
 8008e0a:	61bb      	str	r3, [r7, #24]
   return(result);
 8008e0c:	69bb      	ldr	r3, [r7, #24]
 8008e0e:	2b00      	cmp	r3, #0
 8008e10:	d1e5      	bne.n	8008dde <UART_Receive_IT+0xfe>

        /* Check if IDLE flag is set */
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE))
 8008e12:	687b      	ldr	r3, [r7, #4]
 8008e14:	681b      	ldr	r3, [r3, #0]
 8008e16:	681b      	ldr	r3, [r3, #0]
 8008e18:	f003 0310 	and.w	r3, r3, #16
 8008e1c:	2b10      	cmp	r3, #16
 8008e1e:	d10a      	bne.n	8008e36 <UART_Receive_IT+0x156>
        {
          /* Clear IDLE flag in ISR */
          __HAL_UART_CLEAR_IDLEFLAG(huart);
 8008e20:	2300      	movs	r3, #0
 8008e22:	60fb      	str	r3, [r7, #12]
 8008e24:	687b      	ldr	r3, [r7, #4]
 8008e26:	681b      	ldr	r3, [r3, #0]
 8008e28:	681b      	ldr	r3, [r3, #0]
 8008e2a:	60fb      	str	r3, [r7, #12]
 8008e2c:	687b      	ldr	r3, [r7, #4]
 8008e2e:	681b      	ldr	r3, [r3, #0]
 8008e30:	685b      	ldr	r3, [r3, #4]
 8008e32:	60fb      	str	r3, [r7, #12]
 8008e34:	68fb      	ldr	r3, [r7, #12]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8008e36:	687b      	ldr	r3, [r7, #4]
 8008e38:	8d9b      	ldrh	r3, [r3, #44]	; 0x2c
 8008e3a:	4619      	mov	r1, r3
 8008e3c:	6878      	ldr	r0, [r7, #4]
 8008e3e:	f7ff fc4e 	bl	80086de <HAL_UARTEx_RxEventCallback>
 8008e42:	e002      	b.n	8008e4a <UART_Receive_IT+0x16a>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxCpltCallback(huart);
#else
        /*Call legacy weak Rx complete callback*/
        HAL_UART_RxCpltCallback(huart);
 8008e44:	6878      	ldr	r0, [r7, #4]
 8008e46:	f7f8 fea1 	bl	8001b8c <HAL_UART_RxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }

      return HAL_OK;
 8008e4a:	2300      	movs	r3, #0
 8008e4c:	e002      	b.n	8008e54 <UART_Receive_IT+0x174>
    }
    return HAL_OK;
 8008e4e:	2300      	movs	r3, #0
 8008e50:	e000      	b.n	8008e54 <UART_Receive_IT+0x174>
  }
  else
  {
    return HAL_BUSY;
 8008e52:	2302      	movs	r3, #2
  }
}
 8008e54:	4618      	mov	r0, r3
 8008e56:	3730      	adds	r7, #48	; 0x30
 8008e58:	46bd      	mov	sp, r7
 8008e5a:	bd80      	pop	{r7, pc}

08008e5c <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 8008e5c:	b580      	push	{r7, lr}
 8008e5e:	b084      	sub	sp, #16
 8008e60:	af00      	add	r7, sp, #0
 8008e62:	6078      	str	r0, [r7, #4]
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8008e64:	687b      	ldr	r3, [r7, #4]
 8008e66:	681b      	ldr	r3, [r3, #0]
 8008e68:	691b      	ldr	r3, [r3, #16]
 8008e6a:	f423 5140 	bic.w	r1, r3, #12288	; 0x3000
 8008e6e:	687b      	ldr	r3, [r7, #4]
 8008e70:	68da      	ldr	r2, [r3, #12]
 8008e72:	687b      	ldr	r3, [r7, #4]
 8008e74:	681b      	ldr	r3, [r3, #0]
 8008e76:	430a      	orrs	r2, r1
 8008e78:	611a      	str	r2, [r3, #16]
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
  MODIFY_REG(huart->Instance->CR1,
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);
#else
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode;
 8008e7a:	687b      	ldr	r3, [r7, #4]
 8008e7c:	689a      	ldr	r2, [r3, #8]
 8008e7e:	687b      	ldr	r3, [r7, #4]
 8008e80:	691b      	ldr	r3, [r3, #16]
 8008e82:	431a      	orrs	r2, r3
 8008e84:	687b      	ldr	r3, [r7, #4]
 8008e86:	695b      	ldr	r3, [r3, #20]
 8008e88:	4313      	orrs	r3, r2
 8008e8a:	60bb      	str	r3, [r7, #8]
  MODIFY_REG(huart->Instance->CR1,
 8008e8c:	687b      	ldr	r3, [r7, #4]
 8008e8e:	681b      	ldr	r3, [r3, #0]
 8008e90:	68db      	ldr	r3, [r3, #12]
 8008e92:	f423 53b0 	bic.w	r3, r3, #5632	; 0x1600
 8008e96:	f023 030c 	bic.w	r3, r3, #12
 8008e9a:	687a      	ldr	r2, [r7, #4]
 8008e9c:	6812      	ldr	r2, [r2, #0]
 8008e9e:	68b9      	ldr	r1, [r7, #8]
 8008ea0:	430b      	orrs	r3, r1
 8008ea2:	60d3      	str	r3, [r2, #12]
             tmpreg);
#endif /* USART_CR1_OVER8 */

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 8008ea4:	687b      	ldr	r3, [r7, #4]
 8008ea6:	681b      	ldr	r3, [r3, #0]
 8008ea8:	695b      	ldr	r3, [r3, #20]
 8008eaa:	f423 7140 	bic.w	r1, r3, #768	; 0x300
 8008eae:	687b      	ldr	r3, [r7, #4]
 8008eb0:	699a      	ldr	r2, [r3, #24]
 8008eb2:	687b      	ldr	r3, [r7, #4]
 8008eb4:	681b      	ldr	r3, [r3, #0]
 8008eb6:	430a      	orrs	r2, r1
 8008eb8:	615a      	str	r2, [r3, #20]


  if(huart->Instance == USART1)
 8008eba:	687b      	ldr	r3, [r7, #4]
 8008ebc:	681b      	ldr	r3, [r3, #0]
 8008ebe:	4a2c      	ldr	r2, [pc, #176]	; (8008f70 <UART_SetConfig+0x114>)
 8008ec0:	4293      	cmp	r3, r2
 8008ec2:	d103      	bne.n	8008ecc <UART_SetConfig+0x70>
  {
    pclk = HAL_RCC_GetPCLK2Freq();
 8008ec4:	f7fe f87e 	bl	8006fc4 <HAL_RCC_GetPCLK2Freq>
 8008ec8:	60f8      	str	r0, [r7, #12]
 8008eca:	e002      	b.n	8008ed2 <UART_SetConfig+0x76>
  }
  else
  {
    pclk = HAL_RCC_GetPCLK1Freq();
 8008ecc:	f7fe f866 	bl	8006f9c <HAL_RCC_GetPCLK1Freq>
 8008ed0:	60f8      	str	r0, [r7, #12]
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
#else
  huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 8008ed2:	68fa      	ldr	r2, [r7, #12]
 8008ed4:	4613      	mov	r3, r2
 8008ed6:	009b      	lsls	r3, r3, #2
 8008ed8:	4413      	add	r3, r2
 8008eda:	009a      	lsls	r2, r3, #2
 8008edc:	441a      	add	r2, r3
 8008ede:	687b      	ldr	r3, [r7, #4]
 8008ee0:	685b      	ldr	r3, [r3, #4]
 8008ee2:	009b      	lsls	r3, r3, #2
 8008ee4:	fbb2 f3f3 	udiv	r3, r2, r3
 8008ee8:	4a22      	ldr	r2, [pc, #136]	; (8008f74 <UART_SetConfig+0x118>)
 8008eea:	fba2 2303 	umull	r2, r3, r2, r3
 8008eee:	095b      	lsrs	r3, r3, #5
 8008ef0:	0119      	lsls	r1, r3, #4
 8008ef2:	68fa      	ldr	r2, [r7, #12]
 8008ef4:	4613      	mov	r3, r2
 8008ef6:	009b      	lsls	r3, r3, #2
 8008ef8:	4413      	add	r3, r2
 8008efa:	009a      	lsls	r2, r3, #2
 8008efc:	441a      	add	r2, r3
 8008efe:	687b      	ldr	r3, [r7, #4]
 8008f00:	685b      	ldr	r3, [r3, #4]
 8008f02:	009b      	lsls	r3, r3, #2
 8008f04:	fbb2 f2f3 	udiv	r2, r2, r3
 8008f08:	4b1a      	ldr	r3, [pc, #104]	; (8008f74 <UART_SetConfig+0x118>)
 8008f0a:	fba3 0302 	umull	r0, r3, r3, r2
 8008f0e:	095b      	lsrs	r3, r3, #5
 8008f10:	2064      	movs	r0, #100	; 0x64
 8008f12:	fb00 f303 	mul.w	r3, r0, r3
 8008f16:	1ad3      	subs	r3, r2, r3
 8008f18:	011b      	lsls	r3, r3, #4
 8008f1a:	3332      	adds	r3, #50	; 0x32
 8008f1c:	4a15      	ldr	r2, [pc, #84]	; (8008f74 <UART_SetConfig+0x118>)
 8008f1e:	fba2 2303 	umull	r2, r3, r2, r3
 8008f22:	095b      	lsrs	r3, r3, #5
 8008f24:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8008f28:	4419      	add	r1, r3
 8008f2a:	68fa      	ldr	r2, [r7, #12]
 8008f2c:	4613      	mov	r3, r2
 8008f2e:	009b      	lsls	r3, r3, #2
 8008f30:	4413      	add	r3, r2
 8008f32:	009a      	lsls	r2, r3, #2
 8008f34:	441a      	add	r2, r3
 8008f36:	687b      	ldr	r3, [r7, #4]
 8008f38:	685b      	ldr	r3, [r3, #4]
 8008f3a:	009b      	lsls	r3, r3, #2
 8008f3c:	fbb2 f2f3 	udiv	r2, r2, r3
 8008f40:	4b0c      	ldr	r3, [pc, #48]	; (8008f74 <UART_SetConfig+0x118>)
 8008f42:	fba3 0302 	umull	r0, r3, r3, r2
 8008f46:	095b      	lsrs	r3, r3, #5
 8008f48:	2064      	movs	r0, #100	; 0x64
 8008f4a:	fb00 f303 	mul.w	r3, r0, r3
 8008f4e:	1ad3      	subs	r3, r2, r3
 8008f50:	011b      	lsls	r3, r3, #4
 8008f52:	3332      	adds	r3, #50	; 0x32
 8008f54:	4a07      	ldr	r2, [pc, #28]	; (8008f74 <UART_SetConfig+0x118>)
 8008f56:	fba2 2303 	umull	r2, r3, r2, r3
 8008f5a:	095b      	lsrs	r3, r3, #5
 8008f5c:	f003 020f 	and.w	r2, r3, #15
 8008f60:	687b      	ldr	r3, [r7, #4]
 8008f62:	681b      	ldr	r3, [r3, #0]
 8008f64:	440a      	add	r2, r1
 8008f66:	609a      	str	r2, [r3, #8]
#endif /* USART_CR1_OVER8 */
}
 8008f68:	bf00      	nop
 8008f6a:	3710      	adds	r7, #16
 8008f6c:	46bd      	mov	sp, r7
 8008f6e:	bd80      	pop	{r7, pc}
 8008f70:	40013800 	.word	0x40013800
 8008f74:	51eb851f 	.word	0x51eb851f

08008f78 <vListInitialise>:
/*-----------------------------------------------------------
 * PUBLIC LIST API documented in list.h
 *----------------------------------------------------------*/

void vListInitialise( List_t * const pxList )
{
 8008f78:	b480      	push	{r7}
 8008f7a:	b083      	sub	sp, #12
 8008f7c:	af00      	add	r7, sp, #0
 8008f7e:	6078      	str	r0, [r7, #4]
	/* The list structure contains a list item which is used to mark the
	end of the list.  To initialise the list the list end is inserted
	as the only list entry. */
	pxList->pxIndex = ( ListItem_t * ) &( pxList->xListEnd );			/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8008f80:	687b      	ldr	r3, [r7, #4]
 8008f82:	f103 0208 	add.w	r2, r3, #8
 8008f86:	687b      	ldr	r3, [r7, #4]
 8008f88:	605a      	str	r2, [r3, #4]

	/* The list end value is the highest possible value in the list to
	ensure it remains at the end of the list. */
	pxList->xListEnd.xItemValue = portMAX_DELAY;
 8008f8a:	687b      	ldr	r3, [r7, #4]
 8008f8c:	f04f 32ff 	mov.w	r2, #4294967295
 8008f90:	609a      	str	r2, [r3, #8]

	/* The list end next and previous pointers point to itself so we know
	when the list is empty. */
	pxList->xListEnd.pxNext = ( ListItem_t * ) &( pxList->xListEnd );	/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8008f92:	687b      	ldr	r3, [r7, #4]
 8008f94:	f103 0208 	add.w	r2, r3, #8
 8008f98:	687b      	ldr	r3, [r7, #4]
 8008f9a:	60da      	str	r2, [r3, #12]
	pxList->xListEnd.pxPrevious = ( ListItem_t * ) &( pxList->xListEnd );/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8008f9c:	687b      	ldr	r3, [r7, #4]
 8008f9e:	f103 0208 	add.w	r2, r3, #8
 8008fa2:	687b      	ldr	r3, [r7, #4]
 8008fa4:	611a      	str	r2, [r3, #16]

	pxList->uxNumberOfItems = ( UBaseType_t ) 0U;
 8008fa6:	687b      	ldr	r3, [r7, #4]
 8008fa8:	2200      	movs	r2, #0
 8008faa:	601a      	str	r2, [r3, #0]

	/* Write known values into the list if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_LIST_INTEGRITY_CHECK_1_VALUE( pxList );
	listSET_LIST_INTEGRITY_CHECK_2_VALUE( pxList );
}
 8008fac:	bf00      	nop
 8008fae:	370c      	adds	r7, #12
 8008fb0:	46bd      	mov	sp, r7
 8008fb2:	bc80      	pop	{r7}
 8008fb4:	4770      	bx	lr

08008fb6 <vListInitialiseItem>:
/*-----------------------------------------------------------*/

void vListInitialiseItem( ListItem_t * const pxItem )
{
 8008fb6:	b480      	push	{r7}
 8008fb8:	b083      	sub	sp, #12
 8008fba:	af00      	add	r7, sp, #0
 8008fbc:	6078      	str	r0, [r7, #4]
	/* Make sure the list item is not recorded as being on a list. */
	pxItem->pxContainer = NULL;
 8008fbe:	687b      	ldr	r3, [r7, #4]
 8008fc0:	2200      	movs	r2, #0
 8008fc2:	611a      	str	r2, [r3, #16]

	/* Write known values into the list item if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_FIRST_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
	listSET_SECOND_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
}
 8008fc4:	bf00      	nop
 8008fc6:	370c      	adds	r7, #12
 8008fc8:	46bd      	mov	sp, r7
 8008fca:	bc80      	pop	{r7}
 8008fcc:	4770      	bx	lr

08008fce <vListInsertEnd>:
/*-----------------------------------------------------------*/

void vListInsertEnd( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 8008fce:	b480      	push	{r7}
 8008fd0:	b085      	sub	sp, #20
 8008fd2:	af00      	add	r7, sp, #0
 8008fd4:	6078      	str	r0, [r7, #4]
 8008fd6:	6039      	str	r1, [r7, #0]
ListItem_t * const pxIndex = pxList->pxIndex;
 8008fd8:	687b      	ldr	r3, [r7, #4]
 8008fda:	685b      	ldr	r3, [r3, #4]
 8008fdc:	60fb      	str	r3, [r7, #12]
	listTEST_LIST_ITEM_INTEGRITY( pxNewListItem );

	/* Insert a new list item into pxList, but rather than sort the list,
	makes the new list item the last item to be removed by a call to
	listGET_OWNER_OF_NEXT_ENTRY(). */
	pxNewListItem->pxNext = pxIndex;
 8008fde:	683b      	ldr	r3, [r7, #0]
 8008fe0:	68fa      	ldr	r2, [r7, #12]
 8008fe2:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxPrevious = pxIndex->pxPrevious;
 8008fe4:	68fb      	ldr	r3, [r7, #12]
 8008fe6:	689a      	ldr	r2, [r3, #8]
 8008fe8:	683b      	ldr	r3, [r7, #0]
 8008fea:	609a      	str	r2, [r3, #8]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	pxIndex->pxPrevious->pxNext = pxNewListItem;
 8008fec:	68fb      	ldr	r3, [r7, #12]
 8008fee:	689b      	ldr	r3, [r3, #8]
 8008ff0:	683a      	ldr	r2, [r7, #0]
 8008ff2:	605a      	str	r2, [r3, #4]
	pxIndex->pxPrevious = pxNewListItem;
 8008ff4:	68fb      	ldr	r3, [r7, #12]
 8008ff6:	683a      	ldr	r2, [r7, #0]
 8008ff8:	609a      	str	r2, [r3, #8]

	/* Remember which list the item is in. */
	pxNewListItem->pxContainer = pxList;
 8008ffa:	683b      	ldr	r3, [r7, #0]
 8008ffc:	687a      	ldr	r2, [r7, #4]
 8008ffe:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 8009000:	687b      	ldr	r3, [r7, #4]
 8009002:	681b      	ldr	r3, [r3, #0]
 8009004:	1c5a      	adds	r2, r3, #1
 8009006:	687b      	ldr	r3, [r7, #4]
 8009008:	601a      	str	r2, [r3, #0]
}
 800900a:	bf00      	nop
 800900c:	3714      	adds	r7, #20
 800900e:	46bd      	mov	sp, r7
 8009010:	bc80      	pop	{r7}
 8009012:	4770      	bx	lr

08009014 <vListInsert>:
/*-----------------------------------------------------------*/

void vListInsert( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 8009014:	b480      	push	{r7}
 8009016:	b085      	sub	sp, #20
 8009018:	af00      	add	r7, sp, #0
 800901a:	6078      	str	r0, [r7, #4]
 800901c:	6039      	str	r1, [r7, #0]
ListItem_t *pxIterator;
const TickType_t xValueOfInsertion = pxNewListItem->xItemValue;
 800901e:	683b      	ldr	r3, [r7, #0]
 8009020:	681b      	ldr	r3, [r3, #0]
 8009022:	60bb      	str	r3, [r7, #8]
	new list item should be placed after it.  This ensures that TCBs which are
	stored in ready lists (all of which have the same xItemValue value) get a
	share of the CPU.  However, if the xItemValue is the same as the back marker
	the iteration loop below will not end.  Therefore the value is checked
	first, and the algorithm slightly modified if necessary. */
	if( xValueOfInsertion == portMAX_DELAY )
 8009024:	68bb      	ldr	r3, [r7, #8]
 8009026:	f1b3 3fff 	cmp.w	r3, #4294967295
 800902a:	d103      	bne.n	8009034 <vListInsert+0x20>
	{
		pxIterator = pxList->xListEnd.pxPrevious;
 800902c:	687b      	ldr	r3, [r7, #4]
 800902e:	691b      	ldr	r3, [r3, #16]
 8009030:	60fb      	str	r3, [r7, #12]
 8009032:	e00c      	b.n	800904e <vListInsert+0x3a>
			4) Using a queue or semaphore before it has been initialised or
			   before the scheduler has been started (are interrupts firing
			   before vTaskStartScheduler() has been called?).
		**********************************************************************/

		for( pxIterator = ( ListItem_t * ) &( pxList->xListEnd ); pxIterator->pxNext->xItemValue <= xValueOfInsertion; pxIterator = pxIterator->pxNext ) /*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. *//*lint !e440 The iterator moves to a different value, not xValueOfInsertion. */
 8009034:	687b      	ldr	r3, [r7, #4]
 8009036:	3308      	adds	r3, #8
 8009038:	60fb      	str	r3, [r7, #12]
 800903a:	e002      	b.n	8009042 <vListInsert+0x2e>
 800903c:	68fb      	ldr	r3, [r7, #12]
 800903e:	685b      	ldr	r3, [r3, #4]
 8009040:	60fb      	str	r3, [r7, #12]
 8009042:	68fb      	ldr	r3, [r7, #12]
 8009044:	685b      	ldr	r3, [r3, #4]
 8009046:	681b      	ldr	r3, [r3, #0]
 8009048:	68ba      	ldr	r2, [r7, #8]
 800904a:	429a      	cmp	r2, r3
 800904c:	d2f6      	bcs.n	800903c <vListInsert+0x28>
			/* There is nothing to do here, just iterating to the wanted
			insertion position. */
		}
	}

	pxNewListItem->pxNext = pxIterator->pxNext;
 800904e:	68fb      	ldr	r3, [r7, #12]
 8009050:	685a      	ldr	r2, [r3, #4]
 8009052:	683b      	ldr	r3, [r7, #0]
 8009054:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxNext->pxPrevious = pxNewListItem;
 8009056:	683b      	ldr	r3, [r7, #0]
 8009058:	685b      	ldr	r3, [r3, #4]
 800905a:	683a      	ldr	r2, [r7, #0]
 800905c:	609a      	str	r2, [r3, #8]
	pxNewListItem->pxPrevious = pxIterator;
 800905e:	683b      	ldr	r3, [r7, #0]
 8009060:	68fa      	ldr	r2, [r7, #12]
 8009062:	609a      	str	r2, [r3, #8]
	pxIterator->pxNext = pxNewListItem;
 8009064:	68fb      	ldr	r3, [r7, #12]
 8009066:	683a      	ldr	r2, [r7, #0]
 8009068:	605a      	str	r2, [r3, #4]

	/* Remember which list the item is in.  This allows fast removal of the
	item later. */
	pxNewListItem->pxContainer = pxList;
 800906a:	683b      	ldr	r3, [r7, #0]
 800906c:	687a      	ldr	r2, [r7, #4]
 800906e:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 8009070:	687b      	ldr	r3, [r7, #4]
 8009072:	681b      	ldr	r3, [r3, #0]
 8009074:	1c5a      	adds	r2, r3, #1
 8009076:	687b      	ldr	r3, [r7, #4]
 8009078:	601a      	str	r2, [r3, #0]
}
 800907a:	bf00      	nop
 800907c:	3714      	adds	r7, #20
 800907e:	46bd      	mov	sp, r7
 8009080:	bc80      	pop	{r7}
 8009082:	4770      	bx	lr

08009084 <uxListRemove>:
/*-----------------------------------------------------------*/

UBaseType_t uxListRemove( ListItem_t * const pxItemToRemove )
{
 8009084:	b480      	push	{r7}
 8009086:	b085      	sub	sp, #20
 8009088:	af00      	add	r7, sp, #0
 800908a:	6078      	str	r0, [r7, #4]
/* The list item knows which list it is in.  Obtain the list from the list
item. */
List_t * const pxList = pxItemToRemove->pxContainer;
 800908c:	687b      	ldr	r3, [r7, #4]
 800908e:	691b      	ldr	r3, [r3, #16]
 8009090:	60fb      	str	r3, [r7, #12]

	pxItemToRemove->pxNext->pxPrevious = pxItemToRemove->pxPrevious;
 8009092:	687b      	ldr	r3, [r7, #4]
 8009094:	685b      	ldr	r3, [r3, #4]
 8009096:	687a      	ldr	r2, [r7, #4]
 8009098:	6892      	ldr	r2, [r2, #8]
 800909a:	609a      	str	r2, [r3, #8]
	pxItemToRemove->pxPrevious->pxNext = pxItemToRemove->pxNext;
 800909c:	687b      	ldr	r3, [r7, #4]
 800909e:	689b      	ldr	r3, [r3, #8]
 80090a0:	687a      	ldr	r2, [r7, #4]
 80090a2:	6852      	ldr	r2, [r2, #4]
 80090a4:	605a      	str	r2, [r3, #4]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	/* Make sure the index is left pointing to a valid item. */
	if( pxList->pxIndex == pxItemToRemove )
 80090a6:	68fb      	ldr	r3, [r7, #12]
 80090a8:	685b      	ldr	r3, [r3, #4]
 80090aa:	687a      	ldr	r2, [r7, #4]
 80090ac:	429a      	cmp	r2, r3
 80090ae:	d103      	bne.n	80090b8 <uxListRemove+0x34>
	{
		pxList->pxIndex = pxItemToRemove->pxPrevious;
 80090b0:	687b      	ldr	r3, [r7, #4]
 80090b2:	689a      	ldr	r2, [r3, #8]
 80090b4:	68fb      	ldr	r3, [r7, #12]
 80090b6:	605a      	str	r2, [r3, #4]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxItemToRemove->pxContainer = NULL;
 80090b8:	687b      	ldr	r3, [r7, #4]
 80090ba:	2200      	movs	r2, #0
 80090bc:	611a      	str	r2, [r3, #16]
	( pxList->uxNumberOfItems )--;
 80090be:	68fb      	ldr	r3, [r7, #12]
 80090c0:	681b      	ldr	r3, [r3, #0]
 80090c2:	1e5a      	subs	r2, r3, #1
 80090c4:	68fb      	ldr	r3, [r7, #12]
 80090c6:	601a      	str	r2, [r3, #0]

	return pxList->uxNumberOfItems;
 80090c8:	68fb      	ldr	r3, [r7, #12]
 80090ca:	681b      	ldr	r3, [r3, #0]
}
 80090cc:	4618      	mov	r0, r3
 80090ce:	3714      	adds	r7, #20
 80090d0:	46bd      	mov	sp, r7
 80090d2:	bc80      	pop	{r7}
 80090d4:	4770      	bx	lr

080090d6 <xTaskCreateStatic>:
									const uint32_t ulStackDepth,
									void * const pvParameters,
									UBaseType_t uxPriority,
									StackType_t * const puxStackBuffer,
									StaticTask_t * const pxTaskBuffer )
	{
 80090d6:	b580      	push	{r7, lr}
 80090d8:	b08e      	sub	sp, #56	; 0x38
 80090da:	af04      	add	r7, sp, #16
 80090dc:	60f8      	str	r0, [r7, #12]
 80090de:	60b9      	str	r1, [r7, #8]
 80090e0:	607a      	str	r2, [r7, #4]
 80090e2:	603b      	str	r3, [r7, #0]
	TCB_t *pxNewTCB;
	TaskHandle_t xReturn;

		configASSERT( puxStackBuffer != NULL );
 80090e4:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80090e6:	2b00      	cmp	r3, #0
 80090e8:	d10a      	bne.n	8009100 <xTaskCreateStatic+0x2a>

portFORCE_INLINE static void vPortRaiseBASEPRI( void )
{
uint32_t ulNewBASEPRI;

	__asm volatile
 80090ea:	f04f 0350 	mov.w	r3, #80	; 0x50
 80090ee:	f383 8811 	msr	BASEPRI, r3
 80090f2:	f3bf 8f6f 	isb	sy
 80090f6:	f3bf 8f4f 	dsb	sy
 80090fa:	623b      	str	r3, [r7, #32]
		"	msr basepri, %0											\n" \
		"	isb														\n" \
		"	dsb														\n" \
		:"=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);
}
 80090fc:	bf00      	nop
 80090fe:	e7fe      	b.n	80090fe <xTaskCreateStatic+0x28>
		configASSERT( pxTaskBuffer != NULL );
 8009100:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8009102:	2b00      	cmp	r3, #0
 8009104:	d10a      	bne.n	800911c <xTaskCreateStatic+0x46>
	__asm volatile
 8009106:	f04f 0350 	mov.w	r3, #80	; 0x50
 800910a:	f383 8811 	msr	BASEPRI, r3
 800910e:	f3bf 8f6f 	isb	sy
 8009112:	f3bf 8f4f 	dsb	sy
 8009116:	61fb      	str	r3, [r7, #28]
}
 8009118:	bf00      	nop
 800911a:	e7fe      	b.n	800911a <xTaskCreateStatic+0x44>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticTask_t equals the size of the real task
			structure. */
			volatile size_t xSize = sizeof( StaticTask_t );
 800911c:	2354      	movs	r3, #84	; 0x54
 800911e:	613b      	str	r3, [r7, #16]
			configASSERT( xSize == sizeof( TCB_t ) );
 8009120:	693b      	ldr	r3, [r7, #16]
 8009122:	2b54      	cmp	r3, #84	; 0x54
 8009124:	d00a      	beq.n	800913c <xTaskCreateStatic+0x66>
	__asm volatile
 8009126:	f04f 0350 	mov.w	r3, #80	; 0x50
 800912a:	f383 8811 	msr	BASEPRI, r3
 800912e:	f3bf 8f6f 	isb	sy
 8009132:	f3bf 8f4f 	dsb	sy
 8009136:	61bb      	str	r3, [r7, #24]
}
 8009138:	bf00      	nop
 800913a:	e7fe      	b.n	800913a <xTaskCreateStatic+0x64>
			( void ) xSize; /* Prevent lint warning when configASSERT() is not used. */
 800913c:	693b      	ldr	r3, [r7, #16]
		}
		#endif /* configASSERT_DEFINED */


		if( ( pxTaskBuffer != NULL ) && ( puxStackBuffer != NULL ) )
 800913e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8009140:	2b00      	cmp	r3, #0
 8009142:	d01e      	beq.n	8009182 <xTaskCreateStatic+0xac>
 8009144:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8009146:	2b00      	cmp	r3, #0
 8009148:	d01b      	beq.n	8009182 <xTaskCreateStatic+0xac>
		{
			/* The memory used for the task's TCB and stack are passed into this
			function - use them. */
			pxNewTCB = ( TCB_t * ) pxTaskBuffer; /*lint !e740 !e9087 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 800914a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800914c:	627b      	str	r3, [r7, #36]	; 0x24
			pxNewTCB->pxStack = ( StackType_t * ) puxStackBuffer;
 800914e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8009150:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8009152:	631a      	str	r2, [r3, #48]	; 0x30

			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created statically in case the task is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskSTATICALLY_ALLOCATED_STACK_AND_TCB;
 8009154:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8009156:	2202      	movs	r2, #2
 8009158:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ulStackDepth, pvParameters, uxPriority, &xReturn, pxNewTCB, NULL );
 800915c:	2300      	movs	r3, #0
 800915e:	9303      	str	r3, [sp, #12]
 8009160:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8009162:	9302      	str	r3, [sp, #8]
 8009164:	f107 0314 	add.w	r3, r7, #20
 8009168:	9301      	str	r3, [sp, #4]
 800916a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800916c:	9300      	str	r3, [sp, #0]
 800916e:	683b      	ldr	r3, [r7, #0]
 8009170:	687a      	ldr	r2, [r7, #4]
 8009172:	68b9      	ldr	r1, [r7, #8]
 8009174:	68f8      	ldr	r0, [r7, #12]
 8009176:	f000 f850 	bl	800921a <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 800917a:	6a78      	ldr	r0, [r7, #36]	; 0x24
 800917c:	f000 f8d4 	bl	8009328 <prvAddNewTaskToReadyList>
 8009180:	e001      	b.n	8009186 <xTaskCreateStatic+0xb0>
		}
		else
		{
			xReturn = NULL;
 8009182:	2300      	movs	r3, #0
 8009184:	617b      	str	r3, [r7, #20]
		}

		return xReturn;
 8009186:	697b      	ldr	r3, [r7, #20]
	}
 8009188:	4618      	mov	r0, r3
 800918a:	3728      	adds	r7, #40	; 0x28
 800918c:	46bd      	mov	sp, r7
 800918e:	bd80      	pop	{r7, pc}

08009190 <xTaskCreate>:
							const char * const pcName,		/*lint !e971 Unqualified char types are allowed for strings and single characters only. */
							const configSTACK_DEPTH_TYPE usStackDepth,
							void * const pvParameters,
							UBaseType_t uxPriority,
							TaskHandle_t * const pxCreatedTask )
	{
 8009190:	b580      	push	{r7, lr}
 8009192:	b08c      	sub	sp, #48	; 0x30
 8009194:	af04      	add	r7, sp, #16
 8009196:	60f8      	str	r0, [r7, #12]
 8009198:	60b9      	str	r1, [r7, #8]
 800919a:	603b      	str	r3, [r7, #0]
 800919c:	4613      	mov	r3, r2
 800919e:	80fb      	strh	r3, [r7, #6]
		#else /* portSTACK_GROWTH */
		{
		StackType_t *pxStack;

			/* Allocate space for the stack used by the task being created. */
			pxStack = pvPortMalloc( ( ( ( size_t ) usStackDepth ) * sizeof( StackType_t ) ) ); /*lint !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack and this allocation is the stack. */
 80091a0:	88fb      	ldrh	r3, [r7, #6]
 80091a2:	009b      	lsls	r3, r3, #2
 80091a4:	4618      	mov	r0, r3
 80091a6:	f000 fe83 	bl	8009eb0 <pvPortMalloc>
 80091aa:	6178      	str	r0, [r7, #20]

			if( pxStack != NULL )
 80091ac:	697b      	ldr	r3, [r7, #20]
 80091ae:	2b00      	cmp	r3, #0
 80091b0:	d00e      	beq.n	80091d0 <xTaskCreate+0x40>
			{
				/* Allocate space for the TCB. */
				pxNewTCB = ( TCB_t * ) pvPortMalloc( sizeof( TCB_t ) ); /*lint !e9087 !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack, and the first member of TCB_t is always a pointer to the task's stack. */
 80091b2:	2054      	movs	r0, #84	; 0x54
 80091b4:	f000 fe7c 	bl	8009eb0 <pvPortMalloc>
 80091b8:	61f8      	str	r0, [r7, #28]

				if( pxNewTCB != NULL )
 80091ba:	69fb      	ldr	r3, [r7, #28]
 80091bc:	2b00      	cmp	r3, #0
 80091be:	d003      	beq.n	80091c8 <xTaskCreate+0x38>
				{
					/* Store the stack location in the TCB. */
					pxNewTCB->pxStack = pxStack;
 80091c0:	69fb      	ldr	r3, [r7, #28]
 80091c2:	697a      	ldr	r2, [r7, #20]
 80091c4:	631a      	str	r2, [r3, #48]	; 0x30
 80091c6:	e005      	b.n	80091d4 <xTaskCreate+0x44>
				}
				else
				{
					/* The stack cannot be used as the TCB was not created.  Free
					it again. */
					vPortFree( pxStack );
 80091c8:	6978      	ldr	r0, [r7, #20]
 80091ca:	f000 ff3d 	bl	800a048 <vPortFree>
 80091ce:	e001      	b.n	80091d4 <xTaskCreate+0x44>
				}
			}
			else
			{
				pxNewTCB = NULL;
 80091d0:	2300      	movs	r3, #0
 80091d2:	61fb      	str	r3, [r7, #28]
			}
		}
		#endif /* portSTACK_GROWTH */

		if( pxNewTCB != NULL )
 80091d4:	69fb      	ldr	r3, [r7, #28]
 80091d6:	2b00      	cmp	r3, #0
 80091d8:	d017      	beq.n	800920a <xTaskCreate+0x7a>
		{
			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e9029 !e731 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created dynamically in case it is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB;
 80091da:	69fb      	ldr	r3, [r7, #28]
 80091dc:	2200      	movs	r2, #0
 80091de:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ( uint32_t ) usStackDepth, pvParameters, uxPriority, pxCreatedTask, pxNewTCB, NULL );
 80091e2:	88fa      	ldrh	r2, [r7, #6]
 80091e4:	2300      	movs	r3, #0
 80091e6:	9303      	str	r3, [sp, #12]
 80091e8:	69fb      	ldr	r3, [r7, #28]
 80091ea:	9302      	str	r3, [sp, #8]
 80091ec:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80091ee:	9301      	str	r3, [sp, #4]
 80091f0:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80091f2:	9300      	str	r3, [sp, #0]
 80091f4:	683b      	ldr	r3, [r7, #0]
 80091f6:	68b9      	ldr	r1, [r7, #8]
 80091f8:	68f8      	ldr	r0, [r7, #12]
 80091fa:	f000 f80e 	bl	800921a <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 80091fe:	69f8      	ldr	r0, [r7, #28]
 8009200:	f000 f892 	bl	8009328 <prvAddNewTaskToReadyList>
			xReturn = pdPASS;
 8009204:	2301      	movs	r3, #1
 8009206:	61bb      	str	r3, [r7, #24]
 8009208:	e002      	b.n	8009210 <xTaskCreate+0x80>
		}
		else
		{
			xReturn = errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY;
 800920a:	f04f 33ff 	mov.w	r3, #4294967295
 800920e:	61bb      	str	r3, [r7, #24]
		}

		return xReturn;
 8009210:	69bb      	ldr	r3, [r7, #24]
	}
 8009212:	4618      	mov	r0, r3
 8009214:	3720      	adds	r7, #32
 8009216:	46bd      	mov	sp, r7
 8009218:	bd80      	pop	{r7, pc}

0800921a <prvInitialiseNewTask>:
									void * const pvParameters,
									UBaseType_t uxPriority,
									TaskHandle_t * const pxCreatedTask,
									TCB_t *pxNewTCB,
									const MemoryRegion_t * const xRegions )
{
 800921a:	b580      	push	{r7, lr}
 800921c:	b088      	sub	sp, #32
 800921e:	af00      	add	r7, sp, #0
 8009220:	60f8      	str	r0, [r7, #12]
 8009222:	60b9      	str	r1, [r7, #8]
 8009224:	607a      	str	r2, [r7, #4]
 8009226:	603b      	str	r3, [r7, #0]
	grows from high memory to low (as per the 80x86) or vice versa.
	portSTACK_GROWTH is used to make the result positive or negative as required
	by the port. */
	#if( portSTACK_GROWTH < 0 )
	{
		pxTopOfStack = &( pxNewTCB->pxStack[ ulStackDepth - ( uint32_t ) 1 ] );
 8009228:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800922a:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 800922c:	687b      	ldr	r3, [r7, #4]
 800922e:	f103 4380 	add.w	r3, r3, #1073741824	; 0x40000000
 8009232:	3b01      	subs	r3, #1
 8009234:	009b      	lsls	r3, r3, #2
 8009236:	4413      	add	r3, r2
 8009238:	61bb      	str	r3, [r7, #24]
		pxTopOfStack = ( StackType_t * ) ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack ) & ( ~( ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) ) ); /*lint !e923 !e9033 !e9078 MISRA exception.  Avoiding casts between pointers and integers is not practical.  Size differences accounted for using portPOINTER_SIZE_TYPE type.  Checked by assert(). */
 800923a:	69bb      	ldr	r3, [r7, #24]
 800923c:	f023 0307 	bic.w	r3, r3, #7
 8009240:	61bb      	str	r3, [r7, #24]

		/* Check the alignment of the calculated top of stack is correct. */
		configASSERT( ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack & ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) == 0UL ) );
 8009242:	69bb      	ldr	r3, [r7, #24]
 8009244:	f003 0307 	and.w	r3, r3, #7
 8009248:	2b00      	cmp	r3, #0
 800924a:	d00a      	beq.n	8009262 <prvInitialiseNewTask+0x48>
	__asm volatile
 800924c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8009250:	f383 8811 	msr	BASEPRI, r3
 8009254:	f3bf 8f6f 	isb	sy
 8009258:	f3bf 8f4f 	dsb	sy
 800925c:	617b      	str	r3, [r7, #20]
}
 800925e:	bf00      	nop
 8009260:	e7fe      	b.n	8009260 <prvInitialiseNewTask+0x46>
		pxNewTCB->pxEndOfStack = pxNewTCB->pxStack + ( ulStackDepth - ( uint32_t ) 1 );
	}
	#endif /* portSTACK_GROWTH */

	/* Store the task name in the TCB. */
	if( pcName != NULL )
 8009262:	68bb      	ldr	r3, [r7, #8]
 8009264:	2b00      	cmp	r3, #0
 8009266:	d01f      	beq.n	80092a8 <prvInitialiseNewTask+0x8e>
	{
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 8009268:	2300      	movs	r3, #0
 800926a:	61fb      	str	r3, [r7, #28]
 800926c:	e012      	b.n	8009294 <prvInitialiseNewTask+0x7a>
		{
			pxNewTCB->pcTaskName[ x ] = pcName[ x ];
 800926e:	68ba      	ldr	r2, [r7, #8]
 8009270:	69fb      	ldr	r3, [r7, #28]
 8009272:	4413      	add	r3, r2
 8009274:	7819      	ldrb	r1, [r3, #0]
 8009276:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8009278:	69fb      	ldr	r3, [r7, #28]
 800927a:	4413      	add	r3, r2
 800927c:	3334      	adds	r3, #52	; 0x34
 800927e:	460a      	mov	r2, r1
 8009280:	701a      	strb	r2, [r3, #0]

			/* Don't copy all configMAX_TASK_NAME_LEN if the string is shorter than
			configMAX_TASK_NAME_LEN characters just in case the memory after the
			string is not accessible (extremely unlikely). */
			if( pcName[ x ] == ( char ) 0x00 )
 8009282:	68ba      	ldr	r2, [r7, #8]
 8009284:	69fb      	ldr	r3, [r7, #28]
 8009286:	4413      	add	r3, r2
 8009288:	781b      	ldrb	r3, [r3, #0]
 800928a:	2b00      	cmp	r3, #0
 800928c:	d006      	beq.n	800929c <prvInitialiseNewTask+0x82>
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 800928e:	69fb      	ldr	r3, [r7, #28]
 8009290:	3301      	adds	r3, #1
 8009292:	61fb      	str	r3, [r7, #28]
 8009294:	69fb      	ldr	r3, [r7, #28]
 8009296:	2b0f      	cmp	r3, #15
 8009298:	d9e9      	bls.n	800926e <prvInitialiseNewTask+0x54>
 800929a:	e000      	b.n	800929e <prvInitialiseNewTask+0x84>
			{
				break;
 800929c:	bf00      	nop
			}
		}

		/* Ensure the name string is terminated in the case that the string length
		was greater or equal to configMAX_TASK_NAME_LEN. */
		pxNewTCB->pcTaskName[ configMAX_TASK_NAME_LEN - 1 ] = '\0';
 800929e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80092a0:	2200      	movs	r2, #0
 80092a2:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 80092a6:	e003      	b.n	80092b0 <prvInitialiseNewTask+0x96>
	}
	else
	{
		/* The task has not been given a name, so just ensure there is a NULL
		terminator when it is read out. */
		pxNewTCB->pcTaskName[ 0 ] = 0x00;
 80092a8:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80092aa:	2200      	movs	r2, #0
 80092ac:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
	}

	/* This is used as an array index so must ensure it's not too large.  First
	remove the privilege bit if one is present. */
	if( uxPriority >= ( UBaseType_t ) configMAX_PRIORITIES )
 80092b0:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80092b2:	2b06      	cmp	r3, #6
 80092b4:	d901      	bls.n	80092ba <prvInitialiseNewTask+0xa0>
	{
		uxPriority = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) 1U;
 80092b6:	2306      	movs	r3, #6
 80092b8:	62bb      	str	r3, [r7, #40]	; 0x28
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxNewTCB->uxPriority = uxPriority;
 80092ba:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80092bc:	6aba      	ldr	r2, [r7, #40]	; 0x28
 80092be:	62da      	str	r2, [r3, #44]	; 0x2c
	#if ( configUSE_MUTEXES == 1 )
	{
		pxNewTCB->uxBasePriority = uxPriority;
 80092c0:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80092c2:	6aba      	ldr	r2, [r7, #40]	; 0x28
 80092c4:	645a      	str	r2, [r3, #68]	; 0x44
		pxNewTCB->uxMutexesHeld = 0;
 80092c6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80092c8:	2200      	movs	r2, #0
 80092ca:	649a      	str	r2, [r3, #72]	; 0x48
	}
	#endif /* configUSE_MUTEXES */

	vListInitialiseItem( &( pxNewTCB->xStateListItem ) );
 80092cc:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80092ce:	3304      	adds	r3, #4
 80092d0:	4618      	mov	r0, r3
 80092d2:	f7ff fe70 	bl	8008fb6 <vListInitialiseItem>
	vListInitialiseItem( &( pxNewTCB->xEventListItem ) );
 80092d6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80092d8:	3318      	adds	r3, #24
 80092da:	4618      	mov	r0, r3
 80092dc:	f7ff fe6b 	bl	8008fb6 <vListInitialiseItem>

	/* Set the pxNewTCB as a link back from the ListItem_t.  This is so we can get
	back to	the containing TCB from a generic item in a list. */
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xStateListItem ), pxNewTCB );
 80092e0:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80092e2:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 80092e4:	611a      	str	r2, [r3, #16]

	/* Event lists are always in priority order. */
	listSET_LIST_ITEM_VALUE( &( pxNewTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 80092e6:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80092e8:	f1c3 0207 	rsb	r2, r3, #7
 80092ec:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80092ee:	619a      	str	r2, [r3, #24]
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xEventListItem ), pxNewTCB );
 80092f0:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80092f2:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 80092f4:	625a      	str	r2, [r3, #36]	; 0x24
	}
	#endif

	#if ( configUSE_TASK_NOTIFICATIONS == 1 )
	{
		pxNewTCB->ulNotifiedValue = 0;
 80092f6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80092f8:	2200      	movs	r2, #0
 80092fa:	64da      	str	r2, [r3, #76]	; 0x4c
		pxNewTCB->ucNotifyState = taskNOT_WAITING_NOTIFICATION;
 80092fc:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80092fe:	2200      	movs	r2, #0
 8009300:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
			}
			#endif /* portSTACK_GROWTH */
		}
		#else /* portHAS_STACK_OVERFLOW_CHECKING */
		{
			pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters );
 8009304:	683a      	ldr	r2, [r7, #0]
 8009306:	68f9      	ldr	r1, [r7, #12]
 8009308:	69b8      	ldr	r0, [r7, #24]
 800930a:	f000 fc21 	bl	8009b50 <pxPortInitialiseStack>
 800930e:	4602      	mov	r2, r0
 8009310:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8009312:	601a      	str	r2, [r3, #0]
		}
		#endif /* portHAS_STACK_OVERFLOW_CHECKING */
	}
	#endif /* portUSING_MPU_WRAPPERS */

	if( pxCreatedTask != NULL )
 8009314:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8009316:	2b00      	cmp	r3, #0
 8009318:	d002      	beq.n	8009320 <prvInitialiseNewTask+0x106>
	{
		/* Pass the handle out in an anonymous way.  The handle can be used to
		change the created task's priority, delete the created task, etc.*/
		*pxCreatedTask = ( TaskHandle_t ) pxNewTCB;
 800931a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800931c:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800931e:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 8009320:	bf00      	nop
 8009322:	3720      	adds	r7, #32
 8009324:	46bd      	mov	sp, r7
 8009326:	bd80      	pop	{r7, pc}

08009328 <prvAddNewTaskToReadyList>:
/*-----------------------------------------------------------*/

static void prvAddNewTaskToReadyList( TCB_t *pxNewTCB )
{
 8009328:	b580      	push	{r7, lr}
 800932a:	b082      	sub	sp, #8
 800932c:	af00      	add	r7, sp, #0
 800932e:	6078      	str	r0, [r7, #4]
	/* Ensure interrupts don't access the task lists while the lists are being
	updated. */
	taskENTER_CRITICAL();
 8009330:	f000 fcfc 	bl	8009d2c <vPortEnterCritical>
	{
		uxCurrentNumberOfTasks++;
 8009334:	4b2a      	ldr	r3, [pc, #168]	; (80093e0 <prvAddNewTaskToReadyList+0xb8>)
 8009336:	681b      	ldr	r3, [r3, #0]
 8009338:	3301      	adds	r3, #1
 800933a:	4a29      	ldr	r2, [pc, #164]	; (80093e0 <prvAddNewTaskToReadyList+0xb8>)
 800933c:	6013      	str	r3, [r2, #0]
		if( pxCurrentTCB == NULL )
 800933e:	4b29      	ldr	r3, [pc, #164]	; (80093e4 <prvAddNewTaskToReadyList+0xbc>)
 8009340:	681b      	ldr	r3, [r3, #0]
 8009342:	2b00      	cmp	r3, #0
 8009344:	d109      	bne.n	800935a <prvAddNewTaskToReadyList+0x32>
		{
			/* There are no other tasks, or all the other tasks are in
			the suspended state - make this the current task. */
			pxCurrentTCB = pxNewTCB;
 8009346:	4a27      	ldr	r2, [pc, #156]	; (80093e4 <prvAddNewTaskToReadyList+0xbc>)
 8009348:	687b      	ldr	r3, [r7, #4]
 800934a:	6013      	str	r3, [r2, #0]

			if( uxCurrentNumberOfTasks == ( UBaseType_t ) 1 )
 800934c:	4b24      	ldr	r3, [pc, #144]	; (80093e0 <prvAddNewTaskToReadyList+0xb8>)
 800934e:	681b      	ldr	r3, [r3, #0]
 8009350:	2b01      	cmp	r3, #1
 8009352:	d110      	bne.n	8009376 <prvAddNewTaskToReadyList+0x4e>
			{
				/* This is the first task to be created so do the preliminary
				initialisation required.  We will not recover if this call
				fails, but we will report the failure. */
				prvInitialiseTaskLists();
 8009354:	f000 faba 	bl	80098cc <prvInitialiseTaskLists>
 8009358:	e00d      	b.n	8009376 <prvAddNewTaskToReadyList+0x4e>
		else
		{
			/* If the scheduler is not already running, make this task the
			current task if it is the highest priority task to be created
			so far. */
			if( xSchedulerRunning == pdFALSE )
 800935a:	4b23      	ldr	r3, [pc, #140]	; (80093e8 <prvAddNewTaskToReadyList+0xc0>)
 800935c:	681b      	ldr	r3, [r3, #0]
 800935e:	2b00      	cmp	r3, #0
 8009360:	d109      	bne.n	8009376 <prvAddNewTaskToReadyList+0x4e>
			{
				if( pxCurrentTCB->uxPriority <= pxNewTCB->uxPriority )
 8009362:	4b20      	ldr	r3, [pc, #128]	; (80093e4 <prvAddNewTaskToReadyList+0xbc>)
 8009364:	681b      	ldr	r3, [r3, #0]
 8009366:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8009368:	687b      	ldr	r3, [r7, #4]
 800936a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800936c:	429a      	cmp	r2, r3
 800936e:	d802      	bhi.n	8009376 <prvAddNewTaskToReadyList+0x4e>
				{
					pxCurrentTCB = pxNewTCB;
 8009370:	4a1c      	ldr	r2, [pc, #112]	; (80093e4 <prvAddNewTaskToReadyList+0xbc>)
 8009372:	687b      	ldr	r3, [r7, #4]
 8009374:	6013      	str	r3, [r2, #0]
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}

		uxTaskNumber++;
 8009376:	4b1d      	ldr	r3, [pc, #116]	; (80093ec <prvAddNewTaskToReadyList+0xc4>)
 8009378:	681b      	ldr	r3, [r3, #0]
 800937a:	3301      	adds	r3, #1
 800937c:	4a1b      	ldr	r2, [pc, #108]	; (80093ec <prvAddNewTaskToReadyList+0xc4>)
 800937e:	6013      	str	r3, [r2, #0]
			pxNewTCB->uxTCBNumber = uxTaskNumber;
		}
		#endif /* configUSE_TRACE_FACILITY */
		traceTASK_CREATE( pxNewTCB );

		prvAddTaskToReadyList( pxNewTCB );
 8009380:	687b      	ldr	r3, [r7, #4]
 8009382:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8009384:	2201      	movs	r2, #1
 8009386:	409a      	lsls	r2, r3
 8009388:	4b19      	ldr	r3, [pc, #100]	; (80093f0 <prvAddNewTaskToReadyList+0xc8>)
 800938a:	681b      	ldr	r3, [r3, #0]
 800938c:	4313      	orrs	r3, r2
 800938e:	4a18      	ldr	r2, [pc, #96]	; (80093f0 <prvAddNewTaskToReadyList+0xc8>)
 8009390:	6013      	str	r3, [r2, #0]
 8009392:	687b      	ldr	r3, [r7, #4]
 8009394:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8009396:	4613      	mov	r3, r2
 8009398:	009b      	lsls	r3, r3, #2
 800939a:	4413      	add	r3, r2
 800939c:	009b      	lsls	r3, r3, #2
 800939e:	4a15      	ldr	r2, [pc, #84]	; (80093f4 <prvAddNewTaskToReadyList+0xcc>)
 80093a0:	441a      	add	r2, r3
 80093a2:	687b      	ldr	r3, [r7, #4]
 80093a4:	3304      	adds	r3, #4
 80093a6:	4619      	mov	r1, r3
 80093a8:	4610      	mov	r0, r2
 80093aa:	f7ff fe10 	bl	8008fce <vListInsertEnd>

		portSETUP_TCB( pxNewTCB );
	}
	taskEXIT_CRITICAL();
 80093ae:	f000 fced 	bl	8009d8c <vPortExitCritical>

	if( xSchedulerRunning != pdFALSE )
 80093b2:	4b0d      	ldr	r3, [pc, #52]	; (80093e8 <prvAddNewTaskToReadyList+0xc0>)
 80093b4:	681b      	ldr	r3, [r3, #0]
 80093b6:	2b00      	cmp	r3, #0
 80093b8:	d00e      	beq.n	80093d8 <prvAddNewTaskToReadyList+0xb0>
	{
		/* If the created task is of a higher priority than the current task
		then it should run now. */
		if( pxCurrentTCB->uxPriority < pxNewTCB->uxPriority )
 80093ba:	4b0a      	ldr	r3, [pc, #40]	; (80093e4 <prvAddNewTaskToReadyList+0xbc>)
 80093bc:	681b      	ldr	r3, [r3, #0]
 80093be:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80093c0:	687b      	ldr	r3, [r7, #4]
 80093c2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80093c4:	429a      	cmp	r2, r3
 80093c6:	d207      	bcs.n	80093d8 <prvAddNewTaskToReadyList+0xb0>
		{
			taskYIELD_IF_USING_PREEMPTION();
 80093c8:	4b0b      	ldr	r3, [pc, #44]	; (80093f8 <prvAddNewTaskToReadyList+0xd0>)
 80093ca:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 80093ce:	601a      	str	r2, [r3, #0]
 80093d0:	f3bf 8f4f 	dsb	sy
 80093d4:	f3bf 8f6f 	isb	sy
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 80093d8:	bf00      	nop
 80093da:	3708      	adds	r7, #8
 80093dc:	46bd      	mov	sp, r7
 80093de:	bd80      	pop	{r7, pc}
 80093e0:	20000840 	.word	0x20000840
 80093e4:	20000740 	.word	0x20000740
 80093e8:	2000084c 	.word	0x2000084c
 80093ec:	2000085c 	.word	0x2000085c
 80093f0:	20000848 	.word	0x20000848
 80093f4:	20000744 	.word	0x20000744
 80093f8:	e000ed04 	.word	0xe000ed04

080093fc <vTaskDelay>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelay == 1 )

	void vTaskDelay( const TickType_t xTicksToDelay )
	{
 80093fc:	b580      	push	{r7, lr}
 80093fe:	b084      	sub	sp, #16
 8009400:	af00      	add	r7, sp, #0
 8009402:	6078      	str	r0, [r7, #4]
	BaseType_t xAlreadyYielded = pdFALSE;
 8009404:	2300      	movs	r3, #0
 8009406:	60fb      	str	r3, [r7, #12]

		/* A delay time of zero just forces a reschedule. */
		if( xTicksToDelay > ( TickType_t ) 0U )
 8009408:	687b      	ldr	r3, [r7, #4]
 800940a:	2b00      	cmp	r3, #0
 800940c:	d017      	beq.n	800943e <vTaskDelay+0x42>
		{
			configASSERT( uxSchedulerSuspended == 0 );
 800940e:	4b13      	ldr	r3, [pc, #76]	; (800945c <vTaskDelay+0x60>)
 8009410:	681b      	ldr	r3, [r3, #0]
 8009412:	2b00      	cmp	r3, #0
 8009414:	d00a      	beq.n	800942c <vTaskDelay+0x30>
	__asm volatile
 8009416:	f04f 0350 	mov.w	r3, #80	; 0x50
 800941a:	f383 8811 	msr	BASEPRI, r3
 800941e:	f3bf 8f6f 	isb	sy
 8009422:	f3bf 8f4f 	dsb	sy
 8009426:	60bb      	str	r3, [r7, #8]
}
 8009428:	bf00      	nop
 800942a:	e7fe      	b.n	800942a <vTaskDelay+0x2e>
			vTaskSuspendAll();
 800942c:	f000 f87a 	bl	8009524 <vTaskSuspendAll>
				list or removed from the blocked list until the scheduler
				is resumed.

				This task cannot be in an event list as it is the currently
				executing task. */
				prvAddCurrentTaskToDelayedList( xTicksToDelay, pdFALSE );
 8009430:	2100      	movs	r1, #0
 8009432:	6878      	ldr	r0, [r7, #4]
 8009434:	f000 fb26 	bl	8009a84 <prvAddCurrentTaskToDelayedList>
			}
			xAlreadyYielded = xTaskResumeAll();
 8009438:	f000 f882 	bl	8009540 <xTaskResumeAll>
 800943c:	60f8      	str	r0, [r7, #12]
			mtCOVERAGE_TEST_MARKER();
		}

		/* Force a reschedule if xTaskResumeAll has not already done so, we may
		have put ourselves to sleep. */
		if( xAlreadyYielded == pdFALSE )
 800943e:	68fb      	ldr	r3, [r7, #12]
 8009440:	2b00      	cmp	r3, #0
 8009442:	d107      	bne.n	8009454 <vTaskDelay+0x58>
		{
			portYIELD_WITHIN_API();
 8009444:	4b06      	ldr	r3, [pc, #24]	; (8009460 <vTaskDelay+0x64>)
 8009446:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800944a:	601a      	str	r2, [r3, #0]
 800944c:	f3bf 8f4f 	dsb	sy
 8009450:	f3bf 8f6f 	isb	sy
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
 8009454:	bf00      	nop
 8009456:	3710      	adds	r7, #16
 8009458:	46bd      	mov	sp, r7
 800945a:	bd80      	pop	{r7, pc}
 800945c:	20000868 	.word	0x20000868
 8009460:	e000ed04 	.word	0xe000ed04

08009464 <vTaskStartScheduler>:

#endif /* ( ( INCLUDE_xTaskResumeFromISR == 1 ) && ( INCLUDE_vTaskSuspend == 1 ) ) */
/*-----------------------------------------------------------*/

void vTaskStartScheduler( void )
{
 8009464:	b580      	push	{r7, lr}
 8009466:	b08a      	sub	sp, #40	; 0x28
 8009468:	af04      	add	r7, sp, #16
BaseType_t xReturn;

	/* Add the idle task at the lowest priority. */
	#if( configSUPPORT_STATIC_ALLOCATION == 1 )
	{
		StaticTask_t *pxIdleTaskTCBBuffer = NULL;
 800946a:	2300      	movs	r3, #0
 800946c:	60bb      	str	r3, [r7, #8]
		StackType_t *pxIdleTaskStackBuffer = NULL;
 800946e:	2300      	movs	r3, #0
 8009470:	607b      	str	r3, [r7, #4]
		uint32_t ulIdleTaskStackSize;

		/* The Idle task is created using user provided RAM - obtain the
		address of the RAM then create the idle task. */
		vApplicationGetIdleTaskMemory( &pxIdleTaskTCBBuffer, &pxIdleTaskStackBuffer, &ulIdleTaskStackSize );
 8009472:	463a      	mov	r2, r7
 8009474:	1d39      	adds	r1, r7, #4
 8009476:	f107 0308 	add.w	r3, r7, #8
 800947a:	4618      	mov	r0, r3
 800947c:	f7f8 fafa 	bl	8001a74 <vApplicationGetIdleTaskMemory>
		xIdleTaskHandle = xTaskCreateStatic(	prvIdleTask,
 8009480:	6839      	ldr	r1, [r7, #0]
 8009482:	687b      	ldr	r3, [r7, #4]
 8009484:	68ba      	ldr	r2, [r7, #8]
 8009486:	9202      	str	r2, [sp, #8]
 8009488:	9301      	str	r3, [sp, #4]
 800948a:	2300      	movs	r3, #0
 800948c:	9300      	str	r3, [sp, #0]
 800948e:	2300      	movs	r3, #0
 8009490:	460a      	mov	r2, r1
 8009492:	491e      	ldr	r1, [pc, #120]	; (800950c <vTaskStartScheduler+0xa8>)
 8009494:	481e      	ldr	r0, [pc, #120]	; (8009510 <vTaskStartScheduler+0xac>)
 8009496:	f7ff fe1e 	bl	80090d6 <xTaskCreateStatic>
 800949a:	4603      	mov	r3, r0
 800949c:	4a1d      	ldr	r2, [pc, #116]	; (8009514 <vTaskStartScheduler+0xb0>)
 800949e:	6013      	str	r3, [r2, #0]
												( void * ) NULL, /*lint !e961.  The cast is not redundant for all compilers. */
												portPRIVILEGE_BIT, /* In effect ( tskIDLE_PRIORITY | portPRIVILEGE_BIT ), but tskIDLE_PRIORITY is zero. */
												pxIdleTaskStackBuffer,
												pxIdleTaskTCBBuffer ); /*lint !e961 MISRA exception, justified as it is not a redundant explicit cast to all supported compilers. */

		if( xIdleTaskHandle != NULL )
 80094a0:	4b1c      	ldr	r3, [pc, #112]	; (8009514 <vTaskStartScheduler+0xb0>)
 80094a2:	681b      	ldr	r3, [r3, #0]
 80094a4:	2b00      	cmp	r3, #0
 80094a6:	d002      	beq.n	80094ae <vTaskStartScheduler+0x4a>
		{
			xReturn = pdPASS;
 80094a8:	2301      	movs	r3, #1
 80094aa:	617b      	str	r3, [r7, #20]
 80094ac:	e001      	b.n	80094b2 <vTaskStartScheduler+0x4e>
		}
		else
		{
			xReturn = pdFAIL;
 80094ae:	2300      	movs	r3, #0
 80094b0:	617b      	str	r3, [r7, #20]
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif /* configUSE_TIMERS */

	if( xReturn == pdPASS )
 80094b2:	697b      	ldr	r3, [r7, #20]
 80094b4:	2b01      	cmp	r3, #1
 80094b6:	d116      	bne.n	80094e6 <vTaskStartScheduler+0x82>
	__asm volatile
 80094b8:	f04f 0350 	mov.w	r3, #80	; 0x50
 80094bc:	f383 8811 	msr	BASEPRI, r3
 80094c0:	f3bf 8f6f 	isb	sy
 80094c4:	f3bf 8f4f 	dsb	sy
 80094c8:	613b      	str	r3, [r7, #16]
}
 80094ca:	bf00      	nop
			for additional information. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */

		xNextTaskUnblockTime = portMAX_DELAY;
 80094cc:	4b12      	ldr	r3, [pc, #72]	; (8009518 <vTaskStartScheduler+0xb4>)
 80094ce:	f04f 32ff 	mov.w	r2, #4294967295
 80094d2:	601a      	str	r2, [r3, #0]
		xSchedulerRunning = pdTRUE;
 80094d4:	4b11      	ldr	r3, [pc, #68]	; (800951c <vTaskStartScheduler+0xb8>)
 80094d6:	2201      	movs	r2, #1
 80094d8:	601a      	str	r2, [r3, #0]
		xTickCount = ( TickType_t ) configINITIAL_TICK_COUNT;
 80094da:	4b11      	ldr	r3, [pc, #68]	; (8009520 <vTaskStartScheduler+0xbc>)
 80094dc:	2200      	movs	r2, #0
 80094de:	601a      	str	r2, [r3, #0]

		traceTASK_SWITCHED_IN();

		/* Setting up the timer tick is hardware specific and thus in the
		portable interface. */
		if( xPortStartScheduler() != pdFALSE )
 80094e0:	f000 fbb2 	bl	8009c48 <xPortStartScheduler>
	}

	/* Prevent compiler warnings if INCLUDE_xTaskGetIdleTaskHandle is set to 0,
	meaning xIdleTaskHandle is not used anywhere else. */
	( void ) xIdleTaskHandle;
}
 80094e4:	e00e      	b.n	8009504 <vTaskStartScheduler+0xa0>
		configASSERT( xReturn != errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY );
 80094e6:	697b      	ldr	r3, [r7, #20]
 80094e8:	f1b3 3fff 	cmp.w	r3, #4294967295
 80094ec:	d10a      	bne.n	8009504 <vTaskStartScheduler+0xa0>
	__asm volatile
 80094ee:	f04f 0350 	mov.w	r3, #80	; 0x50
 80094f2:	f383 8811 	msr	BASEPRI, r3
 80094f6:	f3bf 8f6f 	isb	sy
 80094fa:	f3bf 8f4f 	dsb	sy
 80094fe:	60fb      	str	r3, [r7, #12]
}
 8009500:	bf00      	nop
 8009502:	e7fe      	b.n	8009502 <vTaskStartScheduler+0x9e>
}
 8009504:	bf00      	nop
 8009506:	3718      	adds	r7, #24
 8009508:	46bd      	mov	sp, r7
 800950a:	bd80      	pop	{r7, pc}
 800950c:	0800ad18 	.word	0x0800ad18
 8009510:	0800989d 	.word	0x0800989d
 8009514:	20000864 	.word	0x20000864
 8009518:	20000860 	.word	0x20000860
 800951c:	2000084c 	.word	0x2000084c
 8009520:	20000844 	.word	0x20000844

08009524 <vTaskSuspendAll>:
	vPortEndScheduler();
}
/*----------------------------------------------------------*/

void vTaskSuspendAll( void )
{
 8009524:	b480      	push	{r7}
 8009526:	af00      	add	r7, sp, #0
	do not otherwise exhibit real time behaviour. */
	portSOFTWARE_BARRIER();

	/* The scheduler is suspended if uxSchedulerSuspended is non-zero.  An increment
	is used to allow calls to vTaskSuspendAll() to nest. */
	++uxSchedulerSuspended;
 8009528:	4b04      	ldr	r3, [pc, #16]	; (800953c <vTaskSuspendAll+0x18>)
 800952a:	681b      	ldr	r3, [r3, #0]
 800952c:	3301      	adds	r3, #1
 800952e:	4a03      	ldr	r2, [pc, #12]	; (800953c <vTaskSuspendAll+0x18>)
 8009530:	6013      	str	r3, [r2, #0]

	/* Enforces ordering for ports and optimised compilers that may otherwise place
	the above increment elsewhere. */
	portMEMORY_BARRIER();
}
 8009532:	bf00      	nop
 8009534:	46bd      	mov	sp, r7
 8009536:	bc80      	pop	{r7}
 8009538:	4770      	bx	lr
 800953a:	bf00      	nop
 800953c:	20000868 	.word	0x20000868

08009540 <xTaskResumeAll>:

#endif /* configUSE_TICKLESS_IDLE */
/*----------------------------------------------------------*/

BaseType_t xTaskResumeAll( void )
{
 8009540:	b580      	push	{r7, lr}
 8009542:	b084      	sub	sp, #16
 8009544:	af00      	add	r7, sp, #0
TCB_t *pxTCB = NULL;
 8009546:	2300      	movs	r3, #0
 8009548:	60fb      	str	r3, [r7, #12]
BaseType_t xAlreadyYielded = pdFALSE;
 800954a:	2300      	movs	r3, #0
 800954c:	60bb      	str	r3, [r7, #8]

	/* If uxSchedulerSuspended is zero then this function does not match a
	previous call to vTaskSuspendAll(). */
	configASSERT( uxSchedulerSuspended );
 800954e:	4b41      	ldr	r3, [pc, #260]	; (8009654 <xTaskResumeAll+0x114>)
 8009550:	681b      	ldr	r3, [r3, #0]
 8009552:	2b00      	cmp	r3, #0
 8009554:	d10a      	bne.n	800956c <xTaskResumeAll+0x2c>
	__asm volatile
 8009556:	f04f 0350 	mov.w	r3, #80	; 0x50
 800955a:	f383 8811 	msr	BASEPRI, r3
 800955e:	f3bf 8f6f 	isb	sy
 8009562:	f3bf 8f4f 	dsb	sy
 8009566:	603b      	str	r3, [r7, #0]
}
 8009568:	bf00      	nop
 800956a:	e7fe      	b.n	800956a <xTaskResumeAll+0x2a>
	/* It is possible that an ISR caused a task to be removed from an event
	list while the scheduler was suspended.  If this was the case then the
	removed task will have been added to the xPendingReadyList.  Once the
	scheduler has been resumed it is safe to move all the pending ready
	tasks from this list into their appropriate ready list. */
	taskENTER_CRITICAL();
 800956c:	f000 fbde 	bl	8009d2c <vPortEnterCritical>
	{
		--uxSchedulerSuspended;
 8009570:	4b38      	ldr	r3, [pc, #224]	; (8009654 <xTaskResumeAll+0x114>)
 8009572:	681b      	ldr	r3, [r3, #0]
 8009574:	3b01      	subs	r3, #1
 8009576:	4a37      	ldr	r2, [pc, #220]	; (8009654 <xTaskResumeAll+0x114>)
 8009578:	6013      	str	r3, [r2, #0]

		if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 800957a:	4b36      	ldr	r3, [pc, #216]	; (8009654 <xTaskResumeAll+0x114>)
 800957c:	681b      	ldr	r3, [r3, #0]
 800957e:	2b00      	cmp	r3, #0
 8009580:	d161      	bne.n	8009646 <xTaskResumeAll+0x106>
		{
			if( uxCurrentNumberOfTasks > ( UBaseType_t ) 0U )
 8009582:	4b35      	ldr	r3, [pc, #212]	; (8009658 <xTaskResumeAll+0x118>)
 8009584:	681b      	ldr	r3, [r3, #0]
 8009586:	2b00      	cmp	r3, #0
 8009588:	d05d      	beq.n	8009646 <xTaskResumeAll+0x106>
			{
				/* Move any readied tasks from the pending list into the
				appropriate ready list. */
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 800958a:	e02e      	b.n	80095ea <xTaskResumeAll+0xaa>
				{
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xPendingReadyList ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800958c:	4b33      	ldr	r3, [pc, #204]	; (800965c <xTaskResumeAll+0x11c>)
 800958e:	68db      	ldr	r3, [r3, #12]
 8009590:	68db      	ldr	r3, [r3, #12]
 8009592:	60fb      	str	r3, [r7, #12]
					( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 8009594:	68fb      	ldr	r3, [r7, #12]
 8009596:	3318      	adds	r3, #24
 8009598:	4618      	mov	r0, r3
 800959a:	f7ff fd73 	bl	8009084 <uxListRemove>
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 800959e:	68fb      	ldr	r3, [r7, #12]
 80095a0:	3304      	adds	r3, #4
 80095a2:	4618      	mov	r0, r3
 80095a4:	f7ff fd6e 	bl	8009084 <uxListRemove>
					prvAddTaskToReadyList( pxTCB );
 80095a8:	68fb      	ldr	r3, [r7, #12]
 80095aa:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80095ac:	2201      	movs	r2, #1
 80095ae:	409a      	lsls	r2, r3
 80095b0:	4b2b      	ldr	r3, [pc, #172]	; (8009660 <xTaskResumeAll+0x120>)
 80095b2:	681b      	ldr	r3, [r3, #0]
 80095b4:	4313      	orrs	r3, r2
 80095b6:	4a2a      	ldr	r2, [pc, #168]	; (8009660 <xTaskResumeAll+0x120>)
 80095b8:	6013      	str	r3, [r2, #0]
 80095ba:	68fb      	ldr	r3, [r7, #12]
 80095bc:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80095be:	4613      	mov	r3, r2
 80095c0:	009b      	lsls	r3, r3, #2
 80095c2:	4413      	add	r3, r2
 80095c4:	009b      	lsls	r3, r3, #2
 80095c6:	4a27      	ldr	r2, [pc, #156]	; (8009664 <xTaskResumeAll+0x124>)
 80095c8:	441a      	add	r2, r3
 80095ca:	68fb      	ldr	r3, [r7, #12]
 80095cc:	3304      	adds	r3, #4
 80095ce:	4619      	mov	r1, r3
 80095d0:	4610      	mov	r0, r2
 80095d2:	f7ff fcfc 	bl	8008fce <vListInsertEnd>

					/* If the moved task has a priority higher than the current
					task then a yield must be performed. */
					if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 80095d6:	68fb      	ldr	r3, [r7, #12]
 80095d8:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80095da:	4b23      	ldr	r3, [pc, #140]	; (8009668 <xTaskResumeAll+0x128>)
 80095dc:	681b      	ldr	r3, [r3, #0]
 80095de:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80095e0:	429a      	cmp	r2, r3
 80095e2:	d302      	bcc.n	80095ea <xTaskResumeAll+0xaa>
					{
						xYieldPending = pdTRUE;
 80095e4:	4b21      	ldr	r3, [pc, #132]	; (800966c <xTaskResumeAll+0x12c>)
 80095e6:	2201      	movs	r2, #1
 80095e8:	601a      	str	r2, [r3, #0]
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 80095ea:	4b1c      	ldr	r3, [pc, #112]	; (800965c <xTaskResumeAll+0x11c>)
 80095ec:	681b      	ldr	r3, [r3, #0]
 80095ee:	2b00      	cmp	r3, #0
 80095f0:	d1cc      	bne.n	800958c <xTaskResumeAll+0x4c>
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( pxTCB != NULL )
 80095f2:	68fb      	ldr	r3, [r7, #12]
 80095f4:	2b00      	cmp	r3, #0
 80095f6:	d001      	beq.n	80095fc <xTaskResumeAll+0xbc>
					which may have prevented the next unblock time from being
					re-calculated, in which case re-calculate it now.  Mainly
					important for low power tickless implementations, where
					this can prevent an unnecessary exit from low power
					state. */
					prvResetNextTaskUnblockTime();
 80095f8:	f000 fa06 	bl	8009a08 <prvResetNextTaskUnblockTime>
				/* If any ticks occurred while the scheduler was suspended then
				they should be processed now.  This ensures the tick count does
				not	slip, and that any delayed tasks are resumed at the correct
				time. */
				{
					TickType_t xPendedCounts = xPendedTicks; /* Non-volatile copy. */
 80095fc:	4b1c      	ldr	r3, [pc, #112]	; (8009670 <xTaskResumeAll+0x130>)
 80095fe:	681b      	ldr	r3, [r3, #0]
 8009600:	607b      	str	r3, [r7, #4]

					if( xPendedCounts > ( TickType_t ) 0U )
 8009602:	687b      	ldr	r3, [r7, #4]
 8009604:	2b00      	cmp	r3, #0
 8009606:	d010      	beq.n	800962a <xTaskResumeAll+0xea>
					{
						do
						{
							if( xTaskIncrementTick() != pdFALSE )
 8009608:	f000 f836 	bl	8009678 <xTaskIncrementTick>
 800960c:	4603      	mov	r3, r0
 800960e:	2b00      	cmp	r3, #0
 8009610:	d002      	beq.n	8009618 <xTaskResumeAll+0xd8>
							{
								xYieldPending = pdTRUE;
 8009612:	4b16      	ldr	r3, [pc, #88]	; (800966c <xTaskResumeAll+0x12c>)
 8009614:	2201      	movs	r2, #1
 8009616:	601a      	str	r2, [r3, #0]
							}
							else
							{
								mtCOVERAGE_TEST_MARKER();
							}
							--xPendedCounts;
 8009618:	687b      	ldr	r3, [r7, #4]
 800961a:	3b01      	subs	r3, #1
 800961c:	607b      	str	r3, [r7, #4]
						} while( xPendedCounts > ( TickType_t ) 0U );
 800961e:	687b      	ldr	r3, [r7, #4]
 8009620:	2b00      	cmp	r3, #0
 8009622:	d1f1      	bne.n	8009608 <xTaskResumeAll+0xc8>

						xPendedTicks = 0;
 8009624:	4b12      	ldr	r3, [pc, #72]	; (8009670 <xTaskResumeAll+0x130>)
 8009626:	2200      	movs	r2, #0
 8009628:	601a      	str	r2, [r3, #0]
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( xYieldPending != pdFALSE )
 800962a:	4b10      	ldr	r3, [pc, #64]	; (800966c <xTaskResumeAll+0x12c>)
 800962c:	681b      	ldr	r3, [r3, #0]
 800962e:	2b00      	cmp	r3, #0
 8009630:	d009      	beq.n	8009646 <xTaskResumeAll+0x106>
				{
					#if( configUSE_PREEMPTION != 0 )
					{
						xAlreadyYielded = pdTRUE;
 8009632:	2301      	movs	r3, #1
 8009634:	60bb      	str	r3, [r7, #8]
					}
					#endif
					taskYIELD_IF_USING_PREEMPTION();
 8009636:	4b0f      	ldr	r3, [pc, #60]	; (8009674 <xTaskResumeAll+0x134>)
 8009638:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800963c:	601a      	str	r2, [r3, #0]
 800963e:	f3bf 8f4f 	dsb	sy
 8009642:	f3bf 8f6f 	isb	sy
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 8009646:	f000 fba1 	bl	8009d8c <vPortExitCritical>

	return xAlreadyYielded;
 800964a:	68bb      	ldr	r3, [r7, #8]
}
 800964c:	4618      	mov	r0, r3
 800964e:	3710      	adds	r7, #16
 8009650:	46bd      	mov	sp, r7
 8009652:	bd80      	pop	{r7, pc}
 8009654:	20000868 	.word	0x20000868
 8009658:	20000840 	.word	0x20000840
 800965c:	20000800 	.word	0x20000800
 8009660:	20000848 	.word	0x20000848
 8009664:	20000744 	.word	0x20000744
 8009668:	20000740 	.word	0x20000740
 800966c:	20000854 	.word	0x20000854
 8009670:	20000850 	.word	0x20000850
 8009674:	e000ed04 	.word	0xe000ed04

08009678 <xTaskIncrementTick>:

#endif /* INCLUDE_xTaskAbortDelay */
/*----------------------------------------------------------*/

BaseType_t xTaskIncrementTick( void )
{
 8009678:	b580      	push	{r7, lr}
 800967a:	b086      	sub	sp, #24
 800967c:	af00      	add	r7, sp, #0
TCB_t * pxTCB;
TickType_t xItemValue;
BaseType_t xSwitchRequired = pdFALSE;
 800967e:	2300      	movs	r3, #0
 8009680:	617b      	str	r3, [r7, #20]

	/* Called by the portable layer each time a tick interrupt occurs.
	Increments the tick then checks to see if the new tick value will cause any
	tasks to be unblocked. */
	traceTASK_INCREMENT_TICK( xTickCount );
	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8009682:	4b4e      	ldr	r3, [pc, #312]	; (80097bc <xTaskIncrementTick+0x144>)
 8009684:	681b      	ldr	r3, [r3, #0]
 8009686:	2b00      	cmp	r3, #0
 8009688:	f040 808e 	bne.w	80097a8 <xTaskIncrementTick+0x130>
	{
		/* Minor optimisation.  The tick count cannot change in this
		block. */
		const TickType_t xConstTickCount = xTickCount + ( TickType_t ) 1;
 800968c:	4b4c      	ldr	r3, [pc, #304]	; (80097c0 <xTaskIncrementTick+0x148>)
 800968e:	681b      	ldr	r3, [r3, #0]
 8009690:	3301      	adds	r3, #1
 8009692:	613b      	str	r3, [r7, #16]

		/* Increment the RTOS tick, switching the delayed and overflowed
		delayed lists if it wraps to 0. */
		xTickCount = xConstTickCount;
 8009694:	4a4a      	ldr	r2, [pc, #296]	; (80097c0 <xTaskIncrementTick+0x148>)
 8009696:	693b      	ldr	r3, [r7, #16]
 8009698:	6013      	str	r3, [r2, #0]

		if( xConstTickCount == ( TickType_t ) 0U ) /*lint !e774 'if' does not always evaluate to false as it is looking for an overflow. */
 800969a:	693b      	ldr	r3, [r7, #16]
 800969c:	2b00      	cmp	r3, #0
 800969e:	d120      	bne.n	80096e2 <xTaskIncrementTick+0x6a>
		{
			taskSWITCH_DELAYED_LISTS();
 80096a0:	4b48      	ldr	r3, [pc, #288]	; (80097c4 <xTaskIncrementTick+0x14c>)
 80096a2:	681b      	ldr	r3, [r3, #0]
 80096a4:	681b      	ldr	r3, [r3, #0]
 80096a6:	2b00      	cmp	r3, #0
 80096a8:	d00a      	beq.n	80096c0 <xTaskIncrementTick+0x48>
	__asm volatile
 80096aa:	f04f 0350 	mov.w	r3, #80	; 0x50
 80096ae:	f383 8811 	msr	BASEPRI, r3
 80096b2:	f3bf 8f6f 	isb	sy
 80096b6:	f3bf 8f4f 	dsb	sy
 80096ba:	603b      	str	r3, [r7, #0]
}
 80096bc:	bf00      	nop
 80096be:	e7fe      	b.n	80096be <xTaskIncrementTick+0x46>
 80096c0:	4b40      	ldr	r3, [pc, #256]	; (80097c4 <xTaskIncrementTick+0x14c>)
 80096c2:	681b      	ldr	r3, [r3, #0]
 80096c4:	60fb      	str	r3, [r7, #12]
 80096c6:	4b40      	ldr	r3, [pc, #256]	; (80097c8 <xTaskIncrementTick+0x150>)
 80096c8:	681b      	ldr	r3, [r3, #0]
 80096ca:	4a3e      	ldr	r2, [pc, #248]	; (80097c4 <xTaskIncrementTick+0x14c>)
 80096cc:	6013      	str	r3, [r2, #0]
 80096ce:	4a3e      	ldr	r2, [pc, #248]	; (80097c8 <xTaskIncrementTick+0x150>)
 80096d0:	68fb      	ldr	r3, [r7, #12]
 80096d2:	6013      	str	r3, [r2, #0]
 80096d4:	4b3d      	ldr	r3, [pc, #244]	; (80097cc <xTaskIncrementTick+0x154>)
 80096d6:	681b      	ldr	r3, [r3, #0]
 80096d8:	3301      	adds	r3, #1
 80096da:	4a3c      	ldr	r2, [pc, #240]	; (80097cc <xTaskIncrementTick+0x154>)
 80096dc:	6013      	str	r3, [r2, #0]
 80096de:	f000 f993 	bl	8009a08 <prvResetNextTaskUnblockTime>

		/* See if this tick has made a timeout expire.  Tasks are stored in
		the	queue in the order of their wake time - meaning once one task
		has been found whose block time has not expired there is no need to
		look any further down the list. */
		if( xConstTickCount >= xNextTaskUnblockTime )
 80096e2:	4b3b      	ldr	r3, [pc, #236]	; (80097d0 <xTaskIncrementTick+0x158>)
 80096e4:	681b      	ldr	r3, [r3, #0]
 80096e6:	693a      	ldr	r2, [r7, #16]
 80096e8:	429a      	cmp	r2, r3
 80096ea:	d348      	bcc.n	800977e <xTaskIncrementTick+0x106>
		{
			for( ;; )
			{
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 80096ec:	4b35      	ldr	r3, [pc, #212]	; (80097c4 <xTaskIncrementTick+0x14c>)
 80096ee:	681b      	ldr	r3, [r3, #0]
 80096f0:	681b      	ldr	r3, [r3, #0]
 80096f2:	2b00      	cmp	r3, #0
 80096f4:	d104      	bne.n	8009700 <xTaskIncrementTick+0x88>
					/* The delayed list is empty.  Set xNextTaskUnblockTime
					to the maximum possible value so it is extremely
					unlikely that the
					if( xTickCount >= xNextTaskUnblockTime ) test will pass
					next time through. */
					xNextTaskUnblockTime = portMAX_DELAY; /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 80096f6:	4b36      	ldr	r3, [pc, #216]	; (80097d0 <xTaskIncrementTick+0x158>)
 80096f8:	f04f 32ff 	mov.w	r2, #4294967295
 80096fc:	601a      	str	r2, [r3, #0]
					break;
 80096fe:	e03e      	b.n	800977e <xTaskIncrementTick+0x106>
				{
					/* The delayed list is not empty, get the value of the
					item at the head of the delayed list.  This is the time
					at which the task at the head of the delayed list must
					be removed from the Blocked state. */
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8009700:	4b30      	ldr	r3, [pc, #192]	; (80097c4 <xTaskIncrementTick+0x14c>)
 8009702:	681b      	ldr	r3, [r3, #0]
 8009704:	68db      	ldr	r3, [r3, #12]
 8009706:	68db      	ldr	r3, [r3, #12]
 8009708:	60bb      	str	r3, [r7, #8]
					xItemValue = listGET_LIST_ITEM_VALUE( &( pxTCB->xStateListItem ) );
 800970a:	68bb      	ldr	r3, [r7, #8]
 800970c:	685b      	ldr	r3, [r3, #4]
 800970e:	607b      	str	r3, [r7, #4]

					if( xConstTickCount < xItemValue )
 8009710:	693a      	ldr	r2, [r7, #16]
 8009712:	687b      	ldr	r3, [r7, #4]
 8009714:	429a      	cmp	r2, r3
 8009716:	d203      	bcs.n	8009720 <xTaskIncrementTick+0xa8>
						/* It is not time to unblock this item yet, but the
						item value is the time at which the task at the head
						of the blocked list must be removed from the Blocked
						state -	so record the item value in
						xNextTaskUnblockTime. */
						xNextTaskUnblockTime = xItemValue;
 8009718:	4a2d      	ldr	r2, [pc, #180]	; (80097d0 <xTaskIncrementTick+0x158>)
 800971a:	687b      	ldr	r3, [r7, #4]
 800971c:	6013      	str	r3, [r2, #0]
						break; /*lint !e9011 Code structure here is deedmed easier to understand with multiple breaks. */
 800971e:	e02e      	b.n	800977e <xTaskIncrementTick+0x106>
					{
						mtCOVERAGE_TEST_MARKER();
					}

					/* It is time to remove the item from the Blocked state. */
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8009720:	68bb      	ldr	r3, [r7, #8]
 8009722:	3304      	adds	r3, #4
 8009724:	4618      	mov	r0, r3
 8009726:	f7ff fcad 	bl	8009084 <uxListRemove>

					/* Is the task waiting on an event also?  If so remove
					it from the event list. */
					if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) != NULL )
 800972a:	68bb      	ldr	r3, [r7, #8]
 800972c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800972e:	2b00      	cmp	r3, #0
 8009730:	d004      	beq.n	800973c <xTaskIncrementTick+0xc4>
					{
						( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 8009732:	68bb      	ldr	r3, [r7, #8]
 8009734:	3318      	adds	r3, #24
 8009736:	4618      	mov	r0, r3
 8009738:	f7ff fca4 	bl	8009084 <uxListRemove>
						mtCOVERAGE_TEST_MARKER();
					}

					/* Place the unblocked task into the appropriate ready
					list. */
					prvAddTaskToReadyList( pxTCB );
 800973c:	68bb      	ldr	r3, [r7, #8]
 800973e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8009740:	2201      	movs	r2, #1
 8009742:	409a      	lsls	r2, r3
 8009744:	4b23      	ldr	r3, [pc, #140]	; (80097d4 <xTaskIncrementTick+0x15c>)
 8009746:	681b      	ldr	r3, [r3, #0]
 8009748:	4313      	orrs	r3, r2
 800974a:	4a22      	ldr	r2, [pc, #136]	; (80097d4 <xTaskIncrementTick+0x15c>)
 800974c:	6013      	str	r3, [r2, #0]
 800974e:	68bb      	ldr	r3, [r7, #8]
 8009750:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8009752:	4613      	mov	r3, r2
 8009754:	009b      	lsls	r3, r3, #2
 8009756:	4413      	add	r3, r2
 8009758:	009b      	lsls	r3, r3, #2
 800975a:	4a1f      	ldr	r2, [pc, #124]	; (80097d8 <xTaskIncrementTick+0x160>)
 800975c:	441a      	add	r2, r3
 800975e:	68bb      	ldr	r3, [r7, #8]
 8009760:	3304      	adds	r3, #4
 8009762:	4619      	mov	r1, r3
 8009764:	4610      	mov	r0, r2
 8009766:	f7ff fc32 	bl	8008fce <vListInsertEnd>
					{
						/* Preemption is on, but a context switch should
						only be performed if the unblocked task has a
						priority that is equal to or higher than the
						currently executing task. */
						if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 800976a:	68bb      	ldr	r3, [r7, #8]
 800976c:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800976e:	4b1b      	ldr	r3, [pc, #108]	; (80097dc <xTaskIncrementTick+0x164>)
 8009770:	681b      	ldr	r3, [r3, #0]
 8009772:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8009774:	429a      	cmp	r2, r3
 8009776:	d3b9      	bcc.n	80096ec <xTaskIncrementTick+0x74>
						{
							xSwitchRequired = pdTRUE;
 8009778:	2301      	movs	r3, #1
 800977a:	617b      	str	r3, [r7, #20]
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 800977c:	e7b6      	b.n	80096ec <xTaskIncrementTick+0x74>
		/* Tasks of equal priority to the currently running task will share
		processing time (time slice) if preemption is on, and the application
		writer has not explicitly turned time slicing off. */
		#if ( ( configUSE_PREEMPTION == 1 ) && ( configUSE_TIME_SLICING == 1 ) )
		{
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ pxCurrentTCB->uxPriority ] ) ) > ( UBaseType_t ) 1 )
 800977e:	4b17      	ldr	r3, [pc, #92]	; (80097dc <xTaskIncrementTick+0x164>)
 8009780:	681b      	ldr	r3, [r3, #0]
 8009782:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8009784:	4914      	ldr	r1, [pc, #80]	; (80097d8 <xTaskIncrementTick+0x160>)
 8009786:	4613      	mov	r3, r2
 8009788:	009b      	lsls	r3, r3, #2
 800978a:	4413      	add	r3, r2
 800978c:	009b      	lsls	r3, r3, #2
 800978e:	440b      	add	r3, r1
 8009790:	681b      	ldr	r3, [r3, #0]
 8009792:	2b01      	cmp	r3, #1
 8009794:	d901      	bls.n	800979a <xTaskIncrementTick+0x122>
			{
				xSwitchRequired = pdTRUE;
 8009796:	2301      	movs	r3, #1
 8009798:	617b      	str	r3, [r7, #20]
		}
		#endif /* configUSE_TICK_HOOK */

		#if ( configUSE_PREEMPTION == 1 )
		{
			if( xYieldPending != pdFALSE )
 800979a:	4b11      	ldr	r3, [pc, #68]	; (80097e0 <xTaskIncrementTick+0x168>)
 800979c:	681b      	ldr	r3, [r3, #0]
 800979e:	2b00      	cmp	r3, #0
 80097a0:	d007      	beq.n	80097b2 <xTaskIncrementTick+0x13a>
			{
				xSwitchRequired = pdTRUE;
 80097a2:	2301      	movs	r3, #1
 80097a4:	617b      	str	r3, [r7, #20]
 80097a6:	e004      	b.n	80097b2 <xTaskIncrementTick+0x13a>
		}
		#endif /* configUSE_PREEMPTION */
	}
	else
	{
		++xPendedTicks;
 80097a8:	4b0e      	ldr	r3, [pc, #56]	; (80097e4 <xTaskIncrementTick+0x16c>)
 80097aa:	681b      	ldr	r3, [r3, #0]
 80097ac:	3301      	adds	r3, #1
 80097ae:	4a0d      	ldr	r2, [pc, #52]	; (80097e4 <xTaskIncrementTick+0x16c>)
 80097b0:	6013      	str	r3, [r2, #0]
			vApplicationTickHook();
		}
		#endif
	}

	return xSwitchRequired;
 80097b2:	697b      	ldr	r3, [r7, #20]
}
 80097b4:	4618      	mov	r0, r3
 80097b6:	3718      	adds	r7, #24
 80097b8:	46bd      	mov	sp, r7
 80097ba:	bd80      	pop	{r7, pc}
 80097bc:	20000868 	.word	0x20000868
 80097c0:	20000844 	.word	0x20000844
 80097c4:	200007f8 	.word	0x200007f8
 80097c8:	200007fc 	.word	0x200007fc
 80097cc:	20000858 	.word	0x20000858
 80097d0:	20000860 	.word	0x20000860
 80097d4:	20000848 	.word	0x20000848
 80097d8:	20000744 	.word	0x20000744
 80097dc:	20000740 	.word	0x20000740
 80097e0:	20000854 	.word	0x20000854
 80097e4:	20000850 	.word	0x20000850

080097e8 <vTaskSwitchContext>:

#endif /* configUSE_APPLICATION_TASK_TAG */
/*-----------------------------------------------------------*/

void vTaskSwitchContext( void )
{
 80097e8:	b480      	push	{r7}
 80097ea:	b087      	sub	sp, #28
 80097ec:	af00      	add	r7, sp, #0
	if( uxSchedulerSuspended != ( UBaseType_t ) pdFALSE )
 80097ee:	4b26      	ldr	r3, [pc, #152]	; (8009888 <vTaskSwitchContext+0xa0>)
 80097f0:	681b      	ldr	r3, [r3, #0]
 80097f2:	2b00      	cmp	r3, #0
 80097f4:	d003      	beq.n	80097fe <vTaskSwitchContext+0x16>
	{
		/* The scheduler is currently suspended - do not allow a context
		switch. */
		xYieldPending = pdTRUE;
 80097f6:	4b25      	ldr	r3, [pc, #148]	; (800988c <vTaskSwitchContext+0xa4>)
 80097f8:	2201      	movs	r2, #1
 80097fa:	601a      	str	r2, [r3, #0]
			for additional information. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */
	}
}
 80097fc:	e03f      	b.n	800987e <vTaskSwitchContext+0x96>
		xYieldPending = pdFALSE;
 80097fe:	4b23      	ldr	r3, [pc, #140]	; (800988c <vTaskSwitchContext+0xa4>)
 8009800:	2200      	movs	r2, #0
 8009802:	601a      	str	r2, [r3, #0]
		taskSELECT_HIGHEST_PRIORITY_TASK(); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8009804:	4b22      	ldr	r3, [pc, #136]	; (8009890 <vTaskSwitchContext+0xa8>)
 8009806:	681b      	ldr	r3, [r3, #0]
 8009808:	60fb      	str	r3, [r7, #12]
		__asm volatile ( "clz %0, %1" : "=r" ( ucReturn ) : "r" ( ulBitmap ) : "memory" );
 800980a:	68fb      	ldr	r3, [r7, #12]
 800980c:	fab3 f383 	clz	r3, r3
 8009810:	72fb      	strb	r3, [r7, #11]
		return ucReturn;
 8009812:	7afb      	ldrb	r3, [r7, #11]
 8009814:	f1c3 031f 	rsb	r3, r3, #31
 8009818:	617b      	str	r3, [r7, #20]
 800981a:	491e      	ldr	r1, [pc, #120]	; (8009894 <vTaskSwitchContext+0xac>)
 800981c:	697a      	ldr	r2, [r7, #20]
 800981e:	4613      	mov	r3, r2
 8009820:	009b      	lsls	r3, r3, #2
 8009822:	4413      	add	r3, r2
 8009824:	009b      	lsls	r3, r3, #2
 8009826:	440b      	add	r3, r1
 8009828:	681b      	ldr	r3, [r3, #0]
 800982a:	2b00      	cmp	r3, #0
 800982c:	d10a      	bne.n	8009844 <vTaskSwitchContext+0x5c>
	__asm volatile
 800982e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8009832:	f383 8811 	msr	BASEPRI, r3
 8009836:	f3bf 8f6f 	isb	sy
 800983a:	f3bf 8f4f 	dsb	sy
 800983e:	607b      	str	r3, [r7, #4]
}
 8009840:	bf00      	nop
 8009842:	e7fe      	b.n	8009842 <vTaskSwitchContext+0x5a>
 8009844:	697a      	ldr	r2, [r7, #20]
 8009846:	4613      	mov	r3, r2
 8009848:	009b      	lsls	r3, r3, #2
 800984a:	4413      	add	r3, r2
 800984c:	009b      	lsls	r3, r3, #2
 800984e:	4a11      	ldr	r2, [pc, #68]	; (8009894 <vTaskSwitchContext+0xac>)
 8009850:	4413      	add	r3, r2
 8009852:	613b      	str	r3, [r7, #16]
 8009854:	693b      	ldr	r3, [r7, #16]
 8009856:	685b      	ldr	r3, [r3, #4]
 8009858:	685a      	ldr	r2, [r3, #4]
 800985a:	693b      	ldr	r3, [r7, #16]
 800985c:	605a      	str	r2, [r3, #4]
 800985e:	693b      	ldr	r3, [r7, #16]
 8009860:	685a      	ldr	r2, [r3, #4]
 8009862:	693b      	ldr	r3, [r7, #16]
 8009864:	3308      	adds	r3, #8
 8009866:	429a      	cmp	r2, r3
 8009868:	d104      	bne.n	8009874 <vTaskSwitchContext+0x8c>
 800986a:	693b      	ldr	r3, [r7, #16]
 800986c:	685b      	ldr	r3, [r3, #4]
 800986e:	685a      	ldr	r2, [r3, #4]
 8009870:	693b      	ldr	r3, [r7, #16]
 8009872:	605a      	str	r2, [r3, #4]
 8009874:	693b      	ldr	r3, [r7, #16]
 8009876:	685b      	ldr	r3, [r3, #4]
 8009878:	68db      	ldr	r3, [r3, #12]
 800987a:	4a07      	ldr	r2, [pc, #28]	; (8009898 <vTaskSwitchContext+0xb0>)
 800987c:	6013      	str	r3, [r2, #0]
}
 800987e:	bf00      	nop
 8009880:	371c      	adds	r7, #28
 8009882:	46bd      	mov	sp, r7
 8009884:	bc80      	pop	{r7}
 8009886:	4770      	bx	lr
 8009888:	20000868 	.word	0x20000868
 800988c:	20000854 	.word	0x20000854
 8009890:	20000848 	.word	0x20000848
 8009894:	20000744 	.word	0x20000744
 8009898:	20000740 	.word	0x20000740

0800989c <prvIdleTask>:
 *
 * void prvIdleTask( void *pvParameters );
 *
 */
static portTASK_FUNCTION( prvIdleTask, pvParameters )
{
 800989c:	b580      	push	{r7, lr}
 800989e:	b082      	sub	sp, #8
 80098a0:	af00      	add	r7, sp, #0
 80098a2:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* See if any tasks have deleted themselves - if so then the idle task
		is responsible for freeing the deleted task's TCB and stack. */
		prvCheckTasksWaitingTermination();
 80098a4:	f000 f852 	bl	800994c <prvCheckTasksWaitingTermination>

			A critical region is not required here as we are just reading from
			the list, and an occasional incorrect value will not matter.  If
			the ready list at the idle priority contains more than one task
			then a task other than the idle task is ready to execute. */
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ tskIDLE_PRIORITY ] ) ) > ( UBaseType_t ) 1 )
 80098a8:	4b06      	ldr	r3, [pc, #24]	; (80098c4 <prvIdleTask+0x28>)
 80098aa:	681b      	ldr	r3, [r3, #0]
 80098ac:	2b01      	cmp	r3, #1
 80098ae:	d9f9      	bls.n	80098a4 <prvIdleTask+0x8>
			{
				taskYIELD();
 80098b0:	4b05      	ldr	r3, [pc, #20]	; (80098c8 <prvIdleTask+0x2c>)
 80098b2:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 80098b6:	601a      	str	r2, [r3, #0]
 80098b8:	f3bf 8f4f 	dsb	sy
 80098bc:	f3bf 8f6f 	isb	sy
		prvCheckTasksWaitingTermination();
 80098c0:	e7f0      	b.n	80098a4 <prvIdleTask+0x8>
 80098c2:	bf00      	nop
 80098c4:	20000744 	.word	0x20000744
 80098c8:	e000ed04 	.word	0xe000ed04

080098cc <prvInitialiseTaskLists>:

#endif /* portUSING_MPU_WRAPPERS */
/*-----------------------------------------------------------*/

static void prvInitialiseTaskLists( void )
{
 80098cc:	b580      	push	{r7, lr}
 80098ce:	b082      	sub	sp, #8
 80098d0:	af00      	add	r7, sp, #0
UBaseType_t uxPriority;

	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 80098d2:	2300      	movs	r3, #0
 80098d4:	607b      	str	r3, [r7, #4]
 80098d6:	e00c      	b.n	80098f2 <prvInitialiseTaskLists+0x26>
	{
		vListInitialise( &( pxReadyTasksLists[ uxPriority ] ) );
 80098d8:	687a      	ldr	r2, [r7, #4]
 80098da:	4613      	mov	r3, r2
 80098dc:	009b      	lsls	r3, r3, #2
 80098de:	4413      	add	r3, r2
 80098e0:	009b      	lsls	r3, r3, #2
 80098e2:	4a12      	ldr	r2, [pc, #72]	; (800992c <prvInitialiseTaskLists+0x60>)
 80098e4:	4413      	add	r3, r2
 80098e6:	4618      	mov	r0, r3
 80098e8:	f7ff fb46 	bl	8008f78 <vListInitialise>
	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 80098ec:	687b      	ldr	r3, [r7, #4]
 80098ee:	3301      	adds	r3, #1
 80098f0:	607b      	str	r3, [r7, #4]
 80098f2:	687b      	ldr	r3, [r7, #4]
 80098f4:	2b06      	cmp	r3, #6
 80098f6:	d9ef      	bls.n	80098d8 <prvInitialiseTaskLists+0xc>
	}

	vListInitialise( &xDelayedTaskList1 );
 80098f8:	480d      	ldr	r0, [pc, #52]	; (8009930 <prvInitialiseTaskLists+0x64>)
 80098fa:	f7ff fb3d 	bl	8008f78 <vListInitialise>
	vListInitialise( &xDelayedTaskList2 );
 80098fe:	480d      	ldr	r0, [pc, #52]	; (8009934 <prvInitialiseTaskLists+0x68>)
 8009900:	f7ff fb3a 	bl	8008f78 <vListInitialise>
	vListInitialise( &xPendingReadyList );
 8009904:	480c      	ldr	r0, [pc, #48]	; (8009938 <prvInitialiseTaskLists+0x6c>)
 8009906:	f7ff fb37 	bl	8008f78 <vListInitialise>

	#if ( INCLUDE_vTaskDelete == 1 )
	{
		vListInitialise( &xTasksWaitingTermination );
 800990a:	480c      	ldr	r0, [pc, #48]	; (800993c <prvInitialiseTaskLists+0x70>)
 800990c:	f7ff fb34 	bl	8008f78 <vListInitialise>
	}
	#endif /* INCLUDE_vTaskDelete */

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		vListInitialise( &xSuspendedTaskList );
 8009910:	480b      	ldr	r0, [pc, #44]	; (8009940 <prvInitialiseTaskLists+0x74>)
 8009912:	f7ff fb31 	bl	8008f78 <vListInitialise>
	}
	#endif /* INCLUDE_vTaskSuspend */

	/* Start with pxDelayedTaskList using list1 and the pxOverflowDelayedTaskList
	using list2. */
	pxDelayedTaskList = &xDelayedTaskList1;
 8009916:	4b0b      	ldr	r3, [pc, #44]	; (8009944 <prvInitialiseTaskLists+0x78>)
 8009918:	4a05      	ldr	r2, [pc, #20]	; (8009930 <prvInitialiseTaskLists+0x64>)
 800991a:	601a      	str	r2, [r3, #0]
	pxOverflowDelayedTaskList = &xDelayedTaskList2;
 800991c:	4b0a      	ldr	r3, [pc, #40]	; (8009948 <prvInitialiseTaskLists+0x7c>)
 800991e:	4a05      	ldr	r2, [pc, #20]	; (8009934 <prvInitialiseTaskLists+0x68>)
 8009920:	601a      	str	r2, [r3, #0]
}
 8009922:	bf00      	nop
 8009924:	3708      	adds	r7, #8
 8009926:	46bd      	mov	sp, r7
 8009928:	bd80      	pop	{r7, pc}
 800992a:	bf00      	nop
 800992c:	20000744 	.word	0x20000744
 8009930:	200007d0 	.word	0x200007d0
 8009934:	200007e4 	.word	0x200007e4
 8009938:	20000800 	.word	0x20000800
 800993c:	20000814 	.word	0x20000814
 8009940:	2000082c 	.word	0x2000082c
 8009944:	200007f8 	.word	0x200007f8
 8009948:	200007fc 	.word	0x200007fc

0800994c <prvCheckTasksWaitingTermination>:
/*-----------------------------------------------------------*/

static void prvCheckTasksWaitingTermination( void )
{
 800994c:	b580      	push	{r7, lr}
 800994e:	b082      	sub	sp, #8
 8009950:	af00      	add	r7, sp, #0
	{
		TCB_t *pxTCB;

		/* uxDeletedTasksWaitingCleanUp is used to prevent taskENTER_CRITICAL()
		being called too often in the idle task. */
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 8009952:	e019      	b.n	8009988 <prvCheckTasksWaitingTermination+0x3c>
		{
			taskENTER_CRITICAL();
 8009954:	f000 f9ea 	bl	8009d2c <vPortEnterCritical>
			{
				pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xTasksWaitingTermination ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8009958:	4b10      	ldr	r3, [pc, #64]	; (800999c <prvCheckTasksWaitingTermination+0x50>)
 800995a:	68db      	ldr	r3, [r3, #12]
 800995c:	68db      	ldr	r3, [r3, #12]
 800995e:	607b      	str	r3, [r7, #4]
				( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8009960:	687b      	ldr	r3, [r7, #4]
 8009962:	3304      	adds	r3, #4
 8009964:	4618      	mov	r0, r3
 8009966:	f7ff fb8d 	bl	8009084 <uxListRemove>
				--uxCurrentNumberOfTasks;
 800996a:	4b0d      	ldr	r3, [pc, #52]	; (80099a0 <prvCheckTasksWaitingTermination+0x54>)
 800996c:	681b      	ldr	r3, [r3, #0]
 800996e:	3b01      	subs	r3, #1
 8009970:	4a0b      	ldr	r2, [pc, #44]	; (80099a0 <prvCheckTasksWaitingTermination+0x54>)
 8009972:	6013      	str	r3, [r2, #0]
				--uxDeletedTasksWaitingCleanUp;
 8009974:	4b0b      	ldr	r3, [pc, #44]	; (80099a4 <prvCheckTasksWaitingTermination+0x58>)
 8009976:	681b      	ldr	r3, [r3, #0]
 8009978:	3b01      	subs	r3, #1
 800997a:	4a0a      	ldr	r2, [pc, #40]	; (80099a4 <prvCheckTasksWaitingTermination+0x58>)
 800997c:	6013      	str	r3, [r2, #0]
			}
			taskEXIT_CRITICAL();
 800997e:	f000 fa05 	bl	8009d8c <vPortExitCritical>

			prvDeleteTCB( pxTCB );
 8009982:	6878      	ldr	r0, [r7, #4]
 8009984:	f000 f810 	bl	80099a8 <prvDeleteTCB>
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 8009988:	4b06      	ldr	r3, [pc, #24]	; (80099a4 <prvCheckTasksWaitingTermination+0x58>)
 800998a:	681b      	ldr	r3, [r3, #0]
 800998c:	2b00      	cmp	r3, #0
 800998e:	d1e1      	bne.n	8009954 <prvCheckTasksWaitingTermination+0x8>
		}
	}
	#endif /* INCLUDE_vTaskDelete */
}
 8009990:	bf00      	nop
 8009992:	bf00      	nop
 8009994:	3708      	adds	r7, #8
 8009996:	46bd      	mov	sp, r7
 8009998:	bd80      	pop	{r7, pc}
 800999a:	bf00      	nop
 800999c:	20000814 	.word	0x20000814
 80099a0:	20000840 	.word	0x20000840
 80099a4:	20000828 	.word	0x20000828

080099a8 <prvDeleteTCB>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelete == 1 )

	static void prvDeleteTCB( TCB_t *pxTCB )
	{
 80099a8:	b580      	push	{r7, lr}
 80099aa:	b084      	sub	sp, #16
 80099ac:	af00      	add	r7, sp, #0
 80099ae:	6078      	str	r0, [r7, #4]
		#elif( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
		{
			/* The task could have been allocated statically or dynamically, so
			check what was statically allocated before trying to free the
			memory. */
			if( pxTCB->ucStaticallyAllocated == tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB )
 80099b0:	687b      	ldr	r3, [r7, #4]
 80099b2:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 80099b6:	2b00      	cmp	r3, #0
 80099b8:	d108      	bne.n	80099cc <prvDeleteTCB+0x24>
			{
				/* Both the stack and TCB were allocated dynamically, so both
				must be freed. */
				vPortFree( pxTCB->pxStack );
 80099ba:	687b      	ldr	r3, [r7, #4]
 80099bc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80099be:	4618      	mov	r0, r3
 80099c0:	f000 fb42 	bl	800a048 <vPortFree>
				vPortFree( pxTCB );
 80099c4:	6878      	ldr	r0, [r7, #4]
 80099c6:	f000 fb3f 	bl	800a048 <vPortFree>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
	}
 80099ca:	e018      	b.n	80099fe <prvDeleteTCB+0x56>
			else if( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_ONLY )
 80099cc:	687b      	ldr	r3, [r7, #4]
 80099ce:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 80099d2:	2b01      	cmp	r3, #1
 80099d4:	d103      	bne.n	80099de <prvDeleteTCB+0x36>
				vPortFree( pxTCB );
 80099d6:	6878      	ldr	r0, [r7, #4]
 80099d8:	f000 fb36 	bl	800a048 <vPortFree>
	}
 80099dc:	e00f      	b.n	80099fe <prvDeleteTCB+0x56>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
 80099de:	687b      	ldr	r3, [r7, #4]
 80099e0:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 80099e4:	2b02      	cmp	r3, #2
 80099e6:	d00a      	beq.n	80099fe <prvDeleteTCB+0x56>
	__asm volatile
 80099e8:	f04f 0350 	mov.w	r3, #80	; 0x50
 80099ec:	f383 8811 	msr	BASEPRI, r3
 80099f0:	f3bf 8f6f 	isb	sy
 80099f4:	f3bf 8f4f 	dsb	sy
 80099f8:	60fb      	str	r3, [r7, #12]
}
 80099fa:	bf00      	nop
 80099fc:	e7fe      	b.n	80099fc <prvDeleteTCB+0x54>
	}
 80099fe:	bf00      	nop
 8009a00:	3710      	adds	r7, #16
 8009a02:	46bd      	mov	sp, r7
 8009a04:	bd80      	pop	{r7, pc}
	...

08009a08 <prvResetNextTaskUnblockTime>:

#endif /* INCLUDE_vTaskDelete */
/*-----------------------------------------------------------*/

static void prvResetNextTaskUnblockTime( void )
{
 8009a08:	b480      	push	{r7}
 8009a0a:	b083      	sub	sp, #12
 8009a0c:	af00      	add	r7, sp, #0
TCB_t *pxTCB;

	if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8009a0e:	4b0c      	ldr	r3, [pc, #48]	; (8009a40 <prvResetNextTaskUnblockTime+0x38>)
 8009a10:	681b      	ldr	r3, [r3, #0]
 8009a12:	681b      	ldr	r3, [r3, #0]
 8009a14:	2b00      	cmp	r3, #0
 8009a16:	d104      	bne.n	8009a22 <prvResetNextTaskUnblockTime+0x1a>
	{
		/* The new current delayed list is empty.  Set xNextTaskUnblockTime to
		the maximum possible value so it is	extremely unlikely that the
		if( xTickCount >= xNextTaskUnblockTime ) test will pass until
		there is an item in the delayed list. */
		xNextTaskUnblockTime = portMAX_DELAY;
 8009a18:	4b0a      	ldr	r3, [pc, #40]	; (8009a44 <prvResetNextTaskUnblockTime+0x3c>)
 8009a1a:	f04f 32ff 	mov.w	r2, #4294967295
 8009a1e:	601a      	str	r2, [r3, #0]
		which the task at the head of the delayed list should be removed
		from the Blocked state. */
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
	}
}
 8009a20:	e008      	b.n	8009a34 <prvResetNextTaskUnblockTime+0x2c>
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8009a22:	4b07      	ldr	r3, [pc, #28]	; (8009a40 <prvResetNextTaskUnblockTime+0x38>)
 8009a24:	681b      	ldr	r3, [r3, #0]
 8009a26:	68db      	ldr	r3, [r3, #12]
 8009a28:	68db      	ldr	r3, [r3, #12]
 8009a2a:	607b      	str	r3, [r7, #4]
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
 8009a2c:	687b      	ldr	r3, [r7, #4]
 8009a2e:	685b      	ldr	r3, [r3, #4]
 8009a30:	4a04      	ldr	r2, [pc, #16]	; (8009a44 <prvResetNextTaskUnblockTime+0x3c>)
 8009a32:	6013      	str	r3, [r2, #0]
}
 8009a34:	bf00      	nop
 8009a36:	370c      	adds	r7, #12
 8009a38:	46bd      	mov	sp, r7
 8009a3a:	bc80      	pop	{r7}
 8009a3c:	4770      	bx	lr
 8009a3e:	bf00      	nop
 8009a40:	200007f8 	.word	0x200007f8
 8009a44:	20000860 	.word	0x20000860

08009a48 <xTaskGetSchedulerState>:
/*-----------------------------------------------------------*/

#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )

	BaseType_t xTaskGetSchedulerState( void )
	{
 8009a48:	b480      	push	{r7}
 8009a4a:	b083      	sub	sp, #12
 8009a4c:	af00      	add	r7, sp, #0
	BaseType_t xReturn;

		if( xSchedulerRunning == pdFALSE )
 8009a4e:	4b0b      	ldr	r3, [pc, #44]	; (8009a7c <xTaskGetSchedulerState+0x34>)
 8009a50:	681b      	ldr	r3, [r3, #0]
 8009a52:	2b00      	cmp	r3, #0
 8009a54:	d102      	bne.n	8009a5c <xTaskGetSchedulerState+0x14>
		{
			xReturn = taskSCHEDULER_NOT_STARTED;
 8009a56:	2301      	movs	r3, #1
 8009a58:	607b      	str	r3, [r7, #4]
 8009a5a:	e008      	b.n	8009a6e <xTaskGetSchedulerState+0x26>
		}
		else
		{
			if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8009a5c:	4b08      	ldr	r3, [pc, #32]	; (8009a80 <xTaskGetSchedulerState+0x38>)
 8009a5e:	681b      	ldr	r3, [r3, #0]
 8009a60:	2b00      	cmp	r3, #0
 8009a62:	d102      	bne.n	8009a6a <xTaskGetSchedulerState+0x22>
			{
				xReturn = taskSCHEDULER_RUNNING;
 8009a64:	2302      	movs	r3, #2
 8009a66:	607b      	str	r3, [r7, #4]
 8009a68:	e001      	b.n	8009a6e <xTaskGetSchedulerState+0x26>
			}
			else
			{
				xReturn = taskSCHEDULER_SUSPENDED;
 8009a6a:	2300      	movs	r3, #0
 8009a6c:	607b      	str	r3, [r7, #4]
			}
		}

		return xReturn;
 8009a6e:	687b      	ldr	r3, [r7, #4]
	}
 8009a70:	4618      	mov	r0, r3
 8009a72:	370c      	adds	r7, #12
 8009a74:	46bd      	mov	sp, r7
 8009a76:	bc80      	pop	{r7}
 8009a78:	4770      	bx	lr
 8009a7a:	bf00      	nop
 8009a7c:	2000084c 	.word	0x2000084c
 8009a80:	20000868 	.word	0x20000868

08009a84 <prvAddCurrentTaskToDelayedList>:

#endif
/*-----------------------------------------------------------*/

static void prvAddCurrentTaskToDelayedList( TickType_t xTicksToWait, const BaseType_t xCanBlockIndefinitely )
{
 8009a84:	b580      	push	{r7, lr}
 8009a86:	b084      	sub	sp, #16
 8009a88:	af00      	add	r7, sp, #0
 8009a8a:	6078      	str	r0, [r7, #4]
 8009a8c:	6039      	str	r1, [r7, #0]
TickType_t xTimeToWake;
const TickType_t xConstTickCount = xTickCount;
 8009a8e:	4b29      	ldr	r3, [pc, #164]	; (8009b34 <prvAddCurrentTaskToDelayedList+0xb0>)
 8009a90:	681b      	ldr	r3, [r3, #0]
 8009a92:	60fb      	str	r3, [r7, #12]
	}
	#endif

	/* Remove the task from the ready list before adding it to the blocked list
	as the same list item is used for both lists. */
	if( uxListRemove( &( pxCurrentTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 8009a94:	4b28      	ldr	r3, [pc, #160]	; (8009b38 <prvAddCurrentTaskToDelayedList+0xb4>)
 8009a96:	681b      	ldr	r3, [r3, #0]
 8009a98:	3304      	adds	r3, #4
 8009a9a:	4618      	mov	r0, r3
 8009a9c:	f7ff faf2 	bl	8009084 <uxListRemove>
 8009aa0:	4603      	mov	r3, r0
 8009aa2:	2b00      	cmp	r3, #0
 8009aa4:	d10b      	bne.n	8009abe <prvAddCurrentTaskToDelayedList+0x3a>
	{
		/* The current task must be in a ready list, so there is no need to
		check, and the port reset macro can be called directly. */
		portRESET_READY_PRIORITY( pxCurrentTCB->uxPriority, uxTopReadyPriority ); /*lint !e931 pxCurrentTCB cannot change as it is the calling task.  pxCurrentTCB->uxPriority and uxTopReadyPriority cannot change as called with scheduler suspended or in a critical section. */
 8009aa6:	4b24      	ldr	r3, [pc, #144]	; (8009b38 <prvAddCurrentTaskToDelayedList+0xb4>)
 8009aa8:	681b      	ldr	r3, [r3, #0]
 8009aaa:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8009aac:	2201      	movs	r2, #1
 8009aae:	fa02 f303 	lsl.w	r3, r2, r3
 8009ab2:	43da      	mvns	r2, r3
 8009ab4:	4b21      	ldr	r3, [pc, #132]	; (8009b3c <prvAddCurrentTaskToDelayedList+0xb8>)
 8009ab6:	681b      	ldr	r3, [r3, #0]
 8009ab8:	4013      	ands	r3, r2
 8009aba:	4a20      	ldr	r2, [pc, #128]	; (8009b3c <prvAddCurrentTaskToDelayedList+0xb8>)
 8009abc:	6013      	str	r3, [r2, #0]
		mtCOVERAGE_TEST_MARKER();
	}

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		if( ( xTicksToWait == portMAX_DELAY ) && ( xCanBlockIndefinitely != pdFALSE ) )
 8009abe:	687b      	ldr	r3, [r7, #4]
 8009ac0:	f1b3 3fff 	cmp.w	r3, #4294967295
 8009ac4:	d10a      	bne.n	8009adc <prvAddCurrentTaskToDelayedList+0x58>
 8009ac6:	683b      	ldr	r3, [r7, #0]
 8009ac8:	2b00      	cmp	r3, #0
 8009aca:	d007      	beq.n	8009adc <prvAddCurrentTaskToDelayedList+0x58>
		{
			/* Add the task to the suspended task list instead of a delayed task
			list to ensure it is not woken by a timing event.  It will block
			indefinitely. */
			vListInsertEnd( &xSuspendedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8009acc:	4b1a      	ldr	r3, [pc, #104]	; (8009b38 <prvAddCurrentTaskToDelayedList+0xb4>)
 8009ace:	681b      	ldr	r3, [r3, #0]
 8009ad0:	3304      	adds	r3, #4
 8009ad2:	4619      	mov	r1, r3
 8009ad4:	481a      	ldr	r0, [pc, #104]	; (8009b40 <prvAddCurrentTaskToDelayedList+0xbc>)
 8009ad6:	f7ff fa7a 	bl	8008fce <vListInsertEnd>

		/* Avoid compiler warning when INCLUDE_vTaskSuspend is not 1. */
		( void ) xCanBlockIndefinitely;
	}
	#endif /* INCLUDE_vTaskSuspend */
}
 8009ada:	e026      	b.n	8009b2a <prvAddCurrentTaskToDelayedList+0xa6>
			xTimeToWake = xConstTickCount + xTicksToWait;
 8009adc:	68fa      	ldr	r2, [r7, #12]
 8009ade:	687b      	ldr	r3, [r7, #4]
 8009ae0:	4413      	add	r3, r2
 8009ae2:	60bb      	str	r3, [r7, #8]
			listSET_LIST_ITEM_VALUE( &( pxCurrentTCB->xStateListItem ), xTimeToWake );
 8009ae4:	4b14      	ldr	r3, [pc, #80]	; (8009b38 <prvAddCurrentTaskToDelayedList+0xb4>)
 8009ae6:	681b      	ldr	r3, [r3, #0]
 8009ae8:	68ba      	ldr	r2, [r7, #8]
 8009aea:	605a      	str	r2, [r3, #4]
			if( xTimeToWake < xConstTickCount )
 8009aec:	68ba      	ldr	r2, [r7, #8]
 8009aee:	68fb      	ldr	r3, [r7, #12]
 8009af0:	429a      	cmp	r2, r3
 8009af2:	d209      	bcs.n	8009b08 <prvAddCurrentTaskToDelayedList+0x84>
				vListInsert( pxOverflowDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8009af4:	4b13      	ldr	r3, [pc, #76]	; (8009b44 <prvAddCurrentTaskToDelayedList+0xc0>)
 8009af6:	681a      	ldr	r2, [r3, #0]
 8009af8:	4b0f      	ldr	r3, [pc, #60]	; (8009b38 <prvAddCurrentTaskToDelayedList+0xb4>)
 8009afa:	681b      	ldr	r3, [r3, #0]
 8009afc:	3304      	adds	r3, #4
 8009afe:	4619      	mov	r1, r3
 8009b00:	4610      	mov	r0, r2
 8009b02:	f7ff fa87 	bl	8009014 <vListInsert>
}
 8009b06:	e010      	b.n	8009b2a <prvAddCurrentTaskToDelayedList+0xa6>
				vListInsert( pxDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8009b08:	4b0f      	ldr	r3, [pc, #60]	; (8009b48 <prvAddCurrentTaskToDelayedList+0xc4>)
 8009b0a:	681a      	ldr	r2, [r3, #0]
 8009b0c:	4b0a      	ldr	r3, [pc, #40]	; (8009b38 <prvAddCurrentTaskToDelayedList+0xb4>)
 8009b0e:	681b      	ldr	r3, [r3, #0]
 8009b10:	3304      	adds	r3, #4
 8009b12:	4619      	mov	r1, r3
 8009b14:	4610      	mov	r0, r2
 8009b16:	f7ff fa7d 	bl	8009014 <vListInsert>
				if( xTimeToWake < xNextTaskUnblockTime )
 8009b1a:	4b0c      	ldr	r3, [pc, #48]	; (8009b4c <prvAddCurrentTaskToDelayedList+0xc8>)
 8009b1c:	681b      	ldr	r3, [r3, #0]
 8009b1e:	68ba      	ldr	r2, [r7, #8]
 8009b20:	429a      	cmp	r2, r3
 8009b22:	d202      	bcs.n	8009b2a <prvAddCurrentTaskToDelayedList+0xa6>
					xNextTaskUnblockTime = xTimeToWake;
 8009b24:	4a09      	ldr	r2, [pc, #36]	; (8009b4c <prvAddCurrentTaskToDelayedList+0xc8>)
 8009b26:	68bb      	ldr	r3, [r7, #8]
 8009b28:	6013      	str	r3, [r2, #0]
}
 8009b2a:	bf00      	nop
 8009b2c:	3710      	adds	r7, #16
 8009b2e:	46bd      	mov	sp, r7
 8009b30:	bd80      	pop	{r7, pc}
 8009b32:	bf00      	nop
 8009b34:	20000844 	.word	0x20000844
 8009b38:	20000740 	.word	0x20000740
 8009b3c:	20000848 	.word	0x20000848
 8009b40:	2000082c 	.word	0x2000082c
 8009b44:	200007fc 	.word	0x200007fc
 8009b48:	200007f8 	.word	0x200007f8
 8009b4c:	20000860 	.word	0x20000860

08009b50 <pxPortInitialiseStack>:

/*
 * See header file for description.
 */
StackType_t *pxPortInitialiseStack( StackType_t *pxTopOfStack, TaskFunction_t pxCode, void *pvParameters )
{
 8009b50:	b480      	push	{r7}
 8009b52:	b085      	sub	sp, #20
 8009b54:	af00      	add	r7, sp, #0
 8009b56:	60f8      	str	r0, [r7, #12]
 8009b58:	60b9      	str	r1, [r7, #8]
 8009b5a:	607a      	str	r2, [r7, #4]
	/* Simulate the stack frame as it would be created by a context switch
	interrupt. */
	pxTopOfStack--; /* Offset added to account for the way the MCU uses the stack on entry/exit of interrupts. */
 8009b5c:	68fb      	ldr	r3, [r7, #12]
 8009b5e:	3b04      	subs	r3, #4
 8009b60:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = portINITIAL_XPSR;	/* xPSR */
 8009b62:	68fb      	ldr	r3, [r7, #12]
 8009b64:	f04f 7280 	mov.w	r2, #16777216	; 0x1000000
 8009b68:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 8009b6a:	68fb      	ldr	r3, [r7, #12]
 8009b6c:	3b04      	subs	r3, #4
 8009b6e:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( ( StackType_t ) pxCode ) & portSTART_ADDRESS_MASK;	/* PC */
 8009b70:	68bb      	ldr	r3, [r7, #8]
 8009b72:	f023 0201 	bic.w	r2, r3, #1
 8009b76:	68fb      	ldr	r3, [r7, #12]
 8009b78:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 8009b7a:	68fb      	ldr	r3, [r7, #12]
 8009b7c:	3b04      	subs	r3, #4
 8009b7e:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) portTASK_RETURN_ADDRESS;	/* LR */
 8009b80:	4a08      	ldr	r2, [pc, #32]	; (8009ba4 <pxPortInitialiseStack+0x54>)
 8009b82:	68fb      	ldr	r3, [r7, #12]
 8009b84:	601a      	str	r2, [r3, #0]
	pxTopOfStack -= 5;	/* R12, R3, R2 and R1. */
 8009b86:	68fb      	ldr	r3, [r7, #12]
 8009b88:	3b14      	subs	r3, #20
 8009b8a:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) pvParameters;	/* R0 */
 8009b8c:	687a      	ldr	r2, [r7, #4]
 8009b8e:	68fb      	ldr	r3, [r7, #12]
 8009b90:	601a      	str	r2, [r3, #0]
	pxTopOfStack -= 8;	/* R11, R10, R9, R8, R7, R6, R5 and R4. */
 8009b92:	68fb      	ldr	r3, [r7, #12]
 8009b94:	3b20      	subs	r3, #32
 8009b96:	60fb      	str	r3, [r7, #12]

	return pxTopOfStack;
 8009b98:	68fb      	ldr	r3, [r7, #12]
}
 8009b9a:	4618      	mov	r0, r3
 8009b9c:	3714      	adds	r7, #20
 8009b9e:	46bd      	mov	sp, r7
 8009ba0:	bc80      	pop	{r7}
 8009ba2:	4770      	bx	lr
 8009ba4:	08009ba9 	.word	0x08009ba9

08009ba8 <prvTaskExitError>:
/*-----------------------------------------------------------*/

static void prvTaskExitError( void )
{
 8009ba8:	b480      	push	{r7}
 8009baa:	b085      	sub	sp, #20
 8009bac:	af00      	add	r7, sp, #0
volatile uint32_t ulDummy = 0UL;
 8009bae:	2300      	movs	r3, #0
 8009bb0:	607b      	str	r3, [r7, #4]
	its caller as there is nothing to return to.  If a task wants to exit it
	should instead call vTaskDelete( NULL ).

	Artificially force an assert() to be triggered if configASSERT() is
	defined, then stop here so application writers can catch the error. */
	configASSERT( uxCriticalNesting == ~0UL );
 8009bb2:	4b12      	ldr	r3, [pc, #72]	; (8009bfc <prvTaskExitError+0x54>)
 8009bb4:	681b      	ldr	r3, [r3, #0]
 8009bb6:	f1b3 3fff 	cmp.w	r3, #4294967295
 8009bba:	d00a      	beq.n	8009bd2 <prvTaskExitError+0x2a>
	__asm volatile
 8009bbc:	f04f 0350 	mov.w	r3, #80	; 0x50
 8009bc0:	f383 8811 	msr	BASEPRI, r3
 8009bc4:	f3bf 8f6f 	isb	sy
 8009bc8:	f3bf 8f4f 	dsb	sy
 8009bcc:	60fb      	str	r3, [r7, #12]
}
 8009bce:	bf00      	nop
 8009bd0:	e7fe      	b.n	8009bd0 <prvTaskExitError+0x28>
	__asm volatile
 8009bd2:	f04f 0350 	mov.w	r3, #80	; 0x50
 8009bd6:	f383 8811 	msr	BASEPRI, r3
 8009bda:	f3bf 8f6f 	isb	sy
 8009bde:	f3bf 8f4f 	dsb	sy
 8009be2:	60bb      	str	r3, [r7, #8]
}
 8009be4:	bf00      	nop
	portDISABLE_INTERRUPTS();
	while( ulDummy == 0 )
 8009be6:	bf00      	nop
 8009be8:	687b      	ldr	r3, [r7, #4]
 8009bea:	2b00      	cmp	r3, #0
 8009bec:	d0fc      	beq.n	8009be8 <prvTaskExitError+0x40>
		about code appearing after this function is called - making ulDummy
		volatile makes the compiler think the function could return and
		therefore not output an 'unreachable code' warning for code that appears
		after it. */
	}
}
 8009bee:	bf00      	nop
 8009bf0:	bf00      	nop
 8009bf2:	3714      	adds	r7, #20
 8009bf4:	46bd      	mov	sp, r7
 8009bf6:	bc80      	pop	{r7}
 8009bf8:	4770      	bx	lr
 8009bfa:	bf00      	nop
 8009bfc:	20000014 	.word	0x20000014

08009c00 <SVC_Handler>:
/*-----------------------------------------------------------*/

void vPortSVCHandler( void )
{
	__asm volatile (
 8009c00:	4b07      	ldr	r3, [pc, #28]	; (8009c20 <pxCurrentTCBConst2>)
 8009c02:	6819      	ldr	r1, [r3, #0]
 8009c04:	6808      	ldr	r0, [r1, #0]
 8009c06:	e8b0 0ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp}
 8009c0a:	f380 8809 	msr	PSP, r0
 8009c0e:	f3bf 8f6f 	isb	sy
 8009c12:	f04f 0000 	mov.w	r0, #0
 8009c16:	f380 8811 	msr	BASEPRI, r0
 8009c1a:	f04e 0e0d 	orr.w	lr, lr, #13
 8009c1e:	4770      	bx	lr

08009c20 <pxCurrentTCBConst2>:
 8009c20:	20000740 	.word	0x20000740
					"	bx r14							\n"
					"									\n"
					"	.align 4						\n"
					"pxCurrentTCBConst2: .word pxCurrentTCB				\n"
				);
}
 8009c24:	bf00      	nop
 8009c26:	bf00      	nop

08009c28 <prvPortStartFirstTask>:
/*-----------------------------------------------------------*/

static void prvPortStartFirstTask( void )
{
	__asm volatile(
 8009c28:	4806      	ldr	r0, [pc, #24]	; (8009c44 <prvPortStartFirstTask+0x1c>)
 8009c2a:	6800      	ldr	r0, [r0, #0]
 8009c2c:	6800      	ldr	r0, [r0, #0]
 8009c2e:	f380 8808 	msr	MSP, r0
 8009c32:	b662      	cpsie	i
 8009c34:	b661      	cpsie	f
 8009c36:	f3bf 8f4f 	dsb	sy
 8009c3a:	f3bf 8f6f 	isb	sy
 8009c3e:	df00      	svc	0
 8009c40:	bf00      	nop
					" dsb					\n"
					" isb					\n"
					" svc 0					\n" /* System call to start first task. */
					" nop					\n"
				);
}
 8009c42:	bf00      	nop
 8009c44:	e000ed08 	.word	0xe000ed08

08009c48 <xPortStartScheduler>:

/*
 * See header file for description.
 */
BaseType_t xPortStartScheduler( void )
{
 8009c48:	b580      	push	{r7, lr}
 8009c4a:	b084      	sub	sp, #16
 8009c4c:	af00      	add	r7, sp, #0
	configASSERT( configMAX_SYSCALL_INTERRUPT_PRIORITY );

	#if( configASSERT_DEFINED == 1 )
	{
		volatile uint32_t ulOriginalPriority;
		volatile uint8_t * const pucFirstUserPriorityRegister = ( volatile uint8_t * const ) ( portNVIC_IP_REGISTERS_OFFSET_16 + portFIRST_USER_INTERRUPT_NUMBER );
 8009c4e:	4b32      	ldr	r3, [pc, #200]	; (8009d18 <xPortStartScheduler+0xd0>)
 8009c50:	60fb      	str	r3, [r7, #12]
		functions can be called.  ISR safe functions are those that end in
		"FromISR".  FreeRTOS maintains separate thread and ISR API functions to
		ensure interrupt entry is as fast and simple as possible.

		Save the interrupt priority value that is about to be clobbered. */
		ulOriginalPriority = *pucFirstUserPriorityRegister;
 8009c52:	68fb      	ldr	r3, [r7, #12]
 8009c54:	781b      	ldrb	r3, [r3, #0]
 8009c56:	b2db      	uxtb	r3, r3
 8009c58:	607b      	str	r3, [r7, #4]

		/* Determine the number of priority bits available.  First write to all
		possible bits. */
		*pucFirstUserPriorityRegister = portMAX_8_BIT_VALUE;
 8009c5a:	68fb      	ldr	r3, [r7, #12]
 8009c5c:	22ff      	movs	r2, #255	; 0xff
 8009c5e:	701a      	strb	r2, [r3, #0]

		/* Read the value back to see how many bits stuck. */
		ucMaxPriorityValue = *pucFirstUserPriorityRegister;
 8009c60:	68fb      	ldr	r3, [r7, #12]
 8009c62:	781b      	ldrb	r3, [r3, #0]
 8009c64:	b2db      	uxtb	r3, r3
 8009c66:	70fb      	strb	r3, [r7, #3]

		/* Use the same mask on the maximum system call priority. */
		ucMaxSysCallPriority = configMAX_SYSCALL_INTERRUPT_PRIORITY & ucMaxPriorityValue;
 8009c68:	78fb      	ldrb	r3, [r7, #3]
 8009c6a:	b2db      	uxtb	r3, r3
 8009c6c:	f003 0350 	and.w	r3, r3, #80	; 0x50
 8009c70:	b2da      	uxtb	r2, r3
 8009c72:	4b2a      	ldr	r3, [pc, #168]	; (8009d1c <xPortStartScheduler+0xd4>)
 8009c74:	701a      	strb	r2, [r3, #0]

		/* Calculate the maximum acceptable priority group value for the number
		of bits read back. */
		ulMaxPRIGROUPValue = portMAX_PRIGROUP_BITS;
 8009c76:	4b2a      	ldr	r3, [pc, #168]	; (8009d20 <xPortStartScheduler+0xd8>)
 8009c78:	2207      	movs	r2, #7
 8009c7a:	601a      	str	r2, [r3, #0]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 8009c7c:	e009      	b.n	8009c92 <xPortStartScheduler+0x4a>
		{
			ulMaxPRIGROUPValue--;
 8009c7e:	4b28      	ldr	r3, [pc, #160]	; (8009d20 <xPortStartScheduler+0xd8>)
 8009c80:	681b      	ldr	r3, [r3, #0]
 8009c82:	3b01      	subs	r3, #1
 8009c84:	4a26      	ldr	r2, [pc, #152]	; (8009d20 <xPortStartScheduler+0xd8>)
 8009c86:	6013      	str	r3, [r2, #0]
			ucMaxPriorityValue <<= ( uint8_t ) 0x01;
 8009c88:	78fb      	ldrb	r3, [r7, #3]
 8009c8a:	b2db      	uxtb	r3, r3
 8009c8c:	005b      	lsls	r3, r3, #1
 8009c8e:	b2db      	uxtb	r3, r3
 8009c90:	70fb      	strb	r3, [r7, #3]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 8009c92:	78fb      	ldrb	r3, [r7, #3]
 8009c94:	b2db      	uxtb	r3, r3
 8009c96:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8009c9a:	2b80      	cmp	r3, #128	; 0x80
 8009c9c:	d0ef      	beq.n	8009c7e <xPortStartScheduler+0x36>
		#ifdef configPRIO_BITS
		{
			/* Check the FreeRTOS configuration that defines the number of
			priority bits matches the number of priority bits actually queried
			from the hardware. */
			configASSERT( ( portMAX_PRIGROUP_BITS - ulMaxPRIGROUPValue ) == configPRIO_BITS );
 8009c9e:	4b20      	ldr	r3, [pc, #128]	; (8009d20 <xPortStartScheduler+0xd8>)
 8009ca0:	681b      	ldr	r3, [r3, #0]
 8009ca2:	f1c3 0307 	rsb	r3, r3, #7
 8009ca6:	2b04      	cmp	r3, #4
 8009ca8:	d00a      	beq.n	8009cc0 <xPortStartScheduler+0x78>
	__asm volatile
 8009caa:	f04f 0350 	mov.w	r3, #80	; 0x50
 8009cae:	f383 8811 	msr	BASEPRI, r3
 8009cb2:	f3bf 8f6f 	isb	sy
 8009cb6:	f3bf 8f4f 	dsb	sy
 8009cba:	60bb      	str	r3, [r7, #8]
}
 8009cbc:	bf00      	nop
 8009cbe:	e7fe      	b.n	8009cbe <xPortStartScheduler+0x76>
		}
		#endif

		/* Shift the priority group value back to its position within the AIRCR
		register. */
		ulMaxPRIGROUPValue <<= portPRIGROUP_SHIFT;
 8009cc0:	4b17      	ldr	r3, [pc, #92]	; (8009d20 <xPortStartScheduler+0xd8>)
 8009cc2:	681b      	ldr	r3, [r3, #0]
 8009cc4:	021b      	lsls	r3, r3, #8
 8009cc6:	4a16      	ldr	r2, [pc, #88]	; (8009d20 <xPortStartScheduler+0xd8>)
 8009cc8:	6013      	str	r3, [r2, #0]
		ulMaxPRIGROUPValue &= portPRIORITY_GROUP_MASK;
 8009cca:	4b15      	ldr	r3, [pc, #84]	; (8009d20 <xPortStartScheduler+0xd8>)
 8009ccc:	681b      	ldr	r3, [r3, #0]
 8009cce:	f403 63e0 	and.w	r3, r3, #1792	; 0x700
 8009cd2:	4a13      	ldr	r2, [pc, #76]	; (8009d20 <xPortStartScheduler+0xd8>)
 8009cd4:	6013      	str	r3, [r2, #0]

		/* Restore the clobbered interrupt priority register to its original
		value. */
		*pucFirstUserPriorityRegister = ulOriginalPriority;
 8009cd6:	687b      	ldr	r3, [r7, #4]
 8009cd8:	b2da      	uxtb	r2, r3
 8009cda:	68fb      	ldr	r3, [r7, #12]
 8009cdc:	701a      	strb	r2, [r3, #0]
	}
	#endif /* conifgASSERT_DEFINED */

	/* Make PendSV and SysTick the lowest priority interrupts. */
	portNVIC_SYSPRI2_REG |= portNVIC_PENDSV_PRI;
 8009cde:	4b11      	ldr	r3, [pc, #68]	; (8009d24 <xPortStartScheduler+0xdc>)
 8009ce0:	681b      	ldr	r3, [r3, #0]
 8009ce2:	4a10      	ldr	r2, [pc, #64]	; (8009d24 <xPortStartScheduler+0xdc>)
 8009ce4:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8009ce8:	6013      	str	r3, [r2, #0]
	portNVIC_SYSPRI2_REG |= portNVIC_SYSTICK_PRI;
 8009cea:	4b0e      	ldr	r3, [pc, #56]	; (8009d24 <xPortStartScheduler+0xdc>)
 8009cec:	681b      	ldr	r3, [r3, #0]
 8009cee:	4a0d      	ldr	r2, [pc, #52]	; (8009d24 <xPortStartScheduler+0xdc>)
 8009cf0:	f043 4370 	orr.w	r3, r3, #4026531840	; 0xf0000000
 8009cf4:	6013      	str	r3, [r2, #0]

	/* Start the timer that generates the tick ISR.  Interrupts are disabled
	here already. */
	vPortSetupTimerInterrupt();
 8009cf6:	f000 f8b9 	bl	8009e6c <vPortSetupTimerInterrupt>

	/* Initialise the critical nesting count ready for the first task. */
	uxCriticalNesting = 0;
 8009cfa:	4b0b      	ldr	r3, [pc, #44]	; (8009d28 <xPortStartScheduler+0xe0>)
 8009cfc:	2200      	movs	r2, #0
 8009cfe:	601a      	str	r2, [r3, #0]

	/* Start the first task. */
	prvPortStartFirstTask();
 8009d00:	f7ff ff92 	bl	8009c28 <prvPortStartFirstTask>
	exit error function to prevent compiler warnings about a static function
	not being called in the case that the application writer overrides this
	functionality by defining configTASK_RETURN_ADDRESS.  Call
	vTaskSwitchContext() so link time optimisation does not remove the
	symbol. */
	vTaskSwitchContext();
 8009d04:	f7ff fd70 	bl	80097e8 <vTaskSwitchContext>
	prvTaskExitError();
 8009d08:	f7ff ff4e 	bl	8009ba8 <prvTaskExitError>

	/* Should not get here! */
	return 0;
 8009d0c:	2300      	movs	r3, #0
}
 8009d0e:	4618      	mov	r0, r3
 8009d10:	3710      	adds	r7, #16
 8009d12:	46bd      	mov	sp, r7
 8009d14:	bd80      	pop	{r7, pc}
 8009d16:	bf00      	nop
 8009d18:	e000e400 	.word	0xe000e400
 8009d1c:	2000086c 	.word	0x2000086c
 8009d20:	20000870 	.word	0x20000870
 8009d24:	e000ed20 	.word	0xe000ed20
 8009d28:	20000014 	.word	0x20000014

08009d2c <vPortEnterCritical>:
	configASSERT( uxCriticalNesting == 1000UL );
}
/*-----------------------------------------------------------*/

void vPortEnterCritical( void )
{
 8009d2c:	b480      	push	{r7}
 8009d2e:	b083      	sub	sp, #12
 8009d30:	af00      	add	r7, sp, #0
	__asm volatile
 8009d32:	f04f 0350 	mov.w	r3, #80	; 0x50
 8009d36:	f383 8811 	msr	BASEPRI, r3
 8009d3a:	f3bf 8f6f 	isb	sy
 8009d3e:	f3bf 8f4f 	dsb	sy
 8009d42:	607b      	str	r3, [r7, #4]
}
 8009d44:	bf00      	nop
	portDISABLE_INTERRUPTS();
	uxCriticalNesting++;
 8009d46:	4b0f      	ldr	r3, [pc, #60]	; (8009d84 <vPortEnterCritical+0x58>)
 8009d48:	681b      	ldr	r3, [r3, #0]
 8009d4a:	3301      	adds	r3, #1
 8009d4c:	4a0d      	ldr	r2, [pc, #52]	; (8009d84 <vPortEnterCritical+0x58>)
 8009d4e:	6013      	str	r3, [r2, #0]
	/* This is not the interrupt safe version of the enter critical function so
	assert() if it is being called from an interrupt context.  Only API
	functions that end in "FromISR" can be used in an interrupt.  Only assert if
	the critical nesting count is 1 to protect against recursive calls if the
	assert function also uses a critical section. */
	if( uxCriticalNesting == 1 )
 8009d50:	4b0c      	ldr	r3, [pc, #48]	; (8009d84 <vPortEnterCritical+0x58>)
 8009d52:	681b      	ldr	r3, [r3, #0]
 8009d54:	2b01      	cmp	r3, #1
 8009d56:	d10f      	bne.n	8009d78 <vPortEnterCritical+0x4c>
	{
		configASSERT( ( portNVIC_INT_CTRL_REG & portVECTACTIVE_MASK ) == 0 );
 8009d58:	4b0b      	ldr	r3, [pc, #44]	; (8009d88 <vPortEnterCritical+0x5c>)
 8009d5a:	681b      	ldr	r3, [r3, #0]
 8009d5c:	b2db      	uxtb	r3, r3
 8009d5e:	2b00      	cmp	r3, #0
 8009d60:	d00a      	beq.n	8009d78 <vPortEnterCritical+0x4c>
	__asm volatile
 8009d62:	f04f 0350 	mov.w	r3, #80	; 0x50
 8009d66:	f383 8811 	msr	BASEPRI, r3
 8009d6a:	f3bf 8f6f 	isb	sy
 8009d6e:	f3bf 8f4f 	dsb	sy
 8009d72:	603b      	str	r3, [r7, #0]
}
 8009d74:	bf00      	nop
 8009d76:	e7fe      	b.n	8009d76 <vPortEnterCritical+0x4a>
	}
}
 8009d78:	bf00      	nop
 8009d7a:	370c      	adds	r7, #12
 8009d7c:	46bd      	mov	sp, r7
 8009d7e:	bc80      	pop	{r7}
 8009d80:	4770      	bx	lr
 8009d82:	bf00      	nop
 8009d84:	20000014 	.word	0x20000014
 8009d88:	e000ed04 	.word	0xe000ed04

08009d8c <vPortExitCritical>:
/*-----------------------------------------------------------*/

void vPortExitCritical( void )
{
 8009d8c:	b480      	push	{r7}
 8009d8e:	b083      	sub	sp, #12
 8009d90:	af00      	add	r7, sp, #0
	configASSERT( uxCriticalNesting );
 8009d92:	4b11      	ldr	r3, [pc, #68]	; (8009dd8 <vPortExitCritical+0x4c>)
 8009d94:	681b      	ldr	r3, [r3, #0]
 8009d96:	2b00      	cmp	r3, #0
 8009d98:	d10a      	bne.n	8009db0 <vPortExitCritical+0x24>
	__asm volatile
 8009d9a:	f04f 0350 	mov.w	r3, #80	; 0x50
 8009d9e:	f383 8811 	msr	BASEPRI, r3
 8009da2:	f3bf 8f6f 	isb	sy
 8009da6:	f3bf 8f4f 	dsb	sy
 8009daa:	607b      	str	r3, [r7, #4]
}
 8009dac:	bf00      	nop
 8009dae:	e7fe      	b.n	8009dae <vPortExitCritical+0x22>
	uxCriticalNesting--;
 8009db0:	4b09      	ldr	r3, [pc, #36]	; (8009dd8 <vPortExitCritical+0x4c>)
 8009db2:	681b      	ldr	r3, [r3, #0]
 8009db4:	3b01      	subs	r3, #1
 8009db6:	4a08      	ldr	r2, [pc, #32]	; (8009dd8 <vPortExitCritical+0x4c>)
 8009db8:	6013      	str	r3, [r2, #0]
	if( uxCriticalNesting == 0 )
 8009dba:	4b07      	ldr	r3, [pc, #28]	; (8009dd8 <vPortExitCritical+0x4c>)
 8009dbc:	681b      	ldr	r3, [r3, #0]
 8009dbe:	2b00      	cmp	r3, #0
 8009dc0:	d105      	bne.n	8009dce <vPortExitCritical+0x42>
 8009dc2:	2300      	movs	r3, #0
 8009dc4:	603b      	str	r3, [r7, #0]
}
/*-----------------------------------------------------------*/

portFORCE_INLINE static void vPortSetBASEPRI( uint32_t ulNewMaskValue )
{
	__asm volatile
 8009dc6:	683b      	ldr	r3, [r7, #0]
 8009dc8:	f383 8811 	msr	BASEPRI, r3
	(
		"	msr basepri, %0	" :: "r" ( ulNewMaskValue ) : "memory"
	);
}
 8009dcc:	bf00      	nop
	{
		portENABLE_INTERRUPTS();
	}
}
 8009dce:	bf00      	nop
 8009dd0:	370c      	adds	r7, #12
 8009dd2:	46bd      	mov	sp, r7
 8009dd4:	bc80      	pop	{r7}
 8009dd6:	4770      	bx	lr
 8009dd8:	20000014 	.word	0x20000014
 8009ddc:	00000000 	.word	0x00000000

08009de0 <PendSV_Handler>:

void xPortPendSVHandler( void )
{
	/* This is a naked function. */

	__asm volatile
 8009de0:	f3ef 8009 	mrs	r0, PSP
 8009de4:	f3bf 8f6f 	isb	sy
 8009de8:	4b0d      	ldr	r3, [pc, #52]	; (8009e20 <pxCurrentTCBConst>)
 8009dea:	681a      	ldr	r2, [r3, #0]
 8009dec:	e920 0ff0 	stmdb	r0!, {r4, r5, r6, r7, r8, r9, sl, fp}
 8009df0:	6010      	str	r0, [r2, #0]
 8009df2:	e92d 4008 	stmdb	sp!, {r3, lr}
 8009df6:	f04f 0050 	mov.w	r0, #80	; 0x50
 8009dfa:	f380 8811 	msr	BASEPRI, r0
 8009dfe:	f7ff fcf3 	bl	80097e8 <vTaskSwitchContext>
 8009e02:	f04f 0000 	mov.w	r0, #0
 8009e06:	f380 8811 	msr	BASEPRI, r0
 8009e0a:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
 8009e0e:	6819      	ldr	r1, [r3, #0]
 8009e10:	6808      	ldr	r0, [r1, #0]
 8009e12:	e8b0 0ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp}
 8009e16:	f380 8809 	msr	PSP, r0
 8009e1a:	f3bf 8f6f 	isb	sy
 8009e1e:	4770      	bx	lr

08009e20 <pxCurrentTCBConst>:
 8009e20:	20000740 	.word	0x20000740
	"										\n"
	"	.align 4							\n"
	"pxCurrentTCBConst: .word pxCurrentTCB	\n"
	::"i"(configMAX_SYSCALL_INTERRUPT_PRIORITY)
	);
}
 8009e24:	bf00      	nop
 8009e26:	bf00      	nop

08009e28 <xPortSysTickHandler>:
/*-----------------------------------------------------------*/

void xPortSysTickHandler( void )
{
 8009e28:	b580      	push	{r7, lr}
 8009e2a:	b082      	sub	sp, #8
 8009e2c:	af00      	add	r7, sp, #0
	__asm volatile
 8009e2e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8009e32:	f383 8811 	msr	BASEPRI, r3
 8009e36:	f3bf 8f6f 	isb	sy
 8009e3a:	f3bf 8f4f 	dsb	sy
 8009e3e:	607b      	str	r3, [r7, #4]
}
 8009e40:	bf00      	nop
	save and then restore the interrupt mask value as its value is already
	known. */
	portDISABLE_INTERRUPTS();
	{
		/* Increment the RTOS tick. */
		if( xTaskIncrementTick() != pdFALSE )
 8009e42:	f7ff fc19 	bl	8009678 <xTaskIncrementTick>
 8009e46:	4603      	mov	r3, r0
 8009e48:	2b00      	cmp	r3, #0
 8009e4a:	d003      	beq.n	8009e54 <xPortSysTickHandler+0x2c>
		{
			/* A context switch is required.  Context switching is performed in
			the PendSV interrupt.  Pend the PendSV interrupt. */
			portNVIC_INT_CTRL_REG = portNVIC_PENDSVSET_BIT;
 8009e4c:	4b06      	ldr	r3, [pc, #24]	; (8009e68 <xPortSysTickHandler+0x40>)
 8009e4e:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8009e52:	601a      	str	r2, [r3, #0]
 8009e54:	2300      	movs	r3, #0
 8009e56:	603b      	str	r3, [r7, #0]
	__asm volatile
 8009e58:	683b      	ldr	r3, [r7, #0]
 8009e5a:	f383 8811 	msr	BASEPRI, r3
}
 8009e5e:	bf00      	nop
		}
	}
	portENABLE_INTERRUPTS();
}
 8009e60:	bf00      	nop
 8009e62:	3708      	adds	r7, #8
 8009e64:	46bd      	mov	sp, r7
 8009e66:	bd80      	pop	{r7, pc}
 8009e68:	e000ed04 	.word	0xe000ed04

08009e6c <vPortSetupTimerInterrupt>:
/*
 * Setup the systick timer to generate the tick interrupts at the required
 * frequency.
 */
__attribute__(( weak )) void vPortSetupTimerInterrupt( void )
{
 8009e6c:	b480      	push	{r7}
 8009e6e:	af00      	add	r7, sp, #0
		ulStoppedTimerCompensation = portMISSED_COUNTS_FACTOR / ( configCPU_CLOCK_HZ / configSYSTICK_CLOCK_HZ );
	}
	#endif /* configUSE_TICKLESS_IDLE */

	/* Stop and clear the SysTick. */
	portNVIC_SYSTICK_CTRL_REG = 0UL;
 8009e70:	4b0a      	ldr	r3, [pc, #40]	; (8009e9c <vPortSetupTimerInterrupt+0x30>)
 8009e72:	2200      	movs	r2, #0
 8009e74:	601a      	str	r2, [r3, #0]
	portNVIC_SYSTICK_CURRENT_VALUE_REG = 0UL;
 8009e76:	4b0a      	ldr	r3, [pc, #40]	; (8009ea0 <vPortSetupTimerInterrupt+0x34>)
 8009e78:	2200      	movs	r2, #0
 8009e7a:	601a      	str	r2, [r3, #0]

	/* Configure SysTick to interrupt at the requested rate. */
	portNVIC_SYSTICK_LOAD_REG = ( configSYSTICK_CLOCK_HZ / configTICK_RATE_HZ ) - 1UL;
 8009e7c:	4b09      	ldr	r3, [pc, #36]	; (8009ea4 <vPortSetupTimerInterrupt+0x38>)
 8009e7e:	681b      	ldr	r3, [r3, #0]
 8009e80:	4a09      	ldr	r2, [pc, #36]	; (8009ea8 <vPortSetupTimerInterrupt+0x3c>)
 8009e82:	fba2 2303 	umull	r2, r3, r2, r3
 8009e86:	099b      	lsrs	r3, r3, #6
 8009e88:	4a08      	ldr	r2, [pc, #32]	; (8009eac <vPortSetupTimerInterrupt+0x40>)
 8009e8a:	3b01      	subs	r3, #1
 8009e8c:	6013      	str	r3, [r2, #0]
	portNVIC_SYSTICK_CTRL_REG = ( portNVIC_SYSTICK_CLK_BIT | portNVIC_SYSTICK_INT_BIT | portNVIC_SYSTICK_ENABLE_BIT );
 8009e8e:	4b03      	ldr	r3, [pc, #12]	; (8009e9c <vPortSetupTimerInterrupt+0x30>)
 8009e90:	2207      	movs	r2, #7
 8009e92:	601a      	str	r2, [r3, #0]
}
 8009e94:	bf00      	nop
 8009e96:	46bd      	mov	sp, r7
 8009e98:	bc80      	pop	{r7}
 8009e9a:	4770      	bx	lr
 8009e9c:	e000e010 	.word	0xe000e010
 8009ea0:	e000e018 	.word	0xe000e018
 8009ea4:	20000008 	.word	0x20000008
 8009ea8:	10624dd3 	.word	0x10624dd3
 8009eac:	e000e014 	.word	0xe000e014

08009eb0 <pvPortMalloc>:
static size_t xBlockAllocatedBit = 0;

/*-----------------------------------------------------------*/

void *pvPortMalloc( size_t xWantedSize )
{
 8009eb0:	b580      	push	{r7, lr}
 8009eb2:	b08a      	sub	sp, #40	; 0x28
 8009eb4:	af00      	add	r7, sp, #0
 8009eb6:	6078      	str	r0, [r7, #4]
BlockLink_t *pxBlock, *pxPreviousBlock, *pxNewBlockLink;
void *pvReturn = NULL;
 8009eb8:	2300      	movs	r3, #0
 8009eba:	61fb      	str	r3, [r7, #28]

	vTaskSuspendAll();
 8009ebc:	f7ff fb32 	bl	8009524 <vTaskSuspendAll>
	{
		/* If this is the first call to malloc then the heap will require
		initialisation to setup the list of free blocks. */
		if( pxEnd == NULL )
 8009ec0:	4b5b      	ldr	r3, [pc, #364]	; (800a030 <pvPortMalloc+0x180>)
 8009ec2:	681b      	ldr	r3, [r3, #0]
 8009ec4:	2b00      	cmp	r3, #0
 8009ec6:	d101      	bne.n	8009ecc <pvPortMalloc+0x1c>
		{
			prvHeapInit();
 8009ec8:	f000 f920 	bl	800a10c <prvHeapInit>

		/* Check the requested block size is not so large that the top bit is
		set.  The top bit of the block size member of the BlockLink_t structure
		is used to determine who owns the block - the application or the
		kernel, so it must be free. */
		if( ( xWantedSize & xBlockAllocatedBit ) == 0 )
 8009ecc:	4b59      	ldr	r3, [pc, #356]	; (800a034 <pvPortMalloc+0x184>)
 8009ece:	681a      	ldr	r2, [r3, #0]
 8009ed0:	687b      	ldr	r3, [r7, #4]
 8009ed2:	4013      	ands	r3, r2
 8009ed4:	2b00      	cmp	r3, #0
 8009ed6:	f040 8093 	bne.w	800a000 <pvPortMalloc+0x150>
		{
			/* The wanted size is increased so it can contain a BlockLink_t
			structure in addition to the requested amount of bytes. */
			if( xWantedSize > 0 )
 8009eda:	687b      	ldr	r3, [r7, #4]
 8009edc:	2b00      	cmp	r3, #0
 8009ede:	d01d      	beq.n	8009f1c <pvPortMalloc+0x6c>
			{
				xWantedSize += xHeapStructSize;
 8009ee0:	2208      	movs	r2, #8
 8009ee2:	687b      	ldr	r3, [r7, #4]
 8009ee4:	4413      	add	r3, r2
 8009ee6:	607b      	str	r3, [r7, #4]

				/* Ensure that blocks are always aligned to the required number
				of bytes. */
				if( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) != 0x00 )
 8009ee8:	687b      	ldr	r3, [r7, #4]
 8009eea:	f003 0307 	and.w	r3, r3, #7
 8009eee:	2b00      	cmp	r3, #0
 8009ef0:	d014      	beq.n	8009f1c <pvPortMalloc+0x6c>
				{
					/* Byte alignment required. */
					xWantedSize += ( portBYTE_ALIGNMENT - ( xWantedSize & portBYTE_ALIGNMENT_MASK ) );
 8009ef2:	687b      	ldr	r3, [r7, #4]
 8009ef4:	f023 0307 	bic.w	r3, r3, #7
 8009ef8:	3308      	adds	r3, #8
 8009efa:	607b      	str	r3, [r7, #4]
					configASSERT( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) == 0 );
 8009efc:	687b      	ldr	r3, [r7, #4]
 8009efe:	f003 0307 	and.w	r3, r3, #7
 8009f02:	2b00      	cmp	r3, #0
 8009f04:	d00a      	beq.n	8009f1c <pvPortMalloc+0x6c>
	__asm volatile
 8009f06:	f04f 0350 	mov.w	r3, #80	; 0x50
 8009f0a:	f383 8811 	msr	BASEPRI, r3
 8009f0e:	f3bf 8f6f 	isb	sy
 8009f12:	f3bf 8f4f 	dsb	sy
 8009f16:	617b      	str	r3, [r7, #20]
}
 8009f18:	bf00      	nop
 8009f1a:	e7fe      	b.n	8009f1a <pvPortMalloc+0x6a>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}

			if( ( xWantedSize > 0 ) && ( xWantedSize <= xFreeBytesRemaining ) )
 8009f1c:	687b      	ldr	r3, [r7, #4]
 8009f1e:	2b00      	cmp	r3, #0
 8009f20:	d06e      	beq.n	800a000 <pvPortMalloc+0x150>
 8009f22:	4b45      	ldr	r3, [pc, #276]	; (800a038 <pvPortMalloc+0x188>)
 8009f24:	681b      	ldr	r3, [r3, #0]
 8009f26:	687a      	ldr	r2, [r7, #4]
 8009f28:	429a      	cmp	r2, r3
 8009f2a:	d869      	bhi.n	800a000 <pvPortMalloc+0x150>
			{
				/* Traverse the list from the start	(lowest address) block until
				one	of adequate size is found. */
				pxPreviousBlock = &xStart;
 8009f2c:	4b43      	ldr	r3, [pc, #268]	; (800a03c <pvPortMalloc+0x18c>)
 8009f2e:	623b      	str	r3, [r7, #32]
				pxBlock = xStart.pxNextFreeBlock;
 8009f30:	4b42      	ldr	r3, [pc, #264]	; (800a03c <pvPortMalloc+0x18c>)
 8009f32:	681b      	ldr	r3, [r3, #0]
 8009f34:	627b      	str	r3, [r7, #36]	; 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 8009f36:	e004      	b.n	8009f42 <pvPortMalloc+0x92>
				{
					pxPreviousBlock = pxBlock;
 8009f38:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8009f3a:	623b      	str	r3, [r7, #32]
					pxBlock = pxBlock->pxNextFreeBlock;
 8009f3c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8009f3e:	681b      	ldr	r3, [r3, #0]
 8009f40:	627b      	str	r3, [r7, #36]	; 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 8009f42:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8009f44:	685b      	ldr	r3, [r3, #4]
 8009f46:	687a      	ldr	r2, [r7, #4]
 8009f48:	429a      	cmp	r2, r3
 8009f4a:	d903      	bls.n	8009f54 <pvPortMalloc+0xa4>
 8009f4c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8009f4e:	681b      	ldr	r3, [r3, #0]
 8009f50:	2b00      	cmp	r3, #0
 8009f52:	d1f1      	bne.n	8009f38 <pvPortMalloc+0x88>
				}

				/* If the end marker was reached then a block of adequate size
				was	not found. */
				if( pxBlock != pxEnd )
 8009f54:	4b36      	ldr	r3, [pc, #216]	; (800a030 <pvPortMalloc+0x180>)
 8009f56:	681b      	ldr	r3, [r3, #0]
 8009f58:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8009f5a:	429a      	cmp	r2, r3
 8009f5c:	d050      	beq.n	800a000 <pvPortMalloc+0x150>
				{
					/* Return the memory space pointed to - jumping over the
					BlockLink_t structure at its start. */
					pvReturn = ( void * ) ( ( ( uint8_t * ) pxPreviousBlock->pxNextFreeBlock ) + xHeapStructSize );
 8009f5e:	6a3b      	ldr	r3, [r7, #32]
 8009f60:	681b      	ldr	r3, [r3, #0]
 8009f62:	2208      	movs	r2, #8
 8009f64:	4413      	add	r3, r2
 8009f66:	61fb      	str	r3, [r7, #28]

					/* This block is being returned for use so must be taken out
					of the list of free blocks. */
					pxPreviousBlock->pxNextFreeBlock = pxBlock->pxNextFreeBlock;
 8009f68:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8009f6a:	681a      	ldr	r2, [r3, #0]
 8009f6c:	6a3b      	ldr	r3, [r7, #32]
 8009f6e:	601a      	str	r2, [r3, #0]

					/* If the block is larger than required it can be split into
					two. */
					if( ( pxBlock->xBlockSize - xWantedSize ) > heapMINIMUM_BLOCK_SIZE )
 8009f70:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8009f72:	685a      	ldr	r2, [r3, #4]
 8009f74:	687b      	ldr	r3, [r7, #4]
 8009f76:	1ad2      	subs	r2, r2, r3
 8009f78:	2308      	movs	r3, #8
 8009f7a:	005b      	lsls	r3, r3, #1
 8009f7c:	429a      	cmp	r2, r3
 8009f7e:	d91f      	bls.n	8009fc0 <pvPortMalloc+0x110>
					{
						/* This block is to be split into two.  Create a new
						block following the number of bytes requested. The void
						cast is used to prevent byte alignment warnings from the
						compiler. */
						pxNewBlockLink = ( void * ) ( ( ( uint8_t * ) pxBlock ) + xWantedSize );
 8009f80:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8009f82:	687b      	ldr	r3, [r7, #4]
 8009f84:	4413      	add	r3, r2
 8009f86:	61bb      	str	r3, [r7, #24]
						configASSERT( ( ( ( size_t ) pxNewBlockLink ) & portBYTE_ALIGNMENT_MASK ) == 0 );
 8009f88:	69bb      	ldr	r3, [r7, #24]
 8009f8a:	f003 0307 	and.w	r3, r3, #7
 8009f8e:	2b00      	cmp	r3, #0
 8009f90:	d00a      	beq.n	8009fa8 <pvPortMalloc+0xf8>
	__asm volatile
 8009f92:	f04f 0350 	mov.w	r3, #80	; 0x50
 8009f96:	f383 8811 	msr	BASEPRI, r3
 8009f9a:	f3bf 8f6f 	isb	sy
 8009f9e:	f3bf 8f4f 	dsb	sy
 8009fa2:	613b      	str	r3, [r7, #16]
}
 8009fa4:	bf00      	nop
 8009fa6:	e7fe      	b.n	8009fa6 <pvPortMalloc+0xf6>

						/* Calculate the sizes of two blocks split from the
						single block. */
						pxNewBlockLink->xBlockSize = pxBlock->xBlockSize - xWantedSize;
 8009fa8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8009faa:	685a      	ldr	r2, [r3, #4]
 8009fac:	687b      	ldr	r3, [r7, #4]
 8009fae:	1ad2      	subs	r2, r2, r3
 8009fb0:	69bb      	ldr	r3, [r7, #24]
 8009fb2:	605a      	str	r2, [r3, #4]
						pxBlock->xBlockSize = xWantedSize;
 8009fb4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8009fb6:	687a      	ldr	r2, [r7, #4]
 8009fb8:	605a      	str	r2, [r3, #4]

						/* Insert the new block into the list of free blocks. */
						prvInsertBlockIntoFreeList( pxNewBlockLink );
 8009fba:	69b8      	ldr	r0, [r7, #24]
 8009fbc:	f000 f908 	bl	800a1d0 <prvInsertBlockIntoFreeList>
					else
					{
						mtCOVERAGE_TEST_MARKER();
					}

					xFreeBytesRemaining -= pxBlock->xBlockSize;
 8009fc0:	4b1d      	ldr	r3, [pc, #116]	; (800a038 <pvPortMalloc+0x188>)
 8009fc2:	681a      	ldr	r2, [r3, #0]
 8009fc4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8009fc6:	685b      	ldr	r3, [r3, #4]
 8009fc8:	1ad3      	subs	r3, r2, r3
 8009fca:	4a1b      	ldr	r2, [pc, #108]	; (800a038 <pvPortMalloc+0x188>)
 8009fcc:	6013      	str	r3, [r2, #0]

					if( xFreeBytesRemaining < xMinimumEverFreeBytesRemaining )
 8009fce:	4b1a      	ldr	r3, [pc, #104]	; (800a038 <pvPortMalloc+0x188>)
 8009fd0:	681a      	ldr	r2, [r3, #0]
 8009fd2:	4b1b      	ldr	r3, [pc, #108]	; (800a040 <pvPortMalloc+0x190>)
 8009fd4:	681b      	ldr	r3, [r3, #0]
 8009fd6:	429a      	cmp	r2, r3
 8009fd8:	d203      	bcs.n	8009fe2 <pvPortMalloc+0x132>
					{
						xMinimumEverFreeBytesRemaining = xFreeBytesRemaining;
 8009fda:	4b17      	ldr	r3, [pc, #92]	; (800a038 <pvPortMalloc+0x188>)
 8009fdc:	681b      	ldr	r3, [r3, #0]
 8009fde:	4a18      	ldr	r2, [pc, #96]	; (800a040 <pvPortMalloc+0x190>)
 8009fe0:	6013      	str	r3, [r2, #0]
						mtCOVERAGE_TEST_MARKER();
					}

					/* The block is being returned - it is allocated and owned
					by the application and has no "next" block. */
					pxBlock->xBlockSize |= xBlockAllocatedBit;
 8009fe2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8009fe4:	685a      	ldr	r2, [r3, #4]
 8009fe6:	4b13      	ldr	r3, [pc, #76]	; (800a034 <pvPortMalloc+0x184>)
 8009fe8:	681b      	ldr	r3, [r3, #0]
 8009fea:	431a      	orrs	r2, r3
 8009fec:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8009fee:	605a      	str	r2, [r3, #4]
					pxBlock->pxNextFreeBlock = NULL;
 8009ff0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8009ff2:	2200      	movs	r2, #0
 8009ff4:	601a      	str	r2, [r3, #0]
					xNumberOfSuccessfulAllocations++;
 8009ff6:	4b13      	ldr	r3, [pc, #76]	; (800a044 <pvPortMalloc+0x194>)
 8009ff8:	681b      	ldr	r3, [r3, #0]
 8009ffa:	3301      	adds	r3, #1
 8009ffc:	4a11      	ldr	r2, [pc, #68]	; (800a044 <pvPortMalloc+0x194>)
 8009ffe:	6013      	str	r3, [r2, #0]
			mtCOVERAGE_TEST_MARKER();
		}

		traceMALLOC( pvReturn, xWantedSize );
	}
	( void ) xTaskResumeAll();
 800a000:	f7ff fa9e 	bl	8009540 <xTaskResumeAll>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif

	configASSERT( ( ( ( size_t ) pvReturn ) & ( size_t ) portBYTE_ALIGNMENT_MASK ) == 0 );
 800a004:	69fb      	ldr	r3, [r7, #28]
 800a006:	f003 0307 	and.w	r3, r3, #7
 800a00a:	2b00      	cmp	r3, #0
 800a00c:	d00a      	beq.n	800a024 <pvPortMalloc+0x174>
	__asm volatile
 800a00e:	f04f 0350 	mov.w	r3, #80	; 0x50
 800a012:	f383 8811 	msr	BASEPRI, r3
 800a016:	f3bf 8f6f 	isb	sy
 800a01a:	f3bf 8f4f 	dsb	sy
 800a01e:	60fb      	str	r3, [r7, #12]
}
 800a020:	bf00      	nop
 800a022:	e7fe      	b.n	800a022 <pvPortMalloc+0x172>
	return pvReturn;
 800a024:	69fb      	ldr	r3, [r7, #28]
}
 800a026:	4618      	mov	r0, r3
 800a028:	3728      	adds	r7, #40	; 0x28
 800a02a:	46bd      	mov	sp, r7
 800a02c:	bd80      	pop	{r7, pc}
 800a02e:	bf00      	nop
 800a030:	2000147c 	.word	0x2000147c
 800a034:	20001490 	.word	0x20001490
 800a038:	20001480 	.word	0x20001480
 800a03c:	20001474 	.word	0x20001474
 800a040:	20001484 	.word	0x20001484
 800a044:	20001488 	.word	0x20001488

0800a048 <vPortFree>:
/*-----------------------------------------------------------*/

void vPortFree( void *pv )
{
 800a048:	b580      	push	{r7, lr}
 800a04a:	b086      	sub	sp, #24
 800a04c:	af00      	add	r7, sp, #0
 800a04e:	6078      	str	r0, [r7, #4]
uint8_t *puc = ( uint8_t * ) pv;
 800a050:	687b      	ldr	r3, [r7, #4]
 800a052:	617b      	str	r3, [r7, #20]
BlockLink_t *pxLink;

	if( pv != NULL )
 800a054:	687b      	ldr	r3, [r7, #4]
 800a056:	2b00      	cmp	r3, #0
 800a058:	d04d      	beq.n	800a0f6 <vPortFree+0xae>
	{
		/* The memory being freed will have an BlockLink_t structure immediately
		before it. */
		puc -= xHeapStructSize;
 800a05a:	2308      	movs	r3, #8
 800a05c:	425b      	negs	r3, r3
 800a05e:	697a      	ldr	r2, [r7, #20]
 800a060:	4413      	add	r3, r2
 800a062:	617b      	str	r3, [r7, #20]

		/* This casting is to keep the compiler from issuing warnings. */
		pxLink = ( void * ) puc;
 800a064:	697b      	ldr	r3, [r7, #20]
 800a066:	613b      	str	r3, [r7, #16]

		/* Check the block is actually allocated. */
		configASSERT( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 );
 800a068:	693b      	ldr	r3, [r7, #16]
 800a06a:	685a      	ldr	r2, [r3, #4]
 800a06c:	4b24      	ldr	r3, [pc, #144]	; (800a100 <vPortFree+0xb8>)
 800a06e:	681b      	ldr	r3, [r3, #0]
 800a070:	4013      	ands	r3, r2
 800a072:	2b00      	cmp	r3, #0
 800a074:	d10a      	bne.n	800a08c <vPortFree+0x44>
	__asm volatile
 800a076:	f04f 0350 	mov.w	r3, #80	; 0x50
 800a07a:	f383 8811 	msr	BASEPRI, r3
 800a07e:	f3bf 8f6f 	isb	sy
 800a082:	f3bf 8f4f 	dsb	sy
 800a086:	60fb      	str	r3, [r7, #12]
}
 800a088:	bf00      	nop
 800a08a:	e7fe      	b.n	800a08a <vPortFree+0x42>
		configASSERT( pxLink->pxNextFreeBlock == NULL );
 800a08c:	693b      	ldr	r3, [r7, #16]
 800a08e:	681b      	ldr	r3, [r3, #0]
 800a090:	2b00      	cmp	r3, #0
 800a092:	d00a      	beq.n	800a0aa <vPortFree+0x62>
	__asm volatile
 800a094:	f04f 0350 	mov.w	r3, #80	; 0x50
 800a098:	f383 8811 	msr	BASEPRI, r3
 800a09c:	f3bf 8f6f 	isb	sy
 800a0a0:	f3bf 8f4f 	dsb	sy
 800a0a4:	60bb      	str	r3, [r7, #8]
}
 800a0a6:	bf00      	nop
 800a0a8:	e7fe      	b.n	800a0a8 <vPortFree+0x60>

		if( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 )
 800a0aa:	693b      	ldr	r3, [r7, #16]
 800a0ac:	685a      	ldr	r2, [r3, #4]
 800a0ae:	4b14      	ldr	r3, [pc, #80]	; (800a100 <vPortFree+0xb8>)
 800a0b0:	681b      	ldr	r3, [r3, #0]
 800a0b2:	4013      	ands	r3, r2
 800a0b4:	2b00      	cmp	r3, #0
 800a0b6:	d01e      	beq.n	800a0f6 <vPortFree+0xae>
		{
			if( pxLink->pxNextFreeBlock == NULL )
 800a0b8:	693b      	ldr	r3, [r7, #16]
 800a0ba:	681b      	ldr	r3, [r3, #0]
 800a0bc:	2b00      	cmp	r3, #0
 800a0be:	d11a      	bne.n	800a0f6 <vPortFree+0xae>
			{
				/* The block is being returned to the heap - it is no longer
				allocated. */
				pxLink->xBlockSize &= ~xBlockAllocatedBit;
 800a0c0:	693b      	ldr	r3, [r7, #16]
 800a0c2:	685a      	ldr	r2, [r3, #4]
 800a0c4:	4b0e      	ldr	r3, [pc, #56]	; (800a100 <vPortFree+0xb8>)
 800a0c6:	681b      	ldr	r3, [r3, #0]
 800a0c8:	43db      	mvns	r3, r3
 800a0ca:	401a      	ands	r2, r3
 800a0cc:	693b      	ldr	r3, [r7, #16]
 800a0ce:	605a      	str	r2, [r3, #4]

				vTaskSuspendAll();
 800a0d0:	f7ff fa28 	bl	8009524 <vTaskSuspendAll>
				{
					/* Add this block to the list of free blocks. */
					xFreeBytesRemaining += pxLink->xBlockSize;
 800a0d4:	693b      	ldr	r3, [r7, #16]
 800a0d6:	685a      	ldr	r2, [r3, #4]
 800a0d8:	4b0a      	ldr	r3, [pc, #40]	; (800a104 <vPortFree+0xbc>)
 800a0da:	681b      	ldr	r3, [r3, #0]
 800a0dc:	4413      	add	r3, r2
 800a0de:	4a09      	ldr	r2, [pc, #36]	; (800a104 <vPortFree+0xbc>)
 800a0e0:	6013      	str	r3, [r2, #0]
					traceFREE( pv, pxLink->xBlockSize );
					prvInsertBlockIntoFreeList( ( ( BlockLink_t * ) pxLink ) );
 800a0e2:	6938      	ldr	r0, [r7, #16]
 800a0e4:	f000 f874 	bl	800a1d0 <prvInsertBlockIntoFreeList>
					xNumberOfSuccessfulFrees++;
 800a0e8:	4b07      	ldr	r3, [pc, #28]	; (800a108 <vPortFree+0xc0>)
 800a0ea:	681b      	ldr	r3, [r3, #0]
 800a0ec:	3301      	adds	r3, #1
 800a0ee:	4a06      	ldr	r2, [pc, #24]	; (800a108 <vPortFree+0xc0>)
 800a0f0:	6013      	str	r3, [r2, #0]
				}
				( void ) xTaskResumeAll();
 800a0f2:	f7ff fa25 	bl	8009540 <xTaskResumeAll>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
}
 800a0f6:	bf00      	nop
 800a0f8:	3718      	adds	r7, #24
 800a0fa:	46bd      	mov	sp, r7
 800a0fc:	bd80      	pop	{r7, pc}
 800a0fe:	bf00      	nop
 800a100:	20001490 	.word	0x20001490
 800a104:	20001480 	.word	0x20001480
 800a108:	2000148c 	.word	0x2000148c

0800a10c <prvHeapInit>:
	/* This just exists to keep the linker quiet. */
}
/*-----------------------------------------------------------*/

static void prvHeapInit( void )
{
 800a10c:	b480      	push	{r7}
 800a10e:	b085      	sub	sp, #20
 800a110:	af00      	add	r7, sp, #0
BlockLink_t *pxFirstFreeBlock;
uint8_t *pucAlignedHeap;
size_t uxAddress;
size_t xTotalHeapSize = configTOTAL_HEAP_SIZE;
 800a112:	f44f 6340 	mov.w	r3, #3072	; 0xc00
 800a116:	60bb      	str	r3, [r7, #8]

	/* Ensure the heap starts on a correctly aligned boundary. */
	uxAddress = ( size_t ) ucHeap;
 800a118:	4b27      	ldr	r3, [pc, #156]	; (800a1b8 <prvHeapInit+0xac>)
 800a11a:	60fb      	str	r3, [r7, #12]

	if( ( uxAddress & portBYTE_ALIGNMENT_MASK ) != 0 )
 800a11c:	68fb      	ldr	r3, [r7, #12]
 800a11e:	f003 0307 	and.w	r3, r3, #7
 800a122:	2b00      	cmp	r3, #0
 800a124:	d00c      	beq.n	800a140 <prvHeapInit+0x34>
	{
		uxAddress += ( portBYTE_ALIGNMENT - 1 );
 800a126:	68fb      	ldr	r3, [r7, #12]
 800a128:	3307      	adds	r3, #7
 800a12a:	60fb      	str	r3, [r7, #12]
		uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 800a12c:	68fb      	ldr	r3, [r7, #12]
 800a12e:	f023 0307 	bic.w	r3, r3, #7
 800a132:	60fb      	str	r3, [r7, #12]
		xTotalHeapSize -= uxAddress - ( size_t ) ucHeap;
 800a134:	68ba      	ldr	r2, [r7, #8]
 800a136:	68fb      	ldr	r3, [r7, #12]
 800a138:	1ad3      	subs	r3, r2, r3
 800a13a:	4a1f      	ldr	r2, [pc, #124]	; (800a1b8 <prvHeapInit+0xac>)
 800a13c:	4413      	add	r3, r2
 800a13e:	60bb      	str	r3, [r7, #8]
	}

	pucAlignedHeap = ( uint8_t * ) uxAddress;
 800a140:	68fb      	ldr	r3, [r7, #12]
 800a142:	607b      	str	r3, [r7, #4]

	/* xStart is used to hold a pointer to the first item in the list of free
	blocks.  The void cast is used to prevent compiler warnings. */
	xStart.pxNextFreeBlock = ( void * ) pucAlignedHeap;
 800a144:	4a1d      	ldr	r2, [pc, #116]	; (800a1bc <prvHeapInit+0xb0>)
 800a146:	687b      	ldr	r3, [r7, #4]
 800a148:	6013      	str	r3, [r2, #0]
	xStart.xBlockSize = ( size_t ) 0;
 800a14a:	4b1c      	ldr	r3, [pc, #112]	; (800a1bc <prvHeapInit+0xb0>)
 800a14c:	2200      	movs	r2, #0
 800a14e:	605a      	str	r2, [r3, #4]

	/* pxEnd is used to mark the end of the list of free blocks and is inserted
	at the end of the heap space. */
	uxAddress = ( ( size_t ) pucAlignedHeap ) + xTotalHeapSize;
 800a150:	687b      	ldr	r3, [r7, #4]
 800a152:	68ba      	ldr	r2, [r7, #8]
 800a154:	4413      	add	r3, r2
 800a156:	60fb      	str	r3, [r7, #12]
	uxAddress -= xHeapStructSize;
 800a158:	2208      	movs	r2, #8
 800a15a:	68fb      	ldr	r3, [r7, #12]
 800a15c:	1a9b      	subs	r3, r3, r2
 800a15e:	60fb      	str	r3, [r7, #12]
	uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 800a160:	68fb      	ldr	r3, [r7, #12]
 800a162:	f023 0307 	bic.w	r3, r3, #7
 800a166:	60fb      	str	r3, [r7, #12]
	pxEnd = ( void * ) uxAddress;
 800a168:	68fb      	ldr	r3, [r7, #12]
 800a16a:	4a15      	ldr	r2, [pc, #84]	; (800a1c0 <prvHeapInit+0xb4>)
 800a16c:	6013      	str	r3, [r2, #0]
	pxEnd->xBlockSize = 0;
 800a16e:	4b14      	ldr	r3, [pc, #80]	; (800a1c0 <prvHeapInit+0xb4>)
 800a170:	681b      	ldr	r3, [r3, #0]
 800a172:	2200      	movs	r2, #0
 800a174:	605a      	str	r2, [r3, #4]
	pxEnd->pxNextFreeBlock = NULL;
 800a176:	4b12      	ldr	r3, [pc, #72]	; (800a1c0 <prvHeapInit+0xb4>)
 800a178:	681b      	ldr	r3, [r3, #0]
 800a17a:	2200      	movs	r2, #0
 800a17c:	601a      	str	r2, [r3, #0]

	/* To start with there is a single free block that is sized to take up the
	entire heap space, minus the space taken by pxEnd. */
	pxFirstFreeBlock = ( void * ) pucAlignedHeap;
 800a17e:	687b      	ldr	r3, [r7, #4]
 800a180:	603b      	str	r3, [r7, #0]
	pxFirstFreeBlock->xBlockSize = uxAddress - ( size_t ) pxFirstFreeBlock;
 800a182:	683b      	ldr	r3, [r7, #0]
 800a184:	68fa      	ldr	r2, [r7, #12]
 800a186:	1ad2      	subs	r2, r2, r3
 800a188:	683b      	ldr	r3, [r7, #0]
 800a18a:	605a      	str	r2, [r3, #4]
	pxFirstFreeBlock->pxNextFreeBlock = pxEnd;
 800a18c:	4b0c      	ldr	r3, [pc, #48]	; (800a1c0 <prvHeapInit+0xb4>)
 800a18e:	681a      	ldr	r2, [r3, #0]
 800a190:	683b      	ldr	r3, [r7, #0]
 800a192:	601a      	str	r2, [r3, #0]

	/* Only one block exists - and it covers the entire usable heap space. */
	xMinimumEverFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 800a194:	683b      	ldr	r3, [r7, #0]
 800a196:	685b      	ldr	r3, [r3, #4]
 800a198:	4a0a      	ldr	r2, [pc, #40]	; (800a1c4 <prvHeapInit+0xb8>)
 800a19a:	6013      	str	r3, [r2, #0]
	xFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 800a19c:	683b      	ldr	r3, [r7, #0]
 800a19e:	685b      	ldr	r3, [r3, #4]
 800a1a0:	4a09      	ldr	r2, [pc, #36]	; (800a1c8 <prvHeapInit+0xbc>)
 800a1a2:	6013      	str	r3, [r2, #0]

	/* Work out the position of the top bit in a size_t variable. */
	xBlockAllocatedBit = ( ( size_t ) 1 ) << ( ( sizeof( size_t ) * heapBITS_PER_BYTE ) - 1 );
 800a1a4:	4b09      	ldr	r3, [pc, #36]	; (800a1cc <prvHeapInit+0xc0>)
 800a1a6:	f04f 4200 	mov.w	r2, #2147483648	; 0x80000000
 800a1aa:	601a      	str	r2, [r3, #0]
}
 800a1ac:	bf00      	nop
 800a1ae:	3714      	adds	r7, #20
 800a1b0:	46bd      	mov	sp, r7
 800a1b2:	bc80      	pop	{r7}
 800a1b4:	4770      	bx	lr
 800a1b6:	bf00      	nop
 800a1b8:	20000874 	.word	0x20000874
 800a1bc:	20001474 	.word	0x20001474
 800a1c0:	2000147c 	.word	0x2000147c
 800a1c4:	20001484 	.word	0x20001484
 800a1c8:	20001480 	.word	0x20001480
 800a1cc:	20001490 	.word	0x20001490

0800a1d0 <prvInsertBlockIntoFreeList>:
/*-----------------------------------------------------------*/

static void prvInsertBlockIntoFreeList( BlockLink_t *pxBlockToInsert )
{
 800a1d0:	b480      	push	{r7}
 800a1d2:	b085      	sub	sp, #20
 800a1d4:	af00      	add	r7, sp, #0
 800a1d6:	6078      	str	r0, [r7, #4]
BlockLink_t *pxIterator;
uint8_t *puc;

	/* Iterate through the list until a block is found that has a higher address
	than the block being inserted. */
	for( pxIterator = &xStart; pxIterator->pxNextFreeBlock < pxBlockToInsert; pxIterator = pxIterator->pxNextFreeBlock )
 800a1d8:	4b27      	ldr	r3, [pc, #156]	; (800a278 <prvInsertBlockIntoFreeList+0xa8>)
 800a1da:	60fb      	str	r3, [r7, #12]
 800a1dc:	e002      	b.n	800a1e4 <prvInsertBlockIntoFreeList+0x14>
 800a1de:	68fb      	ldr	r3, [r7, #12]
 800a1e0:	681b      	ldr	r3, [r3, #0]
 800a1e2:	60fb      	str	r3, [r7, #12]
 800a1e4:	68fb      	ldr	r3, [r7, #12]
 800a1e6:	681b      	ldr	r3, [r3, #0]
 800a1e8:	687a      	ldr	r2, [r7, #4]
 800a1ea:	429a      	cmp	r2, r3
 800a1ec:	d8f7      	bhi.n	800a1de <prvInsertBlockIntoFreeList+0xe>
		/* Nothing to do here, just iterate to the right position. */
	}

	/* Do the block being inserted, and the block it is being inserted after
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxIterator;
 800a1ee:	68fb      	ldr	r3, [r7, #12]
 800a1f0:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxIterator->xBlockSize ) == ( uint8_t * ) pxBlockToInsert )
 800a1f2:	68fb      	ldr	r3, [r7, #12]
 800a1f4:	685b      	ldr	r3, [r3, #4]
 800a1f6:	68ba      	ldr	r2, [r7, #8]
 800a1f8:	4413      	add	r3, r2
 800a1fa:	687a      	ldr	r2, [r7, #4]
 800a1fc:	429a      	cmp	r2, r3
 800a1fe:	d108      	bne.n	800a212 <prvInsertBlockIntoFreeList+0x42>
	{
		pxIterator->xBlockSize += pxBlockToInsert->xBlockSize;
 800a200:	68fb      	ldr	r3, [r7, #12]
 800a202:	685a      	ldr	r2, [r3, #4]
 800a204:	687b      	ldr	r3, [r7, #4]
 800a206:	685b      	ldr	r3, [r3, #4]
 800a208:	441a      	add	r2, r3
 800a20a:	68fb      	ldr	r3, [r7, #12]
 800a20c:	605a      	str	r2, [r3, #4]
		pxBlockToInsert = pxIterator;
 800a20e:	68fb      	ldr	r3, [r7, #12]
 800a210:	607b      	str	r3, [r7, #4]
		mtCOVERAGE_TEST_MARKER();
	}

	/* Do the block being inserted, and the block it is being inserted before
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxBlockToInsert;
 800a212:	687b      	ldr	r3, [r7, #4]
 800a214:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxBlockToInsert->xBlockSize ) == ( uint8_t * ) pxIterator->pxNextFreeBlock )
 800a216:	687b      	ldr	r3, [r7, #4]
 800a218:	685b      	ldr	r3, [r3, #4]
 800a21a:	68ba      	ldr	r2, [r7, #8]
 800a21c:	441a      	add	r2, r3
 800a21e:	68fb      	ldr	r3, [r7, #12]
 800a220:	681b      	ldr	r3, [r3, #0]
 800a222:	429a      	cmp	r2, r3
 800a224:	d118      	bne.n	800a258 <prvInsertBlockIntoFreeList+0x88>
	{
		if( pxIterator->pxNextFreeBlock != pxEnd )
 800a226:	68fb      	ldr	r3, [r7, #12]
 800a228:	681a      	ldr	r2, [r3, #0]
 800a22a:	4b14      	ldr	r3, [pc, #80]	; (800a27c <prvInsertBlockIntoFreeList+0xac>)
 800a22c:	681b      	ldr	r3, [r3, #0]
 800a22e:	429a      	cmp	r2, r3
 800a230:	d00d      	beq.n	800a24e <prvInsertBlockIntoFreeList+0x7e>
		{
			/* Form one big block from the two blocks. */
			pxBlockToInsert->xBlockSize += pxIterator->pxNextFreeBlock->xBlockSize;
 800a232:	687b      	ldr	r3, [r7, #4]
 800a234:	685a      	ldr	r2, [r3, #4]
 800a236:	68fb      	ldr	r3, [r7, #12]
 800a238:	681b      	ldr	r3, [r3, #0]
 800a23a:	685b      	ldr	r3, [r3, #4]
 800a23c:	441a      	add	r2, r3
 800a23e:	687b      	ldr	r3, [r7, #4]
 800a240:	605a      	str	r2, [r3, #4]
			pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock->pxNextFreeBlock;
 800a242:	68fb      	ldr	r3, [r7, #12]
 800a244:	681b      	ldr	r3, [r3, #0]
 800a246:	681a      	ldr	r2, [r3, #0]
 800a248:	687b      	ldr	r3, [r7, #4]
 800a24a:	601a      	str	r2, [r3, #0]
 800a24c:	e008      	b.n	800a260 <prvInsertBlockIntoFreeList+0x90>
		}
		else
		{
			pxBlockToInsert->pxNextFreeBlock = pxEnd;
 800a24e:	4b0b      	ldr	r3, [pc, #44]	; (800a27c <prvInsertBlockIntoFreeList+0xac>)
 800a250:	681a      	ldr	r2, [r3, #0]
 800a252:	687b      	ldr	r3, [r7, #4]
 800a254:	601a      	str	r2, [r3, #0]
 800a256:	e003      	b.n	800a260 <prvInsertBlockIntoFreeList+0x90>
		}
	}
	else
	{
		pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock;
 800a258:	68fb      	ldr	r3, [r7, #12]
 800a25a:	681a      	ldr	r2, [r3, #0]
 800a25c:	687b      	ldr	r3, [r7, #4]
 800a25e:	601a      	str	r2, [r3, #0]

	/* If the block being inserted plugged a gab, so was merged with the block
	before and the block after, then it's pxNextFreeBlock pointer will have
	already been set, and should not be set here as that would make it point
	to itself. */
	if( pxIterator != pxBlockToInsert )
 800a260:	68fa      	ldr	r2, [r7, #12]
 800a262:	687b      	ldr	r3, [r7, #4]
 800a264:	429a      	cmp	r2, r3
 800a266:	d002      	beq.n	800a26e <prvInsertBlockIntoFreeList+0x9e>
	{
		pxIterator->pxNextFreeBlock = pxBlockToInsert;
 800a268:	68fb      	ldr	r3, [r7, #12]
 800a26a:	687a      	ldr	r2, [r7, #4]
 800a26c:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 800a26e:	bf00      	nop
 800a270:	3714      	adds	r7, #20
 800a272:	46bd      	mov	sp, r7
 800a274:	bc80      	pop	{r7}
 800a276:	4770      	bx	lr
 800a278:	20001474 	.word	0x20001474
 800a27c:	2000147c 	.word	0x2000147c

0800a280 <siprintf>:
 800a280:	b40e      	push	{r1, r2, r3}
 800a282:	f06f 4100 	mvn.w	r1, #2147483648	; 0x80000000
 800a286:	b500      	push	{lr}
 800a288:	b09c      	sub	sp, #112	; 0x70
 800a28a:	ab1d      	add	r3, sp, #116	; 0x74
 800a28c:	9002      	str	r0, [sp, #8]
 800a28e:	9006      	str	r0, [sp, #24]
 800a290:	9107      	str	r1, [sp, #28]
 800a292:	9104      	str	r1, [sp, #16]
 800a294:	4808      	ldr	r0, [pc, #32]	; (800a2b8 <siprintf+0x38>)
 800a296:	4909      	ldr	r1, [pc, #36]	; (800a2bc <siprintf+0x3c>)
 800a298:	f853 2b04 	ldr.w	r2, [r3], #4
 800a29c:	9105      	str	r1, [sp, #20]
 800a29e:	6800      	ldr	r0, [r0, #0]
 800a2a0:	a902      	add	r1, sp, #8
 800a2a2:	9301      	str	r3, [sp, #4]
 800a2a4:	f000 f99c 	bl	800a5e0 <_svfiprintf_r>
 800a2a8:	2200      	movs	r2, #0
 800a2aa:	9b02      	ldr	r3, [sp, #8]
 800a2ac:	701a      	strb	r2, [r3, #0]
 800a2ae:	b01c      	add	sp, #112	; 0x70
 800a2b0:	f85d eb04 	ldr.w	lr, [sp], #4
 800a2b4:	b003      	add	sp, #12
 800a2b6:	4770      	bx	lr
 800a2b8:	20000064 	.word	0x20000064
 800a2bc:	ffff0208 	.word	0xffff0208

0800a2c0 <memset>:
 800a2c0:	4603      	mov	r3, r0
 800a2c2:	4402      	add	r2, r0
 800a2c4:	4293      	cmp	r3, r2
 800a2c6:	d100      	bne.n	800a2ca <memset+0xa>
 800a2c8:	4770      	bx	lr
 800a2ca:	f803 1b01 	strb.w	r1, [r3], #1
 800a2ce:	e7f9      	b.n	800a2c4 <memset+0x4>

0800a2d0 <__errno>:
 800a2d0:	4b01      	ldr	r3, [pc, #4]	; (800a2d8 <__errno+0x8>)
 800a2d2:	6818      	ldr	r0, [r3, #0]
 800a2d4:	4770      	bx	lr
 800a2d6:	bf00      	nop
 800a2d8:	20000064 	.word	0x20000064

0800a2dc <__libc_init_array>:
 800a2dc:	b570      	push	{r4, r5, r6, lr}
 800a2de:	2600      	movs	r6, #0
 800a2e0:	4d0c      	ldr	r5, [pc, #48]	; (800a314 <__libc_init_array+0x38>)
 800a2e2:	4c0d      	ldr	r4, [pc, #52]	; (800a318 <__libc_init_array+0x3c>)
 800a2e4:	1b64      	subs	r4, r4, r5
 800a2e6:	10a4      	asrs	r4, r4, #2
 800a2e8:	42a6      	cmp	r6, r4
 800a2ea:	d109      	bne.n	800a300 <__libc_init_array+0x24>
 800a2ec:	f000 fcc0 	bl	800ac70 <_init>
 800a2f0:	2600      	movs	r6, #0
 800a2f2:	4d0a      	ldr	r5, [pc, #40]	; (800a31c <__libc_init_array+0x40>)
 800a2f4:	4c0a      	ldr	r4, [pc, #40]	; (800a320 <__libc_init_array+0x44>)
 800a2f6:	1b64      	subs	r4, r4, r5
 800a2f8:	10a4      	asrs	r4, r4, #2
 800a2fa:	42a6      	cmp	r6, r4
 800a2fc:	d105      	bne.n	800a30a <__libc_init_array+0x2e>
 800a2fe:	bd70      	pop	{r4, r5, r6, pc}
 800a300:	f855 3b04 	ldr.w	r3, [r5], #4
 800a304:	4798      	blx	r3
 800a306:	3601      	adds	r6, #1
 800a308:	e7ee      	b.n	800a2e8 <__libc_init_array+0xc>
 800a30a:	f855 3b04 	ldr.w	r3, [r5], #4
 800a30e:	4798      	blx	r3
 800a310:	3601      	adds	r6, #1
 800a312:	e7f2      	b.n	800a2fa <__libc_init_array+0x1e>
 800a314:	0800ad80 	.word	0x0800ad80
 800a318:	0800ad80 	.word	0x0800ad80
 800a31c:	0800ad80 	.word	0x0800ad80
 800a320:	0800ad84 	.word	0x0800ad84

0800a324 <__retarget_lock_acquire_recursive>:
 800a324:	4770      	bx	lr

0800a326 <__retarget_lock_release_recursive>:
 800a326:	4770      	bx	lr

0800a328 <memcpy>:
 800a328:	440a      	add	r2, r1
 800a32a:	4291      	cmp	r1, r2
 800a32c:	f100 33ff 	add.w	r3, r0, #4294967295
 800a330:	d100      	bne.n	800a334 <memcpy+0xc>
 800a332:	4770      	bx	lr
 800a334:	b510      	push	{r4, lr}
 800a336:	f811 4b01 	ldrb.w	r4, [r1], #1
 800a33a:	4291      	cmp	r1, r2
 800a33c:	f803 4f01 	strb.w	r4, [r3, #1]!
 800a340:	d1f9      	bne.n	800a336 <memcpy+0xe>
 800a342:	bd10      	pop	{r4, pc}

0800a344 <_free_r>:
 800a344:	b538      	push	{r3, r4, r5, lr}
 800a346:	4605      	mov	r5, r0
 800a348:	2900      	cmp	r1, #0
 800a34a:	d040      	beq.n	800a3ce <_free_r+0x8a>
 800a34c:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800a350:	1f0c      	subs	r4, r1, #4
 800a352:	2b00      	cmp	r3, #0
 800a354:	bfb8      	it	lt
 800a356:	18e4      	addlt	r4, r4, r3
 800a358:	f000 f8dc 	bl	800a514 <__malloc_lock>
 800a35c:	4a1c      	ldr	r2, [pc, #112]	; (800a3d0 <_free_r+0x8c>)
 800a35e:	6813      	ldr	r3, [r2, #0]
 800a360:	b933      	cbnz	r3, 800a370 <_free_r+0x2c>
 800a362:	6063      	str	r3, [r4, #4]
 800a364:	6014      	str	r4, [r2, #0]
 800a366:	4628      	mov	r0, r5
 800a368:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800a36c:	f000 b8d8 	b.w	800a520 <__malloc_unlock>
 800a370:	42a3      	cmp	r3, r4
 800a372:	d908      	bls.n	800a386 <_free_r+0x42>
 800a374:	6820      	ldr	r0, [r4, #0]
 800a376:	1821      	adds	r1, r4, r0
 800a378:	428b      	cmp	r3, r1
 800a37a:	bf01      	itttt	eq
 800a37c:	6819      	ldreq	r1, [r3, #0]
 800a37e:	685b      	ldreq	r3, [r3, #4]
 800a380:	1809      	addeq	r1, r1, r0
 800a382:	6021      	streq	r1, [r4, #0]
 800a384:	e7ed      	b.n	800a362 <_free_r+0x1e>
 800a386:	461a      	mov	r2, r3
 800a388:	685b      	ldr	r3, [r3, #4]
 800a38a:	b10b      	cbz	r3, 800a390 <_free_r+0x4c>
 800a38c:	42a3      	cmp	r3, r4
 800a38e:	d9fa      	bls.n	800a386 <_free_r+0x42>
 800a390:	6811      	ldr	r1, [r2, #0]
 800a392:	1850      	adds	r0, r2, r1
 800a394:	42a0      	cmp	r0, r4
 800a396:	d10b      	bne.n	800a3b0 <_free_r+0x6c>
 800a398:	6820      	ldr	r0, [r4, #0]
 800a39a:	4401      	add	r1, r0
 800a39c:	1850      	adds	r0, r2, r1
 800a39e:	4283      	cmp	r3, r0
 800a3a0:	6011      	str	r1, [r2, #0]
 800a3a2:	d1e0      	bne.n	800a366 <_free_r+0x22>
 800a3a4:	6818      	ldr	r0, [r3, #0]
 800a3a6:	685b      	ldr	r3, [r3, #4]
 800a3a8:	4408      	add	r0, r1
 800a3aa:	6010      	str	r0, [r2, #0]
 800a3ac:	6053      	str	r3, [r2, #4]
 800a3ae:	e7da      	b.n	800a366 <_free_r+0x22>
 800a3b0:	d902      	bls.n	800a3b8 <_free_r+0x74>
 800a3b2:	230c      	movs	r3, #12
 800a3b4:	602b      	str	r3, [r5, #0]
 800a3b6:	e7d6      	b.n	800a366 <_free_r+0x22>
 800a3b8:	6820      	ldr	r0, [r4, #0]
 800a3ba:	1821      	adds	r1, r4, r0
 800a3bc:	428b      	cmp	r3, r1
 800a3be:	bf01      	itttt	eq
 800a3c0:	6819      	ldreq	r1, [r3, #0]
 800a3c2:	685b      	ldreq	r3, [r3, #4]
 800a3c4:	1809      	addeq	r1, r1, r0
 800a3c6:	6021      	streq	r1, [r4, #0]
 800a3c8:	6063      	str	r3, [r4, #4]
 800a3ca:	6054      	str	r4, [r2, #4]
 800a3cc:	e7cb      	b.n	800a366 <_free_r+0x22>
 800a3ce:	bd38      	pop	{r3, r4, r5, pc}
 800a3d0:	200015d4 	.word	0x200015d4

0800a3d4 <sbrk_aligned>:
 800a3d4:	b570      	push	{r4, r5, r6, lr}
 800a3d6:	4e0e      	ldr	r6, [pc, #56]	; (800a410 <sbrk_aligned+0x3c>)
 800a3d8:	460c      	mov	r4, r1
 800a3da:	6831      	ldr	r1, [r6, #0]
 800a3dc:	4605      	mov	r5, r0
 800a3de:	b911      	cbnz	r1, 800a3e6 <sbrk_aligned+0x12>
 800a3e0:	f000 fbaa 	bl	800ab38 <_sbrk_r>
 800a3e4:	6030      	str	r0, [r6, #0]
 800a3e6:	4621      	mov	r1, r4
 800a3e8:	4628      	mov	r0, r5
 800a3ea:	f000 fba5 	bl	800ab38 <_sbrk_r>
 800a3ee:	1c43      	adds	r3, r0, #1
 800a3f0:	d00a      	beq.n	800a408 <sbrk_aligned+0x34>
 800a3f2:	1cc4      	adds	r4, r0, #3
 800a3f4:	f024 0403 	bic.w	r4, r4, #3
 800a3f8:	42a0      	cmp	r0, r4
 800a3fa:	d007      	beq.n	800a40c <sbrk_aligned+0x38>
 800a3fc:	1a21      	subs	r1, r4, r0
 800a3fe:	4628      	mov	r0, r5
 800a400:	f000 fb9a 	bl	800ab38 <_sbrk_r>
 800a404:	3001      	adds	r0, #1
 800a406:	d101      	bne.n	800a40c <sbrk_aligned+0x38>
 800a408:	f04f 34ff 	mov.w	r4, #4294967295
 800a40c:	4620      	mov	r0, r4
 800a40e:	bd70      	pop	{r4, r5, r6, pc}
 800a410:	200015d8 	.word	0x200015d8

0800a414 <_malloc_r>:
 800a414:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800a418:	1ccd      	adds	r5, r1, #3
 800a41a:	f025 0503 	bic.w	r5, r5, #3
 800a41e:	3508      	adds	r5, #8
 800a420:	2d0c      	cmp	r5, #12
 800a422:	bf38      	it	cc
 800a424:	250c      	movcc	r5, #12
 800a426:	2d00      	cmp	r5, #0
 800a428:	4607      	mov	r7, r0
 800a42a:	db01      	blt.n	800a430 <_malloc_r+0x1c>
 800a42c:	42a9      	cmp	r1, r5
 800a42e:	d905      	bls.n	800a43c <_malloc_r+0x28>
 800a430:	230c      	movs	r3, #12
 800a432:	2600      	movs	r6, #0
 800a434:	603b      	str	r3, [r7, #0]
 800a436:	4630      	mov	r0, r6
 800a438:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800a43c:	f8df 80d0 	ldr.w	r8, [pc, #208]	; 800a510 <_malloc_r+0xfc>
 800a440:	f000 f868 	bl	800a514 <__malloc_lock>
 800a444:	f8d8 3000 	ldr.w	r3, [r8]
 800a448:	461c      	mov	r4, r3
 800a44a:	bb5c      	cbnz	r4, 800a4a4 <_malloc_r+0x90>
 800a44c:	4629      	mov	r1, r5
 800a44e:	4638      	mov	r0, r7
 800a450:	f7ff ffc0 	bl	800a3d4 <sbrk_aligned>
 800a454:	1c43      	adds	r3, r0, #1
 800a456:	4604      	mov	r4, r0
 800a458:	d155      	bne.n	800a506 <_malloc_r+0xf2>
 800a45a:	f8d8 4000 	ldr.w	r4, [r8]
 800a45e:	4626      	mov	r6, r4
 800a460:	2e00      	cmp	r6, #0
 800a462:	d145      	bne.n	800a4f0 <_malloc_r+0xdc>
 800a464:	2c00      	cmp	r4, #0
 800a466:	d048      	beq.n	800a4fa <_malloc_r+0xe6>
 800a468:	6823      	ldr	r3, [r4, #0]
 800a46a:	4631      	mov	r1, r6
 800a46c:	4638      	mov	r0, r7
 800a46e:	eb04 0903 	add.w	r9, r4, r3
 800a472:	f000 fb61 	bl	800ab38 <_sbrk_r>
 800a476:	4581      	cmp	r9, r0
 800a478:	d13f      	bne.n	800a4fa <_malloc_r+0xe6>
 800a47a:	6821      	ldr	r1, [r4, #0]
 800a47c:	4638      	mov	r0, r7
 800a47e:	1a6d      	subs	r5, r5, r1
 800a480:	4629      	mov	r1, r5
 800a482:	f7ff ffa7 	bl	800a3d4 <sbrk_aligned>
 800a486:	3001      	adds	r0, #1
 800a488:	d037      	beq.n	800a4fa <_malloc_r+0xe6>
 800a48a:	6823      	ldr	r3, [r4, #0]
 800a48c:	442b      	add	r3, r5
 800a48e:	6023      	str	r3, [r4, #0]
 800a490:	f8d8 3000 	ldr.w	r3, [r8]
 800a494:	2b00      	cmp	r3, #0
 800a496:	d038      	beq.n	800a50a <_malloc_r+0xf6>
 800a498:	685a      	ldr	r2, [r3, #4]
 800a49a:	42a2      	cmp	r2, r4
 800a49c:	d12b      	bne.n	800a4f6 <_malloc_r+0xe2>
 800a49e:	2200      	movs	r2, #0
 800a4a0:	605a      	str	r2, [r3, #4]
 800a4a2:	e00f      	b.n	800a4c4 <_malloc_r+0xb0>
 800a4a4:	6822      	ldr	r2, [r4, #0]
 800a4a6:	1b52      	subs	r2, r2, r5
 800a4a8:	d41f      	bmi.n	800a4ea <_malloc_r+0xd6>
 800a4aa:	2a0b      	cmp	r2, #11
 800a4ac:	d917      	bls.n	800a4de <_malloc_r+0xca>
 800a4ae:	1961      	adds	r1, r4, r5
 800a4b0:	42a3      	cmp	r3, r4
 800a4b2:	6025      	str	r5, [r4, #0]
 800a4b4:	bf18      	it	ne
 800a4b6:	6059      	strne	r1, [r3, #4]
 800a4b8:	6863      	ldr	r3, [r4, #4]
 800a4ba:	bf08      	it	eq
 800a4bc:	f8c8 1000 	streq.w	r1, [r8]
 800a4c0:	5162      	str	r2, [r4, r5]
 800a4c2:	604b      	str	r3, [r1, #4]
 800a4c4:	4638      	mov	r0, r7
 800a4c6:	f104 060b 	add.w	r6, r4, #11
 800a4ca:	f000 f829 	bl	800a520 <__malloc_unlock>
 800a4ce:	f026 0607 	bic.w	r6, r6, #7
 800a4d2:	1d23      	adds	r3, r4, #4
 800a4d4:	1af2      	subs	r2, r6, r3
 800a4d6:	d0ae      	beq.n	800a436 <_malloc_r+0x22>
 800a4d8:	1b9b      	subs	r3, r3, r6
 800a4da:	50a3      	str	r3, [r4, r2]
 800a4dc:	e7ab      	b.n	800a436 <_malloc_r+0x22>
 800a4de:	42a3      	cmp	r3, r4
 800a4e0:	6862      	ldr	r2, [r4, #4]
 800a4e2:	d1dd      	bne.n	800a4a0 <_malloc_r+0x8c>
 800a4e4:	f8c8 2000 	str.w	r2, [r8]
 800a4e8:	e7ec      	b.n	800a4c4 <_malloc_r+0xb0>
 800a4ea:	4623      	mov	r3, r4
 800a4ec:	6864      	ldr	r4, [r4, #4]
 800a4ee:	e7ac      	b.n	800a44a <_malloc_r+0x36>
 800a4f0:	4634      	mov	r4, r6
 800a4f2:	6876      	ldr	r6, [r6, #4]
 800a4f4:	e7b4      	b.n	800a460 <_malloc_r+0x4c>
 800a4f6:	4613      	mov	r3, r2
 800a4f8:	e7cc      	b.n	800a494 <_malloc_r+0x80>
 800a4fa:	230c      	movs	r3, #12
 800a4fc:	4638      	mov	r0, r7
 800a4fe:	603b      	str	r3, [r7, #0]
 800a500:	f000 f80e 	bl	800a520 <__malloc_unlock>
 800a504:	e797      	b.n	800a436 <_malloc_r+0x22>
 800a506:	6025      	str	r5, [r4, #0]
 800a508:	e7dc      	b.n	800a4c4 <_malloc_r+0xb0>
 800a50a:	605b      	str	r3, [r3, #4]
 800a50c:	deff      	udf	#255	; 0xff
 800a50e:	bf00      	nop
 800a510:	200015d4 	.word	0x200015d4

0800a514 <__malloc_lock>:
 800a514:	4801      	ldr	r0, [pc, #4]	; (800a51c <__malloc_lock+0x8>)
 800a516:	f7ff bf05 	b.w	800a324 <__retarget_lock_acquire_recursive>
 800a51a:	bf00      	nop
 800a51c:	200015d0 	.word	0x200015d0

0800a520 <__malloc_unlock>:
 800a520:	4801      	ldr	r0, [pc, #4]	; (800a528 <__malloc_unlock+0x8>)
 800a522:	f7ff bf00 	b.w	800a326 <__retarget_lock_release_recursive>
 800a526:	bf00      	nop
 800a528:	200015d0 	.word	0x200015d0

0800a52c <__ssputs_r>:
 800a52c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800a530:	461f      	mov	r7, r3
 800a532:	688e      	ldr	r6, [r1, #8]
 800a534:	4682      	mov	sl, r0
 800a536:	42be      	cmp	r6, r7
 800a538:	460c      	mov	r4, r1
 800a53a:	4690      	mov	r8, r2
 800a53c:	680b      	ldr	r3, [r1, #0]
 800a53e:	d82c      	bhi.n	800a59a <__ssputs_r+0x6e>
 800a540:	898a      	ldrh	r2, [r1, #12]
 800a542:	f412 6f90 	tst.w	r2, #1152	; 0x480
 800a546:	d026      	beq.n	800a596 <__ssputs_r+0x6a>
 800a548:	6965      	ldr	r5, [r4, #20]
 800a54a:	6909      	ldr	r1, [r1, #16]
 800a54c:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 800a550:	eba3 0901 	sub.w	r9, r3, r1
 800a554:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 800a558:	1c7b      	adds	r3, r7, #1
 800a55a:	444b      	add	r3, r9
 800a55c:	106d      	asrs	r5, r5, #1
 800a55e:	429d      	cmp	r5, r3
 800a560:	bf38      	it	cc
 800a562:	461d      	movcc	r5, r3
 800a564:	0553      	lsls	r3, r2, #21
 800a566:	d527      	bpl.n	800a5b8 <__ssputs_r+0x8c>
 800a568:	4629      	mov	r1, r5
 800a56a:	f7ff ff53 	bl	800a414 <_malloc_r>
 800a56e:	4606      	mov	r6, r0
 800a570:	b360      	cbz	r0, 800a5cc <__ssputs_r+0xa0>
 800a572:	464a      	mov	r2, r9
 800a574:	6921      	ldr	r1, [r4, #16]
 800a576:	f7ff fed7 	bl	800a328 <memcpy>
 800a57a:	89a3      	ldrh	r3, [r4, #12]
 800a57c:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
 800a580:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800a584:	81a3      	strh	r3, [r4, #12]
 800a586:	6126      	str	r6, [r4, #16]
 800a588:	444e      	add	r6, r9
 800a58a:	6026      	str	r6, [r4, #0]
 800a58c:	463e      	mov	r6, r7
 800a58e:	6165      	str	r5, [r4, #20]
 800a590:	eba5 0509 	sub.w	r5, r5, r9
 800a594:	60a5      	str	r5, [r4, #8]
 800a596:	42be      	cmp	r6, r7
 800a598:	d900      	bls.n	800a59c <__ssputs_r+0x70>
 800a59a:	463e      	mov	r6, r7
 800a59c:	4632      	mov	r2, r6
 800a59e:	4641      	mov	r1, r8
 800a5a0:	6820      	ldr	r0, [r4, #0]
 800a5a2:	f000 faaf 	bl	800ab04 <memmove>
 800a5a6:	2000      	movs	r0, #0
 800a5a8:	68a3      	ldr	r3, [r4, #8]
 800a5aa:	1b9b      	subs	r3, r3, r6
 800a5ac:	60a3      	str	r3, [r4, #8]
 800a5ae:	6823      	ldr	r3, [r4, #0]
 800a5b0:	4433      	add	r3, r6
 800a5b2:	6023      	str	r3, [r4, #0]
 800a5b4:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800a5b8:	462a      	mov	r2, r5
 800a5ba:	f000 fadb 	bl	800ab74 <_realloc_r>
 800a5be:	4606      	mov	r6, r0
 800a5c0:	2800      	cmp	r0, #0
 800a5c2:	d1e0      	bne.n	800a586 <__ssputs_r+0x5a>
 800a5c4:	4650      	mov	r0, sl
 800a5c6:	6921      	ldr	r1, [r4, #16]
 800a5c8:	f7ff febc 	bl	800a344 <_free_r>
 800a5cc:	230c      	movs	r3, #12
 800a5ce:	f8ca 3000 	str.w	r3, [sl]
 800a5d2:	89a3      	ldrh	r3, [r4, #12]
 800a5d4:	f04f 30ff 	mov.w	r0, #4294967295
 800a5d8:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800a5dc:	81a3      	strh	r3, [r4, #12]
 800a5de:	e7e9      	b.n	800a5b4 <__ssputs_r+0x88>

0800a5e0 <_svfiprintf_r>:
 800a5e0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800a5e4:	4698      	mov	r8, r3
 800a5e6:	898b      	ldrh	r3, [r1, #12]
 800a5e8:	4607      	mov	r7, r0
 800a5ea:	061b      	lsls	r3, r3, #24
 800a5ec:	460d      	mov	r5, r1
 800a5ee:	4614      	mov	r4, r2
 800a5f0:	b09d      	sub	sp, #116	; 0x74
 800a5f2:	d50e      	bpl.n	800a612 <_svfiprintf_r+0x32>
 800a5f4:	690b      	ldr	r3, [r1, #16]
 800a5f6:	b963      	cbnz	r3, 800a612 <_svfiprintf_r+0x32>
 800a5f8:	2140      	movs	r1, #64	; 0x40
 800a5fa:	f7ff ff0b 	bl	800a414 <_malloc_r>
 800a5fe:	6028      	str	r0, [r5, #0]
 800a600:	6128      	str	r0, [r5, #16]
 800a602:	b920      	cbnz	r0, 800a60e <_svfiprintf_r+0x2e>
 800a604:	230c      	movs	r3, #12
 800a606:	603b      	str	r3, [r7, #0]
 800a608:	f04f 30ff 	mov.w	r0, #4294967295
 800a60c:	e0d0      	b.n	800a7b0 <_svfiprintf_r+0x1d0>
 800a60e:	2340      	movs	r3, #64	; 0x40
 800a610:	616b      	str	r3, [r5, #20]
 800a612:	2300      	movs	r3, #0
 800a614:	9309      	str	r3, [sp, #36]	; 0x24
 800a616:	2320      	movs	r3, #32
 800a618:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 800a61c:	2330      	movs	r3, #48	; 0x30
 800a61e:	f04f 0901 	mov.w	r9, #1
 800a622:	f8cd 800c 	str.w	r8, [sp, #12]
 800a626:	f8df 81a0 	ldr.w	r8, [pc, #416]	; 800a7c8 <_svfiprintf_r+0x1e8>
 800a62a:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 800a62e:	4623      	mov	r3, r4
 800a630:	469a      	mov	sl, r3
 800a632:	f813 2b01 	ldrb.w	r2, [r3], #1
 800a636:	b10a      	cbz	r2, 800a63c <_svfiprintf_r+0x5c>
 800a638:	2a25      	cmp	r2, #37	; 0x25
 800a63a:	d1f9      	bne.n	800a630 <_svfiprintf_r+0x50>
 800a63c:	ebba 0b04 	subs.w	fp, sl, r4
 800a640:	d00b      	beq.n	800a65a <_svfiprintf_r+0x7a>
 800a642:	465b      	mov	r3, fp
 800a644:	4622      	mov	r2, r4
 800a646:	4629      	mov	r1, r5
 800a648:	4638      	mov	r0, r7
 800a64a:	f7ff ff6f 	bl	800a52c <__ssputs_r>
 800a64e:	3001      	adds	r0, #1
 800a650:	f000 80a9 	beq.w	800a7a6 <_svfiprintf_r+0x1c6>
 800a654:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800a656:	445a      	add	r2, fp
 800a658:	9209      	str	r2, [sp, #36]	; 0x24
 800a65a:	f89a 3000 	ldrb.w	r3, [sl]
 800a65e:	2b00      	cmp	r3, #0
 800a660:	f000 80a1 	beq.w	800a7a6 <_svfiprintf_r+0x1c6>
 800a664:	2300      	movs	r3, #0
 800a666:	f04f 32ff 	mov.w	r2, #4294967295
 800a66a:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800a66e:	f10a 0a01 	add.w	sl, sl, #1
 800a672:	9304      	str	r3, [sp, #16]
 800a674:	9307      	str	r3, [sp, #28]
 800a676:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 800a67a:	931a      	str	r3, [sp, #104]	; 0x68
 800a67c:	4654      	mov	r4, sl
 800a67e:	2205      	movs	r2, #5
 800a680:	f814 1b01 	ldrb.w	r1, [r4], #1
 800a684:	4850      	ldr	r0, [pc, #320]	; (800a7c8 <_svfiprintf_r+0x1e8>)
 800a686:	f000 fa67 	bl	800ab58 <memchr>
 800a68a:	9a04      	ldr	r2, [sp, #16]
 800a68c:	b9d8      	cbnz	r0, 800a6c6 <_svfiprintf_r+0xe6>
 800a68e:	06d0      	lsls	r0, r2, #27
 800a690:	bf44      	itt	mi
 800a692:	2320      	movmi	r3, #32
 800a694:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800a698:	0711      	lsls	r1, r2, #28
 800a69a:	bf44      	itt	mi
 800a69c:	232b      	movmi	r3, #43	; 0x2b
 800a69e:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800a6a2:	f89a 3000 	ldrb.w	r3, [sl]
 800a6a6:	2b2a      	cmp	r3, #42	; 0x2a
 800a6a8:	d015      	beq.n	800a6d6 <_svfiprintf_r+0xf6>
 800a6aa:	4654      	mov	r4, sl
 800a6ac:	2000      	movs	r0, #0
 800a6ae:	f04f 0c0a 	mov.w	ip, #10
 800a6b2:	9a07      	ldr	r2, [sp, #28]
 800a6b4:	4621      	mov	r1, r4
 800a6b6:	f811 3b01 	ldrb.w	r3, [r1], #1
 800a6ba:	3b30      	subs	r3, #48	; 0x30
 800a6bc:	2b09      	cmp	r3, #9
 800a6be:	d94d      	bls.n	800a75c <_svfiprintf_r+0x17c>
 800a6c0:	b1b0      	cbz	r0, 800a6f0 <_svfiprintf_r+0x110>
 800a6c2:	9207      	str	r2, [sp, #28]
 800a6c4:	e014      	b.n	800a6f0 <_svfiprintf_r+0x110>
 800a6c6:	eba0 0308 	sub.w	r3, r0, r8
 800a6ca:	fa09 f303 	lsl.w	r3, r9, r3
 800a6ce:	4313      	orrs	r3, r2
 800a6d0:	46a2      	mov	sl, r4
 800a6d2:	9304      	str	r3, [sp, #16]
 800a6d4:	e7d2      	b.n	800a67c <_svfiprintf_r+0x9c>
 800a6d6:	9b03      	ldr	r3, [sp, #12]
 800a6d8:	1d19      	adds	r1, r3, #4
 800a6da:	681b      	ldr	r3, [r3, #0]
 800a6dc:	9103      	str	r1, [sp, #12]
 800a6de:	2b00      	cmp	r3, #0
 800a6e0:	bfbb      	ittet	lt
 800a6e2:	425b      	neglt	r3, r3
 800a6e4:	f042 0202 	orrlt.w	r2, r2, #2
 800a6e8:	9307      	strge	r3, [sp, #28]
 800a6ea:	9307      	strlt	r3, [sp, #28]
 800a6ec:	bfb8      	it	lt
 800a6ee:	9204      	strlt	r2, [sp, #16]
 800a6f0:	7823      	ldrb	r3, [r4, #0]
 800a6f2:	2b2e      	cmp	r3, #46	; 0x2e
 800a6f4:	d10c      	bne.n	800a710 <_svfiprintf_r+0x130>
 800a6f6:	7863      	ldrb	r3, [r4, #1]
 800a6f8:	2b2a      	cmp	r3, #42	; 0x2a
 800a6fa:	d134      	bne.n	800a766 <_svfiprintf_r+0x186>
 800a6fc:	9b03      	ldr	r3, [sp, #12]
 800a6fe:	3402      	adds	r4, #2
 800a700:	1d1a      	adds	r2, r3, #4
 800a702:	681b      	ldr	r3, [r3, #0]
 800a704:	9203      	str	r2, [sp, #12]
 800a706:	2b00      	cmp	r3, #0
 800a708:	bfb8      	it	lt
 800a70a:	f04f 33ff 	movlt.w	r3, #4294967295
 800a70e:	9305      	str	r3, [sp, #20]
 800a710:	f8df a0b8 	ldr.w	sl, [pc, #184]	; 800a7cc <_svfiprintf_r+0x1ec>
 800a714:	2203      	movs	r2, #3
 800a716:	4650      	mov	r0, sl
 800a718:	7821      	ldrb	r1, [r4, #0]
 800a71a:	f000 fa1d 	bl	800ab58 <memchr>
 800a71e:	b138      	cbz	r0, 800a730 <_svfiprintf_r+0x150>
 800a720:	2240      	movs	r2, #64	; 0x40
 800a722:	9b04      	ldr	r3, [sp, #16]
 800a724:	eba0 000a 	sub.w	r0, r0, sl
 800a728:	4082      	lsls	r2, r0
 800a72a:	4313      	orrs	r3, r2
 800a72c:	3401      	adds	r4, #1
 800a72e:	9304      	str	r3, [sp, #16]
 800a730:	f814 1b01 	ldrb.w	r1, [r4], #1
 800a734:	2206      	movs	r2, #6
 800a736:	4826      	ldr	r0, [pc, #152]	; (800a7d0 <_svfiprintf_r+0x1f0>)
 800a738:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 800a73c:	f000 fa0c 	bl	800ab58 <memchr>
 800a740:	2800      	cmp	r0, #0
 800a742:	d038      	beq.n	800a7b6 <_svfiprintf_r+0x1d6>
 800a744:	4b23      	ldr	r3, [pc, #140]	; (800a7d4 <_svfiprintf_r+0x1f4>)
 800a746:	bb1b      	cbnz	r3, 800a790 <_svfiprintf_r+0x1b0>
 800a748:	9b03      	ldr	r3, [sp, #12]
 800a74a:	3307      	adds	r3, #7
 800a74c:	f023 0307 	bic.w	r3, r3, #7
 800a750:	3308      	adds	r3, #8
 800a752:	9303      	str	r3, [sp, #12]
 800a754:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800a756:	4433      	add	r3, r6
 800a758:	9309      	str	r3, [sp, #36]	; 0x24
 800a75a:	e768      	b.n	800a62e <_svfiprintf_r+0x4e>
 800a75c:	460c      	mov	r4, r1
 800a75e:	2001      	movs	r0, #1
 800a760:	fb0c 3202 	mla	r2, ip, r2, r3
 800a764:	e7a6      	b.n	800a6b4 <_svfiprintf_r+0xd4>
 800a766:	2300      	movs	r3, #0
 800a768:	f04f 0c0a 	mov.w	ip, #10
 800a76c:	4619      	mov	r1, r3
 800a76e:	3401      	adds	r4, #1
 800a770:	9305      	str	r3, [sp, #20]
 800a772:	4620      	mov	r0, r4
 800a774:	f810 2b01 	ldrb.w	r2, [r0], #1
 800a778:	3a30      	subs	r2, #48	; 0x30
 800a77a:	2a09      	cmp	r2, #9
 800a77c:	d903      	bls.n	800a786 <_svfiprintf_r+0x1a6>
 800a77e:	2b00      	cmp	r3, #0
 800a780:	d0c6      	beq.n	800a710 <_svfiprintf_r+0x130>
 800a782:	9105      	str	r1, [sp, #20]
 800a784:	e7c4      	b.n	800a710 <_svfiprintf_r+0x130>
 800a786:	4604      	mov	r4, r0
 800a788:	2301      	movs	r3, #1
 800a78a:	fb0c 2101 	mla	r1, ip, r1, r2
 800a78e:	e7f0      	b.n	800a772 <_svfiprintf_r+0x192>
 800a790:	ab03      	add	r3, sp, #12
 800a792:	9300      	str	r3, [sp, #0]
 800a794:	462a      	mov	r2, r5
 800a796:	4638      	mov	r0, r7
 800a798:	4b0f      	ldr	r3, [pc, #60]	; (800a7d8 <_svfiprintf_r+0x1f8>)
 800a79a:	a904      	add	r1, sp, #16
 800a79c:	f3af 8000 	nop.w
 800a7a0:	1c42      	adds	r2, r0, #1
 800a7a2:	4606      	mov	r6, r0
 800a7a4:	d1d6      	bne.n	800a754 <_svfiprintf_r+0x174>
 800a7a6:	89ab      	ldrh	r3, [r5, #12]
 800a7a8:	065b      	lsls	r3, r3, #25
 800a7aa:	f53f af2d 	bmi.w	800a608 <_svfiprintf_r+0x28>
 800a7ae:	9809      	ldr	r0, [sp, #36]	; 0x24
 800a7b0:	b01d      	add	sp, #116	; 0x74
 800a7b2:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800a7b6:	ab03      	add	r3, sp, #12
 800a7b8:	9300      	str	r3, [sp, #0]
 800a7ba:	462a      	mov	r2, r5
 800a7bc:	4638      	mov	r0, r7
 800a7be:	4b06      	ldr	r3, [pc, #24]	; (800a7d8 <_svfiprintf_r+0x1f8>)
 800a7c0:	a904      	add	r1, sp, #16
 800a7c2:	f000 f87d 	bl	800a8c0 <_printf_i>
 800a7c6:	e7eb      	b.n	800a7a0 <_svfiprintf_r+0x1c0>
 800a7c8:	0800ad4a 	.word	0x0800ad4a
 800a7cc:	0800ad50 	.word	0x0800ad50
 800a7d0:	0800ad54 	.word	0x0800ad54
 800a7d4:	00000000 	.word	0x00000000
 800a7d8:	0800a52d 	.word	0x0800a52d

0800a7dc <_printf_common>:
 800a7dc:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800a7e0:	4616      	mov	r6, r2
 800a7e2:	4699      	mov	r9, r3
 800a7e4:	688a      	ldr	r2, [r1, #8]
 800a7e6:	690b      	ldr	r3, [r1, #16]
 800a7e8:	4607      	mov	r7, r0
 800a7ea:	4293      	cmp	r3, r2
 800a7ec:	bfb8      	it	lt
 800a7ee:	4613      	movlt	r3, r2
 800a7f0:	6033      	str	r3, [r6, #0]
 800a7f2:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 800a7f6:	460c      	mov	r4, r1
 800a7f8:	f8dd 8020 	ldr.w	r8, [sp, #32]
 800a7fc:	b10a      	cbz	r2, 800a802 <_printf_common+0x26>
 800a7fe:	3301      	adds	r3, #1
 800a800:	6033      	str	r3, [r6, #0]
 800a802:	6823      	ldr	r3, [r4, #0]
 800a804:	0699      	lsls	r1, r3, #26
 800a806:	bf42      	ittt	mi
 800a808:	6833      	ldrmi	r3, [r6, #0]
 800a80a:	3302      	addmi	r3, #2
 800a80c:	6033      	strmi	r3, [r6, #0]
 800a80e:	6825      	ldr	r5, [r4, #0]
 800a810:	f015 0506 	ands.w	r5, r5, #6
 800a814:	d106      	bne.n	800a824 <_printf_common+0x48>
 800a816:	f104 0a19 	add.w	sl, r4, #25
 800a81a:	68e3      	ldr	r3, [r4, #12]
 800a81c:	6832      	ldr	r2, [r6, #0]
 800a81e:	1a9b      	subs	r3, r3, r2
 800a820:	42ab      	cmp	r3, r5
 800a822:	dc2b      	bgt.n	800a87c <_printf_common+0xa0>
 800a824:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 800a828:	1e13      	subs	r3, r2, #0
 800a82a:	6822      	ldr	r2, [r4, #0]
 800a82c:	bf18      	it	ne
 800a82e:	2301      	movne	r3, #1
 800a830:	0692      	lsls	r2, r2, #26
 800a832:	d430      	bmi.n	800a896 <_printf_common+0xba>
 800a834:	4649      	mov	r1, r9
 800a836:	4638      	mov	r0, r7
 800a838:	f104 0243 	add.w	r2, r4, #67	; 0x43
 800a83c:	47c0      	blx	r8
 800a83e:	3001      	adds	r0, #1
 800a840:	d023      	beq.n	800a88a <_printf_common+0xae>
 800a842:	6823      	ldr	r3, [r4, #0]
 800a844:	6922      	ldr	r2, [r4, #16]
 800a846:	f003 0306 	and.w	r3, r3, #6
 800a84a:	2b04      	cmp	r3, #4
 800a84c:	bf14      	ite	ne
 800a84e:	2500      	movne	r5, #0
 800a850:	6833      	ldreq	r3, [r6, #0]
 800a852:	f04f 0600 	mov.w	r6, #0
 800a856:	bf08      	it	eq
 800a858:	68e5      	ldreq	r5, [r4, #12]
 800a85a:	f104 041a 	add.w	r4, r4, #26
 800a85e:	bf08      	it	eq
 800a860:	1aed      	subeq	r5, r5, r3
 800a862:	f854 3c12 	ldr.w	r3, [r4, #-18]
 800a866:	bf08      	it	eq
 800a868:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 800a86c:	4293      	cmp	r3, r2
 800a86e:	bfc4      	itt	gt
 800a870:	1a9b      	subgt	r3, r3, r2
 800a872:	18ed      	addgt	r5, r5, r3
 800a874:	42b5      	cmp	r5, r6
 800a876:	d11a      	bne.n	800a8ae <_printf_common+0xd2>
 800a878:	2000      	movs	r0, #0
 800a87a:	e008      	b.n	800a88e <_printf_common+0xb2>
 800a87c:	2301      	movs	r3, #1
 800a87e:	4652      	mov	r2, sl
 800a880:	4649      	mov	r1, r9
 800a882:	4638      	mov	r0, r7
 800a884:	47c0      	blx	r8
 800a886:	3001      	adds	r0, #1
 800a888:	d103      	bne.n	800a892 <_printf_common+0xb6>
 800a88a:	f04f 30ff 	mov.w	r0, #4294967295
 800a88e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800a892:	3501      	adds	r5, #1
 800a894:	e7c1      	b.n	800a81a <_printf_common+0x3e>
 800a896:	2030      	movs	r0, #48	; 0x30
 800a898:	18e1      	adds	r1, r4, r3
 800a89a:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 800a89e:	1c5a      	adds	r2, r3, #1
 800a8a0:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 800a8a4:	4422      	add	r2, r4
 800a8a6:	3302      	adds	r3, #2
 800a8a8:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 800a8ac:	e7c2      	b.n	800a834 <_printf_common+0x58>
 800a8ae:	2301      	movs	r3, #1
 800a8b0:	4622      	mov	r2, r4
 800a8b2:	4649      	mov	r1, r9
 800a8b4:	4638      	mov	r0, r7
 800a8b6:	47c0      	blx	r8
 800a8b8:	3001      	adds	r0, #1
 800a8ba:	d0e6      	beq.n	800a88a <_printf_common+0xae>
 800a8bc:	3601      	adds	r6, #1
 800a8be:	e7d9      	b.n	800a874 <_printf_common+0x98>

0800a8c0 <_printf_i>:
 800a8c0:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 800a8c4:	7e0f      	ldrb	r7, [r1, #24]
 800a8c6:	4691      	mov	r9, r2
 800a8c8:	2f78      	cmp	r7, #120	; 0x78
 800a8ca:	4680      	mov	r8, r0
 800a8cc:	460c      	mov	r4, r1
 800a8ce:	469a      	mov	sl, r3
 800a8d0:	9d0c      	ldr	r5, [sp, #48]	; 0x30
 800a8d2:	f101 0243 	add.w	r2, r1, #67	; 0x43
 800a8d6:	d807      	bhi.n	800a8e8 <_printf_i+0x28>
 800a8d8:	2f62      	cmp	r7, #98	; 0x62
 800a8da:	d80a      	bhi.n	800a8f2 <_printf_i+0x32>
 800a8dc:	2f00      	cmp	r7, #0
 800a8de:	f000 80d5 	beq.w	800aa8c <_printf_i+0x1cc>
 800a8e2:	2f58      	cmp	r7, #88	; 0x58
 800a8e4:	f000 80c1 	beq.w	800aa6a <_printf_i+0x1aa>
 800a8e8:	f104 0542 	add.w	r5, r4, #66	; 0x42
 800a8ec:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 800a8f0:	e03a      	b.n	800a968 <_printf_i+0xa8>
 800a8f2:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 800a8f6:	2b15      	cmp	r3, #21
 800a8f8:	d8f6      	bhi.n	800a8e8 <_printf_i+0x28>
 800a8fa:	a101      	add	r1, pc, #4	; (adr r1, 800a900 <_printf_i+0x40>)
 800a8fc:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 800a900:	0800a959 	.word	0x0800a959
 800a904:	0800a96d 	.word	0x0800a96d
 800a908:	0800a8e9 	.word	0x0800a8e9
 800a90c:	0800a8e9 	.word	0x0800a8e9
 800a910:	0800a8e9 	.word	0x0800a8e9
 800a914:	0800a8e9 	.word	0x0800a8e9
 800a918:	0800a96d 	.word	0x0800a96d
 800a91c:	0800a8e9 	.word	0x0800a8e9
 800a920:	0800a8e9 	.word	0x0800a8e9
 800a924:	0800a8e9 	.word	0x0800a8e9
 800a928:	0800a8e9 	.word	0x0800a8e9
 800a92c:	0800aa73 	.word	0x0800aa73
 800a930:	0800a999 	.word	0x0800a999
 800a934:	0800aa2d 	.word	0x0800aa2d
 800a938:	0800a8e9 	.word	0x0800a8e9
 800a93c:	0800a8e9 	.word	0x0800a8e9
 800a940:	0800aa95 	.word	0x0800aa95
 800a944:	0800a8e9 	.word	0x0800a8e9
 800a948:	0800a999 	.word	0x0800a999
 800a94c:	0800a8e9 	.word	0x0800a8e9
 800a950:	0800a8e9 	.word	0x0800a8e9
 800a954:	0800aa35 	.word	0x0800aa35
 800a958:	682b      	ldr	r3, [r5, #0]
 800a95a:	1d1a      	adds	r2, r3, #4
 800a95c:	681b      	ldr	r3, [r3, #0]
 800a95e:	602a      	str	r2, [r5, #0]
 800a960:	f104 0542 	add.w	r5, r4, #66	; 0x42
 800a964:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 800a968:	2301      	movs	r3, #1
 800a96a:	e0a0      	b.n	800aaae <_printf_i+0x1ee>
 800a96c:	6820      	ldr	r0, [r4, #0]
 800a96e:	682b      	ldr	r3, [r5, #0]
 800a970:	0607      	lsls	r7, r0, #24
 800a972:	f103 0104 	add.w	r1, r3, #4
 800a976:	6029      	str	r1, [r5, #0]
 800a978:	d501      	bpl.n	800a97e <_printf_i+0xbe>
 800a97a:	681e      	ldr	r6, [r3, #0]
 800a97c:	e003      	b.n	800a986 <_printf_i+0xc6>
 800a97e:	0646      	lsls	r6, r0, #25
 800a980:	d5fb      	bpl.n	800a97a <_printf_i+0xba>
 800a982:	f9b3 6000 	ldrsh.w	r6, [r3]
 800a986:	2e00      	cmp	r6, #0
 800a988:	da03      	bge.n	800a992 <_printf_i+0xd2>
 800a98a:	232d      	movs	r3, #45	; 0x2d
 800a98c:	4276      	negs	r6, r6
 800a98e:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800a992:	230a      	movs	r3, #10
 800a994:	4859      	ldr	r0, [pc, #356]	; (800aafc <_printf_i+0x23c>)
 800a996:	e012      	b.n	800a9be <_printf_i+0xfe>
 800a998:	682b      	ldr	r3, [r5, #0]
 800a99a:	6820      	ldr	r0, [r4, #0]
 800a99c:	1d19      	adds	r1, r3, #4
 800a99e:	6029      	str	r1, [r5, #0]
 800a9a0:	0605      	lsls	r5, r0, #24
 800a9a2:	d501      	bpl.n	800a9a8 <_printf_i+0xe8>
 800a9a4:	681e      	ldr	r6, [r3, #0]
 800a9a6:	e002      	b.n	800a9ae <_printf_i+0xee>
 800a9a8:	0641      	lsls	r1, r0, #25
 800a9aa:	d5fb      	bpl.n	800a9a4 <_printf_i+0xe4>
 800a9ac:	881e      	ldrh	r6, [r3, #0]
 800a9ae:	2f6f      	cmp	r7, #111	; 0x6f
 800a9b0:	bf0c      	ite	eq
 800a9b2:	2308      	moveq	r3, #8
 800a9b4:	230a      	movne	r3, #10
 800a9b6:	4851      	ldr	r0, [pc, #324]	; (800aafc <_printf_i+0x23c>)
 800a9b8:	2100      	movs	r1, #0
 800a9ba:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 800a9be:	6865      	ldr	r5, [r4, #4]
 800a9c0:	2d00      	cmp	r5, #0
 800a9c2:	bfa8      	it	ge
 800a9c4:	6821      	ldrge	r1, [r4, #0]
 800a9c6:	60a5      	str	r5, [r4, #8]
 800a9c8:	bfa4      	itt	ge
 800a9ca:	f021 0104 	bicge.w	r1, r1, #4
 800a9ce:	6021      	strge	r1, [r4, #0]
 800a9d0:	b90e      	cbnz	r6, 800a9d6 <_printf_i+0x116>
 800a9d2:	2d00      	cmp	r5, #0
 800a9d4:	d04b      	beq.n	800aa6e <_printf_i+0x1ae>
 800a9d6:	4615      	mov	r5, r2
 800a9d8:	fbb6 f1f3 	udiv	r1, r6, r3
 800a9dc:	fb03 6711 	mls	r7, r3, r1, r6
 800a9e0:	5dc7      	ldrb	r7, [r0, r7]
 800a9e2:	f805 7d01 	strb.w	r7, [r5, #-1]!
 800a9e6:	4637      	mov	r7, r6
 800a9e8:	42bb      	cmp	r3, r7
 800a9ea:	460e      	mov	r6, r1
 800a9ec:	d9f4      	bls.n	800a9d8 <_printf_i+0x118>
 800a9ee:	2b08      	cmp	r3, #8
 800a9f0:	d10b      	bne.n	800aa0a <_printf_i+0x14a>
 800a9f2:	6823      	ldr	r3, [r4, #0]
 800a9f4:	07de      	lsls	r6, r3, #31
 800a9f6:	d508      	bpl.n	800aa0a <_printf_i+0x14a>
 800a9f8:	6923      	ldr	r3, [r4, #16]
 800a9fa:	6861      	ldr	r1, [r4, #4]
 800a9fc:	4299      	cmp	r1, r3
 800a9fe:	bfde      	ittt	le
 800aa00:	2330      	movle	r3, #48	; 0x30
 800aa02:	f805 3c01 	strble.w	r3, [r5, #-1]
 800aa06:	f105 35ff 	addle.w	r5, r5, #4294967295
 800aa0a:	1b52      	subs	r2, r2, r5
 800aa0c:	6122      	str	r2, [r4, #16]
 800aa0e:	464b      	mov	r3, r9
 800aa10:	4621      	mov	r1, r4
 800aa12:	4640      	mov	r0, r8
 800aa14:	f8cd a000 	str.w	sl, [sp]
 800aa18:	aa03      	add	r2, sp, #12
 800aa1a:	f7ff fedf 	bl	800a7dc <_printf_common>
 800aa1e:	3001      	adds	r0, #1
 800aa20:	d14a      	bne.n	800aab8 <_printf_i+0x1f8>
 800aa22:	f04f 30ff 	mov.w	r0, #4294967295
 800aa26:	b004      	add	sp, #16
 800aa28:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800aa2c:	6823      	ldr	r3, [r4, #0]
 800aa2e:	f043 0320 	orr.w	r3, r3, #32
 800aa32:	6023      	str	r3, [r4, #0]
 800aa34:	2778      	movs	r7, #120	; 0x78
 800aa36:	4832      	ldr	r0, [pc, #200]	; (800ab00 <_printf_i+0x240>)
 800aa38:	f884 7045 	strb.w	r7, [r4, #69]	; 0x45
 800aa3c:	6823      	ldr	r3, [r4, #0]
 800aa3e:	6829      	ldr	r1, [r5, #0]
 800aa40:	061f      	lsls	r7, r3, #24
 800aa42:	f851 6b04 	ldr.w	r6, [r1], #4
 800aa46:	d402      	bmi.n	800aa4e <_printf_i+0x18e>
 800aa48:	065f      	lsls	r7, r3, #25
 800aa4a:	bf48      	it	mi
 800aa4c:	b2b6      	uxthmi	r6, r6
 800aa4e:	07df      	lsls	r7, r3, #31
 800aa50:	bf48      	it	mi
 800aa52:	f043 0320 	orrmi.w	r3, r3, #32
 800aa56:	6029      	str	r1, [r5, #0]
 800aa58:	bf48      	it	mi
 800aa5a:	6023      	strmi	r3, [r4, #0]
 800aa5c:	b91e      	cbnz	r6, 800aa66 <_printf_i+0x1a6>
 800aa5e:	6823      	ldr	r3, [r4, #0]
 800aa60:	f023 0320 	bic.w	r3, r3, #32
 800aa64:	6023      	str	r3, [r4, #0]
 800aa66:	2310      	movs	r3, #16
 800aa68:	e7a6      	b.n	800a9b8 <_printf_i+0xf8>
 800aa6a:	4824      	ldr	r0, [pc, #144]	; (800aafc <_printf_i+0x23c>)
 800aa6c:	e7e4      	b.n	800aa38 <_printf_i+0x178>
 800aa6e:	4615      	mov	r5, r2
 800aa70:	e7bd      	b.n	800a9ee <_printf_i+0x12e>
 800aa72:	682b      	ldr	r3, [r5, #0]
 800aa74:	6826      	ldr	r6, [r4, #0]
 800aa76:	1d18      	adds	r0, r3, #4
 800aa78:	6961      	ldr	r1, [r4, #20]
 800aa7a:	6028      	str	r0, [r5, #0]
 800aa7c:	0635      	lsls	r5, r6, #24
 800aa7e:	681b      	ldr	r3, [r3, #0]
 800aa80:	d501      	bpl.n	800aa86 <_printf_i+0x1c6>
 800aa82:	6019      	str	r1, [r3, #0]
 800aa84:	e002      	b.n	800aa8c <_printf_i+0x1cc>
 800aa86:	0670      	lsls	r0, r6, #25
 800aa88:	d5fb      	bpl.n	800aa82 <_printf_i+0x1c2>
 800aa8a:	8019      	strh	r1, [r3, #0]
 800aa8c:	2300      	movs	r3, #0
 800aa8e:	4615      	mov	r5, r2
 800aa90:	6123      	str	r3, [r4, #16]
 800aa92:	e7bc      	b.n	800aa0e <_printf_i+0x14e>
 800aa94:	682b      	ldr	r3, [r5, #0]
 800aa96:	2100      	movs	r1, #0
 800aa98:	1d1a      	adds	r2, r3, #4
 800aa9a:	602a      	str	r2, [r5, #0]
 800aa9c:	681d      	ldr	r5, [r3, #0]
 800aa9e:	6862      	ldr	r2, [r4, #4]
 800aaa0:	4628      	mov	r0, r5
 800aaa2:	f000 f859 	bl	800ab58 <memchr>
 800aaa6:	b108      	cbz	r0, 800aaac <_printf_i+0x1ec>
 800aaa8:	1b40      	subs	r0, r0, r5
 800aaaa:	6060      	str	r0, [r4, #4]
 800aaac:	6863      	ldr	r3, [r4, #4]
 800aaae:	6123      	str	r3, [r4, #16]
 800aab0:	2300      	movs	r3, #0
 800aab2:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800aab6:	e7aa      	b.n	800aa0e <_printf_i+0x14e>
 800aab8:	462a      	mov	r2, r5
 800aaba:	4649      	mov	r1, r9
 800aabc:	4640      	mov	r0, r8
 800aabe:	6923      	ldr	r3, [r4, #16]
 800aac0:	47d0      	blx	sl
 800aac2:	3001      	adds	r0, #1
 800aac4:	d0ad      	beq.n	800aa22 <_printf_i+0x162>
 800aac6:	6823      	ldr	r3, [r4, #0]
 800aac8:	079b      	lsls	r3, r3, #30
 800aaca:	d413      	bmi.n	800aaf4 <_printf_i+0x234>
 800aacc:	68e0      	ldr	r0, [r4, #12]
 800aace:	9b03      	ldr	r3, [sp, #12]
 800aad0:	4298      	cmp	r0, r3
 800aad2:	bfb8      	it	lt
 800aad4:	4618      	movlt	r0, r3
 800aad6:	e7a6      	b.n	800aa26 <_printf_i+0x166>
 800aad8:	2301      	movs	r3, #1
 800aada:	4632      	mov	r2, r6
 800aadc:	4649      	mov	r1, r9
 800aade:	4640      	mov	r0, r8
 800aae0:	47d0      	blx	sl
 800aae2:	3001      	adds	r0, #1
 800aae4:	d09d      	beq.n	800aa22 <_printf_i+0x162>
 800aae6:	3501      	adds	r5, #1
 800aae8:	68e3      	ldr	r3, [r4, #12]
 800aaea:	9903      	ldr	r1, [sp, #12]
 800aaec:	1a5b      	subs	r3, r3, r1
 800aaee:	42ab      	cmp	r3, r5
 800aaf0:	dcf2      	bgt.n	800aad8 <_printf_i+0x218>
 800aaf2:	e7eb      	b.n	800aacc <_printf_i+0x20c>
 800aaf4:	2500      	movs	r5, #0
 800aaf6:	f104 0619 	add.w	r6, r4, #25
 800aafa:	e7f5      	b.n	800aae8 <_printf_i+0x228>
 800aafc:	0800ad5b 	.word	0x0800ad5b
 800ab00:	0800ad6c 	.word	0x0800ad6c

0800ab04 <memmove>:
 800ab04:	4288      	cmp	r0, r1
 800ab06:	b510      	push	{r4, lr}
 800ab08:	eb01 0402 	add.w	r4, r1, r2
 800ab0c:	d902      	bls.n	800ab14 <memmove+0x10>
 800ab0e:	4284      	cmp	r4, r0
 800ab10:	4623      	mov	r3, r4
 800ab12:	d807      	bhi.n	800ab24 <memmove+0x20>
 800ab14:	1e43      	subs	r3, r0, #1
 800ab16:	42a1      	cmp	r1, r4
 800ab18:	d008      	beq.n	800ab2c <memmove+0x28>
 800ab1a:	f811 2b01 	ldrb.w	r2, [r1], #1
 800ab1e:	f803 2f01 	strb.w	r2, [r3, #1]!
 800ab22:	e7f8      	b.n	800ab16 <memmove+0x12>
 800ab24:	4601      	mov	r1, r0
 800ab26:	4402      	add	r2, r0
 800ab28:	428a      	cmp	r2, r1
 800ab2a:	d100      	bne.n	800ab2e <memmove+0x2a>
 800ab2c:	bd10      	pop	{r4, pc}
 800ab2e:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 800ab32:	f802 4d01 	strb.w	r4, [r2, #-1]!
 800ab36:	e7f7      	b.n	800ab28 <memmove+0x24>

0800ab38 <_sbrk_r>:
 800ab38:	b538      	push	{r3, r4, r5, lr}
 800ab3a:	2300      	movs	r3, #0
 800ab3c:	4d05      	ldr	r5, [pc, #20]	; (800ab54 <_sbrk_r+0x1c>)
 800ab3e:	4604      	mov	r4, r0
 800ab40:	4608      	mov	r0, r1
 800ab42:	602b      	str	r3, [r5, #0]
 800ab44:	f7f7 fdfc 	bl	8002740 <_sbrk>
 800ab48:	1c43      	adds	r3, r0, #1
 800ab4a:	d102      	bne.n	800ab52 <_sbrk_r+0x1a>
 800ab4c:	682b      	ldr	r3, [r5, #0]
 800ab4e:	b103      	cbz	r3, 800ab52 <_sbrk_r+0x1a>
 800ab50:	6023      	str	r3, [r4, #0]
 800ab52:	bd38      	pop	{r3, r4, r5, pc}
 800ab54:	200015cc 	.word	0x200015cc

0800ab58 <memchr>:
 800ab58:	4603      	mov	r3, r0
 800ab5a:	b510      	push	{r4, lr}
 800ab5c:	b2c9      	uxtb	r1, r1
 800ab5e:	4402      	add	r2, r0
 800ab60:	4293      	cmp	r3, r2
 800ab62:	4618      	mov	r0, r3
 800ab64:	d101      	bne.n	800ab6a <memchr+0x12>
 800ab66:	2000      	movs	r0, #0
 800ab68:	e003      	b.n	800ab72 <memchr+0x1a>
 800ab6a:	7804      	ldrb	r4, [r0, #0]
 800ab6c:	3301      	adds	r3, #1
 800ab6e:	428c      	cmp	r4, r1
 800ab70:	d1f6      	bne.n	800ab60 <memchr+0x8>
 800ab72:	bd10      	pop	{r4, pc}

0800ab74 <_realloc_r>:
 800ab74:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800ab78:	4680      	mov	r8, r0
 800ab7a:	4614      	mov	r4, r2
 800ab7c:	460e      	mov	r6, r1
 800ab7e:	b921      	cbnz	r1, 800ab8a <_realloc_r+0x16>
 800ab80:	4611      	mov	r1, r2
 800ab82:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800ab86:	f7ff bc45 	b.w	800a414 <_malloc_r>
 800ab8a:	b92a      	cbnz	r2, 800ab98 <_realloc_r+0x24>
 800ab8c:	f7ff fbda 	bl	800a344 <_free_r>
 800ab90:	4625      	mov	r5, r4
 800ab92:	4628      	mov	r0, r5
 800ab94:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800ab98:	f000 f81b 	bl	800abd2 <_malloc_usable_size_r>
 800ab9c:	4284      	cmp	r4, r0
 800ab9e:	4607      	mov	r7, r0
 800aba0:	d802      	bhi.n	800aba8 <_realloc_r+0x34>
 800aba2:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 800aba6:	d812      	bhi.n	800abce <_realloc_r+0x5a>
 800aba8:	4621      	mov	r1, r4
 800abaa:	4640      	mov	r0, r8
 800abac:	f7ff fc32 	bl	800a414 <_malloc_r>
 800abb0:	4605      	mov	r5, r0
 800abb2:	2800      	cmp	r0, #0
 800abb4:	d0ed      	beq.n	800ab92 <_realloc_r+0x1e>
 800abb6:	42bc      	cmp	r4, r7
 800abb8:	4622      	mov	r2, r4
 800abba:	4631      	mov	r1, r6
 800abbc:	bf28      	it	cs
 800abbe:	463a      	movcs	r2, r7
 800abc0:	f7ff fbb2 	bl	800a328 <memcpy>
 800abc4:	4631      	mov	r1, r6
 800abc6:	4640      	mov	r0, r8
 800abc8:	f7ff fbbc 	bl	800a344 <_free_r>
 800abcc:	e7e1      	b.n	800ab92 <_realloc_r+0x1e>
 800abce:	4635      	mov	r5, r6
 800abd0:	e7df      	b.n	800ab92 <_realloc_r+0x1e>

0800abd2 <_malloc_usable_size_r>:
 800abd2:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800abd6:	1f18      	subs	r0, r3, #4
 800abd8:	2b00      	cmp	r3, #0
 800abda:	bfbc      	itt	lt
 800abdc:	580b      	ldrlt	r3, [r1, r0]
 800abde:	18c0      	addlt	r0, r0, r3
 800abe0:	4770      	bx	lr
	...

0800abe4 <round>:
 800abe4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800abe6:	f3c1 570a 	ubfx	r7, r1, #20, #11
 800abea:	f2a7 32ff 	subw	r2, r7, #1023	; 0x3ff
 800abee:	2a13      	cmp	r2, #19
 800abf0:	460b      	mov	r3, r1
 800abf2:	4605      	mov	r5, r0
 800abf4:	460c      	mov	r4, r1
 800abf6:	dc18      	bgt.n	800ac2a <round+0x46>
 800abf8:	2a00      	cmp	r2, #0
 800abfa:	da09      	bge.n	800ac10 <round+0x2c>
 800abfc:	3201      	adds	r2, #1
 800abfe:	f001 4300 	and.w	r3, r1, #2147483648	; 0x80000000
 800ac02:	d103      	bne.n	800ac0c <round+0x28>
 800ac04:	f043 537f 	orr.w	r3, r3, #1069547520	; 0x3fc00000
 800ac08:	f443 1340 	orr.w	r3, r3, #3145728	; 0x300000
 800ac0c:	2200      	movs	r2, #0
 800ac0e:	e029      	b.n	800ac64 <round+0x80>
 800ac10:	4816      	ldr	r0, [pc, #88]	; (800ac6c <round+0x88>)
 800ac12:	4110      	asrs	r0, r2
 800ac14:	4001      	ands	r1, r0
 800ac16:	4329      	orrs	r1, r5
 800ac18:	d011      	beq.n	800ac3e <round+0x5a>
 800ac1a:	f44f 2100 	mov.w	r1, #524288	; 0x80000
 800ac1e:	fa41 f202 	asr.w	r2, r1, r2
 800ac22:	4413      	add	r3, r2
 800ac24:	ea23 0300 	bic.w	r3, r3, r0
 800ac28:	e7f0      	b.n	800ac0c <round+0x28>
 800ac2a:	2a33      	cmp	r2, #51	; 0x33
 800ac2c:	dd0a      	ble.n	800ac44 <round+0x60>
 800ac2e:	f5b2 6f80 	cmp.w	r2, #1024	; 0x400
 800ac32:	d104      	bne.n	800ac3e <round+0x5a>
 800ac34:	4602      	mov	r2, r0
 800ac36:	f7f5 fb09 	bl	800024c <__adddf3>
 800ac3a:	4605      	mov	r5, r0
 800ac3c:	460c      	mov	r4, r1
 800ac3e:	4628      	mov	r0, r5
 800ac40:	4621      	mov	r1, r4
 800ac42:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800ac44:	f04f 30ff 	mov.w	r0, #4294967295
 800ac48:	f2a7 4713 	subw	r7, r7, #1043	; 0x413
 800ac4c:	40f8      	lsrs	r0, r7
 800ac4e:	4228      	tst	r0, r5
 800ac50:	d0f5      	beq.n	800ac3e <round+0x5a>
 800ac52:	f1c2 0133 	rsb	r1, r2, #51	; 0x33
 800ac56:	2201      	movs	r2, #1
 800ac58:	408a      	lsls	r2, r1
 800ac5a:	1952      	adds	r2, r2, r5
 800ac5c:	bf28      	it	cs
 800ac5e:	3301      	addcs	r3, #1
 800ac60:	ea22 0200 	bic.w	r2, r2, r0
 800ac64:	4619      	mov	r1, r3
 800ac66:	4610      	mov	r0, r2
 800ac68:	e7e7      	b.n	800ac3a <round+0x56>
 800ac6a:	bf00      	nop
 800ac6c:	000fffff 	.word	0x000fffff

0800ac70 <_init>:
 800ac70:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800ac72:	bf00      	nop
 800ac74:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800ac76:	bc08      	pop	{r3}
 800ac78:	469e      	mov	lr, r3
 800ac7a:	4770      	bx	lr

0800ac7c <_fini>:
 800ac7c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800ac7e:	bf00      	nop
 800ac80:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800ac82:	bc08      	pop	{r3}
 800ac84:	469e      	mov	lr, r3
 800ac86:	4770      	bx	lr
