\hypertarget{struct_simulator_1_1_active_r_o_m_1_1_loadable_range}{\section{Simulator\+:\+:Active\+R\+O\+M\+:\+:Loadable\+Range Struct Reference}
\label{struct_simulator_1_1_active_r_o_m_1_1_loadable_range}\index{Simulator\+::\+Active\+R\+O\+M\+::\+Loadable\+Range@{Simulator\+::\+Active\+R\+O\+M\+::\+Loadable\+Range}}
}


{\ttfamily \#include $<$Active\+R\+O\+M.\+h$>$}

\subsection*{Public Attributes}
\begin{DoxyCompactItemize}
\item 
size\+\_\+t \hyperlink{struct_simulator_1_1_active_r_o_m_1_1_loadable_range_ae2e5b5cb7ef16e04af659997f70acd8c}{rom\+\_\+offset}
\item 
Mem\+Size \hyperlink{struct_simulator_1_1_active_r_o_m_1_1_loadable_range_af3da98ed9a6fa53214a2baf5882ed014}{rom\+\_\+size}
\item 
Mem\+Addr \hyperlink{struct_simulator_1_1_active_r_o_m_1_1_loadable_range_aeeeaefc2e861f06135c0e4ff292f8190}{vaddr}
\item 
Mem\+Size \hyperlink{struct_simulator_1_1_active_r_o_m_1_1_loadable_range_a7ca4c84b142a8d57aa61fad3fac3f5e4}{vsize}
\item 
\hyperlink{class_simulator_1_1_i_memory_a2d5e2d6d674595532297c0436f15651c}{I\+Memory\+::\+Permissions} \hyperlink{struct_simulator_1_1_active_r_o_m_1_1_loadable_range_aae3709c61e3267c81ef3a58b57ec661f}{perm}
\end{DoxyCompactItemize}


\subsection{Member Data Documentation}
\hypertarget{struct_simulator_1_1_active_r_o_m_1_1_loadable_range_aae3709c61e3267c81ef3a58b57ec661f}{\index{Simulator\+::\+Active\+R\+O\+M\+::\+Loadable\+Range@{Simulator\+::\+Active\+R\+O\+M\+::\+Loadable\+Range}!perm@{perm}}
\index{perm@{perm}!Simulator\+::\+Active\+R\+O\+M\+::\+Loadable\+Range@{Simulator\+::\+Active\+R\+O\+M\+::\+Loadable\+Range}}
\subsubsection[{perm}]{\setlength{\rightskip}{0pt plus 5cm}{\bf I\+Memory\+::\+Permissions} Simulator\+::\+Active\+R\+O\+M\+::\+Loadable\+Range\+::perm}}\label{struct_simulator_1_1_active_r_o_m_1_1_loadable_range_aae3709c61e3267c81ef3a58b57ec661f}
\hypertarget{struct_simulator_1_1_active_r_o_m_1_1_loadable_range_ae2e5b5cb7ef16e04af659997f70acd8c}{\index{Simulator\+::\+Active\+R\+O\+M\+::\+Loadable\+Range@{Simulator\+::\+Active\+R\+O\+M\+::\+Loadable\+Range}!rom\+\_\+offset@{rom\+\_\+offset}}
\index{rom\+\_\+offset@{rom\+\_\+offset}!Simulator\+::\+Active\+R\+O\+M\+::\+Loadable\+Range@{Simulator\+::\+Active\+R\+O\+M\+::\+Loadable\+Range}}
\subsubsection[{rom\+\_\+offset}]{\setlength{\rightskip}{0pt plus 5cm}size\+\_\+t Simulator\+::\+Active\+R\+O\+M\+::\+Loadable\+Range\+::rom\+\_\+offset}}\label{struct_simulator_1_1_active_r_o_m_1_1_loadable_range_ae2e5b5cb7ef16e04af659997f70acd8c}
\hypertarget{struct_simulator_1_1_active_r_o_m_1_1_loadable_range_af3da98ed9a6fa53214a2baf5882ed014}{\index{Simulator\+::\+Active\+R\+O\+M\+::\+Loadable\+Range@{Simulator\+::\+Active\+R\+O\+M\+::\+Loadable\+Range}!rom\+\_\+size@{rom\+\_\+size}}
\index{rom\+\_\+size@{rom\+\_\+size}!Simulator\+::\+Active\+R\+O\+M\+::\+Loadable\+Range@{Simulator\+::\+Active\+R\+O\+M\+::\+Loadable\+Range}}
\subsubsection[{rom\+\_\+size}]{\setlength{\rightskip}{0pt plus 5cm}Mem\+Size Simulator\+::\+Active\+R\+O\+M\+::\+Loadable\+Range\+::rom\+\_\+size}}\label{struct_simulator_1_1_active_r_o_m_1_1_loadable_range_af3da98ed9a6fa53214a2baf5882ed014}
\hypertarget{struct_simulator_1_1_active_r_o_m_1_1_loadable_range_aeeeaefc2e861f06135c0e4ff292f8190}{\index{Simulator\+::\+Active\+R\+O\+M\+::\+Loadable\+Range@{Simulator\+::\+Active\+R\+O\+M\+::\+Loadable\+Range}!vaddr@{vaddr}}
\index{vaddr@{vaddr}!Simulator\+::\+Active\+R\+O\+M\+::\+Loadable\+Range@{Simulator\+::\+Active\+R\+O\+M\+::\+Loadable\+Range}}
\subsubsection[{vaddr}]{\setlength{\rightskip}{0pt plus 5cm}Mem\+Addr Simulator\+::\+Active\+R\+O\+M\+::\+Loadable\+Range\+::vaddr}}\label{struct_simulator_1_1_active_r_o_m_1_1_loadable_range_aeeeaefc2e861f06135c0e4ff292f8190}
\hypertarget{struct_simulator_1_1_active_r_o_m_1_1_loadable_range_a7ca4c84b142a8d57aa61fad3fac3f5e4}{\index{Simulator\+::\+Active\+R\+O\+M\+::\+Loadable\+Range@{Simulator\+::\+Active\+R\+O\+M\+::\+Loadable\+Range}!vsize@{vsize}}
\index{vsize@{vsize}!Simulator\+::\+Active\+R\+O\+M\+::\+Loadable\+Range@{Simulator\+::\+Active\+R\+O\+M\+::\+Loadable\+Range}}
\subsubsection[{vsize}]{\setlength{\rightskip}{0pt plus 5cm}Mem\+Size Simulator\+::\+Active\+R\+O\+M\+::\+Loadable\+Range\+::vsize}}\label{struct_simulator_1_1_active_r_o_m_1_1_loadable_range_a7ca4c84b142a8d57aa61fad3fac3f5e4}


The documentation for this struct was generated from the following file\+:\begin{DoxyCompactItemize}
\item 
arch/dev/\hyperlink{_active_r_o_m_8h}{Active\+R\+O\+M.\+h}\end{DoxyCompactItemize}
