<?xml version="1.0" encoding="UTF-8"?>
<!DOCTYPE reference
  PUBLIC "-//OASIS//DTD DITA Reference//EN" "reference.dtd">
<reference xmlns:ditaarch="http://dita.oasis-open.org/architecture/2005/" class="- topic/topic       reference/reference " ditaarch:DITAArchVersion="1.2" id="ste1458815479751" xml:lang="en-us">
  
  <title class="- topic/title ">Introduction</title>
  <shortdesc class="- topic/shortdesc ">This chapter provides an overview of the <ph class="- topic/ph "><keyword class="- topic/keyword "><tm class="- topic/tm " tmtype="reg">Cortex</tm></keyword><keyword class="- topic/keyword ">‑A76</keyword></ph> core and its
    features.</shortdesc>
  <prolog class="- topic/prolog ">
    <permissions class="- topic/permissions " view="nonconfidential"/>
    
  </prolog>
  <refbody class="- topic/body        reference/refbody ">
    <section class="- topic/section ">
      <p class="- topic/p "/>
      
      
    </section>
  </refbody>
<related-links class="- topic/related-links "><linkpool class="- topic/linkpool " mapkeyref="kqb1476970875925"><linkpool class="- topic/linkpool "><link class="- topic/link " format="dita" href="giq1479805174793.xml" role="child" scope="local" type="reference"><linktext class="- topic/linktext ">About the core</linktext><desc class="- topic/desc ">The <ph class="- topic/ph "><keyword class="- topic/keyword "><tm class="- topic/tm " tmtype="reg">Cortex</tm></keyword><keyword class="- topic/keyword ">‑A76</keyword></ph>     core is a high-performance and low-power <keyword class="- topic/keyword ">Arm</keyword> product that implements the <ph class="- topic/ph "><keyword class="- topic/keyword "><tm class="- topic/tm " tmtype="reg">Arm</tm>v8‑A</keyword></ph> architecture.</desc></link><link class="- topic/link " format="dita" href="fjv1477559794375.xml" role="child" scope="local" type="reference"><linktext class="- topic/linktext ">Features</linktext><desc class="- topic/desc ">The <ph class="- topic/ph "><keyword class="- topic/keyword "><tm class="- topic/tm " tmtype="reg">Cortex</tm></keyword><keyword class="- topic/keyword ">‑A76</keyword></ph> core includes the following features:</desc></link><link class="- topic/link " format="dita" href="ovy1477561541573.xml" role="child" scope="local" type="reference"><linktext class="- topic/linktext ">Implementation options</linktext><desc class="- topic/desc ">All <ph class="- topic/ph "><keyword class="- topic/keyword "><tm class="- topic/tm " tmtype="reg">Cortex</tm></keyword><keyword class="- topic/keyword ">‑A76</keyword></ph> cores in the cluster must have the same build-time configuration options, except for the L2 cache size.</desc></link><link class="- topic/link " format="dita" href="xdc1477563390075.xml" role="child" scope="local" type="reference"><linktext class="- topic/linktext ">Supported standards and specifications</linktext><desc class="- topic/desc ">The <ph class="- topic/ph "><keyword class="- topic/keyword "><tm class="- topic/tm " tmtype="reg">Cortex</tm></keyword><keyword class="- topic/keyword ">‑A76</keyword></ph> core implements the <ph class="- topic/ph "><keyword class="- topic/keyword "><tm class="- topic/tm " tmtype="reg">Arm</tm>v8‑A</keyword></ph>     architecture and some architecture extensions. It also supports interconnect, interrupt, timer,     debug, and trace architectures.</desc></link><link class="- topic/link " format="dita" href="geo1442308256055.xml" role="child" scope="local" type="concept"><linktext class="- topic/linktext ">Test features</linktext><desc class="- topic/desc ">The <ph class="- topic/ph "><keyword class="- topic/keyword "><tm class="- topic/tm " tmtype="reg">Cortex</tm></keyword><keyword class="- topic/keyword ">‑A76</keyword></ph>     core provides test signals that enable the use of both <term class="- topic/term ">Automatic Test       Pattern Generation</term> (ATPG) and <term class="- topic/term ">Memory Built-In Self Test</term>     (MBIST) to test the core logic and memory arrays.</desc></link><link class="- topic/link " format="dita" href="geo1442308323059.xml" role="child" scope="local" type="concept"><linktext class="- topic/linktext ">Design tasks</linktext><desc class="- topic/desc ">The <ph class="- topic/ph "><keyword class="- topic/keyword "><tm class="- topic/tm " tmtype="reg">Cortex</tm></keyword><keyword class="- topic/keyword ">‑A76</keyword></ph> core is delivered as a synthesizable <term class="- topic/term ">Register Transfer Level</term> (RTL) description in Verilog HDL. Before you                 can use the <ph class="- topic/ph "><keyword class="- topic/keyword "><tm class="- topic/tm " tmtype="reg">Cortex</tm></keyword><keyword class="- topic/keyword ">‑A76</keyword></ph> core,                 you must implement it, integrate it, and program it.</desc></link><link class="- topic/link " format="dita" href="afg1480518533436.xml" role="child" scope="local" type="reference"><linktext class="- topic/linktext ">Product revisions</linktext><desc class="- topic/desc ">This section indicates the first release and, in subsequent releases,     describes the differences in functionality between product revisions.</desc></link></linkpool></linkpool></related-links></reference>