blk_mem_ROM.v,verilog,xil_defaultlib,../../../../Histogram.gen/sources_1/ip/blk_mem_ROM/sim/blk_mem_ROM.v,
glbl.v,Verilog,xil_defaultlib,glbl.v
