{
  "design": {
    "design_info": {
      "boundary_crc": "0xDE29B5D66E734C1A",
      "device": "xczu3eg-sbva484-1-i",
      "gen_directory": "../../../../PL-Mag-Sensor.gen/sources_1/bd/sine_generator",
      "name": "sine_generator",
      "rev_ctrl_bd_flag": "RevCtrlBdOff",
      "synth_flow_mode": "Hierarchical",
      "tool_version": "2020.2",
      "validated": "true"
    },
    "design_tree": {
      "sine_100_0": "",
      "sine_100_pi_3": "",
      "sine_100_2_pi_3": "",
      "sine_200_0": "",
      "sine_200_2_pi_3": "",
      "sine_200_pi_3": "",
      "sine_300_0": "",
      "sine_300_2_pi_3": "",
      "sine_300_pi_3": "",
      "sine_400_0": "",
      "sine_400_2_pi_3": "",
      "sine_400_pi_3": "",
      "counter_0": "",
      "xlconstant_0": "",
      "xlconstant_1": "",
      "xlconstant_2": "",
      "xlslice_0": ""
    },
    "ports": {
      "rst_n": {
        "type": "rst",
        "direction": "I",
        "parameters": {
          "INSERT_VIP": {
            "value": "0",
            "value_src": "default"
          },
          "POLARITY": {
            "value": "ACTIVE_LOW",
            "value_src": "default"
          }
        }
      },
      "clk": {
        "type": "clk",
        "direction": "I",
        "parameters": {
          "CLK_DOMAIN": {
            "value": "sine_generator_clk",
            "value_src": "default"
          },
          "FREQ_HZ": {
            "value": "100000000",
            "value_src": "default"
          },
          "FREQ_TOLERANCE_HZ": {
            "value": "0",
            "value_src": "default"
          },
          "INSERT_VIP": {
            "value": "0",
            "value_src": "default"
          },
          "PHASE": {
            "value": "0.000",
            "value_src": "default"
          }
        }
      },
      "sine_100_pi_3": {
        "direction": "O",
        "left": "11",
        "right": "0"
      },
      "sine_400_0": {
        "direction": "O",
        "left": "11",
        "right": "0"
      },
      "sine_300_0": {
        "direction": "O",
        "left": "11",
        "right": "0"
      },
      "sine_100_0": {
        "direction": "O",
        "left": "11",
        "right": "0"
      },
      "sine_200_pi_3": {
        "direction": "O",
        "left": "11",
        "right": "0"
      },
      "sine_300_pi_3": {
        "direction": "O",
        "left": "11",
        "right": "0"
      },
      "sine_100_2_pi_3": {
        "direction": "O",
        "left": "11",
        "right": "0"
      },
      "sine_200_0": {
        "direction": "O",
        "left": "11",
        "right": "0"
      },
      "sine_300_2_pi_3": {
        "direction": "O",
        "left": "11",
        "right": "0"
      },
      "sine_400_pi_3": {
        "direction": "O",
        "left": "11",
        "right": "0"
      },
      "sine_200_2_pi_3": {
        "direction": "O",
        "left": "11",
        "right": "0"
      },
      "sine_400_2_pi_3": {
        "direction": "O",
        "left": "11",
        "right": "0"
      }
    },
    "components": {
      "sine_100_0": {
        "vlnv": "xilinx.com:ip:blk_mem_gen:8.4",
        "xci_name": "sine_generator_blk_mem_gen_0_0",
        "xci_path": "ip/sine_generator_blk_mem_gen_0_0/sine_generator_blk_mem_gen_0_0.xci",
        "inst_hier_path": "sine_100_0",
        "parameters": {
          "Coe_File": {
            "value": "../../../../../../../../testing/BufferFlowControl/data/sine_100_0.coe"
          },
          "Enable_32bit_Address": {
            "value": "false"
          },
          "Enable_A": {
            "value": "Always_Enabled"
          },
          "Load_Init_File": {
            "value": "true"
          },
          "Memory_Type": {
            "value": "Single_Port_ROM"
          },
          "Port_A_Write_Rate": {
            "value": "0"
          },
          "Register_PortA_Output_of_Memory_Primitives": {
            "value": "true"
          },
          "Use_RSTA_Pin": {
            "value": "false"
          },
          "Write_Depth_A": {
            "value": "7813"
          },
          "Write_Width_A": {
            "value": "12"
          },
          "use_bram_block": {
            "value": "Stand_Alone"
          }
        }
      },
      "sine_100_pi_3": {
        "vlnv": "xilinx.com:ip:blk_mem_gen:8.4",
        "xci_name": "sine_generator_sine_100_0_0",
        "xci_path": "ip/sine_generator_sine_100_0_0/sine_generator_sine_100_0_0.xci",
        "inst_hier_path": "sine_100_pi_3",
        "parameters": {
          "Coe_File": {
            "value": "../../../../../../../../testing/BufferFlowControl/data/sine_100_pi_3.coe"
          },
          "Enable_32bit_Address": {
            "value": "false"
          },
          "Enable_A": {
            "value": "Always_Enabled"
          },
          "Fill_Remaining_Memory_Locations": {
            "value": "false"
          },
          "Load_Init_File": {
            "value": "true"
          },
          "Memory_Type": {
            "value": "Single_Port_ROM"
          },
          "Port_A_Write_Rate": {
            "value": "0"
          },
          "Register_PortA_Output_of_Memory_Primitives": {
            "value": "true"
          },
          "Use_RSTA_Pin": {
            "value": "false"
          },
          "Write_Depth_A": {
            "value": "7813"
          },
          "Write_Width_A": {
            "value": "12"
          },
          "use_bram_block": {
            "value": "Stand_Alone"
          }
        }
      },
      "sine_100_2_pi_3": {
        "vlnv": "xilinx.com:ip:blk_mem_gen:8.4",
        "xci_name": "sine_generator_sine_100_pi_3_0",
        "xci_path": "ip/sine_generator_sine_100_pi_3_0/sine_generator_sine_100_pi_3_0.xci",
        "inst_hier_path": "sine_100_2_pi_3",
        "parameters": {
          "Coe_File": {
            "value": "../../../../../../../../testing/BufferFlowControl/data/sine_100_2_pi_3.coe"
          },
          "Enable_32bit_Address": {
            "value": "false"
          },
          "Enable_A": {
            "value": "Always_Enabled"
          },
          "Load_Init_File": {
            "value": "true"
          },
          "Memory_Type": {
            "value": "Single_Port_ROM"
          },
          "Port_A_Write_Rate": {
            "value": "0"
          },
          "Register_PortA_Output_of_Memory_Primitives": {
            "value": "true"
          },
          "Use_RSTA_Pin": {
            "value": "false"
          },
          "Write_Depth_A": {
            "value": "7813"
          },
          "Write_Width_A": {
            "value": "12"
          },
          "use_bram_block": {
            "value": "Stand_Alone"
          }
        }
      },
      "sine_200_0": {
        "vlnv": "xilinx.com:ip:blk_mem_gen:8.4",
        "xci_name": "sine_generator_sine_100_0_1",
        "xci_path": "ip/sine_generator_sine_100_0_1/sine_generator_sine_100_0_1.xci",
        "inst_hier_path": "sine_200_0",
        "parameters": {
          "Coe_File": {
            "value": "../../../../../../../../testing/BufferFlowControl/data/sine_200_0.coe"
          },
          "Enable_32bit_Address": {
            "value": "false"
          },
          "Enable_A": {
            "value": "Always_Enabled"
          },
          "Load_Init_File": {
            "value": "true"
          },
          "Memory_Type": {
            "value": "Single_Port_ROM"
          },
          "Port_A_Write_Rate": {
            "value": "0"
          },
          "Register_PortA_Output_of_Memory_Primitives": {
            "value": "true"
          },
          "Use_RSTA_Pin": {
            "value": "false"
          },
          "Write_Depth_A": {
            "value": "7813"
          },
          "Write_Width_A": {
            "value": "12"
          },
          "use_bram_block": {
            "value": "Stand_Alone"
          }
        }
      },
      "sine_200_2_pi_3": {
        "vlnv": "xilinx.com:ip:blk_mem_gen:8.4",
        "xci_name": "sine_generator_sine_100_2_pi_3_0",
        "xci_path": "ip/sine_generator_sine_100_2_pi_3_0/sine_generator_sine_100_2_pi_3_0.xci",
        "inst_hier_path": "sine_200_2_pi_3",
        "parameters": {
          "Coe_File": {
            "value": "../../../../../../../../testing/BufferFlowControl/data/sine_200_2_pi_3.coe"
          },
          "Enable_32bit_Address": {
            "value": "false"
          },
          "Enable_A": {
            "value": "Always_Enabled"
          },
          "Load_Init_File": {
            "value": "true"
          },
          "Memory_Type": {
            "value": "Single_Port_ROM"
          },
          "Port_A_Write_Rate": {
            "value": "0"
          },
          "Register_PortA_Output_of_Memory_Primitives": {
            "value": "true"
          },
          "Use_RSTA_Pin": {
            "value": "false"
          },
          "Write_Depth_A": {
            "value": "7813"
          },
          "Write_Width_A": {
            "value": "12"
          },
          "use_bram_block": {
            "value": "Stand_Alone"
          }
        }
      },
      "sine_200_pi_3": {
        "vlnv": "xilinx.com:ip:blk_mem_gen:8.4",
        "xci_name": "sine_generator_sine_100_pi_3_1",
        "xci_path": "ip/sine_generator_sine_100_pi_3_1/sine_generator_sine_100_pi_3_1.xci",
        "inst_hier_path": "sine_200_pi_3",
        "parameters": {
          "Coe_File": {
            "value": "../../../../../../../../testing/BufferFlowControl/data/sine_200_pi_3.coe"
          },
          "Enable_32bit_Address": {
            "value": "false"
          },
          "Enable_A": {
            "value": "Always_Enabled"
          },
          "Load_Init_File": {
            "value": "true"
          },
          "Memory_Type": {
            "value": "Single_Port_ROM"
          },
          "Port_A_Write_Rate": {
            "value": "0"
          },
          "Register_PortA_Output_of_Memory_Primitives": {
            "value": "true"
          },
          "Use_RSTA_Pin": {
            "value": "false"
          },
          "Write_Depth_A": {
            "value": "7813"
          },
          "Write_Width_A": {
            "value": "12"
          },
          "use_bram_block": {
            "value": "Stand_Alone"
          }
        }
      },
      "sine_300_0": {
        "vlnv": "xilinx.com:ip:blk_mem_gen:8.4",
        "xci_name": "sine_generator_sine_200_0_0",
        "xci_path": "ip/sine_generator_sine_200_0_0/sine_generator_sine_200_0_0.xci",
        "inst_hier_path": "sine_300_0",
        "parameters": {
          "Coe_File": {
            "value": "../../../../../../../../testing/BufferFlowControl/data/sine_300_0.coe"
          },
          "Enable_32bit_Address": {
            "value": "false"
          },
          "Enable_A": {
            "value": "Always_Enabled"
          },
          "Load_Init_File": {
            "value": "true"
          },
          "Memory_Type": {
            "value": "Single_Port_ROM"
          },
          "Port_A_Write_Rate": {
            "value": "0"
          },
          "Register_PortA_Output_of_Memory_Primitives": {
            "value": "true"
          },
          "Use_RSTA_Pin": {
            "value": "false"
          },
          "Write_Depth_A": {
            "value": "7813"
          },
          "Write_Width_A": {
            "value": "12"
          },
          "use_bram_block": {
            "value": "Stand_Alone"
          }
        }
      },
      "sine_300_2_pi_3": {
        "vlnv": "xilinx.com:ip:blk_mem_gen:8.4",
        "xci_name": "sine_generator_sine_200_2_pi_3_0",
        "xci_path": "ip/sine_generator_sine_200_2_pi_3_0/sine_generator_sine_200_2_pi_3_0.xci",
        "inst_hier_path": "sine_300_2_pi_3",
        "parameters": {
          "Coe_File": {
            "value": "../../../../../../../../testing/BufferFlowControl/data/sine_300_2_pi_3.coe"
          },
          "Enable_32bit_Address": {
            "value": "false"
          },
          "Enable_A": {
            "value": "Always_Enabled"
          },
          "Load_Init_File": {
            "value": "true"
          },
          "Memory_Type": {
            "value": "Single_Port_ROM"
          },
          "Port_A_Write_Rate": {
            "value": "0"
          },
          "Register_PortA_Output_of_Memory_Primitives": {
            "value": "true"
          },
          "Use_RSTA_Pin": {
            "value": "false"
          },
          "Write_Depth_A": {
            "value": "7813"
          },
          "Write_Width_A": {
            "value": "12"
          },
          "use_bram_block": {
            "value": "Stand_Alone"
          }
        }
      },
      "sine_300_pi_3": {
        "vlnv": "xilinx.com:ip:blk_mem_gen:8.4",
        "xci_name": "sine_generator_sine_200_pi_3_0",
        "xci_path": "ip/sine_generator_sine_200_pi_3_0/sine_generator_sine_200_pi_3_0.xci",
        "inst_hier_path": "sine_300_pi_3",
        "parameters": {
          "Coe_File": {
            "value": "../../../../../../../../testing/BufferFlowControl/data/sine_300_pi_3.coe"
          },
          "Enable_32bit_Address": {
            "value": "false"
          },
          "Enable_A": {
            "value": "Always_Enabled"
          },
          "Load_Init_File": {
            "value": "true"
          },
          "Memory_Type": {
            "value": "Single_Port_ROM"
          },
          "Port_A_Write_Rate": {
            "value": "0"
          },
          "Register_PortA_Output_of_Memory_Primitives": {
            "value": "true"
          },
          "Use_RSTA_Pin": {
            "value": "false"
          },
          "Write_Depth_A": {
            "value": "7813"
          },
          "Write_Width_A": {
            "value": "12"
          },
          "use_bram_block": {
            "value": "Stand_Alone"
          }
        }
      },
      "sine_400_0": {
        "vlnv": "xilinx.com:ip:blk_mem_gen:8.4",
        "xci_name": "sine_generator_sine_300_0_0",
        "xci_path": "ip/sine_generator_sine_300_0_0/sine_generator_sine_300_0_0.xci",
        "inst_hier_path": "sine_400_0",
        "parameters": {
          "Coe_File": {
            "value": "../../../../../../../../testing/BufferFlowControl/data/sine_400_0.coe"
          },
          "Enable_32bit_Address": {
            "value": "false"
          },
          "Enable_A": {
            "value": "Always_Enabled"
          },
          "Load_Init_File": {
            "value": "true"
          },
          "Memory_Type": {
            "value": "Single_Port_ROM"
          },
          "Port_A_Write_Rate": {
            "value": "0"
          },
          "Register_PortA_Output_of_Memory_Primitives": {
            "value": "true"
          },
          "Use_RSTA_Pin": {
            "value": "false"
          },
          "Write_Depth_A": {
            "value": "7813"
          },
          "Write_Width_A": {
            "value": "12"
          },
          "use_bram_block": {
            "value": "Stand_Alone"
          }
        }
      },
      "sine_400_2_pi_3": {
        "vlnv": "xilinx.com:ip:blk_mem_gen:8.4",
        "xci_name": "sine_generator_sine_300_2_pi_3_0",
        "xci_path": "ip/sine_generator_sine_300_2_pi_3_0/sine_generator_sine_300_2_pi_3_0.xci",
        "inst_hier_path": "sine_400_2_pi_3",
        "parameters": {
          "Coe_File": {
            "value": "../../../../../../../../testing/BufferFlowControl/data/sine_400_2_pi_3.coe"
          },
          "Enable_32bit_Address": {
            "value": "false"
          },
          "Enable_A": {
            "value": "Always_Enabled"
          },
          "Load_Init_File": {
            "value": "true"
          },
          "Memory_Type": {
            "value": "Single_Port_ROM"
          },
          "Port_A_Write_Rate": {
            "value": "0"
          },
          "Register_PortA_Output_of_Memory_Primitives": {
            "value": "true"
          },
          "Use_RSTA_Pin": {
            "value": "false"
          },
          "Write_Depth_A": {
            "value": "7813"
          },
          "Write_Width_A": {
            "value": "12"
          },
          "use_bram_block": {
            "value": "Stand_Alone"
          }
        }
      },
      "sine_400_pi_3": {
        "vlnv": "xilinx.com:ip:blk_mem_gen:8.4",
        "xci_name": "sine_generator_sine_300_pi_3_0",
        "xci_path": "ip/sine_generator_sine_300_pi_3_0/sine_generator_sine_300_pi_3_0.xci",
        "inst_hier_path": "sine_400_pi_3",
        "parameters": {
          "Coe_File": {
            "value": "../../../../../../../../testing/BufferFlowControl/data/sine_400_pi_3.coe"
          },
          "Enable_32bit_Address": {
            "value": "false"
          },
          "Enable_A": {
            "value": "Always_Enabled"
          },
          "Load_Init_File": {
            "value": "true"
          },
          "Memory_Type": {
            "value": "Single_Port_ROM"
          },
          "Port_A_Write_Rate": {
            "value": "0"
          },
          "Register_PortA_Output_of_Memory_Primitives": {
            "value": "true"
          },
          "Use_RSTA_Pin": {
            "value": "false"
          },
          "Write_Depth_A": {
            "value": "7813"
          },
          "Write_Width_A": {
            "value": "12"
          },
          "use_bram_block": {
            "value": "Stand_Alone"
          }
        }
      },
      "counter_0": {
        "vlnv": "xilinx.com:module_ref:counter:1.0",
        "xci_name": "sine_generator_counter_0_0",
        "xci_path": "ip/sine_generator_counter_0_0/sine_generator_counter_0_0.xci",
        "inst_hier_path": "counter_0",
        "parameters": {
          "n_bits": {
            "value": "21"
          }
        },
        "reference_info": {
          "ref_type": "hdl",
          "ref_name": "counter",
          "boundary_crc": "0x0"
        },
        "interface_ports": {
          "user_MAG_BF_CNT_INTERFACE": {
            "mode": "Slave",
            "vlnv": "DIII:user:MAG_BF_CNT_INTERFACE_rtl:1.0",
            "port_maps": {
              "en": {
                "physical_name": "en",
                "direction": "I"
              },
              "restart": {
                "physical_name": "restart",
                "direction": "I"
              },
              "cnt": {
                "physical_name": "cnt",
                "direction": "O",
                "left": "20",
                "right": "0"
              },
              "irq": {
                "physical_name": "irq",
                "direction": "O"
              }
            }
          }
        },
        "ports": {
          "clk": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "CLK_DOMAIN": {
                "value": "sine_generator_clk",
                "value_src": "default_prop"
              }
            }
          },
          "rst_n": {
            "type": "rst",
            "direction": "I",
            "parameters": {
              "POLARITY": {
                "value": "ACTIVE_LOW",
                "value_src": "constant"
              }
            }
          },
          "target": {
            "direction": "I",
            "left": "20",
            "right": "0"
          }
        }
      },
      "xlconstant_0": {
        "vlnv": "xilinx.com:ip:xlconstant:1.1",
        "xci_name": "sine_generator_xlconstant_0_0",
        "xci_path": "ip/sine_generator_xlconstant_0_0/sine_generator_xlconstant_0_0.xci",
        "inst_hier_path": "xlconstant_0",
        "parameters": {
          "CONST_VAL": {
            "value": "2000127"
          },
          "CONST_WIDTH": {
            "value": "21"
          }
        }
      },
      "xlconstant_1": {
        "vlnv": "xilinx.com:ip:xlconstant:1.1",
        "xci_name": "sine_generator_xlconstant_1_0",
        "xci_path": "ip/sine_generator_xlconstant_1_0/sine_generator_xlconstant_1_0.xci",
        "inst_hier_path": "xlconstant_1"
      },
      "xlconstant_2": {
        "vlnv": "xilinx.com:ip:xlconstant:1.1",
        "xci_name": "sine_generator_xlconstant_1_1",
        "xci_path": "ip/sine_generator_xlconstant_1_1/sine_generator_xlconstant_1_1.xci",
        "inst_hier_path": "xlconstant_2",
        "parameters": {
          "CONST_VAL": {
            "value": "0"
          }
        }
      },
      "xlslice_0": {
        "vlnv": "xilinx.com:ip:xlslice:1.0",
        "xci_name": "sine_generator_xlslice_0_0",
        "xci_path": "ip/sine_generator_xlslice_0_0/sine_generator_xlslice_0_0.xci",
        "inst_hier_path": "xlslice_0",
        "parameters": {
          "DIN_FROM": {
            "value": "20"
          },
          "DIN_TO": {
            "value": "8"
          },
          "DIN_WIDTH": {
            "value": "21"
          },
          "DOUT_WIDTH": {
            "value": "13"
          }
        }
      }
    },
    "nets": {
      "xlconstant_0_dout": {
        "ports": [
          "xlconstant_0/dout",
          "counter_0/target"
        ]
      },
      "rst_n_0_1": {
        "ports": [
          "rst_n",
          "counter_0/rst_n"
        ]
      },
      "clk_0_1": {
        "ports": [
          "clk",
          "counter_0/clk",
          "sine_100_pi_3/clka",
          "sine_200_2_pi_3/clka",
          "sine_200_0/clka",
          "sine_100_0/clka",
          "sine_400_2_pi_3/clka",
          "sine_200_pi_3/clka",
          "sine_100_2_pi_3/clka",
          "sine_300_pi_3/clka",
          "sine_300_0/clka",
          "sine_300_2_pi_3/clka",
          "sine_400_pi_3/clka",
          "sine_400_0/clka"
        ]
      },
      "xlconstant_1_dout": {
        "ports": [
          "xlconstant_1/dout",
          "counter_0/en"
        ]
      },
      "xlconstant_2_dout": {
        "ports": [
          "xlconstant_2/dout",
          "counter_0/restart"
        ]
      },
      "counter_0_cnt": {
        "ports": [
          "xlslice_0/Dout",
          "sine_400_2_pi_3/addra",
          "sine_100_pi_3/addra",
          "sine_100_0/addra",
          "sine_100_2_pi_3/addra",
          "sine_200_pi_3/addra",
          "sine_200_0/addra",
          "sine_200_2_pi_3/addra",
          "sine_300_pi_3/addra",
          "sine_300_0/addra",
          "sine_300_2_pi_3/addra",
          "sine_400_pi_3/addra",
          "sine_400_0/addra"
        ]
      },
      "sine_100_pi_3_douta": {
        "ports": [
          "sine_100_pi_3/douta",
          "sine_100_pi_3"
        ]
      },
      "sine_400_0_douta": {
        "ports": [
          "sine_400_0/douta",
          "sine_400_0"
        ]
      },
      "sine_300_0_douta": {
        "ports": [
          "sine_300_0/douta",
          "sine_300_0"
        ]
      },
      "sine_100_0_douta": {
        "ports": [
          "sine_100_0/douta",
          "sine_100_0"
        ]
      },
      "sine_200_pi_3_douta": {
        "ports": [
          "sine_200_pi_3/douta",
          "sine_200_pi_3"
        ]
      },
      "sine_300_pi_3_douta": {
        "ports": [
          "sine_300_pi_3/douta",
          "sine_300_pi_3"
        ]
      },
      "sine_100_2_pi_3_douta": {
        "ports": [
          "sine_100_2_pi_3/douta",
          "sine_100_2_pi_3"
        ]
      },
      "sine_200_0_douta": {
        "ports": [
          "sine_200_0/douta",
          "sine_200_0"
        ]
      },
      "sine_300_2_pi_3_douta": {
        "ports": [
          "sine_300_2_pi_3/douta",
          "sine_300_2_pi_3"
        ]
      },
      "sine_400_pi_3_douta": {
        "ports": [
          "sine_400_pi_3/douta",
          "sine_400_pi_3"
        ]
      },
      "sine_200_2_pi_3_douta": {
        "ports": [
          "sine_200_2_pi_3/douta",
          "sine_200_2_pi_3"
        ]
      },
      "sine_400_2_pi_3_douta": {
        "ports": [
          "sine_400_2_pi_3/douta",
          "sine_400_2_pi_3"
        ]
      },
      "counter_0_cnt1": {
        "ports": [
          "counter_0/cnt",
          "xlslice_0/Din"
        ]
      }
    }
  }
}