library ieee;
use ieee.std_logic_1164.all;

entity cla2 is
	port (
		x, y 	: in 	std_logic_vector(1 downto 0);
		cin	: in 	std_logic;
		s		: out	std_logic_vector(1 downto 0);
		cout	: out	std_logic;
		BP, BG: out std_logic);
end cla2;

architecture BHV of cla2 is
	signal temp	: std_logic;
begin
	s(1) <= x(1) xor y(1) xor cin;