<profile>

<section name = "Vivado HLS Report for 'Loop_loop_height_pro_2'" level="0">
<item name = "Date">Thu Apr 25 22:46:34 2019
</item>
<item name = "Version">2018.3 (Build 2405991 on Thu Dec 06 23:56:15 MST 2018)</item>
<item name = "Project">hls_video_processor</item>
<item name = "Solution">solution1</item>
<item name = "Product family">zynq</item>
<item name = "Target device">xc7z020clg400-1</item>
</section>

<section name = "Performance Estimates" level="0">
<item name = "Timing (ns)">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="4">Clock, Target, Estimated, Uncertainty</keys>
<column name="ap_clk">6.60, 5.775, 0.82</column>
</table>
</item>
</section>
</item>
<item name = "Latency (clock cycles)">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">, min, max, min, max, Type</keys>
<column name="">2076841, 2076841, 2076841, 2076841, none</column>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="0">
<keys size="7">Instance, Module, min, max, min, max, Type</keys>
</table>
</item>
<item name = "Loop"><table name="" hasTotal="0">
<keys size="8">Loop Name, min, max, Latency, achieved, target, Count, Pipelined</keys>
<column name="- loop_height">2076840, 2076840, 1923, -, -, 1080, no</column>
<column name=" + loop_width">1920, 1920, 2, 1, 1, 1920, yes</column>
</table>
</item>
</section>
</item>
</section>
</item>
</section>

<section name = "Utilization Estimates" level="0">
<item name = "Summary"><table name="" hasTotal="1">
<keys size="5">Name, BRAM_18K, DSP48E, FF, LUT</keys>
<column name="DSP">-, -, -, -</column>
<column name="Expression">-, -, 0, 162</column>
<column name="FIFO">-, -, -, -</column>
<column name="Instance">-, -, -, -</column>
<column name="Memory">-, -, -, -</column>
<column name="Multiplexer">-, -, -, 141</column>
<column name="Register">-, -, 169, -</column>
<specialColumn name="Available">280, 220, 106400, 53200</specialColumn>
<specialColumn name="Utilization (%)">0, 0, ~0, ~0</specialColumn>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="1">
<keys size="6">Instance, Module, BRAM_18K, DSP48E, FF, LUT</keys>
</table>
</item>
<item name = "DSP48"><table name="" hasTotal="0">
<keys size="3">Instance, Module, Expression</keys>
</table>
</item>
<item name = "Memory"><table name="" hasTotal="1">
<keys size="9">Memory, Module, BRAM_18K, FF, LUT, Words, Bits, Banks, W*Bits*Banks</keys>
</table>
</item>
<item name = "FIFO"><table name="" hasTotal="1">
<keys size="7">Name, BRAM_18K, FF, LUT, Depth, Bits, Size:D*B</keys>
</table>
</item>
<item name = "Expression"><table name="" hasTotal="1">
<keys size="7">Variable Name, Operation, DSP48E, FF, LUT, Bitwidth P0, Bitwidth P1</keys>
<column name="c_V_fu_186_p2">+, 0, 0, 39, 32, 1</column>
<column name="r_V_fu_157_p2">+, 0, 0, 39, 32, 1</column>
<column name="ap_block_pp0_stage0_01001">and, 0, 0, 2, 1, 1</column>
<column name="or_cond_i_i_i_i_fu_175_p2">and, 0, 0, 2, 1, 1</column>
<column name="exitcond89_i_i_i_i_fu_152_p2">icmp, 0, 0, 18, 32, 32</column>
<column name="exitcond_i_i_i_i_fu_181_p2">icmp, 0, 0, 18, 32, 32</column>
<column name="tmp_i_i_i_59_fu_169_p2">icmp, 0, 0, 18, 32, 10</column>
<column name="tmp_i_i_i_fu_163_p2">icmp, 0, 0, 18, 32, 6</column>
<column name="ap_block_state1">or, 0, 0, 2, 1, 1</column>
<column name="ap_block_state4_pp0_stage0_iter1">or, 0, 0, 2, 1, 1</column>
<column name="ap_enable_pp0">xor, 0, 0, 2, 1, 2</column>
<column name="ap_enable_reg_pp0_iter1">xor, 0, 0, 2, 2, 1</column>
</table>
</item>
<item name = "Multiplexer"><table name="" hasTotal="1">
<keys size="5">Name, LUT, Input Size, Bits, Total Bits</keys>
<column name="ap_NS_fsm">27, 5, 1, 5</column>
<column name="ap_done">9, 2, 1, 2</column>
<column name="ap_enable_reg_pp0_iter1">15, 3, 1, 3</column>
<column name="img_crop_data_stream_1_blk_n">9, 2, 1, 2</column>
<column name="img_crop_data_stream_2_blk_n">9, 2, 1, 2</column>
<column name="img_crop_data_stream_blk_n">9, 2, 1, 2</column>
<column name="img_input_cols_V_c20_blk_n">9, 2, 1, 2</column>
<column name="img_input_data_strea_1_blk_n">9, 2, 1, 2</column>
<column name="img_input_data_strea_2_blk_n">9, 2, 1, 2</column>
<column name="img_input_data_strea_blk_n">9, 2, 1, 2</column>
<column name="real_start">9, 2, 1, 2</column>
<column name="t_V_4_reg_133">9, 2, 32, 64</column>
<column name="t_V_reg_122">9, 2, 32, 64</column>
</table>
</item>
<item name = "Register"><table name="" hasTotal="1">
<keys size="5">Name, FF, LUT, Bits, Const Bits</keys>
<column name="ap_CS_fsm">4, 0, 4, 0</column>
<column name="ap_done_reg">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter0">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter1">1, 0, 1, 0</column>
<column name="cols_V_reg_197">32, 0, 32, 0</column>
<column name="or_cond_i_i_i_i_reg_211">1, 0, 1, 0</column>
<column name="p_read_cast_i_reg_192">32, 0, 32, 0</column>
<column name="r_V_reg_206">32, 0, 32, 0</column>
<column name="start_once_reg">1, 0, 1, 0</column>
<column name="t_V_4_reg_133">32, 0, 32, 0</column>
<column name="t_V_reg_122">32, 0, 32, 0</column>
</table>
</item>
</section>
</item>
</section>

<section name = "Interface" level="0">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">RTL Ports, Dir, Bits, Protocol, Source Object, C Type</keys>
<column name="ap_clk">in, 1, ap_ctrl_hs, Loop_loop_height_pro.2, return value</column>
<column name="ap_rst">in, 1, ap_ctrl_hs, Loop_loop_height_pro.2, return value</column>
<column name="ap_start">in, 1, ap_ctrl_hs, Loop_loop_height_pro.2, return value</column>
<column name="start_full_n">in, 1, ap_ctrl_hs, Loop_loop_height_pro.2, return value</column>
<column name="ap_done">out, 1, ap_ctrl_hs, Loop_loop_height_pro.2, return value</column>
<column name="ap_continue">in, 1, ap_ctrl_hs, Loop_loop_height_pro.2, return value</column>
<column name="ap_idle">out, 1, ap_ctrl_hs, Loop_loop_height_pro.2, return value</column>
<column name="ap_ready">out, 1, ap_ctrl_hs, Loop_loop_height_pro.2, return value</column>
<column name="start_out">out, 1, ap_ctrl_hs, Loop_loop_height_pro.2, return value</column>
<column name="start_write">out, 1, ap_ctrl_hs, Loop_loop_height_pro.2, return value</column>
<column name="img_input_cols_V_c20_dout">in, 12, ap_fifo, img_input_cols_V_c20, pointer</column>
<column name="img_input_cols_V_c20_empty_n">in, 1, ap_fifo, img_input_cols_V_c20, pointer</column>
<column name="img_input_cols_V_c20_read">out, 1, ap_fifo, img_input_cols_V_c20, pointer</column>
<column name="extLd_loc_channel">in, 12, ap_none, extLd_loc_channel, scalar</column>
<column name="img_input_data_strea_dout">in, 8, ap_fifo, img_input_data_strea, pointer</column>
<column name="img_input_data_strea_empty_n">in, 1, ap_fifo, img_input_data_strea, pointer</column>
<column name="img_input_data_strea_read">out, 1, ap_fifo, img_input_data_strea, pointer</column>
<column name="img_input_data_strea_1_dout">in, 8, ap_fifo, img_input_data_strea_1, pointer</column>
<column name="img_input_data_strea_1_empty_n">in, 1, ap_fifo, img_input_data_strea_1, pointer</column>
<column name="img_input_data_strea_1_read">out, 1, ap_fifo, img_input_data_strea_1, pointer</column>
<column name="img_input_data_strea_2_dout">in, 8, ap_fifo, img_input_data_strea_2, pointer</column>
<column name="img_input_data_strea_2_empty_n">in, 1, ap_fifo, img_input_data_strea_2, pointer</column>
<column name="img_input_data_strea_2_read">out, 1, ap_fifo, img_input_data_strea_2, pointer</column>
<column name="img_crop_data_stream_din">out, 8, ap_fifo, img_crop_data_stream, pointer</column>
<column name="img_crop_data_stream_full_n">in, 1, ap_fifo, img_crop_data_stream, pointer</column>
<column name="img_crop_data_stream_write">out, 1, ap_fifo, img_crop_data_stream, pointer</column>
<column name="img_crop_data_stream_1_din">out, 8, ap_fifo, img_crop_data_stream_1, pointer</column>
<column name="img_crop_data_stream_1_full_n">in, 1, ap_fifo, img_crop_data_stream_1, pointer</column>
<column name="img_crop_data_stream_1_write">out, 1, ap_fifo, img_crop_data_stream_1, pointer</column>
<column name="img_crop_data_stream_2_din">out, 8, ap_fifo, img_crop_data_stream_2, pointer</column>
<column name="img_crop_data_stream_2_full_n">in, 1, ap_fifo, img_crop_data_stream_2, pointer</column>
<column name="img_crop_data_stream_2_write">out, 1, ap_fifo, img_crop_data_stream_2, pointer</column>
</table>
</item>
</section>
</profile>
