// Seed: 2804083809
module module_0 (
    id_1,
    id_2
);
  input wire id_2;
  inout wire id_1;
  assign id_1 = 1'b0;
endmodule
module module_1 (
    input wand id_0,
    input wor  id_1
    , id_4,
    input tri  id_2
);
  assign id_4 = 1;
  module_0 modCall_1 (
      id_4,
      id_4
  );
endmodule
module module_2 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8
);
  output wire id_8;
  inout wire id_7;
  input wire id_6;
  output wire id_5;
  output wire id_4;
  inout wire id_3;
  output wire id_2;
  output wire id_1;
  always @(negedge id_6) begin : LABEL_0
    id_5 = id_6;
    id_5 += 1;
    $display(id_3 == 1);
  end
  module_0 modCall_1 (
      id_3,
      id_6
  );
  assign id_7[(1)] = 1;
endmodule
