/*
 * tegra186-soc-ufshc.dtsi: Tegra186 soc dtsi file for UFS host controller
 *
 * Copyright (c) 2015, NVIDIA CORPORATION.  All rights reserved.
 *
 * This program is free software; you can redistribute it and/or modify
 * it under the terms of the GNU General Public License as published by
 * the Free Software Foundation; version 2 of the License.
 *
 * This program is distributed in the hope that it will be useful, but WITHOUT
 * ANY WARRANTY; without even the implied warranty of MERCHANTABILITY or
 * FITNESS FOR A PARTICULAR PURPOSE.  See the GNU General Public License for
 * more details.
 */

/ {

	ufshci@2450000 {
		compatible = "jedec,ufs-1.1";
		reg = <0x0 0x02450000 0x0 0x4000>;
		interrupts = < 0 TEGRA186_IRQ_UFSHC 0x04 >;
		clocks = <&tegra_car TEGRA186_CLK_UFSHC>, <&tegra_car TEGRA186_CLK_UFSDEV_REF>;
		clock-names = "core_clk", "ref_clk";
		status = "disabled";

		ufs_variant {
			compatible = "tegra,ufs_variant";
			clocks = <&tegra_car TEGRA186_CLK_MPHY_CORE_PLL_FIXED>,
				<&tegra_car TEGRA186_CLK_MPHY_L0_TX_SYMB>,
				<&tegra_car TEGRA186_CLK_MPHY_TX_1MHZ_REF> ,
				<&tegra_car TEGRA186_CLK_MPHY_L0_RX_ANA>,
				<&tegra_car TEGRA186_CLK_MPHY_L0_RX_SYMB>,
				<&tegra_car TEGRA186_CLK_MPHY_L0_TX_LS_3XBIT>,
				<&tegra_car TEGRA186_CLK_MPHY_L0_RX_LS_BIT>,
				<&tegra_car TEGRA186_CLK_MPHY_L1_RX_ANA>;
			clock-names = "mphy_core_pll_fixed", "mpy_l0_tx_symb", "mphy_tx_1mhz_ref",
				"mphy_l0_rx_ana", "mphy_l0_rx_symb", "mphy_l0_tx_ls_3xbit", "mphy_ll0_rx_ls_bit",
				"mphy_l1_rx_ana";
			resets = <&tegra_car TEGRA186_RESET_MPHY_L0_RX>, <&tegra_car TEGRA186_RESET_MPHY_L0_TX>,
				<&tegra_car TEGRA186_RESET_MPHY_L1_RX>, <&tegra_car TEGRA186_RESET_MPHY_L1_TX>;
			reset-names = "mphy_l0_rx_rst", "mphy_l0_tx_rst", "mphy_l1_rx_rst", "mphy_l1_tx_rst";
		};
	};
};

