
---------- Begin Simulation Statistics ----------
sim_seconds                                  1.383425                       # Number of seconds simulated
sim_ticks                               1383425323500                       # Number of ticks simulated
final_tick                               1383425323500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 671325                       # Simulator instruction rate (inst/s)
host_op_rate                                   978708                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                             1857455295                       # Simulator tick rate (ticks/s)
host_mem_usage                                 835392                       # Number of bytes of host memory used
host_seconds                                   744.80                       # Real time elapsed on the host
sim_insts                                   500000001                       # Number of instructions simulated
sim_ops                                     728937824                       # Number of ops (including micro ops) simulated
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.mem_ctrls.bytes_read::cpu.inst           56224                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu.data       156449152                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total          156505376                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu.inst        56224                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total         56224                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::writebacks     80105792                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total        80105792                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::cpu.inst             1757                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu.data          4889036                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total             4890793                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::writebacks       2503306                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total            2503306                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::cpu.inst              40641                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu.data          113088252                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             113128893                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu.inst         40641                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total            40641                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::writebacks        57903951                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total             57903951                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::writebacks        57903951                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu.inst             40641                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu.data         113088252                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            171032844                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.readReqs                     4890793                       # Number of read requests accepted
system.mem_ctrls.writeReqs                    2503306                       # Number of write requests accepted
system.mem_ctrls.readBursts                   4890793                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                  2503306                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.bytesReadDRAM              312948352                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                   62400                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                99218432                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys               156505376                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys             80105792                       # Total written bytes from the system interface side
system.mem_ctrls.servicedByWrQ                    975                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                952989                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs      2353363                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0            307992                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1            306330                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2            306584                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3            303412                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4            302957                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5            303045                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6            305905                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7            304186                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8            301843                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9            301714                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10           305214                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11           305935                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12           308954                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13           307936                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14           308255                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15           309556                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0             97906                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1             97436                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2             98605                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3             96317                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4             95763                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5             95115                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6             96729                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7             96324                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8             95472                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9             95546                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10            96744                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11            96543                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12            97417                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13            97550                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14            97903                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15            98918                       # Per bank write bursts
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.totGap                  1379102949500                       # Total gap between requests
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5               4890793                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                     0                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5              2503306                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                    0                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                 4824280                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                   32769                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                   32769                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                  18098                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                  19334                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                  93034                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                  94218                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                  94553                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                  94544                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                  94537                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                  94539                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                  94536                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                  94534                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                  94554                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                  94564                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                  94604                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                  95162                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                  95133                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                  94541                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                  95244                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                  94555                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                     15                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      3                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples      1157136                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    356.195628                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   186.708185                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   381.395195                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127       525106     45.38%     45.38% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255       173030     14.95%     60.33% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383        56440      4.88%     65.21% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511        32590      2.82%     68.03% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639        74075      6.40%     74.43% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767        15806      1.37%     75.79% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895        38536      3.33%     79.12% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023        26884      2.32%     81.45% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151       214669     18.55%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total      1157136                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples        94532                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      51.725416                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     42.924027                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    153.422400                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-1023        94489     99.95%     99.95% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1024-2047           31      0.03%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2048-3071            5      0.01%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::9216-10239            2      0.00%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::12288-13311            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::13312-14335            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::21504-22527            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::22528-23551            2      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total         94532                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples        94532                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.399611                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.381087                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.798415                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16            75196     79.55%     79.55% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17             1230      1.30%     80.85% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18            17785     18.81%     99.66% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19              311      0.33%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20                7      0.01%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21                3      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total         94532                       # Writes before turning the bus around for reads
system.mem_ctrls.totQLat                  35263536750                       # Total ticks spent queuing
system.mem_ctrls.totMemAccLat            126947624250                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.totBusLat                24449090000                       # Total ticks spent in databus transfers
system.mem_ctrls.avgQLat                      7211.63                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                25961.63                       # Average memory access latency per DRAM burst
system.mem_ctrls.avgRdBW                       226.21                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                        71.72                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    113.13                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                     57.90                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         2.33                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     1.77                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.56                       # Data bus utilization in percentage for writes
system.mem_ctrls.avgRdQLen                       1.00                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      25.73                       # Average write queue length when enqueuing
system.mem_ctrls.readRowHits                  4062495                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                 1220475                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 83.08                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                78.72                       # Row buffer hit rate for writes
system.mem_ctrls.avgGap                     186514.00                       # Average gap between requests
system.mem_ctrls.pageHitRate                    82.03                       # Row buffer hit rate, read and write combined
system.mem_ctrls_0.actEnergy               4336347960                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_0.preEnergy               2366062875                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_0.readEnergy             19035205800                       # Energy for read commands per rank (pJ)
system.mem_ctrls_0.writeEnergy             5016783600                       # Energy for write commands per rank (pJ)
system.mem_ctrls_0.refreshEnergy          90358398000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_0.actBackEnergy         443299732245                       # Energy for active background per rank (pJ)
system.mem_ctrls_0.preBackEnergy         441193914750                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_0.totalEnergy           1005606445230                       # Total energy per rank (pJ)
system.mem_ctrls_0.averagePower            726.897714                       # Core power per rank (mW)
system.mem_ctrls_0.memoryStateTime::IDLE 730513424750                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::REF   46195500000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT  606713304000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls_1.actEnergy               4411600200                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_1.preEnergy               2407123125                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_1.readEnergy             19105374600                       # Energy for read commands per rank (pJ)
system.mem_ctrls_1.writeEnergy             5029082640                       # Energy for write commands per rank (pJ)
system.mem_ctrls_1.refreshEnergy          90358398000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_1.actBackEnergy         446346760725                       # Energy for active background per rank (pJ)
system.mem_ctrls_1.preBackEnergy         438521082750                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_1.totalEnergy           1006179422040                       # Total energy per rank (pJ)
system.mem_ctrls_1.averagePower            727.311887                       # Core power per rank (mW)
system.mem_ctrls_1.memoryStateTime::IDLE 726026814000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::REF   46195500000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT  611199914750                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.apic_clk_domain.clock                 8000                       # Clock period in ticks
system.cpu.workload.num_syscalls                   89                       # Number of system calls
system.cpu.numCycles                       2766850647                       # number of cpu cycles simulated
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.committedInsts                   500000001                       # Number of instructions committed
system.cpu.committedOps                     728937824                       # Number of ops (including micro ops) committed
system.cpu.num_int_alu_accesses             727310589                       # Number of integer alu accesses
system.cpu.num_fp_alu_accesses                    843                       # Number of float alu accesses
system.cpu.num_func_calls                     1427761                       # number of times a function call or return occured
system.cpu.num_conditional_control_insts     32105501                       # number of instructions that are conditional controls
system.cpu.num_int_insts                    727310589                       # number of integer instructions
system.cpu.num_fp_insts                           843                       # number of float instructions
system.cpu.num_int_register_reads          1714991297                       # number of times the integer registers were read
system.cpu.num_int_register_writes          612733141                       # number of times the integer registers were written
system.cpu.num_fp_register_reads                 1319                       # number of times the floating registers were read
system.cpu.num_fp_register_writes                 577                       # number of times the floating registers were written
system.cpu.num_cc_register_reads            181720629                       # number of times the CC registers were read
system.cpu.num_cc_register_writes           264518979                       # number of times the CC registers were written
system.cpu.num_mem_refs                     304821783                       # number of memory refs
system.cpu.num_load_insts                   228115222                       # Number of load instructions
system.cpu.num_store_insts                   76706561                       # Number of store instructions
system.cpu.num_idle_cycles                          0                       # Number of idle cycles
system.cpu.num_busy_cycles                 2766850647                       # Number of busy cycles
system.cpu.not_idle_fraction                        1                       # Percentage of non-idle cycles
system.cpu.idle_fraction                            0                       # Percentage of idle cycles
system.cpu.Branches                          38073397                       # Number of branches fetched
system.cpu.op_class::No_OpClass                960306      0.13%      0.13% # Class of executed instruction
system.cpu.op_class::IntAlu                 423024114     58.03%     58.16% # Class of executed instruction
system.cpu.op_class::IntMult                   130951      0.02%     58.18% # Class of executed instruction
system.cpu.op_class::IntDiv                       140      0.00%     58.18% # Class of executed instruction
system.cpu.op_class::FloatAdd                     530      0.00%     58.18% # Class of executed instruction
system.cpu.op_class::FloatCmp                       0      0.00%     58.18% # Class of executed instruction
system.cpu.op_class::FloatCvt                       0      0.00%     58.18% # Class of executed instruction
system.cpu.op_class::FloatMult                      0      0.00%     58.18% # Class of executed instruction
system.cpu.op_class::FloatDiv                       0      0.00%     58.18% # Class of executed instruction
system.cpu.op_class::FloatSqrt                      0      0.00%     58.18% # Class of executed instruction
system.cpu.op_class::SimdAdd                        0      0.00%     58.18% # Class of executed instruction
system.cpu.op_class::SimdAddAcc                     0      0.00%     58.18% # Class of executed instruction
system.cpu.op_class::SimdAlu                        0      0.00%     58.18% # Class of executed instruction
system.cpu.op_class::SimdCmp                        0      0.00%     58.18% # Class of executed instruction
system.cpu.op_class::SimdCvt                        0      0.00%     58.18% # Class of executed instruction
system.cpu.op_class::SimdMisc                       0      0.00%     58.18% # Class of executed instruction
system.cpu.op_class::SimdMult                       0      0.00%     58.18% # Class of executed instruction
system.cpu.op_class::SimdMultAcc                    0      0.00%     58.18% # Class of executed instruction
system.cpu.op_class::SimdShift                      0      0.00%     58.18% # Class of executed instruction
system.cpu.op_class::SimdShiftAcc                   0      0.00%     58.18% # Class of executed instruction
system.cpu.op_class::SimdSqrt                       0      0.00%     58.18% # Class of executed instruction
system.cpu.op_class::SimdFloatAdd                   0      0.00%     58.18% # Class of executed instruction
system.cpu.op_class::SimdFloatAlu                   0      0.00%     58.18% # Class of executed instruction
system.cpu.op_class::SimdFloatCmp                   0      0.00%     58.18% # Class of executed instruction
system.cpu.op_class::SimdFloatCvt                   0      0.00%     58.18% # Class of executed instruction
system.cpu.op_class::SimdFloatDiv                   0      0.00%     58.18% # Class of executed instruction
system.cpu.op_class::SimdFloatMisc                  0      0.00%     58.18% # Class of executed instruction
system.cpu.op_class::SimdFloatMult                  0      0.00%     58.18% # Class of executed instruction
system.cpu.op_class::SimdFloatMultAcc               0      0.00%     58.18% # Class of executed instruction
system.cpu.op_class::SimdFloatSqrt                  0      0.00%     58.18% # Class of executed instruction
system.cpu.op_class::MemRead                228115222     31.29%     89.48% # Class of executed instruction
system.cpu.op_class::MemWrite                76706561     10.52%    100.00% # Class of executed instruction
system.cpu.op_class::IprAccess                      0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::InstPrefetch                   0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::total                  728937824                       # Class of executed instruction
system.cpu.dcache.tags.replacements           6380537                       # number of replacements
system.cpu.dcache.tags.tagsinuse          2021.195483                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs           298439212                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs           6382585                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             46.758361                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle       21892409500                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::cpu.data  2021.195483                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::cpu.data     0.986912                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.986912                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         2048                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0            5                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1           51                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          502                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3         1174                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::4          316                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses        2444956961                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses       2444956961                       # Number of data accesses
system.cpu.dcache.ReadReq_hits::cpu.data    224384542                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total       224384542                       # number of ReadReq hits
system.cpu.dcache.WriteReq_hits::cpu.data     74054670                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total       74054670                       # number of WriteReq hits
system.cpu.dcache.demand_hits::cpu.data     298439212                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total        298439212                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::cpu.data    298439212                       # number of overall hits
system.cpu.dcache.overall_hits::total       298439212                       # number of overall hits
system.cpu.dcache.ReadReq_misses::cpu.data      3665157                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total       3665157                       # number of ReadReq misses
system.cpu.dcache.WriteReq_misses::cpu.data      2651892                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total      2651892                       # number of WriteReq misses
system.cpu.dcache.SoftPFReq_misses::cpu.data        65536                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_misses::total        65536                       # number of SoftPFReq misses
system.cpu.dcache.demand_misses::cpu.data      6317049                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total        6317049                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::cpu.data      6382585                       # number of overall misses
system.cpu.dcache.overall_misses::total       6382585                       # number of overall misses
system.cpu.dcache.ReadReq_miss_latency::cpu.data 204728947500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total 204728947500                       # number of ReadReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::cpu.data 192239698500                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total 192239698500                       # number of WriteReq miss cycles
system.cpu.dcache.demand_miss_latency::cpu.data 396968646000                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total 396968646000                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::cpu.data 396968646000                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total 396968646000                       # number of overall miss cycles
system.cpu.dcache.ReadReq_accesses::cpu.data    228049699                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total    228049699                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::cpu.data     76706562                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total     76706562                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_accesses::cpu.data        65536                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_accesses::total        65536                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.demand_accesses::cpu.data    304756261                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total    304756261                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::cpu.data    304821797                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total    304821797                       # number of overall (read+write) accesses
system.cpu.dcache.ReadReq_miss_rate::cpu.data     0.016072                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.016072                       # miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_miss_rate::cpu.data     0.034572                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.034572                       # miss rate for WriteReq accesses
system.cpu.dcache.SoftPFReq_miss_rate::cpu.data            1                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_miss_rate::total            1                       # miss rate for SoftPFReq accesses
system.cpu.dcache.demand_miss_rate::cpu.data     0.020728                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.020728                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::cpu.data     0.020939                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.020939                       # miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_miss_latency::cpu.data 55858.165830                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 55858.165830                       # average ReadReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::cpu.data 72491.526239                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 72491.526239                       # average WriteReq miss latency
system.cpu.dcache.demand_avg_miss_latency::cpu.data 62840.836916                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 62840.836916                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::cpu.data 62195.590971                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 62195.590971                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.fast_writes                       0                       # number of fast writes performed
system.cpu.dcache.cache_copies                      0                       # number of cache copies performed
system.cpu.dcache.writebacks::writebacks      3104129                       # number of writebacks
system.cpu.dcache.writebacks::total           3104129                       # number of writebacks
system.cpu.dcache.ReadReq_mshr_misses::cpu.data      3665157                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total      3665157                       # number of ReadReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::cpu.data      2651892                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total      2651892                       # number of WriteReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_misses::cpu.data        65536                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_misses::total        65536                       # number of SoftPFReq MSHR misses
system.cpu.dcache.demand_mshr_misses::cpu.data      6317049                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total      6317049                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::cpu.data      6382585                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total      6382585                       # number of overall MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::cpu.data 201063790500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total 201063790500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::cpu.data 189587806500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total 189587806500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_latency::cpu.data   4973389000                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_latency::total   4973389000                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::cpu.data 390651597000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total 390651597000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::cpu.data 395624986000                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total 395624986000                       # number of overall MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::cpu.data     0.016072                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.016072                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::cpu.data     0.034572                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.034572                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.SoftPFReq_mshr_miss_rate::cpu.data            1                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_miss_rate::total            1                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.demand_mshr_miss_rate::cpu.data     0.020728                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.020728                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::cpu.data     0.020939                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.020939                       # mshr miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::cpu.data 54858.165830                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 54858.165830                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::cpu.data 71491.526239                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 71491.526239                       # average WriteReq mshr miss latency
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::cpu.data 75887.893677                       # average SoftPFReq mshr miss latency
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::total 75887.893677                       # average SoftPFReq mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::cpu.data 61840.836916                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 61840.836916                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::cpu.data 61985.071252                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 61985.071252                       # average overall mshr miss latency
system.cpu.dcache.no_allocate_misses                0                       # Number of misses that were no-allocate
system.cpu.dtb_walker_cache.tags.replacements            0                       # number of replacements
system.cpu.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.fast_writes             0                       # number of fast writes performed
system.cpu.dtb_walker_cache.cache_copies            0                       # number of cache copies performed
system.cpu.dtb_walker_cache.no_allocate_misses            0                       # Number of misses that were no-allocate
system.cpu.icache.tags.replacements               429                       # number of replacements
system.cpu.icache.tags.tagsinuse           880.740438                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs           687817007                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs              1798                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs          382545.610122                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::cpu.inst   880.740438                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::cpu.inst     0.430049                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.430049                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024         1369                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4         1369                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.668457                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses         687820603                       # Number of tag accesses
system.cpu.icache.tags.data_accesses        687820603                       # Number of data accesses
system.cpu.icache.ReadReq_hits::cpu.inst    687817007                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total       687817007                       # number of ReadReq hits
system.cpu.icache.demand_hits::cpu.inst     687817007                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total        687817007                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::cpu.inst    687817007                       # number of overall hits
system.cpu.icache.overall_hits::total       687817007                       # number of overall hits
system.cpu.icache.ReadReq_misses::cpu.inst         1798                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total          1798                       # number of ReadReq misses
system.cpu.icache.demand_misses::cpu.inst         1798                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total           1798                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::cpu.inst         1798                       # number of overall misses
system.cpu.icache.overall_misses::total          1798                       # number of overall misses
system.cpu.icache.ReadReq_miss_latency::cpu.inst    134936000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total    134936000                       # number of ReadReq miss cycles
system.cpu.icache.demand_miss_latency::cpu.inst    134936000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total    134936000                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::cpu.inst    134936000                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total    134936000                       # number of overall miss cycles
system.cpu.icache.ReadReq_accesses::cpu.inst    687818805                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total    687818805                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.demand_accesses::cpu.inst    687818805                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total    687818805                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::cpu.inst    687818805                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total    687818805                       # number of overall (read+write) accesses
system.cpu.icache.ReadReq_miss_rate::cpu.inst     0.000003                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000003                       # miss rate for ReadReq accesses
system.cpu.icache.demand_miss_rate::cpu.inst     0.000003                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000003                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::cpu.inst     0.000003                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000003                       # miss rate for overall accesses
system.cpu.icache.ReadReq_avg_miss_latency::cpu.inst 75047.830923                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 75047.830923                       # average ReadReq miss latency
system.cpu.icache.demand_avg_miss_latency::cpu.inst 75047.830923                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 75047.830923                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::cpu.inst 75047.830923                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 75047.830923                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.fast_writes                       0                       # number of fast writes performed
system.cpu.icache.cache_copies                      0                       # number of cache copies performed
system.cpu.icache.writebacks::writebacks          429                       # number of writebacks
system.cpu.icache.writebacks::total               429                       # number of writebacks
system.cpu.icache.ReadReq_mshr_misses::cpu.inst         1798                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total         1798                       # number of ReadReq MSHR misses
system.cpu.icache.demand_mshr_misses::cpu.inst         1798                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total         1798                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::cpu.inst         1798                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total         1798                       # number of overall MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::cpu.inst    133138000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total    133138000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::cpu.inst    133138000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total    133138000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::cpu.inst    133138000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total    133138000                       # number of overall MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::cpu.inst     0.000003                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000003                       # mshr miss rate for ReadReq accesses
system.cpu.icache.demand_mshr_miss_rate::cpu.inst     0.000003                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000003                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::cpu.inst     0.000003                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000003                       # mshr miss rate for overall accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::cpu.inst 74047.830923                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 74047.830923                       # average ReadReq mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::cpu.inst 74047.830923                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 74047.830923                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::cpu.inst 74047.830923                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 74047.830923                       # average overall mshr miss latency
system.cpu.icache.no_allocate_misses                0                       # Number of misses that were no-allocate
system.cpu.itb_walker_cache.tags.replacements            0                       # number of replacements
system.cpu.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.fast_writes             0                       # number of fast writes performed
system.cpu.itb_walker_cache.cache_copies            0                       # number of cache copies performed
system.cpu.itb_walker_cache.no_allocate_misses            0                       # Number of misses that were no-allocate
system.l2.tags.replacements                   4872263                       # number of replacements
system.l2.tags.tagsinuse                 31519.977812                       # Cycle average of tags in use
system.l2.tags.total_refs                     5123404                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                   4904642                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      1.044603                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle              466969531500                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::writebacks    15481.558984                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu.inst         12.653451                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu.data      16025.765377                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::writebacks       0.472460                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu.inst         0.000386                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu.data         0.489068                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.961913                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024         32379                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2           41                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3           35                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4        32303                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024     0.988129                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                  20321882                       # Number of tag accesses
system.l2.tags.data_accesses                 20321882                       # Number of data accesses
system.l2.WritebackDirty_hits::writebacks      3104129                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total          3104129                       # number of WritebackDirty hits
system.l2.WritebackClean_hits::writebacks          429                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total              429                       # number of WritebackClean hits
system.l2.ReadExReq_hits::cpu.data             276404                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                276404                       # number of ReadExReq hits
system.l2.ReadCleanReq_hits::cpu.inst              41                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total                 41                       # number of ReadCleanReq hits
system.l2.ReadSharedReq_hits::cpu.data        1217145                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total           1217145                       # number of ReadSharedReq hits
system.l2.demand_hits::cpu.inst                    41                       # number of demand (read+write) hits
system.l2.demand_hits::cpu.data               1493549                       # number of demand (read+write) hits
system.l2.demand_hits::total                  1493590                       # number of demand (read+write) hits
system.l2.overall_hits::cpu.inst                   41                       # number of overall hits
system.l2.overall_hits::cpu.data              1493549                       # number of overall hits
system.l2.overall_hits::total                 1493590                       # number of overall hits
system.l2.ReadExReq_misses::cpu.data          2375488                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total             2375488                       # number of ReadExReq misses
system.l2.ReadCleanReq_misses::cpu.inst          1757                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total             1757                       # number of ReadCleanReq misses
system.l2.ReadSharedReq_misses::cpu.data      2513548                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total         2513548                       # number of ReadSharedReq misses
system.l2.demand_misses::cpu.inst                1757                       # number of demand (read+write) misses
system.l2.demand_misses::cpu.data             4889036                       # number of demand (read+write) misses
system.l2.demand_misses::total                4890793                       # number of demand (read+write) misses
system.l2.overall_misses::cpu.inst               1757                       # number of overall misses
system.l2.overall_misses::cpu.data            4889036                       # number of overall misses
system.l2.overall_misses::total               4890793                       # number of overall misses
system.l2.ReadExReq_miss_latency::cpu.data 182707726500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total  182707726500                       # number of ReadExReq miss cycles
system.l2.ReadCleanReq_miss_latency::cpu.inst    130009500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total    130009500                       # number of ReadCleanReq miss cycles
system.l2.ReadSharedReq_miss_latency::cpu.data 187661117500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total 187661117500                       # number of ReadSharedReq miss cycles
system.l2.demand_miss_latency::cpu.inst     130009500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu.data  370368844000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total     370498853500                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::cpu.inst    130009500                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu.data 370368844000                       # number of overall miss cycles
system.l2.overall_miss_latency::total    370498853500                       # number of overall miss cycles
system.l2.WritebackDirty_accesses::writebacks      3104129                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total      3104129                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_accesses::writebacks          429                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total          429                       # number of WritebackClean accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu.data        2651892                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total           2651892                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::cpu.inst         1798                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total           1798                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::cpu.data      3730693                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total       3730693                       # number of ReadSharedReq accesses(hits+misses)
system.l2.demand_accesses::cpu.inst              1798                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu.data           6382585                       # number of demand (read+write) accesses
system.l2.demand_accesses::total              6384383                       # number of demand (read+write) accesses
system.l2.overall_accesses::cpu.inst             1798                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu.data          6382585                       # number of overall (read+write) accesses
system.l2.overall_accesses::total             6384383                       # number of overall (read+write) accesses
system.l2.ReadExReq_miss_rate::cpu.data      0.895771                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.895771                       # miss rate for ReadExReq accesses
system.l2.ReadCleanReq_miss_rate::cpu.inst     0.977197                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.977197                       # miss rate for ReadCleanReq accesses
system.l2.ReadSharedReq_miss_rate::cpu.data     0.673748                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.673748                       # miss rate for ReadSharedReq accesses
system.l2.demand_miss_rate::cpu.inst         0.977197                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu.data         0.765996                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.766056                       # miss rate for demand accesses
system.l2.overall_miss_rate::cpu.inst        0.977197                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu.data        0.765996                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.766056                       # miss rate for overall accesses
system.l2.ReadExReq_avg_miss_latency::cpu.data 76913.765298                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 76913.765298                       # average ReadExReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::cpu.inst 73995.162208                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 73995.162208                       # average ReadCleanReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::cpu.data 74659.850339                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 74659.850339                       # average ReadSharedReq miss latency
system.l2.demand_avg_miss_latency::cpu.inst 73995.162208                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu.data 75754.984009                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 75754.351799                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu.inst 73995.162208                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu.data 75754.984009                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 75754.351799                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.fast_writes                               0                       # number of fast writes performed
system.l2.cache_copies                              0                       # number of cache copies performed
system.l2.writebacks::writebacks              2503306                       # number of writebacks
system.l2.writebacks::total                   2503306                       # number of writebacks
system.l2.CleanEvict_mshr_misses::writebacks        85175                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total         85175                       # number of CleanEvict MSHR misses
system.l2.ReadExReq_mshr_misses::cpu.data      2375488                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total        2375488                       # number of ReadExReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::cpu.inst         1757                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total         1757                       # number of ReadCleanReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::cpu.data      2513548                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total      2513548                       # number of ReadSharedReq MSHR misses
system.l2.demand_mshr_misses::cpu.inst           1757                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu.data        4889036                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total           4890793                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::cpu.inst          1757                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu.data       4889036                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total          4890793                       # number of overall MSHR misses
system.l2.ReadExReq_mshr_miss_latency::cpu.data 158952846500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total 158952846500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::cpu.inst    112439500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total    112439500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::cpu.data 162525637500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total 162525637500                       # number of ReadSharedReq MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu.inst    112439500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu.data 321478484000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total 321590923500                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu.inst    112439500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu.data 321478484000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total 321590923500                       # number of overall MSHR miss cycles
system.l2.CleanEvict_mshr_miss_rate::writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.ReadExReq_mshr_miss_rate::cpu.data     0.895771                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.895771                       # mshr miss rate for ReadExReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::cpu.inst     0.977197                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.977197                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::cpu.data     0.673748                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.673748                       # mshr miss rate for ReadSharedReq accesses
system.l2.demand_mshr_miss_rate::cpu.inst     0.977197                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu.data     0.765996                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.766056                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::cpu.inst     0.977197                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu.data     0.765996                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.766056                       # mshr miss rate for overall accesses
system.l2.ReadExReq_avg_mshr_miss_latency::cpu.data 66913.765298                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 66913.765298                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::cpu.inst 63995.162208                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 63995.162208                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::cpu.data 64659.850339                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 64659.850339                       # average ReadSharedReq mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu.inst 63995.162208                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu.data 65754.984009                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 65754.351799                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu.inst 63995.162208                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu.data 65754.984009                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 65754.351799                       # average overall mshr miss latency
system.l2.no_allocate_misses                        0                       # Number of misses that were no-allocate
system.membus.trans_dist::ReadResp            2515305                       # Transaction distribution
system.membus.trans_dist::WritebackDirty      2503306                       # Transaction distribution
system.membus.trans_dist::CleanEvict          2353363                       # Transaction distribution
system.membus.trans_dist::ReadExReq           2375488                       # Transaction distribution
system.membus.trans_dist::ReadExResp          2375488                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq       2515305                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port     14638255                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::total     14638255                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total               14638255                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port    236611168                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::total    236611168                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total               236611168                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoop_fanout::samples           9747462                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                 9747462    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total             9747462                       # Request fanout histogram
system.membus.reqLayer2.occupancy         14754079000                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               1.1                       # Layer utilization (%)
system.membus.respLayer1.occupancy        16139096750                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              1.2                       # Layer utilization (%)
system.tol2bus.snoop_filter.tot_requests     12765349                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.hit_single_requests      6380966                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_multi_requests            1                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.tot_snoops         100769                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_single_snoops       100769                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.trans_dist::ReadResp           3732491                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty      5607435                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean          429                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict         5645364                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq          2651892                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp         2651892                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq          1798                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq      3730693                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side         4025                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side     19145706                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total              19149731                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side        71264                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side    303574848                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total              303646112                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                         4872263                       # Total snoops (count)
system.tol2bus.snoop_fanout::samples         11256646                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.008952                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.094191                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0               11155876     99.10%     99.10% # Request fanout histogram
system.tol2bus.snoop_fanout::1                 100770      0.90%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total           11256646                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy         7934953500                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              0.6                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy           1798000                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy        6382585000                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             0.5                       # Layer utilization (%)

---------- End Simulation Statistics   ----------
