ENOMEM	,	V_30
"%s: lost localtimer interrupt\n"	,	L_1
omap4_l2c310_write_sec	,	F_10
L2X0_AUX_CTRL	,	V_21
"UPDATE YOUR DEVICE TREE!\n"	,	L_5
omap4_sar_ram_init	,	F_18
__iomem	,	T_2
OMAP44XX_L2CACHE_BASE	,	V_28
hwirq	,	V_36
writel_relaxed	,	F_2
of_find_matching_node	,	F_22
intc_node	,	V_40
GIC_DIST_CTRL	,	V_2
twd_base	,	V_4
u32	,	T_1
reg	,	V_17
OMAP4_MON_L2X0_CTRL_INDEX	,	V_20
pr_warn	,	F_8
gic_timer_retrigger	,	F_6
sar_base	,	V_32
gic_dist_disabled	,	F_4
TWD_TIMER_CONTROL_PERIODIC	,	V_12
L310_PREFETCH_CTRL	,	V_25
TWD_TIMER_CONTROL	,	V_9
TWD_TIMER_CONTROL_ENABLE	,	V_14
IRQ_LOCALTIMER	,	V_10
gic_int	,	V_6
L310_POWER_CTRL	,	V_27
val	,	V_16
omap_l2_cache_init	,	F_14
omap4_get_l2cache_base	,	F_9
omap_smc1	,	F_13
irq_create_of_mapping	,	F_23
omap_gic_of_init	,	F_24
OMAP4_MON_L2X0_PREFETCH_INDEX	,	V_26
gic_dist_enable	,	F_3
GIC_DIST_PENDING_SET	,	V_7
SZ_16K	,	V_35
ioremap	,	F_15
twd_ctrl	,	V_8
irqchip_init	,	F_29
readl_relaxed	,	F_5
skip_errata_init	,	V_47
__func__	,	V_11
sar_ram_base	,	V_31
IRQ_TYPE_LEVEL_HIGH	,	V_45
"No WUGEN found in DT, system will misbehave.\n"	,	L_4
cpu_is_omap44xx	,	F_19
OMAP54XX_SAR_RAM_BASE	,	V_34
pr_err	,	F_25
L2X0_DEBUG_CTRL	,	V_23
args_count	,	V_43
WARN_ONCE	,	F_12
irq_data	,	V_38
cpu_is_omap446x	,	F_26
"arm,cortex-a9-gic"	,	L_6
"OMAP L2C310: ROM does not support power control setting\n"	,	L_2
np	,	V_42
TWD_TIMER_INTSTAT	,	V_5
pr_info_once	,	F_11
device_node	,	V_46
SZ_4K	,	V_29
of_find_compatible_node	,	F_27
OMAP4_MON_L2X0_AUXCTRL_INDEX	,	V_22
of_phandle_args	,	V_37
TWD_TIMER_COUNTER	,	V_13
soc_is_omap54xx	,	F_20
twd_int	,	V_3
l2cache_base	,	V_15
WARN_ON	,	F_16
irq	,	V_39
OMAP4_MON_L2X0_DBG_CTRL_INDEX	,	V_24
"OMAP L2C310: ignoring write to reg 0x%x\n"	,	L_3
BIT	,	F_7
omap4_xlate_irq	,	F_21
omap4_get_sar_ram_base	,	F_17
OMAP44XX_SAR_RAM_BASE	,	V_33
gic_dist_base_addr	,	V_1
"arm,cortex-a9-twd-timer"	,	L_7
__init	,	T_3
intc_match	,	V_41
of_iomap	,	F_28
smc_op	,	V_18
OMAP44XX_IRQ_GIC_START	,	V_44
gic_dist_disable	,	F_1
L2X0_CTRL	,	V_19
