<!-- README.md - Premium Professional Portfolio for Shiva -->


---


## ğŸ’¼ Internship Experience
**VLSI Physical Design Intern â€“ SVNIT, Surat (Junâ€“Jul 2025)**
- Designed Encoders & Flip-Flops using Verilog
- Executed RTLâ†’GDSII flow in OpenLane (synthesis, floorplanning, place & route)
- Performed PPA analysis and validation


**VLSI Design Intern â€“ Indo German Tool Room, Ahmedabad (Janâ€“Feb 2025)**
- Designed & simulated circuits using Microwind & DSCH


---


## ğŸ“‚ Projects Highlights
- **4-bit ALU (Verilog)** â€” RTL implementation, testbench, FPGA synthesis
- **Traffic Light Controller (FSM)** â€” Sequential design & verification
- **I2C Behavioral Design (Verilog)** â€” Protocol implementation & testbench
- **Flip-Flops & Sequential Kits** â€” D/T/JK/SR flip-flops with timing analysis


Each project repo contains a clean README, waveform screenshots, and a short `HOW-TO` for simulation and synthesis.


---


## ğŸ“Š GitHub Analytics & Premium Widgets
<p align="center">
<img src="https://github-readme-stats.vercel.app/api?username=Shivaaaydv&show_icons=true&theme=github_dark&hide_border=true&count_private=true" height="150"/>
<img src="https://github-readme-stats.vercel.app/api/top-langs/?username=Shivaaaydv&layout=compact&theme=github_dark&hide_border=true" height="150"/>
</p>


<p align="center">
<img src="https://github-readme-streak-stats.herokuapp.com/?user=Shivaaaydv&theme=github-dark-blue&hide_border=true" height="140"/>
</p>


<p align="center">
<img src="https://github-profile-trophy.vercel.app/?username=Shivaaaydv&theme=gitdimmed&row=1&no-frame=true&margin-w=20" />
</p>


<p align="center">
<img src="https://github-readme-activity-graph.vercel.app/graph?username=Shivaaaydv&theme=github-dark&hide_border=true" />
</p>


<!-- Contribution grid snake (generated by GitHub Action) -->
<p align="center">
<img src="output/github-contribution-grid-snake-dark.svg" alt="snake" />
</p>


---


## ğŸ“Œ Pinned Repositories (Recommended)
- `VLSI-CODES` â€” Collection of Verilog projects
- `I2C-` â€” Protocol Implementation
- `AND-Gate` â€” SystemVerilog learning repo
- `FPGA-Playground` â€” Small FPGA demos & bitstreams


---


## ğŸ§­ VLSI Roadmap (short)
1. RTL Design & Testbench â†’ 2. Synthesis (OpenLane/Vivado) â†’ 3. STA & Timing Closure â†’ 4. PPA Analysis â†’ 5. Layout & GDSII â†’ 6. Tapeout concepts


---


## ğŸ“œ How to use this profile (Short)
1. Create repo named exactly `Shivaaaydv` and add this `README.md` at root
2. Add the `/.github/workflows/` files provided
3. Commit `banner.svg` to repo root (optional)
4. Push to GitHub and enable GitHub Actions â€” the snake workflow will generate `output/github-contribution-grid-snake-dark.svg`


---


## ğŸ™ Final Note
Thanks for visiting. If you want, I can also:
- Create a polished `banner.svg` with your name (provided below)
- Auto-commit workflows + action files via a small script
- Create individual project README templates with waveform images
