Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2021.2 (win64) Build 3367213 Tue Oct 19 02:48:09 MDT 2021
| Date         : Fri Apr  1 21:24:19 2022
| Host         : DESKTOP-H59M9G7 running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xc7z020clg484-1
------------------------------------------------------------------------------------

Upgrade Log for IP 'design_2_smartconnect_0_0'

1. Summary
----------

SUCCESS in the conversion of design_2_smartconnect_0_0 (xilinx.com:ip:smartconnect:1.0 (Rev. 17)) to Vivado generation flows.

After upgrade, an IP may have parameter and port differences compared to the original customization. Please review the parameters within the IP customization GUI to ensure proper functionality. Also, please review the updated IP instantiation template to ensure proper connectivity, and update your design if required.

2. Connection and Interface Information
---------------------------------------

Connection and Interface information can not be compared for deferred elaboration IPs.
design_2_smartconnect_0_0 may have connection or interface changes.







Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2021.2 (win64) Build 3367213 Tue Oct 19 02:48:09 MDT 2021
| Date         : Fri Apr  1 21:24:19 2022
| Host         : DESKTOP-H59M9G7 running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xc7z020clg484-1
------------------------------------------------------------------------------------

Upgrade Log for IP 'design_2_processing_system7_0_0'

1. Summary
----------

SUCCESS in the conversion of design_2_processing_system7_0_0 (xilinx.com:ip:processing_system7:5.5 (Rev. 6)) to Vivado generation flows.

2. Upgrade messages
-------------------

WARNING: upgrade cannot add parameter PCW_TRACE_INTERNAL_WIDTH with default value 32 : a parameter called PCW_TRACE_INTERNAL_WIDTH already exists in processing_system7_v5_5
WARNING: upgrade cannot add parameter PCW_USE_AXI_NONSECURE with default value 0 : a parameter called PCW_USE_AXI_NONSECURE already exists in processing_system7_v5_5
WARNING: upgrade cannot add parameter PCW_EN_PTP_ENET0 with default value 1 : a parameter called PCW_EN_PTP_ENET0 already exists in processing_system7_v5_5
WARNING: upgrade cannot add parameter PCW_EN_PTP_ENET0 with default value 1 : a parameter called PCW_EN_PTP_ENET0 already exists in processing_system7_v5_5
WARNING: upgrade cannot add parameter PCW_GP0_NUM_WRITE_THREADS with default value 4 : a parameter called PCW_GP0_NUM_WRITE_THREADS already exists in processing_system7_v5_5
WARNING: upgrade cannot add parameter PCW_GP0_NUM_READ_THREADS with default value 4 : a parameter called PCW_GP0_NUM_READ_THREADS already exists in processing_system7_v5_5
WARNING: upgrade cannot add parameter PCW_GP1_NUM_WRITE_THREADS with default value 4 : a parameter called PCW_GP1_NUM_WRITE_THREADS already exists in processing_system7_v5_5
WARNING: upgrade cannot add parameter PCW_GP1_NUM_READ_THREADS with default value 4 : a parameter called PCW_GP1_NUM_READ_THREADS already exists in processing_system7_v5_5
WARNING: upgrade cannot add parameter PCW_GP0_EN_MODIFIABLE_TXN with default value 0 : a parameter called PCW_GP0_EN_MODIFIABLE_TXN already exists in processing_system7_v5_5
WARNING: upgrade cannot add parameter PCW_GP1_EN_MODIFIABLE_TXN with default value 0 : a parameter called PCW_GP1_EN_MODIFIABLE_TXN already exists in processing_system7_v5_5






Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2021.2 (win64) Build 3367213 Tue Oct 19 02:48:09 MDT 2021
| Date         : Fri Apr  1 21:24:19 2022
| Host         : DESKTOP-H59M9G7 running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xc7z020clg484-1
------------------------------------------------------------------------------------

Upgrade Log for IP 'design_2_proc_sys_reset_0_2'

1. Summary
----------

SUCCESS in the conversion of design_2_proc_sys_reset_0_2 (xilinx.com:ip:proc_sys_reset:5.0 (Rev. 13)) to Vivado generation flows.






Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2021.2 (win64) Build 3367213 Tue Oct 19 02:48:09 MDT 2021
| Date         : Fri Apr  1 21:24:19 2022
| Host         : DESKTOP-H59M9G7 running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xc7z020clg484-1
------------------------------------------------------------------------------------

Upgrade Log for IP 'design_2_proc_sys_reset_0_1'

1. Summary
----------

SUCCESS in the conversion of design_2_proc_sys_reset_0_1 (xilinx.com:ip:proc_sys_reset:5.0 (Rev. 13)) to Vivado generation flows.






Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2021.2 (lin64) Build 3367213 Tue Oct 19 02:47:39 MDT 2021
| Date         : Fri Apr  1 13:42:25 2022
| Host         : xsjcdickins40x running 64-bit CentOS Linux release 7.4.1708 (Core)
| Command      : upgrade_ip
| Device       : xc7z020clg484-1
------------------------------------------------------------------------------------

Upgrade Log for IP 'design_2_axi_dma_0_0'

1. Summary
----------

SUCCESS in the upgrade of design_2_axi_dma_0_0 (xilinx.com:ip:axi_dma:7.1) from (Rev. 18) to (Rev. 26)






Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2021.2 (lin64) Build 3367213 Tue Oct 19 02:47:39 MDT 2021
| Date         : Fri Apr  1 13:13:06 2022
| Host         : xsjcdickins40x running 64-bit CentOS Linux release 7.4.1708 (Core)
| Command      : upgrade_ip
| Device       : xc7z020clg484-1
------------------------------------------------------------------------------------

Upgrade Log for IP 'design_2_processing_system7_0_0'

1. Summary
----------

SUCCESS in the conversion of design_2_processing_system7_0_0 (xilinx.com:ip:processing_system7:5.5 (Rev. 6)) to Vivado generation flows.

2. Upgrade messages
-------------------

WARNING: upgrade cannot add parameter PCW_TRACE_INTERNAL_WIDTH with default value 32 : a parameter called PCW_TRACE_INTERNAL_WIDTH already exists in processing_system7_v5_5
WARNING: upgrade cannot add parameter PCW_USE_AXI_NONSECURE with default value 0 : a parameter called PCW_USE_AXI_NONSECURE already exists in processing_system7_v5_5
WARNING: upgrade cannot add parameter PCW_EN_PTP_ENET0 with default value 1 : a parameter called PCW_EN_PTP_ENET0 already exists in processing_system7_v5_5
WARNING: upgrade cannot add parameter PCW_EN_PTP_ENET0 with default value 1 : a parameter called PCW_EN_PTP_ENET0 already exists in processing_system7_v5_5
WARNING: upgrade cannot add parameter PCW_GP0_NUM_WRITE_THREADS with default value 4 : a parameter called PCW_GP0_NUM_WRITE_THREADS already exists in processing_system7_v5_5
WARNING: upgrade cannot add parameter PCW_GP0_NUM_READ_THREADS with default value 4 : a parameter called PCW_GP0_NUM_READ_THREADS already exists in processing_system7_v5_5
WARNING: upgrade cannot add parameter PCW_GP1_NUM_WRITE_THREADS with default value 4 : a parameter called PCW_GP1_NUM_WRITE_THREADS already exists in processing_system7_v5_5
WARNING: upgrade cannot add parameter PCW_GP1_NUM_READ_THREADS with default value 4 : a parameter called PCW_GP1_NUM_READ_THREADS already exists in processing_system7_v5_5
WARNING: upgrade cannot add parameter PCW_GP0_EN_MODIFIABLE_TXN with default value 0 : a parameter called PCW_GP0_EN_MODIFIABLE_TXN already exists in processing_system7_v5_5
WARNING: upgrade cannot add parameter PCW_GP1_EN_MODIFIABLE_TXN with default value 0 : a parameter called PCW_GP1_EN_MODIFIABLE_TXN already exists in processing_system7_v5_5






Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2021.2 (lin64) Build 3367213 Tue Oct 19 02:47:39 MDT 2021
| Date         : Fri Apr  1 13:13:05 2022
| Host         : xsjcdickins40x running 64-bit CentOS Linux release 7.4.1708 (Core)
| Command      : upgrade_ip
| Device       : xc7z020clg484-1
------------------------------------------------------------------------------------

Upgrade Log for IP 'design_2_axis_stream_txfifo_0_2'

1. Summary
----------

SUCCESS in the upgrade of design_2_axis_stream_txfifo_0_2 (user.org:user:axis_stream_txfifo:2.0) from (Rev. 7) to (Rev. 8)






Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2021.2 (lin64) Build 3367213 Tue Oct 19 02:47:39 MDT 2021
| Date         : Fri Apr  1 13:13:05 2022
| Host         : xsjcdickins40x running 64-bit CentOS Linux release 7.4.1708 (Core)
| Command      : upgrade_ip
| Device       : xc7z020clg484-1
------------------------------------------------------------------------------------

Upgrade Log for IP 'design_2_axi_smc_0'

1. Summary
----------

SUCCESS in the conversion of design_2_axi_smc_0 (xilinx.com:ip:smartconnect:1.0 (Rev. 17)) to Vivado generation flows.

After upgrade, an IP may have parameter and port differences compared to the original customization. Please review the parameters within the IP customization GUI to ensure proper functionality. Also, please review the updated IP instantiation template to ensure proper connectivity, and update your design if required.

2. Connection and Interface Information
---------------------------------------

Connection and Interface information can not be compared for deferred elaboration IPs.
design_2_axi_smc_0 may have connection or interface changes.







Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2021.2 (lin64) Build 3367213 Tue Oct 19 02:47:39 MDT 2021
| Date         : Fri Apr  1 10:36:48 2022
| Host         : xsjcdickins40x running 64-bit CentOS Linux release 7.4.1708 (Core)
| Command      : upgrade_ip
| Device       : xc7z020clg484-1
------------------------------------------------------------------------------------

Upgrade Log for IP 'design_2_axis_stream_txfifo_0_2'

1. Summary
----------

SUCCESS in the conversion of design_2_axis_stream_txfifo_0_2 (user.org:user:axis_stream_txfifo:2.0 (Rev. 7)) to Vivado generation flows.






Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2021.2 (lin64) Build 3367213 Tue Oct 19 02:47:39 MDT 2021
| Date         : Fri Apr  1 10:33:51 2022
| Host         : xsjcdickins40x running 64-bit CentOS Linux release 7.4.1708 (Core)
| Command      : upgrade_ip
| Device       : xc7z020clg484-1
------------------------------------------------------------------------------------

Upgrade Log for IP 'design_2_BiDirChannels_0_0'

1. Summary
----------

SUCCESS in the upgrade of design_2_BiDirChannels_0_0 (xilinx.com:user:BiDirChannels:1.0) from (Rev. 115) to (Rev. 116)






Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2021.2 (lin64) Build 3367213 Tue Oct 19 02:47:39 MDT 2021
| Date         : Fri Apr  1 10:29:28 2022
| Host         : xsjcdickins40x running 64-bit CentOS Linux release 7.4.1708 (Core)
| Command      : upgrade_ip
| Device       : xc7z020clg484-1
------------------------------------------------------------------------------------

Upgrade Log for IP 'design_2_RxFIFO_0'

1. Summary
----------

SUCCESS in the upgrade of design_2_RxFIFO_0 (xilinx.com:user:axis_stream_fifo:1.0) from (Rev. 48) to (Rev. 49)






Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2021.2 (lin64) Build 3367213 Tue Oct 19 02:47:39 MDT 2021
| Date         : Fri Apr  1 10:25:20 2022
| Host         : xsjcdickins40x running 64-bit CentOS Linux release 7.4.1708 (Core)
| Command      : upgrade_ip
| Device       : xc7z020clg484-1
------------------------------------------------------------------------------------

Upgrade Log for IP 'design_2_ps7_0_axi_periph_0'

1. Summary
----------

SUCCESS in the upgrade of design_2_ps7_0_axi_periph_0 (xilinx.com:ip:axi_interconnect:2.1) from (Rev. 18) to (Rev. 26)






Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2021.2 (lin64) Build 3367213 Tue Oct 19 02:47:39 MDT 2021
| Date         : Fri Apr  1 10:25:20 2022
| Host         : xsjcdickins40x running 64-bit CentOS Linux release 7.4.1708 (Core)
| Command      : upgrade_ip
| Device       : xc7z020clg484-1
------------------------------------------------------------------------------------

Upgrade Log for IP 'design_2_processing_system7_0_0'

1. Summary
----------

SUCCESS in the conversion of design_2_processing_system7_0_0 (xilinx.com:ip:processing_system7:5.5 (Rev. 6)) to Vivado generation flows.

2. Upgrade messages
-------------------

WARNING: upgrade cannot add parameter PCW_TRACE_INTERNAL_WIDTH with default value 32 : a parameter called PCW_TRACE_INTERNAL_WIDTH already exists in processing_system7_v5_5
WARNING: upgrade cannot add parameter PCW_USE_AXI_NONSECURE with default value 0 : a parameter called PCW_USE_AXI_NONSECURE already exists in processing_system7_v5_5
WARNING: upgrade cannot add parameter PCW_EN_PTP_ENET0 with default value 1 : a parameter called PCW_EN_PTP_ENET0 already exists in processing_system7_v5_5
WARNING: upgrade cannot add parameter PCW_EN_PTP_ENET0 with default value 1 : a parameter called PCW_EN_PTP_ENET0 already exists in processing_system7_v5_5
WARNING: upgrade cannot add parameter PCW_GP0_NUM_WRITE_THREADS with default value 4 : a parameter called PCW_GP0_NUM_WRITE_THREADS already exists in processing_system7_v5_5
WARNING: upgrade cannot add parameter PCW_GP0_NUM_READ_THREADS with default value 4 : a parameter called PCW_GP0_NUM_READ_THREADS already exists in processing_system7_v5_5
WARNING: upgrade cannot add parameter PCW_GP1_NUM_WRITE_THREADS with default value 4 : a parameter called PCW_GP1_NUM_WRITE_THREADS already exists in processing_system7_v5_5
WARNING: upgrade cannot add parameter PCW_GP1_NUM_READ_THREADS with default value 4 : a parameter called PCW_GP1_NUM_READ_THREADS already exists in processing_system7_v5_5
WARNING: upgrade cannot add parameter PCW_GP0_EN_MODIFIABLE_TXN with default value 0 : a parameter called PCW_GP0_EN_MODIFIABLE_TXN already exists in processing_system7_v5_5
WARNING: upgrade cannot add parameter PCW_GP1_EN_MODIFIABLE_TXN with default value 0 : a parameter called PCW_GP1_EN_MODIFIABLE_TXN already exists in processing_system7_v5_5






Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2021.2 (lin64) Build 3367213 Tue Oct 19 02:47:39 MDT 2021
| Date         : Fri Apr  1 10:25:20 2022
| Host         : xsjcdickins40x running 64-bit CentOS Linux release 7.4.1708 (Core)
| Command      : upgrade_ip
| Device       : xc7z020clg484-1
------------------------------------------------------------------------------------

Upgrade Log for IP 'design_2_axi_smc_0'

1. Summary
----------

SUCCESS in the upgrade of design_2_axi_smc_0 (xilinx.com:ip:smartconnect:1.0) from (Rev. 9) to (Rev. 17)

After upgrade, an IP may have parameter and port differences compared to the original customization. Please review the parameters within the IP customization GUI to ensure proper functionality. Also, please review the updated IP instantiation template to ensure proper connectivity, and update your design if required.

2. Connection and Interface Information
---------------------------------------

Connection and Interface information can not be compared for deferred elaboration IPs.
design_2_axi_smc_0 may have connection or interface changes.







Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.2 (lin64) Build 2258646 Thu Jun 14 20:02:38 MDT 2018
| Date         : Fri Apr  1 10:01:13 2022
| Host         : xsjcdickins40x running 64-bit CentOS Linux release 7.4.1708 (Core)
| Command      : upgrade_ip
| Device       : xc7z020clg484-1
------------------------------------------------------------------------------------

Upgrade Log for IP 'design_2_RxFIFO_0'

1. Summary
----------

SUCCESS in the upgrade of design_2_RxFIFO_0 (xilinx.com:user:axis_stream_fifo:1.0) from (Rev. 47) to (Rev. 48)






Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.2 (lin64) Build 2258646 Thu Jun 14 20:02:38 MDT 2018
| Date         : Fri Apr  1 09:58:20 2022
| Host         : xsjcdickins40x running 64-bit CentOS Linux release 7.4.1708 (Core)
| Command      : upgrade_ip
| Device       : xc7z020clg484-1
------------------------------------------------------------------------------------

Upgrade Log for IP 'design_2_RxFIFO_0'

1. Summary
----------

SUCCESS in the upgrade of design_2_RxFIFO_0 (xilinx.com:user:axis_stream_fifo:1.0) from (Rev. 46) to (Rev. 47)






Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.2 (lin64) Build 2258646 Thu Jun 14 20:02:38 MDT 2018
| Date         : Fri Apr  1 09:29:46 2022
| Host         : xsjcdickins40x running 64-bit CentOS Linux release 7.4.1708 (Core)
| Command      : upgrade_ip
| Device       : xc7z020clg484-1
------------------------------------------------------------------------------------

Upgrade Log for IP 'design_2_axis_stream_txfifo_0_2'

1. Summary
----------

SUCCESS in the upgrade of design_2_axis_stream_txfifo_0_2 (user.org:user:axis_stream_txfifo:2.0) from (Rev. 6) to (Rev. 7)






Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.2 (lin64) Build 2258646 Thu Jun 14 20:02:38 MDT 2018
| Date         : Fri Apr  1 09:29:45 2022
| Host         : xsjcdickins40x running 64-bit CentOS Linux release 7.4.1708 (Core)
| Command      : upgrade_ip
| Device       : xc7z020clg484-1
------------------------------------------------------------------------------------

Upgrade Log for IP 'design_2_RxFIFO_0'

1. Summary
----------

SUCCESS in the upgrade of design_2_RxFIFO_0 (xilinx.com:user:axis_stream_fifo:1.0) from (Rev. 45) to (Rev. 46)






Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.2 (lin64) Build 2258646 Thu Jun 14 20:02:38 MDT 2018
| Date         : Fri Apr  1 09:23:52 2022
| Host         : xsjcdickins40x running 64-bit CentOS Linux release 7.4.1708 (Core)
| Command      : upgrade_ip
| Device       : xc7z020clg484-1
------------------------------------------------------------------------------------

Upgrade Log for IP 'design_2_axis_stream_txfifo_0_2'

1. Summary
----------

SUCCESS in the conversion of design_2_axis_stream_txfifo_0_2 (user.org:user:axis_stream_txfifo:2.0 (Rev. 6)) to Vivado generation flows.






Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.2 (lin64) Build 2258646 Thu Jun 14 20:02:38 MDT 2018
| Date         : Thu Mar 31 23:50:06 2022
| Host         : xsjcdickins40x running 64-bit CentOS Linux release 7.4.1708 (Core)
| Command      : upgrade_ip
| Device       : xc7z020clg484-1
------------------------------------------------------------------------------------

Upgrade Log for IP 'design_2_axis_stream_txfifo_0_2'

1. Summary
----------

SUCCESS in the upgrade of design_2_axis_stream_txfifo_0_2 (user.org:user:axis_stream_txfifo:2.0) from (Rev. 5) to (Rev. 6)






Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.2 (lin64) Build 2258646 Thu Jun 14 20:02:38 MDT 2018
| Date         : Thu Mar 31 23:46:28 2022
| Host         : xsjcdickins40x running 64-bit CentOS Linux release 7.4.1708 (Core)
| Command      : upgrade_ip
| Device       : xc7z020clg484-1
------------------------------------------------------------------------------------

Upgrade Log for IP 'design_2_axis_stream_txfifo_0_2'

1. Summary
----------

SUCCESS in the conversion of design_2_axis_stream_txfifo_0_2 (user.org:user:axis_stream_txfifo:2.0 (Rev. 5)) to Vivado generation flows.






Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.2 (lin64) Build 2258646 Thu Jun 14 20:02:38 MDT 2018
| Date         : Thu Mar 31 23:42:21 2022
| Host         : xsjcdickins40x running 64-bit CentOS Linux release 7.4.1708 (Core)
| Command      : upgrade_ip
| Device       : xc7z020clg484-1
------------------------------------------------------------------------------------

Upgrade Log for IP 'design_2_RxFIFO_0'

1. Summary
----------

CAUTION (success, with warnings) in the upgrade of design_2_RxFIFO_0 (xilinx.com:user:axis_stream_fifo:1.0) from (Rev. 44) to (Rev. 45)

After upgrade, an IP may have parameter and port differences compared to the original customization. Please review the parameters within the IP customization GUI to ensure proper functionality. Also, please review the updated IP instantiation template to ensure proper connectivity, and update your design if required.

2. Interface Information
------------------------

Detected external interface differences while upgrading 'design_2_RxFIFO_0'.


-Upgrade has added interface 'tx_rstn' (xilinx.com:signal:reset:1.0)


3. Connection Warnings
----------------------

Detected external port differences while upgrading 'design_2_RxFIFO_0'. These changes may impact your design.


-Upgrade has added port 'tx_rstn'







Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.2 (lin64) Build 2258646 Thu Jun 14 20:02:38 MDT 2018
| Date         : Thu Mar 31 23:33:17 2022
| Host         : xsjcdickins40x running 64-bit CentOS Linux release 7.4.1708 (Core)
| Command      : upgrade_ip
| Device       : xc7z020clg484-1
------------------------------------------------------------------------------------

Upgrade Log for IP 'design_2_axis_stream_txfifo_0_2'

1. Summary
----------

CAUTION (success, with warnings) in the upgrade of design_2_axis_stream_txfifo_0_2 (user.org:user:axis_stream_txfifo:2.0) from (Rev. 4) to (Rev. 5)

After upgrade, an IP may have parameter and port differences compared to the original customization. Please review the parameters within the IP customization GUI to ensure proper functionality. Also, please review the updated IP instantiation template to ensure proper connectivity, and update your design if required.

2. Interface Information
------------------------

Detected external interface differences while upgrading 'design_2_axis_stream_txfifo_0_2'.


-Upgrade has added interface 'tx_rstn' (xilinx.com:signal:reset:1.0)


3. Connection Warnings
----------------------

Detected external port differences while upgrading 'design_2_axis_stream_txfifo_0_2'. These changes may impact your design.


-Upgraded port 'm00_axis_tdata' width 16 differs from original width 32

-Upgraded port 'm00_axis_tstrb' width 2 differs from original width 4

-Upgraded port 'm01_axis_tdata' width 16 differs from original width 32

-Upgraded port 'm01_axis_tstrb' width 2 differs from original width 4

-Upgraded port 'm02_axis_tdata' width 16 differs from original width 32

-Upgraded port 'm02_axis_tstrb' width 2 differs from original width 4

-Upgrade has added port 'tx_rstn'


4. Customization warnings
-------------------------

An attempt to modify the value of disabled parameter 'C_M02_AXIS_TDATA_WIDTH' from '16' to '32' has been ignored for IP 'design_2_axis_stream_txfifo_0_2'

An attempt to modify the value of disabled parameter 'C_M01_AXIS_TDATA_WIDTH' from '16' to '32' has been ignored for IP 'design_2_axis_stream_txfifo_0_2'

An attempt to modify the value of disabled parameter 'C_M00_AXIS_TDATA_WIDTH' from '16' to '32' has been ignored for IP 'design_2_axis_stream_txfifo_0_2'


5. Debug Commands
-----------------

  The following debug information can be passed to Vivado as Tcl commands,
in order to validate or debug the output of the upgrade flow.
  You may consult any warnings from within this upgrade, and alter or remove
the configuration parameter(s) which caused the warning; then execute the Tcl
commands, and use the IP Customization GUI to verify the IP configuration.

create_ip -vlnv user.org:user:axis_stream_txfifo:2.0 -user_name design_2_axis_stream_txfifo_0_2
set_property -dict "\
  CONFIG.ADDR_WIDTH {11} \
  CONFIG.C_AXIS_TDATA_WIDTH {32} \
  CONFIG.C_M00_AXIS_START_COUNT {32} \
  CONFIG.C_M00_AXIS_TDATA_WIDTH {32} \
  CONFIG.C_M01_AXIS_START_COUNT {32} \
  CONFIG.C_M01_AXIS_TDATA_WIDTH {32} \
  CONFIG.C_M02_AXIS_START_COUNT {32} \
  CONFIG.C_M02_AXIS_TDATA_WIDTH {32} \
  CONFIG.C_S00_AXIS_TDATA_WIDTH {32} \
  CONFIG.C_S00_AXI_ADDR_WIDTH {4} \
  CONFIG.C_S00_AXI_BASEADDR {0xFFFFFFFF} \
  CONFIG.C_S00_AXI_DATA_WIDTH {32} \
  CONFIG.C_S00_AXI_HIGHADDR {0x00000000} \
  CONFIG.Component_Name {design_2_axis_stream_txfifo_0_2} \
  CONFIG.M00_AXIS.CLK_DOMAIN {} \
  CONFIG.M00_AXIS.FREQ_HZ {100000000} \
  CONFIG.M00_AXIS.HAS_TKEEP {0} \
  CONFIG.M00_AXIS.HAS_TLAST {1} \
  CONFIG.M00_AXIS.HAS_TREADY {1} \
  CONFIG.M00_AXIS.HAS_TSTRB {1} \
  CONFIG.M00_AXIS.LAYERED_METADATA {undef} \
  CONFIG.M00_AXIS.PHASE {0.000} \
  CONFIG.M00_AXIS.TDATA_NUM_BYTES {4} \
  CONFIG.M00_AXIS.TDEST_WIDTH {0} \
  CONFIG.M00_AXIS.TID_WIDTH {0} \
  CONFIG.M00_AXIS.TUSER_WIDTH {0} \
  CONFIG.M00_AXIS.WIZ_DATA_WIDTH {32} \
  CONFIG.M01_AXIS.CLK_DOMAIN {} \
  CONFIG.M01_AXIS.FREQ_HZ {100000000} \
  CONFIG.M01_AXIS.HAS_TKEEP {0} \
  CONFIG.M01_AXIS.HAS_TLAST {1} \
  CONFIG.M01_AXIS.HAS_TREADY {1} \
  CONFIG.M01_AXIS.HAS_TSTRB {1} \
  CONFIG.M01_AXIS.LAYERED_METADATA {undef} \
  CONFIG.M01_AXIS.PHASE {0.000} \
  CONFIG.M01_AXIS.TDATA_NUM_BYTES {4} \
  CONFIG.M01_AXIS.TDEST_WIDTH {0} \
  CONFIG.M01_AXIS.TID_WIDTH {0} \
  CONFIG.M01_AXIS.TUSER_WIDTH {0} \
  CONFIG.M01_AXIS.WIZ_DATA_WIDTH {32} \
  CONFIG.M02_AXIS.CLK_DOMAIN {} \
  CONFIG.M02_AXIS.FREQ_HZ {100000000} \
  CONFIG.M02_AXIS.HAS_TKEEP {0} \
  CONFIG.M02_AXIS.HAS_TLAST {1} \
  CONFIG.M02_AXIS.HAS_TREADY {1} \
  CONFIG.M02_AXIS.HAS_TSTRB {1} \
  CONFIG.M02_AXIS.LAYERED_METADATA {undef} \
  CONFIG.M02_AXIS.PHASE {0.000} \
  CONFIG.M02_AXIS.TDATA_NUM_BYTES {4} \
  CONFIG.M02_AXIS.TDEST_WIDTH {0} \
  CONFIG.M02_AXIS.TID_WIDTH {0} \
  CONFIG.M02_AXIS.TUSER_WIDTH {0} \
  CONFIG.M02_AXIS.WIZ_DATA_WIDTH {32} \
  CONFIG.S00_AXI.ADDR_WIDTH {4} \
  CONFIG.S00_AXI.ARUSER_WIDTH {0} \
  CONFIG.S00_AXI.AWUSER_WIDTH {0} \
  CONFIG.S00_AXI.BUSER_WIDTH {0} \
  CONFIG.S00_AXI.CLK_DOMAIN {} \
  CONFIG.S00_AXI.DATA_WIDTH {32} \
  CONFIG.S00_AXI.FREQ_HZ {100000000} \
  CONFIG.S00_AXI.HAS_BRESP {1} \
  CONFIG.S00_AXI.HAS_BURST {0} \
  CONFIG.S00_AXI.HAS_CACHE {0} \
  CONFIG.S00_AXI.HAS_LOCK {0} \
  CONFIG.S00_AXI.HAS_PROT {1} \
  CONFIG.S00_AXI.HAS_QOS {0} \
  CONFIG.S00_AXI.HAS_REGION {0} \
  CONFIG.S00_AXI.HAS_RRESP {1} \
  CONFIG.S00_AXI.HAS_WSTRB {1} \
  CONFIG.S00_AXI.ID_WIDTH {0} \
  CONFIG.S00_AXI.MAX_BURST_LENGTH {1} \
  CONFIG.S00_AXI.NUM_READ_OUTSTANDING {1} \
  CONFIG.S00_AXI.NUM_READ_THREADS {1} \
  CONFIG.S00_AXI.NUM_WRITE_OUTSTANDING {1} \
  CONFIG.S00_AXI.NUM_WRITE_THREADS {1} \
  CONFIG.S00_AXI.PHASE {0.000} \
  CONFIG.S00_AXI.PROTOCOL {AXI4LITE} \
  CONFIG.S00_AXI.READ_WRITE_MODE {READ_WRITE} \
  CONFIG.S00_AXI.RUSER_BITS_PER_BYTE {0} \
  CONFIG.S00_AXI.RUSER_WIDTH {0} \
  CONFIG.S00_AXI.SUPPORTS_NARROW_BURST {0} \
  CONFIG.S00_AXI.WIZ_DATA_WIDTH {32} \
  CONFIG.S00_AXI.WIZ_NUM_REG {4} \
  CONFIG.S00_AXI.WUSER_BITS_PER_BYTE {0} \
  CONFIG.S00_AXI.WUSER_WIDTH {0} \
  CONFIG.S00_AXIS.CLK_DOMAIN {} \
  CONFIG.S00_AXIS.FREQ_HZ {100000000} \
  CONFIG.S00_AXIS.HAS_TKEEP {0} \
  CONFIG.S00_AXIS.HAS_TLAST {1} \
  CONFIG.S00_AXIS.HAS_TREADY {1} \
  CONFIG.S00_AXIS.HAS_TSTRB {1} \
  CONFIG.S00_AXIS.LAYERED_METADATA {undef} \
  CONFIG.S00_AXIS.PHASE {0.000} \
  CONFIG.S00_AXIS.TDATA_NUM_BYTES {4} \
  CONFIG.S00_AXIS.TDEST_WIDTH {0} \
  CONFIG.S00_AXIS.TID_WIDTH {0} \
  CONFIG.S00_AXIS.TUSER_WIDTH {0} \
  CONFIG.S00_AXIS.WIZ_DATA_WIDTH {32} \
  CONFIG.clk.ASSOCIATED_BUSIF {S00_AXIS:S00_AXI} \
  CONFIG.clk.ASSOCIATED_RESET {rstn} \
  CONFIG.clk.CLK_DOMAIN {} \
  CONFIG.clk.FREQ_HZ {100000000} \
  CONFIG.clk.PHASE {0.000} \
  CONFIG.rstn.POLARITY {ACTIVE_LOW} \
  CONFIG.txclk.ASSOCIATED_BUSIF {S00_AXIS:M00_AXIS:M01_AXIS:M02_AXIS} \
  CONFIG.txclk.ASSOCIATED_RESET {rstn} \
  CONFIG.txclk.CLK_DOMAIN {} \
  CONFIG.txclk.FREQ_HZ {100000000} \
  CONFIG.txclk.PHASE {0.000} " [get_ips design_2_axis_stream_txfifo_0_2]







Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.2 (lin64) Build 2258646 Thu Jun 14 20:02:38 MDT 2018
| Date         : Thu Mar 31 23:31:14 2022
| Host         : xsjcdickins40x running 64-bit CentOS Linux release 7.4.1708 (Core)
| Command      : upgrade_ip
| Device       : xc7z020clg484-1
------------------------------------------------------------------------------------

Upgrade Log for IP 'design_2_axis_stream_txfifo_0_2'

1. Summary
----------

SUCCESS in the conversion of design_2_axis_stream_txfifo_0_2 (user.org:user:axis_stream_txfifo:2.0 (Rev. 4)) to Vivado generation flows.






Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.2 (lin64) Build 2258646 Thu Jun 14 20:02:38 MDT 2018
| Date         : Thu Mar 31 23:24:24 2022
| Host         : xsjcdickins40x running 64-bit CentOS Linux release 7.4.1708 (Core)
| Command      : upgrade_ip
| Device       : xc7z020clg484-1
------------------------------------------------------------------------------------

Upgrade Log for IP 'design_2_BiDirChannels_0_0'

1. Summary
----------

SUCCESS in the upgrade of design_2_BiDirChannels_0_0 (xilinx.com:user:BiDirChannels:1.0) from (Rev. 114) to (Rev. 115)






Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.2 (lin64) Build 2258646 Thu Jun 14 20:02:38 MDT 2018
| Date         : Thu Mar 31 23:10:25 2022
| Host         : xsjcdickins40x running 64-bit CentOS Linux release 7.4.1708 (Core)
| Command      : upgrade_ip
| Device       : xc7z020clg484-1
------------------------------------------------------------------------------------

Upgrade Log for IP 'design_2_BiDirChannels_0_0'

1. Summary
----------

SUCCESS in the upgrade of design_2_BiDirChannels_0_0 (xilinx.com:user:BiDirChannels:1.0) from (Rev. 113) to (Rev. 114)






Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.2 (lin64) Build 2258646 Thu Jun 14 20:02:38 MDT 2018
| Date         : Thu Mar 31 22:48:31 2022
| Host         : xsjcdickins40x running 64-bit CentOS Linux release 7.4.1708 (Core)
| Command      : upgrade_ip
| Device       : xc7z020clg484-1
------------------------------------------------------------------------------------

Upgrade Log for IP 'design_2_BiDirChannels_0_0'

1. Summary
----------

CAUTION (success, with warnings) in the upgrade of design_2_BiDirChannels_0_0 (xilinx.com:user:BiDirChannels:1.0) from (Rev. 112) to (Rev. 113)

After upgrade, an IP may have parameter and port differences compared to the original customization. Please review the parameters within the IP customization GUI to ensure proper functionality. Also, please review the updated IP instantiation template to ensure proper connectivity, and update your design if required.

2. Interface Information
------------------------

Detected external interface differences while upgrading 'design_2_BiDirChannels_0_0'.


-Upgrade has added interface 'tx_rstn' (xilinx.com:signal:reset:1.0)


3. Connection Warnings
----------------------

Detected external port differences while upgrading 'design_2_BiDirChannels_0_0'. These changes may impact your design.


-Upgraded port 'm00_axis_tdata' width 16 differs from original width 32

-Upgraded port 'm00_axis_tstrb' width 2 differs from original width 4

-Upgraded port 's00_axis_tdata' width 16 differs from original width 32

-Upgraded port 's00_axis_tstrb' width 2 differs from original width 4

-Upgraded port 's01_axis_tdata' width 16 differs from original width 32

-Upgraded port 's01_axis_tstrb' width 2 differs from original width 4

-Upgraded port 's02_axis_tdata' width 16 differs from original width 32

-Upgraded port 's02_axis_tstrb' width 2 differs from original width 4

-Upgrade has added port 'tx_rstn'


4. Customization warnings
-------------------------

An attempt to modify the value of disabled parameter 'C_S00_AXIS_TDATA_WIDTH' from '16' to '32' has been ignored for IP 'design_2_BiDirChannels_0_0'

An attempt to modify the value of disabled parameter 'C_M00_AXIS_TDATA_WIDTH' from '16' to '32' has been ignored for IP 'design_2_BiDirChannels_0_0'


5. Debug Commands
-----------------

  The following debug information can be passed to Vivado as Tcl commands,
in order to validate or debug the output of the upgrade flow.
  You may consult any warnings from within this upgrade, and alter or remove
the configuration parameter(s) which caused the warning; then execute the Tcl
commands, and use the IP Customization GUI to verify the IP configuration.

create_ip -vlnv xilinx.com:user:BiDirChannels:1.0 -user_name design_2_BiDirChannels_0_0
set_property -dict "\
  CONFIG.C_M00_AXIS_TDATA_WIDTH {32} \
  CONFIG.C_S00_AXIS_TDATA_WIDTH {32} \
  CONFIG.C_S00_AXI_ADDR_WIDTH {4} \
  CONFIG.C_S00_AXI_BASEADDR {0xFFFFFFFF} \
  CONFIG.C_S00_AXI_DATA_WIDTH {32} \
  CONFIG.C_S00_AXI_HIGHADDR {0x00000000} \
  CONFIG.Component_Name {design_2_BiDirChannels_0_0} \
  CONFIG.M00_AXIS.CLK_DOMAIN {design_2_processing_system7_0_0_FCLK_CLK0} \
  CONFIG.M00_AXIS.FREQ_HZ {100000000} \
  CONFIG.M00_AXIS.HAS_TKEEP {0} \
  CONFIG.M00_AXIS.HAS_TLAST {1} \
  CONFIG.M00_AXIS.HAS_TREADY {1} \
  CONFIG.M00_AXIS.HAS_TSTRB {1} \
  CONFIG.M00_AXIS.LAYERED_METADATA {undef} \
  CONFIG.M00_AXIS.PHASE {0.000} \
  CONFIG.M00_AXIS.TDATA_NUM_BYTES {4} \
  CONFIG.M00_AXIS.TDEST_WIDTH {0} \
  CONFIG.M00_AXIS.TID_WIDTH {0} \
  CONFIG.M00_AXIS.TUSER_WIDTH {0} \
  CONFIG.M00_AXIS.WIZ_DATA_WIDTH {32} \
  CONFIG.MCK_N.ASSOCIATED_BUSIF {} \
  CONFIG.MCK_N.ASSOCIATED_RESET {rst_n} \
  CONFIG.MCK_N.CLK_DOMAIN {design_2_BiDirChannels_0_0_MCK_N} \
  CONFIG.MCK_N.FREQ_HZ {50000000} \
  CONFIG.MCK_N.PHASE {0.000} \
  CONFIG.MCK_P.ASSOCIATED_BUSIF {} \
  CONFIG.MCK_P.ASSOCIATED_RESET {} \
  CONFIG.MCK_P.CLK_DOMAIN {design_2_BiDirChannels_0_0_MCK_P} \
  CONFIG.MCK_P.FREQ_HZ {50000000} \
  CONFIG.MCK_P.PHASE {0.000} \
  CONFIG.S00_AXI.ADDR_WIDTH {4} \
  CONFIG.S00_AXI.ARUSER_WIDTH {0} \
  CONFIG.S00_AXI.AWUSER_WIDTH {0} \
  CONFIG.S00_AXI.BUSER_WIDTH {0} \
  CONFIG.S00_AXI.CLK_DOMAIN {design_2_processing_system7_0_0_FCLK_CLK0} \
  CONFIG.S00_AXI.DATA_WIDTH {32} \
  CONFIG.S00_AXI.FREQ_HZ {100000000} \
  CONFIG.S00_AXI.HAS_BRESP {1} \
  CONFIG.S00_AXI.HAS_BURST {0} \
  CONFIG.S00_AXI.HAS_CACHE {0} \
  CONFIG.S00_AXI.HAS_LOCK {0} \
  CONFIG.S00_AXI.HAS_PROT {1} \
  CONFIG.S00_AXI.HAS_QOS {0} \
  CONFIG.S00_AXI.HAS_REGION {0} \
  CONFIG.S00_AXI.HAS_RRESP {1} \
  CONFIG.S00_AXI.HAS_WSTRB {1} \
  CONFIG.S00_AXI.ID_WIDTH {0} \
  CONFIG.S00_AXI.MAX_BURST_LENGTH {1} \
  CONFIG.S00_AXI.NUM_READ_OUTSTANDING {2} \
  CONFIG.S00_AXI.NUM_READ_THREADS {1} \
  CONFIG.S00_AXI.NUM_WRITE_OUTSTANDING {2} \
  CONFIG.S00_AXI.NUM_WRITE_THREADS {1} \
  CONFIG.S00_AXI.PHASE {0.000} \
  CONFIG.S00_AXI.PROTOCOL {AXI4LITE} \
  CONFIG.S00_AXI.READ_WRITE_MODE {READ_WRITE} \
  CONFIG.S00_AXI.RUSER_BITS_PER_BYTE {0} \
  CONFIG.S00_AXI.RUSER_WIDTH {0} \
  CONFIG.S00_AXI.SUPPORTS_NARROW_BURST {0} \
  CONFIG.S00_AXI.WIZ_DATA_WIDTH {32} \
  CONFIG.S00_AXI.WIZ_NUM_REG {4} \
  CONFIG.S00_AXI.WUSER_BITS_PER_BYTE {0} \
  CONFIG.S00_AXI.WUSER_WIDTH {0} \
  CONFIG.S00_AXIS.CLK_DOMAIN {design_2_processing_system7_0_0_FCLK_CLK0} \
  CONFIG.S00_AXIS.FREQ_HZ {100000000} \
  CONFIG.S00_AXIS.HAS_TKEEP {0} \
  CONFIG.S00_AXIS.HAS_TLAST {1} \
  CONFIG.S00_AXIS.HAS_TREADY {1} \
  CONFIG.S00_AXIS.HAS_TSTRB {1} \
  CONFIG.S00_AXIS.LAYERED_METADATA {undef} \
  CONFIG.S00_AXIS.PHASE {0.000} \
  CONFIG.S00_AXIS.TDATA_NUM_BYTES {4} \
  CONFIG.S00_AXIS.TDEST_WIDTH {0} \
  CONFIG.S00_AXIS.TID_WIDTH {0} \
  CONFIG.S00_AXIS.TUSER_WIDTH {0} \
  CONFIG.S00_AXIS.WIZ_DATA_WIDTH {32} \
  CONFIG.SYNCK.ASSOCIATED_BUSIF {} \
  CONFIG.SYNCK.ASSOCIATED_RESET {rst_n} \
  CONFIG.SYNCK.CLK_DOMAIN {design_2_BiDirChannels_0_0_SYNCK} \
  CONFIG.SYNCK.FREQ_HZ {50000000} \
  CONFIG.SYNCK.PHASE {0.000} \
  CONFIG.clk.ASSOCIATED_BUSIF {S00_AXI:S00_AXIS:M00_AXIS:s01_axis:s02_axis} \
  CONFIG.clk.ASSOCIATED_RESET {} \
  CONFIG.clk.CLK_DOMAIN {design_2_processing_system7_0_0_FCLK_CLK0} \
  CONFIG.clk.FREQ_HZ {100000000} \
  CONFIG.clk.PHASE {0.000} \
  CONFIG.rst_n.POLARITY {ACTIVE_LOW} \
  CONFIG.s01_axis.CLK_DOMAIN {design_2_processing_system7_0_0_FCLK_CLK0} \
  CONFIG.s01_axis.FREQ_HZ {100000000} \
  CONFIG.s01_axis.HAS_TKEEP {0} \
  CONFIG.s01_axis.HAS_TLAST {1} \
  CONFIG.s01_axis.HAS_TREADY {1} \
  CONFIG.s01_axis.HAS_TSTRB {1} \
  CONFIG.s01_axis.LAYERED_METADATA {undef} \
  CONFIG.s01_axis.PHASE {0.000} \
  CONFIG.s01_axis.TDATA_NUM_BYTES {4} \
  CONFIG.s01_axis.TDEST_WIDTH {0} \
  CONFIG.s01_axis.TID_WIDTH {0} \
  CONFIG.s01_axis.TUSER_WIDTH {0} \
  CONFIG.s02_axis.CLK_DOMAIN {design_2_processing_system7_0_0_FCLK_CLK0} \
  CONFIG.s02_axis.FREQ_HZ {100000000} \
  CONFIG.s02_axis.HAS_TKEEP {0} \
  CONFIG.s02_axis.HAS_TLAST {1} \
  CONFIG.s02_axis.HAS_TREADY {1} \
  CONFIG.s02_axis.HAS_TSTRB {1} \
  CONFIG.s02_axis.LAYERED_METADATA {undef} \
  CONFIG.s02_axis.PHASE {0.000} \
  CONFIG.s02_axis.TDATA_NUM_BYTES {4} \
  CONFIG.s02_axis.TDEST_WIDTH {0} \
  CONFIG.s02_axis.TID_WIDTH {0} \
  CONFIG.s02_axis.TUSER_WIDTH {0} \
  CONFIG.txclk.ASSOCIATED_BUSIF {} \
  CONFIG.txclk.ASSOCIATED_RESET {rst_n} \
  CONFIG.txclk.CLK_DOMAIN {design_2_BiDirChannels_0_0_txclk} \
  CONFIG.txclk.FREQ_HZ {100000000} \
  CONFIG.txclk.PHASE {0.000} " [get_ips design_2_BiDirChannels_0_0]







Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.2 (lin64) Build 2258646 Thu Jun 14 20:02:38 MDT 2018
| Date         : Thu Mar 31 22:27:42 2022
| Host         : xsjcdickins40x running 64-bit CentOS Linux release 7.4.1708 (Core)
| Command      : upgrade_ip
| Device       : xc7z020clg484-1
------------------------------------------------------------------------------------

Upgrade Log for IP 'design_2_BiDirChannels_0_0'

1. Summary
----------

SUCCESS in the upgrade of design_2_BiDirChannels_0_0 (xilinx.com:user:BiDirChannels:1.0) from (Rev. 111) to (Rev. 112)






Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.2 (lin64) Build 2258646 Thu Jun 14 20:02:38 MDT 2018
| Date         : Thu Mar 31 22:17:26 2022
| Host         : xsjcdickins40x running 64-bit CentOS Linux release 7.4.1708 (Core)
| Command      : upgrade_ip
| Device       : xc7z020clg484-1
------------------------------------------------------------------------------------

Upgrade Log for IP 'design_2_BiDirChannels_0_0'

1. Summary
----------

SUCCESS in the upgrade of design_2_BiDirChannels_0_0 (xilinx.com:user:BiDirChannels:1.0) from (Rev. 110) to (Rev. 111)






Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.2 (lin64) Build 2258646 Thu Jun 14 20:02:38 MDT 2018
| Date         : Thu Mar 31 22:08:51 2022
| Host         : xsjcdickins40x running 64-bit CentOS Linux release 7.4.1708 (Core)
| Command      : upgrade_ip
| Device       : xc7z020clg484-1
------------------------------------------------------------------------------------

Upgrade Log for IP 'design_2_BiDirChannels_0_0'

1. Summary
----------

CAUTION (success, with warnings) in the upgrade of design_2_BiDirChannels_0_0 (xilinx.com:user:BiDirChannels:1.0) from (Rev. 109) to (Rev. 110)

After upgrade, an IP may have parameter and port differences compared to the original customization. Please review the parameters within the IP customization GUI to ensure proper functionality. Also, please review the updated IP instantiation template to ensure proper connectivity, and update your design if required.

2. Interface Information
------------------------

Detected external interface differences while upgrading 'design_2_BiDirChannels_0_0'.


-Upgrade has removed interface 'HS_Clock'

-Upgrade has removed interface 'M00_AXIS_CLK'

-Upgrade has removed interface 'M00_AXIS_RST'

-Upgrade has removed interface 'S00_AXIS_CLK'

-Upgrade has removed interface 'S00_AXIS_RST'

-Upgrade has removed interface 'S00_AXI_CLK'

-Upgrade has removed interface 'S00_AXI_RST'

-Upgrade has removed interface 's01_axis_aclk'

-Upgrade has removed interface 's01_axis_aresetn'

-Upgrade has removed interface 's02_axis_aclk'

-Upgrade has removed interface 's02_axis_aresetn'

-Upgrade has added interface 'MCK_N' (xilinx.com:signal:clock:1.0)

-Upgrade has added interface 'MCK_P' (xilinx.com:signal:clock:1.0)

-Upgrade has added interface 'SYNCK' (xilinx.com:signal:clock:1.0)

-Upgrade has added interface 'clk' (xilinx.com:signal:clock:1.0)

-Upgrade has added interface 'rst_n' (xilinx.com:signal:reset:1.0)

-Upgrade has added interface 'txclk' (xilinx.com:signal:clock:1.0)


3. Connection Warnings
----------------------

Detected external port differences while upgrading 'design_2_BiDirChannels_0_0'. These changes may impact your design.


-Upgrade has removed port 'HSI_A0'

-Upgrade has removed port 'HSI_A1'

-Upgrade has removed port 'HSI_DAM'

-Upgrade has removed port 'HSI_DAP'

-Upgrade has removed port 'HSI_DBM'

-Upgrade has removed port 'HSI_DBP'

-Upgrade has removed port 'HSI_DC'

-Upgrade has removed port 'HS_Clock'

-Upgrade has removed port 'm00_axis_aclk'

-Upgrade has removed port 'm00_axis_aresetn'

-Upgrade has removed port 's00_axi_aclk'

-Upgrade has removed port 's00_axi_aresetn'

-Upgrade has removed port 's00_axis_aclk'

-Upgrade has removed port 's00_axis_aresetn'

-Upgrade has removed port 's01_axis_aclk'

-Upgrade has removed port 's01_axis_aresetn'

-Upgrade has removed port 's02_axis_aclk'

-Upgrade has removed port 's02_axis_aresetn'

-Upgrade has added port 'DRX'

-Upgrade has added port 'DSYNC'

-Upgrade has added port 'DTX'

-Upgrade has added port 'clk'

-Upgrade has added port 'rst_n'

-Upgrade has added port 'txclk'


4. Customization warnings
-------------------------

Parameter 'C_M00_AXIS_START_COUNT' is no longer present on the upgraded IP 'design_2_BiDirChannels_0_0', and cannot be set to '32'


5. Debug Commands
-----------------

  The following debug information can be passed to Vivado as Tcl commands,
in order to validate or debug the output of the upgrade flow.
  You may consult any warnings from within this upgrade, and alter or remove
the configuration parameter(s) which caused the warning; then execute the Tcl
commands, and use the IP Customization GUI to verify the IP configuration.

create_ip -vlnv xilinx.com:user:BiDirChannels:1.0 -user_name design_2_BiDirChannels_0_0
set_property -dict "\
  CONFIG.C_M00_AXIS_TDATA_WIDTH {32} \
  CONFIG.C_S00_AXIS_TDATA_WIDTH {32} \
  CONFIG.C_S00_AXI_ADDR_WIDTH {4} \
  CONFIG.C_S00_AXI_BASEADDR {0xFFFFFFFF} \
  CONFIG.C_S00_AXI_DATA_WIDTH {32} \
  CONFIG.C_S00_AXI_HIGHADDR {0x00000000} \
  CONFIG.Component_Name {design_2_BiDirChannels_0_0} \
  CONFIG.M00_AXIS.CLK_DOMAIN {design_2_processing_system7_0_0_FCLK_CLK0} \
  CONFIG.M00_AXIS.FREQ_HZ {100000000} \
  CONFIG.M00_AXIS.HAS_TKEEP {0} \
  CONFIG.M00_AXIS.HAS_TLAST {1} \
  CONFIG.M00_AXIS.HAS_TREADY {1} \
  CONFIG.M00_AXIS.HAS_TSTRB {1} \
  CONFIG.M00_AXIS.LAYERED_METADATA {undef} \
  CONFIG.M00_AXIS.PHASE {0.000} \
  CONFIG.M00_AXIS.TDATA_NUM_BYTES {4} \
  CONFIG.M00_AXIS.TDEST_WIDTH {0} \
  CONFIG.M00_AXIS.TID_WIDTH {0} \
  CONFIG.M00_AXIS.TUSER_WIDTH {0} \
  CONFIG.M00_AXIS.WIZ_DATA_WIDTH {32} \
  CONFIG.S00_AXI.ADDR_WIDTH {4} \
  CONFIG.S00_AXI.ARUSER_WIDTH {0} \
  CONFIG.S00_AXI.AWUSER_WIDTH {0} \
  CONFIG.S00_AXI.BUSER_WIDTH {0} \
  CONFIG.S00_AXI.CLK_DOMAIN {design_2_processing_system7_0_0_FCLK_CLK0} \
  CONFIG.S00_AXI.DATA_WIDTH {32} \
  CONFIG.S00_AXI.FREQ_HZ {100000000} \
  CONFIG.S00_AXI.HAS_BRESP {1} \
  CONFIG.S00_AXI.HAS_BURST {0} \
  CONFIG.S00_AXI.HAS_CACHE {0} \
  CONFIG.S00_AXI.HAS_LOCK {0} \
  CONFIG.S00_AXI.HAS_PROT {1} \
  CONFIG.S00_AXI.HAS_QOS {0} \
  CONFIG.S00_AXI.HAS_REGION {0} \
  CONFIG.S00_AXI.HAS_RRESP {1} \
  CONFIG.S00_AXI.HAS_WSTRB {1} \
  CONFIG.S00_AXI.ID_WIDTH {0} \
  CONFIG.S00_AXI.MAX_BURST_LENGTH {1} \
  CONFIG.S00_AXI.NUM_READ_OUTSTANDING {2} \
  CONFIG.S00_AXI.NUM_READ_THREADS {1} \
  CONFIG.S00_AXI.NUM_WRITE_OUTSTANDING {2} \
  CONFIG.S00_AXI.NUM_WRITE_THREADS {1} \
  CONFIG.S00_AXI.PHASE {0.000} \
  CONFIG.S00_AXI.PROTOCOL {AXI4LITE} \
  CONFIG.S00_AXI.READ_WRITE_MODE {READ_WRITE} \
  CONFIG.S00_AXI.RUSER_BITS_PER_BYTE {0} \
  CONFIG.S00_AXI.RUSER_WIDTH {0} \
  CONFIG.S00_AXI.SUPPORTS_NARROW_BURST {0} \
  CONFIG.S00_AXI.WIZ_DATA_WIDTH {32} \
  CONFIG.S00_AXI.WIZ_NUM_REG {4} \
  CONFIG.S00_AXI.WUSER_BITS_PER_BYTE {0} \
  CONFIG.S00_AXI.WUSER_WIDTH {0} \
  CONFIG.S00_AXIS.CLK_DOMAIN {design_2_processing_system7_0_0_FCLK_CLK0} \
  CONFIG.S00_AXIS.FREQ_HZ {100000000} \
  CONFIG.S00_AXIS.HAS_TKEEP {0} \
  CONFIG.S00_AXIS.HAS_TLAST {1} \
  CONFIG.S00_AXIS.HAS_TREADY {1} \
  CONFIG.S00_AXIS.HAS_TSTRB {1} \
  CONFIG.S00_AXIS.LAYERED_METADATA {undef} \
  CONFIG.S00_AXIS.PHASE {0.000} \
  CONFIG.S00_AXIS.TDATA_NUM_BYTES {4} \
  CONFIG.S00_AXIS.TDEST_WIDTH {0} \
  CONFIG.S00_AXIS.TID_WIDTH {0} \
  CONFIG.S00_AXIS.TUSER_WIDTH {0} \
  CONFIG.S00_AXIS.WIZ_DATA_WIDTH {32} \
  CONFIG.s01_axis.CLK_DOMAIN {design_2_processing_system7_0_0_FCLK_CLK0} \
  CONFIG.s01_axis.FREQ_HZ {100000000} \
  CONFIG.s01_axis.HAS_TKEEP {0} \
  CONFIG.s01_axis.HAS_TLAST {1} \
  CONFIG.s01_axis.HAS_TREADY {1} \
  CONFIG.s01_axis.HAS_TSTRB {1} \
  CONFIG.s01_axis.LAYERED_METADATA {undef} \
  CONFIG.s01_axis.PHASE {0.000} \
  CONFIG.s01_axis.TDATA_NUM_BYTES {4} \
  CONFIG.s01_axis.TDEST_WIDTH {0} \
  CONFIG.s01_axis.TID_WIDTH {0} \
  CONFIG.s01_axis.TUSER_WIDTH {0} \
  CONFIG.s02_axis.CLK_DOMAIN {design_2_processing_system7_0_0_FCLK_CLK0} \
  CONFIG.s02_axis.FREQ_HZ {100000000} \
  CONFIG.s02_axis.HAS_TKEEP {0} \
  CONFIG.s02_axis.HAS_TLAST {1} \
  CONFIG.s02_axis.HAS_TREADY {1} \
  CONFIG.s02_axis.HAS_TSTRB {1} \
  CONFIG.s02_axis.LAYERED_METADATA {undef} \
  CONFIG.s02_axis.PHASE {0.000} \
  CONFIG.s02_axis.TDATA_NUM_BYTES {4} \
  CONFIG.s02_axis.TDEST_WIDTH {0} \
  CONFIG.s02_axis.TID_WIDTH {0} \
  CONFIG.s02_axis.TUSER_WIDTH {0} " [get_ips design_2_BiDirChannels_0_0]







Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.2 (lin64) Build 2258646 Thu Jun 14 20:02:38 MDT 2018
| Date         : Thu Mar 31 21:32:56 2022
| Host         : xsjcdickins40x running 64-bit CentOS Linux release 7.4.1708 (Core)
| Command      : upgrade_ip
| Device       : xc7z020clg484-1
------------------------------------------------------------------------------------

Upgrade Log for IP 'design_2_axis_stream_txfifo_0_2'

1. Summary
----------

CAUTION (success, with warnings) in the upgrade of design_2_axis_stream_txfifo_0_2 (user.org:user:axis_stream_txfifo:2.0) from (Rev. 1) to (Rev. 4)

After upgrade, an IP may have parameter and port differences compared to the original customization. Please review the parameters within the IP customization GUI to ensure proper functionality. Also, please review the updated IP instantiation template to ensure proper connectivity, and update your design if required.

2. Interface Information
------------------------

Detected external interface differences while upgrading 'design_2_axis_stream_txfifo_0_2'.


-Upgrade has removed interface 'M00_AXIS_CLK'

-Upgrade has removed interface 'M00_AXIS_RST'

-Upgrade has removed interface 'M01_AXIS_CLK'

-Upgrade has removed interface 'M01_AXIS_RST'

-Upgrade has removed interface 'M02_AXIS_CLK'

-Upgrade has removed interface 'M02_AXIS_RST'

-Upgrade has removed interface 'S00_AXIS_CLK'

-Upgrade has removed interface 'S00_AXIS_RST'

-Upgrade has removed interface 'S00_AXI_CLK'

-Upgrade has removed interface 'S00_AXI_RST'

-Upgrade has added interface 'txclk' (xilinx.com:signal:clock:1.0)


3. Connection Warnings
----------------------

Detected external port differences while upgrading 'design_2_axis_stream_txfifo_0_2'. These changes may impact your design.


-Upgrade has removed port 'm00_axis_aclk'

-Upgrade has removed port 'm00_axis_aresetn'

-Upgrade has removed port 'm01_axis_aclk'

-Upgrade has removed port 'm01_axis_aresetn'

-Upgrade has removed port 'm02_axis_aclk'

-Upgrade has removed port 'm02_axis_aresetn'

-Upgrade has removed port 's00_axi_aclk'

-Upgrade has removed port 's00_axi_aresetn'

-Upgrade has removed port 's00_axis_aclk'

-Upgrade has removed port 's00_axis_aresetn'

-Upgrade has added port 'txclk'







Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.2 (lin64) Build 2258646 Thu Jun 14 20:02:38 MDT 2018
| Date         : Thu Mar 31 21:31:21 2022
| Host         : xsjcdickins40x running 64-bit CentOS Linux release 7.4.1708 (Core)
| Command      : upgrade_ip
| Device       : xc7z020clg484-1
------------------------------------------------------------------------------------

Upgrade Log for IP 'design_2_axis_stream_txfifo_0_2'

1. Summary
----------

SUCCESS in the conversion of design_2_axis_stream_txfifo_0_2 (user.org:user:axis_stream_txfifo:2.0 (Rev. 1)) to Vivado generation flows.






Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.2 (lin64) Build 2258646 Thu Jun 14 20:02:38 MDT 2018
| Date         : Thu Mar 31 21:24:47 2022
| Host         : xsjcdickins40x running 64-bit CentOS Linux release 7.4.1708 (Core)
| Command      : upgrade_ip
| Device       : xc7z020clg484-1
------------------------------------------------------------------------------------

Upgrade Log for IP 'design_2_axis_stream_txfifo_0_2'

1. Summary
----------

SUCCESS in the conversion of design_2_axis_stream_txfifo_0_2 (user.org:user:axis_stream_txfifo:2.0 (Rev. 1)) to Vivado generation flows.






Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.2 (lin64) Build 2258646 Thu Jun 14 20:02:38 MDT 2018
| Date         : Thu Mar 31 21:15:30 2022
| Host         : xsjcdickins40x running 64-bit CentOS Linux release 7.4.1708 (Core)
| Command      : upgrade_ip
| Device       : xc7z020clg484-1
------------------------------------------------------------------------------------

Upgrade Log for IP 'design_2_axis_stream_txfifo_0_2'

1. Summary
----------

SUCCESS in the conversion of design_2_axis_stream_txfifo_0_2 (user.org:user:axis_stream_txfifo:2.0 (Rev. 1)) to Vivado generation flows.






Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.2 (lin64) Build 2258646 Thu Jun 14 20:02:38 MDT 2018
| Date         : Thu Mar 31 20:59:00 2022
| Host         : xsjcdickins40x running 64-bit CentOS Linux release 7.4.1708 (Core)
| Command      : upgrade_ip
| Device       : xc7z020clg484-1
------------------------------------------------------------------------------------

Upgrade Log for IP 'design_2_RxFIFO_0'

1. Summary
----------

SUCCESS in the upgrade of design_2_RxFIFO_0 (xilinx.com:user:axis_stream_fifo:1.0) from (Rev. 43) to (Rev. 44)






Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.2 (lin64) Build 2258646 Thu Jun 14 20:02:38 MDT 2018
| Date         : Thu Mar 31 20:52:51 2022
| Host         : xsjcdickins40x running 64-bit CentOS Linux release 7.4.1708 (Core)
| Command      : upgrade_ip
| Device       : xc7z020clg484-1
------------------------------------------------------------------------------------

Upgrade Log for IP 'design_2_RxFIFO_0'

1. Summary
----------

SUCCESS in the upgrade of design_2_RxFIFO_0 (xilinx.com:user:axis_stream_fifo:1.0) from (Rev. 42) to (Rev. 43)






Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.2 (lin64) Build 2258646 Thu Jun 14 20:02:38 MDT 2018
| Date         : Thu Mar 31 20:46:58 2022
| Host         : xsjcdickins40x running 64-bit CentOS Linux release 7.4.1708 (Core)
| Command      : upgrade_ip
| Device       : xc7z020clg484-1
------------------------------------------------------------------------------------

Upgrade Log for IP 'design_2_RxFIFO_0'

1. Summary
----------

SUCCESS in the upgrade of design_2_RxFIFO_0 (xilinx.com:user:axis_stream_fifo:1.0) from (Rev. 41) to (Rev. 42)






Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.2 (lin64) Build 2258646 Thu Jun 14 20:02:38 MDT 2018
| Date         : Thu Mar 31 20:38:22 2022
| Host         : xsjcdickins40x running 64-bit CentOS Linux release 7.4.1708 (Core)
| Command      : upgrade_ip
| Device       : xc7z020clg484-1
------------------------------------------------------------------------------------

Upgrade Log for IP 'design_2_RxFIFO_0'

1. Summary
----------

SUCCESS in the upgrade of design_2_RxFIFO_0 (xilinx.com:user:axis_stream_fifo:1.0) from (Rev. 40) to (Rev. 41)






Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.2 (lin64) Build 2258646 Thu Jun 14 20:02:38 MDT 2018
| Date         : Thu Mar 31 20:32:50 2022
| Host         : xsjcdickins40x running 64-bit CentOS Linux release 7.4.1708 (Core)
| Command      : upgrade_ip
| Device       : xc7z020clg484-1
------------------------------------------------------------------------------------

Upgrade Log for IP 'design_2_RxFIFO_0'

1. Summary
----------

SUCCESS in the upgrade of design_2_RxFIFO_0 (xilinx.com:user:axis_stream_fifo:1.0) from (Rev. 39) to (Rev. 40)






Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.2 (lin64) Build 2258646 Thu Jun 14 20:02:38 MDT 2018
| Date         : Thu Mar 31 20:27:14 2022
| Host         : xsjcdickins40x running 64-bit CentOS Linux release 7.4.1708 (Core)
| Command      : upgrade_ip
| Device       : xc7z020clg484-1
------------------------------------------------------------------------------------

Upgrade Log for IP 'design_2_RxFIFO_0'

1. Summary
----------

SUCCESS in the upgrade of design_2_RxFIFO_0 (xilinx.com:user:axis_stream_fifo:1.0) from (Rev. 38) to (Rev. 39)






Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.2 (lin64) Build 2258646 Thu Jun 14 20:02:38 MDT 2018
| Date         : Thu Mar 31 20:23:06 2022
| Host         : xsjcdickins40x running 64-bit CentOS Linux release 7.4.1708 (Core)
| Command      : upgrade_ip
| Device       : xc7z020clg484-1
------------------------------------------------------------------------------------

Upgrade Log for IP 'design_2_RxFIFO_0'

1. Summary
----------

CAUTION (success, with warnings) in the upgrade of design_2_RxFIFO_0 (xilinx.com:user:axis_stream_fifo:1.0) from (Rev. 37) to (Rev. 38)

After upgrade, an IP may have parameter and port differences compared to the original customization. Please review the parameters within the IP customization GUI to ensure proper functionality. Also, please review the updated IP instantiation template to ensure proper connectivity, and update your design if required.

2. Interface Information
------------------------

Detected external interface differences while upgrading 'design_2_RxFIFO_0'.


-Upgrade has removed interface 'M00_AXIS_CLK'

-Upgrade has removed interface 'M00_AXIS_RST'

-Upgrade has removed interface 'S00_AXIS_CLK'

-Upgrade has removed interface 'S00_AXIS_RST'

-Upgrade has removed interface 'S00_AXI_CLK'

-Upgrade has removed interface 'S00_AXI_RST'

-Upgrade has added interface 'clk' (xilinx.com:signal:clock:1.0)

-Upgrade has added interface 'rst_n' (xilinx.com:signal:reset:1.0)

-Upgrade has added interface 'txclk' (xilinx.com:signal:clock:1.0)


3. Connection Warnings
----------------------

Detected external port differences while upgrading 'design_2_RxFIFO_0'. These changes may impact your design.


-Upgraded port 's00_axis_tdata' width 16 differs from original width 32

-Upgraded port 's00_axis_tstrb' width 2 differs from original width 4

-Upgrade has removed port 'm00_axis_aclk'

-Upgrade has removed port 'm00_axis_aresetn'

-Upgrade has removed port 's00_axi_aclk'

-Upgrade has removed port 's00_axi_aresetn'

-Upgrade has removed port 's00_axis_aclk'

-Upgrade has removed port 's00_axis_aresetn'

-Upgrade has added port 'clk'

-Upgrade has added port 'rst_n'

-Upgrade has added port 'txclk'


4. Customization warnings
-------------------------

Parameter 'ADDR_WIDTH' is no longer present on the upgraded IP 'design_2_RxFIFO_0', and cannot be set to '12'

Parameter 'C_AXIS_TDATA_WIDTH' is no longer present on the upgraded IP 'design_2_RxFIFO_0', and cannot be set to '32'


5. Debug Commands
-----------------

  The following debug information can be passed to Vivado as Tcl commands,
in order to validate or debug the output of the upgrade flow.
  You may consult any warnings from within this upgrade, and alter or remove
the configuration parameter(s) which caused the warning; then execute the Tcl
commands, and use the IP Customization GUI to verify the IP configuration.

create_ip -vlnv xilinx.com:user:axis_stream_fifo:1.0 -user_name design_2_RxFIFO_0
set_property -dict "\
  CONFIG.C_S00_AXI_ADDR_WIDTH {4} \
  CONFIG.C_S00_AXI_BASEADDR {0xFFFFFFFF} \
  CONFIG.C_S00_AXI_DATA_WIDTH {32} \
  CONFIG.C_S00_AXI_HIGHADDR {0x00000000} \
  CONFIG.Component_Name {design_2_RxFIFO_0} \
  CONFIG.M00_AXIS.CLK_DOMAIN {design_2_processing_system7_0_0_FCLK_CLK0} \
  CONFIG.M00_AXIS.FREQ_HZ {1e+08} \
  CONFIG.M00_AXIS.HAS_TKEEP {0} \
  CONFIG.M00_AXIS.HAS_TLAST {1} \
  CONFIG.M00_AXIS.HAS_TREADY {1} \
  CONFIG.M00_AXIS.HAS_TSTRB {1} \
  CONFIG.M00_AXIS.LAYERED_METADATA {undef} \
  CONFIG.M00_AXIS.PHASE {0.000} \
  CONFIG.M00_AXIS.TDATA_NUM_BYTES {4} \
  CONFIG.M00_AXIS.TDEST_WIDTH {0} \
  CONFIG.M00_AXIS.TID_WIDTH {0} \
  CONFIG.M00_AXIS.TUSER_WIDTH {0} \
  CONFIG.M00_AXIS.WIZ_DATA_WIDTH {32} \
  CONFIG.S00_AXI.ADDR_WIDTH {4} \
  CONFIG.S00_AXI.ARUSER_WIDTH {0} \
  CONFIG.S00_AXI.AWUSER_WIDTH {0} \
  CONFIG.S00_AXI.BUSER_WIDTH {0} \
  CONFIG.S00_AXI.CLK_DOMAIN {design_2_processing_system7_0_0_FCLK_CLK0} \
  CONFIG.S00_AXI.DATA_WIDTH {32} \
  CONFIG.S00_AXI.FREQ_HZ {1e+08} \
  CONFIG.S00_AXI.HAS_BRESP {1} \
  CONFIG.S00_AXI.HAS_BURST {0} \
  CONFIG.S00_AXI.HAS_CACHE {0} \
  CONFIG.S00_AXI.HAS_LOCK {0} \
  CONFIG.S00_AXI.HAS_PROT {1} \
  CONFIG.S00_AXI.HAS_QOS {0} \
  CONFIG.S00_AXI.HAS_REGION {0} \
  CONFIG.S00_AXI.HAS_RRESP {1} \
  CONFIG.S00_AXI.HAS_WSTRB {1} \
  CONFIG.S00_AXI.ID_WIDTH {0} \
  CONFIG.S00_AXI.MAX_BURST_LENGTH {1} \
  CONFIG.S00_AXI.NUM_READ_OUTSTANDING {2} \
  CONFIG.S00_AXI.NUM_READ_THREADS {1} \
  CONFIG.S00_AXI.NUM_WRITE_OUTSTANDING {2} \
  CONFIG.S00_AXI.NUM_WRITE_THREADS {1} \
  CONFIG.S00_AXI.PHASE {0.000} \
  CONFIG.S00_AXI.PROTOCOL {AXI4LITE} \
  CONFIG.S00_AXI.READ_WRITE_MODE {READ_WRITE} \
  CONFIG.S00_AXI.RUSER_BITS_PER_BYTE {0} \
  CONFIG.S00_AXI.RUSER_WIDTH {0} \
  CONFIG.S00_AXI.SUPPORTS_NARROW_BURST {0} \
  CONFIG.S00_AXI.WIZ_DATA_WIDTH {32} \
  CONFIG.S00_AXI.WIZ_NUM_REG {4} \
  CONFIG.S00_AXI.WUSER_BITS_PER_BYTE {0} \
  CONFIG.S00_AXI.WUSER_WIDTH {0} \
  CONFIG.S00_AXIS.CLK_DOMAIN {design_2_processing_system7_0_0_FCLK_CLK0} \
  CONFIG.S00_AXIS.FREQ_HZ {1e+08} \
  CONFIG.S00_AXIS.HAS_TKEEP {0} \
  CONFIG.S00_AXIS.HAS_TLAST {1} \
  CONFIG.S00_AXIS.HAS_TREADY {1} \
  CONFIG.S00_AXIS.HAS_TSTRB {1} \
  CONFIG.S00_AXIS.LAYERED_METADATA {undef} \
  CONFIG.S00_AXIS.PHASE {0.000} \
  CONFIG.S00_AXIS.TDATA_NUM_BYTES {4} \
  CONFIG.S00_AXIS.TDEST_WIDTH {0} \
  CONFIG.S00_AXIS.TID_WIDTH {0} \
  CONFIG.S00_AXIS.TUSER_WIDTH {0} \
  CONFIG.S00_AXIS.WIZ_DATA_WIDTH {32} " [get_ips design_2_RxFIFO_0]







Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.2 (win64) Build 2258646 Thu Jun 14 20:03:12 MDT 2018
| Date         : Mon Mar 28 21:24:49 2022
| Host         : LAPTOP-FM91H59Q running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xc7z020clg484-1
------------------------------------------------------------------------------------

Upgrade Log for IP 'design_2_SPI_ip_0_0'

1. Summary
----------

SUCCESS in the conversion of design_2_SPI_ip_0_0 (xilinx.com:user:axi4_pl_SPI_ip:1.0 (Rev. 11)) to Vivado generation flows.






Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.2 (win64) Build 2258646 Thu Jun 14 20:03:12 MDT 2018
| Date         : Mon Mar 28 21:22:38 2022
| Host         : LAPTOP-FM91H59Q running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xc7z020clg484-1
------------------------------------------------------------------------------------

Upgrade Log for IP 'design_2_SPI_ip_0_0'

1. Summary
----------

SUCCESS in the conversion of design_2_SPI_ip_0_0 (xilinx.com:user:axi4_pl_SPI_ip:1.0 (Rev. 11)) to Vivado generation flows.






Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.2 (win64) Build 2258646 Thu Jun 14 20:03:12 MDT 2018
| Date         : Mon Mar 28 20:46:47 2022
| Host         : LAPTOP-FM91H59Q running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xc7z020clg484-1
------------------------------------------------------------------------------------

Upgrade Log for IP 'design_2_BiDirChannels_0_0'

1. Summary
----------

CAUTION (success, with warnings) in the conversion of design_2_BiDirChannels_0_0 (xilinx.com:user:BiDirChannels:1.0 (Rev. 109)) to Vivado generation flows.

After upgrade, an IP may have parameter and port differences compared to the original customization. Please review the parameters within the IP customization GUI to ensure proper functionality. Also, please review the updated IP instantiation template to ensure proper connectivity, and update your design if required.

2. Connection Warnings
----------------------

Detected external port differences while upgrading 'design_2_BiDirChannels_0_0'. These changes may impact your design.


-Upgrade has removed port 'HSI_A80'

-Upgrade has added port 'HSI_A0'







Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.2 (win64) Build 2258646 Thu Jun 14 20:03:12 MDT 2018
| Date         : Mon Mar 28 20:45:49 2022
| Host         : LAPTOP-FM91H59Q running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xc7z020clg484-1
------------------------------------------------------------------------------------

Upgrade Log for IP 'design_2_BiDirChannels_0_0'

1. Summary
----------

SUCCESS in the conversion of design_2_BiDirChannels_0_0 (xilinx.com:user:BiDirChannels:1.0 (Rev. 109)) to Vivado generation flows.






Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.2 (win64) Build 2258646 Thu Jun 14 20:03:12 MDT 2018
| Date         : Mon Mar 28 20:29:11 2022
| Host         : LAPTOP-FM91H59Q running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xc7z020clg484-1
------------------------------------------------------------------------------------

Upgrade Log for IP 'design_2_SPI_ip_0_0'

1. Summary
----------

CAUTION (success, with warnings) in the conversion of design_2_SPI_ip_0_0 (xilinx.com:user:axi4_pl_SPI_ip:1.0 (Rev. 11)) to Vivado generation flows.

After upgrade, an IP may have parameter and port differences compared to the original customization. Please review the parameters within the IP customization GUI to ensure proper functionality. Also, please review the updated IP instantiation template to ensure proper connectivity, and update your design if required.

2. Interface Information
------------------------

Detected external interface differences while upgrading 'design_2_SPI_ip_0_0'.


-Upgrade has added interface 'clk' (xilinx.com:signal:clock:1.0)

-Upgrade has added interface 'rstn' (xilinx.com:signal:reset:1.0)


3. Connection Warnings
----------------------

Detected external port differences while upgrading 'design_2_SPI_ip_0_0'. These changes may impact your design.


-Upgrade has removed port 'FSM_DONE'

-Upgrade has removed port 'FSM_START'

-Upgrade has removed port 'SPI_MISO'

-Upgrade has removed port 'SPI_MOSI'

-Upgrade has added port 'SPI_D'

-Upgrade has added port 'clk'

-Upgrade has added port 'rstn'







Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.2 (win64) Build 2258646 Thu Jun 14 20:03:12 MDT 2018
| Date         : Mon Mar 28 20:27:42 2022
| Host         : LAPTOP-FM91H59Q running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xc7z020clg484-1
------------------------------------------------------------------------------------

Upgrade Log for IP 'design_2_SPI_ip_0_0'

1. Summary
----------

SUCCESS in the conversion of design_2_SPI_ip_0_0 (xilinx.com:user:axi4_pl_SPI_ip:1.0 (Rev. 11)) to Vivado generation flows.






Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.2 (win64) Build 2258646 Thu Jun 14 20:03:12 MDT 2018
| Date         : Mon Mar 28 20:22:01 2022
| Host         : LAPTOP-FM91H59Q running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xc7z020clg484-1
------------------------------------------------------------------------------------

Upgrade Log for IP 'design_2_SPI_ip_0_0'

1. Summary
----------

SUCCESS in the conversion of design_2_SPI_ip_0_0 (xilinx.com:user:axi4_pl_SPI_ip:1.0 (Rev. 11)) to Vivado generation flows.






Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.2 (win64) Build 2258646 Thu Jun 14 20:03:12 MDT 2018
| Date         : Mon Mar 28 20:02:57 2022
| Host         : LAPTOP-FM91H59Q running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xc7z020clg484-1
------------------------------------------------------------------------------------

Upgrade Log for IP 'design_2_SPI_ip_0_0'

1. Summary
----------

SUCCESS in the conversion of design_2_SPI_ip_0_0 (xilinx.com:user:axi4_pl_SPI_ip:1.0 (Rev. 11)) to Vivado generation flows.






Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.2 (win64) Build 2258646 Thu Jun 14 20:03:12 MDT 2018
| Date         : Thu Mar 10 19:33:53 2022
| Host         : LAPTOP-FM91H59Q running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xc7z020clg484-1
------------------------------------------------------------------------------------

Upgrade Log for IP 'design_2_BiDirChannels_0_0'

1. Summary
----------

CAUTION (success, with warnings) in the upgrade of design_2_BiDirChannels_0_0 (xilinx.com:user:BiDirChannels:1.0) from (Rev. 108) to (Rev. 109)

After upgrade, an IP may have parameter and port differences compared to the original customization. Please review the parameters within the IP customization GUI to ensure proper functionality. Also, please review the updated IP instantiation template to ensure proper connectivity, and update your design if required.

2. Interface Information
------------------------

Detected external interface differences while upgrading 'design_2_BiDirChannels_0_0'.


-Upgrade has added interface 'HS_Clock' (xilinx.com:signal:clock:1.0)


3. Connection Warnings
----------------------

Detected external port differences while upgrading 'design_2_BiDirChannels_0_0'. These changes may impact your design.


-Upgrade has removed port 'HSI_A0'

-Upgrade has added port 'HSI_A80'







Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.2 (win64) Build 2258646 Thu Jun 14 20:03:12 MDT 2018
| Date         : Sat Jan 18 01:30:55 2020
| Host         : LAPTOP-FM91H59Q running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xc7z020clg484-1
------------------------------------------------------------------------------------

Upgrade Log for IP 'design_2_axis_stream_txfifo_0_2'

1. Summary
----------

SUCCESS in the conversion of design_2_axis_stream_txfifo_0_2 (user.org:user:axis_stream_txfifo:2.0 (Rev. 1)) to Vivado generation flows.






Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.2 (win64) Build 2258646 Thu Jun 14 20:03:12 MDT 2018
| Date         : Wed Oct  9 19:40:53 2019
| Host         : LAPTOP-FM91H59Q running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xc7z020clg484-1
------------------------------------------------------------------------------------

Upgrade Log for IP 'design_2_RxFIFO_0'

1. Summary
----------

SUCCESS in the upgrade of design_2_RxFIFO_0 (xilinx.com:user:axis_stream_fifo:1.0) from (Rev. 36) to (Rev. 37)






Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.2 (win64) Build 2258646 Thu Jun 14 20:03:12 MDT 2018
| Date         : Wed Oct  9 19:37:32 2019
| Host         : LAPTOP-FM91H59Q running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xc7z020clg484-1
------------------------------------------------------------------------------------

Upgrade Log for IP 'design_2_RxFIFO_0'

1. Summary
----------

SUCCESS in the upgrade of design_2_RxFIFO_0 (xilinx.com:user:axis_stream_fifo:1.0) from (Rev. 36) to (Rev. 37)






Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.2 (win64) Build 2258646 Thu Jun 14 20:03:12 MDT 2018
| Date         : Wed Oct  9 19:36:38 2019
| Host         : LAPTOP-FM91H59Q running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xc7z020clg484-1
------------------------------------------------------------------------------------

Upgrade Log for IP 'design_2_RxFIFO_0'

1. Summary
----------

SUCCESS in the upgrade of design_2_RxFIFO_0 (xilinx.com:user:axis_stream_fifo:1.0) from (Rev. 36) to (Rev. 37)






Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.2 (win64) Build 2258646 Thu Jun 14 20:03:12 MDT 2018
| Date         : Wed Oct  9 19:36:18 2019
| Host         : LAPTOP-FM91H59Q running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xc7z020clg484-1
------------------------------------------------------------------------------------

Upgrade Log for IP 'design_2_RxFIFO_0'

1. Summary
----------

SUCCESS in the upgrade of design_2_RxFIFO_0 (xilinx.com:user:axis_stream_fifo:1.0) from (Rev. 36) to (Rev. 37)






Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.2 (win64) Build 2258646 Thu Jun 14 20:03:12 MDT 2018
| Date         : Wed Oct  9 19:35:51 2019
| Host         : LAPTOP-FM91H59Q running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xc7z020clg484-1
------------------------------------------------------------------------------------

Upgrade Log for IP 'design_2_RxFIFO_0'

1. Summary
----------

SUCCESS in the upgrade of design_2_RxFIFO_0 (xilinx.com:user:axis_stream_fifo:1.0) from (Rev. 36) to (Rev. 37)






Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.2 (win64) Build 2258646 Thu Jun 14 20:03:12 MDT 2018
| Date         : Wed Oct  9 19:35:25 2019
| Host         : LAPTOP-FM91H59Q running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xc7z020clg484-1
------------------------------------------------------------------------------------

Upgrade Log for IP 'design_2_RxFIFO_0'

1. Summary
----------

SUCCESS in the upgrade of design_2_RxFIFO_0 (xilinx.com:user:axis_stream_fifo:1.0) from (Rev. 36) to (Rev. 37)






Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.2 (win64) Build 2258646 Thu Jun 14 20:03:12 MDT 2018
| Date         : Wed Oct  9 19:34:53 2019
| Host         : LAPTOP-FM91H59Q running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xc7z020clg484-1
------------------------------------------------------------------------------------

Upgrade Log for IP 'design_2_RxFIFO_0'

1. Summary
----------

SUCCESS in the upgrade of design_2_RxFIFO_0 (xilinx.com:user:axis_stream_fifo:1.0) from (Rev. 36) to (Rev. 37)

