{
	"finish__design__instance__count__class:antenna_cell": 251,
	"finish__design__instance__area__class:antenna_cell": 1416.84,
	"finish__design__instance__count__class:tie_cell": 12,
	"finish__design__instance__area__class:tie_cell": 135.475,
	"finish__design__instance__count__class:buffer": 162,
	"finish__design__instance__area__class:buffer": 10646.1,
	"finish__design__instance__count__class:clock_buffer": 27,
	"finish__design__instance__area__class:clock_buffer": 4318.27,
	"finish__design__instance__count__class:timing_repair_buffer": 421,
	"finish__design__instance__area__class:timing_repair_buffer": 24995.2,
	"finish__design__instance__count__class:inverter": 84,
	"finish__design__instance__area__class:inverter": 2026.48,
	"finish__design__instance__count__class:clock_inverter": 5,
	"finish__design__instance__area__class:clock_inverter": 225.792,
	"finish__design__instance__count__class:sequential_cell": 165,
	"finish__design__instance__area__class:sequential_cell": 14289.8,
	"finish__design__instance__count__class:multi_input_combinational_cell": 1260,
	"finish__design__instance__area__class:multi_input_combinational_cell": 62778.6,
	"finish__design__instance__count": 2387,
	"finish__design__instance__area": 120833,
	"finish__timing__setup__tns": 0,
	"finish__timing__setup__ws": 4.18103,
	"finish__clock__skew__setup": 0.0248585,
	"finish__clock__skew__hold": 0.0248585,
	"finish__timing__drv__max_slew_limit": 0.364787,
	"finish__timing__drv__max_slew": 0,
	"finish__timing__drv__max_cap_limit": 0.336903,
	"finish__timing__drv__max_cap": 0,
	"finish__timing__drv__max_fanout_limit": 0,
	"finish__timing__drv__max_fanout": 0,
	"finish__timing__drv__setup_violation_count": 0,
	"finish__timing__drv__hold_violation_count": 65,
	"finish__power__internal__total": 0.0838911,
	"finish__power__switching__total": 0.0590691,
	"finish__power__leakage__total": 7.2638e-06,
	"finish__power__total": 0.142967,
	"finish__design__io": 342,
	"finish__design__die__area": 1.2826e+07,
	"finish__design__core__area": 1.27889e+07,
	"finish__design__instance__count": 16247,
	"finish__design__instance__area": 199070,
	"finish__design__instance__count__stdcell": 16247,
	"finish__design__instance__area__stdcell": 199070,
	"finish__design__instance__count__macros": 0,
	"finish__design__instance__area__macros": 0,
	"finish__design__instance__count__padcells": 0,
	"finish__design__instance__area__padcells": 0,
	"finish__design__instance__count__cover": 0,
	"finish__design__instance__area__cover": 0,
	"finish__design__instance__utilization": 0.0155658,
	"finish__design__instance__utilization__stdcell": 0.0155658,
	"finish__design__rows": 709,
	"finish__design__rows:GF018hv5v_green_sc9": 709,
	"finish__design__sites": 4531219,
	"finish__design__sites:GF018hv5v_green_sc9": 4531219,
	"finish__flow__warnings__count": 9,
	"finish__flow__errors__count": 0
}