
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.106175                       # Number of seconds simulated
sim_ticks                                106174652241                       # Number of ticks simulated
final_tick                               633950028786                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 157784                       # Simulator instruction rate (inst/s)
host_op_rate                                   199733                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                                1915314                       # Simulator tick rate (ticks/s)
host_mem_usage                               67375648                       # Number of bytes of host memory used
host_seconds                                 55434.60                       # Real time elapsed on the host
sim_insts                                  8746696757                       # Number of instructions simulated
sim_ops                                   11072117803                       # Number of ops (including micro ops) simulated
system.physmem.bytes_read::switch_cpus0.inst         4992                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus0.data      1076992                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.inst         5120                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.data      3518080                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus2.inst         4992                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus2.data      1747456                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus3.inst         4736                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus3.data      1734528                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus4.inst         4736                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus4.data      1740416                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus5.inst         4352                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus5.data      1829376                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus6.inst         4736                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus6.data       805376                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus7.inst         5376                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus7.data      2940800                       # Number of bytes read from this memory
system.physmem.bytes_read::total             15432064                       # Number of bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus0.inst         4992                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus1.inst         5120                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus2.inst         4992                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus3.inst         4736                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus4.inst         4736                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus5.inst         4352                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus6.inst         4736                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus7.inst         5376                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::total           39040                       # Number of instructions bytes read from this memory
system.physmem.bytes_written::writebacks      5665792                       # Number of bytes written to this memory
system.physmem.bytes_written::total           5665792                       # Number of bytes written to this memory
system.physmem.num_reads::switch_cpus0.inst           39                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus0.data         8414                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.inst           40                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.data        27485                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus2.inst           39                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus2.data        13652                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus3.inst           37                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus3.data        13551                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus4.inst           37                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus4.data        13597                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus5.inst           34                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus5.data        14292                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus6.inst           37                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus6.data         6292                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus7.inst           42                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus7.data        22975                       # Number of read requests responded to by this memory
system.physmem.num_reads::total                120563                       # Number of read requests responded to by this memory
system.physmem.num_writes::writebacks           44264                       # Number of write requests responded to by this memory
system.physmem.num_writes::functional               0                       # Number of write requests responded to by this memory
system.physmem.num_writes::interrupt                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus4.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus4.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus4.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus4.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus5.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus5.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus5.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus5.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus6.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus6.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus6.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus6.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus7.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus7.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus7.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus7.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu4.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu4.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu4.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu4.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu5.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu5.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu5.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu5.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu6.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu6.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu6.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu6.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu7.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu7.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu7.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu7.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::total                44264                       # Number of write requests responded to by this memory
system.physmem.bw_read::switch_cpus0.inst        47017                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus0.data     10143589                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.inst        48222                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.data     33134839                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus2.inst        47017                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus2.data     16458316                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus3.inst        44606                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus3.data     16336555                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus4.inst        44606                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus4.data     16392010                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus5.inst        40989                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus5.data     17229875                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus6.inst        44606                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus6.data      7585389                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus7.inst        50634                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus7.data     27697760                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::total               145346028                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus0.inst        47017                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus1.inst        48222                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus2.inst        47017                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus3.inst        44606                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus4.inst        44606                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus5.inst        40989                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus6.inst        44606                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus7.inst        50634                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::total             367696                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_write::writebacks          53362944                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_write::total               53362944                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_total::writebacks          53362944                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.inst        47017                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.data     10143589                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.inst        48222                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.data     33134839                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus2.inst        47017                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus2.data     16458316                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus3.inst        44606                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus3.data     16336555                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus4.inst        44606                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus4.data     16392010                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus5.inst        40989                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus5.data     17229875                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus6.inst        44606                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus6.data      7585389                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus7.inst        50634                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus7.data     27697760                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::total              198708972                       # Total bandwidth to/from this memory (bytes/s)
system.switch_cpus0.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus0.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus0.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus0.dtb.write_misses                0                       # DTB write misses
system.switch_cpus0.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.dtb.hits                        0                       # DTB hits
system.switch_cpus0.dtb.misses                      0                       # DTB misses
system.switch_cpus0.dtb.accesses                    0                       # DTB accesses
system.switch_cpus0.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.itb.read_hits                   0                       # DTB read hits
system.switch_cpus0.itb.read_misses                 0                       # DTB read misses
system.switch_cpus0.itb.write_hits                  0                       # DTB write hits
system.switch_cpus0.itb.write_misses                0                       # DTB write misses
system.switch_cpus0.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.itb.hits                        0                       # DTB hits
system.switch_cpus0.itb.misses                      0                       # DTB misses
system.switch_cpus0.itb.accesses                    0                       # DTB accesses
system.cpu0.workload.num_syscalls                  53                       # Number of system calls
system.switch_cpus0.numCycles               254615474                       # number of cpu cycles simulated
system.switch_cpus0.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus0.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus0.BPredUnit.lookups        20643724                       # Number of BP lookups
system.switch_cpus0.BPredUnit.condPredicted     16890552                       # Number of conditional branches predicted
system.switch_cpus0.BPredUnit.condIncorrect      2025798                       # Number of conditional branches incorrect
system.switch_cpus0.BPredUnit.BTBLookups      8655781                       # Number of BTB lookups
system.switch_cpus0.BPredUnit.BTBHits         8136994                       # Number of BTB hits
system.switch_cpus0.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus0.BPredUnit.usedRAS         2136229                       # Number of times the RAS was used to get a target.
system.switch_cpus0.BPredUnit.RASInCorrect        92361                       # Number of incorrect RAS predictions.
system.switch_cpus0.fetch.icacheStallCycles    199171009                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus0.fetch.Insts             115387737                       # Number of instructions fetch has processed
system.switch_cpus0.fetch.Branches           20643724                       # Number of branches that fetch encountered
system.switch_cpus0.fetch.predictedBranches     10273223                       # Number of branches that fetch has predicted taken
system.switch_cpus0.fetch.Cycles             24100508                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus0.fetch.SquashCycles        5503922                       # Number of cycles fetch has spent squashing
system.switch_cpus0.fetch.BlockedCycles       5380176                       # Number of cycles fetch has spent blocked
system.switch_cpus0.fetch.CacheLines         12185429                       # Number of cache lines fetched
system.switch_cpus0.fetch.IcacheSquashes      2027005                       # Number of outstanding Icache misses that were squashed
system.switch_cpus0.fetch.rateDist::samples    232103579                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::mean     0.610627                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::stdev     1.951459                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::0       208003071     89.62%     89.62% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::1         1125485      0.48%     90.10% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::2         1786201      0.77%     90.87% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::3         2422129      1.04%     91.91% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::4         2489119      1.07%     92.99% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::5         2104061      0.91%     93.89% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::6         1172543      0.51%     94.40% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::7         1755460      0.76%     95.15% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::8        11245510      4.85%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::total    232103579                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.branchRate         0.081078                       # Number of branch fetches per cycle
system.switch_cpus0.fetch.rate               0.453184                       # Number of inst fetches per cycle
system.switch_cpus0.decode.IdleCycles       197127955                       # Number of cycles decode is idle
system.switch_cpus0.decode.BlockedCycles      7440610                       # Number of cycles decode is blocked
system.switch_cpus0.decode.RunCycles         24056275                       # Number of cycles decode is running
system.switch_cpus0.decode.UnblockCycles        27221                       # Number of cycles decode is unblocking
system.switch_cpus0.decode.SquashCycles       3451513                       # Number of cycles decode is squashing
system.switch_cpus0.decode.BranchResolved      3398154                       # Number of times decode resolved a branch
system.switch_cpus0.decode.BranchMispred          374                       # Number of times decode detected a branch misprediction
system.switch_cpus0.decode.DecodedInsts     141619153                       # Number of instructions handled by decode
system.switch_cpus0.decode.SquashedInsts         1960                       # Number of squashed instructions handled by decode
system.switch_cpus0.rename.SquashCycles       3451513                       # Number of cycles rename is squashing
system.switch_cpus0.rename.IdleCycles       197664856                       # Number of cycles rename is idle
system.switch_cpus0.rename.BlockCycles        1461531                       # Number of cycles rename is blocking
system.switch_cpus0.rename.serializeStallCycles      4731821                       # count of cycles rename stalled for serializing inst
system.switch_cpus0.rename.RunCycles         23553047                       # Number of cycles rename is running
system.switch_cpus0.rename.UnblockCycles      1240806                       # Number of cycles rename is unblocking
system.switch_cpus0.rename.RenamedInsts     141568702                       # Number of instructions processed by rename
system.switch_cpus0.rename.ROBFullEvents          184                       # Number of times rename has blocked due to ROB full
system.switch_cpus0.rename.IQFullEvents        182518                       # Number of times rename has blocked due to IQ full
system.switch_cpus0.rename.LSQFullEvents       533580                       # Number of times rename has blocked due to LSQ full
system.switch_cpus0.rename.RenamedOperands    197564192                       # Number of destination operands rename has renamed
system.switch_cpus0.rename.RenameLookups    658555654                       # Number of register rename lookups that rename has made
system.switch_cpus0.rename.int_rename_lookups    658555654                       # Number of integer rename lookups
system.switch_cpus0.rename.CommittedMaps    171545509                       # Number of HB maps that are committed
system.switch_cpus0.rename.UndoneMaps        26018660                       # Number of HB maps that are undone due to squashing
system.switch_cpus0.rename.serializingInsts        35504                       # count of serializing insts renamed
system.switch_cpus0.rename.tempSerializingInsts        18641                       # count of temporary serializing insts renamed
system.switch_cpus0.rename.skidInsts          3687949                       # count of insts added to the skid buffer
system.switch_cpus0.memDep0.insertedLoads     13266569                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus0.memDep0.insertedStores      7183833                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus0.memDep0.conflictingLoads        84782                       # Number of conflicting loads.
system.switch_cpus0.memDep0.conflictingStores      1759944                       # Number of conflicting stores.
system.switch_cpus0.iq.iqInstsAdded         141407038                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus0.iq.iqNonSpecInstsAdded        35624                       # Number of non-speculative instructions added to the IQ
system.switch_cpus0.iq.iqInstsIssued        134419236                       # Number of instructions issued
system.switch_cpus0.iq.iqSquashedInstsIssued        18424                       # Number of squashed instructions issued
system.switch_cpus0.iq.iqSquashedInstsExamined     15429330                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus0.iq.iqSquashedOperandsExamined     36772701                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus0.iq.iqSquashedNonSpecRemoved         1616                       # Number of squashed non-spec instructions that were removed
system.switch_cpus0.iq.issued_per_cycle::samples    232103579                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::mean     0.579135                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::stdev     1.269990                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::0    175153423     75.46%     75.46% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::1     23472371     10.11%     85.58% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::2     11878467      5.12%     90.69% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::3      8914427      3.84%     94.53% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::4      7004468      3.02%     97.55% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::5      2834111      1.22%     98.77% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::6      1790245      0.77%     99.55% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::7       931783      0.40%     99.95% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::8       124284      0.05%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::total    232103579                       # Number of insts issued each cycle
system.switch_cpus0.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntAlu          25199     11.28%     11.28% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntMult             0      0.00%     11.28% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntDiv              0      0.00%     11.28% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatAdd            0      0.00%     11.28% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCmp            0      0.00%     11.28% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCvt            0      0.00%     11.28% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatMult            0      0.00%     11.28% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatDiv            0      0.00%     11.28% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatSqrt            0      0.00%     11.28% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAdd             0      0.00%     11.28% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAddAcc            0      0.00%     11.28% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAlu             0      0.00%     11.28% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCmp             0      0.00%     11.28% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCvt             0      0.00%     11.28% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMisc            0      0.00%     11.28% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMult            0      0.00%     11.28% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMultAcc            0      0.00%     11.28% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShift            0      0.00%     11.28% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShiftAcc            0      0.00%     11.28% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdSqrt            0      0.00%     11.28% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAdd            0      0.00%     11.28% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAlu            0      0.00%     11.28% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCmp            0      0.00%     11.28% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCvt            0      0.00%     11.28% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatDiv            0      0.00%     11.28% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMisc            0      0.00%     11.28% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMult            0      0.00%     11.28% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMultAcc            0      0.00%     11.28% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatSqrt            0      0.00%     11.28% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemRead         81812     36.62%     47.91% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemWrite       116367     52.09%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntAlu    113057358     84.11%     84.11% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntMult      2001714      1.49%     85.60% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntDiv            0      0.00%     85.60% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatAdd            0      0.00%     85.60% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCmp            0      0.00%     85.60% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCvt            0      0.00%     85.60% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatMult            0      0.00%     85.60% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatDiv            0      0.00%     85.60% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatSqrt            0      0.00%     85.60% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAdd            0      0.00%     85.60% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAddAcc            0      0.00%     85.60% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAlu            0      0.00%     85.60% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCmp            0      0.00%     85.60% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCvt            0      0.00%     85.60% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMisc            0      0.00%     85.60% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMult            0      0.00%     85.60% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMultAcc            0      0.00%     85.60% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShift            0      0.00%     85.60% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShiftAcc            0      0.00%     85.60% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdSqrt            0      0.00%     85.60% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAdd            0      0.00%     85.60% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAlu            0      0.00%     85.60% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCmp            0      0.00%     85.60% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCvt            0      0.00%     85.60% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatDiv            0      0.00%     85.60% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMisc        16862      0.01%     85.61% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMult            0      0.00%     85.61% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.61% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatSqrt            0      0.00%     85.61% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemRead     12182639      9.06%     94.67% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemWrite      7160663      5.33%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::total     134419236                       # Type of FU issued
system.switch_cpus0.iq.rate                  0.527930                       # Inst issue rate
system.switch_cpus0.iq.fu_busy_cnt             223378                       # FU busy when requested
system.switch_cpus0.iq.fu_busy_rate          0.001662                       # FU busy rate (busy events/executed inst)
system.switch_cpus0.iq.int_inst_queue_reads    501183852                       # Number of integer instruction queue reads
system.switch_cpus0.iq.int_inst_queue_writes    156872525                       # Number of integer instruction queue writes
system.switch_cpus0.iq.int_inst_queue_wakeup_accesses    132392191                       # Number of integer instruction queue wakeup accesses
system.switch_cpus0.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus0.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus0.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus0.iq.int_alu_accesses     134642614                       # Number of integer alu accesses
system.switch_cpus0.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus0.iew.lsq.thread0.forwLoads       271623                       # Number of loads that had data forwarded from stores
system.switch_cpus0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.squashedLoads      2122288                       # Number of loads squashed
system.switch_cpus0.iew.lsq.thread0.ignoredResponses          121                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus0.iew.lsq.thread0.memOrderViolation          536                       # Number of memory ordering violations
system.switch_cpus0.iew.lsq.thread0.squashedStores        94230                       # Number of stores squashed
system.switch_cpus0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus0.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus0.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus0.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus0.iew.iewSquashCycles       3451513                       # Number of cycles IEW is squashing
system.switch_cpus0.iew.iewBlockCycles        1162498                       # Number of cycles IEW is blocking
system.switch_cpus0.iew.iewUnblockCycles       121526                       # Number of cycles IEW is unblocking
system.switch_cpus0.iew.iewDispatchedInsts    141442804                       # Number of instructions dispatched to IQ
system.switch_cpus0.iew.iewDispSquashedInsts        22399                       # Number of squashed instructions skipped by dispatch
system.switch_cpus0.iew.iewDispLoadInsts     13266569                       # Number of dispatched load instructions
system.switch_cpus0.iew.iewDispStoreInsts      7183833                       # Number of dispatched store instructions
system.switch_cpus0.iew.iewDispNonSpecInsts        18642                       # Number of dispatched non-speculative instructions
system.switch_cpus0.iew.iewIQFullEvents        102390                       # Number of times the IQ has become full, causing a stall
system.switch_cpus0.iew.iewLSQFullEvents            1                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus0.iew.memOrderViolationEvents          536                       # Number of memory order violations
system.switch_cpus0.iew.predictedTakenIncorrect      1182830                       # Number of branches that were predicted taken incorrectly
system.switch_cpus0.iew.predictedNotTakenIncorrect      1132560                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus0.iew.branchMispredicts      2315390                       # Number of branch mispredicts detected at execute
system.switch_cpus0.iew.iewExecutedInsts    132552191                       # Number of executed instructions
system.switch_cpus0.iew.iewExecLoadInsts     11462506                       # Number of load instructions executed
system.switch_cpus0.iew.iewExecSquashedInsts      1867044                       # Number of squashed instructions skipped in execute
system.switch_cpus0.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus0.iew.exec_nop                  142                       # number of nop insts executed
system.switch_cpus0.iew.exec_refs            18622886                       # number of memory reference insts executed
system.switch_cpus0.iew.exec_branches        18844182                       # Number of branches executed
system.switch_cpus0.iew.exec_stores           7160380                       # Number of stores executed
system.switch_cpus0.iew.exec_rate            0.520598                       # Inst execution rate
system.switch_cpus0.iew.wb_sent             132392406                       # cumulative count of insts sent to commit
system.switch_cpus0.iew.wb_count            132392191                       # cumulative count of insts written-back
system.switch_cpus0.iew.wb_producers         75995708                       # num instructions producing a value
system.switch_cpus0.iew.wb_consumers        204764125                       # num instructions consuming a value
system.switch_cpus0.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus0.iew.wb_rate              0.519969                       # insts written-back per cycle
system.switch_cpus0.iew.wb_fanout            0.371138                       # average fanout of values written-back
system.switch_cpus0.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus0.commit.commitCommittedInsts    100000006                       # The number of committed instructions
system.switch_cpus0.commit.commitCommittedOps    123048947                       # The number of committed instructions
system.switch_cpus0.commit.commitSquashedInsts     18393867                       # The number of squashed insts skipped by commit
system.switch_cpus0.commit.commitNonSpecStalls        34008                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus0.commit.branchMispredicts      2051304                       # The number of times a branch was mispredicted
system.switch_cpus0.commit.committed_per_cycle::samples    228652066                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::mean     0.538149                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::stdev     1.385924                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::0    178132231     77.91%     77.91% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::1     25057151     10.96%     88.86% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::2      9451940      4.13%     93.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::3      4503872      1.97%     94.97% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::4      3823900      1.67%     96.64% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::5      2180996      0.95%     97.59% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::6      1888950      0.83%     98.42% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::7       862188      0.38%     98.80% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::8      2750838      1.20%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::total    228652066                       # Number of insts commited each cycle
system.switch_cpus0.commit.committedInsts    100000006                       # Number of instructions committed
system.switch_cpus0.commit.committedOps     123048947                       # Number of ops (including micro ops) committed
system.switch_cpus0.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus0.commit.refs              18233884                       # Number of memory references committed
system.switch_cpus0.commit.loads             11144281                       # Number of loads committed
system.switch_cpus0.commit.membars              16966                       # Number of memory barriers committed
system.switch_cpus0.commit.branches          17743911                       # Number of branches committed
system.switch_cpus0.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus0.commit.int_insts        110865559                       # Number of committed integer instructions.
system.switch_cpus0.commit.function_calls      2533833                       # Number of function calls committed.
system.switch_cpus0.commit.bw_lim_events      2750838                       # number cycles where commit BW limit reached
system.switch_cpus0.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus0.rob.rob_reads           367343353                       # The number of ROB reads
system.switch_cpus0.rob.rob_writes          286337209                       # The number of ROB writes
system.switch_cpus0.timesIdled                3022175                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus0.idleCycles               22511895                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus0.committedInsts          100000006                       # Number of Instructions Simulated
system.switch_cpus0.committedOps            123048947                       # Number of Ops (including micro ops) Simulated
system.switch_cpus0.committedInsts_total    100000006                       # Number of Instructions Simulated
system.switch_cpus0.cpi                      2.546155                       # CPI: Cycles Per Instruction
system.switch_cpus0.cpi_total                2.546155                       # CPI: Total CPI of All Threads
system.switch_cpus0.ipc                      0.392749                       # IPC: Instructions Per Cycle
system.switch_cpus0.ipc_total                0.392749                       # IPC: Total IPC of All Threads
system.switch_cpus0.int_regfile_reads       596597807                       # number of integer regfile reads
system.switch_cpus0.int_regfile_writes      184430624                       # number of integer regfile writes
system.switch_cpus0.misc_regfile_reads      131275090                       # number of misc regfile reads
system.switch_cpus0.misc_regfile_writes         33978                       # number of misc regfile writes
system.switch_cpus1.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus1.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus1.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus1.dtb.write_misses                0                       # DTB write misses
system.switch_cpus1.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.dtb.hits                        0                       # DTB hits
system.switch_cpus1.dtb.misses                      0                       # DTB misses
system.switch_cpus1.dtb.accesses                    0                       # DTB accesses
system.switch_cpus1.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.itb.read_hits                   0                       # DTB read hits
system.switch_cpus1.itb.read_misses                 0                       # DTB read misses
system.switch_cpus1.itb.write_hits                  0                       # DTB write hits
system.switch_cpus1.itb.write_misses                0                       # DTB write misses
system.switch_cpus1.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.itb.hits                        0                       # DTB hits
system.switch_cpus1.itb.misses                      0                       # DTB misses
system.switch_cpus1.itb.accesses                    0                       # DTB accesses
system.cpu1.workload.num_syscalls                  25                       # Number of system calls
system.switch_cpus1.numCycles               254615474                       # number of cpu cycles simulated
system.switch_cpus1.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus1.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus1.BPredUnit.lookups        18871346                       # Number of BP lookups
system.switch_cpus1.BPredUnit.condPredicted     17029758                       # Number of conditional branches predicted
system.switch_cpus1.BPredUnit.condIncorrect       988237                       # Number of conditional branches incorrect
system.switch_cpus1.BPredUnit.BTBLookups      7128421                       # Number of BTB lookups
system.switch_cpus1.BPredUnit.BTBHits         6749569                       # Number of BTB hits
system.switch_cpus1.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus1.BPredUnit.usedRAS         1042942                       # Number of times the RAS was used to get a target.
system.switch_cpus1.BPredUnit.RASInCorrect        43624                       # Number of incorrect RAS predictions.
system.switch_cpus1.fetch.icacheStallCycles    200094501                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus1.fetch.Insts             118658432                       # Number of instructions fetch has processed
system.switch_cpus1.fetch.Branches           18871346                       # Number of branches that fetch encountered
system.switch_cpus1.fetch.predictedBranches      7792511                       # Number of branches that fetch has predicted taken
system.switch_cpus1.fetch.Cycles             23467189                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus1.fetch.SquashCycles        3103870                       # Number of cycles fetch has spent squashing
system.switch_cpus1.fetch.BlockedCycles      13526482                       # Number of cycles fetch has spent blocked
system.switch_cpus1.fetch.CacheLines         11482040                       # Number of cache lines fetched
system.switch_cpus1.fetch.IcacheSquashes       992967                       # Number of outstanding Icache misses that were squashed
system.switch_cpus1.fetch.rateDist::samples    239179106                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::mean     0.581992                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::stdev     1.899361                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::0       215711917     90.19%     90.19% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::1          837548      0.35%     90.54% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::2         1713085      0.72%     91.25% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::3          722131      0.30%     91.56% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::4         3902163      1.63%     93.19% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::5         3473410      1.45%     94.64% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::6          674924      0.28%     94.92% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::7         1406531      0.59%     95.51% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::8        10737397      4.49%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::total    239179106                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.branchRate         0.074117                       # Number of branch fetches per cycle
system.switch_cpus1.fetch.rate               0.466030                       # Number of inst fetches per cycle
system.switch_cpus1.decode.IdleCycles       198729566                       # Number of cycles decode is idle
system.switch_cpus1.decode.BlockedCycles     14903831                       # Number of cycles decode is blocked
system.switch_cpus1.decode.RunCycles         23380584                       # Number of cycles decode is running
system.switch_cpus1.decode.UnblockCycles        74693                       # Number of cycles decode is unblocking
system.switch_cpus1.decode.SquashCycles       2090427                       # Number of cycles decode is squashing
system.switch_cpus1.decode.BranchResolved      1655176                       # Number of times decode resolved a branch
system.switch_cpus1.decode.BranchMispred          507                       # Number of times decode detected a branch misprediction
system.switch_cpus1.decode.DecodedInsts     139134165                       # Number of instructions handled by decode
system.switch_cpus1.decode.SquashedInsts         2789                       # Number of squashed instructions handled by decode
system.switch_cpus1.rename.SquashCycles       2090427                       # Number of cycles rename is squashing
system.switch_cpus1.rename.IdleCycles       198949225                       # Number of cycles rename is idle
system.switch_cpus1.rename.BlockCycles       13144490                       # Number of cycles rename is blocking
system.switch_cpus1.rename.serializeStallCycles      1042627                       # count of cycles rename stalled for serializing inst
system.switch_cpus1.rename.RunCycles         23253958                       # Number of cycles rename is running
system.switch_cpus1.rename.UnblockCycles       698372                       # Number of cycles rename is unblocking
system.switch_cpus1.rename.RenamedInsts     139060037                       # Number of instructions processed by rename
system.switch_cpus1.rename.ROBFullEvents          211                       # Number of times rename has blocked due to ROB full
system.switch_cpus1.rename.IQFullEvents        319100                       # Number of times rename has blocked due to IQ full
system.switch_cpus1.rename.LSQFullEvents       245173                       # Number of times rename has blocked due to LSQ full
system.switch_cpus1.rename.FullRegisterEvents         5699                       # Number of times there has been no free registers
system.switch_cpus1.rename.RenamedOperands    163253889                       # Number of destination operands rename has renamed
system.switch_cpus1.rename.RenameLookups    654965089                       # Number of register rename lookups that rename has made
system.switch_cpus1.rename.int_rename_lookups    654965089                       # Number of integer rename lookups
system.switch_cpus1.rename.CommittedMaps    144894298                       # Number of HB maps that are committed
system.switch_cpus1.rename.UndoneMaps        18359591                       # Number of HB maps that are undone due to squashing
system.switch_cpus1.rename.serializingInsts        16134                       # count of serializing insts renamed
system.switch_cpus1.rename.tempSerializingInsts         8137                       # count of temporary serializing insts renamed
system.switch_cpus1.rename.skidInsts          1695057                       # count of insts added to the skid buffer
system.switch_cpus1.memDep0.insertedLoads     32814520                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus1.memDep0.insertedStores     16601612                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus1.memDep0.conflictingLoads       151575                       # Number of conflicting loads.
system.switch_cpus1.memDep0.conflictingStores       805133                       # Number of conflicting stores.
system.switch_cpus1.iq.iqInstsAdded         138792539                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus1.iq.iqNonSpecInstsAdded        16184                       # Number of non-speculative instructions added to the IQ
system.switch_cpus1.iq.iqInstsIssued        133470867                       # Number of instructions issued
system.switch_cpus1.iq.iqSquashedInstsIssued        73118                       # Number of squashed instructions issued
system.switch_cpus1.iq.iqSquashedInstsExamined     10644555                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus1.iq.iqSquashedOperandsExamined     25506019                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus1.iq.iqSquashedNonSpecRemoved           71                       # Number of squashed non-spec instructions that were removed
system.switch_cpus1.iq.issued_per_cycle::samples    239179106                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::mean     0.558037                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::stdev     1.353256                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::0    191564780     80.09%     80.09% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::1     14364630      6.01%     86.10% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::2     11721567      4.90%     91.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::3      5072953      2.12%     93.12% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::4      6384071      2.67%     95.79% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::5      6138387      2.57%     98.36% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::6      3485069      1.46%     99.81% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::7       275581      0.12%     99.93% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::8       172068      0.07%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::total    239179106                       # Number of insts issued each cycle
system.switch_cpus1.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntAlu         337532     11.18%     11.18% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntMult             0      0.00%     11.18% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntDiv              0      0.00%     11.18% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatAdd            0      0.00%     11.18% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCmp            0      0.00%     11.18% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCvt            0      0.00%     11.18% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatMult            0      0.00%     11.18% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatDiv            0      0.00%     11.18% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatSqrt            0      0.00%     11.18% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAdd             0      0.00%     11.18% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAddAcc            0      0.00%     11.18% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAlu             0      0.00%     11.18% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCmp             0      0.00%     11.18% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCvt             0      0.00%     11.18% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMisc            0      0.00%     11.18% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMult            0      0.00%     11.18% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMultAcc            0      0.00%     11.18% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShift            0      0.00%     11.18% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShiftAcc            0      0.00%     11.18% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdSqrt            0      0.00%     11.18% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAdd            0      0.00%     11.18% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAlu            0      0.00%     11.18% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCmp            0      0.00%     11.18% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCvt            0      0.00%     11.18% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatDiv            0      0.00%     11.18% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMisc            0      0.00%     11.18% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMult            0      0.00%     11.18% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMultAcc            0      0.00%     11.18% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatSqrt            0      0.00%     11.18% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemRead       2606477     86.32%     97.49% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemWrite        75674      2.51%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntAlu     83727269     62.73%     62.73% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntMult      1165469      0.87%     63.60% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntDiv            0      0.00%     63.60% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatAdd            0      0.00%     63.60% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCmp            0      0.00%     63.60% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCvt            0      0.00%     63.60% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatMult            0      0.00%     63.60% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatDiv            0      0.00%     63.60% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatSqrt            0      0.00%     63.60% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAdd            0      0.00%     63.60% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAddAcc            0      0.00%     63.60% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAlu            0      0.00%     63.60% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCmp            0      0.00%     63.60% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCvt            0      0.00%     63.60% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMisc            0      0.00%     63.60% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMult            0      0.00%     63.60% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMultAcc            0      0.00%     63.60% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShift            0      0.00%     63.60% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShiftAcc            0      0.00%     63.60% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdSqrt            0      0.00%     63.60% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAdd            0      0.00%     63.60% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAlu            0      0.00%     63.60% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCmp            0      0.00%     63.60% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCvt            0      0.00%     63.60% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatDiv            0      0.00%     63.60% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMisc         7994      0.01%     63.61% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMult            0      0.00%     63.61% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     63.61% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatSqrt            0      0.00%     63.61% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemRead     32005758     23.98%     87.59% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemWrite     16564377     12.41%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::total     133470867                       # Type of FU issued
system.switch_cpus1.iq.rate                  0.524206                       # Inst issue rate
system.switch_cpus1.iq.fu_busy_cnt            3019683                       # FU busy when requested
system.switch_cpus1.iq.fu_busy_rate          0.022624                       # FU busy rate (busy events/executed inst)
system.switch_cpus1.iq.int_inst_queue_reads    509213641                       # Number of integer instruction queue reads
system.switch_cpus1.iq.int_inst_queue_writes    149456765                       # Number of integer instruction queue writes
system.switch_cpus1.iq.int_inst_queue_wakeup_accesses    132335018                       # Number of integer instruction queue wakeup accesses
system.switch_cpus1.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus1.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus1.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus1.iq.int_alu_accesses     136490550                       # Number of integer alu accesses
system.switch_cpus1.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus1.iew.lsq.thread0.forwLoads       239618                       # Number of loads that had data forwarded from stores
system.switch_cpus1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.squashedLoads      1255608                       # Number of loads squashed
system.switch_cpus1.iew.lsq.thread0.ignoredResponses          520                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus1.iew.lsq.thread0.memOrderViolation         3495                       # Number of memory ordering violations
system.switch_cpus1.iew.lsq.thread0.squashedStores       100327                       # Number of stores squashed
system.switch_cpus1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus1.iew.lsq.thread0.rescheduledLoads        11790                       # Number of loads that were rescheduled
system.switch_cpus1.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus1.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus1.iew.iewSquashCycles       2090427                       # Number of cycles IEW is squashing
system.switch_cpus1.iew.iewBlockCycles       12698019                       # Number of cycles IEW is blocking
system.switch_cpus1.iew.iewUnblockCycles       201427                       # Number of cycles IEW is unblocking
system.switch_cpus1.iew.iewDispatchedInsts    138808802                       # Number of instructions dispatched to IQ
system.switch_cpus1.iew.iewDispSquashedInsts         1282                       # Number of squashed instructions skipped by dispatch
system.switch_cpus1.iew.iewDispLoadInsts     32814520                       # Number of dispatched load instructions
system.switch_cpus1.iew.iewDispStoreInsts     16601612                       # Number of dispatched store instructions
system.switch_cpus1.iew.iewDispNonSpecInsts         8140                       # Number of dispatched non-speculative instructions
system.switch_cpus1.iew.iewIQFullEvents        133498                       # Number of times the IQ has become full, causing a stall
system.switch_cpus1.iew.iewLSQFullEvents           88                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus1.iew.memOrderViolationEvents         3495                       # Number of memory order violations
system.switch_cpus1.iew.predictedTakenIncorrect       576453                       # Number of branches that were predicted taken incorrectly
system.switch_cpus1.iew.predictedNotTakenIncorrect       583267                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus1.iew.branchMispredicts      1159720                       # Number of branch mispredicts detected at execute
system.switch_cpus1.iew.iewExecutedInsts    132538188                       # Number of executed instructions
system.switch_cpus1.iew.iewExecLoadInsts     31898734                       # Number of load instructions executed
system.switch_cpus1.iew.iewExecSquashedInsts       932679                       # Number of squashed instructions skipped in execute
system.switch_cpus1.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus1.iew.exec_nop                   79                       # number of nop insts executed
system.switch_cpus1.iew.exec_refs            48461581                       # number of memory reference insts executed
system.switch_cpus1.iew.exec_branches        17368261                       # Number of branches executed
system.switch_cpus1.iew.exec_stores          16562847                       # Number of stores executed
system.switch_cpus1.iew.exec_rate            0.520543                       # Inst execution rate
system.switch_cpus1.iew.wb_sent             132338629                       # cumulative count of insts sent to commit
system.switch_cpus1.iew.wb_count            132335018                       # cumulative count of insts written-back
system.switch_cpus1.iew.wb_producers         71476675                       # num instructions producing a value
system.switch_cpus1.iew.wb_consumers        140913672                       # num instructions consuming a value
system.switch_cpus1.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus1.iew.wb_rate              0.519745                       # insts written-back per cycle
system.switch_cpus1.iew.wb_fanout            0.507237                       # average fanout of values written-back
system.switch_cpus1.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus1.commit.commitCommittedInsts    107545088                       # The number of committed instructions
system.switch_cpus1.commit.commitCommittedOps    126383469                       # The number of committed instructions
system.switch_cpus1.commit.commitSquashedInsts     12440517                       # The number of squashed insts skipped by commit
system.switch_cpus1.commit.commitNonSpecStalls        16113                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus1.commit.branchMispredicts      1009911                       # The number of times a branch was mispredicted
system.switch_cpus1.commit.committed_per_cycle::samples    237088679                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::mean     0.533064                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::stdev     1.355191                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::0    191195055     80.64%     80.64% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::1     16796636      7.08%     87.73% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::2      7861423      3.32%     91.04% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::3      7759177      3.27%     94.32% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::4      2120559      0.89%     95.21% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::5      8967619      3.78%     98.99% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::6       673814      0.28%     99.28% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::7       491927      0.21%     99.48% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::8      1222469      0.52%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::total    237088679                       # Number of insts commited each cycle
system.switch_cpus1.commit.committedInsts    107545088                       # Number of instructions committed
system.switch_cpus1.commit.committedOps     126383469                       # Number of ops (including micro ops) committed
system.switch_cpus1.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus1.commit.refs              48060197                       # Number of memory references committed
system.switch_cpus1.commit.loads             31558912                       # Number of loads committed
system.switch_cpus1.commit.membars               8044                       # Number of memory barriers committed
system.switch_cpus1.commit.branches          16689905                       # Number of branches committed
system.switch_cpus1.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus1.commit.int_insts        112385233                       # Number of committed integer instructions.
system.switch_cpus1.commit.function_calls      1224289                       # Number of function calls committed.
system.switch_cpus1.commit.bw_lim_events      1222469                       # number cycles where commit BW limit reached
system.switch_cpus1.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus1.rob.rob_reads           374689871                       # The number of ROB reads
system.switch_cpus1.rob.rob_writes          279738582                       # The number of ROB writes
system.switch_cpus1.timesIdled                4352472                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus1.idleCycles               15436368                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus1.committedInsts          107545088                       # Number of Instructions Simulated
system.switch_cpus1.committedOps            126383469                       # Number of Ops (including micro ops) Simulated
system.switch_cpus1.committedInsts_total    107545088                       # Number of Instructions Simulated
system.switch_cpus1.cpi                      2.367523                       # CPI: Cycles Per Instruction
system.switch_cpus1.cpi_total                2.367523                       # CPI: Total CPI of All Threads
system.switch_cpus1.ipc                      0.422382                       # IPC: Instructions Per Cycle
system.switch_cpus1.ipc_total                0.422382                       # IPC: Total IPC of All Threads
system.switch_cpus1.int_regfile_reads       655242759                       # number of integer regfile reads
system.switch_cpus1.int_regfile_writes      153675488                       # number of integer regfile writes
system.switch_cpus1.misc_regfile_reads      165699127                       # number of misc regfile reads
system.switch_cpus1.misc_regfile_writes         16088                       # number of misc regfile writes
system.switch_cpus2.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus2.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus2.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus2.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus2.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus2.dtb.write_misses                0                       # DTB write misses
system.switch_cpus2.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus2.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus2.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus2.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus2.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus2.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus2.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus2.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus2.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus2.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus2.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus2.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus2.dtb.hits                        0                       # DTB hits
system.switch_cpus2.dtb.misses                      0                       # DTB misses
system.switch_cpus2.dtb.accesses                    0                       # DTB accesses
system.switch_cpus2.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus2.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus2.itb.read_hits                   0                       # DTB read hits
system.switch_cpus2.itb.read_misses                 0                       # DTB read misses
system.switch_cpus2.itb.write_hits                  0                       # DTB write hits
system.switch_cpus2.itb.write_misses                0                       # DTB write misses
system.switch_cpus2.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus2.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus2.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus2.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus2.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus2.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus2.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus2.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus2.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus2.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus2.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus2.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus2.itb.hits                        0                       # DTB hits
system.switch_cpus2.itb.misses                      0                       # DTB misses
system.switch_cpus2.itb.accesses                    0                       # DTB accesses
system.cpu2.workload.num_syscalls                  50                       # Number of system calls
system.switch_cpus2.numCycles               254615474                       # number of cpu cycles simulated
system.switch_cpus2.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus2.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus2.BPredUnit.lookups        20062822                       # Number of BP lookups
system.switch_cpus2.BPredUnit.condPredicted     16450879                       # Number of conditional branches predicted
system.switch_cpus2.BPredUnit.condIncorrect      1966933                       # Number of conditional branches incorrect
system.switch_cpus2.BPredUnit.BTBLookups      8241523                       # Number of BTB lookups
system.switch_cpus2.BPredUnit.BTBHits         7831226                       # Number of BTB hits
system.switch_cpus2.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus2.BPredUnit.usedRAS         2058214                       # Number of times the RAS was used to get a target.
system.switch_cpus2.BPredUnit.RASInCorrect        87824                       # Number of incorrect RAS predictions.
system.switch_cpus2.fetch.icacheStallCycles    191480964                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus2.fetch.Insts             114080399                       # Number of instructions fetch has processed
system.switch_cpus2.fetch.Branches           20062822                       # Number of branches that fetch encountered
system.switch_cpus2.fetch.predictedBranches      9889440                       # Number of branches that fetch has predicted taken
system.switch_cpus2.fetch.Cycles             25088071                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus2.fetch.SquashCycles        5595505                       # Number of cycles fetch has spent squashing
system.switch_cpus2.fetch.BlockedCycles      10122779                       # Number of cycles fetch has spent blocked
system.switch_cpus2.fetch.CacheLines         11799352                       # Number of cache lines fetched
system.switch_cpus2.fetch.IcacheSquashes      1952913                       # Number of outstanding Icache misses that were squashed
system.switch_cpus2.fetch.rateDist::samples    230288928                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::mean     0.605690                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::stdev     1.952517                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::0       205200857     89.11%     89.11% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::1         2721395      1.18%     90.29% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::2         3145249      1.37%     91.65% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::3         1728315      0.75%     92.40% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::4         1984390      0.86%     93.27% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::5         1094700      0.48%     93.74% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::6          745995      0.32%     94.06% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::7         1944341      0.84%     94.91% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::8        11723686      5.09%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::total    230288928                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.branchRate         0.078797                       # Number of branch fetches per cycle
system.switch_cpus2.fetch.rate               0.448050                       # Number of inst fetches per cycle
system.switch_cpus2.decode.IdleCycles       189915629                       # Number of cycles decode is idle
system.switch_cpus2.decode.BlockedCycles     11717511                       # Number of cycles decode is blocked
system.switch_cpus2.decode.RunCycles         24878334                       # Number of cycles decode is running
system.switch_cpus2.decode.UnblockCycles       198689                       # Number of cycles decode is unblocking
system.switch_cpus2.decode.SquashCycles       3578764                       # Number of cycles decode is squashing
system.switch_cpus2.decode.BranchResolved      3258699                       # Number of times decode resolved a branch
system.switch_cpus2.decode.BranchMispred        18350                       # Number of times decode detected a branch misprediction
system.switch_cpus2.decode.DecodedInsts     139259816                       # Number of instructions handled by decode
system.switch_cpus2.decode.SquashedInsts        91023                       # Number of squashed instructions handled by decode
system.switch_cpus2.rename.SquashCycles       3578764                       # Number of cycles rename is squashing
system.switch_cpus2.rename.IdleCycles       190221958                       # Number of cycles rename is idle
system.switch_cpus2.rename.BlockCycles        4231658                       # Number of cycles rename is blocking
system.switch_cpus2.rename.serializeStallCycles      6630812                       # count of cycles rename stalled for serializing inst
system.switch_cpus2.rename.RunCycles         24781757                       # Number of cycles rename is running
system.switch_cpus2.rename.UnblockCycles       843970                       # Number of cycles rename is unblocking
system.switch_cpus2.rename.RenamedInsts     139174317                       # Number of instructions processed by rename
system.switch_cpus2.rename.ROBFullEvents          232                       # Number of times rename has blocked due to ROB full
system.switch_cpus2.rename.IQFullEvents        216461                       # Number of times rename has blocked due to IQ full
system.switch_cpus2.rename.LSQFullEvents       391345                       # Number of times rename has blocked due to LSQ full
system.switch_cpus2.rename.RenamedOperands    193405418                       # Number of destination operands rename has renamed
system.switch_cpus2.rename.RenameLookups    648028856                       # Number of register rename lookups that rename has made
system.switch_cpus2.rename.int_rename_lookups    648028856                       # Number of integer rename lookups
system.switch_cpus2.rename.CommittedMaps    165054563                       # Number of HB maps that are committed
system.switch_cpus2.rename.UndoneMaps        28350837                       # Number of HB maps that are undone due to squashing
system.switch_cpus2.rename.serializingInsts        36305                       # count of serializing insts renamed
system.switch_cpus2.rename.tempSerializingInsts        20206                       # count of temporary serializing insts renamed
system.switch_cpus2.rename.skidInsts          2259196                       # count of insts added to the skid buffer
system.switch_cpus2.memDep0.insertedLoads     13285563                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus2.memDep0.insertedStores      7241815                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus2.memDep0.conflictingLoads       189659                       # Number of conflicting loads.
system.switch_cpus2.memDep0.conflictingStores      1607957                       # Number of conflicting stores.
system.switch_cpus2.iq.iqInstsAdded         138961010                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus2.iq.iqNonSpecInstsAdded        36383                       # Number of non-speculative instructions added to the IQ
system.switch_cpus2.iq.iqInstsIssued        131282099                       # Number of instructions issued
system.switch_cpus2.iq.iqSquashedInstsIssued       185711                       # Number of squashed instructions issued
system.switch_cpus2.iq.iqSquashedInstsExamined     17433244                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus2.iq.iqSquashedOperandsExamined     40381581                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus2.iq.iqSquashedNonSpecRemoved         3965                       # Number of squashed non-spec instructions that were removed
system.switch_cpus2.iq.issued_per_cycle::samples    230288928                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::mean     0.570076                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::stdev     1.260888                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::0    174980521     75.98%     75.98% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::1     22242915      9.66%     85.64% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::2     11947279      5.19%     90.83% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::3      8279262      3.60%     94.42% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::4      7233642      3.14%     97.57% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::5      3699350      1.61%     99.17% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::6       898326      0.39%     99.56% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::7       575498      0.25%     99.81% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::8       432135      0.19%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::total    230288928                       # Number of insts issued each cycle
system.switch_cpus2.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntAlu          34324     12.14%     12.14% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntMult             0      0.00%     12.14% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntDiv              0      0.00%     12.14% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatAdd            0      0.00%     12.14% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatCmp            0      0.00%     12.14% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatCvt            0      0.00%     12.14% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatMult            0      0.00%     12.14% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatDiv            0      0.00%     12.14% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatSqrt            0      0.00%     12.14% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAdd             0      0.00%     12.14% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAddAcc            0      0.00%     12.14% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAlu             0      0.00%     12.14% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdCmp             0      0.00%     12.14% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdCvt             0      0.00%     12.14% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMisc            0      0.00%     12.14% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMult            0      0.00%     12.14% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMultAcc            0      0.00%     12.14% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShift            0      0.00%     12.14% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShiftAcc            0      0.00%     12.14% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdSqrt            0      0.00%     12.14% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatAdd            0      0.00%     12.14% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatAlu            0      0.00%     12.14% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatCmp            0      0.00%     12.14% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatCvt            0      0.00%     12.14% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatDiv            0      0.00%     12.14% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMisc            0      0.00%     12.14% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMult            0      0.00%     12.14% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMultAcc            0      0.00%     12.14% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatSqrt            0      0.00%     12.14% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::MemRead        121395     42.95%     55.09% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::MemWrite       126944     44.91%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntAlu    109884239     83.70%     83.70% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntMult      2053285      1.56%     85.26% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntDiv            0      0.00%     85.26% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatAdd            0      0.00%     85.26% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatCmp            0      0.00%     85.26% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatCvt            0      0.00%     85.26% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatMult            0      0.00%     85.26% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatDiv            0      0.00%     85.26% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatSqrt            0      0.00%     85.26% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAdd            0      0.00%     85.26% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAddAcc            0      0.00%     85.26% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAlu            0      0.00%     85.26% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdCmp            0      0.00%     85.26% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdCvt            0      0.00%     85.26% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMisc            0      0.00%     85.26% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMult            0      0.00%     85.26% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMultAcc            0      0.00%     85.26% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShift            0      0.00%     85.26% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShiftAcc            0      0.00%     85.26% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdSqrt            0      0.00%     85.26% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatAdd            0      0.00%     85.26% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatAlu            0      0.00%     85.26% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatCmp            0      0.00%     85.26% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatCvt            0      0.00%     85.26% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatDiv            0      0.00%     85.26% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMisc        16074      0.01%     85.28% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMult            0      0.00%     85.28% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.28% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatSqrt            0      0.00%     85.28% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::MemRead     12141229      9.25%     94.53% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::MemWrite      7187272      5.47%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::total     131282099                       # Type of FU issued
system.switch_cpus2.iq.rate                  0.515609                       # Inst issue rate
system.switch_cpus2.iq.fu_busy_cnt             282663                       # FU busy when requested
system.switch_cpus2.iq.fu_busy_rate          0.002153                       # FU busy rate (busy events/executed inst)
system.switch_cpus2.iq.int_inst_queue_reads    493321499                       # Number of integer instruction queue reads
system.switch_cpus2.iq.int_inst_queue_writes    156431875                       # Number of integer instruction queue writes
system.switch_cpus2.iq.int_inst_queue_wakeup_accesses    129094649                       # Number of integer instruction queue wakeup accesses
system.switch_cpus2.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus2.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus2.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus2.iq.int_alu_accesses     131564762                       # Number of integer alu accesses
system.switch_cpus2.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus2.iew.lsq.thread0.forwLoads       328830                       # Number of loads that had data forwarded from stores
system.switch_cpus2.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus2.iew.lsq.thread0.squashedLoads      2348546                       # Number of loads squashed
system.switch_cpus2.iew.lsq.thread0.ignoredResponses          832                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus2.iew.lsq.thread0.memOrderViolation         1242                       # Number of memory ordering violations
system.switch_cpus2.iew.lsq.thread0.squashedStores       165119                       # Number of stores squashed
system.switch_cpus2.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus2.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus2.iew.lsq.thread0.rescheduledLoads         8040                       # Number of loads that were rescheduled
system.switch_cpus2.iew.lsq.thread0.cacheBlocked         1146                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus2.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus2.iew.iewSquashCycles       3578764                       # Number of cycles IEW is squashing
system.switch_cpus2.iew.iewBlockCycles        3741608                       # Number of cycles IEW is blocking
system.switch_cpus2.iew.iewUnblockCycles       145528                       # Number of cycles IEW is unblocking
system.switch_cpus2.iew.iewDispatchedInsts    138997516                       # Number of instructions dispatched to IQ
system.switch_cpus2.iew.iewDispSquashedInsts        59286                       # Number of squashed instructions skipped by dispatch
system.switch_cpus2.iew.iewDispLoadInsts     13285563                       # Number of dispatched load instructions
system.switch_cpus2.iew.iewDispStoreInsts      7241815                       # Number of dispatched store instructions
system.switch_cpus2.iew.iewDispNonSpecInsts        20194                       # Number of dispatched non-speculative instructions
system.switch_cpus2.iew.iewIQFullEvents        101935                       # Number of times the IQ has become full, causing a stall
system.switch_cpus2.iew.iewLSQFullEvents            3                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus2.iew.memOrderViolationEvents         1242                       # Number of memory order violations
system.switch_cpus2.iew.predictedTakenIncorrect      1138031                       # Number of branches that were predicted taken incorrectly
system.switch_cpus2.iew.predictedNotTakenIncorrect      1105606                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus2.iew.branchMispredicts      2243637                       # Number of branch mispredicts detected at execute
system.switch_cpus2.iew.iewExecutedInsts    129341751                       # Number of executed instructions
system.switch_cpus2.iew.iewExecLoadInsts     11399316                       # Number of load instructions executed
system.switch_cpus2.iew.iewExecSquashedInsts      1940347                       # Number of squashed instructions skipped in execute
system.switch_cpus2.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus2.iew.exec_nop                  123                       # number of nop insts executed
system.switch_cpus2.iew.exec_refs            18584856                       # number of memory reference insts executed
system.switch_cpus2.iew.exec_branches        18094146                       # Number of branches executed
system.switch_cpus2.iew.exec_stores           7185540                       # Number of stores executed
system.switch_cpus2.iew.exec_rate            0.507989                       # Inst execution rate
system.switch_cpus2.iew.wb_sent             129096586                       # cumulative count of insts sent to commit
system.switch_cpus2.iew.wb_count            129094649                       # cumulative count of insts written-back
system.switch_cpus2.iew.wb_producers         76723893                       # num instructions producing a value
system.switch_cpus2.iew.wb_consumers        200986651                       # num instructions consuming a value
system.switch_cpus2.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus2.iew.wb_rate              0.507018                       # insts written-back per cycle
system.switch_cpus2.iew.wb_fanout            0.381736                       # average fanout of values written-back
system.switch_cpus2.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus2.commit.commitCommittedInsts     96925596                       # The number of committed instructions
system.switch_cpus2.commit.commitCommittedOps    118915863                       # The number of committed instructions
system.switch_cpus2.commit.commitSquashedInsts     20083061                       # The number of squashed insts skipped by commit
system.switch_cpus2.commit.commitNonSpecStalls        32418                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus2.commit.branchMispredicts      1978130                       # The number of times a branch was mispredicted
system.switch_cpus2.commit.committed_per_cycle::samples    226710164                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::mean     0.524528                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::stdev     1.342842                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::0    178132598     78.57%     78.57% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::1     22526718      9.94%     88.51% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::2      9442006      4.16%     92.67% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::3      5672768      2.50%     95.18% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::4      3924612      1.73%     96.91% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::5      2537522      1.12%     98.03% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::6      1315957      0.58%     98.61% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::7      1058835      0.47%     99.07% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::8      2099148      0.93%    100.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::total    226710164                       # Number of insts commited each cycle
system.switch_cpus2.commit.committedInsts     96925596                       # Number of instructions committed
system.switch_cpus2.commit.committedOps     118915863                       # Number of ops (including micro ops) committed
system.switch_cpus2.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus2.commit.refs              18013713                       # Number of memory references committed
system.switch_cpus2.commit.loads             10937017                       # Number of loads committed
system.switch_cpus2.commit.membars              16174                       # Number of memory barriers committed
system.switch_cpus2.commit.branches          17018775                       # Number of branches committed
system.switch_cpus2.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus2.commit.int_insts        107207561                       # Number of committed integer instructions.
system.switch_cpus2.commit.function_calls      2419365                       # Number of function calls committed.
system.switch_cpus2.commit.bw_lim_events      2099148                       # number cycles where commit BW limit reached
system.switch_cpus2.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus2.rob.rob_reads           363609290                       # The number of ROB reads
system.switch_cpus2.rob.rob_writes          281576687                       # The number of ROB writes
system.switch_cpus2.timesIdled                2937146                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus2.idleCycles               24326546                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus2.committedInsts           96925596                       # Number of Instructions Simulated
system.switch_cpus2.committedOps            118915863                       # Number of Ops (including micro ops) Simulated
system.switch_cpus2.committedInsts_total     96925596                       # Number of Instructions Simulated
system.switch_cpus2.cpi                      2.626917                       # CPI: Cycles Per Instruction
system.switch_cpus2.cpi_total                2.626917                       # CPI: Total CPI of All Threads
system.switch_cpus2.ipc                      0.380674                       # IPC: Instructions Per Cycle
system.switch_cpus2.ipc_total                0.380674                       # IPC: Total IPC of All Threads
system.switch_cpus2.int_regfile_reads       583445403                       # number of integer regfile reads
system.switch_cpus2.int_regfile_writes      179163931                       # number of integer regfile writes
system.switch_cpus2.misc_regfile_reads      129964659                       # number of misc regfile reads
system.switch_cpus2.misc_regfile_writes         32388                       # number of misc regfile writes
system.switch_cpus3.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus3.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus3.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus3.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus3.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus3.dtb.write_misses                0                       # DTB write misses
system.switch_cpus3.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus3.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus3.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus3.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus3.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus3.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus3.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus3.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus3.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus3.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus3.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus3.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus3.dtb.hits                        0                       # DTB hits
system.switch_cpus3.dtb.misses                      0                       # DTB misses
system.switch_cpus3.dtb.accesses                    0                       # DTB accesses
system.switch_cpus3.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus3.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus3.itb.read_hits                   0                       # DTB read hits
system.switch_cpus3.itb.read_misses                 0                       # DTB read misses
system.switch_cpus3.itb.write_hits                  0                       # DTB write hits
system.switch_cpus3.itb.write_misses                0                       # DTB write misses
system.switch_cpus3.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus3.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus3.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus3.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus3.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus3.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus3.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus3.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus3.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus3.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus3.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus3.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus3.itb.hits                        0                       # DTB hits
system.switch_cpus3.itb.misses                      0                       # DTB misses
system.switch_cpus3.itb.accesses                    0                       # DTB accesses
system.cpu3.workload.num_syscalls                  50                       # Number of system calls
system.switch_cpus3.numCycles               254615474                       # number of cpu cycles simulated
system.switch_cpus3.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus3.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus3.BPredUnit.lookups        20036292                       # Number of BP lookups
system.switch_cpus3.BPredUnit.condPredicted     16428208                       # Number of conditional branches predicted
system.switch_cpus3.BPredUnit.condIncorrect      1964982                       # Number of conditional branches incorrect
system.switch_cpus3.BPredUnit.BTBLookups      8328088                       # Number of BTB lookups
system.switch_cpus3.BPredUnit.BTBHits         7827195                       # Number of BTB hits
system.switch_cpus3.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus3.BPredUnit.usedRAS         2057410                       # Number of times the RAS was used to get a target.
system.switch_cpus3.BPredUnit.RASInCorrect        88502                       # Number of incorrect RAS predictions.
system.switch_cpus3.fetch.icacheStallCycles    191357364                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus3.fetch.Insts             113884079                       # Number of instructions fetch has processed
system.switch_cpus3.fetch.Branches           20036292                       # Number of branches that fetch encountered
system.switch_cpus3.fetch.predictedBranches      9884605                       # Number of branches that fetch has predicted taken
system.switch_cpus3.fetch.Cycles             25052792                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus3.fetch.SquashCycles        5574120                       # Number of cycles fetch has spent squashing
system.switch_cpus3.fetch.BlockedCycles      10365706                       # Number of cycles fetch has spent blocked
system.switch_cpus3.fetch.CacheLines         11789665                       # Number of cache lines fetched
system.switch_cpus3.fetch.IcacheSquashes      1951062                       # Number of outstanding Icache misses that were squashed
system.switch_cpus3.fetch.rateDist::samples    230353328                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::mean     0.604505                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::stdev     1.950603                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::0       205300536     89.12%     89.12% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::1         2717154      1.18%     90.30% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::2         3143381      1.36%     91.67% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::3         1727913      0.75%     92.42% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::4         1982057      0.86%     93.28% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::5         1099496      0.48%     93.76% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::6          742410      0.32%     94.08% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::7         1941079      0.84%     94.92% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::8        11699302      5.08%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::total    230353328                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.branchRate         0.078692                       # Number of branch fetches per cycle
system.switch_cpus3.fetch.rate               0.447279                       # Number of inst fetches per cycle
system.switch_cpus3.decode.IdleCycles       189800754                       # Number of cycles decode is idle
system.switch_cpus3.decode.BlockedCycles     11951542                       # Number of cycles decode is blocked
system.switch_cpus3.decode.RunCycles         24845013                       # Number of cycles decode is running
system.switch_cpus3.decode.UnblockCycles       196881                       # Number of cycles decode is unblocking
system.switch_cpus3.decode.SquashCycles       3559137                       # Number of cycles decode is squashing
system.switch_cpus3.decode.BranchResolved      3254736                       # Number of times decode resolved a branch
system.switch_cpus3.decode.BranchMispred        18329                       # Number of times decode detected a branch misprediction
system.switch_cpus3.decode.DecodedInsts     139025254                       # Number of instructions handled by decode
system.switch_cpus3.decode.SquashedInsts        91342                       # Number of squashed instructions handled by decode
system.switch_cpus3.rename.SquashCycles       3559137                       # Number of cycles rename is squashing
system.switch_cpus3.rename.IdleCycles       190104235                       # Number of cycles rename is idle
system.switch_cpus3.rename.BlockCycles        4289300                       # Number of cycles rename is blocking
system.switch_cpus3.rename.serializeStallCycles      6812378                       # count of cycles rename stalled for serializing inst
system.switch_cpus3.rename.RunCycles         24749230                       # Number of cycles rename is running
system.switch_cpus3.rename.UnblockCycles       839039                       # Number of cycles rename is unblocking
system.switch_cpus3.rename.RenamedInsts     138941117                       # Number of instructions processed by rename
system.switch_cpus3.rename.ROBFullEvents          206                       # Number of times rename has blocked due to ROB full
system.switch_cpus3.rename.IQFullEvents        216656                       # Number of times rename has blocked due to IQ full
system.switch_cpus3.rename.LSQFullEvents       387884                       # Number of times rename has blocked due to LSQ full
system.switch_cpus3.rename.RenamedOperands    193099991                       # Number of destination operands rename has renamed
system.switch_cpus3.rename.RenameLookups    646908561                       # Number of register rename lookups that rename has made
system.switch_cpus3.rename.int_rename_lookups    646908561                       # Number of integer rename lookups
system.switch_cpus3.rename.CommittedMaps    164964464                       # Number of HB maps that are committed
system.switch_cpus3.rename.UndoneMaps        28135522                       # Number of HB maps that are undone due to squashing
system.switch_cpus3.rename.serializingInsts        36469                       # count of serializing insts renamed
system.switch_cpus3.rename.tempSerializingInsts        20375                       # count of temporary serializing insts renamed
system.switch_cpus3.rename.skidInsts          2241644                       # count of insts added to the skid buffer
system.switch_cpus3.memDep0.insertedLoads     13271098                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus3.memDep0.insertedStores      7229254                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus3.memDep0.conflictingLoads       189886                       # Number of conflicting loads.
system.switch_cpus3.memDep0.conflictingStores      1602658                       # Number of conflicting stores.
system.switch_cpus3.iq.iqInstsAdded         138734162                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus3.iq.iqNonSpecInstsAdded        36565                       # Number of non-speculative instructions added to the IQ
system.switch_cpus3.iq.iqInstsIssued        131150857                       # Number of instructions issued
system.switch_cpus3.iq.iqSquashedInstsIssued       186088                       # Number of squashed instructions issued
system.switch_cpus3.iq.iqSquashedInstsExamined     17273547                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus3.iq.iqSquashedOperandsExamined     39876069                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus3.iq.iqSquashedNonSpecRemoved         4163                       # Number of squashed non-spec instructions that were removed
system.switch_cpus3.iq.issued_per_cycle::samples    230353328                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::mean     0.569346                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::stdev     1.260154                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::0    175086489     76.01%     76.01% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::1     22236376      9.65%     85.66% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::2     11942457      5.18%     90.85% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::3      8265493      3.59%     94.43% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::4      7222177      3.14%     97.57% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::5      3696403      1.60%     99.17% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::6       896561      0.39%     99.56% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::7       575977      0.25%     99.81% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::8       431395      0.19%    100.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::total    230353328                       # Number of insts issued each cycle
system.switch_cpus3.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntAlu          34640     12.26%     12.26% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntMult             0      0.00%     12.26% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntDiv              0      0.00%     12.26% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatAdd            0      0.00%     12.26% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatCmp            0      0.00%     12.26% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatCvt            0      0.00%     12.26% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatMult            0      0.00%     12.26% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatDiv            0      0.00%     12.26% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatSqrt            0      0.00%     12.26% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAdd             0      0.00%     12.26% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAddAcc            0      0.00%     12.26% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAlu             0      0.00%     12.26% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdCmp             0      0.00%     12.26% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdCvt             0      0.00%     12.26% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMisc            0      0.00%     12.26% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMult            0      0.00%     12.26% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMultAcc            0      0.00%     12.26% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdShift            0      0.00%     12.26% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdShiftAcc            0      0.00%     12.26% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdSqrt            0      0.00%     12.26% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatAdd            0      0.00%     12.26% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatAlu            0      0.00%     12.26% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatCmp            0      0.00%     12.26% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatCvt            0      0.00%     12.26% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatDiv            0      0.00%     12.26% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMisc            0      0.00%     12.26% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMult            0      0.00%     12.26% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMultAcc            0      0.00%     12.26% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatSqrt            0      0.00%     12.26% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::MemRead        120788     42.76%     55.03% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::MemWrite       127022     44.97%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntAlu    109777031     83.70%     83.70% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntMult      2049857      1.56%     85.27% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntDiv            0      0.00%     85.27% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatAdd            0      0.00%     85.27% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatCmp            0      0.00%     85.27% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatCvt            0      0.00%     85.27% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatMult            0      0.00%     85.27% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatDiv            0      0.00%     85.27% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatSqrt            0      0.00%     85.27% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAdd            0      0.00%     85.27% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAddAcc            0      0.00%     85.27% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAlu            0      0.00%     85.27% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdCmp            0      0.00%     85.27% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdCvt            0      0.00%     85.27% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMisc            0      0.00%     85.27% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMult            0      0.00%     85.27% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMultAcc            0      0.00%     85.27% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdShift            0      0.00%     85.27% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdShiftAcc            0      0.00%     85.27% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdSqrt            0      0.00%     85.27% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatAdd            0      0.00%     85.27% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatAlu            0      0.00%     85.27% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatCmp            0      0.00%     85.27% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatCvt            0      0.00%     85.27% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatDiv            0      0.00%     85.27% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMisc        16066      0.01%     85.28% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMult            0      0.00%     85.28% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.28% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatSqrt            0      0.00%     85.28% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::MemRead     12130774      9.25%     94.53% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::MemWrite      7177129      5.47%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::total     131150857                       # Type of FU issued
system.switch_cpus3.iq.rate                  0.515094                       # Inst issue rate
system.switch_cpus3.iq.fu_busy_cnt             282450                       # FU busy when requested
system.switch_cpus3.iq.fu_busy_rate          0.002154                       # FU busy rate (busy events/executed inst)
system.switch_cpus3.iq.int_inst_queue_reads    493123580                       # Number of integer instruction queue reads
system.switch_cpus3.iq.int_inst_queue_writes    156045511                       # Number of integer instruction queue writes
system.switch_cpus3.iq.int_inst_queue_wakeup_accesses    128968120                       # Number of integer instruction queue wakeup accesses
system.switch_cpus3.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus3.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus3.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus3.iq.int_alu_accesses     131433307                       # Number of integer alu accesses
system.switch_cpus3.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus3.iew.lsq.thread0.forwLoads       330636                       # Number of loads that had data forwarded from stores
system.switch_cpus3.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus3.iew.lsq.thread0.squashedLoads      2340045                       # Number of loads squashed
system.switch_cpus3.iew.lsq.thread0.ignoredResponses          808                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus3.iew.lsq.thread0.memOrderViolation         1241                       # Number of memory ordering violations
system.switch_cpus3.iew.lsq.thread0.squashedStores       156413                       # Number of stores squashed
system.switch_cpus3.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus3.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus3.iew.lsq.thread0.rescheduledLoads         8032                       # Number of loads that were rescheduled
system.switch_cpus3.iew.lsq.thread0.cacheBlocked         1308                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus3.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus3.iew.iewSquashCycles       3559137                       # Number of cycles IEW is squashing
system.switch_cpus3.iew.iewBlockCycles        3808058                       # Number of cycles IEW is blocking
system.switch_cpus3.iew.iewUnblockCycles       146336                       # Number of cycles IEW is unblocking
system.switch_cpus3.iew.iewDispatchedInsts    138770846                       # Number of instructions dispatched to IQ
system.switch_cpus3.iew.iewDispSquashedInsts        58696                       # Number of squashed instructions skipped by dispatch
system.switch_cpus3.iew.iewDispLoadInsts     13271098                       # Number of dispatched load instructions
system.switch_cpus3.iew.iewDispStoreInsts      7229254                       # Number of dispatched store instructions
system.switch_cpus3.iew.iewDispNonSpecInsts        20381                       # Number of dispatched non-speculative instructions
system.switch_cpus3.iew.iewIQFullEvents        102305                       # Number of times the IQ has become full, causing a stall
system.switch_cpus3.iew.iewLSQFullEvents            3                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus3.iew.memOrderViolationEvents         1241                       # Number of memory order violations
system.switch_cpus3.iew.predictedTakenIncorrect      1139002                       # Number of branches that were predicted taken incorrectly
system.switch_cpus3.iew.predictedNotTakenIncorrect      1102716                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus3.iew.branchMispredicts      2241718                       # Number of branch mispredicts detected at execute
system.switch_cpus3.iew.iewExecutedInsts    129213657                       # Number of executed instructions
system.switch_cpus3.iew.iewExecLoadInsts     11392506                       # Number of load instructions executed
system.switch_cpus3.iew.iewExecSquashedInsts      1937200                       # Number of squashed instructions skipped in execute
system.switch_cpus3.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus3.iew.exec_nop                  119                       # number of nop insts executed
system.switch_cpus3.iew.exec_refs            18568182                       # number of memory reference insts executed
system.switch_cpus3.iew.exec_branches        18083293                       # Number of branches executed
system.switch_cpus3.iew.exec_stores           7175676                       # Number of stores executed
system.switch_cpus3.iew.exec_rate            0.507485                       # Inst execution rate
system.switch_cpus3.iew.wb_sent             128970153                       # cumulative count of insts sent to commit
system.switch_cpus3.iew.wb_count            128968120                       # cumulative count of insts written-back
system.switch_cpus3.iew.wb_producers         76653000                       # num instructions producing a value
system.switch_cpus3.iew.wb_consumers        200743118                       # num instructions consuming a value
system.switch_cpus3.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus3.iew.wb_rate              0.506521                       # insts written-back per cycle
system.switch_cpus3.iew.wb_fanout            0.381846                       # average fanout of values written-back
system.switch_cpus3.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus3.commit.commitCommittedInsts     96872706                       # The number of committed instructions
system.switch_cpus3.commit.commitCommittedOps    118851007                       # The number of committed instructions
system.switch_cpus3.commit.commitSquashedInsts     19921220                       # The number of squashed insts skipped by commit
system.switch_cpus3.commit.commitNonSpecStalls        32402                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus3.commit.branchMispredicts      1976246                       # The number of times a branch was mispredicted
system.switch_cpus3.commit.committed_per_cycle::samples    226794191                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::mean     0.524048                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::stdev     1.342255                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::0    178240647     78.59%     78.59% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::1     22516186      9.93%     88.52% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::2      9435496      4.16%     92.68% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::3      5672941      2.50%     95.18% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::4      3922357      1.73%     96.91% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::5      2536669      1.12%     98.03% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::6      1314432      0.58%     98.61% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::7      1058063      0.47%     99.08% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::8      2097400      0.92%    100.00% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::total    226794191                       # Number of insts commited each cycle
system.switch_cpus3.commit.committedInsts     96872706                       # Number of instructions committed
system.switch_cpus3.commit.committedOps     118851007                       # Number of ops (including micro ops) committed
system.switch_cpus3.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus3.commit.refs              18003891                       # Number of memory references committed
system.switch_cpus3.commit.loads             10931050                       # Number of loads committed
system.switch_cpus3.commit.membars              16166                       # Number of memory barriers committed
system.switch_cpus3.commit.branches          17009501                       # Number of branches committed
system.switch_cpus3.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus3.commit.int_insts        107149109                       # Number of committed integer instructions.
system.switch_cpus3.commit.function_calls      2418056                       # Number of function calls committed.
system.switch_cpus3.commit.bw_lim_events      2097400                       # number cycles where commit BW limit reached
system.switch_cpus3.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus3.rob.rob_reads           363468368                       # The number of ROB reads
system.switch_cpus3.rob.rob_writes          281103669                       # The number of ROB writes
system.switch_cpus3.timesIdled                2934499                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus3.idleCycles               24262146                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus3.committedInsts           96872706                       # Number of Instructions Simulated
system.switch_cpus3.committedOps            118851007                       # Number of Ops (including micro ops) Simulated
system.switch_cpus3.committedInsts_total     96872706                       # Number of Instructions Simulated
system.switch_cpus3.cpi                      2.628351                       # CPI: Cycles Per Instruction
system.switch_cpus3.cpi_total                2.628351                       # CPI: Total CPI of All Threads
system.switch_cpus3.ipc                      0.380467                       # IPC: Instructions Per Cycle
system.switch_cpus3.ipc_total                0.380467                       # IPC: Total IPC of All Threads
system.switch_cpus3.int_regfile_reads       582878802                       # number of integer regfile reads
system.switch_cpus3.int_regfile_writes      178994575                       # number of integer regfile writes
system.switch_cpus3.misc_regfile_reads      129754676                       # number of misc regfile reads
system.switch_cpus3.misc_regfile_writes         32372                       # number of misc regfile writes
system.switch_cpus4.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus4.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus4.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus4.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus4.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus4.dtb.write_misses                0                       # DTB write misses
system.switch_cpus4.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus4.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus4.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus4.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus4.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus4.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus4.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus4.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus4.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus4.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus4.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus4.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus4.dtb.hits                        0                       # DTB hits
system.switch_cpus4.dtb.misses                      0                       # DTB misses
system.switch_cpus4.dtb.accesses                    0                       # DTB accesses
system.switch_cpus4.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus4.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus4.itb.read_hits                   0                       # DTB read hits
system.switch_cpus4.itb.read_misses                 0                       # DTB read misses
system.switch_cpus4.itb.write_hits                  0                       # DTB write hits
system.switch_cpus4.itb.write_misses                0                       # DTB write misses
system.switch_cpus4.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus4.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus4.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus4.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus4.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus4.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus4.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus4.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus4.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus4.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus4.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus4.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus4.itb.hits                        0                       # DTB hits
system.switch_cpus4.itb.misses                      0                       # DTB misses
system.switch_cpus4.itb.accesses                    0                       # DTB accesses
system.cpu4.workload.num_syscalls                  50                       # Number of system calls
system.switch_cpus4.numCycles               254615474                       # number of cpu cycles simulated
system.switch_cpus4.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus4.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus4.BPredUnit.lookups        20038959                       # Number of BP lookups
system.switch_cpus4.BPredUnit.condPredicted     16429674                       # Number of conditional branches predicted
system.switch_cpus4.BPredUnit.condIncorrect      1961151                       # Number of conditional branches incorrect
system.switch_cpus4.BPredUnit.BTBLookups      8259988                       # Number of BTB lookups
system.switch_cpus4.BPredUnit.BTBHits         7823699                       # Number of BTB hits
system.switch_cpus4.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus4.BPredUnit.usedRAS         2057544                       # Number of times the RAS was used to get a target.
system.switch_cpus4.BPredUnit.RASInCorrect        88306                       # Number of incorrect RAS predictions.
system.switch_cpus4.fetch.icacheStallCycles    191292751                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus4.fetch.Insts             113957279                       # Number of instructions fetch has processed
system.switch_cpus4.fetch.Branches           20038959                       # Number of branches that fetch encountered
system.switch_cpus4.fetch.predictedBranches      9881243                       # Number of branches that fetch has predicted taken
system.switch_cpus4.fetch.Cycles             25059552                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus4.fetch.SquashCycles        5575875                       # Number of cycles fetch has spent squashing
system.switch_cpus4.fetch.BlockedCycles      10325751                       # Number of cycles fetch has spent blocked
system.switch_cpus4.fetch.CacheLines         11785343                       # Number of cache lines fetched
system.switch_cpus4.fetch.IcacheSquashes      1947858                       # Number of outstanding Icache misses that were squashed
system.switch_cpus4.fetch.rateDist::samples    230260861                       # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::mean     0.605080                       # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::stdev     1.951624                       # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::0       205201309     89.12%     89.12% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::1         2718629      1.18%     90.30% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::2         3139975      1.36%     91.66% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::3         1726981      0.75%     92.41% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::4         1983701      0.86%     93.27% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::5         1092774      0.47%     93.75% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::6          743985      0.32%     94.07% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::7         1943864      0.84%     94.91% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::8        11709643      5.09%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::total    230260861                       # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.branchRate         0.078703                       # Number of branch fetches per cycle
system.switch_cpus4.fetch.rate               0.447566                       # Number of inst fetches per cycle
system.switch_cpus4.decode.IdleCycles       189731079                       # Number of cycles decode is idle
system.switch_cpus4.decode.BlockedCycles     11916746                       # Number of cycles decode is blocked
system.switch_cpus4.decode.RunCycles         24851177                       # Number of cycles decode is running
system.switch_cpus4.decode.UnblockCycles       197443                       # Number of cycles decode is unblocking
system.switch_cpus4.decode.SquashCycles       3564415                       # Number of cycles decode is squashing
system.switch_cpus4.decode.BranchResolved      3256008                       # Number of times decode resolved a branch
system.switch_cpus4.decode.BranchMispred        18392                       # Number of times decode detected a branch misprediction
system.switch_cpus4.decode.DecodedInsts     139101046                       # Number of instructions handled by decode
system.switch_cpus4.decode.SquashedInsts        91659                       # Number of squashed instructions handled by decode
system.switch_cpus4.rename.SquashCycles       3564415                       # Number of cycles rename is squashing
system.switch_cpus4.rename.IdleCycles       190035230                       # Number of cycles rename is idle
system.switch_cpus4.rename.BlockCycles        4176002                       # Number of cycles rename is blocking
system.switch_cpus4.rename.serializeStallCycles      6892084                       # count of cycles rename stalled for serializing inst
system.switch_cpus4.rename.RunCycles         24755081                       # Number of cycles rename is running
system.switch_cpus4.rename.UnblockCycles       838040                       # Number of cycles rename is unblocking
system.switch_cpus4.rename.RenamedInsts     139017863                       # Number of instructions processed by rename
system.switch_cpus4.rename.ROBFullEvents          213                       # Number of times rename has blocked due to ROB full
system.switch_cpus4.rename.IQFullEvents        213094                       # Number of times rename has blocked due to IQ full
system.switch_cpus4.rename.LSQFullEvents       389556                       # Number of times rename has blocked due to LSQ full
system.switch_cpus4.rename.RenamedOperands    193201903                       # Number of destination operands rename has renamed
system.switch_cpus4.rename.RenameLookups    647302903                       # Number of register rename lookups that rename has made
system.switch_cpus4.rename.int_rename_lookups    647302903                       # Number of integer rename lookups
system.switch_cpus4.rename.CommittedMaps    164957364                       # Number of HB maps that are committed
system.switch_cpus4.rename.UndoneMaps        28244516                       # Number of HB maps that are undone due to squashing
system.switch_cpus4.rename.serializingInsts        36335                       # count of serializing insts renamed
system.switch_cpus4.rename.tempSerializingInsts        20245                       # count of temporary serializing insts renamed
system.switch_cpus4.rename.skidInsts          2246685                       # count of insts added to the skid buffer
system.switch_cpus4.memDep0.insertedLoads     13267658                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus4.memDep0.insertedStores      7235210                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus4.memDep0.conflictingLoads       190741                       # Number of conflicting loads.
system.switch_cpus4.memDep0.conflictingStores      1607900                       # Number of conflicting stores.
system.switch_cpus4.iq.iqInstsAdded         138806843                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus4.iq.iqNonSpecInstsAdded        36411                       # Number of non-speculative instructions added to the IQ
system.switch_cpus4.iq.iqInstsIssued        131175066                       # Number of instructions issued
system.switch_cpus4.iq.iqSquashedInstsIssued       184615                       # Number of squashed instructions issued
system.switch_cpus4.iq.iqSquashedInstsExamined     17360552                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus4.iq.iqSquashedOperandsExamined     40139813                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus4.iq.iqSquashedNonSpecRemoved         4013                       # Number of squashed non-spec instructions that were removed
system.switch_cpus4.iq.issued_per_cycle::samples    230260861                       # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::mean     0.569680                       # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::stdev     1.260534                       # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::0    174999164     76.00%     76.00% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::1     22220204      9.65%     85.65% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::2     11939304      5.19%     90.84% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::3      8276119      3.59%     94.43% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::4      7225466      3.14%     97.57% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::5      3696844      1.61%     99.17% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::6       896243      0.39%     99.56% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::7       575781      0.25%     99.81% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::8       431736      0.19%    100.00% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::total    230260861                       # Number of insts issued each cycle
system.switch_cpus4.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::IntAlu          34173     12.12%     12.12% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::IntMult             0      0.00%     12.12% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::IntDiv              0      0.00%     12.12% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::FloatAdd            0      0.00%     12.12% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::FloatCmp            0      0.00%     12.12% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::FloatCvt            0      0.00%     12.12% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::FloatMult            0      0.00%     12.12% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::FloatDiv            0      0.00%     12.12% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::FloatSqrt            0      0.00%     12.12% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdAdd             0      0.00%     12.12% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdAddAcc            0      0.00%     12.12% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdAlu             0      0.00%     12.12% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdCmp             0      0.00%     12.12% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdCvt             0      0.00%     12.12% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdMisc            0      0.00%     12.12% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdMult            0      0.00%     12.12% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdMultAcc            0      0.00%     12.12% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdShift            0      0.00%     12.12% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdShiftAcc            0      0.00%     12.12% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdSqrt            0      0.00%     12.12% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatAdd            0      0.00%     12.12% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatAlu            0      0.00%     12.12% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatCmp            0      0.00%     12.12% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatCvt            0      0.00%     12.12% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatDiv            0      0.00%     12.12% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatMisc            0      0.00%     12.12% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatMult            0      0.00%     12.12% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatMultAcc            0      0.00%     12.12% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatSqrt            0      0.00%     12.12% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::MemRead        120649     42.79%     54.91% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::MemWrite       127137     45.09%    100.00% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus4.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::IntAlu    109791854     83.70%     83.70% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::IntMult      2052952      1.57%     85.26% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::IntDiv            0      0.00%     85.26% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::FloatAdd            0      0.00%     85.26% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::FloatCmp            0      0.00%     85.26% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::FloatCvt            0      0.00%     85.26% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::FloatMult            0      0.00%     85.26% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::FloatDiv            0      0.00%     85.26% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::FloatSqrt            0      0.00%     85.26% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdAdd            0      0.00%     85.26% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdAddAcc            0      0.00%     85.26% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdAlu            0      0.00%     85.26% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdCmp            0      0.00%     85.26% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdCvt            0      0.00%     85.26% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdMisc            0      0.00%     85.26% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdMult            0      0.00%     85.26% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdMultAcc            0      0.00%     85.26% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdShift            0      0.00%     85.26% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdShiftAcc            0      0.00%     85.26% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdSqrt            0      0.00%     85.26% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatAdd            0      0.00%     85.26% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatAlu            0      0.00%     85.26% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatCmp            0      0.00%     85.26% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatCvt            0      0.00%     85.26% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatDiv            0      0.00%     85.26% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatMisc        16065      0.01%     85.28% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatMult            0      0.00%     85.28% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.28% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatSqrt            0      0.00%     85.28% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::MemRead     12131308      9.25%     94.52% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::MemWrite      7182887      5.48%    100.00% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::total     131175066                       # Type of FU issued
system.switch_cpus4.iq.rate                  0.515189                       # Inst issue rate
system.switch_cpus4.iq.fu_busy_cnt             281959                       # FU busy when requested
system.switch_cpus4.iq.fu_busy_rate          0.002149                       # FU busy rate (busy events/executed inst)
system.switch_cpus4.iq.int_inst_queue_reads    493077566                       # Number of integer instruction queue reads
system.switch_cpus4.iq.int_inst_queue_writes    156205037                       # Number of integer instruction queue writes
system.switch_cpus4.iq.int_inst_queue_wakeup_accesses    128994127                       # Number of integer instruction queue wakeup accesses
system.switch_cpus4.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus4.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus4.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus4.iq.int_alu_accesses     131457025                       # Number of integer alu accesses
system.switch_cpus4.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus4.iew.lsq.thread0.forwLoads       330767                       # Number of loads that had data forwarded from stores
system.switch_cpus4.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus4.iew.lsq.thread0.squashedLoads      2337093                       # Number of loads squashed
system.switch_cpus4.iew.lsq.thread0.ignoredResponses          875                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus4.iew.lsq.thread0.memOrderViolation         1233                       # Number of memory ordering violations
system.switch_cpus4.iew.lsq.thread0.squashedStores       162719                       # Number of stores squashed
system.switch_cpus4.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus4.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus4.iew.lsq.thread0.rescheduledLoads         8034                       # Number of loads that were rescheduled
system.switch_cpus4.iew.lsq.thread0.cacheBlocked         1514                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus4.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus4.iew.iewSquashCycles       3564415                       # Number of cycles IEW is squashing
system.switch_cpus4.iew.iewBlockCycles        3693728                       # Number of cycles IEW is blocking
system.switch_cpus4.iew.iewUnblockCycles       143188                       # Number of cycles IEW is unblocking
system.switch_cpus4.iew.iewDispatchedInsts    138843380                       # Number of instructions dispatched to IQ
system.switch_cpus4.iew.iewDispSquashedInsts        61339                       # Number of squashed instructions skipped by dispatch
system.switch_cpus4.iew.iewDispLoadInsts     13267658                       # Number of dispatched load instructions
system.switch_cpus4.iew.iewDispStoreInsts      7235210                       # Number of dispatched store instructions
system.switch_cpus4.iew.iewDispNonSpecInsts        20231                       # Number of dispatched non-speculative instructions
system.switch_cpus4.iew.iewIQFullEvents        101065                       # Number of times the IQ has become full, causing a stall
system.switch_cpus4.iew.iewLSQFullEvents            3                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus4.iew.memOrderViolationEvents         1233                       # Number of memory order violations
system.switch_cpus4.iew.predictedTakenIncorrect      1136992                       # Number of branches that were predicted taken incorrectly
system.switch_cpus4.iew.predictedNotTakenIncorrect      1101707                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus4.iew.branchMispredicts      2238699                       # Number of branch mispredicts detected at execute
system.switch_cpus4.iew.iewExecutedInsts    129239533                       # Number of executed instructions
system.switch_cpus4.iew.iewExecLoadInsts     11391965                       # Number of load instructions executed
system.switch_cpus4.iew.iewExecSquashedInsts      1935532                       # Number of squashed instructions skipped in execute
system.switch_cpus4.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus4.iew.exec_nop                  126                       # number of nop insts executed
system.switch_cpus4.iew.exec_refs            18573279                       # number of memory reference insts executed
system.switch_cpus4.iew.exec_branches        18082271                       # Number of branches executed
system.switch_cpus4.iew.exec_stores           7181314                       # Number of stores executed
system.switch_cpus4.iew.exec_rate            0.507587                       # Inst execution rate
system.switch_cpus4.iew.wb_sent             128995954                       # cumulative count of insts sent to commit
system.switch_cpus4.iew.wb_count            128994127                       # cumulative count of insts written-back
system.switch_cpus4.iew.wb_producers         76667473                       # num instructions producing a value
system.switch_cpus4.iew.wb_consumers        200803704                       # num instructions consuming a value
system.switch_cpus4.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus4.iew.wb_rate              0.506623                       # insts written-back per cycle
system.switch_cpus4.iew.wb_fanout            0.381803                       # average fanout of values written-back
system.switch_cpus4.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus4.commit.commitCommittedInsts     96868360                       # The number of committed instructions
system.switch_cpus4.commit.commitCommittedOps    118845809                       # The number of committed instructions
system.switch_cpus4.commit.commitSquashedInsts     19998854                       # The number of squashed insts skipped by commit
system.switch_cpus4.commit.commitNonSpecStalls        32398                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus4.commit.branchMispredicts      1972413                       # The number of times a branch was mispredicted
system.switch_cpus4.commit.committed_per_cycle::samples    226696446                       # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::mean     0.524251                       # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::stdev     1.342468                       # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::0    178146292     78.58%     78.58% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::1     22512563      9.93%     88.51% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::2      9436786      4.16%     92.68% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::3      5672073      2.50%     95.18% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::4      3921096      1.73%     96.91% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::5      2537940      1.12%     98.03% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::6      1315018      0.58%     98.61% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::7      1058161      0.47%     99.08% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::8      2096517      0.92%    100.00% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::total    226696446                       # Number of insts commited each cycle
system.switch_cpus4.commit.committedInsts     96868360                       # Number of instructions committed
system.switch_cpus4.commit.committedOps     118845809                       # Number of ops (including micro ops) committed
system.switch_cpus4.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus4.commit.refs              18003056                       # Number of memory references committed
system.switch_cpus4.commit.loads             10930565                       # Number of loads committed
system.switch_cpus4.commit.membars              16164                       # Number of memory barriers committed
system.switch_cpus4.commit.branches          17008811                       # Number of branches committed
system.switch_cpus4.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus4.commit.int_insts        107144378                       # Number of committed integer instructions.
system.switch_cpus4.commit.function_calls      2417954                       # Number of function calls committed.
system.switch_cpus4.commit.bw_lim_events      2096517                       # number cycles where commit BW limit reached
system.switch_cpus4.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus4.rob.rob_reads           363443942                       # The number of ROB reads
system.switch_cpus4.rob.rob_writes          281253825                       # The number of ROB writes
system.switch_cpus4.timesIdled                2930812                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus4.idleCycles               24354613                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus4.committedInsts           96868360                       # Number of Instructions Simulated
system.switch_cpus4.committedOps            118845809                       # Number of Ops (including micro ops) Simulated
system.switch_cpus4.committedInsts_total     96868360                       # Number of Instructions Simulated
system.switch_cpus4.cpi                      2.628469                       # CPI: Cycles Per Instruction
system.switch_cpus4.cpi_total                2.628469                       # CPI: Total CPI of All Threads
system.switch_cpus4.ipc                      0.380450                       # IPC: Instructions Per Cycle
system.switch_cpus4.ipc_total                0.380450                       # IPC: Total IPC of All Threads
system.switch_cpus4.int_regfile_reads       582991970                       # number of integer regfile reads
system.switch_cpus4.int_regfile_writes      179028055                       # number of integer regfile writes
system.switch_cpus4.misc_regfile_reads      129832969                       # number of misc regfile reads
system.switch_cpus4.misc_regfile_writes         32368                       # number of misc regfile writes
system.switch_cpus5.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus5.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus5.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus5.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus5.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus5.dtb.write_misses                0                       # DTB write misses
system.switch_cpus5.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus5.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus5.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus5.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus5.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus5.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus5.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus5.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus5.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus5.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus5.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus5.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus5.dtb.hits                        0                       # DTB hits
system.switch_cpus5.dtb.misses                      0                       # DTB misses
system.switch_cpus5.dtb.accesses                    0                       # DTB accesses
system.switch_cpus5.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus5.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus5.itb.read_hits                   0                       # DTB read hits
system.switch_cpus5.itb.read_misses                 0                       # DTB read misses
system.switch_cpus5.itb.write_hits                  0                       # DTB write hits
system.switch_cpus5.itb.write_misses                0                       # DTB write misses
system.switch_cpus5.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus5.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus5.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus5.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus5.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus5.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus5.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus5.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus5.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus5.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus5.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus5.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus5.itb.hits                        0                       # DTB hits
system.switch_cpus5.itb.misses                      0                       # DTB misses
system.switch_cpus5.itb.accesses                    0                       # DTB accesses
system.cpu5.workload.num_syscalls                  25                       # Number of system calls
system.switch_cpus5.numCycles               254615474                       # number of cpu cycles simulated
system.switch_cpus5.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus5.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus5.BPredUnit.lookups        18751672                       # Number of BP lookups
system.switch_cpus5.BPredUnit.condPredicted     16737269                       # Number of conditional branches predicted
system.switch_cpus5.BPredUnit.condIncorrect      1497239                       # Number of conditional branches incorrect
system.switch_cpus5.BPredUnit.BTBLookups     12550170                       # Number of BTB lookups
system.switch_cpus5.BPredUnit.BTBHits        12221018                       # Number of BTB hits
system.switch_cpus5.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus5.BPredUnit.usedRAS         1130653                       # Number of times the RAS was used to get a target.
system.switch_cpus5.BPredUnit.RASInCorrect        45589                       # Number of incorrect RAS predictions.
system.switch_cpus5.fetch.icacheStallCycles    198075502                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus5.fetch.Insts             106473630                       # Number of instructions fetch has processed
system.switch_cpus5.fetch.Branches           18751672                       # Number of branches that fetch encountered
system.switch_cpus5.fetch.predictedBranches     13351671                       # Number of branches that fetch has predicted taken
system.switch_cpus5.fetch.Cycles             23744976                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus5.fetch.SquashCycles        4896788                       # Number of cycles fetch has spent squashing
system.switch_cpus5.fetch.BlockedCycles       4596624                       # Number of cycles fetch has spent blocked
system.switch_cpus5.fetch.CacheLines         11985716                       # Number of cache lines fetched
system.switch_cpus5.fetch.IcacheSquashes      1469698                       # Number of outstanding Icache misses that were squashed
system.switch_cpus5.fetch.rateDist::samples    229808232                       # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::mean     0.519373                       # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::stdev     1.759724                       # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::0       206063256     89.67%     89.67% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::1         3612253      1.57%     91.24% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::2         1833981      0.80%     92.04% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::3         3575644      1.56%     93.59% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::4         1153256      0.50%     94.10% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::5         3310400      1.44%     95.54% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::6          523504      0.23%     95.76% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::7          844410      0.37%     96.13% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::8         8891528      3.87%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::total    229808232                       # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.branchRate         0.073647                       # Number of branch fetches per cycle
system.switch_cpus5.fetch.rate               0.418174                       # Number of inst fetches per cycle
system.switch_cpus5.decode.IdleCycles       196134561                       # Number of cycles decode is idle
system.switch_cpus5.decode.BlockedCycles      6583398                       # Number of cycles decode is blocked
system.switch_cpus5.decode.RunCycles         23697748                       # Number of cycles decode is running
system.switch_cpus5.decode.UnblockCycles        19017                       # Number of cycles decode is unblocking
system.switch_cpus5.decode.SquashCycles       3373507                       # Number of cycles decode is squashing
system.switch_cpus5.decode.BranchResolved      1776846                       # Number of times decode resolved a branch
system.switch_cpus5.decode.BranchMispred        17623                       # Number of times decode detected a branch misprediction
system.switch_cpus5.decode.DecodedInsts     119166028                       # Number of instructions handled by decode
system.switch_cpus5.decode.SquashedInsts        33344                       # Number of squashed instructions handled by decode
system.switch_cpus5.rename.SquashCycles       3373507                       # Number of cycles rename is squashing
system.switch_cpus5.rename.IdleCycles       196356564                       # Number of cycles rename is idle
system.switch_cpus5.rename.BlockCycles        4097396                       # Number of cycles rename is blocking
system.switch_cpus5.rename.serializeStallCycles      1795898                       # count of cycles rename stalled for serializing inst
system.switch_cpus5.rename.RunCycles         23484414                       # Number of cycles rename is running
system.switch_cpus5.rename.UnblockCycles       700446                       # Number of cycles rename is unblocking
system.switch_cpus5.rename.RenamedInsts     118996764                       # Number of instructions processed by rename
system.switch_cpus5.rename.ROBFullEvents          156                       # Number of times rename has blocked due to ROB full
system.switch_cpus5.rename.IQFullEvents         92499                       # Number of times rename has blocked due to IQ full
system.switch_cpus5.rename.LSQFullEvents       537575                       # Number of times rename has blocked due to LSQ full
system.switch_cpus5.rename.RenamedOperands    156028016                       # Number of destination operands rename has renamed
system.switch_cpus5.rename.RenameLookups    539399658                       # Number of register rename lookups that rename has made
system.switch_cpus5.rename.int_rename_lookups    539399658                       # Number of integer rename lookups
system.switch_cpus5.rename.CommittedMaps    126624389                       # Number of HB maps that are committed
system.switch_cpus5.rename.UndoneMaps        29403600                       # Number of HB maps that are undone due to squashing
system.switch_cpus5.rename.serializingInsts        16038                       # count of serializing insts renamed
system.switch_cpus5.rename.tempSerializingInsts         8118                       # count of temporary serializing insts renamed
system.switch_cpus5.rename.skidInsts          1605710                       # count of insts added to the skid buffer
system.switch_cpus5.memDep0.insertedLoads     21411462                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus5.memDep0.insertedStores      3497102                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus5.memDep0.conflictingLoads        23040                       # Number of conflicting loads.
system.switch_cpus5.memDep0.conflictingStores       794569                       # Number of conflicting stores.
system.switch_cpus5.iq.iqInstsAdded         118381425                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus5.iq.iqNonSpecInstsAdded        16098                       # Number of non-speculative instructions added to the IQ
system.switch_cpus5.iq.iqInstsIssued        110878911                       # Number of instructions issued
system.switch_cpus5.iq.iqSquashedInstsIssued        72402                       # Number of squashed instructions issued
system.switch_cpus5.iq.iqSquashedInstsExamined     21271672                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus5.iq.iqSquashedOperandsExamined     43613488                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus5.iq.iqSquashedNonSpecRemoved          118                       # Number of squashed non-spec instructions that were removed
system.switch_cpus5.iq.issued_per_cycle::samples    229808232                       # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::mean     0.482485                       # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::stdev     1.095596                       # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::0    181199424     78.85%     78.85% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::1     15308183      6.66%     85.51% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::2     16270705      7.08%     92.59% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::3      9424438      4.10%     96.69% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::4      4872757      2.12%     98.81% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::5      1221058      0.53%     99.34% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::6      1450003      0.63%     99.97% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::7        33644      0.01%     99.99% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::8        28020      0.01%    100.00% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::total    229808232                       # Number of insts issued each cycle
system.switch_cpus5.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::IntAlu         186743     57.42%     57.42% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::IntMult             0      0.00%     57.42% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::IntDiv              0      0.00%     57.42% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::FloatAdd            0      0.00%     57.42% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::FloatCmp            0      0.00%     57.42% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::FloatCvt            0      0.00%     57.42% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::FloatMult            0      0.00%     57.42% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::FloatDiv            0      0.00%     57.42% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::FloatSqrt            0      0.00%     57.42% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdAdd             0      0.00%     57.42% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdAddAcc            0      0.00%     57.42% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdAlu             0      0.00%     57.42% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdCmp             0      0.00%     57.42% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdCvt             0      0.00%     57.42% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdMisc            0      0.00%     57.42% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdMult            0      0.00%     57.42% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdMultAcc            0      0.00%     57.42% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdShift            0      0.00%     57.42% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdShiftAcc            0      0.00%     57.42% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdSqrt            0      0.00%     57.42% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatAdd            0      0.00%     57.42% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatAlu            0      0.00%     57.42% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatCmp            0      0.00%     57.42% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatCvt            0      0.00%     57.42% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatDiv            0      0.00%     57.42% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatMisc            0      0.00%     57.42% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatMult            0      0.00%     57.42% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatMultAcc            0      0.00%     57.42% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatSqrt            0      0.00%     57.42% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::MemRead         75661     23.26%     80.69% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::MemWrite        62812     19.31%    100.00% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus5.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::IntAlu     86984214     78.45%     78.45% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::IntMult       872664      0.79%     79.24% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::IntDiv            0      0.00%     79.24% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::FloatAdd            0      0.00%     79.24% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::FloatCmp            0      0.00%     79.24% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::FloatCvt            0      0.00%     79.24% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::FloatMult            0      0.00%     79.24% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::FloatDiv            0      0.00%     79.24% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::FloatSqrt            0      0.00%     79.24% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdAdd            0      0.00%     79.24% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdAddAcc            0      0.00%     79.24% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdAlu            0      0.00%     79.24% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdCmp            0      0.00%     79.24% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdCvt            0      0.00%     79.24% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdMisc            0      0.00%     79.24% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdMult            0      0.00%     79.24% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdMultAcc            0      0.00%     79.24% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdShift            0      0.00%     79.24% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdShiftAcc            0      0.00%     79.24% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdSqrt            0      0.00%     79.24% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatAdd            0      0.00%     79.24% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatAlu            0      0.00%     79.24% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatCmp            0      0.00%     79.24% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatCvt            0      0.00%     79.24% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatDiv            0      0.00%     79.24% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatMisc         7922      0.01%     79.24% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatMult            0      0.00%     79.24% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     79.24% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatSqrt            0      0.00%     79.24% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::MemRead     19546739     17.63%     96.87% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::MemWrite      3467372      3.13%    100.00% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::total     110878911                       # Type of FU issued
system.switch_cpus5.iq.rate                  0.435476                       # Inst issue rate
system.switch_cpus5.iq.fu_busy_cnt             325216                       # FU busy when requested
system.switch_cpus5.iq.fu_busy_rate          0.002933                       # FU busy rate (busy events/executed inst)
system.switch_cpus5.iq.int_inst_queue_reads    451963672                       # Number of integer instruction queue reads
system.switch_cpus5.iq.int_inst_queue_writes    139669485                       # Number of integer instruction queue writes
system.switch_cpus5.iq.int_inst_queue_wakeup_accesses    108067082                       # Number of integer instruction queue wakeup accesses
system.switch_cpus5.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus5.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus5.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus5.iq.int_alu_accesses     111204127                       # Number of integer alu accesses
system.switch_cpus5.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus5.iew.lsq.thread0.forwLoads        88044                       # Number of loads that had data forwarded from stores
system.switch_cpus5.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus5.iew.lsq.thread0.squashedLoads      4345961                       # Number of loads squashed
system.switch_cpus5.iew.lsq.thread0.ignoredResponses          106                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus5.iew.lsq.thread0.memOrderViolation          295                       # Number of memory ordering violations
system.switch_cpus5.iew.lsq.thread0.squashedStores        79991                       # Number of stores squashed
system.switch_cpus5.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus5.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus5.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus5.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus5.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus5.iew.iewSquashCycles       3373507                       # Number of cycles IEW is squashing
system.switch_cpus5.iew.iewBlockCycles        3280322                       # Number of cycles IEW is blocking
system.switch_cpus5.iew.iewUnblockCycles        85781                       # Number of cycles IEW is unblocking
system.switch_cpus5.iew.iewDispatchedInsts    118397611                       # Number of instructions dispatched to IQ
system.switch_cpus5.iew.iewDispSquashedInsts        15037                       # Number of squashed instructions skipped by dispatch
system.switch_cpus5.iew.iewDispLoadInsts     21411462                       # Number of dispatched load instructions
system.switch_cpus5.iew.iewDispStoreInsts      3497102                       # Number of dispatched store instructions
system.switch_cpus5.iew.iewDispNonSpecInsts         8115                       # Number of dispatched non-speculative instructions
system.switch_cpus5.iew.iewIQFullEvents         39639                       # Number of times the IQ has become full, causing a stall
system.switch_cpus5.iew.iewLSQFullEvents         1775                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus5.iew.memOrderViolationEvents          295                       # Number of memory order violations
system.switch_cpus5.iew.predictedTakenIncorrect      1010835                       # Number of branches that were predicted taken incorrectly
system.switch_cpus5.iew.predictedNotTakenIncorrect       576026                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus5.iew.branchMispredicts      1586861                       # Number of branch mispredicts detected at execute
system.switch_cpus5.iew.iewExecutedInsts    109466778                       # Number of executed instructions
system.switch_cpus5.iew.iewExecLoadInsts     19263959                       # Number of load instructions executed
system.switch_cpus5.iew.iewExecSquashedInsts      1412133                       # Number of squashed instructions skipped in execute
system.switch_cpus5.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus5.iew.exec_nop                   88                       # number of nop insts executed
system.switch_cpus5.iew.exec_refs            22731141                       # number of memory reference insts executed
system.switch_cpus5.iew.exec_branches        16637103                       # Number of branches executed
system.switch_cpus5.iew.exec_stores           3467182                       # Number of stores executed
system.switch_cpus5.iew.exec_rate            0.429930                       # Inst execution rate
system.switch_cpus5.iew.wb_sent             108091569                       # cumulative count of insts sent to commit
system.switch_cpus5.iew.wb_count            108067082                       # cumulative count of insts written-back
system.switch_cpus5.iew.wb_producers         65392888                       # num instructions producing a value
system.switch_cpus5.iew.wb_consumers        142641205                       # num instructions consuming a value
system.switch_cpus5.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus5.iew.wb_rate              0.424432                       # insts written-back per cycle
system.switch_cpus5.iew.wb_fanout            0.458443                       # average fanout of values written-back
system.switch_cpus5.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus5.commit.commitCommittedInsts     86099426                       # The number of committed instructions
system.switch_cpus5.commit.commitCommittedOps     96975011                       # The number of committed instructions
system.switch_cpus5.commit.commitSquashedInsts     21426871                       # The number of squashed insts skipped by commit
system.switch_cpus5.commit.commitNonSpecStalls        15980                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus5.commit.branchMispredicts      1487811                       # The number of times a branch was mispredicted
system.switch_cpus5.commit.committed_per_cycle::samples    226434725                       # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::mean     0.428269                       # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::stdev     1.297903                       # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::0    190306890     84.04%     84.04% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::1     14209709      6.28%     90.32% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::2      9114491      4.03%     94.35% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::3      2871254      1.27%     95.61% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::4      4756745      2.10%     97.71% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::5       929484      0.41%     98.12% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::6       590340      0.26%     98.39% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::7       540378      0.24%     98.62% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::8      3115434      1.38%    100.00% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::total    226434725                       # Number of insts commited each cycle
system.switch_cpus5.commit.committedInsts     86099426                       # Number of instructions committed
system.switch_cpus5.commit.committedOps      96975011                       # Number of ops (including micro ops) committed
system.switch_cpus5.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus5.commit.refs              20482604                       # Number of memory references committed
system.switch_cpus5.commit.loads             17065493                       # Number of loads committed
system.switch_cpus5.commit.membars               7972                       # Number of memory barriers committed
system.switch_cpus5.commit.branches          14875111                       # Number of branches committed
system.switch_cpus5.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus5.commit.int_insts         84759952                       # Number of committed integer instructions.
system.switch_cpus5.commit.function_calls      1216326                       # Number of function calls committed.
system.switch_cpus5.commit.bw_lim_events      3115434                       # number cycles where commit BW limit reached
system.switch_cpus5.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus5.rob.rob_reads           341720848                       # The number of ROB reads
system.switch_cpus5.rob.rob_writes          240179939                       # The number of ROB writes
system.switch_cpus5.timesIdled                4410488                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus5.idleCycles               24807242                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus5.committedInsts           86099426                       # Number of Instructions Simulated
system.switch_cpus5.committedOps             96975011                       # Number of Ops (including micro ops) Simulated
system.switch_cpus5.committedInsts_total     86099426                       # Number of Instructions Simulated
system.switch_cpus5.cpi                      2.957226                       # CPI: Cycles Per Instruction
system.switch_cpus5.cpi_total                2.957226                       # CPI: Total CPI of All Threads
system.switch_cpus5.ipc                      0.338155                       # IPC: Instructions Per Cycle
system.switch_cpus5.ipc_total                0.338155                       # IPC: Total IPC of All Threads
system.switch_cpus5.int_regfile_reads       508748318                       # number of integer regfile reads
system.switch_cpus5.int_regfile_writes      140866897                       # number of integer regfile writes
system.switch_cpus5.misc_regfile_reads      126473248                       # number of misc regfile reads
system.switch_cpus5.misc_regfile_writes         15966                       # number of misc regfile writes
system.switch_cpus6.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus6.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus6.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus6.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus6.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus6.dtb.write_misses                0                       # DTB write misses
system.switch_cpus6.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus6.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus6.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus6.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus6.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus6.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus6.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus6.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus6.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus6.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus6.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus6.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus6.dtb.hits                        0                       # DTB hits
system.switch_cpus6.dtb.misses                      0                       # DTB misses
system.switch_cpus6.dtb.accesses                    0                       # DTB accesses
system.switch_cpus6.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus6.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus6.itb.read_hits                   0                       # DTB read hits
system.switch_cpus6.itb.read_misses                 0                       # DTB read misses
system.switch_cpus6.itb.write_hits                  0                       # DTB write hits
system.switch_cpus6.itb.write_misses                0                       # DTB write misses
system.switch_cpus6.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus6.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus6.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus6.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus6.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus6.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus6.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus6.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus6.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus6.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus6.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus6.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus6.itb.hits                        0                       # DTB hits
system.switch_cpus6.itb.misses                      0                       # DTB misses
system.switch_cpus6.itb.accesses                    0                       # DTB accesses
system.cpu6.workload.num_syscalls                  55                       # Number of system calls
system.switch_cpus6.numCycles               254615474                       # number of cpu cycles simulated
system.switch_cpus6.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus6.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus6.BPredUnit.lookups        22806183                       # Number of BP lookups
system.switch_cpus6.BPredUnit.condPredicted     18988251                       # Number of conditional branches predicted
system.switch_cpus6.BPredUnit.condIncorrect      2074167                       # Number of conditional branches incorrect
system.switch_cpus6.BPredUnit.BTBLookups      8949337                       # Number of BTB lookups
system.switch_cpus6.BPredUnit.BTBHits         8358089                       # Number of BTB hits
system.switch_cpus6.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus6.BPredUnit.usedRAS         2456229                       # Number of times the RAS was used to get a target.
system.switch_cpus6.BPredUnit.RASInCorrect        96748                       # Number of incorrect RAS predictions.
system.switch_cpus6.fetch.icacheStallCycles    198574992                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus6.fetch.Insts             125142313                       # Number of instructions fetch has processed
system.switch_cpus6.fetch.Branches           22806183                       # Number of branches that fetch encountered
system.switch_cpus6.fetch.predictedBranches     10814318                       # Number of branches that fetch has predicted taken
system.switch_cpus6.fetch.Cycles             26088186                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus6.fetch.SquashCycles        5760650                       # Number of cycles fetch has spent squashing
system.switch_cpus6.fetch.BlockedCycles       9876706                       # Number of cycles fetch has spent blocked
system.switch_cpus6.fetch.CacheLines         12328204                       # Number of cache lines fetched
system.switch_cpus6.fetch.IcacheSquashes      1981801                       # Number of outstanding Icache misses that were squashed
system.switch_cpus6.fetch.rateDist::samples    238207644                       # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::mean     0.645514                       # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::stdev     2.016879                       # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::0       212119458     89.05%     89.05% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::1         1600036      0.67%     89.72% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::2         2019627      0.85%     90.57% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::3         3217292      1.35%     91.92% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::4         1342804      0.56%     92.48% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::5         1731564      0.73%     93.21% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::6         2021990      0.85%     94.06% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::7          924798      0.39%     94.45% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::8        13230075      5.55%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::total    238207644                       # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.branchRate         0.089571                       # Number of branch fetches per cycle
system.switch_cpus6.fetch.rate               0.491495                       # Number of inst fetches per cycle
system.switch_cpus6.decode.IdleCycles       197410702                       # Number of cycles decode is idle
system.switch_cpus6.decode.BlockedCycles     11153455                       # Number of cycles decode is blocked
system.switch_cpus6.decode.RunCycles         25964141                       # Number of cycles decode is running
system.switch_cpus6.decode.UnblockCycles        12021                       # Number of cycles decode is unblocking
system.switch_cpus6.decode.SquashCycles       3667318                       # Number of cycles decode is squashing
system.switch_cpus6.decode.BranchResolved      3470826                       # Number of times decode resolved a branch
system.switch_cpus6.decode.BranchMispred          442                       # Number of times decode detected a branch misprediction
system.switch_cpus6.decode.DecodedInsts     152937442                       # Number of instructions handled by decode
system.switch_cpus6.decode.SquashedInsts         2445                       # Number of squashed instructions handled by decode
system.switch_cpus6.rename.SquashCycles       3667318                       # Number of cycles rename is squashing
system.switch_cpus6.rename.IdleCycles       197610240                       # Number of cycles rename is idle
system.switch_cpus6.rename.BlockCycles         635162                       # Number of cycles rename is blocking
system.switch_cpus6.rename.serializeStallCycles      9964153                       # count of cycles rename stalled for serializing inst
system.switch_cpus6.rename.RunCycles         25776967                       # Number of cycles rename is running
system.switch_cpus6.rename.UnblockCycles       553798                       # Number of cycles rename is unblocking
system.switch_cpus6.rename.RenamedInsts     151991520                       # Number of instructions processed by rename
system.switch_cpus6.rename.ROBFullEvents          142                       # Number of times rename has blocked due to ROB full
system.switch_cpus6.rename.IQFullEvents         80095                       # Number of times rename has blocked due to IQ full
system.switch_cpus6.rename.LSQFullEvents       386839                       # Number of times rename has blocked due to LSQ full
system.switch_cpus6.rename.RenamedOperands    212316628                       # Number of destination operands rename has renamed
system.switch_cpus6.rename.RenameLookups    706849781                       # Number of register rename lookups that rename has made
system.switch_cpus6.rename.int_rename_lookups    706849781                       # Number of integer rename lookups
system.switch_cpus6.rename.CommittedMaps    177803690                       # Number of HB maps that are committed
system.switch_cpus6.rename.UndoneMaps        34512938                       # Number of HB maps that are undone due to squashing
system.switch_cpus6.rename.serializingInsts        37571                       # count of serializing insts renamed
system.switch_cpus6.rename.tempSerializingInsts        19936                       # count of temporary serializing insts renamed
system.switch_cpus6.rename.skidInsts          1949624                       # count of insts added to the skid buffer
system.switch_cpus6.memDep0.insertedLoads     14211970                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus6.memDep0.insertedStores      7441114                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus6.memDep0.conflictingLoads        82624                       # Number of conflicting loads.
system.switch_cpus6.memDep0.conflictingStores      1683460                       # Number of conflicting stores.
system.switch_cpus6.iq.iqInstsAdded         148410579                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus6.iq.iqNonSpecInstsAdded        37705                       # Number of non-speculative instructions added to the IQ
system.switch_cpus6.iq.iqInstsIssued        142439787                       # Number of instructions issued
system.switch_cpus6.iq.iqSquashedInstsIssued       142057                       # Number of squashed instructions issued
system.switch_cpus6.iq.iqSquashedInstsExamined     17903820                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus6.iq.iqSquashedOperandsExamined     36369474                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus6.iq.iqSquashedNonSpecRemoved         2137                       # Number of squashed non-spec instructions that were removed
system.switch_cpus6.iq.issued_per_cycle::samples    238207644                       # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::mean     0.597965                       # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::stdev     1.319875                       # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::0    177844182     74.66%     74.66% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::1     27541918     11.56%     86.22% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::2     11252032      4.72%     90.95% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::3      6302690      2.65%     93.59% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::4      8548158      3.59%     97.18% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::5      2629742      1.10%     98.28% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::6      2586966      1.09%     99.37% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::7      1393051      0.58%     99.95% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::8       108905      0.05%    100.00% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::total    238207644                       # Number of insts issued each cycle
system.switch_cpus6.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::IntAlu         982096     79.16%     79.16% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::IntMult             0      0.00%     79.16% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::IntDiv              0      0.00%     79.16% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::FloatAdd            0      0.00%     79.16% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::FloatCmp            0      0.00%     79.16% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::FloatCvt            0      0.00%     79.16% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::FloatMult            0      0.00%     79.16% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::FloatDiv            0      0.00%     79.16% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::FloatSqrt            0      0.00%     79.16% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdAdd             0      0.00%     79.16% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdAddAcc            0      0.00%     79.16% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdAlu             0      0.00%     79.16% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdCmp             0      0.00%     79.16% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdCvt             0      0.00%     79.16% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdMisc            0      0.00%     79.16% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdMult            0      0.00%     79.16% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdMultAcc            0      0.00%     79.16% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdShift            0      0.00%     79.16% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdShiftAcc            0      0.00%     79.16% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdSqrt            0      0.00%     79.16% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatAdd            0      0.00%     79.16% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatAlu            0      0.00%     79.16% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatCmp            0      0.00%     79.16% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatCvt            0      0.00%     79.16% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatDiv            0      0.00%     79.16% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatMisc            0      0.00%     79.16% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatMult            0      0.00%     79.16% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatMultAcc            0      0.00%     79.16% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatSqrt            0      0.00%     79.16% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::MemRead        131567     10.60%     89.76% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::MemWrite       127011     10.24%    100.00% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus6.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::IntAlu    120001437     84.25%     84.25% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::IntMult      1948173      1.37%     85.61% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::IntDiv            0      0.00%     85.61% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::FloatAdd            0      0.00%     85.61% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::FloatCmp            0      0.00%     85.61% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::FloatCvt            0      0.00%     85.61% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::FloatMult            0      0.00%     85.61% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::FloatDiv            0      0.00%     85.61% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::FloatSqrt            0      0.00%     85.61% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdAdd            0      0.00%     85.61% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdAddAcc            0      0.00%     85.61% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdAlu            0      0.00%     85.61% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdCmp            0      0.00%     85.61% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdCvt            0      0.00%     85.61% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdMisc            0      0.00%     85.61% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdMult            0      0.00%     85.61% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdMultAcc            0      0.00%     85.61% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdShift            0      0.00%     85.61% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdShiftAcc            0      0.00%     85.61% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdSqrt            0      0.00%     85.61% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatAdd            0      0.00%     85.61% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatAlu            0      0.00%     85.61% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatCmp            0      0.00%     85.61% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatCvt            0      0.00%     85.61% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatDiv            0      0.00%     85.61% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatMisc        17634      0.01%     85.63% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatMult            0      0.00%     85.63% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.63% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatSqrt            0      0.00%     85.63% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::MemRead     13054999      9.17%     94.79% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::MemWrite      7417544      5.21%    100.00% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::total     142439787                       # Type of FU issued
system.switch_cpus6.iq.rate                  0.559431                       # Inst issue rate
system.switch_cpus6.iq.fu_busy_cnt            1240674                       # FU busy when requested
system.switch_cpus6.iq.fu_busy_rate          0.008710                       # FU busy rate (busy events/executed inst)
system.switch_cpus6.iq.int_inst_queue_reads    524469949                       # Number of integer instruction queue reads
system.switch_cpus6.iq.int_inst_queue_writes    166352780                       # Number of integer instruction queue writes
system.switch_cpus6.iq.int_inst_queue_wakeup_accesses    138739322                       # Number of integer instruction queue wakeup accesses
system.switch_cpus6.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus6.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus6.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus6.iq.int_alu_accesses     143680461                       # Number of integer alu accesses
system.switch_cpus6.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus6.iew.lsq.thread0.forwLoads       104378                       # Number of loads that had data forwarded from stores
system.switch_cpus6.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus6.iew.lsq.thread0.squashedLoads      2655469                       # Number of loads squashed
system.switch_cpus6.iew.lsq.thread0.ignoredResponses           67                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus6.iew.lsq.thread0.memOrderViolation          679                       # Number of memory ordering violations
system.switch_cpus6.iew.lsq.thread0.squashedStores        97478                       # Number of stores squashed
system.switch_cpus6.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus6.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus6.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus6.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus6.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus6.iew.iewSquashCycles       3667318                       # Number of cycles IEW is squashing
system.switch_cpus6.iew.iewBlockCycles         483935                       # Number of cycles IEW is blocking
system.switch_cpus6.iew.iewUnblockCycles        61590                       # Number of cycles IEW is unblocking
system.switch_cpus6.iew.iewDispatchedInsts    148448287                       # Number of instructions dispatched to IQ
system.switch_cpus6.iew.iewDispSquashedInsts       114992                       # Number of squashed instructions skipped by dispatch
system.switch_cpus6.iew.iewDispLoadInsts     14211970                       # Number of dispatched load instructions
system.switch_cpus6.iew.iewDispStoreInsts      7441114                       # Number of dispatched store instructions
system.switch_cpus6.iew.iewDispNonSpecInsts        19937                       # Number of dispatched non-speculative instructions
system.switch_cpus6.iew.iewIQFullEvents         53866                       # Number of times the IQ has become full, causing a stall
system.switch_cpus6.iew.iewLSQFullEvents           63                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus6.iew.memOrderViolationEvents          679                       # Number of memory order violations
system.switch_cpus6.iew.predictedTakenIncorrect      1233036                       # Number of branches that were predicted taken incorrectly
system.switch_cpus6.iew.predictedNotTakenIncorrect      1157017                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus6.iew.branchMispredicts      2390053                       # Number of branch mispredicts detected at execute
system.switch_cpus6.iew.iewExecutedInsts    139963584                       # Number of executed instructions
system.switch_cpus6.iew.iewExecLoadInsts     12841244                       # Number of load instructions executed
system.switch_cpus6.iew.iewExecSquashedInsts      2476203                       # Number of squashed instructions skipped in execute
system.switch_cpus6.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus6.iew.exec_nop                    3                       # number of nop insts executed
system.switch_cpus6.iew.exec_refs            20258347                       # number of memory reference insts executed
system.switch_cpus6.iew.exec_branches        19795992                       # Number of branches executed
system.switch_cpus6.iew.exec_stores           7417103                       # Number of stores executed
system.switch_cpus6.iew.exec_rate            0.549706                       # Inst execution rate
system.switch_cpus6.iew.wb_sent             138739601                       # cumulative count of insts sent to commit
system.switch_cpus6.iew.wb_count            138739322                       # cumulative count of insts written-back
system.switch_cpus6.iew.wb_producers         83123213                       # num instructions producing a value
system.switch_cpus6.iew.wb_consumers        223299479                       # num instructions consuming a value
system.switch_cpus6.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus6.iew.wb_rate              0.544897                       # insts written-back per cycle
system.switch_cpus6.iew.wb_fanout            0.372250                       # average fanout of values written-back
system.switch_cpus6.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus6.commit.commitCommittedInsts    103442779                       # The number of committed instructions
system.switch_cpus6.commit.commitCommittedOps    127465923                       # The number of committed instructions
system.switch_cpus6.commit.commitSquashedInsts     20982931                       # The number of squashed insts skipped by commit
system.switch_cpus6.commit.commitNonSpecStalls        35568                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus6.commit.branchMispredicts      2091967                       # The number of times a branch was mispredicted
system.switch_cpus6.commit.committed_per_cycle::samples    234540326                       # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::mean     0.543471                       # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::stdev     1.363446                       # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::0    180589985     77.00%     77.00% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::1     27339100     11.66%     88.65% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::2      9927946      4.23%     92.89% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::3      4948828      2.11%     95.00% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::4      4524039      1.93%     96.93% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::5      1902020      0.81%     97.74% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::6      1876765      0.80%     98.54% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::7       895543      0.38%     98.92% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::8      2536100      1.08%    100.00% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::total    234540326                       # Number of insts commited each cycle
system.switch_cpus6.commit.committedInsts    103442779                       # Number of instructions committed
system.switch_cpus6.commit.committedOps     127465923                       # Number of ops (including micro ops) committed
system.switch_cpus6.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus6.commit.refs              18900137                       # Number of memory references committed
system.switch_cpus6.commit.loads             11556501                       # Number of loads committed
system.switch_cpus6.commit.membars              17744                       # Number of memory barriers committed
system.switch_cpus6.commit.branches          18476118                       # Number of branches committed
system.switch_cpus6.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus6.commit.int_insts        114760708                       # Number of committed integer instructions.
system.switch_cpus6.commit.function_calls      2632206                       # Number of function calls committed.
system.switch_cpus6.commit.bw_lim_events      2536100                       # number cycles where commit BW limit reached
system.switch_cpus6.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus6.rob.rob_reads           380452365                       # The number of ROB reads
system.switch_cpus6.rob.rob_writes          300565041                       # The number of ROB writes
system.switch_cpus6.timesIdled                3008735                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus6.idleCycles               16407830                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus6.committedInsts          103442779                       # Number of Instructions Simulated
system.switch_cpus6.committedOps            127465923                       # Number of Ops (including micro ops) Simulated
system.switch_cpus6.committedInsts_total    103442779                       # Number of Instructions Simulated
system.switch_cpus6.cpi                      2.461414                       # CPI: Cycles Per Instruction
system.switch_cpus6.cpi_total                2.461414                       # CPI: Total CPI of All Threads
system.switch_cpus6.ipc                      0.406271                       # IPC: Instructions Per Cycle
system.switch_cpus6.ipc_total                0.406271                       # IPC: Total IPC of All Threads
system.switch_cpus6.int_regfile_reads       629803952                       # number of integer regfile reads
system.switch_cpus6.int_regfile_writes      193873832                       # number of integer regfile writes
system.switch_cpus6.misc_regfile_reads      141474804                       # number of misc regfile reads
system.switch_cpus6.misc_regfile_writes         35538                       # number of misc regfile writes
system.switch_cpus7.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus7.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus7.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus7.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus7.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus7.dtb.write_misses                0                       # DTB write misses
system.switch_cpus7.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus7.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus7.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus7.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus7.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus7.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus7.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus7.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus7.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus7.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus7.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus7.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus7.dtb.hits                        0                       # DTB hits
system.switch_cpus7.dtb.misses                      0                       # DTB misses
system.switch_cpus7.dtb.accesses                    0                       # DTB accesses
system.switch_cpus7.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus7.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus7.itb.read_hits                   0                       # DTB read hits
system.switch_cpus7.itb.read_misses                 0                       # DTB read misses
system.switch_cpus7.itb.write_hits                  0                       # DTB write hits
system.switch_cpus7.itb.write_misses                0                       # DTB write misses
system.switch_cpus7.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus7.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus7.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus7.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus7.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus7.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus7.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus7.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus7.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus7.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus7.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus7.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus7.itb.hits                        0                       # DTB hits
system.switch_cpus7.itb.misses                      0                       # DTB misses
system.switch_cpus7.itb.accesses                    0                       # DTB accesses
system.cpu7.workload.num_syscalls                  49                       # Number of system calls
system.switch_cpus7.numCycles               254615474                       # number of cpu cycles simulated
system.switch_cpus7.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus7.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus7.BPredUnit.lookups        19712432                       # Number of BP lookups
system.switch_cpus7.BPredUnit.condPredicted     16123421                       # Number of conditional branches predicted
system.switch_cpus7.BPredUnit.condIncorrect      1927905                       # Number of conditional branches incorrect
system.switch_cpus7.BPredUnit.BTBLookups      8216051                       # Number of BTB lookups
system.switch_cpus7.BPredUnit.BTBHits         7783824                       # Number of BTB hits
system.switch_cpus7.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus7.BPredUnit.usedRAS         2028103                       # Number of times the RAS was used to get a target.
system.switch_cpus7.BPredUnit.RASInCorrect        85687                       # Number of incorrect RAS predictions.
system.switch_cpus7.fetch.icacheStallCycles    191372943                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus7.fetch.Insts             111844544                       # Number of instructions fetch has processed
system.switch_cpus7.fetch.Branches           19712432                       # Number of branches that fetch encountered
system.switch_cpus7.fetch.predictedBranches      9811927                       # Number of branches that fetch has predicted taken
system.switch_cpus7.fetch.Cycles             23446429                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus7.fetch.SquashCycles        5595916                       # Number of cycles fetch has spent squashing
system.switch_cpus7.fetch.BlockedCycles       5187451                       # Number of cycles fetch has spent blocked
system.switch_cpus7.fetch.PendingTrapStallCycles           23                       # Number of stall cycles due to pending traps
system.switch_cpus7.fetch.CacheLines         11769258                       # Number of cache lines fetched
system.switch_cpus7.fetch.IcacheSquashes      1941437                       # Number of outstanding Icache misses that were squashed
system.switch_cpus7.fetch.rateDist::samples    223632854                       # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::mean     0.611130                       # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::stdev     1.960187                       # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::0       200186425     89.52%     89.52% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::1         1273464      0.57%     90.09% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::2         2012826      0.90%     90.99% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::3         3199407      1.43%     92.42% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::4         1322102      0.59%     93.01% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::5         1480510      0.66%     93.67% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::6         1577907      0.71%     94.37% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::7         1028641      0.46%     94.83% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::8        11551572      5.17%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::total    223632854                       # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.branchRate         0.077420                       # Number of branch fetches per cycle
system.switch_cpus7.fetch.rate               0.439268                       # Number of inst fetches per cycle
system.switch_cpus7.decode.IdleCycles       189610670                       # Number of cycles decode is idle
system.switch_cpus7.decode.BlockedCycles      6964004                       # Number of cycles decode is blocked
system.switch_cpus7.decode.RunCycles         23373671                       # Number of cycles decode is running
system.switch_cpus7.decode.UnblockCycles        58950                       # Number of cycles decode is unblocking
system.switch_cpus7.decode.SquashCycles       3625555                       # Number of cycles decode is squashing
system.switch_cpus7.decode.BranchResolved      3229972                       # Number of times decode resolved a branch
system.switch_cpus7.decode.BranchMispred          454                       # Number of times decode detected a branch misprediction
system.switch_cpus7.decode.DecodedInsts     136583679                       # Number of instructions handled by decode
system.switch_cpus7.decode.SquashedInsts         2955                       # Number of squashed instructions handled by decode
system.switch_cpus7.rename.SquashCycles       3625555                       # Number of cycles rename is squashing
system.switch_cpus7.rename.IdleCycles       189899541                       # Number of cycles rename is idle
system.switch_cpus7.rename.BlockCycles        1806136                       # Number of cycles rename is blocking
system.switch_cpus7.rename.serializeStallCycles      4326185                       # count of cycles rename stalled for serializing inst
system.switch_cpus7.rename.RunCycles         23147303                       # Number of cycles rename is running
system.switch_cpus7.rename.UnblockCycles       828130                       # Number of cycles rename is unblocking
system.switch_cpus7.rename.RenamedInsts     136501735                       # Number of instructions processed by rename
system.switch_cpus7.rename.ROBFullEvents        21044                       # Number of times rename has blocked due to ROB full
system.switch_cpus7.rename.IQFullEvents        231951                       # Number of times rename has blocked due to IQ full
system.switch_cpus7.rename.LSQFullEvents       311902                       # Number of times rename has blocked due to LSQ full
system.switch_cpus7.rename.FullRegisterEvents        39048                       # Number of times there has been no free registers
system.switch_cpus7.rename.RenamedOperands    189520399                       # Number of destination operands rename has renamed
system.switch_cpus7.rename.RenameLookups    634994473                       # Number of register rename lookups that rename has made
system.switch_cpus7.rename.int_rename_lookups    634994473                       # Number of integer rename lookups
system.switch_cpus7.rename.CommittedMaps    161857230                       # Number of HB maps that are committed
system.switch_cpus7.rename.UndoneMaps        27663153                       # Number of HB maps that are undone due to squashing
system.switch_cpus7.rename.serializingInsts        34689                       # count of serializing insts renamed
system.switch_cpus7.rename.tempSerializingInsts        19036                       # count of temporary serializing insts renamed
system.switch_cpus7.rename.skidInsts          2498418                       # count of insts added to the skid buffer
system.switch_cpus7.memDep0.insertedLoads     13010324                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus7.memDep0.insertedStores      6989344                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus7.memDep0.conflictingLoads       209785                       # Number of conflicting loads.
system.switch_cpus7.memDep0.conflictingStores      1586238                       # Number of conflicting stores.
system.switch_cpus7.iq.iqInstsAdded         136314017                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus7.iq.iqNonSpecInstsAdded        34781                       # Number of non-speculative instructions added to the IQ
system.switch_cpus7.iq.iqInstsIssued        129059544                       # Number of instructions issued
system.switch_cpus7.iq.iqSquashedInstsIssued       160005                       # Number of squashed instructions issued
system.switch_cpus7.iq.iqSquashedInstsExamined     17162294                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus7.iq.iqSquashedOperandsExamined     38274337                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus7.iq.iqSquashedNonSpecRemoved         3216                       # Number of squashed non-spec instructions that were removed
system.switch_cpus7.iq.issued_per_cycle::samples    223632854                       # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::mean     0.577105                       # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::stdev     1.269426                       # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::0    169201291     75.66%     75.66% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::1     21857074      9.77%     85.43% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::2     11950391      5.34%     90.78% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::3      8138318      3.64%     94.42% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::4      7608257      3.40%     97.82% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::5      2188786      0.98%     98.80% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::6      1709808      0.76%     99.56% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::7       580504      0.26%     99.82% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::8       398425      0.18%    100.00% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::total    223632854                       # Number of insts issued each cycle
system.switch_cpus7.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::IntAlu          30000     12.60%     12.60% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::IntMult             0      0.00%     12.60% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::IntDiv              0      0.00%     12.60% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::FloatAdd            0      0.00%     12.60% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::FloatCmp            0      0.00%     12.60% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::FloatCvt            0      0.00%     12.60% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::FloatMult            0      0.00%     12.60% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::FloatDiv            0      0.00%     12.60% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::FloatSqrt            0      0.00%     12.60% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdAdd             0      0.00%     12.60% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdAddAcc            0      0.00%     12.60% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdAlu             0      0.00%     12.60% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdCmp             0      0.00%     12.60% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdCvt             0      0.00%     12.60% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdMisc            0      0.00%     12.60% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdMult            0      0.00%     12.60% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdMultAcc            0      0.00%     12.60% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdShift            0      0.00%     12.60% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdShiftAcc            0      0.00%     12.60% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdSqrt            0      0.00%     12.60% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatAdd            0      0.00%     12.60% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatAlu            0      0.00%     12.60% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatCmp            0      0.00%     12.60% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatCvt            0      0.00%     12.60% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatDiv            0      0.00%     12.60% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatMisc            0      0.00%     12.60% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatMult            0      0.00%     12.60% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatMultAcc            0      0.00%     12.60% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatSqrt            0      0.00%     12.60% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::MemRead         91577     38.47%     51.07% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::MemWrite       116472     48.93%    100.00% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus7.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::IntAlu    108121146     83.78%     83.78% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::IntMult      2038927      1.58%     85.36% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::IntDiv            0      0.00%     85.36% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::FloatAdd            0      0.00%     85.36% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::FloatCmp            0      0.00%     85.36% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::FloatCvt            0      0.00%     85.36% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::FloatMult            0      0.00%     85.36% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::FloatDiv            0      0.00%     85.36% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::FloatSqrt            0      0.00%     85.36% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdAdd            0      0.00%     85.36% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdAddAcc            0      0.00%     85.36% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdAlu            0      0.00%     85.36% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdCmp            0      0.00%     85.36% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdCvt            0      0.00%     85.36% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdMisc            0      0.00%     85.36% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdMult            0      0.00%     85.36% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdMultAcc            0      0.00%     85.36% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdShift            0      0.00%     85.36% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdShiftAcc            0      0.00%     85.36% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdSqrt            0      0.00%     85.36% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatAdd            0      0.00%     85.36% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatAlu            0      0.00%     85.36% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatCmp            0      0.00%     85.36% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatCvt            0      0.00%     85.36% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatDiv            0      0.00%     85.36% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatMisc        15649      0.01%     85.37% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatMult            0      0.00%     85.37% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.37% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatSqrt            0      0.00%     85.37% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::MemRead     11928775      9.24%     94.61% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::MemWrite      6955047      5.39%    100.00% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::total     129059544                       # Type of FU issued
system.switch_cpus7.iq.rate                  0.506880                       # Inst issue rate
system.switch_cpus7.iq.fu_busy_cnt             238049                       # FU busy when requested
system.switch_cpus7.iq.fu_busy_rate          0.001844                       # FU busy rate (busy events/executed inst)
system.switch_cpus7.iq.int_inst_queue_reads    482149996                       # Number of integer instruction queue reads
system.switch_cpus7.iq.int_inst_queue_writes    153512486                       # Number of integer instruction queue writes
system.switch_cpus7.iq.int_inst_queue_wakeup_accesses    126983624                       # Number of integer instruction queue wakeup accesses
system.switch_cpus7.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus7.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus7.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus7.iq.int_alu_accesses     129297593                       # Number of integer alu accesses
system.switch_cpus7.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus7.iew.lsq.thread0.forwLoads       388320                       # Number of loads that had data forwarded from stores
system.switch_cpus7.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus7.iew.lsq.thread0.squashedLoads      2327424                       # Number of loads squashed
system.switch_cpus7.iew.lsq.thread0.ignoredResponses          424                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus7.iew.lsq.thread0.memOrderViolation         1420                       # Number of memory ordering violations
system.switch_cpus7.iew.lsq.thread0.squashedStores       198192                       # Number of stores squashed
system.switch_cpus7.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus7.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus7.iew.lsq.thread0.rescheduledLoads         8025                       # Number of loads that were rescheduled
system.switch_cpus7.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus7.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus7.iew.iewSquashCycles       3625555                       # Number of cycles IEW is squashing
system.switch_cpus7.iew.iewBlockCycles        1159889                       # Number of cycles IEW is blocking
system.switch_cpus7.iew.iewUnblockCycles       115866                       # Number of cycles IEW is unblocking
system.switch_cpus7.iew.iewDispatchedInsts    136348931                       # Number of instructions dispatched to IQ
system.switch_cpus7.iew.iewDispSquashedInsts        56045                       # Number of squashed instructions skipped by dispatch
system.switch_cpus7.iew.iewDispLoadInsts     13010324                       # Number of dispatched load instructions
system.switch_cpus7.iew.iewDispStoreInsts      6989344                       # Number of dispatched store instructions
system.switch_cpus7.iew.iewDispNonSpecInsts        19014                       # Number of dispatched non-speculative instructions
system.switch_cpus7.iew.iewIQFullEvents         85248                       # Number of times the IQ has become full, causing a stall
system.switch_cpus7.iew.iewLSQFullEvents           27                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus7.iew.memOrderViolationEvents         1420                       # Number of memory order violations
system.switch_cpus7.iew.predictedTakenIncorrect      1129251                       # Number of branches that were predicted taken incorrectly
system.switch_cpus7.iew.predictedNotTakenIncorrect      1097799                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus7.iew.branchMispredicts      2227050                       # Number of branch mispredicts detected at execute
system.switch_cpus7.iew.iewExecutedInsts    127219345                       # Number of executed instructions
system.switch_cpus7.iew.iewExecLoadInsts     11217446                       # Number of load instructions executed
system.switch_cpus7.iew.iewExecSquashedInsts      1840199                       # Number of squashed instructions skipped in execute
system.switch_cpus7.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus7.iew.exec_nop                  133                       # number of nop insts executed
system.switch_cpus7.iew.exec_refs            18170853                       # number of memory reference insts executed
system.switch_cpus7.iew.exec_branches        17906409                       # Number of branches executed
system.switch_cpus7.iew.exec_stores           6953407                       # Number of stores executed
system.switch_cpus7.iew.exec_rate            0.499653                       # Inst execution rate
system.switch_cpus7.iew.wb_sent             126984454                       # cumulative count of insts sent to commit
system.switch_cpus7.iew.wb_count            126983624                       # cumulative count of insts written-back
system.switch_cpus7.iew.wb_producers         74248892                       # num instructions producing a value
system.switch_cpus7.iew.wb_consumers        193976571                       # num instructions consuming a value
system.switch_cpus7.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus7.iew.wb_rate              0.498727                       # insts written-back per cycle
system.switch_cpus7.iew.wb_fanout            0.382772                       # average fanout of values written-back
system.switch_cpus7.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus7.commit.commitCommittedInsts     95074350                       # The number of committed instructions
system.switch_cpus7.commit.commitCommittedOps    116537286                       # The number of committed instructions
system.switch_cpus7.commit.commitSquashedInsts     19811866                       # The number of squashed insts skipped by commit
system.switch_cpus7.commit.commitNonSpecStalls        31565                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus7.commit.branchMispredicts      1968513                       # The number of times a branch was mispredicted
system.switch_cpus7.commit.committed_per_cycle::samples    220007299                       # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::mean     0.529697                       # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::stdev     1.382834                       # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::0    172695834     78.50%     78.50% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::1     22913666     10.41%     88.91% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::2      8921817      4.06%     92.97% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::3      4804097      2.18%     95.15% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::4      3597125      1.64%     96.78% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::5      2009866      0.91%     97.70% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::6      1240693      0.56%     98.26% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::7      1107901      0.50%     98.77% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::8      2716300      1.23%    100.00% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::total    220007299                       # Number of insts commited each cycle
system.switch_cpus7.commit.committedInsts     95074350                       # Number of instructions committed
system.switch_cpus7.commit.committedOps     116537286                       # Number of ops (including micro ops) committed
system.switch_cpus7.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus7.commit.refs              17474049                       # Number of memory references committed
system.switch_cpus7.commit.loads             10682897                       # Number of loads committed
system.switch_cpus7.commit.membars              15748                       # Number of memory barriers committed
system.switch_cpus7.commit.branches          16728450                       # Number of branches committed
system.switch_cpus7.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus7.commit.int_insts        105008845                       # Number of committed integer instructions.
system.switch_cpus7.commit.function_calls      2367446                       # Number of function calls committed.
system.switch_cpus7.commit.bw_lim_events      2716300                       # number cycles where commit BW limit reached
system.switch_cpus7.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus7.rob.rob_reads           353639514                       # The number of ROB reads
system.switch_cpus7.rob.rob_writes          276324068                       # The number of ROB writes
system.switch_cpus7.timesIdled                3092643                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus7.idleCycles               30982620                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus7.committedInsts           95074350                       # Number of Instructions Simulated
system.switch_cpus7.committedOps            116537286                       # Number of Ops (including micro ops) Simulated
system.switch_cpus7.committedInsts_total     95074350                       # Number of Instructions Simulated
system.switch_cpus7.cpi                      2.678067                       # CPI: Cycles Per Instruction
system.switch_cpus7.cpi_total                2.678067                       # CPI: Total CPI of All Threads
system.switch_cpus7.ipc                      0.373404                       # IPC: Instructions Per Cycle
system.switch_cpus7.ipc_total                0.373404                       # IPC: Total IPC of All Threads
system.switch_cpus7.int_regfile_reads       573699657                       # number of integer regfile reads
system.switch_cpus7.int_regfile_writes      176030409                       # number of integer regfile writes
system.switch_cpus7.misc_regfile_reads      127390215                       # number of misc regfile reads
system.switch_cpus7.misc_regfile_writes         31536                       # number of misc regfile writes
system.l20.replacements                          8455                       # number of replacements
system.l20.tagsinuse                      4095.359030                       # Cycle average of tags in use
system.l20.total_refs                          304346                       # Total number of references to valid blocks.
system.l20.sampled_refs                         12551                       # Sample count of references to valid blocks.
system.l20.avg_refs                         24.248745                       # Average number of references to valid blocks.
system.l20.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l20.occ_blocks::writebacks           78.588067                       # Average occupied blocks per requestor
system.l20.occ_blocks::switch_cpus0.inst    11.826917                       # Average occupied blocks per requestor
system.l20.occ_blocks::switch_cpus0.data  2482.727042                       # Average occupied blocks per requestor
system.l20.occ_blocks::cpu0.data          1522.217003                       # Average occupied blocks per requestor
system.l20.occ_percent::writebacks           0.019187                       # Average percentage of cache occupancy
system.l20.occ_percent::switch_cpus0.inst     0.002887                       # Average percentage of cache occupancy
system.l20.occ_percent::switch_cpus0.data     0.606135                       # Average percentage of cache occupancy
system.l20.occ_percent::cpu0.data            0.371635                       # Average percentage of cache occupancy
system.l20.occ_percent::total                0.999844                       # Average percentage of cache occupancy
system.l20.ReadReq_hits::switch_cpus0.inst            2                       # number of ReadReq hits
system.l20.ReadReq_hits::switch_cpus0.data        32300                       # number of ReadReq hits
system.l20.ReadReq_hits::total                  32302                       # number of ReadReq hits
system.l20.Writeback_hits::writebacks           10010                       # number of Writeback hits
system.l20.Writeback_hits::total                10010                       # number of Writeback hits
system.l20.ReadExReq_hits::switch_cpus0.data          155                       # number of ReadExReq hits
system.l20.ReadExReq_hits::total                  155                       # number of ReadExReq hits
system.l20.demand_hits::switch_cpus0.inst            2                       # number of demand (read+write) hits
system.l20.demand_hits::switch_cpus0.data        32455                       # number of demand (read+write) hits
system.l20.demand_hits::total                   32457                       # number of demand (read+write) hits
system.l20.overall_hits::switch_cpus0.inst            2                       # number of overall hits
system.l20.overall_hits::switch_cpus0.data        32455                       # number of overall hits
system.l20.overall_hits::total                  32457                       # number of overall hits
system.l20.ReadReq_misses::switch_cpus0.inst           39                       # number of ReadReq misses
system.l20.ReadReq_misses::switch_cpus0.data         8415                       # number of ReadReq misses
system.l20.ReadReq_misses::total                 8454                       # number of ReadReq misses
system.l20.demand_misses::switch_cpus0.inst           39                       # number of demand (read+write) misses
system.l20.demand_misses::switch_cpus0.data         8415                       # number of demand (read+write) misses
system.l20.demand_misses::total                  8454                       # number of demand (read+write) misses
system.l20.overall_misses::switch_cpus0.inst           39                       # number of overall misses
system.l20.overall_misses::switch_cpus0.data         8415                       # number of overall misses
system.l20.overall_misses::total                 8454                       # number of overall misses
system.l20.ReadReq_miss_latency::switch_cpus0.inst     35440380                       # number of ReadReq miss cycles
system.l20.ReadReq_miss_latency::switch_cpus0.data   3822295514                       # number of ReadReq miss cycles
system.l20.ReadReq_miss_latency::total     3857735894                       # number of ReadReq miss cycles
system.l20.demand_miss_latency::switch_cpus0.inst     35440380                       # number of demand (read+write) miss cycles
system.l20.demand_miss_latency::switch_cpus0.data   3822295514                       # number of demand (read+write) miss cycles
system.l20.demand_miss_latency::total      3857735894                       # number of demand (read+write) miss cycles
system.l20.overall_miss_latency::switch_cpus0.inst     35440380                       # number of overall miss cycles
system.l20.overall_miss_latency::switch_cpus0.data   3822295514                       # number of overall miss cycles
system.l20.overall_miss_latency::total     3857735894                       # number of overall miss cycles
system.l20.ReadReq_accesses::switch_cpus0.inst           41                       # number of ReadReq accesses(hits+misses)
system.l20.ReadReq_accesses::switch_cpus0.data        40715                       # number of ReadReq accesses(hits+misses)
system.l20.ReadReq_accesses::total              40756                       # number of ReadReq accesses(hits+misses)
system.l20.Writeback_accesses::writebacks        10010                       # number of Writeback accesses(hits+misses)
system.l20.Writeback_accesses::total            10010                       # number of Writeback accesses(hits+misses)
system.l20.ReadExReq_accesses::switch_cpus0.data          155                       # number of ReadExReq accesses(hits+misses)
system.l20.ReadExReq_accesses::total              155                       # number of ReadExReq accesses(hits+misses)
system.l20.demand_accesses::switch_cpus0.inst           41                       # number of demand (read+write) accesses
system.l20.demand_accesses::switch_cpus0.data        40870                       # number of demand (read+write) accesses
system.l20.demand_accesses::total               40911                       # number of demand (read+write) accesses
system.l20.overall_accesses::switch_cpus0.inst           41                       # number of overall (read+write) accesses
system.l20.overall_accesses::switch_cpus0.data        40870                       # number of overall (read+write) accesses
system.l20.overall_accesses::total              40911                       # number of overall (read+write) accesses
system.l20.ReadReq_miss_rate::switch_cpus0.inst     0.951220                       # miss rate for ReadReq accesses
system.l20.ReadReq_miss_rate::switch_cpus0.data     0.206681                       # miss rate for ReadReq accesses
system.l20.ReadReq_miss_rate::total          0.207430                       # miss rate for ReadReq accesses
system.l20.demand_miss_rate::switch_cpus0.inst     0.951220                       # miss rate for demand accesses
system.l20.demand_miss_rate::switch_cpus0.data     0.205897                       # miss rate for demand accesses
system.l20.demand_miss_rate::total           0.206644                       # miss rate for demand accesses
system.l20.overall_miss_rate::switch_cpus0.inst     0.951220                       # miss rate for overall accesses
system.l20.overall_miss_rate::switch_cpus0.data     0.205897                       # miss rate for overall accesses
system.l20.overall_miss_rate::total          0.206644                       # miss rate for overall accesses
system.l20.ReadReq_avg_miss_latency::switch_cpus0.inst 908727.692308                       # average ReadReq miss latency
system.l20.ReadReq_avg_miss_latency::switch_cpus0.data 454224.065835                       # average ReadReq miss latency
system.l20.ReadReq_avg_miss_latency::total 456320.782352                       # average ReadReq miss latency
system.l20.demand_avg_miss_latency::switch_cpus0.inst 908727.692308                       # average overall miss latency
system.l20.demand_avg_miss_latency::switch_cpus0.data 454224.065835                       # average overall miss latency
system.l20.demand_avg_miss_latency::total 456320.782352                       # average overall miss latency
system.l20.overall_avg_miss_latency::switch_cpus0.inst 908727.692308                       # average overall miss latency
system.l20.overall_avg_miss_latency::switch_cpus0.data 454224.065835                       # average overall miss latency
system.l20.overall_avg_miss_latency::total 456320.782352                       # average overall miss latency
system.l20.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l20.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l20.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l20.blocked::no_targets                      0                       # number of cycles access was blocked
system.l20.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l20.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l20.fast_writes                              0                       # number of fast writes performed
system.l20.cache_copies                             0                       # number of cache copies performed
system.l20.writebacks::writebacks                4448                       # number of writebacks
system.l20.writebacks::total                     4448                       # number of writebacks
system.l20.ReadReq_mshr_hits::switch_cpus0.data            1                       # number of ReadReq MSHR hits
system.l20.ReadReq_mshr_hits::total                 1                       # number of ReadReq MSHR hits
system.l20.demand_mshr_hits::switch_cpus0.data            1                       # number of demand (read+write) MSHR hits
system.l20.demand_mshr_hits::total                  1                       # number of demand (read+write) MSHR hits
system.l20.overall_mshr_hits::switch_cpus0.data            1                       # number of overall MSHR hits
system.l20.overall_mshr_hits::total                 1                       # number of overall MSHR hits
system.l20.ReadReq_mshr_misses::switch_cpus0.inst           39                       # number of ReadReq MSHR misses
system.l20.ReadReq_mshr_misses::switch_cpus0.data         8414                       # number of ReadReq MSHR misses
system.l20.ReadReq_mshr_misses::total            8453                       # number of ReadReq MSHR misses
system.l20.demand_mshr_misses::switch_cpus0.inst           39                       # number of demand (read+write) MSHR misses
system.l20.demand_mshr_misses::switch_cpus0.data         8414                       # number of demand (read+write) MSHR misses
system.l20.demand_mshr_misses::total             8453                       # number of demand (read+write) MSHR misses
system.l20.overall_mshr_misses::switch_cpus0.inst           39                       # number of overall MSHR misses
system.l20.overall_mshr_misses::switch_cpus0.data         8414                       # number of overall MSHR misses
system.l20.overall_mshr_misses::total            8453                       # number of overall MSHR misses
system.l20.ReadReq_mshr_miss_latency::switch_cpus0.inst     32638401                       # number of ReadReq MSHR miss cycles
system.l20.ReadReq_mshr_miss_latency::switch_cpus0.data   3217277953                       # number of ReadReq MSHR miss cycles
system.l20.ReadReq_mshr_miss_latency::total   3249916354                       # number of ReadReq MSHR miss cycles
system.l20.demand_mshr_miss_latency::switch_cpus0.inst     32638401                       # number of demand (read+write) MSHR miss cycles
system.l20.demand_mshr_miss_latency::switch_cpus0.data   3217277953                       # number of demand (read+write) MSHR miss cycles
system.l20.demand_mshr_miss_latency::total   3249916354                       # number of demand (read+write) MSHR miss cycles
system.l20.overall_mshr_miss_latency::switch_cpus0.inst     32638401                       # number of overall MSHR miss cycles
system.l20.overall_mshr_miss_latency::switch_cpus0.data   3217277953                       # number of overall MSHR miss cycles
system.l20.overall_mshr_miss_latency::total   3249916354                       # number of overall MSHR miss cycles
system.l20.ReadReq_mshr_miss_rate::switch_cpus0.inst     0.951220                       # mshr miss rate for ReadReq accesses
system.l20.ReadReq_mshr_miss_rate::switch_cpus0.data     0.206656                       # mshr miss rate for ReadReq accesses
system.l20.ReadReq_mshr_miss_rate::total     0.207405                       # mshr miss rate for ReadReq accesses
system.l20.demand_mshr_miss_rate::switch_cpus0.inst     0.951220                       # mshr miss rate for demand accesses
system.l20.demand_mshr_miss_rate::switch_cpus0.data     0.205872                       # mshr miss rate for demand accesses
system.l20.demand_mshr_miss_rate::total      0.206619                       # mshr miss rate for demand accesses
system.l20.overall_mshr_miss_rate::switch_cpus0.inst     0.951220                       # mshr miss rate for overall accesses
system.l20.overall_mshr_miss_rate::switch_cpus0.data     0.205872                       # mshr miss rate for overall accesses
system.l20.overall_mshr_miss_rate::total     0.206619                       # mshr miss rate for overall accesses
system.l20.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 836882.076923                       # average ReadReq mshr miss latency
system.l20.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 382371.993463                       # average ReadReq mshr miss latency
system.l20.ReadReq_avg_mshr_miss_latency::total 384468.987815                       # average ReadReq mshr miss latency
system.l20.demand_avg_mshr_miss_latency::switch_cpus0.inst 836882.076923                       # average overall mshr miss latency
system.l20.demand_avg_mshr_miss_latency::switch_cpus0.data 382371.993463                       # average overall mshr miss latency
system.l20.demand_avg_mshr_miss_latency::total 384468.987815                       # average overall mshr miss latency
system.l20.overall_avg_mshr_miss_latency::switch_cpus0.inst 836882.076923                       # average overall mshr miss latency
system.l20.overall_avg_mshr_miss_latency::switch_cpus0.data 382371.993463                       # average overall mshr miss latency
system.l20.overall_avg_mshr_miss_latency::total 384468.987815                       # average overall mshr miss latency
system.l20.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.l21.replacements                         27525                       # number of replacements
system.l21.tagsinuse                      4095.910662                       # Cycle average of tags in use
system.l21.total_refs                          389910                       # Total number of references to valid blocks.
system.l21.sampled_refs                         31621                       # Sample count of references to valid blocks.
system.l21.avg_refs                         12.330730                       # Average number of references to valid blocks.
system.l21.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l21.occ_blocks::writebacks           10.064006                       # Average occupied blocks per requestor
system.l21.occ_blocks::switch_cpus1.inst     4.463648                       # Average occupied blocks per requestor
system.l21.occ_blocks::switch_cpus1.data  3345.281873                       # Average occupied blocks per requestor
system.l21.occ_blocks::cpu1.data           736.101135                       # Average occupied blocks per requestor
system.l21.occ_percent::writebacks           0.002457                       # Average percentage of cache occupancy
system.l21.occ_percent::switch_cpus1.inst     0.001090                       # Average percentage of cache occupancy
system.l21.occ_percent::switch_cpus1.data     0.816719                       # Average percentage of cache occupancy
system.l21.occ_percent::cpu1.data            0.179712                       # Average percentage of cache occupancy
system.l21.occ_percent::total                0.999978                       # Average percentage of cache occupancy
system.l21.ReadReq_hits::switch_cpus1.inst            1                       # number of ReadReq hits
system.l21.ReadReq_hits::switch_cpus1.data        50211                       # number of ReadReq hits
system.l21.ReadReq_hits::total                  50212                       # number of ReadReq hits
system.l21.Writeback_hits::writebacks           20535                       # number of Writeback hits
system.l21.Writeback_hits::total                20535                       # number of Writeback hits
system.l21.ReadExReq_hits::switch_cpus1.data           76                       # number of ReadExReq hits
system.l21.ReadExReq_hits::total                   76                       # number of ReadExReq hits
system.l21.demand_hits::switch_cpus1.inst            1                       # number of demand (read+write) hits
system.l21.demand_hits::switch_cpus1.data        50287                       # number of demand (read+write) hits
system.l21.demand_hits::total                   50288                       # number of demand (read+write) hits
system.l21.overall_hits::switch_cpus1.inst            1                       # number of overall hits
system.l21.overall_hits::switch_cpus1.data        50287                       # number of overall hits
system.l21.overall_hits::total                  50288                       # number of overall hits
system.l21.ReadReq_misses::switch_cpus1.inst           40                       # number of ReadReq misses
system.l21.ReadReq_misses::switch_cpus1.data        27485                       # number of ReadReq misses
system.l21.ReadReq_misses::total                27525                       # number of ReadReq misses
system.l21.demand_misses::switch_cpus1.inst           40                       # number of demand (read+write) misses
system.l21.demand_misses::switch_cpus1.data        27485                       # number of demand (read+write) misses
system.l21.demand_misses::total                 27525                       # number of demand (read+write) misses
system.l21.overall_misses::switch_cpus1.inst           40                       # number of overall misses
system.l21.overall_misses::switch_cpus1.data        27485                       # number of overall misses
system.l21.overall_misses::total                27525                       # number of overall misses
system.l21.ReadReq_miss_latency::switch_cpus1.inst     37876949                       # number of ReadReq miss cycles
system.l21.ReadReq_miss_latency::switch_cpus1.data  14765675967                       # number of ReadReq miss cycles
system.l21.ReadReq_miss_latency::total    14803552916                       # number of ReadReq miss cycles
system.l21.demand_miss_latency::switch_cpus1.inst     37876949                       # number of demand (read+write) miss cycles
system.l21.demand_miss_latency::switch_cpus1.data  14765675967                       # number of demand (read+write) miss cycles
system.l21.demand_miss_latency::total     14803552916                       # number of demand (read+write) miss cycles
system.l21.overall_miss_latency::switch_cpus1.inst     37876949                       # number of overall miss cycles
system.l21.overall_miss_latency::switch_cpus1.data  14765675967                       # number of overall miss cycles
system.l21.overall_miss_latency::total    14803552916                       # number of overall miss cycles
system.l21.ReadReq_accesses::switch_cpus1.inst           41                       # number of ReadReq accesses(hits+misses)
system.l21.ReadReq_accesses::switch_cpus1.data        77696                       # number of ReadReq accesses(hits+misses)
system.l21.ReadReq_accesses::total              77737                       # number of ReadReq accesses(hits+misses)
system.l21.Writeback_accesses::writebacks        20535                       # number of Writeback accesses(hits+misses)
system.l21.Writeback_accesses::total            20535                       # number of Writeback accesses(hits+misses)
system.l21.ReadExReq_accesses::switch_cpus1.data           76                       # number of ReadExReq accesses(hits+misses)
system.l21.ReadExReq_accesses::total               76                       # number of ReadExReq accesses(hits+misses)
system.l21.demand_accesses::switch_cpus1.inst           41                       # number of demand (read+write) accesses
system.l21.demand_accesses::switch_cpus1.data        77772                       # number of demand (read+write) accesses
system.l21.demand_accesses::total               77813                       # number of demand (read+write) accesses
system.l21.overall_accesses::switch_cpus1.inst           41                       # number of overall (read+write) accesses
system.l21.overall_accesses::switch_cpus1.data        77772                       # number of overall (read+write) accesses
system.l21.overall_accesses::total              77813                       # number of overall (read+write) accesses
system.l21.ReadReq_miss_rate::switch_cpus1.inst     0.975610                       # miss rate for ReadReq accesses
system.l21.ReadReq_miss_rate::switch_cpus1.data     0.353751                       # miss rate for ReadReq accesses
system.l21.ReadReq_miss_rate::total          0.354078                       # miss rate for ReadReq accesses
system.l21.demand_miss_rate::switch_cpus1.inst     0.975610                       # miss rate for demand accesses
system.l21.demand_miss_rate::switch_cpus1.data     0.353405                       # miss rate for demand accesses
system.l21.demand_miss_rate::total           0.353733                       # miss rate for demand accesses
system.l21.overall_miss_rate::switch_cpus1.inst     0.975610                       # miss rate for overall accesses
system.l21.overall_miss_rate::switch_cpus1.data     0.353405                       # miss rate for overall accesses
system.l21.overall_miss_rate::total          0.353733                       # miss rate for overall accesses
system.l21.ReadReq_avg_miss_latency::switch_cpus1.inst 946923.725000                       # average ReadReq miss latency
system.l21.ReadReq_avg_miss_latency::switch_cpus1.data 537226.704275                       # average ReadReq miss latency
system.l21.ReadReq_avg_miss_latency::total 537822.085958                       # average ReadReq miss latency
system.l21.demand_avg_miss_latency::switch_cpus1.inst 946923.725000                       # average overall miss latency
system.l21.demand_avg_miss_latency::switch_cpus1.data 537226.704275                       # average overall miss latency
system.l21.demand_avg_miss_latency::total 537822.085958                       # average overall miss latency
system.l21.overall_avg_miss_latency::switch_cpus1.inst 946923.725000                       # average overall miss latency
system.l21.overall_avg_miss_latency::switch_cpus1.data 537226.704275                       # average overall miss latency
system.l21.overall_avg_miss_latency::total 537822.085958                       # average overall miss latency
system.l21.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l21.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l21.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l21.blocked::no_targets                      0                       # number of cycles access was blocked
system.l21.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l21.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l21.fast_writes                              0                       # number of fast writes performed
system.l21.cache_copies                             0                       # number of cache copies performed
system.l21.writebacks::writebacks                5033                       # number of writebacks
system.l21.writebacks::total                     5033                       # number of writebacks
system.l21.ReadReq_mshr_misses::switch_cpus1.inst           40                       # number of ReadReq MSHR misses
system.l21.ReadReq_mshr_misses::switch_cpus1.data        27485                       # number of ReadReq MSHR misses
system.l21.ReadReq_mshr_misses::total           27525                       # number of ReadReq MSHR misses
system.l21.demand_mshr_misses::switch_cpus1.inst           40                       # number of demand (read+write) MSHR misses
system.l21.demand_mshr_misses::switch_cpus1.data        27485                       # number of demand (read+write) MSHR misses
system.l21.demand_mshr_misses::total            27525                       # number of demand (read+write) MSHR misses
system.l21.overall_mshr_misses::switch_cpus1.inst           40                       # number of overall MSHR misses
system.l21.overall_mshr_misses::switch_cpus1.data        27485                       # number of overall MSHR misses
system.l21.overall_mshr_misses::total           27525                       # number of overall MSHR misses
system.l21.ReadReq_mshr_miss_latency::switch_cpus1.inst     34991300                       # number of ReadReq MSHR miss cycles
system.l21.ReadReq_mshr_miss_latency::switch_cpus1.data  12790214586                       # number of ReadReq MSHR miss cycles
system.l21.ReadReq_mshr_miss_latency::total  12825205886                       # number of ReadReq MSHR miss cycles
system.l21.demand_mshr_miss_latency::switch_cpus1.inst     34991300                       # number of demand (read+write) MSHR miss cycles
system.l21.demand_mshr_miss_latency::switch_cpus1.data  12790214586                       # number of demand (read+write) MSHR miss cycles
system.l21.demand_mshr_miss_latency::total  12825205886                       # number of demand (read+write) MSHR miss cycles
system.l21.overall_mshr_miss_latency::switch_cpus1.inst     34991300                       # number of overall MSHR miss cycles
system.l21.overall_mshr_miss_latency::switch_cpus1.data  12790214586                       # number of overall MSHR miss cycles
system.l21.overall_mshr_miss_latency::total  12825205886                       # number of overall MSHR miss cycles
system.l21.ReadReq_mshr_miss_rate::switch_cpus1.inst     0.975610                       # mshr miss rate for ReadReq accesses
system.l21.ReadReq_mshr_miss_rate::switch_cpus1.data     0.353751                       # mshr miss rate for ReadReq accesses
system.l21.ReadReq_mshr_miss_rate::total     0.354078                       # mshr miss rate for ReadReq accesses
system.l21.demand_mshr_miss_rate::switch_cpus1.inst     0.975610                       # mshr miss rate for demand accesses
system.l21.demand_mshr_miss_rate::switch_cpus1.data     0.353405                       # mshr miss rate for demand accesses
system.l21.demand_mshr_miss_rate::total      0.353733                       # mshr miss rate for demand accesses
system.l21.overall_mshr_miss_rate::switch_cpus1.inst     0.975610                       # mshr miss rate for overall accesses
system.l21.overall_mshr_miss_rate::switch_cpus1.data     0.353405                       # mshr miss rate for overall accesses
system.l21.overall_mshr_miss_rate::total     0.353733                       # mshr miss rate for overall accesses
system.l21.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 874782.500000                       # average ReadReq mshr miss latency
system.l21.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 465352.540877                       # average ReadReq mshr miss latency
system.l21.ReadReq_avg_mshr_miss_latency::total 465947.534460                       # average ReadReq mshr miss latency
system.l21.demand_avg_mshr_miss_latency::switch_cpus1.inst 874782.500000                       # average overall mshr miss latency
system.l21.demand_avg_mshr_miss_latency::switch_cpus1.data 465352.540877                       # average overall mshr miss latency
system.l21.demand_avg_mshr_miss_latency::total 465947.534460                       # average overall mshr miss latency
system.l21.overall_avg_mshr_miss_latency::switch_cpus1.inst 874782.500000                       # average overall mshr miss latency
system.l21.overall_avg_mshr_miss_latency::switch_cpus1.data 465352.540877                       # average overall mshr miss latency
system.l21.overall_avg_mshr_miss_latency::total 465947.534460                       # average overall mshr miss latency
system.l21.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.l22.replacements                         13694                       # number of replacements
system.l22.tagsinuse                      4095.452540                       # Cycle average of tags in use
system.l22.total_refs                          404506                       # Total number of references to valid blocks.
system.l22.sampled_refs                         17790                       # Sample count of references to valid blocks.
system.l22.avg_refs                         22.737830                       # Average number of references to valid blocks.
system.l22.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l22.occ_blocks::writebacks           84.073854                       # Average occupied blocks per requestor
system.l22.occ_blocks::switch_cpus2.inst     8.718254                       # Average occupied blocks per requestor
system.l22.occ_blocks::switch_cpus2.data  2789.199209                       # Average occupied blocks per requestor
system.l22.occ_blocks::cpu2.data          1213.461222                       # Average occupied blocks per requestor
system.l22.occ_percent::writebacks           0.020526                       # Average percentage of cache occupancy
system.l22.occ_percent::switch_cpus2.inst     0.002128                       # Average percentage of cache occupancy
system.l22.occ_percent::switch_cpus2.data     0.680957                       # Average percentage of cache occupancy
system.l22.occ_percent::cpu2.data            0.296255                       # Average percentage of cache occupancy
system.l22.occ_percent::total                0.999866                       # Average percentage of cache occupancy
system.l22.ReadReq_hits::switch_cpus2.inst            1                       # number of ReadReq hits
system.l22.ReadReq_hits::switch_cpus2.data        40599                       # number of ReadReq hits
system.l22.ReadReq_hits::total                  40600                       # number of ReadReq hits
system.l22.Writeback_hits::writebacks           23033                       # number of Writeback hits
system.l22.Writeback_hits::total                23033                       # number of Writeback hits
system.l22.ReadExReq_hits::switch_cpus2.data          150                       # number of ReadExReq hits
system.l22.ReadExReq_hits::total                  150                       # number of ReadExReq hits
system.l22.demand_hits::switch_cpus2.inst            1                       # number of demand (read+write) hits
system.l22.demand_hits::switch_cpus2.data        40749                       # number of demand (read+write) hits
system.l22.demand_hits::total                   40750                       # number of demand (read+write) hits
system.l22.overall_hits::switch_cpus2.inst            1                       # number of overall hits
system.l22.overall_hits::switch_cpus2.data        40749                       # number of overall hits
system.l22.overall_hits::total                  40750                       # number of overall hits
system.l22.ReadReq_misses::switch_cpus2.inst           39                       # number of ReadReq misses
system.l22.ReadReq_misses::switch_cpus2.data        13644                       # number of ReadReq misses
system.l22.ReadReq_misses::total                13683                       # number of ReadReq misses
system.l22.ReadExReq_misses::switch_cpus2.data            8                       # number of ReadExReq misses
system.l22.ReadExReq_misses::total                  8                       # number of ReadExReq misses
system.l22.demand_misses::switch_cpus2.inst           39                       # number of demand (read+write) misses
system.l22.demand_misses::switch_cpus2.data        13652                       # number of demand (read+write) misses
system.l22.demand_misses::total                 13691                       # number of demand (read+write) misses
system.l22.overall_misses::switch_cpus2.inst           39                       # number of overall misses
system.l22.overall_misses::switch_cpus2.data        13652                       # number of overall misses
system.l22.overall_misses::total                13691                       # number of overall misses
system.l22.ReadReq_miss_latency::switch_cpus2.inst     31873026                       # number of ReadReq miss cycles
system.l22.ReadReq_miss_latency::switch_cpus2.data   6779182374                       # number of ReadReq miss cycles
system.l22.ReadReq_miss_latency::total     6811055400                       # number of ReadReq miss cycles
system.l22.ReadExReq_miss_latency::switch_cpus2.data      4671718                       # number of ReadExReq miss cycles
system.l22.ReadExReq_miss_latency::total      4671718                       # number of ReadExReq miss cycles
system.l22.demand_miss_latency::switch_cpus2.inst     31873026                       # number of demand (read+write) miss cycles
system.l22.demand_miss_latency::switch_cpus2.data   6783854092                       # number of demand (read+write) miss cycles
system.l22.demand_miss_latency::total      6815727118                       # number of demand (read+write) miss cycles
system.l22.overall_miss_latency::switch_cpus2.inst     31873026                       # number of overall miss cycles
system.l22.overall_miss_latency::switch_cpus2.data   6783854092                       # number of overall miss cycles
system.l22.overall_miss_latency::total     6815727118                       # number of overall miss cycles
system.l22.ReadReq_accesses::switch_cpus2.inst           40                       # number of ReadReq accesses(hits+misses)
system.l22.ReadReq_accesses::switch_cpus2.data        54243                       # number of ReadReq accesses(hits+misses)
system.l22.ReadReq_accesses::total              54283                       # number of ReadReq accesses(hits+misses)
system.l22.Writeback_accesses::writebacks        23033                       # number of Writeback accesses(hits+misses)
system.l22.Writeback_accesses::total            23033                       # number of Writeback accesses(hits+misses)
system.l22.ReadExReq_accesses::switch_cpus2.data          158                       # number of ReadExReq accesses(hits+misses)
system.l22.ReadExReq_accesses::total              158                       # number of ReadExReq accesses(hits+misses)
system.l22.demand_accesses::switch_cpus2.inst           40                       # number of demand (read+write) accesses
system.l22.demand_accesses::switch_cpus2.data        54401                       # number of demand (read+write) accesses
system.l22.demand_accesses::total               54441                       # number of demand (read+write) accesses
system.l22.overall_accesses::switch_cpus2.inst           40                       # number of overall (read+write) accesses
system.l22.overall_accesses::switch_cpus2.data        54401                       # number of overall (read+write) accesses
system.l22.overall_accesses::total              54441                       # number of overall (read+write) accesses
system.l22.ReadReq_miss_rate::switch_cpus2.inst     0.975000                       # miss rate for ReadReq accesses
system.l22.ReadReq_miss_rate::switch_cpus2.data     0.251535                       # miss rate for ReadReq accesses
system.l22.ReadReq_miss_rate::total          0.252068                       # miss rate for ReadReq accesses
system.l22.ReadExReq_miss_rate::switch_cpus2.data     0.050633                       # miss rate for ReadExReq accesses
system.l22.ReadExReq_miss_rate::total        0.050633                       # miss rate for ReadExReq accesses
system.l22.demand_miss_rate::switch_cpus2.inst     0.975000                       # miss rate for demand accesses
system.l22.demand_miss_rate::switch_cpus2.data     0.250951                       # miss rate for demand accesses
system.l22.demand_miss_rate::total           0.251483                       # miss rate for demand accesses
system.l22.overall_miss_rate::switch_cpus2.inst     0.975000                       # miss rate for overall accesses
system.l22.overall_miss_rate::switch_cpus2.data     0.250951                       # miss rate for overall accesses
system.l22.overall_miss_rate::total          0.251483                       # miss rate for overall accesses
system.l22.ReadReq_avg_miss_latency::switch_cpus2.inst 817257.076923                       # average ReadReq miss latency
system.l22.ReadReq_avg_miss_latency::switch_cpus2.data 496861.798153                       # average ReadReq miss latency
system.l22.ReadReq_avg_miss_latency::total 497775.005481                       # average ReadReq miss latency
system.l22.ReadExReq_avg_miss_latency::switch_cpus2.data 583964.750000                       # average ReadExReq miss latency
system.l22.ReadExReq_avg_miss_latency::total 583964.750000                       # average ReadExReq miss latency
system.l22.demand_avg_miss_latency::switch_cpus2.inst 817257.076923                       # average overall miss latency
system.l22.demand_avg_miss_latency::switch_cpus2.data 496912.840023                       # average overall miss latency
system.l22.demand_avg_miss_latency::total 497825.368344                       # average overall miss latency
system.l22.overall_avg_miss_latency::switch_cpus2.inst 817257.076923                       # average overall miss latency
system.l22.overall_avg_miss_latency::switch_cpus2.data 496912.840023                       # average overall miss latency
system.l22.overall_avg_miss_latency::total 497825.368344                       # average overall miss latency
system.l22.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l22.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l22.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l22.blocked::no_targets                      0                       # number of cycles access was blocked
system.l22.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l22.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l22.fast_writes                              0                       # number of fast writes performed
system.l22.cache_copies                             0                       # number of cache copies performed
system.l22.writebacks::writebacks                8252                       # number of writebacks
system.l22.writebacks::total                     8252                       # number of writebacks
system.l22.ReadReq_mshr_misses::switch_cpus2.inst           39                       # number of ReadReq MSHR misses
system.l22.ReadReq_mshr_misses::switch_cpus2.data        13644                       # number of ReadReq MSHR misses
system.l22.ReadReq_mshr_misses::total           13683                       # number of ReadReq MSHR misses
system.l22.ReadExReq_mshr_misses::switch_cpus2.data            8                       # number of ReadExReq MSHR misses
system.l22.ReadExReq_mshr_misses::total             8                       # number of ReadExReq MSHR misses
system.l22.demand_mshr_misses::switch_cpus2.inst           39                       # number of demand (read+write) MSHR misses
system.l22.demand_mshr_misses::switch_cpus2.data        13652                       # number of demand (read+write) MSHR misses
system.l22.demand_mshr_misses::total            13691                       # number of demand (read+write) MSHR misses
system.l22.overall_mshr_misses::switch_cpus2.inst           39                       # number of overall MSHR misses
system.l22.overall_mshr_misses::switch_cpus2.data        13652                       # number of overall MSHR misses
system.l22.overall_mshr_misses::total           13691                       # number of overall MSHR misses
system.l22.ReadReq_mshr_miss_latency::switch_cpus2.inst     29072013                       # number of ReadReq MSHR miss cycles
system.l22.ReadReq_mshr_miss_latency::switch_cpus2.data   5799228113                       # number of ReadReq MSHR miss cycles
system.l22.ReadReq_mshr_miss_latency::total   5828300126                       # number of ReadReq MSHR miss cycles
system.l22.ReadExReq_mshr_miss_latency::switch_cpus2.data      4097318                       # number of ReadExReq MSHR miss cycles
system.l22.ReadExReq_mshr_miss_latency::total      4097318                       # number of ReadExReq MSHR miss cycles
system.l22.demand_mshr_miss_latency::switch_cpus2.inst     29072013                       # number of demand (read+write) MSHR miss cycles
system.l22.demand_mshr_miss_latency::switch_cpus2.data   5803325431                       # number of demand (read+write) MSHR miss cycles
system.l22.demand_mshr_miss_latency::total   5832397444                       # number of demand (read+write) MSHR miss cycles
system.l22.overall_mshr_miss_latency::switch_cpus2.inst     29072013                       # number of overall MSHR miss cycles
system.l22.overall_mshr_miss_latency::switch_cpus2.data   5803325431                       # number of overall MSHR miss cycles
system.l22.overall_mshr_miss_latency::total   5832397444                       # number of overall MSHR miss cycles
system.l22.ReadReq_mshr_miss_rate::switch_cpus2.inst     0.975000                       # mshr miss rate for ReadReq accesses
system.l22.ReadReq_mshr_miss_rate::switch_cpus2.data     0.251535                       # mshr miss rate for ReadReq accesses
system.l22.ReadReq_mshr_miss_rate::total     0.252068                       # mshr miss rate for ReadReq accesses
system.l22.ReadExReq_mshr_miss_rate::switch_cpus2.data     0.050633                       # mshr miss rate for ReadExReq accesses
system.l22.ReadExReq_mshr_miss_rate::total     0.050633                       # mshr miss rate for ReadExReq accesses
system.l22.demand_mshr_miss_rate::switch_cpus2.inst     0.975000                       # mshr miss rate for demand accesses
system.l22.demand_mshr_miss_rate::switch_cpus2.data     0.250951                       # mshr miss rate for demand accesses
system.l22.demand_mshr_miss_rate::total      0.251483                       # mshr miss rate for demand accesses
system.l22.overall_mshr_miss_rate::switch_cpus2.inst     0.975000                       # mshr miss rate for overall accesses
system.l22.overall_mshr_miss_rate::switch_cpus2.data     0.250951                       # mshr miss rate for overall accesses
system.l22.overall_mshr_miss_rate::total     0.251483                       # mshr miss rate for overall accesses
system.l22.ReadReq_avg_mshr_miss_latency::switch_cpus2.inst 745436.230769                       # average ReadReq mshr miss latency
system.l22.ReadReq_avg_mshr_miss_latency::switch_cpus2.data 425038.706611                       # average ReadReq mshr miss latency
system.l22.ReadReq_avg_mshr_miss_latency::total 425951.920339                       # average ReadReq mshr miss latency
system.l22.ReadExReq_avg_mshr_miss_latency::switch_cpus2.data 512164.750000                       # average ReadExReq mshr miss latency
system.l22.ReadExReq_avg_mshr_miss_latency::total 512164.750000                       # average ReadExReq mshr miss latency
system.l22.demand_avg_mshr_miss_latency::switch_cpus2.inst 745436.230769                       # average overall mshr miss latency
system.l22.demand_avg_mshr_miss_latency::switch_cpus2.data 425089.762013                       # average overall mshr miss latency
system.l22.demand_avg_mshr_miss_latency::total 426002.296691                       # average overall mshr miss latency
system.l22.overall_avg_mshr_miss_latency::switch_cpus2.inst 745436.230769                       # average overall mshr miss latency
system.l22.overall_avg_mshr_miss_latency::switch_cpus2.data 425089.762013                       # average overall mshr miss latency
system.l22.overall_avg_mshr_miss_latency::total 426002.296691                       # average overall mshr miss latency
system.l22.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.l23.replacements                         13591                       # number of replacements
system.l23.tagsinuse                      4095.461198                       # Cycle average of tags in use
system.l23.total_refs                          404508                       # Total number of references to valid blocks.
system.l23.sampled_refs                         17687                       # Sample count of references to valid blocks.
system.l23.avg_refs                         22.870357                       # Average number of references to valid blocks.
system.l23.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l23.occ_blocks::writebacks           83.885786                       # Average occupied blocks per requestor
system.l23.occ_blocks::switch_cpus3.inst     8.105059                       # Average occupied blocks per requestor
system.l23.occ_blocks::switch_cpus3.data  2782.886298                       # Average occupied blocks per requestor
system.l23.occ_blocks::cpu3.data          1220.584054                       # Average occupied blocks per requestor
system.l23.occ_percent::writebacks           0.020480                       # Average percentage of cache occupancy
system.l23.occ_percent::switch_cpus3.inst     0.001979                       # Average percentage of cache occupancy
system.l23.occ_percent::switch_cpus3.data     0.679416                       # Average percentage of cache occupancy
system.l23.occ_percent::cpu3.data            0.297994                       # Average percentage of cache occupancy
system.l23.occ_percent::total                0.999868                       # Average percentage of cache occupancy
system.l23.ReadReq_hits::switch_cpus3.inst            1                       # number of ReadReq hits
system.l23.ReadReq_hits::switch_cpus3.data        40616                       # number of ReadReq hits
system.l23.ReadReq_hits::total                  40617                       # number of ReadReq hits
system.l23.Writeback_hits::writebacks           23018                       # number of Writeback hits
system.l23.Writeback_hits::total                23018                       # number of Writeback hits
system.l23.ReadExReq_hits::switch_cpus3.data          150                       # number of ReadExReq hits
system.l23.ReadExReq_hits::total                  150                       # number of ReadExReq hits
system.l23.demand_hits::switch_cpus3.inst            1                       # number of demand (read+write) hits
system.l23.demand_hits::switch_cpus3.data        40766                       # number of demand (read+write) hits
system.l23.demand_hits::total                   40767                       # number of demand (read+write) hits
system.l23.overall_hits::switch_cpus3.inst            1                       # number of overall hits
system.l23.overall_hits::switch_cpus3.data        40766                       # number of overall hits
system.l23.overall_hits::total                  40767                       # number of overall hits
system.l23.ReadReq_misses::switch_cpus3.inst           37                       # number of ReadReq misses
system.l23.ReadReq_misses::switch_cpus3.data        13543                       # number of ReadReq misses
system.l23.ReadReq_misses::total                13580                       # number of ReadReq misses
system.l23.ReadExReq_misses::switch_cpus3.data            8                       # number of ReadExReq misses
system.l23.ReadExReq_misses::total                  8                       # number of ReadExReq misses
system.l23.demand_misses::switch_cpus3.inst           37                       # number of demand (read+write) misses
system.l23.demand_misses::switch_cpus3.data        13551                       # number of demand (read+write) misses
system.l23.demand_misses::total                 13588                       # number of demand (read+write) misses
system.l23.overall_misses::switch_cpus3.inst           37                       # number of overall misses
system.l23.overall_misses::switch_cpus3.data        13551                       # number of overall misses
system.l23.overall_misses::total                13588                       # number of overall misses
system.l23.ReadReq_miss_latency::switch_cpus3.inst     35859569                       # number of ReadReq miss cycles
system.l23.ReadReq_miss_latency::switch_cpus3.data   6820915575                       # number of ReadReq miss cycles
system.l23.ReadReq_miss_latency::total     6856775144                       # number of ReadReq miss cycles
system.l23.ReadExReq_miss_latency::switch_cpus3.data      5188117                       # number of ReadExReq miss cycles
system.l23.ReadExReq_miss_latency::total      5188117                       # number of ReadExReq miss cycles
system.l23.demand_miss_latency::switch_cpus3.inst     35859569                       # number of demand (read+write) miss cycles
system.l23.demand_miss_latency::switch_cpus3.data   6826103692                       # number of demand (read+write) miss cycles
system.l23.demand_miss_latency::total      6861963261                       # number of demand (read+write) miss cycles
system.l23.overall_miss_latency::switch_cpus3.inst     35859569                       # number of overall miss cycles
system.l23.overall_miss_latency::switch_cpus3.data   6826103692                       # number of overall miss cycles
system.l23.overall_miss_latency::total     6861963261                       # number of overall miss cycles
system.l23.ReadReq_accesses::switch_cpus3.inst           38                       # number of ReadReq accesses(hits+misses)
system.l23.ReadReq_accesses::switch_cpus3.data        54159                       # number of ReadReq accesses(hits+misses)
system.l23.ReadReq_accesses::total              54197                       # number of ReadReq accesses(hits+misses)
system.l23.Writeback_accesses::writebacks        23018                       # number of Writeback accesses(hits+misses)
system.l23.Writeback_accesses::total            23018                       # number of Writeback accesses(hits+misses)
system.l23.ReadExReq_accesses::switch_cpus3.data          158                       # number of ReadExReq accesses(hits+misses)
system.l23.ReadExReq_accesses::total              158                       # number of ReadExReq accesses(hits+misses)
system.l23.demand_accesses::switch_cpus3.inst           38                       # number of demand (read+write) accesses
system.l23.demand_accesses::switch_cpus3.data        54317                       # number of demand (read+write) accesses
system.l23.demand_accesses::total               54355                       # number of demand (read+write) accesses
system.l23.overall_accesses::switch_cpus3.inst           38                       # number of overall (read+write) accesses
system.l23.overall_accesses::switch_cpus3.data        54317                       # number of overall (read+write) accesses
system.l23.overall_accesses::total              54355                       # number of overall (read+write) accesses
system.l23.ReadReq_miss_rate::switch_cpus3.inst     0.973684                       # miss rate for ReadReq accesses
system.l23.ReadReq_miss_rate::switch_cpus3.data     0.250060                       # miss rate for ReadReq accesses
system.l23.ReadReq_miss_rate::total          0.250567                       # miss rate for ReadReq accesses
system.l23.ReadExReq_miss_rate::switch_cpus3.data     0.050633                       # miss rate for ReadExReq accesses
system.l23.ReadExReq_miss_rate::total        0.050633                       # miss rate for ReadExReq accesses
system.l23.demand_miss_rate::switch_cpus3.inst     0.973684                       # miss rate for demand accesses
system.l23.demand_miss_rate::switch_cpus3.data     0.249480                       # miss rate for demand accesses
system.l23.demand_miss_rate::total           0.249986                       # miss rate for demand accesses
system.l23.overall_miss_rate::switch_cpus3.inst     0.973684                       # miss rate for overall accesses
system.l23.overall_miss_rate::switch_cpus3.data     0.249480                       # miss rate for overall accesses
system.l23.overall_miss_rate::total          0.249986                       # miss rate for overall accesses
system.l23.ReadReq_avg_miss_latency::switch_cpus3.inst 969177.540541                       # average ReadReq miss latency
system.l23.ReadReq_avg_miss_latency::switch_cpus3.data 503648.790888                       # average ReadReq miss latency
system.l23.ReadReq_avg_miss_latency::total 504917.168189                       # average ReadReq miss latency
system.l23.ReadExReq_avg_miss_latency::switch_cpus3.data 648514.625000                       # average ReadExReq miss latency
system.l23.ReadExReq_avg_miss_latency::total 648514.625000                       # average ReadExReq miss latency
system.l23.demand_avg_miss_latency::switch_cpus3.inst 969177.540541                       # average overall miss latency
system.l23.demand_avg_miss_latency::switch_cpus3.data 503734.314220                       # average overall miss latency
system.l23.demand_avg_miss_latency::total 505001.711878                       # average overall miss latency
system.l23.overall_avg_miss_latency::switch_cpus3.inst 969177.540541                       # average overall miss latency
system.l23.overall_avg_miss_latency::switch_cpus3.data 503734.314220                       # average overall miss latency
system.l23.overall_avg_miss_latency::total 505001.711878                       # average overall miss latency
system.l23.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l23.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l23.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l23.blocked::no_targets                      0                       # number of cycles access was blocked
system.l23.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l23.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l23.fast_writes                              0                       # number of fast writes performed
system.l23.cache_copies                             0                       # number of cache copies performed
system.l23.writebacks::writebacks                8255                       # number of writebacks
system.l23.writebacks::total                     8255                       # number of writebacks
system.l23.ReadReq_mshr_misses::switch_cpus3.inst           37                       # number of ReadReq MSHR misses
system.l23.ReadReq_mshr_misses::switch_cpus3.data        13543                       # number of ReadReq MSHR misses
system.l23.ReadReq_mshr_misses::total           13580                       # number of ReadReq MSHR misses
system.l23.ReadExReq_mshr_misses::switch_cpus3.data            8                       # number of ReadExReq MSHR misses
system.l23.ReadExReq_mshr_misses::total             8                       # number of ReadExReq MSHR misses
system.l23.demand_mshr_misses::switch_cpus3.inst           37                       # number of demand (read+write) MSHR misses
system.l23.demand_mshr_misses::switch_cpus3.data        13551                       # number of demand (read+write) MSHR misses
system.l23.demand_mshr_misses::total            13588                       # number of demand (read+write) MSHR misses
system.l23.overall_mshr_misses::switch_cpus3.inst           37                       # number of overall MSHR misses
system.l23.overall_mshr_misses::switch_cpus3.data        13551                       # number of overall MSHR misses
system.l23.overall_mshr_misses::total           13588                       # number of overall MSHR misses
system.l23.ReadReq_mshr_miss_latency::switch_cpus3.inst     33200080                       # number of ReadReq MSHR miss cycles
system.l23.ReadReq_mshr_miss_latency::switch_cpus3.data   5847692352                       # number of ReadReq MSHR miss cycles
system.l23.ReadReq_mshr_miss_latency::total   5880892432                       # number of ReadReq MSHR miss cycles
system.l23.ReadExReq_mshr_miss_latency::switch_cpus3.data      4612468                       # number of ReadExReq MSHR miss cycles
system.l23.ReadExReq_mshr_miss_latency::total      4612468                       # number of ReadExReq MSHR miss cycles
system.l23.demand_mshr_miss_latency::switch_cpus3.inst     33200080                       # number of demand (read+write) MSHR miss cycles
system.l23.demand_mshr_miss_latency::switch_cpus3.data   5852304820                       # number of demand (read+write) MSHR miss cycles
system.l23.demand_mshr_miss_latency::total   5885504900                       # number of demand (read+write) MSHR miss cycles
system.l23.overall_mshr_miss_latency::switch_cpus3.inst     33200080                       # number of overall MSHR miss cycles
system.l23.overall_mshr_miss_latency::switch_cpus3.data   5852304820                       # number of overall MSHR miss cycles
system.l23.overall_mshr_miss_latency::total   5885504900                       # number of overall MSHR miss cycles
system.l23.ReadReq_mshr_miss_rate::switch_cpus3.inst     0.973684                       # mshr miss rate for ReadReq accesses
system.l23.ReadReq_mshr_miss_rate::switch_cpus3.data     0.250060                       # mshr miss rate for ReadReq accesses
system.l23.ReadReq_mshr_miss_rate::total     0.250567                       # mshr miss rate for ReadReq accesses
system.l23.ReadExReq_mshr_miss_rate::switch_cpus3.data     0.050633                       # mshr miss rate for ReadExReq accesses
system.l23.ReadExReq_mshr_miss_rate::total     0.050633                       # mshr miss rate for ReadExReq accesses
system.l23.demand_mshr_miss_rate::switch_cpus3.inst     0.973684                       # mshr miss rate for demand accesses
system.l23.demand_mshr_miss_rate::switch_cpus3.data     0.249480                       # mshr miss rate for demand accesses
system.l23.demand_mshr_miss_rate::total      0.249986                       # mshr miss rate for demand accesses
system.l23.overall_mshr_miss_rate::switch_cpus3.inst     0.973684                       # mshr miss rate for overall accesses
system.l23.overall_mshr_miss_rate::switch_cpus3.data     0.249480                       # mshr miss rate for overall accesses
system.l23.overall_mshr_miss_rate::total     0.249986                       # mshr miss rate for overall accesses
system.l23.ReadReq_avg_mshr_miss_latency::switch_cpus3.inst 897299.459459                       # average ReadReq mshr miss latency
system.l23.ReadReq_avg_mshr_miss_latency::switch_cpus3.data 431787.074651                       # average ReadReq mshr miss latency
system.l23.ReadReq_avg_mshr_miss_latency::total 433055.407364                       # average ReadReq mshr miss latency
system.l23.ReadExReq_avg_mshr_miss_latency::switch_cpus3.data 576558.500000                       # average ReadExReq mshr miss latency
system.l23.ReadExReq_avg_mshr_miss_latency::total 576558.500000                       # average ReadExReq mshr miss latency
system.l23.demand_avg_mshr_miss_latency::switch_cpus3.inst 897299.459459                       # average overall mshr miss latency
system.l23.demand_avg_mshr_miss_latency::switch_cpus3.data 431872.542248                       # average overall mshr miss latency
system.l23.demand_avg_mshr_miss_latency::total 433139.895496                       # average overall mshr miss latency
system.l23.overall_avg_mshr_miss_latency::switch_cpus3.inst 897299.459459                       # average overall mshr miss latency
system.l23.overall_avg_mshr_miss_latency::switch_cpus3.data 431872.542248                       # average overall mshr miss latency
system.l23.overall_avg_mshr_miss_latency::total 433139.895496                       # average overall mshr miss latency
system.l23.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.l24.replacements                         13637                       # number of replacements
system.l24.tagsinuse                      4095.463427                       # Cycle average of tags in use
system.l24.total_refs                          404391                       # Total number of references to valid blocks.
system.l24.sampled_refs                         17733                       # Sample count of references to valid blocks.
system.l24.avg_refs                         22.804432                       # Average number of references to valid blocks.
system.l24.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l24.occ_blocks::writebacks           83.660068                       # Average occupied blocks per requestor
system.l24.occ_blocks::switch_cpus4.inst     8.312566                       # Average occupied blocks per requestor
system.l24.occ_blocks::switch_cpus4.data  2782.489961                       # Average occupied blocks per requestor
system.l24.occ_blocks::cpu4.data          1221.000832                       # Average occupied blocks per requestor
system.l24.occ_percent::writebacks           0.020425                       # Average percentage of cache occupancy
system.l24.occ_percent::switch_cpus4.inst     0.002029                       # Average percentage of cache occupancy
system.l24.occ_percent::switch_cpus4.data     0.679319                       # Average percentage of cache occupancy
system.l24.occ_percent::cpu4.data            0.298096                       # Average percentage of cache occupancy
system.l24.occ_percent::total                0.999869                       # Average percentage of cache occupancy
system.l24.ReadReq_hits::switch_cpus4.inst            1                       # number of ReadReq hits
system.l24.ReadReq_hits::switch_cpus4.data        40522                       # number of ReadReq hits
system.l24.ReadReq_hits::total                  40523                       # number of ReadReq hits
system.l24.Writeback_hits::writebacks           22994                       # number of Writeback hits
system.l24.Writeback_hits::total                22994                       # number of Writeback hits
system.l24.ReadExReq_hits::switch_cpus4.data          150                       # number of ReadExReq hits
system.l24.ReadExReq_hits::total                  150                       # number of ReadExReq hits
system.l24.demand_hits::switch_cpus4.inst            1                       # number of demand (read+write) hits
system.l24.demand_hits::switch_cpus4.data        40672                       # number of demand (read+write) hits
system.l24.demand_hits::total                   40673                       # number of demand (read+write) hits
system.l24.overall_hits::switch_cpus4.inst            1                       # number of overall hits
system.l24.overall_hits::switch_cpus4.data        40672                       # number of overall hits
system.l24.overall_hits::total                  40673                       # number of overall hits
system.l24.ReadReq_misses::switch_cpus4.inst           37                       # number of ReadReq misses
system.l24.ReadReq_misses::switch_cpus4.data        13590                       # number of ReadReq misses
system.l24.ReadReq_misses::total                13627                       # number of ReadReq misses
system.l24.ReadExReq_misses::switch_cpus4.data            7                       # number of ReadExReq misses
system.l24.ReadExReq_misses::total                  7                       # number of ReadExReq misses
system.l24.demand_misses::switch_cpus4.inst           37                       # number of demand (read+write) misses
system.l24.demand_misses::switch_cpus4.data        13597                       # number of demand (read+write) misses
system.l24.demand_misses::total                 13634                       # number of demand (read+write) misses
system.l24.overall_misses::switch_cpus4.inst           37                       # number of overall misses
system.l24.overall_misses::switch_cpus4.data        13597                       # number of overall misses
system.l24.overall_misses::total                13634                       # number of overall misses
system.l24.ReadReq_miss_latency::switch_cpus4.inst     30304770                       # number of ReadReq miss cycles
system.l24.ReadReq_miss_latency::switch_cpus4.data   6886749116                       # number of ReadReq miss cycles
system.l24.ReadReq_miss_latency::total     6917053886                       # number of ReadReq miss cycles
system.l24.ReadExReq_miss_latency::switch_cpus4.data      4900984                       # number of ReadExReq miss cycles
system.l24.ReadExReq_miss_latency::total      4900984                       # number of ReadExReq miss cycles
system.l24.demand_miss_latency::switch_cpus4.inst     30304770                       # number of demand (read+write) miss cycles
system.l24.demand_miss_latency::switch_cpus4.data   6891650100                       # number of demand (read+write) miss cycles
system.l24.demand_miss_latency::total      6921954870                       # number of demand (read+write) miss cycles
system.l24.overall_miss_latency::switch_cpus4.inst     30304770                       # number of overall miss cycles
system.l24.overall_miss_latency::switch_cpus4.data   6891650100                       # number of overall miss cycles
system.l24.overall_miss_latency::total     6921954870                       # number of overall miss cycles
system.l24.ReadReq_accesses::switch_cpus4.inst           38                       # number of ReadReq accesses(hits+misses)
system.l24.ReadReq_accesses::switch_cpus4.data        54112                       # number of ReadReq accesses(hits+misses)
system.l24.ReadReq_accesses::total              54150                       # number of ReadReq accesses(hits+misses)
system.l24.Writeback_accesses::writebacks        22994                       # number of Writeback accesses(hits+misses)
system.l24.Writeback_accesses::total            22994                       # number of Writeback accesses(hits+misses)
system.l24.ReadExReq_accesses::switch_cpus4.data          157                       # number of ReadExReq accesses(hits+misses)
system.l24.ReadExReq_accesses::total              157                       # number of ReadExReq accesses(hits+misses)
system.l24.demand_accesses::switch_cpus4.inst           38                       # number of demand (read+write) accesses
system.l24.demand_accesses::switch_cpus4.data        54269                       # number of demand (read+write) accesses
system.l24.demand_accesses::total               54307                       # number of demand (read+write) accesses
system.l24.overall_accesses::switch_cpus4.inst           38                       # number of overall (read+write) accesses
system.l24.overall_accesses::switch_cpus4.data        54269                       # number of overall (read+write) accesses
system.l24.overall_accesses::total              54307                       # number of overall (read+write) accesses
system.l24.ReadReq_miss_rate::switch_cpus4.inst     0.973684                       # miss rate for ReadReq accesses
system.l24.ReadReq_miss_rate::switch_cpus4.data     0.251146                       # miss rate for ReadReq accesses
system.l24.ReadReq_miss_rate::total          0.251653                       # miss rate for ReadReq accesses
system.l24.ReadExReq_miss_rate::switch_cpus4.data     0.044586                       # miss rate for ReadExReq accesses
system.l24.ReadExReq_miss_rate::total        0.044586                       # miss rate for ReadExReq accesses
system.l24.demand_miss_rate::switch_cpus4.inst     0.973684                       # miss rate for demand accesses
system.l24.demand_miss_rate::switch_cpus4.data     0.250548                       # miss rate for demand accesses
system.l24.demand_miss_rate::total           0.251054                       # miss rate for demand accesses
system.l24.overall_miss_rate::switch_cpus4.inst     0.973684                       # miss rate for overall accesses
system.l24.overall_miss_rate::switch_cpus4.data     0.250548                       # miss rate for overall accesses
system.l24.overall_miss_rate::total          0.251054                       # miss rate for overall accesses
system.l24.ReadReq_avg_miss_latency::switch_cpus4.inst 819047.837838                       # average ReadReq miss latency
system.l24.ReadReq_avg_miss_latency::switch_cpus4.data 506751.222664                       # average ReadReq miss latency
system.l24.ReadReq_avg_miss_latency::total 507599.169737                       # average ReadReq miss latency
system.l24.ReadExReq_avg_miss_latency::switch_cpus4.data 700140.571429                       # average ReadExReq miss latency
system.l24.ReadExReq_avg_miss_latency::total 700140.571429                       # average ReadExReq miss latency
system.l24.demand_avg_miss_latency::switch_cpus4.inst 819047.837838                       # average overall miss latency
system.l24.demand_avg_miss_latency::switch_cpus4.data 506850.783261                       # average overall miss latency
system.l24.demand_avg_miss_latency::total 507698.024791                       # average overall miss latency
system.l24.overall_avg_miss_latency::switch_cpus4.inst 819047.837838                       # average overall miss latency
system.l24.overall_avg_miss_latency::switch_cpus4.data 506850.783261                       # average overall miss latency
system.l24.overall_avg_miss_latency::total 507698.024791                       # average overall miss latency
system.l24.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l24.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l24.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l24.blocked::no_targets                      0                       # number of cycles access was blocked
system.l24.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l24.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l24.fast_writes                              0                       # number of fast writes performed
system.l24.cache_copies                             0                       # number of cache copies performed
system.l24.writebacks::writebacks                8258                       # number of writebacks
system.l24.writebacks::total                     8258                       # number of writebacks
system.l24.ReadReq_mshr_misses::switch_cpus4.inst           37                       # number of ReadReq MSHR misses
system.l24.ReadReq_mshr_misses::switch_cpus4.data        13590                       # number of ReadReq MSHR misses
system.l24.ReadReq_mshr_misses::total           13627                       # number of ReadReq MSHR misses
system.l24.ReadExReq_mshr_misses::switch_cpus4.data            7                       # number of ReadExReq MSHR misses
system.l24.ReadExReq_mshr_misses::total             7                       # number of ReadExReq MSHR misses
system.l24.demand_mshr_misses::switch_cpus4.inst           37                       # number of demand (read+write) MSHR misses
system.l24.demand_mshr_misses::switch_cpus4.data        13597                       # number of demand (read+write) MSHR misses
system.l24.demand_mshr_misses::total            13634                       # number of demand (read+write) MSHR misses
system.l24.overall_mshr_misses::switch_cpus4.inst           37                       # number of overall MSHR misses
system.l24.overall_mshr_misses::switch_cpus4.data        13597                       # number of overall MSHR misses
system.l24.overall_mshr_misses::total           13634                       # number of overall MSHR misses
system.l24.ReadReq_mshr_miss_latency::switch_cpus4.inst     27646876                       # number of ReadReq MSHR miss cycles
system.l24.ReadReq_mshr_miss_latency::switch_cpus4.data   5910404302                       # number of ReadReq MSHR miss cycles
system.l24.ReadReq_mshr_miss_latency::total   5938051178                       # number of ReadReq MSHR miss cycles
system.l24.ReadExReq_mshr_miss_latency::switch_cpus4.data      4397754                       # number of ReadExReq MSHR miss cycles
system.l24.ReadExReq_mshr_miss_latency::total      4397754                       # number of ReadExReq MSHR miss cycles
system.l24.demand_mshr_miss_latency::switch_cpus4.inst     27646876                       # number of demand (read+write) MSHR miss cycles
system.l24.demand_mshr_miss_latency::switch_cpus4.data   5914802056                       # number of demand (read+write) MSHR miss cycles
system.l24.demand_mshr_miss_latency::total   5942448932                       # number of demand (read+write) MSHR miss cycles
system.l24.overall_mshr_miss_latency::switch_cpus4.inst     27646876                       # number of overall MSHR miss cycles
system.l24.overall_mshr_miss_latency::switch_cpus4.data   5914802056                       # number of overall MSHR miss cycles
system.l24.overall_mshr_miss_latency::total   5942448932                       # number of overall MSHR miss cycles
system.l24.ReadReq_mshr_miss_rate::switch_cpus4.inst     0.973684                       # mshr miss rate for ReadReq accesses
system.l24.ReadReq_mshr_miss_rate::switch_cpus4.data     0.251146                       # mshr miss rate for ReadReq accesses
system.l24.ReadReq_mshr_miss_rate::total     0.251653                       # mshr miss rate for ReadReq accesses
system.l24.ReadExReq_mshr_miss_rate::switch_cpus4.data     0.044586                       # mshr miss rate for ReadExReq accesses
system.l24.ReadExReq_mshr_miss_rate::total     0.044586                       # mshr miss rate for ReadExReq accesses
system.l24.demand_mshr_miss_rate::switch_cpus4.inst     0.973684                       # mshr miss rate for demand accesses
system.l24.demand_mshr_miss_rate::switch_cpus4.data     0.250548                       # mshr miss rate for demand accesses
system.l24.demand_mshr_miss_rate::total      0.251054                       # mshr miss rate for demand accesses
system.l24.overall_mshr_miss_rate::switch_cpus4.inst     0.973684                       # mshr miss rate for overall accesses
system.l24.overall_mshr_miss_rate::switch_cpus4.data     0.250548                       # mshr miss rate for overall accesses
system.l24.overall_mshr_miss_rate::total     0.251054                       # mshr miss rate for overall accesses
system.l24.ReadReq_avg_mshr_miss_latency::switch_cpus4.inst 747212.864865                       # average ReadReq mshr miss latency
system.l24.ReadReq_avg_mshr_miss_latency::switch_cpus4.data 434908.337160                       # average ReadReq mshr miss latency
system.l24.ReadReq_avg_mshr_miss_latency::total 435756.305717                       # average ReadReq mshr miss latency
system.l24.ReadExReq_avg_mshr_miss_latency::switch_cpus4.data 628250.571429                       # average ReadExReq mshr miss latency
system.l24.ReadExReq_avg_mshr_miss_latency::total 628250.571429                       # average ReadExReq mshr miss latency
system.l24.demand_avg_mshr_miss_latency::switch_cpus4.inst 747212.864865                       # average overall mshr miss latency
system.l24.demand_avg_mshr_miss_latency::switch_cpus4.data 435007.873502                       # average overall mshr miss latency
system.l24.demand_avg_mshr_miss_latency::total 435855.136570                       # average overall mshr miss latency
system.l24.overall_avg_mshr_miss_latency::switch_cpus4.inst 747212.864865                       # average overall mshr miss latency
system.l24.overall_avg_mshr_miss_latency::switch_cpus4.data 435007.873502                       # average overall mshr miss latency
system.l24.overall_avg_mshr_miss_latency::total 435855.136570                       # average overall mshr miss latency
system.l24.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.l25.replacements                         14326                       # number of replacements
system.l25.tagsinuse                      4095.806362                       # Cycle average of tags in use
system.l25.total_refs                          222286                       # Total number of references to valid blocks.
system.l25.sampled_refs                         18422                       # Sample count of references to valid blocks.
system.l25.avg_refs                         12.066334                       # Average number of references to valid blocks.
system.l25.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l25.occ_blocks::writebacks           53.066247                       # Average occupied blocks per requestor
system.l25.occ_blocks::switch_cpus5.inst     7.166893                       # Average occupied blocks per requestor
system.l25.occ_blocks::switch_cpus5.data  2912.683833                       # Average occupied blocks per requestor
system.l25.occ_blocks::cpu5.data          1122.889388                       # Average occupied blocks per requestor
system.l25.occ_percent::writebacks           0.012956                       # Average percentage of cache occupancy
system.l25.occ_percent::switch_cpus5.inst     0.001750                       # Average percentage of cache occupancy
system.l25.occ_percent::switch_cpus5.data     0.711104                       # Average percentage of cache occupancy
system.l25.occ_percent::cpu5.data            0.274143                       # Average percentage of cache occupancy
system.l25.occ_percent::total                0.999953                       # Average percentage of cache occupancy
system.l25.ReadReq_hits::switch_cpus5.inst            1                       # number of ReadReq hits
system.l25.ReadReq_hits::switch_cpus5.data        39232                       # number of ReadReq hits
system.l25.ReadReq_hits::total                  39233                       # number of ReadReq hits
system.l25.Writeback_hits::writebacks            6884                       # number of Writeback hits
system.l25.Writeback_hits::total                 6884                       # number of Writeback hits
system.l25.ReadExReq_hits::switch_cpus5.data           71                       # number of ReadExReq hits
system.l25.ReadExReq_hits::total                   71                       # number of ReadExReq hits
system.l25.demand_hits::switch_cpus5.inst            1                       # number of demand (read+write) hits
system.l25.demand_hits::switch_cpus5.data        39303                       # number of demand (read+write) hits
system.l25.demand_hits::total                   39304                       # number of demand (read+write) hits
system.l25.overall_hits::switch_cpus5.inst            1                       # number of overall hits
system.l25.overall_hits::switch_cpus5.data        39303                       # number of overall hits
system.l25.overall_hits::total                  39304                       # number of overall hits
system.l25.ReadReq_misses::switch_cpus5.inst           34                       # number of ReadReq misses
system.l25.ReadReq_misses::switch_cpus5.data        14292                       # number of ReadReq misses
system.l25.ReadReq_misses::total                14326                       # number of ReadReq misses
system.l25.demand_misses::switch_cpus5.inst           34                       # number of demand (read+write) misses
system.l25.demand_misses::switch_cpus5.data        14292                       # number of demand (read+write) misses
system.l25.demand_misses::total                 14326                       # number of demand (read+write) misses
system.l25.overall_misses::switch_cpus5.inst           34                       # number of overall misses
system.l25.overall_misses::switch_cpus5.data        14292                       # number of overall misses
system.l25.overall_misses::total                14326                       # number of overall misses
system.l25.ReadReq_miss_latency::switch_cpus5.inst     30864563                       # number of ReadReq miss cycles
system.l25.ReadReq_miss_latency::switch_cpus5.data   6185284788                       # number of ReadReq miss cycles
system.l25.ReadReq_miss_latency::total     6216149351                       # number of ReadReq miss cycles
system.l25.demand_miss_latency::switch_cpus5.inst     30864563                       # number of demand (read+write) miss cycles
system.l25.demand_miss_latency::switch_cpus5.data   6185284788                       # number of demand (read+write) miss cycles
system.l25.demand_miss_latency::total      6216149351                       # number of demand (read+write) miss cycles
system.l25.overall_miss_latency::switch_cpus5.inst     30864563                       # number of overall miss cycles
system.l25.overall_miss_latency::switch_cpus5.data   6185284788                       # number of overall miss cycles
system.l25.overall_miss_latency::total     6216149351                       # number of overall miss cycles
system.l25.ReadReq_accesses::switch_cpus5.inst           35                       # number of ReadReq accesses(hits+misses)
system.l25.ReadReq_accesses::switch_cpus5.data        53524                       # number of ReadReq accesses(hits+misses)
system.l25.ReadReq_accesses::total              53559                       # number of ReadReq accesses(hits+misses)
system.l25.Writeback_accesses::writebacks         6884                       # number of Writeback accesses(hits+misses)
system.l25.Writeback_accesses::total             6884                       # number of Writeback accesses(hits+misses)
system.l25.ReadExReq_accesses::switch_cpus5.data           71                       # number of ReadExReq accesses(hits+misses)
system.l25.ReadExReq_accesses::total               71                       # number of ReadExReq accesses(hits+misses)
system.l25.demand_accesses::switch_cpus5.inst           35                       # number of demand (read+write) accesses
system.l25.demand_accesses::switch_cpus5.data        53595                       # number of demand (read+write) accesses
system.l25.demand_accesses::total               53630                       # number of demand (read+write) accesses
system.l25.overall_accesses::switch_cpus5.inst           35                       # number of overall (read+write) accesses
system.l25.overall_accesses::switch_cpus5.data        53595                       # number of overall (read+write) accesses
system.l25.overall_accesses::total              53630                       # number of overall (read+write) accesses
system.l25.ReadReq_miss_rate::switch_cpus5.inst     0.971429                       # miss rate for ReadReq accesses
system.l25.ReadReq_miss_rate::switch_cpus5.data     0.267020                       # miss rate for ReadReq accesses
system.l25.ReadReq_miss_rate::total          0.267481                       # miss rate for ReadReq accesses
system.l25.demand_miss_rate::switch_cpus5.inst     0.971429                       # miss rate for demand accesses
system.l25.demand_miss_rate::switch_cpus5.data     0.266667                       # miss rate for demand accesses
system.l25.demand_miss_rate::total           0.267127                       # miss rate for demand accesses
system.l25.overall_miss_rate::switch_cpus5.inst     0.971429                       # miss rate for overall accesses
system.l25.overall_miss_rate::switch_cpus5.data     0.266667                       # miss rate for overall accesses
system.l25.overall_miss_rate::total          0.267127                       # miss rate for overall accesses
system.l25.ReadReq_avg_miss_latency::switch_cpus5.inst 907781.264706                       # average ReadReq miss latency
system.l25.ReadReq_avg_miss_latency::switch_cpus5.data 432779.512175                       # average ReadReq miss latency
system.l25.ReadReq_avg_miss_latency::total 433906.837289                       # average ReadReq miss latency
system.l25.demand_avg_miss_latency::switch_cpus5.inst 907781.264706                       # average overall miss latency
system.l25.demand_avg_miss_latency::switch_cpus5.data 432779.512175                       # average overall miss latency
system.l25.demand_avg_miss_latency::total 433906.837289                       # average overall miss latency
system.l25.overall_avg_miss_latency::switch_cpus5.inst 907781.264706                       # average overall miss latency
system.l25.overall_avg_miss_latency::switch_cpus5.data 432779.512175                       # average overall miss latency
system.l25.overall_avg_miss_latency::total 433906.837289                       # average overall miss latency
system.l25.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l25.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l25.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l25.blocked::no_targets                      0                       # number of cycles access was blocked
system.l25.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l25.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l25.fast_writes                              0                       # number of fast writes performed
system.l25.cache_copies                             0                       # number of cache copies performed
system.l25.writebacks::writebacks                2154                       # number of writebacks
system.l25.writebacks::total                     2154                       # number of writebacks
system.l25.ReadReq_mshr_misses::switch_cpus5.inst           34                       # number of ReadReq MSHR misses
system.l25.ReadReq_mshr_misses::switch_cpus5.data        14292                       # number of ReadReq MSHR misses
system.l25.ReadReq_mshr_misses::total           14326                       # number of ReadReq MSHR misses
system.l25.demand_mshr_misses::switch_cpus5.inst           34                       # number of demand (read+write) MSHR misses
system.l25.demand_mshr_misses::switch_cpus5.data        14292                       # number of demand (read+write) MSHR misses
system.l25.demand_mshr_misses::total            14326                       # number of demand (read+write) MSHR misses
system.l25.overall_mshr_misses::switch_cpus5.inst           34                       # number of overall MSHR misses
system.l25.overall_mshr_misses::switch_cpus5.data        14292                       # number of overall MSHR misses
system.l25.overall_mshr_misses::total           14326                       # number of overall MSHR misses
system.l25.ReadReq_mshr_miss_latency::switch_cpus5.inst     28423271                       # number of ReadReq MSHR miss cycles
system.l25.ReadReq_mshr_miss_latency::switch_cpus5.data   5158635352                       # number of ReadReq MSHR miss cycles
system.l25.ReadReq_mshr_miss_latency::total   5187058623                       # number of ReadReq MSHR miss cycles
system.l25.demand_mshr_miss_latency::switch_cpus5.inst     28423271                       # number of demand (read+write) MSHR miss cycles
system.l25.demand_mshr_miss_latency::switch_cpus5.data   5158635352                       # number of demand (read+write) MSHR miss cycles
system.l25.demand_mshr_miss_latency::total   5187058623                       # number of demand (read+write) MSHR miss cycles
system.l25.overall_mshr_miss_latency::switch_cpus5.inst     28423271                       # number of overall MSHR miss cycles
system.l25.overall_mshr_miss_latency::switch_cpus5.data   5158635352                       # number of overall MSHR miss cycles
system.l25.overall_mshr_miss_latency::total   5187058623                       # number of overall MSHR miss cycles
system.l25.ReadReq_mshr_miss_rate::switch_cpus5.inst     0.971429                       # mshr miss rate for ReadReq accesses
system.l25.ReadReq_mshr_miss_rate::switch_cpus5.data     0.267020                       # mshr miss rate for ReadReq accesses
system.l25.ReadReq_mshr_miss_rate::total     0.267481                       # mshr miss rate for ReadReq accesses
system.l25.demand_mshr_miss_rate::switch_cpus5.inst     0.971429                       # mshr miss rate for demand accesses
system.l25.demand_mshr_miss_rate::switch_cpus5.data     0.266667                       # mshr miss rate for demand accesses
system.l25.demand_mshr_miss_rate::total      0.267127                       # mshr miss rate for demand accesses
system.l25.overall_mshr_miss_rate::switch_cpus5.inst     0.971429                       # mshr miss rate for overall accesses
system.l25.overall_mshr_miss_rate::switch_cpus5.data     0.266667                       # mshr miss rate for overall accesses
system.l25.overall_mshr_miss_rate::total     0.267127                       # mshr miss rate for overall accesses
system.l25.ReadReq_avg_mshr_miss_latency::switch_cpus5.inst 835978.558824                       # average ReadReq mshr miss latency
system.l25.ReadReq_avg_mshr_miss_latency::switch_cpus5.data 360945.658550                       # average ReadReq mshr miss latency
system.l25.ReadReq_avg_mshr_miss_latency::total 362073.057588                       # average ReadReq mshr miss latency
system.l25.demand_avg_mshr_miss_latency::switch_cpus5.inst 835978.558824                       # average overall mshr miss latency
system.l25.demand_avg_mshr_miss_latency::switch_cpus5.data 360945.658550                       # average overall mshr miss latency
system.l25.demand_avg_mshr_miss_latency::total 362073.057588                       # average overall mshr miss latency
system.l25.overall_avg_mshr_miss_latency::switch_cpus5.inst 835978.558824                       # average overall mshr miss latency
system.l25.overall_avg_mshr_miss_latency::switch_cpus5.data 360945.658550                       # average overall mshr miss latency
system.l25.overall_avg_mshr_miss_latency::total 362073.057588                       # average overall mshr miss latency
system.l25.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.l26.replacements                          6329                       # number of replacements
system.l26.tagsinuse                      4095.189061                       # Cycle average of tags in use
system.l26.total_refs                          289398                       # Total number of references to valid blocks.
system.l26.sampled_refs                         10425                       # Sample count of references to valid blocks.
system.l26.avg_refs                         27.760000                       # Average number of references to valid blocks.
system.l26.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l26.occ_blocks::writebacks          121.105120                       # Average occupied blocks per requestor
system.l26.occ_blocks::switch_cpus6.inst    18.468533                       # Average occupied blocks per requestor
system.l26.occ_blocks::switch_cpus6.data  2247.489713                       # Average occupied blocks per requestor
system.l26.occ_blocks::cpu6.data          1708.125695                       # Average occupied blocks per requestor
system.l26.occ_percent::writebacks           0.029567                       # Average percentage of cache occupancy
system.l26.occ_percent::switch_cpus6.inst     0.004509                       # Average percentage of cache occupancy
system.l26.occ_percent::switch_cpus6.data     0.548704                       # Average percentage of cache occupancy
system.l26.occ_percent::cpu6.data            0.417023                       # Average percentage of cache occupancy
system.l26.occ_percent::total                0.999802                       # Average percentage of cache occupancy
system.l26.ReadReq_hits::switch_cpus6.inst            2                       # number of ReadReq hits
system.l26.ReadReq_hits::switch_cpus6.data        29945                       # number of ReadReq hits
system.l26.ReadReq_hits::total                  29947                       # number of ReadReq hits
system.l26.Writeback_hits::writebacks            9528                       # number of Writeback hits
system.l26.Writeback_hits::total                 9528                       # number of Writeback hits
system.l26.ReadExReq_hits::switch_cpus6.data          207                       # number of ReadExReq hits
system.l26.ReadExReq_hits::total                  207                       # number of ReadExReq hits
system.l26.demand_hits::switch_cpus6.inst            2                       # number of demand (read+write) hits
system.l26.demand_hits::switch_cpus6.data        30152                       # number of demand (read+write) hits
system.l26.demand_hits::total                   30154                       # number of demand (read+write) hits
system.l26.overall_hits::switch_cpus6.inst            2                       # number of overall hits
system.l26.overall_hits::switch_cpus6.data        30152                       # number of overall hits
system.l26.overall_hits::total                  30154                       # number of overall hits
system.l26.ReadReq_misses::switch_cpus6.inst           37                       # number of ReadReq misses
system.l26.ReadReq_misses::switch_cpus6.data         6292                       # number of ReadReq misses
system.l26.ReadReq_misses::total                 6329                       # number of ReadReq misses
system.l26.demand_misses::switch_cpus6.inst           37                       # number of demand (read+write) misses
system.l26.demand_misses::switch_cpus6.data         6292                       # number of demand (read+write) misses
system.l26.demand_misses::total                  6329                       # number of demand (read+write) misses
system.l26.overall_misses::switch_cpus6.inst           37                       # number of overall misses
system.l26.overall_misses::switch_cpus6.data         6292                       # number of overall misses
system.l26.overall_misses::total                 6329                       # number of overall misses
system.l26.ReadReq_miss_latency::switch_cpus6.inst     42327545                       # number of ReadReq miss cycles
system.l26.ReadReq_miss_latency::switch_cpus6.data   2904005708                       # number of ReadReq miss cycles
system.l26.ReadReq_miss_latency::total     2946333253                       # number of ReadReq miss cycles
system.l26.demand_miss_latency::switch_cpus6.inst     42327545                       # number of demand (read+write) miss cycles
system.l26.demand_miss_latency::switch_cpus6.data   2904005708                       # number of demand (read+write) miss cycles
system.l26.demand_miss_latency::total      2946333253                       # number of demand (read+write) miss cycles
system.l26.overall_miss_latency::switch_cpus6.inst     42327545                       # number of overall miss cycles
system.l26.overall_miss_latency::switch_cpus6.data   2904005708                       # number of overall miss cycles
system.l26.overall_miss_latency::total     2946333253                       # number of overall miss cycles
system.l26.ReadReq_accesses::switch_cpus6.inst           39                       # number of ReadReq accesses(hits+misses)
system.l26.ReadReq_accesses::switch_cpus6.data        36237                       # number of ReadReq accesses(hits+misses)
system.l26.ReadReq_accesses::total              36276                       # number of ReadReq accesses(hits+misses)
system.l26.Writeback_accesses::writebacks         9528                       # number of Writeback accesses(hits+misses)
system.l26.Writeback_accesses::total             9528                       # number of Writeback accesses(hits+misses)
system.l26.ReadExReq_accesses::switch_cpus6.data          207                       # number of ReadExReq accesses(hits+misses)
system.l26.ReadExReq_accesses::total              207                       # number of ReadExReq accesses(hits+misses)
system.l26.demand_accesses::switch_cpus6.inst           39                       # number of demand (read+write) accesses
system.l26.demand_accesses::switch_cpus6.data        36444                       # number of demand (read+write) accesses
system.l26.demand_accesses::total               36483                       # number of demand (read+write) accesses
system.l26.overall_accesses::switch_cpus6.inst           39                       # number of overall (read+write) accesses
system.l26.overall_accesses::switch_cpus6.data        36444                       # number of overall (read+write) accesses
system.l26.overall_accesses::total              36483                       # number of overall (read+write) accesses
system.l26.ReadReq_miss_rate::switch_cpus6.inst     0.948718                       # miss rate for ReadReq accesses
system.l26.ReadReq_miss_rate::switch_cpus6.data     0.173635                       # miss rate for ReadReq accesses
system.l26.ReadReq_miss_rate::total          0.174468                       # miss rate for ReadReq accesses
system.l26.demand_miss_rate::switch_cpus6.inst     0.948718                       # miss rate for demand accesses
system.l26.demand_miss_rate::switch_cpus6.data     0.172648                       # miss rate for demand accesses
system.l26.demand_miss_rate::total           0.173478                       # miss rate for demand accesses
system.l26.overall_miss_rate::switch_cpus6.inst     0.948718                       # miss rate for overall accesses
system.l26.overall_miss_rate::switch_cpus6.data     0.172648                       # miss rate for overall accesses
system.l26.overall_miss_rate::total          0.173478                       # miss rate for overall accesses
system.l26.ReadReq_avg_miss_latency::switch_cpus6.inst 1143987.702703                       # average ReadReq miss latency
system.l26.ReadReq_avg_miss_latency::switch_cpus6.data 461539.368722                       # average ReadReq miss latency
system.l26.ReadReq_avg_miss_latency::total 465529.033497                       # average ReadReq miss latency
system.l26.demand_avg_miss_latency::switch_cpus6.inst 1143987.702703                       # average overall miss latency
system.l26.demand_avg_miss_latency::switch_cpus6.data 461539.368722                       # average overall miss latency
system.l26.demand_avg_miss_latency::total 465529.033497                       # average overall miss latency
system.l26.overall_avg_miss_latency::switch_cpus6.inst 1143987.702703                       # average overall miss latency
system.l26.overall_avg_miss_latency::switch_cpus6.data 461539.368722                       # average overall miss latency
system.l26.overall_avg_miss_latency::total 465529.033497                       # average overall miss latency
system.l26.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l26.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l26.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l26.blocked::no_targets                      0                       # number of cycles access was blocked
system.l26.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l26.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l26.fast_writes                              0                       # number of fast writes performed
system.l26.cache_copies                             0                       # number of cache copies performed
system.l26.writebacks::writebacks                3701                       # number of writebacks
system.l26.writebacks::total                     3701                       # number of writebacks
system.l26.ReadReq_mshr_misses::switch_cpus6.inst           37                       # number of ReadReq MSHR misses
system.l26.ReadReq_mshr_misses::switch_cpus6.data         6292                       # number of ReadReq MSHR misses
system.l26.ReadReq_mshr_misses::total            6329                       # number of ReadReq MSHR misses
system.l26.demand_mshr_misses::switch_cpus6.inst           37                       # number of demand (read+write) MSHR misses
system.l26.demand_mshr_misses::switch_cpus6.data         6292                       # number of demand (read+write) MSHR misses
system.l26.demand_mshr_misses::total             6329                       # number of demand (read+write) MSHR misses
system.l26.overall_mshr_misses::switch_cpus6.inst           37                       # number of overall MSHR misses
system.l26.overall_mshr_misses::switch_cpus6.data         6292                       # number of overall MSHR misses
system.l26.overall_mshr_misses::total            6329                       # number of overall MSHR misses
system.l26.ReadReq_mshr_miss_latency::switch_cpus6.inst     39668974                       # number of ReadReq MSHR miss cycles
system.l26.ReadReq_mshr_miss_latency::switch_cpus6.data   2451879204                       # number of ReadReq MSHR miss cycles
system.l26.ReadReq_mshr_miss_latency::total   2491548178                       # number of ReadReq MSHR miss cycles
system.l26.demand_mshr_miss_latency::switch_cpus6.inst     39668974                       # number of demand (read+write) MSHR miss cycles
system.l26.demand_mshr_miss_latency::switch_cpus6.data   2451879204                       # number of demand (read+write) MSHR miss cycles
system.l26.demand_mshr_miss_latency::total   2491548178                       # number of demand (read+write) MSHR miss cycles
system.l26.overall_mshr_miss_latency::switch_cpus6.inst     39668974                       # number of overall MSHR miss cycles
system.l26.overall_mshr_miss_latency::switch_cpus6.data   2451879204                       # number of overall MSHR miss cycles
system.l26.overall_mshr_miss_latency::total   2491548178                       # number of overall MSHR miss cycles
system.l26.ReadReq_mshr_miss_rate::switch_cpus6.inst     0.948718                       # mshr miss rate for ReadReq accesses
system.l26.ReadReq_mshr_miss_rate::switch_cpus6.data     0.173635                       # mshr miss rate for ReadReq accesses
system.l26.ReadReq_mshr_miss_rate::total     0.174468                       # mshr miss rate for ReadReq accesses
system.l26.demand_mshr_miss_rate::switch_cpus6.inst     0.948718                       # mshr miss rate for demand accesses
system.l26.demand_mshr_miss_rate::switch_cpus6.data     0.172648                       # mshr miss rate for demand accesses
system.l26.demand_mshr_miss_rate::total      0.173478                       # mshr miss rate for demand accesses
system.l26.overall_mshr_miss_rate::switch_cpus6.inst     0.948718                       # mshr miss rate for overall accesses
system.l26.overall_mshr_miss_rate::switch_cpus6.data     0.172648                       # mshr miss rate for overall accesses
system.l26.overall_mshr_miss_rate::total     0.173478                       # mshr miss rate for overall accesses
system.l26.ReadReq_avg_mshr_miss_latency::switch_cpus6.inst 1072134.432432                       # average ReadReq mshr miss latency
system.l26.ReadReq_avg_mshr_miss_latency::switch_cpus6.data 389682.009536                       # average ReadReq mshr miss latency
system.l26.ReadReq_avg_mshr_miss_latency::total 393671.698215                       # average ReadReq mshr miss latency
system.l26.demand_avg_mshr_miss_latency::switch_cpus6.inst 1072134.432432                       # average overall mshr miss latency
system.l26.demand_avg_mshr_miss_latency::switch_cpus6.data 389682.009536                       # average overall mshr miss latency
system.l26.demand_avg_mshr_miss_latency::total 393671.698215                       # average overall mshr miss latency
system.l26.overall_avg_mshr_miss_latency::switch_cpus6.inst 1072134.432432                       # average overall mshr miss latency
system.l26.overall_avg_mshr_miss_latency::switch_cpus6.data 389682.009536                       # average overall mshr miss latency
system.l26.overall_avg_mshr_miss_latency::total 393671.698215                       # average overall mshr miss latency
system.l26.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.l27.replacements                         23019                       # number of replacements
system.l27.tagsinuse                      4095.577357                       # Cycle average of tags in use
system.l27.total_refs                          378888                       # Total number of references to valid blocks.
system.l27.sampled_refs                         27115                       # Sample count of references to valid blocks.
system.l27.avg_refs                         13.973373                       # Average number of references to valid blocks.
system.l27.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l27.occ_blocks::writebacks           37.283666                       # Average occupied blocks per requestor
system.l27.occ_blocks::switch_cpus7.inst    12.124852                       # Average occupied blocks per requestor
system.l27.occ_blocks::switch_cpus7.data  2619.948806                       # Average occupied blocks per requestor
system.l27.occ_blocks::cpu7.data          1426.220033                       # Average occupied blocks per requestor
system.l27.occ_percent::writebacks           0.009102                       # Average percentage of cache occupancy
system.l27.occ_percent::switch_cpus7.inst     0.002960                       # Average percentage of cache occupancy
system.l27.occ_percent::switch_cpus7.data     0.639636                       # Average percentage of cache occupancy
system.l27.occ_percent::cpu7.data            0.348198                       # Average percentage of cache occupancy
system.l27.occ_percent::total                0.999897                       # Average percentage of cache occupancy
system.l27.ReadReq_hits::switch_cpus7.inst            1                       # number of ReadReq hits
system.l27.ReadReq_hits::switch_cpus7.data        46241                       # number of ReadReq hits
system.l27.ReadReq_hits::total                  46242                       # number of ReadReq hits
system.l27.Writeback_hits::writebacks           13925                       # number of Writeback hits
system.l27.Writeback_hits::total                13925                       # number of Writeback hits
system.l27.ReadExReq_hits::switch_cpus7.data          128                       # number of ReadExReq hits
system.l27.ReadExReq_hits::total                  128                       # number of ReadExReq hits
system.l27.demand_hits::switch_cpus7.inst            1                       # number of demand (read+write) hits
system.l27.demand_hits::switch_cpus7.data        46369                       # number of demand (read+write) hits
system.l27.demand_hits::total                   46370                       # number of demand (read+write) hits
system.l27.overall_hits::switch_cpus7.inst            1                       # number of overall hits
system.l27.overall_hits::switch_cpus7.data        46369                       # number of overall hits
system.l27.overall_hits::total                  46370                       # number of overall hits
system.l27.ReadReq_misses::switch_cpus7.inst           42                       # number of ReadReq misses
system.l27.ReadReq_misses::switch_cpus7.data        22974                       # number of ReadReq misses
system.l27.ReadReq_misses::total                23016                       # number of ReadReq misses
system.l27.ReadExReq_misses::switch_cpus7.data            1                       # number of ReadExReq misses
system.l27.ReadExReq_misses::total                  1                       # number of ReadExReq misses
system.l27.demand_misses::switch_cpus7.inst           42                       # number of demand (read+write) misses
system.l27.demand_misses::switch_cpus7.data        22975                       # number of demand (read+write) misses
system.l27.demand_misses::total                 23017                       # number of demand (read+write) misses
system.l27.overall_misses::switch_cpus7.inst           42                       # number of overall misses
system.l27.overall_misses::switch_cpus7.data        22975                       # number of overall misses
system.l27.overall_misses::total                23017                       # number of overall misses
system.l27.ReadReq_miss_latency::switch_cpus7.inst     41295038                       # number of ReadReq miss cycles
system.l27.ReadReq_miss_latency::switch_cpus7.data  11757777303                       # number of ReadReq miss cycles
system.l27.ReadReq_miss_latency::total    11799072341                       # number of ReadReq miss cycles
system.l27.ReadExReq_miss_latency::switch_cpus7.data       313018                       # number of ReadExReq miss cycles
system.l27.ReadExReq_miss_latency::total       313018                       # number of ReadExReq miss cycles
system.l27.demand_miss_latency::switch_cpus7.inst     41295038                       # number of demand (read+write) miss cycles
system.l27.demand_miss_latency::switch_cpus7.data  11758090321                       # number of demand (read+write) miss cycles
system.l27.demand_miss_latency::total     11799385359                       # number of demand (read+write) miss cycles
system.l27.overall_miss_latency::switch_cpus7.inst     41295038                       # number of overall miss cycles
system.l27.overall_miss_latency::switch_cpus7.data  11758090321                       # number of overall miss cycles
system.l27.overall_miss_latency::total    11799385359                       # number of overall miss cycles
system.l27.ReadReq_accesses::switch_cpus7.inst           43                       # number of ReadReq accesses(hits+misses)
system.l27.ReadReq_accesses::switch_cpus7.data        69215                       # number of ReadReq accesses(hits+misses)
system.l27.ReadReq_accesses::total              69258                       # number of ReadReq accesses(hits+misses)
system.l27.Writeback_accesses::writebacks        13925                       # number of Writeback accesses(hits+misses)
system.l27.Writeback_accesses::total            13925                       # number of Writeback accesses(hits+misses)
system.l27.ReadExReq_accesses::switch_cpus7.data          129                       # number of ReadExReq accesses(hits+misses)
system.l27.ReadExReq_accesses::total              129                       # number of ReadExReq accesses(hits+misses)
system.l27.demand_accesses::switch_cpus7.inst           43                       # number of demand (read+write) accesses
system.l27.demand_accesses::switch_cpus7.data        69344                       # number of demand (read+write) accesses
system.l27.demand_accesses::total               69387                       # number of demand (read+write) accesses
system.l27.overall_accesses::switch_cpus7.inst           43                       # number of overall (read+write) accesses
system.l27.overall_accesses::switch_cpus7.data        69344                       # number of overall (read+write) accesses
system.l27.overall_accesses::total              69387                       # number of overall (read+write) accesses
system.l27.ReadReq_miss_rate::switch_cpus7.inst     0.976744                       # miss rate for ReadReq accesses
system.l27.ReadReq_miss_rate::switch_cpus7.data     0.331922                       # miss rate for ReadReq accesses
system.l27.ReadReq_miss_rate::total          0.332323                       # miss rate for ReadReq accesses
system.l27.ReadExReq_miss_rate::switch_cpus7.data     0.007752                       # miss rate for ReadExReq accesses
system.l27.ReadExReq_miss_rate::total        0.007752                       # miss rate for ReadExReq accesses
system.l27.demand_miss_rate::switch_cpus7.inst     0.976744                       # miss rate for demand accesses
system.l27.demand_miss_rate::switch_cpus7.data     0.331319                       # miss rate for demand accesses
system.l27.demand_miss_rate::total           0.331719                       # miss rate for demand accesses
system.l27.overall_miss_rate::switch_cpus7.inst     0.976744                       # miss rate for overall accesses
system.l27.overall_miss_rate::switch_cpus7.data     0.331319                       # miss rate for overall accesses
system.l27.overall_miss_rate::total          0.331719                       # miss rate for overall accesses
system.l27.ReadReq_avg_miss_latency::switch_cpus7.inst 983215.190476                       # average ReadReq miss latency
system.l27.ReadReq_avg_miss_latency::switch_cpus7.data 511786.249804                       # average ReadReq miss latency
system.l27.ReadReq_avg_miss_latency::total 512646.521594                       # average ReadReq miss latency
system.l27.ReadExReq_avg_miss_latency::switch_cpus7.data       313018                       # average ReadExReq miss latency
system.l27.ReadExReq_avg_miss_latency::total       313018                       # average ReadExReq miss latency
system.l27.demand_avg_miss_latency::switch_cpus7.inst 983215.190476                       # average overall miss latency
system.l27.demand_avg_miss_latency::switch_cpus7.data 511777.598303                       # average overall miss latency
system.l27.demand_avg_miss_latency::total 512637.848503                       # average overall miss latency
system.l27.overall_avg_miss_latency::switch_cpus7.inst 983215.190476                       # average overall miss latency
system.l27.overall_avg_miss_latency::switch_cpus7.data 511777.598303                       # average overall miss latency
system.l27.overall_avg_miss_latency::total 512637.848503                       # average overall miss latency
system.l27.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l27.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l27.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l27.blocked::no_targets                      0                       # number of cycles access was blocked
system.l27.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l27.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l27.fast_writes                              0                       # number of fast writes performed
system.l27.cache_copies                             0                       # number of cache copies performed
system.l27.writebacks::writebacks                4163                       # number of writebacks
system.l27.writebacks::total                     4163                       # number of writebacks
system.l27.ReadReq_mshr_misses::switch_cpus7.inst           42                       # number of ReadReq MSHR misses
system.l27.ReadReq_mshr_misses::switch_cpus7.data        22974                       # number of ReadReq MSHR misses
system.l27.ReadReq_mshr_misses::total           23016                       # number of ReadReq MSHR misses
system.l27.ReadExReq_mshr_misses::switch_cpus7.data            1                       # number of ReadExReq MSHR misses
system.l27.ReadExReq_mshr_misses::total             1                       # number of ReadExReq MSHR misses
system.l27.demand_mshr_misses::switch_cpus7.inst           42                       # number of demand (read+write) MSHR misses
system.l27.demand_mshr_misses::switch_cpus7.data        22975                       # number of demand (read+write) MSHR misses
system.l27.demand_mshr_misses::total            23017                       # number of demand (read+write) MSHR misses
system.l27.overall_mshr_misses::switch_cpus7.inst           42                       # number of overall MSHR misses
system.l27.overall_mshr_misses::switch_cpus7.data        22975                       # number of overall MSHR misses
system.l27.overall_mshr_misses::total           23017                       # number of overall MSHR misses
system.l27.ReadReq_mshr_miss_latency::switch_cpus7.inst     38278851                       # number of ReadReq MSHR miss cycles
system.l27.ReadReq_mshr_miss_latency::switch_cpus7.data  10107909658                       # number of ReadReq MSHR miss cycles
system.l27.ReadReq_mshr_miss_latency::total  10146188509                       # number of ReadReq MSHR miss cycles
system.l27.ReadExReq_mshr_miss_latency::switch_cpus7.data       241218                       # number of ReadExReq MSHR miss cycles
system.l27.ReadExReq_mshr_miss_latency::total       241218                       # number of ReadExReq MSHR miss cycles
system.l27.demand_mshr_miss_latency::switch_cpus7.inst     38278851                       # number of demand (read+write) MSHR miss cycles
system.l27.demand_mshr_miss_latency::switch_cpus7.data  10108150876                       # number of demand (read+write) MSHR miss cycles
system.l27.demand_mshr_miss_latency::total  10146429727                       # number of demand (read+write) MSHR miss cycles
system.l27.overall_mshr_miss_latency::switch_cpus7.inst     38278851                       # number of overall MSHR miss cycles
system.l27.overall_mshr_miss_latency::switch_cpus7.data  10108150876                       # number of overall MSHR miss cycles
system.l27.overall_mshr_miss_latency::total  10146429727                       # number of overall MSHR miss cycles
system.l27.ReadReq_mshr_miss_rate::switch_cpus7.inst     0.976744                       # mshr miss rate for ReadReq accesses
system.l27.ReadReq_mshr_miss_rate::switch_cpus7.data     0.331922                       # mshr miss rate for ReadReq accesses
system.l27.ReadReq_mshr_miss_rate::total     0.332323                       # mshr miss rate for ReadReq accesses
system.l27.ReadExReq_mshr_miss_rate::switch_cpus7.data     0.007752                       # mshr miss rate for ReadExReq accesses
system.l27.ReadExReq_mshr_miss_rate::total     0.007752                       # mshr miss rate for ReadExReq accesses
system.l27.demand_mshr_miss_rate::switch_cpus7.inst     0.976744                       # mshr miss rate for demand accesses
system.l27.demand_mshr_miss_rate::switch_cpus7.data     0.331319                       # mshr miss rate for demand accesses
system.l27.demand_mshr_miss_rate::total      0.331719                       # mshr miss rate for demand accesses
system.l27.overall_mshr_miss_rate::switch_cpus7.inst     0.976744                       # mshr miss rate for overall accesses
system.l27.overall_mshr_miss_rate::switch_cpus7.data     0.331319                       # mshr miss rate for overall accesses
system.l27.overall_mshr_miss_rate::total     0.331719                       # mshr miss rate for overall accesses
system.l27.ReadReq_avg_mshr_miss_latency::switch_cpus7.inst 911401.214286                       # average ReadReq mshr miss latency
system.l27.ReadReq_avg_mshr_miss_latency::switch_cpus7.data 439971.692261                       # average ReadReq mshr miss latency
system.l27.ReadReq_avg_mshr_miss_latency::total 440831.965111                       # average ReadReq mshr miss latency
system.l27.ReadExReq_avg_mshr_miss_latency::switch_cpus7.data       241218                       # average ReadExReq mshr miss latency
system.l27.ReadExReq_avg_mshr_miss_latency::total       241218                       # average ReadExReq mshr miss latency
system.l27.demand_avg_mshr_miss_latency::switch_cpus7.inst 911401.214286                       # average overall mshr miss latency
system.l27.demand_avg_mshr_miss_latency::switch_cpus7.data 439963.041393                       # average overall mshr miss latency
system.l27.demand_avg_mshr_miss_latency::total 440823.292653                       # average overall mshr miss latency
system.l27.overall_avg_mshr_miss_latency::switch_cpus7.inst 911401.214286                       # average overall mshr miss latency
system.l27.overall_avg_mshr_miss_latency::switch_cpus7.data 439963.041393                       # average overall mshr miss latency
system.l27.overall_avg_mshr_miss_latency::total 440823.292653                       # average overall mshr miss latency
system.l27.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.cpu0.dtb.inst_hits                           0                       # ITB inst hits
system.cpu0.dtb.inst_misses                         0                       # ITB inst misses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.itb.inst_hits                           0                       # ITB inst hits
system.cpu0.itb.inst_misses                         0                       # ITB inst misses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.numCycles                               0                       # number of cpu cycles simulated
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.committedInsts                          0                       # Number of instructions committed
system.cpu0.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu0.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu0.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu0.num_func_calls                          0                       # number of times a function call or return occured
system.cpu0.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu0.num_int_insts                           0                       # number of integer instructions
system.cpu0.num_fp_insts                            0                       # number of float instructions
system.cpu0.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu0.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu0.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu0.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu0.num_mem_refs                            0                       # number of memory refs
system.cpu0.num_load_insts                          0                       # Number of load instructions
system.cpu0.num_store_insts                         0                       # Number of store instructions
system.cpu0.num_idle_cycles                         0                       # Number of idle cycles
system.cpu0.num_busy_cycles                         0                       # Number of busy cycles
system.cpu0.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu0.idle_fraction                           0                       # Percentage of idle cycles
system.cpu0.icache.replacements                     0                       # number of replacements
system.cpu0.icache.tagsinuse               514.945293                       # Cycle average of tags in use
system.cpu0.icache.total_refs              1012193473                       # Total number of references to valid blocks.
system.cpu0.icache.sampled_refs                   516                       # Sample count of references to valid blocks.
system.cpu0.icache.avg_refs              1961615.257752                       # Average number of references to valid blocks.
system.cpu0.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.occ_blocks::switch_cpus0.inst    39.945293                       # Average occupied blocks per requestor
system.cpu0.icache.occ_blocks::cpu0.inst          475                       # Average occupied blocks per requestor
system.cpu0.icache.occ_percent::switch_cpus0.inst     0.064015                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::cpu0.inst     0.761218                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::total        0.825233                       # Average percentage of cache occupancy
system.cpu0.icache.ReadReq_hits::switch_cpus0.inst     12185377                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total       12185377                       # number of ReadReq hits
system.cpu0.icache.demand_hits::switch_cpus0.inst     12185377                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total        12185377                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::switch_cpus0.inst     12185377                       # number of overall hits
system.cpu0.icache.overall_hits::total       12185377                       # number of overall hits
system.cpu0.icache.ReadReq_misses::switch_cpus0.inst           52                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total           52                       # number of ReadReq misses
system.cpu0.icache.demand_misses::switch_cpus0.inst           52                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total            52                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::switch_cpus0.inst           52                       # number of overall misses
system.cpu0.icache.overall_misses::total           52                       # number of overall misses
system.cpu0.icache.ReadReq_miss_latency::switch_cpus0.inst     44474445                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total     44474445                       # number of ReadReq miss cycles
system.cpu0.icache.demand_miss_latency::switch_cpus0.inst     44474445                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total     44474445                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::switch_cpus0.inst     44474445                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total     44474445                       # number of overall miss cycles
system.cpu0.icache.ReadReq_accesses::switch_cpus0.inst     12185429                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total     12185429                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.demand_accesses::switch_cpus0.inst     12185429                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total     12185429                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::switch_cpus0.inst     12185429                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total     12185429                       # number of overall (read+write) accesses
system.cpu0.icache.ReadReq_miss_rate::switch_cpus0.inst     0.000004                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.000004                       # miss rate for ReadReq accesses
system.cpu0.icache.demand_miss_rate::switch_cpus0.inst     0.000004                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.000004                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::switch_cpus0.inst     0.000004                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.000004                       # miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_miss_latency::switch_cpus0.inst 855277.788462                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 855277.788462                       # average ReadReq miss latency
system.cpu0.icache.demand_avg_miss_latency::switch_cpus0.inst 855277.788462                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 855277.788462                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::switch_cpus0.inst 855277.788462                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 855277.788462                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.fast_writes                      0                       # number of fast writes performed
system.cpu0.icache.cache_copies                     0                       # number of cache copies performed
system.cpu0.icache.ReadReq_mshr_hits::switch_cpus0.inst           11                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total           11                       # number of ReadReq MSHR hits
system.cpu0.icache.demand_mshr_hits::switch_cpus0.inst           11                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total           11                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::switch_cpus0.inst           11                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total           11                       # number of overall MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::switch_cpus0.inst           41                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total           41                       # number of ReadReq MSHR misses
system.cpu0.icache.demand_mshr_misses::switch_cpus0.inst           41                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total           41                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::switch_cpus0.inst           41                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total           41                       # number of overall MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::switch_cpus0.inst     35964609                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total     35964609                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::switch_cpus0.inst     35964609                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total     35964609                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::switch_cpus0.inst     35964609                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total     35964609                       # number of overall MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::switch_cpus0.inst     0.000003                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.000003                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.demand_mshr_miss_rate::switch_cpus0.inst     0.000003                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.000003                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::switch_cpus0.inst     0.000003                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.000003                       # mshr miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 877185.585366                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 877185.585366                       # average ReadReq mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::switch_cpus0.inst 877185.585366                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 877185.585366                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::switch_cpus0.inst 877185.585366                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 877185.585366                       # average overall mshr miss latency
system.cpu0.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu0.dcache.replacements                 40870                       # number of replacements
system.cpu0.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu0.dcache.total_refs               166568646                       # Total number of references to valid blocks.
system.cpu0.dcache.sampled_refs                 41126                       # Sample count of references to valid blocks.
system.cpu0.dcache.avg_refs               4050.202937                       # Average number of references to valid blocks.
system.cpu0.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.occ_blocks::switch_cpus0.data   233.149221                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_blocks::cpu0.data    22.850779                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_percent::switch_cpus0.data     0.910739                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::cpu0.data     0.089261                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu0.dcache.ReadReq_hits::switch_cpus0.data      8382705                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total        8382705                       # number of ReadReq hits
system.cpu0.dcache.WriteReq_hits::switch_cpus0.data      7056044                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total       7056044                       # number of WriteReq hits
system.cpu0.dcache.LoadLockedReq_hits::switch_cpus0.data        18515                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total        18515                       # number of LoadLockedReq hits
system.cpu0.dcache.StoreCondReq_hits::switch_cpus0.data        16989                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total        16989                       # number of StoreCondReq hits
system.cpu0.dcache.demand_hits::switch_cpus0.data     15438749                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total        15438749                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::switch_cpus0.data     15438749                       # number of overall hits
system.cpu0.dcache.overall_hits::total       15438749                       # number of overall hits
system.cpu0.dcache.ReadReq_misses::switch_cpus0.data       130792                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total       130792                       # number of ReadReq misses
system.cpu0.dcache.WriteReq_misses::switch_cpus0.data          918                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total          918                       # number of WriteReq misses
system.cpu0.dcache.demand_misses::switch_cpus0.data       131710                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total        131710                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::switch_cpus0.data       131710                       # number of overall misses
system.cpu0.dcache.overall_misses::total       131710                       # number of overall misses
system.cpu0.dcache.ReadReq_miss_latency::switch_cpus0.data  24359009106                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total  24359009106                       # number of ReadReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::switch_cpus0.data     77433307                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total     77433307                       # number of WriteReq miss cycles
system.cpu0.dcache.demand_miss_latency::switch_cpus0.data  24436442413                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total  24436442413                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::switch_cpus0.data  24436442413                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total  24436442413                       # number of overall miss cycles
system.cpu0.dcache.ReadReq_accesses::switch_cpus0.data      8513497                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total      8513497                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::switch_cpus0.data      7056962                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total      7056962                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::switch_cpus0.data        18515                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total        18515                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::switch_cpus0.data        16989                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total        16989                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.demand_accesses::switch_cpus0.data     15570459                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total     15570459                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::switch_cpus0.data     15570459                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total     15570459                       # number of overall (read+write) accesses
system.cpu0.dcache.ReadReq_miss_rate::switch_cpus0.data     0.015363                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.015363                       # miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_miss_rate::switch_cpus0.data     0.000130                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.000130                       # miss rate for WriteReq accesses
system.cpu0.dcache.demand_miss_rate::switch_cpus0.data     0.008459                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.008459                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::switch_cpus0.data     0.008459                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.008459                       # miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::switch_cpus0.data 186242.347437                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 186242.347437                       # average ReadReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::switch_cpus0.data 84350.007625                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 84350.007625                       # average WriteReq miss latency
system.cpu0.dcache.demand_avg_miss_latency::switch_cpus0.data 185532.172295                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 185532.172295                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::switch_cpus0.data 185532.172295                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 185532.172295                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu0.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu0.dcache.writebacks::writebacks        10010                       # number of writebacks
system.cpu0.dcache.writebacks::total            10010                       # number of writebacks
system.cpu0.dcache.ReadReq_mshr_hits::switch_cpus0.data        90077                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total        90077                       # number of ReadReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::switch_cpus0.data          763                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total          763                       # number of WriteReq MSHR hits
system.cpu0.dcache.demand_mshr_hits::switch_cpus0.data        90840                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total        90840                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::switch_cpus0.data        90840                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total        90840                       # number of overall MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::switch_cpus0.data        40715                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total        40715                       # number of ReadReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::switch_cpus0.data          155                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total          155                       # number of WriteReq MSHR misses
system.cpu0.dcache.demand_mshr_misses::switch_cpus0.data        40870                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total        40870                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::switch_cpus0.data        40870                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total        40870                       # number of overall MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::switch_cpus0.data   5997196349                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total   5997196349                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::switch_cpus0.data      9991663                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total      9991663                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::switch_cpus0.data   6007188012                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total   6007188012                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::switch_cpus0.data   6007188012                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total   6007188012                       # number of overall MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::switch_cpus0.data     0.004782                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.004782                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::switch_cpus0.data     0.000022                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.000022                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.demand_mshr_miss_rate::switch_cpus0.data     0.002625                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.002625                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::switch_cpus0.data     0.002625                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.002625                       # mshr miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 147296.975292                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 147296.975292                       # average ReadReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus0.data 64462.341935                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total 64462.341935                       # average WriteReq mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::switch_cpus0.data 146982.823881                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 146982.823881                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::switch_cpus0.data 146982.823881                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 146982.823881                       # average overall mshr miss latency
system.cpu0.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dtb.inst_hits                           0                       # ITB inst hits
system.cpu1.dtb.inst_misses                         0                       # ITB inst misses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.itb.inst_hits                           0                       # ITB inst hits
system.cpu1.itb.inst_misses                         0                       # ITB inst misses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.numCycles                               0                       # number of cpu cycles simulated
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.committedInsts                          0                       # Number of instructions committed
system.cpu1.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu1.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu1.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu1.num_func_calls                          0                       # number of times a function call or return occured
system.cpu1.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu1.num_int_insts                           0                       # number of integer instructions
system.cpu1.num_fp_insts                            0                       # number of float instructions
system.cpu1.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu1.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu1.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu1.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu1.num_mem_refs                            0                       # number of memory refs
system.cpu1.num_load_insts                          0                       # Number of load instructions
system.cpu1.num_store_insts                         0                       # Number of store instructions
system.cpu1.num_idle_cycles                         0                       # Number of idle cycles
system.cpu1.num_busy_cycles                         0                       # Number of busy cycles
system.cpu1.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu1.idle_fraction                           0                       # Percentage of idle cycles
system.cpu1.icache.replacements                     1                       # number of replacements
system.cpu1.icache.tagsinuse               581.259044                       # Cycle average of tags in use
system.cpu1.icache.total_refs              1042438744                       # Total number of references to valid blocks.
system.cpu1.icache.sampled_refs                   584                       # Sample count of references to valid blocks.
system.cpu1.icache.avg_refs              1784997.849315                       # Average number of references to valid blocks.
system.cpu1.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.occ_blocks::switch_cpus1.inst    39.252768                       # Average occupied blocks per requestor
system.cpu1.icache.occ_blocks::cpu1.inst   542.006276                       # Average occupied blocks per requestor
system.cpu1.icache.occ_percent::switch_cpus1.inst     0.062905                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::cpu1.inst     0.868600                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::total        0.931505                       # Average percentage of cache occupancy
system.cpu1.icache.ReadReq_hits::switch_cpus1.inst     11481979                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total       11481979                       # number of ReadReq hits
system.cpu1.icache.demand_hits::switch_cpus1.inst     11481979                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total        11481979                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::switch_cpus1.inst     11481979                       # number of overall hits
system.cpu1.icache.overall_hits::total       11481979                       # number of overall hits
system.cpu1.icache.ReadReq_misses::switch_cpus1.inst           61                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total           61                       # number of ReadReq misses
system.cpu1.icache.demand_misses::switch_cpus1.inst           61                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total            61                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::switch_cpus1.inst           61                       # number of overall misses
system.cpu1.icache.overall_misses::total           61                       # number of overall misses
system.cpu1.icache.ReadReq_miss_latency::switch_cpus1.inst     51333065                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total     51333065                       # number of ReadReq miss cycles
system.cpu1.icache.demand_miss_latency::switch_cpus1.inst     51333065                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total     51333065                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::switch_cpus1.inst     51333065                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total     51333065                       # number of overall miss cycles
system.cpu1.icache.ReadReq_accesses::switch_cpus1.inst     11482040                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total     11482040                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.demand_accesses::switch_cpus1.inst     11482040                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total     11482040                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::switch_cpus1.inst     11482040                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total     11482040                       # number of overall (read+write) accesses
system.cpu1.icache.ReadReq_miss_rate::switch_cpus1.inst     0.000005                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.000005                       # miss rate for ReadReq accesses
system.cpu1.icache.demand_miss_rate::switch_cpus1.inst     0.000005                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.000005                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::switch_cpus1.inst     0.000005                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.000005                       # miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_miss_latency::switch_cpus1.inst 841525.655738                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 841525.655738                       # average ReadReq miss latency
system.cpu1.icache.demand_avg_miss_latency::switch_cpus1.inst 841525.655738                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 841525.655738                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::switch_cpus1.inst 841525.655738                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 841525.655738                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.fast_writes                      0                       # number of fast writes performed
system.cpu1.icache.cache_copies                     0                       # number of cache copies performed
system.cpu1.icache.ReadReq_mshr_hits::switch_cpus1.inst           20                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total           20                       # number of ReadReq MSHR hits
system.cpu1.icache.demand_mshr_hits::switch_cpus1.inst           20                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total           20                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::switch_cpus1.inst           20                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total           20                       # number of overall MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::switch_cpus1.inst           41                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total           41                       # number of ReadReq MSHR misses
system.cpu1.icache.demand_mshr_misses::switch_cpus1.inst           41                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total           41                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::switch_cpus1.inst           41                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total           41                       # number of overall MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::switch_cpus1.inst     38299786                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total     38299786                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::switch_cpus1.inst     38299786                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total     38299786                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::switch_cpus1.inst     38299786                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total     38299786                       # number of overall MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::switch_cpus1.inst     0.000004                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.000004                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.demand_mshr_miss_rate::switch_cpus1.inst     0.000004                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.000004                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::switch_cpus1.inst     0.000004                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.000004                       # mshr miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 934141.121951                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 934141.121951                       # average ReadReq mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::switch_cpus1.inst 934141.121951                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 934141.121951                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::switch_cpus1.inst 934141.121951                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 934141.121951                       # average overall mshr miss latency
system.cpu1.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dcache.replacements                 77772                       # number of replacements
system.cpu1.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu1.dcache.total_refs               448737606                       # Total number of references to valid blocks.
system.cpu1.dcache.sampled_refs                 78028                       # Sample count of references to valid blocks.
system.cpu1.dcache.avg_refs               5750.981776                       # Average number of references to valid blocks.
system.cpu1.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.occ_blocks::switch_cpus1.data   111.896738                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_blocks::cpu1.data   144.103262                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_percent::switch_cpus1.data     0.437097                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::cpu1.data     0.562903                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu1.dcache.ReadReq_hits::switch_cpus1.data     30098342                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total       30098342                       # number of ReadReq hits
system.cpu1.dcache.WriteReq_hits::switch_cpus1.data     16484687                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total      16484687                       # number of WriteReq hits
system.cpu1.dcache.LoadLockedReq_hits::switch_cpus1.data         8057                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total         8057                       # number of LoadLockedReq hits
system.cpu1.dcache.StoreCondReq_hits::switch_cpus1.data         8044                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total         8044                       # number of StoreCondReq hits
system.cpu1.dcache.demand_hits::switch_cpus1.data     46583029                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total        46583029                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::switch_cpus1.data     46583029                       # number of overall hits
system.cpu1.dcache.overall_hits::total       46583029                       # number of overall hits
system.cpu1.dcache.ReadReq_misses::switch_cpus1.data       280189                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total       280189                       # number of ReadReq misses
system.cpu1.dcache.WriteReq_misses::switch_cpus1.data          275                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total          275                       # number of WriteReq misses
system.cpu1.dcache.demand_misses::switch_cpus1.data       280464                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total        280464                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::switch_cpus1.data       280464                       # number of overall misses
system.cpu1.dcache.overall_misses::total       280464                       # number of overall misses
system.cpu1.dcache.ReadReq_miss_latency::switch_cpus1.data  71586815770                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total  71586815770                       # number of ReadReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::switch_cpus1.data     27522583                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total     27522583                       # number of WriteReq miss cycles
system.cpu1.dcache.demand_miss_latency::switch_cpus1.data  71614338353                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total  71614338353                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::switch_cpus1.data  71614338353                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total  71614338353                       # number of overall miss cycles
system.cpu1.dcache.ReadReq_accesses::switch_cpus1.data     30378531                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total     30378531                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::switch_cpus1.data     16484962                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total     16484962                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::switch_cpus1.data         8057                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total         8057                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::switch_cpus1.data         8044                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total         8044                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.demand_accesses::switch_cpus1.data     46863493                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total     46863493                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::switch_cpus1.data     46863493                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total     46863493                       # number of overall (read+write) accesses
system.cpu1.dcache.ReadReq_miss_rate::switch_cpus1.data     0.009223                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.009223                       # miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_miss_rate::switch_cpus1.data     0.000017                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.000017                       # miss rate for WriteReq accesses
system.cpu1.dcache.demand_miss_rate::switch_cpus1.data     0.005985                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.005985                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::switch_cpus1.data     0.005985                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.005985                       # miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::switch_cpus1.data 255494.740229                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 255494.740229                       # average ReadReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::switch_cpus1.data 100082.120000                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 100082.120000                       # average WriteReq miss latency
system.cpu1.dcache.demand_avg_miss_latency::switch_cpus1.data 255342.355358                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 255342.355358                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::switch_cpus1.data 255342.355358                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 255342.355358                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu1.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu1.dcache.writebacks::writebacks        20535                       # number of writebacks
system.cpu1.dcache.writebacks::total            20535                       # number of writebacks
system.cpu1.dcache.ReadReq_mshr_hits::switch_cpus1.data       202493                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total       202493                       # number of ReadReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::switch_cpus1.data          199                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::total          199                       # number of WriteReq MSHR hits
system.cpu1.dcache.demand_mshr_hits::switch_cpus1.data       202692                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total       202692                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::switch_cpus1.data       202692                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total       202692                       # number of overall MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::switch_cpus1.data        77696                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total        77696                       # number of ReadReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::switch_cpus1.data           76                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total           76                       # number of WriteReq MSHR misses
system.cpu1.dcache.demand_mshr_misses::switch_cpus1.data        77772                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total        77772                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::switch_cpus1.data        77772                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total        77772                       # number of overall MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::switch_cpus1.data  18432016767                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total  18432016767                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::switch_cpus1.data      5229677                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total      5229677                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::switch_cpus1.data  18437246444                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total  18437246444                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::switch_cpus1.data  18437246444                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total  18437246444                       # number of overall MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::switch_cpus1.data     0.002558                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.002558                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::switch_cpus1.data     0.000005                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.000005                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.demand_mshr_miss_rate::switch_cpus1.data     0.001660                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.001660                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::switch_cpus1.data     0.001660                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.001660                       # mshr miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 237232.505753                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 237232.505753                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus1.data 68811.539474                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 68811.539474                       # average WriteReq mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::switch_cpus1.data 237067.922183                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 237067.922183                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::switch_cpus1.data 237067.922183                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 237067.922183                       # average overall mshr miss latency
system.cpu1.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.dtb.inst_hits                           0                       # ITB inst hits
system.cpu2.dtb.inst_misses                         0                       # ITB inst misses
system.cpu2.dtb.read_hits                           0                       # DTB read hits
system.cpu2.dtb.read_misses                         0                       # DTB read misses
system.cpu2.dtb.write_hits                          0                       # DTB write hits
system.cpu2.dtb.write_misses                        0                       # DTB write misses
system.cpu2.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu2.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu2.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu2.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu2.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu2.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu2.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu2.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu2.dtb.read_accesses                       0                       # DTB read accesses
system.cpu2.dtb.write_accesses                      0                       # DTB write accesses
system.cpu2.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu2.dtb.hits                                0                       # DTB hits
system.cpu2.dtb.misses                              0                       # DTB misses
system.cpu2.dtb.accesses                            0                       # DTB accesses
system.cpu2.itb.inst_hits                           0                       # ITB inst hits
system.cpu2.itb.inst_misses                         0                       # ITB inst misses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu2.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu2.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu2.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu2.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu2.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu2.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu2.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu2.itb.hits                                0                       # DTB hits
system.cpu2.itb.misses                              0                       # DTB misses
system.cpu2.itb.accesses                            0                       # DTB accesses
system.cpu2.numCycles                               0                       # number of cpu cycles simulated
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.committedInsts                          0                       # Number of instructions committed
system.cpu2.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu2.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu2.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu2.num_func_calls                          0                       # number of times a function call or return occured
system.cpu2.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu2.num_int_insts                           0                       # number of integer instructions
system.cpu2.num_fp_insts                            0                       # number of float instructions
system.cpu2.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu2.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu2.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu2.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu2.num_mem_refs                            0                       # number of memory refs
system.cpu2.num_load_insts                          0                       # Number of load instructions
system.cpu2.num_store_insts                         0                       # Number of store instructions
system.cpu2.num_idle_cycles                         0                       # Number of idle cycles
system.cpu2.num_busy_cycles                         0                       # Number of busy cycles
system.cpu2.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu2.idle_fraction                           0                       # Percentage of idle cycles
system.cpu2.icache.replacements                     1                       # number of replacements
system.cpu2.icache.tagsinuse               519.181574                       # Cycle average of tags in use
system.cpu2.icache.total_refs              1013123449                       # Total number of references to valid blocks.
system.cpu2.icache.sampled_refs                   522                       # Sample count of references to valid blocks.
system.cpu2.icache.avg_refs              1940849.519157                       # Average number of references to valid blocks.
system.cpu2.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.occ_blocks::switch_cpus2.inst    38.045883                       # Average occupied blocks per requestor
system.cpu2.icache.occ_blocks::cpu2.inst   481.135690                       # Average occupied blocks per requestor
system.cpu2.icache.occ_percent::switch_cpus2.inst     0.060971                       # Average percentage of cache occupancy
system.cpu2.icache.occ_percent::cpu2.inst     0.771051                       # Average percentage of cache occupancy
system.cpu2.icache.occ_percent::total        0.832022                       # Average percentage of cache occupancy
system.cpu2.icache.ReadReq_hits::switch_cpus2.inst     11799298                       # number of ReadReq hits
system.cpu2.icache.ReadReq_hits::total       11799298                       # number of ReadReq hits
system.cpu2.icache.demand_hits::switch_cpus2.inst     11799298                       # number of demand (read+write) hits
system.cpu2.icache.demand_hits::total        11799298                       # number of demand (read+write) hits
system.cpu2.icache.overall_hits::switch_cpus2.inst     11799298                       # number of overall hits
system.cpu2.icache.overall_hits::total       11799298                       # number of overall hits
system.cpu2.icache.ReadReq_misses::switch_cpus2.inst           54                       # number of ReadReq misses
system.cpu2.icache.ReadReq_misses::total           54                       # number of ReadReq misses
system.cpu2.icache.demand_misses::switch_cpus2.inst           54                       # number of demand (read+write) misses
system.cpu2.icache.demand_misses::total            54                       # number of demand (read+write) misses
system.cpu2.icache.overall_misses::switch_cpus2.inst           54                       # number of overall misses
system.cpu2.icache.overall_misses::total           54                       # number of overall misses
system.cpu2.icache.ReadReq_miss_latency::switch_cpus2.inst     48501757                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_miss_latency::total     48501757                       # number of ReadReq miss cycles
system.cpu2.icache.demand_miss_latency::switch_cpus2.inst     48501757                       # number of demand (read+write) miss cycles
system.cpu2.icache.demand_miss_latency::total     48501757                       # number of demand (read+write) miss cycles
system.cpu2.icache.overall_miss_latency::switch_cpus2.inst     48501757                       # number of overall miss cycles
system.cpu2.icache.overall_miss_latency::total     48501757                       # number of overall miss cycles
system.cpu2.icache.ReadReq_accesses::switch_cpus2.inst     11799352                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_accesses::total     11799352                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.demand_accesses::switch_cpus2.inst     11799352                       # number of demand (read+write) accesses
system.cpu2.icache.demand_accesses::total     11799352                       # number of demand (read+write) accesses
system.cpu2.icache.overall_accesses::switch_cpus2.inst     11799352                       # number of overall (read+write) accesses
system.cpu2.icache.overall_accesses::total     11799352                       # number of overall (read+write) accesses
system.cpu2.icache.ReadReq_miss_rate::switch_cpus2.inst     0.000005                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_miss_rate::total     0.000005                       # miss rate for ReadReq accesses
system.cpu2.icache.demand_miss_rate::switch_cpus2.inst     0.000005                       # miss rate for demand accesses
system.cpu2.icache.demand_miss_rate::total     0.000005                       # miss rate for demand accesses
system.cpu2.icache.overall_miss_rate::switch_cpus2.inst     0.000005                       # miss rate for overall accesses
system.cpu2.icache.overall_miss_rate::total     0.000005                       # miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_miss_latency::switch_cpus2.inst 898180.685185                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_avg_miss_latency::total 898180.685185                       # average ReadReq miss latency
system.cpu2.icache.demand_avg_miss_latency::switch_cpus2.inst 898180.685185                       # average overall miss latency
system.cpu2.icache.demand_avg_miss_latency::total 898180.685185                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::switch_cpus2.inst 898180.685185                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::total 898180.685185                       # average overall miss latency
system.cpu2.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.fast_writes                      0                       # number of fast writes performed
system.cpu2.icache.cache_copies                     0                       # number of cache copies performed
system.cpu2.icache.ReadReq_mshr_hits::switch_cpus2.inst           14                       # number of ReadReq MSHR hits
system.cpu2.icache.ReadReq_mshr_hits::total           14                       # number of ReadReq MSHR hits
system.cpu2.icache.demand_mshr_hits::switch_cpus2.inst           14                       # number of demand (read+write) MSHR hits
system.cpu2.icache.demand_mshr_hits::total           14                       # number of demand (read+write) MSHR hits
system.cpu2.icache.overall_mshr_hits::switch_cpus2.inst           14                       # number of overall MSHR hits
system.cpu2.icache.overall_mshr_hits::total           14                       # number of overall MSHR hits
system.cpu2.icache.ReadReq_mshr_misses::switch_cpus2.inst           40                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_misses::total           40                       # number of ReadReq MSHR misses
system.cpu2.icache.demand_mshr_misses::switch_cpus2.inst           40                       # number of demand (read+write) MSHR misses
system.cpu2.icache.demand_mshr_misses::total           40                       # number of demand (read+write) MSHR misses
system.cpu2.icache.overall_mshr_misses::switch_cpus2.inst           40                       # number of overall MSHR misses
system.cpu2.icache.overall_mshr_misses::total           40                       # number of overall MSHR misses
system.cpu2.icache.ReadReq_mshr_miss_latency::switch_cpus2.inst     32284760                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_latency::total     32284760                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::switch_cpus2.inst     32284760                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::total     32284760                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::switch_cpus2.inst     32284760                       # number of overall MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::total     32284760                       # number of overall MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_rate::switch_cpus2.inst     0.000003                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_mshr_miss_rate::total     0.000003                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.demand_mshr_miss_rate::switch_cpus2.inst     0.000003                       # mshr miss rate for demand accesses
system.cpu2.icache.demand_mshr_miss_rate::total     0.000003                       # mshr miss rate for demand accesses
system.cpu2.icache.overall_mshr_miss_rate::switch_cpus2.inst     0.000003                       # mshr miss rate for overall accesses
system.cpu2.icache.overall_mshr_miss_rate::total     0.000003                       # mshr miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::switch_cpus2.inst       807119                       # average ReadReq mshr miss latency
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::total       807119                       # average ReadReq mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::switch_cpus2.inst       807119                       # average overall mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::total       807119                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::switch_cpus2.inst       807119                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::total       807119                       # average overall mshr miss latency
system.cpu2.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.dcache.replacements                 54401                       # number of replacements
system.cpu2.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu2.dcache.total_refs               172382094                       # Total number of references to valid blocks.
system.cpu2.dcache.sampled_refs                 54657                       # Sample count of references to valid blocks.
system.cpu2.dcache.avg_refs               3153.888688                       # Average number of references to valid blocks.
system.cpu2.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.occ_blocks::switch_cpus2.data   233.957142                       # Average occupied blocks per requestor
system.cpu2.dcache.occ_blocks::cpu2.data    22.042858                       # Average occupied blocks per requestor
system.cpu2.dcache.occ_percent::switch_cpus2.data     0.913895                       # Average percentage of cache occupancy
system.cpu2.dcache.occ_percent::cpu2.data     0.086105                       # Average percentage of cache occupancy
system.cpu2.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu2.dcache.ReadReq_hits::switch_cpus2.data      8324104                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_hits::total        8324104                       # number of ReadReq hits
system.cpu2.dcache.WriteReq_hits::switch_cpus2.data      7036514                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_hits::total       7036514                       # number of WriteReq hits
system.cpu2.dcache.LoadLockedReq_hits::switch_cpus2.data        17242                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_hits::total        17242                       # number of LoadLockedReq hits
system.cpu2.dcache.StoreCondReq_hits::switch_cpus2.data        16194                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_hits::total        16194                       # number of StoreCondReq hits
system.cpu2.dcache.demand_hits::switch_cpus2.data     15360618                       # number of demand (read+write) hits
system.cpu2.dcache.demand_hits::total        15360618                       # number of demand (read+write) hits
system.cpu2.dcache.overall_hits::switch_cpus2.data     15360618                       # number of overall hits
system.cpu2.dcache.overall_hits::total       15360618                       # number of overall hits
system.cpu2.dcache.ReadReq_misses::switch_cpus2.data       185311                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_misses::total       185311                       # number of ReadReq misses
system.cpu2.dcache.WriteReq_misses::switch_cpus2.data         5472                       # number of WriteReq misses
system.cpu2.dcache.WriteReq_misses::total         5472                       # number of WriteReq misses
system.cpu2.dcache.demand_misses::switch_cpus2.data       190783                       # number of demand (read+write) misses
system.cpu2.dcache.demand_misses::total        190783                       # number of demand (read+write) misses
system.cpu2.dcache.overall_misses::switch_cpus2.data       190783                       # number of overall misses
system.cpu2.dcache.overall_misses::total       190783                       # number of overall misses
system.cpu2.dcache.ReadReq_miss_latency::switch_cpus2.data  43150545079                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_miss_latency::total  43150545079                       # number of ReadReq miss cycles
system.cpu2.dcache.WriteReq_miss_latency::switch_cpus2.data   2114663833                       # number of WriteReq miss cycles
system.cpu2.dcache.WriteReq_miss_latency::total   2114663833                       # number of WriteReq miss cycles
system.cpu2.dcache.demand_miss_latency::switch_cpus2.data  45265208912                       # number of demand (read+write) miss cycles
system.cpu2.dcache.demand_miss_latency::total  45265208912                       # number of demand (read+write) miss cycles
system.cpu2.dcache.overall_miss_latency::switch_cpus2.data  45265208912                       # number of overall miss cycles
system.cpu2.dcache.overall_miss_latency::total  45265208912                       # number of overall miss cycles
system.cpu2.dcache.ReadReq_accesses::switch_cpus2.data      8509415                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_accesses::total      8509415                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::switch_cpus2.data      7041986                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::total      7041986                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::switch_cpus2.data        17242                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::total        17242                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::switch_cpus2.data        16194                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::total        16194                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.demand_accesses::switch_cpus2.data     15551401                       # number of demand (read+write) accesses
system.cpu2.dcache.demand_accesses::total     15551401                       # number of demand (read+write) accesses
system.cpu2.dcache.overall_accesses::switch_cpus2.data     15551401                       # number of overall (read+write) accesses
system.cpu2.dcache.overall_accesses::total     15551401                       # number of overall (read+write) accesses
system.cpu2.dcache.ReadReq_miss_rate::switch_cpus2.data     0.021777                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_miss_rate::total     0.021777                       # miss rate for ReadReq accesses
system.cpu2.dcache.WriteReq_miss_rate::switch_cpus2.data     0.000777                       # miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_miss_rate::total     0.000777                       # miss rate for WriteReq accesses
system.cpu2.dcache.demand_miss_rate::switch_cpus2.data     0.012268                       # miss rate for demand accesses
system.cpu2.dcache.demand_miss_rate::total     0.012268                       # miss rate for demand accesses
system.cpu2.dcache.overall_miss_rate::switch_cpus2.data     0.012268                       # miss rate for overall accesses
system.cpu2.dcache.overall_miss_rate::total     0.012268                       # miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_miss_latency::switch_cpus2.data 232854.741915                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_avg_miss_latency::total 232854.741915                       # average ReadReq miss latency
system.cpu2.dcache.WriteReq_avg_miss_latency::switch_cpus2.data 386451.723867                       # average WriteReq miss latency
system.cpu2.dcache.WriteReq_avg_miss_latency::total 386451.723867                       # average WriteReq miss latency
system.cpu2.dcache.demand_avg_miss_latency::switch_cpus2.data 237260.179953                       # average overall miss latency
system.cpu2.dcache.demand_avg_miss_latency::total 237260.179953                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::switch_cpus2.data 237260.179953                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::total 237260.179953                       # average overall miss latency
system.cpu2.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets     13050280                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets             86                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets 151747.441860                       # average number of cycles each access was blocked
system.cpu2.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu2.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu2.dcache.writebacks::writebacks        23033                       # number of writebacks
system.cpu2.dcache.writebacks::total            23033                       # number of writebacks
system.cpu2.dcache.ReadReq_mshr_hits::switch_cpus2.data       131068                       # number of ReadReq MSHR hits
system.cpu2.dcache.ReadReq_mshr_hits::total       131068                       # number of ReadReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_hits::switch_cpus2.data         5314                       # number of WriteReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_hits::total         5314                       # number of WriteReq MSHR hits
system.cpu2.dcache.demand_mshr_hits::switch_cpus2.data       136382                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.demand_mshr_hits::total       136382                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.overall_mshr_hits::switch_cpus2.data       136382                       # number of overall MSHR hits
system.cpu2.dcache.overall_mshr_hits::total       136382                       # number of overall MSHR hits
system.cpu2.dcache.ReadReq_mshr_misses::switch_cpus2.data        54243                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_misses::total        54243                       # number of ReadReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_misses::switch_cpus2.data          158                       # number of WriteReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_misses::total          158                       # number of WriteReq MSHR misses
system.cpu2.dcache.demand_mshr_misses::switch_cpus2.data        54401                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.demand_mshr_misses::total        54401                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.overall_mshr_misses::switch_cpus2.data        54401                       # number of overall MSHR misses
system.cpu2.dcache.overall_mshr_misses::total        54401                       # number of overall MSHR misses
system.cpu2.dcache.ReadReq_mshr_miss_latency::switch_cpus2.data   9558840683                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_latency::total   9558840683                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_latency::switch_cpus2.data     14478242                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_latency::total     14478242                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::switch_cpus2.data   9573318925                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::total   9573318925                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::switch_cpus2.data   9573318925                       # number of overall MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::total   9573318925                       # number of overall MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_rate::switch_cpus2.data     0.006374                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_mshr_miss_rate::total     0.006374                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.WriteReq_mshr_miss_rate::switch_cpus2.data     0.000022                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_mshr_miss_rate::total     0.000022                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.demand_mshr_miss_rate::switch_cpus2.data     0.003498                       # mshr miss rate for demand accesses
system.cpu2.dcache.demand_mshr_miss_rate::total     0.003498                       # mshr miss rate for demand accesses
system.cpu2.dcache.overall_mshr_miss_rate::switch_cpus2.data     0.003498                       # mshr miss rate for overall accesses
system.cpu2.dcache.overall_mshr_miss_rate::total     0.003498                       # mshr miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus2.data 176222.566654                       # average ReadReq mshr miss latency
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::total 176222.566654                       # average ReadReq mshr miss latency
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus2.data 91634.443038                       # average WriteReq mshr miss latency
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::total 91634.443038                       # average WriteReq mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::switch_cpus2.data 175976.892428                       # average overall mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::total 175976.892428                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::switch_cpus2.data 175976.892428                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::total 175976.892428                       # average overall mshr miss latency
system.cpu2.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu3.dtb.inst_hits                           0                       # ITB inst hits
system.cpu3.dtb.inst_misses                         0                       # ITB inst misses
system.cpu3.dtb.read_hits                           0                       # DTB read hits
system.cpu3.dtb.read_misses                         0                       # DTB read misses
system.cpu3.dtb.write_hits                          0                       # DTB write hits
system.cpu3.dtb.write_misses                        0                       # DTB write misses
system.cpu3.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu3.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu3.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu3.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu3.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu3.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu3.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu3.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu3.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu3.dtb.read_accesses                       0                       # DTB read accesses
system.cpu3.dtb.write_accesses                      0                       # DTB write accesses
system.cpu3.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu3.dtb.hits                                0                       # DTB hits
system.cpu3.dtb.misses                              0                       # DTB misses
system.cpu3.dtb.accesses                            0                       # DTB accesses
system.cpu3.itb.inst_hits                           0                       # ITB inst hits
system.cpu3.itb.inst_misses                         0                       # ITB inst misses
system.cpu3.itb.read_hits                           0                       # DTB read hits
system.cpu3.itb.read_misses                         0                       # DTB read misses
system.cpu3.itb.write_hits                          0                       # DTB write hits
system.cpu3.itb.write_misses                        0                       # DTB write misses
system.cpu3.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu3.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu3.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu3.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu3.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu3.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu3.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu3.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu3.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu3.itb.read_accesses                       0                       # DTB read accesses
system.cpu3.itb.write_accesses                      0                       # DTB write accesses
system.cpu3.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu3.itb.hits                                0                       # DTB hits
system.cpu3.itb.misses                              0                       # DTB misses
system.cpu3.itb.accesses                            0                       # DTB accesses
system.cpu3.numCycles                               0                       # number of cpu cycles simulated
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.committedInsts                          0                       # Number of instructions committed
system.cpu3.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu3.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu3.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu3.num_func_calls                          0                       # number of times a function call or return occured
system.cpu3.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu3.num_int_insts                           0                       # number of integer instructions
system.cpu3.num_fp_insts                            0                       # number of float instructions
system.cpu3.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu3.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu3.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu3.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu3.num_mem_refs                            0                       # number of memory refs
system.cpu3.num_load_insts                          0                       # Number of load instructions
system.cpu3.num_store_insts                         0                       # Number of store instructions
system.cpu3.num_idle_cycles                         0                       # Number of idle cycles
system.cpu3.num_busy_cycles                         0                       # Number of busy cycles
system.cpu3.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu3.idle_fraction                           0                       # Percentage of idle cycles
system.cpu3.icache.replacements                     0                       # number of replacements
system.cpu3.icache.tagsinuse               519.125733                       # Cycle average of tags in use
system.cpu3.icache.total_refs              1013113764                       # Total number of references to valid blocks.
system.cpu3.icache.sampled_refs                   520                       # Sample count of references to valid blocks.
system.cpu3.icache.avg_refs              1948295.700000                       # Average number of references to valid blocks.
system.cpu3.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.occ_blocks::switch_cpus3.inst    37.125733                       # Average occupied blocks per requestor
system.cpu3.icache.occ_blocks::cpu3.inst          482                       # Average occupied blocks per requestor
system.cpu3.icache.occ_percent::switch_cpus3.inst     0.059496                       # Average percentage of cache occupancy
system.cpu3.icache.occ_percent::cpu3.inst     0.772436                       # Average percentage of cache occupancy
system.cpu3.icache.occ_percent::total        0.831932                       # Average percentage of cache occupancy
system.cpu3.icache.ReadReq_hits::switch_cpus3.inst     11789613                       # number of ReadReq hits
system.cpu3.icache.ReadReq_hits::total       11789613                       # number of ReadReq hits
system.cpu3.icache.demand_hits::switch_cpus3.inst     11789613                       # number of demand (read+write) hits
system.cpu3.icache.demand_hits::total        11789613                       # number of demand (read+write) hits
system.cpu3.icache.overall_hits::switch_cpus3.inst     11789613                       # number of overall hits
system.cpu3.icache.overall_hits::total       11789613                       # number of overall hits
system.cpu3.icache.ReadReq_misses::switch_cpus3.inst           52                       # number of ReadReq misses
system.cpu3.icache.ReadReq_misses::total           52                       # number of ReadReq misses
system.cpu3.icache.demand_misses::switch_cpus3.inst           52                       # number of demand (read+write) misses
system.cpu3.icache.demand_misses::total            52                       # number of demand (read+write) misses
system.cpu3.icache.overall_misses::switch_cpus3.inst           52                       # number of overall misses
system.cpu3.icache.overall_misses::total           52                       # number of overall misses
system.cpu3.icache.ReadReq_miss_latency::switch_cpus3.inst     54967217                       # number of ReadReq miss cycles
system.cpu3.icache.ReadReq_miss_latency::total     54967217                       # number of ReadReq miss cycles
system.cpu3.icache.demand_miss_latency::switch_cpus3.inst     54967217                       # number of demand (read+write) miss cycles
system.cpu3.icache.demand_miss_latency::total     54967217                       # number of demand (read+write) miss cycles
system.cpu3.icache.overall_miss_latency::switch_cpus3.inst     54967217                       # number of overall miss cycles
system.cpu3.icache.overall_miss_latency::total     54967217                       # number of overall miss cycles
system.cpu3.icache.ReadReq_accesses::switch_cpus3.inst     11789665                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_accesses::total     11789665                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.demand_accesses::switch_cpus3.inst     11789665                       # number of demand (read+write) accesses
system.cpu3.icache.demand_accesses::total     11789665                       # number of demand (read+write) accesses
system.cpu3.icache.overall_accesses::switch_cpus3.inst     11789665                       # number of overall (read+write) accesses
system.cpu3.icache.overall_accesses::total     11789665                       # number of overall (read+write) accesses
system.cpu3.icache.ReadReq_miss_rate::switch_cpus3.inst     0.000004                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_miss_rate::total     0.000004                       # miss rate for ReadReq accesses
system.cpu3.icache.demand_miss_rate::switch_cpus3.inst     0.000004                       # miss rate for demand accesses
system.cpu3.icache.demand_miss_rate::total     0.000004                       # miss rate for demand accesses
system.cpu3.icache.overall_miss_rate::switch_cpus3.inst     0.000004                       # miss rate for overall accesses
system.cpu3.icache.overall_miss_rate::total     0.000004                       # miss rate for overall accesses
system.cpu3.icache.ReadReq_avg_miss_latency::switch_cpus3.inst 1057061.865385                       # average ReadReq miss latency
system.cpu3.icache.ReadReq_avg_miss_latency::total 1057061.865385                       # average ReadReq miss latency
system.cpu3.icache.demand_avg_miss_latency::switch_cpus3.inst 1057061.865385                       # average overall miss latency
system.cpu3.icache.demand_avg_miss_latency::total 1057061.865385                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::switch_cpus3.inst 1057061.865385                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::total 1057061.865385                       # average overall miss latency
system.cpu3.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.icache.fast_writes                      0                       # number of fast writes performed
system.cpu3.icache.cache_copies                     0                       # number of cache copies performed
system.cpu3.icache.ReadReq_mshr_hits::switch_cpus3.inst           14                       # number of ReadReq MSHR hits
system.cpu3.icache.ReadReq_mshr_hits::total           14                       # number of ReadReq MSHR hits
system.cpu3.icache.demand_mshr_hits::switch_cpus3.inst           14                       # number of demand (read+write) MSHR hits
system.cpu3.icache.demand_mshr_hits::total           14                       # number of demand (read+write) MSHR hits
system.cpu3.icache.overall_mshr_hits::switch_cpus3.inst           14                       # number of overall MSHR hits
system.cpu3.icache.overall_mshr_hits::total           14                       # number of overall MSHR hits
system.cpu3.icache.ReadReq_mshr_misses::switch_cpus3.inst           38                       # number of ReadReq MSHR misses
system.cpu3.icache.ReadReq_mshr_misses::total           38                       # number of ReadReq MSHR misses
system.cpu3.icache.demand_mshr_misses::switch_cpus3.inst           38                       # number of demand (read+write) MSHR misses
system.cpu3.icache.demand_mshr_misses::total           38                       # number of demand (read+write) MSHR misses
system.cpu3.icache.overall_mshr_misses::switch_cpus3.inst           38                       # number of overall MSHR misses
system.cpu3.icache.overall_mshr_misses::total           38                       # number of overall MSHR misses
system.cpu3.icache.ReadReq_mshr_miss_latency::switch_cpus3.inst     36255418                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_latency::total     36255418                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::switch_cpus3.inst     36255418                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::total     36255418                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::switch_cpus3.inst     36255418                       # number of overall MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::total     36255418                       # number of overall MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_rate::switch_cpus3.inst     0.000003                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_mshr_miss_rate::total     0.000003                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.demand_mshr_miss_rate::switch_cpus3.inst     0.000003                       # mshr miss rate for demand accesses
system.cpu3.icache.demand_mshr_miss_rate::total     0.000003                       # mshr miss rate for demand accesses
system.cpu3.icache.overall_mshr_miss_rate::switch_cpus3.inst     0.000003                       # mshr miss rate for overall accesses
system.cpu3.icache.overall_mshr_miss_rate::total     0.000003                       # mshr miss rate for overall accesses
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::switch_cpus3.inst 954089.947368                       # average ReadReq mshr miss latency
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::total 954089.947368                       # average ReadReq mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::switch_cpus3.inst 954089.947368                       # average overall mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::total 954089.947368                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::switch_cpus3.inst 954089.947368                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::total 954089.947368                       # average overall mshr miss latency
system.cpu3.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu3.dcache.replacements                 54317                       # number of replacements
system.cpu3.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu3.dcache.total_refs               172370258                       # Total number of references to valid blocks.
system.cpu3.dcache.sampled_refs                 54573                       # Sample count of references to valid blocks.
system.cpu3.dcache.avg_refs               3158.526341                       # Average number of references to valid blocks.
system.cpu3.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.occ_blocks::switch_cpus3.data   233.956544                       # Average occupied blocks per requestor
system.cpu3.dcache.occ_blocks::cpu3.data    22.043456                       # Average occupied blocks per requestor
system.cpu3.dcache.occ_percent::switch_cpus3.data     0.913893                       # Average percentage of cache occupancy
system.cpu3.dcache.occ_percent::cpu3.data     0.086107                       # Average percentage of cache occupancy
system.cpu3.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu3.dcache.ReadReq_hits::switch_cpus3.data      8315965                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_hits::total        8315965                       # number of ReadReq hits
system.cpu3.dcache.WriteReq_hits::switch_cpus3.data      7032705                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_hits::total       7032705                       # number of WriteReq hits
system.cpu3.dcache.LoadLockedReq_hits::switch_cpus3.data        17362                       # number of LoadLockedReq hits
system.cpu3.dcache.LoadLockedReq_hits::total        17362                       # number of LoadLockedReq hits
system.cpu3.dcache.StoreCondReq_hits::switch_cpus3.data        16186                       # number of StoreCondReq hits
system.cpu3.dcache.StoreCondReq_hits::total        16186                       # number of StoreCondReq hits
system.cpu3.dcache.demand_hits::switch_cpus3.data     15348670                       # number of demand (read+write) hits
system.cpu3.dcache.demand_hits::total        15348670                       # number of demand (read+write) hits
system.cpu3.dcache.overall_hits::switch_cpus3.data     15348670                       # number of overall hits
system.cpu3.dcache.overall_hits::total       15348670                       # number of overall hits
system.cpu3.dcache.ReadReq_misses::switch_cpus3.data       185946                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_misses::total       185946                       # number of ReadReq misses
system.cpu3.dcache.WriteReq_misses::switch_cpus3.data         5446                       # number of WriteReq misses
system.cpu3.dcache.WriteReq_misses::total         5446                       # number of WriteReq misses
system.cpu3.dcache.demand_misses::switch_cpus3.data       191392                       # number of demand (read+write) misses
system.cpu3.dcache.demand_misses::total        191392                       # number of demand (read+write) misses
system.cpu3.dcache.overall_misses::switch_cpus3.data       191392                       # number of overall misses
system.cpu3.dcache.overall_misses::total       191392                       # number of overall misses
system.cpu3.dcache.ReadReq_miss_latency::switch_cpus3.data  43783074031                       # number of ReadReq miss cycles
system.cpu3.dcache.ReadReq_miss_latency::total  43783074031                       # number of ReadReq miss cycles
system.cpu3.dcache.WriteReq_miss_latency::switch_cpus3.data   2168064735                       # number of WriteReq miss cycles
system.cpu3.dcache.WriteReq_miss_latency::total   2168064735                       # number of WriteReq miss cycles
system.cpu3.dcache.demand_miss_latency::switch_cpus3.data  45951138766                       # number of demand (read+write) miss cycles
system.cpu3.dcache.demand_miss_latency::total  45951138766                       # number of demand (read+write) miss cycles
system.cpu3.dcache.overall_miss_latency::switch_cpus3.data  45951138766                       # number of overall miss cycles
system.cpu3.dcache.overall_miss_latency::total  45951138766                       # number of overall miss cycles
system.cpu3.dcache.ReadReq_accesses::switch_cpus3.data      8501911                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_accesses::total      8501911                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::switch_cpus3.data      7038151                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::total      7038151                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::switch_cpus3.data        17362                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::total        17362                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::switch_cpus3.data        16186                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::total        16186                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.demand_accesses::switch_cpus3.data     15540062                       # number of demand (read+write) accesses
system.cpu3.dcache.demand_accesses::total     15540062                       # number of demand (read+write) accesses
system.cpu3.dcache.overall_accesses::switch_cpus3.data     15540062                       # number of overall (read+write) accesses
system.cpu3.dcache.overall_accesses::total     15540062                       # number of overall (read+write) accesses
system.cpu3.dcache.ReadReq_miss_rate::switch_cpus3.data     0.021871                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_miss_rate::total     0.021871                       # miss rate for ReadReq accesses
system.cpu3.dcache.WriteReq_miss_rate::switch_cpus3.data     0.000774                       # miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_miss_rate::total     0.000774                       # miss rate for WriteReq accesses
system.cpu3.dcache.demand_miss_rate::switch_cpus3.data     0.012316                       # miss rate for demand accesses
system.cpu3.dcache.demand_miss_rate::total     0.012316                       # miss rate for demand accesses
system.cpu3.dcache.overall_miss_rate::switch_cpus3.data     0.012316                       # miss rate for overall accesses
system.cpu3.dcache.overall_miss_rate::total     0.012316                       # miss rate for overall accesses
system.cpu3.dcache.ReadReq_avg_miss_latency::switch_cpus3.data 235461.230847                       # average ReadReq miss latency
system.cpu3.dcache.ReadReq_avg_miss_latency::total 235461.230847                       # average ReadReq miss latency
system.cpu3.dcache.WriteReq_avg_miss_latency::switch_cpus3.data 398102.228241                       # average WriteReq miss latency
system.cpu3.dcache.WriteReq_avg_miss_latency::total 398102.228241                       # average WriteReq miss latency
system.cpu3.dcache.demand_avg_miss_latency::switch_cpus3.data 240089.129985                       # average overall miss latency
system.cpu3.dcache.demand_avg_miss_latency::total 240089.129985                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::switch_cpus3.data 240089.129985                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::total 240089.129985                       # average overall miss latency
system.cpu3.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets     14959154                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets             84                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets 178085.166667                       # average number of cycles each access was blocked
system.cpu3.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu3.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu3.dcache.writebacks::writebacks        23018                       # number of writebacks
system.cpu3.dcache.writebacks::total            23018                       # number of writebacks
system.cpu3.dcache.ReadReq_mshr_hits::switch_cpus3.data       131787                       # number of ReadReq MSHR hits
system.cpu3.dcache.ReadReq_mshr_hits::total       131787                       # number of ReadReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_hits::switch_cpus3.data         5288                       # number of WriteReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_hits::total         5288                       # number of WriteReq MSHR hits
system.cpu3.dcache.demand_mshr_hits::switch_cpus3.data       137075                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.demand_mshr_hits::total       137075                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.overall_mshr_hits::switch_cpus3.data       137075                       # number of overall MSHR hits
system.cpu3.dcache.overall_mshr_hits::total       137075                       # number of overall MSHR hits
system.cpu3.dcache.ReadReq_mshr_misses::switch_cpus3.data        54159                       # number of ReadReq MSHR misses
system.cpu3.dcache.ReadReq_mshr_misses::total        54159                       # number of ReadReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_misses::switch_cpus3.data          158                       # number of WriteReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_misses::total          158                       # number of WriteReq MSHR misses
system.cpu3.dcache.demand_mshr_misses::switch_cpus3.data        54317                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.demand_mshr_misses::total        54317                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.overall_mshr_misses::switch_cpus3.data        54317                       # number of overall MSHR misses
system.cpu3.dcache.overall_mshr_misses::total        54317                       # number of overall MSHR misses
system.cpu3.dcache.ReadReq_mshr_miss_latency::switch_cpus3.data   9600877849                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_latency::total   9600877849                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_latency::switch_cpus3.data     14988660                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_latency::total     14988660                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::switch_cpus3.data   9615866509                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::total   9615866509                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::switch_cpus3.data   9615866509                       # number of overall MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::total   9615866509                       # number of overall MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_rate::switch_cpus3.data     0.006370                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_mshr_miss_rate::total     0.006370                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.WriteReq_mshr_miss_rate::switch_cpus3.data     0.000022                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_mshr_miss_rate::total     0.000022                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.demand_mshr_miss_rate::switch_cpus3.data     0.003495                       # mshr miss rate for demand accesses
system.cpu3.dcache.demand_mshr_miss_rate::total     0.003495                       # mshr miss rate for demand accesses
system.cpu3.dcache.overall_mshr_miss_rate::switch_cpus3.data     0.003495                       # mshr miss rate for overall accesses
system.cpu3.dcache.overall_mshr_miss_rate::total     0.003495                       # mshr miss rate for overall accesses
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus3.data 177272.066489                       # average ReadReq mshr miss latency
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::total 177272.066489                       # average ReadReq mshr miss latency
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus3.data 94864.936709                       # average WriteReq mshr miss latency
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::total 94864.936709                       # average WriteReq mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::switch_cpus3.data 177032.356518                       # average overall mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::total 177032.356518                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::switch_cpus3.data 177032.356518                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::total 177032.356518                       # average overall mshr miss latency
system.cpu3.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu4.dtb.inst_hits                           0                       # ITB inst hits
system.cpu4.dtb.inst_misses                         0                       # ITB inst misses
system.cpu4.dtb.read_hits                           0                       # DTB read hits
system.cpu4.dtb.read_misses                         0                       # DTB read misses
system.cpu4.dtb.write_hits                          0                       # DTB write hits
system.cpu4.dtb.write_misses                        0                       # DTB write misses
system.cpu4.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu4.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu4.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu4.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu4.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu4.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu4.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu4.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu4.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu4.dtb.read_accesses                       0                       # DTB read accesses
system.cpu4.dtb.write_accesses                      0                       # DTB write accesses
system.cpu4.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu4.dtb.hits                                0                       # DTB hits
system.cpu4.dtb.misses                              0                       # DTB misses
system.cpu4.dtb.accesses                            0                       # DTB accesses
system.cpu4.itb.inst_hits                           0                       # ITB inst hits
system.cpu4.itb.inst_misses                         0                       # ITB inst misses
system.cpu4.itb.read_hits                           0                       # DTB read hits
system.cpu4.itb.read_misses                         0                       # DTB read misses
system.cpu4.itb.write_hits                          0                       # DTB write hits
system.cpu4.itb.write_misses                        0                       # DTB write misses
system.cpu4.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu4.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu4.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu4.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu4.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu4.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu4.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu4.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu4.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu4.itb.read_accesses                       0                       # DTB read accesses
system.cpu4.itb.write_accesses                      0                       # DTB write accesses
system.cpu4.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu4.itb.hits                                0                       # DTB hits
system.cpu4.itb.misses                              0                       # DTB misses
system.cpu4.itb.accesses                            0                       # DTB accesses
system.cpu4.numCycles                               0                       # number of cpu cycles simulated
system.cpu4.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu4.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu4.committedInsts                          0                       # Number of instructions committed
system.cpu4.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu4.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu4.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu4.num_func_calls                          0                       # number of times a function call or return occured
system.cpu4.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu4.num_int_insts                           0                       # number of integer instructions
system.cpu4.num_fp_insts                            0                       # number of float instructions
system.cpu4.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu4.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu4.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu4.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu4.num_mem_refs                            0                       # number of memory refs
system.cpu4.num_load_insts                          0                       # Number of load instructions
system.cpu4.num_store_insts                         0                       # Number of store instructions
system.cpu4.num_idle_cycles                         0                       # Number of idle cycles
system.cpu4.num_busy_cycles                         0                       # Number of busy cycles
system.cpu4.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu4.idle_fraction                           0                       # Percentage of idle cycles
system.cpu4.icache.replacements                     0                       # number of replacements
system.cpu4.icache.tagsinuse               518.991518                       # Cycle average of tags in use
system.cpu4.icache.total_refs              1013109443                       # Total number of references to valid blocks.
system.cpu4.icache.sampled_refs                   520                       # Sample count of references to valid blocks.
system.cpu4.icache.avg_refs              1948287.390385                       # Average number of references to valid blocks.
system.cpu4.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu4.icache.occ_blocks::switch_cpus4.inst    36.991518                       # Average occupied blocks per requestor
system.cpu4.icache.occ_blocks::cpu4.inst          482                       # Average occupied blocks per requestor
system.cpu4.icache.occ_percent::switch_cpus4.inst     0.059281                       # Average percentage of cache occupancy
system.cpu4.icache.occ_percent::cpu4.inst     0.772436                       # Average percentage of cache occupancy
system.cpu4.icache.occ_percent::total        0.831717                       # Average percentage of cache occupancy
system.cpu4.icache.ReadReq_hits::switch_cpus4.inst     11785292                       # number of ReadReq hits
system.cpu4.icache.ReadReq_hits::total       11785292                       # number of ReadReq hits
system.cpu4.icache.demand_hits::switch_cpus4.inst     11785292                       # number of demand (read+write) hits
system.cpu4.icache.demand_hits::total        11785292                       # number of demand (read+write) hits
system.cpu4.icache.overall_hits::switch_cpus4.inst     11785292                       # number of overall hits
system.cpu4.icache.overall_hits::total       11785292                       # number of overall hits
system.cpu4.icache.ReadReq_misses::switch_cpus4.inst           51                       # number of ReadReq misses
system.cpu4.icache.ReadReq_misses::total           51                       # number of ReadReq misses
system.cpu4.icache.demand_misses::switch_cpus4.inst           51                       # number of demand (read+write) misses
system.cpu4.icache.demand_misses::total            51                       # number of demand (read+write) misses
system.cpu4.icache.overall_misses::switch_cpus4.inst           51                       # number of overall misses
system.cpu4.icache.overall_misses::total           51                       # number of overall misses
system.cpu4.icache.ReadReq_miss_latency::switch_cpus4.inst     44550202                       # number of ReadReq miss cycles
system.cpu4.icache.ReadReq_miss_latency::total     44550202                       # number of ReadReq miss cycles
system.cpu4.icache.demand_miss_latency::switch_cpus4.inst     44550202                       # number of demand (read+write) miss cycles
system.cpu4.icache.demand_miss_latency::total     44550202                       # number of demand (read+write) miss cycles
system.cpu4.icache.overall_miss_latency::switch_cpus4.inst     44550202                       # number of overall miss cycles
system.cpu4.icache.overall_miss_latency::total     44550202                       # number of overall miss cycles
system.cpu4.icache.ReadReq_accesses::switch_cpus4.inst     11785343                       # number of ReadReq accesses(hits+misses)
system.cpu4.icache.ReadReq_accesses::total     11785343                       # number of ReadReq accesses(hits+misses)
system.cpu4.icache.demand_accesses::switch_cpus4.inst     11785343                       # number of demand (read+write) accesses
system.cpu4.icache.demand_accesses::total     11785343                       # number of demand (read+write) accesses
system.cpu4.icache.overall_accesses::switch_cpus4.inst     11785343                       # number of overall (read+write) accesses
system.cpu4.icache.overall_accesses::total     11785343                       # number of overall (read+write) accesses
system.cpu4.icache.ReadReq_miss_rate::switch_cpus4.inst     0.000004                       # miss rate for ReadReq accesses
system.cpu4.icache.ReadReq_miss_rate::total     0.000004                       # miss rate for ReadReq accesses
system.cpu4.icache.demand_miss_rate::switch_cpus4.inst     0.000004                       # miss rate for demand accesses
system.cpu4.icache.demand_miss_rate::total     0.000004                       # miss rate for demand accesses
system.cpu4.icache.overall_miss_rate::switch_cpus4.inst     0.000004                       # miss rate for overall accesses
system.cpu4.icache.overall_miss_rate::total     0.000004                       # miss rate for overall accesses
system.cpu4.icache.ReadReq_avg_miss_latency::switch_cpus4.inst 873533.372549                       # average ReadReq miss latency
system.cpu4.icache.ReadReq_avg_miss_latency::total 873533.372549                       # average ReadReq miss latency
system.cpu4.icache.demand_avg_miss_latency::switch_cpus4.inst 873533.372549                       # average overall miss latency
system.cpu4.icache.demand_avg_miss_latency::total 873533.372549                       # average overall miss latency
system.cpu4.icache.overall_avg_miss_latency::switch_cpus4.inst 873533.372549                       # average overall miss latency
system.cpu4.icache.overall_avg_miss_latency::total 873533.372549                       # average overall miss latency
system.cpu4.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu4.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu4.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu4.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu4.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu4.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu4.icache.fast_writes                      0                       # number of fast writes performed
system.cpu4.icache.cache_copies                     0                       # number of cache copies performed
system.cpu4.icache.ReadReq_mshr_hits::switch_cpus4.inst           13                       # number of ReadReq MSHR hits
system.cpu4.icache.ReadReq_mshr_hits::total           13                       # number of ReadReq MSHR hits
system.cpu4.icache.demand_mshr_hits::switch_cpus4.inst           13                       # number of demand (read+write) MSHR hits
system.cpu4.icache.demand_mshr_hits::total           13                       # number of demand (read+write) MSHR hits
system.cpu4.icache.overall_mshr_hits::switch_cpus4.inst           13                       # number of overall MSHR hits
system.cpu4.icache.overall_mshr_hits::total           13                       # number of overall MSHR hits
system.cpu4.icache.ReadReq_mshr_misses::switch_cpus4.inst           38                       # number of ReadReq MSHR misses
system.cpu4.icache.ReadReq_mshr_misses::total           38                       # number of ReadReq MSHR misses
system.cpu4.icache.demand_mshr_misses::switch_cpus4.inst           38                       # number of demand (read+write) MSHR misses
system.cpu4.icache.demand_mshr_misses::total           38                       # number of demand (read+write) MSHR misses
system.cpu4.icache.overall_mshr_misses::switch_cpus4.inst           38                       # number of overall MSHR misses
system.cpu4.icache.overall_mshr_misses::total           38                       # number of overall MSHR misses
system.cpu4.icache.ReadReq_mshr_miss_latency::switch_cpus4.inst     30684162                       # number of ReadReq MSHR miss cycles
system.cpu4.icache.ReadReq_mshr_miss_latency::total     30684162                       # number of ReadReq MSHR miss cycles
system.cpu4.icache.demand_mshr_miss_latency::switch_cpus4.inst     30684162                       # number of demand (read+write) MSHR miss cycles
system.cpu4.icache.demand_mshr_miss_latency::total     30684162                       # number of demand (read+write) MSHR miss cycles
system.cpu4.icache.overall_mshr_miss_latency::switch_cpus4.inst     30684162                       # number of overall MSHR miss cycles
system.cpu4.icache.overall_mshr_miss_latency::total     30684162                       # number of overall MSHR miss cycles
system.cpu4.icache.ReadReq_mshr_miss_rate::switch_cpus4.inst     0.000003                       # mshr miss rate for ReadReq accesses
system.cpu4.icache.ReadReq_mshr_miss_rate::total     0.000003                       # mshr miss rate for ReadReq accesses
system.cpu4.icache.demand_mshr_miss_rate::switch_cpus4.inst     0.000003                       # mshr miss rate for demand accesses
system.cpu4.icache.demand_mshr_miss_rate::total     0.000003                       # mshr miss rate for demand accesses
system.cpu4.icache.overall_mshr_miss_rate::switch_cpus4.inst     0.000003                       # mshr miss rate for overall accesses
system.cpu4.icache.overall_mshr_miss_rate::total     0.000003                       # mshr miss rate for overall accesses
system.cpu4.icache.ReadReq_avg_mshr_miss_latency::switch_cpus4.inst 807477.947368                       # average ReadReq mshr miss latency
system.cpu4.icache.ReadReq_avg_mshr_miss_latency::total 807477.947368                       # average ReadReq mshr miss latency
system.cpu4.icache.demand_avg_mshr_miss_latency::switch_cpus4.inst 807477.947368                       # average overall mshr miss latency
system.cpu4.icache.demand_avg_mshr_miss_latency::total 807477.947368                       # average overall mshr miss latency
system.cpu4.icache.overall_avg_mshr_miss_latency::switch_cpus4.inst 807477.947368                       # average overall mshr miss latency
system.cpu4.icache.overall_avg_mshr_miss_latency::total 807477.947368                       # average overall mshr miss latency
system.cpu4.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu4.dcache.replacements                 54269                       # number of replacements
system.cpu4.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu4.dcache.total_refs               172369700                       # Total number of references to valid blocks.
system.cpu4.dcache.sampled_refs                 54525                       # Sample count of references to valid blocks.
system.cpu4.dcache.avg_refs               3161.296653                       # Average number of references to valid blocks.
system.cpu4.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu4.dcache.occ_blocks::switch_cpus4.data   233.955619                       # Average occupied blocks per requestor
system.cpu4.dcache.occ_blocks::cpu4.data    22.044381                       # Average occupied blocks per requestor
system.cpu4.dcache.occ_percent::switch_cpus4.data     0.913889                       # Average percentage of cache occupancy
system.cpu4.dcache.occ_percent::cpu4.data     0.086111                       # Average percentage of cache occupancy
system.cpu4.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu4.dcache.ReadReq_hits::switch_cpus4.data      8315982                       # number of ReadReq hits
system.cpu4.dcache.ReadReq_hits::total        8315982                       # number of ReadReq hits
system.cpu4.dcache.WriteReq_hits::switch_cpus4.data      7032332                       # number of WriteReq hits
system.cpu4.dcache.WriteReq_hits::total       7032332                       # number of WriteReq hits
system.cpu4.dcache.LoadLockedReq_hits::switch_cpus4.data        17162                       # number of LoadLockedReq hits
system.cpu4.dcache.LoadLockedReq_hits::total        17162                       # number of LoadLockedReq hits
system.cpu4.dcache.StoreCondReq_hits::switch_cpus4.data        16184                       # number of StoreCondReq hits
system.cpu4.dcache.StoreCondReq_hits::total        16184                       # number of StoreCondReq hits
system.cpu4.dcache.demand_hits::switch_cpus4.data     15348314                       # number of demand (read+write) hits
system.cpu4.dcache.demand_hits::total        15348314                       # number of demand (read+write) hits
system.cpu4.dcache.overall_hits::switch_cpus4.data     15348314                       # number of overall hits
system.cpu4.dcache.overall_hits::total       15348314                       # number of overall hits
system.cpu4.dcache.ReadReq_misses::switch_cpus4.data       185328                       # number of ReadReq misses
system.cpu4.dcache.ReadReq_misses::total       185328                       # number of ReadReq misses
system.cpu4.dcache.WriteReq_misses::switch_cpus4.data         5474                       # number of WriteReq misses
system.cpu4.dcache.WriteReq_misses::total         5474                       # number of WriteReq misses
system.cpu4.dcache.demand_misses::switch_cpus4.data       190802                       # number of demand (read+write) misses
system.cpu4.dcache.demand_misses::total        190802                       # number of demand (read+write) misses
system.cpu4.dcache.overall_misses::switch_cpus4.data       190802                       # number of overall misses
system.cpu4.dcache.overall_misses::total       190802                       # number of overall misses
system.cpu4.dcache.ReadReq_miss_latency::switch_cpus4.data  43633742944                       # number of ReadReq miss cycles
system.cpu4.dcache.ReadReq_miss_latency::total  43633742944                       # number of ReadReq miss cycles
system.cpu4.dcache.WriteReq_miss_latency::switch_cpus4.data   2161915940                       # number of WriteReq miss cycles
system.cpu4.dcache.WriteReq_miss_latency::total   2161915940                       # number of WriteReq miss cycles
system.cpu4.dcache.demand_miss_latency::switch_cpus4.data  45795658884                       # number of demand (read+write) miss cycles
system.cpu4.dcache.demand_miss_latency::total  45795658884                       # number of demand (read+write) miss cycles
system.cpu4.dcache.overall_miss_latency::switch_cpus4.data  45795658884                       # number of overall miss cycles
system.cpu4.dcache.overall_miss_latency::total  45795658884                       # number of overall miss cycles
system.cpu4.dcache.ReadReq_accesses::switch_cpus4.data      8501310                       # number of ReadReq accesses(hits+misses)
system.cpu4.dcache.ReadReq_accesses::total      8501310                       # number of ReadReq accesses(hits+misses)
system.cpu4.dcache.WriteReq_accesses::switch_cpus4.data      7037806                       # number of WriteReq accesses(hits+misses)
system.cpu4.dcache.WriteReq_accesses::total      7037806                       # number of WriteReq accesses(hits+misses)
system.cpu4.dcache.LoadLockedReq_accesses::switch_cpus4.data        17162                       # number of LoadLockedReq accesses(hits+misses)
system.cpu4.dcache.LoadLockedReq_accesses::total        17162                       # number of LoadLockedReq accesses(hits+misses)
system.cpu4.dcache.StoreCondReq_accesses::switch_cpus4.data        16184                       # number of StoreCondReq accesses(hits+misses)
system.cpu4.dcache.StoreCondReq_accesses::total        16184                       # number of StoreCondReq accesses(hits+misses)
system.cpu4.dcache.demand_accesses::switch_cpus4.data     15539116                       # number of demand (read+write) accesses
system.cpu4.dcache.demand_accesses::total     15539116                       # number of demand (read+write) accesses
system.cpu4.dcache.overall_accesses::switch_cpus4.data     15539116                       # number of overall (read+write) accesses
system.cpu4.dcache.overall_accesses::total     15539116                       # number of overall (read+write) accesses
system.cpu4.dcache.ReadReq_miss_rate::switch_cpus4.data     0.021800                       # miss rate for ReadReq accesses
system.cpu4.dcache.ReadReq_miss_rate::total     0.021800                       # miss rate for ReadReq accesses
system.cpu4.dcache.WriteReq_miss_rate::switch_cpus4.data     0.000778                       # miss rate for WriteReq accesses
system.cpu4.dcache.WriteReq_miss_rate::total     0.000778                       # miss rate for WriteReq accesses
system.cpu4.dcache.demand_miss_rate::switch_cpus4.data     0.012279                       # miss rate for demand accesses
system.cpu4.dcache.demand_miss_rate::total     0.012279                       # miss rate for demand accesses
system.cpu4.dcache.overall_miss_rate::switch_cpus4.data     0.012279                       # miss rate for overall accesses
system.cpu4.dcache.overall_miss_rate::total     0.012279                       # miss rate for overall accesses
system.cpu4.dcache.ReadReq_avg_miss_latency::switch_cpus4.data 235440.640076                       # average ReadReq miss latency
system.cpu4.dcache.ReadReq_avg_miss_latency::total 235440.640076                       # average ReadReq miss latency
system.cpu4.dcache.WriteReq_avg_miss_latency::switch_cpus4.data 394942.626964                       # average WriteReq miss latency
system.cpu4.dcache.WriteReq_avg_miss_latency::total 394942.626964                       # average WriteReq miss latency
system.cpu4.dcache.demand_avg_miss_latency::switch_cpus4.data 240016.660643                       # average overall miss latency
system.cpu4.dcache.demand_avg_miss_latency::total 240016.660643                       # average overall miss latency
system.cpu4.dcache.overall_avg_miss_latency::switch_cpus4.data 240016.660643                       # average overall miss latency
system.cpu4.dcache.overall_avg_miss_latency::total 240016.660643                       # average overall miss latency
system.cpu4.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu4.dcache.blocked_cycles::no_targets     17341842                       # number of cycles access was blocked
system.cpu4.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu4.dcache.blocked::no_targets             89                       # number of cycles access was blocked
system.cpu4.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu4.dcache.avg_blocked_cycles::no_targets 194852.157303                       # average number of cycles each access was blocked
system.cpu4.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu4.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu4.dcache.writebacks::writebacks        22994                       # number of writebacks
system.cpu4.dcache.writebacks::total            22994                       # number of writebacks
system.cpu4.dcache.ReadReq_mshr_hits::switch_cpus4.data       131216                       # number of ReadReq MSHR hits
system.cpu4.dcache.ReadReq_mshr_hits::total       131216                       # number of ReadReq MSHR hits
system.cpu4.dcache.WriteReq_mshr_hits::switch_cpus4.data         5317                       # number of WriteReq MSHR hits
system.cpu4.dcache.WriteReq_mshr_hits::total         5317                       # number of WriteReq MSHR hits
system.cpu4.dcache.demand_mshr_hits::switch_cpus4.data       136533                       # number of demand (read+write) MSHR hits
system.cpu4.dcache.demand_mshr_hits::total       136533                       # number of demand (read+write) MSHR hits
system.cpu4.dcache.overall_mshr_hits::switch_cpus4.data       136533                       # number of overall MSHR hits
system.cpu4.dcache.overall_mshr_hits::total       136533                       # number of overall MSHR hits
system.cpu4.dcache.ReadReq_mshr_misses::switch_cpus4.data        54112                       # number of ReadReq MSHR misses
system.cpu4.dcache.ReadReq_mshr_misses::total        54112                       # number of ReadReq MSHR misses
system.cpu4.dcache.WriteReq_mshr_misses::switch_cpus4.data          157                       # number of WriteReq MSHR misses
system.cpu4.dcache.WriteReq_mshr_misses::total          157                       # number of WriteReq MSHR misses
system.cpu4.dcache.demand_mshr_misses::switch_cpus4.data        54269                       # number of demand (read+write) MSHR misses
system.cpu4.dcache.demand_mshr_misses::total        54269                       # number of demand (read+write) MSHR misses
system.cpu4.dcache.overall_mshr_misses::switch_cpus4.data        54269                       # number of overall MSHR misses
system.cpu4.dcache.overall_mshr_misses::total        54269                       # number of overall MSHR misses
system.cpu4.dcache.ReadReq_mshr_miss_latency::switch_cpus4.data   9661248381                       # number of ReadReq MSHR miss cycles
system.cpu4.dcache.ReadReq_mshr_miss_latency::total   9661248381                       # number of ReadReq MSHR miss cycles
system.cpu4.dcache.WriteReq_mshr_miss_latency::switch_cpus4.data     14667162                       # number of WriteReq MSHR miss cycles
system.cpu4.dcache.WriteReq_mshr_miss_latency::total     14667162                       # number of WriteReq MSHR miss cycles
system.cpu4.dcache.demand_mshr_miss_latency::switch_cpus4.data   9675915543                       # number of demand (read+write) MSHR miss cycles
system.cpu4.dcache.demand_mshr_miss_latency::total   9675915543                       # number of demand (read+write) MSHR miss cycles
system.cpu4.dcache.overall_mshr_miss_latency::switch_cpus4.data   9675915543                       # number of overall MSHR miss cycles
system.cpu4.dcache.overall_mshr_miss_latency::total   9675915543                       # number of overall MSHR miss cycles
system.cpu4.dcache.ReadReq_mshr_miss_rate::switch_cpus4.data     0.006365                       # mshr miss rate for ReadReq accesses
system.cpu4.dcache.ReadReq_mshr_miss_rate::total     0.006365                       # mshr miss rate for ReadReq accesses
system.cpu4.dcache.WriteReq_mshr_miss_rate::switch_cpus4.data     0.000022                       # mshr miss rate for WriteReq accesses
system.cpu4.dcache.WriteReq_mshr_miss_rate::total     0.000022                       # mshr miss rate for WriteReq accesses
system.cpu4.dcache.demand_mshr_miss_rate::switch_cpus4.data     0.003492                       # mshr miss rate for demand accesses
system.cpu4.dcache.demand_mshr_miss_rate::total     0.003492                       # mshr miss rate for demand accesses
system.cpu4.dcache.overall_mshr_miss_rate::switch_cpus4.data     0.003492                       # mshr miss rate for overall accesses
system.cpu4.dcache.overall_mshr_miss_rate::total     0.003492                       # mshr miss rate for overall accesses
system.cpu4.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus4.data 178541.698348                       # average ReadReq mshr miss latency
system.cpu4.dcache.ReadReq_avg_mshr_miss_latency::total 178541.698348                       # average ReadReq mshr miss latency
system.cpu4.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus4.data 93421.414013                       # average WriteReq mshr miss latency
system.cpu4.dcache.WriteReq_avg_mshr_miss_latency::total 93421.414013                       # average WriteReq mshr miss latency
system.cpu4.dcache.demand_avg_mshr_miss_latency::switch_cpus4.data 178295.445706                       # average overall mshr miss latency
system.cpu4.dcache.demand_avg_mshr_miss_latency::total 178295.445706                       # average overall mshr miss latency
system.cpu4.dcache.overall_avg_mshr_miss_latency::switch_cpus4.data 178295.445706                       # average overall mshr miss latency
system.cpu4.dcache.overall_avg_mshr_miss_latency::total 178295.445706                       # average overall mshr miss latency
system.cpu4.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu5.dtb.inst_hits                           0                       # ITB inst hits
system.cpu5.dtb.inst_misses                         0                       # ITB inst misses
system.cpu5.dtb.read_hits                           0                       # DTB read hits
system.cpu5.dtb.read_misses                         0                       # DTB read misses
system.cpu5.dtb.write_hits                          0                       # DTB write hits
system.cpu5.dtb.write_misses                        0                       # DTB write misses
system.cpu5.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu5.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu5.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu5.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu5.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu5.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu5.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu5.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu5.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu5.dtb.read_accesses                       0                       # DTB read accesses
system.cpu5.dtb.write_accesses                      0                       # DTB write accesses
system.cpu5.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu5.dtb.hits                                0                       # DTB hits
system.cpu5.dtb.misses                              0                       # DTB misses
system.cpu5.dtb.accesses                            0                       # DTB accesses
system.cpu5.itb.inst_hits                           0                       # ITB inst hits
system.cpu5.itb.inst_misses                         0                       # ITB inst misses
system.cpu5.itb.read_hits                           0                       # DTB read hits
system.cpu5.itb.read_misses                         0                       # DTB read misses
system.cpu5.itb.write_hits                          0                       # DTB write hits
system.cpu5.itb.write_misses                        0                       # DTB write misses
system.cpu5.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu5.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu5.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu5.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu5.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu5.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu5.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu5.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu5.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu5.itb.read_accesses                       0                       # DTB read accesses
system.cpu5.itb.write_accesses                      0                       # DTB write accesses
system.cpu5.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu5.itb.hits                                0                       # DTB hits
system.cpu5.itb.misses                              0                       # DTB misses
system.cpu5.itb.accesses                            0                       # DTB accesses
system.cpu5.numCycles                               0                       # number of cpu cycles simulated
system.cpu5.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu5.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu5.committedInsts                          0                       # Number of instructions committed
system.cpu5.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu5.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu5.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu5.num_func_calls                          0                       # number of times a function call or return occured
system.cpu5.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu5.num_int_insts                           0                       # number of integer instructions
system.cpu5.num_fp_insts                            0                       # number of float instructions
system.cpu5.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu5.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu5.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu5.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu5.num_mem_refs                            0                       # number of memory refs
system.cpu5.num_load_insts                          0                       # Number of load instructions
system.cpu5.num_store_insts                         0                       # Number of store instructions
system.cpu5.num_idle_cycles                         0                       # Number of idle cycles
system.cpu5.num_busy_cycles                         0                       # Number of busy cycles
system.cpu5.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu5.idle_fraction                           0                       # Percentage of idle cycles
system.cpu5.icache.replacements                     2                       # number of replacements
system.cpu5.icache.tagsinuse               558.689274                       # Cycle average of tags in use
system.cpu5.icache.total_refs               932130701                       # Total number of references to valid blocks.
system.cpu5.icache.sampled_refs                   562                       # Sample count of references to valid blocks.
system.cpu5.icache.avg_refs              1658595.553381                       # Average number of references to valid blocks.
system.cpu5.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu5.icache.occ_blocks::switch_cpus5.inst    33.568235                       # Average occupied blocks per requestor
system.cpu5.icache.occ_blocks::cpu5.inst   525.121039                       # Average occupied blocks per requestor
system.cpu5.icache.occ_percent::switch_cpus5.inst     0.053795                       # Average percentage of cache occupancy
system.cpu5.icache.occ_percent::cpu5.inst     0.841540                       # Average percentage of cache occupancy
system.cpu5.icache.occ_percent::total        0.895335                       # Average percentage of cache occupancy
system.cpu5.icache.ReadReq_hits::switch_cpus5.inst     11985669                       # number of ReadReq hits
system.cpu5.icache.ReadReq_hits::total       11985669                       # number of ReadReq hits
system.cpu5.icache.demand_hits::switch_cpus5.inst     11985669                       # number of demand (read+write) hits
system.cpu5.icache.demand_hits::total        11985669                       # number of demand (read+write) hits
system.cpu5.icache.overall_hits::switch_cpus5.inst     11985669                       # number of overall hits
system.cpu5.icache.overall_hits::total       11985669                       # number of overall hits
system.cpu5.icache.ReadReq_misses::switch_cpus5.inst           47                       # number of ReadReq misses
system.cpu5.icache.ReadReq_misses::total           47                       # number of ReadReq misses
system.cpu5.icache.demand_misses::switch_cpus5.inst           47                       # number of demand (read+write) misses
system.cpu5.icache.demand_misses::total            47                       # number of demand (read+write) misses
system.cpu5.icache.overall_misses::switch_cpus5.inst           47                       # number of overall misses
system.cpu5.icache.overall_misses::total           47                       # number of overall misses
system.cpu5.icache.ReadReq_miss_latency::switch_cpus5.inst     43714872                       # number of ReadReq miss cycles
system.cpu5.icache.ReadReq_miss_latency::total     43714872                       # number of ReadReq miss cycles
system.cpu5.icache.demand_miss_latency::switch_cpus5.inst     43714872                       # number of demand (read+write) miss cycles
system.cpu5.icache.demand_miss_latency::total     43714872                       # number of demand (read+write) miss cycles
system.cpu5.icache.overall_miss_latency::switch_cpus5.inst     43714872                       # number of overall miss cycles
system.cpu5.icache.overall_miss_latency::total     43714872                       # number of overall miss cycles
system.cpu5.icache.ReadReq_accesses::switch_cpus5.inst     11985716                       # number of ReadReq accesses(hits+misses)
system.cpu5.icache.ReadReq_accesses::total     11985716                       # number of ReadReq accesses(hits+misses)
system.cpu5.icache.demand_accesses::switch_cpus5.inst     11985716                       # number of demand (read+write) accesses
system.cpu5.icache.demand_accesses::total     11985716                       # number of demand (read+write) accesses
system.cpu5.icache.overall_accesses::switch_cpus5.inst     11985716                       # number of overall (read+write) accesses
system.cpu5.icache.overall_accesses::total     11985716                       # number of overall (read+write) accesses
system.cpu5.icache.ReadReq_miss_rate::switch_cpus5.inst     0.000004                       # miss rate for ReadReq accesses
system.cpu5.icache.ReadReq_miss_rate::total     0.000004                       # miss rate for ReadReq accesses
system.cpu5.icache.demand_miss_rate::switch_cpus5.inst     0.000004                       # miss rate for demand accesses
system.cpu5.icache.demand_miss_rate::total     0.000004                       # miss rate for demand accesses
system.cpu5.icache.overall_miss_rate::switch_cpus5.inst     0.000004                       # miss rate for overall accesses
system.cpu5.icache.overall_miss_rate::total     0.000004                       # miss rate for overall accesses
system.cpu5.icache.ReadReq_avg_miss_latency::switch_cpus5.inst 930103.659574                       # average ReadReq miss latency
system.cpu5.icache.ReadReq_avg_miss_latency::total 930103.659574                       # average ReadReq miss latency
system.cpu5.icache.demand_avg_miss_latency::switch_cpus5.inst 930103.659574                       # average overall miss latency
system.cpu5.icache.demand_avg_miss_latency::total 930103.659574                       # average overall miss latency
system.cpu5.icache.overall_avg_miss_latency::switch_cpus5.inst 930103.659574                       # average overall miss latency
system.cpu5.icache.overall_avg_miss_latency::total 930103.659574                       # average overall miss latency
system.cpu5.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu5.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu5.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu5.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu5.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu5.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu5.icache.fast_writes                      0                       # number of fast writes performed
system.cpu5.icache.cache_copies                     0                       # number of cache copies performed
system.cpu5.icache.ReadReq_mshr_hits::switch_cpus5.inst           12                       # number of ReadReq MSHR hits
system.cpu5.icache.ReadReq_mshr_hits::total           12                       # number of ReadReq MSHR hits
system.cpu5.icache.demand_mshr_hits::switch_cpus5.inst           12                       # number of demand (read+write) MSHR hits
system.cpu5.icache.demand_mshr_hits::total           12                       # number of demand (read+write) MSHR hits
system.cpu5.icache.overall_mshr_hits::switch_cpus5.inst           12                       # number of overall MSHR hits
system.cpu5.icache.overall_mshr_hits::total           12                       # number of overall MSHR hits
system.cpu5.icache.ReadReq_mshr_misses::switch_cpus5.inst           35                       # number of ReadReq MSHR misses
system.cpu5.icache.ReadReq_mshr_misses::total           35                       # number of ReadReq MSHR misses
system.cpu5.icache.demand_mshr_misses::switch_cpus5.inst           35                       # number of demand (read+write) MSHR misses
system.cpu5.icache.demand_mshr_misses::total           35                       # number of demand (read+write) MSHR misses
system.cpu5.icache.overall_mshr_misses::switch_cpus5.inst           35                       # number of overall MSHR misses
system.cpu5.icache.overall_mshr_misses::total           35                       # number of overall MSHR misses
system.cpu5.icache.ReadReq_mshr_miss_latency::switch_cpus5.inst     31243681                       # number of ReadReq MSHR miss cycles
system.cpu5.icache.ReadReq_mshr_miss_latency::total     31243681                       # number of ReadReq MSHR miss cycles
system.cpu5.icache.demand_mshr_miss_latency::switch_cpus5.inst     31243681                       # number of demand (read+write) MSHR miss cycles
system.cpu5.icache.demand_mshr_miss_latency::total     31243681                       # number of demand (read+write) MSHR miss cycles
system.cpu5.icache.overall_mshr_miss_latency::switch_cpus5.inst     31243681                       # number of overall MSHR miss cycles
system.cpu5.icache.overall_mshr_miss_latency::total     31243681                       # number of overall MSHR miss cycles
system.cpu5.icache.ReadReq_mshr_miss_rate::switch_cpus5.inst     0.000003                       # mshr miss rate for ReadReq accesses
system.cpu5.icache.ReadReq_mshr_miss_rate::total     0.000003                       # mshr miss rate for ReadReq accesses
system.cpu5.icache.demand_mshr_miss_rate::switch_cpus5.inst     0.000003                       # mshr miss rate for demand accesses
system.cpu5.icache.demand_mshr_miss_rate::total     0.000003                       # mshr miss rate for demand accesses
system.cpu5.icache.overall_mshr_miss_rate::switch_cpus5.inst     0.000003                       # mshr miss rate for overall accesses
system.cpu5.icache.overall_mshr_miss_rate::total     0.000003                       # mshr miss rate for overall accesses
system.cpu5.icache.ReadReq_avg_mshr_miss_latency::switch_cpus5.inst 892676.600000                       # average ReadReq mshr miss latency
system.cpu5.icache.ReadReq_avg_mshr_miss_latency::total 892676.600000                       # average ReadReq mshr miss latency
system.cpu5.icache.demand_avg_mshr_miss_latency::switch_cpus5.inst 892676.600000                       # average overall mshr miss latency
system.cpu5.icache.demand_avg_mshr_miss_latency::total 892676.600000                       # average overall mshr miss latency
system.cpu5.icache.overall_avg_mshr_miss_latency::switch_cpus5.inst 892676.600000                       # average overall mshr miss latency
system.cpu5.icache.overall_avg_mshr_miss_latency::total 892676.600000                       # average overall mshr miss latency
system.cpu5.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu5.dcache.replacements                 53595                       # number of replacements
system.cpu5.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu5.dcache.total_refs               224361982                       # Total number of references to valid blocks.
system.cpu5.dcache.sampled_refs                 53851                       # Sample count of references to valid blocks.
system.cpu5.dcache.avg_refs               4166.347552                       # Average number of references to valid blocks.
system.cpu5.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu5.dcache.occ_blocks::switch_cpus5.data   202.553811                       # Average occupied blocks per requestor
system.cpu5.dcache.occ_blocks::cpu5.data    53.446189                       # Average occupied blocks per requestor
system.cpu5.dcache.occ_percent::switch_cpus5.data     0.791226                       # Average percentage of cache occupancy
system.cpu5.dcache.occ_percent::cpu5.data     0.208774                       # Average percentage of cache occupancy
system.cpu5.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu5.dcache.ReadReq_hits::switch_cpus5.data     17587506                       # number of ReadReq hits
system.cpu5.dcache.ReadReq_hits::total       17587506                       # number of ReadReq hits
system.cpu5.dcache.WriteReq_hits::switch_cpus5.data      3400630                       # number of WriteReq hits
system.cpu5.dcache.WriteReq_hits::total       3400630                       # number of WriteReq hits
system.cpu5.dcache.LoadLockedReq_hits::switch_cpus5.data         8043                       # number of LoadLockedReq hits
system.cpu5.dcache.LoadLockedReq_hits::total         8043                       # number of LoadLockedReq hits
system.cpu5.dcache.StoreCondReq_hits::switch_cpus5.data         7983                       # number of StoreCondReq hits
system.cpu5.dcache.StoreCondReq_hits::total         7983                       # number of StoreCondReq hits
system.cpu5.dcache.demand_hits::switch_cpus5.data     20988136                       # number of demand (read+write) hits
system.cpu5.dcache.demand_hits::total        20988136                       # number of demand (read+write) hits
system.cpu5.dcache.overall_hits::switch_cpus5.data     20988136                       # number of overall hits
system.cpu5.dcache.overall_hits::total       20988136                       # number of overall hits
system.cpu5.dcache.ReadReq_misses::switch_cpus5.data       184202                       # number of ReadReq misses
system.cpu5.dcache.ReadReq_misses::total       184202                       # number of ReadReq misses
system.cpu5.dcache.WriteReq_misses::switch_cpus5.data          339                       # number of WriteReq misses
system.cpu5.dcache.WriteReq_misses::total          339                       # number of WriteReq misses
system.cpu5.dcache.demand_misses::switch_cpus5.data       184541                       # number of demand (read+write) misses
system.cpu5.dcache.demand_misses::total        184541                       # number of demand (read+write) misses
system.cpu5.dcache.overall_misses::switch_cpus5.data       184541                       # number of overall misses
system.cpu5.dcache.overall_misses::total       184541                       # number of overall misses
system.cpu5.dcache.ReadReq_miss_latency::switch_cpus5.data  41934884351                       # number of ReadReq miss cycles
system.cpu5.dcache.ReadReq_miss_latency::total  41934884351                       # number of ReadReq miss cycles
system.cpu5.dcache.WriteReq_miss_latency::switch_cpus5.data     29304656                       # number of WriteReq miss cycles
system.cpu5.dcache.WriteReq_miss_latency::total     29304656                       # number of WriteReq miss cycles
system.cpu5.dcache.demand_miss_latency::switch_cpus5.data  41964189007                       # number of demand (read+write) miss cycles
system.cpu5.dcache.demand_miss_latency::total  41964189007                       # number of demand (read+write) miss cycles
system.cpu5.dcache.overall_miss_latency::switch_cpus5.data  41964189007                       # number of overall miss cycles
system.cpu5.dcache.overall_miss_latency::total  41964189007                       # number of overall miss cycles
system.cpu5.dcache.ReadReq_accesses::switch_cpus5.data     17771708                       # number of ReadReq accesses(hits+misses)
system.cpu5.dcache.ReadReq_accesses::total     17771708                       # number of ReadReq accesses(hits+misses)
system.cpu5.dcache.WriteReq_accesses::switch_cpus5.data      3400969                       # number of WriteReq accesses(hits+misses)
system.cpu5.dcache.WriteReq_accesses::total      3400969                       # number of WriteReq accesses(hits+misses)
system.cpu5.dcache.LoadLockedReq_accesses::switch_cpus5.data         8043                       # number of LoadLockedReq accesses(hits+misses)
system.cpu5.dcache.LoadLockedReq_accesses::total         8043                       # number of LoadLockedReq accesses(hits+misses)
system.cpu5.dcache.StoreCondReq_accesses::switch_cpus5.data         7983                       # number of StoreCondReq accesses(hits+misses)
system.cpu5.dcache.StoreCondReq_accesses::total         7983                       # number of StoreCondReq accesses(hits+misses)
system.cpu5.dcache.demand_accesses::switch_cpus5.data     21172677                       # number of demand (read+write) accesses
system.cpu5.dcache.demand_accesses::total     21172677                       # number of demand (read+write) accesses
system.cpu5.dcache.overall_accesses::switch_cpus5.data     21172677                       # number of overall (read+write) accesses
system.cpu5.dcache.overall_accesses::total     21172677                       # number of overall (read+write) accesses
system.cpu5.dcache.ReadReq_miss_rate::switch_cpus5.data     0.010365                       # miss rate for ReadReq accesses
system.cpu5.dcache.ReadReq_miss_rate::total     0.010365                       # miss rate for ReadReq accesses
system.cpu5.dcache.WriteReq_miss_rate::switch_cpus5.data     0.000100                       # miss rate for WriteReq accesses
system.cpu5.dcache.WriteReq_miss_rate::total     0.000100                       # miss rate for WriteReq accesses
system.cpu5.dcache.demand_miss_rate::switch_cpus5.data     0.008716                       # miss rate for demand accesses
system.cpu5.dcache.demand_miss_rate::total     0.008716                       # miss rate for demand accesses
system.cpu5.dcache.overall_miss_rate::switch_cpus5.data     0.008716                       # miss rate for overall accesses
system.cpu5.dcache.overall_miss_rate::total     0.008716                       # miss rate for overall accesses
system.cpu5.dcache.ReadReq_avg_miss_latency::switch_cpus5.data 227657.052318                       # average ReadReq miss latency
system.cpu5.dcache.ReadReq_avg_miss_latency::total 227657.052318                       # average ReadReq miss latency
system.cpu5.dcache.WriteReq_avg_miss_latency::switch_cpus5.data 86444.412979                       # average WriteReq miss latency
system.cpu5.dcache.WriteReq_avg_miss_latency::total 86444.412979                       # average WriteReq miss latency
system.cpu5.dcache.demand_avg_miss_latency::switch_cpus5.data 227397.646089                       # average overall miss latency
system.cpu5.dcache.demand_avg_miss_latency::total 227397.646089                       # average overall miss latency
system.cpu5.dcache.overall_avg_miss_latency::switch_cpus5.data 227397.646089                       # average overall miss latency
system.cpu5.dcache.overall_avg_miss_latency::total 227397.646089                       # average overall miss latency
system.cpu5.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu5.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu5.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu5.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu5.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu5.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu5.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu5.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu5.dcache.writebacks::writebacks         6884                       # number of writebacks
system.cpu5.dcache.writebacks::total             6884                       # number of writebacks
system.cpu5.dcache.ReadReq_mshr_hits::switch_cpus5.data       130676                       # number of ReadReq MSHR hits
system.cpu5.dcache.ReadReq_mshr_hits::total       130676                       # number of ReadReq MSHR hits
system.cpu5.dcache.WriteReq_mshr_hits::switch_cpus5.data          268                       # number of WriteReq MSHR hits
system.cpu5.dcache.WriteReq_mshr_hits::total          268                       # number of WriteReq MSHR hits
system.cpu5.dcache.demand_mshr_hits::switch_cpus5.data       130944                       # number of demand (read+write) MSHR hits
system.cpu5.dcache.demand_mshr_hits::total       130944                       # number of demand (read+write) MSHR hits
system.cpu5.dcache.overall_mshr_hits::switch_cpus5.data       130944                       # number of overall MSHR hits
system.cpu5.dcache.overall_mshr_hits::total       130944                       # number of overall MSHR hits
system.cpu5.dcache.ReadReq_mshr_misses::switch_cpus5.data        53526                       # number of ReadReq MSHR misses
system.cpu5.dcache.ReadReq_mshr_misses::total        53526                       # number of ReadReq MSHR misses
system.cpu5.dcache.WriteReq_mshr_misses::switch_cpus5.data           71                       # number of WriteReq MSHR misses
system.cpu5.dcache.WriteReq_mshr_misses::total           71                       # number of WriteReq MSHR misses
system.cpu5.dcache.demand_mshr_misses::switch_cpus5.data        53597                       # number of demand (read+write) MSHR misses
system.cpu5.dcache.demand_mshr_misses::total        53597                       # number of demand (read+write) MSHR misses
system.cpu5.dcache.overall_mshr_misses::switch_cpus5.data        53597                       # number of overall MSHR misses
system.cpu5.dcache.overall_mshr_misses::total        53597                       # number of overall MSHR misses
system.cpu5.dcache.ReadReq_mshr_miss_latency::switch_cpus5.data   8873994856                       # number of ReadReq MSHR miss cycles
system.cpu5.dcache.ReadReq_mshr_miss_latency::total   8873994856                       # number of ReadReq MSHR miss cycles
system.cpu5.dcache.WriteReq_mshr_miss_latency::switch_cpus5.data      4613952                       # number of WriteReq MSHR miss cycles
system.cpu5.dcache.WriteReq_mshr_miss_latency::total      4613952                       # number of WriteReq MSHR miss cycles
system.cpu5.dcache.demand_mshr_miss_latency::switch_cpus5.data   8878608808                       # number of demand (read+write) MSHR miss cycles
system.cpu5.dcache.demand_mshr_miss_latency::total   8878608808                       # number of demand (read+write) MSHR miss cycles
system.cpu5.dcache.overall_mshr_miss_latency::switch_cpus5.data   8878608808                       # number of overall MSHR miss cycles
system.cpu5.dcache.overall_mshr_miss_latency::total   8878608808                       # number of overall MSHR miss cycles
system.cpu5.dcache.ReadReq_mshr_miss_rate::switch_cpus5.data     0.003012                       # mshr miss rate for ReadReq accesses
system.cpu5.dcache.ReadReq_mshr_miss_rate::total     0.003012                       # mshr miss rate for ReadReq accesses
system.cpu5.dcache.WriteReq_mshr_miss_rate::switch_cpus5.data     0.000021                       # mshr miss rate for WriteReq accesses
system.cpu5.dcache.WriteReq_mshr_miss_rate::total     0.000021                       # mshr miss rate for WriteReq accesses
system.cpu5.dcache.demand_mshr_miss_rate::switch_cpus5.data     0.002531                       # mshr miss rate for demand accesses
system.cpu5.dcache.demand_mshr_miss_rate::total     0.002531                       # mshr miss rate for demand accesses
system.cpu5.dcache.overall_mshr_miss_rate::switch_cpus5.data     0.002531                       # mshr miss rate for overall accesses
system.cpu5.dcache.overall_mshr_miss_rate::total     0.002531                       # mshr miss rate for overall accesses
system.cpu5.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus5.data 165788.492620                       # average ReadReq mshr miss latency
system.cpu5.dcache.ReadReq_avg_mshr_miss_latency::total 165788.492620                       # average ReadReq mshr miss latency
system.cpu5.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus5.data 64985.239437                       # average WriteReq mshr miss latency
system.cpu5.dcache.WriteReq_avg_mshr_miss_latency::total 64985.239437                       # average WriteReq mshr miss latency
system.cpu5.dcache.demand_avg_mshr_miss_latency::switch_cpus5.data 165654.958449                       # average overall mshr miss latency
system.cpu5.dcache.demand_avg_mshr_miss_latency::total 165654.958449                       # average overall mshr miss latency
system.cpu5.dcache.overall_avg_mshr_miss_latency::switch_cpus5.data 165654.958449                       # average overall mshr miss latency
system.cpu5.dcache.overall_avg_mshr_miss_latency::total 165654.958449                       # average overall mshr miss latency
system.cpu5.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu6.dtb.inst_hits                           0                       # ITB inst hits
system.cpu6.dtb.inst_misses                         0                       # ITB inst misses
system.cpu6.dtb.read_hits                           0                       # DTB read hits
system.cpu6.dtb.read_misses                         0                       # DTB read misses
system.cpu6.dtb.write_hits                          0                       # DTB write hits
system.cpu6.dtb.write_misses                        0                       # DTB write misses
system.cpu6.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu6.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu6.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu6.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu6.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu6.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu6.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu6.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu6.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu6.dtb.read_accesses                       0                       # DTB read accesses
system.cpu6.dtb.write_accesses                      0                       # DTB write accesses
system.cpu6.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu6.dtb.hits                                0                       # DTB hits
system.cpu6.dtb.misses                              0                       # DTB misses
system.cpu6.dtb.accesses                            0                       # DTB accesses
system.cpu6.itb.inst_hits                           0                       # ITB inst hits
system.cpu6.itb.inst_misses                         0                       # ITB inst misses
system.cpu6.itb.read_hits                           0                       # DTB read hits
system.cpu6.itb.read_misses                         0                       # DTB read misses
system.cpu6.itb.write_hits                          0                       # DTB write hits
system.cpu6.itb.write_misses                        0                       # DTB write misses
system.cpu6.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu6.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu6.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu6.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu6.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu6.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu6.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu6.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu6.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu6.itb.read_accesses                       0                       # DTB read accesses
system.cpu6.itb.write_accesses                      0                       # DTB write accesses
system.cpu6.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu6.itb.hits                                0                       # DTB hits
system.cpu6.itb.misses                              0                       # DTB misses
system.cpu6.itb.accesses                            0                       # DTB accesses
system.cpu6.numCycles                               0                       # number of cpu cycles simulated
system.cpu6.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu6.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu6.committedInsts                          0                       # Number of instructions committed
system.cpu6.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu6.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu6.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu6.num_func_calls                          0                       # number of times a function call or return occured
system.cpu6.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu6.num_int_insts                           0                       # number of integer instructions
system.cpu6.num_fp_insts                            0                       # number of float instructions
system.cpu6.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu6.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu6.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu6.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu6.num_mem_refs                            0                       # number of memory refs
system.cpu6.num_load_insts                          0                       # Number of load instructions
system.cpu6.num_store_insts                         0                       # Number of store instructions
system.cpu6.num_idle_cycles                         0                       # Number of idle cycles
system.cpu6.num_busy_cycles                         0                       # Number of busy cycles
system.cpu6.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu6.idle_fraction                           0                       # Percentage of idle cycles
system.cpu6.icache.replacements                     0                       # number of replacements
system.cpu6.icache.tagsinuse               493.195932                       # Cycle average of tags in use
system.cpu6.icache.total_refs              1015427590                       # Total number of references to valid blocks.
system.cpu6.icache.sampled_refs                   494                       # Sample count of references to valid blocks.
system.cpu6.icache.avg_refs              2055521.437247                       # Average number of references to valid blocks.
system.cpu6.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu6.icache.occ_blocks::switch_cpus6.inst    38.195932                       # Average occupied blocks per requestor
system.cpu6.icache.occ_blocks::cpu6.inst          455                       # Average occupied blocks per requestor
system.cpu6.icache.occ_percent::switch_cpus6.inst     0.061211                       # Average percentage of cache occupancy
system.cpu6.icache.occ_percent::cpu6.inst     0.729167                       # Average percentage of cache occupancy
system.cpu6.icache.occ_percent::total        0.790378                       # Average percentage of cache occupancy
system.cpu6.icache.ReadReq_hits::switch_cpus6.inst     12328150                       # number of ReadReq hits
system.cpu6.icache.ReadReq_hits::total       12328150                       # number of ReadReq hits
system.cpu6.icache.demand_hits::switch_cpus6.inst     12328150                       # number of demand (read+write) hits
system.cpu6.icache.demand_hits::total        12328150                       # number of demand (read+write) hits
system.cpu6.icache.overall_hits::switch_cpus6.inst     12328150                       # number of overall hits
system.cpu6.icache.overall_hits::total       12328150                       # number of overall hits
system.cpu6.icache.ReadReq_misses::switch_cpus6.inst           54                       # number of ReadReq misses
system.cpu6.icache.ReadReq_misses::total           54                       # number of ReadReq misses
system.cpu6.icache.demand_misses::switch_cpus6.inst           54                       # number of demand (read+write) misses
system.cpu6.icache.demand_misses::total            54                       # number of demand (read+write) misses
system.cpu6.icache.overall_misses::switch_cpus6.inst           54                       # number of overall misses
system.cpu6.icache.overall_misses::total           54                       # number of overall misses
system.cpu6.icache.ReadReq_miss_latency::switch_cpus6.inst     63901750                       # number of ReadReq miss cycles
system.cpu6.icache.ReadReq_miss_latency::total     63901750                       # number of ReadReq miss cycles
system.cpu6.icache.demand_miss_latency::switch_cpus6.inst     63901750                       # number of demand (read+write) miss cycles
system.cpu6.icache.demand_miss_latency::total     63901750                       # number of demand (read+write) miss cycles
system.cpu6.icache.overall_miss_latency::switch_cpus6.inst     63901750                       # number of overall miss cycles
system.cpu6.icache.overall_miss_latency::total     63901750                       # number of overall miss cycles
system.cpu6.icache.ReadReq_accesses::switch_cpus6.inst     12328204                       # number of ReadReq accesses(hits+misses)
system.cpu6.icache.ReadReq_accesses::total     12328204                       # number of ReadReq accesses(hits+misses)
system.cpu6.icache.demand_accesses::switch_cpus6.inst     12328204                       # number of demand (read+write) accesses
system.cpu6.icache.demand_accesses::total     12328204                       # number of demand (read+write) accesses
system.cpu6.icache.overall_accesses::switch_cpus6.inst     12328204                       # number of overall (read+write) accesses
system.cpu6.icache.overall_accesses::total     12328204                       # number of overall (read+write) accesses
system.cpu6.icache.ReadReq_miss_rate::switch_cpus6.inst     0.000004                       # miss rate for ReadReq accesses
system.cpu6.icache.ReadReq_miss_rate::total     0.000004                       # miss rate for ReadReq accesses
system.cpu6.icache.demand_miss_rate::switch_cpus6.inst     0.000004                       # miss rate for demand accesses
system.cpu6.icache.demand_miss_rate::total     0.000004                       # miss rate for demand accesses
system.cpu6.icache.overall_miss_rate::switch_cpus6.inst     0.000004                       # miss rate for overall accesses
system.cpu6.icache.overall_miss_rate::total     0.000004                       # miss rate for overall accesses
system.cpu6.icache.ReadReq_avg_miss_latency::switch_cpus6.inst 1183365.740741                       # average ReadReq miss latency
system.cpu6.icache.ReadReq_avg_miss_latency::total 1183365.740741                       # average ReadReq miss latency
system.cpu6.icache.demand_avg_miss_latency::switch_cpus6.inst 1183365.740741                       # average overall miss latency
system.cpu6.icache.demand_avg_miss_latency::total 1183365.740741                       # average overall miss latency
system.cpu6.icache.overall_avg_miss_latency::switch_cpus6.inst 1183365.740741                       # average overall miss latency
system.cpu6.icache.overall_avg_miss_latency::total 1183365.740741                       # average overall miss latency
system.cpu6.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu6.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu6.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu6.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu6.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu6.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu6.icache.fast_writes                      0                       # number of fast writes performed
system.cpu6.icache.cache_copies                     0                       # number of cache copies performed
system.cpu6.icache.ReadReq_mshr_hits::switch_cpus6.inst           15                       # number of ReadReq MSHR hits
system.cpu6.icache.ReadReq_mshr_hits::total           15                       # number of ReadReq MSHR hits
system.cpu6.icache.demand_mshr_hits::switch_cpus6.inst           15                       # number of demand (read+write) MSHR hits
system.cpu6.icache.demand_mshr_hits::total           15                       # number of demand (read+write) MSHR hits
system.cpu6.icache.overall_mshr_hits::switch_cpus6.inst           15                       # number of overall MSHR hits
system.cpu6.icache.overall_mshr_hits::total           15                       # number of overall MSHR hits
system.cpu6.icache.ReadReq_mshr_misses::switch_cpus6.inst           39                       # number of ReadReq MSHR misses
system.cpu6.icache.ReadReq_mshr_misses::total           39                       # number of ReadReq MSHR misses
system.cpu6.icache.demand_mshr_misses::switch_cpus6.inst           39                       # number of demand (read+write) MSHR misses
system.cpu6.icache.demand_mshr_misses::total           39                       # number of demand (read+write) MSHR misses
system.cpu6.icache.overall_mshr_misses::switch_cpus6.inst           39                       # number of overall MSHR misses
system.cpu6.icache.overall_mshr_misses::total           39                       # number of overall MSHR misses
system.cpu6.icache.ReadReq_mshr_miss_latency::switch_cpus6.inst     42778644                       # number of ReadReq MSHR miss cycles
system.cpu6.icache.ReadReq_mshr_miss_latency::total     42778644                       # number of ReadReq MSHR miss cycles
system.cpu6.icache.demand_mshr_miss_latency::switch_cpus6.inst     42778644                       # number of demand (read+write) MSHR miss cycles
system.cpu6.icache.demand_mshr_miss_latency::total     42778644                       # number of demand (read+write) MSHR miss cycles
system.cpu6.icache.overall_mshr_miss_latency::switch_cpus6.inst     42778644                       # number of overall MSHR miss cycles
system.cpu6.icache.overall_mshr_miss_latency::total     42778644                       # number of overall MSHR miss cycles
system.cpu6.icache.ReadReq_mshr_miss_rate::switch_cpus6.inst     0.000003                       # mshr miss rate for ReadReq accesses
system.cpu6.icache.ReadReq_mshr_miss_rate::total     0.000003                       # mshr miss rate for ReadReq accesses
system.cpu6.icache.demand_mshr_miss_rate::switch_cpus6.inst     0.000003                       # mshr miss rate for demand accesses
system.cpu6.icache.demand_mshr_miss_rate::total     0.000003                       # mshr miss rate for demand accesses
system.cpu6.icache.overall_mshr_miss_rate::switch_cpus6.inst     0.000003                       # mshr miss rate for overall accesses
system.cpu6.icache.overall_mshr_miss_rate::total     0.000003                       # mshr miss rate for overall accesses
system.cpu6.icache.ReadReq_avg_mshr_miss_latency::switch_cpus6.inst 1096888.307692                       # average ReadReq mshr miss latency
system.cpu6.icache.ReadReq_avg_mshr_miss_latency::total 1096888.307692                       # average ReadReq mshr miss latency
system.cpu6.icache.demand_avg_mshr_miss_latency::switch_cpus6.inst 1096888.307692                       # average overall mshr miss latency
system.cpu6.icache.demand_avg_mshr_miss_latency::total 1096888.307692                       # average overall mshr miss latency
system.cpu6.icache.overall_avg_mshr_miss_latency::switch_cpus6.inst 1096888.307692                       # average overall mshr miss latency
system.cpu6.icache.overall_avg_mshr_miss_latency::total 1096888.307692                       # average overall mshr miss latency
system.cpu6.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu6.dcache.replacements                 36444                       # number of replacements
system.cpu6.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu6.dcache.total_refs               164412172                       # Total number of references to valid blocks.
system.cpu6.dcache.sampled_refs                 36700                       # Sample count of references to valid blocks.
system.cpu6.dcache.avg_refs               4479.895695                       # Average number of references to valid blocks.
system.cpu6.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu6.dcache.occ_blocks::switch_cpus6.data   233.440510                       # Average occupied blocks per requestor
system.cpu6.dcache.occ_blocks::cpu6.data    22.559490                       # Average occupied blocks per requestor
system.cpu6.dcache.occ_percent::switch_cpus6.data     0.911877                       # Average percentage of cache occupancy
system.cpu6.dcache.occ_percent::cpu6.data     0.088123                       # Average percentage of cache occupancy
system.cpu6.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu6.dcache.ReadReq_hits::switch_cpus6.data      9833044                       # number of ReadReq hits
system.cpu6.dcache.ReadReq_hits::total        9833044                       # number of ReadReq hits
system.cpu6.dcache.WriteReq_hits::switch_cpus6.data      7305628                       # number of WriteReq hits
system.cpu6.dcache.WriteReq_hits::total       7305628                       # number of WriteReq hits
system.cpu6.dcache.LoadLockedReq_hits::switch_cpus6.data        19650                       # number of LoadLockedReq hits
system.cpu6.dcache.LoadLockedReq_hits::total        19650                       # number of LoadLockedReq hits
system.cpu6.dcache.StoreCondReq_hits::switch_cpus6.data        17769                       # number of StoreCondReq hits
system.cpu6.dcache.StoreCondReq_hits::total        17769                       # number of StoreCondReq hits
system.cpu6.dcache.demand_hits::switch_cpus6.data     17138672                       # number of demand (read+write) hits
system.cpu6.dcache.demand_hits::total        17138672                       # number of demand (read+write) hits
system.cpu6.dcache.overall_hits::switch_cpus6.data     17138672                       # number of overall hits
system.cpu6.dcache.overall_hits::total       17138672                       # number of overall hits
system.cpu6.dcache.ReadReq_misses::switch_cpus6.data        93648                       # number of ReadReq misses
system.cpu6.dcache.ReadReq_misses::total        93648                       # number of ReadReq misses
system.cpu6.dcache.WriteReq_misses::switch_cpus6.data         2110                       # number of WriteReq misses
system.cpu6.dcache.WriteReq_misses::total         2110                       # number of WriteReq misses
system.cpu6.dcache.demand_misses::switch_cpus6.data        95758                       # number of demand (read+write) misses
system.cpu6.dcache.demand_misses::total         95758                       # number of demand (read+write) misses
system.cpu6.dcache.overall_misses::switch_cpus6.data        95758                       # number of overall misses
system.cpu6.dcache.overall_misses::total        95758                       # number of overall misses
system.cpu6.dcache.ReadReq_miss_latency::switch_cpus6.data  12896603672                       # number of ReadReq miss cycles
system.cpu6.dcache.ReadReq_miss_latency::total  12896603672                       # number of ReadReq miss cycles
system.cpu6.dcache.WriteReq_miss_latency::switch_cpus6.data    135571205                       # number of WriteReq miss cycles
system.cpu6.dcache.WriteReq_miss_latency::total    135571205                       # number of WriteReq miss cycles
system.cpu6.dcache.demand_miss_latency::switch_cpus6.data  13032174877                       # number of demand (read+write) miss cycles
system.cpu6.dcache.demand_miss_latency::total  13032174877                       # number of demand (read+write) miss cycles
system.cpu6.dcache.overall_miss_latency::switch_cpus6.data  13032174877                       # number of overall miss cycles
system.cpu6.dcache.overall_miss_latency::total  13032174877                       # number of overall miss cycles
system.cpu6.dcache.ReadReq_accesses::switch_cpus6.data      9926692                       # number of ReadReq accesses(hits+misses)
system.cpu6.dcache.ReadReq_accesses::total      9926692                       # number of ReadReq accesses(hits+misses)
system.cpu6.dcache.WriteReq_accesses::switch_cpus6.data      7307738                       # number of WriteReq accesses(hits+misses)
system.cpu6.dcache.WriteReq_accesses::total      7307738                       # number of WriteReq accesses(hits+misses)
system.cpu6.dcache.LoadLockedReq_accesses::switch_cpus6.data        19650                       # number of LoadLockedReq accesses(hits+misses)
system.cpu6.dcache.LoadLockedReq_accesses::total        19650                       # number of LoadLockedReq accesses(hits+misses)
system.cpu6.dcache.StoreCondReq_accesses::switch_cpus6.data        17769                       # number of StoreCondReq accesses(hits+misses)
system.cpu6.dcache.StoreCondReq_accesses::total        17769                       # number of StoreCondReq accesses(hits+misses)
system.cpu6.dcache.demand_accesses::switch_cpus6.data     17234430                       # number of demand (read+write) accesses
system.cpu6.dcache.demand_accesses::total     17234430                       # number of demand (read+write) accesses
system.cpu6.dcache.overall_accesses::switch_cpus6.data     17234430                       # number of overall (read+write) accesses
system.cpu6.dcache.overall_accesses::total     17234430                       # number of overall (read+write) accesses
system.cpu6.dcache.ReadReq_miss_rate::switch_cpus6.data     0.009434                       # miss rate for ReadReq accesses
system.cpu6.dcache.ReadReq_miss_rate::total     0.009434                       # miss rate for ReadReq accesses
system.cpu6.dcache.WriteReq_miss_rate::switch_cpus6.data     0.000289                       # miss rate for WriteReq accesses
system.cpu6.dcache.WriteReq_miss_rate::total     0.000289                       # miss rate for WriteReq accesses
system.cpu6.dcache.demand_miss_rate::switch_cpus6.data     0.005556                       # miss rate for demand accesses
system.cpu6.dcache.demand_miss_rate::total     0.005556                       # miss rate for demand accesses
system.cpu6.dcache.overall_miss_rate::switch_cpus6.data     0.005556                       # miss rate for overall accesses
system.cpu6.dcache.overall_miss_rate::total     0.005556                       # miss rate for overall accesses
system.cpu6.dcache.ReadReq_avg_miss_latency::switch_cpus6.data 137713.604903                       # average ReadReq miss latency
system.cpu6.dcache.ReadReq_avg_miss_latency::total 137713.604903                       # average ReadReq miss latency
system.cpu6.dcache.WriteReq_avg_miss_latency::switch_cpus6.data 64251.755924                       # average WriteReq miss latency
system.cpu6.dcache.WriteReq_avg_miss_latency::total 64251.755924                       # average WriteReq miss latency
system.cpu6.dcache.demand_avg_miss_latency::switch_cpus6.data 136094.894181                       # average overall miss latency
system.cpu6.dcache.demand_avg_miss_latency::total 136094.894181                       # average overall miss latency
system.cpu6.dcache.overall_avg_miss_latency::switch_cpus6.data 136094.894181                       # average overall miss latency
system.cpu6.dcache.overall_avg_miss_latency::total 136094.894181                       # average overall miss latency
system.cpu6.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu6.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu6.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu6.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu6.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu6.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu6.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu6.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu6.dcache.writebacks::writebacks         9528                       # number of writebacks
system.cpu6.dcache.writebacks::total             9528                       # number of writebacks
system.cpu6.dcache.ReadReq_mshr_hits::switch_cpus6.data        57411                       # number of ReadReq MSHR hits
system.cpu6.dcache.ReadReq_mshr_hits::total        57411                       # number of ReadReq MSHR hits
system.cpu6.dcache.WriteReq_mshr_hits::switch_cpus6.data         1903                       # number of WriteReq MSHR hits
system.cpu6.dcache.WriteReq_mshr_hits::total         1903                       # number of WriteReq MSHR hits
system.cpu6.dcache.demand_mshr_hits::switch_cpus6.data        59314                       # number of demand (read+write) MSHR hits
system.cpu6.dcache.demand_mshr_hits::total        59314                       # number of demand (read+write) MSHR hits
system.cpu6.dcache.overall_mshr_hits::switch_cpus6.data        59314                       # number of overall MSHR hits
system.cpu6.dcache.overall_mshr_hits::total        59314                       # number of overall MSHR hits
system.cpu6.dcache.ReadReq_mshr_misses::switch_cpus6.data        36237                       # number of ReadReq MSHR misses
system.cpu6.dcache.ReadReq_mshr_misses::total        36237                       # number of ReadReq MSHR misses
system.cpu6.dcache.WriteReq_mshr_misses::switch_cpus6.data          207                       # number of WriteReq MSHR misses
system.cpu6.dcache.WriteReq_mshr_misses::total          207                       # number of WriteReq MSHR misses
system.cpu6.dcache.demand_mshr_misses::switch_cpus6.data        36444                       # number of demand (read+write) MSHR misses
system.cpu6.dcache.demand_mshr_misses::total        36444                       # number of demand (read+write) MSHR misses
system.cpu6.dcache.overall_mshr_misses::switch_cpus6.data        36444                       # number of overall MSHR misses
system.cpu6.dcache.overall_mshr_misses::total        36444                       # number of overall MSHR misses
system.cpu6.dcache.ReadReq_mshr_miss_latency::switch_cpus6.data   4904629427                       # number of ReadReq MSHR miss cycles
system.cpu6.dcache.ReadReq_mshr_miss_latency::total   4904629427                       # number of ReadReq MSHR miss cycles
system.cpu6.dcache.WriteReq_mshr_miss_latency::switch_cpus6.data     15084360                       # number of WriteReq MSHR miss cycles
system.cpu6.dcache.WriteReq_mshr_miss_latency::total     15084360                       # number of WriteReq MSHR miss cycles
system.cpu6.dcache.demand_mshr_miss_latency::switch_cpus6.data   4919713787                       # number of demand (read+write) MSHR miss cycles
system.cpu6.dcache.demand_mshr_miss_latency::total   4919713787                       # number of demand (read+write) MSHR miss cycles
system.cpu6.dcache.overall_mshr_miss_latency::switch_cpus6.data   4919713787                       # number of overall MSHR miss cycles
system.cpu6.dcache.overall_mshr_miss_latency::total   4919713787                       # number of overall MSHR miss cycles
system.cpu6.dcache.ReadReq_mshr_miss_rate::switch_cpus6.data     0.003650                       # mshr miss rate for ReadReq accesses
system.cpu6.dcache.ReadReq_mshr_miss_rate::total     0.003650                       # mshr miss rate for ReadReq accesses
system.cpu6.dcache.WriteReq_mshr_miss_rate::switch_cpus6.data     0.000028                       # mshr miss rate for WriteReq accesses
system.cpu6.dcache.WriteReq_mshr_miss_rate::total     0.000028                       # mshr miss rate for WriteReq accesses
system.cpu6.dcache.demand_mshr_miss_rate::switch_cpus6.data     0.002115                       # mshr miss rate for demand accesses
system.cpu6.dcache.demand_mshr_miss_rate::total     0.002115                       # mshr miss rate for demand accesses
system.cpu6.dcache.overall_mshr_miss_rate::switch_cpus6.data     0.002115                       # mshr miss rate for overall accesses
system.cpu6.dcache.overall_mshr_miss_rate::total     0.002115                       # mshr miss rate for overall accesses
system.cpu6.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus6.data 135348.660954                       # average ReadReq mshr miss latency
system.cpu6.dcache.ReadReq_avg_mshr_miss_latency::total 135348.660954                       # average ReadReq mshr miss latency
system.cpu6.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus6.data 72871.304348                       # average WriteReq mshr miss latency
system.cpu6.dcache.WriteReq_avg_mshr_miss_latency::total 72871.304348                       # average WriteReq mshr miss latency
system.cpu6.dcache.demand_avg_mshr_miss_latency::switch_cpus6.data 134993.792860                       # average overall mshr miss latency
system.cpu6.dcache.demand_avg_mshr_miss_latency::total 134993.792860                       # average overall mshr miss latency
system.cpu6.dcache.overall_avg_mshr_miss_latency::switch_cpus6.data 134993.792860                       # average overall mshr miss latency
system.cpu6.dcache.overall_avg_mshr_miss_latency::total 134993.792860                       # average overall mshr miss latency
system.cpu6.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu7.dtb.inst_hits                           0                       # ITB inst hits
system.cpu7.dtb.inst_misses                         0                       # ITB inst misses
system.cpu7.dtb.read_hits                           0                       # DTB read hits
system.cpu7.dtb.read_misses                         0                       # DTB read misses
system.cpu7.dtb.write_hits                          0                       # DTB write hits
system.cpu7.dtb.write_misses                        0                       # DTB write misses
system.cpu7.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu7.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu7.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu7.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu7.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu7.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu7.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu7.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu7.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu7.dtb.read_accesses                       0                       # DTB read accesses
system.cpu7.dtb.write_accesses                      0                       # DTB write accesses
system.cpu7.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu7.dtb.hits                                0                       # DTB hits
system.cpu7.dtb.misses                              0                       # DTB misses
system.cpu7.dtb.accesses                            0                       # DTB accesses
system.cpu7.itb.inst_hits                           0                       # ITB inst hits
system.cpu7.itb.inst_misses                         0                       # ITB inst misses
system.cpu7.itb.read_hits                           0                       # DTB read hits
system.cpu7.itb.read_misses                         0                       # DTB read misses
system.cpu7.itb.write_hits                          0                       # DTB write hits
system.cpu7.itb.write_misses                        0                       # DTB write misses
system.cpu7.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu7.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu7.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu7.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu7.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu7.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu7.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu7.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu7.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu7.itb.read_accesses                       0                       # DTB read accesses
system.cpu7.itb.write_accesses                      0                       # DTB write accesses
system.cpu7.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu7.itb.hits                                0                       # DTB hits
system.cpu7.itb.misses                              0                       # DTB misses
system.cpu7.itb.accesses                            0                       # DTB accesses
system.cpu7.numCycles                               0                       # number of cpu cycles simulated
system.cpu7.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu7.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu7.committedInsts                          0                       # Number of instructions committed
system.cpu7.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu7.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu7.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu7.num_func_calls                          0                       # number of times a function call or return occured
system.cpu7.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu7.num_int_insts                           0                       # number of integer instructions
system.cpu7.num_fp_insts                            0                       # number of float instructions
system.cpu7.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu7.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu7.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu7.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu7.num_mem_refs                            0                       # number of memory refs
system.cpu7.num_load_insts                          0                       # Number of load instructions
system.cpu7.num_store_insts                         0                       # Number of store instructions
system.cpu7.num_idle_cycles                         0                       # Number of idle cycles
system.cpu7.num_busy_cycles                         0                       # Number of busy cycles
system.cpu7.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu7.idle_fraction                           0                       # Percentage of idle cycles
system.cpu7.icache.replacements                     1                       # number of replacements
system.cpu7.icache.tagsinuse               530.964664                       # Cycle average of tags in use
system.cpu7.icache.total_refs              1017544523                       # Total number of references to valid blocks.
system.cpu7.icache.sampled_refs                   533                       # Sample count of references to valid blocks.
system.cpu7.icache.avg_refs              1909089.161351                       # Average number of references to valid blocks.
system.cpu7.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu7.icache.occ_blocks::switch_cpus7.inst    41.898446                       # Average occupied blocks per requestor
system.cpu7.icache.occ_blocks::cpu7.inst   489.066217                       # Average occupied blocks per requestor
system.cpu7.icache.occ_percent::switch_cpus7.inst     0.067145                       # Average percentage of cache occupancy
system.cpu7.icache.occ_percent::cpu7.inst     0.783760                       # Average percentage of cache occupancy
system.cpu7.icache.occ_percent::total        0.850905                       # Average percentage of cache occupancy
system.cpu7.icache.ReadReq_hits::switch_cpus7.inst     11769198                       # number of ReadReq hits
system.cpu7.icache.ReadReq_hits::total       11769198                       # number of ReadReq hits
system.cpu7.icache.demand_hits::switch_cpus7.inst     11769198                       # number of demand (read+write) hits
system.cpu7.icache.demand_hits::total        11769198                       # number of demand (read+write) hits
system.cpu7.icache.overall_hits::switch_cpus7.inst     11769198                       # number of overall hits
system.cpu7.icache.overall_hits::total       11769198                       # number of overall hits
system.cpu7.icache.ReadReq_misses::switch_cpus7.inst           60                       # number of ReadReq misses
system.cpu7.icache.ReadReq_misses::total           60                       # number of ReadReq misses
system.cpu7.icache.demand_misses::switch_cpus7.inst           60                       # number of demand (read+write) misses
system.cpu7.icache.demand_misses::total            60                       # number of demand (read+write) misses
system.cpu7.icache.overall_misses::switch_cpus7.inst           60                       # number of overall misses
system.cpu7.icache.overall_misses::total           60                       # number of overall misses
system.cpu7.icache.ReadReq_miss_latency::switch_cpus7.inst     51008081                       # number of ReadReq miss cycles
system.cpu7.icache.ReadReq_miss_latency::total     51008081                       # number of ReadReq miss cycles
system.cpu7.icache.demand_miss_latency::switch_cpus7.inst     51008081                       # number of demand (read+write) miss cycles
system.cpu7.icache.demand_miss_latency::total     51008081                       # number of demand (read+write) miss cycles
system.cpu7.icache.overall_miss_latency::switch_cpus7.inst     51008081                       # number of overall miss cycles
system.cpu7.icache.overall_miss_latency::total     51008081                       # number of overall miss cycles
system.cpu7.icache.ReadReq_accesses::switch_cpus7.inst     11769258                       # number of ReadReq accesses(hits+misses)
system.cpu7.icache.ReadReq_accesses::total     11769258                       # number of ReadReq accesses(hits+misses)
system.cpu7.icache.demand_accesses::switch_cpus7.inst     11769258                       # number of demand (read+write) accesses
system.cpu7.icache.demand_accesses::total     11769258                       # number of demand (read+write) accesses
system.cpu7.icache.overall_accesses::switch_cpus7.inst     11769258                       # number of overall (read+write) accesses
system.cpu7.icache.overall_accesses::total     11769258                       # number of overall (read+write) accesses
system.cpu7.icache.ReadReq_miss_rate::switch_cpus7.inst     0.000005                       # miss rate for ReadReq accesses
system.cpu7.icache.ReadReq_miss_rate::total     0.000005                       # miss rate for ReadReq accesses
system.cpu7.icache.demand_miss_rate::switch_cpus7.inst     0.000005                       # miss rate for demand accesses
system.cpu7.icache.demand_miss_rate::total     0.000005                       # miss rate for demand accesses
system.cpu7.icache.overall_miss_rate::switch_cpus7.inst     0.000005                       # miss rate for overall accesses
system.cpu7.icache.overall_miss_rate::total     0.000005                       # miss rate for overall accesses
system.cpu7.icache.ReadReq_avg_miss_latency::switch_cpus7.inst 850134.683333                       # average ReadReq miss latency
system.cpu7.icache.ReadReq_avg_miss_latency::total 850134.683333                       # average ReadReq miss latency
system.cpu7.icache.demand_avg_miss_latency::switch_cpus7.inst 850134.683333                       # average overall miss latency
system.cpu7.icache.demand_avg_miss_latency::total 850134.683333                       # average overall miss latency
system.cpu7.icache.overall_avg_miss_latency::switch_cpus7.inst 850134.683333                       # average overall miss latency
system.cpu7.icache.overall_avg_miss_latency::total 850134.683333                       # average overall miss latency
system.cpu7.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu7.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu7.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu7.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu7.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu7.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu7.icache.fast_writes                      0                       # number of fast writes performed
system.cpu7.icache.cache_copies                     0                       # number of cache copies performed
system.cpu7.icache.ReadReq_mshr_hits::switch_cpus7.inst           17                       # number of ReadReq MSHR hits
system.cpu7.icache.ReadReq_mshr_hits::total           17                       # number of ReadReq MSHR hits
system.cpu7.icache.demand_mshr_hits::switch_cpus7.inst           17                       # number of demand (read+write) MSHR hits
system.cpu7.icache.demand_mshr_hits::total           17                       # number of demand (read+write) MSHR hits
system.cpu7.icache.overall_mshr_hits::switch_cpus7.inst           17                       # number of overall MSHR hits
system.cpu7.icache.overall_mshr_hits::total           17                       # number of overall MSHR hits
system.cpu7.icache.ReadReq_mshr_misses::switch_cpus7.inst           43                       # number of ReadReq MSHR misses
system.cpu7.icache.ReadReq_mshr_misses::total           43                       # number of ReadReq MSHR misses
system.cpu7.icache.demand_mshr_misses::switch_cpus7.inst           43                       # number of demand (read+write) MSHR misses
system.cpu7.icache.demand_mshr_misses::total           43                       # number of demand (read+write) MSHR misses
system.cpu7.icache.overall_mshr_misses::switch_cpus7.inst           43                       # number of overall MSHR misses
system.cpu7.icache.overall_mshr_misses::total           43                       # number of overall MSHR misses
system.cpu7.icache.ReadReq_mshr_miss_latency::switch_cpus7.inst     41742813                       # number of ReadReq MSHR miss cycles
system.cpu7.icache.ReadReq_mshr_miss_latency::total     41742813                       # number of ReadReq MSHR miss cycles
system.cpu7.icache.demand_mshr_miss_latency::switch_cpus7.inst     41742813                       # number of demand (read+write) MSHR miss cycles
system.cpu7.icache.demand_mshr_miss_latency::total     41742813                       # number of demand (read+write) MSHR miss cycles
system.cpu7.icache.overall_mshr_miss_latency::switch_cpus7.inst     41742813                       # number of overall MSHR miss cycles
system.cpu7.icache.overall_mshr_miss_latency::total     41742813                       # number of overall MSHR miss cycles
system.cpu7.icache.ReadReq_mshr_miss_rate::switch_cpus7.inst     0.000004                       # mshr miss rate for ReadReq accesses
system.cpu7.icache.ReadReq_mshr_miss_rate::total     0.000004                       # mshr miss rate for ReadReq accesses
system.cpu7.icache.demand_mshr_miss_rate::switch_cpus7.inst     0.000004                       # mshr miss rate for demand accesses
system.cpu7.icache.demand_mshr_miss_rate::total     0.000004                       # mshr miss rate for demand accesses
system.cpu7.icache.overall_mshr_miss_rate::switch_cpus7.inst     0.000004                       # mshr miss rate for overall accesses
system.cpu7.icache.overall_mshr_miss_rate::total     0.000004                       # mshr miss rate for overall accesses
system.cpu7.icache.ReadReq_avg_mshr_miss_latency::switch_cpus7.inst 970763.093023                       # average ReadReq mshr miss latency
system.cpu7.icache.ReadReq_avg_mshr_miss_latency::total 970763.093023                       # average ReadReq mshr miss latency
system.cpu7.icache.demand_avg_mshr_miss_latency::switch_cpus7.inst 970763.093023                       # average overall mshr miss latency
system.cpu7.icache.demand_avg_mshr_miss_latency::total 970763.093023                       # average overall mshr miss latency
system.cpu7.icache.overall_avg_mshr_miss_latency::switch_cpus7.inst 970763.093023                       # average overall mshr miss latency
system.cpu7.icache.overall_avg_mshr_miss_latency::total 970763.093023                       # average overall mshr miss latency
system.cpu7.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu7.dcache.replacements                 69344                       # number of replacements
system.cpu7.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu7.dcache.total_refs               180812750                       # Total number of references to valid blocks.
system.cpu7.dcache.sampled_refs                 69600                       # Sample count of references to valid blocks.
system.cpu7.dcache.avg_refs               2597.884339                       # Average number of references to valid blocks.
system.cpu7.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu7.dcache.occ_blocks::switch_cpus7.data   234.128044                       # Average occupied blocks per requestor
system.cpu7.dcache.occ_blocks::cpu7.data    21.871956                       # Average occupied blocks per requestor
system.cpu7.dcache.occ_percent::switch_cpus7.data     0.914563                       # Average percentage of cache occupancy
system.cpu7.dcache.occ_percent::cpu7.data     0.085437                       # Average percentage of cache occupancy
system.cpu7.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu7.dcache.ReadReq_hits::switch_cpus7.data      8157404                       # number of ReadReq hits
system.cpu7.dcache.ReadReq_hits::total        8157404                       # number of ReadReq hits
system.cpu7.dcache.WriteReq_hits::switch_cpus7.data      6758515                       # number of WriteReq hits
system.cpu7.dcache.WriteReq_hits::total       6758515                       # number of WriteReq hits
system.cpu7.dcache.LoadLockedReq_hits::switch_cpus7.data        18831                       # number of LoadLockedReq hits
system.cpu7.dcache.LoadLockedReq_hits::total        18831                       # number of LoadLockedReq hits
system.cpu7.dcache.StoreCondReq_hits::switch_cpus7.data        15768                       # number of StoreCondReq hits
system.cpu7.dcache.StoreCondReq_hits::total        15768                       # number of StoreCondReq hits
system.cpu7.dcache.demand_hits::switch_cpus7.data     14915919                       # number of demand (read+write) hits
system.cpu7.dcache.demand_hits::total        14915919                       # number of demand (read+write) hits
system.cpu7.dcache.overall_hits::switch_cpus7.data     14915919                       # number of overall hits
system.cpu7.dcache.overall_hits::total       14915919                       # number of overall hits
system.cpu7.dcache.ReadReq_misses::switch_cpus7.data       177448                       # number of ReadReq misses
system.cpu7.dcache.ReadReq_misses::total       177448                       # number of ReadReq misses
system.cpu7.dcache.WriteReq_misses::switch_cpus7.data          779                       # number of WriteReq misses
system.cpu7.dcache.WriteReq_misses::total          779                       # number of WriteReq misses
system.cpu7.dcache.demand_misses::switch_cpus7.data       178227                       # number of demand (read+write) misses
system.cpu7.dcache.demand_misses::total        178227                       # number of demand (read+write) misses
system.cpu7.dcache.overall_misses::switch_cpus7.data       178227                       # number of overall misses
system.cpu7.dcache.overall_misses::total       178227                       # number of overall misses
system.cpu7.dcache.ReadReq_miss_latency::switch_cpus7.data  40408491991                       # number of ReadReq miss cycles
system.cpu7.dcache.ReadReq_miss_latency::total  40408491991                       # number of ReadReq miss cycles
system.cpu7.dcache.WriteReq_miss_latency::switch_cpus7.data     67693653                       # number of WriteReq miss cycles
system.cpu7.dcache.WriteReq_miss_latency::total     67693653                       # number of WriteReq miss cycles
system.cpu7.dcache.demand_miss_latency::switch_cpus7.data  40476185644                       # number of demand (read+write) miss cycles
system.cpu7.dcache.demand_miss_latency::total  40476185644                       # number of demand (read+write) miss cycles
system.cpu7.dcache.overall_miss_latency::switch_cpus7.data  40476185644                       # number of overall miss cycles
system.cpu7.dcache.overall_miss_latency::total  40476185644                       # number of overall miss cycles
system.cpu7.dcache.ReadReq_accesses::switch_cpus7.data      8334852                       # number of ReadReq accesses(hits+misses)
system.cpu7.dcache.ReadReq_accesses::total      8334852                       # number of ReadReq accesses(hits+misses)
system.cpu7.dcache.WriteReq_accesses::switch_cpus7.data      6759294                       # number of WriteReq accesses(hits+misses)
system.cpu7.dcache.WriteReq_accesses::total      6759294                       # number of WriteReq accesses(hits+misses)
system.cpu7.dcache.LoadLockedReq_accesses::switch_cpus7.data        18831                       # number of LoadLockedReq accesses(hits+misses)
system.cpu7.dcache.LoadLockedReq_accesses::total        18831                       # number of LoadLockedReq accesses(hits+misses)
system.cpu7.dcache.StoreCondReq_accesses::switch_cpus7.data        15768                       # number of StoreCondReq accesses(hits+misses)
system.cpu7.dcache.StoreCondReq_accesses::total        15768                       # number of StoreCondReq accesses(hits+misses)
system.cpu7.dcache.demand_accesses::switch_cpus7.data     15094146                       # number of demand (read+write) accesses
system.cpu7.dcache.demand_accesses::total     15094146                       # number of demand (read+write) accesses
system.cpu7.dcache.overall_accesses::switch_cpus7.data     15094146                       # number of overall (read+write) accesses
system.cpu7.dcache.overall_accesses::total     15094146                       # number of overall (read+write) accesses
system.cpu7.dcache.ReadReq_miss_rate::switch_cpus7.data     0.021290                       # miss rate for ReadReq accesses
system.cpu7.dcache.ReadReq_miss_rate::total     0.021290                       # miss rate for ReadReq accesses
system.cpu7.dcache.WriteReq_miss_rate::switch_cpus7.data     0.000115                       # miss rate for WriteReq accesses
system.cpu7.dcache.WriteReq_miss_rate::total     0.000115                       # miss rate for WriteReq accesses
system.cpu7.dcache.demand_miss_rate::switch_cpus7.data     0.011808                       # miss rate for demand accesses
system.cpu7.dcache.demand_miss_rate::total     0.011808                       # miss rate for demand accesses
system.cpu7.dcache.overall_miss_rate::switch_cpus7.data     0.011808                       # miss rate for overall accesses
system.cpu7.dcache.overall_miss_rate::total     0.011808                       # miss rate for overall accesses
system.cpu7.dcache.ReadReq_avg_miss_latency::switch_cpus7.data 227720.188399                       # average ReadReq miss latency
system.cpu7.dcache.ReadReq_avg_miss_latency::total 227720.188399                       # average ReadReq miss latency
system.cpu7.dcache.WriteReq_avg_miss_latency::switch_cpus7.data 86898.142490                       # average WriteReq miss latency
system.cpu7.dcache.WriteReq_avg_miss_latency::total 86898.142490                       # average WriteReq miss latency
system.cpu7.dcache.demand_avg_miss_latency::switch_cpus7.data 227104.679111                       # average overall miss latency
system.cpu7.dcache.demand_avg_miss_latency::total 227104.679111                       # average overall miss latency
system.cpu7.dcache.overall_avg_miss_latency::switch_cpus7.data 227104.679111                       # average overall miss latency
system.cpu7.dcache.overall_avg_miss_latency::total 227104.679111                       # average overall miss latency
system.cpu7.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu7.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu7.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu7.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu7.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu7.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu7.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu7.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu7.dcache.writebacks::writebacks        13925                       # number of writebacks
system.cpu7.dcache.writebacks::total            13925                       # number of writebacks
system.cpu7.dcache.ReadReq_mshr_hits::switch_cpus7.data       108233                       # number of ReadReq MSHR hits
system.cpu7.dcache.ReadReq_mshr_hits::total       108233                       # number of ReadReq MSHR hits
system.cpu7.dcache.WriteReq_mshr_hits::switch_cpus7.data          650                       # number of WriteReq MSHR hits
system.cpu7.dcache.WriteReq_mshr_hits::total          650                       # number of WriteReq MSHR hits
system.cpu7.dcache.demand_mshr_hits::switch_cpus7.data       108883                       # number of demand (read+write) MSHR hits
system.cpu7.dcache.demand_mshr_hits::total       108883                       # number of demand (read+write) MSHR hits
system.cpu7.dcache.overall_mshr_hits::switch_cpus7.data       108883                       # number of overall MSHR hits
system.cpu7.dcache.overall_mshr_hits::total       108883                       # number of overall MSHR hits
system.cpu7.dcache.ReadReq_mshr_misses::switch_cpus7.data        69215                       # number of ReadReq MSHR misses
system.cpu7.dcache.ReadReq_mshr_misses::total        69215                       # number of ReadReq MSHR misses
system.cpu7.dcache.WriteReq_mshr_misses::switch_cpus7.data          129                       # number of WriteReq MSHR misses
system.cpu7.dcache.WriteReq_mshr_misses::total          129                       # number of WriteReq MSHR misses
system.cpu7.dcache.demand_mshr_misses::switch_cpus7.data        69344                       # number of demand (read+write) MSHR misses
system.cpu7.dcache.demand_mshr_misses::total        69344                       # number of demand (read+write) MSHR misses
system.cpu7.dcache.overall_mshr_misses::switch_cpus7.data        69344                       # number of overall MSHR misses
system.cpu7.dcache.overall_mshr_misses::total        69344                       # number of overall MSHR misses
system.cpu7.dcache.ReadReq_mshr_miss_latency::switch_cpus7.data  14986461052                       # number of ReadReq MSHR miss cycles
system.cpu7.dcache.ReadReq_mshr_miss_latency::total  14986461052                       # number of ReadReq MSHR miss cycles
system.cpu7.dcache.WriteReq_mshr_miss_latency::switch_cpus7.data      8636218                       # number of WriteReq MSHR miss cycles
system.cpu7.dcache.WriteReq_mshr_miss_latency::total      8636218                       # number of WriteReq MSHR miss cycles
system.cpu7.dcache.demand_mshr_miss_latency::switch_cpus7.data  14995097270                       # number of demand (read+write) MSHR miss cycles
system.cpu7.dcache.demand_mshr_miss_latency::total  14995097270                       # number of demand (read+write) MSHR miss cycles
system.cpu7.dcache.overall_mshr_miss_latency::switch_cpus7.data  14995097270                       # number of overall MSHR miss cycles
system.cpu7.dcache.overall_mshr_miss_latency::total  14995097270                       # number of overall MSHR miss cycles
system.cpu7.dcache.ReadReq_mshr_miss_rate::switch_cpus7.data     0.008304                       # mshr miss rate for ReadReq accesses
system.cpu7.dcache.ReadReq_mshr_miss_rate::total     0.008304                       # mshr miss rate for ReadReq accesses
system.cpu7.dcache.WriteReq_mshr_miss_rate::switch_cpus7.data     0.000019                       # mshr miss rate for WriteReq accesses
system.cpu7.dcache.WriteReq_mshr_miss_rate::total     0.000019                       # mshr miss rate for WriteReq accesses
system.cpu7.dcache.demand_mshr_miss_rate::switch_cpus7.data     0.004594                       # mshr miss rate for demand accesses
system.cpu7.dcache.demand_mshr_miss_rate::total     0.004594                       # mshr miss rate for demand accesses
system.cpu7.dcache.overall_mshr_miss_rate::switch_cpus7.data     0.004594                       # mshr miss rate for overall accesses
system.cpu7.dcache.overall_mshr_miss_rate::total     0.004594                       # mshr miss rate for overall accesses
system.cpu7.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus7.data 216520.422625                       # average ReadReq mshr miss latency
system.cpu7.dcache.ReadReq_avg_mshr_miss_latency::total 216520.422625                       # average ReadReq mshr miss latency
system.cpu7.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus7.data 66947.426357                       # average WriteReq mshr miss latency
system.cpu7.dcache.WriteReq_avg_mshr_miss_latency::total 66947.426357                       # average WriteReq mshr miss latency
system.cpu7.dcache.demand_avg_mshr_miss_latency::switch_cpus7.data 216242.173368                       # average overall mshr miss latency
system.cpu7.dcache.demand_avg_mshr_miss_latency::total 216242.173368                       # average overall mshr miss latency
system.cpu7.dcache.overall_avg_mshr_miss_latency::switch_cpus7.data 216242.173368                       # average overall mshr miss latency
system.cpu7.dcache.overall_avg_mshr_miss_latency::total 216242.173368                       # average overall mshr miss latency
system.cpu7.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate

---------- End Simulation Statistics   ----------
