{
  "design": {
    "design_info": {
      "boundary_crc": "0xA1D8656ECCCF8BAC",
      "device": "xcvu9p-flga2104-2L-e",
      "name": "mb_dfxc",
      "rev_ctrl_bd_flag": "RevCtrlBdOff",
      "synth_flow_mode": "Hierarchical",
      "tool_version": "2020.1",
      "validated": "true"
    },
    "design_tree": {
      "hier_mb": {
        "mb_lmb": {
          "dlmb_v10": "",
          "ilmb_v10": "",
          "dlmb_bram_if_cntlr": "",
          "ilmb_bram_if_cntlr": "",
          "lmb_bram": ""
        },
        "mb": "",
        "mdm": ""
      },
      "hier_dfxc": {
        "icap_mux": "",
        "timer_flag": "",
        "icap_wrapper": "",
        "ila_dfxc": "",
        "dfx_controller": "",
        "timer": ""
      },
      "hier_rst": {
        "rst_ddr4_100M": "",
        "rst_ddr4_125M": "",
        "rst_ddr4_300M": ""
      },
      "axi_intc": {
        "xbar": "",
        "s00_couplers": {
          "auto_us": ""
        },
        "s01_couplers": {
          "auto_pc": "",
          "auto_us": ""
        },
        "s02_couplers": {
          "auto_us": ""
        },
        "m00_couplers": {
          "auto_cc": "",
          "auto_ds": ""
        },
        "m01_couplers": {
          "auto_cc": "",
          "auto_ds": "",
          "auto_pc": ""
        },
        "m02_couplers": {
          "auto_cc": ""
        },
        "m03_couplers": {
          "auto_ds": "",
          "auto_pc": ""
        },
        "m04_couplers": {
          "auto_ds": "",
          "auto_pc": ""
        },
        "m05_couplers": {
          "auto_cc": "",
          "auto_ds": "",
          "auto_pc": ""
        }
      },
      "ddr4": "",
      "jtag2axi": "",
      "qspi": "",
      "uart": ""
    },
    "interface_ports": {
      "ddr4_sdram_c1": {
        "mode": "Master",
        "vlnv": "xilinx.com:interface:ddr4_rtl:1.0",
        "parameters": {
          "CAN_DEBUG": {
            "value": "false",
            "value_src": "default"
          },
          "TIMEPERIOD_PS": {
            "value": "833",
            "value_src": "user_prop"
          },
          "MEMORY_TYPE": {
            "value": "Components",
            "value_src": "user_prop"
          },
          "MEMORY_PART": {
            "value": "MT40A256M16GE-083E",
            "value_src": "user_prop"
          },
          "DATA_WIDTH": {
            "value": "64",
            "value_src": "user_prop"
          },
          "CS_ENABLED": {
            "value": "true",
            "value_src": "user_prop"
          },
          "DATA_MASK_ENABLED": {
            "value": "DM_NO_DBI",
            "value_src": "user_prop"
          },
          "SLOT": {
            "value": "Single",
            "value_src": "user_prop"
          },
          "CUSTOM_PARTS": {
            "value": "no_file_loaded",
            "value_src": "user_prop"
          },
          "MEM_ADDR_MAP": {
            "value": "ROW_COLUMN_BANK",
            "value_src": "user_prop"
          },
          "BURST_LENGTH": {
            "value": "8",
            "value_src": "user_prop"
          },
          "AXI_ARBITRATION_SCHEME": {
            "value": "RD_PRI_REG",
            "value_src": "user_prop"
          },
          "CAS_LATENCY": {
            "value": "18",
            "value_src": "user_prop"
          },
          "CAS_WRITE_LATENCY": {
            "value": "12",
            "value_src": "user_prop"
          }
        }
      },
      "sem_icap": {
        "mode": "Slave",
        "vlnv": "xilinx.com:interface:icap_rtl:1.0"
      },
      "sem_icap_arbiter": {
        "mode": "Slave",
        "vlnv": "xilinx.com:interface:cap_rtl:1.0"
      },
      "sysclk": {
        "mode": "Slave",
        "vlnv": "xilinx.com:interface:diff_clock_rtl:1.0",
        "parameters": {
          "CAN_DEBUG": {
            "value": "false",
            "value_src": "default"
          },
          "FREQ_HZ": {
            "value": "250000000"
          }
        }
      },
      "uart": {
        "mode": "Master",
        "vlnv": "xilinx.com:interface:uart_rtl:1.0"
      }
    },
    "ports": {
      "clkout_100": {
        "type": "clk",
        "direction": "O",
        "parameters": {
          "CLK_DOMAIN": {
            "value": "mb_dfxc_ddr4_0_c0_ddr4_ui_clk",
            "value_src": "user_prop"
          },
          "FREQ_HZ": {
            "value": "100000000",
            "value_src": "user_prop"
          },
          "FREQ_TOLERANCE_HZ": {
            "value": "0",
            "value_src": "default"
          },
          "INSERT_VIP": {
            "value": "0",
            "value_src": "default"
          },
          "PHASE": {
            "value": "0",
            "value_src": "default_prop"
          }
        }
      },
      "clkout_icap": {
        "type": "clk",
        "direction": "O",
        "parameters": {
          "CLK_DOMAIN": {
            "value": "mb_dfxc_ddr4_0_c0_ddr4_ui_clk",
            "value_src": "user_prop"
          },
          "FREQ_HZ": {
            "value": "125000000",
            "value_src": "user_prop"
          },
          "FREQ_TOLERANCE_HZ": {
            "value": "0",
            "value_src": "default"
          },
          "INSERT_VIP": {
            "value": "0",
            "value_src": "default"
          },
          "PHASE": {
            "value": "0",
            "value_src": "default_prop"
          }
        }
      },
      "dfxc_err_inj": {
        "direction": "I"
      },
      "vs_count_rm_decouple": {
        "direction": "O"
      },
      "vs_count_rm_reset": {
        "direction": "O"
      },
      "vs_shift_rm_decouple": {
        "direction": "O"
      },
      "vs_shift_rm_reset": {
        "direction": "O"
      },
      "reset": {
        "type": "rst",
        "direction": "I",
        "parameters": {
          "INSERT_VIP": {
            "value": "0",
            "value_src": "default"
          },
          "POLARITY": {
            "value": "ACTIVE_HIGH"
          }
        }
      },
      "dfxc_count_hw_trig": {
        "direction": "I",
        "left": "1",
        "right": "0"
      },
      "dfxc_shift_hw_trig": {
        "direction": "I",
        "left": "1",
        "right": "0"
      }
    },
    "components": {
      "hier_mb": {
        "interface_ports": {
          "M_AXI_DP": {
            "mode": "Master",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          }
        },
        "ports": {
          "Debug_SYS_Rst": {
            "type": "rst",
            "direction": "O"
          },
          "LMB_Clk": {
            "type": "clk",
            "direction": "I"
          },
          "Reset": {
            "type": "rst",
            "direction": "I"
          },
          "SYS_Rst": {
            "type": "rst",
            "direction": "I"
          }
        },
        "components": {
          "mb_lmb": {
            "interface_ports": {
              "DLMB": {
                "mode": "MirroredMaster",
                "vlnv": "xilinx.com:interface:lmb_rtl:1.0"
              },
              "ILMB": {
                "mode": "MirroredMaster",
                "vlnv": "xilinx.com:interface:lmb_rtl:1.0"
              }
            },
            "ports": {
              "LMB_Clk": {
                "type": "clk",
                "direction": "I"
              },
              "SYS_Rst": {
                "type": "rst",
                "direction": "I"
              }
            },
            "components": {
              "dlmb_v10": {
                "vlnv": "xilinx.com:ip:lmb_v10:3.0",
                "xci_name": "mb_dfxc_dlmb_v10_0",
                "addressing": {
                  "interface_ports": {
                    "LMB_M": {
                      "mode": "MirroredMaster",
                      "bridges": [
                        "LMB_Sl_0"
                      ]
                    }
                  }
                }
              },
              "ilmb_v10": {
                "vlnv": "xilinx.com:ip:lmb_v10:3.0",
                "xci_name": "mb_dfxc_ilmb_v10_0",
                "addressing": {
                  "interface_ports": {
                    "LMB_M": {
                      "mode": "MirroredMaster",
                      "bridges": [
                        "LMB_Sl_0"
                      ]
                    }
                  }
                }
              },
              "dlmb_bram_if_cntlr": {
                "vlnv": "xilinx.com:ip:lmb_bram_if_cntlr:4.0",
                "xci_name": "mb_dfxc_dlmb_bram_if_cntlr_0",
                "parameters": {
                  "C_ECC": {
                    "value": "0"
                  }
                },
                "hdl_attributes": {
                  "BMM_INFO_ADDRESS_SPACE": {
                    "value": "byte  0x00000000 32 > mb_dfxc hier_mb/mb_lmb/lmb_bram",
                    "value_src": "default"
                  },
                  "KEEP_HIERARCHY": {
                    "value": "yes",
                    "value_src": "default"
                  }
                }
              },
              "ilmb_bram_if_cntlr": {
                "vlnv": "xilinx.com:ip:lmb_bram_if_cntlr:4.0",
                "xci_name": "mb_dfxc_ilmb_bram_if_cntlr_0",
                "parameters": {
                  "C_ECC": {
                    "value": "0"
                  }
                }
              },
              "lmb_bram": {
                "vlnv": "xilinx.com:ip:blk_mem_gen:8.4",
                "xci_name": "mb_dfxc_lmb_bram_0",
                "parameters": {
                  "EN_SAFETY_CKT": {
                    "value": "false"
                  },
                  "Enable_B": {
                    "value": "Use_ENB_Pin"
                  },
                  "Memory_Type": {
                    "value": "True_Dual_Port_RAM"
                  },
                  "Port_B_Clock": {
                    "value": "100"
                  },
                  "Port_B_Enable_Rate": {
                    "value": "100"
                  },
                  "Port_B_Write_Rate": {
                    "value": "50"
                  },
                  "Use_RSTB_Pin": {
                    "value": "true"
                  },
                  "use_bram_block": {
                    "value": "BRAM_Controller"
                  }
                }
              }
            },
            "interface_nets": {
              "mb_ilmb_cntlr": {
                "interface_ports": [
                  "ilmb_bram_if_cntlr/BRAM_PORT",
                  "lmb_bram/BRAM_PORTB"
                ]
              },
              "mb_dlmb_cntlr": {
                "interface_ports": [
                  "dlmb_bram_if_cntlr/BRAM_PORT",
                  "lmb_bram/BRAM_PORTA"
                ]
              },
              "mb_dlmb_bus": {
                "interface_ports": [
                  "dlmb_bram_if_cntlr/SLMB",
                  "dlmb_v10/LMB_Sl_0"
                ]
              },
              "mb_ilmb": {
                "interface_ports": [
                  "ILMB",
                  "ilmb_v10/LMB_M"
                ]
              },
              "mb_ilmb_bus": {
                "interface_ports": [
                  "ilmb_bram_if_cntlr/SLMB",
                  "ilmb_v10/LMB_Sl_0"
                ]
              },
              "mb_dlmb": {
                "interface_ports": [
                  "DLMB",
                  "dlmb_v10/LMB_M"
                ]
              }
            },
            "nets": {
              "SYS_Rst": {
                "ports": [
                  "SYS_Rst",
                  "dlmb_v10/SYS_Rst",
                  "ilmb_v10/SYS_Rst",
                  "dlmb_bram_if_cntlr/LMB_Rst",
                  "ilmb_bram_if_cntlr/LMB_Rst"
                ]
              },
              "mb_clk": {
                "ports": [
                  "LMB_Clk",
                  "dlmb_v10/LMB_Clk",
                  "ilmb_v10/LMB_Clk",
                  "dlmb_bram_if_cntlr/LMB_Clk",
                  "ilmb_bram_if_cntlr/LMB_Clk"
                ]
              }
            }
          },
          "mb": {
            "vlnv": "xilinx.com:ip:microblaze:11.0",
            "xci_name": "mb_dfxc_mb_0",
            "parameters": {
              "C_DEBUG_ENABLED": {
                "value": "1"
              },
              "C_D_AXI": {
                "value": "1"
              },
              "C_D_LMB": {
                "value": "1"
              },
              "C_I_LMB": {
                "value": "1"
              }
            },
            "addressing": {
              "address_spaces": {
                "Data": {
                  "range": "4G",
                  "width": "32"
                },
                "Instruction": {
                  "range": "4G",
                  "width": "32"
                }
              },
              "interface_ports": {
                "DLMB": {
                  "mode": "Master",
                  "address_space_ref": "Data",
                  "base_address": {
                    "minimum": "0x00000000",
                    "maximum": "0xFFFFFFFF"
                  }
                },
                "ILMB": {
                  "mode": "Master",
                  "address_space_ref": "Instruction",
                  "base_address": {
                    "minimum": "0x00000000",
                    "maximum": "0xFFFFFFFF"
                  }
                },
                "M_AXI_DP": {
                  "mode": "Master",
                  "address_space_ref": "Data",
                  "base_address": {
                    "minimum": "0x00000000",
                    "maximum": "0xFFFFFFFF"
                  }
                }
              }
            },
            "hdl_attributes": {
              "BMM_INFO_PROCESSOR": {
                "value": "microblaze-le > mb_dfxc hier_mb/mb_lmb/dlmb_bram_if_cntlr",
                "value_src": "default"
              },
              "KEEP_HIERARCHY": {
                "value": "yes",
                "value_src": "default"
              }
            }
          },
          "mdm": {
            "vlnv": "xilinx.com:ip:mdm:3.2",
            "xci_name": "mb_dfxc_mdm_0"
          }
        },
        "interface_nets": {
          "mb_dlmb": {
            "interface_ports": [
              "mb/DLMB",
              "mb_lmb/DLMB"
            ]
          },
          "mb_debug": {
            "interface_ports": [
              "mb/DEBUG",
              "mdm/MBDEBUG_0"
            ]
          },
          "mb_ilmb": {
            "interface_ports": [
              "mb/ILMB",
              "mb_lmb/ILMB"
            ]
          },
          "hier_mb_M_AXI_DP": {
            "interface_ports": [
              "M_AXI_DP",
              "mb/M_AXI_DP"
            ]
          }
        },
        "nets": {
          "Reset_1": {
            "ports": [
              "Reset",
              "mb/Reset"
            ]
          },
          "SYS_Rst": {
            "ports": [
              "SYS_Rst",
              "mb_lmb/SYS_Rst"
            ]
          },
          "clk_125": {
            "ports": [
              "LMB_Clk",
              "mb_lmb/LMB_Clk",
              "mb/Clk"
            ]
          },
          "hier_mb_Debug_SYS_Rst": {
            "ports": [
              "mdm/Debug_SYS_Rst",
              "Debug_SYS_Rst"
            ]
          }
        }
      },
      "hier_dfxc": {
        "interface_ports": {
          "S_AXI_timer": {
            "mode": "Slave",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          },
          "m_axi_mem": {
            "mode": "Master",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          },
          "s_axi_reg_dfxc": {
            "mode": "Slave",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          },
          "sem_icap": {
            "mode": "Slave",
            "vlnv": "xilinx.com:interface:icap_rtl:1.0"
          },
          "sem_icap_arbiter": {
            "mode": "Slave",
            "vlnv": "xilinx.com:interface:cap_rtl:1.0"
          }
        },
        "ports": {
          "err_inj": {
            "direction": "I"
          },
          "icap_clk": {
            "type": "clk",
            "direction": "I"
          },
          "icap_reset": {
            "type": "rst",
            "direction": "I"
          },
          "vsm_vs_count_hw_triggers": {
            "direction": "I",
            "left": "1",
            "right": "0"
          },
          "vsm_vs_count_rm_decouple": {
            "direction": "O"
          },
          "vsm_vs_count_rm_reset": {
            "direction": "O"
          },
          "vsm_vs_shift_hw_triggers": {
            "direction": "I",
            "left": "1",
            "right": "0"
          },
          "vsm_vs_shift_rm_decouple": {
            "direction": "O"
          },
          "vsm_vs_shift_rm_reset": {
            "direction": "O"
          }
        },
        "components": {
          "icap_mux": {
            "vlnv": "xilinx.com:module_ref:icap_mux:1.0",
            "xci_name": "mb_dfxc_icap_mux_0",
            "reference_info": {
              "ref_type": "hdl",
              "ref_name": "icap_mux",
              "boundary_crc": "0x0"
            },
            "interface_ports": {
              "SEM_ICAP": {
                "mode": "Slave",
                "vlnv": "xilinx.com:interface:icap_rtl:1.0",
                "port_maps": {
                  "csib": {
                    "physical_name": "sem_icap_csib",
                    "direction": "I"
                  },
                  "rdwrb": {
                    "physical_name": "sem_icap_rdwrb",
                    "direction": "I"
                  },
                  "i": {
                    "physical_name": "sem_icap_i",
                    "direction": "I",
                    "left": "31",
                    "right": "0"
                  },
                  "o": {
                    "physical_name": "sem_icap_o",
                    "direction": "O",
                    "left": "31",
                    "right": "0"
                  },
                  "avail": {
                    "physical_name": "sem_icap_avail",
                    "direction": "O"
                  },
                  "prdone": {
                    "physical_name": "sem_icap_prdone",
                    "direction": "O"
                  },
                  "prerror": {
                    "physical_name": "sem_icap_prerror",
                    "direction": "O"
                  }
                }
              },
              "DFXC_ICAP": {
                "mode": "Slave",
                "vlnv": "xilinx.com:interface:icap_rtl:1.0",
                "port_maps": {
                  "csib": {
                    "physical_name": "dfxc_icap_csib",
                    "direction": "I"
                  },
                  "rdwrb": {
                    "physical_name": "dfxc_icap_rdwrb",
                    "direction": "I"
                  },
                  "i": {
                    "physical_name": "dfxc_icap_i",
                    "direction": "I",
                    "left": "31",
                    "right": "0"
                  },
                  "o": {
                    "physical_name": "dfxc_icap_o",
                    "direction": "O",
                    "left": "31",
                    "right": "0"
                  },
                  "avail": {
                    "physical_name": "dfxc_icap_avail",
                    "direction": "O"
                  },
                  "prdone": {
                    "physical_name": "dfxc_icap_prdone",
                    "direction": "O"
                  },
                  "prerror": {
                    "physical_name": "dfxc_icap_prerror",
                    "direction": "O"
                  }
                }
              },
              "ICAP": {
                "mode": "Master",
                "vlnv": "xilinx.com:interface:icap_rtl:1.0",
                "port_maps": {
                  "csib": {
                    "physical_name": "icap_csib",
                    "direction": "O"
                  },
                  "rdwrb": {
                    "physical_name": "icap_rdwrb",
                    "direction": "O"
                  },
                  "i": {
                    "physical_name": "icap_i",
                    "direction": "O",
                    "left": "31",
                    "right": "0"
                  },
                  "o": {
                    "physical_name": "icap_o",
                    "direction": "I",
                    "left": "31",
                    "right": "0"
                  },
                  "avail": {
                    "physical_name": "icap_avail",
                    "direction": "I"
                  },
                  "prdone": {
                    "physical_name": "icap_prdone",
                    "direction": "I"
                  },
                  "prerror": {
                    "physical_name": "icap_prerror",
                    "direction": "I"
                  }
                }
              },
              "sem_icap_arbiter": {
                "mode": "Slave",
                "vlnv": "xilinx.com:interface:cap_rtl:1.0",
                "port_maps": {
                  "REQ": {
                    "physical_name": "sem_icap_req",
                    "direction": "I"
                  },
                  "GNT": {
                    "physical_name": "sem_icap_gnt",
                    "direction": "O"
                  },
                  "REL": {
                    "physical_name": "sem_icap_rel",
                    "direction": "O"
                  }
                }
              },
              "dfxc_icap_arbiter": {
                "mode": "Slave",
                "vlnv": "xilinx.com:interface:cap_rtl:1.0",
                "port_maps": {
                  "REQ": {
                    "physical_name": "dfxc_icap_req",
                    "direction": "I"
                  },
                  "GNT": {
                    "physical_name": "dfxc_icap_gnt",
                    "direction": "O"
                  },
                  "REL": {
                    "physical_name": "dfxc_icap_rel",
                    "direction": "O"
                  }
                }
              },
              "vs_shift_axis_status": {
                "mode": "Slave",
                "vlnv": "xilinx.com:interface:axis_rtl:1.0",
                "parameters": {
                  "TDATA_NUM_BYTES": {
                    "value": "4",
                    "value_src": "constant"
                  },
                  "TDEST_WIDTH": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "TID_WIDTH": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "TUSER_WIDTH": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "HAS_TREADY": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "HAS_TSTRB": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "HAS_TKEEP": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "HAS_TLAST": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "FREQ_HZ": {
                    "value": "125000000",
                    "value_src": "user_prop"
                  },
                  "PHASE": {
                    "value": "0",
                    "value_src": "default_prop"
                  },
                  "CLK_DOMAIN": {
                    "value": "mb_dfxc_ddr4_0_c0_ddr4_ui_clk",
                    "value_src": "user_prop"
                  }
                },
                "port_maps": {
                  "TDATA": {
                    "physical_name": "vs_shift_axis_status_tdata",
                    "direction": "I",
                    "left": "31",
                    "right": "0"
                  },
                  "TVALID": {
                    "physical_name": "vs_shift_axis_status_tvalid",
                    "direction": "I"
                  }
                }
              },
              "vs_count_axis_status": {
                "mode": "Slave",
                "vlnv": "xilinx.com:interface:axis_rtl:1.0",
                "parameters": {
                  "TDATA_NUM_BYTES": {
                    "value": "4",
                    "value_src": "constant"
                  },
                  "TDEST_WIDTH": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "TID_WIDTH": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "TUSER_WIDTH": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "HAS_TREADY": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "HAS_TSTRB": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "HAS_TKEEP": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "HAS_TLAST": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "FREQ_HZ": {
                    "value": "125000000",
                    "value_src": "user_prop"
                  },
                  "PHASE": {
                    "value": "0",
                    "value_src": "default_prop"
                  },
                  "CLK_DOMAIN": {
                    "value": "mb_dfxc_ddr4_0_c0_ddr4_ui_clk",
                    "value_src": "user_prop"
                  }
                },
                "port_maps": {
                  "TDATA": {
                    "physical_name": "vs_count_axis_status_tdata",
                    "direction": "I",
                    "left": "31",
                    "right": "0"
                  },
                  "TVALID": {
                    "physical_name": "vs_count_axis_status_tvalid",
                    "direction": "I"
                  }
                }
              }
            },
            "ports": {
              "icap_clk": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "vs_shift_axis_status:vs_count_axis_status",
                    "value_src": "constant"
                  },
                  "CLK_DOMAIN": {
                    "value": "mb_dfxc_ddr4_0_c0_ddr4_ui_clk",
                    "value_src": "user_prop"
                  },
                  "FREQ_HZ": {
                    "value": "125000000",
                    "value_src": "user_prop"
                  },
                  "PHASE": {
                    "value": "0",
                    "value_src": "default_prop"
                  }
                }
              }
            }
          },
          "timer_flag": {
            "vlnv": "xilinx.com:module_ref:timer_flag:1.0",
            "xci_name": "mb_dfxc_timer_flag_0",
            "reference_info": {
              "ref_type": "hdl",
              "ref_name": "timer_flag",
              "boundary_crc": "0x0"
            },
            "ports": {
              "clk": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "CLK_DOMAIN": {
                    "value": "mb_dfxc_ddr4_0_c0_ddr4_ui_clk",
                    "value_src": "user_prop"
                  },
                  "FREQ_HZ": {
                    "value": "125000000",
                    "value_src": "user_prop"
                  },
                  "PHASE": {
                    "value": "0",
                    "value_src": "default_prop"
                  }
                }
              },
              "vs_shift_decouple": {
                "direction": "I"
              },
              "vs_count_decouple": {
                "direction": "I"
              },
              "vs_shift_capture": {
                "direction": "O"
              },
              "vs_count_capture": {
                "direction": "O"
              }
            }
          },
          "icap_wrapper": {
            "vlnv": "xilinx.com:module_ref:icap_wrapper:1.0",
            "xci_name": "mb_dfxc_icap_wrapper_0",
            "reference_info": {
              "ref_type": "hdl",
              "ref_name": "icap_wrapper",
              "boundary_crc": "0x0"
            },
            "interface_ports": {
              "ICAP": {
                "mode": "Slave",
                "vlnv": "xilinx.com:interface:icap_rtl:1.0",
                "port_maps": {
                  "csib": {
                    "physical_name": "CSIB",
                    "direction": "I"
                  },
                  "rdwrb": {
                    "physical_name": "RDWRB",
                    "direction": "I"
                  },
                  "i": {
                    "physical_name": "I",
                    "direction": "I",
                    "left": "31",
                    "right": "0"
                  },
                  "o": {
                    "physical_name": "O",
                    "direction": "O",
                    "left": "31",
                    "right": "0"
                  },
                  "avail": {
                    "physical_name": "AVAIL",
                    "direction": "O"
                  },
                  "prdone": {
                    "physical_name": "PRDONE",
                    "direction": "O"
                  },
                  "prerror": {
                    "physical_name": "PRERROR",
                    "direction": "O"
                  }
                }
              }
            },
            "ports": {
              "CLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "CLK_DOMAIN": {
                    "value": "mb_dfxc_ddr4_0_c0_ddr4_ui_clk",
                    "value_src": "user_prop"
                  },
                  "FREQ_HZ": {
                    "value": "125000000",
                    "value_src": "user_prop"
                  },
                  "PHASE": {
                    "value": "0",
                    "value_src": "default_prop"
                  }
                }
              },
              "err_inj": {
                "direction": "I"
              },
              "err_inserted": {
                "direction": "O"
              }
            }
          },
          "ila_dfxc": {
            "vlnv": "xilinx.com:ip:system_ila:1.1",
            "xci_name": "mb_dfxc_ila_dfxc_0",
            "parameters": {
              "C_MON_TYPE": {
                "value": "MIX"
              },
              "C_NUM_MONITOR_SLOTS": {
                "value": "4"
              },
              "C_NUM_OF_PROBES": {
                "value": "5"
              },
              "C_SLOT": {
                "value": "3"
              },
              "C_SLOT_0_INTF_TYPE": {
                "value": "xilinx.com:interface:axis_rtl:1.0"
              },
              "C_SLOT_1_INTF_TYPE": {
                "value": "xilinx.com:interface:axis_rtl:1.0"
              },
              "C_SLOT_2_INTF_TYPE": {
                "value": "xilinx.com:interface:icap_rtl:1.0"
              },
              "C_SLOT_3_INTF_TYPE": {
                "value": "xilinx.com:interface:cap_rtl:1.0"
              }
            },
            "interface_ports": {
              "SLOT_0_AXIS": {
                "mode": "Monitor",
                "vlnv": "xilinx.com:interface:axis_rtl:1.0"
              },
              "SLOT_1_AXIS": {
                "mode": "Monitor",
                "vlnv": "xilinx.com:interface:axis_rtl:1.0"
              },
              "SLOT_2_ICAP": {
                "mode": "Monitor",
                "vlnv": "xilinx.com:interface:icap_rtl:1.0"
              },
              "SLOT_3_CAP": {
                "mode": "Monitor",
                "vlnv": "xilinx.com:interface:cap_rtl:1.0"
              }
            }
          },
          "dfx_controller": {
            "vlnv": "xilinx.com:ip:dfx_controller:1.0",
            "xci_name": "mb_dfxc_dfx_controller_0",
            "parameters": {
              "ALL_PARAMS": {
                "value": "HAS_AXI_LITE_IF 1 RESET_ACTIVE_LEVEL 0 CP_FIFO_DEPTH 32 CP_FIFO_TYPE lutram CDC_STAGES 6 VS {vs_shift {ID 0 NAME vs_shift RM {rm_shift_right {ID 0 NAME rm_shift_right BS {0 {ID 0 ADDR 0 SIZE 0 CLEAR 0}} RESET_REQUIRED high} rm_shift_left {ID 1 NAME rm_shift_left BS {0 {ID 0 ADDR 0 SIZE 0 CLEAR 0}} RESET_REQUIRED high}} POR_RM rm_shift_right NUM_HW_TRIGGERS 2 HAS_POR_RM 1 HAS_AXIS_CONTROL 0 HAS_AXIS_STATUS 1} vs_count {ID 1 NAME vs_count RM {rm_count_up {ID 0 NAME rm_count_up BS {0 {ID 0 ADDR 0 SIZE 0 CLEAR 0}} RESET_REQUIRED high} rm_count_down {ID 1 NAME rm_count_down BS {0 {ID 0 ADDR 0 SIZE 0 CLEAR 0}} RESET_REQUIRED high}} NUM_HW_TRIGGERS 2 HAS_POR_RM 1 POR_RM rm_count_up HAS_AXIS_STATUS 1}} CP_FAMILY ultrascale_plus DIRTY 0 CP_ARBITRATION_PROTOCOL 1 CP_COMPRESSION 0"
              },
              "GUI_CP_ARBITRATION_PROTOCOL": {
                "value": "1"
              },
              "GUI_RM_NEW_NAME": {
                "value": "rm_count_up"
              },
              "GUI_RM_RESET_REQUIRED": {
                "value": "high"
              },
              "GUI_SELECT_RM": {
                "value": "0"
              },
              "GUI_SELECT_TRIGGER_0": {
                "value": "0"
              },
              "GUI_SELECT_TRIGGER_1": {
                "value": "1"
              },
              "GUI_SELECT_TRIGGER_2": {
                "value": "0"
              },
              "GUI_SELECT_TRIGGER_3": {
                "value": "1"
              },
              "GUI_SELECT_VS": {
                "value": "1"
              },
              "GUI_VS_HAS_AXIS_CONTROL": {
                "value": "false"
              },
              "GUI_VS_HAS_AXIS_STATUS": {
                "value": "true"
              },
              "GUI_VS_HAS_POR_RM": {
                "value": "true"
              },
              "GUI_VS_NEW_NAME": {
                "value": "vs_count"
              },
              "GUI_VS_NUM_HW_TRIGGERS": {
                "value": "2"
              },
              "GUI_VS_POR_RM": {
                "value": "0"
              }
            },
            "addressing": {
              "address_spaces": {
                "Data": {
                  "range": "4G",
                  "width": "32"
                }
              },
              "interface_ports": {
                "M_AXI_MEM": {
                  "mode": "Master",
                  "address_space_ref": "Data",
                  "base_address": {
                    "minimum": "0x00000000",
                    "maximum": "0xFFFFFFFF"
                  }
                },
                "s_axi_reg": {
                  "mode": "Slave",
                  "memory_map_ref": "s_axi_reg"
                }
              }
            }
          },
          "timer": {
            "vlnv": "xilinx.com:ip:axi_timer:2.0",
            "xci_name": "mb_dfxc_timer_0"
          }
        },
        "interface_nets": {
          "dfxc_ICAP": {
            "interface_ports": [
              "icap_mux/DFXC_ICAP",
              "dfx_controller/ICAP"
            ]
          },
          "sem_icap": {
            "interface_ports": [
              "sem_icap",
              "icap_mux/SEM_ICAP"
            ]
          },
          "sem_icap_arbiter": {
            "interface_ports": [
              "sem_icap_arbiter",
              "icap_mux/sem_icap_arbiter"
            ]
          },
          "dfxc_m_axi_mem": {
            "interface_ports": [
              "m_axi_mem",
              "dfx_controller/M_AXI_MEM"
            ]
          },
          "dfxc_axi4_reg": {
            "interface_ports": [
              "s_axi_reg_dfxc",
              "dfx_controller/s_axi_reg"
            ]
          },
          "timer": {
            "interface_ports": [
              "S_AXI_timer",
              "timer/S_AXI"
            ]
          },
          "dfxc_icap_arbiter": {
            "interface_ports": [
              "icap_mux/dfxc_icap_arbiter",
              "dfx_controller/icap_arbiter",
              "ila_dfxc/SLOT_3_CAP"
            ]
          },
          "dfxc_vsm_vs_count_m_axis_status": {
            "interface_ports": [
              "icap_mux/vs_count_axis_status",
              "dfx_controller/vsm_vs_count_m_axis_status",
              "ila_dfxc/SLOT_1_AXIS"
            ]
          },
          "dfxc_vsm_vs_shift_m_axis_status": {
            "interface_ports": [
              "icap_mux/vs_shift_axis_status",
              "dfx_controller/vsm_vs_shift_m_axis_status",
              "ila_dfxc/SLOT_0_AXIS"
            ]
          },
          "icap_mux_ICAP": {
            "interface_ports": [
              "icap_mux/ICAP",
              "icap_wrapper/ICAP",
              "ila_dfxc/SLOT_2_ICAP"
            ]
          }
        },
        "nets": {
          "clk_200": {
            "ports": [
              "icap_clk",
              "icap_mux/icap_clk",
              "timer_flag/clk",
              "icap_wrapper/CLK",
              "ila_dfxc/clk",
              "timer/s_axi_aclk",
              "dfx_controller/icap_clk",
              "dfx_controller/clk"
            ]
          },
          "err_inj": {
            "ports": [
              "err_inj",
              "icap_wrapper/err_inj"
            ]
          },
          "icap_err_inserted": {
            "ports": [
              "icap_wrapper/err_inserted",
              "ila_dfxc/probe4"
            ]
          },
          "icap_reset_1": {
            "ports": [
              "icap_reset",
              "ila_dfxc/resetn",
              "timer/s_axi_aresetn",
              "dfx_controller/icap_reset",
              "dfx_controller/reset"
            ]
          },
          "dfxc_vs_count_rm_decouple": {
            "ports": [
              "dfx_controller/vsm_vs_count_rm_decouple",
              "vsm_vs_count_rm_decouple",
              "timer_flag/vs_count_decouple",
              "ila_dfxc/probe2"
            ]
          },
          "dfxc_vs_count_rm_reset": {
            "ports": [
              "dfx_controller/vsm_vs_count_rm_reset",
              "vsm_vs_count_rm_reset",
              "ila_dfxc/probe3"
            ]
          },
          "dfxc_vs_shift_rm_decouple": {
            "ports": [
              "dfx_controller/vsm_vs_shift_rm_decouple",
              "vsm_vs_shift_rm_decouple",
              "timer_flag/vs_shift_decouple",
              "ila_dfxc/probe0"
            ]
          },
          "dfxc_vs_shift_rm_reset": {
            "ports": [
              "dfx_controller/vsm_vs_shift_rm_reset",
              "vsm_vs_shift_rm_reset",
              "ila_dfxc/probe1"
            ]
          },
          "timer_flag_vs_count_capture": {
            "ports": [
              "timer_flag/vs_count_capture",
              "timer/capturetrig1"
            ]
          },
          "timer_flag_vs_shift_capture": {
            "ports": [
              "timer_flag/vs_shift_capture",
              "timer/capturetrig0"
            ]
          },
          "vsm_vs_count_hw_triggers": {
            "ports": [
              "vsm_vs_count_hw_triggers",
              "dfx_controller/vsm_vs_count_hw_triggers"
            ]
          },
          "vsm_vs_shift_hw_triggers": {
            "ports": [
              "vsm_vs_shift_hw_triggers",
              "dfx_controller/vsm_vs_shift_hw_triggers"
            ]
          }
        }
      },
      "hier_rst": {
        "ports": {
          "bus_struct_reset": {
            "type": "rst",
            "direction": "O",
            "left": "0",
            "right": "0"
          },
          "clk_100": {
            "type": "clk",
            "direction": "I"
          },
          "clk_125": {
            "type": "clk",
            "direction": "I"
          },
          "clk_300": {
            "type": "clk",
            "direction": "I"
          },
          "ext_reset_in": {
            "type": "rst",
            "direction": "I"
          },
          "interconnect_aresetn": {
            "type": "rst",
            "direction": "O",
            "left": "0",
            "right": "0"
          },
          "mb_debug_sys_rst": {
            "type": "rst",
            "direction": "I"
          },
          "mb_reset": {
            "type": "rst",
            "direction": "O"
          },
          "peripheral_aresetn": {
            "type": "rst",
            "direction": "O",
            "left": "0",
            "right": "0"
          },
          "peripheral_aresetn1": {
            "type": "rst",
            "direction": "O",
            "left": "0",
            "right": "0"
          },
          "peripheral_aresetn2": {
            "type": "rst",
            "direction": "O",
            "left": "0",
            "right": "0"
          },
          "reset": {
            "type": "rst",
            "direction": "I"
          }
        },
        "components": {
          "rst_ddr4_100M": {
            "vlnv": "xilinx.com:ip:proc_sys_reset:5.0",
            "xci_name": "mb_dfxc_rst_ddr4_100M_0",
            "parameters": {
              "RESET_BOARD_INTERFACE": {
                "value": "reset"
              },
              "USE_BOARD_FLOW": {
                "value": "true"
              }
            }
          },
          "rst_ddr4_125M": {
            "vlnv": "xilinx.com:ip:proc_sys_reset:5.0",
            "xci_name": "mb_dfxc_rst_ddr4_125M_0",
            "parameters": {
              "RESET_BOARD_INTERFACE": {
                "value": "reset"
              },
              "USE_BOARD_FLOW": {
                "value": "true"
              }
            }
          },
          "rst_ddr4_300M": {
            "vlnv": "xilinx.com:ip:proc_sys_reset:5.0",
            "xci_name": "mb_dfxc_rst_ddr4_300M_0"
          }
        },
        "nets": {
          "SYS_Rst_1": {
            "ports": [
              "rst_ddr4_125M/bus_struct_reset",
              "bus_struct_reset"
            ]
          },
          "clk_100": {
            "ports": [
              "clk_100",
              "rst_ddr4_100M/slowest_sync_clk"
            ]
          },
          "ddr4_addn_ui_clkout1": {
            "ports": [
              "clk_125",
              "rst_ddr4_125M/slowest_sync_clk"
            ]
          },
          "ddr4_c0_ddr4_ui_clk": {
            "ports": [
              "clk_300",
              "rst_ddr4_300M/slowest_sync_clk"
            ]
          },
          "ddr4_c0_ddr4_ui_clk_sync_rst": {
            "ports": [
              "ext_reset_in",
              "rst_ddr4_300M/ext_reset_in"
            ]
          },
          "hier_mb_Debug_SYS_Rst": {
            "ports": [
              "mb_debug_sys_rst",
              "rst_ddr4_125M/mb_debug_sys_rst"
            ]
          },
          "reset_1": {
            "ports": [
              "reset",
              "rst_ddr4_100M/ext_reset_in",
              "rst_ddr4_125M/ext_reset_in"
            ]
          },
          "rst_ddr4_100M_peripheral_aresetn": {
            "ports": [
              "rst_ddr4_100M/peripheral_aresetn",
              "peripheral_aresetn2"
            ]
          },
          "rst_ddr4_125M_interconnect_aresetn": {
            "ports": [
              "rst_ddr4_125M/interconnect_aresetn",
              "interconnect_aresetn"
            ]
          },
          "rst_ddr4_125M_mb_reset": {
            "ports": [
              "rst_ddr4_125M/mb_reset",
              "mb_reset"
            ]
          },
          "rst_ddr4_125M_peripheral_aresetn": {
            "ports": [
              "rst_ddr4_125M/peripheral_aresetn",
              "peripheral_aresetn"
            ]
          },
          "rst_ddr4_300M_peripheral_aresetn": {
            "ports": [
              "rst_ddr4_300M/peripheral_aresetn",
              "peripheral_aresetn1"
            ]
          }
        }
      },
      "axi_intc": {
        "vlnv": "xilinx.com:ip:axi_interconnect:2.1",
        "xci_name": "mb_dfxc_axi_intc_0",
        "parameters": {
          "NUM_MI": {
            "value": "6"
          },
          "NUM_SI": {
            "value": "3"
          },
          "SYNCHRONIZATION_STAGES": {
            "value": "2"
          }
        },
        "interface_ports": {
          "S00_AXI": {
            "mode": "Slave",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          },
          "S01_AXI": {
            "mode": "Slave",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          },
          "S02_AXI": {
            "mode": "Slave",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          },
          "M00_AXI": {
            "mode": "Master",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          },
          "M01_AXI": {
            "mode": "Master",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          },
          "M02_AXI": {
            "mode": "Master",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          },
          "M03_AXI": {
            "mode": "Master",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          },
          "M04_AXI": {
            "mode": "Master",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          },
          "M05_AXI": {
            "mode": "Master",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          }
        },
        "ports": {
          "ACLK": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_RESET": {
                "value": "ARESETN"
              }
            }
          },
          "ARESETN": {
            "type": "rst",
            "direction": "I"
          },
          "S00_ACLK": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_BUSIF": {
                "value": "S00_AXI"
              },
              "ASSOCIATED_RESET": {
                "value": "S00_ARESETN"
              }
            }
          },
          "S00_ARESETN": {
            "type": "rst",
            "direction": "I"
          },
          "S01_ACLK": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_BUSIF": {
                "value": "S01_AXI"
              },
              "ASSOCIATED_RESET": {
                "value": "S01_ARESETN"
              }
            }
          },
          "S01_ARESETN": {
            "type": "rst",
            "direction": "I"
          },
          "S02_ACLK": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_BUSIF": {
                "value": "S02_AXI"
              },
              "ASSOCIATED_RESET": {
                "value": "S02_ARESETN"
              }
            }
          },
          "S02_ARESETN": {
            "type": "rst",
            "direction": "I"
          },
          "M00_ACLK": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_BUSIF": {
                "value": "M00_AXI"
              },
              "ASSOCIATED_RESET": {
                "value": "M00_ARESETN"
              }
            }
          },
          "M00_ARESETN": {
            "type": "rst",
            "direction": "I"
          },
          "M01_ACLK": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_BUSIF": {
                "value": "M01_AXI"
              },
              "ASSOCIATED_RESET": {
                "value": "M01_ARESETN"
              }
            }
          },
          "M01_ARESETN": {
            "type": "rst",
            "direction": "I"
          },
          "M02_ACLK": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_BUSIF": {
                "value": "M02_AXI"
              },
              "ASSOCIATED_RESET": {
                "value": "M02_ARESETN"
              }
            }
          },
          "M02_ARESETN": {
            "type": "rst",
            "direction": "I"
          },
          "M03_ACLK": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_BUSIF": {
                "value": "M03_AXI"
              },
              "ASSOCIATED_RESET": {
                "value": "M03_ARESETN"
              }
            }
          },
          "M03_ARESETN": {
            "type": "rst",
            "direction": "I"
          },
          "M04_ACLK": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_BUSIF": {
                "value": "M04_AXI"
              },
              "ASSOCIATED_RESET": {
                "value": "M04_ARESETN"
              }
            }
          },
          "M04_ARESETN": {
            "type": "rst",
            "direction": "I"
          },
          "M05_ACLK": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_BUSIF": {
                "value": "M05_AXI"
              },
              "ASSOCIATED_RESET": {
                "value": "M05_ARESETN"
              }
            }
          },
          "M05_ARESETN": {
            "type": "rst",
            "direction": "I"
          }
        },
        "components": {
          "xbar": {
            "vlnv": "xilinx.com:ip:axi_crossbar:2.1",
            "xci_name": "mb_dfxc_xbar_0",
            "parameters": {
              "NUM_MI": {
                "value": "6"
              },
              "NUM_SI": {
                "value": "3"
              },
              "STRATEGY": {
                "value": "0"
              }
            },
            "addressing": {
              "interface_ports": {
                "S00_AXI": {
                  "mode": "Slave",
                  "bridges": [
                    "M00_AXI",
                    "M01_AXI",
                    "M02_AXI",
                    "M03_AXI",
                    "M04_AXI",
                    "M05_AXI"
                  ]
                },
                "S01_AXI": {
                  "mode": "Slave",
                  "bridges": [
                    "M00_AXI",
                    "M01_AXI",
                    "M02_AXI",
                    "M03_AXI",
                    "M04_AXI",
                    "M05_AXI"
                  ]
                },
                "S02_AXI": {
                  "mode": "Slave",
                  "bridges": [
                    "M00_AXI",
                    "M01_AXI",
                    "M02_AXI",
                    "M03_AXI",
                    "M04_AXI",
                    "M05_AXI"
                  ]
                }
              }
            }
          },
          "s00_couplers": {
            "interface_ports": {
              "M_AXI": {
                "mode": "Master",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "S_AXI": {
                "mode": "Slave",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              }
            },
            "ports": {
              "M_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "M_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "M_ARESETN"
                  }
                }
              },
              "M_ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "S_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "S_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "S_ARESETN"
                  }
                }
              },
              "S_ARESETN": {
                "type": "rst",
                "direction": "I"
              }
            },
            "components": {
              "auto_us": {
                "vlnv": "xilinx.com:ip:axi_dwidth_converter:2.1",
                "xci_name": "mb_dfxc_auto_us_0",
                "parameters": {
                  "MI_DATA_WIDTH": {
                    "value": "512"
                  },
                  "SI_DATA_WIDTH": {
                    "value": "32"
                  }
                },
                "addressing": {
                  "interface_ports": {
                    "S_AXI": {
                      "mode": "Slave",
                      "bridges": [
                        "M_AXI"
                      ]
                    }
                  }
                }
              }
            },
            "interface_nets": {
              "s00_couplers_to_auto_us": {
                "interface_ports": [
                  "S_AXI",
                  "auto_us/S_AXI"
                ]
              },
              "auto_us_to_s00_couplers": {
                "interface_ports": [
                  "M_AXI",
                  "auto_us/M_AXI"
                ]
              }
            },
            "nets": {
              "S_ACLK_1": {
                "ports": [
                  "S_ACLK",
                  "auto_us/s_axi_aclk"
                ]
              },
              "S_ARESETN_1": {
                "ports": [
                  "S_ARESETN",
                  "auto_us/s_axi_aresetn"
                ]
              }
            }
          },
          "s01_couplers": {
            "interface_ports": {
              "M_AXI": {
                "mode": "Master",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "S_AXI": {
                "mode": "Slave",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              }
            },
            "ports": {
              "M_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "M_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "M_ARESETN"
                  }
                }
              },
              "M_ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "S_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "S_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "S_ARESETN"
                  }
                }
              },
              "S_ARESETN": {
                "type": "rst",
                "direction": "I"
              }
            },
            "components": {
              "auto_pc": {
                "vlnv": "xilinx.com:ip:axi_protocol_converter:2.1",
                "xci_name": "mb_dfxc_auto_pc_4",
                "parameters": {
                  "MI_PROTOCOL": {
                    "value": "AXI4"
                  },
                  "SI_PROTOCOL": {
                    "value": "AXI4LITE"
                  }
                },
                "addressing": {
                  "interface_ports": {
                    "S_AXI": {
                      "mode": "Slave",
                      "bridges": [
                        "M_AXI"
                      ]
                    }
                  }
                }
              },
              "auto_us": {
                "vlnv": "xilinx.com:ip:axi_dwidth_converter:2.1",
                "xci_name": "mb_dfxc_auto_us_1",
                "parameters": {
                  "MI_DATA_WIDTH": {
                    "value": "512"
                  },
                  "SI_DATA_WIDTH": {
                    "value": "32"
                  }
                },
                "addressing": {
                  "interface_ports": {
                    "S_AXI": {
                      "mode": "Slave",
                      "bridges": [
                        "M_AXI"
                      ]
                    }
                  }
                }
              }
            },
            "interface_nets": {
              "s01_couplers_to_auto_pc": {
                "interface_ports": [
                  "S_AXI",
                  "auto_pc/S_AXI"
                ]
              },
              "auto_us_to_s01_couplers": {
                "interface_ports": [
                  "M_AXI",
                  "auto_us/M_AXI"
                ]
              },
              "auto_pc_to_auto_us": {
                "interface_ports": [
                  "auto_pc/M_AXI",
                  "auto_us/S_AXI"
                ]
              }
            },
            "nets": {
              "S_ACLK_1": {
                "ports": [
                  "S_ACLK",
                  "auto_pc/aclk",
                  "auto_us/s_axi_aclk"
                ]
              },
              "S_ARESETN_1": {
                "ports": [
                  "S_ARESETN",
                  "auto_pc/aresetn",
                  "auto_us/s_axi_aresetn"
                ]
              }
            }
          },
          "s02_couplers": {
            "interface_ports": {
              "M_AXI": {
                "mode": "Master",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "S_AXI": {
                "mode": "Slave",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              }
            },
            "ports": {
              "M_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "M_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "M_ARESETN"
                  }
                }
              },
              "M_ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "S_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "S_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "S_ARESETN"
                  }
                }
              },
              "S_ARESETN": {
                "type": "rst",
                "direction": "I"
              }
            },
            "components": {
              "auto_us": {
                "vlnv": "xilinx.com:ip:axi_dwidth_converter:2.1",
                "xci_name": "mb_dfxc_auto_us_2",
                "parameters": {
                  "MI_DATA_WIDTH": {
                    "value": "512"
                  },
                  "SI_DATA_WIDTH": {
                    "value": "32"
                  }
                },
                "addressing": {
                  "interface_ports": {
                    "S_AXI": {
                      "mode": "Slave",
                      "bridges": [
                        "M_AXI"
                      ]
                    }
                  }
                }
              }
            },
            "interface_nets": {
              "s02_couplers_to_auto_us": {
                "interface_ports": [
                  "S_AXI",
                  "auto_us/S_AXI"
                ]
              },
              "auto_us_to_s02_couplers": {
                "interface_ports": [
                  "M_AXI",
                  "auto_us/M_AXI"
                ]
              }
            },
            "nets": {
              "S_ACLK_1": {
                "ports": [
                  "S_ACLK",
                  "auto_us/s_axi_aclk"
                ]
              },
              "S_ARESETN_1": {
                "ports": [
                  "S_ARESETN",
                  "auto_us/s_axi_aresetn"
                ]
              }
            }
          },
          "m00_couplers": {
            "interface_ports": {
              "M_AXI": {
                "mode": "Master",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "S_AXI": {
                "mode": "Slave",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              }
            },
            "ports": {
              "M_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "M_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "M_ARESETN"
                  }
                }
              },
              "M_ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "S_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "S_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "S_ARESETN"
                  }
                }
              },
              "S_ARESETN": {
                "type": "rst",
                "direction": "I"
              }
            },
            "components": {
              "auto_cc": {
                "vlnv": "xilinx.com:ip:axi_clock_converter:2.1",
                "xci_name": "mb_dfxc_auto_cc_0",
                "addressing": {
                  "interface_ports": {
                    "S_AXI": {
                      "mode": "Slave",
                      "bridges": [
                        "M_AXI"
                      ]
                    }
                  }
                }
              },
              "auto_ds": {
                "vlnv": "xilinx.com:ip:axi_dwidth_converter:2.1",
                "xci_name": "mb_dfxc_auto_ds_0",
                "parameters": {
                  "MI_DATA_WIDTH": {
                    "value": "32"
                  },
                  "SI_DATA_WIDTH": {
                    "value": "512"
                  }
                },
                "addressing": {
                  "interface_ports": {
                    "S_AXI": {
                      "mode": "Slave",
                      "bridges": [
                        "M_AXI"
                      ]
                    }
                  }
                }
              }
            },
            "interface_nets": {
              "m00_couplers_to_auto_cc": {
                "interface_ports": [
                  "S_AXI",
                  "auto_cc/S_AXI"
                ]
              },
              "auto_cc_to_auto_ds": {
                "interface_ports": [
                  "auto_cc/M_AXI",
                  "auto_ds/S_AXI"
                ]
              },
              "auto_ds_to_m00_couplers": {
                "interface_ports": [
                  "M_AXI",
                  "auto_ds/M_AXI"
                ]
              }
            },
            "nets": {
              "M_ACLK_1": {
                "ports": [
                  "M_ACLK",
                  "auto_cc/m_axi_aclk",
                  "auto_ds/s_axi_aclk"
                ]
              },
              "S_ACLK_1": {
                "ports": [
                  "S_ACLK",
                  "auto_cc/s_axi_aclk"
                ]
              },
              "M_ARESETN_1": {
                "ports": [
                  "M_ARESETN",
                  "auto_cc/m_axi_aresetn",
                  "auto_ds/s_axi_aresetn"
                ]
              },
              "S_ARESETN_1": {
                "ports": [
                  "S_ARESETN",
                  "auto_cc/s_axi_aresetn"
                ]
              }
            }
          },
          "m01_couplers": {
            "interface_ports": {
              "M_AXI": {
                "mode": "Master",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "S_AXI": {
                "mode": "Slave",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              }
            },
            "ports": {
              "M_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "M_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "M_ARESETN"
                  }
                }
              },
              "M_ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "S_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "S_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "S_ARESETN"
                  }
                }
              },
              "S_ARESETN": {
                "type": "rst",
                "direction": "I"
              }
            },
            "components": {
              "auto_cc": {
                "vlnv": "xilinx.com:ip:axi_clock_converter:2.1",
                "xci_name": "mb_dfxc_auto_cc_1",
                "addressing": {
                  "interface_ports": {
                    "S_AXI": {
                      "mode": "Slave",
                      "bridges": [
                        "M_AXI"
                      ]
                    }
                  }
                }
              },
              "auto_ds": {
                "vlnv": "xilinx.com:ip:axi_dwidth_converter:2.1",
                "xci_name": "mb_dfxc_auto_ds_1",
                "parameters": {
                  "MI_DATA_WIDTH": {
                    "value": "32"
                  },
                  "SI_DATA_WIDTH": {
                    "value": "512"
                  }
                },
                "addressing": {
                  "interface_ports": {
                    "S_AXI": {
                      "mode": "Slave",
                      "bridges": [
                        "M_AXI"
                      ]
                    }
                  }
                }
              },
              "auto_pc": {
                "vlnv": "xilinx.com:ip:axi_protocol_converter:2.1",
                "xci_name": "mb_dfxc_auto_pc_0",
                "parameters": {
                  "MI_PROTOCOL": {
                    "value": "AXI4LITE"
                  },
                  "SI_PROTOCOL": {
                    "value": "AXI4"
                  }
                },
                "addressing": {
                  "interface_ports": {
                    "S_AXI": {
                      "mode": "Slave",
                      "bridges": [
                        "M_AXI"
                      ]
                    }
                  }
                }
              }
            },
            "interface_nets": {
              "m01_couplers_to_auto_cc": {
                "interface_ports": [
                  "S_AXI",
                  "auto_cc/S_AXI"
                ]
              },
              "auto_ds_to_auto_pc": {
                "interface_ports": [
                  "auto_ds/M_AXI",
                  "auto_pc/S_AXI"
                ]
              },
              "auto_pc_to_m01_couplers": {
                "interface_ports": [
                  "M_AXI",
                  "auto_pc/M_AXI"
                ]
              },
              "auto_cc_to_auto_ds": {
                "interface_ports": [
                  "auto_cc/M_AXI",
                  "auto_ds/S_AXI"
                ]
              }
            },
            "nets": {
              "M_ACLK_1": {
                "ports": [
                  "M_ACLK",
                  "auto_cc/m_axi_aclk",
                  "auto_ds/s_axi_aclk",
                  "auto_pc/aclk"
                ]
              },
              "S_ACLK_1": {
                "ports": [
                  "S_ACLK",
                  "auto_cc/s_axi_aclk"
                ]
              },
              "M_ARESETN_1": {
                "ports": [
                  "M_ARESETN",
                  "auto_cc/m_axi_aresetn",
                  "auto_ds/s_axi_aresetn",
                  "auto_pc/aresetn"
                ]
              },
              "S_ARESETN_1": {
                "ports": [
                  "S_ARESETN",
                  "auto_cc/s_axi_aresetn"
                ]
              }
            }
          },
          "m02_couplers": {
            "interface_ports": {
              "M_AXI": {
                "mode": "Master",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "S_AXI": {
                "mode": "Slave",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              }
            },
            "ports": {
              "M_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "M_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "M_ARESETN"
                  }
                }
              },
              "M_ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "S_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "S_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "S_ARESETN"
                  }
                }
              },
              "S_ARESETN": {
                "type": "rst",
                "direction": "I"
              }
            },
            "components": {
              "auto_cc": {
                "vlnv": "xilinx.com:ip:axi_clock_converter:2.1",
                "xci_name": "mb_dfxc_auto_cc_2",
                "addressing": {
                  "interface_ports": {
                    "S_AXI": {
                      "mode": "Slave",
                      "bridges": [
                        "M_AXI"
                      ]
                    }
                  }
                }
              }
            },
            "interface_nets": {
              "auto_cc_to_m02_couplers": {
                "interface_ports": [
                  "M_AXI",
                  "auto_cc/M_AXI"
                ]
              },
              "m02_couplers_to_auto_cc": {
                "interface_ports": [
                  "S_AXI",
                  "auto_cc/S_AXI"
                ]
              }
            },
            "nets": {
              "M_ACLK_1": {
                "ports": [
                  "M_ACLK",
                  "auto_cc/m_axi_aclk"
                ]
              },
              "S_ACLK_1": {
                "ports": [
                  "S_ACLK",
                  "auto_cc/s_axi_aclk"
                ]
              },
              "M_ARESETN_1": {
                "ports": [
                  "M_ARESETN",
                  "auto_cc/m_axi_aresetn"
                ]
              },
              "S_ARESETN_1": {
                "ports": [
                  "S_ARESETN",
                  "auto_cc/s_axi_aresetn"
                ]
              }
            }
          },
          "m03_couplers": {
            "interface_ports": {
              "M_AXI": {
                "mode": "Master",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "S_AXI": {
                "mode": "Slave",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              }
            },
            "ports": {
              "M_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "M_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "M_ARESETN"
                  }
                }
              },
              "M_ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "S_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "S_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "S_ARESETN"
                  }
                }
              },
              "S_ARESETN": {
                "type": "rst",
                "direction": "I"
              }
            },
            "components": {
              "auto_ds": {
                "vlnv": "xilinx.com:ip:axi_dwidth_converter:2.1",
                "xci_name": "mb_dfxc_auto_ds_2",
                "parameters": {
                  "MI_DATA_WIDTH": {
                    "value": "32"
                  },
                  "SI_DATA_WIDTH": {
                    "value": "512"
                  }
                },
                "addressing": {
                  "interface_ports": {
                    "S_AXI": {
                      "mode": "Slave",
                      "bridges": [
                        "M_AXI"
                      ]
                    }
                  }
                }
              },
              "auto_pc": {
                "vlnv": "xilinx.com:ip:axi_protocol_converter:2.1",
                "xci_name": "mb_dfxc_auto_pc_1",
                "parameters": {
                  "MI_PROTOCOL": {
                    "value": "AXI4LITE"
                  },
                  "SI_PROTOCOL": {
                    "value": "AXI4"
                  }
                },
                "addressing": {
                  "interface_ports": {
                    "S_AXI": {
                      "mode": "Slave",
                      "bridges": [
                        "M_AXI"
                      ]
                    }
                  }
                }
              }
            },
            "interface_nets": {
              "auto_ds_to_auto_pc": {
                "interface_ports": [
                  "auto_ds/M_AXI",
                  "auto_pc/S_AXI"
                ]
              },
              "auto_pc_to_m03_couplers": {
                "interface_ports": [
                  "M_AXI",
                  "auto_pc/M_AXI"
                ]
              },
              "m03_couplers_to_auto_ds": {
                "interface_ports": [
                  "S_AXI",
                  "auto_ds/S_AXI"
                ]
              }
            },
            "nets": {
              "S_ACLK_1": {
                "ports": [
                  "S_ACLK",
                  "auto_ds/s_axi_aclk",
                  "auto_pc/aclk"
                ]
              },
              "S_ARESETN_1": {
                "ports": [
                  "S_ARESETN",
                  "auto_ds/s_axi_aresetn",
                  "auto_pc/aresetn"
                ]
              }
            }
          },
          "m04_couplers": {
            "interface_ports": {
              "M_AXI": {
                "mode": "Master",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "S_AXI": {
                "mode": "Slave",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              }
            },
            "ports": {
              "M_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "M_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "M_ARESETN"
                  }
                }
              },
              "M_ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "S_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "S_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "S_ARESETN"
                  }
                }
              },
              "S_ARESETN": {
                "type": "rst",
                "direction": "I"
              }
            },
            "components": {
              "auto_ds": {
                "vlnv": "xilinx.com:ip:axi_dwidth_converter:2.1",
                "xci_name": "mb_dfxc_auto_ds_3",
                "parameters": {
                  "MI_DATA_WIDTH": {
                    "value": "32"
                  },
                  "SI_DATA_WIDTH": {
                    "value": "512"
                  }
                },
                "addressing": {
                  "interface_ports": {
                    "S_AXI": {
                      "mode": "Slave",
                      "bridges": [
                        "M_AXI"
                      ]
                    }
                  }
                }
              },
              "auto_pc": {
                "vlnv": "xilinx.com:ip:axi_protocol_converter:2.1",
                "xci_name": "mb_dfxc_auto_pc_2",
                "parameters": {
                  "MI_PROTOCOL": {
                    "value": "AXI4LITE"
                  },
                  "SI_PROTOCOL": {
                    "value": "AXI4"
                  }
                },
                "addressing": {
                  "interface_ports": {
                    "S_AXI": {
                      "mode": "Slave",
                      "bridges": [
                        "M_AXI"
                      ]
                    }
                  }
                }
              }
            },
            "interface_nets": {
              "auto_ds_to_auto_pc": {
                "interface_ports": [
                  "auto_ds/M_AXI",
                  "auto_pc/S_AXI"
                ]
              },
              "auto_pc_to_m04_couplers": {
                "interface_ports": [
                  "M_AXI",
                  "auto_pc/M_AXI"
                ]
              },
              "m04_couplers_to_auto_ds": {
                "interface_ports": [
                  "S_AXI",
                  "auto_ds/S_AXI"
                ]
              }
            },
            "nets": {
              "S_ACLK_1": {
                "ports": [
                  "S_ACLK",
                  "auto_ds/s_axi_aclk",
                  "auto_pc/aclk"
                ]
              },
              "S_ARESETN_1": {
                "ports": [
                  "S_ARESETN",
                  "auto_ds/s_axi_aresetn",
                  "auto_pc/aresetn"
                ]
              }
            }
          },
          "m05_couplers": {
            "interface_ports": {
              "M_AXI": {
                "mode": "Master",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "S_AXI": {
                "mode": "Slave",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              }
            },
            "ports": {
              "M_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "M_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "M_ARESETN"
                  }
                }
              },
              "M_ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "S_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "S_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "S_ARESETN"
                  }
                }
              },
              "S_ARESETN": {
                "type": "rst",
                "direction": "I"
              }
            },
            "components": {
              "auto_cc": {
                "vlnv": "xilinx.com:ip:axi_clock_converter:2.1",
                "xci_name": "mb_dfxc_auto_cc_3",
                "addressing": {
                  "interface_ports": {
                    "S_AXI": {
                      "mode": "Slave",
                      "bridges": [
                        "M_AXI"
                      ]
                    }
                  }
                }
              },
              "auto_ds": {
                "vlnv": "xilinx.com:ip:axi_dwidth_converter:2.1",
                "xci_name": "mb_dfxc_auto_ds_4",
                "parameters": {
                  "MI_DATA_WIDTH": {
                    "value": "32"
                  },
                  "SI_DATA_WIDTH": {
                    "value": "512"
                  }
                },
                "addressing": {
                  "interface_ports": {
                    "S_AXI": {
                      "mode": "Slave",
                      "bridges": [
                        "M_AXI"
                      ]
                    }
                  }
                }
              },
              "auto_pc": {
                "vlnv": "xilinx.com:ip:axi_protocol_converter:2.1",
                "xci_name": "mb_dfxc_auto_pc_3",
                "parameters": {
                  "MI_PROTOCOL": {
                    "value": "AXI4LITE"
                  },
                  "SI_PROTOCOL": {
                    "value": "AXI4"
                  }
                },
                "addressing": {
                  "interface_ports": {
                    "S_AXI": {
                      "mode": "Slave",
                      "bridges": [
                        "M_AXI"
                      ]
                    }
                  }
                }
              }
            },
            "interface_nets": {
              "auto_cc_to_auto_ds": {
                "interface_ports": [
                  "auto_cc/M_AXI",
                  "auto_ds/S_AXI"
                ]
              },
              "auto_pc_to_m05_couplers": {
                "interface_ports": [
                  "M_AXI",
                  "auto_pc/M_AXI"
                ]
              },
              "auto_ds_to_auto_pc": {
                "interface_ports": [
                  "auto_ds/M_AXI",
                  "auto_pc/S_AXI"
                ]
              },
              "m05_couplers_to_auto_cc": {
                "interface_ports": [
                  "S_AXI",
                  "auto_cc/S_AXI"
                ]
              }
            },
            "nets": {
              "M_ACLK_1": {
                "ports": [
                  "M_ACLK",
                  "auto_cc/m_axi_aclk",
                  "auto_ds/s_axi_aclk",
                  "auto_pc/aclk"
                ]
              },
              "S_ACLK_1": {
                "ports": [
                  "S_ACLK",
                  "auto_cc/s_axi_aclk"
                ]
              },
              "M_ARESETN_1": {
                "ports": [
                  "M_ARESETN",
                  "auto_cc/m_axi_aresetn",
                  "auto_ds/s_axi_aresetn",
                  "auto_pc/aresetn"
                ]
              },
              "S_ARESETN_1": {
                "ports": [
                  "S_ARESETN",
                  "auto_cc/s_axi_aresetn"
                ]
              }
            }
          }
        },
        "interface_nets": {
          "m01_couplers_to_axi_intc": {
            "interface_ports": [
              "M01_AXI",
              "m01_couplers/M_AXI"
            ]
          },
          "xbar_to_m00_couplers": {
            "interface_ports": [
              "xbar/M00_AXI",
              "m00_couplers/S_AXI"
            ]
          },
          "axi_intc_to_s01_couplers": {
            "interface_ports": [
              "S01_AXI",
              "s01_couplers/S_AXI"
            ]
          },
          "axi_intc_to_s02_couplers": {
            "interface_ports": [
              "S02_AXI",
              "s02_couplers/S_AXI"
            ]
          },
          "s01_couplers_to_xbar": {
            "interface_ports": [
              "s01_couplers/M_AXI",
              "xbar/S01_AXI"
            ]
          },
          "s02_couplers_to_xbar": {
            "interface_ports": [
              "s02_couplers/M_AXI",
              "xbar/S02_AXI"
            ]
          },
          "m03_couplers_to_axi_intc": {
            "interface_ports": [
              "M03_AXI",
              "m03_couplers/M_AXI"
            ]
          },
          "m02_couplers_to_axi_intc": {
            "interface_ports": [
              "M02_AXI",
              "m02_couplers/M_AXI"
            ]
          },
          "xbar_to_m02_couplers": {
            "interface_ports": [
              "xbar/M02_AXI",
              "m02_couplers/S_AXI"
            ]
          },
          "xbar_to_m01_couplers": {
            "interface_ports": [
              "xbar/M01_AXI",
              "m01_couplers/S_AXI"
            ]
          },
          "m00_couplers_to_axi_intc": {
            "interface_ports": [
              "M00_AXI",
              "m00_couplers/M_AXI"
            ]
          },
          "xbar_to_m03_couplers": {
            "interface_ports": [
              "xbar/M03_AXI",
              "m03_couplers/S_AXI"
            ]
          },
          "axi_intc_to_s00_couplers": {
            "interface_ports": [
              "S00_AXI",
              "s00_couplers/S_AXI"
            ]
          },
          "s00_couplers_to_xbar": {
            "interface_ports": [
              "s00_couplers/M_AXI",
              "xbar/S00_AXI"
            ]
          },
          "xbar_to_m04_couplers": {
            "interface_ports": [
              "xbar/M04_AXI",
              "m04_couplers/S_AXI"
            ]
          },
          "m04_couplers_to_axi_intc": {
            "interface_ports": [
              "M04_AXI",
              "m04_couplers/M_AXI"
            ]
          },
          "m05_couplers_to_axi_intc": {
            "interface_ports": [
              "M05_AXI",
              "m05_couplers/M_AXI"
            ]
          },
          "xbar_to_m05_couplers": {
            "interface_ports": [
              "xbar/M05_AXI",
              "m05_couplers/S_AXI"
            ]
          }
        },
        "nets": {
          "axi_intc_ACLK_net": {
            "ports": [
              "ACLK",
              "xbar/aclk",
              "s00_couplers/M_ACLK",
              "s01_couplers/M_ACLK",
              "s02_couplers/M_ACLK",
              "m00_couplers/S_ACLK",
              "m01_couplers/S_ACLK",
              "m02_couplers/S_ACLK",
              "m03_couplers/S_ACLK",
              "m04_couplers/S_ACLK",
              "m05_couplers/S_ACLK"
            ]
          },
          "axi_intc_ARESETN_net": {
            "ports": [
              "ARESETN",
              "xbar/aresetn",
              "s00_couplers/M_ARESETN",
              "s01_couplers/M_ARESETN",
              "s02_couplers/M_ARESETN",
              "m00_couplers/S_ARESETN",
              "m01_couplers/S_ARESETN",
              "m02_couplers/S_ARESETN",
              "m03_couplers/S_ARESETN",
              "m04_couplers/S_ARESETN",
              "m05_couplers/S_ARESETN"
            ]
          },
          "S00_ACLK_1": {
            "ports": [
              "S00_ACLK",
              "s00_couplers/S_ACLK"
            ]
          },
          "S00_ARESETN_1": {
            "ports": [
              "S00_ARESETN",
              "s00_couplers/S_ARESETN"
            ]
          },
          "S01_ACLK_1": {
            "ports": [
              "S01_ACLK",
              "s01_couplers/S_ACLK"
            ]
          },
          "S01_ARESETN_1": {
            "ports": [
              "S01_ARESETN",
              "s01_couplers/S_ARESETN"
            ]
          },
          "S02_ACLK_1": {
            "ports": [
              "S02_ACLK",
              "s02_couplers/S_ACLK"
            ]
          },
          "S02_ARESETN_1": {
            "ports": [
              "S02_ARESETN",
              "s02_couplers/S_ARESETN"
            ]
          },
          "M00_ACLK_1": {
            "ports": [
              "M00_ACLK",
              "m00_couplers/M_ACLK"
            ]
          },
          "M00_ARESETN_1": {
            "ports": [
              "M00_ARESETN",
              "m00_couplers/M_ARESETN"
            ]
          },
          "M01_ACLK_1": {
            "ports": [
              "M01_ACLK",
              "m01_couplers/M_ACLK"
            ]
          },
          "M01_ARESETN_1": {
            "ports": [
              "M01_ARESETN",
              "m01_couplers/M_ARESETN"
            ]
          },
          "M02_ACLK_1": {
            "ports": [
              "M02_ACLK",
              "m02_couplers/M_ACLK"
            ]
          },
          "M02_ARESETN_1": {
            "ports": [
              "M02_ARESETN",
              "m02_couplers/M_ARESETN"
            ]
          },
          "M03_ACLK_1": {
            "ports": [
              "M03_ACLK",
              "m03_couplers/M_ACLK"
            ]
          },
          "M03_ARESETN_1": {
            "ports": [
              "M03_ARESETN",
              "m03_couplers/M_ARESETN"
            ]
          },
          "M04_ACLK_1": {
            "ports": [
              "M04_ACLK",
              "m04_couplers/M_ACLK"
            ]
          },
          "M04_ARESETN_1": {
            "ports": [
              "M04_ARESETN",
              "m04_couplers/M_ARESETN"
            ]
          },
          "M05_ACLK_1": {
            "ports": [
              "M05_ACLK",
              "m05_couplers/M_ACLK"
            ]
          },
          "M05_ARESETN_1": {
            "ports": [
              "M05_ARESETN",
              "m05_couplers/M_ARESETN"
            ]
          }
        }
      },
      "ddr4": {
        "vlnv": "xilinx.com:ip:ddr4:2.2",
        "xci_name": "mb_dfxc_ddr4_0",
        "parameters": {
          "ADDN_UI_CLKOUT1_FREQ_HZ": {
            "value": "125"
          },
          "ADDN_UI_CLKOUT2_FREQ_HZ": {
            "value": "100"
          },
          "C0.BANK_GROUP_WIDTH": {
            "value": "1"
          },
          "C0.DDR4_AxiAddressWidth": {
            "value": "31"
          },
          "C0_CLOCK_BOARD_INTERFACE": {
            "value": "default_250mhz_clk1"
          },
          "C0_DDR4_BOARD_INTERFACE": {
            "value": "ddr4_sdram_c1"
          },
          "RESET_BOARD_INTERFACE": {
            "value": "reset"
          }
        }
      },
      "jtag2axi": {
        "vlnv": "xilinx.com:ip:jtag_axi:1.2",
        "xci_name": "mb_dfxc_jtag2axi_0",
        "addressing": {
          "address_spaces": {
            "Data": {
              "range": "4G",
              "width": "32"
            }
          },
          "interface_ports": {
            "M_AXI": {
              "mode": "Master",
              "address_space_ref": "Data",
              "base_address": {
                "minimum": "0x00000000",
                "maximum": "0xFFFFFFFF"
              }
            }
          }
        }
      },
      "qspi": {
        "vlnv": "xilinx.com:ip:axi_quad_spi:3.2",
        "xci_name": "mb_dfxc_qspi_0",
        "parameters": {
          "C_FAMILY": {
            "value": "kintexuplus"
          },
          "C_SPI_MEMORY": {
            "value": "2"
          },
          "C_SPI_MEM_ADDR_BITS": {
            "value": "32"
          },
          "C_SPI_MODE": {
            "value": "2"
          },
          "C_SUB_FAMILY": {
            "value": "kintexuplus"
          },
          "C_TYPE_OF_AXI4_INTERFACE": {
            "value": "1"
          },
          "C_USE_STARTUP": {
            "value": "1"
          },
          "C_USE_STARTUP_INT": {
            "value": "1"
          },
          "C_XIP_MODE": {
            "value": "1"
          }
        }
      },
      "uart": {
        "vlnv": "xilinx.com:ip:axi_uart16550:2.0",
        "xci_name": "mb_dfxc_uart_0",
        "parameters": {
          "UART_BOARD_INTERFACE": {
            "value": "rs232_uart"
          },
          "USE_BOARD_FLOW": {
            "value": "true"
          }
        }
      }
    },
    "interface_nets": {
      "hier_mb_M_AXI_DP": {
        "interface_ports": [
          "axi_intc/S01_AXI",
          "hier_mb/M_AXI_DP"
        ]
      },
      "jtag2axi_M_AXI": {
        "interface_ports": [
          "axi_intc/S00_AXI",
          "jtag2axi/M_AXI"
        ]
      },
      "axi_intc_M00_AXI": {
        "interface_ports": [
          "axi_intc/M00_AXI",
          "qspi/AXI_FULL"
        ]
      },
      "hier_dfxc_m_axi_mem": {
        "interface_ports": [
          "axi_intc/S02_AXI",
          "hier_dfxc/m_axi_mem"
        ]
      },
      "axi_intc_M05_AXI": {
        "interface_ports": [
          "axi_intc/M05_AXI",
          "qspi/AXI_LITE"
        ]
      },
      "ddr4_C0_DDR4": {
        "interface_ports": [
          "ddr4_sdram_c1",
          "ddr4/C0_DDR4"
        ]
      },
      "axi_intc_M01_AXI": {
        "interface_ports": [
          "axi_intc/M01_AXI",
          "uart/S_AXI"
        ]
      },
      "axi_intc_M02_AXI": {
        "interface_ports": [
          "axi_intc/M02_AXI",
          "ddr4/C0_DDR4_S_AXI"
        ]
      },
      "default_250mhz_clk1_1": {
        "interface_ports": [
          "sysclk",
          "ddr4/C0_SYS_CLK"
        ]
      },
      "axi_uart16550_UART": {
        "interface_ports": [
          "uart",
          "uart/UART"
        ]
      },
      "sem_icap_arbiter": {
        "interface_ports": [
          "sem_icap_arbiter",
          "hier_dfxc/sem_icap_arbiter"
        ]
      },
      "sem_icap": {
        "interface_ports": [
          "sem_icap",
          "hier_dfxc/sem_icap"
        ]
      },
      "axi_intc_M04_AXI": {
        "interface_ports": [
          "axi_intc/M04_AXI",
          "hier_dfxc/S_AXI_timer"
        ]
      },
      "axi_intc_M03_AXI": {
        "interface_ports": [
          "axi_intc/M03_AXI",
          "hier_dfxc/s_axi_reg_dfxc"
        ]
      }
    },
    "nets": {
      "SYS_Rst_1": {
        "ports": [
          "hier_rst/bus_struct_reset",
          "hier_mb/SYS_Rst"
        ]
      },
      "clk_100": {
        "ports": [
          "ddr4/addn_ui_clkout2",
          "clkout_100",
          "hier_rst/clk_100",
          "axi_intc/M00_ACLK",
          "axi_intc/M01_ACLK",
          "axi_intc/M05_ACLK",
          "qspi/ext_spi_clk",
          "qspi/s_axi_aclk",
          "qspi/s_axi4_aclk",
          "uart/s_axi_aclk"
        ]
      },
      "clk_125": {
        "ports": [
          "ddr4/addn_ui_clkout1",
          "clkout_icap",
          "hier_mb/LMB_Clk",
          "hier_dfxc/icap_clk",
          "hier_rst/clk_125",
          "axi_intc/ACLK",
          "axi_intc/S00_ACLK",
          "axi_intc/S01_ACLK",
          "axi_intc/S02_ACLK",
          "axi_intc/M03_ACLK",
          "axi_intc/M04_ACLK",
          "jtag2axi/aclk"
        ]
      },
      "clk_300": {
        "ports": [
          "ddr4/c0_ddr4_ui_clk",
          "hier_rst/clk_300",
          "axi_intc/M02_ACLK"
        ]
      },
      "ddr4_c0_ddr4_ui_clk_sync_rst": {
        "ports": [
          "ddr4/c0_ddr4_ui_clk_sync_rst",
          "hier_rst/ext_reset_in"
        ]
      },
      "err_inj": {
        "ports": [
          "dfxc_err_inj",
          "hier_dfxc/err_inj"
        ]
      },
      "hier_mb_Debug_SYS_Rst": {
        "ports": [
          "hier_mb/Debug_SYS_Rst",
          "hier_rst/mb_debug_sys_rst"
        ]
      },
      "hier_dfxc_vsm_vs_count_rm_decouple": {
        "ports": [
          "hier_dfxc/vsm_vs_count_rm_decouple",
          "vs_count_rm_decouple"
        ]
      },
      "hier_dfxc_vsm_vs_count_rm_reset": {
        "ports": [
          "hier_dfxc/vsm_vs_count_rm_reset",
          "vs_count_rm_reset"
        ]
      },
      "hier_dfxc_vsm_vs_shift_rm_decouple": {
        "ports": [
          "hier_dfxc/vsm_vs_shift_rm_decouple",
          "vs_shift_rm_decouple"
        ]
      },
      "hier_dfxc_vsm_vs_shift_rm_reset": {
        "ports": [
          "hier_dfxc/vsm_vs_shift_rm_reset",
          "vs_shift_rm_reset"
        ]
      },
      "reset_1": {
        "ports": [
          "reset",
          "hier_rst/reset",
          "ddr4/sys_rst"
        ]
      },
      "rst_ddr4_100M_peripheral_aresetn": {
        "ports": [
          "hier_rst/peripheral_aresetn2",
          "axi_intc/M00_ARESETN",
          "axi_intc/M01_ARESETN",
          "axi_intc/M05_ARESETN",
          "qspi/s_axi_aresetn",
          "qspi/s_axi4_aresetn",
          "uart/s_axi_aresetn"
        ]
      },
      "rst_ddr4_125M_mb_reset": {
        "ports": [
          "hier_rst/mb_reset",
          "hier_mb/Reset"
        ]
      },
      "rst_ddr4_125M_peripheral_aresetn": {
        "ports": [
          "hier_rst/peripheral_aresetn",
          "hier_dfxc/icap_reset",
          "axi_intc/S00_ARESETN",
          "axi_intc/S01_ARESETN",
          "axi_intc/S02_ARESETN",
          "axi_intc/M03_ARESETN",
          "axi_intc/M04_ARESETN",
          "jtag2axi/aresetn"
        ]
      },
      "rst_ddr4_300M_interconnect_aresetn": {
        "ports": [
          "hier_rst/interconnect_aresetn",
          "axi_intc/ARESETN"
        ]
      },
      "rst_ddr4_300M_peripheral_aresetn": {
        "ports": [
          "hier_rst/peripheral_aresetn1",
          "axi_intc/M02_ARESETN",
          "ddr4/c0_ddr4_aresetn"
        ]
      },
      "vsm_vs_count_hw_triggers": {
        "ports": [
          "dfxc_count_hw_trig",
          "hier_dfxc/vsm_vs_count_hw_triggers"
        ]
      },
      "vsm_vs_shift_hw_triggers": {
        "ports": [
          "dfxc_shift_hw_trig",
          "hier_dfxc/vsm_vs_shift_hw_triggers"
        ]
      }
    },
    "addressing": {
      "/hier_mb/mb": {
        "address_spaces": {
          "Data": {
            "range": "4G",
            "width": "32",
            "segments": {
              "SEG_axi_timer_0_Reg": {
                "address_block": "/hier_dfxc/timer/S_AXI/Reg",
                "offset": "0x41C00000",
                "range": "64K"
              },
              "SEG_axi_uart16550_0_Reg": {
                "address_block": "/uart/S_AXI/Reg",
                "offset": "0x44A20000",
                "range": "64K"
              },
              "SEG_ddr4_0_C0_DDR4_ADDRESS_BLOCK": {
                "address_block": "/ddr4/C0_DDR4_MEMORY_MAP/C0_DDR4_ADDRESS_BLOCK",
                "offset": "0x80000000",
                "range": "2G"
              },
              "SEG_dfx_controller_Reg": {
                "address_block": "/hier_dfxc/dfx_controller/s_axi_reg/Reg",
                "offset": "0x44A00000",
                "range": "64K"
              },
              "SEG_dlmb_bram_if_cntlr_Mem": {
                "address_block": "/hier_mb/mb_lmb/dlmb_bram_if_cntlr/SLMB/Mem",
                "offset": "0x00000000",
                "range": "64K"
              },
              "SEG_qspi_MEM0": {
                "address_block": "/qspi/aximm/MEM0",
                "offset": "0x60000000",
                "range": "32M"
              },
              "SEG_qspi_Reg": {
                "address_block": "/qspi/AXI_LITE/Reg",
                "offset": "0x44A10000",
                "range": "64K"
              }
            }
          },
          "Instruction": {
            "range": "4G",
            "width": "32",
            "segments": {
              "SEG_ilmb_bram_if_cntlr_Mem": {
                "address_block": "/hier_mb/mb_lmb/ilmb_bram_if_cntlr/SLMB/Mem",
                "offset": "0x00000000",
                "range": "64K"
              }
            }
          }
        }
      },
      "/hier_dfxc/dfx_controller": {
        "address_spaces": {
          "Data": {
            "range": "4G",
            "width": "32",
            "segments": {
              "SEG_ddr4_C0_DDR4_ADDRESS_BLOCK": {
                "address_block": "/ddr4/C0_DDR4_MEMORY_MAP/C0_DDR4_ADDRESS_BLOCK",
                "offset": "0x80000000",
                "range": "2G"
              },
              "SEG_dfx_controller_Reg": {
                "address_block": "/hier_dfxc/dfx_controller/s_axi_reg/Reg",
                "offset": "0x44A00000",
                "range": "64K"
              },
              "SEG_qspi_MEM0": {
                "address_block": "/qspi/aximm/MEM0",
                "offset": "0x60000000",
                "range": "32M"
              },
              "SEG_qspi_Reg": {
                "address_block": "/qspi/AXI_LITE/Reg",
                "offset": "0x44A10000",
                "range": "64K"
              },
              "SEG_timer_Reg": {
                "address_block": "/hier_dfxc/timer/S_AXI/Reg",
                "offset": "0x41C00000",
                "range": "64K"
              },
              "SEG_uart_Reg": {
                "address_block": "/uart/S_AXI/Reg",
                "offset": "0x44A20000",
                "range": "64K"
              }
            }
          }
        }
      },
      "/jtag2axi": {
        "address_spaces": {
          "Data": {
            "range": "4G",
            "width": "32",
            "segments": {
              "SEG_axi_timer_0_Reg": {
                "address_block": "/hier_dfxc/timer/S_AXI/Reg",
                "offset": "0x41C00000",
                "range": "64K"
              },
              "SEG_axi_uart16550_0_Reg": {
                "address_block": "/uart/S_AXI/Reg",
                "offset": "0x44A20000",
                "range": "64K"
              },
              "SEG_ddr4_0_C0_DDR4_ADDRESS_BLOCK": {
                "address_block": "/ddr4/C0_DDR4_MEMORY_MAP/C0_DDR4_ADDRESS_BLOCK",
                "offset": "0x80000000",
                "range": "2G"
              },
              "SEG_dfx_controller_Reg": {
                "address_block": "/hier_dfxc/dfx_controller/s_axi_reg/Reg",
                "offset": "0x44A00000",
                "range": "64K"
              },
              "SEG_qspi_MEM0": {
                "address_block": "/qspi/aximm/MEM0",
                "offset": "0x60000000",
                "range": "32M"
              },
              "SEG_qspi_Reg": {
                "address_block": "/qspi/AXI_LITE/Reg",
                "offset": "0x44A10000",
                "range": "64K"
              }
            }
          }
        }
      }
    }
  }
}