WARNING: physical memory size is smaller than virtual memory size.

*** ChampSim Multicore Out-of-Order Simulator ***
Warmup Instructions: 5000000
Simulation Instructions: 5000000
Number of CPUs: 1
Page size: 4096

Off-chip DRAM Size: 4 GiB Channels: 1 Width: 64-bit Data Race: 800 MT/s
Warmup finished CPU 0 instructions: 5000003 cycles: 1258622 cumulative IPC: 3.973 (Simulation time: 00 hr 00 min 12 sec)
Warmup complete CPU 0 instructions: 5000003 cycles: 1258622 cumulative IPC: 3.973 (Simulation time: 00 hr 00 min 12 sec)
Heartbeat CPU 0 instructions: 10000003 cycles: 3901695 heartbeat IPC: 2.563 cumulative IPC: 1.892 (Simulation time: 00 hr 00 min 32 sec)
Simulation finished CPU 0 instructions: 5000000 cycles: 2643074 cumulative IPC: 1.892 (Simulation time: 00 hr 00 min 32 sec)
Simulation complete CPU 0 instructions: 5000000 cycles: 2643074 cumulative IPC: 1.892 (Simulation time: 00 hr 00 min 32 sec)

ChampSim completed all CPUs

=== Simulation ===
CPU 0 runs /scratch/cluster/hill/traces/spec2006/zeusmp_100B.trace.xz
Region of Interest Statistics

CPU 0 cumulative IPC: 1.892 instructions: 5000000 cycles: 2643074
CPU 0 Branch Prediction Accuracy: 85.73% MPKI: 4.668 Average ROB Occupancy at Mispredict: 72.82
Branch type MPKI
BRANCH_DIRECT_JUMP: 0
BRANCH_INDIRECT: 0
BRANCH_CONDITIONAL: 4.67
BRANCH_DIRECT_CALL: 0
BRANCH_INDIRECT_CALL: 0
BRANCH_RETURN: 0

LLC TOTAL        ACCESS:      25439 HIT:       5730 MISS:      19709
LLC LOAD         ACCESS:      13952 HIT:         22 MISS:      13930
LLC RFO          ACCESS:       5483 HIT:          0 MISS:       5483
LLC PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
LLC WRITE        ACCESS:       5499 HIT:       5499 MISS:          0
LLC TRANSLATION  ACCESS:        505 HIT:        209 MISS:        296
LLC PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
LLC AVERAGE MISS LATENCY: 344.8 cycles
cpu0_DTLB TOTAL        ACCESS:     865123 HIT:     701012 MISS:     164111
cpu0_DTLB LOAD         ACCESS:     865123 HIT:     701012 MISS:     164111
cpu0_DTLB RFO          ACCESS:          0 HIT:          0 MISS:          0
cpu0_DTLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu0_DTLB WRITE        ACCESS:          0 HIT:          0 MISS:          0
cpu0_DTLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0
cpu0_DTLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0_DTLB AVERAGE MISS LATENCY: 8.902 cycles
cpu0_ITLB TOTAL        ACCESS:      14062 HIT:      14062 MISS:          0
cpu0_ITLB LOAD         ACCESS:      14062 HIT:      14062 MISS:          0
cpu0_ITLB RFO          ACCESS:          0 HIT:          0 MISS:          0
cpu0_ITLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu0_ITLB WRITE        ACCESS:          0 HIT:          0 MISS:          0
cpu0_ITLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0
cpu0_ITLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0_ITLB AVERAGE MISS LATENCY: -nan cycles
cpu0_L1D TOTAL        ACCESS:    1046628 HIT:     780587 MISS:     266041
cpu0_L1D LOAD         ACCESS:     606678 HIT:     458752 MISS:     147926
cpu0_L1D RFO          ACCESS:          0 HIT:          0 MISS:          0
cpu0_L1D PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu0_L1D WRITE        ACCESS:     439378 HIT:     321833 MISS:     117545
cpu0_L1D TRANSLATION  ACCESS:        572 HIT:          2 MISS:        570
cpu0_L1D PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0_L1D AVERAGE MISS LATENCY: 35.23 cycles
cpu0_L1I TOTAL        ACCESS:      19192 HIT:      19192 MISS:          0
cpu0_L1I LOAD         ACCESS:      19192 HIT:      19192 MISS:          0
cpu0_L1I RFO          ACCESS:          0 HIT:          0 MISS:          0
cpu0_L1I PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu0_L1I WRITE        ACCESS:          0 HIT:          0 MISS:          0
cpu0_L1I TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0
cpu0_L1I PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0_L1I AVERAGE MISS LATENCY: -nan cycles
cpu0_L2C TOTAL        ACCESS:     310831 HIT:     290891 MISS:      19940
cpu0_L2C LOAD         ACCESS:     138325 HIT:     124373 MISS:      13952
cpu0_L2C RFO          ACCESS:      79800 HIT:      74317 MISS:       5483
cpu0_L2C PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu0_L2C WRITE        ACCESS:      92136 HIT:      92136 MISS:          0
cpu0_L2C TRANSLATION  ACCESS:        570 HIT:         65 MISS:        505
cpu0_L2C PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0_L2C AVERAGE MISS LATENCY: 361.8 cycles
cpu0_STLB TOTAL        ACCESS:     153770 HIT:     153474 MISS:        296
cpu0_STLB LOAD         ACCESS:     153770 HIT:     153474 MISS:        296
cpu0_STLB RFO          ACCESS:          0 HIT:          0 MISS:          0
cpu0_STLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu0_STLB WRITE        ACCESS:          0 HIT:          0 MISS:          0
cpu0_STLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0
cpu0_STLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0_STLB AVERAGE MISS LATENCY: 827.8 cycles

DRAM Statistics

Channel 0 RQ ROW_BUFFER_HIT:       2837
  ROW_BUFFER_MISS:      16872
 AVG DBUS CONGESTED CYCLE: 3.783
WQ ROW_BUFFER_HIT: Channel 0 
  ROW_BUFFER_MISS:        145
  FULL:       2149
