

================================================================
== Vitis HLS Report for 'get_qk'
================================================================
* Date:           Thu Oct 19 11:50:41 2023

* Version:        2022.1 (Build 3526262 on Mon Apr 18 15:47:01 MDT 2022)
* Project:        proj_kernel_attention
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: virtexuplus
* Target device:  xcu250-figd2104-2L-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+-----------+------------+
    |  Clock |  Target  | Estimated | Uncertainty|
    +--------+----------+-----------+------------+
    |ap_clk  |  50.00 ns|  36.500 ns|    13.50 ns|
    +--------+----------+-----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-------+-------+---------+
    |  Latency (cycles) |  Latency (absolute) |    Interval   | Pipeline|
    |   min   |   max   |    min   |    max   |  min  |  max  |   Type  |
    +---------+---------+----------+----------+-------+-------+---------+
    |    31378|    31378|  1.569 ms|  1.569 ms|  31378|  31378|       no|
    +---------+---------+----------+----------+-------+-------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-----------------------------------------------------------+---------+---------+----------+-----------+-----------+-------+----------+
        |                                                           |  Latency (cycles) | Iteration|  Initiation Interval  |  Trip |          |
        |                         Loop Name                         |   min   |   max   |  Latency |  achieved |   target  | Count | Pipelined|
        +-----------------------------------------------------------+---------+---------+----------+-----------+-----------+-------+----------+
        |- init_in_VITIS_LOOP_41_2_VITIS_LOOP_45_4_VITIS_LOOP_47_5  |    31376|    31376|        18|          1|          1|  31360|       yes|
        +-----------------------------------------------------------+---------+---------+----------+-----------+-----------+-------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 19


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 19
* Pipeline : 1
  Pipeline-0 : II = 1, D = 19, States = { 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 17 
17 --> 18 
18 --> 19 
19 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 0.38>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%w = alloca i32 1"   --->   Operation 21 'alloca' 'w' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%h = alloca i32 1"   --->   Operation 22 'alloca' 'h' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%indvar_flatten = alloca i32 1"   --->   Operation 23 'alloca' 'indvar_flatten' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%dh = alloca i32 1"   --->   Operation 24 'alloca' 'dh' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%indvar_flatten30 = alloca i32 1"   --->   Operation 25 'alloca' 'indvar_flatten30' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%c = alloca i32 1"   --->   Operation 26 'alloca' 'c' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%indvar_flatten82 = alloca i32 1"   --->   Operation 27 'alloca' 'indvar_flatten82' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%b = alloca i32 1"   --->   Operation 28 'alloca' 'b' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%indvar_flatten162 = alloca i32 1"   --->   Operation 29 'alloca' 'indvar_flatten162' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%qk = alloca i32 1"   --->   Operation 30 'alloca' 'qk' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%indvar_flatten263 = alloca i32 1"   --->   Operation 31 'alloca' 'indvar_flatten263' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %gmem, void @empty_10, i32 0, i32 0, void @empty_18, i32 0, i32 80, void @empty_12, void @empty_9, void @empty_18, i32 16, i32 16, i32 16, i32 16, void @empty_18, void @empty_18, i32 4294967295, i32 0"   --->   Operation 32 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%in_k_read = read i64 @_ssdm_op_Read.ap_auto.i64, i64 %in_k" [kernel_attention.cpp:37]   --->   Operation 33 'read' 'in_k_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "%in_q_read = read i64 @_ssdm_op_Read.ap_auto.i64, i64 %in_q" [kernel_attention.cpp:37]   --->   Operation 34 'read' 'in_q_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "%in_qk_read = read i64 @_ssdm_op_Read.ap_auto.i64, i64 %in_qk" [kernel_attention.cpp:37]   --->   Operation 35 'read' 'in_qk_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 36 [1/1] (0.38ns)   --->   "%store_ln37 = store i15 0, i15 %indvar_flatten263" [kernel_attention.cpp:37]   --->   Operation 36 'store' 'store_ln37' <Predicate = true> <Delay = 0.38>
ST_1 : Operation 37 [1/1] (0.38ns)   --->   "%store_ln37 = store i2 0, i2 %qk" [kernel_attention.cpp:37]   --->   Operation 37 'store' 'store_ln37' <Predicate = true> <Delay = 0.38>
ST_1 : Operation 38 [1/1] (0.38ns)   --->   "%store_ln37 = store i15 0, i15 %indvar_flatten162" [kernel_attention.cpp:37]   --->   Operation 38 'store' 'store_ln37' <Predicate = true> <Delay = 0.38>
ST_1 : Operation 39 [1/1] (0.38ns)   --->   "%store_ln37 = store i3 0, i3 %b" [kernel_attention.cpp:37]   --->   Operation 39 'store' 'store_ln37' <Predicate = true> <Delay = 0.38>
ST_1 : Operation 40 [1/1] (0.38ns)   --->   "%store_ln37 = store i13 0, i13 %indvar_flatten82" [kernel_attention.cpp:37]   --->   Operation 40 'store' 'store_ln37' <Predicate = true> <Delay = 0.38>
ST_1 : Operation 41 [1/1] (0.38ns)   --->   "%store_ln37 = store i3 0, i3 %c" [kernel_attention.cpp:37]   --->   Operation 41 'store' 'store_ln37' <Predicate = true> <Delay = 0.38>
ST_1 : Operation 42 [1/1] (0.38ns)   --->   "%store_ln37 = store i11 0, i11 %indvar_flatten30" [kernel_attention.cpp:37]   --->   Operation 42 'store' 'store_ln37' <Predicate = true> <Delay = 0.38>
ST_1 : Operation 43 [1/1] (0.38ns)   --->   "%store_ln37 = store i5 0, i5 %dh" [kernel_attention.cpp:37]   --->   Operation 43 'store' 'store_ln37' <Predicate = true> <Delay = 0.38>
ST_1 : Operation 44 [1/1] (0.38ns)   --->   "%store_ln37 = store i6 0, i6 %indvar_flatten" [kernel_attention.cpp:37]   --->   Operation 44 'store' 'store_ln37' <Predicate = true> <Delay = 0.38>
ST_1 : Operation 45 [1/1] (0.38ns)   --->   "%store_ln37 = store i3 0, i3 %h" [kernel_attention.cpp:37]   --->   Operation 45 'store' 'store_ln37' <Predicate = true> <Delay = 0.38>
ST_1 : Operation 46 [1/1] (0.38ns)   --->   "%store_ln37 = store i3 0, i3 %w" [kernel_attention.cpp:37]   --->   Operation 46 'store' 'store_ln37' <Predicate = true> <Delay = 0.38>
ST_1 : Operation 47 [1/1] (0.38ns)   --->   "%br_ln37 = br void %for.body25" [kernel_attention.cpp:37]   --->   Operation 47 'br' 'br_ln37' <Predicate = true> <Delay = 0.38>

State 2 <SV = 1> <Delay = 2.51>
ST_2 : Operation 48 [1/1] (0.00ns)   --->   "%b_2 = load i3 %b"   --->   Operation 48 'load' 'b_2' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 49 [1/1] (0.00ns)   --->   "%indvar_flatten263_load = load i15 %indvar_flatten263" [kernel_attention.cpp:37]   --->   Operation 49 'load' 'indvar_flatten263_load' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 50 [1/1] (0.00ns)   --->   "%b_cast = zext i3 %b_2"   --->   Operation 50 'zext' 'b_cast' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 51 [3/3] (0.99ns) (grouped into DSP with root node empty_137)   --->   "%empty_136 = mul i15 %b_cast, i15 7840"   --->   Operation 51 'mul' 'empty_136' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 52 [1/1] (0.66ns)   --->   "%icmp_ln37 = icmp_eq  i15 %indvar_flatten263_load, i15 31360" [kernel_attention.cpp:37]   --->   Operation 52 'icmp' 'icmp_ln37' <Predicate = true> <Delay = 0.66> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.66> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 53 [1/1] (0.77ns)   --->   "%add_ln37 = add i15 %indvar_flatten263_load, i15 1" [kernel_attention.cpp:37]   --->   Operation 53 'add' 'add_ln37' <Predicate = true> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 54 [1/1] (0.00ns)   --->   "%br_ln37 = br i1 %icmp_ln37, void %for.inc111, void %for.end113" [kernel_attention.cpp:37]   --->   Operation 54 'br' 'br_ln37' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 55 [1/1] (0.00ns)   --->   "%indvar_flatten82_load_1 = load i13 %indvar_flatten82" [kernel_attention.cpp:41]   --->   Operation 55 'load' 'indvar_flatten82_load_1' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_2 : Operation 56 [1/1] (0.00ns)   --->   "%indvar_flatten162_load_1 = load i15 %indvar_flatten162" [kernel_attention.cpp:39]   --->   Operation 56 'load' 'indvar_flatten162_load_1' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_2 : Operation 57 [1/1] (0.66ns)   --->   "%icmp_ln39 = icmp_eq  i15 %indvar_flatten162_load_1, i15 15680" [kernel_attention.cpp:39]   --->   Operation 57 'icmp' 'icmp_ln39' <Predicate = (!icmp_ln37)> <Delay = 0.66> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.66> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 58 [1/1] (0.27ns)   --->   "%select_ln37 = select i1 %icmp_ln39, i3 0, i3 %b_2" [kernel_attention.cpp:37]   --->   Operation 58 'select' 'select_ln37' <Predicate = (!icmp_ln37)> <Delay = 0.27> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 59 [1/1] (0.12ns)   --->   "%xor_ln37 = xor i1 %icmp_ln39, i1 1" [kernel_attention.cpp:37]   --->   Operation 59 'xor' 'xor_ln37' <Predicate = (!icmp_ln37)> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 60 [1/1] (0.64ns)   --->   "%icmp_ln41 = icmp_eq  i13 %indvar_flatten82_load_1, i13 3920" [kernel_attention.cpp:41]   --->   Operation 60 'icmp' 'icmp_ln41' <Predicate = (!icmp_ln37)> <Delay = 0.64> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.64> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 61 [1/1] (0.12ns)   --->   "%and_ln37_3 = and i1 %icmp_ln41, i1 %xor_ln37" [kernel_attention.cpp:37]   --->   Operation 61 'and' 'and_ln37_3' <Predicate = (!icmp_ln37)> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 62 [1/1] (0.57ns)   --->   "%add_ln39 = add i3 %select_ln37, i3 1" [kernel_attention.cpp:39]   --->   Operation 62 'add' 'add_ln39' <Predicate = (!icmp_ln37)> <Delay = 0.57> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.57> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 63 [1/1] (0.12ns)   --->   "%or_ln41_1 = or i1 %and_ln37_3, i1 %icmp_ln39" [kernel_attention.cpp:41]   --->   Operation 63 'or' 'or_ln41_1' <Predicate = (!icmp_ln37)> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 64 [1/1] (0.00ns)   --->   "%b_cast_mid1 = zext i3 %add_ln39" [kernel_attention.cpp:39]   --->   Operation 64 'zext' 'b_cast_mid1' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_2 : Operation 65 [3/3] (0.99ns) (grouped into DSP with root node p_mid1108)   --->   "%p_mid1106 = mul i15 %b_cast_mid1, i15 7840" [kernel_attention.cpp:39]   --->   Operation 65 'mul' 'p_mid1106' <Predicate = (!icmp_ln37)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 66 [1/1] (0.27ns)   --->   "%select_ln39 = select i1 %and_ln37_3, i3 %add_ln39, i3 %select_ln37" [kernel_attention.cpp:39]   --->   Operation 66 'select' 'select_ln39' <Predicate = (!icmp_ln37)> <Delay = 0.27> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 67 [1/1] (0.00ns)   --->   "%indvar_flatten82_load = load i13 %indvar_flatten82" [kernel_attention.cpp:41]   --->   Operation 67 'load' 'indvar_flatten82_load' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_2 : Operation 68 [1/1] (0.00ns)   --->   "%indvar_flatten162_load = load i15 %indvar_flatten162" [kernel_attention.cpp:39]   --->   Operation 68 'load' 'indvar_flatten162_load' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_2 : Operation 69 [1/1] (0.75ns)   --->   "%add_ln41_2 = add i13 %indvar_flatten82_load, i13 1" [kernel_attention.cpp:41]   --->   Operation 69 'add' 'add_ln41_2' <Predicate = (!icmp_ln37)> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 70 [1/1] (0.32ns)   --->   "%select_ln41_11 = select i1 %or_ln41_1, i13 1, i13 %add_ln41_2" [kernel_attention.cpp:41]   --->   Operation 70 'select' 'select_ln41_11' <Predicate = (!icmp_ln37)> <Delay = 0.32> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 71 [1/1] (0.77ns)   --->   "%add_ln39_1 = add i15 %indvar_flatten162_load, i15 1" [kernel_attention.cpp:39]   --->   Operation 71 'add' 'add_ln39_1' <Predicate = (!icmp_ln37)> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 72 [1/1] (0.29ns)   --->   "%select_ln39_1 = select i1 %icmp_ln39, i15 1, i15 %add_ln39_1" [kernel_attention.cpp:39]   --->   Operation 72 'select' 'select_ln39_1' <Predicate = (!icmp_ln37)> <Delay = 0.29> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 73 [1/1] (0.38ns)   --->   "%store_ln47 = store i15 %add_ln37, i15 %indvar_flatten263" [kernel_attention.cpp:47]   --->   Operation 73 'store' 'store_ln47' <Predicate = (!icmp_ln37)> <Delay = 0.38>
ST_2 : Operation 74 [1/1] (0.38ns)   --->   "%store_ln47 = store i15 %select_ln39_1, i15 %indvar_flatten162" [kernel_attention.cpp:47]   --->   Operation 74 'store' 'store_ln47' <Predicate = (!icmp_ln37)> <Delay = 0.38>
ST_2 : Operation 75 [1/1] (0.38ns)   --->   "%store_ln47 = store i3 %select_ln39, i3 %b" [kernel_attention.cpp:47]   --->   Operation 75 'store' 'store_ln47' <Predicate = (!icmp_ln37)> <Delay = 0.38>
ST_2 : Operation 76 [1/1] (0.38ns)   --->   "%store_ln47 = store i13 %select_ln41_11, i13 %indvar_flatten82" [kernel_attention.cpp:47]   --->   Operation 76 'store' 'store_ln47' <Predicate = (!icmp_ln37)> <Delay = 0.38>
ST_2 : Operation 77 [1/1] (0.00ns)   --->   "%br_ln47 = br void %for.body25" [kernel_attention.cpp:47]   --->   Operation 77 'br' 'br_ln47' <Predicate = (!icmp_ln37)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 0.99>
ST_3 : Operation 78 [2/3] (0.99ns) (grouped into DSP with root node empty_137)   --->   "%empty_136 = mul i15 %b_cast, i15 7840"   --->   Operation 78 'mul' 'empty_136' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 79 [2/3] (0.99ns) (grouped into DSP with root node p_mid1108)   --->   "%p_mid1106 = mul i15 %b_cast_mid1, i15 7840" [kernel_attention.cpp:39]   --->   Operation 79 'mul' 'p_mid1106' <Predicate = (!icmp_ln37)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 4 <SV = 3> <Delay = 3.31>
ST_4 : Operation 80 [1/1] (0.00ns)   --->   "%qk_1 = load i2 %qk" [kernel_attention.cpp:37]   --->   Operation 80 'load' 'qk_1' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 81 [1/1] (0.00ns)   --->   "%zext_ln37 = zext i2 %qk_1" [kernel_attention.cpp:37]   --->   Operation 81 'zext' 'zext_ln37' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 82 [1/1] (1.89ns)   --->   "%empty = mul i14 %zext_ln37, i14 3920" [kernel_attention.cpp:37]   --->   Operation 82 'mul' 'empty' <Predicate = true> <Delay = 1.89> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.89> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 83 [1/1] (0.00ns)   --->   "%p_cast3 = zext i14 %empty" [kernel_attention.cpp:37]   --->   Operation 83 'zext' 'p_cast3' <Predicate = (!icmp_ln39 & !and_ln37_3)> <Delay = 0.00>
ST_4 : Operation 84 [1/3] (0.00ns) (grouped into DSP with root node empty_137)   --->   "%empty_136 = mul i15 %b_cast, i15 7840"   --->   Operation 84 'mul' 'empty_136' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 85 [2/2] (0.64ns) (root node of the DSP)   --->   "%empty_137 = add i15 %empty_136, i15 %p_cast3" [kernel_attention.cpp:37]   --->   Operation 85 'add' 'empty_137' <Predicate = (!icmp_ln39 & !and_ln37_3)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 86 [1/1] (0.43ns)   --->   "%add_ln37_1 = add i2 %qk_1, i2 1" [kernel_attention.cpp:37]   --->   Operation 86 'add' 'add_ln37_1' <Predicate = (!icmp_ln37)> <Delay = 0.43> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 87 [1/1] (0.00ns)   --->   "%zext_ln37_1 = zext i2 %add_ln37_1" [kernel_attention.cpp:37]   --->   Operation 87 'zext' 'zext_ln37_1' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_4 : Operation 88 [1/1] (1.89ns)   --->   "%p_mid1183 = mul i14 %zext_ln37_1, i14 3920" [kernel_attention.cpp:37]   --->   Operation 88 'mul' 'p_mid1183' <Predicate = (!icmp_ln37)> <Delay = 1.89> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.89> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 89 [1/1] (0.34ns)   --->   "%select_ln37_1 = select i1 %icmp_ln39, i14 %p_mid1183, i14 %empty" [kernel_attention.cpp:37]   --->   Operation 89 'select' 'select_ln37_1' <Predicate = (!icmp_ln37 & and_ln37_3)> <Delay = 0.34> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.34> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 90 [1/1] (0.00ns)   --->   "%select_ln37_3_cast = zext i14 %select_ln37_1" [kernel_attention.cpp:37]   --->   Operation 90 'zext' 'select_ln37_3_cast' <Predicate = (!icmp_ln37 & and_ln37_3)> <Delay = 0.00>
ST_4 : Operation 91 [1/1] (0.34ns)   --->   "%cmp26_mid1 = icmp_eq  i2 %add_ln37_1, i2 0" [kernel_attention.cpp:37]   --->   Operation 91 'icmp' 'cmp26_mid1' <Predicate = (!icmp_ln37 & icmp_ln39)> <Delay = 0.34> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.34> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 92 [1/1] (0.34ns)   --->   "%cmp26294 = icmp_eq  i2 %qk_1, i2 0" [kernel_attention.cpp:37]   --->   Operation 92 'icmp' 'cmp26294' <Predicate = (!icmp_ln37 & !icmp_ln39)> <Delay = 0.34> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.34> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 93 [1/1] (0.27ns)   --->   "%select_ln37_2 = select i1 %icmp_ln39, i1 %cmp26_mid1, i1 %cmp26294" [kernel_attention.cpp:37]   --->   Operation 93 'select' 'select_ln37_2' <Predicate = (!icmp_ln37)> <Delay = 0.27> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 94 [1/1] (0.27ns)   --->   "%select_ln37_7 = select i1 %icmp_ln39, i2 %add_ln37_1, i2 %qk_1" [kernel_attention.cpp:37]   --->   Operation 94 'select' 'select_ln37_7' <Predicate = (!icmp_ln37)> <Delay = 0.27> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 95 [1/3] (0.00ns) (grouped into DSP with root node p_mid1108)   --->   "%p_mid1106 = mul i15 %b_cast_mid1, i15 7840" [kernel_attention.cpp:39]   --->   Operation 95 'mul' 'p_mid1106' <Predicate = (!icmp_ln37)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 96 [2/2] (0.64ns) (root node of the DSP)   --->   "%p_mid1108 = add i15 %p_mid1106, i15 %select_ln37_3_cast" [kernel_attention.cpp:39]   --->   Operation 96 'add' 'p_mid1108' <Predicate = (!icmp_ln37 & and_ln37_3)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 97 [1/1] (0.00ns)   --->   "%br_ln49 = br i1 %select_ln37_2, void %if.else, void %if.then" [kernel_attention.cpp:49]   --->   Operation 97 'br' 'br_ln49' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_4 : Operation 98 [1/1] (0.38ns)   --->   "%store_ln47 = store i2 %select_ln37_7, i2 %qk" [kernel_attention.cpp:47]   --->   Operation 98 'store' 'store_ln47' <Predicate = (!icmp_ln37)> <Delay = 0.38>

State 5 <SV = 4> <Delay = 2.22>
ST_5 : Operation 99 [1/1] (0.00ns)   --->   "%first_iter_0 = phi i1 1, void %entry, i1 %and_ln41_5, void %for.inc" [kernel_attention.cpp:41]   --->   Operation 99 'phi' 'first_iter_0' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 100 [1/1] (0.00ns)   --->   "%first_iter_02 = phi i1 1, void %entry, i1 %or_ln43_5, void %for.inc" [kernel_attention.cpp:43]   --->   Operation 100 'phi' 'first_iter_02' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 101 [1/1] (0.00ns)   --->   "%first_iter_03 = phi i1 1, void %entry, i1 %and_ln45, void %for.inc" [kernel_attention.cpp:45]   --->   Operation 101 'phi' 'first_iter_03' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 102 [1/1] (0.00ns)   --->   "%first_iter_04 = phi i1 1, void %entry, i1 0, void %for.inc"   --->   Operation 102 'phi' 'first_iter_04' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 103 [1/2] (0.64ns) (root node of the DSP)   --->   "%empty_137 = add i15 %empty_136, i15 %p_cast3" [kernel_attention.cpp:37]   --->   Operation 103 'add' 'empty_137' <Predicate = (!icmp_ln39 & !and_ln37_3)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 104 [1/1] (0.00ns)   --->   "%w_load = load i3 %w" [kernel_attention.cpp:45]   --->   Operation 104 'load' 'w_load' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_5 : Operation 105 [1/1] (0.00ns)   --->   "%indvar_flatten_load_1 = load i6 %indvar_flatten" [kernel_attention.cpp:45]   --->   Operation 105 'load' 'indvar_flatten_load_1' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_5 : Operation 106 [1/1] (0.00ns)   --->   "%indvar_flatten30_load_1 = load i11 %indvar_flatten30" [kernel_attention.cpp:43]   --->   Operation 106 'load' 'indvar_flatten30_load_1' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_5 : Operation 107 [1/1] (0.00ns) (grouped into LUT with out node and_ln41_5)   --->   "%or_ln37 = or i1 %icmp_ln39, i1 %first_iter_0" [kernel_attention.cpp:37]   --->   Operation 107 'or' 'or_ln37' <Predicate = (!icmp_ln37)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 108 [1/1] (0.00ns) (grouped into LUT with out node or_ln43_5)   --->   "%or_ln37_1 = or i1 %icmp_ln39, i1 %first_iter_02" [kernel_attention.cpp:37]   --->   Operation 108 'or' 'or_ln37_1' <Predicate = (!icmp_ln37)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 109 [1/1] (0.00ns) (grouped into LUT with out node and_ln45)   --->   "%or_ln37_2 = or i1 %icmp_ln39, i1 %first_iter_03" [kernel_attention.cpp:37]   --->   Operation 109 'or' 'or_ln37_2' <Predicate = (!icmp_ln37)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 110 [1/1] (0.00ns) (grouped into LUT with out node or_ln45)   --->   "%or_ln37_3 = or i1 %icmp_ln39, i1 %first_iter_04" [kernel_attention.cpp:37]   --->   Operation 110 'or' 'or_ln37_3' <Predicate = (!icmp_ln37)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 111 [1/1] (0.00ns) (grouped into LUT with out node add_ln41_1)   --->   "%p_cast3_mid1 = zext i14 %p_mid1183" [kernel_attention.cpp:37]   --->   Operation 111 'zext' 'p_cast3_mid1' <Predicate = (!icmp_ln37 & icmp_ln39 & !and_ln37_3)> <Delay = 0.00>
ST_5 : Operation 112 [1/1] (0.49ns)   --->   "%icmp_ln47 = icmp_eq  i3 %w_load, i3 7" [kernel_attention.cpp:47]   --->   Operation 112 'icmp' 'icmp_ln47' <Predicate = (!icmp_ln37)> <Delay = 0.49> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.49> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 113 [1/1] (0.00ns) (grouped into LUT with out node and_ln43)   --->   "%and_ln37 = and i1 %icmp_ln47, i1 %xor_ln37" [kernel_attention.cpp:37]   --->   Operation 113 'and' 'and_ln37' <Predicate = (!icmp_ln37)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 114 [1/1] (0.61ns)   --->   "%icmp_ln45 = icmp_eq  i6 %indvar_flatten_load_1, i6 49" [kernel_attention.cpp:45]   --->   Operation 114 'icmp' 'icmp_ln45' <Predicate = (!icmp_ln37)> <Delay = 0.61> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 115 [1/1] (0.00ns) (grouped into LUT with out node and_ln41_1)   --->   "%and_ln37_1 = and i1 %icmp_ln45, i1 %xor_ln37" [kernel_attention.cpp:37]   --->   Operation 115 'and' 'and_ln37_1' <Predicate = (!icmp_ln37)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 116 [1/1] (0.61ns)   --->   "%icmp_ln43 = icmp_eq  i11 %indvar_flatten30_load_1, i11 980" [kernel_attention.cpp:43]   --->   Operation 116 'icmp' 'icmp_ln43' <Predicate = (!icmp_ln37)> <Delay = 0.61> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 117 [1/1] (0.00ns) (grouped into LUT with out node and_ln41_2)   --->   "%and_ln37_2 = and i1 %icmp_ln43, i1 %xor_ln37" [kernel_attention.cpp:37]   --->   Operation 117 'and' 'and_ln37_2' <Predicate = (!icmp_ln37)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 118 [1/1] (0.00ns) (grouped into LUT with out node and_ln41_5)   --->   "%or_ln41 = or i1 %and_ln37_3, i1 %or_ln37" [kernel_attention.cpp:41]   --->   Operation 118 'or' 'or_ln41' <Predicate = (!icmp_ln37)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 119 [1/1] (0.00ns) (grouped into LUT with out node or_ln43_5)   --->   "%or_ln41_2 = or i1 %and_ln37_3, i1 %or_ln37_1" [kernel_attention.cpp:41]   --->   Operation 119 'or' 'or_ln41_2' <Predicate = (!icmp_ln37)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 120 [1/1] (0.00ns) (grouped into LUT with out node and_ln45)   --->   "%or_ln41_3 = or i1 %and_ln37_3, i1 %or_ln37_2" [kernel_attention.cpp:41]   --->   Operation 120 'or' 'or_ln41_3' <Predicate = (!icmp_ln37)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 121 [1/1] (0.00ns) (grouped into LUT with out node or_ln45)   --->   "%or_ln41_4 = or i1 %and_ln37_3, i1 %or_ln37_3" [kernel_attention.cpp:41]   --->   Operation 121 'or' 'or_ln41_4' <Predicate = (!icmp_ln37)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 122 [1/2] (0.64ns) (root node of the DSP)   --->   "%p_mid1108 = add i15 %p_mid1106, i15 %select_ln37_3_cast" [kernel_attention.cpp:39]   --->   Operation 122 'add' 'p_mid1108' <Predicate = (!icmp_ln37 & and_ln37_3)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 123 [1/1] (0.00ns) (grouped into LUT with out node add_ln41_1)   --->   "%select_ln37_8 = select i1 %icmp_ln39, i15 %p_cast3_mid1, i15 %empty_137" [kernel_attention.cpp:37]   --->   Operation 123 'select' 'select_ln37_8' <Predicate = (!icmp_ln37 & !and_ln37_3)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 124 [1/1] (0.00ns) (grouped into LUT with out node add_ln41_1)   --->   "%select_ln41_2 = select i1 %and_ln37_3, i15 %p_mid1108, i15 %select_ln37_8" [kernel_attention.cpp:41]   --->   Operation 124 'select' 'select_ln41_2' <Predicate = (!icmp_ln37)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 125 [1/1] (0.00ns) (grouped into LUT with out node add_ln41_1)   --->   "%sext_ln41_mid2_v_v_v_v_v = bitconcatenate i17 @_ssdm_op_BitConcatenate.i17.i15.i2, i15 %select_ln41_2, i2 0" [kernel_attention.cpp:41]   --->   Operation 125 'bitconcatenate' 'sext_ln41_mid2_v_v_v_v_v' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_5 : Operation 126 [1/1] (0.00ns) (grouped into LUT with out node add_ln41_1)   --->   "%zext_ln41_3 = zext i17 %sext_ln41_mid2_v_v_v_v_v" [kernel_attention.cpp:41]   --->   Operation 126 'zext' 'zext_ln41_3' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_5 : Operation 127 [1/1] (1.14ns) (out node of the LUT)   --->   "%add_ln41_1 = add i64 %zext_ln41_3, i64 %in_qk_read" [kernel_attention.cpp:41]   --->   Operation 127 'add' 'add_ln41_1' <Predicate = (!icmp_ln37)> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 128 [1/1] (0.00ns)   --->   "%sext_ln41_mid2_v = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %add_ln41_1, i32 2, i32 63" [kernel_attention.cpp:41]   --->   Operation 128 'partselect' 'sext_ln41_mid2_v' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_5 : Operation 129 [1/1] (0.00ns) (grouped into LUT with out node or_ln41_5)   --->   "%xor_ln41 = xor i1 %icmp_ln41, i1 1" [kernel_attention.cpp:41]   --->   Operation 129 'xor' 'xor_ln41' <Predicate = (!icmp_ln37)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 130 [1/1] (0.12ns) (out node of the LUT)   --->   "%or_ln41_5 = or i1 %icmp_ln39, i1 %xor_ln41" [kernel_attention.cpp:41]   --->   Operation 130 'or' 'or_ln41_5' <Predicate = (!icmp_ln37)> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 131 [1/1] (0.00ns) (grouped into LUT with out node and_ln43)   --->   "%and_ln41 = and i1 %and_ln37, i1 %or_ln41_5" [kernel_attention.cpp:41]   --->   Operation 131 'and' 'and_ln41' <Predicate = (!icmp_ln37)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 132 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln41_1 = and i1 %and_ln37_1, i1 %or_ln41_5" [kernel_attention.cpp:41]   --->   Operation 132 'and' 'and_ln41_1' <Predicate = (!icmp_ln37)> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 133 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln41_2 = and i1 %and_ln37_2, i1 %or_ln41_5" [kernel_attention.cpp:41]   --->   Operation 133 'and' 'and_ln41_2' <Predicate = (!icmp_ln37)> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 134 [1/1] (0.12ns)   --->   "%or_ln41_6 = or i1 %and_ln41_2, i1 %and_ln37_3" [kernel_attention.cpp:41]   --->   Operation 134 'or' 'or_ln41_6' <Predicate = (!icmp_ln37)> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 135 [1/1] (0.12ns)   --->   "%or_ln41_7 = or i1 %or_ln41_6, i1 %icmp_ln39" [kernel_attention.cpp:41]   --->   Operation 135 'or' 'or_ln41_7' <Predicate = (!icmp_ln37)> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 136 [1/1] (0.00ns) (grouped into LUT with out node and_ln45)   --->   "%or_ln41_8 = or i1 %and_ln41_2, i1 %or_ln41_3" [kernel_attention.cpp:41]   --->   Operation 136 'or' 'or_ln41_8' <Predicate = (!icmp_ln37)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 137 [1/1] (0.00ns) (grouped into LUT with out node or_ln45)   --->   "%or_ln41_9 = or i1 %and_ln41_2, i1 %or_ln41_4" [kernel_attention.cpp:41]   --->   Operation 137 'or' 'or_ln41_9' <Predicate = (!icmp_ln37)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 138 [1/1] (0.12ns)   --->   "%xor_ln41_1 = xor i1 %and_ln41_2, i1 1" [kernel_attention.cpp:41]   --->   Operation 138 'xor' 'xor_ln41_1' <Predicate = (!icmp_ln37)> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 139 [1/1] (0.00ns) (grouped into LUT with out node and_ln43)   --->   "%and_ln41_3 = and i1 %and_ln41, i1 %xor_ln41_1" [kernel_attention.cpp:41]   --->   Operation 139 'and' 'and_ln41_3' <Predicate = (!icmp_ln37)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 140 [1/1] (0.12ns)   --->   "%and_ln41_4 = and i1 %and_ln41_1, i1 %xor_ln41_1" [kernel_attention.cpp:41]   --->   Operation 140 'and' 'and_ln41_4' <Predicate = (!icmp_ln37)> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 141 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln41_5 = and i1 %or_ln41, i1 %xor_ln41_1" [kernel_attention.cpp:41]   --->   Operation 141 'and' 'and_ln41_5' <Predicate = (!icmp_ln37)> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 142 [1/1] (0.00ns) (grouped into LUT with out node and_ln45)   --->   "%or_ln43 = or i1 %and_ln41_4, i1 %or_ln41_8" [kernel_attention.cpp:43]   --->   Operation 142 'or' 'or_ln43' <Predicate = (!icmp_ln37)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 143 [1/1] (0.00ns) (grouped into LUT with out node or_ln43_3)   --->   "%or_ln43_1 = or i1 %and_ln41_4, i1 %and_ln41_2" [kernel_attention.cpp:43]   --->   Operation 143 'or' 'or_ln43_1' <Predicate = (!icmp_ln37)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 144 [1/1] (0.12ns) (out node of the LUT)   --->   "%or_ln43_3 = or i1 %or_ln43_1, i1 %or_ln41_1" [kernel_attention.cpp:43]   --->   Operation 144 'or' 'or_ln43_3' <Predicate = (!icmp_ln37)> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 145 [1/1] (0.00ns) (grouped into LUT with out node or_ln45)   --->   "%or_ln43_2 = or i1 %and_ln41_4, i1 %or_ln41_9" [kernel_attention.cpp:43]   --->   Operation 145 'or' 'or_ln43_2' <Predicate = (!icmp_ln37)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 146 [1/1] (0.12ns)   --->   "%xor_ln43 = xor i1 %and_ln41_1, i1 1" [kernel_attention.cpp:43]   --->   Operation 146 'xor' 'xor_ln43' <Predicate = (!icmp_ln37)> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 147 [1/1] (0.00ns) (grouped into LUT with out node and_ln43)   --->   "%or_ln43_4 = or i1 %and_ln41_2, i1 %xor_ln43" [kernel_attention.cpp:43]   --->   Operation 147 'or' 'or_ln43_4' <Predicate = (!icmp_ln37)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 148 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln43 = and i1 %and_ln41_3, i1 %or_ln43_4" [kernel_attention.cpp:43]   --->   Operation 148 'and' 'and_ln43' <Predicate = (!icmp_ln37)> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 149 [1/1] (0.00ns) (grouped into LUT with out node or_ln43_5)   --->   "%and_ln43_1 = and i1 %or_ln41_2, i1 %xor_ln43" [kernel_attention.cpp:43]   --->   Operation 149 'and' 'and_ln43_1' <Predicate = (!icmp_ln37)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 150 [1/1] (0.12ns) (out node of the LUT)   --->   "%or_ln43_5 = or i1 %and_ln41_2, i1 %and_ln43_1" [kernel_attention.cpp:43]   --->   Operation 150 'or' 'or_ln43_5' <Predicate = (!icmp_ln37)> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 151 [1/1] (0.12ns) (out node of the LUT)   --->   "%or_ln45 = or i1 %and_ln43, i1 %or_ln43_2" [kernel_attention.cpp:45]   --->   Operation 151 'or' 'or_ln45' <Predicate = (!icmp_ln37)> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 152 [1/1] (0.00ns) (grouped into LUT with out node select_ln45)   --->   "%or_ln45_1 = or i1 %and_ln43, i1 %and_ln41_4" [kernel_attention.cpp:45]   --->   Operation 152 'or' 'or_ln45_1' <Predicate = (!icmp_ln37)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 153 [1/1] (0.00ns) (grouped into LUT with out node select_ln45)   --->   "%or_ln45_2 = or i1 %or_ln45_1, i1 %or_ln41_6" [kernel_attention.cpp:45]   --->   Operation 153 'or' 'or_ln45_2' <Predicate = (!icmp_ln37)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 154 [1/1] (0.00ns) (grouped into LUT with out node select_ln45)   --->   "%or_ln45_3 = or i1 %or_ln45_2, i1 %icmp_ln39" [kernel_attention.cpp:45]   --->   Operation 154 'or' 'or_ln45_3' <Predicate = (!icmp_ln37)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 155 [1/1] (0.27ns) (out node of the LUT)   --->   "%select_ln45 = select i1 %or_ln45_3, i3 0, i3 %w_load" [kernel_attention.cpp:45]   --->   Operation 155 'select' 'select_ln45' <Predicate = (!icmp_ln37)> <Delay = 0.27> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 156 [1/1] (0.00ns) (grouped into LUT with out node and_ln45)   --->   "%xor_ln45 = xor i1 %and_ln43, i1 1" [kernel_attention.cpp:45]   --->   Operation 156 'xor' 'xor_ln45' <Predicate = (!icmp_ln37)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 157 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln45 = and i1 %or_ln43, i1 %xor_ln45" [kernel_attention.cpp:45]   --->   Operation 157 'and' 'and_ln45' <Predicate = (!icmp_ln37)> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 158 [1/1] (0.00ns)   --->   "%br_ln47 = br i1 %or_ln45, void %for.body25.split, void %new.body.VITIS_LOOP_47_5" [kernel_attention.cpp:47]   --->   Operation 158 'br' 'br_ln47' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_5 : Operation 159 [1/1] (0.00ns)   --->   "%br_ln45 = br i1 %and_ln45, void %for.first.iter.for.body25, void %new.body.VITIS_LOOP_45_4" [kernel_attention.cpp:45]   --->   Operation 159 'br' 'br_ln45' <Predicate = (!icmp_ln37 & or_ln45)> <Delay = 0.00>
ST_5 : Operation 160 [1/1] (0.00ns)   --->   "%br_ln43 = br i1 %or_ln43_5, void %for.first.iter.VITIS_LOOP_47_5, void %new.body.VITIS_LOOP_43_3" [kernel_attention.cpp:43]   --->   Operation 160 'br' 'br_ln43' <Predicate = (!icmp_ln37 & or_ln45 & and_ln45)> <Delay = 0.00>
ST_5 : Operation 161 [1/1] (0.00ns)   --->   "%br_ln41 = br i1 %and_ln41_5, void %for.first.iter.VITIS_LOOP_45_4, void %for.first.iter.VITIS_LOOP_43_3" [kernel_attention.cpp:41]   --->   Operation 161 'br' 'br_ln41' <Predicate = (!icmp_ln37 & or_ln45 & and_ln45 & or_ln43_5)> <Delay = 0.00>
ST_5 : Operation 162 [1/1] (0.00ns)   --->   "%br_ln43 = br void %for.first.iter.VITIS_LOOP_47_5" [kernel_attention.cpp:43]   --->   Operation 162 'br' 'br_ln43' <Predicate = (!icmp_ln37 & or_ln45 & and_ln45 & or_ln43_5)> <Delay = 0.00>
ST_5 : Operation 163 [1/1] (0.00ns)   --->   "%br_ln45 = br void %for.first.iter.for.body25" [kernel_attention.cpp:45]   --->   Operation 163 'br' 'br_ln45' <Predicate = (!icmp_ln37 & or_ln45 & and_ln45)> <Delay = 0.00>
ST_5 : Operation 164 [1/1] (0.00ns)   --->   "%br_ln47 = br void %for.body25.split" [kernel_attention.cpp:47]   --->   Operation 164 'br' 'br_ln47' <Predicate = (!icmp_ln37 & or_ln45)> <Delay = 0.00>
ST_5 : Operation 165 [1/1] (0.00ns)   --->   "%indvar_flatten_load = load i6 %indvar_flatten" [kernel_attention.cpp:45]   --->   Operation 165 'load' 'indvar_flatten_load' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_5 : Operation 166 [1/1] (0.00ns)   --->   "%indvar_flatten30_load = load i11 %indvar_flatten30" [kernel_attention.cpp:43]   --->   Operation 166 'load' 'indvar_flatten30_load' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_5 : Operation 167 [1/1] (0.57ns)   --->   "%add_ln47 = add i3 %select_ln45, i3 1" [kernel_attention.cpp:47]   --->   Operation 167 'add' 'add_ln47' <Predicate = (!icmp_ln37)> <Delay = 0.57> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.57> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 168 [1/1] (0.70ns)   --->   "%add_ln45_1 = add i6 %indvar_flatten_load, i6 1" [kernel_attention.cpp:45]   --->   Operation 168 'add' 'add_ln45_1' <Predicate = (!icmp_ln37)> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 169 [1/1] (0.29ns)   --->   "%select_ln45_3 = select i1 %or_ln43_3, i6 1, i6 %add_ln45_1" [kernel_attention.cpp:45]   --->   Operation 169 'select' 'select_ln45_3' <Predicate = (!icmp_ln37)> <Delay = 0.29> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 170 [1/1] (0.73ns)   --->   "%add_ln43_1 = add i11 %indvar_flatten30_load, i11 1" [kernel_attention.cpp:43]   --->   Operation 170 'add' 'add_ln43_1' <Predicate = (!icmp_ln37)> <Delay = 0.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 171 [1/1] (0.30ns)   --->   "%select_ln43_5 = select i1 %or_ln41_7, i11 1, i11 %add_ln43_1" [kernel_attention.cpp:43]   --->   Operation 171 'select' 'select_ln43_5' <Predicate = (!icmp_ln37)> <Delay = 0.30> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 172 [1/1] (0.38ns)   --->   "%store_ln47 = store i11 %select_ln43_5, i11 %indvar_flatten30" [kernel_attention.cpp:47]   --->   Operation 172 'store' 'store_ln47' <Predicate = (!icmp_ln37)> <Delay = 0.38>
ST_5 : Operation 173 [1/1] (0.38ns)   --->   "%store_ln47 = store i6 %select_ln45_3, i6 %indvar_flatten" [kernel_attention.cpp:47]   --->   Operation 173 'store' 'store_ln47' <Predicate = (!icmp_ln37)> <Delay = 0.38>
ST_5 : Operation 174 [1/1] (0.38ns)   --->   "%store_ln47 = store i3 %add_ln47, i3 %w" [kernel_attention.cpp:47]   --->   Operation 174 'store' 'store_ln47' <Predicate = (!icmp_ln37)> <Delay = 0.38>

State 6 <SV = 5> <Delay = 36.5>
ST_6 : Operation 175 [1/1] (0.00ns)   --->   "%sext_ln41 = sext i62 %sext_ln41_mid2_v" [kernel_attention.cpp:41]   --->   Operation 175 'sext' 'sext_ln41' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_6 : Operation 176 [1/1] (0.00ns)   --->   "%gmem_addr86 = getelementptr i32 %gmem, i64 %sext_ln41" [kernel_attention.cpp:41]   --->   Operation 176 'getelementptr' 'gmem_addr86' <Predicate = (!icmp_ln37 & or_ln45 & and_ln45 & or_ln43_5 & and_ln41_5)> <Delay = 0.00>
ST_6 : Operation 177 [7/7] (36.5ns)   --->   "%empty_141 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem_addr86, i32 3920" [kernel_attention.cpp:41]   --->   Operation 177 'readreq' 'empty_141' <Predicate = (!icmp_ln37 & or_ln45 & and_ln45 & or_ln43_5 & and_ln41_5)> <Delay = 36.5> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_6 : Operation 178 [1/1] (0.00ns)   --->   "%gmem_addr85 = getelementptr i32 %gmem, i64 %sext_ln41" [kernel_attention.cpp:41]   --->   Operation 178 'getelementptr' 'gmem_addr85' <Predicate = (!icmp_ln37)> <Delay = 0.00>

State 7 <SV = 6> <Delay = 36.5>
ST_7 : Operation 179 [6/7] (36.5ns)   --->   "%empty_141 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem_addr86, i32 3920" [kernel_attention.cpp:41]   --->   Operation 179 'readreq' 'empty_141' <Predicate = (!icmp_ln37 & or_ln45 & and_ln45 & or_ln43_5 & and_ln41_5)> <Delay = 36.5> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 8 <SV = 7> <Delay = 36.5>
ST_8 : Operation 180 [1/1] (0.00ns)   --->   "%c_3 = load i3 %c" [kernel_attention.cpp:41]   --->   Operation 180 'load' 'c_3' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 181 [1/1] (0.00ns)   --->   "%zext_ln41_1 = zext i3 %c_3" [kernel_attention.cpp:41]   --->   Operation 181 'zext' 'zext_ln41_1' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 182 [3/3] (0.99ns) (grouped into DSP with root node add_ln50_1)   --->   "%empty_138 = mul i13 %zext_ln41_1, i13 980" [kernel_attention.cpp:41]   --->   Operation 182 'mul' 'empty_138' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 183 [1/1] (0.27ns)   --->   "%select_ln41 = select i1 %or_ln41_1, i3 0, i3 %c_3" [kernel_attention.cpp:41]   --->   Operation 183 'select' 'select_ln41' <Predicate = (!icmp_ln37)> <Delay = 0.27> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_8 : Operation 184 [1/1] (0.57ns)   --->   "%add_ln41 = add i3 %select_ln41, i3 1" [kernel_attention.cpp:41]   --->   Operation 184 'add' 'add_ln41' <Predicate = (!icmp_ln37)> <Delay = 0.57> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.57> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 185 [1/1] (0.00ns)   --->   "%zext_ln41_4 = zext i3 %add_ln41" [kernel_attention.cpp:41]   --->   Operation 185 'zext' 'zext_ln41_4' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_8 : Operation 186 [3/3] (0.99ns) (grouped into DSP with root node add_ln50_6)   --->   "%p_mid146 = mul i13 %zext_ln41_4, i13 980" [kernel_attention.cpp:41]   --->   Operation 186 'mul' 'p_mid146' <Predicate = (!icmp_ln37)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 187 [1/1] (0.27ns)   --->   "%select_ln41_10 = select i1 %and_ln41_2, i3 %add_ln41, i3 %select_ln41" [kernel_attention.cpp:41]   --->   Operation 187 'select' 'select_ln41_10' <Predicate = (!icmp_ln37)> <Delay = 0.27> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_8 : Operation 188 [5/7] (36.5ns)   --->   "%empty_141 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem_addr86, i32 3920" [kernel_attention.cpp:41]   --->   Operation 188 'readreq' 'empty_141' <Predicate = (!icmp_ln37 & or_ln45 & and_ln45 & or_ln43_5 & and_ln41_5)> <Delay = 36.5> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_8 : Operation 189 [1/1] (0.38ns)   --->   "%store_ln47 = store i3 %select_ln41_10, i3 %c" [kernel_attention.cpp:47]   --->   Operation 189 'store' 'store_ln47' <Predicate = (!icmp_ln37)> <Delay = 0.38>

State 9 <SV = 8> <Delay = 36.5>
ST_9 : Operation 190 [1/1] (0.00ns)   --->   "%dh_1 = load i5 %dh" [kernel_attention.cpp:41]   --->   Operation 190 'load' 'dh_1' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 191 [2/3] (0.99ns) (grouped into DSP with root node add_ln50_1)   --->   "%empty_138 = mul i13 %zext_ln41_1, i13 980" [kernel_attention.cpp:41]   --->   Operation 191 'mul' 'empty_138' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_9 : Operation 192 [1/1] (0.00ns)   --->   "%zext_ln43 = zext i5 %dh_1" [kernel_attention.cpp:43]   --->   Operation 192 'zext' 'zext_ln43' <Predicate = (!icmp_ln39 & !and_ln37_3 & !and_ln41_2 & !and_ln41_4)> <Delay = 0.00>
ST_9 : Operation 193 [3/3] (0.99ns) (grouped into DSP with root node empty_140)   --->   "%empty_139 = mul i11 %zext_ln43, i11 49" [kernel_attention.cpp:43]   --->   Operation 193 'mul' 'empty_139' <Predicate = (!icmp_ln39 & !and_ln37_3 & !and_ln41_2 & !and_ln41_4)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_9 : Operation 194 [1/1] (0.27ns)   --->   "%select_ln41_6 = select i1 %or_ln41_7, i5 0, i5 %dh_1" [kernel_attention.cpp:41]   --->   Operation 194 'select' 'select_ln41_6' <Predicate = (!icmp_ln37)> <Delay = 0.27> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_9 : Operation 195 [2/3] (0.99ns) (grouped into DSP with root node add_ln50_6)   --->   "%p_mid146 = mul i13 %zext_ln41_4, i13 980" [kernel_attention.cpp:41]   --->   Operation 195 'mul' 'p_mid146' <Predicate = (!icmp_ln37)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_9 : Operation 196 [1/1] (0.70ns)   --->   "%add_ln43 = add i5 %select_ln41_6, i5 1" [kernel_attention.cpp:43]   --->   Operation 196 'add' 'add_ln43' <Predicate = (!icmp_ln37)> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 197 [1/1] (0.00ns)   --->   "%zext_ln43_1 = zext i5 %add_ln43" [kernel_attention.cpp:43]   --->   Operation 197 'zext' 'zext_ln43_1' <Predicate = (!icmp_ln37 & and_ln41_4)> <Delay = 0.00>
ST_9 : Operation 198 [3/3] (0.99ns) (grouped into DSP with root node p_mid116)   --->   "%p_mid1 = mul i11 %zext_ln43_1, i11 49" [kernel_attention.cpp:43]   --->   Operation 198 'mul' 'p_mid1' <Predicate = (!icmp_ln37 & and_ln41_4)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_9 : Operation 199 [1/1] (0.27ns)   --->   "%select_ln43_4 = select i1 %and_ln41_4, i5 %add_ln43, i5 %select_ln41_6" [kernel_attention.cpp:43]   --->   Operation 199 'select' 'select_ln43_4' <Predicate = (!icmp_ln37)> <Delay = 0.27> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_9 : Operation 200 [4/7] (36.5ns)   --->   "%empty_141 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem_addr86, i32 3920" [kernel_attention.cpp:41]   --->   Operation 200 'readreq' 'empty_141' <Predicate = (!icmp_ln37 & or_ln45 & and_ln45 & or_ln43_5 & and_ln41_5)> <Delay = 36.5> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_9 : Operation 201 [1/1] (0.38ns)   --->   "%store_ln47 = store i5 %select_ln43_4, i5 %dh" [kernel_attention.cpp:47]   --->   Operation 201 'store' 'store_ln47' <Predicate = (!icmp_ln37)> <Delay = 0.38>

State 10 <SV = 9> <Delay = 36.5>
ST_10 : Operation 202 [1/1] (0.00ns)   --->   "%zext_ln41 = zext i3 %b_2" [kernel_attention.cpp:41]   --->   Operation 202 'zext' 'zext_ln41' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 203 [1/1] (1.89ns)   --->   "%mul_ln41 = mul i14 %zext_ln41, i14 3920" [kernel_attention.cpp:41]   --->   Operation 203 'mul' 'mul_ln41' <Predicate = true> <Delay = 1.89> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.89> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 204 [1/3] (0.00ns) (grouped into DSP with root node add_ln50_1)   --->   "%empty_138 = mul i13 %zext_ln41_1, i13 980" [kernel_attention.cpp:41]   --->   Operation 204 'mul' 'empty_138' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_10 : Operation 205 [1/1] (0.00ns) (grouped into DSP with root node add_ln50_1)   --->   "%p_cast6 = zext i13 %empty_138" [kernel_attention.cpp:41]   --->   Operation 205 'zext' 'p_cast6' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 206 [2/2] (0.64ns) (root node of the DSP)   --->   "%add_ln50_1 = add i14 %p_cast6, i14 %mul_ln41" [kernel_attention.cpp:50]   --->   Operation 206 'add' 'add_ln50_1' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_10 : Operation 207 [2/3] (0.99ns) (grouped into DSP with root node empty_140)   --->   "%empty_139 = mul i11 %zext_ln43, i11 49" [kernel_attention.cpp:43]   --->   Operation 207 'mul' 'empty_139' <Predicate = (!icmp_ln39 & !and_ln37_3 & !and_ln41_2 & !and_ln41_4)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_10 : Operation 208 [1/1] (0.00ns) (grouped into LUT with out node select_ln41_1)   --->   "%select_ln37_3 = select i1 %icmp_ln39, i14 0, i14 %mul_ln41" [kernel_attention.cpp:37]   --->   Operation 208 'select' 'select_ln37_3' <Predicate = (!icmp_ln37 & !and_ln37_3)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.34> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_10 : Operation 209 [1/1] (0.00ns)   --->   "%zext_ln41_2 = zext i3 %add_ln39" [kernel_attention.cpp:41]   --->   Operation 209 'zext' 'zext_ln41_2' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_10 : Operation 210 [1/1] (1.89ns)   --->   "%mul_ln41_1 = mul i14 %zext_ln41_2, i14 3920" [kernel_attention.cpp:41]   --->   Operation 210 'mul' 'mul_ln41_1' <Predicate = (!icmp_ln37)> <Delay = 1.89> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.89> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 211 [1/1] (0.34ns) (out node of the LUT)   --->   "%select_ln41_1 = select i1 %and_ln37_3, i14 %mul_ln41_1, i14 %select_ln37_3" [kernel_attention.cpp:41]   --->   Operation 211 'select' 'select_ln41_1' <Predicate = (!icmp_ln37)> <Delay = 0.34> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.34> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_10 : Operation 212 [1/3] (0.00ns) (grouped into DSP with root node add_ln50_6)   --->   "%p_mid146 = mul i13 %zext_ln41_4, i13 980" [kernel_attention.cpp:41]   --->   Operation 212 'mul' 'p_mid146' <Predicate = (!icmp_ln37)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_10 : Operation 213 [1/1] (0.00ns) (grouped into DSP with root node add_ln50_6)   --->   "%p_cast6_mid1 = zext i13 %p_mid146" [kernel_attention.cpp:41]   --->   Operation 213 'zext' 'p_cast6_mid1' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_10 : Operation 214 [2/2] (0.64ns) (root node of the DSP)   --->   "%add_ln50_6 = add i14 %p_cast6_mid1, i14 %select_ln41_1" [kernel_attention.cpp:50]   --->   Operation 214 'add' 'add_ln50_6' <Predicate = (!icmp_ln37)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_10 : Operation 215 [2/3] (0.99ns) (grouped into DSP with root node p_mid116)   --->   "%p_mid1 = mul i11 %zext_ln43_1, i11 49" [kernel_attention.cpp:43]   --->   Operation 215 'mul' 'p_mid1' <Predicate = (!icmp_ln37 & and_ln41_4)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_10 : Operation 216 [3/7] (36.5ns)   --->   "%empty_141 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem_addr86, i32 3920" [kernel_attention.cpp:41]   --->   Operation 216 'readreq' 'empty_141' <Predicate = (!icmp_ln37 & or_ln45 & and_ln45 & or_ln43_5 & and_ln41_5)> <Delay = 36.5> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 11 <SV = 10> <Delay = 36.5>
ST_11 : Operation 217 [1/2] (0.64ns) (root node of the DSP)   --->   "%add_ln50_1 = add i14 %p_cast6, i14 %mul_ln41" [kernel_attention.cpp:50]   --->   Operation 217 'add' 'add_ln50_1' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_11 : Operation 218 [1/3] (0.00ns) (grouped into DSP with root node empty_140)   --->   "%empty_139 = mul i11 %zext_ln43, i11 49" [kernel_attention.cpp:43]   --->   Operation 218 'mul' 'empty_139' <Predicate = (!icmp_ln39 & !and_ln37_3 & !and_ln41_2 & !and_ln41_4)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_11 : Operation 219 [1/1] (0.00ns) (grouped into DSP with root node empty_140)   --->   "%zext_ln50 = zext i11 %empty_139" [kernel_attention.cpp:50]   --->   Operation 219 'zext' 'zext_ln50' <Predicate = (!icmp_ln39 & !and_ln37_3 & !and_ln41_2 & !and_ln41_4)> <Delay = 0.00>
ST_11 : Operation 220 [1/1] (0.00ns)   --->   "%trunc_ln50_3_cast = zext i5 %dh_1" [kernel_attention.cpp:41]   --->   Operation 220 'zext' 'trunc_ln50_3_cast' <Predicate = (!icmp_ln39 & !and_ln37_3 & !and_ln41_2 & !and_ln41_4)> <Delay = 0.00>
ST_11 : Operation 221 [2/2] (0.64ns) (root node of the DSP)   --->   "%empty_140 = add i14 %zext_ln50, i14 %add_ln50_1" [kernel_attention.cpp:50]   --->   Operation 221 'add' 'empty_140' <Predicate = (!icmp_ln39 & !and_ln37_3 & !and_ln41_2 & !and_ln41_4)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_11 : Operation 222 [1/1] (0.76ns)   --->   "%add_ln50_2 = add i14 %trunc_ln50_3_cast, i14 %add_ln50_1" [kernel_attention.cpp:50]   --->   Operation 222 'add' 'add_ln50_2' <Predicate = (!icmp_ln39 & !and_ln37_3 & !and_ln41_2 & !and_ln41_4)> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 223 [1/1] (0.00ns) (grouped into LUT with out node select_ln41_7)   --->   "%select_ln37_4 = select i1 %icmp_ln39, i14 0, i14 %add_ln50_1" [kernel_attention.cpp:37]   --->   Operation 223 'select' 'select_ln37_4' <Predicate = (!icmp_ln37 & !and_ln37_3 & !and_ln41_2)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.34> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_11 : Operation 224 [1/1] (0.00ns) (grouped into LUT with out node select_ln41_9)   --->   "%select_ln37_6 = select i1 %icmp_ln39, i14 0, i14 %add_ln50_2" [kernel_attention.cpp:37]   --->   Operation 224 'select' 'select_ln37_6' <Predicate = (!icmp_ln37 & !and_ln37_3 & !and_ln41_2 & !and_ln41_4)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.34> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_11 : Operation 225 [1/1] (0.00ns) (grouped into LUT with out node select_ln41_7)   --->   "%select_ln41_3 = select i1 %and_ln37_3, i14 %mul_ln41_1, i14 %select_ln37_4" [kernel_attention.cpp:41]   --->   Operation 225 'select' 'select_ln41_3' <Predicate = (!icmp_ln37 & !and_ln41_2)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.34> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_11 : Operation 226 [1/1] (0.00ns) (grouped into LUT with out node select_ln41_9)   --->   "%select_ln41_5 = select i1 %and_ln37_3, i14 %mul_ln41_1, i14 %select_ln37_6" [kernel_attention.cpp:41]   --->   Operation 226 'select' 'select_ln41_5' <Predicate = (!icmp_ln37 & !and_ln41_2 & !and_ln41_4)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.34> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_11 : Operation 227 [1/2] (0.64ns) (root node of the DSP)   --->   "%add_ln50_6 = add i14 %p_cast6_mid1, i14 %select_ln41_1" [kernel_attention.cpp:50]   --->   Operation 227 'add' 'add_ln50_6' <Predicate = (!icmp_ln37)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_11 : Operation 228 [1/1] (0.34ns) (out node of the LUT)   --->   "%select_ln41_7 = select i1 %and_ln41_2, i14 %add_ln50_6, i14 %select_ln41_3" [kernel_attention.cpp:41]   --->   Operation 228 'select' 'select_ln41_7' <Predicate = (!icmp_ln37)> <Delay = 0.34> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.34> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_11 : Operation 229 [1/1] (0.34ns) (out node of the LUT)   --->   "%select_ln41_9 = select i1 %and_ln41_2, i14 %add_ln50_6, i14 %select_ln41_5" [kernel_attention.cpp:41]   --->   Operation 229 'select' 'select_ln41_9' <Predicate = (!icmp_ln37 & !and_ln41_4)> <Delay = 0.34> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.34> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_11 : Operation 230 [1/3] (0.00ns) (grouped into DSP with root node p_mid116)   --->   "%p_mid1 = mul i11 %zext_ln43_1, i11 49" [kernel_attention.cpp:43]   --->   Operation 230 'mul' 'p_mid1' <Predicate = (!icmp_ln37 & and_ln41_4)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_11 : Operation 231 [1/1] (0.00ns) (grouped into DSP with root node p_mid116)   --->   "%zext_ln50_2 = zext i11 %p_mid1" [kernel_attention.cpp:50]   --->   Operation 231 'zext' 'zext_ln50_2' <Predicate = (!icmp_ln37 & and_ln41_4)> <Delay = 0.00>
ST_11 : Operation 232 [1/1] (0.00ns)   --->   "%trunc_ln50_3_cast_mid1 = zext i5 %add_ln43" [kernel_attention.cpp:43]   --->   Operation 232 'zext' 'trunc_ln50_3_cast_mid1' <Predicate = (!icmp_ln37 & and_ln41_4)> <Delay = 0.00>
ST_11 : Operation 233 [2/2] (0.64ns) (root node of the DSP)   --->   "%p_mid116 = add i14 %zext_ln50_2, i14 %select_ln41_7" [kernel_attention.cpp:50]   --->   Operation 233 'add' 'p_mid116' <Predicate = (!icmp_ln37 & and_ln41_4)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_11 : Operation 234 [1/1] (0.76ns)   --->   "%add_ln50_7 = add i14 %trunc_ln50_3_cast_mid1, i14 %select_ln41_7" [kernel_attention.cpp:50]   --->   Operation 234 'add' 'add_ln50_7' <Predicate = (!icmp_ln37 & and_ln41_4)> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 235 [1/1] (0.34ns) (out node of the LUT)   --->   "%select_ln43_2 = select i1 %and_ln41_4, i14 %add_ln50_7, i14 %select_ln41_9" [kernel_attention.cpp:43]   --->   Operation 235 'select' 'select_ln43_2' <Predicate = (!icmp_ln37)> <Delay = 0.34> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.34> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_11 : Operation 236 [2/7] (36.5ns)   --->   "%empty_141 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem_addr86, i32 3920" [kernel_attention.cpp:41]   --->   Operation 236 'readreq' 'empty_141' <Predicate = (!icmp_ln37 & or_ln45 & and_ln45 & or_ln43_5 & and_ln41_5)> <Delay = 36.5> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 12 <SV = 11> <Delay = 36.5>
ST_12 : Operation 237 [1/1] (0.00ns)   --->   "%h_3 = load i3 %h" [kernel_attention.cpp:43]   --->   Operation 237 'load' 'h_3' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 238 [1/2] (0.64ns) (root node of the DSP)   --->   "%empty_140 = add i14 %zext_ln50, i14 %add_ln50_1" [kernel_attention.cpp:50]   --->   Operation 238 'add' 'empty_140' <Predicate = (!icmp_ln39 & !and_ln37_3 & !and_ln41_2 & !and_ln41_4)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_12 : Operation 239 [1/1] (0.00ns)   --->   "%zext_ln45 = zext i3 %h_3" [kernel_attention.cpp:45]   --->   Operation 239 'zext' 'zext_ln45' <Predicate = (!or_ln43_3 & !and_ln43)> <Delay = 0.00>
ST_12 : Operation 240 [1/1] (0.00ns)   --->   "%p_shl = bitconcatenate i6 @_ssdm_op_BitConcatenate.i6.i3.i3, i3 %h_3, i3 0" [kernel_attention.cpp:43]   --->   Operation 240 'bitconcatenate' 'p_shl' <Predicate = (!or_ln43_3 & !and_ln43)> <Delay = 0.00>
ST_12 : Operation 241 [1/1] (0.00ns)   --->   "%p_shl_cast = zext i6 %p_shl" [kernel_attention.cpp:43]   --->   Operation 241 'zext' 'p_shl_cast' <Predicate = (!or_ln43_3 & !and_ln43)> <Delay = 0.00>
ST_12 : Operation 242 [1/1] (0.70ns)   --->   "%sub_ln50 = sub i7 %p_shl_cast, i7 %zext_ln45" [kernel_attention.cpp:50]   --->   Operation 242 'sub' 'sub_ln50' <Predicate = (!or_ln43_3 & !and_ln43)> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 243 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 243 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 244 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @init_in_VITIS_LOOP_41_2_VITIS_LOOP_45_4_VITIS_LOOP_47_5_str"   --->   Operation 244 'specloopname' 'specloopname_ln0' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_12 : Operation 245 [1/1] (0.00ns)   --->   "%empty_142 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 31360, i64 31360, i64 31360"   --->   Operation 245 'speclooptripcount' 'empty_142' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_12 : Operation 246 [1/1] (0.00ns) (grouped into LUT with out node select_ln41_8)   --->   "%select_ln37_5 = select i1 %icmp_ln39, i14 0, i14 %empty_140" [kernel_attention.cpp:37]   --->   Operation 246 'select' 'select_ln37_5' <Predicate = (!icmp_ln37 & !and_ln37_3 & !and_ln41_2 & !and_ln41_4)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.34> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_12 : Operation 247 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 247 'specpipeline' 'specpipeline_ln0' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_12 : Operation 248 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @VITIS_LOOP_39_1_VITIS_LOOP_43_3_VITIS_LOOP_45_4_VITIS_LOOP_47_5_str"   --->   Operation 248 'specloopname' 'specloopname_ln0' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_12 : Operation 249 [1/1] (0.00ns) (grouped into LUT with out node select_ln41_8)   --->   "%select_ln41_4 = select i1 %and_ln37_3, i14 %mul_ln41_1, i14 %select_ln37_5" [kernel_attention.cpp:41]   --->   Operation 249 'select' 'select_ln41_4' <Predicate = (!icmp_ln37 & !and_ln41_2 & !and_ln41_4)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.34> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_12 : Operation 250 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 250 'specpipeline' 'specpipeline_ln0' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_12 : Operation 251 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @VITIS_LOOP_41_2_VITIS_LOOP_45_4_VITIS_LOOP_47_5_str"   --->   Operation 251 'specloopname' 'specloopname_ln0' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_12 : Operation 252 [1/1] (0.34ns) (out node of the LUT)   --->   "%select_ln41_8 = select i1 %and_ln41_2, i14 %add_ln50_6, i14 %select_ln41_4" [kernel_attention.cpp:41]   --->   Operation 252 'select' 'select_ln41_8' <Predicate = (!icmp_ln37 & !and_ln41_4)> <Delay = 0.34> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.34> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_12 : Operation 253 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 253 'specpipeline' 'specpipeline_ln0' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_12 : Operation 254 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @VITIS_LOOP_43_3_VITIS_LOOP_45_4_VITIS_LOOP_47_5_str"   --->   Operation 254 'specloopname' 'specloopname_ln0' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_12 : Operation 255 [1/1] (0.27ns)   --->   "%select_ln43 = select i1 %or_ln43_3, i3 0, i3 %h_3" [kernel_attention.cpp:43]   --->   Operation 255 'select' 'select_ln43' <Predicate = (!icmp_ln37)> <Delay = 0.27> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_12 : Operation 256 [1/2] (0.64ns) (root node of the DSP)   --->   "%p_mid116 = add i14 %zext_ln50_2, i14 %select_ln41_7" [kernel_attention.cpp:50]   --->   Operation 256 'add' 'p_mid116' <Predicate = (!icmp_ln37 & and_ln41_4)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_12 : Operation 257 [1/1] (0.34ns) (out node of the LUT)   --->   "%select_ln43_1 = select i1 %and_ln41_4, i14 %p_mid116, i14 %select_ln41_8" [kernel_attention.cpp:43]   --->   Operation 257 'select' 'select_ln43_1' <Predicate = (!icmp_ln37)> <Delay = 0.34> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.34> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_12 : Operation 258 [1/1] (0.00ns)   --->   "%zext_ln50_3 = zext i14 %select_ln43_1" [kernel_attention.cpp:50]   --->   Operation 258 'zext' 'zext_ln50_3' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_12 : Operation 259 [1/1] (0.00ns)   --->   "%zext_ln43_2 = zext i14 %select_ln43_2" [kernel_attention.cpp:43]   --->   Operation 259 'zext' 'zext_ln43_2' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_12 : Operation 260 [1/1] (0.00ns) (grouped into LUT with out node select_ln45_1)   --->   "%select_ln43_3 = select i1 %or_ln43_3, i7 0, i7 %sub_ln50" [kernel_attention.cpp:43]   --->   Operation 260 'select' 'select_ln43_3' <Predicate = (!icmp_ln37 & !and_ln43)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_12 : Operation 261 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 261 'specpipeline' 'specpipeline_ln0' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_12 : Operation 262 [1/1] (0.57ns)   --->   "%add_ln45 = add i3 %select_ln43, i3 1" [kernel_attention.cpp:45]   --->   Operation 262 'add' 'add_ln45' <Predicate = (!icmp_ln37)> <Delay = 0.57> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.57> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 263 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @VITIS_LOOP_45_4_VITIS_LOOP_47_5_str"   --->   Operation 263 'specloopname' 'specloopname_ln0' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_12 : Operation 264 [1/1] (0.00ns)   --->   "%zext_ln45_1 = zext i3 %add_ln45" [kernel_attention.cpp:45]   --->   Operation 264 'zext' 'zext_ln45_1' <Predicate = (!icmp_ln37 & and_ln43)> <Delay = 0.00>
ST_12 : Operation 265 [1/1] (0.00ns)   --->   "%p_shl_mid1 = bitconcatenate i6 @_ssdm_op_BitConcatenate.i6.i3.i3, i3 %add_ln45, i3 0" [kernel_attention.cpp:45]   --->   Operation 265 'bitconcatenate' 'p_shl_mid1' <Predicate = (!icmp_ln37 & and_ln43)> <Delay = 0.00>
ST_12 : Operation 266 [1/1] (0.00ns)   --->   "%p_shl_cast_mid1 = zext i6 %p_shl_mid1" [kernel_attention.cpp:45]   --->   Operation 266 'zext' 'p_shl_cast_mid1' <Predicate = (!icmp_ln37 & and_ln43)> <Delay = 0.00>
ST_12 : Operation 267 [1/1] (0.70ns)   --->   "%sub_ln50_1 = sub i7 %p_shl_cast_mid1, i7 %zext_ln45_1" [kernel_attention.cpp:50]   --->   Operation 267 'sub' 'sub_ln50_1' <Predicate = (!icmp_ln37 & and_ln43)> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 268 [1/1] (0.30ns) (out node of the LUT)   --->   "%select_ln45_1 = select i1 %and_ln43, i7 %sub_ln50_1, i7 %select_ln43_3" [kernel_attention.cpp:45]   --->   Operation 268 'select' 'select_ln45_1' <Predicate = (!icmp_ln37)> <Delay = 0.30> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_12 : Operation 269 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 269 'specpipeline' 'specpipeline_ln0' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_12 : Operation 270 [1/1] (0.27ns)   --->   "%select_ln45_2 = select i1 %and_ln43, i3 %add_ln45, i3 %select_ln43" [kernel_attention.cpp:45]   --->   Operation 270 'select' 'select_ln45_2' <Predicate = (!icmp_ln37)> <Delay = 0.27> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_12 : Operation 271 [1/7] (36.5ns)   --->   "%empty_141 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem_addr86, i32 3920" [kernel_attention.cpp:41]   --->   Operation 271 'readreq' 'empty_141' <Predicate = (!icmp_ln37 & or_ln45 & and_ln45 & or_ln43_5 & and_ln41_5)> <Delay = 36.5> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_12 : Operation 272 [1/1] (0.00ns)   --->   "%br_ln41 = br void %for.first.iter.VITIS_LOOP_45_4" [kernel_attention.cpp:41]   --->   Operation 272 'br' 'br_ln41' <Predicate = (!icmp_ln37 & or_ln45 & and_ln45 & or_ln43_5 & and_ln41_5)> <Delay = 0.00>
ST_12 : Operation 273 [1/1] (0.00ns)   --->   "%zext_ln50_1 = zext i3 %select_ln45" [kernel_attention.cpp:50]   --->   Operation 273 'zext' 'zext_ln50_1' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_12 : Operation 274 [1/1] (0.70ns)   --->   "%add_ln50 = add i7 %zext_ln50_1, i7 %select_ln45_1" [kernel_attention.cpp:50]   --->   Operation 274 'add' 'add_ln50' <Predicate = (!icmp_ln37)> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 275 [1/1] (0.00ns)   --->   "%sext_ln57 = sext i7 %add_ln50" [kernel_attention.cpp:57]   --->   Operation 275 'sext' 'sext_ln57' <Predicate = (!icmp_ln37 & !select_ln37_2)> <Delay = 0.00>
ST_12 : Operation 276 [1/1] (0.76ns)   --->   "%add_ln57 = add i15 %sext_ln57, i15 %zext_ln50_3" [kernel_attention.cpp:57]   --->   Operation 276 'add' 'add_ln57' <Predicate = (!icmp_ln37 & !select_ln37_2)> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 277 [1/1] (0.00ns)   --->   "%tmp_s = bitconcatenate i17 @_ssdm_op_BitConcatenate.i17.i15.i2, i15 %add_ln57, i2 0" [kernel_attention.cpp:57]   --->   Operation 277 'bitconcatenate' 'tmp_s' <Predicate = (!icmp_ln37 & !select_ln37_2)> <Delay = 0.00>
ST_12 : Operation 278 [1/1] (0.00ns)   --->   "%sext_ln57_1 = sext i17 %tmp_s" [kernel_attention.cpp:57]   --->   Operation 278 'sext' 'sext_ln57_1' <Predicate = (!icmp_ln37 & !select_ln37_2)> <Delay = 0.00>
ST_12 : Operation 279 [1/1] (1.14ns)   --->   "%add_ln57_1 = add i64 %sext_ln57_1, i64 %in_k_read" [kernel_attention.cpp:57]   --->   Operation 279 'add' 'add_ln57_1' <Predicate = (!icmp_ln37 & !select_ln37_2)> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 280 [1/1] (0.00ns)   --->   "%trunc_ln6 = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %add_ln57_1, i32 2, i32 63" [kernel_attention.cpp:58]   --->   Operation 280 'partselect' 'trunc_ln6' <Predicate = (!icmp_ln37 & !select_ln37_2)> <Delay = 0.00>
ST_12 : Operation 281 [1/1] (0.00ns)   --->   "%sext_ln58 = sext i62 %trunc_ln6" [kernel_attention.cpp:58]   --->   Operation 281 'sext' 'sext_ln58' <Predicate = (!icmp_ln37 & !select_ln37_2)> <Delay = 0.00>
ST_12 : Operation 282 [1/1] (0.00ns)   --->   "%gmem_addr_20 = getelementptr i32 %gmem, i64 %sext_ln58" [kernel_attention.cpp:58]   --->   Operation 282 'getelementptr' 'gmem_addr_20' <Predicate = (!icmp_ln37 & !select_ln37_2)> <Delay = 0.00>
ST_12 : Operation 283 [1/1] (0.00ns)   --->   "%shl_ln = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i7.i2, i7 %add_ln50, i2 0" [kernel_attention.cpp:50]   --->   Operation 283 'bitconcatenate' 'shl_ln' <Predicate = (!icmp_ln37 & select_ln37_2)> <Delay = 0.00>
ST_12 : Operation 284 [1/1] (0.00ns)   --->   "%sext_ln50 = sext i9 %shl_ln" [kernel_attention.cpp:50]   --->   Operation 284 'sext' 'sext_ln50' <Predicate = (!icmp_ln37 & select_ln37_2)> <Delay = 0.00>
ST_12 : Operation 285 [1/1] (0.00ns)   --->   "%shl_ln50_1 = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i7.i4, i7 %add_ln50, i4 0" [kernel_attention.cpp:50]   --->   Operation 285 'bitconcatenate' 'shl_ln50_1' <Predicate = (!icmp_ln37 & select_ln37_2)> <Delay = 0.00>
ST_12 : Operation 286 [1/1] (0.00ns)   --->   "%sext_ln50_1 = sext i11 %shl_ln50_1" [kernel_attention.cpp:50]   --->   Operation 286 'sext' 'sext_ln50_1' <Predicate = (!icmp_ln37 & select_ln37_2)> <Delay = 0.00>
ST_12 : Operation 287 [1/1] (0.73ns)   --->   "%add_ln50_5 = add i12 %sext_ln50, i12 %sext_ln50_1" [kernel_attention.cpp:50]   --->   Operation 287 'add' 'add_ln50_5' <Predicate = (!icmp_ln37 & select_ln37_2)> <Delay = 0.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 288 [1/1] (0.00ns)   --->   "%sext_ln50_2 = sext i12 %add_ln50_5" [kernel_attention.cpp:50]   --->   Operation 288 'sext' 'sext_ln50_2' <Predicate = (!icmp_ln37 & select_ln37_2)> <Delay = 0.00>
ST_12 : Operation 289 [1/1] (0.76ns)   --->   "%add_ln50_4 = add i15 %sext_ln50_2, i15 %zext_ln43_2" [kernel_attention.cpp:50]   --->   Operation 289 'add' 'add_ln50_4' <Predicate = (!icmp_ln37 & select_ln37_2)> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 290 [1/1] (0.00ns)   --->   "%tmp = bitconcatenate i17 @_ssdm_op_BitConcatenate.i17.i15.i2, i15 %add_ln50_4, i2 0" [kernel_attention.cpp:50]   --->   Operation 290 'bitconcatenate' 'tmp' <Predicate = (!icmp_ln37 & select_ln37_2)> <Delay = 0.00>
ST_12 : Operation 291 [1/1] (0.00ns)   --->   "%sext_ln50_3 = sext i17 %tmp" [kernel_attention.cpp:50]   --->   Operation 291 'sext' 'sext_ln50_3' <Predicate = (!icmp_ln37 & select_ln37_2)> <Delay = 0.00>
ST_12 : Operation 292 [1/1] (1.14ns)   --->   "%add_ln50_3 = add i64 %sext_ln50_3, i64 %in_q_read" [kernel_attention.cpp:50]   --->   Operation 292 'add' 'add_ln50_3' <Predicate = (!icmp_ln37 & select_ln37_2)> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 293 [1/1] (0.00ns)   --->   "%trunc_ln = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %add_ln50_3, i32 2, i32 63" [kernel_attention.cpp:51]   --->   Operation 293 'partselect' 'trunc_ln' <Predicate = (!icmp_ln37 & select_ln37_2)> <Delay = 0.00>
ST_12 : Operation 294 [1/1] (0.00ns)   --->   "%sext_ln51 = sext i62 %trunc_ln" [kernel_attention.cpp:51]   --->   Operation 294 'sext' 'sext_ln51' <Predicate = (!icmp_ln37 & select_ln37_2)> <Delay = 0.00>
ST_12 : Operation 295 [1/1] (0.00ns)   --->   "%gmem_addr_19 = getelementptr i32 %gmem, i64 %sext_ln51" [kernel_attention.cpp:51]   --->   Operation 295 'getelementptr' 'gmem_addr_19' <Predicate = (!icmp_ln37 & select_ln37_2)> <Delay = 0.00>
ST_12 : Operation 296 [1/1] (0.38ns)   --->   "%store_ln47 = store i3 %select_ln45_2, i3 %h" [kernel_attention.cpp:47]   --->   Operation 296 'store' 'store_ln47' <Predicate = (!icmp_ln37)> <Delay = 0.38>

State 13 <SV = 12> <Delay = 36.5>
ST_13 : Operation 297 [1/1] (0.00ns)   --->   "%specloopname_ln47 = specloopname void @_ssdm_op_SpecLoopName, void @empty_27" [kernel_attention.cpp:47]   --->   Operation 297 'specloopname' 'specloopname_ln47' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 298 [1/1] (36.5ns)   --->   "%gmem_addr85_read = read i32 @_ssdm_op_Read.m_axi.p1i32, i32 %gmem_addr85" [kernel_attention.cpp:58]   --->   Operation 298 'read' 'gmem_addr85_read' <Predicate = true> <Delay = 36.5> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_13 : Operation 299 [1/1] (36.5ns)   --->   "%gmem_addr_20_req = writereq i1 @_ssdm_op_WriteReq.m_axi.i32P1A, i32 %gmem_addr_20, i32 1" [kernel_attention.cpp:58]   --->   Operation 299 'writereq' 'gmem_addr_20_req' <Predicate = (!select_ln37_2)> <Delay = 36.5> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_13 : Operation 300 [1/1] (36.5ns)   --->   "%gmem_addr_19_req = writereq i1 @_ssdm_op_WriteReq.m_axi.i32P1A, i32 %gmem_addr_19, i32 1" [kernel_attention.cpp:51]   --->   Operation 300 'writereq' 'gmem_addr_19_req' <Predicate = (select_ln37_2)> <Delay = 36.5> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 14 <SV = 13> <Delay = 36.5>
ST_14 : Operation 301 [1/1] (36.5ns)   --->   "%write_ln58 = write void @_ssdm_op_Write.m_axi.i32P1A, i32 %gmem_addr_20, i32 %gmem_addr85_read, i4 15" [kernel_attention.cpp:58]   --->   Operation 301 'write' 'write_ln58' <Predicate = (!select_ln37_2)> <Delay = 36.5> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_14 : Operation 302 [1/1] (36.5ns)   --->   "%write_ln51 = write void @_ssdm_op_Write.m_axi.i32P1A, i32 %gmem_addr_19, i32 %gmem_addr85_read, i4 15" [kernel_attention.cpp:51]   --->   Operation 302 'write' 'write_ln51' <Predicate = (select_ln37_2)> <Delay = 36.5> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 15 <SV = 14> <Delay = 36.5>
ST_15 : Operation 303 [5/5] (36.5ns)   --->   "%gmem_addr_20_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i32P1A, i32 %gmem_addr_20" [kernel_attention.cpp:58]   --->   Operation 303 'writeresp' 'gmem_addr_20_resp' <Predicate = (!select_ln37_2)> <Delay = 36.5> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_15 : Operation 304 [5/5] (36.5ns)   --->   "%gmem_addr_19_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i32P1A, i32 %gmem_addr_19" [kernel_attention.cpp:51]   --->   Operation 304 'writeresp' 'gmem_addr_19_resp' <Predicate = (select_ln37_2)> <Delay = 36.5> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 16 <SV = 15> <Delay = 36.5>
ST_16 : Operation 305 [4/5] (36.5ns)   --->   "%gmem_addr_20_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i32P1A, i32 %gmem_addr_20" [kernel_attention.cpp:58]   --->   Operation 305 'writeresp' 'gmem_addr_20_resp' <Predicate = (!select_ln37_2)> <Delay = 36.5> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_16 : Operation 306 [4/5] (36.5ns)   --->   "%gmem_addr_19_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i32P1A, i32 %gmem_addr_19" [kernel_attention.cpp:51]   --->   Operation 306 'writeresp' 'gmem_addr_19_resp' <Predicate = (select_ln37_2)> <Delay = 36.5> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 17 <SV = 16> <Delay = 36.5>
ST_17 : Operation 307 [3/5] (36.5ns)   --->   "%gmem_addr_20_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i32P1A, i32 %gmem_addr_20" [kernel_attention.cpp:58]   --->   Operation 307 'writeresp' 'gmem_addr_20_resp' <Predicate = (!select_ln37_2)> <Delay = 36.5> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_17 : Operation 308 [3/5] (36.5ns)   --->   "%gmem_addr_19_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i32P1A, i32 %gmem_addr_19" [kernel_attention.cpp:51]   --->   Operation 308 'writeresp' 'gmem_addr_19_resp' <Predicate = (select_ln37_2)> <Delay = 36.5> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 18 <SV = 17> <Delay = 36.5>
ST_18 : Operation 309 [2/5] (36.5ns)   --->   "%gmem_addr_20_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i32P1A, i32 %gmem_addr_20" [kernel_attention.cpp:58]   --->   Operation 309 'writeresp' 'gmem_addr_20_resp' <Predicate = (!select_ln37_2)> <Delay = 36.5> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_18 : Operation 310 [2/5] (36.5ns)   --->   "%gmem_addr_19_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i32P1A, i32 %gmem_addr_19" [kernel_attention.cpp:51]   --->   Operation 310 'writeresp' 'gmem_addr_19_resp' <Predicate = (select_ln37_2)> <Delay = 36.5> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_18 : Operation 315 [1/1] (0.00ns)   --->   "%ret_ln69 = ret" [kernel_attention.cpp:69]   --->   Operation 315 'ret' 'ret_ln69' <Predicate = (icmp_ln37)> <Delay = 0.00>

State 19 <SV = 18> <Delay = 36.5>
ST_19 : Operation 311 [1/5] (36.5ns)   --->   "%gmem_addr_20_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i32P1A, i32 %gmem_addr_20" [kernel_attention.cpp:58]   --->   Operation 311 'writeresp' 'gmem_addr_20_resp' <Predicate = (!select_ln37_2)> <Delay = 36.5> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_19 : Operation 312 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.inc"   --->   Operation 312 'br' 'br_ln0' <Predicate = (!select_ln37_2)> <Delay = 0.00>
ST_19 : Operation 313 [1/5] (36.5ns)   --->   "%gmem_addr_19_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i32P1A, i32 %gmem_addr_19" [kernel_attention.cpp:51]   --->   Operation 313 'writeresp' 'gmem_addr_19_resp' <Predicate = (select_ln37_2)> <Delay = 36.5> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_19 : Operation 314 [1/1] (0.00ns)   --->   "%br_ln50 = br void %for.inc" [kernel_attention.cpp:50]   --->   Operation 314 'br' 'br_ln50' <Predicate = (select_ln37_2)> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 50ns, clock uncertainty: 13.5ns.

 <State 1>: 0.387ns
The critical path consists of the following:
	'alloca' operation ('indvar_flatten263') [15]  (0 ns)
	'store' operation ('store_ln37', kernel_attention.cpp:37) of constant 0 on local variable 'indvar_flatten263' [20]  (0.387 ns)

 <State 2>: 2.51ns
The critical path consists of the following:
	'load' operation ('indvar_flatten162_load_1', kernel_attention.cpp:39) on local variable 'indvar_flatten162' [74]  (0 ns)
	'icmp' operation ('icmp_ln39', kernel_attention.cpp:39) [77]  (0.664 ns)
	'select' operation ('select_ln37', kernel_attention.cpp:37) [78]  (0.278 ns)
	'add' operation ('add_ln39', kernel_attention.cpp:39) [107]  (0.572 ns)
	'mul' operation of DSP[118] ('p_mid1106', kernel_attention.cpp:39) [117]  (0.996 ns)

 <State 3>: 0.996ns
The critical path consists of the following:
	'mul' operation of DSP[49] ('empty_136') [48]  (0.996 ns)

 <State 4>: 3.31ns
The critical path consists of the following:
	'load' operation ('qk', kernel_attention.cpp:37) on local variable 'qk' [41]  (0 ns)
	'add' operation ('add_ln37_1', kernel_attention.cpp:37) [83]  (0.436 ns)
	'mul' operation ('p_mid1183', kernel_attention.cpp:37) [85]  (1.89 ns)
	'select' operation ('select_ln37_1', kernel_attention.cpp:37) [87]  (0.342 ns)
	'add' operation of DSP[118] ('p_mid1108', kernel_attention.cpp:39) [118]  (0.645 ns)

 <State 5>: 2.22ns
The critical path consists of the following:
	'load' operation ('indvar_flatten_load_1', kernel_attention.cpp:45) on local variable 'indvar_flatten' [71]  (0 ns)
	'icmp' operation ('icmp_ln45', kernel_attention.cpp:45) [100]  (0.619 ns)
	'and' operation ('and_ln37_1', kernel_attention.cpp:37) [101]  (0 ns)
	'and' operation ('and_ln41_1', kernel_attention.cpp:41) [135]  (0.122 ns)
	'xor' operation ('xor_ln43', kernel_attention.cpp:43) [177]  (0.122 ns)
	'or' operation ('or_ln43_4', kernel_attention.cpp:43) [178]  (0 ns)
	'and' operation ('and_ln43', kernel_attention.cpp:43) [179]  (0.122 ns)
	'or' operation ('or_ln45_1', kernel_attention.cpp:45) [186]  (0 ns)
	'or' operation ('or_ln45_2', kernel_attention.cpp:45) [187]  (0 ns)
	'or' operation ('or_ln45_3', kernel_attention.cpp:45) [188]  (0 ns)
	'select' operation ('select_ln45', kernel_attention.cpp:45) [189]  (0.278 ns)
	'add' operation ('add_ln47', kernel_attention.cpp:47) [259]  (0.572 ns)
	'store' operation ('store_ln47', kernel_attention.cpp:47) of variable 'add_ln47', kernel_attention.cpp:47 on local variable 'w' [278]  (0.387 ns)

 <State 6>: 36.5ns
The critical path consists of the following:
	'getelementptr' operation ('gmem_addr86', kernel_attention.cpp:41) [207]  (0 ns)
	bus request operation ('empty_141', kernel_attention.cpp:41) on port 'gmem' (kernel_attention.cpp:41) [208]  (36.5 ns)

 <State 7>: 36.5ns
The critical path consists of the following:
	bus request operation ('empty_141', kernel_attention.cpp:41) on port 'gmem' (kernel_attention.cpp:41) [208]  (36.5 ns)

 <State 8>: 36.5ns
The critical path consists of the following:
	bus request operation ('empty_141', kernel_attention.cpp:41) on port 'gmem' (kernel_attention.cpp:41) [208]  (36.5 ns)

 <State 9>: 36.5ns
The critical path consists of the following:
	bus request operation ('empty_141', kernel_attention.cpp:41) on port 'gmem' (kernel_attention.cpp:41) [208]  (36.5 ns)

 <State 10>: 36.5ns
The critical path consists of the following:
	bus request operation ('empty_141', kernel_attention.cpp:41) on port 'gmem' (kernel_attention.cpp:41) [208]  (36.5 ns)

 <State 11>: 36.5ns
The critical path consists of the following:
	bus request operation ('empty_141', kernel_attention.cpp:41) on port 'gmem' (kernel_attention.cpp:41) [208]  (36.5 ns)

 <State 12>: 36.5ns
The critical path consists of the following:
	bus request operation ('empty_141', kernel_attention.cpp:41) on port 'gmem' (kernel_attention.cpp:41) [208]  (36.5 ns)

 <State 13>: 36.5ns
The critical path consists of the following:
	bus read operation ('gmem_addr85_read', kernel_attention.cpp:58) on port 'gmem' (kernel_attention.cpp:58) [219]  (36.5 ns)

 <State 14>: 36.5ns
The critical path consists of the following:
	bus write operation ('write_ln58', kernel_attention.cpp:58) on port 'gmem' (kernel_attention.cpp:58) [233]  (36.5 ns)

 <State 15>: 36.5ns
The critical path consists of the following:
	bus response operation ('gmem_addr_20_resp', kernel_attention.cpp:58) on port 'gmem' (kernel_attention.cpp:58) [234]  (36.5 ns)

 <State 16>: 36.5ns
The critical path consists of the following:
	bus response operation ('gmem_addr_20_resp', kernel_attention.cpp:58) on port 'gmem' (kernel_attention.cpp:58) [234]  (36.5 ns)

 <State 17>: 36.5ns
The critical path consists of the following:
	bus response operation ('gmem_addr_20_resp', kernel_attention.cpp:58) on port 'gmem' (kernel_attention.cpp:58) [234]  (36.5 ns)

 <State 18>: 36.5ns
The critical path consists of the following:
	bus response operation ('gmem_addr_20_resp', kernel_attention.cpp:58) on port 'gmem' (kernel_attention.cpp:58) [234]  (36.5 ns)

 <State 19>: 36.5ns
The critical path consists of the following:
	bus response operation ('gmem_addr_20_resp', kernel_attention.cpp:58) on port 'gmem' (kernel_attention.cpp:58) [234]  (36.5 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
