// Seed: 4191176983
module module_0 (
    output id_0,
    output id_1,
    output uwire id_2,
    input id_3,
    output id_4,
    output logic id_5
);
  genvar id_6;
  assign id_2[1] = 1;
  logic id_7;
  type_12 id_8 (
      1,
      id_6
  );
endmodule
