==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg484-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
ERROR: [SIM 211-100] 'csim_design' failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg484-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
ERROR: [SIM 211-100] 'csim_design' failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg484-1'
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'mabonSOC/mabonsoc.cpp' ... 
ERROR: [HLS 200-70] Compilation errors found: In file included from mabonSOC/mabonsoc.cpp:1:
mabonSOC/mabonsoc.cpp:69:6: error: use of undeclared identifier 'log'
 m=2*log(t);
     ^
mabonSOC/mabonsoc.cpp:73:21: error: use of undeclared identifier 'sqrt'; did you mean 'csqrt'?
 UCB[i]=(X[i]/T[i])+sqrt(m/T[i]);
                    ^~~~
                    csqrt
E:/xilinx/Vivado/2019.1/win64/tools/clang/bin/../lib/clang/3.1/../../../x86_64-w64-mingw32/include\complex.h:71:17: note: 'csqrt' declared here
double _Complex csqrt (double _Complex);
                ^
2 errors generated.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg484-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'mabonSOC/mabonsoc.cpp' ... 
WARNING: [HLS 200-40] In file included from mabonSOC/mabonsoc.cpp:1:
mabonSOC/mabonSOC.h:2:9: fatal error: 'maths.h' file not found
#include<maths.h>
        ^
1 error generated.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg484-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'mabonSOC/mabonsoc.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:01 ; elapsed = 00:00:14 . Memory (MB): peak = 178.789 ; gain = 88.855
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:01 ; elapsed = 00:00:14 . Memory (MB): peak = 178.789 ; gain = 88.855
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:01 ; elapsed = 00:00:15 . Memory (MB): peak = 178.789 ; gain = 88.855
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:01 ; elapsed = 00:00:15 . Memory (MB): peak = 178.789 ; gain = 88.855
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-2' (mabonSOC/mabonsoc.cpp:67) in function 'mabonsoc' for pipelining.
INFO: [HLS 200-489] Unrolling loop 'Loop-2.1' (mabonSOC/mabonsoc.cpp:71) in function 'mabonsoc' completely with a factor of 5.
WARNING: [XFORM 203-503] Cannot unroll loop 'Loop-2.2' (mabonSOC/mabonsoc.cpp:81) in function 'mabonsoc' completely: variable loop bound.
INFO: [XFORM 203-101] Partitioning array 'UCB' (mabonSOC/mabonsoc.cpp:50) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'T' (mabonSOC/mabonsoc.cpp:52) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'X' (mabonSOC/mabonsoc.cpp:52) in dimension 1 completely.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:01 ; elapsed = 00:00:15 . Memory (MB): peak = 178.789 ; gain = 88.855
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Loop-2' (mabonSOC/mabonsoc.cpp:67:13) in function 'mabonsoc' : 

either the parent loop or sub loop is do-while loop.
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:01 ; elapsed = 00:00:15 . Memory (MB): peak = 178.789 ; gain = 88.855
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'mabonsoc' ...
WARNING: [SYN 201-107] Renaming port name 'mabonsoc/In' to 'mabonsoc/In_r' to avoid the conflict with HDL keywords or other object names.
WARNING: [SYN 201-107] Renaming port name 'mabonsoc/Out' to 'mabonsoc/Out_r' to avoid the conflict with HDL keywords or other object names.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'mabonsoc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [SCHED 204-65] Unable to satisfy pipeline directive: Loop contains subloop(s) not being unrolled or flattened.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 15.542 seconds; current allocated memory: 106.791 MB.
INFO: [HLS 200-434] Only 0 loops out of a total 4 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.616 seconds; current allocated memory: 108.806 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'mabonsoc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'mabonsoc/In_r' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mabonsoc/Out_r' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mabonsoc/ready' to 's_axilite & ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on function 'mabonsoc' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'return', 'In_r' and 'ready' to AXI-Lite port BUS_A.
INFO: [SYN 201-210] Renamed object name 'mabonsoc_fdiv_32ns_32ns_32_16_1' to 'mabonsoc_fdiv_32nbkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'mabonsoc_sitofp_32ns_32_6_1' to 'mabonsoc_sitofp_3cud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'mabonsoc_fptrunc_64ns_32_2_1' to 'mabonsoc_fptrunc_dEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'mabonsoc_fpext_32ns_64_2_1' to 'mabonsoc_fpext_32eOg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'mabonsoc_fcmp_32ns_32ns_1_2_1' to 'mabonsoc_fcmp_32nfYi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'mabonsoc_dadd_64ns_64ns_64_5_full_dsp_1' to 'mabonsoc_dadd_64ng8j' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'mabonsoc_dmul_64ns_64ns_64_6_max_dsp_1' to 'mabonsoc_dmul_64nhbi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'mabonsoc_sitodp_32ns_64_6_1' to 'mabonsoc_sitodp_3ibs' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'mabonsoc_dsqrt_64ns_64ns_64_31_1' to 'mabonsoc_dsqrt_64jbC' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'mabonsoc_dlog_64ns_64ns_64_31_full_dsp_1' to 'mabonsoc_dlog_64nkbM' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'mabonsoc_sdiv_32ns_32ns_32_36_1' to 'mabonsoc_sdiv_32nlbW' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'mabonsoc_mux_53_32_1_1' to 'mabonsoc_mux_53_3mb6' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'mabonsoc_dadd_64ng8j': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mabonsoc_dlog_64nkbM': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mabonsoc_dmul_64nhbi': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mabonsoc_dsqrt_64jbC': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mabonsoc_fcmp_32nfYi': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mabonsoc_fdiv_32nbkb': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mabonsoc_fpext_32eOg': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mabonsoc_fptrunc_dEe': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mabonsoc_mux_53_3mb6': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mabonsoc_sdiv_32nlbW': 5 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mabonsoc_sitodp_3ibs': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mabonsoc_sitofp_3cud': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'mabonsoc'.
INFO: [HLS 200-111]  Elapsed time: 0.883 seconds; current allocated memory: 111.570 MB.
INFO: [RTMG 210-282] Generating pipelined core: 'mabonsoc_sdiv_32nlbW_div'
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:04 ; elapsed = 00:00:21 . Memory (MB): peak = 178.789 ; gain = 88.855
INFO: [VHDL 208-304] Generating VHDL RTL for mabonsoc.
INFO: [VLOG 209-307] Generating Verilog RTL for mabonsoc.
INFO: [HLS 200-112] Total elapsed time: 20.984 seconds; peak allocated memory: 111.570 MB.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg484-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
ERROR: [SIM 211-100] 'csim_design' failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg484-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
ERROR: [SIM 211-100] 'csim_design' failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg484-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
ERROR: [SIM 211-100] 'csim_design' failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg484-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
ERROR: [SIM 211-100] CSim failed with errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg484-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
ERROR: [SIM 211-100] CSim failed with errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg484-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
ERROR: [SIM 211-100] CSim failed with errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg484-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
ERROR: [SIM 211-100] CSim failed with errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg484-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
ERROR: [SIM 211-100] CSim failed with errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg484-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
ERROR: [SIM 211-100] CSim failed with errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg484-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg484-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg484-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
ERROR: [SIM 211-100] 'csim_design' failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg484-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
ERROR: [SIM 211-100] CSim failed with errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg484-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
ERROR: [SIM 211-100] CSim failed with errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg484-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'mabonSOC/mabonsoc.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:01 ; elapsed = 00:00:16 . Memory (MB): peak = 178.574 ; gain = 112.270
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:01 ; elapsed = 00:00:16 . Memory (MB): peak = 178.574 ; gain = 112.270
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:01 ; elapsed = 00:00:17 . Memory (MB): peak = 178.574 ; gain = 112.270
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:01 ; elapsed = 00:00:17 . Memory (MB): peak = 178.574 ; gain = 112.270
INFO: [HLS 200-489] Unrolling loop 'Loop-1' (mabonSOC/mabonsoc.cpp:79) in function 'mabonsoc' completely with a factor of 5.
INFO: [XFORM 203-101] Partitioning array 'UCB' (mabonSOC/mabonsoc.cpp:50) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'T'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'X'  in dimension 1 completely.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock to (mabonSOC/mabonsoc.cpp:68:2) in function 'mabonsoc'... converting 8 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (mabonSOC/mabonsoc.cpp:72:3) to (mabonSOC/mabonsoc.cpp:75:2) in function 'mabonsoc'... converting 13 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (mabonSOC/mabonsoc.cpp:77:7) in function 'mabonsoc'... converting 10 basic blocks.
INFO: [XFORM 203-11] Balancing expressions in function 'mabonsoc' (mabonSOC/mabonsoc.cpp:45)...3 expression(s) balanced.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:01 ; elapsed = 00:00:17 . Memory (MB): peak = 178.574 ; gain = 112.270
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:01 ; elapsed = 00:00:18 . Memory (MB): peak = 178.574 ; gain = 112.270
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'mabonsoc' ...
WARNING: [SYN 201-107] Renaming port name 'mabonsoc/Out' to 'mabonsoc/Out_r' to avoid the conflict with HDL keywords or other object names.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'mabonsoc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 17.81 seconds; current allocated memory: 106.431 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.428 seconds; current allocated memory: 108.233 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'mabonsoc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'mabonsoc/Out_r' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mabonsoc/t' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mabonsoc/reward' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'mabonsoc' to 's_axilite & ap_ctrl_hs'.
WARNING: [RTGEN 206-101] Register 'X_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'X_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'X_2' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'X_3' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'X_4' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'T_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'T_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'T_2' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'T_3' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'T_4' is power-on initialization.
INFO: [RTGEN 206-100] Bundling port 'return', 't' and 'reward' to AXI-Lite port BUS_A.
INFO: [SYN 201-210] Renamed object name 'mabonsoc_fdiv_32ns_32ns_32_16_1' to 'mabonsoc_fdiv_32nbkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'mabonsoc_sitofp_32ns_32_6_1' to 'mabonsoc_sitofp_3cud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'mabonsoc_fptrunc_64ns_32_2_1' to 'mabonsoc_fptrunc_dEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'mabonsoc_fpext_32ns_64_2_1' to 'mabonsoc_fpext_32eOg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'mabonsoc_fcmp_32ns_32ns_1_2_1' to 'mabonsoc_fcmp_32nfYi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'mabonsoc_dadd_64ns_64ns_64_5_full_dsp_1' to 'mabonsoc_dadd_64ng8j' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'mabonsoc_dmul_64ns_64ns_64_6_max_dsp_1' to 'mabonsoc_dmul_64nhbi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'mabonsoc_sitodp_32ns_64_6_1' to 'mabonsoc_sitodp_3ibs' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'mabonsoc_dsqrt_64ns_64ns_64_31_1' to 'mabonsoc_dsqrt_64jbC' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'mabonsoc_dlog_64ns_64ns_64_31_full_dsp_1' to 'mabonsoc_dlog_64nkbM' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'mabonsoc_mux_53_32_1_1' to 'mabonsoc_mux_53_3lbW' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'mabonsoc_sdiv_32ns_32ns_32_36_seq_1' to 'mabonsoc_sdiv_32nmb6' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'mabonsoc_dadd_64ng8j': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mabonsoc_dlog_64nkbM': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mabonsoc_dmul_64nhbi': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mabonsoc_dsqrt_64jbC': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mabonsoc_fcmp_32nfYi': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mabonsoc_fdiv_32nbkb': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mabonsoc_fpext_32eOg': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mabonsoc_fptrunc_dEe': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mabonsoc_mux_53_3lbW': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mabonsoc_sdiv_32nmb6': 5 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mabonsoc_sitodp_3ibs': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mabonsoc_sitofp_3cud': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'mabonsoc'.
INFO: [HLS 200-111]  Elapsed time: 1.037 seconds; current allocated memory: 111.081 MB.
INFO: [RTMG 210-282] Generating pipelined core: 'mabonsoc_sdiv_32nmb6_div'
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:04 ; elapsed = 00:00:23 . Memory (MB): peak = 178.574 ; gain = 112.270
INFO: [VHDL 208-304] Generating VHDL RTL for mabonsoc.
INFO: [VLOG 209-307] Generating Verilog RTL for mabonsoc.
INFO: [HLS 200-112] Total elapsed time: 23.14 seconds; peak allocated memory: 111.081 MB.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg484-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'mabonSOC/mabonsoc.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 179.027 ; gain = 87.547
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 179.027 ; gain = 87.547
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:01 ; elapsed = 00:00:08 . Memory (MB): peak = 179.027 ; gain = 87.547
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:01 ; elapsed = 00:00:08 . Memory (MB): peak = 179.027 ; gain = 87.547
INFO: [HLS 200-489] Unrolling loop 'Loop-1' (mabonSOC/mabonsoc.cpp:79) in function 'mabonsoc' completely with a factor of 32.
INFO: [XFORM 203-101] Partitioning array 'UCB' (mabonSOC/mabonsoc.cpp:50) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'T'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'X'  in dimension 1 completely.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (mabonSOC/mabonsoc.cpp:77:7) to (mabonSOC/mabonsoc.cpp:87:3) in function 'mabonsoc'... converting 4 basic blocks.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:02 ; elapsed = 00:00:09 . Memory (MB): peak = 179.027 ; gain = 87.547
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:04 ; elapsed = 00:00:11 . Memory (MB): peak = 183.984 ; gain = 92.504
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'mabonsoc' ...
WARNING: [SYN 201-107] Renaming port name 'mabonsoc/Out' to 'mabonsoc/Out_r' to avoid the conflict with HDL keywords or other object names.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'mabonsoc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 19.634 seconds; current allocated memory: 139.791 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] After resource sharing, estimated clock period (10.5069ns) exceeds the target (target clock period: 10ns, clock uncertainty: 1.25ns, effective delay budget: 8.75ns).
INFO: [BIND 205-100] The critical path consists of the following:
	'dadd' operation ('tmp_8', mabonSOC/mabonsoc.cpp:81) (10.5 ns)
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 3.971 seconds; current allocated memory: 169.078 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'mabonsoc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'mabonsoc/Out_r' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mabonsoc/t' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mabonsoc/reward' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'mabonsoc' to 's_axilite & ap_ctrl_hs'.
WARNING: [RTGEN 206-101] Register 'X_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'X_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'X_2' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'X_3' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'X_4' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'X_5' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'X_6' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'X_7' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'X_8' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'X_9' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'X_10' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'X_11' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'X_12' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'X_13' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'X_14' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'X_15' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'X_16' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'X_17' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'X_18' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'X_19' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'X_20' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'X_21' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'X_22' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'X_23' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'X_24' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'X_25' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'X_26' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'X_27' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'X_28' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'X_29' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'X_30' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'X_31' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'T_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'T_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'T_2' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'T_3' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'T_4' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'T_5' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'T_6' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'T_7' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'T_8' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'T_9' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'T_10' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'T_11' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'T_12' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'T_13' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'T_14' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'T_15' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'T_16' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'T_17' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'T_18' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'T_19' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'T_20' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'T_21' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'T_22' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'T_23' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'T_24' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'T_25' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'T_26' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'T_27' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'T_28' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'T_29' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'T_30' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'T_31' is power-on initialization.
INFO: [RTGEN 206-100] Bundling port 'return', 't' and 'reward' to AXI-Lite port BUS_A.
INFO: [SYN 201-210] Renamed object name 'mabonsoc_fdiv_32ns_32ns_32_16_1' to 'mabonsoc_fdiv_32nbkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'mabonsoc_sitofp_32ns_32_6_1' to 'mabonsoc_sitofp_3cud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'mabonsoc_fptrunc_64ns_32_2_1' to 'mabonsoc_fptrunc_dEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'mabonsoc_fpext_32ns_64_2_1' to 'mabonsoc_fpext_32eOg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'mabonsoc_fcmp_32ns_32ns_1_2_1' to 'mabonsoc_fcmp_32nfYi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'mabonsoc_dadd_64ns_64ns_64_5_full_dsp_1' to 'mabonsoc_dadd_64ng8j' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'mabonsoc_dmul_64ns_64ns_64_6_max_dsp_1' to 'mabonsoc_dmul_64nhbi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'mabonsoc_sitodp_32ns_64_6_1' to 'mabonsoc_sitodp_3ibs' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'mabonsoc_dsqrt_64ns_64ns_64_31_1' to 'mabonsoc_dsqrt_64jbC' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'mabonsoc_dlog_64ns_64ns_64_31_full_dsp_1' to 'mabonsoc_dlog_64nkbM' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'mabonsoc_mux_325_32_1_1' to 'mabonsoc_mux_325_lbW' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'mabonsoc_sdiv_32ns_32ns_32_36_seq_1' to 'mabonsoc_sdiv_32nmb6' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'mabonsoc_mux_325_1_1_1' to 'mabonsoc_mux_325_ncg' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'mabonsoc_dadd_64ng8j': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mabonsoc_dlog_64nkbM': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mabonsoc_dmul_64nhbi': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mabonsoc_dsqrt_64jbC': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mabonsoc_fcmp_32nfYi': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mabonsoc_fdiv_32nbkb': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mabonsoc_fpext_32eOg': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mabonsoc_fptrunc_dEe': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mabonsoc_mux_325_lbW': 34 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mabonsoc_mux_325_ncg': 32 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mabonsoc_sdiv_32nmb6': 32 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mabonsoc_sitodp_3ibs': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mabonsoc_sitofp_3cud': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'mabonsoc'.
INFO: [HLS 200-111]  Elapsed time: 7.15 seconds; current allocated memory: 195.529 MB.
INFO: [RTMG 210-282] Generating pipelined core: 'mabonsoc_sdiv_32nmb6_div'
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:31 ; elapsed = 00:00:45 . Memory (MB): peak = 334.152 ; gain = 242.672
INFO: [VHDL 208-304] Generating VHDL RTL for mabonsoc.
INFO: [VLOG 209-307] Generating Verilog RTL for mabonsoc.
INFO: [HLS 200-112] Total elapsed time: 44.801 seconds; peak allocated memory: 195.529 MB.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg484-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'mabonSOC/mabonsoc.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 178.766 ; gain = 87.355
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 178.766 ; gain = 87.355
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:01 ; elapsed = 00:00:08 . Memory (MB): peak = 178.766 ; gain = 87.355
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:01 ; elapsed = 00:00:08 . Memory (MB): peak = 178.766 ; gain = 87.355
INFO: [HLS 200-489] Unrolling loop 'Loop-1' (mabonSOC/mabonsoc.cpp:79) in function 'mabonsoc' completely with a factor of 64.
WARNING: [XFORM 203-104] Completely partitioning array 'UCB' (mabonSOC/mabonsoc.cpp:50) accessed through non-constant indices on dimension 1 (mabonSOC/mabonsoc.cpp:82:4), which may result in long runtime and suboptimal QoR due to large multiplexers. Please consider wrapping the array access into a function or using a register file core instead.
INFO: [XFORM 203-101] Partitioning array 'UCB' (mabonSOC/mabonsoc.cpp:50) in dimension 1 completely.
WARNING: [XFORM 203-104] Completely partitioning array 'T'  accessed through non-constant indices on dimension 1 (mabonSOC/mabonsoc.cpp:87:3), which may result in long runtime and suboptimal QoR due to large multiplexers. Please consider wrapping the array access into a function or using a register file core instead.
INFO: [XFORM 203-101] Partitioning array 'T'  in dimension 1 completely.
WARNING: [XFORM 203-104] Completely partitioning array 'X'  accessed through non-constant indices on dimension 1 (mabonSOC/mabonsoc.cpp:73:3), which may result in long runtime and suboptimal QoR due to large multiplexers. Please consider wrapping the array access into a function or using a register file core instead.
INFO: [XFORM 203-101] Partitioning array 'X'  in dimension 1 completely.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (mabonSOC/mabonsoc.cpp:77:7) to (mabonSOC/mabonsoc.cpp:87:3) in function 'mabonsoc'... converting 4 basic blocks.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:04 ; elapsed = 00:00:11 . Memory (MB): peak = 184.691 ; gain = 93.281
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:12 ; elapsed = 00:00:19 . Memory (MB): peak = 254.480 ; gain = 163.070
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'mabonsoc' ...
WARNING: [SYN 201-107] Renaming port name 'mabonsoc/Out' to 'mabonsoc/Out_r' to avoid the conflict with HDL keywords or other object names.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'mabonsoc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 121.679 seconds; current allocated memory: 224.751 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] After resource sharing, estimated clock period (10.604ns) exceeds the target (target clock period: 10ns, clock uncertainty: 1.25ns, effective delay budget: 8.75ns).
INFO: [BIND 205-100] The critical path consists of the following:
	'dadd' operation ('tmp_8', mabonSOC/mabonsoc.cpp:81) (10.6 ns)
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 21.897 seconds; current allocated memory: 281.361 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'mabonsoc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'mabonsoc/Out_r' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mabonsoc/t' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mabonsoc/reward' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'mabonsoc' to 's_axilite & ap_ctrl_hs'.
WARNING: [RTGEN 206-101] Register 'X_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'X_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'X_2' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'X_3' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'X_4' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'X_5' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'X_6' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'X_7' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'X_8' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'X_9' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'X_10' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'X_11' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'X_12' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'X_13' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'X_14' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'X_15' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'X_16' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'X_17' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'X_18' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'X_19' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'X_20' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'X_21' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'X_22' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'X_23' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'X_24' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'X_25' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'X_26' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'X_27' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'X_28' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'X_29' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'X_30' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'X_31' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'X_32' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'X_33' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'X_34' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'X_35' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'X_36' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'X_37' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'X_38' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'X_39' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'X_40' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'X_41' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'X_42' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'X_43' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'X_44' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'X_45' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'X_46' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'X_47' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'X_48' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'X_49' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'X_50' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'X_51' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'X_52' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'X_53' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'X_54' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'X_55' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'X_56' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'X_57' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'X_58' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'X_59' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'X_60' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'X_61' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'X_62' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'X_63' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'T_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'T_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'T_2' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'T_3' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'T_4' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'T_5' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'T_6' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'T_7' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'T_8' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'T_9' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'T_10' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'T_11' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'T_12' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'T_13' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'T_14' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'T_15' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'T_16' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'T_17' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'T_18' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'T_19' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'T_20' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'T_21' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'T_22' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'T_23' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'T_24' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'T_25' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'T_26' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'T_27' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'T_28' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'T_29' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'T_30' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'T_31' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'T_32' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'T_33' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'T_34' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'T_35' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'T_36' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'T_37' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'T_38' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'T_39' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'T_40' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'T_41' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'T_42' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'T_43' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'T_44' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'T_45' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'T_46' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'T_47' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'T_48' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'T_49' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'T_50' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'T_51' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'T_52' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'T_53' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'T_54' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'T_55' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'T_56' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'T_57' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'T_58' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'T_59' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'T_60' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'T_61' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'T_62' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'T_63' is power-on initialization.
INFO: [RTGEN 206-100] Bundling port 'return', 't' and 'reward' to AXI-Lite port BUS_A.
INFO: [SYN 201-210] Renamed object name 'mabonsoc_fdiv_32ns_32ns_32_16_1' to 'mabonsoc_fdiv_32nbkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'mabonsoc_sitofp_32ns_32_6_1' to 'mabonsoc_sitofp_3cud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'mabonsoc_fptrunc_64ns_32_2_1' to 'mabonsoc_fptrunc_dEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'mabonsoc_fpext_32ns_64_2_1' to 'mabonsoc_fpext_32eOg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'mabonsoc_fcmp_32ns_32ns_1_2_1' to 'mabonsoc_fcmp_32nfYi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'mabonsoc_dadd_64ns_64ns_64_5_full_dsp_1' to 'mabonsoc_dadd_64ng8j' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'mabonsoc_dmul_64ns_64ns_64_6_max_dsp_1' to 'mabonsoc_dmul_64nhbi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'mabonsoc_sitodp_32ns_64_6_1' to 'mabonsoc_sitodp_3ibs' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'mabonsoc_dsqrt_64ns_64ns_64_31_1' to 'mabonsoc_dsqrt_64jbC' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'mabonsoc_dlog_64ns_64ns_64_31_full_dsp_1' to 'mabonsoc_dlog_64nkbM' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'mabonsoc_mux_646_32_1_1' to 'mabonsoc_mux_646_lbW' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'mabonsoc_sdiv_32ns_32ns_32_36_seq_1' to 'mabonsoc_sdiv_32nmb6' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'mabonsoc_mux_646_1_1_1' to 'mabonsoc_mux_646_ncg' due to the length limit 20
INFO: [RTGEN 206-104] Estimated max fanout for 'mabonsoc' is 8480 from HDL expression: ((1'b1 == ap_CS_fsm_state314) & (icmp_ln71_reg_86781 == 1'd0) & (icmp_ln68_reg_86777 == 1'd0))
INFO: [RTGEN 206-100] Generating core module 'mabonsoc_dadd_64ng8j': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mabonsoc_dlog_64nkbM': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mabonsoc_dmul_64nhbi': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mabonsoc_dsqrt_64jbC': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mabonsoc_fcmp_32nfYi': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mabonsoc_fdiv_32nbkb': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mabonsoc_fpext_32eOg': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mabonsoc_fptrunc_dEe': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mabonsoc_mux_646_lbW': 66 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mabonsoc_mux_646_ncg': 64 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mabonsoc_sdiv_32nmb6': 64 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mabonsoc_sitodp_3ibs': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mabonsoc_sitofp_3cud': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'mabonsoc'.
INFO: [HLS 200-111]  Elapsed time: 27.462 seconds; current allocated memory: 375.488 MB.
INFO: [RTMG 210-282] Generating pipelined core: 'mabonsoc_sdiv_32nmb6_div'
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:03:10 ; elapsed = 00:03:34 . Memory (MB): peak = 688.668 ; gain = 597.258
INFO: [VHDL 208-304] Generating VHDL RTL for mabonsoc.
INFO: [VLOG 209-307] Generating Verilog RTL for mabonsoc.
INFO: [HLS 200-112] Total elapsed time: 214.787 seconds; peak allocated memory: 375.488 MB.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg484-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'mabonSOC/mabonsoc.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 178.660 ; gain = 88.555
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 178.660 ; gain = 88.555
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:01 ; elapsed = 00:00:08 . Memory (MB): peak = 178.660 ; gain = 88.555
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:01 ; elapsed = 00:00:08 . Memory (MB): peak = 178.660 ; gain = 88.555
INFO: [HLS 200-489] Unrolling loop 'Loop-1' (mabonSOC/mabonsoc.cpp:79) in function 'mabonsoc' completely with a factor of 64.
WARNING: [XFORM 203-104] Completely partitioning array 'UCB' (mabonSOC/mabonsoc.cpp:50) accessed through non-constant indices on dimension 1 (mabonSOC/mabonsoc.cpp:84:4), which may result in long runtime and suboptimal QoR due to large multiplexers. Please consider wrapping the array access into a function or using a register file core instead.
INFO: [XFORM 203-101] Partitioning array 'UCB' (mabonSOC/mabonsoc.cpp:50) in dimension 1 completely.
WARNING: [XFORM 203-104] Completely partitioning array 'T'  accessed through non-constant indices on dimension 1 (mabonSOC/mabonsoc.cpp:89:3), which may result in long runtime and suboptimal QoR due to large multiplexers. Please consider wrapping the array access into a function or using a register file core instead.
INFO: [XFORM 203-101] Partitioning array 'T'  in dimension 1 completely.
WARNING: [XFORM 203-104] Completely partitioning array 'X'  accessed through non-constant indices on dimension 1 (mabonSOC/mabonsoc.cpp:73:3), which may result in long runtime and suboptimal QoR due to large multiplexers. Please consider wrapping the array access into a function or using a register file core instead.
INFO: [XFORM 203-101] Partitioning array 'X'  in dimension 1 completely.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (mabonSOC/mabonsoc.cpp:77:7) to (mabonSOC/mabonsoc.cpp:89:3) in function 'mabonsoc'... converting 4 basic blocks.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:04 ; elapsed = 00:00:12 . Memory (MB): peak = 184.449 ; gain = 94.344
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:12 ; elapsed = 00:00:19 . Memory (MB): peak = 252.355 ; gain = 162.250
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'mabonsoc' ...
WARNING: [SYN 201-107] Renaming port name 'mabonsoc/Out' to 'mabonsoc/Out_r' to avoid the conflict with HDL keywords or other object names.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'mabonsoc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 122.204 seconds; current allocated memory: 221.499 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 16.532 seconds; current allocated memory: 275.407 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'mabonsoc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'mabonsoc/Out_r' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mabonsoc/t' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mabonsoc/reward' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'mabonsoc' to 's_axilite & ap_ctrl_hs'.
WARNING: [RTGEN 206-101] Register 'X_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'X_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'X_2' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'X_3' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'X_4' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'X_5' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'X_6' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'X_7' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'X_8' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'X_9' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'X_10' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'X_11' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'X_12' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'X_13' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'X_14' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'X_15' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'X_16' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'X_17' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'X_18' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'X_19' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'X_20' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'X_21' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'X_22' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'X_23' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'X_24' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'X_25' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'X_26' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'X_27' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'X_28' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'X_29' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'X_30' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'X_31' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'X_32' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'X_33' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'X_34' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'X_35' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'X_36' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'X_37' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'X_38' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'X_39' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'X_40' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'X_41' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'X_42' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'X_43' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'X_44' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'X_45' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'X_46' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'X_47' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'X_48' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'X_49' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'X_50' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'X_51' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'X_52' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'X_53' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'X_54' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'X_55' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'X_56' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'X_57' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'X_58' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'X_59' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'X_60' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'X_61' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'X_62' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'X_63' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'T_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'T_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'T_2' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'T_3' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'T_4' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'T_5' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'T_6' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'T_7' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'T_8' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'T_9' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'T_10' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'T_11' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'T_12' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'T_13' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'T_14' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'T_15' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'T_16' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'T_17' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'T_18' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'T_19' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'T_20' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'T_21' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'T_22' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'T_23' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'T_24' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'T_25' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'T_26' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'T_27' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'T_28' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'T_29' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'T_30' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'T_31' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'T_32' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'T_33' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'T_34' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'T_35' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'T_36' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'T_37' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'T_38' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'T_39' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'T_40' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'T_41' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'T_42' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'T_43' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'T_44' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'T_45' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'T_46' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'T_47' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'T_48' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'T_49' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'T_50' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'T_51' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'T_52' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'T_53' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'T_54' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'T_55' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'T_56' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'T_57' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'T_58' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'T_59' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'T_60' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'T_61' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'T_62' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'T_63' is power-on initialization.
INFO: [RTGEN 206-100] Bundling port 'return', 't' and 'reward' to AXI-Lite port BUS_A.
INFO: [SYN 201-210] Renamed object name 'mabonsoc_fadd_32ns_32ns_32_5_full_dsp_1' to 'mabonsoc_fadd_32nbkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'mabonsoc_fdiv_32ns_32ns_32_16_1' to 'mabonsoc_fdiv_32ncud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'mabonsoc_sitofp_32ns_32_6_1' to 'mabonsoc_sitofp_3dEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'mabonsoc_fptrunc_64ns_32_2_1' to 'mabonsoc_fptrunc_eOg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'mabonsoc_fcmp_32ns_32ns_1_2_1' to 'mabonsoc_fcmp_32nfYi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'mabonsoc_fsqrt_32ns_32ns_32_12_1' to 'mabonsoc_fsqrt_32g8j' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'mabonsoc_dmul_64ns_64ns_64_6_max_dsp_1' to 'mabonsoc_dmul_64nhbi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'mabonsoc_sitodp_32ns_64_6_1' to 'mabonsoc_sitodp_3ibs' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'mabonsoc_dlog_64ns_64ns_64_31_full_dsp_1' to 'mabonsoc_dlog_64njbC' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'mabonsoc_mux_646_32_1_1' to 'mabonsoc_mux_646_kbM' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'mabonsoc_sdiv_32ns_32ns_32_36_seq_1' to 'mabonsoc_sdiv_32nlbW' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'mabonsoc_mux_646_1_1_1' to 'mabonsoc_mux_646_mb6' due to the length limit 20
INFO: [RTGEN 206-104] Estimated max fanout for 'mabonsoc' is 8480 from HDL expression: ((1'b1 == ap_CS_fsm_state291) & (icmp_ln71_reg_86806 == 1'd0) & (icmp_ln68_reg_86802 == 1'd0))
INFO: [RTGEN 206-100] Generating core module 'mabonsoc_dlog_64njbC': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mabonsoc_dmul_64nhbi': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mabonsoc_fadd_32nbkb': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mabonsoc_fcmp_32nfYi': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mabonsoc_fdiv_32ncud': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mabonsoc_fptrunc_eOg': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mabonsoc_fsqrt_32g8j': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mabonsoc_mux_646_kbM': 66 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mabonsoc_mux_646_mb6': 64 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mabonsoc_sdiv_32nlbW': 64 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mabonsoc_sitodp_3ibs': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mabonsoc_sitofp_3dEe': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'mabonsoc'.
INFO: [HLS 200-111]  Elapsed time: 24.66 seconds; current allocated memory: 368.742 MB.
INFO: [RTMG 210-282] Generating pipelined core: 'mabonsoc_sdiv_32nlbW_div'
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:03:01 ; elapsed = 00:03:24 . Memory (MB): peak = 678.074 ; gain = 587.969
INFO: [VHDL 208-304] Generating VHDL RTL for mabonsoc.
INFO: [VLOG 209-307] Generating Verilog RTL for mabonsoc.
INFO: [HLS 200-112] Total elapsed time: 204.563 seconds; peak allocated memory: 368.742 MB.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg484-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
ERROR: [SIM 211-100] CSim failed with errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg484-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
ERROR: [SIM 211-100] CSim failed with errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg484-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
ERROR: [SIM 211-100] CSim failed with errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg484-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
ERROR: [SIM 211-100] CSim failed with errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg484-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
ERROR: [SIM 211-100] CSim failed with errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg484-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg484-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
ERROR: [SIM 211-100] CSim failed with errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg484-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'mabonSOC/mabonsoc.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 179.605 ; gain = 88.141
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 179.605 ; gain = 88.141
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:01 ; elapsed = 00:00:08 . Memory (MB): peak = 179.605 ; gain = 88.141
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:01 ; elapsed = 00:00:08 . Memory (MB): peak = 179.605 ; gain = 88.141
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:01 ; elapsed = 00:00:08 . Memory (MB): peak = 179.605 ; gain = 88.141
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:01 ; elapsed = 00:00:08 . Memory (MB): peak = 179.605 ; gain = 88.141
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'mabonsoc' ...
WARNING: [SYN 201-107] Renaming port name 'mabonsoc/Out' to 'mabonsoc/Out_r' to avoid the conflict with HDL keywords or other object names.
WARNING: [SYN 201-107] Renaming port name 'mabonsoc/T' to 'mabonsoc/T_r' to avoid the conflict with HDL keywords or other object names.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'mabonsoc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
WARNING: [SCHED 204-68] The II Violation in module 'mabonsoc' (Loop: Loop 1): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0)
   between 'select' operation ('Index', mabonSOC/mabonsoc.cpp:84) and 'sext' operation ('sext_ln84', mabonSOC/mabonsoc.cpp:84).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 2, Depth = 52.
WARNING: [SCHED 204-21] Estimated clock period (10.3612ns) exceeds the target (target clock period: 10ns, clock uncertainty: 1.25ns, effective delay budget: 8.75ns).
WARNING: [SCHED 204-21] The critical path in module 'mabonsoc' consists of the following:
	'fcmp' operation ('tmp_s', mabonSOC/mabonsoc.cpp:84) [80]  (5.43 ns)
	'and' operation ('and_ln84_1', mabonSOC/mabonsoc.cpp:84) [81]  (0.978 ns)
	'select' operation ('Index', mabonSOC/mabonsoc.cpp:84) [82]  (0.698 ns)
	'phi' operation ('Index') with incoming values : ('Index', mabonSOC/mabonsoc.cpp:84) [41]  (0 ns)
	'getelementptr' operation ('UCB_addr_1', mabonSOC/mabonsoc.cpp:84) [65]  (0 ns)
	'load' operation ('UCB_load', mabonSOC/mabonsoc.cpp:84) on array 'UCB', mabonSOC/mabonsoc.cpp:50 [66]  (3.25 ns)
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 8.411 seconds; current allocated memory: 104.748 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.259 seconds; current allocated memory: 105.479 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'mabonsoc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'mabonsoc/Out_r' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mabonsoc/t' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mabonsoc/reward' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'mabonsoc' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'return', 'Out_r' and 'reward' to AXI-Lite port BUS_A.
INFO: [SYN 201-210] Renamed object name 'mabonsoc_fadd_32ns_32ns_32_5_full_dsp_1' to 'mabonsoc_fadd_32nbkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'mabonsoc_fdiv_32ns_32ns_32_16_1' to 'mabonsoc_fdiv_32ncud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'mabonsoc_sitofp_32ns_32_6_1' to 'mabonsoc_sitofp_3dEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'mabonsoc_fptrunc_64ns_32_2_1' to 'mabonsoc_fptrunc_eOg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'mabonsoc_fcmp_32ns_32ns_1_2_1' to 'mabonsoc_fcmp_32nfYi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'mabonsoc_fsqrt_32ns_32ns_32_12_1' to 'mabonsoc_fsqrt_32g8j' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'mabonsoc_dmul_64ns_64ns_64_6_max_dsp_1' to 'mabonsoc_dmul_64nhbi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'mabonsoc_sitodp_32s_64_6_1' to 'mabonsoc_sitodp_3ibs' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'mabonsoc_dlog_64ns_64ns_64_31_full_dsp_1' to 'mabonsoc_dlog_64njbC' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'mabonsoc_sdiv_32ns_32ns_32_36_1' to 'mabonsoc_sdiv_32nkbM' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'mabonsoc_dlog_64njbC': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mabonsoc_dmul_64nhbi': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mabonsoc_fadd_32nbkb': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mabonsoc_fcmp_32nfYi': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mabonsoc_fdiv_32ncud': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mabonsoc_fptrunc_eOg': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mabonsoc_fsqrt_32g8j': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mabonsoc_sdiv_32nkbM': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mabonsoc_sitodp_3ibs': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mabonsoc_sitofp_3dEe': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'mabonsoc'.
INFO: [HLS 200-111]  Elapsed time: 0.473 seconds; current allocated memory: 107.095 MB.
INFO: [RTMG 210-282] Generating pipelined core: 'mabonsoc_sdiv_32nkbM_div'
INFO: [RTMG 210-278] Implementing memory 'mabonsoc_X_ram (RAM)' using block RAMs with power-on initialization.
INFO: [RTMG 210-278] Implementing memory 'mabonsoc_T_r_ram (RAM)' using block RAMs with power-on initialization.
INFO: [RTMG 210-278] Implementing memory 'mabonsoc_UCB_ram (RAM)' using block RAMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:03 ; elapsed = 00:00:12 . Memory (MB): peak = 179.605 ; gain = 88.141
INFO: [VHDL 208-304] Generating VHDL RTL for mabonsoc.
INFO: [VLOG 209-307] Generating Verilog RTL for mabonsoc.
INFO: [HLS 200-112] Total elapsed time: 12.059 seconds; peak allocated memory: 107.095 MB.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg484-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'mabonSOC/mabonsoc.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:01 ; elapsed = 00:00:09 . Memory (MB): peak = 178.688 ; gain = 87.188
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:01 ; elapsed = 00:00:09 . Memory (MB): peak = 178.688 ; gain = 87.188
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:01 ; elapsed = 00:00:09 . Memory (MB): peak = 178.688 ; gain = 87.188
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:01 ; elapsed = 00:00:09 . Memory (MB): peak = 178.688 ; gain = 87.188
INFO: [HLS 200-489] Unrolling loop 'Loop-1' (mabonSOC/mabonsoc.cpp:79) in function 'mabonsoc' completely with a factor of 64.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:01 ; elapsed = 00:00:10 . Memory (MB): peak = 178.688 ; gain = 87.188
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:03 ; elapsed = 00:00:12 . Memory (MB): peak = 178.688 ; gain = 87.188
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'mabonsoc' ...
WARNING: [SYN 201-107] Renaming port name 'mabonsoc/Out' to 'mabonsoc/Out_r' to avoid the conflict with HDL keywords or other object names.
WARNING: [SYN 201-107] Renaming port name 'mabonsoc/T' to 'mabonsoc/T_r' to avoid the conflict with HDL keywords or other object names.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'mabonsoc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 13.5 seconds; current allocated memory: 126.314 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 3.449 seconds; current allocated memory: 138.385 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'mabonsoc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'mabonsoc/Out_r' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mabonsoc/t' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mabonsoc/reward' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'mabonsoc' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'return', 'Out_r' and 'reward' to AXI-Lite port BUS_A.
INFO: [SYN 201-210] Renamed object name 'mabonsoc_fadd_32ns_32ns_32_5_full_dsp_1' to 'mabonsoc_fadd_32nbkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'mabonsoc_fdiv_32ns_32ns_32_16_1' to 'mabonsoc_fdiv_32ncud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'mabonsoc_sitofp_32ns_32_6_1' to 'mabonsoc_sitofp_3dEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'mabonsoc_fptrunc_64ns_32_2_1' to 'mabonsoc_fptrunc_eOg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'mabonsoc_fcmp_32ns_32ns_1_2_1' to 'mabonsoc_fcmp_32nfYi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'mabonsoc_fsqrt_32ns_32ns_32_12_1' to 'mabonsoc_fsqrt_32g8j' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'mabonsoc_dmul_64ns_64ns_64_6_max_dsp_1' to 'mabonsoc_dmul_64nhbi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'mabonsoc_sitodp_32s_64_6_1' to 'mabonsoc_sitodp_3ibs' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'mabonsoc_dlog_64ns_64ns_64_31_full_dsp_1' to 'mabonsoc_dlog_64njbC' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'mabonsoc_sdiv_32ns_32ns_32_36_seq_1' to 'mabonsoc_sdiv_32nkbM' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'mabonsoc_dlog_64njbC': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mabonsoc_dmul_64nhbi': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mabonsoc_fadd_32nbkb': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mabonsoc_fcmp_32nfYi': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mabonsoc_fdiv_32ncud': 3 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mabonsoc_fptrunc_eOg': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mabonsoc_fsqrt_32g8j': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mabonsoc_sdiv_32nkbM': 4 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mabonsoc_sitodp_3ibs': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mabonsoc_sitofp_3dEe': 3 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'mabonsoc'.
INFO: [HLS 200-111]  Elapsed time: 4.318 seconds; current allocated memory: 151.236 MB.
INFO: [RTMG 210-282] Generating pipelined core: 'mabonsoc_sdiv_32nkbM_div'
INFO: [RTMG 210-278] Implementing memory 'mabonsoc_X_ram (RAM)' using block RAMs with power-on initialization.
INFO: [RTMG 210-278] Implementing memory 'mabonsoc_T_r_ram (RAM)' using block RAMs with power-on initialization.
INFO: [RTMG 210-278] Implementing memory 'mabonsoc_UCB_ram (RAM)' using block RAMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:17 ; elapsed = 00:00:31 . Memory (MB): peak = 253.715 ; gain = 162.215
INFO: [VHDL 208-304] Generating VHDL RTL for mabonsoc.
INFO: [VLOG 209-307] Generating Verilog RTL for mabonsoc.
INFO: [HLS 200-112] Total elapsed time: 30.856 seconds; peak allocated memory: 151.236 MB.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg484-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'mabonSOC/mabonsoc.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 178.715 ; gain = 87.219
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 178.715 ; gain = 87.219
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:01 ; elapsed = 00:00:08 . Memory (MB): peak = 178.715 ; gain = 87.219
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:01 ; elapsed = 00:00:08 . Memory (MB): peak = 178.715 ; gain = 87.219
INFO: [HLS 200-489] Unrolling loop 'Loop-1' (mabonSOC/mabonsoc.cpp:79) in function 'mabonsoc' completely with a factor of 5.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:01 ; elapsed = 00:00:08 . Memory (MB): peak = 178.715 ; gain = 87.219
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:01 ; elapsed = 00:00:08 . Memory (MB): peak = 178.715 ; gain = 87.219
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'mabonsoc' ...
WARNING: [SYN 201-107] Renaming port name 'mabonsoc/Out' to 'mabonsoc/Out_r' to avoid the conflict with HDL keywords or other object names.
WARNING: [SYN 201-107] Renaming port name 'mabonsoc/T' to 'mabonsoc/T_r' to avoid the conflict with HDL keywords or other object names.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'mabonsoc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 8.198 seconds; current allocated memory: 105.245 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.302 seconds; current allocated memory: 106.498 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'mabonsoc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'mabonsoc/Out_r' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mabonsoc/t' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mabonsoc/reward' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'mabonsoc' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'return', 'Out_r' and 'reward' to AXI-Lite port BUS_A.
INFO: [SYN 201-210] Renamed object name 'mabonsoc_fadd_32ns_32ns_32_5_full_dsp_1' to 'mabonsoc_fadd_32nbkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'mabonsoc_fdiv_32ns_32ns_32_16_1' to 'mabonsoc_fdiv_32ncud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'mabonsoc_sitofp_32ns_32_6_1' to 'mabonsoc_sitofp_3dEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'mabonsoc_fptrunc_64ns_32_2_1' to 'mabonsoc_fptrunc_eOg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'mabonsoc_fcmp_32ns_32ns_1_2_1' to 'mabonsoc_fcmp_32nfYi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'mabonsoc_fsqrt_32ns_32ns_32_12_1' to 'mabonsoc_fsqrt_32g8j' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'mabonsoc_dmul_64ns_64ns_64_6_max_dsp_1' to 'mabonsoc_dmul_64nhbi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'mabonsoc_sitodp_32s_64_6_1' to 'mabonsoc_sitodp_3ibs' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'mabonsoc_dlog_64ns_64ns_64_31_full_dsp_1' to 'mabonsoc_dlog_64njbC' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'mabonsoc_sdiv_32ns_32ns_32_36_seq_1' to 'mabonsoc_sdiv_32nkbM' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'mabonsoc_dlog_64njbC': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mabonsoc_dmul_64nhbi': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mabonsoc_fadd_32nbkb': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mabonsoc_fcmp_32nfYi': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mabonsoc_fdiv_32ncud': 5 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mabonsoc_fptrunc_eOg': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mabonsoc_fsqrt_32g8j': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mabonsoc_sdiv_32nkbM': 4 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mabonsoc_sitodp_3ibs': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mabonsoc_sitofp_3dEe': 5 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'mabonsoc'.
INFO: [HLS 200-111]  Elapsed time: 0.625 seconds; current allocated memory: 108.537 MB.
INFO: [RTMG 210-282] Generating pipelined core: 'mabonsoc_sdiv_32nkbM_div'
INFO: [RTMG 210-278] Implementing memory 'mabonsoc_X_ram (RAM)' using block RAMs with power-on initialization.
INFO: [RTMG 210-278] Implementing memory 'mabonsoc_UCB_ram (RAM)' using block RAMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:04 ; elapsed = 00:00:12 . Memory (MB): peak = 178.715 ; gain = 87.219
INFO: [VHDL 208-304] Generating VHDL RTL for mabonsoc.
INFO: [VLOG 209-307] Generating Verilog RTL for mabonsoc.
INFO: [HLS 200-112] Total elapsed time: 12.257 seconds; peak allocated memory: 108.537 MB.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg484-1'
INFO: [IMPL 213-8] Exporting RTL as a Vivado IP.
ERROR: [IMPL 213-28] Failed to generate IP.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg484-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'mabonSOC/mabonsoc.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 178.840 ; gain = 87.410
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 178.840 ; gain = 87.410
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:01 ; elapsed = 00:00:08 . Memory (MB): peak = 178.840 ; gain = 87.410
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:01 ; elapsed = 00:00:08 . Memory (MB): peak = 178.840 ; gain = 87.410
INFO: [HLS 200-489] Unrolling loop 'Loop-1' (mabonSOC/mabonsoc.cpp:79) in function 'mabonsoc' completely with a factor of 5.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:01 ; elapsed = 00:00:08 . Memory (MB): peak = 178.840 ; gain = 87.410
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:01 ; elapsed = 00:00:08 . Memory (MB): peak = 178.840 ; gain = 87.410
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'mabonsoc' ...
WARNING: [SYN 201-107] Renaming port name 'mabonsoc/Out' to 'mabonsoc/Out_r' to avoid the conflict with HDL keywords or other object names.
WARNING: [SYN 201-107] Renaming port name 'mabonsoc/T' to 'mabonsoc/T_r' to avoid the conflict with HDL keywords or other object names.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'mabonsoc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 8.34 seconds; current allocated memory: 105.349 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.306 seconds; current allocated memory: 106.566 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'mabonsoc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'mabonsoc/Out_r' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mabonsoc/t' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mabonsoc/reward' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'mabonsoc' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'return', 'Out_r' and 'reward' to AXI-Lite port BUS_A.
INFO: [SYN 201-210] Renamed object name 'mabonsoc_fadd_32ns_32ns_32_5_full_dsp_1' to 'mabonsoc_fadd_32nbkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'mabonsoc_fdiv_32ns_32ns_32_16_1' to 'mabonsoc_fdiv_32ncud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'mabonsoc_sitofp_32ns_32_6_1' to 'mabonsoc_sitofp_3dEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'mabonsoc_fptrunc_64ns_32_2_1' to 'mabonsoc_fptrunc_eOg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'mabonsoc_fcmp_32ns_32ns_1_2_1' to 'mabonsoc_fcmp_32nfYi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'mabonsoc_fsqrt_32ns_32ns_32_12_1' to 'mabonsoc_fsqrt_32g8j' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'mabonsoc_dmul_64ns_64ns_64_6_max_dsp_1' to 'mabonsoc_dmul_64nhbi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'mabonsoc_sitodp_32s_64_6_1' to 'mabonsoc_sitodp_3ibs' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'mabonsoc_dlog_64ns_64ns_64_31_full_dsp_1' to 'mabonsoc_dlog_64njbC' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'mabonsoc_sdiv_32ns_32ns_32_36_seq_1' to 'mabonsoc_sdiv_32nkbM' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'mabonsoc_dlog_64njbC': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mabonsoc_dmul_64nhbi': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mabonsoc_fadd_32nbkb': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mabonsoc_fcmp_32nfYi': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mabonsoc_fdiv_32ncud': 5 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mabonsoc_fptrunc_eOg': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mabonsoc_fsqrt_32g8j': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mabonsoc_sdiv_32nkbM': 4 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mabonsoc_sitodp_3ibs': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mabonsoc_sitofp_3dEe': 5 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'mabonsoc'.
INFO: [HLS 200-111]  Elapsed time: 0.628 seconds; current allocated memory: 108.604 MB.
INFO: [RTMG 210-282] Generating pipelined core: 'mabonsoc_sdiv_32nkbM_div'
INFO: [RTMG 210-278] Implementing memory 'mabonsoc_X_ram (RAM)' using block RAMs with power-on initialization.
INFO: [RTMG 210-278] Implementing memory 'mabonsoc_UCB_ram (RAM)' using block RAMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:04 ; elapsed = 00:00:13 . Memory (MB): peak = 178.840 ; gain = 87.410
INFO: [VHDL 208-304] Generating VHDL RTL for mabonsoc.
INFO: [VLOG 209-307] Generating Verilog RTL for mabonsoc.
INFO: [HLS 200-112] Total elapsed time: 12.674 seconds; peak allocated memory: 108.604 MB.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg484-1'
WARNING: [IMPL 213-205] Ignored option '-use_netlist' which is only valid for 'pcore'.
INFO: [IMPL 213-8] Exporting RTL as a Vivado IP.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg484-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
ERROR: [SIM 211-100] 'csim_design' failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg484-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
ERROR: [SIM 211-100] 'csim_design' failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg484-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
ERROR: [SIM 211-100] CSim failed with errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg484-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
ERROR: [SIM 211-100] 'csim_design' failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg484-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
ERROR: [SIM 211-100] CSim failed with errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg484-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
ERROR: [SIM 211-100] CSim failed with errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg484-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'mabonSOC/mabonsoc.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:01 ; elapsed = 00:00:13 . Memory (MB): peak = 178.793 ; gain = 87.551
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:01 ; elapsed = 00:00:13 . Memory (MB): peak = 178.793 ; gain = 87.551
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:01 ; elapsed = 00:00:13 . Memory (MB): peak = 178.793 ; gain = 87.551
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:01 ; elapsed = 00:00:14 . Memory (MB): peak = 178.793 ; gain = 87.551
INFO: [HLS 200-489] Unrolling loop 'Loop-1' (mabonSOC/mabonsoc.cpp:79) in function 'mabonsoc' completely with a factor of 5.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:01 ; elapsed = 00:00:14 . Memory (MB): peak = 178.793 ; gain = 87.551
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:01 ; elapsed = 00:00:14 . Memory (MB): peak = 178.793 ; gain = 87.551
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'mabonsoc' ...
WARNING: [SYN 201-107] Renaming port name 'mabonsoc/Out' to 'mabonsoc/Out_r' to avoid the conflict with HDL keywords or other object names.
WARNING: [SYN 201-107] Renaming port name 'mabonsoc/T' to 'mabonsoc/T_r' to avoid the conflict with HDL keywords or other object names.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'mabonsoc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 14.005 seconds; current allocated memory: 105.345 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.352 seconds; current allocated memory: 106.562 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'mabonsoc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'mabonsoc/Out_r' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mabonsoc/t' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mabonsoc/reward' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'mabonsoc' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'return', 'Out_r' and 'reward' to AXI-Lite port BUS_A.
INFO: [SYN 201-210] Renamed object name 'mabonsoc_fadd_32ns_32ns_32_5_full_dsp_1' to 'mabonsoc_fadd_32nbkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'mabonsoc_fdiv_32ns_32ns_32_16_1' to 'mabonsoc_fdiv_32ncud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'mabonsoc_sitofp_32ns_32_6_1' to 'mabonsoc_sitofp_3dEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'mabonsoc_fptrunc_64ns_32_2_1' to 'mabonsoc_fptrunc_eOg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'mabonsoc_fcmp_32ns_32ns_1_2_1' to 'mabonsoc_fcmp_32nfYi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'mabonsoc_fsqrt_32ns_32ns_32_12_1' to 'mabonsoc_fsqrt_32g8j' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'mabonsoc_dmul_64ns_64ns_64_6_max_dsp_1' to 'mabonsoc_dmul_64nhbi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'mabonsoc_sitodp_32s_64_6_1' to 'mabonsoc_sitodp_3ibs' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'mabonsoc_dlog_64ns_64ns_64_31_full_dsp_1' to 'mabonsoc_dlog_64njbC' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'mabonsoc_sdiv_32ns_32ns_32_36_seq_1' to 'mabonsoc_sdiv_32nkbM' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'mabonsoc_dlog_64njbC': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mabonsoc_dmul_64nhbi': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mabonsoc_fadd_32nbkb': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mabonsoc_fcmp_32nfYi': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mabonsoc_fdiv_32ncud': 5 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mabonsoc_fptrunc_eOg': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mabonsoc_fsqrt_32g8j': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mabonsoc_sdiv_32nkbM': 4 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mabonsoc_sitodp_3ibs': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mabonsoc_sitofp_3dEe': 5 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'mabonsoc'.
INFO: [HLS 200-111]  Elapsed time: 0.647 seconds; current allocated memory: 108.616 MB.
INFO: [RTMG 210-282] Generating pipelined core: 'mabonsoc_sdiv_32nkbM_div'
INFO: [RTMG 210-278] Implementing memory 'mabonsoc_X_ram (RAM)' using block RAMs with power-on initialization.
INFO: [RTMG 210-278] Implementing memory 'mabonsoc_UCB_ram (RAM)' using block RAMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:04 ; elapsed = 00:00:18 . Memory (MB): peak = 178.793 ; gain = 87.551
INFO: [VHDL 208-304] Generating VHDL RTL for mabonsoc.
INFO: [VLOG 209-307] Generating Verilog RTL for mabonsoc.
INFO: [HLS 200-112] Total elapsed time: 18.484 seconds; peak allocated memory: 108.616 MB.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg484-1'
WARNING: [IMPL 213-205] Ignored option '-use_netlist' which is only valid for 'pcore'.
INFO: [IMPL 213-8] Exporting RTL as a Vivado IP.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg484-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
ERROR: [SIM 211-100] CSim failed with errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg484-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'mabonSOC/mabonsoc.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:01 ; elapsed = 00:00:15 . Memory (MB): peak = 178.867 ; gain = 87.316
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:01 ; elapsed = 00:00:15 . Memory (MB): peak = 178.867 ; gain = 87.316
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:01 ; elapsed = 00:00:15 . Memory (MB): peak = 178.867 ; gain = 87.316
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:01 ; elapsed = 00:00:16 . Memory (MB): peak = 178.867 ; gain = 87.316
INFO: [HLS 200-489] Unrolling loop 'Loop-1' (mabonSOC/mabonsoc.cpp:79) in function 'mabonsoc' completely with a factor of 5.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (mabonSOC/mabonsoc.cpp:77:7) in function 'mabonsoc'... converting 9 basic blocks.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:01 ; elapsed = 00:00:16 . Memory (MB): peak = 178.867 ; gain = 87.316
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:01 ; elapsed = 00:00:16 . Memory (MB): peak = 178.867 ; gain = 87.316
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'mabonsoc' ...
WARNING: [SYN 201-107] Renaming port name 'mabonsoc/Out' to 'mabonsoc/Out_r' to avoid the conflict with HDL keywords or other object names.
WARNING: [SYN 201-107] Renaming port name 'mabonsoc/T' to 'mabonsoc/T_r' to avoid the conflict with HDL keywords or other object names.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'mabonsoc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 16.039 seconds; current allocated memory: 105.474 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.316 seconds; current allocated memory: 106.699 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'mabonsoc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'mabonsoc/Out_r' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mabonsoc/t' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mabonsoc/reward' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'mabonsoc' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'return', 'Out_r' and 'reward' to AXI-Lite port BUS_A.
INFO: [SYN 201-210] Renamed object name 'mabonsoc_fadd_32ns_32ns_32_5_full_dsp_1' to 'mabonsoc_fadd_32nbkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'mabonsoc_fdiv_32ns_32ns_32_16_1' to 'mabonsoc_fdiv_32ncud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'mabonsoc_sitofp_32ns_32_6_1' to 'mabonsoc_sitofp_3dEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'mabonsoc_fptrunc_64ns_32_2_1' to 'mabonsoc_fptrunc_eOg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'mabonsoc_fcmp_32ns_32ns_1_2_1' to 'mabonsoc_fcmp_32nfYi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'mabonsoc_fsqrt_32ns_32ns_32_12_1' to 'mabonsoc_fsqrt_32g8j' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'mabonsoc_dmul_64ns_64ns_64_6_max_dsp_1' to 'mabonsoc_dmul_64nhbi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'mabonsoc_sitodp_32s_64_6_1' to 'mabonsoc_sitodp_3ibs' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'mabonsoc_dlog_64ns_64ns_64_31_full_dsp_1' to 'mabonsoc_dlog_64njbC' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'mabonsoc_sdiv_32ns_32ns_32_36_seq_1' to 'mabonsoc_sdiv_32nkbM' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'mabonsoc_dlog_64njbC': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mabonsoc_dmul_64nhbi': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mabonsoc_fadd_32nbkb': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mabonsoc_fcmp_32nfYi': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mabonsoc_fdiv_32ncud': 5 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mabonsoc_fptrunc_eOg': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mabonsoc_fsqrt_32g8j': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mabonsoc_sdiv_32nkbM': 4 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mabonsoc_sitodp_3ibs': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mabonsoc_sitofp_3dEe': 5 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'mabonsoc'.
INFO: [HLS 200-111]  Elapsed time: 0.718 seconds; current allocated memory: 108.812 MB.
INFO: [RTMG 210-282] Generating pipelined core: 'mabonsoc_sdiv_32nkbM_div'
INFO: [RTMG 210-278] Implementing memory 'mabonsoc_X_ram (RAM)' using block RAMs with power-on initialization.
INFO: [RTMG 210-278] Implementing memory 'mabonsoc_UCB_ram (RAM)' using block RAMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:04 ; elapsed = 00:00:21 . Memory (MB): peak = 178.867 ; gain = 87.316
INFO: [VHDL 208-304] Generating VHDL RTL for mabonsoc.
INFO: [VLOG 209-307] Generating Verilog RTL for mabonsoc.
INFO: [HLS 200-112] Total elapsed time: 20.975 seconds; peak allocated memory: 108.812 MB.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg484-1'
WARNING: [IMPL 213-205] Ignored option '-use_netlist' which is only valid for 'pcore'.
INFO: [IMPL 213-8] Exporting RTL as a Vivado IP.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg484-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'mabonSOC/mabonsoc.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:01 ; elapsed = 00:00:20 . Memory (MB): peak = 179.133 ; gain = 88.227
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:01 ; elapsed = 00:00:20 . Memory (MB): peak = 179.133 ; gain = 88.227
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:01 ; elapsed = 00:00:20 . Memory (MB): peak = 179.133 ; gain = 88.227
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:01 ; elapsed = 00:00:21 . Memory (MB): peak = 179.133 ; gain = 88.227
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (mabonSOC/mabonsoc.cpp:80:9) to (mabonSOC/mabonsoc.cpp:79:19) in function 'mabonsoc'... converting 5 basic blocks.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:01 ; elapsed = 00:00:21 . Memory (MB): peak = 179.133 ; gain = 88.227
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:02 ; elapsed = 00:00:21 . Memory (MB): peak = 179.133 ; gain = 88.227
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'mabonsoc' ...
WARNING: [SYN 201-107] Renaming port name 'mabonsoc/Out' to 'mabonsoc/Out_r' to avoid the conflict with HDL keywords or other object names.
WARNING: [SYN 201-107] Renaming port name 'mabonsoc/T' to 'mabonsoc/T_r' to avoid the conflict with HDL keywords or other object names.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'mabonsoc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 20.976 seconds; current allocated memory: 105.634 MB.
INFO: [HLS 200-434] Only 0 loops out of a total 1 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.182 seconds; current allocated memory: 106.443 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'mabonsoc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'mabonsoc/Out_r' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mabonsoc/t' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mabonsoc/reward' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'mabonsoc' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'return', 'Out_r' and 'reward' to AXI-Lite port BUS_A.
INFO: [SYN 201-210] Renamed object name 'mabonsoc_fadd_32ns_32ns_32_5_full_dsp_1' to 'mabonsoc_fadd_32nbkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'mabonsoc_fdiv_32ns_32ns_32_16_1' to 'mabonsoc_fdiv_32ncud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'mabonsoc_sitofp_32ns_32_6_1' to 'mabonsoc_sitofp_3dEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'mabonsoc_fptrunc_64ns_32_2_1' to 'mabonsoc_fptrunc_eOg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'mabonsoc_fcmp_32ns_32ns_1_2_1' to 'mabonsoc_fcmp_32nfYi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'mabonsoc_fsqrt_32ns_32ns_32_12_1' to 'mabonsoc_fsqrt_32g8j' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'mabonsoc_dmul_64ns_64ns_64_6_max_dsp_1' to 'mabonsoc_dmul_64nhbi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'mabonsoc_sitodp_32s_64_6_1' to 'mabonsoc_sitodp_3ibs' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'mabonsoc_dlog_64ns_64ns_64_31_full_dsp_1' to 'mabonsoc_dlog_64njbC' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'mabonsoc_sdiv_32ns_32ns_32_36_seq_1' to 'mabonsoc_sdiv_32nkbM' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'mabonsoc_dlog_64njbC': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mabonsoc_dmul_64nhbi': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mabonsoc_fadd_32nbkb': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mabonsoc_fcmp_32nfYi': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mabonsoc_fdiv_32ncud': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mabonsoc_fptrunc_eOg': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mabonsoc_fsqrt_32g8j': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mabonsoc_sdiv_32nkbM': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mabonsoc_sitodp_3ibs': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mabonsoc_sitofp_3dEe': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'mabonsoc'.
INFO: [HLS 200-111]  Elapsed time: 0.454 seconds; current allocated memory: 107.968 MB.
INFO: [RTMG 210-282] Generating pipelined core: 'mabonsoc_sdiv_32nkbM_div'
INFO: [RTMG 210-278] Implementing memory 'mabonsoc_X_ram (RAM)' using block RAMs with power-on initialization.
INFO: [RTMG 210-278] Implementing memory 'mabonsoc_T_r_ram (RAM)' using distributed RAMs with power-on initialization.
INFO: [RTMG 210-278] Implementing memory 'mabonsoc_UCB_ram (RAM)' using distributed RAMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:03 ; elapsed = 00:00:25 . Memory (MB): peak = 181.477 ; gain = 90.570
INFO: [VHDL 208-304] Generating VHDL RTL for mabonsoc.
INFO: [VLOG 209-307] Generating Verilog RTL for mabonsoc.
INFO: [HLS 200-112] Total elapsed time: 25.136 seconds; peak allocated memory: 107.968 MB.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg484-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
ERROR: [SIM 211-100] CSim failed with errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg484-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
ERROR: [SIM 211-100] CSim failed with errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg484-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'mabonSOC/mabonsoc.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:01 ; elapsed = 00:00:18 . Memory (MB): peak = 178.953 ; gain = 87.359
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:01 ; elapsed = 00:00:18 . Memory (MB): peak = 178.953 ; gain = 87.359
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:01 ; elapsed = 00:00:19 . Memory (MB): peak = 178.953 ; gain = 87.359
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'log_apfixed_reduce::log<32>' into 'hls::log' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/src/c++/logint32.cpp:9) automatically.
INFO: [XFORM 203-602] Inlining function 'hls::log' into 'mabonsoc' (mabonSOC/mabonsoc.cpp:77) automatically.
INFO: [XFORM 203-602] Inlining function 'hls::sqrt' into 'mabonsoc' (mabonSOC/mabonsoc.cpp:79) automatically.
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:01 ; elapsed = 00:00:19 . Memory (MB): peak = 178.953 ; gain = 87.359
INFO: [XFORM 203-602] Inlining function 'log_apfixed_reduce::log<32>' into 'hls::log' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/src/c++/logint32.cpp:9) automatically.
INFO: [XFORM 203-602] Inlining function 'hls::log' into 'mabonsoc' (mabonSOC/mabonsoc.cpp:77) automatically.
INFO: [XFORM 203-602] Inlining function 'hls::sqrt' into 'mabonsoc' (mabonSOC/mabonsoc.cpp:79) automatically.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock to (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include\hls_log_apfixed.h:792:5) in function 'log_apfixed_reduce::log<32, 32>'... converting 23 basic blocks.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:02 ; elapsed = 00:00:19 . Memory (MB): peak = 192.000 ; gain = 100.406
WARNING: [XFORM 203-631] Renaming function 'log_apfixed_reduce::log<32, 32>' to 'log<32, 32>' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include\hls_log_apfixed.h:500:22)
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:02 ; elapsed = 00:00:20 . Memory (MB): peak = 196.004 ; gain = 104.410
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'mabonsoc' ...
WARNING: [SYN 201-103] Legalizing function name 'log<32, 32>' to 'log_32_32_s'.
WARNING: [SYN 201-107] Renaming port name 'mabonsoc/Out' to 'mabonsoc/Out_r' to avoid the conflict with HDL keywords or other object names.
WARNING: [SYN 201-107] Renaming port name 'mabonsoc/T' to 'mabonsoc/T_r' to avoid the conflict with HDL keywords or other object names.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'log_32_32_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'log<32, 32>'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 19.767 seconds; current allocated memory: 143.966 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.095 seconds; current allocated memory: 144.233 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'mabonsoc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.147 seconds; current allocated memory: 144.845 MB.
INFO: [HLS 200-434] Only 0 loops out of a total 1 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.184 seconds; current allocated memory: 145.610 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'log_32_32_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'log_32_32_s'.
INFO: [HLS 200-111]  Elapsed time: 0.247 seconds; current allocated memory: 146.005 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'mabonsoc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'mabonsoc/Out_r' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mabonsoc/t' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mabonsoc/reward' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'mabonsoc' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'return', 'Out_r', 't' to AXI-Lite port BUS_A.
INFO: [SYN 201-210] Renamed object name 'mabonsoc_fadd_32ns_32ns_32_5_full_dsp_1' to 'mabonsoc_fadd_32nbkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'mabonsoc_fdiv_32ns_32ns_32_16_1' to 'mabonsoc_fdiv_32ncud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'mabonsoc_sitofp_32ns_32_6_1' to 'mabonsoc_sitofp_3dEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'mabonsoc_fcmp_32ns_32ns_1_2_1' to 'mabonsoc_fcmp_32neOg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'mabonsoc_fsqrt_32ns_32ns_32_12_1' to 'mabonsoc_fsqrt_32fYi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'mabonsoc_sdiv_32ns_32ns_32_36_seq_1' to 'mabonsoc_sdiv_32ng8j' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'mabonsoc_fadd_32nbkb': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mabonsoc_fcmp_32neOg': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mabonsoc_fdiv_32ncud': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mabonsoc_fsqrt_32fYi': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mabonsoc_sdiv_32ng8j': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mabonsoc_sitofp_3dEe': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'mabonsoc'.
INFO: [HLS 200-111]  Elapsed time: 0.366 seconds; current allocated memory: 147.545 MB.
INFO: [RTMG 210-282] Generating pipelined core: 'mabonsoc_sdiv_32ng8j_div'
INFO: [RTMG 210-278] Implementing memory 'mabonsoc_X_ram (RAM)' using block RAMs with power-on initialization.
INFO: [RTMG 210-278] Implementing memory 'mabonsoc_T_r_ram (RAM)' using distributed RAMs with power-on initialization.
INFO: [RTMG 210-278] Implementing memory 'mabonsoc_UCB_ram (RAM)' using distributed RAMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:04 ; elapsed = 00:00:23 . Memory (MB): peak = 223.246 ; gain = 131.652
INFO: [VHDL 208-304] Generating VHDL RTL for mabonsoc.
INFO: [VLOG 209-307] Generating Verilog RTL for mabonsoc.
INFO: [HLS 200-112] Total elapsed time: 23.233 seconds; peak allocated memory: 147.545 MB.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg484-1'
WARNING: [IMPL 213-205] Ignored option '-use_netlist' which is only valid for 'pcore'.
INFO: [IMPL 213-8] Exporting RTL as a Vivado IP.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg484-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'mabonSOC/mabonsoc.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:01 ; elapsed = 00:00:18 . Memory (MB): peak = 178.586 ; gain = 88.355
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:01 ; elapsed = 00:00:18 . Memory (MB): peak = 178.586 ; gain = 88.355
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:01 ; elapsed = 00:00:19 . Memory (MB): peak = 178.586 ; gain = 88.355
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'log_apfixed_reduce::log<32>' into 'hls::log' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/src/c++/logint32.cpp:9) automatically.
INFO: [XFORM 203-602] Inlining function 'hls::log' into 'mabonsoc' (mabonSOC/mabonsoc.cpp:77) automatically.
INFO: [XFORM 203-602] Inlining function 'hls::sqrt' into 'mabonsoc' (mabonSOC/mabonsoc.cpp:79) automatically.
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:01 ; elapsed = 00:00:19 . Memory (MB): peak = 178.586 ; gain = 88.355
INFO: [XFORM 203-602] Inlining function 'log_apfixed_reduce::log<32>' into 'hls::log' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/src/c++/logint32.cpp:9) automatically.
INFO: [XFORM 203-602] Inlining function 'hls::log' into 'mabonsoc' (mabonSOC/mabonsoc.cpp:77) automatically.
INFO: [XFORM 203-602] Inlining function 'hls::sqrt' into 'mabonsoc' (mabonSOC/mabonsoc.cpp:79) automatically.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock to (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include\hls_log_apfixed.h:792:5) in function 'log_apfixed_reduce::log<32, 32>'... converting 23 basic blocks.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:02 ; elapsed = 00:00:19 . Memory (MB): peak = 192.277 ; gain = 102.047
WARNING: [XFORM 203-631] Renaming function 'log_apfixed_reduce::log<32, 32>' to 'log<32, 32>' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include\hls_log_apfixed.h:500:22)
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:02 ; elapsed = 00:00:19 . Memory (MB): peak = 195.719 ; gain = 105.488
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'mabonsoc' ...
WARNING: [SYN 201-103] Legalizing function name 'log<32, 32>' to 'log_32_32_s'.
WARNING: [SYN 201-107] Renaming port name 'mabonsoc/Out' to 'mabonsoc/Out_r' to avoid the conflict with HDL keywords or other object names.
WARNING: [SYN 201-107] Renaming port name 'mabonsoc/T' to 'mabonsoc/T_r' to avoid the conflict with HDL keywords or other object names.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'log_32_32_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'log<32, 32>'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 19.655 seconds; current allocated memory: 143.988 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.094 seconds; current allocated memory: 144.239 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'mabonsoc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
WARNING: [SCHED 204-68] The II Violation in module 'mabonsoc' (Loop: Loop 1): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0)
   between 'select' operation ('Index', mabonSOC/mabonsoc.cpp:87) and 'sext' operation ('sext_ln87', mabonSOC/mabonsoc.cpp:87).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 2, Depth = 53.
WARNING: [SCHED 204-21] Estimated clock period (9.4292ns) exceeds the target (target clock period: 10ns, clock uncertainty: 1.25ns, effective delay budget: 8.75ns).
WARNING: [SCHED 204-21] The critical path in module 'mabonsoc' consists of the following:
	'fcmp' operation ('tmp_3', mabonSOC/mabonsoc.cpp:87) [87]  (5.43 ns)
	'and' operation ('and_ln87_1', mabonSOC/mabonsoc.cpp:87) [88]  (0.978 ns)
	'select' operation ('Index', mabonSOC/mabonsoc.cpp:87) [89]  (0.698 ns)
	'phi' operation ('Index') with incoming values : ('Index', mabonSOC/mabonsoc.cpp:87) [49]  (0 ns)
	'getelementptr' operation ('UCB_addr_2', mabonSOC/mabonsoc.cpp:87) [72]  (0 ns)
	'load' operation ('UCB_load', mabonSOC/mabonsoc.cpp:87) on array 'UCB', mabonSOC/mabonsoc.cpp:50 [73]  (2.32 ns)
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.264 seconds; current allocated memory: 144.953 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.303 seconds; current allocated memory: 145.699 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'log_32_32_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'log_32_32_s'.
INFO: [HLS 200-111]  Elapsed time: 0.234 seconds; current allocated memory: 146.162 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'mabonsoc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'mabonsoc/Out_r' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mabonsoc/t' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mabonsoc/reward' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'mabonsoc' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'return', 'Out_r', 't' to AXI-Lite port BUS_A.
INFO: [SYN 201-210] Renamed object name 'mabonsoc_fadd_32ns_32ns_32_5_full_dsp_1' to 'mabonsoc_fadd_32nbkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'mabonsoc_fdiv_32ns_32ns_32_16_1' to 'mabonsoc_fdiv_32ncud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'mabonsoc_sitofp_32ns_32_6_1' to 'mabonsoc_sitofp_3dEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'mabonsoc_fcmp_32ns_32ns_1_2_1' to 'mabonsoc_fcmp_32neOg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'mabonsoc_fsqrt_32ns_32ns_32_12_1' to 'mabonsoc_fsqrt_32fYi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'mabonsoc_sdiv_32ns_32ns_32_36_seq_1' to 'mabonsoc_sdiv_32ng8j' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'mabonsoc_sdiv_32ns_32ns_32_36_1' to 'mabonsoc_sdiv_32nhbi' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'mabonsoc_fadd_32nbkb': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mabonsoc_fcmp_32neOg': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mabonsoc_fdiv_32ncud': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mabonsoc_fsqrt_32fYi': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mabonsoc_sdiv_32ng8j': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mabonsoc_sdiv_32nhbi': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mabonsoc_sitofp_3dEe': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'mabonsoc'.
INFO: [HLS 200-111]  Elapsed time: 0.413 seconds; current allocated memory: 147.821 MB.
INFO: [RTMG 210-282] Generating pipelined core: 'mabonsoc_sdiv_32ng8j_div'
INFO: [RTMG 210-282] Generating pipelined core: 'mabonsoc_sdiv_32nhbi_div'
INFO: [RTMG 210-278] Implementing memory 'mabonsoc_X_ram (RAM)' using block RAMs with power-on initialization.
INFO: [RTMG 210-278] Implementing memory 'mabonsoc_T_r_ram (RAM)' using distributed RAMs with power-on initialization.
INFO: [RTMG 210-278] Implementing memory 'mabonsoc_UCB_ram (RAM)' using distributed RAMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:04 ; elapsed = 00:00:23 . Memory (MB): peak = 212.602 ; gain = 122.371
INFO: [VHDL 208-304] Generating VHDL RTL for mabonsoc.
INFO: [VLOG 209-307] Generating Verilog RTL for mabonsoc.
INFO: [HLS 200-112] Total elapsed time: 23.498 seconds; peak allocated memory: 147.821 MB.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg484-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'mabonSOC/mabonsoc.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:01 ; elapsed = 00:00:18 . Memory (MB): peak = 178.984 ; gain = 88.273
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:01 ; elapsed = 00:00:18 . Memory (MB): peak = 178.984 ; gain = 88.273
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:01 ; elapsed = 00:00:19 . Memory (MB): peak = 178.984 ; gain = 88.273
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'log_apfixed_reduce::log<32>' into 'hls::log' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/src/c++/logint32.cpp:9) automatically.
INFO: [XFORM 203-602] Inlining function 'hls::log' into 'mabonsoc' (mabonSOC/mabonsoc.cpp:77) automatically.
INFO: [XFORM 203-602] Inlining function 'hls::sqrt' into 'mabonsoc' (mabonSOC/mabonsoc.cpp:79) automatically.
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:01 ; elapsed = 00:00:19 . Memory (MB): peak = 178.984 ; gain = 88.273
INFO: [XFORM 203-602] Inlining function 'log_apfixed_reduce::log<32>' into 'hls::log' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/src/c++/logint32.cpp:9) automatically.
INFO: [XFORM 203-602] Inlining function 'hls::log' into 'mabonsoc' (mabonSOC/mabonsoc.cpp:77) automatically.
INFO: [XFORM 203-602] Inlining function 'hls::sqrt' into 'mabonsoc' (mabonSOC/mabonsoc.cpp:79) automatically.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock to (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include\hls_log_apfixed.h:792:5) in function 'log_apfixed_reduce::log<32, 32>'... converting 23 basic blocks.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:02 ; elapsed = 00:00:19 . Memory (MB): peak = 192.602 ; gain = 101.891
WARNING: [XFORM 203-631] Renaming function 'log_apfixed_reduce::log<32, 32>' to 'log<32, 32>' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include\hls_log_apfixed.h:500:22)
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:02 ; elapsed = 00:00:19 . Memory (MB): peak = 195.816 ; gain = 105.105
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'mabonsoc' ...
WARNING: [SYN 201-103] Legalizing function name 'log<32, 32>' to 'log_32_32_s'.
WARNING: [SYN 201-107] Renaming port name 'mabonsoc/Out' to 'mabonsoc/Out_r' to avoid the conflict with HDL keywords or other object names.
WARNING: [SYN 201-107] Renaming port name 'mabonsoc/T' to 'mabonsoc/T_r' to avoid the conflict with HDL keywords or other object names.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'log_32_32_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'log<32, 32>'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 19.558 seconds; current allocated memory: 143.966 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.118 seconds; current allocated memory: 144.217 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'mabonsoc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.149 seconds; current allocated memory: 144.829 MB.
INFO: [HLS 200-434] Only 0 loops out of a total 1 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.179 seconds; current allocated memory: 145.595 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'log_32_32_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'log_32_32_s'.
INFO: [HLS 200-111]  Elapsed time: 0.218 seconds; current allocated memory: 145.989 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'mabonsoc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'mabonsoc/Out_r' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mabonsoc/t' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mabonsoc/reward' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'mabonsoc' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'return', 'Out_r', 't' to AXI-Lite port BUS_A.
INFO: [SYN 201-210] Renamed object name 'mabonsoc_fadd_32ns_32ns_32_5_full_dsp_1' to 'mabonsoc_fadd_32nbkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'mabonsoc_fdiv_32ns_32ns_32_16_1' to 'mabonsoc_fdiv_32ncud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'mabonsoc_sitofp_32ns_32_6_1' to 'mabonsoc_sitofp_3dEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'mabonsoc_fcmp_32ns_32ns_1_2_1' to 'mabonsoc_fcmp_32neOg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'mabonsoc_fsqrt_32ns_32ns_32_12_1' to 'mabonsoc_fsqrt_32fYi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'mabonsoc_sdiv_32ns_32ns_32_36_seq_1' to 'mabonsoc_sdiv_32ng8j' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'mabonsoc_fadd_32nbkb': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mabonsoc_fcmp_32neOg': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mabonsoc_fdiv_32ncud': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mabonsoc_fsqrt_32fYi': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mabonsoc_sdiv_32ng8j': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mabonsoc_sitofp_3dEe': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'mabonsoc'.
INFO: [HLS 200-111]  Elapsed time: 0.441 seconds; current allocated memory: 147.498 MB.
INFO: [RTMG 210-282] Generating pipelined core: 'mabonsoc_sdiv_32ng8j_div'
INFO: [RTMG 210-278] Implementing memory 'mabonsoc_X_ram (RAM)' using block RAMs with power-on initialization.
INFO: [RTMG 210-278] Implementing memory 'mabonsoc_T_r_ram (RAM)' using distributed RAMs with power-on initialization.
INFO: [RTMG 210-278] Implementing memory 'mabonsoc_UCB_ram (RAM)' using distributed RAMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:04 ; elapsed = 00:00:23 . Memory (MB): peak = 222.543 ; gain = 131.832
INFO: [VHDL 208-304] Generating VHDL RTL for mabonsoc.
INFO: [VLOG 209-307] Generating Verilog RTL for mabonsoc.
INFO: [HLS 200-112] Total elapsed time: 22.9 seconds; peak allocated memory: 147.498 MB.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg484-1'
WARNING: [IMPL 213-205] Ignored option '-use_netlist' which is only valid for 'pcore'.
INFO: [IMPL 213-8] Exporting RTL as a Vivado IP.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg484-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'mabonSOC/mabonsoc.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:01 ; elapsed = 00:00:22 . Memory (MB): peak = 178.793 ; gain = 111.234
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:01 ; elapsed = 00:00:22 . Memory (MB): peak = 178.793 ; gain = 111.234
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:02 ; elapsed = 00:00:23 . Memory (MB): peak = 178.793 ; gain = 111.234
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'log_apfixed_reduce::log<32>' into 'hls::log' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/src/c++/logint32.cpp:9) automatically.
INFO: [XFORM 203-602] Inlining function 'hls::log' into 'mabonsoc' (mabonSOC/mabonsoc.cpp:82) automatically.
INFO: [XFORM 203-602] Inlining function 'hls::sqrt' into 'mabonsoc' (mabonSOC/mabonsoc.cpp:84) automatically.
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:02 ; elapsed = 00:00:23 . Memory (MB): peak = 178.793 ; gain = 111.234
INFO: [XFORM 203-602] Inlining function 'log_apfixed_reduce::log<32>' into 'hls::log' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/src/c++/logint32.cpp:9) automatically.
INFO: [XFORM 203-602] Inlining function 'hls::log' into 'mabonsoc' (mabonSOC/mabonsoc.cpp:82) automatically.
INFO: [XFORM 203-602] Inlining function 'hls::sqrt' into 'mabonsoc' (mabonSOC/mabonsoc.cpp:84) automatically.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock to (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include\hls_log_apfixed.h:792:5) in function 'log_apfixed_reduce::log<32, 32>'... converting 23 basic blocks.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:02 ; elapsed = 00:00:24 . Memory (MB): peak = 192.590 ; gain = 125.031
WARNING: [XFORM 203-631] Renaming function 'log_apfixed_reduce::log<32, 32>' to 'log<32, 32>' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include\hls_log_apfixed.h:500:22)
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:02 ; elapsed = 00:00:24 . Memory (MB): peak = 195.754 ; gain = 128.195
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'mabonsoc' ...
WARNING: [SYN 201-103] Legalizing function name 'log<32, 32>' to 'log_32_32_s'.
WARNING: [SYN 201-107] Renaming port name 'mabonsoc/Out' to 'mabonsoc/Out_r' to avoid the conflict with HDL keywords or other object names.
WARNING: [SYN 201-107] Renaming port name 'mabonsoc/T' to 'mabonsoc/T_r' to avoid the conflict with HDL keywords or other object names.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'log_32_32_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'log<32, 32>'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 24.065 seconds; current allocated memory: 144.152 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.093 seconds; current allocated memory: 144.418 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'mabonsoc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.156 seconds; current allocated memory: 145.075 MB.
INFO: [HLS 200-434] Only 0 loops out of a total 1 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.196 seconds; current allocated memory: 145.906 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'log_32_32_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'log_32_32_s'.
INFO: [HLS 200-111]  Elapsed time: 0.235 seconds; current allocated memory: 146.316 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'mabonsoc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'mabonsoc/Out_r' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mabonsoc/t' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mabonsoc/reward' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mabonsoc/u0' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mabonsoc/u1' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mabonsoc/u2' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mabonsoc/u3' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mabonsoc/u4' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on function 'mabonsoc' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'return', 'Out_r', 't', 'u0', 'u1', 'u2', 'u3' and 'u4' to AXI-Lite port BUS_A.
INFO: [SYN 201-210] Renamed object name 'mabonsoc_fadd_32ns_32ns_32_5_full_dsp_1' to 'mabonsoc_fadd_32nbkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'mabonsoc_fdiv_32ns_32ns_32_16_1' to 'mabonsoc_fdiv_32ncud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'mabonsoc_sitofp_32ns_32_6_1' to 'mabonsoc_sitofp_3dEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'mabonsoc_fcmp_32ns_32ns_1_2_1' to 'mabonsoc_fcmp_32neOg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'mabonsoc_fsqrt_32ns_32ns_32_12_1' to 'mabonsoc_fsqrt_32fYi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'mabonsoc_sdiv_32ns_32ns_32_36_seq_1' to 'mabonsoc_sdiv_32ng8j' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'mabonsoc_fadd_32nbkb': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mabonsoc_fcmp_32neOg': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mabonsoc_fdiv_32ncud': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mabonsoc_fsqrt_32fYi': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mabonsoc_sdiv_32ng8j': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mabonsoc_sitofp_3dEe': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'mabonsoc'.
INFO: [HLS 200-111]  Elapsed time: 0.431 seconds; current allocated memory: 147.908 MB.
INFO: [RTMG 210-282] Generating pipelined core: 'mabonsoc_sdiv_32ng8j_div'
INFO: [RTMG 210-278] Implementing memory 'mabonsoc_X_ram (RAM)' using block RAMs with power-on initialization.
INFO: [RTMG 210-278] Implementing memory 'mabonsoc_T_r_ram (RAM)' using distributed RAMs with power-on initialization.
INFO: [RTMG 210-278] Implementing memory 'mabonsoc_UCB_ram (RAM)' using distributed RAMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:04 ; elapsed = 00:00:28 . Memory (MB): peak = 223.230 ; gain = 155.672
INFO: [VHDL 208-304] Generating VHDL RTL for mabonsoc.
INFO: [VLOG 209-307] Generating Verilog RTL for mabonsoc.
INFO: [HLS 200-112] Total elapsed time: 27.828 seconds; peak allocated memory: 147.908 MB.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg484-1'
WARNING: [IMPL 213-205] Ignored option '-use_netlist' which is only valid for 'pcore'.
INFO: [IMPL 213-8] Exporting RTL as a Vivado IP.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg484-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'mabonSOC/mabonsoc.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:01 ; elapsed = 00:00:18 . Memory (MB): peak = 178.496 ; gain = 87.027
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:01 ; elapsed = 00:00:18 . Memory (MB): peak = 178.496 ; gain = 87.027
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:01 ; elapsed = 00:00:19 . Memory (MB): peak = 178.496 ; gain = 87.027
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'log_apfixed_reduce::log<32>' into 'hls::log' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/src/c++/logint32.cpp:9) automatically.
INFO: [XFORM 203-602] Inlining function 'hls::log' into 'mabonsoc' (mabonSOC/mabonsoc.cpp:82) automatically.
INFO: [XFORM 203-602] Inlining function 'hls::sqrt' into 'mabonsoc' (mabonSOC/mabonsoc.cpp:84) automatically.
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:02 ; elapsed = 00:00:19 . Memory (MB): peak = 178.496 ; gain = 87.027
INFO: [XFORM 203-602] Inlining function 'log_apfixed_reduce::log<32>' into 'hls::log' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/src/c++/logint32.cpp:9) automatically.
INFO: [XFORM 203-602] Inlining function 'hls::log' into 'mabonsoc' (mabonSOC/mabonsoc.cpp:82) automatically.
INFO: [XFORM 203-602] Inlining function 'hls::sqrt' into 'mabonsoc' (mabonSOC/mabonsoc.cpp:84) automatically.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock to (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include\hls_log_apfixed.h:792:5) in function 'log_apfixed_reduce::log<32, 32>'... converting 23 basic blocks.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:02 ; elapsed = 00:00:19 . Memory (MB): peak = 191.465 ; gain = 99.996
WARNING: [XFORM 203-631] Renaming function 'log_apfixed_reduce::log<32, 32>' to 'log<32, 32>' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include\hls_log_apfixed.h:500:22)
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:02 ; elapsed = 00:00:20 . Memory (MB): peak = 195.457 ; gain = 103.988
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'mabonsoc' ...
WARNING: [SYN 201-103] Legalizing function name 'log<32, 32>' to 'log_32_32_s'.
WARNING: [SYN 201-107] Renaming port name 'mabonsoc/Out' to 'mabonsoc/Out_r' to avoid the conflict with HDL keywords or other object names.
WARNING: [SYN 201-107] Renaming port name 'mabonsoc/T' to 'mabonsoc/T_r' to avoid the conflict with HDL keywords or other object names.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'log_32_32_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'log<32, 32>'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 19.783 seconds; current allocated memory: 144.152 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.102 seconds; current allocated memory: 144.418 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'mabonsoc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.174 seconds; current allocated memory: 145.075 MB.
INFO: [HLS 200-434] Only 0 loops out of a total 1 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.217 seconds; current allocated memory: 145.906 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'log_32_32_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'log_32_32_s'.
INFO: [HLS 200-111]  Elapsed time: 0.243 seconds; current allocated memory: 146.316 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'mabonsoc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'mabonsoc/Out_r' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mabonsoc/t' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mabonsoc/reward' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mabonsoc/u0' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mabonsoc/u1' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mabonsoc/u2' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mabonsoc/u3' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mabonsoc/u4' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on function 'mabonsoc' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'return', 'Out_r', 't', 'u0', 'u1', 'u2', 'u3' and 'u4' to AXI-Lite port BUS_A.
INFO: [SYN 201-210] Renamed object name 'mabonsoc_fadd_32ns_32ns_32_5_full_dsp_1' to 'mabonsoc_fadd_32nbkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'mabonsoc_fdiv_32ns_32ns_32_16_1' to 'mabonsoc_fdiv_32ncud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'mabonsoc_sitofp_32ns_32_6_1' to 'mabonsoc_sitofp_3dEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'mabonsoc_fcmp_32ns_32ns_1_2_1' to 'mabonsoc_fcmp_32neOg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'mabonsoc_fsqrt_32ns_32ns_32_12_1' to 'mabonsoc_fsqrt_32fYi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'mabonsoc_sdiv_32ns_32ns_32_36_seq_1' to 'mabonsoc_sdiv_32ng8j' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'mabonsoc_fadd_32nbkb': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mabonsoc_fcmp_32neOg': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mabonsoc_fdiv_32ncud': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mabonsoc_fsqrt_32fYi': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mabonsoc_sdiv_32ng8j': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mabonsoc_sitofp_3dEe': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'mabonsoc'.
INFO: [HLS 200-111]  Elapsed time: 0.459 seconds; current allocated memory: 147.908 MB.
INFO: [RTMG 210-282] Generating pipelined core: 'mabonsoc_sdiv_32ng8j_div'
INFO: [RTMG 210-278] Implementing memory 'mabonsoc_X_ram (RAM)' using block RAMs with power-on initialization.
INFO: [RTMG 210-278] Implementing memory 'mabonsoc_T_r_ram (RAM)' using distributed RAMs with power-on initialization.
INFO: [RTMG 210-278] Implementing memory 'mabonsoc_UCB_ram (RAM)' using distributed RAMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:04 ; elapsed = 00:00:25 . Memory (MB): peak = 222.777 ; gain = 131.309
INFO: [VHDL 208-304] Generating VHDL RTL for mabonsoc.
INFO: [VLOG 209-307] Generating Verilog RTL for mabonsoc.
INFO: [HLS 200-112] Total elapsed time: 24.724 seconds; peak allocated memory: 147.908 MB.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg484-1'
WARNING: [IMPL 213-205] Ignored option '-use_netlist' which is only valid for 'pcore'.
INFO: [IMPL 213-8] Exporting RTL as a Vivado IP.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg484-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'mabonSOC/mabonsoc.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:01 ; elapsed = 00:00:18 . Memory (MB): peak = 178.402 ; gain = 86.934
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:01 ; elapsed = 00:00:18 . Memory (MB): peak = 178.402 ; gain = 86.934
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:01 ; elapsed = 00:00:20 . Memory (MB): peak = 178.402 ; gain = 86.934
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'log_apfixed_reduce::log<32>' into 'hls::log' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/src/c++/logint32.cpp:9) automatically.
INFO: [XFORM 203-602] Inlining function 'sqrt_fixed<32>' into 'hls::sqrt.1' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/src/c++/sqrtint32.cpp:9) automatically.
INFO: [XFORM 203-602] Inlining function 'hls::log' into 'mabonsoc' (mabonSOC/mabonsoc.cpp:82) automatically.
INFO: [XFORM 203-602] Inlining function 'hls::sqrt' into 'mabonsoc' (mabonSOC/mabonsoc.cpp:84) automatically.
INFO: [XFORM 203-602] Inlining function 'hls::sqrt.1' into 'mabonsoc' (mabonSOC/mabonsoc.cpp:85) automatically.
WARNING: [SYNCHK 200-23] r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include\hls_sqrt_apfixed.h:272: variable-indexed range selection may cause suboptimal QoR.
INFO: [SYNCHK 200-10] 0 error(s), 1 warning(s).
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:02 ; elapsed = 00:00:20 . Memory (MB): peak = 198.523 ; gain = 107.055
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'sqrt_fixed<32, 32>' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include\hls_sqrt_apfixed.h:44:13).
INFO: [HLS 200-489] Unrolling loop 'Loop-1' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include\hls_sqrt_apfixed.h:267) in function 'sqrt_fixed<32, 32>' completely with a factor of 16.
INFO: [HLS 200-489] Unrolling loop 'Loop-2' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include\hls_sqrt_apfixed.h:295) in function 'sqrt_fixed<32, 32>' completely with a factor of 1.
INFO: [XFORM 203-602] Inlining function 'log_apfixed_reduce::log<32>' into 'hls::log' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/src/c++/logint32.cpp:9) automatically.
INFO: [XFORM 203-602] Inlining function 'sqrt_fixed<32>' into 'hls::sqrt.1' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/src/c++/sqrtint32.cpp:9) automatically.
INFO: [XFORM 203-602] Inlining function 'hls::log' into 'mabonsoc' (mabonSOC/mabonsoc.cpp:82) automatically.
INFO: [XFORM 203-602] Inlining function 'hls::sqrt' into 'mabonsoc' (mabonSOC/mabonsoc.cpp:84) automatically.
INFO: [XFORM 203-602] Inlining function 'hls::sqrt.1' into 'mabonsoc' (mabonSOC/mabonsoc.cpp:85) automatically.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include\hls_sqrt_apfixed.h:44:1) to (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include\hls_sqrt_apfixed.h:372:1) in function 'sqrt_fixed<32, 32>'... converting 35 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock to (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include\hls_log_apfixed.h:792:5) in function 'log_apfixed_reduce::log<32, 32>'... converting 23 basic blocks.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:03 ; elapsed = 00:00:21 . Memory (MB): peak = 244.734 ; gain = 153.266
WARNING: [XFORM 203-631] Renaming function 'log_apfixed_reduce::log<32, 32>' to 'log<32, 32>' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include\hls_log_apfixed.h:500:22)
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:03 ; elapsed = 00:00:22 . Memory (MB): peak = 260.254 ; gain = 168.785
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'mabonsoc' ...
WARNING: [SYN 201-103] Legalizing function name 'log<32, 32>' to 'log_32_32_s'.
WARNING: [SYN 201-103] Legalizing function name 'sqrt_fixed<32, 32>' to 'sqrt_fixed_32_32_s'.
WARNING: [SYN 201-107] Renaming port name 'mabonsoc/Out' to 'mabonsoc/Out_r' to avoid the conflict with HDL keywords or other object names.
WARNING: [SYN 201-107] Renaming port name 'mabonsoc/T' to 'mabonsoc/T_r' to avoid the conflict with HDL keywords or other object names.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'log_32_32_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'log<32, 32>'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 21.884 seconds; current allocated memory: 205.302 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.125 seconds; current allocated memory: 205.568 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'sqrt_fixed_32_32_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'sqrt_fixed<32, 32>'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 7.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.221 seconds; current allocated memory: 206.126 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.164 seconds; current allocated memory: 206.855 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'mabonsoc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.274 seconds; current allocated memory: 207.495 MB.
INFO: [HLS 200-434] Only 0 loops out of a total 1 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.265 seconds; current allocated memory: 208.283 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'log_32_32_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'log_32_32_s'.
INFO: [HLS 200-111]  Elapsed time: 0.318 seconds; current allocated memory: 208.761 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'sqrt_fixed_32_32_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'sqrt_fixed_32_32_s'.
INFO: [HLS 200-111]  Elapsed time: 0.236 seconds; current allocated memory: 210.092 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'mabonsoc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'mabonsoc/Out_r' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mabonsoc/t' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mabonsoc/reward' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mabonsoc/u0' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mabonsoc/u1' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mabonsoc/u2' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mabonsoc/u3' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mabonsoc/u4' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on function 'mabonsoc' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'return', 'Out_r', 't', 'reward', 'u1', 'u2', 'u3' and 'u4' to AXI-Lite port BUS_A.
INFO: [SYN 201-210] Renamed object name 'mabonsoc_fadd_32ns_32ns_32_5_full_dsp_1' to 'mabonsoc_fadd_32nbkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'mabonsoc_fdiv_32ns_32ns_32_16_1' to 'mabonsoc_fdiv_32ncud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'mabonsoc_sitofp_32ns_32_6_1' to 'mabonsoc_sitofp_3dEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'mabonsoc_fcmp_32ns_32ns_1_2_1' to 'mabonsoc_fcmp_32neOg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'mabonsoc_fsqrt_32ns_32ns_32_12_1' to 'mabonsoc_fsqrt_32fYi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'mabonsoc_sdiv_32ns_32ns_32_36_seq_1' to 'mabonsoc_sdiv_32ng8j' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'mabonsoc_fadd_32nbkb': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mabonsoc_fcmp_32neOg': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mabonsoc_fdiv_32ncud': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mabonsoc_fsqrt_32fYi': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mabonsoc_sdiv_32ng8j': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mabonsoc_sitofp_3dEe': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'mabonsoc'.
INFO: [HLS 200-111]  Elapsed time: 0.696 seconds; current allocated memory: 211.955 MB.
INFO: [RTMG 210-282] Generating pipelined core: 'mabonsoc_sdiv_32ng8j_div'
INFO: [RTMG 210-278] Implementing memory 'mabonsoc_X_ram (RAM)' using block RAMs with power-on initialization.
INFO: [RTMG 210-278] Implementing memory 'mabonsoc_T_r_ram (RAM)' using distributed RAMs with power-on initialization.
INFO: [RTMG 210-278] Implementing memory 'mabonsoc_UCB_ram (RAM)' using distributed RAMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:07 ; elapsed = 00:00:27 . Memory (MB): peak = 282.602 ; gain = 191.133
INFO: [VHDL 208-304] Generating VHDL RTL for mabonsoc.
INFO: [VLOG 209-307] Generating Verilog RTL for mabonsoc.
INFO: [HLS 200-112] Total elapsed time: 26.966 seconds; peak allocated memory: 211.955 MB.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg484-1'
WARNING: [IMPL 213-205] Ignored option '-use_netlist' which is only valid for 'pcore'.
INFO: [IMPL 213-8] Exporting RTL as a Vivado IP.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg484-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'mabonSOC/mabonsoc.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:01 ; elapsed = 00:00:19 . Memory (MB): peak = 178.633 ; gain = 87.176
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:01 ; elapsed = 00:00:19 . Memory (MB): peak = 178.633 ; gain = 87.176
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:02 ; elapsed = 00:00:20 . Memory (MB): peak = 178.633 ; gain = 87.176
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'log_apfixed_reduce::log<32>' into 'hls::log' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/src/c++/logint32.cpp:9) automatically.
INFO: [XFORM 203-602] Inlining function 'sqrt_fixed<32>' into 'hls::sqrt.1' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/src/c++/sqrtint32.cpp:9) automatically.
INFO: [XFORM 203-602] Inlining function 'hls::log' into 'mabonsoc' (mabonSOC/mabonsoc.cpp:82) automatically.
INFO: [XFORM 203-602] Inlining function 'hls::sqrt' into 'mabonsoc' (mabonSOC/mabonsoc.cpp:84) automatically.
INFO: [XFORM 203-602] Inlining function 'hls::sqrt.1' into 'mabonsoc' (mabonSOC/mabonsoc.cpp:89) automatically.
WARNING: [SYNCHK 200-23] r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include\hls_sqrt_apfixed.h:272: variable-indexed range selection may cause suboptimal QoR.
INFO: [SYNCHK 200-10] 0 error(s), 1 warning(s).
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:02 ; elapsed = 00:00:20 . Memory (MB): peak = 199.176 ; gain = 107.719
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'sqrt_fixed<32, 32>' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include\hls_sqrt_apfixed.h:44:13).
INFO: [HLS 200-489] Unrolling loop 'Loop-1' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include\hls_sqrt_apfixed.h:267) in function 'sqrt_fixed<32, 32>' completely with a factor of 16.
INFO: [HLS 200-489] Unrolling loop 'Loop-2' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include\hls_sqrt_apfixed.h:295) in function 'sqrt_fixed<32, 32>' completely with a factor of 1.
INFO: [XFORM 203-602] Inlining function 'log_apfixed_reduce::log<32>' into 'hls::log' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/src/c++/logint32.cpp:9) automatically.
INFO: [XFORM 203-602] Inlining function 'sqrt_fixed<32>' into 'hls::sqrt.1' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/src/c++/sqrtint32.cpp:9) automatically.
INFO: [XFORM 203-602] Inlining function 'hls::log' into 'mabonsoc' (mabonSOC/mabonsoc.cpp:82) automatically.
INFO: [XFORM 203-602] Inlining function 'hls::sqrt' into 'mabonsoc' (mabonSOC/mabonsoc.cpp:84) automatically.
INFO: [XFORM 203-602] Inlining function 'hls::sqrt.1' into 'mabonsoc' (mabonSOC/mabonsoc.cpp:89) automatically.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include\hls_sqrt_apfixed.h:44:1) to (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include\hls_sqrt_apfixed.h:372:1) in function 'sqrt_fixed<32, 32>'... converting 35 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock to (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include\hls_log_apfixed.h:792:5) in function 'log_apfixed_reduce::log<32, 32>'... converting 23 basic blocks.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:03 ; elapsed = 00:00:21 . Memory (MB): peak = 244.664 ; gain = 153.207
WARNING: [XFORM 203-631] Renaming function 'log_apfixed_reduce::log<32, 32>' to 'log<32, 32>' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include\hls_log_apfixed.h:500:22)
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:03 ; elapsed = 00:00:22 . Memory (MB): peak = 259.879 ; gain = 168.422
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'mabonsoc' ...
WARNING: [SYN 201-103] Legalizing function name 'log<32, 32>' to 'log_32_32_s'.
WARNING: [SYN 201-103] Legalizing function name 'sqrt_fixed<32, 32>' to 'sqrt_fixed_32_32_s'.
WARNING: [SYN 201-107] Renaming port name 'mabonsoc/Out' to 'mabonsoc/Out_r' to avoid the conflict with HDL keywords or other object names.
WARNING: [SYN 201-107] Renaming port name 'mabonsoc/T' to 'mabonsoc/T_r' to avoid the conflict with HDL keywords or other object names.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'log_32_32_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'log<32, 32>'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 22.05 seconds; current allocated memory: 205.302 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.117 seconds; current allocated memory: 205.568 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'sqrt_fixed_32_32_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'sqrt_fixed<32, 32>'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 7.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.214 seconds; current allocated memory: 206.126 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.162 seconds; current allocated memory: 206.855 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'mabonsoc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.254 seconds; current allocated memory: 207.495 MB.
INFO: [HLS 200-434] Only 0 loops out of a total 1 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.273 seconds; current allocated memory: 208.283 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'log_32_32_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'log_32_32_s'.
INFO: [HLS 200-111]  Elapsed time: 0.322 seconds; current allocated memory: 208.761 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'sqrt_fixed_32_32_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'sqrt_fixed_32_32_s'.
INFO: [HLS 200-111]  Elapsed time: 0.345 seconds; current allocated memory: 210.092 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'mabonsoc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'mabonsoc/Out_r' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mabonsoc/t' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mabonsoc/reward' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mabonsoc/u0' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mabonsoc/u1' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mabonsoc/u2' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mabonsoc/u3' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mabonsoc/u4' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on function 'mabonsoc' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'return', 'Out_r', 't', 'reward', 'u1', 'u2', 'u3' and 'u4' to AXI-Lite port BUS_A.
INFO: [SYN 201-210] Renamed object name 'mabonsoc_fadd_32ns_32ns_32_5_full_dsp_1' to 'mabonsoc_fadd_32nbkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'mabonsoc_fdiv_32ns_32ns_32_16_1' to 'mabonsoc_fdiv_32ncud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'mabonsoc_sitofp_32ns_32_6_1' to 'mabonsoc_sitofp_3dEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'mabonsoc_fcmp_32ns_32ns_1_2_1' to 'mabonsoc_fcmp_32neOg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'mabonsoc_fsqrt_32ns_32ns_32_12_1' to 'mabonsoc_fsqrt_32fYi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'mabonsoc_sdiv_32ns_32ns_32_36_seq_1' to 'mabonsoc_sdiv_32ng8j' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'mabonsoc_fadd_32nbkb': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mabonsoc_fcmp_32neOg': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mabonsoc_fdiv_32ncud': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mabonsoc_fsqrt_32fYi': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mabonsoc_sdiv_32ng8j': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mabonsoc_sitofp_3dEe': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'mabonsoc'.
INFO: [HLS 200-111]  Elapsed time: 0.676 seconds; current allocated memory: 211.955 MB.
INFO: [RTMG 210-282] Generating pipelined core: 'mabonsoc_sdiv_32ng8j_div'
INFO: [RTMG 210-278] Implementing memory 'mabonsoc_X_ram (RAM)' using block RAMs with power-on initialization.
INFO: [RTMG 210-278] Implementing memory 'mabonsoc_T_r_ram (RAM)' using distributed RAMs with power-on initialization.
INFO: [RTMG 210-278] Implementing memory 'mabonsoc_UCB_ram (RAM)' using distributed RAMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:06 ; elapsed = 00:00:27 . Memory (MB): peak = 283.121 ; gain = 191.664
INFO: [VHDL 208-304] Generating VHDL RTL for mabonsoc.
INFO: [VLOG 209-307] Generating Verilog RTL for mabonsoc.
INFO: [HLS 200-112] Total elapsed time: 27.252 seconds; peak allocated memory: 211.955 MB.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg484-1'
WARNING: [IMPL 213-205] Ignored option '-use_netlist' which is only valid for 'pcore'.
INFO: [IMPL 213-8] Exporting RTL as a Vivado IP.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg484-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'mabonSOC/mabonsoc.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:01 ; elapsed = 00:00:18 . Memory (MB): peak = 178.602 ; gain = 87.156
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:01 ; elapsed = 00:00:18 . Memory (MB): peak = 178.602 ; gain = 87.156
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:01 ; elapsed = 00:00:19 . Memory (MB): peak = 178.602 ; gain = 87.156
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'log_apfixed_reduce::log<32>' into 'hls::log' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/src/c++/logint32.cpp:9) automatically.
INFO: [XFORM 203-602] Inlining function 'hls::log' into 'mabonsoc' (mabonSOC/mabonsoc.cpp:82) automatically.
INFO: [XFORM 203-602] Inlining function 'hls::sqrt' into 'mabonsoc' (mabonSOC/mabonsoc.cpp:84) automatically.
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:01 ; elapsed = 00:00:19 . Memory (MB): peak = 178.602 ; gain = 87.156
INFO: [XFORM 203-602] Inlining function 'log_apfixed_reduce::log<32>' into 'hls::log' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/src/c++/logint32.cpp:9) automatically.
INFO: [XFORM 203-602] Inlining function 'hls::log' into 'mabonsoc' (mabonSOC/mabonsoc.cpp:82) automatically.
INFO: [XFORM 203-602] Inlining function 'hls::sqrt' into 'mabonsoc' (mabonSOC/mabonsoc.cpp:84) automatically.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock to (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include\hls_log_apfixed.h:792:5) in function 'log_apfixed_reduce::log<32, 32>'... converting 23 basic blocks.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:02 ; elapsed = 00:00:20 . Memory (MB): peak = 191.707 ; gain = 100.262
WARNING: [XFORM 203-631] Renaming function 'log_apfixed_reduce::log<32, 32>' to 'log<32, 32>' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include\hls_log_apfixed.h:500:22)
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:02 ; elapsed = 00:00:20 . Memory (MB): peak = 195.652 ; gain = 104.207
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'mabonsoc' ...
WARNING: [SYN 201-103] Legalizing function name 'log<32, 32>' to 'log_32_32_s'.
WARNING: [SYN 201-107] Renaming port name 'mabonsoc/Out' to 'mabonsoc/Out_r' to avoid the conflict with HDL keywords or other object names.
WARNING: [SYN 201-107] Renaming port name 'mabonsoc/T' to 'mabonsoc/T_r' to avoid the conflict with HDL keywords or other object names.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'log_32_32_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'log<32, 32>'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 19.979 seconds; current allocated memory: 144.159 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.098 seconds; current allocated memory: 144.426 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'mabonsoc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.204 seconds; current allocated memory: 145.085 MB.
INFO: [HLS 200-434] Only 0 loops out of a total 1 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.241 seconds; current allocated memory: 145.921 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'log_32_32_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'log_32_32_s'.
INFO: [HLS 200-111]  Elapsed time: 0.284 seconds; current allocated memory: 146.331 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'mabonsoc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'mabonsoc/Out_r' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mabonsoc/t' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mabonsoc/reward' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mabonsoc/u0' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mabonsoc/u1' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mabonsoc/u2' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mabonsoc/u3' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mabonsoc/u4' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on function 'mabonsoc' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'return', 'Out_r', 't', 'u0', 'u1', 'u2', 'u3' and 'u4' to AXI-Lite port BUS_A.
INFO: [SYN 201-210] Renamed object name 'mabonsoc_fadd_32ns_32ns_32_5_full_dsp_1' to 'mabonsoc_fadd_32nbkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'mabonsoc_fdiv_32ns_32ns_32_16_1' to 'mabonsoc_fdiv_32ncud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'mabonsoc_sitofp_32ns_32_6_1' to 'mabonsoc_sitofp_3dEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'mabonsoc_fcmp_32ns_32ns_1_2_1' to 'mabonsoc_fcmp_32neOg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'mabonsoc_fsqrt_32ns_32ns_32_12_1' to 'mabonsoc_fsqrt_32fYi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'mabonsoc_sdiv_32ns_32ns_32_36_seq_1' to 'mabonsoc_sdiv_32ng8j' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'mabonsoc_fadd_32nbkb': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mabonsoc_fcmp_32neOg': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mabonsoc_fdiv_32ncud': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mabonsoc_fsqrt_32fYi': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mabonsoc_sdiv_32ng8j': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mabonsoc_sitofp_3dEe': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'mabonsoc'.
INFO: [HLS 200-111]  Elapsed time: 0.57 seconds; current allocated memory: 147.927 MB.
INFO: [RTMG 210-282] Generating pipelined core: 'mabonsoc_sdiv_32ng8j_div'
INFO: [RTMG 210-278] Implementing memory 'mabonsoc_X_ram (RAM)' using block RAMs with power-on initialization.
INFO: [RTMG 210-278] Implementing memory 'mabonsoc_T_r_ram (RAM)' using distributed RAMs with power-on initialization.
INFO: [RTMG 210-278] Implementing memory 'mabonsoc_UCB_ram (RAM)' using distributed RAMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:04 ; elapsed = 00:00:25 . Memory (MB): peak = 223.043 ; gain = 131.598
INFO: [VHDL 208-304] Generating VHDL RTL for mabonsoc.
INFO: [VLOG 209-307] Generating Verilog RTL for mabonsoc.
INFO: [HLS 200-112] Total elapsed time: 24.932 seconds; peak allocated memory: 147.927 MB.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg484-1'
WARNING: [IMPL 213-205] Ignored option '-use_netlist' which is only valid for 'pcore'.
INFO: [IMPL 213-8] Exporting RTL as a Vivado IP.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg484-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'mabonSOC/mabonsoc.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:01 ; elapsed = 00:00:18 . Memory (MB): peak = 179.730 ; gain = 88.281
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:01 ; elapsed = 00:00:18 . Memory (MB): peak = 179.730 ; gain = 88.281
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:01 ; elapsed = 00:00:19 . Memory (MB): peak = 179.730 ; gain = 88.281
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'log_apfixed_reduce::log<32>' into 'hls::log' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/src/c++/logint32.cpp:9) automatically.
INFO: [XFORM 203-602] Inlining function 'hls::log' into 'mabonsoc' (mabonSOC/mabonsoc.cpp:82) automatically.
INFO: [XFORM 203-602] Inlining function 'hls::sqrt' into 'mabonsoc' (mabonSOC/mabonsoc.cpp:84) automatically.
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:01 ; elapsed = 00:00:19 . Memory (MB): peak = 179.730 ; gain = 88.281
INFO: [HLS 200-489] Unrolling loop 'Loop-1' (mabonSOC/mabonsoc.cpp:87) in function 'mabonsoc' completely with a factor of 4.
INFO: [XFORM 203-602] Inlining function 'log_apfixed_reduce::log<32>' into 'hls::log' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/src/c++/logint32.cpp:9) automatically.
INFO: [XFORM 203-602] Inlining function 'hls::log' into 'mabonsoc' (mabonSOC/mabonsoc.cpp:82) automatically.
INFO: [XFORM 203-602] Inlining function 'hls::sqrt' into 'mabonsoc' (mabonSOC/mabonsoc.cpp:84) automatically.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock to (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include\hls_log_apfixed.h:792:5) in function 'log_apfixed_reduce::log<32, 32>'... converting 23 basic blocks.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:02 ; elapsed = 00:00:20 . Memory (MB): peak = 192.559 ; gain = 101.109
WARNING: [XFORM 203-631] Renaming function 'log_apfixed_reduce::log<32, 32>' to 'log<32, 32>' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include\hls_log_apfixed.h:500:22)
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:02 ; elapsed = 00:00:20 . Memory (MB): peak = 195.965 ; gain = 104.516
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'mabonsoc' ...
WARNING: [SYN 201-103] Legalizing function name 'log<32, 32>' to 'log_32_32_s'.
WARNING: [SYN 201-107] Renaming port name 'mabonsoc/Out' to 'mabonsoc/Out_r' to avoid the conflict with HDL keywords or other object names.
WARNING: [SYN 201-107] Renaming port name 'mabonsoc/T' to 'mabonsoc/T_r' to avoid the conflict with HDL keywords or other object names.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'log_32_32_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'log<32, 32>'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 20.124 seconds; current allocated memory: 144.293 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.095 seconds; current allocated memory: 144.559 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'mabonsoc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.182 seconds; current allocated memory: 145.481 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.31 seconds; current allocated memory: 146.606 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'log_32_32_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'log_32_32_s'.
INFO: [HLS 200-111]  Elapsed time: 0.423 seconds; current allocated memory: 147.120 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'mabonsoc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'mabonsoc/Out_r' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mabonsoc/t' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mabonsoc/reward' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mabonsoc/u0' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mabonsoc/u1' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mabonsoc/u2' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mabonsoc/u3' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mabonsoc/u4' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on function 'mabonsoc' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'return', 'Out_r', 't', 'u0', 'u1', 'u2', 'u3' and 'u4' to AXI-Lite port BUS_A.
INFO: [SYN 201-210] Renamed object name 'mabonsoc_fadd_32ns_32ns_32_5_full_dsp_1' to 'mabonsoc_fadd_32nbkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'mabonsoc_fdiv_32ns_32ns_32_16_1' to 'mabonsoc_fdiv_32ncud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'mabonsoc_sitofp_32ns_32_6_1' to 'mabonsoc_sitofp_3dEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'mabonsoc_fcmp_32ns_32ns_1_2_1' to 'mabonsoc_fcmp_32neOg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'mabonsoc_fsqrt_32ns_32ns_32_12_1' to 'mabonsoc_fsqrt_32fYi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'mabonsoc_sdiv_32ns_32ns_32_36_seq_1' to 'mabonsoc_sdiv_32ng8j' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'mabonsoc_fadd_32nbkb': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mabonsoc_fcmp_32neOg': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mabonsoc_fdiv_32ncud': 5 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mabonsoc_fsqrt_32fYi': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mabonsoc_sdiv_32ng8j': 4 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mabonsoc_sitofp_3dEe': 6 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'mabonsoc'.
INFO: [HLS 200-111]  Elapsed time: 0.447 seconds; current allocated memory: 148.881 MB.
INFO: [RTMG 210-282] Generating pipelined core: 'mabonsoc_sdiv_32ng8j_div'
INFO: [RTMG 210-278] Implementing memory 'mabonsoc_X_ram (RAM)' using block RAMs with power-on initialization.
INFO: [RTMG 210-278] Implementing memory 'mabonsoc_UCB_ram (RAM)' using block RAMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:04 ; elapsed = 00:00:24 . Memory (MB): peak = 215.426 ; gain = 123.977
INFO: [VHDL 208-304] Generating VHDL RTL for mabonsoc.
INFO: [VLOG 209-307] Generating Verilog RTL for mabonsoc.
INFO: [HLS 200-112] Total elapsed time: 24.347 seconds; peak allocated memory: 148.881 MB.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg484-1'
WARNING: [IMPL 213-205] Ignored option '-use_netlist' which is only valid for 'pcore'.
INFO: [IMPL 213-8] Exporting RTL as a Vivado IP.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg484-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'mabonSOC/mabonsoc.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:01 ; elapsed = 00:00:18 . Memory (MB): peak = 179.219 ; gain = 87.820
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:01 ; elapsed = 00:00:18 . Memory (MB): peak = 179.219 ; gain = 87.820
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:01 ; elapsed = 00:00:19 . Memory (MB): peak = 179.219 ; gain = 87.820
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'log_apfixed_reduce::log<32>' into 'hls::log' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/src/c++/logint32.cpp:9) automatically.
INFO: [XFORM 203-602] Inlining function 'hls::log' into 'mabonsoc' (mabonSOC/mabonsoc.cpp:82) automatically.
INFO: [XFORM 203-602] Inlining function 'hls::sqrt' into 'mabonsoc' (mabonSOC/mabonsoc.cpp:84) automatically.
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:02 ; elapsed = 00:00:19 . Memory (MB): peak = 179.219 ; gain = 87.820
INFO: [XFORM 203-101] Partitioning array 'UCB' (mabonSOC/mabonsoc.cpp:55) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'T'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'X'  in dimension 1 completely.
INFO: [XFORM 203-602] Inlining function 'log_apfixed_reduce::log<32>' into 'hls::log' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/src/c++/logint32.cpp:9) automatically.
INFO: [XFORM 203-602] Inlining function 'hls::log' into 'mabonsoc' (mabonSOC/mabonsoc.cpp:82) automatically.
INFO: [XFORM 203-602] Inlining function 'hls::sqrt' into 'mabonsoc' (mabonSOC/mabonsoc.cpp:84) automatically.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock to (mabonSOC/mabonsoc.cpp:73:2) in function 'mabonsoc'... converting 8 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (mabonSOC/mabonsoc.cpp:77:3) to (mabonSOC/mabonsoc.cpp:80:2) in function 'mabonsoc'... converting 13 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (mabonSOC/mabonsoc.cpp:97:3) in function 'mabonsoc'... converting 7 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock to (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include\hls_log_apfixed.h:792:5) in function 'log_apfixed_reduce::log<32, 32>'... converting 23 basic blocks.
INFO: [XFORM 203-11] Balancing expressions in function 'mabonsoc' (mabonSOC/mabonsoc.cpp:45)...3 expression(s) balanced.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:02 ; elapsed = 00:00:20 . Memory (MB): peak = 191.813 ; gain = 100.414
WARNING: [XFORM 203-631] Renaming function 'log_apfixed_reduce::log<32, 32>' to 'log<32, 32>' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include\hls_log_apfixed.h:500:22)
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:02 ; elapsed = 00:00:20 . Memory (MB): peak = 197.133 ; gain = 105.734
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'mabonsoc' ...
WARNING: [SYN 201-103] Legalizing function name 'log<32, 32>' to 'log_32_32_s'.
WARNING: [SYN 201-107] Renaming port name 'mabonsoc/Out' to 'mabonsoc/Out_r' to avoid the conflict with HDL keywords or other object names.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'log_32_32_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'log<32, 32>'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 20.373 seconds; current allocated memory: 145.233 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.1 seconds; current allocated memory: 145.500 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'mabonsoc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 49.
WARNING: [SCHED 204-21] Estimated clock period (14.6814ns) exceeds the target (target clock period: 10ns, clock uncertainty: 1.25ns, effective delay budget: 8.75ns).
WARNING: [SCHED 204-21] The critical path in module 'mabonsoc' consists of the following:
	'fcmp' operation ('tmp_13', mabonSOC/mabonsoc.cpp:92) [183]  (5.43 ns)
	'and' operation ('and_ln92_1', mabonSOC/mabonsoc.cpp:92) [184]  (0.978 ns)
	'select' operation ('Index', mabonSOC/mabonsoc.cpp:92) [185]  (0.698 ns)
	'phi' operation ('Index') with incoming values : ('Index', mabonSOC/mabonsoc.cpp:92) [112]  (0 ns)
	'mux' operation ('tmp_10', mabonSOC/mabonsoc.cpp:92) [169]  (2.14 ns)
	'fcmp' operation ('tmp_13', mabonSOC/mabonsoc.cpp:92) [183]  (5.43 ns)
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.391 seconds; current allocated memory: 146.499 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.394 seconds; current allocated memory: 148.033 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'log_32_32_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'log_32_32_s'.
INFO: [HLS 200-111]  Elapsed time: 0.361 seconds; current allocated memory: 148.564 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'mabonsoc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'mabonsoc/Out_r' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mabonsoc/t' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mabonsoc/reward' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mabonsoc/u0' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mabonsoc/u1' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mabonsoc/u2' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mabonsoc/u3' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mabonsoc/u4' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on function 'mabonsoc' to 's_axilite & ap_ctrl_hs'.
WARNING: [RTGEN 206-101] Register 'X_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'X_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'X_2' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'X_3' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'X_4' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'T_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'T_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'T_2' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'T_3' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'T_4' is power-on initialization.
INFO: [RTGEN 206-100] Bundling port 'return', 'Out_r', 't', 'u0', 'u1', 'u2', 'u3' and 'u4' to AXI-Lite port BUS_A.
INFO: [SYN 201-210] Renamed object name 'mabonsoc_fadd_32ns_32ns_32_5_full_dsp_1' to 'mabonsoc_fadd_32nbkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'mabonsoc_fdiv_32ns_32ns_32_16_1' to 'mabonsoc_fdiv_32ncud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'mabonsoc_sitofp_32ns_32_6_1' to 'mabonsoc_sitofp_3dEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'mabonsoc_fcmp_32ns_32ns_1_2_1' to 'mabonsoc_fcmp_32neOg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'mabonsoc_fsqrt_32ns_32ns_32_12_1' to 'mabonsoc_fsqrt_32fYi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'mabonsoc_mux_53_32_1_1' to 'mabonsoc_mux_53_3g8j' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'mabonsoc_sdiv_32ns_32ns_32_36_seq_1' to 'mabonsoc_sdiv_32nhbi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'mabonsoc_mux_83_32_1_1' to 'mabonsoc_mux_83_3ibs' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'mabonsoc_sdiv_32ns_32ns_32_36_1' to 'mabonsoc_sdiv_32njbC' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'mabonsoc_fadd_32nbkb': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mabonsoc_fcmp_32neOg': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mabonsoc_fdiv_32ncud': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mabonsoc_fsqrt_32fYi': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mabonsoc_mux_53_3g8j': 3 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mabonsoc_mux_83_3ibs': 6 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mabonsoc_sdiv_32nhbi': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mabonsoc_sdiv_32njbC': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mabonsoc_sitofp_3dEe': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'mabonsoc'.
INFO: [HLS 200-111]  Elapsed time: 0.744 seconds; current allocated memory: 151.391 MB.
INFO: [RTMG 210-282] Generating pipelined core: 'mabonsoc_sdiv_32nhbi_div'
INFO: [RTMG 210-282] Generating pipelined core: 'mabonsoc_sdiv_32njbC_div'
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:05 ; elapsed = 00:00:25 . Memory (MB): peak = 220.129 ; gain = 128.730
INFO: [VHDL 208-304] Generating VHDL RTL for mabonsoc.
INFO: [VLOG 209-307] Generating Verilog RTL for mabonsoc.
INFO: [HLS 200-112] Total elapsed time: 25.433 seconds; peak allocated memory: 151.391 MB.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg484-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'mabonSOC/mabonsoc.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:01 ; elapsed = 00:00:18 . Memory (MB): peak = 178.543 ; gain = 87.012
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:01 ; elapsed = 00:00:18 . Memory (MB): peak = 178.543 ; gain = 87.012
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:01 ; elapsed = 00:00:19 . Memory (MB): peak = 178.543 ; gain = 87.012
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'log_apfixed_reduce::log<32>' into 'hls::log' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/src/c++/logint32.cpp:9) automatically.
INFO: [XFORM 203-602] Inlining function 'hls::log' into 'mabonsoc' (mabonSOC/mabonsoc.cpp:83) automatically.
INFO: [XFORM 203-602] Inlining function 'hls::sqrt' into 'mabonsoc' (mabonSOC/mabonsoc.cpp:85) automatically.
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:02 ; elapsed = 00:00:19 . Memory (MB): peak = 178.543 ; gain = 87.012
INFO: [XFORM 203-602] Inlining function 'log_apfixed_reduce::log<32>' into 'hls::log' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/src/c++/logint32.cpp:9) automatically.
INFO: [XFORM 203-602] Inlining function 'hls::log' into 'mabonsoc' (mabonSOC/mabonsoc.cpp:83) automatically.
INFO: [XFORM 203-602] Inlining function 'hls::sqrt' into 'mabonsoc' (mabonSOC/mabonsoc.cpp:85) automatically.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock to (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include\hls_log_apfixed.h:792:5) in function 'log_apfixed_reduce::log<32, 32>'... converting 23 basic blocks.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:02 ; elapsed = 00:00:19 . Memory (MB): peak = 192.258 ; gain = 100.727
WARNING: [XFORM 203-631] Renaming function 'log_apfixed_reduce::log<32, 32>' to 'log<32, 32>' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include\hls_log_apfixed.h:500:22)
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:02 ; elapsed = 00:00:19 . Memory (MB): peak = 196.262 ; gain = 104.730
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'mabonsoc' ...
WARNING: [SYN 201-103] Legalizing function name 'log<32, 32>' to 'log_32_32_s'.
WARNING: [SYN 201-107] Renaming port name 'mabonsoc/Out' to 'mabonsoc/Out_r' to avoid the conflict with HDL keywords or other object names.
WARNING: [SYN 201-107] Renaming port name 'mabonsoc/T' to 'mabonsoc/T_r' to avoid the conflict with HDL keywords or other object names.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'log_32_32_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'log<32, 32>'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 19.625 seconds; current allocated memory: 143.999 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.092 seconds; current allocated memory: 144.250 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'mabonsoc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
WARNING: [SCHED 204-68] The II Violation in module 'mabonsoc' (Loop: Loop 1): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0)
   between 'select' operation ('Index', mabonSOC/mabonsoc.cpp:93) and 'sext' operation ('sext_ln93', mabonSOC/mabonsoc.cpp:93).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 2, Depth = 53.
WARNING: [SCHED 204-21] Estimated clock period (9.4292ns) exceeds the target (target clock period: 10ns, clock uncertainty: 1.25ns, effective delay budget: 8.75ns).
WARNING: [SCHED 204-21] The critical path in module 'mabonsoc' consists of the following:
	'fcmp' operation ('tmp_3', mabonSOC/mabonsoc.cpp:93) [88]  (5.43 ns)
	'and' operation ('and_ln93_1', mabonSOC/mabonsoc.cpp:93) [89]  (0.978 ns)
	'select' operation ('Index', mabonSOC/mabonsoc.cpp:93) [90]  (0.698 ns)
	'phi' operation ('Index') with incoming values : ('Index', mabonSOC/mabonsoc.cpp:93) [50]  (0 ns)
	'getelementptr' operation ('UCB_addr_2', mabonSOC/mabonsoc.cpp:93) [73]  (0 ns)
	'load' operation ('UCB_load', mabonSOC/mabonsoc.cpp:93) on array 'UCB', mabonSOC/mabonsoc.cpp:56 [74]  (2.32 ns)
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.274 seconds; current allocated memory: 144.966 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.324 seconds; current allocated memory: 145.717 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'log_32_32_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'log_32_32_s'.
INFO: [HLS 200-111]  Elapsed time: 0.251 seconds; current allocated memory: 146.179 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'mabonsoc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'mabonsoc/Out_r' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mabonsoc/t' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mabonsoc/reward' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'mabonsoc' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'return', 'Out_r', 't' to AXI-Lite port BUS_A.
INFO: [SYN 201-210] Renamed object name 'mabonsoc_fadd_32ns_32ns_32_5_full_dsp_1' to 'mabonsoc_fadd_32nbkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'mabonsoc_fdiv_32ns_32ns_32_16_1' to 'mabonsoc_fdiv_32ncud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'mabonsoc_sitofp_32ns_32_6_1' to 'mabonsoc_sitofp_3dEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'mabonsoc_fcmp_32ns_32ns_1_2_1' to 'mabonsoc_fcmp_32neOg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'mabonsoc_fsqrt_32ns_32ns_32_12_1' to 'mabonsoc_fsqrt_32fYi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'mabonsoc_sdiv_32ns_32ns_32_36_seq_1' to 'mabonsoc_sdiv_32ng8j' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'mabonsoc_sdiv_32ns_32ns_32_36_1' to 'mabonsoc_sdiv_32nhbi' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'mabonsoc_fadd_32nbkb': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mabonsoc_fcmp_32neOg': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mabonsoc_fdiv_32ncud': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mabonsoc_fsqrt_32fYi': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mabonsoc_sdiv_32ng8j': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mabonsoc_sdiv_32nhbi': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mabonsoc_sitofp_3dEe': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'mabonsoc'.
INFO: [HLS 200-111]  Elapsed time: 0.413 seconds; current allocated memory: 147.844 MB.
INFO: [RTMG 210-282] Generating pipelined core: 'mabonsoc_sdiv_32ng8j_div'
INFO: [RTMG 210-282] Generating pipelined core: 'mabonsoc_sdiv_32nhbi_div'
INFO: [RTMG 210-278] Implementing memory 'mabonsoc_X_ram (RAM)' using block RAMs with power-on initialization.
INFO: [RTMG 210-278] Implementing memory 'mabonsoc_T_r_ram (RAM)' using distributed RAMs with power-on initialization.
INFO: [RTMG 210-278] Implementing memory 'mabonsoc_UCB_ram (RAM)' using distributed RAMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:04 ; elapsed = 00:00:23 . Memory (MB): peak = 212.105 ; gain = 120.574
INFO: [VHDL 208-304] Generating VHDL RTL for mabonsoc.
INFO: [VLOG 209-307] Generating Verilog RTL for mabonsoc.
INFO: [HLS 200-112] Total elapsed time: 23.495 seconds; peak allocated memory: 147.844 MB.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg484-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'mabonSOC/mabonsoc.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:01 ; elapsed = 00:00:18 . Memory (MB): peak = 178.391 ; gain = 86.984
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:01 ; elapsed = 00:00:18 . Memory (MB): peak = 178.391 ; gain = 86.984
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:01 ; elapsed = 00:00:19 . Memory (MB): peak = 178.391 ; gain = 86.984
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'log_apfixed_reduce::log<32>' into 'hls::log' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/src/c++/logint32.cpp:9) automatically.
INFO: [XFORM 203-602] Inlining function 'hls::log' into 'mabonsoc' (mabonSOC/mabonsoc.cpp:83) automatically.
INFO: [XFORM 203-602] Inlining function 'hls::sqrt' into 'mabonsoc' (mabonSOC/mabonsoc.cpp:85) automatically.
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:02 ; elapsed = 00:00:19 . Memory (MB): peak = 178.391 ; gain = 86.984
INFO: [XFORM 203-602] Inlining function 'log_apfixed_reduce::log<32>' into 'hls::log' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/src/c++/logint32.cpp:9) automatically.
INFO: [XFORM 203-602] Inlining function 'hls::log' into 'mabonsoc' (mabonSOC/mabonsoc.cpp:83) automatically.
INFO: [XFORM 203-602] Inlining function 'hls::sqrt' into 'mabonsoc' (mabonSOC/mabonsoc.cpp:85) automatically.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock to (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include\hls_log_apfixed.h:792:5) in function 'log_apfixed_reduce::log<32, 32>'... converting 23 basic blocks.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:02 ; elapsed = 00:00:19 . Memory (MB): peak = 191.945 ; gain = 100.539
WARNING: [XFORM 203-631] Renaming function 'log_apfixed_reduce::log<32, 32>' to 'log<32, 32>' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include\hls_log_apfixed.h:500:22)
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:02 ; elapsed = 00:00:20 . Memory (MB): peak = 195.727 ; gain = 104.320
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'mabonsoc' ...
WARNING: [SYN 201-103] Legalizing function name 'log<32, 32>' to 'log_32_32_s'.
WARNING: [SYN 201-107] Renaming port name 'mabonsoc/Out' to 'mabonsoc/Out_r' to avoid the conflict with HDL keywords or other object names.
WARNING: [SYN 201-107] Renaming port name 'mabonsoc/T' to 'mabonsoc/T_r' to avoid the conflict with HDL keywords or other object names.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'log_32_32_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'log<32, 32>'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 19.697 seconds; current allocated memory: 144.160 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.095 seconds; current allocated memory: 144.426 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'mabonsoc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.154 seconds; current allocated memory: 145.085 MB.
INFO: [HLS 200-434] Only 0 loops out of a total 1 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.198 seconds; current allocated memory: 145.921 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'log_32_32_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'log_32_32_s'.
INFO: [HLS 200-111]  Elapsed time: 0.23 seconds; current allocated memory: 146.331 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'mabonsoc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'mabonsoc/Out_r' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mabonsoc/t' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mabonsoc/reward' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mabonsoc/u0' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mabonsoc/u1' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mabonsoc/u2' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mabonsoc/u3' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mabonsoc/u4' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on function 'mabonsoc' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'return', 'Out_r', 't', 'u0', 'u1', 'u2', 'u3' and 'u4' to AXI-Lite port BUS_A.
INFO: [SYN 201-210] Renamed object name 'mabonsoc_fadd_32ns_32ns_32_5_full_dsp_1' to 'mabonsoc_fadd_32nbkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'mabonsoc_fdiv_32ns_32ns_32_16_1' to 'mabonsoc_fdiv_32ncud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'mabonsoc_sitofp_32ns_32_6_1' to 'mabonsoc_sitofp_3dEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'mabonsoc_fcmp_32ns_32ns_1_2_1' to 'mabonsoc_fcmp_32neOg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'mabonsoc_fsqrt_32ns_32ns_32_12_1' to 'mabonsoc_fsqrt_32fYi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'mabonsoc_sdiv_32ns_32ns_32_36_seq_1' to 'mabonsoc_sdiv_32ng8j' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'mabonsoc_fadd_32nbkb': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mabonsoc_fcmp_32neOg': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mabonsoc_fdiv_32ncud': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mabonsoc_fsqrt_32fYi': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mabonsoc_sdiv_32ng8j': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mabonsoc_sitofp_3dEe': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'mabonsoc'.
INFO: [HLS 200-111]  Elapsed time: 0.425 seconds; current allocated memory: 147.927 MB.
INFO: [RTMG 210-282] Generating pipelined core: 'mabonsoc_sdiv_32ng8j_div'
INFO: [RTMG 210-278] Implementing memory 'mabonsoc_X_ram (RAM)' using block RAMs with power-on initialization.
INFO: [RTMG 210-278] Implementing memory 'mabonsoc_T_r_ram (RAM)' using distributed RAMs with power-on initialization.
INFO: [RTMG 210-278] Implementing memory 'mabonsoc_UCB_ram (RAM)' using distributed RAMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:04 ; elapsed = 00:00:23 . Memory (MB): peak = 223.145 ; gain = 131.738
INFO: [VHDL 208-304] Generating VHDL RTL for mabonsoc.
INFO: [VLOG 209-307] Generating Verilog RTL for mabonsoc.
INFO: [HLS 200-112] Total elapsed time: 23.219 seconds; peak allocated memory: 147.927 MB.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg484-1'
WARNING: [IMPL 213-205] Ignored option '-use_netlist' which is only valid for 'pcore'.
INFO: [IMPL 213-8] Exporting RTL as a Vivado IP.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg484-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
ERROR: [SIM 211-100] CSim failed with errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg484-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
ERROR: [SIM 211-100] CSim failed with errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg484-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
ERROR: [SIM 211-100] 'csim_design' failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg484-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
ERROR: [SIM 211-100] CSim failed with errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg484-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
ERROR: [SIM 211-100] CSim failed with errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg484-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
ERROR: [SIM 211-100] CSim failed with errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg484-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
ERROR: [SIM 211-100] CSim failed with errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg484-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
ERROR: [SIM 211-100] CSim failed with errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg484-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
ERROR: [SIM 211-100] CSim failed with errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg484-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
ERROR: [SIM 211-100] CSim failed with errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg484-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
ERROR: [SIM 211-100] CSim failed with errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg484-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
ERROR: [SIM 211-100] CSim failed with errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg484-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
ERROR: [SIM 211-100] CSim failed with errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg484-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
ERROR: [SIM 211-100] CSim failed with errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg484-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg484-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
ERROR: [SIM 211-100] CSim failed with errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg484-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg484-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'mabonSOC/mabonsoc.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:01 ; elapsed = 00:00:20 . Memory (MB): peak = 178.520 ; gain = 86.996
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:01 ; elapsed = 00:00:20 . Memory (MB): peak = 178.520 ; gain = 86.996
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:01 ; elapsed = 00:00:20 . Memory (MB): peak = 178.520 ; gain = 86.996
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:01 ; elapsed = 00:00:20 . Memory (MB): peak = 178.520 ; gain = 86.996
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:01 ; elapsed = 00:00:21 . Memory (MB): peak = 178.520 ; gain = 86.996
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:01 ; elapsed = 00:00:21 . Memory (MB): peak = 178.520 ; gain = 86.996
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'mabonsoc' ...
WARNING: [SYN 201-107] Renaming port name 'mabonsoc/Out' to 'mabonsoc/Out_r' to avoid the conflict with HDL keywords or other object names.
WARNING: [SYN 201-107] Renaming port name 'mabonsoc/T' to 'mabonsoc/T_r' to avoid the conflict with HDL keywords or other object names.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'mabonsoc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 20.811 seconds; current allocated memory: 105.643 MB.
INFO: [HLS 200-434] Only 0 loops out of a total 1 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.176 seconds; current allocated memory: 106.352 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'mabonsoc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'mabonsoc/Out_r' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mabonsoc/t' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mabonsoc/reward' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'mabonsoc' to 's_axilite & ap_ctrl_hs'.
WARNING: [RTGEN 206-101] Register 'Index' is power-on initialization.
INFO: [RTGEN 206-100] Bundling port 'return', 'Out_r' and 'reward' to AXI-Lite port BUS_A.
INFO: [SYN 201-210] Renamed object name 'mabonsoc_fmul_32ns_32ns_32_4_max_dsp_1' to 'mabonsoc_fmul_32nbkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'mabonsoc_fdiv_32ns_32ns_32_16_1' to 'mabonsoc_fdiv_32ncud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'mabonsoc_sitofp_32ns_32_6_1' to 'mabonsoc_sitofp_3dEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'mabonsoc_fptrunc_64ns_32_2_1' to 'mabonsoc_fptrunc_eOg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'mabonsoc_fpext_32ns_64_2_1' to 'mabonsoc_fpext_32fYi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'mabonsoc_fcmp_32ns_32ns_1_2_1' to 'mabonsoc_fcmp_32ng8j' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'mabonsoc_dadd_64ns_64ns_64_5_full_dsp_1' to 'mabonsoc_dadd_64nhbi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'mabonsoc_sitodp_32s_64_6_1' to 'mabonsoc_sitodp_3ibs' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'mabonsoc_dsqrt_64ns_64ns_64_31_1' to 'mabonsoc_dsqrt_64jbC' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'mabonsoc_dlog_64ns_64ns_64_31_full_dsp_1' to 'mabonsoc_dlog_64nkbM' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'mabonsoc_dadd_64nhbi': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mabonsoc_dlog_64nkbM': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mabonsoc_dsqrt_64jbC': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mabonsoc_fcmp_32ng8j': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mabonsoc_fdiv_32ncud': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mabonsoc_fmul_32nbkb': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mabonsoc_fpext_32fYi': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mabonsoc_fptrunc_eOg': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mabonsoc_sitodp_3ibs': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mabonsoc_sitofp_3dEe': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'mabonsoc'.
INFO: [HLS 200-111]  Elapsed time: 0.465 seconds; current allocated memory: 107.890 MB.
INFO: [RTMG 210-278] Implementing memory 'mabonsoc_X_ram (RAM)' using distributed RAMs with power-on initialization.
INFO: [RTMG 210-278] Implementing memory 'mabonsoc_UCB_ram (RAM)' using distributed RAMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:03 ; elapsed = 00:00:25 . Memory (MB): peak = 181.480 ; gain = 89.957
INFO: [VHDL 208-304] Generating VHDL RTL for mabonsoc.
INFO: [VLOG 209-307] Generating Verilog RTL for mabonsoc.
INFO: [HLS 200-112] Total elapsed time: 24.834 seconds; peak allocated memory: 107.890 MB.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg484-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg484-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'mabonSOC/mabonsoc.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:01 ; elapsed = 00:00:18 . Memory (MB): peak = 178.789 ; gain = 87.355
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:01 ; elapsed = 00:00:18 . Memory (MB): peak = 178.789 ; gain = 87.355
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:01 ; elapsed = 00:00:18 . Memory (MB): peak = 178.789 ; gain = 87.355
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:01 ; elapsed = 00:00:18 . Memory (MB): peak = 178.789 ; gain = 87.355
INFO: [XFORM 203-101] Partitioning array 'UCB' (mabonSOC/mabonsoc.cpp:56) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'T'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'X'  in dimension 1 completely.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (mabonSOC/mabonsoc.cpp:92:24) to (mabonSOC/mabonsoc.cpp:97:4) in function 'mabonsoc'... converting 14 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock to (mabonSOC/mabonsoc.cpp:74:2) in function 'mabonsoc'... converting 8 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (mabonSOC/mabonsoc.cpp:78:3) to (mabonSOC/mabonsoc.cpp:82:2) in function 'mabonsoc'... converting 13 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (mabonSOC/mabonsoc.cpp:102:3) in function 'mabonsoc'... converting 7 basic blocks.
INFO: [XFORM 203-11] Balancing expressions in function 'mabonsoc' (mabonSOC/mabonsoc.cpp:46)...3 expression(s) balanced.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:01 ; elapsed = 00:00:19 . Memory (MB): peak = 178.789 ; gain = 87.355
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:02 ; elapsed = 00:00:19 . Memory (MB): peak = 178.789 ; gain = 87.355
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'mabonsoc' ...
WARNING: [SYN 201-107] Renaming port name 'mabonsoc/Out' to 'mabonsoc/Out_r' to avoid the conflict with HDL keywords or other object names.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'mabonsoc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
WARNING: [SCHED 204-68] The II Violation in module 'mabonsoc' (Loop: Loop 1): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1)
   between 'store' operation ('Index_write_ln98', mabonSOC/mabonsoc.cpp:98) of variable 'zext_ln92', mabonSOC/mabonsoc.cpp:92 on static variable 'Index' and 'load' operation ('Index_load_1', mabonSOC/mabonsoc.cpp:97) on static variable 'Index'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 2, Depth = 42.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 19.146 seconds; current allocated memory: 107.335 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.402 seconds; current allocated memory: 108.848 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'mabonsoc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'mabonsoc/Out_r' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mabonsoc/t' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mabonsoc/reward' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'mabonsoc' to 's_axilite & ap_ctrl_hs'.
WARNING: [RTGEN 206-101] Register 'X_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'X_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'X_2' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'X_3' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'X_4' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'Index' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'T_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'T_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'T_2' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'T_3' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'T_4' is power-on initialization.
INFO: [RTGEN 206-100] Bundling port 'return', 'Out_r' and 'reward' to AXI-Lite port BUS_A.
INFO: [SYN 201-210] Renamed object name 'mabonsoc_fadd_32ns_32ns_32_5_full_dsp_1' to 'mabonsoc_fadd_32nbkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'mabonsoc_fmul_32ns_32ns_32_4_max_dsp_1' to 'mabonsoc_fmul_32ncud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'mabonsoc_fdiv_32ns_32ns_32_16_1' to 'mabonsoc_fdiv_32ndEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'mabonsoc_sitofp_32ns_32_6_1' to 'mabonsoc_sitofp_3eOg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'mabonsoc_fptrunc_64ns_32_2_1' to 'mabonsoc_fptrunc_fYi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'mabonsoc_fcmp_32ns_32ns_1_2_1' to 'mabonsoc_fcmp_32ng8j' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'mabonsoc_fsqrt_32ns_32ns_32_12_1' to 'mabonsoc_fsqrt_32hbi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'mabonsoc_sitodp_32ns_64_6_1' to 'mabonsoc_sitodp_3ibs' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'mabonsoc_dlog_64ns_64ns_64_31_full_dsp_1' to 'mabonsoc_dlog_64njbC' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'mabonsoc_mux_53_32_1_1' to 'mabonsoc_mux_53_3kbM' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'mabonsoc_mux_83_32_1_1' to 'mabonsoc_mux_83_3lbW' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'mabonsoc_dlog_64njbC': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mabonsoc_fadd_32nbkb': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mabonsoc_fcmp_32ng8j': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mabonsoc_fdiv_32ndEe': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mabonsoc_fmul_32ncud': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mabonsoc_fptrunc_fYi': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mabonsoc_fsqrt_32hbi': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mabonsoc_mux_53_3kbM': 3 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mabonsoc_mux_83_3lbW': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mabonsoc_sitodp_3ibs': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mabonsoc_sitofp_3eOg': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'mabonsoc'.
INFO: [HLS 200-111]  Elapsed time: 0.8 seconds; current allocated memory: 111.644 MB.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:04 ; elapsed = 00:00:24 . Memory (MB): peak = 178.789 ; gain = 87.355
INFO: [VHDL 208-304] Generating VHDL RTL for mabonsoc.
INFO: [VLOG 209-307] Generating Verilog RTL for mabonsoc.
INFO: [HLS 200-112] Total elapsed time: 23.627 seconds; peak allocated memory: 111.644 MB.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg484-1'
WARNING: [IMPL 213-205] Ignored option '-use_netlist' which is only valid for 'pcore'.
INFO: [IMPL 213-8] Exporting RTL as a Vivado IP.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg484-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'mabonSOC/mabonsoc.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:01 ; elapsed = 00:00:18 . Memory (MB): peak = 178.816 ; gain = 87.379
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:01 ; elapsed = 00:00:18 . Memory (MB): peak = 178.816 ; gain = 87.379
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:01 ; elapsed = 00:00:19 . Memory (MB): peak = 178.816 ; gain = 87.379
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:01 ; elapsed = 00:00:19 . Memory (MB): peak = 178.816 ; gain = 87.379
INFO: [HLS 200-489] Unrolling loop 'Loop-1' (mabonSOC/mabonsoc.cpp:92) in function 'mabonsoc' completely with a factor of 4.
INFO: [XFORM 203-101] Partitioning array 'UCB' (mabonSOC/mabonsoc.cpp:56) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'T'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'X'  in dimension 1 completely.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock to (mabonSOC/mabonsoc.cpp:74:2) in function 'mabonsoc'... converting 8 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (mabonSOC/mabonsoc.cpp:78:3) to (mabonSOC/mabonsoc.cpp:82:2) in function 'mabonsoc'... converting 13 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (mabonSOC/mabonsoc.cpp:84:5) in function 'mabonsoc'... converting 7 basic blocks.
INFO: [XFORM 203-11] Balancing expressions in function 'mabonsoc' (mabonSOC/mabonsoc.cpp:46)...3 expression(s) balanced.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:01 ; elapsed = 00:00:19 . Memory (MB): peak = 178.816 ; gain = 87.379
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:02 ; elapsed = 00:00:19 . Memory (MB): peak = 178.816 ; gain = 87.379
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'mabonsoc' ...
WARNING: [SYN 201-107] Renaming port name 'mabonsoc/Out' to 'mabonsoc/Out_r' to avoid the conflict with HDL keywords or other object names.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'mabonsoc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 19.397 seconds; current allocated memory: 107.098 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.333 seconds; current allocated memory: 108.535 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'mabonsoc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'mabonsoc/Out_r' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mabonsoc/t' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mabonsoc/reward' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'mabonsoc' to 's_axilite & ap_ctrl_hs'.
WARNING: [RTGEN 206-101] Register 'Index' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'X_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'X_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'X_2' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'X_3' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'X_4' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'T_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'T_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'T_2' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'T_3' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'T_4' is power-on initialization.
INFO: [RTGEN 206-100] Bundling port 'return', 't' and 'reward' to AXI-Lite port BUS_A.
INFO: [SYN 201-210] Renamed object name 'mabonsoc_fadd_32ns_32ns_32_5_full_dsp_1' to 'mabonsoc_fadd_32nbkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'mabonsoc_fmul_32ns_32ns_32_4_max_dsp_1' to 'mabonsoc_fmul_32ncud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'mabonsoc_fdiv_32ns_32ns_32_16_1' to 'mabonsoc_fdiv_32ndEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'mabonsoc_sitofp_32ns_32_6_1' to 'mabonsoc_sitofp_3eOg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'mabonsoc_fptrunc_64ns_32_2_1' to 'mabonsoc_fptrunc_fYi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'mabonsoc_fcmp_32ns_32ns_1_2_1' to 'mabonsoc_fcmp_32ng8j' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'mabonsoc_fsqrt_32ns_32ns_32_12_1' to 'mabonsoc_fsqrt_32hbi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'mabonsoc_sitodp_32ns_64_6_1' to 'mabonsoc_sitodp_3ibs' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'mabonsoc_dlog_64ns_64ns_64_31_full_dsp_1' to 'mabonsoc_dlog_64njbC' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'mabonsoc_mux_53_32_1_1' to 'mabonsoc_mux_53_3kbM' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'mabonsoc_dlog_64njbC': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mabonsoc_fadd_32nbkb': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mabonsoc_fcmp_32ng8j': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mabonsoc_fdiv_32ndEe': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mabonsoc_fmul_32ncud': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mabonsoc_fptrunc_fYi': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mabonsoc_fsqrt_32hbi': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mabonsoc_mux_53_3kbM': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mabonsoc_sitodp_3ibs': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mabonsoc_sitofp_3eOg': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'mabonsoc'.
INFO: [HLS 200-111]  Elapsed time: 0.886 seconds; current allocated memory: 111.027 MB.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:04 ; elapsed = 00:00:24 . Memory (MB): peak = 178.816 ; gain = 87.379
INFO: [VHDL 208-304] Generating VHDL RTL for mabonsoc.
INFO: [VLOG 209-307] Generating Verilog RTL for mabonsoc.
INFO: [HLS 200-112] Total elapsed time: 24.374 seconds; peak allocated memory: 111.027 MB.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg484-1'
WARNING: [IMPL 213-205] Ignored option '-use_netlist' which is only valid for 'pcore'.
INFO: [IMPL 213-8] Exporting RTL as a Vivado IP.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg484-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'mabonSOC/mabonsoc.cpp' ... 
ERROR: [HLS 200-70] Compilation errors found: In file included from mabonSOC/mabonsoc.cpp:1:
In file included from mabonSOC/mabonsoc.cpp:1:
mabonSOC/mabonSOC.h:9:10: error: expected ')'
(INTTYPE *In,INTTYPE *Out,INTTYPE *flag)
         ^
mabonSOC/mabonSOC.h:9:1: note: to match this '('
(INTTYPE *In,INTTYPE *Out,INTTYPE *flag)
^
mabonSOC/mabonSOC.h:9:2: error: C++ requires a type specifier for all declarations
(INTTYPE *In,INTTYPE *Out,INTTYPE *flag)
~^
mabonSOC/mabonSOC.h:9:41: error: expected ';' after top level declarator
(INTTYPE *In,INTTYPE *Out,INTTYPE *flag)
                                        ^
                                        ;
In file included from mabonSOC/mabonsoc.cpp:1:
mabonSOC/mabonsoc.cpp:2:15: error: reference to 'INTTYPE' is ambiguous
void mabonsoc(INTTYPE *In,INTTYPE *Out,INTTYPE *flag){
              ^
mabonSOC/mabonSOC.h:9:2: note: candidate found by name lookup is 'INTTYPE'
(INTTYPE *In,INTTYPE *Out,INTTYPE *flag)
 ^
mabonSOC/mabonSOC.h:4:13: note: candidate found by name lookup is 'INTTYPE'
typedef int INTTYPE;
            ^
In file included from mabonSOC/mabonsoc.cpp:1:
mabonSOC/mabonsoc.cpp:2:27: error: reference to 'INTTYPE' is ambiguous
void mabonsoc(INTTYPE *In,INTTYPE *Out,INTTYPE *flag){
                          ^
mabonSOC/mabonSOC.h:9:2: note: candidate found by name lookup is 'INTTYPE'
(INTTYPE *In,INTTYPE *Out,INTTYPE *flag)
 ^
mabonSOC/mabonSOC.h:4:13: note: candidate found by name lookup is 'INTTYPE'
typedef int INTTYPE;
            ^
In file included from mabonSOC/mabonsoc.cpp:1:
mabonSOC/mabonsoc.cpp:2:40: error: reference to 'INTTYPE' is ambiguous
void mabonsoc(INTTYPE *In,INTTYPE *Out,INTTYPE *flag){
                                       ^
mabonSOC/mabonSOC.h:9:2: note: candidate found by name lookup is 'INTTYPE'
(INTTYPE *In,INTTYPE *Out,INTTYPE *flag)
 ^
mabonSOC/mabonSOC.h:4:13: note: candidate found by name lookup is 'INTTYPE'
typedef int INTTYPE;
            ^
In file included from mabonSOC/mabonsoc.cpp:1:
mabonSOC/mabonsoc.cpp:12:2: error: reference to 'INTTYPE' is ambiguous
 INTTYPE Index,Reward;
 ^
mabonSOC/mabonSOC.h:9:2: note: candidate found by name lookup is 'INTTYPE'
(INTTYPE *In,INTTYPE *Out,INTTYPE *flag)
 ^
mabonSOC/mabonSOC.h:4:13: note: candidate found by name lookup is 'INTTYPE'
typedef int INTTYPE;
            ^
In file included from mabonSOC/mabonsoc.cpp:1:
mabonSOC/mabonsoc.cpp:15:2: error: use of undeclared identifier 'Index'
 Index=t;
 ^
mabonSOC/mabonsoc.cpp:17:8: error: use of undeclared identifier 'Index'
  *Out=Index;
       ^
mabonSOC/mabonsoc.cpp:21:3: error: use of undeclared identifier 'Reward'
  Reward=*In;
  ^
mabonSOC/mabonsoc.cpp:23:8: error: use of undeclared identifier 'Reward'
  X[t]=Reward;
       ^
mabonSOC/mabonsoc.cpp:29:3: error: use of undeclared identifier 'Index'
  Index=0;
  ^
mabonSOC/mabonsoc.cpp:38:11: error: use of undeclared identifier 'Index'
   if(UCB[Index]<UCB[i]){
          ^
mabonSOC/mabonsoc.cpp:39:5: error: use of undeclared identifier 'Index'
    Index=i;
    ^
mabonSOC/mabonsoc.cpp:43:5: error: use of undeclared identifier 'Index'
  T[Index]+=1;
    ^
mabonSOC/mabonsoc.cpp:45:8: error: use of undeclared identifier 'Index'
  *Out=Index;
       ^
mabonSOC/mabonsoc.cpp:49:3: error: use of undeclared identifier 'Reward'
  Reward=*In;
  ^
mabonSOC/mabonsoc.cpp:50:5: error: use of undeclared identifier 'Index'
  X[Index]+=Reward;
    ^
mabonSOC/mabonsoc.cpp:50:13: error: use of undeclared identifier 'Reward'
  X[Index]+=Reward;
            ^
19 errors generated.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg484-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'mabonSOC/mabonsoc.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:01 ; elapsed = 00:00:18 . Memory (MB): peak = 178.738 ; gain = 87.266
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:01 ; elapsed = 00:00:18 . Memory (MB): peak = 178.738 ; gain = 87.266
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:01 ; elapsed = 00:00:19 . Memory (MB): peak = 178.738 ; gain = 87.266
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:01 ; elapsed = 00:00:19 . Memory (MB): peak = 178.738 ; gain = 87.266
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:01 ; elapsed = 00:00:19 . Memory (MB): peak = 178.738 ; gain = 87.266
WARNING: [XFORM 203-561] 'Loop-1' (mabonSOC/mabonsoc.cpp:20:3) in function 'mabonsoc' is an infinite loop.
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:01 ; elapsed = 00:00:19 . Memory (MB): peak = 178.738 ; gain = 87.266
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'mabonsoc' ...
WARNING: [SYN 201-107] Renaming port name 'mabonsoc/In' to 'mabonsoc/In_r' to avoid the conflict with HDL keywords or other object names.
WARNING: [SYN 201-107] Renaming port name 'mabonsoc/Out' to 'mabonsoc/Out_r' to avoid the conflict with HDL keywords or other object names.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'mabonsoc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 18.9 seconds; current allocated memory: 103.907 MB.
INFO: [HLS 200-434] Only 0 loops out of a total 1 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.076 seconds; current allocated memory: 104.107 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'mabonsoc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'mabonsoc/In_r' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mabonsoc/Out_r' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mabonsoc/flag' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on function 'mabonsoc' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'return', 'Out_r' and 'flag' to AXI-Lite port BUS_A.
INFO: [RTGEN 206-100] Finished creating RTL model for 'mabonsoc'.
INFO: [HLS 200-111]  Elapsed time: 0.1 seconds; current allocated memory: 104.313 MB.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:02 ; elapsed = 00:00:20 . Memory (MB): peak = 178.738 ; gain = 87.266
INFO: [VHDL 208-304] Generating VHDL RTL for mabonsoc.
INFO: [VLOG 209-307] Generating Verilog RTL for mabonsoc.
INFO: [HLS 200-112] Total elapsed time: 20.14 seconds; peak allocated memory: 104.313 MB.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg484-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'mabonSOC/mabonsoc.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:01 ; elapsed = 00:00:18 . Memory (MB): peak = 178.656 ; gain = 87.215
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:01 ; elapsed = 00:00:18 . Memory (MB): peak = 178.656 ; gain = 87.215
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:01 ; elapsed = 00:00:19 . Memory (MB): peak = 178.656 ; gain = 87.215
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:01 ; elapsed = 00:00:19 . Memory (MB): peak = 178.656 ; gain = 87.215
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:01 ; elapsed = 00:00:19 . Memory (MB): peak = 178.656 ; gain = 87.215
WARNING: [XFORM 203-561] 'Loop-1' (mabonSOC/mabonsoc.cpp:20:3) in function 'mabonsoc' is an infinite loop.
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:01 ; elapsed = 00:00:19 . Memory (MB): peak = 178.656 ; gain = 87.215
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'mabonsoc' ...
WARNING: [SYN 201-107] Renaming port name 'mabonsoc/In' to 'mabonsoc/In_r' to avoid the conflict with HDL keywords or other object names.
WARNING: [SYN 201-107] Renaming port name 'mabonsoc/Out' to 'mabonsoc/Out_r' to avoid the conflict with HDL keywords or other object names.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'mabonsoc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 18.93 seconds; current allocated memory: 103.908 MB.
INFO: [HLS 200-434] Only 0 loops out of a total 1 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.092 seconds; current allocated memory: 104.108 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'mabonsoc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'mabonsoc/In_r' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mabonsoc/Out_r' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mabonsoc/flag' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on function 'mabonsoc' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'return', 'Out_r' and 'flag' to AXI-Lite port BUS_A.
INFO: [RTGEN 206-100] Finished creating RTL model for 'mabonsoc'.
INFO: [HLS 200-111]  Elapsed time: 0.098 seconds; current allocated memory: 104.314 MB.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:02 ; elapsed = 00:00:20 . Memory (MB): peak = 178.656 ; gain = 87.215
INFO: [VHDL 208-304] Generating VHDL RTL for mabonsoc.
INFO: [VLOG 209-307] Generating Verilog RTL for mabonsoc.
INFO: [HLS 200-112] Total elapsed time: 20.014 seconds; peak allocated memory: 104.314 MB.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg484-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'mabonSOC/mabonsoc.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:01 ; elapsed = 00:00:18 . Memory (MB): peak = 178.512 ; gain = 87.086
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:01 ; elapsed = 00:00:18 . Memory (MB): peak = 178.512 ; gain = 87.086
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:01 ; elapsed = 00:00:18 . Memory (MB): peak = 178.512 ; gain = 87.086
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:01 ; elapsed = 00:00:18 . Memory (MB): peak = 178.512 ; gain = 87.086
INFO: [HLS 200-489] Unrolling loop 'Loop-1' (mabonSOC/mabonsoc.cpp:100) in function 'mabonsoc' completely with a factor of 4.
INFO: [XFORM 203-101] Partitioning array 'UCB' (mabonSOC/mabonsoc.cpp:64) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'T'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'X'  in dimension 1 completely.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock to (mabonSOC/mabonsoc.cpp:82:2) in function 'mabonsoc'... converting 8 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (mabonSOC/mabonsoc.cpp:86:3) to (mabonSOC/mabonsoc.cpp:90:2) in function 'mabonsoc'... converting 13 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (mabonSOC/mabonsoc.cpp:92:5) in function 'mabonsoc'... converting 7 basic blocks.
INFO: [XFORM 203-11] Balancing expressions in function 'mabonsoc' (mabonSOC/mabonsoc.cpp:54)...3 expression(s) balanced.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:01 ; elapsed = 00:00:19 . Memory (MB): peak = 178.512 ; gain = 87.086
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:01 ; elapsed = 00:00:19 . Memory (MB): peak = 178.512 ; gain = 87.086
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'mabonsoc' ...
WARNING: [SYN 201-107] Renaming port name 'mabonsoc/Out' to 'mabonsoc/Out_r' to avoid the conflict with HDL keywords or other object names.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'mabonsoc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 19.032 seconds; current allocated memory: 107.098 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.336 seconds; current allocated memory: 108.535 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'mabonsoc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'mabonsoc/Out_r' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mabonsoc/t' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mabonsoc/reward' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'mabonsoc' to 's_axilite & ap_ctrl_hs'.
WARNING: [RTGEN 206-101] Register 'Index' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'X_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'X_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'X_2' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'X_3' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'X_4' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'T_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'T_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'T_2' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'T_3' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'T_4' is power-on initialization.
INFO: [RTGEN 206-100] Bundling port 'return', 't' and 'reward' to AXI-Lite port BUS_A.
INFO: [SYN 201-210] Renamed object name 'mabonsoc_fadd_32ns_32ns_32_5_full_dsp_1' to 'mabonsoc_fadd_32nbkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'mabonsoc_fmul_32ns_32ns_32_4_max_dsp_1' to 'mabonsoc_fmul_32ncud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'mabonsoc_fdiv_32ns_32ns_32_16_1' to 'mabonsoc_fdiv_32ndEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'mabonsoc_sitofp_32ns_32_6_1' to 'mabonsoc_sitofp_3eOg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'mabonsoc_fptrunc_64ns_32_2_1' to 'mabonsoc_fptrunc_fYi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'mabonsoc_fcmp_32ns_32ns_1_2_1' to 'mabonsoc_fcmp_32ng8j' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'mabonsoc_fsqrt_32ns_32ns_32_12_1' to 'mabonsoc_fsqrt_32hbi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'mabonsoc_sitodp_32ns_64_6_1' to 'mabonsoc_sitodp_3ibs' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'mabonsoc_dlog_64ns_64ns_64_31_full_dsp_1' to 'mabonsoc_dlog_64njbC' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'mabonsoc_mux_53_32_1_1' to 'mabonsoc_mux_53_3kbM' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'mabonsoc_dlog_64njbC': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mabonsoc_fadd_32nbkb': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mabonsoc_fcmp_32ng8j': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mabonsoc_fdiv_32ndEe': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mabonsoc_fmul_32ncud': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mabonsoc_fptrunc_fYi': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mabonsoc_fsqrt_32hbi': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mabonsoc_mux_53_3kbM': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mabonsoc_sitodp_3ibs': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mabonsoc_sitofp_3eOg': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'mabonsoc'.
INFO: [HLS 200-111]  Elapsed time: 0.912 seconds; current allocated memory: 111.027 MB.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:04 ; elapsed = 00:00:23 . Memory (MB): peak = 178.512 ; gain = 87.086
INFO: [VHDL 208-304] Generating VHDL RTL for mabonsoc.
INFO: [VLOG 209-307] Generating Verilog RTL for mabonsoc.
INFO: [HLS 200-112] Total elapsed time: 23.499 seconds; peak allocated memory: 111.027 MB.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg484-1'
WARNING: [IMPL 213-205] Ignored option '-use_netlist' which is only valid for 'pcore'.
INFO: [IMPL 213-8] Exporting RTL as a Vivado IP.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg484-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'mabonSOC/mabonsoc.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:01 ; elapsed = 00:00:21 . Memory (MB): peak = 178.547 ; gain = 92.109
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:01 ; elapsed = 00:00:21 . Memory (MB): peak = 178.547 ; gain = 92.109
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:01 ; elapsed = 00:00:22 . Memory (MB): peak = 178.547 ; gain = 92.109
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:01 ; elapsed = 00:00:22 . Memory (MB): peak = 178.547 ; gain = 92.109
INFO: [HLS 200-489] Unrolling loop 'Loop-1' (mabonSOC/mabonsoc.cpp:100) in function 'mabonsoc' completely with a factor of 3.
INFO: [XFORM 203-101] Partitioning array 'UCB' (mabonSOC/mabonsoc.cpp:64) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'T'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'X'  in dimension 1 completely.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock to (mabonSOC/mabonsoc.cpp:82:2) in function 'mabonsoc'... converting 7 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (mabonSOC/mabonsoc.cpp:86:3) to (mabonSOC/mabonsoc.cpp:90:2) in function 'mabonsoc'... converting 11 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (mabonSOC/mabonsoc.cpp:92:5) in function 'mabonsoc'... converting 6 basic blocks.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:01 ; elapsed = 00:00:22 . Memory (MB): peak = 178.547 ; gain = 92.109
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:02 ; elapsed = 00:00:22 . Memory (MB): peak = 178.547 ; gain = 92.109
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'mabonsoc' ...
WARNING: [SYN 201-107] Renaming port name 'mabonsoc/Out' to 'mabonsoc/Out_r' to avoid the conflict with HDL keywords or other object names.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'mabonsoc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 22.662 seconds; current allocated memory: 106.418 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.269 seconds; current allocated memory: 107.596 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'mabonsoc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'mabonsoc/Out_r' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mabonsoc/t' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mabonsoc/reward' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'mabonsoc' to 's_axilite & ap_ctrl_hs'.
WARNING: [RTGEN 206-101] Register 'Index' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'X_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'X_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'X_2' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'X_3' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'T_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'T_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'T_2' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'T_3' is power-on initialization.
INFO: [RTGEN 206-100] Bundling port 'return', 't' and 'reward' to AXI-Lite port BUS_A.
INFO: [SYN 201-210] Renamed object name 'mabonsoc_fadd_32ns_32ns_32_5_full_dsp_1' to 'mabonsoc_fadd_32nbkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'mabonsoc_fmul_32ns_32ns_32_4_max_dsp_1' to 'mabonsoc_fmul_32ncud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'mabonsoc_fdiv_32ns_32ns_32_16_1' to 'mabonsoc_fdiv_32ndEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'mabonsoc_sitofp_32ns_32_6_1' to 'mabonsoc_sitofp_3eOg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'mabonsoc_fptrunc_64ns_32_2_1' to 'mabonsoc_fptrunc_fYi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'mabonsoc_fcmp_32ns_32ns_1_2_1' to 'mabonsoc_fcmp_32ng8j' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'mabonsoc_fsqrt_32ns_32ns_32_12_1' to 'mabonsoc_fsqrt_32hbi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'mabonsoc_sitodp_32ns_64_6_1' to 'mabonsoc_sitodp_3ibs' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'mabonsoc_dlog_64ns_64ns_64_31_full_dsp_1' to 'mabonsoc_dlog_64njbC' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'mabonsoc_mux_42_32_1_1' to 'mabonsoc_mux_42_3kbM' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'mabonsoc_dlog_64njbC': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mabonsoc_fadd_32nbkb': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mabonsoc_fcmp_32ng8j': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mabonsoc_fdiv_32ndEe': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mabonsoc_fmul_32ncud': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mabonsoc_fptrunc_fYi': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mabonsoc_fsqrt_32hbi': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mabonsoc_mux_42_3kbM': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mabonsoc_sitodp_3ibs': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mabonsoc_sitofp_3eOg': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'mabonsoc'.
INFO: [HLS 200-111]  Elapsed time: 0.731 seconds; current allocated memory: 109.660 MB.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:04 ; elapsed = 00:00:27 . Memory (MB): peak = 178.547 ; gain = 92.109
INFO: [VHDL 208-304] Generating VHDL RTL for mabonsoc.
INFO: [VLOG 209-307] Generating Verilog RTL for mabonsoc.
INFO: [HLS 200-112] Total elapsed time: 26.783 seconds; peak allocated memory: 109.660 MB.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg484-1'
WARNING: [IMPL 213-205] Ignored option '-use_netlist' which is only valid for 'pcore'.
INFO: [IMPL 213-8] Exporting RTL as a Vivado IP.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg484-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg484-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg484-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'mabonSOC/mabonsoc.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:01 ; elapsed = 00:00:18 . Memory (MB): peak = 178.793 ; gain = 87.383
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:01 ; elapsed = 00:00:18 . Memory (MB): peak = 178.793 ; gain = 87.383
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:01 ; elapsed = 00:00:19 . Memory (MB): peak = 178.793 ; gain = 87.383
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:01 ; elapsed = 00:00:19 . Memory (MB): peak = 178.793 ; gain = 87.383
INFO: [HLS 200-489] Unrolling loop 'Loop-1' (mabonSOC/mabonsoc.cpp:100) in function 'mabonsoc' completely with a factor of 7.
INFO: [XFORM 203-101] Partitioning array 'UCB' (mabonSOC/mabonsoc.cpp:64) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'T'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'X'  in dimension 1 completely.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock to (mabonSOC/mabonsoc.cpp:82:2) in function 'mabonsoc'... converting 11 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (mabonSOC/mabonsoc.cpp:86:3) to (mabonSOC/mabonsoc.cpp:90:2) in function 'mabonsoc'... converting 19 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (mabonSOC/mabonsoc.cpp:92:5) in function 'mabonsoc'... converting 10 basic blocks.
INFO: [XFORM 203-11] Balancing expressions in function 'mabonsoc' (mabonSOC/mabonsoc.cpp:54)...11 expression(s) balanced.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:02 ; elapsed = 00:00:19 . Memory (MB): peak = 178.793 ; gain = 87.383
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:02 ; elapsed = 00:00:20 . Memory (MB): peak = 178.793 ; gain = 87.383
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'mabonsoc' ...
WARNING: [SYN 201-107] Renaming port name 'mabonsoc/Out' to 'mabonsoc/Out_r' to avoid the conflict with HDL keywords or other object names.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'mabonsoc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 20.072 seconds; current allocated memory: 109.209 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.529 seconds; current allocated memory: 111.560 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'mabonsoc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'mabonsoc/Out_r' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mabonsoc/t' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mabonsoc/reward' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'mabonsoc' to 's_axilite & ap_ctrl_hs'.
WARNING: [RTGEN 206-101] Register 'Index' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'X_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'X_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'X_2' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'X_3' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'X_4' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'X_5' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'X_6' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'X_7' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'T_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'T_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'T_2' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'T_3' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'T_4' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'T_5' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'T_6' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'T_7' is power-on initialization.
INFO: [RTGEN 206-100] Bundling port 'return', 't' and 'reward' to AXI-Lite port BUS_A.
INFO: [SYN 201-210] Renamed object name 'mabonsoc_fadd_32ns_32ns_32_5_full_dsp_1' to 'mabonsoc_fadd_32nbkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'mabonsoc_fmul_32ns_32ns_32_4_max_dsp_1' to 'mabonsoc_fmul_32ncud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'mabonsoc_fdiv_32ns_32ns_32_16_1' to 'mabonsoc_fdiv_32ndEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'mabonsoc_sitofp_32ns_32_6_1' to 'mabonsoc_sitofp_3eOg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'mabonsoc_fptrunc_64ns_32_2_1' to 'mabonsoc_fptrunc_fYi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'mabonsoc_fcmp_32ns_32ns_1_2_1' to 'mabonsoc_fcmp_32ng8j' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'mabonsoc_fsqrt_32ns_32ns_32_12_1' to 'mabonsoc_fsqrt_32hbi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'mabonsoc_sitodp_32ns_64_6_1' to 'mabonsoc_sitodp_3ibs' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'mabonsoc_dlog_64ns_64ns_64_31_full_dsp_1' to 'mabonsoc_dlog_64njbC' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'mabonsoc_mux_83_32_1_1' to 'mabonsoc_mux_83_3kbM' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'mabonsoc_dlog_64njbC': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mabonsoc_fadd_32nbkb': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mabonsoc_fcmp_32ng8j': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mabonsoc_fdiv_32ndEe': 3 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mabonsoc_fmul_32ncud': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mabonsoc_fptrunc_fYi': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mabonsoc_fsqrt_32hbi': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mabonsoc_mux_83_3kbM': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mabonsoc_sitodp_3ibs': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mabonsoc_sitofp_3eOg': 3 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'mabonsoc'.
INFO: [HLS 200-111]  Elapsed time: 1.297 seconds; current allocated memory: 115.432 MB.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:06 ; elapsed = 00:00:26 . Memory (MB): peak = 186.328 ; gain = 94.918
INFO: [VHDL 208-304] Generating VHDL RTL for mabonsoc.
INFO: [VLOG 209-307] Generating Verilog RTL for mabonsoc.
INFO: [HLS 200-112] Total elapsed time: 26.228 seconds; peak allocated memory: 115.432 MB.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg484-1'
WARNING: [IMPL 213-205] Ignored option '-use_netlist' which is only valid for 'pcore'.
INFO: [IMPL 213-8] Exporting RTL as a Vivado IP.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg484-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'mabonSOC/mabonsoc.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:01 ; elapsed = 00:00:18 . Memory (MB): peak = 178.727 ; gain = 87.324
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:01 ; elapsed = 00:00:18 . Memory (MB): peak = 178.727 ; gain = 87.324
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:01 ; elapsed = 00:00:19 . Memory (MB): peak = 178.727 ; gain = 87.324
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:01 ; elapsed = 00:00:19 . Memory (MB): peak = 178.727 ; gain = 87.324
INFO: [HLS 200-489] Unrolling loop 'Loop-1' (mabonSOC/mabonsoc.cpp:100) in function 'mabonsoc' completely with a factor of 15.
INFO: [XFORM 203-101] Partitioning array 'UCB' (mabonSOC/mabonsoc.cpp:64) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'T'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'X'  in dimension 1 completely.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:02 ; elapsed = 00:00:19 . Memory (MB): peak = 178.727 ; gain = 87.324
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:02 ; elapsed = 00:00:20 . Memory (MB): peak = 178.727 ; gain = 87.324
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'mabonsoc' ...
WARNING: [SYN 201-107] Renaming port name 'mabonsoc/Out' to 'mabonsoc/Out_r' to avoid the conflict with HDL keywords or other object names.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'mabonsoc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 21.539 seconds; current allocated memory: 116.715 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 1.025 seconds; current allocated memory: 123.342 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'mabonsoc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'mabonsoc/Out_r' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mabonsoc/t' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mabonsoc/reward' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'mabonsoc' to 's_axilite & ap_ctrl_hs'.
WARNING: [RTGEN 206-101] Register 'Index' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'X_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'X_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'X_2' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'X_3' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'X_4' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'X_5' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'X_6' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'X_7' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'X_8' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'X_9' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'X_10' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'X_11' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'X_12' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'X_13' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'X_14' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'X_15' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'T_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'T_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'T_2' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'T_3' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'T_4' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'T_5' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'T_6' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'T_7' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'T_8' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'T_9' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'T_10' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'T_11' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'T_12' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'T_13' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'T_14' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'T_15' is power-on initialization.
INFO: [RTGEN 206-100] Bundling port 'return', 't' and 'reward' to AXI-Lite port BUS_A.
INFO: [SYN 201-210] Renamed object name 'mabonsoc_fadd_32ns_32ns_32_5_full_dsp_1' to 'mabonsoc_fadd_32nbkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'mabonsoc_fmul_32ns_32ns_32_4_max_dsp_1' to 'mabonsoc_fmul_32ncud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'mabonsoc_fdiv_32ns_32ns_32_16_1' to 'mabonsoc_fdiv_32ndEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'mabonsoc_sitofp_32ns_32_6_1' to 'mabonsoc_sitofp_3eOg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'mabonsoc_fptrunc_64ns_32_2_1' to 'mabonsoc_fptrunc_fYi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'mabonsoc_fcmp_32ns_32ns_1_2_1' to 'mabonsoc_fcmp_32ng8j' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'mabonsoc_fsqrt_32ns_32ns_32_12_1' to 'mabonsoc_fsqrt_32hbi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'mabonsoc_sitodp_32ns_64_6_1' to 'mabonsoc_sitodp_3ibs' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'mabonsoc_dlog_64ns_64ns_64_31_full_dsp_1' to 'mabonsoc_dlog_64njbC' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'mabonsoc_mux_164_32_1_1' to 'mabonsoc_mux_164_kbM' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'mabonsoc_mux_164_1_1_1' to 'mabonsoc_mux_164_lbW' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'mabonsoc_dlog_64njbC': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mabonsoc_fadd_32nbkb': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mabonsoc_fcmp_32ng8j': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mabonsoc_fdiv_32ndEe': 3 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mabonsoc_fmul_32ncud': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mabonsoc_fptrunc_fYi': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mabonsoc_fsqrt_32hbi': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mabonsoc_mux_164_kbM': 18 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mabonsoc_mux_164_lbW': 16 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mabonsoc_sitodp_3ibs': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mabonsoc_sitofp_3eOg': 3 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'mabonsoc'.
INFO: [HLS 200-111]  Elapsed time: 2.407 seconds; current allocated memory: 131.758 MB.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:09 ; elapsed = 00:00:31 . Memory (MB): peak = 216.379 ; gain = 124.977
INFO: [VHDL 208-304] Generating VHDL RTL for mabonsoc.
INFO: [VLOG 209-307] Generating Verilog RTL for mabonsoc.
INFO: [HLS 200-112] Total elapsed time: 31.303 seconds; peak allocated memory: 131.758 MB.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg484-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'mabonSOC/mabonsoc.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:01 ; elapsed = 00:00:18 . Memory (MB): peak = 178.969 ; gain = 87.551
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:01 ; elapsed = 00:00:18 . Memory (MB): peak = 178.969 ; gain = 87.551
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:01 ; elapsed = 00:00:18 . Memory (MB): peak = 178.969 ; gain = 87.551
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:01 ; elapsed = 00:00:18 . Memory (MB): peak = 178.969 ; gain = 87.551
INFO: [HLS 200-489] Unrolling loop 'Loop-1' (mabonSOC/mabonsoc.cpp:100) in function 'mabonsoc' completely with a factor of 7.
INFO: [XFORM 203-101] Partitioning array 'UCB' (mabonSOC/mabonsoc.cpp:64) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'T'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'X'  in dimension 1 completely.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock to (mabonSOC/mabonsoc.cpp:82:2) in function 'mabonsoc'... converting 11 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (mabonSOC/mabonsoc.cpp:86:3) to (mabonSOC/mabonsoc.cpp:90:2) in function 'mabonsoc'... converting 19 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (mabonSOC/mabonsoc.cpp:92:5) in function 'mabonsoc'... converting 10 basic blocks.
INFO: [XFORM 203-11] Balancing expressions in function 'mabonsoc' (mabonSOC/mabonsoc.cpp:54)...11 expression(s) balanced.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:01 ; elapsed = 00:00:19 . Memory (MB): peak = 178.969 ; gain = 87.551
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:02 ; elapsed = 00:00:19 . Memory (MB): peak = 178.969 ; gain = 87.551
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'mabonsoc' ...
WARNING: [SYN 201-107] Renaming port name 'mabonsoc/Out' to 'mabonsoc/Out_r' to avoid the conflict with HDL keywords or other object names.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'mabonsoc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 19.418 seconds; current allocated memory: 109.194 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.529 seconds; current allocated memory: 111.544 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'mabonsoc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'mabonsoc/Out_r' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mabonsoc/t' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mabonsoc/reward' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'mabonsoc' to 's_axilite & ap_ctrl_hs'.
WARNING: [RTGEN 206-101] Register 'Index' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'X_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'X_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'X_2' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'X_3' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'X_4' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'X_5' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'X_6' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'X_7' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'T_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'T_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'T_2' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'T_3' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'T_4' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'T_5' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'T_6' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'T_7' is power-on initialization.
INFO: [RTGEN 206-100] Bundling port 'return', 't' and 'reward' to AXI-Lite port BUS_A.
INFO: [SYN 201-210] Renamed object name 'mabonsoc_fadd_32ns_32ns_32_5_full_dsp_1' to 'mabonsoc_fadd_32nbkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'mabonsoc_fmul_32ns_32ns_32_4_max_dsp_1' to 'mabonsoc_fmul_32ncud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'mabonsoc_fdiv_32ns_32ns_32_16_1' to 'mabonsoc_fdiv_32ndEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'mabonsoc_sitofp_32ns_32_6_1' to 'mabonsoc_sitofp_3eOg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'mabonsoc_fptrunc_64ns_32_2_1' to 'mabonsoc_fptrunc_fYi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'mabonsoc_fcmp_32ns_32ns_1_2_1' to 'mabonsoc_fcmp_32ng8j' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'mabonsoc_fsqrt_32ns_32ns_32_12_1' to 'mabonsoc_fsqrt_32hbi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'mabonsoc_sitodp_32ns_64_6_1' to 'mabonsoc_sitodp_3ibs' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'mabonsoc_dlog_64ns_64ns_64_31_full_dsp_1' to 'mabonsoc_dlog_64njbC' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'mabonsoc_mux_83_32_1_1' to 'mabonsoc_mux_83_3kbM' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'mabonsoc_dlog_64njbC': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mabonsoc_fadd_32nbkb': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mabonsoc_fcmp_32ng8j': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mabonsoc_fdiv_32ndEe': 3 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mabonsoc_fmul_32ncud': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mabonsoc_fptrunc_fYi': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mabonsoc_fsqrt_32hbi': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mabonsoc_mux_83_3kbM': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mabonsoc_sitodp_3ibs': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mabonsoc_sitofp_3eOg': 3 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'mabonsoc'.
INFO: [HLS 200-111]  Elapsed time: 1.367 seconds; current allocated memory: 115.416 MB.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:05 ; elapsed = 00:00:25 . Memory (MB): peak = 186.738 ; gain = 95.320
INFO: [VHDL 208-304] Generating VHDL RTL for mabonsoc.
INFO: [VLOG 209-307] Generating Verilog RTL for mabonsoc.
INFO: [HLS 200-112] Total elapsed time: 25.302 seconds; peak allocated memory: 115.416 MB.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg484-1'
WARNING: [IMPL 213-205] Ignored option '-use_netlist' which is only valid for 'pcore'.
INFO: [IMPL 213-8] Exporting RTL as a Vivado IP.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg484-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'mabonSOC/mabonsoc.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:01 ; elapsed = 00:00:18 . Memory (MB): peak = 178.883 ; gain = 88.020
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:01 ; elapsed = 00:00:18 . Memory (MB): peak = 178.883 ; gain = 88.020
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:01 ; elapsed = 00:00:18 . Memory (MB): peak = 178.883 ; gain = 88.020
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:01 ; elapsed = 00:00:18 . Memory (MB): peak = 178.883 ; gain = 88.020
INFO: [HLS 200-489] Unrolling loop 'Loop-1' (mabonSOC/mabonsoc.cpp:100) in function 'mabonsoc' completely with a factor of 15.
INFO: [XFORM 203-101] Partitioning array 'UCB' (mabonSOC/mabonsoc.cpp:64) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'T'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'X'  in dimension 1 completely.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:01 ; elapsed = 00:00:19 . Memory (MB): peak = 178.883 ; gain = 88.020
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:02 ; elapsed = 00:00:20 . Memory (MB): peak = 178.883 ; gain = 88.020
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'mabonsoc' ...
WARNING: [SYN 201-107] Renaming port name 'mabonsoc/Out' to 'mabonsoc/Out_r' to avoid the conflict with HDL keywords or other object names.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'mabonsoc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 21.31 seconds; current allocated memory: 116.715 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 1.036 seconds; current allocated memory: 123.342 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'mabonsoc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'mabonsoc/Out_r' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mabonsoc/t' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mabonsoc/reward' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'mabonsoc' to 's_axilite & ap_ctrl_hs'.
WARNING: [RTGEN 206-101] Register 'Index' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'X_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'X_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'X_2' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'X_3' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'X_4' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'X_5' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'X_6' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'X_7' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'X_8' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'X_9' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'X_10' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'X_11' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'X_12' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'X_13' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'X_14' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'X_15' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'T_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'T_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'T_2' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'T_3' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'T_4' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'T_5' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'T_6' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'T_7' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'T_8' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'T_9' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'T_10' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'T_11' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'T_12' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'T_13' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'T_14' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'T_15' is power-on initialization.
INFO: [RTGEN 206-100] Bundling port 'return', 't' and 'reward' to AXI-Lite port BUS_A.
INFO: [SYN 201-210] Renamed object name 'mabonsoc_fadd_32ns_32ns_32_5_full_dsp_1' to 'mabonsoc_fadd_32nbkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'mabonsoc_fmul_32ns_32ns_32_4_max_dsp_1' to 'mabonsoc_fmul_32ncud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'mabonsoc_fdiv_32ns_32ns_32_16_1' to 'mabonsoc_fdiv_32ndEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'mabonsoc_sitofp_32ns_32_6_1' to 'mabonsoc_sitofp_3eOg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'mabonsoc_fptrunc_64ns_32_2_1' to 'mabonsoc_fptrunc_fYi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'mabonsoc_fcmp_32ns_32ns_1_2_1' to 'mabonsoc_fcmp_32ng8j' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'mabonsoc_fsqrt_32ns_32ns_32_12_1' to 'mabonsoc_fsqrt_32hbi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'mabonsoc_sitodp_32ns_64_6_1' to 'mabonsoc_sitodp_3ibs' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'mabonsoc_dlog_64ns_64ns_64_31_full_dsp_1' to 'mabonsoc_dlog_64njbC' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'mabonsoc_mux_164_32_1_1' to 'mabonsoc_mux_164_kbM' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'mabonsoc_mux_164_1_1_1' to 'mabonsoc_mux_164_lbW' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'mabonsoc_dlog_64njbC': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mabonsoc_fadd_32nbkb': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mabonsoc_fcmp_32ng8j': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mabonsoc_fdiv_32ndEe': 3 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mabonsoc_fmul_32ncud': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mabonsoc_fptrunc_fYi': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mabonsoc_fsqrt_32hbi': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mabonsoc_mux_164_kbM': 18 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mabonsoc_mux_164_lbW': 16 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mabonsoc_sitodp_3ibs': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mabonsoc_sitofp_3eOg': 3 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'mabonsoc'.
INFO: [HLS 200-111]  Elapsed time: 2.314 seconds; current allocated memory: 131.758 MB.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:10 ; elapsed = 00:00:31 . Memory (MB): peak = 216.152 ; gain = 125.289
INFO: [VHDL 208-304] Generating VHDL RTL for mabonsoc.
INFO: [VLOG 209-307] Generating Verilog RTL for mabonsoc.
INFO: [HLS 200-112] Total elapsed time: 30.97 seconds; peak allocated memory: 131.758 MB.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg484-1'
WARNING: [IMPL 213-205] Ignored option '-use_netlist' which is only valid for 'pcore'.
INFO: [IMPL 213-8] Exporting RTL as a Vivado IP.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg484-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'mabonSOC/mabonsoc.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:01 ; elapsed = 00:00:31 . Memory (MB): peak = 179.742 ; gain = 89.570
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:01 ; elapsed = 00:00:31 . Memory (MB): peak = 179.742 ; gain = 89.570
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:01 ; elapsed = 00:00:32 . Memory (MB): peak = 179.742 ; gain = 89.570
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:01 ; elapsed = 00:00:32 . Memory (MB): peak = 179.742 ; gain = 89.570
INFO: [HLS 200-489] Unrolling loop 'Loop-1' (mabonSOC/mabonsoc.cpp:100) in function 'mabonsoc' completely with a factor of 7.
INFO: [XFORM 203-101] Partitioning array 'UCB' (mabonSOC/mabonsoc.cpp:64) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'T'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'X'  in dimension 1 completely.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock to (mabonSOC/mabonsoc.cpp:82:2) in function 'mabonsoc'... converting 11 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (mabonSOC/mabonsoc.cpp:86:3) to (mabonSOC/mabonsoc.cpp:90:2) in function 'mabonsoc'... converting 19 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (mabonSOC/mabonsoc.cpp:92:5) in function 'mabonsoc'... converting 10 basic blocks.
INFO: [XFORM 203-11] Balancing expressions in function 'mabonsoc' (mabonSOC/mabonsoc.cpp:54)...11 expression(s) balanced.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:02 ; elapsed = 00:00:32 . Memory (MB): peak = 179.742 ; gain = 89.570
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:02 ; elapsed = 00:00:33 . Memory (MB): peak = 179.742 ; gain = 89.570
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'mabonsoc' ...
WARNING: [SYN 201-107] Renaming port name 'mabonsoc/Out' to 'mabonsoc/Out_r' to avoid the conflict with HDL keywords or other object names.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'mabonsoc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 33.055 seconds; current allocated memory: 109.194 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.54 seconds; current allocated memory: 111.544 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'mabonsoc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'mabonsoc/Out_r' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mabonsoc/t' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mabonsoc/reward' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'mabonsoc' to 's_axilite & ap_ctrl_hs'.
WARNING: [RTGEN 206-101] Register 'Index' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'X_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'X_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'X_2' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'X_3' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'X_4' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'X_5' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'X_6' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'X_7' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'T_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'T_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'T_2' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'T_3' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'T_4' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'T_5' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'T_6' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'T_7' is power-on initialization.
INFO: [RTGEN 206-100] Bundling port 'return', 't' and 'reward' to AXI-Lite port BUS_A.
INFO: [SYN 201-210] Renamed object name 'mabonsoc_fadd_32ns_32ns_32_5_full_dsp_1' to 'mabonsoc_fadd_32nbkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'mabonsoc_fmul_32ns_32ns_32_4_max_dsp_1' to 'mabonsoc_fmul_32ncud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'mabonsoc_fdiv_32ns_32ns_32_16_1' to 'mabonsoc_fdiv_32ndEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'mabonsoc_sitofp_32ns_32_6_1' to 'mabonsoc_sitofp_3eOg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'mabonsoc_fptrunc_64ns_32_2_1' to 'mabonsoc_fptrunc_fYi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'mabonsoc_fcmp_32ns_32ns_1_2_1' to 'mabonsoc_fcmp_32ng8j' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'mabonsoc_fsqrt_32ns_32ns_32_12_1' to 'mabonsoc_fsqrt_32hbi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'mabonsoc_sitodp_32ns_64_6_1' to 'mabonsoc_sitodp_3ibs' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'mabonsoc_dlog_64ns_64ns_64_31_full_dsp_1' to 'mabonsoc_dlog_64njbC' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'mabonsoc_mux_83_32_1_1' to 'mabonsoc_mux_83_3kbM' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'mabonsoc_dlog_64njbC': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mabonsoc_fadd_32nbkb': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mabonsoc_fcmp_32ng8j': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mabonsoc_fdiv_32ndEe': 3 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mabonsoc_fmul_32ncud': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mabonsoc_fptrunc_fYi': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mabonsoc_fsqrt_32hbi': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mabonsoc_mux_83_3kbM': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mabonsoc_sitodp_3ibs': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mabonsoc_sitofp_3eOg': 3 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'mabonsoc'.
INFO: [HLS 200-111]  Elapsed time: 1.377 seconds; current allocated memory: 115.416 MB.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:06 ; elapsed = 00:00:40 . Memory (MB): peak = 185.809 ; gain = 95.637
INFO: [VHDL 208-304] Generating VHDL RTL for mabonsoc.
INFO: [VLOG 209-307] Generating Verilog RTL for mabonsoc.
INFO: [HLS 200-112] Total elapsed time: 39.895 seconds; peak allocated memory: 115.416 MB.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg484-1'
WARNING: [IMPL 213-205] Ignored option '-use_netlist' which is only valid for 'pcore'.
INFO: [IMPL 213-8] Exporting RTL as a Vivado IP.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg484-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'mabonSOC/mabonsoc.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:01 ; elapsed = 00:00:18 . Memory (MB): peak = 179.473 ; gain = 89.281
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:01 ; elapsed = 00:00:18 . Memory (MB): peak = 179.473 ; gain = 89.281
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:01 ; elapsed = 00:00:19 . Memory (MB): peak = 179.473 ; gain = 89.281
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:01 ; elapsed = 00:00:19 . Memory (MB): peak = 179.473 ; gain = 89.281
INFO: [HLS 200-489] Unrolling loop 'Loop-1' (mabonSOC/mabonsoc.cpp:100) in function 'mabonsoc' completely with a factor of 4.
INFO: [XFORM 203-101] Partitioning array 'UCB' (mabonSOC/mabonsoc.cpp:64) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'T'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'X'  in dimension 1 completely.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock to (mabonSOC/mabonsoc.cpp:82:2) in function 'mabonsoc'... converting 8 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (mabonSOC/mabonsoc.cpp:86:3) to (mabonSOC/mabonsoc.cpp:90:2) in function 'mabonsoc'... converting 13 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (mabonSOC/mabonsoc.cpp:92:5) in function 'mabonsoc'... converting 7 basic blocks.
INFO: [XFORM 203-11] Balancing expressions in function 'mabonsoc' (mabonSOC/mabonsoc.cpp:54)...3 expression(s) balanced.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:01 ; elapsed = 00:00:19 . Memory (MB): peak = 179.473 ; gain = 89.281
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:02 ; elapsed = 00:00:19 . Memory (MB): peak = 179.473 ; gain = 89.281
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'mabonsoc' ...
WARNING: [SYN 201-107] Renaming port name 'mabonsoc/Out' to 'mabonsoc/Out_r' to avoid the conflict with HDL keywords or other object names.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'mabonsoc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 19.344 seconds; current allocated memory: 107.098 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.323 seconds; current allocated memory: 108.535 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'mabonsoc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'mabonsoc/Out_r' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mabonsoc/t' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mabonsoc/reward' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'mabonsoc' to 's_axilite & ap_ctrl_hs'.
WARNING: [RTGEN 206-101] Register 'Index' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'X_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'X_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'X_2' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'X_3' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'X_4' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'T_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'T_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'T_2' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'T_3' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'T_4' is power-on initialization.
INFO: [RTGEN 206-100] Bundling port 'return', 't' and 'reward' to AXI-Lite port BUS_A.
INFO: [SYN 201-210] Renamed object name 'mabonsoc_fadd_32ns_32ns_32_5_full_dsp_1' to 'mabonsoc_fadd_32nbkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'mabonsoc_fmul_32ns_32ns_32_4_max_dsp_1' to 'mabonsoc_fmul_32ncud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'mabonsoc_fdiv_32ns_32ns_32_16_1' to 'mabonsoc_fdiv_32ndEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'mabonsoc_sitofp_32ns_32_6_1' to 'mabonsoc_sitofp_3eOg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'mabonsoc_fptrunc_64ns_32_2_1' to 'mabonsoc_fptrunc_fYi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'mabonsoc_fcmp_32ns_32ns_1_2_1' to 'mabonsoc_fcmp_32ng8j' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'mabonsoc_fsqrt_32ns_32ns_32_12_1' to 'mabonsoc_fsqrt_32hbi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'mabonsoc_sitodp_32ns_64_6_1' to 'mabonsoc_sitodp_3ibs' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'mabonsoc_dlog_64ns_64ns_64_31_full_dsp_1' to 'mabonsoc_dlog_64njbC' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'mabonsoc_mux_53_32_1_1' to 'mabonsoc_mux_53_3kbM' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'mabonsoc_dlog_64njbC': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mabonsoc_fadd_32nbkb': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mabonsoc_fcmp_32ng8j': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mabonsoc_fdiv_32ndEe': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mabonsoc_fmul_32ncud': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mabonsoc_fptrunc_fYi': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mabonsoc_fsqrt_32hbi': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mabonsoc_mux_53_3kbM': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mabonsoc_sitodp_3ibs': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mabonsoc_sitofp_3eOg': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'mabonsoc'.
INFO: [HLS 200-111]  Elapsed time: 0.939 seconds; current allocated memory: 111.027 MB.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:04 ; elapsed = 00:00:24 . Memory (MB): peak = 179.473 ; gain = 89.281
INFO: [VHDL 208-304] Generating VHDL RTL for mabonsoc.
INFO: [VLOG 209-307] Generating Verilog RTL for mabonsoc.
INFO: [HLS 200-112] Total elapsed time: 23.969 seconds; peak allocated memory: 111.027 MB.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg484-1'
WARNING: [IMPL 213-205] Ignored option '-use_netlist' which is only valid for 'pcore'.
INFO: [IMPL 213-8] Exporting RTL as a Vivado IP.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg484-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'mabonSOC/mabonsoc.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:01 ; elapsed = 00:00:18 . Memory (MB): peak = 178.875 ; gain = 87.430
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:01 ; elapsed = 00:00:18 . Memory (MB): peak = 178.875 ; gain = 87.430
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:01 ; elapsed = 00:00:19 . Memory (MB): peak = 178.875 ; gain = 87.430
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:01 ; elapsed = 00:00:19 . Memory (MB): peak = 178.875 ; gain = 87.430
INFO: [HLS 200-489] Unrolling loop 'Loop-1' (mabonSOC/mabonsoc.cpp:100) in function 'mabonsoc' completely with a factor of 3.
INFO: [XFORM 203-101] Partitioning array 'UCB' (mabonSOC/mabonsoc.cpp:64) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'T'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'X'  in dimension 1 completely.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock to (mabonSOC/mabonsoc.cpp:82:2) in function 'mabonsoc'... converting 7 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (mabonSOC/mabonsoc.cpp:86:3) to (mabonSOC/mabonsoc.cpp:90:2) in function 'mabonsoc'... converting 11 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (mabonSOC/mabonsoc.cpp:92:5) in function 'mabonsoc'... converting 6 basic blocks.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:01 ; elapsed = 00:00:19 . Memory (MB): peak = 178.875 ; gain = 87.430
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:02 ; elapsed = 00:00:19 . Memory (MB): peak = 178.875 ; gain = 87.430
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'mabonsoc' ...
WARNING: [SYN 201-107] Renaming port name 'mabonsoc/Out' to 'mabonsoc/Out_r' to avoid the conflict with HDL keywords or other object names.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'mabonsoc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 19.125 seconds; current allocated memory: 106.418 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.273 seconds; current allocated memory: 107.596 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'mabonsoc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'mabonsoc/Out_r' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mabonsoc/t' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mabonsoc/reward' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'mabonsoc' to 's_axilite & ap_ctrl_hs'.
WARNING: [RTGEN 206-101] Register 'Index' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'X_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'X_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'X_2' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'X_3' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'T_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'T_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'T_2' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'T_3' is power-on initialization.
INFO: [RTGEN 206-100] Bundling port 'return', 't' and 'reward' to AXI-Lite port BUS_A.
INFO: [SYN 201-210] Renamed object name 'mabonsoc_fadd_32ns_32ns_32_5_full_dsp_1' to 'mabonsoc_fadd_32nbkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'mabonsoc_fmul_32ns_32ns_32_4_max_dsp_1' to 'mabonsoc_fmul_32ncud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'mabonsoc_fdiv_32ns_32ns_32_16_1' to 'mabonsoc_fdiv_32ndEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'mabonsoc_sitofp_32ns_32_6_1' to 'mabonsoc_sitofp_3eOg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'mabonsoc_fptrunc_64ns_32_2_1' to 'mabonsoc_fptrunc_fYi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'mabonsoc_fcmp_32ns_32ns_1_2_1' to 'mabonsoc_fcmp_32ng8j' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'mabonsoc_fsqrt_32ns_32ns_32_12_1' to 'mabonsoc_fsqrt_32hbi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'mabonsoc_sitodp_32ns_64_6_1' to 'mabonsoc_sitodp_3ibs' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'mabonsoc_dlog_64ns_64ns_64_31_full_dsp_1' to 'mabonsoc_dlog_64njbC' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'mabonsoc_mux_42_32_1_1' to 'mabonsoc_mux_42_3kbM' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'mabonsoc_dlog_64njbC': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mabonsoc_fadd_32nbkb': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mabonsoc_fcmp_32ng8j': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mabonsoc_fdiv_32ndEe': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mabonsoc_fmul_32ncud': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mabonsoc_fptrunc_fYi': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mabonsoc_fsqrt_32hbi': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mabonsoc_mux_42_3kbM': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mabonsoc_sitodp_3ibs': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mabonsoc_sitofp_3eOg': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'mabonsoc'.
INFO: [HLS 200-111]  Elapsed time: 0.685 seconds; current allocated memory: 109.660 MB.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:04 ; elapsed = 00:00:23 . Memory (MB): peak = 178.875 ; gain = 87.430
INFO: [VHDL 208-304] Generating VHDL RTL for mabonsoc.
INFO: [VLOG 209-307] Generating Verilog RTL for mabonsoc.
INFO: [HLS 200-112] Total elapsed time: 23.156 seconds; peak allocated memory: 109.660 MB.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg484-1'
WARNING: [IMPL 213-205] Ignored option '-use_netlist' which is only valid for 'pcore'.
INFO: [IMPL 213-8] Exporting RTL as a Vivado IP.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg484-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'mabonSOC/mabonsoc.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:01 ; elapsed = 00:00:29 . Memory (MB): peak = 178.879 ; gain = 87.949
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:01 ; elapsed = 00:00:29 . Memory (MB): peak = 178.879 ; gain = 87.949
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:01 ; elapsed = 00:00:30 . Memory (MB): peak = 178.879 ; gain = 87.949
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:01 ; elapsed = 00:00:30 . Memory (MB): peak = 178.879 ; gain = 87.949
INFO: [HLS 200-489] Unrolling loop 'Loop-1' (mabonSOC/mabonsoc.cpp:98) in function 'mabonsoc' completely with a factor of 3.
INFO: [XFORM 203-101] Partitioning array 'UCB' (mabonSOC/mabonsoc.cpp:63) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'T'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'X'  in dimension 1 completely.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock to (mabonSOC/mabonsoc.cpp:81:2) in function 'mabonsoc'... converting 7 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (mabonSOC/mabonsoc.cpp:85:3) to (mabonSOC/mabonsoc.cpp:86:3) in function 'mabonsoc'... converting 6 basic blocks.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:01 ; elapsed = 00:00:30 . Memory (MB): peak = 178.879 ; gain = 87.949
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:01 ; elapsed = 00:00:30 . Memory (MB): peak = 178.879 ; gain = 87.949
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'mabonsoc' ...
WARNING: [SYN 201-107] Renaming port name 'mabonsoc/Out' to 'mabonsoc/Out_r' to avoid the conflict with HDL keywords or other object names.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'mabonsoc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 30.479 seconds; current allocated memory: 106.413 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.289 seconds; current allocated memory: 107.717 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'mabonsoc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'mabonsoc/Out_r' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mabonsoc/reward' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'mabonsoc' to 's_axilite & ap_ctrl_hs'.
WARNING: [RTGEN 206-101] Register 't' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'Index' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'X_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'X_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'X_2' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'X_3' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'T_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'T_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'T_2' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'T_3' is power-on initialization.
INFO: [RTGEN 206-100] Bundling port 'return' and 'reward' to AXI-Lite port BUS_A.
INFO: [SYN 201-210] Renamed object name 'mabonsoc_fadd_32ns_32ns_32_5_full_dsp_1' to 'mabonsoc_fadd_32nbkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'mabonsoc_fmul_32ns_32ns_32_4_max_dsp_1' to 'mabonsoc_fmul_32ncud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'mabonsoc_fdiv_32ns_32ns_32_16_1' to 'mabonsoc_fdiv_32ndEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'mabonsoc_sitofp_32ns_32_6_1' to 'mabonsoc_sitofp_3eOg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'mabonsoc_fptrunc_64ns_32_2_1' to 'mabonsoc_fptrunc_fYi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'mabonsoc_fcmp_32ns_32ns_1_2_1' to 'mabonsoc_fcmp_32ng8j' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'mabonsoc_fsqrt_32ns_32ns_32_12_1' to 'mabonsoc_fsqrt_32hbi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'mabonsoc_sitodp_32ns_64_6_1' to 'mabonsoc_sitodp_3ibs' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'mabonsoc_dlog_64ns_64ns_64_31_full_dsp_1' to 'mabonsoc_dlog_64njbC' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'mabonsoc_mux_42_32_1_1' to 'mabonsoc_mux_42_3kbM' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'mabonsoc_dlog_64njbC': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mabonsoc_fadd_32nbkb': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mabonsoc_fcmp_32ng8j': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mabonsoc_fdiv_32ndEe': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mabonsoc_fmul_32ncud': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mabonsoc_fptrunc_fYi': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mabonsoc_fsqrt_32hbi': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mabonsoc_mux_42_3kbM': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mabonsoc_sitodp_3ibs': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mabonsoc_sitofp_3eOg': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'mabonsoc'.
INFO: [HLS 200-111]  Elapsed time: 0.86 seconds; current allocated memory: 109.707 MB.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:04 ; elapsed = 00:00:35 . Memory (MB): peak = 178.879 ; gain = 87.949
INFO: [VHDL 208-304] Generating VHDL RTL for mabonsoc.
INFO: [VLOG 209-307] Generating Verilog RTL for mabonsoc.
INFO: [HLS 200-112] Total elapsed time: 35.104 seconds; peak allocated memory: 109.707 MB.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg484-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'mabonSOC/mabonsoc.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:01 ; elapsed = 00:00:18 . Memory (MB): peak = 178.402 ; gain = 86.984
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:01 ; elapsed = 00:00:18 . Memory (MB): peak = 178.402 ; gain = 86.984
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:01 ; elapsed = 00:00:19 . Memory (MB): peak = 178.402 ; gain = 86.984
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:01 ; elapsed = 00:00:19 . Memory (MB): peak = 178.402 ; gain = 86.984
INFO: [HLS 200-489] Unrolling loop 'Loop-1' (mabonSOC/mabonsoc.cpp:98) in function 'mabonsoc' completely with a factor of 15.
INFO: [XFORM 203-101] Partitioning array 'UCB' (mabonSOC/mabonsoc.cpp:63) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'T'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'X'  in dimension 1 completely.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:02 ; elapsed = 00:00:19 . Memory (MB): peak = 178.402 ; gain = 86.984
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:02 ; elapsed = 00:00:20 . Memory (MB): peak = 178.402 ; gain = 86.984
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'mabonsoc' ...
WARNING: [SYN 201-107] Renaming port name 'mabonsoc/Out' to 'mabonsoc/Out_r' to avoid the conflict with HDL keywords or other object names.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'mabonsoc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 23.587 seconds; current allocated memory: 118.573 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 1.113 seconds; current allocated memory: 126.849 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'mabonsoc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'mabonsoc/Out_r' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mabonsoc/reward' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'mabonsoc' to 's_axilite & ap_ctrl_hs'.
WARNING: [RTGEN 206-101] Register 't' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'Index' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'X_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'X_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'X_2' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'X_3' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'X_4' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'X_5' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'X_6' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'X_7' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'X_8' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'X_9' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'X_10' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'X_11' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'X_12' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'X_13' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'X_14' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'X_15' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'T_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'T_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'T_2' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'T_3' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'T_4' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'T_5' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'T_6' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'T_7' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'T_8' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'T_9' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'T_10' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'T_11' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'T_12' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'T_13' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'T_14' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'T_15' is power-on initialization.
INFO: [RTGEN 206-100] Bundling port 'return' and 'reward' to AXI-Lite port BUS_A.
INFO: [SYN 201-210] Renamed object name 'mabonsoc_fadd_32ns_32ns_32_5_full_dsp_1' to 'mabonsoc_fadd_32nbkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'mabonsoc_fmul_32ns_32ns_32_4_max_dsp_1' to 'mabonsoc_fmul_32ncud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'mabonsoc_fdiv_32ns_32ns_32_16_1' to 'mabonsoc_fdiv_32ndEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'mabonsoc_sitofp_32ns_32_6_1' to 'mabonsoc_sitofp_3eOg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'mabonsoc_fptrunc_64ns_32_2_1' to 'mabonsoc_fptrunc_fYi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'mabonsoc_fcmp_32ns_32ns_1_2_1' to 'mabonsoc_fcmp_32ng8j' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'mabonsoc_fsqrt_32ns_32ns_32_12_1' to 'mabonsoc_fsqrt_32hbi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'mabonsoc_sitodp_32ns_64_6_1' to 'mabonsoc_sitodp_3ibs' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'mabonsoc_dlog_64ns_64ns_64_31_full_dsp_1' to 'mabonsoc_dlog_64njbC' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'mabonsoc_mux_164_32_1_1' to 'mabonsoc_mux_164_kbM' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'mabonsoc_dlog_64njbC': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mabonsoc_fadd_32nbkb': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mabonsoc_fcmp_32ng8j': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mabonsoc_fdiv_32ndEe': 3 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mabonsoc_fmul_32ncud': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mabonsoc_fptrunc_fYi': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mabonsoc_fsqrt_32hbi': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mabonsoc_mux_164_kbM': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mabonsoc_sitodp_3ibs': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mabonsoc_sitofp_3eOg': 3 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'mabonsoc'.
INFO: [HLS 200-111]  Elapsed time: 2.791 seconds; current allocated memory: 135.241 MB.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:12 ; elapsed = 00:00:33 . Memory (MB): peak = 225.449 ; gain = 134.031
INFO: [VHDL 208-304] Generating VHDL RTL for mabonsoc.
INFO: [VLOG 209-307] Generating Verilog RTL for mabonsoc.
INFO: [HLS 200-112] Total elapsed time: 33.112 seconds; peak allocated memory: 135.241 MB.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg484-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'mabonSOC/mabonsoc.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:01 ; elapsed = 00:00:18 . Memory (MB): peak = 178.520 ; gain = 87.094
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:01 ; elapsed = 00:00:18 . Memory (MB): peak = 178.520 ; gain = 87.094
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:01 ; elapsed = 00:00:19 . Memory (MB): peak = 178.520 ; gain = 87.094
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:01 ; elapsed = 00:00:19 . Memory (MB): peak = 178.520 ; gain = 87.094
INFO: [HLS 200-489] Unrolling loop 'Loop-1' (mabonSOC/mabonsoc.cpp:98) in function 'mabonsoc' completely with a factor of 15.
INFO: [XFORM 203-101] Partitioning array 'UCB' (mabonSOC/mabonsoc.cpp:63) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'T'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'X'  in dimension 1 completely.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:02 ; elapsed = 00:00:19 . Memory (MB): peak = 178.520 ; gain = 87.094
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:02 ; elapsed = 00:00:20 . Memory (MB): peak = 178.520 ; gain = 87.094
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'mabonsoc' ...
WARNING: [SYN 201-107] Renaming port name 'mabonsoc/Out' to 'mabonsoc/Out_r' to avoid the conflict with HDL keywords or other object names.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'mabonsoc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 23.437 seconds; current allocated memory: 118.573 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 1.133 seconds; current allocated memory: 126.849 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'mabonsoc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'mabonsoc/Out_r' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mabonsoc/reward' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'mabonsoc' to 's_axilite & ap_ctrl_hs'.
WARNING: [RTGEN 206-101] Register 't' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'Index' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'X_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'X_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'X_2' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'X_3' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'X_4' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'X_5' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'X_6' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'X_7' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'X_8' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'X_9' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'X_10' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'X_11' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'X_12' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'X_13' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'X_14' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'X_15' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'T_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'T_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'T_2' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'T_3' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'T_4' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'T_5' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'T_6' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'T_7' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'T_8' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'T_9' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'T_10' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'T_11' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'T_12' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'T_13' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'T_14' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'T_15' is power-on initialization.
INFO: [RTGEN 206-100] Bundling port 'return' and 'reward' to AXI-Lite port BUS_A.
INFO: [SYN 201-210] Renamed object name 'mabonsoc_fadd_32ns_32ns_32_5_full_dsp_1' to 'mabonsoc_fadd_32nbkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'mabonsoc_fmul_32ns_32ns_32_4_max_dsp_1' to 'mabonsoc_fmul_32ncud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'mabonsoc_fdiv_32ns_32ns_32_16_1' to 'mabonsoc_fdiv_32ndEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'mabonsoc_sitofp_32ns_32_6_1' to 'mabonsoc_sitofp_3eOg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'mabonsoc_fptrunc_64ns_32_2_1' to 'mabonsoc_fptrunc_fYi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'mabonsoc_fcmp_32ns_32ns_1_2_1' to 'mabonsoc_fcmp_32ng8j' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'mabonsoc_fsqrt_32ns_32ns_32_12_1' to 'mabonsoc_fsqrt_32hbi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'mabonsoc_sitodp_32ns_64_6_1' to 'mabonsoc_sitodp_3ibs' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'mabonsoc_dlog_64ns_64ns_64_31_full_dsp_1' to 'mabonsoc_dlog_64njbC' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'mabonsoc_mux_164_32_1_1' to 'mabonsoc_mux_164_kbM' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'mabonsoc_dlog_64njbC': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mabonsoc_fadd_32nbkb': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mabonsoc_fcmp_32ng8j': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mabonsoc_fdiv_32ndEe': 3 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mabonsoc_fmul_32ncud': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mabonsoc_fptrunc_fYi': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mabonsoc_fsqrt_32hbi': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mabonsoc_mux_164_kbM': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mabonsoc_sitodp_3ibs': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mabonsoc_sitofp_3eOg': 3 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'mabonsoc'.
INFO: [HLS 200-111]  Elapsed time: 2.506 seconds; current allocated memory: 135.240 MB.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:12 ; elapsed = 00:00:33 . Memory (MB): peak = 225.512 ; gain = 134.086
INFO: [VHDL 208-304] Generating VHDL RTL for mabonsoc.
INFO: [VLOG 209-307] Generating Verilog RTL for mabonsoc.
INFO: [HLS 200-112] Total elapsed time: 32.842 seconds; peak allocated memory: 135.240 MB.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg484-1'
WARNING: [IMPL 213-205] Ignored option '-use_netlist' which is only valid for 'pcore'.
INFO: [IMPL 213-8] Exporting RTL as a Vivado IP.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg484-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
ERROR: [SIM 211-100] 'csim_design' failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg484-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
ERROR: [SIM 211-100] CSim failed with errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg484-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
ERROR: [SIM 211-100] CSim failed with errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg484-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
ERROR: [SIM 211-100] CSim failed with errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg484-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
ERROR: [SIM 211-100] CSim failed with errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg484-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
ERROR: [SIM 211-100] 'csim_design' failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg484-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
ERROR: [SIM 211-100] CSim failed with errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg484-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
ERROR: [SIM 211-100] CSim failed with errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg484-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
ERROR: [SIM 211-100] CSim failed with errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg484-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
ERROR: [SIM 211-100] CSim failed with errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg484-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
ERROR: [SIM 211-100] CSim failed with errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg484-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
ERROR: [SIM 211-100] CSim failed with errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg484-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
ERROR: [SIM 211-100] CSim failed with errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg484-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
ERROR: [SIM 211-100] CSim failed with errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg484-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
ERROR: [SIM 211-100] CSim failed with errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg484-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
ERROR: [SIM 211-100] CSim failed with errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg484-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
ERROR: [SIM 211-100] CSim failed with errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg484-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
ERROR: [SIM 211-100] CSim failed with errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg484-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
ERROR: [SIM 211-100] CSim failed with errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg484-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
ERROR: [SIM 211-100] CSim failed with errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg484-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
ERROR: [SIM 211-100] CSim failed with errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg484-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
ERROR: [SIM 211-100] CSim failed with errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg484-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
ERROR: [SIM 211-100] CSim failed with errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg484-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
ERROR: [SIM 211-100] CSim failed with errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg484-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
ERROR: [SIM 211-100] CSim failed with errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg484-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
ERROR: [SIM 211-100] CSim failed with errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg484-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
ERROR: [SIM 211-100] CSim failed with errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg484-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
ERROR: [SIM 211-100] CSim failed with errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg484-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
ERROR: [SIM 211-100] CSim failed with errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg484-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
ERROR: [SIM 211-100] CSim failed with errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg484-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
ERROR: [SIM 211-100] CSim failed with errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg484-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
ERROR: [SIM 211-100] CSim failed with errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg484-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg484-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
ERROR: [SIM 211-100] 'csim_design' failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg484-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg484-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg484-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg484-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
ERROR: [SIM 211-100] 'csim_design' failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg484-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
ERROR: [SIM 211-100] CSim failed with errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg484-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
ERROR: [SIM 211-100] CSim failed with errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg484-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg484-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg484-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
ERROR: [SIM 211-100] CSim failed with errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg484-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
ERROR: [SIM 211-100] CSim failed with errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg484-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
ERROR: [SIM 211-100] CSim failed with errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg484-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
ERROR: [SIM 211-100] CSim failed with errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg484-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
ERROR: [SIM 211-100] CSim failed with errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg484-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
ERROR: [SIM 211-100] CSim failed with errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg484-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
ERROR: [SIM 211-100] CSim failed with errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg484-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
ERROR: [SIM 211-100] CSim failed with errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg484-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg484-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg484-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
ERROR: [SIM 211-100] CSim failed with errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg484-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
ERROR: [SIM 211-100] CSim failed with errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg484-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
ERROR: [SIM 211-100] CSim failed with errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg484-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
ERROR: [SIM 211-100] CSim failed with errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg484-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
ERROR: [SIM 211-100] CSim failed with errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg484-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
ERROR: [SIM 211-100] CSim failed with errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg484-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
ERROR: [SIM 211-100] CSim failed with errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg484-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'mabonSOC/mabonsoc.cpp' ... 
ERROR: [HLS 200-70] Compilation errors found: In file included from mabonSOC/mabonsoc.cpp:1:
mabonSOC/mabonsoc.cpp:67:4: error: use of undeclared identifier 'printf'
   printf("%d ",(int)T[i]);
   ^
mabonSOC/mabonsoc.cpp:69:3: error: use of undeclared identifier 'printf'
  printf("\n");
  ^
mabonSOC/mabonsoc.cpp:71:5: error: use of undeclared identifier 'printf'
    printf("%d ",(int)X[i]);
    ^
mabonSOC/mabonsoc.cpp:73:3: error: use of undeclared identifier 'printf'
  printf("hardware\n");
  ^
mabonSOC/mabonsoc.cpp:94:3: error: use of undeclared identifier 'printf'
  printf("%.6f\n",(float)UCB[0]);
  ^
mabonSOC/mabonsoc.cpp:103:4: error: use of undeclared identifier 'printf'
   printf("%.6f\n",(float)UCB[i]);
   ^
6 errors generated.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg484-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'mabonSOC/mabonsoc.cpp' ... 
ERROR: [HLS 200-70] Compilation errors found: In file included from mabonSOC/mabonsoc.cpp:1:
mabonSOC/mabonsoc.cpp:94:3: error: use of undeclared identifier 'printf'
  printf("%.6f\n",(float)UCB[0]);
  ^
1 error generated.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg484-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'mabonSOC/mabonsoc.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:01 ; elapsed = 00:01:05 . Memory (MB): peak = 179.055 ; gain = 87.594
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:01 ; elapsed = 00:01:05 . Memory (MB): peak = 179.055 ; gain = 87.594
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:03 ; elapsed = 00:01:09 . Memory (MB): peak = 278.441 ; gain = 186.980
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'log_apfixed_reduce::range_reduce<ap_fixed<29, 7, (ap_q_mode)5, (ap_o_mode)3, 0>, 4, 4, 24, 15>' into 'log_apfixed_reduce::log_traits<2>::range_reduction<24>' (E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_log_apfixed.h:252) automatically.
INFO: [XFORM 203-602] Inlining function 'log_apfixed_reduce::log_traits<2>::range_reduction<24>' into 'log_apfixed_reduce::log<32, 14>' (E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_log_apfixed.h:771) automatically.
INFO: [XFORM 203-602] Inlining function 'hls::log<32, 14>' into 'mabonsoc' (mabonSOC/mabonsoc.cpp:88) automatically.
INFO: [XFORM 203-602] Inlining function 'hls::sqrt<32, 14>' into 'mabonsoc' (mabonSOC/mabonsoc.cpp:91) automatically.
INFO: [XFORM 203-602] Inlining function 'hls::sqrt<32, 10>' into 'mabonsoc' (mabonSOC/mabonsoc.cpp:97) automatically.
WARNING: [SYNCHK 200-23] E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_sqrt_apfixed.h:272: variable-indexed range selection may cause suboptimal QoR.
INFO: [SYNCHK 200-10] 0 error(s), 1 warning(s).
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:04 ; elapsed = 00:01:10 . Memory (MB): peak = 342.039 ; gain = 250.578
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'sqrt_fixed<32, 14>' (E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_sqrt_apfixed.h:44:36).
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'sqrt_fixed<32, 10>' (E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_sqrt_apfixed.h:44:36).
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'log_apfixed_reduce::log<32, 14>' (E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_log_apfixed.h:500:9).
INFO: [HLS 200-489] Unrolling loop 'Loop-1' (E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_sqrt_apfixed.h:267) in function 'sqrt_fixed<32, 14>' completely with a factor of 7.
INFO: [HLS 200-489] Unrolling loop 'Loop-2' (E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_sqrt_apfixed.h:295) in function 'sqrt_fixed<32, 14>' completely with a factor of 19.
INFO: [HLS 200-489] Unrolling loop 'Loop-1' (E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_sqrt_apfixed.h:267) in function 'sqrt_fixed<32, 10>' completely with a factor of 5.
INFO: [HLS 200-489] Unrolling loop 'Loop-2' (E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_sqrt_apfixed.h:295) in function 'sqrt_fixed<32, 10>' completely with a factor of 23.
INFO: [HLS 200-489] Unrolling loop 'Loop-1' (mabonSOC/mabonsoc.cpp:95) in function 'mabonsoc' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'Loop-1' (E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_log_apfixed.h:729) in function 'log_apfixed_reduce::log<32, 14>' completely with a factor of 32.
INFO: [XFORM 203-101] Partitioning array 'UCB.V' (mabonSOC/mabonsoc.cpp:61) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'T.V'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'X.V'  in dimension 1 completely.
INFO: [XFORM 203-602] Inlining function 'log_apfixed_reduce::range_reduce<ap_fixed<29, 7, (ap_q_mode)5, (ap_o_mode)3, 0>, 4, 4, 24, 15>' into 'log_apfixed_reduce::log_traits<2>::range_reduction<24>' (E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_log_apfixed.h:252) automatically.
INFO: [XFORM 203-602] Inlining function 'log_apfixed_reduce::log_traits<2>::range_reduction<24>' into 'log_apfixed_reduce::log<32, 14>' (E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_log_apfixed.h:771) automatically.
INFO: [XFORM 203-602] Inlining function 'hls::log<32, 14>' into 'mabonsoc' (mabonSOC/mabonsoc.cpp:88) automatically.
INFO: [XFORM 203-602] Inlining function 'hls::sqrt<32, 14>' into 'mabonsoc' (mabonSOC/mabonsoc.cpp:91) automatically.
INFO: [XFORM 203-602] Inlining function 'hls::sqrt<32, 10>' into 'mabonsoc' (mabonSOC/mabonsoc.cpp:97) automatically.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_sqrt_apfixed.h:44:1) to (E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_sqrt_apfixed.h:372:1) in function 'sqrt_fixed<32, 14>'... converting 144 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_sqrt_apfixed.h:44:1) to (E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_sqrt_apfixed.h:372:1) in function 'sqrt_fixed<32, 10>'... converting 168 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock to (mabonSOC/mabonsoc.cpp:78:5) in function 'mabonsoc'... converting 8 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (mabonSOC/mabonsoc.cpp:82:5) to (mabonSOC/mabonsoc.cpp:86:2) in function 'mabonsoc'... converting 13 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (mabonSOC/mabonsoc.cpp:88:14) in function 'mabonsoc'... converting 7 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_log_apfixed.h:727:44) to (E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_log_apfixed.h:747:17) in function 'log_apfixed_reduce::log<32, 14>'... converting 33 basic blocks.
INFO: [XFORM 203-11] Balancing expressions in function 'mabonsoc' (mabonSOC/mabonsoc.cpp:55)...3 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'log_apfixed_reduce::log<32, 14>' (E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_log_apfixed.h:178:90)...3 expression(s) balanced.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:08 ; elapsed = 00:01:14 . Memory (MB): peak = 446.969 ; gain = 355.508
WARNING: [XFORM 203-631] Renaming function 'log_apfixed_reduce::log<32, 14>' to 'log<32, 14>' (E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_log_apfixed.h:178:90)
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:11 ; elapsed = 00:01:17 . Memory (MB): peak = 490.258 ; gain = 398.797
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'mabonsoc' ...
WARNING: [SYN 201-103] Legalizing function name 'log<32, 14>' to 'log_32_14_s'.
WARNING: [SYN 201-103] Legalizing function name 'sqrt_fixed<32, 14>' to 'sqrt_fixed_32_14_s'.
WARNING: [SYN 201-103] Legalizing function name 'sqrt_fixed<32, 10>' to 'sqrt_fixed_32_10_s'.
WARNING: [SYN 201-107] Renaming port name 'mabonsoc/Out' to 'mabonsoc/Out_r' to avoid the conflict with HDL keywords or other object names.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'log_32_14_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'log<32, 14>'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 7.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 77.051 seconds; current allocated memory: 425.294 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.397 seconds; current allocated memory: 426.576 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'sqrt_fixed_32_14_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'sqrt_fixed<32, 14>'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 15.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.967 seconds; current allocated memory: 428.035 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.588 seconds; current allocated memory: 429.941 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'sqrt_fixed_32_10_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'sqrt_fixed<32, 10>'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 18.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 1.415 seconds; current allocated memory: 431.874 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.67 seconds; current allocated memory: 434.088 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'mabonsoc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 1.046 seconds; current allocated memory: 435.504 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 1.8 seconds; current allocated memory: 438.284 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'log_32_14_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'log_32_14_s_log_apfixed_reduce_3' to 'log_32_14_s_log_abkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'log_32_14_s_log_apfixed_reduce_2' to 'log_32_14_s_log_acud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'log_32_14_s_log_apfixed_reduce_s' to 'log_32_14_s_log_adEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'mabonsoc_mac_mulsub_24ns_4ns_29ns_29_1_1' to 'mabonsoc_mac_mulseOg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'mabonsoc_mul_mul_6s_23ns_28_1_1' to 'mabonsoc_mul_mul_fYi' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'mabonsoc_mac_mulseOg': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mabonsoc_mul_mul_fYi': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'log_32_14_s'.
INFO: [HLS 200-111]  Elapsed time: 2.086 seconds; current allocated memory: 442.204 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'sqrt_fixed_32_14_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'sqrt_fixed_32_14_s'.
INFO: [HLS 200-111]  Elapsed time: 1.376 seconds; current allocated memory: 446.307 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'sqrt_fixed_32_10_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'sqrt_fixed_32_10_s'.
INFO: [HLS 200-111]  Elapsed time: 2.374 seconds; current allocated memory: 451.584 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'mabonsoc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'mabonsoc/Out_r' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mabonsoc/reward' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'mabonsoc' to 's_axilite & ap_ctrl_hs'.
WARNING: [RTGEN 206-101] Register 't_V' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'Index_V' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'X_V_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'X_V_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'X_V_2' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'X_V_3' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'X_V_4' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'T_V_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'T_V_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'T_V_2' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'T_V_3' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'T_V_4' is power-on initialization.
INFO: [RTGEN 206-100] Bundling port 'return', 'Out_r' and 'reward' to AXI-Lite port BUS_A.
INFO: [SYN 201-210] Renamed object name 'mabonsoc_mux_53_14_1_1' to 'mabonsoc_mux_53_1g8j' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'mabonsoc_udiv_27ns_14ns_27_31_seq_1' to 'mabonsoc_udiv_27nhbi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'mabonsoc_udiv_23ns_14ns_23_27_seq_1' to 'mabonsoc_udiv_23nibs' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'mabonsoc_mux_53_27_1_1' to 'mabonsoc_mux_53_2jbC' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'mabonsoc_mux_53_1g8j': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mabonsoc_mux_53_2jbC': 3 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mabonsoc_udiv_23nibs': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mabonsoc_udiv_27nhbi': 9 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'mabonsoc'.
INFO: [HLS 200-111]  Elapsed time: 2.966 seconds; current allocated memory: 455.627 MB.
INFO: [RTMG 210-279] Implementing memory 'log_32_14_s_log_abkb_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'log_32_14_s_log_acud_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'log_32_14_s_log_adEe_rom' using distributed ROMs.
INFO: [RTMG 210-282] Generating pipelined core: 'mabonsoc_udiv_27nhbi_div'
INFO: [RTMG 210-282] Generating pipelined core: 'mabonsoc_udiv_23nibs_div'
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:27 ; elapsed = 00:01:38 . Memory (MB): peak = 561.121 ; gain = 469.660
INFO: [VHDL 208-304] Generating VHDL RTL for mabonsoc.
INFO: [VLOG 209-307] Generating Verilog RTL for mabonsoc.
INFO: [HLS 200-112] Total elapsed time: 97.972 seconds; peak allocated memory: 455.627 MB.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg484-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
ERROR: [SIM 211-100] 'csim_design' failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg484-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
ERROR: [SIM 211-100] CSim failed with errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg484-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
ERROR: [SIM 211-100] CSim failed with errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg484-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
ERROR: [SIM 211-100] CSim failed with errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg484-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
ERROR: [SIM 211-100] CSim failed with errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg484-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
ERROR: [SIM 211-100] CSim failed with errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg484-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
ERROR: [SIM 211-100] CSim failed with errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg484-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'mabonSOC/mabonsoc.cpp' ... 
ERROR: [HLS 200-70] Compilation errors found: In file included from mabonSOC/mabonsoc.cpp:1:
mabonSOC/mabonsoc.cpp:67:4: error: use of undeclared identifier 'printf'
   printf("%d ",(int)T[i]);
   ^
mabonSOC/mabonsoc.cpp:69:3: error: use of undeclared identifier 'printf'
  printf("\n");
  ^
mabonSOC/mabonsoc.cpp:71:5: error: use of undeclared identifier 'printf'
    printf("%d ",(int)X[i]);
    ^
mabonSOC/mabonsoc.cpp:73:3: error: use of undeclared identifier 'printf'
  printf("hardware\n");
  ^
mabonSOC/mabonsoc.cpp:94:3: error: use of undeclared identifier 'printf'
  printf("%.6f\n",(float)UCB[0]);
  ^
mabonSOC/mabonsoc.cpp:103:4: error: use of undeclared identifier 'printf'
   printf("%.6f\n",(float)UCB[i]);
   ^
6 errors generated.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg484-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'mabonSOC/mabonsoc.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:01 ; elapsed = 00:00:51 . Memory (MB): peak = 179.219 ; gain = 87.754
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:01 ; elapsed = 00:00:51 . Memory (MB): peak = 179.219 ; gain = 87.754
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:03 ; elapsed = 00:00:54 . Memory (MB): peak = 259.227 ; gain = 167.762
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'log_apfixed_reduce::range_reduce<ap_fixed<29, 7, (ap_q_mode)5, (ap_o_mode)3, 0>, 4, 4, 24, 15>' into 'log_apfixed_reduce::log_traits<2>::range_reduction<24>' (E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_log_apfixed.h:252) automatically.
INFO: [XFORM 203-602] Inlining function 'log_apfixed_reduce::log_traits<2>::range_reduction<24>' into 'log_apfixed_reduce::log<32, 14>' (E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_log_apfixed.h:771) automatically.
INFO: [XFORM 203-602] Inlining function 'hls::log<32, 14>' into 'mabonsoc' (mabonSOC/mabonsoc.cpp:88) automatically.
INFO: [XFORM 203-602] Inlining function 'hls::sqrt<32, 14>' into 'mabonsoc' (mabonSOC/mabonsoc.cpp:91) automatically.
WARNING: [SYNCHK 200-23] E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_sqrt_apfixed.h:272: variable-indexed range selection may cause suboptimal QoR.
INFO: [SYNCHK 200-10] 0 error(s), 1 warning(s).
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:04 ; elapsed = 00:00:55 . Memory (MB): peak = 315.371 ; gain = 223.906
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'sqrt_fixed<32, 14>' (E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_sqrt_apfixed.h:44:36).
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'log_apfixed_reduce::log<32, 14>' (E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_log_apfixed.h:500:9).
INFO: [HLS 200-489] Unrolling loop 'Loop-1' (E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_sqrt_apfixed.h:267) in function 'sqrt_fixed<32, 14>' completely with a factor of 7.
INFO: [HLS 200-489] Unrolling loop 'Loop-2' (E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_sqrt_apfixed.h:295) in function 'sqrt_fixed<32, 14>' completely with a factor of 19.
INFO: [HLS 200-489] Unrolling loop 'Loop-1' (mabonSOC/mabonsoc.cpp:95) in function 'mabonsoc' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'Loop-1' (E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_log_apfixed.h:729) in function 'log_apfixed_reduce::log<32, 14>' completely with a factor of 32.
INFO: [XFORM 203-101] Partitioning array 'UCB.V' (mabonSOC/mabonsoc.cpp:61) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'T.V'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'X.V'  in dimension 1 completely.
INFO: [XFORM 203-602] Inlining function 'log_apfixed_reduce::range_reduce<ap_fixed<29, 7, (ap_q_mode)5, (ap_o_mode)3, 0>, 4, 4, 24, 15>' into 'log_apfixed_reduce::log_traits<2>::range_reduction<24>' (E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_log_apfixed.h:252) automatically.
INFO: [XFORM 203-602] Inlining function 'log_apfixed_reduce::log_traits<2>::range_reduction<24>' into 'log_apfixed_reduce::log<32, 14>' (E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_log_apfixed.h:771) automatically.
INFO: [XFORM 203-602] Inlining function 'hls::log<32, 14>' into 'mabonsoc' (mabonSOC/mabonsoc.cpp:88) automatically.
INFO: [XFORM 203-602] Inlining function 'hls::sqrt<32, 14>' into 'mabonsoc' (mabonSOC/mabonsoc.cpp:91) automatically.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_sqrt_apfixed.h:44:1) to (E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_sqrt_apfixed.h:372:1) in function 'sqrt_fixed<32, 14>'... converting 144 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock to (mabonSOC/mabonsoc.cpp:78:5) in function 'mabonsoc'... converting 8 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (mabonSOC/mabonsoc.cpp:82:5) to (mabonSOC/mabonsoc.cpp:86:2) in function 'mabonsoc'... converting 13 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (mabonSOC/mabonsoc.cpp:88:14) in function 'mabonsoc'... converting 7 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_log_apfixed.h:727:44) to (E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_log_apfixed.h:747:17) in function 'log_apfixed_reduce::log<32, 14>'... converting 33 basic blocks.
INFO: [XFORM 203-11] Balancing expressions in function 'mabonsoc' (mabonSOC/mabonsoc.cpp:55)...3 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'log_apfixed_reduce::log<32, 14>' (E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_log_apfixed.h:178:90)...3 expression(s) balanced.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:06 ; elapsed = 00:00:57 . Memory (MB): peak = 408.566 ; gain = 317.102
WARNING: [XFORM 203-631] Renaming function 'log_apfixed_reduce::log<32, 14>' to 'log<32, 14>' (E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_log_apfixed.h:178:90)
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:08 ; elapsed = 00:00:59 . Memory (MB): peak = 436.531 ; gain = 345.066
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'mabonsoc' ...
WARNING: [SYN 201-103] Legalizing function name 'log<32, 14>' to 'log_32_14_s'.
WARNING: [SYN 201-103] Legalizing function name 'sqrt_fixed<32, 14>' to 'sqrt_fixed_32_14_s'.
WARNING: [SYN 201-107] Renaming port name 'mabonsoc/Out' to 'mabonsoc/Out_r' to avoid the conflict with HDL keywords or other object names.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'log_32_14_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'log<32, 14>'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 7.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 59.38 seconds; current allocated memory: 373.223 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.375 seconds; current allocated memory: 374.503 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'sqrt_fixed_32_14_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'sqrt_fixed<32, 14>'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 15.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.934 seconds; current allocated memory: 375.962 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.589 seconds; current allocated memory: 377.868 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'mabonsoc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.869 seconds; current allocated memory: 379.187 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.992 seconds; current allocated memory: 381.151 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'log_32_14_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'log_32_14_s_log_apfixed_reduce_3' to 'log_32_14_s_log_abkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'log_32_14_s_log_apfixed_reduce_2' to 'log_32_14_s_log_acud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'log_32_14_s_log_apfixed_reduce_s' to 'log_32_14_s_log_adEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'mabonsoc_mac_mulsub_24ns_4ns_29ns_29_1_1' to 'mabonsoc_mac_mulseOg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'mabonsoc_mul_mul_6s_23ns_28_1_1' to 'mabonsoc_mul_mul_fYi' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'mabonsoc_mac_mulseOg': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mabonsoc_mul_mul_fYi': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'log_32_14_s'.
INFO: [HLS 200-111]  Elapsed time: 1.83 seconds; current allocated memory: 384.946 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'sqrt_fixed_32_14_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'sqrt_fixed_32_14_s'.
INFO: [HLS 200-111]  Elapsed time: 1.339 seconds; current allocated memory: 389.010 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'mabonsoc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'mabonsoc/Out_r' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mabonsoc/reward' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'mabonsoc' to 's_axilite & ap_ctrl_hs'.
WARNING: [RTGEN 206-101] Register 't_V' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'Index_V' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'X_V_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'X_V_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'X_V_2' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'X_V_3' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'X_V_4' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'T_V_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'T_V_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'T_V_2' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'T_V_3' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'T_V_4' is power-on initialization.
INFO: [RTGEN 206-100] Bundling port 'return', 'Out_r' and 'reward' to AXI-Lite port BUS_A.
INFO: [SYN 201-210] Renamed object name 'mabonsoc_mux_53_14_1_1' to 'mabonsoc_mux_53_1g8j' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'mabonsoc_udiv_23ns_14ns_23_27_seq_1' to 'mabonsoc_udiv_23nhbi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'mabonsoc_udiv_27ns_14ns_15_31_seq_1' to 'mabonsoc_udiv_27nibs' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'mabonsoc_mux_53_15_1_1' to 'mabonsoc_mux_53_1jbC' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'mabonsoc_mux_53_1g8j': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mabonsoc_mux_53_1jbC': 3 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mabonsoc_udiv_23nhbi': 5 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mabonsoc_udiv_27nibs': 5 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'mabonsoc'.
INFO: [HLS 200-111]  Elapsed time: 2.384 seconds; current allocated memory: 392.678 MB.
INFO: [RTMG 210-279] Implementing memory 'log_32_14_s_log_abkb_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'log_32_14_s_log_acud_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'log_32_14_s_log_adEe_rom' using distributed ROMs.
INFO: [RTMG 210-282] Generating pipelined core: 'mabonsoc_udiv_23nhbi_div'
INFO: [RTMG 210-282] Generating pipelined core: 'mabonsoc_udiv_27nibs_div'
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:18 ; elapsed = 00:01:13 . Memory (MB): peak = 487.254 ; gain = 395.789
INFO: [VHDL 208-304] Generating VHDL RTL for mabonsoc.
INFO: [VLOG 209-307] Generating Verilog RTL for mabonsoc.
INFO: [HLS 200-112] Total elapsed time: 73.016 seconds; peak allocated memory: 392.678 MB.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg484-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'mabonSOC/mabonsoc.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:01 ; elapsed = 00:00:20 . Memory (MB): peak = 178.605 ; gain = 87.207
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:01 ; elapsed = 00:00:20 . Memory (MB): peak = 178.605 ; gain = 87.207
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:01 ; elapsed = 00:00:21 . Memory (MB): peak = 185.117 ; gain = 93.719
INFO: [HLS 200-10] Checking synthesizability ...
WARNING: [SYNCHK 200-23] mabonSOC/mabonsoc.cpp:91: variable-indexed range selection may cause suboptimal QoR.
INFO: [SYNCHK 200-10] 0 error(s), 1 warning(s).
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:02 ; elapsed = 00:00:22 . Memory (MB): peak = 220.227 ; gain = 128.828
INFO: [HLS 200-489] Unrolling loop 'Loop-1' (mabonSOC/mabonsoc.cpp:95) in function 'mabonsoc' completely with a factor of 4.
INFO: [XFORM 203-101] Partitioning array 'UCB.V' (mabonSOC/mabonsoc.cpp:61) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'T.V'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'X.V'  in dimension 1 completely.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock to (mabonSOC/mabonsoc.cpp:78:5) in function 'mabonsoc'... converting 8 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (mabonSOC/mabonsoc.cpp:82:5) to (mabonSOC/mabonsoc.cpp:86:2) in function 'mabonsoc'... converting 13 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (mabonSOC/mabonsoc.cpp:88:25) in function 'mabonsoc'... converting 106 basic blocks.
INFO: [XFORM 203-11] Balancing expressions in function 'mabonsoc' (mabonSOC/mabonsoc.cpp:55)...3 expression(s) balanced.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:03 ; elapsed = 00:00:23 . Memory (MB): peak = 278.961 ; gain = 187.563
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:03 ; elapsed = 00:00:23 . Memory (MB): peak = 290.859 ; gain = 199.461
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'mabonsoc' ...
WARNING: [SYN 201-107] Renaming port name 'mabonsoc/Out' to 'mabonsoc/Out_r' to avoid the conflict with HDL keywords or other object names.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'mabonsoc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 23.644 seconds; current allocated memory: 225.836 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.617 seconds; current allocated memory: 228.421 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'mabonsoc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'mabonsoc/Out_r' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mabonsoc/reward' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'mabonsoc' to 's_axilite & ap_ctrl_hs'.
WARNING: [RTGEN 206-101] Register 't_V' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'Index_V' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'X_V_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'X_V_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'X_V_2' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'X_V_3' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'X_V_4' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'T_V_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'T_V_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'T_V_2' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'T_V_3' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'T_V_4' is power-on initialization.
INFO: [RTGEN 206-100] Bundling port 'return' and 'reward' to AXI-Lite port BUS_A.
INFO: [SYN 201-210] Renamed object name 'mabonsoc_fdiv_32ns_32ns_32_16_1' to 'mabonsoc_fdiv_32nbkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'mabonsoc_uitofp_32ns_32_6_1' to 'mabonsoc_uitofp_3cud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'mabonsoc_fpext_32ns_64_2_1' to 'mabonsoc_fpext_32dEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'mabonsoc_dsqrt_64ns_64ns_64_31_1' to 'mabonsoc_dsqrt_64eOg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'mabonsoc_dlog_64ns_64ns_64_31_full_dsp_1' to 'mabonsoc_dlog_64nfYi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'mabonsoc_mux_53_14_1_1' to 'mabonsoc_mux_53_1g8j' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'mabonsoc_udiv_27ns_14ns_15_31_seq_1' to 'mabonsoc_udiv_27nhbi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'mabonsoc_mux_83_15_1_1' to 'mabonsoc_mux_83_1ibs' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'mabonsoc_dlog_64nfYi': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mabonsoc_dsqrt_64eOg': 3 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mabonsoc_fdiv_32nbkb': 3 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mabonsoc_fpext_32dEe': 3 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mabonsoc_mux_53_1g8j': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mabonsoc_mux_83_1ibs': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mabonsoc_udiv_27nhbi': 5 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mabonsoc_uitofp_3cud': 3 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'mabonsoc'.
INFO: [HLS 200-111]  Elapsed time: 1.246 seconds; current allocated memory: 233.038 MB.
INFO: [RTMG 210-282] Generating pipelined core: 'mabonsoc_udiv_27nhbi_div'
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:07 ; elapsed = 00:00:29 . Memory (MB): peak = 309.211 ; gain = 217.813
INFO: [VHDL 208-304] Generating VHDL RTL for mabonsoc.
INFO: [VLOG 209-307] Generating Verilog RTL for mabonsoc.
INFO: [HLS 200-112] Total elapsed time: 29.552 seconds; peak allocated memory: 233.038 MB.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg484-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'mabonSOC/mabonsoc.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:01 ; elapsed = 00:00:50 . Memory (MB): peak = 178.785 ; gain = 87.344
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:01 ; elapsed = 00:00:50 . Memory (MB): peak = 178.785 ; gain = 87.344
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:03 ; elapsed = 00:00:54 . Memory (MB): peak = 258.727 ; gain = 167.285
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'log_apfixed_reduce::range_reduce<ap_fixed<29, 7, (ap_q_mode)5, (ap_o_mode)3, 0>, 4, 4, 24, 15>' into 'log_apfixed_reduce::log_traits<2>::range_reduction<24>' (E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_log_apfixed.h:252) automatically.
INFO: [XFORM 203-602] Inlining function 'log_apfixed_reduce::log_traits<2>::range_reduction<24>' into 'log_apfixed_reduce::log<32, 14>' (E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_log_apfixed.h:771) automatically.
INFO: [XFORM 203-602] Inlining function 'hls::log<32, 14>' into 'mabonsoc' (mabonSOC/mabonsoc.cpp:88) automatically.
INFO: [XFORM 203-602] Inlining function 'hls::sqrt<32, 14>' into 'mabonsoc' (mabonSOC/mabonsoc.cpp:91) automatically.
WARNING: [SYNCHK 200-23] E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_sqrt_apfixed.h:272: variable-indexed range selection may cause suboptimal QoR.
INFO: [SYNCHK 200-10] 0 error(s), 1 warning(s).
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:04 ; elapsed = 00:00:54 . Memory (MB): peak = 313.523 ; gain = 222.082
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'sqrt_fixed<32, 14>' (E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_sqrt_apfixed.h:44:36).
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'log_apfixed_reduce::log<32, 14>' (E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_log_apfixed.h:500:9).
INFO: [HLS 200-489] Unrolling loop 'Loop-1' (E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_sqrt_apfixed.h:267) in function 'sqrt_fixed<32, 14>' completely with a factor of 7.
INFO: [HLS 200-489] Unrolling loop 'Loop-2' (E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_sqrt_apfixed.h:295) in function 'sqrt_fixed<32, 14>' completely with a factor of 19.
INFO: [HLS 200-489] Unrolling loop 'Loop-1' (mabonSOC/mabonsoc.cpp:95) in function 'mabonsoc' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'Loop-1' (E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_log_apfixed.h:729) in function 'log_apfixed_reduce::log<32, 14>' completely with a factor of 32.
INFO: [XFORM 203-101] Partitioning array 'UCB.V' (mabonSOC/mabonsoc.cpp:61) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'T.V'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'X.V'  in dimension 1 completely.
INFO: [XFORM 203-602] Inlining function 'log_apfixed_reduce::range_reduce<ap_fixed<29, 7, (ap_q_mode)5, (ap_o_mode)3, 0>, 4, 4, 24, 15>' into 'log_apfixed_reduce::log_traits<2>::range_reduction<24>' (E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_log_apfixed.h:252) automatically.
INFO: [XFORM 203-602] Inlining function 'log_apfixed_reduce::log_traits<2>::range_reduction<24>' into 'log_apfixed_reduce::log<32, 14>' (E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_log_apfixed.h:771) automatically.
INFO: [XFORM 203-602] Inlining function 'hls::log<32, 14>' into 'mabonsoc' (mabonSOC/mabonsoc.cpp:88) automatically.
INFO: [XFORM 203-602] Inlining function 'hls::sqrt<32, 14>' into 'mabonsoc' (mabonSOC/mabonsoc.cpp:91) automatically.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_sqrt_apfixed.h:44:1) to (E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_sqrt_apfixed.h:372:1) in function 'sqrt_fixed<32, 14>'... converting 144 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock to (mabonSOC/mabonsoc.cpp:78:5) in function 'mabonsoc'... converting 8 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (mabonSOC/mabonsoc.cpp:82:5) to (mabonSOC/mabonsoc.cpp:86:2) in function 'mabonsoc'... converting 13 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (mabonSOC/mabonsoc.cpp:88:14) in function 'mabonsoc'... converting 7 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_log_apfixed.h:727:44) to (E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_log_apfixed.h:747:17) in function 'log_apfixed_reduce::log<32, 14>'... converting 33 basic blocks.
INFO: [XFORM 203-11] Balancing expressions in function 'mabonsoc' (mabonSOC/mabonsoc.cpp:55)...3 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'log_apfixed_reduce::log<32, 14>' (E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_log_apfixed.h:178:90)...3 expression(s) balanced.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:06 ; elapsed = 00:00:57 . Memory (MB): peak = 409.566 ; gain = 318.125
WARNING: [XFORM 203-631] Renaming function 'log_apfixed_reduce::log<32, 14>' to 'log<32, 14>' (E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_log_apfixed.h:178:90)
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:08 ; elapsed = 00:00:58 . Memory (MB): peak = 435.594 ; gain = 344.152
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'mabonsoc' ...
WARNING: [SYN 201-103] Legalizing function name 'log<32, 14>' to 'log_32_14_s'.
WARNING: [SYN 201-103] Legalizing function name 'sqrt_fixed<32, 14>' to 'sqrt_fixed_32_14_s'.
WARNING: [SYN 201-107] Renaming port name 'mabonsoc/Out' to 'mabonsoc/Out_r' to avoid the conflict with HDL keywords or other object names.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'log_32_14_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'log<32, 14>'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 7.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 58.811 seconds; current allocated memory: 373.223 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.357 seconds; current allocated memory: 374.505 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'sqrt_fixed_32_14_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'sqrt_fixed<32, 14>'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 15.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.91 seconds; current allocated memory: 375.962 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.531 seconds; current allocated memory: 377.868 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'mabonsoc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.852 seconds; current allocated memory: 379.187 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.973 seconds; current allocated memory: 381.151 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'log_32_14_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'log_32_14_s_log_apfixed_reduce_3' to 'log_32_14_s_log_abkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'log_32_14_s_log_apfixed_reduce_2' to 'log_32_14_s_log_acud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'log_32_14_s_log_apfixed_reduce_s' to 'log_32_14_s_log_adEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'mabonsoc_mac_mulsub_24ns_4ns_29ns_29_1_1' to 'mabonsoc_mac_mulseOg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'mabonsoc_mul_mul_6s_23ns_28_1_1' to 'mabonsoc_mul_mul_fYi' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'mabonsoc_mac_mulseOg': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mabonsoc_mul_mul_fYi': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'log_32_14_s'.
INFO: [HLS 200-111]  Elapsed time: 1.805 seconds; current allocated memory: 384.946 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'sqrt_fixed_32_14_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'sqrt_fixed_32_14_s'.
INFO: [HLS 200-111]  Elapsed time: 1.311 seconds; current allocated memory: 389.010 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'mabonsoc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'mabonsoc/Out_r' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mabonsoc/reward' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'mabonsoc' to 's_axilite & ap_ctrl_hs'.
WARNING: [RTGEN 206-101] Register 't_V' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'Index_V' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'X_V_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'X_V_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'X_V_2' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'X_V_3' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'X_V_4' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'T_V_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'T_V_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'T_V_2' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'T_V_3' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'T_V_4' is power-on initialization.
INFO: [RTGEN 206-100] Bundling port 'return', 'Out_r' and 'reward' to AXI-Lite port BUS_A.
INFO: [SYN 201-210] Renamed object name 'mabonsoc_mux_53_14_1_1' to 'mabonsoc_mux_53_1g8j' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'mabonsoc_udiv_23ns_14ns_23_27_seq_1' to 'mabonsoc_udiv_23nhbi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'mabonsoc_udiv_27ns_14ns_15_31_seq_1' to 'mabonsoc_udiv_27nibs' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'mabonsoc_mux_53_15_1_1' to 'mabonsoc_mux_53_1jbC' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'mabonsoc_mux_53_1g8j': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mabonsoc_mux_53_1jbC': 3 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mabonsoc_udiv_23nhbi': 5 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mabonsoc_udiv_27nibs': 5 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'mabonsoc'.
INFO: [HLS 200-111]  Elapsed time: 2.339 seconds; current allocated memory: 392.678 MB.
INFO: [RTMG 210-279] Implementing memory 'log_32_14_s_log_abkb_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'log_32_14_s_log_acud_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'log_32_14_s_log_adEe_rom' using distributed ROMs.
INFO: [RTMG 210-282] Generating pipelined core: 'mabonsoc_udiv_23nhbi_div'
INFO: [RTMG 210-282] Generating pipelined core: 'mabonsoc_udiv_27nibs_div'
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:18 ; elapsed = 00:01:12 . Memory (MB): peak = 486.465 ; gain = 395.023
INFO: [VHDL 208-304] Generating VHDL RTL for mabonsoc.
INFO: [VLOG 209-307] Generating Verilog RTL for mabonsoc.
INFO: [HLS 200-112] Total elapsed time: 72.36 seconds; peak allocated memory: 392.678 MB.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg484-1'
WARNING: [IMPL 213-205] Ignored option '-use_netlist' which is only valid for 'pcore'.
INFO: [IMPL 213-8] Exporting RTL as a Vivado IP.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg484-1'
WARNING: [IMPL 213-205] Ignored option '-use_netlist' which is only valid for 'pcore'.
INFO: [IMPL 213-8] Exporting RTL as a Vivado IP.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg484-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
ERROR: [SIM 211-100] CSim failed with errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg484-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'mabonSOC/mabonsoc.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:01 ; elapsed = 00:01:00 . Memory (MB): peak = 179.125 ; gain = 87.680
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:01 ; elapsed = 00:01:00 . Memory (MB): peak = 179.125 ; gain = 87.680
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:03 ; elapsed = 00:01:03 . Memory (MB): peak = 257.832 ; gain = 166.387
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'log_apfixed_reduce::range_reduce<ap_fixed<29, 7, (ap_q_mode)5, (ap_o_mode)3, 0>, 4, 4, 24, 15>' into 'log_apfixed_reduce::log_traits<2>::range_reduction<24>' (E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_log_apfixed.h:252) automatically.
INFO: [XFORM 203-602] Inlining function 'log_apfixed_reduce::log_traits<2>::range_reduction<24>' into 'log_apfixed_reduce::log<32, 14>' (E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_log_apfixed.h:771) automatically.
INFO: [XFORM 203-602] Inlining function 'hls::log<32, 14>' into 'mabonsoc' (mabonSOC/mabonsoc.cpp:88) automatically.
INFO: [XFORM 203-602] Inlining function 'hls::sqrt<32, 14>' into 'mabonsoc' (mabonSOC/mabonsoc.cpp:91) automatically.
WARNING: [SYNCHK 200-23] E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_sqrt_apfixed.h:272: variable-indexed range selection may cause suboptimal QoR.
INFO: [SYNCHK 200-10] 0 error(s), 1 warning(s).
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:04 ; elapsed = 00:01:04 . Memory (MB): peak = 314.277 ; gain = 222.832
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'sqrt_fixed<32, 14>' (E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_sqrt_apfixed.h:44:36).
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'log_apfixed_reduce::log<32, 14>' (E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_log_apfixed.h:500:9).
INFO: [HLS 200-489] Unrolling loop 'Loop-1' (E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_sqrt_apfixed.h:267) in function 'sqrt_fixed<32, 14>' completely with a factor of 7.
INFO: [HLS 200-489] Unrolling loop 'Loop-2' (E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_sqrt_apfixed.h:295) in function 'sqrt_fixed<32, 14>' completely with a factor of 19.
INFO: [HLS 200-489] Unrolling loop 'Loop-1' (mabonSOC/mabonsoc.cpp:95) in function 'mabonsoc' completely with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'Loop-1' (E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_log_apfixed.h:729) in function 'log_apfixed_reduce::log<32, 14>' completely with a factor of 32.
INFO: [XFORM 203-101] Partitioning array 'UCB.V' (mabonSOC/mabonsoc.cpp:61) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'T.V'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'X.V'  in dimension 1 completely.
INFO: [XFORM 203-602] Inlining function 'log_apfixed_reduce::range_reduce<ap_fixed<29, 7, (ap_q_mode)5, (ap_o_mode)3, 0>, 4, 4, 24, 15>' into 'log_apfixed_reduce::log_traits<2>::range_reduction<24>' (E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_log_apfixed.h:252) automatically.
INFO: [XFORM 203-602] Inlining function 'log_apfixed_reduce::log_traits<2>::range_reduction<24>' into 'log_apfixed_reduce::log<32, 14>' (E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_log_apfixed.h:771) automatically.
INFO: [XFORM 203-602] Inlining function 'hls::log<32, 14>' into 'mabonsoc' (mabonSOC/mabonsoc.cpp:88) automatically.
INFO: [XFORM 203-602] Inlining function 'hls::sqrt<32, 14>' into 'mabonsoc' (mabonSOC/mabonsoc.cpp:91) automatically.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_sqrt_apfixed.h:44:1) to (E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_sqrt_apfixed.h:372:1) in function 'sqrt_fixed<32, 14>'... converting 144 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock to (mabonSOC/mabonsoc.cpp:78:5) in function 'mabonsoc'... converting 7 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (mabonSOC/mabonsoc.cpp:82:5) to (mabonSOC/mabonsoc.cpp:86:2) in function 'mabonsoc'... converting 11 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (mabonSOC/mabonsoc.cpp:88:14) in function 'mabonsoc'... converting 6 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_log_apfixed.h:727:44) to (E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_log_apfixed.h:747:17) in function 'log_apfixed_reduce::log<32, 14>'... converting 33 basic blocks.
INFO: [XFORM 203-11] Balancing expressions in function 'log_apfixed_reduce::log<32, 14>' (E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_log_apfixed.h:178:90)...3 expression(s) balanced.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:06 ; elapsed = 00:01:06 . Memory (MB): peak = 409.477 ; gain = 318.031
WARNING: [XFORM 203-631] Renaming function 'log_apfixed_reduce::log<32, 14>' to 'log<32, 14>' (E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_log_apfixed.h:178:90)
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:08 ; elapsed = 00:01:08 . Memory (MB): peak = 435.938 ; gain = 344.492
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'mabonsoc' ...
WARNING: [SYN 201-103] Legalizing function name 'log<32, 14>' to 'log_32_14_s'.
WARNING: [SYN 201-103] Legalizing function name 'sqrt_fixed<32, 14>' to 'sqrt_fixed_32_14_s'.
WARNING: [SYN 201-107] Renaming port name 'mabonsoc/Out' to 'mabonsoc/Out_r' to avoid the conflict with HDL keywords or other object names.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'log_32_14_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'log<32, 14>'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 7.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 68.225 seconds; current allocated memory: 372.992 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.362 seconds; current allocated memory: 374.275 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'sqrt_fixed_32_14_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'sqrt_fixed<32, 14>'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 15.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.92 seconds; current allocated memory: 375.734 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.532 seconds; current allocated memory: 377.639 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'mabonsoc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.827 seconds; current allocated memory: 378.805 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 1.026 seconds; current allocated memory: 380.591 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'log_32_14_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'log_32_14_s_log_apfixed_reduce_3' to 'log_32_14_s_log_abkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'log_32_14_s_log_apfixed_reduce_2' to 'log_32_14_s_log_acud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'log_32_14_s_log_apfixed_reduce_s' to 'log_32_14_s_log_adEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'mabonsoc_mac_mulsub_24ns_4ns_29ns_29_1_1' to 'mabonsoc_mac_mulseOg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'mabonsoc_mul_mul_6s_23ns_28_1_1' to 'mabonsoc_mul_mul_fYi' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'mabonsoc_mac_mulseOg': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mabonsoc_mul_mul_fYi': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'log_32_14_s'.
INFO: [HLS 200-111]  Elapsed time: 2.083 seconds; current allocated memory: 384.662 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'sqrt_fixed_32_14_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'sqrt_fixed_32_14_s'.
INFO: [HLS 200-111]  Elapsed time: 1.299 seconds; current allocated memory: 388.785 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'mabonsoc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'mabonsoc/Out_r' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mabonsoc/reward' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'mabonsoc' to 's_axilite & ap_ctrl_hs'.
WARNING: [RTGEN 206-101] Register 't_V' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'Index_V' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'X_V_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'X_V_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'X_V_2' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'X_V_3' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'T_V_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'T_V_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'T_V_2' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'T_V_3' is power-on initialization.
INFO: [RTGEN 206-100] Bundling port 'return', 'Out_r' and 'reward' to AXI-Lite port BUS_A.
INFO: [SYN 201-210] Renamed object name 'mabonsoc_mux_42_14_1_1' to 'mabonsoc_mux_42_1g8j' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'mabonsoc_udiv_23ns_14ns_23_27_seq_1' to 'mabonsoc_udiv_23nhbi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'mabonsoc_udiv_27ns_14ns_15_31_seq_1' to 'mabonsoc_udiv_27nibs' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'mabonsoc_mux_42_15_1_1' to 'mabonsoc_mux_42_1jbC' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'mabonsoc_mux_42_1g8j': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mabonsoc_mux_42_1jbC': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mabonsoc_udiv_23nhbi': 4 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mabonsoc_udiv_27nibs': 4 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'mabonsoc'.
INFO: [HLS 200-111]  Elapsed time: 2.358 seconds; current allocated memory: 392.060 MB.
INFO: [RTMG 210-279] Implementing memory 'log_32_14_s_log_abkb_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'log_32_14_s_log_acud_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'log_32_14_s_log_adEe_rom' using distributed ROMs.
INFO: [RTMG 210-282] Generating pipelined core: 'mabonsoc_udiv_23nhbi_div'
INFO: [RTMG 210-282] Generating pipelined core: 'mabonsoc_udiv_27nibs_div'
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:18 ; elapsed = 00:01:23 . Memory (MB): peak = 485.406 ; gain = 393.961
INFO: [VHDL 208-304] Generating VHDL RTL for mabonsoc.
INFO: [VLOG 209-307] Generating Verilog RTL for mabonsoc.
INFO: [HLS 200-112] Total elapsed time: 82.871 seconds; peak allocated memory: 392.060 MB.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg484-1'
WARNING: [IMPL 213-205] Ignored option '-use_netlist' which is only valid for 'pcore'.
INFO: [IMPL 213-8] Exporting RTL as a Vivado IP.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg484-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'mabonSOC/mabonsoc.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:01 ; elapsed = 00:00:53 . Memory (MB): peak = 179.504 ; gain = 89.121
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:01 ; elapsed = 00:00:53 . Memory (MB): peak = 179.504 ; gain = 89.121
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:03 ; elapsed = 00:00:56 . Memory (MB): peak = 260.809 ; gain = 170.426
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'log_apfixed_reduce::range_reduce<ap_fixed<29, 7, (ap_q_mode)5, (ap_o_mode)3, 0>, 4, 4, 24, 15>' into 'log_apfixed_reduce::log_traits<2>::range_reduction<24>' (E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_log_apfixed.h:252) automatically.
INFO: [XFORM 203-602] Inlining function 'log_apfixed_reduce::log_traits<2>::range_reduction<24>' into 'log_apfixed_reduce::log<32, 14>' (E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_log_apfixed.h:771) automatically.
INFO: [XFORM 203-602] Inlining function 'hls::log<32, 14>' into 'mabonsoc' (mabonSOC/mabonsoc.cpp:88) automatically.
INFO: [XFORM 203-602] Inlining function 'hls::sqrt<32, 14>' into 'mabonsoc' (mabonSOC/mabonsoc.cpp:91) automatically.
WARNING: [SYNCHK 200-23] E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_sqrt_apfixed.h:272: variable-indexed range selection may cause suboptimal QoR.
INFO: [SYNCHK 200-10] 0 error(s), 1 warning(s).
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:04 ; elapsed = 00:00:57 . Memory (MB): peak = 314.555 ; gain = 224.172
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'sqrt_fixed<32, 14>' (E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_sqrt_apfixed.h:44:36).
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'log_apfixed_reduce::log<32, 14>' (E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_log_apfixed.h:500:9).
INFO: [HLS 200-489] Unrolling loop 'Loop-1' (E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_sqrt_apfixed.h:267) in function 'sqrt_fixed<32, 14>' completely with a factor of 7.
INFO: [HLS 200-489] Unrolling loop 'Loop-2' (E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_sqrt_apfixed.h:295) in function 'sqrt_fixed<32, 14>' completely with a factor of 19.
INFO: [HLS 200-489] Unrolling loop 'Loop-1' (mabonSOC/mabonsoc.cpp:95) in function 'mabonsoc' completely with a factor of 7.
INFO: [HLS 200-489] Unrolling loop 'Loop-1' (E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_log_apfixed.h:729) in function 'log_apfixed_reduce::log<32, 14>' completely with a factor of 32.
INFO: [XFORM 203-101] Partitioning array 'UCB.V' (mabonSOC/mabonsoc.cpp:61) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'T.V'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'X.V'  in dimension 1 completely.
INFO: [XFORM 203-602] Inlining function 'log_apfixed_reduce::range_reduce<ap_fixed<29, 7, (ap_q_mode)5, (ap_o_mode)3, 0>, 4, 4, 24, 15>' into 'log_apfixed_reduce::log_traits<2>::range_reduction<24>' (E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_log_apfixed.h:252) automatically.
INFO: [XFORM 203-602] Inlining function 'log_apfixed_reduce::log_traits<2>::range_reduction<24>' into 'log_apfixed_reduce::log<32, 14>' (E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_log_apfixed.h:771) automatically.
INFO: [XFORM 203-602] Inlining function 'hls::log<32, 14>' into 'mabonsoc' (mabonSOC/mabonsoc.cpp:88) automatically.
INFO: [XFORM 203-602] Inlining function 'hls::sqrt<32, 14>' into 'mabonsoc' (mabonSOC/mabonsoc.cpp:91) automatically.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_sqrt_apfixed.h:44:1) to (E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_sqrt_apfixed.h:372:1) in function 'sqrt_fixed<32, 14>'... converting 144 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock to (mabonSOC/mabonsoc.cpp:78:5) in function 'mabonsoc'... converting 11 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (mabonSOC/mabonsoc.cpp:82:5) to (mabonSOC/mabonsoc.cpp:86:2) in function 'mabonsoc'... converting 19 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (mabonSOC/mabonsoc.cpp:88:14) in function 'mabonsoc'... converting 10 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_log_apfixed.h:727:44) to (E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_log_apfixed.h:747:17) in function 'log_apfixed_reduce::log<32, 14>'... converting 33 basic blocks.
INFO: [XFORM 203-11] Balancing expressions in function 'mabonsoc' (mabonSOC/mabonsoc.cpp:55)...11 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'log_apfixed_reduce::log<32, 14>' (E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_log_apfixed.h:178:90)...3 expression(s) balanced.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:06 ; elapsed = 00:01:00 . Memory (MB): peak = 410.789 ; gain = 320.406
WARNING: [XFORM 203-631] Renaming function 'log_apfixed_reduce::log<32, 14>' to 'log<32, 14>' (E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_log_apfixed.h:178:90)
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:08 ; elapsed = 00:01:01 . Memory (MB): peak = 437.387 ; gain = 347.004
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'mabonsoc' ...
WARNING: [SYN 201-103] Legalizing function name 'log<32, 14>' to 'log_32_14_s'.
WARNING: [SYN 201-103] Legalizing function name 'sqrt_fixed<32, 14>' to 'sqrt_fixed_32_14_s'.
WARNING: [SYN 201-107] Renaming port name 'mabonsoc/Out' to 'mabonsoc/Out_r' to avoid the conflict with HDL keywords or other object names.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'log_32_14_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'log<32, 14>'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 7.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 61.698 seconds; current allocated memory: 374.455 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.373 seconds; current allocated memory: 375.737 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'sqrt_fixed_32_14_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'sqrt_fixed<32, 14>'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 15.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.917 seconds; current allocated memory: 377.196 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.527 seconds; current allocated memory: 379.117 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'mabonsoc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.962 seconds; current allocated memory: 380.883 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 1.204 seconds; current allocated memory: 383.770 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'log_32_14_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'log_32_14_s_log_apfixed_reduce_3' to 'log_32_14_s_log_abkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'log_32_14_s_log_apfixed_reduce_2' to 'log_32_14_s_log_acud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'log_32_14_s_log_apfixed_reduce_s' to 'log_32_14_s_log_adEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'mabonsoc_mac_mulsub_24ns_4ns_29ns_29_1_1' to 'mabonsoc_mac_mulseOg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'mabonsoc_mul_mul_6s_23ns_28_1_1' to 'mabonsoc_mul_mul_fYi' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'mabonsoc_mac_mulseOg': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mabonsoc_mul_mul_fYi': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'log_32_14_s'.
INFO: [HLS 200-111]  Elapsed time: 2.05 seconds; current allocated memory: 387.738 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'sqrt_fixed_32_14_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'sqrt_fixed_32_14_s'.
INFO: [HLS 200-111]  Elapsed time: 1.305 seconds; current allocated memory: 391.802 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'mabonsoc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'mabonsoc/Out_r' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mabonsoc/reward' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'mabonsoc' to 's_axilite & ap_ctrl_hs'.
WARNING: [RTGEN 206-101] Register 't_V' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'Index_V' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'X_V_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'X_V_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'X_V_2' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'X_V_3' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'X_V_4' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'X_V_5' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'X_V_6' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'X_V_7' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'T_V_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'T_V_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'T_V_2' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'T_V_3' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'T_V_4' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'T_V_5' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'T_V_6' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'T_V_7' is power-on initialization.
INFO: [RTGEN 206-100] Bundling port 'return', 'Out_r' and 'reward' to AXI-Lite port BUS_A.
INFO: [SYN 201-210] Renamed object name 'mabonsoc_mux_83_14_1_1' to 'mabonsoc_mux_83_1g8j' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'mabonsoc_udiv_23ns_14ns_23_27_seq_1' to 'mabonsoc_udiv_23nhbi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'mabonsoc_udiv_27ns_14ns_15_31_seq_1' to 'mabonsoc_udiv_27nibs' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'mabonsoc_mux_83_15_1_1' to 'mabonsoc_mux_83_1jbC' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'mabonsoc_mux_83_1g8j': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mabonsoc_mux_83_1jbC': 6 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mabonsoc_udiv_23nhbi': 8 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mabonsoc_udiv_27nibs': 8 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'mabonsoc'.
INFO: [HLS 200-111]  Elapsed time: 2.469 seconds; current allocated memory: 396.611 MB.
INFO: [RTMG 210-279] Implementing memory 'log_32_14_s_log_abkb_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'log_32_14_s_log_acud_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'log_32_14_s_log_adEe_rom' using distributed ROMs.
INFO: [RTMG 210-282] Generating pipelined core: 'mabonsoc_udiv_23nhbi_div'
INFO: [RTMG 210-282] Generating pipelined core: 'mabonsoc_udiv_27nibs_div'
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:20 ; elapsed = 00:01:16 . Memory (MB): peak = 494.547 ; gain = 404.164
INFO: [VHDL 208-304] Generating VHDL RTL for mabonsoc.
INFO: [VLOG 209-307] Generating Verilog RTL for mabonsoc.
INFO: [HLS 200-112] Total elapsed time: 76.411 seconds; peak allocated memory: 396.611 MB.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg484-1'
WARNING: [IMPL 213-205] Ignored option '-use_netlist' which is only valid for 'pcore'.
INFO: [IMPL 213-8] Exporting RTL as a Vivado IP.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg484-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'mabonSOC/mabonsoc.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:01 ; elapsed = 00:00:50 . Memory (MB): peak = 178.871 ; gain = 87.441
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:01 ; elapsed = 00:00:50 . Memory (MB): peak = 178.871 ; gain = 87.441
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:03 ; elapsed = 00:00:54 . Memory (MB): peak = 258.469 ; gain = 167.039
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'log_apfixed_reduce::range_reduce<ap_fixed<29, 7, (ap_q_mode)5, (ap_o_mode)3, 0>, 4, 4, 24, 15>' into 'log_apfixed_reduce::log_traits<2>::range_reduction<24>' (E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_log_apfixed.h:252) automatically.
INFO: [XFORM 203-602] Inlining function 'log_apfixed_reduce::log_traits<2>::range_reduction<24>' into 'log_apfixed_reduce::log<32, 14>' (E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_log_apfixed.h:771) automatically.
INFO: [XFORM 203-602] Inlining function 'hls::log<32, 14>' into 'mabonsoc' (mabonSOC/mabonsoc.cpp:88) automatically.
INFO: [XFORM 203-602] Inlining function 'hls::sqrt<32, 14>' into 'mabonsoc' (mabonSOC/mabonsoc.cpp:91) automatically.
WARNING: [SYNCHK 200-23] E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_sqrt_apfixed.h:272: variable-indexed range selection may cause suboptimal QoR.
INFO: [SYNCHK 200-10] 0 error(s), 1 warning(s).
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:04 ; elapsed = 00:00:54 . Memory (MB): peak = 315.328 ; gain = 223.898
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'sqrt_fixed<32, 14>' (E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_sqrt_apfixed.h:44:36).
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'log_apfixed_reduce::log<32, 14>' (E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_log_apfixed.h:500:9).
INFO: [HLS 200-489] Unrolling loop 'Loop-1' (E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_sqrt_apfixed.h:267) in function 'sqrt_fixed<32, 14>' completely with a factor of 7.
INFO: [HLS 200-489] Unrolling loop 'Loop-2' (E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_sqrt_apfixed.h:295) in function 'sqrt_fixed<32, 14>' completely with a factor of 19.
INFO: [HLS 200-489] Unrolling loop 'Loop-1' (mabonSOC/mabonsoc.cpp:95) in function 'mabonsoc' completely with a factor of 15.
INFO: [HLS 200-489] Unrolling loop 'Loop-1' (E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_log_apfixed.h:729) in function 'log_apfixed_reduce::log<32, 14>' completely with a factor of 32.
INFO: [XFORM 203-101] Partitioning array 'UCB.V' (mabonSOC/mabonsoc.cpp:61) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'T.V'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'X.V'  in dimension 1 completely.
INFO: [XFORM 203-602] Inlining function 'log_apfixed_reduce::range_reduce<ap_fixed<29, 7, (ap_q_mode)5, (ap_o_mode)3, 0>, 4, 4, 24, 15>' into 'log_apfixed_reduce::log_traits<2>::range_reduction<24>' (E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_log_apfixed.h:252) automatically.
INFO: [XFORM 203-602] Inlining function 'log_apfixed_reduce::log_traits<2>::range_reduction<24>' into 'log_apfixed_reduce::log<32, 14>' (E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_log_apfixed.h:771) automatically.
INFO: [XFORM 203-602] Inlining function 'hls::log<32, 14>' into 'mabonsoc' (mabonSOC/mabonsoc.cpp:88) automatically.
INFO: [XFORM 203-602] Inlining function 'hls::sqrt<32, 14>' into 'mabonsoc' (mabonSOC/mabonsoc.cpp:91) automatically.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_sqrt_apfixed.h:44:1) to (E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_sqrt_apfixed.h:372:1) in function 'sqrt_fixed<32, 14>'... converting 144 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_log_apfixed.h:727:44) to (E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_log_apfixed.h:747:17) in function 'log_apfixed_reduce::log<32, 14>'... converting 33 basic blocks.
INFO: [XFORM 203-11] Balancing expressions in function 'log_apfixed_reduce::log<32, 14>' (E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_log_apfixed.h:178:90)...3 expression(s) balanced.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:07 ; elapsed = 00:00:58 . Memory (MB): peak = 410.656 ; gain = 319.227
WARNING: [XFORM 203-631] Renaming function 'log_apfixed_reduce::log<32, 14>' to 'log<32, 14>' (E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_log_apfixed.h:178:90)
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:09 ; elapsed = 00:01:00 . Memory (MB): peak = 443.082 ; gain = 351.652
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'mabonsoc' ...
WARNING: [SYN 201-103] Legalizing function name 'log<32, 14>' to 'log_32_14_s'.
WARNING: [SYN 201-103] Legalizing function name 'sqrt_fixed<32, 14>' to 'sqrt_fixed_32_14_s'.
WARNING: [SYN 201-107] Renaming port name 'mabonsoc/Out' to 'mabonsoc/Out_r' to avoid the conflict with HDL keywords or other object names.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'log_32_14_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'log<32, 14>'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 7.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 60.29 seconds; current allocated memory: 378.746 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.371 seconds; current allocated memory: 380.028 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'sqrt_fixed_32_14_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'sqrt_fixed<32, 14>'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 15.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.929 seconds; current allocated memory: 381.487 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.537 seconds; current allocated memory: 383.409 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'mabonsoc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 2.595 seconds; current allocated memory: 386.534 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 1.704 seconds; current allocated memory: 394.071 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'log_32_14_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'log_32_14_s_log_apfixed_reduce_3' to 'log_32_14_s_log_abkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'log_32_14_s_log_apfixed_reduce_2' to 'log_32_14_s_log_acud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'log_32_14_s_log_apfixed_reduce_s' to 'log_32_14_s_log_adEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'mabonsoc_mac_mulsub_24ns_4ns_29ns_29_1_1' to 'mabonsoc_mac_mulseOg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'mabonsoc_mul_mul_6s_23ns_28_1_1' to 'mabonsoc_mul_mul_fYi' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'mabonsoc_mac_mulseOg': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mabonsoc_mul_mul_fYi': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'log_32_14_s'.
INFO: [HLS 200-111]  Elapsed time: 2.588 seconds; current allocated memory: 398.002 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'sqrt_fixed_32_14_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'sqrt_fixed_32_14_s'.
INFO: [HLS 200-111]  Elapsed time: 1.328 seconds; current allocated memory: 402.118 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'mabonsoc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'mabonsoc/Out_r' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mabonsoc/reward' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'mabonsoc' to 's_axilite & ap_ctrl_hs'.
WARNING: [RTGEN 206-101] Register 't_V' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'Index_V' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'X_V_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'X_V_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'X_V_2' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'X_V_3' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'X_V_4' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'X_V_5' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'X_V_6' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'X_V_7' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'X_V_8' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'X_V_9' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'X_V_10' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'X_V_11' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'X_V_12' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'X_V_13' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'X_V_14' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'X_V_15' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'T_V_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'T_V_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'T_V_2' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'T_V_3' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'T_V_4' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'T_V_5' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'T_V_6' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'T_V_7' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'T_V_8' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'T_V_9' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'T_V_10' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'T_V_11' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'T_V_12' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'T_V_13' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'T_V_14' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'T_V_15' is power-on initialization.
INFO: [RTGEN 206-100] Bundling port 'return', 'Out_r' and 'reward' to AXI-Lite port BUS_A.
INFO: [SYN 201-210] Renamed object name 'mabonsoc_mux_164_14_1_1' to 'mabonsoc_mux_164_g8j' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'mabonsoc_udiv_23ns_14ns_23_27_seq_1' to 'mabonsoc_udiv_23nhbi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'mabonsoc_udiv_27ns_14ns_15_31_seq_1' to 'mabonsoc_udiv_27nibs' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'mabonsoc_mux_164_15_1_1' to 'mabonsoc_mux_164_jbC' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'mabonsoc_mux_164_1_1_1' to 'mabonsoc_mux_164_kbM' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'mabonsoc_mux_164_g8j': 18 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mabonsoc_mux_164_jbC': 14 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mabonsoc_mux_164_kbM': 16 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mabonsoc_udiv_23nhbi': 16 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mabonsoc_udiv_27nibs': 16 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'mabonsoc'.
INFO: [HLS 200-111]  Elapsed time: 3.11 seconds; current allocated memory: 411.300 MB.
INFO: [RTMG 210-279] Implementing memory 'log_32_14_s_log_abkb_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'log_32_14_s_log_acud_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'log_32_14_s_log_adEe_rom' using distributed ROMs.
INFO: [RTMG 210-282] Generating pipelined core: 'mabonsoc_udiv_23nhbi_div'
INFO: [RTMG 210-282] Generating pipelined core: 'mabonsoc_udiv_27nibs_div'
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:24 ; elapsed = 00:01:20 . Memory (MB): peak = 524.023 ; gain = 432.594
INFO: [VHDL 208-304] Generating VHDL RTL for mabonsoc.
INFO: [VLOG 209-307] Generating Verilog RTL for mabonsoc.
INFO: [HLS 200-112] Total elapsed time: 79.691 seconds; peak allocated memory: 411.300 MB.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg484-1'
WARNING: [IMPL 213-205] Ignored option '-use_netlist' which is only valid for 'pcore'.
INFO: [IMPL 213-8] Exporting RTL as a Vivado IP.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg484-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
ERROR: [SIM 211-100] 'csim_design' failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg484-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
ERROR: [SIM 211-100] CSim failed with errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg484-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'mabonSOC/mabonsoc.cpp' ... 
ERROR: [HLS 200-70] Compilation errors found: In file included from mabonSOC/mabonsoc.cpp:1:
mabonSOC/mabonsoc.cpp:67:4: error: use of undeclared identifier 'printf'
   printf("%d ",(int)T[i]);
   ^
mabonSOC/mabonsoc.cpp:69:3: error: use of undeclared identifier 'printf'
  printf("\n");
  ^
mabonSOC/mabonsoc.cpp:71:5: error: use of undeclared identifier 'printf'
    printf("%d ",(int)X[i]);
    ^
mabonSOC/mabonsoc.cpp:73:3: error: use of undeclared identifier 'printf'
  printf("hardware\n");
  ^
mabonSOC/mabonsoc.cpp:94:3: error: use of undeclared identifier 'printf'
  printf("%.6f\n",(float)UCB[0]);
  ^
mabonSOC/mabonsoc.cpp:103:4: error: use of undeclared identifier 'printf'
   printf("%.6f\n",(float)UCB[i]);
   ^
6 errors generated.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg484-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'mabonSOC/mabonsoc.cpp' ... 
ERROR: [HLS 200-70] Compilation errors found: In file included from mabonSOC/mabonsoc.cpp:1:
mabonSOC/mabonsoc.cpp:67:4: error: use of undeclared identifier 'printf'
   printf("%d ",(int)T[i]);
   ^
mabonSOC/mabonsoc.cpp:69:3: error: use of undeclared identifier 'printf'
  printf("\n");
  ^
mabonSOC/mabonsoc.cpp:71:5: error: use of undeclared identifier 'printf'
    printf("%d ",(int)X[i]);
    ^
mabonSOC/mabonsoc.cpp:73:3: error: use of undeclared identifier 'printf'
  printf("hardware\n");
  ^
mabonSOC/mabonsoc.cpp:94:3: error: use of undeclared identifier 'printf'
  printf("%.6f\n",(float)UCB[0]);
  ^
mabonSOC/mabonsoc.cpp:103:4: error: use of undeclared identifier 'printf'
   printf("%.6f\n",(float)UCB[i]);
   ^
6 errors generated.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg484-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'mabonSOC/mabonsoc.cpp' ... 
ERROR: [HLS 200-70] Compilation errors found: In file included from mabonSOC/mabonsoc.cpp:1:
mabonSOC/mabonsoc.cpp:67:4: error: use of undeclared identifier 'printf'
   printf("%d ",(int)T[i]);
   ^
mabonSOC/mabonsoc.cpp:69:3: error: use of undeclared identifier 'printf'
  printf("\n");
  ^
mabonSOC/mabonsoc.cpp:71:5: error: use of undeclared identifier 'printf'
    printf("%d ",(int)X[i]);
    ^
mabonSOC/mabonsoc.cpp:73:3: error: use of undeclared identifier 'printf'
  printf("hardware\n");
  ^
mabonSOC/mabonsoc.cpp:94:3: error: use of undeclared identifier 'printf'
  printf("%.6f\n",(float)UCB[0]);
  ^
mabonSOC/mabonsoc.cpp:103:4: error: use of undeclared identifier 'printf'
   printf("%.6f\n",(float)UCB[i]);
   ^
6 errors generated.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg484-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'mabonSOC/mabonsoc.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:01 ; elapsed = 00:01:07 . Memory (MB): peak = 178.535 ; gain = 87.035
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:01 ; elapsed = 00:01:07 . Memory (MB): peak = 178.535 ; gain = 87.035
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:03 ; elapsed = 00:01:11 . Memory (MB): peak = 279.832 ; gain = 188.332
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'log_apfixed_reduce::range_reduce<ap_fixed<44, 7, (ap_q_mode)5, (ap_o_mode)3, 0>, 4, 4, 38, 30>' into 'log_apfixed_reduce::log_traits<3>::range_reduction<38>' (E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_log_apfixed.h:280) automatically.
INFO: [XFORM 203-602] Inlining function 'log_apfixed_reduce::range_reduce<ap_fixed<44, 7, (ap_q_mode)5, (ap_o_mode)3, 0>, 7, 6, 30, 25>' into 'log_apfixed_reduce::log_traits<3>::range_reduction<38>' (E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_log_apfixed.h:282) automatically.
INFO: [XFORM 203-602] Inlining function 'log_apfixed_reduce::log_traits<3>::range_reduction<38>' into 'log_apfixed_reduce::log<42, 14>' (E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_log_apfixed.h:771) automatically.
INFO: [XFORM 203-602] Inlining function 'hls::log<42, 14>' into 'mabonsoc' (mabonSOC/mabonsoc.cpp:88) automatically.
INFO: [XFORM 203-602] Inlining function 'hls::sqrt<42, 14>' into 'mabonsoc' (mabonSOC/mabonsoc.cpp:91) automatically.
INFO: [XFORM 203-602] Inlining function 'hls::sqrt<32, 14>' into 'mabonsoc' (mabonSOC/mabonsoc.cpp:97) automatically.
WARNING: [SYNCHK 200-23] E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_sqrt_apfixed.h:272: variable-indexed range selection may cause suboptimal QoR.
INFO: [SYNCHK 200-10] 0 error(s), 1 warning(s).
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:04 ; elapsed = 00:01:12 . Memory (MB): peak = 345.270 ; gain = 253.770
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'sqrt_fixed<42, 14>' (E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_sqrt_apfixed.h:44:36).
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'sqrt_fixed<32, 14>' (E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_sqrt_apfixed.h:44:36).
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'log_apfixed_reduce::log<42, 14>' (E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_log_apfixed.h:500:9).
INFO: [HLS 200-489] Unrolling loop 'Loop-1' (E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_sqrt_apfixed.h:267) in function 'sqrt_fixed<42, 14>' completely with a factor of 7.
INFO: [HLS 200-489] Unrolling loop 'Loop-2' (E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_sqrt_apfixed.h:295) in function 'sqrt_fixed<42, 14>' completely with a factor of 29.
INFO: [HLS 200-489] Unrolling loop 'Loop-1' (E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_sqrt_apfixed.h:267) in function 'sqrt_fixed<32, 14>' completely with a factor of 7.
INFO: [HLS 200-489] Unrolling loop 'Loop-2' (E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_sqrt_apfixed.h:295) in function 'sqrt_fixed<32, 14>' completely with a factor of 19.
INFO: [HLS 200-489] Unrolling loop 'Loop-1' (mabonSOC/mabonsoc.cpp:95) in function 'mabonsoc' completely with a factor of 15.
INFO: [HLS 200-489] Unrolling loop 'Loop-1' (E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_log_apfixed.h:729) in function 'log_apfixed_reduce::log<42, 14>' completely with a factor of 42.
INFO: [XFORM 203-101] Partitioning array 'UCB.V' (mabonSOC/mabonsoc.cpp:61) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'T.V'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'X.V'  in dimension 1 completely.
INFO: [XFORM 203-602] Inlining function 'log_apfixed_reduce::range_reduce<ap_fixed<44, 7, (ap_q_mode)5, (ap_o_mode)3, 0>, 4, 4, 38, 30>' into 'log_apfixed_reduce::log_traits<3>::range_reduction<38>' (E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_log_apfixed.h:280) automatically.
INFO: [XFORM 203-602] Inlining function 'log_apfixed_reduce::range_reduce<ap_fixed<44, 7, (ap_q_mode)5, (ap_o_mode)3, 0>, 7, 6, 30, 25>' into 'log_apfixed_reduce::log_traits<3>::range_reduction<38>' (E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_log_apfixed.h:282) automatically.
INFO: [XFORM 203-602] Inlining function 'log_apfixed_reduce::log_traits<3>::range_reduction<38>' into 'log_apfixed_reduce::log<42, 14>' (E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_log_apfixed.h:771) automatically.
INFO: [XFORM 203-602] Inlining function 'hls::log<42, 14>' into 'mabonsoc' (mabonSOC/mabonsoc.cpp:88) automatically.
INFO: [XFORM 203-602] Inlining function 'hls::sqrt<42, 14>' into 'mabonsoc' (mabonSOC/mabonsoc.cpp:91) automatically.
INFO: [XFORM 203-602] Inlining function 'hls::sqrt<32, 14>' into 'mabonsoc' (mabonSOC/mabonsoc.cpp:97) automatically.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_sqrt_apfixed.h:44:1) to (E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_sqrt_apfixed.h:372:1) in function 'sqrt_fixed<42, 14>'... converting 214 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_sqrt_apfixed.h:44:1) to (E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_sqrt_apfixed.h:372:1) in function 'sqrt_fixed<32, 14>'... converting 144 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_log_apfixed.h:727:44) to (E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_log_apfixed.h:747:17) in function 'log_apfixed_reduce::log<42, 14>'... converting 43 basic blocks.
INFO: [XFORM 203-11] Balancing expressions in function 'log_apfixed_reduce::log<42, 14>' (E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_log_apfixed.h:178:90)...7 expression(s) balanced.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:10 ; elapsed = 00:01:18 . Memory (MB): peak = 456.238 ; gain = 364.738
WARNING: [XFORM 203-631] Renaming function 'log_apfixed_reduce::log<42, 14>' to 'log<42, 14>' (E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_log_apfixed.h:178:90)
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:14 ; elapsed = 00:01:22 . Memory (MB): peak = 505.039 ; gain = 413.539
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'mabonsoc' ...
WARNING: [SYN 201-103] Legalizing function name 'log<42, 14>' to 'log_42_14_s'.
WARNING: [SYN 201-103] Legalizing function name 'sqrt_fixed<42, 14>' to 'sqrt_fixed_42_14_s'.
WARNING: [SYN 201-103] Legalizing function name 'sqrt_fixed<32, 14>' to 'sqrt_fixed_32_14_s'.
WARNING: [SYN 201-107] Renaming port name 'mabonsoc/Out' to 'mabonsoc/Out_r' to avoid the conflict with HDL keywords or other object names.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'log_42_14_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'log<42, 14>'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 13.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 82.197 seconds; current allocated memory: 438.362 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.555 seconds; current allocated memory: 440.110 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'sqrt_fixed_42_14_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'sqrt_fixed<42, 14>'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 24.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 1.676 seconds; current allocated memory: 442.236 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.893 seconds; current allocated memory: 445.033 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'sqrt_fixed_32_14_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'sqrt_fixed<32, 14>'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 15.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 1.682 seconds; current allocated memory: 446.968 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.608 seconds; current allocated memory: 448.887 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'mabonsoc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 2.66 seconds; current allocated memory: 452.214 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 3.015 seconds; current allocated memory: 460.964 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'log_42_14_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'log_42_14_s_log_apfixed_reduce_4' to 'log_42_14_s_log_abkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'log_42_14_s_log_apfixed_reduce_3' to 'log_42_14_s_log_acud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'log_42_14_s_log_apfixed_reduce_5' to 'log_42_14_s_log_adEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'log_42_14_s_log_apfixed_reduce_s' to 'log_42_14_s_log_aeOg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'mabonsoc_mul_48ns_6ns_54_2_1' to 'mabonsoc_mul_48nsfYi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'mabonsoc_mul_mul_14ns_14ns_28_1_1' to 'mabonsoc_mul_mul_g8j' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'mabonsoc_mul_48nsfYi': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mabonsoc_mul_mul_g8j': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'log_42_14_s'.
INFO: [HLS 200-111]  Elapsed time: 3.254 seconds; current allocated memory: 466.121 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'sqrt_fixed_42_14_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'sqrt_fixed_42_14_s'.
INFO: [HLS 200-111]  Elapsed time: 2.01 seconds; current allocated memory: 471.868 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'sqrt_fixed_32_14_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'sqrt_fixed_32_14_s'.
INFO: [HLS 200-111]  Elapsed time: 3.278 seconds; current allocated memory: 477.524 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'mabonsoc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'mabonsoc/Out_r' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mabonsoc/reward' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'mabonsoc' to 's_axilite & ap_ctrl_hs'.
WARNING: [RTGEN 206-101] Register 't_V' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'Index_V' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'X_V_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'X_V_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'X_V_2' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'X_V_3' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'X_V_4' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'X_V_5' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'X_V_6' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'X_V_7' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'X_V_8' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'X_V_9' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'X_V_10' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'X_V_11' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'X_V_12' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'X_V_13' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'X_V_14' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'X_V_15' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'T_V_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'T_V_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'T_V_2' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'T_V_3' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'T_V_4' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'T_V_5' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'T_V_6' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'T_V_7' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'T_V_8' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'T_V_9' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'T_V_10' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'T_V_11' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'T_V_12' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'T_V_13' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'T_V_14' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'T_V_15' is power-on initialization.
INFO: [RTGEN 206-100] Bundling port 'return', 'Out_r' and 'reward' to AXI-Lite port BUS_A.
INFO: [SYN 201-210] Renamed object name 'mabonsoc_mux_164_14_1_1' to 'mabonsoc_mux_164_hbi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'mabonsoc_udiv_33ns_14ns_33_37_seq_1' to 'mabonsoc_udiv_33nibs' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'mabonsoc_udiv_23ns_14ns_23_27_seq_1' to 'mabonsoc_udiv_23njbC' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'mabonsoc_udiv_37ns_14ns_25_41_seq_1' to 'mabonsoc_udiv_37nkbM' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'mabonsoc_mux_164_25_1_1' to 'mabonsoc_mux_164_lbW' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'mabonsoc_mux_164_1_1_1' to 'mabonsoc_mux_164_mb6' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'mabonsoc_mux_164_hbi': 18 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mabonsoc_mux_164_lbW': 14 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mabonsoc_mux_164_mb6': 16 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mabonsoc_udiv_23njbC': 15 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mabonsoc_udiv_33nibs': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mabonsoc_udiv_37nkbM': 16 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'mabonsoc'.
INFO: [HLS 200-111]  Elapsed time: 3.421 seconds; current allocated memory: 486.940 MB.
INFO: [RTMG 210-282] Generating pipelined core: 'mabonsoc_mul_48nsfYi_MulnS_0'
INFO: [RTMG 210-279] Implementing memory 'log_42_14_s_log_abkb_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'log_42_14_s_log_acud_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'log_42_14_s_log_adEe_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'log_42_14_s_log_aeOg_rom' using auto ROMs.
INFO: [RTMG 210-282] Generating pipelined core: 'mabonsoc_udiv_33nibs_div'
INFO: [RTMG 210-282] Generating pipelined core: 'mabonsoc_udiv_23njbC_div'
INFO: [RTMG 210-282] Generating pipelined core: 'mabonsoc_udiv_37nkbM_div'
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:39 ; elapsed = 00:01:53 . Memory (MB): peak = 616.527 ; gain = 525.027
INFO: [VHDL 208-304] Generating VHDL RTL for mabonsoc.
INFO: [VLOG 209-307] Generating Verilog RTL for mabonsoc.
INFO: [HLS 200-112] Total elapsed time: 113.153 seconds; peak allocated memory: 486.940 MB.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg484-1'
WARNING: [IMPL 213-205] Ignored option '-use_netlist' which is only valid for 'pcore'.
INFO: [IMPL 213-8] Exporting RTL as a Vivado IP.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg484-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'mabonSOC/mabonsoc.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:01 ; elapsed = 00:00:51 . Memory (MB): peak = 178.871 ; gain = 88.473
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:01 ; elapsed = 00:00:51 . Memory (MB): peak = 178.871 ; gain = 88.473
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:03 ; elapsed = 00:00:54 . Memory (MB): peak = 260.090 ; gain = 169.691
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'log_apfixed_reduce::range_reduce<ap_fixed<29, 7, (ap_q_mode)5, (ap_o_mode)3, 0>, 4, 4, 24, 15>' into 'log_apfixed_reduce::log_traits<2>::range_reduction<24>' (E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_log_apfixed.h:252) automatically.
INFO: [XFORM 203-602] Inlining function 'log_apfixed_reduce::log_traits<2>::range_reduction<24>' into 'log_apfixed_reduce::log<32, 14>' (E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_log_apfixed.h:771) automatically.
INFO: [XFORM 203-602] Inlining function 'hls::log<32, 14>' into 'mabonsoc' (mabonSOC/mabonsoc.cpp:88) automatically.
INFO: [XFORM 203-602] Inlining function 'hls::sqrt<32, 14>' into 'mabonsoc' (mabonSOC/mabonsoc.cpp:91) automatically.
WARNING: [SYNCHK 200-23] E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_sqrt_apfixed.h:272: variable-indexed range selection may cause suboptimal QoR.
INFO: [SYNCHK 200-10] 0 error(s), 1 warning(s).
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:04 ; elapsed = 00:00:55 . Memory (MB): peak = 314.633 ; gain = 224.234
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'sqrt_fixed<32, 14>' (E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_sqrt_apfixed.h:44:36).
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'log_apfixed_reduce::log<32, 14>' (E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_log_apfixed.h:500:9).
INFO: [HLS 200-489] Unrolling loop 'Loop-1' (E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_sqrt_apfixed.h:267) in function 'sqrt_fixed<32, 14>' completely with a factor of 7.
INFO: [HLS 200-489] Unrolling loop 'Loop-2' (E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_sqrt_apfixed.h:295) in function 'sqrt_fixed<32, 14>' completely with a factor of 19.
INFO: [HLS 200-489] Unrolling loop 'Loop-1' (mabonSOC/mabonsoc.cpp:95) in function 'mabonsoc' completely with a factor of 15.
INFO: [HLS 200-489] Unrolling loop 'Loop-1' (E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_log_apfixed.h:729) in function 'log_apfixed_reduce::log<32, 14>' completely with a factor of 32.
INFO: [XFORM 203-101] Partitioning array 'UCB.V' (mabonSOC/mabonsoc.cpp:61) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'T.V'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'X.V'  in dimension 1 completely.
INFO: [XFORM 203-602] Inlining function 'log_apfixed_reduce::range_reduce<ap_fixed<29, 7, (ap_q_mode)5, (ap_o_mode)3, 0>, 4, 4, 24, 15>' into 'log_apfixed_reduce::log_traits<2>::range_reduction<24>' (E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_log_apfixed.h:252) automatically.
INFO: [XFORM 203-602] Inlining function 'log_apfixed_reduce::log_traits<2>::range_reduction<24>' into 'log_apfixed_reduce::log<32, 14>' (E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_log_apfixed.h:771) automatically.
INFO: [XFORM 203-602] Inlining function 'hls::log<32, 14>' into 'mabonsoc' (mabonSOC/mabonsoc.cpp:88) automatically.
INFO: [XFORM 203-602] Inlining function 'hls::sqrt<32, 14>' into 'mabonsoc' (mabonSOC/mabonsoc.cpp:91) automatically.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_sqrt_apfixed.h:44:1) to (E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_sqrt_apfixed.h:372:1) in function 'sqrt_fixed<32, 14>'... converting 144 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_log_apfixed.h:727:44) to (E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_log_apfixed.h:747:17) in function 'log_apfixed_reduce::log<32, 14>'... converting 33 basic blocks.
INFO: [XFORM 203-11] Balancing expressions in function 'log_apfixed_reduce::log<32, 14>' (E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_log_apfixed.h:178:90)...3 expression(s) balanced.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:07 ; elapsed = 00:00:58 . Memory (MB): peak = 410.887 ; gain = 320.488
WARNING: [XFORM 203-631] Renaming function 'log_apfixed_reduce::log<32, 14>' to 'log<32, 14>' (E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_log_apfixed.h:178:90)
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:09 ; elapsed = 00:01:01 . Memory (MB): peak = 442.813 ; gain = 352.414
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'mabonsoc' ...
WARNING: [SYN 201-103] Legalizing function name 'log<32, 14>' to 'log_32_14_s'.
WARNING: [SYN 201-103] Legalizing function name 'sqrt_fixed<32, 14>' to 'sqrt_fixed_32_14_s'.
WARNING: [SYN 201-107] Renaming port name 'mabonsoc/Out' to 'mabonsoc/Out_r' to avoid the conflict with HDL keywords or other object names.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'log_32_14_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'log<32, 14>'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 7.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 61.092 seconds; current allocated memory: 378.702 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.372 seconds; current allocated memory: 379.984 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'sqrt_fixed_32_14_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'sqrt_fixed<32, 14>'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 15.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.928 seconds; current allocated memory: 381.441 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.556 seconds; current allocated memory: 383.361 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'mabonsoc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 2.567 seconds; current allocated memory: 386.614 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 1.871 seconds; current allocated memory: 394.316 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'log_32_14_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'log_32_14_s_log_apfixed_reduce_3' to 'log_32_14_s_log_abkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'log_32_14_s_log_apfixed_reduce_2' to 'log_32_14_s_log_acud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'log_32_14_s_log_apfixed_reduce_s' to 'log_32_14_s_log_adEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'mabonsoc_mac_mulsub_24ns_4ns_29ns_29_1_1' to 'mabonsoc_mac_mulseOg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'mabonsoc_mul_mul_6s_23ns_28_1_1' to 'mabonsoc_mul_mul_fYi' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'mabonsoc_mac_mulseOg': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mabonsoc_mul_mul_fYi': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'log_32_14_s'.
INFO: [HLS 200-111]  Elapsed time: 2.79 seconds; current allocated memory: 398.367 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'sqrt_fixed_32_14_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'sqrt_fixed_32_14_s'.
INFO: [HLS 200-111]  Elapsed time: 1.349 seconds; current allocated memory: 402.426 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'mabonsoc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'mabonsoc/Out_r' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mabonsoc/reward' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'mabonsoc' to 's_axilite & ap_ctrl_hs'.
WARNING: [RTGEN 206-101] Register 't_V' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'Index_V' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'X_V_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'X_V_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'X_V_2' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'X_V_3' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'X_V_4' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'X_V_5' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'X_V_6' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'X_V_7' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'X_V_8' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'X_V_9' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'X_V_10' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'X_V_11' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'X_V_12' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'X_V_13' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'X_V_14' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'X_V_15' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'T_V_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'T_V_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'T_V_2' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'T_V_3' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'T_V_4' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'T_V_5' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'T_V_6' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'T_V_7' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'T_V_8' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'T_V_9' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'T_V_10' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'T_V_11' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'T_V_12' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'T_V_13' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'T_V_14' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'T_V_15' is power-on initialization.
INFO: [RTGEN 206-100] Bundling port 'return', 'Out_r' and 'reward' to AXI-Lite port BUS_A.
INFO: [SYN 201-210] Renamed object name 'mabonsoc_mux_164_14_1_1' to 'mabonsoc_mux_164_g8j' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'mabonsoc_udiv_23ns_14ns_23_27_seq_1' to 'mabonsoc_udiv_23nhbi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'mabonsoc_udiv_37ns_14ns_25_41_seq_1' to 'mabonsoc_udiv_37nibs' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'mabonsoc_mux_164_25_1_1' to 'mabonsoc_mux_164_jbC' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'mabonsoc_mux_164_1_1_1' to 'mabonsoc_mux_164_kbM' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'mabonsoc_mux_164_g8j': 18 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mabonsoc_mux_164_jbC': 14 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mabonsoc_mux_164_kbM': 16 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mabonsoc_udiv_23nhbi': 16 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mabonsoc_udiv_37nibs': 16 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'mabonsoc'.
INFO: [HLS 200-111]  Elapsed time: 3.283 seconds; current allocated memory: 411.677 MB.
INFO: [RTMG 210-279] Implementing memory 'log_32_14_s_log_abkb_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'log_32_14_s_log_acud_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'log_32_14_s_log_adEe_rom' using distributed ROMs.
INFO: [RTMG 210-282] Generating pipelined core: 'mabonsoc_udiv_23nhbi_div'
INFO: [RTMG 210-282] Generating pipelined core: 'mabonsoc_udiv_37nibs_div'
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:25 ; elapsed = 00:01:21 . Memory (MB): peak = 524.109 ; gain = 433.711
INFO: [VHDL 208-304] Generating VHDL RTL for mabonsoc.
INFO: [VLOG 209-307] Generating Verilog RTL for mabonsoc.
INFO: [HLS 200-112] Total elapsed time: 81.204 seconds; peak allocated memory: 411.677 MB.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg484-1'
WARNING: [IMPL 213-205] Ignored option '-use_netlist' which is only valid for 'pcore'.
INFO: [IMPL 213-8] Exporting RTL as a Vivado IP.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg484-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'mabonSOC/mabonsoc.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:01 ; elapsed = 00:00:51 . Memory (MB): peak = 178.793 ; gain = 87.313
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:01 ; elapsed = 00:00:51 . Memory (MB): peak = 178.793 ; gain = 87.313
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:03 ; elapsed = 00:00:54 . Memory (MB): peak = 258.668 ; gain = 167.188
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'log_apfixed_reduce::range_reduce<ap_fixed<29, 7, (ap_q_mode)5, (ap_o_mode)3, 0>, 4, 4, 24, 15>' into 'log_apfixed_reduce::log_traits<2>::range_reduction<24>' (E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_log_apfixed.h:252) automatically.
INFO: [XFORM 203-602] Inlining function 'log_apfixed_reduce::log_traits<2>::range_reduction<24>' into 'log_apfixed_reduce::log<32, 14>' (E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_log_apfixed.h:771) automatically.
INFO: [XFORM 203-602] Inlining function 'hls::log<32, 14>' into 'mabonsoc' (mabonSOC/mabonsoc.cpp:88) automatically.
INFO: [XFORM 203-602] Inlining function 'hls::sqrt<32, 14>' into 'mabonsoc' (mabonSOC/mabonsoc.cpp:91) automatically.
WARNING: [SYNCHK 200-23] E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_sqrt_apfixed.h:272: variable-indexed range selection may cause suboptimal QoR.
INFO: [SYNCHK 200-10] 0 error(s), 1 warning(s).
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:04 ; elapsed = 00:00:55 . Memory (MB): peak = 314.258 ; gain = 222.777
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'sqrt_fixed<32, 14>' (E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_sqrt_apfixed.h:44:36).
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'log_apfixed_reduce::log<32, 14>' (E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_log_apfixed.h:500:9).
INFO: [HLS 200-489] Unrolling loop 'Loop-1' (E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_sqrt_apfixed.h:267) in function 'sqrt_fixed<32, 14>' completely with a factor of 7.
INFO: [HLS 200-489] Unrolling loop 'Loop-2' (E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_sqrt_apfixed.h:295) in function 'sqrt_fixed<32, 14>' completely with a factor of 19.
INFO: [HLS 200-489] Unrolling loop 'Loop-1' (mabonSOC/mabonsoc.cpp:95) in function 'mabonsoc' completely with a factor of 15.
INFO: [HLS 200-489] Unrolling loop 'Loop-1' (E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_log_apfixed.h:729) in function 'log_apfixed_reduce::log<32, 14>' completely with a factor of 32.
INFO: [XFORM 203-101] Partitioning array 'UCB.V' (mabonSOC/mabonsoc.cpp:61) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'T.V'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'X.V'  in dimension 1 completely.
INFO: [XFORM 203-602] Inlining function 'log_apfixed_reduce::range_reduce<ap_fixed<29, 7, (ap_q_mode)5, (ap_o_mode)3, 0>, 4, 4, 24, 15>' into 'log_apfixed_reduce::log_traits<2>::range_reduction<24>' (E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_log_apfixed.h:252) automatically.
INFO: [XFORM 203-602] Inlining function 'log_apfixed_reduce::log_traits<2>::range_reduction<24>' into 'log_apfixed_reduce::log<32, 14>' (E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_log_apfixed.h:771) automatically.
INFO: [XFORM 203-602] Inlining function 'hls::log<32, 14>' into 'mabonsoc' (mabonSOC/mabonsoc.cpp:88) automatically.
INFO: [XFORM 203-602] Inlining function 'hls::sqrt<32, 14>' into 'mabonsoc' (mabonSOC/mabonsoc.cpp:91) automatically.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_sqrt_apfixed.h:44:1) to (E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_sqrt_apfixed.h:372:1) in function 'sqrt_fixed<32, 14>'... converting 144 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_log_apfixed.h:727:44) to (E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_log_apfixed.h:747:17) in function 'log_apfixed_reduce::log<32, 14>'... converting 33 basic blocks.
INFO: [XFORM 203-11] Balancing expressions in function 'log_apfixed_reduce::log<32, 14>' (E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_log_apfixed.h:178:90)...3 expression(s) balanced.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:06 ; elapsed = 00:00:58 . Memory (MB): peak = 411.738 ; gain = 320.258
WARNING: [XFORM 203-631] Renaming function 'log_apfixed_reduce::log<32, 14>' to 'log<32, 14>' (E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_log_apfixed.h:178:90)
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:09 ; elapsed = 00:01:01 . Memory (MB): peak = 442.500 ; gain = 351.020
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'mabonsoc' ...
WARNING: [SYN 201-103] Legalizing function name 'log<32, 14>' to 'log_32_14_s'.
WARNING: [SYN 201-103] Legalizing function name 'sqrt_fixed<32, 14>' to 'sqrt_fixed_32_14_s'.
WARNING: [SYN 201-107] Renaming port name 'mabonsoc/Out' to 'mabonsoc/Out_r' to avoid the conflict with HDL keywords or other object names.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'log_32_14_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'log<32, 14>'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 7.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 60.862 seconds; current allocated memory: 378.728 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.39 seconds; current allocated memory: 380.010 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'sqrt_fixed_32_14_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'sqrt_fixed<32, 14>'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 15.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.934 seconds; current allocated memory: 381.467 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.544 seconds; current allocated memory: 383.387 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'mabonsoc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 2.58 seconds; current allocated memory: 386.725 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 1.93 seconds; current allocated memory: 394.561 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'log_32_14_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'log_32_14_s_log_apfixed_reduce_3' to 'log_32_14_s_log_abkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'log_32_14_s_log_apfixed_reduce_2' to 'log_32_14_s_log_acud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'log_32_14_s_log_apfixed_reduce_s' to 'log_32_14_s_log_adEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'mabonsoc_mac_mulsub_24ns_4ns_29ns_29_1_1' to 'mabonsoc_mac_mulseOg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'mabonsoc_mul_mul_6s_23ns_28_1_1' to 'mabonsoc_mul_mul_fYi' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'mabonsoc_mac_mulseOg': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mabonsoc_mul_mul_fYi': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'log_32_14_s'.
INFO: [HLS 200-111]  Elapsed time: 2.869 seconds; current allocated memory: 398.628 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'sqrt_fixed_32_14_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'sqrt_fixed_32_14_s'.
INFO: [HLS 200-111]  Elapsed time: 1.368 seconds; current allocated memory: 402.686 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'mabonsoc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'mabonsoc/Out_r' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mabonsoc/reward' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'mabonsoc' to 's_axilite & ap_ctrl_hs'.
WARNING: [RTGEN 206-101] Register 't_V' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'Index_V' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'X_V_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'X_V_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'X_V_2' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'X_V_3' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'X_V_4' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'X_V_5' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'X_V_6' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'X_V_7' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'X_V_8' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'X_V_9' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'X_V_10' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'X_V_11' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'X_V_12' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'X_V_13' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'X_V_14' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'X_V_15' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'T_V_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'T_V_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'T_V_2' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'T_V_3' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'T_V_4' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'T_V_5' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'T_V_6' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'T_V_7' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'T_V_8' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'T_V_9' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'T_V_10' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'T_V_11' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'T_V_12' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'T_V_13' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'T_V_14' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'T_V_15' is power-on initialization.
INFO: [RTGEN 206-100] Bundling port 'return', 'Out_r' and 'reward' to AXI-Lite port BUS_A.
INFO: [SYN 201-210] Renamed object name 'mabonsoc_mux_164_14_1_1' to 'mabonsoc_mux_164_g8j' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'mabonsoc_udiv_42ns_14ns_30_46_seq_1' to 'mabonsoc_udiv_42nhbi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'mabonsoc_udiv_23ns_14ns_23_27_seq_1' to 'mabonsoc_udiv_23nibs' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'mabonsoc_mux_164_30_1_1' to 'mabonsoc_mux_164_jbC' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'mabonsoc_mux_164_1_1_1' to 'mabonsoc_mux_164_kbM' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'mabonsoc_mux_164_g8j': 18 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mabonsoc_mux_164_jbC': 14 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mabonsoc_mux_164_kbM': 16 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mabonsoc_udiv_23nibs': 16 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mabonsoc_udiv_42nhbi': 16 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'mabonsoc'.
INFO: [HLS 200-111]  Elapsed time: 3.253 seconds; current allocated memory: 411.988 MB.
INFO: [RTMG 210-279] Implementing memory 'log_32_14_s_log_abkb_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'log_32_14_s_log_acud_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'log_32_14_s_log_adEe_rom' using distributed ROMs.
INFO: [RTMG 210-282] Generating pipelined core: 'mabonsoc_udiv_42nhbi_div'
INFO: [RTMG 210-282] Generating pipelined core: 'mabonsoc_udiv_23nibs_div'
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:25 ; elapsed = 00:01:21 . Memory (MB): peak = 523.316 ; gain = 431.836
INFO: [VHDL 208-304] Generating VHDL RTL for mabonsoc.
INFO: [VLOG 209-307] Generating Verilog RTL for mabonsoc.
INFO: [HLS 200-112] Total elapsed time: 81.431 seconds; peak allocated memory: 411.988 MB.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg484-1'
WARNING: [IMPL 213-205] Ignored option '-use_netlist' which is only valid for 'pcore'.
INFO: [IMPL 213-8] Exporting RTL as a Vivado IP.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg484-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'mabonSOC/mabonsoc.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:01 ; elapsed = 00:00:50 . Memory (MB): peak = 178.430 ; gain = 86.984
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:01 ; elapsed = 00:00:50 . Memory (MB): peak = 178.430 ; gain = 86.984
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:03 ; elapsed = 00:00:53 . Memory (MB): peak = 258.941 ; gain = 167.496
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'log_apfixed_reduce::range_reduce<ap_fixed<29, 7, (ap_q_mode)5, (ap_o_mode)3, 0>, 4, 4, 24, 15>' into 'log_apfixed_reduce::log_traits<2>::range_reduction<24>' (E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_log_apfixed.h:252) automatically.
INFO: [XFORM 203-602] Inlining function 'log_apfixed_reduce::log_traits<2>::range_reduction<24>' into 'log_apfixed_reduce::log<32, 14>' (E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_log_apfixed.h:771) automatically.
INFO: [XFORM 203-602] Inlining function 'hls::log<32, 14>' into 'mabonsoc' (mabonSOC/mabonsoc.cpp:88) automatically.
INFO: [XFORM 203-602] Inlining function 'hls::sqrt<32, 14>' into 'mabonsoc' (mabonSOC/mabonsoc.cpp:91) automatically.
WARNING: [SYNCHK 200-23] E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_sqrt_apfixed.h:272: variable-indexed range selection may cause suboptimal QoR.
INFO: [SYNCHK 200-10] 0 error(s), 1 warning(s).
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:03 ; elapsed = 00:00:54 . Memory (MB): peak = 314.984 ; gain = 223.539
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'sqrt_fixed<32, 14>' (E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_sqrt_apfixed.h:44:36).
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'log_apfixed_reduce::log<32, 14>' (E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_log_apfixed.h:500:9).
INFO: [HLS 200-489] Unrolling loop 'Loop-1' (E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_sqrt_apfixed.h:267) in function 'sqrt_fixed<32, 14>' completely with a factor of 7.
INFO: [HLS 200-489] Unrolling loop 'Loop-2' (E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_sqrt_apfixed.h:295) in function 'sqrt_fixed<32, 14>' completely with a factor of 19.
INFO: [HLS 200-489] Unrolling loop 'Loop-1' (mabonSOC/mabonsoc.cpp:95) in function 'mabonsoc' completely with a factor of 15.
INFO: [HLS 200-489] Unrolling loop 'Loop-1' (E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_log_apfixed.h:729) in function 'log_apfixed_reduce::log<32, 14>' completely with a factor of 32.
INFO: [XFORM 203-101] Partitioning array 'UCB.V' (mabonSOC/mabonsoc.cpp:61) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'T.V'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'X.V'  in dimension 1 completely.
INFO: [XFORM 203-602] Inlining function 'log_apfixed_reduce::range_reduce<ap_fixed<29, 7, (ap_q_mode)5, (ap_o_mode)3, 0>, 4, 4, 24, 15>' into 'log_apfixed_reduce::log_traits<2>::range_reduction<24>' (E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_log_apfixed.h:252) automatically.
INFO: [XFORM 203-602] Inlining function 'log_apfixed_reduce::log_traits<2>::range_reduction<24>' into 'log_apfixed_reduce::log<32, 14>' (E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_log_apfixed.h:771) automatically.
INFO: [XFORM 203-602] Inlining function 'hls::log<32, 14>' into 'mabonsoc' (mabonSOC/mabonsoc.cpp:88) automatically.
INFO: [XFORM 203-602] Inlining function 'hls::sqrt<32, 14>' into 'mabonsoc' (mabonSOC/mabonsoc.cpp:91) automatically.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_sqrt_apfixed.h:44:1) to (E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_sqrt_apfixed.h:372:1) in function 'sqrt_fixed<32, 14>'... converting 144 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_log_apfixed.h:727:44) to (E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_log_apfixed.h:747:17) in function 'log_apfixed_reduce::log<32, 14>'... converting 33 basic blocks.
INFO: [XFORM 203-11] Balancing expressions in function 'log_apfixed_reduce::log<32, 14>' (E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_log_apfixed.h:178:90)...3 expression(s) balanced.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:06 ; elapsed = 00:00:57 . Memory (MB): peak = 411.559 ; gain = 320.113
WARNING: [XFORM 203-631] Renaming function 'log_apfixed_reduce::log<32, 14>' to 'log<32, 14>' (E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_log_apfixed.h:178:90)
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:09 ; elapsed = 00:01:00 . Memory (MB): peak = 442.914 ; gain = 351.469
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'mabonsoc' ...
WARNING: [SYN 201-103] Legalizing function name 'log<32, 14>' to 'log_32_14_s'.
WARNING: [SYN 201-103] Legalizing function name 'sqrt_fixed<32, 14>' to 'sqrt_fixed_32_14_s'.
WARNING: [SYN 201-107] Renaming port name 'mabonsoc/Out' to 'mabonsoc/Out_r' to avoid the conflict with HDL keywords or other object names.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'log_32_14_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'log<32, 14>'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 7.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 59.902 seconds; current allocated memory: 378.981 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.363 seconds; current allocated memory: 380.264 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'sqrt_fixed_32_14_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'sqrt_fixed<32, 14>'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 15.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.915 seconds; current allocated memory: 381.721 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.53 seconds; current allocated memory: 383.640 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'mabonsoc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 2.603 seconds; current allocated memory: 386.879 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 1.809 seconds; current allocated memory: 394.532 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'log_32_14_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'log_32_14_s_log_apfixed_reduce_3' to 'log_32_14_s_log_abkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'log_32_14_s_log_apfixed_reduce_2' to 'log_32_14_s_log_acud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'log_32_14_s_log_apfixed_reduce_s' to 'log_32_14_s_log_adEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'mabonsoc_mac_mulsub_24ns_4ns_29ns_29_1_1' to 'mabonsoc_mac_mulseOg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'mabonsoc_mul_mul_6s_23ns_28_1_1' to 'mabonsoc_mul_mul_fYi' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'mabonsoc_mac_mulseOg': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mabonsoc_mul_mul_fYi': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'log_32_14_s'.
INFO: [HLS 200-111]  Elapsed time: 2.68 seconds; current allocated memory: 398.546 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'sqrt_fixed_32_14_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'sqrt_fixed_32_14_s'.
INFO: [HLS 200-111]  Elapsed time: 1.33 seconds; current allocated memory: 402.641 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'mabonsoc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'mabonsoc/Out_r' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mabonsoc/reward' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'mabonsoc' to 's_axilite & ap_ctrl_hs'.
WARNING: [RTGEN 206-101] Register 't_V' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'Index_V' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'X_V_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'X_V_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'X_V_2' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'X_V_3' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'X_V_4' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'X_V_5' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'X_V_6' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'X_V_7' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'X_V_8' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'X_V_9' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'X_V_10' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'X_V_11' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'X_V_12' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'X_V_13' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'X_V_14' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'X_V_15' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'T_V_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'T_V_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'T_V_2' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'T_V_3' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'T_V_4' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'T_V_5' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'T_V_6' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'T_V_7' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'T_V_8' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'T_V_9' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'T_V_10' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'T_V_11' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'T_V_12' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'T_V_13' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'T_V_14' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'T_V_15' is power-on initialization.
INFO: [RTGEN 206-100] Bundling port 'return', 'Out_r' and 'reward' to AXI-Lite port BUS_A.
INFO: [SYN 201-210] Renamed object name 'mabonsoc_mux_164_14_1_1' to 'mabonsoc_mux_164_g8j' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'mabonsoc_udiv_23ns_14ns_23_27_seq_1' to 'mabonsoc_udiv_23nhbi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'mabonsoc_udiv_34ns_14ns_22_38_seq_1' to 'mabonsoc_udiv_34nibs' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'mabonsoc_mux_164_22_1_1' to 'mabonsoc_mux_164_jbC' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'mabonsoc_mux_164_1_1_1' to 'mabonsoc_mux_164_kbM' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'mabonsoc_mux_164_g8j': 18 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mabonsoc_mux_164_jbC': 14 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mabonsoc_mux_164_kbM': 16 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mabonsoc_udiv_23nhbi': 16 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mabonsoc_udiv_34nibs': 16 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'mabonsoc'.
INFO: [HLS 200-111]  Elapsed time: 3.056 seconds; current allocated memory: 411.942 MB.
INFO: [RTMG 210-279] Implementing memory 'log_32_14_s_log_abkb_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'log_32_14_s_log_acud_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'log_32_14_s_log_adEe_rom' using distributed ROMs.
INFO: [RTMG 210-282] Generating pipelined core: 'mabonsoc_udiv_23nhbi_div'
INFO: [RTMG 210-282] Generating pipelined core: 'mabonsoc_udiv_34nibs_div'
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:25 ; elapsed = 00:01:19 . Memory (MB): peak = 523.582 ; gain = 432.137
INFO: [VHDL 208-304] Generating VHDL RTL for mabonsoc.
INFO: [VLOG 209-307] Generating Verilog RTL for mabonsoc.
INFO: [HLS 200-112] Total elapsed time: 79.34 seconds; peak allocated memory: 411.942 MB.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg484-1'
WARNING: [IMPL 213-205] Ignored option '-use_netlist' which is only valid for 'pcore'.
INFO: [IMPL 213-8] Exporting RTL as a Vivado IP.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg484-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'mabonSOC/mabonsoc.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:01 ; elapsed = 00:00:50 . Memory (MB): peak = 179.563 ; gain = 88.160
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:01 ; elapsed = 00:00:50 . Memory (MB): peak = 179.563 ; gain = 88.160
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:03 ; elapsed = 00:00:54 . Memory (MB): peak = 258.426 ; gain = 167.023
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'log_apfixed_reduce::range_reduce<ap_fixed<29, 7, (ap_q_mode)5, (ap_o_mode)3, 0>, 4, 4, 24, 15>' into 'log_apfixed_reduce::log_traits<2>::range_reduction<24>' (E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_log_apfixed.h:252) automatically.
INFO: [XFORM 203-602] Inlining function 'log_apfixed_reduce::log_traits<2>::range_reduction<24>' into 'log_apfixed_reduce::log<32, 14>' (E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_log_apfixed.h:771) automatically.
INFO: [XFORM 203-602] Inlining function 'hls::log<32, 14>' into 'mabonsoc' (mabonSOC/mabonsoc.cpp:88) automatically.
INFO: [XFORM 203-602] Inlining function 'hls::sqrt<32, 14>' into 'mabonsoc' (mabonSOC/mabonsoc.cpp:91) automatically.
WARNING: [SYNCHK 200-23] E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_sqrt_apfixed.h:272: variable-indexed range selection may cause suboptimal QoR.
INFO: [SYNCHK 200-10] 0 error(s), 1 warning(s).
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:04 ; elapsed = 00:00:54 . Memory (MB): peak = 314.230 ; gain = 222.828
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'sqrt_fixed<32, 14>' (E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_sqrt_apfixed.h:44:36).
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'log_apfixed_reduce::log<32, 14>' (E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_log_apfixed.h:500:9).
INFO: [HLS 200-489] Unrolling loop 'Loop-1' (E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_sqrt_apfixed.h:267) in function 'sqrt_fixed<32, 14>' completely with a factor of 7.
INFO: [HLS 200-489] Unrolling loop 'Loop-2' (E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_sqrt_apfixed.h:295) in function 'sqrt_fixed<32, 14>' completely with a factor of 19.
INFO: [HLS 200-489] Unrolling loop 'Loop-1' (mabonSOC/mabonsoc.cpp:95) in function 'mabonsoc' completely with a factor of 15.
INFO: [HLS 200-489] Unrolling loop 'Loop-1' (E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_log_apfixed.h:729) in function 'log_apfixed_reduce::log<32, 14>' completely with a factor of 32.
INFO: [XFORM 203-101] Partitioning array 'UCB.V' (mabonSOC/mabonsoc.cpp:61) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'T.V'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'X.V'  in dimension 1 completely.
INFO: [XFORM 203-602] Inlining function 'log_apfixed_reduce::range_reduce<ap_fixed<29, 7, (ap_q_mode)5, (ap_o_mode)3, 0>, 4, 4, 24, 15>' into 'log_apfixed_reduce::log_traits<2>::range_reduction<24>' (E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_log_apfixed.h:252) automatically.
INFO: [XFORM 203-602] Inlining function 'log_apfixed_reduce::log_traits<2>::range_reduction<24>' into 'log_apfixed_reduce::log<32, 14>' (E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_log_apfixed.h:771) automatically.
INFO: [XFORM 203-602] Inlining function 'hls::log<32, 14>' into 'mabonsoc' (mabonSOC/mabonsoc.cpp:88) automatically.
INFO: [XFORM 203-602] Inlining function 'hls::sqrt<32, 14>' into 'mabonsoc' (mabonSOC/mabonsoc.cpp:91) automatically.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_sqrt_apfixed.h:44:1) to (E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_sqrt_apfixed.h:372:1) in function 'sqrt_fixed<32, 14>'... converting 144 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_log_apfixed.h:727:44) to (E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_log_apfixed.h:747:17) in function 'log_apfixed_reduce::log<32, 14>'... converting 33 basic blocks.
INFO: [XFORM 203-11] Balancing expressions in function 'log_apfixed_reduce::log<32, 14>' (E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_log_apfixed.h:178:90)...3 expression(s) balanced.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:07 ; elapsed = 00:00:57 . Memory (MB): peak = 410.895 ; gain = 319.492
WARNING: [XFORM 203-631] Renaming function 'log_apfixed_reduce::log<32, 14>' to 'log<32, 14>' (E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_log_apfixed.h:178:90)
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:09 ; elapsed = 00:01:00 . Memory (MB): peak = 442.672 ; gain = 351.270
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'mabonsoc' ...
WARNING: [SYN 201-103] Legalizing function name 'log<32, 14>' to 'log_32_14_s'.
WARNING: [SYN 201-103] Legalizing function name 'sqrt_fixed<32, 14>' to 'sqrt_fixed_32_14_s'.
WARNING: [SYN 201-107] Renaming port name 'mabonsoc/Out' to 'mabonsoc/Out_r' to avoid the conflict with HDL keywords or other object names.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'log_32_14_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'log<32, 14>'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 7.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 60.086 seconds; current allocated memory: 378.713 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.366 seconds; current allocated memory: 379.995 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'sqrt_fixed_32_14_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'sqrt_fixed<32, 14>'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 15.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.92 seconds; current allocated memory: 381.455 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.533 seconds; current allocated memory: 383.376 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'mabonsoc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 2.536 seconds; current allocated memory: 386.560 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 1.719 seconds; current allocated memory: 394.138 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'log_32_14_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'log_32_14_s_log_apfixed_reduce_3' to 'log_32_14_s_log_abkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'log_32_14_s_log_apfixed_reduce_2' to 'log_32_14_s_log_acud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'log_32_14_s_log_apfixed_reduce_s' to 'log_32_14_s_log_adEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'mabonsoc_mac_mulsub_24ns_4ns_29ns_29_1_1' to 'mabonsoc_mac_mulseOg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'mabonsoc_mul_mul_6s_23ns_28_1_1' to 'mabonsoc_mul_mul_fYi' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'mabonsoc_mac_mulseOg': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mabonsoc_mul_mul_fYi': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'log_32_14_s'.
INFO: [HLS 200-111]  Elapsed time: 2.603 seconds; current allocated memory: 398.121 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'sqrt_fixed_32_14_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'sqrt_fixed_32_14_s'.
INFO: [HLS 200-111]  Elapsed time: 1.333 seconds; current allocated memory: 402.237 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'mabonsoc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'mabonsoc/Out_r' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mabonsoc/reward' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'mabonsoc' to 's_axilite & ap_ctrl_hs'.
WARNING: [RTGEN 206-101] Register 't_V' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'Index_V' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'X_V_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'X_V_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'X_V_2' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'X_V_3' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'X_V_4' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'X_V_5' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'X_V_6' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'X_V_7' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'X_V_8' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'X_V_9' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'X_V_10' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'X_V_11' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'X_V_12' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'X_V_13' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'X_V_14' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'X_V_15' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'T_V_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'T_V_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'T_V_2' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'T_V_3' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'T_V_4' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'T_V_5' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'T_V_6' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'T_V_7' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'T_V_8' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'T_V_9' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'T_V_10' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'T_V_11' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'T_V_12' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'T_V_13' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'T_V_14' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'T_V_15' is power-on initialization.
INFO: [RTGEN 206-100] Bundling port 'return', 'Out_r' and 'reward' to AXI-Lite port BUS_A.
INFO: [SYN 201-210] Renamed object name 'mabonsoc_mux_164_14_1_1' to 'mabonsoc_mux_164_g8j' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'mabonsoc_udiv_23ns_14ns_23_27_seq_1' to 'mabonsoc_udiv_23nhbi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'mabonsoc_udiv_32ns_14ns_20_36_seq_1' to 'mabonsoc_udiv_32nibs' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'mabonsoc_mux_164_20_1_1' to 'mabonsoc_mux_164_jbC' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'mabonsoc_mux_164_1_1_1' to 'mabonsoc_mux_164_kbM' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'mabonsoc_mux_164_g8j': 18 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mabonsoc_mux_164_jbC': 14 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mabonsoc_mux_164_kbM': 16 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mabonsoc_udiv_23nhbi': 16 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mabonsoc_udiv_32nibs': 16 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'mabonsoc'.
INFO: [HLS 200-111]  Elapsed time: 3.076 seconds; current allocated memory: 411.444 MB.
INFO: [RTMG 210-279] Implementing memory 'log_32_14_s_log_abkb_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'log_32_14_s_log_acud_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'log_32_14_s_log_adEe_rom' using distributed ROMs.
INFO: [RTMG 210-282] Generating pipelined core: 'mabonsoc_udiv_23nhbi_div'
INFO: [RTMG 210-282] Generating pipelined core: 'mabonsoc_udiv_32nibs_div'
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:24 ; elapsed = 00:01:19 . Memory (MB): peak = 522.582 ; gain = 431.180
INFO: [VHDL 208-304] Generating VHDL RTL for mabonsoc.
INFO: [VLOG 209-307] Generating Verilog RTL for mabonsoc.
INFO: [HLS 200-112] Total elapsed time: 79.276 seconds; peak allocated memory: 411.444 MB.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg484-1'
WARNING: [IMPL 213-205] Ignored option '-use_netlist' which is only valid for 'pcore'.
INFO: [IMPL 213-8] Exporting RTL as a Vivado IP.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg484-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'mabonSOC/mabonsoc.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:01 ; elapsed = 00:00:35 . Memory (MB): peak = 178.949 ; gain = 87.508
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:01 ; elapsed = 00:00:35 . Memory (MB): peak = 178.949 ; gain = 87.508
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:02 ; elapsed = 00:00:37 . Memory (MB): peak = 251.273 ; gain = 159.832
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'log_reduce::log' into 'hls::log' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/src/c++/logfloat.cpp:8) automatically.
INFO: [XFORM 203-602] Inlining function 'hls::log' into 'mabonsoc' (mabonSOC/mabonsoc.cpp:88) automatically.
INFO: [XFORM 203-602] Inlining function 'hls::sqrt' into 'mabonsoc' (mabonSOC/mabonsoc.cpp:91) automatically.
INFO: [XFORM 203-602] Inlining function 'hls::sqrt<33, 15>' into 'mabonsoc' (mabonSOC/mabonsoc.cpp:97) automatically.
WARNING: [SYNCHK 200-23] E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_sqrt_apfixed.h:272: variable-indexed range selection may cause suboptimal QoR.
INFO: [SYNCHK 200-10] 0 error(s), 1 warning(s).
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:03 ; elapsed = 00:00:38 . Memory (MB): peak = 307.766 ; gain = 216.324
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'sqrt_fixed<33, 15>' (E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_sqrt_apfixed.h:44:36).
INFO: [HLS 200-489] Unrolling loop 'Loop-1' (E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_sqrt_apfixed.h:267) in function 'sqrt_fixed<33, 15>' completely with a factor of 8.
INFO: [HLS 200-489] Unrolling loop 'Loop-2' (E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_sqrt_apfixed.h:295) in function 'sqrt_fixed<33, 15>' completely with a factor of 19.
INFO: [HLS 200-489] Unrolling loop 'Loop-1' (mabonSOC/mabonsoc.cpp:95) in function 'mabonsoc' completely with a factor of 15.
INFO: [XFORM 203-101] Partitioning array 'UCB' (mabonSOC/mabonsoc.cpp:61) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'T'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'X'  in dimension 1 completely.
INFO: [XFORM 203-602] Inlining function 'log_reduce::log' into 'hls::log' (r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/src/c++/logfloat.cpp:8) automatically.
INFO: [XFORM 203-602] Inlining function 'hls::log' into 'mabonsoc' (mabonSOC/mabonsoc.cpp:88) automatically.
INFO: [XFORM 203-602] Inlining function 'hls::sqrt' into 'mabonsoc' (mabonSOC/mabonsoc.cpp:91) automatically.
INFO: [XFORM 203-602] Inlining function 'hls::sqrt<33, 15>' into 'mabonsoc' (mabonSOC/mabonsoc.cpp:97) automatically.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock to (E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_sqrt_apfixed.h:372:1) in function 'sqrt_fixed<33, 15>'... converting 146 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (mabonSOC/mabonsoc.cpp:88:14) to (mabonSOC/mabonsoc.cpp:106:3) in function 'mabonsoc'... converting 271 basic blocks.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:07 ; elapsed = 00:00:42 . Memory (MB): peak = 406.516 ; gain = 315.074
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:10 ; elapsed = 00:00:45 . Memory (MB): peak = 431.688 ; gain = 340.246
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'mabonsoc' ...
WARNING: [SYN 201-103] Legalizing function name 'sqrt_fixed<33, 15>' to 'sqrt_fixed_33_15_s'.
WARNING: [SYN 201-107] Renaming port name 'mabonsoc/Out' to 'mabonsoc/Out_r' to avoid the conflict with HDL keywords or other object names.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'sqrt_fixed_33_15_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'sqrt_fixed<33, 15>'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 16.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 46.033 seconds; current allocated memory: 369.969 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.562 seconds; current allocated memory: 372.178 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'mabonsoc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 5.649 seconds; current allocated memory: 377.710 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 2.161 seconds; current allocated memory: 388.689 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'sqrt_fixed_33_15_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'sqrt_fixed_33_15_s'.
INFO: [HLS 200-111]  Elapsed time: 3.014 seconds; current allocated memory: 393.871 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'mabonsoc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'mabonsoc/Out_r' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mabonsoc/reward' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'mabonsoc' to 's_axilite & ap_ctrl_hs'.
WARNING: [RTGEN 206-101] Register 't' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'Index' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'X_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'X_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'X_2' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'X_3' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'X_4' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'X_5' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'X_6' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'X_7' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'X_8' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'X_9' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'X_10' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'X_11' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'X_12' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'X_13' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'X_14' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'X_15' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'T_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'T_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'T_2' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'T_3' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'T_4' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'T_5' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'T_6' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'T_7' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'T_8' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'T_9' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'T_10' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'T_11' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'T_12' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'T_13' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'T_14' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'T_15' is power-on initialization.
INFO: [RTGEN 206-100] Bundling port 'return', 'Out_r' to AXI-Lite port BUS_A.
INFO: [SYN 201-210] Renamed object name 'mabonsoc_fadd_32ns_32ns_32_5_full_dsp_1' to 'mabonsoc_fadd_32nbkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'mabonsoc_fmul_32ns_32ns_32_4_max_dsp_1' to 'mabonsoc_fmul_32ncud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'mabonsoc_fdiv_32ns_32ns_32_16_1' to 'mabonsoc_fdiv_32ndEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'mabonsoc_sitofp_32ns_32_6_1' to 'mabonsoc_sitofp_3eOg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'mabonsoc_fpext_32ns_64_2_1' to 'mabonsoc_fpext_32fYi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'mabonsoc_fcmp_32ns_32ns_1_2_1' to 'mabonsoc_fcmp_32ng8j' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'mabonsoc_fsqrt_32ns_32ns_32_12_1' to 'mabonsoc_fsqrt_32hbi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'mabonsoc_flog_32ns_32ns_32_13_full_dsp_1' to 'mabonsoc_flog_32nibs' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'mabonsoc_mux_164_32_1_1' to 'mabonsoc_mux_164_jbC' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'mabonsoc_sdiv_32ns_32ns_32_36_seq_1' to 'mabonsoc_sdiv_32nkbM' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'mabonsoc_fadd_32nbkb': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mabonsoc_fcmp_32ng8j': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mabonsoc_fdiv_32ndEe': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mabonsoc_flog_32nibs': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mabonsoc_fmul_32ncud': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mabonsoc_fpext_32fYi': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mabonsoc_fsqrt_32hbi': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mabonsoc_mux_164_jbC': 16 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mabonsoc_sdiv_32nkbM': 15 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mabonsoc_sitofp_3eOg': 3 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'mabonsoc'.
INFO: [HLS 200-111]  Elapsed time: 3.889 seconds; current allocated memory: 407.615 MB.
INFO: [RTMG 210-282] Generating pipelined core: 'mabonsoc_sdiv_32nkbM_div'
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:30 ; elapsed = 00:01:10 . Memory (MB): peak = 530.813 ; gain = 439.371
INFO: [VHDL 208-304] Generating VHDL RTL for mabonsoc.
INFO: [VLOG 209-307] Generating Verilog RTL for mabonsoc.
INFO: [HLS 200-112] Total elapsed time: 70.172 seconds; peak allocated memory: 407.615 MB.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg484-1'
WARNING: [IMPL 213-205] Ignored option '-use_netlist' which is only valid for 'pcore'.
INFO: [IMPL 213-8] Exporting RTL as a Vivado IP.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg484-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'mabonSOC/mabonsoc.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:01 ; elapsed = 00:00:51 . Memory (MB): peak = 178.750 ; gain = 87.336
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:01 ; elapsed = 00:00:51 . Memory (MB): peak = 178.750 ; gain = 87.336
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:03 ; elapsed = 00:00:54 . Memory (MB): peak = 258.480 ; gain = 167.066
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'log_apfixed_reduce::range_reduce<ap_fixed<29, 7, (ap_q_mode)5, (ap_o_mode)3, 0>, 4, 4, 24, 15>' into 'log_apfixed_reduce::log_traits<2>::range_reduction<24>' (E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_log_apfixed.h:252) automatically.
INFO: [XFORM 203-602] Inlining function 'log_apfixed_reduce::log_traits<2>::range_reduction<24>' into 'log_apfixed_reduce::log<32, 14>' (E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_log_apfixed.h:771) automatically.
INFO: [XFORM 203-602] Inlining function 'hls::log<32, 14>' into 'mabonsoc' (mabonSOC/mabonsoc.cpp:88) automatically.
INFO: [XFORM 203-602] Inlining function 'hls::sqrt<32, 14>' into 'mabonsoc' (mabonSOC/mabonsoc.cpp:91) automatically.
WARNING: [SYNCHK 200-23] E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_sqrt_apfixed.h:272: variable-indexed range selection may cause suboptimal QoR.
INFO: [SYNCHK 200-10] 0 error(s), 1 warning(s).
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:04 ; elapsed = 00:00:55 . Memory (MB): peak = 314.594 ; gain = 223.180
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'sqrt_fixed<32, 14>' (E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_sqrt_apfixed.h:44:36).
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'log_apfixed_reduce::log<32, 14>' (E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_log_apfixed.h:500:9).
INFO: [HLS 200-489] Unrolling loop 'Loop-1' (E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_sqrt_apfixed.h:267) in function 'sqrt_fixed<32, 14>' completely with a factor of 7.
INFO: [HLS 200-489] Unrolling loop 'Loop-2' (E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_sqrt_apfixed.h:295) in function 'sqrt_fixed<32, 14>' completely with a factor of 19.
INFO: [HLS 200-489] Unrolling loop 'Loop-1' (mabonSOC/mabonsoc.cpp:95) in function 'mabonsoc' completely with a factor of 15.
INFO: [HLS 200-489] Unrolling loop 'Loop-1' (E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_log_apfixed.h:729) in function 'log_apfixed_reduce::log<32, 14>' completely with a factor of 32.
INFO: [XFORM 203-101] Partitioning array 'UCB.V' (mabonSOC/mabonsoc.cpp:61) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'T.V'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'X.V'  in dimension 1 completely.
INFO: [XFORM 203-602] Inlining function 'log_apfixed_reduce::range_reduce<ap_fixed<29, 7, (ap_q_mode)5, (ap_o_mode)3, 0>, 4, 4, 24, 15>' into 'log_apfixed_reduce::log_traits<2>::range_reduction<24>' (E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_log_apfixed.h:252) automatically.
INFO: [XFORM 203-602] Inlining function 'log_apfixed_reduce::log_traits<2>::range_reduction<24>' into 'log_apfixed_reduce::log<32, 14>' (E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_log_apfixed.h:771) automatically.
INFO: [XFORM 203-602] Inlining function 'hls::log<32, 14>' into 'mabonsoc' (mabonSOC/mabonsoc.cpp:88) automatically.
INFO: [XFORM 203-602] Inlining function 'hls::sqrt<32, 14>' into 'mabonsoc' (mabonSOC/mabonsoc.cpp:91) automatically.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_sqrt_apfixed.h:44:1) to (E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_sqrt_apfixed.h:372:1) in function 'sqrt_fixed<32, 14>'... converting 144 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_log_apfixed.h:727:44) to (E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_log_apfixed.h:747:17) in function 'log_apfixed_reduce::log<32, 14>'... converting 33 basic blocks.
INFO: [XFORM 203-11] Balancing expressions in function 'log_apfixed_reduce::log<32, 14>' (E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_log_apfixed.h:178:90)...3 expression(s) balanced.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:07 ; elapsed = 00:00:58 . Memory (MB): peak = 409.906 ; gain = 318.492
WARNING: [XFORM 203-631] Renaming function 'log_apfixed_reduce::log<32, 14>' to 'log<32, 14>' (E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_log_apfixed.h:178:90)
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:09 ; elapsed = 00:01:00 . Memory (MB): peak = 442.270 ; gain = 350.855
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'mabonsoc' ...
WARNING: [SYN 201-103] Legalizing function name 'log<32, 14>' to 'log_32_14_s'.
WARNING: [SYN 201-103] Legalizing function name 'sqrt_fixed<32, 14>' to 'sqrt_fixed_32_14_s'.
WARNING: [SYN 201-107] Renaming port name 'mabonsoc/Out' to 'mabonsoc/Out_r' to avoid the conflict with HDL keywords or other object names.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'log_32_14_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'log<32, 14>'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 7.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 60.315 seconds; current allocated memory: 378.746 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.383 seconds; current allocated memory: 380.028 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'sqrt_fixed_32_14_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'sqrt_fixed<32, 14>'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 15.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.966 seconds; current allocated memory: 381.487 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.542 seconds; current allocated memory: 383.409 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'mabonsoc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 2.568 seconds; current allocated memory: 386.534 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 1.691 seconds; current allocated memory: 394.071 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'log_32_14_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'log_32_14_s_log_apfixed_reduce_3' to 'log_32_14_s_log_abkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'log_32_14_s_log_apfixed_reduce_2' to 'log_32_14_s_log_acud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'log_32_14_s_log_apfixed_reduce_s' to 'log_32_14_s_log_adEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'mabonsoc_mac_mulsub_24ns_4ns_29ns_29_1_1' to 'mabonsoc_mac_mulseOg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'mabonsoc_mul_mul_6s_23ns_28_1_1' to 'mabonsoc_mul_mul_fYi' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'mabonsoc_mac_mulseOg': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mabonsoc_mul_mul_fYi': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'log_32_14_s'.
INFO: [HLS 200-111]  Elapsed time: 2.619 seconds; current allocated memory: 398.002 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'sqrt_fixed_32_14_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'sqrt_fixed_32_14_s'.
INFO: [HLS 200-111]  Elapsed time: 1.335 seconds; current allocated memory: 402.118 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'mabonsoc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'mabonsoc/Out_r' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mabonsoc/reward' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'mabonsoc' to 's_axilite & ap_ctrl_hs'.
WARNING: [RTGEN 206-101] Register 't_V' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'Index_V' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'X_V_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'X_V_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'X_V_2' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'X_V_3' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'X_V_4' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'X_V_5' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'X_V_6' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'X_V_7' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'X_V_8' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'X_V_9' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'X_V_10' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'X_V_11' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'X_V_12' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'X_V_13' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'X_V_14' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'X_V_15' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'T_V_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'T_V_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'T_V_2' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'T_V_3' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'T_V_4' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'T_V_5' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'T_V_6' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'T_V_7' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'T_V_8' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'T_V_9' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'T_V_10' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'T_V_11' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'T_V_12' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'T_V_13' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'T_V_14' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'T_V_15' is power-on initialization.
INFO: [RTGEN 206-100] Bundling port 'return', 'Out_r' and 'reward' to AXI-Lite port BUS_A.
INFO: [SYN 201-210] Renamed object name 'mabonsoc_mux_164_14_1_1' to 'mabonsoc_mux_164_g8j' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'mabonsoc_udiv_23ns_14ns_23_27_seq_1' to 'mabonsoc_udiv_23nhbi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'mabonsoc_udiv_27ns_14ns_15_31_seq_1' to 'mabonsoc_udiv_27nibs' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'mabonsoc_mux_164_15_1_1' to 'mabonsoc_mux_164_jbC' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'mabonsoc_mux_164_1_1_1' to 'mabonsoc_mux_164_kbM' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'mabonsoc_mux_164_g8j': 18 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mabonsoc_mux_164_jbC': 14 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mabonsoc_mux_164_kbM': 16 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mabonsoc_udiv_23nhbi': 16 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mabonsoc_udiv_27nibs': 16 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'mabonsoc'.
INFO: [HLS 200-111]  Elapsed time: 3.114 seconds; current allocated memory: 411.300 MB.
INFO: [RTMG 210-279] Implementing memory 'log_32_14_s_log_abkb_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'log_32_14_s_log_acud_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'log_32_14_s_log_adEe_rom' using distributed ROMs.
INFO: [RTMG 210-282] Generating pipelined core: 'mabonsoc_udiv_23nhbi_div'
INFO: [RTMG 210-282] Generating pipelined core: 'mabonsoc_udiv_27nibs_div'
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:24 ; elapsed = 00:01:20 . Memory (MB): peak = 522.648 ; gain = 431.234
INFO: [VHDL 208-304] Generating VHDL RTL for mabonsoc.
INFO: [VLOG 209-307] Generating Verilog RTL for mabonsoc.
INFO: [HLS 200-112] Total elapsed time: 79.748 seconds; peak allocated memory: 411.300 MB.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg484-1'
WARNING: [IMPL 213-205] Ignored option '-use_netlist' which is only valid for 'pcore'.
INFO: [IMPL 213-8] Exporting RTL as a Vivado IP.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg484-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
ERROR: [SIM 211-100] CSim failed with errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg484-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
ERROR: [SIM 211-100] CSim failed with errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg484-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg484-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg484-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg484-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg484-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg484-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg484-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg484-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg484-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg484-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg484-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg484-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg484-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg484-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg484-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg484-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'mabonSOC/mabonsoc.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:01 ; elapsed = 00:00:58 . Memory (MB): peak = 178.852 ; gain = 87.434
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:01 ; elapsed = 00:00:58 . Memory (MB): peak = 178.852 ; gain = 87.434
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:03 ; elapsed = 00:01:01 . Memory (MB): peak = 257.684 ; gain = 166.266
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'log_apfixed_reduce::range_reduce<ap_fixed<29, 7, (ap_q_mode)5, (ap_o_mode)3, 0>, 4, 4, 24, 15>' into 'log_apfixed_reduce::log_traits<2>::range_reduction<24>' (E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_log_apfixed.h:252) automatically.
INFO: [XFORM 203-602] Inlining function 'log_apfixed_reduce::log_traits<2>::range_reduction<24>' into 'log_apfixed_reduce::log<28, 15>' (E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_log_apfixed.h:771) automatically.
INFO: [XFORM 203-602] Inlining function 'log_apfixed_reduce::log<27, 14>' into 'hls::log<27, 14>' (E:/xilinx/Vivado/2019.1/common/technology/autopilot\hls_math.h:1200) automatically.
INFO: [XFORM 203-602] Inlining function 'sqrt_fixed<27, 14>' into 'hls::sqrt<27, 14>' (E:/xilinx/Vivado/2019.1/common/technology/autopilot\hls_math.h:1272) automatically.
INFO: [XFORM 203-602] Inlining function 'hls::log<27, 14>' into 'mabonsoc' (mabonSOC/mabonsoc.cpp:30) automatically.
INFO: [XFORM 203-602] Inlining function 'hls::sqrt<27, 14>' into 'mabonsoc' (mabonSOC/mabonsoc.cpp:34) automatically.
WARNING: [SYNCHK 200-23] E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_sqrt_apfixed.h:272: variable-indexed range selection may cause suboptimal QoR.
INFO: [SYNCHK 200-10] 0 error(s), 1 warning(s).
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:04 ; elapsed = 00:01:02 . Memory (MB): peak = 314.926 ; gain = 223.508
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'sqrt_fixed<28, 15>' (E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_sqrt_apfixed.h:44:36).
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'log_apfixed_reduce::log<28, 15>' (E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_log_apfixed.h:500:9).
INFO: [HLS 200-489] Unrolling loop 'Loop-1' (E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_sqrt_apfixed.h:267) in function 'sqrt_fixed<28, 15>' completely with a factor of 8.
INFO: [HLS 200-489] Unrolling loop 'Loop-2' (E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_sqrt_apfixed.h:295) in function 'sqrt_fixed<28, 15>' completely with a factor of 14.
INFO: [HLS 200-489] Unrolling loop 'Loop-1' (mabonSOC/mabonsoc.cpp:32) in function 'mabonsoc' completely with a factor of 16.
INFO: [HLS 200-489] Unrolling loop 'Loop-1' (E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_log_apfixed.h:729) in function 'log_apfixed_reduce::log<28, 15>' completely with a factor of 28.
INFO: [XFORM 203-101] Partitioning array 'UCB.V' (mabonSOC/mabonsoc.cpp:8) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'T.V'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'X.V'  in dimension 1 completely.
INFO: [XFORM 203-602] Inlining function 'log_apfixed_reduce::range_reduce<ap_fixed<29, 7, (ap_q_mode)5, (ap_o_mode)3, 0>, 4, 4, 24, 15>' into 'log_apfixed_reduce::log_traits<2>::range_reduction<24>' (E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_log_apfixed.h:252) automatically.
INFO: [XFORM 203-602] Inlining function 'log_apfixed_reduce::log_traits<2>::range_reduction<24>' into 'log_apfixed_reduce::log<28, 15>' (E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_log_apfixed.h:771) automatically.
INFO: [XFORM 203-602] Inlining function 'log_apfixed_reduce::log<27, 14>' into 'hls::log<27, 14>' (E:/xilinx/Vivado/2019.1/common/technology/autopilot\hls_math.h:1200) automatically.
INFO: [XFORM 203-602] Inlining function 'sqrt_fixed<27, 14>' into 'hls::sqrt<27, 14>' (E:/xilinx/Vivado/2019.1/common/technology/autopilot\hls_math.h:1272) automatically.
INFO: [XFORM 203-602] Inlining function 'hls::log<27, 14>' into 'mabonsoc' (mabonSOC/mabonsoc.cpp:30) automatically.
INFO: [XFORM 203-602] Inlining function 'hls::sqrt<27, 14>' into 'mabonsoc' (mabonSOC/mabonsoc.cpp:34) automatically.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock to (E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_sqrt_apfixed.h:372:1) in function 'sqrt_fixed<28, 15>'... converting 111 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_log_apfixed.h:727:44) to (E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_log_apfixed.h:747:17) in function 'log_apfixed_reduce::log<28, 15>'... converting 29 basic blocks.
INFO: [XFORM 203-11] Balancing expressions in function 'log_apfixed_reduce::log<28, 15>' (E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_log_apfixed.h:178:90)...3 expression(s) balanced.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:06 ; elapsed = 00:01:04 . Memory (MB): peak = 409.344 ; gain = 317.926
WARNING: [XFORM 203-631] Renaming function 'log_apfixed_reduce::log<28, 15>' to 'log<28, 15>' (E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_log_apfixed.h:178:90)
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:08 ; elapsed = 00:01:06 . Memory (MB): peak = 439.176 ; gain = 347.758
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'mabonsoc' ...
WARNING: [SYN 201-103] Legalizing function name 'log<28, 15>' to 'log_28_15_s'.
WARNING: [SYN 201-103] Legalizing function name 'sqrt_fixed<28, 15>' to 'sqrt_fixed_28_15_s'.
WARNING: [SYN 201-107] Renaming port name 'mabonsoc/Out' to 'mabonsoc/Out_r' to avoid the conflict with HDL keywords or other object names.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'log_28_15_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'log<28, 15>'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 7.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 66.613 seconds; current allocated memory: 375.311 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.33 seconds; current allocated memory: 376.442 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'sqrt_fixed_28_15_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'sqrt_fixed<28, 15>'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 11.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.714 seconds; current allocated memory: 377.564 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.419 seconds; current allocated memory: 379.082 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'mabonsoc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 1.622 seconds; current allocated memory: 381.390 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 2.485 seconds; current allocated memory: 388.240 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'log_28_15_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'log_28_15_s_log_apfixed_reduce_3' to 'log_28_15_s_log_abkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'log_28_15_s_log_apfixed_reduce_2' to 'log_28_15_s_log_acud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'log_28_15_s_log_apfixed_reduce_s' to 'log_28_15_s_log_adEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'mabonsoc_mac_mulsub_24ns_4ns_29ns_29_1_1' to 'mabonsoc_mac_mulseOg' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'mabonsoc_mac_mulseOg': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'log_28_15_s'.
INFO: [HLS 200-111]  Elapsed time: 5.152 seconds; current allocated memory: 395.079 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'sqrt_fixed_28_15_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'sqrt_fixed_28_15_s'.
INFO: [HLS 200-111]  Elapsed time: 1.084 seconds; current allocated memory: 398.314 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'mabonsoc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'mabonsoc/Out_r' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mabonsoc/reward' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'mabonsoc' to 's_axilite & ap_ctrl_hs'.
WARNING: [RTGEN 206-101] Register 'Index_V' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'X_V_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'X_V_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'X_V_2' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'X_V_3' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'X_V_4' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'X_V_5' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'X_V_6' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'X_V_7' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'X_V_8' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'X_V_9' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'X_V_10' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'X_V_11' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'X_V_12' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'X_V_13' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'X_V_14' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'X_V_15' is power-on initialization.
WARNING: [RTGEN 206-101] Register 't_V' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'T_V_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'T_V_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'T_V_2' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'T_V_3' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'T_V_4' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'T_V_5' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'T_V_6' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'T_V_7' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'T_V_8' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'T_V_9' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'T_V_10' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'T_V_11' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'T_V_12' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'T_V_13' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'T_V_14' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'T_V_15' is power-on initialization.
INFO: [RTGEN 206-100] Bundling port 'return', 'Out_r' and 'reward' to AXI-Lite port BUS_A.
INFO: [SYN 201-210] Renamed object name 'mabonsoc_mux_164_13_1_1' to 'mabonsoc_mux_164_fYi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'mabonsoc_udiv_18ns_13ns_18_22_seq_1' to 'mabonsoc_udiv_18ng8j' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'mabonsoc_udiv_26ns_13ns_15_30_seq_1' to 'mabonsoc_udiv_26nhbi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'mabonsoc_mux_164_15_1_1' to 'mabonsoc_mux_164_ibs' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'mabonsoc_mux_164_fYi': 34 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mabonsoc_mux_164_ibs': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mabonsoc_udiv_18ng8j': 16 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mabonsoc_udiv_26nhbi': 16 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'mabonsoc'.
INFO: [HLS 200-111]  Elapsed time: 2.677 seconds; current allocated memory: 405.390 MB.
INFO: [RTMG 210-279] Implementing memory 'log_28_15_s_log_abkb_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'log_28_15_s_log_acud_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'log_28_15_s_log_adEe_rom' using distributed ROMs.
INFO: [RTMG 210-282] Generating pipelined core: 'mabonsoc_udiv_18ng8j_div'
INFO: [RTMG 210-282] Generating pipelined core: 'mabonsoc_udiv_26nhbi_div'
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:26 ; elapsed = 00:01:29 . Memory (MB): peak = 510.305 ; gain = 418.887
INFO: [VHDL 208-304] Generating VHDL RTL for mabonsoc.
INFO: [VLOG 209-307] Generating Verilog RTL for mabonsoc.
INFO: [HLS 200-112] Total elapsed time: 89.03 seconds; peak allocated memory: 405.390 MB.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg484-1'
WARNING: [IMPL 213-205] Ignored option '-use_netlist' which is only valid for 'pcore'.
INFO: [IMPL 213-8] Exporting RTL as a Vivado IP.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg484-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'mabonSOC/mabonsoc.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:01 ; elapsed = 00:00:54 . Memory (MB): peak = 178.824 ; gain = 111.582
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:01 ; elapsed = 00:00:54 . Memory (MB): peak = 178.824 ; gain = 111.582
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:03 ; elapsed = 00:00:57 . Memory (MB): peak = 259.387 ; gain = 192.145
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'log_apfixed_reduce::range_reduce<ap_fixed<29, 7, (ap_q_mode)5, (ap_o_mode)3, 0>, 4, 4, 24, 15>' into 'log_apfixed_reduce::log_traits<2>::range_reduction<24>' (E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_log_apfixed.h:252) automatically.
INFO: [XFORM 203-602] Inlining function 'log_apfixed_reduce::log_traits<2>::range_reduction<24>' into 'log_apfixed_reduce::log<28, 15>' (E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_log_apfixed.h:771) automatically.
INFO: [XFORM 203-602] Inlining function 'log_apfixed_reduce::log<27, 14>' into 'hls::log<27, 14>' (E:/xilinx/Vivado/2019.1/common/technology/autopilot\hls_math.h:1200) automatically.
INFO: [XFORM 203-602] Inlining function 'sqrt_fixed<27, 14>' into 'hls::sqrt<27, 14>' (E:/xilinx/Vivado/2019.1/common/technology/autopilot\hls_math.h:1272) automatically.
INFO: [XFORM 203-602] Inlining function 'hls::log<27, 14>' into 'mabonsoc' (mabonSOC/mabonsoc.cpp:30) automatically.
INFO: [XFORM 203-602] Inlining function 'hls::sqrt<27, 14>' into 'mabonsoc' (mabonSOC/mabonsoc.cpp:35) automatically.
WARNING: [SYNCHK 200-23] E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_sqrt_apfixed.h:272: variable-indexed range selection may cause suboptimal QoR.
INFO: [SYNCHK 200-10] 0 error(s), 1 warning(s).
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:04 ; elapsed = 00:00:58 . Memory (MB): peak = 313.359 ; gain = 246.117
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'sqrt_fixed<28, 15>' (E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_sqrt_apfixed.h:44:36).
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'log_apfixed_reduce::log<28, 15>' (E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_log_apfixed.h:500:9).
INFO: [HLS 200-489] Unrolling loop 'Loop-1' (E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_sqrt_apfixed.h:267) in function 'sqrt_fixed<28, 15>' completely with a factor of 8.
INFO: [HLS 200-489] Unrolling loop 'Loop-2' (E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_sqrt_apfixed.h:295) in function 'sqrt_fixed<28, 15>' completely with a factor of 14.
INFO: [HLS 200-489] Unrolling loop 'Loop-1' (E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_log_apfixed.h:729) in function 'log_apfixed_reduce::log<28, 15>' completely with a factor of 28.
INFO: [XFORM 203-101] Partitioning array 'UCB.V' (mabonSOC/mabonsoc.cpp:8) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'T.V'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'X.V'  in dimension 1 completely.
INFO: [XFORM 203-602] Inlining function 'log_apfixed_reduce::range_reduce<ap_fixed<29, 7, (ap_q_mode)5, (ap_o_mode)3, 0>, 4, 4, 24, 15>' into 'log_apfixed_reduce::log_traits<2>::range_reduction<24>' (E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_log_apfixed.h:252) automatically.
INFO: [XFORM 203-602] Inlining function 'log_apfixed_reduce::log_traits<2>::range_reduction<24>' into 'log_apfixed_reduce::log<28, 15>' (E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_log_apfixed.h:771) automatically.
INFO: [XFORM 203-602] Inlining function 'log_apfixed_reduce::log<27, 14>' into 'hls::log<27, 14>' (E:/xilinx/Vivado/2019.1/common/technology/autopilot\hls_math.h:1200) automatically.
INFO: [XFORM 203-602] Inlining function 'sqrt_fixed<27, 14>' into 'hls::sqrt<27, 14>' (E:/xilinx/Vivado/2019.1/common/technology/autopilot\hls_math.h:1272) automatically.
INFO: [XFORM 203-602] Inlining function 'hls::log<27, 14>' into 'mabonsoc' (mabonSOC/mabonsoc.cpp:30) automatically.
INFO: [XFORM 203-602] Inlining function 'hls::sqrt<27, 14>' into 'mabonsoc' (mabonSOC/mabonsoc.cpp:35) automatically.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock to (E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_sqrt_apfixed.h:372:1) in function 'sqrt_fixed<28, 15>'... converting 111 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_log_apfixed.h:727:44) to (E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_log_apfixed.h:747:17) in function 'log_apfixed_reduce::log<28, 15>'... converting 29 basic blocks.
INFO: [XFORM 203-11] Balancing expressions in function 'log_apfixed_reduce::log<28, 15>' (E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_log_apfixed.h:178:90)...3 expression(s) balanced.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:06 ; elapsed = 00:01:00 . Memory (MB): peak = 408.688 ; gain = 341.445
WARNING: [XFORM 203-631] Renaming function 'log_apfixed_reduce::log<28, 15>' to 'log<28, 15>' (E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_log_apfixed.h:178:90)
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:07 ; elapsed = 00:01:02 . Memory (MB): peak = 435.273 ; gain = 368.031
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'mabonsoc' ...
WARNING: [SYN 201-103] Legalizing function name 'log<28, 15>' to 'log_28_15_s'.
WARNING: [SYN 201-103] Legalizing function name 'sqrt_fixed<28, 15>' to 'sqrt_fixed_28_15_s'.
WARNING: [SYN 201-107] Renaming port name 'mabonsoc/Out' to 'mabonsoc/Out_r' to avoid the conflict with HDL keywords or other object names.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'log_28_15_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'log<28, 15>'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 7.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 61.955 seconds; current allocated memory: 372.990 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.32 seconds; current allocated memory: 374.137 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'sqrt_fixed_28_15_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'sqrt_fixed<28, 15>'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 11.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.716 seconds; current allocated memory: 375.258 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.414 seconds; current allocated memory: 376.776 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'mabonsoc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 36.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.691 seconds; current allocated memory: 378.049 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.622 seconds; current allocated memory: 380.201 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'log_28_15_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'log_28_15_s_log_apfixed_reduce_3' to 'log_28_15_s_log_abkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'log_28_15_s_log_apfixed_reduce_2' to 'log_28_15_s_log_acud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'log_28_15_s_log_apfixed_reduce_s' to 'log_28_15_s_log_adEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'mabonsoc_mac_mulsub_24ns_4ns_29ns_29_1_1' to 'mabonsoc_mac_mulseOg' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'mabonsoc_mac_mulseOg': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'log_28_15_s'.
INFO: [HLS 200-111]  Elapsed time: 0.801 seconds; current allocated memory: 382.601 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'sqrt_fixed_28_15_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'sqrt_fixed_28_15_s'.
INFO: [HLS 200-111]  Elapsed time: 1.065 seconds; current allocated memory: 385.858 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'mabonsoc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'mabonsoc/Out_r' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mabonsoc/reward' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'mabonsoc' to 's_axilite & ap_ctrl_hs'.
WARNING: [RTGEN 206-101] Register 'Index_V' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'X_V_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'X_V_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'X_V_2' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'X_V_3' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'X_V_4' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'X_V_5' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'X_V_6' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'X_V_7' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'X_V_8' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'X_V_9' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'X_V_10' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'X_V_11' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'X_V_12' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'X_V_13' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'X_V_14' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'X_V_15' is power-on initialization.
WARNING: [RTGEN 206-101] Register 't_V' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'T_V_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'T_V_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'T_V_2' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'T_V_3' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'T_V_4' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'T_V_5' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'T_V_6' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'T_V_7' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'T_V_8' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'T_V_9' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'T_V_10' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'T_V_11' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'T_V_12' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'T_V_13' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'T_V_14' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'T_V_15' is power-on initialization.
INFO: [RTGEN 206-100] Bundling port 'return', 'Out_r' and 'reward' to AXI-Lite port BUS_A.
INFO: [SYN 201-210] Renamed object name 'mabonsoc_mux_164_13_1_1' to 'mabonsoc_mux_164_fYi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'mabonsoc_udiv_18ns_13ns_18_22_1' to 'mabonsoc_udiv_18ng8j' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'mabonsoc_udiv_26ns_13ns_15_30_1' to 'mabonsoc_udiv_26nhbi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'mabonsoc_mux_164_15_1_1' to 'mabonsoc_mux_164_ibs' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'mabonsoc_mux_164_fYi': 4 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mabonsoc_mux_164_ibs': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mabonsoc_udiv_18ng8j': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mabonsoc_udiv_26nhbi': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'mabonsoc'.
INFO: [HLS 200-111]  Elapsed time: 2.099 seconds; current allocated memory: 388.976 MB.
INFO: [RTMG 210-279] Implementing memory 'log_28_15_s_log_abkb_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'log_28_15_s_log_acud_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'log_28_15_s_log_adEe_rom' using distributed ROMs.
INFO: [RTMG 210-282] Generating pipelined core: 'mabonsoc_udiv_18ng8j_div'
INFO: [RTMG 210-282] Generating pipelined core: 'mabonsoc_udiv_26nhbi_div'
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:14 ; elapsed = 00:01:12 . Memory (MB): peak = 478.016 ; gain = 410.773
INFO: [VHDL 208-304] Generating VHDL RTL for mabonsoc.
INFO: [VLOG 209-307] Generating Verilog RTL for mabonsoc.
INFO: [HLS 200-112] Total elapsed time: 71.706 seconds; peak allocated memory: 388.976 MB.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg484-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'mabonSOC/mabonsoc.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:01 ; elapsed = 00:00:50 . Memory (MB): peak = 179.395 ; gain = 87.969
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:01 ; elapsed = 00:00:50 . Memory (MB): peak = 179.395 ; gain = 87.969
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:03 ; elapsed = 00:00:53 . Memory (MB): peak = 259.957 ; gain = 168.531
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'log_apfixed_reduce::range_reduce<ap_fixed<29, 7, (ap_q_mode)5, (ap_o_mode)3, 0>, 4, 4, 24, 15>' into 'log_apfixed_reduce::log_traits<2>::range_reduction<24>' (E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_log_apfixed.h:252) automatically.
INFO: [XFORM 203-602] Inlining function 'log_apfixed_reduce::log_traits<2>::range_reduction<24>' into 'log_apfixed_reduce::log<28, 15>' (E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_log_apfixed.h:771) automatically.
INFO: [XFORM 203-602] Inlining function 'log_apfixed_reduce::log<27, 14>' into 'hls::log<27, 14>' (E:/xilinx/Vivado/2019.1/common/technology/autopilot\hls_math.h:1200) automatically.
INFO: [XFORM 203-602] Inlining function 'sqrt_fixed<27, 14>' into 'hls::sqrt<27, 14>' (E:/xilinx/Vivado/2019.1/common/technology/autopilot\hls_math.h:1272) automatically.
INFO: [XFORM 203-602] Inlining function 'hls::log<27, 14>' into 'mabonsoc' (mabonSOC/mabonsoc.cpp:30) automatically.
INFO: [XFORM 203-602] Inlining function 'hls::sqrt<27, 14>' into 'mabonsoc' (mabonSOC/mabonsoc.cpp:35) automatically.
WARNING: [SYNCHK 200-23] E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_sqrt_apfixed.h:272: variable-indexed range selection may cause suboptimal QoR.
INFO: [SYNCHK 200-10] 0 error(s), 1 warning(s).
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:04 ; elapsed = 00:00:54 . Memory (MB): peak = 313.082 ; gain = 221.656
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'sqrt_fixed<28, 15>' (E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_sqrt_apfixed.h:44:36).
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'log_apfixed_reduce::log<28, 15>' (E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_log_apfixed.h:500:9).
INFO: [HLS 200-489] Unrolling loop 'Loop-1' (E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_sqrt_apfixed.h:267) in function 'sqrt_fixed<28, 15>' completely with a factor of 8.
INFO: [HLS 200-489] Unrolling loop 'Loop-2' (E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_sqrt_apfixed.h:295) in function 'sqrt_fixed<28, 15>' completely with a factor of 14.
INFO: [HLS 200-489] Unrolling loop 'Loop-1' (mabonSOC/mabonsoc.cpp:33) in function 'mabonsoc' completely with a factor of 16.
INFO: [HLS 200-489] Unrolling loop 'Loop-1' (E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_log_apfixed.h:729) in function 'log_apfixed_reduce::log<28, 15>' completely with a factor of 28.
INFO: [XFORM 203-101] Partitioning array 'UCB.V' (mabonSOC/mabonsoc.cpp:8) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'T.V'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'X.V'  in dimension 1 completely.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:05 ; elapsed = 00:00:55 . Memory (MB): peak = 401.461 ; gain = 310.035
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:05 ; elapsed = 00:00:56 . Memory (MB): peak = 420.488 ; gain = 329.063
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'mabonsoc' ...
WARNING: [SYN 201-107] Renaming port name 'mabonsoc/Out' to 'mabonsoc/Out_r' to avoid the conflict with HDL keywords or other object names.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'mabonsoc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 55.795 seconds; current allocated memory: 343.322 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.208 seconds; current allocated memory: 344.985 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'mabonsoc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'mabonsoc/Out_r' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mabonsoc/reward' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'mabonsoc' to 's_axilite & ap_ctrl_hs'.
WARNING: [RTGEN 206-101] Register 'Index_V' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'X_V_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'X_V_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'X_V_2' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'X_V_3' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'X_V_4' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'X_V_5' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'X_V_6' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'X_V_7' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'X_V_8' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'X_V_9' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'X_V_10' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'X_V_11' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'X_V_12' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'X_V_13' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'X_V_14' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'X_V_15' is power-on initialization.
WARNING: [RTGEN 206-101] Register 't_V' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'T_V_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'T_V_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'T_V_2' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'T_V_3' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'T_V_4' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'T_V_5' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'T_V_6' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'T_V_7' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'T_V_8' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'T_V_9' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'T_V_10' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'T_V_11' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'T_V_12' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'T_V_13' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'T_V_14' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'T_V_15' is power-on initialization.
INFO: [RTGEN 206-100] Bundling port 'return' and 'reward' to AXI-Lite port BUS_A.
INFO: [SYN 201-210] Renamed object name 'mabonsoc_mux_164_13_1_1' to 'mabonsoc_mux_164_bkb' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'mabonsoc_mux_164_bkb': 33 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'mabonsoc'.
INFO: [HLS 200-111]  Elapsed time: 0.644 seconds; current allocated memory: 348.275 MB.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:07 ; elapsed = 00:00:58 . Memory (MB): peak = 424.453 ; gain = 333.027
INFO: [VHDL 208-304] Generating VHDL RTL for mabonsoc.
INFO: [VLOG 209-307] Generating Verilog RTL for mabonsoc.
INFO: [HLS 200-112] Total elapsed time: 58.315 seconds; peak allocated memory: 348.275 MB.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg484-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'mabonSOC/mabonsoc.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:01 ; elapsed = 00:00:50 . Memory (MB): peak = 178.410 ; gain = 87.078
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:01 ; elapsed = 00:00:50 . Memory (MB): peak = 178.410 ; gain = 87.078
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:03 ; elapsed = 00:00:53 . Memory (MB): peak = 258.902 ; gain = 167.570
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'log_apfixed_reduce::range_reduce<ap_fixed<29, 7, (ap_q_mode)5, (ap_o_mode)3, 0>, 4, 4, 24, 15>' into 'log_apfixed_reduce::log_traits<2>::range_reduction<24>' (E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_log_apfixed.h:252) automatically.
INFO: [XFORM 203-602] Inlining function 'log_apfixed_reduce::log_traits<2>::range_reduction<24>' into 'log_apfixed_reduce::log<28, 15>' (E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_log_apfixed.h:771) automatically.
INFO: [XFORM 203-602] Inlining function 'log_apfixed_reduce::log<27, 14>' into 'hls::log<27, 14>' (E:/xilinx/Vivado/2019.1/common/technology/autopilot\hls_math.h:1200) automatically.
INFO: [XFORM 203-602] Inlining function 'sqrt_fixed<27, 14>' into 'hls::sqrt<27, 14>' (E:/xilinx/Vivado/2019.1/common/technology/autopilot\hls_math.h:1272) automatically.
INFO: [XFORM 203-602] Inlining function 'hls::log<27, 14>' into 'mabonsoc' (mabonSOC/mabonsoc.cpp:30) automatically.
INFO: [XFORM 203-602] Inlining function 'hls::sqrt<27, 14>' into 'mabonsoc' (mabonSOC/mabonsoc.cpp:35) automatically.
WARNING: [SYNCHK 200-23] E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_sqrt_apfixed.h:272: variable-indexed range selection may cause suboptimal QoR.
INFO: [SYNCHK 200-10] 0 error(s), 1 warning(s).
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:04 ; elapsed = 00:00:54 . Memory (MB): peak = 313.430 ; gain = 222.098
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'sqrt_fixed<28, 15>' (E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_sqrt_apfixed.h:44:36).
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'log_apfixed_reduce::log<28, 15>' (E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_log_apfixed.h:500:9).
INFO: [HLS 200-489] Unrolling loop 'Loop-1' (E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_sqrt_apfixed.h:267) in function 'sqrt_fixed<28, 15>' completely with a factor of 8.
INFO: [HLS 200-489] Unrolling loop 'Loop-2' (E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_sqrt_apfixed.h:295) in function 'sqrt_fixed<28, 15>' completely with a factor of 14.
INFO: [HLS 200-489] Unrolling loop 'Loop-1' (mabonSOC/mabonsoc.cpp:33) in function 'mabonsoc' completely with a factor of 16.
INFO: [HLS 200-489] Unrolling loop 'Loop-1' (E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_log_apfixed.h:729) in function 'log_apfixed_reduce::log<28, 15>' completely with a factor of 28.
INFO: [XFORM 203-101] Partitioning array 'UCB.V' (mabonSOC/mabonsoc.cpp:8) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'T.V'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'X.V'  in dimension 1 completely.
INFO: [XFORM 203-602] Inlining function 'log_apfixed_reduce::range_reduce<ap_fixed<29, 7, (ap_q_mode)5, (ap_o_mode)3, 0>, 4, 4, 24, 15>' into 'log_apfixed_reduce::log_traits<2>::range_reduction<24>' (E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_log_apfixed.h:252) automatically.
INFO: [XFORM 203-602] Inlining function 'log_apfixed_reduce::log_traits<2>::range_reduction<24>' into 'log_apfixed_reduce::log<28, 15>' (E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_log_apfixed.h:771) automatically.
INFO: [XFORM 203-602] Inlining function 'log_apfixed_reduce::log<27, 14>' into 'hls::log<27, 14>' (E:/xilinx/Vivado/2019.1/common/technology/autopilot\hls_math.h:1200) automatically.
INFO: [XFORM 203-602] Inlining function 'sqrt_fixed<27, 14>' into 'hls::sqrt<27, 14>' (E:/xilinx/Vivado/2019.1/common/technology/autopilot\hls_math.h:1272) automatically.
INFO: [XFORM 203-602] Inlining function 'hls::log<27, 14>' into 'mabonsoc' (mabonSOC/mabonsoc.cpp:30) automatically.
INFO: [XFORM 203-602] Inlining function 'hls::sqrt<27, 14>' into 'mabonsoc' (mabonSOC/mabonsoc.cpp:35) automatically.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock to (E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_sqrt_apfixed.h:372:1) in function 'sqrt_fixed<28, 15>'... converting 111 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_log_apfixed.h:727:44) to (E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_log_apfixed.h:747:17) in function 'log_apfixed_reduce::log<28, 15>'... converting 29 basic blocks.
INFO: [XFORM 203-11] Balancing expressions in function 'log_apfixed_reduce::log<28, 15>' (E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_log_apfixed.h:178:90)...3 expression(s) balanced.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:06 ; elapsed = 00:00:56 . Memory (MB): peak = 408.938 ; gain = 317.605
WARNING: [XFORM 203-631] Renaming function 'log_apfixed_reduce::log<28, 15>' to 'log<28, 15>' (E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_log_apfixed.h:178:90)
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:08 ; elapsed = 00:00:58 . Memory (MB): peak = 438.746 ; gain = 347.414
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'mabonsoc' ...
WARNING: [SYN 201-103] Legalizing function name 'log<28, 15>' to 'log_28_15_s'.
WARNING: [SYN 201-103] Legalizing function name 'sqrt_fixed<28, 15>' to 'sqrt_fixed_28_15_s'.
WARNING: [SYN 201-107] Renaming port name 'mabonsoc/Out' to 'mabonsoc/Out_r' to avoid the conflict with HDL keywords or other object names.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'log_28_15_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'log<28, 15>'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 7.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 58.735 seconds; current allocated memory: 375.290 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.309 seconds; current allocated memory: 376.421 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'sqrt_fixed_28_15_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'sqrt_fixed<28, 15>'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 11.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.701 seconds; current allocated memory: 377.541 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.413 seconds; current allocated memory: 379.059 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'mabonsoc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 1.508 seconds; current allocated memory: 381.301 MB.
INFO: [HLS 200-434] Only 0 loops out of a total 1 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 2.401 seconds; current allocated memory: 388.117 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'log_28_15_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'log_28_15_s_log_apfixed_reduce_3' to 'log_28_15_s_log_abkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'log_28_15_s_log_apfixed_reduce_2' to 'log_28_15_s_log_acud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'log_28_15_s_log_apfixed_reduce_s' to 'log_28_15_s_log_adEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'mabonsoc_mac_mulsub_24ns_4ns_29ns_29_1_1' to 'mabonsoc_mac_mulseOg' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'mabonsoc_mac_mulseOg': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'log_28_15_s'.
INFO: [HLS 200-111]  Elapsed time: 5.066 seconds; current allocated memory: 394.987 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'sqrt_fixed_28_15_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'sqrt_fixed_28_15_s'.
INFO: [HLS 200-111]  Elapsed time: 1.089 seconds; current allocated memory: 398.200 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'mabonsoc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'mabonsoc/Out_r' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mabonsoc/reward' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'mabonsoc' to 's_axilite & ap_ctrl_hs'.
WARNING: [RTGEN 206-101] Register 'Index_V' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'X_V_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'X_V_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'X_V_2' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'X_V_3' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'X_V_4' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'X_V_5' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'X_V_6' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'X_V_7' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'X_V_8' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'X_V_9' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'X_V_10' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'X_V_11' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'X_V_12' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'X_V_13' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'X_V_14' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'X_V_15' is power-on initialization.
WARNING: [RTGEN 206-101] Register 't_V' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'T_V_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'T_V_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'T_V_2' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'T_V_3' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'T_V_4' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'T_V_5' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'T_V_6' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'T_V_7' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'T_V_8' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'T_V_9' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'T_V_10' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'T_V_11' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'T_V_12' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'T_V_13' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'T_V_14' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'T_V_15' is power-on initialization.
INFO: [RTGEN 206-100] Bundling port 'return', 'Out_r' and 'reward' to AXI-Lite port BUS_A.
INFO: [SYN 201-210] Renamed object name 'mabonsoc_mux_164_13_1_1' to 'mabonsoc_mux_164_fYi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'mabonsoc_udiv_18ns_13ns_18_22_seq_1' to 'mabonsoc_udiv_18ng8j' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'mabonsoc_udiv_26ns_13ns_15_30_seq_1' to 'mabonsoc_udiv_26nhbi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'mabonsoc_mux_164_15_1_1' to 'mabonsoc_mux_164_ibs' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'mabonsoc_mux_164_fYi': 34 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mabonsoc_mux_164_ibs': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mabonsoc_udiv_18ng8j': 16 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mabonsoc_udiv_26nhbi': 16 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'mabonsoc'.
INFO: [HLS 200-111]  Elapsed time: 2.487 seconds; current allocated memory: 405.390 MB.
INFO: [RTMG 210-279] Implementing memory 'log_28_15_s_log_abkb_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'log_28_15_s_log_acud_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'log_28_15_s_log_adEe_rom' using distributed ROMs.
INFO: [RTMG 210-282] Generating pipelined core: 'mabonsoc_udiv_18ng8j_div'
INFO: [RTMG 210-282] Generating pipelined core: 'mabonsoc_udiv_26nhbi_div'
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:26 ; elapsed = 00:01:20 . Memory (MB): peak = 509.398 ; gain = 418.066
INFO: [VHDL 208-304] Generating VHDL RTL for mabonsoc.
INFO: [VLOG 209-307] Generating Verilog RTL for mabonsoc.
INFO: [HLS 200-112] Total elapsed time: 80.522 seconds; peak allocated memory: 405.390 MB.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg484-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'mabonSOC/mabonsoc.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:01 ; elapsed = 00:00:50 . Memory (MB): peak = 178.730 ; gain = 87.332
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:01 ; elapsed = 00:00:50 . Memory (MB): peak = 178.730 ; gain = 87.332
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:03 ; elapsed = 00:00:53 . Memory (MB): peak = 257.297 ; gain = 165.898
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'log_apfixed_reduce::range_reduce<ap_fixed<29, 7, (ap_q_mode)5, (ap_o_mode)3, 0>, 4, 4, 24, 15>' into 'log_apfixed_reduce::log_traits<2>::range_reduction<24>' (E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_log_apfixed.h:252) automatically.
INFO: [XFORM 203-602] Inlining function 'log_apfixed_reduce::log_traits<2>::range_reduction<24>' into 'log_apfixed_reduce::log<28, 15>' (E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_log_apfixed.h:771) automatically.
INFO: [XFORM 203-602] Inlining function 'log_apfixed_reduce::log<27, 14>' into 'hls::log<27, 14>' (E:/xilinx/Vivado/2019.1/common/technology/autopilot\hls_math.h:1200) automatically.
INFO: [XFORM 203-602] Inlining function 'sqrt_fixed<27, 14>' into 'hls::sqrt<27, 14>' (E:/xilinx/Vivado/2019.1/common/technology/autopilot\hls_math.h:1272) automatically.
INFO: [XFORM 203-602] Inlining function 'hls::log<27, 14>' into 'mabonsoc' (mabonSOC/mabonsoc.cpp:30) automatically.
INFO: [XFORM 203-602] Inlining function 'hls::sqrt<27, 14>' into 'mabonsoc' (mabonSOC/mabonsoc.cpp:34) automatically.
WARNING: [SYNCHK 200-23] E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_sqrt_apfixed.h:272: variable-indexed range selection may cause suboptimal QoR.
INFO: [SYNCHK 200-10] 0 error(s), 1 warning(s).
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:04 ; elapsed = 00:00:54 . Memory (MB): peak = 316.063 ; gain = 224.664
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'sqrt_fixed<28, 15>' (E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_sqrt_apfixed.h:44:36).
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'log_apfixed_reduce::log<28, 15>' (E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_log_apfixed.h:500:9).
INFO: [HLS 200-489] Unrolling loop 'Loop-1' (E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_sqrt_apfixed.h:267) in function 'sqrt_fixed<28, 15>' completely with a factor of 8.
INFO: [HLS 200-489] Unrolling loop 'Loop-2' (E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_sqrt_apfixed.h:295) in function 'sqrt_fixed<28, 15>' completely with a factor of 14.
INFO: [HLS 200-489] Unrolling loop 'Loop-1' (E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_log_apfixed.h:729) in function 'log_apfixed_reduce::log<28, 15>' completely with a factor of 28.
INFO: [XFORM 203-101] Partitioning array 'UCB.V' (mabonSOC/mabonsoc.cpp:8) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'T.V'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'X.V'  in dimension 1 completely.
INFO: [XFORM 203-602] Inlining function 'log_apfixed_reduce::range_reduce<ap_fixed<29, 7, (ap_q_mode)5, (ap_o_mode)3, 0>, 4, 4, 24, 15>' into 'log_apfixed_reduce::log_traits<2>::range_reduction<24>' (E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_log_apfixed.h:252) automatically.
INFO: [XFORM 203-602] Inlining function 'log_apfixed_reduce::log_traits<2>::range_reduction<24>' into 'log_apfixed_reduce::log<28, 15>' (E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_log_apfixed.h:771) automatically.
INFO: [XFORM 203-602] Inlining function 'log_apfixed_reduce::log<27, 14>' into 'hls::log<27, 14>' (E:/xilinx/Vivado/2019.1/common/technology/autopilot\hls_math.h:1200) automatically.
INFO: [XFORM 203-602] Inlining function 'sqrt_fixed<27, 14>' into 'hls::sqrt<27, 14>' (E:/xilinx/Vivado/2019.1/common/technology/autopilot\hls_math.h:1272) automatically.
INFO: [XFORM 203-602] Inlining function 'hls::log<27, 14>' into 'mabonsoc' (mabonSOC/mabonsoc.cpp:30) automatically.
INFO: [XFORM 203-602] Inlining function 'hls::sqrt<27, 14>' into 'mabonsoc' (mabonSOC/mabonsoc.cpp:34) automatically.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock to (E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_sqrt_apfixed.h:372:1) in function 'sqrt_fixed<28, 15>'... converting 111 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_log_apfixed.h:727:44) to (E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_log_apfixed.h:747:17) in function 'log_apfixed_reduce::log<28, 15>'... converting 29 basic blocks.
INFO: [XFORM 203-11] Balancing expressions in function 'log_apfixed_reduce::log<28, 15>' (E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_log_apfixed.h:178:90)...3 expression(s) balanced.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:06 ; elapsed = 00:00:56 . Memory (MB): peak = 410.129 ; gain = 318.730
WARNING: [XFORM 203-631] Renaming function 'log_apfixed_reduce::log<28, 15>' to 'log<28, 15>' (E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_log_apfixed.h:178:90)
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:07 ; elapsed = 00:00:58 . Memory (MB): peak = 436.383 ; gain = 344.984
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'mabonsoc' ...
WARNING: [SYN 201-103] Legalizing function name 'log<28, 15>' to 'log_28_15_s'.
WARNING: [SYN 201-103] Legalizing function name 'sqrt_fixed<28, 15>' to 'sqrt_fixed_28_15_s'.
WARNING: [SYN 201-107] Renaming port name 'mabonsoc/Out' to 'mabonsoc/Out_r' to avoid the conflict with HDL keywords or other object names.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'log_28_15_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'log<28, 15>'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 7.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 58.374 seconds; current allocated memory: 373.226 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.315 seconds; current allocated memory: 374.357 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'sqrt_fixed_28_15_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'sqrt_fixed<28, 15>'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 11.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.722 seconds; current allocated memory: 375.479 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.41 seconds; current allocated memory: 376.995 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'mabonsoc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 2'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.716 seconds; current allocated memory: 378.387 MB.
INFO: [HLS 200-434] Only 1 loops out of a total 2 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.631 seconds; current allocated memory: 381.237 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'log_28_15_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'log_28_15_s_log_apfixed_reduce_3' to 'log_28_15_s_log_abkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'log_28_15_s_log_apfixed_reduce_2' to 'log_28_15_s_log_acud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'log_28_15_s_log_apfixed_reduce_s' to 'log_28_15_s_log_adEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'mabonsoc_mac_mulsub_24ns_4ns_29ns_29_1_1' to 'mabonsoc_mac_mulseOg' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'mabonsoc_mac_mulseOg': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'log_28_15_s'.
INFO: [HLS 200-111]  Elapsed time: 0.801 seconds; current allocated memory: 383.638 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'sqrt_fixed_28_15_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'sqrt_fixed_28_15_s'.
INFO: [HLS 200-111]  Elapsed time: 1.061 seconds; current allocated memory: 386.873 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'mabonsoc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'mabonsoc/Out_r' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mabonsoc/reward' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'mabonsoc' to 's_axilite & ap_ctrl_hs'.
WARNING: [RTGEN 206-101] Register 'Index_V' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'X_V_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'X_V_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'X_V_2' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'X_V_3' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'X_V_4' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'X_V_5' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'X_V_6' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'X_V_7' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'X_V_8' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'X_V_9' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'X_V_10' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'X_V_11' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'X_V_12' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'X_V_13' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'X_V_14' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'X_V_15' is power-on initialization.
WARNING: [RTGEN 206-101] Register 't_V' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'T_V_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'T_V_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'T_V_2' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'T_V_3' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'T_V_4' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'T_V_5' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'T_V_6' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'T_V_7' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'T_V_8' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'T_V_9' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'T_V_10' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'T_V_11' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'T_V_12' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'T_V_13' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'T_V_14' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'T_V_15' is power-on initialization.
INFO: [RTGEN 206-100] Bundling port 'return', 'Out_r' and 'reward' to AXI-Lite port BUS_A.
INFO: [SYN 201-210] Renamed object name 'mabonsoc_mux_164_13_1_1' to 'mabonsoc_mux_164_fYi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'mabonsoc_udiv_18ns_13ns_18_22_seq_1' to 'mabonsoc_udiv_18ng8j' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'mabonsoc_udiv_26ns_13ns_15_30_seq_1' to 'mabonsoc_udiv_26nhbi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'mabonsoc_mux_164_15_1_1' to 'mabonsoc_mux_164_ibs' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'mabonsoc_mux_164_fYi': 4 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mabonsoc_mux_164_ibs': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mabonsoc_udiv_18ng8j': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mabonsoc_udiv_26nhbi': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'mabonsoc'.
INFO: [HLS 200-111]  Elapsed time: 2.464 seconds; current allocated memory: 389.848 MB.
INFO: [RTMG 210-279] Implementing memory 'log_28_15_s_log_abkb_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'log_28_15_s_log_acud_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'log_28_15_s_log_adEe_rom' using distributed ROMs.
INFO: [RTMG 210-282] Generating pipelined core: 'mabonsoc_udiv_18ng8j_div'
INFO: [RTMG 210-282] Generating pipelined core: 'mabonsoc_udiv_26nhbi_div'
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:14 ; elapsed = 00:01:08 . Memory (MB): peak = 480.211 ; gain = 388.813
INFO: [VHDL 208-304] Generating VHDL RTL for mabonsoc.
INFO: [VLOG 209-307] Generating Verilog RTL for mabonsoc.
INFO: [HLS 200-112] Total elapsed time: 68.33 seconds; peak allocated memory: 389.848 MB.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg484-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'mabonSOC/mabonsoc.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:01 ; elapsed = 00:00:50 . Memory (MB): peak = 178.586 ; gain = 87.203
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:01 ; elapsed = 00:00:50 . Memory (MB): peak = 178.586 ; gain = 87.203
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:03 ; elapsed = 00:00:53 . Memory (MB): peak = 257.051 ; gain = 165.668
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'log_apfixed_reduce::range_reduce<ap_fixed<29, 7, (ap_q_mode)5, (ap_o_mode)3, 0>, 4, 4, 24, 15>' into 'log_apfixed_reduce::log_traits<2>::range_reduction<24>' (E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_log_apfixed.h:252) automatically.
INFO: [XFORM 203-602] Inlining function 'log_apfixed_reduce::log_traits<2>::range_reduction<24>' into 'log_apfixed_reduce::log<28, 15>' (E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_log_apfixed.h:771) automatically.
INFO: [XFORM 203-602] Inlining function 'log_apfixed_reduce::log<27, 14>' into 'hls::log<27, 14>' (E:/xilinx/Vivado/2019.1/common/technology/autopilot\hls_math.h:1200) automatically.
INFO: [XFORM 203-602] Inlining function 'sqrt_fixed<27, 14>' into 'hls::sqrt<27, 14>' (E:/xilinx/Vivado/2019.1/common/technology/autopilot\hls_math.h:1272) automatically.
INFO: [XFORM 203-602] Inlining function 'hls::log<27, 14>' into 'mabonsoc' (mabonSOC/mabonsoc.cpp:30) automatically.
INFO: [XFORM 203-602] Inlining function 'hls::sqrt<27, 14>' into 'mabonsoc' (mabonSOC/mabonsoc.cpp:34) automatically.
WARNING: [SYNCHK 200-23] E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_sqrt_apfixed.h:272: variable-indexed range selection may cause suboptimal QoR.
INFO: [SYNCHK 200-10] 0 error(s), 1 warning(s).
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:04 ; elapsed = 00:00:54 . Memory (MB): peak = 313.176 ; gain = 221.793
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'sqrt_fixed<28, 15>' (E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_sqrt_apfixed.h:44:36).
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'log_apfixed_reduce::log<28, 15>' (E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_log_apfixed.h:500:9).
INFO: [HLS 200-489] Unrolling loop 'Loop-1' (E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_sqrt_apfixed.h:267) in function 'sqrt_fixed<28, 15>' completely with a factor of 8.
INFO: [HLS 200-489] Unrolling loop 'Loop-2' (E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_sqrt_apfixed.h:295) in function 'sqrt_fixed<28, 15>' completely with a factor of 14.
INFO: [HLS 200-489] Unrolling loop 'Loop-1' (E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_log_apfixed.h:729) in function 'log_apfixed_reduce::log<28, 15>' completely with a factor of 28.
INFO: [XFORM 203-101] Partitioning array 'UCB.V' (mabonSOC/mabonsoc.cpp:8) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'T.V'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'X.V'  in dimension 1 completely.
INFO: [XFORM 203-602] Inlining function 'log_apfixed_reduce::range_reduce<ap_fixed<29, 7, (ap_q_mode)5, (ap_o_mode)3, 0>, 4, 4, 24, 15>' into 'log_apfixed_reduce::log_traits<2>::range_reduction<24>' (E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_log_apfixed.h:252) automatically.
INFO: [XFORM 203-602] Inlining function 'log_apfixed_reduce::log_traits<2>::range_reduction<24>' into 'log_apfixed_reduce::log<28, 15>' (E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_log_apfixed.h:771) automatically.
INFO: [XFORM 203-602] Inlining function 'log_apfixed_reduce::log<27, 14>' into 'hls::log<27, 14>' (E:/xilinx/Vivado/2019.1/common/technology/autopilot\hls_math.h:1200) automatically.
INFO: [XFORM 203-602] Inlining function 'sqrt_fixed<27, 14>' into 'hls::sqrt<27, 14>' (E:/xilinx/Vivado/2019.1/common/technology/autopilot\hls_math.h:1272) automatically.
INFO: [XFORM 203-602] Inlining function 'hls::log<27, 14>' into 'mabonsoc' (mabonSOC/mabonsoc.cpp:30) automatically.
INFO: [XFORM 203-602] Inlining function 'hls::sqrt<27, 14>' into 'mabonsoc' (mabonSOC/mabonsoc.cpp:34) automatically.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock to (E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_sqrt_apfixed.h:372:1) in function 'sqrt_fixed<28, 15>'... converting 111 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_log_apfixed.h:727:44) to (E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_log_apfixed.h:747:17) in function 'log_apfixed_reduce::log<28, 15>'... converting 29 basic blocks.
INFO: [XFORM 203-11] Balancing expressions in function 'log_apfixed_reduce::log<28, 15>' (E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_log_apfixed.h:178:90)...3 expression(s) balanced.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:06 ; elapsed = 00:00:56 . Memory (MB): peak = 409.477 ; gain = 318.094
WARNING: [XFORM 203-631] Renaming function 'log_apfixed_reduce::log<28, 15>' to 'log<28, 15>' (E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_log_apfixed.h:178:90)
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:07 ; elapsed = 00:00:58 . Memory (MB): peak = 436.820 ; gain = 345.438
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'mabonsoc' ...
WARNING: [SYN 201-103] Legalizing function name 'log<28, 15>' to 'log_28_15_s'.
WARNING: [SYN 201-103] Legalizing function name 'sqrt_fixed<28, 15>' to 'sqrt_fixed_28_15_s'.
WARNING: [SYN 201-107] Renaming port name 'mabonsoc/Out' to 'mabonsoc/Out_r' to avoid the conflict with HDL keywords or other object names.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'log_28_15_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'log<28, 15>'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 7.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 58.019 seconds; current allocated memory: 373.251 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.315 seconds; current allocated memory: 374.383 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'sqrt_fixed_28_15_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'sqrt_fixed<28, 15>'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 11.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.712 seconds; current allocated memory: 375.504 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.414 seconds; current allocated memory: 377.022 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'mabonsoc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 35.
INFO: [SCHED 204-61] Pipelining loop 'Loop 2'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.734 seconds; current allocated memory: 378.440 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.642 seconds; current allocated memory: 381.368 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'log_28_15_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'log_28_15_s_log_apfixed_reduce_3' to 'log_28_15_s_log_abkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'log_28_15_s_log_apfixed_reduce_2' to 'log_28_15_s_log_acud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'log_28_15_s_log_apfixed_reduce_s' to 'log_28_15_s_log_adEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'mabonsoc_mac_mulsub_24ns_4ns_29ns_29_1_1' to 'mabonsoc_mac_mulseOg' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'mabonsoc_mac_mulseOg': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'log_28_15_s'.
INFO: [HLS 200-111]  Elapsed time: 0.8 seconds; current allocated memory: 383.801 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'sqrt_fixed_28_15_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'sqrt_fixed_28_15_s'.
INFO: [HLS 200-111]  Elapsed time: 1.074 seconds; current allocated memory: 387.057 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'mabonsoc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'mabonsoc/Out_r' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mabonsoc/reward' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'mabonsoc' to 's_axilite & ap_ctrl_hs'.
WARNING: [RTGEN 206-101] Register 'Index_V' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'X_V_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'X_V_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'X_V_2' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'X_V_3' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'X_V_4' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'X_V_5' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'X_V_6' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'X_V_7' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'X_V_8' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'X_V_9' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'X_V_10' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'X_V_11' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'X_V_12' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'X_V_13' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'X_V_14' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'X_V_15' is power-on initialization.
WARNING: [RTGEN 206-101] Register 't_V' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'T_V_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'T_V_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'T_V_2' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'T_V_3' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'T_V_4' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'T_V_5' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'T_V_6' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'T_V_7' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'T_V_8' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'T_V_9' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'T_V_10' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'T_V_11' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'T_V_12' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'T_V_13' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'T_V_14' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'T_V_15' is power-on initialization.
INFO: [RTGEN 206-100] Bundling port 'return', 'Out_r' and 'reward' to AXI-Lite port BUS_A.
INFO: [SYN 201-210] Renamed object name 'mabonsoc_mux_164_13_1_1' to 'mabonsoc_mux_164_fYi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'mabonsoc_udiv_18ns_13ns_18_22_1' to 'mabonsoc_udiv_18ng8j' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'mabonsoc_udiv_26ns_13ns_15_30_1' to 'mabonsoc_udiv_26nhbi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'mabonsoc_mux_164_15_1_1' to 'mabonsoc_mux_164_ibs' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'mabonsoc_mux_164_fYi': 4 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mabonsoc_mux_164_ibs': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mabonsoc_udiv_18ng8j': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mabonsoc_udiv_26nhbi': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'mabonsoc'.
INFO: [HLS 200-111]  Elapsed time: 2.197 seconds; current allocated memory: 390.219 MB.
INFO: [RTMG 210-279] Implementing memory 'log_28_15_s_log_abkb_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'log_28_15_s_log_acud_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'log_28_15_s_log_adEe_rom' using distributed ROMs.
INFO: [RTMG 210-282] Generating pipelined core: 'mabonsoc_udiv_18ng8j_div'
INFO: [RTMG 210-282] Generating pipelined core: 'mabonsoc_udiv_26nhbi_div'
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:15 ; elapsed = 00:01:08 . Memory (MB): peak = 480.449 ; gain = 389.066
INFO: [VHDL 208-304] Generating VHDL RTL for mabonsoc.
INFO: [VLOG 209-307] Generating Verilog RTL for mabonsoc.
INFO: [HLS 200-112] Total elapsed time: 67.75 seconds; peak allocated memory: 390.219 MB.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg484-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'mabonSOC/mabonsoc.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:01 ; elapsed = 00:00:50 . Memory (MB): peak = 178.660 ; gain = 87.320
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:01 ; elapsed = 00:00:50 . Memory (MB): peak = 178.660 ; gain = 87.320
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:03 ; elapsed = 00:00:53 . Memory (MB): peak = 259.559 ; gain = 168.219
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'log_apfixed_reduce::range_reduce<ap_fixed<29, 7, (ap_q_mode)5, (ap_o_mode)3, 0>, 4, 4, 24, 15>' into 'log_apfixed_reduce::log_traits<2>::range_reduction<24>' (E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_log_apfixed.h:252) automatically.
INFO: [XFORM 203-602] Inlining function 'log_apfixed_reduce::log_traits<2>::range_reduction<24>' into 'log_apfixed_reduce::log<28, 15>' (E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_log_apfixed.h:771) automatically.
INFO: [XFORM 203-602] Inlining function 'log_apfixed_reduce::log<27, 14>' into 'hls::log<27, 14>' (E:/xilinx/Vivado/2019.1/common/technology/autopilot\hls_math.h:1200) automatically.
INFO: [XFORM 203-602] Inlining function 'sqrt_fixed<27, 14>' into 'hls::sqrt<27, 14>' (E:/xilinx/Vivado/2019.1/common/technology/autopilot\hls_math.h:1272) automatically.
INFO: [XFORM 203-602] Inlining function 'hls::log<27, 14>' into 'mabonsoc' (mabonSOC/mabonsoc.cpp:30) automatically.
INFO: [XFORM 203-602] Inlining function 'hls::sqrt<27, 14>' into 'mabonsoc' (mabonSOC/mabonsoc.cpp:34) automatically.
WARNING: [SYNCHK 200-23] E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_sqrt_apfixed.h:272: variable-indexed range selection may cause suboptimal QoR.
INFO: [SYNCHK 200-10] 0 error(s), 1 warning(s).
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:04 ; elapsed = 00:00:54 . Memory (MB): peak = 315.277 ; gain = 223.938
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'sqrt_fixed<28, 15>' (E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_sqrt_apfixed.h:44:36).
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'log_apfixed_reduce::log<28, 15>' (E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_log_apfixed.h:500:9).
INFO: [HLS 200-489] Unrolling loop 'Loop-1' (E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_sqrt_apfixed.h:267) in function 'sqrt_fixed<28, 15>' completely with a factor of 8.
INFO: [HLS 200-489] Unrolling loop 'Loop-2' (E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_sqrt_apfixed.h:295) in function 'sqrt_fixed<28, 15>' completely with a factor of 14.
INFO: [HLS 200-489] Unrolling loop 'L1' (mabonSOC/mabonsoc.cpp:32) in function 'mabonsoc' completely with a factor of 16.
INFO: [HLS 200-489] Unrolling loop 'Loop-1' (E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_log_apfixed.h:729) in function 'log_apfixed_reduce::log<28, 15>' completely with a factor of 28.
INFO: [XFORM 203-101] Partitioning array 'UCB.V' (mabonSOC/mabonsoc.cpp:8) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'T.V'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'X.V'  in dimension 1 completely.
INFO: [XFORM 203-602] Inlining function 'log_apfixed_reduce::range_reduce<ap_fixed<29, 7, (ap_q_mode)5, (ap_o_mode)3, 0>, 4, 4, 24, 15>' into 'log_apfixed_reduce::log_traits<2>::range_reduction<24>' (E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_log_apfixed.h:252) automatically.
INFO: [XFORM 203-602] Inlining function 'log_apfixed_reduce::log_traits<2>::range_reduction<24>' into 'log_apfixed_reduce::log<28, 15>' (E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_log_apfixed.h:771) automatically.
INFO: [XFORM 203-602] Inlining function 'log_apfixed_reduce::log<27, 14>' into 'hls::log<27, 14>' (E:/xilinx/Vivado/2019.1/common/technology/autopilot\hls_math.h:1200) automatically.
INFO: [XFORM 203-602] Inlining function 'sqrt_fixed<27, 14>' into 'hls::sqrt<27, 14>' (E:/xilinx/Vivado/2019.1/common/technology/autopilot\hls_math.h:1272) automatically.
INFO: [XFORM 203-602] Inlining function 'hls::log<27, 14>' into 'mabonsoc' (mabonSOC/mabonsoc.cpp:30) automatically.
INFO: [XFORM 203-602] Inlining function 'hls::sqrt<27, 14>' into 'mabonsoc' (mabonSOC/mabonsoc.cpp:34) automatically.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock to (E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_sqrt_apfixed.h:372:1) in function 'sqrt_fixed<28, 15>'... converting 111 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_log_apfixed.h:727:44) to (E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_log_apfixed.h:747:17) in function 'log_apfixed_reduce::log<28, 15>'... converting 29 basic blocks.
INFO: [XFORM 203-11] Balancing expressions in function 'log_apfixed_reduce::log<28, 15>' (E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_log_apfixed.h:178:90)...3 expression(s) balanced.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:06 ; elapsed = 00:00:57 . Memory (MB): peak = 410.633 ; gain = 319.293
WARNING: [XFORM 203-631] Renaming function 'log_apfixed_reduce::log<28, 15>' to 'log<28, 15>' (E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_log_apfixed.h:178:90)
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:08 ; elapsed = 00:00:59 . Memory (MB): peak = 439.359 ; gain = 348.020
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'mabonsoc' ...
WARNING: [SYN 201-103] Legalizing function name 'log<28, 15>' to 'log_28_15_s'.
WARNING: [SYN 201-103] Legalizing function name 'sqrt_fixed<28, 15>' to 'sqrt_fixed_28_15_s'.
WARNING: [SYN 201-107] Renaming port name 'mabonsoc/Out' to 'mabonsoc/Out_r' to avoid the conflict with HDL keywords or other object names.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'log_28_15_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'log<28, 15>'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 7.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 59.125 seconds; current allocated memory: 375.314 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.319 seconds; current allocated memory: 376.445 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'sqrt_fixed_28_15_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'sqrt_fixed<28, 15>'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 11.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.723 seconds; current allocated memory: 377.565 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.424 seconds; current allocated memory: 379.083 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'mabonsoc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'L2'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 1.543 seconds; current allocated memory: 381.393 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 2.495 seconds; current allocated memory: 388.243 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'log_28_15_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'log_28_15_s_log_apfixed_reduce_3' to 'log_28_15_s_log_abkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'log_28_15_s_log_apfixed_reduce_2' to 'log_28_15_s_log_acud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'log_28_15_s_log_apfixed_reduce_s' to 'log_28_15_s_log_adEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'mabonsoc_mac_mulsub_24ns_4ns_29ns_29_1_1' to 'mabonsoc_mac_mulseOg' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'mabonsoc_mac_mulseOg': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'log_28_15_s'.
INFO: [HLS 200-111]  Elapsed time: 5.154 seconds; current allocated memory: 395.082 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'sqrt_fixed_28_15_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'sqrt_fixed_28_15_s'.
INFO: [HLS 200-111]  Elapsed time: 1.066 seconds; current allocated memory: 398.316 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'mabonsoc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'mabonsoc/Out_r' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mabonsoc/reward' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'mabonsoc' to 's_axilite & ap_ctrl_hs'.
WARNING: [RTGEN 206-101] Register 'Index_V' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'X_V_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'X_V_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'X_V_2' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'X_V_3' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'X_V_4' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'X_V_5' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'X_V_6' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'X_V_7' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'X_V_8' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'X_V_9' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'X_V_10' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'X_V_11' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'X_V_12' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'X_V_13' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'X_V_14' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'X_V_15' is power-on initialization.
WARNING: [RTGEN 206-101] Register 't_V' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'T_V_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'T_V_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'T_V_2' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'T_V_3' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'T_V_4' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'T_V_5' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'T_V_6' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'T_V_7' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'T_V_8' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'T_V_9' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'T_V_10' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'T_V_11' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'T_V_12' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'T_V_13' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'T_V_14' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'T_V_15' is power-on initialization.
INFO: [RTGEN 206-100] Bundling port 'return', 'Out_r' and 'reward' to AXI-Lite port BUS_A.
INFO: [SYN 201-210] Renamed object name 'mabonsoc_mux_164_13_1_1' to 'mabonsoc_mux_164_fYi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'mabonsoc_udiv_18ns_13ns_18_22_seq_1' to 'mabonsoc_udiv_18ng8j' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'mabonsoc_udiv_26ns_13ns_15_30_seq_1' to 'mabonsoc_udiv_26nhbi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'mabonsoc_mux_164_15_1_1' to 'mabonsoc_mux_164_ibs' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'mabonsoc_mux_164_fYi': 34 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mabonsoc_mux_164_ibs': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mabonsoc_udiv_18ng8j': 16 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mabonsoc_udiv_26nhbi': 16 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'mabonsoc'.
INFO: [HLS 200-111]  Elapsed time: 2.669 seconds; current allocated memory: 405.400 MB.
INFO: [RTMG 210-279] Implementing memory 'log_28_15_s_log_abkb_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'log_28_15_s_log_acud_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'log_28_15_s_log_adEe_rom' using distributed ROMs.
INFO: [RTMG 210-282] Generating pipelined core: 'mabonsoc_udiv_18ng8j_div'
INFO: [RTMG 210-282] Generating pipelined core: 'mabonsoc_udiv_26nhbi_div'
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:26 ; elapsed = 00:01:21 . Memory (MB): peak = 509.988 ; gain = 418.648
INFO: [VHDL 208-304] Generating VHDL RTL for mabonsoc.
INFO: [VLOG 209-307] Generating Verilog RTL for mabonsoc.
INFO: [HLS 200-112] Total elapsed time: 81.235 seconds; peak allocated memory: 405.400 MB.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg484-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'mabonSOC/mabonsoc.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:01 ; elapsed = 00:00:50 . Memory (MB): peak = 178.570 ; gain = 87.184
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:01 ; elapsed = 00:00:50 . Memory (MB): peak = 178.570 ; gain = 87.184
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:03 ; elapsed = 00:00:53 . Memory (MB): peak = 257.613 ; gain = 166.227
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'log_apfixed_reduce::range_reduce<ap_fixed<29, 7, (ap_q_mode)5, (ap_o_mode)3, 0>, 4, 4, 24, 15>' into 'log_apfixed_reduce::log_traits<2>::range_reduction<24>' (E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_log_apfixed.h:252) automatically.
INFO: [XFORM 203-602] Inlining function 'log_apfixed_reduce::log_traits<2>::range_reduction<24>' into 'log_apfixed_reduce::log<28, 15>' (E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_log_apfixed.h:771) automatically.
INFO: [XFORM 203-602] Inlining function 'log_apfixed_reduce::log<27, 14>' into 'hls::log<27, 14>' (E:/xilinx/Vivado/2019.1/common/technology/autopilot\hls_math.h:1200) automatically.
INFO: [XFORM 203-602] Inlining function 'sqrt_fixed<27, 14>' into 'hls::sqrt<27, 14>' (E:/xilinx/Vivado/2019.1/common/technology/autopilot\hls_math.h:1272) automatically.
INFO: [XFORM 203-602] Inlining function 'hls::log<27, 14>' into 'mabonsoc' (mabonSOC/mabonsoc.cpp:30) automatically.
INFO: [XFORM 203-602] Inlining function 'hls::sqrt<27, 14>' into 'mabonsoc' (mabonSOC/mabonsoc.cpp:34) automatically.
WARNING: [SYNCHK 200-23] E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_sqrt_apfixed.h:272: variable-indexed range selection may cause suboptimal QoR.
INFO: [SYNCHK 200-10] 0 error(s), 1 warning(s).
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:04 ; elapsed = 00:00:54 . Memory (MB): peak = 313.477 ; gain = 222.090
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'sqrt_fixed<28, 15>' (E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_sqrt_apfixed.h:44:36).
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'log_apfixed_reduce::log<28, 15>' (E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_log_apfixed.h:500:9).
INFO: [HLS 200-489] Unrolling loop 'Loop-1' (E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_sqrt_apfixed.h:267) in function 'sqrt_fixed<28, 15>' completely with a factor of 8.
INFO: [HLS 200-489] Unrolling loop 'Loop-2' (E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_sqrt_apfixed.h:295) in function 'sqrt_fixed<28, 15>' completely with a factor of 14.
INFO: [HLS 200-489] Unrolling loop 'Loop-1' (E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_log_apfixed.h:729) in function 'log_apfixed_reduce::log<28, 15>' completely with a factor of 28.
INFO: [XFORM 203-101] Partitioning array 'UCB.V' (mabonSOC/mabonsoc.cpp:8) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'T.V'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'X.V'  in dimension 1 completely.
INFO: [XFORM 203-602] Inlining function 'log_apfixed_reduce::range_reduce<ap_fixed<29, 7, (ap_q_mode)5, (ap_o_mode)3, 0>, 4, 4, 24, 15>' into 'log_apfixed_reduce::log_traits<2>::range_reduction<24>' (E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_log_apfixed.h:252) automatically.
INFO: [XFORM 203-602] Inlining function 'log_apfixed_reduce::log_traits<2>::range_reduction<24>' into 'log_apfixed_reduce::log<28, 15>' (E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_log_apfixed.h:771) automatically.
INFO: [XFORM 203-602] Inlining function 'log_apfixed_reduce::log<27, 14>' into 'hls::log<27, 14>' (E:/xilinx/Vivado/2019.1/common/technology/autopilot\hls_math.h:1200) automatically.
INFO: [XFORM 203-602] Inlining function 'sqrt_fixed<27, 14>' into 'hls::sqrt<27, 14>' (E:/xilinx/Vivado/2019.1/common/technology/autopilot\hls_math.h:1272) automatically.
INFO: [XFORM 203-602] Inlining function 'hls::log<27, 14>' into 'mabonsoc' (mabonSOC/mabonsoc.cpp:30) automatically.
INFO: [XFORM 203-602] Inlining function 'hls::sqrt<27, 14>' into 'mabonsoc' (mabonSOC/mabonsoc.cpp:34) automatically.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock to (E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_sqrt_apfixed.h:372:1) in function 'sqrt_fixed<28, 15>'... converting 111 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_log_apfixed.h:727:44) to (E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_log_apfixed.h:747:17) in function 'log_apfixed_reduce::log<28, 15>'... converting 29 basic blocks.
INFO: [XFORM 203-11] Balancing expressions in function 'log_apfixed_reduce::log<28, 15>' (E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_log_apfixed.h:178:90)...3 expression(s) balanced.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:06 ; elapsed = 00:00:57 . Memory (MB): peak = 408.285 ; gain = 316.898
WARNING: [XFORM 203-631] Renaming function 'log_apfixed_reduce::log<28, 15>' to 'log<28, 15>' (E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_log_apfixed.h:178:90)
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:08 ; elapsed = 00:00:58 . Memory (MB): peak = 436.246 ; gain = 344.859
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'mabonsoc' ...
WARNING: [SYN 201-103] Legalizing function name 'log<28, 15>' to 'log_28_15_s'.
WARNING: [SYN 201-103] Legalizing function name 'sqrt_fixed<28, 15>' to 'sqrt_fixed_28_15_s'.
WARNING: [SYN 201-107] Renaming port name 'mabonsoc/Out' to 'mabonsoc/Out_r' to avoid the conflict with HDL keywords or other object names.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'log_28_15_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'log<28, 15>'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 7.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 58.564 seconds; current allocated memory: 373.259 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.319 seconds; current allocated memory: 374.390 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'sqrt_fixed_28_15_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'sqrt_fixed<28, 15>'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 11.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.713 seconds; current allocated memory: 375.510 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.409 seconds; current allocated memory: 377.028 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'mabonsoc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'L1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 35.
INFO: [SCHED 204-61] Pipelining loop 'L2'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.734 seconds; current allocated memory: 378.449 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.641 seconds; current allocated memory: 381.380 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'log_28_15_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'log_28_15_s_log_apfixed_reduce_3' to 'log_28_15_s_log_abkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'log_28_15_s_log_apfixed_reduce_2' to 'log_28_15_s_log_acud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'log_28_15_s_log_apfixed_reduce_s' to 'log_28_15_s_log_adEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'mabonsoc_mac_mulsub_24ns_4ns_29ns_29_1_1' to 'mabonsoc_mac_mulseOg' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'mabonsoc_mac_mulseOg': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'log_28_15_s'.
INFO: [HLS 200-111]  Elapsed time: 0.8 seconds; current allocated memory: 383.813 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'sqrt_fixed_28_15_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'sqrt_fixed_28_15_s'.
INFO: [HLS 200-111]  Elapsed time: 1.061 seconds; current allocated memory: 387.069 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'mabonsoc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'mabonsoc/Out_r' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mabonsoc/reward' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'mabonsoc' to 's_axilite & ap_ctrl_hs'.
WARNING: [RTGEN 206-101] Register 'Index_V' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'X_V_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'X_V_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'X_V_2' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'X_V_3' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'X_V_4' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'X_V_5' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'X_V_6' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'X_V_7' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'X_V_8' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'X_V_9' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'X_V_10' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'X_V_11' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'X_V_12' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'X_V_13' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'X_V_14' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'X_V_15' is power-on initialization.
WARNING: [RTGEN 206-101] Register 't_V' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'T_V_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'T_V_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'T_V_2' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'T_V_3' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'T_V_4' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'T_V_5' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'T_V_6' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'T_V_7' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'T_V_8' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'T_V_9' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'T_V_10' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'T_V_11' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'T_V_12' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'T_V_13' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'T_V_14' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'T_V_15' is power-on initialization.
INFO: [RTGEN 206-100] Bundling port 'return', 'Out_r' and 'reward' to AXI-Lite port BUS_A.
INFO: [SYN 201-210] Renamed object name 'mabonsoc_mux_164_13_1_1' to 'mabonsoc_mux_164_fYi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'mabonsoc_udiv_18ns_13ns_18_22_1' to 'mabonsoc_udiv_18ng8j' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'mabonsoc_udiv_26ns_13ns_15_30_1' to 'mabonsoc_udiv_26nhbi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'mabonsoc_mux_164_15_1_1' to 'mabonsoc_mux_164_ibs' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'mabonsoc_mux_164_fYi': 4 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mabonsoc_mux_164_ibs': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mabonsoc_udiv_18ng8j': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mabonsoc_udiv_26nhbi': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'mabonsoc'.
INFO: [HLS 200-111]  Elapsed time: 2.324 seconds; current allocated memory: 390.230 MB.
INFO: [RTMG 210-279] Implementing memory 'log_28_15_s_log_abkb_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'log_28_15_s_log_acud_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'log_28_15_s_log_adEe_rom' using distributed ROMs.
INFO: [RTMG 210-282] Generating pipelined core: 'mabonsoc_udiv_18ng8j_div'
INFO: [RTMG 210-282] Generating pipelined core: 'mabonsoc_udiv_26nhbi_div'
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:15 ; elapsed = 00:01:08 . Memory (MB): peak = 480.199 ; gain = 388.813
INFO: [VHDL 208-304] Generating VHDL RTL for mabonsoc.
INFO: [VLOG 209-307] Generating Verilog RTL for mabonsoc.
INFO: [HLS 200-112] Total elapsed time: 68.389 seconds; peak allocated memory: 390.230 MB.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg484-1'
WARNING: [IMPL 213-205] Ignored option '-use_netlist' which is only valid for 'pcore'.
INFO: [IMPL 213-8] Exporting RTL as a Vivado IP.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg484-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg484-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg484-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg484-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg484-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg484-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'mabonSOC/mabonsoc.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:01 ; elapsed = 00:00:55 . Memory (MB): peak = 178.656 ; gain = 87.242
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:01 ; elapsed = 00:00:55 . Memory (MB): peak = 178.656 ; gain = 87.242
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:03 ; elapsed = 00:00:58 . Memory (MB): peak = 257.852 ; gain = 166.438
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'log_apfixed_reduce::range_reduce<ap_fixed<29, 7, (ap_q_mode)5, (ap_o_mode)3, 0>, 4, 4, 24, 15>' into 'log_apfixed_reduce::log_traits<2>::range_reduction<24>' (E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_log_apfixed.h:252) automatically.
INFO: [XFORM 203-602] Inlining function 'log_apfixed_reduce::log_traits<2>::range_reduction<24>' into 'log_apfixed_reduce::log<28, 15>' (E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_log_apfixed.h:771) automatically.
INFO: [XFORM 203-602] Inlining function 'log_apfixed_reduce::log<27, 14>' into 'hls::log<27, 14>' (E:/xilinx/Vivado/2019.1/common/technology/autopilot\hls_math.h:1200) automatically.
INFO: [XFORM 203-602] Inlining function 'sqrt_fixed<27, 14>' into 'hls::sqrt<27, 14>' (E:/xilinx/Vivado/2019.1/common/technology/autopilot\hls_math.h:1272) automatically.
INFO: [XFORM 203-602] Inlining function 'hls::log<27, 14>' into 'mabonsoc' (mabonSOC/mabonsoc.cpp:30) automatically.
INFO: [XFORM 203-602] Inlining function 'hls::sqrt<27, 14>' into 'mabonsoc' (mabonSOC/mabonsoc.cpp:34) automatically.
WARNING: [SYNCHK 200-23] E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_sqrt_apfixed.h:272: variable-indexed range selection may cause suboptimal QoR.
INFO: [SYNCHK 200-10] 0 error(s), 1 warning(s).
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:04 ; elapsed = 00:00:59 . Memory (MB): peak = 314.375 ; gain = 222.961
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'sqrt_fixed<28, 15>' (E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_sqrt_apfixed.h:44:36).
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'log_apfixed_reduce::log<28, 15>' (E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_log_apfixed.h:500:9).
INFO: [HLS 200-489] Unrolling loop 'Loop-1' (E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_sqrt_apfixed.h:267) in function 'sqrt_fixed<28, 15>' completely with a factor of 8.
INFO: [HLS 200-489] Unrolling loop 'Loop-2' (E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_sqrt_apfixed.h:295) in function 'sqrt_fixed<28, 15>' completely with a factor of 14.
INFO: [HLS 200-489] Unrolling loop 'Loop-1' (E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_log_apfixed.h:729) in function 'log_apfixed_reduce::log<28, 15>' completely with a factor of 28.
INFO: [XFORM 203-101] Partitioning array 'UCB.V' (mabonSOC/mabonsoc.cpp:8) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'T.V'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'X.V'  in dimension 1 completely.
INFO: [XFORM 203-602] Inlining function 'log_apfixed_reduce::range_reduce<ap_fixed<29, 7, (ap_q_mode)5, (ap_o_mode)3, 0>, 4, 4, 24, 15>' into 'log_apfixed_reduce::log_traits<2>::range_reduction<24>' (E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_log_apfixed.h:252) automatically.
INFO: [XFORM 203-602] Inlining function 'log_apfixed_reduce::log_traits<2>::range_reduction<24>' into 'log_apfixed_reduce::log<28, 15>' (E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_log_apfixed.h:771) automatically.
INFO: [XFORM 203-602] Inlining function 'log_apfixed_reduce::log<27, 14>' into 'hls::log<27, 14>' (E:/xilinx/Vivado/2019.1/common/technology/autopilot\hls_math.h:1200) automatically.
INFO: [XFORM 203-602] Inlining function 'sqrt_fixed<27, 14>' into 'hls::sqrt<27, 14>' (E:/xilinx/Vivado/2019.1/common/technology/autopilot\hls_math.h:1272) automatically.
INFO: [XFORM 203-602] Inlining function 'hls::log<27, 14>' into 'mabonsoc' (mabonSOC/mabonsoc.cpp:30) automatically.
INFO: [XFORM 203-602] Inlining function 'hls::sqrt<27, 14>' into 'mabonsoc' (mabonSOC/mabonsoc.cpp:34) automatically.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock to (E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_sqrt_apfixed.h:372:1) in function 'sqrt_fixed<28, 15>'... converting 111 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_log_apfixed.h:727:44) to (E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_log_apfixed.h:747:17) in function 'log_apfixed_reduce::log<28, 15>'... converting 29 basic blocks.
INFO: [XFORM 203-11] Balancing expressions in function 'log_apfixed_reduce::log<28, 15>' (E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_log_apfixed.h:178:90)...3 expression(s) balanced.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:06 ; elapsed = 00:01:01 . Memory (MB): peak = 408.305 ; gain = 316.891
WARNING: [XFORM 203-631] Renaming function 'log_apfixed_reduce::log<28, 15>' to 'log<28, 15>' (E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_log_apfixed.h:178:90)
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:07 ; elapsed = 00:01:03 . Memory (MB): peak = 436.504 ; gain = 345.090
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'mabonsoc' ...
WARNING: [SYN 201-103] Legalizing function name 'log<28, 15>' to 'log_28_15_s'.
WARNING: [SYN 201-103] Legalizing function name 'sqrt_fixed<28, 15>' to 'sqrt_fixed_28_15_s'.
WARNING: [SYN 201-107] Renaming port name 'mabonsoc/Out' to 'mabonsoc/Out_r' to avoid the conflict with HDL keywords or other object names.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'log_28_15_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'log<28, 15>'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 7.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 63.27 seconds; current allocated memory: 373.214 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.351 seconds; current allocated memory: 374.393 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'sqrt_fixed_28_15_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'sqrt_fixed<28, 15>'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 11.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.73 seconds; current allocated memory: 375.514 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.411 seconds; current allocated memory: 377.032 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'mabonsoc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'L1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 36.
INFO: [SCHED 204-61] Pipelining loop 'L2'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.724 seconds; current allocated memory: 378.498 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.628 seconds; current allocated memory: 381.403 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'log_28_15_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'log_28_15_s_log_apfixed_reduce_3' to 'log_28_15_s_log_abkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'log_28_15_s_log_apfixed_reduce_2' to 'log_28_15_s_log_acud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'log_28_15_s_log_apfixed_reduce_s' to 'log_28_15_s_log_adEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'mabonsoc_mac_mulsub_24ns_4ns_29ns_29_1_1' to 'mabonsoc_mac_mulseOg' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'mabonsoc_mac_mulseOg': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'log_28_15_s'.
INFO: [HLS 200-111]  Elapsed time: 0.816 seconds; current allocated memory: 384.027 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'sqrt_fixed_28_15_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'sqrt_fixed_28_15_s'.
INFO: [HLS 200-111]  Elapsed time: 1.099 seconds; current allocated memory: 387.233 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'mabonsoc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'mabonsoc/Out_r' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mabonsoc/reward' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'mabonsoc' to 's_axilite & ap_ctrl_hs'.
WARNING: [RTGEN 206-101] Register 'Index_V' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'X_V_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'X_V_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'X_V_2' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'X_V_3' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'X_V_4' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'X_V_5' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'X_V_6' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'X_V_7' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'X_V_8' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'X_V_9' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'X_V_10' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'X_V_11' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'X_V_12' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'X_V_13' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'X_V_14' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'X_V_15' is power-on initialization.
WARNING: [RTGEN 206-101] Register 't_V' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'T_V_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'T_V_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'T_V_2' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'T_V_3' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'T_V_4' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'T_V_5' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'T_V_6' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'T_V_7' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'T_V_8' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'T_V_9' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'T_V_10' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'T_V_11' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'T_V_12' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'T_V_13' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'T_V_14' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'T_V_15' is power-on initialization.
INFO: [RTGEN 206-100] Bundling port 'return', 'Out_r' and 'reward' to AXI-Lite port BUS_A.
INFO: [SYN 201-210] Renamed object name 'mabonsoc_mux_164_14_1_1' to 'mabonsoc_mux_164_fYi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'mabonsoc_sdiv_32ns_15ns_32_36_1' to 'mabonsoc_sdiv_32ng8j' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'mabonsoc_udiv_18ns_14ns_18_22_1' to 'mabonsoc_udiv_18nhbi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'mabonsoc_mux_164_15_1_1' to 'mabonsoc_mux_164_ibs' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'mabonsoc_mux_164_fYi': 4 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mabonsoc_mux_164_ibs': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mabonsoc_sdiv_32ng8j': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mabonsoc_udiv_18nhbi': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'mabonsoc'.
INFO: [HLS 200-111]  Elapsed time: 2.079 seconds; current allocated memory: 390.417 MB.
INFO: [RTMG 210-279] Implementing memory 'log_28_15_s_log_abkb_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'log_28_15_s_log_acud_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'log_28_15_s_log_adEe_rom' using distributed ROMs.
INFO: [RTMG 210-282] Generating pipelined core: 'mabonsoc_sdiv_32ng8j_div'
INFO: [RTMG 210-282] Generating pipelined core: 'mabonsoc_udiv_18nhbi_div'
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:15 ; elapsed = 00:01:13 . Memory (MB): peak = 480.906 ; gain = 389.492
INFO: [VHDL 208-304] Generating VHDL RTL for mabonsoc.
INFO: [VLOG 209-307] Generating Verilog RTL for mabonsoc.
INFO: [HLS 200-112] Total elapsed time: 73.041 seconds; peak allocated memory: 390.417 MB.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg484-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg484-1'
WARNING: [IMPL 213-205] Ignored option '-use_netlist' which is only valid for 'pcore'.
INFO: [IMPL 213-8] Exporting RTL as a Vivado IP.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg484-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg484-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg484-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'mabonSOC/mabonsoc.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:01 ; elapsed = 00:00:57 . Memory (MB): peak = 178.496 ; gain = 87.121
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:01 ; elapsed = 00:00:57 . Memory (MB): peak = 178.496 ; gain = 87.121
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:03 ; elapsed = 00:01:01 . Memory (MB): peak = 258.313 ; gain = 166.938
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'log_apfixed_reduce::range_reduce<ap_fixed<29, 7, (ap_q_mode)5, (ap_o_mode)3, 0>, 4, 4, 24, 15>' into 'log_apfixed_reduce::log_traits<2>::range_reduction<24>' (E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_log_apfixed.h:252) automatically.
INFO: [XFORM 203-602] Inlining function 'log_apfixed_reduce::log_traits<2>::range_reduction<24>' into 'log_apfixed_reduce::log<28, 15>' (E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_log_apfixed.h:771) automatically.
INFO: [XFORM 203-602] Inlining function 'log_apfixed_reduce::log<27, 14>' into 'hls::log<27, 14>' (E:/xilinx/Vivado/2019.1/common/technology/autopilot\hls_math.h:1200) automatically.
INFO: [XFORM 203-602] Inlining function 'sqrt_fixed<27, 14>' into 'hls::sqrt<27, 14>' (E:/xilinx/Vivado/2019.1/common/technology/autopilot\hls_math.h:1272) automatically.
INFO: [XFORM 203-602] Inlining function 'hls::log<27, 14>' into 'mabonsoc' (mabonSOC/mabonsoc.cpp:30) automatically.
INFO: [XFORM 203-602] Inlining function 'hls::sqrt<27, 14>' into 'mabonsoc' (mabonSOC/mabonsoc.cpp:34) automatically.
WARNING: [SYNCHK 200-23] E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_sqrt_apfixed.h:272: variable-indexed range selection may cause suboptimal QoR.
INFO: [SYNCHK 200-10] 0 error(s), 1 warning(s).
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:04 ; elapsed = 00:01:01 . Memory (MB): peak = 314.039 ; gain = 222.664
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'sqrt_fixed<28, 15>' (E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_sqrt_apfixed.h:44:36).
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'log_apfixed_reduce::log<28, 15>' (E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_log_apfixed.h:500:9).
INFO: [HLS 200-489] Unrolling loop 'Loop-1' (E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_sqrt_apfixed.h:267) in function 'sqrt_fixed<28, 15>' completely with a factor of 8.
INFO: [HLS 200-489] Unrolling loop 'Loop-2' (E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_sqrt_apfixed.h:295) in function 'sqrt_fixed<28, 15>' completely with a factor of 14.
INFO: [HLS 200-489] Unrolling loop 'Loop-1' (E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_log_apfixed.h:729) in function 'log_apfixed_reduce::log<28, 15>' completely with a factor of 28.
INFO: [XFORM 203-101] Partitioning array 'UCB.V' (mabonSOC/mabonsoc.cpp:8) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'T.V'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'X.V'  in dimension 1 completely.
INFO: [XFORM 203-602] Inlining function 'log_apfixed_reduce::range_reduce<ap_fixed<29, 7, (ap_q_mode)5, (ap_o_mode)3, 0>, 4, 4, 24, 15>' into 'log_apfixed_reduce::log_traits<2>::range_reduction<24>' (E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_log_apfixed.h:252) automatically.
INFO: [XFORM 203-602] Inlining function 'log_apfixed_reduce::log_traits<2>::range_reduction<24>' into 'log_apfixed_reduce::log<28, 15>' (E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_log_apfixed.h:771) automatically.
INFO: [XFORM 203-602] Inlining function 'log_apfixed_reduce::log<27, 14>' into 'hls::log<27, 14>' (E:/xilinx/Vivado/2019.1/common/technology/autopilot\hls_math.h:1200) automatically.
INFO: [XFORM 203-602] Inlining function 'sqrt_fixed<27, 14>' into 'hls::sqrt<27, 14>' (E:/xilinx/Vivado/2019.1/common/technology/autopilot\hls_math.h:1272) automatically.
INFO: [XFORM 203-602] Inlining function 'hls::log<27, 14>' into 'mabonsoc' (mabonSOC/mabonsoc.cpp:30) automatically.
INFO: [XFORM 203-602] Inlining function 'hls::sqrt<27, 14>' into 'mabonsoc' (mabonSOC/mabonsoc.cpp:34) automatically.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock to (E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_sqrt_apfixed.h:372:1) in function 'sqrt_fixed<28, 15>'... converting 111 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_log_apfixed.h:727:44) to (E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_log_apfixed.h:747:17) in function 'log_apfixed_reduce::log<28, 15>'... converting 29 basic blocks.
INFO: [XFORM 203-11] Balancing expressions in function 'log_apfixed_reduce::log<28, 15>' (E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_log_apfixed.h:178:90)...3 expression(s) balanced.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:06 ; elapsed = 00:01:04 . Memory (MB): peak = 408.969 ; gain = 317.594
WARNING: [XFORM 203-631] Renaming function 'log_apfixed_reduce::log<28, 15>' to 'log<28, 15>' (E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_log_apfixed.h:178:90)
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:08 ; elapsed = 00:01:06 . Memory (MB): peak = 440.227 ; gain = 348.852
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'mabonsoc' ...
WARNING: [SYN 201-103] Legalizing function name 'log<28, 15>' to 'log_28_15_s'.
WARNING: [SYN 201-103] Legalizing function name 'sqrt_fixed<28, 15>' to 'sqrt_fixed_28_15_s'.
WARNING: [SYN 201-107] Renaming port name 'mabonsoc/Out' to 'mabonsoc/Out_r' to avoid the conflict with HDL keywords or other object names.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'log_28_15_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'log<28, 15>'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 7.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 66.162 seconds; current allocated memory: 376.115 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.336 seconds; current allocated memory: 377.294 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'sqrt_fixed_28_15_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'sqrt_fixed<28, 15>'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 11.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.743 seconds; current allocated memory: 378.415 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.423 seconds; current allocated memory: 379.933 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'mabonsoc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'L0'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 37.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 1.092 seconds; current allocated memory: 381.597 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.904 seconds; current allocated memory: 386.818 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'log_28_15_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'log_28_15_s_log_apfixed_reduce_3' to 'log_28_15_s_log_abkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'log_28_15_s_log_apfixed_reduce_2' to 'log_28_15_s_log_acud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'log_28_15_s_log_apfixed_reduce_s' to 'log_28_15_s_log_adEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'mabonsoc_mac_mulsub_24ns_4ns_29ns_29_1_1' to 'mabonsoc_mac_mulseOg' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'mabonsoc_mac_mulseOg': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'log_28_15_s'.
INFO: [HLS 200-111]  Elapsed time: 1.057 seconds; current allocated memory: 389.406 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'sqrt_fixed_28_15_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'sqrt_fixed_28_15_s'.
INFO: [HLS 200-111]  Elapsed time: 1.148 seconds; current allocated memory: 392.681 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'mabonsoc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'mabonsoc/Out_r' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mabonsoc/reward' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'mabonsoc' to 's_axilite & ap_ctrl_hs'.
WARNING: [RTGEN 206-101] Register 'Index_V' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'X_V_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'X_V_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'X_V_2' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'X_V_3' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'X_V_4' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'X_V_5' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'X_V_6' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'X_V_7' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'X_V_8' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'X_V_9' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'X_V_10' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'X_V_11' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'X_V_12' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'X_V_13' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'X_V_14' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'X_V_15' is power-on initialization.
WARNING: [RTGEN 206-101] Register 't_V' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'T_V_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'T_V_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'T_V_2' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'T_V_3' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'T_V_4' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'T_V_5' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'T_V_6' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'T_V_7' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'T_V_8' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'T_V_9' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'T_V_10' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'T_V_11' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'T_V_12' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'T_V_13' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'T_V_14' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'T_V_15' is power-on initialization.
INFO: [RTGEN 206-100] Bundling port 'return', 'Out_r' and 'reward' to AXI-Lite port BUS_A.
INFO: [SYN 201-210] Renamed object name 'mabonsoc_mux_164_14_1_1' to 'mabonsoc_mux_164_fYi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'mabonsoc_sdiv_32ns_15ns_32_36_seq_1' to 'mabonsoc_sdiv_32ng8j' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'mabonsoc_udiv_18ns_14ns_18_22_seq_1' to 'mabonsoc_udiv_18nhbi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'mabonsoc_sdiv_32ns_15ns_32_36_1' to 'mabonsoc_sdiv_32nibs' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'mabonsoc_udiv_18ns_14ns_18_22_1' to 'mabonsoc_udiv_18njbC' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'mabonsoc_mux_164_15_1_1' to 'mabonsoc_mux_164_kbM' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'mabonsoc_mux_164_fYi': 51 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mabonsoc_mux_164_kbM': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mabonsoc_sdiv_32ng8j': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mabonsoc_sdiv_32nibs': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mabonsoc_udiv_18nhbi': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mabonsoc_udiv_18njbC': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'mabonsoc'.
INFO: [HLS 200-111]  Elapsed time: 2.542 seconds; current allocated memory: 400.966 MB.
INFO: [RTMG 210-279] Implementing memory 'log_28_15_s_log_abkb_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'log_28_15_s_log_acud_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'log_28_15_s_log_adEe_rom' using distributed ROMs.
INFO: [RTMG 210-282] Generating pipelined core: 'mabonsoc_sdiv_32ng8j_div'
INFO: [RTMG 210-282] Generating pipelined core: 'mabonsoc_udiv_18nhbi_div'
INFO: [RTMG 210-282] Generating pipelined core: 'mabonsoc_sdiv_32nibs_div'
INFO: [RTMG 210-282] Generating pipelined core: 'mabonsoc_udiv_18njbC_div'
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:17 ; elapsed = 00:01:18 . Memory (MB): peak = 501.695 ; gain = 410.320
INFO: [VHDL 208-304] Generating VHDL RTL for mabonsoc.
INFO: [VLOG 209-307] Generating Verilog RTL for mabonsoc.
INFO: [HLS 200-112] Total elapsed time: 78.336 seconds; peak allocated memory: 400.966 MB.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg484-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'mabonSOC/mabonsoc.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:01 ; elapsed = 00:00:50 . Memory (MB): peak = 178.637 ; gain = 87.188
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:01 ; elapsed = 00:00:50 . Memory (MB): peak = 178.637 ; gain = 87.188
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:03 ; elapsed = 00:00:53 . Memory (MB): peak = 258.719 ; gain = 167.270
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'log_apfixed_reduce::range_reduce<ap_fixed<29, 7, (ap_q_mode)5, (ap_o_mode)3, 0>, 4, 4, 24, 15>' into 'log_apfixed_reduce::log_traits<2>::range_reduction<24>' (E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_log_apfixed.h:252) automatically.
INFO: [XFORM 203-602] Inlining function 'log_apfixed_reduce::log_traits<2>::range_reduction<24>' into 'log_apfixed_reduce::log<28, 15>' (E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_log_apfixed.h:771) automatically.
INFO: [XFORM 203-602] Inlining function 'log_apfixed_reduce::log<27, 14>' into 'hls::log<27, 14>' (E:/xilinx/Vivado/2019.1/common/technology/autopilot\hls_math.h:1200) automatically.
INFO: [XFORM 203-602] Inlining function 'sqrt_fixed<27, 14>' into 'hls::sqrt<27, 14>' (E:/xilinx/Vivado/2019.1/common/technology/autopilot\hls_math.h:1272) automatically.
INFO: [XFORM 203-602] Inlining function 'hls::log<27, 14>' into 'mabonsoc' (mabonSOC/mabonsoc.cpp:30) automatically.
INFO: [XFORM 203-602] Inlining function 'hls::sqrt<27, 14>' into 'mabonsoc' (mabonSOC/mabonsoc.cpp:34) automatically.
WARNING: [SYNCHK 200-23] E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_sqrt_apfixed.h:272: variable-indexed range selection may cause suboptimal QoR.
INFO: [SYNCHK 200-10] 0 error(s), 1 warning(s).
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:04 ; elapsed = 00:00:54 . Memory (MB): peak = 314.738 ; gain = 223.289
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'sqrt_fixed<28, 15>' (E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_sqrt_apfixed.h:44:36).
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'log_apfixed_reduce::log<28, 15>' (E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_log_apfixed.h:500:9).
INFO: [HLS 200-489] Unrolling loop 'Loop-1' (E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_sqrt_apfixed.h:267) in function 'sqrt_fixed<28, 15>' completely with a factor of 8.
INFO: [HLS 200-489] Unrolling loop 'Loop-2' (E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_sqrt_apfixed.h:295) in function 'sqrt_fixed<28, 15>' completely with a factor of 14.
INFO: [HLS 200-489] Unrolling loop 'Loop-1' (E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_log_apfixed.h:729) in function 'log_apfixed_reduce::log<28, 15>' completely with a factor of 28.
INFO: [XFORM 203-101] Partitioning array 'UCB.V' (mabonSOC/mabonsoc.cpp:8) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'T.V'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'X.V'  in dimension 1 completely.
INFO: [XFORM 203-602] Inlining function 'log_apfixed_reduce::range_reduce<ap_fixed<29, 7, (ap_q_mode)5, (ap_o_mode)3, 0>, 4, 4, 24, 15>' into 'log_apfixed_reduce::log_traits<2>::range_reduction<24>' (E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_log_apfixed.h:252) automatically.
INFO: [XFORM 203-602] Inlining function 'log_apfixed_reduce::log_traits<2>::range_reduction<24>' into 'log_apfixed_reduce::log<28, 15>' (E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_log_apfixed.h:771) automatically.
INFO: [XFORM 203-602] Inlining function 'log_apfixed_reduce::log<27, 14>' into 'hls::log<27, 14>' (E:/xilinx/Vivado/2019.1/common/technology/autopilot\hls_math.h:1200) automatically.
INFO: [XFORM 203-602] Inlining function 'sqrt_fixed<27, 14>' into 'hls::sqrt<27, 14>' (E:/xilinx/Vivado/2019.1/common/technology/autopilot\hls_math.h:1272) automatically.
INFO: [XFORM 203-602] Inlining function 'hls::log<27, 14>' into 'mabonsoc' (mabonSOC/mabonsoc.cpp:30) automatically.
INFO: [XFORM 203-602] Inlining function 'hls::sqrt<27, 14>' into 'mabonsoc' (mabonSOC/mabonsoc.cpp:34) automatically.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock to (E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_sqrt_apfixed.h:372:1) in function 'sqrt_fixed<28, 15>'... converting 111 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_log_apfixed.h:727:44) to (E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_log_apfixed.h:747:17) in function 'log_apfixed_reduce::log<28, 15>'... converting 29 basic blocks.
INFO: [XFORM 203-11] Balancing expressions in function 'log_apfixed_reduce::log<28, 15>' (E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_log_apfixed.h:178:90)...3 expression(s) balanced.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:06 ; elapsed = 00:00:57 . Memory (MB): peak = 408.660 ; gain = 317.211
WARNING: [XFORM 203-631] Renaming function 'log_apfixed_reduce::log<28, 15>' to 'log<28, 15>' (E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_log_apfixed.h:178:90)
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:07 ; elapsed = 00:00:58 . Memory (MB): peak = 436.355 ; gain = 344.906
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'mabonsoc' ...
WARNING: [SYN 201-103] Legalizing function name 'log<28, 15>' to 'log_28_15_s'.
WARNING: [SYN 201-103] Legalizing function name 'sqrt_fixed<28, 15>' to 'sqrt_fixed_28_15_s'.
WARNING: [SYN 201-107] Renaming port name 'mabonsoc/Out' to 'mabonsoc/Out_r' to avoid the conflict with HDL keywords or other object names.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'log_28_15_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'log<28, 15>'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 7.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 58.509 seconds; current allocated memory: 373.217 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.366 seconds; current allocated memory: 374.395 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'sqrt_fixed_28_15_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'sqrt_fixed<28, 15>'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 11.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.705 seconds; current allocated memory: 375.516 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.417 seconds; current allocated memory: 377.034 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'mabonsoc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'L1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 36.
INFO: [SCHED 204-61] Pipelining loop 'L2'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.728 seconds; current allocated memory: 378.498 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.628 seconds; current allocated memory: 381.404 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'log_28_15_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'log_28_15_s_log_apfixed_reduce_3' to 'log_28_15_s_log_abkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'log_28_15_s_log_apfixed_reduce_2' to 'log_28_15_s_log_acud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'log_28_15_s_log_apfixed_reduce_s' to 'log_28_15_s_log_adEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'mabonsoc_mac_mulsub_24ns_4ns_29ns_29_1_1' to 'mabonsoc_mac_mulseOg' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'mabonsoc_mac_mulseOg': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'log_28_15_s'.
INFO: [HLS 200-111]  Elapsed time: 0.81 seconds; current allocated memory: 384.028 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'sqrt_fixed_28_15_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'sqrt_fixed_28_15_s'.
INFO: [HLS 200-111]  Elapsed time: 1.104 seconds; current allocated memory: 387.233 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'mabonsoc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'mabonsoc/Out_r' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mabonsoc/reward' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'mabonsoc' to 's_axilite & ap_ctrl_hs'.
WARNING: [RTGEN 206-101] Register 'Index_V' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'X_V_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'X_V_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'X_V_2' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'X_V_3' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'X_V_4' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'X_V_5' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'X_V_6' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'X_V_7' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'X_V_8' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'X_V_9' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'X_V_10' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'X_V_11' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'X_V_12' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'X_V_13' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'X_V_14' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'X_V_15' is power-on initialization.
WARNING: [RTGEN 206-101] Register 't_V' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'T_V_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'T_V_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'T_V_2' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'T_V_3' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'T_V_4' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'T_V_5' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'T_V_6' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'T_V_7' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'T_V_8' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'T_V_9' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'T_V_10' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'T_V_11' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'T_V_12' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'T_V_13' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'T_V_14' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'T_V_15' is power-on initialization.
INFO: [RTGEN 206-100] Bundling port 'return', 'Out_r' and 'reward' to AXI-Lite port BUS_A.
INFO: [SYN 201-210] Renamed object name 'mabonsoc_mux_164_14_1_1' to 'mabonsoc_mux_164_fYi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'mabonsoc_sdiv_32ns_15ns_32_36_1' to 'mabonsoc_sdiv_32ng8j' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'mabonsoc_udiv_18ns_14ns_18_22_1' to 'mabonsoc_udiv_18nhbi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'mabonsoc_mux_164_15_1_1' to 'mabonsoc_mux_164_ibs' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'mabonsoc_mux_164_fYi': 4 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mabonsoc_mux_164_ibs': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mabonsoc_sdiv_32ng8j': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mabonsoc_udiv_18nhbi': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'mabonsoc'.
INFO: [HLS 200-111]  Elapsed time: 2.464 seconds; current allocated memory: 390.411 MB.
INFO: [RTMG 210-279] Implementing memory 'log_28_15_s_log_abkb_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'log_28_15_s_log_acud_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'log_28_15_s_log_adEe_rom' using distributed ROMs.
INFO: [RTMG 210-282] Generating pipelined core: 'mabonsoc_sdiv_32ng8j_div'
INFO: [RTMG 210-282] Generating pipelined core: 'mabonsoc_udiv_18nhbi_div'
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:15 ; elapsed = 00:01:08 . Memory (MB): peak = 481.160 ; gain = 389.711
INFO: [VHDL 208-304] Generating VHDL RTL for mabonsoc.
INFO: [VLOG 209-307] Generating Verilog RTL for mabonsoc.
INFO: [HLS 200-112] Total elapsed time: 68.588 seconds; peak allocated memory: 390.411 MB.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg484-1'
WARNING: [IMPL 213-205] Ignored option '-use_netlist' which is only valid for 'pcore'.
INFO: [IMPL 213-8] Exporting RTL as a Vivado IP.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg484-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'mabonSOC/mabonsoc.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:01 ; elapsed = 00:00:53 . Memory (MB): peak = 178.500 ; gain = 111.820
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:01 ; elapsed = 00:00:53 . Memory (MB): peak = 178.500 ; gain = 111.820
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:03 ; elapsed = 00:00:57 . Memory (MB): peak = 258.227 ; gain = 191.547
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'log_apfixed_reduce::range_reduce<ap_fixed<29, 7, (ap_q_mode)5, (ap_o_mode)3, 0>, 4, 4, 24, 15>' into 'log_apfixed_reduce::log_traits<2>::range_reduction<24>' (E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_log_apfixed.h:252) automatically.
INFO: [XFORM 203-602] Inlining function 'log_apfixed_reduce::log_traits<2>::range_reduction<24>' into 'log_apfixed_reduce::log<28, 15>' (E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_log_apfixed.h:771) automatically.
INFO: [XFORM 203-602] Inlining function 'log_apfixed_reduce::log<27, 14>' into 'hls::log<27, 14>' (E:/xilinx/Vivado/2019.1/common/technology/autopilot\hls_math.h:1200) automatically.
INFO: [XFORM 203-602] Inlining function 'sqrt_fixed<27, 14>' into 'hls::sqrt<27, 14>' (E:/xilinx/Vivado/2019.1/common/technology/autopilot\hls_math.h:1272) automatically.
INFO: [XFORM 203-602] Inlining function 'hls::log<27, 14>' into 'mabonsoc' (mabonSOC/mabonsoc.cpp:30) automatically.
INFO: [XFORM 203-602] Inlining function 'hls::sqrt<27, 14>' into 'mabonsoc' (mabonSOC/mabonsoc.cpp:34) automatically.
WARNING: [SYNCHK 200-23] E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_sqrt_apfixed.h:272: variable-indexed range selection may cause suboptimal QoR.
INFO: [SYNCHK 200-10] 0 error(s), 1 warning(s).
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:04 ; elapsed = 00:00:58 . Memory (MB): peak = 312.324 ; gain = 245.645
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'sqrt_fixed<28, 15>' (E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_sqrt_apfixed.h:44:36).
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'log_apfixed_reduce::log<28, 15>' (E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_log_apfixed.h:500:9).
INFO: [HLS 200-489] Unrolling loop 'Loop-1' (E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_sqrt_apfixed.h:267) in function 'sqrt_fixed<28, 15>' completely with a factor of 8.
INFO: [HLS 200-489] Unrolling loop 'Loop-2' (E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_sqrt_apfixed.h:295) in function 'sqrt_fixed<28, 15>' completely with a factor of 14.
INFO: [XFORM 203-501] Unrolling loop 'L1' (mabonSOC/mabonsoc.cpp:32) in function 'mabonsoc' partially with a factor of 2.
INFO: [HLS 200-489] Unrolling loop 'Loop-1' (E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_log_apfixed.h:729) in function 'log_apfixed_reduce::log<28, 15>' completely with a factor of 28.
INFO: [XFORM 203-101] Partitioning array 'UCB.V' (mabonSOC/mabonsoc.cpp:8) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'T.V'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'X.V'  in dimension 1 completely.
INFO: [XFORM 203-602] Inlining function 'log_apfixed_reduce::range_reduce<ap_fixed<29, 7, (ap_q_mode)5, (ap_o_mode)3, 0>, 4, 4, 24, 15>' into 'log_apfixed_reduce::log_traits<2>::range_reduction<24>' (E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_log_apfixed.h:252) automatically.
INFO: [XFORM 203-602] Inlining function 'log_apfixed_reduce::log_traits<2>::range_reduction<24>' into 'log_apfixed_reduce::log<28, 15>' (E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_log_apfixed.h:771) automatically.
INFO: [XFORM 203-602] Inlining function 'log_apfixed_reduce::log<27, 14>' into 'hls::log<27, 14>' (E:/xilinx/Vivado/2019.1/common/technology/autopilot\hls_math.h:1200) automatically.
INFO: [XFORM 203-602] Inlining function 'sqrt_fixed<27, 14>' into 'hls::sqrt<27, 14>' (E:/xilinx/Vivado/2019.1/common/technology/autopilot\hls_math.h:1272) automatically.
INFO: [XFORM 203-602] Inlining function 'hls::log<27, 14>' into 'mabonsoc' (mabonSOC/mabonsoc.cpp:30) automatically.
INFO: [XFORM 203-602] Inlining function 'hls::sqrt<27, 14>' into 'mabonsoc' (mabonSOC/mabonsoc.cpp:34) automatically.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock to (E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_sqrt_apfixed.h:372:1) in function 'sqrt_fixed<28, 15>'... converting 111 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_log_apfixed.h:727:44) to (E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_log_apfixed.h:747:17) in function 'log_apfixed_reduce::log<28, 15>'... converting 29 basic blocks.
INFO: [XFORM 203-11] Balancing expressions in function 'log_apfixed_reduce::log<28, 15>' (E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_log_apfixed.h:178:90)...3 expression(s) balanced.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:06 ; elapsed = 00:01:00 . Memory (MB): peak = 409.410 ; gain = 342.730
WARNING: [XFORM 203-631] Renaming function 'log_apfixed_reduce::log<28, 15>' to 'log<28, 15>' (E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_log_apfixed.h:178:90)
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:08 ; elapsed = 00:01:02 . Memory (MB): peak = 441.223 ; gain = 374.543
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'mabonsoc' ...
WARNING: [SYN 201-103] Legalizing function name 'log<28, 15>' to 'log_28_15_s'.
WARNING: [SYN 201-103] Legalizing function name 'sqrt_fixed<28, 15>' to 'sqrt_fixed_28_15_s'.
WARNING: [SYN 201-107] Renaming port name 'mabonsoc/Out' to 'mabonsoc/Out_r' to avoid the conflict with HDL keywords or other object names.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'log_28_15_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'log<28, 15>'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 7.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 62.546 seconds; current allocated memory: 376.173 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.334 seconds; current allocated memory: 377.367 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'sqrt_fixed_28_15_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'sqrt_fixed<28, 15>'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 11.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.735 seconds; current allocated memory: 378.488 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.423 seconds; current allocated memory: 380.006 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'mabonsoc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'L2'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 1.019 seconds; current allocated memory: 381.796 MB.
INFO: [HLS 200-434] Only 1 loops out of a total 2 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.907 seconds; current allocated memory: 387.583 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'log_28_15_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'log_28_15_s_log_apfixed_reduce_3' to 'log_28_15_s_log_abkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'log_28_15_s_log_apfixed_reduce_2' to 'log_28_15_s_log_acud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'log_28_15_s_log_apfixed_reduce_s' to 'log_28_15_s_log_adEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'mabonsoc_mac_mulsub_24ns_4ns_29ns_29_1_1' to 'mabonsoc_mac_mulseOg' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'mabonsoc_mac_mulseOg': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'log_28_15_s'.
INFO: [HLS 200-111]  Elapsed time: 1.065 seconds; current allocated memory: 390.244 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'sqrt_fixed_28_15_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'sqrt_fixed_28_15_s'.
INFO: [HLS 200-111]  Elapsed time: 1.141 seconds; current allocated memory: 393.482 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'mabonsoc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'mabonsoc/Out_r' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mabonsoc/reward' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'mabonsoc' to 's_axilite & ap_ctrl_hs'.
WARNING: [RTGEN 206-101] Register 'Index_V' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'X_V_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'X_V_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'X_V_2' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'X_V_3' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'X_V_4' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'X_V_5' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'X_V_6' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'X_V_7' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'X_V_8' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'X_V_9' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'X_V_10' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'X_V_11' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'X_V_12' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'X_V_13' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'X_V_14' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'X_V_15' is power-on initialization.
WARNING: [RTGEN 206-101] Register 't_V' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'T_V_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'T_V_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'T_V_2' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'T_V_3' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'T_V_4' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'T_V_5' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'T_V_6' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'T_V_7' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'T_V_8' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'T_V_9' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'T_V_10' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'T_V_11' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'T_V_12' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'T_V_13' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'T_V_14' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'T_V_15' is power-on initialization.
INFO: [RTGEN 206-100] Bundling port 'return', 'Out_r' and 'reward' to AXI-Lite port BUS_A.
INFO: [SYN 201-210] Renamed object name 'mabonsoc_mux_164_14_1_1' to 'mabonsoc_mux_164_fYi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'mabonsoc_sdiv_32ns_15ns_32_36_seq_1' to 'mabonsoc_sdiv_32ng8j' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'mabonsoc_udiv_18ns_14ns_18_22_seq_1' to 'mabonsoc_udiv_18nhbi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'mabonsoc_mux_164_15_1_1' to 'mabonsoc_mux_164_ibs' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'mabonsoc_mux_164_fYi': 63 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mabonsoc_mux_164_ibs': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mabonsoc_sdiv_32ng8j': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mabonsoc_udiv_18nhbi': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'mabonsoc'.
INFO: [HLS 200-111]  Elapsed time: 2.439 seconds; current allocated memory: 401.753 MB.
INFO: [RTMG 210-279] Implementing memory 'log_28_15_s_log_abkb_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'log_28_15_s_log_acud_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'log_28_15_s_log_adEe_rom' using distributed ROMs.
INFO: [RTMG 210-282] Generating pipelined core: 'mabonsoc_sdiv_32ng8j_div'
INFO: [RTMG 210-282] Generating pipelined core: 'mabonsoc_udiv_18nhbi_div'
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:17 ; elapsed = 00:01:14 . Memory (MB): peak = 501.945 ; gain = 435.266
INFO: [VHDL 208-304] Generating VHDL RTL for mabonsoc.
INFO: [VLOG 209-307] Generating Verilog RTL for mabonsoc.
INFO: [HLS 200-112] Total elapsed time: 74.21 seconds; peak allocated memory: 401.753 MB.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg484-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'mabonSOC/mabonsoc.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:01 ; elapsed = 00:00:52 . Memory (MB): peak = 178.602 ; gain = 112.547
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:01 ; elapsed = 00:00:52 . Memory (MB): peak = 178.602 ; gain = 112.547
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:03 ; elapsed = 00:00:56 . Memory (MB): peak = 256.914 ; gain = 190.859
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'log_apfixed_reduce::range_reduce<ap_fixed<29, 7, (ap_q_mode)5, (ap_o_mode)3, 0>, 4, 4, 24, 15>' into 'log_apfixed_reduce::log_traits<2>::range_reduction<24>' (E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_log_apfixed.h:252) automatically.
INFO: [XFORM 203-602] Inlining function 'log_apfixed_reduce::log_traits<2>::range_reduction<24>' into 'log_apfixed_reduce::log<28, 15>' (E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_log_apfixed.h:771) automatically.
INFO: [XFORM 203-602] Inlining function 'log_apfixed_reduce::log<27, 14>' into 'hls::log<27, 14>' (E:/xilinx/Vivado/2019.1/common/technology/autopilot\hls_math.h:1200) automatically.
INFO: [XFORM 203-602] Inlining function 'sqrt_fixed<27, 14>' into 'hls::sqrt<27, 14>' (E:/xilinx/Vivado/2019.1/common/technology/autopilot\hls_math.h:1272) automatically.
INFO: [XFORM 203-602] Inlining function 'hls::log<27, 14>' into 'mabonsoc' (mabonSOC/mabonsoc.cpp:30) automatically.
INFO: [XFORM 203-602] Inlining function 'hls::sqrt<27, 14>' into 'mabonsoc' (mabonSOC/mabonsoc.cpp:34) automatically.
WARNING: [SYNCHK 200-23] E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_sqrt_apfixed.h:272: variable-indexed range selection may cause suboptimal QoR.
INFO: [SYNCHK 200-10] 0 error(s), 1 warning(s).
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:04 ; elapsed = 00:00:56 . Memory (MB): peak = 313.609 ; gain = 247.555
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'sqrt_fixed<28, 15>' (E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_sqrt_apfixed.h:44:36).
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'log_apfixed_reduce::log<28, 15>' (E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_log_apfixed.h:500:9).
INFO: [HLS 200-489] Unrolling loop 'Loop-1' (E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_sqrt_apfixed.h:267) in function 'sqrt_fixed<28, 15>' completely with a factor of 8.
INFO: [HLS 200-489] Unrolling loop 'Loop-2' (E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_sqrt_apfixed.h:295) in function 'sqrt_fixed<28, 15>' completely with a factor of 14.
INFO: [XFORM 203-501] Unrolling loop 'L1' (mabonSOC/mabonsoc.cpp:32) in function 'mabonsoc' partially with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'Loop-1' (E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_log_apfixed.h:729) in function 'log_apfixed_reduce::log<28, 15>' completely with a factor of 28.
INFO: [XFORM 203-101] Partitioning array 'UCB.V' (mabonSOC/mabonsoc.cpp:8) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'T.V'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'X.V'  in dimension 1 completely.
INFO: [XFORM 203-602] Inlining function 'log_apfixed_reduce::range_reduce<ap_fixed<29, 7, (ap_q_mode)5, (ap_o_mode)3, 0>, 4, 4, 24, 15>' into 'log_apfixed_reduce::log_traits<2>::range_reduction<24>' (E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_log_apfixed.h:252) automatically.
INFO: [XFORM 203-602] Inlining function 'log_apfixed_reduce::log_traits<2>::range_reduction<24>' into 'log_apfixed_reduce::log<28, 15>' (E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_log_apfixed.h:771) automatically.
INFO: [XFORM 203-602] Inlining function 'log_apfixed_reduce::log<27, 14>' into 'hls::log<27, 14>' (E:/xilinx/Vivado/2019.1/common/technology/autopilot\hls_math.h:1200) automatically.
INFO: [XFORM 203-602] Inlining function 'sqrt_fixed<27, 14>' into 'hls::sqrt<27, 14>' (E:/xilinx/Vivado/2019.1/common/technology/autopilot\hls_math.h:1272) automatically.
INFO: [XFORM 203-602] Inlining function 'hls::log<27, 14>' into 'mabonsoc' (mabonSOC/mabonsoc.cpp:30) automatically.
INFO: [XFORM 203-602] Inlining function 'hls::sqrt<27, 14>' into 'mabonsoc' (mabonSOC/mabonsoc.cpp:34) automatically.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock to (E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_sqrt_apfixed.h:372:1) in function 'sqrt_fixed<28, 15>'... converting 111 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_log_apfixed.h:727:44) to (E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_log_apfixed.h:747:17) in function 'log_apfixed_reduce::log<28, 15>'... converting 29 basic blocks.
INFO: [XFORM 203-11] Balancing expressions in function 'log_apfixed_reduce::log<28, 15>' (E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_log_apfixed.h:178:90)...3 expression(s) balanced.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:06 ; elapsed = 00:00:59 . Memory (MB): peak = 408.863 ; gain = 342.809
WARNING: [XFORM 203-631] Renaming function 'log_apfixed_reduce::log<28, 15>' to 'log<28, 15>' (E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_log_apfixed.h:178:90)
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:08 ; elapsed = 00:01:01 . Memory (MB): peak = 441.383 ; gain = 375.328
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'mabonsoc' ...
WARNING: [SYN 201-103] Legalizing function name 'log<28, 15>' to 'log_28_15_s'.
WARNING: [SYN 201-103] Legalizing function name 'sqrt_fixed<28, 15>' to 'sqrt_fixed_28_15_s'.
WARNING: [SYN 201-107] Renaming port name 'mabonsoc/Out' to 'mabonsoc/Out_r' to avoid the conflict with HDL keywords or other object names.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'log_28_15_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'log<28, 15>'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 7.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 61.481 seconds; current allocated memory: 376.528 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.337 seconds; current allocated memory: 377.722 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'sqrt_fixed_28_15_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'sqrt_fixed<28, 15>'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 11.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.735 seconds; current allocated memory: 378.844 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.438 seconds; current allocated memory: 380.362 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'mabonsoc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'L2'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 1.057 seconds; current allocated memory: 382.508 MB.
INFO: [HLS 200-434] Only 1 loops out of a total 2 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 1.162 seconds; current allocated memory: 389.816 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'log_28_15_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'log_28_15_s_log_apfixed_reduce_3' to 'log_28_15_s_log_abkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'log_28_15_s_log_apfixed_reduce_2' to 'log_28_15_s_log_acud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'log_28_15_s_log_apfixed_reduce_s' to 'log_28_15_s_log_adEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'mabonsoc_mac_mulsub_24ns_4ns_29ns_29_1_1' to 'mabonsoc_mac_mulseOg' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'mabonsoc_mac_mulseOg': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'log_28_15_s'.
INFO: [HLS 200-111]  Elapsed time: 1.222 seconds; current allocated memory: 392.608 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'sqrt_fixed_28_15_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'sqrt_fixed_28_15_s'.
INFO: [HLS 200-111]  Elapsed time: 1.135 seconds; current allocated memory: 395.883 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'mabonsoc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'mabonsoc/Out_r' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mabonsoc/reward' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'mabonsoc' to 's_axilite & ap_ctrl_hs'.
WARNING: [RTGEN 206-101] Register 'Index_V' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'X_V_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'X_V_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'X_V_2' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'X_V_3' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'X_V_4' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'X_V_5' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'X_V_6' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'X_V_7' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'X_V_8' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'X_V_9' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'X_V_10' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'X_V_11' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'X_V_12' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'X_V_13' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'X_V_14' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'X_V_15' is power-on initialization.
WARNING: [RTGEN 206-101] Register 't_V' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'T_V_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'T_V_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'T_V_2' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'T_V_3' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'T_V_4' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'T_V_5' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'T_V_6' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'T_V_7' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'T_V_8' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'T_V_9' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'T_V_10' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'T_V_11' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'T_V_12' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'T_V_13' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'T_V_14' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'T_V_15' is power-on initialization.
INFO: [RTGEN 206-100] Bundling port 'return', 'Out_r' and 'reward' to AXI-Lite port BUS_A.
INFO: [SYN 201-210] Renamed object name 'mabonsoc_mux_164_14_1_1' to 'mabonsoc_mux_164_fYi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'mabonsoc_sdiv_32ns_15ns_32_36_seq_1' to 'mabonsoc_sdiv_32ng8j' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'mabonsoc_udiv_18ns_14ns_18_22_seq_1' to 'mabonsoc_udiv_18nhbi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'mabonsoc_mux_164_15_1_1' to 'mabonsoc_mux_164_ibs' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'mabonsoc_mux_164_fYi': 73 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mabonsoc_mux_164_ibs': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mabonsoc_sdiv_32ng8j': 4 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mabonsoc_udiv_18nhbi': 4 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'mabonsoc'.
INFO: [HLS 200-111]  Elapsed time: 2.626 seconds; current allocated memory: 405.424 MB.
INFO: [RTMG 210-279] Implementing memory 'log_28_15_s_log_abkb_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'log_28_15_s_log_acud_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'log_28_15_s_log_adEe_rom' using distributed ROMs.
INFO: [RTMG 210-282] Generating pipelined core: 'mabonsoc_sdiv_32ng8j_div'
INFO: [RTMG 210-282] Generating pipelined core: 'mabonsoc_udiv_18nhbi_div'
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:18 ; elapsed = 00:01:14 . Memory (MB): peak = 507.148 ; gain = 441.094
INFO: [VHDL 208-304] Generating VHDL RTL for mabonsoc.
INFO: [VLOG 209-307] Generating Verilog RTL for mabonsoc.
INFO: [HLS 200-112] Total elapsed time: 74.066 seconds; peak allocated memory: 405.424 MB.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg484-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'mabonSOC/mabonsoc.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:01 ; elapsed = 00:00:50 . Memory (MB): peak = 178.508 ; gain = 87.156
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:01 ; elapsed = 00:00:50 . Memory (MB): peak = 178.508 ; gain = 87.156
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:03 ; elapsed = 00:00:53 . Memory (MB): peak = 258.141 ; gain = 166.789
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'log_apfixed_reduce::range_reduce<ap_fixed<29, 7, (ap_q_mode)5, (ap_o_mode)3, 0>, 4, 4, 24, 15>' into 'log_apfixed_reduce::log_traits<2>::range_reduction<24>' (E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_log_apfixed.h:252) automatically.
INFO: [XFORM 203-602] Inlining function 'log_apfixed_reduce::log_traits<2>::range_reduction<24>' into 'log_apfixed_reduce::log<28, 15>' (E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_log_apfixed.h:771) automatically.
INFO: [XFORM 203-602] Inlining function 'log_apfixed_reduce::log<27, 14>' into 'hls::log<27, 14>' (E:/xilinx/Vivado/2019.1/common/technology/autopilot\hls_math.h:1200) automatically.
INFO: [XFORM 203-602] Inlining function 'sqrt_fixed<27, 14>' into 'hls::sqrt<27, 14>' (E:/xilinx/Vivado/2019.1/common/technology/autopilot\hls_math.h:1272) automatically.
INFO: [XFORM 203-602] Inlining function 'hls::log<27, 14>' into 'mabonsoc' (mabonSOC/mabonsoc.cpp:30) automatically.
INFO: [XFORM 203-602] Inlining function 'hls::sqrt<27, 14>' into 'mabonsoc' (mabonSOC/mabonsoc.cpp:34) automatically.
WARNING: [SYNCHK 200-23] E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_sqrt_apfixed.h:272: variable-indexed range selection may cause suboptimal QoR.
INFO: [SYNCHK 200-10] 0 error(s), 1 warning(s).
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:04 ; elapsed = 00:00:54 . Memory (MB): peak = 312.527 ; gain = 221.176
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'sqrt_fixed<28, 15>' (E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_sqrt_apfixed.h:44:36).
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'log_apfixed_reduce::log<28, 15>' (E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_log_apfixed.h:500:9).
INFO: [HLS 200-489] Unrolling loop 'Loop-1' (E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_sqrt_apfixed.h:267) in function 'sqrt_fixed<28, 15>' completely with a factor of 8.
INFO: [HLS 200-489] Unrolling loop 'Loop-2' (E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_sqrt_apfixed.h:295) in function 'sqrt_fixed<28, 15>' completely with a factor of 14.
INFO: [XFORM 203-501] Unrolling loop 'L1' (mabonSOC/mabonsoc.cpp:32) in function 'mabonsoc' partially with a factor of 8.
INFO: [HLS 200-489] Unrolling loop 'Loop-1' (E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_log_apfixed.h:729) in function 'log_apfixed_reduce::log<28, 15>' completely with a factor of 28.
INFO: [XFORM 203-101] Partitioning array 'UCB.V' (mabonSOC/mabonsoc.cpp:8) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'T.V'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'X.V'  in dimension 1 completely.
INFO: [XFORM 203-602] Inlining function 'log_apfixed_reduce::range_reduce<ap_fixed<29, 7, (ap_q_mode)5, (ap_o_mode)3, 0>, 4, 4, 24, 15>' into 'log_apfixed_reduce::log_traits<2>::range_reduction<24>' (E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_log_apfixed.h:252) automatically.
INFO: [XFORM 203-602] Inlining function 'log_apfixed_reduce::log_traits<2>::range_reduction<24>' into 'log_apfixed_reduce::log<28, 15>' (E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_log_apfixed.h:771) automatically.
INFO: [XFORM 203-602] Inlining function 'log_apfixed_reduce::log<27, 14>' into 'hls::log<27, 14>' (E:/xilinx/Vivado/2019.1/common/technology/autopilot\hls_math.h:1200) automatically.
INFO: [XFORM 203-602] Inlining function 'sqrt_fixed<27, 14>' into 'hls::sqrt<27, 14>' (E:/xilinx/Vivado/2019.1/common/technology/autopilot\hls_math.h:1272) automatically.
INFO: [XFORM 203-602] Inlining function 'hls::log<27, 14>' into 'mabonsoc' (mabonSOC/mabonsoc.cpp:30) automatically.
INFO: [XFORM 203-602] Inlining function 'hls::sqrt<27, 14>' into 'mabonsoc' (mabonSOC/mabonsoc.cpp:34) automatically.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock to (E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_sqrt_apfixed.h:372:1) in function 'sqrt_fixed<28, 15>'... converting 111 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (mabonSOC/mabonsoc.cpp:32:28) to (mabonSOC/mabonsoc.cpp:32:23) in function 'mabonsoc'... converting 25 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_log_apfixed.h:727:44) to (E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_log_apfixed.h:747:17) in function 'log_apfixed_reduce::log<28, 15>'... converting 29 basic blocks.
INFO: [XFORM 203-11] Balancing expressions in function 'log_apfixed_reduce::log<28, 15>' (E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_log_apfixed.h:178:90)...3 expression(s) balanced.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:06 ; elapsed = 00:00:57 . Memory (MB): peak = 409.898 ; gain = 318.547
WARNING: [XFORM 203-631] Renaming function 'log_apfixed_reduce::log<28, 15>' to 'log<28, 15>' (E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_log_apfixed.h:178:90)
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:08 ; elapsed = 00:00:59 . Memory (MB): peak = 439.074 ; gain = 347.723
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'mabonsoc' ...
WARNING: [SYN 201-103] Legalizing function name 'log<28, 15>' to 'log_28_15_s'.
WARNING: [SYN 201-103] Legalizing function name 'sqrt_fixed<28, 15>' to 'sqrt_fixed_28_15_s'.
WARNING: [SYN 201-107] Renaming port name 'mabonsoc/Out' to 'mabonsoc/Out_r' to avoid the conflict with HDL keywords or other object names.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'log_28_15_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'log<28, 15>'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 7.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 59.024 seconds; current allocated memory: 375.317 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.331 seconds; current allocated memory: 376.512 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'sqrt_fixed_28_15_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'sqrt_fixed<28, 15>'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 11.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.866 seconds; current allocated memory: 377.631 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.468 seconds; current allocated memory: 379.149 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'mabonsoc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'L2'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.973 seconds; current allocated memory: 381.091 MB.
INFO: [HLS 200-434] Only 1 loops out of a total 2 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 1.605 seconds; current allocated memory: 386.722 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'log_28_15_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'log_28_15_s_log_apfixed_reduce_3' to 'log_28_15_s_log_abkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'log_28_15_s_log_apfixed_reduce_2' to 'log_28_15_s_log_acud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'log_28_15_s_log_apfixed_reduce_s' to 'log_28_15_s_log_adEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'mabonsoc_mac_mulsub_24ns_4ns_29ns_29_1_1' to 'mabonsoc_mac_mulseOg' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'mabonsoc_mac_mulseOg': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'log_28_15_s'.
INFO: [HLS 200-111]  Elapsed time: 2.943 seconds; current allocated memory: 391.436 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'sqrt_fixed_28_15_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'sqrt_fixed_28_15_s'.
INFO: [HLS 200-111]  Elapsed time: 1.118 seconds; current allocated memory: 394.702 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'mabonsoc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'mabonsoc/Out_r' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mabonsoc/reward' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'mabonsoc' to 's_axilite & ap_ctrl_hs'.
WARNING: [RTGEN 206-101] Register 'Index_V' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'X_V_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'X_V_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'X_V_2' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'X_V_3' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'X_V_4' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'X_V_5' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'X_V_6' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'X_V_7' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'X_V_8' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'X_V_9' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'X_V_10' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'X_V_11' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'X_V_12' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'X_V_13' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'X_V_14' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'X_V_15' is power-on initialization.
WARNING: [RTGEN 206-101] Register 't_V' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'T_V_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'T_V_8' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'T_V_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'T_V_9' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'T_V_2' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'T_V_10' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'T_V_3' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'T_V_11' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'T_V_4' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'T_V_12' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'T_V_5' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'T_V_13' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'T_V_6' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'T_V_14' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'T_V_7' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'T_V_15' is power-on initialization.
INFO: [RTGEN 206-100] Bundling port 'return', 'Out_r' and 'reward' to AXI-Lite port BUS_A.
INFO: [SYN 201-210] Renamed object name 'mabonsoc_mux_164_14_1_1' to 'mabonsoc_mux_164_fYi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'mabonsoc_udiv_18ns_14ns_18_22_seq_1' to 'mabonsoc_udiv_18ng8j' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'mabonsoc_sdiv_32ns_15ns_32_36_seq_1' to 'mabonsoc_sdiv_32nhbi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'mabonsoc_mux_164_15_1_1' to 'mabonsoc_mux_164_ibs' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'mabonsoc_mux_164_fYi': 34 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mabonsoc_mux_164_ibs': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mabonsoc_sdiv_32nhbi': 8 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mabonsoc_udiv_18ng8j': 8 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'mabonsoc'.
INFO: [HLS 200-111]  Elapsed time: 2.252 seconds; current allocated memory: 401.494 MB.
INFO: [RTMG 210-279] Implementing memory 'log_28_15_s_log_abkb_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'log_28_15_s_log_acud_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'log_28_15_s_log_adEe_rom' using distributed ROMs.
INFO: [RTMG 210-282] Generating pipelined core: 'mabonsoc_udiv_18ng8j_div'
INFO: [RTMG 210-282] Generating pipelined core: 'mabonsoc_sdiv_32nhbi_div'
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:20 ; elapsed = 00:01:15 . Memory (MB): peak = 502.063 ; gain = 410.711
INFO: [VHDL 208-304] Generating VHDL RTL for mabonsoc.
INFO: [VLOG 209-307] Generating Verilog RTL for mabonsoc.
INFO: [HLS 200-112] Total elapsed time: 75.31 seconds; peak allocated memory: 401.494 MB.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg484-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'mabonSOC/mabonsoc.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:01 ; elapsed = 00:00:50 . Memory (MB): peak = 178.523 ; gain = 87.195
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:01 ; elapsed = 00:00:50 . Memory (MB): peak = 178.523 ; gain = 87.195
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:03 ; elapsed = 00:00:53 . Memory (MB): peak = 262.547 ; gain = 171.219
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'log_apfixed_reduce::range_reduce<ap_fixed<29, 7, (ap_q_mode)5, (ap_o_mode)3, 0>, 4, 4, 24, 15>' into 'log_apfixed_reduce::log_traits<2>::range_reduction<24>' (E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_log_apfixed.h:252) automatically.
INFO: [XFORM 203-602] Inlining function 'log_apfixed_reduce::log_traits<2>::range_reduction<24>' into 'log_apfixed_reduce::log<28, 15>' (E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_log_apfixed.h:771) automatically.
INFO: [XFORM 203-602] Inlining function 'log_apfixed_reduce::log<27, 14>' into 'hls::log<27, 14>' (E:/xilinx/Vivado/2019.1/common/technology/autopilot\hls_math.h:1200) automatically.
INFO: [XFORM 203-602] Inlining function 'sqrt_fixed<27, 14>' into 'hls::sqrt<27, 14>' (E:/xilinx/Vivado/2019.1/common/technology/autopilot\hls_math.h:1272) automatically.
INFO: [XFORM 203-602] Inlining function 'hls::log<27, 14>' into 'mabonsoc' (mabonSOC/mabonsoc.cpp:30) automatically.
INFO: [XFORM 203-602] Inlining function 'hls::sqrt<27, 14>' into 'mabonsoc' (mabonSOC/mabonsoc.cpp:35) automatically.
WARNING: [SYNCHK 200-23] E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_sqrt_apfixed.h:272: variable-indexed range selection may cause suboptimal QoR.
INFO: [SYNCHK 200-10] 0 error(s), 1 warning(s).
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:04 ; elapsed = 00:00:54 . Memory (MB): peak = 315.340 ; gain = 224.012
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'sqrt_fixed<28, 15>' (E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_sqrt_apfixed.h:44:36).
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'log_apfixed_reduce::log<28, 15>' (E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_log_apfixed.h:500:9).
INFO: [HLS 200-489] Unrolling loop 'Loop-1' (E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_sqrt_apfixed.h:267) in function 'sqrt_fixed<28, 15>' completely with a factor of 8.
INFO: [HLS 200-489] Unrolling loop 'Loop-2' (E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_sqrt_apfixed.h:295) in function 'sqrt_fixed<28, 15>' completely with a factor of 14.
INFO: [XFORM 203-501] Unrolling loop 'L1' (mabonSOC/mabonsoc.cpp:32) in function 'mabonsoc' partially with a factor of 8.
INFO: [HLS 200-489] Unrolling loop 'Loop-1' (E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_log_apfixed.h:729) in function 'log_apfixed_reduce::log<28, 15>' completely with a factor of 28.
INFO: [XFORM 203-101] Partitioning array 'UCB.V' (mabonSOC/mabonsoc.cpp:8) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'T.V'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'X.V'  in dimension 1 completely.
INFO: [XFORM 203-602] Inlining function 'log_apfixed_reduce::range_reduce<ap_fixed<29, 7, (ap_q_mode)5, (ap_o_mode)3, 0>, 4, 4, 24, 15>' into 'log_apfixed_reduce::log_traits<2>::range_reduction<24>' (E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_log_apfixed.h:252) automatically.
INFO: [XFORM 203-602] Inlining function 'log_apfixed_reduce::log_traits<2>::range_reduction<24>' into 'log_apfixed_reduce::log<28, 15>' (E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_log_apfixed.h:771) automatically.
INFO: [XFORM 203-602] Inlining function 'log_apfixed_reduce::log<27, 14>' into 'hls::log<27, 14>' (E:/xilinx/Vivado/2019.1/common/technology/autopilot\hls_math.h:1200) automatically.
INFO: [XFORM 203-602] Inlining function 'sqrt_fixed<27, 14>' into 'hls::sqrt<27, 14>' (E:/xilinx/Vivado/2019.1/common/technology/autopilot\hls_math.h:1272) automatically.
INFO: [XFORM 203-602] Inlining function 'hls::log<27, 14>' into 'mabonsoc' (mabonSOC/mabonsoc.cpp:30) automatically.
INFO: [XFORM 203-602] Inlining function 'hls::sqrt<27, 14>' into 'mabonsoc' (mabonSOC/mabonsoc.cpp:35) automatically.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock to (E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_sqrt_apfixed.h:372:1) in function 'sqrt_fixed<28, 15>'... converting 111 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (mabonSOC/mabonsoc.cpp:32:28) to (mabonSOC/mabonsoc.cpp:32:23) in function 'mabonsoc'... converting 25 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_log_apfixed.h:727:44) to (E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_log_apfixed.h:747:17) in function 'log_apfixed_reduce::log<28, 15>'... converting 29 basic blocks.
INFO: [XFORM 203-11] Balancing expressions in function 'log_apfixed_reduce::log<28, 15>' (E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_log_apfixed.h:178:90)...3 expression(s) balanced.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:06 ; elapsed = 00:00:57 . Memory (MB): peak = 410.270 ; gain = 318.941
WARNING: [XFORM 203-631] Renaming function 'log_apfixed_reduce::log<28, 15>' to 'log<28, 15>' (E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_log_apfixed.h:178:90)
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:08 ; elapsed = 00:00:59 . Memory (MB): peak = 439.195 ; gain = 347.867
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'mabonsoc' ...
WARNING: [SYN 201-103] Legalizing function name 'log<28, 15>' to 'log_28_15_s'.
WARNING: [SYN 201-103] Legalizing function name 'sqrt_fixed<28, 15>' to 'sqrt_fixed_28_15_s'.
WARNING: [SYN 201-107] Renaming port name 'mabonsoc/Out' to 'mabonsoc/Out_r' to avoid the conflict with HDL keywords or other object names.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'log_28_15_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'log<28, 15>'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 7.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 59.184 seconds; current allocated memory: 375.331 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.346 seconds; current allocated memory: 376.523 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'sqrt_fixed_28_15_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'sqrt_fixed<28, 15>'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 11.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.752 seconds; current allocated memory: 377.645 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.425 seconds; current allocated memory: 379.163 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'mabonsoc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'L1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 36.
INFO: [SCHED 204-61] Pipelining loop 'L2'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.982 seconds; current allocated memory: 381.145 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 1.582 seconds; current allocated memory: 386.869 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'log_28_15_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'log_28_15_s_log_apfixed_reduce_3' to 'log_28_15_s_log_abkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'log_28_15_s_log_apfixed_reduce_2' to 'log_28_15_s_log_acud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'log_28_15_s_log_apfixed_reduce_s' to 'log_28_15_s_log_adEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'mabonsoc_mac_mulsub_24ns_4ns_29ns_29_1_1' to 'mabonsoc_mac_mulseOg' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'mabonsoc_mac_mulseOg': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'log_28_15_s'.
INFO: [HLS 200-111]  Elapsed time: 3.038 seconds; current allocated memory: 391.584 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'sqrt_fixed_28_15_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'sqrt_fixed_28_15_s'.
INFO: [HLS 200-111]  Elapsed time: 1.137 seconds; current allocated memory: 394.876 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'mabonsoc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'mabonsoc/Out_r' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mabonsoc/reward' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'mabonsoc' to 's_axilite & ap_ctrl_hs'.
WARNING: [RTGEN 206-101] Register 'Index_V' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'X_V_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'X_V_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'X_V_2' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'X_V_3' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'X_V_4' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'X_V_5' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'X_V_6' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'X_V_7' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'X_V_8' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'X_V_9' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'X_V_10' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'X_V_11' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'X_V_12' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'X_V_13' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'X_V_14' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'X_V_15' is power-on initialization.
WARNING: [RTGEN 206-101] Register 't_V' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'T_V_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'T_V_8' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'T_V_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'T_V_9' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'T_V_2' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'T_V_10' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'T_V_3' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'T_V_11' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'T_V_4' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'T_V_12' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'T_V_5' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'T_V_13' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'T_V_6' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'T_V_14' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'T_V_7' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'T_V_15' is power-on initialization.
INFO: [RTGEN 206-100] Bundling port 'return', 'Out_r' and 'reward' to AXI-Lite port BUS_A.
INFO: [SYN 201-210] Renamed object name 'mabonsoc_mux_164_14_1_1' to 'mabonsoc_mux_164_fYi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'mabonsoc_sdiv_32ns_15ns_32_36_1' to 'mabonsoc_sdiv_32ng8j' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'mabonsoc_udiv_18ns_14ns_18_22_1' to 'mabonsoc_udiv_18nhbi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'mabonsoc_mux_164_15_1_1' to 'mabonsoc_mux_164_ibs' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'mabonsoc_mux_164_fYi': 34 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mabonsoc_mux_164_ibs': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mabonsoc_sdiv_32ng8j': 8 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mabonsoc_udiv_18nhbi': 8 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'mabonsoc'.
INFO: [HLS 200-111]  Elapsed time: 2.365 seconds; current allocated memory: 403.024 MB.
INFO: [RTMG 210-279] Implementing memory 'log_28_15_s_log_abkb_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'log_28_15_s_log_acud_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'log_28_15_s_log_adEe_rom' using distributed ROMs.
INFO: [RTMG 210-282] Generating pipelined core: 'mabonsoc_sdiv_32ng8j_div'
INFO: [RTMG 210-282] Generating pipelined core: 'mabonsoc_udiv_18nhbi_div'
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:21 ; elapsed = 00:01:15 . Memory (MB): peak = 504.891 ; gain = 413.563
INFO: [VHDL 208-304] Generating VHDL RTL for mabonsoc.
INFO: [VLOG 209-307] Generating Verilog RTL for mabonsoc.
INFO: [HLS 200-112] Total elapsed time: 75.502 seconds; peak allocated memory: 403.024 MB.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg484-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'mabonSOC/mabonsoc.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:01 ; elapsed = 00:00:50 . Memory (MB): peak = 178.539 ; gain = 87.223
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:01 ; elapsed = 00:00:50 . Memory (MB): peak = 178.539 ; gain = 87.223
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:03 ; elapsed = 00:00:53 . Memory (MB): peak = 258.758 ; gain = 167.441
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'log_apfixed_reduce::range_reduce<ap_fixed<29, 7, (ap_q_mode)5, (ap_o_mode)3, 0>, 4, 4, 24, 15>' into 'log_apfixed_reduce::log_traits<2>::range_reduction<24>' (E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_log_apfixed.h:252) automatically.
INFO: [XFORM 203-602] Inlining function 'log_apfixed_reduce::log_traits<2>::range_reduction<24>' into 'log_apfixed_reduce::log<28, 15>' (E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_log_apfixed.h:771) automatically.
INFO: [XFORM 203-602] Inlining function 'log_apfixed_reduce::log<27, 14>' into 'hls::log<27, 14>' (E:/xilinx/Vivado/2019.1/common/technology/autopilot\hls_math.h:1200) automatically.
INFO: [XFORM 203-602] Inlining function 'sqrt_fixed<27, 14>' into 'hls::sqrt<27, 14>' (E:/xilinx/Vivado/2019.1/common/technology/autopilot\hls_math.h:1272) automatically.
INFO: [XFORM 203-602] Inlining function 'hls::log<27, 14>' into 'mabonsoc' (mabonSOC/mabonsoc.cpp:30) automatically.
INFO: [XFORM 203-602] Inlining function 'hls::sqrt<27, 14>' into 'mabonsoc' (mabonSOC/mabonsoc.cpp:35) automatically.
WARNING: [SYNCHK 200-23] E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_sqrt_apfixed.h:272: variable-indexed range selection may cause suboptimal QoR.
INFO: [SYNCHK 200-10] 0 error(s), 1 warning(s).
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:04 ; elapsed = 00:00:54 . Memory (MB): peak = 314.613 ; gain = 223.297
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'sqrt_fixed<28, 15>' (E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_sqrt_apfixed.h:44:36).
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'log_apfixed_reduce::log<28, 15>' (E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_log_apfixed.h:500:9).
INFO: [HLS 200-489] Unrolling loop 'Loop-1' (E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_sqrt_apfixed.h:267) in function 'sqrt_fixed<28, 15>' completely with a factor of 8.
INFO: [HLS 200-489] Unrolling loop 'Loop-2' (E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_sqrt_apfixed.h:295) in function 'sqrt_fixed<28, 15>' completely with a factor of 14.
INFO: [XFORM 203-501] Unrolling loop 'L1' (mabonSOC/mabonsoc.cpp:32) in function 'mabonsoc' partially with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'Loop-1' (E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_log_apfixed.h:729) in function 'log_apfixed_reduce::log<28, 15>' completely with a factor of 28.
INFO: [XFORM 203-101] Partitioning array 'UCB.V' (mabonSOC/mabonsoc.cpp:8) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'T.V'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'X.V'  in dimension 1 completely.
INFO: [XFORM 203-602] Inlining function 'log_apfixed_reduce::range_reduce<ap_fixed<29, 7, (ap_q_mode)5, (ap_o_mode)3, 0>, 4, 4, 24, 15>' into 'log_apfixed_reduce::log_traits<2>::range_reduction<24>' (E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_log_apfixed.h:252) automatically.
INFO: [XFORM 203-602] Inlining function 'log_apfixed_reduce::log_traits<2>::range_reduction<24>' into 'log_apfixed_reduce::log<28, 15>' (E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_log_apfixed.h:771) automatically.
INFO: [XFORM 203-602] Inlining function 'log_apfixed_reduce::log<27, 14>' into 'hls::log<27, 14>' (E:/xilinx/Vivado/2019.1/common/technology/autopilot\hls_math.h:1200) automatically.
INFO: [XFORM 203-602] Inlining function 'sqrt_fixed<27, 14>' into 'hls::sqrt<27, 14>' (E:/xilinx/Vivado/2019.1/common/technology/autopilot\hls_math.h:1272) automatically.
INFO: [XFORM 203-602] Inlining function 'hls::log<27, 14>' into 'mabonsoc' (mabonSOC/mabonsoc.cpp:30) automatically.
INFO: [XFORM 203-602] Inlining function 'hls::sqrt<27, 14>' into 'mabonsoc' (mabonSOC/mabonsoc.cpp:35) automatically.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock to (E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_sqrt_apfixed.h:372:1) in function 'sqrt_fixed<28, 15>'... converting 111 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_log_apfixed.h:727:44) to (E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_log_apfixed.h:747:17) in function 'log_apfixed_reduce::log<28, 15>'... converting 29 basic blocks.
INFO: [XFORM 203-11] Balancing expressions in function 'log_apfixed_reduce::log<28, 15>' (E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_log_apfixed.h:178:90)...3 expression(s) balanced.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:06 ; elapsed = 00:00:56 . Memory (MB): peak = 409.922 ; gain = 318.605
WARNING: [XFORM 203-631] Renaming function 'log_apfixed_reduce::log<28, 15>' to 'log<28, 15>' (E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_log_apfixed.h:178:90)
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:08 ; elapsed = 00:00:59 . Memory (MB): peak = 441.059 ; gain = 349.742
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'mabonsoc' ...
WARNING: [SYN 201-103] Legalizing function name 'log<28, 15>' to 'log_28_15_s'.
WARNING: [SYN 201-103] Legalizing function name 'sqrt_fixed<28, 15>' to 'sqrt_fixed_28_15_s'.
WARNING: [SYN 201-107] Renaming port name 'mabonsoc/Out' to 'mabonsoc/Out_r' to avoid the conflict with HDL keywords or other object names.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'log_28_15_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'log<28, 15>'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 7.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 58.87 seconds; current allocated memory: 376.544 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.321 seconds; current allocated memory: 377.738 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'sqrt_fixed_28_15_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'sqrt_fixed<28, 15>'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 11.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.713 seconds; current allocated memory: 378.857 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.415 seconds; current allocated memory: 380.376 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'mabonsoc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'L1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 36.
INFO: [SCHED 204-61] Pipelining loop 'L2'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 1.606 seconds; current allocated memory: 382.513 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 1.207 seconds; current allocated memory: 389.867 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'log_28_15_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'log_28_15_s_log_apfixed_reduce_3' to 'log_28_15_s_log_abkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'log_28_15_s_log_apfixed_reduce_2' to 'log_28_15_s_log_acud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'log_28_15_s_log_apfixed_reduce_s' to 'log_28_15_s_log_adEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'mabonsoc_mac_mulsub_24ns_4ns_29ns_29_1_1' to 'mabonsoc_mac_mulseOg' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'mabonsoc_mac_mulseOg': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'log_28_15_s'.
INFO: [HLS 200-111]  Elapsed time: 1.877 seconds; current allocated memory: 393.463 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'sqrt_fixed_28_15_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'sqrt_fixed_28_15_s'.
INFO: [HLS 200-111]  Elapsed time: 1.099 seconds; current allocated memory: 396.746 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'mabonsoc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'mabonsoc/Out_r' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mabonsoc/reward' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'mabonsoc' to 's_axilite & ap_ctrl_hs'.
WARNING: [RTGEN 206-101] Register 'Index_V' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'X_V_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'X_V_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'X_V_2' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'X_V_3' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'X_V_4' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'X_V_5' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'X_V_6' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'X_V_7' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'X_V_8' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'X_V_9' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'X_V_10' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'X_V_11' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'X_V_12' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'X_V_13' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'X_V_14' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'X_V_15' is power-on initialization.
WARNING: [RTGEN 206-101] Register 't_V' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'T_V_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'T_V_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'T_V_2' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'T_V_3' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'T_V_4' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'T_V_5' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'T_V_6' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'T_V_7' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'T_V_8' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'T_V_9' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'T_V_10' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'T_V_11' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'T_V_12' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'T_V_13' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'T_V_14' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'T_V_15' is power-on initialization.
INFO: [RTGEN 206-100] Bundling port 'return', 'Out_r' and 'reward' to AXI-Lite port BUS_A.
INFO: [SYN 201-210] Renamed object name 'mabonsoc_mux_164_14_1_1' to 'mabonsoc_mux_164_fYi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'mabonsoc_sdiv_32ns_15ns_32_36_1' to 'mabonsoc_sdiv_32ng8j' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'mabonsoc_udiv_18ns_14ns_18_22_1' to 'mabonsoc_udiv_18nhbi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'mabonsoc_mux_164_15_1_1' to 'mabonsoc_mux_164_ibs' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'mabonsoc_mux_164_fYi': 73 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mabonsoc_mux_164_ibs': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mabonsoc_sdiv_32ng8j': 4 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mabonsoc_udiv_18nhbi': 4 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'mabonsoc'.
INFO: [HLS 200-111]  Elapsed time: 2.872 seconds; current allocated memory: 406.160 MB.
INFO: [RTMG 210-279] Implementing memory 'log_28_15_s_log_abkb_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'log_28_15_s_log_acud_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'log_28_15_s_log_adEe_rom' using distributed ROMs.
INFO: [RTMG 210-282] Generating pipelined core: 'mabonsoc_sdiv_32ng8j_div'
INFO: [RTMG 210-282] Generating pipelined core: 'mabonsoc_udiv_18nhbi_div'
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:19 ; elapsed = 00:01:14 . Memory (MB): peak = 509.598 ; gain = 418.281
INFO: [VHDL 208-304] Generating VHDL RTL for mabonsoc.
INFO: [VLOG 209-307] Generating Verilog RTL for mabonsoc.
INFO: [HLS 200-112] Total elapsed time: 73.674 seconds; peak allocated memory: 406.160 MB.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg484-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'mabonSOC/mabonsoc.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:01 ; elapsed = 00:00:50 . Memory (MB): peak = 178.359 ; gain = 87.012
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:01 ; elapsed = 00:00:50 . Memory (MB): peak = 178.359 ; gain = 87.012
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:03 ; elapsed = 00:00:53 . Memory (MB): peak = 259.547 ; gain = 168.199
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'log_apfixed_reduce::range_reduce<ap_fixed<29, 7, (ap_q_mode)5, (ap_o_mode)3, 0>, 4, 4, 24, 15>' into 'log_apfixed_reduce::log_traits<2>::range_reduction<24>' (E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_log_apfixed.h:252) automatically.
INFO: [XFORM 203-602] Inlining function 'log_apfixed_reduce::log_traits<2>::range_reduction<24>' into 'log_apfixed_reduce::log<28, 15>' (E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_log_apfixed.h:771) automatically.
INFO: [XFORM 203-602] Inlining function 'log_apfixed_reduce::log<27, 14>' into 'hls::log<27, 14>' (E:/xilinx/Vivado/2019.1/common/technology/autopilot\hls_math.h:1200) automatically.
INFO: [XFORM 203-602] Inlining function 'sqrt_fixed<27, 14>' into 'hls::sqrt<27, 14>' (E:/xilinx/Vivado/2019.1/common/technology/autopilot\hls_math.h:1272) automatically.
INFO: [XFORM 203-602] Inlining function 'hls::log<27, 14>' into 'mabonsoc' (mabonSOC/mabonsoc.cpp:30) automatically.
INFO: [XFORM 203-602] Inlining function 'hls::sqrt<27, 14>' into 'mabonsoc' (mabonSOC/mabonsoc.cpp:35) automatically.
WARNING: [SYNCHK 200-23] E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_sqrt_apfixed.h:272: variable-indexed range selection may cause suboptimal QoR.
INFO: [SYNCHK 200-10] 0 error(s), 1 warning(s).
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:04 ; elapsed = 00:00:54 . Memory (MB): peak = 313.355 ; gain = 222.008
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'sqrt_fixed<28, 15>' (E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_sqrt_apfixed.h:44:36).
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'log_apfixed_reduce::log<28, 15>' (E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_log_apfixed.h:500:9).
INFO: [HLS 200-489] Unrolling loop 'Loop-1' (E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_sqrt_apfixed.h:267) in function 'sqrt_fixed<28, 15>' completely with a factor of 8.
INFO: [HLS 200-489] Unrolling loop 'Loop-2' (E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_sqrt_apfixed.h:295) in function 'sqrt_fixed<28, 15>' completely with a factor of 14.
INFO: [XFORM 203-501] Unrolling loop 'L1' (mabonSOC/mabonsoc.cpp:32) in function 'mabonsoc' partially with a factor of 2.
INFO: [HLS 200-489] Unrolling loop 'Loop-1' (E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_log_apfixed.h:729) in function 'log_apfixed_reduce::log<28, 15>' completely with a factor of 28.
INFO: [XFORM 203-101] Partitioning array 'UCB.V' (mabonSOC/mabonsoc.cpp:8) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'T.V'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'X.V'  in dimension 1 completely.
INFO: [XFORM 203-602] Inlining function 'log_apfixed_reduce::range_reduce<ap_fixed<29, 7, (ap_q_mode)5, (ap_o_mode)3, 0>, 4, 4, 24, 15>' into 'log_apfixed_reduce::log_traits<2>::range_reduction<24>' (E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_log_apfixed.h:252) automatically.
INFO: [XFORM 203-602] Inlining function 'log_apfixed_reduce::log_traits<2>::range_reduction<24>' into 'log_apfixed_reduce::log<28, 15>' (E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_log_apfixed.h:771) automatically.
INFO: [XFORM 203-602] Inlining function 'log_apfixed_reduce::log<27, 14>' into 'hls::log<27, 14>' (E:/xilinx/Vivado/2019.1/common/technology/autopilot\hls_math.h:1200) automatically.
INFO: [XFORM 203-602] Inlining function 'sqrt_fixed<27, 14>' into 'hls::sqrt<27, 14>' (E:/xilinx/Vivado/2019.1/common/technology/autopilot\hls_math.h:1272) automatically.
INFO: [XFORM 203-602] Inlining function 'hls::log<27, 14>' into 'mabonsoc' (mabonSOC/mabonsoc.cpp:30) automatically.
INFO: [XFORM 203-602] Inlining function 'hls::sqrt<27, 14>' into 'mabonsoc' (mabonSOC/mabonsoc.cpp:35) automatically.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock to (E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_sqrt_apfixed.h:372:1) in function 'sqrt_fixed<28, 15>'... converting 111 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_log_apfixed.h:727:44) to (E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_log_apfixed.h:747:17) in function 'log_apfixed_reduce::log<28, 15>'... converting 29 basic blocks.
INFO: [XFORM 203-11] Balancing expressions in function 'log_apfixed_reduce::log<28, 15>' (E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_log_apfixed.h:178:90)...3 expression(s) balanced.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:06 ; elapsed = 00:00:57 . Memory (MB): peak = 409.250 ; gain = 317.902
WARNING: [XFORM 203-631] Renaming function 'log_apfixed_reduce::log<28, 15>' to 'log<28, 15>' (E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_log_apfixed.h:178:90)
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:08 ; elapsed = 00:00:59 . Memory (MB): peak = 440.012 ; gain = 348.664
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'mabonsoc' ...
WARNING: [SYN 201-103] Legalizing function name 'log<28, 15>' to 'log_28_15_s'.
WARNING: [SYN 201-103] Legalizing function name 'sqrt_fixed<28, 15>' to 'sqrt_fixed_28_15_s'.
WARNING: [SYN 201-107] Renaming port name 'mabonsoc/Out' to 'mabonsoc/Out_r' to avoid the conflict with HDL keywords or other object names.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'log_28_15_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'log<28, 15>'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 7.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 58.883 seconds; current allocated memory: 376.189 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.346 seconds; current allocated memory: 377.383 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'sqrt_fixed_28_15_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'sqrt_fixed<28, 15>'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 11.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.751 seconds; current allocated memory: 378.503 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.43 seconds; current allocated memory: 380.021 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'mabonsoc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'L1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 36.
INFO: [SCHED 204-61] Pipelining loop 'L2'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 1.605 seconds; current allocated memory: 381.903 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.966 seconds; current allocated memory: 387.831 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'log_28_15_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'log_28_15_s_log_apfixed_reduce_3' to 'log_28_15_s_log_abkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'log_28_15_s_log_apfixed_reduce_2' to 'log_28_15_s_log_acud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'log_28_15_s_log_apfixed_reduce_s' to 'log_28_15_s_log_adEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'mabonsoc_mac_mulsub_24ns_4ns_29ns_29_1_1' to 'mabonsoc_mac_mulseOg' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'mabonsoc_mac_mulseOg': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'log_28_15_s'.
INFO: [HLS 200-111]  Elapsed time: 1.331 seconds; current allocated memory: 390.785 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'sqrt_fixed_28_15_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'sqrt_fixed_28_15_s'.
INFO: [HLS 200-111]  Elapsed time: 1.13 seconds; current allocated memory: 394.010 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'mabonsoc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'mabonsoc/Out_r' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mabonsoc/reward' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'mabonsoc' to 's_axilite & ap_ctrl_hs'.
WARNING: [RTGEN 206-101] Register 'Index_V' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'X_V_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'X_V_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'X_V_2' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'X_V_3' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'X_V_4' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'X_V_5' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'X_V_6' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'X_V_7' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'X_V_8' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'X_V_9' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'X_V_10' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'X_V_11' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'X_V_12' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'X_V_13' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'X_V_14' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'X_V_15' is power-on initialization.
WARNING: [RTGEN 206-101] Register 't_V' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'T_V_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'T_V_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'T_V_2' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'T_V_3' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'T_V_4' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'T_V_5' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'T_V_6' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'T_V_7' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'T_V_8' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'T_V_9' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'T_V_10' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'T_V_11' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'T_V_12' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'T_V_13' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'T_V_14' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'T_V_15' is power-on initialization.
INFO: [RTGEN 206-100] Bundling port 'return', 'Out_r' and 'reward' to AXI-Lite port BUS_A.
INFO: [SYN 201-210] Renamed object name 'mabonsoc_mux_164_14_1_1' to 'mabonsoc_mux_164_fYi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'mabonsoc_sdiv_32ns_15ns_32_36_1' to 'mabonsoc_sdiv_32ng8j' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'mabonsoc_udiv_18ns_14ns_18_22_1' to 'mabonsoc_udiv_18nhbi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'mabonsoc_mux_164_15_1_1' to 'mabonsoc_mux_164_ibs' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'mabonsoc_mux_164_fYi': 63 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mabonsoc_mux_164_ibs': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mabonsoc_sdiv_32ng8j': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mabonsoc_udiv_18nhbi': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'mabonsoc'.
INFO: [HLS 200-111]  Elapsed time: 2.705 seconds; current allocated memory: 402.491 MB.
INFO: [RTMG 210-279] Implementing memory 'log_28_15_s_log_abkb_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'log_28_15_s_log_acud_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'log_28_15_s_log_adEe_rom' using distributed ROMs.
INFO: [RTMG 210-282] Generating pipelined core: 'mabonsoc_sdiv_32ng8j_div'
INFO: [RTMG 210-282] Generating pipelined core: 'mabonsoc_udiv_18nhbi_div'
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:18 ; elapsed = 00:01:12 . Memory (MB): peak = 503.563 ; gain = 412.215
INFO: [VHDL 208-304] Generating VHDL RTL for mabonsoc.
INFO: [VLOG 209-307] Generating Verilog RTL for mabonsoc.
INFO: [HLS 200-112] Total elapsed time: 72.016 seconds; peak allocated memory: 402.491 MB.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg484-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'mabonSOC/mabonsoc.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:01 ; elapsed = 00:00:50 . Memory (MB): peak = 178.766 ; gain = 87.422
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:01 ; elapsed = 00:00:50 . Memory (MB): peak = 178.766 ; gain = 87.422
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:03 ; elapsed = 00:00:54 . Memory (MB): peak = 260.332 ; gain = 168.988
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'log_apfixed_reduce::range_reduce<ap_fixed<29, 7, (ap_q_mode)5, (ap_o_mode)3, 0>, 4, 4, 24, 15>' into 'log_apfixed_reduce::log_traits<2>::range_reduction<24>' (E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_log_apfixed.h:252) automatically.
INFO: [XFORM 203-602] Inlining function 'log_apfixed_reduce::log_traits<2>::range_reduction<24>' into 'log_apfixed_reduce::log<28, 15>' (E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_log_apfixed.h:771) automatically.
INFO: [XFORM 203-602] Inlining function 'log_apfixed_reduce::log<27, 14>' into 'hls::log<27, 14>' (E:/xilinx/Vivado/2019.1/common/technology/autopilot\hls_math.h:1200) automatically.
INFO: [XFORM 203-602] Inlining function 'sqrt_fixed<27, 14>' into 'hls::sqrt<27, 14>' (E:/xilinx/Vivado/2019.1/common/technology/autopilot\hls_math.h:1272) automatically.
INFO: [XFORM 203-602] Inlining function 'hls::log<27, 14>' into 'mabonsoc' (mabonSOC/mabonsoc.cpp:21) automatically.
INFO: [XFORM 203-602] Inlining function 'hls::sqrt<27, 14>' into 'mabonsoc' (mabonSOC/mabonsoc.cpp:56) automatically.
WARNING: [SYNCHK 200-23] E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_sqrt_apfixed.h:272: variable-indexed range selection may cause suboptimal QoR.
INFO: [SYNCHK 200-10] 0 error(s), 1 warning(s).
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:04 ; elapsed = 00:00:54 . Memory (MB): peak = 313.996 ; gain = 222.652
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'sqrt_fixed<28, 15>' (E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_sqrt_apfixed.h:44:36).
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'log_apfixed_reduce::log<28, 15>' (E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_log_apfixed.h:500:9).
INFO: [HLS 200-489] Unrolling loop 'Loop-1' (E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_sqrt_apfixed.h:267) in function 'sqrt_fixed<28, 15>' completely with a factor of 8.
INFO: [HLS 200-489] Unrolling loop 'Loop-2' (E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_sqrt_apfixed.h:295) in function 'sqrt_fixed<28, 15>' completely with a factor of 14.
INFO: [HLS 200-489] Unrolling loop 'L0' (mabonSOC/mabonsoc.cpp:52) in function 'mabonsoc' completely with a factor of 2.
INFO: [HLS 200-489] Unrolling loop 'Loop-1' (E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_log_apfixed.h:729) in function 'log_apfixed_reduce::log<28, 15>' completely with a factor of 28.
INFO: [XFORM 203-101] Partitioning array 'UCB.V' (mabonSOC/mabonsoc.cpp:8) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'T.V'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'X.V'  in dimension 1 completely.
INFO: [XFORM 203-602] Inlining function 'log_apfixed_reduce::range_reduce<ap_fixed<29, 7, (ap_q_mode)5, (ap_o_mode)3, 0>, 4, 4, 24, 15>' into 'log_apfixed_reduce::log_traits<2>::range_reduction<24>' (E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_log_apfixed.h:252) automatically.
INFO: [XFORM 203-602] Inlining function 'log_apfixed_reduce::log_traits<2>::range_reduction<24>' into 'log_apfixed_reduce::log<28, 15>' (E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_log_apfixed.h:771) automatically.
INFO: [XFORM 203-602] Inlining function 'log_apfixed_reduce::log<27, 14>' into 'hls::log<27, 14>' (E:/xilinx/Vivado/2019.1/common/technology/autopilot\hls_math.h:1200) automatically.
INFO: [XFORM 203-602] Inlining function 'sqrt_fixed<27, 14>' into 'hls::sqrt<27, 14>' (E:/xilinx/Vivado/2019.1/common/technology/autopilot\hls_math.h:1272) automatically.
INFO: [XFORM 203-602] Inlining function 'hls::log<27, 14>' into 'mabonsoc' (mabonSOC/mabonsoc.cpp:21) automatically.
INFO: [XFORM 203-602] Inlining function 'hls::sqrt<27, 14>' into 'mabonsoc' (mabonSOC/mabonsoc.cpp:56) automatically.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock to (E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_sqrt_apfixed.h:372:1) in function 'sqrt_fixed<28, 15>'... converting 111 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_log_apfixed.h:727:44) to (E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_log_apfixed.h:747:17) in function 'log_apfixed_reduce::log<28, 15>'... converting 29 basic blocks.
INFO: [XFORM 203-11] Balancing expressions in function 'log_apfixed_reduce::log<28, 15>' (E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_log_apfixed.h:178:90)...3 expression(s) balanced.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:06 ; elapsed = 00:00:57 . Memory (MB): peak = 410.738 ; gain = 319.395
WARNING: [XFORM 203-631] Renaming function 'log_apfixed_reduce::log<28, 15>' to 'log<28, 15>' (E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_log_apfixed.h:178:90)
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:08 ; elapsed = 00:00:59 . Memory (MB): peak = 441.387 ; gain = 350.043
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'mabonsoc' ...
WARNING: [SYN 201-103] Legalizing function name 'log<28, 15>' to 'log_28_15_s'.
WARNING: [SYN 201-103] Legalizing function name 'sqrt_fixed<28, 15>' to 'sqrt_fixed_28_15_s'.
WARNING: [SYN 201-107] Renaming port name 'mabonsoc/Out' to 'mabonsoc/Out_r' to avoid the conflict with HDL keywords or other object names.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'log_28_15_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'log<28, 15>'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 7.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 59.425 seconds; current allocated memory: 376.362 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.354 seconds; current allocated memory: 377.554 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'sqrt_fixed_28_15_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'sqrt_fixed<28, 15>'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 11.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.732 seconds; current allocated memory: 378.676 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.435 seconds; current allocated memory: 380.194 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'mabonsoc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'L1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 36.
INFO: [SCHED 204-61] Pipelining loop 'L1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 36.
INFO: [SCHED 204-61] Pipelining loop 'L2'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 1.816 seconds; current allocated memory: 382.152 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.923 seconds; current allocated memory: 388.262 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'log_28_15_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'log_28_15_s_log_apfixed_reduce_3' to 'log_28_15_s_log_abkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'log_28_15_s_log_apfixed_reduce_2' to 'log_28_15_s_log_acud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'log_28_15_s_log_apfixed_reduce_s' to 'log_28_15_s_log_adEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'mabonsoc_mac_mulsub_24ns_4ns_29ns_29_1_1' to 'mabonsoc_mac_mulseOg' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'mabonsoc_mac_mulseOg': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'log_28_15_s'.
INFO: [HLS 200-111]  Elapsed time: 1.081 seconds; current allocated memory: 390.937 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'sqrt_fixed_28_15_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'sqrt_fixed_28_15_s'.
INFO: [HLS 200-111]  Elapsed time: 1.139 seconds; current allocated memory: 394.160 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'mabonsoc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'mabonsoc/Out_r' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mabonsoc/reward' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'mabonsoc' to 's_axilite & ap_ctrl_hs'.
WARNING: [RTGEN 206-101] Register 'Index_V' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'X_V_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'X_V_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'X_V_2' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'X_V_3' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'X_V_4' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'X_V_5' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'X_V_6' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'X_V_7' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'X_V_8' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'X_V_9' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'X_V_10' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'X_V_11' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'X_V_12' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'X_V_13' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'X_V_14' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'X_V_15' is power-on initialization.
WARNING: [RTGEN 206-101] Register 't_V' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'T_V_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'T_V_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'T_V_2' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'T_V_3' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'T_V_4' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'T_V_5' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'T_V_6' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'T_V_7' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'T_V_8' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'T_V_9' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'T_V_10' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'T_V_11' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'T_V_12' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'T_V_13' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'T_V_14' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'T_V_15' is power-on initialization.
INFO: [RTGEN 206-100] Bundling port 'return', 'Out_r' and 'reward' to AXI-Lite port BUS_A.
INFO: [SYN 201-210] Renamed object name 'mabonsoc_mux_164_14_1_1' to 'mabonsoc_mux_164_fYi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'mabonsoc_sdiv_32ns_15ns_32_36_1' to 'mabonsoc_sdiv_32ng8j' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'mabonsoc_udiv_18ns_14ns_18_22_1' to 'mabonsoc_udiv_18nhbi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'mabonsoc_mux_164_15_1_1' to 'mabonsoc_mux_164_ibs' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'mabonsoc_mux_164_fYi': 54 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mabonsoc_mux_164_ibs': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mabonsoc_sdiv_32ng8j': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mabonsoc_udiv_18nhbi': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'mabonsoc'.
INFO: [HLS 200-111]  Elapsed time: 2.527 seconds; current allocated memory: 402.746 MB.
INFO: [RTMG 210-279] Implementing memory 'log_28_15_s_log_abkb_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'log_28_15_s_log_acud_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'log_28_15_s_log_adEe_rom' using distributed ROMs.
INFO: [RTMG 210-282] Generating pipelined core: 'mabonsoc_sdiv_32ng8j_div'
INFO: [RTMG 210-282] Generating pipelined core: 'mabonsoc_udiv_18nhbi_div'
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:18 ; elapsed = 00:01:12 . Memory (MB): peak = 505.023 ; gain = 413.680
INFO: [VHDL 208-304] Generating VHDL RTL for mabonsoc.
INFO: [VLOG 209-307] Generating Verilog RTL for mabonsoc.
INFO: [HLS 200-112] Total elapsed time: 72.167 seconds; peak allocated memory: 402.746 MB.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg484-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'mabonSOC/mabonsoc.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:01 ; elapsed = 00:00:50 . Memory (MB): peak = 178.875 ; gain = 87.523
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:01 ; elapsed = 00:00:50 . Memory (MB): peak = 178.875 ; gain = 87.523
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:03 ; elapsed = 00:00:53 . Memory (MB): peak = 258.305 ; gain = 166.953
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'log_apfixed_reduce::range_reduce<ap_fixed<29, 7, (ap_q_mode)5, (ap_o_mode)3, 0>, 4, 4, 24, 15>' into 'log_apfixed_reduce::log_traits<2>::range_reduction<24>' (E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_log_apfixed.h:252) automatically.
INFO: [XFORM 203-602] Inlining function 'log_apfixed_reduce::log_traits<2>::range_reduction<24>' into 'log_apfixed_reduce::log<28, 15>' (E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_log_apfixed.h:771) automatically.
INFO: [XFORM 203-602] Inlining function 'log_apfixed_reduce::log<27, 14>' into 'hls::log<27, 14>' (E:/xilinx/Vivado/2019.1/common/technology/autopilot\hls_math.h:1200) automatically.
INFO: [XFORM 203-602] Inlining function 'sqrt_fixed<27, 14>' into 'hls::sqrt<27, 14>' (E:/xilinx/Vivado/2019.1/common/technology/autopilot\hls_math.h:1272) automatically.
INFO: [XFORM 203-602] Inlining function 'hls::log<27, 14>' into 'mabonsoc' (mabonSOC/mabonsoc.cpp:21) automatically.
INFO: [XFORM 203-602] Inlining function 'hls::sqrt<27, 14>' into 'mabonsoc' (mabonSOC/mabonsoc.cpp:27) automatically.
WARNING: [SYNCHK 200-23] E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_sqrt_apfixed.h:272: variable-indexed range selection may cause suboptimal QoR.
INFO: [SYNCHK 200-10] 0 error(s), 1 warning(s).
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:04 ; elapsed = 00:00:54 . Memory (MB): peak = 312.723 ; gain = 221.371
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'sqrt_fixed<28, 15>' (E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_sqrt_apfixed.h:44:36).
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'log_apfixed_reduce::log<28, 15>' (E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_log_apfixed.h:500:9).
INFO: [HLS 200-489] Unrolling loop 'Loop-1' (E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_sqrt_apfixed.h:267) in function 'sqrt_fixed<28, 15>' completely with a factor of 8.
INFO: [HLS 200-489] Unrolling loop 'Loop-2' (E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_sqrt_apfixed.h:295) in function 'sqrt_fixed<28, 15>' completely with a factor of 14.
INFO: [HLS 200-489] Unrolling loop 'Loop-1' (E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_log_apfixed.h:729) in function 'log_apfixed_reduce::log<28, 15>' completely with a factor of 28.
INFO: [XFORM 203-101] Partitioning array 'UCB.V' (mabonSOC/mabonsoc.cpp:8) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'T.V'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'X.V'  in dimension 1 completely.
INFO: [XFORM 203-602] Inlining function 'log_apfixed_reduce::range_reduce<ap_fixed<29, 7, (ap_q_mode)5, (ap_o_mode)3, 0>, 4, 4, 24, 15>' into 'log_apfixed_reduce::log_traits<2>::range_reduction<24>' (E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_log_apfixed.h:252) automatically.
INFO: [XFORM 203-602] Inlining function 'log_apfixed_reduce::log_traits<2>::range_reduction<24>' into 'log_apfixed_reduce::log<28, 15>' (E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_log_apfixed.h:771) automatically.
INFO: [XFORM 203-602] Inlining function 'log_apfixed_reduce::log<27, 14>' into 'hls::log<27, 14>' (E:/xilinx/Vivado/2019.1/common/technology/autopilot\hls_math.h:1200) automatically.
INFO: [XFORM 203-602] Inlining function 'sqrt_fixed<27, 14>' into 'hls::sqrt<27, 14>' (E:/xilinx/Vivado/2019.1/common/technology/autopilot\hls_math.h:1272) automatically.
INFO: [XFORM 203-602] Inlining function 'hls::log<27, 14>' into 'mabonsoc' (mabonSOC/mabonsoc.cpp:21) automatically.
INFO: [XFORM 203-602] Inlining function 'hls::sqrt<27, 14>' into 'mabonsoc' (mabonSOC/mabonsoc.cpp:27) automatically.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock to (E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_sqrt_apfixed.h:372:1) in function 'sqrt_fixed<28, 15>'... converting 111 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_log_apfixed.h:727:44) to (E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_log_apfixed.h:747:17) in function 'log_apfixed_reduce::log<28, 15>'... converting 29 basic blocks.
INFO: [XFORM 203-11] Balancing expressions in function 'log_apfixed_reduce::log<28, 15>' (E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_log_apfixed.h:178:90)...3 expression(s) balanced.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:06 ; elapsed = 00:00:56 . Memory (MB): peak = 408.977 ; gain = 317.625
WARNING: [XFORM 203-631] Renaming function 'log_apfixed_reduce::log<28, 15>' to 'log<28, 15>' (E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_log_apfixed.h:178:90)
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:07 ; elapsed = 00:00:58 . Memory (MB): peak = 436.871 ; gain = 345.520
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'mabonsoc' ...
WARNING: [SYN 201-103] Legalizing function name 'log<28, 15>' to 'log_28_15_s'.
WARNING: [SYN 201-103] Legalizing function name 'sqrt_fixed<28, 15>' to 'sqrt_fixed_28_15_s'.
WARNING: [SYN 201-107] Renaming port name 'mabonsoc/Out' to 'mabonsoc/Out_r' to avoid the conflict with HDL keywords or other object names.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'log_28_15_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'log<28, 15>'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 7.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 58.195 seconds; current allocated memory: 373.202 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.331 seconds; current allocated memory: 374.396 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'sqrt_fixed_28_15_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'sqrt_fixed<28, 15>'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 11.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.734 seconds; current allocated memory: 375.518 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.425 seconds; current allocated memory: 377.034 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'mabonsoc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'L1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 36.
INFO: [SCHED 204-61] Pipelining loop 'L2'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.737 seconds; current allocated memory: 378.514 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.641 seconds; current allocated memory: 381.419 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'log_28_15_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'log_28_15_s_log_apfixed_reduce_3' to 'log_28_15_s_log_abkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'log_28_15_s_log_apfixed_reduce_2' to 'log_28_15_s_log_acud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'log_28_15_s_log_apfixed_reduce_s' to 'log_28_15_s_log_adEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'mabonsoc_mac_mulsub_24ns_4ns_29ns_29_1_1' to 'mabonsoc_mac_mulseOg' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'mabonsoc_mac_mulseOg': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'log_28_15_s'.
INFO: [HLS 200-111]  Elapsed time: 0.818 seconds; current allocated memory: 384.028 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'sqrt_fixed_28_15_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'sqrt_fixed_28_15_s'.
INFO: [HLS 200-111]  Elapsed time: 1.128 seconds; current allocated memory: 387.264 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'mabonsoc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'mabonsoc/Out_r' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mabonsoc/reward' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'mabonsoc' to 's_axilite & ap_ctrl_hs'.
WARNING: [RTGEN 206-101] Register 'Index_V' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'X_V_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'X_V_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'X_V_2' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'X_V_3' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'X_V_4' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'X_V_5' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'X_V_6' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'X_V_7' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'X_V_8' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'X_V_9' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'X_V_10' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'X_V_11' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'X_V_12' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'X_V_13' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'X_V_14' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'X_V_15' is power-on initialization.
WARNING: [RTGEN 206-101] Register 't_V' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'T_V_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'T_V_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'T_V_2' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'T_V_3' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'T_V_4' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'T_V_5' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'T_V_6' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'T_V_7' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'T_V_8' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'T_V_9' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'T_V_10' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'T_V_11' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'T_V_12' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'T_V_13' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'T_V_14' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'T_V_15' is power-on initialization.
INFO: [RTGEN 206-100] Bundling port 'return', 'Out_r' and 'reward' to AXI-Lite port BUS_A.
INFO: [SYN 201-210] Renamed object name 'mabonsoc_mux_164_14_1_1' to 'mabonsoc_mux_164_fYi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'mabonsoc_sdiv_32ns_15ns_32_36_1' to 'mabonsoc_sdiv_32ng8j' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'mabonsoc_udiv_18ns_14ns_18_22_1' to 'mabonsoc_udiv_18nhbi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'mabonsoc_mux_164_15_1_1' to 'mabonsoc_mux_164_ibs' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'mabonsoc_mux_164_fYi': 4 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mabonsoc_mux_164_ibs': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mabonsoc_sdiv_32ng8j': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mabonsoc_udiv_18nhbi': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'mabonsoc'.
INFO: [HLS 200-111]  Elapsed time: 2.072 seconds; current allocated memory: 390.411 MB.
INFO: [RTMG 210-279] Implementing memory 'log_28_15_s_log_abkb_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'log_28_15_s_log_acud_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'log_28_15_s_log_adEe_rom' using distributed ROMs.
INFO: [RTMG 210-282] Generating pipelined core: 'mabonsoc_sdiv_32ng8j_div'
INFO: [RTMG 210-282] Generating pipelined core: 'mabonsoc_udiv_18nhbi_div'
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:15 ; elapsed = 00:01:08 . Memory (MB): peak = 481.094 ; gain = 389.742
INFO: [VHDL 208-304] Generating VHDL RTL for mabonsoc.
INFO: [VLOG 209-307] Generating Verilog RTL for mabonsoc.
INFO: [HLS 200-112] Total elapsed time: 67.946 seconds; peak allocated memory: 390.411 MB.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg484-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'mabonSOC/mabonsoc.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:01 ; elapsed = 00:00:51 . Memory (MB): peak = 179.047 ; gain = 111.664
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:01 ; elapsed = 00:00:51 . Memory (MB): peak = 179.047 ; gain = 111.664
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:03 ; elapsed = 00:00:54 . Memory (MB): peak = 256.824 ; gain = 189.441
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'log_apfixed_reduce::range_reduce<ap_fixed<29, 7, (ap_q_mode)5, (ap_o_mode)3, 0>, 4, 4, 24, 15>' into 'log_apfixed_reduce::log_traits<2>::range_reduction<24>' (E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_log_apfixed.h:252) automatically.
INFO: [XFORM 203-602] Inlining function 'log_apfixed_reduce::log_traits<2>::range_reduction<24>' into 'log_apfixed_reduce::log<28, 15>' (E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_log_apfixed.h:771) automatically.
INFO: [XFORM 203-602] Inlining function 'log_apfixed_reduce::log<27, 14>' into 'hls::log<27, 14>' (E:/xilinx/Vivado/2019.1/common/technology/autopilot\hls_math.h:1200) automatically.
INFO: [XFORM 203-602] Inlining function 'sqrt_fixed<27, 14>' into 'hls::sqrt<27, 14>' (E:/xilinx/Vivado/2019.1/common/technology/autopilot\hls_math.h:1272) automatically.
INFO: [XFORM 203-602] Inlining function 'hls::log<27, 14>' into 'mabonsoc' (mabonSOC/mabonsoc.cpp:21) automatically.
INFO: [XFORM 203-602] Inlining function 'hls::sqrt<27, 14>' into 'mabonsoc' (mabonSOC/mabonsoc.cpp:56) automatically.
WARNING: [SYNCHK 200-23] E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_sqrt_apfixed.h:272: variable-indexed range selection may cause suboptimal QoR.
INFO: [SYNCHK 200-10] 0 error(s), 1 warning(s).
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:04 ; elapsed = 00:00:55 . Memory (MB): peak = 313.531 ; gain = 246.148
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'sqrt_fixed<28, 15>' (E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_sqrt_apfixed.h:44:36).
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'log_apfixed_reduce::log<28, 15>' (E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_log_apfixed.h:500:9).
INFO: [HLS 200-489] Unrolling loop 'Loop-1' (E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_sqrt_apfixed.h:267) in function 'sqrt_fixed<28, 15>' completely with a factor of 8.
INFO: [HLS 200-489] Unrolling loop 'Loop-2' (E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_sqrt_apfixed.h:295) in function 'sqrt_fixed<28, 15>' completely with a factor of 14.
INFO: [HLS 200-489] Unrolling loop 'L0' (mabonSOC/mabonsoc.cpp:52) in function 'mabonsoc' completely with a factor of 8.
INFO: [HLS 200-489] Unrolling loop 'Loop-1' (E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_log_apfixed.h:729) in function 'log_apfixed_reduce::log<28, 15>' completely with a factor of 28.
INFO: [XFORM 203-101] Partitioning array 'UCB.V' (mabonSOC/mabonsoc.cpp:8) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'T.V'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'X.V'  in dimension 1 completely.
INFO: [XFORM 203-602] Inlining function 'log_apfixed_reduce::range_reduce<ap_fixed<29, 7, (ap_q_mode)5, (ap_o_mode)3, 0>, 4, 4, 24, 15>' into 'log_apfixed_reduce::log_traits<2>::range_reduction<24>' (E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_log_apfixed.h:252) automatically.
INFO: [XFORM 203-602] Inlining function 'log_apfixed_reduce::log_traits<2>::range_reduction<24>' into 'log_apfixed_reduce::log<28, 15>' (E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_log_apfixed.h:771) automatically.
INFO: [XFORM 203-602] Inlining function 'log_apfixed_reduce::log<27, 14>' into 'hls::log<27, 14>' (E:/xilinx/Vivado/2019.1/common/technology/autopilot\hls_math.h:1200) automatically.
INFO: [XFORM 203-602] Inlining function 'sqrt_fixed<27, 14>' into 'hls::sqrt<27, 14>' (E:/xilinx/Vivado/2019.1/common/technology/autopilot\hls_math.h:1272) automatically.
INFO: [XFORM 203-602] Inlining function 'hls::log<27, 14>' into 'mabonsoc' (mabonSOC/mabonsoc.cpp:21) automatically.
INFO: [XFORM 203-602] Inlining function 'hls::sqrt<27, 14>' into 'mabonsoc' (mabonSOC/mabonsoc.cpp:56) automatically.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock to (E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_sqrt_apfixed.h:372:1) in function 'sqrt_fixed<28, 15>'... converting 111 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (mabonSOC/mabonsoc.cpp:54:29) to (mabonSOC/mabonsoc.cpp:54:24) in function 'mabonsoc'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (mabonSOC/mabonsoc.cpp:54:29) to (mabonSOC/mabonsoc.cpp:54:24) in function 'mabonsoc'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (mabonSOC/mabonsoc.cpp:54:29) to (mabonSOC/mabonsoc.cpp:54:24) in function 'mabonsoc'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (mabonSOC/mabonsoc.cpp:54:29) to (mabonSOC/mabonsoc.cpp:54:24) in function 'mabonsoc'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (mabonSOC/mabonsoc.cpp:54:29) to (mabonSOC/mabonsoc.cpp:54:24) in function 'mabonsoc'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (mabonSOC/mabonsoc.cpp:54:29) to (mabonSOC/mabonsoc.cpp:54:24) in function 'mabonsoc'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (mabonSOC/mabonsoc.cpp:54:29) to (mabonSOC/mabonsoc.cpp:54:24) in function 'mabonsoc'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (mabonSOC/mabonsoc.cpp:54:29) to (mabonSOC/mabonsoc.cpp:54:24) in function 'mabonsoc'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_log_apfixed.h:727:44) to (E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_log_apfixed.h:747:17) in function 'log_apfixed_reduce::log<28, 15>'... converting 29 basic blocks.
INFO: [XFORM 203-11] Balancing expressions in function 'log_apfixed_reduce::log<28, 15>' (E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_log_apfixed.h:178:90)...3 expression(s) balanced.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:06 ; elapsed = 00:00:58 . Memory (MB): peak = 410.043 ; gain = 342.660
WARNING: [XFORM 203-631] Renaming function 'log_apfixed_reduce::log<28, 15>' to 'log<28, 15>' (E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_log_apfixed.h:178:90)
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:08 ; elapsed = 00:01:00 . Memory (MB): peak = 440.297 ; gain = 372.914
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'mabonsoc' ...
WARNING: [SYN 201-103] Legalizing function name 'log<28, 15>' to 'log_28_15_s'.
WARNING: [SYN 201-103] Legalizing function name 'sqrt_fixed<28, 15>' to 'sqrt_fixed_28_15_s'.
WARNING: [SYN 201-107] Renaming port name 'mabonsoc/Out' to 'mabonsoc/Out_r' to avoid the conflict with HDL keywords or other object names.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'log_28_15_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'log<28, 15>'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 7.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 59.961 seconds; current allocated memory: 375.795 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.337 seconds; current allocated memory: 376.989 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'sqrt_fixed_28_15_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'sqrt_fixed<28, 15>'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 11.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.733 seconds; current allocated memory: 378.110 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.467 seconds; current allocated memory: 379.628 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'mabonsoc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'L1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 36.
INFO: [SCHED 204-61] Pipelining loop 'L1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 36.
INFO: [SCHED 204-61] Pipelining loop 'L1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 36.
INFO: [SCHED 204-61] Pipelining loop 'L1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 36.
INFO: [SCHED 204-61] Pipelining loop 'L1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 36.
INFO: [SCHED 204-61] Pipelining loop 'L1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 36.
INFO: [SCHED 204-61] Pipelining loop 'L1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 36.
INFO: [SCHED 204-61] Pipelining loop 'L1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 36.
INFO: [SCHED 204-61] Pipelining loop 'L2'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 1.283 seconds; current allocated memory: 382.167 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 1.431 seconds; current allocated memory: 388.413 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'log_28_15_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'log_28_15_s_log_apfixed_reduce_3' to 'log_28_15_s_log_abkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'log_28_15_s_log_apfixed_reduce_2' to 'log_28_15_s_log_acud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'log_28_15_s_log_apfixed_reduce_s' to 'log_28_15_s_log_adEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'mabonsoc_mac_mulsub_24ns_4ns_29ns_29_1_1' to 'mabonsoc_mac_mulseOg' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'mabonsoc_mac_mulseOg': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'log_28_15_s'.
INFO: [HLS 200-111]  Elapsed time: 1.469 seconds; current allocated memory: 391.278 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'sqrt_fixed_28_15_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'sqrt_fixed_28_15_s'.
INFO: [HLS 200-111]  Elapsed time: 1.131 seconds; current allocated memory: 394.553 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'mabonsoc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'mabonsoc/Out_r' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mabonsoc/reward' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'mabonsoc' to 's_axilite & ap_ctrl_hs'.
WARNING: [RTGEN 206-101] Register 'Index_V' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'X_V_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'X_V_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'X_V_2' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'X_V_3' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'X_V_4' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'X_V_5' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'X_V_6' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'X_V_7' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'X_V_8' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'X_V_9' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'X_V_10' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'X_V_11' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'X_V_12' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'X_V_13' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'X_V_14' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'X_V_15' is power-on initialization.
WARNING: [RTGEN 206-101] Register 't_V' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'T_V_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'T_V_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'T_V_2' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'T_V_3' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'T_V_4' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'T_V_5' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'T_V_6' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'T_V_7' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'T_V_8' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'T_V_9' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'T_V_10' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'T_V_11' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'T_V_12' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'T_V_13' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'T_V_14' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'T_V_15' is power-on initialization.
INFO: [RTGEN 206-100] Bundling port 'return', 'Out_r' and 'reward' to AXI-Lite port BUS_A.
INFO: [SYN 201-210] Renamed object name 'mabonsoc_mux_164_14_1_1' to 'mabonsoc_mux_164_fYi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'mabonsoc_sdiv_32ns_15ns_32_36_1' to 'mabonsoc_sdiv_32ng8j' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'mabonsoc_udiv_18ns_14ns_18_22_1' to 'mabonsoc_udiv_18nhbi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'mabonsoc_mux_164_15_1_1' to 'mabonsoc_mux_164_ibs' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'mabonsoc_mux_164_fYi': 34 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mabonsoc_mux_164_ibs': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mabonsoc_sdiv_32ng8j': 8 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mabonsoc_udiv_18nhbi': 8 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'mabonsoc'.
INFO: [HLS 200-111]  Elapsed time: 2.709 seconds; current allocated memory: 405.546 MB.
INFO: [RTMG 210-279] Implementing memory 'log_28_15_s_log_abkb_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'log_28_15_s_log_acud_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'log_28_15_s_log_adEe_rom' using distributed ROMs.
INFO: [RTMG 210-282] Generating pipelined core: 'mabonsoc_sdiv_32ng8j_div'
INFO: [RTMG 210-282] Generating pipelined core: 'mabonsoc_udiv_18nhbi_div'
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:19 ; elapsed = 00:01:14 . Memory (MB): peak = 510.586 ; gain = 443.203
INFO: [VHDL 208-304] Generating VHDL RTL for mabonsoc.
INFO: [VLOG 209-307] Generating Verilog RTL for mabonsoc.
INFO: [HLS 200-112] Total elapsed time: 73.917 seconds; peak allocated memory: 405.546 MB.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg484-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'mabonSOC/mabonsoc.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:01 ; elapsed = 00:00:50 . Memory (MB): peak = 178.945 ; gain = 87.570
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:01 ; elapsed = 00:00:50 . Memory (MB): peak = 178.945 ; gain = 87.570
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:03 ; elapsed = 00:00:53 . Memory (MB): peak = 258.000 ; gain = 166.625
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'log_apfixed_reduce::range_reduce<ap_fixed<29, 7, (ap_q_mode)5, (ap_o_mode)3, 0>, 4, 4, 24, 15>' into 'log_apfixed_reduce::log_traits<2>::range_reduction<24>' (E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_log_apfixed.h:252) automatically.
INFO: [XFORM 203-602] Inlining function 'log_apfixed_reduce::log_traits<2>::range_reduction<24>' into 'log_apfixed_reduce::log<28, 15>' (E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_log_apfixed.h:771) automatically.
INFO: [XFORM 203-602] Inlining function 'log_apfixed_reduce::log<27, 14>' into 'hls::log<27, 14>' (E:/xilinx/Vivado/2019.1/common/technology/autopilot\hls_math.h:1200) automatically.
INFO: [XFORM 203-602] Inlining function 'sqrt_fixed<27, 14>' into 'hls::sqrt<27, 14>' (E:/xilinx/Vivado/2019.1/common/technology/autopilot\hls_math.h:1272) automatically.
INFO: [XFORM 203-602] Inlining function 'hls::log<27, 14>' into 'mabonsoc' (mabonSOC/mabonsoc.cpp:21) automatically.
INFO: [XFORM 203-602] Inlining function 'hls::sqrt<27, 14>' into 'mabonsoc' (mabonSOC/mabonsoc.cpp:56) automatically.
WARNING: [SYNCHK 200-23] E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_sqrt_apfixed.h:272: variable-indexed range selection may cause suboptimal QoR.
INFO: [SYNCHK 200-10] 0 error(s), 1 warning(s).
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:04 ; elapsed = 00:00:54 . Memory (MB): peak = 313.109 ; gain = 221.734
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'sqrt_fixed<28, 15>' (E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_sqrt_apfixed.h:44:36).
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'log_apfixed_reduce::log<28, 15>' (E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_log_apfixed.h:500:9).
INFO: [HLS 200-489] Unrolling loop 'Loop-1' (E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_sqrt_apfixed.h:267) in function 'sqrt_fixed<28, 15>' completely with a factor of 8.
INFO: [HLS 200-489] Unrolling loop 'Loop-2' (E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_sqrt_apfixed.h:295) in function 'sqrt_fixed<28, 15>' completely with a factor of 14.
INFO: [HLS 200-489] Unrolling loop 'L0' (mabonSOC/mabonsoc.cpp:52) in function 'mabonsoc' completely with a factor of 8.
INFO: [HLS 200-489] Unrolling loop 'Loop-1' (E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_log_apfixed.h:729) in function 'log_apfixed_reduce::log<28, 15>' completely with a factor of 28.
INFO: [XFORM 203-101] Partitioning array 'UCB.V' (mabonSOC/mabonsoc.cpp:8) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'T.V'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'X.V'  in dimension 1 completely.
INFO: [XFORM 203-602] Inlining function 'log_apfixed_reduce::range_reduce<ap_fixed<29, 7, (ap_q_mode)5, (ap_o_mode)3, 0>, 4, 4, 24, 15>' into 'log_apfixed_reduce::log_traits<2>::range_reduction<24>' (E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_log_apfixed.h:252) automatically.
INFO: [XFORM 203-602] Inlining function 'log_apfixed_reduce::log_traits<2>::range_reduction<24>' into 'log_apfixed_reduce::log<28, 15>' (E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_log_apfixed.h:771) automatically.
INFO: [XFORM 203-602] Inlining function 'log_apfixed_reduce::log<27, 14>' into 'hls::log<27, 14>' (E:/xilinx/Vivado/2019.1/common/technology/autopilot\hls_math.h:1200) automatically.
INFO: [XFORM 203-602] Inlining function 'sqrt_fixed<27, 14>' into 'hls::sqrt<27, 14>' (E:/xilinx/Vivado/2019.1/common/technology/autopilot\hls_math.h:1272) automatically.
INFO: [XFORM 203-602] Inlining function 'hls::log<27, 14>' into 'mabonsoc' (mabonSOC/mabonsoc.cpp:21) automatically.
INFO: [XFORM 203-602] Inlining function 'hls::sqrt<27, 14>' into 'mabonsoc' (mabonSOC/mabonsoc.cpp:56) automatically.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock to (E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_sqrt_apfixed.h:372:1) in function 'sqrt_fixed<28, 15>'... converting 111 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (mabonSOC/mabonsoc.cpp:54:29) to (mabonSOC/mabonsoc.cpp:54:24) in function 'mabonsoc'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (mabonSOC/mabonsoc.cpp:54:29) to (mabonSOC/mabonsoc.cpp:54:24) in function 'mabonsoc'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (mabonSOC/mabonsoc.cpp:54:29) to (mabonSOC/mabonsoc.cpp:54:24) in function 'mabonsoc'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (mabonSOC/mabonsoc.cpp:54:29) to (mabonSOC/mabonsoc.cpp:54:24) in function 'mabonsoc'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (mabonSOC/mabonsoc.cpp:54:29) to (mabonSOC/mabonsoc.cpp:54:24) in function 'mabonsoc'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (mabonSOC/mabonsoc.cpp:54:29) to (mabonSOC/mabonsoc.cpp:54:24) in function 'mabonsoc'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (mabonSOC/mabonsoc.cpp:54:29) to (mabonSOC/mabonsoc.cpp:54:24) in function 'mabonsoc'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (mabonSOC/mabonsoc.cpp:54:29) to (mabonSOC/mabonsoc.cpp:54:24) in function 'mabonsoc'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_log_apfixed.h:727:44) to (E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_log_apfixed.h:747:17) in function 'log_apfixed_reduce::log<28, 15>'... converting 29 basic blocks.
INFO: [XFORM 203-11] Balancing expressions in function 'log_apfixed_reduce::log<28, 15>' (E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_log_apfixed.h:178:90)...3 expression(s) balanced.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:06 ; elapsed = 00:00:56 . Memory (MB): peak = 409.398 ; gain = 318.023
WARNING: [XFORM 203-631] Renaming function 'log_apfixed_reduce::log<28, 15>' to 'log<28, 15>' (E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_log_apfixed.h:178:90)
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:08 ; elapsed = 00:00:58 . Memory (MB): peak = 439.758 ; gain = 348.383
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'mabonsoc' ...
WARNING: [SYN 201-103] Legalizing function name 'log<28, 15>' to 'log_28_15_s'.
WARNING: [SYN 201-103] Legalizing function name 'sqrt_fixed<28, 15>' to 'sqrt_fixed_28_15_s'.
WARNING: [SYN 201-107] Renaming port name 'mabonsoc/Out' to 'mabonsoc/Out_r' to avoid the conflict with HDL keywords or other object names.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'log_28_15_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'log<28, 15>'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 7.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 58.604 seconds; current allocated memory: 375.699 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.328 seconds; current allocated memory: 376.893 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'sqrt_fixed_28_15_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'sqrt_fixed<28, 15>'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 11.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.72 seconds; current allocated memory: 378.013 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.412 seconds; current allocated memory: 379.531 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'mabonsoc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'L2'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 1.107 seconds; current allocated memory: 381.935 MB.
INFO: [HLS 200-434] Only 1 loops out of a total 9 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 1.38 seconds; current allocated memory: 387.937 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'log_28_15_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'log_28_15_s_log_apfixed_reduce_3' to 'log_28_15_s_log_abkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'log_28_15_s_log_apfixed_reduce_2' to 'log_28_15_s_log_acud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'log_28_15_s_log_apfixed_reduce_s' to 'log_28_15_s_log_adEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'mabonsoc_mac_mulsub_24ns_4ns_29ns_29_1_1' to 'mabonsoc_mac_mulseOg' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'mabonsoc_mac_mulseOg': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'log_28_15_s'.
INFO: [HLS 200-111]  Elapsed time: 1.339 seconds; current allocated memory: 390.787 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'sqrt_fixed_28_15_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'sqrt_fixed_28_15_s'.
INFO: [HLS 200-111]  Elapsed time: 1.117 seconds; current allocated memory: 394.025 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'mabonsoc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'mabonsoc/Out_r' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mabonsoc/reward' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'mabonsoc' to 's_axilite & ap_ctrl_hs'.
WARNING: [RTGEN 206-101] Register 'Index_V' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'X_V_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'X_V_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'X_V_2' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'X_V_3' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'X_V_4' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'X_V_5' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'X_V_6' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'X_V_7' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'X_V_8' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'X_V_9' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'X_V_10' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'X_V_11' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'X_V_12' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'X_V_13' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'X_V_14' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'X_V_15' is power-on initialization.
WARNING: [RTGEN 206-101] Register 't_V' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'T_V_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'T_V_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'T_V_2' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'T_V_3' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'T_V_4' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'T_V_5' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'T_V_6' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'T_V_7' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'T_V_8' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'T_V_9' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'T_V_10' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'T_V_11' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'T_V_12' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'T_V_13' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'T_V_14' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'T_V_15' is power-on initialization.
INFO: [RTGEN 206-100] Bundling port 'return', 'Out_r' and 'reward' to AXI-Lite port BUS_A.
INFO: [SYN 201-210] Renamed object name 'mabonsoc_mux_164_14_1_1' to 'mabonsoc_mux_164_fYi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'mabonsoc_sdiv_32ns_15ns_32_36_seq_1' to 'mabonsoc_sdiv_32ng8j' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'mabonsoc_udiv_18ns_14ns_18_22_seq_1' to 'mabonsoc_udiv_18nhbi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'mabonsoc_mux_164_15_1_1' to 'mabonsoc_mux_164_ibs' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'mabonsoc_mux_164_fYi': 34 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mabonsoc_mux_164_ibs': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mabonsoc_sdiv_32ng8j': 8 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mabonsoc_udiv_18nhbi': 8 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'mabonsoc'.
INFO: [HLS 200-111]  Elapsed time: 2.472 seconds; current allocated memory: 403.045 MB.
INFO: [RTMG 210-279] Implementing memory 'log_28_15_s_log_abkb_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'log_28_15_s_log_acud_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'log_28_15_s_log_adEe_rom' using distributed ROMs.
INFO: [RTMG 210-282] Generating pipelined core: 'mabonsoc_sdiv_32ng8j_div'
INFO: [RTMG 210-282] Generating pipelined core: 'mabonsoc_udiv_18nhbi_div'
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:18 ; elapsed = 00:01:11 . Memory (MB): peak = 504.566 ; gain = 413.191
INFO: [VHDL 208-304] Generating VHDL RTL for mabonsoc.
INFO: [VLOG 209-307] Generating Verilog RTL for mabonsoc.
INFO: [HLS 200-112] Total elapsed time: 71.394 seconds; peak allocated memory: 403.045 MB.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg484-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'mabonSOC/mabonsoc.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:01 ; elapsed = 00:00:50 . Memory (MB): peak = 178.688 ; gain = 87.227
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:01 ; elapsed = 00:00:50 . Memory (MB): peak = 178.688 ; gain = 87.227
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:03 ; elapsed = 00:00:53 . Memory (MB): peak = 256.348 ; gain = 164.887
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'log_apfixed_reduce::range_reduce<ap_fixed<29, 7, (ap_q_mode)5, (ap_o_mode)3, 0>, 4, 4, 24, 15>' into 'log_apfixed_reduce::log_traits<2>::range_reduction<24>' (E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_log_apfixed.h:252) automatically.
INFO: [XFORM 203-602] Inlining function 'log_apfixed_reduce::log_traits<2>::range_reduction<24>' into 'log_apfixed_reduce::log<28, 15>' (E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_log_apfixed.h:771) automatically.
INFO: [XFORM 203-602] Inlining function 'log_apfixed_reduce::log<27, 14>' into 'hls::log<27, 14>' (E:/xilinx/Vivado/2019.1/common/technology/autopilot\hls_math.h:1200) automatically.
INFO: [XFORM 203-602] Inlining function 'sqrt_fixed<27, 14>' into 'hls::sqrt<27, 14>' (E:/xilinx/Vivado/2019.1/common/technology/autopilot\hls_math.h:1272) automatically.
INFO: [XFORM 203-602] Inlining function 'hls::log<27, 14>' into 'mabonsoc' (mabonSOC/mabonsoc.cpp:21) automatically.
INFO: [XFORM 203-602] Inlining function 'hls::sqrt<27, 14>' into 'mabonsoc' (mabonSOC/mabonsoc.cpp:57) automatically.
WARNING: [SYNCHK 200-23] E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_sqrt_apfixed.h:272: variable-indexed range selection may cause suboptimal QoR.
INFO: [SYNCHK 200-10] 0 error(s), 1 warning(s).
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:04 ; elapsed = 00:00:54 . Memory (MB): peak = 312.816 ; gain = 221.355
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'sqrt_fixed<28, 15>' (E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_sqrt_apfixed.h:44:36).
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'log_apfixed_reduce::log<28, 15>' (E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_log_apfixed.h:500:9).
INFO: [HLS 200-489] Unrolling loop 'Loop-1' (E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_sqrt_apfixed.h:267) in function 'sqrt_fixed<28, 15>' completely with a factor of 8.
INFO: [HLS 200-489] Unrolling loop 'Loop-2' (E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_sqrt_apfixed.h:295) in function 'sqrt_fixed<28, 15>' completely with a factor of 14.
INFO: [HLS 200-489] Unrolling loop 'L0' (mabonSOC/mabonsoc.cpp:52) in function 'mabonsoc' completely with a factor of 8.
WARNING: [XFORM 203-505] Pipeline directive for loop 'L0' (mabonSOC/mabonsoc.cpp:52) in function 'mabonsoc' has been removed because the loop is unrolled completely.
INFO: [HLS 200-489] Unrolling loop 'Loop-1' (E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_log_apfixed.h:729) in function 'log_apfixed_reduce::log<28, 15>' completely with a factor of 28.
INFO: [XFORM 203-101] Partitioning array 'UCB.V' (mabonSOC/mabonsoc.cpp:8) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'T.V'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'X.V'  in dimension 1 completely.
INFO: [XFORM 203-602] Inlining function 'log_apfixed_reduce::range_reduce<ap_fixed<29, 7, (ap_q_mode)5, (ap_o_mode)3, 0>, 4, 4, 24, 15>' into 'log_apfixed_reduce::log_traits<2>::range_reduction<24>' (E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_log_apfixed.h:252) automatically.
INFO: [XFORM 203-602] Inlining function 'log_apfixed_reduce::log_traits<2>::range_reduction<24>' into 'log_apfixed_reduce::log<28, 15>' (E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_log_apfixed.h:771) automatically.
INFO: [XFORM 203-602] Inlining function 'log_apfixed_reduce::log<27, 14>' into 'hls::log<27, 14>' (E:/xilinx/Vivado/2019.1/common/technology/autopilot\hls_math.h:1200) automatically.
INFO: [XFORM 203-602] Inlining function 'sqrt_fixed<27, 14>' into 'hls::sqrt<27, 14>' (E:/xilinx/Vivado/2019.1/common/technology/autopilot\hls_math.h:1272) automatically.
INFO: [XFORM 203-602] Inlining function 'hls::log<27, 14>' into 'mabonsoc' (mabonSOC/mabonsoc.cpp:21) automatically.
INFO: [XFORM 203-602] Inlining function 'hls::sqrt<27, 14>' into 'mabonsoc' (mabonSOC/mabonsoc.cpp:57) automatically.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock to (E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_sqrt_apfixed.h:372:1) in function 'sqrt_fixed<28, 15>'... converting 111 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (mabonSOC/mabonsoc.cpp:55:29) to (mabonSOC/mabonsoc.cpp:55:24) in function 'mabonsoc'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (mabonSOC/mabonsoc.cpp:55:29) to (mabonSOC/mabonsoc.cpp:55:24) in function 'mabonsoc'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (mabonSOC/mabonsoc.cpp:55:29) to (mabonSOC/mabonsoc.cpp:55:24) in function 'mabonsoc'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (mabonSOC/mabonsoc.cpp:55:29) to (mabonSOC/mabonsoc.cpp:55:24) in function 'mabonsoc'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (mabonSOC/mabonsoc.cpp:55:29) to (mabonSOC/mabonsoc.cpp:55:24) in function 'mabonsoc'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (mabonSOC/mabonsoc.cpp:55:29) to (mabonSOC/mabonsoc.cpp:55:24) in function 'mabonsoc'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (mabonSOC/mabonsoc.cpp:55:29) to (mabonSOC/mabonsoc.cpp:55:24) in function 'mabonsoc'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (mabonSOC/mabonsoc.cpp:55:29) to (mabonSOC/mabonsoc.cpp:55:24) in function 'mabonsoc'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_log_apfixed.h:727:44) to (E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_log_apfixed.h:747:17) in function 'log_apfixed_reduce::log<28, 15>'... converting 29 basic blocks.
INFO: [XFORM 203-11] Balancing expressions in function 'log_apfixed_reduce::log<28, 15>' (E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_log_apfixed.h:178:90)...3 expression(s) balanced.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:06 ; elapsed = 00:00:57 . Memory (MB): peak = 408.852 ; gain = 317.391
WARNING: [XFORM 203-631] Renaming function 'log_apfixed_reduce::log<28, 15>' to 'log<28, 15>' (E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_log_apfixed.h:178:90)
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:08 ; elapsed = 00:00:59 . Memory (MB): peak = 439.125 ; gain = 347.664
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'mabonsoc' ...
WARNING: [SYN 201-103] Legalizing function name 'log<28, 15>' to 'log_28_15_s'.
WARNING: [SYN 201-103] Legalizing function name 'sqrt_fixed<28, 15>' to 'sqrt_fixed_28_15_s'.
WARNING: [SYN 201-107] Renaming port name 'mabonsoc/Out' to 'mabonsoc/Out_r' to avoid the conflict with HDL keywords or other object names.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'log_28_15_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'log<28, 15>'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 7.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 59.488 seconds; current allocated memory: 375.796 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.333 seconds; current allocated memory: 376.991 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'sqrt_fixed_28_15_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'sqrt_fixed<28, 15>'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 11.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.727 seconds; current allocated memory: 378.112 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.415 seconds; current allocated memory: 379.630 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'mabonsoc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'L1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 36.
INFO: [SCHED 204-61] Pipelining loop 'L1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 36.
INFO: [SCHED 204-61] Pipelining loop 'L1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 36.
INFO: [SCHED 204-61] Pipelining loop 'L1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 36.
INFO: [SCHED 204-61] Pipelining loop 'L1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 36.
INFO: [SCHED 204-61] Pipelining loop 'L1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 36.
INFO: [SCHED 204-61] Pipelining loop 'L1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 36.
INFO: [SCHED 204-61] Pipelining loop 'L1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 36.
INFO: [SCHED 204-61] Pipelining loop 'L2'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 1.276 seconds; current allocated memory: 382.169 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 1.421 seconds; current allocated memory: 388.414 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'log_28_15_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'log_28_15_s_log_apfixed_reduce_3' to 'log_28_15_s_log_abkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'log_28_15_s_log_apfixed_reduce_2' to 'log_28_15_s_log_acud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'log_28_15_s_log_apfixed_reduce_s' to 'log_28_15_s_log_adEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'mabonsoc_mac_mulsub_24ns_4ns_29ns_29_1_1' to 'mabonsoc_mac_mulseOg' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'mabonsoc_mac_mulseOg': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'log_28_15_s'.
INFO: [HLS 200-111]  Elapsed time: 1.398 seconds; current allocated memory: 391.280 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'sqrt_fixed_28_15_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'sqrt_fixed_28_15_s'.
INFO: [HLS 200-111]  Elapsed time: 1.134 seconds; current allocated memory: 394.554 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'mabonsoc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'mabonsoc/Out_r' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mabonsoc/reward' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'mabonsoc' to 's_axilite & ap_ctrl_hs'.
WARNING: [RTGEN 206-101] Register 'Index_V' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'X_V_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'X_V_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'X_V_2' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'X_V_3' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'X_V_4' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'X_V_5' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'X_V_6' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'X_V_7' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'X_V_8' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'X_V_9' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'X_V_10' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'X_V_11' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'X_V_12' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'X_V_13' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'X_V_14' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'X_V_15' is power-on initialization.
WARNING: [RTGEN 206-101] Register 't_V' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'T_V_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'T_V_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'T_V_2' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'T_V_3' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'T_V_4' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'T_V_5' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'T_V_6' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'T_V_7' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'T_V_8' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'T_V_9' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'T_V_10' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'T_V_11' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'T_V_12' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'T_V_13' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'T_V_14' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'T_V_15' is power-on initialization.
INFO: [RTGEN 206-100] Bundling port 'return', 'Out_r' and 'reward' to AXI-Lite port BUS_A.
INFO: [SYN 201-210] Renamed object name 'mabonsoc_mux_164_14_1_1' to 'mabonsoc_mux_164_fYi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'mabonsoc_sdiv_32ns_15ns_32_36_1' to 'mabonsoc_sdiv_32ng8j' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'mabonsoc_udiv_18ns_14ns_18_22_1' to 'mabonsoc_udiv_18nhbi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'mabonsoc_mux_164_15_1_1' to 'mabonsoc_mux_164_ibs' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'mabonsoc_mux_164_fYi': 34 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mabonsoc_mux_164_ibs': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mabonsoc_sdiv_32ng8j': 8 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mabonsoc_udiv_18nhbi': 8 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'mabonsoc'.
INFO: [HLS 200-111]  Elapsed time: 2.559 seconds; current allocated memory: 405.548 MB.
INFO: [RTMG 210-279] Implementing memory 'log_28_15_s_log_abkb_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'log_28_15_s_log_acud_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'log_28_15_s_log_adEe_rom' using distributed ROMs.
INFO: [RTMG 210-282] Generating pipelined core: 'mabonsoc_sdiv_32ng8j_div'
INFO: [RTMG 210-282] Generating pipelined core: 'mabonsoc_udiv_18nhbi_div'
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:19 ; elapsed = 00:01:13 . Memory (MB): peak = 509.699 ; gain = 418.238
INFO: [VHDL 208-304] Generating VHDL RTL for mabonsoc.
INFO: [VLOG 209-307] Generating Verilog RTL for mabonsoc.
INFO: [HLS 200-112] Total elapsed time: 72.972 seconds; peak allocated memory: 405.548 MB.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg484-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'mabonSOC/mabonsoc.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:01 ; elapsed = 00:00:50 . Memory (MB): peak = 178.313 ; gain = 87.176
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:01 ; elapsed = 00:00:50 . Memory (MB): peak = 178.313 ; gain = 87.176
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:03 ; elapsed = 00:00:53 . Memory (MB): peak = 258.074 ; gain = 166.938
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'log_apfixed_reduce::range_reduce<ap_fixed<29, 7, (ap_q_mode)5, (ap_o_mode)3, 0>, 4, 4, 24, 15>' into 'log_apfixed_reduce::log_traits<2>::range_reduction<24>' (E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_log_apfixed.h:252) automatically.
INFO: [XFORM 203-602] Inlining function 'log_apfixed_reduce::log_traits<2>::range_reduction<24>' into 'log_apfixed_reduce::log<28, 15>' (E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_log_apfixed.h:771) automatically.
INFO: [XFORM 203-602] Inlining function 'log_apfixed_reduce::log<27, 14>' into 'hls::log<27, 14>' (E:/xilinx/Vivado/2019.1/common/technology/autopilot\hls_math.h:1200) automatically.
INFO: [XFORM 203-602] Inlining function 'sqrt_fixed<27, 14>' into 'hls::sqrt<27, 14>' (E:/xilinx/Vivado/2019.1/common/technology/autopilot\hls_math.h:1272) automatically.
INFO: [XFORM 203-602] Inlining function 'hls::log<27, 14>' into 'mabonsoc' (mabonSOC/mabonsoc.cpp:21) automatically.
INFO: [XFORM 203-602] Inlining function 'hls::sqrt<27, 14>' into 'mabonsoc' (mabonSOC/mabonsoc.cpp:56) automatically.
WARNING: [SYNCHK 200-23] E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_sqrt_apfixed.h:272: variable-indexed range selection may cause suboptimal QoR.
INFO: [SYNCHK 200-10] 0 error(s), 1 warning(s).
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:04 ; elapsed = 00:00:54 . Memory (MB): peak = 313.844 ; gain = 222.707
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'sqrt_fixed<28, 15>' (E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_sqrt_apfixed.h:44:36).
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'L0' (mabonSOC/mabonsoc.cpp:52) in function 'mabonsoc' for pipelining.
WARNING: [XFORM 203-505] Ignored pipeline directive for loop 'L1' (mabonSOC/mabonsoc.cpp:54) because its parent loop or function is pipelined.
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'log_apfixed_reduce::log<28, 15>' (E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_log_apfixed.h:500:9).
INFO: [HLS 200-489] Unrolling loop 'Loop-1' (E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_sqrt_apfixed.h:267) in function 'sqrt_fixed<28, 15>' completely with a factor of 8.
INFO: [HLS 200-489] Unrolling loop 'Loop-2' (E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_sqrt_apfixed.h:295) in function 'sqrt_fixed<28, 15>' completely with a factor of 14.
INFO: [HLS 200-489] Unrolling loop 'L1' (mabonSOC/mabonsoc.cpp:54) in function 'mabonsoc' completely with a factor of 2.
INFO: [HLS 200-489] Unrolling loop 'Loop-1' (E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_log_apfixed.h:729) in function 'log_apfixed_reduce::log<28, 15>' completely with a factor of 28.
INFO: [XFORM 203-101] Partitioning array 'UCB.V' (mabonSOC/mabonsoc.cpp:8) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'T.V'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'X.V'  in dimension 1 completely.
INFO: [XFORM 203-602] Inlining function 'log_apfixed_reduce::range_reduce<ap_fixed<29, 7, (ap_q_mode)5, (ap_o_mode)3, 0>, 4, 4, 24, 15>' into 'log_apfixed_reduce::log_traits<2>::range_reduction<24>' (E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_log_apfixed.h:252) automatically.
INFO: [XFORM 203-602] Inlining function 'log_apfixed_reduce::log_traits<2>::range_reduction<24>' into 'log_apfixed_reduce::log<28, 15>' (E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_log_apfixed.h:771) automatically.
INFO: [XFORM 203-602] Inlining function 'log_apfixed_reduce::log<27, 14>' into 'hls::log<27, 14>' (E:/xilinx/Vivado/2019.1/common/technology/autopilot\hls_math.h:1200) automatically.
INFO: [XFORM 203-602] Inlining function 'sqrt_fixed<27, 14>' into 'hls::sqrt<27, 14>' (E:/xilinx/Vivado/2019.1/common/technology/autopilot\hls_math.h:1272) automatically.
INFO: [XFORM 203-602] Inlining function 'hls::log<27, 14>' into 'mabonsoc' (mabonSOC/mabonsoc.cpp:21) automatically.
INFO: [XFORM 203-602] Inlining function 'hls::sqrt<27, 14>' into 'mabonsoc' (mabonSOC/mabonsoc.cpp:56) automatically.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock to (E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_sqrt_apfixed.h:372:1) in function 'sqrt_fixed<28, 15>'... converting 111 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_log_apfixed.h:727:44) to (E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_log_apfixed.h:747:17) in function 'log_apfixed_reduce::log<28, 15>'... converting 29 basic blocks.
INFO: [XFORM 203-11] Balancing expressions in function 'log_apfixed_reduce::log<28, 15>' (E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_log_apfixed.h:178:90)...3 expression(s) balanced.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:06 ; elapsed = 00:00:56 . Memory (MB): peak = 408.773 ; gain = 317.637
WARNING: [XFORM 203-631] Renaming function 'log_apfixed_reduce::log<28, 15>' to 'log<28, 15>' (E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_log_apfixed.h:178:90)
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:08 ; elapsed = 00:00:58 . Memory (MB): peak = 439.727 ; gain = 348.590
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'mabonsoc' ...
WARNING: [SYN 201-103] Legalizing function name 'log<28, 15>' to 'log_28_15_s'.
WARNING: [SYN 201-103] Legalizing function name 'sqrt_fixed<28, 15>' to 'sqrt_fixed_28_15_s'.
WARNING: [SYN 201-107] Renaming port name 'mabonsoc/Out' to 'mabonsoc/Out_r' to avoid the conflict with HDL keywords or other object names.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'log_28_15_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'log<28, 15>'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 7.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 58.67 seconds; current allocated memory: 375.817 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.33 seconds; current allocated memory: 377.011 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'sqrt_fixed_28_15_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'sqrt_fixed<28, 15>'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 11.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.741 seconds; current allocated memory: 378.131 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.412 seconds; current allocated memory: 379.650 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'mabonsoc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'L0'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 36.
INFO: [SCHED 204-61] Pipelining loop 'L2'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 1.553 seconds; current allocated memory: 381.434 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.914 seconds; current allocated memory: 386.413 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'log_28_15_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'log_28_15_s_log_apfixed_reduce_3' to 'log_28_15_s_log_abkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'log_28_15_s_log_apfixed_reduce_2' to 'log_28_15_s_log_acud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'log_28_15_s_log_apfixed_reduce_s' to 'log_28_15_s_log_adEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'mabonsoc_mac_mulsub_24ns_4ns_29ns_29_1_1' to 'mabonsoc_mac_mulseOg' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'mabonsoc_mac_mulseOg': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'log_28_15_s'.
INFO: [HLS 200-111]  Elapsed time: 1.301 seconds; current allocated memory: 389.331 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'sqrt_fixed_28_15_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'sqrt_fixed_28_15_s'.
INFO: [HLS 200-111]  Elapsed time: 1.11 seconds; current allocated memory: 392.556 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'mabonsoc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'mabonsoc/Out_r' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mabonsoc/reward' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'mabonsoc' to 's_axilite & ap_ctrl_hs'.
WARNING: [RTGEN 206-101] Register 'Index_V' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'X_V_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'X_V_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'X_V_2' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'X_V_3' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'X_V_4' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'X_V_5' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'X_V_6' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'X_V_7' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'X_V_8' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'X_V_9' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'X_V_10' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'X_V_11' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'X_V_12' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'X_V_13' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'X_V_14' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'X_V_15' is power-on initialization.
WARNING: [RTGEN 206-101] Register 't_V' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'T_V_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'T_V_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'T_V_2' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'T_V_3' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'T_V_4' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'T_V_5' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'T_V_6' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'T_V_7' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'T_V_8' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'T_V_9' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'T_V_10' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'T_V_11' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'T_V_12' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'T_V_13' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'T_V_14' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'T_V_15' is power-on initialization.
INFO: [RTGEN 206-100] Bundling port 'return', 'Out_r' and 'reward' to AXI-Lite port BUS_A.
INFO: [SYN 201-210] Renamed object name 'mabonsoc_mux_164_14_1_1' to 'mabonsoc_mux_164_fYi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'mabonsoc_mux_83_14_1_1' to 'mabonsoc_mux_83_1g8j' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'mabonsoc_sdiv_32ns_15ns_32_36_1' to 'mabonsoc_sdiv_32nhbi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'mabonsoc_udiv_18ns_14ns_18_22_1' to 'mabonsoc_udiv_18nibs' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'mabonsoc_mux_164_15_1_1' to 'mabonsoc_mux_164_jbC' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'mabonsoc_mux_164_fYi': 34 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mabonsoc_mux_164_jbC': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mabonsoc_mux_83_1g8j': 29 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mabonsoc_sdiv_32nhbi': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mabonsoc_udiv_18nibs': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'mabonsoc'.
INFO: [HLS 200-111]  Elapsed time: 2.482 seconds; current allocated memory: 400.202 MB.
INFO: [RTMG 210-279] Implementing memory 'log_28_15_s_log_abkb_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'log_28_15_s_log_acud_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'log_28_15_s_log_adEe_rom' using distributed ROMs.
INFO: [RTMG 210-282] Generating pipelined core: 'mabonsoc_sdiv_32nhbi_div'
INFO: [RTMG 210-282] Generating pipelined core: 'mabonsoc_udiv_18nibs_div'
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:18 ; elapsed = 00:01:11 . Memory (MB): peak = 499.891 ; gain = 408.754
INFO: [VHDL 208-304] Generating VHDL RTL for mabonsoc.
INFO: [VLOG 209-307] Generating Verilog RTL for mabonsoc.
INFO: [HLS 200-112] Total elapsed time: 71.396 seconds; peak allocated memory: 400.202 MB.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg484-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'mabonSOC/mabonsoc.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:01 ; elapsed = 00:00:51 . Memory (MB): peak = 179.078 ; gain = 87.648
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:01 ; elapsed = 00:00:51 . Memory (MB): peak = 179.078 ; gain = 87.648
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:03 ; elapsed = 00:00:54 . Memory (MB): peak = 259.176 ; gain = 167.746
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'log_apfixed_reduce::range_reduce<ap_fixed<29, 7, (ap_q_mode)5, (ap_o_mode)3, 0>, 4, 4, 24, 15>' into 'log_apfixed_reduce::log_traits<2>::range_reduction<24>' (E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_log_apfixed.h:252) automatically.
INFO: [XFORM 203-602] Inlining function 'log_apfixed_reduce::log_traits<2>::range_reduction<24>' into 'log_apfixed_reduce::log<28, 15>' (E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_log_apfixed.h:771) automatically.
INFO: [XFORM 203-602] Inlining function 'log_apfixed_reduce::log<27, 14>' into 'hls::log<27, 14>' (E:/xilinx/Vivado/2019.1/common/technology/autopilot\hls_math.h:1200) automatically.
INFO: [XFORM 203-602] Inlining function 'sqrt_fixed<27, 14>' into 'hls::sqrt<27, 14>' (E:/xilinx/Vivado/2019.1/common/technology/autopilot\hls_math.h:1272) automatically.
INFO: [XFORM 203-602] Inlining function 'hls::log<27, 14>' into 'mabonsoc' (mabonSOC/mabonsoc.cpp:21) automatically.
INFO: [XFORM 203-602] Inlining function 'hls::sqrt<27, 14>' into 'mabonsoc' (mabonSOC/mabonsoc.cpp:56) automatically.
WARNING: [SYNCHK 200-23] E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_sqrt_apfixed.h:272: variable-indexed range selection may cause suboptimal QoR.
INFO: [SYNCHK 200-10] 0 error(s), 1 warning(s).
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:04 ; elapsed = 00:00:55 . Memory (MB): peak = 313.793 ; gain = 222.363
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'sqrt_fixed<28, 15>' (E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_sqrt_apfixed.h:44:36).
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'L0' (mabonSOC/mabonsoc.cpp:52) in function 'mabonsoc' for pipelining.
WARNING: [XFORM 203-505] Ignored pipeline directive for loop 'L1' (mabonSOC/mabonsoc.cpp:54) because its parent loop or function is pipelined.
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'log_apfixed_reduce::log<28, 15>' (E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_log_apfixed.h:500:9).
INFO: [HLS 200-489] Unrolling loop 'Loop-1' (E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_sqrt_apfixed.h:267) in function 'sqrt_fixed<28, 15>' completely with a factor of 8.
INFO: [HLS 200-489] Unrolling loop 'Loop-2' (E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_sqrt_apfixed.h:295) in function 'sqrt_fixed<28, 15>' completely with a factor of 14.
INFO: [HLS 200-489] Unrolling loop 'L1' (mabonSOC/mabonsoc.cpp:54) in function 'mabonsoc' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'Loop-1' (E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_log_apfixed.h:729) in function 'log_apfixed_reduce::log<28, 15>' completely with a factor of 28.
INFO: [XFORM 203-101] Partitioning array 'UCB.V' (mabonSOC/mabonsoc.cpp:8) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'T.V'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'X.V'  in dimension 1 completely.
INFO: [XFORM 203-602] Inlining function 'log_apfixed_reduce::range_reduce<ap_fixed<29, 7, (ap_q_mode)5, (ap_o_mode)3, 0>, 4, 4, 24, 15>' into 'log_apfixed_reduce::log_traits<2>::range_reduction<24>' (E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_log_apfixed.h:252) automatically.
INFO: [XFORM 203-602] Inlining function 'log_apfixed_reduce::log_traits<2>::range_reduction<24>' into 'log_apfixed_reduce::log<28, 15>' (E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_log_apfixed.h:771) automatically.
INFO: [XFORM 203-602] Inlining function 'log_apfixed_reduce::log<27, 14>' into 'hls::log<27, 14>' (E:/xilinx/Vivado/2019.1/common/technology/autopilot\hls_math.h:1200) automatically.
INFO: [XFORM 203-602] Inlining function 'sqrt_fixed<27, 14>' into 'hls::sqrt<27, 14>' (E:/xilinx/Vivado/2019.1/common/technology/autopilot\hls_math.h:1272) automatically.
INFO: [XFORM 203-602] Inlining function 'hls::log<27, 14>' into 'mabonsoc' (mabonSOC/mabonsoc.cpp:21) automatically.
INFO: [XFORM 203-602] Inlining function 'hls::sqrt<27, 14>' into 'mabonsoc' (mabonSOC/mabonsoc.cpp:56) automatically.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock to (E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_sqrt_apfixed.h:372:1) in function 'sqrt_fixed<28, 15>'... converting 111 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_log_apfixed.h:727:44) to (E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_log_apfixed.h:747:17) in function 'log_apfixed_reduce::log<28, 15>'... converting 29 basic blocks.
INFO: [XFORM 203-11] Balancing expressions in function 'log_apfixed_reduce::log<28, 15>' (E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_log_apfixed.h:178:90)...3 expression(s) balanced.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:06 ; elapsed = 00:00:58 . Memory (MB): peak = 410.586 ; gain = 319.156
WARNING: [XFORM 203-631] Renaming function 'log_apfixed_reduce::log<28, 15>' to 'log<28, 15>' (E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_log_apfixed.h:178:90)
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:08 ; elapsed = 00:01:00 . Memory (MB): peak = 439.961 ; gain = 348.531
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'mabonsoc' ...
WARNING: [SYN 201-103] Legalizing function name 'log<28, 15>' to 'log_28_15_s'.
WARNING: [SYN 201-103] Legalizing function name 'sqrt_fixed<28, 15>' to 'sqrt_fixed_28_15_s'.
WARNING: [SYN 201-107] Renaming port name 'mabonsoc/Out' to 'mabonsoc/Out_r' to avoid the conflict with HDL keywords or other object names.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'log_28_15_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'log<28, 15>'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 7.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 60.735 seconds; current allocated memory: 375.736 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.328 seconds; current allocated memory: 376.931 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'sqrt_fixed_28_15_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'sqrt_fixed<28, 15>'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 11.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.727 seconds; current allocated memory: 378.052 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.44 seconds; current allocated memory: 379.570 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'mabonsoc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'L0'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 36.
INFO: [SCHED 204-61] Pipelining loop 'L2'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 1.952 seconds; current allocated memory: 381.503 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 1.197 seconds; current allocated memory: 386.625 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'log_28_15_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'log_28_15_s_log_apfixed_reduce_3' to 'log_28_15_s_log_abkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'log_28_15_s_log_apfixed_reduce_2' to 'log_28_15_s_log_acud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'log_28_15_s_log_apfixed_reduce_s' to 'log_28_15_s_log_adEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'mabonsoc_mac_mulsub_24ns_4ns_29ns_29_1_1' to 'mabonsoc_mac_mulseOg' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'mabonsoc_mac_mulseOg': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'log_28_15_s'.
INFO: [HLS 200-111]  Elapsed time: 1.947 seconds; current allocated memory: 390.105 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'sqrt_fixed_28_15_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'sqrt_fixed_28_15_s'.
INFO: [HLS 200-111]  Elapsed time: 1.124 seconds; current allocated memory: 393.388 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'mabonsoc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'mabonsoc/Out_r' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mabonsoc/reward' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'mabonsoc' to 's_axilite & ap_ctrl_hs'.
WARNING: [RTGEN 206-101] Register 'Index_V' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'X_V_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'X_V_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'X_V_2' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'X_V_3' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'X_V_4' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'X_V_5' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'X_V_6' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'X_V_7' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'X_V_8' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'X_V_9' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'X_V_10' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'X_V_11' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'X_V_12' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'X_V_13' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'X_V_14' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'X_V_15' is power-on initialization.
WARNING: [RTGEN 206-101] Register 't_V' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'T_V_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'T_V_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'T_V_2' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'T_V_3' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'T_V_4' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'T_V_5' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'T_V_6' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'T_V_7' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'T_V_8' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'T_V_9' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'T_V_10' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'T_V_11' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'T_V_12' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'T_V_13' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'T_V_14' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'T_V_15' is power-on initialization.
INFO: [RTGEN 206-100] Bundling port 'return', 'Out_r' and 'reward' to AXI-Lite port BUS_A.
INFO: [SYN 201-210] Renamed object name 'mabonsoc_mux_164_14_1_1' to 'mabonsoc_mux_164_fYi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'mabonsoc_mux_42_14_1_1' to 'mabonsoc_mux_42_1g8j' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'mabonsoc_sdiv_32ns_15ns_32_36_1' to 'mabonsoc_sdiv_32nhbi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'mabonsoc_udiv_18ns_14ns_18_22_1' to 'mabonsoc_udiv_18nibs' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'mabonsoc_mux_164_15_1_1' to 'mabonsoc_mux_164_jbC' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'mabonsoc_mux_164_fYi': 34 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mabonsoc_mux_164_jbC': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mabonsoc_mux_42_1g8j': 39 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mabonsoc_sdiv_32nhbi': 4 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mabonsoc_udiv_18nibs': 4 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'mabonsoc'.
INFO: [HLS 200-111]  Elapsed time: 2.496 seconds; current allocated memory: 401.198 MB.
INFO: [RTMG 210-279] Implementing memory 'log_28_15_s_log_abkb_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'log_28_15_s_log_acud_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'log_28_15_s_log_adEe_rom' using distributed ROMs.
INFO: [RTMG 210-282] Generating pipelined core: 'mabonsoc_sdiv_32nhbi_div'
INFO: [RTMG 210-282] Generating pipelined core: 'mabonsoc_udiv_18nibs_div'
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:20 ; elapsed = 00:01:15 . Memory (MB): peak = 503.078 ; gain = 411.648
INFO: [VHDL 208-304] Generating VHDL RTL for mabonsoc.
INFO: [VLOG 209-307] Generating Verilog RTL for mabonsoc.
INFO: [HLS 200-112] Total elapsed time: 75.372 seconds; peak allocated memory: 401.198 MB.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg484-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'mabonSOC/mabonsoc.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:01 ; elapsed = 00:00:50 . Memory (MB): peak = 178.555 ; gain = 87.223
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:01 ; elapsed = 00:00:50 . Memory (MB): peak = 178.555 ; gain = 87.223
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:03 ; elapsed = 00:00:53 . Memory (MB): peak = 259.637 ; gain = 168.305
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'log_apfixed_reduce::range_reduce<ap_fixed<29, 7, (ap_q_mode)5, (ap_o_mode)3, 0>, 4, 4, 24, 15>' into 'log_apfixed_reduce::log_traits<2>::range_reduction<24>' (E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_log_apfixed.h:252) automatically.
INFO: [XFORM 203-602] Inlining function 'log_apfixed_reduce::log_traits<2>::range_reduction<24>' into 'log_apfixed_reduce::log<28, 15>' (E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_log_apfixed.h:771) automatically.
INFO: [XFORM 203-602] Inlining function 'log_apfixed_reduce::log<27, 14>' into 'hls::log<27, 14>' (E:/xilinx/Vivado/2019.1/common/technology/autopilot\hls_math.h:1200) automatically.
INFO: [XFORM 203-602] Inlining function 'sqrt_fixed<27, 14>' into 'hls::sqrt<27, 14>' (E:/xilinx/Vivado/2019.1/common/technology/autopilot\hls_math.h:1272) automatically.
INFO: [XFORM 203-602] Inlining function 'hls::log<27, 14>' into 'mabonsoc' (mabonSOC/mabonsoc.cpp:21) automatically.
INFO: [XFORM 203-602] Inlining function 'hls::sqrt<27, 14>' into 'mabonsoc' (mabonSOC/mabonsoc.cpp:56) automatically.
WARNING: [SYNCHK 200-23] E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_sqrt_apfixed.h:272: variable-indexed range selection may cause suboptimal QoR.
INFO: [SYNCHK 200-10] 0 error(s), 1 warning(s).
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:04 ; elapsed = 00:00:54 . Memory (MB): peak = 313.191 ; gain = 221.859
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'sqrt_fixed<28, 15>' (E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_sqrt_apfixed.h:44:36).
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'L0' (mabonSOC/mabonsoc.cpp:52) in function 'mabonsoc' for pipelining.
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'log_apfixed_reduce::log<28, 15>' (E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_log_apfixed.h:500:9).
INFO: [HLS 200-489] Unrolling loop 'Loop-1' (E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_sqrt_apfixed.h:267) in function 'sqrt_fixed<28, 15>' completely with a factor of 8.
INFO: [HLS 200-489] Unrolling loop 'Loop-2' (E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_sqrt_apfixed.h:295) in function 'sqrt_fixed<28, 15>' completely with a factor of 14.
INFO: [HLS 200-489] Unrolling loop 'L1' (mabonSOC/mabonsoc.cpp:54) in function 'mabonsoc' completely with a factor of 8.
INFO: [HLS 200-489] Unrolling loop 'Loop-1' (E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_log_apfixed.h:729) in function 'log_apfixed_reduce::log<28, 15>' completely with a factor of 28.
INFO: [XFORM 203-101] Partitioning array 'UCB.V' (mabonSOC/mabonsoc.cpp:8) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'T.V'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'X.V'  in dimension 1 completely.
INFO: [XFORM 203-602] Inlining function 'log_apfixed_reduce::range_reduce<ap_fixed<29, 7, (ap_q_mode)5, (ap_o_mode)3, 0>, 4, 4, 24, 15>' into 'log_apfixed_reduce::log_traits<2>::range_reduction<24>' (E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_log_apfixed.h:252) automatically.
INFO: [XFORM 203-602] Inlining function 'log_apfixed_reduce::log_traits<2>::range_reduction<24>' into 'log_apfixed_reduce::log<28, 15>' (E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_log_apfixed.h:771) automatically.
INFO: [XFORM 203-602] Inlining function 'log_apfixed_reduce::log<27, 14>' into 'hls::log<27, 14>' (E:/xilinx/Vivado/2019.1/common/technology/autopilot\hls_math.h:1200) automatically.
INFO: [XFORM 203-602] Inlining function 'sqrt_fixed<27, 14>' into 'hls::sqrt<27, 14>' (E:/xilinx/Vivado/2019.1/common/technology/autopilot\hls_math.h:1272) automatically.
INFO: [XFORM 203-602] Inlining function 'hls::log<27, 14>' into 'mabonsoc' (mabonSOC/mabonsoc.cpp:21) automatically.
INFO: [XFORM 203-602] Inlining function 'hls::sqrt<27, 14>' into 'mabonsoc' (mabonSOC/mabonsoc.cpp:56) automatically.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock to (E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_sqrt_apfixed.h:372:1) in function 'sqrt_fixed<28, 15>'... converting 111 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (mabonSOC/mabonsoc.cpp:52:27) to (mabonSOC/mabonsoc.cpp:52:22) in function 'mabonsoc'... converting 25 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_log_apfixed.h:727:44) to (E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_log_apfixed.h:747:17) in function 'log_apfixed_reduce::log<28, 15>'... converting 29 basic blocks.
INFO: [XFORM 203-11] Balancing expressions in function 'log_apfixed_reduce::log<28, 15>' (E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_log_apfixed.h:178:90)...3 expression(s) balanced.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:06 ; elapsed = 00:00:56 . Memory (MB): peak = 408.668 ; gain = 317.336
WARNING: [XFORM 203-631] Renaming function 'log_apfixed_reduce::log<28, 15>' to 'log<28, 15>' (E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_log_apfixed.h:178:90)
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:08 ; elapsed = 00:00:58 . Memory (MB): peak = 439.055 ; gain = 347.723
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'mabonsoc' ...
WARNING: [SYN 201-103] Legalizing function name 'log<28, 15>' to 'log_28_15_s'.
WARNING: [SYN 201-103] Legalizing function name 'sqrt_fixed<28, 15>' to 'sqrt_fixed_28_15_s'.
WARNING: [SYN 201-107] Renaming port name 'mabonsoc/Out' to 'mabonsoc/Out_r' to avoid the conflict with HDL keywords or other object names.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'log_28_15_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'log<28, 15>'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 7.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 58.711 seconds; current allocated memory: 375.387 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.333 seconds; current allocated memory: 376.581 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'sqrt_fixed_28_15_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'sqrt_fixed<28, 15>'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 11.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.732 seconds; current allocated memory: 377.700 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.43 seconds; current allocated memory: 379.218 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'mabonsoc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'L0'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 36.
INFO: [SCHED 204-61] Pipelining loop 'L2'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.989 seconds; current allocated memory: 381.188 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 1.593 seconds; current allocated memory: 386.933 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'log_28_15_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'log_28_15_s_log_apfixed_reduce_3' to 'log_28_15_s_log_abkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'log_28_15_s_log_apfixed_reduce_2' to 'log_28_15_s_log_acud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'log_28_15_s_log_apfixed_reduce_s' to 'log_28_15_s_log_adEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'mabonsoc_mac_mulsub_24ns_4ns_29ns_29_1_1' to 'mabonsoc_mac_mulseOg' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'mabonsoc_mac_mulseOg': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'log_28_15_s'.
INFO: [HLS 200-111]  Elapsed time: 3.004 seconds; current allocated memory: 391.647 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'sqrt_fixed_28_15_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'sqrt_fixed_28_15_s'.
INFO: [HLS 200-111]  Elapsed time: 1.13 seconds; current allocated memory: 394.940 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'mabonsoc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'mabonsoc/Out_r' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mabonsoc/reward' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'mabonsoc' to 's_axilite & ap_ctrl_hs'.
WARNING: [RTGEN 206-101] Register 'Index_V' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'X_V_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'X_V_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'X_V_2' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'X_V_3' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'X_V_4' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'X_V_5' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'X_V_6' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'X_V_7' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'X_V_8' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'X_V_9' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'X_V_10' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'X_V_11' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'X_V_12' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'X_V_13' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'X_V_14' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'X_V_15' is power-on initialization.
WARNING: [RTGEN 206-101] Register 't_V' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'T_V_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'T_V_8' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'T_V_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'T_V_9' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'T_V_2' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'T_V_10' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'T_V_3' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'T_V_11' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'T_V_4' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'T_V_12' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'T_V_5' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'T_V_13' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'T_V_6' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'T_V_14' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'T_V_7' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'T_V_15' is power-on initialization.
INFO: [RTGEN 206-100] Bundling port 'return', 'Out_r' and 'reward' to AXI-Lite port BUS_A.
INFO: [SYN 201-210] Renamed object name 'mabonsoc_mux_164_14_1_1' to 'mabonsoc_mux_164_fYi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'mabonsoc_sdiv_32ns_15ns_32_36_1' to 'mabonsoc_sdiv_32ng8j' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'mabonsoc_udiv_18ns_14ns_18_22_1' to 'mabonsoc_udiv_18nhbi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'mabonsoc_mux_164_15_1_1' to 'mabonsoc_mux_164_ibs' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'mabonsoc_mux_164_fYi': 34 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mabonsoc_mux_164_ibs': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mabonsoc_sdiv_32ng8j': 8 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mabonsoc_udiv_18nhbi': 8 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'mabonsoc'.
INFO: [HLS 200-111]  Elapsed time: 2.319 seconds; current allocated memory: 403.094 MB.
INFO: [RTMG 210-279] Implementing memory 'log_28_15_s_log_abkb_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'log_28_15_s_log_acud_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'log_28_15_s_log_adEe_rom' using distributed ROMs.
INFO: [RTMG 210-282] Generating pipelined core: 'mabonsoc_sdiv_32ng8j_div'
INFO: [RTMG 210-282] Generating pipelined core: 'mabonsoc_udiv_18nhbi_div'
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:21 ; elapsed = 00:01:15 . Memory (MB): peak = 504.066 ; gain = 412.734
INFO: [VHDL 208-304] Generating VHDL RTL for mabonsoc.
INFO: [VLOG 209-307] Generating Verilog RTL for mabonsoc.
INFO: [HLS 200-112] Total elapsed time: 74.751 seconds; peak allocated memory: 403.094 MB.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg484-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'mabonSOC/mabonsoc.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:01 ; elapsed = 00:00:50 . Memory (MB): peak = 178.754 ; gain = 87.379
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:01 ; elapsed = 00:00:50 . Memory (MB): peak = 178.754 ; gain = 87.379
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:03 ; elapsed = 00:00:53 . Memory (MB): peak = 258.375 ; gain = 167.000
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'log_apfixed_reduce::range_reduce<ap_fixed<29, 7, (ap_q_mode)5, (ap_o_mode)3, 0>, 4, 4, 24, 15>' into 'log_apfixed_reduce::log_traits<2>::range_reduction<24>' (E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_log_apfixed.h:252) automatically.
INFO: [XFORM 203-602] Inlining function 'log_apfixed_reduce::log_traits<2>::range_reduction<24>' into 'log_apfixed_reduce::log<28, 15>' (E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_log_apfixed.h:771) automatically.
INFO: [XFORM 203-602] Inlining function 'log_apfixed_reduce::log<27, 14>' into 'hls::log<27, 14>' (E:/xilinx/Vivado/2019.1/common/technology/autopilot\hls_math.h:1200) automatically.
INFO: [XFORM 203-602] Inlining function 'sqrt_fixed<27, 14>' into 'hls::sqrt<27, 14>' (E:/xilinx/Vivado/2019.1/common/technology/autopilot\hls_math.h:1272) automatically.
INFO: [XFORM 203-602] Inlining function 'hls::log<27, 14>' into 'mabonsoc' (mabonSOC/mabonsoc.cpp:21) automatically.
INFO: [XFORM 203-602] Inlining function 'hls::sqrt<27, 14>' into 'mabonsoc' (mabonSOC/mabonsoc.cpp:56) automatically.
WARNING: [SYNCHK 200-23] E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_sqrt_apfixed.h:272: variable-indexed range selection may cause suboptimal QoR.
INFO: [SYNCHK 200-10] 0 error(s), 1 warning(s).
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:04 ; elapsed = 00:00:54 . Memory (MB): peak = 314.102 ; gain = 222.727
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'sqrt_fixed<28, 15>' (E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_sqrt_apfixed.h:44:36).
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'L0' (mabonSOC/mabonsoc.cpp:52) in function 'mabonsoc' for pipelining.
WARNING: [XFORM 203-505] Ignored pipeline directive for loop 'L1' (mabonSOC/mabonsoc.cpp:54) because its parent loop or function is pipelined.
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'log_apfixed_reduce::log<28, 15>' (E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_log_apfixed.h:500:9).
INFO: [HLS 200-489] Unrolling loop 'Loop-1' (E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_sqrt_apfixed.h:267) in function 'sqrt_fixed<28, 15>' completely with a factor of 8.
INFO: [HLS 200-489] Unrolling loop 'Loop-2' (E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_sqrt_apfixed.h:295) in function 'sqrt_fixed<28, 15>' completely with a factor of 14.
INFO: [HLS 200-489] Unrolling loop 'L1' (mabonSOC/mabonsoc.cpp:54) in function 'mabonsoc' completely with a factor of 8.
INFO: [HLS 200-489] Unrolling loop 'Loop-1' (E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_log_apfixed.h:729) in function 'log_apfixed_reduce::log<28, 15>' completely with a factor of 28.
INFO: [XFORM 203-101] Partitioning array 'UCB.V' (mabonSOC/mabonsoc.cpp:8) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'T.V'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'X.V'  in dimension 1 completely.
INFO: [XFORM 203-602] Inlining function 'log_apfixed_reduce::range_reduce<ap_fixed<29, 7, (ap_q_mode)5, (ap_o_mode)3, 0>, 4, 4, 24, 15>' into 'log_apfixed_reduce::log_traits<2>::range_reduction<24>' (E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_log_apfixed.h:252) automatically.
INFO: [XFORM 203-602] Inlining function 'log_apfixed_reduce::log_traits<2>::range_reduction<24>' into 'log_apfixed_reduce::log<28, 15>' (E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_log_apfixed.h:771) automatically.
INFO: [XFORM 203-602] Inlining function 'log_apfixed_reduce::log<27, 14>' into 'hls::log<27, 14>' (E:/xilinx/Vivado/2019.1/common/technology/autopilot\hls_math.h:1200) automatically.
INFO: [XFORM 203-602] Inlining function 'sqrt_fixed<27, 14>' into 'hls::sqrt<27, 14>' (E:/xilinx/Vivado/2019.1/common/technology/autopilot\hls_math.h:1272) automatically.
INFO: [XFORM 203-602] Inlining function 'hls::log<27, 14>' into 'mabonsoc' (mabonSOC/mabonsoc.cpp:21) automatically.
INFO: [XFORM 203-602] Inlining function 'hls::sqrt<27, 14>' into 'mabonsoc' (mabonSOC/mabonsoc.cpp:56) automatically.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock to (E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_sqrt_apfixed.h:372:1) in function 'sqrt_fixed<28, 15>'... converting 111 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (mabonSOC/mabonsoc.cpp:52:27) to (mabonSOC/mabonsoc.cpp:52:22) in function 'mabonsoc'... converting 25 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_log_apfixed.h:727:44) to (E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_log_apfixed.h:747:17) in function 'log_apfixed_reduce::log<28, 15>'... converting 29 basic blocks.
INFO: [XFORM 203-11] Balancing expressions in function 'log_apfixed_reduce::log<28, 15>' (E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_log_apfixed.h:178:90)...3 expression(s) balanced.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:06 ; elapsed = 00:00:57 . Memory (MB): peak = 409.523 ; gain = 318.148
WARNING: [XFORM 203-631] Renaming function 'log_apfixed_reduce::log<28, 15>' to 'log<28, 15>' (E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_log_apfixed.h:178:90)
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:08 ; elapsed = 00:00:59 . Memory (MB): peak = 439.297 ; gain = 347.922
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'mabonsoc' ...
WARNING: [SYN 201-103] Legalizing function name 'log<28, 15>' to 'log_28_15_s'.
WARNING: [SYN 201-103] Legalizing function name 'sqrt_fixed<28, 15>' to 'sqrt_fixed_28_15_s'.
WARNING: [SYN 201-107] Renaming port name 'mabonsoc/Out' to 'mabonsoc/Out_r' to avoid the conflict with HDL keywords or other object names.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'log_28_15_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'log<28, 15>'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 7.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 59.062 seconds; current allocated memory: 375.388 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.336 seconds; current allocated memory: 376.582 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'sqrt_fixed_28_15_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'sqrt_fixed<28, 15>'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 11.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.731 seconds; current allocated memory: 377.701 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.434 seconds; current allocated memory: 379.219 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'mabonsoc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'L0'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 36.
INFO: [SCHED 204-61] Pipelining loop 'L2'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.986 seconds; current allocated memory: 381.189 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 1.574 seconds; current allocated memory: 386.934 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'log_28_15_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'log_28_15_s_log_apfixed_reduce_3' to 'log_28_15_s_log_abkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'log_28_15_s_log_apfixed_reduce_2' to 'log_28_15_s_log_acud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'log_28_15_s_log_apfixed_reduce_s' to 'log_28_15_s_log_adEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'mabonsoc_mac_mulsub_24ns_4ns_29ns_29_1_1' to 'mabonsoc_mac_mulseOg' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'mabonsoc_mac_mulseOg': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'log_28_15_s'.
INFO: [HLS 200-111]  Elapsed time: 2.987 seconds; current allocated memory: 391.648 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'sqrt_fixed_28_15_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'sqrt_fixed_28_15_s'.
INFO: [HLS 200-111]  Elapsed time: 1.128 seconds; current allocated memory: 394.941 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'mabonsoc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'mabonsoc/Out_r' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mabonsoc/reward' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'mabonsoc' to 's_axilite & ap_ctrl_hs'.
WARNING: [RTGEN 206-101] Register 'Index_V' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'X_V_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'X_V_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'X_V_2' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'X_V_3' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'X_V_4' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'X_V_5' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'X_V_6' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'X_V_7' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'X_V_8' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'X_V_9' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'X_V_10' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'X_V_11' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'X_V_12' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'X_V_13' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'X_V_14' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'X_V_15' is power-on initialization.
WARNING: [RTGEN 206-101] Register 't_V' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'T_V_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'T_V_8' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'T_V_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'T_V_9' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'T_V_2' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'T_V_10' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'T_V_3' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'T_V_11' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'T_V_4' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'T_V_12' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'T_V_5' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'T_V_13' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'T_V_6' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'T_V_14' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'T_V_7' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'T_V_15' is power-on initialization.
INFO: [RTGEN 206-100] Bundling port 'return', 'Out_r' and 'reward' to AXI-Lite port BUS_A.
INFO: [SYN 201-210] Renamed object name 'mabonsoc_mux_164_14_1_1' to 'mabonsoc_mux_164_fYi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'mabonsoc_sdiv_32ns_15ns_32_36_1' to 'mabonsoc_sdiv_32ng8j' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'mabonsoc_udiv_18ns_14ns_18_22_1' to 'mabonsoc_udiv_18nhbi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'mabonsoc_mux_164_15_1_1' to 'mabonsoc_mux_164_ibs' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'mabonsoc_mux_164_fYi': 34 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mabonsoc_mux_164_ibs': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mabonsoc_sdiv_32ng8j': 8 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mabonsoc_udiv_18nhbi': 8 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'mabonsoc'.
INFO: [HLS 200-111]  Elapsed time: 2.404 seconds; current allocated memory: 403.095 MB.
INFO: [RTMG 210-279] Implementing memory 'log_28_15_s_log_abkb_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'log_28_15_s_log_acud_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'log_28_15_s_log_adEe_rom' using distributed ROMs.
INFO: [RTMG 210-282] Generating pipelined core: 'mabonsoc_sdiv_32ng8j_div'
INFO: [RTMG 210-282] Generating pipelined core: 'mabonsoc_udiv_18nhbi_div'
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:21 ; elapsed = 00:01:15 . Memory (MB): peak = 504.063 ; gain = 412.688
INFO: [VHDL 208-304] Generating VHDL RTL for mabonsoc.
INFO: [VLOG 209-307] Generating Verilog RTL for mabonsoc.
INFO: [HLS 200-112] Total elapsed time: 75.155 seconds; peak allocated memory: 403.095 MB.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg484-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'mabonSOC/mabonsoc.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:01 ; elapsed = 00:00:50 . Memory (MB): peak = 178.809 ; gain = 87.465
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:01 ; elapsed = 00:00:50 . Memory (MB): peak = 178.809 ; gain = 87.465
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:03 ; elapsed = 00:00:54 . Memory (MB): peak = 257.789 ; gain = 166.445
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'log_apfixed_reduce::range_reduce<ap_fixed<29, 7, (ap_q_mode)5, (ap_o_mode)3, 0>, 4, 4, 24, 15>' into 'log_apfixed_reduce::log_traits<2>::range_reduction<24>' (E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_log_apfixed.h:252) automatically.
INFO: [XFORM 203-602] Inlining function 'log_apfixed_reduce::log_traits<2>::range_reduction<24>' into 'log_apfixed_reduce::log<28, 15>' (E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_log_apfixed.h:771) automatically.
INFO: [XFORM 203-602] Inlining function 'log_apfixed_reduce::log<27, 14>' into 'hls::log<27, 14>' (E:/xilinx/Vivado/2019.1/common/technology/autopilot\hls_math.h:1200) automatically.
INFO: [XFORM 203-602] Inlining function 'sqrt_fixed<27, 14>' into 'hls::sqrt<27, 14>' (E:/xilinx/Vivado/2019.1/common/technology/autopilot\hls_math.h:1272) automatically.
INFO: [XFORM 203-602] Inlining function 'hls::log<27, 14>' into 'mabonsoc' (mabonSOC/mabonsoc.cpp:21) automatically.
INFO: [XFORM 203-602] Inlining function 'hls::sqrt<27, 14>' into 'mabonsoc' (mabonSOC/mabonsoc.cpp:56) automatically.
WARNING: [SYNCHK 200-23] E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_sqrt_apfixed.h:272: variable-indexed range selection may cause suboptimal QoR.
INFO: [SYNCHK 200-10] 0 error(s), 1 warning(s).
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:04 ; elapsed = 00:00:54 . Memory (MB): peak = 313.809 ; gain = 222.465
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'sqrt_fixed<28, 15>' (E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_sqrt_apfixed.h:44:36).
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'log_apfixed_reduce::log<28, 15>' (E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_log_apfixed.h:500:9).
INFO: [HLS 200-489] Unrolling loop 'Loop-1' (E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_sqrt_apfixed.h:267) in function 'sqrt_fixed<28, 15>' completely with a factor of 8.
INFO: [HLS 200-489] Unrolling loop 'Loop-2' (E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_sqrt_apfixed.h:295) in function 'sqrt_fixed<28, 15>' completely with a factor of 14.
INFO: [HLS 200-489] Unrolling loop 'L0' (mabonSOC/mabonsoc.cpp:52) in function 'mabonsoc' completely with a factor of 2.
INFO: [HLS 200-489] Unrolling loop 'L1' (mabonSOC/mabonsoc.cpp:54) in function 'mabonsoc' completely with a factor of 8.
INFO: [HLS 200-489] Unrolling loop 'Loop-1' (E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_log_apfixed.h:729) in function 'log_apfixed_reduce::log<28, 15>' completely with a factor of 28.
INFO: [XFORM 203-101] Partitioning array 'UCB.V' (mabonSOC/mabonsoc.cpp:8) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'T.V'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'X.V'  in dimension 1 completely.
INFO: [XFORM 203-602] Inlining function 'log_apfixed_reduce::range_reduce<ap_fixed<29, 7, (ap_q_mode)5, (ap_o_mode)3, 0>, 4, 4, 24, 15>' into 'log_apfixed_reduce::log_traits<2>::range_reduction<24>' (E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_log_apfixed.h:252) automatically.
INFO: [XFORM 203-602] Inlining function 'log_apfixed_reduce::log_traits<2>::range_reduction<24>' into 'log_apfixed_reduce::log<28, 15>' (E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_log_apfixed.h:771) automatically.
INFO: [XFORM 203-602] Inlining function 'log_apfixed_reduce::log<27, 14>' into 'hls::log<27, 14>' (E:/xilinx/Vivado/2019.1/common/technology/autopilot\hls_math.h:1200) automatically.
INFO: [XFORM 203-602] Inlining function 'sqrt_fixed<27, 14>' into 'hls::sqrt<27, 14>' (E:/xilinx/Vivado/2019.1/common/technology/autopilot\hls_math.h:1272) automatically.
INFO: [XFORM 203-602] Inlining function 'hls::log<27, 14>' into 'mabonsoc' (mabonSOC/mabonsoc.cpp:21) automatically.
INFO: [XFORM 203-602] Inlining function 'hls::sqrt<27, 14>' into 'mabonsoc' (mabonSOC/mabonsoc.cpp:56) automatically.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock to (E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_sqrt_apfixed.h:372:1) in function 'sqrt_fixed<28, 15>'... converting 111 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_log_apfixed.h:727:44) to (E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_log_apfixed.h:747:17) in function 'log_apfixed_reduce::log<28, 15>'... converting 29 basic blocks.
INFO: [XFORM 203-11] Balancing expressions in function 'log_apfixed_reduce::log<28, 15>' (E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_log_apfixed.h:178:90)...3 expression(s) balanced.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:06 ; elapsed = 00:00:57 . Memory (MB): peak = 410.504 ; gain = 319.160
WARNING: [XFORM 203-631] Renaming function 'log_apfixed_reduce::log<28, 15>' to 'log<28, 15>' (E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_log_apfixed.h:178:90)
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:08 ; elapsed = 00:00:59 . Memory (MB): peak = 439.355 ; gain = 348.012
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'mabonsoc' ...
WARNING: [SYN 201-103] Legalizing function name 'log<28, 15>' to 'log_28_15_s'.
WARNING: [SYN 201-103] Legalizing function name 'sqrt_fixed<28, 15>' to 'sqrt_fixed_28_15_s'.
WARNING: [SYN 201-107] Renaming port name 'mabonsoc/Out' to 'mabonsoc/Out_r' to avoid the conflict with HDL keywords or other object names.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'log_28_15_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'log<28, 15>'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 7.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 59.378 seconds; current allocated memory: 375.256 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.331 seconds; current allocated memory: 376.448 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'sqrt_fixed_28_15_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'sqrt_fixed<28, 15>'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 11.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.733 seconds; current allocated memory: 377.570 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.426 seconds; current allocated memory: 379.088 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'mabonsoc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'L2'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 1.601 seconds; current allocated memory: 381.502 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 2.468 seconds; current allocated memory: 388.501 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'log_28_15_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'log_28_15_s_log_apfixed_reduce_3' to 'log_28_15_s_log_abkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'log_28_15_s_log_apfixed_reduce_2' to 'log_28_15_s_log_acud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'log_28_15_s_log_apfixed_reduce_s' to 'log_28_15_s_log_adEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'mabonsoc_mac_mulsub_24ns_4ns_29ns_29_1_1' to 'mabonsoc_mac_mulseOg' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'mabonsoc_mac_mulseOg': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'log_28_15_s'.
INFO: [HLS 200-111]  Elapsed time: 5.219 seconds; current allocated memory: 395.532 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'sqrt_fixed_28_15_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'sqrt_fixed_28_15_s'.
INFO: [HLS 200-111]  Elapsed time: 1.131 seconds; current allocated memory: 398.745 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'mabonsoc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'mabonsoc/Out_r' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mabonsoc/reward' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'mabonsoc' to 's_axilite & ap_ctrl_hs'.
WARNING: [RTGEN 206-101] Register 'Index_V' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'X_V_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'X_V_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'X_V_2' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'X_V_3' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'X_V_4' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'X_V_5' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'X_V_6' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'X_V_7' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'X_V_8' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'X_V_9' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'X_V_10' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'X_V_11' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'X_V_12' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'X_V_13' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'X_V_14' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'X_V_15' is power-on initialization.
WARNING: [RTGEN 206-101] Register 't_V' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'T_V_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'T_V_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'T_V_2' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'T_V_3' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'T_V_4' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'T_V_5' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'T_V_6' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'T_V_7' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'T_V_8' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'T_V_9' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'T_V_10' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'T_V_11' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'T_V_12' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'T_V_13' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'T_V_14' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'T_V_15' is power-on initialization.
INFO: [RTGEN 206-100] Bundling port 'return', 'Out_r' and 'reward' to AXI-Lite port BUS_A.
INFO: [SYN 201-210] Renamed object name 'mabonsoc_mux_164_14_1_1' to 'mabonsoc_mux_164_fYi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'mabonsoc_sdiv_32ns_15ns_32_36_seq_1' to 'mabonsoc_sdiv_32ng8j' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'mabonsoc_udiv_18ns_14ns_18_22_seq_1' to 'mabonsoc_udiv_18nhbi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'mabonsoc_mux_164_15_1_1' to 'mabonsoc_mux_164_ibs' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'mabonsoc_mux_164_fYi': 34 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mabonsoc_mux_164_ibs': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mabonsoc_sdiv_32ng8j': 16 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mabonsoc_udiv_18nhbi': 16 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'mabonsoc'.
INFO: [HLS 200-111]  Elapsed time: 2.398 seconds; current allocated memory: 405.894 MB.
INFO: [RTMG 210-279] Implementing memory 'log_28_15_s_log_abkb_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'log_28_15_s_log_acud_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'log_28_15_s_log_adEe_rom' using distributed ROMs.
INFO: [RTMG 210-282] Generating pipelined core: 'mabonsoc_sdiv_32ng8j_div'
INFO: [RTMG 210-282] Generating pipelined core: 'mabonsoc_udiv_18nhbi_div'
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:26 ; elapsed = 00:01:21 . Memory (MB): peak = 511.730 ; gain = 420.387
INFO: [VHDL 208-304] Generating VHDL RTL for mabonsoc.
INFO: [VLOG 209-307] Generating Verilog RTL for mabonsoc.
INFO: [HLS 200-112] Total elapsed time: 81.435 seconds; peak allocated memory: 405.894 MB.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg484-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'mabonSOC/mabonsoc.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:01 ; elapsed = 00:00:51 . Memory (MB): peak = 178.594 ; gain = 87.242
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:01 ; elapsed = 00:00:51 . Memory (MB): peak = 178.594 ; gain = 87.242
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:03 ; elapsed = 00:00:54 . Memory (MB): peak = 256.660 ; gain = 165.309
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'log_apfixed_reduce::range_reduce<ap_fixed<29, 7, (ap_q_mode)5, (ap_o_mode)3, 0>, 4, 4, 24, 15>' into 'log_apfixed_reduce::log_traits<2>::range_reduction<24>' (E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_log_apfixed.h:252) automatically.
INFO: [XFORM 203-602] Inlining function 'log_apfixed_reduce::log_traits<2>::range_reduction<24>' into 'log_apfixed_reduce::log<28, 15>' (E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_log_apfixed.h:771) automatically.
INFO: [XFORM 203-602] Inlining function 'log_apfixed_reduce::log<27, 14>' into 'hls::log<27, 14>' (E:/xilinx/Vivado/2019.1/common/technology/autopilot\hls_math.h:1200) automatically.
INFO: [XFORM 203-602] Inlining function 'sqrt_fixed<27, 14>' into 'hls::sqrt<27, 14>' (E:/xilinx/Vivado/2019.1/common/technology/autopilot\hls_math.h:1272) automatically.
INFO: [XFORM 203-602] Inlining function 'hls::log<27, 14>' into 'mabonsoc' (mabonSOC/mabonsoc.cpp:21) automatically.
INFO: [XFORM 203-602] Inlining function 'hls::sqrt<27, 14>' into 'mabonsoc' (mabonSOC/mabonsoc.cpp:56) automatically.
WARNING: [SYNCHK 200-23] E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_sqrt_apfixed.h:272: variable-indexed range selection may cause suboptimal QoR.
INFO: [SYNCHK 200-10] 0 error(s), 1 warning(s).
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:04 ; elapsed = 00:00:55 . Memory (MB): peak = 314.211 ; gain = 222.859
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'sqrt_fixed<28, 15>' (E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_sqrt_apfixed.h:44:36).
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'L0' (mabonSOC/mabonsoc.cpp:52) in function 'mabonsoc' for pipelining.
WARNING: [XFORM 203-505] Ignored pipeline directive for loop 'L1' (mabonSOC/mabonsoc.cpp:54) because its parent loop or function is pipelined.
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'log_apfixed_reduce::log<28, 15>' (E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_log_apfixed.h:500:9).
INFO: [HLS 200-489] Unrolling loop 'Loop-1' (E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_sqrt_apfixed.h:267) in function 'sqrt_fixed<28, 15>' completely with a factor of 8.
INFO: [HLS 200-489] Unrolling loop 'Loop-2' (E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_sqrt_apfixed.h:295) in function 'sqrt_fixed<28, 15>' completely with a factor of 14.
INFO: [HLS 200-489] Unrolling loop 'L1' (mabonSOC/mabonsoc.cpp:54) in function 'mabonsoc' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'Loop-1' (E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_log_apfixed.h:729) in function 'log_apfixed_reduce::log<28, 15>' completely with a factor of 28.
INFO: [XFORM 203-101] Partitioning array 'UCB.V' (mabonSOC/mabonsoc.cpp:8) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'T.V'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'X.V'  in dimension 1 completely.
INFO: [XFORM 203-602] Inlining function 'log_apfixed_reduce::range_reduce<ap_fixed<29, 7, (ap_q_mode)5, (ap_o_mode)3, 0>, 4, 4, 24, 15>' into 'log_apfixed_reduce::log_traits<2>::range_reduction<24>' (E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_log_apfixed.h:252) automatically.
INFO: [XFORM 203-602] Inlining function 'log_apfixed_reduce::log_traits<2>::range_reduction<24>' into 'log_apfixed_reduce::log<28, 15>' (E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_log_apfixed.h:771) automatically.
INFO: [XFORM 203-602] Inlining function 'log_apfixed_reduce::log<27, 14>' into 'hls::log<27, 14>' (E:/xilinx/Vivado/2019.1/common/technology/autopilot\hls_math.h:1200) automatically.
INFO: [XFORM 203-602] Inlining function 'sqrt_fixed<27, 14>' into 'hls::sqrt<27, 14>' (E:/xilinx/Vivado/2019.1/common/technology/autopilot\hls_math.h:1272) automatically.
INFO: [XFORM 203-602] Inlining function 'hls::log<27, 14>' into 'mabonsoc' (mabonSOC/mabonsoc.cpp:21) automatically.
INFO: [XFORM 203-602] Inlining function 'hls::sqrt<27, 14>' into 'mabonsoc' (mabonSOC/mabonsoc.cpp:56) automatically.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock to (E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_sqrt_apfixed.h:372:1) in function 'sqrt_fixed<28, 15>'... converting 111 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_log_apfixed.h:727:44) to (E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_log_apfixed.h:747:17) in function 'log_apfixed_reduce::log<28, 15>'... converting 29 basic blocks.
INFO: [XFORM 203-11] Balancing expressions in function 'log_apfixed_reduce::log<28, 15>' (E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_log_apfixed.h:178:90)...3 expression(s) balanced.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:06 ; elapsed = 00:00:57 . Memory (MB): peak = 409.305 ; gain = 317.953
WARNING: [XFORM 203-631] Renaming function 'log_apfixed_reduce::log<28, 15>' to 'log<28, 15>' (E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_log_apfixed.h:178:90)
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:08 ; elapsed = 00:00:59 . Memory (MB): peak = 439.277 ; gain = 347.926
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'mabonsoc' ...
WARNING: [SYN 201-103] Legalizing function name 'log<28, 15>' to 'log_28_15_s'.
WARNING: [SYN 201-103] Legalizing function name 'sqrt_fixed<28, 15>' to 'sqrt_fixed_28_15_s'.
WARNING: [SYN 201-107] Renaming port name 'mabonsoc/Out' to 'mabonsoc/Out_r' to avoid the conflict with HDL keywords or other object names.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'log_28_15_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'log<28, 15>'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 7.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 59.473 seconds; current allocated memory: 375.736 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.337 seconds; current allocated memory: 376.931 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'sqrt_fixed_28_15_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'sqrt_fixed<28, 15>'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 11.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.746 seconds; current allocated memory: 378.052 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.427 seconds; current allocated memory: 379.570 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'mabonsoc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'L0'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 36.
INFO: [SCHED 204-61] Pipelining loop 'L2'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 1.697 seconds; current allocated memory: 381.503 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 1.159 seconds; current allocated memory: 386.625 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'log_28_15_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'log_28_15_s_log_apfixed_reduce_3' to 'log_28_15_s_log_abkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'log_28_15_s_log_apfixed_reduce_2' to 'log_28_15_s_log_acud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'log_28_15_s_log_apfixed_reduce_s' to 'log_28_15_s_log_adEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'mabonsoc_mac_mulsub_24ns_4ns_29ns_29_1_1' to 'mabonsoc_mac_mulseOg' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'mabonsoc_mac_mulseOg': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'log_28_15_s'.
INFO: [HLS 200-111]  Elapsed time: 1.88 seconds; current allocated memory: 390.105 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'sqrt_fixed_28_15_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'sqrt_fixed_28_15_s'.
INFO: [HLS 200-111]  Elapsed time: 1.146 seconds; current allocated memory: 393.388 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'mabonsoc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'mabonsoc/Out_r' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mabonsoc/reward' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'mabonsoc' to 's_axilite & ap_ctrl_hs'.
WARNING: [RTGEN 206-101] Register 'Index_V' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'X_V_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'X_V_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'X_V_2' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'X_V_3' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'X_V_4' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'X_V_5' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'X_V_6' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'X_V_7' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'X_V_8' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'X_V_9' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'X_V_10' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'X_V_11' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'X_V_12' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'X_V_13' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'X_V_14' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'X_V_15' is power-on initialization.
WARNING: [RTGEN 206-101] Register 't_V' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'T_V_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'T_V_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'T_V_2' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'T_V_3' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'T_V_4' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'T_V_5' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'T_V_6' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'T_V_7' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'T_V_8' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'T_V_9' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'T_V_10' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'T_V_11' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'T_V_12' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'T_V_13' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'T_V_14' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'T_V_15' is power-on initialization.
INFO: [RTGEN 206-100] Bundling port 'return', 'Out_r' and 'reward' to AXI-Lite port BUS_A.
INFO: [SYN 201-210] Renamed object name 'mabonsoc_mux_164_14_1_1' to 'mabonsoc_mux_164_fYi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'mabonsoc_mux_42_14_1_1' to 'mabonsoc_mux_42_1g8j' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'mabonsoc_sdiv_32ns_15ns_32_36_1' to 'mabonsoc_sdiv_32nhbi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'mabonsoc_udiv_18ns_14ns_18_22_1' to 'mabonsoc_udiv_18nibs' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'mabonsoc_mux_164_15_1_1' to 'mabonsoc_mux_164_jbC' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'mabonsoc_mux_164_fYi': 34 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mabonsoc_mux_164_jbC': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mabonsoc_mux_42_1g8j': 39 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mabonsoc_sdiv_32nhbi': 4 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mabonsoc_udiv_18nibs': 4 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'mabonsoc'.
INFO: [HLS 200-111]  Elapsed time: 2.522 seconds; current allocated memory: 401.198 MB.
INFO: [RTMG 210-279] Implementing memory 'log_28_15_s_log_abkb_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'log_28_15_s_log_acud_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'log_28_15_s_log_adEe_rom' using distributed ROMs.
INFO: [RTMG 210-282] Generating pipelined core: 'mabonsoc_sdiv_32nhbi_div'
INFO: [RTMG 210-282] Generating pipelined core: 'mabonsoc_udiv_18nibs_div'
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:19 ; elapsed = 00:01:14 . Memory (MB): peak = 501.625 ; gain = 410.273
INFO: [VHDL 208-304] Generating VHDL RTL for mabonsoc.
INFO: [VLOG 209-307] Generating Verilog RTL for mabonsoc.
INFO: [HLS 200-112] Total elapsed time: 73.888 seconds; peak allocated memory: 401.198 MB.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg484-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'mabonSOC/mabonsoc.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:01 ; elapsed = 00:00:50 . Memory (MB): peak = 178.781 ; gain = 87.430
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:01 ; elapsed = 00:00:50 . Memory (MB): peak = 178.781 ; gain = 87.430
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:03 ; elapsed = 00:00:54 . Memory (MB): peak = 257.359 ; gain = 166.008
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'log_apfixed_reduce::range_reduce<ap_fixed<29, 7, (ap_q_mode)5, (ap_o_mode)3, 0>, 4, 4, 24, 15>' into 'log_apfixed_reduce::log_traits<2>::range_reduction<24>' (E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_log_apfixed.h:252) automatically.
INFO: [XFORM 203-602] Inlining function 'log_apfixed_reduce::log_traits<2>::range_reduction<24>' into 'log_apfixed_reduce::log<28, 15>' (E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_log_apfixed.h:771) automatically.
INFO: [XFORM 203-602] Inlining function 'log_apfixed_reduce::log<27, 14>' into 'hls::log<27, 14>' (E:/xilinx/Vivado/2019.1/common/technology/autopilot\hls_math.h:1200) automatically.
INFO: [XFORM 203-602] Inlining function 'sqrt_fixed<27, 14>' into 'hls::sqrt<27, 14>' (E:/xilinx/Vivado/2019.1/common/technology/autopilot\hls_math.h:1272) automatically.
INFO: [XFORM 203-602] Inlining function 'hls::log<27, 14>' into 'mabonsoc' (mabonSOC/mabonsoc.cpp:21) automatically.
INFO: [XFORM 203-602] Inlining function 'hls::sqrt<27, 14>' into 'mabonsoc' (mabonSOC/mabonsoc.cpp:46) automatically.
WARNING: [SYNCHK 200-23] E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_sqrt_apfixed.h:272: variable-indexed range selection may cause suboptimal QoR.
INFO: [SYNCHK 200-10] 0 error(s), 1 warning(s).
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:04 ; elapsed = 00:00:54 . Memory (MB): peak = 314.500 ; gain = 223.148
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'sqrt_fixed<28, 15>' (E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_sqrt_apfixed.h:44:36).
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'log_apfixed_reduce::log<28, 15>' (E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_log_apfixed.h:500:9).
INFO: [HLS 200-489] Unrolling loop 'Loop-1' (E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_sqrt_apfixed.h:267) in function 'sqrt_fixed<28, 15>' completely with a factor of 8.
INFO: [HLS 200-489] Unrolling loop 'Loop-2' (E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_sqrt_apfixed.h:295) in function 'sqrt_fixed<28, 15>' completely with a factor of 14.
INFO: [XFORM 203-501] Unrolling loop 'L1' (mabonSOC/mabonsoc.cpp:43) in function 'mabonsoc' partially with a factor of 8.
INFO: [HLS 200-489] Unrolling loop 'Loop-1' (E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_log_apfixed.h:729) in function 'log_apfixed_reduce::log<28, 15>' completely with a factor of 28.
INFO: [XFORM 203-101] Partitioning array 'UCB.V' (mabonSOC/mabonsoc.cpp:8) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'T.V'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'X.V'  in dimension 1 completely.
INFO: [XFORM 203-602] Inlining function 'log_apfixed_reduce::range_reduce<ap_fixed<29, 7, (ap_q_mode)5, (ap_o_mode)3, 0>, 4, 4, 24, 15>' into 'log_apfixed_reduce::log_traits<2>::range_reduction<24>' (E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_log_apfixed.h:252) automatically.
INFO: [XFORM 203-602] Inlining function 'log_apfixed_reduce::log_traits<2>::range_reduction<24>' into 'log_apfixed_reduce::log<28, 15>' (E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_log_apfixed.h:771) automatically.
INFO: [XFORM 203-602] Inlining function 'log_apfixed_reduce::log<27, 14>' into 'hls::log<27, 14>' (E:/xilinx/Vivado/2019.1/common/technology/autopilot\hls_math.h:1200) automatically.
INFO: [XFORM 203-602] Inlining function 'sqrt_fixed<27, 14>' into 'hls::sqrt<27, 14>' (E:/xilinx/Vivado/2019.1/common/technology/autopilot\hls_math.h:1272) automatically.
INFO: [XFORM 203-602] Inlining function 'hls::log<27, 14>' into 'mabonsoc' (mabonSOC/mabonsoc.cpp:21) automatically.
INFO: [XFORM 203-602] Inlining function 'hls::sqrt<27, 14>' into 'mabonsoc' (mabonSOC/mabonsoc.cpp:46) automatically.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock to (E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_sqrt_apfixed.h:372:1) in function 'sqrt_fixed<28, 15>'... converting 111 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (mabonSOC/mabonsoc.cpp:43:28) to (mabonSOC/mabonsoc.cpp:43:23) in function 'mabonsoc'... converting 25 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_log_apfixed.h:727:44) to (E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_log_apfixed.h:747:17) in function 'log_apfixed_reduce::log<28, 15>'... converting 29 basic blocks.
INFO: [XFORM 203-11] Balancing expressions in function 'log_apfixed_reduce::log<28, 15>' (E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_log_apfixed.h:178:90)...3 expression(s) balanced.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:06 ; elapsed = 00:00:57 . Memory (MB): peak = 408.770 ; gain = 317.418
WARNING: [XFORM 203-631] Renaming function 'log_apfixed_reduce::log<28, 15>' to 'log<28, 15>' (E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_log_apfixed.h:178:90)
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:08 ; elapsed = 00:00:59 . Memory (MB): peak = 438.996 ; gain = 347.645
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'mabonsoc' ...
WARNING: [SYN 201-103] Legalizing function name 'log<28, 15>' to 'log_28_15_s'.
WARNING: [SYN 201-103] Legalizing function name 'sqrt_fixed<28, 15>' to 'sqrt_fixed_28_15_s'.
WARNING: [SYN 201-107] Renaming port name 'mabonsoc/Out' to 'mabonsoc/Out_r' to avoid the conflict with HDL keywords or other object names.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'log_28_15_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'log<28, 15>'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 7.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 59.304 seconds; current allocated memory: 375.329 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.332 seconds; current allocated memory: 376.523 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'sqrt_fixed_28_15_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'sqrt_fixed<28, 15>'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 11.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.734 seconds; current allocated memory: 377.645 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.42 seconds; current allocated memory: 379.163 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'mabonsoc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'L1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 36.
INFO: [SCHED 204-61] Pipelining loop 'L2'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.987 seconds; current allocated memory: 381.145 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 1.595 seconds; current allocated memory: 386.869 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'log_28_15_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'log_28_15_s_log_apfixed_reduce_3' to 'log_28_15_s_log_abkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'log_28_15_s_log_apfixed_reduce_2' to 'log_28_15_s_log_acud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'log_28_15_s_log_apfixed_reduce_s' to 'log_28_15_s_log_adEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'mabonsoc_mac_mulsub_24ns_4ns_29ns_29_1_1' to 'mabonsoc_mac_mulseOg' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'mabonsoc_mac_mulseOg': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'log_28_15_s'.
INFO: [HLS 200-111]  Elapsed time: 3.088 seconds; current allocated memory: 391.584 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'sqrt_fixed_28_15_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'sqrt_fixed_28_15_s'.
INFO: [HLS 200-111]  Elapsed time: 1.123 seconds; current allocated memory: 394.876 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'mabonsoc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'mabonsoc/Out_r' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mabonsoc/reward' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'mabonsoc' to 's_axilite & ap_ctrl_hs'.
WARNING: [RTGEN 206-101] Register 'Index_V' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'X_V_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'X_V_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'X_V_2' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'X_V_3' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'X_V_4' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'X_V_5' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'X_V_6' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'X_V_7' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'X_V_8' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'X_V_9' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'X_V_10' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'X_V_11' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'X_V_12' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'X_V_13' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'X_V_14' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'X_V_15' is power-on initialization.
WARNING: [RTGEN 206-101] Register 't_V' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'T_V_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'T_V_8' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'T_V_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'T_V_9' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'T_V_2' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'T_V_10' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'T_V_3' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'T_V_11' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'T_V_4' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'T_V_12' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'T_V_5' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'T_V_13' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'T_V_6' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'T_V_14' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'T_V_7' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'T_V_15' is power-on initialization.
INFO: [RTGEN 206-100] Bundling port 'return', 'Out_r' and 'reward' to AXI-Lite port BUS_A.
INFO: [SYN 201-210] Renamed object name 'mabonsoc_mux_164_14_1_1' to 'mabonsoc_mux_164_fYi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'mabonsoc_sdiv_32ns_15ns_32_36_1' to 'mabonsoc_sdiv_32ng8j' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'mabonsoc_udiv_18ns_14ns_18_22_1' to 'mabonsoc_udiv_18nhbi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'mabonsoc_mux_164_15_1_1' to 'mabonsoc_mux_164_ibs' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'mabonsoc_mux_164_fYi': 34 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mabonsoc_mux_164_ibs': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mabonsoc_sdiv_32ng8j': 8 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mabonsoc_udiv_18nhbi': 8 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'mabonsoc'.
INFO: [HLS 200-111]  Elapsed time: 2.552 seconds; current allocated memory: 403.024 MB.
INFO: [RTMG 210-279] Implementing memory 'log_28_15_s_log_abkb_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'log_28_15_s_log_acud_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'log_28_15_s_log_adEe_rom' using distributed ROMs.
INFO: [RTMG 210-282] Generating pipelined core: 'mabonsoc_sdiv_32ng8j_div'
INFO: [RTMG 210-282] Generating pipelined core: 'mabonsoc_udiv_18nhbi_div'
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:21 ; elapsed = 00:01:16 . Memory (MB): peak = 504.559 ; gain = 413.207
INFO: [VHDL 208-304] Generating VHDL RTL for mabonsoc.
INFO: [VLOG 209-307] Generating Verilog RTL for mabonsoc.
INFO: [HLS 200-112] Total elapsed time: 75.835 seconds; peak allocated memory: 403.024 MB.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg484-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'mabonSOC/mabonsoc.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:01 ; elapsed = 00:00:50 . Memory (MB): peak = 178.527 ; gain = 87.156
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:01 ; elapsed = 00:00:50 . Memory (MB): peak = 178.527 ; gain = 87.156
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:03 ; elapsed = 00:00:53 . Memory (MB): peak = 257.426 ; gain = 166.055
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'log_apfixed_reduce::range_reduce<ap_fixed<29, 7, (ap_q_mode)5, (ap_o_mode)3, 0>, 4, 4, 24, 15>' into 'log_apfixed_reduce::log_traits<2>::range_reduction<24>' (E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_log_apfixed.h:252) automatically.
INFO: [XFORM 203-602] Inlining function 'log_apfixed_reduce::log_traits<2>::range_reduction<24>' into 'log_apfixed_reduce::log<28, 15>' (E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_log_apfixed.h:771) automatically.
INFO: [XFORM 203-602] Inlining function 'log_apfixed_reduce::log<27, 14>' into 'hls::log<27, 14>' (E:/xilinx/Vivado/2019.1/common/technology/autopilot\hls_math.h:1200) automatically.
INFO: [XFORM 203-602] Inlining function 'sqrt_fixed<27, 14>' into 'hls::sqrt<27, 14>' (E:/xilinx/Vivado/2019.1/common/technology/autopilot\hls_math.h:1272) automatically.
INFO: [XFORM 203-602] Inlining function 'hls::log<27, 14>' into 'mabonsoc' (mabonSOC/mabonsoc.cpp:21) automatically.
INFO: [XFORM 203-602] Inlining function 'hls::sqrt<27, 14>' into 'mabonsoc' (mabonSOC/mabonsoc.cpp:46) automatically.
WARNING: [SYNCHK 200-23] E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_sqrt_apfixed.h:272: variable-indexed range selection may cause suboptimal QoR.
INFO: [SYNCHK 200-10] 0 error(s), 1 warning(s).
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:04 ; elapsed = 00:00:54 . Memory (MB): peak = 312.184 ; gain = 220.813
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'sqrt_fixed<28, 15>' (E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_sqrt_apfixed.h:44:36).
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'log_apfixed_reduce::log<28, 15>' (E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_log_apfixed.h:500:9).
INFO: [HLS 200-489] Unrolling loop 'Loop-1' (E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_sqrt_apfixed.h:267) in function 'sqrt_fixed<28, 15>' completely with a factor of 8.
INFO: [HLS 200-489] Unrolling loop 'Loop-2' (E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_sqrt_apfixed.h:295) in function 'sqrt_fixed<28, 15>' completely with a factor of 14.
INFO: [XFORM 203-501] Unrolling loop 'L1' (mabonSOC/mabonsoc.cpp:43) in function 'mabonsoc' partially with a factor of 8.
INFO: [HLS 200-489] Unrolling loop 'Loop-1' (E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_log_apfixed.h:729) in function 'log_apfixed_reduce::log<28, 15>' completely with a factor of 28.
INFO: [XFORM 203-101] Partitioning array 'UCB.V' (mabonSOC/mabonsoc.cpp:8) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'T.V'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'X.V'  in dimension 1 completely.
INFO: [XFORM 203-602] Inlining function 'log_apfixed_reduce::range_reduce<ap_fixed<29, 7, (ap_q_mode)5, (ap_o_mode)3, 0>, 4, 4, 24, 15>' into 'log_apfixed_reduce::log_traits<2>::range_reduction<24>' (E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_log_apfixed.h:252) automatically.
INFO: [XFORM 203-602] Inlining function 'log_apfixed_reduce::log_traits<2>::range_reduction<24>' into 'log_apfixed_reduce::log<28, 15>' (E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_log_apfixed.h:771) automatically.
INFO: [XFORM 203-602] Inlining function 'log_apfixed_reduce::log<27, 14>' into 'hls::log<27, 14>' (E:/xilinx/Vivado/2019.1/common/technology/autopilot\hls_math.h:1200) automatically.
INFO: [XFORM 203-602] Inlining function 'sqrt_fixed<27, 14>' into 'hls::sqrt<27, 14>' (E:/xilinx/Vivado/2019.1/common/technology/autopilot\hls_math.h:1272) automatically.
INFO: [XFORM 203-602] Inlining function 'hls::log<27, 14>' into 'mabonsoc' (mabonSOC/mabonsoc.cpp:21) automatically.
INFO: [XFORM 203-602] Inlining function 'hls::sqrt<27, 14>' into 'mabonsoc' (mabonSOC/mabonsoc.cpp:46) automatically.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock to (E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_sqrt_apfixed.h:372:1) in function 'sqrt_fixed<28, 15>'... converting 111 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (mabonSOC/mabonsoc.cpp:43:28) to (mabonSOC/mabonsoc.cpp:49:11) in function 'mabonsoc'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (mabonSOC/mabonsoc.cpp:52:3) to (mabonSOC/mabonsoc.cpp:49:11) in function 'mabonsoc'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (mabonSOC/mabonsoc.cpp:46:28) to (mabonSOC/mabonsoc.cpp:49:11) in function 'mabonsoc'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (mabonSOC/mabonsoc.cpp:46:28) to (mabonSOC/mabonsoc.cpp:49:11) in function 'mabonsoc'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (mabonSOC/mabonsoc.cpp:46:28) to (mabonSOC/mabonsoc.cpp:49:11) in function 'mabonsoc'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (mabonSOC/mabonsoc.cpp:46:28) to (mabonSOC/mabonsoc.cpp:49:11) in function 'mabonsoc'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (mabonSOC/mabonsoc.cpp:46:28) to (mabonSOC/mabonsoc.cpp:49:11) in function 'mabonsoc'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (mabonSOC/mabonsoc.cpp:46:28) to (mabonSOC/mabonsoc.cpp:49:11) in function 'mabonsoc'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_log_apfixed.h:727:44) to (E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_log_apfixed.h:747:17) in function 'log_apfixed_reduce::log<28, 15>'... converting 29 basic blocks.
INFO: [XFORM 203-11] Balancing expressions in function 'log_apfixed_reduce::log<28, 15>' (E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_log_apfixed.h:178:90)...3 expression(s) balanced.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:06 ; elapsed = 00:00:57 . Memory (MB): peak = 409.320 ; gain = 317.949
WARNING: [XFORM 203-631] Renaming function 'log_apfixed_reduce::log<28, 15>' to 'log<28, 15>' (E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_log_apfixed.h:178:90)
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:08 ; elapsed = 00:00:59 . Memory (MB): peak = 440.090 ; gain = 348.719
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'mabonsoc' ...
WARNING: [SYN 201-103] Legalizing function name 'log<28, 15>' to 'log_28_15_s'.
WARNING: [SYN 201-103] Legalizing function name 'sqrt_fixed<28, 15>' to 'sqrt_fixed_28_15_s'.
WARNING: [SYN 201-107] Renaming port name 'mabonsoc/Out' to 'mabonsoc/Out_r' to avoid the conflict with HDL keywords or other object names.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'log_28_15_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'log<28, 15>'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 7.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 59.01 seconds; current allocated memory: 376.085 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.341 seconds; current allocated memory: 377.279 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'sqrt_fixed_28_15_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'sqrt_fixed<28, 15>'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 11.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.741 seconds; current allocated memory: 378.399 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.424 seconds; current allocated memory: 379.917 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'mabonsoc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'L1'.
WARNING: [SCHED 204-68] The II Violation in module 'mabonsoc' (Loop: L1): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1)
   between 'store' operation ('Index_V_write_ln50', mabonSOC/mabonsoc.cpp:50) of variable 'zext_ln301', mabonSOC/mabonsoc.cpp:50 on static variable 'Index_V' and 'load' operation ('Index_V_load_1', mabonSOC/mabonsoc.cpp:49) on static variable 'Index_V'.
WARNING: [SCHED 204-68] The II Violation in module 'mabonsoc' (Loop: L1): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1)
   between 'store' operation ('Index_V_write_ln50', mabonSOC/mabonsoc.cpp:50) of variable 'zext_ln301_1', mabonSOC/mabonsoc.cpp:50 on static variable 'Index_V' and 'load' operation ('Index_V_load_1', mabonSOC/mabonsoc.cpp:49) on static variable 'Index_V'.
WARNING: [SCHED 204-68] The II Violation in module 'mabonsoc' (Loop: L1): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1)
   between 'store' operation ('Index_V_write_ln50', mabonSOC/mabonsoc.cpp:50) of variable 'zext_ln301_2', mabonSOC/mabonsoc.cpp:50 on static variable 'Index_V' and 'load' operation ('Index_V_load_1', mabonSOC/mabonsoc.cpp:49) on static variable 'Index_V'.
WARNING: [SCHED 204-68] The II Violation in module 'mabonsoc' (Loop: L1): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1)
   between 'store' operation ('Index_V_write_ln50', mabonSOC/mabonsoc.cpp:50) of variable 'zext_ln301_3', mabonSOC/mabonsoc.cpp:50 on static variable 'Index_V' and 'load' operation ('Index_V_load_1', mabonSOC/mabonsoc.cpp:49) on static variable 'Index_V'.
WARNING: [SCHED 204-68] The II Violation in module 'mabonsoc' (Loop: L1): Unable to enforce a carried dependence constraint (II = 7, distance = 1, offset = 1)
   between 'store' operation ('Index_V_write_ln50', mabonSOC/mabonsoc.cpp:50) of variable 'zext_ln301_6', mabonSOC/mabonsoc.cpp:50 on static variable 'Index_V' and 'load' operation ('Index_V_load_1', mabonSOC/mabonsoc.cpp:49) on static variable 'Index_V'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 8, Depth = 44.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 1.156 seconds; current allocated memory: 382.125 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 1.185 seconds; current allocated memory: 387.206 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'log_28_15_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'log_28_15_s_log_apfixed_reduce_3' to 'log_28_15_s_log_abkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'log_28_15_s_log_apfixed_reduce_2' to 'log_28_15_s_log_acud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'log_28_15_s_log_apfixed_reduce_s' to 'log_28_15_s_log_adEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'mabonsoc_mac_mulsub_24ns_4ns_29ns_29_1_1' to 'mabonsoc_mac_mulseOg' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'mabonsoc_mac_mulseOg': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'log_28_15_s'.
INFO: [HLS 200-111]  Elapsed time: 1.451 seconds; current allocated memory: 389.990 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'sqrt_fixed_28_15_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'sqrt_fixed_28_15_s'.
INFO: [HLS 200-111]  Elapsed time: 1.127 seconds; current allocated memory: 393.265 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'mabonsoc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'mabonsoc/Out_r' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mabonsoc/reward' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'mabonsoc' to 's_axilite & ap_ctrl_hs'.
WARNING: [RTGEN 206-101] Register 'Index_V' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'X_V_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'X_V_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'X_V_2' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'X_V_3' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'X_V_4' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'X_V_5' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'X_V_6' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'X_V_7' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'X_V_8' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'X_V_9' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'X_V_10' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'X_V_11' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'X_V_12' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'X_V_13' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'X_V_14' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'X_V_15' is power-on initialization.
WARNING: [RTGEN 206-101] Register 't_V' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'T_V_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'T_V_9' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'T_V_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'T_V_8' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'T_V_2' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'T_V_10' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'T_V_3' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'T_V_11' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'T_V_4' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'T_V_12' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'T_V_5' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'T_V_13' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'T_V_6' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'T_V_14' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'T_V_7' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'T_V_15' is power-on initialization.
INFO: [RTGEN 206-100] Bundling port 'return', 'Out_r' and 'reward' to AXI-Lite port BUS_A.
INFO: [SYN 201-210] Renamed object name 'mabonsoc_mux_164_14_1_1' to 'mabonsoc_mux_164_fYi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'mabonsoc_sdiv_32ns_15ns_32_36_1' to 'mabonsoc_sdiv_32ng8j' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'mabonsoc_udiv_18ns_14ns_18_22_1' to 'mabonsoc_udiv_18nhbi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'mabonsoc_mux_164_15_1_1' to 'mabonsoc_mux_164_ibs' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'mabonsoc_mux_164_fYi': 34 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mabonsoc_mux_164_ibs': 8 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mabonsoc_sdiv_32ng8j': 8 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mabonsoc_udiv_18nhbi': 8 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'mabonsoc'.
INFO: [HLS 200-111]  Elapsed time: 2.385 seconds; current allocated memory: 401.309 MB.
INFO: [RTMG 210-279] Implementing memory 'log_28_15_s_log_abkb_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'log_28_15_s_log_acud_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'log_28_15_s_log_adEe_rom' using distributed ROMs.
INFO: [RTMG 210-282] Generating pipelined core: 'mabonsoc_sdiv_32ng8j_div'
INFO: [RTMG 210-282] Generating pipelined core: 'mabonsoc_udiv_18nhbi_div'
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:18 ; elapsed = 00:01:12 . Memory (MB): peak = 502.758 ; gain = 411.387
INFO: [VHDL 208-304] Generating VHDL RTL for mabonsoc.
INFO: [VLOG 209-307] Generating Verilog RTL for mabonsoc.
INFO: [HLS 200-112] Total elapsed time: 71.829 seconds; peak allocated memory: 401.309 MB.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg484-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'mabonSOC/mabonsoc.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:01 ; elapsed = 00:00:50 . Memory (MB): peak = 178.418 ; gain = 87.039
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:01 ; elapsed = 00:00:50 . Memory (MB): peak = 178.418 ; gain = 87.039
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:03 ; elapsed = 00:00:53 . Memory (MB): peak = 259.938 ; gain = 168.559
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'log_apfixed_reduce::range_reduce<ap_fixed<29, 7, (ap_q_mode)5, (ap_o_mode)3, 0>, 4, 4, 24, 15>' into 'log_apfixed_reduce::log_traits<2>::range_reduction<24>' (E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_log_apfixed.h:252) automatically.
INFO: [XFORM 203-602] Inlining function 'log_apfixed_reduce::log_traits<2>::range_reduction<24>' into 'log_apfixed_reduce::log<28, 15>' (E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_log_apfixed.h:771) automatically.
INFO: [XFORM 203-602] Inlining function 'log_apfixed_reduce::log<27, 14>' into 'hls::log<27, 14>' (E:/xilinx/Vivado/2019.1/common/technology/autopilot\hls_math.h:1200) automatically.
INFO: [XFORM 203-602] Inlining function 'sqrt_fixed<27, 14>' into 'hls::sqrt<27, 14>' (E:/xilinx/Vivado/2019.1/common/technology/autopilot\hls_math.h:1272) automatically.
INFO: [XFORM 203-602] Inlining function 'hls::log<27, 14>' into 'mabonsoc' (mabonSOC/mabonsoc.cpp:21) automatically.
INFO: [XFORM 203-602] Inlining function 'hls::sqrt<27, 14>' into 'mabonsoc' (mabonSOC/mabonsoc.cpp:46) automatically.
WARNING: [SYNCHK 200-23] E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_sqrt_apfixed.h:272: variable-indexed range selection may cause suboptimal QoR.
INFO: [SYNCHK 200-10] 0 error(s), 1 warning(s).
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:04 ; elapsed = 00:00:54 . Memory (MB): peak = 312.879 ; gain = 221.500
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'sqrt_fixed<28, 15>' (E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_sqrt_apfixed.h:44:36).
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'log_apfixed_reduce::log<28, 15>' (E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_log_apfixed.h:500:9).
INFO: [HLS 200-489] Unrolling loop 'Loop-1' (E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_sqrt_apfixed.h:267) in function 'sqrt_fixed<28, 15>' completely with a factor of 8.
INFO: [HLS 200-489] Unrolling loop 'Loop-2' (E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_sqrt_apfixed.h:295) in function 'sqrt_fixed<28, 15>' completely with a factor of 14.
INFO: [XFORM 203-501] Unrolling loop 'L1' (mabonSOC/mabonsoc.cpp:43) in function 'mabonsoc' partially with a factor of 8.
INFO: [HLS 200-489] Unrolling loop 'Loop-1' (E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_log_apfixed.h:729) in function 'log_apfixed_reduce::log<28, 15>' completely with a factor of 28.
INFO: [XFORM 203-101] Partitioning array 'UCB.V' (mabonSOC/mabonsoc.cpp:8) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'T.V'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'X.V'  in dimension 1 completely.
INFO: [XFORM 203-602] Inlining function 'log_apfixed_reduce::range_reduce<ap_fixed<29, 7, (ap_q_mode)5, (ap_o_mode)3, 0>, 4, 4, 24, 15>' into 'log_apfixed_reduce::log_traits<2>::range_reduction<24>' (E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_log_apfixed.h:252) automatically.
INFO: [XFORM 203-602] Inlining function 'log_apfixed_reduce::log_traits<2>::range_reduction<24>' into 'log_apfixed_reduce::log<28, 15>' (E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_log_apfixed.h:771) automatically.
INFO: [XFORM 203-602] Inlining function 'log_apfixed_reduce::log<27, 14>' into 'hls::log<27, 14>' (E:/xilinx/Vivado/2019.1/common/technology/autopilot\hls_math.h:1200) automatically.
INFO: [XFORM 203-602] Inlining function 'sqrt_fixed<27, 14>' into 'hls::sqrt<27, 14>' (E:/xilinx/Vivado/2019.1/common/technology/autopilot\hls_math.h:1272) automatically.
INFO: [XFORM 203-602] Inlining function 'hls::log<27, 14>' into 'mabonsoc' (mabonSOC/mabonsoc.cpp:21) automatically.
INFO: [XFORM 203-602] Inlining function 'hls::sqrt<27, 14>' into 'mabonsoc' (mabonSOC/mabonsoc.cpp:46) automatically.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock to (E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_sqrt_apfixed.h:372:1) in function 'sqrt_fixed<28, 15>'... converting 111 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (mabonSOC/mabonsoc.cpp:43:28) to (mabonSOC/mabonsoc.cpp:43:23) in function 'mabonsoc'... converting 25 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_log_apfixed.h:727:44) to (E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_log_apfixed.h:747:17) in function 'log_apfixed_reduce::log<28, 15>'... converting 29 basic blocks.
INFO: [XFORM 203-11] Balancing expressions in function 'log_apfixed_reduce::log<28, 15>' (E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_log_apfixed.h:178:90)...3 expression(s) balanced.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:06 ; elapsed = 00:00:56 . Memory (MB): peak = 409.133 ; gain = 317.754
WARNING: [XFORM 203-631] Renaming function 'log_apfixed_reduce::log<28, 15>' to 'log<28, 15>' (E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_log_apfixed.h:178:90)
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:08 ; elapsed = 00:00:58 . Memory (MB): peak = 438.672 ; gain = 347.293
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'mabonsoc' ...
WARNING: [SYN 201-103] Legalizing function name 'log<28, 15>' to 'log_28_15_s'.
WARNING: [SYN 201-103] Legalizing function name 'sqrt_fixed<28, 15>' to 'sqrt_fixed_28_15_s'.
WARNING: [SYN 201-107] Renaming port name 'mabonsoc/Out' to 'mabonsoc/Out_r' to avoid the conflict with HDL keywords or other object names.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'log_28_15_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'log<28, 15>'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 7.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 58.279 seconds; current allocated memory: 375.331 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.331 seconds; current allocated memory: 376.525 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'sqrt_fixed_28_15_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'sqrt_fixed<28, 15>'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 11.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.722 seconds; current allocated memory: 377.647 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.423 seconds; current allocated memory: 379.163 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'mabonsoc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'L1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 36.
INFO: [SCHED 204-61] Pipelining loop 'L2'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.987 seconds; current allocated memory: 381.145 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 1.581 seconds; current allocated memory: 386.870 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'log_28_15_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'log_28_15_s_log_apfixed_reduce_3' to 'log_28_15_s_log_abkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'log_28_15_s_log_apfixed_reduce_2' to 'log_28_15_s_log_acud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'log_28_15_s_log_apfixed_reduce_s' to 'log_28_15_s_log_adEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'mabonsoc_mac_mulsub_24ns_4ns_29ns_29_1_1' to 'mabonsoc_mac_mulseOg' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'mabonsoc_mac_mulseOg': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'log_28_15_s'.
INFO: [HLS 200-111]  Elapsed time: 2.986 seconds; current allocated memory: 391.584 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'sqrt_fixed_28_15_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'sqrt_fixed_28_15_s'.
INFO: [HLS 200-111]  Elapsed time: 1.117 seconds; current allocated memory: 394.877 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'mabonsoc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'mabonsoc/Out_r' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mabonsoc/reward' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'mabonsoc' to 's_axilite & ap_ctrl_hs'.
WARNING: [RTGEN 206-101] Register 'Index_V' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'X_V_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'X_V_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'X_V_2' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'X_V_3' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'X_V_4' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'X_V_5' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'X_V_6' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'X_V_7' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'X_V_8' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'X_V_9' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'X_V_10' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'X_V_11' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'X_V_12' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'X_V_13' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'X_V_14' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'X_V_15' is power-on initialization.
WARNING: [RTGEN 206-101] Register 't_V' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'T_V_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'T_V_8' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'T_V_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'T_V_9' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'T_V_2' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'T_V_10' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'T_V_3' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'T_V_11' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'T_V_4' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'T_V_12' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'T_V_5' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'T_V_13' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'T_V_6' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'T_V_14' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'T_V_7' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'T_V_15' is power-on initialization.
INFO: [RTGEN 206-100] Bundling port 'return', 'Out_r' and 'reward' to AXI-Lite port BUS_A.
INFO: [SYN 201-210] Renamed object name 'mabonsoc_mux_164_14_1_1' to 'mabonsoc_mux_164_fYi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'mabonsoc_sdiv_32ns_15ns_32_36_1' to 'mabonsoc_sdiv_32ng8j' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'mabonsoc_udiv_18ns_14ns_18_22_1' to 'mabonsoc_udiv_18nhbi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'mabonsoc_mux_164_15_1_1' to 'mabonsoc_mux_164_ibs' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'mabonsoc_mux_164_fYi': 34 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mabonsoc_mux_164_ibs': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mabonsoc_sdiv_32ng8j': 8 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mabonsoc_udiv_18nhbi': 8 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'mabonsoc'.
INFO: [HLS 200-111]  Elapsed time: 2.581 seconds; current allocated memory: 403.025 MB.
INFO: [RTMG 210-279] Implementing memory 'log_28_15_s_log_abkb_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'log_28_15_s_log_acud_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'log_28_15_s_log_adEe_rom' using distributed ROMs.
INFO: [RTMG 210-282] Generating pipelined core: 'mabonsoc_sdiv_32ng8j_div'
INFO: [RTMG 210-282] Generating pipelined core: 'mabonsoc_udiv_18nhbi_div'
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:21 ; elapsed = 00:01:14 . Memory (MB): peak = 504.430 ; gain = 413.051
INFO: [VHDL 208-304] Generating VHDL RTL for mabonsoc.
INFO: [VLOG 209-307] Generating Verilog RTL for mabonsoc.
INFO: [HLS 200-112] Total elapsed time: 74.467 seconds; peak allocated memory: 403.025 MB.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg484-1'
WARNING: [IMPL 213-205] Ignored option '-use_netlist' which is only valid for 'pcore'.
INFO: [IMPL 213-8] Exporting RTL as a Vivado IP.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg484-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'mabonSOC/mabonsoc.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:01 ; elapsed = 00:00:51 . Memory (MB): peak = 178.676 ; gain = 87.305
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:01 ; elapsed = 00:00:51 . Memory (MB): peak = 178.676 ; gain = 87.305
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:03 ; elapsed = 00:00:54 . Memory (MB): peak = 258.809 ; gain = 167.438
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'log_apfixed_reduce::range_reduce<ap_fixed<29, 7, (ap_q_mode)5, (ap_o_mode)3, 0>, 4, 4, 24, 15>' into 'log_apfixed_reduce::log_traits<2>::range_reduction<24>' (E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_log_apfixed.h:252) automatically.
INFO: [XFORM 203-602] Inlining function 'log_apfixed_reduce::log_traits<2>::range_reduction<24>' into 'log_apfixed_reduce::log<28, 15>' (E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_log_apfixed.h:771) automatically.
INFO: [XFORM 203-602] Inlining function 'log_apfixed_reduce::log<27, 14>' into 'hls::log<27, 14>' (E:/xilinx/Vivado/2019.1/common/technology/autopilot\hls_math.h:1200) automatically.
INFO: [XFORM 203-602] Inlining function 'sqrt_fixed<27, 14>' into 'hls::sqrt<27, 14>' (E:/xilinx/Vivado/2019.1/common/technology/autopilot\hls_math.h:1272) automatically.
INFO: [XFORM 203-602] Inlining function 'hls::log<27, 14>' into 'mabonsoc' (mabonSOC/mabonsoc.cpp:21) automatically.
INFO: [XFORM 203-602] Inlining function 'hls::sqrt<27, 14>' into 'mabonsoc' (mabonSOC/mabonsoc.cpp:46) automatically.
WARNING: [SYNCHK 200-23] E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_sqrt_apfixed.h:272: variable-indexed range selection may cause suboptimal QoR.
INFO: [SYNCHK 200-10] 0 error(s), 1 warning(s).
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:04 ; elapsed = 00:00:55 . Memory (MB): peak = 313.625 ; gain = 222.254
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'sqrt_fixed<28, 15>' (E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_sqrt_apfixed.h:44:36).
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'log_apfixed_reduce::log<28, 15>' (E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_log_apfixed.h:500:9).
INFO: [HLS 200-489] Unrolling loop 'Loop-1' (E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_sqrt_apfixed.h:267) in function 'sqrt_fixed<28, 15>' completely with a factor of 8.
INFO: [HLS 200-489] Unrolling loop 'Loop-2' (E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_sqrt_apfixed.h:295) in function 'sqrt_fixed<28, 15>' completely with a factor of 14.
INFO: [XFORM 203-501] Unrolling loop 'L1' (mabonSOC/mabonsoc.cpp:43) in function 'mabonsoc' partially with a factor of 8.
INFO: [HLS 200-489] Unrolling loop 'Loop-1' (E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_log_apfixed.h:729) in function 'log_apfixed_reduce::log<28, 15>' completely with a factor of 28.
INFO: [XFORM 203-101] Partitioning array 'UCB.V' (mabonSOC/mabonsoc.cpp:8) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'T.V'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'X.V'  in dimension 1 completely.
INFO: [XFORM 203-602] Inlining function 'log_apfixed_reduce::range_reduce<ap_fixed<29, 7, (ap_q_mode)5, (ap_o_mode)3, 0>, 4, 4, 24, 15>' into 'log_apfixed_reduce::log_traits<2>::range_reduction<24>' (E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_log_apfixed.h:252) automatically.
INFO: [XFORM 203-602] Inlining function 'log_apfixed_reduce::log_traits<2>::range_reduction<24>' into 'log_apfixed_reduce::log<28, 15>' (E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_log_apfixed.h:771) automatically.
INFO: [XFORM 203-602] Inlining function 'log_apfixed_reduce::log<27, 14>' into 'hls::log<27, 14>' (E:/xilinx/Vivado/2019.1/common/technology/autopilot\hls_math.h:1200) automatically.
INFO: [XFORM 203-602] Inlining function 'sqrt_fixed<27, 14>' into 'hls::sqrt<27, 14>' (E:/xilinx/Vivado/2019.1/common/technology/autopilot\hls_math.h:1272) automatically.
INFO: [XFORM 203-602] Inlining function 'hls::log<27, 14>' into 'mabonsoc' (mabonSOC/mabonsoc.cpp:21) automatically.
INFO: [XFORM 203-602] Inlining function 'hls::sqrt<27, 14>' into 'mabonsoc' (mabonSOC/mabonsoc.cpp:46) automatically.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock to (E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_sqrt_apfixed.h:372:1) in function 'sqrt_fixed<28, 15>'... converting 111 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (mabonSOC/mabonsoc.cpp:43:28) to (mabonSOC/mabonsoc.cpp:43:23) in function 'mabonsoc'... converting 25 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_log_apfixed.h:727:44) to (E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_log_apfixed.h:747:17) in function 'log_apfixed_reduce::log<28, 15>'... converting 29 basic blocks.
INFO: [XFORM 203-11] Balancing expressions in function 'log_apfixed_reduce::log<28, 15>' (E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_log_apfixed.h:178:90)...3 expression(s) balanced.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:06 ; elapsed = 00:00:58 . Memory (MB): peak = 409.016 ; gain = 317.645
WARNING: [XFORM 203-631] Renaming function 'log_apfixed_reduce::log<28, 15>' to 'log<28, 15>' (E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_log_apfixed.h:178:90)
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:08 ; elapsed = 00:01:00 . Memory (MB): peak = 438.867 ; gain = 347.496
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'mabonsoc' ...
WARNING: [SYN 201-103] Legalizing function name 'log<28, 15>' to 'log_28_15_s'.
WARNING: [SYN 201-103] Legalizing function name 'sqrt_fixed<28, 15>' to 'sqrt_fixed_28_15_s'.
WARNING: [SYN 201-107] Renaming port name 'mabonsoc/Out' to 'mabonsoc/Out_r' to avoid the conflict with HDL keywords or other object names.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'log_28_15_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'log<28, 15>'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 7.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 59.884 seconds; current allocated memory: 375.316 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.354 seconds; current allocated memory: 376.510 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'sqrt_fixed_28_15_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'sqrt_fixed<28, 15>'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 11.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.746 seconds; current allocated memory: 377.631 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.458 seconds; current allocated memory: 379.149 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'mabonsoc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'L2'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 1.028 seconds; current allocated memory: 381.091 MB.
INFO: [HLS 200-434] Only 1 loops out of a total 2 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 1.674 seconds; current allocated memory: 386.722 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'log_28_15_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'log_28_15_s_log_apfixed_reduce_3' to 'log_28_15_s_log_abkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'log_28_15_s_log_apfixed_reduce_2' to 'log_28_15_s_log_acud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'log_28_15_s_log_apfixed_reduce_s' to 'log_28_15_s_log_adEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'mabonsoc_mac_mulsub_24ns_4ns_29ns_29_1_1' to 'mabonsoc_mac_mulseOg' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'mabonsoc_mac_mulseOg': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'log_28_15_s'.
INFO: [HLS 200-111]  Elapsed time: 3.005 seconds; current allocated memory: 391.436 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'sqrt_fixed_28_15_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'sqrt_fixed_28_15_s'.
INFO: [HLS 200-111]  Elapsed time: 1.148 seconds; current allocated memory: 394.702 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'mabonsoc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'mabonsoc/Out_r' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mabonsoc/reward' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'mabonsoc' to 's_axilite & ap_ctrl_hs'.
WARNING: [RTGEN 206-101] Register 'Index_V' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'X_V_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'X_V_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'X_V_2' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'X_V_3' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'X_V_4' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'X_V_5' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'X_V_6' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'X_V_7' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'X_V_8' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'X_V_9' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'X_V_10' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'X_V_11' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'X_V_12' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'X_V_13' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'X_V_14' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'X_V_15' is power-on initialization.
WARNING: [RTGEN 206-101] Register 't_V' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'T_V_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'T_V_8' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'T_V_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'T_V_9' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'T_V_2' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'T_V_10' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'T_V_3' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'T_V_11' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'T_V_4' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'T_V_12' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'T_V_5' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'T_V_13' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'T_V_6' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'T_V_14' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'T_V_7' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'T_V_15' is power-on initialization.
INFO: [RTGEN 206-100] Bundling port 'return', 'Out_r' and 'reward' to AXI-Lite port BUS_A.
INFO: [SYN 201-210] Renamed object name 'mabonsoc_mux_164_14_1_1' to 'mabonsoc_mux_164_fYi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'mabonsoc_udiv_18ns_14ns_18_22_seq_1' to 'mabonsoc_udiv_18ng8j' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'mabonsoc_sdiv_32ns_15ns_32_36_seq_1' to 'mabonsoc_sdiv_32nhbi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'mabonsoc_mux_164_15_1_1' to 'mabonsoc_mux_164_ibs' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'mabonsoc_mux_164_fYi': 34 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mabonsoc_mux_164_ibs': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mabonsoc_sdiv_32nhbi': 8 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mabonsoc_udiv_18ng8j': 8 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'mabonsoc'.
INFO: [HLS 200-111]  Elapsed time: 2.268 seconds; current allocated memory: 401.494 MB.
INFO: [RTMG 210-279] Implementing memory 'log_28_15_s_log_abkb_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'log_28_15_s_log_acud_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'log_28_15_s_log_adEe_rom' using distributed ROMs.
INFO: [RTMG 210-282] Generating pipelined core: 'mabonsoc_udiv_18ng8j_div'
INFO: [RTMG 210-282] Generating pipelined core: 'mabonsoc_sdiv_32nhbi_div'
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:21 ; elapsed = 00:01:16 . Memory (MB): peak = 502.410 ; gain = 411.039
INFO: [VHDL 208-304] Generating VHDL RTL for mabonsoc.
INFO: [VLOG 209-307] Generating Verilog RTL for mabonsoc.
INFO: [HLS 200-112] Total elapsed time: 76.206 seconds; peak allocated memory: 401.494 MB.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg484-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'mabonSOC/mabonsoc.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:01 ; elapsed = 00:00:50 . Memory (MB): peak = 178.750 ; gain = 87.863
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:01 ; elapsed = 00:00:50 . Memory (MB): peak = 178.750 ; gain = 87.863
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:03 ; elapsed = 00:00:53 . Memory (MB): peak = 258.902 ; gain = 168.016
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'log_apfixed_reduce::range_reduce<ap_fixed<29, 7, (ap_q_mode)5, (ap_o_mode)3, 0>, 4, 4, 24, 15>' into 'log_apfixed_reduce::log_traits<2>::range_reduction<24>' (E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_log_apfixed.h:252) automatically.
INFO: [XFORM 203-602] Inlining function 'log_apfixed_reduce::log_traits<2>::range_reduction<24>' into 'log_apfixed_reduce::log<28, 15>' (E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_log_apfixed.h:771) automatically.
INFO: [XFORM 203-602] Inlining function 'log_apfixed_reduce::log<27, 14>' into 'hls::log<27, 14>' (E:/xilinx/Vivado/2019.1/common/technology/autopilot\hls_math.h:1200) automatically.
INFO: [XFORM 203-602] Inlining function 'sqrt_fixed<27, 14>' into 'hls::sqrt<27, 14>' (E:/xilinx/Vivado/2019.1/common/technology/autopilot\hls_math.h:1272) automatically.
INFO: [XFORM 203-602] Inlining function 'hls::log<27, 14>' into 'mabonsoc' (mabonSOC/mabonsoc.cpp:21) automatically.
INFO: [XFORM 203-602] Inlining function 'hls::sqrt<27, 14>' into 'mabonsoc' (mabonSOC/mabonsoc.cpp:45) automatically.
WARNING: [SYNCHK 200-23] E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_sqrt_apfixed.h:272: variable-indexed range selection may cause suboptimal QoR.
INFO: [SYNCHK 200-10] 0 error(s), 1 warning(s).
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:03 ; elapsed = 00:00:54 . Memory (MB): peak = 313.664 ; gain = 222.777
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'sqrt_fixed<28, 15>' (E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_sqrt_apfixed.h:44:36).
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'log_apfixed_reduce::log<28, 15>' (E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_log_apfixed.h:500:9).
INFO: [HLS 200-489] Unrolling loop 'Loop-1' (E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_sqrt_apfixed.h:267) in function 'sqrt_fixed<28, 15>' completely with a factor of 8.
INFO: [HLS 200-489] Unrolling loop 'Loop-2' (E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_sqrt_apfixed.h:295) in function 'sqrt_fixed<28, 15>' completely with a factor of 14.
INFO: [XFORM 203-501] Unrolling loop 'L1' (mabonSOC/mabonsoc.cpp:42) in function 'mabonsoc' partially with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'Loop-1' (E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_log_apfixed.h:729) in function 'log_apfixed_reduce::log<28, 15>' completely with a factor of 28.
INFO: [XFORM 203-101] Partitioning array 'UCB.V' (mabonSOC/mabonsoc.cpp:8) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'T.V'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'X.V'  in dimension 1 completely.
INFO: [XFORM 203-602] Inlining function 'log_apfixed_reduce::range_reduce<ap_fixed<29, 7, (ap_q_mode)5, (ap_o_mode)3, 0>, 4, 4, 24, 15>' into 'log_apfixed_reduce::log_traits<2>::range_reduction<24>' (E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_log_apfixed.h:252) automatically.
INFO: [XFORM 203-602] Inlining function 'log_apfixed_reduce::log_traits<2>::range_reduction<24>' into 'log_apfixed_reduce::log<28, 15>' (E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_log_apfixed.h:771) automatically.
INFO: [XFORM 203-602] Inlining function 'log_apfixed_reduce::log<27, 14>' into 'hls::log<27, 14>' (E:/xilinx/Vivado/2019.1/common/technology/autopilot\hls_math.h:1200) automatically.
INFO: [XFORM 203-602] Inlining function 'sqrt_fixed<27, 14>' into 'hls::sqrt<27, 14>' (E:/xilinx/Vivado/2019.1/common/technology/autopilot\hls_math.h:1272) automatically.
INFO: [XFORM 203-602] Inlining function 'hls::log<27, 14>' into 'mabonsoc' (mabonSOC/mabonsoc.cpp:21) automatically.
INFO: [XFORM 203-602] Inlining function 'hls::sqrt<27, 14>' into 'mabonsoc' (mabonSOC/mabonsoc.cpp:45) automatically.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock to (E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_sqrt_apfixed.h:372:1) in function 'sqrt_fixed<28, 15>'... converting 111 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_log_apfixed.h:727:44) to (E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_log_apfixed.h:747:17) in function 'log_apfixed_reduce::log<28, 15>'... converting 29 basic blocks.
INFO: [XFORM 203-11] Balancing expressions in function 'log_apfixed_reduce::log<28, 15>' (E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_log_apfixed.h:178:90)...3 expression(s) balanced.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:06 ; elapsed = 00:00:57 . Memory (MB): peak = 409.336 ; gain = 318.449
WARNING: [XFORM 203-631] Renaming function 'log_apfixed_reduce::log<28, 15>' to 'log<28, 15>' (E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_log_apfixed.h:178:90)
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:08 ; elapsed = 00:00:59 . Memory (MB): peak = 441.281 ; gain = 350.395
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'mabonsoc' ...
WARNING: [SYN 201-103] Legalizing function name 'log<28, 15>' to 'log_28_15_s'.
WARNING: [SYN 201-103] Legalizing function name 'sqrt_fixed<28, 15>' to 'sqrt_fixed_28_15_s'.
WARNING: [SYN 201-107] Renaming port name 'mabonsoc/Out' to 'mabonsoc/Out_r' to avoid the conflict with HDL keywords or other object names.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'log_28_15_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'log<28, 15>'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 7.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 59.334 seconds; current allocated memory: 376.543 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.341 seconds; current allocated memory: 377.736 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'sqrt_fixed_28_15_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'sqrt_fixed<28, 15>'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 11.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.741 seconds; current allocated memory: 378.857 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.423 seconds; current allocated memory: 380.376 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'mabonsoc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'L1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 36.
INFO: [SCHED 204-61] Pipelining loop 'L2'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 1.687 seconds; current allocated memory: 382.513 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 1.248 seconds; current allocated memory: 389.867 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'log_28_15_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'log_28_15_s_log_apfixed_reduce_3' to 'log_28_15_s_log_abkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'log_28_15_s_log_apfixed_reduce_2' to 'log_28_15_s_log_acud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'log_28_15_s_log_apfixed_reduce_s' to 'log_28_15_s_log_adEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'mabonsoc_mac_mulsub_24ns_4ns_29ns_29_1_1' to 'mabonsoc_mac_mulseOg' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'mabonsoc_mac_mulseOg': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'log_28_15_s'.
INFO: [HLS 200-111]  Elapsed time: 1.926 seconds; current allocated memory: 393.463 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'sqrt_fixed_28_15_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'sqrt_fixed_28_15_s'.
INFO: [HLS 200-111]  Elapsed time: 1.13 seconds; current allocated memory: 396.746 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'mabonsoc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'mabonsoc/Out_r' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mabonsoc/reward' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'mabonsoc' to 's_axilite & ap_ctrl_hs'.
WARNING: [RTGEN 206-101] Register 'Index_V' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'X_V_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'X_V_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'X_V_2' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'X_V_3' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'X_V_4' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'X_V_5' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'X_V_6' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'X_V_7' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'X_V_8' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'X_V_9' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'X_V_10' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'X_V_11' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'X_V_12' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'X_V_13' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'X_V_14' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'X_V_15' is power-on initialization.
WARNING: [RTGEN 206-101] Register 't_V' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'T_V_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'T_V_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'T_V_2' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'T_V_3' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'T_V_4' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'T_V_5' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'T_V_6' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'T_V_7' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'T_V_8' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'T_V_9' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'T_V_10' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'T_V_11' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'T_V_12' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'T_V_13' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'T_V_14' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'T_V_15' is power-on initialization.
INFO: [RTGEN 206-100] Bundling port 'return', 'Out_r' and 'reward' to AXI-Lite port BUS_A.
INFO: [SYN 201-210] Renamed object name 'mabonsoc_mux_164_14_1_1' to 'mabonsoc_mux_164_fYi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'mabonsoc_sdiv_32ns_15ns_32_36_1' to 'mabonsoc_sdiv_32ng8j' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'mabonsoc_udiv_18ns_14ns_18_22_1' to 'mabonsoc_udiv_18nhbi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'mabonsoc_mux_164_15_1_1' to 'mabonsoc_mux_164_ibs' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'mabonsoc_mux_164_fYi': 73 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mabonsoc_mux_164_ibs': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mabonsoc_sdiv_32ng8j': 4 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mabonsoc_udiv_18nhbi': 4 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'mabonsoc'.
INFO: [HLS 200-111]  Elapsed time: 2.447 seconds; current allocated memory: 406.160 MB.
INFO: [RTMG 210-279] Implementing memory 'log_28_15_s_log_abkb_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'log_28_15_s_log_acud_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'log_28_15_s_log_adEe_rom' using distributed ROMs.
INFO: [RTMG 210-282] Generating pipelined core: 'mabonsoc_sdiv_32ng8j_div'
INFO: [RTMG 210-282] Generating pipelined core: 'mabonsoc_udiv_18nhbi_div'
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:20 ; elapsed = 00:01:14 . Memory (MB): peak = 509.445 ; gain = 418.559
INFO: [VHDL 208-304] Generating VHDL RTL for mabonsoc.
INFO: [VLOG 209-307] Generating Verilog RTL for mabonsoc.
INFO: [HLS 200-112] Total elapsed time: 73.984 seconds; peak allocated memory: 406.160 MB.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg484-1'
WARNING: [IMPL 213-205] Ignored option '-use_netlist' which is only valid for 'pcore'.
INFO: [IMPL 213-8] Exporting RTL as a Vivado IP.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg484-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'mabonSOC/mabonsoc.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:01 ; elapsed = 00:00:52 . Memory (MB): peak = 178.383 ; gain = 87.031
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:01 ; elapsed = 00:00:52 . Memory (MB): peak = 178.383 ; gain = 87.031
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:03 ; elapsed = 00:00:56 . Memory (MB): peak = 258.465 ; gain = 167.113
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'log_apfixed_reduce::range_reduce<ap_fixed<29, 7, (ap_q_mode)5, (ap_o_mode)3, 0>, 4, 4, 24, 15>' into 'log_apfixed_reduce::log_traits<2>::range_reduction<24>' (E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_log_apfixed.h:252) automatically.
INFO: [XFORM 203-602] Inlining function 'log_apfixed_reduce::log_traits<2>::range_reduction<24>' into 'log_apfixed_reduce::log<28, 15>' (E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_log_apfixed.h:771) automatically.
INFO: [XFORM 203-602] Inlining function 'log_apfixed_reduce::log<27, 14>' into 'hls::log<27, 14>' (E:/xilinx/Vivado/2019.1/common/technology/autopilot\hls_math.h:1200) automatically.
INFO: [XFORM 203-602] Inlining function 'sqrt_fixed<27, 14>' into 'hls::sqrt<27, 14>' (E:/xilinx/Vivado/2019.1/common/technology/autopilot\hls_math.h:1272) automatically.
INFO: [XFORM 203-602] Inlining function 'hls::log<27, 14>' into 'mabonsoc' (mabonSOC/mabonsoc.cpp:21) automatically.
INFO: [XFORM 203-602] Inlining function 'hls::sqrt<27, 14>' into 'mabonsoc' (mabonSOC/mabonsoc.cpp:45) automatically.
WARNING: [SYNCHK 200-23] E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_sqrt_apfixed.h:272: variable-indexed range selection may cause suboptimal QoR.
INFO: [SYNCHK 200-10] 0 error(s), 1 warning(s).
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:04 ; elapsed = 00:00:56 . Memory (MB): peak = 314.137 ; gain = 222.785
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'sqrt_fixed<28, 15>' (E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_sqrt_apfixed.h:44:36).
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'log_apfixed_reduce::log<28, 15>' (E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_log_apfixed.h:500:9).
INFO: [HLS 200-489] Unrolling loop 'Loop-1' (E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_sqrt_apfixed.h:267) in function 'sqrt_fixed<28, 15>' completely with a factor of 8.
INFO: [HLS 200-489] Unrolling loop 'Loop-2' (E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_sqrt_apfixed.h:295) in function 'sqrt_fixed<28, 15>' completely with a factor of 14.
INFO: [XFORM 203-501] Unrolling loop 'L1' (mabonSOC/mabonsoc.cpp:42) in function 'mabonsoc' partially with a factor of 8.
INFO: [HLS 200-489] Unrolling loop 'Loop-1' (E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_log_apfixed.h:729) in function 'log_apfixed_reduce::log<28, 15>' completely with a factor of 28.
INFO: [XFORM 203-101] Partitioning array 'UCB.V' (mabonSOC/mabonsoc.cpp:8) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'T.V'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'X.V'  in dimension 1 completely.
INFO: [XFORM 203-602] Inlining function 'log_apfixed_reduce::range_reduce<ap_fixed<29, 7, (ap_q_mode)5, (ap_o_mode)3, 0>, 4, 4, 24, 15>' into 'log_apfixed_reduce::log_traits<2>::range_reduction<24>' (E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_log_apfixed.h:252) automatically.
INFO: [XFORM 203-602] Inlining function 'log_apfixed_reduce::log_traits<2>::range_reduction<24>' into 'log_apfixed_reduce::log<28, 15>' (E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_log_apfixed.h:771) automatically.
INFO: [XFORM 203-602] Inlining function 'log_apfixed_reduce::log<27, 14>' into 'hls::log<27, 14>' (E:/xilinx/Vivado/2019.1/common/technology/autopilot\hls_math.h:1200) automatically.
INFO: [XFORM 203-602] Inlining function 'sqrt_fixed<27, 14>' into 'hls::sqrt<27, 14>' (E:/xilinx/Vivado/2019.1/common/technology/autopilot\hls_math.h:1272) automatically.
INFO: [XFORM 203-602] Inlining function 'hls::log<27, 14>' into 'mabonsoc' (mabonSOC/mabonsoc.cpp:21) automatically.
INFO: [XFORM 203-602] Inlining function 'hls::sqrt<27, 14>' into 'mabonsoc' (mabonSOC/mabonsoc.cpp:45) automatically.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock to (E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_sqrt_apfixed.h:372:1) in function 'sqrt_fixed<28, 15>'... converting 111 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (mabonSOC/mabonsoc.cpp:42:28) to (mabonSOC/mabonsoc.cpp:42:23) in function 'mabonsoc'... converting 25 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_log_apfixed.h:727:44) to (E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_log_apfixed.h:747:17) in function 'log_apfixed_reduce::log<28, 15>'... converting 29 basic blocks.
INFO: [XFORM 203-11] Balancing expressions in function 'log_apfixed_reduce::log<28, 15>' (E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_log_apfixed.h:178:90)...3 expression(s) balanced.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:06 ; elapsed = 00:00:59 . Memory (MB): peak = 409.793 ; gain = 318.441
WARNING: [XFORM 203-631] Renaming function 'log_apfixed_reduce::log<28, 15>' to 'log<28, 15>' (E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_log_apfixed.h:178:90)
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:08 ; elapsed = 00:01:01 . Memory (MB): peak = 438.383 ; gain = 347.031
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'mabonsoc' ...
WARNING: [SYN 201-103] Legalizing function name 'log<28, 15>' to 'log_28_15_s'.
WARNING: [SYN 201-103] Legalizing function name 'sqrt_fixed<28, 15>' to 'sqrt_fixed_28_15_s'.
WARNING: [SYN 201-107] Renaming port name 'mabonsoc/Out' to 'mabonsoc/Out_r' to avoid the conflict with HDL keywords or other object names.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'log_28_15_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'log<28, 15>'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 7.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 61.519 seconds; current allocated memory: 375.329 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.332 seconds; current allocated memory: 376.523 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'sqrt_fixed_28_15_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'sqrt_fixed<28, 15>'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 11.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.736 seconds; current allocated memory: 377.645 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.427 seconds; current allocated memory: 379.163 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'mabonsoc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'L1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 36.
INFO: [SCHED 204-61] Pipelining loop 'L2'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.996 seconds; current allocated memory: 381.145 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 1.614 seconds; current allocated memory: 386.870 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'log_28_15_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'log_28_15_s_log_apfixed_reduce_3' to 'log_28_15_s_log_abkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'log_28_15_s_log_apfixed_reduce_2' to 'log_28_15_s_log_acud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'log_28_15_s_log_apfixed_reduce_s' to 'log_28_15_s_log_adEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'mabonsoc_mac_mulsub_24ns_4ns_29ns_29_1_1' to 'mabonsoc_mac_mulseOg' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'mabonsoc_mac_mulseOg': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'log_28_15_s'.
INFO: [HLS 200-111]  Elapsed time: 3.015 seconds; current allocated memory: 391.584 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'sqrt_fixed_28_15_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'sqrt_fixed_28_15_s'.
INFO: [HLS 200-111]  Elapsed time: 1.129 seconds; current allocated memory: 394.877 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'mabonsoc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'mabonsoc/Out_r' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mabonsoc/reward' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'mabonsoc' to 's_axilite & ap_ctrl_hs'.
WARNING: [RTGEN 206-101] Register 'Index_V' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'X_V_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'X_V_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'X_V_2' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'X_V_3' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'X_V_4' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'X_V_5' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'X_V_6' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'X_V_7' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'X_V_8' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'X_V_9' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'X_V_10' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'X_V_11' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'X_V_12' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'X_V_13' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'X_V_14' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'X_V_15' is power-on initialization.
WARNING: [RTGEN 206-101] Register 't_V' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'T_V_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'T_V_8' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'T_V_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'T_V_9' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'T_V_2' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'T_V_10' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'T_V_3' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'T_V_11' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'T_V_4' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'T_V_12' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'T_V_5' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'T_V_13' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'T_V_6' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'T_V_14' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'T_V_7' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'T_V_15' is power-on initialization.
INFO: [RTGEN 206-100] Bundling port 'return', 'Out_r' and 'reward' to AXI-Lite port BUS_A.
INFO: [SYN 201-210] Renamed object name 'mabonsoc_mux_164_14_1_1' to 'mabonsoc_mux_164_fYi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'mabonsoc_sdiv_32ns_15ns_32_36_1' to 'mabonsoc_sdiv_32ng8j' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'mabonsoc_udiv_18ns_14ns_18_22_1' to 'mabonsoc_udiv_18nhbi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'mabonsoc_mux_164_15_1_1' to 'mabonsoc_mux_164_ibs' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'mabonsoc_mux_164_fYi': 34 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mabonsoc_mux_164_ibs': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mabonsoc_sdiv_32ng8j': 8 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mabonsoc_udiv_18nhbi': 8 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'mabonsoc'.
INFO: [HLS 200-111]  Elapsed time: 2.367 seconds; current allocated memory: 403.025 MB.
INFO: [RTMG 210-279] Implementing memory 'log_28_15_s_log_abkb_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'log_28_15_s_log_acud_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'log_28_15_s_log_adEe_rom' using distributed ROMs.
INFO: [RTMG 210-282] Generating pipelined core: 'mabonsoc_sdiv_32ng8j_div'
INFO: [RTMG 210-282] Generating pipelined core: 'mabonsoc_udiv_18nhbi_div'
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:21 ; elapsed = 00:01:18 . Memory (MB): peak = 504.766 ; gain = 413.414
INFO: [VHDL 208-304] Generating VHDL RTL for mabonsoc.
INFO: [VLOG 209-307] Generating Verilog RTL for mabonsoc.
INFO: [HLS 200-112] Total elapsed time: 77.748 seconds; peak allocated memory: 403.025 MB.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg484-1'
WARNING: [IMPL 213-205] Ignored option '-use_netlist' which is only valid for 'pcore'.
INFO: [IMPL 213-8] Exporting RTL as a Vivado IP.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg484-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'mabonSOC/mabonsoc.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:01 ; elapsed = 00:00:53 . Memory (MB): peak = 178.867 ; gain = 112.203
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:01 ; elapsed = 00:00:53 . Memory (MB): peak = 178.867 ; gain = 112.203
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:03 ; elapsed = 00:00:56 . Memory (MB): peak = 257.438 ; gain = 190.773
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'log_apfixed_reduce::range_reduce<ap_fixed<29, 7, (ap_q_mode)5, (ap_o_mode)3, 0>, 4, 4, 24, 15>' into 'log_apfixed_reduce::log_traits<2>::range_reduction<24>' (E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_log_apfixed.h:252) automatically.
INFO: [XFORM 203-602] Inlining function 'log_apfixed_reduce::log_traits<2>::range_reduction<24>' into 'log_apfixed_reduce::log<28, 15>' (E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_log_apfixed.h:771) automatically.
INFO: [XFORM 203-602] Inlining function 'log_apfixed_reduce::log<27, 14>' into 'hls::log<27, 14>' (E:/xilinx/Vivado/2019.1/common/technology/autopilot\hls_math.h:1200) automatically.
INFO: [XFORM 203-602] Inlining function 'sqrt_fixed<27, 14>' into 'hls::sqrt<27, 14>' (E:/xilinx/Vivado/2019.1/common/technology/autopilot\hls_math.h:1272) automatically.
INFO: [XFORM 203-602] Inlining function 'hls::log<27, 14>' into 'mabonsoc' (mabonSOC/mabonsoc.cpp:22) automatically.
INFO: [XFORM 203-602] Inlining function 'hls::sqrt<27, 14>' into 'mabonsoc' (mabonSOC/mabonsoc.cpp:37) automatically.
WARNING: [SYNCHK 200-23] E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_sqrt_apfixed.h:272: variable-indexed range selection may cause suboptimal QoR.
INFO: [SYNCHK 200-10] 0 error(s), 1 warning(s).
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:04 ; elapsed = 00:00:57 . Memory (MB): peak = 314.289 ; gain = 247.625
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'sqrt_fixed<28, 15>' (E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_sqrt_apfixed.h:44:36).
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'mabonsoc' (mabonSOC/mabonsoc.cpp:2).
WARNING: [XFORM 203-503] Ignored partial unroll directive for loop 'L1' (mabonSOC/mabonsoc.cpp:35) because its parent loop or function is pipelined.
WARNING: [XFORM 203-505] Ignored pipeline directive for loop 'L2' (mabonSOC/mabonsoc.cpp:62) because its parent loop or function is pipelined.
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'log_apfixed_reduce::log<28, 15>' (E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_log_apfixed.h:500:9).
INFO: [HLS 200-489] Unrolling loop 'Loop-1' (E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_sqrt_apfixed.h:267) in function 'sqrt_fixed<28, 15>' completely with a factor of 8.
INFO: [HLS 200-489] Unrolling loop 'Loop-2' (E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_sqrt_apfixed.h:295) in function 'sqrt_fixed<28, 15>' completely with a factor of 14.
INFO: [HLS 200-489] Unrolling loop 'L1' (mabonSOC/mabonsoc.cpp:35) in function 'mabonsoc' completely with a factor of 16.
INFO: [HLS 200-489] Unrolling loop 'L2' (mabonSOC/mabonsoc.cpp:62) in function 'mabonsoc' completely with a factor of 15.
INFO: [HLS 200-489] Unrolling loop 'Loop-1' (E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_log_apfixed.h:729) in function 'log_apfixed_reduce::log<28, 15>' completely with a factor of 28.
INFO: [XFORM 203-101] Partitioning array 'UCB.V' (mabonSOC/mabonsoc.cpp:9) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'T.V'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'X.V'  in dimension 1 completely.
INFO: [XFORM 203-602] Inlining function 'log_apfixed_reduce::range_reduce<ap_fixed<29, 7, (ap_q_mode)5, (ap_o_mode)3, 0>, 4, 4, 24, 15>' into 'log_apfixed_reduce::log_traits<2>::range_reduction<24>' (E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_log_apfixed.h:252) automatically.
INFO: [XFORM 203-602] Inlining function 'log_apfixed_reduce::log_traits<2>::range_reduction<24>' into 'log_apfixed_reduce::log<28, 15>' (E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_log_apfixed.h:771) automatically.
INFO: [XFORM 203-602] Inlining function 'log_apfixed_reduce::log<27, 14>' into 'hls::log<27, 14>' (E:/xilinx/Vivado/2019.1/common/technology/autopilot\hls_math.h:1200) automatically.
INFO: [XFORM 203-602] Inlining function 'sqrt_fixed<27, 14>' into 'hls::sqrt<27, 14>' (E:/xilinx/Vivado/2019.1/common/technology/autopilot\hls_math.h:1272) automatically.
INFO: [XFORM 203-602] Inlining function 'hls::log<27, 14>' into 'mabonsoc' (mabonSOC/mabonsoc.cpp:22) automatically.
INFO: [XFORM 203-602] Inlining function 'hls::sqrt<27, 14>' into 'mabonsoc' (mabonSOC/mabonsoc.cpp:37) automatically.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock to (E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_sqrt_apfixed.h:372:1) in function 'sqrt_fixed<28, 15>'... converting 111 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_log_apfixed.h:727:44) to (E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_log_apfixed.h:747:17) in function 'log_apfixed_reduce::log<28, 15>'... converting 29 basic blocks.
INFO: [XFORM 203-11] Balancing expressions in function 'log_apfixed_reduce::log<28, 15>' (E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_log_apfixed.h:178:90)...3 expression(s) balanced.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:06 ; elapsed = 00:01:00 . Memory (MB): peak = 410.586 ; gain = 343.922
WARNING: [XFORM 203-631] Renaming function 'log_apfixed_reduce::log<28, 15>' to 'log<28, 15>' (E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_log_apfixed.h:178:90)
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:08 ; elapsed = 00:01:02 . Memory (MB): peak = 437.621 ; gain = 370.957
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'mabonsoc' ...
WARNING: [SYN 201-103] Legalizing function name 'log<28, 15>' to 'log_28_15_s'.
WARNING: [SYN 201-103] Legalizing function name 'sqrt_fixed<28, 15>' to 'sqrt_fixed_28_15_s'.
WARNING: [SYN 201-107] Renaming port name 'mabonsoc/Out' to 'mabonsoc/Out_r' to avoid the conflict with HDL keywords or other object names.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'log_28_15_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'log<28, 15>'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 7.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 61.899 seconds; current allocated memory: 374.960 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.342 seconds; current allocated memory: 376.155 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'sqrt_fixed_28_15_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'sqrt_fixed<28, 15>'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 11.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.719 seconds; current allocated memory: 377.276 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.414 seconds; current allocated memory: 378.794 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'mabonsoc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'mabonsoc'.
WARNING: [SCHED 204-68] The II Violation in module 'mabonsoc' (Function: mabonsoc): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1)
   between 'store' operation ('Index_V_write_ln18', mabonSOC/mabonsoc.cpp:18) of variable 'Index_V_new_15', mabonSOC/mabonsoc.cpp:16 on static variable 'Index_V' and 'load' operation ('Index_V_load', mabonSOC/mabonsoc.cpp:14) on static variable 'Index_V'.
WARNING: [SCHED 204-68] The II Violation in module 'mabonsoc' (Function: mabonsoc): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1)
   between 'store' operation ('Index_V_write_ln18', mabonSOC/mabonsoc.cpp:18) of variable 'Index_V_new_15', mabonSOC/mabonsoc.cpp:16 on static variable 'Index_V' and 'load' operation ('Index_V_load', mabonSOC/mabonsoc.cpp:14) on static variable 'Index_V'.
WARNING: [SCHED 204-68] The II Violation in module 'mabonsoc' (Function: mabonsoc): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1)
   between 'store' operation ('Index_V_write_ln18', mabonSOC/mabonsoc.cpp:18) of variable 'Index_V_new_15', mabonSOC/mabonsoc.cpp:16 on static variable 'Index_V' and 'load' operation ('Index_V_load', mabonSOC/mabonsoc.cpp:14) on static variable 'Index_V'.
WARNING: [SCHED 204-68] The II Violation in module 'mabonsoc' (Function: mabonsoc): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1)
   between 'store' operation ('Index_V_write_ln18', mabonSOC/mabonsoc.cpp:18) of variable 'Index_V_new_15', mabonSOC/mabonsoc.cpp:16 on static variable 'Index_V' and 'load' operation ('Index_V_load', mabonSOC/mabonsoc.cpp:14) on static variable 'Index_V'.
WARNING: [SCHED 204-68] The II Violation in module 'mabonsoc' (Function: mabonsoc): Unable to enforce a carried dependence constraint (II = 35, distance = 1, offset = 1)
   between 'store' operation ('Index_V_write_ln18', mabonSOC/mabonsoc.cpp:18) of variable 'Index_V_new_15', mabonSOC/mabonsoc.cpp:16 on static variable 'Index_V' and 'load' operation ('Index_V_load', mabonSOC/mabonsoc.cpp:14) on static variable 'Index_V'.
WARNING: [SCHED 204-68] The II Violation in module 'mabonsoc' (Function: mabonsoc): Unable to enforce a carried dependence constraint (II = 43, distance = 1, offset = 1)
   between 'store' operation ('Index_V_write_ln18', mabonSOC/mabonsoc.cpp:18) of variable 'Index_V_new_15', mabonSOC/mabonsoc.cpp:16 on static variable 'Index_V' and 'load' operation ('Index_V_load', mabonSOC/mabonsoc.cpp:14) on static variable 'Index_V'.
WARNING: [SCHED 204-68] The II Violation in module 'mabonsoc' (Function: mabonsoc): Unable to enforce a carried dependence constraint (II = 47, distance = 1, offset = 1)
   between 'store' operation ('Index_V_write_ln18', mabonSOC/mabonsoc.cpp:18) of variable 'Index_V_new_15', mabonSOC/mabonsoc.cpp:16 on static variable 'Index_V' and 'load' operation ('Index_V_load', mabonSOC/mabonsoc.cpp:14) on static variable 'Index_V'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 48, Depth = 53.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 1.97 seconds; current allocated memory: 381.168 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 2.464 seconds; current allocated memory: 388.186 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'log_28_15_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'log_28_15_s_log_apfixed_reduce_3' to 'log_28_15_s_log_abkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'log_28_15_s_log_apfixed_reduce_2' to 'log_28_15_s_log_acud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'log_28_15_s_log_apfixed_reduce_s' to 'log_28_15_s_log_adEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'mabonsoc_mac_mulsub_24ns_4ns_29ns_29_1_1' to 'mabonsoc_mac_mulseOg' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'mabonsoc_mac_mulseOg': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'log_28_15_s'.
INFO: [HLS 200-111]  Elapsed time: 5.193 seconds; current allocated memory: 395.363 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'sqrt_fixed_28_15_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'sqrt_fixed_28_15_s'.
INFO: [HLS 200-111]  Elapsed time: 1.121 seconds; current allocated memory: 398.601 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'mabonsoc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'mabonsoc/Out_r' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mabonsoc/reward' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'mabonsoc' to 's_axilite & ap_ctrl_hs'.
WARNING: [RTGEN 206-101] Register 'Index_V' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'X_V_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'X_V_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'X_V_2' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'X_V_3' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'X_V_4' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'X_V_5' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'X_V_6' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'X_V_7' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'X_V_8' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'X_V_9' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'X_V_10' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'X_V_11' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'X_V_12' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'X_V_13' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'X_V_14' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'X_V_15' is power-on initialization.
WARNING: [RTGEN 206-101] Register 't_V' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'T_V_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'T_V_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'T_V_2' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'T_V_3' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'T_V_4' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'T_V_5' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'T_V_6' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'T_V_7' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'T_V_8' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'T_V_9' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'T_V_10' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'T_V_11' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'T_V_12' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'T_V_13' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'T_V_14' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'T_V_15' is power-on initialization.
INFO: [RTGEN 206-100] Bundling port 'return', 'Out_r' and 'reward' to AXI-Lite port BUS_A.
INFO: [SYN 201-210] Renamed object name 'mabonsoc_mux_164_14_1_1' to 'mabonsoc_mux_164_fYi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'mabonsoc_sdiv_32ns_15ns_32_36_1' to 'mabonsoc_sdiv_32ng8j' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'mabonsoc_udiv_18ns_14ns_18_22_1' to 'mabonsoc_udiv_18nhbi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'mabonsoc_mux_164_15_1_1' to 'mabonsoc_mux_164_ibs' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'mabonsoc_mux_164_fYi': 34 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mabonsoc_mux_164_ibs': 14 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mabonsoc_sdiv_32ng8j': 16 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mabonsoc_udiv_18nhbi': 16 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'mabonsoc'.
INFO: [HLS 200-111]  Elapsed time: 2.84 seconds; current allocated memory: 408.622 MB.
INFO: [RTMG 210-279] Implementing memory 'log_28_15_s_log_abkb_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'log_28_15_s_log_acud_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'log_28_15_s_log_adEe_rom' using distributed ROMs.
INFO: [RTMG 210-282] Generating pipelined core: 'mabonsoc_sdiv_32ng8j_div'
INFO: [RTMG 210-282] Generating pipelined core: 'mabonsoc_udiv_18nhbi_div'
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:27 ; elapsed = 00:01:25 . Memory (MB): peak = 514.430 ; gain = 447.766
INFO: [VHDL 208-304] Generating VHDL RTL for mabonsoc.
INFO: [VLOG 209-307] Generating Verilog RTL for mabonsoc.
INFO: [HLS 200-112] Total elapsed time: 84.976 seconds; peak allocated memory: 408.622 MB.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg484-1'
WARNING: [IMPL 213-205] Ignored option '-use_netlist' which is only valid for 'pcore'.
INFO: [IMPL 213-8] Exporting RTL as a Vivado IP.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg484-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'mabonSOC/mabonsoc.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:01 ; elapsed = 00:00:53 . Memory (MB): peak = 178.563 ; gain = 111.270
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:01 ; elapsed = 00:00:53 . Memory (MB): peak = 178.563 ; gain = 111.270
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:03 ; elapsed = 00:00:57 . Memory (MB): peak = 257.477 ; gain = 190.184
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'log_apfixed_reduce::range_reduce<ap_fixed<29, 7, (ap_q_mode)5, (ap_o_mode)3, 0>, 4, 4, 24, 15>' into 'log_apfixed_reduce::log_traits<2>::range_reduction<24>' (E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_log_apfixed.h:252) automatically.
INFO: [XFORM 203-602] Inlining function 'log_apfixed_reduce::log_traits<2>::range_reduction<24>' into 'log_apfixed_reduce::log<28, 15>' (E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_log_apfixed.h:771) automatically.
INFO: [XFORM 203-602] Inlining function 'log_apfixed_reduce::log<27, 14>' into 'hls::log<27, 14>' (E:/xilinx/Vivado/2019.1/common/technology/autopilot\hls_math.h:1200) automatically.
INFO: [XFORM 203-602] Inlining function 'sqrt_fixed<27, 14>' into 'hls::sqrt<27, 14>' (E:/xilinx/Vivado/2019.1/common/technology/autopilot\hls_math.h:1272) automatically.
INFO: [XFORM 203-602] Inlining function 'hls::log<27, 14>' into 'mabonsoc' (mabonSOC/mabonsoc.cpp:23) automatically.
INFO: [XFORM 203-602] Inlining function 'hls::sqrt<27, 14>' into 'mabonsoc' (mabonSOC/mabonsoc.cpp:38) automatically.
WARNING: [SYNCHK 200-23] E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_sqrt_apfixed.h:272: variable-indexed range selection may cause suboptimal QoR.
INFO: [SYNCHK 200-10] 0 error(s), 1 warning(s).
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:04 ; elapsed = 00:00:58 . Memory (MB): peak = 315.148 ; gain = 247.855
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'sqrt_fixed<28, 15>' (E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_sqrt_apfixed.h:44:36).
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'mabonsoc' (mabonSOC/mabonsoc.cpp:2).
WARNING: [XFORM 203-503] Ignored partial unroll directive for loop 'L1' (mabonSOC/mabonsoc.cpp:36) because its parent loop or function is pipelined.
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'log_apfixed_reduce::log<28, 15>' (E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_log_apfixed.h:500:9).
INFO: [HLS 200-489] Unrolling loop 'Loop-1' (E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_sqrt_apfixed.h:267) in function 'sqrt_fixed<28, 15>' completely with a factor of 8.
INFO: [HLS 200-489] Unrolling loop 'Loop-2' (E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_sqrt_apfixed.h:295) in function 'sqrt_fixed<28, 15>' completely with a factor of 14.
INFO: [HLS 200-489] Unrolling loop 'L1' (mabonSOC/mabonsoc.cpp:36) in function 'mabonsoc' completely with a factor of 16.
INFO: [HLS 200-489] Unrolling loop 'L2' (mabonSOC/mabonsoc.cpp:63) in function 'mabonsoc' completely with a factor of 15.
INFO: [HLS 200-489] Unrolling loop 'Loop-1' (E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_log_apfixed.h:729) in function 'log_apfixed_reduce::log<28, 15>' completely with a factor of 28.
INFO: [XFORM 203-101] Partitioning array 'UCB.V' (mabonSOC/mabonsoc.cpp:8) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'T.V'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'X.V'  in dimension 1 completely.
INFO: [XFORM 203-602] Inlining function 'log_apfixed_reduce::range_reduce<ap_fixed<29, 7, (ap_q_mode)5, (ap_o_mode)3, 0>, 4, 4, 24, 15>' into 'log_apfixed_reduce::log_traits<2>::range_reduction<24>' (E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_log_apfixed.h:252) automatically.
INFO: [XFORM 203-602] Inlining function 'log_apfixed_reduce::log_traits<2>::range_reduction<24>' into 'log_apfixed_reduce::log<28, 15>' (E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_log_apfixed.h:771) automatically.
INFO: [XFORM 203-602] Inlining function 'log_apfixed_reduce::log<27, 14>' into 'hls::log<27, 14>' (E:/xilinx/Vivado/2019.1/common/technology/autopilot\hls_math.h:1200) automatically.
INFO: [XFORM 203-602] Inlining function 'sqrt_fixed<27, 14>' into 'hls::sqrt<27, 14>' (E:/xilinx/Vivado/2019.1/common/technology/autopilot\hls_math.h:1272) automatically.
INFO: [XFORM 203-602] Inlining function 'hls::log<27, 14>' into 'mabonsoc' (mabonSOC/mabonsoc.cpp:23) automatically.
INFO: [XFORM 203-602] Inlining function 'hls::sqrt<27, 14>' into 'mabonsoc' (mabonSOC/mabonsoc.cpp:38) automatically.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock to (E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_sqrt_apfixed.h:372:1) in function 'sqrt_fixed<28, 15>'... converting 111 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_log_apfixed.h:727:44) to (E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_log_apfixed.h:747:17) in function 'log_apfixed_reduce::log<28, 15>'... converting 29 basic blocks.
INFO: [XFORM 203-11] Balancing expressions in function 'log_apfixed_reduce::log<28, 15>' (E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_log_apfixed.h:178:90)...3 expression(s) balanced.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:06 ; elapsed = 00:01:00 . Memory (MB): peak = 408.617 ; gain = 341.324
WARNING: [XFORM 203-631] Renaming function 'log_apfixed_reduce::log<28, 15>' to 'log<28, 15>' (E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_log_apfixed.h:178:90)
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:08 ; elapsed = 00:01:02 . Memory (MB): peak = 437.211 ; gain = 369.918
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'mabonsoc' ...
WARNING: [SYN 201-103] Legalizing function name 'log<28, 15>' to 'log_28_15_s'.
WARNING: [SYN 201-103] Legalizing function name 'sqrt_fixed<28, 15>' to 'sqrt_fixed_28_15_s'.
WARNING: [SYN 201-107] Renaming port name 'mabonsoc/Out' to 'mabonsoc/Out_r' to avoid the conflict with HDL keywords or other object names.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'log_28_15_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'log<28, 15>'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 7.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 62.689 seconds; current allocated memory: 374.487 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.343 seconds; current allocated memory: 375.681 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'sqrt_fixed_28_15_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'sqrt_fixed<28, 15>'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 11.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.735 seconds; current allocated memory: 376.802 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.441 seconds; current allocated memory: 378.321 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'mabonsoc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'mabonsoc'.
WARNING: [SCHED 204-68] The II Violation in module 'mabonsoc' (Function: mabonsoc): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1)
   between 'store' operation ('Index_V_write_ln18', mabonSOC/mabonsoc.cpp:18) of variable 'Index_V_new_15', mabonSOC/mabonsoc.cpp:16 on static variable 'Index_V' and 'load' operation ('Index_V_load', mabonSOC/mabonsoc.cpp:13) on static variable 'Index_V'.
WARNING: [SCHED 204-68] The II Violation in module 'mabonsoc' (Function: mabonsoc): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1)
   between 'store' operation ('Index_V_write_ln18', mabonSOC/mabonsoc.cpp:18) of variable 'Index_V_new_15', mabonSOC/mabonsoc.cpp:16 on static variable 'Index_V' and 'load' operation ('Index_V_load', mabonSOC/mabonsoc.cpp:13) on static variable 'Index_V'.
WARNING: [SCHED 204-68] The II Violation in module 'mabonsoc' (Function: mabonsoc): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1)
   between 'store' operation ('Index_V_write_ln18', mabonSOC/mabonsoc.cpp:18) of variable 'Index_V_new_15', mabonSOC/mabonsoc.cpp:16 on static variable 'Index_V' and 'load' operation ('Index_V_load', mabonSOC/mabonsoc.cpp:13) on static variable 'Index_V'.
WARNING: [SCHED 204-68] The II Violation in module 'mabonsoc' (Function: mabonsoc): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1)
   between 'store' operation ('Index_V_write_ln18', mabonSOC/mabonsoc.cpp:18) of variable 'Index_V_new_15', mabonSOC/mabonsoc.cpp:16 on static variable 'Index_V' and 'load' operation ('Index_V_load', mabonSOC/mabonsoc.cpp:13) on static variable 'Index_V'.
WARNING: [SCHED 204-68] The II Violation in module 'mabonsoc' (Function: mabonsoc): Unable to enforce a carried dependence constraint (II = 35, distance = 1, offset = 1)
   between 'store' operation ('Index_V_write_ln18', mabonSOC/mabonsoc.cpp:18) of variable 'Index_V_new_15', mabonSOC/mabonsoc.cpp:16 on static variable 'Index_V' and 'load' operation ('Index_V_load', mabonSOC/mabonsoc.cpp:13) on static variable 'Index_V'.
WARNING: [SCHED 204-68] The II Violation in module 'mabonsoc' (Function: mabonsoc): Unable to enforce a carried dependence constraint (II = 43, distance = 1, offset = 1)
   between 'store' operation ('Index_V_write_ln18', mabonSOC/mabonsoc.cpp:18) of variable 'Index_V_new_15', mabonSOC/mabonsoc.cpp:16 on static variable 'Index_V' and 'load' operation ('Index_V_load', mabonSOC/mabonsoc.cpp:13) on static variable 'Index_V'.
WARNING: [SCHED 204-68] The II Violation in module 'mabonsoc' (Function: mabonsoc): Unable to enforce a carried dependence constraint (II = 47, distance = 1, offset = 1)
   between 'store' operation ('Index_V_write_ln18', mabonSOC/mabonsoc.cpp:18) of variable 'Index_V_new_15', mabonSOC/mabonsoc.cpp:16 on static variable 'Index_V' and 'load' operation ('Index_V_load', mabonSOC/mabonsoc.cpp:13) on static variable 'Index_V'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 48, Depth = 53.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 1.685 seconds; current allocated memory: 380.693 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 2.535 seconds; current allocated memory: 387.304 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'log_28_15_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'log_28_15_s_log_apfixed_reduce_3' to 'log_28_15_s_log_abkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'log_28_15_s_log_apfixed_reduce_2' to 'log_28_15_s_log_acud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'log_28_15_s_log_apfixed_reduce_s' to 'log_28_15_s_log_adEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'mabonsoc_mac_mulsub_24ns_4ns_29ns_29_1_1' to 'mabonsoc_mac_mulseOg' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'mabonsoc_mac_mulseOg': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'log_28_15_s'.
INFO: [HLS 200-111]  Elapsed time: 5.231 seconds; current allocated memory: 394.482 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'sqrt_fixed_28_15_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'sqrt_fixed_28_15_s'.
INFO: [HLS 200-111]  Elapsed time: 1.134 seconds; current allocated memory: 397.720 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'mabonsoc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'mabonsoc/Out_r' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mabonsoc/reward' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'mabonsoc' to 's_axilite & ap_ctrl_hs'.
WARNING: [RTGEN 206-101] Register 'Index_V' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'X_V_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'X_V_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'X_V_2' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'X_V_3' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'X_V_4' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'X_V_5' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'X_V_6' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'X_V_7' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'X_V_8' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'X_V_9' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'X_V_10' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'X_V_11' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'X_V_12' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'X_V_13' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'X_V_14' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'X_V_15' is power-on initialization.
WARNING: [RTGEN 206-101] Register 't_V' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'T_V_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'T_V_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'T_V_2' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'T_V_3' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'T_V_4' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'T_V_5' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'T_V_6' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'T_V_7' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'T_V_8' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'T_V_9' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'T_V_10' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'T_V_11' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'T_V_12' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'T_V_13' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'T_V_14' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'T_V_15' is power-on initialization.
INFO: [RTGEN 206-100] Bundling port 'return', 'Out_r' and 'reward' to AXI-Lite port BUS_A.
INFO: [SYN 201-210] Renamed object name 'mabonsoc_mux_164_14_1_1' to 'mabonsoc_mux_164_fYi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'mabonsoc_sdiv_32ns_15ns_32_36_1' to 'mabonsoc_sdiv_32ng8j' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'mabonsoc_udiv_18ns_14ns_18_22_1' to 'mabonsoc_udiv_18nhbi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'mabonsoc_mux_164_15_1_1' to 'mabonsoc_mux_164_ibs' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'mabonsoc_mux_164_fYi': 34 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mabonsoc_mux_164_ibs': 14 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mabonsoc_sdiv_32ng8j': 16 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mabonsoc_udiv_18nhbi': 16 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'mabonsoc'.
INFO: [HLS 200-111]  Elapsed time: 2.66 seconds; current allocated memory: 407.621 MB.
INFO: [RTMG 210-279] Implementing memory 'log_28_15_s_log_abkb_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'log_28_15_s_log_acud_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'log_28_15_s_log_adEe_rom' using distributed ROMs.
INFO: [RTMG 210-282] Generating pipelined core: 'mabonsoc_sdiv_32ng8j_div'
INFO: [RTMG 210-282] Generating pipelined core: 'mabonsoc_udiv_18nhbi_div'
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:27 ; elapsed = 00:01:25 . Memory (MB): peak = 512.879 ; gain = 445.586
INFO: [VHDL 208-304] Generating VHDL RTL for mabonsoc.
INFO: [VLOG 209-307] Generating Verilog RTL for mabonsoc.
INFO: [HLS 200-112] Total elapsed time: 85.533 seconds; peak allocated memory: 407.621 MB.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg484-1'
WARNING: [IMPL 213-205] Ignored option '-use_netlist' which is only valid for 'pcore'.
INFO: [IMPL 213-8] Exporting RTL as a Vivado IP.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg484-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'mabonSOC/mabonsoc.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:01 ; elapsed = 00:00:51 . Memory (MB): peak = 179.508 ; gain = 88.129
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:01 ; elapsed = 00:00:51 . Memory (MB): peak = 179.508 ; gain = 88.129
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:03 ; elapsed = 00:00:54 . Memory (MB): peak = 258.277 ; gain = 166.898
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'log_apfixed_reduce::range_reduce<ap_fixed<29, 7, (ap_q_mode)5, (ap_o_mode)3, 0>, 4, 4, 24, 15>' into 'log_apfixed_reduce::log_traits<2>::range_reduction<24>' (E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_log_apfixed.h:252) automatically.
INFO: [XFORM 203-602] Inlining function 'log_apfixed_reduce::log_traits<2>::range_reduction<24>' into 'log_apfixed_reduce::log<28, 15>' (E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_log_apfixed.h:771) automatically.
INFO: [XFORM 203-602] Inlining function 'log_apfixed_reduce::log<27, 14>' into 'hls::log<27, 14>' (E:/xilinx/Vivado/2019.1/common/technology/autopilot\hls_math.h:1200) automatically.
INFO: [XFORM 203-602] Inlining function 'sqrt_fixed<27, 14>' into 'hls::sqrt<27, 14>' (E:/xilinx/Vivado/2019.1/common/technology/autopilot\hls_math.h:1272) automatically.
INFO: [XFORM 203-602] Inlining function 'hls::log<27, 14>' into 'mabonsoc' (mabonSOC/mabonsoc.cpp:23) automatically.
INFO: [XFORM 203-602] Inlining function 'hls::sqrt<27, 14>' into 'mabonsoc' (mabonSOC/mabonsoc.cpp:57) automatically.
WARNING: [SYNCHK 200-23] E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_sqrt_apfixed.h:272: variable-indexed range selection may cause suboptimal QoR.
INFO: [SYNCHK 200-10] 0 error(s), 1 warning(s).
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:04 ; elapsed = 00:00:55 . Memory (MB): peak = 313.359 ; gain = 221.980
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'sqrt_fixed<28, 15>' (E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_sqrt_apfixed.h:44:36).
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'mabonsoc' (mabonSOC/mabonsoc.cpp:2).
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'log_apfixed_reduce::log<28, 15>' (E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_log_apfixed.h:500:9).
INFO: [HLS 200-489] Unrolling loop 'Loop-1' (E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_sqrt_apfixed.h:267) in function 'sqrt_fixed<28, 15>' completely with a factor of 8.
INFO: [HLS 200-489] Unrolling loop 'Loop-2' (E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_sqrt_apfixed.h:295) in function 'sqrt_fixed<28, 15>' completely with a factor of 14.
INFO: [HLS 200-489] Unrolling loop 'L0' (mabonSOC/mabonsoc.cpp:53) in function 'mabonsoc' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'L1' (mabonSOC/mabonsoc.cpp:55) in function 'mabonsoc' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'L2' (mabonSOC/mabonsoc.cpp:63) in function 'mabonsoc' completely with a factor of 15.
INFO: [HLS 200-489] Unrolling loop 'Loop-1' (E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_log_apfixed.h:729) in function 'log_apfixed_reduce::log<28, 15>' completely with a factor of 28.
INFO: [XFORM 203-101] Partitioning array 'UCB.V' (mabonSOC/mabonsoc.cpp:8) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'T.V'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'X.V'  in dimension 1 completely.
INFO: [XFORM 203-602] Inlining function 'log_apfixed_reduce::range_reduce<ap_fixed<29, 7, (ap_q_mode)5, (ap_o_mode)3, 0>, 4, 4, 24, 15>' into 'log_apfixed_reduce::log_traits<2>::range_reduction<24>' (E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_log_apfixed.h:252) automatically.
INFO: [XFORM 203-602] Inlining function 'log_apfixed_reduce::log_traits<2>::range_reduction<24>' into 'log_apfixed_reduce::log<28, 15>' (E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_log_apfixed.h:771) automatically.
INFO: [XFORM 203-602] Inlining function 'log_apfixed_reduce::log<27, 14>' into 'hls::log<27, 14>' (E:/xilinx/Vivado/2019.1/common/technology/autopilot\hls_math.h:1200) automatically.
INFO: [XFORM 203-602] Inlining function 'sqrt_fixed<27, 14>' into 'hls::sqrt<27, 14>' (E:/xilinx/Vivado/2019.1/common/technology/autopilot\hls_math.h:1272) automatically.
INFO: [XFORM 203-602] Inlining function 'hls::log<27, 14>' into 'mabonsoc' (mabonSOC/mabonsoc.cpp:23) automatically.
INFO: [XFORM 203-602] Inlining function 'hls::sqrt<27, 14>' into 'mabonsoc' (mabonSOC/mabonsoc.cpp:57) automatically.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock to (E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_sqrt_apfixed.h:372:1) in function 'sqrt_fixed<28, 15>'... converting 111 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_log_apfixed.h:727:44) to (E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_log_apfixed.h:747:17) in function 'log_apfixed_reduce::log<28, 15>'... converting 29 basic blocks.
INFO: [XFORM 203-11] Balancing expressions in function 'log_apfixed_reduce::log<28, 15>' (E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_log_apfixed.h:178:90)...3 expression(s) balanced.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:06 ; elapsed = 00:00:58 . Memory (MB): peak = 409.453 ; gain = 318.074
WARNING: [XFORM 203-631] Renaming function 'log_apfixed_reduce::log<28, 15>' to 'log<28, 15>' (E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_log_apfixed.h:178:90)
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:08 ; elapsed = 00:01:00 . Memory (MB): peak = 438.348 ; gain = 346.969
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'mabonsoc' ...
WARNING: [SYN 201-103] Legalizing function name 'log<28, 15>' to 'log_28_15_s'.
WARNING: [SYN 201-103] Legalizing function name 'sqrt_fixed<28, 15>' to 'sqrt_fixed_28_15_s'.
WARNING: [SYN 201-107] Renaming port name 'mabonsoc/Out' to 'mabonsoc/Out_r' to avoid the conflict with HDL keywords or other object names.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'log_28_15_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'log<28, 15>'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 7.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 60.041 seconds; current allocated memory: 374.965 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.343 seconds; current allocated memory: 376.159 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'sqrt_fixed_28_15_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'sqrt_fixed<28, 15>'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 11.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.74 seconds; current allocated memory: 377.281 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.429 seconds; current allocated memory: 378.799 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'mabonsoc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'mabonsoc'.
WARNING: [SCHED 204-68] The II Violation in module 'mabonsoc' (Function: mabonsoc): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1)
   between 'store' operation ('Index_V_write_ln19', mabonSOC/mabonsoc.cpp:19) of variable 'Index_V_new_15', mabonSOC/mabonsoc.cpp:17 on static variable 'Index_V' and 'load' operation ('Index_V_load', mabonSOC/mabonsoc.cpp:13) on static variable 'Index_V'.
WARNING: [SCHED 204-68] The II Violation in module 'mabonsoc' (Function: mabonsoc): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1)
   between 'store' operation ('Index_V_write_ln19', mabonSOC/mabonsoc.cpp:19) of variable 'Index_V_new_15', mabonSOC/mabonsoc.cpp:17 on static variable 'Index_V' and 'load' operation ('Index_V_load', mabonSOC/mabonsoc.cpp:13) on static variable 'Index_V'.
WARNING: [SCHED 204-68] The II Violation in module 'mabonsoc' (Function: mabonsoc): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1)
   between 'store' operation ('Index_V_write_ln19', mabonSOC/mabonsoc.cpp:19) of variable 'Index_V_new_15', mabonSOC/mabonsoc.cpp:17 on static variable 'Index_V' and 'load' operation ('Index_V_load', mabonSOC/mabonsoc.cpp:13) on static variable 'Index_V'.
WARNING: [SCHED 204-68] The II Violation in module 'mabonsoc' (Function: mabonsoc): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1)
   between 'store' operation ('Index_V_write_ln19', mabonSOC/mabonsoc.cpp:19) of variable 'Index_V_new_15', mabonSOC/mabonsoc.cpp:17 on static variable 'Index_V' and 'load' operation ('Index_V_load', mabonSOC/mabonsoc.cpp:13) on static variable 'Index_V'.
WARNING: [SCHED 204-68] The II Violation in module 'mabonsoc' (Function: mabonsoc): Unable to enforce a carried dependence constraint (II = 35, distance = 1, offset = 1)
   between 'store' operation ('Index_V_write_ln19', mabonSOC/mabonsoc.cpp:19) of variable 'Index_V_new_15', mabonSOC/mabonsoc.cpp:17 on static variable 'Index_V' and 'load' operation ('Index_V_load', mabonSOC/mabonsoc.cpp:13) on static variable 'Index_V'.
WARNING: [SCHED 204-68] The II Violation in module 'mabonsoc' (Function: mabonsoc): Unable to enforce a carried dependence constraint (II = 43, distance = 1, offset = 1)
   between 'store' operation ('Index_V_write_ln19', mabonSOC/mabonsoc.cpp:19) of variable 'Index_V_new_15', mabonSOC/mabonsoc.cpp:17 on static variable 'Index_V' and 'load' operation ('Index_V_load', mabonSOC/mabonsoc.cpp:13) on static variable 'Index_V'.
WARNING: [SCHED 204-68] The II Violation in module 'mabonsoc' (Function: mabonsoc): Unable to enforce a carried dependence constraint (II = 47, distance = 1, offset = 1)
   between 'store' operation ('Index_V_write_ln19', mabonSOC/mabonsoc.cpp:19) of variable 'Index_V_new_15', mabonSOC/mabonsoc.cpp:17 on static variable 'Index_V' and 'load' operation ('Index_V_load', mabonSOC/mabonsoc.cpp:13) on static variable 'Index_V'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 48, Depth = 53.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 1.978 seconds; current allocated memory: 381.172 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 2.534 seconds; current allocated memory: 388.190 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'log_28_15_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'log_28_15_s_log_apfixed_reduce_3' to 'log_28_15_s_log_abkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'log_28_15_s_log_apfixed_reduce_2' to 'log_28_15_s_log_acud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'log_28_15_s_log_apfixed_reduce_s' to 'log_28_15_s_log_adEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'mabonsoc_mac_mulsub_24ns_4ns_29ns_29_1_1' to 'mabonsoc_mac_mulseOg' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'mabonsoc_mac_mulseOg': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'log_28_15_s'.
INFO: [HLS 200-111]  Elapsed time: 5.258 seconds; current allocated memory: 395.367 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'sqrt_fixed_28_15_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'sqrt_fixed_28_15_s'.
INFO: [HLS 200-111]  Elapsed time: 1.138 seconds; current allocated memory: 398.605 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'mabonsoc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'mabonsoc/Out_r' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mabonsoc/reward' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'mabonsoc' to 's_axilite & ap_ctrl_hs'.
WARNING: [RTGEN 206-101] Register 'Index_V' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'X_V_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'X_V_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'X_V_2' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'X_V_3' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'X_V_4' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'X_V_5' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'X_V_6' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'X_V_7' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'X_V_8' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'X_V_9' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'X_V_10' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'X_V_11' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'X_V_12' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'X_V_13' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'X_V_14' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'X_V_15' is power-on initialization.
WARNING: [RTGEN 206-101] Register 't_V' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'T_V_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'T_V_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'T_V_2' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'T_V_3' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'T_V_4' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'T_V_5' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'T_V_6' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'T_V_7' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'T_V_8' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'T_V_9' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'T_V_10' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'T_V_11' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'T_V_12' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'T_V_13' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'T_V_14' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'T_V_15' is power-on initialization.
INFO: [RTGEN 206-100] Bundling port 'return', 'Out_r' and 'reward' to AXI-Lite port BUS_A.
INFO: [SYN 201-210] Renamed object name 'mabonsoc_mux_164_14_1_1' to 'mabonsoc_mux_164_fYi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'mabonsoc_sdiv_32ns_15ns_32_36_1' to 'mabonsoc_sdiv_32ng8j' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'mabonsoc_udiv_18ns_14ns_18_22_1' to 'mabonsoc_udiv_18nhbi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'mabonsoc_mux_164_15_1_1' to 'mabonsoc_mux_164_ibs' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'mabonsoc_mux_164_fYi': 34 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mabonsoc_mux_164_ibs': 14 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mabonsoc_sdiv_32ng8j': 16 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mabonsoc_udiv_18nhbi': 16 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'mabonsoc'.
INFO: [HLS 200-111]  Elapsed time: 3.007 seconds; current allocated memory: 408.627 MB.
INFO: [RTMG 210-279] Implementing memory 'log_28_15_s_log_abkb_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'log_28_15_s_log_acud_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'log_28_15_s_log_adEe_rom' using distributed ROMs.
INFO: [RTMG 210-282] Generating pipelined core: 'mabonsoc_sdiv_32ng8j_div'
INFO: [RTMG 210-282] Generating pipelined core: 'mabonsoc_udiv_18nhbi_div'
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:28 ; elapsed = 00:01:23 . Memory (MB): peak = 515.254 ; gain = 423.875
INFO: [VHDL 208-304] Generating VHDL RTL for mabonsoc.
INFO: [VLOG 209-307] Generating Verilog RTL for mabonsoc.
INFO: [HLS 200-112] Total elapsed time: 83.408 seconds; peak allocated memory: 408.627 MB.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg484-1'
WARNING: [IMPL 213-205] Ignored option '-use_netlist' which is only valid for 'pcore'.
INFO: [IMPL 213-8] Exporting RTL as a Vivado IP.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg484-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'mabonSOC/mabonsoc.cpp' ... 
ERROR: [HLS 200-70] Compilation errors found: In file included from mabonSOC/mabonsoc.cpp:1:
mabonSOC/mabonsoc.cpp:72:2: error: unknown type name 't'
 t++;
 ^
mabonSOC/mabonsoc.cpp:72:3: error: expected unqualified-id
 t++;
  ^
mabonSOC/mabonsoc.cpp:73:1: error: extraneous closing brace ('}')
}
^
3 errors generated.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg484-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'mabonSOC/mabonsoc.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:01 ; elapsed = 00:00:51 . Memory (MB): peak = 178.508 ; gain = 87.117
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:01 ; elapsed = 00:00:51 . Memory (MB): peak = 178.508 ; gain = 87.117
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:03 ; elapsed = 00:00:54 . Memory (MB): peak = 258.246 ; gain = 166.855
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'log_apfixed_reduce::range_reduce<ap_fixed<29, 7, (ap_q_mode)5, (ap_o_mode)3, 0>, 4, 4, 24, 15>' into 'log_apfixed_reduce::log_traits<2>::range_reduction<24>' (E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_log_apfixed.h:252) automatically.
INFO: [XFORM 203-602] Inlining function 'log_apfixed_reduce::log_traits<2>::range_reduction<24>' into 'log_apfixed_reduce::log<28, 15>' (E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_log_apfixed.h:771) automatically.
INFO: [XFORM 203-602] Inlining function 'log_apfixed_reduce::log<27, 14>' into 'hls::log<27, 14>' (E:/xilinx/Vivado/2019.1/common/technology/autopilot\hls_math.h:1200) automatically.
INFO: [XFORM 203-602] Inlining function 'sqrt_fixed<27, 14>' into 'hls::sqrt<27, 14>' (E:/xilinx/Vivado/2019.1/common/technology/autopilot\hls_math.h:1272) automatically.
INFO: [XFORM 203-602] Inlining function 'hls::log<27, 14>' into 'mabonsoc' (mabonSOC/mabonsoc.cpp:23) automatically.
INFO: [XFORM 203-602] Inlining function 'hls::sqrt<27, 14>' into 'mabonsoc' (mabonSOC/mabonsoc.cpp:38) automatically.
WARNING: [SYNCHK 200-23] E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_sqrt_apfixed.h:272: variable-indexed range selection may cause suboptimal QoR.
INFO: [SYNCHK 200-10] 0 error(s), 1 warning(s).
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:04 ; elapsed = 00:00:55 . Memory (MB): peak = 314.266 ; gain = 222.875
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'sqrt_fixed<28, 15>' (E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_sqrt_apfixed.h:44:36).
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'mabonsoc' (mabonSOC/mabonsoc.cpp:2).
WARNING: [XFORM 203-503] Ignored partial unroll directive for loop 'L1' (mabonSOC/mabonsoc.cpp:36) because its parent loop or function is pipelined.
WARNING: [XFORM 203-505] Ignored pipeline directive for loop 'L2' (mabonSOC/mabonsoc.cpp:63) because its parent loop or function is pipelined.
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'log_apfixed_reduce::log<28, 15>' (E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_log_apfixed.h:500:9).
INFO: [HLS 200-489] Unrolling loop 'Loop-1' (E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_sqrt_apfixed.h:267) in function 'sqrt_fixed<28, 15>' completely with a factor of 8.
INFO: [HLS 200-489] Unrolling loop 'Loop-2' (E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_sqrt_apfixed.h:295) in function 'sqrt_fixed<28, 15>' completely with a factor of 14.
INFO: [HLS 200-489] Unrolling loop 'L1' (mabonSOC/mabonsoc.cpp:36) in function 'mabonsoc' completely with a factor of 16.
INFO: [HLS 200-489] Unrolling loop 'L2' (mabonSOC/mabonsoc.cpp:63) in function 'mabonsoc' completely with a factor of 15.
INFO: [HLS 200-489] Unrolling loop 'Loop-1' (E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_log_apfixed.h:729) in function 'log_apfixed_reduce::log<28, 15>' completely with a factor of 28.
INFO: [XFORM 203-101] Partitioning array 'UCB.V' (mabonSOC/mabonsoc.cpp:9) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'T.V'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'X.V'  in dimension 1 completely.
INFO: [XFORM 203-602] Inlining function 'log_apfixed_reduce::range_reduce<ap_fixed<29, 7, (ap_q_mode)5, (ap_o_mode)3, 0>, 4, 4, 24, 15>' into 'log_apfixed_reduce::log_traits<2>::range_reduction<24>' (E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_log_apfixed.h:252) automatically.
INFO: [XFORM 203-602] Inlining function 'log_apfixed_reduce::log_traits<2>::range_reduction<24>' into 'log_apfixed_reduce::log<28, 15>' (E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_log_apfixed.h:771) automatically.
INFO: [XFORM 203-602] Inlining function 'log_apfixed_reduce::log<27, 14>' into 'hls::log<27, 14>' (E:/xilinx/Vivado/2019.1/common/technology/autopilot\hls_math.h:1200) automatically.
INFO: [XFORM 203-602] Inlining function 'sqrt_fixed<27, 14>' into 'hls::sqrt<27, 14>' (E:/xilinx/Vivado/2019.1/common/technology/autopilot\hls_math.h:1272) automatically.
INFO: [XFORM 203-602] Inlining function 'hls::log<27, 14>' into 'mabonsoc' (mabonSOC/mabonsoc.cpp:23) automatically.
INFO: [XFORM 203-602] Inlining function 'hls::sqrt<27, 14>' into 'mabonsoc' (mabonSOC/mabonsoc.cpp:38) automatically.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock to (E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_sqrt_apfixed.h:372:1) in function 'sqrt_fixed<28, 15>'... converting 111 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_log_apfixed.h:727:44) to (E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_log_apfixed.h:747:17) in function 'log_apfixed_reduce::log<28, 15>'... converting 29 basic blocks.
INFO: [XFORM 203-11] Balancing expressions in function 'log_apfixed_reduce::log<28, 15>' (E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_log_apfixed.h:178:90)...3 expression(s) balanced.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:06 ; elapsed = 00:00:58 . Memory (MB): peak = 408.309 ; gain = 316.918
WARNING: [XFORM 203-631] Renaming function 'log_apfixed_reduce::log<28, 15>' to 'log<28, 15>' (E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_log_apfixed.h:178:90)
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:08 ; elapsed = 00:01:00 . Memory (MB): peak = 438.398 ; gain = 347.008
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'mabonsoc' ...
WARNING: [SYN 201-103] Legalizing function name 'log<28, 15>' to 'log_28_15_s'.
WARNING: [SYN 201-103] Legalizing function name 'sqrt_fixed<28, 15>' to 'sqrt_fixed_28_15_s'.
WARNING: [SYN 201-107] Renaming port name 'mabonsoc/Out' to 'mabonsoc/Out_r' to avoid the conflict with HDL keywords or other object names.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'log_28_15_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'log<28, 15>'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 7.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 60.53 seconds; current allocated memory: 374.961 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.338 seconds; current allocated memory: 376.155 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'sqrt_fixed_28_15_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'sqrt_fixed<28, 15>'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 11.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.743 seconds; current allocated memory: 377.276 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.429 seconds; current allocated memory: 378.794 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'mabonsoc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'mabonsoc'.
WARNING: [SCHED 204-68] The II Violation in module 'mabonsoc' (Function: mabonsoc): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1)
   between 'store' operation ('Index_V_write_ln19', mabonSOC/mabonsoc.cpp:19) of variable 'Index_V_new_15', mabonSOC/mabonsoc.cpp:17 on static variable 'Index_V' and 'load' operation ('Index_V_load', mabonSOC/mabonsoc.cpp:14) on static variable 'Index_V'.
WARNING: [SCHED 204-68] The II Violation in module 'mabonsoc' (Function: mabonsoc): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1)
   between 'store' operation ('Index_V_write_ln19', mabonSOC/mabonsoc.cpp:19) of variable 'Index_V_new_15', mabonSOC/mabonsoc.cpp:17 on static variable 'Index_V' and 'load' operation ('Index_V_load', mabonSOC/mabonsoc.cpp:14) on static variable 'Index_V'.
WARNING: [SCHED 204-68] The II Violation in module 'mabonsoc' (Function: mabonsoc): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1)
   between 'store' operation ('Index_V_write_ln19', mabonSOC/mabonsoc.cpp:19) of variable 'Index_V_new_15', mabonSOC/mabonsoc.cpp:17 on static variable 'Index_V' and 'load' operation ('Index_V_load', mabonSOC/mabonsoc.cpp:14) on static variable 'Index_V'.
WARNING: [SCHED 204-68] The II Violation in module 'mabonsoc' (Function: mabonsoc): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1)
   between 'store' operation ('Index_V_write_ln19', mabonSOC/mabonsoc.cpp:19) of variable 'Index_V_new_15', mabonSOC/mabonsoc.cpp:17 on static variable 'Index_V' and 'load' operation ('Index_V_load', mabonSOC/mabonsoc.cpp:14) on static variable 'Index_V'.
WARNING: [SCHED 204-68] The II Violation in module 'mabonsoc' (Function: mabonsoc): Unable to enforce a carried dependence constraint (II = 35, distance = 1, offset = 1)
   between 'store' operation ('Index_V_write_ln19', mabonSOC/mabonsoc.cpp:19) of variable 'Index_V_new_15', mabonSOC/mabonsoc.cpp:17 on static variable 'Index_V' and 'load' operation ('Index_V_load', mabonSOC/mabonsoc.cpp:14) on static variable 'Index_V'.
WARNING: [SCHED 204-68] The II Violation in module 'mabonsoc' (Function: mabonsoc): Unable to enforce a carried dependence constraint (II = 43, distance = 1, offset = 1)
   between 'store' operation ('Index_V_write_ln19', mabonSOC/mabonsoc.cpp:19) of variable 'Index_V_new_15', mabonSOC/mabonsoc.cpp:17 on static variable 'Index_V' and 'load' operation ('Index_V_load', mabonSOC/mabonsoc.cpp:14) on static variable 'Index_V'.
WARNING: [SCHED 204-68] The II Violation in module 'mabonsoc' (Function: mabonsoc): Unable to enforce a carried dependence constraint (II = 47, distance = 1, offset = 1)
   between 'store' operation ('Index_V_write_ln19', mabonSOC/mabonsoc.cpp:19) of variable 'Index_V_new_15', mabonSOC/mabonsoc.cpp:17 on static variable 'Index_V' and 'load' operation ('Index_V_load', mabonSOC/mabonsoc.cpp:14) on static variable 'Index_V'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 48, Depth = 53.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 2.071 seconds; current allocated memory: 381.168 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 2.524 seconds; current allocated memory: 388.186 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'log_28_15_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'log_28_15_s_log_apfixed_reduce_3' to 'log_28_15_s_log_abkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'log_28_15_s_log_apfixed_reduce_2' to 'log_28_15_s_log_acud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'log_28_15_s_log_apfixed_reduce_s' to 'log_28_15_s_log_adEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'mabonsoc_mac_mulsub_24ns_4ns_29ns_29_1_1' to 'mabonsoc_mac_mulseOg' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'mabonsoc_mac_mulseOg': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'log_28_15_s'.
INFO: [HLS 200-111]  Elapsed time: 6.097 seconds; current allocated memory: 395.363 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'sqrt_fixed_28_15_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'sqrt_fixed_28_15_s'.
INFO: [HLS 200-111]  Elapsed time: 1.141 seconds; current allocated memory: 398.601 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'mabonsoc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'mabonsoc/Out_r' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mabonsoc/reward' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'mabonsoc' to 's_axilite & ap_ctrl_hs'.
WARNING: [RTGEN 206-101] Register 'Index_V' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'X_V_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'X_V_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'X_V_2' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'X_V_3' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'X_V_4' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'X_V_5' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'X_V_6' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'X_V_7' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'X_V_8' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'X_V_9' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'X_V_10' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'X_V_11' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'X_V_12' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'X_V_13' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'X_V_14' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'X_V_15' is power-on initialization.
WARNING: [RTGEN 206-101] Register 't_V' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'T_V_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'T_V_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'T_V_2' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'T_V_3' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'T_V_4' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'T_V_5' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'T_V_6' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'T_V_7' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'T_V_8' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'T_V_9' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'T_V_10' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'T_V_11' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'T_V_12' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'T_V_13' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'T_V_14' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'T_V_15' is power-on initialization.
INFO: [RTGEN 206-100] Bundling port 'return', 'Out_r' and 'reward' to AXI-Lite port BUS_A.
INFO: [SYN 201-210] Renamed object name 'mabonsoc_mux_164_14_1_1' to 'mabonsoc_mux_164_fYi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'mabonsoc_sdiv_32ns_15ns_32_36_1' to 'mabonsoc_sdiv_32ng8j' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'mabonsoc_udiv_18ns_14ns_18_22_1' to 'mabonsoc_udiv_18nhbi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'mabonsoc_mux_164_15_1_1' to 'mabonsoc_mux_164_ibs' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'mabonsoc_mux_164_fYi': 34 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mabonsoc_mux_164_ibs': 14 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mabonsoc_sdiv_32ng8j': 16 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mabonsoc_udiv_18nhbi': 16 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'mabonsoc'.
INFO: [HLS 200-111]  Elapsed time: 2.728 seconds; current allocated memory: 408.622 MB.
INFO: [RTMG 210-279] Implementing memory 'log_28_15_s_log_abkb_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'log_28_15_s_log_acud_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'log_28_15_s_log_adEe_rom' using distributed ROMs.
INFO: [RTMG 210-282] Generating pipelined core: 'mabonsoc_sdiv_32ng8j_div'
INFO: [RTMG 210-282] Generating pipelined core: 'mabonsoc_udiv_18nhbi_div'
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:28 ; elapsed = 00:01:25 . Memory (MB): peak = 515.160 ; gain = 423.770
INFO: [VHDL 208-304] Generating VHDL RTL for mabonsoc.
INFO: [VLOG 209-307] Generating Verilog RTL for mabonsoc.
INFO: [HLS 200-112] Total elapsed time: 84.719 seconds; peak allocated memory: 408.622 MB.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg484-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'mabonSOC/mabonsoc.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:01 ; elapsed = 00:00:50 . Memory (MB): peak = 178.223 ; gain = 86.910
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:01 ; elapsed = 00:00:50 . Memory (MB): peak = 178.223 ; gain = 86.910
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:03 ; elapsed = 00:00:53 . Memory (MB): peak = 258.477 ; gain = 167.164
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'log_apfixed_reduce::range_reduce<ap_fixed<29, 7, (ap_q_mode)5, (ap_o_mode)3, 0>, 4, 4, 24, 15>' into 'log_apfixed_reduce::log_traits<2>::range_reduction<24>' (E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_log_apfixed.h:252) automatically.
INFO: [XFORM 203-602] Inlining function 'log_apfixed_reduce::log_traits<2>::range_reduction<24>' into 'log_apfixed_reduce::log<28, 15>' (E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_log_apfixed.h:771) automatically.
INFO: [XFORM 203-602] Inlining function 'log_apfixed_reduce::log<27, 14>' into 'hls::log<27, 14>' (E:/xilinx/Vivado/2019.1/common/technology/autopilot\hls_math.h:1200) automatically.
INFO: [XFORM 203-602] Inlining function 'sqrt_fixed<27, 14>' into 'hls::sqrt<27, 14>' (E:/xilinx/Vivado/2019.1/common/technology/autopilot\hls_math.h:1272) automatically.
INFO: [XFORM 203-602] Inlining function 'hls::log<27, 14>' into 'mabonsoc' (mabonSOC/mabonsoc.cpp:23) automatically.
INFO: [XFORM 203-602] Inlining function 'hls::sqrt<27, 14>' into 'mabonsoc' (mabonSOC/mabonsoc.cpp:38) automatically.
WARNING: [SYNCHK 200-23] E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_sqrt_apfixed.h:272: variable-indexed range selection may cause suboptimal QoR.
INFO: [SYNCHK 200-10] 0 error(s), 1 warning(s).
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:04 ; elapsed = 00:00:54 . Memory (MB): peak = 313.051 ; gain = 221.738
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'sqrt_fixed<28, 15>' (E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_sqrt_apfixed.h:44:36).
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'mabonsoc' (mabonSOC/mabonsoc.cpp:2).
WARNING: [XFORM 203-503] Ignored partial unroll directive for loop 'L1' (mabonSOC/mabonsoc.cpp:36) because its parent loop or function is pipelined.
WARNING: [XFORM 203-505] Ignored pipeline directive for loop 'L2' (mabonSOC/mabonsoc.cpp:63) because its parent loop or function is pipelined.
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'log_apfixed_reduce::log<28, 15>' (E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_log_apfixed.h:500:9).
INFO: [HLS 200-489] Unrolling loop 'Loop-1' (E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_sqrt_apfixed.h:267) in function 'sqrt_fixed<28, 15>' completely with a factor of 8.
INFO: [HLS 200-489] Unrolling loop 'Loop-2' (E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_sqrt_apfixed.h:295) in function 'sqrt_fixed<28, 15>' completely with a factor of 14.
INFO: [HLS 200-489] Unrolling loop 'L1' (mabonSOC/mabonsoc.cpp:36) in function 'mabonsoc' completely with a factor of 16.
INFO: [HLS 200-489] Unrolling loop 'L2' (mabonSOC/mabonsoc.cpp:63) in function 'mabonsoc' completely with a factor of 15.
INFO: [HLS 200-489] Unrolling loop 'Loop-1' (E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_log_apfixed.h:729) in function 'log_apfixed_reduce::log<28, 15>' completely with a factor of 28.
INFO: [XFORM 203-101] Partitioning array 'UCB.V' (mabonSOC/mabonsoc.cpp:9) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'T.V'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'X.V'  in dimension 1 completely.
INFO: [XFORM 203-602] Inlining function 'log_apfixed_reduce::range_reduce<ap_fixed<29, 7, (ap_q_mode)5, (ap_o_mode)3, 0>, 4, 4, 24, 15>' into 'log_apfixed_reduce::log_traits<2>::range_reduction<24>' (E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_log_apfixed.h:252) automatically.
INFO: [XFORM 203-602] Inlining function 'log_apfixed_reduce::log_traits<2>::range_reduction<24>' into 'log_apfixed_reduce::log<28, 15>' (E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_log_apfixed.h:771) automatically.
INFO: [XFORM 203-602] Inlining function 'log_apfixed_reduce::log<27, 14>' into 'hls::log<27, 14>' (E:/xilinx/Vivado/2019.1/common/technology/autopilot\hls_math.h:1200) automatically.
INFO: [XFORM 203-602] Inlining function 'sqrt_fixed<27, 14>' into 'hls::sqrt<27, 14>' (E:/xilinx/Vivado/2019.1/common/technology/autopilot\hls_math.h:1272) automatically.
INFO: [XFORM 203-602] Inlining function 'hls::log<27, 14>' into 'mabonsoc' (mabonSOC/mabonsoc.cpp:23) automatically.
INFO: [XFORM 203-602] Inlining function 'hls::sqrt<27, 14>' into 'mabonsoc' (mabonSOC/mabonsoc.cpp:38) automatically.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock to (E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_sqrt_apfixed.h:372:1) in function 'sqrt_fixed<28, 15>'... converting 111 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_log_apfixed.h:727:44) to (E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_log_apfixed.h:747:17) in function 'log_apfixed_reduce::log<28, 15>'... converting 29 basic blocks.
INFO: [XFORM 203-11] Balancing expressions in function 'log_apfixed_reduce::log<28, 15>' (E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_log_apfixed.h:178:90)...3 expression(s) balanced.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:06 ; elapsed = 00:00:56 . Memory (MB): peak = 408.988 ; gain = 317.676
WARNING: [XFORM 203-631] Renaming function 'log_apfixed_reduce::log<28, 15>' to 'log<28, 15>' (E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_log_apfixed.h:178:90)
WARNING: [XFORM 203-532] Ignored the rewind option for Function 'mabonsoc' (mabonSOC/mabonsoc.cpp:2) as the option is not applicable to function pipelining.
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:08 ; elapsed = 00:00:59 . Memory (MB): peak = 438.250 ; gain = 346.938
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'mabonsoc' ...
WARNING: [SYN 201-103] Legalizing function name 'log<28, 15>' to 'log_28_15_s'.
WARNING: [SYN 201-103] Legalizing function name 'sqrt_fixed<28, 15>' to 'sqrt_fixed_28_15_s'.
WARNING: [SYN 201-107] Renaming port name 'mabonsoc/Out' to 'mabonsoc/Out_r' to avoid the conflict with HDL keywords or other object names.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'log_28_15_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'log<28, 15>'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 7.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 58.874 seconds; current allocated memory: 374.995 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.332 seconds; current allocated memory: 376.189 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'sqrt_fixed_28_15_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'sqrt_fixed<28, 15>'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 11.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.721 seconds; current allocated memory: 377.308 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.414 seconds; current allocated memory: 378.827 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'mabonsoc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'mabonsoc'.
WARNING: [SCHED 204-68] The II Violation in module 'mabonsoc' (Function: mabonsoc): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1)
   between 'store' operation ('Index_V_write_ln19', mabonSOC/mabonsoc.cpp:19) of variable 'Index_V_new_15', mabonSOC/mabonsoc.cpp:17 on static variable 'Index_V' and 'load' operation ('Index_V_load', mabonSOC/mabonsoc.cpp:14) on static variable 'Index_V'.
WARNING: [SCHED 204-68] The II Violation in module 'mabonsoc' (Function: mabonsoc): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1)
   between 'store' operation ('Index_V_write_ln19', mabonSOC/mabonsoc.cpp:19) of variable 'Index_V_new_15', mabonSOC/mabonsoc.cpp:17 on static variable 'Index_V' and 'load' operation ('Index_V_load', mabonSOC/mabonsoc.cpp:14) on static variable 'Index_V'.
WARNING: [SCHED 204-68] The II Violation in module 'mabonsoc' (Function: mabonsoc): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1)
   between 'store' operation ('Index_V_write_ln19', mabonSOC/mabonsoc.cpp:19) of variable 'Index_V_new_15', mabonSOC/mabonsoc.cpp:17 on static variable 'Index_V' and 'load' operation ('Index_V_load', mabonSOC/mabonsoc.cpp:14) on static variable 'Index_V'.
WARNING: [SCHED 204-68] The II Violation in module 'mabonsoc' (Function: mabonsoc): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1)
   between 'store' operation ('Index_V_write_ln19', mabonSOC/mabonsoc.cpp:19) of variable 'Index_V_new_15', mabonSOC/mabonsoc.cpp:17 on static variable 'Index_V' and 'load' operation ('Index_V_load', mabonSOC/mabonsoc.cpp:14) on static variable 'Index_V'.
WARNING: [SCHED 204-68] The II Violation in module 'mabonsoc' (Function: mabonsoc): Unable to enforce a carried dependence constraint (II = 35, distance = 1, offset = 1)
   between 'store' operation ('Index_V_write_ln19', mabonSOC/mabonsoc.cpp:19) of variable 'Index_V_new_15', mabonSOC/mabonsoc.cpp:17 on static variable 'Index_V' and 'load' operation ('Index_V_load', mabonSOC/mabonsoc.cpp:14) on static variable 'Index_V'.
WARNING: [SCHED 204-68] The II Violation in module 'mabonsoc' (Function: mabonsoc): Unable to enforce a carried dependence constraint (II = 43, distance = 1, offset = 1)
   between 'store' operation ('Index_V_write_ln19', mabonSOC/mabonsoc.cpp:19) of variable 'Index_V_new_15', mabonSOC/mabonsoc.cpp:17 on static variable 'Index_V' and 'load' operation ('Index_V_load', mabonSOC/mabonsoc.cpp:14) on static variable 'Index_V'.
WARNING: [SCHED 204-68] The II Violation in module 'mabonsoc' (Function: mabonsoc): Unable to enforce a carried dependence constraint (II = 47, distance = 1, offset = 1)
   between 'store' operation ('Index_V_write_ln19', mabonSOC/mabonsoc.cpp:19) of variable 'Index_V_new_15', mabonSOC/mabonsoc.cpp:17 on static variable 'Index_V' and 'load' operation ('Index_V_load', mabonSOC/mabonsoc.cpp:14) on static variable 'Index_V'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 48, Depth = 53.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 2.016 seconds; current allocated memory: 381.200 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 2.461 seconds; current allocated memory: 388.218 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'log_28_15_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'log_28_15_s_log_apfixed_reduce_3' to 'log_28_15_s_log_abkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'log_28_15_s_log_apfixed_reduce_2' to 'log_28_15_s_log_acud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'log_28_15_s_log_apfixed_reduce_s' to 'log_28_15_s_log_adEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'mabonsoc_mac_mulsub_24ns_4ns_29ns_29_1_1' to 'mabonsoc_mac_mulseOg' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'mabonsoc_mac_mulseOg': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'log_28_15_s'.
INFO: [HLS 200-111]  Elapsed time: 5.216 seconds; current allocated memory: 395.395 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'sqrt_fixed_28_15_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'sqrt_fixed_28_15_s'.
INFO: [HLS 200-111]  Elapsed time: 1.129 seconds; current allocated memory: 398.633 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'mabonsoc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'mabonsoc/Out_r' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mabonsoc/reward' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'mabonsoc' to 's_axilite & ap_ctrl_hs'.
WARNING: [RTGEN 206-101] Register 'Index_V' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'X_V_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'X_V_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'X_V_2' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'X_V_3' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'X_V_4' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'X_V_5' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'X_V_6' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'X_V_7' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'X_V_8' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'X_V_9' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'X_V_10' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'X_V_11' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'X_V_12' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'X_V_13' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'X_V_14' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'X_V_15' is power-on initialization.
WARNING: [RTGEN 206-101] Register 't_V' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'T_V_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'T_V_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'T_V_2' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'T_V_3' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'T_V_4' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'T_V_5' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'T_V_6' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'T_V_7' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'T_V_8' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'T_V_9' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'T_V_10' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'T_V_11' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'T_V_12' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'T_V_13' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'T_V_14' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'T_V_15' is power-on initialization.
INFO: [RTGEN 206-100] Bundling port 'return', 'Out_r' and 'reward' to AXI-Lite port BUS_A.
INFO: [SYN 201-210] Renamed object name 'mabonsoc_mux_164_14_1_1' to 'mabonsoc_mux_164_fYi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'mabonsoc_sdiv_32ns_15ns_32_36_1' to 'mabonsoc_sdiv_32ng8j' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'mabonsoc_udiv_18ns_14ns_18_22_1' to 'mabonsoc_udiv_18nhbi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'mabonsoc_mux_164_15_1_1' to 'mabonsoc_mux_164_ibs' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'mabonsoc_mux_164_fYi': 34 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mabonsoc_mux_164_ibs': 14 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mabonsoc_sdiv_32ng8j': 16 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mabonsoc_udiv_18nhbi': 16 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'mabonsoc'.
INFO: [HLS 200-111]  Elapsed time: 2.8 seconds; current allocated memory: 408.655 MB.
INFO: [RTMG 210-279] Implementing memory 'log_28_15_s_log_abkb_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'log_28_15_s_log_acud_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'log_28_15_s_log_adEe_rom' using distributed ROMs.
INFO: [RTMG 210-282] Generating pipelined core: 'mabonsoc_sdiv_32ng8j_div'
INFO: [RTMG 210-282] Generating pipelined core: 'mabonsoc_udiv_18nhbi_div'
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:27 ; elapsed = 00:01:22 . Memory (MB): peak = 515.227 ; gain = 423.914
INFO: [VHDL 208-304] Generating VHDL RTL for mabonsoc.
INFO: [VLOG 209-307] Generating Verilog RTL for mabonsoc.
INFO: [HLS 200-112] Total elapsed time: 81.951 seconds; peak allocated memory: 408.655 MB.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg484-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'mabonSOC/mabonsoc.cpp' ... 
WARNING: [HLS 214-111] Static variables and non-static stream cannot be used inside a dataflow region: mabonSOC/mabonsoc.cpp:7:17
WARNING: [HLS 200-471] Dataflow form checks found 1 issue(s) in file mabonSOC/mabonsoc.cpp
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:01 ; elapsed = 00:00:51 . Memory (MB): peak = 178.957 ; gain = 87.578
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:01 ; elapsed = 00:00:51 . Memory (MB): peak = 178.957 ; gain = 87.578
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:03 ; elapsed = 00:00:54 . Memory (MB): peak = 258.484 ; gain = 167.105
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'log_apfixed_reduce::range_reduce<ap_fixed<29, 7, (ap_q_mode)5, (ap_o_mode)3, 0>, 4, 4, 24, 15>' into 'log_apfixed_reduce::log_traits<2>::range_reduction<24>' (E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_log_apfixed.h:252) automatically.
INFO: [XFORM 203-602] Inlining function 'log_apfixed_reduce::log_traits<2>::range_reduction<24>' into 'log_apfixed_reduce::log<28, 15>' (E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_log_apfixed.h:771) automatically.
INFO: [XFORM 203-602] Inlining function 'log_apfixed_reduce::log<27, 14>' into 'hls::log<27, 14>' (E:/xilinx/Vivado/2019.1/common/technology/autopilot\hls_math.h:1200) automatically.
INFO: [XFORM 203-602] Inlining function 'sqrt_fixed<27, 14>' into 'hls::sqrt<27, 14>' (E:/xilinx/Vivado/2019.1/common/technology/autopilot\hls_math.h:1272) automatically.
WARNING: [SYNCHK 200-23] E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_sqrt_apfixed.h:272: variable-indexed range selection may cause suboptimal QoR.
INFO: [SYNCHK 200-10] 0 error(s), 1 warning(s).
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:04 ; elapsed = 00:00:55 . Memory (MB): peak = 315.598 ; gain = 224.219
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'sqrt_fixed<28, 15>' (E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_sqrt_apfixed.h:44:36).
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'log_apfixed_reduce::log<28, 15>' (E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_log_apfixed.h:500:9).
INFO: [HLS 200-489] Unrolling loop 'Loop-1' (E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_sqrt_apfixed.h:267) in function 'sqrt_fixed<28, 15>' completely with a factor of 8.
INFO: [HLS 200-489] Unrolling loop 'Loop-2' (E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_sqrt_apfixed.h:295) in function 'sqrt_fixed<28, 15>' completely with a factor of 14.
INFO: [XFORM 203-501] Unrolling loop 'L1' (mabonSOC/mabonsoc.cpp:36) in function 'mabonsoc' partially with a factor of 8.
INFO: [HLS 200-489] Unrolling loop 'Loop-1' (E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_log_apfixed.h:729) in function 'log_apfixed_reduce::log<28, 15>' completely with a factor of 28.
INFO: [XFORM 203-101] Partitioning array 'UCB.V' (mabonSOC/mabonsoc.cpp:9) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'T.V'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'X.V'  in dimension 1 completely.
INFO: [XFORM 203-602] Inlining function 'log_apfixed_reduce::range_reduce<ap_fixed<29, 7, (ap_q_mode)5, (ap_o_mode)3, 0>, 4, 4, 24, 15>' into 'log_apfixed_reduce::log_traits<2>::range_reduction<24>' (E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_log_apfixed.h:252) automatically.
INFO: [XFORM 203-602] Inlining function 'log_apfixed_reduce::log_traits<2>::range_reduction<24>' into 'log_apfixed_reduce::log<28, 15>' (E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_log_apfixed.h:771) automatically.
INFO: [XFORM 203-602] Inlining function 'log_apfixed_reduce::log<27, 14>' into 'hls::log<27, 14>' (E:/xilinx/Vivado/2019.1/common/technology/autopilot\hls_math.h:1200) automatically.
INFO: [XFORM 203-602] Inlining function 'sqrt_fixed<27, 14>' into 'hls::sqrt<27, 14>' (E:/xilinx/Vivado/2019.1/common/technology/autopilot\hls_math.h:1272) automatically.
INFO: [XFORM 203-712] Applying dataflow to function 'mabonsoc', detected/extracted 1 process function(s): 
	 'Block_codeRepl1066_proc161'.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_sqrt_apfixed.h:44:1) to (E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_sqrt_apfixed.h:372:1) in function 'sqrt_fixed<28, 15>'... converting 109 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_log_apfixed.h:727:44) to (E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_log_apfixed.h:747:17) in function 'log_apfixed_reduce::log<28, 15>'... converting 29 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (mabonSOC/mabonsoc.cpp:36:28) to (mabonSOC/mabonsoc.cpp:36:23) in function 'Block_codeRepl1066_proc161'... converting 25 basic blocks.
INFO: [XFORM 203-602] Inlining function 'hls::log<27, 14>' into 'Block_codeRepl1066_proc161' (mabonSOC/mabonsoc.cpp:23) automatically.
INFO: [XFORM 203-602] Inlining function 'hls::sqrt<27, 14>' into 'Block_codeRepl1066_proc161' (mabonSOC/mabonsoc.cpp:38) automatically.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:06 ; elapsed = 00:00:58 . Memory (MB): peak = 410.375 ; gain = 318.996
WARNING: [XFORM 203-631] Renaming function 'log_apfixed_reduce::log<28, 15>' to 'log<28, 15>' (E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_log_apfixed.h:178:90)
WARNING: [XFORM 203-631] Renaming function 'Block_codeRepl1066_proc161' to 'Block_codeRepl1066_p' (mabonSOC/mabonsoc.cpp:14:3)
WARNING: [XFORM 203-532] Unable to perform loop rewinding: Function 'Block_codeRepl1066_p' (mabonSOC/mabonsoc.cpp:14:3) contains multiple loops.
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:08 ; elapsed = 00:01:00 . Memory (MB): peak = 448.582 ; gain = 357.203
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'mabonsoc' ...
WARNING: [SYN 201-103] Legalizing function name 'log<28, 15>' to 'log_28_15_s'.
WARNING: [SYN 201-103] Legalizing function name 'sqrt_fixed<28, 15>' to 'sqrt_fixed_28_15_s'.
WARNING: [SYN 201-107] Renaming port name 'mabonsoc/Out' to 'mabonsoc/Out_r' to avoid the conflict with HDL keywords or other object names.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'log_28_15_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'log<28, 15>'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 8.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 60.131 seconds; current allocated memory: 384.850 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.331 seconds; current allocated memory: 386.030 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'sqrt_fixed_28_15_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'sqrt_fixed<28, 15>'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 11.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.731 seconds; current allocated memory: 387.188 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.426 seconds; current allocated memory: 388.669 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Block_codeRepl1066_p' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'L2'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.93 seconds; current allocated memory: 390.449 MB.
INFO: [HLS 200-434] Only 1 loops out of a total 2 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 1.499 seconds; current allocated memory: 395.687 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'mabonsoc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 2.83 seconds; current allocated memory: 398.247 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.844 seconds; current allocated memory: 399.147 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'log_28_15_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'log_28_15_s_log_apfixed_reduce_3' to 'log_28_15_s_log_abkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'log_28_15_s_log_apfixed_reduce_2' to 'log_28_15_s_log_acud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'log_28_15_s_log_apfixed_reduce_s' to 'log_28_15_s_log_adEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'mabonsoc_mac_mulsub_24ns_4ns_29ns_29_1_1' to 'mabonsoc_mac_mulseOg' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'mabonsoc_mac_mulseOg': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'log_28_15_s'.
INFO: [HLS 200-111]  Elapsed time: 2.424 seconds; current allocated memory: 403.677 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'sqrt_fixed_28_15_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'sqrt_fixed_28_15_s'.
INFO: [HLS 200-111]  Elapsed time: 1.136 seconds; current allocated memory: 406.992 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Block_codeRepl1066_p' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Register 'Index_V' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'X_V_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'X_V_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'X_V_2' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'X_V_3' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'X_V_4' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'X_V_5' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'X_V_6' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'X_V_7' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'X_V_8' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'X_V_9' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'X_V_10' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'X_V_11' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'X_V_12' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'X_V_13' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'X_V_14' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'X_V_15' is power-on initialization.
WARNING: [RTGEN 206-101] Register 't_V' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'T_V_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'T_V_8' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'T_V_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'T_V_9' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'T_V_2' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'T_V_10' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'T_V_3' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'T_V_11' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'T_V_4' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'T_V_12' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'T_V_5' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'T_V_13' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'T_V_6' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'T_V_14' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'T_V_7' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'T_V_15' is power-on initialization.
INFO: [SYN 201-210] Renamed object name 'mabonsoc_mux_164_14_1_1' to 'mabonsoc_mux_164_fYi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'mabonsoc_udiv_18ns_14ns_18_22_seq_1' to 'mabonsoc_udiv_18ng8j' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'mabonsoc_sdiv_32ns_15ns_32_36_seq_1' to 'mabonsoc_sdiv_32nhbi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'mabonsoc_mux_164_15_1_1' to 'mabonsoc_mux_164_ibs' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'mabonsoc_mux_164_fYi': 34 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mabonsoc_mux_164_ibs': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mabonsoc_sdiv_32nhbi': 8 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mabonsoc_udiv_18ng8j': 8 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'Block_codeRepl1066_p'.
INFO: [HLS 200-111]  Elapsed time: 2.301 seconds; current allocated memory: 413.727 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'mabonsoc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'mabonsoc/Out_r' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mabonsoc/reward' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'mabonsoc' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'return', 'Out_r' and 'reward' to AXI-Lite port BUS_A.
INFO: [RTGEN 206-100] Finished creating RTL model for 'mabonsoc'.
INFO: [HLS 200-111]  Elapsed time: 3.68 seconds; current allocated memory: 416.994 MB.
INFO: [RTMG 210-279] Implementing memory 'log_28_15_s_log_abkb_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'log_28_15_s_log_acud_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'log_28_15_s_log_adEe_rom' using distributed ROMs.
INFO: [RTMG 210-282] Generating pipelined core: 'mabonsoc_udiv_18ng8j_div'
INFO: [RTMG 210-282] Generating pipelined core: 'mabonsoc_sdiv_32nhbi_div'
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:25 ; elapsed = 00:01:22 . Memory (MB): peak = 516.441 ; gain = 425.063
INFO: [VHDL 208-304] Generating VHDL RTL for mabonsoc.
INFO: [VLOG 209-307] Generating Verilog RTL for mabonsoc.
INFO: [HLS 200-112] Total elapsed time: 81.631 seconds; peak allocated memory: 416.994 MB.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg484-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'mabonSOC/mabonsoc.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:01 ; elapsed = 00:00:50 . Memory (MB): peak = 178.691 ; gain = 87.266
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:01 ; elapsed = 00:00:50 . Memory (MB): peak = 178.691 ; gain = 87.266
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:03 ; elapsed = 00:00:53 . Memory (MB): peak = 258.742 ; gain = 167.316
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'log_apfixed_reduce::range_reduce<ap_fixed<29, 7, (ap_q_mode)5, (ap_o_mode)3, 0>, 4, 4, 24, 15>' into 'log_apfixed_reduce::log_traits<2>::range_reduction<24>' (E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_log_apfixed.h:252) automatically.
INFO: [XFORM 203-602] Inlining function 'log_apfixed_reduce::log_traits<2>::range_reduction<24>' into 'log_apfixed_reduce::log<28, 15>' (E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_log_apfixed.h:771) automatically.
INFO: [XFORM 203-602] Inlining function 'log_apfixed_reduce::log<27, 14>' into 'hls::log<27, 14>' (E:/xilinx/Vivado/2019.1/common/technology/autopilot\hls_math.h:1200) automatically.
INFO: [XFORM 203-602] Inlining function 'sqrt_fixed<27, 14>' into 'hls::sqrt<27, 14>' (E:/xilinx/Vivado/2019.1/common/technology/autopilot\hls_math.h:1272) automatically.
INFO: [XFORM 203-602] Inlining function 'hls::log<27, 14>' into 'mabonsoc' (mabonSOC/mabonsoc.cpp:23) automatically.
INFO: [XFORM 203-602] Inlining function 'hls::sqrt<27, 14>' into 'mabonsoc' (mabonSOC/mabonsoc.cpp:38) automatically.
WARNING: [SYNCHK 200-23] E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_sqrt_apfixed.h:272: variable-indexed range selection may cause suboptimal QoR.
INFO: [SYNCHK 200-10] 0 error(s), 1 warning(s).
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:04 ; elapsed = 00:00:54 . Memory (MB): peak = 313.684 ; gain = 222.258
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'sqrt_fixed<28, 15>' (E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_sqrt_apfixed.h:44:36).
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'mabonsoc' (mabonSOC/mabonsoc.cpp:2).
WARNING: [XFORM 203-503] Ignored partial unroll directive for loop 'L1' (mabonSOC/mabonsoc.cpp:36) because its parent loop or function is pipelined.
WARNING: [XFORM 203-505] Ignored pipeline directive for loop 'L2' (mabonSOC/mabonsoc.cpp:63) because its parent loop or function is pipelined.
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'log_apfixed_reduce::log<28, 15>' (E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_log_apfixed.h:500:9).
INFO: [HLS 200-489] Unrolling loop 'Loop-1' (E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_sqrt_apfixed.h:267) in function 'sqrt_fixed<28, 15>' completely with a factor of 8.
INFO: [HLS 200-489] Unrolling loop 'Loop-2' (E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_sqrt_apfixed.h:295) in function 'sqrt_fixed<28, 15>' completely with a factor of 14.
INFO: [HLS 200-489] Unrolling loop 'L1' (mabonSOC/mabonsoc.cpp:36) in function 'mabonsoc' completely with a factor of 16.
INFO: [HLS 200-489] Unrolling loop 'L2' (mabonSOC/mabonsoc.cpp:63) in function 'mabonsoc' completely with a factor of 15.
INFO: [HLS 200-489] Unrolling loop 'Loop-1' (E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_log_apfixed.h:729) in function 'log_apfixed_reduce::log<28, 15>' completely with a factor of 28.
INFO: [XFORM 203-101] Partitioning array 'UCB.V' (mabonSOC/mabonsoc.cpp:9) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'T.V'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'X.V'  in dimension 1 completely.
INFO: [XFORM 203-602] Inlining function 'log_apfixed_reduce::range_reduce<ap_fixed<29, 7, (ap_q_mode)5, (ap_o_mode)3, 0>, 4, 4, 24, 15>' into 'log_apfixed_reduce::log_traits<2>::range_reduction<24>' (E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_log_apfixed.h:252) automatically.
INFO: [XFORM 203-602] Inlining function 'log_apfixed_reduce::log_traits<2>::range_reduction<24>' into 'log_apfixed_reduce::log<28, 15>' (E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_log_apfixed.h:771) automatically.
INFO: [XFORM 203-602] Inlining function 'log_apfixed_reduce::log<27, 14>' into 'hls::log<27, 14>' (E:/xilinx/Vivado/2019.1/common/technology/autopilot\hls_math.h:1200) automatically.
INFO: [XFORM 203-602] Inlining function 'sqrt_fixed<27, 14>' into 'hls::sqrt<27, 14>' (E:/xilinx/Vivado/2019.1/common/technology/autopilot\hls_math.h:1272) automatically.
INFO: [XFORM 203-602] Inlining function 'hls::log<27, 14>' into 'mabonsoc' (mabonSOC/mabonsoc.cpp:23) automatically.
INFO: [XFORM 203-602] Inlining function 'hls::sqrt<27, 14>' into 'mabonsoc' (mabonSOC/mabonsoc.cpp:38) automatically.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock to (E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_sqrt_apfixed.h:372:1) in function 'sqrt_fixed<28, 15>'... converting 111 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_log_apfixed.h:727:44) to (E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_log_apfixed.h:747:17) in function 'log_apfixed_reduce::log<28, 15>'... converting 29 basic blocks.
INFO: [XFORM 203-11] Balancing expressions in function 'log_apfixed_reduce::log<28, 15>' (E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_log_apfixed.h:178:90)...3 expression(s) balanced.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:06 ; elapsed = 00:00:57 . Memory (MB): peak = 409.523 ; gain = 318.098
WARNING: [XFORM 203-631] Renaming function 'log_apfixed_reduce::log<28, 15>' to 'log<28, 15>' (E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_log_apfixed.h:178:90)
WARNING: [XFORM 203-532] Ignored the rewind option for Function 'mabonsoc' (mabonSOC/mabonsoc.cpp:2) as the option is not applicable to function pipelining.
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:08 ; elapsed = 00:00:59 . Memory (MB): peak = 438.023 ; gain = 346.598
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'mabonsoc' ...
WARNING: [SYN 201-103] Legalizing function name 'log<28, 15>' to 'log_28_15_s'.
WARNING: [SYN 201-103] Legalizing function name 'sqrt_fixed<28, 15>' to 'sqrt_fixed_28_15_s'.
WARNING: [SYN 201-107] Renaming port name 'mabonsoc/Out' to 'mabonsoc/Out_r' to avoid the conflict with HDL keywords or other object names.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'log_28_15_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'log<28, 15>'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 7.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 59.042 seconds; current allocated memory: 374.995 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.328 seconds; current allocated memory: 376.189 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'sqrt_fixed_28_15_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'sqrt_fixed<28, 15>'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 11.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.716 seconds; current allocated memory: 377.309 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.409 seconds; current allocated memory: 378.827 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'mabonsoc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'mabonsoc'.
WARNING: [SCHED 204-68] The II Violation in module 'mabonsoc' (Function: mabonsoc): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1)
   between 'store' operation ('Index_V_write_ln19', mabonSOC/mabonsoc.cpp:19) of variable 'Index_V_new_15', mabonSOC/mabonsoc.cpp:17 on static variable 'Index_V' and 'load' operation ('Index_V_load', mabonSOC/mabonsoc.cpp:14) on static variable 'Index_V'.
WARNING: [SCHED 204-68] The II Violation in module 'mabonsoc' (Function: mabonsoc): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1)
   between 'store' operation ('Index_V_write_ln19', mabonSOC/mabonsoc.cpp:19) of variable 'Index_V_new_15', mabonSOC/mabonsoc.cpp:17 on static variable 'Index_V' and 'load' operation ('Index_V_load', mabonSOC/mabonsoc.cpp:14) on static variable 'Index_V'.
WARNING: [SCHED 204-68] The II Violation in module 'mabonsoc' (Function: mabonsoc): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1)
   between 'store' operation ('Index_V_write_ln19', mabonSOC/mabonsoc.cpp:19) of variable 'Index_V_new_15', mabonSOC/mabonsoc.cpp:17 on static variable 'Index_V' and 'load' operation ('Index_V_load', mabonSOC/mabonsoc.cpp:14) on static variable 'Index_V'.
WARNING: [SCHED 204-68] The II Violation in module 'mabonsoc' (Function: mabonsoc): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1)
   between 'store' operation ('Index_V_write_ln19', mabonSOC/mabonsoc.cpp:19) of variable 'Index_V_new_15', mabonSOC/mabonsoc.cpp:17 on static variable 'Index_V' and 'load' operation ('Index_V_load', mabonSOC/mabonsoc.cpp:14) on static variable 'Index_V'.
WARNING: [SCHED 204-68] The II Violation in module 'mabonsoc' (Function: mabonsoc): Unable to enforce a carried dependence constraint (II = 35, distance = 1, offset = 1)
   between 'store' operation ('Index_V_write_ln19', mabonSOC/mabonsoc.cpp:19) of variable 'Index_V_new_15', mabonSOC/mabonsoc.cpp:17 on static variable 'Index_V' and 'load' operation ('Index_V_load', mabonSOC/mabonsoc.cpp:14) on static variable 'Index_V'.
WARNING: [SCHED 204-68] The II Violation in module 'mabonsoc' (Function: mabonsoc): Unable to enforce a carried dependence constraint (II = 43, distance = 1, offset = 1)
   between 'store' operation ('Index_V_write_ln19', mabonSOC/mabonsoc.cpp:19) of variable 'Index_V_new_15', mabonSOC/mabonsoc.cpp:17 on static variable 'Index_V' and 'load' operation ('Index_V_load', mabonSOC/mabonsoc.cpp:14) on static variable 'Index_V'.
WARNING: [SCHED 204-68] The II Violation in module 'mabonsoc' (Function: mabonsoc): Unable to enforce a carried dependence constraint (II = 47, distance = 1, offset = 1)
   between 'store' operation ('Index_V_write_ln19', mabonSOC/mabonsoc.cpp:19) of variable 'Index_V_new_15', mabonSOC/mabonsoc.cpp:17 on static variable 'Index_V' and 'load' operation ('Index_V_load', mabonSOC/mabonsoc.cpp:14) on static variable 'Index_V'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 48, Depth = 53.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 1.941 seconds; current allocated memory: 381.200 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 2.447 seconds; current allocated memory: 388.218 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'log_28_15_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'log_28_15_s_log_apfixed_reduce_3' to 'log_28_15_s_log_abkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'log_28_15_s_log_apfixed_reduce_2' to 'log_28_15_s_log_acud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'log_28_15_s_log_apfixed_reduce_s' to 'log_28_15_s_log_adEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'mabonsoc_mac_mulsub_24ns_4ns_29ns_29_1_1' to 'mabonsoc_mac_mulseOg' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'mabonsoc_mac_mulseOg': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'log_28_15_s'.
INFO: [HLS 200-111]  Elapsed time: 5.209 seconds; current allocated memory: 395.395 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'sqrt_fixed_28_15_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'sqrt_fixed_28_15_s'.
INFO: [HLS 200-111]  Elapsed time: 1.126 seconds; current allocated memory: 398.633 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'mabonsoc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'mabonsoc/Out_r' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mabonsoc/reward' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'mabonsoc' to 's_axilite & ap_ctrl_hs'.
WARNING: [RTGEN 206-101] Register 'Index_V' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'X_V_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'X_V_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'X_V_2' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'X_V_3' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'X_V_4' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'X_V_5' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'X_V_6' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'X_V_7' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'X_V_8' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'X_V_9' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'X_V_10' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'X_V_11' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'X_V_12' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'X_V_13' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'X_V_14' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'X_V_15' is power-on initialization.
WARNING: [RTGEN 206-101] Register 't_V' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'T_V_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'T_V_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'T_V_2' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'T_V_3' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'T_V_4' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'T_V_5' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'T_V_6' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'T_V_7' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'T_V_8' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'T_V_9' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'T_V_10' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'T_V_11' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'T_V_12' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'T_V_13' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'T_V_14' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'T_V_15' is power-on initialization.
INFO: [RTGEN 206-100] Bundling port 'return', 'Out_r' and 'reward' to AXI-Lite port BUS_A.
INFO: [SYN 201-210] Renamed object name 'mabonsoc_mux_164_14_1_1' to 'mabonsoc_mux_164_fYi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'mabonsoc_sdiv_32ns_15ns_32_36_1' to 'mabonsoc_sdiv_32ng8j' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'mabonsoc_udiv_18ns_14ns_18_22_1' to 'mabonsoc_udiv_18nhbi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'mabonsoc_mux_164_15_1_1' to 'mabonsoc_mux_164_ibs' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'mabonsoc_mux_164_fYi': 34 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mabonsoc_mux_164_ibs': 14 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mabonsoc_sdiv_32ng8j': 16 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mabonsoc_udiv_18nhbi': 16 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'mabonsoc'.
INFO: [HLS 200-111]  Elapsed time: 2.649 seconds; current allocated memory: 408.655 MB.
INFO: [RTMG 210-279] Implementing memory 'log_28_15_s_log_abkb_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'log_28_15_s_log_acud_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'log_28_15_s_log_adEe_rom' using distributed ROMs.
INFO: [RTMG 210-282] Generating pipelined core: 'mabonsoc_sdiv_32ng8j_div'
INFO: [RTMG 210-282] Generating pipelined core: 'mabonsoc_udiv_18nhbi_div'
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:27 ; elapsed = 00:01:22 . Memory (MB): peak = 515.105 ; gain = 423.680
INFO: [VHDL 208-304] Generating VHDL RTL for mabonsoc.
INFO: [VLOG 209-307] Generating Verilog RTL for mabonsoc.
INFO: [HLS 200-112] Total elapsed time: 81.687 seconds; peak allocated memory: 408.655 MB.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg484-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg484-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'mabonSOC/mabonsoc.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:01 ; elapsed = 00:00:50 . Memory (MB): peak = 178.488 ; gain = 87.137
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:01 ; elapsed = 00:00:50 . Memory (MB): peak = 178.488 ; gain = 87.137
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:03 ; elapsed = 00:00:53 . Memory (MB): peak = 258.715 ; gain = 167.363
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'log_apfixed_reduce::range_reduce<ap_fixed<29, 7, (ap_q_mode)5, (ap_o_mode)3, 0>, 4, 4, 24, 15>' into 'log_apfixed_reduce::log_traits<2>::range_reduction<24>' (E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_log_apfixed.h:252) automatically.
INFO: [XFORM 203-602] Inlining function 'log_apfixed_reduce::log_traits<2>::range_reduction<24>' into 'log_apfixed_reduce::log<28, 15>' (E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_log_apfixed.h:771) automatically.
INFO: [XFORM 203-602] Inlining function 'log_apfixed_reduce::log<27, 14>' into 'hls::log<27, 14>' (E:/xilinx/Vivado/2019.1/common/technology/autopilot\hls_math.h:1200) automatically.
INFO: [XFORM 203-602] Inlining function 'sqrt_fixed<27, 14>' into 'hls::sqrt<27, 14>' (E:/xilinx/Vivado/2019.1/common/technology/autopilot\hls_math.h:1272) automatically.
INFO: [XFORM 203-602] Inlining function 'hls::log<27, 14>' into 'mabonsoc' (mabonSOC/mabonsoc.cpp:23) automatically.
INFO: [XFORM 203-602] Inlining function 'hls::sqrt<27, 14>' into 'mabonsoc' (mabonSOC/mabonsoc.cpp:28) automatically.
WARNING: [SYNCHK 200-23] E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_sqrt_apfixed.h:272: variable-indexed range selection may cause suboptimal QoR.
INFO: [SYNCHK 200-10] 0 error(s), 1 warning(s).
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:04 ; elapsed = 00:00:54 . Memory (MB): peak = 313.777 ; gain = 222.426
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'sqrt_fixed<28, 15>' (E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_sqrt_apfixed.h:44:36).
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'mabonsoc' (mabonSOC/mabonsoc.cpp:2).
WARNING: [XFORM 203-503] Ignored partial unroll directive for loop 'L1' (mabonSOC/mabonsoc.cpp:26) because its parent loop or function is pipelined.
WARNING: [XFORM 203-505] Ignored pipeline directive for loop 'L2' (mabonSOC/mabonsoc.cpp:33) because its parent loop or function is pipelined.
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'log_apfixed_reduce::log<28, 15>' (E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_log_apfixed.h:500:9).
INFO: [HLS 200-489] Unrolling loop 'Loop-1' (E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_sqrt_apfixed.h:267) in function 'sqrt_fixed<28, 15>' completely with a factor of 8.
INFO: [HLS 200-489] Unrolling loop 'Loop-2' (E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_sqrt_apfixed.h:295) in function 'sqrt_fixed<28, 15>' completely with a factor of 14.
INFO: [HLS 200-489] Unrolling loop 'L1' (mabonSOC/mabonsoc.cpp:26) in function 'mabonsoc' completely with a factor of 16.
INFO: [HLS 200-489] Unrolling loop 'L2' (mabonSOC/mabonsoc.cpp:33) in function 'mabonsoc' completely with a factor of 15.
INFO: [HLS 200-489] Unrolling loop 'Loop-1' (E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_log_apfixed.h:729) in function 'log_apfixed_reduce::log<28, 15>' completely with a factor of 28.
INFO: [XFORM 203-101] Partitioning array 'UCB.V' (mabonSOC/mabonsoc.cpp:9) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'T.V'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'X.V'  in dimension 1 completely.
INFO: [XFORM 203-602] Inlining function 'log_apfixed_reduce::range_reduce<ap_fixed<29, 7, (ap_q_mode)5, (ap_o_mode)3, 0>, 4, 4, 24, 15>' into 'log_apfixed_reduce::log_traits<2>::range_reduction<24>' (E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_log_apfixed.h:252) automatically.
INFO: [XFORM 203-602] Inlining function 'log_apfixed_reduce::log_traits<2>::range_reduction<24>' into 'log_apfixed_reduce::log<28, 15>' (E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_log_apfixed.h:771) automatically.
INFO: [XFORM 203-602] Inlining function 'log_apfixed_reduce::log<27, 14>' into 'hls::log<27, 14>' (E:/xilinx/Vivado/2019.1/common/technology/autopilot\hls_math.h:1200) automatically.
INFO: [XFORM 203-602] Inlining function 'sqrt_fixed<27, 14>' into 'hls::sqrt<27, 14>' (E:/xilinx/Vivado/2019.1/common/technology/autopilot\hls_math.h:1272) automatically.
INFO: [XFORM 203-602] Inlining function 'hls::log<27, 14>' into 'mabonsoc' (mabonSOC/mabonsoc.cpp:23) automatically.
INFO: [XFORM 203-602] Inlining function 'hls::sqrt<27, 14>' into 'mabonsoc' (mabonSOC/mabonsoc.cpp:28) automatically.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock to (E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_sqrt_apfixed.h:372:1) in function 'sqrt_fixed<28, 15>'... converting 111 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_log_apfixed.h:727:44) to (E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_log_apfixed.h:747:17) in function 'log_apfixed_reduce::log<28, 15>'... converting 29 basic blocks.
INFO: [XFORM 203-11] Balancing expressions in function 'log_apfixed_reduce::log<28, 15>' (E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_log_apfixed.h:178:90)...3 expression(s) balanced.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:06 ; elapsed = 00:00:57 . Memory (MB): peak = 408.961 ; gain = 317.609
WARNING: [XFORM 203-631] Renaming function 'log_apfixed_reduce::log<28, 15>' to 'log<28, 15>' (E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_log_apfixed.h:178:90)
WARNING: [XFORM 203-532] Ignored the rewind option for Function 'mabonsoc' (mabonSOC/mabonsoc.cpp:2) as the option is not applicable to function pipelining.
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:08 ; elapsed = 00:00:59 . Memory (MB): peak = 437.863 ; gain = 346.512
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'mabonsoc' ...
WARNING: [SYN 201-103] Legalizing function name 'log<28, 15>' to 'log_28_15_s'.
WARNING: [SYN 201-103] Legalizing function name 'sqrt_fixed<28, 15>' to 'sqrt_fixed_28_15_s'.
WARNING: [SYN 201-107] Renaming port name 'mabonsoc/Out' to 'mabonsoc/Out_r' to avoid the conflict with HDL keywords or other object names.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'log_28_15_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'log<28, 15>'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 7.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 59.023 seconds; current allocated memory: 375.011 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.325 seconds; current allocated memory: 376.189 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'sqrt_fixed_28_15_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'sqrt_fixed<28, 15>'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 11.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.715 seconds; current allocated memory: 377.309 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.416 seconds; current allocated memory: 378.827 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'mabonsoc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'mabonsoc'.
WARNING: [SCHED 204-68] The II Violation in module 'mabonsoc' (Function: mabonsoc): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1)
   between 'store' operation ('Index_V_write_ln19', mabonSOC/mabonsoc.cpp:19) of variable 'Index_V_new_15', mabonSOC/mabonsoc.cpp:17 on static variable 'Index_V' and 'load' operation ('Index_V_load', mabonSOC/mabonsoc.cpp:14) on static variable 'Index_V'.
WARNING: [SCHED 204-68] The II Violation in module 'mabonsoc' (Function: mabonsoc): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1)
   between 'store' operation ('Index_V_write_ln19', mabonSOC/mabonsoc.cpp:19) of variable 'Index_V_new_15', mabonSOC/mabonsoc.cpp:17 on static variable 'Index_V' and 'load' operation ('Index_V_load', mabonSOC/mabonsoc.cpp:14) on static variable 'Index_V'.
WARNING: [SCHED 204-68] The II Violation in module 'mabonsoc' (Function: mabonsoc): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1)
   between 'store' operation ('Index_V_write_ln19', mabonSOC/mabonsoc.cpp:19) of variable 'Index_V_new_15', mabonSOC/mabonsoc.cpp:17 on static variable 'Index_V' and 'load' operation ('Index_V_load', mabonSOC/mabonsoc.cpp:14) on static variable 'Index_V'.
WARNING: [SCHED 204-68] The II Violation in module 'mabonsoc' (Function: mabonsoc): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1)
   between 'store' operation ('Index_V_write_ln19', mabonSOC/mabonsoc.cpp:19) of variable 'Index_V_new_15', mabonSOC/mabonsoc.cpp:17 on static variable 'Index_V' and 'load' operation ('Index_V_load', mabonSOC/mabonsoc.cpp:14) on static variable 'Index_V'.
WARNING: [SCHED 204-68] The II Violation in module 'mabonsoc' (Function: mabonsoc): Unable to enforce a carried dependence constraint (II = 35, distance = 1, offset = 1)
   between 'store' operation ('Index_V_write_ln19', mabonSOC/mabonsoc.cpp:19) of variable 'Index_V_new_15', mabonSOC/mabonsoc.cpp:17 on static variable 'Index_V' and 'load' operation ('Index_V_load', mabonSOC/mabonsoc.cpp:14) on static variable 'Index_V'.
WARNING: [SCHED 204-68] The II Violation in module 'mabonsoc' (Function: mabonsoc): Unable to enforce a carried dependence constraint (II = 43, distance = 1, offset = 1)
   between 'store' operation ('Index_V_write_ln19', mabonSOC/mabonsoc.cpp:19) of variable 'Index_V_new_15', mabonSOC/mabonsoc.cpp:17 on static variable 'Index_V' and 'load' operation ('Index_V_load', mabonSOC/mabonsoc.cpp:14) on static variable 'Index_V'.
WARNING: [SCHED 204-68] The II Violation in module 'mabonsoc' (Function: mabonsoc): Unable to enforce a carried dependence constraint (II = 47, distance = 1, offset = 1)
   between 'store' operation ('Index_V_write_ln19', mabonSOC/mabonsoc.cpp:19) of variable 'Index_V_new_15', mabonSOC/mabonsoc.cpp:17 on static variable 'Index_V' and 'load' operation ('Index_V_load', mabonSOC/mabonsoc.cpp:14) on static variable 'Index_V'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 48, Depth = 53.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 1.908 seconds; current allocated memory: 381.184 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 2.456 seconds; current allocated memory: 388.218 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'log_28_15_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'log_28_15_s_log_apfixed_reduce_3' to 'log_28_15_s_log_abkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'log_28_15_s_log_apfixed_reduce_2' to 'log_28_15_s_log_acud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'log_28_15_s_log_apfixed_reduce_s' to 'log_28_15_s_log_adEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'mabonsoc_mac_mulsub_24ns_4ns_29ns_29_1_1' to 'mabonsoc_mac_mulseOg' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'mabonsoc_mac_mulseOg': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'log_28_15_s'.
INFO: [HLS 200-111]  Elapsed time: 5.207 seconds; current allocated memory: 395.395 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'sqrt_fixed_28_15_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'sqrt_fixed_28_15_s'.
INFO: [HLS 200-111]  Elapsed time: 1.125 seconds; current allocated memory: 398.633 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'mabonsoc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'mabonsoc/Out_r' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mabonsoc/reward' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'mabonsoc' to 's_axilite & ap_ctrl_hs'.
WARNING: [RTGEN 206-101] Register 'Index_V' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'X_V_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'X_V_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'X_V_2' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'X_V_3' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'X_V_4' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'X_V_5' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'X_V_6' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'X_V_7' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'X_V_8' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'X_V_9' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'X_V_10' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'X_V_11' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'X_V_12' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'X_V_13' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'X_V_14' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'X_V_15' is power-on initialization.
WARNING: [RTGEN 206-101] Register 't_V' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'T_V_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'T_V_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'T_V_2' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'T_V_3' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'T_V_4' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'T_V_5' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'T_V_6' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'T_V_7' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'T_V_8' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'T_V_9' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'T_V_10' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'T_V_11' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'T_V_12' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'T_V_13' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'T_V_14' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'T_V_15' is power-on initialization.
INFO: [RTGEN 206-100] Bundling port 'return', 'Out_r' and 'reward' to AXI-Lite port BUS_A.
INFO: [SYN 201-210] Renamed object name 'mabonsoc_mux_164_14_1_1' to 'mabonsoc_mux_164_fYi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'mabonsoc_sdiv_32ns_15ns_32_36_1' to 'mabonsoc_sdiv_32ng8j' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'mabonsoc_udiv_18ns_14ns_18_22_1' to 'mabonsoc_udiv_18nhbi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'mabonsoc_mux_164_15_1_1' to 'mabonsoc_mux_164_ibs' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'mabonsoc_mux_164_fYi': 34 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mabonsoc_mux_164_ibs': 14 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mabonsoc_sdiv_32ng8j': 16 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mabonsoc_udiv_18nhbi': 16 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'mabonsoc'.
INFO: [HLS 200-111]  Elapsed time: 2.622 seconds; current allocated memory: 408.670 MB.
INFO: [RTMG 210-279] Implementing memory 'log_28_15_s_log_abkb_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'log_28_15_s_log_acud_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'log_28_15_s_log_adEe_rom' using distributed ROMs.
INFO: [RTMG 210-282] Generating pipelined core: 'mabonsoc_sdiv_32ng8j_div'
INFO: [RTMG 210-282] Generating pipelined core: 'mabonsoc_udiv_18nhbi_div'
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:27 ; elapsed = 00:01:21 . Memory (MB): peak = 515.551 ; gain = 424.199
INFO: [VHDL 208-304] Generating VHDL RTL for mabonsoc.
INFO: [VLOG 209-307] Generating Verilog RTL for mabonsoc.
INFO: [HLS 200-112] Total elapsed time: 81.621 seconds; peak allocated memory: 408.670 MB.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg484-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'mabonSOC/mabonsoc.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:01 ; elapsed = 00:00:49 . Memory (MB): peak = 178.617 ; gain = 87.293
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:01 ; elapsed = 00:00:49 . Memory (MB): peak = 178.617 ; gain = 87.293
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:03 ; elapsed = 00:00:53 . Memory (MB): peak = 262.582 ; gain = 171.258
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'log_apfixed_reduce::range_reduce<ap_fixed<29, 7, (ap_q_mode)5, (ap_o_mode)3, 0>, 4, 4, 24, 15>' into 'log_apfixed_reduce::log_traits<2>::range_reduction<24>' (E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_log_apfixed.h:252) automatically.
INFO: [XFORM 203-602] Inlining function 'log_apfixed_reduce::log_traits<2>::range_reduction<24>' into 'log_apfixed_reduce::log<28, 15>' (E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_log_apfixed.h:771) automatically.
INFO: [XFORM 203-602] Inlining function 'log_apfixed_reduce::log<27, 14>' into 'hls::log<27, 14>' (E:/xilinx/Vivado/2019.1/common/technology/autopilot\hls_math.h:1200) automatically.
INFO: [XFORM 203-602] Inlining function 'sqrt_fixed<27, 14>' into 'hls::sqrt<27, 14>' (E:/xilinx/Vivado/2019.1/common/technology/autopilot\hls_math.h:1272) automatically.
INFO: [XFORM 203-602] Inlining function 'hls::log<27, 14>' into 'mabonsoc' (mabonSOC/mabonsoc.cpp:23) automatically.
INFO: [XFORM 203-602] Inlining function 'hls::sqrt<27, 14>' into 'mabonsoc' (mabonSOC/mabonsoc.cpp:28) automatically.
WARNING: [SYNCHK 200-23] E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_sqrt_apfixed.h:272: variable-indexed range selection may cause suboptimal QoR.
INFO: [SYNCHK 200-10] 0 error(s), 1 warning(s).
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:04 ; elapsed = 00:00:53 . Memory (MB): peak = 313.563 ; gain = 222.238
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'sqrt_fixed<28, 15>' (E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_sqrt_apfixed.h:44:36).
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'log_apfixed_reduce::log<28, 15>' (E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_log_apfixed.h:500:9).
INFO: [HLS 200-489] Unrolling loop 'Loop-1' (E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_sqrt_apfixed.h:267) in function 'sqrt_fixed<28, 15>' completely with a factor of 8.
INFO: [HLS 200-489] Unrolling loop 'Loop-2' (E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_sqrt_apfixed.h:295) in function 'sqrt_fixed<28, 15>' completely with a factor of 14.
INFO: [XFORM 203-501] Unrolling loop 'L1' (mabonSOC/mabonsoc.cpp:26) in function 'mabonsoc' partially with a factor of 8.
INFO: [HLS 200-489] Unrolling loop 'Loop-1' (E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_log_apfixed.h:729) in function 'log_apfixed_reduce::log<28, 15>' completely with a factor of 28.
INFO: [XFORM 203-101] Partitioning array 'UCB.V' (mabonSOC/mabonsoc.cpp:9) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'T.V'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'X.V'  in dimension 1 completely.
INFO: [XFORM 203-602] Inlining function 'log_apfixed_reduce::range_reduce<ap_fixed<29, 7, (ap_q_mode)5, (ap_o_mode)3, 0>, 4, 4, 24, 15>' into 'log_apfixed_reduce::log_traits<2>::range_reduction<24>' (E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_log_apfixed.h:252) automatically.
INFO: [XFORM 203-602] Inlining function 'log_apfixed_reduce::log_traits<2>::range_reduction<24>' into 'log_apfixed_reduce::log<28, 15>' (E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_log_apfixed.h:771) automatically.
INFO: [XFORM 203-602] Inlining function 'log_apfixed_reduce::log<27, 14>' into 'hls::log<27, 14>' (E:/xilinx/Vivado/2019.1/common/technology/autopilot\hls_math.h:1200) automatically.
INFO: [XFORM 203-602] Inlining function 'sqrt_fixed<27, 14>' into 'hls::sqrt<27, 14>' (E:/xilinx/Vivado/2019.1/common/technology/autopilot\hls_math.h:1272) automatically.
INFO: [XFORM 203-602] Inlining function 'hls::log<27, 14>' into 'mabonsoc' (mabonSOC/mabonsoc.cpp:23) automatically.
INFO: [XFORM 203-602] Inlining function 'hls::sqrt<27, 14>' into 'mabonsoc' (mabonSOC/mabonsoc.cpp:28) automatically.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock to (E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_sqrt_apfixed.h:372:1) in function 'sqrt_fixed<28, 15>'... converting 111 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (mabonSOC/mabonsoc.cpp:26:28) to (mabonSOC/mabonsoc.cpp:26:23) in function 'mabonsoc'... converting 25 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_log_apfixed.h:727:44) to (E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_log_apfixed.h:747:17) in function 'log_apfixed_reduce::log<28, 15>'... converting 29 basic blocks.
INFO: [XFORM 203-11] Balancing expressions in function 'log_apfixed_reduce::log<28, 15>' (E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_log_apfixed.h:178:90)...3 expression(s) balanced.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:06 ; elapsed = 00:00:56 . Memory (MB): peak = 410.855 ; gain = 319.531
WARNING: [XFORM 203-631] Renaming function 'log_apfixed_reduce::log<28, 15>' to 'log<28, 15>' (E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_log_apfixed.h:178:90)
WARNING: [XFORM 203-532] Unable to perform loop rewinding: Function 'mabonsoc' (mabonSOC/mabonsoc.cpp:2) contains multiple loops.
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:08 ; elapsed = 00:00:58 . Memory (MB): peak = 439.316 ; gain = 347.992
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'mabonsoc' ...
WARNING: [SYN 201-103] Legalizing function name 'log<28, 15>' to 'log_28_15_s'.
WARNING: [SYN 201-103] Legalizing function name 'sqrt_fixed<28, 15>' to 'sqrt_fixed_28_15_s'.
WARNING: [SYN 201-107] Renaming port name 'mabonsoc/Out' to 'mabonsoc/Out_r' to avoid the conflict with HDL keywords or other object names.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'log_28_15_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'log<28, 15>'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 7.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 58.054 seconds; current allocated memory: 375.174 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.332 seconds; current allocated memory: 376.353 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'sqrt_fixed_28_15_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'sqrt_fixed<28, 15>'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 11.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.717 seconds; current allocated memory: 377.474 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.414 seconds; current allocated memory: 378.991 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'mabonsoc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'L2'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.967 seconds; current allocated memory: 380.795 MB.
INFO: [HLS 200-434] Only 1 loops out of a total 2 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 1.55 seconds; current allocated memory: 386.116 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'log_28_15_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'log_28_15_s_log_apfixed_reduce_3' to 'log_28_15_s_log_abkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'log_28_15_s_log_apfixed_reduce_2' to 'log_28_15_s_log_acud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'log_28_15_s_log_apfixed_reduce_s' to 'log_28_15_s_log_adEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'mabonsoc_mac_mulsub_24ns_4ns_29ns_29_1_1' to 'mabonsoc_mac_mulseOg' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'mabonsoc_mac_mulseOg': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'log_28_15_s'.
INFO: [HLS 200-111]  Elapsed time: 2.9 seconds; current allocated memory: 390.797 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'sqrt_fixed_28_15_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'sqrt_fixed_28_15_s'.
INFO: [HLS 200-111]  Elapsed time: 1.105 seconds; current allocated memory: 394.064 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'mabonsoc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'mabonsoc/Out_r' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mabonsoc/reward' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'mabonsoc' to 's_axilite & ap_ctrl_hs'.
WARNING: [RTGEN 206-101] Register 'Index_V' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'X_V_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'X_V_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'X_V_2' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'X_V_3' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'X_V_4' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'X_V_5' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'X_V_6' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'X_V_7' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'X_V_8' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'X_V_9' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'X_V_10' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'X_V_11' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'X_V_12' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'X_V_13' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'X_V_14' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'X_V_15' is power-on initialization.
WARNING: [RTGEN 206-101] Register 't_V' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'T_V_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'T_V_8' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'T_V_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'T_V_9' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'T_V_2' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'T_V_10' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'T_V_3' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'T_V_11' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'T_V_4' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'T_V_12' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'T_V_5' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'T_V_13' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'T_V_6' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'T_V_14' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'T_V_7' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'T_V_15' is power-on initialization.
INFO: [RTGEN 206-100] Bundling port 'return', 'Out_r' and 'reward' to AXI-Lite port BUS_A.
INFO: [SYN 201-210] Renamed object name 'mabonsoc_mux_164_14_1_1' to 'mabonsoc_mux_164_fYi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'mabonsoc_udiv_18ns_14ns_18_22_seq_1' to 'mabonsoc_udiv_18ng8j' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'mabonsoc_sdiv_32ns_15ns_32_36_seq_1' to 'mabonsoc_sdiv_32nhbi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'mabonsoc_mux_164_15_1_1' to 'mabonsoc_mux_164_ibs' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'mabonsoc_mux_164_fYi': 34 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mabonsoc_mux_164_ibs': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mabonsoc_sdiv_32nhbi': 8 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mabonsoc_udiv_18ng8j': 8 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'mabonsoc'.
INFO: [HLS 200-111]  Elapsed time: 2.218 seconds; current allocated memory: 400.858 MB.
INFO: [RTMG 210-279] Implementing memory 'log_28_15_s_log_abkb_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'log_28_15_s_log_acud_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'log_28_15_s_log_adEe_rom' using distributed ROMs.
INFO: [RTMG 210-282] Generating pipelined core: 'mabonsoc_udiv_18ng8j_div'
INFO: [RTMG 210-282] Generating pipelined core: 'mabonsoc_sdiv_32nhbi_div'
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:20 ; elapsed = 00:01:14 . Memory (MB): peak = 501.430 ; gain = 410.105
INFO: [VHDL 208-304] Generating VHDL RTL for mabonsoc.
INFO: [VLOG 209-307] Generating Verilog RTL for mabonsoc.
INFO: [HLS 200-112] Total elapsed time: 73.675 seconds; peak allocated memory: 400.858 MB.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg484-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'mabonSOC/mabonsoc.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:01 ; elapsed = 00:00:50 . Memory (MB): peak = 178.652 ; gain = 87.242
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:01 ; elapsed = 00:00:50 . Memory (MB): peak = 178.652 ; gain = 87.242
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:03 ; elapsed = 00:00:53 . Memory (MB): peak = 258.492 ; gain = 167.082
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'log_apfixed_reduce::range_reduce<ap_fixed<29, 7, (ap_q_mode)5, (ap_o_mode)3, 0>, 4, 4, 24, 15>' into 'log_apfixed_reduce::log_traits<2>::range_reduction<24>' (E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_log_apfixed.h:252) automatically.
INFO: [XFORM 203-602] Inlining function 'log_apfixed_reduce::log_traits<2>::range_reduction<24>' into 'log_apfixed_reduce::log<28, 15>' (E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_log_apfixed.h:771) automatically.
INFO: [XFORM 203-602] Inlining function 'log_apfixed_reduce::log<27, 14>' into 'hls::log<27, 14>' (E:/xilinx/Vivado/2019.1/common/technology/autopilot\hls_math.h:1200) automatically.
INFO: [XFORM 203-602] Inlining function 'sqrt_fixed<27, 14>' into 'hls::sqrt<27, 14>' (E:/xilinx/Vivado/2019.1/common/technology/autopilot\hls_math.h:1272) automatically.
INFO: [XFORM 203-602] Inlining function 'hls::log<27, 14>' into 'mabonsoc' (mabonSOC/mabonsoc.cpp:23) automatically.
INFO: [XFORM 203-602] Inlining function 'hls::sqrt<27, 14>' into 'mabonsoc' (mabonSOC/mabonsoc.cpp:28) automatically.
WARNING: [SYNCHK 200-23] E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_sqrt_apfixed.h:272: variable-indexed range selection may cause suboptimal QoR.
INFO: [SYNCHK 200-10] 0 error(s), 1 warning(s).
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:04 ; elapsed = 00:00:54 . Memory (MB): peak = 311.926 ; gain = 220.516
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'sqrt_fixed<28, 15>' (E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_sqrt_apfixed.h:44:36).
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'log_apfixed_reduce::log<28, 15>' (E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_log_apfixed.h:500:9).
INFO: [HLS 200-489] Unrolling loop 'Loop-1' (E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_sqrt_apfixed.h:267) in function 'sqrt_fixed<28, 15>' completely with a factor of 8.
INFO: [HLS 200-489] Unrolling loop 'Loop-2' (E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_sqrt_apfixed.h:295) in function 'sqrt_fixed<28, 15>' completely with a factor of 14.
INFO: [XFORM 203-501] Unrolling loop 'L1' (mabonSOC/mabonsoc.cpp:26) in function 'mabonsoc' partially with a factor of 8.
INFO: [HLS 200-489] Unrolling loop 'Loop-1' (E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_log_apfixed.h:729) in function 'log_apfixed_reduce::log<28, 15>' completely with a factor of 28.
INFO: [XFORM 203-101] Partitioning array 'UCB.V' (mabonSOC/mabonsoc.cpp:9) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'T.V'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'X.V'  in dimension 1 completely.
INFO: [XFORM 203-602] Inlining function 'log_apfixed_reduce::range_reduce<ap_fixed<29, 7, (ap_q_mode)5, (ap_o_mode)3, 0>, 4, 4, 24, 15>' into 'log_apfixed_reduce::log_traits<2>::range_reduction<24>' (E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_log_apfixed.h:252) automatically.
INFO: [XFORM 203-602] Inlining function 'log_apfixed_reduce::log_traits<2>::range_reduction<24>' into 'log_apfixed_reduce::log<28, 15>' (E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_log_apfixed.h:771) automatically.
INFO: [XFORM 203-602] Inlining function 'log_apfixed_reduce::log<27, 14>' into 'hls::log<27, 14>' (E:/xilinx/Vivado/2019.1/common/technology/autopilot\hls_math.h:1200) automatically.
INFO: [XFORM 203-602] Inlining function 'sqrt_fixed<27, 14>' into 'hls::sqrt<27, 14>' (E:/xilinx/Vivado/2019.1/common/technology/autopilot\hls_math.h:1272) automatically.
INFO: [XFORM 203-602] Inlining function 'hls::log<27, 14>' into 'mabonsoc' (mabonSOC/mabonsoc.cpp:23) automatically.
INFO: [XFORM 203-602] Inlining function 'hls::sqrt<27, 14>' into 'mabonsoc' (mabonSOC/mabonsoc.cpp:28) automatically.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock to (E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_sqrt_apfixed.h:372:1) in function 'sqrt_fixed<28, 15>'... converting 111 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (mabonSOC/mabonsoc.cpp:26:28) to (mabonSOC/mabonsoc.cpp:26:23) in function 'mabonsoc'... converting 25 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_log_apfixed.h:727:44) to (E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_log_apfixed.h:747:17) in function 'log_apfixed_reduce::log<28, 15>'... converting 29 basic blocks.
INFO: [XFORM 203-11] Balancing expressions in function 'log_apfixed_reduce::log<28, 15>' (E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_log_apfixed.h:178:90)...3 expression(s) balanced.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:06 ; elapsed = 00:00:57 . Memory (MB): peak = 407.723 ; gain = 316.313
WARNING: [XFORM 203-631] Renaming function 'log_apfixed_reduce::log<28, 15>' to 'log<28, 15>' (E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_log_apfixed.h:178:90)
WARNING: [XFORM 203-532] Unable to perform loop rewinding: Function 'mabonsoc' (mabonSOC/mabonsoc.cpp:2) contains multiple loops.
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:08 ; elapsed = 00:00:58 . Memory (MB): peak = 438.012 ; gain = 346.602
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'mabonsoc' ...
WARNING: [SYN 201-103] Legalizing function name 'log<28, 15>' to 'log_28_15_s'.
WARNING: [SYN 201-103] Legalizing function name 'sqrt_fixed<28, 15>' to 'sqrt_fixed_28_15_s'.
WARNING: [SYN 201-107] Renaming port name 'mabonsoc/Out' to 'mabonsoc/Out_r' to avoid the conflict with HDL keywords or other object names.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'log_28_15_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'log<28, 15>'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 7.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 58.693 seconds; current allocated memory: 374.453 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.327 seconds; current allocated memory: 375.631 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'sqrt_fixed_28_15_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'sqrt_fixed<28, 15>'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 11.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.727 seconds; current allocated memory: 376.752 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.422 seconds; current allocated memory: 378.270 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'mabonsoc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'L2'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.97 seconds; current allocated memory: 380.061 MB.
INFO: [HLS 200-434] Only 1 loops out of a total 2 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 1.593 seconds; current allocated memory: 385.353 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'log_28_15_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'log_28_15_s_log_apfixed_reduce_3' to 'log_28_15_s_log_abkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'log_28_15_s_log_apfixed_reduce_2' to 'log_28_15_s_log_acud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'log_28_15_s_log_apfixed_reduce_s' to 'log_28_15_s_log_adEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'mabonsoc_mac_mulsub_24ns_4ns_29ns_29_1_1' to 'mabonsoc_mac_mulseOg' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'mabonsoc_mac_mulseOg': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'log_28_15_s'.
INFO: [HLS 200-111]  Elapsed time: 2.969 seconds; current allocated memory: 390.035 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'sqrt_fixed_28_15_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'sqrt_fixed_28_15_s'.
INFO: [HLS 200-111]  Elapsed time: 1.133 seconds; current allocated memory: 393.285 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'mabonsoc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'mabonsoc/Out_r' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mabonsoc/reward' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'mabonsoc' to 's_axilite & ap_ctrl_hs'.
WARNING: [RTGEN 206-101] Register 'Index_V' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'X_V_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'X_V_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'X_V_2' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'X_V_3' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'X_V_4' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'X_V_5' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'X_V_6' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'X_V_7' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'X_V_8' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'X_V_9' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'X_V_10' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'X_V_11' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'X_V_12' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'X_V_13' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'X_V_14' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'X_V_15' is power-on initialization.
WARNING: [RTGEN 206-101] Register 't_V' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'T_V_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'T_V_8' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'T_V_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'T_V_9' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'T_V_2' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'T_V_10' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'T_V_3' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'T_V_11' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'T_V_4' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'T_V_12' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'T_V_5' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'T_V_13' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'T_V_6' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'T_V_14' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'T_V_7' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'T_V_15' is power-on initialization.
INFO: [RTGEN 206-100] Bundling port 'return', 'Out_r' and 'reward' to AXI-Lite port BUS_A.
INFO: [SYN 201-210] Renamed object name 'mabonsoc_mux_164_14_1_1' to 'mabonsoc_mux_164_fYi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'mabonsoc_udiv_18ns_14ns_18_22_seq_1' to 'mabonsoc_udiv_18ng8j' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'mabonsoc_sdiv_28s_15ns_15_32_seq_1' to 'mabonsoc_sdiv_28shbi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'mabonsoc_mux_164_15_1_1' to 'mabonsoc_mux_164_ibs' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'mabonsoc_mux_164_fYi': 34 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mabonsoc_mux_164_ibs': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mabonsoc_sdiv_28shbi': 8 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mabonsoc_udiv_18ng8j': 8 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'mabonsoc'.
INFO: [HLS 200-111]  Elapsed time: 2.419 seconds; current allocated memory: 400.077 MB.
INFO: [RTMG 210-279] Implementing memory 'log_28_15_s_log_abkb_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'log_28_15_s_log_acud_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'log_28_15_s_log_adEe_rom' using distributed ROMs.
INFO: [RTMG 210-282] Generating pipelined core: 'mabonsoc_udiv_18ng8j_div'
INFO: [RTMG 210-282] Generating pipelined core: 'mabonsoc_sdiv_28shbi_div'
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:21 ; elapsed = 00:01:15 . Memory (MB): peak = 499.613 ; gain = 408.203
INFO: [VHDL 208-304] Generating VHDL RTL for mabonsoc.
INFO: [VLOG 209-307] Generating Verilog RTL for mabonsoc.
INFO: [HLS 200-112] Total elapsed time: 74.942 seconds; peak allocated memory: 400.077 MB.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg484-1'
WARNING: [IMPL 213-205] Ignored option '-use_netlist' which is only valid for 'pcore'.
INFO: [IMPL 213-8] Exporting RTL as a Vivado IP.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg484-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'mabonSOC/mabonsoc.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:01 ; elapsed = 00:00:50 . Memory (MB): peak = 178.656 ; gain = 87.344
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:01 ; elapsed = 00:00:50 . Memory (MB): peak = 178.656 ; gain = 87.344
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:03 ; elapsed = 00:00:53 . Memory (MB): peak = 258.543 ; gain = 167.230
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'log_apfixed_reduce::range_reduce<ap_fixed<29, 7, (ap_q_mode)5, (ap_o_mode)3, 0>, 4, 4, 24, 15>' into 'log_apfixed_reduce::log_traits<2>::range_reduction<24>' (E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_log_apfixed.h:252) automatically.
INFO: [XFORM 203-602] Inlining function 'log_apfixed_reduce::log_traits<2>::range_reduction<24>' into 'log_apfixed_reduce::log<33, 15>' (E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_log_apfixed.h:771) automatically.
INFO: [XFORM 203-602] Inlining function 'log_apfixed_reduce::log<32, 14>' into 'hls::log<32, 14>' (E:/xilinx/Vivado/2019.1/common/technology/autopilot\hls_math.h:1200) automatically.
INFO: [XFORM 203-602] Inlining function 'sqrt_fixed<32, 14>' into 'hls::sqrt<32, 14>' (E:/xilinx/Vivado/2019.1/common/technology/autopilot\hls_math.h:1272) automatically.
INFO: [XFORM 203-602] Inlining function 'hls::log<32, 14>' into 'mabonsoc' (mabonSOC/mabonsoc.cpp:23) automatically.
INFO: [XFORM 203-602] Inlining function 'hls::sqrt<32, 14>' into 'mabonsoc' (mabonSOC/mabonsoc.cpp:28) automatically.
WARNING: [SYNCHK 200-23] E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_sqrt_apfixed.h:272: variable-indexed range selection may cause suboptimal QoR.
INFO: [SYNCHK 200-10] 0 error(s), 1 warning(s).
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:04 ; elapsed = 00:00:54 . Memory (MB): peak = 312.820 ; gain = 221.508
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'sqrt_fixed<33, 15>' (E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_sqrt_apfixed.h:44:36).
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'log_apfixed_reduce::log<33, 15>' (E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_log_apfixed.h:500:9).
INFO: [HLS 200-489] Unrolling loop 'Loop-1' (E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_sqrt_apfixed.h:267) in function 'sqrt_fixed<33, 15>' completely with a factor of 8.
INFO: [HLS 200-489] Unrolling loop 'Loop-2' (E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_sqrt_apfixed.h:295) in function 'sqrt_fixed<33, 15>' completely with a factor of 19.
INFO: [HLS 200-489] Unrolling loop 'L1' (mabonSOC/mabonsoc.cpp:26) in function 'mabonsoc' completely with a factor of 16.
INFO: [HLS 200-489] Unrolling loop 'Loop-1' (E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_log_apfixed.h:729) in function 'log_apfixed_reduce::log<33, 15>' completely with a factor of 33.
INFO: [XFORM 203-101] Partitioning array 'UCB.V' (mabonSOC/mabonsoc.cpp:9) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'T.V'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'X.V'  in dimension 1 completely.
INFO: [XFORM 203-602] Inlining function 'log_apfixed_reduce::range_reduce<ap_fixed<29, 7, (ap_q_mode)5, (ap_o_mode)3, 0>, 4, 4, 24, 15>' into 'log_apfixed_reduce::log_traits<2>::range_reduction<24>' (E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_log_apfixed.h:252) automatically.
INFO: [XFORM 203-602] Inlining function 'log_apfixed_reduce::log_traits<2>::range_reduction<24>' into 'log_apfixed_reduce::log<33, 15>' (E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_log_apfixed.h:771) automatically.
INFO: [XFORM 203-602] Inlining function 'log_apfixed_reduce::log<32, 14>' into 'hls::log<32, 14>' (E:/xilinx/Vivado/2019.1/common/technology/autopilot\hls_math.h:1200) automatically.
INFO: [XFORM 203-602] Inlining function 'sqrt_fixed<32, 14>' into 'hls::sqrt<32, 14>' (E:/xilinx/Vivado/2019.1/common/technology/autopilot\hls_math.h:1272) automatically.
INFO: [XFORM 203-602] Inlining function 'hls::log<32, 14>' into 'mabonsoc' (mabonSOC/mabonsoc.cpp:23) automatically.
INFO: [XFORM 203-602] Inlining function 'hls::sqrt<32, 14>' into 'mabonsoc' (mabonSOC/mabonsoc.cpp:28) automatically.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock to (E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_sqrt_apfixed.h:372:1) in function 'sqrt_fixed<33, 15>'... converting 146 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_log_apfixed.h:727:44) to (E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_log_apfixed.h:747:17) in function 'log_apfixed_reduce::log<33, 15>'... converting 34 basic blocks.
INFO: [XFORM 203-11] Balancing expressions in function 'log_apfixed_reduce::log<33, 15>' (E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_log_apfixed.h:178:90)...3 expression(s) balanced.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:07 ; elapsed = 00:00:57 . Memory (MB): peak = 408.211 ; gain = 316.898
WARNING: [XFORM 203-631] Renaming function 'log_apfixed_reduce::log<33, 15>' to 'log<33, 15>' (E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_log_apfixed.h:178:90)
WARNING: [XFORM 203-532] Unable to rewind loop 'L2' (mabonSOC/mabonsoc.cpp:33) in function 'mabonsoc': initialization section preceding the loop contains control flow.
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:09 ; elapsed = 00:00:59 . Memory (MB): peak = 437.199 ; gain = 345.887
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'mabonsoc' ...
WARNING: [SYN 201-103] Legalizing function name 'log<33, 15>' to 'log_33_15_s'.
WARNING: [SYN 201-103] Legalizing function name 'sqrt_fixed<33, 15>' to 'sqrt_fixed_33_15_s'.
WARNING: [SYN 201-107] Renaming port name 'mabonsoc/Out' to 'mabonsoc/Out_r' to avoid the conflict with HDL keywords or other object names.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'log_33_15_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'log<33, 15>'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 7.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 59.635 seconds; current allocated memory: 373.714 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.369 seconds; current allocated memory: 375.023 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'sqrt_fixed_33_15_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'sqrt_fixed<33, 15>'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 15.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.949 seconds; current allocated memory: 376.509 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.546 seconds; current allocated memory: 378.432 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'mabonsoc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'L2'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 1.674 seconds; current allocated memory: 380.947 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 3.228 seconds; current allocated memory: 388.256 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'log_33_15_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'log_33_15_s_log_apfixed_reduce_3' to 'log_33_15_s_log_abkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'log_33_15_s_log_apfixed_reduce_2' to 'log_33_15_s_log_acud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'log_33_15_s_log_apfixed_reduce_s' to 'log_33_15_s_log_adEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'mabonsoc_mac_mulsub_24ns_4ns_29ns_29_1_1' to 'mabonsoc_mac_mulseOg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'mabonsoc_mul_mul_6s_23ns_28_1_1' to 'mabonsoc_mul_mul_fYi' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'mabonsoc_mac_mulseOg': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mabonsoc_mul_mul_fYi': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'log_33_15_s'.
INFO: [HLS 200-111]  Elapsed time: 7.037 seconds; current allocated memory: 397.071 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'sqrt_fixed_33_15_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'sqrt_fixed_33_15_s'.
INFO: [HLS 200-111]  Elapsed time: 1.348 seconds; current allocated memory: 401.274 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'mabonsoc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'mabonsoc/Out_r' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mabonsoc/reward' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'mabonsoc' to 's_axilite & ap_ctrl_hs'.
WARNING: [RTGEN 206-101] Register 'Index_V' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'X_V_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'X_V_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'X_V_2' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'X_V_3' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'X_V_4' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'X_V_5' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'X_V_6' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'X_V_7' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'X_V_8' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'X_V_9' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'X_V_10' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'X_V_11' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'X_V_12' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'X_V_13' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'X_V_14' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'X_V_15' is power-on initialization.
WARNING: [RTGEN 206-101] Register 't_V' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'T_V_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'T_V_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'T_V_2' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'T_V_3' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'T_V_4' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'T_V_5' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'T_V_6' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'T_V_7' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'T_V_8' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'T_V_9' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'T_V_10' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'T_V_11' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'T_V_12' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'T_V_13' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'T_V_14' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'T_V_15' is power-on initialization.
INFO: [RTGEN 206-100] Bundling port 'return', 'Out_r' and 'reward' to AXI-Lite port BUS_A.
INFO: [SYN 201-210] Renamed object name 'mabonsoc_mux_164_14_1_1' to 'mabonsoc_mux_164_g8j' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'mabonsoc_udiv_23ns_14ns_23_27_seq_1' to 'mabonsoc_udiv_23nhbi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'mabonsoc_sdiv_28s_15ns_15_32_seq_1' to 'mabonsoc_sdiv_28sibs' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'mabonsoc_mux_164_15_1_1' to 'mabonsoc_mux_164_jbC' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'mabonsoc_mux_164_g8j': 34 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mabonsoc_mux_164_jbC': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mabonsoc_sdiv_28sibs': 16 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mabonsoc_udiv_23nhbi': 16 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'mabonsoc'.
INFO: [HLS 200-111]  Elapsed time: 2.941 seconds; current allocated memory: 408.910 MB.
INFO: [RTMG 210-279] Implementing memory 'log_33_15_s_log_abkb_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'log_33_15_s_log_acud_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'log_33_15_s_log_adEe_rom' using distributed ROMs.
INFO: [RTMG 210-282] Generating pipelined core: 'mabonsoc_udiv_23nhbi_div'
INFO: [RTMG 210-282] Generating pipelined core: 'mabonsoc_sdiv_28sibs_div'
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:32 ; elapsed = 00:01:28 . Memory (MB): peak = 518.227 ; gain = 426.914
INFO: [VHDL 208-304] Generating VHDL RTL for mabonsoc.
INFO: [VLOG 209-307] Generating Verilog RTL for mabonsoc.
INFO: [HLS 200-112] Total elapsed time: 87.659 seconds; peak allocated memory: 408.910 MB.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg484-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'mabonSOC/mabonsoc.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:01 ; elapsed = 00:00:51 . Memory (MB): peak = 179.637 ; gain = 88.125
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:01 ; elapsed = 00:00:51 . Memory (MB): peak = 179.637 ; gain = 88.125
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:03 ; elapsed = 00:00:54 . Memory (MB): peak = 257.359 ; gain = 165.848
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'log_apfixed_reduce::range_reduce<ap_fixed<29, 7, (ap_q_mode)5, (ap_o_mode)3, 0>, 4, 4, 24, 15>' into 'log_apfixed_reduce::log_traits<2>::range_reduction<24>' (E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_log_apfixed.h:252) automatically.
INFO: [XFORM 203-602] Inlining function 'log_apfixed_reduce::log_traits<2>::range_reduction<24>' into 'log_apfixed_reduce::log<33, 15>' (E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_log_apfixed.h:771) automatically.
INFO: [XFORM 203-602] Inlining function 'log_apfixed_reduce::log<32, 14>' into 'hls::log<32, 14>' (E:/xilinx/Vivado/2019.1/common/technology/autopilot\hls_math.h:1200) automatically.
INFO: [XFORM 203-602] Inlining function 'sqrt_fixed<32, 14>' into 'hls::sqrt<32, 14>' (E:/xilinx/Vivado/2019.1/common/technology/autopilot\hls_math.h:1272) automatically.
INFO: [XFORM 203-602] Inlining function 'hls::log<32, 14>' into 'mabonsoc' (mabonSOC/mabonsoc.cpp:23) automatically.
INFO: [XFORM 203-602] Inlining function 'hls::sqrt<32, 14>' into 'mabonsoc' (mabonSOC/mabonsoc.cpp:29) automatically.
WARNING: [SYNCHK 200-23] E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_sqrt_apfixed.h:272: variable-indexed range selection may cause suboptimal QoR.
INFO: [SYNCHK 200-10] 0 error(s), 1 warning(s).
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:04 ; elapsed = 00:00:55 . Memory (MB): peak = 312.414 ; gain = 220.902
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'sqrt_fixed<33, 15>' (E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_sqrt_apfixed.h:44:36).
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'log_apfixed_reduce::log<33, 15>' (E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_log_apfixed.h:500:9).
INFO: [HLS 200-489] Unrolling loop 'Loop-1' (E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_sqrt_apfixed.h:267) in function 'sqrt_fixed<33, 15>' completely with a factor of 8.
INFO: [HLS 200-489] Unrolling loop 'Loop-2' (E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_sqrt_apfixed.h:295) in function 'sqrt_fixed<33, 15>' completely with a factor of 19.
INFO: [XFORM 203-501] Unrolling loop 'L1' (mabonSOC/mabonsoc.cpp:26) in function 'mabonsoc' partially with a factor of 8.
INFO: [HLS 200-489] Unrolling loop 'Loop-1' (E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_log_apfixed.h:729) in function 'log_apfixed_reduce::log<33, 15>' completely with a factor of 33.
INFO: [XFORM 203-101] Partitioning array 'UCB.V' (mabonSOC/mabonsoc.cpp:9) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'T.V'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'X.V'  in dimension 1 completely.
INFO: [XFORM 203-602] Inlining function 'log_apfixed_reduce::range_reduce<ap_fixed<29, 7, (ap_q_mode)5, (ap_o_mode)3, 0>, 4, 4, 24, 15>' into 'log_apfixed_reduce::log_traits<2>::range_reduction<24>' (E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_log_apfixed.h:252) automatically.
INFO: [XFORM 203-602] Inlining function 'log_apfixed_reduce::log_traits<2>::range_reduction<24>' into 'log_apfixed_reduce::log<33, 15>' (E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_log_apfixed.h:771) automatically.
INFO: [XFORM 203-602] Inlining function 'log_apfixed_reduce::log<32, 14>' into 'hls::log<32, 14>' (E:/xilinx/Vivado/2019.1/common/technology/autopilot\hls_math.h:1200) automatically.
INFO: [XFORM 203-602] Inlining function 'sqrt_fixed<32, 14>' into 'hls::sqrt<32, 14>' (E:/xilinx/Vivado/2019.1/common/technology/autopilot\hls_math.h:1272) automatically.
INFO: [XFORM 203-602] Inlining function 'hls::log<32, 14>' into 'mabonsoc' (mabonSOC/mabonsoc.cpp:23) automatically.
INFO: [XFORM 203-602] Inlining function 'hls::sqrt<32, 14>' into 'mabonsoc' (mabonSOC/mabonsoc.cpp:29) automatically.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock to (E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_sqrt_apfixed.h:372:1) in function 'sqrt_fixed<33, 15>'... converting 146 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (mabonSOC/mabonsoc.cpp:26:28) to (mabonSOC/mabonsoc.cpp:26:23) in function 'mabonsoc'... converting 25 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_log_apfixed.h:727:44) to (E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_log_apfixed.h:747:17) in function 'log_apfixed_reduce::log<33, 15>'... converting 34 basic blocks.
INFO: [XFORM 203-11] Balancing expressions in function 'log_apfixed_reduce::log<33, 15>' (E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_log_apfixed.h:178:90)...3 expression(s) balanced.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:07 ; elapsed = 00:00:58 . Memory (MB): peak = 407.727 ; gain = 316.215
WARNING: [XFORM 203-631] Renaming function 'log_apfixed_reduce::log<33, 15>' to 'log<33, 15>' (E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_log_apfixed.h:178:90)
WARNING: [XFORM 203-532] Unable to perform loop rewinding: Function 'mabonsoc' (mabonSOC/mabonsoc.cpp:2) contains multiple loops.
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:09 ; elapsed = 00:01:00 . Memory (MB): peak = 434.313 ; gain = 342.801
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'mabonsoc' ...
WARNING: [SYN 201-103] Legalizing function name 'log<33, 15>' to 'log_33_15_s'.
WARNING: [SYN 201-103] Legalizing function name 'sqrt_fixed<33, 15>' to 'sqrt_fixed_33_15_s'.
WARNING: [SYN 201-107] Renaming port name 'mabonsoc/Out' to 'mabonsoc/Out_r' to avoid the conflict with HDL keywords or other object names.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'log_33_15_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'log<33, 15>'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 7.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 60.51 seconds; current allocated memory: 371.945 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.358 seconds; current allocated memory: 373.254 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'sqrt_fixed_33_15_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'sqrt_fixed<33, 15>'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 15.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.917 seconds; current allocated memory: 374.740 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.513 seconds; current allocated memory: 376.663 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'mabonsoc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'L1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 43.
INFO: [SCHED 204-61] Pipelining loop 'L2'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.938 seconds; current allocated memory: 378.666 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 1.857 seconds; current allocated memory: 382.643 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'log_33_15_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'log_33_15_s_log_apfixed_reduce_3' to 'log_33_15_s_log_abkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'log_33_15_s_log_apfixed_reduce_2' to 'log_33_15_s_log_acud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'log_33_15_s_log_apfixed_reduce_s' to 'log_33_15_s_log_adEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'mabonsoc_mac_mulsub_24ns_4ns_29ns_29_1_1' to 'mabonsoc_mac_mulseOg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'mabonsoc_mul_mul_6s_23ns_28_1_1' to 'mabonsoc_mul_mul_fYi' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'mabonsoc_mac_mulseOg': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mabonsoc_mul_mul_fYi': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'log_33_15_s'.
INFO: [HLS 200-111]  Elapsed time: 3.753 seconds; current allocated memory: 388.329 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'sqrt_fixed_33_15_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'sqrt_fixed_33_15_s'.
INFO: [HLS 200-111]  Elapsed time: 1.328 seconds; current allocated memory: 392.563 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'mabonsoc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'mabonsoc/Out_r' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mabonsoc/reward' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'mabonsoc' to 's_axilite & ap_ctrl_hs'.
WARNING: [RTGEN 206-101] Register 'Index_V' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'X_V_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'X_V_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'X_V_2' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'X_V_3' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'X_V_4' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'X_V_5' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'X_V_6' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'X_V_7' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'X_V_8' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'X_V_9' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'X_V_10' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'X_V_11' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'X_V_12' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'X_V_13' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'X_V_14' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'X_V_15' is power-on initialization.
WARNING: [RTGEN 206-101] Register 't_V' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'T_V_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'T_V_8' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'T_V_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'T_V_9' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'T_V_2' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'T_V_10' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'T_V_3' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'T_V_11' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'T_V_4' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'T_V_12' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'T_V_5' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'T_V_13' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'T_V_6' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'T_V_14' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'T_V_7' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'T_V_15' is power-on initialization.
INFO: [RTGEN 206-100] Bundling port 'return', 'Out_r' and 'reward' to AXI-Lite port BUS_A.
INFO: [SYN 201-210] Renamed object name 'mabonsoc_mux_164_14_1_1' to 'mabonsoc_mux_164_g8j' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'mabonsoc_udiv_23ns_14ns_23_27_1' to 'mabonsoc_udiv_23nhbi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'mabonsoc_sdiv_28s_15ns_15_32_1' to 'mabonsoc_sdiv_28sibs' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'mabonsoc_mux_164_15_1_1' to 'mabonsoc_mux_164_jbC' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'mabonsoc_mux_164_g8j': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mabonsoc_mux_164_jbC': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mabonsoc_sdiv_28sibs': 8 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mabonsoc_udiv_23nhbi': 8 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'mabonsoc'.
INFO: [HLS 200-111]  Elapsed time: 2.646 seconds; current allocated memory: 398.385 MB.
INFO: [RTMG 210-279] Implementing memory 'log_33_15_s_log_abkb_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'log_33_15_s_log_acud_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'log_33_15_s_log_adEe_rom' using distributed ROMs.
INFO: [RTMG 210-282] Generating pipelined core: 'mabonsoc_udiv_23nhbi_div'
INFO: [RTMG 210-282] Generating pipelined core: 'mabonsoc_sdiv_28sibs_div'
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:24 ; elapsed = 00:01:19 . Memory (MB): peak = 496.641 ; gain = 405.129
INFO: [VHDL 208-304] Generating VHDL RTL for mabonsoc.
INFO: [VLOG 209-307] Generating Verilog RTL for mabonsoc.
INFO: [HLS 200-112] Total elapsed time: 79.181 seconds; peak allocated memory: 398.385 MB.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg484-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'mabonSOC/mabonsoc.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:01 ; elapsed = 00:00:53 . Memory (MB): peak = 178.434 ; gain = 111.824
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:01 ; elapsed = 00:00:53 . Memory (MB): peak = 178.434 ; gain = 111.824
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:03 ; elapsed = 00:00:57 . Memory (MB): peak = 257.672 ; gain = 191.063
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'log_apfixed_reduce::range_reduce<ap_fixed<29, 7, (ap_q_mode)5, (ap_o_mode)3, 0>, 4, 4, 24, 15>' into 'log_apfixed_reduce::log_traits<2>::range_reduction<24>' (E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_log_apfixed.h:252) automatically.
INFO: [XFORM 203-602] Inlining function 'log_apfixed_reduce::log_traits<2>::range_reduction<24>' into 'log_apfixed_reduce::log<33, 15>' (E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_log_apfixed.h:771) automatically.
INFO: [XFORM 203-602] Inlining function 'log_apfixed_reduce::log<32, 14>' into 'hls::log<32, 14>' (E:/xilinx/Vivado/2019.1/common/technology/autopilot\hls_math.h:1200) automatically.
INFO: [XFORM 203-602] Inlining function 'sqrt_fixed<32, 14>' into 'hls::sqrt<32, 14>' (E:/xilinx/Vivado/2019.1/common/technology/autopilot\hls_math.h:1272) automatically.
INFO: [XFORM 203-602] Inlining function 'hls::log<32, 14>' into 'mabonsoc' (mabonSOC/mabonsoc.cpp:23) automatically.
INFO: [XFORM 203-602] Inlining function 'hls::sqrt<32, 14>' into 'mabonsoc' (mabonSOC/mabonsoc.cpp:29) automatically.
WARNING: [SYNCHK 200-23] E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_sqrt_apfixed.h:272: variable-indexed range selection may cause suboptimal QoR.
INFO: [SYNCHK 200-10] 0 error(s), 1 warning(s).
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:04 ; elapsed = 00:00:57 . Memory (MB): peak = 312.711 ; gain = 246.102
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'sqrt_fixed<33, 15>' (E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_sqrt_apfixed.h:44:36).
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'log_apfixed_reduce::log<33, 15>' (E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_log_apfixed.h:500:9).
INFO: [HLS 200-489] Unrolling loop 'Loop-1' (E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_sqrt_apfixed.h:267) in function 'sqrt_fixed<33, 15>' completely with a factor of 8.
INFO: [HLS 200-489] Unrolling loop 'Loop-2' (E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_sqrt_apfixed.h:295) in function 'sqrt_fixed<33, 15>' completely with a factor of 19.
INFO: [XFORM 203-501] Unrolling loop 'L1' (mabonSOC/mabonsoc.cpp:26) in function 'mabonsoc' partially with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'Loop-1' (E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_log_apfixed.h:729) in function 'log_apfixed_reduce::log<33, 15>' completely with a factor of 33.
INFO: [XFORM 203-101] Partitioning array 'UCB.V' (mabonSOC/mabonsoc.cpp:9) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'T.V'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'X.V'  in dimension 1 completely.
INFO: [XFORM 203-602] Inlining function 'log_apfixed_reduce::range_reduce<ap_fixed<29, 7, (ap_q_mode)5, (ap_o_mode)3, 0>, 4, 4, 24, 15>' into 'log_apfixed_reduce::log_traits<2>::range_reduction<24>' (E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_log_apfixed.h:252) automatically.
INFO: [XFORM 203-602] Inlining function 'log_apfixed_reduce::log_traits<2>::range_reduction<24>' into 'log_apfixed_reduce::log<33, 15>' (E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_log_apfixed.h:771) automatically.
INFO: [XFORM 203-602] Inlining function 'log_apfixed_reduce::log<32, 14>' into 'hls::log<32, 14>' (E:/xilinx/Vivado/2019.1/common/technology/autopilot\hls_math.h:1200) automatically.
INFO: [XFORM 203-602] Inlining function 'sqrt_fixed<32, 14>' into 'hls::sqrt<32, 14>' (E:/xilinx/Vivado/2019.1/common/technology/autopilot\hls_math.h:1272) automatically.
INFO: [XFORM 203-602] Inlining function 'hls::log<32, 14>' into 'mabonsoc' (mabonSOC/mabonsoc.cpp:23) automatically.
INFO: [XFORM 203-602] Inlining function 'hls::sqrt<32, 14>' into 'mabonsoc' (mabonSOC/mabonsoc.cpp:29) automatically.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock to (E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_sqrt_apfixed.h:372:1) in function 'sqrt_fixed<33, 15>'... converting 146 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_log_apfixed.h:727:44) to (E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_log_apfixed.h:747:17) in function 'log_apfixed_reduce::log<33, 15>'... converting 34 basic blocks.
INFO: [XFORM 203-11] Balancing expressions in function 'log_apfixed_reduce::log<33, 15>' (E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_log_apfixed.h:178:90)...3 expression(s) balanced.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:07 ; elapsed = 00:01:00 . Memory (MB): peak = 407.645 ; gain = 341.035
WARNING: [XFORM 203-631] Renaming function 'log_apfixed_reduce::log<33, 15>' to 'log<33, 15>' (E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_log_apfixed.h:178:90)
WARNING: [XFORM 203-532] Unable to perform loop rewinding: Function 'mabonsoc' (mabonSOC/mabonsoc.cpp:2) contains multiple loops.
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:09 ; elapsed = 00:01:02 . Memory (MB): peak = 435.848 ; gain = 369.238
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'mabonsoc' ...
WARNING: [SYN 201-103] Legalizing function name 'log<33, 15>' to 'log_33_15_s'.
WARNING: [SYN 201-103] Legalizing function name 'sqrt_fixed<33, 15>' to 'sqrt_fixed_33_15_s'.
WARNING: [SYN 201-107] Renaming port name 'mabonsoc/Out' to 'mabonsoc/Out_r' to avoid the conflict with HDL keywords or other object names.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'log_33_15_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'log<33, 15>'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 7.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 62.789 seconds; current allocated memory: 372.343 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.367 seconds; current allocated memory: 373.653 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'sqrt_fixed_33_15_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'sqrt_fixed<33, 15>'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 15.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.983 seconds; current allocated memory: 375.138 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.53 seconds; current allocated memory: 377.062 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'mabonsoc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'L1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 43.
INFO: [SCHED 204-61] Pipelining loop 'L2'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.973 seconds; current allocated memory: 379.237 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 1.28 seconds; current allocated memory: 383.802 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'log_33_15_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'log_33_15_s_log_apfixed_reduce_3' to 'log_33_15_s_log_abkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'log_33_15_s_log_apfixed_reduce_2' to 'log_33_15_s_log_acud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'log_33_15_s_log_apfixed_reduce_s' to 'log_33_15_s_log_adEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'mabonsoc_mac_mulsub_24ns_4ns_29ns_29_1_1' to 'mabonsoc_mac_mulseOg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'mabonsoc_mul_mul_6s_23ns_28_1_1' to 'mabonsoc_mul_mul_fYi' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'mabonsoc_mac_mulseOg': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mabonsoc_mul_mul_fYi': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'log_33_15_s'.
INFO: [HLS 200-111]  Elapsed time: 2.253 seconds; current allocated memory: 387.897 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'sqrt_fixed_33_15_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'sqrt_fixed_33_15_s'.
INFO: [HLS 200-111]  Elapsed time: 1.339 seconds; current allocated memory: 392.067 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'mabonsoc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'mabonsoc/Out_r' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mabonsoc/reward' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'mabonsoc' to 's_axilite & ap_ctrl_hs'.
WARNING: [RTGEN 206-101] Register 'Index_V' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'X_V_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'X_V_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'X_V_2' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'X_V_3' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'X_V_4' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'X_V_5' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'X_V_6' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'X_V_7' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'X_V_8' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'X_V_9' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'X_V_10' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'X_V_11' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'X_V_12' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'X_V_13' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'X_V_14' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'X_V_15' is power-on initialization.
WARNING: [RTGEN 206-101] Register 't_V' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'T_V_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'T_V_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'T_V_2' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'T_V_3' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'T_V_4' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'T_V_5' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'T_V_6' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'T_V_7' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'T_V_8' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'T_V_9' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'T_V_10' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'T_V_11' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'T_V_12' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'T_V_13' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'T_V_14' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'T_V_15' is power-on initialization.
INFO: [RTGEN 206-100] Bundling port 'return', 'Out_r' and 'reward' to AXI-Lite port BUS_A.
INFO: [SYN 201-210] Renamed object name 'mabonsoc_mux_164_14_1_1' to 'mabonsoc_mux_164_g8j' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'mabonsoc_udiv_23ns_14ns_23_27_1' to 'mabonsoc_udiv_23nhbi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'mabonsoc_sdiv_28s_15ns_15_32_1' to 'mabonsoc_sdiv_28sibs' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'mabonsoc_mux_164_15_1_1' to 'mabonsoc_mux_164_jbC' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'mabonsoc_mux_164_g8j': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mabonsoc_mux_164_jbC': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mabonsoc_sdiv_28sibs': 4 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mabonsoc_udiv_23nhbi': 4 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'mabonsoc'.
INFO: [HLS 200-111]  Elapsed time: 2.674 seconds; current allocated memory: 396.872 MB.
INFO: [RTMG 210-279] Implementing memory 'log_33_15_s_log_abkb_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'log_33_15_s_log_acud_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'log_33_15_s_log_adEe_rom' using distributed ROMs.
INFO: [RTMG 210-282] Generating pipelined core: 'mabonsoc_udiv_23nhbi_div'
INFO: [RTMG 210-282] Generating pipelined core: 'mabonsoc_sdiv_28sibs_div'
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:20 ; elapsed = 00:01:18 . Memory (MB): peak = 494.914 ; gain = 428.305
INFO: [VHDL 208-304] Generating VHDL RTL for mabonsoc.
INFO: [VLOG 209-307] Generating Verilog RTL for mabonsoc.
INFO: [HLS 200-112] Total elapsed time: 78.461 seconds; peak allocated memory: 396.872 MB.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg484-1'
WARNING: [IMPL 213-205] Ignored option '-use_netlist' which is only valid for 'pcore'.
INFO: [IMPL 213-8] Exporting RTL as a Vivado IP.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg484-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'mabonSOC/mabonsoc.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:01 ; elapsed = 00:00:50 . Memory (MB): peak = 179.773 ; gain = 88.363
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:01 ; elapsed = 00:00:50 . Memory (MB): peak = 179.773 ; gain = 88.363
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:03 ; elapsed = 00:00:53 . Memory (MB): peak = 258.973 ; gain = 167.563
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'log_apfixed_reduce::range_reduce<ap_fixed<29, 7, (ap_q_mode)5, (ap_o_mode)3, 0>, 4, 4, 24, 15>' into 'log_apfixed_reduce::log_traits<2>::range_reduction<24>' (E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_log_apfixed.h:252) automatically.
INFO: [XFORM 203-602] Inlining function 'log_apfixed_reduce::log_traits<2>::range_reduction<24>' into 'log_apfixed_reduce::log<33, 15>' (E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_log_apfixed.h:771) automatically.
INFO: [XFORM 203-602] Inlining function 'log_apfixed_reduce::log<32, 14>' into 'hls::log<32, 14>' (E:/xilinx/Vivado/2019.1/common/technology/autopilot\hls_math.h:1200) automatically.
INFO: [XFORM 203-602] Inlining function 'sqrt_fixed<32, 14>' into 'hls::sqrt<32, 14>' (E:/xilinx/Vivado/2019.1/common/technology/autopilot\hls_math.h:1272) automatically.
INFO: [XFORM 203-602] Inlining function 'hls::log<32, 14>' into 'mabonsoc' (mabonSOC/mabonsoc.cpp:23) automatically.
INFO: [XFORM 203-602] Inlining function 'hls::sqrt<32, 14>' into 'mabonsoc' (mabonSOC/mabonsoc.cpp:29) automatically.
WARNING: [SYNCHK 200-23] E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_sqrt_apfixed.h:272: variable-indexed range selection may cause suboptimal QoR.
INFO: [SYNCHK 200-10] 0 error(s), 1 warning(s).
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:04 ; elapsed = 00:00:54 . Memory (MB): peak = 311.398 ; gain = 219.988
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'sqrt_fixed<33, 15>' (E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_sqrt_apfixed.h:44:36).
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'mabonsoc' (mabonSOC/mabonsoc.cpp:2).
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'log_apfixed_reduce::log<33, 15>' (E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_log_apfixed.h:500:9).
INFO: [HLS 200-489] Unrolling loop 'Loop-1' (E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_sqrt_apfixed.h:267) in function 'sqrt_fixed<33, 15>' completely with a factor of 8.
INFO: [HLS 200-489] Unrolling loop 'Loop-2' (E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_sqrt_apfixed.h:295) in function 'sqrt_fixed<33, 15>' completely with a factor of 19.
INFO: [HLS 200-489] Unrolling loop 'L1' (mabonSOC/mabonsoc.cpp:26) in function 'mabonsoc' completely with a factor of 16.
INFO: [HLS 200-489] Unrolling loop 'L2' (mabonSOC/mabonsoc.cpp:34) in function 'mabonsoc' completely with a factor of 15.
INFO: [HLS 200-489] Unrolling loop 'Loop-1' (E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_log_apfixed.h:729) in function 'log_apfixed_reduce::log<33, 15>' completely with a factor of 33.
INFO: [XFORM 203-602] Inlining function 'log_apfixed_reduce::range_reduce<ap_fixed<29, 7, (ap_q_mode)5, (ap_o_mode)3, 0>, 4, 4, 24, 15>' into 'log_apfixed_reduce::log_traits<2>::range_reduction<24>' (E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_log_apfixed.h:252) automatically.
INFO: [XFORM 203-602] Inlining function 'log_apfixed_reduce::log_traits<2>::range_reduction<24>' into 'log_apfixed_reduce::log<33, 15>' (E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_log_apfixed.h:771) automatically.
INFO: [XFORM 203-602] Inlining function 'log_apfixed_reduce::log<32, 14>' into 'hls::log<32, 14>' (E:/xilinx/Vivado/2019.1/common/technology/autopilot\hls_math.h:1200) automatically.
INFO: [XFORM 203-602] Inlining function 'sqrt_fixed<32, 14>' into 'hls::sqrt<32, 14>' (E:/xilinx/Vivado/2019.1/common/technology/autopilot\hls_math.h:1272) automatically.
INFO: [XFORM 203-602] Inlining function 'hls::log<32, 14>' into 'mabonsoc' (mabonSOC/mabonsoc.cpp:23) automatically.
INFO: [XFORM 203-602] Inlining function 'hls::sqrt<32, 14>' into 'mabonsoc' (mabonSOC/mabonsoc.cpp:29) automatically.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock to (E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_sqrt_apfixed.h:372:1) in function 'sqrt_fixed<33, 15>'... converting 146 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_log_apfixed.h:727:44) to (E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_log_apfixed.h:747:17) in function 'log_apfixed_reduce::log<33, 15>'... converting 34 basic blocks.
INFO: [XFORM 203-11] Balancing expressions in function 'log_apfixed_reduce::log<33, 15>' (E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_log_apfixed.h:178:90)...3 expression(s) balanced.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:06 ; elapsed = 00:00:57 . Memory (MB): peak = 406.527 ; gain = 315.117
WARNING: [XFORM 203-631] Renaming function 'log_apfixed_reduce::log<33, 15>' to 'log<33, 15>' (E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_log_apfixed.h:178:90)
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:08 ; elapsed = 00:00:59 . Memory (MB): peak = 433.539 ; gain = 342.129
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'mabonsoc' ...
WARNING: [SYN 201-103] Legalizing function name 'log<33, 15>' to 'log_33_15_s'.
WARNING: [SYN 201-103] Legalizing function name 'sqrt_fixed<33, 15>' to 'sqrt_fixed_33_15_s'.
WARNING: [SYN 201-107] Renaming port name 'mabonsoc/Out' to 'mabonsoc/Out_r' to avoid the conflict with HDL keywords or other object names.
WARNING: [SYN 201-107] Renaming port name 'mabonsoc/T_V' to 'mabonsoc/T_V_r' to avoid the conflict with HDL keywords or other object names.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'log_33_15_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'log<33, 15>'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 7.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 59.265 seconds; current allocated memory: 371.010 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.374 seconds; current allocated memory: 372.318 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'sqrt_fixed_33_15_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'sqrt_fixed<33, 15>'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 15.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.955 seconds; current allocated memory: 373.788 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.539 seconds; current allocated memory: 375.711 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'mabonsoc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'mabonsoc'.
WARNING: [SCHED 204-68] The II Violation in module 'mabonsoc' (Function: mabonsoc): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1)
   between 'store' operation ('T_V_addr_1_write_ln40', mabonSOC/mabonsoc.cpp:40) of variable 'add_ln700_1', mabonSOC/mabonsoc.cpp:40 on array 'T_V_r' and 'load' operation ('T_V_load', mabonSOC/mabonsoc.cpp:40) on array 'T_V_r'.
WARNING: [SCHED 204-68] The II Violation in module 'mabonsoc' (Function: mabonsoc): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1)
   between 'store' operation ('T_V_addr_1_write_ln40', mabonSOC/mabonsoc.cpp:40) of variable 'add_ln700_1', mabonSOC/mabonsoc.cpp:40 on array 'T_V_r' and 'load' operation ('T_V_load_1', mabonSOC/mabonsoc.cpp:29) on array 'T_V_r'.
WARNING: [SCHED 204-68] The II Violation in module 'mabonsoc' (Function: mabonsoc): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1)
   between 'store' operation ('T_V_addr_1_write_ln40', mabonSOC/mabonsoc.cpp:40) of variable 'add_ln700_1', mabonSOC/mabonsoc.cpp:40 on array 'T_V_r' and 'load' operation ('T_V_load_1', mabonSOC/mabonsoc.cpp:29) on array 'T_V_r'.
WARNING: [SCHED 204-68] The II Violation in module 'mabonsoc' (Function: mabonsoc): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1)
   between 'store' operation ('T_V_addr_1_write_ln40', mabonSOC/mabonsoc.cpp:40) of variable 'add_ln700_1', mabonSOC/mabonsoc.cpp:40 on array 'T_V_r' and 'load' operation ('T_V_load_1', mabonSOC/mabonsoc.cpp:29) on array 'T_V_r'.
WARNING: [SCHED 204-69] Unable to schedule 'load' operation ('T_V_load_8', mabonSOC/mabonsoc.cpp:29) on array 'T_V_r' due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'T_V_r'.
WARNING: [SCHED 204-69] Unable to schedule 'store' operation ('UCB_V_addr_9_write_ln31', mabonSOC/mabonsoc.cpp:31) of variable 'add_ln703_38', mabonSOC/mabonsoc.cpp:31 on array 'UCB.V', mabonSOC/mabonsoc.cpp:9 due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'UCB_V'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 74, Depth = 75.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 4.506 seconds; current allocated memory: 378.065 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 3.084 seconds; current allocated memory: 382.901 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'log_33_15_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'log_33_15_s_log_apfixed_reduce_3' to 'log_33_15_s_log_abkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'log_33_15_s_log_apfixed_reduce_2' to 'log_33_15_s_log_acud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'log_33_15_s_log_apfixed_reduce_s' to 'log_33_15_s_log_adEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'mabonsoc_mac_mulsub_24ns_4ns_29ns_29_1_1' to 'mabonsoc_mac_mulseOg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'mabonsoc_mul_mul_6s_23ns_28_1_1' to 'mabonsoc_mul_mul_fYi' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'mabonsoc_mac_mulseOg': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mabonsoc_mul_mul_fYi': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'log_33_15_s'.
INFO: [HLS 200-111]  Elapsed time: 6.29 seconds; current allocated memory: 391.027 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'sqrt_fixed_33_15_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'sqrt_fixed_33_15_s'.
INFO: [HLS 200-111]  Elapsed time: 1.355 seconds; current allocated memory: 395.239 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'mabonsoc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'mabonsoc/Out_r' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mabonsoc/reward' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'mabonsoc' to 's_axilite & ap_ctrl_hs'.
WARNING: [RTGEN 206-101] Register 'Index_V' is power-on initialization.
WARNING: [RTGEN 206-101] Register 't_V' is power-on initialization.
INFO: [RTGEN 206-100] Bundling port 'return', 'Out_r' and 'reward' to AXI-Lite port BUS_A.
INFO: [SYN 201-210] Renamed object name 'mabonsoc_sdiv_28s_15ns_15_32_1' to 'mabonsoc_sdiv_28sg8j' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'mabonsoc_udiv_23ns_14ns_23_27_1' to 'mabonsoc_udiv_23nhbi' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'mabonsoc_sdiv_28sg8j': 16 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mabonsoc_udiv_23nhbi': 16 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'mabonsoc'.
INFO: [HLS 200-111]  Elapsed time: 2.53 seconds; current allocated memory: 402.046 MB.
INFO: [RTMG 210-279] Implementing memory 'log_33_15_s_log_abkb_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'log_33_15_s_log_acud_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'log_33_15_s_log_adEe_rom' using distributed ROMs.
INFO: [RTMG 210-282] Generating pipelined core: 'mabonsoc_sdiv_28sg8j_div'
INFO: [RTMG 210-282] Generating pipelined core: 'mabonsoc_udiv_23nhbi_div'
INFO: [RTMG 210-278] Implementing memory 'mabonsoc_X_V_ram (RAM)' using distributed RAMs with power-on initialization.
INFO: [RTMG 210-278] Implementing memory 'mabonsoc_UCB_V_ram (RAM)' using block RAMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:32 ; elapsed = 00:01:28 . Memory (MB): peak = 505.465 ; gain = 414.055
INFO: [VHDL 208-304] Generating VHDL RTL for mabonsoc.
INFO: [VLOG 209-307] Generating Verilog RTL for mabonsoc.
INFO: [HLS 200-112] Total elapsed time: 88.083 seconds; peak allocated memory: 402.046 MB.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg484-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'mabonSOC/mabonsoc.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:01 ; elapsed = 00:00:36 . Memory (MB): peak = 178.738 ; gain = 87.340
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:01 ; elapsed = 00:00:36 . Memory (MB): peak = 178.738 ; gain = 87.340
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:03 ; elapsed = 00:00:39 . Memory (MB): peak = 232.684 ; gain = 141.285
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'log_apfixed_reduce::range_reduce<ap_fixed<29, 7, (ap_q_mode)5, (ap_o_mode)3, 0>, 4, 4, 24, 15>' into 'log_apfixed_reduce::log_traits<2>::range_reduction<24>' (E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_log_apfixed.h:252) automatically.
INFO: [XFORM 203-602] Inlining function 'log_apfixed_reduce::log_traits<2>::range_reduction<24>' into 'log_apfixed_reduce::log<33, 15>' (E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_log_apfixed.h:771) automatically.
INFO: [XFORM 203-602] Inlining function 'log_apfixed_reduce::log<32, 14>' into 'hls::log<32, 14>' (E:/xilinx/Vivado/2019.1/common/technology/autopilot\hls_math.h:1200) automatically.
INFO: [XFORM 203-602] Inlining function 'hls::log<32, 14>' into 'mabonsoc' (mabonSOC/mabonsoc.cpp:23) automatically.
WARNING: [SYNCHK 200-23] mabonSOC/mabonsoc.cpp:29: variable-indexed range selection may cause suboptimal QoR.
INFO: [SYNCHK 200-10] 0 error(s), 1 warning(s).
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:03 ; elapsed = 00:00:40 . Memory (MB): peak = 275.738 ; gain = 184.340
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'mabonsoc' (mabonSOC/mabonsoc.cpp:2).
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'log_apfixed_reduce::log<33, 15>' (E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_log_apfixed.h:500:9).
INFO: [HLS 200-489] Unrolling loop 'L1' (mabonSOC/mabonsoc.cpp:26) in function 'mabonsoc' completely with a factor of 16.
INFO: [HLS 200-489] Unrolling loop 'L2' (mabonSOC/mabonsoc.cpp:34) in function 'mabonsoc' completely with a factor of 15.
INFO: [HLS 200-489] Unrolling loop 'Loop-1' (E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_log_apfixed.h:729) in function 'log_apfixed_reduce::log<33, 15>' completely with a factor of 33.
INFO: [XFORM 203-602] Inlining function 'log_apfixed_reduce::range_reduce<ap_fixed<29, 7, (ap_q_mode)5, (ap_o_mode)3, 0>, 4, 4, 24, 15>' into 'log_apfixed_reduce::log_traits<2>::range_reduction<24>' (E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_log_apfixed.h:252) automatically.
INFO: [XFORM 203-602] Inlining function 'log_apfixed_reduce::log_traits<2>::range_reduction<24>' into 'log_apfixed_reduce::log<33, 15>' (E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_log_apfixed.h:771) automatically.
INFO: [XFORM 203-602] Inlining function 'log_apfixed_reduce::log<32, 14>' into 'hls::log<32, 14>' (E:/xilinx/Vivado/2019.1/common/technology/autopilot\hls_math.h:1200) automatically.
INFO: [XFORM 203-602] Inlining function 'hls::log<32, 14>' into 'mabonsoc' (mabonSOC/mabonsoc.cpp:23) automatically.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (mabonSOC/mabonsoc.cpp:23:14) in function 'mabonsoc'... converting 289 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_log_apfixed.h:727:44) to (E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_log_apfixed.h:747:17) in function 'log_apfixed_reduce::log<33, 15>'... converting 34 basic blocks.
INFO: [XFORM 203-11] Balancing expressions in function 'log_apfixed_reduce::log<33, 15>' (E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_log_apfixed.h:178:90)...3 expression(s) balanced.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:06 ; elapsed = 00:00:43 . Memory (MB): peak = 352.344 ; gain = 260.945
WARNING: [XFORM 203-631] Renaming function 'log_apfixed_reduce::log<33, 15>' to 'log<33, 15>' (E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_log_apfixed.h:178:90)
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:10 ; elapsed = 00:00:47 . Memory (MB): peak = 385.043 ; gain = 293.645
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'mabonsoc' ...
WARNING: [SYN 201-103] Legalizing function name 'log<33, 15>' to 'log_33_15_s'.
WARNING: [SYN 201-107] Renaming port name 'mabonsoc/Out' to 'mabonsoc/Out_r' to avoid the conflict with HDL keywords or other object names.
WARNING: [SYN 201-107] Renaming port name 'mabonsoc/T_V' to 'mabonsoc/T_V_r' to avoid the conflict with HDL keywords or other object names.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'log_33_15_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'log<33, 15>'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 7.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 47.049 seconds; current allocated memory: 321.494 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.352 seconds; current allocated memory: 322.803 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'mabonsoc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'mabonsoc'.
WARNING: [SCHED 204-68] The II Violation in module 'mabonsoc' (Function: mabonsoc): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1)
   between 'store' operation ('T_V_addr_1_write_ln40', mabonSOC/mabonsoc.cpp:40) of variable 'add_ln700_1', mabonSOC/mabonsoc.cpp:40 on array 'T_V_r' and 'load' operation ('T_V_load', mabonSOC/mabonsoc.cpp:40) on array 'T_V_r'.
WARNING: [SCHED 204-68] The II Violation in module 'mabonsoc' (Function: mabonsoc): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1)
   between 'store' operation ('T_V_addr_1_write_ln40', mabonSOC/mabonsoc.cpp:40) of variable 'add_ln700_1', mabonSOC/mabonsoc.cpp:40 on array 'T_V_r' and 'load' operation ('T_V_load_1', mabonSOC/mabonsoc.cpp:29) on array 'T_V_r'.
WARNING: [SCHED 204-68] The II Violation in module 'mabonsoc' (Function: mabonsoc): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1)
   between 'store' operation ('T_V_addr_1_write_ln40', mabonSOC/mabonsoc.cpp:40) of variable 'add_ln700_1', mabonSOC/mabonsoc.cpp:40 on array 'T_V_r' and 'load' operation ('T_V_load_1', mabonSOC/mabonsoc.cpp:29) on array 'T_V_r'.
WARNING: [SCHED 204-68] The II Violation in module 'mabonsoc' (Function: mabonsoc): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1)
   between 'store' operation ('T_V_addr_1_write_ln40', mabonSOC/mabonsoc.cpp:40) of variable 'add_ln700_1', mabonSOC/mabonsoc.cpp:40 on array 'T_V_r' and 'load' operation ('T_V_load_1', mabonSOC/mabonsoc.cpp:29) on array 'T_V_r'.
WARNING: [SCHED 204-68] The II Violation in module 'mabonsoc' (Function: mabonsoc): Unable to enforce a carried dependence constraint (II = 67, distance = 1, offset = 1)
   between 'store' operation ('T_V_addr_1_write_ln40', mabonSOC/mabonsoc.cpp:40) of variable 'add_ln700_1', mabonSOC/mabonsoc.cpp:40 on array 'T_V_r' and 'load' operation ('T_V_load_1', mabonSOC/mabonsoc.cpp:29) on array 'T_V_r'.
WARNING: [SCHED 204-69] Unable to schedule 'load' operation ('T_V_load_3', mabonSOC/mabonsoc.cpp:29) on array 'T_V_r' due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'T_V_r'.
WARNING: [SCHED 204-69] Unable to schedule 'store' operation ('UCB_V_addr_22_write_ln31', mabonSOC/mabonsoc.cpp:31) of variable 'add_ln703_9', mabonSOC/mabonsoc.cpp:31 on array 'UCB.V', mabonSOC/mabonsoc.cpp:9 due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'UCB_V'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 94, Depth = 95.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 11.596 seconds; current allocated memory: 328.671 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 2.73 seconds; current allocated memory: 337.098 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'log_33_15_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'log_33_15_s_log_apfixed_reduce_3' to 'log_33_15_s_log_abkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'log_33_15_s_log_apfixed_reduce_2' to 'log_33_15_s_log_acud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'log_33_15_s_log_apfixed_reduce_s' to 'log_33_15_s_log_adEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'mabonsoc_mac_mulsub_24ns_4ns_29ns_29_1_1' to 'mabonsoc_mac_mulseOg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'mabonsoc_mul_mul_6s_23ns_28_1_1' to 'mabonsoc_mul_mul_fYi' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'mabonsoc_mac_mulseOg': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mabonsoc_mul_mul_fYi': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'log_33_15_s'.
INFO: [HLS 200-111]  Elapsed time: 3.307 seconds; current allocated memory: 341.144 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'mabonsoc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'mabonsoc/Out_r' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mabonsoc/reward' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'mabonsoc' to 's_axilite & ap_ctrl_hs'.
WARNING: [RTGEN 206-101] Register 'Index_V' is power-on initialization.
WARNING: [RTGEN 206-101] Register 't_V' is power-on initialization.
INFO: [RTGEN 206-100] Bundling port 'return', 'Out_r' and 'reward' to AXI-Lite port BUS_A.
INFO: [SYN 201-210] Renamed object name 'mabonsoc_dsqrt_64ns_64ns_64_31_1' to 'mabonsoc_dsqrt_64g8j' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'mabonsoc_sdiv_28s_15ns_15_32_1' to 'mabonsoc_sdiv_28shbi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'mabonsoc_udiv_23ns_14ns_23_27_1' to 'mabonsoc_udiv_23nibs' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'mabonsoc_dsqrt_64g8j': 14 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mabonsoc_sdiv_28shbi': 16 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mabonsoc_udiv_23nibs': 16 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'mabonsoc'.
INFO: [HLS 200-111]  Elapsed time: 1.936 seconds; current allocated memory: 353.722 MB.
INFO: [RTMG 210-279] Implementing memory 'log_33_15_s_log_abkb_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'log_33_15_s_log_acud_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'log_33_15_s_log_adEe_rom' using distributed ROMs.
INFO: [RTMG 210-282] Generating pipelined core: 'mabonsoc_sdiv_28shbi_div'
INFO: [RTMG 210-282] Generating pipelined core: 'mabonsoc_udiv_23nibs_div'
INFO: [RTMG 210-278] Implementing memory 'mabonsoc_X_V_ram (RAM)' using distributed RAMs with power-on initialization.
INFO: [RTMG 210-278] Implementing memory 'mabonsoc_UCB_V_ram (RAM)' using block RAMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:36 ; elapsed = 00:01:17 . Memory (MB): peak = 468.023 ; gain = 376.625
INFO: [VHDL 208-304] Generating VHDL RTL for mabonsoc.
INFO: [VLOG 209-307] Generating Verilog RTL for mabonsoc.
INFO: [HLS 200-112] Total elapsed time: 77.124 seconds; peak allocated memory: 353.722 MB.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg484-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'mabonSOC/mabonsoc.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:01 ; elapsed = 00:00:36 . Memory (MB): peak = 178.766 ; gain = 87.398
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:01 ; elapsed = 00:00:36 . Memory (MB): peak = 178.766 ; gain = 87.398
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:03 ; elapsed = 00:00:39 . Memory (MB): peak = 232.973 ; gain = 141.605
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'log_apfixed_reduce::range_reduce<ap_fixed<29, 7, (ap_q_mode)5, (ap_o_mode)3, 0>, 4, 4, 24, 15>' into 'log_apfixed_reduce::log_traits<2>::range_reduction<24>' (E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_log_apfixed.h:252) automatically.
INFO: [XFORM 203-602] Inlining function 'log_apfixed_reduce::log_traits<2>::range_reduction<24>' into 'log_apfixed_reduce::log<33, 15>' (E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_log_apfixed.h:771) automatically.
INFO: [XFORM 203-602] Inlining function 'log_apfixed_reduce::log<32, 14>' into 'hls::log<32, 14>' (E:/xilinx/Vivado/2019.1/common/technology/autopilot\hls_math.h:1200) automatically.
INFO: [XFORM 203-602] Inlining function 'hls::log<32, 14>' into 'mabonsoc' (mabonSOC/mabonsoc.cpp:23) automatically.
WARNING: [SYNCHK 200-23] mabonSOC/mabonsoc.cpp:29: variable-indexed range selection may cause suboptimal QoR.
INFO: [SYNCHK 200-10] 0 error(s), 1 warning(s).
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:03 ; elapsed = 00:00:40 . Memory (MB): peak = 275.840 ; gain = 184.473
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'mabonsoc' (mabonSOC/mabonsoc.cpp:2).
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'log_apfixed_reduce::log<33, 15>' (E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_log_apfixed.h:500:9).
INFO: [HLS 200-489] Unrolling loop 'L1' (mabonSOC/mabonsoc.cpp:26) in function 'mabonsoc' completely with a factor of 16.
INFO: [HLS 200-489] Unrolling loop 'L2' (mabonSOC/mabonsoc.cpp:34) in function 'mabonsoc' completely with a factor of 15.
INFO: [HLS 200-489] Unrolling loop 'Loop-1' (E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_log_apfixed.h:729) in function 'log_apfixed_reduce::log<33, 15>' completely with a factor of 33.
INFO: [XFORM 203-602] Inlining function 'log_apfixed_reduce::range_reduce<ap_fixed<29, 7, (ap_q_mode)5, (ap_o_mode)3, 0>, 4, 4, 24, 15>' into 'log_apfixed_reduce::log_traits<2>::range_reduction<24>' (E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_log_apfixed.h:252) automatically.
INFO: [XFORM 203-602] Inlining function 'log_apfixed_reduce::log_traits<2>::range_reduction<24>' into 'log_apfixed_reduce::log<33, 15>' (E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_log_apfixed.h:771) automatically.
INFO: [XFORM 203-602] Inlining function 'log_apfixed_reduce::log<32, 14>' into 'hls::log<32, 14>' (E:/xilinx/Vivado/2019.1/common/technology/autopilot\hls_math.h:1200) automatically.
INFO: [XFORM 203-602] Inlining function 'hls::log<32, 14>' into 'mabonsoc' (mabonSOC/mabonsoc.cpp:23) automatically.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (mabonSOC/mabonsoc.cpp:23:14) in function 'mabonsoc'... converting 289 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_log_apfixed.h:727:44) to (E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_log_apfixed.h:747:17) in function 'log_apfixed_reduce::log<33, 15>'... converting 34 basic blocks.
INFO: [XFORM 203-11] Balancing expressions in function 'log_apfixed_reduce::log<33, 15>' (E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_log_apfixed.h:178:90)...3 expression(s) balanced.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:06 ; elapsed = 00:00:43 . Memory (MB): peak = 352.215 ; gain = 260.848
WARNING: [XFORM 203-631] Renaming function 'log_apfixed_reduce::log<33, 15>' to 'log<33, 15>' (E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_log_apfixed.h:178:90)
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:10 ; elapsed = 00:00:47 . Memory (MB): peak = 384.977 ; gain = 293.609
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'mabonsoc' ...
WARNING: [SYN 201-103] Legalizing function name 'log<33, 15>' to 'log_33_15_s'.
WARNING: [SYN 201-107] Renaming port name 'mabonsoc/Out' to 'mabonsoc/Out_r' to avoid the conflict with HDL keywords or other object names.
WARNING: [SYN 201-107] Renaming port name 'mabonsoc/T_V' to 'mabonsoc/T_V_r' to avoid the conflict with HDL keywords or other object names.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'log_33_15_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'log<33, 15>'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 7.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 47.012 seconds; current allocated memory: 321.494 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.346 seconds; current allocated memory: 322.803 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'mabonsoc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'mabonsoc'.
WARNING: [SCHED 204-68] The II Violation in module 'mabonsoc' (Function: mabonsoc): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1)
   between 'store' operation ('T_V_addr_1_write_ln40', mabonSOC/mabonsoc.cpp:40) of variable 'add_ln700_1', mabonSOC/mabonsoc.cpp:40 on array 'T_V_r' and 'load' operation ('T_V_load', mabonSOC/mabonsoc.cpp:40) on array 'T_V_r'.
WARNING: [SCHED 204-68] The II Violation in module 'mabonsoc' (Function: mabonsoc): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1)
   between 'store' operation ('T_V_addr_1_write_ln40', mabonSOC/mabonsoc.cpp:40) of variable 'add_ln700_1', mabonSOC/mabonsoc.cpp:40 on array 'T_V_r' and 'load' operation ('T_V_load_1', mabonSOC/mabonsoc.cpp:29) on array 'T_V_r'.
WARNING: [SCHED 204-68] The II Violation in module 'mabonsoc' (Function: mabonsoc): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1)
   between 'store' operation ('T_V_addr_1_write_ln40', mabonSOC/mabonsoc.cpp:40) of variable 'add_ln700_1', mabonSOC/mabonsoc.cpp:40 on array 'T_V_r' and 'load' operation ('T_V_load_1', mabonSOC/mabonsoc.cpp:29) on array 'T_V_r'.
WARNING: [SCHED 204-68] The II Violation in module 'mabonsoc' (Function: mabonsoc): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1)
   between 'store' operation ('T_V_addr_1_write_ln40', mabonSOC/mabonsoc.cpp:40) of variable 'add_ln700_1', mabonSOC/mabonsoc.cpp:40 on array 'T_V_r' and 'load' operation ('T_V_load_1', mabonSOC/mabonsoc.cpp:29) on array 'T_V_r'.
WARNING: [SCHED 204-68] The II Violation in module 'mabonsoc' (Function: mabonsoc): Unable to enforce a carried dependence constraint (II = 67, distance = 1, offset = 1)
   between 'store' operation ('T_V_addr_1_write_ln40', mabonSOC/mabonsoc.cpp:40) of variable 'add_ln700_1', mabonSOC/mabonsoc.cpp:40 on array 'T_V_r' and 'load' operation ('T_V_load_1', mabonSOC/mabonsoc.cpp:29) on array 'T_V_r'.
WARNING: [SCHED 204-69] Unable to schedule 'load' operation ('T_V_load_3', mabonSOC/mabonsoc.cpp:29) on array 'T_V_r' due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'T_V_r'.
WARNING: [SCHED 204-69] Unable to schedule 'store' operation ('UCB_V_addr_22_write_ln31', mabonSOC/mabonsoc.cpp:31) of variable 'add_ln703_9', mabonSOC/mabonsoc.cpp:31 on array 'UCB.V', mabonSOC/mabonsoc.cpp:9 due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'UCB_V'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 94, Depth = 95.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 11.426 seconds; current allocated memory: 328.671 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 2.734 seconds; current allocated memory: 337.098 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'log_33_15_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'log_33_15_s_log_apfixed_reduce_3' to 'log_33_15_s_log_abkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'log_33_15_s_log_apfixed_reduce_2' to 'log_33_15_s_log_acud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'log_33_15_s_log_apfixed_reduce_s' to 'log_33_15_s_log_adEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'mabonsoc_mac_mulsub_24ns_4ns_29ns_29_1_1' to 'mabonsoc_mac_mulseOg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'mabonsoc_mul_mul_6s_23ns_28_1_1' to 'mabonsoc_mul_mul_fYi' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'mabonsoc_mac_mulseOg': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mabonsoc_mul_mul_fYi': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'log_33_15_s'.
INFO: [HLS 200-111]  Elapsed time: 3.251 seconds; current allocated memory: 341.144 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'mabonsoc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'mabonsoc/Out_r' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mabonsoc/reward' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'mabonsoc' to 's_axilite & ap_ctrl_hs'.
WARNING: [RTGEN 206-101] Register 'Index_V' is power-on initialization.
WARNING: [RTGEN 206-101] Register 't_V' is power-on initialization.
INFO: [RTGEN 206-100] Bundling port 'return', 'Out_r' and 'reward' to AXI-Lite port BUS_A.
INFO: [SYN 201-210] Renamed object name 'mabonsoc_dsqrt_64ns_64ns_64_31_1' to 'mabonsoc_dsqrt_64g8j' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'mabonsoc_sdiv_28s_15ns_15_32_1' to 'mabonsoc_sdiv_28shbi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'mabonsoc_udiv_23ns_14ns_23_27_1' to 'mabonsoc_udiv_23nibs' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'mabonsoc_dsqrt_64g8j': 14 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mabonsoc_sdiv_28shbi': 16 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mabonsoc_udiv_23nibs': 16 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'mabonsoc'.
INFO: [HLS 200-111]  Elapsed time: 1.923 seconds; current allocated memory: 353.722 MB.
INFO: [RTMG 210-279] Implementing memory 'log_33_15_s_log_abkb_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'log_33_15_s_log_acud_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'log_33_15_s_log_adEe_rom' using distributed ROMs.
INFO: [RTMG 210-282] Generating pipelined core: 'mabonsoc_sdiv_28shbi_div'
INFO: [RTMG 210-282] Generating pipelined core: 'mabonsoc_udiv_23nibs_div'
INFO: [RTMG 210-278] Implementing memory 'mabonsoc_X_V_ram (RAM)' using distributed RAMs with power-on initialization.
INFO: [RTMG 210-278] Implementing memory 'mabonsoc_UCB_V_ram (RAM)' using block RAMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:35 ; elapsed = 00:01:16 . Memory (MB): peak = 468.367 ; gain = 377.000
INFO: [VHDL 208-304] Generating VHDL RTL for mabonsoc.
INFO: [VLOG 209-307] Generating Verilog RTL for mabonsoc.
INFO: [HLS 200-112] Total elapsed time: 76.27 seconds; peak allocated memory: 353.722 MB.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg484-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'mabonSOC/mabonsoc.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:01 ; elapsed = 00:00:36 . Memory (MB): peak = 179.262 ; gain = 87.895
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:01 ; elapsed = 00:00:36 . Memory (MB): peak = 179.262 ; gain = 87.895
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:03 ; elapsed = 00:00:39 . Memory (MB): peak = 232.914 ; gain = 141.547
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'log_apfixed_reduce::range_reduce<ap_fixed<29, 7, (ap_q_mode)5, (ap_o_mode)3, 0>, 4, 4, 24, 15>' into 'log_apfixed_reduce::log_traits<2>::range_reduction<24>' (E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_log_apfixed.h:252) automatically.
INFO: [XFORM 203-602] Inlining function 'log_apfixed_reduce::log_traits<2>::range_reduction<24>' into 'log_apfixed_reduce::log<33, 15>' (E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_log_apfixed.h:771) automatically.
INFO: [XFORM 203-602] Inlining function 'log_apfixed_reduce::log<32, 14>' into 'hls::log<32, 14>' (E:/xilinx/Vivado/2019.1/common/technology/autopilot\hls_math.h:1200) automatically.
INFO: [XFORM 203-602] Inlining function 'hls::log<32, 14>' into 'mabonsoc' (mabonSOC/mabonsoc.cpp:23) automatically.
WARNING: [SYNCHK 200-23] mabonSOC/mabonsoc.cpp:29: variable-indexed range selection may cause suboptimal QoR.
INFO: [SYNCHK 200-10] 0 error(s), 1 warning(s).
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:03 ; elapsed = 00:00:40 . Memory (MB): peak = 276.898 ; gain = 185.531
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'mabonsoc' (mabonSOC/mabonsoc.cpp:2).
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'log_apfixed_reduce::log<33, 15>' (E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_log_apfixed.h:500:9).
INFO: [HLS 200-489] Unrolling loop 'L1' (mabonSOC/mabonsoc.cpp:26) in function 'mabonsoc' completely with a factor of 16.
INFO: [HLS 200-489] Unrolling loop 'L2' (mabonSOC/mabonsoc.cpp:34) in function 'mabonsoc' completely with a factor of 15.
INFO: [HLS 200-489] Unrolling loop 'Loop-1' (E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_log_apfixed.h:729) in function 'log_apfixed_reduce::log<33, 15>' completely with a factor of 33.
INFO: [XFORM 203-602] Inlining function 'log_apfixed_reduce::range_reduce<ap_fixed<29, 7, (ap_q_mode)5, (ap_o_mode)3, 0>, 4, 4, 24, 15>' into 'log_apfixed_reduce::log_traits<2>::range_reduction<24>' (E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_log_apfixed.h:252) automatically.
INFO: [XFORM 203-602] Inlining function 'log_apfixed_reduce::log_traits<2>::range_reduction<24>' into 'log_apfixed_reduce::log<33, 15>' (E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_log_apfixed.h:771) automatically.
INFO: [XFORM 203-602] Inlining function 'log_apfixed_reduce::log<32, 14>' into 'hls::log<32, 14>' (E:/xilinx/Vivado/2019.1/common/technology/autopilot\hls_math.h:1200) automatically.
INFO: [XFORM 203-602] Inlining function 'hls::log<32, 14>' into 'mabonsoc' (mabonSOC/mabonsoc.cpp:23) automatically.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (mabonSOC/mabonsoc.cpp:23:14) in function 'mabonsoc'... converting 289 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_log_apfixed.h:727:44) to (E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_log_apfixed.h:747:17) in function 'log_apfixed_reduce::log<33, 15>'... converting 34 basic blocks.
INFO: [XFORM 203-11] Balancing expressions in function 'log_apfixed_reduce::log<33, 15>' (E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_log_apfixed.h:178:90)...3 expression(s) balanced.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:06 ; elapsed = 00:00:43 . Memory (MB): peak = 352.516 ; gain = 261.148
WARNING: [XFORM 203-631] Renaming function 'log_apfixed_reduce::log<33, 15>' to 'log<33, 15>' (E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_log_apfixed.h:178:90)
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:10 ; elapsed = 00:00:47 . Memory (MB): peak = 385.758 ; gain = 294.391
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'mabonsoc' ...
WARNING: [SYN 201-103] Legalizing function name 'log<33, 15>' to 'log_33_15_s'.
WARNING: [SYN 201-107] Renaming port name 'mabonsoc/Out' to 'mabonsoc/Out_r' to avoid the conflict with HDL keywords or other object names.
WARNING: [SYN 201-107] Renaming port name 'mabonsoc/T_V' to 'mabonsoc/T_V_r' to avoid the conflict with HDL keywords or other object names.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'log_33_15_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'log<33, 15>'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 7.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 46.903 seconds; current allocated memory: 321.494 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.352 seconds; current allocated memory: 322.803 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'mabonsoc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'mabonsoc'.
WARNING: [SCHED 204-68] The II Violation in module 'mabonsoc' (Function: mabonsoc): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1)
   between 'store' operation ('T_V_addr_1_write_ln40', mabonSOC/mabonsoc.cpp:40) of variable 'add_ln700_1', mabonSOC/mabonsoc.cpp:40 on array 'T_V_r' and 'load' operation ('T_V_load', mabonSOC/mabonsoc.cpp:40) on array 'T_V_r'.
WARNING: [SCHED 204-68] The II Violation in module 'mabonsoc' (Function: mabonsoc): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1)
   between 'store' operation ('T_V_addr_1_write_ln40', mabonSOC/mabonsoc.cpp:40) of variable 'add_ln700_1', mabonSOC/mabonsoc.cpp:40 on array 'T_V_r' and 'load' operation ('T_V_load_1', mabonSOC/mabonsoc.cpp:29) on array 'T_V_r'.
WARNING: [SCHED 204-68] The II Violation in module 'mabonsoc' (Function: mabonsoc): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1)
   between 'store' operation ('T_V_addr_1_write_ln40', mabonSOC/mabonsoc.cpp:40) of variable 'add_ln700_1', mabonSOC/mabonsoc.cpp:40 on array 'T_V_r' and 'load' operation ('T_V_load_1', mabonSOC/mabonsoc.cpp:29) on array 'T_V_r'.
WARNING: [SCHED 204-68] The II Violation in module 'mabonsoc' (Function: mabonsoc): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1)
   between 'store' operation ('T_V_addr_1_write_ln40', mabonSOC/mabonsoc.cpp:40) of variable 'add_ln700_1', mabonSOC/mabonsoc.cpp:40 on array 'T_V_r' and 'load' operation ('T_V_load_1', mabonSOC/mabonsoc.cpp:29) on array 'T_V_r'.
WARNING: [SCHED 204-68] The II Violation in module 'mabonsoc' (Function: mabonsoc): Unable to enforce a carried dependence constraint (II = 67, distance = 1, offset = 1)
   between 'store' operation ('T_V_addr_1_write_ln40', mabonSOC/mabonsoc.cpp:40) of variable 'add_ln700_1', mabonSOC/mabonsoc.cpp:40 on array 'T_V_r' and 'load' operation ('T_V_load_1', mabonSOC/mabonsoc.cpp:29) on array 'T_V_r'.
WARNING: [SCHED 204-69] Unable to schedule 'load' operation ('T_V_load_3', mabonSOC/mabonsoc.cpp:29) on array 'T_V_r' due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'T_V_r'.
WARNING: [SCHED 204-69] Unable to schedule 'store' operation ('UCB_V_addr_22_write_ln31', mabonSOC/mabonsoc.cpp:31) of variable 'add_ln703_9', mabonSOC/mabonsoc.cpp:31 on array 'UCB.V', mabonSOC/mabonsoc.cpp:9 due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'UCB_V'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 94, Depth = 95.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 11.475 seconds; current allocated memory: 328.671 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 2.747 seconds; current allocated memory: 337.098 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'log_33_15_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'log_33_15_s_log_apfixed_reduce_3' to 'log_33_15_s_log_abkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'log_33_15_s_log_apfixed_reduce_2' to 'log_33_15_s_log_acud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'log_33_15_s_log_apfixed_reduce_s' to 'log_33_15_s_log_adEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'mabonsoc_mac_mulsub_24ns_4ns_29ns_29_1_1' to 'mabonsoc_mac_mulseOg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'mabonsoc_mul_mul_6s_23ns_28_1_1' to 'mabonsoc_mul_mul_fYi' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'mabonsoc_mac_mulseOg': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mabonsoc_mul_mul_fYi': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'log_33_15_s'.
INFO: [HLS 200-111]  Elapsed time: 3.305 seconds; current allocated memory: 341.144 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'mabonsoc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'mabonsoc/Out_r' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mabonsoc/reward' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'mabonsoc' to 's_axilite & ap_ctrl_hs'.
WARNING: [RTGEN 206-101] Register 'Index_V' is power-on initialization.
WARNING: [RTGEN 206-101] Register 't_V' is power-on initialization.
INFO: [RTGEN 206-100] Bundling port 'return', 'Out_r' and 'reward' to AXI-Lite port BUS_A.
INFO: [SYN 201-210] Renamed object name 'mabonsoc_dsqrt_64ns_64ns_64_31_1' to 'mabonsoc_dsqrt_64g8j' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'mabonsoc_sdiv_28s_15ns_15_32_1' to 'mabonsoc_sdiv_28shbi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'mabonsoc_udiv_23ns_14ns_23_27_1' to 'mabonsoc_udiv_23nibs' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'mabonsoc_dsqrt_64g8j': 14 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mabonsoc_sdiv_28shbi': 16 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mabonsoc_udiv_23nibs': 16 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'mabonsoc'.
INFO: [HLS 200-111]  Elapsed time: 1.959 seconds; current allocated memory: 353.722 MB.
INFO: [RTMG 210-279] Implementing memory 'log_33_15_s_log_abkb_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'log_33_15_s_log_acud_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'log_33_15_s_log_adEe_rom' using distributed ROMs.
INFO: [RTMG 210-282] Generating pipelined core: 'mabonsoc_sdiv_28shbi_div'
INFO: [RTMG 210-282] Generating pipelined core: 'mabonsoc_udiv_23nibs_div'
INFO: [RTMG 210-278] Implementing memory 'mabonsoc_X_V_ram (RAM)' using distributed RAMs with power-on initialization.
INFO: [RTMG 210-278] Implementing memory 'mabonsoc_UCB_V_ram (RAM)' using block RAMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:35 ; elapsed = 00:01:17 . Memory (MB): peak = 469.926 ; gain = 378.559
INFO: [VHDL 208-304] Generating VHDL RTL for mabonsoc.
INFO: [VLOG 209-307] Generating Verilog RTL for mabonsoc.
INFO: [HLS 200-112] Total elapsed time: 76.644 seconds; peak allocated memory: 353.722 MB.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg484-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'mabonSOC/mabonsoc.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:01 ; elapsed = 00:00:36 . Memory (MB): peak = 178.602 ; gain = 87.090
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:01 ; elapsed = 00:00:36 . Memory (MB): peak = 178.602 ; gain = 87.090
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:03 ; elapsed = 00:00:39 . Memory (MB): peak = 232.895 ; gain = 141.383
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'log_apfixed_reduce::range_reduce<ap_fixed<29, 7, (ap_q_mode)5, (ap_o_mode)3, 0>, 4, 4, 24, 15>' into 'log_apfixed_reduce::log_traits<2>::range_reduction<24>' (E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_log_apfixed.h:252) automatically.
INFO: [XFORM 203-602] Inlining function 'log_apfixed_reduce::log_traits<2>::range_reduction<24>' into 'log_apfixed_reduce::log<33, 15>' (E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_log_apfixed.h:771) automatically.
INFO: [XFORM 203-602] Inlining function 'log_apfixed_reduce::log<32, 14>' into 'hls::log<32, 14>' (E:/xilinx/Vivado/2019.1/common/technology/autopilot\hls_math.h:1200) automatically.
INFO: [XFORM 203-602] Inlining function 'hls::log<32, 14>' into 'mabonsoc' (mabonSOC/mabonsoc.cpp:23) automatically.
WARNING: [SYNCHK 200-23] mabonSOC/mabonsoc.cpp:29: variable-indexed range selection may cause suboptimal QoR.
INFO: [SYNCHK 200-10] 0 error(s), 1 warning(s).
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:03 ; elapsed = 00:00:40 . Memory (MB): peak = 276.789 ; gain = 185.277
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'mabonsoc' (mabonSOC/mabonsoc.cpp:2).
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'log_apfixed_reduce::log<33, 15>' (E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_log_apfixed.h:500:9).
INFO: [HLS 200-489] Unrolling loop 'L1' (mabonSOC/mabonsoc.cpp:26) in function 'mabonsoc' completely with a factor of 16.
INFO: [HLS 200-489] Unrolling loop 'L2' (mabonSOC/mabonsoc.cpp:34) in function 'mabonsoc' completely with a factor of 15.
INFO: [HLS 200-489] Unrolling loop 'Loop-1' (E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_log_apfixed.h:729) in function 'log_apfixed_reduce::log<33, 15>' completely with a factor of 33.
INFO: [XFORM 203-602] Inlining function 'log_apfixed_reduce::range_reduce<ap_fixed<29, 7, (ap_q_mode)5, (ap_o_mode)3, 0>, 4, 4, 24, 15>' into 'log_apfixed_reduce::log_traits<2>::range_reduction<24>' (E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_log_apfixed.h:252) automatically.
INFO: [XFORM 203-602] Inlining function 'log_apfixed_reduce::log_traits<2>::range_reduction<24>' into 'log_apfixed_reduce::log<33, 15>' (E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_log_apfixed.h:771) automatically.
INFO: [XFORM 203-602] Inlining function 'log_apfixed_reduce::log<32, 14>' into 'hls::log<32, 14>' (E:/xilinx/Vivado/2019.1/common/technology/autopilot\hls_math.h:1200) automatically.
INFO: [XFORM 203-602] Inlining function 'hls::log<32, 14>' into 'mabonsoc' (mabonSOC/mabonsoc.cpp:23) automatically.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (mabonSOC/mabonsoc.cpp:23:14) in function 'mabonsoc'... converting 289 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_log_apfixed.h:727:44) to (E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_log_apfixed.h:747:17) in function 'log_apfixed_reduce::log<33, 15>'... converting 34 basic blocks.
INFO: [XFORM 203-11] Balancing expressions in function 'log_apfixed_reduce::log<33, 15>' (E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_log_apfixed.h:178:90)...3 expression(s) balanced.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:06 ; elapsed = 00:00:43 . Memory (MB): peak = 353.445 ; gain = 261.934
WARNING: [XFORM 203-631] Renaming function 'log_apfixed_reduce::log<33, 15>' to 'log<33, 15>' (E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_log_apfixed.h:178:90)
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:10 ; elapsed = 00:00:47 . Memory (MB): peak = 385.367 ; gain = 293.855
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'mabonsoc' ...
WARNING: [SYN 201-103] Legalizing function name 'log<33, 15>' to 'log_33_15_s'.
WARNING: [SYN 201-107] Renaming port name 'mabonsoc/Out' to 'mabonsoc/Out_r' to avoid the conflict with HDL keywords or other object names.
WARNING: [SYN 201-107] Renaming port name 'mabonsoc/T_V' to 'mabonsoc/T_V_r' to avoid the conflict with HDL keywords or other object names.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'log_33_15_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'log<33, 15>'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 7.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 46.909 seconds; current allocated memory: 321.494 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.348 seconds; current allocated memory: 322.803 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'mabonsoc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'mabonsoc'.
WARNING: [SCHED 204-68] The II Violation in module 'mabonsoc' (Function: mabonsoc): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1)
   between 'store' operation ('T_V_addr_1_write_ln40', mabonSOC/mabonsoc.cpp:40) of variable 'add_ln700_1', mabonSOC/mabonsoc.cpp:40 on array 'T_V_r' and 'load' operation ('T_V_load', mabonSOC/mabonsoc.cpp:40) on array 'T_V_r'.
WARNING: [SCHED 204-68] The II Violation in module 'mabonsoc' (Function: mabonsoc): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1)
   between 'store' operation ('T_V_addr_1_write_ln40', mabonSOC/mabonsoc.cpp:40) of variable 'add_ln700_1', mabonSOC/mabonsoc.cpp:40 on array 'T_V_r' and 'load' operation ('T_V_load_1', mabonSOC/mabonsoc.cpp:29) on array 'T_V_r'.
WARNING: [SCHED 204-68] The II Violation in module 'mabonsoc' (Function: mabonsoc): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1)
   between 'store' operation ('T_V_addr_1_write_ln40', mabonSOC/mabonsoc.cpp:40) of variable 'add_ln700_1', mabonSOC/mabonsoc.cpp:40 on array 'T_V_r' and 'load' operation ('T_V_load_1', mabonSOC/mabonsoc.cpp:29) on array 'T_V_r'.
WARNING: [SCHED 204-68] The II Violation in module 'mabonsoc' (Function: mabonsoc): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1)
   between 'store' operation ('T_V_addr_1_write_ln40', mabonSOC/mabonsoc.cpp:40) of variable 'add_ln700_1', mabonSOC/mabonsoc.cpp:40 on array 'T_V_r' and 'load' operation ('T_V_load_1', mabonSOC/mabonsoc.cpp:29) on array 'T_V_r'.
WARNING: [SCHED 204-68] The II Violation in module 'mabonsoc' (Function: mabonsoc): Unable to enforce a carried dependence constraint (II = 67, distance = 1, offset = 1)
   between 'store' operation ('T_V_addr_1_write_ln40', mabonSOC/mabonsoc.cpp:40) of variable 'add_ln700_1', mabonSOC/mabonsoc.cpp:40 on array 'T_V_r' and 'load' operation ('T_V_load_1', mabonSOC/mabonsoc.cpp:29) on array 'T_V_r'.
WARNING: [SCHED 204-69] Unable to schedule 'load' operation ('T_V_load_3', mabonSOC/mabonsoc.cpp:29) on array 'T_V_r' due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'T_V_r'.
WARNING: [SCHED 204-69] Unable to schedule 'store' operation ('UCB_V_addr_22_write_ln31', mabonSOC/mabonsoc.cpp:31) of variable 'add_ln703_9', mabonSOC/mabonsoc.cpp:31 on array 'UCB.V', mabonSOC/mabonsoc.cpp:9 due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'UCB_V'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 94, Depth = 95.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 11.627 seconds; current allocated memory: 328.671 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 2.75 seconds; current allocated memory: 337.098 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'log_33_15_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'log_33_15_s_log_apfixed_reduce_3' to 'log_33_15_s_log_abkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'log_33_15_s_log_apfixed_reduce_2' to 'log_33_15_s_log_acud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'log_33_15_s_log_apfixed_reduce_s' to 'log_33_15_s_log_adEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'mabonsoc_mac_mulsub_24ns_4ns_29ns_29_1_1' to 'mabonsoc_mac_mulseOg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'mabonsoc_mul_mul_6s_23ns_28_1_1' to 'mabonsoc_mul_mul_fYi' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'mabonsoc_mac_mulseOg': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mabonsoc_mul_mul_fYi': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'log_33_15_s'.
INFO: [HLS 200-111]  Elapsed time: 3.283 seconds; current allocated memory: 341.144 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'mabonsoc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'mabonsoc/Out_r' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mabonsoc/reward' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'mabonsoc' to 's_axilite & ap_ctrl_hs'.
WARNING: [RTGEN 206-101] Register 'Index_V' is power-on initialization.
WARNING: [RTGEN 206-101] Register 't_V' is power-on initialization.
INFO: [RTGEN 206-100] Bundling port 'return', 'Out_r' and 'reward' to AXI-Lite port BUS_A.
INFO: [SYN 201-210] Renamed object name 'mabonsoc_dsqrt_64ns_64ns_64_31_1' to 'mabonsoc_dsqrt_64g8j' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'mabonsoc_sdiv_28s_15ns_15_32_1' to 'mabonsoc_sdiv_28shbi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'mabonsoc_udiv_23ns_14ns_23_27_1' to 'mabonsoc_udiv_23nibs' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'mabonsoc_dsqrt_64g8j': 14 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mabonsoc_sdiv_28shbi': 16 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mabonsoc_udiv_23nibs': 16 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'mabonsoc'.
INFO: [HLS 200-111]  Elapsed time: 1.917 seconds; current allocated memory: 353.722 MB.
INFO: [RTMG 210-279] Implementing memory 'log_33_15_s_log_abkb_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'log_33_15_s_log_acud_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'log_33_15_s_log_adEe_rom' using distributed ROMs.
INFO: [RTMG 210-282] Generating pipelined core: 'mabonsoc_sdiv_28shbi_div'
INFO: [RTMG 210-282] Generating pipelined core: 'mabonsoc_udiv_23nibs_div'
INFO: [RTMG 210-278] Implementing memory 'mabonsoc_X_V_ram (RAM)' using distributed RAMs with power-on initialization.
INFO: [RTMG 210-278] Implementing memory 'mabonsoc_UCB_V_ram (RAM)' using block RAMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:36 ; elapsed = 00:01:16 . Memory (MB): peak = 469.375 ; gain = 377.863
INFO: [VHDL 208-304] Generating VHDL RTL for mabonsoc.
INFO: [VLOG 209-307] Generating Verilog RTL for mabonsoc.
INFO: [HLS 200-112] Total elapsed time: 76.357 seconds; peak allocated memory: 353.722 MB.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg484-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'mabonSOC/mabonsoc.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:01 ; elapsed = 00:00:50 . Memory (MB): peak = 178.871 ; gain = 87.547
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:01 ; elapsed = 00:00:50 . Memory (MB): peak = 178.871 ; gain = 87.547
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:03 ; elapsed = 00:00:53 . Memory (MB): peak = 256.598 ; gain = 165.273
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'log_apfixed_reduce::range_reduce<ap_fixed<29, 7, (ap_q_mode)5, (ap_o_mode)3, 0>, 4, 4, 24, 15>' into 'log_apfixed_reduce::log_traits<2>::range_reduction<24>' (E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_log_apfixed.h:252) automatically.
INFO: [XFORM 203-602] Inlining function 'log_apfixed_reduce::log_traits<2>::range_reduction<24>' into 'log_apfixed_reduce::log<33, 15>' (E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_log_apfixed.h:771) automatically.
INFO: [XFORM 203-602] Inlining function 'log_apfixed_reduce::log<32, 14>' into 'hls::log<32, 14>' (E:/xilinx/Vivado/2019.1/common/technology/autopilot\hls_math.h:1200) automatically.
INFO: [XFORM 203-602] Inlining function 'sqrt_fixed<32, 14>' into 'hls::sqrt<32, 14>' (E:/xilinx/Vivado/2019.1/common/technology/autopilot\hls_math.h:1272) automatically.
INFO: [XFORM 203-602] Inlining function 'hls::log<32, 14>' into 'mabonsoc' (mabonSOC/mabonsoc.cpp:23) automatically.
INFO: [XFORM 203-602] Inlining function 'hls::sqrt<32, 14>' into 'mabonsoc' (mabonSOC/mabonsoc.cpp:29) automatically.
WARNING: [SYNCHK 200-23] E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_sqrt_apfixed.h:272: variable-indexed range selection may cause suboptimal QoR.
INFO: [SYNCHK 200-10] 0 error(s), 1 warning(s).
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:04 ; elapsed = 00:00:54 . Memory (MB): peak = 312.836 ; gain = 221.512
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'sqrt_fixed<33, 15>' (E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_sqrt_apfixed.h:44:36).
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'log_apfixed_reduce::log<33, 15>' (E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_log_apfixed.h:500:9).
INFO: [HLS 200-489] Unrolling loop 'Loop-1' (E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_sqrt_apfixed.h:267) in function 'sqrt_fixed<33, 15>' completely with a factor of 8.
INFO: [HLS 200-489] Unrolling loop 'Loop-2' (E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_sqrt_apfixed.h:295) in function 'sqrt_fixed<33, 15>' completely with a factor of 19.
INFO: [XFORM 203-501] Unrolling loop 'L1' (mabonSOC/mabonsoc.cpp:26) in function 'mabonsoc' partially with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'Loop-1' (E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_log_apfixed.h:729) in function 'log_apfixed_reduce::log<33, 15>' completely with a factor of 33.
INFO: [XFORM 203-101] Partitioning array 'UCB.V' (mabonSOC/mabonsoc.cpp:9) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'T.V'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'X.V'  in dimension 1 completely.
INFO: [XFORM 203-602] Inlining function 'log_apfixed_reduce::range_reduce<ap_fixed<29, 7, (ap_q_mode)5, (ap_o_mode)3, 0>, 4, 4, 24, 15>' into 'log_apfixed_reduce::log_traits<2>::range_reduction<24>' (E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_log_apfixed.h:252) automatically.
INFO: [XFORM 203-602] Inlining function 'log_apfixed_reduce::log_traits<2>::range_reduction<24>' into 'log_apfixed_reduce::log<33, 15>' (E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_log_apfixed.h:771) automatically.
INFO: [XFORM 203-602] Inlining function 'log_apfixed_reduce::log<32, 14>' into 'hls::log<32, 14>' (E:/xilinx/Vivado/2019.1/common/technology/autopilot\hls_math.h:1200) automatically.
INFO: [XFORM 203-602] Inlining function 'sqrt_fixed<32, 14>' into 'hls::sqrt<32, 14>' (E:/xilinx/Vivado/2019.1/common/technology/autopilot\hls_math.h:1272) automatically.
INFO: [XFORM 203-602] Inlining function 'hls::log<32, 14>' into 'mabonsoc' (mabonSOC/mabonsoc.cpp:23) automatically.
INFO: [XFORM 203-602] Inlining function 'hls::sqrt<32, 14>' into 'mabonsoc' (mabonSOC/mabonsoc.cpp:29) automatically.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock to (E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_sqrt_apfixed.h:372:1) in function 'sqrt_fixed<33, 15>'... converting 146 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_log_apfixed.h:727:44) to (E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_log_apfixed.h:747:17) in function 'log_apfixed_reduce::log<33, 15>'... converting 34 basic blocks.
INFO: [XFORM 203-11] Balancing expressions in function 'log_apfixed_reduce::log<33, 15>' (E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_log_apfixed.h:178:90)...3 expression(s) balanced.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:06 ; elapsed = 00:00:57 . Memory (MB): peak = 408.719 ; gain = 317.395
WARNING: [XFORM 203-631] Renaming function 'log_apfixed_reduce::log<33, 15>' to 'log<33, 15>' (E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_log_apfixed.h:178:90)
WARNING: [XFORM 203-532] Unable to perform loop rewinding: Function 'mabonsoc' (mabonSOC/mabonsoc.cpp:2) contains multiple loops.
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:08 ; elapsed = 00:00:59 . Memory (MB): peak = 435.539 ; gain = 344.215
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'mabonsoc' ...
WARNING: [SYN 201-103] Legalizing function name 'log<33, 15>' to 'log_33_15_s'.
WARNING: [SYN 201-103] Legalizing function name 'sqrt_fixed<33, 15>' to 'sqrt_fixed_33_15_s'.
WARNING: [SYN 201-107] Renaming port name 'mabonsoc/Out' to 'mabonsoc/Out_r' to avoid the conflict with HDL keywords or other object names.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'log_33_15_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'log<33, 15>'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 7.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 59.626 seconds; current allocated memory: 372.343 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.371 seconds; current allocated memory: 373.653 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'sqrt_fixed_33_15_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'sqrt_fixed<33, 15>'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 15.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.943 seconds; current allocated memory: 375.138 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.534 seconds; current allocated memory: 377.062 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'mabonsoc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'L1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 43.
INFO: [SCHED 204-61] Pipelining loop 'L2'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.981 seconds; current allocated memory: 379.237 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 1.287 seconds; current allocated memory: 383.802 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'log_33_15_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'log_33_15_s_log_apfixed_reduce_3' to 'log_33_15_s_log_abkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'log_33_15_s_log_apfixed_reduce_2' to 'log_33_15_s_log_acud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'log_33_15_s_log_apfixed_reduce_s' to 'log_33_15_s_log_adEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'mabonsoc_mac_mulsub_24ns_4ns_29ns_29_1_1' to 'mabonsoc_mac_mulseOg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'mabonsoc_mul_mul_6s_23ns_28_1_1' to 'mabonsoc_mul_mul_fYi' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'mabonsoc_mac_mulseOg': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mabonsoc_mul_mul_fYi': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'log_33_15_s'.
INFO: [HLS 200-111]  Elapsed time: 2.287 seconds; current allocated memory: 387.897 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'sqrt_fixed_33_15_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'sqrt_fixed_33_15_s'.
INFO: [HLS 200-111]  Elapsed time: 1.322 seconds; current allocated memory: 392.067 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'mabonsoc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'mabonsoc/Out_r' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mabonsoc/reward' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'mabonsoc' to 's_axilite & ap_ctrl_hs'.
WARNING: [RTGEN 206-101] Register 'Index_V' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'X_V_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'X_V_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'X_V_2' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'X_V_3' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'X_V_4' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'X_V_5' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'X_V_6' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'X_V_7' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'X_V_8' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'X_V_9' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'X_V_10' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'X_V_11' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'X_V_12' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'X_V_13' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'X_V_14' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'X_V_15' is power-on initialization.
WARNING: [RTGEN 206-101] Register 't_V' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'T_V_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'T_V_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'T_V_2' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'T_V_3' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'T_V_4' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'T_V_5' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'T_V_6' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'T_V_7' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'T_V_8' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'T_V_9' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'T_V_10' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'T_V_11' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'T_V_12' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'T_V_13' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'T_V_14' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'T_V_15' is power-on initialization.
INFO: [RTGEN 206-100] Bundling port 'return', 'Out_r' and 'reward' to AXI-Lite port BUS_A.
INFO: [SYN 201-210] Renamed object name 'mabonsoc_mux_164_14_1_1' to 'mabonsoc_mux_164_g8j' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'mabonsoc_udiv_23ns_14ns_23_27_1' to 'mabonsoc_udiv_23nhbi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'mabonsoc_sdiv_28s_15ns_15_32_1' to 'mabonsoc_sdiv_28sibs' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'mabonsoc_mux_164_15_1_1' to 'mabonsoc_mux_164_jbC' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'mabonsoc_mux_164_g8j': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mabonsoc_mux_164_jbC': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mabonsoc_sdiv_28sibs': 4 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mabonsoc_udiv_23nhbi': 4 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'mabonsoc'.
INFO: [HLS 200-111]  Elapsed time: 2.69 seconds; current allocated memory: 396.872 MB.
INFO: [RTMG 210-279] Implementing memory 'log_33_15_s_log_abkb_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'log_33_15_s_log_acud_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'log_33_15_s_log_adEe_rom' using distributed ROMs.
INFO: [RTMG 210-282] Generating pipelined core: 'mabonsoc_udiv_23nhbi_div'
INFO: [RTMG 210-282] Generating pipelined core: 'mabonsoc_sdiv_28sibs_div'
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:20 ; elapsed = 00:01:15 . Memory (MB): peak = 494.520 ; gain = 403.195
INFO: [VHDL 208-304] Generating VHDL RTL for mabonsoc.
INFO: [VLOG 209-307] Generating Verilog RTL for mabonsoc.
INFO: [HLS 200-112] Total elapsed time: 74.84 seconds; peak allocated memory: 396.872 MB.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg484-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'mabonSOC/mabonsoc.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:01 ; elapsed = 00:00:50 . Memory (MB): peak = 178.531 ; gain = 87.855
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:01 ; elapsed = 00:00:50 . Memory (MB): peak = 178.531 ; gain = 87.855
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:03 ; elapsed = 00:00:53 . Memory (MB): peak = 256.168 ; gain = 165.492
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'log_apfixed_reduce::range_reduce<ap_fixed<29, 7, (ap_q_mode)5, (ap_o_mode)3, 0>, 4, 4, 24, 15>' into 'log_apfixed_reduce::log_traits<2>::range_reduction<24>' (E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_log_apfixed.h:252) automatically.
INFO: [XFORM 203-602] Inlining function 'log_apfixed_reduce::log_traits<2>::range_reduction<24>' into 'log_apfixed_reduce::log<33, 15>' (E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_log_apfixed.h:771) automatically.
INFO: [XFORM 203-602] Inlining function 'log_apfixed_reduce::log<32, 14>' into 'hls::log<32, 14>' (E:/xilinx/Vivado/2019.1/common/technology/autopilot\hls_math.h:1200) automatically.
INFO: [XFORM 203-602] Inlining function 'sqrt_fixed<32, 14>' into 'hls::sqrt<32, 14>' (E:/xilinx/Vivado/2019.1/common/technology/autopilot\hls_math.h:1272) automatically.
INFO: [XFORM 203-602] Inlining function 'hls::log<32, 14>' into 'mabonsoc' (mabonSOC/mabonsoc.cpp:23) automatically.
INFO: [XFORM 203-602] Inlining function 'hls::sqrt<32, 14>' into 'mabonsoc' (mabonSOC/mabonsoc.cpp:29) automatically.
WARNING: [SYNCHK 200-23] E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_sqrt_apfixed.h:272: variable-indexed range selection may cause suboptimal QoR.
INFO: [SYNCHK 200-10] 0 error(s), 1 warning(s).
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:03 ; elapsed = 00:00:54 . Memory (MB): peak = 312.480 ; gain = 221.805
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'sqrt_fixed<33, 15>' (E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_sqrt_apfixed.h:44:36).
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'log_apfixed_reduce::log<33, 15>' (E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_log_apfixed.h:500:9).
INFO: [HLS 200-489] Unrolling loop 'Loop-1' (E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_sqrt_apfixed.h:267) in function 'sqrt_fixed<33, 15>' completely with a factor of 8.
INFO: [HLS 200-489] Unrolling loop 'Loop-2' (E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_sqrt_apfixed.h:295) in function 'sqrt_fixed<33, 15>' completely with a factor of 19.
INFO: [XFORM 203-501] Unrolling loop 'L1' (mabonSOC/mabonsoc.cpp:26) in function 'mabonsoc' partially with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'Loop-1' (E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_log_apfixed.h:729) in function 'log_apfixed_reduce::log<33, 15>' completely with a factor of 33.
INFO: [XFORM 203-101] Partitioning array 'UCB.V' (mabonSOC/mabonsoc.cpp:9) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'T.V'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'X.V'  in dimension 1 completely.
INFO: [XFORM 203-602] Inlining function 'log_apfixed_reduce::range_reduce<ap_fixed<29, 7, (ap_q_mode)5, (ap_o_mode)3, 0>, 4, 4, 24, 15>' into 'log_apfixed_reduce::log_traits<2>::range_reduction<24>' (E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_log_apfixed.h:252) automatically.
INFO: [XFORM 203-602] Inlining function 'log_apfixed_reduce::log_traits<2>::range_reduction<24>' into 'log_apfixed_reduce::log<33, 15>' (E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_log_apfixed.h:771) automatically.
INFO: [XFORM 203-602] Inlining function 'log_apfixed_reduce::log<32, 14>' into 'hls::log<32, 14>' (E:/xilinx/Vivado/2019.1/common/technology/autopilot\hls_math.h:1200) automatically.
INFO: [XFORM 203-602] Inlining function 'sqrt_fixed<32, 14>' into 'hls::sqrt<32, 14>' (E:/xilinx/Vivado/2019.1/common/technology/autopilot\hls_math.h:1272) automatically.
INFO: [XFORM 203-602] Inlining function 'hls::log<32, 14>' into 'mabonsoc' (mabonSOC/mabonsoc.cpp:23) automatically.
INFO: [XFORM 203-602] Inlining function 'hls::sqrt<32, 14>' into 'mabonsoc' (mabonSOC/mabonsoc.cpp:29) automatically.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock to (E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_sqrt_apfixed.h:372:1) in function 'sqrt_fixed<33, 15>'... converting 146 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_log_apfixed.h:727:44) to (E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_log_apfixed.h:747:17) in function 'log_apfixed_reduce::log<33, 15>'... converting 34 basic blocks.
INFO: [XFORM 203-11] Balancing expressions in function 'log_apfixed_reduce::log<33, 15>' (E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_log_apfixed.h:178:90)...3 expression(s) balanced.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:06 ; elapsed = 00:00:57 . Memory (MB): peak = 408.723 ; gain = 318.047
WARNING: [XFORM 203-631] Renaming function 'log_apfixed_reduce::log<33, 15>' to 'log<33, 15>' (E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_log_apfixed.h:178:90)
WARNING: [XFORM 203-532] Unable to perform loop rewinding: Function 'mabonsoc' (mabonSOC/mabonsoc.cpp:2) contains multiple loops.
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:09 ; elapsed = 00:00:59 . Memory (MB): peak = 439.000 ; gain = 348.324
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'mabonsoc' ...
WARNING: [SYN 201-103] Legalizing function name 'log<33, 15>' to 'log_33_15_s'.
WARNING: [SYN 201-103] Legalizing function name 'sqrt_fixed<33, 15>' to 'sqrt_fixed_33_15_s'.
WARNING: [SYN 201-107] Renaming port name 'mabonsoc/Out' to 'mabonsoc/Out_r' to avoid the conflict with HDL keywords or other object names.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'log_33_15_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'log<33, 15>'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 7.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 59.44 seconds; current allocated memory: 374.981 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.382 seconds; current allocated memory: 376.289 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'sqrt_fixed_33_15_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'sqrt_fixed<33, 15>'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 15.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.922 seconds; current allocated memory: 377.774 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.526 seconds; current allocated memory: 379.697 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'mabonsoc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'L1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 43.
INFO: [SCHED 204-61] Pipelining loop 'L2'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 1.234 seconds; current allocated memory: 381.756 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 1.424 seconds; current allocated memory: 388.461 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'log_33_15_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'log_33_15_s_log_apfixed_reduce_3' to 'log_33_15_s_log_abkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'log_33_15_s_log_apfixed_reduce_2' to 'log_33_15_s_log_acud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'log_33_15_s_log_apfixed_reduce_s' to 'log_33_15_s_log_adEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'mabonsoc_mac_mulsub_24ns_4ns_29ns_29_1_1' to 'mabonsoc_mac_mulseOg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'mabonsoc_mul_mul_6s_23ns_28_1_1' to 'mabonsoc_mul_mul_fYi' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'mabonsoc_mac_mulseOg': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mabonsoc_mul_mul_fYi': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'log_33_15_s'.
INFO: [HLS 200-111]  Elapsed time: 2.368 seconds; current allocated memory: 392.620 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'sqrt_fixed_33_15_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'sqrt_fixed_33_15_s'.
INFO: [HLS 200-111]  Elapsed time: 1.334 seconds; current allocated memory: 396.788 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'mabonsoc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'mabonsoc/Out_r' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mabonsoc/reward' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'mabonsoc' to 's_axilite & ap_ctrl_hs'.
WARNING: [RTGEN 206-101] Register 'Index_V' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'X_V_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'X_V_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'X_V_2' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'X_V_3' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'X_V_4' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'X_V_5' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'X_V_6' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'X_V_7' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'X_V_8' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'X_V_9' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'X_V_10' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'X_V_11' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'X_V_12' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'X_V_13' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'X_V_14' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'X_V_15' is power-on initialization.
WARNING: [RTGEN 206-101] Register 't_V' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'T_V_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'T_V_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'T_V_2' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'T_V_3' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'T_V_4' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'T_V_5' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'T_V_6' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'T_V_7' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'T_V_8' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'T_V_9' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'T_V_10' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'T_V_11' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'T_V_12' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'T_V_13' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'T_V_14' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'T_V_15' is power-on initialization.
INFO: [RTGEN 206-100] Bundling port 'return', 'Out_r' and 'reward' to AXI-Lite port BUS_A.
INFO: [SYN 201-210] Renamed object name 'mabonsoc_mux_164_14_1_1' to 'mabonsoc_mux_164_g8j' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'mabonsoc_udiv_23ns_14ns_23_27_1' to 'mabonsoc_udiv_23nhbi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'mabonsoc_sdiv_28s_15ns_15_32_1' to 'mabonsoc_sdiv_28sibs' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'mabonsoc_mux_164_15_1_1' to 'mabonsoc_mux_164_jbC' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'mabonsoc_mux_164_g8j': 73 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mabonsoc_mux_164_jbC': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mabonsoc_sdiv_28sibs': 4 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mabonsoc_udiv_23nhbi': 4 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'mabonsoc'.
INFO: [HLS 200-111]  Elapsed time: 2.814 seconds; current allocated memory: 406.715 MB.
INFO: [RTMG 210-279] Implementing memory 'log_33_15_s_log_abkb_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'log_33_15_s_log_acud_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'log_33_15_s_log_adEe_rom' using distributed ROMs.
INFO: [RTMG 210-282] Generating pipelined core: 'mabonsoc_udiv_23nhbi_div'
INFO: [RTMG 210-282] Generating pipelined core: 'mabonsoc_sdiv_28sibs_div'
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:22 ; elapsed = 00:01:16 . Memory (MB): peak = 513.391 ; gain = 422.715
INFO: [VHDL 208-304] Generating VHDL RTL for mabonsoc.
INFO: [VLOG 209-307] Generating Verilog RTL for mabonsoc.
INFO: [HLS 200-112] Total elapsed time: 75.867 seconds; peak allocated memory: 406.715 MB.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg484-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'mabonSOC/mabonsoc.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:01 ; elapsed = 00:00:50 . Memory (MB): peak = 178.391 ; gain = 87.023
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:01 ; elapsed = 00:00:50 . Memory (MB): peak = 178.391 ; gain = 87.023
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:03 ; elapsed = 00:00:53 . Memory (MB): peak = 257.945 ; gain = 166.578
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'log_apfixed_reduce::range_reduce<ap_fixed<29, 7, (ap_q_mode)5, (ap_o_mode)3, 0>, 4, 4, 24, 15>' into 'log_apfixed_reduce::log_traits<2>::range_reduction<24>' (E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_log_apfixed.h:252) automatically.
INFO: [XFORM 203-602] Inlining function 'log_apfixed_reduce::log_traits<2>::range_reduction<24>' into 'log_apfixed_reduce::log<28, 15>' (E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_log_apfixed.h:771) automatically.
INFO: [XFORM 203-602] Inlining function 'log_apfixed_reduce::log<27, 14>' into 'hls::log<27, 14>' (E:/xilinx/Vivado/2019.1/common/technology/autopilot\hls_math.h:1200) automatically.
INFO: [XFORM 203-602] Inlining function 'sqrt_fixed<27, 14>' into 'hls::sqrt<27, 14>' (E:/xilinx/Vivado/2019.1/common/technology/autopilot\hls_math.h:1272) automatically.
INFO: [XFORM 203-602] Inlining function 'hls::log<27, 14>' into 'mabonsoc' (mabonSOC/mabonsoc.cpp:22) automatically.
INFO: [XFORM 203-602] Inlining function 'hls::sqrt<27, 14>' into 'mabonsoc' (mabonSOC/mabonsoc.cpp:28) automatically.
WARNING: [SYNCHK 200-23] E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_sqrt_apfixed.h:272: variable-indexed range selection may cause suboptimal QoR.
INFO: [SYNCHK 200-10] 0 error(s), 1 warning(s).
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:04 ; elapsed = 00:00:54 . Memory (MB): peak = 313.770 ; gain = 222.402
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'sqrt_fixed<28, 15>' (E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_sqrt_apfixed.h:44:36).
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'log_apfixed_reduce::log<28, 15>' (E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_log_apfixed.h:500:9).
INFO: [HLS 200-489] Unrolling loop 'Loop-1' (E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_sqrt_apfixed.h:267) in function 'sqrt_fixed<28, 15>' completely with a factor of 8.
INFO: [HLS 200-489] Unrolling loop 'Loop-2' (E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_sqrt_apfixed.h:295) in function 'sqrt_fixed<28, 15>' completely with a factor of 14.
INFO: [XFORM 203-501] Unrolling loop 'L1' (mabonSOC/mabonsoc.cpp:25) in function 'mabonsoc' partially with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'Loop-1' (E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_log_apfixed.h:729) in function 'log_apfixed_reduce::log<28, 15>' completely with a factor of 28.
INFO: [XFORM 203-101] Partitioning array 'UCB.V' (mabonSOC/mabonsoc.cpp:9) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'T.V'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'X.V'  in dimension 1 completely.
INFO: [XFORM 203-602] Inlining function 'log_apfixed_reduce::range_reduce<ap_fixed<29, 7, (ap_q_mode)5, (ap_o_mode)3, 0>, 4, 4, 24, 15>' into 'log_apfixed_reduce::log_traits<2>::range_reduction<24>' (E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_log_apfixed.h:252) automatically.
INFO: [XFORM 203-602] Inlining function 'log_apfixed_reduce::log_traits<2>::range_reduction<24>' into 'log_apfixed_reduce::log<28, 15>' (E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_log_apfixed.h:771) automatically.
INFO: [XFORM 203-602] Inlining function 'log_apfixed_reduce::log<27, 14>' into 'hls::log<27, 14>' (E:/xilinx/Vivado/2019.1/common/technology/autopilot\hls_math.h:1200) automatically.
INFO: [XFORM 203-602] Inlining function 'sqrt_fixed<27, 14>' into 'hls::sqrt<27, 14>' (E:/xilinx/Vivado/2019.1/common/technology/autopilot\hls_math.h:1272) automatically.
INFO: [XFORM 203-602] Inlining function 'hls::log<27, 14>' into 'mabonsoc' (mabonSOC/mabonsoc.cpp:22) automatically.
INFO: [XFORM 203-602] Inlining function 'hls::sqrt<27, 14>' into 'mabonsoc' (mabonSOC/mabonsoc.cpp:28) automatically.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock to (E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_sqrt_apfixed.h:372:1) in function 'sqrt_fixed<28, 15>'... converting 111 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_log_apfixed.h:727:44) to (E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_log_apfixed.h:747:17) in function 'log_apfixed_reduce::log<28, 15>'... converting 29 basic blocks.
INFO: [XFORM 203-11] Balancing expressions in function 'log_apfixed_reduce::log<28, 15>' (E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_log_apfixed.h:178:90)...3 expression(s) balanced.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:06 ; elapsed = 00:00:57 . Memory (MB): peak = 410.352 ; gain = 318.984
WARNING: [XFORM 203-631] Renaming function 'log_apfixed_reduce::log<28, 15>' to 'log<28, 15>' (E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_log_apfixed.h:178:90)
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:08 ; elapsed = 00:00:59 . Memory (MB): peak = 440.195 ; gain = 348.828
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'mabonsoc' ...
WARNING: [SYN 201-103] Legalizing function name 'log<28, 15>' to 'log_28_15_s'.
WARNING: [SYN 201-103] Legalizing function name 'sqrt_fixed<28, 15>' to 'sqrt_fixed_28_15_s'.
WARNING: [SYN 201-107] Renaming port name 'mabonsoc/Out' to 'mabonsoc/Out_r' to avoid the conflict with HDL keywords or other object names.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'log_28_15_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'log<28, 15>'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 7.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 59.346 seconds; current allocated memory: 376.542 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.341 seconds; current allocated memory: 377.736 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'sqrt_fixed_28_15_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'sqrt_fixed<28, 15>'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 11.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.744 seconds; current allocated memory: 378.858 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.424 seconds; current allocated memory: 380.376 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'mabonsoc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'L1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 36.
INFO: [SCHED 204-61] Pipelining loop 'L2'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 1.626 seconds; current allocated memory: 382.513 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 1.222 seconds; current allocated memory: 389.867 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'log_28_15_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'log_28_15_s_log_apfixed_reduce_3' to 'log_28_15_s_log_abkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'log_28_15_s_log_apfixed_reduce_2' to 'log_28_15_s_log_acud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'log_28_15_s_log_apfixed_reduce_s' to 'log_28_15_s_log_adEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'mabonsoc_mac_mulsub_24ns_4ns_29ns_29_1_1' to 'mabonsoc_mac_mulseOg' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'mabonsoc_mac_mulseOg': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'log_28_15_s'.
INFO: [HLS 200-111]  Elapsed time: 1.895 seconds; current allocated memory: 393.463 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'sqrt_fixed_28_15_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'sqrt_fixed_28_15_s'.
INFO: [HLS 200-111]  Elapsed time: 1.12 seconds; current allocated memory: 396.746 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'mabonsoc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'mabonsoc/Out_r' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mabonsoc/reward' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'mabonsoc' to 's_axilite & ap_ctrl_hs'.
WARNING: [RTGEN 206-101] Register 'Index_V' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'X_V_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'X_V_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'X_V_2' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'X_V_3' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'X_V_4' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'X_V_5' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'X_V_6' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'X_V_7' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'X_V_8' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'X_V_9' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'X_V_10' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'X_V_11' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'X_V_12' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'X_V_13' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'X_V_14' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'X_V_15' is power-on initialization.
WARNING: [RTGEN 206-101] Register 't_V' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'T_V_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'T_V_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'T_V_2' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'T_V_3' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'T_V_4' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'T_V_5' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'T_V_6' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'T_V_7' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'T_V_8' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'T_V_9' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'T_V_10' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'T_V_11' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'T_V_12' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'T_V_13' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'T_V_14' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'T_V_15' is power-on initialization.
INFO: [RTGEN 206-100] Bundling port 'return', 'Out_r' and 'reward' to AXI-Lite port BUS_A.
INFO: [SYN 201-210] Renamed object name 'mabonsoc_mux_164_14_1_1' to 'mabonsoc_mux_164_fYi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'mabonsoc_sdiv_32ns_15ns_32_36_1' to 'mabonsoc_sdiv_32ng8j' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'mabonsoc_udiv_18ns_14ns_18_22_1' to 'mabonsoc_udiv_18nhbi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'mabonsoc_mux_164_15_1_1' to 'mabonsoc_mux_164_ibs' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'mabonsoc_mux_164_fYi': 73 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mabonsoc_mux_164_ibs': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mabonsoc_sdiv_32ng8j': 4 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mabonsoc_udiv_18nhbi': 4 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'mabonsoc'.
INFO: [HLS 200-111]  Elapsed time: 2.513 seconds; current allocated memory: 406.160 MB.
INFO: [RTMG 210-279] Implementing memory 'log_28_15_s_log_abkb_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'log_28_15_s_log_acud_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'log_28_15_s_log_adEe_rom' using distributed ROMs.
INFO: [RTMG 210-282] Generating pipelined core: 'mabonsoc_sdiv_32ng8j_div'
INFO: [RTMG 210-282] Generating pipelined core: 'mabonsoc_udiv_18nhbi_div'
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:20 ; elapsed = 00:01:14 . Memory (MB): peak = 508.633 ; gain = 417.266
INFO: [VHDL 208-304] Generating VHDL RTL for mabonsoc.
INFO: [VLOG 209-307] Generating Verilog RTL for mabonsoc.
INFO: [HLS 200-112] Total elapsed time: 73.861 seconds; peak allocated memory: 406.160 MB.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg484-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'mabonSOC/mabonsoc.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:01 ; elapsed = 00:00:50 . Memory (MB): peak = 178.730 ; gain = 87.352
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:01 ; elapsed = 00:00:50 . Memory (MB): peak = 178.730 ; gain = 87.352
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:03 ; elapsed = 00:00:53 . Memory (MB): peak = 256.922 ; gain = 165.543
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'log_apfixed_reduce::range_reduce<ap_fixed<29, 7, (ap_q_mode)5, (ap_o_mode)3, 0>, 4, 4, 24, 15>' into 'log_apfixed_reduce::log_traits<2>::range_reduction<24>' (E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_log_apfixed.h:252) automatically.
INFO: [XFORM 203-602] Inlining function 'log_apfixed_reduce::log_traits<2>::range_reduction<24>' into 'log_apfixed_reduce::log<28, 15>' (E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_log_apfixed.h:771) automatically.
INFO: [XFORM 203-602] Inlining function 'log_apfixed_reduce::log<27, 14>' into 'hls::log<27, 14>' (E:/xilinx/Vivado/2019.1/common/technology/autopilot\hls_math.h:1200) automatically.
INFO: [XFORM 203-602] Inlining function 'sqrt_fixed<27, 14>' into 'hls::sqrt<27, 14>' (E:/xilinx/Vivado/2019.1/common/technology/autopilot\hls_math.h:1272) automatically.
INFO: [XFORM 203-602] Inlining function 'hls::log<27, 14>' into 'mabonsoc' (mabonSOC/mabonsoc.cpp:23) automatically.
INFO: [XFORM 203-602] Inlining function 'hls::sqrt<27, 14>' into 'mabonsoc' (mabonSOC/mabonsoc.cpp:29) automatically.
WARNING: [SYNCHK 200-23] E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_sqrt_apfixed.h:272: variable-indexed range selection may cause suboptimal QoR.
INFO: [SYNCHK 200-10] 0 error(s), 1 warning(s).
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:04 ; elapsed = 00:00:54 . Memory (MB): peak = 313.711 ; gain = 222.332
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'sqrt_fixed<28, 15>' (E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_sqrt_apfixed.h:44:36).
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'mabonsoc' (mabonSOC/mabonsoc.cpp:2).
WARNING: [XFORM 203-505] Ignored pipeline directive for loop 'L1' (mabonSOC/mabonsoc.cpp:26) because its parent loop or function is pipelined.
WARNING: [XFORM 203-503] Ignored partial unroll directive for loop 'L1' (mabonSOC/mabonsoc.cpp:26) because its parent loop or function is pipelined.
WARNING: [XFORM 203-505] Ignored pipeline directive for loop 'L2' (mabonSOC/mabonsoc.cpp:34) because its parent loop or function is pipelined.
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'log_apfixed_reduce::log<28, 15>' (E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_log_apfixed.h:500:9).
INFO: [HLS 200-489] Unrolling loop 'Loop-1' (E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_sqrt_apfixed.h:267) in function 'sqrt_fixed<28, 15>' completely with a factor of 8.
INFO: [HLS 200-489] Unrolling loop 'Loop-2' (E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_sqrt_apfixed.h:295) in function 'sqrt_fixed<28, 15>' completely with a factor of 14.
INFO: [HLS 200-489] Unrolling loop 'L1' (mabonSOC/mabonsoc.cpp:26) in function 'mabonsoc' completely with a factor of 16.
INFO: [HLS 200-489] Unrolling loop 'L2' (mabonSOC/mabonsoc.cpp:34) in function 'mabonsoc' completely with a factor of 15.
INFO: [HLS 200-489] Unrolling loop 'Loop-1' (E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_log_apfixed.h:729) in function 'log_apfixed_reduce::log<28, 15>' completely with a factor of 28.
INFO: [XFORM 203-101] Partitioning array 'UCB.V' (mabonSOC/mabonsoc.cpp:9) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'T.V'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'X.V'  in dimension 1 completely.
INFO: [XFORM 203-602] Inlining function 'log_apfixed_reduce::range_reduce<ap_fixed<29, 7, (ap_q_mode)5, (ap_o_mode)3, 0>, 4, 4, 24, 15>' into 'log_apfixed_reduce::log_traits<2>::range_reduction<24>' (E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_log_apfixed.h:252) automatically.
INFO: [XFORM 203-602] Inlining function 'log_apfixed_reduce::log_traits<2>::range_reduction<24>' into 'log_apfixed_reduce::log<28, 15>' (E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_log_apfixed.h:771) automatically.
INFO: [XFORM 203-602] Inlining function 'log_apfixed_reduce::log<27, 14>' into 'hls::log<27, 14>' (E:/xilinx/Vivado/2019.1/common/technology/autopilot\hls_math.h:1200) automatically.
INFO: [XFORM 203-602] Inlining function 'sqrt_fixed<27, 14>' into 'hls::sqrt<27, 14>' (E:/xilinx/Vivado/2019.1/common/technology/autopilot\hls_math.h:1272) automatically.
INFO: [XFORM 203-602] Inlining function 'hls::log<27, 14>' into 'mabonsoc' (mabonSOC/mabonsoc.cpp:23) automatically.
INFO: [XFORM 203-602] Inlining function 'hls::sqrt<27, 14>' into 'mabonsoc' (mabonSOC/mabonsoc.cpp:29) automatically.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock to (E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_sqrt_apfixed.h:372:1) in function 'sqrt_fixed<28, 15>'... converting 111 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_log_apfixed.h:727:44) to (E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_log_apfixed.h:747:17) in function 'log_apfixed_reduce::log<28, 15>'... converting 29 basic blocks.
INFO: [XFORM 203-11] Balancing expressions in function 'log_apfixed_reduce::log<28, 15>' (E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_log_apfixed.h:178:90)...3 expression(s) balanced.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:06 ; elapsed = 00:00:57 . Memory (MB): peak = 409.602 ; gain = 318.223
WARNING: [XFORM 203-631] Renaming function 'log_apfixed_reduce::log<28, 15>' to 'log<28, 15>' (E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_log_apfixed.h:178:90)
WARNING: [XFORM 203-532] Ignored the rewind option for Function 'mabonsoc' (mabonSOC/mabonsoc.cpp:2) as the option is not applicable to function pipelining.
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:08 ; elapsed = 00:00:59 . Memory (MB): peak = 437.742 ; gain = 346.363
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'mabonsoc' ...
WARNING: [SYN 201-103] Legalizing function name 'log<28, 15>' to 'log_28_15_s'.
WARNING: [SYN 201-103] Legalizing function name 'sqrt_fixed<28, 15>' to 'sqrt_fixed_28_15_s'.
WARNING: [SYN 201-107] Renaming port name 'mabonsoc/Out' to 'mabonsoc/Out_r' to avoid the conflict with HDL keywords or other object names.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'log_28_15_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'log<28, 15>'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 7.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 59.175 seconds; current allocated memory: 375.013 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.331 seconds; current allocated memory: 376.205 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'sqrt_fixed_28_15_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'sqrt_fixed<28, 15>'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 11.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.733 seconds; current allocated memory: 377.327 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.421 seconds; current allocated memory: 378.845 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'mabonsoc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'mabonsoc'.
WARNING: [SCHED 204-68] The II Violation in module 'mabonsoc' (Function: mabonsoc): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1)
   between 'store' operation ('Index_V_write_ln19', mabonSOC/mabonsoc.cpp:19) of variable 'Index_V_new_15', mabonSOC/mabonsoc.cpp:17 on static variable 'Index_V' and 'load' operation ('Index_V_load', mabonSOC/mabonsoc.cpp:14) on static variable 'Index_V'.
WARNING: [SCHED 204-68] The II Violation in module 'mabonsoc' (Function: mabonsoc): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1)
   between 'store' operation ('Index_V_write_ln19', mabonSOC/mabonsoc.cpp:19) of variable 'Index_V_new_15', mabonSOC/mabonsoc.cpp:17 on static variable 'Index_V' and 'load' operation ('Index_V_load', mabonSOC/mabonsoc.cpp:14) on static variable 'Index_V'.
WARNING: [SCHED 204-68] The II Violation in module 'mabonsoc' (Function: mabonsoc): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1)
   between 'store' operation ('Index_V_write_ln19', mabonSOC/mabonsoc.cpp:19) of variable 'Index_V_new_15', mabonSOC/mabonsoc.cpp:17 on static variable 'Index_V' and 'load' operation ('Index_V_load', mabonSOC/mabonsoc.cpp:14) on static variable 'Index_V'.
WARNING: [SCHED 204-68] The II Violation in module 'mabonsoc' (Function: mabonsoc): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1)
   between 'store' operation ('Index_V_write_ln19', mabonSOC/mabonsoc.cpp:19) of variable 'Index_V_new_15', mabonSOC/mabonsoc.cpp:17 on static variable 'Index_V' and 'load' operation ('Index_V_load', mabonSOC/mabonsoc.cpp:14) on static variable 'Index_V'.
WARNING: [SCHED 204-68] The II Violation in module 'mabonsoc' (Function: mabonsoc): Unable to enforce a carried dependence constraint (II = 35, distance = 1, offset = 1)
   between 'store' operation ('Index_V_write_ln19', mabonSOC/mabonsoc.cpp:19) of variable 'Index_V_new_15', mabonSOC/mabonsoc.cpp:17 on static variable 'Index_V' and 'load' operation ('Index_V_load', mabonSOC/mabonsoc.cpp:14) on static variable 'Index_V'.
WARNING: [SCHED 204-68] The II Violation in module 'mabonsoc' (Function: mabonsoc): Unable to enforce a carried dependence constraint (II = 43, distance = 1, offset = 1)
   between 'store' operation ('Index_V_write_ln19', mabonSOC/mabonsoc.cpp:19) of variable 'Index_V_new_15', mabonSOC/mabonsoc.cpp:17 on static variable 'Index_V' and 'load' operation ('Index_V_load', mabonSOC/mabonsoc.cpp:14) on static variable 'Index_V'.
WARNING: [SCHED 204-68] The II Violation in module 'mabonsoc' (Function: mabonsoc): Unable to enforce a carried dependence constraint (II = 47, distance = 1, offset = 1)
   between 'store' operation ('Index_V_write_ln19', mabonSOC/mabonsoc.cpp:19) of variable 'Index_V_new_15', mabonSOC/mabonsoc.cpp:17 on static variable 'Index_V' and 'load' operation ('Index_V_load', mabonSOC/mabonsoc.cpp:14) on static variable 'Index_V'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 48, Depth = 53.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 1.932 seconds; current allocated memory: 381.218 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 2.479 seconds; current allocated memory: 388.236 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'log_28_15_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'log_28_15_s_log_apfixed_reduce_3' to 'log_28_15_s_log_abkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'log_28_15_s_log_apfixed_reduce_2' to 'log_28_15_s_log_acud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'log_28_15_s_log_apfixed_reduce_s' to 'log_28_15_s_log_adEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'mabonsoc_mac_mulsub_24ns_4ns_29ns_29_1_1' to 'mabonsoc_mac_mulseOg' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'mabonsoc_mac_mulseOg': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'log_28_15_s'.
INFO: [HLS 200-111]  Elapsed time: 5.259 seconds; current allocated memory: 395.413 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'sqrt_fixed_28_15_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'sqrt_fixed_28_15_s'.
INFO: [HLS 200-111]  Elapsed time: 1.257 seconds; current allocated memory: 398.651 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'mabonsoc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'mabonsoc/Out_r' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mabonsoc/reward' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'mabonsoc' to 's_axilite & ap_ctrl_hs'.
WARNING: [RTGEN 206-101] Register 'Index_V' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'X_V_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'X_V_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'X_V_2' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'X_V_3' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'X_V_4' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'X_V_5' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'X_V_6' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'X_V_7' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'X_V_8' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'X_V_9' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'X_V_10' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'X_V_11' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'X_V_12' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'X_V_13' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'X_V_14' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'X_V_15' is power-on initialization.
WARNING: [RTGEN 206-101] Register 't_V' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'T_V_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'T_V_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'T_V_2' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'T_V_3' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'T_V_4' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'T_V_5' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'T_V_6' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'T_V_7' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'T_V_8' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'T_V_9' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'T_V_10' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'T_V_11' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'T_V_12' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'T_V_13' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'T_V_14' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'T_V_15' is power-on initialization.
INFO: [RTGEN 206-100] Bundling port 'return', 'Out_r' and 'reward' to AXI-Lite port BUS_A.
INFO: [SYN 201-210] Renamed object name 'mabonsoc_mux_164_14_1_1' to 'mabonsoc_mux_164_fYi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'mabonsoc_sdiv_32ns_15ns_32_36_1' to 'mabonsoc_sdiv_32ng8j' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'mabonsoc_udiv_18ns_14ns_18_22_1' to 'mabonsoc_udiv_18nhbi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'mabonsoc_mux_164_15_1_1' to 'mabonsoc_mux_164_ibs' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'mabonsoc_mux_164_fYi': 34 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mabonsoc_mux_164_ibs': 14 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mabonsoc_sdiv_32ng8j': 16 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mabonsoc_udiv_18nhbi': 16 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'mabonsoc'.
INFO: [HLS 200-111]  Elapsed time: 2.739 seconds; current allocated memory: 408.673 MB.
INFO: [RTMG 210-279] Implementing memory 'log_28_15_s_log_abkb_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'log_28_15_s_log_acud_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'log_28_15_s_log_adEe_rom' using distributed ROMs.
INFO: [RTMG 210-282] Generating pipelined core: 'mabonsoc_sdiv_32ng8j_div'
INFO: [RTMG 210-282] Generating pipelined core: 'mabonsoc_udiv_18nhbi_div'
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:27 ; elapsed = 00:01:22 . Memory (MB): peak = 516.195 ; gain = 424.816
INFO: [VHDL 208-304] Generating VHDL RTL for mabonsoc.
INFO: [VLOG 209-307] Generating Verilog RTL for mabonsoc.
INFO: [HLS 200-112] Total elapsed time: 82.205 seconds; peak allocated memory: 408.673 MB.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg484-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'mabonSOC/mabonsoc.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:01 ; elapsed = 00:00:50 . Memory (MB): peak = 178.434 ; gain = 87.094
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:01 ; elapsed = 00:00:50 . Memory (MB): peak = 178.434 ; gain = 87.094
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:03 ; elapsed = 00:00:53 . Memory (MB): peak = 257.680 ; gain = 166.340
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'log_apfixed_reduce::range_reduce<ap_fixed<29, 7, (ap_q_mode)5, (ap_o_mode)3, 0>, 4, 4, 24, 15>' into 'log_apfixed_reduce::log_traits<2>::range_reduction<24>' (E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_log_apfixed.h:252) automatically.
INFO: [XFORM 203-602] Inlining function 'log_apfixed_reduce::log_traits<2>::range_reduction<24>' into 'log_apfixed_reduce::log<28, 15>' (E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_log_apfixed.h:771) automatically.
INFO: [XFORM 203-602] Inlining function 'log_apfixed_reduce::log<27, 14>' into 'hls::log<27, 14>' (E:/xilinx/Vivado/2019.1/common/technology/autopilot\hls_math.h:1200) automatically.
INFO: [XFORM 203-602] Inlining function 'sqrt_fixed<27, 14>' into 'hls::sqrt<27, 14>' (E:/xilinx/Vivado/2019.1/common/technology/autopilot\hls_math.h:1272) automatically.
INFO: [XFORM 203-602] Inlining function 'hls::log<27, 14>' into 'mabonsoc' (mabonSOC/mabonsoc.cpp:23) automatically.
INFO: [XFORM 203-602] Inlining function 'hls::sqrt<27, 14>' into 'mabonsoc' (mabonSOC/mabonsoc.cpp:29) automatically.
WARNING: [SYNCHK 200-23] E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_sqrt_apfixed.h:272: variable-indexed range selection may cause suboptimal QoR.
INFO: [SYNCHK 200-10] 0 error(s), 1 warning(s).
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:03 ; elapsed = 00:00:54 . Memory (MB): peak = 313.047 ; gain = 221.707
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'sqrt_fixed<28, 15>' (E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_sqrt_apfixed.h:44:36).
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'mabonsoc' (mabonSOC/mabonsoc.cpp:2).
WARNING: [XFORM 203-505] Ignored pipeline directive for loop 'L1' (mabonSOC/mabonsoc.cpp:26) because its parent loop or function is pipelined.
WARNING: [XFORM 203-505] Ignored pipeline directive for loop 'L2' (mabonSOC/mabonsoc.cpp:34) because its parent loop or function is pipelined.
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'log_apfixed_reduce::log<28, 15>' (E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_log_apfixed.h:500:9).
INFO: [HLS 200-489] Unrolling loop 'Loop-1' (E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_sqrt_apfixed.h:267) in function 'sqrt_fixed<28, 15>' completely with a factor of 8.
INFO: [HLS 200-489] Unrolling loop 'Loop-2' (E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_sqrt_apfixed.h:295) in function 'sqrt_fixed<28, 15>' completely with a factor of 14.
INFO: [HLS 200-489] Unrolling loop 'L1' (mabonSOC/mabonsoc.cpp:26) in function 'mabonsoc' completely with a factor of 16.
INFO: [HLS 200-489] Unrolling loop 'L2' (mabonSOC/mabonsoc.cpp:34) in function 'mabonsoc' completely with a factor of 15.
INFO: [HLS 200-489] Unrolling loop 'Loop-1' (E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_log_apfixed.h:729) in function 'log_apfixed_reduce::log<28, 15>' completely with a factor of 28.
INFO: [XFORM 203-101] Partitioning array 'UCB.V' (mabonSOC/mabonsoc.cpp:9) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'T.V'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'X.V'  in dimension 1 completely.
INFO: [XFORM 203-602] Inlining function 'log_apfixed_reduce::range_reduce<ap_fixed<29, 7, (ap_q_mode)5, (ap_o_mode)3, 0>, 4, 4, 24, 15>' into 'log_apfixed_reduce::log_traits<2>::range_reduction<24>' (E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_log_apfixed.h:252) automatically.
INFO: [XFORM 203-602] Inlining function 'log_apfixed_reduce::log_traits<2>::range_reduction<24>' into 'log_apfixed_reduce::log<28, 15>' (E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_log_apfixed.h:771) automatically.
INFO: [XFORM 203-602] Inlining function 'log_apfixed_reduce::log<27, 14>' into 'hls::log<27, 14>' (E:/xilinx/Vivado/2019.1/common/technology/autopilot\hls_math.h:1200) automatically.
INFO: [XFORM 203-602] Inlining function 'sqrt_fixed<27, 14>' into 'hls::sqrt<27, 14>' (E:/xilinx/Vivado/2019.1/common/technology/autopilot\hls_math.h:1272) automatically.
INFO: [XFORM 203-602] Inlining function 'hls::log<27, 14>' into 'mabonsoc' (mabonSOC/mabonsoc.cpp:23) automatically.
INFO: [XFORM 203-602] Inlining function 'hls::sqrt<27, 14>' into 'mabonsoc' (mabonSOC/mabonsoc.cpp:29) automatically.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock to (E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_sqrt_apfixed.h:372:1) in function 'sqrt_fixed<28, 15>'... converting 111 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_log_apfixed.h:727:44) to (E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_log_apfixed.h:747:17) in function 'log_apfixed_reduce::log<28, 15>'... converting 29 basic blocks.
INFO: [XFORM 203-11] Balancing expressions in function 'log_apfixed_reduce::log<28, 15>' (E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_log_apfixed.h:178:90)...3 expression(s) balanced.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:06 ; elapsed = 00:00:57 . Memory (MB): peak = 409.734 ; gain = 318.395
WARNING: [XFORM 203-631] Renaming function 'log_apfixed_reduce::log<28, 15>' to 'log<28, 15>' (E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_log_apfixed.h:178:90)
WARNING: [XFORM 203-532] Ignored the rewind option for Function 'mabonsoc' (mabonSOC/mabonsoc.cpp:2) as the option is not applicable to function pipelining.
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:08 ; elapsed = 00:00:59 . Memory (MB): peak = 438.004 ; gain = 346.664
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'mabonsoc' ...
WARNING: [SYN 201-103] Legalizing function name 'log<28, 15>' to 'log_28_15_s'.
WARNING: [SYN 201-103] Legalizing function name 'sqrt_fixed<28, 15>' to 'sqrt_fixed_28_15_s'.
WARNING: [SYN 201-107] Renaming port name 'mabonsoc/Out' to 'mabonsoc/Out_r' to avoid the conflict with HDL keywords or other object names.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'log_28_15_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'log<28, 15>'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 7.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 59.037 seconds; current allocated memory: 375.011 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.333 seconds; current allocated memory: 376.205 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'sqrt_fixed_28_15_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'sqrt_fixed<28, 15>'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 11.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.751 seconds; current allocated memory: 377.325 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.424 seconds; current allocated memory: 378.843 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'mabonsoc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'mabonsoc'.
WARNING: [SCHED 204-68] The II Violation in module 'mabonsoc' (Function: mabonsoc): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1)
   between 'store' operation ('Index_V_write_ln19', mabonSOC/mabonsoc.cpp:19) of variable 'Index_V_new_15', mabonSOC/mabonsoc.cpp:17 on static variable 'Index_V' and 'load' operation ('Index_V_load', mabonSOC/mabonsoc.cpp:14) on static variable 'Index_V'.
WARNING: [SCHED 204-68] The II Violation in module 'mabonsoc' (Function: mabonsoc): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1)
   between 'store' operation ('Index_V_write_ln19', mabonSOC/mabonsoc.cpp:19) of variable 'Index_V_new_15', mabonSOC/mabonsoc.cpp:17 on static variable 'Index_V' and 'load' operation ('Index_V_load', mabonSOC/mabonsoc.cpp:14) on static variable 'Index_V'.
WARNING: [SCHED 204-68] The II Violation in module 'mabonsoc' (Function: mabonsoc): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1)
   between 'store' operation ('Index_V_write_ln19', mabonSOC/mabonsoc.cpp:19) of variable 'Index_V_new_15', mabonSOC/mabonsoc.cpp:17 on static variable 'Index_V' and 'load' operation ('Index_V_load', mabonSOC/mabonsoc.cpp:14) on static variable 'Index_V'.
WARNING: [SCHED 204-68] The II Violation in module 'mabonsoc' (Function: mabonsoc): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1)
   between 'store' operation ('Index_V_write_ln19', mabonSOC/mabonsoc.cpp:19) of variable 'Index_V_new_15', mabonSOC/mabonsoc.cpp:17 on static variable 'Index_V' and 'load' operation ('Index_V_load', mabonSOC/mabonsoc.cpp:14) on static variable 'Index_V'.
WARNING: [SCHED 204-68] The II Violation in module 'mabonsoc' (Function: mabonsoc): Unable to enforce a carried dependence constraint (II = 35, distance = 1, offset = 1)
   between 'store' operation ('Index_V_write_ln19', mabonSOC/mabonsoc.cpp:19) of variable 'Index_V_new_15', mabonSOC/mabonsoc.cpp:17 on static variable 'Index_V' and 'load' operation ('Index_V_load', mabonSOC/mabonsoc.cpp:14) on static variable 'Index_V'.
WARNING: [SCHED 204-68] The II Violation in module 'mabonsoc' (Function: mabonsoc): Unable to enforce a carried dependence constraint (II = 43, distance = 1, offset = 1)
   between 'store' operation ('Index_V_write_ln19', mabonSOC/mabonsoc.cpp:19) of variable 'Index_V_new_15', mabonSOC/mabonsoc.cpp:17 on static variable 'Index_V' and 'load' operation ('Index_V_load', mabonSOC/mabonsoc.cpp:14) on static variable 'Index_V'.
WARNING: [SCHED 204-68] The II Violation in module 'mabonsoc' (Function: mabonsoc): Unable to enforce a carried dependence constraint (II = 47, distance = 1, offset = 1)
   between 'store' operation ('Index_V_write_ln19', mabonSOC/mabonsoc.cpp:19) of variable 'Index_V_new_15', mabonSOC/mabonsoc.cpp:17 on static variable 'Index_V' and 'load' operation ('Index_V_load', mabonSOC/mabonsoc.cpp:14) on static variable 'Index_V'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 48, Depth = 53.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 1.951 seconds; current allocated memory: 381.216 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 3.127 seconds; current allocated memory: 388.234 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'log_28_15_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'log_28_15_s_log_apfixed_reduce_3' to 'log_28_15_s_log_abkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'log_28_15_s_log_apfixed_reduce_2' to 'log_28_15_s_log_acud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'log_28_15_s_log_apfixed_reduce_s' to 'log_28_15_s_log_adEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'mabonsoc_mac_mulsub_24ns_4ns_29ns_29_1_1' to 'mabonsoc_mac_mulseOg' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'mabonsoc_mac_mulseOg': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'log_28_15_s'.
INFO: [HLS 200-111]  Elapsed time: 5.376 seconds; current allocated memory: 395.411 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'sqrt_fixed_28_15_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'sqrt_fixed_28_15_s'.
INFO: [HLS 200-111]  Elapsed time: 1.148 seconds; current allocated memory: 398.650 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'mabonsoc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'mabonsoc/Out_r' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mabonsoc/reward' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'mabonsoc' to 's_axilite & ap_ctrl_hs'.
WARNING: [RTGEN 206-101] Register 'Index_V' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'X_V_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'X_V_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'X_V_2' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'X_V_3' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'X_V_4' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'X_V_5' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'X_V_6' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'X_V_7' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'X_V_8' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'X_V_9' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'X_V_10' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'X_V_11' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'X_V_12' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'X_V_13' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'X_V_14' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'X_V_15' is power-on initialization.
WARNING: [RTGEN 206-101] Register 't_V' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'T_V_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'T_V_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'T_V_2' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'T_V_3' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'T_V_4' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'T_V_5' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'T_V_6' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'T_V_7' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'T_V_8' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'T_V_9' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'T_V_10' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'T_V_11' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'T_V_12' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'T_V_13' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'T_V_14' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'T_V_15' is power-on initialization.
INFO: [RTGEN 206-100] Bundling port 'return', 'Out_r' and 'reward' to AXI-Lite port BUS_A.
INFO: [SYN 201-210] Renamed object name 'mabonsoc_mux_164_14_1_1' to 'mabonsoc_mux_164_fYi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'mabonsoc_sdiv_32ns_15ns_32_36_1' to 'mabonsoc_sdiv_32ng8j' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'mabonsoc_udiv_18ns_14ns_18_22_1' to 'mabonsoc_udiv_18nhbi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'mabonsoc_mux_164_15_1_1' to 'mabonsoc_mux_164_ibs' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'mabonsoc_mux_164_fYi': 34 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mabonsoc_mux_164_ibs': 14 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mabonsoc_sdiv_32ng8j': 16 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mabonsoc_udiv_18nhbi': 16 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'mabonsoc'.
INFO: [HLS 200-111]  Elapsed time: 2.708 seconds; current allocated memory: 408.671 MB.
INFO: [RTMG 210-279] Implementing memory 'log_28_15_s_log_abkb_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'log_28_15_s_log_acud_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'log_28_15_s_log_adEe_rom' using distributed ROMs.
INFO: [RTMG 210-282] Generating pipelined core: 'mabonsoc_sdiv_32ng8j_div'
INFO: [RTMG 210-282] Generating pipelined core: 'mabonsoc_udiv_18nhbi_div'
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:28 ; elapsed = 00:01:23 . Memory (MB): peak = 515.453 ; gain = 424.113
INFO: [VHDL 208-304] Generating VHDL RTL for mabonsoc.
INFO: [VLOG 209-307] Generating Verilog RTL for mabonsoc.
INFO: [HLS 200-112] Total elapsed time: 82.779 seconds; peak allocated memory: 408.671 MB.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg484-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'mabonSOC/mabonsoc.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:01 ; elapsed = 00:00:50 . Memory (MB): peak = 178.805 ; gain = 87.484
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:01 ; elapsed = 00:00:50 . Memory (MB): peak = 178.805 ; gain = 87.484
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:03 ; elapsed = 00:00:53 . Memory (MB): peak = 257.648 ; gain = 166.328
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'log_apfixed_reduce::range_reduce<ap_fixed<29, 7, (ap_q_mode)5, (ap_o_mode)3, 0>, 4, 4, 24, 15>' into 'log_apfixed_reduce::log_traits<2>::range_reduction<24>' (E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_log_apfixed.h:252) automatically.
INFO: [XFORM 203-602] Inlining function 'log_apfixed_reduce::log_traits<2>::range_reduction<24>' into 'log_apfixed_reduce::log<28, 15>' (E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_log_apfixed.h:771) automatically.
INFO: [XFORM 203-602] Inlining function 'log_apfixed_reduce::log<27, 14>' into 'hls::log<27, 14>' (E:/xilinx/Vivado/2019.1/common/technology/autopilot\hls_math.h:1200) automatically.
INFO: [XFORM 203-602] Inlining function 'sqrt_fixed<27, 14>' into 'hls::sqrt<27, 14>' (E:/xilinx/Vivado/2019.1/common/technology/autopilot\hls_math.h:1272) automatically.
INFO: [XFORM 203-602] Inlining function 'hls::log<27, 14>' into 'mabonsoc' (mabonSOC/mabonsoc.cpp:27) automatically.
INFO: [XFORM 203-602] Inlining function 'hls::sqrt<27, 14>' into 'mabonsoc' (mabonSOC/mabonsoc.cpp:33) automatically.
WARNING: [SYNCHK 200-23] E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_sqrt_apfixed.h:272: variable-indexed range selection may cause suboptimal QoR.
INFO: [SYNCHK 200-10] 0 error(s), 1 warning(s).
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:04 ; elapsed = 00:00:54 . Memory (MB): peak = 313.188 ; gain = 221.867
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'sqrt_fixed<28, 15>' (E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_sqrt_apfixed.h:44:36).
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'mabonsoc' (mabonSOC/mabonsoc.cpp:2).
WARNING: [XFORM 203-505] Ignored pipeline directive for loop 'L1' (mabonSOC/mabonsoc.cpp:30) because its parent loop or function is pipelined.
WARNING: [XFORM 203-505] Ignored pipeline directive for loop 'L2' (mabonSOC/mabonsoc.cpp:38) because its parent loop or function is pipelined.
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'log_apfixed_reduce::log<28, 15>' (E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_log_apfixed.h:500:9).
INFO: [HLS 200-489] Unrolling loop 'Loop-1' (E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_sqrt_apfixed.h:267) in function 'sqrt_fixed<28, 15>' completely with a factor of 8.
INFO: [HLS 200-489] Unrolling loop 'Loop-2' (E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_sqrt_apfixed.h:295) in function 'sqrt_fixed<28, 15>' completely with a factor of 14.
INFO: [HLS 200-489] Unrolling loop 'L1' (mabonSOC/mabonsoc.cpp:30) in function 'mabonsoc' completely with a factor of 16.
INFO: [HLS 200-489] Unrolling loop 'L2' (mabonSOC/mabonsoc.cpp:38) in function 'mabonsoc' completely with a factor of 15.
INFO: [HLS 200-489] Unrolling loop 'Loop-1' (E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_log_apfixed.h:729) in function 'log_apfixed_reduce::log<28, 15>' completely with a factor of 28.
ERROR: [XFORM 203-103] Cannot partition array 't.V' : variable is not an array.
ERROR: [HLS 200-70] Pre-synthesis failed.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg484-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'mabonSOC/mabonsoc.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:01 ; elapsed = 00:00:50 . Memory (MB): peak = 178.250 ; gain = 86.918
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:01 ; elapsed = 00:00:50 . Memory (MB): peak = 178.250 ; gain = 86.918
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:03 ; elapsed = 00:00:53 . Memory (MB): peak = 256.555 ; gain = 165.223
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'log_apfixed_reduce::range_reduce<ap_fixed<29, 7, (ap_q_mode)5, (ap_o_mode)3, 0>, 4, 4, 24, 15>' into 'log_apfixed_reduce::log_traits<2>::range_reduction<24>' (E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_log_apfixed.h:252) automatically.
INFO: [XFORM 203-602] Inlining function 'log_apfixed_reduce::log_traits<2>::range_reduction<24>' into 'log_apfixed_reduce::log<28, 15>' (E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_log_apfixed.h:771) automatically.
INFO: [XFORM 203-602] Inlining function 'log_apfixed_reduce::log<27, 14>' into 'hls::log<27, 14>' (E:/xilinx/Vivado/2019.1/common/technology/autopilot\hls_math.h:1200) automatically.
INFO: [XFORM 203-602] Inlining function 'sqrt_fixed<27, 14>' into 'hls::sqrt<27, 14>' (E:/xilinx/Vivado/2019.1/common/technology/autopilot\hls_math.h:1272) automatically.
INFO: [XFORM 203-602] Inlining function 'hls::log<27, 14>' into 'mabonsoc' (mabonSOC/mabonsoc.cpp:23) automatically.
INFO: [XFORM 203-602] Inlining function 'hls::sqrt<27, 14>' into 'mabonsoc' (mabonSOC/mabonsoc.cpp:29) automatically.
WARNING: [SYNCHK 200-23] E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_sqrt_apfixed.h:272: variable-indexed range selection may cause suboptimal QoR.
INFO: [SYNCHK 200-10] 0 error(s), 1 warning(s).
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:04 ; elapsed = 00:00:54 . Memory (MB): peak = 313.965 ; gain = 222.633
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'sqrt_fixed<28, 15>' (E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_sqrt_apfixed.h:44:36).
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'mabonsoc' (mabonSOC/mabonsoc.cpp:2).
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'log_apfixed_reduce::log<28, 15>' (E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_log_apfixed.h:500:9).
INFO: [HLS 200-489] Unrolling loop 'Loop-1' (E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_sqrt_apfixed.h:267) in function 'sqrt_fixed<28, 15>' completely with a factor of 8.
INFO: [HLS 200-489] Unrolling loop 'Loop-2' (E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_sqrt_apfixed.h:295) in function 'sqrt_fixed<28, 15>' completely with a factor of 14.
INFO: [HLS 200-489] Unrolling loop 'L1' (mabonSOC/mabonsoc.cpp:26) in function 'mabonsoc' completely with a factor of 16.
INFO: [HLS 200-489] Unrolling loop 'L2' (mabonSOC/mabonsoc.cpp:34) in function 'mabonsoc' completely with a factor of 15.
INFO: [HLS 200-489] Unrolling loop 'Loop-1' (E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_log_apfixed.h:729) in function 'log_apfixed_reduce::log<28, 15>' completely with a factor of 28.
INFO: [XFORM 203-101] Partitioning array 'UCB.V' (mabonSOC/mabonsoc.cpp:9) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'T.V'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'X.V'  in dimension 1 completely.
INFO: [XFORM 203-602] Inlining function 'log_apfixed_reduce::range_reduce<ap_fixed<29, 7, (ap_q_mode)5, (ap_o_mode)3, 0>, 4, 4, 24, 15>' into 'log_apfixed_reduce::log_traits<2>::range_reduction<24>' (E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_log_apfixed.h:252) automatically.
INFO: [XFORM 203-602] Inlining function 'log_apfixed_reduce::log_traits<2>::range_reduction<24>' into 'log_apfixed_reduce::log<28, 15>' (E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_log_apfixed.h:771) automatically.
INFO: [XFORM 203-602] Inlining function 'log_apfixed_reduce::log<27, 14>' into 'hls::log<27, 14>' (E:/xilinx/Vivado/2019.1/common/technology/autopilot\hls_math.h:1200) automatically.
INFO: [XFORM 203-602] Inlining function 'sqrt_fixed<27, 14>' into 'hls::sqrt<27, 14>' (E:/xilinx/Vivado/2019.1/common/technology/autopilot\hls_math.h:1272) automatically.
INFO: [XFORM 203-602] Inlining function 'hls::log<27, 14>' into 'mabonsoc' (mabonSOC/mabonsoc.cpp:23) automatically.
INFO: [XFORM 203-602] Inlining function 'hls::sqrt<27, 14>' into 'mabonsoc' (mabonSOC/mabonsoc.cpp:29) automatically.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock to (E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_sqrt_apfixed.h:372:1) in function 'sqrt_fixed<28, 15>'... converting 111 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_log_apfixed.h:727:44) to (E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_log_apfixed.h:747:17) in function 'log_apfixed_reduce::log<28, 15>'... converting 29 basic blocks.
INFO: [XFORM 203-11] Balancing expressions in function 'log_apfixed_reduce::log<28, 15>' (E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_log_apfixed.h:178:90)...3 expression(s) balanced.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:06 ; elapsed = 00:00:57 . Memory (MB): peak = 408.832 ; gain = 317.500
WARNING: [XFORM 203-631] Renaming function 'log_apfixed_reduce::log<28, 15>' to 'log<28, 15>' (E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_log_apfixed.h:178:90)
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:08 ; elapsed = 00:00:59 . Memory (MB): peak = 438.457 ; gain = 347.125
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'mabonsoc' ...
WARNING: [SYN 201-103] Legalizing function name 'log<28, 15>' to 'log_28_15_s'.
WARNING: [SYN 201-103] Legalizing function name 'sqrt_fixed<28, 15>' to 'sqrt_fixed_28_15_s'.
WARNING: [SYN 201-107] Renaming port name 'mabonsoc/Out' to 'mabonsoc/Out_r' to avoid the conflict with HDL keywords or other object names.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'log_28_15_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'log<28, 15>'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 7.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 59.021 seconds; current allocated memory: 374.959 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.339 seconds; current allocated memory: 376.153 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'sqrt_fixed_28_15_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'sqrt_fixed<28, 15>'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 11.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.738 seconds; current allocated memory: 377.273 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.417 seconds; current allocated memory: 378.791 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'mabonsoc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'mabonsoc'.
WARNING: [SCHED 204-68] The II Violation in module 'mabonsoc' (Function: mabonsoc): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1)
   between 'store' operation ('Index_V_write_ln19', mabonSOC/mabonsoc.cpp:19) of variable 'Index_V_new_15', mabonSOC/mabonsoc.cpp:17 on static variable 'Index_V' and 'load' operation ('Index_V_load', mabonSOC/mabonsoc.cpp:14) on static variable 'Index_V'.
WARNING: [SCHED 204-68] The II Violation in module 'mabonsoc' (Function: mabonsoc): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1)
   between 'store' operation ('Index_V_write_ln19', mabonSOC/mabonsoc.cpp:19) of variable 'Index_V_new_15', mabonSOC/mabonsoc.cpp:17 on static variable 'Index_V' and 'load' operation ('Index_V_load', mabonSOC/mabonsoc.cpp:14) on static variable 'Index_V'.
WARNING: [SCHED 204-68] The II Violation in module 'mabonsoc' (Function: mabonsoc): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1)
   between 'store' operation ('Index_V_write_ln19', mabonSOC/mabonsoc.cpp:19) of variable 'Index_V_new_15', mabonSOC/mabonsoc.cpp:17 on static variable 'Index_V' and 'load' operation ('Index_V_load', mabonSOC/mabonsoc.cpp:14) on static variable 'Index_V'.
WARNING: [SCHED 204-68] The II Violation in module 'mabonsoc' (Function: mabonsoc): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1)
   between 'store' operation ('Index_V_write_ln19', mabonSOC/mabonsoc.cpp:19) of variable 'Index_V_new_15', mabonSOC/mabonsoc.cpp:17 on static variable 'Index_V' and 'load' operation ('Index_V_load', mabonSOC/mabonsoc.cpp:14) on static variable 'Index_V'.
WARNING: [SCHED 204-68] The II Violation in module 'mabonsoc' (Function: mabonsoc): Unable to enforce a carried dependence constraint (II = 35, distance = 1, offset = 1)
   between 'store' operation ('Index_V_write_ln19', mabonSOC/mabonsoc.cpp:19) of variable 'Index_V_new_15', mabonSOC/mabonsoc.cpp:17 on static variable 'Index_V' and 'load' operation ('Index_V_load', mabonSOC/mabonsoc.cpp:14) on static variable 'Index_V'.
WARNING: [SCHED 204-68] The II Violation in module 'mabonsoc' (Function: mabonsoc): Unable to enforce a carried dependence constraint (II = 43, distance = 1, offset = 1)
   between 'store' operation ('Index_V_write_ln19', mabonSOC/mabonsoc.cpp:19) of variable 'Index_V_new_15', mabonSOC/mabonsoc.cpp:17 on static variable 'Index_V' and 'load' operation ('Index_V_load', mabonSOC/mabonsoc.cpp:14) on static variable 'Index_V'.
WARNING: [SCHED 204-68] The II Violation in module 'mabonsoc' (Function: mabonsoc): Unable to enforce a carried dependence constraint (II = 47, distance = 1, offset = 1)
   between 'store' operation ('Index_V_write_ln19', mabonSOC/mabonsoc.cpp:19) of variable 'Index_V_new_15', mabonSOC/mabonsoc.cpp:17 on static variable 'Index_V' and 'load' operation ('Index_V_load', mabonSOC/mabonsoc.cpp:14) on static variable 'Index_V'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 48, Depth = 53.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 1.957 seconds; current allocated memory: 381.164 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 2.495 seconds; current allocated memory: 388.182 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'log_28_15_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'log_28_15_s_log_apfixed_reduce_3' to 'log_28_15_s_log_abkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'log_28_15_s_log_apfixed_reduce_2' to 'log_28_15_s_log_acud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'log_28_15_s_log_apfixed_reduce_s' to 'log_28_15_s_log_adEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'mabonsoc_mac_mulsub_24ns_4ns_29ns_29_1_1' to 'mabonsoc_mac_mulseOg' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'mabonsoc_mac_mulseOg': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'log_28_15_s'.
INFO: [HLS 200-111]  Elapsed time: 5.323 seconds; current allocated memory: 395.359 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'sqrt_fixed_28_15_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'sqrt_fixed_28_15_s'.
INFO: [HLS 200-111]  Elapsed time: 1.141 seconds; current allocated memory: 398.597 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'mabonsoc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'mabonsoc/Out_r' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mabonsoc/reward' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'mabonsoc' to 's_axilite & ap_ctrl_hs'.
WARNING: [RTGEN 206-101] Register 'Index_V' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'X_V_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'X_V_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'X_V_2' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'X_V_3' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'X_V_4' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'X_V_5' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'X_V_6' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'X_V_7' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'X_V_8' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'X_V_9' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'X_V_10' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'X_V_11' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'X_V_12' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'X_V_13' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'X_V_14' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'X_V_15' is power-on initialization.
WARNING: [RTGEN 206-101] Register 't_V' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'T_V_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'T_V_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'T_V_2' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'T_V_3' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'T_V_4' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'T_V_5' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'T_V_6' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'T_V_7' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'T_V_8' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'T_V_9' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'T_V_10' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'T_V_11' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'T_V_12' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'T_V_13' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'T_V_14' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'T_V_15' is power-on initialization.
INFO: [RTGEN 206-100] Bundling port 'return', 'Out_r' and 'reward' to AXI-Lite port BUS_A.
INFO: [SYN 201-210] Renamed object name 'mabonsoc_mux_164_14_1_1' to 'mabonsoc_mux_164_fYi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'mabonsoc_sdiv_32ns_15ns_32_36_1' to 'mabonsoc_sdiv_32ng8j' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'mabonsoc_udiv_18ns_14ns_18_22_1' to 'mabonsoc_udiv_18nhbi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'mabonsoc_mux_164_15_1_1' to 'mabonsoc_mux_164_ibs' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'mabonsoc_mux_164_fYi': 34 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mabonsoc_mux_164_ibs': 14 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mabonsoc_sdiv_32ng8j': 16 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mabonsoc_udiv_18nhbi': 16 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'mabonsoc'.
INFO: [HLS 200-111]  Elapsed time: 2.81 seconds; current allocated memory: 408.619 MB.
INFO: [RTMG 210-279] Implementing memory 'log_28_15_s_log_abkb_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'log_28_15_s_log_acud_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'log_28_15_s_log_adEe_rom' using distributed ROMs.
INFO: [RTMG 210-282] Generating pipelined core: 'mabonsoc_sdiv_32ng8j_div'
INFO: [RTMG 210-282] Generating pipelined core: 'mabonsoc_udiv_18nhbi_div'
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:27 ; elapsed = 00:01:22 . Memory (MB): peak = 514.320 ; gain = 422.988
INFO: [VHDL 208-304] Generating VHDL RTL for mabonsoc.
INFO: [VLOG 209-307] Generating Verilog RTL for mabonsoc.
INFO: [HLS 200-112] Total elapsed time: 82.129 seconds; peak allocated memory: 408.619 MB.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg484-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'mabonSOC/mabonsoc.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:01 ; elapsed = 00:00:20 . Memory (MB): peak = 179.480 ; gain = 88.078
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:01 ; elapsed = 00:00:20 . Memory (MB): peak = 179.480 ; gain = 88.078
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:02 ; elapsed = 00:00:21 . Memory (MB): peak = 185.301 ; gain = 93.898
INFO: [HLS 200-10] Checking synthesizability ...
WARNING: [SYNCHK 200-23] mabonSOC/mabonsoc.cpp:23: variable-indexed range selection may cause suboptimal QoR.
INFO: [SYNCHK 200-10] 0 error(s), 1 warning(s).
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:02 ; elapsed = 00:00:22 . Memory (MB): peak = 220.117 ; gain = 128.715
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'mabonsoc' (mabonSOC/mabonsoc.cpp:2).
INFO: [HLS 200-489] Unrolling loop 'L1' (mabonSOC/mabonsoc.cpp:26) in function 'mabonsoc' completely with a factor of 16.
INFO: [HLS 200-489] Unrolling loop 'L2' (mabonSOC/mabonsoc.cpp:34) in function 'mabonsoc' completely with a factor of 15.
INFO: [XFORM 203-101] Partitioning array 'UCB.V' (mabonSOC/mabonsoc.cpp:9) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'T.V'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'X.V'  in dimension 1 completely.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (mabonSOC/mabonsoc.cpp:23:18) to (mabonSOC/mabonsoc.cpp:40:5) in function 'mabonsoc'... converting 307 basic blocks.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:05 ; elapsed = 00:00:25 . Memory (MB): peak = 286.762 ; gain = 195.359
WARNING: [XFORM 203-532] Ignored the rewind option for Function 'mabonsoc' (mabonSOC/mabonsoc.cpp:2) as the option is not applicable to function pipelining.
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:09 ; elapsed = 00:00:28 . Memory (MB): peak = 295.973 ; gain = 204.570
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'mabonsoc' ...
WARNING: [SYN 201-107] Renaming port name 'mabonsoc/Out' to 'mabonsoc/Out_r' to avoid the conflict with HDL keywords or other object names.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'mabonsoc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'mabonsoc'.
WARNING: [SCHED 204-68] The II Violation in module 'mabonsoc' (Function: mabonsoc): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1)
   between 'store' operation ('Index_V_write_ln19', mabonSOC/mabonsoc.cpp:19) of variable 'Index_V_new_15', mabonSOC/mabonsoc.cpp:17 on static variable 'Index_V' and 'load' operation ('Index_V_load', mabonSOC/mabonsoc.cpp:14) on static variable 'Index_V'.
WARNING: [SCHED 204-68] The II Violation in module 'mabonsoc' (Function: mabonsoc): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1)
   between 'store' operation ('Index_V_write_ln19', mabonSOC/mabonsoc.cpp:19) of variable 'Index_V_new_15', mabonSOC/mabonsoc.cpp:17 on static variable 'Index_V' and 'load' operation ('Index_V_load', mabonSOC/mabonsoc.cpp:14) on static variable 'Index_V'.
WARNING: [SCHED 204-68] The II Violation in module 'mabonsoc' (Function: mabonsoc): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1)
   between 'store' operation ('Index_V_write_ln19', mabonSOC/mabonsoc.cpp:19) of variable 'Index_V_new_15', mabonSOC/mabonsoc.cpp:17 on static variable 'Index_V' and 'load' operation ('Index_V_load', mabonSOC/mabonsoc.cpp:14) on static variable 'Index_V'.
WARNING: [SCHED 204-68] The II Violation in module 'mabonsoc' (Function: mabonsoc): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1)
   between 'store' operation ('Index_V_write_ln19', mabonSOC/mabonsoc.cpp:19) of variable 'Index_V_new_15', mabonSOC/mabonsoc.cpp:17 on static variable 'Index_V' and 'load' operation ('Index_V_load', mabonSOC/mabonsoc.cpp:14) on static variable 'Index_V'.
WARNING: [SCHED 204-68] The II Violation in module 'mabonsoc' (Function: mabonsoc): Unable to enforce a carried dependence constraint (II = 67, distance = 1, offset = 1)
   between 'store' operation ('T_V_0_write_ln40', mabonSOC/mabonsoc.cpp:40) of variable 'T_V_0_new_2', mabonSOC/mabonsoc.cpp:40 on static variable 'T_V_0' and 'load' operation ('T_V_0_load', mabonSOC/mabonsoc.cpp:29) on static variable 'T_V_0'.
WARNING: [SCHED 204-68] The II Violation in module 'mabonsoc' (Function: mabonsoc): Unable to enforce a carried dependence constraint (II = 68, distance = 1, offset = 1)
   between 'store' operation ('T_V_0_write_ln40', mabonSOC/mabonsoc.cpp:40) of variable 'T_V_0_new_2', mabonSOC/mabonsoc.cpp:40 on static variable 'T_V_0' and 'load' operation ('T_V_0_load', mabonSOC/mabonsoc.cpp:29) on static variable 'T_V_0'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 69, Depth = 105.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 31.881 seconds; current allocated memory: 243.980 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 2.679 seconds; current allocated memory: 264.153 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'mabonsoc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'mabonsoc/Out_r' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mabonsoc/reward' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'mabonsoc' to 's_axilite & ap_ctrl_hs'.
WARNING: [RTGEN 206-101] Register 'Index_V' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'X_V_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'X_V_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'X_V_2' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'X_V_3' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'X_V_4' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'X_V_5' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'X_V_6' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'X_V_7' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'X_V_8' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'X_V_9' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'X_V_10' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'X_V_11' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'X_V_12' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'X_V_13' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'X_V_14' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'X_V_15' is power-on initialization.
WARNING: [RTGEN 206-101] Register 't_V' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'T_V_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'T_V_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'T_V_2' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'T_V_3' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'T_V_4' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'T_V_5' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'T_V_6' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'T_V_7' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'T_V_8' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'T_V_9' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'T_V_10' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'T_V_11' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'T_V_12' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'T_V_13' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'T_V_14' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'T_V_15' is power-on initialization.
INFO: [RTGEN 206-100] Bundling port 'return' and 'reward' to AXI-Lite port BUS_A.
INFO: [SYN 201-210] Renamed object name 'mabonsoc_dsqrt_64ns_64ns_64_31_1' to 'mabonsoc_dsqrt_64bkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'mabonsoc_dlog_64ns_64ns_64_31_full_dsp_1' to 'mabonsoc_dlog_64ncud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'mabonsoc_udiv_18ns_14ns_18_22_1' to 'mabonsoc_udiv_18ndEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'mabonsoc_mux_164_14_1_1' to 'mabonsoc_mux_164_eOg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'mabonsoc_sdiv_32ns_15ns_32_36_1' to 'mabonsoc_sdiv_32nfYi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'mabonsoc_mux_164_15_1_1' to 'mabonsoc_mux_164_g8j' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'mabonsoc_dlog_64ncud': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mabonsoc_dsqrt_64bkb': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mabonsoc_mux_164_eOg': 34 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mabonsoc_mux_164_g8j': 13 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mabonsoc_sdiv_32nfYi': 16 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mabonsoc_udiv_18ndEe': 16 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'mabonsoc'.
INFO: [HLS 200-111]  Elapsed time: 4.549 seconds; current allocated memory: 282.585 MB.
INFO: [RTMG 210-282] Generating pipelined core: 'mabonsoc_udiv_18ndEe_div'
INFO: [RTMG 210-282] Generating pipelined core: 'mabonsoc_sdiv_32nfYi_div'
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:25 ; elapsed = 00:00:49 . Memory (MB): peak = 397.590 ; gain = 306.188
INFO: [VHDL 208-304] Generating VHDL RTL for mabonsoc.
INFO: [VLOG 209-307] Generating Verilog RTL for mabonsoc.
INFO: [HLS 200-112] Total elapsed time: 48.816 seconds; peak allocated memory: 282.585 MB.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg484-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'mabonSOC/mabonsoc.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:01 ; elapsed = 00:00:50 . Memory (MB): peak = 178.383 ; gain = 87.000
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:01 ; elapsed = 00:00:50 . Memory (MB): peak = 178.383 ; gain = 87.000
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:03 ; elapsed = 00:00:53 . Memory (MB): peak = 259.031 ; gain = 167.648
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'log_apfixed_reduce::range_reduce<ap_fixed<29, 7, (ap_q_mode)5, (ap_o_mode)3, 0>, 4, 4, 24, 15>' into 'log_apfixed_reduce::log_traits<2>::range_reduction<24>' (E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_log_apfixed.h:252) automatically.
INFO: [XFORM 203-602] Inlining function 'log_apfixed_reduce::log_traits<2>::range_reduction<24>' into 'log_apfixed_reduce::log<28, 15>' (E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_log_apfixed.h:771) automatically.
INFO: [XFORM 203-602] Inlining function 'log_apfixed_reduce::log<27, 14>' into 'hls::log<27, 14>' (E:/xilinx/Vivado/2019.1/common/technology/autopilot\hls_math.h:1200) automatically.
INFO: [XFORM 203-602] Inlining function 'sqrt_fixed<27, 14>' into 'hls::sqrt<27, 14>' (E:/xilinx/Vivado/2019.1/common/technology/autopilot\hls_math.h:1272) automatically.
INFO: [XFORM 203-602] Inlining function 'hls::log<27, 14>' into 'mabonsoc' (mabonSOC/mabonsoc.cpp:22) automatically.
INFO: [XFORM 203-602] Inlining function 'hls::sqrt<27, 14>' into 'mabonsoc' (mabonSOC/mabonsoc.cpp:28) automatically.
WARNING: [SYNCHK 200-23] E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_sqrt_apfixed.h:272: variable-indexed range selection may cause suboptimal QoR.
INFO: [SYNCHK 200-10] 0 error(s), 1 warning(s).
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:04 ; elapsed = 00:00:54 . Memory (MB): peak = 314.637 ; gain = 223.254
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'sqrt_fixed<28, 15>' (E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_sqrt_apfixed.h:44:36).
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'log_apfixed_reduce::log<28, 15>' (E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_log_apfixed.h:500:9).
INFO: [HLS 200-489] Unrolling loop 'Loop-1' (E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_sqrt_apfixed.h:267) in function 'sqrt_fixed<28, 15>' completely with a factor of 8.
INFO: [HLS 200-489] Unrolling loop 'Loop-2' (E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_sqrt_apfixed.h:295) in function 'sqrt_fixed<28, 15>' completely with a factor of 14.
INFO: [HLS 200-489] Unrolling loop 'Loop-1' (E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_log_apfixed.h:729) in function 'log_apfixed_reduce::log<28, 15>' completely with a factor of 28.
INFO: [XFORM 203-101] Partitioning array 'UCB.V' (mabonSOC/mabonsoc.cpp:9) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'T.V'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'X.V'  in dimension 1 completely.
INFO: [XFORM 203-602] Inlining function 'log_apfixed_reduce::range_reduce<ap_fixed<29, 7, (ap_q_mode)5, (ap_o_mode)3, 0>, 4, 4, 24, 15>' into 'log_apfixed_reduce::log_traits<2>::range_reduction<24>' (E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_log_apfixed.h:252) automatically.
INFO: [XFORM 203-602] Inlining function 'log_apfixed_reduce::log_traits<2>::range_reduction<24>' into 'log_apfixed_reduce::log<28, 15>' (E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_log_apfixed.h:771) automatically.
INFO: [XFORM 203-602] Inlining function 'log_apfixed_reduce::log<27, 14>' into 'hls::log<27, 14>' (E:/xilinx/Vivado/2019.1/common/technology/autopilot\hls_math.h:1200) automatically.
INFO: [XFORM 203-602] Inlining function 'sqrt_fixed<27, 14>' into 'hls::sqrt<27, 14>' (E:/xilinx/Vivado/2019.1/common/technology/autopilot\hls_math.h:1272) automatically.
INFO: [XFORM 203-602] Inlining function 'hls::log<27, 14>' into 'mabonsoc' (mabonSOC/mabonsoc.cpp:22) automatically.
INFO: [XFORM 203-602] Inlining function 'hls::sqrt<27, 14>' into 'mabonsoc' (mabonSOC/mabonsoc.cpp:28) automatically.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock to (E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_sqrt_apfixed.h:372:1) in function 'sqrt_fixed<28, 15>'... converting 111 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_log_apfixed.h:727:44) to (E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_log_apfixed.h:747:17) in function 'log_apfixed_reduce::log<28, 15>'... converting 29 basic blocks.
INFO: [XFORM 203-11] Balancing expressions in function 'log_apfixed_reduce::log<28, 15>' (E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_log_apfixed.h:178:90)...3 expression(s) balanced.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:06 ; elapsed = 00:00:56 . Memory (MB): peak = 409.746 ; gain = 318.363
WARNING: [XFORM 203-631] Renaming function 'log_apfixed_reduce::log<28, 15>' to 'log<28, 15>' (E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_log_apfixed.h:178:90)
WARNING: [XFORM 203-532] Unable to perform loop rewinding: Function 'mabonsoc' (mabonSOC/mabonsoc.cpp:2) contains multiple loops.
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:07 ; elapsed = 00:00:58 . Memory (MB): peak = 436.395 ; gain = 345.012
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'mabonsoc' ...
WARNING: [SYN 201-103] Legalizing function name 'log<28, 15>' to 'log_28_15_s'.
WARNING: [SYN 201-103] Legalizing function name 'sqrt_fixed<28, 15>' to 'sqrt_fixed_28_15_s'.
WARNING: [SYN 201-107] Renaming port name 'mabonsoc/Out' to 'mabonsoc/Out_r' to avoid the conflict with HDL keywords or other object names.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'log_28_15_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'log<28, 15>'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 7.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 58.211 seconds; current allocated memory: 373.066 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.328 seconds; current allocated memory: 374.260 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'sqrt_fixed_28_15_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'sqrt_fixed<28, 15>'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 11.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.719 seconds; current allocated memory: 375.382 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.409 seconds; current allocated memory: 376.898 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'mabonsoc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'L1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 36.
INFO: [SCHED 204-61] Pipelining loop 'L2'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.714 seconds; current allocated memory: 378.226 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.61 seconds; current allocated memory: 380.510 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'log_28_15_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'log_28_15_s_log_apfixed_reduce_3' to 'log_28_15_s_log_abkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'log_28_15_s_log_apfixed_reduce_2' to 'log_28_15_s_log_acud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'log_28_15_s_log_apfixed_reduce_s' to 'log_28_15_s_log_adEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'mabonsoc_mac_mulsub_24ns_4ns_29ns_29_1_1' to 'mabonsoc_mac_mulseOg' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'mabonsoc_mac_mulseOg': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'log_28_15_s'.
INFO: [HLS 200-111]  Elapsed time: 0.805 seconds; current allocated memory: 383.085 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'sqrt_fixed_28_15_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'sqrt_fixed_28_15_s'.
INFO: [HLS 200-111]  Elapsed time: 1.124 seconds; current allocated memory: 386.321 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'mabonsoc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'mabonsoc/Out_r' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mabonsoc/reward' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'mabonsoc' to 's_axilite & ap_ctrl_hs'.
WARNING: [RTGEN 206-101] Register 'Index_V' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'X_V_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'X_V_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'X_V_2' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'X_V_3' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'X_V_4' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'X_V_5' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'X_V_6' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'X_V_7' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'X_V_8' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'X_V_9' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'X_V_10' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'X_V_11' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'X_V_12' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'X_V_13' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'X_V_14' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'X_V_15' is power-on initialization.
WARNING: [RTGEN 206-101] Register 't_V' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'T_V_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'T_V_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'T_V_2' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'T_V_3' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'T_V_4' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'T_V_5' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'T_V_6' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'T_V_7' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'T_V_8' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'T_V_9' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'T_V_10' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'T_V_11' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'T_V_12' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'T_V_13' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'T_V_14' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'T_V_15' is power-on initialization.
INFO: [RTGEN 206-100] Bundling port 'return', 'Out_r' and 'reward' to AXI-Lite port BUS_A.
INFO: [SYN 201-210] Renamed object name 'mabonsoc_mux_164_14_1_1' to 'mabonsoc_mux_164_fYi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'mabonsoc_sdiv_32ns_15ns_32_36_1' to 'mabonsoc_sdiv_32ng8j' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'mabonsoc_udiv_18ns_14ns_18_22_1' to 'mabonsoc_udiv_18nhbi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'mabonsoc_mux_164_15_1_1' to 'mabonsoc_mux_164_ibs' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'mabonsoc_mux_164_fYi': 4 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mabonsoc_mux_164_ibs': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mabonsoc_sdiv_32ng8j': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mabonsoc_udiv_18nhbi': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'mabonsoc'.
INFO: [HLS 200-111]  Elapsed time: 2.257 seconds; current allocated memory: 389.430 MB.
INFO: [RTMG 210-279] Implementing memory 'log_28_15_s_log_abkb_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'log_28_15_s_log_acud_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'log_28_15_s_log_adEe_rom' using distributed ROMs.
INFO: [RTMG 210-282] Generating pipelined core: 'mabonsoc_sdiv_32ng8j_div'
INFO: [RTMG 210-282] Generating pipelined core: 'mabonsoc_udiv_18nhbi_div'
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:15 ; elapsed = 00:01:08 . Memory (MB): peak = 480.207 ; gain = 388.824
INFO: [VHDL 208-304] Generating VHDL RTL for mabonsoc.
INFO: [VLOG 209-307] Generating Verilog RTL for mabonsoc.
INFO: [HLS 200-112] Total elapsed time: 68.293 seconds; peak allocated memory: 389.430 MB.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg484-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'mabonSOC/mabonsoc.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:01 ; elapsed = 00:00:50 . Memory (MB): peak = 178.848 ; gain = 87.512
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:01 ; elapsed = 00:00:50 . Memory (MB): peak = 178.848 ; gain = 87.512
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:03 ; elapsed = 00:00:53 . Memory (MB): peak = 258.563 ; gain = 167.227
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'log_apfixed_reduce::range_reduce<ap_fixed<29, 7, (ap_q_mode)5, (ap_o_mode)3, 0>, 4, 4, 24, 15>' into 'log_apfixed_reduce::log_traits<2>::range_reduction<24>' (E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_log_apfixed.h:252) automatically.
INFO: [XFORM 203-602] Inlining function 'log_apfixed_reduce::log_traits<2>::range_reduction<24>' into 'log_apfixed_reduce::log<28, 15>' (E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_log_apfixed.h:771) automatically.
INFO: [XFORM 203-602] Inlining function 'log_apfixed_reduce::log<27, 14>' into 'hls::log<27, 14>' (E:/xilinx/Vivado/2019.1/common/technology/autopilot\hls_math.h:1200) automatically.
INFO: [XFORM 203-602] Inlining function 'sqrt_fixed<27, 14>' into 'hls::sqrt<27, 14>' (E:/xilinx/Vivado/2019.1/common/technology/autopilot\hls_math.h:1272) automatically.
INFO: [XFORM 203-602] Inlining function 'hls::log<27, 14>' into 'mabonsoc' (mabonSOC/mabonsoc.cpp:22) automatically.
INFO: [XFORM 203-602] Inlining function 'hls::sqrt<27, 14>' into 'mabonsoc' (mabonSOC/mabonsoc.cpp:28) automatically.
WARNING: [SYNCHK 200-23] E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_sqrt_apfixed.h:272: variable-indexed range selection may cause suboptimal QoR.
INFO: [SYNCHK 200-10] 0 error(s), 1 warning(s).
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:04 ; elapsed = 00:00:54 . Memory (MB): peak = 314.559 ; gain = 223.223
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'sqrt_fixed<28, 15>' (E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_sqrt_apfixed.h:44:36).
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'log_apfixed_reduce::log<28, 15>' (E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_log_apfixed.h:500:9).
INFO: [HLS 200-489] Unrolling loop 'Loop-1' (E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_sqrt_apfixed.h:267) in function 'sqrt_fixed<28, 15>' completely with a factor of 8.
INFO: [HLS 200-489] Unrolling loop 'Loop-2' (E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_sqrt_apfixed.h:295) in function 'sqrt_fixed<28, 15>' completely with a factor of 14.
INFO: [XFORM 203-501] Unrolling loop 'L1' (mabonSOC/mabonsoc.cpp:25) in function 'mabonsoc' partially with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'Loop-1' (E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_log_apfixed.h:729) in function 'log_apfixed_reduce::log<28, 15>' completely with a factor of 28.
INFO: [XFORM 203-101] Partitioning array 'UCB.V' (mabonSOC/mabonsoc.cpp:9) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'T.V'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'X.V'  in dimension 1 completely.
INFO: [XFORM 203-602] Inlining function 'log_apfixed_reduce::range_reduce<ap_fixed<29, 7, (ap_q_mode)5, (ap_o_mode)3, 0>, 4, 4, 24, 15>' into 'log_apfixed_reduce::log_traits<2>::range_reduction<24>' (E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_log_apfixed.h:252) automatically.
INFO: [XFORM 203-602] Inlining function 'log_apfixed_reduce::log_traits<2>::range_reduction<24>' into 'log_apfixed_reduce::log<28, 15>' (E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_log_apfixed.h:771) automatically.
INFO: [XFORM 203-602] Inlining function 'log_apfixed_reduce::log<27, 14>' into 'hls::log<27, 14>' (E:/xilinx/Vivado/2019.1/common/technology/autopilot\hls_math.h:1200) automatically.
INFO: [XFORM 203-602] Inlining function 'sqrt_fixed<27, 14>' into 'hls::sqrt<27, 14>' (E:/xilinx/Vivado/2019.1/common/technology/autopilot\hls_math.h:1272) automatically.
INFO: [XFORM 203-602] Inlining function 'hls::log<27, 14>' into 'mabonsoc' (mabonSOC/mabonsoc.cpp:22) automatically.
INFO: [XFORM 203-602] Inlining function 'hls::sqrt<27, 14>' into 'mabonsoc' (mabonSOC/mabonsoc.cpp:28) automatically.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock to (E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_sqrt_apfixed.h:372:1) in function 'sqrt_fixed<28, 15>'... converting 111 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_log_apfixed.h:727:44) to (E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_log_apfixed.h:747:17) in function 'log_apfixed_reduce::log<28, 15>'... converting 29 basic blocks.
INFO: [XFORM 203-11] Balancing expressions in function 'log_apfixed_reduce::log<28, 15>' (E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_log_apfixed.h:178:90)...3 expression(s) balanced.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:06 ; elapsed = 00:00:56 . Memory (MB): peak = 408.359 ; gain = 317.023
WARNING: [XFORM 203-631] Renaming function 'log_apfixed_reduce::log<28, 15>' to 'log<28, 15>' (E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_log_apfixed.h:178:90)
WARNING: [XFORM 203-532] Unable to perform loop rewinding: Function 'mabonsoc' (mabonSOC/mabonsoc.cpp:2) contains multiple loops.
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:08 ; elapsed = 00:00:58 . Memory (MB): peak = 437.816 ; gain = 346.480
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'mabonsoc' ...
WARNING: [SYN 201-103] Legalizing function name 'log<28, 15>' to 'log_28_15_s'.
WARNING: [SYN 201-103] Legalizing function name 'sqrt_fixed<28, 15>' to 'sqrt_fixed_28_15_s'.
WARNING: [SYN 201-107] Renaming port name 'mabonsoc/Out' to 'mabonsoc/Out_r' to avoid the conflict with HDL keywords or other object names.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'log_28_15_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'log<28, 15>'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 7.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 58.524 seconds; current allocated memory: 374.256 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.329 seconds; current allocated memory: 375.450 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'sqrt_fixed_28_15_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'sqrt_fixed<28, 15>'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 11.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.725 seconds; current allocated memory: 376.570 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.424 seconds; current allocated memory: 378.088 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'mabonsoc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'L1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 37.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.817 seconds; current allocated memory: 380.295 MB.
INFO: [HLS 200-434] Only 1 loops out of a total 2 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 1.08 seconds; current allocated memory: 385.756 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'log_28_15_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'log_28_15_s_log_apfixed_reduce_3' to 'log_28_15_s_log_abkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'log_28_15_s_log_apfixed_reduce_2' to 'log_28_15_s_log_acud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'log_28_15_s_log_apfixed_reduce_s' to 'log_28_15_s_log_adEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'mabonsoc_mac_mulsub_24ns_4ns_29ns_29_1_1' to 'mabonsoc_mac_mulseOg' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'mabonsoc_mac_mulseOg': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'log_28_15_s'.
INFO: [HLS 200-111]  Elapsed time: 1.764 seconds; current allocated memory: 389.274 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'sqrt_fixed_28_15_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'sqrt_fixed_28_15_s'.
INFO: [HLS 200-111]  Elapsed time: 1.125 seconds; current allocated memory: 392.559 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'mabonsoc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'mabonsoc/Out_r' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mabonsoc/reward' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'mabonsoc' to 's_axilite & ap_ctrl_hs'.
WARNING: [RTGEN 206-101] Register 'Index_V' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'X_V_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'X_V_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'X_V_2' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'X_V_3' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'X_V_4' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'X_V_5' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'X_V_6' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'X_V_7' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'X_V_8' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'X_V_9' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'X_V_10' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'X_V_11' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'X_V_12' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'X_V_13' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'X_V_14' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'X_V_15' is power-on initialization.
WARNING: [RTGEN 206-101] Register 't_V' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'T_V_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'T_V_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'T_V_2' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'T_V_3' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'T_V_4' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'T_V_5' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'T_V_6' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'T_V_7' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'T_V_8' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'T_V_9' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'T_V_10' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'T_V_11' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'T_V_12' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'T_V_13' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'T_V_14' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'T_V_15' is power-on initialization.
INFO: [RTGEN 206-100] Bundling port 'return', 'Out_r' and 'reward' to AXI-Lite port BUS_A.
INFO: [SYN 201-210] Renamed object name 'mabonsoc_mux_164_14_1_1' to 'mabonsoc_mux_164_fYi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'mabonsoc_sdiv_32ns_15ns_32_36_1' to 'mabonsoc_sdiv_32ng8j' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'mabonsoc_udiv_18ns_14ns_18_22_1' to 'mabonsoc_udiv_18nhbi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'mabonsoc_mux_164_15_1_1' to 'mabonsoc_mux_164_ibs' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'mabonsoc_mux_164_fYi': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mabonsoc_mux_164_ibs': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mabonsoc_sdiv_32ng8j': 4 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mabonsoc_udiv_18nhbi': 4 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'mabonsoc'.
INFO: [HLS 200-111]  Elapsed time: 2.21 seconds; current allocated memory: 396.693 MB.
INFO: [RTMG 210-279] Implementing memory 'log_28_15_s_log_abkb_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'log_28_15_s_log_acud_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'log_28_15_s_log_adEe_rom' using distributed ROMs.
INFO: [RTMG 210-282] Generating pipelined core: 'mabonsoc_sdiv_32ng8j_div'
INFO: [RTMG 210-282] Generating pipelined core: 'mabonsoc_udiv_18nhbi_div'
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:17 ; elapsed = 00:01:11 . Memory (MB): peak = 492.137 ; gain = 400.801
INFO: [VHDL 208-304] Generating VHDL RTL for mabonsoc.
INFO: [VLOG 209-307] Generating Verilog RTL for mabonsoc.
INFO: [HLS 200-112] Total elapsed time: 71.239 seconds; peak allocated memory: 396.693 MB.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg484-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'mabonSOC/mabonsoc.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:01 ; elapsed = 00:00:50 . Memory (MB): peak = 178.633 ; gain = 87.195
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:01 ; elapsed = 00:00:50 . Memory (MB): peak = 178.633 ; gain = 87.195
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:03 ; elapsed = 00:00:53 . Memory (MB): peak = 256.094 ; gain = 164.656
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'log_apfixed_reduce::range_reduce<ap_fixed<29, 7, (ap_q_mode)5, (ap_o_mode)3, 0>, 4, 4, 24, 15>' into 'log_apfixed_reduce::log_traits<2>::range_reduction<24>' (E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_log_apfixed.h:252) automatically.
INFO: [XFORM 203-602] Inlining function 'log_apfixed_reduce::log_traits<2>::range_reduction<24>' into 'log_apfixed_reduce::log<28, 15>' (E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_log_apfixed.h:771) automatically.
INFO: [XFORM 203-602] Inlining function 'log_apfixed_reduce::log<27, 14>' into 'hls::log<27, 14>' (E:/xilinx/Vivado/2019.1/common/technology/autopilot\hls_math.h:1200) automatically.
INFO: [XFORM 203-602] Inlining function 'sqrt_fixed<27, 14>' into 'hls::sqrt<27, 14>' (E:/xilinx/Vivado/2019.1/common/technology/autopilot\hls_math.h:1272) automatically.
INFO: [XFORM 203-602] Inlining function 'hls::log<27, 14>' into 'mabonsoc' (mabonSOC/mabonsoc.cpp:22) automatically.
INFO: [XFORM 203-602] Inlining function 'hls::sqrt<27, 14>' into 'mabonsoc' (mabonSOC/mabonsoc.cpp:28) automatically.
WARNING: [SYNCHK 200-23] E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_sqrt_apfixed.h:272: variable-indexed range selection may cause suboptimal QoR.
INFO: [SYNCHK 200-10] 0 error(s), 1 warning(s).
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:04 ; elapsed = 00:00:54 . Memory (MB): peak = 313.164 ; gain = 221.727
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'sqrt_fixed<28, 15>' (E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_sqrt_apfixed.h:44:36).
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'log_apfixed_reduce::log<28, 15>' (E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_log_apfixed.h:500:9).
INFO: [HLS 200-489] Unrolling loop 'Loop-1' (E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_sqrt_apfixed.h:267) in function 'sqrt_fixed<28, 15>' completely with a factor of 8.
INFO: [HLS 200-489] Unrolling loop 'Loop-2' (E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_sqrt_apfixed.h:295) in function 'sqrt_fixed<28, 15>' completely with a factor of 14.
INFO: [XFORM 203-501] Unrolling loop 'L1' (mabonSOC/mabonsoc.cpp:25) in function 'mabonsoc' partially with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'Loop-1' (E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_log_apfixed.h:729) in function 'log_apfixed_reduce::log<28, 15>' completely with a factor of 28.
INFO: [XFORM 203-101] Partitioning array 'UCB.V' (mabonSOC/mabonsoc.cpp:9) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'T.V'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'X.V'  in dimension 1 completely.
INFO: [XFORM 203-602] Inlining function 'log_apfixed_reduce::range_reduce<ap_fixed<29, 7, (ap_q_mode)5, (ap_o_mode)3, 0>, 4, 4, 24, 15>' into 'log_apfixed_reduce::log_traits<2>::range_reduction<24>' (E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_log_apfixed.h:252) automatically.
INFO: [XFORM 203-602] Inlining function 'log_apfixed_reduce::log_traits<2>::range_reduction<24>' into 'log_apfixed_reduce::log<28, 15>' (E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_log_apfixed.h:771) automatically.
INFO: [XFORM 203-602] Inlining function 'log_apfixed_reduce::log<27, 14>' into 'hls::log<27, 14>' (E:/xilinx/Vivado/2019.1/common/technology/autopilot\hls_math.h:1200) automatically.
INFO: [XFORM 203-602] Inlining function 'sqrt_fixed<27, 14>' into 'hls::sqrt<27, 14>' (E:/xilinx/Vivado/2019.1/common/technology/autopilot\hls_math.h:1272) automatically.
INFO: [XFORM 203-602] Inlining function 'hls::log<27, 14>' into 'mabonsoc' (mabonSOC/mabonsoc.cpp:22) automatically.
INFO: [XFORM 203-602] Inlining function 'hls::sqrt<27, 14>' into 'mabonsoc' (mabonSOC/mabonsoc.cpp:28) automatically.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock to (E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_sqrt_apfixed.h:372:1) in function 'sqrt_fixed<28, 15>'... converting 111 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_log_apfixed.h:727:44) to (E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_log_apfixed.h:747:17) in function 'log_apfixed_reduce::log<28, 15>'... converting 29 basic blocks.
INFO: [XFORM 203-11] Balancing expressions in function 'log_apfixed_reduce::log<28, 15>' (E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_log_apfixed.h:178:90)...3 expression(s) balanced.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:06 ; elapsed = 00:00:56 . Memory (MB): peak = 408.676 ; gain = 317.238
WARNING: [XFORM 203-631] Renaming function 'log_apfixed_reduce::log<28, 15>' to 'log<28, 15>' (E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_log_apfixed.h:178:90)
WARNING: [XFORM 203-532] Unable to perform loop rewinding: Function 'mabonsoc' (mabonSOC/mabonsoc.cpp:2) contains multiple loops.
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:08 ; elapsed = 00:00:58 . Memory (MB): peak = 437.746 ; gain = 346.309
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'mabonsoc' ...
WARNING: [SYN 201-103] Legalizing function name 'log<28, 15>' to 'log_28_15_s'.
WARNING: [SYN 201-103] Legalizing function name 'sqrt_fixed<28, 15>' to 'sqrt_fixed_28_15_s'.
WARNING: [SYN 201-107] Renaming port name 'mabonsoc/Out' to 'mabonsoc/Out_r' to avoid the conflict with HDL keywords or other object names.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'log_28_15_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'log<28, 15>'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 7.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 58.506 seconds; current allocated memory: 373.975 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.324 seconds; current allocated memory: 375.169 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'sqrt_fixed_28_15_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'sqrt_fixed<28, 15>'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 11.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.726 seconds; current allocated memory: 376.288 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.41 seconds; current allocated memory: 377.807 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'mabonsoc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'L1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 36.
INFO: [SCHED 204-61] Pipelining loop 'L2'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.799 seconds; current allocated memory: 379.798 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 1.03 seconds; current allocated memory: 384.135 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'log_28_15_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'log_28_15_s_log_apfixed_reduce_3' to 'log_28_15_s_log_abkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'log_28_15_s_log_apfixed_reduce_2' to 'log_28_15_s_log_acud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'log_28_15_s_log_apfixed_reduce_s' to 'log_28_15_s_log_adEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'mabonsoc_mac_mulsub_24ns_4ns_29ns_29_1_1' to 'mabonsoc_mac_mulseOg' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'mabonsoc_mac_mulseOg': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'log_28_15_s'.
INFO: [HLS 200-111]  Elapsed time: 1.736 seconds; current allocated memory: 387.583 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'sqrt_fixed_28_15_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'sqrt_fixed_28_15_s'.
INFO: [HLS 200-111]  Elapsed time: 1.116 seconds; current allocated memory: 390.868 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'mabonsoc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'mabonsoc/Out_r' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mabonsoc/reward' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'mabonsoc' to 's_axilite & ap_ctrl_hs'.
WARNING: [RTGEN 206-101] Register 'Index_V' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'X_V_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'X_V_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'X_V_2' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'X_V_3' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'X_V_4' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'X_V_5' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'X_V_6' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'X_V_7' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'X_V_8' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'X_V_9' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'X_V_10' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'X_V_11' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'X_V_12' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'X_V_13' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'X_V_14' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'X_V_15' is power-on initialization.
WARNING: [RTGEN 206-101] Register 't_V' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'T_V_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'T_V_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'T_V_2' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'T_V_3' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'T_V_4' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'T_V_5' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'T_V_6' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'T_V_7' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'T_V_8' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'T_V_9' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'T_V_10' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'T_V_11' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'T_V_12' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'T_V_13' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'T_V_14' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'T_V_15' is power-on initialization.
INFO: [RTGEN 206-100] Bundling port 'return', 'Out_r' and 'reward' to AXI-Lite port BUS_A.
INFO: [SYN 201-210] Renamed object name 'mabonsoc_mux_164_14_1_1' to 'mabonsoc_mux_164_fYi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'mabonsoc_sdiv_32ns_15ns_32_36_1' to 'mabonsoc_sdiv_32ng8j' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'mabonsoc_udiv_18ns_14ns_18_22_1' to 'mabonsoc_udiv_18nhbi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'mabonsoc_mux_164_15_1_1' to 'mabonsoc_mux_164_ibs' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'mabonsoc_mux_164_fYi': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mabonsoc_mux_164_ibs': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mabonsoc_sdiv_32ng8j': 4 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mabonsoc_udiv_18nhbi': 4 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'mabonsoc'.
INFO: [HLS 200-111]  Elapsed time: 2.208 seconds; current allocated memory: 394.901 MB.
INFO: [RTMG 210-279] Implementing memory 'log_28_15_s_log_abkb_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'log_28_15_s_log_acud_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'log_28_15_s_log_adEe_rom' using distributed ROMs.
INFO: [RTMG 210-282] Generating pipelined core: 'mabonsoc_sdiv_32ng8j_div'
INFO: [RTMG 210-282] Generating pipelined core: 'mabonsoc_udiv_18nhbi_div'
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:17 ; elapsed = 00:01:11 . Memory (MB): peak = 489.543 ; gain = 398.105
INFO: [VHDL 208-304] Generating VHDL RTL for mabonsoc.
INFO: [VLOG 209-307] Generating Verilog RTL for mabonsoc.
INFO: [HLS 200-112] Total elapsed time: 70.906 seconds; peak allocated memory: 394.901 MB.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg484-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'mabonSOC/mabonsoc.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:01 ; elapsed = 00:00:50 . Memory (MB): peak = 178.582 ; gain = 87.207
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:01 ; elapsed = 00:00:50 . Memory (MB): peak = 178.582 ; gain = 87.207
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:03 ; elapsed = 00:00:53 . Memory (MB): peak = 257.992 ; gain = 166.617
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'log_apfixed_reduce::range_reduce<ap_fixed<29, 7, (ap_q_mode)5, (ap_o_mode)3, 0>, 4, 4, 24, 15>' into 'log_apfixed_reduce::log_traits<2>::range_reduction<24>' (E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_log_apfixed.h:252) automatically.
INFO: [XFORM 203-602] Inlining function 'log_apfixed_reduce::log_traits<2>::range_reduction<24>' into 'log_apfixed_reduce::log<28, 15>' (E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_log_apfixed.h:771) automatically.
INFO: [XFORM 203-602] Inlining function 'log_apfixed_reduce::log<27, 14>' into 'hls::log<27, 14>' (E:/xilinx/Vivado/2019.1/common/technology/autopilot\hls_math.h:1200) automatically.
INFO: [XFORM 203-602] Inlining function 'sqrt_fixed<27, 14>' into 'hls::sqrt<27, 14>' (E:/xilinx/Vivado/2019.1/common/technology/autopilot\hls_math.h:1272) automatically.
INFO: [XFORM 203-602] Inlining function 'hls::log<27, 14>' into 'mabonsoc' (mabonSOC/mabonsoc.cpp:22) automatically.
INFO: [XFORM 203-602] Inlining function 'hls::sqrt<27, 14>' into 'mabonsoc' (mabonSOC/mabonsoc.cpp:28) automatically.
WARNING: [SYNCHK 200-23] E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_sqrt_apfixed.h:272: variable-indexed range selection may cause suboptimal QoR.
INFO: [SYNCHK 200-10] 0 error(s), 1 warning(s).
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:04 ; elapsed = 00:00:54 . Memory (MB): peak = 314.449 ; gain = 223.074
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'sqrt_fixed<28, 15>' (E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_sqrt_apfixed.h:44:36).
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'log_apfixed_reduce::log<28, 15>' (E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_log_apfixed.h:500:9).
INFO: [HLS 200-489] Unrolling loop 'Loop-1' (E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_sqrt_apfixed.h:267) in function 'sqrt_fixed<28, 15>' completely with a factor of 8.
INFO: [HLS 200-489] Unrolling loop 'Loop-2' (E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_sqrt_apfixed.h:295) in function 'sqrt_fixed<28, 15>' completely with a factor of 14.
INFO: [XFORM 203-501] Unrolling loop 'L1' (mabonSOC/mabonsoc.cpp:25) in function 'mabonsoc' partially with a factor of 8.
INFO: [HLS 200-489] Unrolling loop 'Loop-1' (E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_log_apfixed.h:729) in function 'log_apfixed_reduce::log<28, 15>' completely with a factor of 28.
INFO: [XFORM 203-101] Partitioning array 'UCB.V' (mabonSOC/mabonsoc.cpp:9) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'T.V'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'X.V'  in dimension 1 completely.
INFO: [XFORM 203-602] Inlining function 'log_apfixed_reduce::range_reduce<ap_fixed<29, 7, (ap_q_mode)5, (ap_o_mode)3, 0>, 4, 4, 24, 15>' into 'log_apfixed_reduce::log_traits<2>::range_reduction<24>' (E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_log_apfixed.h:252) automatically.
INFO: [XFORM 203-602] Inlining function 'log_apfixed_reduce::log_traits<2>::range_reduction<24>' into 'log_apfixed_reduce::log<28, 15>' (E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_log_apfixed.h:771) automatically.
INFO: [XFORM 203-602] Inlining function 'log_apfixed_reduce::log<27, 14>' into 'hls::log<27, 14>' (E:/xilinx/Vivado/2019.1/common/technology/autopilot\hls_math.h:1200) automatically.
INFO: [XFORM 203-602] Inlining function 'sqrt_fixed<27, 14>' into 'hls::sqrt<27, 14>' (E:/xilinx/Vivado/2019.1/common/technology/autopilot\hls_math.h:1272) automatically.
INFO: [XFORM 203-602] Inlining function 'hls::log<27, 14>' into 'mabonsoc' (mabonSOC/mabonsoc.cpp:22) automatically.
INFO: [XFORM 203-602] Inlining function 'hls::sqrt<27, 14>' into 'mabonsoc' (mabonSOC/mabonsoc.cpp:28) automatically.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock to (E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_sqrt_apfixed.h:372:1) in function 'sqrt_fixed<28, 15>'... converting 111 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (mabonSOC/mabonsoc.cpp:25:28) to (mabonSOC/mabonsoc.cpp:25:23) in function 'mabonsoc'... converting 25 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_log_apfixed.h:727:44) to (E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_log_apfixed.h:747:17) in function 'log_apfixed_reduce::log<28, 15>'... converting 29 basic blocks.
INFO: [XFORM 203-11] Balancing expressions in function 'log_apfixed_reduce::log<28, 15>' (E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_log_apfixed.h:178:90)...3 expression(s) balanced.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:06 ; elapsed = 00:00:56 . Memory (MB): peak = 409.012 ; gain = 317.637
WARNING: [XFORM 203-631] Renaming function 'log_apfixed_reduce::log<28, 15>' to 'log<28, 15>' (E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_log_apfixed.h:178:90)
WARNING: [XFORM 203-532] Unable to perform loop rewinding: Function 'mabonsoc' (mabonSOC/mabonsoc.cpp:2) contains multiple loops.
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:08 ; elapsed = 00:00:58 . Memory (MB): peak = 436.691 ; gain = 345.316
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'mabonsoc' ...
WARNING: [SYN 201-103] Legalizing function name 'log<28, 15>' to 'log_28_15_s'.
WARNING: [SYN 201-103] Legalizing function name 'sqrt_fixed<28, 15>' to 'sqrt_fixed_28_15_s'.
WARNING: [SYN 201-107] Renaming port name 'mabonsoc/Out' to 'mabonsoc/Out_r' to avoid the conflict with HDL keywords or other object names.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'log_28_15_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'log<28, 15>'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 7.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 58.465 seconds; current allocated memory: 373.313 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.326 seconds; current allocated memory: 374.508 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'sqrt_fixed_28_15_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'sqrt_fixed<28, 15>'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 11.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.726 seconds; current allocated memory: 375.627 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.414 seconds; current allocated memory: 377.145 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'mabonsoc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'L1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 36.
INFO: [SCHED 204-61] Pipelining loop 'L2'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.77 seconds; current allocated memory: 378.956 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 1.471 seconds; current allocated memory: 382.585 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'log_28_15_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'log_28_15_s_log_apfixed_reduce_3' to 'log_28_15_s_log_abkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'log_28_15_s_log_apfixed_reduce_2' to 'log_28_15_s_log_acud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'log_28_15_s_log_apfixed_reduce_s' to 'log_28_15_s_log_adEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'mabonsoc_mac_mulsub_24ns_4ns_29ns_29_1_1' to 'mabonsoc_mac_mulseOg' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'mabonsoc_mac_mulseOg': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'log_28_15_s'.
INFO: [HLS 200-111]  Elapsed time: 2.845 seconds; current allocated memory: 387.265 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'sqrt_fixed_28_15_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'sqrt_fixed_28_15_s'.
INFO: [HLS 200-111]  Elapsed time: 1.098 seconds; current allocated memory: 390.559 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'mabonsoc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'mabonsoc/Out_r' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mabonsoc/reward' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'mabonsoc' to 's_axilite & ap_ctrl_hs'.
WARNING: [RTGEN 206-101] Register 'Index_V' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'X_V_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'X_V_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'X_V_2' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'X_V_3' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'X_V_4' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'X_V_5' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'X_V_6' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'X_V_7' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'X_V_8' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'X_V_9' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'X_V_10' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'X_V_11' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'X_V_12' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'X_V_13' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'X_V_14' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'X_V_15' is power-on initialization.
WARNING: [RTGEN 206-101] Register 't_V' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'T_V_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'T_V_8' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'T_V_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'T_V_9' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'T_V_2' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'T_V_10' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'T_V_3' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'T_V_11' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'T_V_4' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'T_V_12' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'T_V_5' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'T_V_13' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'T_V_6' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'T_V_14' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'T_V_7' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'T_V_15' is power-on initialization.
INFO: [RTGEN 206-100] Bundling port 'return', 'Out_r' and 'reward' to AXI-Lite port BUS_A.
INFO: [SYN 201-210] Renamed object name 'mabonsoc_mux_164_14_1_1' to 'mabonsoc_mux_164_fYi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'mabonsoc_sdiv_32ns_15ns_32_36_1' to 'mabonsoc_sdiv_32ng8j' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'mabonsoc_udiv_18ns_14ns_18_22_1' to 'mabonsoc_udiv_18nhbi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'mabonsoc_mux_164_15_1_1' to 'mabonsoc_mux_164_ibs' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'mabonsoc_mux_164_fYi': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mabonsoc_mux_164_ibs': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mabonsoc_sdiv_32ng8j': 8 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mabonsoc_udiv_18nhbi': 8 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'mabonsoc'.
INFO: [HLS 200-111]  Elapsed time: 2.208 seconds; current allocated memory: 395.684 MB.
INFO: [RTMG 210-279] Implementing memory 'log_28_15_s_log_abkb_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'log_28_15_s_log_acud_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'log_28_15_s_log_adEe_rom' using distributed ROMs.
INFO: [RTMG 210-282] Generating pipelined core: 'mabonsoc_sdiv_32ng8j_div'
INFO: [RTMG 210-282] Generating pipelined core: 'mabonsoc_udiv_18nhbi_div'
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:20 ; elapsed = 00:01:14 . Memory (MB): peak = 491.293 ; gain = 399.918
INFO: [VHDL 208-304] Generating VHDL RTL for mabonsoc.
INFO: [VLOG 209-307] Generating Verilog RTL for mabonsoc.
INFO: [HLS 200-112] Total elapsed time: 73.685 seconds; peak allocated memory: 395.684 MB.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg484-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'mabonSOC/mabonsoc.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:01 ; elapsed = 00:00:50 . Memory (MB): peak = 178.957 ; gain = 87.621
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:01 ; elapsed = 00:00:50 . Memory (MB): peak = 178.957 ; gain = 87.621
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:03 ; elapsed = 00:00:53 . Memory (MB): peak = 258.082 ; gain = 166.746
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'log_apfixed_reduce::range_reduce<ap_fixed<29, 7, (ap_q_mode)5, (ap_o_mode)3, 0>, 4, 4, 24, 15>' into 'log_apfixed_reduce::log_traits<2>::range_reduction<24>' (E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_log_apfixed.h:252) automatically.
INFO: [XFORM 203-602] Inlining function 'log_apfixed_reduce::log_traits<2>::range_reduction<24>' into 'log_apfixed_reduce::log<33, 15>' (E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_log_apfixed.h:771) automatically.
INFO: [XFORM 203-602] Inlining function 'log_apfixed_reduce::log<32, 14>' into 'hls::log<32, 14>' (E:/xilinx/Vivado/2019.1/common/technology/autopilot\hls_math.h:1200) automatically.
INFO: [XFORM 203-602] Inlining function 'sqrt_fixed<32, 14>' into 'hls::sqrt<32, 14>' (E:/xilinx/Vivado/2019.1/common/technology/autopilot\hls_math.h:1272) automatically.
INFO: [XFORM 203-602] Inlining function 'hls::log<32, 14>' into 'mabonsoc' (mabonSOC/mabonsoc.cpp:22) automatically.
INFO: [XFORM 203-602] Inlining function 'hls::sqrt<32, 14>' into 'mabonsoc' (mabonSOC/mabonsoc.cpp:28) automatically.
WARNING: [SYNCHK 200-23] E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_sqrt_apfixed.h:272: variable-indexed range selection may cause suboptimal QoR.
INFO: [SYNCHK 200-10] 0 error(s), 1 warning(s).
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:04 ; elapsed = 00:00:54 . Memory (MB): peak = 313.324 ; gain = 221.988
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'sqrt_fixed<33, 15>' (E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_sqrt_apfixed.h:44:36).
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'log_apfixed_reduce::log<33, 15>' (E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_log_apfixed.h:500:9).
INFO: [HLS 200-489] Unrolling loop 'Loop-1' (E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_sqrt_apfixed.h:267) in function 'sqrt_fixed<33, 15>' completely with a factor of 8.
INFO: [HLS 200-489] Unrolling loop 'Loop-2' (E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_sqrt_apfixed.h:295) in function 'sqrt_fixed<33, 15>' completely with a factor of 19.
INFO: [XFORM 203-501] Unrolling loop 'L1' (mabonSOC/mabonsoc.cpp:25) in function 'mabonsoc' partially with a factor of 8.
INFO: [HLS 200-489] Unrolling loop 'Loop-1' (E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_log_apfixed.h:729) in function 'log_apfixed_reduce::log<33, 15>' completely with a factor of 33.
INFO: [XFORM 203-101] Partitioning array 'UCB.V' (mabonSOC/mabonsoc.cpp:9) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'T.V'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'X.V'  in dimension 1 completely.
INFO: [XFORM 203-602] Inlining function 'log_apfixed_reduce::range_reduce<ap_fixed<29, 7, (ap_q_mode)5, (ap_o_mode)3, 0>, 4, 4, 24, 15>' into 'log_apfixed_reduce::log_traits<2>::range_reduction<24>' (E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_log_apfixed.h:252) automatically.
INFO: [XFORM 203-602] Inlining function 'log_apfixed_reduce::log_traits<2>::range_reduction<24>' into 'log_apfixed_reduce::log<33, 15>' (E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_log_apfixed.h:771) automatically.
INFO: [XFORM 203-602] Inlining function 'log_apfixed_reduce::log<32, 14>' into 'hls::log<32, 14>' (E:/xilinx/Vivado/2019.1/common/technology/autopilot\hls_math.h:1200) automatically.
INFO: [XFORM 203-602] Inlining function 'sqrt_fixed<32, 14>' into 'hls::sqrt<32, 14>' (E:/xilinx/Vivado/2019.1/common/technology/autopilot\hls_math.h:1272) automatically.
INFO: [XFORM 203-602] Inlining function 'hls::log<32, 14>' into 'mabonsoc' (mabonSOC/mabonsoc.cpp:22) automatically.
INFO: [XFORM 203-602] Inlining function 'hls::sqrt<32, 14>' into 'mabonsoc' (mabonSOC/mabonsoc.cpp:28) automatically.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock to (E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_sqrt_apfixed.h:372:1) in function 'sqrt_fixed<33, 15>'... converting 146 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (mabonSOC/mabonsoc.cpp:25:28) to (mabonSOC/mabonsoc.cpp:25:23) in function 'mabonsoc'... converting 25 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_log_apfixed.h:727:44) to (E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_log_apfixed.h:747:17) in function 'log_apfixed_reduce::log<33, 15>'... converting 34 basic blocks.
INFO: [XFORM 203-11] Balancing expressions in function 'log_apfixed_reduce::log<33, 15>' (E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_log_apfixed.h:178:90)...3 expression(s) balanced.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:06 ; elapsed = 00:00:57 . Memory (MB): peak = 407.500 ; gain = 316.164
WARNING: [XFORM 203-631] Renaming function 'log_apfixed_reduce::log<33, 15>' to 'log<33, 15>' (E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_log_apfixed.h:178:90)
WARNING: [XFORM 203-532] Unable to perform loop rewinding: Function 'mabonsoc' (mabonSOC/mabonsoc.cpp:2) contains multiple loops.
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:08 ; elapsed = 00:00:59 . Memory (MB): peak = 434.441 ; gain = 343.105
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'mabonsoc' ...
WARNING: [SYN 201-103] Legalizing function name 'log<33, 15>' to 'log_33_15_s'.
WARNING: [SYN 201-103] Legalizing function name 'sqrt_fixed<33, 15>' to 'sqrt_fixed_33_15_s'.
WARNING: [SYN 201-107] Renaming port name 'mabonsoc/Out' to 'mabonsoc/Out_r' to avoid the conflict with HDL keywords or other object names.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'log_33_15_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'log<33, 15>'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 7.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 59.067 seconds; current allocated memory: 371.947 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.36 seconds; current allocated memory: 373.256 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'sqrt_fixed_33_15_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'sqrt_fixed<33, 15>'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 15.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.914 seconds; current allocated memory: 374.740 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.516 seconds; current allocated memory: 376.663 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'mabonsoc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'L1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 43.
INFO: [SCHED 204-61] Pipelining loop 'L2'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.943 seconds; current allocated memory: 378.666 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 2.136 seconds; current allocated memory: 382.643 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'log_33_15_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'log_33_15_s_log_apfixed_reduce_3' to 'log_33_15_s_log_abkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'log_33_15_s_log_apfixed_reduce_2' to 'log_33_15_s_log_acud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'log_33_15_s_log_apfixed_reduce_s' to 'log_33_15_s_log_adEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'mabonsoc_mac_mulsub_24ns_4ns_29ns_29_1_1' to 'mabonsoc_mac_mulseOg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'mabonsoc_mul_mul_6s_23ns_28_1_1' to 'mabonsoc_mul_mul_fYi' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'mabonsoc_mac_mulseOg': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mabonsoc_mul_mul_fYi': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'log_33_15_s'.
INFO: [HLS 200-111]  Elapsed time: 3.749 seconds; current allocated memory: 388.329 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'sqrt_fixed_33_15_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'sqrt_fixed_33_15_s'.
INFO: [HLS 200-111]  Elapsed time: 1.348 seconds; current allocated memory: 392.563 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'mabonsoc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'mabonsoc/Out_r' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mabonsoc/reward' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'mabonsoc' to 's_axilite & ap_ctrl_hs'.
WARNING: [RTGEN 206-101] Register 'Index_V' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'X_V_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'X_V_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'X_V_2' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'X_V_3' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'X_V_4' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'X_V_5' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'X_V_6' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'X_V_7' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'X_V_8' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'X_V_9' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'X_V_10' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'X_V_11' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'X_V_12' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'X_V_13' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'X_V_14' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'X_V_15' is power-on initialization.
WARNING: [RTGEN 206-101] Register 't_V' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'T_V_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'T_V_8' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'T_V_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'T_V_9' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'T_V_2' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'T_V_10' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'T_V_3' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'T_V_11' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'T_V_4' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'T_V_12' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'T_V_5' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'T_V_13' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'T_V_6' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'T_V_14' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'T_V_7' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'T_V_15' is power-on initialization.
INFO: [RTGEN 206-100] Bundling port 'return', 'Out_r' and 'reward' to AXI-Lite port BUS_A.
INFO: [SYN 201-210] Renamed object name 'mabonsoc_mux_164_14_1_1' to 'mabonsoc_mux_164_g8j' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'mabonsoc_udiv_23ns_14ns_23_27_1' to 'mabonsoc_udiv_23nhbi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'mabonsoc_sdiv_28s_15ns_15_32_1' to 'mabonsoc_sdiv_28sibs' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'mabonsoc_mux_164_15_1_1' to 'mabonsoc_mux_164_jbC' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'mabonsoc_mux_164_g8j': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mabonsoc_mux_164_jbC': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mabonsoc_sdiv_28sibs': 8 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mabonsoc_udiv_23nhbi': 8 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'mabonsoc'.
INFO: [HLS 200-111]  Elapsed time: 2.665 seconds; current allocated memory: 398.385 MB.
INFO: [RTMG 210-279] Implementing memory 'log_33_15_s_log_abkb_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'log_33_15_s_log_acud_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'log_33_15_s_log_adEe_rom' using distributed ROMs.
INFO: [RTMG 210-282] Generating pipelined core: 'mabonsoc_udiv_23nhbi_div'
INFO: [RTMG 210-282] Generating pipelined core: 'mabonsoc_sdiv_28sibs_div'
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:24 ; elapsed = 00:01:18 . Memory (MB): peak = 498.074 ; gain = 406.738
INFO: [VHDL 208-304] Generating VHDL RTL for mabonsoc.
INFO: [VLOG 209-307] Generating Verilog RTL for mabonsoc.
INFO: [HLS 200-112] Total elapsed time: 78.051 seconds; peak allocated memory: 398.385 MB.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg484-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'mabonSOC/mabonsoc.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:01 ; elapsed = 00:00:50 . Memory (MB): peak = 178.531 ; gain = 87.195
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:01 ; elapsed = 00:00:50 . Memory (MB): peak = 178.531 ; gain = 87.195
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:03 ; elapsed = 00:00:53 . Memory (MB): peak = 258.785 ; gain = 167.449
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'log_apfixed_reduce::range_reduce<ap_fixed<29, 7, (ap_q_mode)5, (ap_o_mode)3, 0>, 4, 4, 24, 15>' into 'log_apfixed_reduce::log_traits<2>::range_reduction<24>' (E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_log_apfixed.h:252) automatically.
INFO: [XFORM 203-602] Inlining function 'log_apfixed_reduce::log_traits<2>::range_reduction<24>' into 'log_apfixed_reduce::log<33, 15>' (E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_log_apfixed.h:771) automatically.
INFO: [XFORM 203-602] Inlining function 'log_apfixed_reduce::log<32, 14>' into 'hls::log<32, 14>' (E:/xilinx/Vivado/2019.1/common/technology/autopilot\hls_math.h:1200) automatically.
INFO: [XFORM 203-602] Inlining function 'sqrt_fixed<32, 14>' into 'hls::sqrt<32, 14>' (E:/xilinx/Vivado/2019.1/common/technology/autopilot\hls_math.h:1272) automatically.
INFO: [XFORM 203-602] Inlining function 'hls::log<32, 14>' into 'mabonsoc' (mabonSOC/mabonsoc.cpp:22) automatically.
INFO: [XFORM 203-602] Inlining function 'hls::sqrt<32, 14>' into 'mabonsoc' (mabonSOC/mabonsoc.cpp:28) automatically.
WARNING: [SYNCHK 200-23] E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_sqrt_apfixed.h:272: variable-indexed range selection may cause suboptimal QoR.
INFO: [SYNCHK 200-10] 0 error(s), 1 warning(s).
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:04 ; elapsed = 00:00:54 . Memory (MB): peak = 312.574 ; gain = 221.238
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'sqrt_fixed<33, 15>' (E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_sqrt_apfixed.h:44:36).
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'log_apfixed_reduce::log<33, 15>' (E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_log_apfixed.h:500:9).
INFO: [HLS 200-489] Unrolling loop 'Loop-1' (E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_sqrt_apfixed.h:267) in function 'sqrt_fixed<33, 15>' completely with a factor of 8.
INFO: [HLS 200-489] Unrolling loop 'Loop-2' (E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_sqrt_apfixed.h:295) in function 'sqrt_fixed<33, 15>' completely with a factor of 19.
INFO: [XFORM 203-501] Unrolling loop 'L1' (mabonSOC/mabonsoc.cpp:25) in function 'mabonsoc' partially with a factor of 8.
INFO: [HLS 200-489] Unrolling loop 'Loop-1' (E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_log_apfixed.h:729) in function 'log_apfixed_reduce::log<33, 15>' completely with a factor of 33.
INFO: [XFORM 203-101] Partitioning array 'UCB.V' (mabonSOC/mabonsoc.cpp:9) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'T.V'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'X.V'  in dimension 1 completely.
INFO: [XFORM 203-602] Inlining function 'log_apfixed_reduce::range_reduce<ap_fixed<29, 7, (ap_q_mode)5, (ap_o_mode)3, 0>, 4, 4, 24, 15>' into 'log_apfixed_reduce::log_traits<2>::range_reduction<24>' (E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_log_apfixed.h:252) automatically.
INFO: [XFORM 203-602] Inlining function 'log_apfixed_reduce::log_traits<2>::range_reduction<24>' into 'log_apfixed_reduce::log<33, 15>' (E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_log_apfixed.h:771) automatically.
INFO: [XFORM 203-602] Inlining function 'log_apfixed_reduce::log<32, 14>' into 'hls::log<32, 14>' (E:/xilinx/Vivado/2019.1/common/technology/autopilot\hls_math.h:1200) automatically.
INFO: [XFORM 203-602] Inlining function 'sqrt_fixed<32, 14>' into 'hls::sqrt<32, 14>' (E:/xilinx/Vivado/2019.1/common/technology/autopilot\hls_math.h:1272) automatically.
INFO: [XFORM 203-602] Inlining function 'hls::log<32, 14>' into 'mabonsoc' (mabonSOC/mabonsoc.cpp:22) automatically.
INFO: [XFORM 203-602] Inlining function 'hls::sqrt<32, 14>' into 'mabonsoc' (mabonSOC/mabonsoc.cpp:28) automatically.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock to (E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_sqrt_apfixed.h:372:1) in function 'sqrt_fixed<33, 15>'... converting 146 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (mabonSOC/mabonsoc.cpp:25:28) to (mabonSOC/mabonsoc.cpp:25:23) in function 'mabonsoc'... converting 25 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_log_apfixed.h:727:44) to (E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_log_apfixed.h:747:17) in function 'log_apfixed_reduce::log<33, 15>'... converting 34 basic blocks.
INFO: [XFORM 203-11] Balancing expressions in function 'log_apfixed_reduce::log<33, 15>' (E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_log_apfixed.h:178:90)...3 expression(s) balanced.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:06 ; elapsed = 00:00:57 . Memory (MB): peak = 408.379 ; gain = 317.043
WARNING: [XFORM 203-631] Renaming function 'log_apfixed_reduce::log<33, 15>' to 'log<33, 15>' (E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_log_apfixed.h:178:90)
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:09 ; elapsed = 00:00:59 . Memory (MB): peak = 438.109 ; gain = 346.773
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'mabonsoc' ...
WARNING: [SYN 201-103] Legalizing function name 'log<33, 15>' to 'log_33_15_s'.
WARNING: [SYN 201-103] Legalizing function name 'sqrt_fixed<33, 15>' to 'sqrt_fixed_33_15_s'.
WARNING: [SYN 201-107] Renaming port name 'mabonsoc/Out' to 'mabonsoc/Out_r' to avoid the conflict with HDL keywords or other object names.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'log_33_15_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'log<33, 15>'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 7.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 59.44 seconds; current allocated memory: 373.952 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.366 seconds; current allocated memory: 375.260 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'sqrt_fixed_33_15_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'sqrt_fixed<33, 15>'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 15.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.931 seconds; current allocated memory: 376.745 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.532 seconds; current allocated memory: 378.669 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'mabonsoc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'L1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 43.
INFO: [SCHED 204-61] Pipelining loop 'L2'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 1.191 seconds; current allocated memory: 380.828 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 2.002 seconds; current allocated memory: 386.910 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'log_33_15_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'log_33_15_s_log_apfixed_reduce_3' to 'log_33_15_s_log_abkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'log_33_15_s_log_apfixed_reduce_2' to 'log_33_15_s_log_acud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'log_33_15_s_log_apfixed_reduce_s' to 'log_33_15_s_log_adEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'mabonsoc_mac_mulsub_24ns_4ns_29ns_29_1_1' to 'mabonsoc_mac_mulseOg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'mabonsoc_mul_mul_6s_23ns_28_1_1' to 'mabonsoc_mul_mul_fYi' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'mabonsoc_mac_mulseOg': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mabonsoc_mul_mul_fYi': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'log_33_15_s'.
INFO: [HLS 200-111]  Elapsed time: 3.952 seconds; current allocated memory: 392.630 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'sqrt_fixed_33_15_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'sqrt_fixed_33_15_s'.
INFO: [HLS 200-111]  Elapsed time: 1.338 seconds; current allocated memory: 396.862 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'mabonsoc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'mabonsoc/Out_r' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mabonsoc/reward' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'mabonsoc' to 's_axilite & ap_ctrl_hs'.
WARNING: [RTGEN 206-101] Register 'Index_V' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'X_V_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'X_V_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'X_V_2' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'X_V_3' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'X_V_4' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'X_V_5' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'X_V_6' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'X_V_7' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'X_V_8' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'X_V_9' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'X_V_10' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'X_V_11' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'X_V_12' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'X_V_13' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'X_V_14' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'X_V_15' is power-on initialization.
WARNING: [RTGEN 206-101] Register 't_V' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'T_V_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'T_V_8' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'T_V_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'T_V_9' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'T_V_2' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'T_V_10' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'T_V_3' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'T_V_11' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'T_V_4' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'T_V_12' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'T_V_5' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'T_V_13' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'T_V_6' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'T_V_14' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'T_V_7' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'T_V_15' is power-on initialization.
INFO: [RTGEN 206-100] Bundling port 'return', 'Out_r' and 'reward' to AXI-Lite port BUS_A.
INFO: [SYN 201-210] Renamed object name 'mabonsoc_mux_164_14_1_1' to 'mabonsoc_mux_164_g8j' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'mabonsoc_udiv_23ns_14ns_23_27_1' to 'mabonsoc_udiv_23nhbi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'mabonsoc_sdiv_28s_15ns_15_32_1' to 'mabonsoc_sdiv_28sibs' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'mabonsoc_mux_164_15_1_1' to 'mabonsoc_mux_164_jbC' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'mabonsoc_mux_164_g8j': 34 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mabonsoc_mux_164_jbC': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mabonsoc_sdiv_28sibs': 8 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mabonsoc_udiv_23nhbi': 8 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'mabonsoc'.
INFO: [HLS 200-111]  Elapsed time: 2.856 seconds; current allocated memory: 405.648 MB.
INFO: [RTMG 210-279] Implementing memory 'log_33_15_s_log_abkb_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'log_33_15_s_log_acud_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'log_33_15_s_log_adEe_rom' using distributed ROMs.
INFO: [RTMG 210-282] Generating pipelined core: 'mabonsoc_udiv_23nhbi_div'
INFO: [RTMG 210-282] Generating pipelined core: 'mabonsoc_sdiv_28sibs_div'
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:25 ; elapsed = 00:01:19 . Memory (MB): peak = 513.164 ; gain = 421.828
INFO: [VHDL 208-304] Generating VHDL RTL for mabonsoc.
INFO: [VLOG 209-307] Generating Verilog RTL for mabonsoc.
INFO: [HLS 200-112] Total elapsed time: 79.452 seconds; peak allocated memory: 405.648 MB.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg484-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'mabonSOC/mabonsoc.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:01 ; elapsed = 00:00:50 . Memory (MB): peak = 178.430 ; gain = 87.039
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:01 ; elapsed = 00:00:50 . Memory (MB): peak = 178.430 ; gain = 87.039
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:03 ; elapsed = 00:00:53 . Memory (MB): peak = 257.152 ; gain = 165.762
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'log_apfixed_reduce::range_reduce<ap_fixed<29, 7, (ap_q_mode)5, (ap_o_mode)3, 0>, 4, 4, 24, 15>' into 'log_apfixed_reduce::log_traits<2>::range_reduction<24>' (E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_log_apfixed.h:252) automatically.
INFO: [XFORM 203-602] Inlining function 'log_apfixed_reduce::log_traits<2>::range_reduction<24>' into 'log_apfixed_reduce::log<33, 15>' (E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_log_apfixed.h:771) automatically.
INFO: [XFORM 203-602] Inlining function 'log_apfixed_reduce::log<32, 14>' into 'hls::log<32, 14>' (E:/xilinx/Vivado/2019.1/common/technology/autopilot\hls_math.h:1200) automatically.
INFO: [XFORM 203-602] Inlining function 'sqrt_fixed<32, 14>' into 'hls::sqrt<32, 14>' (E:/xilinx/Vivado/2019.1/common/technology/autopilot\hls_math.h:1272) automatically.
INFO: [XFORM 203-602] Inlining function 'hls::log<32, 14>' into 'mabonsoc' (mabonSOC/mabonsoc.cpp:22) automatically.
INFO: [XFORM 203-602] Inlining function 'hls::sqrt<32, 14>' into 'mabonsoc' (mabonSOC/mabonsoc.cpp:28) automatically.
WARNING: [SYNCHK 200-23] E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_sqrt_apfixed.h:272: variable-indexed range selection may cause suboptimal QoR.
INFO: [SYNCHK 200-10] 0 error(s), 1 warning(s).
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:04 ; elapsed = 00:00:54 . Memory (MB): peak = 313.164 ; gain = 221.773
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'sqrt_fixed<33, 15>' (E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_sqrt_apfixed.h:44:36).
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'log_apfixed_reduce::log<33, 15>' (E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_log_apfixed.h:500:9).
INFO: [HLS 200-489] Unrolling loop 'Loop-1' (E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_sqrt_apfixed.h:267) in function 'sqrt_fixed<33, 15>' completely with a factor of 8.
INFO: [HLS 200-489] Unrolling loop 'Loop-2' (E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_sqrt_apfixed.h:295) in function 'sqrt_fixed<33, 15>' completely with a factor of 19.
INFO: [XFORM 203-501] Unrolling loop 'L1' (mabonSOC/mabonsoc.cpp:25) in function 'mabonsoc' partially with a factor of 8.
INFO: [HLS 200-489] Unrolling loop 'Loop-1' (E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_log_apfixed.h:729) in function 'log_apfixed_reduce::log<33, 15>' completely with a factor of 33.
INFO: [XFORM 203-101] Partitioning array 'UCB.V' (mabonSOC/mabonsoc.cpp:9) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'T.V'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'X.V'  in dimension 1 completely.
INFO: [XFORM 203-602] Inlining function 'log_apfixed_reduce::range_reduce<ap_fixed<29, 7, (ap_q_mode)5, (ap_o_mode)3, 0>, 4, 4, 24, 15>' into 'log_apfixed_reduce::log_traits<2>::range_reduction<24>' (E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_log_apfixed.h:252) automatically.
INFO: [XFORM 203-602] Inlining function 'log_apfixed_reduce::log_traits<2>::range_reduction<24>' into 'log_apfixed_reduce::log<33, 15>' (E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_log_apfixed.h:771) automatically.
INFO: [XFORM 203-602] Inlining function 'log_apfixed_reduce::log<32, 14>' into 'hls::log<32, 14>' (E:/xilinx/Vivado/2019.1/common/technology/autopilot\hls_math.h:1200) automatically.
INFO: [XFORM 203-602] Inlining function 'sqrt_fixed<32, 14>' into 'hls::sqrt<32, 14>' (E:/xilinx/Vivado/2019.1/common/technology/autopilot\hls_math.h:1272) automatically.
INFO: [XFORM 203-602] Inlining function 'hls::log<32, 14>' into 'mabonsoc' (mabonSOC/mabonsoc.cpp:22) automatically.
INFO: [XFORM 203-602] Inlining function 'hls::sqrt<32, 14>' into 'mabonsoc' (mabonSOC/mabonsoc.cpp:28) automatically.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock to (E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_sqrt_apfixed.h:372:1) in function 'sqrt_fixed<33, 15>'... converting 146 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (mabonSOC/mabonsoc.cpp:25:28) to (mabonSOC/mabonsoc.cpp:25:23) in function 'mabonsoc'... converting 25 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_log_apfixed.h:727:44) to (E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_log_apfixed.h:747:17) in function 'log_apfixed_reduce::log<33, 15>'... converting 34 basic blocks.
INFO: [XFORM 203-11] Balancing expressions in function 'log_apfixed_reduce::log<33, 15>' (E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_log_apfixed.h:178:90)...3 expression(s) balanced.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:07 ; elapsed = 00:00:57 . Memory (MB): peak = 408.336 ; gain = 316.945
WARNING: [XFORM 203-631] Renaming function 'log_apfixed_reduce::log<33, 15>' to 'log<33, 15>' (E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_log_apfixed.h:178:90)
WARNING: [XFORM 203-532] Unable to perform loop rewinding: Function 'mabonsoc' (mabonSOC/mabonsoc.cpp:2) contains multiple loops.
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:09 ; elapsed = 00:00:59 . Memory (MB): peak = 434.949 ; gain = 343.559
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'mabonsoc' ...
WARNING: [SYN 201-103] Legalizing function name 'log<33, 15>' to 'log_33_15_s'.
WARNING: [SYN 201-103] Legalizing function name 'sqrt_fixed<33, 15>' to 'sqrt_fixed_33_15_s'.
WARNING: [SYN 201-107] Renaming port name 'mabonsoc/Out' to 'mabonsoc/Out_r' to avoid the conflict with HDL keywords or other object names.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'log_33_15_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'log<33, 15>'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 7.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 59.258 seconds; current allocated memory: 371.947 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.374 seconds; current allocated memory: 373.254 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'sqrt_fixed_33_15_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'sqrt_fixed<33, 15>'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 15.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.948 seconds; current allocated memory: 374.740 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.541 seconds; current allocated memory: 376.663 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'mabonsoc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'L1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 43.
INFO: [SCHED 204-61] Pipelining loop 'L2'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.995 seconds; current allocated memory: 378.666 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 1.915 seconds; current allocated memory: 382.643 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'log_33_15_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'log_33_15_s_log_apfixed_reduce_3' to 'log_33_15_s_log_abkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'log_33_15_s_log_apfixed_reduce_2' to 'log_33_15_s_log_acud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'log_33_15_s_log_apfixed_reduce_s' to 'log_33_15_s_log_adEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'mabonsoc_mac_mulsub_24ns_4ns_29ns_29_1_1' to 'mabonsoc_mac_mulseOg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'mabonsoc_mul_mul_6s_23ns_28_1_1' to 'mabonsoc_mul_mul_fYi' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'mabonsoc_mac_mulseOg': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mabonsoc_mul_mul_fYi': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'log_33_15_s'.
INFO: [HLS 200-111]  Elapsed time: 3.839 seconds; current allocated memory: 388.329 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'sqrt_fixed_33_15_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'sqrt_fixed_33_15_s'.
INFO: [HLS 200-111]  Elapsed time: 1.343 seconds; current allocated memory: 392.563 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'mabonsoc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'mabonsoc/Out_r' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mabonsoc/reward' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'mabonsoc' to 's_axilite & ap_ctrl_hs'.
WARNING: [RTGEN 206-101] Register 'Index_V' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'X_V_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'X_V_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'X_V_2' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'X_V_3' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'X_V_4' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'X_V_5' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'X_V_6' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'X_V_7' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'X_V_8' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'X_V_9' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'X_V_10' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'X_V_11' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'X_V_12' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'X_V_13' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'X_V_14' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'X_V_15' is power-on initialization.
WARNING: [RTGEN 206-101] Register 't_V' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'T_V_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'T_V_8' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'T_V_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'T_V_9' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'T_V_2' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'T_V_10' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'T_V_3' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'T_V_11' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'T_V_4' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'T_V_12' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'T_V_5' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'T_V_13' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'T_V_6' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'T_V_14' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'T_V_7' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'T_V_15' is power-on initialization.
INFO: [RTGEN 206-100] Bundling port 'return', 'Out_r' and 'reward' to AXI-Lite port BUS_A.
INFO: [SYN 201-210] Renamed object name 'mabonsoc_mux_164_14_1_1' to 'mabonsoc_mux_164_g8j' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'mabonsoc_udiv_23ns_14ns_23_27_1' to 'mabonsoc_udiv_23nhbi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'mabonsoc_sdiv_28s_15ns_15_32_1' to 'mabonsoc_sdiv_28sibs' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'mabonsoc_mux_164_15_1_1' to 'mabonsoc_mux_164_jbC' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'mabonsoc_mux_164_g8j': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mabonsoc_mux_164_jbC': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mabonsoc_sdiv_28sibs': 8 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mabonsoc_udiv_23nhbi': 8 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'mabonsoc'.
INFO: [HLS 200-111]  Elapsed time: 2.763 seconds; current allocated memory: 398.385 MB.
INFO: [RTMG 210-279] Implementing memory 'log_33_15_s_log_abkb_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'log_33_15_s_log_acud_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'log_33_15_s_log_adEe_rom' using distributed ROMs.
INFO: [RTMG 210-282] Generating pipelined core: 'mabonsoc_udiv_23nhbi_div'
INFO: [RTMG 210-282] Generating pipelined core: 'mabonsoc_sdiv_28sibs_div'
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:24 ; elapsed = 00:01:18 . Memory (MB): peak = 497.844 ; gain = 406.453
INFO: [VHDL 208-304] Generating VHDL RTL for mabonsoc.
INFO: [VLOG 209-307] Generating Verilog RTL for mabonsoc.
INFO: [HLS 200-112] Total elapsed time: 78.558 seconds; peak allocated memory: 398.385 MB.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg484-1'
WARNING: [IMPL 213-205] Ignored option '-use_netlist' which is only valid for 'pcore'.
INFO: [IMPL 213-8] Exporting RTL as a Vivado IP.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg484-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'mabonSOC/mabonsoc.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:01 ; elapsed = 00:00:51 . Memory (MB): peak = 178.809 ; gain = 87.457
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:01 ; elapsed = 00:00:51 . Memory (MB): peak = 178.809 ; gain = 87.457
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:03 ; elapsed = 00:00:54 . Memory (MB): peak = 257.656 ; gain = 166.305
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'log_apfixed_reduce::range_reduce<ap_fixed<29, 7, (ap_q_mode)5, (ap_o_mode)3, 0>, 4, 4, 24, 15>' into 'log_apfixed_reduce::log_traits<2>::range_reduction<24>' (E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_log_apfixed.h:252) automatically.
INFO: [XFORM 203-602] Inlining function 'log_apfixed_reduce::log_traits<2>::range_reduction<24>' into 'log_apfixed_reduce::log<28, 15>' (E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_log_apfixed.h:771) automatically.
INFO: [XFORM 203-602] Inlining function 'log_apfixed_reduce::log<27, 14>' into 'hls::log<27, 14>' (E:/xilinx/Vivado/2019.1/common/technology/autopilot\hls_math.h:1200) automatically.
INFO: [XFORM 203-602] Inlining function 'sqrt_fixed<27, 14>' into 'hls::sqrt<27, 14>' (E:/xilinx/Vivado/2019.1/common/technology/autopilot\hls_math.h:1272) automatically.
INFO: [XFORM 203-602] Inlining function 'hls::log<27, 14>' into 'mabonsoc' (mabonSOC/mabonsoc.cpp:22) automatically.
INFO: [XFORM 203-602] Inlining function 'hls::sqrt<27, 14>' into 'mabonsoc' (mabonSOC/mabonsoc.cpp:28) automatically.
WARNING: [SYNCHK 200-23] E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_sqrt_apfixed.h:272: variable-indexed range selection may cause suboptimal QoR.
INFO: [SYNCHK 200-10] 0 error(s), 1 warning(s).
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:04 ; elapsed = 00:00:55 . Memory (MB): peak = 313.582 ; gain = 222.230
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'sqrt_fixed<28, 15>' (E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_sqrt_apfixed.h:44:36).
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'log_apfixed_reduce::log<28, 15>' (E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_log_apfixed.h:500:9).
INFO: [HLS 200-489] Unrolling loop 'Loop-1' (E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_sqrt_apfixed.h:267) in function 'sqrt_fixed<28, 15>' completely with a factor of 8.
INFO: [HLS 200-489] Unrolling loop 'Loop-2' (E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_sqrt_apfixed.h:295) in function 'sqrt_fixed<28, 15>' completely with a factor of 14.
INFO: [XFORM 203-501] Unrolling loop 'L1' (mabonSOC/mabonsoc.cpp:25) in function 'mabonsoc' partially with a factor of 8.
INFO: [HLS 200-489] Unrolling loop 'Loop-1' (E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_log_apfixed.h:729) in function 'log_apfixed_reduce::log<28, 15>' completely with a factor of 28.
INFO: [XFORM 203-101] Partitioning array 'UCB.V' (mabonSOC/mabonsoc.cpp:9) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'T.V'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'X.V'  in dimension 1 completely.
INFO: [XFORM 203-602] Inlining function 'log_apfixed_reduce::range_reduce<ap_fixed<29, 7, (ap_q_mode)5, (ap_o_mode)3, 0>, 4, 4, 24, 15>' into 'log_apfixed_reduce::log_traits<2>::range_reduction<24>' (E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_log_apfixed.h:252) automatically.
INFO: [XFORM 203-602] Inlining function 'log_apfixed_reduce::log_traits<2>::range_reduction<24>' into 'log_apfixed_reduce::log<28, 15>' (E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_log_apfixed.h:771) automatically.
INFO: [XFORM 203-602] Inlining function 'log_apfixed_reduce::log<27, 14>' into 'hls::log<27, 14>' (E:/xilinx/Vivado/2019.1/common/technology/autopilot\hls_math.h:1200) automatically.
INFO: [XFORM 203-602] Inlining function 'sqrt_fixed<27, 14>' into 'hls::sqrt<27, 14>' (E:/xilinx/Vivado/2019.1/common/technology/autopilot\hls_math.h:1272) automatically.
INFO: [XFORM 203-602] Inlining function 'hls::log<27, 14>' into 'mabonsoc' (mabonSOC/mabonsoc.cpp:22) automatically.
INFO: [XFORM 203-602] Inlining function 'hls::sqrt<27, 14>' into 'mabonsoc' (mabonSOC/mabonsoc.cpp:28) automatically.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock to (E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_sqrt_apfixed.h:372:1) in function 'sqrt_fixed<28, 15>'... converting 111 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (mabonSOC/mabonsoc.cpp:25:28) to (mabonSOC/mabonsoc.cpp:25:23) in function 'mabonsoc'... converting 25 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_log_apfixed.h:727:44) to (E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_log_apfixed.h:747:17) in function 'log_apfixed_reduce::log<28, 15>'... converting 29 basic blocks.
INFO: [XFORM 203-11] Balancing expressions in function 'log_apfixed_reduce::log<28, 15>' (E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_log_apfixed.h:178:90)...3 expression(s) balanced.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:06 ; elapsed = 00:00:57 . Memory (MB): peak = 408.063 ; gain = 316.711
WARNING: [XFORM 203-631] Renaming function 'log_apfixed_reduce::log<28, 15>' to 'log<28, 15>' (E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_log_apfixed.h:178:90)
WARNING: [XFORM 203-532] Unable to perform loop rewinding: Function 'mabonsoc' (mabonSOC/mabonsoc.cpp:2) contains multiple loops.
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:08 ; elapsed = 00:00:59 . Memory (MB): peak = 436.121 ; gain = 344.770
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'mabonsoc' ...
WARNING: [SYN 201-103] Legalizing function name 'log<28, 15>' to 'log_28_15_s'.
WARNING: [SYN 201-103] Legalizing function name 'sqrt_fixed<28, 15>' to 'sqrt_fixed_28_15_s'.
WARNING: [SYN 201-107] Renaming port name 'mabonsoc/Out' to 'mabonsoc/Out_r' to avoid the conflict with HDL keywords or other object names.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'log_28_15_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'log<28, 15>'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 7.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 59.231 seconds; current allocated memory: 373.313 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.326 seconds; current allocated memory: 374.506 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'sqrt_fixed_28_15_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'sqrt_fixed<28, 15>'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 11.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.727 seconds; current allocated memory: 375.627 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.41 seconds; current allocated memory: 377.145 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'mabonsoc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'L1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 36.
INFO: [SCHED 204-61] Pipelining loop 'L2'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.773 seconds; current allocated memory: 378.956 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 1.471 seconds; current allocated memory: 382.585 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'log_28_15_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'log_28_15_s_log_apfixed_reduce_3' to 'log_28_15_s_log_abkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'log_28_15_s_log_apfixed_reduce_2' to 'log_28_15_s_log_acud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'log_28_15_s_log_apfixed_reduce_s' to 'log_28_15_s_log_adEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'mabonsoc_mac_mulsub_24ns_4ns_29ns_29_1_1' to 'mabonsoc_mac_mulseOg' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'mabonsoc_mac_mulseOg': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'log_28_15_s'.
INFO: [HLS 200-111]  Elapsed time: 2.862 seconds; current allocated memory: 387.265 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'sqrt_fixed_28_15_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'sqrt_fixed_28_15_s'.
INFO: [HLS 200-111]  Elapsed time: 1.134 seconds; current allocated memory: 390.559 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'mabonsoc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'mabonsoc/Out_r' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mabonsoc/reward' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'mabonsoc' to 's_axilite & ap_ctrl_hs'.
WARNING: [RTGEN 206-101] Register 'Index_V' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'X_V_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'X_V_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'X_V_2' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'X_V_3' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'X_V_4' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'X_V_5' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'X_V_6' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'X_V_7' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'X_V_8' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'X_V_9' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'X_V_10' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'X_V_11' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'X_V_12' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'X_V_13' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'X_V_14' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'X_V_15' is power-on initialization.
WARNING: [RTGEN 206-101] Register 't_V' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'T_V_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'T_V_8' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'T_V_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'T_V_9' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'T_V_2' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'T_V_10' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'T_V_3' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'T_V_11' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'T_V_4' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'T_V_12' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'T_V_5' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'T_V_13' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'T_V_6' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'T_V_14' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'T_V_7' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'T_V_15' is power-on initialization.
INFO: [RTGEN 206-100] Bundling port 'return', 'Out_r' and 'reward' to AXI-Lite port BUS_A.
INFO: [SYN 201-210] Renamed object name 'mabonsoc_mux_164_14_1_1' to 'mabonsoc_mux_164_fYi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'mabonsoc_sdiv_32ns_15ns_32_36_1' to 'mabonsoc_sdiv_32ng8j' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'mabonsoc_udiv_18ns_14ns_18_22_1' to 'mabonsoc_udiv_18nhbi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'mabonsoc_mux_164_15_1_1' to 'mabonsoc_mux_164_ibs' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'mabonsoc_mux_164_fYi': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mabonsoc_mux_164_ibs': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mabonsoc_sdiv_32ng8j': 8 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mabonsoc_udiv_18nhbi': 8 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'mabonsoc'.
INFO: [HLS 200-111]  Elapsed time: 2.178 seconds; current allocated memory: 395.684 MB.
INFO: [RTMG 210-279] Implementing memory 'log_28_15_s_log_abkb_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'log_28_15_s_log_acud_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'log_28_15_s_log_adEe_rom' using distributed ROMs.
INFO: [RTMG 210-282] Generating pipelined core: 'mabonsoc_sdiv_32ng8j_div'
INFO: [RTMG 210-282] Generating pipelined core: 'mabonsoc_udiv_18nhbi_div'
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:20 ; elapsed = 00:01:14 . Memory (MB): peak = 491.563 ; gain = 400.211
INFO: [VHDL 208-304] Generating VHDL RTL for mabonsoc.
INFO: [VLOG 209-307] Generating Verilog RTL for mabonsoc.
INFO: [HLS 200-112] Total elapsed time: 74.604 seconds; peak allocated memory: 395.684 MB.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg484-1'
WARNING: [IMPL 213-205] Ignored option '-use_netlist' which is only valid for 'pcore'.
INFO: [IMPL 213-8] Exporting RTL as a Vivado IP.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg484-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'mabonSOC/mabonsoc.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:01 ; elapsed = 00:00:50 . Memory (MB): peak = 178.363 ; gain = 86.961
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:01 ; elapsed = 00:00:50 . Memory (MB): peak = 178.363 ; gain = 86.961
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:03 ; elapsed = 00:00:53 . Memory (MB): peak = 257.617 ; gain = 166.215
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'log_apfixed_reduce::range_reduce<ap_fixed<29, 7, (ap_q_mode)5, (ap_o_mode)3, 0>, 4, 4, 24, 15>' into 'log_apfixed_reduce::log_traits<2>::range_reduction<24>' (E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_log_apfixed.h:252) automatically.
INFO: [XFORM 203-602] Inlining function 'log_apfixed_reduce::log_traits<2>::range_reduction<24>' into 'log_apfixed_reduce::log<28, 15>' (E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_log_apfixed.h:771) automatically.
INFO: [XFORM 203-602] Inlining function 'log_apfixed_reduce::log<27, 14>' into 'hls::log<27, 14>' (E:/xilinx/Vivado/2019.1/common/technology/autopilot\hls_math.h:1200) automatically.
INFO: [XFORM 203-602] Inlining function 'sqrt_fixed<27, 14>' into 'hls::sqrt<27, 14>' (E:/xilinx/Vivado/2019.1/common/technology/autopilot\hls_math.h:1272) automatically.
INFO: [XFORM 203-602] Inlining function 'hls::log<27, 14>' into 'mabonsoc' (mabonSOC/mabonsoc.cpp:22) automatically.
INFO: [XFORM 203-602] Inlining function 'hls::sqrt<27, 14>' into 'mabonsoc' (mabonSOC/mabonsoc.cpp:28) automatically.
WARNING: [SYNCHK 200-23] E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_sqrt_apfixed.h:272: variable-indexed range selection may cause suboptimal QoR.
INFO: [SYNCHK 200-10] 0 error(s), 1 warning(s).
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:04 ; elapsed = 00:00:54 . Memory (MB): peak = 313.969 ; gain = 222.566
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'sqrt_fixed<28, 15>' (E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_sqrt_apfixed.h:44:36).
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'mabonsoc' (mabonSOC/mabonsoc.cpp:2).
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'log_apfixed_reduce::log<28, 15>' (E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_log_apfixed.h:500:9).
INFO: [HLS 200-489] Unrolling loop 'Loop-1' (E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_sqrt_apfixed.h:267) in function 'sqrt_fixed<28, 15>' completely with a factor of 8.
INFO: [HLS 200-489] Unrolling loop 'Loop-2' (E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_sqrt_apfixed.h:295) in function 'sqrt_fixed<28, 15>' completely with a factor of 14.
INFO: [HLS 200-489] Unrolling loop 'L1' (mabonSOC/mabonsoc.cpp:25) in function 'mabonsoc' completely with a factor of 16.
INFO: [HLS 200-489] Unrolling loop 'L2' (mabonSOC/mabonsoc.cpp:33) in function 'mabonsoc' completely with a factor of 15.
INFO: [HLS 200-489] Unrolling loop 'Loop-1' (E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_log_apfixed.h:729) in function 'log_apfixed_reduce::log<28, 15>' completely with a factor of 28.
INFO: [XFORM 203-602] Inlining function 'log_apfixed_reduce::range_reduce<ap_fixed<29, 7, (ap_q_mode)5, (ap_o_mode)3, 0>, 4, 4, 24, 15>' into 'log_apfixed_reduce::log_traits<2>::range_reduction<24>' (E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_log_apfixed.h:252) automatically.
INFO: [XFORM 203-602] Inlining function 'log_apfixed_reduce::log_traits<2>::range_reduction<24>' into 'log_apfixed_reduce::log<28, 15>' (E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_log_apfixed.h:771) automatically.
INFO: [XFORM 203-602] Inlining function 'log_apfixed_reduce::log<27, 14>' into 'hls::log<27, 14>' (E:/xilinx/Vivado/2019.1/common/technology/autopilot\hls_math.h:1200) automatically.
INFO: [XFORM 203-602] Inlining function 'sqrt_fixed<27, 14>' into 'hls::sqrt<27, 14>' (E:/xilinx/Vivado/2019.1/common/technology/autopilot\hls_math.h:1272) automatically.
INFO: [XFORM 203-602] Inlining function 'hls::log<27, 14>' into 'mabonsoc' (mabonSOC/mabonsoc.cpp:22) automatically.
INFO: [XFORM 203-602] Inlining function 'hls::sqrt<27, 14>' into 'mabonsoc' (mabonSOC/mabonsoc.cpp:28) automatically.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock to (E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_sqrt_apfixed.h:372:1) in function 'sqrt_fixed<28, 15>'... converting 111 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_log_apfixed.h:727:44) to (E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_log_apfixed.h:747:17) in function 'log_apfixed_reduce::log<28, 15>'... converting 29 basic blocks.
INFO: [XFORM 203-11] Balancing expressions in function 'log_apfixed_reduce::log<28, 15>' (E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_log_apfixed.h:178:90)...3 expression(s) balanced.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:06 ; elapsed = 00:00:56 . Memory (MB): peak = 408.914 ; gain = 317.512
WARNING: [XFORM 203-631] Renaming function 'log_apfixed_reduce::log<28, 15>' to 'log<28, 15>' (E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_log_apfixed.h:178:90)
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:07 ; elapsed = 00:00:58 . Memory (MB): peak = 434.695 ; gain = 343.293
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'mabonsoc' ...
WARNING: [SYN 201-103] Legalizing function name 'log<28, 15>' to 'log_28_15_s'.
WARNING: [SYN 201-103] Legalizing function name 'sqrt_fixed<28, 15>' to 'sqrt_fixed_28_15_s'.
WARNING: [SYN 201-107] Renaming port name 'mabonsoc/Out' to 'mabonsoc/Out_r' to avoid the conflict with HDL keywords or other object names.
WARNING: [SYN 201-107] Renaming port name 'mabonsoc/T_V' to 'mabonsoc/T_V_r' to avoid the conflict with HDL keywords or other object names.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'log_28_15_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'log<28, 15>'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 7.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 58.296 seconds; current allocated memory: 372.317 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.326 seconds; current allocated memory: 373.495 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'sqrt_fixed_28_15_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'sqrt_fixed<28, 15>'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 11.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.8 seconds; current allocated memory: 374.617 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.414 seconds; current allocated memory: 376.149 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'mabonsoc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'mabonsoc'.
WARNING: [SCHED 204-68] The II Violation in module 'mabonsoc' (Function: mabonsoc): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1)
   between 'store' operation ('T_V_addr_1_write_ln39', mabonSOC/mabonsoc.cpp:39) of variable 'add_ln700_1', mabonSOC/mabonsoc.cpp:39 on array 'T_V_r' and 'load' operation ('T_V_load', mabonSOC/mabonsoc.cpp:39) on array 'T_V_r'.
WARNING: [SCHED 204-68] The II Violation in module 'mabonsoc' (Function: mabonsoc): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1)
   between 'store' operation ('T_V_addr_1_write_ln39', mabonSOC/mabonsoc.cpp:39) of variable 'add_ln700_1', mabonSOC/mabonsoc.cpp:39 on array 'T_V_r' and 'load' operation ('T_V_load_1', mabonSOC/mabonsoc.cpp:28) on array 'T_V_r'.
WARNING: [SCHED 204-68] The II Violation in module 'mabonsoc' (Function: mabonsoc): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1)
   between 'store' operation ('T_V_addr_1_write_ln39', mabonSOC/mabonsoc.cpp:39) of variable 'add_ln700_1', mabonSOC/mabonsoc.cpp:39 on array 'T_V_r' and 'load' operation ('T_V_load_1', mabonSOC/mabonsoc.cpp:28) on array 'T_V_r'.
WARNING: [SCHED 204-68] The II Violation in module 'mabonsoc' (Function: mabonsoc): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1)
   between 'store' operation ('T_V_addr_1_write_ln39', mabonSOC/mabonsoc.cpp:39) of variable 'add_ln700_1', mabonSOC/mabonsoc.cpp:39 on array 'T_V_r' and 'load' operation ('T_V_load_1', mabonSOC/mabonsoc.cpp:28) on array 'T_V_r'.
WARNING: [SCHED 204-68] The II Violation in module 'mabonsoc' (Function: mabonsoc): Unable to enforce a carried dependence constraint (II = 35, distance = 1, offset = 1)
   between 'store' operation ('T_V_addr_1_write_ln39', mabonSOC/mabonsoc.cpp:39) of variable 'add_ln700_1', mabonSOC/mabonsoc.cpp:39 on array 'T_V_r' and 'load' operation ('T_V_load_1', mabonSOC/mabonsoc.cpp:28) on array 'T_V_r'.
WARNING: [SCHED 204-68] The II Violation in module 'mabonsoc' (Function: mabonsoc): Unable to enforce a carried dependence constraint (II = 51, distance = 1, offset = 1)
   between 'store' operation ('T_V_addr_1_write_ln39', mabonSOC/mabonsoc.cpp:39) of variable 'add_ln700_1', mabonSOC/mabonsoc.cpp:39 on array 'T_V_r' and 'load' operation ('T_V_load_1', mabonSOC/mabonsoc.cpp:28) on array 'T_V_r'.
WARNING: [SCHED 204-69] Unable to schedule 'load' operation ('T_V_load_8', mabonSOC/mabonsoc.cpp:28) on array 'T_V_r' due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'T_V_r'.
WARNING: [SCHED 204-69] Unable to schedule 'store' operation ('UCB_V_addr_6_write_ln30', mabonSOC/mabonsoc.cpp:30) of variable 'add_ln703_27', mabonSOC/mabonsoc.cpp:30 on array 'UCB.V', mabonSOC/mabonsoc.cpp:9 due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'UCB_V'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 64, Depth = 66.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 3.535 seconds; current allocated memory: 378.225 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 2.06 seconds; current allocated memory: 382.261 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'log_28_15_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'log_28_15_s_log_apfixed_reduce_3' to 'log_28_15_s_log_abkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'log_28_15_s_log_apfixed_reduce_2' to 'log_28_15_s_log_acud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'log_28_15_s_log_apfixed_reduce_s' to 'log_28_15_s_log_adEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'mabonsoc_mac_mulsub_24ns_4ns_29ns_29_1_1' to 'mabonsoc_mac_mulseOg' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'mabonsoc_mac_mulseOg': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'log_28_15_s'.
INFO: [HLS 200-111]  Elapsed time: 4.051 seconds; current allocated memory: 388.225 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'sqrt_fixed_28_15_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'sqrt_fixed_28_15_s'.
INFO: [HLS 200-111]  Elapsed time: 1.14 seconds; current allocated memory: 391.510 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'mabonsoc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'mabonsoc/Out_r' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mabonsoc/reward' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'mabonsoc' to 's_axilite & ap_ctrl_hs'.
WARNING: [RTGEN 206-101] Register 'Index_V' is power-on initialization.
WARNING: [RTGEN 206-101] Register 't_V' is power-on initialization.
INFO: [RTGEN 206-100] Bundling port 'return', 'Out_r' and 'reward' to AXI-Lite port BUS_A.
INFO: [SYN 201-210] Renamed object name 'mabonsoc_sdiv_32ns_15ns_32_36_1' to 'mabonsoc_sdiv_32nfYi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'mabonsoc_udiv_18ns_14ns_18_22_1' to 'mabonsoc_udiv_18ng8j' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'mabonsoc_sdiv_32nfYi': 16 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mabonsoc_udiv_18ng8j': 16 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'mabonsoc'.
INFO: [HLS 200-111]  Elapsed time: 1.942 seconds; current allocated memory: 397.293 MB.
INFO: [RTMG 210-279] Implementing memory 'log_28_15_s_log_abkb_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'log_28_15_s_log_acud_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'log_28_15_s_log_adEe_rom' using distributed ROMs.
INFO: [RTMG 210-282] Generating pipelined core: 'mabonsoc_sdiv_32nfYi_div'
INFO: [RTMG 210-282] Generating pipelined core: 'mabonsoc_udiv_18ng8j_div'
INFO: [RTMG 210-278] Implementing memory 'mabonsoc_X_V_ram (RAM)' using distributed RAMs with power-on initialization.
INFO: [RTMG 210-278] Implementing memory 'mabonsoc_UCB_V_ram (RAM)' using block RAMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:24 ; elapsed = 00:01:19 . Memory (MB): peak = 494.215 ; gain = 402.813
INFO: [VHDL 208-304] Generating VHDL RTL for mabonsoc.
INFO: [VLOG 209-307] Generating Verilog RTL for mabonsoc.
INFO: [HLS 200-112] Total elapsed time: 79.064 seconds; peak allocated memory: 397.293 MB.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg484-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'mabonSOC/mabonsoc.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:01 ; elapsed = 00:00:50 . Memory (MB): peak = 178.578 ; gain = 87.199
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:01 ; elapsed = 00:00:50 . Memory (MB): peak = 178.578 ; gain = 87.199
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:03 ; elapsed = 00:00:53 . Memory (MB): peak = 256.145 ; gain = 164.766
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'log_apfixed_reduce::range_reduce<ap_fixed<29, 7, (ap_q_mode)5, (ap_o_mode)3, 0>, 4, 4, 24, 15>' into 'log_apfixed_reduce::log_traits<2>::range_reduction<24>' (E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_log_apfixed.h:252) automatically.
INFO: [XFORM 203-602] Inlining function 'log_apfixed_reduce::log_traits<2>::range_reduction<24>' into 'log_apfixed_reduce::log<28, 15>' (E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_log_apfixed.h:771) automatically.
INFO: [XFORM 203-602] Inlining function 'log_apfixed_reduce::log<27, 14>' into 'hls::log<27, 14>' (E:/xilinx/Vivado/2019.1/common/technology/autopilot\hls_math.h:1200) automatically.
INFO: [XFORM 203-602] Inlining function 'sqrt_fixed<27, 14>' into 'hls::sqrt<27, 14>' (E:/xilinx/Vivado/2019.1/common/technology/autopilot\hls_math.h:1272) automatically.
INFO: [XFORM 203-602] Inlining function 'hls::log<27, 14>' into 'mabonsoc' (mabonSOC/mabonsoc.cpp:22) automatically.
INFO: [XFORM 203-602] Inlining function 'hls::sqrt<27, 14>' into 'mabonsoc' (mabonSOC/mabonsoc.cpp:28) automatically.
WARNING: [SYNCHK 200-23] E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_sqrt_apfixed.h:272: variable-indexed range selection may cause suboptimal QoR.
INFO: [SYNCHK 200-10] 0 error(s), 1 warning(s).
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:04 ; elapsed = 00:00:54 . Memory (MB): peak = 314.457 ; gain = 223.078
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'sqrt_fixed<28, 15>' (E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_sqrt_apfixed.h:44:36).
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'mabonsoc' (mabonSOC/mabonsoc.cpp:2).
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'log_apfixed_reduce::log<28, 15>' (E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_log_apfixed.h:500:9).
INFO: [HLS 200-489] Unrolling loop 'Loop-1' (E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_sqrt_apfixed.h:267) in function 'sqrt_fixed<28, 15>' completely with a factor of 8.
INFO: [HLS 200-489] Unrolling loop 'Loop-2' (E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_sqrt_apfixed.h:295) in function 'sqrt_fixed<28, 15>' completely with a factor of 14.
INFO: [HLS 200-489] Unrolling loop 'L1' (mabonSOC/mabonsoc.cpp:25) in function 'mabonsoc' completely with a factor of 16.
INFO: [HLS 200-489] Unrolling loop 'L2' (mabonSOC/mabonsoc.cpp:33) in function 'mabonsoc' completely with a factor of 15.
INFO: [HLS 200-489] Unrolling loop 'Loop-1' (E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_log_apfixed.h:729) in function 'log_apfixed_reduce::log<28, 15>' completely with a factor of 28.
INFO: [XFORM 203-101] Partitioning array 'UCB.V' (mabonSOC/mabonsoc.cpp:9) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'T.V'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'X.V'  in dimension 1 completely.
INFO: [XFORM 203-602] Inlining function 'log_apfixed_reduce::range_reduce<ap_fixed<29, 7, (ap_q_mode)5, (ap_o_mode)3, 0>, 4, 4, 24, 15>' into 'log_apfixed_reduce::log_traits<2>::range_reduction<24>' (E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_log_apfixed.h:252) automatically.
INFO: [XFORM 203-602] Inlining function 'log_apfixed_reduce::log_traits<2>::range_reduction<24>' into 'log_apfixed_reduce::log<28, 15>' (E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_log_apfixed.h:771) automatically.
INFO: [XFORM 203-602] Inlining function 'log_apfixed_reduce::log<27, 14>' into 'hls::log<27, 14>' (E:/xilinx/Vivado/2019.1/common/technology/autopilot\hls_math.h:1200) automatically.
INFO: [XFORM 203-602] Inlining function 'sqrt_fixed<27, 14>' into 'hls::sqrt<27, 14>' (E:/xilinx/Vivado/2019.1/common/technology/autopilot\hls_math.h:1272) automatically.
INFO: [XFORM 203-602] Inlining function 'hls::log<27, 14>' into 'mabonsoc' (mabonSOC/mabonsoc.cpp:22) automatically.
INFO: [XFORM 203-602] Inlining function 'hls::sqrt<27, 14>' into 'mabonsoc' (mabonSOC/mabonsoc.cpp:28) automatically.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock to (E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_sqrt_apfixed.h:372:1) in function 'sqrt_fixed<28, 15>'... converting 111 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_log_apfixed.h:727:44) to (E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_log_apfixed.h:747:17) in function 'log_apfixed_reduce::log<28, 15>'... converting 29 basic blocks.
INFO: [XFORM 203-11] Balancing expressions in function 'log_apfixed_reduce::log<28, 15>' (E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_log_apfixed.h:178:90)...3 expression(s) balanced.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:06 ; elapsed = 00:00:57 . Memory (MB): peak = 409.266 ; gain = 317.887
WARNING: [XFORM 203-631] Renaming function 'log_apfixed_reduce::log<28, 15>' to 'log<28, 15>' (E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_log_apfixed.h:178:90)
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:08 ; elapsed = 00:00:59 . Memory (MB): peak = 438.043 ; gain = 346.664
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'mabonsoc' ...
WARNING: [SYN 201-103] Legalizing function name 'log<28, 15>' to 'log_28_15_s'.
WARNING: [SYN 201-103] Legalizing function name 'sqrt_fixed<28, 15>' to 'sqrt_fixed_28_15_s'.
WARNING: [SYN 201-107] Renaming port name 'mabonsoc/Out' to 'mabonsoc/Out_r' to avoid the conflict with HDL keywords or other object names.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'log_28_15_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'log<28, 15>'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 7.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 59.36 seconds; current allocated memory: 374.959 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.338 seconds; current allocated memory: 376.151 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'sqrt_fixed_28_15_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'sqrt_fixed<28, 15>'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 11.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.743 seconds; current allocated memory: 377.273 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.42 seconds; current allocated memory: 378.791 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'mabonsoc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'mabonsoc'.
WARNING: [SCHED 204-68] The II Violation in module 'mabonsoc' (Function: mabonsoc): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1)
   between 'store' operation ('Index_V_write_ln18', mabonSOC/mabonsoc.cpp:18) of variable 'Index_V_new_15', mabonSOC/mabonsoc.cpp:16 on static variable 'Index_V' and 'load' operation ('Index_V_load', mabonSOC/mabonsoc.cpp:14) on static variable 'Index_V'.
WARNING: [SCHED 204-68] The II Violation in module 'mabonsoc' (Function: mabonsoc): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1)
   between 'store' operation ('Index_V_write_ln18', mabonSOC/mabonsoc.cpp:18) of variable 'Index_V_new_15', mabonSOC/mabonsoc.cpp:16 on static variable 'Index_V' and 'load' operation ('Index_V_load', mabonSOC/mabonsoc.cpp:14) on static variable 'Index_V'.
WARNING: [SCHED 204-68] The II Violation in module 'mabonsoc' (Function: mabonsoc): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1)
   between 'store' operation ('Index_V_write_ln18', mabonSOC/mabonsoc.cpp:18) of variable 'Index_V_new_15', mabonSOC/mabonsoc.cpp:16 on static variable 'Index_V' and 'load' operation ('Index_V_load', mabonSOC/mabonsoc.cpp:14) on static variable 'Index_V'.
WARNING: [SCHED 204-68] The II Violation in module 'mabonsoc' (Function: mabonsoc): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1)
   between 'store' operation ('Index_V_write_ln18', mabonSOC/mabonsoc.cpp:18) of variable 'Index_V_new_15', mabonSOC/mabonsoc.cpp:16 on static variable 'Index_V' and 'load' operation ('Index_V_load', mabonSOC/mabonsoc.cpp:14) on static variable 'Index_V'.
WARNING: [SCHED 204-68] The II Violation in module 'mabonsoc' (Function: mabonsoc): Unable to enforce a carried dependence constraint (II = 35, distance = 1, offset = 1)
   between 'store' operation ('Index_V_write_ln18', mabonSOC/mabonsoc.cpp:18) of variable 'Index_V_new_15', mabonSOC/mabonsoc.cpp:16 on static variable 'Index_V' and 'load' operation ('Index_V_load', mabonSOC/mabonsoc.cpp:14) on static variable 'Index_V'.
WARNING: [SCHED 204-68] The II Violation in module 'mabonsoc' (Function: mabonsoc): Unable to enforce a carried dependence constraint (II = 43, distance = 1, offset = 1)
   between 'store' operation ('Index_V_write_ln18', mabonSOC/mabonsoc.cpp:18) of variable 'Index_V_new_15', mabonSOC/mabonsoc.cpp:16 on static variable 'Index_V' and 'load' operation ('Index_V_load', mabonSOC/mabonsoc.cpp:14) on static variable 'Index_V'.
WARNING: [SCHED 204-68] The II Violation in module 'mabonsoc' (Function: mabonsoc): Unable to enforce a carried dependence constraint (II = 47, distance = 1, offset = 1)
   between 'store' operation ('Index_V_write_ln18', mabonSOC/mabonsoc.cpp:18) of variable 'Index_V_new_15', mabonSOC/mabonsoc.cpp:16 on static variable 'Index_V' and 'load' operation ('Index_V_load', mabonSOC/mabonsoc.cpp:14) on static variable 'Index_V'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 48, Depth = 53.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 1.971 seconds; current allocated memory: 381.164 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 2.506 seconds; current allocated memory: 388.182 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'log_28_15_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'log_28_15_s_log_apfixed_reduce_3' to 'log_28_15_s_log_abkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'log_28_15_s_log_apfixed_reduce_2' to 'log_28_15_s_log_acud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'log_28_15_s_log_apfixed_reduce_s' to 'log_28_15_s_log_adEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'mabonsoc_mac_mulsub_24ns_4ns_29ns_29_1_1' to 'mabonsoc_mac_mulseOg' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'mabonsoc_mac_mulseOg': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'log_28_15_s'.
INFO: [HLS 200-111]  Elapsed time: 5.298 seconds; current allocated memory: 395.359 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'sqrt_fixed_28_15_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'sqrt_fixed_28_15_s'.
INFO: [HLS 200-111]  Elapsed time: 1.17 seconds; current allocated memory: 398.597 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'mabonsoc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'mabonsoc/Out_r' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mabonsoc/reward' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'mabonsoc' to 's_axilite & ap_ctrl_hs'.
WARNING: [RTGEN 206-101] Register 'Index_V' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'X_V_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'X_V_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'X_V_2' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'X_V_3' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'X_V_4' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'X_V_5' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'X_V_6' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'X_V_7' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'X_V_8' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'X_V_9' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'X_V_10' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'X_V_11' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'X_V_12' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'X_V_13' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'X_V_14' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'X_V_15' is power-on initialization.
WARNING: [RTGEN 206-101] Register 't_V' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'T_V_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'T_V_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'T_V_2' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'T_V_3' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'T_V_4' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'T_V_5' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'T_V_6' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'T_V_7' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'T_V_8' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'T_V_9' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'T_V_10' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'T_V_11' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'T_V_12' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'T_V_13' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'T_V_14' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'T_V_15' is power-on initialization.
INFO: [RTGEN 206-100] Bundling port 'return', 'Out_r' and 'reward' to AXI-Lite port BUS_A.
INFO: [SYN 201-210] Renamed object name 'mabonsoc_mux_164_14_1_1' to 'mabonsoc_mux_164_fYi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'mabonsoc_sdiv_32ns_15ns_32_36_1' to 'mabonsoc_sdiv_32ng8j' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'mabonsoc_udiv_18ns_14ns_18_22_1' to 'mabonsoc_udiv_18nhbi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'mabonsoc_mux_164_15_1_1' to 'mabonsoc_mux_164_ibs' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'mabonsoc_mux_164_fYi': 34 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mabonsoc_mux_164_ibs': 14 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mabonsoc_sdiv_32ng8j': 16 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mabonsoc_udiv_18nhbi': 16 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'mabonsoc'.
INFO: [HLS 200-111]  Elapsed time: 2.773 seconds; current allocated memory: 408.619 MB.
INFO: [RTMG 210-279] Implementing memory 'log_28_15_s_log_abkb_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'log_28_15_s_log_acud_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'log_28_15_s_log_adEe_rom' using distributed ROMs.
INFO: [RTMG 210-282] Generating pipelined core: 'mabonsoc_sdiv_32ng8j_div'
INFO: [RTMG 210-282] Generating pipelined core: 'mabonsoc_udiv_18nhbi_div'
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:27 ; elapsed = 00:01:22 . Memory (MB): peak = 515.441 ; gain = 424.063
INFO: [VHDL 208-304] Generating VHDL RTL for mabonsoc.
INFO: [VLOG 209-307] Generating Verilog RTL for mabonsoc.
INFO: [HLS 200-112] Total elapsed time: 82.441 seconds; peak allocated memory: 408.619 MB.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg484-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'mabonSOC/mabonsoc.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:01 ; elapsed = 00:00:50 . Memory (MB): peak = 178.621 ; gain = 87.207
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:01 ; elapsed = 00:00:50 . Memory (MB): peak = 178.621 ; gain = 87.207
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:03 ; elapsed = 00:00:53 . Memory (MB): peak = 256.590 ; gain = 165.176
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'log_apfixed_reduce::range_reduce<ap_fixed<29, 7, (ap_q_mode)5, (ap_o_mode)3, 0>, 4, 4, 24, 15>' into 'log_apfixed_reduce::log_traits<2>::range_reduction<24>' (E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_log_apfixed.h:252) automatically.
INFO: [XFORM 203-602] Inlining function 'log_apfixed_reduce::log_traits<2>::range_reduction<24>' into 'log_apfixed_reduce::log<28, 15>' (E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_log_apfixed.h:771) automatically.
INFO: [XFORM 203-602] Inlining function 'log_apfixed_reduce::log<27, 14>' into 'hls::log<27, 14>' (E:/xilinx/Vivado/2019.1/common/technology/autopilot\hls_math.h:1200) automatically.
INFO: [XFORM 203-602] Inlining function 'sqrt_fixed<27, 14>' into 'hls::sqrt<27, 14>' (E:/xilinx/Vivado/2019.1/common/technology/autopilot\hls_math.h:1272) automatically.
INFO: [XFORM 203-602] Inlining function 'hls::log<27, 14>' into 'mabonsoc' (mabonSOC/mabonsoc.cpp:22) automatically.
INFO: [XFORM 203-602] Inlining function 'hls::sqrt<27, 14>' into 'mabonsoc' (mabonSOC/mabonsoc.cpp:28) automatically.
WARNING: [SYNCHK 200-23] E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_sqrt_apfixed.h:272: variable-indexed range selection may cause suboptimal QoR.
INFO: [SYNCHK 200-10] 0 error(s), 1 warning(s).
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:03 ; elapsed = 00:00:54 . Memory (MB): peak = 313.910 ; gain = 222.496
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'sqrt_fixed<28, 15>' (E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_sqrt_apfixed.h:44:36).
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'mabonsoc' (mabonSOC/mabonsoc.cpp:2).
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'log_apfixed_reduce::log<28, 15>' (E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_log_apfixed.h:500:9).
INFO: [HLS 200-489] Unrolling loop 'Loop-1' (E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_sqrt_apfixed.h:267) in function 'sqrt_fixed<28, 15>' completely with a factor of 8.
INFO: [HLS 200-489] Unrolling loop 'Loop-2' (E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_sqrt_apfixed.h:295) in function 'sqrt_fixed<28, 15>' completely with a factor of 14.
INFO: [HLS 200-489] Unrolling loop 'L1' (mabonSOC/mabonsoc.cpp:25) in function 'mabonsoc' completely with a factor of 16.
INFO: [HLS 200-489] Unrolling loop 'L2' (mabonSOC/mabonsoc.cpp:33) in function 'mabonsoc' completely with a factor of 15.
INFO: [HLS 200-489] Unrolling loop 'Loop-1' (E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_log_apfixed.h:729) in function 'log_apfixed_reduce::log<28, 15>' completely with a factor of 28.
INFO: [XFORM 203-602] Inlining function 'log_apfixed_reduce::range_reduce<ap_fixed<29, 7, (ap_q_mode)5, (ap_o_mode)3, 0>, 4, 4, 24, 15>' into 'log_apfixed_reduce::log_traits<2>::range_reduction<24>' (E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_log_apfixed.h:252) automatically.
INFO: [XFORM 203-602] Inlining function 'log_apfixed_reduce::log_traits<2>::range_reduction<24>' into 'log_apfixed_reduce::log<28, 15>' (E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_log_apfixed.h:771) automatically.
INFO: [XFORM 203-602] Inlining function 'log_apfixed_reduce::log<27, 14>' into 'hls::log<27, 14>' (E:/xilinx/Vivado/2019.1/common/technology/autopilot\hls_math.h:1200) automatically.
INFO: [XFORM 203-602] Inlining function 'sqrt_fixed<27, 14>' into 'hls::sqrt<27, 14>' (E:/xilinx/Vivado/2019.1/common/technology/autopilot\hls_math.h:1272) automatically.
INFO: [XFORM 203-602] Inlining function 'hls::log<27, 14>' into 'mabonsoc' (mabonSOC/mabonsoc.cpp:22) automatically.
INFO: [XFORM 203-602] Inlining function 'hls::sqrt<27, 14>' into 'mabonsoc' (mabonSOC/mabonsoc.cpp:28) automatically.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock to (E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_sqrt_apfixed.h:372:1) in function 'sqrt_fixed<28, 15>'... converting 111 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_log_apfixed.h:727:44) to (E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_log_apfixed.h:747:17) in function 'log_apfixed_reduce::log<28, 15>'... converting 29 basic blocks.
INFO: [XFORM 203-11] Balancing expressions in function 'log_apfixed_reduce::log<28, 15>' (E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_log_apfixed.h:178:90)...3 expression(s) balanced.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:06 ; elapsed = 00:00:56 . Memory (MB): peak = 407.305 ; gain = 315.891
WARNING: [XFORM 203-631] Renaming function 'log_apfixed_reduce::log<28, 15>' to 'log<28, 15>' (E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_log_apfixed.h:178:90)
WARNING: [XFORM 203-532] Ignored the rewind option for Function 'mabonsoc' (mabonSOC/mabonsoc.cpp:2) as the option is not applicable to function pipelining.
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:07 ; elapsed = 00:00:58 . Memory (MB): peak = 434.660 ; gain = 343.246
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'mabonsoc' ...
WARNING: [SYN 201-103] Legalizing function name 'log<28, 15>' to 'log_28_15_s'.
WARNING: [SYN 201-103] Legalizing function name 'sqrt_fixed<28, 15>' to 'sqrt_fixed_28_15_s'.
WARNING: [SYN 201-107] Renaming port name 'mabonsoc/Out' to 'mabonsoc/Out_r' to avoid the conflict with HDL keywords or other object names.
WARNING: [SYN 201-107] Renaming port name 'mabonsoc/T_V' to 'mabonsoc/T_V_r' to avoid the conflict with HDL keywords or other object names.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'log_28_15_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'log<28, 15>'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 7.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 58.218 seconds; current allocated memory: 372.319 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.329 seconds; current allocated memory: 373.498 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'sqrt_fixed_28_15_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'sqrt_fixed<28, 15>'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 11.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.729 seconds; current allocated memory: 374.619 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.415 seconds; current allocated memory: 376.151 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'mabonsoc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'mabonsoc'.
WARNING: [SCHED 204-68] The II Violation in module 'mabonsoc' (Function: mabonsoc): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1)
   between 'store' operation ('T_V_addr_1_write_ln39', mabonSOC/mabonsoc.cpp:39) of variable 'add_ln700_1', mabonSOC/mabonsoc.cpp:39 on array 'T_V_r' and 'load' operation ('T_V_load', mabonSOC/mabonsoc.cpp:39) on array 'T_V_r'.
WARNING: [SCHED 204-68] The II Violation in module 'mabonsoc' (Function: mabonsoc): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1)
   between 'store' operation ('T_V_addr_1_write_ln39', mabonSOC/mabonsoc.cpp:39) of variable 'add_ln700_1', mabonSOC/mabonsoc.cpp:39 on array 'T_V_r' and 'load' operation ('T_V_load_1', mabonSOC/mabonsoc.cpp:28) on array 'T_V_r'.
WARNING: [SCHED 204-68] The II Violation in module 'mabonsoc' (Function: mabonsoc): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1)
   between 'store' operation ('T_V_addr_1_write_ln39', mabonSOC/mabonsoc.cpp:39) of variable 'add_ln700_1', mabonSOC/mabonsoc.cpp:39 on array 'T_V_r' and 'load' operation ('T_V_load_1', mabonSOC/mabonsoc.cpp:28) on array 'T_V_r'.
WARNING: [SCHED 204-68] The II Violation in module 'mabonsoc' (Function: mabonsoc): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1)
   between 'store' operation ('T_V_addr_1_write_ln39', mabonSOC/mabonsoc.cpp:39) of variable 'add_ln700_1', mabonSOC/mabonsoc.cpp:39 on array 'T_V_r' and 'load' operation ('T_V_load_1', mabonSOC/mabonsoc.cpp:28) on array 'T_V_r'.
WARNING: [SCHED 204-68] The II Violation in module 'mabonsoc' (Function: mabonsoc): Unable to enforce a carried dependence constraint (II = 35, distance = 1, offset = 1)
   between 'store' operation ('T_V_addr_1_write_ln39', mabonSOC/mabonsoc.cpp:39) of variable 'add_ln700_1', mabonSOC/mabonsoc.cpp:39 on array 'T_V_r' and 'load' operation ('T_V_load_1', mabonSOC/mabonsoc.cpp:28) on array 'T_V_r'.
WARNING: [SCHED 204-68] The II Violation in module 'mabonsoc' (Function: mabonsoc): Unable to enforce a carried dependence constraint (II = 51, distance = 1, offset = 1)
   between 'store' operation ('T_V_addr_1_write_ln39', mabonSOC/mabonsoc.cpp:39) of variable 'add_ln700_1', mabonSOC/mabonsoc.cpp:39 on array 'T_V_r' and 'load' operation ('T_V_load_1', mabonSOC/mabonsoc.cpp:28) on array 'T_V_r'.
WARNING: [SCHED 204-69] Unable to schedule 'load' operation ('T_V_load_8', mabonSOC/mabonsoc.cpp:28) on array 'T_V_r' due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'T_V_r'.
WARNING: [SCHED 204-69] Unable to schedule 'store' operation ('UCB_V_addr_6_write_ln30', mabonSOC/mabonsoc.cpp:30) of variable 'add_ln703_27', mabonSOC/mabonsoc.cpp:30 on array 'UCB.V', mabonSOC/mabonsoc.cpp:9 due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'UCB_V'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 64, Depth = 66.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 3.61 seconds; current allocated memory: 378.227 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 2.083 seconds; current allocated memory: 382.264 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'log_28_15_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'log_28_15_s_log_apfixed_reduce_3' to 'log_28_15_s_log_abkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'log_28_15_s_log_apfixed_reduce_2' to 'log_28_15_s_log_acud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'log_28_15_s_log_apfixed_reduce_s' to 'log_28_15_s_log_adEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'mabonsoc_mac_mulsub_24ns_4ns_29ns_29_1_1' to 'mabonsoc_mac_mulseOg' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'mabonsoc_mac_mulseOg': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'log_28_15_s'.
INFO: [HLS 200-111]  Elapsed time: 4.138 seconds; current allocated memory: 388.227 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'sqrt_fixed_28_15_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'sqrt_fixed_28_15_s'.
INFO: [HLS 200-111]  Elapsed time: 1.143 seconds; current allocated memory: 391.512 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'mabonsoc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'mabonsoc/Out_r' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mabonsoc/reward' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'mabonsoc' to 's_axilite & ap_ctrl_hs'.
WARNING: [RTGEN 206-101] Register 'Index_V' is power-on initialization.
WARNING: [RTGEN 206-101] Register 't_V' is power-on initialization.
INFO: [RTGEN 206-100] Bundling port 'return', 'Out_r' and 'reward' to AXI-Lite port BUS_A.
INFO: [SYN 201-210] Renamed object name 'mabonsoc_sdiv_32ns_15ns_32_36_1' to 'mabonsoc_sdiv_32nfYi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'mabonsoc_udiv_18ns_14ns_18_22_1' to 'mabonsoc_udiv_18ng8j' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'mabonsoc_sdiv_32nfYi': 16 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mabonsoc_udiv_18ng8j': 16 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'mabonsoc'.
INFO: [HLS 200-111]  Elapsed time: 1.865 seconds; current allocated memory: 397.295 MB.
INFO: [RTMG 210-279] Implementing memory 'log_28_15_s_log_abkb_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'log_28_15_s_log_acud_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'log_28_15_s_log_adEe_rom' using distributed ROMs.
INFO: [RTMG 210-282] Generating pipelined core: 'mabonsoc_sdiv_32nfYi_div'
INFO: [RTMG 210-282] Generating pipelined core: 'mabonsoc_udiv_18ng8j_div'
INFO: [RTMG 210-278] Implementing memory 'mabonsoc_X_V_ram (RAM)' using distributed RAMs with power-on initialization.
INFO: [RTMG 210-278] Implementing memory 'mabonsoc_UCB_V_ram (RAM)' using block RAMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:24 ; elapsed = 00:01:19 . Memory (MB): peak = 494.594 ; gain = 403.180
INFO: [VHDL 208-304] Generating VHDL RTL for mabonsoc.
INFO: [VLOG 209-307] Generating Verilog RTL for mabonsoc.
INFO: [HLS 200-112] Total elapsed time: 78.935 seconds; peak allocated memory: 397.295 MB.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg484-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'mabonSOC/mabonsoc.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:01 ; elapsed = 00:00:50 . Memory (MB): peak = 178.719 ; gain = 87.359
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:01 ; elapsed = 00:00:50 . Memory (MB): peak = 178.719 ; gain = 87.359
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:03 ; elapsed = 00:00:53 . Memory (MB): peak = 258.734 ; gain = 167.375
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'log_apfixed_reduce::range_reduce<ap_fixed<29, 7, (ap_q_mode)5, (ap_o_mode)3, 0>, 4, 4, 24, 15>' into 'log_apfixed_reduce::log_traits<2>::range_reduction<24>' (E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_log_apfixed.h:252) automatically.
INFO: [XFORM 203-602] Inlining function 'log_apfixed_reduce::log_traits<2>::range_reduction<24>' into 'log_apfixed_reduce::log<28, 15>' (E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_log_apfixed.h:771) automatically.
INFO: [XFORM 203-602] Inlining function 'log_apfixed_reduce::log<27, 14>' into 'hls::log<27, 14>' (E:/xilinx/Vivado/2019.1/common/technology/autopilot\hls_math.h:1200) automatically.
INFO: [XFORM 203-602] Inlining function 'sqrt_fixed<27, 14>' into 'hls::sqrt<27, 14>' (E:/xilinx/Vivado/2019.1/common/technology/autopilot\hls_math.h:1272) automatically.
INFO: [XFORM 203-602] Inlining function 'hls::log<27, 14>' into 'mabonsoc' (mabonSOC/mabonsoc.cpp:22) automatically.
INFO: [XFORM 203-602] Inlining function 'hls::sqrt<27, 14>' into 'mabonsoc' (mabonSOC/mabonsoc.cpp:28) automatically.
WARNING: [SYNCHK 200-23] E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_sqrt_apfixed.h:272: variable-indexed range selection may cause suboptimal QoR.
INFO: [SYNCHK 200-10] 0 error(s), 1 warning(s).
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:04 ; elapsed = 00:00:54 . Memory (MB): peak = 311.918 ; gain = 220.559
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'sqrt_fixed<28, 15>' (E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_sqrt_apfixed.h:44:36).
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'log_apfixed_reduce::log<28, 15>' (E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_log_apfixed.h:500:9).
INFO: [HLS 200-489] Unrolling loop 'Loop-1' (E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_sqrt_apfixed.h:267) in function 'sqrt_fixed<28, 15>' completely with a factor of 8.
INFO: [HLS 200-489] Unrolling loop 'Loop-2' (E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_sqrt_apfixed.h:295) in function 'sqrt_fixed<28, 15>' completely with a factor of 14.
INFO: [HLS 200-489] Unrolling loop 'Loop-1' (E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_log_apfixed.h:729) in function 'log_apfixed_reduce::log<28, 15>' completely with a factor of 28.
INFO: [XFORM 203-602] Inlining function 'log_apfixed_reduce::range_reduce<ap_fixed<29, 7, (ap_q_mode)5, (ap_o_mode)3, 0>, 4, 4, 24, 15>' into 'log_apfixed_reduce::log_traits<2>::range_reduction<24>' (E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_log_apfixed.h:252) automatically.
INFO: [XFORM 203-602] Inlining function 'log_apfixed_reduce::log_traits<2>::range_reduction<24>' into 'log_apfixed_reduce::log<28, 15>' (E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_log_apfixed.h:771) automatically.
INFO: [XFORM 203-602] Inlining function 'log_apfixed_reduce::log<27, 14>' into 'hls::log<27, 14>' (E:/xilinx/Vivado/2019.1/common/technology/autopilot\hls_math.h:1200) automatically.
INFO: [XFORM 203-602] Inlining function 'sqrt_fixed<27, 14>' into 'hls::sqrt<27, 14>' (E:/xilinx/Vivado/2019.1/common/technology/autopilot\hls_math.h:1272) automatically.
INFO: [XFORM 203-602] Inlining function 'hls::log<27, 14>' into 'mabonsoc' (mabonSOC/mabonsoc.cpp:22) automatically.
INFO: [XFORM 203-602] Inlining function 'hls::sqrt<27, 14>' into 'mabonsoc' (mabonSOC/mabonsoc.cpp:28) automatically.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock to (E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_sqrt_apfixed.h:372:1) in function 'sqrt_fixed<28, 15>'... converting 111 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_log_apfixed.h:727:44) to (E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_log_apfixed.h:747:17) in function 'log_apfixed_reduce::log<28, 15>'... converting 29 basic blocks.
INFO: [XFORM 203-11] Balancing expressions in function 'log_apfixed_reduce::log<28, 15>' (E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_log_apfixed.h:178:90)...3 expression(s) balanced.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:06 ; elapsed = 00:00:56 . Memory (MB): peak = 408.172 ; gain = 316.813
WARNING: [XFORM 203-631] Renaming function 'log_apfixed_reduce::log<28, 15>' to 'log<28, 15>' (E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_log_apfixed.h:178:90)
WARNING: [XFORM 203-532] Unable to perform loop rewinding: Function 'mabonsoc' (mabonSOC/mabonsoc.cpp:2) contains multiple loops.
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:07 ; elapsed = 00:00:57 . Memory (MB): peak = 432.914 ; gain = 341.555
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'mabonsoc' ...
WARNING: [SYN 201-103] Legalizing function name 'log<28, 15>' to 'log_28_15_s'.
WARNING: [SYN 201-103] Legalizing function name 'sqrt_fixed<28, 15>' to 'sqrt_fixed_28_15_s'.
WARNING: [SYN 201-107] Renaming port name 'mabonsoc/Out' to 'mabonsoc/Out_r' to avoid the conflict with HDL keywords or other object names.
WARNING: [SYN 201-107] Renaming port name 'mabonsoc/T_V' to 'mabonsoc/T_V_r' to avoid the conflict with HDL keywords or other object names.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'log_28_15_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'log<28, 15>'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 7.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 57.652 seconds; current allocated memory: 371.019 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.321 seconds; current allocated memory: 372.198 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'sqrt_fixed_28_15_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'sqrt_fixed<28, 15>'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 11.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.726 seconds; current allocated memory: 373.319 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.416 seconds; current allocated memory: 374.853 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'mabonsoc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'L1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 37.
INFO: [SCHED 204-61] Pipelining loop 'L2'.
WARNING: [SCHED 204-68] The II Violation in module 'mabonsoc' (Loop: L2): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1)
   between 'store' operation ('Index_V_write_ln36', mabonSOC/mabonsoc.cpp:36) of variable 'zext_ln33', mabonSOC/mabonsoc.cpp:33 on static variable 'Index_V' and 'load' operation ('Index_V_load_1', mabonSOC/mabonsoc.cpp:35) on static variable 'Index_V'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 2, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.669 seconds; current allocated memory: 375.557 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.501 seconds; current allocated memory: 376.307 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'log_28_15_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'log_28_15_s_log_apfixed_reduce_3' to 'log_28_15_s_log_abkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'log_28_15_s_log_apfixed_reduce_2' to 'log_28_15_s_log_acud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'log_28_15_s_log_apfixed_reduce_s' to 'log_28_15_s_log_adEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'mabonsoc_mac_mulsub_24ns_4ns_29ns_29_1_1' to 'mabonsoc_mac_mulseOg' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'mabonsoc_mac_mulseOg': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'log_28_15_s'.
INFO: [HLS 200-111]  Elapsed time: 0.714 seconds; current allocated memory: 378.883 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'sqrt_fixed_28_15_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'sqrt_fixed_28_15_s'.
INFO: [HLS 200-111]  Elapsed time: 1.106 seconds; current allocated memory: 382.117 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'mabonsoc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'mabonsoc/Out_r' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mabonsoc/reward' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'mabonsoc' to 's_axilite & ap_ctrl_hs'.
WARNING: [RTGEN 206-101] Register 'Index_V' is power-on initialization.
WARNING: [RTGEN 206-101] Register 't_V' is power-on initialization.
INFO: [RTGEN 206-100] Bundling port 'return', 'Out_r' and 'reward' to AXI-Lite port BUS_A.
INFO: [SYN 201-210] Renamed object name 'mabonsoc_sdiv_32ns_15ns_32_36_1' to 'mabonsoc_sdiv_32nfYi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'mabonsoc_udiv_18ns_14ns_18_22_1' to 'mabonsoc_udiv_18ng8j' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'mabonsoc_sdiv_32nfYi': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mabonsoc_udiv_18ng8j': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'mabonsoc'.
INFO: [HLS 200-111]  Elapsed time: 1.637 seconds; current allocated memory: 384.487 MB.
INFO: [RTMG 210-279] Implementing memory 'log_28_15_s_log_abkb_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'log_28_15_s_log_acud_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'log_28_15_s_log_adEe_rom' using distributed ROMs.
INFO: [RTMG 210-282] Generating pipelined core: 'mabonsoc_sdiv_32nfYi_div'
INFO: [RTMG 210-282] Generating pipelined core: 'mabonsoc_udiv_18ng8j_div'
INFO: [RTMG 210-278] Implementing memory 'mabonsoc_X_V_ram (RAM)' using distributed RAMs with power-on initialization.
INFO: [RTMG 210-278] Implementing memory 'mabonsoc_UCB_V_ram (RAM)' using distributed RAMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:13 ; elapsed = 00:01:06 . Memory (MB): peak = 470.086 ; gain = 378.727
INFO: [VHDL 208-304] Generating VHDL RTL for mabonsoc.
INFO: [VLOG 209-307] Generating Verilog RTL for mabonsoc.
INFO: [HLS 200-112] Total elapsed time: 66.322 seconds; peak allocated memory: 384.487 MB.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg484-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'mabonSOC/mabonsoc.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:01 ; elapsed = 00:00:50 . Memory (MB): peak = 178.855 ; gain = 87.297
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:01 ; elapsed = 00:00:50 . Memory (MB): peak = 178.855 ; gain = 87.297
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:03 ; elapsed = 00:00:53 . Memory (MB): peak = 259.012 ; gain = 167.453
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'log_apfixed_reduce::range_reduce<ap_fixed<29, 7, (ap_q_mode)5, (ap_o_mode)3, 0>, 4, 4, 24, 15>' into 'log_apfixed_reduce::log_traits<2>::range_reduction<24>' (E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_log_apfixed.h:252) automatically.
INFO: [XFORM 203-602] Inlining function 'log_apfixed_reduce::log_traits<2>::range_reduction<24>' into 'log_apfixed_reduce::log<28, 15>' (E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_log_apfixed.h:771) automatically.
INFO: [XFORM 203-602] Inlining function 'log_apfixed_reduce::log<27, 14>' into 'hls::log<27, 14>' (E:/xilinx/Vivado/2019.1/common/technology/autopilot\hls_math.h:1200) automatically.
INFO: [XFORM 203-602] Inlining function 'sqrt_fixed<27, 14>' into 'hls::sqrt<27, 14>' (E:/xilinx/Vivado/2019.1/common/technology/autopilot\hls_math.h:1272) automatically.
INFO: [XFORM 203-602] Inlining function 'hls::log<27, 14>' into 'mabonsoc' (mabonSOC/mabonsoc.cpp:22) automatically.
INFO: [XFORM 203-602] Inlining function 'hls::sqrt<27, 14>' into 'mabonsoc' (mabonSOC/mabonsoc.cpp:28) automatically.
WARNING: [SYNCHK 200-23] E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_sqrt_apfixed.h:272: variable-indexed range selection may cause suboptimal QoR.
INFO: [SYNCHK 200-10] 0 error(s), 1 warning(s).
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:04 ; elapsed = 00:00:54 . Memory (MB): peak = 313.000 ; gain = 221.441
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'sqrt_fixed<28, 15>' (E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_sqrt_apfixed.h:44:36).
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'log_apfixed_reduce::log<28, 15>' (E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_log_apfixed.h:500:9).
INFO: [HLS 200-489] Unrolling loop 'Loop-1' (E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_sqrt_apfixed.h:267) in function 'sqrt_fixed<28, 15>' completely with a factor of 8.
INFO: [HLS 200-489] Unrolling loop 'Loop-2' (E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_sqrt_apfixed.h:295) in function 'sqrt_fixed<28, 15>' completely with a factor of 14.
INFO: [HLS 200-489] Unrolling loop 'Loop-1' (E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_log_apfixed.h:729) in function 'log_apfixed_reduce::log<28, 15>' completely with a factor of 28.
INFO: [XFORM 203-101] Partitioning array 'UCB.V' (mabonSOC/mabonsoc.cpp:9) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'T.V'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'X.V'  in dimension 1 completely.
INFO: [XFORM 203-602] Inlining function 'log_apfixed_reduce::range_reduce<ap_fixed<29, 7, (ap_q_mode)5, (ap_o_mode)3, 0>, 4, 4, 24, 15>' into 'log_apfixed_reduce::log_traits<2>::range_reduction<24>' (E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_log_apfixed.h:252) automatically.
INFO: [XFORM 203-602] Inlining function 'log_apfixed_reduce::log_traits<2>::range_reduction<24>' into 'log_apfixed_reduce::log<28, 15>' (E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_log_apfixed.h:771) automatically.
INFO: [XFORM 203-602] Inlining function 'log_apfixed_reduce::log<27, 14>' into 'hls::log<27, 14>' (E:/xilinx/Vivado/2019.1/common/technology/autopilot\hls_math.h:1200) automatically.
INFO: [XFORM 203-602] Inlining function 'sqrt_fixed<27, 14>' into 'hls::sqrt<27, 14>' (E:/xilinx/Vivado/2019.1/common/technology/autopilot\hls_math.h:1272) automatically.
INFO: [XFORM 203-602] Inlining function 'hls::log<27, 14>' into 'mabonsoc' (mabonSOC/mabonsoc.cpp:22) automatically.
INFO: [XFORM 203-602] Inlining function 'hls::sqrt<27, 14>' into 'mabonsoc' (mabonSOC/mabonsoc.cpp:28) automatically.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock to (E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_sqrt_apfixed.h:372:1) in function 'sqrt_fixed<28, 15>'... converting 111 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_log_apfixed.h:727:44) to (E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_log_apfixed.h:747:17) in function 'log_apfixed_reduce::log<28, 15>'... converting 29 basic blocks.
INFO: [XFORM 203-11] Balancing expressions in function 'log_apfixed_reduce::log<28, 15>' (E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_log_apfixed.h:178:90)...3 expression(s) balanced.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:06 ; elapsed = 00:00:57 . Memory (MB): peak = 408.871 ; gain = 317.313
WARNING: [XFORM 203-631] Renaming function 'log_apfixed_reduce::log<28, 15>' to 'log<28, 15>' (E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_log_apfixed.h:178:90)
WARNING: [XFORM 203-532] Unable to perform loop rewinding: Function 'mabonsoc' (mabonSOC/mabonsoc.cpp:2) contains multiple loops.
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:08 ; elapsed = 00:00:58 . Memory (MB): peak = 435.852 ; gain = 344.293
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'mabonsoc' ...
WARNING: [SYN 201-103] Legalizing function name 'log<28, 15>' to 'log_28_15_s'.
WARNING: [SYN 201-103] Legalizing function name 'sqrt_fixed<28, 15>' to 'sqrt_fixed_28_15_s'.
WARNING: [SYN 201-107] Renaming port name 'mabonsoc/Out' to 'mabonsoc/Out_r' to avoid the conflict with HDL keywords or other object names.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'log_28_15_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'log<28, 15>'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 7.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 58.566 seconds; current allocated memory: 373.066 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.352 seconds; current allocated memory: 374.260 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'sqrt_fixed_28_15_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'sqrt_fixed<28, 15>'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 11.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.723 seconds; current allocated memory: 375.380 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.405 seconds; current allocated memory: 376.898 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'mabonsoc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'L1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 36.
INFO: [SCHED 204-61] Pipelining loop 'L2'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.712 seconds; current allocated memory: 378.226 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.606 seconds; current allocated memory: 380.510 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'log_28_15_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'log_28_15_s_log_apfixed_reduce_3' to 'log_28_15_s_log_abkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'log_28_15_s_log_apfixed_reduce_2' to 'log_28_15_s_log_acud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'log_28_15_s_log_apfixed_reduce_s' to 'log_28_15_s_log_adEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'mabonsoc_mac_mulsub_24ns_4ns_29ns_29_1_1' to 'mabonsoc_mac_mulseOg' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'mabonsoc_mac_mulseOg': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'log_28_15_s'.
INFO: [HLS 200-111]  Elapsed time: 0.798 seconds; current allocated memory: 383.085 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'sqrt_fixed_28_15_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'sqrt_fixed_28_15_s'.
INFO: [HLS 200-111]  Elapsed time: 1.158 seconds; current allocated memory: 386.321 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'mabonsoc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'mabonsoc/Out_r' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mabonsoc/reward' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'mabonsoc' to 's_axilite & ap_ctrl_hs'.
WARNING: [RTGEN 206-101] Register 'Index_V' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'X_V_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'X_V_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'X_V_2' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'X_V_3' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'X_V_4' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'X_V_5' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'X_V_6' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'X_V_7' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'X_V_8' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'X_V_9' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'X_V_10' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'X_V_11' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'X_V_12' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'X_V_13' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'X_V_14' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'X_V_15' is power-on initialization.
WARNING: [RTGEN 206-101] Register 't_V' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'T_V_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'T_V_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'T_V_2' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'T_V_3' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'T_V_4' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'T_V_5' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'T_V_6' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'T_V_7' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'T_V_8' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'T_V_9' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'T_V_10' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'T_V_11' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'T_V_12' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'T_V_13' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'T_V_14' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'T_V_15' is power-on initialization.
INFO: [RTGEN 206-100] Bundling port 'return', 'Out_r' and 'reward' to AXI-Lite port BUS_A.
INFO: [SYN 201-210] Renamed object name 'mabonsoc_mux_164_14_1_1' to 'mabonsoc_mux_164_fYi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'mabonsoc_sdiv_32ns_15ns_32_36_1' to 'mabonsoc_sdiv_32ng8j' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'mabonsoc_udiv_18ns_14ns_18_22_1' to 'mabonsoc_udiv_18nhbi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'mabonsoc_mux_164_15_1_1' to 'mabonsoc_mux_164_ibs' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'mabonsoc_mux_164_fYi': 4 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mabonsoc_mux_164_ibs': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mabonsoc_sdiv_32ng8j': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mabonsoc_udiv_18nhbi': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'mabonsoc'.
INFO: [HLS 200-111]  Elapsed time: 2.054 seconds; current allocated memory: 389.430 MB.
INFO: [RTMG 210-279] Implementing memory 'log_28_15_s_log_abkb_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'log_28_15_s_log_acud_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'log_28_15_s_log_adEe_rom' using distributed ROMs.
INFO: [RTMG 210-282] Generating pipelined core: 'mabonsoc_sdiv_32ng8j_div'
INFO: [RTMG 210-282] Generating pipelined core: 'mabonsoc_udiv_18nhbi_div'
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:14 ; elapsed = 00:01:08 . Memory (MB): peak = 479.492 ; gain = 387.934
INFO: [VHDL 208-304] Generating VHDL RTL for mabonsoc.
INFO: [VLOG 209-307] Generating Verilog RTL for mabonsoc.
INFO: [HLS 200-112] Total elapsed time: 68.271 seconds; peak allocated memory: 389.430 MB.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg484-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'mabonSOC/mabonsoc.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:01 ; elapsed = 00:00:50 . Memory (MB): peak = 178.605 ; gain = 87.121
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:01 ; elapsed = 00:00:50 . Memory (MB): peak = 178.605 ; gain = 87.121
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:03 ; elapsed = 00:00:53 . Memory (MB): peak = 256.258 ; gain = 164.773
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'log_apfixed_reduce::range_reduce<ap_fixed<29, 7, (ap_q_mode)5, (ap_o_mode)3, 0>, 4, 4, 24, 15>' into 'log_apfixed_reduce::log_traits<2>::range_reduction<24>' (E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_log_apfixed.h:252) automatically.
INFO: [XFORM 203-602] Inlining function 'log_apfixed_reduce::log_traits<2>::range_reduction<24>' into 'log_apfixed_reduce::log<28, 15>' (E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_log_apfixed.h:771) automatically.
INFO: [XFORM 203-602] Inlining function 'log_apfixed_reduce::log<27, 14>' into 'hls::log<27, 14>' (E:/xilinx/Vivado/2019.1/common/technology/autopilot\hls_math.h:1200) automatically.
INFO: [XFORM 203-602] Inlining function 'sqrt_fixed<27, 14>' into 'hls::sqrt<27, 14>' (E:/xilinx/Vivado/2019.1/common/technology/autopilot\hls_math.h:1272) automatically.
INFO: [XFORM 203-602] Inlining function 'hls::log<27, 14>' into 'mabonsoc' (mabonSOC/mabonsoc.cpp:22) automatically.
INFO: [XFORM 203-602] Inlining function 'hls::sqrt<27, 14>' into 'mabonsoc' (mabonSOC/mabonsoc.cpp:28) automatically.
WARNING: [SYNCHK 200-23] E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_sqrt_apfixed.h:272: variable-indexed range selection may cause suboptimal QoR.
INFO: [SYNCHK 200-10] 0 error(s), 1 warning(s).
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:04 ; elapsed = 00:00:54 . Memory (MB): peak = 314.305 ; gain = 222.820
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'sqrt_fixed<28, 15>' (E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_sqrt_apfixed.h:44:36).
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'log_apfixed_reduce::log<28, 15>' (E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_log_apfixed.h:500:9).
INFO: [HLS 200-489] Unrolling loop 'Loop-1' (E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_sqrt_apfixed.h:267) in function 'sqrt_fixed<28, 15>' completely with a factor of 8.
INFO: [HLS 200-489] Unrolling loop 'Loop-2' (E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_sqrt_apfixed.h:295) in function 'sqrt_fixed<28, 15>' completely with a factor of 14.
INFO: [HLS 200-489] Unrolling loop 'Loop-1' (E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_log_apfixed.h:729) in function 'log_apfixed_reduce::log<28, 15>' completely with a factor of 28.
INFO: [XFORM 203-101] Partitioning array 'UCB.V' (mabonSOC/mabonsoc.cpp:9) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'T.V'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'X.V'  in dimension 1 completely.
INFO: [XFORM 203-602] Inlining function 'log_apfixed_reduce::range_reduce<ap_fixed<29, 7, (ap_q_mode)5, (ap_o_mode)3, 0>, 4, 4, 24, 15>' into 'log_apfixed_reduce::log_traits<2>::range_reduction<24>' (E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_log_apfixed.h:252) automatically.
INFO: [XFORM 203-602] Inlining function 'log_apfixed_reduce::log_traits<2>::range_reduction<24>' into 'log_apfixed_reduce::log<28, 15>' (E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_log_apfixed.h:771) automatically.
INFO: [XFORM 203-602] Inlining function 'log_apfixed_reduce::log<27, 14>' into 'hls::log<27, 14>' (E:/xilinx/Vivado/2019.1/common/technology/autopilot\hls_math.h:1200) automatically.
INFO: [XFORM 203-602] Inlining function 'sqrt_fixed<27, 14>' into 'hls::sqrt<27, 14>' (E:/xilinx/Vivado/2019.1/common/technology/autopilot\hls_math.h:1272) automatically.
INFO: [XFORM 203-602] Inlining function 'hls::log<27, 14>' into 'mabonsoc' (mabonSOC/mabonsoc.cpp:22) automatically.
INFO: [XFORM 203-602] Inlining function 'hls::sqrt<27, 14>' into 'mabonsoc' (mabonSOC/mabonsoc.cpp:28) automatically.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock to (E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_sqrt_apfixed.h:372:1) in function 'sqrt_fixed<28, 15>'... converting 111 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_log_apfixed.h:727:44) to (E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_log_apfixed.h:747:17) in function 'log_apfixed_reduce::log<28, 15>'... converting 29 basic blocks.
INFO: [XFORM 203-11] Balancing expressions in function 'log_apfixed_reduce::log<28, 15>' (E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_log_apfixed.h:178:90)...3 expression(s) balanced.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:06 ; elapsed = 00:00:56 . Memory (MB): peak = 408.449 ; gain = 316.965
WARNING: [XFORM 203-631] Renaming function 'log_apfixed_reduce::log<28, 15>' to 'log<28, 15>' (E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_log_apfixed.h:178:90)
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:07 ; elapsed = 00:00:58 . Memory (MB): peak = 435.758 ; gain = 344.273
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'mabonsoc' ...
WARNING: [SYN 201-103] Legalizing function name 'log<28, 15>' to 'log_28_15_s'.
WARNING: [SYN 201-103] Legalizing function name 'sqrt_fixed<28, 15>' to 'sqrt_fixed_28_15_s'.
WARNING: [SYN 201-107] Renaming port name 'mabonsoc/Out' to 'mabonsoc/Out_r' to avoid the conflict with HDL keywords or other object names.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'log_28_15_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'log<28, 15>'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 7.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 58.171 seconds; current allocated memory: 373.202 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.322 seconds; current allocated memory: 374.397 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'sqrt_fixed_28_15_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'sqrt_fixed<28, 15>'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 11.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.724 seconds; current allocated memory: 375.518 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.408 seconds; current allocated memory: 377.034 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'mabonsoc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'L1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 36.
INFO: [SCHED 204-61] Pipelining loop 'L2'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.767 seconds; current allocated memory: 378.514 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.658 seconds; current allocated memory: 381.420 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'log_28_15_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'log_28_15_s_log_apfixed_reduce_3' to 'log_28_15_s_log_abkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'log_28_15_s_log_apfixed_reduce_2' to 'log_28_15_s_log_acud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'log_28_15_s_log_apfixed_reduce_s' to 'log_28_15_s_log_adEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'mabonsoc_mac_mulsub_24ns_4ns_29ns_29_1_1' to 'mabonsoc_mac_mulseOg' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'mabonsoc_mac_mulseOg': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'log_28_15_s'.
INFO: [HLS 200-111]  Elapsed time: 0.827 seconds; current allocated memory: 384.028 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'sqrt_fixed_28_15_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'sqrt_fixed_28_15_s'.
INFO: [HLS 200-111]  Elapsed time: 1.127 seconds; current allocated memory: 387.265 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'mabonsoc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'mabonsoc/Out_r' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mabonsoc/reward' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'mabonsoc' to 's_axilite & ap_ctrl_hs'.
WARNING: [RTGEN 206-101] Register 'Index_V' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'X_V_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'X_V_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'X_V_2' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'X_V_3' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'X_V_4' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'X_V_5' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'X_V_6' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'X_V_7' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'X_V_8' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'X_V_9' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'X_V_10' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'X_V_11' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'X_V_12' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'X_V_13' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'X_V_14' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'X_V_15' is power-on initialization.
WARNING: [RTGEN 206-101] Register 't_V' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'T_V_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'T_V_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'T_V_2' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'T_V_3' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'T_V_4' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'T_V_5' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'T_V_6' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'T_V_7' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'T_V_8' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'T_V_9' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'T_V_10' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'T_V_11' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'T_V_12' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'T_V_13' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'T_V_14' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'T_V_15' is power-on initialization.
INFO: [RTGEN 206-100] Bundling port 'return', 'Out_r' and 'reward' to AXI-Lite port BUS_A.
INFO: [SYN 201-210] Renamed object name 'mabonsoc_mux_164_14_1_1' to 'mabonsoc_mux_164_fYi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'mabonsoc_sdiv_32ns_15ns_32_36_1' to 'mabonsoc_sdiv_32ng8j' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'mabonsoc_udiv_18ns_14ns_18_22_1' to 'mabonsoc_udiv_18nhbi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'mabonsoc_mux_164_15_1_1' to 'mabonsoc_mux_164_ibs' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'mabonsoc_mux_164_fYi': 4 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mabonsoc_mux_164_ibs': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mabonsoc_sdiv_32ng8j': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mabonsoc_udiv_18nhbi': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'mabonsoc'.
INFO: [HLS 200-111]  Elapsed time: 2.142 seconds; current allocated memory: 390.411 MB.
INFO: [RTMG 210-279] Implementing memory 'log_28_15_s_log_abkb_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'log_28_15_s_log_acud_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'log_28_15_s_log_adEe_rom' using distributed ROMs.
INFO: [RTMG 210-282] Generating pipelined core: 'mabonsoc_sdiv_32ng8j_div'
INFO: [RTMG 210-282] Generating pipelined core: 'mabonsoc_udiv_18nhbi_div'
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:14 ; elapsed = 00:01:08 . Memory (MB): peak = 480.602 ; gain = 389.117
INFO: [VHDL 208-304] Generating VHDL RTL for mabonsoc.
INFO: [VLOG 209-307] Generating Verilog RTL for mabonsoc.
INFO: [HLS 200-112] Total elapsed time: 68.186 seconds; peak allocated memory: 390.411 MB.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg484-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'mabonSOC/mabonsoc.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:01 ; elapsed = 00:00:50 . Memory (MB): peak = 178.676 ; gain = 87.266
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:01 ; elapsed = 00:00:50 . Memory (MB): peak = 178.676 ; gain = 87.266
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:03 ; elapsed = 00:00:53 . Memory (MB): peak = 256.285 ; gain = 164.875
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'log_apfixed_reduce::range_reduce<ap_fixed<29, 7, (ap_q_mode)5, (ap_o_mode)3, 0>, 4, 4, 24, 15>' into 'log_apfixed_reduce::log_traits<2>::range_reduction<24>' (E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_log_apfixed.h:252) automatically.
INFO: [XFORM 203-602] Inlining function 'log_apfixed_reduce::log_traits<2>::range_reduction<24>' into 'log_apfixed_reduce::log<28, 15>' (E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_log_apfixed.h:771) automatically.
INFO: [XFORM 203-602] Inlining function 'log_apfixed_reduce::log<27, 14>' into 'hls::log<27, 14>' (E:/xilinx/Vivado/2019.1/common/technology/autopilot\hls_math.h:1200) automatically.
INFO: [XFORM 203-602] Inlining function 'sqrt_fixed<27, 14>' into 'hls::sqrt<27, 14>' (E:/xilinx/Vivado/2019.1/common/technology/autopilot\hls_math.h:1272) automatically.
INFO: [XFORM 203-602] Inlining function 'hls::log<27, 14>' into 'mabonsoc' (mabonSOC/mabonsoc.cpp:22) automatically.
INFO: [XFORM 203-602] Inlining function 'hls::sqrt<27, 14>' into 'mabonsoc' (mabonSOC/mabonsoc.cpp:28) automatically.
WARNING: [SYNCHK 200-23] E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_sqrt_apfixed.h:272: variable-indexed range selection may cause suboptimal QoR.
INFO: [SYNCHK 200-10] 0 error(s), 1 warning(s).
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:04 ; elapsed = 00:00:54 . Memory (MB): peak = 314.797 ; gain = 223.387
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'sqrt_fixed<28, 15>' (E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_sqrt_apfixed.h:44:36).
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'log_apfixed_reduce::log<28, 15>' (E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_log_apfixed.h:500:9).
INFO: [HLS 200-489] Unrolling loop 'Loop-1' (E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_sqrt_apfixed.h:267) in function 'sqrt_fixed<28, 15>' completely with a factor of 8.
INFO: [HLS 200-489] Unrolling loop 'Loop-2' (E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_sqrt_apfixed.h:295) in function 'sqrt_fixed<28, 15>' completely with a factor of 14.
INFO: [HLS 200-489] Unrolling loop 'Loop-1' (E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_log_apfixed.h:729) in function 'log_apfixed_reduce::log<28, 15>' completely with a factor of 28.
INFO: [XFORM 203-101] Partitioning array 'UCB.V' (mabonSOC/mabonsoc.cpp:9) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'T.V'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'X.V'  in dimension 1 completely.
INFO: [XFORM 203-602] Inlining function 'log_apfixed_reduce::range_reduce<ap_fixed<29, 7, (ap_q_mode)5, (ap_o_mode)3, 0>, 4, 4, 24, 15>' into 'log_apfixed_reduce::log_traits<2>::range_reduction<24>' (E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_log_apfixed.h:252) automatically.
INFO: [XFORM 203-602] Inlining function 'log_apfixed_reduce::log_traits<2>::range_reduction<24>' into 'log_apfixed_reduce::log<28, 15>' (E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_log_apfixed.h:771) automatically.
INFO: [XFORM 203-602] Inlining function 'log_apfixed_reduce::log<27, 14>' into 'hls::log<27, 14>' (E:/xilinx/Vivado/2019.1/common/technology/autopilot\hls_math.h:1200) automatically.
INFO: [XFORM 203-602] Inlining function 'sqrt_fixed<27, 14>' into 'hls::sqrt<27, 14>' (E:/xilinx/Vivado/2019.1/common/technology/autopilot\hls_math.h:1272) automatically.
INFO: [XFORM 203-602] Inlining function 'hls::log<27, 14>' into 'mabonsoc' (mabonSOC/mabonsoc.cpp:22) automatically.
INFO: [XFORM 203-602] Inlining function 'hls::sqrt<27, 14>' into 'mabonsoc' (mabonSOC/mabonsoc.cpp:28) automatically.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock to (E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_sqrt_apfixed.h:372:1) in function 'sqrt_fixed<28, 15>'... converting 111 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_log_apfixed.h:727:44) to (E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_log_apfixed.h:747:17) in function 'log_apfixed_reduce::log<28, 15>'... converting 29 basic blocks.
INFO: [XFORM 203-11] Balancing expressions in function 'log_apfixed_reduce::log<28, 15>' (E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_log_apfixed.h:178:90)...3 expression(s) balanced.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:06 ; elapsed = 00:00:56 . Memory (MB): peak = 408.863 ; gain = 317.453
WARNING: [XFORM 203-631] Renaming function 'log_apfixed_reduce::log<28, 15>' to 'log<28, 15>' (E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_log_apfixed.h:178:90)
WARNING: [XFORM 203-532] Unable to perform loop rewinding: Function 'mabonsoc' (mabonSOC/mabonsoc.cpp:2) contains multiple loops.
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:07 ; elapsed = 00:00:58 . Memory (MB): peak = 436.109 ; gain = 344.699
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'mabonsoc' ...
WARNING: [SYN 201-103] Legalizing function name 'log<28, 15>' to 'log_28_15_s'.
WARNING: [SYN 201-103] Legalizing function name 'sqrt_fixed<28, 15>' to 'sqrt_fixed_28_15_s'.
WARNING: [SYN 201-107] Renaming port name 'mabonsoc/Out' to 'mabonsoc/Out_r' to avoid the conflict with HDL keywords or other object names.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'log_28_15_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'log<28, 15>'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 7.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 58.282 seconds; current allocated memory: 373.066 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.331 seconds; current allocated memory: 374.260 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'sqrt_fixed_28_15_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'sqrt_fixed<28, 15>'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 11.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.733 seconds; current allocated memory: 375.382 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.438 seconds; current allocated memory: 376.898 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'mabonsoc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'L1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 36.
INFO: [SCHED 204-61] Pipelining loop 'L2'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.742 seconds; current allocated memory: 378.226 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.623 seconds; current allocated memory: 380.510 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'log_28_15_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'log_28_15_s_log_apfixed_reduce_3' to 'log_28_15_s_log_abkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'log_28_15_s_log_apfixed_reduce_2' to 'log_28_15_s_log_acud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'log_28_15_s_log_apfixed_reduce_s' to 'log_28_15_s_log_adEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'mabonsoc_mac_mulsub_24ns_4ns_29ns_29_1_1' to 'mabonsoc_mac_mulseOg' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'mabonsoc_mac_mulseOg': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'log_28_15_s'.
INFO: [HLS 200-111]  Elapsed time: 0.804 seconds; current allocated memory: 383.085 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'sqrt_fixed_28_15_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'sqrt_fixed_28_15_s'.
INFO: [HLS 200-111]  Elapsed time: 1.11 seconds; current allocated memory: 386.321 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'mabonsoc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'mabonsoc/Out_r' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mabonsoc/reward' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'mabonsoc' to 's_axilite & ap_ctrl_hs'.
WARNING: [RTGEN 206-101] Register 'Index_V' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'X_V_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'X_V_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'X_V_2' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'X_V_3' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'X_V_4' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'X_V_5' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'X_V_6' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'X_V_7' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'X_V_8' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'X_V_9' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'X_V_10' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'X_V_11' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'X_V_12' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'X_V_13' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'X_V_14' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'X_V_15' is power-on initialization.
WARNING: [RTGEN 206-101] Register 't_V' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'T_V_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'T_V_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'T_V_2' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'T_V_3' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'T_V_4' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'T_V_5' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'T_V_6' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'T_V_7' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'T_V_8' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'T_V_9' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'T_V_10' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'T_V_11' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'T_V_12' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'T_V_13' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'T_V_14' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'T_V_15' is power-on initialization.
INFO: [RTGEN 206-100] Bundling port 'return', 'Out_r' and 'reward' to AXI-Lite port BUS_A.
INFO: [SYN 201-210] Renamed object name 'mabonsoc_mux_164_14_1_1' to 'mabonsoc_mux_164_fYi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'mabonsoc_sdiv_32ns_15ns_32_36_1' to 'mabonsoc_sdiv_32ng8j' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'mabonsoc_udiv_18ns_14ns_18_22_1' to 'mabonsoc_udiv_18nhbi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'mabonsoc_mux_164_15_1_1' to 'mabonsoc_mux_164_ibs' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'mabonsoc_mux_164_fYi': 4 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mabonsoc_mux_164_ibs': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mabonsoc_sdiv_32ng8j': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mabonsoc_udiv_18nhbi': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'mabonsoc'.
INFO: [HLS 200-111]  Elapsed time: 2.098 seconds; current allocated memory: 389.430 MB.
INFO: [RTMG 210-279] Implementing memory 'log_28_15_s_log_abkb_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'log_28_15_s_log_acud_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'log_28_15_s_log_adEe_rom' using distributed ROMs.
INFO: [RTMG 210-282] Generating pipelined core: 'mabonsoc_sdiv_32ng8j_div'
INFO: [RTMG 210-282] Generating pipelined core: 'mabonsoc_udiv_18nhbi_div'
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:15 ; elapsed = 00:01:08 . Memory (MB): peak = 479.953 ; gain = 388.543
INFO: [VHDL 208-304] Generating VHDL RTL for mabonsoc.
INFO: [VLOG 209-307] Generating Verilog RTL for mabonsoc.
INFO: [HLS 200-112] Total elapsed time: 68.103 seconds; peak allocated memory: 389.430 MB.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg484-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'mabonSOC/mabonsoc.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:01 ; elapsed = 00:00:50 . Memory (MB): peak = 178.512 ; gain = 87.098
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:01 ; elapsed = 00:00:50 . Memory (MB): peak = 178.512 ; gain = 87.098
INFO: [HLS 200-10] Starting code transformations ...
INFO: [XFORM 203-501] Unrolling loop 'L1' (mabonSOC/mabonsoc.cpp:25) in function 'mabonsoc(int*, int*)': changing partial unrolling into complete unrolling since the unrolling factor (=16) is no less than the loop trip count (=16).
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:03 ; elapsed = 00:00:53 . Memory (MB): peak = 257.984 ; gain = 166.570
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'log_apfixed_reduce::range_reduce<ap_fixed<29, 7, (ap_q_mode)5, (ap_o_mode)3, 0>, 4, 4, 24, 15>' into 'log_apfixed_reduce::log_traits<2>::range_reduction<24>' (E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_log_apfixed.h:252) automatically.
INFO: [XFORM 203-602] Inlining function 'log_apfixed_reduce::log_traits<2>::range_reduction<24>' into 'log_apfixed_reduce::log<28, 15>' (E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_log_apfixed.h:771) automatically.
INFO: [XFORM 203-602] Inlining function 'log_apfixed_reduce::log<27, 14>' into 'hls::log<27, 14>' (E:/xilinx/Vivado/2019.1/common/technology/autopilot\hls_math.h:1200) automatically.
INFO: [XFORM 203-602] Inlining function 'sqrt_fixed<27, 14>' into 'hls::sqrt<27, 14>' (E:/xilinx/Vivado/2019.1/common/technology/autopilot\hls_math.h:1272) automatically.
INFO: [XFORM 203-602] Inlining function 'hls::log<27, 14>' into 'mabonsoc' (mabonSOC/mabonsoc.cpp:22) automatically.
INFO: [XFORM 203-602] Inlining function 'hls::sqrt<27, 14>' into 'mabonsoc' (mabonSOC/mabonsoc.cpp:28) automatically.
WARNING: [SYNCHK 200-23] E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_sqrt_apfixed.h:272: variable-indexed range selection may cause suboptimal QoR.
INFO: [SYNCHK 200-10] 0 error(s), 1 warning(s).
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:04 ; elapsed = 00:00:54 . Memory (MB): peak = 314.148 ; gain = 222.734
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'sqrt_fixed<28, 15>' (E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_sqrt_apfixed.h:44:36).
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'log_apfixed_reduce::log<28, 15>' (E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_log_apfixed.h:500:9).
INFO: [HLS 200-489] Unrolling loop 'Loop-1' (E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_sqrt_apfixed.h:267) in function 'sqrt_fixed<28, 15>' completely with a factor of 8.
INFO: [HLS 200-489] Unrolling loop 'Loop-2' (E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_sqrt_apfixed.h:295) in function 'sqrt_fixed<28, 15>' completely with a factor of 14.
INFO: [XFORM 203-501] Unrolling loop 'L1' (mabonSOC/mabonsoc.cpp:25) in function 'mabonsoc': changing partial unrolling into complete unrolling since the unrolling factor (=16) is no less than the loop trip count (=16).
INFO: [HLS 200-489] Unrolling loop 'L1' (mabonSOC/mabonsoc.cpp:25) in function 'mabonsoc' completely with a factor of 16.
WARNING: [XFORM 203-505] Pipeline directive for loop 'L1' (mabonSOC/mabonsoc.cpp:25) in function 'mabonsoc' has been removed because the loop is unrolled completely.
INFO: [HLS 200-489] Unrolling loop 'Loop-1' (E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_log_apfixed.h:729) in function 'log_apfixed_reduce::log<28, 15>' completely with a factor of 28.
INFO: [XFORM 203-101] Partitioning array 'UCB.V' (mabonSOC/mabonsoc.cpp:9) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'T.V'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'X.V'  in dimension 1 completely.
INFO: [XFORM 203-602] Inlining function 'log_apfixed_reduce::range_reduce<ap_fixed<29, 7, (ap_q_mode)5, (ap_o_mode)3, 0>, 4, 4, 24, 15>' into 'log_apfixed_reduce::log_traits<2>::range_reduction<24>' (E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_log_apfixed.h:252) automatically.
INFO: [XFORM 203-602] Inlining function 'log_apfixed_reduce::log_traits<2>::range_reduction<24>' into 'log_apfixed_reduce::log<28, 15>' (E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_log_apfixed.h:771) automatically.
INFO: [XFORM 203-602] Inlining function 'log_apfixed_reduce::log<27, 14>' into 'hls::log<27, 14>' (E:/xilinx/Vivado/2019.1/common/technology/autopilot\hls_math.h:1200) automatically.
INFO: [XFORM 203-602] Inlining function 'sqrt_fixed<27, 14>' into 'hls::sqrt<27, 14>' (E:/xilinx/Vivado/2019.1/common/technology/autopilot\hls_math.h:1272) automatically.
INFO: [XFORM 203-602] Inlining function 'hls::log<27, 14>' into 'mabonsoc' (mabonSOC/mabonsoc.cpp:22) automatically.
INFO: [XFORM 203-602] Inlining function 'hls::sqrt<27, 14>' into 'mabonsoc' (mabonSOC/mabonsoc.cpp:28) automatically.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock to (E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_sqrt_apfixed.h:372:1) in function 'sqrt_fixed<28, 15>'... converting 111 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_log_apfixed.h:727:44) to (E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_log_apfixed.h:747:17) in function 'log_apfixed_reduce::log<28, 15>'... converting 29 basic blocks.
INFO: [XFORM 203-11] Balancing expressions in function 'log_apfixed_reduce::log<28, 15>' (E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_log_apfixed.h:178:90)...3 expression(s) balanced.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:06 ; elapsed = 00:00:57 . Memory (MB): peak = 410.250 ; gain = 318.836
WARNING: [XFORM 203-631] Renaming function 'log_apfixed_reduce::log<28, 15>' to 'log<28, 15>' (E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_log_apfixed.h:178:90)
WARNING: [XFORM 203-532] Unable to rewind loop 'L2' (mabonSOC/mabonsoc.cpp:33) in function 'mabonsoc': initialization section preceding the loop contains control flow.
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:08 ; elapsed = 00:00:59 . Memory (MB): peak = 438.422 ; gain = 347.008
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'mabonsoc' ...
WARNING: [SYN 201-103] Legalizing function name 'log<28, 15>' to 'log_28_15_s'.
WARNING: [SYN 201-103] Legalizing function name 'sqrt_fixed<28, 15>' to 'sqrt_fixed_28_15_s'.
WARNING: [SYN 201-107] Renaming port name 'mabonsoc/Out' to 'mabonsoc/Out_r' to avoid the conflict with HDL keywords or other object names.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'log_28_15_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'log<28, 15>'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 7.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 59.048 seconds; current allocated memory: 375.107 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.335 seconds; current allocated memory: 376.301 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'sqrt_fixed_28_15_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'sqrt_fixed<28, 15>'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 11.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.725 seconds; current allocated memory: 377.421 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.431 seconds; current allocated memory: 378.939 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'mabonsoc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'L2'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 1.489 seconds; current allocated memory: 381.234 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 2.494 seconds; current allocated memory: 387.857 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'log_28_15_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'log_28_15_s_log_apfixed_reduce_3' to 'log_28_15_s_log_abkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'log_28_15_s_log_apfixed_reduce_2' to 'log_28_15_s_log_acud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'log_28_15_s_log_apfixed_reduce_s' to 'log_28_15_s_log_adEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'mabonsoc_mac_mulsub_24ns_4ns_29ns_29_1_1' to 'mabonsoc_mac_mulseOg' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'mabonsoc_mac_mulseOg': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'log_28_15_s'.
INFO: [HLS 200-111]  Elapsed time: 5.314 seconds; current allocated memory: 394.919 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'sqrt_fixed_28_15_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'sqrt_fixed_28_15_s'.
INFO: [HLS 200-111]  Elapsed time: 1.128 seconds; current allocated memory: 398.148 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'mabonsoc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'mabonsoc/Out_r' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mabonsoc/reward' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'mabonsoc' to 's_axilite & ap_ctrl_hs'.
WARNING: [RTGEN 206-101] Register 'Index_V' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'X_V_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'X_V_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'X_V_2' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'X_V_3' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'X_V_4' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'X_V_5' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'X_V_6' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'X_V_7' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'X_V_8' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'X_V_9' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'X_V_10' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'X_V_11' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'X_V_12' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'X_V_13' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'X_V_14' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'X_V_15' is power-on initialization.
WARNING: [RTGEN 206-101] Register 't_V' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'T_V_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'T_V_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'T_V_2' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'T_V_3' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'T_V_4' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'T_V_5' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'T_V_6' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'T_V_7' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'T_V_8' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'T_V_9' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'T_V_10' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'T_V_11' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'T_V_12' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'T_V_13' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'T_V_14' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'T_V_15' is power-on initialization.
INFO: [RTGEN 206-100] Bundling port 'return', 'Out_r' and 'reward' to AXI-Lite port BUS_A.
INFO: [SYN 201-210] Renamed object name 'mabonsoc_mux_164_14_1_1' to 'mabonsoc_mux_164_fYi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'mabonsoc_sdiv_32ns_15ns_32_36_seq_1' to 'mabonsoc_sdiv_32ng8j' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'mabonsoc_udiv_18ns_14ns_18_22_seq_1' to 'mabonsoc_udiv_18nhbi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'mabonsoc_mux_164_15_1_1' to 'mabonsoc_mux_164_ibs' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'mabonsoc_mux_164_fYi': 34 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mabonsoc_mux_164_ibs': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mabonsoc_sdiv_32ng8j': 16 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mabonsoc_udiv_18nhbi': 16 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'mabonsoc'.
INFO: [HLS 200-111]  Elapsed time: 2.346 seconds; current allocated memory: 405.323 MB.
INFO: [RTMG 210-279] Implementing memory 'log_28_15_s_log_abkb_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'log_28_15_s_log_acud_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'log_28_15_s_log_adEe_rom' using distributed ROMs.
INFO: [RTMG 210-282] Generating pipelined core: 'mabonsoc_sdiv_32ng8j_div'
INFO: [RTMG 210-282] Generating pipelined core: 'mabonsoc_udiv_18nhbi_div'
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:26 ; elapsed = 00:01:21 . Memory (MB): peak = 509.605 ; gain = 418.191
INFO: [VHDL 208-304] Generating VHDL RTL for mabonsoc.
INFO: [VLOG 209-307] Generating Verilog RTL for mabonsoc.
INFO: [HLS 200-112] Total elapsed time: 81.109 seconds; peak allocated memory: 405.323 MB.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg484-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'mabonSOC/mabonsoc.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:01 ; elapsed = 00:00:50 . Memory (MB): peak = 178.398 ; gain = 87.035
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:01 ; elapsed = 00:00:50 . Memory (MB): peak = 178.398 ; gain = 87.035
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:03 ; elapsed = 00:00:53 . Memory (MB): peak = 257.820 ; gain = 166.457
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'log_apfixed_reduce::range_reduce<ap_fixed<29, 7, (ap_q_mode)5, (ap_o_mode)3, 0>, 4, 4, 24, 15>' into 'log_apfixed_reduce::log_traits<2>::range_reduction<24>' (E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_log_apfixed.h:252) automatically.
INFO: [XFORM 203-602] Inlining function 'log_apfixed_reduce::log_traits<2>::range_reduction<24>' into 'log_apfixed_reduce::log<28, 15>' (E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_log_apfixed.h:771) automatically.
INFO: [XFORM 203-602] Inlining function 'log_apfixed_reduce::log<27, 14>' into 'hls::log<27, 14>' (E:/xilinx/Vivado/2019.1/common/technology/autopilot\hls_math.h:1200) automatically.
INFO: [XFORM 203-602] Inlining function 'sqrt_fixed<27, 14>' into 'hls::sqrt<27, 14>' (E:/xilinx/Vivado/2019.1/common/technology/autopilot\hls_math.h:1272) automatically.
INFO: [XFORM 203-602] Inlining function 'hls::log<27, 14>' into 'mabonsoc' (mabonSOC/mabonsoc.cpp:22) automatically.
INFO: [XFORM 203-602] Inlining function 'hls::sqrt<27, 14>' into 'mabonsoc' (mabonSOC/mabonsoc.cpp:28) automatically.
WARNING: [SYNCHK 200-23] E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_sqrt_apfixed.h:272: variable-indexed range selection may cause suboptimal QoR.
INFO: [SYNCHK 200-10] 0 error(s), 1 warning(s).
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:04 ; elapsed = 00:00:54 . Memory (MB): peak = 313.195 ; gain = 221.832
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'sqrt_fixed<28, 15>' (E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_sqrt_apfixed.h:44:36).
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'log_apfixed_reduce::log<28, 15>' (E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_log_apfixed.h:500:9).
INFO: [HLS 200-489] Unrolling loop 'Loop-1' (E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_sqrt_apfixed.h:267) in function 'sqrt_fixed<28, 15>' completely with a factor of 8.
INFO: [HLS 200-489] Unrolling loop 'Loop-2' (E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_sqrt_apfixed.h:295) in function 'sqrt_fixed<28, 15>' completely with a factor of 14.
INFO: [XFORM 203-501] Unrolling loop 'L1' (mabonSOC/mabonsoc.cpp:25) in function 'mabonsoc' partially with a factor of 8.
INFO: [HLS 200-489] Unrolling loop 'Loop-1' (E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_log_apfixed.h:729) in function 'log_apfixed_reduce::log<28, 15>' completely with a factor of 28.
INFO: [XFORM 203-101] Partitioning array 'UCB.V' (mabonSOC/mabonsoc.cpp:9) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'T.V'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'X.V'  in dimension 1 completely.
INFO: [XFORM 203-602] Inlining function 'log_apfixed_reduce::range_reduce<ap_fixed<29, 7, (ap_q_mode)5, (ap_o_mode)3, 0>, 4, 4, 24, 15>' into 'log_apfixed_reduce::log_traits<2>::range_reduction<24>' (E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_log_apfixed.h:252) automatically.
INFO: [XFORM 203-602] Inlining function 'log_apfixed_reduce::log_traits<2>::range_reduction<24>' into 'log_apfixed_reduce::log<28, 15>' (E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_log_apfixed.h:771) automatically.
INFO: [XFORM 203-602] Inlining function 'log_apfixed_reduce::log<27, 14>' into 'hls::log<27, 14>' (E:/xilinx/Vivado/2019.1/common/technology/autopilot\hls_math.h:1200) automatically.
INFO: [XFORM 203-602] Inlining function 'sqrt_fixed<27, 14>' into 'hls::sqrt<27, 14>' (E:/xilinx/Vivado/2019.1/common/technology/autopilot\hls_math.h:1272) automatically.
INFO: [XFORM 203-602] Inlining function 'hls::log<27, 14>' into 'mabonsoc' (mabonSOC/mabonsoc.cpp:22) automatically.
INFO: [XFORM 203-602] Inlining function 'hls::sqrt<27, 14>' into 'mabonsoc' (mabonSOC/mabonsoc.cpp:28) automatically.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock to (E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_sqrt_apfixed.h:372:1) in function 'sqrt_fixed<28, 15>'... converting 111 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (mabonSOC/mabonsoc.cpp:25:28) to (mabonSOC/mabonsoc.cpp:25:23) in function 'mabonsoc'... converting 25 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_log_apfixed.h:727:44) to (E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_log_apfixed.h:747:17) in function 'log_apfixed_reduce::log<28, 15>'... converting 29 basic blocks.
INFO: [XFORM 203-11] Balancing expressions in function 'log_apfixed_reduce::log<28, 15>' (E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_log_apfixed.h:178:90)...3 expression(s) balanced.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:06 ; elapsed = 00:00:56 . Memory (MB): peak = 409.113 ; gain = 317.750
WARNING: [XFORM 203-631] Renaming function 'log_apfixed_reduce::log<28, 15>' to 'log<28, 15>' (E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_log_apfixed.h:178:90)
WARNING: [XFORM 203-532] Unable to perform loop rewinding: Function 'mabonsoc' (mabonSOC/mabonsoc.cpp:2) contains multiple loops.
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:08 ; elapsed = 00:00:58 . Memory (MB): peak = 435.641 ; gain = 344.277
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'mabonsoc' ...
WARNING: [SYN 201-103] Legalizing function name 'log<28, 15>' to 'log_28_15_s'.
WARNING: [SYN 201-103] Legalizing function name 'sqrt_fixed<28, 15>' to 'sqrt_fixed_28_15_s'.
WARNING: [SYN 201-107] Renaming port name 'mabonsoc/Out' to 'mabonsoc/Out_r' to avoid the conflict with HDL keywords or other object names.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'log_28_15_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'log<28, 15>'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 7.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 58.46 seconds; current allocated memory: 373.313 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.324 seconds; current allocated memory: 374.508 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'sqrt_fixed_28_15_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'sqrt_fixed<28, 15>'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 11.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.72 seconds; current allocated memory: 375.627 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.416 seconds; current allocated memory: 377.145 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'mabonsoc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'L1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 36.
INFO: [SCHED 204-61] Pipelining loop 'L2'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.768 seconds; current allocated memory: 378.956 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 1.462 seconds; current allocated memory: 382.585 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'log_28_15_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'log_28_15_s_log_apfixed_reduce_3' to 'log_28_15_s_log_abkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'log_28_15_s_log_apfixed_reduce_2' to 'log_28_15_s_log_acud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'log_28_15_s_log_apfixed_reduce_s' to 'log_28_15_s_log_adEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'mabonsoc_mac_mulsub_24ns_4ns_29ns_29_1_1' to 'mabonsoc_mac_mulseOg' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'mabonsoc_mac_mulseOg': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'log_28_15_s'.
INFO: [HLS 200-111]  Elapsed time: 2.843 seconds; current allocated memory: 387.265 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'sqrt_fixed_28_15_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'sqrt_fixed_28_15_s'.
INFO: [HLS 200-111]  Elapsed time: 1.194 seconds; current allocated memory: 390.559 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'mabonsoc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'mabonsoc/Out_r' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mabonsoc/reward' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'mabonsoc' to 's_axilite & ap_ctrl_hs'.
WARNING: [RTGEN 206-101] Register 'Index_V' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'X_V_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'X_V_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'X_V_2' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'X_V_3' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'X_V_4' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'X_V_5' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'X_V_6' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'X_V_7' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'X_V_8' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'X_V_9' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'X_V_10' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'X_V_11' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'X_V_12' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'X_V_13' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'X_V_14' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'X_V_15' is power-on initialization.
WARNING: [RTGEN 206-101] Register 't_V' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'T_V_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'T_V_8' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'T_V_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'T_V_9' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'T_V_2' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'T_V_10' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'T_V_3' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'T_V_11' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'T_V_4' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'T_V_12' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'T_V_5' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'T_V_13' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'T_V_6' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'T_V_14' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'T_V_7' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'T_V_15' is power-on initialization.
INFO: [RTGEN 206-100] Bundling port 'return', 'Out_r' and 'reward' to AXI-Lite port BUS_A.
INFO: [SYN 201-210] Renamed object name 'mabonsoc_mux_164_14_1_1' to 'mabonsoc_mux_164_fYi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'mabonsoc_sdiv_32ns_15ns_32_36_1' to 'mabonsoc_sdiv_32ng8j' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'mabonsoc_udiv_18ns_14ns_18_22_1' to 'mabonsoc_udiv_18nhbi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'mabonsoc_mux_164_15_1_1' to 'mabonsoc_mux_164_ibs' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'mabonsoc_mux_164_fYi': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mabonsoc_mux_164_ibs': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mabonsoc_sdiv_32ng8j': 8 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mabonsoc_udiv_18nhbi': 8 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'mabonsoc'.
INFO: [HLS 200-111]  Elapsed time: 2.239 seconds; current allocated memory: 395.684 MB.
INFO: [RTMG 210-279] Implementing memory 'log_28_15_s_log_abkb_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'log_28_15_s_log_acud_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'log_28_15_s_log_adEe_rom' using distributed ROMs.
INFO: [RTMG 210-282] Generating pipelined core: 'mabonsoc_sdiv_32ng8j_div'
INFO: [RTMG 210-282] Generating pipelined core: 'mabonsoc_udiv_18nhbi_div'
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:19 ; elapsed = 00:01:13 . Memory (MB): peak = 490.805 ; gain = 399.441
INFO: [VHDL 208-304] Generating VHDL RTL for mabonsoc.
INFO: [VLOG 209-307] Generating Verilog RTL for mabonsoc.
INFO: [HLS 200-112] Total elapsed time: 73.575 seconds; peak allocated memory: 395.684 MB.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg484-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg484-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'mabonSOC/mabonsoc.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:01 ; elapsed = 00:00:57 . Memory (MB): peak = 178.492 ; gain = 87.145
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:01 ; elapsed = 00:00:57 . Memory (MB): peak = 178.492 ; gain = 87.145
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:03 ; elapsed = 00:01:00 . Memory (MB): peak = 258.184 ; gain = 166.836
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'log_apfixed_reduce::range_reduce<ap_fixed<29, 7, (ap_q_mode)5, (ap_o_mode)3, 0>, 4, 4, 24, 15>' into 'log_apfixed_reduce::log_traits<2>::range_reduction<24>' (E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_log_apfixed.h:252) automatically.
INFO: [XFORM 203-602] Inlining function 'log_apfixed_reduce::log_traits<2>::range_reduction<24>' into 'log_apfixed_reduce::log<28, 15>' (E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_log_apfixed.h:771) automatically.
INFO: [XFORM 203-602] Inlining function 'log_apfixed_reduce::log<27, 14>' into 'hls::log<27, 14>' (E:/xilinx/Vivado/2019.1/common/technology/autopilot\hls_math.h:1200) automatically.
INFO: [XFORM 203-602] Inlining function 'sqrt_fixed<27, 14>' into 'hls::sqrt<27, 14>' (E:/xilinx/Vivado/2019.1/common/technology/autopilot\hls_math.h:1272) automatically.
INFO: [XFORM 203-602] Inlining function 'hls::log<27, 14>' into 'mabonsoc' (mabonSOC/mabonsoc.cpp:22) automatically.
INFO: [XFORM 203-602] Inlining function 'hls::sqrt<27, 14>' into 'mabonsoc' (mabonSOC/mabonsoc.cpp:28) automatically.
WARNING: [SYNCHK 200-23] E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_sqrt_apfixed.h:272: variable-indexed range selection may cause suboptimal QoR.
INFO: [SYNCHK 200-10] 0 error(s), 1 warning(s).
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:04 ; elapsed = 00:01:01 . Memory (MB): peak = 313.340 ; gain = 221.992
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'sqrt_fixed<28, 15>' (E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_sqrt_apfixed.h:44:36).
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'log_apfixed_reduce::log<28, 15>' (E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_log_apfixed.h:500:9).
INFO: [HLS 200-489] Unrolling loop 'Loop-1' (E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_sqrt_apfixed.h:267) in function 'sqrt_fixed<28, 15>' completely with a factor of 8.
INFO: [HLS 200-489] Unrolling loop 'Loop-2' (E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_sqrt_apfixed.h:295) in function 'sqrt_fixed<28, 15>' completely with a factor of 14.
INFO: [XFORM 203-501] Unrolling loop 'L1' (mabonSOC/mabonsoc.cpp:25) in function 'mabonsoc' partially with a factor of 8.
INFO: [HLS 200-489] Unrolling loop 'Loop-1' (E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_log_apfixed.h:729) in function 'log_apfixed_reduce::log<28, 15>' completely with a factor of 28.
INFO: [XFORM 203-101] Partitioning array 'UCB.V' (mabonSOC/mabonsoc.cpp:9) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'T.V'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'X.V'  in dimension 1 completely.
INFO: [XFORM 203-602] Inlining function 'log_apfixed_reduce::range_reduce<ap_fixed<29, 7, (ap_q_mode)5, (ap_o_mode)3, 0>, 4, 4, 24, 15>' into 'log_apfixed_reduce::log_traits<2>::range_reduction<24>' (E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_log_apfixed.h:252) automatically.
INFO: [XFORM 203-602] Inlining function 'log_apfixed_reduce::log_traits<2>::range_reduction<24>' into 'log_apfixed_reduce::log<28, 15>' (E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_log_apfixed.h:771) automatically.
INFO: [XFORM 203-602] Inlining function 'log_apfixed_reduce::log<27, 14>' into 'hls::log<27, 14>' (E:/xilinx/Vivado/2019.1/common/technology/autopilot\hls_math.h:1200) automatically.
INFO: [XFORM 203-602] Inlining function 'sqrt_fixed<27, 14>' into 'hls::sqrt<27, 14>' (E:/xilinx/Vivado/2019.1/common/technology/autopilot\hls_math.h:1272) automatically.
INFO: [XFORM 203-602] Inlining function 'hls::log<27, 14>' into 'mabonsoc' (mabonSOC/mabonsoc.cpp:22) automatically.
INFO: [XFORM 203-602] Inlining function 'hls::sqrt<27, 14>' into 'mabonsoc' (mabonSOC/mabonsoc.cpp:28) automatically.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock to (E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_sqrt_apfixed.h:372:1) in function 'sqrt_fixed<28, 15>'... converting 111 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (mabonSOC/mabonsoc.cpp:25:28) to (mabonSOC/mabonsoc.cpp:25:23) in function 'mabonsoc'... converting 25 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_log_apfixed.h:727:44) to (E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_log_apfixed.h:747:17) in function 'log_apfixed_reduce::log<28, 15>'... converting 29 basic blocks.
INFO: [XFORM 203-11] Balancing expressions in function 'log_apfixed_reduce::log<28, 15>' (E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_log_apfixed.h:178:90)...3 expression(s) balanced.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:06 ; elapsed = 00:01:04 . Memory (MB): peak = 409.074 ; gain = 317.727
WARNING: [XFORM 203-631] Renaming function 'log_apfixed_reduce::log<28, 15>' to 'log<28, 15>' (E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_log_apfixed.h:178:90)
WARNING: [XFORM 203-532] Unable to perform loop rewinding: Function 'mabonsoc' (mabonSOC/mabonsoc.cpp:2) contains multiple loops.
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:08 ; elapsed = 00:01:06 . Memory (MB): peak = 436.301 ; gain = 344.953
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'mabonsoc' ...
WARNING: [SYN 201-103] Legalizing function name 'log<28, 15>' to 'log_28_15_s'.
WARNING: [SYN 201-103] Legalizing function name 'sqrt_fixed<28, 15>' to 'sqrt_fixed_28_15_s'.
WARNING: [SYN 201-107] Renaming port name 'mabonsoc/Out' to 'mabonsoc/Out_r' to avoid the conflict with HDL keywords or other object names.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'log_28_15_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'log<28, 15>'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 7.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 66.034 seconds; current allocated memory: 373.500 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.342 seconds; current allocated memory: 374.679 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'sqrt_fixed_28_15_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'sqrt_fixed<28, 15>'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 11.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.733 seconds; current allocated memory: 375.800 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg484-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'mabonSOC/mabonsoc.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:01 ; elapsed = 00:00:53 . Memory (MB): peak = 178.891 ; gain = 87.473
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:01 ; elapsed = 00:00:53 . Memory (MB): peak = 178.891 ; gain = 87.473
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:03 ; elapsed = 00:00:56 . Memory (MB): peak = 259.031 ; gain = 167.613
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'log_apfixed_reduce::range_reduce<ap_fixed<29, 7, (ap_q_mode)5, (ap_o_mode)3, 0>, 4, 4, 24, 15>' into 'log_apfixed_reduce::log_traits<2>::range_reduction<24>' (E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_log_apfixed.h:252) automatically.
INFO: [XFORM 203-602] Inlining function 'log_apfixed_reduce::log_traits<2>::range_reduction<24>' into 'log_apfixed_reduce::log<28, 15>' (E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_log_apfixed.h:771) automatically.
INFO: [XFORM 203-602] Inlining function 'log_apfixed_reduce::log<27, 14>' into 'hls::log<27, 14>' (E:/xilinx/Vivado/2019.1/common/technology/autopilot\hls_math.h:1200) automatically.
INFO: [XFORM 203-602] Inlining function 'sqrt_fixed<27, 14>' into 'hls::sqrt<27, 14>' (E:/xilinx/Vivado/2019.1/common/technology/autopilot\hls_math.h:1272) automatically.
INFO: [XFORM 203-602] Inlining function 'hls::log<27, 14>' into 'mabonsoc' (mabonSOC/mabonsoc.cpp:22) automatically.
INFO: [XFORM 203-602] Inlining function 'hls::sqrt<27, 14>' into 'mabonsoc' (mabonSOC/mabonsoc.cpp:28) automatically.
WARNING: [SYNCHK 200-23] E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_sqrt_apfixed.h:272: variable-indexed range selection may cause suboptimal QoR.
INFO: [SYNCHK 200-10] 0 error(s), 1 warning(s).
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:04 ; elapsed = 00:00:57 . Memory (MB): peak = 315.277 ; gain = 223.859
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'sqrt_fixed<28, 15>' (E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_sqrt_apfixed.h:44:36).
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'log_apfixed_reduce::log<28, 15>' (E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_log_apfixed.h:500:9).
INFO: [HLS 200-489] Unrolling loop 'Loop-1' (E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_sqrt_apfixed.h:267) in function 'sqrt_fixed<28, 15>' completely with a factor of 8.
INFO: [HLS 200-489] Unrolling loop 'Loop-2' (E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_sqrt_apfixed.h:295) in function 'sqrt_fixed<28, 15>' completely with a factor of 14.
INFO: [XFORM 203-501] Unrolling loop 'L1' (mabonSOC/mabonsoc.cpp:25) in function 'mabonsoc' partially with a factor of 8.
INFO: [HLS 200-489] Unrolling loop 'Loop-1' (E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_log_apfixed.h:729) in function 'log_apfixed_reduce::log<28, 15>' completely with a factor of 28.
INFO: [XFORM 203-101] Partitioning array 'UCB.V' (mabonSOC/mabonsoc.cpp:9) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'T.V'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'X.V'  in dimension 1 completely.
INFO: [XFORM 203-602] Inlining function 'log_apfixed_reduce::range_reduce<ap_fixed<29, 7, (ap_q_mode)5, (ap_o_mode)3, 0>, 4, 4, 24, 15>' into 'log_apfixed_reduce::log_traits<2>::range_reduction<24>' (E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_log_apfixed.h:252) automatically.
INFO: [XFORM 203-602] Inlining function 'log_apfixed_reduce::log_traits<2>::range_reduction<24>' into 'log_apfixed_reduce::log<28, 15>' (E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_log_apfixed.h:771) automatically.
INFO: [XFORM 203-602] Inlining function 'log_apfixed_reduce::log<27, 14>' into 'hls::log<27, 14>' (E:/xilinx/Vivado/2019.1/common/technology/autopilot\hls_math.h:1200) automatically.
INFO: [XFORM 203-602] Inlining function 'sqrt_fixed<27, 14>' into 'hls::sqrt<27, 14>' (E:/xilinx/Vivado/2019.1/common/technology/autopilot\hls_math.h:1272) automatically.
INFO: [XFORM 203-602] Inlining function 'hls::log<27, 14>' into 'mabonsoc' (mabonSOC/mabonsoc.cpp:22) automatically.
INFO: [XFORM 203-602] Inlining function 'hls::sqrt<27, 14>' into 'mabonsoc' (mabonSOC/mabonsoc.cpp:28) automatically.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock to (E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_sqrt_apfixed.h:372:1) in function 'sqrt_fixed<28, 15>'... converting 111 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (mabonSOC/mabonsoc.cpp:25:28) to (mabonSOC/mabonsoc.cpp:25:23) in function 'mabonsoc'... converting 25 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_log_apfixed.h:727:44) to (E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_log_apfixed.h:747:17) in function 'log_apfixed_reduce::log<28, 15>'... converting 29 basic blocks.
INFO: [XFORM 203-11] Balancing expressions in function 'log_apfixed_reduce::log<28, 15>' (E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_log_apfixed.h:178:90)...3 expression(s) balanced.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:06 ; elapsed = 00:01:00 . Memory (MB): peak = 410.609 ; gain = 319.191
WARNING: [XFORM 203-631] Renaming function 'log_apfixed_reduce::log<28, 15>' to 'log<28, 15>' (E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_log_apfixed.h:178:90)
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:08 ; elapsed = 00:01:02 . Memory (MB): peak = 439.359 ; gain = 347.941
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'mabonsoc' ...
WARNING: [SYN 201-103] Legalizing function name 'log<28, 15>' to 'log_28_15_s'.
WARNING: [SYN 201-103] Legalizing function name 'sqrt_fixed<28, 15>' to 'sqrt_fixed_28_15_s'.
WARNING: [SYN 201-107] Renaming port name 'mabonsoc/Out' to 'mabonsoc/Out_r' to avoid the conflict with HDL keywords or other object names.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'log_28_15_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'log<28, 15>'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 7.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 61.885 seconds; current allocated memory: 375.345 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.339 seconds; current allocated memory: 376.523 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'sqrt_fixed_28_15_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'sqrt_fixed<28, 15>'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 11.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.77 seconds; current allocated memory: 377.645 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.435 seconds; current allocated memory: 379.163 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'mabonsoc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'L1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 36.
INFO: [SCHED 204-61] Pipelining loop 'L2'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 1.079 seconds; current allocated memory: 381.114 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 1.727 seconds; current allocated memory: 386.870 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'log_28_15_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'log_28_15_s_log_apfixed_reduce_3' to 'log_28_15_s_log_abkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'log_28_15_s_log_apfixed_reduce_2' to 'log_28_15_s_log_acud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'log_28_15_s_log_apfixed_reduce_s' to 'log_28_15_s_log_adEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'mabonsoc_mac_mulsub_24ns_4ns_29ns_29_1_1' to 'mabonsoc_mac_mulseOg' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'mabonsoc_mac_mulseOg': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'log_28_15_s'.
INFO: [HLS 200-111]  Elapsed time: 3.269 seconds; current allocated memory: 391.584 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'sqrt_fixed_28_15_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'sqrt_fixed_28_15_s'.
INFO: [HLS 200-111]  Elapsed time: 1.405 seconds; current allocated memory: 394.845 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'mabonsoc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'mabonsoc/Out_r' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mabonsoc/reward' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'mabonsoc' to 's_axilite & ap_ctrl_hs'.
WARNING: [RTGEN 206-101] Register 'Index_V' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'X_V_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'X_V_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'X_V_2' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'X_V_3' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'X_V_4' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'X_V_5' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'X_V_6' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'X_V_7' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'X_V_8' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'X_V_9' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'X_V_10' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'X_V_11' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'X_V_12' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'X_V_13' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'X_V_14' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'X_V_15' is power-on initialization.
WARNING: [RTGEN 206-101] Register 't_V' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'T_V_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'T_V_8' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'T_V_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'T_V_9' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'T_V_2' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'T_V_10' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'T_V_3' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'T_V_11' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'T_V_4' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'T_V_12' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'T_V_5' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'T_V_13' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'T_V_6' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'T_V_14' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'T_V_7' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'T_V_15' is power-on initialization.
INFO: [RTGEN 206-100] Bundling port 'return', 'Out_r' and 'reward' to AXI-Lite port BUS_A.
INFO: [SYN 201-210] Renamed object name 'mabonsoc_mux_164_14_1_1' to 'mabonsoc_mux_164_fYi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'mabonsoc_sdiv_32ns_15ns_32_36_1' to 'mabonsoc_sdiv_32ng8j' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'mabonsoc_udiv_18ns_14ns_18_22_1' to 'mabonsoc_udiv_18nhbi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'mabonsoc_mux_164_15_1_1' to 'mabonsoc_mux_164_ibs' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'mabonsoc_mux_164_fYi': 34 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mabonsoc_mux_164_ibs': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mabonsoc_sdiv_32ng8j': 8 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mabonsoc_udiv_18nhbi': 8 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'mabonsoc'.
INFO: [HLS 200-111]  Elapsed time: 2.679 seconds; current allocated memory: 403.025 MB.
INFO: [RTMG 210-279] Implementing memory 'log_28_15_s_log_abkb_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'log_28_15_s_log_acud_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'log_28_15_s_log_adEe_rom' using distributed ROMs.
INFO: [RTMG 210-282] Generating pipelined core: 'mabonsoc_sdiv_32ng8j_div'
INFO: [RTMG 210-282] Generating pipelined core: 'mabonsoc_udiv_18nhbi_div'
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:22 ; elapsed = 00:01:21 . Memory (MB): peak = 504.965 ; gain = 413.547
INFO: [VHDL 208-304] Generating VHDL RTL for mabonsoc.
INFO: [VLOG 209-307] Generating Verilog RTL for mabonsoc.
INFO: [HLS 200-112] Total elapsed time: 80.763 seconds; peak allocated memory: 403.025 MB.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg484-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'mabonSOC/mabonsoc.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:01 ; elapsed = 00:00:51 . Memory (MB): peak = 178.633 ; gain = 87.215
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:01 ; elapsed = 00:00:51 . Memory (MB): peak = 178.633 ; gain = 87.215
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:03 ; elapsed = 00:00:54 . Memory (MB): peak = 258.527 ; gain = 167.109
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'log_apfixed_reduce::range_reduce<ap_fixed<29, 7, (ap_q_mode)5, (ap_o_mode)3, 0>, 4, 4, 24, 15>' into 'log_apfixed_reduce::log_traits<2>::range_reduction<24>' (E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_log_apfixed.h:252) automatically.
INFO: [XFORM 203-602] Inlining function 'log_apfixed_reduce::log_traits<2>::range_reduction<24>' into 'log_apfixed_reduce::log<28, 15>' (E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_log_apfixed.h:771) automatically.
INFO: [XFORM 203-602] Inlining function 'log_apfixed_reduce::log<27, 14>' into 'hls::log<27, 14>' (E:/xilinx/Vivado/2019.1/common/technology/autopilot\hls_math.h:1200) automatically.
INFO: [XFORM 203-602] Inlining function 'sqrt_fixed<27, 14>' into 'hls::sqrt<27, 14>' (E:/xilinx/Vivado/2019.1/common/technology/autopilot\hls_math.h:1272) automatically.
INFO: [XFORM 203-602] Inlining function 'hls::log<27, 14>' into 'mabonsoc' (mabonSOC/mabonsoc.cpp:22) automatically.
INFO: [XFORM 203-602] Inlining function 'hls::sqrt<27, 14>' into 'mabonsoc' (mabonSOC/mabonsoc.cpp:28) automatically.
WARNING: [SYNCHK 200-23] E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_sqrt_apfixed.h:272: variable-indexed range selection may cause suboptimal QoR.
INFO: [SYNCHK 200-10] 0 error(s), 1 warning(s).
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:04 ; elapsed = 00:00:55 . Memory (MB): peak = 314.340 ; gain = 222.922
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'sqrt_fixed<28, 15>' (E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_sqrt_apfixed.h:44:36).
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'mabonsoc' (mabonSOC/mabonsoc.cpp:2).
WARNING: [XFORM 203-505] Ignored pipeline directive for loop 'L1' (mabonSOC/mabonsoc.cpp:25) because its parent loop or function is pipelined.
WARNING: [XFORM 203-503] Ignored partial unroll directive for loop 'L1' (mabonSOC/mabonsoc.cpp:25) because its parent loop or function is pipelined.
WARNING: [XFORM 203-505] Ignored pipeline directive for loop 'L2' (mabonSOC/mabonsoc.cpp:33) because its parent loop or function is pipelined.
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'log_apfixed_reduce::log<28, 15>' (E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_log_apfixed.h:500:9).
INFO: [HLS 200-489] Unrolling loop 'Loop-1' (E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_sqrt_apfixed.h:267) in function 'sqrt_fixed<28, 15>' completely with a factor of 8.
INFO: [HLS 200-489] Unrolling loop 'Loop-2' (E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_sqrt_apfixed.h:295) in function 'sqrt_fixed<28, 15>' completely with a factor of 14.
INFO: [HLS 200-489] Unrolling loop 'L1' (mabonSOC/mabonsoc.cpp:25) in function 'mabonsoc' completely with a factor of 16.
INFO: [HLS 200-489] Unrolling loop 'L2' (mabonSOC/mabonsoc.cpp:33) in function 'mabonsoc' completely with a factor of 15.
INFO: [HLS 200-489] Unrolling loop 'Loop-1' (E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_log_apfixed.h:729) in function 'log_apfixed_reduce::log<28, 15>' completely with a factor of 28.
INFO: [XFORM 203-101] Partitioning array 'UCB.V' (mabonSOC/mabonsoc.cpp:9) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'T.V'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'X.V'  in dimension 1 completely.
INFO: [XFORM 203-602] Inlining function 'log_apfixed_reduce::range_reduce<ap_fixed<29, 7, (ap_q_mode)5, (ap_o_mode)3, 0>, 4, 4, 24, 15>' into 'log_apfixed_reduce::log_traits<2>::range_reduction<24>' (E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_log_apfixed.h:252) automatically.
INFO: [XFORM 203-602] Inlining function 'log_apfixed_reduce::log_traits<2>::range_reduction<24>' into 'log_apfixed_reduce::log<28, 15>' (E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_log_apfixed.h:771) automatically.
INFO: [XFORM 203-602] Inlining function 'log_apfixed_reduce::log<27, 14>' into 'hls::log<27, 14>' (E:/xilinx/Vivado/2019.1/common/technology/autopilot\hls_math.h:1200) automatically.
INFO: [XFORM 203-602] Inlining function 'sqrt_fixed<27, 14>' into 'hls::sqrt<27, 14>' (E:/xilinx/Vivado/2019.1/common/technology/autopilot\hls_math.h:1272) automatically.
INFO: [XFORM 203-602] Inlining function 'hls::log<27, 14>' into 'mabonsoc' (mabonSOC/mabonsoc.cpp:22) automatically.
INFO: [XFORM 203-602] Inlining function 'hls::sqrt<27, 14>' into 'mabonsoc' (mabonSOC/mabonsoc.cpp:28) automatically.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock to (E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_sqrt_apfixed.h:372:1) in function 'sqrt_fixed<28, 15>'... converting 111 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_log_apfixed.h:727:44) to (E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_log_apfixed.h:747:17) in function 'log_apfixed_reduce::log<28, 15>'... converting 29 basic blocks.
INFO: [XFORM 203-11] Balancing expressions in function 'log_apfixed_reduce::log<28, 15>' (E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_log_apfixed.h:178:90)...3 expression(s) balanced.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:06 ; elapsed = 00:00:58 . Memory (MB): peak = 409.262 ; gain = 317.844
WARNING: [XFORM 203-631] Renaming function 'log_apfixed_reduce::log<28, 15>' to 'log<28, 15>' (E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_log_apfixed.h:178:90)
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:08 ; elapsed = 00:01:00 . Memory (MB): peak = 437.656 ; gain = 346.238
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'mabonsoc' ...
WARNING: [SYN 201-103] Legalizing function name 'log<28, 15>' to 'log_28_15_s'.
WARNING: [SYN 201-103] Legalizing function name 'sqrt_fixed<28, 15>' to 'sqrt_fixed_28_15_s'.
WARNING: [SYN 201-107] Renaming port name 'mabonsoc/Out' to 'mabonsoc/Out_r' to avoid the conflict with HDL keywords or other object names.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'log_28_15_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'log<28, 15>'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 7.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 60.146 seconds; current allocated memory: 374.978 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.337 seconds; current allocated memory: 376.156 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'sqrt_fixed_28_15_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'sqrt_fixed<28, 15>'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 11.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.743 seconds; current allocated memory: 377.278 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.432 seconds; current allocated memory: 378.796 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'mabonsoc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'mabonsoc'.
INFO: [SCHED 204-61] Pipelining result : Target II = 47, Final II = 47, Depth = 53.
WARNING: [SCHED 204-21] Estimated clock period (9.034ns) exceeds the target (target clock period: 10ns, clock uncertainty: 1.25ns, effective delay budget: 8.75ns).
WARNING: [SCHED 204-21] The critical path in module 'mabonsoc' consists of the following:
	'icmp' operation ('icmp_ln1495_14', mabonSOC/mabonsoc.cpp:35) [304]  (2.32 ns)
	'select' operation ('select_ln35_13', mabonSOC/mabonsoc.cpp:35) [305]  (1.02 ns)
	'mux' operation ('tmp_14', mabonSOC/mabonsoc.cpp:39) [306]  (2.06 ns)
	'add' operation ('add_ln700_1', mabonSOC/mabonsoc.cpp:39) [307]  (1.81 ns)
	multiplexor before 'phi' operation ('T_V_15_new_2', mabonSOC/mabonsoc.cpp:28) with incoming values : ('T_V_15_load', mabonSOC/mabonsoc.cpp:28) ('add_ln700_1', mabonSOC/mabonsoc.cpp:39) [455]  (1.81 ns)
	'phi' operation ('T_V_15_new_2', mabonSOC/mabonsoc.cpp:28) with incoming values : ('T_V_15_load', mabonSOC/mabonsoc.cpp:28) ('add_ln700_1', mabonSOC/mabonsoc.cpp:39) [455]  (0 ns)
	'store' operation ('T_V_15_write_ln39', mabonSOC/mabonsoc.cpp:39) of variable 'T_V_15_new_2', mabonSOC/mabonsoc.cpp:28 on static variable 'T_V_15' [462]  (0 ns)
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 1.781 seconds; current allocated memory: 381.145 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 2.513 seconds; current allocated memory: 388.157 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'log_28_15_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'log_28_15_s_log_apfixed_reduce_3' to 'log_28_15_s_log_abkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'log_28_15_s_log_apfixed_reduce_2' to 'log_28_15_s_log_acud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'log_28_15_s_log_apfixed_reduce_s' to 'log_28_15_s_log_adEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'mabonsoc_mac_mulsub_24ns_4ns_29ns_29_1_1' to 'mabonsoc_mac_mulseOg' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'mabonsoc_mac_mulseOg': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'log_28_15_s'.
INFO: [HLS 200-111]  Elapsed time: 5.308 seconds; current allocated memory: 395.334 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'sqrt_fixed_28_15_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'sqrt_fixed_28_15_s'.
INFO: [HLS 200-111]  Elapsed time: 1.383 seconds; current allocated memory: 398.572 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'mabonsoc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'mabonsoc/Out_r' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mabonsoc/reward' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'mabonsoc' to 's_axilite & ap_ctrl_hs'.
WARNING: [RTGEN 206-101] Register 'Index_V' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'X_V_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'X_V_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'X_V_2' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'X_V_3' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'X_V_4' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'X_V_5' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'X_V_6' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'X_V_7' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'X_V_8' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'X_V_9' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'X_V_10' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'X_V_11' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'X_V_12' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'X_V_13' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'X_V_14' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'X_V_15' is power-on initialization.
WARNING: [RTGEN 206-101] Register 't_V' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'T_V_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'T_V_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'T_V_2' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'T_V_3' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'T_V_4' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'T_V_5' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'T_V_6' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'T_V_7' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'T_V_8' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'T_V_9' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'T_V_10' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'T_V_11' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'T_V_12' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'T_V_13' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'T_V_14' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'T_V_15' is power-on initialization.
INFO: [RTGEN 206-100] Bundling port 'return', 'Out_r' and 'reward' to AXI-Lite port BUS_A.
INFO: [SYN 201-210] Renamed object name 'mabonsoc_mux_164_14_1_1' to 'mabonsoc_mux_164_fYi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'mabonsoc_sdiv_32ns_15ns_32_36_1' to 'mabonsoc_sdiv_32ng8j' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'mabonsoc_udiv_18ns_14ns_18_22_1' to 'mabonsoc_udiv_18nhbi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'mabonsoc_mux_164_15_1_1' to 'mabonsoc_mux_164_ibs' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'mabonsoc_mux_164_fYi': 34 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mabonsoc_mux_164_ibs': 14 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mabonsoc_sdiv_32ng8j': 16 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mabonsoc_udiv_18nhbi': 16 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'mabonsoc'.
INFO: [HLS 200-111]  Elapsed time: 3.048 seconds; current allocated memory: 408.570 MB.
INFO: [RTMG 210-279] Implementing memory 'log_28_15_s_log_abkb_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'log_28_15_s_log_acud_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'log_28_15_s_log_adEe_rom' using distributed ROMs.
INFO: [RTMG 210-282] Generating pipelined core: 'mabonsoc_sdiv_32ng8j_div'
INFO: [RTMG 210-282] Generating pipelined core: 'mabonsoc_udiv_18nhbi_div'
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:27 ; elapsed = 00:01:26 . Memory (MB): peak = 514.645 ; gain = 423.227
INFO: [VHDL 208-304] Generating VHDL RTL for mabonsoc.
INFO: [VLOG 209-307] Generating Verilog RTL for mabonsoc.
INFO: [HLS 200-112] Total elapsed time: 86.005 seconds; peak allocated memory: 408.570 MB.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg484-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'mabonSOC/mabonsoc.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:01 ; elapsed = 00:00:50 . Memory (MB): peak = 178.961 ; gain = 87.613
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:01 ; elapsed = 00:00:50 . Memory (MB): peak = 178.961 ; gain = 87.613
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:03 ; elapsed = 00:00:53 . Memory (MB): peak = 255.895 ; gain = 164.547
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'log_apfixed_reduce::range_reduce<ap_fixed<29, 7, (ap_q_mode)5, (ap_o_mode)3, 0>, 4, 4, 24, 15>' into 'log_apfixed_reduce::log_traits<2>::range_reduction<24>' (E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_log_apfixed.h:252) automatically.
INFO: [XFORM 203-602] Inlining function 'log_apfixed_reduce::log_traits<2>::range_reduction<24>' into 'log_apfixed_reduce::log<28, 15>' (E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_log_apfixed.h:771) automatically.
INFO: [XFORM 203-602] Inlining function 'log_apfixed_reduce::log<27, 14>' into 'hls::log<27, 14>' (E:/xilinx/Vivado/2019.1/common/technology/autopilot\hls_math.h:1200) automatically.
INFO: [XFORM 203-602] Inlining function 'sqrt_fixed<27, 14>' into 'hls::sqrt<27, 14>' (E:/xilinx/Vivado/2019.1/common/technology/autopilot\hls_math.h:1272) automatically.
INFO: [XFORM 203-602] Inlining function 'hls::log<27, 14>' into 'mabonsoc' (mabonSOC/mabonsoc.cpp:22) automatically.
INFO: [XFORM 203-602] Inlining function 'hls::sqrt<27, 14>' into 'mabonsoc' (mabonSOC/mabonsoc.cpp:28) automatically.
WARNING: [SYNCHK 200-23] E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_sqrt_apfixed.h:272: variable-indexed range selection may cause suboptimal QoR.
INFO: [SYNCHK 200-10] 0 error(s), 1 warning(s).
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:04 ; elapsed = 00:00:54 . Memory (MB): peak = 314.703 ; gain = 223.355
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'sqrt_fixed<28, 15>' (E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_sqrt_apfixed.h:44:36).
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'mabonsoc' (mabonSOC/mabonsoc.cpp:2).
WARNING: [XFORM 203-505] Ignored pipeline directive for loop 'L1' (mabonSOC/mabonsoc.cpp:25) because its parent loop or function is pipelined.
WARNING: [XFORM 203-505] Ignored pipeline directive for loop 'L2' (mabonSOC/mabonsoc.cpp:33) because its parent loop or function is pipelined.
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'log_apfixed_reduce::log<28, 15>' (E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_log_apfixed.h:500:9).
INFO: [HLS 200-489] Unrolling loop 'Loop-1' (E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_sqrt_apfixed.h:267) in function 'sqrt_fixed<28, 15>' completely with a factor of 8.
INFO: [HLS 200-489] Unrolling loop 'Loop-2' (E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_sqrt_apfixed.h:295) in function 'sqrt_fixed<28, 15>' completely with a factor of 14.
INFO: [HLS 200-489] Unrolling loop 'L1' (mabonSOC/mabonsoc.cpp:25) in function 'mabonsoc' completely with a factor of 16.
INFO: [HLS 200-489] Unrolling loop 'L2' (mabonSOC/mabonsoc.cpp:33) in function 'mabonsoc' completely with a factor of 15.
INFO: [HLS 200-489] Unrolling loop 'Loop-1' (E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_log_apfixed.h:729) in function 'log_apfixed_reduce::log<28, 15>' completely with a factor of 28.
INFO: [XFORM 203-101] Partitioning array 'UCB.V' (mabonSOC/mabonsoc.cpp:9) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'T.V'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'X.V'  in dimension 1 completely.
INFO: [XFORM 203-602] Inlining function 'log_apfixed_reduce::range_reduce<ap_fixed<29, 7, (ap_q_mode)5, (ap_o_mode)3, 0>, 4, 4, 24, 15>' into 'log_apfixed_reduce::log_traits<2>::range_reduction<24>' (E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_log_apfixed.h:252) automatically.
INFO: [XFORM 203-602] Inlining function 'log_apfixed_reduce::log_traits<2>::range_reduction<24>' into 'log_apfixed_reduce::log<28, 15>' (E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_log_apfixed.h:771) automatically.
INFO: [XFORM 203-602] Inlining function 'log_apfixed_reduce::log<27, 14>' into 'hls::log<27, 14>' (E:/xilinx/Vivado/2019.1/common/technology/autopilot\hls_math.h:1200) automatically.
INFO: [XFORM 203-602] Inlining function 'sqrt_fixed<27, 14>' into 'hls::sqrt<27, 14>' (E:/xilinx/Vivado/2019.1/common/technology/autopilot\hls_math.h:1272) automatically.
INFO: [XFORM 203-602] Inlining function 'hls::log<27, 14>' into 'mabonsoc' (mabonSOC/mabonsoc.cpp:22) automatically.
INFO: [XFORM 203-602] Inlining function 'hls::sqrt<27, 14>' into 'mabonsoc' (mabonSOC/mabonsoc.cpp:28) automatically.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock to (E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_sqrt_apfixed.h:372:1) in function 'sqrt_fixed<28, 15>'... converting 111 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_log_apfixed.h:727:44) to (E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_log_apfixed.h:747:17) in function 'log_apfixed_reduce::log<28, 15>'... converting 29 basic blocks.
INFO: [XFORM 203-11] Balancing expressions in function 'log_apfixed_reduce::log<28, 15>' (E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_log_apfixed.h:178:90)...3 expression(s) balanced.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:06 ; elapsed = 00:00:56 . Memory (MB): peak = 409.699 ; gain = 318.352
WARNING: [XFORM 203-631] Renaming function 'log_apfixed_reduce::log<28, 15>' to 'log<28, 15>' (E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_log_apfixed.h:178:90)
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:08 ; elapsed = 00:00:58 . Memory (MB): peak = 438.293 ; gain = 346.945
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'mabonsoc' ...
WARNING: [SYN 201-103] Legalizing function name 'log<28, 15>' to 'log_28_15_s'.
WARNING: [SYN 201-103] Legalizing function name 'sqrt_fixed<28, 15>' to 'sqrt_fixed_28_15_s'.
WARNING: [SYN 201-107] Renaming port name 'mabonsoc/Out' to 'mabonsoc/Out_r' to avoid the conflict with HDL keywords or other object names.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'log_28_15_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'log<28, 15>'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 7.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 58.704 seconds; current allocated memory: 374.978 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.329 seconds; current allocated memory: 376.157 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'sqrt_fixed_28_15_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'sqrt_fixed<28, 15>'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 11.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.731 seconds; current allocated memory: 377.276 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.415 seconds; current allocated memory: 378.794 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'mabonsoc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'mabonsoc'.
INFO: [SCHED 204-61] Pipelining result : Target II = 48, Final II = 48, Depth = 53.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 1.609 seconds; current allocated memory: 381.140 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 2.45 seconds; current allocated memory: 388.174 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'log_28_15_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'log_28_15_s_log_apfixed_reduce_3' to 'log_28_15_s_log_abkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'log_28_15_s_log_apfixed_reduce_2' to 'log_28_15_s_log_acud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'log_28_15_s_log_apfixed_reduce_s' to 'log_28_15_s_log_adEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'mabonsoc_mac_mulsub_24ns_4ns_29ns_29_1_1' to 'mabonsoc_mac_mulseOg' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'mabonsoc_mac_mulseOg': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'log_28_15_s'.
INFO: [HLS 200-111]  Elapsed time: 5.194 seconds; current allocated memory: 395.351 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'sqrt_fixed_28_15_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'sqrt_fixed_28_15_s'.
INFO: [HLS 200-111]  Elapsed time: 1.111 seconds; current allocated memory: 398.589 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'mabonsoc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'mabonsoc/Out_r' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mabonsoc/reward' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'mabonsoc' to 's_axilite & ap_ctrl_hs'.
WARNING: [RTGEN 206-101] Register 'Index_V' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'X_V_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'X_V_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'X_V_2' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'X_V_3' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'X_V_4' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'X_V_5' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'X_V_6' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'X_V_7' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'X_V_8' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'X_V_9' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'X_V_10' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'X_V_11' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'X_V_12' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'X_V_13' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'X_V_14' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'X_V_15' is power-on initialization.
WARNING: [RTGEN 206-101] Register 't_V' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'T_V_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'T_V_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'T_V_2' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'T_V_3' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'T_V_4' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'T_V_5' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'T_V_6' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'T_V_7' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'T_V_8' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'T_V_9' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'T_V_10' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'T_V_11' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'T_V_12' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'T_V_13' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'T_V_14' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'T_V_15' is power-on initialization.
INFO: [RTGEN 206-100] Bundling port 'return', 'Out_r' and 'reward' to AXI-Lite port BUS_A.
INFO: [SYN 201-210] Renamed object name 'mabonsoc_mux_164_14_1_1' to 'mabonsoc_mux_164_fYi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'mabonsoc_sdiv_32ns_15ns_32_36_1' to 'mabonsoc_sdiv_32ng8j' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'mabonsoc_udiv_18ns_14ns_18_22_1' to 'mabonsoc_udiv_18nhbi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'mabonsoc_mux_164_15_1_1' to 'mabonsoc_mux_164_ibs' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'mabonsoc_mux_164_fYi': 34 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mabonsoc_mux_164_ibs': 14 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mabonsoc_sdiv_32ng8j': 16 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mabonsoc_udiv_18nhbi': 16 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'mabonsoc'.
INFO: [HLS 200-111]  Elapsed time: 2.633 seconds; current allocated memory: 408.626 MB.
INFO: [RTMG 210-279] Implementing memory 'log_28_15_s_log_abkb_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'log_28_15_s_log_acud_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'log_28_15_s_log_adEe_rom' using distributed ROMs.
INFO: [RTMG 210-282] Generating pipelined core: 'mabonsoc_sdiv_32ng8j_div'
INFO: [RTMG 210-282] Generating pipelined core: 'mabonsoc_udiv_18nhbi_div'
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:26 ; elapsed = 00:01:21 . Memory (MB): peak = 514.887 ; gain = 423.539
INFO: [VHDL 208-304] Generating VHDL RTL for mabonsoc.
INFO: [VLOG 209-307] Generating Verilog RTL for mabonsoc.
INFO: [HLS 200-112] Total elapsed time: 80.89 seconds; peak allocated memory: 408.626 MB.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg484-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'mabonSOC/mabonsoc.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:01 ; elapsed = 00:00:50 . Memory (MB): peak = 178.742 ; gain = 87.344
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:01 ; elapsed = 00:00:50 . Memory (MB): peak = 178.742 ; gain = 87.344
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:03 ; elapsed = 00:00:53 . Memory (MB): peak = 259.418 ; gain = 168.020
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'log_apfixed_reduce::range_reduce<ap_fixed<29, 7, (ap_q_mode)5, (ap_o_mode)3, 0>, 4, 4, 24, 15>' into 'log_apfixed_reduce::log_traits<2>::range_reduction<24>' (E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_log_apfixed.h:252) automatically.
INFO: [XFORM 203-602] Inlining function 'log_apfixed_reduce::log_traits<2>::range_reduction<24>' into 'log_apfixed_reduce::log<28, 15>' (E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_log_apfixed.h:771) automatically.
INFO: [XFORM 203-602] Inlining function 'log_apfixed_reduce::log<27, 14>' into 'hls::log<27, 14>' (E:/xilinx/Vivado/2019.1/common/technology/autopilot\hls_math.h:1200) automatically.
INFO: [XFORM 203-602] Inlining function 'sqrt_fixed<27, 14>' into 'hls::sqrt<27, 14>' (E:/xilinx/Vivado/2019.1/common/technology/autopilot\hls_math.h:1272) automatically.
INFO: [XFORM 203-602] Inlining function 'hls::log<27, 14>' into 'mabonsoc' (mabonSOC/mabonsoc.cpp:22) automatically.
INFO: [XFORM 203-602] Inlining function 'hls::sqrt<27, 14>' into 'mabonsoc' (mabonSOC/mabonsoc.cpp:28) automatically.
WARNING: [SYNCHK 200-23] E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_sqrt_apfixed.h:272: variable-indexed range selection may cause suboptimal QoR.
INFO: [SYNCHK 200-10] 0 error(s), 1 warning(s).
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:04 ; elapsed = 00:00:54 . Memory (MB): peak = 314.746 ; gain = 223.348
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'sqrt_fixed<28, 15>' (E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_sqrt_apfixed.h:44:36).
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'mabonsoc' (mabonSOC/mabonsoc.cpp:2).
WARNING: [XFORM 203-505] Ignored pipeline directive for loop 'L1' (mabonSOC/mabonsoc.cpp:25) because its parent loop or function is pipelined.
WARNING: [XFORM 203-505] Ignored pipeline directive for loop 'L2' (mabonSOC/mabonsoc.cpp:33) because its parent loop or function is pipelined.
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'log_apfixed_reduce::log<28, 15>' (E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_log_apfixed.h:500:9).
INFO: [HLS 200-489] Unrolling loop 'Loop-1' (E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_sqrt_apfixed.h:267) in function 'sqrt_fixed<28, 15>' completely with a factor of 8.
INFO: [HLS 200-489] Unrolling loop 'Loop-2' (E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_sqrt_apfixed.h:295) in function 'sqrt_fixed<28, 15>' completely with a factor of 14.
INFO: [HLS 200-489] Unrolling loop 'L1' (mabonSOC/mabonsoc.cpp:25) in function 'mabonsoc' completely with a factor of 16.
INFO: [HLS 200-489] Unrolling loop 'L2' (mabonSOC/mabonsoc.cpp:33) in function 'mabonsoc' completely with a factor of 15.
INFO: [HLS 200-489] Unrolling loop 'Loop-1' (E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_log_apfixed.h:729) in function 'log_apfixed_reduce::log<28, 15>' completely with a factor of 28.
INFO: [XFORM 203-101] Partitioning array 'UCB.V' (mabonSOC/mabonsoc.cpp:9) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'T.V'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'X.V'  in dimension 1 completely.
INFO: [XFORM 203-602] Inlining function 'log_apfixed_reduce::range_reduce<ap_fixed<29, 7, (ap_q_mode)5, (ap_o_mode)3, 0>, 4, 4, 24, 15>' into 'log_apfixed_reduce::log_traits<2>::range_reduction<24>' (E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_log_apfixed.h:252) automatically.
INFO: [XFORM 203-602] Inlining function 'log_apfixed_reduce::log_traits<2>::range_reduction<24>' into 'log_apfixed_reduce::log<28, 15>' (E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_log_apfixed.h:771) automatically.
INFO: [XFORM 203-602] Inlining function 'log_apfixed_reduce::log<27, 14>' into 'hls::log<27, 14>' (E:/xilinx/Vivado/2019.1/common/technology/autopilot\hls_math.h:1200) automatically.
INFO: [XFORM 203-602] Inlining function 'sqrt_fixed<27, 14>' into 'hls::sqrt<27, 14>' (E:/xilinx/Vivado/2019.1/common/technology/autopilot\hls_math.h:1272) automatically.
INFO: [XFORM 203-602] Inlining function 'hls::log<27, 14>' into 'mabonsoc' (mabonSOC/mabonsoc.cpp:22) automatically.
INFO: [XFORM 203-602] Inlining function 'hls::sqrt<27, 14>' into 'mabonsoc' (mabonSOC/mabonsoc.cpp:28) automatically.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock to (E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_sqrt_apfixed.h:372:1) in function 'sqrt_fixed<28, 15>'... converting 111 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_log_apfixed.h:727:44) to (E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_log_apfixed.h:747:17) in function 'log_apfixed_reduce::log<28, 15>'... converting 29 basic blocks.
INFO: [XFORM 203-11] Balancing expressions in function 'log_apfixed_reduce::log<28, 15>' (E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_log_apfixed.h:178:90)...3 expression(s) balanced.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:06 ; elapsed = 00:00:57 . Memory (MB): peak = 409.988 ; gain = 318.590
WARNING: [XFORM 203-631] Renaming function 'log_apfixed_reduce::log<28, 15>' to 'log<28, 15>' (E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_log_apfixed.h:178:90)
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:08 ; elapsed = 00:00:59 . Memory (MB): peak = 437.770 ; gain = 346.371
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'mabonsoc' ...
WARNING: [SYN 201-103] Legalizing function name 'log<28, 15>' to 'log_28_15_s'.
WARNING: [SYN 201-103] Legalizing function name 'sqrt_fixed<28, 15>' to 'sqrt_fixed_28_15_s'.
WARNING: [SYN 201-107] Renaming port name 'mabonsoc/Out' to 'mabonsoc/Out_r' to avoid the conflict with HDL keywords or other object names.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'log_28_15_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'log<28, 15>'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 7.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 58.991 seconds; current allocated memory: 374.978 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.349 seconds; current allocated memory: 376.157 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'sqrt_fixed_28_15_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'sqrt_fixed<28, 15>'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 11.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.73 seconds; current allocated memory: 377.276 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.419 seconds; current allocated memory: 378.794 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'mabonsoc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'mabonsoc'.
INFO: [SCHED 204-61] Pipelining result : Target II = 48, Final II = 48, Depth = 53.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 1.637 seconds; current allocated memory: 381.140 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 2.461 seconds; current allocated memory: 388.174 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'log_28_15_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'log_28_15_s_log_apfixed_reduce_3' to 'log_28_15_s_log_abkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'log_28_15_s_log_apfixed_reduce_2' to 'log_28_15_s_log_acud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'log_28_15_s_log_apfixed_reduce_s' to 'log_28_15_s_log_adEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'mabonsoc_mac_mulsub_24ns_4ns_29ns_29_1_1' to 'mabonsoc_mac_mulseOg' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'mabonsoc_mac_mulseOg': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'log_28_15_s'.
INFO: [HLS 200-111]  Elapsed time: 5.2 seconds; current allocated memory: 395.351 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'sqrt_fixed_28_15_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'sqrt_fixed_28_15_s'.
INFO: [HLS 200-111]  Elapsed time: 1.124 seconds; current allocated memory: 398.589 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'mabonsoc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'mabonsoc/Out_r' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mabonsoc/reward' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'mabonsoc' to 's_axilite & ap_ctrl_hs'.
WARNING: [RTGEN 206-101] Register 'Index_V' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'X_V_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'X_V_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'X_V_2' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'X_V_3' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'X_V_4' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'X_V_5' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'X_V_6' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'X_V_7' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'X_V_8' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'X_V_9' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'X_V_10' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'X_V_11' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'X_V_12' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'X_V_13' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'X_V_14' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'X_V_15' is power-on initialization.
WARNING: [RTGEN 206-101] Register 't_V' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'T_V_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'T_V_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'T_V_2' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'T_V_3' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'T_V_4' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'T_V_5' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'T_V_6' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'T_V_7' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'T_V_8' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'T_V_9' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'T_V_10' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'T_V_11' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'T_V_12' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'T_V_13' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'T_V_14' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'T_V_15' is power-on initialization.
INFO: [RTGEN 206-100] Bundling port 'return', 'Out_r' and 'reward' to AXI-Lite port BUS_A.
INFO: [SYN 201-210] Renamed object name 'mabonsoc_mux_164_14_1_1' to 'mabonsoc_mux_164_fYi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'mabonsoc_sdiv_32ns_15ns_32_36_1' to 'mabonsoc_sdiv_32ng8j' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'mabonsoc_udiv_18ns_14ns_18_22_1' to 'mabonsoc_udiv_18nhbi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'mabonsoc_mux_164_15_1_1' to 'mabonsoc_mux_164_ibs' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'mabonsoc_mux_164_fYi': 34 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mabonsoc_mux_164_ibs': 14 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mabonsoc_sdiv_32ng8j': 16 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mabonsoc_udiv_18nhbi': 16 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'mabonsoc'.
INFO: [HLS 200-111]  Elapsed time: 2.612 seconds; current allocated memory: 408.626 MB.
INFO: [RTMG 210-279] Implementing memory 'log_28_15_s_log_abkb_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'log_28_15_s_log_acud_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'log_28_15_s_log_adEe_rom' using distributed ROMs.
INFO: [RTMG 210-282] Generating pipelined core: 'mabonsoc_sdiv_32ng8j_div'
INFO: [RTMG 210-282] Generating pipelined core: 'mabonsoc_udiv_18nhbi_div'
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:26 ; elapsed = 00:01:21 . Memory (MB): peak = 515.063 ; gain = 423.664
INFO: [VHDL 208-304] Generating VHDL RTL for mabonsoc.
INFO: [VLOG 209-307] Generating Verilog RTL for mabonsoc.
INFO: [HLS 200-112] Total elapsed time: 81.311 seconds; peak allocated memory: 408.626 MB.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg484-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'mabonSOC/mabonsoc.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:01 ; elapsed = 00:00:50 . Memory (MB): peak = 178.664 ; gain = 87.301
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:01 ; elapsed = 00:00:50 . Memory (MB): peak = 178.664 ; gain = 87.301
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:03 ; elapsed = 00:00:53 . Memory (MB): peak = 257.441 ; gain = 166.078
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'log_apfixed_reduce::range_reduce<ap_fixed<29, 7, (ap_q_mode)5, (ap_o_mode)3, 0>, 4, 4, 24, 15>' into 'log_apfixed_reduce::log_traits<2>::range_reduction<24>' (E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_log_apfixed.h:252) automatically.
INFO: [XFORM 203-602] Inlining function 'log_apfixed_reduce::log_traits<2>::range_reduction<24>' into 'log_apfixed_reduce::log<28, 15>' (E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_log_apfixed.h:771) automatically.
INFO: [XFORM 203-602] Inlining function 'log_apfixed_reduce::log<27, 14>' into 'hls::log<27, 14>' (E:/xilinx/Vivado/2019.1/common/technology/autopilot\hls_math.h:1200) automatically.
INFO: [XFORM 203-602] Inlining function 'sqrt_fixed<27, 14>' into 'hls::sqrt<27, 14>' (E:/xilinx/Vivado/2019.1/common/technology/autopilot\hls_math.h:1272) automatically.
INFO: [XFORM 203-602] Inlining function 'hls::log<27, 14>' into 'mabonsoc' (mabonSOC/mabonsoc.cpp:22) automatically.
INFO: [XFORM 203-602] Inlining function 'hls::sqrt<27, 14>' into 'mabonsoc' (mabonSOC/mabonsoc.cpp:28) automatically.
WARNING: [SYNCHK 200-23] E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_sqrt_apfixed.h:272: variable-indexed range selection may cause suboptimal QoR.
INFO: [SYNCHK 200-10] 0 error(s), 1 warning(s).
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:04 ; elapsed = 00:00:54 . Memory (MB): peak = 313.461 ; gain = 222.098
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'sqrt_fixed<28, 15>' (E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_sqrt_apfixed.h:44:36).
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'mabonsoc' (mabonSOC/mabonsoc.cpp:2).
WARNING: [XFORM 203-505] Ignored pipeline directive for loop 'L1' (mabonSOC/mabonsoc.cpp:25) because its parent loop or function is pipelined.
WARNING: [XFORM 203-505] Ignored pipeline directive for loop 'L2' (mabonSOC/mabonsoc.cpp:33) because its parent loop or function is pipelined.
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'log_apfixed_reduce::log<28, 15>' (E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_log_apfixed.h:500:9).
INFO: [HLS 200-489] Unrolling loop 'Loop-1' (E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_sqrt_apfixed.h:267) in function 'sqrt_fixed<28, 15>' completely with a factor of 8.
INFO: [HLS 200-489] Unrolling loop 'Loop-2' (E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_sqrt_apfixed.h:295) in function 'sqrt_fixed<28, 15>' completely with a factor of 14.
INFO: [HLS 200-489] Unrolling loop 'L1' (mabonSOC/mabonsoc.cpp:25) in function 'mabonsoc' completely with a factor of 16.
INFO: [HLS 200-489] Unrolling loop 'L2' (mabonSOC/mabonsoc.cpp:33) in function 'mabonsoc' completely with a factor of 15.
INFO: [HLS 200-489] Unrolling loop 'Loop-1' (E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_log_apfixed.h:729) in function 'log_apfixed_reduce::log<28, 15>' completely with a factor of 28.
INFO: [XFORM 203-101] Partitioning array 'UCB.V' (mabonSOC/mabonsoc.cpp:9) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'T.V'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'X.V'  in dimension 1 completely.
INFO: [XFORM 203-602] Inlining function 'log_apfixed_reduce::range_reduce<ap_fixed<29, 7, (ap_q_mode)5, (ap_o_mode)3, 0>, 4, 4, 24, 15>' into 'log_apfixed_reduce::log_traits<2>::range_reduction<24>' (E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_log_apfixed.h:252) automatically.
INFO: [XFORM 203-602] Inlining function 'log_apfixed_reduce::log_traits<2>::range_reduction<24>' into 'log_apfixed_reduce::log<28, 15>' (E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_log_apfixed.h:771) automatically.
INFO: [XFORM 203-602] Inlining function 'log_apfixed_reduce::log<27, 14>' into 'hls::log<27, 14>' (E:/xilinx/Vivado/2019.1/common/technology/autopilot\hls_math.h:1200) automatically.
INFO: [XFORM 203-602] Inlining function 'sqrt_fixed<27, 14>' into 'hls::sqrt<27, 14>' (E:/xilinx/Vivado/2019.1/common/technology/autopilot\hls_math.h:1272) automatically.
INFO: [XFORM 203-602] Inlining function 'hls::log<27, 14>' into 'mabonsoc' (mabonSOC/mabonsoc.cpp:22) automatically.
INFO: [XFORM 203-602] Inlining function 'hls::sqrt<27, 14>' into 'mabonsoc' (mabonSOC/mabonsoc.cpp:28) automatically.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock to (E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_sqrt_apfixed.h:372:1) in function 'sqrt_fixed<28, 15>'... converting 111 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_log_apfixed.h:727:44) to (E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_log_apfixed.h:747:17) in function 'log_apfixed_reduce::log<28, 15>'... converting 29 basic blocks.
INFO: [XFORM 203-11] Balancing expressions in function 'log_apfixed_reduce::log<28, 15>' (E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_log_apfixed.h:178:90)...3 expression(s) balanced.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:06 ; elapsed = 00:00:57 . Memory (MB): peak = 408.469 ; gain = 317.105
WARNING: [XFORM 203-631] Renaming function 'log_apfixed_reduce::log<28, 15>' to 'log<28, 15>' (E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_log_apfixed.h:178:90)
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:08 ; elapsed = 00:00:59 . Memory (MB): peak = 437.574 ; gain = 346.211
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'mabonsoc' ...
WARNING: [SYN 201-103] Legalizing function name 'log<28, 15>' to 'log_28_15_s'.
WARNING: [SYN 201-103] Legalizing function name 'sqrt_fixed<28, 15>' to 'sqrt_fixed_28_15_s'.
WARNING: [SYN 201-107] Renaming port name 'mabonsoc/Out' to 'mabonsoc/Out_r' to avoid the conflict with HDL keywords or other object names.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'log_28_15_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'log<28, 15>'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 7.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 58.89 seconds; current allocated memory: 374.978 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.338 seconds; current allocated memory: 376.157 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'sqrt_fixed_28_15_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'sqrt_fixed<28, 15>'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 11.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.729 seconds; current allocated memory: 377.276 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.422 seconds; current allocated memory: 378.794 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'mabonsoc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'mabonsoc'.
INFO: [SCHED 204-61] Pipelining result : Target II = 60, Final II = 60, Depth = 60.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 1.645 seconds; current allocated memory: 381.139 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 1.34 seconds; current allocated memory: 386.866 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'log_28_15_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'log_28_15_s_log_apfixed_reduce_3' to 'log_28_15_s_log_abkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'log_28_15_s_log_apfixed_reduce_2' to 'log_28_15_s_log_acud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'log_28_15_s_log_apfixed_reduce_s' to 'log_28_15_s_log_adEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'mabonsoc_mac_mulsub_24ns_4ns_29ns_29_1_1' to 'mabonsoc_mac_mulseOg' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'mabonsoc_mac_mulseOg': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'log_28_15_s'.
INFO: [HLS 200-111]  Elapsed time: 1.834 seconds; current allocated memory: 390.152 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'sqrt_fixed_28_15_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'sqrt_fixed_28_15_s'.
INFO: [HLS 200-111]  Elapsed time: 1.122 seconds; current allocated memory: 393.442 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'mabonsoc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'mabonsoc/Out_r' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mabonsoc/reward' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'mabonsoc' to 's_axilite & ap_ctrl_hs'.
WARNING: [RTGEN 206-101] Register 'Index_V' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'X_V_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'X_V_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'X_V_2' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'X_V_3' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'X_V_4' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'X_V_5' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'X_V_6' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'X_V_7' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'X_V_8' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'X_V_9' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'X_V_10' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'X_V_11' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'X_V_12' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'X_V_13' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'X_V_14' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'X_V_15' is power-on initialization.
WARNING: [RTGEN 206-101] Register 't_V' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'T_V_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'T_V_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'T_V_2' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'T_V_3' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'T_V_4' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'T_V_5' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'T_V_6' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'T_V_7' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'T_V_8' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'T_V_9' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'T_V_10' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'T_V_11' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'T_V_12' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'T_V_13' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'T_V_14' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'T_V_15' is power-on initialization.
INFO: [RTGEN 206-100] Bundling port 'return', 'Out_r' and 'reward' to AXI-Lite port BUS_A.
INFO: [SYN 201-210] Renamed object name 'mabonsoc_mux_164_14_1_1' to 'mabonsoc_mux_164_fYi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'mabonsoc_sdiv_32ns_15ns_32_36_1' to 'mabonsoc_sdiv_32ng8j' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'mabonsoc_udiv_18ns_14ns_18_22_1' to 'mabonsoc_udiv_18nhbi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'mabonsoc_mux_164_15_1_1' to 'mabonsoc_mux_164_ibs' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'mabonsoc_mux_164_fYi': 34 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mabonsoc_mux_164_ibs': 14 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mabonsoc_sdiv_32ng8j': 16 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mabonsoc_udiv_18nhbi': 16 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'mabonsoc'.
INFO: [HLS 200-111]  Elapsed time: 2.382 seconds; current allocated memory: 401.703 MB.
INFO: [RTMG 210-279] Implementing memory 'log_28_15_s_log_abkb_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'log_28_15_s_log_acud_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'log_28_15_s_log_adEe_rom' using distributed ROMs.
INFO: [RTMG 210-282] Generating pipelined core: 'mabonsoc_sdiv_32ng8j_div'
INFO: [RTMG 210-282] Generating pipelined core: 'mabonsoc_udiv_18nhbi_div'
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:19 ; elapsed = 00:01:13 . Memory (MB): peak = 502.230 ; gain = 410.867
INFO: [VHDL 208-304] Generating VHDL RTL for mabonsoc.
INFO: [VLOG 209-307] Generating Verilog RTL for mabonsoc.
INFO: [HLS 200-112] Total elapsed time: 73.049 seconds; peak allocated memory: 401.703 MB.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg484-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'mabonSOC/mabonsoc.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:01 ; elapsed = 00:00:50 . Memory (MB): peak = 179.305 ; gain = 87.961
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:01 ; elapsed = 00:00:50 . Memory (MB): peak = 179.305 ; gain = 87.961
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:03 ; elapsed = 00:00:53 . Memory (MB): peak = 257.902 ; gain = 166.559
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'log_apfixed_reduce::range_reduce<ap_fixed<29, 7, (ap_q_mode)5, (ap_o_mode)3, 0>, 4, 4, 24, 15>' into 'log_apfixed_reduce::log_traits<2>::range_reduction<24>' (E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_log_apfixed.h:252) automatically.
INFO: [XFORM 203-602] Inlining function 'log_apfixed_reduce::log_traits<2>::range_reduction<24>' into 'log_apfixed_reduce::log<28, 15>' (E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_log_apfixed.h:771) automatically.
INFO: [XFORM 203-602] Inlining function 'log_apfixed_reduce::log<27, 14>' into 'hls::log<27, 14>' (E:/xilinx/Vivado/2019.1/common/technology/autopilot\hls_math.h:1200) automatically.
INFO: [XFORM 203-602] Inlining function 'sqrt_fixed<27, 14>' into 'hls::sqrt<27, 14>' (E:/xilinx/Vivado/2019.1/common/technology/autopilot\hls_math.h:1272) automatically.
INFO: [XFORM 203-602] Inlining function 'hls::log<27, 14>' into 'mabonsoc' (mabonSOC/mabonsoc.cpp:22) automatically.
INFO: [XFORM 203-602] Inlining function 'hls::sqrt<27, 14>' into 'mabonsoc' (mabonSOC/mabonsoc.cpp:28) automatically.
WARNING: [SYNCHK 200-23] E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_sqrt_apfixed.h:272: variable-indexed range selection may cause suboptimal QoR.
INFO: [SYNCHK 200-10] 0 error(s), 1 warning(s).
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:03 ; elapsed = 00:00:54 . Memory (MB): peak = 315.840 ; gain = 224.496
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'sqrt_fixed<28, 15>' (E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_sqrt_apfixed.h:44:36).
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'mabonsoc' (mabonSOC/mabonsoc.cpp:2).
WARNING: [XFORM 203-505] Ignored pipeline directive for loop 'L1' (mabonSOC/mabonsoc.cpp:25) because its parent loop or function is pipelined.
WARNING: [XFORM 203-505] Ignored pipeline directive for loop 'L2' (mabonSOC/mabonsoc.cpp:33) because its parent loop or function is pipelined.
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'log_apfixed_reduce::log<28, 15>' (E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_log_apfixed.h:500:9).
INFO: [HLS 200-489] Unrolling loop 'Loop-1' (E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_sqrt_apfixed.h:267) in function 'sqrt_fixed<28, 15>' completely with a factor of 8.
INFO: [HLS 200-489] Unrolling loop 'Loop-2' (E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_sqrt_apfixed.h:295) in function 'sqrt_fixed<28, 15>' completely with a factor of 14.
INFO: [HLS 200-489] Unrolling loop 'L1' (mabonSOC/mabonsoc.cpp:25) in function 'mabonsoc' completely with a factor of 16.
INFO: [HLS 200-489] Unrolling loop 'L2' (mabonSOC/mabonsoc.cpp:33) in function 'mabonsoc' completely with a factor of 15.
INFO: [HLS 200-489] Unrolling loop 'Loop-1' (E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_log_apfixed.h:729) in function 'log_apfixed_reduce::log<28, 15>' completely with a factor of 28.
INFO: [XFORM 203-101] Partitioning array 'UCB.V' (mabonSOC/mabonsoc.cpp:9) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'T.V'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'X.V'  in dimension 1 completely.
INFO: [XFORM 203-602] Inlining function 'log_apfixed_reduce::range_reduce<ap_fixed<29, 7, (ap_q_mode)5, (ap_o_mode)3, 0>, 4, 4, 24, 15>' into 'log_apfixed_reduce::log_traits<2>::range_reduction<24>' (E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_log_apfixed.h:252) automatically.
INFO: [XFORM 203-602] Inlining function 'log_apfixed_reduce::log_traits<2>::range_reduction<24>' into 'log_apfixed_reduce::log<28, 15>' (E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_log_apfixed.h:771) automatically.
INFO: [XFORM 203-602] Inlining function 'log_apfixed_reduce::log<27, 14>' into 'hls::log<27, 14>' (E:/xilinx/Vivado/2019.1/common/technology/autopilot\hls_math.h:1200) automatically.
INFO: [XFORM 203-602] Inlining function 'sqrt_fixed<27, 14>' into 'hls::sqrt<27, 14>' (E:/xilinx/Vivado/2019.1/common/technology/autopilot\hls_math.h:1272) automatically.
INFO: [XFORM 203-602] Inlining function 'hls::log<27, 14>' into 'mabonsoc' (mabonSOC/mabonsoc.cpp:22) automatically.
INFO: [XFORM 203-602] Inlining function 'hls::sqrt<27, 14>' into 'mabonsoc' (mabonSOC/mabonsoc.cpp:28) automatically.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock to (E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_sqrt_apfixed.h:372:1) in function 'sqrt_fixed<28, 15>'... converting 111 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_log_apfixed.h:727:44) to (E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_log_apfixed.h:747:17) in function 'log_apfixed_reduce::log<28, 15>'... converting 29 basic blocks.
INFO: [XFORM 203-11] Balancing expressions in function 'log_apfixed_reduce::log<28, 15>' (E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_log_apfixed.h:178:90)...3 expression(s) balanced.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:06 ; elapsed = 00:00:56 . Memory (MB): peak = 408.992 ; gain = 317.648
WARNING: [XFORM 203-631] Renaming function 'log_apfixed_reduce::log<28, 15>' to 'log<28, 15>' (E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_log_apfixed.h:178:90)
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:08 ; elapsed = 00:00:58 . Memory (MB): peak = 438.156 ; gain = 346.813
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'mabonsoc' ...
WARNING: [SYN 201-103] Legalizing function name 'log<28, 15>' to 'log_28_15_s'.
WARNING: [SYN 201-103] Legalizing function name 'sqrt_fixed<28, 15>' to 'sqrt_fixed_28_15_s'.
WARNING: [SYN 201-107] Renaming port name 'mabonsoc/Out' to 'mabonsoc/Out_r' to avoid the conflict with HDL keywords or other object names.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'log_28_15_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'log<28, 15>'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 7.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 58.667 seconds; current allocated memory: 374.978 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.326 seconds; current allocated memory: 376.157 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'sqrt_fixed_28_15_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'sqrt_fixed<28, 15>'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 11.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.724 seconds; current allocated memory: 377.276 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.41 seconds; current allocated memory: 378.794 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'mabonsoc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'mabonsoc'.
INFO: [SCHED 204-61] Pipelining result : Target II = 53, Final II = 53, Depth = 53.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 1.723 seconds; current allocated memory: 381.133 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 2.449 seconds; current allocated memory: 388.166 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'log_28_15_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'log_28_15_s_log_apfixed_reduce_3' to 'log_28_15_s_log_abkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'log_28_15_s_log_apfixed_reduce_2' to 'log_28_15_s_log_acud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'log_28_15_s_log_apfixed_reduce_s' to 'log_28_15_s_log_adEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'mabonsoc_mac_mulsub_24ns_4ns_29ns_29_1_1' to 'mabonsoc_mac_mulseOg' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'mabonsoc_mac_mulseOg': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'log_28_15_s'.
INFO: [HLS 200-111]  Elapsed time: 5.223 seconds; current allocated memory: 395.343 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'sqrt_fixed_28_15_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'sqrt_fixed_28_15_s'.
INFO: [HLS 200-111]  Elapsed time: 1.115 seconds; current allocated memory: 398.581 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'mabonsoc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'mabonsoc/Out_r' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mabonsoc/reward' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'mabonsoc' to 's_axilite & ap_ctrl_hs'.
WARNING: [RTGEN 206-101] Register 'Index_V' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'X_V_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'X_V_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'X_V_2' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'X_V_3' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'X_V_4' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'X_V_5' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'X_V_6' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'X_V_7' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'X_V_8' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'X_V_9' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'X_V_10' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'X_V_11' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'X_V_12' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'X_V_13' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'X_V_14' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'X_V_15' is power-on initialization.
WARNING: [RTGEN 206-101] Register 't_V' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'T_V_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'T_V_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'T_V_2' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'T_V_3' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'T_V_4' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'T_V_5' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'T_V_6' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'T_V_7' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'T_V_8' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'T_V_9' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'T_V_10' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'T_V_11' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'T_V_12' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'T_V_13' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'T_V_14' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'T_V_15' is power-on initialization.
INFO: [RTGEN 206-100] Bundling port 'return', 'Out_r' and 'reward' to AXI-Lite port BUS_A.
INFO: [SYN 201-210] Renamed object name 'mabonsoc_mux_164_14_1_1' to 'mabonsoc_mux_164_fYi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'mabonsoc_sdiv_32ns_15ns_32_36_1' to 'mabonsoc_sdiv_32ng8j' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'mabonsoc_udiv_18ns_14ns_18_22_1' to 'mabonsoc_udiv_18nhbi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'mabonsoc_mux_164_15_1_1' to 'mabonsoc_mux_164_ibs' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'mabonsoc_mux_164_fYi': 34 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mabonsoc_mux_164_ibs': 14 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mabonsoc_sdiv_32ng8j': 16 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mabonsoc_udiv_18nhbi': 16 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'mabonsoc'.
INFO: [HLS 200-111]  Elapsed time: 2.994 seconds; current allocated memory: 406.865 MB.
INFO: [RTMG 210-279] Implementing memory 'log_28_15_s_log_abkb_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'log_28_15_s_log_acud_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'log_28_15_s_log_adEe_rom' using distributed ROMs.
INFO: [RTMG 210-282] Generating pipelined core: 'mabonsoc_sdiv_32ng8j_div'
INFO: [RTMG 210-282] Generating pipelined core: 'mabonsoc_udiv_18nhbi_div'
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:26 ; elapsed = 00:01:21 . Memory (MB): peak = 511.871 ; gain = 420.527
INFO: [VHDL 208-304] Generating VHDL RTL for mabonsoc.
INFO: [VLOG 209-307] Generating Verilog RTL for mabonsoc.
INFO: [HLS 200-112] Total elapsed time: 81.412 seconds; peak allocated memory: 406.865 MB.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg484-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'mabonSOC/mabonsoc.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:01 ; elapsed = 00:00:50 . Memory (MB): peak = 178.566 ; gain = 87.180
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:01 ; elapsed = 00:00:50 . Memory (MB): peak = 178.566 ; gain = 87.180
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:03 ; elapsed = 00:00:53 . Memory (MB): peak = 255.633 ; gain = 164.246
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'log_apfixed_reduce::range_reduce<ap_fixed<29, 7, (ap_q_mode)5, (ap_o_mode)3, 0>, 4, 4, 24, 15>' into 'log_apfixed_reduce::log_traits<2>::range_reduction<24>' (E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_log_apfixed.h:252) automatically.
INFO: [XFORM 203-602] Inlining function 'log_apfixed_reduce::log_traits<2>::range_reduction<24>' into 'log_apfixed_reduce::log<28, 15>' (E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_log_apfixed.h:771) automatically.
INFO: [XFORM 203-602] Inlining function 'log_apfixed_reduce::log<27, 14>' into 'hls::log<27, 14>' (E:/xilinx/Vivado/2019.1/common/technology/autopilot\hls_math.h:1200) automatically.
INFO: [XFORM 203-602] Inlining function 'sqrt_fixed<27, 14>' into 'hls::sqrt<27, 14>' (E:/xilinx/Vivado/2019.1/common/technology/autopilot\hls_math.h:1272) automatically.
INFO: [XFORM 203-602] Inlining function 'hls::log<27, 14>' into 'mabonsoc' (mabonSOC/mabonsoc.cpp:22) automatically.
INFO: [XFORM 203-602] Inlining function 'hls::sqrt<27, 14>' into 'mabonsoc' (mabonSOC/mabonsoc.cpp:28) automatically.
WARNING: [SYNCHK 200-23] E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_sqrt_apfixed.h:272: variable-indexed range selection may cause suboptimal QoR.
INFO: [SYNCHK 200-10] 0 error(s), 1 warning(s).
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:04 ; elapsed = 00:00:54 . Memory (MB): peak = 313.574 ; gain = 222.188
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'sqrt_fixed<28, 15>' (E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_sqrt_apfixed.h:44:36).
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'mabonsoc' (mabonSOC/mabonsoc.cpp:2).
WARNING: [XFORM 203-505] Ignored pipeline directive for loop 'L1' (mabonSOC/mabonsoc.cpp:25) because its parent loop or function is pipelined.
WARNING: [XFORM 203-505] Ignored pipeline directive for loop 'L2' (mabonSOC/mabonsoc.cpp:33) because its parent loop or function is pipelined.
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'log_apfixed_reduce::log<28, 15>' (E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_log_apfixed.h:500:9).
INFO: [HLS 200-489] Unrolling loop 'Loop-1' (E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_sqrt_apfixed.h:267) in function 'sqrt_fixed<28, 15>' completely with a factor of 8.
INFO: [HLS 200-489] Unrolling loop 'Loop-2' (E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_sqrt_apfixed.h:295) in function 'sqrt_fixed<28, 15>' completely with a factor of 14.
INFO: [HLS 200-489] Unrolling loop 'L1' (mabonSOC/mabonsoc.cpp:25) in function 'mabonsoc' completely with a factor of 16.
INFO: [HLS 200-489] Unrolling loop 'L2' (mabonSOC/mabonsoc.cpp:33) in function 'mabonsoc' completely with a factor of 15.
INFO: [HLS 200-489] Unrolling loop 'Loop-1' (E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_log_apfixed.h:729) in function 'log_apfixed_reduce::log<28, 15>' completely with a factor of 28.
INFO: [XFORM 203-101] Partitioning array 'UCB.V' (mabonSOC/mabonsoc.cpp:9) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'T.V'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'X.V'  in dimension 1 completely.
INFO: [XFORM 203-602] Inlining function 'log_apfixed_reduce::range_reduce<ap_fixed<29, 7, (ap_q_mode)5, (ap_o_mode)3, 0>, 4, 4, 24, 15>' into 'log_apfixed_reduce::log_traits<2>::range_reduction<24>' (E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_log_apfixed.h:252) automatically.
INFO: [XFORM 203-602] Inlining function 'log_apfixed_reduce::log_traits<2>::range_reduction<24>' into 'log_apfixed_reduce::log<28, 15>' (E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_log_apfixed.h:771) automatically.
INFO: [XFORM 203-602] Inlining function 'log_apfixed_reduce::log<27, 14>' into 'hls::log<27, 14>' (E:/xilinx/Vivado/2019.1/common/technology/autopilot\hls_math.h:1200) automatically.
INFO: [XFORM 203-602] Inlining function 'sqrt_fixed<27, 14>' into 'hls::sqrt<27, 14>' (E:/xilinx/Vivado/2019.1/common/technology/autopilot\hls_math.h:1272) automatically.
INFO: [XFORM 203-602] Inlining function 'hls::log<27, 14>' into 'mabonsoc' (mabonSOC/mabonsoc.cpp:22) automatically.
INFO: [XFORM 203-602] Inlining function 'hls::sqrt<27, 14>' into 'mabonsoc' (mabonSOC/mabonsoc.cpp:28) automatically.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock to (E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_sqrt_apfixed.h:372:1) in function 'sqrt_fixed<28, 15>'... converting 111 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_log_apfixed.h:727:44) to (E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_log_apfixed.h:747:17) in function 'log_apfixed_reduce::log<28, 15>'... converting 29 basic blocks.
INFO: [XFORM 203-11] Balancing expressions in function 'log_apfixed_reduce::log<28, 15>' (E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_log_apfixed.h:178:90)...3 expression(s) balanced.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:06 ; elapsed = 00:00:56 . Memory (MB): peak = 408.441 ; gain = 317.055
WARNING: [XFORM 203-631] Renaming function 'log_apfixed_reduce::log<28, 15>' to 'log<28, 15>' (E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_log_apfixed.h:178:90)
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:08 ; elapsed = 00:00:58 . Memory (MB): peak = 437.797 ; gain = 346.410
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'mabonsoc' ...
WARNING: [SYN 201-103] Legalizing function name 'log<28, 15>' to 'log_28_15_s'.
WARNING: [SYN 201-103] Legalizing function name 'sqrt_fixed<28, 15>' to 'sqrt_fixed_28_15_s'.
WARNING: [SYN 201-107] Renaming port name 'mabonsoc/Out' to 'mabonsoc/Out_r' to avoid the conflict with HDL keywords or other object names.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'log_28_15_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'log<28, 15>'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 7.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 58.819 seconds; current allocated memory: 374.978 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.333 seconds; current allocated memory: 376.157 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'sqrt_fixed_28_15_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'sqrt_fixed<28, 15>'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 11.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.751 seconds; current allocated memory: 377.276 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.418 seconds; current allocated memory: 378.794 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'mabonsoc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'mabonsoc'.
INFO: [SCHED 204-61] Pipelining result : Target II = 55, Final II = 55, Depth = 55.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 1.67 seconds; current allocated memory: 381.134 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 1.654 seconds; current allocated memory: 387.220 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'log_28_15_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'log_28_15_s_log_apfixed_reduce_3' to 'log_28_15_s_log_abkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'log_28_15_s_log_apfixed_reduce_2' to 'log_28_15_s_log_acud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'log_28_15_s_log_apfixed_reduce_s' to 'log_28_15_s_log_adEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'mabonsoc_mac_mulsub_24ns_4ns_29ns_29_1_1' to 'mabonsoc_mac_mulseOg' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'mabonsoc_mac_mulseOg': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'log_28_15_s'.
INFO: [HLS 200-111]  Elapsed time: 2.789 seconds; current allocated memory: 391.619 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'sqrt_fixed_28_15_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'sqrt_fixed_28_15_s'.
INFO: [HLS 200-111]  Elapsed time: 1.119 seconds; current allocated memory: 394.894 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'mabonsoc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'mabonsoc/Out_r' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mabonsoc/reward' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'mabonsoc' to 's_axilite & ap_ctrl_hs'.
WARNING: [RTGEN 206-101] Register 'Index_V' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'X_V_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'X_V_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'X_V_2' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'X_V_3' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'X_V_4' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'X_V_5' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'X_V_6' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'X_V_7' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'X_V_8' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'X_V_9' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'X_V_10' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'X_V_11' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'X_V_12' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'X_V_13' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'X_V_14' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'X_V_15' is power-on initialization.
WARNING: [RTGEN 206-101] Register 't_V' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'T_V_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'T_V_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'T_V_2' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'T_V_3' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'T_V_4' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'T_V_5' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'T_V_6' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'T_V_7' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'T_V_8' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'T_V_9' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'T_V_10' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'T_V_11' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'T_V_12' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'T_V_13' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'T_V_14' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'T_V_15' is power-on initialization.
INFO: [RTGEN 206-100] Bundling port 'return', 'Out_r' and 'reward' to AXI-Lite port BUS_A.
INFO: [SYN 201-210] Renamed object name 'mabonsoc_mux_164_14_1_1' to 'mabonsoc_mux_164_fYi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'mabonsoc_sdiv_32ns_15ns_32_36_1' to 'mabonsoc_sdiv_32ng8j' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'mabonsoc_udiv_18ns_14ns_18_22_1' to 'mabonsoc_udiv_18nhbi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'mabonsoc_mux_164_15_1_1' to 'mabonsoc_mux_164_ibs' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'mabonsoc_mux_164_fYi': 34 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mabonsoc_mux_164_ibs': 14 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mabonsoc_sdiv_32ng8j': 16 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mabonsoc_udiv_18nhbi': 16 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'mabonsoc'.
INFO: [HLS 200-111]  Elapsed time: 2.695 seconds; current allocated memory: 403.124 MB.
INFO: [RTMG 210-279] Implementing memory 'log_28_15_s_log_abkb_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'log_28_15_s_log_acud_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'log_28_15_s_log_adEe_rom' using distributed ROMs.
INFO: [RTMG 210-282] Generating pipelined core: 'mabonsoc_sdiv_32ng8j_div'
INFO: [RTMG 210-282] Generating pipelined core: 'mabonsoc_udiv_18nhbi_div'
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:21 ; elapsed = 00:01:15 . Memory (MB): peak = 505.824 ; gain = 414.438
INFO: [VHDL 208-304] Generating VHDL RTL for mabonsoc.
INFO: [VLOG 209-307] Generating Verilog RTL for mabonsoc.
INFO: [HLS 200-112] Total elapsed time: 75.59 seconds; peak allocated memory: 403.124 MB.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg484-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'mabonSOC/mabonsoc.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:01 ; elapsed = 00:00:50 . Memory (MB): peak = 179.148 ; gain = 87.750
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:01 ; elapsed = 00:00:50 . Memory (MB): peak = 179.148 ; gain = 87.750
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:03 ; elapsed = 00:00:53 . Memory (MB): peak = 258.805 ; gain = 167.406
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'log_apfixed_reduce::range_reduce<ap_fixed<29, 7, (ap_q_mode)5, (ap_o_mode)3, 0>, 4, 4, 24, 15>' into 'log_apfixed_reduce::log_traits<2>::range_reduction<24>' (E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_log_apfixed.h:252) automatically.
INFO: [XFORM 203-602] Inlining function 'log_apfixed_reduce::log_traits<2>::range_reduction<24>' into 'log_apfixed_reduce::log<28, 15>' (E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_log_apfixed.h:771) automatically.
INFO: [XFORM 203-602] Inlining function 'log_apfixed_reduce::log<27, 14>' into 'hls::log<27, 14>' (E:/xilinx/Vivado/2019.1/common/technology/autopilot\hls_math.h:1200) automatically.
INFO: [XFORM 203-602] Inlining function 'sqrt_fixed<27, 14>' into 'hls::sqrt<27, 14>' (E:/xilinx/Vivado/2019.1/common/technology/autopilot\hls_math.h:1272) automatically.
INFO: [XFORM 203-602] Inlining function 'hls::log<27, 14>' into 'mabonsoc' (mabonSOC/mabonsoc.cpp:22) automatically.
INFO: [XFORM 203-602] Inlining function 'hls::sqrt<27, 14>' into 'mabonsoc' (mabonSOC/mabonsoc.cpp:28) automatically.
WARNING: [SYNCHK 200-23] E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_sqrt_apfixed.h:272: variable-indexed range selection may cause suboptimal QoR.
INFO: [SYNCHK 200-10] 0 error(s), 1 warning(s).
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:03 ; elapsed = 00:00:54 . Memory (MB): peak = 313.746 ; gain = 222.348
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'sqrt_fixed<28, 15>' (E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_sqrt_apfixed.h:44:36).
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'mabonsoc' (mabonSOC/mabonsoc.cpp:2).
WARNING: [XFORM 203-505] Ignored pipeline directive for loop 'L1' (mabonSOC/mabonsoc.cpp:25) because its parent loop or function is pipelined.
WARNING: [XFORM 203-505] Ignored pipeline directive for loop 'L2' (mabonSOC/mabonsoc.cpp:33) because its parent loop or function is pipelined.
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'log_apfixed_reduce::log<28, 15>' (E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_log_apfixed.h:500:9).
INFO: [HLS 200-489] Unrolling loop 'Loop-1' (E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_sqrt_apfixed.h:267) in function 'sqrt_fixed<28, 15>' completely with a factor of 8.
INFO: [HLS 200-489] Unrolling loop 'Loop-2' (E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_sqrt_apfixed.h:295) in function 'sqrt_fixed<28, 15>' completely with a factor of 14.
INFO: [HLS 200-489] Unrolling loop 'L1' (mabonSOC/mabonsoc.cpp:25) in function 'mabonsoc' completely with a factor of 16.
INFO: [HLS 200-489] Unrolling loop 'L2' (mabonSOC/mabonsoc.cpp:33) in function 'mabonsoc' completely with a factor of 15.
INFO: [HLS 200-489] Unrolling loop 'Loop-1' (E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_log_apfixed.h:729) in function 'log_apfixed_reduce::log<28, 15>' completely with a factor of 28.
INFO: [XFORM 203-101] Partitioning array 'UCB.V' (mabonSOC/mabonsoc.cpp:9) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'T.V'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'X.V'  in dimension 1 completely.
INFO: [XFORM 203-602] Inlining function 'log_apfixed_reduce::range_reduce<ap_fixed<29, 7, (ap_q_mode)5, (ap_o_mode)3, 0>, 4, 4, 24, 15>' into 'log_apfixed_reduce::log_traits<2>::range_reduction<24>' (E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_log_apfixed.h:252) automatically.
INFO: [XFORM 203-602] Inlining function 'log_apfixed_reduce::log_traits<2>::range_reduction<24>' into 'log_apfixed_reduce::log<28, 15>' (E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_log_apfixed.h:771) automatically.
INFO: [XFORM 203-602] Inlining function 'log_apfixed_reduce::log<27, 14>' into 'hls::log<27, 14>' (E:/xilinx/Vivado/2019.1/common/technology/autopilot\hls_math.h:1200) automatically.
INFO: [XFORM 203-602] Inlining function 'sqrt_fixed<27, 14>' into 'hls::sqrt<27, 14>' (E:/xilinx/Vivado/2019.1/common/technology/autopilot\hls_math.h:1272) automatically.
INFO: [XFORM 203-602] Inlining function 'hls::log<27, 14>' into 'mabonsoc' (mabonSOC/mabonsoc.cpp:22) automatically.
INFO: [XFORM 203-602] Inlining function 'hls::sqrt<27, 14>' into 'mabonsoc' (mabonSOC/mabonsoc.cpp:28) automatically.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock to (E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_sqrt_apfixed.h:372:1) in function 'sqrt_fixed<28, 15>'... converting 111 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_log_apfixed.h:727:44) to (E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_log_apfixed.h:747:17) in function 'log_apfixed_reduce::log<28, 15>'... converting 29 basic blocks.
INFO: [XFORM 203-11] Balancing expressions in function 'log_apfixed_reduce::log<28, 15>' (E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_log_apfixed.h:178:90)...3 expression(s) balanced.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:06 ; elapsed = 00:00:56 . Memory (MB): peak = 407.707 ; gain = 316.309
WARNING: [XFORM 203-631] Renaming function 'log_apfixed_reduce::log<28, 15>' to 'log<28, 15>' (E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_log_apfixed.h:178:90)
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:08 ; elapsed = 00:00:58 . Memory (MB): peak = 437.590 ; gain = 346.191
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'mabonsoc' ...
WARNING: [SYN 201-103] Legalizing function name 'log<28, 15>' to 'log_28_15_s'.
WARNING: [SYN 201-103] Legalizing function name 'sqrt_fixed<28, 15>' to 'sqrt_fixed_28_15_s'.
WARNING: [SYN 201-107] Renaming port name 'mabonsoc/Out' to 'mabonsoc/Out_r' to avoid the conflict with HDL keywords or other object names.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'log_28_15_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'log<28, 15>'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 7.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 58.685 seconds; current allocated memory: 374.978 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.33 seconds; current allocated memory: 376.157 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'sqrt_fixed_28_15_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'sqrt_fixed<28, 15>'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 11.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.743 seconds; current allocated memory: 377.276 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.425 seconds; current allocated memory: 378.794 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'mabonsoc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'mabonsoc'.
INFO: [SCHED 204-61] Pipelining result : Target II = 54, Final II = 54, Depth = 54.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 1.69 seconds; current allocated memory: 381.133 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 1.824 seconds; current allocated memory: 387.411 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'log_28_15_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'log_28_15_s_log_apfixed_reduce_3' to 'log_28_15_s_log_abkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'log_28_15_s_log_apfixed_reduce_2' to 'log_28_15_s_log_acud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'log_28_15_s_log_apfixed_reduce_s' to 'log_28_15_s_log_adEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'mabonsoc_mac_mulsub_24ns_4ns_29ns_29_1_1' to 'mabonsoc_mac_mulseOg' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'mabonsoc_mac_mulseOg': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'log_28_15_s'.
INFO: [HLS 200-111]  Elapsed time: 3.268 seconds; current allocated memory: 392.358 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'sqrt_fixed_28_15_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'sqrt_fixed_28_15_s'.
INFO: [HLS 200-111]  Elapsed time: 1.124 seconds; current allocated memory: 395.633 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'mabonsoc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'mabonsoc/Out_r' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mabonsoc/reward' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'mabonsoc' to 's_axilite & ap_ctrl_hs'.
WARNING: [RTGEN 206-101] Register 'Index_V' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'X_V_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'X_V_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'X_V_2' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'X_V_3' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'X_V_4' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'X_V_5' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'X_V_6' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'X_V_7' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'X_V_8' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'X_V_9' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'X_V_10' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'X_V_11' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'X_V_12' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'X_V_13' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'X_V_14' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'X_V_15' is power-on initialization.
WARNING: [RTGEN 206-101] Register 't_V' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'T_V_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'T_V_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'T_V_2' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'T_V_3' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'T_V_4' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'T_V_5' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'T_V_6' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'T_V_7' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'T_V_8' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'T_V_9' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'T_V_10' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'T_V_11' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'T_V_12' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'T_V_13' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'T_V_14' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'T_V_15' is power-on initialization.
INFO: [RTGEN 206-100] Bundling port 'return', 'Out_r' and 'reward' to AXI-Lite port BUS_A.
INFO: [SYN 201-210] Renamed object name 'mabonsoc_mux_164_14_1_1' to 'mabonsoc_mux_164_fYi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'mabonsoc_sdiv_32ns_15ns_32_36_1' to 'mabonsoc_sdiv_32ng8j' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'mabonsoc_udiv_18ns_14ns_18_22_1' to 'mabonsoc_udiv_18nhbi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'mabonsoc_mux_164_15_1_1' to 'mabonsoc_mux_164_ibs' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'mabonsoc_mux_164_fYi': 34 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mabonsoc_mux_164_ibs': 14 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mabonsoc_sdiv_32ng8j': 16 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mabonsoc_udiv_18nhbi': 16 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'mabonsoc'.
INFO: [HLS 200-111]  Elapsed time: 2.483 seconds; current allocated memory: 403.862 MB.
INFO: [RTMG 210-279] Implementing memory 'log_28_15_s_log_abkb_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'log_28_15_s_log_acud_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'log_28_15_s_log_adEe_rom' using distributed ROMs.
INFO: [RTMG 210-282] Generating pipelined core: 'mabonsoc_sdiv_32ng8j_div'
INFO: [RTMG 210-282] Generating pipelined core: 'mabonsoc_udiv_18nhbi_div'
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:23 ; elapsed = 00:01:16 . Memory (MB): peak = 507.047 ; gain = 415.648
INFO: [VHDL 208-304] Generating VHDL RTL for mabonsoc.
INFO: [VLOG 209-307] Generating Verilog RTL for mabonsoc.
INFO: [HLS 200-112] Total elapsed time: 76.405 seconds; peak allocated memory: 403.862 MB.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg484-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'mabonSOC/mabonsoc.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:01 ; elapsed = 00:00:50 . Memory (MB): peak = 178.512 ; gain = 87.137
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:01 ; elapsed = 00:00:50 . Memory (MB): peak = 178.512 ; gain = 87.137
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:03 ; elapsed = 00:00:53 . Memory (MB): peak = 257.801 ; gain = 166.426
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'log_apfixed_reduce::range_reduce<ap_fixed<29, 7, (ap_q_mode)5, (ap_o_mode)3, 0>, 4, 4, 24, 15>' into 'log_apfixed_reduce::log_traits<2>::range_reduction<24>' (E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_log_apfixed.h:252) automatically.
INFO: [XFORM 203-602] Inlining function 'log_apfixed_reduce::log_traits<2>::range_reduction<24>' into 'log_apfixed_reduce::log<28, 15>' (E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_log_apfixed.h:771) automatically.
INFO: [XFORM 203-602] Inlining function 'log_apfixed_reduce::log<27, 14>' into 'hls::log<27, 14>' (E:/xilinx/Vivado/2019.1/common/technology/autopilot\hls_math.h:1200) automatically.
INFO: [XFORM 203-602] Inlining function 'sqrt_fixed<27, 14>' into 'hls::sqrt<27, 14>' (E:/xilinx/Vivado/2019.1/common/technology/autopilot\hls_math.h:1272) automatically.
INFO: [XFORM 203-602] Inlining function 'hls::log<27, 14>' into 'mabonsoc' (mabonSOC/mabonsoc.cpp:22) automatically.
INFO: [XFORM 203-602] Inlining function 'hls::sqrt<27, 14>' into 'mabonsoc' (mabonSOC/mabonsoc.cpp:28) automatically.
WARNING: [SYNCHK 200-23] E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_sqrt_apfixed.h:272: variable-indexed range selection may cause suboptimal QoR.
INFO: [SYNCHK 200-10] 0 error(s), 1 warning(s).
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:03 ; elapsed = 00:00:54 . Memory (MB): peak = 315.734 ; gain = 224.359
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'sqrt_fixed<28, 15>' (E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_sqrt_apfixed.h:44:36).
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'mabonsoc' (mabonSOC/mabonsoc.cpp:2).
WARNING: [XFORM 203-505] Ignored pipeline directive for loop 'L1' (mabonSOC/mabonsoc.cpp:25) because its parent loop or function is pipelined.
WARNING: [XFORM 203-505] Ignored pipeline directive for loop 'L2' (mabonSOC/mabonsoc.cpp:33) because its parent loop or function is pipelined.
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'log_apfixed_reduce::log<28, 15>' (E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_log_apfixed.h:500:9).
INFO: [HLS 200-489] Unrolling loop 'Loop-1' (E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_sqrt_apfixed.h:267) in function 'sqrt_fixed<28, 15>' completely with a factor of 8.
INFO: [HLS 200-489] Unrolling loop 'Loop-2' (E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_sqrt_apfixed.h:295) in function 'sqrt_fixed<28, 15>' completely with a factor of 14.
INFO: [HLS 200-489] Unrolling loop 'L1' (mabonSOC/mabonsoc.cpp:25) in function 'mabonsoc' completely with a factor of 16.
INFO: [HLS 200-489] Unrolling loop 'L2' (mabonSOC/mabonsoc.cpp:33) in function 'mabonsoc' completely with a factor of 15.
INFO: [HLS 200-489] Unrolling loop 'Loop-1' (E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_log_apfixed.h:729) in function 'log_apfixed_reduce::log<28, 15>' completely with a factor of 28.
INFO: [XFORM 203-101] Partitioning array 'UCB.V' (mabonSOC/mabonsoc.cpp:9) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'T.V'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'X.V'  in dimension 1 completely.
INFO: [XFORM 203-602] Inlining function 'log_apfixed_reduce::range_reduce<ap_fixed<29, 7, (ap_q_mode)5, (ap_o_mode)3, 0>, 4, 4, 24, 15>' into 'log_apfixed_reduce::log_traits<2>::range_reduction<24>' (E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_log_apfixed.h:252) automatically.
INFO: [XFORM 203-602] Inlining function 'log_apfixed_reduce::log_traits<2>::range_reduction<24>' into 'log_apfixed_reduce::log<28, 15>' (E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_log_apfixed.h:771) automatically.
INFO: [XFORM 203-602] Inlining function 'log_apfixed_reduce::log<27, 14>' into 'hls::log<27, 14>' (E:/xilinx/Vivado/2019.1/common/technology/autopilot\hls_math.h:1200) automatically.
INFO: [XFORM 203-602] Inlining function 'sqrt_fixed<27, 14>' into 'hls::sqrt<27, 14>' (E:/xilinx/Vivado/2019.1/common/technology/autopilot\hls_math.h:1272) automatically.
INFO: [XFORM 203-602] Inlining function 'hls::log<27, 14>' into 'mabonsoc' (mabonSOC/mabonsoc.cpp:22) automatically.
INFO: [XFORM 203-602] Inlining function 'hls::sqrt<27, 14>' into 'mabonsoc' (mabonSOC/mabonsoc.cpp:28) automatically.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock to (E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_sqrt_apfixed.h:372:1) in function 'sqrt_fixed<28, 15>'... converting 111 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_log_apfixed.h:727:44) to (E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_log_apfixed.h:747:17) in function 'log_apfixed_reduce::log<28, 15>'... converting 29 basic blocks.
INFO: [XFORM 203-11] Balancing expressions in function 'log_apfixed_reduce::log<28, 15>' (E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_log_apfixed.h:178:90)...3 expression(s) balanced.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:06 ; elapsed = 00:00:56 . Memory (MB): peak = 409.039 ; gain = 317.664
WARNING: [XFORM 203-631] Renaming function 'log_apfixed_reduce::log<28, 15>' to 'log<28, 15>' (E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_log_apfixed.h:178:90)
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:08 ; elapsed = 00:00:58 . Memory (MB): peak = 437.668 ; gain = 346.293
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'mabonsoc' ...
WARNING: [SYN 201-103] Legalizing function name 'log<28, 15>' to 'log_28_15_s'.
WARNING: [SYN 201-103] Legalizing function name 'sqrt_fixed<28, 15>' to 'sqrt_fixed_28_15_s'.
WARNING: [SYN 201-107] Renaming port name 'mabonsoc/Out' to 'mabonsoc/Out_r' to avoid the conflict with HDL keywords or other object names.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'log_28_15_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'log<28, 15>'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 7.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 58.619 seconds; current allocated memory: 374.978 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.339 seconds; current allocated memory: 376.157 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'sqrt_fixed_28_15_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'sqrt_fixed<28, 15>'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 11.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.722 seconds; current allocated memory: 377.276 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.416 seconds; current allocated memory: 378.794 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'mabonsoc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'mabonsoc'.
INFO: [SCHED 204-61] Pipelining result : Target II = 55, Final II = 55, Depth = 55.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 1.662 seconds; current allocated memory: 381.134 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 1.692 seconds; current allocated memory: 387.220 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'log_28_15_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'log_28_15_s_log_apfixed_reduce_3' to 'log_28_15_s_log_abkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'log_28_15_s_log_apfixed_reduce_2' to 'log_28_15_s_log_acud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'log_28_15_s_log_apfixed_reduce_s' to 'log_28_15_s_log_adEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'mabonsoc_mac_mulsub_24ns_4ns_29ns_29_1_1' to 'mabonsoc_mac_mulseOg' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'mabonsoc_mac_mulseOg': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'log_28_15_s'.
INFO: [HLS 200-111]  Elapsed time: 2.795 seconds; current allocated memory: 391.619 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'sqrt_fixed_28_15_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'sqrt_fixed_28_15_s'.
INFO: [HLS 200-111]  Elapsed time: 1.118 seconds; current allocated memory: 394.894 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'mabonsoc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'mabonsoc/Out_r' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mabonsoc/reward' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'mabonsoc' to 's_axilite & ap_ctrl_hs'.
WARNING: [RTGEN 206-101] Register 'Index_V' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'X_V_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'X_V_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'X_V_2' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'X_V_3' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'X_V_4' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'X_V_5' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'X_V_6' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'X_V_7' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'X_V_8' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'X_V_9' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'X_V_10' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'X_V_11' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'X_V_12' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'X_V_13' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'X_V_14' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'X_V_15' is power-on initialization.
WARNING: [RTGEN 206-101] Register 't_V' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'T_V_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'T_V_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'T_V_2' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'T_V_3' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'T_V_4' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'T_V_5' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'T_V_6' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'T_V_7' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'T_V_8' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'T_V_9' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'T_V_10' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'T_V_11' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'T_V_12' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'T_V_13' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'T_V_14' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'T_V_15' is power-on initialization.
INFO: [RTGEN 206-100] Bundling port 'return', 'Out_r' and 'reward' to AXI-Lite port BUS_A.
INFO: [SYN 201-210] Renamed object name 'mabonsoc_mux_164_14_1_1' to 'mabonsoc_mux_164_fYi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'mabonsoc_sdiv_32ns_15ns_32_36_1' to 'mabonsoc_sdiv_32ng8j' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'mabonsoc_udiv_18ns_14ns_18_22_1' to 'mabonsoc_udiv_18nhbi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'mabonsoc_mux_164_15_1_1' to 'mabonsoc_mux_164_ibs' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'mabonsoc_mux_164_fYi': 34 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mabonsoc_mux_164_ibs': 14 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mabonsoc_sdiv_32ng8j': 16 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mabonsoc_udiv_18nhbi': 16 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'mabonsoc'.
INFO: [HLS 200-111]  Elapsed time: 2.498 seconds; current allocated memory: 403.124 MB.
INFO: [RTMG 210-279] Implementing memory 'log_28_15_s_log_abkb_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'log_28_15_s_log_acud_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'log_28_15_s_log_adEe_rom' using distributed ROMs.
INFO: [RTMG 210-282] Generating pipelined core: 'mabonsoc_sdiv_32ng8j_div'
INFO: [RTMG 210-282] Generating pipelined core: 'mabonsoc_udiv_18nhbi_div'
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:21 ; elapsed = 00:01:15 . Memory (MB): peak = 506.184 ; gain = 414.809
INFO: [VHDL 208-304] Generating VHDL RTL for mabonsoc.
INFO: [VLOG 209-307] Generating Verilog RTL for mabonsoc.
INFO: [HLS 200-112] Total elapsed time: 75.571 seconds; peak allocated memory: 403.124 MB.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg484-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'mabonSOC/mabonsoc.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:01 ; elapsed = 00:00:50 . Memory (MB): peak = 178.957 ; gain = 87.586
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:01 ; elapsed = 00:00:50 . Memory (MB): peak = 178.957 ; gain = 87.586
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:03 ; elapsed = 00:00:53 . Memory (MB): peak = 257.945 ; gain = 166.574
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'log_apfixed_reduce::range_reduce<ap_fixed<29, 7, (ap_q_mode)5, (ap_o_mode)3, 0>, 4, 4, 24, 15>' into 'log_apfixed_reduce::log_traits<2>::range_reduction<24>' (E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_log_apfixed.h:252) automatically.
INFO: [XFORM 203-602] Inlining function 'log_apfixed_reduce::log_traits<2>::range_reduction<24>' into 'log_apfixed_reduce::log<28, 15>' (E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_log_apfixed.h:771) automatically.
INFO: [XFORM 203-602] Inlining function 'log_apfixed_reduce::log<27, 14>' into 'hls::log<27, 14>' (E:/xilinx/Vivado/2019.1/common/technology/autopilot\hls_math.h:1200) automatically.
INFO: [XFORM 203-602] Inlining function 'sqrt_fixed<27, 14>' into 'hls::sqrt<27, 14>' (E:/xilinx/Vivado/2019.1/common/technology/autopilot\hls_math.h:1272) automatically.
INFO: [XFORM 203-602] Inlining function 'hls::log<27, 14>' into 'mabonsoc' (mabonSOC/mabonsoc.cpp:22) automatically.
INFO: [XFORM 203-602] Inlining function 'hls::sqrt<27, 14>' into 'mabonsoc' (mabonSOC/mabonsoc.cpp:28) automatically.
WARNING: [SYNCHK 200-23] E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_sqrt_apfixed.h:272: variable-indexed range selection may cause suboptimal QoR.
INFO: [SYNCHK 200-10] 0 error(s), 1 warning(s).
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:03 ; elapsed = 00:00:54 . Memory (MB): peak = 313.898 ; gain = 222.527
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'sqrt_fixed<28, 15>' (E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_sqrt_apfixed.h:44:36).
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'mabonsoc' (mabonSOC/mabonsoc.cpp:2).
WARNING: [XFORM 203-505] Ignored pipeline directive for loop 'L1' (mabonSOC/mabonsoc.cpp:25) because its parent loop or function is pipelined.
WARNING: [XFORM 203-505] Ignored pipeline directive for loop 'L2' (mabonSOC/mabonsoc.cpp:33) because its parent loop or function is pipelined.
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'log_apfixed_reduce::log<28, 15>' (E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_log_apfixed.h:500:9).
INFO: [HLS 200-489] Unrolling loop 'Loop-1' (E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_sqrt_apfixed.h:267) in function 'sqrt_fixed<28, 15>' completely with a factor of 8.
INFO: [HLS 200-489] Unrolling loop 'Loop-2' (E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_sqrt_apfixed.h:295) in function 'sqrt_fixed<28, 15>' completely with a factor of 14.
INFO: [HLS 200-489] Unrolling loop 'L1' (mabonSOC/mabonsoc.cpp:25) in function 'mabonsoc' completely with a factor of 16.
INFO: [HLS 200-489] Unrolling loop 'L2' (mabonSOC/mabonsoc.cpp:33) in function 'mabonsoc' completely with a factor of 15.
INFO: [HLS 200-489] Unrolling loop 'Loop-1' (E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_log_apfixed.h:729) in function 'log_apfixed_reduce::log<28, 15>' completely with a factor of 28.
INFO: [XFORM 203-101] Partitioning array 'UCB.V' (mabonSOC/mabonsoc.cpp:9) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'T.V'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'X.V'  in dimension 1 completely.
INFO: [XFORM 203-602] Inlining function 'log_apfixed_reduce::range_reduce<ap_fixed<29, 7, (ap_q_mode)5, (ap_o_mode)3, 0>, 4, 4, 24, 15>' into 'log_apfixed_reduce::log_traits<2>::range_reduction<24>' (E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_log_apfixed.h:252) automatically.
INFO: [XFORM 203-602] Inlining function 'log_apfixed_reduce::log_traits<2>::range_reduction<24>' into 'log_apfixed_reduce::log<28, 15>' (E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_log_apfixed.h:771) automatically.
INFO: [XFORM 203-602] Inlining function 'log_apfixed_reduce::log<27, 14>' into 'hls::log<27, 14>' (E:/xilinx/Vivado/2019.1/common/technology/autopilot\hls_math.h:1200) automatically.
INFO: [XFORM 203-602] Inlining function 'sqrt_fixed<27, 14>' into 'hls::sqrt<27, 14>' (E:/xilinx/Vivado/2019.1/common/technology/autopilot\hls_math.h:1272) automatically.
INFO: [XFORM 203-602] Inlining function 'hls::log<27, 14>' into 'mabonsoc' (mabonSOC/mabonsoc.cpp:22) automatically.
INFO: [XFORM 203-602] Inlining function 'hls::sqrt<27, 14>' into 'mabonsoc' (mabonSOC/mabonsoc.cpp:28) automatically.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock to (E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_sqrt_apfixed.h:372:1) in function 'sqrt_fixed<28, 15>'... converting 111 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_log_apfixed.h:727:44) to (E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_log_apfixed.h:747:17) in function 'log_apfixed_reduce::log<28, 15>'... converting 29 basic blocks.
INFO: [XFORM 203-11] Balancing expressions in function 'log_apfixed_reduce::log<28, 15>' (E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_log_apfixed.h:178:90)...3 expression(s) balanced.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:06 ; elapsed = 00:00:56 . Memory (MB): peak = 408.684 ; gain = 317.313
WARNING: [XFORM 203-631] Renaming function 'log_apfixed_reduce::log<28, 15>' to 'log<28, 15>' (E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_log_apfixed.h:178:90)
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:08 ; elapsed = 00:00:58 . Memory (MB): peak = 437.957 ; gain = 346.586
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'mabonsoc' ...
WARNING: [SYN 201-103] Legalizing function name 'log<28, 15>' to 'log_28_15_s'.
WARNING: [SYN 201-103] Legalizing function name 'sqrt_fixed<28, 15>' to 'sqrt_fixed_28_15_s'.
WARNING: [SYN 201-107] Renaming port name 'mabonsoc/Out' to 'mabonsoc/Out_r' to avoid the conflict with HDL keywords or other object names.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'log_28_15_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'log<28, 15>'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 7.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 58.603 seconds; current allocated memory: 374.978 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.332 seconds; current allocated memory: 376.157 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'sqrt_fixed_28_15_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'sqrt_fixed<28, 15>'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 11.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.728 seconds; current allocated memory: 377.276 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.42 seconds; current allocated memory: 378.794 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'mabonsoc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'mabonsoc'.
INFO: [SCHED 204-61] Pipelining result : Target II = 56, Final II = 56, Depth = 56.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 1.645 seconds; current allocated memory: 381.135 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 1.49 seconds; current allocated memory: 387.050 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'log_28_15_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'log_28_15_s_log_apfixed_reduce_3' to 'log_28_15_s_log_abkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'log_28_15_s_log_apfixed_reduce_2' to 'log_28_15_s_log_acud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'log_28_15_s_log_apfixed_reduce_s' to 'log_28_15_s_log_adEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'mabonsoc_mac_mulsub_24ns_4ns_29ns_29_1_1' to 'mabonsoc_mac_mulseOg' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'mabonsoc_mac_mulseOg': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'log_28_15_s'.
INFO: [HLS 200-111]  Elapsed time: 2.318 seconds; current allocated memory: 390.884 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'sqrt_fixed_28_15_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'sqrt_fixed_28_15_s'.
INFO: [HLS 200-111]  Elapsed time: 1.125 seconds; current allocated memory: 394.159 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'mabonsoc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'mabonsoc/Out_r' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mabonsoc/reward' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'mabonsoc' to 's_axilite & ap_ctrl_hs'.
WARNING: [RTGEN 206-101] Register 'Index_V' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'X_V_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'X_V_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'X_V_2' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'X_V_3' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'X_V_4' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'X_V_5' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'X_V_6' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'X_V_7' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'X_V_8' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'X_V_9' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'X_V_10' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'X_V_11' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'X_V_12' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'X_V_13' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'X_V_14' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'X_V_15' is power-on initialization.
WARNING: [RTGEN 206-101] Register 't_V' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'T_V_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'T_V_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'T_V_2' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'T_V_3' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'T_V_4' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'T_V_5' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'T_V_6' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'T_V_7' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'T_V_8' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'T_V_9' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'T_V_10' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'T_V_11' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'T_V_12' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'T_V_13' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'T_V_14' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'T_V_15' is power-on initialization.
INFO: [RTGEN 206-100] Bundling port 'return', 'Out_r' and 'reward' to AXI-Lite port BUS_A.
INFO: [SYN 201-210] Renamed object name 'mabonsoc_mux_164_14_1_1' to 'mabonsoc_mux_164_fYi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'mabonsoc_sdiv_32ns_15ns_32_36_1' to 'mabonsoc_sdiv_32ng8j' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'mabonsoc_udiv_18ns_14ns_18_22_1' to 'mabonsoc_udiv_18nhbi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'mabonsoc_mux_164_15_1_1' to 'mabonsoc_mux_164_ibs' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'mabonsoc_mux_164_fYi': 34 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mabonsoc_mux_164_ibs': 14 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mabonsoc_sdiv_32ng8j': 16 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mabonsoc_udiv_18nhbi': 16 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'mabonsoc'.
INFO: [HLS 200-111]  Elapsed time: 2.425 seconds; current allocated memory: 402.389 MB.
INFO: [RTMG 210-279] Implementing memory 'log_28_15_s_log_abkb_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'log_28_15_s_log_acud_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'log_28_15_s_log_adEe_rom' using distributed ROMs.
INFO: [RTMG 210-282] Generating pipelined core: 'mabonsoc_sdiv_32ng8j_div'
INFO: [RTMG 210-282] Generating pipelined core: 'mabonsoc_udiv_18nhbi_div'
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:20 ; elapsed = 00:01:14 . Memory (MB): peak = 504.273 ; gain = 412.902
INFO: [VHDL 208-304] Generating VHDL RTL for mabonsoc.
INFO: [VLOG 209-307] Generating Verilog RTL for mabonsoc.
INFO: [HLS 200-112] Total elapsed time: 73.994 seconds; peak allocated memory: 402.389 MB.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg484-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'mabonSOC/mabonsoc.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:01 ; elapsed = 00:00:50 . Memory (MB): peak = 179.379 ; gain = 88.047
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:01 ; elapsed = 00:00:50 . Memory (MB): peak = 179.379 ; gain = 88.047
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:03 ; elapsed = 00:00:53 . Memory (MB): peak = 256.359 ; gain = 165.027
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'log_apfixed_reduce::range_reduce<ap_fixed<29, 7, (ap_q_mode)5, (ap_o_mode)3, 0>, 4, 4, 24, 15>' into 'log_apfixed_reduce::log_traits<2>::range_reduction<24>' (E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_log_apfixed.h:252) automatically.
INFO: [XFORM 203-602] Inlining function 'log_apfixed_reduce::log_traits<2>::range_reduction<24>' into 'log_apfixed_reduce::log<28, 15>' (E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_log_apfixed.h:771) automatically.
INFO: [XFORM 203-602] Inlining function 'log_apfixed_reduce::log<27, 14>' into 'hls::log<27, 14>' (E:/xilinx/Vivado/2019.1/common/technology/autopilot\hls_math.h:1200) automatically.
INFO: [XFORM 203-602] Inlining function 'sqrt_fixed<27, 14>' into 'hls::sqrt<27, 14>' (E:/xilinx/Vivado/2019.1/common/technology/autopilot\hls_math.h:1272) automatically.
INFO: [XFORM 203-602] Inlining function 'hls::log<27, 14>' into 'mabonsoc' (mabonSOC/mabonsoc.cpp:22) automatically.
INFO: [XFORM 203-602] Inlining function 'hls::sqrt<27, 14>' into 'mabonsoc' (mabonSOC/mabonsoc.cpp:28) automatically.
WARNING: [SYNCHK 200-23] E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_sqrt_apfixed.h:272: variable-indexed range selection may cause suboptimal QoR.
INFO: [SYNCHK 200-10] 0 error(s), 1 warning(s).
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:04 ; elapsed = 00:00:53 . Memory (MB): peak = 313.004 ; gain = 221.672
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'sqrt_fixed<28, 15>' (E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_sqrt_apfixed.h:44:36).
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'mabonsoc' (mabonSOC/mabonsoc.cpp:2).
WARNING: [XFORM 203-505] Ignored pipeline directive for loop 'L1' (mabonSOC/mabonsoc.cpp:25) because its parent loop or function is pipelined.
WARNING: [XFORM 203-505] Ignored pipeline directive for loop 'L2' (mabonSOC/mabonsoc.cpp:33) because its parent loop or function is pipelined.
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'log_apfixed_reduce::log<28, 15>' (E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_log_apfixed.h:500:9).
INFO: [HLS 200-489] Unrolling loop 'Loop-1' (E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_sqrt_apfixed.h:267) in function 'sqrt_fixed<28, 15>' completely with a factor of 8.
INFO: [HLS 200-489] Unrolling loop 'Loop-2' (E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_sqrt_apfixed.h:295) in function 'sqrt_fixed<28, 15>' completely with a factor of 14.
INFO: [HLS 200-489] Unrolling loop 'L1' (mabonSOC/mabonsoc.cpp:25) in function 'mabonsoc' completely with a factor of 16.
INFO: [HLS 200-489] Unrolling loop 'L2' (mabonSOC/mabonsoc.cpp:33) in function 'mabonsoc' completely with a factor of 15.
INFO: [HLS 200-489] Unrolling loop 'Loop-1' (E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_log_apfixed.h:729) in function 'log_apfixed_reduce::log<28, 15>' completely with a factor of 28.
INFO: [XFORM 203-101] Partitioning array 'UCB.V' (mabonSOC/mabonsoc.cpp:9) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'T.V'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'X.V'  in dimension 1 completely.
INFO: [XFORM 203-602] Inlining function 'log_apfixed_reduce::range_reduce<ap_fixed<29, 7, (ap_q_mode)5, (ap_o_mode)3, 0>, 4, 4, 24, 15>' into 'log_apfixed_reduce::log_traits<2>::range_reduction<24>' (E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_log_apfixed.h:252) automatically.
INFO: [XFORM 203-602] Inlining function 'log_apfixed_reduce::log_traits<2>::range_reduction<24>' into 'log_apfixed_reduce::log<28, 15>' (E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_log_apfixed.h:771) automatically.
INFO: [XFORM 203-602] Inlining function 'log_apfixed_reduce::log<27, 14>' into 'hls::log<27, 14>' (E:/xilinx/Vivado/2019.1/common/technology/autopilot\hls_math.h:1200) automatically.
INFO: [XFORM 203-602] Inlining function 'sqrt_fixed<27, 14>' into 'hls::sqrt<27, 14>' (E:/xilinx/Vivado/2019.1/common/technology/autopilot\hls_math.h:1272) automatically.
INFO: [XFORM 203-602] Inlining function 'hls::log<27, 14>' into 'mabonsoc' (mabonSOC/mabonsoc.cpp:22) automatically.
INFO: [XFORM 203-602] Inlining function 'hls::sqrt<27, 14>' into 'mabonsoc' (mabonSOC/mabonsoc.cpp:28) automatically.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock to (E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_sqrt_apfixed.h:372:1) in function 'sqrt_fixed<28, 15>'... converting 111 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_log_apfixed.h:727:44) to (E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_log_apfixed.h:747:17) in function 'log_apfixed_reduce::log<28, 15>'... converting 29 basic blocks.
INFO: [XFORM 203-11] Balancing expressions in function 'log_apfixed_reduce::log<28, 15>' (E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_log_apfixed.h:178:90)...3 expression(s) balanced.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:06 ; elapsed = 00:00:56 . Memory (MB): peak = 409.445 ; gain = 318.113
WARNING: [XFORM 203-631] Renaming function 'log_apfixed_reduce::log<28, 15>' to 'log<28, 15>' (E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_log_apfixed.h:178:90)
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:08 ; elapsed = 00:00:58 . Memory (MB): peak = 437.867 ; gain = 346.535
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'mabonsoc' ...
WARNING: [SYN 201-103] Legalizing function name 'log<28, 15>' to 'log_28_15_s'.
WARNING: [SYN 201-103] Legalizing function name 'sqrt_fixed<28, 15>' to 'sqrt_fixed_28_15_s'.
WARNING: [SYN 201-107] Renaming port name 'mabonsoc/Out' to 'mabonsoc/Out_r' to avoid the conflict with HDL keywords or other object names.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'log_28_15_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'log<28, 15>'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 7.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 58.488 seconds; current allocated memory: 374.978 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.333 seconds; current allocated memory: 376.157 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'sqrt_fixed_28_15_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'sqrt_fixed<28, 15>'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 11.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.727 seconds; current allocated memory: 377.276 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.416 seconds; current allocated memory: 378.794 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'mabonsoc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'mabonsoc'.
INFO: [SCHED 204-61] Pipelining result : Target II = 57, Final II = 56, Depth = 56.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 1.659 seconds; current allocated memory: 381.135 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 1.499 seconds; current allocated memory: 387.050 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'log_28_15_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'log_28_15_s_log_apfixed_reduce_3' to 'log_28_15_s_log_abkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'log_28_15_s_log_apfixed_reduce_2' to 'log_28_15_s_log_acud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'log_28_15_s_log_apfixed_reduce_s' to 'log_28_15_s_log_adEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'mabonsoc_mac_mulsub_24ns_4ns_29ns_29_1_1' to 'mabonsoc_mac_mulseOg' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'mabonsoc_mac_mulseOg': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'log_28_15_s'.
INFO: [HLS 200-111]  Elapsed time: 2.304 seconds; current allocated memory: 390.884 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'sqrt_fixed_28_15_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'sqrt_fixed_28_15_s'.
INFO: [HLS 200-111]  Elapsed time: 1.127 seconds; current allocated memory: 394.159 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'mabonsoc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'mabonsoc/Out_r' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mabonsoc/reward' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'mabonsoc' to 's_axilite & ap_ctrl_hs'.
WARNING: [RTGEN 206-101] Register 'Index_V' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'X_V_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'X_V_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'X_V_2' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'X_V_3' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'X_V_4' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'X_V_5' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'X_V_6' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'X_V_7' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'X_V_8' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'X_V_9' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'X_V_10' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'X_V_11' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'X_V_12' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'X_V_13' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'X_V_14' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'X_V_15' is power-on initialization.
WARNING: [RTGEN 206-101] Register 't_V' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'T_V_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'T_V_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'T_V_2' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'T_V_3' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'T_V_4' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'T_V_5' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'T_V_6' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'T_V_7' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'T_V_8' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'T_V_9' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'T_V_10' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'T_V_11' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'T_V_12' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'T_V_13' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'T_V_14' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'T_V_15' is power-on initialization.
INFO: [RTGEN 206-100] Bundling port 'return', 'Out_r' and 'reward' to AXI-Lite port BUS_A.
INFO: [SYN 201-210] Renamed object name 'mabonsoc_mux_164_14_1_1' to 'mabonsoc_mux_164_fYi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'mabonsoc_sdiv_32ns_15ns_32_36_1' to 'mabonsoc_sdiv_32ng8j' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'mabonsoc_udiv_18ns_14ns_18_22_1' to 'mabonsoc_udiv_18nhbi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'mabonsoc_mux_164_15_1_1' to 'mabonsoc_mux_164_ibs' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'mabonsoc_mux_164_fYi': 34 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mabonsoc_mux_164_ibs': 14 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mabonsoc_sdiv_32ng8j': 16 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mabonsoc_udiv_18nhbi': 16 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'mabonsoc'.
INFO: [HLS 200-111]  Elapsed time: 2.52 seconds; current allocated memory: 402.389 MB.
INFO: [RTMG 210-279] Implementing memory 'log_28_15_s_log_abkb_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'log_28_15_s_log_acud_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'log_28_15_s_log_adEe_rom' using distributed ROMs.
INFO: [RTMG 210-282] Generating pipelined core: 'mabonsoc_sdiv_32ng8j_div'
INFO: [RTMG 210-282] Generating pipelined core: 'mabonsoc_udiv_18nhbi_div'
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:20 ; elapsed = 00:01:14 . Memory (MB): peak = 504.605 ; gain = 413.273
INFO: [VHDL 208-304] Generating VHDL RTL for mabonsoc.
INFO: [VLOG 209-307] Generating Verilog RTL for mabonsoc.
INFO: [HLS 200-112] Total elapsed time: 74.066 seconds; peak allocated memory: 402.389 MB.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg484-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'mabonSOC/mabonsoc.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:01 ; elapsed = 00:00:50 . Memory (MB): peak = 178.617 ; gain = 87.242
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:01 ; elapsed = 00:00:50 . Memory (MB): peak = 178.617 ; gain = 87.242
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:03 ; elapsed = 00:00:53 . Memory (MB): peak = 257.801 ; gain = 166.426
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'log_apfixed_reduce::range_reduce<ap_fixed<29, 7, (ap_q_mode)5, (ap_o_mode)3, 0>, 4, 4, 24, 15>' into 'log_apfixed_reduce::log_traits<2>::range_reduction<24>' (E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_log_apfixed.h:252) automatically.
INFO: [XFORM 203-602] Inlining function 'log_apfixed_reduce::log_traits<2>::range_reduction<24>' into 'log_apfixed_reduce::log<28, 15>' (E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_log_apfixed.h:771) automatically.
INFO: [XFORM 203-602] Inlining function 'log_apfixed_reduce::log<27, 14>' into 'hls::log<27, 14>' (E:/xilinx/Vivado/2019.1/common/technology/autopilot\hls_math.h:1200) automatically.
INFO: [XFORM 203-602] Inlining function 'sqrt_fixed<27, 14>' into 'hls::sqrt<27, 14>' (E:/xilinx/Vivado/2019.1/common/technology/autopilot\hls_math.h:1272) automatically.
INFO: [XFORM 203-602] Inlining function 'hls::log<27, 14>' into 'mabonsoc' (mabonSOC/mabonsoc.cpp:22) automatically.
INFO: [XFORM 203-602] Inlining function 'hls::sqrt<27, 14>' into 'mabonsoc' (mabonSOC/mabonsoc.cpp:28) automatically.
WARNING: [SYNCHK 200-23] E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_sqrt_apfixed.h:272: variable-indexed range selection may cause suboptimal QoR.
INFO: [SYNCHK 200-10] 0 error(s), 1 warning(s).
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:04 ; elapsed = 00:00:53 . Memory (MB): peak = 313.789 ; gain = 222.414
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'sqrt_fixed<28, 15>' (E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_sqrt_apfixed.h:44:36).
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'mabonsoc' (mabonSOC/mabonsoc.cpp:2).
WARNING: [XFORM 203-505] Ignored pipeline directive for loop 'L1' (mabonSOC/mabonsoc.cpp:25) because its parent loop or function is pipelined.
WARNING: [XFORM 203-505] Ignored pipeline directive for loop 'L2' (mabonSOC/mabonsoc.cpp:33) because its parent loop or function is pipelined.
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'log_apfixed_reduce::log<28, 15>' (E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_log_apfixed.h:500:9).
INFO: [HLS 200-489] Unrolling loop 'Loop-1' (E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_sqrt_apfixed.h:267) in function 'sqrt_fixed<28, 15>' completely with a factor of 8.
INFO: [HLS 200-489] Unrolling loop 'Loop-2' (E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_sqrt_apfixed.h:295) in function 'sqrt_fixed<28, 15>' completely with a factor of 14.
INFO: [HLS 200-489] Unrolling loop 'L1' (mabonSOC/mabonsoc.cpp:25) in function 'mabonsoc' completely with a factor of 16.
INFO: [HLS 200-489] Unrolling loop 'L2' (mabonSOC/mabonsoc.cpp:33) in function 'mabonsoc' completely with a factor of 15.
INFO: [HLS 200-489] Unrolling loop 'Loop-1' (E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_log_apfixed.h:729) in function 'log_apfixed_reduce::log<28, 15>' completely with a factor of 28.
INFO: [XFORM 203-101] Partitioning array 'UCB.V' (mabonSOC/mabonsoc.cpp:9) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'T.V'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'X.V'  in dimension 1 completely.
INFO: [XFORM 203-602] Inlining function 'log_apfixed_reduce::range_reduce<ap_fixed<29, 7, (ap_q_mode)5, (ap_o_mode)3, 0>, 4, 4, 24, 15>' into 'log_apfixed_reduce::log_traits<2>::range_reduction<24>' (E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_log_apfixed.h:252) automatically.
INFO: [XFORM 203-602] Inlining function 'log_apfixed_reduce::log_traits<2>::range_reduction<24>' into 'log_apfixed_reduce::log<28, 15>' (E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_log_apfixed.h:771) automatically.
INFO: [XFORM 203-602] Inlining function 'log_apfixed_reduce::log<27, 14>' into 'hls::log<27, 14>' (E:/xilinx/Vivado/2019.1/common/technology/autopilot\hls_math.h:1200) automatically.
INFO: [XFORM 203-602] Inlining function 'sqrt_fixed<27, 14>' into 'hls::sqrt<27, 14>' (E:/xilinx/Vivado/2019.1/common/technology/autopilot\hls_math.h:1272) automatically.
INFO: [XFORM 203-602] Inlining function 'hls::log<27, 14>' into 'mabonsoc' (mabonSOC/mabonsoc.cpp:22) automatically.
INFO: [XFORM 203-602] Inlining function 'hls::sqrt<27, 14>' into 'mabonsoc' (mabonSOC/mabonsoc.cpp:28) automatically.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock to (E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_sqrt_apfixed.h:372:1) in function 'sqrt_fixed<28, 15>'... converting 111 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_log_apfixed.h:727:44) to (E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_log_apfixed.h:747:17) in function 'log_apfixed_reduce::log<28, 15>'... converting 29 basic blocks.
INFO: [XFORM 203-11] Balancing expressions in function 'log_apfixed_reduce::log<28, 15>' (E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_log_apfixed.h:178:90)...3 expression(s) balanced.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:06 ; elapsed = 00:00:56 . Memory (MB): peak = 408.512 ; gain = 317.137
WARNING: [XFORM 203-631] Renaming function 'log_apfixed_reduce::log<28, 15>' to 'log<28, 15>' (E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_log_apfixed.h:178:90)
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:08 ; elapsed = 00:00:58 . Memory (MB): peak = 437.902 ; gain = 346.527
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'mabonsoc' ...
WARNING: [SYN 201-103] Legalizing function name 'log<28, 15>' to 'log_28_15_s'.
WARNING: [SYN 201-103] Legalizing function name 'sqrt_fixed<28, 15>' to 'sqrt_fixed_28_15_s'.
WARNING: [SYN 201-107] Renaming port name 'mabonsoc/Out' to 'mabonsoc/Out_r' to avoid the conflict with HDL keywords or other object names.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'log_28_15_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'log<28, 15>'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 7.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 58.587 seconds; current allocated memory: 374.978 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.335 seconds; current allocated memory: 376.157 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'sqrt_fixed_28_15_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'sqrt_fixed<28, 15>'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 11.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.747 seconds; current allocated memory: 377.276 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.419 seconds; current allocated memory: 378.794 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'mabonsoc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'mabonsoc'.
INFO: [SCHED 204-61] Pipelining result : Target II = 58, Final II = 58, Depth = 58.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 1.667 seconds; current allocated memory: 381.137 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 1.423 seconds; current allocated memory: 386.983 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'log_28_15_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'log_28_15_s_log_apfixed_reduce_3' to 'log_28_15_s_log_abkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'log_28_15_s_log_apfixed_reduce_2' to 'log_28_15_s_log_acud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'log_28_15_s_log_apfixed_reduce_s' to 'log_28_15_s_log_adEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'mabonsoc_mac_mulsub_24ns_4ns_29ns_29_1_1' to 'mabonsoc_mac_mulseOg' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'mabonsoc_mac_mulseOg': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'log_28_15_s'.
INFO: [HLS 200-111]  Elapsed time: 2.074 seconds; current allocated memory: 390.525 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'sqrt_fixed_28_15_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'sqrt_fixed_28_15_s'.
INFO: [HLS 200-111]  Elapsed time: 1.123 seconds; current allocated memory: 393.800 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'mabonsoc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'mabonsoc/Out_r' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mabonsoc/reward' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'mabonsoc' to 's_axilite & ap_ctrl_hs'.
WARNING: [RTGEN 206-101] Register 'Index_V' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'X_V_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'X_V_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'X_V_2' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'X_V_3' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'X_V_4' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'X_V_5' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'X_V_6' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'X_V_7' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'X_V_8' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'X_V_9' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'X_V_10' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'X_V_11' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'X_V_12' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'X_V_13' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'X_V_14' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'X_V_15' is power-on initialization.
WARNING: [RTGEN 206-101] Register 't_V' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'T_V_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'T_V_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'T_V_2' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'T_V_3' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'T_V_4' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'T_V_5' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'T_V_6' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'T_V_7' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'T_V_8' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'T_V_9' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'T_V_10' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'T_V_11' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'T_V_12' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'T_V_13' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'T_V_14' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'T_V_15' is power-on initialization.
INFO: [RTGEN 206-100] Bundling port 'return', 'Out_r' and 'reward' to AXI-Lite port BUS_A.
INFO: [SYN 201-210] Renamed object name 'mabonsoc_mux_164_14_1_1' to 'mabonsoc_mux_164_fYi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'mabonsoc_sdiv_32ns_15ns_32_36_1' to 'mabonsoc_sdiv_32ng8j' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'mabonsoc_udiv_18ns_14ns_18_22_1' to 'mabonsoc_udiv_18nhbi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'mabonsoc_mux_164_15_1_1' to 'mabonsoc_mux_164_ibs' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'mabonsoc_mux_164_fYi': 34 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mabonsoc_mux_164_ibs': 14 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mabonsoc_sdiv_32ng8j': 16 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mabonsoc_udiv_18nhbi': 16 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'mabonsoc'.
INFO: [HLS 200-111]  Elapsed time: 2.535 seconds; current allocated memory: 402.050 MB.
INFO: [RTMG 210-279] Implementing memory 'log_28_15_s_log_abkb_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'log_28_15_s_log_acud_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'log_28_15_s_log_adEe_rom' using distributed ROMs.
INFO: [RTMG 210-282] Generating pipelined core: 'mabonsoc_sdiv_32ng8j_div'
INFO: [RTMG 210-282] Generating pipelined core: 'mabonsoc_udiv_18nhbi_div'
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:20 ; elapsed = 00:01:13 . Memory (MB): peak = 503.531 ; gain = 412.156
INFO: [VHDL 208-304] Generating VHDL RTL for mabonsoc.
INFO: [VLOG 209-307] Generating Verilog RTL for mabonsoc.
INFO: [HLS 200-112] Total elapsed time: 73.544 seconds; peak allocated memory: 402.050 MB.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg484-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'mabonSOC/mabonsoc.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:01 ; elapsed = 00:00:51 . Memory (MB): peak = 178.668 ; gain = 87.949
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:01 ; elapsed = 00:00:51 . Memory (MB): peak = 178.668 ; gain = 87.949
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:03 ; elapsed = 00:00:55 . Memory (MB): peak = 257.395 ; gain = 166.676
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'log_apfixed_reduce::range_reduce<ap_fixed<29, 7, (ap_q_mode)5, (ap_o_mode)3, 0>, 4, 4, 24, 15>' into 'log_apfixed_reduce::log_traits<2>::range_reduction<24>' (E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_log_apfixed.h:252) automatically.
INFO: [XFORM 203-602] Inlining function 'log_apfixed_reduce::log_traits<2>::range_reduction<24>' into 'log_apfixed_reduce::log<28, 15>' (E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_log_apfixed.h:771) automatically.
INFO: [XFORM 203-602] Inlining function 'log_apfixed_reduce::log<27, 14>' into 'hls::log<27, 14>' (E:/xilinx/Vivado/2019.1/common/technology/autopilot\hls_math.h:1200) automatically.
INFO: [XFORM 203-602] Inlining function 'sqrt_fixed<27, 14>' into 'hls::sqrt<27, 14>' (E:/xilinx/Vivado/2019.1/common/technology/autopilot\hls_math.h:1272) automatically.
INFO: [XFORM 203-602] Inlining function 'hls::log<27, 14>' into 'mabonsoc' (mabonSOC/mabonsoc.cpp:22) automatically.
INFO: [XFORM 203-602] Inlining function 'hls::sqrt<27, 14>' into 'mabonsoc' (mabonSOC/mabonsoc.cpp:28) automatically.
WARNING: [SYNCHK 200-23] E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_sqrt_apfixed.h:272: variable-indexed range selection may cause suboptimal QoR.
INFO: [SYNCHK 200-10] 0 error(s), 1 warning(s).
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:03 ; elapsed = 00:00:55 . Memory (MB): peak = 313.902 ; gain = 223.184
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'sqrt_fixed<28, 15>' (E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_sqrt_apfixed.h:44:36).
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'mabonsoc' (mabonSOC/mabonsoc.cpp:2).
WARNING: [XFORM 203-505] Ignored pipeline directive for loop 'L1' (mabonSOC/mabonsoc.cpp:25) because its parent loop or function is pipelined.
WARNING: [XFORM 203-505] Ignored pipeline directive for loop 'L2' (mabonSOC/mabonsoc.cpp:33) because its parent loop or function is pipelined.
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'log_apfixed_reduce::log<28, 15>' (E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_log_apfixed.h:500:9).
INFO: [HLS 200-489] Unrolling loop 'Loop-1' (E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_sqrt_apfixed.h:267) in function 'sqrt_fixed<28, 15>' completely with a factor of 8.
INFO: [HLS 200-489] Unrolling loop 'Loop-2' (E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_sqrt_apfixed.h:295) in function 'sqrt_fixed<28, 15>' completely with a factor of 14.
INFO: [HLS 200-489] Unrolling loop 'L1' (mabonSOC/mabonsoc.cpp:25) in function 'mabonsoc' completely with a factor of 16.
INFO: [HLS 200-489] Unrolling loop 'L2' (mabonSOC/mabonsoc.cpp:33) in function 'mabonsoc' completely with a factor of 15.
INFO: [HLS 200-489] Unrolling loop 'Loop-1' (E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_log_apfixed.h:729) in function 'log_apfixed_reduce::log<28, 15>' completely with a factor of 28.
INFO: [XFORM 203-101] Partitioning array 'UCB.V' (mabonSOC/mabonsoc.cpp:9) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'T.V'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'X.V'  in dimension 1 completely.
INFO: [XFORM 203-602] Inlining function 'log_apfixed_reduce::range_reduce<ap_fixed<29, 7, (ap_q_mode)5, (ap_o_mode)3, 0>, 4, 4, 24, 15>' into 'log_apfixed_reduce::log_traits<2>::range_reduction<24>' (E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_log_apfixed.h:252) automatically.
INFO: [XFORM 203-602] Inlining function 'log_apfixed_reduce::log_traits<2>::range_reduction<24>' into 'log_apfixed_reduce::log<28, 15>' (E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_log_apfixed.h:771) automatically.
INFO: [XFORM 203-602] Inlining function 'log_apfixed_reduce::log<27, 14>' into 'hls::log<27, 14>' (E:/xilinx/Vivado/2019.1/common/technology/autopilot\hls_math.h:1200) automatically.
INFO: [XFORM 203-602] Inlining function 'sqrt_fixed<27, 14>' into 'hls::sqrt<27, 14>' (E:/xilinx/Vivado/2019.1/common/technology/autopilot\hls_math.h:1272) automatically.
INFO: [XFORM 203-602] Inlining function 'hls::log<27, 14>' into 'mabonsoc' (mabonSOC/mabonsoc.cpp:22) automatically.
INFO: [XFORM 203-602] Inlining function 'hls::sqrt<27, 14>' into 'mabonsoc' (mabonSOC/mabonsoc.cpp:28) automatically.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock to (E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_sqrt_apfixed.h:372:1) in function 'sqrt_fixed<28, 15>'... converting 111 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_log_apfixed.h:727:44) to (E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_log_apfixed.h:747:17) in function 'log_apfixed_reduce::log<28, 15>'... converting 29 basic blocks.
INFO: [XFORM 203-11] Balancing expressions in function 'log_apfixed_reduce::log<28, 15>' (E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_log_apfixed.h:178:90)...3 expression(s) balanced.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:06 ; elapsed = 00:00:58 . Memory (MB): peak = 408.926 ; gain = 318.207
WARNING: [XFORM 203-631] Renaming function 'log_apfixed_reduce::log<28, 15>' to 'log<28, 15>' (E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_log_apfixed.h:178:90)
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:08 ; elapsed = 00:01:00 . Memory (MB): peak = 437.945 ; gain = 347.227
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'mabonsoc' ...
WARNING: [SYN 201-103] Legalizing function name 'log<28, 15>' to 'log_28_15_s'.
WARNING: [SYN 201-103] Legalizing function name 'sqrt_fixed<28, 15>' to 'sqrt_fixed_28_15_s'.
WARNING: [SYN 201-107] Renaming port name 'mabonsoc/Out' to 'mabonsoc/Out_r' to avoid the conflict with HDL keywords or other object names.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'log_28_15_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'log<28, 15>'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 7.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 60.503 seconds; current allocated memory: 374.976 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.33 seconds; current allocated memory: 376.155 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'sqrt_fixed_28_15_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'sqrt_fixed<28, 15>'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 11.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.75 seconds; current allocated memory: 377.276 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.419 seconds; current allocated memory: 378.794 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'mabonsoc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'mabonsoc'.
INFO: [SCHED 204-61] Pipelining result : Target II = 59, Final II = 58, Depth = 58.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 1.661 seconds; current allocated memory: 381.137 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 1.407 seconds; current allocated memory: 386.983 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'log_28_15_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'log_28_15_s_log_apfixed_reduce_3' to 'log_28_15_s_log_abkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'log_28_15_s_log_apfixed_reduce_2' to 'log_28_15_s_log_acud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'log_28_15_s_log_apfixed_reduce_s' to 'log_28_15_s_log_adEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'mabonsoc_mac_mulsub_24ns_4ns_29ns_29_1_1' to 'mabonsoc_mac_mulseOg' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'mabonsoc_mac_mulseOg': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'log_28_15_s'.
INFO: [HLS 200-111]  Elapsed time: 2.086 seconds; current allocated memory: 390.525 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'sqrt_fixed_28_15_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'sqrt_fixed_28_15_s'.
INFO: [HLS 200-111]  Elapsed time: 1.132 seconds; current allocated memory: 393.800 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'mabonsoc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'mabonsoc/Out_r' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mabonsoc/reward' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'mabonsoc' to 's_axilite & ap_ctrl_hs'.
WARNING: [RTGEN 206-101] Register 'Index_V' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'X_V_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'X_V_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'X_V_2' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'X_V_3' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'X_V_4' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'X_V_5' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'X_V_6' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'X_V_7' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'X_V_8' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'X_V_9' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'X_V_10' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'X_V_11' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'X_V_12' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'X_V_13' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'X_V_14' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'X_V_15' is power-on initialization.
WARNING: [RTGEN 206-101] Register 't_V' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'T_V_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'T_V_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'T_V_2' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'T_V_3' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'T_V_4' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'T_V_5' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'T_V_6' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'T_V_7' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'T_V_8' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'T_V_9' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'T_V_10' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'T_V_11' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'T_V_12' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'T_V_13' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'T_V_14' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'T_V_15' is power-on initialization.
INFO: [RTGEN 206-100] Bundling port 'return', 'Out_r' and 'reward' to AXI-Lite port BUS_A.
INFO: [SYN 201-210] Renamed object name 'mabonsoc_mux_164_14_1_1' to 'mabonsoc_mux_164_fYi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'mabonsoc_sdiv_32ns_15ns_32_36_1' to 'mabonsoc_sdiv_32ng8j' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'mabonsoc_udiv_18ns_14ns_18_22_1' to 'mabonsoc_udiv_18nhbi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'mabonsoc_mux_164_15_1_1' to 'mabonsoc_mux_164_ibs' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'mabonsoc_mux_164_fYi': 34 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mabonsoc_mux_164_ibs': 14 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mabonsoc_sdiv_32ng8j': 16 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mabonsoc_udiv_18nhbi': 16 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'mabonsoc'.
INFO: [HLS 200-111]  Elapsed time: 2.41 seconds; current allocated memory: 402.050 MB.
INFO: [RTMG 210-279] Implementing memory 'log_28_15_s_log_abkb_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'log_28_15_s_log_acud_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'log_28_15_s_log_adEe_rom' using distributed ROMs.
INFO: [RTMG 210-282] Generating pipelined core: 'mabonsoc_sdiv_32ng8j_div'
INFO: [RTMG 210-282] Generating pipelined core: 'mabonsoc_udiv_18nhbi_div'
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:20 ; elapsed = 00:01:15 . Memory (MB): peak = 503.762 ; gain = 413.043
INFO: [VHDL 208-304] Generating VHDL RTL for mabonsoc.
INFO: [VLOG 209-307] Generating Verilog RTL for mabonsoc.
INFO: [HLS 200-112] Total elapsed time: 75.34 seconds; peak allocated memory: 402.050 MB.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg484-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'mabonSOC/mabonsoc.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:01 ; elapsed = 00:00:50 . Memory (MB): peak = 178.441 ; gain = 87.098
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:01 ; elapsed = 00:00:50 . Memory (MB): peak = 178.441 ; gain = 87.098
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:03 ; elapsed = 00:00:53 . Memory (MB): peak = 257.734 ; gain = 166.391
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'log_apfixed_reduce::range_reduce<ap_fixed<29, 7, (ap_q_mode)5, (ap_o_mode)3, 0>, 4, 4, 24, 15>' into 'log_apfixed_reduce::log_traits<2>::range_reduction<24>' (E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_log_apfixed.h:252) automatically.
INFO: [XFORM 203-602] Inlining function 'log_apfixed_reduce::log_traits<2>::range_reduction<24>' into 'log_apfixed_reduce::log<28, 15>' (E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_log_apfixed.h:771) automatically.
INFO: [XFORM 203-602] Inlining function 'log_apfixed_reduce::log<27, 14>' into 'hls::log<27, 14>' (E:/xilinx/Vivado/2019.1/common/technology/autopilot\hls_math.h:1200) automatically.
INFO: [XFORM 203-602] Inlining function 'sqrt_fixed<27, 14>' into 'hls::sqrt<27, 14>' (E:/xilinx/Vivado/2019.1/common/technology/autopilot\hls_math.h:1272) automatically.
INFO: [XFORM 203-602] Inlining function 'hls::log<27, 14>' into 'mabonsoc' (mabonSOC/mabonsoc.cpp:22) automatically.
INFO: [XFORM 203-602] Inlining function 'hls::sqrt<27, 14>' into 'mabonsoc' (mabonSOC/mabonsoc.cpp:28) automatically.
WARNING: [SYNCHK 200-23] E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_sqrt_apfixed.h:272: variable-indexed range selection may cause suboptimal QoR.
INFO: [SYNCHK 200-10] 0 error(s), 1 warning(s).
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:04 ; elapsed = 00:00:54 . Memory (MB): peak = 313.098 ; gain = 221.754
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'sqrt_fixed<28, 15>' (E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_sqrt_apfixed.h:44:36).
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'mabonsoc' (mabonSOC/mabonsoc.cpp:2).
WARNING: [XFORM 203-505] Ignored pipeline directive for loop 'L1' (mabonSOC/mabonsoc.cpp:25) because its parent loop or function is pipelined.
WARNING: [XFORM 203-505] Ignored pipeline directive for loop 'L2' (mabonSOC/mabonsoc.cpp:33) because its parent loop or function is pipelined.
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'log_apfixed_reduce::log<28, 15>' (E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_log_apfixed.h:500:9).
INFO: [HLS 200-489] Unrolling loop 'Loop-1' (E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_sqrt_apfixed.h:267) in function 'sqrt_fixed<28, 15>' completely with a factor of 8.
INFO: [HLS 200-489] Unrolling loop 'Loop-2' (E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_sqrt_apfixed.h:295) in function 'sqrt_fixed<28, 15>' completely with a factor of 14.
INFO: [HLS 200-489] Unrolling loop 'L1' (mabonSOC/mabonsoc.cpp:25) in function 'mabonsoc' completely with a factor of 16.
INFO: [HLS 200-489] Unrolling loop 'L2' (mabonSOC/mabonsoc.cpp:33) in function 'mabonsoc' completely with a factor of 15.
INFO: [HLS 200-489] Unrolling loop 'Loop-1' (E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_log_apfixed.h:729) in function 'log_apfixed_reduce::log<28, 15>' completely with a factor of 28.
INFO: [XFORM 203-101] Partitioning array 'UCB.V' (mabonSOC/mabonsoc.cpp:9) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'T.V'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'X.V'  in dimension 1 completely.
INFO: [XFORM 203-602] Inlining function 'log_apfixed_reduce::range_reduce<ap_fixed<29, 7, (ap_q_mode)5, (ap_o_mode)3, 0>, 4, 4, 24, 15>' into 'log_apfixed_reduce::log_traits<2>::range_reduction<24>' (E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_log_apfixed.h:252) automatically.
INFO: [XFORM 203-602] Inlining function 'log_apfixed_reduce::log_traits<2>::range_reduction<24>' into 'log_apfixed_reduce::log<28, 15>' (E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_log_apfixed.h:771) automatically.
INFO: [XFORM 203-602] Inlining function 'log_apfixed_reduce::log<27, 14>' into 'hls::log<27, 14>' (E:/xilinx/Vivado/2019.1/common/technology/autopilot\hls_math.h:1200) automatically.
INFO: [XFORM 203-602] Inlining function 'sqrt_fixed<27, 14>' into 'hls::sqrt<27, 14>' (E:/xilinx/Vivado/2019.1/common/technology/autopilot\hls_math.h:1272) automatically.
INFO: [XFORM 203-602] Inlining function 'hls::log<27, 14>' into 'mabonsoc' (mabonSOC/mabonsoc.cpp:22) automatically.
INFO: [XFORM 203-602] Inlining function 'hls::sqrt<27, 14>' into 'mabonsoc' (mabonSOC/mabonsoc.cpp:28) automatically.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock to (E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_sqrt_apfixed.h:372:1) in function 'sqrt_fixed<28, 15>'... converting 111 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_log_apfixed.h:727:44) to (E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_log_apfixed.h:747:17) in function 'log_apfixed_reduce::log<28, 15>'... converting 29 basic blocks.
INFO: [XFORM 203-11] Balancing expressions in function 'log_apfixed_reduce::log<28, 15>' (E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_log_apfixed.h:178:90)...3 expression(s) balanced.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:06 ; elapsed = 00:00:57 . Memory (MB): peak = 408.844 ; gain = 317.500
WARNING: [XFORM 203-631] Renaming function 'log_apfixed_reduce::log<28, 15>' to 'log<28, 15>' (E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_log_apfixed.h:178:90)
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:08 ; elapsed = 00:00:59 . Memory (MB): peak = 438.035 ; gain = 346.691
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'mabonsoc' ...
WARNING: [SYN 201-103] Legalizing function name 'log<28, 15>' to 'log_28_15_s'.
WARNING: [SYN 201-103] Legalizing function name 'sqrt_fixed<28, 15>' to 'sqrt_fixed_28_15_s'.
WARNING: [SYN 201-107] Renaming port name 'mabonsoc/Out' to 'mabonsoc/Out_r' to avoid the conflict with HDL keywords or other object names.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'log_28_15_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'log<28, 15>'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 7.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 59.295 seconds; current allocated memory: 374.978 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.328 seconds; current allocated memory: 376.155 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'sqrt_fixed_28_15_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'sqrt_fixed<28, 15>'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 11.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.732 seconds; current allocated memory: 377.276 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.416 seconds; current allocated memory: 378.794 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'mabonsoc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'mabonsoc'.
INFO: [SCHED 204-61] Pipelining result : Target II = 60, Final II = 60, Depth = 60.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 1.64 seconds; current allocated memory: 381.139 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 1.337 seconds; current allocated memory: 386.866 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'log_28_15_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'log_28_15_s_log_apfixed_reduce_3' to 'log_28_15_s_log_abkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'log_28_15_s_log_apfixed_reduce_2' to 'log_28_15_s_log_acud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'log_28_15_s_log_apfixed_reduce_s' to 'log_28_15_s_log_adEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'mabonsoc_mac_mulsub_24ns_4ns_29ns_29_1_1' to 'mabonsoc_mac_mulseOg' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'mabonsoc_mac_mulseOg': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'log_28_15_s'.
INFO: [HLS 200-111]  Elapsed time: 1.844 seconds; current allocated memory: 390.152 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'sqrt_fixed_28_15_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'sqrt_fixed_28_15_s'.
INFO: [HLS 200-111]  Elapsed time: 1.121 seconds; current allocated memory: 393.442 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'mabonsoc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'mabonsoc/Out_r' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mabonsoc/reward' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'mabonsoc' to 's_axilite & ap_ctrl_hs'.
WARNING: [RTGEN 206-101] Register 'Index_V' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'X_V_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'X_V_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'X_V_2' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'X_V_3' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'X_V_4' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'X_V_5' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'X_V_6' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'X_V_7' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'X_V_8' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'X_V_9' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'X_V_10' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'X_V_11' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'X_V_12' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'X_V_13' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'X_V_14' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'X_V_15' is power-on initialization.
WARNING: [RTGEN 206-101] Register 't_V' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'T_V_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'T_V_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'T_V_2' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'T_V_3' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'T_V_4' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'T_V_5' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'T_V_6' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'T_V_7' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'T_V_8' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'T_V_9' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'T_V_10' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'T_V_11' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'T_V_12' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'T_V_13' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'T_V_14' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'T_V_15' is power-on initialization.
INFO: [RTGEN 206-100] Bundling port 'return', 'Out_r' and 'reward' to AXI-Lite port BUS_A.
INFO: [SYN 201-210] Renamed object name 'mabonsoc_mux_164_14_1_1' to 'mabonsoc_mux_164_fYi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'mabonsoc_sdiv_32ns_15ns_32_36_1' to 'mabonsoc_sdiv_32ng8j' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'mabonsoc_udiv_18ns_14ns_18_22_1' to 'mabonsoc_udiv_18nhbi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'mabonsoc_mux_164_15_1_1' to 'mabonsoc_mux_164_ibs' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'mabonsoc_mux_164_fYi': 34 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mabonsoc_mux_164_ibs': 14 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mabonsoc_sdiv_32ng8j': 16 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mabonsoc_udiv_18nhbi': 16 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'mabonsoc'.
INFO: [HLS 200-111]  Elapsed time: 2.461 seconds; current allocated memory: 401.703 MB.
INFO: [RTMG 210-279] Implementing memory 'log_28_15_s_log_abkb_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'log_28_15_s_log_acud_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'log_28_15_s_log_adEe_rom' using distributed ROMs.
INFO: [RTMG 210-282] Generating pipelined core: 'mabonsoc_sdiv_32ng8j_div'
INFO: [RTMG 210-282] Generating pipelined core: 'mabonsoc_udiv_18nhbi_div'
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:20 ; elapsed = 00:01:13 . Memory (MB): peak = 503.453 ; gain = 412.109
INFO: [VHDL 208-304] Generating VHDL RTL for mabonsoc.
INFO: [VLOG 209-307] Generating Verilog RTL for mabonsoc.
INFO: [HLS 200-112] Total elapsed time: 73.501 seconds; peak allocated memory: 401.703 MB.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg484-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'mabonSOC/mabonsoc.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:01 ; elapsed = 00:00:50 . Memory (MB): peak = 178.617 ; gain = 87.270
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:01 ; elapsed = 00:00:50 . Memory (MB): peak = 178.617 ; gain = 87.270
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:03 ; elapsed = 00:00:53 . Memory (MB): peak = 258.492 ; gain = 167.145
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'log_apfixed_reduce::range_reduce<ap_fixed<29, 7, (ap_q_mode)5, (ap_o_mode)3, 0>, 4, 4, 24, 15>' into 'log_apfixed_reduce::log_traits<2>::range_reduction<24>' (E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_log_apfixed.h:252) automatically.
INFO: [XFORM 203-602] Inlining function 'log_apfixed_reduce::log_traits<2>::range_reduction<24>' into 'log_apfixed_reduce::log<28, 15>' (E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_log_apfixed.h:771) automatically.
INFO: [XFORM 203-602] Inlining function 'log_apfixed_reduce::log<27, 14>' into 'hls::log<27, 14>' (E:/xilinx/Vivado/2019.1/common/technology/autopilot\hls_math.h:1200) automatically.
INFO: [XFORM 203-602] Inlining function 'sqrt_fixed<27, 14>' into 'hls::sqrt<27, 14>' (E:/xilinx/Vivado/2019.1/common/technology/autopilot\hls_math.h:1272) automatically.
INFO: [XFORM 203-602] Inlining function 'hls::log<27, 14>' into 'mabonsoc' (mabonSOC/mabonsoc.cpp:22) automatically.
INFO: [XFORM 203-602] Inlining function 'hls::sqrt<27, 14>' into 'mabonsoc' (mabonSOC/mabonsoc.cpp:28) automatically.
WARNING: [SYNCHK 200-23] E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_sqrt_apfixed.h:272: variable-indexed range selection may cause suboptimal QoR.
INFO: [SYNCHK 200-10] 0 error(s), 1 warning(s).
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:04 ; elapsed = 00:00:54 . Memory (MB): peak = 313.145 ; gain = 221.797
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'sqrt_fixed<28, 15>' (E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_sqrt_apfixed.h:44:36).
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'mabonsoc' (mabonSOC/mabonsoc.cpp:2).
WARNING: [XFORM 203-505] Ignored pipeline directive for loop 'L1' (mabonSOC/mabonsoc.cpp:25) because its parent loop or function is pipelined.
WARNING: [XFORM 203-505] Ignored pipeline directive for loop 'L2' (mabonSOC/mabonsoc.cpp:33) because its parent loop or function is pipelined.
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'log_apfixed_reduce::log<28, 15>' (E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_log_apfixed.h:500:9).
INFO: [HLS 200-489] Unrolling loop 'Loop-1' (E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_sqrt_apfixed.h:267) in function 'sqrt_fixed<28, 15>' completely with a factor of 8.
INFO: [HLS 200-489] Unrolling loop 'Loop-2' (E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_sqrt_apfixed.h:295) in function 'sqrt_fixed<28, 15>' completely with a factor of 14.
INFO: [HLS 200-489] Unrolling loop 'L1' (mabonSOC/mabonsoc.cpp:25) in function 'mabonsoc' completely with a factor of 16.
INFO: [HLS 200-489] Unrolling loop 'L2' (mabonSOC/mabonsoc.cpp:33) in function 'mabonsoc' completely with a factor of 15.
INFO: [HLS 200-489] Unrolling loop 'Loop-1' (E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_log_apfixed.h:729) in function 'log_apfixed_reduce::log<28, 15>' completely with a factor of 28.
INFO: [XFORM 203-101] Partitioning array 'UCB.V' (mabonSOC/mabonsoc.cpp:9) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'T.V'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'X.V'  in dimension 1 completely.
INFO: [XFORM 203-602] Inlining function 'log_apfixed_reduce::range_reduce<ap_fixed<29, 7, (ap_q_mode)5, (ap_o_mode)3, 0>, 4, 4, 24, 15>' into 'log_apfixed_reduce::log_traits<2>::range_reduction<24>' (E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_log_apfixed.h:252) automatically.
INFO: [XFORM 203-602] Inlining function 'log_apfixed_reduce::log_traits<2>::range_reduction<24>' into 'log_apfixed_reduce::log<28, 15>' (E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_log_apfixed.h:771) automatically.
INFO: [XFORM 203-602] Inlining function 'log_apfixed_reduce::log<27, 14>' into 'hls::log<27, 14>' (E:/xilinx/Vivado/2019.1/common/technology/autopilot\hls_math.h:1200) automatically.
INFO: [XFORM 203-602] Inlining function 'sqrt_fixed<27, 14>' into 'hls::sqrt<27, 14>' (E:/xilinx/Vivado/2019.1/common/technology/autopilot\hls_math.h:1272) automatically.
INFO: [XFORM 203-602] Inlining function 'hls::log<27, 14>' into 'mabonsoc' (mabonSOC/mabonsoc.cpp:22) automatically.
INFO: [XFORM 203-602] Inlining function 'hls::sqrt<27, 14>' into 'mabonsoc' (mabonSOC/mabonsoc.cpp:28) automatically.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock to (E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_sqrt_apfixed.h:372:1) in function 'sqrt_fixed<28, 15>'... converting 111 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_log_apfixed.h:727:44) to (E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_log_apfixed.h:747:17) in function 'log_apfixed_reduce::log<28, 15>'... converting 29 basic blocks.
INFO: [XFORM 203-11] Balancing expressions in function 'log_apfixed_reduce::log<28, 15>' (E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_log_apfixed.h:178:90)...3 expression(s) balanced.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:06 ; elapsed = 00:00:56 . Memory (MB): peak = 408.445 ; gain = 317.098
WARNING: [XFORM 203-631] Renaming function 'log_apfixed_reduce::log<28, 15>' to 'log<28, 15>' (E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_log_apfixed.h:178:90)
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:08 ; elapsed = 00:00:58 . Memory (MB): peak = 438.047 ; gain = 346.699
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'mabonsoc' ...
WARNING: [SYN 201-103] Legalizing function name 'log<28, 15>' to 'log_28_15_s'.
WARNING: [SYN 201-103] Legalizing function name 'sqrt_fixed<28, 15>' to 'sqrt_fixed_28_15_s'.
WARNING: [SYN 201-107] Renaming port name 'mabonsoc/Out' to 'mabonsoc/Out_r' to avoid the conflict with HDL keywords or other object names.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'log_28_15_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'log<28, 15>'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 7.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 58.702 seconds; current allocated memory: 374.978 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.333 seconds; current allocated memory: 376.157 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'sqrt_fixed_28_15_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'sqrt_fixed<28, 15>'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 11.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.732 seconds; current allocated memory: 377.276 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.418 seconds; current allocated memory: 378.794 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'mabonsoc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'mabonsoc'.
INFO: [SCHED 204-61] Pipelining result : Target II = 58, Final II = 58, Depth = 58.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 1.671 seconds; current allocated memory: 381.137 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 1.423 seconds; current allocated memory: 386.983 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'log_28_15_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'log_28_15_s_log_apfixed_reduce_3' to 'log_28_15_s_log_abkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'log_28_15_s_log_apfixed_reduce_2' to 'log_28_15_s_log_acud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'log_28_15_s_log_apfixed_reduce_s' to 'log_28_15_s_log_adEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'mabonsoc_mac_mulsub_24ns_4ns_29ns_29_1_1' to 'mabonsoc_mac_mulseOg' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'mabonsoc_mac_mulseOg': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'log_28_15_s'.
INFO: [HLS 200-111]  Elapsed time: 2.078 seconds; current allocated memory: 390.525 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'sqrt_fixed_28_15_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'sqrt_fixed_28_15_s'.
INFO: [HLS 200-111]  Elapsed time: 1.121 seconds; current allocated memory: 393.800 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'mabonsoc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'mabonsoc/Out_r' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mabonsoc/reward' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'mabonsoc' to 's_axilite & ap_ctrl_hs'.
WARNING: [RTGEN 206-101] Register 'Index_V' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'X_V_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'X_V_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'X_V_2' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'X_V_3' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'X_V_4' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'X_V_5' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'X_V_6' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'X_V_7' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'X_V_8' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'X_V_9' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'X_V_10' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'X_V_11' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'X_V_12' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'X_V_13' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'X_V_14' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'X_V_15' is power-on initialization.
WARNING: [RTGEN 206-101] Register 't_V' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'T_V_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'T_V_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'T_V_2' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'T_V_3' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'T_V_4' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'T_V_5' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'T_V_6' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'T_V_7' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'T_V_8' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'T_V_9' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'T_V_10' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'T_V_11' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'T_V_12' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'T_V_13' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'T_V_14' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'T_V_15' is power-on initialization.
INFO: [RTGEN 206-100] Bundling port 'return', 'Out_r' and 'reward' to AXI-Lite port BUS_A.
INFO: [SYN 201-210] Renamed object name 'mabonsoc_mux_164_14_1_1' to 'mabonsoc_mux_164_fYi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'mabonsoc_sdiv_32ns_15ns_32_36_1' to 'mabonsoc_sdiv_32ng8j' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'mabonsoc_udiv_18ns_14ns_18_22_1' to 'mabonsoc_udiv_18nhbi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'mabonsoc_mux_164_15_1_1' to 'mabonsoc_mux_164_ibs' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'mabonsoc_mux_164_fYi': 34 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mabonsoc_mux_164_ibs': 14 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mabonsoc_sdiv_32ng8j': 16 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mabonsoc_udiv_18nhbi': 16 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'mabonsoc'.
INFO: [HLS 200-111]  Elapsed time: 2.436 seconds; current allocated memory: 402.050 MB.
INFO: [RTMG 210-279] Implementing memory 'log_28_15_s_log_abkb_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'log_28_15_s_log_acud_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'log_28_15_s_log_adEe_rom' using distributed ROMs.
INFO: [RTMG 210-282] Generating pipelined core: 'mabonsoc_sdiv_32ng8j_div'
INFO: [RTMG 210-282] Generating pipelined core: 'mabonsoc_udiv_18nhbi_div'
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:20 ; elapsed = 00:01:14 . Memory (MB): peak = 503.246 ; gain = 411.898
INFO: [VHDL 208-304] Generating VHDL RTL for mabonsoc.
INFO: [VLOG 209-307] Generating Verilog RTL for mabonsoc.
INFO: [HLS 200-112] Total elapsed time: 73.717 seconds; peak allocated memory: 402.050 MB.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg484-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'mabonSOC/mabonsoc.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:01 ; elapsed = 00:00:50 . Memory (MB): peak = 178.691 ; gain = 87.359
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:01 ; elapsed = 00:00:50 . Memory (MB): peak = 178.691 ; gain = 87.359
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:03 ; elapsed = 00:00:53 . Memory (MB): peak = 258.699 ; gain = 167.367
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'log_apfixed_reduce::range_reduce<ap_fixed<29, 7, (ap_q_mode)5, (ap_o_mode)3, 0>, 4, 4, 24, 15>' into 'log_apfixed_reduce::log_traits<2>::range_reduction<24>' (E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_log_apfixed.h:252) automatically.
INFO: [XFORM 203-602] Inlining function 'log_apfixed_reduce::log_traits<2>::range_reduction<24>' into 'log_apfixed_reduce::log<28, 15>' (E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_log_apfixed.h:771) automatically.
INFO: [XFORM 203-602] Inlining function 'log_apfixed_reduce::log<27, 14>' into 'hls::log<27, 14>' (E:/xilinx/Vivado/2019.1/common/technology/autopilot\hls_math.h:1200) automatically.
INFO: [XFORM 203-602] Inlining function 'sqrt_fixed<27, 14>' into 'hls::sqrt<27, 14>' (E:/xilinx/Vivado/2019.1/common/technology/autopilot\hls_math.h:1272) automatically.
INFO: [XFORM 203-602] Inlining function 'hls::log<27, 14>' into 'mabonsoc' (mabonSOC/mabonsoc.cpp:22) automatically.
INFO: [XFORM 203-602] Inlining function 'hls::sqrt<27, 14>' into 'mabonsoc' (mabonSOC/mabonsoc.cpp:28) automatically.
WARNING: [SYNCHK 200-23] E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_sqrt_apfixed.h:272: variable-indexed range selection may cause suboptimal QoR.
INFO: [SYNCHK 200-10] 0 error(s), 1 warning(s).
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:04 ; elapsed = 00:00:54 . Memory (MB): peak = 314.398 ; gain = 223.066
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'sqrt_fixed<28, 15>' (E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_sqrt_apfixed.h:44:36).
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'mabonsoc' (mabonSOC/mabonsoc.cpp:2).
WARNING: [XFORM 203-505] Ignored pipeline directive for loop 'L1' (mabonSOC/mabonsoc.cpp:25) because its parent loop or function is pipelined.
WARNING: [XFORM 203-505] Ignored pipeline directive for loop 'L2' (mabonSOC/mabonsoc.cpp:33) because its parent loop or function is pipelined.
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'log_apfixed_reduce::log<28, 15>' (E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_log_apfixed.h:500:9).
INFO: [HLS 200-489] Unrolling loop 'Loop-1' (E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_sqrt_apfixed.h:267) in function 'sqrt_fixed<28, 15>' completely with a factor of 8.
INFO: [HLS 200-489] Unrolling loop 'Loop-2' (E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_sqrt_apfixed.h:295) in function 'sqrt_fixed<28, 15>' completely with a factor of 14.
INFO: [HLS 200-489] Unrolling loop 'L1' (mabonSOC/mabonsoc.cpp:25) in function 'mabonsoc' completely with a factor of 16.
INFO: [HLS 200-489] Unrolling loop 'L2' (mabonSOC/mabonsoc.cpp:33) in function 'mabonsoc' completely with a factor of 15.
INFO: [HLS 200-489] Unrolling loop 'Loop-1' (E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_log_apfixed.h:729) in function 'log_apfixed_reduce::log<28, 15>' completely with a factor of 28.
INFO: [XFORM 203-101] Partitioning array 'UCB.V' (mabonSOC/mabonsoc.cpp:9) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'T.V'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'X.V'  in dimension 1 completely.
INFO: [XFORM 203-602] Inlining function 'log_apfixed_reduce::range_reduce<ap_fixed<29, 7, (ap_q_mode)5, (ap_o_mode)3, 0>, 4, 4, 24, 15>' into 'log_apfixed_reduce::log_traits<2>::range_reduction<24>' (E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_log_apfixed.h:252) automatically.
INFO: [XFORM 203-602] Inlining function 'log_apfixed_reduce::log_traits<2>::range_reduction<24>' into 'log_apfixed_reduce::log<28, 15>' (E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_log_apfixed.h:771) automatically.
INFO: [XFORM 203-602] Inlining function 'log_apfixed_reduce::log<27, 14>' into 'hls::log<27, 14>' (E:/xilinx/Vivado/2019.1/common/technology/autopilot\hls_math.h:1200) automatically.
INFO: [XFORM 203-602] Inlining function 'sqrt_fixed<27, 14>' into 'hls::sqrt<27, 14>' (E:/xilinx/Vivado/2019.1/common/technology/autopilot\hls_math.h:1272) automatically.
INFO: [XFORM 203-602] Inlining function 'hls::log<27, 14>' into 'mabonsoc' (mabonSOC/mabonsoc.cpp:22) automatically.
INFO: [XFORM 203-602] Inlining function 'hls::sqrt<27, 14>' into 'mabonsoc' (mabonSOC/mabonsoc.cpp:28) automatically.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock to (E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_sqrt_apfixed.h:372:1) in function 'sqrt_fixed<28, 15>'... converting 111 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_log_apfixed.h:727:44) to (E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_log_apfixed.h:747:17) in function 'log_apfixed_reduce::log<28, 15>'... converting 29 basic blocks.
INFO: [XFORM 203-11] Balancing expressions in function 'log_apfixed_reduce::log<28, 15>' (E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_log_apfixed.h:178:90)...3 expression(s) balanced.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:06 ; elapsed = 00:00:56 . Memory (MB): peak = 408.887 ; gain = 317.555
WARNING: [XFORM 203-631] Renaming function 'log_apfixed_reduce::log<28, 15>' to 'log<28, 15>' (E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_log_apfixed.h:178:90)
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:08 ; elapsed = 00:00:59 . Memory (MB): peak = 437.922 ; gain = 346.590
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'mabonsoc' ...
WARNING: [SYN 201-103] Legalizing function name 'log<28, 15>' to 'log_28_15_s'.
WARNING: [SYN 201-103] Legalizing function name 'sqrt_fixed<28, 15>' to 'sqrt_fixed_28_15_s'.
WARNING: [SYN 201-107] Renaming port name 'mabonsoc/Out' to 'mabonsoc/Out_r' to avoid the conflict with HDL keywords or other object names.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'log_28_15_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'log<28, 15>'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 7.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 58.928 seconds; current allocated memory: 374.978 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.331 seconds; current allocated memory: 376.157 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'sqrt_fixed_28_15_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'sqrt_fixed<28, 15>'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 11.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.763 seconds; current allocated memory: 377.276 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.422 seconds; current allocated memory: 378.794 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'mabonsoc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'mabonsoc'.
INFO: [SCHED 204-61] Pipelining result : Target II = 54, Final II = 54, Depth = 54.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 1.689 seconds; current allocated memory: 381.133 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 1.809 seconds; current allocated memory: 387.411 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'log_28_15_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'log_28_15_s_log_apfixed_reduce_3' to 'log_28_15_s_log_abkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'log_28_15_s_log_apfixed_reduce_2' to 'log_28_15_s_log_acud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'log_28_15_s_log_apfixed_reduce_s' to 'log_28_15_s_log_adEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'mabonsoc_mac_mulsub_24ns_4ns_29ns_29_1_1' to 'mabonsoc_mac_mulseOg' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'mabonsoc_mac_mulseOg': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'log_28_15_s'.
INFO: [HLS 200-111]  Elapsed time: 3.276 seconds; current allocated memory: 392.358 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'sqrt_fixed_28_15_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'sqrt_fixed_28_15_s'.
INFO: [HLS 200-111]  Elapsed time: 1.117 seconds; current allocated memory: 395.633 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'mabonsoc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'mabonsoc/Out_r' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mabonsoc/reward' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'mabonsoc' to 's_axilite & ap_ctrl_hs'.
WARNING: [RTGEN 206-101] Register 'Index_V' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'X_V_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'X_V_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'X_V_2' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'X_V_3' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'X_V_4' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'X_V_5' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'X_V_6' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'X_V_7' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'X_V_8' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'X_V_9' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'X_V_10' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'X_V_11' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'X_V_12' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'X_V_13' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'X_V_14' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'X_V_15' is power-on initialization.
WARNING: [RTGEN 206-101] Register 't_V' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'T_V_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'T_V_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'T_V_2' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'T_V_3' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'T_V_4' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'T_V_5' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'T_V_6' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'T_V_7' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'T_V_8' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'T_V_9' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'T_V_10' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'T_V_11' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'T_V_12' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'T_V_13' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'T_V_14' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'T_V_15' is power-on initialization.
INFO: [RTGEN 206-100] Bundling port 'return', 'Out_r' and 'reward' to AXI-Lite port BUS_A.
INFO: [SYN 201-210] Renamed object name 'mabonsoc_mux_164_14_1_1' to 'mabonsoc_mux_164_fYi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'mabonsoc_sdiv_32ns_15ns_32_36_1' to 'mabonsoc_sdiv_32ng8j' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'mabonsoc_udiv_18ns_14ns_18_22_1' to 'mabonsoc_udiv_18nhbi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'mabonsoc_mux_164_15_1_1' to 'mabonsoc_mux_164_ibs' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'mabonsoc_mux_164_fYi': 34 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mabonsoc_mux_164_ibs': 14 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mabonsoc_sdiv_32ng8j': 16 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mabonsoc_udiv_18nhbi': 16 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'mabonsoc'.
INFO: [HLS 200-111]  Elapsed time: 2.443 seconds; current allocated memory: 403.862 MB.
INFO: [RTMG 210-279] Implementing memory 'log_28_15_s_log_abkb_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'log_28_15_s_log_acud_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'log_28_15_s_log_adEe_rom' using distributed ROMs.
INFO: [RTMG 210-282] Generating pipelined core: 'mabonsoc_sdiv_32ng8j_div'
INFO: [RTMG 210-282] Generating pipelined core: 'mabonsoc_udiv_18nhbi_div'
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:23 ; elapsed = 00:01:17 . Memory (MB): peak = 506.355 ; gain = 415.023
INFO: [VHDL 208-304] Generating VHDL RTL for mabonsoc.
INFO: [VLOG 209-307] Generating Verilog RTL for mabonsoc.
INFO: [HLS 200-112] Total elapsed time: 76.637 seconds; peak allocated memory: 403.862 MB.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg484-1'
WARNING: [IMPL 213-205] Ignored option '-use_netlist' which is only valid for 'pcore'.
INFO: [IMPL 213-8] Exporting RTL as a Vivado IP.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg484-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'mabonSOC/mabonsoc.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:01 ; elapsed = 00:00:50 . Memory (MB): peak = 178.664 ; gain = 87.969
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:01 ; elapsed = 00:00:50 . Memory (MB): peak = 178.664 ; gain = 87.969
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:03 ; elapsed = 00:00:53 . Memory (MB): peak = 259.406 ; gain = 168.711
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'log_apfixed_reduce::range_reduce<ap_fixed<29, 7, (ap_q_mode)5, (ap_o_mode)3, 0>, 4, 4, 24, 15>' into 'log_apfixed_reduce::log_traits<2>::range_reduction<24>' (E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_log_apfixed.h:252) automatically.
INFO: [XFORM 203-602] Inlining function 'log_apfixed_reduce::log_traits<2>::range_reduction<24>' into 'log_apfixed_reduce::log<28, 15>' (E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_log_apfixed.h:771) automatically.
INFO: [XFORM 203-602] Inlining function 'log_apfixed_reduce::log<27, 14>' into 'hls::log<27, 14>' (E:/xilinx/Vivado/2019.1/common/technology/autopilot\hls_math.h:1200) automatically.
INFO: [XFORM 203-602] Inlining function 'sqrt_fixed<27, 14>' into 'hls::sqrt<27, 14>' (E:/xilinx/Vivado/2019.1/common/technology/autopilot\hls_math.h:1272) automatically.
INFO: [XFORM 203-602] Inlining function 'hls::log<27, 14>' into 'mabonsoc' (mabonSOC/mabonsoc.cpp:22) automatically.
INFO: [XFORM 203-602] Inlining function 'hls::sqrt<27, 14>' into 'mabonsoc' (mabonSOC/mabonsoc.cpp:28) automatically.
WARNING: [SYNCHK 200-23] E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_sqrt_apfixed.h:272: variable-indexed range selection may cause suboptimal QoR.
INFO: [SYNCHK 200-10] 0 error(s), 1 warning(s).
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:04 ; elapsed = 00:00:54 . Memory (MB): peak = 315.172 ; gain = 224.477
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'sqrt_fixed<28, 15>' (E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_sqrt_apfixed.h:44:36).
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'mabonsoc' (mabonSOC/mabonsoc.cpp:2).
WARNING: [XFORM 203-505] Ignored pipeline directive for loop 'L1' (mabonSOC/mabonsoc.cpp:25) because its parent loop or function is pipelined.
WARNING: [XFORM 203-505] Ignored pipeline directive for loop 'L2' (mabonSOC/mabonsoc.cpp:33) because its parent loop or function is pipelined.
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'log_apfixed_reduce::log<28, 15>' (E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_log_apfixed.h:500:9).
INFO: [HLS 200-489] Unrolling loop 'Loop-1' (E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_sqrt_apfixed.h:267) in function 'sqrt_fixed<28, 15>' completely with a factor of 8.
INFO: [HLS 200-489] Unrolling loop 'Loop-2' (E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_sqrt_apfixed.h:295) in function 'sqrt_fixed<28, 15>' completely with a factor of 14.
INFO: [HLS 200-489] Unrolling loop 'L1' (mabonSOC/mabonsoc.cpp:25) in function 'mabonsoc' completely with a factor of 16.
INFO: [HLS 200-489] Unrolling loop 'L2' (mabonSOC/mabonsoc.cpp:33) in function 'mabonsoc' completely with a factor of 15.
INFO: [HLS 200-489] Unrolling loop 'Loop-1' (E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_log_apfixed.h:729) in function 'log_apfixed_reduce::log<28, 15>' completely with a factor of 28.
INFO: [XFORM 203-101] Partitioning array 'UCB.V' (mabonSOC/mabonsoc.cpp:9) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'T.V'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'X.V'  in dimension 1 completely.
INFO: [XFORM 203-602] Inlining function 'log_apfixed_reduce::range_reduce<ap_fixed<29, 7, (ap_q_mode)5, (ap_o_mode)3, 0>, 4, 4, 24, 15>' into 'log_apfixed_reduce::log_traits<2>::range_reduction<24>' (E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_log_apfixed.h:252) automatically.
INFO: [XFORM 203-602] Inlining function 'log_apfixed_reduce::log_traits<2>::range_reduction<24>' into 'log_apfixed_reduce::log<28, 15>' (E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_log_apfixed.h:771) automatically.
INFO: [XFORM 203-602] Inlining function 'log_apfixed_reduce::log<27, 14>' into 'hls::log<27, 14>' (E:/xilinx/Vivado/2019.1/common/technology/autopilot\hls_math.h:1200) automatically.
INFO: [XFORM 203-602] Inlining function 'sqrt_fixed<27, 14>' into 'hls::sqrt<27, 14>' (E:/xilinx/Vivado/2019.1/common/technology/autopilot\hls_math.h:1272) automatically.
INFO: [XFORM 203-602] Inlining function 'hls::log<27, 14>' into 'mabonsoc' (mabonSOC/mabonsoc.cpp:22) automatically.
INFO: [XFORM 203-602] Inlining function 'hls::sqrt<27, 14>' into 'mabonsoc' (mabonSOC/mabonsoc.cpp:28) automatically.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock to (E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_sqrt_apfixed.h:372:1) in function 'sqrt_fixed<28, 15>'... converting 111 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_log_apfixed.h:727:44) to (E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_log_apfixed.h:747:17) in function 'log_apfixed_reduce::log<28, 15>'... converting 29 basic blocks.
INFO: [XFORM 203-11] Balancing expressions in function 'log_apfixed_reduce::log<28, 15>' (E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_log_apfixed.h:178:90)...3 expression(s) balanced.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:06 ; elapsed = 00:00:57 . Memory (MB): peak = 408.879 ; gain = 318.184
WARNING: [XFORM 203-631] Renaming function 'log_apfixed_reduce::log<28, 15>' to 'log<28, 15>' (E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_log_apfixed.h:178:90)
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:08 ; elapsed = 00:00:59 . Memory (MB): peak = 439.027 ; gain = 348.332
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'mabonsoc' ...
WARNING: [SYN 201-103] Legalizing function name 'log<28, 15>' to 'log_28_15_s'.
WARNING: [SYN 201-103] Legalizing function name 'sqrt_fixed<28, 15>' to 'sqrt_fixed_28_15_s'.
WARNING: [SYN 201-107] Renaming port name 'mabonsoc/Out' to 'mabonsoc/Out_r' to avoid the conflict with HDL keywords or other object names.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'log_28_15_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'log<28, 15>'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 7.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 59.018 seconds; current allocated memory: 374.962 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.332 seconds; current allocated memory: 376.157 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'sqrt_fixed_28_15_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'sqrt_fixed<28, 15>'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 11.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.745 seconds; current allocated memory: 377.276 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.425 seconds; current allocated memory: 378.794 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'mabonsoc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'mabonsoc'.
INFO: [SCHED 204-61] Pipelining result : Target II = 56, Final II = 56, Depth = 56.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 1.668 seconds; current allocated memory: 381.150 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 1.497 seconds; current allocated memory: 387.050 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'log_28_15_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'log_28_15_s_log_apfixed_reduce_3' to 'log_28_15_s_log_abkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'log_28_15_s_log_apfixed_reduce_2' to 'log_28_15_s_log_acud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'log_28_15_s_log_apfixed_reduce_s' to 'log_28_15_s_log_adEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'mabonsoc_mac_mulsub_24ns_4ns_29ns_29_1_1' to 'mabonsoc_mac_mulseOg' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'mabonsoc_mac_mulseOg': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'log_28_15_s'.
INFO: [HLS 200-111]  Elapsed time: 2.347 seconds; current allocated memory: 390.884 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'sqrt_fixed_28_15_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'sqrt_fixed_28_15_s'.
INFO: [HLS 200-111]  Elapsed time: 1.127 seconds; current allocated memory: 394.144 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'mabonsoc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'mabonsoc/Out_r' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mabonsoc/reward' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'mabonsoc' to 's_axilite & ap_ctrl_hs'.
WARNING: [RTGEN 206-101] Register 'Index_V' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'X_V_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'X_V_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'X_V_2' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'X_V_3' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'X_V_4' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'X_V_5' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'X_V_6' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'X_V_7' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'X_V_8' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'X_V_9' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'X_V_10' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'X_V_11' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'X_V_12' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'X_V_13' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'X_V_14' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'X_V_15' is power-on initialization.
WARNING: [RTGEN 206-101] Register 't_V' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'T_V_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'T_V_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'T_V_2' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'T_V_3' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'T_V_4' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'T_V_5' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'T_V_6' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'T_V_7' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'T_V_8' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'T_V_9' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'T_V_10' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'T_V_11' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'T_V_12' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'T_V_13' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'T_V_14' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'T_V_15' is power-on initialization.
INFO: [RTGEN 206-100] Bundling port 'return', 'Out_r' and 'reward' to AXI-Lite port BUS_A.
INFO: [SYN 201-210] Renamed object name 'mabonsoc_mux_164_14_1_1' to 'mabonsoc_mux_164_fYi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'mabonsoc_sdiv_32ns_15ns_32_36_1' to 'mabonsoc_sdiv_32ng8j' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'mabonsoc_udiv_18ns_14ns_18_22_1' to 'mabonsoc_udiv_18nhbi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'mabonsoc_mux_164_15_1_1' to 'mabonsoc_mux_164_ibs' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'mabonsoc_mux_164_fYi': 34 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mabonsoc_mux_164_ibs': 14 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mabonsoc_sdiv_32ng8j': 16 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mabonsoc_udiv_18nhbi': 16 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'mabonsoc'.
INFO: [HLS 200-111]  Elapsed time: 2.448 seconds; current allocated memory: 402.389 MB.
INFO: [RTMG 210-279] Implementing memory 'log_28_15_s_log_abkb_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'log_28_15_s_log_acud_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'log_28_15_s_log_adEe_rom' using distributed ROMs.
INFO: [RTMG 210-282] Generating pipelined core: 'mabonsoc_sdiv_32ng8j_div'
INFO: [RTMG 210-282] Generating pipelined core: 'mabonsoc_udiv_18nhbi_div'
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:20 ; elapsed = 00:01:14 . Memory (MB): peak = 505.445 ; gain = 414.750
INFO: [VHDL 208-304] Generating VHDL RTL for mabonsoc.
INFO: [VLOG 209-307] Generating Verilog RTL for mabonsoc.
INFO: [HLS 200-112] Total elapsed time: 74.588 seconds; peak allocated memory: 402.389 MB.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg484-1'
WARNING: [IMPL 213-205] Ignored option '-use_netlist' which is only valid for 'pcore'.
INFO: [IMPL 213-8] Exporting RTL as a Vivado IP.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg484-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'mabonSOC/mabonsoc.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:01 ; elapsed = 00:00:50 . Memory (MB): peak = 178.535 ; gain = 87.094
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:01 ; elapsed = 00:00:50 . Memory (MB): peak = 178.535 ; gain = 87.094
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:03 ; elapsed = 00:00:53 . Memory (MB): peak = 258.375 ; gain = 166.934
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'log_apfixed_reduce::range_reduce<ap_fixed<29, 7, (ap_q_mode)5, (ap_o_mode)3, 0>, 4, 4, 24, 15>' into 'log_apfixed_reduce::log_traits<2>::range_reduction<24>' (E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_log_apfixed.h:252) automatically.
INFO: [XFORM 203-602] Inlining function 'log_apfixed_reduce::log_traits<2>::range_reduction<24>' into 'log_apfixed_reduce::log<28, 15>' (E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_log_apfixed.h:771) automatically.
INFO: [XFORM 203-602] Inlining function 'log_apfixed_reduce::log<27, 14>' into 'hls::log<27, 14>' (E:/xilinx/Vivado/2019.1/common/technology/autopilot\hls_math.h:1200) automatically.
INFO: [XFORM 203-602] Inlining function 'sqrt_fixed<27, 14>' into 'hls::sqrt<27, 14>' (E:/xilinx/Vivado/2019.1/common/technology/autopilot\hls_math.h:1272) automatically.
INFO: [XFORM 203-602] Inlining function 'hls::log<27, 14>' into 'mabonsoc' (mabonSOC/mabonsoc.cpp:22) automatically.
INFO: [XFORM 203-602] Inlining function 'hls::sqrt<27, 14>' into 'mabonsoc' (mabonSOC/mabonsoc.cpp:28) automatically.
WARNING: [SYNCHK 200-23] E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_sqrt_apfixed.h:272: variable-indexed range selection may cause suboptimal QoR.
INFO: [SYNCHK 200-10] 0 error(s), 1 warning(s).
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:04 ; elapsed = 00:00:54 . Memory (MB): peak = 313.805 ; gain = 222.363
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'sqrt_fixed<28, 15>' (E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_sqrt_apfixed.h:44:36).
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'mabonsoc' (mabonSOC/mabonsoc.cpp:2).
WARNING: [XFORM 203-505] Ignored pipeline directive for loop 'L1' (mabonSOC/mabonsoc.cpp:25) because its parent loop or function is pipelined.
WARNING: [XFORM 203-505] Ignored pipeline directive for loop 'L2' (mabonSOC/mabonsoc.cpp:33) because its parent loop or function is pipelined.
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'log_apfixed_reduce::log<28, 15>' (E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_log_apfixed.h:500:9).
INFO: [HLS 200-489] Unrolling loop 'Loop-1' (E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_sqrt_apfixed.h:267) in function 'sqrt_fixed<28, 15>' completely with a factor of 8.
INFO: [HLS 200-489] Unrolling loop 'Loop-2' (E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_sqrt_apfixed.h:295) in function 'sqrt_fixed<28, 15>' completely with a factor of 14.
INFO: [HLS 200-489] Unrolling loop 'L1' (mabonSOC/mabonsoc.cpp:25) in function 'mabonsoc' completely with a factor of 16.
INFO: [HLS 200-489] Unrolling loop 'L2' (mabonSOC/mabonsoc.cpp:33) in function 'mabonsoc' completely with a factor of 15.
INFO: [HLS 200-489] Unrolling loop 'Loop-1' (E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_log_apfixed.h:729) in function 'log_apfixed_reduce::log<28, 15>' completely with a factor of 28.
INFO: [XFORM 203-101] Partitioning array 'UCB.V' (mabonSOC/mabonsoc.cpp:9) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'T.V'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'X.V'  in dimension 1 completely.
INFO: [XFORM 203-602] Inlining function 'log_apfixed_reduce::range_reduce<ap_fixed<29, 7, (ap_q_mode)5, (ap_o_mode)3, 0>, 4, 4, 24, 15>' into 'log_apfixed_reduce::log_traits<2>::range_reduction<24>' (E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_log_apfixed.h:252) automatically.
INFO: [XFORM 203-602] Inlining function 'log_apfixed_reduce::log_traits<2>::range_reduction<24>' into 'log_apfixed_reduce::log<28, 15>' (E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_log_apfixed.h:771) automatically.
INFO: [XFORM 203-602] Inlining function 'log_apfixed_reduce::log<27, 14>' into 'hls::log<27, 14>' (E:/xilinx/Vivado/2019.1/common/technology/autopilot\hls_math.h:1200) automatically.
INFO: [XFORM 203-602] Inlining function 'sqrt_fixed<27, 14>' into 'hls::sqrt<27, 14>' (E:/xilinx/Vivado/2019.1/common/technology/autopilot\hls_math.h:1272) automatically.
INFO: [XFORM 203-602] Inlining function 'hls::log<27, 14>' into 'mabonsoc' (mabonSOC/mabonsoc.cpp:22) automatically.
INFO: [XFORM 203-602] Inlining function 'hls::sqrt<27, 14>' into 'mabonsoc' (mabonSOC/mabonsoc.cpp:28) automatically.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock to (E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_sqrt_apfixed.h:372:1) in function 'sqrt_fixed<28, 15>'... converting 111 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_log_apfixed.h:727:44) to (E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_log_apfixed.h:747:17) in function 'log_apfixed_reduce::log<28, 15>'... converting 29 basic blocks.
INFO: [XFORM 203-11] Balancing expressions in function 'log_apfixed_reduce::log<28, 15>' (E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_log_apfixed.h:178:90)...3 expression(s) balanced.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:06 ; elapsed = 00:00:56 . Memory (MB): peak = 408.559 ; gain = 317.117
WARNING: [XFORM 203-631] Renaming function 'log_apfixed_reduce::log<28, 15>' to 'log<28, 15>' (E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_log_apfixed.h:178:90)
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:08 ; elapsed = 00:00:58 . Memory (MB): peak = 438.176 ; gain = 346.734
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'mabonsoc' ...
WARNING: [SYN 201-103] Legalizing function name 'log<28, 15>' to 'log_28_15_s'.
WARNING: [SYN 201-103] Legalizing function name 'sqrt_fixed<28, 15>' to 'sqrt_fixed_28_15_s'.
WARNING: [SYN 201-107] Renaming port name 'mabonsoc/Out' to 'mabonsoc/Out_r' to avoid the conflict with HDL keywords or other object names.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'log_28_15_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'log<28, 15>'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 7.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 58.528 seconds; current allocated memory: 374.962 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.329 seconds; current allocated memory: 376.157 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'sqrt_fixed_28_15_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'sqrt_fixed<28, 15>'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 11.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.722 seconds; current allocated memory: 377.276 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.418 seconds; current allocated memory: 378.794 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'mabonsoc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'mabonsoc'.
INFO: [SCHED 204-61] Pipelining result : Target II = 58, Final II = 58, Depth = 58.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 1.651 seconds; current allocated memory: 381.152 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 1.404 seconds; current allocated memory: 386.983 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'log_28_15_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'log_28_15_s_log_apfixed_reduce_3' to 'log_28_15_s_log_abkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'log_28_15_s_log_apfixed_reduce_2' to 'log_28_15_s_log_acud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'log_28_15_s_log_apfixed_reduce_s' to 'log_28_15_s_log_adEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'mabonsoc_mac_mulsub_24ns_4ns_29ns_29_1_1' to 'mabonsoc_mac_mulseOg' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'mabonsoc_mac_mulseOg': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'log_28_15_s'.
INFO: [HLS 200-111]  Elapsed time: 2.119 seconds; current allocated memory: 390.525 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'sqrt_fixed_28_15_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'sqrt_fixed_28_15_s'.
INFO: [HLS 200-111]  Elapsed time: 1.139 seconds; current allocated memory: 393.784 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'mabonsoc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'mabonsoc/Out_r' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mabonsoc/reward' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'mabonsoc' to 's_axilite & ap_ctrl_hs'.
WARNING: [RTGEN 206-101] Register 'Index_V' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'X_V_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'X_V_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'X_V_2' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'X_V_3' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'X_V_4' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'X_V_5' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'X_V_6' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'X_V_7' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'X_V_8' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'X_V_9' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'X_V_10' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'X_V_11' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'X_V_12' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'X_V_13' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'X_V_14' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'X_V_15' is power-on initialization.
WARNING: [RTGEN 206-101] Register 't_V' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'T_V_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'T_V_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'T_V_2' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'T_V_3' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'T_V_4' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'T_V_5' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'T_V_6' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'T_V_7' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'T_V_8' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'T_V_9' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'T_V_10' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'T_V_11' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'T_V_12' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'T_V_13' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'T_V_14' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'T_V_15' is power-on initialization.
INFO: [RTGEN 206-100] Bundling port 'return', 'Out_r' and 'reward' to AXI-Lite port BUS_A.
INFO: [SYN 201-210] Renamed object name 'mabonsoc_mux_164_14_1_1' to 'mabonsoc_mux_164_fYi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'mabonsoc_sdiv_32ns_15ns_32_36_1' to 'mabonsoc_sdiv_32ng8j' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'mabonsoc_udiv_18ns_14ns_18_22_1' to 'mabonsoc_udiv_18nhbi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'mabonsoc_mux_164_15_1_1' to 'mabonsoc_mux_164_ibs' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'mabonsoc_mux_164_fYi': 34 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mabonsoc_mux_164_ibs': 14 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mabonsoc_sdiv_32ng8j': 16 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mabonsoc_udiv_18nhbi': 16 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'mabonsoc'.
INFO: [HLS 200-111]  Elapsed time: 2.355 seconds; current allocated memory: 402.050 MB.
INFO: [RTMG 210-279] Implementing memory 'log_28_15_s_log_abkb_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'log_28_15_s_log_acud_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'log_28_15_s_log_adEe_rom' using distributed ROMs.
INFO: [RTMG 210-282] Generating pipelined core: 'mabonsoc_sdiv_32ng8j_div'
INFO: [RTMG 210-282] Generating pipelined core: 'mabonsoc_udiv_18nhbi_div'
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:20 ; elapsed = 00:01:13 . Memory (MB): peak = 503.781 ; gain = 412.340
INFO: [VHDL 208-304] Generating VHDL RTL for mabonsoc.
INFO: [VLOG 209-307] Generating Verilog RTL for mabonsoc.
INFO: [HLS 200-112] Total elapsed time: 73.514 seconds; peak allocated memory: 402.050 MB.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg484-1'
WARNING: [IMPL 213-205] Ignored option '-use_netlist' which is only valid for 'pcore'.
INFO: [IMPL 213-8] Exporting RTL as a Vivado IP.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg484-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'mabonSOC/mabonsoc.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:01 ; elapsed = 00:00:52 . Memory (MB): peak = 178.328 ; gain = 86.949
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:01 ; elapsed = 00:00:52 . Memory (MB): peak = 178.328 ; gain = 86.949
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:03 ; elapsed = 00:00:55 . Memory (MB): peak = 256.691 ; gain = 165.313
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'log_apfixed_reduce::range_reduce<ap_fixed<29, 7, (ap_q_mode)5, (ap_o_mode)3, 0>, 4, 4, 24, 15>' into 'log_apfixed_reduce::log_traits<2>::range_reduction<24>' (E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_log_apfixed.h:252) automatically.
INFO: [XFORM 203-602] Inlining function 'log_apfixed_reduce::log_traits<2>::range_reduction<24>' into 'log_apfixed_reduce::log<28, 15>' (E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_log_apfixed.h:771) automatically.
INFO: [XFORM 203-602] Inlining function 'log_apfixed_reduce::log<27, 14>' into 'hls::log<27, 14>' (E:/xilinx/Vivado/2019.1/common/technology/autopilot\hls_math.h:1200) automatically.
INFO: [XFORM 203-602] Inlining function 'sqrt_fixed<27, 14>' into 'hls::sqrt<27, 14>' (E:/xilinx/Vivado/2019.1/common/technology/autopilot\hls_math.h:1272) automatically.
INFO: [XFORM 203-602] Inlining function 'hls::log<27, 14>' into 'mabonsoc' (mabonSOC/mabonsoc.cpp:22) automatically.
INFO: [XFORM 203-602] Inlining function 'hls::sqrt<27, 14>' into 'mabonsoc' (mabonSOC/mabonsoc.cpp:28) automatically.
WARNING: [SYNCHK 200-23] E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_sqrt_apfixed.h:272: variable-indexed range selection may cause suboptimal QoR.
INFO: [SYNCHK 200-10] 0 error(s), 1 warning(s).
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:04 ; elapsed = 00:00:56 . Memory (MB): peak = 314.566 ; gain = 223.188
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'sqrt_fixed<28, 15>' (E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_sqrt_apfixed.h:44:36).
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'mabonsoc' (mabonSOC/mabonsoc.cpp:2).
WARNING: [XFORM 203-505] Ignored pipeline directive for loop 'L1' (mabonSOC/mabonsoc.cpp:25) because its parent loop or function is pipelined.
WARNING: [XFORM 203-505] Ignored pipeline directive for loop 'L2' (mabonSOC/mabonsoc.cpp:33) because its parent loop or function is pipelined.
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'log_apfixed_reduce::log<28, 15>' (E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_log_apfixed.h:500:9).
INFO: [HLS 200-489] Unrolling loop 'Loop-1' (E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_sqrt_apfixed.h:267) in function 'sqrt_fixed<28, 15>' completely with a factor of 8.
INFO: [HLS 200-489] Unrolling loop 'Loop-2' (E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_sqrt_apfixed.h:295) in function 'sqrt_fixed<28, 15>' completely with a factor of 14.
INFO: [HLS 200-489] Unrolling loop 'L1' (mabonSOC/mabonsoc.cpp:25) in function 'mabonsoc' completely with a factor of 16.
INFO: [HLS 200-489] Unrolling loop 'L2' (mabonSOC/mabonsoc.cpp:33) in function 'mabonsoc' completely with a factor of 15.
INFO: [HLS 200-489] Unrolling loop 'Loop-1' (E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_log_apfixed.h:729) in function 'log_apfixed_reduce::log<28, 15>' completely with a factor of 28.
INFO: [XFORM 203-101] Partitioning array 'UCB.V' (mabonSOC/mabonsoc.cpp:9) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'T.V'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'X.V'  in dimension 1 completely.
INFO: [XFORM 203-602] Inlining function 'log_apfixed_reduce::range_reduce<ap_fixed<29, 7, (ap_q_mode)5, (ap_o_mode)3, 0>, 4, 4, 24, 15>' into 'log_apfixed_reduce::log_traits<2>::range_reduction<24>' (E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_log_apfixed.h:252) automatically.
INFO: [XFORM 203-602] Inlining function 'log_apfixed_reduce::log_traits<2>::range_reduction<24>' into 'log_apfixed_reduce::log<28, 15>' (E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_log_apfixed.h:771) automatically.
INFO: [XFORM 203-602] Inlining function 'log_apfixed_reduce::log<27, 14>' into 'hls::log<27, 14>' (E:/xilinx/Vivado/2019.1/common/technology/autopilot\hls_math.h:1200) automatically.
INFO: [XFORM 203-602] Inlining function 'sqrt_fixed<27, 14>' into 'hls::sqrt<27, 14>' (E:/xilinx/Vivado/2019.1/common/technology/autopilot\hls_math.h:1272) automatically.
INFO: [XFORM 203-602] Inlining function 'hls::log<27, 14>' into 'mabonsoc' (mabonSOC/mabonsoc.cpp:22) automatically.
INFO: [XFORM 203-602] Inlining function 'hls::sqrt<27, 14>' into 'mabonsoc' (mabonSOC/mabonsoc.cpp:28) automatically.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock to (E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_sqrt_apfixed.h:372:1) in function 'sqrt_fixed<28, 15>'... converting 111 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_log_apfixed.h:727:44) to (E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_log_apfixed.h:747:17) in function 'log_apfixed_reduce::log<28, 15>'... converting 29 basic blocks.
INFO: [XFORM 203-11] Balancing expressions in function 'log_apfixed_reduce::log<28, 15>' (E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_log_apfixed.h:178:90)...3 expression(s) balanced.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:06 ; elapsed = 00:00:59 . Memory (MB): peak = 410.168 ; gain = 318.789
WARNING: [XFORM 203-631] Renaming function 'log_apfixed_reduce::log<28, 15>' to 'log<28, 15>' (E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_log_apfixed.h:178:90)
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:08 ; elapsed = 00:01:01 . Memory (MB): peak = 438.234 ; gain = 346.855
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'mabonsoc' ...
WARNING: [SYN 201-103] Legalizing function name 'log<28, 15>' to 'log_28_15_s'.
WARNING: [SYN 201-103] Legalizing function name 'sqrt_fixed<28, 15>' to 'sqrt_fixed_28_15_s'.
WARNING: [SYN 201-107] Renaming port name 'mabonsoc/Out' to 'mabonsoc/Out_r' to avoid the conflict with HDL keywords or other object names.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'log_28_15_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'log<28, 15>'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 7.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 61.141 seconds; current allocated memory: 374.960 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.347 seconds; current allocated memory: 376.155 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'sqrt_fixed_28_15_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'sqrt_fixed<28, 15>'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 11.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.764 seconds; current allocated memory: 377.276 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.439 seconds; current allocated memory: 378.794 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'mabonsoc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'mabonsoc'.
INFO: [SCHED 204-61] Pipelining result : Target II = 60, Final II = 60, Depth = 60.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 1.701 seconds; current allocated memory: 381.154 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 1.389 seconds; current allocated memory: 386.866 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'log_28_15_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'log_28_15_s_log_apfixed_reduce_3' to 'log_28_15_s_log_abkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'log_28_15_s_log_apfixed_reduce_2' to 'log_28_15_s_log_acud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'log_28_15_s_log_apfixed_reduce_s' to 'log_28_15_s_log_adEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'mabonsoc_mac_mulsub_24ns_4ns_29ns_29_1_1' to 'mabonsoc_mac_mulseOg' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'mabonsoc_mac_mulseOg': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'log_28_15_s'.
INFO: [HLS 200-111]  Elapsed time: 1.909 seconds; current allocated memory: 390.168 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'sqrt_fixed_28_15_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'sqrt_fixed_28_15_s'.
INFO: [HLS 200-111]  Elapsed time: 1.152 seconds; current allocated memory: 393.442 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'mabonsoc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'mabonsoc/Out_r' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mabonsoc/reward' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'mabonsoc' to 's_axilite & ap_ctrl_hs'.
WARNING: [RTGEN 206-101] Register 'Index_V' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'X_V_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'X_V_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'X_V_2' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'X_V_3' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'X_V_4' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'X_V_5' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'X_V_6' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'X_V_7' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'X_V_8' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'X_V_9' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'X_V_10' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'X_V_11' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'X_V_12' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'X_V_13' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'X_V_14' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'X_V_15' is power-on initialization.
WARNING: [RTGEN 206-101] Register 't_V' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'T_V_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'T_V_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'T_V_2' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'T_V_3' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'T_V_4' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'T_V_5' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'T_V_6' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'T_V_7' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'T_V_8' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'T_V_9' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'T_V_10' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'T_V_11' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'T_V_12' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'T_V_13' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'T_V_14' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'T_V_15' is power-on initialization.
INFO: [RTGEN 206-100] Bundling port 'return', 'Out_r' and 'reward' to AXI-Lite port BUS_A.
INFO: [SYN 201-210] Renamed object name 'mabonsoc_mux_164_14_1_1' to 'mabonsoc_mux_164_fYi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'mabonsoc_sdiv_32ns_15ns_32_36_1' to 'mabonsoc_sdiv_32ng8j' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'mabonsoc_udiv_18ns_14ns_18_22_1' to 'mabonsoc_udiv_18nhbi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'mabonsoc_mux_164_15_1_1' to 'mabonsoc_mux_164_ibs' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'mabonsoc_mux_164_fYi': 34 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mabonsoc_mux_164_ibs': 14 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mabonsoc_sdiv_32ng8j': 16 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mabonsoc_udiv_18nhbi': 16 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'mabonsoc'.
INFO: [HLS 200-111]  Elapsed time: 2.778 seconds; current allocated memory: 401.703 MB.
INFO: [RTMG 210-279] Implementing memory 'log_28_15_s_log_abkb_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'log_28_15_s_log_acud_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'log_28_15_s_log_adEe_rom' using distributed ROMs.
INFO: [RTMG 210-282] Generating pipelined core: 'mabonsoc_sdiv_32ng8j_div'
INFO: [RTMG 210-282] Generating pipelined core: 'mabonsoc_udiv_18nhbi_div'
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:20 ; elapsed = 00:01:16 . Memory (MB): peak = 503.777 ; gain = 412.398
INFO: [VHDL 208-304] Generating VHDL RTL for mabonsoc.
INFO: [VLOG 209-307] Generating Verilog RTL for mabonsoc.
INFO: [HLS 200-112] Total elapsed time: 76.179 seconds; peak allocated memory: 401.703 MB.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg484-1'
WARNING: [IMPL 213-205] Ignored option '-use_netlist' which is only valid for 'pcore'.
INFO: [IMPL 213-8] Exporting RTL as a Vivado IP.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg484-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'mabonSOC/mabonsoc.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:01 ; elapsed = 00:01:03 . Memory (MB): peak = 178.410 ; gain = 87.023
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:01 ; elapsed = 00:01:03 . Memory (MB): peak = 178.410 ; gain = 87.023
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:03 ; elapsed = 00:01:06 . Memory (MB): peak = 255.922 ; gain = 164.535
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'log_apfixed_reduce::range_reduce<ap_fixed<29, 7, (ap_q_mode)5, (ap_o_mode)3, 0>, 4, 4, 24, 15>' into 'log_apfixed_reduce::log_traits<2>::range_reduction<24>' (E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_log_apfixed.h:252) automatically.
INFO: [XFORM 203-602] Inlining function 'log_apfixed_reduce::log_traits<2>::range_reduction<24>' into 'log_apfixed_reduce::log<28, 15>' (E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_log_apfixed.h:771) automatically.
INFO: [XFORM 203-602] Inlining function 'log_apfixed_reduce::log<27, 14>' into 'hls::log<27, 14>' (E:/xilinx/Vivado/2019.1/common/technology/autopilot\hls_math.h:1200) automatically.
INFO: [XFORM 203-602] Inlining function 'sqrt_fixed<27, 14>' into 'hls::sqrt<27, 14>' (E:/xilinx/Vivado/2019.1/common/technology/autopilot\hls_math.h:1272) automatically.
INFO: [XFORM 203-602] Inlining function 'hls::log<27, 14>' into 'mabonsoc' (mabonSOC/mabonsoc.cpp:22) automatically.
INFO: [XFORM 203-602] Inlining function 'hls::sqrt<27, 14>' into 'mabonsoc' (mabonSOC/mabonsoc.cpp:28) automatically.
WARNING: [SYNCHK 200-23] E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_sqrt_apfixed.h:272: variable-indexed range selection may cause suboptimal QoR.
INFO: [SYNCHK 200-10] 0 error(s), 1 warning(s).
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:04 ; elapsed = 00:01:07 . Memory (MB): peak = 313.359 ; gain = 221.973
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'sqrt_fixed<28, 15>' (E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_sqrt_apfixed.h:44:36).
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'mabonsoc' (mabonSOC/mabonsoc.cpp:2).
WARNING: [XFORM 203-505] Ignored pipeline directive for loop 'L1' (mabonSOC/mabonsoc.cpp:25) because its parent loop or function is pipelined.
WARNING: [XFORM 203-505] Ignored pipeline directive for loop 'L2' (mabonSOC/mabonsoc.cpp:33) because its parent loop or function is pipelined.
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'log_apfixed_reduce::log<28, 15>' (E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_log_apfixed.h:500:9).
INFO: [HLS 200-489] Unrolling loop 'Loop-1' (E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_sqrt_apfixed.h:267) in function 'sqrt_fixed<28, 15>' completely with a factor of 8.
INFO: [HLS 200-489] Unrolling loop 'Loop-2' (E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_sqrt_apfixed.h:295) in function 'sqrt_fixed<28, 15>' completely with a factor of 14.
INFO: [HLS 200-489] Unrolling loop 'L1' (mabonSOC/mabonsoc.cpp:25) in function 'mabonsoc' completely with a factor of 16.
INFO: [HLS 200-489] Unrolling loop 'L2' (mabonSOC/mabonsoc.cpp:33) in function 'mabonsoc' completely with a factor of 15.
INFO: [HLS 200-489] Unrolling loop 'Loop-1' (E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_log_apfixed.h:729) in function 'log_apfixed_reduce::log<28, 15>' completely with a factor of 28.
INFO: [XFORM 203-101] Partitioning array 'UCB.V' (mabonSOC/mabonsoc.cpp:9) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'T.V'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'X.V'  in dimension 1 completely.
INFO: [XFORM 203-602] Inlining function 'log_apfixed_reduce::range_reduce<ap_fixed<29, 7, (ap_q_mode)5, (ap_o_mode)3, 0>, 4, 4, 24, 15>' into 'log_apfixed_reduce::log_traits<2>::range_reduction<24>' (E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_log_apfixed.h:252) automatically.
INFO: [XFORM 203-602] Inlining function 'log_apfixed_reduce::log_traits<2>::range_reduction<24>' into 'log_apfixed_reduce::log<28, 15>' (E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_log_apfixed.h:771) automatically.
INFO: [XFORM 203-602] Inlining function 'log_apfixed_reduce::log<27, 14>' into 'hls::log<27, 14>' (E:/xilinx/Vivado/2019.1/common/technology/autopilot\hls_math.h:1200) automatically.
INFO: [XFORM 203-602] Inlining function 'sqrt_fixed<27, 14>' into 'hls::sqrt<27, 14>' (E:/xilinx/Vivado/2019.1/common/technology/autopilot\hls_math.h:1272) automatically.
INFO: [XFORM 203-602] Inlining function 'hls::log<27, 14>' into 'mabonsoc' (mabonSOC/mabonsoc.cpp:22) automatically.
INFO: [XFORM 203-602] Inlining function 'hls::sqrt<27, 14>' into 'mabonsoc' (mabonSOC/mabonsoc.cpp:28) automatically.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock to (E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_sqrt_apfixed.h:372:1) in function 'sqrt_fixed<28, 15>'... converting 111 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_log_apfixed.h:727:44) to (E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_log_apfixed.h:747:17) in function 'log_apfixed_reduce::log<28, 15>'... converting 29 basic blocks.
INFO: [XFORM 203-11] Balancing expressions in function 'log_apfixed_reduce::log<28, 15>' (E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_log_apfixed.h:178:90)...3 expression(s) balanced.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:06 ; elapsed = 00:01:10 . Memory (MB): peak = 409.109 ; gain = 317.723
WARNING: [XFORM 203-631] Renaming function 'log_apfixed_reduce::log<28, 15>' to 'log<28, 15>' (E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_log_apfixed.h:178:90)
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:08 ; elapsed = 00:01:12 . Memory (MB): peak = 437.195 ; gain = 345.809
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'mabonsoc' ...
WARNING: [SYN 201-103] Legalizing function name 'log<28, 15>' to 'log_28_15_s'.
WARNING: [SYN 201-103] Legalizing function name 'sqrt_fixed<28, 15>' to 'sqrt_fixed_28_15_s'.
WARNING: [SYN 201-107] Renaming port name 'mabonsoc/Out' to 'mabonsoc/Out_r' to avoid the conflict with HDL keywords or other object names.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'log_28_15_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'log<28, 15>'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 7.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 72.446 seconds; current allocated memory: 374.976 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.324 seconds; current allocated memory: 376.155 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'sqrt_fixed_28_15_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'sqrt_fixed<28, 15>'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 11.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.718 seconds; current allocated memory: 377.276 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.417 seconds; current allocated memory: 378.794 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'mabonsoc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'mabonsoc'.
INFO: [SCHED 204-61] Pipelining result : Target II = 58, Final II = 58, Depth = 58.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 1.651 seconds; current allocated memory: 381.137 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 1.402 seconds; current allocated memory: 386.983 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'log_28_15_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'log_28_15_s_log_apfixed_reduce_3' to 'log_28_15_s_log_abkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'log_28_15_s_log_apfixed_reduce_2' to 'log_28_15_s_log_acud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'log_28_15_s_log_apfixed_reduce_s' to 'log_28_15_s_log_adEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'mabonsoc_mac_mulsub_24ns_4ns_29ns_29_1_1' to 'mabonsoc_mac_mulseOg' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'mabonsoc_mac_mulseOg': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'log_28_15_s'.
INFO: [HLS 200-111]  Elapsed time: 2.052 seconds; current allocated memory: 390.525 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'sqrt_fixed_28_15_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'sqrt_fixed_28_15_s'.
INFO: [HLS 200-111]  Elapsed time: 1.12 seconds; current allocated memory: 393.800 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'mabonsoc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'mabonsoc/Out_r' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mabonsoc/reward' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'mabonsoc' to 's_axilite & ap_ctrl_hs'.
WARNING: [RTGEN 206-101] Register 'Index_V' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'X_V_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'X_V_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'X_V_2' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'X_V_3' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'X_V_4' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'X_V_5' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'X_V_6' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'X_V_7' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'X_V_8' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'X_V_9' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'X_V_10' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'X_V_11' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'X_V_12' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'X_V_13' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'X_V_14' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'X_V_15' is power-on initialization.
WARNING: [RTGEN 206-101] Register 't_V' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'T_V_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'T_V_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'T_V_2' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'T_V_3' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'T_V_4' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'T_V_5' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'T_V_6' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'T_V_7' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'T_V_8' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'T_V_9' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'T_V_10' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'T_V_11' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'T_V_12' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'T_V_13' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'T_V_14' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'T_V_15' is power-on initialization.
INFO: [RTGEN 206-100] Bundling port 'return', 'Out_r' and 'reward' to AXI-Lite port BUS_A.
INFO: [SYN 201-210] Renamed object name 'mabonsoc_mux_164_14_1_1' to 'mabonsoc_mux_164_fYi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'mabonsoc_sdiv_32ns_15ns_32_36_1' to 'mabonsoc_sdiv_32ng8j' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'mabonsoc_udiv_18ns_14ns_18_22_1' to 'mabonsoc_udiv_18nhbi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'mabonsoc_mux_164_15_1_1' to 'mabonsoc_mux_164_ibs' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'mabonsoc_mux_164_fYi': 34 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mabonsoc_mux_164_ibs': 14 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mabonsoc_sdiv_32ng8j': 16 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mabonsoc_udiv_18nhbi': 16 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'mabonsoc'.
INFO: [HLS 200-111]  Elapsed time: 2.533 seconds; current allocated memory: 402.050 MB.
INFO: [RTMG 210-279] Implementing memory 'log_28_15_s_log_abkb_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'log_28_15_s_log_acud_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'log_28_15_s_log_adEe_rom' using distributed ROMs.
INFO: [RTMG 210-282] Generating pipelined core: 'mabonsoc_sdiv_32ng8j_div'
INFO: [RTMG 210-282] Generating pipelined core: 'mabonsoc_udiv_18nhbi_div'
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:20 ; elapsed = 00:01:28 . Memory (MB): peak = 503.535 ; gain = 412.148
INFO: [VHDL 208-304] Generating VHDL RTL for mabonsoc.
INFO: [VLOG 209-307] Generating Verilog RTL for mabonsoc.
INFO: [HLS 200-112] Total elapsed time: 87.633 seconds; peak allocated memory: 402.050 MB.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg484-1'
WARNING: [IMPL 213-205] Ignored option '-use_netlist' which is only valid for 'pcore'.
INFO: [IMPL 213-8] Exporting RTL as a Vivado IP.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg484-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'mabonSOC/mabonsoc.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:01 ; elapsed = 00:00:51 . Memory (MB): peak = 178.777 ; gain = 87.234
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:01 ; elapsed = 00:00:51 . Memory (MB): peak = 178.777 ; gain = 87.234
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:03 ; elapsed = 00:00:54 . Memory (MB): peak = 257.695 ; gain = 166.152
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'log_apfixed_reduce::range_reduce<ap_fixed<29, 7, (ap_q_mode)5, (ap_o_mode)3, 0>, 4, 4, 24, 15>' into 'log_apfixed_reduce::log_traits<2>::range_reduction<24>' (E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_log_apfixed.h:252) automatically.
INFO: [XFORM 203-602] Inlining function 'log_apfixed_reduce::log_traits<2>::range_reduction<24>' into 'log_apfixed_reduce::log<28, 15>' (E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_log_apfixed.h:771) automatically.
INFO: [XFORM 203-602] Inlining function 'log_apfixed_reduce::log<27, 14>' into 'hls::log<27, 14>' (E:/xilinx/Vivado/2019.1/common/technology/autopilot\hls_math.h:1200) automatically.
INFO: [XFORM 203-602] Inlining function 'sqrt_fixed<27, 14>' into 'hls::sqrt<27, 14>' (E:/xilinx/Vivado/2019.1/common/technology/autopilot\hls_math.h:1272) automatically.
INFO: [XFORM 203-602] Inlining function 'hls::log<27, 14>' into 'mabonsoc' (mabonSOC/mabonsoc.cpp:22) automatically.
INFO: [XFORM 203-602] Inlining function 'hls::sqrt<27, 14>' into 'mabonsoc' (mabonSOC/mabonsoc.cpp:28) automatically.
WARNING: [SYNCHK 200-23] E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_sqrt_apfixed.h:272: variable-indexed range selection may cause suboptimal QoR.
INFO: [SYNCHK 200-10] 0 error(s), 1 warning(s).
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:04 ; elapsed = 00:00:55 . Memory (MB): peak = 313.875 ; gain = 222.332
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'sqrt_fixed<28, 15>' (E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_sqrt_apfixed.h:44:36).
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'mabonsoc' (mabonSOC/mabonsoc.cpp:2).
WARNING: [XFORM 203-505] Ignored pipeline directive for loop 'L1' (mabonSOC/mabonsoc.cpp:25) because its parent loop or function is pipelined.
WARNING: [XFORM 203-505] Ignored pipeline directive for loop 'L2' (mabonSOC/mabonsoc.cpp:33) because its parent loop or function is pipelined.
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'log_apfixed_reduce::log<28, 15>' (E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_log_apfixed.h:500:9).
INFO: [HLS 200-489] Unrolling loop 'Loop-1' (E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_sqrt_apfixed.h:267) in function 'sqrt_fixed<28, 15>' completely with a factor of 8.
INFO: [HLS 200-489] Unrolling loop 'Loop-2' (E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_sqrt_apfixed.h:295) in function 'sqrt_fixed<28, 15>' completely with a factor of 14.
INFO: [HLS 200-489] Unrolling loop 'L1' (mabonSOC/mabonsoc.cpp:25) in function 'mabonsoc' completely with a factor of 16.
INFO: [HLS 200-489] Unrolling loop 'L2' (mabonSOC/mabonsoc.cpp:33) in function 'mabonsoc' completely with a factor of 15.
INFO: [HLS 200-489] Unrolling loop 'Loop-1' (E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_log_apfixed.h:729) in function 'log_apfixed_reduce::log<28, 15>' completely with a factor of 28.
INFO: [XFORM 203-101] Partitioning array 'UCB.V' (mabonSOC/mabonsoc.cpp:9) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'T.V'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'X.V'  in dimension 1 completely.
INFO: [XFORM 203-602] Inlining function 'log_apfixed_reduce::range_reduce<ap_fixed<29, 7, (ap_q_mode)5, (ap_o_mode)3, 0>, 4, 4, 24, 15>' into 'log_apfixed_reduce::log_traits<2>::range_reduction<24>' (E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_log_apfixed.h:252) automatically.
INFO: [XFORM 203-602] Inlining function 'log_apfixed_reduce::log_traits<2>::range_reduction<24>' into 'log_apfixed_reduce::log<28, 15>' (E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_log_apfixed.h:771) automatically.
INFO: [XFORM 203-602] Inlining function 'log_apfixed_reduce::log<27, 14>' into 'hls::log<27, 14>' (E:/xilinx/Vivado/2019.1/common/technology/autopilot\hls_math.h:1200) automatically.
INFO: [XFORM 203-602] Inlining function 'sqrt_fixed<27, 14>' into 'hls::sqrt<27, 14>' (E:/xilinx/Vivado/2019.1/common/technology/autopilot\hls_math.h:1272) automatically.
INFO: [XFORM 203-602] Inlining function 'hls::log<27, 14>' into 'mabonsoc' (mabonSOC/mabonsoc.cpp:22) automatically.
INFO: [XFORM 203-602] Inlining function 'hls::sqrt<27, 14>' into 'mabonsoc' (mabonSOC/mabonsoc.cpp:28) automatically.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock to (E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_sqrt_apfixed.h:372:1) in function 'sqrt_fixed<28, 15>'... converting 111 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_log_apfixed.h:727:44) to (E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_log_apfixed.h:747:17) in function 'log_apfixed_reduce::log<28, 15>'... converting 29 basic blocks.
INFO: [XFORM 203-11] Balancing expressions in function 'log_apfixed_reduce::log<28, 15>' (E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_log_apfixed.h:178:90)...3 expression(s) balanced.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:06 ; elapsed = 00:00:58 . Memory (MB): peak = 409.070 ; gain = 317.527
WARNING: [XFORM 203-631] Renaming function 'log_apfixed_reduce::log<28, 15>' to 'log<28, 15>' (E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_log_apfixed.h:178:90)
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:08 ; elapsed = 00:01:00 . Memory (MB): peak = 438.375 ; gain = 346.832
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'mabonsoc' ...
WARNING: [SYN 201-103] Legalizing function name 'log<28, 15>' to 'log_28_15_s'.
WARNING: [SYN 201-103] Legalizing function name 'sqrt_fixed<28, 15>' to 'sqrt_fixed_28_15_s'.
WARNING: [SYN 201-107] Renaming port name 'mabonsoc/Out' to 'mabonsoc/Out_r' to avoid the conflict with HDL keywords or other object names.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'log_28_15_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'log<28, 15>'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 7.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 60.262 seconds; current allocated memory: 374.960 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.335 seconds; current allocated memory: 376.155 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'sqrt_fixed_28_15_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'sqrt_fixed<28, 15>'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 11.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.737 seconds; current allocated memory: 377.276 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.415 seconds; current allocated memory: 378.794 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'mabonsoc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'mabonsoc'.
INFO: [SCHED 204-61] Pipelining result : Target II = 57, Final II = 56, Depth = 56.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 1.692 seconds; current allocated memory: 381.150 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 1.58 seconds; current allocated memory: 387.050 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'log_28_15_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'log_28_15_s_log_apfixed_reduce_3' to 'log_28_15_s_log_abkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'log_28_15_s_log_apfixed_reduce_2' to 'log_28_15_s_log_acud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'log_28_15_s_log_apfixed_reduce_s' to 'log_28_15_s_log_adEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'mabonsoc_mac_mulsub_24ns_4ns_29ns_29_1_1' to 'mabonsoc_mac_mulseOg' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'mabonsoc_mac_mulseOg': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'log_28_15_s'.
INFO: [HLS 200-111]  Elapsed time: 2.32 seconds; current allocated memory: 390.884 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'sqrt_fixed_28_15_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'sqrt_fixed_28_15_s'.
INFO: [HLS 200-111]  Elapsed time: 1.129 seconds; current allocated memory: 394.144 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'mabonsoc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'mabonsoc/Out_r' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mabonsoc/reward' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'mabonsoc' to 's_axilite & ap_ctrl_hs'.
WARNING: [RTGEN 206-101] Register 'Index_V' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'X_V_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'X_V_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'X_V_2' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'X_V_3' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'X_V_4' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'X_V_5' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'X_V_6' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'X_V_7' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'X_V_8' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'X_V_9' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'X_V_10' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'X_V_11' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'X_V_12' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'X_V_13' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'X_V_14' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'X_V_15' is power-on initialization.
WARNING: [RTGEN 206-101] Register 't_V' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'T_V_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'T_V_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'T_V_2' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'T_V_3' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'T_V_4' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'T_V_5' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'T_V_6' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'T_V_7' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'T_V_8' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'T_V_9' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'T_V_10' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'T_V_11' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'T_V_12' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'T_V_13' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'T_V_14' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'T_V_15' is power-on initialization.
INFO: [RTGEN 206-100] Bundling port 'return', 'Out_r' and 'reward' to AXI-Lite port BUS_A.
INFO: [SYN 201-210] Renamed object name 'mabonsoc_mux_164_14_1_1' to 'mabonsoc_mux_164_fYi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'mabonsoc_sdiv_32ns_15ns_32_36_1' to 'mabonsoc_sdiv_32ng8j' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'mabonsoc_udiv_18ns_14ns_18_22_1' to 'mabonsoc_udiv_18nhbi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'mabonsoc_mux_164_15_1_1' to 'mabonsoc_mux_164_ibs' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'mabonsoc_mux_164_fYi': 34 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mabonsoc_mux_164_ibs': 14 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mabonsoc_sdiv_32ng8j': 16 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mabonsoc_udiv_18nhbi': 16 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'mabonsoc'.
INFO: [HLS 200-111]  Elapsed time: 2.779 seconds; current allocated memory: 402.389 MB.
INFO: [RTMG 210-279] Implementing memory 'log_28_15_s_log_abkb_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'log_28_15_s_log_acud_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'log_28_15_s_log_adEe_rom' using distributed ROMs.
INFO: [RTMG 210-282] Generating pipelined core: 'mabonsoc_sdiv_32ng8j_div'
INFO: [RTMG 210-282] Generating pipelined core: 'mabonsoc_udiv_18nhbi_div'
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:20 ; elapsed = 00:01:16 . Memory (MB): peak = 504.371 ; gain = 412.828
INFO: [VHDL 208-304] Generating VHDL RTL for mabonsoc.
INFO: [VLOG 209-307] Generating Verilog RTL for mabonsoc.
INFO: [HLS 200-112] Total elapsed time: 76.353 seconds; peak allocated memory: 402.389 MB.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg484-1'
WARNING: [IMPL 213-205] Ignored option '-use_netlist' which is only valid for 'pcore'.
INFO: [IMPL 213-8] Exporting RTL as a Vivado IP.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg484-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'mabonSOC/mabonsoc.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:01 ; elapsed = 00:01:01 . Memory (MB): peak = 178.563 ; gain = 111.902
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:01 ; elapsed = 00:01:01 . Memory (MB): peak = 178.563 ; gain = 111.902
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:03 ; elapsed = 00:01:04 . Memory (MB): peak = 257.973 ; gain = 191.313
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'log_apfixed_reduce::range_reduce<ap_fixed<29, 7, (ap_q_mode)5, (ap_o_mode)3, 0>, 4, 4, 24, 15>' into 'log_apfixed_reduce::log_traits<2>::range_reduction<24>' (E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_log_apfixed.h:252) automatically.
INFO: [XFORM 203-602] Inlining function 'log_apfixed_reduce::log_traits<2>::range_reduction<24>' into 'log_apfixed_reduce::log<28, 15>' (E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_log_apfixed.h:771) automatically.
INFO: [XFORM 203-602] Inlining function 'log_apfixed_reduce::log<27, 14>' into 'hls::log<27, 14>' (E:/xilinx/Vivado/2019.1/common/technology/autopilot\hls_math.h:1200) automatically.
INFO: [XFORM 203-602] Inlining function 'sqrt_fixed<27, 14>' into 'hls::sqrt<27, 14>' (E:/xilinx/Vivado/2019.1/common/technology/autopilot\hls_math.h:1272) automatically.
INFO: [XFORM 203-602] Inlining function 'hls::log<27, 14>' into 'mabonsoc' (mabonSOC/mabonsoc.cpp:22) automatically.
INFO: [XFORM 203-602] Inlining function 'hls::sqrt<27, 14>' into 'mabonsoc' (mabonSOC/mabonsoc.cpp:28) automatically.
WARNING: [SYNCHK 200-23] E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_sqrt_apfixed.h:272: variable-indexed range selection may cause suboptimal QoR.
INFO: [SYNCHK 200-10] 0 error(s), 1 warning(s).
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:04 ; elapsed = 00:01:05 . Memory (MB): peak = 313.535 ; gain = 246.875
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'sqrt_fixed<28, 15>' (E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_sqrt_apfixed.h:44:36).
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'mabonsoc' (mabonSOC/mabonsoc.cpp:2).
WARNING: [XFORM 203-505] Ignored pipeline directive for loop 'L1' (mabonSOC/mabonsoc.cpp:25) because its parent loop or function is pipelined.
WARNING: [XFORM 203-505] Ignored pipeline directive for loop 'L2' (mabonSOC/mabonsoc.cpp:33) because its parent loop or function is pipelined.
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'log_apfixed_reduce::log<28, 15>' (E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_log_apfixed.h:500:9).
INFO: [HLS 200-489] Unrolling loop 'Loop-1' (E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_sqrt_apfixed.h:267) in function 'sqrt_fixed<28, 15>' completely with a factor of 8.
INFO: [HLS 200-489] Unrolling loop 'Loop-2' (E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_sqrt_apfixed.h:295) in function 'sqrt_fixed<28, 15>' completely with a factor of 14.
INFO: [HLS 200-489] Unrolling loop 'L1' (mabonSOC/mabonsoc.cpp:25) in function 'mabonsoc' completely with a factor of 8.
INFO: [HLS 200-489] Unrolling loop 'L2' (mabonSOC/mabonsoc.cpp:33) in function 'mabonsoc' completely with a factor of 7.
INFO: [HLS 200-489] Unrolling loop 'Loop-1' (E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_log_apfixed.h:729) in function 'log_apfixed_reduce::log<28, 15>' completely with a factor of 28.
INFO: [XFORM 203-101] Partitioning array 'UCB.V' (mabonSOC/mabonsoc.cpp:9) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'T.V'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'X.V'  in dimension 1 completely.
INFO: [XFORM 203-602] Inlining function 'log_apfixed_reduce::range_reduce<ap_fixed<29, 7, (ap_q_mode)5, (ap_o_mode)3, 0>, 4, 4, 24, 15>' into 'log_apfixed_reduce::log_traits<2>::range_reduction<24>' (E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_log_apfixed.h:252) automatically.
INFO: [XFORM 203-602] Inlining function 'log_apfixed_reduce::log_traits<2>::range_reduction<24>' into 'log_apfixed_reduce::log<28, 15>' (E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_log_apfixed.h:771) automatically.
INFO: [XFORM 203-602] Inlining function 'log_apfixed_reduce::log<27, 14>' into 'hls::log<27, 14>' (E:/xilinx/Vivado/2019.1/common/technology/autopilot\hls_math.h:1200) automatically.
INFO: [XFORM 203-602] Inlining function 'sqrt_fixed<27, 14>' into 'hls::sqrt<27, 14>' (E:/xilinx/Vivado/2019.1/common/technology/autopilot\hls_math.h:1272) automatically.
INFO: [XFORM 203-602] Inlining function 'hls::log<27, 14>' into 'mabonsoc' (mabonSOC/mabonsoc.cpp:22) automatically.
INFO: [XFORM 203-602] Inlining function 'hls::sqrt<27, 14>' into 'mabonsoc' (mabonSOC/mabonsoc.cpp:28) automatically.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock to (E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_sqrt_apfixed.h:372:1) in function 'sqrt_fixed<28, 15>'... converting 111 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock to (mabonSOC/mabonsoc.cpp:15:5) in function 'mabonsoc'... converting 10 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (mabonSOC/mabonsoc.cpp:16:5) to (mabonSOC/mabonsoc.cpp:20:2) in function 'mabonsoc'... converting 19 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (mabonSOC/mabonsoc.cpp:22:14) in function 'mabonsoc'... converting 10 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_log_apfixed.h:727:44) to (E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_log_apfixed.h:747:17) in function 'log_apfixed_reduce::log<28, 15>'... converting 29 basic blocks.
INFO: [XFORM 203-11] Balancing expressions in function 'mabonsoc' (mabonSOC/mabonsoc.cpp:2)...6 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'log_apfixed_reduce::log<28, 15>' (E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_log_apfixed.h:178:90)...3 expression(s) balanced.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:06 ; elapsed = 00:01:07 . Memory (MB): peak = 409.477 ; gain = 342.816
WARNING: [XFORM 203-631] Renaming function 'log_apfixed_reduce::log<28, 15>' to 'log<28, 15>' (E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_log_apfixed.h:178:90)
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:07 ; elapsed = 00:01:09 . Memory (MB): peak = 435.004 ; gain = 368.344
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'mabonsoc' ...
WARNING: [SYN 201-103] Legalizing function name 'log<28, 15>' to 'log_28_15_s'.
WARNING: [SYN 201-103] Legalizing function name 'sqrt_fixed<28, 15>' to 'sqrt_fixed_28_15_s'.
WARNING: [SYN 201-107] Renaming port name 'mabonsoc/Out' to 'mabonsoc/Out_r' to avoid the conflict with HDL keywords or other object names.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'log_28_15_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'log<28, 15>'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 7.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 68.922 seconds; current allocated memory: 371.935 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.326 seconds; current allocated memory: 373.130 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'sqrt_fixed_28_15_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'sqrt_fixed<28, 15>'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 11.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.73 seconds; current allocated memory: 374.251 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.419 seconds; current allocated memory: 375.769 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'mabonsoc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'mabonsoc'.
INFO: [SCHED 204-61] Pipelining result : Target II = 57, Final II = 56, Depth = 56.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.793 seconds; current allocated memory: 377.383 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.887 seconds; current allocated memory: 379.914 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'log_28_15_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'log_28_15_s_log_apfixed_reduce_3' to 'log_28_15_s_log_abkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'log_28_15_s_log_apfixed_reduce_2' to 'log_28_15_s_log_acud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'log_28_15_s_log_apfixed_reduce_s' to 'log_28_15_s_log_adEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'mabonsoc_mac_mulsub_24ns_4ns_29ns_29_1_1' to 'mabonsoc_mac_mulseOg' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'mabonsoc_mac_mulseOg': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'log_28_15_s'.
INFO: [HLS 200-111]  Elapsed time: 1.19 seconds; current allocated memory: 382.833 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'sqrt_fixed_28_15_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'sqrt_fixed_28_15_s'.
INFO: [HLS 200-111]  Elapsed time: 1.117 seconds; current allocated memory: 386.072 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'mabonsoc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'mabonsoc/Out_r' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mabonsoc/reward' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'mabonsoc' to 's_axilite & ap_ctrl_hs'.
WARNING: [RTGEN 206-101] Register 'Index_V' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'X_V_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'X_V_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'X_V_2' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'X_V_3' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'X_V_4' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'X_V_5' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'X_V_6' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'X_V_7' is power-on initialization.
WARNING: [RTGEN 206-101] Register 't_V' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'T_V_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'T_V_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'T_V_2' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'T_V_3' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'T_V_4' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'T_V_5' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'T_V_6' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'T_V_7' is power-on initialization.
INFO: [RTGEN 206-100] Bundling port 'return', 'Out_r' and 'reward' to AXI-Lite port BUS_A.
INFO: [SYN 201-210] Renamed object name 'mabonsoc_mux_83_14_1_1' to 'mabonsoc_mux_83_1fYi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'mabonsoc_sdiv_32ns_15ns_32_36_1' to 'mabonsoc_sdiv_32ng8j' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'mabonsoc_udiv_18ns_14ns_18_22_1' to 'mabonsoc_udiv_18nhbi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'mabonsoc_mux_83_15_1_1' to 'mabonsoc_mux_83_1ibs' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'mabonsoc_mux_83_1fYi': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mabonsoc_mux_83_1ibs': 6 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mabonsoc_sdiv_32ng8j': 8 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mabonsoc_udiv_18nhbi': 8 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'mabonsoc'.
INFO: [HLS 200-111]  Elapsed time: 2.215 seconds; current allocated memory: 390.226 MB.
INFO: [RTMG 210-279] Implementing memory 'log_28_15_s_log_abkb_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'log_28_15_s_log_acud_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'log_28_15_s_log_adEe_rom' using distributed ROMs.
INFO: [RTMG 210-282] Generating pipelined core: 'mabonsoc_sdiv_32ng8j_div'
INFO: [RTMG 210-282] Generating pipelined core: 'mabonsoc_udiv_18nhbi_div'
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:16 ; elapsed = 00:01:20 . Memory (MB): peak = 483.117 ; gain = 416.457
INFO: [VHDL 208-304] Generating VHDL RTL for mabonsoc.
INFO: [VLOG 209-307] Generating Verilog RTL for mabonsoc.
INFO: [HLS 200-112] Total elapsed time: 80.406 seconds; peak allocated memory: 390.226 MB.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg484-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'mabonSOC/mabonsoc.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:01 ; elapsed = 00:00:54 . Memory (MB): peak = 178.395 ; gain = 87.047
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:01 ; elapsed = 00:00:54 . Memory (MB): peak = 178.395 ; gain = 87.047
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:03 ; elapsed = 00:00:57 . Memory (MB): peak = 258.922 ; gain = 167.574
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'log_apfixed_reduce::range_reduce<ap_fixed<29, 7, (ap_q_mode)5, (ap_o_mode)3, 0>, 4, 4, 24, 15>' into 'log_apfixed_reduce::log_traits<2>::range_reduction<24>' (E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_log_apfixed.h:252) automatically.
INFO: [XFORM 203-602] Inlining function 'log_apfixed_reduce::log_traits<2>::range_reduction<24>' into 'log_apfixed_reduce::log<28, 15>' (E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_log_apfixed.h:771) automatically.
INFO: [XFORM 203-602] Inlining function 'log_apfixed_reduce::log<27, 14>' into 'hls::log<27, 14>' (E:/xilinx/Vivado/2019.1/common/technology/autopilot\hls_math.h:1200) automatically.
INFO: [XFORM 203-602] Inlining function 'sqrt_fixed<27, 14>' into 'hls::sqrt<27, 14>' (E:/xilinx/Vivado/2019.1/common/technology/autopilot\hls_math.h:1272) automatically.
INFO: [XFORM 203-602] Inlining function 'hls::log<27, 14>' into 'mabonsoc' (mabonSOC/mabonsoc.cpp:22) automatically.
INFO: [XFORM 203-602] Inlining function 'hls::sqrt<27, 14>' into 'mabonsoc' (mabonSOC/mabonsoc.cpp:28) automatically.
WARNING: [SYNCHK 200-23] E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_sqrt_apfixed.h:272: variable-indexed range selection may cause suboptimal QoR.
INFO: [SYNCHK 200-10] 0 error(s), 1 warning(s).
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:04 ; elapsed = 00:00:58 . Memory (MB): peak = 314.008 ; gain = 222.660
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'sqrt_fixed<28, 15>' (E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_sqrt_apfixed.h:44:36).
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'mabonsoc' (mabonSOC/mabonsoc.cpp:2).
WARNING: [XFORM 203-505] Ignored pipeline directive for loop 'L1' (mabonSOC/mabonsoc.cpp:25) because its parent loop or function is pipelined.
WARNING: [XFORM 203-505] Ignored pipeline directive for loop 'L2' (mabonSOC/mabonsoc.cpp:33) because its parent loop or function is pipelined.
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'log_apfixed_reduce::log<28, 15>' (E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_log_apfixed.h:500:9).
INFO: [HLS 200-489] Unrolling loop 'Loop-1' (E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_sqrt_apfixed.h:267) in function 'sqrt_fixed<28, 15>' completely with a factor of 8.
INFO: [HLS 200-489] Unrolling loop 'Loop-2' (E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_sqrt_apfixed.h:295) in function 'sqrt_fixed<28, 15>' completely with a factor of 14.
INFO: [HLS 200-489] Unrolling loop 'L1' (mabonSOC/mabonsoc.cpp:25) in function 'mabonsoc' completely with a factor of 8.
INFO: [HLS 200-489] Unrolling loop 'L2' (mabonSOC/mabonsoc.cpp:33) in function 'mabonsoc' completely with a factor of 7.
INFO: [HLS 200-489] Unrolling loop 'Loop-1' (E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_log_apfixed.h:729) in function 'log_apfixed_reduce::log<28, 15>' completely with a factor of 28.
INFO: [XFORM 203-101] Partitioning array 'UCB.V' (mabonSOC/mabonsoc.cpp:9) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'T.V'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'X.V'  in dimension 1 completely.
INFO: [XFORM 203-602] Inlining function 'log_apfixed_reduce::range_reduce<ap_fixed<29, 7, (ap_q_mode)5, (ap_o_mode)3, 0>, 4, 4, 24, 15>' into 'log_apfixed_reduce::log_traits<2>::range_reduction<24>' (E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_log_apfixed.h:252) automatically.
INFO: [XFORM 203-602] Inlining function 'log_apfixed_reduce::log_traits<2>::range_reduction<24>' into 'log_apfixed_reduce::log<28, 15>' (E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_log_apfixed.h:771) automatically.
INFO: [XFORM 203-602] Inlining function 'log_apfixed_reduce::log<27, 14>' into 'hls::log<27, 14>' (E:/xilinx/Vivado/2019.1/common/technology/autopilot\hls_math.h:1200) automatically.
INFO: [XFORM 203-602] Inlining function 'sqrt_fixed<27, 14>' into 'hls::sqrt<27, 14>' (E:/xilinx/Vivado/2019.1/common/technology/autopilot\hls_math.h:1272) automatically.
INFO: [XFORM 203-602] Inlining function 'hls::log<27, 14>' into 'mabonsoc' (mabonSOC/mabonsoc.cpp:22) automatically.
INFO: [XFORM 203-602] Inlining function 'hls::sqrt<27, 14>' into 'mabonsoc' (mabonSOC/mabonsoc.cpp:28) automatically.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock to (E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_sqrt_apfixed.h:372:1) in function 'sqrt_fixed<28, 15>'... converting 111 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock to (mabonSOC/mabonsoc.cpp:15:5) in function 'mabonsoc'... converting 10 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (mabonSOC/mabonsoc.cpp:16:5) to (mabonSOC/mabonsoc.cpp:20:2) in function 'mabonsoc'... converting 19 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (mabonSOC/mabonsoc.cpp:22:14) in function 'mabonsoc'... converting 10 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_log_apfixed.h:727:44) to (E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_log_apfixed.h:747:17) in function 'log_apfixed_reduce::log<28, 15>'... converting 29 basic blocks.
INFO: [XFORM 203-11] Balancing expressions in function 'mabonsoc' (mabonSOC/mabonsoc.cpp:2)...6 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'log_apfixed_reduce::log<28, 15>' (E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_log_apfixed.h:178:90)...3 expression(s) balanced.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:06 ; elapsed = 00:01:00 . Memory (MB): peak = 406.875 ; gain = 315.527
WARNING: [XFORM 203-631] Renaming function 'log_apfixed_reduce::log<28, 15>' to 'log<28, 15>' (E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_log_apfixed.h:178:90)
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:07 ; elapsed = 00:01:02 . Memory (MB): peak = 434.980 ; gain = 343.633
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'mabonsoc' ...
WARNING: [SYN 201-103] Legalizing function name 'log<28, 15>' to 'log_28_15_s'.
WARNING: [SYN 201-103] Legalizing function name 'sqrt_fixed<28, 15>' to 'sqrt_fixed_28_15_s'.
WARNING: [SYN 201-107] Renaming port name 'mabonsoc/Out' to 'mabonsoc/Out_r' to avoid the conflict with HDL keywords or other object names.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'log_28_15_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'log<28, 15>'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 7.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 62.043 seconds; current allocated memory: 371.935 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.331 seconds; current allocated memory: 373.129 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'sqrt_fixed_28_15_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'sqrt_fixed<28, 15>'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 11.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.728 seconds; current allocated memory: 374.251 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.421 seconds; current allocated memory: 375.769 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'mabonsoc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'mabonsoc'.
WARNING: [SCHED 204-68] The II Violation in module 'mabonsoc' (Function: mabonsoc): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1)
   between 'store' operation ('Index_V_write_ln18', mabonSOC/mabonsoc.cpp:18) of variable 'Index_V_new_7', mabonSOC/mabonsoc.cpp:16 on static variable 'Index_V' and 'load' operation ('Index_V_load', mabonSOC/mabonsoc.cpp:14) on static variable 'Index_V'.
WARNING: [SCHED 204-68] The II Violation in module 'mabonsoc' (Function: mabonsoc): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1)
   between 'store' operation ('Index_V_write_ln18', mabonSOC/mabonsoc.cpp:18) of variable 'Index_V_new_7', mabonSOC/mabonsoc.cpp:16 on static variable 'Index_V' and 'load' operation ('Index_V_load', mabonSOC/mabonsoc.cpp:14) on static variable 'Index_V'.
WARNING: [SCHED 204-68] The II Violation in module 'mabonsoc' (Function: mabonsoc): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1)
   between 'store' operation ('Index_V_write_ln18', mabonSOC/mabonsoc.cpp:18) of variable 'Index_V_new_7', mabonSOC/mabonsoc.cpp:16 on static variable 'Index_V' and 'load' operation ('Index_V_load', mabonSOC/mabonsoc.cpp:14) on static variable 'Index_V'.
WARNING: [SCHED 204-68] The II Violation in module 'mabonsoc' (Function: mabonsoc): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1)
   between 'store' operation ('Index_V_write_ln18', mabonSOC/mabonsoc.cpp:18) of variable 'Index_V_new_7', mabonSOC/mabonsoc.cpp:16 on static variable 'Index_V' and 'load' operation ('Index_V_load', mabonSOC/mabonsoc.cpp:14) on static variable 'Index_V'.
WARNING: [SCHED 204-68] The II Violation in module 'mabonsoc' (Function: mabonsoc): Unable to enforce a carried dependence constraint (II = 35, distance = 1, offset = 1)
   between 'store' operation ('Index_V_write_ln18', mabonSOC/mabonsoc.cpp:18) of variable 'Index_V_new_7', mabonSOC/mabonsoc.cpp:16 on static variable 'Index_V' and 'load' operation ('Index_V_load', mabonSOC/mabonsoc.cpp:14) on static variable 'Index_V'.
WARNING: [SCHED 204-68] The II Violation in module 'mabonsoc' (Function: mabonsoc): Unable to enforce a carried dependence constraint (II = 39, distance = 1, offset = 1)
   between 'store' operation ('Index_V_write_ln18', mabonSOC/mabonsoc.cpp:18) of variable 'Index_V_new_7', mabonSOC/mabonsoc.cpp:16 on static variable 'Index_V' and 'load' operation ('Index_V_load', mabonSOC/mabonsoc.cpp:14) on static variable 'Index_V'.
WARNING: [SCHED 204-68] The II Violation in module 'mabonsoc' (Function: mabonsoc): Unable to enforce a carried dependence constraint (II = 41, distance = 1, offset = 1)
   between 'store' operation ('Index_V_write_ln18', mabonSOC/mabonsoc.cpp:18) of variable 'Index_V_new_7', mabonSOC/mabonsoc.cpp:16 on static variable 'Index_V' and 'load' operation ('Index_V_load', mabonSOC/mabonsoc.cpp:14) on static variable 'Index_V'.
WARNING: [SCHED 204-68] The II Violation in module 'mabonsoc' (Function: mabonsoc): Unable to enforce a carried dependence constraint (II = 42, distance = 1, offset = 1)
   between 'store' operation ('Index_V_write_ln18', mabonSOC/mabonsoc.cpp:18) of variable 'Index_V_new_7', mabonSOC/mabonsoc.cpp:16 on static variable 'Index_V' and 'load' operation ('Index_V_load', mabonSOC/mabonsoc.cpp:14) on static variable 'Index_V'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 43, Depth = 49.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 1.074 seconds; current allocated memory: 377.407 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 1.461 seconds; current allocated memory: 380.574 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'log_28_15_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'log_28_15_s_log_apfixed_reduce_3' to 'log_28_15_s_log_abkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'log_28_15_s_log_apfixed_reduce_2' to 'log_28_15_s_log_acud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'log_28_15_s_log_apfixed_reduce_s' to 'log_28_15_s_log_adEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'mabonsoc_mac_mulsub_24ns_4ns_29ns_29_1_1' to 'mabonsoc_mac_mulseOg' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'mabonsoc_mac_mulseOg': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'log_28_15_s'.
INFO: [HLS 200-111]  Elapsed time: 2.909 seconds; current allocated memory: 385.415 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'sqrt_fixed_28_15_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'sqrt_fixed_28_15_s'.
INFO: [HLS 200-111]  Elapsed time: 1.13 seconds; current allocated memory: 388.705 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'mabonsoc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'mabonsoc/Out_r' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mabonsoc/reward' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'mabonsoc' to 's_axilite & ap_ctrl_hs'.
WARNING: [RTGEN 206-101] Register 'Index_V' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'X_V_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'X_V_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'X_V_2' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'X_V_3' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'X_V_4' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'X_V_5' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'X_V_6' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'X_V_7' is power-on initialization.
WARNING: [RTGEN 206-101] Register 't_V' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'T_V_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'T_V_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'T_V_2' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'T_V_3' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'T_V_4' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'T_V_5' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'T_V_6' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'T_V_7' is power-on initialization.
INFO: [RTGEN 206-100] Bundling port 'return', 'Out_r' and 'reward' to AXI-Lite port BUS_A.
INFO: [SYN 201-210] Renamed object name 'mabonsoc_mux_83_14_1_1' to 'mabonsoc_mux_83_1fYi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'mabonsoc_sdiv_32ns_15ns_32_36_1' to 'mabonsoc_sdiv_32ng8j' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'mabonsoc_udiv_18ns_14ns_18_22_1' to 'mabonsoc_udiv_18nhbi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'mabonsoc_mux_83_15_1_1' to 'mabonsoc_mux_83_1ibs' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'mabonsoc_mux_83_1fYi': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mabonsoc_mux_83_1ibs': 6 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mabonsoc_sdiv_32ng8j': 8 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mabonsoc_udiv_18nhbi': 8 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'mabonsoc'.
INFO: [HLS 200-111]  Elapsed time: 2.269 seconds; current allocated memory: 393.778 MB.
INFO: [RTMG 210-279] Implementing memory 'log_28_15_s_log_abkb_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'log_28_15_s_log_acud_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'log_28_15_s_log_adEe_rom' using distributed ROMs.
INFO: [RTMG 210-282] Generating pipelined core: 'mabonsoc_sdiv_32ng8j_div'
INFO: [RTMG 210-282] Generating pipelined core: 'mabonsoc_udiv_18nhbi_div'
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:19 ; elapsed = 00:01:18 . Memory (MB): peak = 488.863 ; gain = 397.516
INFO: [VHDL 208-304] Generating VHDL RTL for mabonsoc.
INFO: [VLOG 209-307] Generating Verilog RTL for mabonsoc.
INFO: [HLS 200-112] Total elapsed time: 77.963 seconds; peak allocated memory: 393.778 MB.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg484-1'
WARNING: [IMPL 213-205] Ignored option '-use_netlist' which is only valid for 'pcore'.
INFO: [IMPL 213-8] Exporting RTL as a Vivado IP.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg484-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'mabonSOC/mabonsoc.cpp' ... 
ERROR: [HLS 200-70] #pragma HLS PIPELINE II=<45>
ERROR: [HLS 200-70] Option 'II' must have an integer value.
ERROR: [HLS 200-70] '#pragma HLS PIPELINE II=<45>' is not a valid pragma.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg484-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'mabonSOC/mabonsoc.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:01 ; elapsed = 00:00:50 . Memory (MB): peak = 178.758 ; gain = 88.660
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:01 ; elapsed = 00:00:50 . Memory (MB): peak = 178.758 ; gain = 88.660
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:03 ; elapsed = 00:00:53 . Memory (MB): peak = 258.098 ; gain = 168.000
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'log_apfixed_reduce::range_reduce<ap_fixed<29, 7, (ap_q_mode)5, (ap_o_mode)3, 0>, 4, 4, 24, 15>' into 'log_apfixed_reduce::log_traits<2>::range_reduction<24>' (E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_log_apfixed.h:252) automatically.
INFO: [XFORM 203-602] Inlining function 'log_apfixed_reduce::log_traits<2>::range_reduction<24>' into 'log_apfixed_reduce::log<28, 15>' (E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_log_apfixed.h:771) automatically.
INFO: [XFORM 203-602] Inlining function 'log_apfixed_reduce::log<27, 14>' into 'hls::log<27, 14>' (E:/xilinx/Vivado/2019.1/common/technology/autopilot\hls_math.h:1200) automatically.
INFO: [XFORM 203-602] Inlining function 'sqrt_fixed<27, 14>' into 'hls::sqrt<27, 14>' (E:/xilinx/Vivado/2019.1/common/technology/autopilot\hls_math.h:1272) automatically.
INFO: [XFORM 203-602] Inlining function 'hls::log<27, 14>' into 'mabonsoc' (mabonSOC/mabonsoc.cpp:22) automatically.
INFO: [XFORM 203-602] Inlining function 'hls::sqrt<27, 14>' into 'mabonsoc' (mabonSOC/mabonsoc.cpp:28) automatically.
WARNING: [SYNCHK 200-23] E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_sqrt_apfixed.h:272: variable-indexed range selection may cause suboptimal QoR.
INFO: [SYNCHK 200-10] 0 error(s), 1 warning(s).
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:04 ; elapsed = 00:00:54 . Memory (MB): peak = 313.453 ; gain = 223.355
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'sqrt_fixed<28, 15>' (E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_sqrt_apfixed.h:44:36).
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'mabonsoc' (mabonSOC/mabonsoc.cpp:2).
WARNING: [XFORM 203-505] Ignored pipeline directive for loop 'L1' (mabonSOC/mabonsoc.cpp:25) because its parent loop or function is pipelined.
WARNING: [XFORM 203-505] Ignored pipeline directive for loop 'L2' (mabonSOC/mabonsoc.cpp:33) because its parent loop or function is pipelined.
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'log_apfixed_reduce::log<28, 15>' (E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_log_apfixed.h:500:9).
INFO: [HLS 200-489] Unrolling loop 'Loop-1' (E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_sqrt_apfixed.h:267) in function 'sqrt_fixed<28, 15>' completely with a factor of 8.
INFO: [HLS 200-489] Unrolling loop 'Loop-2' (E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_sqrt_apfixed.h:295) in function 'sqrt_fixed<28, 15>' completely with a factor of 14.
INFO: [HLS 200-489] Unrolling loop 'L1' (mabonSOC/mabonsoc.cpp:25) in function 'mabonsoc' completely with a factor of 8.
INFO: [HLS 200-489] Unrolling loop 'L2' (mabonSOC/mabonsoc.cpp:33) in function 'mabonsoc' completely with a factor of 7.
INFO: [HLS 200-489] Unrolling loop 'Loop-1' (E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_log_apfixed.h:729) in function 'log_apfixed_reduce::log<28, 15>' completely with a factor of 28.
INFO: [XFORM 203-101] Partitioning array 'UCB.V' (mabonSOC/mabonsoc.cpp:9) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'T.V'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'X.V'  in dimension 1 completely.
INFO: [XFORM 203-602] Inlining function 'log_apfixed_reduce::range_reduce<ap_fixed<29, 7, (ap_q_mode)5, (ap_o_mode)3, 0>, 4, 4, 24, 15>' into 'log_apfixed_reduce::log_traits<2>::range_reduction<24>' (E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_log_apfixed.h:252) automatically.
INFO: [XFORM 203-602] Inlining function 'log_apfixed_reduce::log_traits<2>::range_reduction<24>' into 'log_apfixed_reduce::log<28, 15>' (E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_log_apfixed.h:771) automatically.
INFO: [XFORM 203-602] Inlining function 'log_apfixed_reduce::log<27, 14>' into 'hls::log<27, 14>' (E:/xilinx/Vivado/2019.1/common/technology/autopilot\hls_math.h:1200) automatically.
INFO: [XFORM 203-602] Inlining function 'sqrt_fixed<27, 14>' into 'hls::sqrt<27, 14>' (E:/xilinx/Vivado/2019.1/common/technology/autopilot\hls_math.h:1272) automatically.
INFO: [XFORM 203-602] Inlining function 'hls::log<27, 14>' into 'mabonsoc' (mabonSOC/mabonsoc.cpp:22) automatically.
INFO: [XFORM 203-602] Inlining function 'hls::sqrt<27, 14>' into 'mabonsoc' (mabonSOC/mabonsoc.cpp:28) automatically.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock to (E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_sqrt_apfixed.h:372:1) in function 'sqrt_fixed<28, 15>'... converting 111 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock to (mabonSOC/mabonsoc.cpp:15:5) in function 'mabonsoc'... converting 10 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (mabonSOC/mabonsoc.cpp:16:5) to (mabonSOC/mabonsoc.cpp:20:2) in function 'mabonsoc'... converting 19 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (mabonSOC/mabonsoc.cpp:22:14) in function 'mabonsoc'... converting 10 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_log_apfixed.h:727:44) to (E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_log_apfixed.h:747:17) in function 'log_apfixed_reduce::log<28, 15>'... converting 29 basic blocks.
INFO: [XFORM 203-11] Balancing expressions in function 'mabonsoc' (mabonSOC/mabonsoc.cpp:2)...6 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'log_apfixed_reduce::log<28, 15>' (E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_log_apfixed.h:178:90)...3 expression(s) balanced.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:06 ; elapsed = 00:00:56 . Memory (MB): peak = 408.672 ; gain = 318.574
WARNING: [XFORM 203-631] Renaming function 'log_apfixed_reduce::log<28, 15>' to 'log<28, 15>' (E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_log_apfixed.h:178:90)
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:07 ; elapsed = 00:00:58 . Memory (MB): peak = 435.031 ; gain = 344.934
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'mabonsoc' ...
WARNING: [SYN 201-103] Legalizing function name 'log<28, 15>' to 'log_28_15_s'.
WARNING: [SYN 201-103] Legalizing function name 'sqrt_fixed<28, 15>' to 'sqrt_fixed_28_15_s'.
WARNING: [SYN 201-107] Renaming port name 'mabonsoc/Out' to 'mabonsoc/Out_r' to avoid the conflict with HDL keywords or other object names.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'log_28_15_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'log<28, 15>'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 7.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 58.218 seconds; current allocated memory: 371.937 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.334 seconds; current allocated memory: 373.132 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'sqrt_fixed_28_15_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'sqrt_fixed<28, 15>'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 11.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.735 seconds; current allocated memory: 374.253 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.417 seconds; current allocated memory: 375.769 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'mabonsoc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'mabonsoc'.
INFO: [SCHED 204-61] Pipelining result : Target II = 45, Final II = 45, Depth = 49.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.827 seconds; current allocated memory: 377.394 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 1.441 seconds; current allocated memory: 380.561 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'log_28_15_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'log_28_15_s_log_apfixed_reduce_3' to 'log_28_15_s_log_abkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'log_28_15_s_log_apfixed_reduce_2' to 'log_28_15_s_log_acud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'log_28_15_s_log_apfixed_reduce_s' to 'log_28_15_s_log_adEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'mabonsoc_mac_mulsub_24ns_4ns_29ns_29_1_1' to 'mabonsoc_mac_mulseOg' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'mabonsoc_mac_mulseOg': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'log_28_15_s'.
INFO: [HLS 200-111]  Elapsed time: 2.879 seconds; current allocated memory: 385.370 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'sqrt_fixed_28_15_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'sqrt_fixed_28_15_s'.
INFO: [HLS 200-111]  Elapsed time: 1.126 seconds; current allocated memory: 388.692 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'mabonsoc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'mabonsoc/Out_r' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mabonsoc/reward' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'mabonsoc' to 's_axilite & ap_ctrl_hs'.
WARNING: [RTGEN 206-101] Register 'Index_V' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'X_V_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'X_V_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'X_V_2' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'X_V_3' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'X_V_4' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'X_V_5' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'X_V_6' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'X_V_7' is power-on initialization.
WARNING: [RTGEN 206-101] Register 't_V' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'T_V_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'T_V_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'T_V_2' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'T_V_3' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'T_V_4' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'T_V_5' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'T_V_6' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'T_V_7' is power-on initialization.
INFO: [RTGEN 206-100] Bundling port 'return', 'Out_r' and 'reward' to AXI-Lite port BUS_A.
INFO: [SYN 201-210] Renamed object name 'mabonsoc_mux_83_14_1_1' to 'mabonsoc_mux_83_1fYi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'mabonsoc_sdiv_32ns_15ns_32_36_1' to 'mabonsoc_sdiv_32ng8j' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'mabonsoc_udiv_18ns_14ns_18_22_1' to 'mabonsoc_udiv_18nhbi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'mabonsoc_mux_83_15_1_1' to 'mabonsoc_mux_83_1ibs' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'mabonsoc_mux_83_1fYi': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mabonsoc_mux_83_1ibs': 6 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mabonsoc_sdiv_32ng8j': 8 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mabonsoc_udiv_18nhbi': 8 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'mabonsoc'.
INFO: [HLS 200-111]  Elapsed time: 2.174 seconds; current allocated memory: 393.796 MB.
INFO: [RTMG 210-279] Implementing memory 'log_28_15_s_log_abkb_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'log_28_15_s_log_acud_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'log_28_15_s_log_adEe_rom' using distributed ROMs.
INFO: [RTMG 210-282] Generating pipelined core: 'mabonsoc_sdiv_32ng8j_div'
INFO: [RTMG 210-282] Generating pipelined core: 'mabonsoc_udiv_18nhbi_div'
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:19 ; elapsed = 00:01:13 . Memory (MB): peak = 489.355 ; gain = 399.258
INFO: [VHDL 208-304] Generating VHDL RTL for mabonsoc.
INFO: [VLOG 209-307] Generating Verilog RTL for mabonsoc.
INFO: [HLS 200-112] Total elapsed time: 73.569 seconds; peak allocated memory: 393.796 MB.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg484-1'
WARNING: [IMPL 213-205] Ignored option '-use_netlist' which is only valid for 'pcore'.
INFO: [IMPL 213-8] Exporting RTL as a Vivado IP.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg484-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'mabonSOC/mabonsoc.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:01 ; elapsed = 00:00:50 . Memory (MB): peak = 178.715 ; gain = 87.332
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:01 ; elapsed = 00:00:50 . Memory (MB): peak = 178.715 ; gain = 87.332
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:03 ; elapsed = 00:00:53 . Memory (MB): peak = 257.109 ; gain = 165.727
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'log_apfixed_reduce::range_reduce<ap_fixed<29, 7, (ap_q_mode)5, (ap_o_mode)3, 0>, 4, 4, 24, 15>' into 'log_apfixed_reduce::log_traits<2>::range_reduction<24>' (E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_log_apfixed.h:252) automatically.
INFO: [XFORM 203-602] Inlining function 'log_apfixed_reduce::log_traits<2>::range_reduction<24>' into 'log_apfixed_reduce::log<28, 15>' (E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_log_apfixed.h:771) automatically.
INFO: [XFORM 203-602] Inlining function 'log_apfixed_reduce::log<27, 14>' into 'hls::log<27, 14>' (E:/xilinx/Vivado/2019.1/common/technology/autopilot\hls_math.h:1200) automatically.
INFO: [XFORM 203-602] Inlining function 'sqrt_fixed<27, 14>' into 'hls::sqrt<27, 14>' (E:/xilinx/Vivado/2019.1/common/technology/autopilot\hls_math.h:1272) automatically.
INFO: [XFORM 203-602] Inlining function 'hls::log<27, 14>' into 'mabonsoc' (mabonSOC/mabonsoc.cpp:22) automatically.
INFO: [XFORM 203-602] Inlining function 'hls::sqrt<27, 14>' into 'mabonsoc' (mabonSOC/mabonsoc.cpp:28) automatically.
WARNING: [SYNCHK 200-23] E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_sqrt_apfixed.h:272: variable-indexed range selection may cause suboptimal QoR.
INFO: [SYNCHK 200-10] 0 error(s), 1 warning(s).
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:04 ; elapsed = 00:00:54 . Memory (MB): peak = 313.215 ; gain = 221.832
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'sqrt_fixed<28, 15>' (E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_sqrt_apfixed.h:44:36).
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'mabonsoc' (mabonSOC/mabonsoc.cpp:2).
WARNING: [XFORM 203-505] Ignored pipeline directive for loop 'L1' (mabonSOC/mabonsoc.cpp:25) because its parent loop or function is pipelined.
WARNING: [XFORM 203-505] Ignored pipeline directive for loop 'L2' (mabonSOC/mabonsoc.cpp:33) because its parent loop or function is pipelined.
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'log_apfixed_reduce::log<28, 15>' (E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_log_apfixed.h:500:9).
INFO: [HLS 200-489] Unrolling loop 'Loop-1' (E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_sqrt_apfixed.h:267) in function 'sqrt_fixed<28, 15>' completely with a factor of 8.
INFO: [HLS 200-489] Unrolling loop 'Loop-2' (E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_sqrt_apfixed.h:295) in function 'sqrt_fixed<28, 15>' completely with a factor of 14.
INFO: [HLS 200-489] Unrolling loop 'L1' (mabonSOC/mabonsoc.cpp:25) in function 'mabonsoc' completely with a factor of 8.
INFO: [HLS 200-489] Unrolling loop 'L2' (mabonSOC/mabonsoc.cpp:33) in function 'mabonsoc' completely with a factor of 7.
INFO: [HLS 200-489] Unrolling loop 'Loop-1' (E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_log_apfixed.h:729) in function 'log_apfixed_reduce::log<28, 15>' completely with a factor of 28.
INFO: [XFORM 203-101] Partitioning array 'UCB.V' (mabonSOC/mabonsoc.cpp:9) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'T.V'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'X.V'  in dimension 1 completely.
INFO: [XFORM 203-602] Inlining function 'log_apfixed_reduce::range_reduce<ap_fixed<29, 7, (ap_q_mode)5, (ap_o_mode)3, 0>, 4, 4, 24, 15>' into 'log_apfixed_reduce::log_traits<2>::range_reduction<24>' (E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_log_apfixed.h:252) automatically.
INFO: [XFORM 203-602] Inlining function 'log_apfixed_reduce::log_traits<2>::range_reduction<24>' into 'log_apfixed_reduce::log<28, 15>' (E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_log_apfixed.h:771) automatically.
INFO: [XFORM 203-602] Inlining function 'log_apfixed_reduce::log<27, 14>' into 'hls::log<27, 14>' (E:/xilinx/Vivado/2019.1/common/technology/autopilot\hls_math.h:1200) automatically.
INFO: [XFORM 203-602] Inlining function 'sqrt_fixed<27, 14>' into 'hls::sqrt<27, 14>' (E:/xilinx/Vivado/2019.1/common/technology/autopilot\hls_math.h:1272) automatically.
INFO: [XFORM 203-602] Inlining function 'hls::log<27, 14>' into 'mabonsoc' (mabonSOC/mabonsoc.cpp:22) automatically.
INFO: [XFORM 203-602] Inlining function 'hls::sqrt<27, 14>' into 'mabonsoc' (mabonSOC/mabonsoc.cpp:28) automatically.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock to (E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_sqrt_apfixed.h:372:1) in function 'sqrt_fixed<28, 15>'... converting 111 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock to (mabonSOC/mabonsoc.cpp:15:5) in function 'mabonsoc'... converting 10 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (mabonSOC/mabonsoc.cpp:16:5) to (mabonSOC/mabonsoc.cpp:20:2) in function 'mabonsoc'... converting 19 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (mabonSOC/mabonsoc.cpp:22:14) in function 'mabonsoc'... converting 10 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_log_apfixed.h:727:44) to (E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_log_apfixed.h:747:17) in function 'log_apfixed_reduce::log<28, 15>'... converting 29 basic blocks.
INFO: [XFORM 203-11] Balancing expressions in function 'mabonsoc' (mabonSOC/mabonsoc.cpp:2)...6 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'log_apfixed_reduce::log<28, 15>' (E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_log_apfixed.h:178:90)...3 expression(s) balanced.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:06 ; elapsed = 00:00:57 . Memory (MB): peak = 408.922 ; gain = 317.539
WARNING: [XFORM 203-631] Renaming function 'log_apfixed_reduce::log<28, 15>' to 'log<28, 15>' (E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_log_apfixed.h:178:90)
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:07 ; elapsed = 00:00:58 . Memory (MB): peak = 434.727 ; gain = 343.344
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'mabonsoc' ...
WARNING: [SYN 201-103] Legalizing function name 'log<28, 15>' to 'log_28_15_s'.
WARNING: [SYN 201-103] Legalizing function name 'sqrt_fixed<28, 15>' to 'sqrt_fixed_28_15_s'.
WARNING: [SYN 201-107] Renaming port name 'mabonsoc/Out' to 'mabonsoc/Out_r' to avoid the conflict with HDL keywords or other object names.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'log_28_15_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'log<28, 15>'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 7.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 58.604 seconds; current allocated memory: 371.937 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.337 seconds; current allocated memory: 373.131 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'sqrt_fixed_28_15_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'sqrt_fixed<28, 15>'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 11.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.747 seconds; current allocated memory: 374.251 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.424 seconds; current allocated memory: 375.769 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'mabonsoc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'mabonsoc'.
INFO: [SCHED 204-61] Pipelining result : Target II = 44, Final II = 44, Depth = 49.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.821 seconds; current allocated memory: 377.393 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 1.427 seconds; current allocated memory: 380.561 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'log_28_15_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'log_28_15_s_log_apfixed_reduce_3' to 'log_28_15_s_log_abkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'log_28_15_s_log_apfixed_reduce_2' to 'log_28_15_s_log_acud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'log_28_15_s_log_apfixed_reduce_s' to 'log_28_15_s_log_adEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'mabonsoc_mac_mulsub_24ns_4ns_29ns_29_1_1' to 'mabonsoc_mac_mulseOg' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'mabonsoc_mac_mulseOg': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'log_28_15_s'.
INFO: [HLS 200-111]  Elapsed time: 2.898 seconds; current allocated memory: 385.370 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'sqrt_fixed_28_15_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'sqrt_fixed_28_15_s'.
INFO: [HLS 200-111]  Elapsed time: 1.138 seconds; current allocated memory: 388.692 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'mabonsoc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'mabonsoc/Out_r' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mabonsoc/reward' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'mabonsoc' to 's_axilite & ap_ctrl_hs'.
WARNING: [RTGEN 206-101] Register 'Index_V' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'X_V_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'X_V_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'X_V_2' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'X_V_3' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'X_V_4' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'X_V_5' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'X_V_6' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'X_V_7' is power-on initialization.
WARNING: [RTGEN 206-101] Register 't_V' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'T_V_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'T_V_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'T_V_2' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'T_V_3' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'T_V_4' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'T_V_5' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'T_V_6' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'T_V_7' is power-on initialization.
INFO: [RTGEN 206-100] Bundling port 'return', 'Out_r' and 'reward' to AXI-Lite port BUS_A.
INFO: [SYN 201-210] Renamed object name 'mabonsoc_mux_83_14_1_1' to 'mabonsoc_mux_83_1fYi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'mabonsoc_sdiv_32ns_15ns_32_36_1' to 'mabonsoc_sdiv_32ng8j' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'mabonsoc_udiv_18ns_14ns_18_22_1' to 'mabonsoc_udiv_18nhbi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'mabonsoc_mux_83_15_1_1' to 'mabonsoc_mux_83_1ibs' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'mabonsoc_mux_83_1fYi': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mabonsoc_mux_83_1ibs': 6 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mabonsoc_sdiv_32ng8j': 8 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mabonsoc_udiv_18nhbi': 8 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'mabonsoc'.
INFO: [HLS 200-111]  Elapsed time: 2.265 seconds; current allocated memory: 393.785 MB.
INFO: [RTMG 210-279] Implementing memory 'log_28_15_s_log_abkb_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'log_28_15_s_log_acud_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'log_28_15_s_log_adEe_rom' using distributed ROMs.
INFO: [RTMG 210-282] Generating pipelined core: 'mabonsoc_sdiv_32ng8j_div'
INFO: [RTMG 210-282] Generating pipelined core: 'mabonsoc_udiv_18nhbi_div'
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:19 ; elapsed = 00:01:14 . Memory (MB): peak = 488.781 ; gain = 397.398
INFO: [VHDL 208-304] Generating VHDL RTL for mabonsoc.
INFO: [VLOG 209-307] Generating Verilog RTL for mabonsoc.
INFO: [HLS 200-112] Total elapsed time: 74.034 seconds; peak allocated memory: 393.785 MB.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg484-1'
WARNING: [IMPL 213-205] Ignored option '-use_netlist' which is only valid for 'pcore'.
INFO: [IMPL 213-8] Exporting RTL as a Vivado IP.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg484-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'mabonSOC/mabonsoc.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:01 ; elapsed = 00:00:53 . Memory (MB): peak = 178.461 ; gain = 86.695
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:01 ; elapsed = 00:00:53 . Memory (MB): peak = 178.461 ; gain = 86.695
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:03 ; elapsed = 00:00:57 . Memory (MB): peak = 256.082 ; gain = 164.316
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'log_apfixed_reduce::range_reduce<ap_fixed<29, 7, (ap_q_mode)5, (ap_o_mode)3, 0>, 4, 4, 24, 15>' into 'log_apfixed_reduce::log_traits<2>::range_reduction<24>' (E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_log_apfixed.h:252) automatically.
INFO: [XFORM 203-602] Inlining function 'log_apfixed_reduce::log_traits<2>::range_reduction<24>' into 'log_apfixed_reduce::log<28, 15>' (E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_log_apfixed.h:771) automatically.
INFO: [XFORM 203-602] Inlining function 'log_apfixed_reduce::log<27, 14>' into 'hls::log<27, 14>' (E:/xilinx/Vivado/2019.1/common/technology/autopilot\hls_math.h:1200) automatically.
INFO: [XFORM 203-602] Inlining function 'sqrt_fixed<27, 14>' into 'hls::sqrt<27, 14>' (E:/xilinx/Vivado/2019.1/common/technology/autopilot\hls_math.h:1272) automatically.
INFO: [XFORM 203-602] Inlining function 'hls::log<27, 14>' into 'mabonsoc' (mabonSOC/mabonsoc.cpp:22) automatically.
INFO: [XFORM 203-602] Inlining function 'hls::sqrt<27, 14>' into 'mabonsoc' (mabonSOC/mabonsoc.cpp:28) automatically.
WARNING: [SYNCHK 200-23] E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_sqrt_apfixed.h:272: variable-indexed range selection may cause suboptimal QoR.
INFO: [SYNCHK 200-10] 0 error(s), 1 warning(s).
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:04 ; elapsed = 00:00:57 . Memory (MB): peak = 312.676 ; gain = 220.910
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'sqrt_fixed<28, 15>' (E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_sqrt_apfixed.h:44:36).
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'mabonsoc' (mabonSOC/mabonsoc.cpp:2).
WARNING: [XFORM 203-505] Ignored pipeline directive for loop 'L1' (mabonSOC/mabonsoc.cpp:25) because its parent loop or function is pipelined.
WARNING: [XFORM 203-505] Ignored pipeline directive for loop 'L2' (mabonSOC/mabonsoc.cpp:33) because its parent loop or function is pipelined.
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'log_apfixed_reduce::log<28, 15>' (E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_log_apfixed.h:500:9).
INFO: [HLS 200-489] Unrolling loop 'Loop-1' (E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_sqrt_apfixed.h:267) in function 'sqrt_fixed<28, 15>' completely with a factor of 8.
INFO: [HLS 200-489] Unrolling loop 'Loop-2' (E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_sqrt_apfixed.h:295) in function 'sqrt_fixed<28, 15>' completely with a factor of 14.
INFO: [HLS 200-489] Unrolling loop 'L1' (mabonSOC/mabonsoc.cpp:25) in function 'mabonsoc' completely with a factor of 8.
INFO: [HLS 200-489] Unrolling loop 'L2' (mabonSOC/mabonsoc.cpp:33) in function 'mabonsoc' completely with a factor of 7.
INFO: [HLS 200-489] Unrolling loop 'Loop-1' (E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_log_apfixed.h:729) in function 'log_apfixed_reduce::log<28, 15>' completely with a factor of 28.
INFO: [XFORM 203-101] Partitioning array 'UCB.V' (mabonSOC/mabonsoc.cpp:9) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'T.V'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'X.V'  in dimension 1 completely.
INFO: [XFORM 203-602] Inlining function 'log_apfixed_reduce::range_reduce<ap_fixed<29, 7, (ap_q_mode)5, (ap_o_mode)3, 0>, 4, 4, 24, 15>' into 'log_apfixed_reduce::log_traits<2>::range_reduction<24>' (E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_log_apfixed.h:252) automatically.
INFO: [XFORM 203-602] Inlining function 'log_apfixed_reduce::log_traits<2>::range_reduction<24>' into 'log_apfixed_reduce::log<28, 15>' (E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_log_apfixed.h:771) automatically.
INFO: [XFORM 203-602] Inlining function 'log_apfixed_reduce::log<27, 14>' into 'hls::log<27, 14>' (E:/xilinx/Vivado/2019.1/common/technology/autopilot\hls_math.h:1200) automatically.
INFO: [XFORM 203-602] Inlining function 'sqrt_fixed<27, 14>' into 'hls::sqrt<27, 14>' (E:/xilinx/Vivado/2019.1/common/technology/autopilot\hls_math.h:1272) automatically.
INFO: [XFORM 203-602] Inlining function 'hls::log<27, 14>' into 'mabonsoc' (mabonSOC/mabonsoc.cpp:22) automatically.
INFO: [XFORM 203-602] Inlining function 'hls::sqrt<27, 14>' into 'mabonsoc' (mabonSOC/mabonsoc.cpp:28) automatically.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock to (E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_sqrt_apfixed.h:372:1) in function 'sqrt_fixed<28, 15>'... converting 111 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock to (mabonSOC/mabonsoc.cpp:15:5) in function 'mabonsoc'... converting 10 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (mabonSOC/mabonsoc.cpp:16:5) to (mabonSOC/mabonsoc.cpp:20:2) in function 'mabonsoc'... converting 19 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (mabonSOC/mabonsoc.cpp:22:14) in function 'mabonsoc'... converting 10 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_log_apfixed.h:727:44) to (E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_log_apfixed.h:747:17) in function 'log_apfixed_reduce::log<28, 15>'... converting 29 basic blocks.
INFO: [XFORM 203-11] Balancing expressions in function 'mabonsoc' (mabonSOC/mabonsoc.cpp:2)...6 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'log_apfixed_reduce::log<28, 15>' (E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_log_apfixed.h:178:90)...3 expression(s) balanced.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:06 ; elapsed = 00:01:00 . Memory (MB): peak = 408.195 ; gain = 316.430
WARNING: [XFORM 203-631] Renaming function 'log_apfixed_reduce::log<28, 15>' to 'log<28, 15>' (E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_log_apfixed.h:178:90)
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:08 ; elapsed = 00:01:02 . Memory (MB): peak = 434.492 ; gain = 342.727
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'mabonsoc' ...
WARNING: [SYN 201-103] Legalizing function name 'log<28, 15>' to 'log_28_15_s'.
WARNING: [SYN 201-103] Legalizing function name 'sqrt_fixed<28, 15>' to 'sqrt_fixed_28_15_s'.
WARNING: [SYN 201-107] Renaming port name 'mabonsoc/Out' to 'mabonsoc/Out_r' to avoid the conflict with HDL keywords or other object names.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'log_28_15_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'log<28, 15>'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 7.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 62.166 seconds; current allocated memory: 371.935 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.351 seconds; current allocated memory: 373.129 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'sqrt_fixed_28_15_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'sqrt_fixed<28, 15>'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 11.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.768 seconds; current allocated memory: 374.251 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.446 seconds; current allocated memory: 375.769 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'mabonsoc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'mabonsoc'.
INFO: [SCHED 204-61] Pipelining result : Target II = 46, Final II = 46, Depth = 49.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.863 seconds; current allocated memory: 377.393 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 1.595 seconds; current allocated memory: 380.561 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'log_28_15_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'log_28_15_s_log_apfixed_reduce_3' to 'log_28_15_s_log_abkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'log_28_15_s_log_apfixed_reduce_2' to 'log_28_15_s_log_acud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'log_28_15_s_log_apfixed_reduce_s' to 'log_28_15_s_log_adEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'mabonsoc_mac_mulsub_24ns_4ns_29ns_29_1_1' to 'mabonsoc_mac_mulseOg' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'mabonsoc_mac_mulseOg': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'log_28_15_s'.
INFO: [HLS 200-111]  Elapsed time: 2.963 seconds; current allocated memory: 385.370 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'sqrt_fixed_28_15_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'sqrt_fixed_28_15_s'.
INFO: [HLS 200-111]  Elapsed time: 1.183 seconds; current allocated memory: 388.692 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'mabonsoc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'mabonsoc/Out_r' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mabonsoc/reward' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'mabonsoc' to 's_axilite & ap_ctrl_hs'.
WARNING: [RTGEN 206-101] Register 'Index_V' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'X_V_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'X_V_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'X_V_2' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'X_V_3' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'X_V_4' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'X_V_5' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'X_V_6' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'X_V_7' is power-on initialization.
WARNING: [RTGEN 206-101] Register 't_V' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'T_V_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'T_V_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'T_V_2' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'T_V_3' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'T_V_4' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'T_V_5' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'T_V_6' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'T_V_7' is power-on initialization.
INFO: [RTGEN 206-100] Bundling port 'return', 'Out_r' and 'reward' to AXI-Lite port BUS_A.
INFO: [SYN 201-210] Renamed object name 'mabonsoc_mux_83_14_1_1' to 'mabonsoc_mux_83_1fYi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'mabonsoc_sdiv_32ns_15ns_32_36_1' to 'mabonsoc_sdiv_32ng8j' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'mabonsoc_udiv_18ns_14ns_18_22_1' to 'mabonsoc_udiv_18nhbi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'mabonsoc_mux_83_15_1_1' to 'mabonsoc_mux_83_1ibs' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'mabonsoc_mux_83_1fYi': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mabonsoc_mux_83_1ibs': 6 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mabonsoc_sdiv_32ng8j': 8 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mabonsoc_udiv_18nhbi': 8 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'mabonsoc'.
INFO: [HLS 200-111]  Elapsed time: 2.525 seconds; current allocated memory: 393.807 MB.
INFO: [RTMG 210-279] Implementing memory 'log_28_15_s_log_abkb_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'log_28_15_s_log_acud_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'log_28_15_s_log_adEe_rom' using distributed ROMs.
INFO: [RTMG 210-282] Generating pipelined core: 'mabonsoc_sdiv_32ng8j_div'
INFO: [RTMG 210-282] Generating pipelined core: 'mabonsoc_udiv_18nhbi_div'
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:20 ; elapsed = 00:01:19 . Memory (MB): peak = 488.742 ; gain = 396.977
INFO: [VHDL 208-304] Generating VHDL RTL for mabonsoc.
INFO: [VLOG 209-307] Generating Verilog RTL for mabonsoc.
INFO: [HLS 200-112] Total elapsed time: 78.74 seconds; peak allocated memory: 393.807 MB.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg484-1'
WARNING: [IMPL 213-205] Ignored option '-use_netlist' which is only valid for 'pcore'.
INFO: [IMPL 213-8] Exporting RTL as a Vivado IP.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg484-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'mabonSOC/mabonsoc.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:01 ; elapsed = 00:00:55 . Memory (MB): peak = 178.676 ; gain = 88.590
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:01 ; elapsed = 00:00:55 . Memory (MB): peak = 178.676 ; gain = 88.590
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:03 ; elapsed = 00:00:58 . Memory (MB): peak = 259.094 ; gain = 169.008
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'log_apfixed_reduce::range_reduce<ap_fixed<29, 7, (ap_q_mode)5, (ap_o_mode)3, 0>, 4, 4, 24, 15>' into 'log_apfixed_reduce::log_traits<2>::range_reduction<24>' (E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_log_apfixed.h:252) automatically.
INFO: [XFORM 203-602] Inlining function 'log_apfixed_reduce::log_traits<2>::range_reduction<24>' into 'log_apfixed_reduce::log<28, 15>' (E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_log_apfixed.h:771) automatically.
INFO: [XFORM 203-602] Inlining function 'log_apfixed_reduce::log<27, 14>' into 'hls::log<27, 14>' (E:/xilinx/Vivado/2019.1/common/technology/autopilot\hls_math.h:1200) automatically.
INFO: [XFORM 203-602] Inlining function 'sqrt_fixed<27, 14>' into 'hls::sqrt<27, 14>' (E:/xilinx/Vivado/2019.1/common/technology/autopilot\hls_math.h:1272) automatically.
INFO: [XFORM 203-602] Inlining function 'hls::log<27, 14>' into 'mabonsoc' (mabonSOC/mabonsoc.cpp:22) automatically.
INFO: [XFORM 203-602] Inlining function 'hls::sqrt<27, 14>' into 'mabonsoc' (mabonSOC/mabonsoc.cpp:28) automatically.
WARNING: [SYNCHK 200-23] E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_sqrt_apfixed.h:272: variable-indexed range selection may cause suboptimal QoR.
INFO: [SYNCHK 200-10] 0 error(s), 1 warning(s).
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:04 ; elapsed = 00:00:59 . Memory (MB): peak = 313.352 ; gain = 223.266
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'sqrt_fixed<28, 15>' (E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_sqrt_apfixed.h:44:36).
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'mabonsoc' (mabonSOC/mabonsoc.cpp:2).
WARNING: [XFORM 203-505] Ignored pipeline directive for loop 'L1' (mabonSOC/mabonsoc.cpp:25) because its parent loop or function is pipelined.
WARNING: [XFORM 203-505] Ignored pipeline directive for loop 'L2' (mabonSOC/mabonsoc.cpp:33) because its parent loop or function is pipelined.
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'log_apfixed_reduce::log<28, 15>' (E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_log_apfixed.h:500:9).
INFO: [HLS 200-489] Unrolling loop 'Loop-1' (E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_sqrt_apfixed.h:267) in function 'sqrt_fixed<28, 15>' completely with a factor of 8.
INFO: [HLS 200-489] Unrolling loop 'Loop-2' (E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_sqrt_apfixed.h:295) in function 'sqrt_fixed<28, 15>' completely with a factor of 14.
INFO: [HLS 200-489] Unrolling loop 'L1' (mabonSOC/mabonsoc.cpp:25) in function 'mabonsoc' completely with a factor of 8.
INFO: [HLS 200-489] Unrolling loop 'L2' (mabonSOC/mabonsoc.cpp:33) in function 'mabonsoc' completely with a factor of 7.
INFO: [HLS 200-489] Unrolling loop 'Loop-1' (E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_log_apfixed.h:729) in function 'log_apfixed_reduce::log<28, 15>' completely with a factor of 28.
INFO: [XFORM 203-101] Partitioning array 'UCB.V' (mabonSOC/mabonsoc.cpp:9) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'T.V'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'X.V'  in dimension 1 completely.
INFO: [XFORM 203-602] Inlining function 'log_apfixed_reduce::range_reduce<ap_fixed<29, 7, (ap_q_mode)5, (ap_o_mode)3, 0>, 4, 4, 24, 15>' into 'log_apfixed_reduce::log_traits<2>::range_reduction<24>' (E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_log_apfixed.h:252) automatically.
INFO: [XFORM 203-602] Inlining function 'log_apfixed_reduce::log_traits<2>::range_reduction<24>' into 'log_apfixed_reduce::log<28, 15>' (E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_log_apfixed.h:771) automatically.
INFO: [XFORM 203-602] Inlining function 'log_apfixed_reduce::log<27, 14>' into 'hls::log<27, 14>' (E:/xilinx/Vivado/2019.1/common/technology/autopilot\hls_math.h:1200) automatically.
INFO: [XFORM 203-602] Inlining function 'sqrt_fixed<27, 14>' into 'hls::sqrt<27, 14>' (E:/xilinx/Vivado/2019.1/common/technology/autopilot\hls_math.h:1272) automatically.
INFO: [XFORM 203-602] Inlining function 'hls::log<27, 14>' into 'mabonsoc' (mabonSOC/mabonsoc.cpp:22) automatically.
INFO: [XFORM 203-602] Inlining function 'hls::sqrt<27, 14>' into 'mabonsoc' (mabonSOC/mabonsoc.cpp:28) automatically.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock to (E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_sqrt_apfixed.h:372:1) in function 'sqrt_fixed<28, 15>'... converting 111 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock to (mabonSOC/mabonsoc.cpp:15:5) in function 'mabonsoc'... converting 10 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (mabonSOC/mabonsoc.cpp:16:5) to (mabonSOC/mabonsoc.cpp:20:2) in function 'mabonsoc'... converting 19 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (mabonSOC/mabonsoc.cpp:22:14) in function 'mabonsoc'... converting 10 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_log_apfixed.h:727:44) to (E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_log_apfixed.h:747:17) in function 'log_apfixed_reduce::log<28, 15>'... converting 29 basic blocks.
INFO: [XFORM 203-11] Balancing expressions in function 'mabonsoc' (mabonSOC/mabonsoc.cpp:2)...6 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'log_apfixed_reduce::log<28, 15>' (E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_log_apfixed.h:178:90)...3 expression(s) balanced.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:06 ; elapsed = 00:01:01 . Memory (MB): peak = 407.859 ; gain = 317.773
WARNING: [XFORM 203-631] Renaming function 'log_apfixed_reduce::log<28, 15>' to 'log<28, 15>' (E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_log_apfixed.h:178:90)
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:07 ; elapsed = 00:01:03 . Memory (MB): peak = 435.469 ; gain = 345.383
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'mabonsoc' ...
WARNING: [SYN 201-103] Legalizing function name 'log<28, 15>' to 'log_28_15_s'.
WARNING: [SYN 201-103] Legalizing function name 'sqrt_fixed<28, 15>' to 'sqrt_fixed_28_15_s'.
WARNING: [SYN 201-107] Renaming port name 'mabonsoc/Out' to 'mabonsoc/Out_r' to avoid the conflict with HDL keywords or other object names.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'log_28_15_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'log<28, 15>'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 7.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 63.083 seconds; current allocated memory: 371.935 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.327 seconds; current allocated memory: 373.129 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'sqrt_fixed_28_15_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'sqrt_fixed<28, 15>'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 11.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.738 seconds; current allocated memory: 374.251 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.415 seconds; current allocated memory: 375.769 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'mabonsoc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'mabonsoc'.
INFO: [SCHED 204-61] Pipelining result : Target II = 44, Final II = 44, Depth = 49.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.806 seconds; current allocated memory: 377.393 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 1.409 seconds; current allocated memory: 380.561 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'log_28_15_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'log_28_15_s_log_apfixed_reduce_3' to 'log_28_15_s_log_abkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'log_28_15_s_log_apfixed_reduce_2' to 'log_28_15_s_log_acud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'log_28_15_s_log_apfixed_reduce_s' to 'log_28_15_s_log_adEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'mabonsoc_mac_mulsub_24ns_4ns_29ns_29_1_1' to 'mabonsoc_mac_mulseOg' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'mabonsoc_mac_mulseOg': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'log_28_15_s'.
INFO: [HLS 200-111]  Elapsed time: 2.849 seconds; current allocated memory: 385.370 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'sqrt_fixed_28_15_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'sqrt_fixed_28_15_s'.
INFO: [HLS 200-111]  Elapsed time: 1.135 seconds; current allocated memory: 388.692 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'mabonsoc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'mabonsoc/Out_r' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mabonsoc/reward' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'mabonsoc' to 's_axilite & ap_ctrl_hs'.
WARNING: [RTGEN 206-101] Register 'Index_V' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'X_V_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'X_V_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'X_V_2' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'X_V_3' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'X_V_4' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'X_V_5' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'X_V_6' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'X_V_7' is power-on initialization.
WARNING: [RTGEN 206-101] Register 't_V' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'T_V_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'T_V_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'T_V_2' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'T_V_3' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'T_V_4' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'T_V_5' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'T_V_6' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'T_V_7' is power-on initialization.
INFO: [RTGEN 206-100] Bundling port 'return', 'Out_r' and 'reward' to AXI-Lite port BUS_A.
INFO: [SYN 201-210] Renamed object name 'mabonsoc_mux_83_14_1_1' to 'mabonsoc_mux_83_1fYi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'mabonsoc_sdiv_32ns_15ns_32_36_1' to 'mabonsoc_sdiv_32ng8j' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'mabonsoc_udiv_18ns_14ns_18_22_1' to 'mabonsoc_udiv_18nhbi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'mabonsoc_mux_83_15_1_1' to 'mabonsoc_mux_83_1ibs' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'mabonsoc_mux_83_1fYi': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mabonsoc_mux_83_1ibs': 6 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mabonsoc_sdiv_32ng8j': 8 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mabonsoc_udiv_18nhbi': 8 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'mabonsoc'.
INFO: [HLS 200-111]  Elapsed time: 2.111 seconds; current allocated memory: 393.785 MB.
INFO: [RTMG 210-279] Implementing memory 'log_28_15_s_log_abkb_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'log_28_15_s_log_acud_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'log_28_15_s_log_adEe_rom' using distributed ROMs.
INFO: [RTMG 210-282] Generating pipelined core: 'mabonsoc_sdiv_32ng8j_div'
INFO: [RTMG 210-282] Generating pipelined core: 'mabonsoc_udiv_18nhbi_div'
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:19 ; elapsed = 00:01:18 . Memory (MB): peak = 490.027 ; gain = 399.941
INFO: [VHDL 208-304] Generating VHDL RTL for mabonsoc.
INFO: [VLOG 209-307] Generating Verilog RTL for mabonsoc.
INFO: [HLS 200-112] Total elapsed time: 78.327 seconds; peak allocated memory: 393.785 MB.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg484-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'mabonSOC/mabonsoc.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:01 ; elapsed = 00:00:50 . Memory (MB): peak = 179.215 ; gain = 87.824
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:01 ; elapsed = 00:00:50 . Memory (MB): peak = 179.215 ; gain = 87.824
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:03 ; elapsed = 00:00:53 . Memory (MB): peak = 256.547 ; gain = 165.156
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'log_apfixed_reduce::range_reduce<ap_fixed<29, 7, (ap_q_mode)5, (ap_o_mode)3, 0>, 4, 4, 24, 15>' into 'log_apfixed_reduce::log_traits<2>::range_reduction<24>' (E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_log_apfixed.h:252) automatically.
INFO: [XFORM 203-602] Inlining function 'log_apfixed_reduce::log_traits<2>::range_reduction<24>' into 'log_apfixed_reduce::log<28, 15>' (E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_log_apfixed.h:771) automatically.
INFO: [XFORM 203-602] Inlining function 'log_apfixed_reduce::log<27, 14>' into 'hls::log<27, 14>' (E:/xilinx/Vivado/2019.1/common/technology/autopilot\hls_math.h:1200) automatically.
INFO: [XFORM 203-602] Inlining function 'sqrt_fixed<27, 14>' into 'hls::sqrt<27, 14>' (E:/xilinx/Vivado/2019.1/common/technology/autopilot\hls_math.h:1272) automatically.
INFO: [XFORM 203-602] Inlining function 'hls::log<27, 14>' into 'mabonsoc' (mabonSOC/mabonsoc.cpp:22) automatically.
INFO: [XFORM 203-602] Inlining function 'hls::sqrt<27, 14>' into 'mabonsoc' (mabonSOC/mabonsoc.cpp:28) automatically.
WARNING: [SYNCHK 200-23] E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_sqrt_apfixed.h:272: variable-indexed range selection may cause suboptimal QoR.
INFO: [SYNCHK 200-10] 0 error(s), 1 warning(s).
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:04 ; elapsed = 00:00:54 . Memory (MB): peak = 314.105 ; gain = 222.715
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'sqrt_fixed<28, 15>' (E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_sqrt_apfixed.h:44:36).
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'mabonsoc' (mabonSOC/mabonsoc.cpp:2).
WARNING: [XFORM 203-505] Ignored pipeline directive for loop 'L1' (mabonSOC/mabonsoc.cpp:25) because its parent loop or function is pipelined.
WARNING: [XFORM 203-505] Ignored pipeline directive for loop 'L2' (mabonSOC/mabonsoc.cpp:33) because its parent loop or function is pipelined.
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'log_apfixed_reduce::log<28, 15>' (E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_log_apfixed.h:500:9).
INFO: [HLS 200-489] Unrolling loop 'Loop-1' (E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_sqrt_apfixed.h:267) in function 'sqrt_fixed<28, 15>' completely with a factor of 8.
INFO: [HLS 200-489] Unrolling loop 'Loop-2' (E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_sqrt_apfixed.h:295) in function 'sqrt_fixed<28, 15>' completely with a factor of 14.
INFO: [HLS 200-489] Unrolling loop 'L1' (mabonSOC/mabonsoc.cpp:25) in function 'mabonsoc' completely with a factor of 16.
INFO: [HLS 200-489] Unrolling loop 'L2' (mabonSOC/mabonsoc.cpp:33) in function 'mabonsoc' completely with a factor of 15.
INFO: [HLS 200-489] Unrolling loop 'Loop-1' (E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_log_apfixed.h:729) in function 'log_apfixed_reduce::log<28, 15>' completely with a factor of 28.
INFO: [XFORM 203-101] Partitioning array 'UCB.V' (mabonSOC/mabonsoc.cpp:9) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'T.V'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'X.V'  in dimension 1 completely.
INFO: [XFORM 203-602] Inlining function 'log_apfixed_reduce::range_reduce<ap_fixed<29, 7, (ap_q_mode)5, (ap_o_mode)3, 0>, 4, 4, 24, 15>' into 'log_apfixed_reduce::log_traits<2>::range_reduction<24>' (E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_log_apfixed.h:252) automatically.
INFO: [XFORM 203-602] Inlining function 'log_apfixed_reduce::log_traits<2>::range_reduction<24>' into 'log_apfixed_reduce::log<28, 15>' (E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_log_apfixed.h:771) automatically.
INFO: [XFORM 203-602] Inlining function 'log_apfixed_reduce::log<27, 14>' into 'hls::log<27, 14>' (E:/xilinx/Vivado/2019.1/common/technology/autopilot\hls_math.h:1200) automatically.
INFO: [XFORM 203-602] Inlining function 'sqrt_fixed<27, 14>' into 'hls::sqrt<27, 14>' (E:/xilinx/Vivado/2019.1/common/technology/autopilot\hls_math.h:1272) automatically.
INFO: [XFORM 203-602] Inlining function 'hls::log<27, 14>' into 'mabonsoc' (mabonSOC/mabonsoc.cpp:22) automatically.
INFO: [XFORM 203-602] Inlining function 'hls::sqrt<27, 14>' into 'mabonsoc' (mabonSOC/mabonsoc.cpp:28) automatically.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock to (E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_sqrt_apfixed.h:372:1) in function 'sqrt_fixed<28, 15>'... converting 111 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_log_apfixed.h:727:44) to (E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_log_apfixed.h:747:17) in function 'log_apfixed_reduce::log<28, 15>'... converting 29 basic blocks.
INFO: [XFORM 203-11] Balancing expressions in function 'log_apfixed_reduce::log<28, 15>' (E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_log_apfixed.h:178:90)...3 expression(s) balanced.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:06 ; elapsed = 00:00:56 . Memory (MB): peak = 410.477 ; gain = 319.086
WARNING: [XFORM 203-631] Renaming function 'log_apfixed_reduce::log<28, 15>' to 'log<28, 15>' (E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_log_apfixed.h:178:90)
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:08 ; elapsed = 00:00:58 . Memory (MB): peak = 438.301 ; gain = 346.910
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'mabonsoc' ...
WARNING: [SYN 201-103] Legalizing function name 'log<28, 15>' to 'log_28_15_s'.
WARNING: [SYN 201-103] Legalizing function name 'sqrt_fixed<28, 15>' to 'sqrt_fixed_28_15_s'.
WARNING: [SYN 201-107] Renaming port name 'mabonsoc/Out' to 'mabonsoc/Out_r' to avoid the conflict with HDL keywords or other object names.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'log_28_15_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'log<28, 15>'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 7.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 58.731 seconds; current allocated memory: 374.962 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.332 seconds; current allocated memory: 376.157 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'sqrt_fixed_28_15_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'sqrt_fixed<28, 15>'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 11.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.747 seconds; current allocated memory: 377.276 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.421 seconds; current allocated memory: 378.794 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'mabonsoc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'mabonsoc'.
INFO: [SCHED 204-61] Pipelining result : Target II = 48, Final II = 48, Depth = 53.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 1.596 seconds; current allocated memory: 381.156 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 2.457 seconds; current allocated memory: 388.174 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'log_28_15_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'log_28_15_s_log_apfixed_reduce_3' to 'log_28_15_s_log_abkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'log_28_15_s_log_apfixed_reduce_2' to 'log_28_15_s_log_acud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'log_28_15_s_log_apfixed_reduce_s' to 'log_28_15_s_log_adEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'mabonsoc_mac_mulsub_24ns_4ns_29ns_29_1_1' to 'mabonsoc_mac_mulseOg' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'mabonsoc_mac_mulseOg': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'log_28_15_s'.
INFO: [HLS 200-111]  Elapsed time: 5.237 seconds; current allocated memory: 395.351 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'sqrt_fixed_28_15_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'sqrt_fixed_28_15_s'.
INFO: [HLS 200-111]  Elapsed time: 1.15 seconds; current allocated memory: 398.589 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'mabonsoc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'mabonsoc/Out_r' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mabonsoc/reward' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'mabonsoc' to 's_axilite & ap_ctrl_hs'.
WARNING: [RTGEN 206-101] Register 'Index_V' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'X_V_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'X_V_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'X_V_2' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'X_V_3' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'X_V_4' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'X_V_5' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'X_V_6' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'X_V_7' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'X_V_8' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'X_V_9' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'X_V_10' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'X_V_11' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'X_V_12' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'X_V_13' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'X_V_14' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'X_V_15' is power-on initialization.
WARNING: [RTGEN 206-101] Register 't_V' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'T_V_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'T_V_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'T_V_2' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'T_V_3' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'T_V_4' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'T_V_5' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'T_V_6' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'T_V_7' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'T_V_8' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'T_V_9' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'T_V_10' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'T_V_11' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'T_V_12' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'T_V_13' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'T_V_14' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'T_V_15' is power-on initialization.
INFO: [RTGEN 206-100] Bundling port 'return', 'Out_r' and 'reward' to AXI-Lite port BUS_A.
INFO: [SYN 201-210] Renamed object name 'mabonsoc_mux_164_14_1_1' to 'mabonsoc_mux_164_fYi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'mabonsoc_sdiv_32ns_15ns_32_36_1' to 'mabonsoc_sdiv_32ng8j' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'mabonsoc_udiv_18ns_14ns_18_22_1' to 'mabonsoc_udiv_18nhbi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'mabonsoc_mux_164_15_1_1' to 'mabonsoc_mux_164_ibs' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'mabonsoc_mux_164_fYi': 34 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mabonsoc_mux_164_ibs': 14 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mabonsoc_sdiv_32ng8j': 16 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mabonsoc_udiv_18nhbi': 16 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'mabonsoc'.
INFO: [HLS 200-111]  Elapsed time: 2.838 seconds; current allocated memory: 408.610 MB.
INFO: [RTMG 210-279] Implementing memory 'log_28_15_s_log_abkb_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'log_28_15_s_log_acud_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'log_28_15_s_log_adEe_rom' using distributed ROMs.
INFO: [RTMG 210-282] Generating pipelined core: 'mabonsoc_sdiv_32ng8j_div'
INFO: [RTMG 210-282] Generating pipelined core: 'mabonsoc_udiv_18nhbi_div'
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:26 ; elapsed = 00:01:21 . Memory (MB): peak = 515.348 ; gain = 423.957
INFO: [VHDL 208-304] Generating VHDL RTL for mabonsoc.
INFO: [VLOG 209-307] Generating Verilog RTL for mabonsoc.
INFO: [HLS 200-112] Total elapsed time: 81.448 seconds; peak allocated memory: 408.610 MB.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg484-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'mabonSOC/mabonsoc.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:01 ; elapsed = 00:00:50 . Memory (MB): peak = 178.375 ; gain = 87.016
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:01 ; elapsed = 00:00:50 . Memory (MB): peak = 178.375 ; gain = 87.016
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:03 ; elapsed = 00:00:53 . Memory (MB): peak = 256.766 ; gain = 165.406
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'log_apfixed_reduce::range_reduce<ap_fixed<29, 7, (ap_q_mode)5, (ap_o_mode)3, 0>, 4, 4, 24, 15>' into 'log_apfixed_reduce::log_traits<2>::range_reduction<24>' (E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_log_apfixed.h:252) automatically.
INFO: [XFORM 203-602] Inlining function 'log_apfixed_reduce::log_traits<2>::range_reduction<24>' into 'log_apfixed_reduce::log<28, 15>' (E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_log_apfixed.h:771) automatically.
INFO: [XFORM 203-602] Inlining function 'log_apfixed_reduce::log<27, 14>' into 'hls::log<27, 14>' (E:/xilinx/Vivado/2019.1/common/technology/autopilot\hls_math.h:1200) automatically.
INFO: [XFORM 203-602] Inlining function 'sqrt_fixed<27, 14>' into 'hls::sqrt<27, 14>' (E:/xilinx/Vivado/2019.1/common/technology/autopilot\hls_math.h:1272) automatically.
INFO: [XFORM 203-602] Inlining function 'hls::log<27, 14>' into 'mabonsoc' (mabonSOC/mabonsoc.cpp:22) automatically.
INFO: [XFORM 203-602] Inlining function 'hls::sqrt<27, 14>' into 'mabonsoc' (mabonSOC/mabonsoc.cpp:28) automatically.
WARNING: [SYNCHK 200-23] E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_sqrt_apfixed.h:272: variable-indexed range selection may cause suboptimal QoR.
INFO: [SYNCHK 200-10] 0 error(s), 1 warning(s).
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:04 ; elapsed = 00:00:54 . Memory (MB): peak = 314.902 ; gain = 223.543
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'sqrt_fixed<28, 15>' (E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_sqrt_apfixed.h:44:36).
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'mabonsoc' (mabonSOC/mabonsoc.cpp:2).
WARNING: [XFORM 203-505] Ignored pipeline directive for loop 'L1' (mabonSOC/mabonsoc.cpp:25) because its parent loop or function is pipelined.
WARNING: [XFORM 203-505] Ignored pipeline directive for loop 'L2' (mabonSOC/mabonsoc.cpp:33) because its parent loop or function is pipelined.
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'log_apfixed_reduce::log<28, 15>' (E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_log_apfixed.h:500:9).
INFO: [HLS 200-489] Unrolling loop 'Loop-1' (E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_sqrt_apfixed.h:267) in function 'sqrt_fixed<28, 15>' completely with a factor of 8.
INFO: [HLS 200-489] Unrolling loop 'Loop-2' (E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_sqrt_apfixed.h:295) in function 'sqrt_fixed<28, 15>' completely with a factor of 14.
INFO: [HLS 200-489] Unrolling loop 'L1' (mabonSOC/mabonsoc.cpp:25) in function 'mabonsoc' completely with a factor of 5.
INFO: [HLS 200-489] Unrolling loop 'L2' (mabonSOC/mabonsoc.cpp:33) in function 'mabonsoc' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'Loop-1' (E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_log_apfixed.h:729) in function 'log_apfixed_reduce::log<28, 15>' completely with a factor of 28.
INFO: [XFORM 203-101] Partitioning array 'UCB.V' (mabonSOC/mabonsoc.cpp:9) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'T.V'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'X.V'  in dimension 1 completely.
INFO: [XFORM 203-602] Inlining function 'log_apfixed_reduce::range_reduce<ap_fixed<29, 7, (ap_q_mode)5, (ap_o_mode)3, 0>, 4, 4, 24, 15>' into 'log_apfixed_reduce::log_traits<2>::range_reduction<24>' (E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_log_apfixed.h:252) automatically.
INFO: [XFORM 203-602] Inlining function 'log_apfixed_reduce::log_traits<2>::range_reduction<24>' into 'log_apfixed_reduce::log<28, 15>' (E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_log_apfixed.h:771) automatically.
INFO: [XFORM 203-602] Inlining function 'log_apfixed_reduce::log<27, 14>' into 'hls::log<27, 14>' (E:/xilinx/Vivado/2019.1/common/technology/autopilot\hls_math.h:1200) automatically.
INFO: [XFORM 203-602] Inlining function 'sqrt_fixed<27, 14>' into 'hls::sqrt<27, 14>' (E:/xilinx/Vivado/2019.1/common/technology/autopilot\hls_math.h:1272) automatically.
INFO: [XFORM 203-602] Inlining function 'hls::log<27, 14>' into 'mabonsoc' (mabonSOC/mabonsoc.cpp:22) automatically.
INFO: [XFORM 203-602] Inlining function 'hls::sqrt<27, 14>' into 'mabonsoc' (mabonSOC/mabonsoc.cpp:28) automatically.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock to (E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_sqrt_apfixed.h:372:1) in function 'sqrt_fixed<28, 15>'... converting 111 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock to (mabonSOC/mabonsoc.cpp:15:5) in function 'mabonsoc'... converting 7 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (mabonSOC/mabonsoc.cpp:16:5) to (mabonSOC/mabonsoc.cpp:20:2) in function 'mabonsoc'... converting 13 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (mabonSOC/mabonsoc.cpp:22:14) in function 'mabonsoc'... converting 7 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_log_apfixed.h:727:44) to (E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_log_apfixed.h:747:17) in function 'log_apfixed_reduce::log<28, 15>'... converting 29 basic blocks.
INFO: [XFORM 203-11] Balancing expressions in function 'mabonsoc' (mabonSOC/mabonsoc.cpp:2)...3 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'log_apfixed_reduce::log<28, 15>' (E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_log_apfixed.h:178:90)...3 expression(s) balanced.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:06 ; elapsed = 00:00:57 . Memory (MB): peak = 408.871 ; gain = 317.512
WARNING: [XFORM 203-631] Renaming function 'log_apfixed_reduce::log<28, 15>' to 'log<28, 15>' (E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_log_apfixed.h:178:90)
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:07 ; elapsed = 00:00:58 . Memory (MB): peak = 432.750 ; gain = 341.391
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'mabonsoc' ...
WARNING: [SYN 201-103] Legalizing function name 'log<28, 15>' to 'log_28_15_s'.
WARNING: [SYN 201-103] Legalizing function name 'sqrt_fixed<28, 15>' to 'sqrt_fixed_28_15_s'.
WARNING: [SYN 201-107] Renaming port name 'mabonsoc/Out' to 'mabonsoc/Out_r' to avoid the conflict with HDL keywords or other object names.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'log_28_15_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'log<28, 15>'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 7.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 58.397 seconds; current allocated memory: 371.176 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.331 seconds; current allocated memory: 372.371 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'sqrt_fixed_28_15_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'sqrt_fixed<28, 15>'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 11.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.734 seconds; current allocated memory: 373.492 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.433 seconds; current allocated memory: 375.008 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'mabonsoc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'mabonsoc'.
WARNING: [SCHED 204-68] The II Violation in module 'mabonsoc' (Function: mabonsoc): Unable to enforce a carried dependence constraint (II = 32, distance = 1, offset = 1)
   between 'store' operation ('Index_V_write_ln18', mabonSOC/mabonsoc.cpp:18) of variable 'Index_V_new_4', mabonSOC/mabonsoc.cpp:16 on static variable 'Index_V' and 'load' operation ('Index_V_load', mabonSOC/mabonsoc.cpp:14) on static variable 'Index_V'.
WARNING: [SCHED 204-68] The II Violation in module 'mabonsoc' (Function: mabonsoc): Unable to enforce a carried dependence constraint (II = 34, distance = 1, offset = 1)
   between 'store' operation ('Index_V_write_ln18', mabonSOC/mabonsoc.cpp:18) of variable 'Index_V_new_4', mabonSOC/mabonsoc.cpp:16 on static variable 'Index_V' and 'load' operation ('Index_V_load', mabonSOC/mabonsoc.cpp:14) on static variable 'Index_V'.
WARNING: [SCHED 204-68] The II Violation in module 'mabonsoc' (Function: mabonsoc): Unable to enforce a carried dependence constraint (II = 35, distance = 1, offset = 1)
   between 'store' operation ('Index_V_write_ln18', mabonSOC/mabonsoc.cpp:18) of variable 'Index_V_new_4', mabonSOC/mabonsoc.cpp:16 on static variable 'Index_V' and 'load' operation ('Index_V_load', mabonSOC/mabonsoc.cpp:14) on static variable 'Index_V'.
INFO: [SCHED 204-61] Discarding stage scheduling solution.
INFO: [SCHED 204-61] Pipelining result : Target II = 30, Final II = 36, Depth = 42.
WARNING: [SCHED 204-21] Estimated clock period (31.8795ns) exceeds the target (target clock period: 10ns, clock uncertainty: 1.25ns, effective delay budget: 8.75ns).
WARNING: [SCHED 204-21] The critical path in module 'mabonsoc' consists of the following:
	'sdiv' operation ('sdiv_ln1148', mabonSOC/mabonsoc.cpp:29) [73]  (4.13 ns)
	'add' operation ('UCB[0].V', mabonSOC/mabonsoc.cpp:30) [75]  (1.94 ns)
	'icmp' operation ('icmp_ln1495', mabonSOC/mabonsoc.cpp:35) [112]  (2.32 ns)
	'mux' operation ('tmp', mabonSOC/mabonsoc.cpp:35) [115]  (2.14 ns)
	'icmp' operation ('icmp_ln1495_1', mabonSOC/mabonsoc.cpp:35) [116]  (2.32 ns)
	'select' operation ('select_ln35', mabonSOC/mabonsoc.cpp:35) [117]  (0.993 ns)
	'mux' operation ('tmp_2', mabonSOC/mabonsoc.cpp:35) [119]  (2.14 ns)
	'icmp' operation ('icmp_ln1495_2', mabonSOC/mabonsoc.cpp:35) [120]  (2.32 ns)
	'select' operation ('select_ln35_1', mabonSOC/mabonsoc.cpp:35) [121]  (0.993 ns)
	'mux' operation ('tmp_3', mabonSOC/mabonsoc.cpp:35) [123]  (2.14 ns)
	'icmp' operation ('icmp_ln1495_3', mabonSOC/mabonsoc.cpp:35) [124]  (2.32 ns)
	'select' operation ('select_ln35_2', mabonSOC/mabonsoc.cpp:35) [125]  (0.98 ns)
	'mux' operation ('tmp_4', mabonSOC/mabonsoc.cpp:39) [126]  (2.14 ns)
	'add' operation ('add_ln700_1', mabonSOC/mabonsoc.cpp:39) [127]  (1.81 ns)
	'select' operation ('select_ln700_19', mabonSOC/mabonsoc.cpp:39) [138]  (0 ns)
	'select' operation ('select_ln700_20', mabonSOC/mabonsoc.cpp:39) [140]  (0.702 ns)
	'select' operation ('select_ln700_21', mabonSOC/mabonsoc.cpp:39) [142]  (0.702 ns)
	multiplexor before 'phi' operation ('T_V_3_new_2', mabonSOC/mabonsoc.cpp:39) with incoming values : ('select_ln700_21', mabonSOC/mabonsoc.cpp:39) [187]  (1.77 ns)
	'phi' operation ('T_V_3_new_2', mabonSOC/mabonsoc.cpp:39) with incoming values : ('select_ln700_21', mabonSOC/mabonsoc.cpp:39) [187]  (0 ns)
	'store' operation ('T_V_3_write_ln39', mabonSOC/mabonsoc.cpp:39) of variable 'T_V_3_new_2', mabonSOC/mabonsoc.cpp:39 on static variable 'T_V_3' [201]  (0 ns)
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.897 seconds; current allocated memory: 376.189 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 1.01 seconds; current allocated memory: 378.099 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'log_28_15_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'log_28_15_s_log_apfixed_reduce_3' to 'log_28_15_s_log_abkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'log_28_15_s_log_apfixed_reduce_2' to 'log_28_15_s_log_acud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'log_28_15_s_log_apfixed_reduce_s' to 'log_28_15_s_log_adEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'mabonsoc_mac_mulsub_24ns_4ns_29ns_29_1_1' to 'mabonsoc_mac_mulseOg' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'mabonsoc_mac_mulseOg': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'log_28_15_s'.
INFO: [HLS 200-111]  Elapsed time: 1.925 seconds; current allocated memory: 381.949 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'sqrt_fixed_28_15_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'sqrt_fixed_28_15_s'.
INFO: [HLS 200-111]  Elapsed time: 1.111 seconds; current allocated memory: 385.219 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'mabonsoc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'mabonsoc/Out_r' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mabonsoc/reward' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'mabonsoc' to 's_axilite & ap_ctrl_hs'.
WARNING: [RTGEN 206-101] Register 'Index_V' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'X_V_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'X_V_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'X_V_2' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'X_V_3' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'X_V_4' is power-on initialization.
WARNING: [RTGEN 206-101] Register 't_V' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'T_V_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'T_V_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'T_V_2' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'T_V_3' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'T_V_4' is power-on initialization.
INFO: [RTGEN 206-100] Bundling port 'return', 'Out_r' and 'reward' to AXI-Lite port BUS_A.
INFO: [SYN 201-210] Renamed object name 'mabonsoc_mux_53_14_1_1' to 'mabonsoc_mux_53_1fYi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'mabonsoc_sdiv_32ns_15ns_32_36_seq_1' to 'mabonsoc_sdiv_32ng8j' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'mabonsoc_udiv_18ns_14ns_18_22_1' to 'mabonsoc_udiv_18nhbi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'mabonsoc_mux_53_15_1_1' to 'mabonsoc_mux_53_1ibs' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'mabonsoc_mux_53_1fYi': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mabonsoc_mux_53_1ibs': 3 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mabonsoc_sdiv_32ng8j': 5 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mabonsoc_udiv_18nhbi': 5 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'mabonsoc'.
INFO: [HLS 200-111]  Elapsed time: 2.003 seconds; current allocated memory: 388.917 MB.
INFO: [RTMG 210-279] Implementing memory 'log_28_15_s_log_abkb_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'log_28_15_s_log_acud_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'log_28_15_s_log_adEe_rom' using distributed ROMs.
INFO: [RTMG 210-282] Generating pipelined core: 'mabonsoc_sdiv_32ng8j_div'
INFO: [RTMG 210-282] Generating pipelined core: 'mabonsoc_udiv_18nhbi_div'
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:16 ; elapsed = 00:01:11 . Memory (MB): peak = 478.797 ; gain = 387.438
INFO: [VHDL 208-304] Generating VHDL RTL for mabonsoc.
INFO: [VLOG 209-307] Generating Verilog RTL for mabonsoc.
INFO: [HLS 200-112] Total elapsed time: 70.867 seconds; peak allocated memory: 388.917 MB.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg484-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'mabonSOC/mabonsoc.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:01 ; elapsed = 00:00:50 . Memory (MB): peak = 178.723 ; gain = 88.766
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:01 ; elapsed = 00:00:50 . Memory (MB): peak = 178.723 ; gain = 88.766
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:03 ; elapsed = 00:00:53 . Memory (MB): peak = 256.820 ; gain = 166.863
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'log_apfixed_reduce::range_reduce<ap_fixed<29, 7, (ap_q_mode)5, (ap_o_mode)3, 0>, 4, 4, 24, 15>' into 'log_apfixed_reduce::log_traits<2>::range_reduction<24>' (E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_log_apfixed.h:252) automatically.
INFO: [XFORM 203-602] Inlining function 'log_apfixed_reduce::log_traits<2>::range_reduction<24>' into 'log_apfixed_reduce::log<28, 15>' (E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_log_apfixed.h:771) automatically.
INFO: [XFORM 203-602] Inlining function 'log_apfixed_reduce::log<27, 14>' into 'hls::log<27, 14>' (E:/xilinx/Vivado/2019.1/common/technology/autopilot\hls_math.h:1200) automatically.
INFO: [XFORM 203-602] Inlining function 'sqrt_fixed<27, 14>' into 'hls::sqrt<27, 14>' (E:/xilinx/Vivado/2019.1/common/technology/autopilot\hls_math.h:1272) automatically.
INFO: [XFORM 203-602] Inlining function 'hls::log<27, 14>' into 'mabonsoc' (mabonSOC/mabonsoc.cpp:22) automatically.
INFO: [XFORM 203-602] Inlining function 'hls::sqrt<27, 14>' into 'mabonsoc' (mabonSOC/mabonsoc.cpp:28) automatically.
WARNING: [SYNCHK 200-23] E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_sqrt_apfixed.h:272: variable-indexed range selection may cause suboptimal QoR.
INFO: [SYNCHK 200-10] 0 error(s), 1 warning(s).
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:04 ; elapsed = 00:00:54 . Memory (MB): peak = 314.758 ; gain = 224.801
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'sqrt_fixed<28, 15>' (E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_sqrt_apfixed.h:44:36).
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'mabonsoc' (mabonSOC/mabonsoc.cpp:2).
WARNING: [XFORM 203-505] Ignored pipeline directive for loop 'L1' (mabonSOC/mabonsoc.cpp:25) because its parent loop or function is pipelined.
WARNING: [XFORM 203-505] Ignored pipeline directive for loop 'L2' (mabonSOC/mabonsoc.cpp:33) because its parent loop or function is pipelined.
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'log_apfixed_reduce::log<28, 15>' (E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_log_apfixed.h:500:9).
INFO: [HLS 200-489] Unrolling loop 'Loop-1' (E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_sqrt_apfixed.h:267) in function 'sqrt_fixed<28, 15>' completely with a factor of 8.
INFO: [HLS 200-489] Unrolling loop 'Loop-2' (E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_sqrt_apfixed.h:295) in function 'sqrt_fixed<28, 15>' completely with a factor of 14.
INFO: [HLS 200-489] Unrolling loop 'L1' (mabonSOC/mabonsoc.cpp:25) in function 'mabonsoc' completely with a factor of 5.
INFO: [HLS 200-489] Unrolling loop 'L2' (mabonSOC/mabonsoc.cpp:33) in function 'mabonsoc' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'Loop-1' (E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_log_apfixed.h:729) in function 'log_apfixed_reduce::log<28, 15>' completely with a factor of 28.
INFO: [XFORM 203-101] Partitioning array 'UCB.V' (mabonSOC/mabonsoc.cpp:9) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'T.V'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'X.V'  in dimension 1 completely.
INFO: [XFORM 203-602] Inlining function 'log_apfixed_reduce::range_reduce<ap_fixed<29, 7, (ap_q_mode)5, (ap_o_mode)3, 0>, 4, 4, 24, 15>' into 'log_apfixed_reduce::log_traits<2>::range_reduction<24>' (E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_log_apfixed.h:252) automatically.
INFO: [XFORM 203-602] Inlining function 'log_apfixed_reduce::log_traits<2>::range_reduction<24>' into 'log_apfixed_reduce::log<28, 15>' (E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_log_apfixed.h:771) automatically.
INFO: [XFORM 203-602] Inlining function 'log_apfixed_reduce::log<27, 14>' into 'hls::log<27, 14>' (E:/xilinx/Vivado/2019.1/common/technology/autopilot\hls_math.h:1200) automatically.
INFO: [XFORM 203-602] Inlining function 'sqrt_fixed<27, 14>' into 'hls::sqrt<27, 14>' (E:/xilinx/Vivado/2019.1/common/technology/autopilot\hls_math.h:1272) automatically.
INFO: [XFORM 203-602] Inlining function 'hls::log<27, 14>' into 'mabonsoc' (mabonSOC/mabonsoc.cpp:22) automatically.
INFO: [XFORM 203-602] Inlining function 'hls::sqrt<27, 14>' into 'mabonsoc' (mabonSOC/mabonsoc.cpp:28) automatically.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock to (E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_sqrt_apfixed.h:372:1) in function 'sqrt_fixed<28, 15>'... converting 111 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock to (mabonSOC/mabonsoc.cpp:15:5) in function 'mabonsoc'... converting 7 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (mabonSOC/mabonsoc.cpp:16:5) to (mabonSOC/mabonsoc.cpp:20:2) in function 'mabonsoc'... converting 13 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (mabonSOC/mabonsoc.cpp:22:14) in function 'mabonsoc'... converting 7 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_log_apfixed.h:727:44) to (E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_log_apfixed.h:747:17) in function 'log_apfixed_reduce::log<28, 15>'... converting 29 basic blocks.
INFO: [XFORM 203-11] Balancing expressions in function 'mabonsoc' (mabonSOC/mabonsoc.cpp:2)...3 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'log_apfixed_reduce::log<28, 15>' (E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_log_apfixed.h:178:90)...3 expression(s) balanced.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:06 ; elapsed = 00:00:56 . Memory (MB): peak = 408.531 ; gain = 318.574
WARNING: [XFORM 203-631] Renaming function 'log_apfixed_reduce::log<28, 15>' to 'log<28, 15>' (E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_log_apfixed.h:178:90)
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:07 ; elapsed = 00:00:58 . Memory (MB): peak = 434.172 ; gain = 344.215
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'mabonsoc' ...
WARNING: [SYN 201-103] Legalizing function name 'log<28, 15>' to 'log_28_15_s'.
WARNING: [SYN 201-103] Legalizing function name 'sqrt_fixed<28, 15>' to 'sqrt_fixed_28_15_s'.
WARNING: [SYN 201-107] Renaming port name 'mabonsoc/Out' to 'mabonsoc/Out_r' to avoid the conflict with HDL keywords or other object names.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'log_28_15_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'log<28, 15>'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 7.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 57.914 seconds; current allocated memory: 371.176 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.331 seconds; current allocated memory: 372.371 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'sqrt_fixed_28_15_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'sqrt_fixed<28, 15>'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 11.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.725 seconds; current allocated memory: 373.492 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.412 seconds; current allocated memory: 375.010 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'mabonsoc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'mabonsoc'.
INFO: [SCHED 204-61] Pipelining result : Target II = 36, Final II = 36, Depth = 42.
WARNING: [SCHED 204-21] Estimated clock period (32.0805ns) exceeds the target (target clock period: 10ns, clock uncertainty: 1.25ns, effective delay budget: 8.75ns).
WARNING: [SCHED 204-21] The critical path in module 'mabonsoc' consists of the following:
	'sdiv' operation ('sdiv_ln1148', mabonSOC/mabonsoc.cpp:29) [73]  (4.34 ns)
	'add' operation ('UCB[0].V', mabonSOC/mabonsoc.cpp:30) [75]  (1.94 ns)
	'icmp' operation ('icmp_ln1495', mabonSOC/mabonsoc.cpp:35) [112]  (2.32 ns)
	'mux' operation ('tmp', mabonSOC/mabonsoc.cpp:35) [115]  (2.14 ns)
	'icmp' operation ('icmp_ln1495_1', mabonSOC/mabonsoc.cpp:35) [116]  (2.32 ns)
	'select' operation ('select_ln35', mabonSOC/mabonsoc.cpp:35) [117]  (0.993 ns)
	'mux' operation ('tmp_2', mabonSOC/mabonsoc.cpp:35) [119]  (2.14 ns)
	'icmp' operation ('icmp_ln1495_2', mabonSOC/mabonsoc.cpp:35) [120]  (2.32 ns)
	'select' operation ('select_ln35_1', mabonSOC/mabonsoc.cpp:35) [121]  (0.993 ns)
	'mux' operation ('tmp_3', mabonSOC/mabonsoc.cpp:35) [123]  (2.14 ns)
	'icmp' operation ('icmp_ln1495_3', mabonSOC/mabonsoc.cpp:35) [124]  (2.32 ns)
	'select' operation ('select_ln35_2', mabonSOC/mabonsoc.cpp:35) [125]  (0.98 ns)
	'mux' operation ('tmp_4', mabonSOC/mabonsoc.cpp:39) [126]  (2.14 ns)
	'add' operation ('add_ln700_1', mabonSOC/mabonsoc.cpp:39) [127]  (1.81 ns)
	'select' operation ('select_ln700_19', mabonSOC/mabonsoc.cpp:39) [138]  (0 ns)
	'select' operation ('select_ln700_20', mabonSOC/mabonsoc.cpp:39) [140]  (0.702 ns)
	'select' operation ('select_ln700_21', mabonSOC/mabonsoc.cpp:39) [142]  (0.702 ns)
	multiplexor before 'phi' operation ('T_V_3_new_2', mabonSOC/mabonsoc.cpp:39) with incoming values : ('select_ln700_21', mabonSOC/mabonsoc.cpp:39) [187]  (1.77 ns)
	'phi' operation ('T_V_3_new_2', mabonSOC/mabonsoc.cpp:39) with incoming values : ('select_ln700_21', mabonSOC/mabonsoc.cpp:39) [187]  (0 ns)
	'store' operation ('T_V_3_write_ln39', mabonSOC/mabonsoc.cpp:39) of variable 'T_V_3_new_2', mabonSOC/mabonsoc.cpp:39 on static variable 'T_V_3' [201]  (0 ns)
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.79 seconds; current allocated memory: 376.166 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.996 seconds; current allocated memory: 378.108 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'log_28_15_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'log_28_15_s_log_apfixed_reduce_3' to 'log_28_15_s_log_abkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'log_28_15_s_log_apfixed_reduce_2' to 'log_28_15_s_log_acud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'log_28_15_s_log_apfixed_reduce_s' to 'log_28_15_s_log_adEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'mabonsoc_mac_mulsub_24ns_4ns_29ns_29_1_1' to 'mabonsoc_mac_mulseOg' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'mabonsoc_mac_mulseOg': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'log_28_15_s'.
INFO: [HLS 200-111]  Elapsed time: 1.917 seconds; current allocated memory: 381.974 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'sqrt_fixed_28_15_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'sqrt_fixed_28_15_s'.
INFO: [HLS 200-111]  Elapsed time: 1.113 seconds; current allocated memory: 385.212 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'mabonsoc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'mabonsoc/Out_r' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mabonsoc/reward' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'mabonsoc' to 's_axilite & ap_ctrl_hs'.
WARNING: [RTGEN 206-101] Register 'Index_V' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'X_V_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'X_V_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'X_V_2' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'X_V_3' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'X_V_4' is power-on initialization.
WARNING: [RTGEN 206-101] Register 't_V' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'T_V_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'T_V_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'T_V_2' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'T_V_3' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'T_V_4' is power-on initialization.
INFO: [RTGEN 206-100] Bundling port 'return', 'Out_r' and 'reward' to AXI-Lite port BUS_A.
INFO: [SYN 201-210] Renamed object name 'mabonsoc_mux_53_14_1_1' to 'mabonsoc_mux_53_1fYi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'mabonsoc_sdiv_32ns_15ns_32_36_1' to 'mabonsoc_sdiv_32ng8j' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'mabonsoc_udiv_18ns_14ns_18_22_1' to 'mabonsoc_udiv_18nhbi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'mabonsoc_mux_53_15_1_1' to 'mabonsoc_mux_53_1ibs' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'mabonsoc_mux_53_1fYi': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mabonsoc_mux_53_1ibs': 3 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mabonsoc_sdiv_32ng8j': 5 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mabonsoc_udiv_18nhbi': 5 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'mabonsoc'.
INFO: [HLS 200-111]  Elapsed time: 1.913 seconds; current allocated memory: 388.857 MB.
INFO: [RTMG 210-279] Implementing memory 'log_28_15_s_log_abkb_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'log_28_15_s_log_acud_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'log_28_15_s_log_adEe_rom' using distributed ROMs.
INFO: [RTMG 210-282] Generating pipelined core: 'mabonsoc_sdiv_32ng8j_div'
INFO: [RTMG 210-282] Generating pipelined core: 'mabonsoc_udiv_18nhbi_div'
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:17 ; elapsed = 00:01:10 . Memory (MB): peak = 479.465 ; gain = 389.508
INFO: [VHDL 208-304] Generating VHDL RTL for mabonsoc.
INFO: [VLOG 209-307] Generating Verilog RTL for mabonsoc.
INFO: [HLS 200-112] Total elapsed time: 70.116 seconds; peak allocated memory: 388.857 MB.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg484-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'mabonSOC/mabonsoc.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:01 ; elapsed = 00:00:50 . Memory (MB): peak = 178.199 ; gain = 86.875
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:01 ; elapsed = 00:00:50 . Memory (MB): peak = 178.199 ; gain = 86.875
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:03 ; elapsed = 00:00:53 . Memory (MB): peak = 259.059 ; gain = 167.734
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'log_apfixed_reduce::range_reduce<ap_fixed<29, 7, (ap_q_mode)5, (ap_o_mode)3, 0>, 4, 4, 24, 15>' into 'log_apfixed_reduce::log_traits<2>::range_reduction<24>' (E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_log_apfixed.h:252) automatically.
INFO: [XFORM 203-602] Inlining function 'log_apfixed_reduce::log_traits<2>::range_reduction<24>' into 'log_apfixed_reduce::log<28, 15>' (E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_log_apfixed.h:771) automatically.
INFO: [XFORM 203-602] Inlining function 'log_apfixed_reduce::log<27, 14>' into 'hls::log<27, 14>' (E:/xilinx/Vivado/2019.1/common/technology/autopilot\hls_math.h:1200) automatically.
INFO: [XFORM 203-602] Inlining function 'sqrt_fixed<27, 14>' into 'hls::sqrt<27, 14>' (E:/xilinx/Vivado/2019.1/common/technology/autopilot\hls_math.h:1272) automatically.
INFO: [XFORM 203-602] Inlining function 'hls::log<27, 14>' into 'mabonsoc' (mabonSOC/mabonsoc.cpp:22) automatically.
INFO: [XFORM 203-602] Inlining function 'hls::sqrt<27, 14>' into 'mabonsoc' (mabonSOC/mabonsoc.cpp:28) automatically.
WARNING: [SYNCHK 200-23] E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_sqrt_apfixed.h:272: variable-indexed range selection may cause suboptimal QoR.
INFO: [SYNCHK 200-10] 0 error(s), 1 warning(s).
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:04 ; elapsed = 00:00:54 . Memory (MB): peak = 313.969 ; gain = 222.645
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'sqrt_fixed<28, 15>' (E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_sqrt_apfixed.h:44:36).
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'mabonsoc' (mabonSOC/mabonsoc.cpp:2).
WARNING: [XFORM 203-505] Ignored pipeline directive for loop 'L1' (mabonSOC/mabonsoc.cpp:25) because its parent loop or function is pipelined.
WARNING: [XFORM 203-505] Ignored pipeline directive for loop 'L2' (mabonSOC/mabonsoc.cpp:33) because its parent loop or function is pipelined.
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'log_apfixed_reduce::log<28, 15>' (E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_log_apfixed.h:500:9).
INFO: [HLS 200-489] Unrolling loop 'Loop-1' (E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_sqrt_apfixed.h:267) in function 'sqrt_fixed<28, 15>' completely with a factor of 8.
INFO: [HLS 200-489] Unrolling loop 'Loop-2' (E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_sqrt_apfixed.h:295) in function 'sqrt_fixed<28, 15>' completely with a factor of 14.
INFO: [HLS 200-489] Unrolling loop 'L1' (mabonSOC/mabonsoc.cpp:25) in function 'mabonsoc' completely with a factor of 5.
INFO: [HLS 200-489] Unrolling loop 'L2' (mabonSOC/mabonsoc.cpp:33) in function 'mabonsoc' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'Loop-1' (E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_log_apfixed.h:729) in function 'log_apfixed_reduce::log<28, 15>' completely with a factor of 28.
INFO: [XFORM 203-101] Partitioning array 'UCB.V' (mabonSOC/mabonsoc.cpp:9) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'T.V'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'X.V'  in dimension 1 completely.
INFO: [XFORM 203-602] Inlining function 'log_apfixed_reduce::range_reduce<ap_fixed<29, 7, (ap_q_mode)5, (ap_o_mode)3, 0>, 4, 4, 24, 15>' into 'log_apfixed_reduce::log_traits<2>::range_reduction<24>' (E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_log_apfixed.h:252) automatically.
INFO: [XFORM 203-602] Inlining function 'log_apfixed_reduce::log_traits<2>::range_reduction<24>' into 'log_apfixed_reduce::log<28, 15>' (E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_log_apfixed.h:771) automatically.
INFO: [XFORM 203-602] Inlining function 'log_apfixed_reduce::log<27, 14>' into 'hls::log<27, 14>' (E:/xilinx/Vivado/2019.1/common/technology/autopilot\hls_math.h:1200) automatically.
INFO: [XFORM 203-602] Inlining function 'sqrt_fixed<27, 14>' into 'hls::sqrt<27, 14>' (E:/xilinx/Vivado/2019.1/common/technology/autopilot\hls_math.h:1272) automatically.
INFO: [XFORM 203-602] Inlining function 'hls::log<27, 14>' into 'mabonsoc' (mabonSOC/mabonsoc.cpp:22) automatically.
INFO: [XFORM 203-602] Inlining function 'hls::sqrt<27, 14>' into 'mabonsoc' (mabonSOC/mabonsoc.cpp:28) automatically.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock to (E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_sqrt_apfixed.h:372:1) in function 'sqrt_fixed<28, 15>'... converting 111 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock to (mabonSOC/mabonsoc.cpp:15:5) in function 'mabonsoc'... converting 7 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (mabonSOC/mabonsoc.cpp:16:5) to (mabonSOC/mabonsoc.cpp:20:2) in function 'mabonsoc'... converting 13 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (mabonSOC/mabonsoc.cpp:22:14) in function 'mabonsoc'... converting 7 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_log_apfixed.h:727:44) to (E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_log_apfixed.h:747:17) in function 'log_apfixed_reduce::log<28, 15>'... converting 29 basic blocks.
INFO: [XFORM 203-11] Balancing expressions in function 'mabonsoc' (mabonSOC/mabonsoc.cpp:2)...3 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'log_apfixed_reduce::log<28, 15>' (E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_log_apfixed.h:178:90)...3 expression(s) balanced.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:06 ; elapsed = 00:00:56 . Memory (MB): peak = 409.016 ; gain = 317.691
WARNING: [XFORM 203-631] Renaming function 'log_apfixed_reduce::log<28, 15>' to 'log<28, 15>' (E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_log_apfixed.h:178:90)
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:07 ; elapsed = 00:00:58 . Memory (MB): peak = 433.285 ; gain = 341.961
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'mabonsoc' ...
WARNING: [SYN 201-103] Legalizing function name 'log<28, 15>' to 'log_28_15_s'.
WARNING: [SYN 201-103] Legalizing function name 'sqrt_fixed<28, 15>' to 'sqrt_fixed_28_15_s'.
WARNING: [SYN 201-107] Renaming port name 'mabonsoc/Out' to 'mabonsoc/Out_r' to avoid the conflict with HDL keywords or other object names.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'log_28_15_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'log<28, 15>'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 7.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 57.979 seconds; current allocated memory: 371.177 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.346 seconds; current allocated memory: 372.371 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'sqrt_fixed_28_15_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'sqrt_fixed<28, 15>'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 11.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.729 seconds; current allocated memory: 373.492 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.417 seconds; current allocated memory: 375.010 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'mabonsoc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'mabonsoc'.
INFO: [SCHED 204-61] Pipelining result : Target II = 38, Final II = 38, Depth = 46.
WARNING: [SCHED 204-21] Estimated clock period (10.9105ns) exceeds the target (target clock period: 10ns, clock uncertainty: 1.25ns, effective delay budget: 8.75ns).
WARNING: [SCHED 204-21] The critical path in module 'mabonsoc' consists of the following:
	'icmp' operation ('icmp_ln1495_1', mabonSOC/mabonsoc.cpp:35) [116]  (2.32 ns)
	'select' operation ('select_ln35', mabonSOC/mabonsoc.cpp:35) [117]  (0.993 ns)
	'mux' operation ('tmp_2', mabonSOC/mabonsoc.cpp:35) [119]  (2.14 ns)
	'icmp' operation ('icmp_ln1495_2', mabonSOC/mabonsoc.cpp:35) [120]  (2.32 ns)
	'select' operation ('select_ln35_1', mabonSOC/mabonsoc.cpp:35) [121]  (0.993 ns)
	'mux' operation ('tmp_3', mabonSOC/mabonsoc.cpp:35) [123]  (2.14 ns)
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.779 seconds; current allocated memory: 376.169 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 1.023 seconds; current allocated memory: 378.127 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'log_28_15_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'log_28_15_s_log_apfixed_reduce_3' to 'log_28_15_s_log_abkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'log_28_15_s_log_apfixed_reduce_2' to 'log_28_15_s_log_acud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'log_28_15_s_log_apfixed_reduce_s' to 'log_28_15_s_log_adEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'mabonsoc_mac_mulsub_24ns_4ns_29ns_29_1_1' to 'mabonsoc_mac_mulseOg' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'mabonsoc_mac_mulseOg': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'log_28_15_s'.
INFO: [HLS 200-111]  Elapsed time: 1.932 seconds; current allocated memory: 381.993 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'sqrt_fixed_28_15_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'sqrt_fixed_28_15_s'.
INFO: [HLS 200-111]  Elapsed time: 1.119 seconds; current allocated memory: 385.231 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'mabonsoc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'mabonsoc/Out_r' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mabonsoc/reward' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'mabonsoc' to 's_axilite & ap_ctrl_hs'.
WARNING: [RTGEN 206-101] Register 'Index_V' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'X_V_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'X_V_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'X_V_2' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'X_V_3' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'X_V_4' is power-on initialization.
WARNING: [RTGEN 206-101] Register 't_V' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'T_V_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'T_V_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'T_V_2' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'T_V_3' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'T_V_4' is power-on initialization.
INFO: [RTGEN 206-100] Bundling port 'return', 'Out_r' and 'reward' to AXI-Lite port BUS_A.
INFO: [SYN 201-210] Renamed object name 'mabonsoc_mux_53_14_1_1' to 'mabonsoc_mux_53_1fYi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'mabonsoc_sdiv_32ns_15ns_32_36_1' to 'mabonsoc_sdiv_32ng8j' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'mabonsoc_udiv_18ns_14ns_18_22_1' to 'mabonsoc_udiv_18nhbi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'mabonsoc_mux_53_15_1_1' to 'mabonsoc_mux_53_1ibs' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'mabonsoc_mux_53_1fYi': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mabonsoc_mux_53_1ibs': 3 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mabonsoc_sdiv_32ng8j': 5 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mabonsoc_udiv_18nhbi': 5 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'mabonsoc'.
INFO: [HLS 200-111]  Elapsed time: 1.943 seconds; current allocated memory: 388.941 MB.
INFO: [RTMG 210-279] Implementing memory 'log_28_15_s_log_abkb_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'log_28_15_s_log_acud_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'log_28_15_s_log_adEe_rom' using distributed ROMs.
INFO: [RTMG 210-282] Generating pipelined core: 'mabonsoc_sdiv_32ng8j_div'
INFO: [RTMG 210-282] Generating pipelined core: 'mabonsoc_udiv_18nhbi_div'
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:17 ; elapsed = 00:01:10 . Memory (MB): peak = 479.305 ; gain = 387.980
INFO: [VHDL 208-304] Generating VHDL RTL for mabonsoc.
INFO: [VLOG 209-307] Generating Verilog RTL for mabonsoc.
INFO: [HLS 200-112] Total elapsed time: 70.284 seconds; peak allocated memory: 388.941 MB.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg484-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'mabonSOC/mabonsoc.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:01 ; elapsed = 00:00:50 . Memory (MB): peak = 179.402 ; gain = 88.059
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:01 ; elapsed = 00:00:50 . Memory (MB): peak = 179.402 ; gain = 88.059
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:03 ; elapsed = 00:00:53 . Memory (MB): peak = 256.988 ; gain = 165.645
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'log_apfixed_reduce::range_reduce<ap_fixed<29, 7, (ap_q_mode)5, (ap_o_mode)3, 0>, 4, 4, 24, 15>' into 'log_apfixed_reduce::log_traits<2>::range_reduction<24>' (E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_log_apfixed.h:252) automatically.
INFO: [XFORM 203-602] Inlining function 'log_apfixed_reduce::log_traits<2>::range_reduction<24>' into 'log_apfixed_reduce::log<28, 15>' (E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_log_apfixed.h:771) automatically.
INFO: [XFORM 203-602] Inlining function 'log_apfixed_reduce::log<27, 14>' into 'hls::log<27, 14>' (E:/xilinx/Vivado/2019.1/common/technology/autopilot\hls_math.h:1200) automatically.
INFO: [XFORM 203-602] Inlining function 'sqrt_fixed<27, 14>' into 'hls::sqrt<27, 14>' (E:/xilinx/Vivado/2019.1/common/technology/autopilot\hls_math.h:1272) automatically.
INFO: [XFORM 203-602] Inlining function 'hls::log<27, 14>' into 'mabonsoc' (mabonSOC/mabonsoc.cpp:22) automatically.
INFO: [XFORM 203-602] Inlining function 'hls::sqrt<27, 14>' into 'mabonsoc' (mabonSOC/mabonsoc.cpp:28) automatically.
WARNING: [SYNCHK 200-23] E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_sqrt_apfixed.h:272: variable-indexed range selection may cause suboptimal QoR.
INFO: [SYNCHK 200-10] 0 error(s), 1 warning(s).
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:03 ; elapsed = 00:00:54 . Memory (MB): peak = 314.730 ; gain = 223.387
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'sqrt_fixed<28, 15>' (E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_sqrt_apfixed.h:44:36).
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'mabonsoc' (mabonSOC/mabonsoc.cpp:2).
WARNING: [XFORM 203-505] Ignored pipeline directive for loop 'L1' (mabonSOC/mabonsoc.cpp:25) because its parent loop or function is pipelined.
WARNING: [XFORM 203-505] Ignored pipeline directive for loop 'L2' (mabonSOC/mabonsoc.cpp:33) because its parent loop or function is pipelined.
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'log_apfixed_reduce::log<28, 15>' (E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_log_apfixed.h:500:9).
INFO: [HLS 200-489] Unrolling loop 'Loop-1' (E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_sqrt_apfixed.h:267) in function 'sqrt_fixed<28, 15>' completely with a factor of 8.
INFO: [HLS 200-489] Unrolling loop 'Loop-2' (E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_sqrt_apfixed.h:295) in function 'sqrt_fixed<28, 15>' completely with a factor of 14.
INFO: [HLS 200-489] Unrolling loop 'L1' (mabonSOC/mabonsoc.cpp:25) in function 'mabonsoc' completely with a factor of 5.
INFO: [HLS 200-489] Unrolling loop 'L2' (mabonSOC/mabonsoc.cpp:33) in function 'mabonsoc' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'Loop-1' (E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_log_apfixed.h:729) in function 'log_apfixed_reduce::log<28, 15>' completely with a factor of 28.
INFO: [XFORM 203-101] Partitioning array 'UCB.V' (mabonSOC/mabonsoc.cpp:9) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'T.V'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'X.V'  in dimension 1 completely.
INFO: [XFORM 203-602] Inlining function 'log_apfixed_reduce::range_reduce<ap_fixed<29, 7, (ap_q_mode)5, (ap_o_mode)3, 0>, 4, 4, 24, 15>' into 'log_apfixed_reduce::log_traits<2>::range_reduction<24>' (E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_log_apfixed.h:252) automatically.
INFO: [XFORM 203-602] Inlining function 'log_apfixed_reduce::log_traits<2>::range_reduction<24>' into 'log_apfixed_reduce::log<28, 15>' (E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_log_apfixed.h:771) automatically.
INFO: [XFORM 203-602] Inlining function 'log_apfixed_reduce::log<27, 14>' into 'hls::log<27, 14>' (E:/xilinx/Vivado/2019.1/common/technology/autopilot\hls_math.h:1200) automatically.
INFO: [XFORM 203-602] Inlining function 'sqrt_fixed<27, 14>' into 'hls::sqrt<27, 14>' (E:/xilinx/Vivado/2019.1/common/technology/autopilot\hls_math.h:1272) automatically.
INFO: [XFORM 203-602] Inlining function 'hls::log<27, 14>' into 'mabonsoc' (mabonSOC/mabonsoc.cpp:22) automatically.
INFO: [XFORM 203-602] Inlining function 'hls::sqrt<27, 14>' into 'mabonsoc' (mabonSOC/mabonsoc.cpp:28) automatically.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock to (E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_sqrt_apfixed.h:372:1) in function 'sqrt_fixed<28, 15>'... converting 111 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock to (mabonSOC/mabonsoc.cpp:15:5) in function 'mabonsoc'... converting 7 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (mabonSOC/mabonsoc.cpp:16:5) to (mabonSOC/mabonsoc.cpp:20:2) in function 'mabonsoc'... converting 13 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (mabonSOC/mabonsoc.cpp:22:14) in function 'mabonsoc'... converting 7 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_log_apfixed.h:727:44) to (E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_log_apfixed.h:747:17) in function 'log_apfixed_reduce::log<28, 15>'... converting 29 basic blocks.
INFO: [XFORM 203-11] Balancing expressions in function 'mabonsoc' (mabonSOC/mabonsoc.cpp:2)...3 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'log_apfixed_reduce::log<28, 15>' (E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_log_apfixed.h:178:90)...3 expression(s) balanced.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:05 ; elapsed = 00:00:56 . Memory (MB): peak = 407.504 ; gain = 316.160
WARNING: [XFORM 203-631] Renaming function 'log_apfixed_reduce::log<28, 15>' to 'log<28, 15>' (E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_log_apfixed.h:178:90)
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:07 ; elapsed = 00:00:58 . Memory (MB): peak = 433.352 ; gain = 342.008
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'mabonsoc' ...
WARNING: [SYN 201-103] Legalizing function name 'log<28, 15>' to 'log_28_15_s'.
WARNING: [SYN 201-103] Legalizing function name 'sqrt_fixed<28, 15>' to 'sqrt_fixed_28_15_s'.
WARNING: [SYN 201-107] Renaming port name 'mabonsoc/Out' to 'mabonsoc/Out_r' to avoid the conflict with HDL keywords or other object names.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'log_28_15_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'log<28, 15>'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 7.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 58.216 seconds; current allocated memory: 371.176 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.328 seconds; current allocated memory: 372.371 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'sqrt_fixed_28_15_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'sqrt_fixed<28, 15>'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 11.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.734 seconds; current allocated memory: 373.492 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.425 seconds; current allocated memory: 375.008 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'mabonsoc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'mabonsoc'.
INFO: [SCHED 204-61] Pipelining result : Target II = 39, Final II = 39, Depth = 46.
WARNING: [SCHED 204-21] Estimated clock period (9.695ns) exceeds the target (target clock period: 10ns, clock uncertainty: 1.25ns, effective delay budget: 8.75ns).
WARNING: [SCHED 204-21] The critical path in module 'mabonsoc' consists of the following:
	'load' operation ('Index_V_load', mabonSOC/mabonsoc.cpp:14) on static variable 'Index_V' [25]  (0 ns)
	'mux' operation ('tmp_1', mabonSOC/mabonsoc.cpp:14) [34]  (2.14 ns)
	'add' operation ('add_ln700', mabonSOC/mabonsoc.cpp:14) [35]  (1.81 ns)
	'select' operation ('select_ln700_3', mabonSOC/mabonsoc.cpp:14) [42]  (0 ns)
	'select' operation ('select_ln700_4', mabonSOC/mabonsoc.cpp:14) [43]  (0.702 ns)
	'select' operation ('select_ln700_5', mabonSOC/mabonsoc.cpp:14) [44]  (0.702 ns)
	'sdiv' operation ('sdiv_ln1148_2', mabonSOC/mabonsoc.cpp:29) [91]  (4.34 ns)
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.745 seconds; current allocated memory: 376.168 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.843 seconds; current allocated memory: 377.938 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'log_28_15_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'log_28_15_s_log_apfixed_reduce_3' to 'log_28_15_s_log_abkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'log_28_15_s_log_apfixed_reduce_2' to 'log_28_15_s_log_acud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'log_28_15_s_log_apfixed_reduce_s' to 'log_28_15_s_log_adEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'mabonsoc_mac_mulsub_24ns_4ns_29ns_29_1_1' to 'mabonsoc_mac_mulseOg' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'mabonsoc_mac_mulseOg': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'log_28_15_s'.
INFO: [HLS 200-111]  Elapsed time: 1.451 seconds; current allocated memory: 381.272 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'sqrt_fixed_28_15_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'sqrt_fixed_28_15_s'.
INFO: [HLS 200-111]  Elapsed time: 1.112 seconds; current allocated memory: 384.510 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'mabonsoc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'mabonsoc/Out_r' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mabonsoc/reward' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'mabonsoc' to 's_axilite & ap_ctrl_hs'.
WARNING: [RTGEN 206-101] Register 'Index_V' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'X_V_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'X_V_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'X_V_2' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'X_V_3' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'X_V_4' is power-on initialization.
WARNING: [RTGEN 206-101] Register 't_V' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'T_V_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'T_V_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'T_V_2' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'T_V_3' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'T_V_4' is power-on initialization.
INFO: [RTGEN 206-100] Bundling port 'return', 'Out_r' and 'reward' to AXI-Lite port BUS_A.
INFO: [SYN 201-210] Renamed object name 'mabonsoc_mux_53_14_1_1' to 'mabonsoc_mux_53_1fYi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'mabonsoc_sdiv_32ns_15ns_32_36_1' to 'mabonsoc_sdiv_32ng8j' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'mabonsoc_udiv_18ns_14ns_18_22_1' to 'mabonsoc_udiv_18nhbi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'mabonsoc_mux_53_15_1_1' to 'mabonsoc_mux_53_1ibs' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'mabonsoc_mux_53_1fYi': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mabonsoc_mux_53_1ibs': 3 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mabonsoc_sdiv_32ng8j': 5 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mabonsoc_udiv_18nhbi': 5 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'mabonsoc'.
INFO: [HLS 200-111]  Elapsed time: 1.899 seconds; current allocated memory: 388.089 MB.
INFO: [RTMG 210-279] Implementing memory 'log_28_15_s_log_abkb_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'log_28_15_s_log_acud_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'log_28_15_s_log_adEe_rom' using distributed ROMs.
INFO: [RTMG 210-282] Generating pipelined core: 'mabonsoc_sdiv_32ng8j_div'
INFO: [RTMG 210-282] Generating pipelined core: 'mabonsoc_udiv_18nhbi_div'
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:15 ; elapsed = 00:01:09 . Memory (MB): peak = 477.504 ; gain = 386.160
INFO: [VHDL 208-304] Generating VHDL RTL for mabonsoc.
INFO: [VLOG 209-307] Generating Verilog RTL for mabonsoc.
INFO: [HLS 200-112] Total elapsed time: 69.288 seconds; peak allocated memory: 388.089 MB.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg484-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'mabonSOC/mabonsoc.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:01 ; elapsed = 00:00:51 . Memory (MB): peak = 178.719 ; gain = 87.348
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:01 ; elapsed = 00:00:51 . Memory (MB): peak = 178.719 ; gain = 87.348
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:03 ; elapsed = 00:00:54 . Memory (MB): peak = 259.891 ; gain = 168.520
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'log_apfixed_reduce::range_reduce<ap_fixed<29, 7, (ap_q_mode)5, (ap_o_mode)3, 0>, 4, 4, 24, 15>' into 'log_apfixed_reduce::log_traits<2>::range_reduction<24>' (E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_log_apfixed.h:252) automatically.
INFO: [XFORM 203-602] Inlining function 'log_apfixed_reduce::log_traits<2>::range_reduction<24>' into 'log_apfixed_reduce::log<28, 15>' (E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_log_apfixed.h:771) automatically.
INFO: [XFORM 203-602] Inlining function 'log_apfixed_reduce::log<27, 14>' into 'hls::log<27, 14>' (E:/xilinx/Vivado/2019.1/common/technology/autopilot\hls_math.h:1200) automatically.
INFO: [XFORM 203-602] Inlining function 'sqrt_fixed<27, 14>' into 'hls::sqrt<27, 14>' (E:/xilinx/Vivado/2019.1/common/technology/autopilot\hls_math.h:1272) automatically.
INFO: [XFORM 203-602] Inlining function 'hls::log<27, 14>' into 'mabonsoc' (mabonSOC/mabonsoc.cpp:22) automatically.
INFO: [XFORM 203-602] Inlining function 'hls::sqrt<27, 14>' into 'mabonsoc' (mabonSOC/mabonsoc.cpp:28) automatically.
WARNING: [SYNCHK 200-23] E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_sqrt_apfixed.h:272: variable-indexed range selection may cause suboptimal QoR.
INFO: [SYNCHK 200-10] 0 error(s), 1 warning(s).
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:03 ; elapsed = 00:00:55 . Memory (MB): peak = 313.730 ; gain = 222.359
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'sqrt_fixed<28, 15>' (E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_sqrt_apfixed.h:44:36).
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'mabonsoc' (mabonSOC/mabonsoc.cpp:2).
WARNING: [XFORM 203-505] Ignored pipeline directive for loop 'L1' (mabonSOC/mabonsoc.cpp:25) because its parent loop or function is pipelined.
WARNING: [XFORM 203-505] Ignored pipeline directive for loop 'L2' (mabonSOC/mabonsoc.cpp:33) because its parent loop or function is pipelined.
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'log_apfixed_reduce::log<28, 15>' (E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_log_apfixed.h:500:9).
INFO: [HLS 200-489] Unrolling loop 'Loop-1' (E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_sqrt_apfixed.h:267) in function 'sqrt_fixed<28, 15>' completely with a factor of 8.
INFO: [HLS 200-489] Unrolling loop 'Loop-2' (E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_sqrt_apfixed.h:295) in function 'sqrt_fixed<28, 15>' completely with a factor of 14.
INFO: [HLS 200-489] Unrolling loop 'L1' (mabonSOC/mabonsoc.cpp:25) in function 'mabonsoc' completely with a factor of 5.
INFO: [HLS 200-489] Unrolling loop 'L2' (mabonSOC/mabonsoc.cpp:33) in function 'mabonsoc' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'Loop-1' (E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_log_apfixed.h:729) in function 'log_apfixed_reduce::log<28, 15>' completely with a factor of 28.
INFO: [XFORM 203-101] Partitioning array 'UCB.V' (mabonSOC/mabonsoc.cpp:9) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'T.V'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'X.V'  in dimension 1 completely.
INFO: [XFORM 203-602] Inlining function 'log_apfixed_reduce::range_reduce<ap_fixed<29, 7, (ap_q_mode)5, (ap_o_mode)3, 0>, 4, 4, 24, 15>' into 'log_apfixed_reduce::log_traits<2>::range_reduction<24>' (E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_log_apfixed.h:252) automatically.
INFO: [XFORM 203-602] Inlining function 'log_apfixed_reduce::log_traits<2>::range_reduction<24>' into 'log_apfixed_reduce::log<28, 15>' (E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_log_apfixed.h:771) automatically.
INFO: [XFORM 203-602] Inlining function 'log_apfixed_reduce::log<27, 14>' into 'hls::log<27, 14>' (E:/xilinx/Vivado/2019.1/common/technology/autopilot\hls_math.h:1200) automatically.
INFO: [XFORM 203-602] Inlining function 'sqrt_fixed<27, 14>' into 'hls::sqrt<27, 14>' (E:/xilinx/Vivado/2019.1/common/technology/autopilot\hls_math.h:1272) automatically.
INFO: [XFORM 203-602] Inlining function 'hls::log<27, 14>' into 'mabonsoc' (mabonSOC/mabonsoc.cpp:22) automatically.
INFO: [XFORM 203-602] Inlining function 'hls::sqrt<27, 14>' into 'mabonsoc' (mabonSOC/mabonsoc.cpp:28) automatically.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock to (E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_sqrt_apfixed.h:372:1) in function 'sqrt_fixed<28, 15>'... converting 111 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock to (mabonSOC/mabonsoc.cpp:15:5) in function 'mabonsoc'... converting 7 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (mabonSOC/mabonsoc.cpp:16:5) to (mabonSOC/mabonsoc.cpp:20:2) in function 'mabonsoc'... converting 13 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (mabonSOC/mabonsoc.cpp:22:14) in function 'mabonsoc'... converting 7 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_log_apfixed.h:727:44) to (E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_log_apfixed.h:747:17) in function 'log_apfixed_reduce::log<28, 15>'... converting 29 basic blocks.
INFO: [XFORM 203-11] Balancing expressions in function 'mabonsoc' (mabonSOC/mabonsoc.cpp:2)...3 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'log_apfixed_reduce::log<28, 15>' (E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_log_apfixed.h:178:90)...3 expression(s) balanced.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:06 ; elapsed = 00:00:57 . Memory (MB): peak = 408.070 ; gain = 316.699
WARNING: [XFORM 203-631] Renaming function 'log_apfixed_reduce::log<28, 15>' to 'log<28, 15>' (E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_log_apfixed.h:178:90)
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:07 ; elapsed = 00:00:58 . Memory (MB): peak = 433.996 ; gain = 342.625
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'mabonsoc' ...
WARNING: [SYN 201-103] Legalizing function name 'log<28, 15>' to 'log_28_15_s'.
WARNING: [SYN 201-103] Legalizing function name 'sqrt_fixed<28, 15>' to 'sqrt_fixed_28_15_s'.
WARNING: [SYN 201-107] Renaming port name 'mabonsoc/Out' to 'mabonsoc/Out_r' to avoid the conflict with HDL keywords or other object names.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'log_28_15_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'log<28, 15>'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 7.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 58.606 seconds; current allocated memory: 371.177 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.331 seconds; current allocated memory: 372.371 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'sqrt_fixed_28_15_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'sqrt_fixed<28, 15>'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 11.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.722 seconds; current allocated memory: 373.490 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.409 seconds; current allocated memory: 375.008 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'mabonsoc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'mabonsoc'.
INFO: [SCHED 204-61] Pipelining result : Target II = 40, Final II = 40, Depth = 47.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.694 seconds; current allocated memory: 376.165 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.999 seconds; current allocated memory: 378.140 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'log_28_15_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'log_28_15_s_log_apfixed_reduce_3' to 'log_28_15_s_log_abkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'log_28_15_s_log_apfixed_reduce_2' to 'log_28_15_s_log_acud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'log_28_15_s_log_apfixed_reduce_s' to 'log_28_15_s_log_adEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'mabonsoc_mac_mulsub_24ns_4ns_29ns_29_1_1' to 'mabonsoc_mac_mulseOg' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'mabonsoc_mac_mulseOg': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'log_28_15_s'.
INFO: [HLS 200-111]  Elapsed time: 1.928 seconds; current allocated memory: 382.022 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'sqrt_fixed_28_15_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'sqrt_fixed_28_15_s'.
INFO: [HLS 200-111]  Elapsed time: 1.111 seconds; current allocated memory: 385.260 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'mabonsoc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'mabonsoc/Out_r' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mabonsoc/reward' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'mabonsoc' to 's_axilite & ap_ctrl_hs'.
WARNING: [RTGEN 206-101] Register 'Index_V' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'X_V_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'X_V_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'X_V_2' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'X_V_3' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'X_V_4' is power-on initialization.
WARNING: [RTGEN 206-101] Register 't_V' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'T_V_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'T_V_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'T_V_2' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'T_V_3' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'T_V_4' is power-on initialization.
INFO: [RTGEN 206-100] Bundling port 'return', 'Out_r' and 'reward' to AXI-Lite port BUS_A.
INFO: [SYN 201-210] Renamed object name 'mabonsoc_mux_53_14_1_1' to 'mabonsoc_mux_53_1fYi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'mabonsoc_sdiv_32ns_15ns_32_36_1' to 'mabonsoc_sdiv_32ng8j' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'mabonsoc_udiv_18ns_14ns_18_22_1' to 'mabonsoc_udiv_18nhbi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'mabonsoc_mux_53_15_1_1' to 'mabonsoc_mux_53_1ibs' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'mabonsoc_mux_53_1fYi': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mabonsoc_mux_53_1ibs': 3 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mabonsoc_sdiv_32ng8j': 5 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mabonsoc_udiv_18nhbi': 5 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'mabonsoc'.
INFO: [HLS 200-111]  Elapsed time: 1.913 seconds; current allocated memory: 388.975 MB.
INFO: [RTMG 210-279] Implementing memory 'log_28_15_s_log_abkb_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'log_28_15_s_log_acud_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'log_28_15_s_log_adEe_rom' using distributed ROMs.
INFO: [RTMG 210-282] Generating pipelined core: 'mabonsoc_sdiv_32ng8j_div'
INFO: [RTMG 210-282] Generating pipelined core: 'mabonsoc_udiv_18nhbi_div'
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:16 ; elapsed = 00:01:11 . Memory (MB): peak = 479.418 ; gain = 388.047
INFO: [VHDL 208-304] Generating VHDL RTL for mabonsoc.
INFO: [VLOG 209-307] Generating Verilog RTL for mabonsoc.
INFO: [HLS 200-112] Total elapsed time: 70.712 seconds; peak allocated memory: 388.975 MB.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg484-1'
WARNING: [IMPL 213-205] Ignored option '-use_netlist' which is only valid for 'pcore'.
INFO: [IMPL 213-8] Exporting RTL as a Vivado IP.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg484-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'mabonSOC/mabonsoc.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:01 ; elapsed = 00:00:50 . Memory (MB): peak = 178.559 ; gain = 87.141
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:01 ; elapsed = 00:00:50 . Memory (MB): peak = 178.559 ; gain = 87.141
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:03 ; elapsed = 00:00:54 . Memory (MB): peak = 258.801 ; gain = 167.383
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'log_apfixed_reduce::range_reduce<ap_fixed<29, 7, (ap_q_mode)5, (ap_o_mode)3, 0>, 4, 4, 24, 15>' into 'log_apfixed_reduce::log_traits<2>::range_reduction<24>' (E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_log_apfixed.h:252) automatically.
INFO: [XFORM 203-602] Inlining function 'log_apfixed_reduce::log_traits<2>::range_reduction<24>' into 'log_apfixed_reduce::log<28, 15>' (E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_log_apfixed.h:771) automatically.
INFO: [XFORM 203-602] Inlining function 'log_apfixed_reduce::log<27, 14>' into 'hls::log<27, 14>' (E:/xilinx/Vivado/2019.1/common/technology/autopilot\hls_math.h:1200) automatically.
INFO: [XFORM 203-602] Inlining function 'sqrt_fixed<27, 14>' into 'hls::sqrt<27, 14>' (E:/xilinx/Vivado/2019.1/common/technology/autopilot\hls_math.h:1272) automatically.
INFO: [XFORM 203-602] Inlining function 'hls::log<27, 14>' into 'mabonsoc' (mabonSOC/mabonsoc.cpp:22) automatically.
INFO: [XFORM 203-602] Inlining function 'hls::sqrt<27, 14>' into 'mabonsoc' (mabonSOC/mabonsoc.cpp:28) automatically.
WARNING: [SYNCHK 200-23] E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_sqrt_apfixed.h:272: variable-indexed range selection may cause suboptimal QoR.
INFO: [SYNCHK 200-10] 0 error(s), 1 warning(s).
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:04 ; elapsed = 00:00:54 . Memory (MB): peak = 313.090 ; gain = 221.672
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'sqrt_fixed<28, 15>' (E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_sqrt_apfixed.h:44:36).
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'mabonsoc' (mabonSOC/mabonsoc.cpp:2).
WARNING: [XFORM 203-505] Ignored pipeline directive for loop 'L1' (mabonSOC/mabonsoc.cpp:25) because its parent loop or function is pipelined.
WARNING: [XFORM 203-505] Ignored pipeline directive for loop 'L2' (mabonSOC/mabonsoc.cpp:33) because its parent loop or function is pipelined.
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'log_apfixed_reduce::log<28, 15>' (E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_log_apfixed.h:500:9).
INFO: [HLS 200-489] Unrolling loop 'Loop-1' (E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_sqrt_apfixed.h:267) in function 'sqrt_fixed<28, 15>' completely with a factor of 8.
INFO: [HLS 200-489] Unrolling loop 'Loop-2' (E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_sqrt_apfixed.h:295) in function 'sqrt_fixed<28, 15>' completely with a factor of 14.
INFO: [HLS 200-489] Unrolling loop 'L1' (mabonSOC/mabonsoc.cpp:25) in function 'mabonsoc' completely with a factor of 5.
INFO: [HLS 200-489] Unrolling loop 'L2' (mabonSOC/mabonsoc.cpp:33) in function 'mabonsoc' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'Loop-1' (E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_log_apfixed.h:729) in function 'log_apfixed_reduce::log<28, 15>' completely with a factor of 28.
INFO: [XFORM 203-101] Partitioning array 'UCB.V' (mabonSOC/mabonsoc.cpp:9) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'T.V'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'X.V'  in dimension 1 completely.
INFO: [XFORM 203-602] Inlining function 'log_apfixed_reduce::range_reduce<ap_fixed<29, 7, (ap_q_mode)5, (ap_o_mode)3, 0>, 4, 4, 24, 15>' into 'log_apfixed_reduce::log_traits<2>::range_reduction<24>' (E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_log_apfixed.h:252) automatically.
INFO: [XFORM 203-602] Inlining function 'log_apfixed_reduce::log_traits<2>::range_reduction<24>' into 'log_apfixed_reduce::log<28, 15>' (E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_log_apfixed.h:771) automatically.
INFO: [XFORM 203-602] Inlining function 'log_apfixed_reduce::log<27, 14>' into 'hls::log<27, 14>' (E:/xilinx/Vivado/2019.1/common/technology/autopilot\hls_math.h:1200) automatically.
INFO: [XFORM 203-602] Inlining function 'sqrt_fixed<27, 14>' into 'hls::sqrt<27, 14>' (E:/xilinx/Vivado/2019.1/common/technology/autopilot\hls_math.h:1272) automatically.
INFO: [XFORM 203-602] Inlining function 'hls::log<27, 14>' into 'mabonsoc' (mabonSOC/mabonsoc.cpp:22) automatically.
INFO: [XFORM 203-602] Inlining function 'hls::sqrt<27, 14>' into 'mabonsoc' (mabonSOC/mabonsoc.cpp:28) automatically.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock to (E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_sqrt_apfixed.h:372:1) in function 'sqrt_fixed<28, 15>'... converting 111 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock to (mabonSOC/mabonsoc.cpp:15:5) in function 'mabonsoc'... converting 7 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (mabonSOC/mabonsoc.cpp:16:5) to (mabonSOC/mabonsoc.cpp:20:2) in function 'mabonsoc'... converting 13 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (mabonSOC/mabonsoc.cpp:22:14) in function 'mabonsoc'... converting 7 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_log_apfixed.h:727:44) to (E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_log_apfixed.h:747:17) in function 'log_apfixed_reduce::log<28, 15>'... converting 29 basic blocks.
INFO: [XFORM 203-11] Balancing expressions in function 'mabonsoc' (mabonSOC/mabonsoc.cpp:2)...3 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'log_apfixed_reduce::log<28, 15>' (E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_log_apfixed.h:178:90)...3 expression(s) balanced.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:06 ; elapsed = 00:00:57 . Memory (MB): peak = 407.520 ; gain = 316.102
WARNING: [XFORM 203-631] Renaming function 'log_apfixed_reduce::log<28, 15>' to 'log<28, 15>' (E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_log_apfixed.h:178:90)
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:07 ; elapsed = 00:00:58 . Memory (MB): peak = 433.664 ; gain = 342.246
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'mabonsoc' ...
WARNING: [SYN 201-103] Legalizing function name 'log<28, 15>' to 'log_28_15_s'.
WARNING: [SYN 201-103] Legalizing function name 'sqrt_fixed<28, 15>' to 'sqrt_fixed_28_15_s'.
WARNING: [SYN 201-107] Renaming port name 'mabonsoc/Out' to 'mabonsoc/Out_r' to avoid the conflict with HDL keywords or other object names.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'log_28_15_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'log<28, 15>'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 7.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 58.569 seconds; current allocated memory: 371.177 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.331 seconds; current allocated memory: 372.371 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'sqrt_fixed_28_15_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'sqrt_fixed<28, 15>'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 11.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.732 seconds; current allocated memory: 373.490 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.426 seconds; current allocated memory: 375.008 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'mabonsoc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'mabonsoc'.
INFO: [SCHED 204-61] Pipelining result : Target II = 41, Final II = 41, Depth = 46.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.7 seconds; current allocated memory: 376.164 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 1.016 seconds; current allocated memory: 378.134 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'log_28_15_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'log_28_15_s_log_apfixed_reduce_3' to 'log_28_15_s_log_abkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'log_28_15_s_log_apfixed_reduce_2' to 'log_28_15_s_log_acud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'log_28_15_s_log_apfixed_reduce_s' to 'log_28_15_s_log_adEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'mabonsoc_mac_mulsub_24ns_4ns_29ns_29_1_1' to 'mabonsoc_mac_mulseOg' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'mabonsoc_mac_mulseOg': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'log_28_15_s'.
INFO: [HLS 200-111]  Elapsed time: 1.934 seconds; current allocated memory: 382.016 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'sqrt_fixed_28_15_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'sqrt_fixed_28_15_s'.
INFO: [HLS 200-111]  Elapsed time: 1.118 seconds; current allocated memory: 385.238 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'mabonsoc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'mabonsoc/Out_r' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mabonsoc/reward' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'mabonsoc' to 's_axilite & ap_ctrl_hs'.
WARNING: [RTGEN 206-101] Register 'Index_V' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'X_V_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'X_V_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'X_V_2' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'X_V_3' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'X_V_4' is power-on initialization.
WARNING: [RTGEN 206-101] Register 't_V' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'T_V_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'T_V_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'T_V_2' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'T_V_3' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'T_V_4' is power-on initialization.
INFO: [RTGEN 206-100] Bundling port 'return', 'Out_r' and 'reward' to AXI-Lite port BUS_A.
INFO: [SYN 201-210] Renamed object name 'mabonsoc_mux_53_14_1_1' to 'mabonsoc_mux_53_1fYi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'mabonsoc_sdiv_32ns_15ns_32_36_1' to 'mabonsoc_sdiv_32ng8j' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'mabonsoc_udiv_18ns_14ns_18_22_1' to 'mabonsoc_udiv_18nhbi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'mabonsoc_mux_53_15_1_1' to 'mabonsoc_mux_53_1ibs' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'mabonsoc_mux_53_1fYi': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mabonsoc_mux_53_1ibs': 3 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mabonsoc_sdiv_32ng8j': 5 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mabonsoc_udiv_18nhbi': 5 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'mabonsoc'.
INFO: [HLS 200-111]  Elapsed time: 1.957 seconds; current allocated memory: 388.968 MB.
INFO: [RTMG 210-279] Implementing memory 'log_28_15_s_log_abkb_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'log_28_15_s_log_acud_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'log_28_15_s_log_adEe_rom' using distributed ROMs.
INFO: [RTMG 210-282] Generating pipelined core: 'mabonsoc_sdiv_32ng8j_div'
INFO: [RTMG 210-282] Generating pipelined core: 'mabonsoc_udiv_18nhbi_div'
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:16 ; elapsed = 00:01:11 . Memory (MB): peak = 479.520 ; gain = 388.102
INFO: [VHDL 208-304] Generating VHDL RTL for mabonsoc.
INFO: [VLOG 209-307] Generating Verilog RTL for mabonsoc.
INFO: [HLS 200-112] Total elapsed time: 70.872 seconds; peak allocated memory: 388.968 MB.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg484-1'
WARNING: [IMPL 213-205] Ignored option '-use_netlist' which is only valid for 'pcore'.
INFO: [IMPL 213-8] Exporting RTL as a Vivado IP.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg484-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'mabonSOC/mabonsoc.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:01 ; elapsed = 00:00:53 . Memory (MB): peak = 178.512 ; gain = 88.250
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:01 ; elapsed = 00:00:53 . Memory (MB): peak = 178.512 ; gain = 88.250
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:03 ; elapsed = 00:00:56 . Memory (MB): peak = 255.965 ; gain = 165.703
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'log_apfixed_reduce::range_reduce<ap_fixed<29, 7, (ap_q_mode)5, (ap_o_mode)3, 0>, 4, 4, 24, 15>' into 'log_apfixed_reduce::log_traits<2>::range_reduction<24>' (E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_log_apfixed.h:252) automatically.
INFO: [XFORM 203-602] Inlining function 'log_apfixed_reduce::log_traits<2>::range_reduction<24>' into 'log_apfixed_reduce::log<28, 15>' (E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_log_apfixed.h:771) automatically.
INFO: [XFORM 203-602] Inlining function 'log_apfixed_reduce::log<27, 14>' into 'hls::log<27, 14>' (E:/xilinx/Vivado/2019.1/common/technology/autopilot\hls_math.h:1200) automatically.
INFO: [XFORM 203-602] Inlining function 'sqrt_fixed<27, 14>' into 'hls::sqrt<27, 14>' (E:/xilinx/Vivado/2019.1/common/technology/autopilot\hls_math.h:1272) automatically.
INFO: [XFORM 203-602] Inlining function 'hls::log<27, 14>' into 'mabonsoc' (mabonSOC/mabonsoc.cpp:22) automatically.
INFO: [XFORM 203-602] Inlining function 'hls::sqrt<27, 14>' into 'mabonsoc' (mabonSOC/mabonsoc.cpp:28) automatically.
WARNING: [SYNCHK 200-23] E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_sqrt_apfixed.h:272: variable-indexed range selection may cause suboptimal QoR.
INFO: [SYNCHK 200-10] 0 error(s), 1 warning(s).
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:04 ; elapsed = 00:00:57 . Memory (MB): peak = 314.184 ; gain = 223.922
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'sqrt_fixed<28, 15>' (E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_sqrt_apfixed.h:44:36).
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'mabonsoc' (mabonSOC/mabonsoc.cpp:2).
WARNING: [XFORM 203-505] Ignored pipeline directive for loop 'L1' (mabonSOC/mabonsoc.cpp:25) because its parent loop or function is pipelined.
WARNING: [XFORM 203-505] Ignored pipeline directive for loop 'L2' (mabonSOC/mabonsoc.cpp:33) because its parent loop or function is pipelined.
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'log_apfixed_reduce::log<28, 15>' (E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_log_apfixed.h:500:9).
INFO: [HLS 200-489] Unrolling loop 'Loop-1' (E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_sqrt_apfixed.h:267) in function 'sqrt_fixed<28, 15>' completely with a factor of 8.
INFO: [HLS 200-489] Unrolling loop 'Loop-2' (E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_sqrt_apfixed.h:295) in function 'sqrt_fixed<28, 15>' completely with a factor of 14.
INFO: [HLS 200-489] Unrolling loop 'L1' (mabonSOC/mabonsoc.cpp:25) in function 'mabonsoc' completely with a factor of 5.
INFO: [HLS 200-489] Unrolling loop 'L2' (mabonSOC/mabonsoc.cpp:33) in function 'mabonsoc' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'Loop-1' (E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_log_apfixed.h:729) in function 'log_apfixed_reduce::log<28, 15>' completely with a factor of 28.
INFO: [XFORM 203-101] Partitioning array 'UCB.V' (mabonSOC/mabonsoc.cpp:9) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'T.V'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'X.V'  in dimension 1 completely.
INFO: [XFORM 203-602] Inlining function 'log_apfixed_reduce::range_reduce<ap_fixed<29, 7, (ap_q_mode)5, (ap_o_mode)3, 0>, 4, 4, 24, 15>' into 'log_apfixed_reduce::log_traits<2>::range_reduction<24>' (E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_log_apfixed.h:252) automatically.
INFO: [XFORM 203-602] Inlining function 'log_apfixed_reduce::log_traits<2>::range_reduction<24>' into 'log_apfixed_reduce::log<28, 15>' (E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_log_apfixed.h:771) automatically.
INFO: [XFORM 203-602] Inlining function 'log_apfixed_reduce::log<27, 14>' into 'hls::log<27, 14>' (E:/xilinx/Vivado/2019.1/common/technology/autopilot\hls_math.h:1200) automatically.
INFO: [XFORM 203-602] Inlining function 'sqrt_fixed<27, 14>' into 'hls::sqrt<27, 14>' (E:/xilinx/Vivado/2019.1/common/technology/autopilot\hls_math.h:1272) automatically.
INFO: [XFORM 203-602] Inlining function 'hls::log<27, 14>' into 'mabonsoc' (mabonSOC/mabonsoc.cpp:22) automatically.
INFO: [XFORM 203-602] Inlining function 'hls::sqrt<27, 14>' into 'mabonsoc' (mabonSOC/mabonsoc.cpp:28) automatically.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock to (E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_sqrt_apfixed.h:372:1) in function 'sqrt_fixed<28, 15>'... converting 111 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock to (mabonSOC/mabonsoc.cpp:15:5) in function 'mabonsoc'... converting 7 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (mabonSOC/mabonsoc.cpp:16:5) to (mabonSOC/mabonsoc.cpp:20:2) in function 'mabonsoc'... converting 13 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (mabonSOC/mabonsoc.cpp:22:14) in function 'mabonsoc'... converting 7 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_log_apfixed.h:727:44) to (E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_log_apfixed.h:747:17) in function 'log_apfixed_reduce::log<28, 15>'... converting 29 basic blocks.
INFO: [XFORM 203-11] Balancing expressions in function 'mabonsoc' (mabonSOC/mabonsoc.cpp:2)...3 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'log_apfixed_reduce::log<28, 15>' (E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_log_apfixed.h:178:90)...3 expression(s) balanced.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:06 ; elapsed = 00:01:00 . Memory (MB): peak = 408.422 ; gain = 318.160
WARNING: [XFORM 203-631] Renaming function 'log_apfixed_reduce::log<28, 15>' to 'log<28, 15>' (E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_log_apfixed.h:178:90)
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:07 ; elapsed = 00:01:01 . Memory (MB): peak = 434.469 ; gain = 344.207
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'mabonsoc' ...
WARNING: [SYN 201-103] Legalizing function name 'log<28, 15>' to 'log_28_15_s'.
WARNING: [SYN 201-103] Legalizing function name 'sqrt_fixed<28, 15>' to 'sqrt_fixed_28_15_s'.
WARNING: [SYN 201-107] Renaming port name 'mabonsoc/Out' to 'mabonsoc/Out_r' to avoid the conflict with HDL keywords or other object names.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'log_28_15_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'log<28, 15>'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 7.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 61.448 seconds; current allocated memory: 371.174 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.353 seconds; current allocated memory: 372.369 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'sqrt_fixed_28_15_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'sqrt_fixed<28, 15>'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 11.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.767 seconds; current allocated memory: 373.490 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.474 seconds; current allocated memory: 375.008 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'mabonsoc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'mabonsoc'.
INFO: [SCHED 204-61] Pipelining result : Target II = 42, Final II = 42, Depth = 46.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.736 seconds; current allocated memory: 376.164 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 1.077 seconds; current allocated memory: 378.134 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'log_28_15_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'log_28_15_s_log_apfixed_reduce_3' to 'log_28_15_s_log_abkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'log_28_15_s_log_apfixed_reduce_2' to 'log_28_15_s_log_acud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'log_28_15_s_log_apfixed_reduce_s' to 'log_28_15_s_log_adEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'mabonsoc_mac_mulsub_24ns_4ns_29ns_29_1_1' to 'mabonsoc_mac_mulseOg' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'mabonsoc_mac_mulseOg': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'log_28_15_s'.
INFO: [HLS 200-111]  Elapsed time: 2.047 seconds; current allocated memory: 382.016 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'sqrt_fixed_28_15_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'sqrt_fixed_28_15_s'.
INFO: [HLS 200-111]  Elapsed time: 1.17 seconds; current allocated memory: 385.238 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'mabonsoc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'mabonsoc/Out_r' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mabonsoc/reward' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'mabonsoc' to 's_axilite & ap_ctrl_hs'.
WARNING: [RTGEN 206-101] Register 'Index_V' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'X_V_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'X_V_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'X_V_2' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'X_V_3' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'X_V_4' is power-on initialization.
WARNING: [RTGEN 206-101] Register 't_V' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'T_V_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'T_V_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'T_V_2' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'T_V_3' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'T_V_4' is power-on initialization.
INFO: [RTGEN 206-100] Bundling port 'return', 'Out_r' and 'reward' to AXI-Lite port BUS_A.
INFO: [SYN 201-210] Renamed object name 'mabonsoc_mux_53_14_1_1' to 'mabonsoc_mux_53_1fYi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'mabonsoc_sdiv_32ns_15ns_32_36_1' to 'mabonsoc_sdiv_32ng8j' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'mabonsoc_udiv_18ns_14ns_18_22_1' to 'mabonsoc_udiv_18nhbi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'mabonsoc_mux_53_15_1_1' to 'mabonsoc_mux_53_1ibs' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'mabonsoc_mux_53_1fYi': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mabonsoc_mux_53_1ibs': 3 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mabonsoc_sdiv_32ng8j': 5 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mabonsoc_udiv_18nhbi': 5 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'mabonsoc'.
INFO: [HLS 200-111]  Elapsed time: 2.003 seconds; current allocated memory: 388.980 MB.
INFO: [RTMG 210-279] Implementing memory 'log_28_15_s_log_abkb_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'log_28_15_s_log_acud_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'log_28_15_s_log_adEe_rom' using distributed ROMs.
INFO: [RTMG 210-282] Generating pipelined core: 'mabonsoc_sdiv_32ng8j_div'
INFO: [RTMG 210-282] Generating pipelined core: 'mabonsoc_udiv_18nhbi_div'
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:17 ; elapsed = 00:01:14 . Memory (MB): peak = 480.289 ; gain = 390.027
INFO: [VHDL 208-304] Generating VHDL RTL for mabonsoc.
INFO: [VLOG 209-307] Generating Verilog RTL for mabonsoc.
INFO: [HLS 200-112] Total elapsed time: 74.281 seconds; peak allocated memory: 388.980 MB.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg484-1'
WARNING: [IMPL 213-205] Ignored option '-use_netlist' which is only valid for 'pcore'.
INFO: [IMPL 213-8] Exporting RTL as a Vivado IP.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg484-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'mabonSOC/mabonsoc.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:01 ; elapsed = 00:00:55 . Memory (MB): peak = 178.469 ; gain = 87.137
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:01 ; elapsed = 00:00:55 . Memory (MB): peak = 178.469 ; gain = 87.137
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:03 ; elapsed = 00:00:59 . Memory (MB): peak = 258.074 ; gain = 166.742
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'log_apfixed_reduce::range_reduce<ap_fixed<29, 7, (ap_q_mode)5, (ap_o_mode)3, 0>, 4, 4, 24, 15>' into 'log_apfixed_reduce::log_traits<2>::range_reduction<24>' (E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_log_apfixed.h:252) automatically.
INFO: [XFORM 203-602] Inlining function 'log_apfixed_reduce::log_traits<2>::range_reduction<24>' into 'log_apfixed_reduce::log<28, 15>' (E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_log_apfixed.h:771) automatically.
INFO: [XFORM 203-602] Inlining function 'log_apfixed_reduce::log<27, 14>' into 'hls::log<27, 14>' (E:/xilinx/Vivado/2019.1/common/technology/autopilot\hls_math.h:1200) automatically.
INFO: [XFORM 203-602] Inlining function 'sqrt_fixed<27, 14>' into 'hls::sqrt<27, 14>' (E:/xilinx/Vivado/2019.1/common/technology/autopilot\hls_math.h:1272) automatically.
INFO: [XFORM 203-602] Inlining function 'hls::log<27, 14>' into 'mabonsoc' (mabonSOC/mabonsoc.cpp:22) automatically.
INFO: [XFORM 203-602] Inlining function 'hls::sqrt<27, 14>' into 'mabonsoc' (mabonSOC/mabonsoc.cpp:28) automatically.
WARNING: [SYNCHK 200-23] E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_sqrt_apfixed.h:272: variable-indexed range selection may cause suboptimal QoR.
INFO: [SYNCHK 200-10] 0 error(s), 1 warning(s).
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:04 ; elapsed = 00:00:59 . Memory (MB): peak = 313.727 ; gain = 222.395
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'sqrt_fixed<28, 15>' (E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_sqrt_apfixed.h:44:36).
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'mabonsoc' (mabonSOC/mabonsoc.cpp:2).
WARNING: [XFORM 203-505] Ignored pipeline directive for loop 'L1' (mabonSOC/mabonsoc.cpp:25) because its parent loop or function is pipelined.
WARNING: [XFORM 203-505] Ignored pipeline directive for loop 'L2' (mabonSOC/mabonsoc.cpp:33) because its parent loop or function is pipelined.
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'log_apfixed_reduce::log<28, 15>' (E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_log_apfixed.h:500:9).
INFO: [HLS 200-489] Unrolling loop 'Loop-1' (E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_sqrt_apfixed.h:267) in function 'sqrt_fixed<28, 15>' completely with a factor of 8.
INFO: [HLS 200-489] Unrolling loop 'Loop-2' (E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_sqrt_apfixed.h:295) in function 'sqrt_fixed<28, 15>' completely with a factor of 14.
INFO: [HLS 200-489] Unrolling loop 'L1' (mabonSOC/mabonsoc.cpp:25) in function 'mabonsoc' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'L2' (mabonSOC/mabonsoc.cpp:33) in function 'mabonsoc' completely with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'Loop-1' (E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_log_apfixed.h:729) in function 'log_apfixed_reduce::log<28, 15>' completely with a factor of 28.
INFO: [XFORM 203-101] Partitioning array 'UCB.V' (mabonSOC/mabonsoc.cpp:9) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'T.V'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'X.V'  in dimension 1 completely.
INFO: [XFORM 203-602] Inlining function 'log_apfixed_reduce::range_reduce<ap_fixed<29, 7, (ap_q_mode)5, (ap_o_mode)3, 0>, 4, 4, 24, 15>' into 'log_apfixed_reduce::log_traits<2>::range_reduction<24>' (E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_log_apfixed.h:252) automatically.
INFO: [XFORM 203-602] Inlining function 'log_apfixed_reduce::log_traits<2>::range_reduction<24>' into 'log_apfixed_reduce::log<28, 15>' (E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_log_apfixed.h:771) automatically.
INFO: [XFORM 203-602] Inlining function 'log_apfixed_reduce::log<27, 14>' into 'hls::log<27, 14>' (E:/xilinx/Vivado/2019.1/common/technology/autopilot\hls_math.h:1200) automatically.
INFO: [XFORM 203-602] Inlining function 'sqrt_fixed<27, 14>' into 'hls::sqrt<27, 14>' (E:/xilinx/Vivado/2019.1/common/technology/autopilot\hls_math.h:1272) automatically.
INFO: [XFORM 203-602] Inlining function 'hls::log<27, 14>' into 'mabonsoc' (mabonSOC/mabonsoc.cpp:22) automatically.
INFO: [XFORM 203-602] Inlining function 'hls::sqrt<27, 14>' into 'mabonsoc' (mabonSOC/mabonsoc.cpp:28) automatically.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock to (E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_sqrt_apfixed.h:372:1) in function 'sqrt_fixed<28, 15>'... converting 111 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock to (mabonSOC/mabonsoc.cpp:15:5) in function 'mabonsoc'... converting 6 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (mabonSOC/mabonsoc.cpp:16:5) to (mabonSOC/mabonsoc.cpp:20:2) in function 'mabonsoc'... converting 11 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (mabonSOC/mabonsoc.cpp:22:14) in function 'mabonsoc'... converting 6 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_log_apfixed.h:727:44) to (E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_log_apfixed.h:747:17) in function 'log_apfixed_reduce::log<28, 15>'... converting 29 basic blocks.
INFO: [XFORM 203-11] Balancing expressions in function 'log_apfixed_reduce::log<28, 15>' (E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_log_apfixed.h:178:90)...3 expression(s) balanced.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:06 ; elapsed = 00:01:02 . Memory (MB): peak = 407.816 ; gain = 316.484
WARNING: [XFORM 203-631] Renaming function 'log_apfixed_reduce::log<28, 15>' to 'log<28, 15>' (E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_log_apfixed.h:178:90)
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:07 ; elapsed = 00:01:03 . Memory (MB): peak = 433.418 ; gain = 342.086
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'mabonsoc' ...
WARNING: [SYN 201-103] Legalizing function name 'log<28, 15>' to 'log_28_15_s'.
WARNING: [SYN 201-103] Legalizing function name 'sqrt_fixed<28, 15>' to 'sqrt_fixed_28_15_s'.
WARNING: [SYN 201-107] Renaming port name 'mabonsoc/Out' to 'mabonsoc/Out_r' to avoid the conflict with HDL keywords or other object names.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'log_28_15_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'log<28, 15>'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 7.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 63.4 seconds; current allocated memory: 370.967 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.336 seconds; current allocated memory: 372.161 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'sqrt_fixed_28_15_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'sqrt_fixed<28, 15>'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 11.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.752 seconds; current allocated memory: 373.282 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.429 seconds; current allocated memory: 374.801 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'mabonsoc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'mabonsoc'.
INFO: [SCHED 204-61] Pipelining result : Target II = 40, Final II = 40, Depth = 45.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.699 seconds; current allocated memory: 375.814 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.899 seconds; current allocated memory: 377.443 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'log_28_15_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'log_28_15_s_log_apfixed_reduce_3' to 'log_28_15_s_log_abkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'log_28_15_s_log_apfixed_reduce_2' to 'log_28_15_s_log_acud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'log_28_15_s_log_apfixed_reduce_s' to 'log_28_15_s_log_adEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'mabonsoc_mac_mulsub_24ns_4ns_29ns_29_1_1' to 'mabonsoc_mac_mulseOg' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'mabonsoc_mac_mulseOg': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'log_28_15_s'.
INFO: [HLS 200-111]  Elapsed time: 1.709 seconds; current allocated memory: 380.929 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'sqrt_fixed_28_15_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'sqrt_fixed_28_15_s'.
INFO: [HLS 200-111]  Elapsed time: 1.23 seconds; current allocated memory: 384.204 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'mabonsoc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'mabonsoc/Out_r' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mabonsoc/reward' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'mabonsoc' to 's_axilite & ap_ctrl_hs'.
WARNING: [RTGEN 206-101] Register 'Index_V' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'X_V_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'X_V_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'X_V_2' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'X_V_3' is power-on initialization.
WARNING: [RTGEN 206-101] Register 't_V' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'T_V_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'T_V_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'T_V_2' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'T_V_3' is power-on initialization.
INFO: [RTGEN 206-100] Bundling port 'return', 'Out_r' and 'reward' to AXI-Lite port BUS_A.
INFO: [SYN 201-210] Renamed object name 'mabonsoc_mux_42_14_1_1' to 'mabonsoc_mux_42_1fYi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'mabonsoc_sdiv_32ns_15ns_32_36_1' to 'mabonsoc_sdiv_32ng8j' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'mabonsoc_udiv_18ns_14ns_18_22_1' to 'mabonsoc_udiv_18nhbi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'mabonsoc_mux_42_15_1_1' to 'mabonsoc_mux_42_1ibs' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'mabonsoc_mux_42_1fYi': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mabonsoc_mux_42_1ibs': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mabonsoc_sdiv_32ng8j': 4 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mabonsoc_udiv_18nhbi': 4 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'mabonsoc'.
INFO: [HLS 200-111]  Elapsed time: 1.957 seconds; current allocated memory: 387.552 MB.
INFO: [RTMG 210-279] Implementing memory 'log_28_15_s_log_abkb_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'log_28_15_s_log_acud_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'log_28_15_s_log_adEe_rom' using distributed ROMs.
INFO: [RTMG 210-282] Generating pipelined core: 'mabonsoc_sdiv_32ng8j_div'
INFO: [RTMG 210-282] Generating pipelined core: 'mabonsoc_udiv_18nhbi_div'
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:16 ; elapsed = 00:01:15 . Memory (MB): peak = 476.707 ; gain = 385.375
INFO: [VHDL 208-304] Generating VHDL RTL for mabonsoc.
INFO: [VLOG 209-307] Generating Verilog RTL for mabonsoc.
INFO: [HLS 200-112] Total elapsed time: 75.563 seconds; peak allocated memory: 387.552 MB.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg484-1'
WARNING: [IMPL 213-205] Ignored option '-use_netlist' which is only valid for 'pcore'.
INFO: [IMPL 213-8] Exporting RTL as a Vivado IP.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg484-1'
WARNING: [IMPL 213-205] Ignored option '-use_netlist' which is only valid for 'pcore'.
INFO: [IMPL 213-8] Exporting RTL as a Vivado IP.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg484-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'mabonSOC/mabonsoc.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:01 ; elapsed = 00:00:55 . Memory (MB): peak = 178.414 ; gain = 87.047
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:01 ; elapsed = 00:00:55 . Memory (MB): peak = 178.414 ; gain = 87.047
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:03 ; elapsed = 00:00:58 . Memory (MB): peak = 259.734 ; gain = 168.367
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'log_apfixed_reduce::range_reduce<ap_fixed<29, 7, (ap_q_mode)5, (ap_o_mode)3, 0>, 4, 4, 24, 15>' into 'log_apfixed_reduce::log_traits<2>::range_reduction<24>' (E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_log_apfixed.h:252) automatically.
INFO: [XFORM 203-602] Inlining function 'log_apfixed_reduce::log_traits<2>::range_reduction<24>' into 'log_apfixed_reduce::log<28, 15>' (E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_log_apfixed.h:771) automatically.
INFO: [XFORM 203-602] Inlining function 'log_apfixed_reduce::log<27, 14>' into 'hls::log<27, 14>' (E:/xilinx/Vivado/2019.1/common/technology/autopilot\hls_math.h:1200) automatically.
INFO: [XFORM 203-602] Inlining function 'sqrt_fixed<27, 14>' into 'hls::sqrt<27, 14>' (E:/xilinx/Vivado/2019.1/common/technology/autopilot\hls_math.h:1272) automatically.
INFO: [XFORM 203-602] Inlining function 'hls::log<27, 14>' into 'mabonsoc' (mabonSOC/mabonsoc.cpp:22) automatically.
INFO: [XFORM 203-602] Inlining function 'hls::sqrt<27, 14>' into 'mabonsoc' (mabonSOC/mabonsoc.cpp:28) automatically.
WARNING: [SYNCHK 200-23] E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_sqrt_apfixed.h:272: variable-indexed range selection may cause suboptimal QoR.
INFO: [SYNCHK 200-10] 0 error(s), 1 warning(s).
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:04 ; elapsed = 00:00:59 . Memory (MB): peak = 313.902 ; gain = 222.535
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'sqrt_fixed<28, 15>' (E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_sqrt_apfixed.h:44:36).
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'mabonsoc' (mabonSOC/mabonsoc.cpp:2).
WARNING: [XFORM 203-505] Ignored pipeline directive for loop 'L1' (mabonSOC/mabonsoc.cpp:25) because its parent loop or function is pipelined.
WARNING: [XFORM 203-505] Ignored pipeline directive for loop 'L2' (mabonSOC/mabonsoc.cpp:33) because its parent loop or function is pipelined.
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'log_apfixed_reduce::log<28, 15>' (E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_log_apfixed.h:500:9).
INFO: [HLS 200-489] Unrolling loop 'Loop-1' (E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_sqrt_apfixed.h:267) in function 'sqrt_fixed<28, 15>' completely with a factor of 8.
INFO: [HLS 200-489] Unrolling loop 'Loop-2' (E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_sqrt_apfixed.h:295) in function 'sqrt_fixed<28, 15>' completely with a factor of 14.
INFO: [HLS 200-489] Unrolling loop 'L1' (mabonSOC/mabonsoc.cpp:25) in function 'mabonsoc' completely with a factor of 16.
INFO: [HLS 200-489] Unrolling loop 'L2' (mabonSOC/mabonsoc.cpp:33) in function 'mabonsoc' completely with a factor of 15.
INFO: [HLS 200-489] Unrolling loop 'Loop-1' (E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_log_apfixed.h:729) in function 'log_apfixed_reduce::log<28, 15>' completely with a factor of 28.
INFO: [XFORM 203-101] Partitioning array 'UCB.V' (mabonSOC/mabonsoc.cpp:9) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'T.V'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'X.V'  in dimension 1 completely.
INFO: [XFORM 203-602] Inlining function 'log_apfixed_reduce::range_reduce<ap_fixed<29, 7, (ap_q_mode)5, (ap_o_mode)3, 0>, 4, 4, 24, 15>' into 'log_apfixed_reduce::log_traits<2>::range_reduction<24>' (E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_log_apfixed.h:252) automatically.
INFO: [XFORM 203-602] Inlining function 'log_apfixed_reduce::log_traits<2>::range_reduction<24>' into 'log_apfixed_reduce::log<28, 15>' (E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_log_apfixed.h:771) automatically.
INFO: [XFORM 203-602] Inlining function 'log_apfixed_reduce::log<27, 14>' into 'hls::log<27, 14>' (E:/xilinx/Vivado/2019.1/common/technology/autopilot\hls_math.h:1200) automatically.
INFO: [XFORM 203-602] Inlining function 'sqrt_fixed<27, 14>' into 'hls::sqrt<27, 14>' (E:/xilinx/Vivado/2019.1/common/technology/autopilot\hls_math.h:1272) automatically.
INFO: [XFORM 203-602] Inlining function 'hls::log<27, 14>' into 'mabonsoc' (mabonSOC/mabonsoc.cpp:22) automatically.
INFO: [XFORM 203-602] Inlining function 'hls::sqrt<27, 14>' into 'mabonsoc' (mabonSOC/mabonsoc.cpp:28) automatically.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock to (E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_sqrt_apfixed.h:372:1) in function 'sqrt_fixed<28, 15>'... converting 111 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_log_apfixed.h:727:44) to (E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_log_apfixed.h:747:17) in function 'log_apfixed_reduce::log<28, 15>'... converting 29 basic blocks.
INFO: [XFORM 203-11] Balancing expressions in function 'log_apfixed_reduce::log<28, 15>' (E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_log_apfixed.h:178:90)...3 expression(s) balanced.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:06 ; elapsed = 00:01:02 . Memory (MB): peak = 408.965 ; gain = 317.598
WARNING: [XFORM 203-631] Renaming function 'log_apfixed_reduce::log<28, 15>' to 'log<28, 15>' (E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_log_apfixed.h:178:90)
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:09 ; elapsed = 00:01:04 . Memory (MB): peak = 437.895 ; gain = 346.527
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'mabonsoc' ...
WARNING: [SYN 201-103] Legalizing function name 'log<28, 15>' to 'log_28_15_s'.
WARNING: [SYN 201-103] Legalizing function name 'sqrt_fixed<28, 15>' to 'sqrt_fixed_28_15_s'.
WARNING: [SYN 201-107] Renaming port name 'mabonsoc/Out' to 'mabonsoc/Out_r' to avoid the conflict with HDL keywords or other object names.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'log_28_15_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'log<28, 15>'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 7.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 64.749 seconds; current allocated memory: 374.960 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.361 seconds; current allocated memory: 376.155 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'sqrt_fixed_28_15_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'sqrt_fixed<28, 15>'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 11.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.754 seconds; current allocated memory: 377.276 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.457 seconds; current allocated memory: 378.794 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'mabonsoc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'mabonsoc'.
INFO: [SCHED 204-61] Pipelining result : Target II = 48, Final II = 48, Depth = 53.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 1.828 seconds; current allocated memory: 381.156 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 2.803 seconds; current allocated memory: 388.174 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'log_28_15_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'log_28_15_s_log_apfixed_reduce_3' to 'log_28_15_s_log_abkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'log_28_15_s_log_apfixed_reduce_2' to 'log_28_15_s_log_acud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'log_28_15_s_log_apfixed_reduce_s' to 'log_28_15_s_log_adEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'mabonsoc_mac_mulsub_24ns_4ns_29ns_29_1_1' to 'mabonsoc_mac_mulseOg' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'mabonsoc_mac_mulseOg': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'log_28_15_s'.
INFO: [HLS 200-111]  Elapsed time: 5.734 seconds; current allocated memory: 395.351 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'sqrt_fixed_28_15_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'sqrt_fixed_28_15_s'.
INFO: [HLS 200-111]  Elapsed time: 1.209 seconds; current allocated memory: 398.589 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'mabonsoc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'mabonsoc/Out_r' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mabonsoc/reward' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'mabonsoc' to 's_axilite & ap_ctrl_hs'.
WARNING: [RTGEN 206-101] Register 'Index_V' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'X_V_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'X_V_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'X_V_2' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'X_V_3' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'X_V_4' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'X_V_5' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'X_V_6' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'X_V_7' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'X_V_8' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'X_V_9' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'X_V_10' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'X_V_11' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'X_V_12' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'X_V_13' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'X_V_14' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'X_V_15' is power-on initialization.
WARNING: [RTGEN 206-101] Register 't_V' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'T_V_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'T_V_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'T_V_2' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'T_V_3' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'T_V_4' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'T_V_5' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'T_V_6' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'T_V_7' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'T_V_8' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'T_V_9' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'T_V_10' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'T_V_11' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'T_V_12' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'T_V_13' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'T_V_14' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'T_V_15' is power-on initialization.
INFO: [RTGEN 206-100] Bundling port 'return', 'Out_r' and 'reward' to AXI-Lite port BUS_A.
INFO: [SYN 201-210] Renamed object name 'mabonsoc_mux_164_14_1_1' to 'mabonsoc_mux_164_fYi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'mabonsoc_sdiv_32ns_15ns_32_36_1' to 'mabonsoc_sdiv_32ng8j' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'mabonsoc_udiv_18ns_14ns_18_22_1' to 'mabonsoc_udiv_18nhbi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'mabonsoc_mux_164_15_1_1' to 'mabonsoc_mux_164_ibs' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'mabonsoc_mux_164_fYi': 34 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mabonsoc_mux_164_ibs': 14 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mabonsoc_sdiv_32ng8j': 16 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mabonsoc_udiv_18nhbi': 16 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'mabonsoc'.
INFO: [HLS 200-111]  Elapsed time: 3.212 seconds; current allocated memory: 408.610 MB.
INFO: [RTMG 210-279] Implementing memory 'log_28_15_s_log_abkb_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'log_28_15_s_log_acud_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'log_28_15_s_log_adEe_rom' using distributed ROMs.
INFO: [RTMG 210-282] Generating pipelined core: 'mabonsoc_sdiv_32ng8j_div'
INFO: [RTMG 210-282] Generating pipelined core: 'mabonsoc_udiv_18nhbi_div'
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:28 ; elapsed = 00:01:30 . Memory (MB): peak = 514.844 ; gain = 423.477
INFO: [VHDL 208-304] Generating VHDL RTL for mabonsoc.
INFO: [VLOG 209-307] Generating Verilog RTL for mabonsoc.
INFO: [HLS 200-112] Total elapsed time: 90.04 seconds; peak allocated memory: 408.610 MB.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg484-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'mabonSOC/mabonsoc.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:01 ; elapsed = 00:00:57 . Memory (MB): peak = 178.977 ; gain = 87.570
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:01 ; elapsed = 00:00:57 . Memory (MB): peak = 178.977 ; gain = 87.570
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:03 ; elapsed = 00:01:01 . Memory (MB): peak = 256.734 ; gain = 165.328
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'log_apfixed_reduce::range_reduce<ap_fixed<29, 7, (ap_q_mode)5, (ap_o_mode)3, 0>, 4, 4, 24, 15>' into 'log_apfixed_reduce::log_traits<2>::range_reduction<24>' (E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_log_apfixed.h:252) automatically.
INFO: [XFORM 203-602] Inlining function 'log_apfixed_reduce::log_traits<2>::range_reduction<24>' into 'log_apfixed_reduce::log<28, 15>' (E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_log_apfixed.h:771) automatically.
INFO: [XFORM 203-602] Inlining function 'log_apfixed_reduce::log<27, 14>' into 'hls::log<27, 14>' (E:/xilinx/Vivado/2019.1/common/technology/autopilot\hls_math.h:1200) automatically.
INFO: [XFORM 203-602] Inlining function 'sqrt_fixed<27, 14>' into 'hls::sqrt<27, 14>' (E:/xilinx/Vivado/2019.1/common/technology/autopilot\hls_math.h:1272) automatically.
INFO: [XFORM 203-602] Inlining function 'hls::log<27, 14>' into 'mabonsoc' (mabonSOC/mabonsoc.cpp:16) automatically.
INFO: [XFORM 203-602] Inlining function 'hls::sqrt<27, 14>' into 'mabonsoc' (mabonSOC/mabonsoc.cpp:27) automatically.
WARNING: [SYNCHK 200-23] E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_sqrt_apfixed.h:272: variable-indexed range selection may cause suboptimal QoR.
INFO: [SYNCHK 200-10] 0 error(s), 1 warning(s).
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:04 ; elapsed = 00:01:02 . Memory (MB): peak = 313.512 ; gain = 222.105
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'sqrt_fixed<28, 15>' (E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_sqrt_apfixed.h:44:36).
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'mabonsoc' (mabonSOC/mabonsoc.cpp:2).
WARNING: [XFORM 203-505] Ignored pipeline directive for loop 'L1' (mabonSOC/mabonsoc.cpp:24) because its parent loop or function is pipelined.
WARNING: [XFORM 203-505] Ignored pipeline directive for loop 'L2' (mabonSOC/mabonsoc.cpp:32) because its parent loop or function is pipelined.
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'log_apfixed_reduce::log<28, 15>' (E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_log_apfixed.h:500:9).
INFO: [HLS 200-489] Unrolling loop 'Loop-1' (E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_sqrt_apfixed.h:267) in function 'sqrt_fixed<28, 15>' completely with a factor of 8.
INFO: [HLS 200-489] Unrolling loop 'Loop-2' (E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_sqrt_apfixed.h:295) in function 'sqrt_fixed<28, 15>' completely with a factor of 14.
INFO: [HLS 200-489] Unrolling loop 'L1' (mabonSOC/mabonsoc.cpp:24) in function 'mabonsoc' completely with a factor of 16.
INFO: [HLS 200-489] Unrolling loop 'L2' (mabonSOC/mabonsoc.cpp:32) in function 'mabonsoc' completely with a factor of 15.
INFO: [HLS 200-489] Unrolling loop 'Loop-1' (E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_log_apfixed.h:729) in function 'log_apfixed_reduce::log<28, 15>' completely with a factor of 28.
INFO: [XFORM 203-101] Partitioning array 'UCB.V' (mabonSOC/mabonsoc.cpp:9) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'T.V'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'X.V'  in dimension 1 completely.
INFO: [XFORM 203-602] Inlining function 'log_apfixed_reduce::range_reduce<ap_fixed<29, 7, (ap_q_mode)5, (ap_o_mode)3, 0>, 4, 4, 24, 15>' into 'log_apfixed_reduce::log_traits<2>::range_reduction<24>' (E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_log_apfixed.h:252) automatically.
INFO: [XFORM 203-602] Inlining function 'log_apfixed_reduce::log_traits<2>::range_reduction<24>' into 'log_apfixed_reduce::log<28, 15>' (E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_log_apfixed.h:771) automatically.
INFO: [XFORM 203-602] Inlining function 'log_apfixed_reduce::log<27, 14>' into 'hls::log<27, 14>' (E:/xilinx/Vivado/2019.1/common/technology/autopilot\hls_math.h:1200) automatically.
INFO: [XFORM 203-602] Inlining function 'sqrt_fixed<27, 14>' into 'hls::sqrt<27, 14>' (E:/xilinx/Vivado/2019.1/common/technology/autopilot\hls_math.h:1272) automatically.
INFO: [XFORM 203-602] Inlining function 'hls::log<27, 14>' into 'mabonsoc' (mabonSOC/mabonsoc.cpp:16) automatically.
INFO: [XFORM 203-602] Inlining function 'hls::sqrt<27, 14>' into 'mabonsoc' (mabonSOC/mabonsoc.cpp:27) automatically.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock to (E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_sqrt_apfixed.h:372:1) in function 'sqrt_fixed<28, 15>'... converting 111 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_log_apfixed.h:727:44) to (E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_log_apfixed.h:747:17) in function 'log_apfixed_reduce::log<28, 15>'... converting 29 basic blocks.
INFO: [XFORM 203-11] Balancing expressions in function 'log_apfixed_reduce::log<28, 15>' (E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_log_apfixed.h:178:90)...3 expression(s) balanced.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:06 ; elapsed = 00:01:04 . Memory (MB): peak = 407.145 ; gain = 315.738
WARNING: [XFORM 203-631] Renaming function 'log_apfixed_reduce::log<28, 15>' to 'log<28, 15>' (E:/xilinx/Vivado/2019.1/common/technology/autopilot/hls_log_apfixed.h:178:90)
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:09 ; elapsed = 00:01:07 . Memory (MB): peak = 435.684 ; gain = 344.277
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'mabonsoc' ...
WARNING: [SYN 201-103] Legalizing function name 'log<28, 15>' to 'log_28_15_s'.
WARNING: [SYN 201-103] Legalizing function name 'sqrt_fixed<28, 15>' to 'sqrt_fixed_28_15_s'.
WARNING: [SYN 201-107] Renaming port name 'mabonsoc/Out' to 'mabonsoc/Out_r' to avoid the conflict with HDL keywords or other object names.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'log_28_15_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'log<28, 15>'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 7.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 66.9 seconds; current allocated memory: 372.828 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.341 seconds; current allocated memory: 374.006 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'sqrt_fixed_28_15_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'sqrt_fixed<28, 15>'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 11.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.745 seconds; current allocated memory: 375.128 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.432 seconds; current allocated memory: 376.646 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'mabonsoc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'mabonsoc'.
INFO: [SCHED 204-61] Pipelining result : Target II = 48, Final II = 48, Depth = 52.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 1.012 seconds; current allocated memory: 378.841 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 2.403 seconds; current allocated memory: 384.716 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'log_28_15_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'log_28_15_s_log_apfixed_reduce_3' to 'log_28_15_s_log_abkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'log_28_15_s_log_apfixed_reduce_2' to 'log_28_15_s_log_acud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'log_28_15_s_log_apfixed_reduce_s' to 'log_28_15_s_log_adEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'mabonsoc_mac_mulsub_24ns_4ns_29ns_29_1_1' to 'mabonsoc_mac_mulseOg' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'mabonsoc_mac_mulseOg': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'log_28_15_s'.
INFO: [HLS 200-111]  Elapsed time: 5.194 seconds; current allocated memory: 391.859 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'sqrt_fixed_28_15_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'sqrt_fixed_28_15_s'.
INFO: [HLS 200-111]  Elapsed time: 1.145 seconds; current allocated memory: 395.098 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'mabonsoc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'mabonsoc/Out_r' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mabonsoc/reward' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'mabonsoc' to 's_axilite & ap_ctrl_hs'.
WARNING: [RTGEN 206-101] Register 'Index_V' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'X_V_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'X_V_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'X_V_2' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'X_V_3' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'X_V_4' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'X_V_5' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'X_V_6' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'X_V_7' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'X_V_8' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'X_V_9' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'X_V_10' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'X_V_11' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'X_V_12' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'X_V_13' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'X_V_14' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'X_V_15' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'T_V_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'T_V_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'T_V_2' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'T_V_3' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'T_V_4' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'T_V_5' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'T_V_6' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'T_V_7' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'T_V_8' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'T_V_9' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'T_V_10' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'T_V_11' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'T_V_12' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'T_V_13' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'T_V_14' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'T_V_15' is power-on initialization.
WARNING: [RTGEN 206-101] Register 't_V' is power-on initialization.
INFO: [RTGEN 206-100] Bundling port 'return', 'Out_r' and 'reward' to AXI-Lite port BUS_A.
INFO: [SYN 201-210] Renamed object name 'mabonsoc_mux_164_14_1_1' to 'mabonsoc_mux_164_fYi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'mabonsoc_sdiv_32ns_15ns_32_36_1' to 'mabonsoc_sdiv_32ng8j' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'mabonsoc_udiv_18ns_14ns_18_22_1' to 'mabonsoc_udiv_18nhbi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'mabonsoc_mux_164_15_1_1' to 'mabonsoc_mux_164_ibs' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'mabonsoc_mux_164_fYi': 50 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mabonsoc_mux_164_ibs': 14 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mabonsoc_sdiv_32ng8j': 16 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mabonsoc_udiv_18nhbi': 16 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'mabonsoc'.
INFO: [HLS 200-111]  Elapsed time: 2.822 seconds; current allocated memory: 405.341 MB.
INFO: [RTMG 210-279] Implementing memory 'log_28_15_s_log_abkb_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'log_28_15_s_log_acud_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'log_28_15_s_log_adEe_rom' using distributed ROMs.
INFO: [RTMG 210-282] Generating pipelined core: 'mabonsoc_sdiv_32ng8j_div'
INFO: [RTMG 210-282] Generating pipelined core: 'mabonsoc_udiv_18nhbi_div'
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:26 ; elapsed = 00:01:29 . Memory (MB): peak = 509.680 ; gain = 418.273
INFO: [VHDL 208-304] Generating VHDL RTL for mabonsoc.
INFO: [VLOG 209-307] Generating Verilog RTL for mabonsoc.
INFO: [HLS 200-112] Total elapsed time: 89.029 seconds; peak allocated memory: 405.341 MB.
