#! /usr/local/bin/vvp
:ivl_version "13.0 (devel)" "(s20221226-331-g77d7f0b8f)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/local/lib/ivl/system.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/local/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/local/lib/ivl/va_math.vpi";
:vpi_module "/usr/local/lib/ivl/v2009.vpi";
S_0x1d3e120 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x1d3dda0 .scope module, "tb" "tb" 3 48;
 .timescale -12 -12;
L_0x1d4c620 .functor NOT 1, L_0x1d82b30, C4<0>, C4<0>, C4<0>;
L_0x1d82890 .functor XOR 1, L_0x1d82700, L_0x1d827a0, C4<0>, C4<0>;
L_0x1d82a70 .functor XOR 1, L_0x1d82890, L_0x1d829a0, C4<0>, C4<0>;
v0x1d805d0_0 .net *"_ivl_10", 0 0, L_0x1d829a0;  1 drivers
v0x1d806d0_0 .net *"_ivl_12", 0 0, L_0x1d82a70;  1 drivers
v0x1d807b0_0 .net *"_ivl_2", 0 0, L_0x1d82610;  1 drivers
v0x1d80870_0 .net *"_ivl_4", 0 0, L_0x1d82700;  1 drivers
v0x1d80950_0 .net *"_ivl_6", 0 0, L_0x1d827a0;  1 drivers
v0x1d80a80_0 .net *"_ivl_8", 0 0, L_0x1d82890;  1 drivers
v0x1d80b60_0 .var "clk", 0 0;
v0x1d80c00_0 .net "f_dut", 0 0, v0x1d7fef0_0;  1 drivers
v0x1d80ca0_0 .net "f_ref", 0 0, v0x1d4c890_0;  1 drivers
v0x1d80d40_0 .var/2u "stats1", 159 0;
v0x1d80de0_0 .var/2u "strobe", 0 0;
v0x1d80e80_0 .net "tb_match", 0 0, L_0x1d82b30;  1 drivers
v0x1d80f40_0 .net "tb_mismatch", 0 0, L_0x1d4c620;  1 drivers
v0x1d81000_0 .net "x", 4 1, v0x1d7eaa0_0;  1 drivers
L_0x1d82610 .concat [ 1 0 0 0], v0x1d4c890_0;
L_0x1d82700 .concat [ 1 0 0 0], v0x1d4c890_0;
L_0x1d827a0 .concat [ 1 0 0 0], v0x1d7fef0_0;
L_0x1d829a0 .concat [ 1 0 0 0], v0x1d4c890_0;
L_0x1d82b30 .cmp/eeq 1, L_0x1d82610, L_0x1d82a70;
S_0x1d56020 .scope module, "good1" "reference_module" 3 87, 3 4 0, S_0x1d3dda0;
 .timescale -12 -12;
    .port_info 0 /INPUT 4 "x";
    .port_info 1 /OUTPUT 1 "f";
v0x1d4c890_0 .var "f", 0 0;
v0x1d4c930_0 .net "x", 4 1, v0x1d7eaa0_0;  alias, 1 drivers
E_0x1d514a0 .event anyedge, v0x1d4c930_0;
S_0x1d7e750 .scope module, "stim1" "stimulus_gen" 3 83, 3 33 0, S_0x1d3dda0;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /OUTPUT 4 "x";
v0x1d7e9c0_0 .net "clk", 0 0, v0x1d80b60_0;  1 drivers
v0x1d7eaa0_0 .var "x", 4 1;
E_0x1d51840/0 .event negedge, v0x1d7e9c0_0;
E_0x1d51840/1 .event posedge, v0x1d7e9c0_0;
E_0x1d51840 .event/or E_0x1d51840/0, E_0x1d51840/1;
S_0x1d7eba0 .scope module, "top_module1" "top_module" 3 91, 4 1 0, S_0x1d3dda0;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "x";
    .port_info 1 /OUTPUT 1 "f";
L_0x1d56ac0 .functor AND 1, L_0x1d81110, L_0x1d81270, C4<1>, C4<1>;
L_0x1d4c690 .functor NOT 1, L_0x1d81410, C4<0>, C4<0>, C4<0>;
L_0x1d81560 .functor AND 1, L_0x1d81370, L_0x1d4c690, C4<1>, C4<1>;
L_0x1d81820 .functor NOT 1, L_0x1d81670, C4<0>, C4<0>, C4<0>;
L_0x1d81910 .functor AND 1, L_0x1d81560, L_0x1d81820, C4<1>, C4<1>;
L_0x1d81b00 .functor NOT 1, L_0x1d81a20, C4<0>, C4<0>, C4<0>;
L_0x1d81ca0 .functor AND 1, L_0x1d81b00, L_0x1d81c00, C4<1>, C4<1>;
L_0x1d81ea0 .functor NOT 1, L_0x1d81db0, C4<0>, C4<0>, C4<0>;
L_0x1d81fb0 .functor AND 1, L_0x1d81ca0, L_0x1d81ea0, C4<1>, C4<1>;
L_0x1d82160 .functor NOT 1, L_0x1d820c0, C4<0>, C4<0>, C4<0>;
L_0x1d82380 .functor AND 1, L_0x1d82160, L_0x1d82280, C4<1>, C4<1>;
L_0x1d82490 .functor AND 1, L_0x1d82380, L_0x1d823f0, C4<1>, C4<1>;
v0x1d7ee00_0 .net *"_ivl_1", 0 0, L_0x1d81110;  1 drivers
v0x1d7ef00_0 .net *"_ivl_10", 0 0, L_0x1d4c690;  1 drivers
v0x1d7efe0_0 .net *"_ivl_12", 0 0, L_0x1d81560;  1 drivers
v0x1d7f0a0_0 .net *"_ivl_15", 0 0, L_0x1d81670;  1 drivers
v0x1d7f180_0 .net *"_ivl_16", 0 0, L_0x1d81820;  1 drivers
v0x1d7f2b0_0 .net *"_ivl_21", 0 0, L_0x1d81a20;  1 drivers
v0x1d7f390_0 .net *"_ivl_22", 0 0, L_0x1d81b00;  1 drivers
v0x1d7f470_0 .net *"_ivl_25", 0 0, L_0x1d81c00;  1 drivers
v0x1d7f550_0 .net *"_ivl_26", 0 0, L_0x1d81ca0;  1 drivers
v0x1d7f630_0 .net *"_ivl_29", 0 0, L_0x1d81db0;  1 drivers
v0x1d7f710_0 .net *"_ivl_3", 0 0, L_0x1d81270;  1 drivers
v0x1d7f7f0_0 .net *"_ivl_30", 0 0, L_0x1d81ea0;  1 drivers
v0x1d7f8d0_0 .net *"_ivl_35", 0 0, L_0x1d820c0;  1 drivers
v0x1d7f9b0_0 .net *"_ivl_36", 0 0, L_0x1d82160;  1 drivers
v0x1d7fa90_0 .net *"_ivl_39", 0 0, L_0x1d82280;  1 drivers
v0x1d7fb70_0 .net *"_ivl_40", 0 0, L_0x1d82380;  1 drivers
v0x1d7fc50_0 .net *"_ivl_43", 0 0, L_0x1d823f0;  1 drivers
v0x1d7fd30_0 .net *"_ivl_7", 0 0, L_0x1d81370;  1 drivers
v0x1d7fe10_0 .net *"_ivl_9", 0 0, L_0x1d81410;  1 drivers
v0x1d7fef0_0 .var "f", 0 0;
v0x1d7ffb0_0 .net "w1", 0 0, L_0x1d56ac0;  1 drivers
v0x1d80070_0 .net "w2", 0 0, L_0x1d81910;  1 drivers
v0x1d80130_0 .net "w3", 0 0, L_0x1d81fb0;  1 drivers
v0x1d801f0_0 .net "w4", 0 0, L_0x1d82490;  1 drivers
v0x1d802b0_0 .net "x", 4 1, v0x1d7eaa0_0;  alias, 1 drivers
E_0x1d514e0 .event anyedge, v0x1d7ffb0_0, v0x1d80070_0, v0x1d80130_0, v0x1d801f0_0;
L_0x1d81110 .part v0x1d7eaa0_0, 2, 1;
L_0x1d81270 .part v0x1d7eaa0_0, 3, 1;
L_0x1d81370 .part v0x1d7eaa0_0, 0, 1;
L_0x1d81410 .part v0x1d7eaa0_0, 2, 1;
L_0x1d81670 .part v0x1d7eaa0_0, 3, 1;
L_0x1d81a20 .part v0x1d7eaa0_0, 0, 1;
L_0x1d81c00 .part v0x1d7eaa0_0, 1, 1;
L_0x1d81db0 .part v0x1d7eaa0_0, 3, 1;
L_0x1d820c0 .part v0x1d7eaa0_0, 0, 1;
L_0x1d82280 .part v0x1d7eaa0_0, 1, 1;
L_0x1d823f0 .part v0x1d7eaa0_0, 3, 1;
S_0x1d803d0 .scope task, "wait_for_end_of_timestep" "wait_for_end_of_timestep" 3 97, 3 97 0, S_0x1d3dda0;
 .timescale -12 -12;
E_0x1d3b9f0 .event anyedge, v0x1d80de0_0;
TD_tb.wait_for_end_of_timestep ;
    %pushi/vec4 5, 0, 32;
T_0.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_0.1, 5;
    %jmp/1 T_0.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %load/vec4 v0x1d80de0_0;
    %nor/r;
    %assign/vec4 v0x1d80de0_0, 0;
    %wait E_0x1d3b9f0;
    %jmp T_0.0;
T_0.1 ;
    %pop/vec4 1;
    %end;
    .scope S_0x1d7e750;
T_1 ;
    %pushi/vec4 100, 0, 32;
T_1.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_1.1, 5;
    %jmp/1 T_1.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x1d51840;
    %vpi_func 3 40 "$random" 32 {0 0 0};
    %pad/s 4;
    %assign/vec4 v0x1d7eaa0_0, 0;
    %jmp T_1.0;
T_1.1 ;
    %pop/vec4 1;
    %delay 1, 0;
    %vpi_call/w 3 43 "$finish" {0 0 0};
    %end;
    .thread T_1;
    .scope S_0x1d56020;
T_2 ;
Ewait_0 .event/or E_0x1d514a0, E_0x0;
    %wait Ewait_0;
    %load/vec4 v0x1d4c930_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_2.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_2.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_2.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_2.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_2.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_2.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_2.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_2.7, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_2.8, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 4;
    %cmp/u;
    %jmp/1 T_2.9, 6;
    %dup/vec4;
    %pushi/vec4 10, 0, 4;
    %cmp/u;
    %jmp/1 T_2.10, 6;
    %dup/vec4;
    %pushi/vec4 11, 0, 4;
    %cmp/u;
    %jmp/1 T_2.11, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 4;
    %cmp/u;
    %jmp/1 T_2.12, 6;
    %dup/vec4;
    %pushi/vec4 13, 0, 4;
    %cmp/u;
    %jmp/1 T_2.13, 6;
    %dup/vec4;
    %pushi/vec4 14, 0, 4;
    %cmp/u;
    %jmp/1 T_2.14, 6;
    %dup/vec4;
    %pushi/vec4 15, 0, 4;
    %cmp/u;
    %jmp/1 T_2.15, 6;
    %jmp T_2.16;
T_2.0 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x1d4c890_0, 0, 1;
    %jmp T_2.16;
T_2.1 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x1d4c890_0, 0, 1;
    %jmp T_2.16;
T_2.2 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1d4c890_0, 0, 1;
    %jmp T_2.16;
T_2.3 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1d4c890_0, 0, 1;
    %jmp T_2.16;
T_2.4 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x1d4c890_0, 0, 1;
    %jmp T_2.16;
T_2.5 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x1d4c890_0, 0, 1;
    %jmp T_2.16;
T_2.6 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x1d4c890_0, 0, 1;
    %jmp T_2.16;
T_2.7 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1d4c890_0, 0, 1;
    %jmp T_2.16;
T_2.8 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1d4c890_0, 0, 1;
    %jmp T_2.16;
T_2.9 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1d4c890_0, 0, 1;
    %jmp T_2.16;
T_2.10 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1d4c890_0, 0, 1;
    %jmp T_2.16;
T_2.11 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1d4c890_0, 0, 1;
    %jmp T_2.16;
T_2.12 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x1d4c890_0, 0, 1;
    %jmp T_2.16;
T_2.13 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1d4c890_0, 0, 1;
    %jmp T_2.16;
T_2.14 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x1d4c890_0, 0, 1;
    %jmp T_2.16;
T_2.15 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x1d4c890_0, 0, 1;
    %jmp T_2.16;
T_2.16 ;
    %pop/vec4 1;
    %jmp T_2;
    .thread T_2, $push;
    .scope S_0x1d7eba0;
T_3 ;
    %wait E_0x1d514e0;
    %load/vec4 v0x1d7ffb0_0;
    %load/vec4 v0x1d80070_0;
    %or;
    %load/vec4 v0x1d80130_0;
    %or;
    %load/vec4 v0x1d801f0_0;
    %or;
    %store/vec4 v0x1d7fef0_0, 0, 1;
    %jmp T_3;
    .thread T_3, $push;
    .scope S_0x1d3dda0;
T_4 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1d80b60_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1d80de0_0, 0, 1;
    %end;
    .thread T_4, $init;
    .scope S_0x1d3dda0;
T_5 ;
T_5.0 ;
    %delay 5, 0;
    %load/vec4 v0x1d80b60_0;
    %inv;
    %store/vec4 v0x1d80b60_0, 0, 1;
    %jmp T_5.0;
T_5.1 ;
    %end;
    .thread T_5;
    .scope S_0x1d3dda0;
T_6 ;
    %vpi_call/w 3 75 "$dumpfile", "wave.vcd" {0 0 0};
    %vpi_call/w 3 76 "$dumpvars", 32'sb00000000000000000000000000000001, v0x1d7e9c0_0, v0x1d80f40_0, v0x1d81000_0, v0x1d80ca0_0, v0x1d80c00_0 {0 0 0};
    %end;
    .thread T_6;
    .scope S_0x1d3dda0;
T_7 ;
    %load/vec4 v0x1d80d40_0;
    %parti/u 32, 64, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_7.0, 4;
    %load/vec4 v0x1d80d40_0;
    %parti/u 32, 64, 32;
    %load/vec4 v0x1d80d40_0;
    %parti/u 32, 32, 32;
    %vpi_call/w 3 106 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "f", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_7.1;
T_7.0 ;
    %vpi_call/w 3 107 "$display", "Hint: Output '%s' has no mismatches.", "f" {0 0 0};
T_7.1 ;
    %load/vec4 v0x1d80d40_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0x1d80d40_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 109 "$display", "Hint: Total mismatched samples is %1d out of %1d samples\012", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %vpi_call/w 3 110 "$display", "Simulation finished at %0d ps", $time {0 0 0};
    %load/vec4 v0x1d80d40_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0x1d80d40_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 111 "$display", "Mismatches: %1d in %1d samples", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %end;
    .thread T_7, $final;
    .scope S_0x1d3dda0;
T_8 ;
    %wait E_0x1d51840;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x1d80d40_0;
    %pushi/vec4 0, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1d80d40_0, 4, 32;
    %load/vec4 v0x1d80e80_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.0, 8;
    %load/vec4 v0x1d80d40_0;
    %parti/u 32, 128, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_8.2, 4;
    %vpi_func 3 122 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 96, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1d80d40_0, 4, 32;
T_8.2 ;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x1d80d40_0;
    %pushi/vec4 128, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 128, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1d80d40_0, 4, 32;
T_8.0 ;
    %load/vec4 v0x1d80ca0_0;
    %load/vec4 v0x1d80ca0_0;
    %load/vec4 v0x1d80c00_0;
    %xor;
    %load/vec4 v0x1d80ca0_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_8.4, 6;
    %load/vec4 v0x1d80d40_0;
    %parti/u 32, 64, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_8.6, 4;
    %vpi_func 3 126 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1d80d40_0, 4, 32;
T_8.6 ;
    %load/vec4 v0x1d80d40_0;
    %parti/u 32, 64, 32;
    %addi 1, 0, 32;
    %ix/load 4, 64, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1d80d40_0, 4, 32;
T_8.4 ;
    %jmp T_8;
    .thread T_8;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "-";
    "/home/jmb9986/AutoChip/autochip_scripts/../verilogeval_prompts_tbs/ve_testbenches_human/2012_q1g/2012_q1g_tb.sv";
    "/home/jmb9986/AutoChip/autochip_scripts/outputs/gpt3.5_turbo_16k/2012_q1g/iter1/response4/top_module.sv";
