<module name="MCU_FSS0_HPB_CTRL" acronym="" XML_version="1.0" HW_revision="n/a" description="">
  <register id="MCU_FSS0_HPB0_MC_CSR" acronym="MCU_FSS0_HPB0_MC_CSR" offset="0x0" width="32" description="Controller Status Register The Controller Status Register is used to access the internal status of the HBMC.">
    <bitfield id="RESERVED" width="5" begin="31" end="27" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="WRSTOERR" width="1" begin="26" end="26" resetval="0x0" description="Write RSTO Error This bit indicates whether HyperBus memory is under reset state in the latest write operation. When this bit is set, HBMC responds by AXI SLVERR. 0h = Normal operation 1h = HyperBus memory is under reset" range="" rwaccess="R"/>
    <bitfield id="WTRSERR" width="1" begin="25" end="25" resetval="0x0" description="Write Transaction Error This bit indicates whether AXI protocol is acceptable by HBMC in the latest write transaction. When this bit is set, HBMC responds by AXI SLVERR. 0h = Normal operation 1h = This protocol is not supported" range="" rwaccess="R"/>
    <bitfield id="WDECERR" width="1" begin="24" end="24" resetval="0x0" description="Write Decode Error This bit indicates whether access address is acceptable in the latest write transaction. When this bit is set, HBMC responds by AXI DECERR. 0h = Normal operation 1h = Access address is not reachable" range="" rwaccess="R"/>
    <bitfield id="RESERVED" width="7" begin="23" end="17" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="WACT" width="1" begin="16" end="16" resetval="0x0" description="Write Active This bit indicates whether write transaction is in progress or not. When receiving write request on write address channel, this bit becomes 1h. When retrieving response signaling on write response channel, this bit becomes 0h. 0h = Write is idle 1h = Write is active" range="" rwaccess="R"/>
    <bitfield id="RESERVED" width="4" begin="15" end="12" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="RDSSTALL" width="1" begin="11" end="11" resetval="0x0" description="RDS Stall This bit indicates whether read data transfer from HyperBus memory is stalled (RDS Stall remains LOW) in the latest read transaction. When this bit is set, HBMC responds by AXI SLVERR. 0h = Normal operation 1h = RDS is stalled" range="" rwaccess="R"/>
    <bitfield id="RRSTOERR" width="1" begin="10" end="10" resetval="0x0" description="Read RSTO Error This bit indicates whether HyperBus memory is under reset state in the latest read operation. When this bit is set, HBMC responds by AXI SLVERR. 0h = Normal operation 1h = HyperBus memory is under reset" range="" rwaccess="R"/>
    <bitfield id="RTRSERR" width="1" begin="9" end="9" resetval="0x0" description="Read Transaction Error This bit indicates whether AXI protocol is acceptable by HBMC in the latest read transaction. When this bit is set, HBMC responds by AXI SLVERR. 0h = Normal operation 1h = This protocol is not supported" range="" rwaccess="R"/>
    <bitfield id="RDECERR" width="1" begin="8" end="8" resetval="0x0" description="Read Decode Error This bit indicates whether access address is acceptable in the latest read transaction. When this bit is set, HBMC responds by AXI DECERR. 0h = Normal operation 1h = Access address is not reachable" range="" rwaccess="R"/>
    <bitfield id="RESERVED" width="7" begin="7" end="1" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="RACT" width="1" begin="0" end="0" resetval="0x0" description="Read Active This bit indicates whether read transaction is in progress or not. When receiving read request on read address channel, this bit becomes 1h. When retrieving all requested data on read data channel, this bit becomes 0h. 0h = Read is idle 1h = Read is active" range="" rwaccess="R"/>
  </register>
  <register id="MCU_FSS0_HPB0_MC_IER" acronym="MCU_FSS0_HPB0_MC_IER" offset="0x4" width="32" description="Interrupt Enable Register The HBMC outputs optional interrupt signal by condition enabled by the Interrupt Enable Register.">
    <bitfield id="INTP" width="1" begin="31" end="31" resetval="0x0" description="Interrupt Polarity Control This bit is used to choose the polarity of optional interrupt signal (IENOn). 0h = IENOn signal is active low 1h = IENOn signal is active high (Reversed mode)" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="30" begin="30" end="1" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="RPCINTE" width="1" begin="0" end="0" resetval="0x0" description="HyperBus Memory Interrupt Enable 0h = Disable interrupt 1h = Enable interrupt by INT# signal of HyperBus memory" range="" rwaccess="RW"/>
  </register>
  <register id="MCU_FSS0_HPB0_MC_ISR" acronym="MCU_FSS0_HPB0_MC_ISR" offset="0x8" width="32" description="Interrupt Status Register The Interrupt Status Register is used to read the status for the interrupts generated.">
    <bitfield id="RESERVED" width="31" begin="31" end="1" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="RPCINTS" width="1" begin="0" end="0" resetval="0x0" description="HyperBus Memory Interrupt 0h = No interrupt 1h = This bit displays interrupt from INT# signal of HyperBus memory" range="" rwaccess="R"/>
  </register>
  <register id="MCU_FSS0_HPB0_MC_MBAR_y" acronym="MCU_FSS0_HPB0_MC_MBAR_y" offset="0x10" width="32" description="Memory Base Address Register for device connected to CS# The base address of addressable region to Hyperflash memory can be set-up using this register. The controller can't assert two chip selects CS0# and CS1# at a time. Hence this register describes how to select chip select. Offset = 10h + (y &#215; 4h); where y = 0h to 1h">
    <bitfield id="A_MSB" width="8" begin="31" end="24" resetval="0x0" description="MSB 8 bit of the base address of addressable region to HyperBus memory" range="" rwaccess="RW"/>
    <bitfield id="A_LSB" width="24" begin="23" end="0" resetval="0x0" description="Since register can be set in 16 MB boundary, lower 24 bit is fixed to 0h, if read, this field will always return 0h." range="" rwaccess="R"/>
  </register>
  <register id="MCU_FSS0_HPB0_MC_MCR_y" acronym="MCU_FSS0_HPB0_MC_MCR_y" offset="0x20" width="32" description="Memory Configuration Register for CS# Offset = 20h + (y &#215; 4h); where y = 0h to 1h">
    <bitfield id="MAXEN" width="1" begin="31" end="31" resetval="0x0" description="Maximum Length Enable When this bit is set to 1h, CS# low time can be configurable by MAXLEN bit. 0h = No configurable CS# low time 1h = Configurable CS# low time" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="4" begin="30" end="27" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="MAXLEN" width="9" begin="26" end="18" resetval="0x0" description="Maximum Length This bit indicates maximum read/write transaction length to memory. This bit is ignored when MAXEN bit is 0h. 0h = 2 Byte (1 HyperBus CK) 1h = 4 Byte (2 HyperBus CK) 2h = 6 Byte (3 HyperBus CK) .... 1FFh = 1024 Byte (512 HyperBus CK)" range="" rwaccess="RW"/>
    <bitfield id="TCMO" width="1" begin="17" end="17" resetval="0x0" description="True Continuous Merge Option Note that this function can be used with the HyperFlash with specific function. Please confirm whether it is available on the corresponding HyperFlash before enabling this function. When HyperBus memory doesn't accept the 8-bit boundary address, and a wrapping burst access with ARSIZE = 0h and ARADDR0 = 1h is used, this bit must not be set to 1h. 0h = No merging WRAP and INCR 1h = Merging WRAP and INCR" range="" rwaccess="RW"/>
    <bitfield id="ACS" width="1" begin="16" end="16" resetval="0x0" description="Asymmetry Cache Support This function should be disabled if the HyperBus memory itself supports the asymmetry cache system. 0h = No asymmetry cache system support 1h = Asymmetry cache system support" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="10" begin="15" end="6" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="CRT" width="1" begin="5" end="5" resetval="0x0" description="Configuration Register Target This bit indicates whether the read or write operation accesses the memory or CR space. This bit is mapped to CA-46 bit in HyperRAM. When using HyperFlash, this bit should be set to 0h. 0h = Memory space 1h = CR space" range="" rwaccess="RW"/>
    <bitfield id="DEVTYPE" width="1" begin="4" end="4" resetval="0x0" description="Device Type Device type for control target. 0h = HyperFlash 1h = HyperRAM" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="2" begin="3" end="2" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="WRAPSIZE" width="2" begin="1" end="0" resetval="0x3" description="Wrap Size The wrap burst length of HyperBus memory. This bit is ignored when the asymmetry cache support bit is 0h. When the asymmetry cache support is 1h, this bit should be set the same as wrap size of configuration register in HyperBus memory. 0h = Reserved 1h = 64 Bytes 2h = 16 Bytes 3h = 32 Bytes" range="" rwaccess="RW"/>
  </register>
  <register id="MCU_FSS0_HPB0_MC_MTR_y" acronym="MCU_FSS0_HPB0_MC_MTR_y" offset="0x30" width="32" description="Memory Timing Register Memory access timings for CS# can be configured using the Memory Timing Register. Offset = 30h + (y &#215; 4h); where y = 0h to 1h">
    <bitfield id="RCSHI" width="4" begin="31" end="28" resetval="0x0" description="Read Chip Select High Between Operations This bit indicates CS# high time for read between operations. 0h = corresponds to 1.5 clock cycle Fh = corresponds to 16.5 clock cycle" range="" rwaccess="RW"/>
    <bitfield id="WCSHI" width="4" begin="27" end="24" resetval="0x0" description="Write Chip Select High Between Operations This bit indicates CS# high time for write between operations. 0h = corresponds to 1.5 clock cycle Fh = corresponds to 16.5 clock cycle" range="" rwaccess="RW"/>
    <bitfield id="RCSS" width="4" begin="23" end="20" resetval="0x0" description="Read Chip Select Setup to next CK rising edge This bit indicates CS# setup time for read from CS# assertion. 0h = corresponds to 1 clock cycle Fh = corresponds to 16 clock cycle" range="" rwaccess="RW"/>
    <bitfield id="WCSS" width="4" begin="19" end="16" resetval="0x0" description="Write Chip Select Setup to next CK rising edge This bit indicates CS# setup time for write from CS# assertion. 0h = corresponds to 1 clock cycle Fh = corresponds to 16 clock cycle" range="" rwaccess="RW"/>
    <bitfield id="RCSH" width="4" begin="15" end="12" resetval="0x0" description="Read Chip Select Hold after CK falling edge This bit indicates CS# hold time for read to CS# de-assertion. 0h = corresponds to 1 clock cycle Fh = corresponds to 16 clock cycle" range="" rwaccess="RW"/>
    <bitfield id="WCSH" width="4" begin="11" end="8" resetval="0x0" description="Write Chip Select Hold after CK falling edge This bit indicates CS# hold time for write to CS# de-assertion. 0h = corresponds to 1 clock cycle Fh = corresponding to 16 clock cycle" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="4" begin="7" end="4" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="LTCY" width="4" begin="3" end="0" resetval="0x1" description="Latency Cycle Only uses in HyperRAM This bit indicates initial latency code for read/write access. This bit is ignored when the 0h = 5 clock latency 1h = 6 clock latency 2h = Reserved .... Dh = Reserved Eh = 3 clock latency Fh = 4 clock latency" range="" rwaccess="RW"/>
  </register>
  <register id="MCU_FSS0_HPB0_MC_GPOR" acronym="MCU_FSS0_HPB0_MC_GPOR" offset="0x40" width="32" description="General Purpose Output Register Output signal polarity can be configured using the General Purpose Output Register. General Purpose Output register () of the HBMC is not used (see , HyperBus Not Supported Features).">
    <bitfield id="RESERVED" width="30" begin="31" end="2" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="GPO" width="2" begin="1" end="0" resetval="0x0" description="General Purpose Output Interface 0h = Output signal polarity is LOW 1h = Output signal polarity is HIGH" range="" rwaccess="RW"/>
  </register>
  <register id="MCU_FSS0_HPB0_MC_WPR" acronym="MCU_FSS0_HPB0_MC_WPR" offset="0x44" width="32" description="Write Protection Register Write protection can be configured using the Write Protection Register. WPn pin is not used on Cypress flash devices (see ).">
    <bitfield id="RESERVED" width="31" begin="31" end="1" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="WP" width="1" begin="0" end="0" resetval="0x0" description="Write Protection Control 0h = Not Protected WP# signal is HIGH 1h = Protected WP# signal is LOW" range="" rwaccess="RW"/>
  </register>
  <register id="MCU_FSS0_HPB0_MC_LBR" acronym="MCU_FSS0_HPB0_MC_LBR" offset="0x48" width="32" description="Loop Back Register Loopback settings can be configured using the Loop Back Register.">
    <bitfield id="RESERVED" width="31" begin="31" end="1" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="LOOPBACK" width="1" begin="0" end="0" resetval="0x0" description="The write transaction data written on AXI bus is looped back as the read data from RPC bus. The loop-back is performed between WDAT FIFO and RDAT FIFO in AXI interface controller. 0h = Disable loopback 1h = Enable loopback" range="" rwaccess="RW"/>
  </register>
</module>
