
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.003564                       # Number of seconds simulated
sim_ticks                                  3564402576                       # Number of ticks simulated
final_tick                               533135746830                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 347908                       # Simulator instruction rate (inst/s)
host_op_rate                                   440450                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                                 306086                       # Simulator tick rate (ticks/s)
host_mem_usage                               16918324                       # Number of bytes of host memory used
host_seconds                                 11645.11                       # Real time elapsed on the host
sim_insts                                  4051430763                       # Number of instructions simulated
sim_ops                                    5129090840                       # Number of ops (including micro ops) simulated
system.physmem.bytes_read::switch_cpus0.inst         5504                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus0.data       217600                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.inst         5120                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.data       226176                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus2.inst         5248                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus2.data        98560                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus3.inst         5120                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus3.data       134528                       # Number of bytes read from this memory
system.physmem.bytes_read::total               697856                       # Number of bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus0.inst         5504                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus1.inst         5120                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus2.inst         5248                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus3.inst         5120                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::total           20992                       # Number of instructions bytes read from this memory
system.physmem.bytes_written::writebacks       288640                       # Number of bytes written to this memory
system.physmem.bytes_written::total            288640                       # Number of bytes written to this memory
system.physmem.num_reads::switch_cpus0.inst           43                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus0.data         1700                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.inst           40                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.data         1767                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus2.inst           41                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus2.data          770                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus3.inst           40                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus3.data         1051                       # Number of read requests responded to by this memory
system.physmem.num_reads::total                  5452                       # Number of read requests responded to by this memory
system.physmem.num_writes::writebacks            2255                       # Number of write requests responded to by this memory
system.physmem.num_writes::functional               0                       # Number of write requests responded to by this memory
system.physmem.num_writes::interrupt                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::total                 2255                       # Number of write requests responded to by this memory
system.physmem.bw_read::switch_cpus0.inst      1544158                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus0.data     61048099                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.inst      1436426                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.data     63454112                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus2.inst      1472336                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus2.data     27651198                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus3.inst      1436426                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus3.data     37742089                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::total               195784843                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus0.inst      1544158                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus1.inst      1436426                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus2.inst      1472336                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus3.inst      1436426                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::total            5889346                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_write::writebacks          80978507                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_write::total               80978507                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_total::writebacks          80978507                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.inst      1544158                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.data     61048099                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.inst      1436426                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.data     63454112                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus2.inst      1472336                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus2.data     27651198                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus3.inst      1436426                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus3.data     37742089                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::total              276763351                       # Total bandwidth to/from this memory (bytes/s)
system.switch_cpus0.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus0.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus0.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus0.dtb.write_misses                0                       # DTB write misses
system.switch_cpus0.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.dtb.hits                        0                       # DTB hits
system.switch_cpus0.dtb.misses                      0                       # DTB misses
system.switch_cpus0.dtb.accesses                    0                       # DTB accesses
system.switch_cpus0.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.itb.read_hits                   0                       # DTB read hits
system.switch_cpus0.itb.read_misses                 0                       # DTB read misses
system.switch_cpus0.itb.write_hits                  0                       # DTB write hits
system.switch_cpus0.itb.write_misses                0                       # DTB write misses
system.switch_cpus0.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.itb.hits                        0                       # DTB hits
system.switch_cpus0.itb.misses                      0                       # DTB misses
system.switch_cpus0.itb.accesses                    0                       # DTB accesses
system.cpu0.workload.num_syscalls                  12                       # Number of system calls
system.switch_cpus0.numCycles                 8547729                       # number of cpu cycles simulated
system.switch_cpus0.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus0.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus0.BPredUnit.lookups         3084215                       # Number of BP lookups
system.switch_cpus0.BPredUnit.condPredicted      2532129                       # Number of conditional branches predicted
system.switch_cpus0.BPredUnit.condIncorrect       206363                       # Number of conditional branches incorrect
system.switch_cpus0.BPredUnit.BTBLookups      1248051                       # Number of BTB lookups
system.switch_cpus0.BPredUnit.BTBHits         1193315                       # Number of BTB hits
system.switch_cpus0.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus0.BPredUnit.usedRAS          299436                       # Number of times the RAS was used to get a target.
system.switch_cpus0.BPredUnit.RASInCorrect         8827                       # Number of incorrect RAS predictions.
system.switch_cpus0.fetch.icacheStallCycles      3317033                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus0.fetch.Insts              16786167                       # Number of instructions fetch has processed
system.switch_cpus0.fetch.Branches            3084215                       # Number of branches that fetch encountered
system.switch_cpus0.fetch.predictedBranches      1492751                       # Number of branches that fetch has predicted taken
system.switch_cpus0.fetch.Cycles              3594804                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus0.fetch.SquashCycles        1036858                       # Number of cycles fetch has spent squashing
system.switch_cpus0.fetch.BlockedCycles        699426                       # Number of cycles fetch has spent blocked
system.switch_cpus0.fetch.PendingTrapStallCycles            6                       # Number of stall cycles due to pending traps
system.switch_cpus0.fetch.CacheLines          1632034                       # Number of cache lines fetched
system.switch_cpus0.fetch.IcacheSquashes        92206                       # Number of outstanding Icache misses that were squashed
system.switch_cpus0.fetch.rateDist::samples      8438606                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::mean     2.440693                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::stdev     3.322980                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::0         4843802     57.40%     57.40% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::1          354576      4.20%     61.60% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::2          336206      3.98%     65.59% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::3          315903      3.74%     69.33% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::4          260491      3.09%     72.42% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::5          187659      2.22%     74.64% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::6          134716      1.60%     76.24% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::7          209231      2.48%     78.72% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::8         1796022     21.28%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::total      8438606                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.branchRate         0.360823                       # Number of branch fetches per cycle
system.switch_cpus0.fetch.rate               1.963816                       # Number of inst fetches per cycle
system.switch_cpus0.decode.IdleCycles         3472659                       # Number of cycles decode is idle
system.switch_cpus0.decode.BlockedCycles       665649                       # Number of cycles decode is blocked
system.switch_cpus0.decode.RunCycles          3434898                       # Number of cycles decode is running
system.switch_cpus0.decode.UnblockCycles        41913                       # Number of cycles decode is unblocking
system.switch_cpus0.decode.SquashCycles        823484                       # Number of cycles decode is squashing
system.switch_cpus0.decode.BranchResolved       496529                       # Number of times decode resolved a branch
system.switch_cpus0.decode.BranchMispred         3881                       # Number of times decode detected a branch misprediction
system.switch_cpus0.decode.DecodedInsts      19956891                       # Number of instructions handled by decode
system.switch_cpus0.decode.SquashedInsts        10445                       # Number of squashed instructions handled by decode
system.switch_cpus0.rename.SquashCycles        823484                       # Number of cycles rename is squashing
system.switch_cpus0.rename.IdleCycles         3655617                       # Number of cycles rename is idle
system.switch_cpus0.rename.BlockCycles         310482                       # Number of cycles rename is blocking
system.switch_cpus0.rename.serializeStallCycles        73265                       # count of cycles rename stalled for serializing inst
system.switch_cpus0.rename.RunCycles          3287177                       # Number of cycles rename is running
system.switch_cpus0.rename.UnblockCycles       288578                       # Number of cycles rename is unblocking
system.switch_cpus0.rename.RenamedInsts      19360143                       # Number of instructions processed by rename
system.switch_cpus0.rename.ROBFullEvents           38                       # Number of times rename has blocked due to ROB full
system.switch_cpus0.rename.IQFullEvents        156619                       # Number of times rename has blocked due to IQ full
system.switch_cpus0.rename.LSQFullEvents        81133                       # Number of times rename has blocked due to LSQ full
system.switch_cpus0.rename.FullRegisterEvents           27                       # Number of times there has been no free registers
system.switch_cpus0.rename.RenamedOperands     26849393                       # Number of destination operands rename has renamed
system.switch_cpus0.rename.RenameLookups     90188509                       # Number of register rename lookups that rename has made
system.switch_cpus0.rename.int_rename_lookups     90188509                       # Number of integer rename lookups
system.switch_cpus0.rename.CommittedMaps     16795125                       # Number of HB maps that are committed
system.switch_cpus0.rename.UndoneMaps        10054223                       # Number of HB maps that are undone due to squashing
system.switch_cpus0.rename.serializingInsts         3604                       # count of serializing insts renamed
system.switch_cpus0.rename.tempSerializingInsts         1879                       # count of temporary serializing insts renamed
system.switch_cpus0.rename.skidInsts           703834                       # count of insts added to the skid buffer
system.switch_cpus0.memDep0.insertedLoads      1898539                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus0.memDep0.insertedStores      1013611                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus0.memDep0.conflictingLoads        23561                       # Number of conflicting loads.
system.switch_cpus0.memDep0.conflictingStores       413025                       # Number of conflicting stores.
system.switch_cpus0.iq.iqInstsAdded          18038896                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus0.iq.iqNonSpecInstsAdded         3492                       # Number of non-speculative instructions added to the IQ
system.switch_cpus0.iq.iqInstsIssued         14602624                       # Number of instructions issued
system.switch_cpus0.iq.iqSquashedInstsIssued        23271                       # Number of squashed instructions issued
system.switch_cpus0.iq.iqSquashedInstsExamined      5707352                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus0.iq.iqSquashedOperandsExamined     17446428                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus0.iq.iqSquashedNonSpecRemoved          238                       # Number of squashed non-spec instructions that were removed
system.switch_cpus0.iq.issued_per_cycle::samples      8438606                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::mean     1.730455                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::stdev     1.841751                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::0      2960858     35.09%     35.09% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::1      1711995     20.29%     55.37% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::2      1353183     16.04%     71.41% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::3       815462      9.66%     81.07% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::4       835984      9.91%     90.98% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::5       379950      4.50%     95.48% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::6       243915      2.89%     98.37% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::7        67371      0.80%     99.17% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::8        69888      0.83%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::total      8438606                       # Number of insts issued each cycle
system.switch_cpus0.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntAlu          63992     58.26%     58.26% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntMult             0      0.00%     58.26% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntDiv              0      0.00%     58.26% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatAdd            0      0.00%     58.26% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCmp            0      0.00%     58.26% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCvt            0      0.00%     58.26% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatMult            0      0.00%     58.26% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatDiv            0      0.00%     58.26% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatSqrt            0      0.00%     58.26% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAdd             0      0.00%     58.26% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAddAcc            0      0.00%     58.26% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAlu             0      0.00%     58.26% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCmp             0      0.00%     58.26% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCvt             0      0.00%     58.26% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMisc            0      0.00%     58.26% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMult            0      0.00%     58.26% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMultAcc            0      0.00%     58.26% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShift            0      0.00%     58.26% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShiftAcc            0      0.00%     58.26% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdSqrt            0      0.00%     58.26% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAdd            0      0.00%     58.26% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAlu            0      0.00%     58.26% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCmp            0      0.00%     58.26% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCvt            0      0.00%     58.26% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatDiv            0      0.00%     58.26% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMisc            0      0.00%     58.26% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMult            0      0.00%     58.26% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMultAcc            0      0.00%     58.26% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatSqrt            0      0.00%     58.26% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemRead         21494     19.57%     77.83% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemWrite        24349     22.17%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntAlu     12010263     82.25%     82.25% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntMult       200657      1.37%     83.62% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntDiv            0      0.00%     83.62% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatAdd            0      0.00%     83.62% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCmp            0      0.00%     83.62% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCvt            0      0.00%     83.62% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatMult            0      0.00%     83.62% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatDiv            0      0.00%     83.62% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatSqrt            0      0.00%     83.62% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAdd            0      0.00%     83.62% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAddAcc            0      0.00%     83.62% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAlu            0      0.00%     83.62% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCmp            0      0.00%     83.62% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCvt            0      0.00%     83.62% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMisc            0      0.00%     83.62% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMult            0      0.00%     83.62% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMultAcc            0      0.00%     83.62% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShift            0      0.00%     83.62% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShiftAcc            0      0.00%     83.62% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdSqrt            0      0.00%     83.62% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAdd            0      0.00%     83.62% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAlu            0      0.00%     83.62% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCmp            0      0.00%     83.62% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCvt            0      0.00%     83.62% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatDiv            0      0.00%     83.62% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMisc         1594      0.01%     83.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMult            0      0.00%     83.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     83.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatSqrt            0      0.00%     83.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemRead      1542231     10.56%     94.19% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemWrite       847879      5.81%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::total      14602624                       # Type of FU issued
system.switch_cpus0.iq.rate                  1.708363                       # Inst issue rate
system.switch_cpus0.iq.fu_busy_cnt             109835                       # FU busy when requested
system.switch_cpus0.iq.fu_busy_rate          0.007522                       # FU busy rate (busy events/executed inst)
system.switch_cpus0.iq.int_inst_queue_reads     37776957                       # Number of integer instruction queue reads
system.switch_cpus0.iq.int_inst_queue_writes     23749961                       # Number of integer instruction queue writes
system.switch_cpus0.iq.int_inst_queue_wakeup_accesses     14231914                       # Number of integer instruction queue wakeup accesses
system.switch_cpus0.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus0.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus0.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus0.iq.int_alu_accesses      14712459                       # Number of integer alu accesses
system.switch_cpus0.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus0.iew.lsq.thread0.forwLoads        45928                       # Number of loads that had data forwarded from stores
system.switch_cpus0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.squashedLoads       666177                       # Number of loads squashed
system.switch_cpus0.iew.lsq.thread0.ignoredResponses          424                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus0.iew.lsq.thread0.memOrderViolation          229                       # Number of memory ordering violations
system.switch_cpus0.iew.lsq.thread0.squashedStores       231640                       # Number of stores squashed
system.switch_cpus0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus0.iew.lsq.thread0.rescheduledLoads           69                       # Number of loads that were rescheduled
system.switch_cpus0.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus0.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus0.iew.iewSquashCycles        823484                       # Number of cycles IEW is squashing
system.switch_cpus0.iew.iewBlockCycles         224491                       # Number of cycles IEW is blocking
system.switch_cpus0.iew.iewUnblockCycles        14076                       # Number of cycles IEW is unblocking
system.switch_cpus0.iew.iewDispatchedInsts     18042389                       # Number of instructions dispatched to IQ
system.switch_cpus0.iew.iewDispSquashedInsts        84360                       # Number of squashed instructions skipped by dispatch
system.switch_cpus0.iew.iewDispLoadInsts      1898539                       # Number of dispatched load instructions
system.switch_cpus0.iew.iewDispStoreInsts      1013611                       # Number of dispatched store instructions
system.switch_cpus0.iew.iewDispNonSpecInsts         1870                       # Number of dispatched non-speculative instructions
system.switch_cpus0.iew.iewIQFullEvents          9641                       # Number of times the IQ has become full, causing a stall
system.switch_cpus0.iew.iewLSQFullEvents         1405                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus0.iew.memOrderViolationEvents          229                       # Number of memory order violations
system.switch_cpus0.iew.predictedTakenIncorrect       121956                       # Number of branches that were predicted taken incorrectly
system.switch_cpus0.iew.predictedNotTakenIncorrect       116716                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus0.iew.branchMispredicts       238672                       # Number of branch mispredicts detected at execute
system.switch_cpus0.iew.iewExecutedInsts     14361976                       # Number of executed instructions
system.switch_cpus0.iew.iewExecLoadInsts      1464097                       # Number of load instructions executed
system.switch_cpus0.iew.iewExecSquashedInsts       240645                       # Number of squashed instructions skipped in execute
system.switch_cpus0.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus0.iew.exec_nop                    1                       # number of nop insts executed
system.switch_cpus0.iew.exec_refs             2298574                       # number of memory reference insts executed
system.switch_cpus0.iew.exec_branches         2018084                       # Number of branches executed
system.switch_cpus0.iew.exec_stores            834477                       # Number of stores executed
system.switch_cpus0.iew.exec_rate            1.680210                       # Inst execution rate
system.switch_cpus0.iew.wb_sent              14242312                       # cumulative count of insts sent to commit
system.switch_cpus0.iew.wb_count             14231914                       # cumulative count of insts written-back
system.switch_cpus0.iew.wb_producers          9200208                       # num instructions producing a value
system.switch_cpus0.iew.wb_consumers         24899678                       # num instructions consuming a value
system.switch_cpus0.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus0.iew.wb_rate              1.664994                       # insts written-back per cycle
system.switch_cpus0.iew.wb_fanout            0.369491                       # average fanout of values written-back
system.switch_cpus0.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus0.commit.commitCommittedInsts     10000000                       # The number of committed instructions
system.switch_cpus0.commit.commitCommittedOps     12239191                       # The number of committed instructions
system.switch_cpus0.commit.commitSquashedInsts      5803895                       # The number of squashed insts skipped by commit
system.switch_cpus0.commit.commitNonSpecStalls         3254                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus0.commit.branchMispredicts       205506                       # The number of times a branch was mispredicted
system.switch_cpus0.commit.committed_per_cycle::samples      7615122                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::mean     1.607222                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::stdev     2.117922                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::0      3026352     39.74%     39.74% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::1      2048621     26.90%     66.64% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::2       849476     11.16%     77.80% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::3       430677      5.66%     83.45% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::4       450339      5.91%     89.37% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::5       226368      2.97%     92.34% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::6       155250      2.04%     94.38% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::7        89421      1.17%     95.55% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::8       338618      4.45%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::total      7615122                       # Number of insts commited each cycle
system.switch_cpus0.commit.committedInsts     10000000                       # Number of instructions committed
system.switch_cpus0.commit.committedOps      12239191                       # Number of ops (including micro ops) committed
system.switch_cpus0.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus0.commit.refs               2014331                       # Number of memory references committed
system.switch_cpus0.commit.loads              1232360                       # Number of loads committed
system.switch_cpus0.commit.membars               1618                       # Number of memory barriers committed
system.switch_cpus0.commit.branches           1757708                       # Number of branches committed
system.switch_cpus0.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus0.commit.int_insts         11009334                       # Number of committed integer instructions.
system.switch_cpus0.commit.function_calls       240449                       # Number of function calls committed.
system.switch_cpus0.commit.bw_lim_events       338618                       # number cycles where commit BW limit reached
system.switch_cpus0.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus0.rob.rob_reads            25319434                       # The number of ROB reads
system.switch_cpus0.rob.rob_writes           36910221                       # The number of ROB writes
system.switch_cpus0.timesIdled                   4080                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus0.idleCycles                 109123                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus0.committedInsts           10000000                       # Number of Instructions Simulated
system.switch_cpus0.committedOps             12239191                       # Number of Ops (including micro ops) Simulated
system.switch_cpus0.committedInsts_total     10000000                       # Number of Instructions Simulated
system.switch_cpus0.cpi                      0.854773                       # CPI: Cycles Per Instruction
system.switch_cpus0.cpi_total                0.854773                       # CPI: Total CPI of All Threads
system.switch_cpus0.ipc                      1.169901                       # IPC: Instructions Per Cycle
system.switch_cpus0.ipc_total                1.169901                       # IPC: Total IPC of All Threads
system.switch_cpus0.int_regfile_reads        64916991                       # number of integer regfile reads
system.switch_cpus0.int_regfile_writes       19476347                       # number of integer regfile writes
system.switch_cpus0.misc_regfile_reads       18721339                       # number of misc regfile reads
system.switch_cpus0.misc_regfile_writes          3248                       # number of misc regfile writes
system.switch_cpus1.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus1.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus1.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus1.dtb.write_misses                0                       # DTB write misses
system.switch_cpus1.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.dtb.hits                        0                       # DTB hits
system.switch_cpus1.dtb.misses                      0                       # DTB misses
system.switch_cpus1.dtb.accesses                    0                       # DTB accesses
system.switch_cpus1.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.itb.read_hits                   0                       # DTB read hits
system.switch_cpus1.itb.read_misses                 0                       # DTB read misses
system.switch_cpus1.itb.write_hits                  0                       # DTB write hits
system.switch_cpus1.itb.write_misses                0                       # DTB write misses
system.switch_cpus1.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.itb.hits                        0                       # DTB hits
system.switch_cpus1.itb.misses                      0                       # DTB misses
system.switch_cpus1.itb.accesses                    0                       # DTB accesses
system.cpu1.workload.num_syscalls                  13                       # Number of system calls
system.switch_cpus1.numCycles                 8547729                       # number of cpu cycles simulated
system.switch_cpus1.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus1.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus1.BPredUnit.lookups         3136527                       # Number of BP lookups
system.switch_cpus1.BPredUnit.condPredicted      2543597                       # Number of conditional branches predicted
system.switch_cpus1.BPredUnit.condIncorrect       213838                       # Number of conditional branches incorrect
system.switch_cpus1.BPredUnit.BTBLookups      1304912                       # Number of BTB lookups
system.switch_cpus1.BPredUnit.BTBHits         1236937                       # Number of BTB hits
system.switch_cpus1.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus1.BPredUnit.usedRAS          333618                       # Number of times the RAS was used to get a target.
system.switch_cpus1.BPredUnit.RASInCorrect         9301                       # Number of incorrect RAS predictions.
system.switch_cpus1.fetch.icacheStallCycles      3286176                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus1.fetch.Insts              17292222                       # Number of instructions fetch has processed
system.switch_cpus1.fetch.Branches            3136527                       # Number of branches that fetch encountered
system.switch_cpus1.fetch.predictedBranches      1570555                       # Number of branches that fetch has predicted taken
system.switch_cpus1.fetch.Cycles              3652175                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus1.fetch.SquashCycles        1122567                       # Number of cycles fetch has spent squashing
system.switch_cpus1.fetch.BlockedCycles        567581                       # Number of cycles fetch has spent blocked
system.switch_cpus1.fetch.PendingTrapStallCycles           30                       # Number of stall cycles due to pending traps
system.switch_cpus1.fetch.CacheLines          1616359                       # Number of cache lines fetched
system.switch_cpus1.fetch.IcacheSquashes        97065                       # Number of outstanding Icache misses that were squashed
system.switch_cpus1.fetch.rateDist::samples      8409774                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::mean     2.535531                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::stdev     3.326979                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::0         4757599     56.57%     56.57% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::1          227706      2.71%     59.28% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::2          260757      3.10%     62.38% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::3          477256      5.68%     68.06% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::4          213733      2.54%     70.60% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::5          328695      3.91%     74.51% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::6          178243      2.12%     76.62% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::7          151891      1.81%     78.43% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::8         1813894     21.57%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::total      8409774                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.branchRate         0.366943                       # Number of branch fetches per cycle
system.switch_cpus1.fetch.rate               2.023019                       # Number of inst fetches per cycle
system.switch_cpus1.decode.IdleCycles         3468837                       # Number of cycles decode is idle
system.switch_cpus1.decode.BlockedCycles       519187                       # Number of cycles decode is blocked
system.switch_cpus1.decode.RunCycles          3484643                       # Number of cycles decode is running
system.switch_cpus1.decode.UnblockCycles        35345                       # Number of cycles decode is unblocking
system.switch_cpus1.decode.SquashCycles        901759                       # Number of cycles decode is squashing
system.switch_cpus1.decode.BranchResolved       534643                       # Number of times decode resolved a branch
system.switch_cpus1.decode.BranchMispred         2712                       # Number of times decode detected a branch misprediction
system.switch_cpus1.decode.DecodedInsts      20584767                       # Number of instructions handled by decode
system.switch_cpus1.decode.SquashedInsts         4835                       # Number of squashed instructions handled by decode
system.switch_cpus1.rename.SquashCycles        901759                       # Number of cycles rename is squashing
system.switch_cpus1.rename.IdleCycles         3658037                       # Number of cycles rename is idle
system.switch_cpus1.rename.BlockCycles         137310                       # Number of cycles rename is blocking
system.switch_cpus1.rename.serializeStallCycles       121897                       # count of cycles rename stalled for serializing inst
system.switch_cpus1.rename.RunCycles          3326476                       # Number of cycles rename is running
system.switch_cpus1.rename.UnblockCycles       264288                       # Number of cycles rename is unblocking
system.switch_cpus1.rename.RenamedInsts      19782327                       # Number of instructions processed by rename
system.switch_cpus1.rename.ROBFullEvents         3807                       # Number of times rename has blocked due to ROB full
system.switch_cpus1.rename.IQFullEvents        142838                       # Number of times rename has blocked due to IQ full
system.switch_cpus1.rename.LSQFullEvents        76764                       # Number of times rename has blocked due to LSQ full
system.switch_cpus1.rename.FullRegisterEvents          843                       # Number of times there has been no free registers
system.switch_cpus1.rename.RenamedOperands     27698488                       # Number of destination operands rename has renamed
system.switch_cpus1.rename.RenameLookups     92153645                       # Number of register rename lookups that rename has made
system.switch_cpus1.rename.int_rename_lookups     92153645                       # Number of integer rename lookups
system.switch_cpus1.rename.CommittedMaps     17054913                       # Number of HB maps that are committed
system.switch_cpus1.rename.UndoneMaps        10643528                       # Number of HB maps that are undone due to squashing
system.switch_cpus1.rename.serializingInsts         4190                       # count of serializing insts renamed
system.switch_cpus1.rename.tempSerializingInsts         2528                       # count of temporary serializing insts renamed
system.switch_cpus1.rename.skidInsts           677843                       # count of insts added to the skid buffer
system.switch_cpus1.memDep0.insertedLoads      1843981                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus1.memDep0.insertedStores       943786                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus1.memDep0.conflictingLoads        13449                       # Number of conflicting loads.
system.switch_cpus1.memDep0.conflictingStores       284525                       # Number of conflicting stores.
system.switch_cpus1.iq.iqInstsAdded          18582346                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus1.iq.iqNonSpecInstsAdded         4194                       # Number of non-speculative instructions added to the IQ
system.switch_cpus1.iq.iqInstsIssued         14969687                       # Number of instructions issued
system.switch_cpus1.iq.iqSquashedInstsIssued        29563                       # Number of squashed instructions issued
system.switch_cpus1.iq.iqSquashedInstsExamined      6262850                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus1.iq.iqSquashedOperandsExamined     18759492                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus1.iq.iqSquashedNonSpecRemoved          822                       # Number of squashed non-spec instructions that were removed
system.switch_cpus1.iq.issued_per_cycle::samples      8409774                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::mean     1.780034                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::stdev     1.924627                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::0      2932236     34.87%     34.87% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::1      1791866     21.31%     56.17% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::2      1209157     14.38%     70.55% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::3       844016     10.04%     80.59% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::4       711304      8.46%     89.05% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::5       381890      4.54%     93.59% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::6       377184      4.49%     98.07% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::7        87279      1.04%     99.11% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::8        74842      0.89%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::total      8409774                       # Number of insts issued each cycle
system.switch_cpus1.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntAlu         108264     76.51%     76.51% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntMult             1      0.00%     76.51% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntDiv              0      0.00%     76.51% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatAdd            0      0.00%     76.51% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCmp            0      0.00%     76.51% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCvt            0      0.00%     76.51% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatMult            0      0.00%     76.51% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatDiv            0      0.00%     76.51% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatSqrt            0      0.00%     76.51% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAdd             0      0.00%     76.51% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAddAcc            0      0.00%     76.51% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAlu             0      0.00%     76.51% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCmp             0      0.00%     76.51% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCvt             0      0.00%     76.51% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMisc            0      0.00%     76.51% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMult            0      0.00%     76.51% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMultAcc            0      0.00%     76.51% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShift            0      0.00%     76.51% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShiftAcc            0      0.00%     76.51% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdSqrt            0      0.00%     76.51% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAdd            0      0.00%     76.51% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAlu            0      0.00%     76.51% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCmp            0      0.00%     76.51% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCvt            0      0.00%     76.51% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatDiv            0      0.00%     76.51% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMisc            0      0.00%     76.51% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMult            0      0.00%     76.51% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMultAcc            0      0.00%     76.51% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatSqrt            0      0.00%     76.51% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemRead         15095     10.67%     87.18% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemWrite        18148     12.82%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntAlu     12478727     83.36%     83.36% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntMult       211761      1.41%     84.77% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntDiv            0      0.00%     84.77% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatAdd            0      0.00%     84.77% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCmp            0      0.00%     84.77% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCvt            0      0.00%     84.77% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatMult            0      0.00%     84.77% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatDiv            0      0.00%     84.77% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatSqrt            0      0.00%     84.77% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAdd            0      0.00%     84.77% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAddAcc            0      0.00%     84.77% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAlu            0      0.00%     84.77% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCmp            0      0.00%     84.77% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCvt            0      0.00%     84.77% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMisc            0      0.00%     84.77% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMult            0      0.00%     84.77% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMultAcc            0      0.00%     84.77% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShift            0      0.00%     84.77% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShiftAcc            0      0.00%     84.77% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdSqrt            0      0.00%     84.77% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAdd            0      0.00%     84.77% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAlu            0      0.00%     84.77% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCmp            0      0.00%     84.77% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCvt            0      0.00%     84.77% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatDiv            0      0.00%     84.77% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMisc         1650      0.01%     84.79% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMult            0      0.00%     84.79% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     84.79% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatSqrt            0      0.00%     84.79% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemRead      1492121      9.97%     94.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemWrite       785428      5.25%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::total      14969687                       # Type of FU issued
system.switch_cpus1.iq.rate                  1.751306                       # Inst issue rate
system.switch_cpus1.iq.fu_busy_cnt             141508                       # FU busy when requested
system.switch_cpus1.iq.fu_busy_rate          0.009453                       # FU busy rate (busy events/executed inst)
system.switch_cpus1.iq.int_inst_queue_reads     38520217                       # Number of integer instruction queue reads
system.switch_cpus1.iq.int_inst_queue_writes     24849548                       # Number of integer instruction queue writes
system.switch_cpus1.iq.int_inst_queue_wakeup_accesses     14535149                       # Number of integer instruction queue wakeup accesses
system.switch_cpus1.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus1.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus1.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus1.iq.int_alu_accesses      15111195                       # Number of integer alu accesses
system.switch_cpus1.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus1.iew.lsq.thread0.forwLoads        29522                       # Number of loads that had data forwarded from stores
system.switch_cpus1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.squashedLoads       718998                       # Number of loads squashed
system.switch_cpus1.iew.lsq.thread0.ignoredResponses          214                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus1.iew.lsq.thread0.memOrderViolation          170                       # Number of memory ordering violations
system.switch_cpus1.iew.lsq.thread0.squashedStores       238782                       # Number of stores squashed
system.switch_cpus1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus1.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus1.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus1.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus1.iew.iewSquashCycles        901759                       # Number of cycles IEW is squashing
system.switch_cpus1.iew.iewBlockCycles          56555                       # Number of cycles IEW is blocking
system.switch_cpus1.iew.iewUnblockCycles         8941                       # Number of cycles IEW is unblocking
system.switch_cpus1.iew.iewDispatchedInsts     18586543                       # Number of instructions dispatched to IQ
system.switch_cpus1.iew.iewDispSquashedInsts        66262                       # Number of squashed instructions skipped by dispatch
system.switch_cpus1.iew.iewDispLoadInsts      1843981                       # Number of dispatched load instructions
system.switch_cpus1.iew.iewDispStoreInsts       943786                       # Number of dispatched store instructions
system.switch_cpus1.iew.iewDispNonSpecInsts         2511                       # Number of dispatched non-speculative instructions
system.switch_cpus1.iew.iewIQFullEvents          6490                       # Number of times the IQ has become full, causing a stall
system.switch_cpus1.iew.iewLSQFullEvents           23                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus1.iew.memOrderViolationEvents          170                       # Number of memory order violations
system.switch_cpus1.iew.predictedTakenIncorrect       126181                       # Number of branches that were predicted taken incorrectly
system.switch_cpus1.iew.predictedNotTakenIncorrect       122620                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus1.iew.branchMispredicts       248801                       # Number of branch mispredicts detected at execute
system.switch_cpus1.iew.iewExecutedInsts     14685594                       # Number of executed instructions
system.switch_cpus1.iew.iewExecLoadInsts      1391920                       # Number of load instructions executed
system.switch_cpus1.iew.iewExecSquashedInsts       284091                       # Number of squashed instructions skipped in execute
system.switch_cpus1.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus1.iew.exec_nop                    3                       # number of nop insts executed
system.switch_cpus1.iew.exec_refs             2145901                       # number of memory reference insts executed
system.switch_cpus1.iew.exec_branches         2080261                       # Number of branches executed
system.switch_cpus1.iew.exec_stores            753981                       # Number of stores executed
system.switch_cpus1.iew.exec_rate            1.718070                       # Inst execution rate
system.switch_cpus1.iew.wb_sent              14546620                       # cumulative count of insts sent to commit
system.switch_cpus1.iew.wb_count             14535149                       # cumulative count of insts written-back
system.switch_cpus1.iew.wb_producers          9514521                       # num instructions producing a value
system.switch_cpus1.iew.wb_consumers         26694726                       # num instructions consuming a value
system.switch_cpus1.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus1.iew.wb_rate              1.700469                       # insts written-back per cycle
system.switch_cpus1.iew.wb_fanout            0.356420                       # average fanout of values written-back
system.switch_cpus1.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus1.commit.commitCommittedInsts      9996361                       # The number of committed instructions
system.switch_cpus1.commit.commitCommittedOps     12277506                       # The number of committed instructions
system.switch_cpus1.commit.commitSquashedInsts      6309055                       # The number of squashed insts skipped by commit
system.switch_cpus1.commit.commitNonSpecStalls         3372                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus1.commit.branchMispredicts       216580                       # The number of times a branch was mispredicted
system.switch_cpus1.commit.committed_per_cycle::samples      7508015                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::mean     1.635253                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::stdev     2.163917                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::0      2950513     39.30%     39.30% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::1      2050525     27.31%     66.61% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::2       842111     11.22%     77.83% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::3       419786      5.59%     83.42% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::4       427967      5.70%     89.12% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::5       167920      2.24%     91.35% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::6       183340      2.44%     93.80% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::7        94931      1.26%     95.06% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::8       370922      4.94%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::total      7508015                       # Number of insts commited each cycle
system.switch_cpus1.commit.committedInsts      9996361                       # Number of instructions committed
system.switch_cpus1.commit.committedOps      12277506                       # Number of ops (including micro ops) committed
system.switch_cpus1.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus1.commit.refs               1829987                       # Number of memory references committed
system.switch_cpus1.commit.loads              1124983                       # Number of loads committed
system.switch_cpus1.commit.membars               1676                       # Number of memory barriers committed
system.switch_cpus1.commit.branches           1765124                       # Number of branches committed
system.switch_cpus1.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus1.commit.int_insts         11061062                       # Number of committed integer instructions.
system.switch_cpus1.commit.function_calls       249812                       # Number of function calls committed.
system.switch_cpus1.commit.bw_lim_events       370922                       # number cycles where commit BW limit reached
system.switch_cpus1.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus1.rob.rob_reads            25723485                       # The number of ROB reads
system.switch_cpus1.rob.rob_writes           38075738                       # The number of ROB writes
system.switch_cpus1.timesIdled                   4604                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus1.idleCycles                 137955                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus1.committedInsts            9996361                       # Number of Instructions Simulated
system.switch_cpus1.committedOps             12277506                       # Number of Ops (including micro ops) Simulated
system.switch_cpus1.committedInsts_total      9996361                       # Number of Instructions Simulated
system.switch_cpus1.cpi                      0.855084                       # CPI: Cycles Per Instruction
system.switch_cpus1.cpi_total                0.855084                       # CPI: Total CPI of All Threads
system.switch_cpus1.ipc                      1.169476                       # IPC: Instructions Per Cycle
system.switch_cpus1.ipc_total                1.169476                       # IPC: Total IPC of All Threads
system.switch_cpus1.int_regfile_reads        66021935                       # number of integer regfile reads
system.switch_cpus1.int_regfile_writes       20091141                       # number of integer regfile writes
system.switch_cpus1.misc_regfile_reads       19047076                       # number of misc regfile reads
system.switch_cpus1.misc_regfile_writes          3366                       # number of misc regfile writes
system.switch_cpus2.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus2.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus2.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus2.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus2.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus2.dtb.write_misses                0                       # DTB write misses
system.switch_cpus2.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus2.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus2.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus2.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus2.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus2.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus2.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus2.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus2.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus2.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus2.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus2.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus2.dtb.hits                        0                       # DTB hits
system.switch_cpus2.dtb.misses                      0                       # DTB misses
system.switch_cpus2.dtb.accesses                    0                       # DTB accesses
system.switch_cpus2.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus2.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus2.itb.read_hits                   0                       # DTB read hits
system.switch_cpus2.itb.read_misses                 0                       # DTB read misses
system.switch_cpus2.itb.write_hits                  0                       # DTB write hits
system.switch_cpus2.itb.write_misses                0                       # DTB write misses
system.switch_cpus2.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus2.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus2.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus2.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus2.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus2.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus2.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus2.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus2.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus2.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus2.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus2.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus2.itb.hits                        0                       # DTB hits
system.switch_cpus2.itb.misses                      0                       # DTB misses
system.switch_cpus2.itb.accesses                    0                       # DTB accesses
system.cpu2.workload.num_syscalls                  13                       # Number of system calls
system.switch_cpus2.numCycles                 8547729                       # number of cpu cycles simulated
system.switch_cpus2.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus2.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus2.BPredUnit.lookups         3234597                       # Number of BP lookups
system.switch_cpus2.BPredUnit.condPredicted      2635234                       # Number of conditional branches predicted
system.switch_cpus2.BPredUnit.condIncorrect       214729                       # Number of conditional branches incorrect
system.switch_cpus2.BPredUnit.BTBLookups      1340229                       # Number of BTB lookups
system.switch_cpus2.BPredUnit.BTBHits         1257346                       # Number of BTB hits
system.switch_cpus2.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus2.BPredUnit.usedRAS          345337                       # Number of times the RAS was used to get a target.
system.switch_cpus2.BPredUnit.RASInCorrect         9532                       # Number of incorrect RAS predictions.
system.switch_cpus2.fetch.icacheStallCycles      3331108                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus2.fetch.Insts              17668759                       # Number of instructions fetch has processed
system.switch_cpus2.fetch.Branches            3234597                       # Number of branches that fetch encountered
system.switch_cpus2.fetch.predictedBranches      1602683                       # Number of branches that fetch has predicted taken
system.switch_cpus2.fetch.Cycles              3700242                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus2.fetch.SquashCycles        1155618                       # Number of cycles fetch has spent squashing
system.switch_cpus2.fetch.BlockedCycles        473874                       # Number of cycles fetch has spent blocked
system.switch_cpus2.fetch.MiscStallCycles            1                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.switch_cpus2.fetch.PendingTrapStallCycles           24                       # Number of stall cycles due to pending traps
system.switch_cpus2.fetch.CacheLines          1635465                       # Number of cache lines fetched
system.switch_cpus2.fetch.IcacheSquashes        93911                       # Number of outstanding Icache misses that were squashed
system.switch_cpus2.fetch.rateDist::samples      8442995                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::mean     2.591822                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::stdev     3.375011                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::0         4742753     56.17%     56.17% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::1          257118      3.05%     59.22% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::2          269049      3.19%     62.41% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::3          424521      5.03%     67.43% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::4          200584      2.38%     69.81% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::5          284765      3.37%     73.18% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::6          191903      2.27%     75.46% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::7          142036      1.68%     77.14% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::8         1930266     22.86%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::total      8442995                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.branchRate         0.378416                       # Number of branch fetches per cycle
system.switch_cpus2.fetch.rate               2.067071                       # Number of inst fetches per cycle
system.switch_cpus2.decode.IdleCycles         3508047                       # Number of cycles decode is idle
system.switch_cpus2.decode.BlockedCycles       428256                       # Number of cycles decode is blocked
system.switch_cpus2.decode.RunCycles          3540258                       # Number of cycles decode is running
system.switch_cpus2.decode.UnblockCycles        29826                       # Number of cycles decode is unblocking
system.switch_cpus2.decode.SquashCycles        936607                       # Number of cycles decode is squashing
system.switch_cpus2.decode.BranchResolved       548160                       # Number of times decode resolved a branch
system.switch_cpus2.decode.BranchMispred         1160                       # Number of times decode detected a branch misprediction
system.switch_cpus2.decode.DecodedInsts      21104908                       # Number of instructions handled by decode
system.switch_cpus2.decode.SquashedInsts         4342                       # Number of squashed instructions handled by decode
system.switch_cpus2.rename.SquashCycles        936607                       # Number of cycles rename is squashing
system.switch_cpus2.rename.IdleCycles         3685474                       # Number of cycles rename is idle
system.switch_cpus2.rename.BlockCycles         104025                       # Number of cycles rename is blocking
system.switch_cpus2.rename.serializeStallCycles        95411                       # count of cycles rename stalled for serializing inst
system.switch_cpus2.rename.RunCycles          3390929                       # Number of cycles rename is running
system.switch_cpus2.rename.UnblockCycles       230541                       # Number of cycles rename is unblocking
system.switch_cpus2.rename.RenamedInsts      20343473                       # Number of instructions processed by rename
system.switch_cpus2.rename.ROBFullEvents           18                       # Number of times rename has blocked due to ROB full
system.switch_cpus2.rename.IQFullEvents        133437                       # Number of times rename has blocked due to IQ full
system.switch_cpus2.rename.LSQFullEvents        67730                       # Number of times rename has blocked due to LSQ full
system.switch_cpus2.rename.RenamedOperands     28481260                       # Number of destination operands rename has renamed
system.switch_cpus2.rename.RenameLookups     94853190                       # Number of register rename lookups that rename has made
system.switch_cpus2.rename.int_rename_lookups     94853190                       # Number of integer rename lookups
system.switch_cpus2.rename.CommittedMaps     17370140                       # Number of HB maps that are committed
system.switch_cpus2.rename.UndoneMaps        11111058                       # Number of HB maps that are undone due to squashing
system.switch_cpus2.rename.serializingInsts         3500                       # count of serializing insts renamed
system.switch_cpus2.rename.tempSerializingInsts         1788                       # count of temporary serializing insts renamed
system.switch_cpus2.rename.skidInsts           604373                       # count of insts added to the skid buffer
system.switch_cpus2.memDep0.insertedLoads      1892601                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus2.memDep0.insertedStores       978253                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus2.memDep0.conflictingLoads        10370                       # Number of conflicting loads.
system.switch_cpus2.memDep0.conflictingStores       337750                       # Number of conflicting stores.
system.switch_cpus2.iq.iqInstsAdded          19064911                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus2.iq.iqNonSpecInstsAdded         3511                       # Number of non-speculative instructions added to the IQ
system.switch_cpus2.iq.iqInstsIssued         15142157                       # Number of instructions issued
system.switch_cpus2.iq.iqSquashedInstsIssued        27402                       # Number of squashed instructions issued
system.switch_cpus2.iq.iqSquashedInstsExamined      6572178                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus2.iq.iqSquashedOperandsExamined     20288187                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus2.iq.iqSquashedNonSpecRemoved           30                       # Number of squashed non-spec instructions that were removed
system.switch_cpus2.iq.issued_per_cycle::samples      8442995                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::mean     1.793458                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::stdev     1.930653                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::0      2908406     34.45%     34.45% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::1      1834251     21.73%     56.17% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::2      1205041     14.27%     70.45% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::3       806261      9.55%     79.99% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::4       740990      8.78%     88.77% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::5       412915      4.89%     93.66% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::6       373842      4.43%     98.09% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::7        82858      0.98%     99.07% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::8        78431      0.93%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::total      8442995                       # Number of insts issued each cycle
system.switch_cpus2.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntAlu         113709     77.95%     77.95% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntMult             0      0.00%     77.95% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntDiv              0      0.00%     77.95% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatAdd            0      0.00%     77.95% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatCmp            0      0.00%     77.95% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatCvt            0      0.00%     77.95% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatMult            0      0.00%     77.95% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatDiv            0      0.00%     77.95% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatSqrt            0      0.00%     77.95% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAdd             0      0.00%     77.95% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAddAcc            0      0.00%     77.95% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAlu             0      0.00%     77.95% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdCmp             0      0.00%     77.95% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdCvt             0      0.00%     77.95% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMisc            0      0.00%     77.95% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMult            0      0.00%     77.95% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMultAcc            0      0.00%     77.95% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShift            0      0.00%     77.95% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShiftAcc            0      0.00%     77.95% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdSqrt            0      0.00%     77.95% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatAdd            0      0.00%     77.95% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatAlu            0      0.00%     77.95% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatCmp            0      0.00%     77.95% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatCvt            0      0.00%     77.95% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatDiv            0      0.00%     77.95% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMisc            0      0.00%     77.95% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMult            0      0.00%     77.95% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMultAcc            0      0.00%     77.95% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatSqrt            0      0.00%     77.95% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::MemRead         16102     11.04%     88.99% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::MemWrite        16063     11.01%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntAlu     12636043     83.45%     83.45% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntMult       201283      1.33%     84.78% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntDiv            0      0.00%     84.78% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatAdd            0      0.00%     84.78% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatCmp            0      0.00%     84.78% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatCvt            0      0.00%     84.78% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatMult            0      0.00%     84.78% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatDiv            0      0.00%     84.78% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatSqrt            0      0.00%     84.78% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAdd            0      0.00%     84.78% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAddAcc            0      0.00%     84.78% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAlu            0      0.00%     84.78% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdCmp            0      0.00%     84.78% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdCvt            0      0.00%     84.78% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMisc            0      0.00%     84.78% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMult            0      0.00%     84.78% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMultAcc            0      0.00%     84.78% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShift            0      0.00%     84.78% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShiftAcc            0      0.00%     84.78% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdSqrt            0      0.00%     84.78% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatAdd            0      0.00%     84.78% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatAlu            0      0.00%     84.78% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatCmp            0      0.00%     84.78% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatCvt            0      0.00%     84.78% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatDiv            0      0.00%     84.78% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMisc         1709      0.01%     84.79% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMult            0      0.00%     84.79% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     84.79% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatSqrt            0      0.00%     84.79% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::MemRead      1503653      9.93%     94.72% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::MemWrite       799469      5.28%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::total      15142157                       # Type of FU issued
system.switch_cpus2.iq.rate                  1.771483                       # Inst issue rate
system.switch_cpus2.iq.fu_busy_cnt             145874                       # FU busy when requested
system.switch_cpus2.iq.fu_busy_rate          0.009634                       # FU busy rate (busy events/executed inst)
system.switch_cpus2.iq.int_inst_queue_reads     38900583                       # Number of integer instruction queue reads
system.switch_cpus2.iq.int_inst_queue_writes     25640721                       # Number of integer instruction queue writes
system.switch_cpus2.iq.int_inst_queue_wakeup_accesses     14708607                       # Number of integer instruction queue wakeup accesses
system.switch_cpus2.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus2.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus2.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus2.iq.int_alu_accesses      15288031                       # Number of integer alu accesses
system.switch_cpus2.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus2.iew.lsq.thread0.forwLoads        21586                       # Number of loads that had data forwarded from stores
system.switch_cpus2.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus2.iew.lsq.thread0.squashedLoads       755527                       # Number of loads squashed
system.switch_cpus2.iew.lsq.thread0.ignoredResponses           54                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus2.iew.lsq.thread0.memOrderViolation          125                       # Number of memory ordering violations
system.switch_cpus2.iew.lsq.thread0.squashedStores       258379                       # Number of stores squashed
system.switch_cpus2.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus2.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus2.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus2.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus2.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus2.iew.iewSquashCycles        936607                       # Number of cycles IEW is squashing
system.switch_cpus2.iew.iewBlockCycles          62561                       # Number of cycles IEW is blocking
system.switch_cpus2.iew.iewUnblockCycles        13109                       # Number of cycles IEW is unblocking
system.switch_cpus2.iew.iewDispatchedInsts     19068425                       # Number of instructions dispatched to IQ
system.switch_cpus2.iew.iewDispSquashedInsts        48280                       # Number of squashed instructions skipped by dispatch
system.switch_cpus2.iew.iewDispLoadInsts      1892601                       # Number of dispatched load instructions
system.switch_cpus2.iew.iewDispStoreInsts       978253                       # Number of dispatched store instructions
system.switch_cpus2.iew.iewDispNonSpecInsts         1777                       # Number of dispatched non-speculative instructions
system.switch_cpus2.iew.iewIQFullEvents         10713                       # Number of times the IQ has become full, causing a stall
system.switch_cpus2.iew.iewLSQFullEvents           19                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus2.iew.memOrderViolationEvents          125                       # Number of memory order violations
system.switch_cpus2.iew.predictedTakenIncorrect       128804                       # Number of branches that were predicted taken incorrectly
system.switch_cpus2.iew.predictedNotTakenIncorrect       120879                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus2.iew.branchMispredicts       249683                       # Number of branch mispredicts detected at execute
system.switch_cpus2.iew.iewExecutedInsts     14867485                       # Number of executed instructions
system.switch_cpus2.iew.iewExecLoadInsts      1401928                       # Number of load instructions executed
system.switch_cpus2.iew.iewExecSquashedInsts       274670                       # Number of squashed instructions skipped in execute
system.switch_cpus2.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus2.iew.exec_nop                    3                       # number of nop insts executed
system.switch_cpus2.iew.exec_refs             2173269                       # number of memory reference insts executed
system.switch_cpus2.iew.exec_branches         2112024                       # Number of branches executed
system.switch_cpus2.iew.exec_stores            771341                       # Number of stores executed
system.switch_cpus2.iew.exec_rate            1.739349                       # Inst execution rate
system.switch_cpus2.iew.wb_sent              14719701                       # cumulative count of insts sent to commit
system.switch_cpus2.iew.wb_count             14708607                       # cumulative count of insts written-back
system.switch_cpus2.iew.wb_producers          9653136                       # num instructions producing a value
system.switch_cpus2.iew.wb_consumers         27455310                       # num instructions consuming a value
system.switch_cpus2.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus2.iew.wb_rate              1.720762                       # insts written-back per cycle
system.switch_cpus2.iew.wb_fanout            0.351595                       # average fanout of values written-back
system.switch_cpus2.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus2.commit.commitCommittedInsts     10122557                       # The number of committed instructions
system.switch_cpus2.commit.commitCommittedOps     12463699                       # The number of committed instructions
system.switch_cpus2.commit.commitSquashedInsts      6604737                       # The number of squashed insts skipped by commit
system.switch_cpus2.commit.commitNonSpecStalls         3481                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus2.commit.branchMispredicts       216629                       # The number of times a branch was mispredicted
system.switch_cpus2.commit.committed_per_cycle::samples      7506388                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::mean     1.660412                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::stdev     2.175361                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::0      2855201     38.04%     38.04% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::1      2132635     28.41%     66.45% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::2       848854     11.31%     77.76% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::3       425837      5.67%     83.43% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::4       392481      5.23%     88.66% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::5       179777      2.39%     91.05% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::6       193041      2.57%     93.62% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::7        99706      1.33%     94.95% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::8       378856      5.05%    100.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::total      7506388                       # Number of insts commited each cycle
system.switch_cpus2.commit.committedInsts     10122557                       # Number of instructions committed
system.switch_cpus2.commit.committedOps      12463699                       # Number of ops (including micro ops) committed
system.switch_cpus2.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus2.commit.refs               1856945                       # Number of memory references committed
system.switch_cpus2.commit.loads              1137071                       # Number of loads committed
system.switch_cpus2.commit.membars               1734                       # Number of memory barriers committed
system.switch_cpus2.commit.branches           1799664                       # Number of branches committed
system.switch_cpus2.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus2.commit.int_insts         11228048                       # Number of committed integer instructions.
system.switch_cpus2.commit.function_calls       257012                       # Number of function calls committed.
system.switch_cpus2.commit.bw_lim_events       378856                       # number cycles where commit BW limit reached
system.switch_cpus2.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus2.rob.rob_reads            26195799                       # The number of ROB reads
system.switch_cpus2.rob.rob_writes           39074570                       # The number of ROB writes
system.switch_cpus2.timesIdled                   3809                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus2.idleCycles                 104734                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus2.committedInsts           10122557                       # Number of Instructions Simulated
system.switch_cpus2.committedOps             12463699                       # Number of Ops (including micro ops) Simulated
system.switch_cpus2.committedInsts_total     10122557                       # Number of Instructions Simulated
system.switch_cpus2.cpi                      0.844424                       # CPI: Cycles Per Instruction
system.switch_cpus2.cpi_total                0.844424                       # CPI: Total CPI of All Threads
system.switch_cpus2.ipc                      1.184239                       # IPC: Instructions Per Cycle
system.switch_cpus2.ipc_total                1.184239                       # IPC: Total IPC of All Threads
system.switch_cpus2.int_regfile_reads        66758517                       # number of integer regfile reads
system.switch_cpus2.int_regfile_writes       20392772                       # number of integer regfile writes
system.switch_cpus2.misc_regfile_reads       19433041                       # number of misc regfile reads
system.switch_cpus2.misc_regfile_writes          3468                       # number of misc regfile writes
system.switch_cpus3.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus3.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus3.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus3.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus3.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus3.dtb.write_misses                0                       # DTB write misses
system.switch_cpus3.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus3.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus3.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus3.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus3.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus3.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus3.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus3.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus3.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus3.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus3.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus3.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus3.dtb.hits                        0                       # DTB hits
system.switch_cpus3.dtb.misses                      0                       # DTB misses
system.switch_cpus3.dtb.accesses                    0                       # DTB accesses
system.switch_cpus3.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus3.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus3.itb.read_hits                   0                       # DTB read hits
system.switch_cpus3.itb.read_misses                 0                       # DTB read misses
system.switch_cpus3.itb.write_hits                  0                       # DTB write hits
system.switch_cpus3.itb.write_misses                0                       # DTB write misses
system.switch_cpus3.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus3.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus3.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus3.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus3.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus3.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus3.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus3.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus3.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus3.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus3.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus3.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus3.itb.hits                        0                       # DTB hits
system.switch_cpus3.itb.misses                      0                       # DTB misses
system.switch_cpus3.itb.accesses                    0                       # DTB accesses
system.cpu3.workload.num_syscalls                  13                       # Number of system calls
system.switch_cpus3.numCycles                 8547729                       # number of cpu cycles simulated
system.switch_cpus3.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus3.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus3.BPredUnit.lookups         3122848                       # Number of BP lookups
system.switch_cpus3.BPredUnit.condPredicted      2541330                       # Number of conditional branches predicted
system.switch_cpus3.BPredUnit.condIncorrect       209257                       # Number of conditional branches incorrect
system.switch_cpus3.BPredUnit.BTBLookups      1269540                       # Number of BTB lookups
system.switch_cpus3.BPredUnit.BTBHits         1207668                       # Number of BTB hits
system.switch_cpus3.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus3.BPredUnit.usedRAS          330048                       # Number of times the RAS was used to get a target.
system.switch_cpus3.BPredUnit.RASInCorrect         9315                       # Number of incorrect RAS predictions.
system.switch_cpus3.fetch.icacheStallCycles      3115636                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus3.fetch.Insts              17242857                       # Number of instructions fetch has processed
system.switch_cpus3.fetch.Branches            3122848                       # Number of branches that fetch encountered
system.switch_cpus3.fetch.predictedBranches      1537716                       # Number of branches that fetch has predicted taken
system.switch_cpus3.fetch.Cycles              3794900                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus3.fetch.SquashCycles        1124796                       # Number of cycles fetch has spent squashing
system.switch_cpus3.fetch.BlockedCycles        610802                       # Number of cycles fetch has spent blocked
system.switch_cpus3.fetch.PendingTrapStallCycles           18                       # Number of stall cycles due to pending traps
system.switch_cpus3.fetch.CacheLines          1525928                       # Number of cache lines fetched
system.switch_cpus3.fetch.IcacheSquashes        89446                       # Number of outstanding Icache misses that were squashed
system.switch_cpus3.fetch.rateDist::samples      8432985                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::mean     2.530092                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::stdev     3.310961                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::0         4638085     55.00%     55.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::1          332679      3.94%     58.94% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::2          268688      3.19%     62.13% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::3          652675      7.74%     69.87% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::4          172660      2.05%     71.92% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::5          235878      2.80%     74.71% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::6          163008      1.93%     76.65% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::7           94425      1.12%     77.77% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::8         1874887     22.23%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::total      8432985                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.branchRate         0.365342                       # Number of branch fetches per cycle
system.switch_cpus3.fetch.rate               2.017244                       # Number of inst fetches per cycle
system.switch_cpus3.decode.IdleCycles         3251446                       # Number of cycles decode is idle
system.switch_cpus3.decode.BlockedCycles       597085                       # Number of cycles decode is blocked
system.switch_cpus3.decode.RunCycles          3649988                       # Number of cycles decode is running
system.switch_cpus3.decode.UnblockCycles        23131                       # Number of cycles decode is unblocking
system.switch_cpus3.decode.SquashCycles        911333                       # Number of cycles decode is squashing
system.switch_cpus3.decode.BranchResolved       532347                       # Number of times decode resolved a branch
system.switch_cpus3.decode.BranchMispred          321                       # Number of times decode detected a branch misprediction
system.switch_cpus3.decode.DecodedInsts      20658405                       # Number of instructions handled by decode
system.switch_cpus3.decode.SquashedInsts         1623                       # Number of squashed instructions handled by decode
system.switch_cpus3.rename.SquashCycles        911333                       # Number of cycles rename is squashing
system.switch_cpus3.rename.IdleCycles         3490376                       # Number of cycles rename is idle
system.switch_cpus3.rename.BlockCycles         105424                       # Number of cycles rename is blocking
system.switch_cpus3.rename.serializeStallCycles       148262                       # count of cycles rename stalled for serializing inst
system.switch_cpus3.rename.RunCycles          3429281                       # Number of cycles rename is running
system.switch_cpus3.rename.UnblockCycles       348304                       # Number of cycles rename is unblocking
system.switch_cpus3.rename.RenamedInsts      19923988                       # Number of instructions processed by rename
system.switch_cpus3.rename.ROBFullEvents          200                       # Number of times rename has blocked due to ROB full
system.switch_cpus3.rename.IQFullEvents        138768                       # Number of times rename has blocked due to IQ full
system.switch_cpus3.rename.LSQFullEvents       113565                       # Number of times rename has blocked due to LSQ full
system.switch_cpus3.rename.RenamedOperands     27862771                       # Number of destination operands rename has renamed
system.switch_cpus3.rename.RenameLookups     93021748                       # Number of register rename lookups that rename has made
system.switch_cpus3.rename.int_rename_lookups     93021748                       # Number of integer rename lookups
system.switch_cpus3.rename.CommittedMaps     17113485                       # Number of HB maps that are committed
system.switch_cpus3.rename.UndoneMaps        10749263                       # Number of HB maps that are undone due to squashing
system.switch_cpus3.rename.serializingInsts         4207                       # count of serializing insts renamed
system.switch_cpus3.rename.tempSerializingInsts         2535                       # count of temporary serializing insts renamed
system.switch_cpus3.rename.skidInsts           976554                       # count of insts added to the skid buffer
system.switch_cpus3.memDep0.insertedLoads      1871918                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus3.memDep0.insertedStores       972752                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus3.memDep0.conflictingLoads        19762                       # Number of conflicting loads.
system.switch_cpus3.memDep0.conflictingStores       338004                       # Number of conflicting stores.
system.switch_cpus3.iq.iqInstsAdded          18821678                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus3.iq.iqNonSpecInstsAdded         4213                       # Number of non-speculative instructions added to the IQ
system.switch_cpus3.iq.iqInstsIssued         14933242                       # Number of instructions issued
system.switch_cpus3.iq.iqSquashedInstsIssued        30410                       # Number of squashed instructions issued
system.switch_cpus3.iq.iqSquashedInstsExamined      6471359                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus3.iq.iqSquashedOperandsExamined     19937911                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus3.iq.iqSquashedNonSpecRemoved          805                       # Number of squashed non-spec instructions that were removed
system.switch_cpus3.iq.issued_per_cycle::samples      8432985                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::mean     1.770813                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::stdev     1.896420                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::0      2924186     34.68%     34.68% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::1      1810556     21.47%     56.15% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::2      1183399     14.03%     70.18% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::3       876630     10.40%     80.57% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::4       760768      9.02%     89.60% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::5       396860      4.71%     94.30% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::6       339133      4.02%     98.32% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::7        67796      0.80%     99.13% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::8        73657      0.87%    100.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::total      8432985                       # Number of insts issued each cycle
system.switch_cpus3.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntAlu          88373     69.64%     69.64% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntMult             3      0.00%     69.64% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntDiv              0      0.00%     69.64% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatAdd            0      0.00%     69.64% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatCmp            0      0.00%     69.64% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatCvt            0      0.00%     69.64% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatMult            0      0.00%     69.64% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatDiv            0      0.00%     69.64% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatSqrt            0      0.00%     69.64% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAdd             0      0.00%     69.64% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAddAcc            0      0.00%     69.64% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAlu             0      0.00%     69.64% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdCmp             0      0.00%     69.64% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdCvt             0      0.00%     69.64% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMisc            0      0.00%     69.64% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMult            0      0.00%     69.64% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMultAcc            0      0.00%     69.64% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdShift            0      0.00%     69.64% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdShiftAcc            0      0.00%     69.64% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdSqrt            0      0.00%     69.64% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatAdd            0      0.00%     69.64% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatAlu            0      0.00%     69.64% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatCmp            0      0.00%     69.64% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatCvt            0      0.00%     69.64% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatDiv            0      0.00%     69.64% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMisc            0      0.00%     69.64% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMult            0      0.00%     69.64% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMultAcc            0      0.00%     69.64% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatSqrt            0      0.00%     69.64% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::MemRead         19358     15.25%     84.89% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::MemWrite        19173     15.11%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntAlu     12411626     83.11%     83.11% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntMult       208488      1.40%     84.51% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntDiv            0      0.00%     84.51% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatAdd            0      0.00%     84.51% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatCmp            0      0.00%     84.51% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatCvt            0      0.00%     84.51% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatMult            0      0.00%     84.51% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatDiv            0      0.00%     84.51% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatSqrt            0      0.00%     84.51% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAdd            0      0.00%     84.51% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAddAcc            0      0.00%     84.51% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAlu            0      0.00%     84.51% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdCmp            0      0.00%     84.51% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdCvt            0      0.00%     84.51% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMisc            0      0.00%     84.51% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMult            0      0.00%     84.51% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMultAcc            0      0.00%     84.51% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdShift            0      0.00%     84.51% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdShiftAcc            0      0.00%     84.51% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdSqrt            0      0.00%     84.51% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatAdd            0      0.00%     84.51% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatAlu            0      0.00%     84.51% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatCmp            0      0.00%     84.51% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatCvt            0      0.00%     84.51% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatDiv            0      0.00%     84.51% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMisc         1668      0.01%     84.52% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMult            0      0.00%     84.52% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     84.52% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatSqrt            0      0.00%     84.52% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::MemRead      1491762      9.99%     94.51% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::MemWrite       819698      5.49%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::total      14933242                       # Type of FU issued
system.switch_cpus3.iq.rate                  1.747042                       # Inst issue rate
system.switch_cpus3.iq.fu_busy_cnt             126907                       # FU busy when requested
system.switch_cpus3.iq.fu_busy_rate          0.008498                       # FU busy rate (busy events/executed inst)
system.switch_cpus3.iq.int_inst_queue_reads     38456785                       # Number of integer instruction queue reads
system.switch_cpus3.iq.int_inst_queue_writes     25297431                       # Number of integer instruction queue writes
system.switch_cpus3.iq.int_inst_queue_wakeup_accesses     14551879                       # Number of integer instruction queue wakeup accesses
system.switch_cpus3.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus3.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus3.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus3.iq.int_alu_accesses      15060149                       # Number of integer alu accesses
system.switch_cpus3.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus3.iew.lsq.thread0.forwLoads        57763                       # Number of loads that had data forwarded from stores
system.switch_cpus3.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus3.iew.lsq.thread0.squashedLoads       738257                       # Number of loads squashed
system.switch_cpus3.iew.lsq.thread0.ignoredResponses          370                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus3.iew.lsq.thread0.memOrderViolation          189                       # Number of memory ordering violations
system.switch_cpus3.iew.lsq.thread0.squashedStores       245865                       # Number of stores squashed
system.switch_cpus3.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus3.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus3.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus3.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus3.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus3.iew.iewSquashCycles        911333                       # Number of cycles IEW is squashing
system.switch_cpus3.iew.iewBlockCycles          57510                       # Number of cycles IEW is blocking
system.switch_cpus3.iew.iewUnblockCycles         8107                       # Number of cycles IEW is unblocking
system.switch_cpus3.iew.iewDispatchedInsts     18825893                       # Number of instructions dispatched to IQ
system.switch_cpus3.iew.iewDispSquashedInsts        40181                       # Number of squashed instructions skipped by dispatch
system.switch_cpus3.iew.iewDispLoadInsts      1871918                       # Number of dispatched load instructions
system.switch_cpus3.iew.iewDispStoreInsts       972752                       # Number of dispatched store instructions
system.switch_cpus3.iew.iewDispNonSpecInsts         2515                       # Number of dispatched non-speculative instructions
system.switch_cpus3.iew.iewIQFullEvents          6555                       # Number of times the IQ has become full, causing a stall
system.switch_cpus3.iew.iewLSQFullEvents           20                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus3.iew.memOrderViolationEvents          189                       # Number of memory order violations
system.switch_cpus3.iew.predictedTakenIncorrect       126229                       # Number of branches that were predicted taken incorrectly
system.switch_cpus3.iew.predictedNotTakenIncorrect       119649                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus3.iew.branchMispredicts       245878                       # Number of branch mispredicts detected at execute
system.switch_cpus3.iew.iewExecutedInsts     14697856                       # Number of executed instructions
system.switch_cpus3.iew.iewExecLoadInsts      1398155                       # Number of load instructions executed
system.switch_cpus3.iew.iewExecSquashedInsts       235385                       # Number of squashed instructions skipped in execute
system.switch_cpus3.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus3.iew.exec_nop                    2                       # number of nop insts executed
system.switch_cpus3.iew.exec_refs             2196921                       # number of memory reference insts executed
system.switch_cpus3.iew.exec_branches         2071648                       # Number of branches executed
system.switch_cpus3.iew.exec_stores            798766                       # Number of stores executed
system.switch_cpus3.iew.exec_rate            1.719504                       # Inst execution rate
system.switch_cpus3.iew.wb_sent              14561849                       # cumulative count of insts sent to commit
system.switch_cpus3.iew.wb_count             14551879                       # cumulative count of insts written-back
system.switch_cpus3.iew.wb_producers          9462528                       # num instructions producing a value
system.switch_cpus3.iew.wb_consumers         26880666                       # num instructions consuming a value
system.switch_cpus3.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus3.iew.wb_rate              1.702426                       # insts written-back per cycle
system.switch_cpus3.iew.wb_fanout            0.352020                       # average fanout of values written-back
system.switch_cpus3.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus3.commit.commitCommittedInsts     10028735                       # The number of committed instructions
system.switch_cpus3.commit.commitCommittedOps     12326398                       # The number of committed instructions
system.switch_cpus3.commit.commitSquashedInsts      6499593                       # The number of squashed insts skipped by commit
system.switch_cpus3.commit.commitNonSpecStalls         3408                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus3.commit.branchMispredicts       212722                       # The number of times a branch was mispredicted
system.switch_cpus3.commit.committed_per_cycle::samples      7521652                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::mean     1.638789                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::stdev     2.148104                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::0      2896741     38.51%     38.51% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::1      2093388     27.83%     66.34% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::2       844618     11.23%     77.57% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::3       486567      6.47%     84.04% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::4       387737      5.15%     89.20% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::5       162905      2.17%     91.36% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::6       192249      2.56%     93.92% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::7        94470      1.26%     95.17% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::8       362977      4.83%    100.00% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::total      7521652                       # Number of insts commited each cycle
system.switch_cpus3.commit.committedInsts     10028735                       # Number of instructions committed
system.switch_cpus3.commit.committedOps      12326398                       # Number of ops (including micro ops) committed
system.switch_cpus3.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus3.commit.refs               1860545                       # Number of memory references committed
system.switch_cpus3.commit.loads              1133658                       # Number of loads committed
system.switch_cpus3.commit.membars               1694                       # Number of memory barriers committed
system.switch_cpus3.commit.branches           1768134                       # Number of branches committed
system.switch_cpus3.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus3.commit.int_insts         11109931                       # Number of committed integer instructions.
system.switch_cpus3.commit.function_calls       251321                       # Number of function calls committed.
system.switch_cpus3.commit.bw_lim_events       362977                       # number cycles where commit BW limit reached
system.switch_cpus3.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus3.rob.rob_reads            25984497                       # The number of ROB reads
system.switch_cpus3.rob.rob_writes           38563921                       # The number of ROB writes
system.switch_cpus3.timesIdled                   3462                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus3.idleCycles                 114744                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus3.committedInsts           10028735                       # Number of Instructions Simulated
system.switch_cpus3.committedOps             12326398                       # Number of Ops (including micro ops) Simulated
system.switch_cpus3.committedInsts_total     10028735                       # Number of Instructions Simulated
system.switch_cpus3.cpi                      0.852324                       # CPI: Cycles Per Instruction
system.switch_cpus3.cpi_total                0.852324                       # CPI: Total CPI of All Threads
system.switch_cpus3.ipc                      1.173263                       # IPC: Instructions Per Cycle
system.switch_cpus3.ipc_total                1.173263                       # IPC: Total IPC of All Threads
system.switch_cpus3.int_regfile_reads        66126086                       # number of integer regfile reads
system.switch_cpus3.int_regfile_writes       20095436                       # number of integer regfile writes
system.switch_cpus3.misc_regfile_reads       19048728                       # number of misc regfile reads
system.switch_cpus3.misc_regfile_writes          3402                       # number of misc regfile writes
system.l2.replacements                           5451                       # number of replacements
system.l2.tagsinuse                      32761.615272                       # Cycle average of tags in use
system.l2.total_refs                          2111637                       # Total number of references to valid blocks.
system.l2.sampled_refs                          38212                       # Sample count of references to valid blocks.
system.l2.avg_refs                          55.261096                       # Average number of references to valid blocks.
system.l2.warmup_cycle                              0                       # Cycle when the warmup percentage was hit.
system.l2.occ_blocks::writebacks           701.579619                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus0.inst     38.314640                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus0.data    842.649265                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus1.inst     36.606209                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus1.data    889.884948                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus2.inst     36.760552                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus2.data    394.364819                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus3.inst     37.142976                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus3.data    546.420221                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu0.data           9174.368659                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu1.data           7832.951957                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu2.data           5243.704857                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu3.data           6986.866550                       # Average occupied blocks per requestor
system.l2.occ_percent::writebacks            0.021411                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus0.inst     0.001169                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus0.data     0.025716                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus1.inst     0.001117                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus1.data     0.027157                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus2.inst     0.001122                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus2.data     0.012035                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus3.inst     0.001134                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus3.data     0.016675                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu0.data             0.279980                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu1.data             0.239043                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu2.data             0.160025                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu3.data             0.213222                       # Average percentage of cache occupancy
system.l2.occ_percent::total                 0.999805                       # Average percentage of cache occupancy
system.l2.ReadReq_hits::switch_cpus0.inst            1                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus0.data         8670                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus1.inst            4                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus1.data         5761                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus2.inst            2                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus2.data         3722                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus3.inst            1                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus3.data         4494                       # number of ReadReq hits
system.l2.ReadReq_hits::total                   22655                       # number of ReadReq hits
system.l2.Writeback_hits::writebacks             7941                       # number of Writeback hits
system.l2.Writeback_hits::total                  7941                       # number of Writeback hits
system.l2.ReadExReq_hits::switch_cpus0.data           47                       # number of ReadExReq hits
system.l2.ReadExReq_hits::switch_cpus1.data           62                       # number of ReadExReq hits
system.l2.ReadExReq_hits::switch_cpus2.data           52                       # number of ReadExReq hits
system.l2.ReadExReq_hits::switch_cpus3.data           52                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                   213                       # number of ReadExReq hits
system.l2.demand_hits::switch_cpus0.inst            1                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus0.data         8717                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus1.inst            4                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus1.data         5823                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus2.inst            2                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus2.data         3774                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus3.inst            1                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus3.data         4546                       # number of demand (read+write) hits
system.l2.demand_hits::total                    22868                       # number of demand (read+write) hits
system.l2.overall_hits::switch_cpus0.inst            1                       # number of overall hits
system.l2.overall_hits::switch_cpus0.data         8717                       # number of overall hits
system.l2.overall_hits::switch_cpus1.inst            4                       # number of overall hits
system.l2.overall_hits::switch_cpus1.data         5823                       # number of overall hits
system.l2.overall_hits::switch_cpus2.inst            2                       # number of overall hits
system.l2.overall_hits::switch_cpus2.data         3774                       # number of overall hits
system.l2.overall_hits::switch_cpus3.inst            1                       # number of overall hits
system.l2.overall_hits::switch_cpus3.data         4546                       # number of overall hits
system.l2.overall_hits::total                   22868                       # number of overall hits
system.l2.ReadReq_misses::switch_cpus0.inst           43                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus0.data         1700                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus1.inst           40                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus1.data         1767                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus2.inst           41                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus2.data          770                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus3.inst           40                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus3.data         1050                       # number of ReadReq misses
system.l2.ReadReq_misses::total                  5451                       # number of ReadReq misses
system.l2.ReadExReq_misses::switch_cpus3.data            1                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total                   1                       # number of ReadExReq misses
system.l2.demand_misses::switch_cpus0.inst           43                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus0.data         1700                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus1.inst           40                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus1.data         1767                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus2.inst           41                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus2.data          770                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus3.inst           40                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus3.data         1051                       # number of demand (read+write) misses
system.l2.demand_misses::total                   5452                       # number of demand (read+write) misses
system.l2.overall_misses::switch_cpus0.inst           43                       # number of overall misses
system.l2.overall_misses::switch_cpus0.data         1700                       # number of overall misses
system.l2.overall_misses::switch_cpus1.inst           40                       # number of overall misses
system.l2.overall_misses::switch_cpus1.data         1767                       # number of overall misses
system.l2.overall_misses::switch_cpus2.inst           41                       # number of overall misses
system.l2.overall_misses::switch_cpus2.data          770                       # number of overall misses
system.l2.overall_misses::switch_cpus3.inst           40                       # number of overall misses
system.l2.overall_misses::switch_cpus3.data         1051                       # number of overall misses
system.l2.overall_misses::total                  5452                       # number of overall misses
system.l2.ReadReq_miss_latency::switch_cpus0.inst      1984476                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus0.data     82422027                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus1.inst      2003323                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus1.data     80509644                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus2.inst      1758558                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus2.data     35867170                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus3.inst      1885221                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus3.data     47245324                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::total       253675743                       # number of ReadReq miss cycles
system.l2.ReadExReq_miss_latency::switch_cpus3.data        29682                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total         29682                       # number of ReadExReq miss cycles
system.l2.demand_miss_latency::switch_cpus0.inst      1984476                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus0.data     82422027                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus1.inst      2003323                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus1.data     80509644                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus2.inst      1758558                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus2.data     35867170                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus3.inst      1885221                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus3.data     47275006                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total        253705425                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::switch_cpus0.inst      1984476                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus0.data     82422027                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus1.inst      2003323                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus1.data     80509644                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus2.inst      1758558                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus2.data     35867170                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus3.inst      1885221                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus3.data     47275006                       # number of overall miss cycles
system.l2.overall_miss_latency::total       253705425                       # number of overall miss cycles
system.l2.ReadReq_accesses::switch_cpus0.inst           44                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus0.data        10370                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus1.inst           44                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus1.data         7528                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus2.inst           43                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus2.data         4492                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus3.inst           41                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus3.data         5544                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::total               28106                       # number of ReadReq accesses(hits+misses)
system.l2.Writeback_accesses::writebacks         7941                       # number of Writeback accesses(hits+misses)
system.l2.Writeback_accesses::total              7941                       # number of Writeback accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus0.data           47                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus1.data           62                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus2.data           52                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus3.data           53                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total               214                       # number of ReadExReq accesses(hits+misses)
system.l2.demand_accesses::switch_cpus0.inst           44                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus0.data        10417                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus1.inst           44                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus1.data         7590                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus2.inst           43                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus2.data         4544                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus3.inst           41                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus3.data         5597                       # number of demand (read+write) accesses
system.l2.demand_accesses::total                28320                       # number of demand (read+write) accesses
system.l2.overall_accesses::switch_cpus0.inst           44                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus0.data        10417                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus1.inst           44                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus1.data         7590                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus2.inst           43                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus2.data         4544                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus3.inst           41                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus3.data         5597                       # number of overall (read+write) accesses
system.l2.overall_accesses::total               28320                       # number of overall (read+write) accesses
system.l2.ReadReq_miss_rate::switch_cpus0.inst     0.977273                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus0.data     0.163934                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus1.inst     0.909091                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus1.data     0.234724                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus2.inst     0.953488                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus2.data     0.171416                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus3.inst     0.975610                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus3.data     0.189394                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::total           0.193944                       # miss rate for ReadReq accesses
system.l2.ReadExReq_miss_rate::switch_cpus3.data     0.018868                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.004673                       # miss rate for ReadExReq accesses
system.l2.demand_miss_rate::switch_cpus0.inst     0.977273                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus0.data     0.163195                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus1.inst     0.909091                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus1.data     0.232806                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus2.inst     0.953488                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus2.data     0.169454                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus3.inst     0.975610                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus3.data     0.187779                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.192514                       # miss rate for demand accesses
system.l2.overall_miss_rate::switch_cpus0.inst     0.977273                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus0.data     0.163195                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus1.inst     0.909091                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus1.data     0.232806                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus2.inst     0.953488                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus2.data     0.169454                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus3.inst     0.975610                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus3.data     0.187779                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.192514                       # miss rate for overall accesses
system.l2.ReadReq_avg_miss_latency::switch_cpus0.inst 46150.604651                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus0.data 48483.545294                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus1.inst 50083.075000                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus1.data 45562.899830                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus2.inst 42891.658537                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus2.data 46580.740260                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus3.inst 47130.525000                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus3.data 44995.546667                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::total 46537.468905                       # average ReadReq miss latency
system.l2.ReadExReq_avg_miss_latency::switch_cpus3.data        29682                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total        29682                       # average ReadExReq miss latency
system.l2.demand_avg_miss_latency::switch_cpus0.inst 46150.604651                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus0.data 48483.545294                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus1.inst 50083.075000                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus1.data 45562.899830                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus2.inst 42891.658537                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus2.data 46580.740260                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus3.inst 47130.525000                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus3.data 44980.976213                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 46534.377293                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus0.inst 46150.604651                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus0.data 48483.545294                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus1.inst 50083.075000                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus1.data 45562.899830                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus2.inst 42891.658537                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus2.data 46580.740260                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus3.inst 47130.525000                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus3.data 44980.976213                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 46534.377293                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.fast_writes                               0                       # number of fast writes performed
system.l2.cache_copies                              0                       # number of cache copies performed
system.l2.writebacks::writebacks                 2255                       # number of writebacks
system.l2.writebacks::total                      2255                       # number of writebacks
system.l2.ReadReq_mshr_misses::switch_cpus0.inst           43                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus0.data         1700                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus1.inst           40                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus1.data         1767                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus2.inst           41                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus2.data          770                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus3.inst           40                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus3.data         1050                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::total             5451                       # number of ReadReq MSHR misses
system.l2.ReadExReq_mshr_misses::switch_cpus3.data            1                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total              1                       # number of ReadExReq MSHR misses
system.l2.demand_mshr_misses::switch_cpus0.inst           43                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus0.data         1700                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus1.inst           40                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus1.data         1767                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus2.inst           41                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus2.data          770                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus3.inst           40                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus3.data         1051                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total              5452                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::switch_cpus0.inst           43                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus0.data         1700                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus1.inst           40                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus1.data         1767                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus2.inst           41                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus2.data          770                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus3.inst           40                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus3.data         1051                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total             5452                       # number of overall MSHR misses
system.l2.ReadReq_mshr_miss_latency::switch_cpus0.inst      1740471                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus0.data     72646621                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus1.inst      1772735                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus1.data     70290632                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus2.inst      1524322                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus2.data     31405187                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus3.inst      1654207                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus3.data     41132827                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::total    222167002                       # number of ReadReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::switch_cpus3.data        23604                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total        23604                       # number of ReadExReq MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus0.inst      1740471                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus0.data     72646621                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus1.inst      1772735                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus1.data     70290632                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus2.inst      1524322                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus2.data     31405187                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus3.inst      1654207                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus3.data     41156431                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total    222190606                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus0.inst      1740471                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus0.data     72646621                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus1.inst      1772735                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus1.data     70290632                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus2.inst      1524322                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus2.data     31405187                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus3.inst      1654207                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus3.data     41156431                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total    222190606                       # number of overall MSHR miss cycles
system.l2.ReadReq_mshr_miss_rate::switch_cpus0.inst     0.977273                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus0.data     0.163934                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus1.inst     0.909091                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus1.data     0.234724                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus2.inst     0.953488                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus2.data     0.171416                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus3.inst     0.975610                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus3.data     0.189394                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::total      0.193944                       # mshr miss rate for ReadReq accesses
system.l2.ReadExReq_mshr_miss_rate::switch_cpus3.data     0.018868                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.004673                       # mshr miss rate for ReadExReq accesses
system.l2.demand_mshr_miss_rate::switch_cpus0.inst     0.977273                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus0.data     0.163195                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus1.inst     0.909091                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus1.data     0.232806                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus2.inst     0.953488                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus2.data     0.169454                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus3.inst     0.975610                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus3.data     0.187779                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.192514                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::switch_cpus0.inst     0.977273                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus0.data     0.163195                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus1.inst     0.909091                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus1.data     0.232806                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus2.inst     0.953488                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus2.data     0.169454                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus3.inst     0.975610                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus3.data     0.187779                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.192514                       # mshr miss rate for overall accesses
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 40476.069767                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 42733.306471                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 44318.375000                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 39779.644595                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus2.inst 37178.585366                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus2.data 40785.957143                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus3.inst 41355.175000                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus3.data 39174.120952                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::total 40757.109154                       # average ReadReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::switch_cpus3.data        23604                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total        23604                       # average ReadExReq mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus0.inst 40476.069767                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus0.data 42733.306471                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus1.inst 44318.375000                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus1.data 39779.644595                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus2.inst 37178.585366                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus2.data 40785.957143                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus3.inst 41355.175000                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus3.data 39159.306375                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 40753.962949                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus0.inst 40476.069767                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus0.data 42733.306471                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus1.inst 44318.375000                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus1.data 39779.644595                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus2.inst 37178.585366                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus2.data 40785.957143                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus3.inst 41355.175000                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus3.data 39159.306375                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 40753.962949                       # average overall mshr miss latency
system.l2.no_allocate_misses                        0                       # Number of misses that were no-allocate
system.cpu0.dtb.inst_hits                           0                       # ITB inst hits
system.cpu0.dtb.inst_misses                         0                       # ITB inst misses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.itb.inst_hits                           0                       # ITB inst hits
system.cpu0.itb.inst_misses                         0                       # ITB inst misses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.numCycles                               0                       # number of cpu cycles simulated
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.committedInsts                          0                       # Number of instructions committed
system.cpu0.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu0.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu0.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu0.num_func_calls                          0                       # number of times a function call or return occured
system.cpu0.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu0.num_int_insts                           0                       # number of integer instructions
system.cpu0.num_fp_insts                            0                       # number of float instructions
system.cpu0.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu0.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu0.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu0.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu0.num_mem_refs                            0                       # number of memory refs
system.cpu0.num_load_insts                          0                       # Number of load instructions
system.cpu0.num_store_insts                         0                       # Number of store instructions
system.cpu0.num_idle_cycles                         0                       # Number of idle cycles
system.cpu0.num_busy_cycles                         0                       # Number of busy cycles
system.cpu0.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu0.idle_fraction                           0                       # Percentage of idle cycles
system.cpu0.icache.replacements                     5                       # number of replacements
system.cpu0.icache.tagsinuse               577.289635                       # Cycle average of tags in use
system.cpu0.icache.total_refs              1001640665                       # Total number of references to valid blocks.
system.cpu0.icache.sampled_refs                   585                       # Sample count of references to valid blocks.
system.cpu0.icache.avg_refs              1712206.264957                       # Average number of references to valid blocks.
system.cpu0.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.occ_blocks::switch_cpus0.inst    39.954610                       # Average occupied blocks per requestor
system.cpu0.icache.occ_blocks::cpu0.inst   537.335025                       # Average occupied blocks per requestor
system.cpu0.icache.occ_percent::switch_cpus0.inst     0.064030                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::cpu0.inst     0.861114                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::total        0.925144                       # Average percentage of cache occupancy
system.cpu0.icache.ReadReq_hits::switch_cpus0.inst      1631971                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total        1631971                       # number of ReadReq hits
system.cpu0.icache.demand_hits::switch_cpus0.inst      1631971                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total         1631971                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::switch_cpus0.inst      1631971                       # number of overall hits
system.cpu0.icache.overall_hits::total        1631971                       # number of overall hits
system.cpu0.icache.ReadReq_misses::switch_cpus0.inst           63                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total           63                       # number of ReadReq misses
system.cpu0.icache.demand_misses::switch_cpus0.inst           63                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total            63                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::switch_cpus0.inst           63                       # number of overall misses
system.cpu0.icache.overall_misses::total           63                       # number of overall misses
system.cpu0.icache.ReadReq_miss_latency::switch_cpus0.inst      3329269                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total      3329269                       # number of ReadReq miss cycles
system.cpu0.icache.demand_miss_latency::switch_cpus0.inst      3329269                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total      3329269                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::switch_cpus0.inst      3329269                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total      3329269                       # number of overall miss cycles
system.cpu0.icache.ReadReq_accesses::switch_cpus0.inst      1632034                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total      1632034                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.demand_accesses::switch_cpus0.inst      1632034                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total      1632034                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::switch_cpus0.inst      1632034                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total      1632034                       # number of overall (read+write) accesses
system.cpu0.icache.ReadReq_miss_rate::switch_cpus0.inst     0.000039                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.000039                       # miss rate for ReadReq accesses
system.cpu0.icache.demand_miss_rate::switch_cpus0.inst     0.000039                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.000039                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::switch_cpus0.inst     0.000039                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.000039                       # miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_miss_latency::switch_cpus0.inst 52845.539683                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 52845.539683                       # average ReadReq miss latency
system.cpu0.icache.demand_avg_miss_latency::switch_cpus0.inst 52845.539683                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 52845.539683                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::switch_cpus0.inst 52845.539683                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 52845.539683                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.fast_writes                      0                       # number of fast writes performed
system.cpu0.icache.cache_copies                     0                       # number of cache copies performed
system.cpu0.icache.ReadReq_mshr_hits::switch_cpus0.inst           19                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total           19                       # number of ReadReq MSHR hits
system.cpu0.icache.demand_mshr_hits::switch_cpus0.inst           19                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total           19                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::switch_cpus0.inst           19                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total           19                       # number of overall MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::switch_cpus0.inst           44                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total           44                       # number of ReadReq MSHR misses
system.cpu0.icache.demand_mshr_misses::switch_cpus0.inst           44                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total           44                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::switch_cpus0.inst           44                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total           44                       # number of overall MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::switch_cpus0.inst      2344707                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total      2344707                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::switch_cpus0.inst      2344707                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total      2344707                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::switch_cpus0.inst      2344707                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total      2344707                       # number of overall MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::switch_cpus0.inst     0.000027                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.000027                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.demand_mshr_miss_rate::switch_cpus0.inst     0.000027                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.000027                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::switch_cpus0.inst     0.000027                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.000027                       # mshr miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 53288.795455                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 53288.795455                       # average ReadReq mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::switch_cpus0.inst 53288.795455                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 53288.795455                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::switch_cpus0.inst 53288.795455                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 53288.795455                       # average overall mshr miss latency
system.cpu0.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu0.dcache.replacements                 10417                       # number of replacements
system.cpu0.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu0.dcache.total_refs               174372225                       # Total number of references to valid blocks.
system.cpu0.dcache.sampled_refs                 10673                       # Sample count of references to valid blocks.
system.cpu0.dcache.avg_refs              16337.695587                       # Average number of references to valid blocks.
system.cpu0.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.occ_blocks::switch_cpus0.data   230.170332                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_blocks::cpu0.data    25.829668                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_percent::switch_cpus0.data     0.899103                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::cpu0.data     0.100897                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu0.dcache.ReadReq_hits::switch_cpus0.data      1127465                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total        1127465                       # number of ReadReq hits
system.cpu0.dcache.WriteReq_hits::switch_cpus0.data       778492                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total        778492                       # number of WriteReq hits
system.cpu0.dcache.LoadLockedReq_hits::switch_cpus0.data         1738                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total         1738                       # number of LoadLockedReq hits
system.cpu0.dcache.StoreCondReq_hits::switch_cpus0.data         1624                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total         1624                       # number of StoreCondReq hits
system.cpu0.dcache.demand_hits::switch_cpus0.data      1905957                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total         1905957                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::switch_cpus0.data      1905957                       # number of overall hits
system.cpu0.dcache.overall_hits::total        1905957                       # number of overall hits
system.cpu0.dcache.ReadReq_misses::switch_cpus0.data        37117                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total        37117                       # number of ReadReq misses
system.cpu0.dcache.WriteReq_misses::switch_cpus0.data          153                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total          153                       # number of WriteReq misses
system.cpu0.dcache.demand_misses::switch_cpus0.data        37270                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total         37270                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::switch_cpus0.data        37270                       # number of overall misses
system.cpu0.dcache.overall_misses::total        37270                       # number of overall misses
system.cpu0.dcache.ReadReq_miss_latency::switch_cpus0.data   1111887798                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total   1111887798                       # number of ReadReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::switch_cpus0.data      4452606                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total      4452606                       # number of WriteReq miss cycles
system.cpu0.dcache.demand_miss_latency::switch_cpus0.data   1116340404                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total   1116340404                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::switch_cpus0.data   1116340404                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total   1116340404                       # number of overall miss cycles
system.cpu0.dcache.ReadReq_accesses::switch_cpus0.data      1164582                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total      1164582                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::switch_cpus0.data       778645                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total       778645                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::switch_cpus0.data         1738                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total         1738                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::switch_cpus0.data         1624                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total         1624                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.demand_accesses::switch_cpus0.data      1943227                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total      1943227                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::switch_cpus0.data      1943227                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total      1943227                       # number of overall (read+write) accesses
system.cpu0.dcache.ReadReq_miss_rate::switch_cpus0.data     0.031872                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.031872                       # miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_miss_rate::switch_cpus0.data     0.000196                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.000196                       # miss rate for WriteReq accesses
system.cpu0.dcache.demand_miss_rate::switch_cpus0.data     0.019179                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.019179                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::switch_cpus0.data     0.019179                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.019179                       # miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::switch_cpus0.data 29956.294905                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 29956.294905                       # average ReadReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::switch_cpus0.data        29102                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total        29102                       # average WriteReq miss latency
system.cpu0.dcache.demand_avg_miss_latency::switch_cpus0.data 29952.787872                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 29952.787872                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::switch_cpus0.data 29952.787872                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 29952.787872                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu0.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu0.dcache.writebacks::writebacks         2020                       # number of writebacks
system.cpu0.dcache.writebacks::total             2020                       # number of writebacks
system.cpu0.dcache.ReadReq_mshr_hits::switch_cpus0.data        26747                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total        26747                       # number of ReadReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::switch_cpus0.data          106                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total          106                       # number of WriteReq MSHR hits
system.cpu0.dcache.demand_mshr_hits::switch_cpus0.data        26853                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total        26853                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::switch_cpus0.data        26853                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total        26853                       # number of overall MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::switch_cpus0.data        10370                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total        10370                       # number of ReadReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::switch_cpus0.data           47                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total           47                       # number of WriteReq MSHR misses
system.cpu0.dcache.demand_mshr_misses::switch_cpus0.data        10417                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total        10417                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::switch_cpus0.data        10417                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total        10417                       # number of overall MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::switch_cpus0.data    181859673                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total    181859673                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::switch_cpus0.data       931035                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total       931035                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::switch_cpus0.data    182790708                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total    182790708                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::switch_cpus0.data    182790708                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total    182790708                       # number of overall MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::switch_cpus0.data     0.008904                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.008904                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::switch_cpus0.data     0.000060                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.000060                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.demand_mshr_miss_rate::switch_cpus0.data     0.005361                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.005361                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::switch_cpus0.data     0.005361                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.005361                       # mshr miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 17537.094793                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 17537.094793                       # average ReadReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus0.data 19809.255319                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total 19809.255319                       # average WriteReq mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::switch_cpus0.data 17547.346453                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 17547.346453                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::switch_cpus0.data 17547.346453                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 17547.346453                       # average overall mshr miss latency
system.cpu0.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dtb.inst_hits                           0                       # ITB inst hits
system.cpu1.dtb.inst_misses                         0                       # ITB inst misses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.itb.inst_hits                           0                       # ITB inst hits
system.cpu1.itb.inst_misses                         0                       # ITB inst misses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.numCycles                               0                       # number of cpu cycles simulated
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.committedInsts                          0                       # Number of instructions committed
system.cpu1.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu1.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu1.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu1.num_func_calls                          0                       # number of times a function call or return occured
system.cpu1.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu1.num_int_insts                           0                       # number of integer instructions
system.cpu1.num_fp_insts                            0                       # number of float instructions
system.cpu1.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu1.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu1.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu1.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu1.num_mem_refs                            0                       # number of memory refs
system.cpu1.num_load_insts                          0                       # Number of load instructions
system.cpu1.num_store_insts                         0                       # Number of store instructions
system.cpu1.num_idle_cycles                         0                       # Number of idle cycles
system.cpu1.num_busy_cycles                         0                       # Number of busy cycles
system.cpu1.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu1.idle_fraction                           0                       # Percentage of idle cycles
system.cpu1.icache.replacements                     0                       # number of replacements
system.cpu1.icache.tagsinuse               512.420726                       # Cycle average of tags in use
system.cpu1.icache.total_refs              1006660545                       # Total number of references to valid blocks.
system.cpu1.icache.sampled_refs                   516                       # Sample count of references to valid blocks.
system.cpu1.icache.avg_refs              1950892.529070                       # Average number of references to valid blocks.
system.cpu1.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.occ_blocks::switch_cpus1.inst    40.420726                       # Average occupied blocks per requestor
system.cpu1.icache.occ_blocks::cpu1.inst          472                       # Average occupied blocks per requestor
system.cpu1.icache.occ_percent::switch_cpus1.inst     0.064777                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::cpu1.inst     0.756410                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::total        0.821187                       # Average percentage of cache occupancy
system.cpu1.icache.ReadReq_hits::switch_cpus1.inst      1616299                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total        1616299                       # number of ReadReq hits
system.cpu1.icache.demand_hits::switch_cpus1.inst      1616299                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total         1616299                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::switch_cpus1.inst      1616299                       # number of overall hits
system.cpu1.icache.overall_hits::total        1616299                       # number of overall hits
system.cpu1.icache.ReadReq_misses::switch_cpus1.inst           60                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total           60                       # number of ReadReq misses
system.cpu1.icache.demand_misses::switch_cpus1.inst           60                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total            60                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::switch_cpus1.inst           60                       # number of overall misses
system.cpu1.icache.overall_misses::total           60                       # number of overall misses
system.cpu1.icache.ReadReq_miss_latency::switch_cpus1.inst      3292180                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total      3292180                       # number of ReadReq miss cycles
system.cpu1.icache.demand_miss_latency::switch_cpus1.inst      3292180                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total      3292180                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::switch_cpus1.inst      3292180                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total      3292180                       # number of overall miss cycles
system.cpu1.icache.ReadReq_accesses::switch_cpus1.inst      1616359                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total      1616359                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.demand_accesses::switch_cpus1.inst      1616359                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total      1616359                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::switch_cpus1.inst      1616359                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total      1616359                       # number of overall (read+write) accesses
system.cpu1.icache.ReadReq_miss_rate::switch_cpus1.inst     0.000037                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.000037                       # miss rate for ReadReq accesses
system.cpu1.icache.demand_miss_rate::switch_cpus1.inst     0.000037                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.000037                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::switch_cpus1.inst     0.000037                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.000037                       # miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_miss_latency::switch_cpus1.inst 54869.666667                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 54869.666667                       # average ReadReq miss latency
system.cpu1.icache.demand_avg_miss_latency::switch_cpus1.inst 54869.666667                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 54869.666667                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::switch_cpus1.inst 54869.666667                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 54869.666667                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.fast_writes                      0                       # number of fast writes performed
system.cpu1.icache.cache_copies                     0                       # number of cache copies performed
system.cpu1.icache.ReadReq_mshr_hits::switch_cpus1.inst           16                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total           16                       # number of ReadReq MSHR hits
system.cpu1.icache.demand_mshr_hits::switch_cpus1.inst           16                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total           16                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::switch_cpus1.inst           16                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total           16                       # number of overall MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::switch_cpus1.inst           44                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total           44                       # number of ReadReq MSHR misses
system.cpu1.icache.demand_mshr_misses::switch_cpus1.inst           44                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total           44                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::switch_cpus1.inst           44                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total           44                       # number of overall MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::switch_cpus1.inst      2452407                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total      2452407                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::switch_cpus1.inst      2452407                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total      2452407                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::switch_cpus1.inst      2452407                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total      2452407                       # number of overall MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::switch_cpus1.inst     0.000027                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.000027                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.demand_mshr_miss_rate::switch_cpus1.inst     0.000027                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.000027                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::switch_cpus1.inst     0.000027                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.000027                       # mshr miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 55736.522727                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 55736.522727                       # average ReadReq mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::switch_cpus1.inst 55736.522727                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 55736.522727                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::switch_cpus1.inst 55736.522727                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 55736.522727                       # average overall mshr miss latency
system.cpu1.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dcache.replacements                  7590                       # number of replacements
system.cpu1.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu1.dcache.total_refs               165345643                       # Total number of references to valid blocks.
system.cpu1.dcache.sampled_refs                  7846                       # Sample count of references to valid blocks.
system.cpu1.dcache.avg_refs              21073.877517                       # Average number of references to valid blocks.
system.cpu1.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.occ_blocks::switch_cpus1.data   227.037462                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_blocks::cpu1.data    28.962538                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_percent::switch_cpus1.data     0.886865                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::cpu1.data     0.113135                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu1.dcache.ReadReq_hits::switch_cpus1.data      1084681                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total        1084681                       # number of ReadReq hits
system.cpu1.dcache.WriteReq_hits::switch_cpus1.data       701334                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total        701334                       # number of WriteReq hits
system.cpu1.dcache.LoadLockedReq_hits::switch_cpus1.data         2427                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total         2427                       # number of LoadLockedReq hits
system.cpu1.dcache.StoreCondReq_hits::switch_cpus1.data         1683                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total         1683                       # number of StoreCondReq hits
system.cpu1.dcache.demand_hits::switch_cpus1.data      1786015                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total         1786015                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::switch_cpus1.data      1786015                       # number of overall hits
system.cpu1.dcache.overall_hits::total        1786015                       # number of overall hits
system.cpu1.dcache.ReadReq_misses::switch_cpus1.data        14871                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total        14871                       # number of ReadReq misses
system.cpu1.dcache.WriteReq_misses::switch_cpus1.data          233                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total          233                       # number of WriteReq misses
system.cpu1.dcache.demand_misses::switch_cpus1.data        15104                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total         15104                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::switch_cpus1.data        15104                       # number of overall misses
system.cpu1.dcache.overall_misses::total        15104                       # number of overall misses
system.cpu1.dcache.ReadReq_miss_latency::switch_cpus1.data    447832873                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total    447832873                       # number of ReadReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::switch_cpus1.data     10426542                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total     10426542                       # number of WriteReq miss cycles
system.cpu1.dcache.demand_miss_latency::switch_cpus1.data    458259415                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total    458259415                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::switch_cpus1.data    458259415                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total    458259415                       # number of overall miss cycles
system.cpu1.dcache.ReadReq_accesses::switch_cpus1.data      1099552                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total      1099552                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::switch_cpus1.data       701567                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total       701567                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::switch_cpus1.data         2427                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total         2427                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::switch_cpus1.data         1683                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total         1683                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.demand_accesses::switch_cpus1.data      1801119                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total      1801119                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::switch_cpus1.data      1801119                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total      1801119                       # number of overall (read+write) accesses
system.cpu1.dcache.ReadReq_miss_rate::switch_cpus1.data     0.013525                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.013525                       # miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_miss_rate::switch_cpus1.data     0.000332                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.000332                       # miss rate for WriteReq accesses
system.cpu1.dcache.demand_miss_rate::switch_cpus1.data     0.008386                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.008386                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::switch_cpus1.data     0.008386                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.008386                       # miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::switch_cpus1.data 30114.509650                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 30114.509650                       # average ReadReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::switch_cpus1.data 44749.107296                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 44749.107296                       # average WriteReq miss latency
system.cpu1.dcache.demand_avg_miss_latency::switch_cpus1.data 30340.268472                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 30340.268472                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::switch_cpus1.data 30340.268472                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 30340.268472                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu1.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu1.dcache.writebacks::writebacks         2231                       # number of writebacks
system.cpu1.dcache.writebacks::total             2231                       # number of writebacks
system.cpu1.dcache.ReadReq_mshr_hits::switch_cpus1.data         7343                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total         7343                       # number of ReadReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::switch_cpus1.data          171                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::total          171                       # number of WriteReq MSHR hits
system.cpu1.dcache.demand_mshr_hits::switch_cpus1.data         7514                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total         7514                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::switch_cpus1.data         7514                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total         7514                       # number of overall MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::switch_cpus1.data         7528                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total         7528                       # number of ReadReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::switch_cpus1.data           62                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total           62                       # number of WriteReq MSHR misses
system.cpu1.dcache.demand_mshr_misses::switch_cpus1.data         7590                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total         7590                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::switch_cpus1.data         7590                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total         7590                       # number of overall MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::switch_cpus1.data    147571720                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total    147571720                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::switch_cpus1.data      1973137                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total      1973137                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::switch_cpus1.data    149544857                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total    149544857                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::switch_cpus1.data    149544857                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total    149544857                       # number of overall MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::switch_cpus1.data     0.006846                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.006846                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::switch_cpus1.data     0.000088                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.000088                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.demand_mshr_miss_rate::switch_cpus1.data     0.004214                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.004214                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::switch_cpus1.data     0.004214                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.004214                       # mshr miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 19603.044633                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 19603.044633                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus1.data 31824.790323                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 31824.790323                       # average WriteReq mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::switch_cpus1.data 19702.879710                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 19702.879710                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::switch_cpus1.data 19702.879710                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 19702.879710                       # average overall mshr miss latency
system.cpu1.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.dtb.inst_hits                           0                       # ITB inst hits
system.cpu2.dtb.inst_misses                         0                       # ITB inst misses
system.cpu2.dtb.read_hits                           0                       # DTB read hits
system.cpu2.dtb.read_misses                         0                       # DTB read misses
system.cpu2.dtb.write_hits                          0                       # DTB write hits
system.cpu2.dtb.write_misses                        0                       # DTB write misses
system.cpu2.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu2.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu2.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu2.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu2.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu2.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu2.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu2.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu2.dtb.read_accesses                       0                       # DTB read accesses
system.cpu2.dtb.write_accesses                      0                       # DTB write accesses
system.cpu2.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu2.dtb.hits                                0                       # DTB hits
system.cpu2.dtb.misses                              0                       # DTB misses
system.cpu2.dtb.accesses                            0                       # DTB accesses
system.cpu2.itb.inst_hits                           0                       # ITB inst hits
system.cpu2.itb.inst_misses                         0                       # ITB inst misses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu2.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu2.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu2.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu2.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu2.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu2.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu2.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu2.itb.hits                                0                       # DTB hits
system.cpu2.itb.misses                              0                       # DTB misses
system.cpu2.itb.accesses                            0                       # DTB accesses
system.cpu2.numCycles                               0                       # number of cpu cycles simulated
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.committedInsts                          0                       # Number of instructions committed
system.cpu2.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu2.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu2.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu2.num_func_calls                          0                       # number of times a function call or return occured
system.cpu2.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu2.num_int_insts                           0                       # number of integer instructions
system.cpu2.num_fp_insts                            0                       # number of float instructions
system.cpu2.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu2.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu2.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu2.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu2.num_mem_refs                            0                       # number of memory refs
system.cpu2.num_load_insts                          0                       # Number of load instructions
system.cpu2.num_store_insts                         0                       # Number of store instructions
system.cpu2.num_idle_cycles                         0                       # Number of idle cycles
system.cpu2.num_busy_cycles                         0                       # Number of busy cycles
system.cpu2.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu2.idle_fraction                           0                       # Percentage of idle cycles
system.cpu2.icache.replacements                     0                       # number of replacements
system.cpu2.icache.tagsinuse               500.619514                       # Cycle average of tags in use
system.cpu2.icache.total_refs              1004683978                       # Total number of references to valid blocks.
system.cpu2.icache.sampled_refs                   505                       # Sample count of references to valid blocks.
system.cpu2.icache.avg_refs              1989473.223762                       # Average number of references to valid blocks.
system.cpu2.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.occ_blocks::switch_cpus2.inst    38.619514                       # Average occupied blocks per requestor
system.cpu2.icache.occ_blocks::cpu2.inst          462                       # Average occupied blocks per requestor
system.cpu2.icache.occ_percent::switch_cpus2.inst     0.061890                       # Average percentage of cache occupancy
system.cpu2.icache.occ_percent::cpu2.inst     0.740385                       # Average percentage of cache occupancy
system.cpu2.icache.occ_percent::total        0.802275                       # Average percentage of cache occupancy
system.cpu2.icache.ReadReq_hits::switch_cpus2.inst      1635415                       # number of ReadReq hits
system.cpu2.icache.ReadReq_hits::total        1635415                       # number of ReadReq hits
system.cpu2.icache.demand_hits::switch_cpus2.inst      1635415                       # number of demand (read+write) hits
system.cpu2.icache.demand_hits::total         1635415                       # number of demand (read+write) hits
system.cpu2.icache.overall_hits::switch_cpus2.inst      1635415                       # number of overall hits
system.cpu2.icache.overall_hits::total        1635415                       # number of overall hits
system.cpu2.icache.ReadReq_misses::switch_cpus2.inst           50                       # number of ReadReq misses
system.cpu2.icache.ReadReq_misses::total           50                       # number of ReadReq misses
system.cpu2.icache.demand_misses::switch_cpus2.inst           50                       # number of demand (read+write) misses
system.cpu2.icache.demand_misses::total            50                       # number of demand (read+write) misses
system.cpu2.icache.overall_misses::switch_cpus2.inst           50                       # number of overall misses
system.cpu2.icache.overall_misses::total           50                       # number of overall misses
system.cpu2.icache.ReadReq_miss_latency::switch_cpus2.inst      2808538                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_miss_latency::total      2808538                       # number of ReadReq miss cycles
system.cpu2.icache.demand_miss_latency::switch_cpus2.inst      2808538                       # number of demand (read+write) miss cycles
system.cpu2.icache.demand_miss_latency::total      2808538                       # number of demand (read+write) miss cycles
system.cpu2.icache.overall_miss_latency::switch_cpus2.inst      2808538                       # number of overall miss cycles
system.cpu2.icache.overall_miss_latency::total      2808538                       # number of overall miss cycles
system.cpu2.icache.ReadReq_accesses::switch_cpus2.inst      1635465                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_accesses::total      1635465                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.demand_accesses::switch_cpus2.inst      1635465                       # number of demand (read+write) accesses
system.cpu2.icache.demand_accesses::total      1635465                       # number of demand (read+write) accesses
system.cpu2.icache.overall_accesses::switch_cpus2.inst      1635465                       # number of overall (read+write) accesses
system.cpu2.icache.overall_accesses::total      1635465                       # number of overall (read+write) accesses
system.cpu2.icache.ReadReq_miss_rate::switch_cpus2.inst     0.000031                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_miss_rate::total     0.000031                       # miss rate for ReadReq accesses
system.cpu2.icache.demand_miss_rate::switch_cpus2.inst     0.000031                       # miss rate for demand accesses
system.cpu2.icache.demand_miss_rate::total     0.000031                       # miss rate for demand accesses
system.cpu2.icache.overall_miss_rate::switch_cpus2.inst     0.000031                       # miss rate for overall accesses
system.cpu2.icache.overall_miss_rate::total     0.000031                       # miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_miss_latency::switch_cpus2.inst 56170.760000                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_avg_miss_latency::total 56170.760000                       # average ReadReq miss latency
system.cpu2.icache.demand_avg_miss_latency::switch_cpus2.inst 56170.760000                       # average overall miss latency
system.cpu2.icache.demand_avg_miss_latency::total 56170.760000                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::switch_cpus2.inst 56170.760000                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::total 56170.760000                       # average overall miss latency
system.cpu2.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.fast_writes                      0                       # number of fast writes performed
system.cpu2.icache.cache_copies                     0                       # number of cache copies performed
system.cpu2.icache.ReadReq_mshr_hits::switch_cpus2.inst            7                       # number of ReadReq MSHR hits
system.cpu2.icache.ReadReq_mshr_hits::total            7                       # number of ReadReq MSHR hits
system.cpu2.icache.demand_mshr_hits::switch_cpus2.inst            7                       # number of demand (read+write) MSHR hits
system.cpu2.icache.demand_mshr_hits::total            7                       # number of demand (read+write) MSHR hits
system.cpu2.icache.overall_mshr_hits::switch_cpus2.inst            7                       # number of overall MSHR hits
system.cpu2.icache.overall_mshr_hits::total            7                       # number of overall MSHR hits
system.cpu2.icache.ReadReq_mshr_misses::switch_cpus2.inst           43                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_misses::total           43                       # number of ReadReq MSHR misses
system.cpu2.icache.demand_mshr_misses::switch_cpus2.inst           43                       # number of demand (read+write) MSHR misses
system.cpu2.icache.demand_mshr_misses::total           43                       # number of demand (read+write) MSHR misses
system.cpu2.icache.overall_mshr_misses::switch_cpus2.inst           43                       # number of overall MSHR misses
system.cpu2.icache.overall_mshr_misses::total           43                       # number of overall MSHR misses
system.cpu2.icache.ReadReq_mshr_miss_latency::switch_cpus2.inst      2315172                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_latency::total      2315172                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::switch_cpus2.inst      2315172                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::total      2315172                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::switch_cpus2.inst      2315172                       # number of overall MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::total      2315172                       # number of overall MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_rate::switch_cpus2.inst     0.000026                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_mshr_miss_rate::total     0.000026                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.demand_mshr_miss_rate::switch_cpus2.inst     0.000026                       # mshr miss rate for demand accesses
system.cpu2.icache.demand_mshr_miss_rate::total     0.000026                       # mshr miss rate for demand accesses
system.cpu2.icache.overall_mshr_miss_rate::switch_cpus2.inst     0.000026                       # mshr miss rate for overall accesses
system.cpu2.icache.overall_mshr_miss_rate::total     0.000026                       # mshr miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::switch_cpus2.inst 53841.209302                       # average ReadReq mshr miss latency
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::total 53841.209302                       # average ReadReq mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::switch_cpus2.inst 53841.209302                       # average overall mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::total 53841.209302                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::switch_cpus2.inst 53841.209302                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::total 53841.209302                       # average overall mshr miss latency
system.cpu2.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.dcache.replacements                  4544                       # number of replacements
system.cpu2.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu2.dcache.total_refs               153823488                       # Total number of references to valid blocks.
system.cpu2.dcache.sampled_refs                  4800                       # Sample count of references to valid blocks.
system.cpu2.dcache.avg_refs              32046.560000                       # Average number of references to valid blocks.
system.cpu2.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.occ_blocks::switch_cpus2.data   226.586402                       # Average occupied blocks per requestor
system.cpu2.dcache.occ_blocks::cpu2.data    29.413598                       # Average occupied blocks per requestor
system.cpu2.dcache.occ_percent::switch_cpus2.data     0.885103                       # Average percentage of cache occupancy
system.cpu2.dcache.occ_percent::cpu2.data     0.114897                       # Average percentage of cache occupancy
system.cpu2.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu2.dcache.ReadReq_hits::switch_cpus2.data      1097401                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_hits::total        1097401                       # number of ReadReq hits
system.cpu2.dcache.WriteReq_hits::switch_cpus2.data       716222                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_hits::total        716222                       # number of WriteReq hits
system.cpu2.dcache.LoadLockedReq_hits::switch_cpus2.data         1737                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_hits::total         1737                       # number of LoadLockedReq hits
system.cpu2.dcache.StoreCondReq_hits::switch_cpus2.data         1734                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_hits::total         1734                       # number of StoreCondReq hits
system.cpu2.dcache.demand_hits::switch_cpus2.data      1813623                       # number of demand (read+write) hits
system.cpu2.dcache.demand_hits::total         1813623                       # number of demand (read+write) hits
system.cpu2.dcache.overall_hits::switch_cpus2.data      1813623                       # number of overall hits
system.cpu2.dcache.overall_hits::total        1813623                       # number of overall hits
system.cpu2.dcache.ReadReq_misses::switch_cpus2.data        11407                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_misses::total        11407                       # number of ReadReq misses
system.cpu2.dcache.WriteReq_misses::switch_cpus2.data          166                       # number of WriteReq misses
system.cpu2.dcache.WriteReq_misses::total          166                       # number of WriteReq misses
system.cpu2.dcache.demand_misses::switch_cpus2.data        11573                       # number of demand (read+write) misses
system.cpu2.dcache.demand_misses::total         11573                       # number of demand (read+write) misses
system.cpu2.dcache.overall_misses::switch_cpus2.data        11573                       # number of overall misses
system.cpu2.dcache.overall_misses::total        11573                       # number of overall misses
system.cpu2.dcache.ReadReq_miss_latency::switch_cpus2.data    366681059                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_miss_latency::total    366681059                       # number of ReadReq miss cycles
system.cpu2.dcache.WriteReq_miss_latency::switch_cpus2.data      5685030                       # number of WriteReq miss cycles
system.cpu2.dcache.WriteReq_miss_latency::total      5685030                       # number of WriteReq miss cycles
system.cpu2.dcache.demand_miss_latency::switch_cpus2.data    372366089                       # number of demand (read+write) miss cycles
system.cpu2.dcache.demand_miss_latency::total    372366089                       # number of demand (read+write) miss cycles
system.cpu2.dcache.overall_miss_latency::switch_cpus2.data    372366089                       # number of overall miss cycles
system.cpu2.dcache.overall_miss_latency::total    372366089                       # number of overall miss cycles
system.cpu2.dcache.ReadReq_accesses::switch_cpus2.data      1108808                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_accesses::total      1108808                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::switch_cpus2.data       716388                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::total       716388                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::switch_cpus2.data         1737                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::total         1737                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::switch_cpus2.data         1734                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::total         1734                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.demand_accesses::switch_cpus2.data      1825196                       # number of demand (read+write) accesses
system.cpu2.dcache.demand_accesses::total      1825196                       # number of demand (read+write) accesses
system.cpu2.dcache.overall_accesses::switch_cpus2.data      1825196                       # number of overall (read+write) accesses
system.cpu2.dcache.overall_accesses::total      1825196                       # number of overall (read+write) accesses
system.cpu2.dcache.ReadReq_miss_rate::switch_cpus2.data     0.010288                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_miss_rate::total     0.010288                       # miss rate for ReadReq accesses
system.cpu2.dcache.WriteReq_miss_rate::switch_cpus2.data     0.000232                       # miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_miss_rate::total     0.000232                       # miss rate for WriteReq accesses
system.cpu2.dcache.demand_miss_rate::switch_cpus2.data     0.006341                       # miss rate for demand accesses
system.cpu2.dcache.demand_miss_rate::total     0.006341                       # miss rate for demand accesses
system.cpu2.dcache.overall_miss_rate::switch_cpus2.data     0.006341                       # miss rate for overall accesses
system.cpu2.dcache.overall_miss_rate::total     0.006341                       # miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_miss_latency::switch_cpus2.data 32145.266854                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_avg_miss_latency::total 32145.266854                       # average ReadReq miss latency
system.cpu2.dcache.WriteReq_avg_miss_latency::switch_cpus2.data 34247.168675                       # average WriteReq miss latency
system.cpu2.dcache.WriteReq_avg_miss_latency::total 34247.168675                       # average WriteReq miss latency
system.cpu2.dcache.demand_avg_miss_latency::switch_cpus2.data 32175.415968                       # average overall miss latency
system.cpu2.dcache.demand_avg_miss_latency::total 32175.415968                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::switch_cpus2.data 32175.415968                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::total 32175.415968                       # average overall miss latency
system.cpu2.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu2.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu2.dcache.writebacks::writebacks         1112                       # number of writebacks
system.cpu2.dcache.writebacks::total             1112                       # number of writebacks
system.cpu2.dcache.ReadReq_mshr_hits::switch_cpus2.data         6915                       # number of ReadReq MSHR hits
system.cpu2.dcache.ReadReq_mshr_hits::total         6915                       # number of ReadReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_hits::switch_cpus2.data          114                       # number of WriteReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_hits::total          114                       # number of WriteReq MSHR hits
system.cpu2.dcache.demand_mshr_hits::switch_cpus2.data         7029                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.demand_mshr_hits::total         7029                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.overall_mshr_hits::switch_cpus2.data         7029                       # number of overall MSHR hits
system.cpu2.dcache.overall_mshr_hits::total         7029                       # number of overall MSHR hits
system.cpu2.dcache.ReadReq_mshr_misses::switch_cpus2.data         4492                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_misses::total         4492                       # number of ReadReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_misses::switch_cpus2.data           52                       # number of WriteReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_misses::total           52                       # number of WriteReq MSHR misses
system.cpu2.dcache.demand_mshr_misses::switch_cpus2.data         4544                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.demand_mshr_misses::total         4544                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.overall_mshr_misses::switch_cpus2.data         4544                       # number of overall MSHR misses
system.cpu2.dcache.overall_mshr_misses::total         4544                       # number of overall MSHR misses
system.cpu2.dcache.ReadReq_mshr_miss_latency::switch_cpus2.data     74505513                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_latency::total     74505513                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_latency::switch_cpus2.data      1267914                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_latency::total      1267914                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::switch_cpus2.data     75773427                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::total     75773427                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::switch_cpus2.data     75773427                       # number of overall MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::total     75773427                       # number of overall MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_rate::switch_cpus2.data     0.004051                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_mshr_miss_rate::total     0.004051                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.WriteReq_mshr_miss_rate::switch_cpus2.data     0.000073                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_mshr_miss_rate::total     0.000073                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.demand_mshr_miss_rate::switch_cpus2.data     0.002490                       # mshr miss rate for demand accesses
system.cpu2.dcache.demand_mshr_miss_rate::total     0.002490                       # mshr miss rate for demand accesses
system.cpu2.dcache.overall_mshr_miss_rate::switch_cpus2.data     0.002490                       # mshr miss rate for overall accesses
system.cpu2.dcache.overall_mshr_miss_rate::total     0.002490                       # mshr miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus2.data 16586.267364                       # average ReadReq mshr miss latency
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::total 16586.267364                       # average ReadReq mshr miss latency
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus2.data 24382.961538                       # average WriteReq mshr miss latency
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::total 24382.961538                       # average WriteReq mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::switch_cpus2.data 16675.490097                       # average overall mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::total 16675.490097                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::switch_cpus2.data 16675.490097                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::total 16675.490097                       # average overall mshr miss latency
system.cpu2.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu3.dtb.inst_hits                           0                       # ITB inst hits
system.cpu3.dtb.inst_misses                         0                       # ITB inst misses
system.cpu3.dtb.read_hits                           0                       # DTB read hits
system.cpu3.dtb.read_misses                         0                       # DTB read misses
system.cpu3.dtb.write_hits                          0                       # DTB write hits
system.cpu3.dtb.write_misses                        0                       # DTB write misses
system.cpu3.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu3.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu3.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu3.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu3.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu3.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu3.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu3.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu3.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu3.dtb.read_accesses                       0                       # DTB read accesses
system.cpu3.dtb.write_accesses                      0                       # DTB write accesses
system.cpu3.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu3.dtb.hits                                0                       # DTB hits
system.cpu3.dtb.misses                              0                       # DTB misses
system.cpu3.dtb.accesses                            0                       # DTB accesses
system.cpu3.itb.inst_hits                           0                       # ITB inst hits
system.cpu3.itb.inst_misses                         0                       # ITB inst misses
system.cpu3.itb.read_hits                           0                       # DTB read hits
system.cpu3.itb.read_misses                         0                       # DTB read misses
system.cpu3.itb.write_hits                          0                       # DTB write hits
system.cpu3.itb.write_misses                        0                       # DTB write misses
system.cpu3.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu3.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu3.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu3.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu3.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu3.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu3.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu3.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu3.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu3.itb.read_accesses                       0                       # DTB read accesses
system.cpu3.itb.write_accesses                      0                       # DTB write accesses
system.cpu3.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu3.itb.hits                                0                       # DTB hits
system.cpu3.itb.misses                              0                       # DTB misses
system.cpu3.itb.accesses                            0                       # DTB accesses
system.cpu3.numCycles                               0                       # number of cpu cycles simulated
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.committedInsts                          0                       # Number of instructions committed
system.cpu3.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu3.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu3.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu3.num_func_calls                          0                       # number of times a function call or return occured
system.cpu3.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu3.num_int_insts                           0                       # number of integer instructions
system.cpu3.num_fp_insts                            0                       # number of float instructions
system.cpu3.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu3.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu3.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu3.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu3.num_mem_refs                            0                       # number of memory refs
system.cpu3.num_load_insts                          0                       # Number of load instructions
system.cpu3.num_store_insts                         0                       # Number of store instructions
system.cpu3.num_idle_cycles                         0                       # Number of idle cycles
system.cpu3.num_busy_cycles                         0                       # Number of busy cycles
system.cpu3.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu3.idle_fraction                           0                       # Percentage of idle cycles
system.cpu3.icache.replacements                     0                       # number of replacements
system.cpu3.icache.tagsinuse               512.093281                       # Cycle average of tags in use
system.cpu3.icache.total_refs              1004742541                       # Total number of references to valid blocks.
system.cpu3.icache.sampled_refs                   515                       # Sample count of references to valid blocks.
system.cpu3.icache.avg_refs              1950956.390291                       # Average number of references to valid blocks.
system.cpu3.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.occ_blocks::switch_cpus3.inst    38.093281                       # Average occupied blocks per requestor
system.cpu3.icache.occ_blocks::cpu3.inst          474                       # Average occupied blocks per requestor
system.cpu3.icache.occ_percent::switch_cpus3.inst     0.061047                       # Average percentage of cache occupancy
system.cpu3.icache.occ_percent::cpu3.inst     0.759615                       # Average percentage of cache occupancy
system.cpu3.icache.occ_percent::total        0.820662                       # Average percentage of cache occupancy
system.cpu3.icache.ReadReq_hits::switch_cpus3.inst      1525877                       # number of ReadReq hits
system.cpu3.icache.ReadReq_hits::total        1525877                       # number of ReadReq hits
system.cpu3.icache.demand_hits::switch_cpus3.inst      1525877                       # number of demand (read+write) hits
system.cpu3.icache.demand_hits::total         1525877                       # number of demand (read+write) hits
system.cpu3.icache.overall_hits::switch_cpus3.inst      1525877                       # number of overall hits
system.cpu3.icache.overall_hits::total        1525877                       # number of overall hits
system.cpu3.icache.ReadReq_misses::switch_cpus3.inst           51                       # number of ReadReq misses
system.cpu3.icache.ReadReq_misses::total           51                       # number of ReadReq misses
system.cpu3.icache.demand_misses::switch_cpus3.inst           51                       # number of demand (read+write) misses
system.cpu3.icache.demand_misses::total            51                       # number of demand (read+write) misses
system.cpu3.icache.overall_misses::switch_cpus3.inst           51                       # number of overall misses
system.cpu3.icache.overall_misses::total           51                       # number of overall misses
system.cpu3.icache.ReadReq_miss_latency::switch_cpus3.inst      2566619                       # number of ReadReq miss cycles
system.cpu3.icache.ReadReq_miss_latency::total      2566619                       # number of ReadReq miss cycles
system.cpu3.icache.demand_miss_latency::switch_cpus3.inst      2566619                       # number of demand (read+write) miss cycles
system.cpu3.icache.demand_miss_latency::total      2566619                       # number of demand (read+write) miss cycles
system.cpu3.icache.overall_miss_latency::switch_cpus3.inst      2566619                       # number of overall miss cycles
system.cpu3.icache.overall_miss_latency::total      2566619                       # number of overall miss cycles
system.cpu3.icache.ReadReq_accesses::switch_cpus3.inst      1525928                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_accesses::total      1525928                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.demand_accesses::switch_cpus3.inst      1525928                       # number of demand (read+write) accesses
system.cpu3.icache.demand_accesses::total      1525928                       # number of demand (read+write) accesses
system.cpu3.icache.overall_accesses::switch_cpus3.inst      1525928                       # number of overall (read+write) accesses
system.cpu3.icache.overall_accesses::total      1525928                       # number of overall (read+write) accesses
system.cpu3.icache.ReadReq_miss_rate::switch_cpus3.inst     0.000033                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_miss_rate::total     0.000033                       # miss rate for ReadReq accesses
system.cpu3.icache.demand_miss_rate::switch_cpus3.inst     0.000033                       # miss rate for demand accesses
system.cpu3.icache.demand_miss_rate::total     0.000033                       # miss rate for demand accesses
system.cpu3.icache.overall_miss_rate::switch_cpus3.inst     0.000033                       # miss rate for overall accesses
system.cpu3.icache.overall_miss_rate::total     0.000033                       # miss rate for overall accesses
system.cpu3.icache.ReadReq_avg_miss_latency::switch_cpus3.inst 50325.862745                       # average ReadReq miss latency
system.cpu3.icache.ReadReq_avg_miss_latency::total 50325.862745                       # average ReadReq miss latency
system.cpu3.icache.demand_avg_miss_latency::switch_cpus3.inst 50325.862745                       # average overall miss latency
system.cpu3.icache.demand_avg_miss_latency::total 50325.862745                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::switch_cpus3.inst 50325.862745                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::total 50325.862745                       # average overall miss latency
system.cpu3.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.icache.fast_writes                      0                       # number of fast writes performed
system.cpu3.icache.cache_copies                     0                       # number of cache copies performed
system.cpu3.icache.ReadReq_mshr_hits::switch_cpus3.inst           10                       # number of ReadReq MSHR hits
system.cpu3.icache.ReadReq_mshr_hits::total           10                       # number of ReadReq MSHR hits
system.cpu3.icache.demand_mshr_hits::switch_cpus3.inst           10                       # number of demand (read+write) MSHR hits
system.cpu3.icache.demand_mshr_hits::total           10                       # number of demand (read+write) MSHR hits
system.cpu3.icache.overall_mshr_hits::switch_cpus3.inst           10                       # number of overall MSHR hits
system.cpu3.icache.overall_mshr_hits::total           10                       # number of overall MSHR hits
system.cpu3.icache.ReadReq_mshr_misses::switch_cpus3.inst           41                       # number of ReadReq MSHR misses
system.cpu3.icache.ReadReq_mshr_misses::total           41                       # number of ReadReq MSHR misses
system.cpu3.icache.demand_mshr_misses::switch_cpus3.inst           41                       # number of demand (read+write) MSHR misses
system.cpu3.icache.demand_mshr_misses::total           41                       # number of demand (read+write) MSHR misses
system.cpu3.icache.overall_mshr_misses::switch_cpus3.inst           41                       # number of overall MSHR misses
system.cpu3.icache.overall_mshr_misses::total           41                       # number of overall MSHR misses
system.cpu3.icache.ReadReq_mshr_miss_latency::switch_cpus3.inst      2078614                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_latency::total      2078614                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::switch_cpus3.inst      2078614                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::total      2078614                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::switch_cpus3.inst      2078614                       # number of overall MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::total      2078614                       # number of overall MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_rate::switch_cpus3.inst     0.000027                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_mshr_miss_rate::total     0.000027                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.demand_mshr_miss_rate::switch_cpus3.inst     0.000027                       # mshr miss rate for demand accesses
system.cpu3.icache.demand_mshr_miss_rate::total     0.000027                       # mshr miss rate for demand accesses
system.cpu3.icache.overall_mshr_miss_rate::switch_cpus3.inst     0.000027                       # mshr miss rate for overall accesses
system.cpu3.icache.overall_mshr_miss_rate::total     0.000027                       # mshr miss rate for overall accesses
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::switch_cpus3.inst 50697.902439                       # average ReadReq mshr miss latency
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::total 50697.902439                       # average ReadReq mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::switch_cpus3.inst 50697.902439                       # average overall mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::total 50697.902439                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::switch_cpus3.inst 50697.902439                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::total 50697.902439                       # average overall mshr miss latency
system.cpu3.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu3.dcache.replacements                  5597                       # number of replacements
system.cpu3.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu3.dcache.total_refs               158200946                       # Total number of references to valid blocks.
system.cpu3.dcache.sampled_refs                  5853                       # Sample count of references to valid blocks.
system.cpu3.dcache.avg_refs              27029.035708                       # Average number of references to valid blocks.
system.cpu3.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.occ_blocks::switch_cpus3.data   225.684438                       # Average occupied blocks per requestor
system.cpu3.dcache.occ_blocks::cpu3.data    30.315562                       # Average occupied blocks per requestor
system.cpu3.dcache.occ_percent::switch_cpus3.data     0.881580                       # Average percentage of cache occupancy
system.cpu3.dcache.occ_percent::cpu3.data     0.118420                       # Average percentage of cache occupancy
system.cpu3.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu3.dcache.ReadReq_hits::switch_cpus3.data      1060955                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_hits::total        1060955                       # number of ReadReq hits
system.cpu3.dcache.WriteReq_hits::switch_cpus3.data       722847                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_hits::total        722847                       # number of WriteReq hits
system.cpu3.dcache.LoadLockedReq_hits::switch_cpus3.data         1842                       # number of LoadLockedReq hits
system.cpu3.dcache.LoadLockedReq_hits::total         1842                       # number of LoadLockedReq hits
system.cpu3.dcache.StoreCondReq_hits::switch_cpus3.data         1701                       # number of StoreCondReq hits
system.cpu3.dcache.StoreCondReq_hits::total         1701                       # number of StoreCondReq hits
system.cpu3.dcache.demand_hits::switch_cpus3.data      1783802                       # number of demand (read+write) hits
system.cpu3.dcache.demand_hits::total         1783802                       # number of demand (read+write) hits
system.cpu3.dcache.overall_hits::switch_cpus3.data      1783802                       # number of overall hits
system.cpu3.dcache.overall_hits::total        1783802                       # number of overall hits
system.cpu3.dcache.ReadReq_misses::switch_cpus3.data        14118                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_misses::total        14118                       # number of ReadReq misses
system.cpu3.dcache.WriteReq_misses::switch_cpus3.data          463                       # number of WriteReq misses
system.cpu3.dcache.WriteReq_misses::total          463                       # number of WriteReq misses
system.cpu3.dcache.demand_misses::switch_cpus3.data        14581                       # number of demand (read+write) misses
system.cpu3.dcache.demand_misses::total         14581                       # number of demand (read+write) misses
system.cpu3.dcache.overall_misses::switch_cpus3.data        14581                       # number of overall misses
system.cpu3.dcache.overall_misses::total        14581                       # number of overall misses
system.cpu3.dcache.ReadReq_miss_latency::switch_cpus3.data    474189940                       # number of ReadReq miss cycles
system.cpu3.dcache.ReadReq_miss_latency::total    474189940                       # number of ReadReq miss cycles
system.cpu3.dcache.WriteReq_miss_latency::switch_cpus3.data     20946510                       # number of WriteReq miss cycles
system.cpu3.dcache.WriteReq_miss_latency::total     20946510                       # number of WriteReq miss cycles
system.cpu3.dcache.demand_miss_latency::switch_cpus3.data    495136450                       # number of demand (read+write) miss cycles
system.cpu3.dcache.demand_miss_latency::total    495136450                       # number of demand (read+write) miss cycles
system.cpu3.dcache.overall_miss_latency::switch_cpus3.data    495136450                       # number of overall miss cycles
system.cpu3.dcache.overall_miss_latency::total    495136450                       # number of overall miss cycles
system.cpu3.dcache.ReadReq_accesses::switch_cpus3.data      1075073                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_accesses::total      1075073                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::switch_cpus3.data       723310                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::total       723310                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::switch_cpus3.data         1842                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::total         1842                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::switch_cpus3.data         1701                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::total         1701                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.demand_accesses::switch_cpus3.data      1798383                       # number of demand (read+write) accesses
system.cpu3.dcache.demand_accesses::total      1798383                       # number of demand (read+write) accesses
system.cpu3.dcache.overall_accesses::switch_cpus3.data      1798383                       # number of overall (read+write) accesses
system.cpu3.dcache.overall_accesses::total      1798383                       # number of overall (read+write) accesses
system.cpu3.dcache.ReadReq_miss_rate::switch_cpus3.data     0.013132                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_miss_rate::total     0.013132                       # miss rate for ReadReq accesses
system.cpu3.dcache.WriteReq_miss_rate::switch_cpus3.data     0.000640                       # miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_miss_rate::total     0.000640                       # miss rate for WriteReq accesses
system.cpu3.dcache.demand_miss_rate::switch_cpus3.data     0.008108                       # miss rate for demand accesses
system.cpu3.dcache.demand_miss_rate::total     0.008108                       # miss rate for demand accesses
system.cpu3.dcache.overall_miss_rate::switch_cpus3.data     0.008108                       # miss rate for overall accesses
system.cpu3.dcache.overall_miss_rate::total     0.008108                       # miss rate for overall accesses
system.cpu3.dcache.ReadReq_avg_miss_latency::switch_cpus3.data 33587.614393                       # average ReadReq miss latency
system.cpu3.dcache.ReadReq_avg_miss_latency::total 33587.614393                       # average ReadReq miss latency
system.cpu3.dcache.WriteReq_avg_miss_latency::switch_cpus3.data 45240.842333                       # average WriteReq miss latency
system.cpu3.dcache.WriteReq_avg_miss_latency::total 45240.842333                       # average WriteReq miss latency
system.cpu3.dcache.demand_avg_miss_latency::switch_cpus3.data 33957.646938                       # average overall miss latency
system.cpu3.dcache.demand_avg_miss_latency::total 33957.646938                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::switch_cpus3.data 33957.646938                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::total 33957.646938                       # average overall miss latency
system.cpu3.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu3.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu3.dcache.writebacks::writebacks         2578                       # number of writebacks
system.cpu3.dcache.writebacks::total             2578                       # number of writebacks
system.cpu3.dcache.ReadReq_mshr_hits::switch_cpus3.data         8574                       # number of ReadReq MSHR hits
system.cpu3.dcache.ReadReq_mshr_hits::total         8574                       # number of ReadReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_hits::switch_cpus3.data          410                       # number of WriteReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_hits::total          410                       # number of WriteReq MSHR hits
system.cpu3.dcache.demand_mshr_hits::switch_cpus3.data         8984                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.demand_mshr_hits::total         8984                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.overall_mshr_hits::switch_cpus3.data         8984                       # number of overall MSHR hits
system.cpu3.dcache.overall_mshr_hits::total         8984                       # number of overall MSHR hits
system.cpu3.dcache.ReadReq_mshr_misses::switch_cpus3.data         5544                       # number of ReadReq MSHR misses
system.cpu3.dcache.ReadReq_mshr_misses::total         5544                       # number of ReadReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_misses::switch_cpus3.data           53                       # number of WriteReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_misses::total           53                       # number of WriteReq MSHR misses
system.cpu3.dcache.demand_mshr_misses::switch_cpus3.data         5597                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.demand_mshr_misses::total         5597                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.overall_mshr_misses::switch_cpus3.data         5597                       # number of overall MSHR misses
system.cpu3.dcache.overall_mshr_misses::total         5597                       # number of overall MSHR misses
system.cpu3.dcache.ReadReq_mshr_miss_latency::switch_cpus3.data     97576515                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_latency::total     97576515                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_latency::switch_cpus3.data      1290431                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_latency::total      1290431                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::switch_cpus3.data     98866946                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::total     98866946                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::switch_cpus3.data     98866946                       # number of overall MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::total     98866946                       # number of overall MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_rate::switch_cpus3.data     0.005157                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_mshr_miss_rate::total     0.005157                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.WriteReq_mshr_miss_rate::switch_cpus3.data     0.000073                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_mshr_miss_rate::total     0.000073                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.demand_mshr_miss_rate::switch_cpus3.data     0.003112                       # mshr miss rate for demand accesses
system.cpu3.dcache.demand_mshr_miss_rate::total     0.003112                       # mshr miss rate for demand accesses
system.cpu3.dcache.overall_mshr_miss_rate::switch_cpus3.data     0.003112                       # mshr miss rate for overall accesses
system.cpu3.dcache.overall_mshr_miss_rate::total     0.003112                       # mshr miss rate for overall accesses
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus3.data 17600.381494                       # average ReadReq mshr miss latency
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::total 17600.381494                       # average ReadReq mshr miss latency
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus3.data 24347.754717                       # average WriteReq mshr miss latency
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::total 24347.754717                       # average WriteReq mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::switch_cpus3.data 17664.274790                       # average overall mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::total 17664.274790                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::switch_cpus3.data 17664.274790                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::total 17664.274790                       # average overall mshr miss latency
system.cpu3.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate

---------- End Simulation Statistics   ----------
