#include <cuda_runtime.h>
#include <math.h>
#include <stdint.h>

//     bindings.cu
struct alignas(32) BurstHeads8 {
  uint32_t h0; uint32_t h1; uint32_t h2; uint32_t h3;
  uint32_t h4; uint32_t h5; uint32_t h6; uint32_t h7;
};

struct ShardVramPtrs {
  int32_t* __restrict__ soma_voltage; // base ptr  state-
  uint8_t* __restrict__ soma_flags;
  int32_t* __restrict__ threshold_offset;
  uint8_t* __restrict__ timers;
  uint32_t* __restrict__ soma_to_axon;
  uint32_t* __restrict__ dendrite_targets;
  int32_t* __restrict__ dendrite_weights; // [DOD FIX]  int16_t*,    !
  uint8_t* __restrict__ dendrite_timers;
  BurstHeads8* __restrict__ axon_heads; //  
};

#define AXON_SENTINEL 0x80000000

__global__ void cu_reset_burst_counters_kernel(ShardVramPtrs vram, uint32_t padded_n) {
    uint32_t tid = blockIdx.x * blockDim.x + threadIdx.x;
    if (tid >= padded_n) return;
    //  Type ID (0xF0)    (0x01),   [3:1]
    vram.soma_flags[tid] &= 0xF1;
}

__device__ __forceinline__ void push_burst_head(BurstHeads8* h, uint32_t v_seg) {
  h->h7 = h->h6;
  h->h6 = h->h5;
  h->h5 = h->h4;
  h->h4 = h->h3;
  h->h3 = h->h2;
  h->h2 = h->h1;
  h->h1 = h->h0;
  // [DOD FIX] Wrap-around u32.   Propagate    0.
  h->h0 = (uint32_t)(0 - v_seg); 
}

#define MAX_DENDRITES 128

//  64  (1 - L1). 16  = 1024   Constant Memory.
struct alignas(64) VariantParameters {
  // ===  1: 32-bit ( 0..20) ===
  int32_t threshold;
  int32_t rest_potential;
  int32_t leak_rate;
  int32_t homeostasis_penalty;
  uint32_t spontaneous_firing_period_ticks;

  // ===  2: 16-bit ( 20..28) ===
  uint16_t initial_synapse_weight;
  uint16_t gsop_potentiation;
  uint16_t gsop_depression;
  uint16_t homeostasis_decay;

  // ===  3: 8-bit ( 28..32) ===
  uint8_t refractory_period;
  uint8_t synapse_refractory_period;
  uint8_t signal_propagation_length;
  uint8_t is_inhibitory; // 1 = true (GABA), 0 = false (Glu)

  // ===  4:  ( 32..48) ===
  uint8_t inertia_curve[16];                // 32..48

  // ===  5: Adaptive Leak Hardware ( 48..58) ===
  int32_t adaptive_leak_max;                // 48..52
  uint16_t adaptive_leak_gain;              // 52..54
  uint8_t adaptive_mode;                    // 54..55
  uint8_t _leak_pad[3];                     // 55..58

  // ===  6: Pad ( 58..64) ===
  uint8_t d1_affinity;                       // 58..59
  uint8_t d2_affinity;                       // 59..60
  uint8_t _pad[4];                           // 60..64
};

//   . Rust      .
__constant__ VariantParameters VARIANT_LUT[16];

// ============================================================================
// 1. Inject Inputs Kernel (Virtual Axons)
//          
// ============================================================================
__global__ void cu_inject_inputs_kernel(BurstHeads8* __restrict__ axon_heads,
                                        const uint32_t* __restrict__ input_bitmask,
                                        uint32_t virtual_offset,
                                        uint32_t num_virtual_axons,
                                        uint32_t v_seg) {
  uint32_t tid = blockIdx.x * blockDim.x + threadIdx.x;
  if (tid >= num_virtual_axons)
    return;

  //    2  ALU (  32   
  // shift)
  uint32_t word_idx = tid / 32;
  uint32_t bit_idx = tid % 32;
  bool is_active = (input_bitmask[word_idx] >> bit_idx) & 1;

  //  :     
  if (is_active) {
    BurstHeads8 h = axon_heads[virtual_offset + tid];
    push_burst_head(&h, v_seg);
    axon_heads[virtual_offset + tid] = h;
  }
}

// ============================================================================
// 2. Apply Spike Batch Kernel (Network / Ghost Axons)
// O(1)     Sender-Side Mapping
// ============================================================================
__global__ void cu_apply_spike_batch_kernel(BurstHeads8* __restrict__ axon_heads,
                                            const uint32_t* __restrict__ incoming_spikes,
                                            uint32_t num_incoming_spikes,
                                            uint32_t total_axons,
                                            uint32_t v_seg) {
  uint32_t tid = blockIdx.x * blockDim.x + threadIdx.x;
  if (tid >= num_incoming_spikes)
    return;

  uint32_t ghost_id = incoming_spikes[tid];

  if (ghost_id >= total_axons)
    return;

  // [DOD FIX]    ghost_id,    tid!    .
  BurstHeads8 h = axon_heads[ghost_id];
  push_burst_head(&h, v_seg);
  axon_heads[ghost_id] = h;
}

// ============================================================================
// 3. Propagate Axons Kernel
// ============================================================================
__global__ void cu_propagate_axons_kernel(BurstHeads8* __restrict__ axon_heads,
                                          uint32_t total_axons,
                                          uint32_t v_seg) {
  uint32_t tid = blockIdx.x * blockDim.x + threadIdx.x;
  if (tid >= total_axons)
    return;

  BurstHeads8 h = axon_heads[tid];
  if (h.h0 != AXON_SENTINEL) h.h0 += v_seg;
  if (h.h1 != AXON_SENTINEL) h.h1 += v_seg;
  if (h.h2 != AXON_SENTINEL) h.h2 += v_seg;
  if (h.h3 != AXON_SENTINEL) h.h3 += v_seg;
  if (h.h4 != AXON_SENTINEL) h.h4 += v_seg;
  if (h.h5 != AXON_SENTINEL) h.h5 += v_seg;
  if (h.h6 != AXON_SENTINEL) h.h6 += v_seg;
  if (h.h7 != AXON_SENTINEL) h.h7 += v_seg;
  axon_heads[tid] = h;
}

// ============================================================================
// 4. Update Neurons Kernel (GLIF + Dendritic Integration)
// ============================================================================
__global__ void cu_update_neurons_kernel(ShardVramPtrs vram,
                                         uint32_t padded_n, uint32_t current_tick, uint32_t v_seg) {
  uint32_t tid = blockIdx.x * blockDim.x + threadIdx.x;
  if (tid >= padded_n)
    return;

  uint8_t flags = vram.soma_flags[tid];
  uint8_t timer = vram.timers[tid];

  flags &= ~0x01;

  if (timer > 0) {
    vram.timers[tid] = timer - 1;
    vram.soma_flags[tid] = flags;
    return;
  }

  uint8_t variant_id = (flags >> 4) & 0x0F;
  VariantParameters p = VARIANT_LUT[variant_id];

  int32_t current_voltage = vram.soma_voltage[tid];
  int32_t i_in = 0;

  for (int i = 0; i < MAX_DENDRITES; i++) {
    uint32_t col_idx = i * padded_n + tid;
    uint32_t target_packed = vram.dendrite_targets[col_idx];

    if (target_packed == 0)
      break;

    // [DOD FIX] Subtract 1 to undo +1 from pack_dendrite_target (Zero-Index
    // Trap)
    uint32_t target_id = (target_packed & 0x00FFFFFF) - 1;
    uint32_t seg_idx = target_packed >> 24;

    BurstHeads8 h = vram.axon_heads[target_id];
    uint32_t prop = p.signal_propagation_length;

    // Branchless 8-head bitwise OR
    bool hit = ((h.h0 - seg_idx) < prop) | ((h.h1 - seg_idx) < prop) |
               ((h.h2 - seg_idx) < prop) | ((h.h3 - seg_idx) < prop) |
               ((h.h4 - seg_idx) < prop) | ((h.h5 - seg_idx) < prop) |
               ((h.h6 - seg_idx) < prop) | ((h.h7 - seg_idx) < prop);

    if (hit) {
      // [DOD FIX] Downscale mass to electrical charge (1 : 65536)
      // Arithmetic shift preserves Dale's Law (sign)
      int32_t charge = (int32_t)vram.dendrite_weights[col_idx] >> 16;
      i_in += charge;
    }
  }

  // [DOD FIX] Branchless Homeostasis Decay (Zero Warp Divergence)
  int32_t thresh_offset = vram.threshold_offset[tid];
  int32_t decayed = thresh_offset - p.homeostasis_decay;
  //  decayed < 0, Arithmetic shift (>> 31)  0xFFFFFFFF.
  //  (~)  0x00000000.   decayed & 0 = 0.
  thresh_offset = decayed & ~(decayed >> 31);

  // 4. Adaptive GLIF Leak (Linear subtraction per user spec)
  int32_t current_leak = p.leak_rate;
  if (p.adaptive_mode == 1) {
    int32_t adaptive_add = (thresh_offset * p.adaptive_leak_gain) >> 8;
    current_leak += adaptive_add;

    int32_t over = current_leak - p.adaptive_leak_max;
    current_leak -= over & ~(over >> 31);
  }

  current_voltage += i_in; //   
  int32_t diff = current_voltage - p.rest_potential;
  int32_t sign = (diff > 0) - (diff < 0);
  int32_t abs_diff = diff * sign;

  //      !
  int32_t leaked_abs = abs_diff - current_leak;
  leaked_abs = leaked_abs & ~(leaked_abs >> 31);

  //       
  current_voltage = p.rest_potential + (sign * leaked_abs);

  int32_t effective_threshold = p.threshold + thresh_offset;
  int32_t is_glif_spiking = (current_voltage >= effective_threshold) ? 1 : 0;

  // Spontaneous Firing (Heartbeat) - Branchless period check
  uint32_t period = p.spontaneous_firing_period_ticks;
  int32_t is_heartbeat = (period > 0 && ((current_tick + (tid * 104729)) % period) == 0) ? 1 : 0;

  //   (  Heartbeat)
  int32_t final_spike = is_glif_spiking | is_heartbeat;

  //       GLIF-
  current_voltage = is_glif_spiking * p.rest_potential + (1 - is_glif_spiking) * current_voltage;
  thresh_offset += is_glif_spiking * p.homeostasis_penalty;
  uint8_t new_timer = is_glif_spiking * p.refractory_period + (1 - is_glif_spiking) * vram.timers[tid];
  // 7.      (Burst Shift)
  if (final_spike) {
    uint32_t my_axon = vram.soma_to_axon[tid];
    if (my_axon != 0xFFFFFFFF) {
      BurstHeads8 h = vram.axon_heads[my_axon];
      push_burst_head(&h, v_seg);
      vram.axon_heads[my_axon] = h;
    }
  }

  // 8.   VRAM (Zero-Warp Divergence)
  vram.soma_voltage[tid] = current_voltage;

  // [DOD FIX] BDP Decay.   0,  final_spike == 0. ,  final_spike == 1.
  uint8_t burst_count = (flags >> 1) & 0x07;
  burst_count = final_spike * (burst_count + (burst_count < 7 ? 1 : 0));
  
  //  ,  Type ID ( 4 )
  vram.soma_flags[tid] = (flags & 0xF0) | (burst_count << 1) | (uint8_t)final_spike;
  vram.threshold_offset[tid] = thresh_offset;
  vram.timers[tid] = new_timer;
}

// ============================================================================
// 5. Apply GSOP Kernel (Spatial STDP Plasticity)
// ============================================================================
__global__ void cu_apply_gsop_kernel(ShardVramPtrs vram, uint32_t padded_n, int16_t dopamine) {
  uint32_t tid = blockIdx.x * blockDim.x + threadIdx.x;
  if (tid >= padded_n)
    return;

  uint8_t flags = vram.soma_flags[tid];
  if ((flags & 0x01) == 0) return;
  
  //      ( 1,     if)
  uint8_t burst_count = (flags >> 1) & 0x07;
  int32_t burst_mult = (burst_count > 0) ? burst_count : 1;

  uint8_t variant_id = (flags >> 4) & 0x0F;
  VariantParameters p = VARIANT_LUT[variant_id];

  for (int i = 0; i < MAX_DENDRITES; i++) {
    uint32_t col_idx = i * padded_n + tid;
    uint32_t target_packed = vram.dendrite_targets[col_idx];

    if (target_packed == 0)
      break; //    

    // [DOD FIX] Subtract 1 to undo +1 from pack_dendrite_target (Zero-Index
    // Trap)
    uint32_t target_id = (target_packed & 0x00FFFFFF) - 1;
    uint32_t seg_idx = target_packed >> 24;
    BurstHeads8 b = vram.axon_heads[target_id];
    uint32_t len = p.signal_propagation_length;

    //    ()    
    uint32_t min_dist = 0xFFFFFFFF;
    uint32_t d;
    #pragma unroll
    for (int k = 0; k < 8; k++) {
        uint32_t head = ((uint32_t*)&b)[k];
        d = head - seg_idx;
        min_dist = min(min_dist, (d < len) ? d : 0xFFFFFFFF);
    }

    bool is_active = (min_dist != 0xFFFFFFFF);

    int32_t w = vram.dendrite_weights[col_idx];
    int32_t sign = (w >= 0) ? 1 : -1;
    int32_t abs_w = (w >= 0) ? w : -w;

    // 1. Inertia Rank (1 , Branchless)
    uint32_t rank = abs_w >> 27;
    if (rank > 15)
      rank = 15;
    int32_t inertia = p.inertia_curve[rank];

    // Dopamine modulation (D1 boosts LTP, D2 suppresses LTD on reward)
    // Integer physics: (int16 * uint8) >> 7
    int32_t pot_mod = ((int32_t)dopamine * (int32_t)p.d1_affinity) >> 7;
    int32_t dep_mod = ((int32_t)dopamine * (int32_t)p.d2_affinity) >> 7;

    // D1  LTP  . D2  LTD   ( ).
    int32_t raw_pot = (int32_t)p.gsop_potentiation + pot_mod;
    int32_t raw_dep = (int32_t)p.gsop_depression - dep_mod;

    // Causal LTP     ( clamp)
    // Anti-causal LTD      ( clamp)
    int32_t final_dep = raw_dep & ~(raw_dep >> 31);

    //        
    int32_t delta_pot = (raw_pot * inertia * burst_mult) >> 7;
    int32_t delta_dep = (final_dep * inertia * burst_mult) >> 7;
    //  .  16      (>> 1)
    uint32_t cooling_shift = is_active ? (min_dist >> 4) : 0;

    // 3. Causal Delta    STDP
    int32_t delta = is_active ? (delta_pot >> cooling_shift) : -delta_dep;

    // 4. Slot Decay neutralized (fixed to 1.0x)
    int32_t decay = 128;
    delta = (delta * decay) >> (7 + cooling_shift);

    // 5. Apply & Clamp
    int32_t new_abs = abs_w + delta;

    // [DOD FIX] Branchless clamp(0, val).  new_abs < 0,   0xFFFFFFFF,   0.
    //      ( Dale's Law Safety ).
    new_abs = new_abs & ~(new_abs >> 31);

    if (new_abs > 2140000000) {
      new_abs = 2140000000;
    }

    vram.dendrite_weights[col_idx] = (int32_t)(new_abs * sign);
  }
}

// ============================================================================
// 6. Record Readout Kernel (Output Matrix)
// ============================================================================
__global__ void cu_record_readout_kernel(const uint8_t* __restrict__ soma_flags,
                                         const uint32_t* __restrict__ mapped_soma_ids,
                                         uint8_t* __restrict__ output_history,
                                         uint32_t num_outputs) {
  uint32_t tid = blockIdx.x * blockDim.x + threadIdx.x;
  if (tid >= num_outputs)
    return;

  uint32_t soma_id = mapped_soma_ids[tid];
  uint8_t is_spiking = 0;

  // [DOD]   Memory Out-of-Bounds.    .
  if (soma_id != 0xFFFFFFFF) {
    is_spiking = soma_flags[soma_id] & 0x01;
  }

  output_history[tid] = is_spiking;
}

// ============================================================================
// 7. Warp-Aggregated Telemetry Extraction
// ============================================================================
__global__ void cu_extract_telemetry_kernel(
    const uint8_t* __restrict__ soma_flags,
    uint32_t* __restrict__ out_ids,
    uint32_t* __restrict__ out_count,
    uint32_t padded_n
) {
    uint32_t tid = blockIdx.x * blockDim.x + threadIdx.x;
    uint32_t lane = threadIdx.x % 32;

    // 1.    ( 0)
    bool is_spiking = false;
    if (tid < padded_n) {
        is_spiking = (soma_flags[tid] & 0x01) != 0;
    }

    // 2. Ballot:       32-  
    uint32_t active_mask = __ballot_sync(0xFFFFFFFF, is_spiking);
    uint32_t warp_pop = __popc(active_mask);

    // 3. Leader (lane 0)   atomicAdd   
    uint32_t warp_offset = 0;
    if (lane == 0 && warp_pop > 0) {
        warp_offset = atomicAdd(out_count, warp_pop);
    }

    // 4. Leader   offset   
    warp_offset = __shfl_sync(0xFFFFFFFF, warp_offset, 0);

    // 5.  ID     
    if (is_spiking) {
        //       (    )
        uint32_t local_rank = __popc(active_mask & ((1u << lane) - 1));
        out_ids[warp_offset + local_rank] = tid;
    }
}

// ============================================================================
// Intra-GPU Ghost Sync Kernel (Zero-Copy L2 Cache Routing)
// ============================================================================
__global__ void cu_ghost_sync_kernel(
    const BurstHeads8* __restrict__ src_heads,
    BurstHeads8* __restrict__ dst_heads,
    const uint32_t* __restrict__ src_indices,
    const uint32_t* __restrict__ dst_indices,
    uint32_t count,
    uint32_t sync_batch_ticks,
    uint32_t v_seg
) {
    uint32_t tid = blockIdx.x * blockDim.x + threadIdx.x;
    if (tid >= count) return;

    uint32_t src_axon = src_indices[tid];
    uint32_t dst_ghost = dst_indices[tid];

    BurstHeads8 s_h = src_heads[src_axon];
    BurstHeads8 d_h = dst_heads[dst_ghost];

    //      O(1) 
    const uint32_t* s_arr = (const uint32_t*)&s_h;

    // [DOD]   ( h7  h0)   
    //      
    #pragma unroll
    for (int i = 7; i >= 0; i--) {
        uint32_t head = s_arr[i];
        
        //      
        if (head >= 0x70000000u) continue;

        uint32_t age = head / v_seg;
        
        // Sender-Side Extraction:     
        if (age < sync_batch_ticks) {
            push_burst_head(&d_h, v_seg);
        }
    }

    dst_heads[dst_ghost] = d_h;
}

extern "C" {
void launch_ghost_sync(
    const BurstHeads8* src_heads,
    BurstHeads8* dst_heads,
    const uint32_t* src_indices,
    const uint32_t* dst_indices,
    uint32_t count,
    uint32_t sync_batch_ticks,
    uint32_t v_seg,
    cudaStream_t stream
) {
    int threads = 256;
    int blocks = (count + threads - 1) / threads;
    cu_ghost_sync_kernel<<<blocks, threads, 0, stream>>>(
        src_heads, dst_heads, src_indices, dst_indices, count, sync_batch_ticks, v_seg
    );
}

// ============================================================================
// Day Phase Orchestrator
// ============================================================================
int32_t cu_step_day_phase(const ShardVramPtrs *vram, uint32_t padded_n,
                          uint32_t total_axons, uint32_t v_seg, uint32_t current_tick,
                          // ---  (InjectInputs) ---
                          const uint32_t *input_bitmask,
                          uint32_t virtual_offset, uint32_t num_virtual_axons,
                          // ---  (ApplySpikeBatch) ---
                          const uint32_t *incoming_spikes,
                          uint32_t num_incoming_spikes,
                          // ---  (RecordReadout) ---
                          const uint32_t *mapped_soma_ids,
                          uint8_t *output_history, uint32_t num_outputs,
                          int16_t dopamine,
                          cudaStream_t stream) {
  int threads = 256;
  int blocks_n = (padded_n + threads - 1) / threads;

  // [DOD FIX]  burst_count ( [3:1])    
  cu_reset_burst_counters_kernel<<<blocks_n, threads, 0, stream>>>(*vram, padded_n);

  // 1. InjectInputs (       )
  if (num_virtual_axons > 0 && input_bitmask != nullptr) {
    int blocks_in = (num_virtual_axons + threads - 1) / threads;
    cu_inject_inputs_kernel<<<blocks_in, threads, 0, stream>>>(
        vram->axon_heads, input_bitmask, virtual_offset, num_virtual_axons, v_seg);
  }

  // 2. ApplySpikeBatch (    )
  if (num_incoming_spikes > 0 && incoming_spikes != nullptr) {
    int blocks_spikes = (num_incoming_spikes + threads - 1) / threads;
    cu_apply_spike_batch_kernel<<<blocks_spikes, threads, 0, stream>>>(
        vram->axon_heads, incoming_spikes, num_incoming_spikes, total_axons, v_seg);
  }

  // 3. PropagateAxons (   )
  int blocks_prop = (total_axons + threads - 1) / threads;
  cu_propagate_axons_kernel<<<blocks_prop, threads, 0, stream>>>(
      vram->axon_heads, total_axons, v_seg);

  // 4. UpdateNeurons (GLIF)
  int blocks_update = (padded_n + threads - 1) / threads;
  cu_update_neurons_kernel<<<blocks_update, threads, 0, stream>>>(
      *vram, padded_n, current_tick, v_seg);

  // 5. ApplyGSOP ( 3D STDP)
  cu_apply_gsop_kernel<<<blocks_update, threads, 0, stream>>>(*vram, padded_n, dopamine);

  // 6. RecordReadout
  if (num_outputs > 0 && mapped_soma_ids != nullptr &&
      output_history != nullptr) {
    int blocks_out = (num_outputs + threads - 1) / threads;
    cu_record_readout_kernel<<<blocks_out, threads, 0, stream>>>(
        vram->soma_flags, mapped_soma_ids, output_history, num_outputs);
  }

  return 0;
}

extern "C" void cu_reset_burst_counters(const ShardVramPtrs *vram, uint32_t padded_n, cudaStream_t stream) {
  int threads = 256;
  int blocks = (padded_n + threads - 1) / threads;
  cu_reset_burst_counters_kernel<<<blocks, threads, 0, stream>>>(*vram, padded_n);
}

//        GPU
int32_t cu_upload_constant_memory(const VariantParameters *lut) {
  return cudaMemcpyToSymbol(VARIANT_LUT, lut, sizeof(VariantParameters) * 16);
}

} // extern "C"
