

================================================================
== Vitis HLS Report for 'cordiccart2pol'
================================================================
* Date:           Mon Oct 20 18:06:58 2025

* Version:        2024.2 (Build 5238294 on Nov  8 2024)
* Project:        cordiccart2pol.comp
* Solution:       hls (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.280 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |       33|       33|  0.330 us|  0.330 us|   34|   34|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        +-----------------------------------------------------+------------------------------------------+---------+---------+----------+----------+-----+-----+------------------------------------------------+
        |                                                     |                                          |  Latency (cycles) |  Latency (absolute) |  Interval |                    Pipeline                    |
        |                       Instance                      |                  Module                  |   min   |   max   |    min   |    max   | min | max |                      Type                      |
        +-----------------------------------------------------+------------------------------------------+---------+---------+----------+----------+-----+-----+------------------------------------------------+
        |grp_cordiccart2pol_Pipeline_VITIS_LOOP_109_1_fu_126  |cordiccart2pol_Pipeline_VITIS_LOOP_109_1  |       29|       29|  0.290 us|  0.290 us|   28|   28|  loop auto-rewind stp (delay=0 clock cycles(s))|
        +-----------------------------------------------------+------------------------------------------+---------+---------+----------+----------+-----+-----+------------------------------------------------+

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|    494|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        0|    1|     105|    300|    -|
|Memory           |        -|    -|       -|      -|    -|
|Multiplexer      |        -|    -|       0|     31|    -|
|Register         |        -|    -|     150|      -|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        0|    1|     255|    825|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      280|  220|  106400|  53200|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |        0|   ~0|      ~0|      1|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    +-----------------------------------------------------+------------------------------------------+---------+----+-----+-----+-----+
    |                       Instance                      |                  Module                  | BRAM_18K| DSP|  FF | LUT | URAM|
    +-----------------------------------------------------+------------------------------------------+---------+----+-----+-----+-----+
    |grp_cordiccart2pol_Pipeline_VITIS_LOOP_109_1_fu_126  |cordiccart2pol_Pipeline_VITIS_LOOP_109_1  |        0|   0|  105|  285|    0|
    |mul_12s_10ns_21_1_1_U8                               |mul_12s_10ns_21_1_1                       |        0|   1|    0|    6|    0|
    |sparsemux_7_2_12_1_1_U7                              |sparsemux_7_2_12_1_1                      |        0|   0|    0|    9|    0|
    +-----------------------------------------------------+------------------------------------------+---------+----+-----+-----+-----+
    |Total                                                |                                          |        0|   1|  105|  300|    0|
    +-----------------------------------------------------+------------------------------------------+---------+----+-----+-----+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +-------------------------+----------+----+---+-----+------------+------------+
    |      Variable Name      | Operation| DSP| FF| LUT | Bitwidth P0| Bitwidth P1|
    +-------------------------+----------+----+---+-----+------------+------------+
    |add_ln94_fu_195_p2       |         +|   0|  0|   14|           6|           5|
    |sub_ln100_fu_328_p2      |         -|   0|  0|   12|           1|          12|
    |sub_ln101_fu_322_p2      |         -|   0|  0|   12|           1|          12|
    |sub_ln94_1_fu_201_p2     |         -|   0|  0|   14|           4|           6|
    |sub_ln94_fu_179_p2       |         -|   0|  0|   12|          11|          10|
    |and_ln94_fu_291_p2       |       and|   0|  0|    2|           1|           1|
    |ashr_ln94_fu_248_p2      |      ashr|   0|  0|  161|          54|          54|
    |icmp_ln94_1_fu_189_p2    |      icmp|   0|  0|   14|           6|           4|
    |icmp_ln94_2_fu_215_p2    |      icmp|   0|  0|   14|           6|           4|
    |icmp_ln94_3_fu_233_p2    |      icmp|   0|  0|   12|          11|           6|
    |icmp_ln94_4_fu_265_p2    |      icmp|   0|  0|   12|          11|           4|
    |icmp_ln94_fu_137_p2      |      icmp|   0|  0|   12|          12|           1|
    |ans_theta_fu_303_p4      |    select|   0|  0|   12|           1|          12|
    |ans_theta_fu_303_p6      |    select|   0|  0|   12|           1|          12|
    |select_ln716_fu_143_p3   |    select|   0|  0|   64|           1|          62|
    |select_ln94_1_fu_207_p3  |    select|   0|  0|    7|           1|           6|
    |select_ln94_4_fu_238_p3  |    select|   0|  0|    2|           1|           2|
    |select_ln94_fu_171_p3    |    select|   0|  0|   54|           1|          54|
    |x_1_fu_333_p3            |    select|   0|  0|   12|           1|          12|
    |x_3_fu_339_p3            |    select|   0|  0|   12|           1|          12|
    |shl_ln94_fu_273_p2       |       shl|   0|  0|   26|          12|          12|
    |xor_ln94_fu_286_p2       |       xor|   0|  0|    2|           1|           2|
    +-------------------------+----------+----+---+-----+------------+------------+
    |Total                    |          |   0|  0|  494|         145|         305|
    +-------------------------+----------+----+---+-----+------------+------------+

    * Multiplexer: 
    +-----------+----+-----------+-----+-----------+
    |    Name   | LUT| Input Size| Bits| Total Bits|
    +-----------+----+-----------+-----+-----------+
    |ap_NS_fsm  |  31|          6|    1|          6|
    +-----------+----+-----------+-----+-----------+
    |Total      |  31|          6|    1|          6|
    +-----------+----+-----------+-----+-----------+

    * Register: 
    +------------------------------------------------------------------+----+----+-----+-----------+
    |                               Name                               | FF | LUT| Bits| Const Bits|
    +------------------------------------------------------------------+----+----+-----+-----------+
    |ans_theta_2_loc_fu_96                                             |  12|   0|   12|          0|
    |ans_theta_reg_433                                                 |  12|   0|   12|          0|
    |ap_CS_fsm                                                         |   5|   0|    5|          0|
    |grp_cordiccart2pol_Pipeline_VITIS_LOOP_109_1_fu_126_ap_start_reg  |   1|   0|    1|          0|
    |icmp_ln94_1_reg_402                                               |   1|   0|    1|          0|
    |icmp_ln94_2_reg_415                                               |   1|   0|    1|          0|
    |select_ln94_1_reg_407                                             |  10|   0|   11|          1|
    |select_ln94_reg_397                                               |  50|   0|   54|          4|
    |tmp_2_reg_427                                                     |   1|   0|    1|          0|
    |tmp_reg_392                                                       |   1|   0|    1|          0|
    |trunc_ln94_1_reg_421                                              |   8|   0|   12|          4|
    |x_1_reg_438                                                       |  12|   0|   12|          0|
    |x_3_reg_443                                                       |  12|   0|   12|          0|
    |x_4_loc_fu_92                                                     |  12|   0|   12|          0|
    |y_read_reg_374                                                    |  12|   0|   12|          0|
    +------------------------------------------------------------------+----+----+-----+-----------+
    |Total                                                             | 150|   0|  159|          9|
    +------------------------------------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+--------------+-----+-----+------------+----------------+--------------+
|   RTL Ports  | Dir | Bits|  Protocol  |  Source Object |    C Type    |
+--------------+-----+-----+------------+----------------+--------------+
|ap_clk        |   in|    1|  ap_ctrl_hs|  cordiccart2pol|  return value|
|ap_rst        |   in|    1|  ap_ctrl_hs|  cordiccart2pol|  return value|
|ap_start      |   in|    1|  ap_ctrl_hs|  cordiccart2pol|  return value|
|ap_done       |  out|    1|  ap_ctrl_hs|  cordiccart2pol|  return value|
|ap_idle       |  out|    1|  ap_ctrl_hs|  cordiccart2pol|  return value|
|ap_ready      |  out|    1|  ap_ctrl_hs|  cordiccart2pol|  return value|
|x             |   in|   12|     ap_none|               x|        scalar|
|y             |   in|   12|     ap_none|               y|        scalar|
|r             |  out|   12|      ap_vld|               r|       pointer|
|r_ap_vld      |  out|    1|      ap_vld|               r|       pointer|
|theta         |  out|   12|      ap_vld|           theta|       pointer|
|theta_ap_vld  |  out|    1|      ap_vld|           theta|       pointer|
+--------------+-----+-----+------------+----------------+--------------+

