ISim log file
Running: D:\project\ISE\project\SimpleOS\test_top_isim_beh.exe -intstyle ise -gui -tclbatch isim.cmd -wdb D:/project/ISE/project/SimpleOS/test_top_isim_beh.wdb 
ISim P.20131013 (signature 0x7708f090)
This is a Full version of ISim.
WARNING: File "D:/project/ISE/project/SimpleOS/src/SimpleOS.v" Line 136.  For instance uut/intercon/, width 8 of formal port slave_STB is not equal to width 17 of actual signal slave_STB.
WARNING: File "D:/project/ISE/project/SimpleOS/src/SimpleOS.v" Line 136.  For instance uut/intercon/, width 8 of formal port slave_ACK is not equal to width 17 of actual signal slave_ACK.
WARNING: File "D:/project/ISE/project/SimpleOS/src/SimpleOS.v" Line 139.  For instance uut/intercon/, width 256 of formal port slave_DAT_I is not equal to width 512 of actual signal slave_DAT_O.
WARNING: For instance uut/sram_init/, width 20 of formal port addra is not equal to width 30 of actual.
WARNING: File "D:/project/ISE/project/SimpleOS/src/SimpleOS.v" Line 143.  For instance uut/sram_init/, width 48 of formal port douta is not equal to width 32 of actual signal Ram_DAT_O.
WARNING: File "D:/project/ISE/project/SimpleOS/src/SimpleOS.v" Line 133.  For instance uut/display_select/, width 32 of formal port data3 is not equal to width 6 of actual signal CPU_state.
WARNING: File "D:/project/ISE/project/SimpleOS/src/SimpleOS.v" Line 295.  For instance uut/display_select/, width 32 of formal port data6 is not equal to width 9 of actual signal manual_disk_addr.
Time resolution is 1 ps
# onerror resume
# wave add /
# run 1000 ns
Simulator is doing circuit initialization process.
Finished circuit initialization process.
Warning : input CLKIN1 period and attribute CLKIN1_PERIOD on MMCME2_ADV instance test_top.uut.timer.mmcm_adv_inst are not same.
ISim P.20131013 (signature 0x7708f090)
This is a Full version of ISim.
WARNING: File "D:/project/ISE/project/SimpleOS/src/SimpleOS.v" Line 136.  For instance uut/intercon/, width 8 of formal port slave_STB is not equal to width 17 of actual signal slave_STB.
WARNING: File "D:/project/ISE/project/SimpleOS/src/SimpleOS.v" Line 136.  For instance uut/intercon/, width 8 of formal port slave_ACK is not equal to width 17 of actual signal slave_ACK.
WARNING: File "D:/project/ISE/project/SimpleOS/src/SimpleOS.v" Line 139.  For instance uut/intercon/, width 256 of formal port slave_DAT_I is not equal to width 512 of actual signal slave_DAT_O.
WARNING: For instance uut/sram_init/, width 20 of formal port addra is not equal to width 30 of actual.
WARNING: File "D:/project/ISE/project/SimpleOS/src/SimpleOS.v" Line 143.  For instance uut/sram_init/, width 48 of formal port douta is not equal to width 32 of actual signal Ram_DAT_O.
WARNING: File "D:/project/ISE/project/SimpleOS/src/SimpleOS.v" Line 133.  For instance uut/display_select/, width 32 of formal port data3 is not equal to width 6 of actual signal CPU_state.
WARNING: File "D:/project/ISE/project/SimpleOS/src/SimpleOS.v" Line 295.  For instance uut/display_select/, width 32 of formal port data6 is not equal to width 9 of actual signal manual_disk_addr.
# run 1000 ns
Simulator is doing circuit initialization process.
Finished circuit initialization process.
Warning : input CLKIN1 period and attribute CLKIN1_PERIOD on MMCME2_ADV instance test_top.uut.timer.mmcm_adv_inst are not same.
ISim P.20131013 (signature 0x7708f090)
This is a Full version of ISim.
WARNING: File "D:/project/ISE/project/SimpleOS/src/SimpleOS.v" Line 136.  For instance uut/intercon/, width 8 of formal port slave_STB is not equal to width 17 of actual signal slave_STB.
WARNING: File "D:/project/ISE/project/SimpleOS/src/SimpleOS.v" Line 136.  For instance uut/intercon/, width 8 of formal port slave_ACK is not equal to width 17 of actual signal slave_ACK.
WARNING: File "D:/project/ISE/project/SimpleOS/src/SimpleOS.v" Line 139.  For instance uut/intercon/, width 256 of formal port slave_DAT_I is not equal to width 512 of actual signal slave_DAT_O.
WARNING: For instance uut/sram_init/, width 20 of formal port addra is not equal to width 30 of actual.
WARNING: File "D:/project/ISE/project/SimpleOS/src/SimpleOS.v" Line 143.  For instance uut/sram_init/, width 48 of formal port douta is not equal to width 32 of actual signal Ram_DAT_O.
WARNING: File "D:/project/ISE/project/SimpleOS/src/SimpleOS.v" Line 133.  For instance uut/display_select/, width 32 of formal port data3 is not equal to width 6 of actual signal CPU_state.
WARNING: File "D:/project/ISE/project/SimpleOS/src/SimpleOS.v" Line 295.  For instance uut/display_select/, width 32 of formal port data6 is not equal to width 9 of actual signal manual_disk_addr.
# run 1000 ns
Simulator is doing circuit initialization process.
Finished circuit initialization process.
Warning : input CLKIN1 period and attribute CLKIN1_PERIOD on MMCME2_ADV instance test_top.uut.timer.mmcm_adv_inst are not same.
# run 10.00us
# run 100.00us
ISim P.20131013 (signature 0x7708f090)
This is a Full version of ISim.
WARNING: File "D:/project/ISE/project/SimpleOS/src/SimpleOS.v" Line 136.  For instance uut/intercon/, width 8 of formal port slave_STB is not equal to width 17 of actual signal slave_STB.
WARNING: File "D:/project/ISE/project/SimpleOS/src/SimpleOS.v" Line 136.  For instance uut/intercon/, width 8 of formal port slave_ACK is not equal to width 17 of actual signal slave_ACK.
WARNING: File "D:/project/ISE/project/SimpleOS/src/SimpleOS.v" Line 139.  For instance uut/intercon/, width 256 of formal port slave_DAT_I is not equal to width 512 of actual signal slave_DAT_O.
WARNING: For instance uut/sram_init/, width 20 of formal port addra is not equal to width 30 of actual.
WARNING: File "D:/project/ISE/project/SimpleOS/src/SimpleOS.v" Line 143.  For instance uut/sram_init/, width 48 of formal port douta is not equal to width 32 of actual signal Ram_DAT_O.
WARNING: File "D:/project/ISE/project/SimpleOS/src/SimpleOS.v" Line 133.  For instance uut/display_select/, width 32 of formal port data3 is not equal to width 6 of actual signal CPU_state.
WARNING: File "D:/project/ISE/project/SimpleOS/src/SimpleOS.v" Line 295.  For instance uut/display_select/, width 32 of formal port data6 is not equal to width 9 of actual signal manual_disk_addr.
# run 1000 ns
Simulator is doing circuit initialization process.
Finished circuit initialization process.
Warning : input CLKIN1 period and attribute CLKIN1_PERIOD on MMCME2_ADV instance test_top.uut.timer.mmcm_adv_inst are not same.
# run 100.00us
ISim P.20131013 (signature 0x7708f090)
This is a Full version of ISim.
WARNING: File "D:/project/ISE/project/SimpleOS/src/SimpleOS.v" Line 136.  For instance uut/intercon/, width 8 of formal port slave_STB is not equal to width 17 of actual signal slave_STB.
WARNING: File "D:/project/ISE/project/SimpleOS/src/SimpleOS.v" Line 136.  For instance uut/intercon/, width 8 of formal port slave_ACK is not equal to width 17 of actual signal slave_ACK.
WARNING: File "D:/project/ISE/project/SimpleOS/src/SimpleOS.v" Line 139.  For instance uut/intercon/, width 256 of formal port slave_DAT_I is not equal to width 512 of actual signal slave_DAT_O.
WARNING: For instance uut/sram_init/, width 20 of formal port addra is not equal to width 30 of actual.
WARNING: File "D:/project/ISE/project/SimpleOS/src/SimpleOS.v" Line 143.  For instance uut/sram_init/, width 48 of formal port douta is not equal to width 32 of actual signal Ram_DAT_O.
WARNING: File "D:/project/ISE/project/SimpleOS/src/SimpleOS.v" Line 133.  For instance uut/display_select/, width 32 of formal port data3 is not equal to width 6 of actual signal CPU_state.
WARNING: File "D:/project/ISE/project/SimpleOS/src/SimpleOS.v" Line 295.  For instance uut/display_select/, width 32 of formal port data6 is not equal to width 9 of actual signal manual_disk_addr.
# run 1000 ns
Simulator is doing circuit initialization process.
Finished circuit initialization process.
Warning : input CLKIN1 period and attribute CLKIN1_PERIOD on MMCME2_ADV instance test_top.uut.timer.mmcm_adv_inst are not same.
# run 100.00us
ISim P.20131013 (signature 0x7708f090)
This is a Full version of ISim.
WARNING: File "D:/project/ISE/project/SimpleOS/src/SimpleOS.v" Line 136.  For instance uut/intercon/, width 8 of formal port slave_STB is not equal to width 17 of actual signal slave_STB.
WARNING: File "D:/project/ISE/project/SimpleOS/src/SimpleOS.v" Line 136.  For instance uut/intercon/, width 8 of formal port slave_ACK is not equal to width 17 of actual signal slave_ACK.
WARNING: File "D:/project/ISE/project/SimpleOS/src/SimpleOS.v" Line 139.  For instance uut/intercon/, width 256 of formal port slave_DAT_I is not equal to width 512 of actual signal slave_DAT_O.
WARNING: For instance uut/sram_init/, width 20 of formal port addra is not equal to width 30 of actual.
WARNING: File "D:/project/ISE/project/SimpleOS/src/SimpleOS.v" Line 143.  For instance uut/sram_init/, width 48 of formal port douta is not equal to width 32 of actual signal Ram_DAT_O.
WARNING: File "D:/project/ISE/project/SimpleOS/src/SimpleOS.v" Line 133.  For instance uut/display_select/, width 32 of formal port data3 is not equal to width 6 of actual signal CPU_state.
WARNING: File "D:/project/ISE/project/SimpleOS/src/SimpleOS.v" Line 295.  For instance uut/display_select/, width 32 of formal port data6 is not equal to width 9 of actual signal manual_disk_addr.
# run 1000 ns
Simulator is doing circuit initialization process.
Finished circuit initialization process.
Warning : input CLKIN1 period and attribute CLKIN1_PERIOD on MMCME2_ADV instance test_top.uut.timer.mmcm_adv_inst are not same.
# run 100.00us
ISim P.20131013 (signature 0x7708f090)
This is a Full version of ISim.
WARNING: File "D:/project/ISE/project/SimpleOS/src/SimpleOS.v" Line 136.  For instance uut/intercon/, width 8 of formal port slave_STB is not equal to width 17 of actual signal slave_STB.
WARNING: File "D:/project/ISE/project/SimpleOS/src/SimpleOS.v" Line 136.  For instance uut/intercon/, width 8 of formal port slave_ACK is not equal to width 17 of actual signal slave_ACK.
WARNING: File "D:/project/ISE/project/SimpleOS/src/SimpleOS.v" Line 139.  For instance uut/intercon/, width 256 of formal port slave_DAT_I is not equal to width 512 of actual signal slave_DAT_O.
WARNING: For instance uut/sram_init/, width 20 of formal port addra is not equal to width 30 of actual.
WARNING: File "D:/project/ISE/project/SimpleOS/src/SimpleOS.v" Line 143.  For instance uut/sram_init/, width 48 of formal port douta is not equal to width 32 of actual signal Ram_DAT_O.
WARNING: File "D:/project/ISE/project/SimpleOS/src/SimpleOS.v" Line 133.  For instance uut/display_select/, width 32 of formal port data3 is not equal to width 6 of actual signal CPU_state.
WARNING: File "D:/project/ISE/project/SimpleOS/src/SimpleOS.v" Line 295.  For instance uut/display_select/, width 32 of formal port data6 is not equal to width 9 of actual signal manual_disk_addr.
# run 1000 ns
Simulator is doing circuit initialization process.
Finished circuit initialization process.
Warning : input CLKIN1 period and attribute CLKIN1_PERIOD on MMCME2_ADV instance test_top.uut.timer.mmcm_adv_inst are not same.
ISim P.20131013 (signature 0x7708f090)
This is a Full version of ISim.
WARNING: File "D:/project/ISE/project/SimpleOS/src/SimpleOS.v" Line 136.  For instance uut/intercon/, width 8 of formal port slave_STB is not equal to width 17 of actual signal slave_STB.
WARNING: File "D:/project/ISE/project/SimpleOS/src/SimpleOS.v" Line 136.  For instance uut/intercon/, width 8 of formal port slave_ACK is not equal to width 17 of actual signal slave_ACK.
WARNING: File "D:/project/ISE/project/SimpleOS/src/SimpleOS.v" Line 139.  For instance uut/intercon/, width 256 of formal port slave_DAT_I is not equal to width 512 of actual signal slave_DAT_O.
WARNING: For instance uut/sram_init/, width 20 of formal port addra is not equal to width 30 of actual.
WARNING: File "D:/project/ISE/project/SimpleOS/src/SimpleOS.v" Line 143.  For instance uut/sram_init/, width 48 of formal port douta is not equal to width 32 of actual signal Ram_DAT_O.
WARNING: File "D:/project/ISE/project/SimpleOS/src/SimpleOS.v" Line 133.  For instance uut/display_select/, width 32 of formal port data3 is not equal to width 6 of actual signal CPU_state.
WARNING: File "D:/project/ISE/project/SimpleOS/src/SimpleOS.v" Line 295.  For instance uut/display_select/, width 32 of formal port data6 is not equal to width 9 of actual signal manual_disk_addr.
# run 1000 ns
Simulator is doing circuit initialization process.
Finished circuit initialization process.
Warning : input CLKIN1 period and attribute CLKIN1_PERIOD on MMCME2_ADV instance test_top.uut.timer.mmcm_adv_inst are not same.
# run 10.00us
