// Generated by CIRCT firtool-1.62.0
// Standard header to adapt well known macros for register randomization.
`ifndef RANDOMIZE
  `ifdef RANDOMIZE_MEM_INIT
    `define RANDOMIZE
  `endif // RANDOMIZE_MEM_INIT
`endif // not def RANDOMIZE
`ifndef RANDOMIZE
  `ifdef RANDOMIZE_REG_INIT
    `define RANDOMIZE
  `endif // RANDOMIZE_REG_INIT
`endif // not def RANDOMIZE
// RANDOM may be set to an expression that produces a 32-bit random unsigned value.
`ifndef RANDOM
  `define RANDOM $random
`endif // not def RANDOM
// Users can define INIT_RANDOM as general code that gets injected into the
// initializer block for modules with registers.
`ifndef INIT_RANDOM
  `define INIT_RANDOM
`endif // not def INIT_RANDOM
// If using random initialization, you can also define RANDOMIZE_DELAY to
// customize the delay used, otherwise 0.002 is used.
`ifndef RANDOMIZE_DELAY
  `define RANDOMIZE_DELAY 0.002
`endif // not def RANDOMIZE_DELAY
// Define INIT_RANDOM_PROLOG_ for use in our modules below.
`ifndef INIT_RANDOM_PROLOG_
  `ifdef RANDOMIZE
    `ifdef VERILATOR
      `define INIT_RANDOM_PROLOG_ `INIT_RANDOM
    `else  // VERILATOR
      `define INIT_RANDOM_PROLOG_ `INIT_RANDOM #`RANDOMIZE_DELAY begin end
    `endif // VERILATOR
  `else  // RANDOMIZE
    `define INIT_RANDOM_PROLOG_
  `endif // RANDOMIZE
`endif // not def INIT_RANDOM_PROLOG_
// Include register initializers in init blocks unless synthesis is set
`ifndef SYNTHESIS
  `ifndef ENABLE_INITIAL_REG_
    `define ENABLE_INITIAL_REG_
  `endif // not def ENABLE_INITIAL_REG_
`endif // not def SYNTHESIS
// Include rmemory initializers in init blocks unless synthesis is set
`ifndef SYNTHESIS
  `ifndef ENABLE_INITIAL_MEM_
    `define ENABLE_INITIAL_MEM_
  `endif // not def ENABLE_INITIAL_MEM_
`endif // not def SYNTHESIS
module HistoryManager(
  input         clock,
  input         reset,
  input         io_resp_s1_full_pred_0_br_taken_mask_0,
  input         io_resp_s1_full_pred_0_br_taken_mask_1,
  input         io_resp_s1_full_pred_0_slot_valids_0,
  input         io_resp_s1_full_pred_0_slot_valids_1,
  input         io_resp_s1_full_pred_0_is_br_sharing,
  input         io_resp_s1_full_pred_0_hit,
  input         io_resp_s1_full_pred_1_br_taken_mask_0,
  input         io_resp_s1_full_pred_1_br_taken_mask_1,
  input         io_resp_s1_full_pred_1_slot_valids_0,
  input         io_resp_s1_full_pred_1_slot_valids_1,
  input         io_resp_s1_full_pred_1_is_br_sharing,
  input         io_resp_s1_full_pred_1_hit,
  input         io_resp_s1_full_pred_2_br_taken_mask_0,
  input         io_resp_s1_full_pred_2_slot_valids_0,
  input         io_resp_s1_full_pred_2_slot_valids_1,
  input         io_resp_s1_full_pred_2_is_br_sharing,
  input         io_resp_s1_full_pred_2_hit,
  input         io_resp_s1_full_pred_3_br_taken_mask_0,
  input         io_resp_s1_full_pred_3_br_taken_mask_1,
  input         io_resp_s1_full_pred_3_slot_valids_0,
  input         io_resp_s1_full_pred_3_slot_valids_1,
  input         io_resp_s1_full_pred_3_is_br_sharing,
  input         io_resp_s1_full_pred_3_hit,
  input         io_resp_s2_full_pred_0_br_taken_mask_0,
  input         io_resp_s2_full_pred_0_br_taken_mask_1,
  input         io_resp_s2_full_pred_0_slot_valids_0,
  input         io_resp_s2_full_pred_0_slot_valids_1,
  input         io_resp_s2_full_pred_0_is_br_sharing,
  input         io_resp_s2_full_pred_0_hit,
  input         io_resp_s2_full_pred_1_br_taken_mask_0,
  input         io_resp_s2_full_pred_1_br_taken_mask_1,
  input         io_resp_s2_full_pred_1_slot_valids_0,
  input         io_resp_s2_full_pred_1_slot_valids_1,
  input         io_resp_s2_full_pred_1_is_br_sharing,
  input         io_resp_s2_full_pred_1_hit,
  input         io_resp_s2_full_pred_2_br_taken_mask_0,
  input         io_resp_s2_full_pred_2_slot_valids_0,
  input         io_resp_s2_full_pred_2_slot_valids_1,
  input         io_resp_s2_full_pred_2_is_br_sharing,
  input         io_resp_s2_full_pred_2_hit,
  input         io_resp_s2_full_pred_3_br_taken_mask_0,
  input         io_resp_s2_full_pred_3_br_taken_mask_1,
  input         io_resp_s2_full_pred_3_slot_valids_0,
  input         io_resp_s2_full_pred_3_slot_valids_1,
  input         io_resp_s2_full_pred_3_is_br_sharing,
  input         io_resp_s2_full_pred_3_hit,
  input         io_resp_s3_full_pred_0_br_taken_mask_0,
  input         io_resp_s3_full_pred_0_br_taken_mask_1,
  input         io_resp_s3_full_pred_0_slot_valids_0,
  input         io_resp_s3_full_pred_0_slot_valids_1,
  input         io_resp_s3_full_pred_0_is_br_sharing,
  input         io_resp_s3_full_pred_0_hit,
  input         io_resp_s3_full_pred_1_br_taken_mask_0,
  input         io_resp_s3_full_pred_1_br_taken_mask_1,
  input         io_resp_s3_full_pred_1_slot_valids_0,
  input         io_resp_s3_full_pred_1_slot_valids_1,
  input         io_resp_s3_full_pred_1_is_br_sharing,
  input         io_resp_s3_full_pred_1_hit,
  input         io_resp_s3_full_pred_2_br_taken_mask_0,
  input         io_resp_s3_full_pred_2_slot_valids_0,
  input         io_resp_s3_full_pred_2_slot_valids_1,
  input         io_resp_s3_full_pred_2_is_br_sharing,
  input         io_resp_s3_full_pred_2_hit,
  input         io_resp_s3_full_pred_3_br_taken_mask_0,
  input         io_resp_s3_full_pred_3_br_taken_mask_1,
  input         io_resp_s3_full_pred_3_slot_valids_0,
  input         io_resp_s3_full_pred_3_slot_valids_1,
  input         io_resp_s3_full_pred_3_is_br_sharing,
  input         io_resp_s3_full_pred_3_hit,
  input         io_s1_valid_dup_0,
  input         io_s1_valid_dup_1,
  input         io_s1_valid_dup_2,
  input         io_s1_valid_dup_3,
  input         io_s0_fire_dup_1,
  input         io_s1_fire_dup_1,
  input         io_s2_fire_dup_1,
  input         io_s0_stall_dup_0,
  input         io_s0_stall_dup_1,
  input         io_s0_stall_dup_2,
  input         io_s0_stall_dup_3,
  input         io_s2_redirect_dup_0,
  input         io_s2_redirect_dup_1,
  input         io_s2_redirect_dup_2,
  input         io_s2_redirect_dup_3,
  input         io_s3_redirect_dup_0,
  input         io_s3_redirect_dup_1,
  input         io_s3_redirect_dup_2,
  input         io_s3_redirect_dup_3,
  input         io_ftq_to_bpu_redirect_valid,
  input         io_ftq_to_bpu_redirect_bits_cfiUpdate_histPtr_flag,
  input  [7:0]  io_ftq_to_bpu_redirect_bits_cfiUpdate_histPtr_value,
  input         io_ftq_to_bpu_redirect_bits_cfiUpdate_taken,
  input  [1:0]  io_ftq_to_bpu_redirect_bits_cfiUpdate_shift,
  input         io_ftq_to_bpu_redirect_bits_cfiUpdate_addIntoHist,
  output        io_ghv_wire_0,
  output        io_ghv_wire_1,
  output        io_ghv_wire_2,
  output        io_ghv_wire_3,
  output        io_ghv_wire_4,
  output        io_ghv_wire_5,
  output        io_ghv_wire_6,
  output        io_ghv_wire_7,
  output        io_ghv_wire_8,
  output        io_ghv_wire_9,
  output        io_ghv_wire_10,
  output        io_ghv_wire_11,
  output        io_ghv_wire_12,
  output        io_ghv_wire_13,
  output        io_ghv_wire_14,
  output        io_ghv_wire_15,
  output        io_ghv_wire_16,
  output        io_ghv_wire_17,
  output        io_ghv_wire_18,
  output        io_ghv_wire_19,
  output        io_ghv_wire_20,
  output        io_ghv_wire_21,
  output        io_ghv_wire_22,
  output        io_ghv_wire_23,
  output        io_ghv_wire_24,
  output        io_ghv_wire_25,
  output        io_ghv_wire_26,
  output        io_ghv_wire_27,
  output        io_ghv_wire_28,
  output        io_ghv_wire_29,
  output        io_ghv_wire_30,
  output        io_ghv_wire_31,
  output        io_ghv_wire_32,
  output        io_ghv_wire_33,
  output        io_ghv_wire_34,
  output        io_ghv_wire_35,
  output        io_ghv_wire_36,
  output        io_ghv_wire_37,
  output        io_ghv_wire_38,
  output        io_ghv_wire_39,
  output        io_ghv_wire_40,
  output        io_ghv_wire_41,
  output        io_ghv_wire_42,
  output        io_ghv_wire_43,
  output        io_ghv_wire_44,
  output        io_ghv_wire_45,
  output        io_ghv_wire_46,
  output        io_ghv_wire_47,
  output        io_ghv_wire_48,
  output        io_ghv_wire_49,
  output        io_ghv_wire_50,
  output        io_ghv_wire_51,
  output        io_ghv_wire_52,
  output        io_ghv_wire_53,
  output        io_ghv_wire_54,
  output        io_ghv_wire_55,
  output        io_ghv_wire_56,
  output        io_ghv_wire_57,
  output        io_ghv_wire_58,
  output        io_ghv_wire_59,
  output        io_ghv_wire_60,
  output        io_ghv_wire_61,
  output        io_ghv_wire_62,
  output        io_ghv_wire_63,
  output        io_ghv_wire_64,
  output        io_ghv_wire_65,
  output        io_ghv_wire_66,
  output        io_ghv_wire_67,
  output        io_ghv_wire_68,
  output        io_ghv_wire_69,
  output        io_ghv_wire_70,
  output        io_ghv_wire_71,
  output        io_ghv_wire_72,
  output        io_ghv_wire_73,
  output        io_ghv_wire_74,
  output        io_ghv_wire_75,
  output        io_ghv_wire_76,
  output        io_ghv_wire_77,
  output        io_ghv_wire_78,
  output        io_ghv_wire_79,
  output        io_ghv_wire_80,
  output        io_ghv_wire_81,
  output        io_ghv_wire_82,
  output        io_ghv_wire_83,
  output        io_ghv_wire_84,
  output        io_ghv_wire_85,
  output        io_ghv_wire_86,
  output        io_ghv_wire_87,
  output        io_ghv_wire_88,
  output        io_ghv_wire_89,
  output        io_ghv_wire_90,
  output        io_ghv_wire_91,
  output        io_ghv_wire_92,
  output        io_ghv_wire_93,
  output        io_ghv_wire_94,
  output        io_ghv_wire_95,
  output        io_ghv_wire_96,
  output        io_ghv_wire_97,
  output        io_ghv_wire_98,
  output        io_ghv_wire_99,
  output        io_ghv_wire_100,
  output        io_ghv_wire_101,
  output        io_ghv_wire_102,
  output        io_ghv_wire_103,
  output        io_ghv_wire_104,
  output        io_ghv_wire_105,
  output        io_ghv_wire_106,
  output        io_ghv_wire_107,
  output        io_ghv_wire_108,
  output        io_ghv_wire_109,
  output        io_ghv_wire_110,
  output        io_ghv_wire_111,
  output        io_ghv_wire_112,
  output        io_ghv_wire_113,
  output        io_ghv_wire_114,
  output        io_ghv_wire_115,
  output        io_ghv_wire_116,
  output        io_ghv_wire_117,
  output        io_ghv_wire_118,
  output        io_ghv_wire_119,
  output        io_ghv_wire_120,
  output        io_ghv_wire_121,
  output        io_ghv_wire_122,
  output        io_ghv_wire_123,
  output        io_ghv_wire_124,
  output        io_ghv_wire_125,
  output        io_ghv_wire_126,
  output        io_ghv_wire_127,
  output        io_ghv_wire_128,
  output        io_ghv_wire_129,
  output        io_ghv_wire_130,
  output        io_ghv_wire_131,
  output        io_ghv_wire_132,
  output        io_ghv_wire_133,
  output        io_ghv_wire_134,
  output        io_ghv_wire_135,
  output        io_ghv_wire_136,
  output        io_ghv_wire_137,
  output        io_ghv_wire_138,
  output        io_ghv_wire_139,
  output        io_ghv_wire_140,
  output        io_ghv_wire_141,
  output        io_ghv_wire_142,
  output        io_ghv_wire_143,
  output        io_ghv_wire_144,
  output        io_ghv_wire_145,
  output        io_ghv_wire_146,
  output        io_ghv_wire_147,
  output        io_ghv_wire_148,
  output        io_ghv_wire_149,
  output        io_ghv_wire_150,
  output        io_ghv_wire_151,
  output        io_ghv_wire_152,
  output        io_ghv_wire_153,
  output        io_ghv_wire_154,
  output        io_ghv_wire_155,
  output        io_ghv_wire_156,
  output        io_ghv_wire_157,
  output        io_ghv_wire_158,
  output        io_ghv_wire_159,
  output        io_ghv_wire_160,
  output        io_ghv_wire_161,
  output        io_ghv_wire_162,
  output        io_ghv_wire_163,
  output        io_ghv_wire_164,
  output        io_ghv_wire_165,
  output        io_ghv_wire_166,
  output        io_ghv_wire_167,
  output        io_ghv_wire_168,
  output        io_ghv_wire_169,
  output        io_ghv_wire_170,
  output        io_ghv_wire_171,
  output        io_ghv_wire_172,
  output        io_ghv_wire_173,
  output        io_ghv_wire_174,
  output        io_ghv_wire_175,
  output        io_ghv_wire_176,
  output        io_ghv_wire_177,
  output        io_ghv_wire_178,
  output        io_ghv_wire_179,
  output        io_ghv_wire_180,
  output        io_ghv_wire_181,
  output        io_ghv_wire_182,
  output        io_ghv_wire_183,
  output        io_ghv_wire_184,
  output        io_ghv_wire_185,
  output        io_ghv_wire_186,
  output        io_ghv_wire_187,
  output        io_ghv_wire_188,
  output        io_ghv_wire_189,
  output        io_ghv_wire_190,
  output        io_ghv_wire_191,
  output        io_ghv_wire_192,
  output        io_ghv_wire_193,
  output        io_ghv_wire_194,
  output        io_ghv_wire_195,
  output        io_ghv_wire_196,
  output        io_ghv_wire_197,
  output        io_ghv_wire_198,
  output        io_ghv_wire_199,
  output        io_ghv_wire_200,
  output        io_ghv_wire_201,
  output        io_ghv_wire_202,
  output        io_ghv_wire_203,
  output        io_ghv_wire_204,
  output        io_ghv_wire_205,
  output        io_ghv_wire_206,
  output        io_ghv_wire_207,
  output        io_ghv_wire_208,
  output        io_ghv_wire_209,
  output        io_ghv_wire_210,
  output        io_ghv_wire_211,
  output        io_ghv_wire_212,
  output        io_ghv_wire_213,
  output        io_ghv_wire_214,
  output        io_ghv_wire_215,
  output        io_ghv_wire_216,
  output        io_ghv_wire_217,
  output        io_ghv_wire_218,
  output        io_ghv_wire_219,
  output        io_ghv_wire_220,
  output        io_ghv_wire_221,
  output        io_ghv_wire_222,
  output        io_ghv_wire_223,
  output        io_ghv_wire_224,
  output        io_ghv_wire_225,
  output        io_ghv_wire_226,
  output        io_ghv_wire_227,
  output        io_ghv_wire_228,
  output        io_ghv_wire_229,
  output        io_ghv_wire_230,
  output        io_ghv_wire_231,
  output        io_ghv_wire_232,
  output        io_ghv_wire_233,
  output        io_ghv_wire_234,
  output        io_ghv_wire_235,
  output        io_ghv_wire_236,
  output        io_ghv_wire_237,
  output        io_ghv_wire_238,
  output        io_ghv_wire_239,
  output        io_ghv_wire_240,
  output        io_ghv_wire_241,
  output        io_ghv_wire_242,
  output        io_ghv_wire_243,
  output        io_ghv_wire_244,
  output        io_ghv_wire_245,
  output        io_ghv_wire_246,
  output        io_ghv_wire_247,
  output        io_ghv_wire_248,
  output        io_ghv_wire_249,
  output        io_ghv_wire_250,
  output        io_ghv_wire_251,
  output        io_ghv_wire_252,
  output        io_ghv_wire_253,
  output        io_ghv_wire_254,
  output        io_ghv_wire_255,
  output [10:0] io_s0_folded_gh_dup_1_hist_17_folded_hist,
  output [10:0] io_s0_folded_gh_dup_1_hist_16_folded_hist,
  output [6:0]  io_s0_folded_gh_dup_1_hist_15_folded_hist,
  output [7:0]  io_s0_folded_gh_dup_1_hist_14_folded_hist,
  output [6:0]  io_s0_folded_gh_dup_1_hist_9_folded_hist,
  output [7:0]  io_s0_folded_gh_dup_1_hist_8_folded_hist,
  output [6:0]  io_s0_folded_gh_dup_1_hist_7_folded_hist,
  output [6:0]  io_s0_folded_gh_dup_1_hist_5_folded_hist,
  output [7:0]  io_s0_folded_gh_dup_1_hist_4_folded_hist,
  output [7:0]  io_s0_folded_gh_dup_1_hist_3_folded_hist,
  output [10:0] io_s0_folded_gh_dup_1_hist_1_folded_hist,
  output [3:0]  io_s0_folded_gh_dup_3_hist_12_folded_hist,
  output [7:0]  io_s0_folded_gh_dup_3_hist_11_folded_hist,
  output [7:0]  io_s0_folded_gh_dup_3_hist_2_folded_hist,
  output [7:0]  io_s1_folded_gh_dup_3_hist_14_folded_hist,
  output [8:0]  io_s1_folded_gh_dup_3_hist_13_folded_hist,
  output [3:0]  io_s1_folded_gh_dup_3_hist_12_folded_hist,
  output [8:0]  io_s1_folded_gh_dup_3_hist_10_folded_hist,
  output [8:0]  io_s1_folded_gh_dup_3_hist_6_folded_hist,
  output [7:0]  io_s1_folded_gh_dup_3_hist_4_folded_hist,
  output [7:0]  io_s1_folded_gh_dup_3_hist_3_folded_hist,
  output [7:0]  io_s1_folded_gh_dup_3_hist_2_folded_hist,
  output        io_s3_ghist_ptr_dup_2_flag,
  output [7:0]  io_s3_ghist_ptr_dup_2_value
);

  wire             _ghv_write_datas_255_ppm_out_res;
  wire             _ghv_write_datas_254_ppm_out_res;
  wire             _ghv_write_datas_253_ppm_out_res;
  wire             _ghv_write_datas_252_ppm_out_res;
  wire             _ghv_write_datas_251_ppm_out_res;
  wire             _ghv_write_datas_250_ppm_out_res;
  wire             _ghv_write_datas_249_ppm_out_res;
  wire             _ghv_write_datas_248_ppm_out_res;
  wire             _ghv_write_datas_247_ppm_out_res;
  wire             _ghv_write_datas_246_ppm_out_res;
  wire             _ghv_write_datas_245_ppm_out_res;
  wire             _ghv_write_datas_244_ppm_out_res;
  wire             _ghv_write_datas_243_ppm_out_res;
  wire             _ghv_write_datas_242_ppm_out_res;
  wire             _ghv_write_datas_241_ppm_out_res;
  wire             _ghv_write_datas_240_ppm_out_res;
  wire             _ghv_write_datas_239_ppm_out_res;
  wire             _ghv_write_datas_238_ppm_out_res;
  wire             _ghv_write_datas_237_ppm_out_res;
  wire             _ghv_write_datas_236_ppm_out_res;
  wire             _ghv_write_datas_235_ppm_out_res;
  wire             _ghv_write_datas_234_ppm_out_res;
  wire             _ghv_write_datas_233_ppm_out_res;
  wire             _ghv_write_datas_232_ppm_out_res;
  wire             _ghv_write_datas_231_ppm_out_res;
  wire             _ghv_write_datas_230_ppm_out_res;
  wire             _ghv_write_datas_229_ppm_out_res;
  wire             _ghv_write_datas_228_ppm_out_res;
  wire             _ghv_write_datas_227_ppm_out_res;
  wire             _ghv_write_datas_226_ppm_out_res;
  wire             _ghv_write_datas_225_ppm_out_res;
  wire             _ghv_write_datas_224_ppm_out_res;
  wire             _ghv_write_datas_223_ppm_out_res;
  wire             _ghv_write_datas_222_ppm_out_res;
  wire             _ghv_write_datas_221_ppm_out_res;
  wire             _ghv_write_datas_220_ppm_out_res;
  wire             _ghv_write_datas_219_ppm_out_res;
  wire             _ghv_write_datas_218_ppm_out_res;
  wire             _ghv_write_datas_217_ppm_out_res;
  wire             _ghv_write_datas_216_ppm_out_res;
  wire             _ghv_write_datas_215_ppm_out_res;
  wire             _ghv_write_datas_214_ppm_out_res;
  wire             _ghv_write_datas_213_ppm_out_res;
  wire             _ghv_write_datas_212_ppm_out_res;
  wire             _ghv_write_datas_211_ppm_out_res;
  wire             _ghv_write_datas_210_ppm_out_res;
  wire             _ghv_write_datas_209_ppm_out_res;
  wire             _ghv_write_datas_208_ppm_out_res;
  wire             _ghv_write_datas_207_ppm_out_res;
  wire             _ghv_write_datas_206_ppm_out_res;
  wire             _ghv_write_datas_205_ppm_out_res;
  wire             _ghv_write_datas_204_ppm_out_res;
  wire             _ghv_write_datas_203_ppm_out_res;
  wire             _ghv_write_datas_202_ppm_out_res;
  wire             _ghv_write_datas_201_ppm_out_res;
  wire             _ghv_write_datas_200_ppm_out_res;
  wire             _ghv_write_datas_199_ppm_out_res;
  wire             _ghv_write_datas_198_ppm_out_res;
  wire             _ghv_write_datas_197_ppm_out_res;
  wire             _ghv_write_datas_196_ppm_out_res;
  wire             _ghv_write_datas_195_ppm_out_res;
  wire             _ghv_write_datas_194_ppm_out_res;
  wire             _ghv_write_datas_193_ppm_out_res;
  wire             _ghv_write_datas_192_ppm_out_res;
  wire             _ghv_write_datas_191_ppm_out_res;
  wire             _ghv_write_datas_190_ppm_out_res;
  wire             _ghv_write_datas_189_ppm_out_res;
  wire             _ghv_write_datas_188_ppm_out_res;
  wire             _ghv_write_datas_187_ppm_out_res;
  wire             _ghv_write_datas_186_ppm_out_res;
  wire             _ghv_write_datas_185_ppm_out_res;
  wire             _ghv_write_datas_184_ppm_out_res;
  wire             _ghv_write_datas_183_ppm_out_res;
  wire             _ghv_write_datas_182_ppm_out_res;
  wire             _ghv_write_datas_181_ppm_out_res;
  wire             _ghv_write_datas_180_ppm_out_res;
  wire             _ghv_write_datas_179_ppm_out_res;
  wire             _ghv_write_datas_178_ppm_out_res;
  wire             _ghv_write_datas_177_ppm_out_res;
  wire             _ghv_write_datas_176_ppm_out_res;
  wire             _ghv_write_datas_175_ppm_out_res;
  wire             _ghv_write_datas_174_ppm_out_res;
  wire             _ghv_write_datas_173_ppm_out_res;
  wire             _ghv_write_datas_172_ppm_out_res;
  wire             _ghv_write_datas_171_ppm_out_res;
  wire             _ghv_write_datas_170_ppm_out_res;
  wire             _ghv_write_datas_169_ppm_out_res;
  wire             _ghv_write_datas_168_ppm_out_res;
  wire             _ghv_write_datas_167_ppm_out_res;
  wire             _ghv_write_datas_166_ppm_out_res;
  wire             _ghv_write_datas_165_ppm_out_res;
  wire             _ghv_write_datas_164_ppm_out_res;
  wire             _ghv_write_datas_163_ppm_out_res;
  wire             _ghv_write_datas_162_ppm_out_res;
  wire             _ghv_write_datas_161_ppm_out_res;
  wire             _ghv_write_datas_160_ppm_out_res;
  wire             _ghv_write_datas_159_ppm_out_res;
  wire             _ghv_write_datas_158_ppm_out_res;
  wire             _ghv_write_datas_157_ppm_out_res;
  wire             _ghv_write_datas_156_ppm_out_res;
  wire             _ghv_write_datas_155_ppm_out_res;
  wire             _ghv_write_datas_154_ppm_out_res;
  wire             _ghv_write_datas_153_ppm_out_res;
  wire             _ghv_write_datas_152_ppm_out_res;
  wire             _ghv_write_datas_151_ppm_out_res;
  wire             _ghv_write_datas_150_ppm_out_res;
  wire             _ghv_write_datas_149_ppm_out_res;
  wire             _ghv_write_datas_148_ppm_out_res;
  wire             _ghv_write_datas_147_ppm_out_res;
  wire             _ghv_write_datas_146_ppm_out_res;
  wire             _ghv_write_datas_145_ppm_out_res;
  wire             _ghv_write_datas_144_ppm_out_res;
  wire             _ghv_write_datas_143_ppm_out_res;
  wire             _ghv_write_datas_142_ppm_out_res;
  wire             _ghv_write_datas_141_ppm_out_res;
  wire             _ghv_write_datas_140_ppm_out_res;
  wire             _ghv_write_datas_139_ppm_out_res;
  wire             _ghv_write_datas_138_ppm_out_res;
  wire             _ghv_write_datas_137_ppm_out_res;
  wire             _ghv_write_datas_136_ppm_out_res;
  wire             _ghv_write_datas_135_ppm_out_res;
  wire             _ghv_write_datas_134_ppm_out_res;
  wire             _ghv_write_datas_133_ppm_out_res;
  wire             _ghv_write_datas_132_ppm_out_res;
  wire             _ghv_write_datas_131_ppm_out_res;
  wire             _ghv_write_datas_130_ppm_out_res;
  wire             _ghv_write_datas_129_ppm_out_res;
  wire             _ghv_write_datas_128_ppm_out_res;
  wire             _ghv_write_datas_127_ppm_out_res;
  wire             _ghv_write_datas_126_ppm_out_res;
  wire             _ghv_write_datas_125_ppm_out_res;
  wire             _ghv_write_datas_124_ppm_out_res;
  wire             _ghv_write_datas_123_ppm_out_res;
  wire             _ghv_write_datas_122_ppm_out_res;
  wire             _ghv_write_datas_121_ppm_out_res;
  wire             _ghv_write_datas_120_ppm_out_res;
  wire             _ghv_write_datas_119_ppm_out_res;
  wire             _ghv_write_datas_118_ppm_out_res;
  wire             _ghv_write_datas_117_ppm_out_res;
  wire             _ghv_write_datas_116_ppm_out_res;
  wire             _ghv_write_datas_115_ppm_out_res;
  wire             _ghv_write_datas_114_ppm_out_res;
  wire             _ghv_write_datas_113_ppm_out_res;
  wire             _ghv_write_datas_112_ppm_out_res;
  wire             _ghv_write_datas_111_ppm_out_res;
  wire             _ghv_write_datas_110_ppm_out_res;
  wire             _ghv_write_datas_109_ppm_out_res;
  wire             _ghv_write_datas_108_ppm_out_res;
  wire             _ghv_write_datas_107_ppm_out_res;
  wire             _ghv_write_datas_106_ppm_out_res;
  wire             _ghv_write_datas_105_ppm_out_res;
  wire             _ghv_write_datas_104_ppm_out_res;
  wire             _ghv_write_datas_103_ppm_out_res;
  wire             _ghv_write_datas_102_ppm_out_res;
  wire             _ghv_write_datas_101_ppm_out_res;
  wire             _ghv_write_datas_100_ppm_out_res;
  wire             _ghv_write_datas_99_ppm_out_res;
  wire             _ghv_write_datas_98_ppm_out_res;
  wire             _ghv_write_datas_97_ppm_out_res;
  wire             _ghv_write_datas_96_ppm_out_res;
  wire             _ghv_write_datas_95_ppm_out_res;
  wire             _ghv_write_datas_94_ppm_out_res;
  wire             _ghv_write_datas_93_ppm_out_res;
  wire             _ghv_write_datas_92_ppm_out_res;
  wire             _ghv_write_datas_91_ppm_out_res;
  wire             _ghv_write_datas_90_ppm_out_res;
  wire             _ghv_write_datas_89_ppm_out_res;
  wire             _ghv_write_datas_88_ppm_out_res;
  wire             _ghv_write_datas_87_ppm_out_res;
  wire             _ghv_write_datas_86_ppm_out_res;
  wire             _ghv_write_datas_85_ppm_out_res;
  wire             _ghv_write_datas_84_ppm_out_res;
  wire             _ghv_write_datas_83_ppm_out_res;
  wire             _ghv_write_datas_82_ppm_out_res;
  wire             _ghv_write_datas_81_ppm_out_res;
  wire             _ghv_write_datas_80_ppm_out_res;
  wire             _ghv_write_datas_79_ppm_out_res;
  wire             _ghv_write_datas_78_ppm_out_res;
  wire             _ghv_write_datas_77_ppm_out_res;
  wire             _ghv_write_datas_76_ppm_out_res;
  wire             _ghv_write_datas_75_ppm_out_res;
  wire             _ghv_write_datas_74_ppm_out_res;
  wire             _ghv_write_datas_73_ppm_out_res;
  wire             _ghv_write_datas_72_ppm_out_res;
  wire             _ghv_write_datas_71_ppm_out_res;
  wire             _ghv_write_datas_70_ppm_out_res;
  wire             _ghv_write_datas_69_ppm_out_res;
  wire             _ghv_write_datas_68_ppm_out_res;
  wire             _ghv_write_datas_67_ppm_out_res;
  wire             _ghv_write_datas_66_ppm_out_res;
  wire             _ghv_write_datas_65_ppm_out_res;
  wire             _ghv_write_datas_64_ppm_out_res;
  wire             _ghv_write_datas_63_ppm_out_res;
  wire             _ghv_write_datas_62_ppm_out_res;
  wire             _ghv_write_datas_61_ppm_out_res;
  wire             _ghv_write_datas_60_ppm_out_res;
  wire             _ghv_write_datas_59_ppm_out_res;
  wire             _ghv_write_datas_58_ppm_out_res;
  wire             _ghv_write_datas_57_ppm_out_res;
  wire             _ghv_write_datas_56_ppm_out_res;
  wire             _ghv_write_datas_55_ppm_out_res;
  wire             _ghv_write_datas_54_ppm_out_res;
  wire             _ghv_write_datas_53_ppm_out_res;
  wire             _ghv_write_datas_52_ppm_out_res;
  wire             _ghv_write_datas_51_ppm_out_res;
  wire             _ghv_write_datas_50_ppm_out_res;
  wire             _ghv_write_datas_49_ppm_out_res;
  wire             _ghv_write_datas_48_ppm_out_res;
  wire             _ghv_write_datas_47_ppm_out_res;
  wire             _ghv_write_datas_46_ppm_out_res;
  wire             _ghv_write_datas_45_ppm_out_res;
  wire             _ghv_write_datas_44_ppm_out_res;
  wire             _ghv_write_datas_43_ppm_out_res;
  wire             _ghv_write_datas_42_ppm_out_res;
  wire             _ghv_write_datas_41_ppm_out_res;
  wire             _ghv_write_datas_40_ppm_out_res;
  wire             _ghv_write_datas_39_ppm_out_res;
  wire             _ghv_write_datas_38_ppm_out_res;
  wire             _ghv_write_datas_37_ppm_out_res;
  wire             _ghv_write_datas_36_ppm_out_res;
  wire             _ghv_write_datas_35_ppm_out_res;
  wire             _ghv_write_datas_34_ppm_out_res;
  wire             _ghv_write_datas_33_ppm_out_res;
  wire             _ghv_write_datas_32_ppm_out_res;
  wire             _ghv_write_datas_31_ppm_out_res;
  wire             _ghv_write_datas_30_ppm_out_res;
  wire             _ghv_write_datas_29_ppm_out_res;
  wire             _ghv_write_datas_28_ppm_out_res;
  wire             _ghv_write_datas_27_ppm_out_res;
  wire             _ghv_write_datas_26_ppm_out_res;
  wire             _ghv_write_datas_25_ppm_out_res;
  wire             _ghv_write_datas_24_ppm_out_res;
  wire             _ghv_write_datas_23_ppm_out_res;
  wire             _ghv_write_datas_22_ppm_out_res;
  wire             _ghv_write_datas_21_ppm_out_res;
  wire             _ghv_write_datas_20_ppm_out_res;
  wire             _ghv_write_datas_19_ppm_out_res;
  wire             _ghv_write_datas_18_ppm_out_res;
  wire             _ghv_write_datas_17_ppm_out_res;
  wire             _ghv_write_datas_16_ppm_out_res;
  wire             _ghv_write_datas_15_ppm_out_res;
  wire             _ghv_write_datas_14_ppm_out_res;
  wire             _ghv_write_datas_13_ppm_out_res;
  wire             _ghv_write_datas_12_ppm_out_res;
  wire             _ghv_write_datas_11_ppm_out_res;
  wire             _ghv_write_datas_10_ppm_out_res;
  wire             _ghv_write_datas_9_ppm_out_res;
  wire             _ghv_write_datas_8_ppm_out_res;
  wire             _ghv_write_datas_7_ppm_out_res;
  wire             _ghv_write_datas_6_ppm_out_res;
  wire             _ghv_write_datas_5_ppm_out_res;
  wire             _ghv_write_datas_4_ppm_out_res;
  wire             _ghv_write_datas_3_ppm_out_res;
  wire             _ghv_write_datas_2_ppm_out_res;
  wire             _ghv_write_datas_1_ppm_out_res;
  wire             _ghv_write_datas_0_ppm_out_res;
  wire [2:0]       _s0_last_br_num_oh_dup_3_ppm_out_res;
  wire [2:0]       _s0_last_br_num_oh_dup_1_ppm_out_res;
  wire             _s0_ahead_fh_oldest_bits_dup_3_ppm_out_res_afhob_5_bits_0;
  wire             _s0_ahead_fh_oldest_bits_dup_3_ppm_out_res_afhob_5_bits_1;
  wire             _s0_ahead_fh_oldest_bits_dup_3_ppm_out_res_afhob_5_bits_2;
  wire             _s0_ahead_fh_oldest_bits_dup_3_ppm_out_res_afhob_5_bits_3;
  wire             _s0_ahead_fh_oldest_bits_dup_3_ppm_out_res_afhob_4_bits_0;
  wire             _s0_ahead_fh_oldest_bits_dup_3_ppm_out_res_afhob_4_bits_1;
  wire             _s0_ahead_fh_oldest_bits_dup_3_ppm_out_res_afhob_4_bits_2;
  wire             _s0_ahead_fh_oldest_bits_dup_3_ppm_out_res_afhob_3_bits_0;
  wire             _s0_ahead_fh_oldest_bits_dup_3_ppm_out_res_afhob_3_bits_1;
  wire             _s0_ahead_fh_oldest_bits_dup_3_ppm_out_res_afhob_3_bits_2;
  wire             _s0_ahead_fh_oldest_bits_dup_3_ppm_out_res_afhob_3_bits_3;
  wire             _s0_ahead_fh_oldest_bits_dup_3_ppm_out_res_afhob_2_bits_0;
  wire             _s0_ahead_fh_oldest_bits_dup_3_ppm_out_res_afhob_2_bits_1;
  wire             _s0_ahead_fh_oldest_bits_dup_3_ppm_out_res_afhob_2_bits_2;
  wire             _s0_ahead_fh_oldest_bits_dup_3_ppm_out_res_afhob_2_bits_3;
  wire             _s0_ahead_fh_oldest_bits_dup_3_ppm_out_res_afhob_1_bits_0;
  wire             _s0_ahead_fh_oldest_bits_dup_3_ppm_out_res_afhob_1_bits_1;
  wire             _s0_ahead_fh_oldest_bits_dup_3_ppm_out_res_afhob_1_bits_2;
  wire             _s0_ahead_fh_oldest_bits_dup_3_ppm_out_res_afhob_1_bits_3;
  wire             _s0_ahead_fh_oldest_bits_dup_3_ppm_out_res_afhob_0_bits_0;
  wire             _s0_ahead_fh_oldest_bits_dup_3_ppm_out_res_afhob_0_bits_1;
  wire             _s0_ahead_fh_oldest_bits_dup_3_ppm_out_res_afhob_0_bits_2;
  wire             _s0_ahead_fh_oldest_bits_dup_3_ppm_out_res_afhob_0_bits_3;
  wire             _s0_ahead_fh_oldest_bits_dup_1_ppm_out_res_afhob_5_bits_0;
  wire             _s0_ahead_fh_oldest_bits_dup_1_ppm_out_res_afhob_5_bits_1;
  wire             _s0_ahead_fh_oldest_bits_dup_1_ppm_out_res_afhob_5_bits_2;
  wire             _s0_ahead_fh_oldest_bits_dup_1_ppm_out_res_afhob_5_bits_3;
  wire             _s0_ahead_fh_oldest_bits_dup_1_ppm_out_res_afhob_4_bits_0;
  wire             _s0_ahead_fh_oldest_bits_dup_1_ppm_out_res_afhob_4_bits_1;
  wire             _s0_ahead_fh_oldest_bits_dup_1_ppm_out_res_afhob_4_bits_2;
  wire             _s0_ahead_fh_oldest_bits_dup_1_ppm_out_res_afhob_3_bits_0;
  wire             _s0_ahead_fh_oldest_bits_dup_1_ppm_out_res_afhob_3_bits_1;
  wire             _s0_ahead_fh_oldest_bits_dup_1_ppm_out_res_afhob_3_bits_2;
  wire             _s0_ahead_fh_oldest_bits_dup_1_ppm_out_res_afhob_3_bits_3;
  wire             _s0_ahead_fh_oldest_bits_dup_1_ppm_out_res_afhob_2_bits_0;
  wire             _s0_ahead_fh_oldest_bits_dup_1_ppm_out_res_afhob_2_bits_1;
  wire             _s0_ahead_fh_oldest_bits_dup_1_ppm_out_res_afhob_2_bits_2;
  wire             _s0_ahead_fh_oldest_bits_dup_1_ppm_out_res_afhob_2_bits_3;
  wire             _s0_ahead_fh_oldest_bits_dup_1_ppm_out_res_afhob_1_bits_0;
  wire             _s0_ahead_fh_oldest_bits_dup_1_ppm_out_res_afhob_1_bits_1;
  wire             _s0_ahead_fh_oldest_bits_dup_1_ppm_out_res_afhob_1_bits_2;
  wire             _s0_ahead_fh_oldest_bits_dup_1_ppm_out_res_afhob_1_bits_3;
  wire             _s0_ahead_fh_oldest_bits_dup_1_ppm_out_res_afhob_0_bits_0;
  wire             _s0_ahead_fh_oldest_bits_dup_1_ppm_out_res_afhob_0_bits_1;
  wire             _s0_ahead_fh_oldest_bits_dup_1_ppm_out_res_afhob_0_bits_2;
  wire             _s0_ahead_fh_oldest_bits_dup_1_ppm_out_res_afhob_0_bits_3;
  wire             _s0_ghist_ptr_dup_3_ppm_out_res_flag;
  wire [7:0]       _s0_ghist_ptr_dup_3_ppm_out_res_value;
  wire             _s0_ghist_ptr_dup_2_ppm_out_res_flag;
  wire [7:0]       _s0_ghist_ptr_dup_2_ppm_out_res_value;
  wire             _s0_ghist_ptr_dup_1_ppm_out_res_flag;
  wire [7:0]       _s0_ghist_ptr_dup_1_ppm_out_res_value;
  wire             _s0_ghist_ptr_dup_0_ppm_out_res_flag;
  wire [7:0]       _s0_ghist_ptr_dup_0_ppm_out_res_value;
  wire [10:0]      _s0_folded_gh_dup_3_ppm_out_res_hist_17_folded_hist;
  wire [10:0]      _s0_folded_gh_dup_3_ppm_out_res_hist_16_folded_hist;
  wire [6:0]       _s0_folded_gh_dup_3_ppm_out_res_hist_15_folded_hist;
  wire [7:0]       _s0_folded_gh_dup_3_ppm_out_res_hist_14_folded_hist;
  wire [8:0]       _s0_folded_gh_dup_3_ppm_out_res_hist_13_folded_hist;
  wire [3:0]       _s0_folded_gh_dup_3_ppm_out_res_hist_12_folded_hist;
  wire [7:0]       _s0_folded_gh_dup_3_ppm_out_res_hist_11_folded_hist;
  wire [8:0]       _s0_folded_gh_dup_3_ppm_out_res_hist_10_folded_hist;
  wire [6:0]       _s0_folded_gh_dup_3_ppm_out_res_hist_9_folded_hist;
  wire [7:0]       _s0_folded_gh_dup_3_ppm_out_res_hist_8_folded_hist;
  wire [6:0]       _s0_folded_gh_dup_3_ppm_out_res_hist_7_folded_hist;
  wire [8:0]       _s0_folded_gh_dup_3_ppm_out_res_hist_6_folded_hist;
  wire [6:0]       _s0_folded_gh_dup_3_ppm_out_res_hist_5_folded_hist;
  wire [7:0]       _s0_folded_gh_dup_3_ppm_out_res_hist_4_folded_hist;
  wire [7:0]       _s0_folded_gh_dup_3_ppm_out_res_hist_3_folded_hist;
  wire [7:0]       _s0_folded_gh_dup_3_ppm_out_res_hist_2_folded_hist;
  wire [10:0]      _s0_folded_gh_dup_3_ppm_out_res_hist_1_folded_hist;
  wire [10:0]      _s0_folded_gh_dup_1_ppm_out_res_hist_17_folded_hist;
  wire [10:0]      _s0_folded_gh_dup_1_ppm_out_res_hist_16_folded_hist;
  wire [6:0]       _s0_folded_gh_dup_1_ppm_out_res_hist_15_folded_hist;
  wire [7:0]       _s0_folded_gh_dup_1_ppm_out_res_hist_14_folded_hist;
  wire [8:0]       _s0_folded_gh_dup_1_ppm_out_res_hist_13_folded_hist;
  wire [3:0]       _s0_folded_gh_dup_1_ppm_out_res_hist_12_folded_hist;
  wire [7:0]       _s0_folded_gh_dup_1_ppm_out_res_hist_11_folded_hist;
  wire [8:0]       _s0_folded_gh_dup_1_ppm_out_res_hist_10_folded_hist;
  wire [6:0]       _s0_folded_gh_dup_1_ppm_out_res_hist_9_folded_hist;
  wire [7:0]       _s0_folded_gh_dup_1_ppm_out_res_hist_8_folded_hist;
  wire [6:0]       _s0_folded_gh_dup_1_ppm_out_res_hist_7_folded_hist;
  wire [8:0]       _s0_folded_gh_dup_1_ppm_out_res_hist_6_folded_hist;
  wire [6:0]       _s0_folded_gh_dup_1_ppm_out_res_hist_5_folded_hist;
  wire [7:0]       _s0_folded_gh_dup_1_ppm_out_res_hist_4_folded_hist;
  wire [7:0]       _s0_folded_gh_dup_1_ppm_out_res_hist_3_folded_hist;
  wire [7:0]       _s0_folded_gh_dup_1_ppm_out_res_hist_2_folded_hist;
  wire [10:0]      _s0_folded_gh_dup_1_ppm_out_res_hist_1_folded_hist;
  reg              do_redirect_dup_next_valid_last_REG;
  reg              do_redirect_dup_next_bits_r_cfiUpdate_histPtr_flag;
  reg  [7:0]       do_redirect_dup_next_bits_r_cfiUpdate_histPtr_value;
  reg              do_redirect_dup_next_bits_r_cfiUpdate_taken;
  reg  [1:0]       do_redirect_dup_next_bits_r_cfiUpdate_shift;
  reg              do_redirect_dup_next_bits_r_cfiUpdate_addIntoHist;
  reg  [10:0]      s0_folded_gh_reg_dup_1_hist_17_folded_hist;
  reg  [10:0]      s0_folded_gh_reg_dup_1_hist_16_folded_hist;
  reg  [6:0]       s0_folded_gh_reg_dup_1_hist_15_folded_hist;
  reg  [7:0]       s0_folded_gh_reg_dup_1_hist_14_folded_hist;
  reg  [8:0]       s0_folded_gh_reg_dup_1_hist_13_folded_hist;
  reg  [3:0]       s0_folded_gh_reg_dup_1_hist_12_folded_hist;
  reg  [7:0]       s0_folded_gh_reg_dup_1_hist_11_folded_hist;
  reg  [8:0]       s0_folded_gh_reg_dup_1_hist_10_folded_hist;
  reg  [6:0]       s0_folded_gh_reg_dup_1_hist_9_folded_hist;
  reg  [7:0]       s0_folded_gh_reg_dup_1_hist_8_folded_hist;
  reg  [6:0]       s0_folded_gh_reg_dup_1_hist_7_folded_hist;
  reg  [8:0]       s0_folded_gh_reg_dup_1_hist_6_folded_hist;
  reg  [6:0]       s0_folded_gh_reg_dup_1_hist_5_folded_hist;
  reg  [7:0]       s0_folded_gh_reg_dup_1_hist_4_folded_hist;
  reg  [7:0]       s0_folded_gh_reg_dup_1_hist_3_folded_hist;
  reg  [7:0]       s0_folded_gh_reg_dup_1_hist_2_folded_hist;
  reg  [10:0]      s0_folded_gh_reg_dup_1_hist_1_folded_hist;
  reg  [10:0]      s0_folded_gh_reg_dup_3_hist_17_folded_hist;
  reg  [10:0]      s0_folded_gh_reg_dup_3_hist_16_folded_hist;
  reg  [6:0]       s0_folded_gh_reg_dup_3_hist_15_folded_hist;
  reg  [7:0]       s0_folded_gh_reg_dup_3_hist_14_folded_hist;
  reg  [8:0]       s0_folded_gh_reg_dup_3_hist_13_folded_hist;
  reg  [3:0]       s0_folded_gh_reg_dup_3_hist_12_folded_hist;
  reg  [7:0]       s0_folded_gh_reg_dup_3_hist_11_folded_hist;
  reg  [8:0]       s0_folded_gh_reg_dup_3_hist_10_folded_hist;
  reg  [6:0]       s0_folded_gh_reg_dup_3_hist_9_folded_hist;
  reg  [7:0]       s0_folded_gh_reg_dup_3_hist_8_folded_hist;
  reg  [6:0]       s0_folded_gh_reg_dup_3_hist_7_folded_hist;
  reg  [8:0]       s0_folded_gh_reg_dup_3_hist_6_folded_hist;
  reg  [6:0]       s0_folded_gh_reg_dup_3_hist_5_folded_hist;
  reg  [7:0]       s0_folded_gh_reg_dup_3_hist_4_folded_hist;
  reg  [7:0]       s0_folded_gh_reg_dup_3_hist_3_folded_hist;
  reg  [7:0]       s0_folded_gh_reg_dup_3_hist_2_folded_hist;
  reg  [10:0]      s0_folded_gh_reg_dup_3_hist_1_folded_hist;
  reg  [10:0]      s1_folded_gh_dup_1_hist_17_folded_hist;
  reg  [10:0]      s1_folded_gh_dup_1_hist_16_folded_hist;
  reg  [6:0]       s1_folded_gh_dup_1_hist_15_folded_hist;
  reg  [7:0]       s1_folded_gh_dup_1_hist_14_folded_hist;
  reg  [8:0]       s1_folded_gh_dup_1_hist_13_folded_hist;
  reg  [3:0]       s1_folded_gh_dup_1_hist_12_folded_hist;
  reg  [7:0]       s1_folded_gh_dup_1_hist_11_folded_hist;
  reg  [8:0]       s1_folded_gh_dup_1_hist_10_folded_hist;
  reg  [6:0]       s1_folded_gh_dup_1_hist_9_folded_hist;
  reg  [7:0]       s1_folded_gh_dup_1_hist_8_folded_hist;
  reg  [6:0]       s1_folded_gh_dup_1_hist_7_folded_hist;
  reg  [8:0]       s1_folded_gh_dup_1_hist_6_folded_hist;
  reg  [6:0]       s1_folded_gh_dup_1_hist_5_folded_hist;
  reg  [7:0]       s1_folded_gh_dup_1_hist_4_folded_hist;
  reg  [7:0]       s1_folded_gh_dup_1_hist_3_folded_hist;
  reg  [7:0]       s1_folded_gh_dup_1_hist_2_folded_hist;
  reg  [10:0]      s1_folded_gh_dup_1_hist_1_folded_hist;
  reg  [10:0]      s1_folded_gh_dup_3_hist_17_folded_hist;
  reg  [10:0]      s1_folded_gh_dup_3_hist_16_folded_hist;
  reg  [6:0]       s1_folded_gh_dup_3_hist_15_folded_hist;
  reg  [7:0]       s1_folded_gh_dup_3_hist_14_folded_hist;
  reg  [8:0]       s1_folded_gh_dup_3_hist_13_folded_hist;
  reg  [3:0]       s1_folded_gh_dup_3_hist_12_folded_hist;
  reg  [7:0]       s1_folded_gh_dup_3_hist_11_folded_hist;
  reg  [8:0]       s1_folded_gh_dup_3_hist_10_folded_hist;
  reg  [6:0]       s1_folded_gh_dup_3_hist_9_folded_hist;
  reg  [7:0]       s1_folded_gh_dup_3_hist_8_folded_hist;
  reg  [6:0]       s1_folded_gh_dup_3_hist_7_folded_hist;
  reg  [8:0]       s1_folded_gh_dup_3_hist_6_folded_hist;
  reg  [6:0]       s1_folded_gh_dup_3_hist_5_folded_hist;
  reg  [7:0]       s1_folded_gh_dup_3_hist_4_folded_hist;
  reg  [7:0]       s1_folded_gh_dup_3_hist_3_folded_hist;
  reg  [7:0]       s1_folded_gh_dup_3_hist_2_folded_hist;
  reg  [10:0]      s1_folded_gh_dup_3_hist_1_folded_hist;
  reg  [10:0]      s2_folded_gh_dup_1_hist_17_folded_hist;
  reg  [10:0]      s2_folded_gh_dup_1_hist_16_folded_hist;
  reg  [6:0]       s2_folded_gh_dup_1_hist_15_folded_hist;
  reg  [7:0]       s2_folded_gh_dup_1_hist_14_folded_hist;
  reg  [8:0]       s2_folded_gh_dup_1_hist_13_folded_hist;
  reg  [3:0]       s2_folded_gh_dup_1_hist_12_folded_hist;
  reg  [7:0]       s2_folded_gh_dup_1_hist_11_folded_hist;
  reg  [8:0]       s2_folded_gh_dup_1_hist_10_folded_hist;
  reg  [6:0]       s2_folded_gh_dup_1_hist_9_folded_hist;
  reg  [7:0]       s2_folded_gh_dup_1_hist_8_folded_hist;
  reg  [6:0]       s2_folded_gh_dup_1_hist_7_folded_hist;
  reg  [8:0]       s2_folded_gh_dup_1_hist_6_folded_hist;
  reg  [6:0]       s2_folded_gh_dup_1_hist_5_folded_hist;
  reg  [7:0]       s2_folded_gh_dup_1_hist_4_folded_hist;
  reg  [7:0]       s2_folded_gh_dup_1_hist_3_folded_hist;
  reg  [7:0]       s2_folded_gh_dup_1_hist_2_folded_hist;
  reg  [10:0]      s2_folded_gh_dup_1_hist_1_folded_hist;
  reg  [10:0]      s2_folded_gh_dup_3_hist_17_folded_hist;
  reg  [10:0]      s2_folded_gh_dup_3_hist_16_folded_hist;
  reg  [6:0]       s2_folded_gh_dup_3_hist_15_folded_hist;
  reg  [7:0]       s2_folded_gh_dup_3_hist_14_folded_hist;
  reg  [8:0]       s2_folded_gh_dup_3_hist_13_folded_hist;
  reg  [3:0]       s2_folded_gh_dup_3_hist_12_folded_hist;
  reg  [7:0]       s2_folded_gh_dup_3_hist_11_folded_hist;
  reg  [8:0]       s2_folded_gh_dup_3_hist_10_folded_hist;
  reg  [6:0]       s2_folded_gh_dup_3_hist_9_folded_hist;
  reg  [7:0]       s2_folded_gh_dup_3_hist_8_folded_hist;
  reg  [6:0]       s2_folded_gh_dup_3_hist_7_folded_hist;
  reg  [8:0]       s2_folded_gh_dup_3_hist_6_folded_hist;
  reg  [6:0]       s2_folded_gh_dup_3_hist_5_folded_hist;
  reg  [7:0]       s2_folded_gh_dup_3_hist_4_folded_hist;
  reg  [7:0]       s2_folded_gh_dup_3_hist_3_folded_hist;
  reg  [7:0]       s2_folded_gh_dup_3_hist_2_folded_hist;
  reg  [10:0]      s2_folded_gh_dup_3_hist_1_folded_hist;
  reg  [10:0]      s3_folded_gh_dup_1_hist_17_folded_hist;
  reg  [10:0]      s3_folded_gh_dup_1_hist_16_folded_hist;
  reg  [6:0]       s3_folded_gh_dup_1_hist_15_folded_hist;
  reg  [7:0]       s3_folded_gh_dup_1_hist_14_folded_hist;
  reg  [8:0]       s3_folded_gh_dup_1_hist_13_folded_hist;
  reg  [3:0]       s3_folded_gh_dup_1_hist_12_folded_hist;
  reg  [7:0]       s3_folded_gh_dup_1_hist_11_folded_hist;
  reg  [8:0]       s3_folded_gh_dup_1_hist_10_folded_hist;
  reg  [6:0]       s3_folded_gh_dup_1_hist_9_folded_hist;
  reg  [7:0]       s3_folded_gh_dup_1_hist_8_folded_hist;
  reg  [6:0]       s3_folded_gh_dup_1_hist_7_folded_hist;
  reg  [8:0]       s3_folded_gh_dup_1_hist_6_folded_hist;
  reg  [6:0]       s3_folded_gh_dup_1_hist_5_folded_hist;
  reg  [7:0]       s3_folded_gh_dup_1_hist_4_folded_hist;
  reg  [7:0]       s3_folded_gh_dup_1_hist_3_folded_hist;
  reg  [7:0]       s3_folded_gh_dup_1_hist_2_folded_hist;
  reg  [10:0]      s3_folded_gh_dup_1_hist_1_folded_hist;
  reg  [10:0]      s3_folded_gh_dup_3_hist_17_folded_hist;
  reg  [10:0]      s3_folded_gh_dup_3_hist_16_folded_hist;
  reg  [6:0]       s3_folded_gh_dup_3_hist_15_folded_hist;
  reg  [7:0]       s3_folded_gh_dup_3_hist_14_folded_hist;
  reg  [8:0]       s3_folded_gh_dup_3_hist_13_folded_hist;
  reg  [3:0]       s3_folded_gh_dup_3_hist_12_folded_hist;
  reg  [7:0]       s3_folded_gh_dup_3_hist_11_folded_hist;
  reg  [8:0]       s3_folded_gh_dup_3_hist_10_folded_hist;
  reg  [6:0]       s3_folded_gh_dup_3_hist_9_folded_hist;
  reg  [7:0]       s3_folded_gh_dup_3_hist_8_folded_hist;
  reg  [6:0]       s3_folded_gh_dup_3_hist_7_folded_hist;
  reg  [8:0]       s3_folded_gh_dup_3_hist_6_folded_hist;
  reg  [6:0]       s3_folded_gh_dup_3_hist_5_folded_hist;
  reg  [7:0]       s3_folded_gh_dup_3_hist_4_folded_hist;
  reg  [7:0]       s3_folded_gh_dup_3_hist_3_folded_hist;
  reg  [7:0]       s3_folded_gh_dup_3_hist_2_folded_hist;
  reg  [10:0]      s3_folded_gh_dup_3_hist_1_folded_hist;
  reg  [2:0]       s0_last_br_num_oh_reg_dup_1;
  reg  [2:0]       s0_last_br_num_oh_reg_dup_3;
  reg  [2:0]       s1_last_br_num_oh_dup_1;
  reg  [2:0]       s1_last_br_num_oh_dup_3;
  reg  [2:0]       s2_last_br_num_oh_dup_1;
  reg  [2:0]       s2_last_br_num_oh_dup_3;
  reg  [2:0]       s3_last_br_num_oh_dup_1;
  reg  [2:0]       s3_last_br_num_oh_dup_3;
  reg              s0_ahead_fh_oldest_bits_reg_dup_1_afhob_5_bits_0;
  reg              s0_ahead_fh_oldest_bits_reg_dup_1_afhob_5_bits_1;
  reg              s0_ahead_fh_oldest_bits_reg_dup_1_afhob_5_bits_2;
  reg              s0_ahead_fh_oldest_bits_reg_dup_1_afhob_5_bits_3;
  reg              s0_ahead_fh_oldest_bits_reg_dup_1_afhob_4_bits_0;
  reg              s0_ahead_fh_oldest_bits_reg_dup_1_afhob_4_bits_1;
  reg              s0_ahead_fh_oldest_bits_reg_dup_1_afhob_4_bits_2;
  reg              s0_ahead_fh_oldest_bits_reg_dup_1_afhob_3_bits_0;
  reg              s0_ahead_fh_oldest_bits_reg_dup_1_afhob_3_bits_1;
  reg              s0_ahead_fh_oldest_bits_reg_dup_1_afhob_3_bits_2;
  reg              s0_ahead_fh_oldest_bits_reg_dup_1_afhob_3_bits_3;
  reg              s0_ahead_fh_oldest_bits_reg_dup_1_afhob_2_bits_0;
  reg              s0_ahead_fh_oldest_bits_reg_dup_1_afhob_2_bits_1;
  reg              s0_ahead_fh_oldest_bits_reg_dup_1_afhob_2_bits_2;
  reg              s0_ahead_fh_oldest_bits_reg_dup_1_afhob_2_bits_3;
  reg              s0_ahead_fh_oldest_bits_reg_dup_1_afhob_1_bits_0;
  reg              s0_ahead_fh_oldest_bits_reg_dup_1_afhob_1_bits_1;
  reg              s0_ahead_fh_oldest_bits_reg_dup_1_afhob_1_bits_2;
  reg              s0_ahead_fh_oldest_bits_reg_dup_1_afhob_1_bits_3;
  reg              s0_ahead_fh_oldest_bits_reg_dup_1_afhob_0_bits_0;
  reg              s0_ahead_fh_oldest_bits_reg_dup_1_afhob_0_bits_1;
  reg              s0_ahead_fh_oldest_bits_reg_dup_1_afhob_0_bits_2;
  reg              s0_ahead_fh_oldest_bits_reg_dup_1_afhob_0_bits_3;
  reg              s0_ahead_fh_oldest_bits_reg_dup_3_afhob_5_bits_0;
  reg              s0_ahead_fh_oldest_bits_reg_dup_3_afhob_5_bits_1;
  reg              s0_ahead_fh_oldest_bits_reg_dup_3_afhob_5_bits_2;
  reg              s0_ahead_fh_oldest_bits_reg_dup_3_afhob_5_bits_3;
  reg              s0_ahead_fh_oldest_bits_reg_dup_3_afhob_4_bits_0;
  reg              s0_ahead_fh_oldest_bits_reg_dup_3_afhob_4_bits_1;
  reg              s0_ahead_fh_oldest_bits_reg_dup_3_afhob_4_bits_2;
  reg              s0_ahead_fh_oldest_bits_reg_dup_3_afhob_3_bits_0;
  reg              s0_ahead_fh_oldest_bits_reg_dup_3_afhob_3_bits_1;
  reg              s0_ahead_fh_oldest_bits_reg_dup_3_afhob_3_bits_2;
  reg              s0_ahead_fh_oldest_bits_reg_dup_3_afhob_3_bits_3;
  reg              s0_ahead_fh_oldest_bits_reg_dup_3_afhob_2_bits_0;
  reg              s0_ahead_fh_oldest_bits_reg_dup_3_afhob_2_bits_1;
  reg              s0_ahead_fh_oldest_bits_reg_dup_3_afhob_2_bits_2;
  reg              s0_ahead_fh_oldest_bits_reg_dup_3_afhob_2_bits_3;
  reg              s0_ahead_fh_oldest_bits_reg_dup_3_afhob_1_bits_0;
  reg              s0_ahead_fh_oldest_bits_reg_dup_3_afhob_1_bits_1;
  reg              s0_ahead_fh_oldest_bits_reg_dup_3_afhob_1_bits_2;
  reg              s0_ahead_fh_oldest_bits_reg_dup_3_afhob_1_bits_3;
  reg              s0_ahead_fh_oldest_bits_reg_dup_3_afhob_0_bits_0;
  reg              s0_ahead_fh_oldest_bits_reg_dup_3_afhob_0_bits_1;
  reg              s0_ahead_fh_oldest_bits_reg_dup_3_afhob_0_bits_2;
  reg              s0_ahead_fh_oldest_bits_reg_dup_3_afhob_0_bits_3;
  reg              s1_ahead_fh_oldest_bits_dup_1_afhob_5_bits_0;
  reg              s1_ahead_fh_oldest_bits_dup_1_afhob_5_bits_1;
  reg              s1_ahead_fh_oldest_bits_dup_1_afhob_5_bits_2;
  reg              s1_ahead_fh_oldest_bits_dup_1_afhob_5_bits_3;
  reg              s1_ahead_fh_oldest_bits_dup_1_afhob_4_bits_0;
  reg              s1_ahead_fh_oldest_bits_dup_1_afhob_4_bits_1;
  reg              s1_ahead_fh_oldest_bits_dup_1_afhob_4_bits_2;
  reg              s1_ahead_fh_oldest_bits_dup_1_afhob_3_bits_0;
  reg              s1_ahead_fh_oldest_bits_dup_1_afhob_3_bits_1;
  reg              s1_ahead_fh_oldest_bits_dup_1_afhob_3_bits_2;
  reg              s1_ahead_fh_oldest_bits_dup_1_afhob_3_bits_3;
  reg              s1_ahead_fh_oldest_bits_dup_1_afhob_2_bits_0;
  reg              s1_ahead_fh_oldest_bits_dup_1_afhob_2_bits_1;
  reg              s1_ahead_fh_oldest_bits_dup_1_afhob_2_bits_2;
  reg              s1_ahead_fh_oldest_bits_dup_1_afhob_2_bits_3;
  reg              s1_ahead_fh_oldest_bits_dup_1_afhob_1_bits_0;
  reg              s1_ahead_fh_oldest_bits_dup_1_afhob_1_bits_1;
  reg              s1_ahead_fh_oldest_bits_dup_1_afhob_1_bits_2;
  reg              s1_ahead_fh_oldest_bits_dup_1_afhob_1_bits_3;
  reg              s1_ahead_fh_oldest_bits_dup_1_afhob_0_bits_0;
  reg              s1_ahead_fh_oldest_bits_dup_1_afhob_0_bits_1;
  reg              s1_ahead_fh_oldest_bits_dup_1_afhob_0_bits_2;
  reg              s1_ahead_fh_oldest_bits_dup_1_afhob_0_bits_3;
  reg              s1_ahead_fh_oldest_bits_dup_3_afhob_5_bits_0;
  reg              s1_ahead_fh_oldest_bits_dup_3_afhob_5_bits_1;
  reg              s1_ahead_fh_oldest_bits_dup_3_afhob_5_bits_2;
  reg              s1_ahead_fh_oldest_bits_dup_3_afhob_5_bits_3;
  reg              s1_ahead_fh_oldest_bits_dup_3_afhob_4_bits_0;
  reg              s1_ahead_fh_oldest_bits_dup_3_afhob_4_bits_1;
  reg              s1_ahead_fh_oldest_bits_dup_3_afhob_4_bits_2;
  reg              s1_ahead_fh_oldest_bits_dup_3_afhob_3_bits_0;
  reg              s1_ahead_fh_oldest_bits_dup_3_afhob_3_bits_1;
  reg              s1_ahead_fh_oldest_bits_dup_3_afhob_3_bits_2;
  reg              s1_ahead_fh_oldest_bits_dup_3_afhob_3_bits_3;
  reg              s1_ahead_fh_oldest_bits_dup_3_afhob_2_bits_0;
  reg              s1_ahead_fh_oldest_bits_dup_3_afhob_2_bits_1;
  reg              s1_ahead_fh_oldest_bits_dup_3_afhob_2_bits_2;
  reg              s1_ahead_fh_oldest_bits_dup_3_afhob_2_bits_3;
  reg              s1_ahead_fh_oldest_bits_dup_3_afhob_1_bits_0;
  reg              s1_ahead_fh_oldest_bits_dup_3_afhob_1_bits_1;
  reg              s1_ahead_fh_oldest_bits_dup_3_afhob_1_bits_2;
  reg              s1_ahead_fh_oldest_bits_dup_3_afhob_1_bits_3;
  reg              s1_ahead_fh_oldest_bits_dup_3_afhob_0_bits_0;
  reg              s1_ahead_fh_oldest_bits_dup_3_afhob_0_bits_1;
  reg              s1_ahead_fh_oldest_bits_dup_3_afhob_0_bits_2;
  reg              s1_ahead_fh_oldest_bits_dup_3_afhob_0_bits_3;
  reg              s2_ahead_fh_oldest_bits_dup_1_afhob_5_bits_0;
  reg              s2_ahead_fh_oldest_bits_dup_1_afhob_5_bits_1;
  reg              s2_ahead_fh_oldest_bits_dup_1_afhob_5_bits_2;
  reg              s2_ahead_fh_oldest_bits_dup_1_afhob_5_bits_3;
  reg              s2_ahead_fh_oldest_bits_dup_1_afhob_4_bits_0;
  reg              s2_ahead_fh_oldest_bits_dup_1_afhob_4_bits_1;
  reg              s2_ahead_fh_oldest_bits_dup_1_afhob_4_bits_2;
  reg              s2_ahead_fh_oldest_bits_dup_1_afhob_3_bits_0;
  reg              s2_ahead_fh_oldest_bits_dup_1_afhob_3_bits_1;
  reg              s2_ahead_fh_oldest_bits_dup_1_afhob_3_bits_2;
  reg              s2_ahead_fh_oldest_bits_dup_1_afhob_3_bits_3;
  reg              s2_ahead_fh_oldest_bits_dup_1_afhob_2_bits_0;
  reg              s2_ahead_fh_oldest_bits_dup_1_afhob_2_bits_1;
  reg              s2_ahead_fh_oldest_bits_dup_1_afhob_2_bits_2;
  reg              s2_ahead_fh_oldest_bits_dup_1_afhob_2_bits_3;
  reg              s2_ahead_fh_oldest_bits_dup_1_afhob_1_bits_0;
  reg              s2_ahead_fh_oldest_bits_dup_1_afhob_1_bits_1;
  reg              s2_ahead_fh_oldest_bits_dup_1_afhob_1_bits_2;
  reg              s2_ahead_fh_oldest_bits_dup_1_afhob_1_bits_3;
  reg              s2_ahead_fh_oldest_bits_dup_1_afhob_0_bits_0;
  reg              s2_ahead_fh_oldest_bits_dup_1_afhob_0_bits_1;
  reg              s2_ahead_fh_oldest_bits_dup_1_afhob_0_bits_2;
  reg              s2_ahead_fh_oldest_bits_dup_1_afhob_0_bits_3;
  reg              s2_ahead_fh_oldest_bits_dup_3_afhob_5_bits_0;
  reg              s2_ahead_fh_oldest_bits_dup_3_afhob_5_bits_1;
  reg              s2_ahead_fh_oldest_bits_dup_3_afhob_5_bits_2;
  reg              s2_ahead_fh_oldest_bits_dup_3_afhob_5_bits_3;
  reg              s2_ahead_fh_oldest_bits_dup_3_afhob_4_bits_0;
  reg              s2_ahead_fh_oldest_bits_dup_3_afhob_4_bits_1;
  reg              s2_ahead_fh_oldest_bits_dup_3_afhob_4_bits_2;
  reg              s2_ahead_fh_oldest_bits_dup_3_afhob_3_bits_0;
  reg              s2_ahead_fh_oldest_bits_dup_3_afhob_3_bits_1;
  reg              s2_ahead_fh_oldest_bits_dup_3_afhob_3_bits_2;
  reg              s2_ahead_fh_oldest_bits_dup_3_afhob_3_bits_3;
  reg              s2_ahead_fh_oldest_bits_dup_3_afhob_2_bits_0;
  reg              s2_ahead_fh_oldest_bits_dup_3_afhob_2_bits_1;
  reg              s2_ahead_fh_oldest_bits_dup_3_afhob_2_bits_2;
  reg              s2_ahead_fh_oldest_bits_dup_3_afhob_2_bits_3;
  reg              s2_ahead_fh_oldest_bits_dup_3_afhob_1_bits_0;
  reg              s2_ahead_fh_oldest_bits_dup_3_afhob_1_bits_1;
  reg              s2_ahead_fh_oldest_bits_dup_3_afhob_1_bits_2;
  reg              s2_ahead_fh_oldest_bits_dup_3_afhob_1_bits_3;
  reg              s2_ahead_fh_oldest_bits_dup_3_afhob_0_bits_0;
  reg              s2_ahead_fh_oldest_bits_dup_3_afhob_0_bits_1;
  reg              s2_ahead_fh_oldest_bits_dup_3_afhob_0_bits_2;
  reg              s2_ahead_fh_oldest_bits_dup_3_afhob_0_bits_3;
  reg              s3_ahead_fh_oldest_bits_dup_1_afhob_5_bits_0;
  reg              s3_ahead_fh_oldest_bits_dup_1_afhob_5_bits_1;
  reg              s3_ahead_fh_oldest_bits_dup_1_afhob_5_bits_2;
  reg              s3_ahead_fh_oldest_bits_dup_1_afhob_5_bits_3;
  reg              s3_ahead_fh_oldest_bits_dup_1_afhob_4_bits_0;
  reg              s3_ahead_fh_oldest_bits_dup_1_afhob_4_bits_1;
  reg              s3_ahead_fh_oldest_bits_dup_1_afhob_4_bits_2;
  reg              s3_ahead_fh_oldest_bits_dup_1_afhob_3_bits_0;
  reg              s3_ahead_fh_oldest_bits_dup_1_afhob_3_bits_1;
  reg              s3_ahead_fh_oldest_bits_dup_1_afhob_3_bits_2;
  reg              s3_ahead_fh_oldest_bits_dup_1_afhob_3_bits_3;
  reg              s3_ahead_fh_oldest_bits_dup_1_afhob_2_bits_0;
  reg              s3_ahead_fh_oldest_bits_dup_1_afhob_2_bits_1;
  reg              s3_ahead_fh_oldest_bits_dup_1_afhob_2_bits_2;
  reg              s3_ahead_fh_oldest_bits_dup_1_afhob_2_bits_3;
  reg              s3_ahead_fh_oldest_bits_dup_1_afhob_1_bits_0;
  reg              s3_ahead_fh_oldest_bits_dup_1_afhob_1_bits_1;
  reg              s3_ahead_fh_oldest_bits_dup_1_afhob_1_bits_2;
  reg              s3_ahead_fh_oldest_bits_dup_1_afhob_1_bits_3;
  reg              s3_ahead_fh_oldest_bits_dup_1_afhob_0_bits_0;
  reg              s3_ahead_fh_oldest_bits_dup_1_afhob_0_bits_1;
  reg              s3_ahead_fh_oldest_bits_dup_1_afhob_0_bits_2;
  reg              s3_ahead_fh_oldest_bits_dup_1_afhob_0_bits_3;
  reg              s3_ahead_fh_oldest_bits_dup_3_afhob_5_bits_0;
  reg              s3_ahead_fh_oldest_bits_dup_3_afhob_5_bits_1;
  reg              s3_ahead_fh_oldest_bits_dup_3_afhob_5_bits_2;
  reg              s3_ahead_fh_oldest_bits_dup_3_afhob_5_bits_3;
  reg              s3_ahead_fh_oldest_bits_dup_3_afhob_4_bits_0;
  reg              s3_ahead_fh_oldest_bits_dup_3_afhob_4_bits_1;
  reg              s3_ahead_fh_oldest_bits_dup_3_afhob_4_bits_2;
  reg              s3_ahead_fh_oldest_bits_dup_3_afhob_3_bits_0;
  reg              s3_ahead_fh_oldest_bits_dup_3_afhob_3_bits_1;
  reg              s3_ahead_fh_oldest_bits_dup_3_afhob_3_bits_2;
  reg              s3_ahead_fh_oldest_bits_dup_3_afhob_3_bits_3;
  reg              s3_ahead_fh_oldest_bits_dup_3_afhob_2_bits_0;
  reg              s3_ahead_fh_oldest_bits_dup_3_afhob_2_bits_1;
  reg              s3_ahead_fh_oldest_bits_dup_3_afhob_2_bits_2;
  reg              s3_ahead_fh_oldest_bits_dup_3_afhob_2_bits_3;
  reg              s3_ahead_fh_oldest_bits_dup_3_afhob_1_bits_0;
  reg              s3_ahead_fh_oldest_bits_dup_3_afhob_1_bits_1;
  reg              s3_ahead_fh_oldest_bits_dup_3_afhob_1_bits_2;
  reg              s3_ahead_fh_oldest_bits_dup_3_afhob_1_bits_3;
  reg              s3_ahead_fh_oldest_bits_dup_3_afhob_0_bits_0;
  reg              s3_ahead_fh_oldest_bits_dup_3_afhob_0_bits_1;
  reg              s3_ahead_fh_oldest_bits_dup_3_afhob_0_bits_2;
  reg              s3_ahead_fh_oldest_bits_dup_3_afhob_0_bits_3;
  reg              ghv_0;
  reg              ghv_1;
  reg              ghv_2;
  reg              ghv_3;
  reg              ghv_4;
  reg              ghv_5;
  reg              ghv_6;
  reg              ghv_7;
  reg              ghv_8;
  reg              ghv_9;
  reg              ghv_10;
  reg              ghv_11;
  reg              ghv_12;
  reg              ghv_13;
  reg              ghv_14;
  reg              ghv_15;
  reg              ghv_16;
  reg              ghv_17;
  reg              ghv_18;
  reg              ghv_19;
  reg              ghv_20;
  reg              ghv_21;
  reg              ghv_22;
  reg              ghv_23;
  reg              ghv_24;
  reg              ghv_25;
  reg              ghv_26;
  reg              ghv_27;
  reg              ghv_28;
  reg              ghv_29;
  reg              ghv_30;
  reg              ghv_31;
  reg              ghv_32;
  reg              ghv_33;
  reg              ghv_34;
  reg              ghv_35;
  reg              ghv_36;
  reg              ghv_37;
  reg              ghv_38;
  reg              ghv_39;
  reg              ghv_40;
  reg              ghv_41;
  reg              ghv_42;
  reg              ghv_43;
  reg              ghv_44;
  reg              ghv_45;
  reg              ghv_46;
  reg              ghv_47;
  reg              ghv_48;
  reg              ghv_49;
  reg              ghv_50;
  reg              ghv_51;
  reg              ghv_52;
  reg              ghv_53;
  reg              ghv_54;
  reg              ghv_55;
  reg              ghv_56;
  reg              ghv_57;
  reg              ghv_58;
  reg              ghv_59;
  reg              ghv_60;
  reg              ghv_61;
  reg              ghv_62;
  reg              ghv_63;
  reg              ghv_64;
  reg              ghv_65;
  reg              ghv_66;
  reg              ghv_67;
  reg              ghv_68;
  reg              ghv_69;
  reg              ghv_70;
  reg              ghv_71;
  reg              ghv_72;
  reg              ghv_73;
  reg              ghv_74;
  reg              ghv_75;
  reg              ghv_76;
  reg              ghv_77;
  reg              ghv_78;
  reg              ghv_79;
  reg              ghv_80;
  reg              ghv_81;
  reg              ghv_82;
  reg              ghv_83;
  reg              ghv_84;
  reg              ghv_85;
  reg              ghv_86;
  reg              ghv_87;
  reg              ghv_88;
  reg              ghv_89;
  reg              ghv_90;
  reg              ghv_91;
  reg              ghv_92;
  reg              ghv_93;
  reg              ghv_94;
  reg              ghv_95;
  reg              ghv_96;
  reg              ghv_97;
  reg              ghv_98;
  reg              ghv_99;
  reg              ghv_100;
  reg              ghv_101;
  reg              ghv_102;
  reg              ghv_103;
  reg              ghv_104;
  reg              ghv_105;
  reg              ghv_106;
  reg              ghv_107;
  reg              ghv_108;
  reg              ghv_109;
  reg              ghv_110;
  reg              ghv_111;
  reg              ghv_112;
  reg              ghv_113;
  reg              ghv_114;
  reg              ghv_115;
  reg              ghv_116;
  reg              ghv_117;
  reg              ghv_118;
  reg              ghv_119;
  reg              ghv_120;
  reg              ghv_121;
  reg              ghv_122;
  reg              ghv_123;
  reg              ghv_124;
  reg              ghv_125;
  reg              ghv_126;
  reg              ghv_127;
  reg              ghv_128;
  reg              ghv_129;
  reg              ghv_130;
  reg              ghv_131;
  reg              ghv_132;
  reg              ghv_133;
  reg              ghv_134;
  reg              ghv_135;
  reg              ghv_136;
  reg              ghv_137;
  reg              ghv_138;
  reg              ghv_139;
  reg              ghv_140;
  reg              ghv_141;
  reg              ghv_142;
  reg              ghv_143;
  reg              ghv_144;
  reg              ghv_145;
  reg              ghv_146;
  reg              ghv_147;
  reg              ghv_148;
  reg              ghv_149;
  reg              ghv_150;
  reg              ghv_151;
  reg              ghv_152;
  reg              ghv_153;
  reg              ghv_154;
  reg              ghv_155;
  reg              ghv_156;
  reg              ghv_157;
  reg              ghv_158;
  reg              ghv_159;
  reg              ghv_160;
  reg              ghv_161;
  reg              ghv_162;
  reg              ghv_163;
  reg              ghv_164;
  reg              ghv_165;
  reg              ghv_166;
  reg              ghv_167;
  reg              ghv_168;
  reg              ghv_169;
  reg              ghv_170;
  reg              ghv_171;
  reg              ghv_172;
  reg              ghv_173;
  reg              ghv_174;
  reg              ghv_175;
  reg              ghv_176;
  reg              ghv_177;
  reg              ghv_178;
  reg              ghv_179;
  reg              ghv_180;
  reg              ghv_181;
  reg              ghv_182;
  reg              ghv_183;
  reg              ghv_184;
  reg              ghv_185;
  reg              ghv_186;
  reg              ghv_187;
  reg              ghv_188;
  reg              ghv_189;
  reg              ghv_190;
  reg              ghv_191;
  reg              ghv_192;
  reg              ghv_193;
  reg              ghv_194;
  reg              ghv_195;
  reg              ghv_196;
  reg              ghv_197;
  reg              ghv_198;
  reg              ghv_199;
  reg              ghv_200;
  reg              ghv_201;
  reg              ghv_202;
  reg              ghv_203;
  reg              ghv_204;
  reg              ghv_205;
  reg              ghv_206;
  reg              ghv_207;
  reg              ghv_208;
  reg              ghv_209;
  reg              ghv_210;
  reg              ghv_211;
  reg              ghv_212;
  reg              ghv_213;
  reg              ghv_214;
  reg              ghv_215;
  reg              ghv_216;
  reg              ghv_217;
  reg              ghv_218;
  reg              ghv_219;
  reg              ghv_220;
  reg              ghv_221;
  reg              ghv_222;
  reg              ghv_223;
  reg              ghv_224;
  reg              ghv_225;
  reg              ghv_226;
  reg              ghv_227;
  reg              ghv_228;
  reg              ghv_229;
  reg              ghv_230;
  reg              ghv_231;
  reg              ghv_232;
  reg              ghv_233;
  reg              ghv_234;
  reg              ghv_235;
  reg              ghv_236;
  reg              ghv_237;
  reg              ghv_238;
  reg              ghv_239;
  reg              ghv_240;
  reg              ghv_241;
  reg              ghv_242;
  reg              ghv_243;
  reg              ghv_244;
  reg              ghv_245;
  reg              ghv_246;
  reg              ghv_247;
  reg              ghv_248;
  reg              ghv_249;
  reg              ghv_250;
  reg              ghv_251;
  reg              ghv_252;
  reg              ghv_253;
  reg              ghv_254;
  reg              ghv_255;
  reg              s0_ghist_ptr_reg_dup_0_flag;
  reg  [7:0]       s0_ghist_ptr_reg_dup_0_value;
  reg              s0_ghist_ptr_reg_dup_1_flag;
  reg  [7:0]       s0_ghist_ptr_reg_dup_1_value;
  reg              s0_ghist_ptr_reg_dup_2_flag;
  reg  [7:0]       s0_ghist_ptr_reg_dup_2_value;
  reg              s0_ghist_ptr_reg_dup_3_flag;
  reg  [7:0]       s0_ghist_ptr_reg_dup_3_value;
  reg              s1_ghist_ptr_dup_0_flag;
  reg  [7:0]       s1_ghist_ptr_dup_0_value;
  reg              s1_ghist_ptr_dup_1_flag;
  reg  [7:0]       s1_ghist_ptr_dup_1_value;
  reg              s1_ghist_ptr_dup_2_flag;
  reg  [7:0]       s1_ghist_ptr_dup_2_value;
  reg              s1_ghist_ptr_dup_3_flag;
  reg  [7:0]       s1_ghist_ptr_dup_3_value;
  reg              s2_ghist_ptr_dup_0_flag;
  reg  [7:0]       s2_ghist_ptr_dup_0_value;
  reg              s2_ghist_ptr_dup_1_flag;
  reg  [7:0]       s2_ghist_ptr_dup_1_value;
  reg              s2_ghist_ptr_dup_2_flag;
  reg  [7:0]       s2_ghist_ptr_dup_2_value;
  reg              s2_ghist_ptr_dup_3_flag;
  reg  [7:0]       s2_ghist_ptr_dup_3_value;
  reg              s3_ghist_ptr_dup_0_flag;
  reg  [7:0]       s3_ghist_ptr_dup_0_value;
  reg              s3_ghist_ptr_dup_1_flag;
  reg  [7:0]       s3_ghist_ptr_dup_1_value;
  reg              s3_ghist_ptr_dup_2_flag;
  reg  [7:0]       s3_ghist_ptr_dup_2_value;
  reg              s3_ghist_ptr_dup_3_flag;
  reg  [7:0]       s3_ghist_ptr_dup_3_value;
  wire [8:0]       _GEN = {s1_ghist_ptr_dup_0_flag, s1_ghist_ptr_dup_0_value};
  wire [8:0]       _s1_possible_predicted_ghist_ptrs_dup_flipped_new_ptr_new_ptr_T_1 =
    9'(_GEN - 9'h100);
  wire [8:0]       _s1_possible_predicted_ghist_ptrs_dup_flipped_new_ptr_new_ptr_T_6 =
    9'(_GEN + 9'hFF);
  wire [8:0]       _s1_possible_predicted_ghist_ptrs_dup_flipped_new_ptr_new_ptr_T_11 =
    9'(_GEN + 9'hFE);
  wire [8:0]       _GEN_0 = {s1_ghist_ptr_dup_1_flag, s1_ghist_ptr_dup_1_value};
  wire [8:0]       _s1_possible_predicted_ghist_ptrs_dup_flipped_new_ptr_new_ptr_T_16 =
    9'(_GEN_0 - 9'h100);
  wire [8:0]       _s1_possible_predicted_ghist_ptrs_dup_flipped_new_ptr_new_ptr_T_21 =
    9'(_GEN_0 + 9'hFF);
  wire [8:0]       _s1_possible_predicted_ghist_ptrs_dup_flipped_new_ptr_new_ptr_T_26 =
    9'(_GEN_0 + 9'hFE);
  wire [8:0]       _GEN_1 = {s1_ghist_ptr_dup_2_flag, s1_ghist_ptr_dup_2_value};
  wire [8:0]       _s1_possible_predicted_ghist_ptrs_dup_flipped_new_ptr_new_ptr_T_31 =
    9'(_GEN_1 - 9'h100);
  wire [8:0]       _s1_possible_predicted_ghist_ptrs_dup_flipped_new_ptr_new_ptr_T_36 =
    9'(_GEN_1 + 9'hFF);
  wire [8:0]       _s1_possible_predicted_ghist_ptrs_dup_flipped_new_ptr_new_ptr_T_41 =
    9'(_GEN_1 + 9'hFE);
  wire [8:0]       _GEN_2 = {s1_ghist_ptr_dup_3_flag, s1_ghist_ptr_dup_3_value};
  wire [8:0]       _s1_possible_predicted_ghist_ptrs_dup_flipped_new_ptr_new_ptr_T_46 =
    9'(_GEN_2 - 9'h100);
  wire [8:0]       _s1_possible_predicted_ghist_ptrs_dup_flipped_new_ptr_new_ptr_T_51 =
    9'(_GEN_2 + 9'hFF);
  wire [8:0]       _s1_possible_predicted_ghist_ptrs_dup_flipped_new_ptr_new_ptr_T_56 =
    9'(_GEN_2 + 9'hFE);
  wire             _s1_ghv_wdatas_T_190528 =
    io_resp_s1_full_pred_0_slot_valids_1 & io_resp_s1_full_pred_0_is_br_sharing;
  wire             _s1_predicted_ghist_ptr_dup_T_4 =
    ~io_resp_s1_full_pred_0_hit
    | ~(io_resp_s1_full_pred_0_slot_valids_0 | _s1_ghv_wdatas_T_190528);
  wire             _s1_ghv_wdatas_T_190518 =
    io_resp_s1_full_pred_0_slot_valids_0 & io_resp_s1_full_pred_0_br_taken_mask_0;
  wire             _s1_predicted_ghist_ptr_dup_T_32 =
    io_resp_s1_full_pred_0_slot_valids_0
    & (_s1_ghv_wdatas_T_190518 & io_resp_s1_full_pred_0_hit | ~_s1_ghv_wdatas_T_190528)
    & io_resp_s1_full_pred_0_hit;
  wire             _s1_predicted_ghist_ptr_dup_T_60 =
    _s1_ghv_wdatas_T_190528 & ~(_s1_ghv_wdatas_T_190518 & io_resp_s1_full_pred_0_hit)
    & io_resp_s1_full_pred_0_hit;
  wire             _s1_ghv_wdatas_T_190589 =
    io_resp_s1_full_pred_1_slot_valids_1 & io_resp_s1_full_pred_1_is_br_sharing;
  wire             _s1_predicted_ghist_ptr_dup_T_65 =
    ~io_resp_s1_full_pred_1_hit
    | ~(io_resp_s1_full_pred_1_slot_valids_0 | _s1_ghv_wdatas_T_190589);
  wire             _s1_ghv_wdatas_T_190579 =
    io_resp_s1_full_pred_1_slot_valids_0 & io_resp_s1_full_pred_1_br_taken_mask_0;
  wire             _s1_predicted_ghist_ptr_dup_T_93 =
    io_resp_s1_full_pred_1_slot_valids_0
    & (_s1_ghv_wdatas_T_190579 & io_resp_s1_full_pred_1_hit | ~_s1_ghv_wdatas_T_190589)
    & io_resp_s1_full_pred_1_hit;
  wire             _s1_predicted_ghist_ptr_dup_T_121 =
    _s1_ghv_wdatas_T_190589 & ~(_s1_ghv_wdatas_T_190579 & io_resp_s1_full_pred_1_hit)
    & io_resp_s1_full_pred_1_hit;
  wire             _s1_ghv_wdatas_T_190650 =
    io_resp_s1_full_pred_2_slot_valids_1 & io_resp_s1_full_pred_2_is_br_sharing;
  wire             _s1_predicted_ghist_ptr_dup_T_126 =
    ~io_resp_s1_full_pred_2_hit
    | ~(io_resp_s1_full_pred_2_slot_valids_0 | _s1_ghv_wdatas_T_190650);
  wire             _s1_ghv_wdatas_T_190640 =
    io_resp_s1_full_pred_2_slot_valids_0 & io_resp_s1_full_pred_2_br_taken_mask_0;
  wire             _s1_predicted_ghist_ptr_dup_T_154 =
    io_resp_s1_full_pred_2_slot_valids_0
    & (_s1_ghv_wdatas_T_190640 & io_resp_s1_full_pred_2_hit | ~_s1_ghv_wdatas_T_190650)
    & io_resp_s1_full_pred_2_hit;
  wire             _s1_predicted_ghist_ptr_dup_T_182 =
    _s1_ghv_wdatas_T_190650 & ~(_s1_ghv_wdatas_T_190640 & io_resp_s1_full_pred_2_hit)
    & io_resp_s1_full_pred_2_hit;
  wire             _s1_ghv_wdatas_T_190711 =
    io_resp_s1_full_pred_3_slot_valids_1 & io_resp_s1_full_pred_3_is_br_sharing;
  wire             _s1_predicted_ghist_ptr_dup_T_187 =
    ~io_resp_s1_full_pred_3_hit
    | ~(io_resp_s1_full_pred_3_slot_valids_0 | _s1_ghv_wdatas_T_190711);
  wire             _s1_ghv_wdatas_T_190701 =
    io_resp_s1_full_pred_3_slot_valids_0 & io_resp_s1_full_pred_3_br_taken_mask_0;
  wire             _s1_predicted_ghist_ptr_dup_T_215 =
    io_resp_s1_full_pred_3_slot_valids_0
    & (_s1_ghv_wdatas_T_190701 & io_resp_s1_full_pred_3_hit | ~_s1_ghv_wdatas_T_190711)
    & io_resp_s1_full_pred_3_hit;
  wire             _s1_predicted_ghist_ptr_dup_T_243 =
    _s1_ghv_wdatas_T_190711 & ~(_s1_ghv_wdatas_T_190701 & io_resp_s1_full_pred_3_hit)
    & io_resp_s1_full_pred_3_hit;
  wire             _s1_possible_predicted_fhs_dup_T_11 =
    io_resp_s1_full_pred_1_slot_valids_0 & io_resp_s1_full_pred_1_br_taken_mask_0
    & io_resp_s1_full_pred_1_hit | _s1_ghv_wdatas_T_190589
    & io_resp_s1_full_pred_1_br_taken_mask_1 & io_resp_s1_full_pred_1_hit;
  wire             _s1_possible_predicted_fhs_dup_T_23 =
    io_resp_s1_full_pred_3_slot_valids_0 & io_resp_s1_full_pred_3_br_taken_mask_0
    & io_resp_s1_full_pred_3_hit | _s1_ghv_wdatas_T_190711
    & io_resp_s1_full_pred_3_br_taken_mask_1 & io_resp_s1_full_pred_3_hit;
  wire             _s1_possible_predicted_fhs_dup_T_271 =
    _s1_possible_predicted_fhs_dup_T_11
    & (~io_resp_s1_full_pred_1_hit
       | ~(io_resp_s1_full_pred_1_slot_valids_0 | _s1_ghv_wdatas_T_190589));
  wire
    _s1_possible_predicted_fhs_dup_res_hist_17_new_folded_hist_newest_bits_masked_T_8 =
    _s1_possible_predicted_fhs_dup_T_11 & io_resp_s1_full_pred_1_slot_valids_0
    & (_s1_ghv_wdatas_T_190579 & io_resp_s1_full_pred_1_hit | ~_s1_ghv_wdatas_T_190589)
    & io_resp_s1_full_pred_1_hit;
  wire
    _s1_possible_predicted_fhs_dup_res_hist_17_new_folded_hist_newest_bits_masked_T_11 =
    _s1_possible_predicted_fhs_dup_T_11 & _s1_ghv_wdatas_T_190589
    & ~(_s1_ghv_wdatas_T_190579 & io_resp_s1_full_pred_1_hit)
    & io_resp_s1_full_pred_1_hit;
  wire             _s1_possible_predicted_fhs_dup_T_277 =
    _s1_possible_predicted_fhs_dup_T_23
    & (~io_resp_s1_full_pred_3_hit
       | ~(io_resp_s1_full_pred_3_slot_valids_0 | _s1_ghv_wdatas_T_190711));
  wire
    _s1_possible_predicted_fhs_dup_res_hist_17_new_folded_hist_newest_bits_masked_T_20 =
    _s1_possible_predicted_fhs_dup_T_23 & io_resp_s1_full_pred_3_slot_valids_0
    & (_s1_ghv_wdatas_T_190701 & io_resp_s1_full_pred_3_hit | ~_s1_ghv_wdatas_T_190711)
    & io_resp_s1_full_pred_3_hit;
  wire
    _s1_possible_predicted_fhs_dup_res_hist_17_new_folded_hist_newest_bits_masked_T_23 =
    _s1_possible_predicted_fhs_dup_T_23 & _s1_ghv_wdatas_T_190711
    & ~(_s1_ghv_wdatas_T_190701 & io_resp_s1_full_pred_3_hit)
    & io_resp_s1_full_pred_3_hit;
  wire             _s1_predicted_fh_dup_T_65 =
    ~io_resp_s1_full_pred_1_hit
    | ~(io_resp_s1_full_pred_1_slot_valids_0 | _s1_ghv_wdatas_T_190589);
  wire             _s1_predicted_fh_dup_T_93 =
    io_resp_s1_full_pred_1_slot_valids_0
    & (_s1_ghv_wdatas_T_190579 & io_resp_s1_full_pred_1_hit | ~_s1_ghv_wdatas_T_190589)
    & io_resp_s1_full_pred_1_hit;
  wire             _s1_predicted_fh_dup_T_121 =
    _s1_ghv_wdatas_T_190589 & ~(_s1_ghv_wdatas_T_190579 & io_resp_s1_full_pred_1_hit)
    & io_resp_s1_full_pred_1_hit;
  wire             _s1_predicted_fh_dup_T_187 =
    ~io_resp_s1_full_pred_3_hit
    | ~(io_resp_s1_full_pred_3_slot_valids_0 | _s1_ghv_wdatas_T_190711);
  wire             _s1_predicted_fh_dup_T_215 =
    io_resp_s1_full_pred_3_slot_valids_0
    & (_s1_ghv_wdatas_T_190701 & io_resp_s1_full_pred_3_hit | ~_s1_ghv_wdatas_T_190711)
    & io_resp_s1_full_pred_3_hit;
  wire             _s1_predicted_fh_dup_T_243 =
    _s1_ghv_wdatas_T_190711 & ~(_s1_ghv_wdatas_T_190701 & io_resp_s1_full_pred_3_hit)
    & io_resp_s1_full_pred_3_hit;
  wire [255:0]     _GEN_3 =
    {{ghv_255},
     {ghv_254},
     {ghv_253},
     {ghv_252},
     {ghv_251},
     {ghv_250},
     {ghv_249},
     {ghv_248},
     {ghv_247},
     {ghv_246},
     {ghv_245},
     {ghv_244},
     {ghv_243},
     {ghv_242},
     {ghv_241},
     {ghv_240},
     {ghv_239},
     {ghv_238},
     {ghv_237},
     {ghv_236},
     {ghv_235},
     {ghv_234},
     {ghv_233},
     {ghv_232},
     {ghv_231},
     {ghv_230},
     {ghv_229},
     {ghv_228},
     {ghv_227},
     {ghv_226},
     {ghv_225},
     {ghv_224},
     {ghv_223},
     {ghv_222},
     {ghv_221},
     {ghv_220},
     {ghv_219},
     {ghv_218},
     {ghv_217},
     {ghv_216},
     {ghv_215},
     {ghv_214},
     {ghv_213},
     {ghv_212},
     {ghv_211},
     {ghv_210},
     {ghv_209},
     {ghv_208},
     {ghv_207},
     {ghv_206},
     {ghv_205},
     {ghv_204},
     {ghv_203},
     {ghv_202},
     {ghv_201},
     {ghv_200},
     {ghv_199},
     {ghv_198},
     {ghv_197},
     {ghv_196},
     {ghv_195},
     {ghv_194},
     {ghv_193},
     {ghv_192},
     {ghv_191},
     {ghv_190},
     {ghv_189},
     {ghv_188},
     {ghv_187},
     {ghv_186},
     {ghv_185},
     {ghv_184},
     {ghv_183},
     {ghv_182},
     {ghv_181},
     {ghv_180},
     {ghv_179},
     {ghv_178},
     {ghv_177},
     {ghv_176},
     {ghv_175},
     {ghv_174},
     {ghv_173},
     {ghv_172},
     {ghv_171},
     {ghv_170},
     {ghv_169},
     {ghv_168},
     {ghv_167},
     {ghv_166},
     {ghv_165},
     {ghv_164},
     {ghv_163},
     {ghv_162},
     {ghv_161},
     {ghv_160},
     {ghv_159},
     {ghv_158},
     {ghv_157},
     {ghv_156},
     {ghv_155},
     {ghv_154},
     {ghv_153},
     {ghv_152},
     {ghv_151},
     {ghv_150},
     {ghv_149},
     {ghv_148},
     {ghv_147},
     {ghv_146},
     {ghv_145},
     {ghv_144},
     {ghv_143},
     {ghv_142},
     {ghv_141},
     {ghv_140},
     {ghv_139},
     {ghv_138},
     {ghv_137},
     {ghv_136},
     {ghv_135},
     {ghv_134},
     {ghv_133},
     {ghv_132},
     {ghv_131},
     {ghv_130},
     {ghv_129},
     {ghv_128},
     {ghv_127},
     {ghv_126},
     {ghv_125},
     {ghv_124},
     {ghv_123},
     {ghv_122},
     {ghv_121},
     {ghv_120},
     {ghv_119},
     {ghv_118},
     {ghv_117},
     {ghv_116},
     {ghv_115},
     {ghv_114},
     {ghv_113},
     {ghv_112},
     {ghv_111},
     {ghv_110},
     {ghv_109},
     {ghv_108},
     {ghv_107},
     {ghv_106},
     {ghv_105},
     {ghv_104},
     {ghv_103},
     {ghv_102},
     {ghv_101},
     {ghv_100},
     {ghv_99},
     {ghv_98},
     {ghv_97},
     {ghv_96},
     {ghv_95},
     {ghv_94},
     {ghv_93},
     {ghv_92},
     {ghv_91},
     {ghv_90},
     {ghv_89},
     {ghv_88},
     {ghv_87},
     {ghv_86},
     {ghv_85},
     {ghv_84},
     {ghv_83},
     {ghv_82},
     {ghv_81},
     {ghv_80},
     {ghv_79},
     {ghv_78},
     {ghv_77},
     {ghv_76},
     {ghv_75},
     {ghv_74},
     {ghv_73},
     {ghv_72},
     {ghv_71},
     {ghv_70},
     {ghv_69},
     {ghv_68},
     {ghv_67},
     {ghv_66},
     {ghv_65},
     {ghv_64},
     {ghv_63},
     {ghv_62},
     {ghv_61},
     {ghv_60},
     {ghv_59},
     {ghv_58},
     {ghv_57},
     {ghv_56},
     {ghv_55},
     {ghv_54},
     {ghv_53},
     {ghv_52},
     {ghv_51},
     {ghv_50},
     {ghv_49},
     {ghv_48},
     {ghv_47},
     {ghv_46},
     {ghv_45},
     {ghv_44},
     {ghv_43},
     {ghv_42},
     {ghv_41},
     {ghv_40},
     {ghv_39},
     {ghv_38},
     {ghv_37},
     {ghv_36},
     {ghv_35},
     {ghv_34},
     {ghv_33},
     {ghv_32},
     {ghv_31},
     {ghv_30},
     {ghv_29},
     {ghv_28},
     {ghv_27},
     {ghv_26},
     {ghv_25},
     {ghv_24},
     {ghv_23},
     {ghv_22},
     {ghv_21},
     {ghv_20},
     {ghv_19},
     {ghv_18},
     {ghv_17},
     {ghv_16},
     {ghv_15},
     {ghv_14},
     {ghv_13},
     {ghv_12},
     {ghv_11},
     {ghv_10},
     {ghv_9},
     {ghv_8},
     {ghv_7},
     {ghv_6},
     {ghv_5},
     {ghv_4},
     {ghv_3},
     {ghv_2},
     {ghv_1},
     {ghv_0}};
  wire             s1_ahead_fh_ob_src_dup_1_afhob_0_bits_0 =
    _GEN_3[8'(s1_ghist_ptr_dup_1_value + 8'hA)];
  wire             s1_ahead_fh_ob_src_dup_1_afhob_0_bits_2 =
    _GEN_3[8'(s1_ghist_ptr_dup_1_value + 8'h8)];
  wire             s1_ahead_fh_ob_src_dup_1_afhob_0_bits_3 =
    _GEN_3[8'(s1_ghist_ptr_dup_1_value + 8'h7)];
  wire             s1_ahead_fh_ob_src_dup_1_afhob_1_bits_0 =
    _GEN_3[8'(s1_ghist_ptr_dup_1_value + 8'hD)];
  wire             s1_ahead_fh_ob_src_dup_3_afhob_0_bits_0 =
    _GEN_3[8'(s1_ghist_ptr_dup_3_value + 8'hA)];
  wire             s1_ahead_fh_ob_src_dup_3_afhob_0_bits_2 =
    _GEN_3[8'(s1_ghist_ptr_dup_3_value + 8'h8)];
  wire             s1_ahead_fh_ob_src_dup_3_afhob_0_bits_3 =
    _GEN_3[8'(s1_ghist_ptr_dup_3_value + 8'h7)];
  wire             s1_ahead_fh_ob_src_dup_3_afhob_1_bits_0 =
    _GEN_3[8'(s1_ghist_ptr_dup_3_value + 8'hD)];
  wire             _GEN_4 = _s1_ghv_wdatas_T_190579 & io_resp_s1_full_pred_1_hit;
  wire             _GEN_5 = _s1_ghv_wdatas_T_190701 & io_resp_s1_full_pred_3_hit;
  wire             _ghv_wens_0_T =
    ~(|s1_ghist_ptr_dup_0_value) & io_resp_s1_full_pred_0_slot_valids_0
    & io_s1_valid_dup_0 | s1_ghist_ptr_dup_0_value == 8'h1 & _s1_ghv_wdatas_T_190528
    & ~(_s1_ghv_wdatas_T_190518 & io_resp_s1_full_pred_0_hit) & io_s1_valid_dup_0;
  wire             _ghv_wens_1_T =
    s1_ghist_ptr_dup_0_value == 8'h1 & io_resp_s1_full_pred_0_slot_valids_0
    & io_s1_valid_dup_0 | s1_ghist_ptr_dup_0_value == 8'h2 & _s1_ghv_wdatas_T_190528
    & ~(_s1_ghv_wdatas_T_190518 & io_resp_s1_full_pred_0_hit) & io_s1_valid_dup_0;
  wire             _ghv_wens_2_T =
    s1_ghist_ptr_dup_0_value == 8'h2 & io_resp_s1_full_pred_0_slot_valids_0
    & io_s1_valid_dup_0 | s1_ghist_ptr_dup_0_value == 8'h3 & _s1_ghv_wdatas_T_190528
    & ~(_s1_ghv_wdatas_T_190518 & io_resp_s1_full_pred_0_hit) & io_s1_valid_dup_0;
  wire             _ghv_wens_3_T =
    s1_ghist_ptr_dup_0_value == 8'h3 & io_resp_s1_full_pred_0_slot_valids_0
    & io_s1_valid_dup_0 | s1_ghist_ptr_dup_0_value == 8'h4 & _s1_ghv_wdatas_T_190528
    & ~(_s1_ghv_wdatas_T_190518 & io_resp_s1_full_pred_0_hit) & io_s1_valid_dup_0;
  wire             _ghv_wens_4_T =
    s1_ghist_ptr_dup_0_value == 8'h4 & io_resp_s1_full_pred_0_slot_valids_0
    & io_s1_valid_dup_0 | s1_ghist_ptr_dup_0_value == 8'h5 & _s1_ghv_wdatas_T_190528
    & ~(_s1_ghv_wdatas_T_190518 & io_resp_s1_full_pred_0_hit) & io_s1_valid_dup_0;
  wire             _ghv_wens_5_T =
    s1_ghist_ptr_dup_0_value == 8'h5 & io_resp_s1_full_pred_0_slot_valids_0
    & io_s1_valid_dup_0 | s1_ghist_ptr_dup_0_value == 8'h6 & _s1_ghv_wdatas_T_190528
    & ~(_s1_ghv_wdatas_T_190518 & io_resp_s1_full_pred_0_hit) & io_s1_valid_dup_0;
  wire             _ghv_wens_6_T =
    s1_ghist_ptr_dup_0_value == 8'h6 & io_resp_s1_full_pred_0_slot_valids_0
    & io_s1_valid_dup_0 | s1_ghist_ptr_dup_0_value == 8'h7 & _s1_ghv_wdatas_T_190528
    & ~(_s1_ghv_wdatas_T_190518 & io_resp_s1_full_pred_0_hit) & io_s1_valid_dup_0;
  wire             _ghv_wens_7_T =
    s1_ghist_ptr_dup_0_value == 8'h7 & io_resp_s1_full_pred_0_slot_valids_0
    & io_s1_valid_dup_0 | s1_ghist_ptr_dup_0_value == 8'h8 & _s1_ghv_wdatas_T_190528
    & ~(_s1_ghv_wdatas_T_190518 & io_resp_s1_full_pred_0_hit) & io_s1_valid_dup_0;
  wire             _ghv_wens_8_T =
    s1_ghist_ptr_dup_0_value == 8'h8 & io_resp_s1_full_pred_0_slot_valids_0
    & io_s1_valid_dup_0 | s1_ghist_ptr_dup_0_value == 8'h9 & _s1_ghv_wdatas_T_190528
    & ~(_s1_ghv_wdatas_T_190518 & io_resp_s1_full_pred_0_hit) & io_s1_valid_dup_0;
  wire             _ghv_wens_9_T =
    s1_ghist_ptr_dup_0_value == 8'h9 & io_resp_s1_full_pred_0_slot_valids_0
    & io_s1_valid_dup_0 | s1_ghist_ptr_dup_0_value == 8'hA & _s1_ghv_wdatas_T_190528
    & ~(_s1_ghv_wdatas_T_190518 & io_resp_s1_full_pred_0_hit) & io_s1_valid_dup_0;
  wire             _ghv_wens_10_T =
    s1_ghist_ptr_dup_0_value == 8'hA & io_resp_s1_full_pred_0_slot_valids_0
    & io_s1_valid_dup_0 | s1_ghist_ptr_dup_0_value == 8'hB & _s1_ghv_wdatas_T_190528
    & ~(_s1_ghv_wdatas_T_190518 & io_resp_s1_full_pred_0_hit) & io_s1_valid_dup_0;
  wire             _ghv_wens_11_T =
    s1_ghist_ptr_dup_0_value == 8'hB & io_resp_s1_full_pred_0_slot_valids_0
    & io_s1_valid_dup_0 | s1_ghist_ptr_dup_0_value == 8'hC & _s1_ghv_wdatas_T_190528
    & ~(_s1_ghv_wdatas_T_190518 & io_resp_s1_full_pred_0_hit) & io_s1_valid_dup_0;
  wire             _ghv_wens_12_T =
    s1_ghist_ptr_dup_0_value == 8'hC & io_resp_s1_full_pred_0_slot_valids_0
    & io_s1_valid_dup_0 | s1_ghist_ptr_dup_0_value == 8'hD & _s1_ghv_wdatas_T_190528
    & ~(_s1_ghv_wdatas_T_190518 & io_resp_s1_full_pred_0_hit) & io_s1_valid_dup_0;
  wire             _ghv_wens_13_T =
    s1_ghist_ptr_dup_0_value == 8'hD & io_resp_s1_full_pred_0_slot_valids_0
    & io_s1_valid_dup_0 | s1_ghist_ptr_dup_0_value == 8'hE & _s1_ghv_wdatas_T_190528
    & ~(_s1_ghv_wdatas_T_190518 & io_resp_s1_full_pred_0_hit) & io_s1_valid_dup_0;
  wire             _ghv_wens_14_T =
    s1_ghist_ptr_dup_0_value == 8'hE & io_resp_s1_full_pred_0_slot_valids_0
    & io_s1_valid_dup_0 | s1_ghist_ptr_dup_0_value == 8'hF & _s1_ghv_wdatas_T_190528
    & ~(_s1_ghv_wdatas_T_190518 & io_resp_s1_full_pred_0_hit) & io_s1_valid_dup_0;
  wire             _ghv_wens_15_T =
    s1_ghist_ptr_dup_0_value == 8'hF & io_resp_s1_full_pred_0_slot_valids_0
    & io_s1_valid_dup_0 | s1_ghist_ptr_dup_0_value == 8'h10 & _s1_ghv_wdatas_T_190528
    & ~(_s1_ghv_wdatas_T_190518 & io_resp_s1_full_pred_0_hit) & io_s1_valid_dup_0;
  wire             _ghv_wens_16_T =
    s1_ghist_ptr_dup_0_value == 8'h10 & io_resp_s1_full_pred_0_slot_valids_0
    & io_s1_valid_dup_0 | s1_ghist_ptr_dup_0_value == 8'h11 & _s1_ghv_wdatas_T_190528
    & ~(_s1_ghv_wdatas_T_190518 & io_resp_s1_full_pred_0_hit) & io_s1_valid_dup_0;
  wire             _ghv_wens_17_T =
    s1_ghist_ptr_dup_0_value == 8'h11 & io_resp_s1_full_pred_0_slot_valids_0
    & io_s1_valid_dup_0 | s1_ghist_ptr_dup_0_value == 8'h12 & _s1_ghv_wdatas_T_190528
    & ~(_s1_ghv_wdatas_T_190518 & io_resp_s1_full_pred_0_hit) & io_s1_valid_dup_0;
  wire             _ghv_wens_18_T =
    s1_ghist_ptr_dup_0_value == 8'h12 & io_resp_s1_full_pred_0_slot_valids_0
    & io_s1_valid_dup_0 | s1_ghist_ptr_dup_0_value == 8'h13 & _s1_ghv_wdatas_T_190528
    & ~(_s1_ghv_wdatas_T_190518 & io_resp_s1_full_pred_0_hit) & io_s1_valid_dup_0;
  wire             _ghv_wens_19_T =
    s1_ghist_ptr_dup_0_value == 8'h13 & io_resp_s1_full_pred_0_slot_valids_0
    & io_s1_valid_dup_0 | s1_ghist_ptr_dup_0_value == 8'h14 & _s1_ghv_wdatas_T_190528
    & ~(_s1_ghv_wdatas_T_190518 & io_resp_s1_full_pred_0_hit) & io_s1_valid_dup_0;
  wire             _ghv_wens_20_T =
    s1_ghist_ptr_dup_0_value == 8'h14 & io_resp_s1_full_pred_0_slot_valids_0
    & io_s1_valid_dup_0 | s1_ghist_ptr_dup_0_value == 8'h15 & _s1_ghv_wdatas_T_190528
    & ~(_s1_ghv_wdatas_T_190518 & io_resp_s1_full_pred_0_hit) & io_s1_valid_dup_0;
  wire             _ghv_wens_21_T =
    s1_ghist_ptr_dup_0_value == 8'h15 & io_resp_s1_full_pred_0_slot_valids_0
    & io_s1_valid_dup_0 | s1_ghist_ptr_dup_0_value == 8'h16 & _s1_ghv_wdatas_T_190528
    & ~(_s1_ghv_wdatas_T_190518 & io_resp_s1_full_pred_0_hit) & io_s1_valid_dup_0;
  wire             _ghv_wens_22_T =
    s1_ghist_ptr_dup_0_value == 8'h16 & io_resp_s1_full_pred_0_slot_valids_0
    & io_s1_valid_dup_0 | s1_ghist_ptr_dup_0_value == 8'h17 & _s1_ghv_wdatas_T_190528
    & ~(_s1_ghv_wdatas_T_190518 & io_resp_s1_full_pred_0_hit) & io_s1_valid_dup_0;
  wire             _ghv_wens_23_T =
    s1_ghist_ptr_dup_0_value == 8'h17 & io_resp_s1_full_pred_0_slot_valids_0
    & io_s1_valid_dup_0 | s1_ghist_ptr_dup_0_value == 8'h18 & _s1_ghv_wdatas_T_190528
    & ~(_s1_ghv_wdatas_T_190518 & io_resp_s1_full_pred_0_hit) & io_s1_valid_dup_0;
  wire             _ghv_wens_24_T =
    s1_ghist_ptr_dup_0_value == 8'h18 & io_resp_s1_full_pred_0_slot_valids_0
    & io_s1_valid_dup_0 | s1_ghist_ptr_dup_0_value == 8'h19 & _s1_ghv_wdatas_T_190528
    & ~(_s1_ghv_wdatas_T_190518 & io_resp_s1_full_pred_0_hit) & io_s1_valid_dup_0;
  wire             _ghv_wens_25_T =
    s1_ghist_ptr_dup_0_value == 8'h19 & io_resp_s1_full_pred_0_slot_valids_0
    & io_s1_valid_dup_0 | s1_ghist_ptr_dup_0_value == 8'h1A & _s1_ghv_wdatas_T_190528
    & ~(_s1_ghv_wdatas_T_190518 & io_resp_s1_full_pred_0_hit) & io_s1_valid_dup_0;
  wire             _ghv_wens_26_T =
    s1_ghist_ptr_dup_0_value == 8'h1A & io_resp_s1_full_pred_0_slot_valids_0
    & io_s1_valid_dup_0 | s1_ghist_ptr_dup_0_value == 8'h1B & _s1_ghv_wdatas_T_190528
    & ~(_s1_ghv_wdatas_T_190518 & io_resp_s1_full_pred_0_hit) & io_s1_valid_dup_0;
  wire             _ghv_wens_27_T =
    s1_ghist_ptr_dup_0_value == 8'h1B & io_resp_s1_full_pred_0_slot_valids_0
    & io_s1_valid_dup_0 | s1_ghist_ptr_dup_0_value == 8'h1C & _s1_ghv_wdatas_T_190528
    & ~(_s1_ghv_wdatas_T_190518 & io_resp_s1_full_pred_0_hit) & io_s1_valid_dup_0;
  wire             _ghv_wens_28_T =
    s1_ghist_ptr_dup_0_value == 8'h1C & io_resp_s1_full_pred_0_slot_valids_0
    & io_s1_valid_dup_0 | s1_ghist_ptr_dup_0_value == 8'h1D & _s1_ghv_wdatas_T_190528
    & ~(_s1_ghv_wdatas_T_190518 & io_resp_s1_full_pred_0_hit) & io_s1_valid_dup_0;
  wire             _ghv_wens_29_T =
    s1_ghist_ptr_dup_0_value == 8'h1D & io_resp_s1_full_pred_0_slot_valids_0
    & io_s1_valid_dup_0 | s1_ghist_ptr_dup_0_value == 8'h1E & _s1_ghv_wdatas_T_190528
    & ~(_s1_ghv_wdatas_T_190518 & io_resp_s1_full_pred_0_hit) & io_s1_valid_dup_0;
  wire             _ghv_wens_30_T =
    s1_ghist_ptr_dup_0_value == 8'h1E & io_resp_s1_full_pred_0_slot_valids_0
    & io_s1_valid_dup_0 | s1_ghist_ptr_dup_0_value == 8'h1F & _s1_ghv_wdatas_T_190528
    & ~(_s1_ghv_wdatas_T_190518 & io_resp_s1_full_pred_0_hit) & io_s1_valid_dup_0;
  wire             _ghv_wens_31_T =
    s1_ghist_ptr_dup_0_value == 8'h1F & io_resp_s1_full_pred_0_slot_valids_0
    & io_s1_valid_dup_0 | s1_ghist_ptr_dup_0_value == 8'h20 & _s1_ghv_wdatas_T_190528
    & ~(_s1_ghv_wdatas_T_190518 & io_resp_s1_full_pred_0_hit) & io_s1_valid_dup_0;
  wire             _ghv_wens_32_T =
    s1_ghist_ptr_dup_0_value == 8'h20 & io_resp_s1_full_pred_0_slot_valids_0
    & io_s1_valid_dup_0 | s1_ghist_ptr_dup_0_value == 8'h21 & _s1_ghv_wdatas_T_190528
    & ~(_s1_ghv_wdatas_T_190518 & io_resp_s1_full_pred_0_hit) & io_s1_valid_dup_0;
  wire             _ghv_wens_33_T =
    s1_ghist_ptr_dup_0_value == 8'h21 & io_resp_s1_full_pred_0_slot_valids_0
    & io_s1_valid_dup_0 | s1_ghist_ptr_dup_0_value == 8'h22 & _s1_ghv_wdatas_T_190528
    & ~(_s1_ghv_wdatas_T_190518 & io_resp_s1_full_pred_0_hit) & io_s1_valid_dup_0;
  wire             _ghv_wens_34_T =
    s1_ghist_ptr_dup_0_value == 8'h22 & io_resp_s1_full_pred_0_slot_valids_0
    & io_s1_valid_dup_0 | s1_ghist_ptr_dup_0_value == 8'h23 & _s1_ghv_wdatas_T_190528
    & ~(_s1_ghv_wdatas_T_190518 & io_resp_s1_full_pred_0_hit) & io_s1_valid_dup_0;
  wire             _ghv_wens_35_T =
    s1_ghist_ptr_dup_0_value == 8'h23 & io_resp_s1_full_pred_0_slot_valids_0
    & io_s1_valid_dup_0 | s1_ghist_ptr_dup_0_value == 8'h24 & _s1_ghv_wdatas_T_190528
    & ~(_s1_ghv_wdatas_T_190518 & io_resp_s1_full_pred_0_hit) & io_s1_valid_dup_0;
  wire             _ghv_wens_36_T =
    s1_ghist_ptr_dup_0_value == 8'h24 & io_resp_s1_full_pred_0_slot_valids_0
    & io_s1_valid_dup_0 | s1_ghist_ptr_dup_0_value == 8'h25 & _s1_ghv_wdatas_T_190528
    & ~(_s1_ghv_wdatas_T_190518 & io_resp_s1_full_pred_0_hit) & io_s1_valid_dup_0;
  wire             _ghv_wens_37_T =
    s1_ghist_ptr_dup_0_value == 8'h25 & io_resp_s1_full_pred_0_slot_valids_0
    & io_s1_valid_dup_0 | s1_ghist_ptr_dup_0_value == 8'h26 & _s1_ghv_wdatas_T_190528
    & ~(_s1_ghv_wdatas_T_190518 & io_resp_s1_full_pred_0_hit) & io_s1_valid_dup_0;
  wire             _ghv_wens_38_T =
    s1_ghist_ptr_dup_0_value == 8'h26 & io_resp_s1_full_pred_0_slot_valids_0
    & io_s1_valid_dup_0 | s1_ghist_ptr_dup_0_value == 8'h27 & _s1_ghv_wdatas_T_190528
    & ~(_s1_ghv_wdatas_T_190518 & io_resp_s1_full_pred_0_hit) & io_s1_valid_dup_0;
  wire             _ghv_wens_39_T =
    s1_ghist_ptr_dup_0_value == 8'h27 & io_resp_s1_full_pred_0_slot_valids_0
    & io_s1_valid_dup_0 | s1_ghist_ptr_dup_0_value == 8'h28 & _s1_ghv_wdatas_T_190528
    & ~(_s1_ghv_wdatas_T_190518 & io_resp_s1_full_pred_0_hit) & io_s1_valid_dup_0;
  wire             _ghv_wens_40_T =
    s1_ghist_ptr_dup_0_value == 8'h28 & io_resp_s1_full_pred_0_slot_valids_0
    & io_s1_valid_dup_0 | s1_ghist_ptr_dup_0_value == 8'h29 & _s1_ghv_wdatas_T_190528
    & ~(_s1_ghv_wdatas_T_190518 & io_resp_s1_full_pred_0_hit) & io_s1_valid_dup_0;
  wire             _ghv_wens_41_T =
    s1_ghist_ptr_dup_0_value == 8'h29 & io_resp_s1_full_pred_0_slot_valids_0
    & io_s1_valid_dup_0 | s1_ghist_ptr_dup_0_value == 8'h2A & _s1_ghv_wdatas_T_190528
    & ~(_s1_ghv_wdatas_T_190518 & io_resp_s1_full_pred_0_hit) & io_s1_valid_dup_0;
  wire             _ghv_wens_42_T =
    s1_ghist_ptr_dup_0_value == 8'h2A & io_resp_s1_full_pred_0_slot_valids_0
    & io_s1_valid_dup_0 | s1_ghist_ptr_dup_0_value == 8'h2B & _s1_ghv_wdatas_T_190528
    & ~(_s1_ghv_wdatas_T_190518 & io_resp_s1_full_pred_0_hit) & io_s1_valid_dup_0;
  wire             _ghv_wens_43_T =
    s1_ghist_ptr_dup_0_value == 8'h2B & io_resp_s1_full_pred_0_slot_valids_0
    & io_s1_valid_dup_0 | s1_ghist_ptr_dup_0_value == 8'h2C & _s1_ghv_wdatas_T_190528
    & ~(_s1_ghv_wdatas_T_190518 & io_resp_s1_full_pred_0_hit) & io_s1_valid_dup_0;
  wire             _ghv_wens_44_T =
    s1_ghist_ptr_dup_0_value == 8'h2C & io_resp_s1_full_pred_0_slot_valids_0
    & io_s1_valid_dup_0 | s1_ghist_ptr_dup_0_value == 8'h2D & _s1_ghv_wdatas_T_190528
    & ~(_s1_ghv_wdatas_T_190518 & io_resp_s1_full_pred_0_hit) & io_s1_valid_dup_0;
  wire             _ghv_wens_45_T =
    s1_ghist_ptr_dup_0_value == 8'h2D & io_resp_s1_full_pred_0_slot_valids_0
    & io_s1_valid_dup_0 | s1_ghist_ptr_dup_0_value == 8'h2E & _s1_ghv_wdatas_T_190528
    & ~(_s1_ghv_wdatas_T_190518 & io_resp_s1_full_pred_0_hit) & io_s1_valid_dup_0;
  wire             _ghv_wens_46_T =
    s1_ghist_ptr_dup_0_value == 8'h2E & io_resp_s1_full_pred_0_slot_valids_0
    & io_s1_valid_dup_0 | s1_ghist_ptr_dup_0_value == 8'h2F & _s1_ghv_wdatas_T_190528
    & ~(_s1_ghv_wdatas_T_190518 & io_resp_s1_full_pred_0_hit) & io_s1_valid_dup_0;
  wire             _ghv_wens_47_T =
    s1_ghist_ptr_dup_0_value == 8'h2F & io_resp_s1_full_pred_0_slot_valids_0
    & io_s1_valid_dup_0 | s1_ghist_ptr_dup_0_value == 8'h30 & _s1_ghv_wdatas_T_190528
    & ~(_s1_ghv_wdatas_T_190518 & io_resp_s1_full_pred_0_hit) & io_s1_valid_dup_0;
  wire             _ghv_wens_48_T =
    s1_ghist_ptr_dup_0_value == 8'h30 & io_resp_s1_full_pred_0_slot_valids_0
    & io_s1_valid_dup_0 | s1_ghist_ptr_dup_0_value == 8'h31 & _s1_ghv_wdatas_T_190528
    & ~(_s1_ghv_wdatas_T_190518 & io_resp_s1_full_pred_0_hit) & io_s1_valid_dup_0;
  wire             _ghv_wens_49_T =
    s1_ghist_ptr_dup_0_value == 8'h31 & io_resp_s1_full_pred_0_slot_valids_0
    & io_s1_valid_dup_0 | s1_ghist_ptr_dup_0_value == 8'h32 & _s1_ghv_wdatas_T_190528
    & ~(_s1_ghv_wdatas_T_190518 & io_resp_s1_full_pred_0_hit) & io_s1_valid_dup_0;
  wire             _ghv_wens_50_T =
    s1_ghist_ptr_dup_0_value == 8'h32 & io_resp_s1_full_pred_0_slot_valids_0
    & io_s1_valid_dup_0 | s1_ghist_ptr_dup_0_value == 8'h33 & _s1_ghv_wdatas_T_190528
    & ~(_s1_ghv_wdatas_T_190518 & io_resp_s1_full_pred_0_hit) & io_s1_valid_dup_0;
  wire             _ghv_wens_51_T =
    s1_ghist_ptr_dup_0_value == 8'h33 & io_resp_s1_full_pred_0_slot_valids_0
    & io_s1_valid_dup_0 | s1_ghist_ptr_dup_0_value == 8'h34 & _s1_ghv_wdatas_T_190528
    & ~(_s1_ghv_wdatas_T_190518 & io_resp_s1_full_pred_0_hit) & io_s1_valid_dup_0;
  wire             _ghv_wens_52_T =
    s1_ghist_ptr_dup_0_value == 8'h34 & io_resp_s1_full_pred_0_slot_valids_0
    & io_s1_valid_dup_0 | s1_ghist_ptr_dup_0_value == 8'h35 & _s1_ghv_wdatas_T_190528
    & ~(_s1_ghv_wdatas_T_190518 & io_resp_s1_full_pred_0_hit) & io_s1_valid_dup_0;
  wire             _ghv_wens_53_T =
    s1_ghist_ptr_dup_0_value == 8'h35 & io_resp_s1_full_pred_0_slot_valids_0
    & io_s1_valid_dup_0 | s1_ghist_ptr_dup_0_value == 8'h36 & _s1_ghv_wdatas_T_190528
    & ~(_s1_ghv_wdatas_T_190518 & io_resp_s1_full_pred_0_hit) & io_s1_valid_dup_0;
  wire             _ghv_wens_54_T =
    s1_ghist_ptr_dup_0_value == 8'h36 & io_resp_s1_full_pred_0_slot_valids_0
    & io_s1_valid_dup_0 | s1_ghist_ptr_dup_0_value == 8'h37 & _s1_ghv_wdatas_T_190528
    & ~(_s1_ghv_wdatas_T_190518 & io_resp_s1_full_pred_0_hit) & io_s1_valid_dup_0;
  wire             _ghv_wens_55_T =
    s1_ghist_ptr_dup_0_value == 8'h37 & io_resp_s1_full_pred_0_slot_valids_0
    & io_s1_valid_dup_0 | s1_ghist_ptr_dup_0_value == 8'h38 & _s1_ghv_wdatas_T_190528
    & ~(_s1_ghv_wdatas_T_190518 & io_resp_s1_full_pred_0_hit) & io_s1_valid_dup_0;
  wire             _ghv_wens_56_T =
    s1_ghist_ptr_dup_0_value == 8'h38 & io_resp_s1_full_pred_0_slot_valids_0
    & io_s1_valid_dup_0 | s1_ghist_ptr_dup_0_value == 8'h39 & _s1_ghv_wdatas_T_190528
    & ~(_s1_ghv_wdatas_T_190518 & io_resp_s1_full_pred_0_hit) & io_s1_valid_dup_0;
  wire             _ghv_wens_57_T =
    s1_ghist_ptr_dup_0_value == 8'h39 & io_resp_s1_full_pred_0_slot_valids_0
    & io_s1_valid_dup_0 | s1_ghist_ptr_dup_0_value == 8'h3A & _s1_ghv_wdatas_T_190528
    & ~(_s1_ghv_wdatas_T_190518 & io_resp_s1_full_pred_0_hit) & io_s1_valid_dup_0;
  wire             _ghv_wens_58_T =
    s1_ghist_ptr_dup_0_value == 8'h3A & io_resp_s1_full_pred_0_slot_valids_0
    & io_s1_valid_dup_0 | s1_ghist_ptr_dup_0_value == 8'h3B & _s1_ghv_wdatas_T_190528
    & ~(_s1_ghv_wdatas_T_190518 & io_resp_s1_full_pred_0_hit) & io_s1_valid_dup_0;
  wire             _ghv_wens_59_T =
    s1_ghist_ptr_dup_0_value == 8'h3B & io_resp_s1_full_pred_0_slot_valids_0
    & io_s1_valid_dup_0 | s1_ghist_ptr_dup_0_value == 8'h3C & _s1_ghv_wdatas_T_190528
    & ~(_s1_ghv_wdatas_T_190518 & io_resp_s1_full_pred_0_hit) & io_s1_valid_dup_0;
  wire             _ghv_wens_60_T =
    s1_ghist_ptr_dup_0_value == 8'h3C & io_resp_s1_full_pred_0_slot_valids_0
    & io_s1_valid_dup_0 | s1_ghist_ptr_dup_0_value == 8'h3D & _s1_ghv_wdatas_T_190528
    & ~(_s1_ghv_wdatas_T_190518 & io_resp_s1_full_pred_0_hit) & io_s1_valid_dup_0;
  wire             _ghv_wens_61_T =
    s1_ghist_ptr_dup_0_value == 8'h3D & io_resp_s1_full_pred_0_slot_valids_0
    & io_s1_valid_dup_0 | s1_ghist_ptr_dup_0_value == 8'h3E & _s1_ghv_wdatas_T_190528
    & ~(_s1_ghv_wdatas_T_190518 & io_resp_s1_full_pred_0_hit) & io_s1_valid_dup_0;
  wire             _ghv_wens_62_T =
    s1_ghist_ptr_dup_0_value == 8'h3E & io_resp_s1_full_pred_0_slot_valids_0
    & io_s1_valid_dup_0 | s1_ghist_ptr_dup_0_value == 8'h3F & _s1_ghv_wdatas_T_190528
    & ~(_s1_ghv_wdatas_T_190518 & io_resp_s1_full_pred_0_hit) & io_s1_valid_dup_0;
  wire             _ghv_wens_63_T =
    s1_ghist_ptr_dup_0_value == 8'h3F & io_resp_s1_full_pred_0_slot_valids_0
    & io_s1_valid_dup_0 | s1_ghist_ptr_dup_0_value == 8'h40 & _s1_ghv_wdatas_T_190528
    & ~(_s1_ghv_wdatas_T_190518 & io_resp_s1_full_pred_0_hit) & io_s1_valid_dup_0;
  wire             _ghv_wens_64_T =
    s1_ghist_ptr_dup_0_value == 8'h40 & io_resp_s1_full_pred_0_slot_valids_0
    & io_s1_valid_dup_0 | s1_ghist_ptr_dup_0_value == 8'h41 & _s1_ghv_wdatas_T_190528
    & ~(_s1_ghv_wdatas_T_190518 & io_resp_s1_full_pred_0_hit) & io_s1_valid_dup_0;
  wire             _ghv_wens_65_T =
    s1_ghist_ptr_dup_0_value == 8'h41 & io_resp_s1_full_pred_0_slot_valids_0
    & io_s1_valid_dup_0 | s1_ghist_ptr_dup_0_value == 8'h42 & _s1_ghv_wdatas_T_190528
    & ~(_s1_ghv_wdatas_T_190518 & io_resp_s1_full_pred_0_hit) & io_s1_valid_dup_0;
  wire             _ghv_wens_66_T =
    s1_ghist_ptr_dup_0_value == 8'h42 & io_resp_s1_full_pred_0_slot_valids_0
    & io_s1_valid_dup_0 | s1_ghist_ptr_dup_0_value == 8'h43 & _s1_ghv_wdatas_T_190528
    & ~(_s1_ghv_wdatas_T_190518 & io_resp_s1_full_pred_0_hit) & io_s1_valid_dup_0;
  wire             _ghv_wens_67_T =
    s1_ghist_ptr_dup_0_value == 8'h43 & io_resp_s1_full_pred_0_slot_valids_0
    & io_s1_valid_dup_0 | s1_ghist_ptr_dup_0_value == 8'h44 & _s1_ghv_wdatas_T_190528
    & ~(_s1_ghv_wdatas_T_190518 & io_resp_s1_full_pred_0_hit) & io_s1_valid_dup_0;
  wire             _ghv_wens_68_T =
    s1_ghist_ptr_dup_0_value == 8'h44 & io_resp_s1_full_pred_0_slot_valids_0
    & io_s1_valid_dup_0 | s1_ghist_ptr_dup_0_value == 8'h45 & _s1_ghv_wdatas_T_190528
    & ~(_s1_ghv_wdatas_T_190518 & io_resp_s1_full_pred_0_hit) & io_s1_valid_dup_0;
  wire             _ghv_wens_69_T =
    s1_ghist_ptr_dup_0_value == 8'h45 & io_resp_s1_full_pred_0_slot_valids_0
    & io_s1_valid_dup_0 | s1_ghist_ptr_dup_0_value == 8'h46 & _s1_ghv_wdatas_T_190528
    & ~(_s1_ghv_wdatas_T_190518 & io_resp_s1_full_pred_0_hit) & io_s1_valid_dup_0;
  wire             _ghv_wens_70_T =
    s1_ghist_ptr_dup_0_value == 8'h46 & io_resp_s1_full_pred_0_slot_valids_0
    & io_s1_valid_dup_0 | s1_ghist_ptr_dup_0_value == 8'h47 & _s1_ghv_wdatas_T_190528
    & ~(_s1_ghv_wdatas_T_190518 & io_resp_s1_full_pred_0_hit) & io_s1_valid_dup_0;
  wire             _ghv_wens_71_T =
    s1_ghist_ptr_dup_0_value == 8'h47 & io_resp_s1_full_pred_0_slot_valids_0
    & io_s1_valid_dup_0 | s1_ghist_ptr_dup_0_value == 8'h48 & _s1_ghv_wdatas_T_190528
    & ~(_s1_ghv_wdatas_T_190518 & io_resp_s1_full_pred_0_hit) & io_s1_valid_dup_0;
  wire             _ghv_wens_72_T =
    s1_ghist_ptr_dup_0_value == 8'h48 & io_resp_s1_full_pred_0_slot_valids_0
    & io_s1_valid_dup_0 | s1_ghist_ptr_dup_0_value == 8'h49 & _s1_ghv_wdatas_T_190528
    & ~(_s1_ghv_wdatas_T_190518 & io_resp_s1_full_pred_0_hit) & io_s1_valid_dup_0;
  wire             _ghv_wens_73_T =
    s1_ghist_ptr_dup_0_value == 8'h49 & io_resp_s1_full_pred_0_slot_valids_0
    & io_s1_valid_dup_0 | s1_ghist_ptr_dup_0_value == 8'h4A & _s1_ghv_wdatas_T_190528
    & ~(_s1_ghv_wdatas_T_190518 & io_resp_s1_full_pred_0_hit) & io_s1_valid_dup_0;
  wire             _ghv_wens_74_T =
    s1_ghist_ptr_dup_0_value == 8'h4A & io_resp_s1_full_pred_0_slot_valids_0
    & io_s1_valid_dup_0 | s1_ghist_ptr_dup_0_value == 8'h4B & _s1_ghv_wdatas_T_190528
    & ~(_s1_ghv_wdatas_T_190518 & io_resp_s1_full_pred_0_hit) & io_s1_valid_dup_0;
  wire             _ghv_wens_75_T =
    s1_ghist_ptr_dup_0_value == 8'h4B & io_resp_s1_full_pred_0_slot_valids_0
    & io_s1_valid_dup_0 | s1_ghist_ptr_dup_0_value == 8'h4C & _s1_ghv_wdatas_T_190528
    & ~(_s1_ghv_wdatas_T_190518 & io_resp_s1_full_pred_0_hit) & io_s1_valid_dup_0;
  wire             _ghv_wens_76_T =
    s1_ghist_ptr_dup_0_value == 8'h4C & io_resp_s1_full_pred_0_slot_valids_0
    & io_s1_valid_dup_0 | s1_ghist_ptr_dup_0_value == 8'h4D & _s1_ghv_wdatas_T_190528
    & ~(_s1_ghv_wdatas_T_190518 & io_resp_s1_full_pred_0_hit) & io_s1_valid_dup_0;
  wire             _ghv_wens_77_T =
    s1_ghist_ptr_dup_0_value == 8'h4D & io_resp_s1_full_pred_0_slot_valids_0
    & io_s1_valid_dup_0 | s1_ghist_ptr_dup_0_value == 8'h4E & _s1_ghv_wdatas_T_190528
    & ~(_s1_ghv_wdatas_T_190518 & io_resp_s1_full_pred_0_hit) & io_s1_valid_dup_0;
  wire             _ghv_wens_78_T =
    s1_ghist_ptr_dup_0_value == 8'h4E & io_resp_s1_full_pred_0_slot_valids_0
    & io_s1_valid_dup_0 | s1_ghist_ptr_dup_0_value == 8'h4F & _s1_ghv_wdatas_T_190528
    & ~(_s1_ghv_wdatas_T_190518 & io_resp_s1_full_pred_0_hit) & io_s1_valid_dup_0;
  wire             _ghv_wens_79_T =
    s1_ghist_ptr_dup_0_value == 8'h4F & io_resp_s1_full_pred_0_slot_valids_0
    & io_s1_valid_dup_0 | s1_ghist_ptr_dup_0_value == 8'h50 & _s1_ghv_wdatas_T_190528
    & ~(_s1_ghv_wdatas_T_190518 & io_resp_s1_full_pred_0_hit) & io_s1_valid_dup_0;
  wire             _ghv_wens_80_T =
    s1_ghist_ptr_dup_0_value == 8'h50 & io_resp_s1_full_pred_0_slot_valids_0
    & io_s1_valid_dup_0 | s1_ghist_ptr_dup_0_value == 8'h51 & _s1_ghv_wdatas_T_190528
    & ~(_s1_ghv_wdatas_T_190518 & io_resp_s1_full_pred_0_hit) & io_s1_valid_dup_0;
  wire             _ghv_wens_81_T =
    s1_ghist_ptr_dup_0_value == 8'h51 & io_resp_s1_full_pred_0_slot_valids_0
    & io_s1_valid_dup_0 | s1_ghist_ptr_dup_0_value == 8'h52 & _s1_ghv_wdatas_T_190528
    & ~(_s1_ghv_wdatas_T_190518 & io_resp_s1_full_pred_0_hit) & io_s1_valid_dup_0;
  wire             _ghv_wens_82_T =
    s1_ghist_ptr_dup_0_value == 8'h52 & io_resp_s1_full_pred_0_slot_valids_0
    & io_s1_valid_dup_0 | s1_ghist_ptr_dup_0_value == 8'h53 & _s1_ghv_wdatas_T_190528
    & ~(_s1_ghv_wdatas_T_190518 & io_resp_s1_full_pred_0_hit) & io_s1_valid_dup_0;
  wire             _ghv_wens_83_T =
    s1_ghist_ptr_dup_0_value == 8'h53 & io_resp_s1_full_pred_0_slot_valids_0
    & io_s1_valid_dup_0 | s1_ghist_ptr_dup_0_value == 8'h54 & _s1_ghv_wdatas_T_190528
    & ~(_s1_ghv_wdatas_T_190518 & io_resp_s1_full_pred_0_hit) & io_s1_valid_dup_0;
  wire             _ghv_wens_84_T =
    s1_ghist_ptr_dup_0_value == 8'h54 & io_resp_s1_full_pred_0_slot_valids_0
    & io_s1_valid_dup_0 | s1_ghist_ptr_dup_0_value == 8'h55 & _s1_ghv_wdatas_T_190528
    & ~(_s1_ghv_wdatas_T_190518 & io_resp_s1_full_pred_0_hit) & io_s1_valid_dup_0;
  wire             _ghv_wens_85_T =
    s1_ghist_ptr_dup_0_value == 8'h55 & io_resp_s1_full_pred_0_slot_valids_0
    & io_s1_valid_dup_0 | s1_ghist_ptr_dup_0_value == 8'h56 & _s1_ghv_wdatas_T_190528
    & ~(_s1_ghv_wdatas_T_190518 & io_resp_s1_full_pred_0_hit) & io_s1_valid_dup_0;
  wire             _ghv_wens_86_T =
    s1_ghist_ptr_dup_0_value == 8'h56 & io_resp_s1_full_pred_0_slot_valids_0
    & io_s1_valid_dup_0 | s1_ghist_ptr_dup_0_value == 8'h57 & _s1_ghv_wdatas_T_190528
    & ~(_s1_ghv_wdatas_T_190518 & io_resp_s1_full_pred_0_hit) & io_s1_valid_dup_0;
  wire             _ghv_wens_87_T =
    s1_ghist_ptr_dup_0_value == 8'h57 & io_resp_s1_full_pred_0_slot_valids_0
    & io_s1_valid_dup_0 | s1_ghist_ptr_dup_0_value == 8'h58 & _s1_ghv_wdatas_T_190528
    & ~(_s1_ghv_wdatas_T_190518 & io_resp_s1_full_pred_0_hit) & io_s1_valid_dup_0;
  wire             _ghv_wens_88_T =
    s1_ghist_ptr_dup_0_value == 8'h58 & io_resp_s1_full_pred_0_slot_valids_0
    & io_s1_valid_dup_0 | s1_ghist_ptr_dup_0_value == 8'h59 & _s1_ghv_wdatas_T_190528
    & ~(_s1_ghv_wdatas_T_190518 & io_resp_s1_full_pred_0_hit) & io_s1_valid_dup_0;
  wire             _ghv_wens_89_T =
    s1_ghist_ptr_dup_0_value == 8'h59 & io_resp_s1_full_pred_0_slot_valids_0
    & io_s1_valid_dup_0 | s1_ghist_ptr_dup_0_value == 8'h5A & _s1_ghv_wdatas_T_190528
    & ~(_s1_ghv_wdatas_T_190518 & io_resp_s1_full_pred_0_hit) & io_s1_valid_dup_0;
  wire             _ghv_wens_90_T =
    s1_ghist_ptr_dup_0_value == 8'h5A & io_resp_s1_full_pred_0_slot_valids_0
    & io_s1_valid_dup_0 | s1_ghist_ptr_dup_0_value == 8'h5B & _s1_ghv_wdatas_T_190528
    & ~(_s1_ghv_wdatas_T_190518 & io_resp_s1_full_pred_0_hit) & io_s1_valid_dup_0;
  wire             _ghv_wens_91_T =
    s1_ghist_ptr_dup_0_value == 8'h5B & io_resp_s1_full_pred_0_slot_valids_0
    & io_s1_valid_dup_0 | s1_ghist_ptr_dup_0_value == 8'h5C & _s1_ghv_wdatas_T_190528
    & ~(_s1_ghv_wdatas_T_190518 & io_resp_s1_full_pred_0_hit) & io_s1_valid_dup_0;
  wire             _ghv_wens_92_T =
    s1_ghist_ptr_dup_0_value == 8'h5C & io_resp_s1_full_pred_0_slot_valids_0
    & io_s1_valid_dup_0 | s1_ghist_ptr_dup_0_value == 8'h5D & _s1_ghv_wdatas_T_190528
    & ~(_s1_ghv_wdatas_T_190518 & io_resp_s1_full_pred_0_hit) & io_s1_valid_dup_0;
  wire             _ghv_wens_93_T =
    s1_ghist_ptr_dup_0_value == 8'h5D & io_resp_s1_full_pred_0_slot_valids_0
    & io_s1_valid_dup_0 | s1_ghist_ptr_dup_0_value == 8'h5E & _s1_ghv_wdatas_T_190528
    & ~(_s1_ghv_wdatas_T_190518 & io_resp_s1_full_pred_0_hit) & io_s1_valid_dup_0;
  wire             _ghv_wens_94_T =
    s1_ghist_ptr_dup_0_value == 8'h5E & io_resp_s1_full_pred_0_slot_valids_0
    & io_s1_valid_dup_0 | s1_ghist_ptr_dup_0_value == 8'h5F & _s1_ghv_wdatas_T_190528
    & ~(_s1_ghv_wdatas_T_190518 & io_resp_s1_full_pred_0_hit) & io_s1_valid_dup_0;
  wire             _ghv_wens_95_T =
    s1_ghist_ptr_dup_0_value == 8'h5F & io_resp_s1_full_pred_0_slot_valids_0
    & io_s1_valid_dup_0 | s1_ghist_ptr_dup_0_value == 8'h60 & _s1_ghv_wdatas_T_190528
    & ~(_s1_ghv_wdatas_T_190518 & io_resp_s1_full_pred_0_hit) & io_s1_valid_dup_0;
  wire             _ghv_wens_96_T =
    s1_ghist_ptr_dup_0_value == 8'h60 & io_resp_s1_full_pred_0_slot_valids_0
    & io_s1_valid_dup_0 | s1_ghist_ptr_dup_0_value == 8'h61 & _s1_ghv_wdatas_T_190528
    & ~(_s1_ghv_wdatas_T_190518 & io_resp_s1_full_pred_0_hit) & io_s1_valid_dup_0;
  wire             _ghv_wens_97_T =
    s1_ghist_ptr_dup_0_value == 8'h61 & io_resp_s1_full_pred_0_slot_valids_0
    & io_s1_valid_dup_0 | s1_ghist_ptr_dup_0_value == 8'h62 & _s1_ghv_wdatas_T_190528
    & ~(_s1_ghv_wdatas_T_190518 & io_resp_s1_full_pred_0_hit) & io_s1_valid_dup_0;
  wire             _ghv_wens_98_T =
    s1_ghist_ptr_dup_0_value == 8'h62 & io_resp_s1_full_pred_0_slot_valids_0
    & io_s1_valid_dup_0 | s1_ghist_ptr_dup_0_value == 8'h63 & _s1_ghv_wdatas_T_190528
    & ~(_s1_ghv_wdatas_T_190518 & io_resp_s1_full_pred_0_hit) & io_s1_valid_dup_0;
  wire             _ghv_wens_99_T =
    s1_ghist_ptr_dup_0_value == 8'h63 & io_resp_s1_full_pred_0_slot_valids_0
    & io_s1_valid_dup_0 | s1_ghist_ptr_dup_0_value == 8'h64 & _s1_ghv_wdatas_T_190528
    & ~(_s1_ghv_wdatas_T_190518 & io_resp_s1_full_pred_0_hit) & io_s1_valid_dup_0;
  wire             _ghv_wens_100_T =
    s1_ghist_ptr_dup_0_value == 8'h64 & io_resp_s1_full_pred_0_slot_valids_0
    & io_s1_valid_dup_0 | s1_ghist_ptr_dup_0_value == 8'h65 & _s1_ghv_wdatas_T_190528
    & ~(_s1_ghv_wdatas_T_190518 & io_resp_s1_full_pred_0_hit) & io_s1_valid_dup_0;
  wire             _ghv_wens_101_T =
    s1_ghist_ptr_dup_0_value == 8'h65 & io_resp_s1_full_pred_0_slot_valids_0
    & io_s1_valid_dup_0 | s1_ghist_ptr_dup_0_value == 8'h66 & _s1_ghv_wdatas_T_190528
    & ~(_s1_ghv_wdatas_T_190518 & io_resp_s1_full_pred_0_hit) & io_s1_valid_dup_0;
  wire             _ghv_wens_102_T =
    s1_ghist_ptr_dup_0_value == 8'h66 & io_resp_s1_full_pred_0_slot_valids_0
    & io_s1_valid_dup_0 | s1_ghist_ptr_dup_0_value == 8'h67 & _s1_ghv_wdatas_T_190528
    & ~(_s1_ghv_wdatas_T_190518 & io_resp_s1_full_pred_0_hit) & io_s1_valid_dup_0;
  wire             _ghv_wens_103_T =
    s1_ghist_ptr_dup_0_value == 8'h67 & io_resp_s1_full_pred_0_slot_valids_0
    & io_s1_valid_dup_0 | s1_ghist_ptr_dup_0_value == 8'h68 & _s1_ghv_wdatas_T_190528
    & ~(_s1_ghv_wdatas_T_190518 & io_resp_s1_full_pred_0_hit) & io_s1_valid_dup_0;
  wire             _ghv_wens_104_T =
    s1_ghist_ptr_dup_0_value == 8'h68 & io_resp_s1_full_pred_0_slot_valids_0
    & io_s1_valid_dup_0 | s1_ghist_ptr_dup_0_value == 8'h69 & _s1_ghv_wdatas_T_190528
    & ~(_s1_ghv_wdatas_T_190518 & io_resp_s1_full_pred_0_hit) & io_s1_valid_dup_0;
  wire             _ghv_wens_105_T =
    s1_ghist_ptr_dup_0_value == 8'h69 & io_resp_s1_full_pred_0_slot_valids_0
    & io_s1_valid_dup_0 | s1_ghist_ptr_dup_0_value == 8'h6A & _s1_ghv_wdatas_T_190528
    & ~(_s1_ghv_wdatas_T_190518 & io_resp_s1_full_pred_0_hit) & io_s1_valid_dup_0;
  wire             _ghv_wens_106_T =
    s1_ghist_ptr_dup_0_value == 8'h6A & io_resp_s1_full_pred_0_slot_valids_0
    & io_s1_valid_dup_0 | s1_ghist_ptr_dup_0_value == 8'h6B & _s1_ghv_wdatas_T_190528
    & ~(_s1_ghv_wdatas_T_190518 & io_resp_s1_full_pred_0_hit) & io_s1_valid_dup_0;
  wire             _ghv_wens_107_T =
    s1_ghist_ptr_dup_0_value == 8'h6B & io_resp_s1_full_pred_0_slot_valids_0
    & io_s1_valid_dup_0 | s1_ghist_ptr_dup_0_value == 8'h6C & _s1_ghv_wdatas_T_190528
    & ~(_s1_ghv_wdatas_T_190518 & io_resp_s1_full_pred_0_hit) & io_s1_valid_dup_0;
  wire             _ghv_wens_108_T =
    s1_ghist_ptr_dup_0_value == 8'h6C & io_resp_s1_full_pred_0_slot_valids_0
    & io_s1_valid_dup_0 | s1_ghist_ptr_dup_0_value == 8'h6D & _s1_ghv_wdatas_T_190528
    & ~(_s1_ghv_wdatas_T_190518 & io_resp_s1_full_pred_0_hit) & io_s1_valid_dup_0;
  wire             _ghv_wens_109_T =
    s1_ghist_ptr_dup_0_value == 8'h6D & io_resp_s1_full_pred_0_slot_valids_0
    & io_s1_valid_dup_0 | s1_ghist_ptr_dup_0_value == 8'h6E & _s1_ghv_wdatas_T_190528
    & ~(_s1_ghv_wdatas_T_190518 & io_resp_s1_full_pred_0_hit) & io_s1_valid_dup_0;
  wire             _ghv_wens_110_T =
    s1_ghist_ptr_dup_0_value == 8'h6E & io_resp_s1_full_pred_0_slot_valids_0
    & io_s1_valid_dup_0 | s1_ghist_ptr_dup_0_value == 8'h6F & _s1_ghv_wdatas_T_190528
    & ~(_s1_ghv_wdatas_T_190518 & io_resp_s1_full_pred_0_hit) & io_s1_valid_dup_0;
  wire             _ghv_wens_111_T =
    s1_ghist_ptr_dup_0_value == 8'h6F & io_resp_s1_full_pred_0_slot_valids_0
    & io_s1_valid_dup_0 | s1_ghist_ptr_dup_0_value == 8'h70 & _s1_ghv_wdatas_T_190528
    & ~(_s1_ghv_wdatas_T_190518 & io_resp_s1_full_pred_0_hit) & io_s1_valid_dup_0;
  wire             _ghv_wens_112_T =
    s1_ghist_ptr_dup_0_value == 8'h70 & io_resp_s1_full_pred_0_slot_valids_0
    & io_s1_valid_dup_0 | s1_ghist_ptr_dup_0_value == 8'h71 & _s1_ghv_wdatas_T_190528
    & ~(_s1_ghv_wdatas_T_190518 & io_resp_s1_full_pred_0_hit) & io_s1_valid_dup_0;
  wire             _ghv_wens_113_T =
    s1_ghist_ptr_dup_0_value == 8'h71 & io_resp_s1_full_pred_0_slot_valids_0
    & io_s1_valid_dup_0 | s1_ghist_ptr_dup_0_value == 8'h72 & _s1_ghv_wdatas_T_190528
    & ~(_s1_ghv_wdatas_T_190518 & io_resp_s1_full_pred_0_hit) & io_s1_valid_dup_0;
  wire             _ghv_wens_114_T =
    s1_ghist_ptr_dup_0_value == 8'h72 & io_resp_s1_full_pred_0_slot_valids_0
    & io_s1_valid_dup_0 | s1_ghist_ptr_dup_0_value == 8'h73 & _s1_ghv_wdatas_T_190528
    & ~(_s1_ghv_wdatas_T_190518 & io_resp_s1_full_pred_0_hit) & io_s1_valid_dup_0;
  wire             _ghv_wens_115_T =
    s1_ghist_ptr_dup_0_value == 8'h73 & io_resp_s1_full_pred_0_slot_valids_0
    & io_s1_valid_dup_0 | s1_ghist_ptr_dup_0_value == 8'h74 & _s1_ghv_wdatas_T_190528
    & ~(_s1_ghv_wdatas_T_190518 & io_resp_s1_full_pred_0_hit) & io_s1_valid_dup_0;
  wire             _ghv_wens_116_T =
    s1_ghist_ptr_dup_0_value == 8'h74 & io_resp_s1_full_pred_0_slot_valids_0
    & io_s1_valid_dup_0 | s1_ghist_ptr_dup_0_value == 8'h75 & _s1_ghv_wdatas_T_190528
    & ~(_s1_ghv_wdatas_T_190518 & io_resp_s1_full_pred_0_hit) & io_s1_valid_dup_0;
  wire             _ghv_wens_117_T =
    s1_ghist_ptr_dup_0_value == 8'h75 & io_resp_s1_full_pred_0_slot_valids_0
    & io_s1_valid_dup_0 | s1_ghist_ptr_dup_0_value == 8'h76 & _s1_ghv_wdatas_T_190528
    & ~(_s1_ghv_wdatas_T_190518 & io_resp_s1_full_pred_0_hit) & io_s1_valid_dup_0;
  wire             _ghv_wens_118_T =
    s1_ghist_ptr_dup_0_value == 8'h76 & io_resp_s1_full_pred_0_slot_valids_0
    & io_s1_valid_dup_0 | s1_ghist_ptr_dup_0_value == 8'h77 & _s1_ghv_wdatas_T_190528
    & ~(_s1_ghv_wdatas_T_190518 & io_resp_s1_full_pred_0_hit) & io_s1_valid_dup_0;
  wire             _ghv_wens_119_T =
    s1_ghist_ptr_dup_0_value == 8'h77 & io_resp_s1_full_pred_0_slot_valids_0
    & io_s1_valid_dup_0 | s1_ghist_ptr_dup_0_value == 8'h78 & _s1_ghv_wdatas_T_190528
    & ~(_s1_ghv_wdatas_T_190518 & io_resp_s1_full_pred_0_hit) & io_s1_valid_dup_0;
  wire             _ghv_wens_120_T =
    s1_ghist_ptr_dup_0_value == 8'h78 & io_resp_s1_full_pred_0_slot_valids_0
    & io_s1_valid_dup_0 | s1_ghist_ptr_dup_0_value == 8'h79 & _s1_ghv_wdatas_T_190528
    & ~(_s1_ghv_wdatas_T_190518 & io_resp_s1_full_pred_0_hit) & io_s1_valid_dup_0;
  wire             _ghv_wens_121_T =
    s1_ghist_ptr_dup_0_value == 8'h79 & io_resp_s1_full_pred_0_slot_valids_0
    & io_s1_valid_dup_0 | s1_ghist_ptr_dup_0_value == 8'h7A & _s1_ghv_wdatas_T_190528
    & ~(_s1_ghv_wdatas_T_190518 & io_resp_s1_full_pred_0_hit) & io_s1_valid_dup_0;
  wire             _ghv_wens_122_T =
    s1_ghist_ptr_dup_0_value == 8'h7A & io_resp_s1_full_pred_0_slot_valids_0
    & io_s1_valid_dup_0 | s1_ghist_ptr_dup_0_value == 8'h7B & _s1_ghv_wdatas_T_190528
    & ~(_s1_ghv_wdatas_T_190518 & io_resp_s1_full_pred_0_hit) & io_s1_valid_dup_0;
  wire             _ghv_wens_123_T =
    s1_ghist_ptr_dup_0_value == 8'h7B & io_resp_s1_full_pred_0_slot_valids_0
    & io_s1_valid_dup_0 | s1_ghist_ptr_dup_0_value == 8'h7C & _s1_ghv_wdatas_T_190528
    & ~(_s1_ghv_wdatas_T_190518 & io_resp_s1_full_pred_0_hit) & io_s1_valid_dup_0;
  wire             _ghv_wens_124_T =
    s1_ghist_ptr_dup_0_value == 8'h7C & io_resp_s1_full_pred_0_slot_valids_0
    & io_s1_valid_dup_0 | s1_ghist_ptr_dup_0_value == 8'h7D & _s1_ghv_wdatas_T_190528
    & ~(_s1_ghv_wdatas_T_190518 & io_resp_s1_full_pred_0_hit) & io_s1_valid_dup_0;
  wire             _ghv_wens_125_T =
    s1_ghist_ptr_dup_0_value == 8'h7D & io_resp_s1_full_pred_0_slot_valids_0
    & io_s1_valid_dup_0 | s1_ghist_ptr_dup_0_value == 8'h7E & _s1_ghv_wdatas_T_190528
    & ~(_s1_ghv_wdatas_T_190518 & io_resp_s1_full_pred_0_hit) & io_s1_valid_dup_0;
  wire             _ghv_wens_126_T =
    s1_ghist_ptr_dup_0_value == 8'h7E & io_resp_s1_full_pred_0_slot_valids_0
    & io_s1_valid_dup_0 | s1_ghist_ptr_dup_0_value == 8'h7F & _s1_ghv_wdatas_T_190528
    & ~(_s1_ghv_wdatas_T_190518 & io_resp_s1_full_pred_0_hit) & io_s1_valid_dup_0;
  wire             _ghv_wens_127_T =
    s1_ghist_ptr_dup_0_value == 8'h7F & io_resp_s1_full_pred_0_slot_valids_0
    & io_s1_valid_dup_0 | s1_ghist_ptr_dup_0_value == 8'h80 & _s1_ghv_wdatas_T_190528
    & ~(_s1_ghv_wdatas_T_190518 & io_resp_s1_full_pred_0_hit) & io_s1_valid_dup_0;
  wire             _ghv_wens_128_T =
    s1_ghist_ptr_dup_0_value == 8'h80 & io_resp_s1_full_pred_0_slot_valids_0
    & io_s1_valid_dup_0 | s1_ghist_ptr_dup_0_value == 8'h81 & _s1_ghv_wdatas_T_190528
    & ~(_s1_ghv_wdatas_T_190518 & io_resp_s1_full_pred_0_hit) & io_s1_valid_dup_0;
  wire             _ghv_wens_129_T =
    s1_ghist_ptr_dup_0_value == 8'h81 & io_resp_s1_full_pred_0_slot_valids_0
    & io_s1_valid_dup_0 | s1_ghist_ptr_dup_0_value == 8'h82 & _s1_ghv_wdatas_T_190528
    & ~(_s1_ghv_wdatas_T_190518 & io_resp_s1_full_pred_0_hit) & io_s1_valid_dup_0;
  wire             _ghv_wens_130_T =
    s1_ghist_ptr_dup_0_value == 8'h82 & io_resp_s1_full_pred_0_slot_valids_0
    & io_s1_valid_dup_0 | s1_ghist_ptr_dup_0_value == 8'h83 & _s1_ghv_wdatas_T_190528
    & ~(_s1_ghv_wdatas_T_190518 & io_resp_s1_full_pred_0_hit) & io_s1_valid_dup_0;
  wire             _ghv_wens_131_T =
    s1_ghist_ptr_dup_0_value == 8'h83 & io_resp_s1_full_pred_0_slot_valids_0
    & io_s1_valid_dup_0 | s1_ghist_ptr_dup_0_value == 8'h84 & _s1_ghv_wdatas_T_190528
    & ~(_s1_ghv_wdatas_T_190518 & io_resp_s1_full_pred_0_hit) & io_s1_valid_dup_0;
  wire             _ghv_wens_132_T =
    s1_ghist_ptr_dup_0_value == 8'h84 & io_resp_s1_full_pred_0_slot_valids_0
    & io_s1_valid_dup_0 | s1_ghist_ptr_dup_0_value == 8'h85 & _s1_ghv_wdatas_T_190528
    & ~(_s1_ghv_wdatas_T_190518 & io_resp_s1_full_pred_0_hit) & io_s1_valid_dup_0;
  wire             _ghv_wens_133_T =
    s1_ghist_ptr_dup_0_value == 8'h85 & io_resp_s1_full_pred_0_slot_valids_0
    & io_s1_valid_dup_0 | s1_ghist_ptr_dup_0_value == 8'h86 & _s1_ghv_wdatas_T_190528
    & ~(_s1_ghv_wdatas_T_190518 & io_resp_s1_full_pred_0_hit) & io_s1_valid_dup_0;
  wire             _ghv_wens_134_T =
    s1_ghist_ptr_dup_0_value == 8'h86 & io_resp_s1_full_pred_0_slot_valids_0
    & io_s1_valid_dup_0 | s1_ghist_ptr_dup_0_value == 8'h87 & _s1_ghv_wdatas_T_190528
    & ~(_s1_ghv_wdatas_T_190518 & io_resp_s1_full_pred_0_hit) & io_s1_valid_dup_0;
  wire             _ghv_wens_135_T =
    s1_ghist_ptr_dup_0_value == 8'h87 & io_resp_s1_full_pred_0_slot_valids_0
    & io_s1_valid_dup_0 | s1_ghist_ptr_dup_0_value == 8'h88 & _s1_ghv_wdatas_T_190528
    & ~(_s1_ghv_wdatas_T_190518 & io_resp_s1_full_pred_0_hit) & io_s1_valid_dup_0;
  wire             _ghv_wens_136_T =
    s1_ghist_ptr_dup_0_value == 8'h88 & io_resp_s1_full_pred_0_slot_valids_0
    & io_s1_valid_dup_0 | s1_ghist_ptr_dup_0_value == 8'h89 & _s1_ghv_wdatas_T_190528
    & ~(_s1_ghv_wdatas_T_190518 & io_resp_s1_full_pred_0_hit) & io_s1_valid_dup_0;
  wire             _ghv_wens_137_T =
    s1_ghist_ptr_dup_0_value == 8'h89 & io_resp_s1_full_pred_0_slot_valids_0
    & io_s1_valid_dup_0 | s1_ghist_ptr_dup_0_value == 8'h8A & _s1_ghv_wdatas_T_190528
    & ~(_s1_ghv_wdatas_T_190518 & io_resp_s1_full_pred_0_hit) & io_s1_valid_dup_0;
  wire             _ghv_wens_138_T =
    s1_ghist_ptr_dup_0_value == 8'h8A & io_resp_s1_full_pred_0_slot_valids_0
    & io_s1_valid_dup_0 | s1_ghist_ptr_dup_0_value == 8'h8B & _s1_ghv_wdatas_T_190528
    & ~(_s1_ghv_wdatas_T_190518 & io_resp_s1_full_pred_0_hit) & io_s1_valid_dup_0;
  wire             _ghv_wens_139_T =
    s1_ghist_ptr_dup_0_value == 8'h8B & io_resp_s1_full_pred_0_slot_valids_0
    & io_s1_valid_dup_0 | s1_ghist_ptr_dup_0_value == 8'h8C & _s1_ghv_wdatas_T_190528
    & ~(_s1_ghv_wdatas_T_190518 & io_resp_s1_full_pred_0_hit) & io_s1_valid_dup_0;
  wire             _ghv_wens_140_T =
    s1_ghist_ptr_dup_0_value == 8'h8C & io_resp_s1_full_pred_0_slot_valids_0
    & io_s1_valid_dup_0 | s1_ghist_ptr_dup_0_value == 8'h8D & _s1_ghv_wdatas_T_190528
    & ~(_s1_ghv_wdatas_T_190518 & io_resp_s1_full_pred_0_hit) & io_s1_valid_dup_0;
  wire             _ghv_wens_141_T =
    s1_ghist_ptr_dup_0_value == 8'h8D & io_resp_s1_full_pred_0_slot_valids_0
    & io_s1_valid_dup_0 | s1_ghist_ptr_dup_0_value == 8'h8E & _s1_ghv_wdatas_T_190528
    & ~(_s1_ghv_wdatas_T_190518 & io_resp_s1_full_pred_0_hit) & io_s1_valid_dup_0;
  wire             _ghv_wens_142_T =
    s1_ghist_ptr_dup_0_value == 8'h8E & io_resp_s1_full_pred_0_slot_valids_0
    & io_s1_valid_dup_0 | s1_ghist_ptr_dup_0_value == 8'h8F & _s1_ghv_wdatas_T_190528
    & ~(_s1_ghv_wdatas_T_190518 & io_resp_s1_full_pred_0_hit) & io_s1_valid_dup_0;
  wire             _ghv_wens_143_T =
    s1_ghist_ptr_dup_0_value == 8'h8F & io_resp_s1_full_pred_0_slot_valids_0
    & io_s1_valid_dup_0 | s1_ghist_ptr_dup_0_value == 8'h90 & _s1_ghv_wdatas_T_190528
    & ~(_s1_ghv_wdatas_T_190518 & io_resp_s1_full_pred_0_hit) & io_s1_valid_dup_0;
  wire             _ghv_wens_144_T =
    s1_ghist_ptr_dup_0_value == 8'h90 & io_resp_s1_full_pred_0_slot_valids_0
    & io_s1_valid_dup_0 | s1_ghist_ptr_dup_0_value == 8'h91 & _s1_ghv_wdatas_T_190528
    & ~(_s1_ghv_wdatas_T_190518 & io_resp_s1_full_pred_0_hit) & io_s1_valid_dup_0;
  wire             _ghv_wens_145_T =
    s1_ghist_ptr_dup_0_value == 8'h91 & io_resp_s1_full_pred_0_slot_valids_0
    & io_s1_valid_dup_0 | s1_ghist_ptr_dup_0_value == 8'h92 & _s1_ghv_wdatas_T_190528
    & ~(_s1_ghv_wdatas_T_190518 & io_resp_s1_full_pred_0_hit) & io_s1_valid_dup_0;
  wire             _ghv_wens_146_T =
    s1_ghist_ptr_dup_0_value == 8'h92 & io_resp_s1_full_pred_0_slot_valids_0
    & io_s1_valid_dup_0 | s1_ghist_ptr_dup_0_value == 8'h93 & _s1_ghv_wdatas_T_190528
    & ~(_s1_ghv_wdatas_T_190518 & io_resp_s1_full_pred_0_hit) & io_s1_valid_dup_0;
  wire             _ghv_wens_147_T =
    s1_ghist_ptr_dup_0_value == 8'h93 & io_resp_s1_full_pred_0_slot_valids_0
    & io_s1_valid_dup_0 | s1_ghist_ptr_dup_0_value == 8'h94 & _s1_ghv_wdatas_T_190528
    & ~(_s1_ghv_wdatas_T_190518 & io_resp_s1_full_pred_0_hit) & io_s1_valid_dup_0;
  wire             _ghv_wens_148_T =
    s1_ghist_ptr_dup_0_value == 8'h94 & io_resp_s1_full_pred_0_slot_valids_0
    & io_s1_valid_dup_0 | s1_ghist_ptr_dup_0_value == 8'h95 & _s1_ghv_wdatas_T_190528
    & ~(_s1_ghv_wdatas_T_190518 & io_resp_s1_full_pred_0_hit) & io_s1_valid_dup_0;
  wire             _ghv_wens_149_T =
    s1_ghist_ptr_dup_0_value == 8'h95 & io_resp_s1_full_pred_0_slot_valids_0
    & io_s1_valid_dup_0 | s1_ghist_ptr_dup_0_value == 8'h96 & _s1_ghv_wdatas_T_190528
    & ~(_s1_ghv_wdatas_T_190518 & io_resp_s1_full_pred_0_hit) & io_s1_valid_dup_0;
  wire             _ghv_wens_150_T =
    s1_ghist_ptr_dup_0_value == 8'h96 & io_resp_s1_full_pred_0_slot_valids_0
    & io_s1_valid_dup_0 | s1_ghist_ptr_dup_0_value == 8'h97 & _s1_ghv_wdatas_T_190528
    & ~(_s1_ghv_wdatas_T_190518 & io_resp_s1_full_pred_0_hit) & io_s1_valid_dup_0;
  wire             _ghv_wens_151_T =
    s1_ghist_ptr_dup_0_value == 8'h97 & io_resp_s1_full_pred_0_slot_valids_0
    & io_s1_valid_dup_0 | s1_ghist_ptr_dup_0_value == 8'h98 & _s1_ghv_wdatas_T_190528
    & ~(_s1_ghv_wdatas_T_190518 & io_resp_s1_full_pred_0_hit) & io_s1_valid_dup_0;
  wire             _ghv_wens_152_T =
    s1_ghist_ptr_dup_0_value == 8'h98 & io_resp_s1_full_pred_0_slot_valids_0
    & io_s1_valid_dup_0 | s1_ghist_ptr_dup_0_value == 8'h99 & _s1_ghv_wdatas_T_190528
    & ~(_s1_ghv_wdatas_T_190518 & io_resp_s1_full_pred_0_hit) & io_s1_valid_dup_0;
  wire             _ghv_wens_153_T =
    s1_ghist_ptr_dup_0_value == 8'h99 & io_resp_s1_full_pred_0_slot_valids_0
    & io_s1_valid_dup_0 | s1_ghist_ptr_dup_0_value == 8'h9A & _s1_ghv_wdatas_T_190528
    & ~(_s1_ghv_wdatas_T_190518 & io_resp_s1_full_pred_0_hit) & io_s1_valid_dup_0;
  wire             _ghv_wens_154_T =
    s1_ghist_ptr_dup_0_value == 8'h9A & io_resp_s1_full_pred_0_slot_valids_0
    & io_s1_valid_dup_0 | s1_ghist_ptr_dup_0_value == 8'h9B & _s1_ghv_wdatas_T_190528
    & ~(_s1_ghv_wdatas_T_190518 & io_resp_s1_full_pred_0_hit) & io_s1_valid_dup_0;
  wire             _ghv_wens_155_T =
    s1_ghist_ptr_dup_0_value == 8'h9B & io_resp_s1_full_pred_0_slot_valids_0
    & io_s1_valid_dup_0 | s1_ghist_ptr_dup_0_value == 8'h9C & _s1_ghv_wdatas_T_190528
    & ~(_s1_ghv_wdatas_T_190518 & io_resp_s1_full_pred_0_hit) & io_s1_valid_dup_0;
  wire             _ghv_wens_156_T =
    s1_ghist_ptr_dup_0_value == 8'h9C & io_resp_s1_full_pred_0_slot_valids_0
    & io_s1_valid_dup_0 | s1_ghist_ptr_dup_0_value == 8'h9D & _s1_ghv_wdatas_T_190528
    & ~(_s1_ghv_wdatas_T_190518 & io_resp_s1_full_pred_0_hit) & io_s1_valid_dup_0;
  wire             _ghv_wens_157_T =
    s1_ghist_ptr_dup_0_value == 8'h9D & io_resp_s1_full_pred_0_slot_valids_0
    & io_s1_valid_dup_0 | s1_ghist_ptr_dup_0_value == 8'h9E & _s1_ghv_wdatas_T_190528
    & ~(_s1_ghv_wdatas_T_190518 & io_resp_s1_full_pred_0_hit) & io_s1_valid_dup_0;
  wire             _ghv_wens_158_T =
    s1_ghist_ptr_dup_0_value == 8'h9E & io_resp_s1_full_pred_0_slot_valids_0
    & io_s1_valid_dup_0 | s1_ghist_ptr_dup_0_value == 8'h9F & _s1_ghv_wdatas_T_190528
    & ~(_s1_ghv_wdatas_T_190518 & io_resp_s1_full_pred_0_hit) & io_s1_valid_dup_0;
  wire             _ghv_wens_159_T =
    s1_ghist_ptr_dup_0_value == 8'h9F & io_resp_s1_full_pred_0_slot_valids_0
    & io_s1_valid_dup_0 | s1_ghist_ptr_dup_0_value == 8'hA0 & _s1_ghv_wdatas_T_190528
    & ~(_s1_ghv_wdatas_T_190518 & io_resp_s1_full_pred_0_hit) & io_s1_valid_dup_0;
  wire             _ghv_wens_160_T =
    s1_ghist_ptr_dup_0_value == 8'hA0 & io_resp_s1_full_pred_0_slot_valids_0
    & io_s1_valid_dup_0 | s1_ghist_ptr_dup_0_value == 8'hA1 & _s1_ghv_wdatas_T_190528
    & ~(_s1_ghv_wdatas_T_190518 & io_resp_s1_full_pred_0_hit) & io_s1_valid_dup_0;
  wire             _ghv_wens_161_T =
    s1_ghist_ptr_dup_0_value == 8'hA1 & io_resp_s1_full_pred_0_slot_valids_0
    & io_s1_valid_dup_0 | s1_ghist_ptr_dup_0_value == 8'hA2 & _s1_ghv_wdatas_T_190528
    & ~(_s1_ghv_wdatas_T_190518 & io_resp_s1_full_pred_0_hit) & io_s1_valid_dup_0;
  wire             _ghv_wens_162_T =
    s1_ghist_ptr_dup_0_value == 8'hA2 & io_resp_s1_full_pred_0_slot_valids_0
    & io_s1_valid_dup_0 | s1_ghist_ptr_dup_0_value == 8'hA3 & _s1_ghv_wdatas_T_190528
    & ~(_s1_ghv_wdatas_T_190518 & io_resp_s1_full_pred_0_hit) & io_s1_valid_dup_0;
  wire             _ghv_wens_163_T =
    s1_ghist_ptr_dup_0_value == 8'hA3 & io_resp_s1_full_pred_0_slot_valids_0
    & io_s1_valid_dup_0 | s1_ghist_ptr_dup_0_value == 8'hA4 & _s1_ghv_wdatas_T_190528
    & ~(_s1_ghv_wdatas_T_190518 & io_resp_s1_full_pred_0_hit) & io_s1_valid_dup_0;
  wire             _ghv_wens_164_T =
    s1_ghist_ptr_dup_0_value == 8'hA4 & io_resp_s1_full_pred_0_slot_valids_0
    & io_s1_valid_dup_0 | s1_ghist_ptr_dup_0_value == 8'hA5 & _s1_ghv_wdatas_T_190528
    & ~(_s1_ghv_wdatas_T_190518 & io_resp_s1_full_pred_0_hit) & io_s1_valid_dup_0;
  wire             _ghv_wens_165_T =
    s1_ghist_ptr_dup_0_value == 8'hA5 & io_resp_s1_full_pred_0_slot_valids_0
    & io_s1_valid_dup_0 | s1_ghist_ptr_dup_0_value == 8'hA6 & _s1_ghv_wdatas_T_190528
    & ~(_s1_ghv_wdatas_T_190518 & io_resp_s1_full_pred_0_hit) & io_s1_valid_dup_0;
  wire             _ghv_wens_166_T =
    s1_ghist_ptr_dup_0_value == 8'hA6 & io_resp_s1_full_pred_0_slot_valids_0
    & io_s1_valid_dup_0 | s1_ghist_ptr_dup_0_value == 8'hA7 & _s1_ghv_wdatas_T_190528
    & ~(_s1_ghv_wdatas_T_190518 & io_resp_s1_full_pred_0_hit) & io_s1_valid_dup_0;
  wire             _ghv_wens_167_T =
    s1_ghist_ptr_dup_0_value == 8'hA7 & io_resp_s1_full_pred_0_slot_valids_0
    & io_s1_valid_dup_0 | s1_ghist_ptr_dup_0_value == 8'hA8 & _s1_ghv_wdatas_T_190528
    & ~(_s1_ghv_wdatas_T_190518 & io_resp_s1_full_pred_0_hit) & io_s1_valid_dup_0;
  wire             _ghv_wens_168_T =
    s1_ghist_ptr_dup_0_value == 8'hA8 & io_resp_s1_full_pred_0_slot_valids_0
    & io_s1_valid_dup_0 | s1_ghist_ptr_dup_0_value == 8'hA9 & _s1_ghv_wdatas_T_190528
    & ~(_s1_ghv_wdatas_T_190518 & io_resp_s1_full_pred_0_hit) & io_s1_valid_dup_0;
  wire             _ghv_wens_169_T =
    s1_ghist_ptr_dup_0_value == 8'hA9 & io_resp_s1_full_pred_0_slot_valids_0
    & io_s1_valid_dup_0 | s1_ghist_ptr_dup_0_value == 8'hAA & _s1_ghv_wdatas_T_190528
    & ~(_s1_ghv_wdatas_T_190518 & io_resp_s1_full_pred_0_hit) & io_s1_valid_dup_0;
  wire             _ghv_wens_170_T =
    s1_ghist_ptr_dup_0_value == 8'hAA & io_resp_s1_full_pred_0_slot_valids_0
    & io_s1_valid_dup_0 | s1_ghist_ptr_dup_0_value == 8'hAB & _s1_ghv_wdatas_T_190528
    & ~(_s1_ghv_wdatas_T_190518 & io_resp_s1_full_pred_0_hit) & io_s1_valid_dup_0;
  wire             _ghv_wens_171_T =
    s1_ghist_ptr_dup_0_value == 8'hAB & io_resp_s1_full_pred_0_slot_valids_0
    & io_s1_valid_dup_0 | s1_ghist_ptr_dup_0_value == 8'hAC & _s1_ghv_wdatas_T_190528
    & ~(_s1_ghv_wdatas_T_190518 & io_resp_s1_full_pred_0_hit) & io_s1_valid_dup_0;
  wire             _ghv_wens_172_T =
    s1_ghist_ptr_dup_0_value == 8'hAC & io_resp_s1_full_pred_0_slot_valids_0
    & io_s1_valid_dup_0 | s1_ghist_ptr_dup_0_value == 8'hAD & _s1_ghv_wdatas_T_190528
    & ~(_s1_ghv_wdatas_T_190518 & io_resp_s1_full_pred_0_hit) & io_s1_valid_dup_0;
  wire             _ghv_wens_173_T =
    s1_ghist_ptr_dup_0_value == 8'hAD & io_resp_s1_full_pred_0_slot_valids_0
    & io_s1_valid_dup_0 | s1_ghist_ptr_dup_0_value == 8'hAE & _s1_ghv_wdatas_T_190528
    & ~(_s1_ghv_wdatas_T_190518 & io_resp_s1_full_pred_0_hit) & io_s1_valid_dup_0;
  wire             _ghv_wens_174_T =
    s1_ghist_ptr_dup_0_value == 8'hAE & io_resp_s1_full_pred_0_slot_valids_0
    & io_s1_valid_dup_0 | s1_ghist_ptr_dup_0_value == 8'hAF & _s1_ghv_wdatas_T_190528
    & ~(_s1_ghv_wdatas_T_190518 & io_resp_s1_full_pred_0_hit) & io_s1_valid_dup_0;
  wire             _ghv_wens_175_T =
    s1_ghist_ptr_dup_0_value == 8'hAF & io_resp_s1_full_pred_0_slot_valids_0
    & io_s1_valid_dup_0 | s1_ghist_ptr_dup_0_value == 8'hB0 & _s1_ghv_wdatas_T_190528
    & ~(_s1_ghv_wdatas_T_190518 & io_resp_s1_full_pred_0_hit) & io_s1_valid_dup_0;
  wire             _ghv_wens_176_T =
    s1_ghist_ptr_dup_0_value == 8'hB0 & io_resp_s1_full_pred_0_slot_valids_0
    & io_s1_valid_dup_0 | s1_ghist_ptr_dup_0_value == 8'hB1 & _s1_ghv_wdatas_T_190528
    & ~(_s1_ghv_wdatas_T_190518 & io_resp_s1_full_pred_0_hit) & io_s1_valid_dup_0;
  wire             _ghv_wens_177_T =
    s1_ghist_ptr_dup_0_value == 8'hB1 & io_resp_s1_full_pred_0_slot_valids_0
    & io_s1_valid_dup_0 | s1_ghist_ptr_dup_0_value == 8'hB2 & _s1_ghv_wdatas_T_190528
    & ~(_s1_ghv_wdatas_T_190518 & io_resp_s1_full_pred_0_hit) & io_s1_valid_dup_0;
  wire             _ghv_wens_178_T =
    s1_ghist_ptr_dup_0_value == 8'hB2 & io_resp_s1_full_pred_0_slot_valids_0
    & io_s1_valid_dup_0 | s1_ghist_ptr_dup_0_value == 8'hB3 & _s1_ghv_wdatas_T_190528
    & ~(_s1_ghv_wdatas_T_190518 & io_resp_s1_full_pred_0_hit) & io_s1_valid_dup_0;
  wire             _ghv_wens_179_T =
    s1_ghist_ptr_dup_0_value == 8'hB3 & io_resp_s1_full_pred_0_slot_valids_0
    & io_s1_valid_dup_0 | s1_ghist_ptr_dup_0_value == 8'hB4 & _s1_ghv_wdatas_T_190528
    & ~(_s1_ghv_wdatas_T_190518 & io_resp_s1_full_pred_0_hit) & io_s1_valid_dup_0;
  wire             _ghv_wens_180_T =
    s1_ghist_ptr_dup_0_value == 8'hB4 & io_resp_s1_full_pred_0_slot_valids_0
    & io_s1_valid_dup_0 | s1_ghist_ptr_dup_0_value == 8'hB5 & _s1_ghv_wdatas_T_190528
    & ~(_s1_ghv_wdatas_T_190518 & io_resp_s1_full_pred_0_hit) & io_s1_valid_dup_0;
  wire             _ghv_wens_181_T =
    s1_ghist_ptr_dup_0_value == 8'hB5 & io_resp_s1_full_pred_0_slot_valids_0
    & io_s1_valid_dup_0 | s1_ghist_ptr_dup_0_value == 8'hB6 & _s1_ghv_wdatas_T_190528
    & ~(_s1_ghv_wdatas_T_190518 & io_resp_s1_full_pred_0_hit) & io_s1_valid_dup_0;
  wire             _ghv_wens_182_T =
    s1_ghist_ptr_dup_0_value == 8'hB6 & io_resp_s1_full_pred_0_slot_valids_0
    & io_s1_valid_dup_0 | s1_ghist_ptr_dup_0_value == 8'hB7 & _s1_ghv_wdatas_T_190528
    & ~(_s1_ghv_wdatas_T_190518 & io_resp_s1_full_pred_0_hit) & io_s1_valid_dup_0;
  wire             _ghv_wens_183_T =
    s1_ghist_ptr_dup_0_value == 8'hB7 & io_resp_s1_full_pred_0_slot_valids_0
    & io_s1_valid_dup_0 | s1_ghist_ptr_dup_0_value == 8'hB8 & _s1_ghv_wdatas_T_190528
    & ~(_s1_ghv_wdatas_T_190518 & io_resp_s1_full_pred_0_hit) & io_s1_valid_dup_0;
  wire             _ghv_wens_184_T =
    s1_ghist_ptr_dup_0_value == 8'hB8 & io_resp_s1_full_pred_0_slot_valids_0
    & io_s1_valid_dup_0 | s1_ghist_ptr_dup_0_value == 8'hB9 & _s1_ghv_wdatas_T_190528
    & ~(_s1_ghv_wdatas_T_190518 & io_resp_s1_full_pred_0_hit) & io_s1_valid_dup_0;
  wire             _ghv_wens_185_T =
    s1_ghist_ptr_dup_0_value == 8'hB9 & io_resp_s1_full_pred_0_slot_valids_0
    & io_s1_valid_dup_0 | s1_ghist_ptr_dup_0_value == 8'hBA & _s1_ghv_wdatas_T_190528
    & ~(_s1_ghv_wdatas_T_190518 & io_resp_s1_full_pred_0_hit) & io_s1_valid_dup_0;
  wire             _ghv_wens_186_T =
    s1_ghist_ptr_dup_0_value == 8'hBA & io_resp_s1_full_pred_0_slot_valids_0
    & io_s1_valid_dup_0 | s1_ghist_ptr_dup_0_value == 8'hBB & _s1_ghv_wdatas_T_190528
    & ~(_s1_ghv_wdatas_T_190518 & io_resp_s1_full_pred_0_hit) & io_s1_valid_dup_0;
  wire             _ghv_wens_187_T =
    s1_ghist_ptr_dup_0_value == 8'hBB & io_resp_s1_full_pred_0_slot_valids_0
    & io_s1_valid_dup_0 | s1_ghist_ptr_dup_0_value == 8'hBC & _s1_ghv_wdatas_T_190528
    & ~(_s1_ghv_wdatas_T_190518 & io_resp_s1_full_pred_0_hit) & io_s1_valid_dup_0;
  wire             _ghv_wens_188_T =
    s1_ghist_ptr_dup_0_value == 8'hBC & io_resp_s1_full_pred_0_slot_valids_0
    & io_s1_valid_dup_0 | s1_ghist_ptr_dup_0_value == 8'hBD & _s1_ghv_wdatas_T_190528
    & ~(_s1_ghv_wdatas_T_190518 & io_resp_s1_full_pred_0_hit) & io_s1_valid_dup_0;
  wire             _ghv_wens_189_T =
    s1_ghist_ptr_dup_0_value == 8'hBD & io_resp_s1_full_pred_0_slot_valids_0
    & io_s1_valid_dup_0 | s1_ghist_ptr_dup_0_value == 8'hBE & _s1_ghv_wdatas_T_190528
    & ~(_s1_ghv_wdatas_T_190518 & io_resp_s1_full_pred_0_hit) & io_s1_valid_dup_0;
  wire             _ghv_wens_190_T =
    s1_ghist_ptr_dup_0_value == 8'hBE & io_resp_s1_full_pred_0_slot_valids_0
    & io_s1_valid_dup_0 | s1_ghist_ptr_dup_0_value == 8'hBF & _s1_ghv_wdatas_T_190528
    & ~(_s1_ghv_wdatas_T_190518 & io_resp_s1_full_pred_0_hit) & io_s1_valid_dup_0;
  wire             _ghv_wens_191_T =
    s1_ghist_ptr_dup_0_value == 8'hBF & io_resp_s1_full_pred_0_slot_valids_0
    & io_s1_valid_dup_0 | s1_ghist_ptr_dup_0_value == 8'hC0 & _s1_ghv_wdatas_T_190528
    & ~(_s1_ghv_wdatas_T_190518 & io_resp_s1_full_pred_0_hit) & io_s1_valid_dup_0;
  wire             _ghv_wens_192_T =
    s1_ghist_ptr_dup_0_value == 8'hC0 & io_resp_s1_full_pred_0_slot_valids_0
    & io_s1_valid_dup_0 | s1_ghist_ptr_dup_0_value == 8'hC1 & _s1_ghv_wdatas_T_190528
    & ~(_s1_ghv_wdatas_T_190518 & io_resp_s1_full_pred_0_hit) & io_s1_valid_dup_0;
  wire             _ghv_wens_193_T =
    s1_ghist_ptr_dup_0_value == 8'hC1 & io_resp_s1_full_pred_0_slot_valids_0
    & io_s1_valid_dup_0 | s1_ghist_ptr_dup_0_value == 8'hC2 & _s1_ghv_wdatas_T_190528
    & ~(_s1_ghv_wdatas_T_190518 & io_resp_s1_full_pred_0_hit) & io_s1_valid_dup_0;
  wire             _ghv_wens_194_T =
    s1_ghist_ptr_dup_0_value == 8'hC2 & io_resp_s1_full_pred_0_slot_valids_0
    & io_s1_valid_dup_0 | s1_ghist_ptr_dup_0_value == 8'hC3 & _s1_ghv_wdatas_T_190528
    & ~(_s1_ghv_wdatas_T_190518 & io_resp_s1_full_pred_0_hit) & io_s1_valid_dup_0;
  wire             _ghv_wens_195_T =
    s1_ghist_ptr_dup_0_value == 8'hC3 & io_resp_s1_full_pred_0_slot_valids_0
    & io_s1_valid_dup_0 | s1_ghist_ptr_dup_0_value == 8'hC4 & _s1_ghv_wdatas_T_190528
    & ~(_s1_ghv_wdatas_T_190518 & io_resp_s1_full_pred_0_hit) & io_s1_valid_dup_0;
  wire             _ghv_wens_196_T =
    s1_ghist_ptr_dup_0_value == 8'hC4 & io_resp_s1_full_pred_0_slot_valids_0
    & io_s1_valid_dup_0 | s1_ghist_ptr_dup_0_value == 8'hC5 & _s1_ghv_wdatas_T_190528
    & ~(_s1_ghv_wdatas_T_190518 & io_resp_s1_full_pred_0_hit) & io_s1_valid_dup_0;
  wire             _ghv_wens_197_T =
    s1_ghist_ptr_dup_0_value == 8'hC5 & io_resp_s1_full_pred_0_slot_valids_0
    & io_s1_valid_dup_0 | s1_ghist_ptr_dup_0_value == 8'hC6 & _s1_ghv_wdatas_T_190528
    & ~(_s1_ghv_wdatas_T_190518 & io_resp_s1_full_pred_0_hit) & io_s1_valid_dup_0;
  wire             _ghv_wens_198_T =
    s1_ghist_ptr_dup_0_value == 8'hC6 & io_resp_s1_full_pred_0_slot_valids_0
    & io_s1_valid_dup_0 | s1_ghist_ptr_dup_0_value == 8'hC7 & _s1_ghv_wdatas_T_190528
    & ~(_s1_ghv_wdatas_T_190518 & io_resp_s1_full_pred_0_hit) & io_s1_valid_dup_0;
  wire             _ghv_wens_199_T =
    s1_ghist_ptr_dup_0_value == 8'hC7 & io_resp_s1_full_pred_0_slot_valids_0
    & io_s1_valid_dup_0 | s1_ghist_ptr_dup_0_value == 8'hC8 & _s1_ghv_wdatas_T_190528
    & ~(_s1_ghv_wdatas_T_190518 & io_resp_s1_full_pred_0_hit) & io_s1_valid_dup_0;
  wire             _ghv_wens_200_T =
    s1_ghist_ptr_dup_0_value == 8'hC8 & io_resp_s1_full_pred_0_slot_valids_0
    & io_s1_valid_dup_0 | s1_ghist_ptr_dup_0_value == 8'hC9 & _s1_ghv_wdatas_T_190528
    & ~(_s1_ghv_wdatas_T_190518 & io_resp_s1_full_pred_0_hit) & io_s1_valid_dup_0;
  wire             _ghv_wens_201_T =
    s1_ghist_ptr_dup_0_value == 8'hC9 & io_resp_s1_full_pred_0_slot_valids_0
    & io_s1_valid_dup_0 | s1_ghist_ptr_dup_0_value == 8'hCA & _s1_ghv_wdatas_T_190528
    & ~(_s1_ghv_wdatas_T_190518 & io_resp_s1_full_pred_0_hit) & io_s1_valid_dup_0;
  wire             _ghv_wens_202_T =
    s1_ghist_ptr_dup_0_value == 8'hCA & io_resp_s1_full_pred_0_slot_valids_0
    & io_s1_valid_dup_0 | s1_ghist_ptr_dup_0_value == 8'hCB & _s1_ghv_wdatas_T_190528
    & ~(_s1_ghv_wdatas_T_190518 & io_resp_s1_full_pred_0_hit) & io_s1_valid_dup_0;
  wire             _ghv_wens_203_T =
    s1_ghist_ptr_dup_0_value == 8'hCB & io_resp_s1_full_pred_0_slot_valids_0
    & io_s1_valid_dup_0 | s1_ghist_ptr_dup_0_value == 8'hCC & _s1_ghv_wdatas_T_190528
    & ~(_s1_ghv_wdatas_T_190518 & io_resp_s1_full_pred_0_hit) & io_s1_valid_dup_0;
  wire             _ghv_wens_204_T =
    s1_ghist_ptr_dup_0_value == 8'hCC & io_resp_s1_full_pred_0_slot_valids_0
    & io_s1_valid_dup_0 | s1_ghist_ptr_dup_0_value == 8'hCD & _s1_ghv_wdatas_T_190528
    & ~(_s1_ghv_wdatas_T_190518 & io_resp_s1_full_pred_0_hit) & io_s1_valid_dup_0;
  wire             _ghv_wens_205_T =
    s1_ghist_ptr_dup_0_value == 8'hCD & io_resp_s1_full_pred_0_slot_valids_0
    & io_s1_valid_dup_0 | s1_ghist_ptr_dup_0_value == 8'hCE & _s1_ghv_wdatas_T_190528
    & ~(_s1_ghv_wdatas_T_190518 & io_resp_s1_full_pred_0_hit) & io_s1_valid_dup_0;
  wire             _ghv_wens_206_T =
    s1_ghist_ptr_dup_0_value == 8'hCE & io_resp_s1_full_pred_0_slot_valids_0
    & io_s1_valid_dup_0 | s1_ghist_ptr_dup_0_value == 8'hCF & _s1_ghv_wdatas_T_190528
    & ~(_s1_ghv_wdatas_T_190518 & io_resp_s1_full_pred_0_hit) & io_s1_valid_dup_0;
  wire             _ghv_wens_207_T =
    s1_ghist_ptr_dup_0_value == 8'hCF & io_resp_s1_full_pred_0_slot_valids_0
    & io_s1_valid_dup_0 | s1_ghist_ptr_dup_0_value == 8'hD0 & _s1_ghv_wdatas_T_190528
    & ~(_s1_ghv_wdatas_T_190518 & io_resp_s1_full_pred_0_hit) & io_s1_valid_dup_0;
  wire             _ghv_wens_208_T =
    s1_ghist_ptr_dup_0_value == 8'hD0 & io_resp_s1_full_pred_0_slot_valids_0
    & io_s1_valid_dup_0 | s1_ghist_ptr_dup_0_value == 8'hD1 & _s1_ghv_wdatas_T_190528
    & ~(_s1_ghv_wdatas_T_190518 & io_resp_s1_full_pred_0_hit) & io_s1_valid_dup_0;
  wire             _ghv_wens_209_T =
    s1_ghist_ptr_dup_0_value == 8'hD1 & io_resp_s1_full_pred_0_slot_valids_0
    & io_s1_valid_dup_0 | s1_ghist_ptr_dup_0_value == 8'hD2 & _s1_ghv_wdatas_T_190528
    & ~(_s1_ghv_wdatas_T_190518 & io_resp_s1_full_pred_0_hit) & io_s1_valid_dup_0;
  wire             _ghv_wens_210_T =
    s1_ghist_ptr_dup_0_value == 8'hD2 & io_resp_s1_full_pred_0_slot_valids_0
    & io_s1_valid_dup_0 | s1_ghist_ptr_dup_0_value == 8'hD3 & _s1_ghv_wdatas_T_190528
    & ~(_s1_ghv_wdatas_T_190518 & io_resp_s1_full_pred_0_hit) & io_s1_valid_dup_0;
  wire             _ghv_wens_211_T =
    s1_ghist_ptr_dup_0_value == 8'hD3 & io_resp_s1_full_pred_0_slot_valids_0
    & io_s1_valid_dup_0 | s1_ghist_ptr_dup_0_value == 8'hD4 & _s1_ghv_wdatas_T_190528
    & ~(_s1_ghv_wdatas_T_190518 & io_resp_s1_full_pred_0_hit) & io_s1_valid_dup_0;
  wire             _ghv_wens_212_T =
    s1_ghist_ptr_dup_0_value == 8'hD4 & io_resp_s1_full_pred_0_slot_valids_0
    & io_s1_valid_dup_0 | s1_ghist_ptr_dup_0_value == 8'hD5 & _s1_ghv_wdatas_T_190528
    & ~(_s1_ghv_wdatas_T_190518 & io_resp_s1_full_pred_0_hit) & io_s1_valid_dup_0;
  wire             _ghv_wens_213_T =
    s1_ghist_ptr_dup_0_value == 8'hD5 & io_resp_s1_full_pred_0_slot_valids_0
    & io_s1_valid_dup_0 | s1_ghist_ptr_dup_0_value == 8'hD6 & _s1_ghv_wdatas_T_190528
    & ~(_s1_ghv_wdatas_T_190518 & io_resp_s1_full_pred_0_hit) & io_s1_valid_dup_0;
  wire             _ghv_wens_214_T =
    s1_ghist_ptr_dup_0_value == 8'hD6 & io_resp_s1_full_pred_0_slot_valids_0
    & io_s1_valid_dup_0 | s1_ghist_ptr_dup_0_value == 8'hD7 & _s1_ghv_wdatas_T_190528
    & ~(_s1_ghv_wdatas_T_190518 & io_resp_s1_full_pred_0_hit) & io_s1_valid_dup_0;
  wire             _ghv_wens_215_T =
    s1_ghist_ptr_dup_0_value == 8'hD7 & io_resp_s1_full_pred_0_slot_valids_0
    & io_s1_valid_dup_0 | s1_ghist_ptr_dup_0_value == 8'hD8 & _s1_ghv_wdatas_T_190528
    & ~(_s1_ghv_wdatas_T_190518 & io_resp_s1_full_pred_0_hit) & io_s1_valid_dup_0;
  wire             _ghv_wens_216_T =
    s1_ghist_ptr_dup_0_value == 8'hD8 & io_resp_s1_full_pred_0_slot_valids_0
    & io_s1_valid_dup_0 | s1_ghist_ptr_dup_0_value == 8'hD9 & _s1_ghv_wdatas_T_190528
    & ~(_s1_ghv_wdatas_T_190518 & io_resp_s1_full_pred_0_hit) & io_s1_valid_dup_0;
  wire             _ghv_wens_217_T =
    s1_ghist_ptr_dup_0_value == 8'hD9 & io_resp_s1_full_pred_0_slot_valids_0
    & io_s1_valid_dup_0 | s1_ghist_ptr_dup_0_value == 8'hDA & _s1_ghv_wdatas_T_190528
    & ~(_s1_ghv_wdatas_T_190518 & io_resp_s1_full_pred_0_hit) & io_s1_valid_dup_0;
  wire             _ghv_wens_218_T =
    s1_ghist_ptr_dup_0_value == 8'hDA & io_resp_s1_full_pred_0_slot_valids_0
    & io_s1_valid_dup_0 | s1_ghist_ptr_dup_0_value == 8'hDB & _s1_ghv_wdatas_T_190528
    & ~(_s1_ghv_wdatas_T_190518 & io_resp_s1_full_pred_0_hit) & io_s1_valid_dup_0;
  wire             _ghv_wens_219_T =
    s1_ghist_ptr_dup_0_value == 8'hDB & io_resp_s1_full_pred_0_slot_valids_0
    & io_s1_valid_dup_0 | s1_ghist_ptr_dup_0_value == 8'hDC & _s1_ghv_wdatas_T_190528
    & ~(_s1_ghv_wdatas_T_190518 & io_resp_s1_full_pred_0_hit) & io_s1_valid_dup_0;
  wire             _ghv_wens_220_T =
    s1_ghist_ptr_dup_0_value == 8'hDC & io_resp_s1_full_pred_0_slot_valids_0
    & io_s1_valid_dup_0 | s1_ghist_ptr_dup_0_value == 8'hDD & _s1_ghv_wdatas_T_190528
    & ~(_s1_ghv_wdatas_T_190518 & io_resp_s1_full_pred_0_hit) & io_s1_valid_dup_0;
  wire             _ghv_wens_221_T =
    s1_ghist_ptr_dup_0_value == 8'hDD & io_resp_s1_full_pred_0_slot_valids_0
    & io_s1_valid_dup_0 | s1_ghist_ptr_dup_0_value == 8'hDE & _s1_ghv_wdatas_T_190528
    & ~(_s1_ghv_wdatas_T_190518 & io_resp_s1_full_pred_0_hit) & io_s1_valid_dup_0;
  wire             _ghv_wens_222_T =
    s1_ghist_ptr_dup_0_value == 8'hDE & io_resp_s1_full_pred_0_slot_valids_0
    & io_s1_valid_dup_0 | s1_ghist_ptr_dup_0_value == 8'hDF & _s1_ghv_wdatas_T_190528
    & ~(_s1_ghv_wdatas_T_190518 & io_resp_s1_full_pred_0_hit) & io_s1_valid_dup_0;
  wire             _ghv_wens_223_T =
    s1_ghist_ptr_dup_0_value == 8'hDF & io_resp_s1_full_pred_0_slot_valids_0
    & io_s1_valid_dup_0 | s1_ghist_ptr_dup_0_value == 8'hE0 & _s1_ghv_wdatas_T_190528
    & ~(_s1_ghv_wdatas_T_190518 & io_resp_s1_full_pred_0_hit) & io_s1_valid_dup_0;
  wire             _ghv_wens_224_T =
    s1_ghist_ptr_dup_0_value == 8'hE0 & io_resp_s1_full_pred_0_slot_valids_0
    & io_s1_valid_dup_0 | s1_ghist_ptr_dup_0_value == 8'hE1 & _s1_ghv_wdatas_T_190528
    & ~(_s1_ghv_wdatas_T_190518 & io_resp_s1_full_pred_0_hit) & io_s1_valid_dup_0;
  wire             _ghv_wens_225_T =
    s1_ghist_ptr_dup_0_value == 8'hE1 & io_resp_s1_full_pred_0_slot_valids_0
    & io_s1_valid_dup_0 | s1_ghist_ptr_dup_0_value == 8'hE2 & _s1_ghv_wdatas_T_190528
    & ~(_s1_ghv_wdatas_T_190518 & io_resp_s1_full_pred_0_hit) & io_s1_valid_dup_0;
  wire             _ghv_wens_226_T =
    s1_ghist_ptr_dup_0_value == 8'hE2 & io_resp_s1_full_pred_0_slot_valids_0
    & io_s1_valid_dup_0 | s1_ghist_ptr_dup_0_value == 8'hE3 & _s1_ghv_wdatas_T_190528
    & ~(_s1_ghv_wdatas_T_190518 & io_resp_s1_full_pred_0_hit) & io_s1_valid_dup_0;
  wire             _ghv_wens_227_T =
    s1_ghist_ptr_dup_0_value == 8'hE3 & io_resp_s1_full_pred_0_slot_valids_0
    & io_s1_valid_dup_0 | s1_ghist_ptr_dup_0_value == 8'hE4 & _s1_ghv_wdatas_T_190528
    & ~(_s1_ghv_wdatas_T_190518 & io_resp_s1_full_pred_0_hit) & io_s1_valid_dup_0;
  wire             _ghv_wens_228_T =
    s1_ghist_ptr_dup_0_value == 8'hE4 & io_resp_s1_full_pred_0_slot_valids_0
    & io_s1_valid_dup_0 | s1_ghist_ptr_dup_0_value == 8'hE5 & _s1_ghv_wdatas_T_190528
    & ~(_s1_ghv_wdatas_T_190518 & io_resp_s1_full_pred_0_hit) & io_s1_valid_dup_0;
  wire             _ghv_wens_229_T =
    s1_ghist_ptr_dup_0_value == 8'hE5 & io_resp_s1_full_pred_0_slot_valids_0
    & io_s1_valid_dup_0 | s1_ghist_ptr_dup_0_value == 8'hE6 & _s1_ghv_wdatas_T_190528
    & ~(_s1_ghv_wdatas_T_190518 & io_resp_s1_full_pred_0_hit) & io_s1_valid_dup_0;
  wire             _ghv_wens_230_T =
    s1_ghist_ptr_dup_0_value == 8'hE6 & io_resp_s1_full_pred_0_slot_valids_0
    & io_s1_valid_dup_0 | s1_ghist_ptr_dup_0_value == 8'hE7 & _s1_ghv_wdatas_T_190528
    & ~(_s1_ghv_wdatas_T_190518 & io_resp_s1_full_pred_0_hit) & io_s1_valid_dup_0;
  wire             _ghv_wens_231_T =
    s1_ghist_ptr_dup_0_value == 8'hE7 & io_resp_s1_full_pred_0_slot_valids_0
    & io_s1_valid_dup_0 | s1_ghist_ptr_dup_0_value == 8'hE8 & _s1_ghv_wdatas_T_190528
    & ~(_s1_ghv_wdatas_T_190518 & io_resp_s1_full_pred_0_hit) & io_s1_valid_dup_0;
  wire             _ghv_wens_232_T =
    s1_ghist_ptr_dup_0_value == 8'hE8 & io_resp_s1_full_pred_0_slot_valids_0
    & io_s1_valid_dup_0 | s1_ghist_ptr_dup_0_value == 8'hE9 & _s1_ghv_wdatas_T_190528
    & ~(_s1_ghv_wdatas_T_190518 & io_resp_s1_full_pred_0_hit) & io_s1_valid_dup_0;
  wire             _ghv_wens_233_T =
    s1_ghist_ptr_dup_0_value == 8'hE9 & io_resp_s1_full_pred_0_slot_valids_0
    & io_s1_valid_dup_0 | s1_ghist_ptr_dup_0_value == 8'hEA & _s1_ghv_wdatas_T_190528
    & ~(_s1_ghv_wdatas_T_190518 & io_resp_s1_full_pred_0_hit) & io_s1_valid_dup_0;
  wire             _ghv_wens_234_T =
    s1_ghist_ptr_dup_0_value == 8'hEA & io_resp_s1_full_pred_0_slot_valids_0
    & io_s1_valid_dup_0 | s1_ghist_ptr_dup_0_value == 8'hEB & _s1_ghv_wdatas_T_190528
    & ~(_s1_ghv_wdatas_T_190518 & io_resp_s1_full_pred_0_hit) & io_s1_valid_dup_0;
  wire             _ghv_wens_235_T =
    s1_ghist_ptr_dup_0_value == 8'hEB & io_resp_s1_full_pred_0_slot_valids_0
    & io_s1_valid_dup_0 | s1_ghist_ptr_dup_0_value == 8'hEC & _s1_ghv_wdatas_T_190528
    & ~(_s1_ghv_wdatas_T_190518 & io_resp_s1_full_pred_0_hit) & io_s1_valid_dup_0;
  wire             _ghv_wens_236_T =
    s1_ghist_ptr_dup_0_value == 8'hEC & io_resp_s1_full_pred_0_slot_valids_0
    & io_s1_valid_dup_0 | s1_ghist_ptr_dup_0_value == 8'hED & _s1_ghv_wdatas_T_190528
    & ~(_s1_ghv_wdatas_T_190518 & io_resp_s1_full_pred_0_hit) & io_s1_valid_dup_0;
  wire             _ghv_wens_237_T =
    s1_ghist_ptr_dup_0_value == 8'hED & io_resp_s1_full_pred_0_slot_valids_0
    & io_s1_valid_dup_0 | s1_ghist_ptr_dup_0_value == 8'hEE & _s1_ghv_wdatas_T_190528
    & ~(_s1_ghv_wdatas_T_190518 & io_resp_s1_full_pred_0_hit) & io_s1_valid_dup_0;
  wire             _ghv_wens_238_T =
    s1_ghist_ptr_dup_0_value == 8'hEE & io_resp_s1_full_pred_0_slot_valids_0
    & io_s1_valid_dup_0 | s1_ghist_ptr_dup_0_value == 8'hEF & _s1_ghv_wdatas_T_190528
    & ~(_s1_ghv_wdatas_T_190518 & io_resp_s1_full_pred_0_hit) & io_s1_valid_dup_0;
  wire             _ghv_wens_239_T =
    s1_ghist_ptr_dup_0_value == 8'hEF & io_resp_s1_full_pred_0_slot_valids_0
    & io_s1_valid_dup_0 | s1_ghist_ptr_dup_0_value == 8'hF0 & _s1_ghv_wdatas_T_190528
    & ~(_s1_ghv_wdatas_T_190518 & io_resp_s1_full_pred_0_hit) & io_s1_valid_dup_0;
  wire             _ghv_wens_240_T =
    s1_ghist_ptr_dup_0_value == 8'hF0 & io_resp_s1_full_pred_0_slot_valids_0
    & io_s1_valid_dup_0 | s1_ghist_ptr_dup_0_value == 8'hF1 & _s1_ghv_wdatas_T_190528
    & ~(_s1_ghv_wdatas_T_190518 & io_resp_s1_full_pred_0_hit) & io_s1_valid_dup_0;
  wire             _ghv_wens_241_T =
    s1_ghist_ptr_dup_0_value == 8'hF1 & io_resp_s1_full_pred_0_slot_valids_0
    & io_s1_valid_dup_0 | s1_ghist_ptr_dup_0_value == 8'hF2 & _s1_ghv_wdatas_T_190528
    & ~(_s1_ghv_wdatas_T_190518 & io_resp_s1_full_pred_0_hit) & io_s1_valid_dup_0;
  wire             _ghv_wens_242_T =
    s1_ghist_ptr_dup_0_value == 8'hF2 & io_resp_s1_full_pred_0_slot_valids_0
    & io_s1_valid_dup_0 | s1_ghist_ptr_dup_0_value == 8'hF3 & _s1_ghv_wdatas_T_190528
    & ~(_s1_ghv_wdatas_T_190518 & io_resp_s1_full_pred_0_hit) & io_s1_valid_dup_0;
  wire             _ghv_wens_243_T =
    s1_ghist_ptr_dup_0_value == 8'hF3 & io_resp_s1_full_pred_0_slot_valids_0
    & io_s1_valid_dup_0 | s1_ghist_ptr_dup_0_value == 8'hF4 & _s1_ghv_wdatas_T_190528
    & ~(_s1_ghv_wdatas_T_190518 & io_resp_s1_full_pred_0_hit) & io_s1_valid_dup_0;
  wire             _ghv_wens_244_T =
    s1_ghist_ptr_dup_0_value == 8'hF4 & io_resp_s1_full_pred_0_slot_valids_0
    & io_s1_valid_dup_0 | s1_ghist_ptr_dup_0_value == 8'hF5 & _s1_ghv_wdatas_T_190528
    & ~(_s1_ghv_wdatas_T_190518 & io_resp_s1_full_pred_0_hit) & io_s1_valid_dup_0;
  wire             _ghv_wens_245_T =
    s1_ghist_ptr_dup_0_value == 8'hF5 & io_resp_s1_full_pred_0_slot_valids_0
    & io_s1_valid_dup_0 | s1_ghist_ptr_dup_0_value == 8'hF6 & _s1_ghv_wdatas_T_190528
    & ~(_s1_ghv_wdatas_T_190518 & io_resp_s1_full_pred_0_hit) & io_s1_valid_dup_0;
  wire             _ghv_wens_246_T =
    s1_ghist_ptr_dup_0_value == 8'hF6 & io_resp_s1_full_pred_0_slot_valids_0
    & io_s1_valid_dup_0 | s1_ghist_ptr_dup_0_value == 8'hF7 & _s1_ghv_wdatas_T_190528
    & ~(_s1_ghv_wdatas_T_190518 & io_resp_s1_full_pred_0_hit) & io_s1_valid_dup_0;
  wire             _ghv_wens_247_T =
    s1_ghist_ptr_dup_0_value == 8'hF7 & io_resp_s1_full_pred_0_slot_valids_0
    & io_s1_valid_dup_0 | s1_ghist_ptr_dup_0_value == 8'hF8 & _s1_ghv_wdatas_T_190528
    & ~(_s1_ghv_wdatas_T_190518 & io_resp_s1_full_pred_0_hit) & io_s1_valid_dup_0;
  wire             _ghv_wens_248_T =
    s1_ghist_ptr_dup_0_value == 8'hF8 & io_resp_s1_full_pred_0_slot_valids_0
    & io_s1_valid_dup_0 | s1_ghist_ptr_dup_0_value == 8'hF9 & _s1_ghv_wdatas_T_190528
    & ~(_s1_ghv_wdatas_T_190518 & io_resp_s1_full_pred_0_hit) & io_s1_valid_dup_0;
  wire             _ghv_wens_249_T =
    s1_ghist_ptr_dup_0_value == 8'hF9 & io_resp_s1_full_pred_0_slot_valids_0
    & io_s1_valid_dup_0 | s1_ghist_ptr_dup_0_value == 8'hFA & _s1_ghv_wdatas_T_190528
    & ~(_s1_ghv_wdatas_T_190518 & io_resp_s1_full_pred_0_hit) & io_s1_valid_dup_0;
  wire             _ghv_wens_250_T =
    s1_ghist_ptr_dup_0_value == 8'hFA & io_resp_s1_full_pred_0_slot_valids_0
    & io_s1_valid_dup_0 | s1_ghist_ptr_dup_0_value == 8'hFB & _s1_ghv_wdatas_T_190528
    & ~(_s1_ghv_wdatas_T_190518 & io_resp_s1_full_pred_0_hit) & io_s1_valid_dup_0;
  wire             _ghv_wens_251_T =
    s1_ghist_ptr_dup_0_value == 8'hFB & io_resp_s1_full_pred_0_slot_valids_0
    & io_s1_valid_dup_0 | s1_ghist_ptr_dup_0_value == 8'hFC & _s1_ghv_wdatas_T_190528
    & ~(_s1_ghv_wdatas_T_190518 & io_resp_s1_full_pred_0_hit) & io_s1_valid_dup_0;
  wire             _ghv_wens_252_T =
    s1_ghist_ptr_dup_0_value == 8'hFC & io_resp_s1_full_pred_0_slot_valids_0
    & io_s1_valid_dup_0 | s1_ghist_ptr_dup_0_value == 8'hFD & _s1_ghv_wdatas_T_190528
    & ~(_s1_ghv_wdatas_T_190518 & io_resp_s1_full_pred_0_hit) & io_s1_valid_dup_0;
  wire             _ghv_wens_253_T =
    s1_ghist_ptr_dup_0_value == 8'hFD & io_resp_s1_full_pred_0_slot_valids_0
    & io_s1_valid_dup_0 | s1_ghist_ptr_dup_0_value == 8'hFE & _s1_ghv_wdatas_T_190528
    & ~(_s1_ghv_wdatas_T_190518 & io_resp_s1_full_pred_0_hit) & io_s1_valid_dup_0;
  wire             _ghv_wens_254_T =
    s1_ghist_ptr_dup_0_value == 8'hFE & io_resp_s1_full_pred_0_slot_valids_0
    & io_s1_valid_dup_0 | (&s1_ghist_ptr_dup_0_value) & _s1_ghv_wdatas_T_190528
    & ~(_s1_ghv_wdatas_T_190518 & io_resp_s1_full_pred_0_hit) & io_s1_valid_dup_0;
  wire             _ghv_wens_255_T =
    (&s1_ghist_ptr_dup_0_value) & io_resp_s1_full_pred_0_slot_valids_0 & io_s1_valid_dup_0
    | ~(|s1_ghist_ptr_dup_0_value) & _s1_ghv_wdatas_T_190528
    & ~(_s1_ghv_wdatas_T_190518 & io_resp_s1_full_pred_0_hit) & io_s1_valid_dup_0;
  wire [8:0]       _GEN_6 = {s2_ghist_ptr_dup_0_flag, s2_ghist_ptr_dup_0_value};
  wire [8:0]       _s2_possible_predicted_ghist_ptrs_dup_flipped_new_ptr_new_ptr_T_1 =
    9'(_GEN_6 - 9'h100);
  wire [8:0]       _s2_possible_predicted_ghist_ptrs_dup_flipped_new_ptr_new_ptr_T_6 =
    9'(_GEN_6 + 9'hFF);
  wire [8:0]       _s2_possible_predicted_ghist_ptrs_dup_flipped_new_ptr_new_ptr_T_11 =
    9'(_GEN_6 + 9'hFE);
  wire [8:0]       _GEN_7 = {s2_ghist_ptr_dup_1_flag, s2_ghist_ptr_dup_1_value};
  wire [8:0]       _s2_possible_predicted_ghist_ptrs_dup_flipped_new_ptr_new_ptr_T_16 =
    9'(_GEN_7 - 9'h100);
  wire [8:0]       _s2_possible_predicted_ghist_ptrs_dup_flipped_new_ptr_new_ptr_T_21 =
    9'(_GEN_7 + 9'hFF);
  wire [8:0]       _s2_possible_predicted_ghist_ptrs_dup_flipped_new_ptr_new_ptr_T_26 =
    9'(_GEN_7 + 9'hFE);
  wire [8:0]       _GEN_8 = {s2_ghist_ptr_dup_2_flag, s2_ghist_ptr_dup_2_value};
  wire [8:0]       _s2_possible_predicted_ghist_ptrs_dup_flipped_new_ptr_new_ptr_T_31 =
    9'(_GEN_8 - 9'h100);
  wire [8:0]       _s2_possible_predicted_ghist_ptrs_dup_flipped_new_ptr_new_ptr_T_36 =
    9'(_GEN_8 + 9'hFF);
  wire [8:0]       _s2_possible_predicted_ghist_ptrs_dup_flipped_new_ptr_new_ptr_T_41 =
    9'(_GEN_8 + 9'hFE);
  wire [8:0]       _GEN_9 = {s2_ghist_ptr_dup_3_flag, s2_ghist_ptr_dup_3_value};
  wire [8:0]       _s2_possible_predicted_ghist_ptrs_dup_flipped_new_ptr_new_ptr_T_46 =
    9'(_GEN_9 - 9'h100);
  wire [8:0]       _s2_possible_predicted_ghist_ptrs_dup_flipped_new_ptr_new_ptr_T_51 =
    9'(_GEN_9 + 9'hFF);
  wire [8:0]       _s2_possible_predicted_ghist_ptrs_dup_flipped_new_ptr_new_ptr_T_56 =
    9'(_GEN_9 + 9'hFE);
  wire             _s2_ghv_wdatas_T_57998 =
    io_resp_s2_full_pred_0_slot_valids_1 & io_resp_s2_full_pred_0_is_br_sharing;
  wire             _s2_predicted_ghist_ptr_dup_T_4 =
    ~io_resp_s2_full_pred_0_hit
    | ~(io_resp_s2_full_pred_0_slot_valids_0 | _s2_ghv_wdatas_T_57998);
  wire             _s2_ghv_wdatas_T_58099 =
    io_resp_s2_full_pred_0_slot_valids_0 & io_resp_s2_full_pred_0_br_taken_mask_0;
  wire             _s2_ghv_wdatas_T_58106 =
    io_resp_s2_full_pred_0_br_taken_mask_1 & io_resp_s2_full_pred_0_slot_valids_1;
  wire             _s2_predicted_ghist_ptr_dup_T_32 =
    io_resp_s2_full_pred_0_slot_valids_0
    & (_s2_ghv_wdatas_T_58099 & io_resp_s2_full_pred_0_hit | ~_s2_ghv_wdatas_T_57998)
    & io_resp_s2_full_pred_0_hit;
  wire             _s2_predicted_ghist_ptr_dup_T_60 =
    _s2_ghv_wdatas_T_57998 & ~(_s2_ghv_wdatas_T_58099 & io_resp_s2_full_pred_0_hit)
    & io_resp_s2_full_pred_0_hit;
  wire             _s2_ghv_wdatas_T_58023 =
    io_resp_s2_full_pred_1_slot_valids_1 & io_resp_s2_full_pred_1_is_br_sharing;
  wire             _s2_predicted_ghist_ptr_dup_T_65 =
    ~io_resp_s2_full_pred_1_hit
    | ~(io_resp_s2_full_pred_1_slot_valids_0 | _s2_ghv_wdatas_T_58023);
  wire             _s2_ghv_wdatas_T_58036 =
    io_resp_s2_full_pred_1_slot_valids_0 & io_resp_s2_full_pred_1_br_taken_mask_0;
  wire             _s2_predicted_ghist_ptr_dup_T_93 =
    io_resp_s2_full_pred_1_slot_valids_0
    & (_s2_ghv_wdatas_T_58036 & io_resp_s2_full_pred_1_hit | ~_s2_ghv_wdatas_T_58023)
    & io_resp_s2_full_pred_1_hit;
  wire             _s2_predicted_ghist_ptr_dup_T_121 =
    _s2_ghv_wdatas_T_58023 & ~(_s2_ghv_wdatas_T_58036 & io_resp_s2_full_pred_1_hit)
    & io_resp_s2_full_pred_1_hit;
  wire             _s2_ghv_wdatas_T_58048 =
    io_resp_s2_full_pred_2_slot_valids_1 & io_resp_s2_full_pred_2_is_br_sharing;
  wire             _s2_predicted_ghist_ptr_dup_T_126 =
    ~io_resp_s2_full_pred_2_hit
    | ~(io_resp_s2_full_pred_2_slot_valids_0 | _s2_ghv_wdatas_T_58048);
  wire             _s2_ghv_wdatas_T_58061 =
    io_resp_s2_full_pred_2_slot_valids_0 & io_resp_s2_full_pred_2_br_taken_mask_0;
  wire             _s2_predicted_ghist_ptr_dup_T_154 =
    io_resp_s2_full_pred_2_slot_valids_0
    & (_s2_ghv_wdatas_T_58061 & io_resp_s2_full_pred_2_hit | ~_s2_ghv_wdatas_T_58048)
    & io_resp_s2_full_pred_2_hit;
  wire             _s2_predicted_ghist_ptr_dup_T_182 =
    _s2_ghv_wdatas_T_58048 & ~(_s2_ghv_wdatas_T_58061 & io_resp_s2_full_pred_2_hit)
    & io_resp_s2_full_pred_2_hit;
  wire             _s2_ghv_wdatas_T_58073 =
    io_resp_s2_full_pred_3_slot_valids_1 & io_resp_s2_full_pred_3_is_br_sharing;
  wire             _s2_predicted_ghist_ptr_dup_T_187 =
    ~io_resp_s2_full_pred_3_hit
    | ~(io_resp_s2_full_pred_3_slot_valids_0 | _s2_ghv_wdatas_T_58073);
  wire             _s2_ghv_wdatas_T_58086 =
    io_resp_s2_full_pred_3_slot_valids_0 & io_resp_s2_full_pred_3_br_taken_mask_0;
  wire             _s2_predicted_ghist_ptr_dup_T_215 =
    io_resp_s2_full_pred_3_slot_valids_0
    & (_s2_ghv_wdatas_T_58086 & io_resp_s2_full_pred_3_hit | ~_s2_ghv_wdatas_T_58073)
    & io_resp_s2_full_pred_3_hit;
  wire             _s2_predicted_ghist_ptr_dup_T_243 =
    _s2_ghv_wdatas_T_58073 & ~(_s2_ghv_wdatas_T_58086 & io_resp_s2_full_pred_3_hit)
    & io_resp_s2_full_pred_3_hit;
  wire             _s2_predicted_fh_dup_T_65 =
    ~io_resp_s2_full_pred_1_hit
    | ~(io_resp_s2_full_pred_1_slot_valids_0 | _s2_ghv_wdatas_T_58023);
  wire             _s2_predicted_fh_dup_T_93 =
    io_resp_s2_full_pred_1_slot_valids_0
    & (_s2_ghv_wdatas_T_58036 & io_resp_s2_full_pred_1_hit | ~_s2_ghv_wdatas_T_58023)
    & io_resp_s2_full_pred_1_hit;
  wire             _s2_predicted_fh_dup_T_121 =
    _s2_ghv_wdatas_T_58023 & ~(_s2_ghv_wdatas_T_58036 & io_resp_s2_full_pred_1_hit)
    & io_resp_s2_full_pred_1_hit;
  wire             _s2_predicted_fh_dup_T_187 =
    ~io_resp_s2_full_pred_3_hit
    | ~(io_resp_s2_full_pred_3_slot_valids_0 | _s2_ghv_wdatas_T_58073);
  wire             _s2_predicted_fh_dup_T_215 =
    io_resp_s2_full_pred_3_slot_valids_0
    & (_s2_ghv_wdatas_T_58086 & io_resp_s2_full_pred_3_hit | ~_s2_ghv_wdatas_T_58073)
    & io_resp_s2_full_pred_3_hit;
  wire             _s2_predicted_fh_dup_T_243 =
    _s2_ghv_wdatas_T_58073 & ~(_s2_ghv_wdatas_T_58086 & io_resp_s2_full_pred_3_hit)
    & io_resp_s2_full_pred_3_hit;
  wire             s2_ahead_fh_ob_src_dup_1_afhob_0_bits_0 =
    _GEN_3[8'(s2_ghist_ptr_dup_1_value + 8'hA)];
  wire             s2_ahead_fh_ob_src_dup_1_afhob_0_bits_2 =
    _GEN_3[8'(s2_ghist_ptr_dup_1_value + 8'h8)];
  wire             s2_ahead_fh_ob_src_dup_1_afhob_0_bits_3 =
    _GEN_3[8'(s2_ghist_ptr_dup_1_value + 8'h7)];
  wire             s2_ahead_fh_ob_src_dup_1_afhob_1_bits_0 =
    _GEN_3[8'(s2_ghist_ptr_dup_1_value + 8'hD)];
  wire             s2_ahead_fh_ob_src_dup_3_afhob_0_bits_0 =
    _GEN_3[8'(s2_ghist_ptr_dup_3_value + 8'hA)];
  wire             s2_ahead_fh_ob_src_dup_3_afhob_0_bits_2 =
    _GEN_3[8'(s2_ghist_ptr_dup_3_value + 8'h8)];
  wire             s2_ahead_fh_ob_src_dup_3_afhob_0_bits_3 =
    _GEN_3[8'(s2_ghist_ptr_dup_3_value + 8'h7)];
  wire             s2_ahead_fh_ob_src_dup_3_afhob_1_bits_0 =
    _GEN_3[8'(s2_ghist_ptr_dup_3_value + 8'hD)];
  wire             _GEN_10 = _s2_ghv_wdatas_T_58036 & io_resp_s2_full_pred_1_hit;
  wire             _GEN_11 = _s2_ghv_wdatas_T_58086 & io_resp_s2_full_pred_3_hit;
  wire             _ghv_wens_0_T_1 =
    ~(|s2_ghist_ptr_dup_0_value) & io_resp_s2_full_pred_0_slot_valids_0
    & io_s2_redirect_dup_0 | s2_ghist_ptr_dup_0_value == 8'h1 & _s2_ghv_wdatas_T_57998
    & ~(_s2_ghv_wdatas_T_58099 & io_resp_s2_full_pred_0_hit) & io_s2_redirect_dup_0;
  wire             _ghv_wens_1_T_1 =
    s2_ghist_ptr_dup_0_value == 8'h1 & io_resp_s2_full_pred_0_slot_valids_0
    & io_s2_redirect_dup_0 | s2_ghist_ptr_dup_0_value == 8'h2 & _s2_ghv_wdatas_T_57998
    & ~(_s2_ghv_wdatas_T_58099 & io_resp_s2_full_pred_0_hit) & io_s2_redirect_dup_0;
  wire             _ghv_wens_2_T_1 =
    s2_ghist_ptr_dup_0_value == 8'h2 & io_resp_s2_full_pred_0_slot_valids_0
    & io_s2_redirect_dup_0 | s2_ghist_ptr_dup_0_value == 8'h3 & _s2_ghv_wdatas_T_57998
    & ~(_s2_ghv_wdatas_T_58099 & io_resp_s2_full_pred_0_hit) & io_s2_redirect_dup_0;
  wire             _ghv_wens_3_T_1 =
    s2_ghist_ptr_dup_0_value == 8'h3 & io_resp_s2_full_pred_0_slot_valids_0
    & io_s2_redirect_dup_0 | s2_ghist_ptr_dup_0_value == 8'h4 & _s2_ghv_wdatas_T_57998
    & ~(_s2_ghv_wdatas_T_58099 & io_resp_s2_full_pred_0_hit) & io_s2_redirect_dup_0;
  wire             _ghv_wens_4_T_1 =
    s2_ghist_ptr_dup_0_value == 8'h4 & io_resp_s2_full_pred_0_slot_valids_0
    & io_s2_redirect_dup_0 | s2_ghist_ptr_dup_0_value == 8'h5 & _s2_ghv_wdatas_T_57998
    & ~(_s2_ghv_wdatas_T_58099 & io_resp_s2_full_pred_0_hit) & io_s2_redirect_dup_0;
  wire             _ghv_wens_5_T_1 =
    s2_ghist_ptr_dup_0_value == 8'h5 & io_resp_s2_full_pred_0_slot_valids_0
    & io_s2_redirect_dup_0 | s2_ghist_ptr_dup_0_value == 8'h6 & _s2_ghv_wdatas_T_57998
    & ~(_s2_ghv_wdatas_T_58099 & io_resp_s2_full_pred_0_hit) & io_s2_redirect_dup_0;
  wire             _ghv_wens_6_T_1 =
    s2_ghist_ptr_dup_0_value == 8'h6 & io_resp_s2_full_pred_0_slot_valids_0
    & io_s2_redirect_dup_0 | s2_ghist_ptr_dup_0_value == 8'h7 & _s2_ghv_wdatas_T_57998
    & ~(_s2_ghv_wdatas_T_58099 & io_resp_s2_full_pred_0_hit) & io_s2_redirect_dup_0;
  wire             _ghv_wens_7_T_1 =
    s2_ghist_ptr_dup_0_value == 8'h7 & io_resp_s2_full_pred_0_slot_valids_0
    & io_s2_redirect_dup_0 | s2_ghist_ptr_dup_0_value == 8'h8 & _s2_ghv_wdatas_T_57998
    & ~(_s2_ghv_wdatas_T_58099 & io_resp_s2_full_pred_0_hit) & io_s2_redirect_dup_0;
  wire             _ghv_wens_8_T_1 =
    s2_ghist_ptr_dup_0_value == 8'h8 & io_resp_s2_full_pred_0_slot_valids_0
    & io_s2_redirect_dup_0 | s2_ghist_ptr_dup_0_value == 8'h9 & _s2_ghv_wdatas_T_57998
    & ~(_s2_ghv_wdatas_T_58099 & io_resp_s2_full_pred_0_hit) & io_s2_redirect_dup_0;
  wire             _ghv_wens_9_T_1 =
    s2_ghist_ptr_dup_0_value == 8'h9 & io_resp_s2_full_pred_0_slot_valids_0
    & io_s2_redirect_dup_0 | s2_ghist_ptr_dup_0_value == 8'hA & _s2_ghv_wdatas_T_57998
    & ~(_s2_ghv_wdatas_T_58099 & io_resp_s2_full_pred_0_hit) & io_s2_redirect_dup_0;
  wire             _ghv_wens_10_T_1 =
    s2_ghist_ptr_dup_0_value == 8'hA & io_resp_s2_full_pred_0_slot_valids_0
    & io_s2_redirect_dup_0 | s2_ghist_ptr_dup_0_value == 8'hB & _s2_ghv_wdatas_T_57998
    & ~(_s2_ghv_wdatas_T_58099 & io_resp_s2_full_pred_0_hit) & io_s2_redirect_dup_0;
  wire             _ghv_wens_11_T_1 =
    s2_ghist_ptr_dup_0_value == 8'hB & io_resp_s2_full_pred_0_slot_valids_0
    & io_s2_redirect_dup_0 | s2_ghist_ptr_dup_0_value == 8'hC & _s2_ghv_wdatas_T_57998
    & ~(_s2_ghv_wdatas_T_58099 & io_resp_s2_full_pred_0_hit) & io_s2_redirect_dup_0;
  wire             _ghv_wens_12_T_1 =
    s2_ghist_ptr_dup_0_value == 8'hC & io_resp_s2_full_pred_0_slot_valids_0
    & io_s2_redirect_dup_0 | s2_ghist_ptr_dup_0_value == 8'hD & _s2_ghv_wdatas_T_57998
    & ~(_s2_ghv_wdatas_T_58099 & io_resp_s2_full_pred_0_hit) & io_s2_redirect_dup_0;
  wire             _ghv_wens_13_T_1 =
    s2_ghist_ptr_dup_0_value == 8'hD & io_resp_s2_full_pred_0_slot_valids_0
    & io_s2_redirect_dup_0 | s2_ghist_ptr_dup_0_value == 8'hE & _s2_ghv_wdatas_T_57998
    & ~(_s2_ghv_wdatas_T_58099 & io_resp_s2_full_pred_0_hit) & io_s2_redirect_dup_0;
  wire             _ghv_wens_14_T_1 =
    s2_ghist_ptr_dup_0_value == 8'hE & io_resp_s2_full_pred_0_slot_valids_0
    & io_s2_redirect_dup_0 | s2_ghist_ptr_dup_0_value == 8'hF & _s2_ghv_wdatas_T_57998
    & ~(_s2_ghv_wdatas_T_58099 & io_resp_s2_full_pred_0_hit) & io_s2_redirect_dup_0;
  wire             _ghv_wens_15_T_1 =
    s2_ghist_ptr_dup_0_value == 8'hF & io_resp_s2_full_pred_0_slot_valids_0
    & io_s2_redirect_dup_0 | s2_ghist_ptr_dup_0_value == 8'h10 & _s2_ghv_wdatas_T_57998
    & ~(_s2_ghv_wdatas_T_58099 & io_resp_s2_full_pred_0_hit) & io_s2_redirect_dup_0;
  wire             _ghv_wens_16_T_1 =
    s2_ghist_ptr_dup_0_value == 8'h10 & io_resp_s2_full_pred_0_slot_valids_0
    & io_s2_redirect_dup_0 | s2_ghist_ptr_dup_0_value == 8'h11 & _s2_ghv_wdatas_T_57998
    & ~(_s2_ghv_wdatas_T_58099 & io_resp_s2_full_pred_0_hit) & io_s2_redirect_dup_0;
  wire             _ghv_wens_17_T_1 =
    s2_ghist_ptr_dup_0_value == 8'h11 & io_resp_s2_full_pred_0_slot_valids_0
    & io_s2_redirect_dup_0 | s2_ghist_ptr_dup_0_value == 8'h12 & _s2_ghv_wdatas_T_57998
    & ~(_s2_ghv_wdatas_T_58099 & io_resp_s2_full_pred_0_hit) & io_s2_redirect_dup_0;
  wire             _ghv_wens_18_T_1 =
    s2_ghist_ptr_dup_0_value == 8'h12 & io_resp_s2_full_pred_0_slot_valids_0
    & io_s2_redirect_dup_0 | s2_ghist_ptr_dup_0_value == 8'h13 & _s2_ghv_wdatas_T_57998
    & ~(_s2_ghv_wdatas_T_58099 & io_resp_s2_full_pred_0_hit) & io_s2_redirect_dup_0;
  wire             _ghv_wens_19_T_1 =
    s2_ghist_ptr_dup_0_value == 8'h13 & io_resp_s2_full_pred_0_slot_valids_0
    & io_s2_redirect_dup_0 | s2_ghist_ptr_dup_0_value == 8'h14 & _s2_ghv_wdatas_T_57998
    & ~(_s2_ghv_wdatas_T_58099 & io_resp_s2_full_pred_0_hit) & io_s2_redirect_dup_0;
  wire             _ghv_wens_20_T_1 =
    s2_ghist_ptr_dup_0_value == 8'h14 & io_resp_s2_full_pred_0_slot_valids_0
    & io_s2_redirect_dup_0 | s2_ghist_ptr_dup_0_value == 8'h15 & _s2_ghv_wdatas_T_57998
    & ~(_s2_ghv_wdatas_T_58099 & io_resp_s2_full_pred_0_hit) & io_s2_redirect_dup_0;
  wire             _ghv_wens_21_T_1 =
    s2_ghist_ptr_dup_0_value == 8'h15 & io_resp_s2_full_pred_0_slot_valids_0
    & io_s2_redirect_dup_0 | s2_ghist_ptr_dup_0_value == 8'h16 & _s2_ghv_wdatas_T_57998
    & ~(_s2_ghv_wdatas_T_58099 & io_resp_s2_full_pred_0_hit) & io_s2_redirect_dup_0;
  wire             _ghv_wens_22_T_1 =
    s2_ghist_ptr_dup_0_value == 8'h16 & io_resp_s2_full_pred_0_slot_valids_0
    & io_s2_redirect_dup_0 | s2_ghist_ptr_dup_0_value == 8'h17 & _s2_ghv_wdatas_T_57998
    & ~(_s2_ghv_wdatas_T_58099 & io_resp_s2_full_pred_0_hit) & io_s2_redirect_dup_0;
  wire             _ghv_wens_23_T_1 =
    s2_ghist_ptr_dup_0_value == 8'h17 & io_resp_s2_full_pred_0_slot_valids_0
    & io_s2_redirect_dup_0 | s2_ghist_ptr_dup_0_value == 8'h18 & _s2_ghv_wdatas_T_57998
    & ~(_s2_ghv_wdatas_T_58099 & io_resp_s2_full_pred_0_hit) & io_s2_redirect_dup_0;
  wire             _ghv_wens_24_T_1 =
    s2_ghist_ptr_dup_0_value == 8'h18 & io_resp_s2_full_pred_0_slot_valids_0
    & io_s2_redirect_dup_0 | s2_ghist_ptr_dup_0_value == 8'h19 & _s2_ghv_wdatas_T_57998
    & ~(_s2_ghv_wdatas_T_58099 & io_resp_s2_full_pred_0_hit) & io_s2_redirect_dup_0;
  wire             _ghv_wens_25_T_1 =
    s2_ghist_ptr_dup_0_value == 8'h19 & io_resp_s2_full_pred_0_slot_valids_0
    & io_s2_redirect_dup_0 | s2_ghist_ptr_dup_0_value == 8'h1A & _s2_ghv_wdatas_T_57998
    & ~(_s2_ghv_wdatas_T_58099 & io_resp_s2_full_pred_0_hit) & io_s2_redirect_dup_0;
  wire             _ghv_wens_26_T_1 =
    s2_ghist_ptr_dup_0_value == 8'h1A & io_resp_s2_full_pred_0_slot_valids_0
    & io_s2_redirect_dup_0 | s2_ghist_ptr_dup_0_value == 8'h1B & _s2_ghv_wdatas_T_57998
    & ~(_s2_ghv_wdatas_T_58099 & io_resp_s2_full_pred_0_hit) & io_s2_redirect_dup_0;
  wire             _ghv_wens_27_T_1 =
    s2_ghist_ptr_dup_0_value == 8'h1B & io_resp_s2_full_pred_0_slot_valids_0
    & io_s2_redirect_dup_0 | s2_ghist_ptr_dup_0_value == 8'h1C & _s2_ghv_wdatas_T_57998
    & ~(_s2_ghv_wdatas_T_58099 & io_resp_s2_full_pred_0_hit) & io_s2_redirect_dup_0;
  wire             _ghv_wens_28_T_1 =
    s2_ghist_ptr_dup_0_value == 8'h1C & io_resp_s2_full_pred_0_slot_valids_0
    & io_s2_redirect_dup_0 | s2_ghist_ptr_dup_0_value == 8'h1D & _s2_ghv_wdatas_T_57998
    & ~(_s2_ghv_wdatas_T_58099 & io_resp_s2_full_pred_0_hit) & io_s2_redirect_dup_0;
  wire             _ghv_wens_29_T_1 =
    s2_ghist_ptr_dup_0_value == 8'h1D & io_resp_s2_full_pred_0_slot_valids_0
    & io_s2_redirect_dup_0 | s2_ghist_ptr_dup_0_value == 8'h1E & _s2_ghv_wdatas_T_57998
    & ~(_s2_ghv_wdatas_T_58099 & io_resp_s2_full_pred_0_hit) & io_s2_redirect_dup_0;
  wire             _ghv_wens_30_T_1 =
    s2_ghist_ptr_dup_0_value == 8'h1E & io_resp_s2_full_pred_0_slot_valids_0
    & io_s2_redirect_dup_0 | s2_ghist_ptr_dup_0_value == 8'h1F & _s2_ghv_wdatas_T_57998
    & ~(_s2_ghv_wdatas_T_58099 & io_resp_s2_full_pred_0_hit) & io_s2_redirect_dup_0;
  wire             _ghv_wens_31_T_1 =
    s2_ghist_ptr_dup_0_value == 8'h1F & io_resp_s2_full_pred_0_slot_valids_0
    & io_s2_redirect_dup_0 | s2_ghist_ptr_dup_0_value == 8'h20 & _s2_ghv_wdatas_T_57998
    & ~(_s2_ghv_wdatas_T_58099 & io_resp_s2_full_pred_0_hit) & io_s2_redirect_dup_0;
  wire             _ghv_wens_32_T_1 =
    s2_ghist_ptr_dup_0_value == 8'h20 & io_resp_s2_full_pred_0_slot_valids_0
    & io_s2_redirect_dup_0 | s2_ghist_ptr_dup_0_value == 8'h21 & _s2_ghv_wdatas_T_57998
    & ~(_s2_ghv_wdatas_T_58099 & io_resp_s2_full_pred_0_hit) & io_s2_redirect_dup_0;
  wire             _ghv_wens_33_T_1 =
    s2_ghist_ptr_dup_0_value == 8'h21 & io_resp_s2_full_pred_0_slot_valids_0
    & io_s2_redirect_dup_0 | s2_ghist_ptr_dup_0_value == 8'h22 & _s2_ghv_wdatas_T_57998
    & ~(_s2_ghv_wdatas_T_58099 & io_resp_s2_full_pred_0_hit) & io_s2_redirect_dup_0;
  wire             _ghv_wens_34_T_1 =
    s2_ghist_ptr_dup_0_value == 8'h22 & io_resp_s2_full_pred_0_slot_valids_0
    & io_s2_redirect_dup_0 | s2_ghist_ptr_dup_0_value == 8'h23 & _s2_ghv_wdatas_T_57998
    & ~(_s2_ghv_wdatas_T_58099 & io_resp_s2_full_pred_0_hit) & io_s2_redirect_dup_0;
  wire             _ghv_wens_35_T_1 =
    s2_ghist_ptr_dup_0_value == 8'h23 & io_resp_s2_full_pred_0_slot_valids_0
    & io_s2_redirect_dup_0 | s2_ghist_ptr_dup_0_value == 8'h24 & _s2_ghv_wdatas_T_57998
    & ~(_s2_ghv_wdatas_T_58099 & io_resp_s2_full_pred_0_hit) & io_s2_redirect_dup_0;
  wire             _ghv_wens_36_T_1 =
    s2_ghist_ptr_dup_0_value == 8'h24 & io_resp_s2_full_pred_0_slot_valids_0
    & io_s2_redirect_dup_0 | s2_ghist_ptr_dup_0_value == 8'h25 & _s2_ghv_wdatas_T_57998
    & ~(_s2_ghv_wdatas_T_58099 & io_resp_s2_full_pred_0_hit) & io_s2_redirect_dup_0;
  wire             _ghv_wens_37_T_1 =
    s2_ghist_ptr_dup_0_value == 8'h25 & io_resp_s2_full_pred_0_slot_valids_0
    & io_s2_redirect_dup_0 | s2_ghist_ptr_dup_0_value == 8'h26 & _s2_ghv_wdatas_T_57998
    & ~(_s2_ghv_wdatas_T_58099 & io_resp_s2_full_pred_0_hit) & io_s2_redirect_dup_0;
  wire             _ghv_wens_38_T_1 =
    s2_ghist_ptr_dup_0_value == 8'h26 & io_resp_s2_full_pred_0_slot_valids_0
    & io_s2_redirect_dup_0 | s2_ghist_ptr_dup_0_value == 8'h27 & _s2_ghv_wdatas_T_57998
    & ~(_s2_ghv_wdatas_T_58099 & io_resp_s2_full_pred_0_hit) & io_s2_redirect_dup_0;
  wire             _ghv_wens_39_T_1 =
    s2_ghist_ptr_dup_0_value == 8'h27 & io_resp_s2_full_pred_0_slot_valids_0
    & io_s2_redirect_dup_0 | s2_ghist_ptr_dup_0_value == 8'h28 & _s2_ghv_wdatas_T_57998
    & ~(_s2_ghv_wdatas_T_58099 & io_resp_s2_full_pred_0_hit) & io_s2_redirect_dup_0;
  wire             _ghv_wens_40_T_1 =
    s2_ghist_ptr_dup_0_value == 8'h28 & io_resp_s2_full_pred_0_slot_valids_0
    & io_s2_redirect_dup_0 | s2_ghist_ptr_dup_0_value == 8'h29 & _s2_ghv_wdatas_T_57998
    & ~(_s2_ghv_wdatas_T_58099 & io_resp_s2_full_pred_0_hit) & io_s2_redirect_dup_0;
  wire             _ghv_wens_41_T_1 =
    s2_ghist_ptr_dup_0_value == 8'h29 & io_resp_s2_full_pred_0_slot_valids_0
    & io_s2_redirect_dup_0 | s2_ghist_ptr_dup_0_value == 8'h2A & _s2_ghv_wdatas_T_57998
    & ~(_s2_ghv_wdatas_T_58099 & io_resp_s2_full_pred_0_hit) & io_s2_redirect_dup_0;
  wire             _ghv_wens_42_T_1 =
    s2_ghist_ptr_dup_0_value == 8'h2A & io_resp_s2_full_pred_0_slot_valids_0
    & io_s2_redirect_dup_0 | s2_ghist_ptr_dup_0_value == 8'h2B & _s2_ghv_wdatas_T_57998
    & ~(_s2_ghv_wdatas_T_58099 & io_resp_s2_full_pred_0_hit) & io_s2_redirect_dup_0;
  wire             _ghv_wens_43_T_1 =
    s2_ghist_ptr_dup_0_value == 8'h2B & io_resp_s2_full_pred_0_slot_valids_0
    & io_s2_redirect_dup_0 | s2_ghist_ptr_dup_0_value == 8'h2C & _s2_ghv_wdatas_T_57998
    & ~(_s2_ghv_wdatas_T_58099 & io_resp_s2_full_pred_0_hit) & io_s2_redirect_dup_0;
  wire             _ghv_wens_44_T_1 =
    s2_ghist_ptr_dup_0_value == 8'h2C & io_resp_s2_full_pred_0_slot_valids_0
    & io_s2_redirect_dup_0 | s2_ghist_ptr_dup_0_value == 8'h2D & _s2_ghv_wdatas_T_57998
    & ~(_s2_ghv_wdatas_T_58099 & io_resp_s2_full_pred_0_hit) & io_s2_redirect_dup_0;
  wire             _ghv_wens_45_T_1 =
    s2_ghist_ptr_dup_0_value == 8'h2D & io_resp_s2_full_pred_0_slot_valids_0
    & io_s2_redirect_dup_0 | s2_ghist_ptr_dup_0_value == 8'h2E & _s2_ghv_wdatas_T_57998
    & ~(_s2_ghv_wdatas_T_58099 & io_resp_s2_full_pred_0_hit) & io_s2_redirect_dup_0;
  wire             _ghv_wens_46_T_1 =
    s2_ghist_ptr_dup_0_value == 8'h2E & io_resp_s2_full_pred_0_slot_valids_0
    & io_s2_redirect_dup_0 | s2_ghist_ptr_dup_0_value == 8'h2F & _s2_ghv_wdatas_T_57998
    & ~(_s2_ghv_wdatas_T_58099 & io_resp_s2_full_pred_0_hit) & io_s2_redirect_dup_0;
  wire             _ghv_wens_47_T_1 =
    s2_ghist_ptr_dup_0_value == 8'h2F & io_resp_s2_full_pred_0_slot_valids_0
    & io_s2_redirect_dup_0 | s2_ghist_ptr_dup_0_value == 8'h30 & _s2_ghv_wdatas_T_57998
    & ~(_s2_ghv_wdatas_T_58099 & io_resp_s2_full_pred_0_hit) & io_s2_redirect_dup_0;
  wire             _ghv_wens_48_T_1 =
    s2_ghist_ptr_dup_0_value == 8'h30 & io_resp_s2_full_pred_0_slot_valids_0
    & io_s2_redirect_dup_0 | s2_ghist_ptr_dup_0_value == 8'h31 & _s2_ghv_wdatas_T_57998
    & ~(_s2_ghv_wdatas_T_58099 & io_resp_s2_full_pred_0_hit) & io_s2_redirect_dup_0;
  wire             _ghv_wens_49_T_1 =
    s2_ghist_ptr_dup_0_value == 8'h31 & io_resp_s2_full_pred_0_slot_valids_0
    & io_s2_redirect_dup_0 | s2_ghist_ptr_dup_0_value == 8'h32 & _s2_ghv_wdatas_T_57998
    & ~(_s2_ghv_wdatas_T_58099 & io_resp_s2_full_pred_0_hit) & io_s2_redirect_dup_0;
  wire             _ghv_wens_50_T_1 =
    s2_ghist_ptr_dup_0_value == 8'h32 & io_resp_s2_full_pred_0_slot_valids_0
    & io_s2_redirect_dup_0 | s2_ghist_ptr_dup_0_value == 8'h33 & _s2_ghv_wdatas_T_57998
    & ~(_s2_ghv_wdatas_T_58099 & io_resp_s2_full_pred_0_hit) & io_s2_redirect_dup_0;
  wire             _ghv_wens_51_T_1 =
    s2_ghist_ptr_dup_0_value == 8'h33 & io_resp_s2_full_pred_0_slot_valids_0
    & io_s2_redirect_dup_0 | s2_ghist_ptr_dup_0_value == 8'h34 & _s2_ghv_wdatas_T_57998
    & ~(_s2_ghv_wdatas_T_58099 & io_resp_s2_full_pred_0_hit) & io_s2_redirect_dup_0;
  wire             _ghv_wens_52_T_1 =
    s2_ghist_ptr_dup_0_value == 8'h34 & io_resp_s2_full_pred_0_slot_valids_0
    & io_s2_redirect_dup_0 | s2_ghist_ptr_dup_0_value == 8'h35 & _s2_ghv_wdatas_T_57998
    & ~(_s2_ghv_wdatas_T_58099 & io_resp_s2_full_pred_0_hit) & io_s2_redirect_dup_0;
  wire             _ghv_wens_53_T_1 =
    s2_ghist_ptr_dup_0_value == 8'h35 & io_resp_s2_full_pred_0_slot_valids_0
    & io_s2_redirect_dup_0 | s2_ghist_ptr_dup_0_value == 8'h36 & _s2_ghv_wdatas_T_57998
    & ~(_s2_ghv_wdatas_T_58099 & io_resp_s2_full_pred_0_hit) & io_s2_redirect_dup_0;
  wire             _ghv_wens_54_T_1 =
    s2_ghist_ptr_dup_0_value == 8'h36 & io_resp_s2_full_pred_0_slot_valids_0
    & io_s2_redirect_dup_0 | s2_ghist_ptr_dup_0_value == 8'h37 & _s2_ghv_wdatas_T_57998
    & ~(_s2_ghv_wdatas_T_58099 & io_resp_s2_full_pred_0_hit) & io_s2_redirect_dup_0;
  wire             _ghv_wens_55_T_1 =
    s2_ghist_ptr_dup_0_value == 8'h37 & io_resp_s2_full_pred_0_slot_valids_0
    & io_s2_redirect_dup_0 | s2_ghist_ptr_dup_0_value == 8'h38 & _s2_ghv_wdatas_T_57998
    & ~(_s2_ghv_wdatas_T_58099 & io_resp_s2_full_pred_0_hit) & io_s2_redirect_dup_0;
  wire             _ghv_wens_56_T_1 =
    s2_ghist_ptr_dup_0_value == 8'h38 & io_resp_s2_full_pred_0_slot_valids_0
    & io_s2_redirect_dup_0 | s2_ghist_ptr_dup_0_value == 8'h39 & _s2_ghv_wdatas_T_57998
    & ~(_s2_ghv_wdatas_T_58099 & io_resp_s2_full_pred_0_hit) & io_s2_redirect_dup_0;
  wire             _ghv_wens_57_T_1 =
    s2_ghist_ptr_dup_0_value == 8'h39 & io_resp_s2_full_pred_0_slot_valids_0
    & io_s2_redirect_dup_0 | s2_ghist_ptr_dup_0_value == 8'h3A & _s2_ghv_wdatas_T_57998
    & ~(_s2_ghv_wdatas_T_58099 & io_resp_s2_full_pred_0_hit) & io_s2_redirect_dup_0;
  wire             _ghv_wens_58_T_1 =
    s2_ghist_ptr_dup_0_value == 8'h3A & io_resp_s2_full_pred_0_slot_valids_0
    & io_s2_redirect_dup_0 | s2_ghist_ptr_dup_0_value == 8'h3B & _s2_ghv_wdatas_T_57998
    & ~(_s2_ghv_wdatas_T_58099 & io_resp_s2_full_pred_0_hit) & io_s2_redirect_dup_0;
  wire             _ghv_wens_59_T_1 =
    s2_ghist_ptr_dup_0_value == 8'h3B & io_resp_s2_full_pred_0_slot_valids_0
    & io_s2_redirect_dup_0 | s2_ghist_ptr_dup_0_value == 8'h3C & _s2_ghv_wdatas_T_57998
    & ~(_s2_ghv_wdatas_T_58099 & io_resp_s2_full_pred_0_hit) & io_s2_redirect_dup_0;
  wire             _ghv_wens_60_T_1 =
    s2_ghist_ptr_dup_0_value == 8'h3C & io_resp_s2_full_pred_0_slot_valids_0
    & io_s2_redirect_dup_0 | s2_ghist_ptr_dup_0_value == 8'h3D & _s2_ghv_wdatas_T_57998
    & ~(_s2_ghv_wdatas_T_58099 & io_resp_s2_full_pred_0_hit) & io_s2_redirect_dup_0;
  wire             _ghv_wens_61_T_1 =
    s2_ghist_ptr_dup_0_value == 8'h3D & io_resp_s2_full_pred_0_slot_valids_0
    & io_s2_redirect_dup_0 | s2_ghist_ptr_dup_0_value == 8'h3E & _s2_ghv_wdatas_T_57998
    & ~(_s2_ghv_wdatas_T_58099 & io_resp_s2_full_pred_0_hit) & io_s2_redirect_dup_0;
  wire             _ghv_wens_62_T_1 =
    s2_ghist_ptr_dup_0_value == 8'h3E & io_resp_s2_full_pred_0_slot_valids_0
    & io_s2_redirect_dup_0 | s2_ghist_ptr_dup_0_value == 8'h3F & _s2_ghv_wdatas_T_57998
    & ~(_s2_ghv_wdatas_T_58099 & io_resp_s2_full_pred_0_hit) & io_s2_redirect_dup_0;
  wire             _ghv_wens_63_T_1 =
    s2_ghist_ptr_dup_0_value == 8'h3F & io_resp_s2_full_pred_0_slot_valids_0
    & io_s2_redirect_dup_0 | s2_ghist_ptr_dup_0_value == 8'h40 & _s2_ghv_wdatas_T_57998
    & ~(_s2_ghv_wdatas_T_58099 & io_resp_s2_full_pred_0_hit) & io_s2_redirect_dup_0;
  wire             _ghv_wens_64_T_1 =
    s2_ghist_ptr_dup_0_value == 8'h40 & io_resp_s2_full_pred_0_slot_valids_0
    & io_s2_redirect_dup_0 | s2_ghist_ptr_dup_0_value == 8'h41 & _s2_ghv_wdatas_T_57998
    & ~(_s2_ghv_wdatas_T_58099 & io_resp_s2_full_pred_0_hit) & io_s2_redirect_dup_0;
  wire             _ghv_wens_65_T_1 =
    s2_ghist_ptr_dup_0_value == 8'h41 & io_resp_s2_full_pred_0_slot_valids_0
    & io_s2_redirect_dup_0 | s2_ghist_ptr_dup_0_value == 8'h42 & _s2_ghv_wdatas_T_57998
    & ~(_s2_ghv_wdatas_T_58099 & io_resp_s2_full_pred_0_hit) & io_s2_redirect_dup_0;
  wire             _ghv_wens_66_T_1 =
    s2_ghist_ptr_dup_0_value == 8'h42 & io_resp_s2_full_pred_0_slot_valids_0
    & io_s2_redirect_dup_0 | s2_ghist_ptr_dup_0_value == 8'h43 & _s2_ghv_wdatas_T_57998
    & ~(_s2_ghv_wdatas_T_58099 & io_resp_s2_full_pred_0_hit) & io_s2_redirect_dup_0;
  wire             _ghv_wens_67_T_1 =
    s2_ghist_ptr_dup_0_value == 8'h43 & io_resp_s2_full_pred_0_slot_valids_0
    & io_s2_redirect_dup_0 | s2_ghist_ptr_dup_0_value == 8'h44 & _s2_ghv_wdatas_T_57998
    & ~(_s2_ghv_wdatas_T_58099 & io_resp_s2_full_pred_0_hit) & io_s2_redirect_dup_0;
  wire             _ghv_wens_68_T_1 =
    s2_ghist_ptr_dup_0_value == 8'h44 & io_resp_s2_full_pred_0_slot_valids_0
    & io_s2_redirect_dup_0 | s2_ghist_ptr_dup_0_value == 8'h45 & _s2_ghv_wdatas_T_57998
    & ~(_s2_ghv_wdatas_T_58099 & io_resp_s2_full_pred_0_hit) & io_s2_redirect_dup_0;
  wire             _ghv_wens_69_T_1 =
    s2_ghist_ptr_dup_0_value == 8'h45 & io_resp_s2_full_pred_0_slot_valids_0
    & io_s2_redirect_dup_0 | s2_ghist_ptr_dup_0_value == 8'h46 & _s2_ghv_wdatas_T_57998
    & ~(_s2_ghv_wdatas_T_58099 & io_resp_s2_full_pred_0_hit) & io_s2_redirect_dup_0;
  wire             _ghv_wens_70_T_1 =
    s2_ghist_ptr_dup_0_value == 8'h46 & io_resp_s2_full_pred_0_slot_valids_0
    & io_s2_redirect_dup_0 | s2_ghist_ptr_dup_0_value == 8'h47 & _s2_ghv_wdatas_T_57998
    & ~(_s2_ghv_wdatas_T_58099 & io_resp_s2_full_pred_0_hit) & io_s2_redirect_dup_0;
  wire             _ghv_wens_71_T_1 =
    s2_ghist_ptr_dup_0_value == 8'h47 & io_resp_s2_full_pred_0_slot_valids_0
    & io_s2_redirect_dup_0 | s2_ghist_ptr_dup_0_value == 8'h48 & _s2_ghv_wdatas_T_57998
    & ~(_s2_ghv_wdatas_T_58099 & io_resp_s2_full_pred_0_hit) & io_s2_redirect_dup_0;
  wire             _ghv_wens_72_T_1 =
    s2_ghist_ptr_dup_0_value == 8'h48 & io_resp_s2_full_pred_0_slot_valids_0
    & io_s2_redirect_dup_0 | s2_ghist_ptr_dup_0_value == 8'h49 & _s2_ghv_wdatas_T_57998
    & ~(_s2_ghv_wdatas_T_58099 & io_resp_s2_full_pred_0_hit) & io_s2_redirect_dup_0;
  wire             _ghv_wens_73_T_1 =
    s2_ghist_ptr_dup_0_value == 8'h49 & io_resp_s2_full_pred_0_slot_valids_0
    & io_s2_redirect_dup_0 | s2_ghist_ptr_dup_0_value == 8'h4A & _s2_ghv_wdatas_T_57998
    & ~(_s2_ghv_wdatas_T_58099 & io_resp_s2_full_pred_0_hit) & io_s2_redirect_dup_0;
  wire             _ghv_wens_74_T_1 =
    s2_ghist_ptr_dup_0_value == 8'h4A & io_resp_s2_full_pred_0_slot_valids_0
    & io_s2_redirect_dup_0 | s2_ghist_ptr_dup_0_value == 8'h4B & _s2_ghv_wdatas_T_57998
    & ~(_s2_ghv_wdatas_T_58099 & io_resp_s2_full_pred_0_hit) & io_s2_redirect_dup_0;
  wire             _ghv_wens_75_T_1 =
    s2_ghist_ptr_dup_0_value == 8'h4B & io_resp_s2_full_pred_0_slot_valids_0
    & io_s2_redirect_dup_0 | s2_ghist_ptr_dup_0_value == 8'h4C & _s2_ghv_wdatas_T_57998
    & ~(_s2_ghv_wdatas_T_58099 & io_resp_s2_full_pred_0_hit) & io_s2_redirect_dup_0;
  wire             _ghv_wens_76_T_1 =
    s2_ghist_ptr_dup_0_value == 8'h4C & io_resp_s2_full_pred_0_slot_valids_0
    & io_s2_redirect_dup_0 | s2_ghist_ptr_dup_0_value == 8'h4D & _s2_ghv_wdatas_T_57998
    & ~(_s2_ghv_wdatas_T_58099 & io_resp_s2_full_pred_0_hit) & io_s2_redirect_dup_0;
  wire             _ghv_wens_77_T_1 =
    s2_ghist_ptr_dup_0_value == 8'h4D & io_resp_s2_full_pred_0_slot_valids_0
    & io_s2_redirect_dup_0 | s2_ghist_ptr_dup_0_value == 8'h4E & _s2_ghv_wdatas_T_57998
    & ~(_s2_ghv_wdatas_T_58099 & io_resp_s2_full_pred_0_hit) & io_s2_redirect_dup_0;
  wire             _ghv_wens_78_T_1 =
    s2_ghist_ptr_dup_0_value == 8'h4E & io_resp_s2_full_pred_0_slot_valids_0
    & io_s2_redirect_dup_0 | s2_ghist_ptr_dup_0_value == 8'h4F & _s2_ghv_wdatas_T_57998
    & ~(_s2_ghv_wdatas_T_58099 & io_resp_s2_full_pred_0_hit) & io_s2_redirect_dup_0;
  wire             _ghv_wens_79_T_1 =
    s2_ghist_ptr_dup_0_value == 8'h4F & io_resp_s2_full_pred_0_slot_valids_0
    & io_s2_redirect_dup_0 | s2_ghist_ptr_dup_0_value == 8'h50 & _s2_ghv_wdatas_T_57998
    & ~(_s2_ghv_wdatas_T_58099 & io_resp_s2_full_pred_0_hit) & io_s2_redirect_dup_0;
  wire             _ghv_wens_80_T_1 =
    s2_ghist_ptr_dup_0_value == 8'h50 & io_resp_s2_full_pred_0_slot_valids_0
    & io_s2_redirect_dup_0 | s2_ghist_ptr_dup_0_value == 8'h51 & _s2_ghv_wdatas_T_57998
    & ~(_s2_ghv_wdatas_T_58099 & io_resp_s2_full_pred_0_hit) & io_s2_redirect_dup_0;
  wire             _ghv_wens_81_T_1 =
    s2_ghist_ptr_dup_0_value == 8'h51 & io_resp_s2_full_pred_0_slot_valids_0
    & io_s2_redirect_dup_0 | s2_ghist_ptr_dup_0_value == 8'h52 & _s2_ghv_wdatas_T_57998
    & ~(_s2_ghv_wdatas_T_58099 & io_resp_s2_full_pred_0_hit) & io_s2_redirect_dup_0;
  wire             _ghv_wens_82_T_1 =
    s2_ghist_ptr_dup_0_value == 8'h52 & io_resp_s2_full_pred_0_slot_valids_0
    & io_s2_redirect_dup_0 | s2_ghist_ptr_dup_0_value == 8'h53 & _s2_ghv_wdatas_T_57998
    & ~(_s2_ghv_wdatas_T_58099 & io_resp_s2_full_pred_0_hit) & io_s2_redirect_dup_0;
  wire             _ghv_wens_83_T_1 =
    s2_ghist_ptr_dup_0_value == 8'h53 & io_resp_s2_full_pred_0_slot_valids_0
    & io_s2_redirect_dup_0 | s2_ghist_ptr_dup_0_value == 8'h54 & _s2_ghv_wdatas_T_57998
    & ~(_s2_ghv_wdatas_T_58099 & io_resp_s2_full_pred_0_hit) & io_s2_redirect_dup_0;
  wire             _ghv_wens_84_T_1 =
    s2_ghist_ptr_dup_0_value == 8'h54 & io_resp_s2_full_pred_0_slot_valids_0
    & io_s2_redirect_dup_0 | s2_ghist_ptr_dup_0_value == 8'h55 & _s2_ghv_wdatas_T_57998
    & ~(_s2_ghv_wdatas_T_58099 & io_resp_s2_full_pred_0_hit) & io_s2_redirect_dup_0;
  wire             _ghv_wens_85_T_1 =
    s2_ghist_ptr_dup_0_value == 8'h55 & io_resp_s2_full_pred_0_slot_valids_0
    & io_s2_redirect_dup_0 | s2_ghist_ptr_dup_0_value == 8'h56 & _s2_ghv_wdatas_T_57998
    & ~(_s2_ghv_wdatas_T_58099 & io_resp_s2_full_pred_0_hit) & io_s2_redirect_dup_0;
  wire             _ghv_wens_86_T_1 =
    s2_ghist_ptr_dup_0_value == 8'h56 & io_resp_s2_full_pred_0_slot_valids_0
    & io_s2_redirect_dup_0 | s2_ghist_ptr_dup_0_value == 8'h57 & _s2_ghv_wdatas_T_57998
    & ~(_s2_ghv_wdatas_T_58099 & io_resp_s2_full_pred_0_hit) & io_s2_redirect_dup_0;
  wire             _ghv_wens_87_T_1 =
    s2_ghist_ptr_dup_0_value == 8'h57 & io_resp_s2_full_pred_0_slot_valids_0
    & io_s2_redirect_dup_0 | s2_ghist_ptr_dup_0_value == 8'h58 & _s2_ghv_wdatas_T_57998
    & ~(_s2_ghv_wdatas_T_58099 & io_resp_s2_full_pred_0_hit) & io_s2_redirect_dup_0;
  wire             _ghv_wens_88_T_1 =
    s2_ghist_ptr_dup_0_value == 8'h58 & io_resp_s2_full_pred_0_slot_valids_0
    & io_s2_redirect_dup_0 | s2_ghist_ptr_dup_0_value == 8'h59 & _s2_ghv_wdatas_T_57998
    & ~(_s2_ghv_wdatas_T_58099 & io_resp_s2_full_pred_0_hit) & io_s2_redirect_dup_0;
  wire             _ghv_wens_89_T_1 =
    s2_ghist_ptr_dup_0_value == 8'h59 & io_resp_s2_full_pred_0_slot_valids_0
    & io_s2_redirect_dup_0 | s2_ghist_ptr_dup_0_value == 8'h5A & _s2_ghv_wdatas_T_57998
    & ~(_s2_ghv_wdatas_T_58099 & io_resp_s2_full_pred_0_hit) & io_s2_redirect_dup_0;
  wire             _ghv_wens_90_T_1 =
    s2_ghist_ptr_dup_0_value == 8'h5A & io_resp_s2_full_pred_0_slot_valids_0
    & io_s2_redirect_dup_0 | s2_ghist_ptr_dup_0_value == 8'h5B & _s2_ghv_wdatas_T_57998
    & ~(_s2_ghv_wdatas_T_58099 & io_resp_s2_full_pred_0_hit) & io_s2_redirect_dup_0;
  wire             _ghv_wens_91_T_1 =
    s2_ghist_ptr_dup_0_value == 8'h5B & io_resp_s2_full_pred_0_slot_valids_0
    & io_s2_redirect_dup_0 | s2_ghist_ptr_dup_0_value == 8'h5C & _s2_ghv_wdatas_T_57998
    & ~(_s2_ghv_wdatas_T_58099 & io_resp_s2_full_pred_0_hit) & io_s2_redirect_dup_0;
  wire             _ghv_wens_92_T_1 =
    s2_ghist_ptr_dup_0_value == 8'h5C & io_resp_s2_full_pred_0_slot_valids_0
    & io_s2_redirect_dup_0 | s2_ghist_ptr_dup_0_value == 8'h5D & _s2_ghv_wdatas_T_57998
    & ~(_s2_ghv_wdatas_T_58099 & io_resp_s2_full_pred_0_hit) & io_s2_redirect_dup_0;
  wire             _ghv_wens_93_T_1 =
    s2_ghist_ptr_dup_0_value == 8'h5D & io_resp_s2_full_pred_0_slot_valids_0
    & io_s2_redirect_dup_0 | s2_ghist_ptr_dup_0_value == 8'h5E & _s2_ghv_wdatas_T_57998
    & ~(_s2_ghv_wdatas_T_58099 & io_resp_s2_full_pred_0_hit) & io_s2_redirect_dup_0;
  wire             _ghv_wens_94_T_1 =
    s2_ghist_ptr_dup_0_value == 8'h5E & io_resp_s2_full_pred_0_slot_valids_0
    & io_s2_redirect_dup_0 | s2_ghist_ptr_dup_0_value == 8'h5F & _s2_ghv_wdatas_T_57998
    & ~(_s2_ghv_wdatas_T_58099 & io_resp_s2_full_pred_0_hit) & io_s2_redirect_dup_0;
  wire             _ghv_wens_95_T_1 =
    s2_ghist_ptr_dup_0_value == 8'h5F & io_resp_s2_full_pred_0_slot_valids_0
    & io_s2_redirect_dup_0 | s2_ghist_ptr_dup_0_value == 8'h60 & _s2_ghv_wdatas_T_57998
    & ~(_s2_ghv_wdatas_T_58099 & io_resp_s2_full_pred_0_hit) & io_s2_redirect_dup_0;
  wire             _ghv_wens_96_T_1 =
    s2_ghist_ptr_dup_0_value == 8'h60 & io_resp_s2_full_pred_0_slot_valids_0
    & io_s2_redirect_dup_0 | s2_ghist_ptr_dup_0_value == 8'h61 & _s2_ghv_wdatas_T_57998
    & ~(_s2_ghv_wdatas_T_58099 & io_resp_s2_full_pred_0_hit) & io_s2_redirect_dup_0;
  wire             _ghv_wens_97_T_1 =
    s2_ghist_ptr_dup_0_value == 8'h61 & io_resp_s2_full_pred_0_slot_valids_0
    & io_s2_redirect_dup_0 | s2_ghist_ptr_dup_0_value == 8'h62 & _s2_ghv_wdatas_T_57998
    & ~(_s2_ghv_wdatas_T_58099 & io_resp_s2_full_pred_0_hit) & io_s2_redirect_dup_0;
  wire             _ghv_wens_98_T_1 =
    s2_ghist_ptr_dup_0_value == 8'h62 & io_resp_s2_full_pred_0_slot_valids_0
    & io_s2_redirect_dup_0 | s2_ghist_ptr_dup_0_value == 8'h63 & _s2_ghv_wdatas_T_57998
    & ~(_s2_ghv_wdatas_T_58099 & io_resp_s2_full_pred_0_hit) & io_s2_redirect_dup_0;
  wire             _ghv_wens_99_T_1 =
    s2_ghist_ptr_dup_0_value == 8'h63 & io_resp_s2_full_pred_0_slot_valids_0
    & io_s2_redirect_dup_0 | s2_ghist_ptr_dup_0_value == 8'h64 & _s2_ghv_wdatas_T_57998
    & ~(_s2_ghv_wdatas_T_58099 & io_resp_s2_full_pred_0_hit) & io_s2_redirect_dup_0;
  wire             _ghv_wens_100_T_1 =
    s2_ghist_ptr_dup_0_value == 8'h64 & io_resp_s2_full_pred_0_slot_valids_0
    & io_s2_redirect_dup_0 | s2_ghist_ptr_dup_0_value == 8'h65 & _s2_ghv_wdatas_T_57998
    & ~(_s2_ghv_wdatas_T_58099 & io_resp_s2_full_pred_0_hit) & io_s2_redirect_dup_0;
  wire             _ghv_wens_101_T_1 =
    s2_ghist_ptr_dup_0_value == 8'h65 & io_resp_s2_full_pred_0_slot_valids_0
    & io_s2_redirect_dup_0 | s2_ghist_ptr_dup_0_value == 8'h66 & _s2_ghv_wdatas_T_57998
    & ~(_s2_ghv_wdatas_T_58099 & io_resp_s2_full_pred_0_hit) & io_s2_redirect_dup_0;
  wire             _ghv_wens_102_T_1 =
    s2_ghist_ptr_dup_0_value == 8'h66 & io_resp_s2_full_pred_0_slot_valids_0
    & io_s2_redirect_dup_0 | s2_ghist_ptr_dup_0_value == 8'h67 & _s2_ghv_wdatas_T_57998
    & ~(_s2_ghv_wdatas_T_58099 & io_resp_s2_full_pred_0_hit) & io_s2_redirect_dup_0;
  wire             _ghv_wens_103_T_1 =
    s2_ghist_ptr_dup_0_value == 8'h67 & io_resp_s2_full_pred_0_slot_valids_0
    & io_s2_redirect_dup_0 | s2_ghist_ptr_dup_0_value == 8'h68 & _s2_ghv_wdatas_T_57998
    & ~(_s2_ghv_wdatas_T_58099 & io_resp_s2_full_pred_0_hit) & io_s2_redirect_dup_0;
  wire             _ghv_wens_104_T_1 =
    s2_ghist_ptr_dup_0_value == 8'h68 & io_resp_s2_full_pred_0_slot_valids_0
    & io_s2_redirect_dup_0 | s2_ghist_ptr_dup_0_value == 8'h69 & _s2_ghv_wdatas_T_57998
    & ~(_s2_ghv_wdatas_T_58099 & io_resp_s2_full_pred_0_hit) & io_s2_redirect_dup_0;
  wire             _ghv_wens_105_T_1 =
    s2_ghist_ptr_dup_0_value == 8'h69 & io_resp_s2_full_pred_0_slot_valids_0
    & io_s2_redirect_dup_0 | s2_ghist_ptr_dup_0_value == 8'h6A & _s2_ghv_wdatas_T_57998
    & ~(_s2_ghv_wdatas_T_58099 & io_resp_s2_full_pred_0_hit) & io_s2_redirect_dup_0;
  wire             _ghv_wens_106_T_1 =
    s2_ghist_ptr_dup_0_value == 8'h6A & io_resp_s2_full_pred_0_slot_valids_0
    & io_s2_redirect_dup_0 | s2_ghist_ptr_dup_0_value == 8'h6B & _s2_ghv_wdatas_T_57998
    & ~(_s2_ghv_wdatas_T_58099 & io_resp_s2_full_pred_0_hit) & io_s2_redirect_dup_0;
  wire             _ghv_wens_107_T_1 =
    s2_ghist_ptr_dup_0_value == 8'h6B & io_resp_s2_full_pred_0_slot_valids_0
    & io_s2_redirect_dup_0 | s2_ghist_ptr_dup_0_value == 8'h6C & _s2_ghv_wdatas_T_57998
    & ~(_s2_ghv_wdatas_T_58099 & io_resp_s2_full_pred_0_hit) & io_s2_redirect_dup_0;
  wire             _ghv_wens_108_T_1 =
    s2_ghist_ptr_dup_0_value == 8'h6C & io_resp_s2_full_pred_0_slot_valids_0
    & io_s2_redirect_dup_0 | s2_ghist_ptr_dup_0_value == 8'h6D & _s2_ghv_wdatas_T_57998
    & ~(_s2_ghv_wdatas_T_58099 & io_resp_s2_full_pred_0_hit) & io_s2_redirect_dup_0;
  wire             _ghv_wens_109_T_1 =
    s2_ghist_ptr_dup_0_value == 8'h6D & io_resp_s2_full_pred_0_slot_valids_0
    & io_s2_redirect_dup_0 | s2_ghist_ptr_dup_0_value == 8'h6E & _s2_ghv_wdatas_T_57998
    & ~(_s2_ghv_wdatas_T_58099 & io_resp_s2_full_pred_0_hit) & io_s2_redirect_dup_0;
  wire             _ghv_wens_110_T_1 =
    s2_ghist_ptr_dup_0_value == 8'h6E & io_resp_s2_full_pred_0_slot_valids_0
    & io_s2_redirect_dup_0 | s2_ghist_ptr_dup_0_value == 8'h6F & _s2_ghv_wdatas_T_57998
    & ~(_s2_ghv_wdatas_T_58099 & io_resp_s2_full_pred_0_hit) & io_s2_redirect_dup_0;
  wire             _ghv_wens_111_T_1 =
    s2_ghist_ptr_dup_0_value == 8'h6F & io_resp_s2_full_pred_0_slot_valids_0
    & io_s2_redirect_dup_0 | s2_ghist_ptr_dup_0_value == 8'h70 & _s2_ghv_wdatas_T_57998
    & ~(_s2_ghv_wdatas_T_58099 & io_resp_s2_full_pred_0_hit) & io_s2_redirect_dup_0;
  wire             _ghv_wens_112_T_1 =
    s2_ghist_ptr_dup_0_value == 8'h70 & io_resp_s2_full_pred_0_slot_valids_0
    & io_s2_redirect_dup_0 | s2_ghist_ptr_dup_0_value == 8'h71 & _s2_ghv_wdatas_T_57998
    & ~(_s2_ghv_wdatas_T_58099 & io_resp_s2_full_pred_0_hit) & io_s2_redirect_dup_0;
  wire             _ghv_wens_113_T_1 =
    s2_ghist_ptr_dup_0_value == 8'h71 & io_resp_s2_full_pred_0_slot_valids_0
    & io_s2_redirect_dup_0 | s2_ghist_ptr_dup_0_value == 8'h72 & _s2_ghv_wdatas_T_57998
    & ~(_s2_ghv_wdatas_T_58099 & io_resp_s2_full_pred_0_hit) & io_s2_redirect_dup_0;
  wire             _ghv_wens_114_T_1 =
    s2_ghist_ptr_dup_0_value == 8'h72 & io_resp_s2_full_pred_0_slot_valids_0
    & io_s2_redirect_dup_0 | s2_ghist_ptr_dup_0_value == 8'h73 & _s2_ghv_wdatas_T_57998
    & ~(_s2_ghv_wdatas_T_58099 & io_resp_s2_full_pred_0_hit) & io_s2_redirect_dup_0;
  wire             _ghv_wens_115_T_1 =
    s2_ghist_ptr_dup_0_value == 8'h73 & io_resp_s2_full_pred_0_slot_valids_0
    & io_s2_redirect_dup_0 | s2_ghist_ptr_dup_0_value == 8'h74 & _s2_ghv_wdatas_T_57998
    & ~(_s2_ghv_wdatas_T_58099 & io_resp_s2_full_pred_0_hit) & io_s2_redirect_dup_0;
  wire             _ghv_wens_116_T_1 =
    s2_ghist_ptr_dup_0_value == 8'h74 & io_resp_s2_full_pred_0_slot_valids_0
    & io_s2_redirect_dup_0 | s2_ghist_ptr_dup_0_value == 8'h75 & _s2_ghv_wdatas_T_57998
    & ~(_s2_ghv_wdatas_T_58099 & io_resp_s2_full_pred_0_hit) & io_s2_redirect_dup_0;
  wire             _ghv_wens_117_T_1 =
    s2_ghist_ptr_dup_0_value == 8'h75 & io_resp_s2_full_pred_0_slot_valids_0
    & io_s2_redirect_dup_0 | s2_ghist_ptr_dup_0_value == 8'h76 & _s2_ghv_wdatas_T_57998
    & ~(_s2_ghv_wdatas_T_58099 & io_resp_s2_full_pred_0_hit) & io_s2_redirect_dup_0;
  wire             _ghv_wens_118_T_1 =
    s2_ghist_ptr_dup_0_value == 8'h76 & io_resp_s2_full_pred_0_slot_valids_0
    & io_s2_redirect_dup_0 | s2_ghist_ptr_dup_0_value == 8'h77 & _s2_ghv_wdatas_T_57998
    & ~(_s2_ghv_wdatas_T_58099 & io_resp_s2_full_pred_0_hit) & io_s2_redirect_dup_0;
  wire             _ghv_wens_119_T_1 =
    s2_ghist_ptr_dup_0_value == 8'h77 & io_resp_s2_full_pred_0_slot_valids_0
    & io_s2_redirect_dup_0 | s2_ghist_ptr_dup_0_value == 8'h78 & _s2_ghv_wdatas_T_57998
    & ~(_s2_ghv_wdatas_T_58099 & io_resp_s2_full_pred_0_hit) & io_s2_redirect_dup_0;
  wire             _ghv_wens_120_T_1 =
    s2_ghist_ptr_dup_0_value == 8'h78 & io_resp_s2_full_pred_0_slot_valids_0
    & io_s2_redirect_dup_0 | s2_ghist_ptr_dup_0_value == 8'h79 & _s2_ghv_wdatas_T_57998
    & ~(_s2_ghv_wdatas_T_58099 & io_resp_s2_full_pred_0_hit) & io_s2_redirect_dup_0;
  wire             _ghv_wens_121_T_1 =
    s2_ghist_ptr_dup_0_value == 8'h79 & io_resp_s2_full_pred_0_slot_valids_0
    & io_s2_redirect_dup_0 | s2_ghist_ptr_dup_0_value == 8'h7A & _s2_ghv_wdatas_T_57998
    & ~(_s2_ghv_wdatas_T_58099 & io_resp_s2_full_pred_0_hit) & io_s2_redirect_dup_0;
  wire             _ghv_wens_122_T_1 =
    s2_ghist_ptr_dup_0_value == 8'h7A & io_resp_s2_full_pred_0_slot_valids_0
    & io_s2_redirect_dup_0 | s2_ghist_ptr_dup_0_value == 8'h7B & _s2_ghv_wdatas_T_57998
    & ~(_s2_ghv_wdatas_T_58099 & io_resp_s2_full_pred_0_hit) & io_s2_redirect_dup_0;
  wire             _ghv_wens_123_T_1 =
    s2_ghist_ptr_dup_0_value == 8'h7B & io_resp_s2_full_pred_0_slot_valids_0
    & io_s2_redirect_dup_0 | s2_ghist_ptr_dup_0_value == 8'h7C & _s2_ghv_wdatas_T_57998
    & ~(_s2_ghv_wdatas_T_58099 & io_resp_s2_full_pred_0_hit) & io_s2_redirect_dup_0;
  wire             _ghv_wens_124_T_1 =
    s2_ghist_ptr_dup_0_value == 8'h7C & io_resp_s2_full_pred_0_slot_valids_0
    & io_s2_redirect_dup_0 | s2_ghist_ptr_dup_0_value == 8'h7D & _s2_ghv_wdatas_T_57998
    & ~(_s2_ghv_wdatas_T_58099 & io_resp_s2_full_pred_0_hit) & io_s2_redirect_dup_0;
  wire             _ghv_wens_125_T_1 =
    s2_ghist_ptr_dup_0_value == 8'h7D & io_resp_s2_full_pred_0_slot_valids_0
    & io_s2_redirect_dup_0 | s2_ghist_ptr_dup_0_value == 8'h7E & _s2_ghv_wdatas_T_57998
    & ~(_s2_ghv_wdatas_T_58099 & io_resp_s2_full_pred_0_hit) & io_s2_redirect_dup_0;
  wire             _ghv_wens_126_T_1 =
    s2_ghist_ptr_dup_0_value == 8'h7E & io_resp_s2_full_pred_0_slot_valids_0
    & io_s2_redirect_dup_0 | s2_ghist_ptr_dup_0_value == 8'h7F & _s2_ghv_wdatas_T_57998
    & ~(_s2_ghv_wdatas_T_58099 & io_resp_s2_full_pred_0_hit) & io_s2_redirect_dup_0;
  wire             _ghv_wens_127_T_1 =
    s2_ghist_ptr_dup_0_value == 8'h7F & io_resp_s2_full_pred_0_slot_valids_0
    & io_s2_redirect_dup_0 | s2_ghist_ptr_dup_0_value == 8'h80 & _s2_ghv_wdatas_T_57998
    & ~(_s2_ghv_wdatas_T_58099 & io_resp_s2_full_pred_0_hit) & io_s2_redirect_dup_0;
  wire             _ghv_wens_128_T_1 =
    s2_ghist_ptr_dup_0_value == 8'h80 & io_resp_s2_full_pred_0_slot_valids_0
    & io_s2_redirect_dup_0 | s2_ghist_ptr_dup_0_value == 8'h81 & _s2_ghv_wdatas_T_57998
    & ~(_s2_ghv_wdatas_T_58099 & io_resp_s2_full_pred_0_hit) & io_s2_redirect_dup_0;
  wire             _ghv_wens_129_T_1 =
    s2_ghist_ptr_dup_0_value == 8'h81 & io_resp_s2_full_pred_0_slot_valids_0
    & io_s2_redirect_dup_0 | s2_ghist_ptr_dup_0_value == 8'h82 & _s2_ghv_wdatas_T_57998
    & ~(_s2_ghv_wdatas_T_58099 & io_resp_s2_full_pred_0_hit) & io_s2_redirect_dup_0;
  wire             _ghv_wens_130_T_1 =
    s2_ghist_ptr_dup_0_value == 8'h82 & io_resp_s2_full_pred_0_slot_valids_0
    & io_s2_redirect_dup_0 | s2_ghist_ptr_dup_0_value == 8'h83 & _s2_ghv_wdatas_T_57998
    & ~(_s2_ghv_wdatas_T_58099 & io_resp_s2_full_pred_0_hit) & io_s2_redirect_dup_0;
  wire             _ghv_wens_131_T_1 =
    s2_ghist_ptr_dup_0_value == 8'h83 & io_resp_s2_full_pred_0_slot_valids_0
    & io_s2_redirect_dup_0 | s2_ghist_ptr_dup_0_value == 8'h84 & _s2_ghv_wdatas_T_57998
    & ~(_s2_ghv_wdatas_T_58099 & io_resp_s2_full_pred_0_hit) & io_s2_redirect_dup_0;
  wire             _ghv_wens_132_T_1 =
    s2_ghist_ptr_dup_0_value == 8'h84 & io_resp_s2_full_pred_0_slot_valids_0
    & io_s2_redirect_dup_0 | s2_ghist_ptr_dup_0_value == 8'h85 & _s2_ghv_wdatas_T_57998
    & ~(_s2_ghv_wdatas_T_58099 & io_resp_s2_full_pred_0_hit) & io_s2_redirect_dup_0;
  wire             _ghv_wens_133_T_1 =
    s2_ghist_ptr_dup_0_value == 8'h85 & io_resp_s2_full_pred_0_slot_valids_0
    & io_s2_redirect_dup_0 | s2_ghist_ptr_dup_0_value == 8'h86 & _s2_ghv_wdatas_T_57998
    & ~(_s2_ghv_wdatas_T_58099 & io_resp_s2_full_pred_0_hit) & io_s2_redirect_dup_0;
  wire             _ghv_wens_134_T_1 =
    s2_ghist_ptr_dup_0_value == 8'h86 & io_resp_s2_full_pred_0_slot_valids_0
    & io_s2_redirect_dup_0 | s2_ghist_ptr_dup_0_value == 8'h87 & _s2_ghv_wdatas_T_57998
    & ~(_s2_ghv_wdatas_T_58099 & io_resp_s2_full_pred_0_hit) & io_s2_redirect_dup_0;
  wire             _ghv_wens_135_T_1 =
    s2_ghist_ptr_dup_0_value == 8'h87 & io_resp_s2_full_pred_0_slot_valids_0
    & io_s2_redirect_dup_0 | s2_ghist_ptr_dup_0_value == 8'h88 & _s2_ghv_wdatas_T_57998
    & ~(_s2_ghv_wdatas_T_58099 & io_resp_s2_full_pred_0_hit) & io_s2_redirect_dup_0;
  wire             _ghv_wens_136_T_1 =
    s2_ghist_ptr_dup_0_value == 8'h88 & io_resp_s2_full_pred_0_slot_valids_0
    & io_s2_redirect_dup_0 | s2_ghist_ptr_dup_0_value == 8'h89 & _s2_ghv_wdatas_T_57998
    & ~(_s2_ghv_wdatas_T_58099 & io_resp_s2_full_pred_0_hit) & io_s2_redirect_dup_0;
  wire             _ghv_wens_137_T_1 =
    s2_ghist_ptr_dup_0_value == 8'h89 & io_resp_s2_full_pred_0_slot_valids_0
    & io_s2_redirect_dup_0 | s2_ghist_ptr_dup_0_value == 8'h8A & _s2_ghv_wdatas_T_57998
    & ~(_s2_ghv_wdatas_T_58099 & io_resp_s2_full_pred_0_hit) & io_s2_redirect_dup_0;
  wire             _ghv_wens_138_T_1 =
    s2_ghist_ptr_dup_0_value == 8'h8A & io_resp_s2_full_pred_0_slot_valids_0
    & io_s2_redirect_dup_0 | s2_ghist_ptr_dup_0_value == 8'h8B & _s2_ghv_wdatas_T_57998
    & ~(_s2_ghv_wdatas_T_58099 & io_resp_s2_full_pred_0_hit) & io_s2_redirect_dup_0;
  wire             _ghv_wens_139_T_1 =
    s2_ghist_ptr_dup_0_value == 8'h8B & io_resp_s2_full_pred_0_slot_valids_0
    & io_s2_redirect_dup_0 | s2_ghist_ptr_dup_0_value == 8'h8C & _s2_ghv_wdatas_T_57998
    & ~(_s2_ghv_wdatas_T_58099 & io_resp_s2_full_pred_0_hit) & io_s2_redirect_dup_0;
  wire             _ghv_wens_140_T_1 =
    s2_ghist_ptr_dup_0_value == 8'h8C & io_resp_s2_full_pred_0_slot_valids_0
    & io_s2_redirect_dup_0 | s2_ghist_ptr_dup_0_value == 8'h8D & _s2_ghv_wdatas_T_57998
    & ~(_s2_ghv_wdatas_T_58099 & io_resp_s2_full_pred_0_hit) & io_s2_redirect_dup_0;
  wire             _ghv_wens_141_T_1 =
    s2_ghist_ptr_dup_0_value == 8'h8D & io_resp_s2_full_pred_0_slot_valids_0
    & io_s2_redirect_dup_0 | s2_ghist_ptr_dup_0_value == 8'h8E & _s2_ghv_wdatas_T_57998
    & ~(_s2_ghv_wdatas_T_58099 & io_resp_s2_full_pred_0_hit) & io_s2_redirect_dup_0;
  wire             _ghv_wens_142_T_1 =
    s2_ghist_ptr_dup_0_value == 8'h8E & io_resp_s2_full_pred_0_slot_valids_0
    & io_s2_redirect_dup_0 | s2_ghist_ptr_dup_0_value == 8'h8F & _s2_ghv_wdatas_T_57998
    & ~(_s2_ghv_wdatas_T_58099 & io_resp_s2_full_pred_0_hit) & io_s2_redirect_dup_0;
  wire             _ghv_wens_143_T_1 =
    s2_ghist_ptr_dup_0_value == 8'h8F & io_resp_s2_full_pred_0_slot_valids_0
    & io_s2_redirect_dup_0 | s2_ghist_ptr_dup_0_value == 8'h90 & _s2_ghv_wdatas_T_57998
    & ~(_s2_ghv_wdatas_T_58099 & io_resp_s2_full_pred_0_hit) & io_s2_redirect_dup_0;
  wire             _ghv_wens_144_T_1 =
    s2_ghist_ptr_dup_0_value == 8'h90 & io_resp_s2_full_pred_0_slot_valids_0
    & io_s2_redirect_dup_0 | s2_ghist_ptr_dup_0_value == 8'h91 & _s2_ghv_wdatas_T_57998
    & ~(_s2_ghv_wdatas_T_58099 & io_resp_s2_full_pred_0_hit) & io_s2_redirect_dup_0;
  wire             _ghv_wens_145_T_1 =
    s2_ghist_ptr_dup_0_value == 8'h91 & io_resp_s2_full_pred_0_slot_valids_0
    & io_s2_redirect_dup_0 | s2_ghist_ptr_dup_0_value == 8'h92 & _s2_ghv_wdatas_T_57998
    & ~(_s2_ghv_wdatas_T_58099 & io_resp_s2_full_pred_0_hit) & io_s2_redirect_dup_0;
  wire             _ghv_wens_146_T_1 =
    s2_ghist_ptr_dup_0_value == 8'h92 & io_resp_s2_full_pred_0_slot_valids_0
    & io_s2_redirect_dup_0 | s2_ghist_ptr_dup_0_value == 8'h93 & _s2_ghv_wdatas_T_57998
    & ~(_s2_ghv_wdatas_T_58099 & io_resp_s2_full_pred_0_hit) & io_s2_redirect_dup_0;
  wire             _ghv_wens_147_T_1 =
    s2_ghist_ptr_dup_0_value == 8'h93 & io_resp_s2_full_pred_0_slot_valids_0
    & io_s2_redirect_dup_0 | s2_ghist_ptr_dup_0_value == 8'h94 & _s2_ghv_wdatas_T_57998
    & ~(_s2_ghv_wdatas_T_58099 & io_resp_s2_full_pred_0_hit) & io_s2_redirect_dup_0;
  wire             _ghv_wens_148_T_1 =
    s2_ghist_ptr_dup_0_value == 8'h94 & io_resp_s2_full_pred_0_slot_valids_0
    & io_s2_redirect_dup_0 | s2_ghist_ptr_dup_0_value == 8'h95 & _s2_ghv_wdatas_T_57998
    & ~(_s2_ghv_wdatas_T_58099 & io_resp_s2_full_pred_0_hit) & io_s2_redirect_dup_0;
  wire             _ghv_wens_149_T_1 =
    s2_ghist_ptr_dup_0_value == 8'h95 & io_resp_s2_full_pred_0_slot_valids_0
    & io_s2_redirect_dup_0 | s2_ghist_ptr_dup_0_value == 8'h96 & _s2_ghv_wdatas_T_57998
    & ~(_s2_ghv_wdatas_T_58099 & io_resp_s2_full_pred_0_hit) & io_s2_redirect_dup_0;
  wire             _ghv_wens_150_T_1 =
    s2_ghist_ptr_dup_0_value == 8'h96 & io_resp_s2_full_pred_0_slot_valids_0
    & io_s2_redirect_dup_0 | s2_ghist_ptr_dup_0_value == 8'h97 & _s2_ghv_wdatas_T_57998
    & ~(_s2_ghv_wdatas_T_58099 & io_resp_s2_full_pred_0_hit) & io_s2_redirect_dup_0;
  wire             _ghv_wens_151_T_1 =
    s2_ghist_ptr_dup_0_value == 8'h97 & io_resp_s2_full_pred_0_slot_valids_0
    & io_s2_redirect_dup_0 | s2_ghist_ptr_dup_0_value == 8'h98 & _s2_ghv_wdatas_T_57998
    & ~(_s2_ghv_wdatas_T_58099 & io_resp_s2_full_pred_0_hit) & io_s2_redirect_dup_0;
  wire             _ghv_wens_152_T_1 =
    s2_ghist_ptr_dup_0_value == 8'h98 & io_resp_s2_full_pred_0_slot_valids_0
    & io_s2_redirect_dup_0 | s2_ghist_ptr_dup_0_value == 8'h99 & _s2_ghv_wdatas_T_57998
    & ~(_s2_ghv_wdatas_T_58099 & io_resp_s2_full_pred_0_hit) & io_s2_redirect_dup_0;
  wire             _ghv_wens_153_T_1 =
    s2_ghist_ptr_dup_0_value == 8'h99 & io_resp_s2_full_pred_0_slot_valids_0
    & io_s2_redirect_dup_0 | s2_ghist_ptr_dup_0_value == 8'h9A & _s2_ghv_wdatas_T_57998
    & ~(_s2_ghv_wdatas_T_58099 & io_resp_s2_full_pred_0_hit) & io_s2_redirect_dup_0;
  wire             _ghv_wens_154_T_1 =
    s2_ghist_ptr_dup_0_value == 8'h9A & io_resp_s2_full_pred_0_slot_valids_0
    & io_s2_redirect_dup_0 | s2_ghist_ptr_dup_0_value == 8'h9B & _s2_ghv_wdatas_T_57998
    & ~(_s2_ghv_wdatas_T_58099 & io_resp_s2_full_pred_0_hit) & io_s2_redirect_dup_0;
  wire             _ghv_wens_155_T_1 =
    s2_ghist_ptr_dup_0_value == 8'h9B & io_resp_s2_full_pred_0_slot_valids_0
    & io_s2_redirect_dup_0 | s2_ghist_ptr_dup_0_value == 8'h9C & _s2_ghv_wdatas_T_57998
    & ~(_s2_ghv_wdatas_T_58099 & io_resp_s2_full_pred_0_hit) & io_s2_redirect_dup_0;
  wire             _ghv_wens_156_T_1 =
    s2_ghist_ptr_dup_0_value == 8'h9C & io_resp_s2_full_pred_0_slot_valids_0
    & io_s2_redirect_dup_0 | s2_ghist_ptr_dup_0_value == 8'h9D & _s2_ghv_wdatas_T_57998
    & ~(_s2_ghv_wdatas_T_58099 & io_resp_s2_full_pred_0_hit) & io_s2_redirect_dup_0;
  wire             _ghv_wens_157_T_1 =
    s2_ghist_ptr_dup_0_value == 8'h9D & io_resp_s2_full_pred_0_slot_valids_0
    & io_s2_redirect_dup_0 | s2_ghist_ptr_dup_0_value == 8'h9E & _s2_ghv_wdatas_T_57998
    & ~(_s2_ghv_wdatas_T_58099 & io_resp_s2_full_pred_0_hit) & io_s2_redirect_dup_0;
  wire             _ghv_wens_158_T_1 =
    s2_ghist_ptr_dup_0_value == 8'h9E & io_resp_s2_full_pred_0_slot_valids_0
    & io_s2_redirect_dup_0 | s2_ghist_ptr_dup_0_value == 8'h9F & _s2_ghv_wdatas_T_57998
    & ~(_s2_ghv_wdatas_T_58099 & io_resp_s2_full_pred_0_hit) & io_s2_redirect_dup_0;
  wire             _ghv_wens_159_T_1 =
    s2_ghist_ptr_dup_0_value == 8'h9F & io_resp_s2_full_pred_0_slot_valids_0
    & io_s2_redirect_dup_0 | s2_ghist_ptr_dup_0_value == 8'hA0 & _s2_ghv_wdatas_T_57998
    & ~(_s2_ghv_wdatas_T_58099 & io_resp_s2_full_pred_0_hit) & io_s2_redirect_dup_0;
  wire             _ghv_wens_160_T_1 =
    s2_ghist_ptr_dup_0_value == 8'hA0 & io_resp_s2_full_pred_0_slot_valids_0
    & io_s2_redirect_dup_0 | s2_ghist_ptr_dup_0_value == 8'hA1 & _s2_ghv_wdatas_T_57998
    & ~(_s2_ghv_wdatas_T_58099 & io_resp_s2_full_pred_0_hit) & io_s2_redirect_dup_0;
  wire             _ghv_wens_161_T_1 =
    s2_ghist_ptr_dup_0_value == 8'hA1 & io_resp_s2_full_pred_0_slot_valids_0
    & io_s2_redirect_dup_0 | s2_ghist_ptr_dup_0_value == 8'hA2 & _s2_ghv_wdatas_T_57998
    & ~(_s2_ghv_wdatas_T_58099 & io_resp_s2_full_pred_0_hit) & io_s2_redirect_dup_0;
  wire             _ghv_wens_162_T_1 =
    s2_ghist_ptr_dup_0_value == 8'hA2 & io_resp_s2_full_pred_0_slot_valids_0
    & io_s2_redirect_dup_0 | s2_ghist_ptr_dup_0_value == 8'hA3 & _s2_ghv_wdatas_T_57998
    & ~(_s2_ghv_wdatas_T_58099 & io_resp_s2_full_pred_0_hit) & io_s2_redirect_dup_0;
  wire             _ghv_wens_163_T_1 =
    s2_ghist_ptr_dup_0_value == 8'hA3 & io_resp_s2_full_pred_0_slot_valids_0
    & io_s2_redirect_dup_0 | s2_ghist_ptr_dup_0_value == 8'hA4 & _s2_ghv_wdatas_T_57998
    & ~(_s2_ghv_wdatas_T_58099 & io_resp_s2_full_pred_0_hit) & io_s2_redirect_dup_0;
  wire             _ghv_wens_164_T_1 =
    s2_ghist_ptr_dup_0_value == 8'hA4 & io_resp_s2_full_pred_0_slot_valids_0
    & io_s2_redirect_dup_0 | s2_ghist_ptr_dup_0_value == 8'hA5 & _s2_ghv_wdatas_T_57998
    & ~(_s2_ghv_wdatas_T_58099 & io_resp_s2_full_pred_0_hit) & io_s2_redirect_dup_0;
  wire             _ghv_wens_165_T_1 =
    s2_ghist_ptr_dup_0_value == 8'hA5 & io_resp_s2_full_pred_0_slot_valids_0
    & io_s2_redirect_dup_0 | s2_ghist_ptr_dup_0_value == 8'hA6 & _s2_ghv_wdatas_T_57998
    & ~(_s2_ghv_wdatas_T_58099 & io_resp_s2_full_pred_0_hit) & io_s2_redirect_dup_0;
  wire             _ghv_wens_166_T_1 =
    s2_ghist_ptr_dup_0_value == 8'hA6 & io_resp_s2_full_pred_0_slot_valids_0
    & io_s2_redirect_dup_0 | s2_ghist_ptr_dup_0_value == 8'hA7 & _s2_ghv_wdatas_T_57998
    & ~(_s2_ghv_wdatas_T_58099 & io_resp_s2_full_pred_0_hit) & io_s2_redirect_dup_0;
  wire             _ghv_wens_167_T_1 =
    s2_ghist_ptr_dup_0_value == 8'hA7 & io_resp_s2_full_pred_0_slot_valids_0
    & io_s2_redirect_dup_0 | s2_ghist_ptr_dup_0_value == 8'hA8 & _s2_ghv_wdatas_T_57998
    & ~(_s2_ghv_wdatas_T_58099 & io_resp_s2_full_pred_0_hit) & io_s2_redirect_dup_0;
  wire             _ghv_wens_168_T_1 =
    s2_ghist_ptr_dup_0_value == 8'hA8 & io_resp_s2_full_pred_0_slot_valids_0
    & io_s2_redirect_dup_0 | s2_ghist_ptr_dup_0_value == 8'hA9 & _s2_ghv_wdatas_T_57998
    & ~(_s2_ghv_wdatas_T_58099 & io_resp_s2_full_pred_0_hit) & io_s2_redirect_dup_0;
  wire             _ghv_wens_169_T_1 =
    s2_ghist_ptr_dup_0_value == 8'hA9 & io_resp_s2_full_pred_0_slot_valids_0
    & io_s2_redirect_dup_0 | s2_ghist_ptr_dup_0_value == 8'hAA & _s2_ghv_wdatas_T_57998
    & ~(_s2_ghv_wdatas_T_58099 & io_resp_s2_full_pred_0_hit) & io_s2_redirect_dup_0;
  wire             _ghv_wens_170_T_1 =
    s2_ghist_ptr_dup_0_value == 8'hAA & io_resp_s2_full_pred_0_slot_valids_0
    & io_s2_redirect_dup_0 | s2_ghist_ptr_dup_0_value == 8'hAB & _s2_ghv_wdatas_T_57998
    & ~(_s2_ghv_wdatas_T_58099 & io_resp_s2_full_pred_0_hit) & io_s2_redirect_dup_0;
  wire             _ghv_wens_171_T_1 =
    s2_ghist_ptr_dup_0_value == 8'hAB & io_resp_s2_full_pred_0_slot_valids_0
    & io_s2_redirect_dup_0 | s2_ghist_ptr_dup_0_value == 8'hAC & _s2_ghv_wdatas_T_57998
    & ~(_s2_ghv_wdatas_T_58099 & io_resp_s2_full_pred_0_hit) & io_s2_redirect_dup_0;
  wire             _ghv_wens_172_T_1 =
    s2_ghist_ptr_dup_0_value == 8'hAC & io_resp_s2_full_pred_0_slot_valids_0
    & io_s2_redirect_dup_0 | s2_ghist_ptr_dup_0_value == 8'hAD & _s2_ghv_wdatas_T_57998
    & ~(_s2_ghv_wdatas_T_58099 & io_resp_s2_full_pred_0_hit) & io_s2_redirect_dup_0;
  wire             _ghv_wens_173_T_1 =
    s2_ghist_ptr_dup_0_value == 8'hAD & io_resp_s2_full_pred_0_slot_valids_0
    & io_s2_redirect_dup_0 | s2_ghist_ptr_dup_0_value == 8'hAE & _s2_ghv_wdatas_T_57998
    & ~(_s2_ghv_wdatas_T_58099 & io_resp_s2_full_pred_0_hit) & io_s2_redirect_dup_0;
  wire             _ghv_wens_174_T_1 =
    s2_ghist_ptr_dup_0_value == 8'hAE & io_resp_s2_full_pred_0_slot_valids_0
    & io_s2_redirect_dup_0 | s2_ghist_ptr_dup_0_value == 8'hAF & _s2_ghv_wdatas_T_57998
    & ~(_s2_ghv_wdatas_T_58099 & io_resp_s2_full_pred_0_hit) & io_s2_redirect_dup_0;
  wire             _ghv_wens_175_T_1 =
    s2_ghist_ptr_dup_0_value == 8'hAF & io_resp_s2_full_pred_0_slot_valids_0
    & io_s2_redirect_dup_0 | s2_ghist_ptr_dup_0_value == 8'hB0 & _s2_ghv_wdatas_T_57998
    & ~(_s2_ghv_wdatas_T_58099 & io_resp_s2_full_pred_0_hit) & io_s2_redirect_dup_0;
  wire             _ghv_wens_176_T_1 =
    s2_ghist_ptr_dup_0_value == 8'hB0 & io_resp_s2_full_pred_0_slot_valids_0
    & io_s2_redirect_dup_0 | s2_ghist_ptr_dup_0_value == 8'hB1 & _s2_ghv_wdatas_T_57998
    & ~(_s2_ghv_wdatas_T_58099 & io_resp_s2_full_pred_0_hit) & io_s2_redirect_dup_0;
  wire             _ghv_wens_177_T_1 =
    s2_ghist_ptr_dup_0_value == 8'hB1 & io_resp_s2_full_pred_0_slot_valids_0
    & io_s2_redirect_dup_0 | s2_ghist_ptr_dup_0_value == 8'hB2 & _s2_ghv_wdatas_T_57998
    & ~(_s2_ghv_wdatas_T_58099 & io_resp_s2_full_pred_0_hit) & io_s2_redirect_dup_0;
  wire             _ghv_wens_178_T_1 =
    s2_ghist_ptr_dup_0_value == 8'hB2 & io_resp_s2_full_pred_0_slot_valids_0
    & io_s2_redirect_dup_0 | s2_ghist_ptr_dup_0_value == 8'hB3 & _s2_ghv_wdatas_T_57998
    & ~(_s2_ghv_wdatas_T_58099 & io_resp_s2_full_pred_0_hit) & io_s2_redirect_dup_0;
  wire             _ghv_wens_179_T_1 =
    s2_ghist_ptr_dup_0_value == 8'hB3 & io_resp_s2_full_pred_0_slot_valids_0
    & io_s2_redirect_dup_0 | s2_ghist_ptr_dup_0_value == 8'hB4 & _s2_ghv_wdatas_T_57998
    & ~(_s2_ghv_wdatas_T_58099 & io_resp_s2_full_pred_0_hit) & io_s2_redirect_dup_0;
  wire             _ghv_wens_180_T_1 =
    s2_ghist_ptr_dup_0_value == 8'hB4 & io_resp_s2_full_pred_0_slot_valids_0
    & io_s2_redirect_dup_0 | s2_ghist_ptr_dup_0_value == 8'hB5 & _s2_ghv_wdatas_T_57998
    & ~(_s2_ghv_wdatas_T_58099 & io_resp_s2_full_pred_0_hit) & io_s2_redirect_dup_0;
  wire             _ghv_wens_181_T_1 =
    s2_ghist_ptr_dup_0_value == 8'hB5 & io_resp_s2_full_pred_0_slot_valids_0
    & io_s2_redirect_dup_0 | s2_ghist_ptr_dup_0_value == 8'hB6 & _s2_ghv_wdatas_T_57998
    & ~(_s2_ghv_wdatas_T_58099 & io_resp_s2_full_pred_0_hit) & io_s2_redirect_dup_0;
  wire             _ghv_wens_182_T_1 =
    s2_ghist_ptr_dup_0_value == 8'hB6 & io_resp_s2_full_pred_0_slot_valids_0
    & io_s2_redirect_dup_0 | s2_ghist_ptr_dup_0_value == 8'hB7 & _s2_ghv_wdatas_T_57998
    & ~(_s2_ghv_wdatas_T_58099 & io_resp_s2_full_pred_0_hit) & io_s2_redirect_dup_0;
  wire             _ghv_wens_183_T_1 =
    s2_ghist_ptr_dup_0_value == 8'hB7 & io_resp_s2_full_pred_0_slot_valids_0
    & io_s2_redirect_dup_0 | s2_ghist_ptr_dup_0_value == 8'hB8 & _s2_ghv_wdatas_T_57998
    & ~(_s2_ghv_wdatas_T_58099 & io_resp_s2_full_pred_0_hit) & io_s2_redirect_dup_0;
  wire             _ghv_wens_184_T_1 =
    s2_ghist_ptr_dup_0_value == 8'hB8 & io_resp_s2_full_pred_0_slot_valids_0
    & io_s2_redirect_dup_0 | s2_ghist_ptr_dup_0_value == 8'hB9 & _s2_ghv_wdatas_T_57998
    & ~(_s2_ghv_wdatas_T_58099 & io_resp_s2_full_pred_0_hit) & io_s2_redirect_dup_0;
  wire             _ghv_wens_185_T_1 =
    s2_ghist_ptr_dup_0_value == 8'hB9 & io_resp_s2_full_pred_0_slot_valids_0
    & io_s2_redirect_dup_0 | s2_ghist_ptr_dup_0_value == 8'hBA & _s2_ghv_wdatas_T_57998
    & ~(_s2_ghv_wdatas_T_58099 & io_resp_s2_full_pred_0_hit) & io_s2_redirect_dup_0;
  wire             _ghv_wens_186_T_1 =
    s2_ghist_ptr_dup_0_value == 8'hBA & io_resp_s2_full_pred_0_slot_valids_0
    & io_s2_redirect_dup_0 | s2_ghist_ptr_dup_0_value == 8'hBB & _s2_ghv_wdatas_T_57998
    & ~(_s2_ghv_wdatas_T_58099 & io_resp_s2_full_pred_0_hit) & io_s2_redirect_dup_0;
  wire             _ghv_wens_187_T_1 =
    s2_ghist_ptr_dup_0_value == 8'hBB & io_resp_s2_full_pred_0_slot_valids_0
    & io_s2_redirect_dup_0 | s2_ghist_ptr_dup_0_value == 8'hBC & _s2_ghv_wdatas_T_57998
    & ~(_s2_ghv_wdatas_T_58099 & io_resp_s2_full_pred_0_hit) & io_s2_redirect_dup_0;
  wire             _ghv_wens_188_T_1 =
    s2_ghist_ptr_dup_0_value == 8'hBC & io_resp_s2_full_pred_0_slot_valids_0
    & io_s2_redirect_dup_0 | s2_ghist_ptr_dup_0_value == 8'hBD & _s2_ghv_wdatas_T_57998
    & ~(_s2_ghv_wdatas_T_58099 & io_resp_s2_full_pred_0_hit) & io_s2_redirect_dup_0;
  wire             _ghv_wens_189_T_1 =
    s2_ghist_ptr_dup_0_value == 8'hBD & io_resp_s2_full_pred_0_slot_valids_0
    & io_s2_redirect_dup_0 | s2_ghist_ptr_dup_0_value == 8'hBE & _s2_ghv_wdatas_T_57998
    & ~(_s2_ghv_wdatas_T_58099 & io_resp_s2_full_pred_0_hit) & io_s2_redirect_dup_0;
  wire             _ghv_wens_190_T_1 =
    s2_ghist_ptr_dup_0_value == 8'hBE & io_resp_s2_full_pred_0_slot_valids_0
    & io_s2_redirect_dup_0 | s2_ghist_ptr_dup_0_value == 8'hBF & _s2_ghv_wdatas_T_57998
    & ~(_s2_ghv_wdatas_T_58099 & io_resp_s2_full_pred_0_hit) & io_s2_redirect_dup_0;
  wire             _ghv_wens_191_T_1 =
    s2_ghist_ptr_dup_0_value == 8'hBF & io_resp_s2_full_pred_0_slot_valids_0
    & io_s2_redirect_dup_0 | s2_ghist_ptr_dup_0_value == 8'hC0 & _s2_ghv_wdatas_T_57998
    & ~(_s2_ghv_wdatas_T_58099 & io_resp_s2_full_pred_0_hit) & io_s2_redirect_dup_0;
  wire             _ghv_wens_192_T_1 =
    s2_ghist_ptr_dup_0_value == 8'hC0 & io_resp_s2_full_pred_0_slot_valids_0
    & io_s2_redirect_dup_0 | s2_ghist_ptr_dup_0_value == 8'hC1 & _s2_ghv_wdatas_T_57998
    & ~(_s2_ghv_wdatas_T_58099 & io_resp_s2_full_pred_0_hit) & io_s2_redirect_dup_0;
  wire             _ghv_wens_193_T_1 =
    s2_ghist_ptr_dup_0_value == 8'hC1 & io_resp_s2_full_pred_0_slot_valids_0
    & io_s2_redirect_dup_0 | s2_ghist_ptr_dup_0_value == 8'hC2 & _s2_ghv_wdatas_T_57998
    & ~(_s2_ghv_wdatas_T_58099 & io_resp_s2_full_pred_0_hit) & io_s2_redirect_dup_0;
  wire             _ghv_wens_194_T_1 =
    s2_ghist_ptr_dup_0_value == 8'hC2 & io_resp_s2_full_pred_0_slot_valids_0
    & io_s2_redirect_dup_0 | s2_ghist_ptr_dup_0_value == 8'hC3 & _s2_ghv_wdatas_T_57998
    & ~(_s2_ghv_wdatas_T_58099 & io_resp_s2_full_pred_0_hit) & io_s2_redirect_dup_0;
  wire             _ghv_wens_195_T_1 =
    s2_ghist_ptr_dup_0_value == 8'hC3 & io_resp_s2_full_pred_0_slot_valids_0
    & io_s2_redirect_dup_0 | s2_ghist_ptr_dup_0_value == 8'hC4 & _s2_ghv_wdatas_T_57998
    & ~(_s2_ghv_wdatas_T_58099 & io_resp_s2_full_pred_0_hit) & io_s2_redirect_dup_0;
  wire             _ghv_wens_196_T_1 =
    s2_ghist_ptr_dup_0_value == 8'hC4 & io_resp_s2_full_pred_0_slot_valids_0
    & io_s2_redirect_dup_0 | s2_ghist_ptr_dup_0_value == 8'hC5 & _s2_ghv_wdatas_T_57998
    & ~(_s2_ghv_wdatas_T_58099 & io_resp_s2_full_pred_0_hit) & io_s2_redirect_dup_0;
  wire             _ghv_wens_197_T_1 =
    s2_ghist_ptr_dup_0_value == 8'hC5 & io_resp_s2_full_pred_0_slot_valids_0
    & io_s2_redirect_dup_0 | s2_ghist_ptr_dup_0_value == 8'hC6 & _s2_ghv_wdatas_T_57998
    & ~(_s2_ghv_wdatas_T_58099 & io_resp_s2_full_pred_0_hit) & io_s2_redirect_dup_0;
  wire             _ghv_wens_198_T_1 =
    s2_ghist_ptr_dup_0_value == 8'hC6 & io_resp_s2_full_pred_0_slot_valids_0
    & io_s2_redirect_dup_0 | s2_ghist_ptr_dup_0_value == 8'hC7 & _s2_ghv_wdatas_T_57998
    & ~(_s2_ghv_wdatas_T_58099 & io_resp_s2_full_pred_0_hit) & io_s2_redirect_dup_0;
  wire             _ghv_wens_199_T_1 =
    s2_ghist_ptr_dup_0_value == 8'hC7 & io_resp_s2_full_pred_0_slot_valids_0
    & io_s2_redirect_dup_0 | s2_ghist_ptr_dup_0_value == 8'hC8 & _s2_ghv_wdatas_T_57998
    & ~(_s2_ghv_wdatas_T_58099 & io_resp_s2_full_pred_0_hit) & io_s2_redirect_dup_0;
  wire             _ghv_wens_200_T_1 =
    s2_ghist_ptr_dup_0_value == 8'hC8 & io_resp_s2_full_pred_0_slot_valids_0
    & io_s2_redirect_dup_0 | s2_ghist_ptr_dup_0_value == 8'hC9 & _s2_ghv_wdatas_T_57998
    & ~(_s2_ghv_wdatas_T_58099 & io_resp_s2_full_pred_0_hit) & io_s2_redirect_dup_0;
  wire             _ghv_wens_201_T_1 =
    s2_ghist_ptr_dup_0_value == 8'hC9 & io_resp_s2_full_pred_0_slot_valids_0
    & io_s2_redirect_dup_0 | s2_ghist_ptr_dup_0_value == 8'hCA & _s2_ghv_wdatas_T_57998
    & ~(_s2_ghv_wdatas_T_58099 & io_resp_s2_full_pred_0_hit) & io_s2_redirect_dup_0;
  wire             _ghv_wens_202_T_1 =
    s2_ghist_ptr_dup_0_value == 8'hCA & io_resp_s2_full_pred_0_slot_valids_0
    & io_s2_redirect_dup_0 | s2_ghist_ptr_dup_0_value == 8'hCB & _s2_ghv_wdatas_T_57998
    & ~(_s2_ghv_wdatas_T_58099 & io_resp_s2_full_pred_0_hit) & io_s2_redirect_dup_0;
  wire             _ghv_wens_203_T_1 =
    s2_ghist_ptr_dup_0_value == 8'hCB & io_resp_s2_full_pred_0_slot_valids_0
    & io_s2_redirect_dup_0 | s2_ghist_ptr_dup_0_value == 8'hCC & _s2_ghv_wdatas_T_57998
    & ~(_s2_ghv_wdatas_T_58099 & io_resp_s2_full_pred_0_hit) & io_s2_redirect_dup_0;
  wire             _ghv_wens_204_T_1 =
    s2_ghist_ptr_dup_0_value == 8'hCC & io_resp_s2_full_pred_0_slot_valids_0
    & io_s2_redirect_dup_0 | s2_ghist_ptr_dup_0_value == 8'hCD & _s2_ghv_wdatas_T_57998
    & ~(_s2_ghv_wdatas_T_58099 & io_resp_s2_full_pred_0_hit) & io_s2_redirect_dup_0;
  wire             _ghv_wens_205_T_1 =
    s2_ghist_ptr_dup_0_value == 8'hCD & io_resp_s2_full_pred_0_slot_valids_0
    & io_s2_redirect_dup_0 | s2_ghist_ptr_dup_0_value == 8'hCE & _s2_ghv_wdatas_T_57998
    & ~(_s2_ghv_wdatas_T_58099 & io_resp_s2_full_pred_0_hit) & io_s2_redirect_dup_0;
  wire             _ghv_wens_206_T_1 =
    s2_ghist_ptr_dup_0_value == 8'hCE & io_resp_s2_full_pred_0_slot_valids_0
    & io_s2_redirect_dup_0 | s2_ghist_ptr_dup_0_value == 8'hCF & _s2_ghv_wdatas_T_57998
    & ~(_s2_ghv_wdatas_T_58099 & io_resp_s2_full_pred_0_hit) & io_s2_redirect_dup_0;
  wire             _ghv_wens_207_T_1 =
    s2_ghist_ptr_dup_0_value == 8'hCF & io_resp_s2_full_pred_0_slot_valids_0
    & io_s2_redirect_dup_0 | s2_ghist_ptr_dup_0_value == 8'hD0 & _s2_ghv_wdatas_T_57998
    & ~(_s2_ghv_wdatas_T_58099 & io_resp_s2_full_pred_0_hit) & io_s2_redirect_dup_0;
  wire             _ghv_wens_208_T_1 =
    s2_ghist_ptr_dup_0_value == 8'hD0 & io_resp_s2_full_pred_0_slot_valids_0
    & io_s2_redirect_dup_0 | s2_ghist_ptr_dup_0_value == 8'hD1 & _s2_ghv_wdatas_T_57998
    & ~(_s2_ghv_wdatas_T_58099 & io_resp_s2_full_pred_0_hit) & io_s2_redirect_dup_0;
  wire             _ghv_wens_209_T_1 =
    s2_ghist_ptr_dup_0_value == 8'hD1 & io_resp_s2_full_pred_0_slot_valids_0
    & io_s2_redirect_dup_0 | s2_ghist_ptr_dup_0_value == 8'hD2 & _s2_ghv_wdatas_T_57998
    & ~(_s2_ghv_wdatas_T_58099 & io_resp_s2_full_pred_0_hit) & io_s2_redirect_dup_0;
  wire             _ghv_wens_210_T_1 =
    s2_ghist_ptr_dup_0_value == 8'hD2 & io_resp_s2_full_pred_0_slot_valids_0
    & io_s2_redirect_dup_0 | s2_ghist_ptr_dup_0_value == 8'hD3 & _s2_ghv_wdatas_T_57998
    & ~(_s2_ghv_wdatas_T_58099 & io_resp_s2_full_pred_0_hit) & io_s2_redirect_dup_0;
  wire             _ghv_wens_211_T_1 =
    s2_ghist_ptr_dup_0_value == 8'hD3 & io_resp_s2_full_pred_0_slot_valids_0
    & io_s2_redirect_dup_0 | s2_ghist_ptr_dup_0_value == 8'hD4 & _s2_ghv_wdatas_T_57998
    & ~(_s2_ghv_wdatas_T_58099 & io_resp_s2_full_pred_0_hit) & io_s2_redirect_dup_0;
  wire             _ghv_wens_212_T_1 =
    s2_ghist_ptr_dup_0_value == 8'hD4 & io_resp_s2_full_pred_0_slot_valids_0
    & io_s2_redirect_dup_0 | s2_ghist_ptr_dup_0_value == 8'hD5 & _s2_ghv_wdatas_T_57998
    & ~(_s2_ghv_wdatas_T_58099 & io_resp_s2_full_pred_0_hit) & io_s2_redirect_dup_0;
  wire             _ghv_wens_213_T_1 =
    s2_ghist_ptr_dup_0_value == 8'hD5 & io_resp_s2_full_pred_0_slot_valids_0
    & io_s2_redirect_dup_0 | s2_ghist_ptr_dup_0_value == 8'hD6 & _s2_ghv_wdatas_T_57998
    & ~(_s2_ghv_wdatas_T_58099 & io_resp_s2_full_pred_0_hit) & io_s2_redirect_dup_0;
  wire             _ghv_wens_214_T_1 =
    s2_ghist_ptr_dup_0_value == 8'hD6 & io_resp_s2_full_pred_0_slot_valids_0
    & io_s2_redirect_dup_0 | s2_ghist_ptr_dup_0_value == 8'hD7 & _s2_ghv_wdatas_T_57998
    & ~(_s2_ghv_wdatas_T_58099 & io_resp_s2_full_pred_0_hit) & io_s2_redirect_dup_0;
  wire             _ghv_wens_215_T_1 =
    s2_ghist_ptr_dup_0_value == 8'hD7 & io_resp_s2_full_pred_0_slot_valids_0
    & io_s2_redirect_dup_0 | s2_ghist_ptr_dup_0_value == 8'hD8 & _s2_ghv_wdatas_T_57998
    & ~(_s2_ghv_wdatas_T_58099 & io_resp_s2_full_pred_0_hit) & io_s2_redirect_dup_0;
  wire             _ghv_wens_216_T_1 =
    s2_ghist_ptr_dup_0_value == 8'hD8 & io_resp_s2_full_pred_0_slot_valids_0
    & io_s2_redirect_dup_0 | s2_ghist_ptr_dup_0_value == 8'hD9 & _s2_ghv_wdatas_T_57998
    & ~(_s2_ghv_wdatas_T_58099 & io_resp_s2_full_pred_0_hit) & io_s2_redirect_dup_0;
  wire             _ghv_wens_217_T_1 =
    s2_ghist_ptr_dup_0_value == 8'hD9 & io_resp_s2_full_pred_0_slot_valids_0
    & io_s2_redirect_dup_0 | s2_ghist_ptr_dup_0_value == 8'hDA & _s2_ghv_wdatas_T_57998
    & ~(_s2_ghv_wdatas_T_58099 & io_resp_s2_full_pred_0_hit) & io_s2_redirect_dup_0;
  wire             _ghv_wens_218_T_1 =
    s2_ghist_ptr_dup_0_value == 8'hDA & io_resp_s2_full_pred_0_slot_valids_0
    & io_s2_redirect_dup_0 | s2_ghist_ptr_dup_0_value == 8'hDB & _s2_ghv_wdatas_T_57998
    & ~(_s2_ghv_wdatas_T_58099 & io_resp_s2_full_pred_0_hit) & io_s2_redirect_dup_0;
  wire             _ghv_wens_219_T_1 =
    s2_ghist_ptr_dup_0_value == 8'hDB & io_resp_s2_full_pred_0_slot_valids_0
    & io_s2_redirect_dup_0 | s2_ghist_ptr_dup_0_value == 8'hDC & _s2_ghv_wdatas_T_57998
    & ~(_s2_ghv_wdatas_T_58099 & io_resp_s2_full_pred_0_hit) & io_s2_redirect_dup_0;
  wire             _ghv_wens_220_T_1 =
    s2_ghist_ptr_dup_0_value == 8'hDC & io_resp_s2_full_pred_0_slot_valids_0
    & io_s2_redirect_dup_0 | s2_ghist_ptr_dup_0_value == 8'hDD & _s2_ghv_wdatas_T_57998
    & ~(_s2_ghv_wdatas_T_58099 & io_resp_s2_full_pred_0_hit) & io_s2_redirect_dup_0;
  wire             _ghv_wens_221_T_1 =
    s2_ghist_ptr_dup_0_value == 8'hDD & io_resp_s2_full_pred_0_slot_valids_0
    & io_s2_redirect_dup_0 | s2_ghist_ptr_dup_0_value == 8'hDE & _s2_ghv_wdatas_T_57998
    & ~(_s2_ghv_wdatas_T_58099 & io_resp_s2_full_pred_0_hit) & io_s2_redirect_dup_0;
  wire             _ghv_wens_222_T_1 =
    s2_ghist_ptr_dup_0_value == 8'hDE & io_resp_s2_full_pred_0_slot_valids_0
    & io_s2_redirect_dup_0 | s2_ghist_ptr_dup_0_value == 8'hDF & _s2_ghv_wdatas_T_57998
    & ~(_s2_ghv_wdatas_T_58099 & io_resp_s2_full_pred_0_hit) & io_s2_redirect_dup_0;
  wire             _ghv_wens_223_T_1 =
    s2_ghist_ptr_dup_0_value == 8'hDF & io_resp_s2_full_pred_0_slot_valids_0
    & io_s2_redirect_dup_0 | s2_ghist_ptr_dup_0_value == 8'hE0 & _s2_ghv_wdatas_T_57998
    & ~(_s2_ghv_wdatas_T_58099 & io_resp_s2_full_pred_0_hit) & io_s2_redirect_dup_0;
  wire             _ghv_wens_224_T_1 =
    s2_ghist_ptr_dup_0_value == 8'hE0 & io_resp_s2_full_pred_0_slot_valids_0
    & io_s2_redirect_dup_0 | s2_ghist_ptr_dup_0_value == 8'hE1 & _s2_ghv_wdatas_T_57998
    & ~(_s2_ghv_wdatas_T_58099 & io_resp_s2_full_pred_0_hit) & io_s2_redirect_dup_0;
  wire             _ghv_wens_225_T_1 =
    s2_ghist_ptr_dup_0_value == 8'hE1 & io_resp_s2_full_pred_0_slot_valids_0
    & io_s2_redirect_dup_0 | s2_ghist_ptr_dup_0_value == 8'hE2 & _s2_ghv_wdatas_T_57998
    & ~(_s2_ghv_wdatas_T_58099 & io_resp_s2_full_pred_0_hit) & io_s2_redirect_dup_0;
  wire             _ghv_wens_226_T_1 =
    s2_ghist_ptr_dup_0_value == 8'hE2 & io_resp_s2_full_pred_0_slot_valids_0
    & io_s2_redirect_dup_0 | s2_ghist_ptr_dup_0_value == 8'hE3 & _s2_ghv_wdatas_T_57998
    & ~(_s2_ghv_wdatas_T_58099 & io_resp_s2_full_pred_0_hit) & io_s2_redirect_dup_0;
  wire             _ghv_wens_227_T_1 =
    s2_ghist_ptr_dup_0_value == 8'hE3 & io_resp_s2_full_pred_0_slot_valids_0
    & io_s2_redirect_dup_0 | s2_ghist_ptr_dup_0_value == 8'hE4 & _s2_ghv_wdatas_T_57998
    & ~(_s2_ghv_wdatas_T_58099 & io_resp_s2_full_pred_0_hit) & io_s2_redirect_dup_0;
  wire             _ghv_wens_228_T_1 =
    s2_ghist_ptr_dup_0_value == 8'hE4 & io_resp_s2_full_pred_0_slot_valids_0
    & io_s2_redirect_dup_0 | s2_ghist_ptr_dup_0_value == 8'hE5 & _s2_ghv_wdatas_T_57998
    & ~(_s2_ghv_wdatas_T_58099 & io_resp_s2_full_pred_0_hit) & io_s2_redirect_dup_0;
  wire             _ghv_wens_229_T_1 =
    s2_ghist_ptr_dup_0_value == 8'hE5 & io_resp_s2_full_pred_0_slot_valids_0
    & io_s2_redirect_dup_0 | s2_ghist_ptr_dup_0_value == 8'hE6 & _s2_ghv_wdatas_T_57998
    & ~(_s2_ghv_wdatas_T_58099 & io_resp_s2_full_pred_0_hit) & io_s2_redirect_dup_0;
  wire             _ghv_wens_230_T_1 =
    s2_ghist_ptr_dup_0_value == 8'hE6 & io_resp_s2_full_pred_0_slot_valids_0
    & io_s2_redirect_dup_0 | s2_ghist_ptr_dup_0_value == 8'hE7 & _s2_ghv_wdatas_T_57998
    & ~(_s2_ghv_wdatas_T_58099 & io_resp_s2_full_pred_0_hit) & io_s2_redirect_dup_0;
  wire             _ghv_wens_231_T_1 =
    s2_ghist_ptr_dup_0_value == 8'hE7 & io_resp_s2_full_pred_0_slot_valids_0
    & io_s2_redirect_dup_0 | s2_ghist_ptr_dup_0_value == 8'hE8 & _s2_ghv_wdatas_T_57998
    & ~(_s2_ghv_wdatas_T_58099 & io_resp_s2_full_pred_0_hit) & io_s2_redirect_dup_0;
  wire             _ghv_wens_232_T_1 =
    s2_ghist_ptr_dup_0_value == 8'hE8 & io_resp_s2_full_pred_0_slot_valids_0
    & io_s2_redirect_dup_0 | s2_ghist_ptr_dup_0_value == 8'hE9 & _s2_ghv_wdatas_T_57998
    & ~(_s2_ghv_wdatas_T_58099 & io_resp_s2_full_pred_0_hit) & io_s2_redirect_dup_0;
  wire             _ghv_wens_233_T_1 =
    s2_ghist_ptr_dup_0_value == 8'hE9 & io_resp_s2_full_pred_0_slot_valids_0
    & io_s2_redirect_dup_0 | s2_ghist_ptr_dup_0_value == 8'hEA & _s2_ghv_wdatas_T_57998
    & ~(_s2_ghv_wdatas_T_58099 & io_resp_s2_full_pred_0_hit) & io_s2_redirect_dup_0;
  wire             _ghv_wens_234_T_1 =
    s2_ghist_ptr_dup_0_value == 8'hEA & io_resp_s2_full_pred_0_slot_valids_0
    & io_s2_redirect_dup_0 | s2_ghist_ptr_dup_0_value == 8'hEB & _s2_ghv_wdatas_T_57998
    & ~(_s2_ghv_wdatas_T_58099 & io_resp_s2_full_pred_0_hit) & io_s2_redirect_dup_0;
  wire             _ghv_wens_235_T_1 =
    s2_ghist_ptr_dup_0_value == 8'hEB & io_resp_s2_full_pred_0_slot_valids_0
    & io_s2_redirect_dup_0 | s2_ghist_ptr_dup_0_value == 8'hEC & _s2_ghv_wdatas_T_57998
    & ~(_s2_ghv_wdatas_T_58099 & io_resp_s2_full_pred_0_hit) & io_s2_redirect_dup_0;
  wire             _ghv_wens_236_T_1 =
    s2_ghist_ptr_dup_0_value == 8'hEC & io_resp_s2_full_pred_0_slot_valids_0
    & io_s2_redirect_dup_0 | s2_ghist_ptr_dup_0_value == 8'hED & _s2_ghv_wdatas_T_57998
    & ~(_s2_ghv_wdatas_T_58099 & io_resp_s2_full_pred_0_hit) & io_s2_redirect_dup_0;
  wire             _ghv_wens_237_T_1 =
    s2_ghist_ptr_dup_0_value == 8'hED & io_resp_s2_full_pred_0_slot_valids_0
    & io_s2_redirect_dup_0 | s2_ghist_ptr_dup_0_value == 8'hEE & _s2_ghv_wdatas_T_57998
    & ~(_s2_ghv_wdatas_T_58099 & io_resp_s2_full_pred_0_hit) & io_s2_redirect_dup_0;
  wire             _ghv_wens_238_T_1 =
    s2_ghist_ptr_dup_0_value == 8'hEE & io_resp_s2_full_pred_0_slot_valids_0
    & io_s2_redirect_dup_0 | s2_ghist_ptr_dup_0_value == 8'hEF & _s2_ghv_wdatas_T_57998
    & ~(_s2_ghv_wdatas_T_58099 & io_resp_s2_full_pred_0_hit) & io_s2_redirect_dup_0;
  wire             _ghv_wens_239_T_1 =
    s2_ghist_ptr_dup_0_value == 8'hEF & io_resp_s2_full_pred_0_slot_valids_0
    & io_s2_redirect_dup_0 | s2_ghist_ptr_dup_0_value == 8'hF0 & _s2_ghv_wdatas_T_57998
    & ~(_s2_ghv_wdatas_T_58099 & io_resp_s2_full_pred_0_hit) & io_s2_redirect_dup_0;
  wire             _ghv_wens_240_T_1 =
    s2_ghist_ptr_dup_0_value == 8'hF0 & io_resp_s2_full_pred_0_slot_valids_0
    & io_s2_redirect_dup_0 | s2_ghist_ptr_dup_0_value == 8'hF1 & _s2_ghv_wdatas_T_57998
    & ~(_s2_ghv_wdatas_T_58099 & io_resp_s2_full_pred_0_hit) & io_s2_redirect_dup_0;
  wire             _ghv_wens_241_T_1 =
    s2_ghist_ptr_dup_0_value == 8'hF1 & io_resp_s2_full_pred_0_slot_valids_0
    & io_s2_redirect_dup_0 | s2_ghist_ptr_dup_0_value == 8'hF2 & _s2_ghv_wdatas_T_57998
    & ~(_s2_ghv_wdatas_T_58099 & io_resp_s2_full_pred_0_hit) & io_s2_redirect_dup_0;
  wire             _ghv_wens_242_T_1 =
    s2_ghist_ptr_dup_0_value == 8'hF2 & io_resp_s2_full_pred_0_slot_valids_0
    & io_s2_redirect_dup_0 | s2_ghist_ptr_dup_0_value == 8'hF3 & _s2_ghv_wdatas_T_57998
    & ~(_s2_ghv_wdatas_T_58099 & io_resp_s2_full_pred_0_hit) & io_s2_redirect_dup_0;
  wire             _ghv_wens_243_T_1 =
    s2_ghist_ptr_dup_0_value == 8'hF3 & io_resp_s2_full_pred_0_slot_valids_0
    & io_s2_redirect_dup_0 | s2_ghist_ptr_dup_0_value == 8'hF4 & _s2_ghv_wdatas_T_57998
    & ~(_s2_ghv_wdatas_T_58099 & io_resp_s2_full_pred_0_hit) & io_s2_redirect_dup_0;
  wire             _ghv_wens_244_T_1 =
    s2_ghist_ptr_dup_0_value == 8'hF4 & io_resp_s2_full_pred_0_slot_valids_0
    & io_s2_redirect_dup_0 | s2_ghist_ptr_dup_0_value == 8'hF5 & _s2_ghv_wdatas_T_57998
    & ~(_s2_ghv_wdatas_T_58099 & io_resp_s2_full_pred_0_hit) & io_s2_redirect_dup_0;
  wire             _ghv_wens_245_T_1 =
    s2_ghist_ptr_dup_0_value == 8'hF5 & io_resp_s2_full_pred_0_slot_valids_0
    & io_s2_redirect_dup_0 | s2_ghist_ptr_dup_0_value == 8'hF6 & _s2_ghv_wdatas_T_57998
    & ~(_s2_ghv_wdatas_T_58099 & io_resp_s2_full_pred_0_hit) & io_s2_redirect_dup_0;
  wire             _ghv_wens_246_T_1 =
    s2_ghist_ptr_dup_0_value == 8'hF6 & io_resp_s2_full_pred_0_slot_valids_0
    & io_s2_redirect_dup_0 | s2_ghist_ptr_dup_0_value == 8'hF7 & _s2_ghv_wdatas_T_57998
    & ~(_s2_ghv_wdatas_T_58099 & io_resp_s2_full_pred_0_hit) & io_s2_redirect_dup_0;
  wire             _ghv_wens_247_T_1 =
    s2_ghist_ptr_dup_0_value == 8'hF7 & io_resp_s2_full_pred_0_slot_valids_0
    & io_s2_redirect_dup_0 | s2_ghist_ptr_dup_0_value == 8'hF8 & _s2_ghv_wdatas_T_57998
    & ~(_s2_ghv_wdatas_T_58099 & io_resp_s2_full_pred_0_hit) & io_s2_redirect_dup_0;
  wire             _ghv_wens_248_T_1 =
    s2_ghist_ptr_dup_0_value == 8'hF8 & io_resp_s2_full_pred_0_slot_valids_0
    & io_s2_redirect_dup_0 | s2_ghist_ptr_dup_0_value == 8'hF9 & _s2_ghv_wdatas_T_57998
    & ~(_s2_ghv_wdatas_T_58099 & io_resp_s2_full_pred_0_hit) & io_s2_redirect_dup_0;
  wire             _ghv_wens_249_T_1 =
    s2_ghist_ptr_dup_0_value == 8'hF9 & io_resp_s2_full_pred_0_slot_valids_0
    & io_s2_redirect_dup_0 | s2_ghist_ptr_dup_0_value == 8'hFA & _s2_ghv_wdatas_T_57998
    & ~(_s2_ghv_wdatas_T_58099 & io_resp_s2_full_pred_0_hit) & io_s2_redirect_dup_0;
  wire             _ghv_wens_250_T_1 =
    s2_ghist_ptr_dup_0_value == 8'hFA & io_resp_s2_full_pred_0_slot_valids_0
    & io_s2_redirect_dup_0 | s2_ghist_ptr_dup_0_value == 8'hFB & _s2_ghv_wdatas_T_57998
    & ~(_s2_ghv_wdatas_T_58099 & io_resp_s2_full_pred_0_hit) & io_s2_redirect_dup_0;
  wire             _ghv_wens_251_T_1 =
    s2_ghist_ptr_dup_0_value == 8'hFB & io_resp_s2_full_pred_0_slot_valids_0
    & io_s2_redirect_dup_0 | s2_ghist_ptr_dup_0_value == 8'hFC & _s2_ghv_wdatas_T_57998
    & ~(_s2_ghv_wdatas_T_58099 & io_resp_s2_full_pred_0_hit) & io_s2_redirect_dup_0;
  wire             _ghv_wens_252_T_1 =
    s2_ghist_ptr_dup_0_value == 8'hFC & io_resp_s2_full_pred_0_slot_valids_0
    & io_s2_redirect_dup_0 | s2_ghist_ptr_dup_0_value == 8'hFD & _s2_ghv_wdatas_T_57998
    & ~(_s2_ghv_wdatas_T_58099 & io_resp_s2_full_pred_0_hit) & io_s2_redirect_dup_0;
  wire             _ghv_wens_253_T_1 =
    s2_ghist_ptr_dup_0_value == 8'hFD & io_resp_s2_full_pred_0_slot_valids_0
    & io_s2_redirect_dup_0 | s2_ghist_ptr_dup_0_value == 8'hFE & _s2_ghv_wdatas_T_57998
    & ~(_s2_ghv_wdatas_T_58099 & io_resp_s2_full_pred_0_hit) & io_s2_redirect_dup_0;
  wire             _ghv_wens_254_T_1 =
    s2_ghist_ptr_dup_0_value == 8'hFE & io_resp_s2_full_pred_0_slot_valids_0
    & io_s2_redirect_dup_0 | (&s2_ghist_ptr_dup_0_value) & _s2_ghv_wdatas_T_57998
    & ~(_s2_ghv_wdatas_T_58099 & io_resp_s2_full_pred_0_hit) & io_s2_redirect_dup_0;
  wire             _ghv_wens_255_T_1 =
    (&s2_ghist_ptr_dup_0_value) & io_resp_s2_full_pred_0_slot_valids_0
    & io_s2_redirect_dup_0 | ~(|s2_ghist_ptr_dup_0_value) & _s2_ghv_wdatas_T_57998
    & ~(_s2_ghv_wdatas_T_58099 & io_resp_s2_full_pred_0_hit) & io_s2_redirect_dup_0;
  wire [8:0]       _GEN_12 = {s3_ghist_ptr_dup_0_flag, s3_ghist_ptr_dup_0_value};
  wire [8:0]       _s3_possible_predicted_ghist_ptrs_dup_flipped_new_ptr_new_ptr_T_1 =
    9'(_GEN_12 - 9'h100);
  wire [8:0]       _s3_possible_predicted_ghist_ptrs_dup_flipped_new_ptr_new_ptr_T_6 =
    9'(_GEN_12 + 9'hFF);
  wire [8:0]       _s3_possible_predicted_ghist_ptrs_dup_flipped_new_ptr_new_ptr_T_11 =
    9'(_GEN_12 + 9'hFE);
  wire [8:0]       _GEN_13 = {s3_ghist_ptr_dup_1_flag, s3_ghist_ptr_dup_1_value};
  wire [8:0]       _s3_possible_predicted_ghist_ptrs_dup_flipped_new_ptr_new_ptr_T_16 =
    9'(_GEN_13 - 9'h100);
  wire [8:0]       _s3_possible_predicted_ghist_ptrs_dup_flipped_new_ptr_new_ptr_T_21 =
    9'(_GEN_13 + 9'hFF);
  wire [8:0]       _s3_possible_predicted_ghist_ptrs_dup_flipped_new_ptr_new_ptr_T_26 =
    9'(_GEN_13 + 9'hFE);
  wire [8:0]       _GEN_14 = {s3_ghist_ptr_dup_2_flag, s3_ghist_ptr_dup_2_value};
  wire [8:0]       _s3_possible_predicted_ghist_ptrs_dup_flipped_new_ptr_new_ptr_T_31 =
    9'(_GEN_14 - 9'h100);
  wire [8:0]       _s3_possible_predicted_ghist_ptrs_dup_flipped_new_ptr_new_ptr_T_36 =
    9'(_GEN_14 + 9'hFF);
  wire [8:0]       _s3_possible_predicted_ghist_ptrs_dup_flipped_new_ptr_new_ptr_T_41 =
    9'(_GEN_14 + 9'hFE);
  wire [8:0]       _GEN_15 = {s3_ghist_ptr_dup_3_flag, s3_ghist_ptr_dup_3_value};
  wire [8:0]       _s3_possible_predicted_ghist_ptrs_dup_flipped_new_ptr_new_ptr_T_46 =
    9'(_GEN_15 - 9'h100);
  wire [8:0]       _s3_possible_predicted_ghist_ptrs_dup_flipped_new_ptr_new_ptr_T_51 =
    9'(_GEN_15 + 9'hFF);
  wire [8:0]       _s3_possible_predicted_ghist_ptrs_dup_flipped_new_ptr_new_ptr_T_56 =
    9'(_GEN_15 + 9'hFE);
  wire             _s3_ghv_wdatas_T_57998 =
    io_resp_s3_full_pred_0_slot_valids_1 & io_resp_s3_full_pred_0_is_br_sharing;
  wire             _s3_predicted_ghist_ptr_dup_T_4 =
    ~io_resp_s3_full_pred_0_hit
    | ~(io_resp_s3_full_pred_0_slot_valids_0 | _s3_ghv_wdatas_T_57998);
  wire             _s3_ghv_wdatas_T_58099 =
    io_resp_s3_full_pred_0_slot_valids_0 & io_resp_s3_full_pred_0_br_taken_mask_0;
  wire             _s3_ghv_wdatas_T_58106 =
    io_resp_s3_full_pred_0_br_taken_mask_1 & io_resp_s3_full_pred_0_slot_valids_1;
  wire             _s3_predicted_ghist_ptr_dup_T_32 =
    io_resp_s3_full_pred_0_slot_valids_0
    & (_s3_ghv_wdatas_T_58099 & io_resp_s3_full_pred_0_hit | ~_s3_ghv_wdatas_T_57998)
    & io_resp_s3_full_pred_0_hit;
  wire             _s3_predicted_ghist_ptr_dup_T_60 =
    _s3_ghv_wdatas_T_57998 & ~(_s3_ghv_wdatas_T_58099 & io_resp_s3_full_pred_0_hit)
    & io_resp_s3_full_pred_0_hit;
  wire             _s3_ghv_wdatas_T_58023 =
    io_resp_s3_full_pred_1_slot_valids_1 & io_resp_s3_full_pred_1_is_br_sharing;
  wire             _s3_predicted_ghist_ptr_dup_T_65 =
    ~io_resp_s3_full_pred_1_hit
    | ~(io_resp_s3_full_pred_1_slot_valids_0 | _s3_ghv_wdatas_T_58023);
  wire             _s3_ghv_wdatas_T_58036 =
    io_resp_s3_full_pred_1_slot_valids_0 & io_resp_s3_full_pred_1_br_taken_mask_0;
  wire             _s3_predicted_ghist_ptr_dup_T_93 =
    io_resp_s3_full_pred_1_slot_valids_0
    & (_s3_ghv_wdatas_T_58036 & io_resp_s3_full_pred_1_hit | ~_s3_ghv_wdatas_T_58023)
    & io_resp_s3_full_pred_1_hit;
  wire             _s3_predicted_ghist_ptr_dup_T_121 =
    _s3_ghv_wdatas_T_58023 & ~(_s3_ghv_wdatas_T_58036 & io_resp_s3_full_pred_1_hit)
    & io_resp_s3_full_pred_1_hit;
  wire             _s3_ghv_wdatas_T_58048 =
    io_resp_s3_full_pred_2_slot_valids_1 & io_resp_s3_full_pred_2_is_br_sharing;
  wire             _s3_predicted_ghist_ptr_dup_T_126 =
    ~io_resp_s3_full_pred_2_hit
    | ~(io_resp_s3_full_pred_2_slot_valids_0 | _s3_ghv_wdatas_T_58048);
  wire             _s3_ghv_wdatas_T_58061 =
    io_resp_s3_full_pred_2_slot_valids_0 & io_resp_s3_full_pred_2_br_taken_mask_0;
  wire             _s3_predicted_ghist_ptr_dup_T_154 =
    io_resp_s3_full_pred_2_slot_valids_0
    & (_s3_ghv_wdatas_T_58061 & io_resp_s3_full_pred_2_hit | ~_s3_ghv_wdatas_T_58048)
    & io_resp_s3_full_pred_2_hit;
  wire             _s3_predicted_ghist_ptr_dup_T_182 =
    _s3_ghv_wdatas_T_58048 & ~(_s3_ghv_wdatas_T_58061 & io_resp_s3_full_pred_2_hit)
    & io_resp_s3_full_pred_2_hit;
  wire             _s3_ghv_wdatas_T_58073 =
    io_resp_s3_full_pred_3_slot_valids_1 & io_resp_s3_full_pred_3_is_br_sharing;
  wire             _s3_predicted_ghist_ptr_dup_T_187 =
    ~io_resp_s3_full_pred_3_hit
    | ~(io_resp_s3_full_pred_3_slot_valids_0 | _s3_ghv_wdatas_T_58073);
  wire             _s3_ghv_wdatas_T_58086 =
    io_resp_s3_full_pred_3_slot_valids_0 & io_resp_s3_full_pred_3_br_taken_mask_0;
  wire             _s3_predicted_ghist_ptr_dup_T_215 =
    io_resp_s3_full_pred_3_slot_valids_0
    & (_s3_ghv_wdatas_T_58086 & io_resp_s3_full_pred_3_hit | ~_s3_ghv_wdatas_T_58073)
    & io_resp_s3_full_pred_3_hit;
  wire             _s3_predicted_ghist_ptr_dup_T_243 =
    _s3_ghv_wdatas_T_58073 & ~(_s3_ghv_wdatas_T_58086 & io_resp_s3_full_pred_3_hit)
    & io_resp_s3_full_pred_3_hit;
  wire             _s3_predicted_fh_dup_T_65 =
    ~io_resp_s3_full_pred_1_hit
    | ~(io_resp_s3_full_pred_1_slot_valids_0 | _s3_ghv_wdatas_T_58023);
  wire             _s3_predicted_fh_dup_T_93 =
    io_resp_s3_full_pred_1_slot_valids_0
    & (_s3_ghv_wdatas_T_58036 & io_resp_s3_full_pred_1_hit | ~_s3_ghv_wdatas_T_58023)
    & io_resp_s3_full_pred_1_hit;
  wire             _s3_predicted_fh_dup_T_121 =
    _s3_ghv_wdatas_T_58023 & ~(_s3_ghv_wdatas_T_58036 & io_resp_s3_full_pred_1_hit)
    & io_resp_s3_full_pred_1_hit;
  wire             _s3_predicted_fh_dup_T_187 =
    ~io_resp_s3_full_pred_3_hit
    | ~(io_resp_s3_full_pred_3_slot_valids_0 | _s3_ghv_wdatas_T_58073);
  wire             _s3_predicted_fh_dup_T_215 =
    io_resp_s3_full_pred_3_slot_valids_0
    & (_s3_ghv_wdatas_T_58086 & io_resp_s3_full_pred_3_hit | ~_s3_ghv_wdatas_T_58073)
    & io_resp_s3_full_pred_3_hit;
  wire             _s3_predicted_fh_dup_T_243 =
    _s3_ghv_wdatas_T_58073 & ~(_s3_ghv_wdatas_T_58086 & io_resp_s3_full_pred_3_hit)
    & io_resp_s3_full_pred_3_hit;
  wire             s3_ahead_fh_ob_src_dup_1_afhob_0_bits_0 =
    _GEN_3[8'(s3_ghist_ptr_dup_1_value + 8'hA)];
  wire             s3_ahead_fh_ob_src_dup_1_afhob_0_bits_2 =
    _GEN_3[8'(s3_ghist_ptr_dup_1_value + 8'h8)];
  wire             s3_ahead_fh_ob_src_dup_1_afhob_0_bits_3 =
    _GEN_3[8'(s3_ghist_ptr_dup_1_value + 8'h7)];
  wire             s3_ahead_fh_ob_src_dup_1_afhob_1_bits_0 =
    _GEN_3[8'(s3_ghist_ptr_dup_1_value + 8'hD)];
  wire             s3_ahead_fh_ob_src_dup_3_afhob_0_bits_0 =
    _GEN_3[8'(s3_ghist_ptr_dup_3_value + 8'hA)];
  wire             s3_ahead_fh_ob_src_dup_3_afhob_0_bits_2 =
    _GEN_3[8'(s3_ghist_ptr_dup_3_value + 8'h8)];
  wire             s3_ahead_fh_ob_src_dup_3_afhob_0_bits_3 =
    _GEN_3[8'(s3_ghist_ptr_dup_3_value + 8'h7)];
  wire             s3_ahead_fh_ob_src_dup_3_afhob_1_bits_0 =
    _GEN_3[8'(s3_ghist_ptr_dup_3_value + 8'hD)];
  wire             _GEN_16 = _s3_ghv_wdatas_T_58036 & io_resp_s3_full_pred_1_hit;
  wire             _GEN_17 = _s3_ghv_wdatas_T_58086 & io_resp_s3_full_pred_3_hit;
  wire             _ghv_wens_0_T_2 =
    ~(|s3_ghist_ptr_dup_0_value) & io_resp_s3_full_pred_0_slot_valids_0
    & io_s3_redirect_dup_0 | s3_ghist_ptr_dup_0_value == 8'h1 & _s3_ghv_wdatas_T_57998
    & ~(_s3_ghv_wdatas_T_58099 & io_resp_s3_full_pred_0_hit) & io_s3_redirect_dup_0;
  wire             _ghv_wens_1_T_2 =
    s3_ghist_ptr_dup_0_value == 8'h1 & io_resp_s3_full_pred_0_slot_valids_0
    & io_s3_redirect_dup_0 | s3_ghist_ptr_dup_0_value == 8'h2 & _s3_ghv_wdatas_T_57998
    & ~(_s3_ghv_wdatas_T_58099 & io_resp_s3_full_pred_0_hit) & io_s3_redirect_dup_0;
  wire             _ghv_wens_2_T_2 =
    s3_ghist_ptr_dup_0_value == 8'h2 & io_resp_s3_full_pred_0_slot_valids_0
    & io_s3_redirect_dup_0 | s3_ghist_ptr_dup_0_value == 8'h3 & _s3_ghv_wdatas_T_57998
    & ~(_s3_ghv_wdatas_T_58099 & io_resp_s3_full_pred_0_hit) & io_s3_redirect_dup_0;
  wire             _ghv_wens_3_T_2 =
    s3_ghist_ptr_dup_0_value == 8'h3 & io_resp_s3_full_pred_0_slot_valids_0
    & io_s3_redirect_dup_0 | s3_ghist_ptr_dup_0_value == 8'h4 & _s3_ghv_wdatas_T_57998
    & ~(_s3_ghv_wdatas_T_58099 & io_resp_s3_full_pred_0_hit) & io_s3_redirect_dup_0;
  wire             _ghv_wens_4_T_2 =
    s3_ghist_ptr_dup_0_value == 8'h4 & io_resp_s3_full_pred_0_slot_valids_0
    & io_s3_redirect_dup_0 | s3_ghist_ptr_dup_0_value == 8'h5 & _s3_ghv_wdatas_T_57998
    & ~(_s3_ghv_wdatas_T_58099 & io_resp_s3_full_pred_0_hit) & io_s3_redirect_dup_0;
  wire             _ghv_wens_5_T_2 =
    s3_ghist_ptr_dup_0_value == 8'h5 & io_resp_s3_full_pred_0_slot_valids_0
    & io_s3_redirect_dup_0 | s3_ghist_ptr_dup_0_value == 8'h6 & _s3_ghv_wdatas_T_57998
    & ~(_s3_ghv_wdatas_T_58099 & io_resp_s3_full_pred_0_hit) & io_s3_redirect_dup_0;
  wire             _ghv_wens_6_T_2 =
    s3_ghist_ptr_dup_0_value == 8'h6 & io_resp_s3_full_pred_0_slot_valids_0
    & io_s3_redirect_dup_0 | s3_ghist_ptr_dup_0_value == 8'h7 & _s3_ghv_wdatas_T_57998
    & ~(_s3_ghv_wdatas_T_58099 & io_resp_s3_full_pred_0_hit) & io_s3_redirect_dup_0;
  wire             _ghv_wens_7_T_2 =
    s3_ghist_ptr_dup_0_value == 8'h7 & io_resp_s3_full_pred_0_slot_valids_0
    & io_s3_redirect_dup_0 | s3_ghist_ptr_dup_0_value == 8'h8 & _s3_ghv_wdatas_T_57998
    & ~(_s3_ghv_wdatas_T_58099 & io_resp_s3_full_pred_0_hit) & io_s3_redirect_dup_0;
  wire             _ghv_wens_8_T_2 =
    s3_ghist_ptr_dup_0_value == 8'h8 & io_resp_s3_full_pred_0_slot_valids_0
    & io_s3_redirect_dup_0 | s3_ghist_ptr_dup_0_value == 8'h9 & _s3_ghv_wdatas_T_57998
    & ~(_s3_ghv_wdatas_T_58099 & io_resp_s3_full_pred_0_hit) & io_s3_redirect_dup_0;
  wire             _ghv_wens_9_T_2 =
    s3_ghist_ptr_dup_0_value == 8'h9 & io_resp_s3_full_pred_0_slot_valids_0
    & io_s3_redirect_dup_0 | s3_ghist_ptr_dup_0_value == 8'hA & _s3_ghv_wdatas_T_57998
    & ~(_s3_ghv_wdatas_T_58099 & io_resp_s3_full_pred_0_hit) & io_s3_redirect_dup_0;
  wire             _ghv_wens_10_T_2 =
    s3_ghist_ptr_dup_0_value == 8'hA & io_resp_s3_full_pred_0_slot_valids_0
    & io_s3_redirect_dup_0 | s3_ghist_ptr_dup_0_value == 8'hB & _s3_ghv_wdatas_T_57998
    & ~(_s3_ghv_wdatas_T_58099 & io_resp_s3_full_pred_0_hit) & io_s3_redirect_dup_0;
  wire             _ghv_wens_11_T_2 =
    s3_ghist_ptr_dup_0_value == 8'hB & io_resp_s3_full_pred_0_slot_valids_0
    & io_s3_redirect_dup_0 | s3_ghist_ptr_dup_0_value == 8'hC & _s3_ghv_wdatas_T_57998
    & ~(_s3_ghv_wdatas_T_58099 & io_resp_s3_full_pred_0_hit) & io_s3_redirect_dup_0;
  wire             _ghv_wens_12_T_2 =
    s3_ghist_ptr_dup_0_value == 8'hC & io_resp_s3_full_pred_0_slot_valids_0
    & io_s3_redirect_dup_0 | s3_ghist_ptr_dup_0_value == 8'hD & _s3_ghv_wdatas_T_57998
    & ~(_s3_ghv_wdatas_T_58099 & io_resp_s3_full_pred_0_hit) & io_s3_redirect_dup_0;
  wire             _ghv_wens_13_T_2 =
    s3_ghist_ptr_dup_0_value == 8'hD & io_resp_s3_full_pred_0_slot_valids_0
    & io_s3_redirect_dup_0 | s3_ghist_ptr_dup_0_value == 8'hE & _s3_ghv_wdatas_T_57998
    & ~(_s3_ghv_wdatas_T_58099 & io_resp_s3_full_pred_0_hit) & io_s3_redirect_dup_0;
  wire             _ghv_wens_14_T_2 =
    s3_ghist_ptr_dup_0_value == 8'hE & io_resp_s3_full_pred_0_slot_valids_0
    & io_s3_redirect_dup_0 | s3_ghist_ptr_dup_0_value == 8'hF & _s3_ghv_wdatas_T_57998
    & ~(_s3_ghv_wdatas_T_58099 & io_resp_s3_full_pred_0_hit) & io_s3_redirect_dup_0;
  wire             _ghv_wens_15_T_2 =
    s3_ghist_ptr_dup_0_value == 8'hF & io_resp_s3_full_pred_0_slot_valids_0
    & io_s3_redirect_dup_0 | s3_ghist_ptr_dup_0_value == 8'h10 & _s3_ghv_wdatas_T_57998
    & ~(_s3_ghv_wdatas_T_58099 & io_resp_s3_full_pred_0_hit) & io_s3_redirect_dup_0;
  wire             _ghv_wens_16_T_2 =
    s3_ghist_ptr_dup_0_value == 8'h10 & io_resp_s3_full_pred_0_slot_valids_0
    & io_s3_redirect_dup_0 | s3_ghist_ptr_dup_0_value == 8'h11 & _s3_ghv_wdatas_T_57998
    & ~(_s3_ghv_wdatas_T_58099 & io_resp_s3_full_pred_0_hit) & io_s3_redirect_dup_0;
  wire             _ghv_wens_17_T_2 =
    s3_ghist_ptr_dup_0_value == 8'h11 & io_resp_s3_full_pred_0_slot_valids_0
    & io_s3_redirect_dup_0 | s3_ghist_ptr_dup_0_value == 8'h12 & _s3_ghv_wdatas_T_57998
    & ~(_s3_ghv_wdatas_T_58099 & io_resp_s3_full_pred_0_hit) & io_s3_redirect_dup_0;
  wire             _ghv_wens_18_T_2 =
    s3_ghist_ptr_dup_0_value == 8'h12 & io_resp_s3_full_pred_0_slot_valids_0
    & io_s3_redirect_dup_0 | s3_ghist_ptr_dup_0_value == 8'h13 & _s3_ghv_wdatas_T_57998
    & ~(_s3_ghv_wdatas_T_58099 & io_resp_s3_full_pred_0_hit) & io_s3_redirect_dup_0;
  wire             _ghv_wens_19_T_2 =
    s3_ghist_ptr_dup_0_value == 8'h13 & io_resp_s3_full_pred_0_slot_valids_0
    & io_s3_redirect_dup_0 | s3_ghist_ptr_dup_0_value == 8'h14 & _s3_ghv_wdatas_T_57998
    & ~(_s3_ghv_wdatas_T_58099 & io_resp_s3_full_pred_0_hit) & io_s3_redirect_dup_0;
  wire             _ghv_wens_20_T_2 =
    s3_ghist_ptr_dup_0_value == 8'h14 & io_resp_s3_full_pred_0_slot_valids_0
    & io_s3_redirect_dup_0 | s3_ghist_ptr_dup_0_value == 8'h15 & _s3_ghv_wdatas_T_57998
    & ~(_s3_ghv_wdatas_T_58099 & io_resp_s3_full_pred_0_hit) & io_s3_redirect_dup_0;
  wire             _ghv_wens_21_T_2 =
    s3_ghist_ptr_dup_0_value == 8'h15 & io_resp_s3_full_pred_0_slot_valids_0
    & io_s3_redirect_dup_0 | s3_ghist_ptr_dup_0_value == 8'h16 & _s3_ghv_wdatas_T_57998
    & ~(_s3_ghv_wdatas_T_58099 & io_resp_s3_full_pred_0_hit) & io_s3_redirect_dup_0;
  wire             _ghv_wens_22_T_2 =
    s3_ghist_ptr_dup_0_value == 8'h16 & io_resp_s3_full_pred_0_slot_valids_0
    & io_s3_redirect_dup_0 | s3_ghist_ptr_dup_0_value == 8'h17 & _s3_ghv_wdatas_T_57998
    & ~(_s3_ghv_wdatas_T_58099 & io_resp_s3_full_pred_0_hit) & io_s3_redirect_dup_0;
  wire             _ghv_wens_23_T_2 =
    s3_ghist_ptr_dup_0_value == 8'h17 & io_resp_s3_full_pred_0_slot_valids_0
    & io_s3_redirect_dup_0 | s3_ghist_ptr_dup_0_value == 8'h18 & _s3_ghv_wdatas_T_57998
    & ~(_s3_ghv_wdatas_T_58099 & io_resp_s3_full_pred_0_hit) & io_s3_redirect_dup_0;
  wire             _ghv_wens_24_T_2 =
    s3_ghist_ptr_dup_0_value == 8'h18 & io_resp_s3_full_pred_0_slot_valids_0
    & io_s3_redirect_dup_0 | s3_ghist_ptr_dup_0_value == 8'h19 & _s3_ghv_wdatas_T_57998
    & ~(_s3_ghv_wdatas_T_58099 & io_resp_s3_full_pred_0_hit) & io_s3_redirect_dup_0;
  wire             _ghv_wens_25_T_2 =
    s3_ghist_ptr_dup_0_value == 8'h19 & io_resp_s3_full_pred_0_slot_valids_0
    & io_s3_redirect_dup_0 | s3_ghist_ptr_dup_0_value == 8'h1A & _s3_ghv_wdatas_T_57998
    & ~(_s3_ghv_wdatas_T_58099 & io_resp_s3_full_pred_0_hit) & io_s3_redirect_dup_0;
  wire             _ghv_wens_26_T_2 =
    s3_ghist_ptr_dup_0_value == 8'h1A & io_resp_s3_full_pred_0_slot_valids_0
    & io_s3_redirect_dup_0 | s3_ghist_ptr_dup_0_value == 8'h1B & _s3_ghv_wdatas_T_57998
    & ~(_s3_ghv_wdatas_T_58099 & io_resp_s3_full_pred_0_hit) & io_s3_redirect_dup_0;
  wire             _ghv_wens_27_T_2 =
    s3_ghist_ptr_dup_0_value == 8'h1B & io_resp_s3_full_pred_0_slot_valids_0
    & io_s3_redirect_dup_0 | s3_ghist_ptr_dup_0_value == 8'h1C & _s3_ghv_wdatas_T_57998
    & ~(_s3_ghv_wdatas_T_58099 & io_resp_s3_full_pred_0_hit) & io_s3_redirect_dup_0;
  wire             _ghv_wens_28_T_2 =
    s3_ghist_ptr_dup_0_value == 8'h1C & io_resp_s3_full_pred_0_slot_valids_0
    & io_s3_redirect_dup_0 | s3_ghist_ptr_dup_0_value == 8'h1D & _s3_ghv_wdatas_T_57998
    & ~(_s3_ghv_wdatas_T_58099 & io_resp_s3_full_pred_0_hit) & io_s3_redirect_dup_0;
  wire             _ghv_wens_29_T_2 =
    s3_ghist_ptr_dup_0_value == 8'h1D & io_resp_s3_full_pred_0_slot_valids_0
    & io_s3_redirect_dup_0 | s3_ghist_ptr_dup_0_value == 8'h1E & _s3_ghv_wdatas_T_57998
    & ~(_s3_ghv_wdatas_T_58099 & io_resp_s3_full_pred_0_hit) & io_s3_redirect_dup_0;
  wire             _ghv_wens_30_T_2 =
    s3_ghist_ptr_dup_0_value == 8'h1E & io_resp_s3_full_pred_0_slot_valids_0
    & io_s3_redirect_dup_0 | s3_ghist_ptr_dup_0_value == 8'h1F & _s3_ghv_wdatas_T_57998
    & ~(_s3_ghv_wdatas_T_58099 & io_resp_s3_full_pred_0_hit) & io_s3_redirect_dup_0;
  wire             _ghv_wens_31_T_2 =
    s3_ghist_ptr_dup_0_value == 8'h1F & io_resp_s3_full_pred_0_slot_valids_0
    & io_s3_redirect_dup_0 | s3_ghist_ptr_dup_0_value == 8'h20 & _s3_ghv_wdatas_T_57998
    & ~(_s3_ghv_wdatas_T_58099 & io_resp_s3_full_pred_0_hit) & io_s3_redirect_dup_0;
  wire             _ghv_wens_32_T_2 =
    s3_ghist_ptr_dup_0_value == 8'h20 & io_resp_s3_full_pred_0_slot_valids_0
    & io_s3_redirect_dup_0 | s3_ghist_ptr_dup_0_value == 8'h21 & _s3_ghv_wdatas_T_57998
    & ~(_s3_ghv_wdatas_T_58099 & io_resp_s3_full_pred_0_hit) & io_s3_redirect_dup_0;
  wire             _ghv_wens_33_T_2 =
    s3_ghist_ptr_dup_0_value == 8'h21 & io_resp_s3_full_pred_0_slot_valids_0
    & io_s3_redirect_dup_0 | s3_ghist_ptr_dup_0_value == 8'h22 & _s3_ghv_wdatas_T_57998
    & ~(_s3_ghv_wdatas_T_58099 & io_resp_s3_full_pred_0_hit) & io_s3_redirect_dup_0;
  wire             _ghv_wens_34_T_2 =
    s3_ghist_ptr_dup_0_value == 8'h22 & io_resp_s3_full_pred_0_slot_valids_0
    & io_s3_redirect_dup_0 | s3_ghist_ptr_dup_0_value == 8'h23 & _s3_ghv_wdatas_T_57998
    & ~(_s3_ghv_wdatas_T_58099 & io_resp_s3_full_pred_0_hit) & io_s3_redirect_dup_0;
  wire             _ghv_wens_35_T_2 =
    s3_ghist_ptr_dup_0_value == 8'h23 & io_resp_s3_full_pred_0_slot_valids_0
    & io_s3_redirect_dup_0 | s3_ghist_ptr_dup_0_value == 8'h24 & _s3_ghv_wdatas_T_57998
    & ~(_s3_ghv_wdatas_T_58099 & io_resp_s3_full_pred_0_hit) & io_s3_redirect_dup_0;
  wire             _ghv_wens_36_T_2 =
    s3_ghist_ptr_dup_0_value == 8'h24 & io_resp_s3_full_pred_0_slot_valids_0
    & io_s3_redirect_dup_0 | s3_ghist_ptr_dup_0_value == 8'h25 & _s3_ghv_wdatas_T_57998
    & ~(_s3_ghv_wdatas_T_58099 & io_resp_s3_full_pred_0_hit) & io_s3_redirect_dup_0;
  wire             _ghv_wens_37_T_2 =
    s3_ghist_ptr_dup_0_value == 8'h25 & io_resp_s3_full_pred_0_slot_valids_0
    & io_s3_redirect_dup_0 | s3_ghist_ptr_dup_0_value == 8'h26 & _s3_ghv_wdatas_T_57998
    & ~(_s3_ghv_wdatas_T_58099 & io_resp_s3_full_pred_0_hit) & io_s3_redirect_dup_0;
  wire             _ghv_wens_38_T_2 =
    s3_ghist_ptr_dup_0_value == 8'h26 & io_resp_s3_full_pred_0_slot_valids_0
    & io_s3_redirect_dup_0 | s3_ghist_ptr_dup_0_value == 8'h27 & _s3_ghv_wdatas_T_57998
    & ~(_s3_ghv_wdatas_T_58099 & io_resp_s3_full_pred_0_hit) & io_s3_redirect_dup_0;
  wire             _ghv_wens_39_T_2 =
    s3_ghist_ptr_dup_0_value == 8'h27 & io_resp_s3_full_pred_0_slot_valids_0
    & io_s3_redirect_dup_0 | s3_ghist_ptr_dup_0_value == 8'h28 & _s3_ghv_wdatas_T_57998
    & ~(_s3_ghv_wdatas_T_58099 & io_resp_s3_full_pred_0_hit) & io_s3_redirect_dup_0;
  wire             _ghv_wens_40_T_2 =
    s3_ghist_ptr_dup_0_value == 8'h28 & io_resp_s3_full_pred_0_slot_valids_0
    & io_s3_redirect_dup_0 | s3_ghist_ptr_dup_0_value == 8'h29 & _s3_ghv_wdatas_T_57998
    & ~(_s3_ghv_wdatas_T_58099 & io_resp_s3_full_pred_0_hit) & io_s3_redirect_dup_0;
  wire             _ghv_wens_41_T_2 =
    s3_ghist_ptr_dup_0_value == 8'h29 & io_resp_s3_full_pred_0_slot_valids_0
    & io_s3_redirect_dup_0 | s3_ghist_ptr_dup_0_value == 8'h2A & _s3_ghv_wdatas_T_57998
    & ~(_s3_ghv_wdatas_T_58099 & io_resp_s3_full_pred_0_hit) & io_s3_redirect_dup_0;
  wire             _ghv_wens_42_T_2 =
    s3_ghist_ptr_dup_0_value == 8'h2A & io_resp_s3_full_pred_0_slot_valids_0
    & io_s3_redirect_dup_0 | s3_ghist_ptr_dup_0_value == 8'h2B & _s3_ghv_wdatas_T_57998
    & ~(_s3_ghv_wdatas_T_58099 & io_resp_s3_full_pred_0_hit) & io_s3_redirect_dup_0;
  wire             _ghv_wens_43_T_2 =
    s3_ghist_ptr_dup_0_value == 8'h2B & io_resp_s3_full_pred_0_slot_valids_0
    & io_s3_redirect_dup_0 | s3_ghist_ptr_dup_0_value == 8'h2C & _s3_ghv_wdatas_T_57998
    & ~(_s3_ghv_wdatas_T_58099 & io_resp_s3_full_pred_0_hit) & io_s3_redirect_dup_0;
  wire             _ghv_wens_44_T_2 =
    s3_ghist_ptr_dup_0_value == 8'h2C & io_resp_s3_full_pred_0_slot_valids_0
    & io_s3_redirect_dup_0 | s3_ghist_ptr_dup_0_value == 8'h2D & _s3_ghv_wdatas_T_57998
    & ~(_s3_ghv_wdatas_T_58099 & io_resp_s3_full_pred_0_hit) & io_s3_redirect_dup_0;
  wire             _ghv_wens_45_T_2 =
    s3_ghist_ptr_dup_0_value == 8'h2D & io_resp_s3_full_pred_0_slot_valids_0
    & io_s3_redirect_dup_0 | s3_ghist_ptr_dup_0_value == 8'h2E & _s3_ghv_wdatas_T_57998
    & ~(_s3_ghv_wdatas_T_58099 & io_resp_s3_full_pred_0_hit) & io_s3_redirect_dup_0;
  wire             _ghv_wens_46_T_2 =
    s3_ghist_ptr_dup_0_value == 8'h2E & io_resp_s3_full_pred_0_slot_valids_0
    & io_s3_redirect_dup_0 | s3_ghist_ptr_dup_0_value == 8'h2F & _s3_ghv_wdatas_T_57998
    & ~(_s3_ghv_wdatas_T_58099 & io_resp_s3_full_pred_0_hit) & io_s3_redirect_dup_0;
  wire             _ghv_wens_47_T_2 =
    s3_ghist_ptr_dup_0_value == 8'h2F & io_resp_s3_full_pred_0_slot_valids_0
    & io_s3_redirect_dup_0 | s3_ghist_ptr_dup_0_value == 8'h30 & _s3_ghv_wdatas_T_57998
    & ~(_s3_ghv_wdatas_T_58099 & io_resp_s3_full_pred_0_hit) & io_s3_redirect_dup_0;
  wire             _ghv_wens_48_T_2 =
    s3_ghist_ptr_dup_0_value == 8'h30 & io_resp_s3_full_pred_0_slot_valids_0
    & io_s3_redirect_dup_0 | s3_ghist_ptr_dup_0_value == 8'h31 & _s3_ghv_wdatas_T_57998
    & ~(_s3_ghv_wdatas_T_58099 & io_resp_s3_full_pred_0_hit) & io_s3_redirect_dup_0;
  wire             _ghv_wens_49_T_2 =
    s3_ghist_ptr_dup_0_value == 8'h31 & io_resp_s3_full_pred_0_slot_valids_0
    & io_s3_redirect_dup_0 | s3_ghist_ptr_dup_0_value == 8'h32 & _s3_ghv_wdatas_T_57998
    & ~(_s3_ghv_wdatas_T_58099 & io_resp_s3_full_pred_0_hit) & io_s3_redirect_dup_0;
  wire             _ghv_wens_50_T_2 =
    s3_ghist_ptr_dup_0_value == 8'h32 & io_resp_s3_full_pred_0_slot_valids_0
    & io_s3_redirect_dup_0 | s3_ghist_ptr_dup_0_value == 8'h33 & _s3_ghv_wdatas_T_57998
    & ~(_s3_ghv_wdatas_T_58099 & io_resp_s3_full_pred_0_hit) & io_s3_redirect_dup_0;
  wire             _ghv_wens_51_T_2 =
    s3_ghist_ptr_dup_0_value == 8'h33 & io_resp_s3_full_pred_0_slot_valids_0
    & io_s3_redirect_dup_0 | s3_ghist_ptr_dup_0_value == 8'h34 & _s3_ghv_wdatas_T_57998
    & ~(_s3_ghv_wdatas_T_58099 & io_resp_s3_full_pred_0_hit) & io_s3_redirect_dup_0;
  wire             _ghv_wens_52_T_2 =
    s3_ghist_ptr_dup_0_value == 8'h34 & io_resp_s3_full_pred_0_slot_valids_0
    & io_s3_redirect_dup_0 | s3_ghist_ptr_dup_0_value == 8'h35 & _s3_ghv_wdatas_T_57998
    & ~(_s3_ghv_wdatas_T_58099 & io_resp_s3_full_pred_0_hit) & io_s3_redirect_dup_0;
  wire             _ghv_wens_53_T_2 =
    s3_ghist_ptr_dup_0_value == 8'h35 & io_resp_s3_full_pred_0_slot_valids_0
    & io_s3_redirect_dup_0 | s3_ghist_ptr_dup_0_value == 8'h36 & _s3_ghv_wdatas_T_57998
    & ~(_s3_ghv_wdatas_T_58099 & io_resp_s3_full_pred_0_hit) & io_s3_redirect_dup_0;
  wire             _ghv_wens_54_T_2 =
    s3_ghist_ptr_dup_0_value == 8'h36 & io_resp_s3_full_pred_0_slot_valids_0
    & io_s3_redirect_dup_0 | s3_ghist_ptr_dup_0_value == 8'h37 & _s3_ghv_wdatas_T_57998
    & ~(_s3_ghv_wdatas_T_58099 & io_resp_s3_full_pred_0_hit) & io_s3_redirect_dup_0;
  wire             _ghv_wens_55_T_2 =
    s3_ghist_ptr_dup_0_value == 8'h37 & io_resp_s3_full_pred_0_slot_valids_0
    & io_s3_redirect_dup_0 | s3_ghist_ptr_dup_0_value == 8'h38 & _s3_ghv_wdatas_T_57998
    & ~(_s3_ghv_wdatas_T_58099 & io_resp_s3_full_pred_0_hit) & io_s3_redirect_dup_0;
  wire             _ghv_wens_56_T_2 =
    s3_ghist_ptr_dup_0_value == 8'h38 & io_resp_s3_full_pred_0_slot_valids_0
    & io_s3_redirect_dup_0 | s3_ghist_ptr_dup_0_value == 8'h39 & _s3_ghv_wdatas_T_57998
    & ~(_s3_ghv_wdatas_T_58099 & io_resp_s3_full_pred_0_hit) & io_s3_redirect_dup_0;
  wire             _ghv_wens_57_T_2 =
    s3_ghist_ptr_dup_0_value == 8'h39 & io_resp_s3_full_pred_0_slot_valids_0
    & io_s3_redirect_dup_0 | s3_ghist_ptr_dup_0_value == 8'h3A & _s3_ghv_wdatas_T_57998
    & ~(_s3_ghv_wdatas_T_58099 & io_resp_s3_full_pred_0_hit) & io_s3_redirect_dup_0;
  wire             _ghv_wens_58_T_2 =
    s3_ghist_ptr_dup_0_value == 8'h3A & io_resp_s3_full_pred_0_slot_valids_0
    & io_s3_redirect_dup_0 | s3_ghist_ptr_dup_0_value == 8'h3B & _s3_ghv_wdatas_T_57998
    & ~(_s3_ghv_wdatas_T_58099 & io_resp_s3_full_pred_0_hit) & io_s3_redirect_dup_0;
  wire             _ghv_wens_59_T_2 =
    s3_ghist_ptr_dup_0_value == 8'h3B & io_resp_s3_full_pred_0_slot_valids_0
    & io_s3_redirect_dup_0 | s3_ghist_ptr_dup_0_value == 8'h3C & _s3_ghv_wdatas_T_57998
    & ~(_s3_ghv_wdatas_T_58099 & io_resp_s3_full_pred_0_hit) & io_s3_redirect_dup_0;
  wire             _ghv_wens_60_T_2 =
    s3_ghist_ptr_dup_0_value == 8'h3C & io_resp_s3_full_pred_0_slot_valids_0
    & io_s3_redirect_dup_0 | s3_ghist_ptr_dup_0_value == 8'h3D & _s3_ghv_wdatas_T_57998
    & ~(_s3_ghv_wdatas_T_58099 & io_resp_s3_full_pred_0_hit) & io_s3_redirect_dup_0;
  wire             _ghv_wens_61_T_2 =
    s3_ghist_ptr_dup_0_value == 8'h3D & io_resp_s3_full_pred_0_slot_valids_0
    & io_s3_redirect_dup_0 | s3_ghist_ptr_dup_0_value == 8'h3E & _s3_ghv_wdatas_T_57998
    & ~(_s3_ghv_wdatas_T_58099 & io_resp_s3_full_pred_0_hit) & io_s3_redirect_dup_0;
  wire             _ghv_wens_62_T_2 =
    s3_ghist_ptr_dup_0_value == 8'h3E & io_resp_s3_full_pred_0_slot_valids_0
    & io_s3_redirect_dup_0 | s3_ghist_ptr_dup_0_value == 8'h3F & _s3_ghv_wdatas_T_57998
    & ~(_s3_ghv_wdatas_T_58099 & io_resp_s3_full_pred_0_hit) & io_s3_redirect_dup_0;
  wire             _ghv_wens_63_T_2 =
    s3_ghist_ptr_dup_0_value == 8'h3F & io_resp_s3_full_pred_0_slot_valids_0
    & io_s3_redirect_dup_0 | s3_ghist_ptr_dup_0_value == 8'h40 & _s3_ghv_wdatas_T_57998
    & ~(_s3_ghv_wdatas_T_58099 & io_resp_s3_full_pred_0_hit) & io_s3_redirect_dup_0;
  wire             _ghv_wens_64_T_2 =
    s3_ghist_ptr_dup_0_value == 8'h40 & io_resp_s3_full_pred_0_slot_valids_0
    & io_s3_redirect_dup_0 | s3_ghist_ptr_dup_0_value == 8'h41 & _s3_ghv_wdatas_T_57998
    & ~(_s3_ghv_wdatas_T_58099 & io_resp_s3_full_pred_0_hit) & io_s3_redirect_dup_0;
  wire             _ghv_wens_65_T_2 =
    s3_ghist_ptr_dup_0_value == 8'h41 & io_resp_s3_full_pred_0_slot_valids_0
    & io_s3_redirect_dup_0 | s3_ghist_ptr_dup_0_value == 8'h42 & _s3_ghv_wdatas_T_57998
    & ~(_s3_ghv_wdatas_T_58099 & io_resp_s3_full_pred_0_hit) & io_s3_redirect_dup_0;
  wire             _ghv_wens_66_T_2 =
    s3_ghist_ptr_dup_0_value == 8'h42 & io_resp_s3_full_pred_0_slot_valids_0
    & io_s3_redirect_dup_0 | s3_ghist_ptr_dup_0_value == 8'h43 & _s3_ghv_wdatas_T_57998
    & ~(_s3_ghv_wdatas_T_58099 & io_resp_s3_full_pred_0_hit) & io_s3_redirect_dup_0;
  wire             _ghv_wens_67_T_2 =
    s3_ghist_ptr_dup_0_value == 8'h43 & io_resp_s3_full_pred_0_slot_valids_0
    & io_s3_redirect_dup_0 | s3_ghist_ptr_dup_0_value == 8'h44 & _s3_ghv_wdatas_T_57998
    & ~(_s3_ghv_wdatas_T_58099 & io_resp_s3_full_pred_0_hit) & io_s3_redirect_dup_0;
  wire             _ghv_wens_68_T_2 =
    s3_ghist_ptr_dup_0_value == 8'h44 & io_resp_s3_full_pred_0_slot_valids_0
    & io_s3_redirect_dup_0 | s3_ghist_ptr_dup_0_value == 8'h45 & _s3_ghv_wdatas_T_57998
    & ~(_s3_ghv_wdatas_T_58099 & io_resp_s3_full_pred_0_hit) & io_s3_redirect_dup_0;
  wire             _ghv_wens_69_T_2 =
    s3_ghist_ptr_dup_0_value == 8'h45 & io_resp_s3_full_pred_0_slot_valids_0
    & io_s3_redirect_dup_0 | s3_ghist_ptr_dup_0_value == 8'h46 & _s3_ghv_wdatas_T_57998
    & ~(_s3_ghv_wdatas_T_58099 & io_resp_s3_full_pred_0_hit) & io_s3_redirect_dup_0;
  wire             _ghv_wens_70_T_2 =
    s3_ghist_ptr_dup_0_value == 8'h46 & io_resp_s3_full_pred_0_slot_valids_0
    & io_s3_redirect_dup_0 | s3_ghist_ptr_dup_0_value == 8'h47 & _s3_ghv_wdatas_T_57998
    & ~(_s3_ghv_wdatas_T_58099 & io_resp_s3_full_pred_0_hit) & io_s3_redirect_dup_0;
  wire             _ghv_wens_71_T_2 =
    s3_ghist_ptr_dup_0_value == 8'h47 & io_resp_s3_full_pred_0_slot_valids_0
    & io_s3_redirect_dup_0 | s3_ghist_ptr_dup_0_value == 8'h48 & _s3_ghv_wdatas_T_57998
    & ~(_s3_ghv_wdatas_T_58099 & io_resp_s3_full_pred_0_hit) & io_s3_redirect_dup_0;
  wire             _ghv_wens_72_T_2 =
    s3_ghist_ptr_dup_0_value == 8'h48 & io_resp_s3_full_pred_0_slot_valids_0
    & io_s3_redirect_dup_0 | s3_ghist_ptr_dup_0_value == 8'h49 & _s3_ghv_wdatas_T_57998
    & ~(_s3_ghv_wdatas_T_58099 & io_resp_s3_full_pred_0_hit) & io_s3_redirect_dup_0;
  wire             _ghv_wens_73_T_2 =
    s3_ghist_ptr_dup_0_value == 8'h49 & io_resp_s3_full_pred_0_slot_valids_0
    & io_s3_redirect_dup_0 | s3_ghist_ptr_dup_0_value == 8'h4A & _s3_ghv_wdatas_T_57998
    & ~(_s3_ghv_wdatas_T_58099 & io_resp_s3_full_pred_0_hit) & io_s3_redirect_dup_0;
  wire             _ghv_wens_74_T_2 =
    s3_ghist_ptr_dup_0_value == 8'h4A & io_resp_s3_full_pred_0_slot_valids_0
    & io_s3_redirect_dup_0 | s3_ghist_ptr_dup_0_value == 8'h4B & _s3_ghv_wdatas_T_57998
    & ~(_s3_ghv_wdatas_T_58099 & io_resp_s3_full_pred_0_hit) & io_s3_redirect_dup_0;
  wire             _ghv_wens_75_T_2 =
    s3_ghist_ptr_dup_0_value == 8'h4B & io_resp_s3_full_pred_0_slot_valids_0
    & io_s3_redirect_dup_0 | s3_ghist_ptr_dup_0_value == 8'h4C & _s3_ghv_wdatas_T_57998
    & ~(_s3_ghv_wdatas_T_58099 & io_resp_s3_full_pred_0_hit) & io_s3_redirect_dup_0;
  wire             _ghv_wens_76_T_2 =
    s3_ghist_ptr_dup_0_value == 8'h4C & io_resp_s3_full_pred_0_slot_valids_0
    & io_s3_redirect_dup_0 | s3_ghist_ptr_dup_0_value == 8'h4D & _s3_ghv_wdatas_T_57998
    & ~(_s3_ghv_wdatas_T_58099 & io_resp_s3_full_pred_0_hit) & io_s3_redirect_dup_0;
  wire             _ghv_wens_77_T_2 =
    s3_ghist_ptr_dup_0_value == 8'h4D & io_resp_s3_full_pred_0_slot_valids_0
    & io_s3_redirect_dup_0 | s3_ghist_ptr_dup_0_value == 8'h4E & _s3_ghv_wdatas_T_57998
    & ~(_s3_ghv_wdatas_T_58099 & io_resp_s3_full_pred_0_hit) & io_s3_redirect_dup_0;
  wire             _ghv_wens_78_T_2 =
    s3_ghist_ptr_dup_0_value == 8'h4E & io_resp_s3_full_pred_0_slot_valids_0
    & io_s3_redirect_dup_0 | s3_ghist_ptr_dup_0_value == 8'h4F & _s3_ghv_wdatas_T_57998
    & ~(_s3_ghv_wdatas_T_58099 & io_resp_s3_full_pred_0_hit) & io_s3_redirect_dup_0;
  wire             _ghv_wens_79_T_2 =
    s3_ghist_ptr_dup_0_value == 8'h4F & io_resp_s3_full_pred_0_slot_valids_0
    & io_s3_redirect_dup_0 | s3_ghist_ptr_dup_0_value == 8'h50 & _s3_ghv_wdatas_T_57998
    & ~(_s3_ghv_wdatas_T_58099 & io_resp_s3_full_pred_0_hit) & io_s3_redirect_dup_0;
  wire             _ghv_wens_80_T_2 =
    s3_ghist_ptr_dup_0_value == 8'h50 & io_resp_s3_full_pred_0_slot_valids_0
    & io_s3_redirect_dup_0 | s3_ghist_ptr_dup_0_value == 8'h51 & _s3_ghv_wdatas_T_57998
    & ~(_s3_ghv_wdatas_T_58099 & io_resp_s3_full_pred_0_hit) & io_s3_redirect_dup_0;
  wire             _ghv_wens_81_T_2 =
    s3_ghist_ptr_dup_0_value == 8'h51 & io_resp_s3_full_pred_0_slot_valids_0
    & io_s3_redirect_dup_0 | s3_ghist_ptr_dup_0_value == 8'h52 & _s3_ghv_wdatas_T_57998
    & ~(_s3_ghv_wdatas_T_58099 & io_resp_s3_full_pred_0_hit) & io_s3_redirect_dup_0;
  wire             _ghv_wens_82_T_2 =
    s3_ghist_ptr_dup_0_value == 8'h52 & io_resp_s3_full_pred_0_slot_valids_0
    & io_s3_redirect_dup_0 | s3_ghist_ptr_dup_0_value == 8'h53 & _s3_ghv_wdatas_T_57998
    & ~(_s3_ghv_wdatas_T_58099 & io_resp_s3_full_pred_0_hit) & io_s3_redirect_dup_0;
  wire             _ghv_wens_83_T_2 =
    s3_ghist_ptr_dup_0_value == 8'h53 & io_resp_s3_full_pred_0_slot_valids_0
    & io_s3_redirect_dup_0 | s3_ghist_ptr_dup_0_value == 8'h54 & _s3_ghv_wdatas_T_57998
    & ~(_s3_ghv_wdatas_T_58099 & io_resp_s3_full_pred_0_hit) & io_s3_redirect_dup_0;
  wire             _ghv_wens_84_T_2 =
    s3_ghist_ptr_dup_0_value == 8'h54 & io_resp_s3_full_pred_0_slot_valids_0
    & io_s3_redirect_dup_0 | s3_ghist_ptr_dup_0_value == 8'h55 & _s3_ghv_wdatas_T_57998
    & ~(_s3_ghv_wdatas_T_58099 & io_resp_s3_full_pred_0_hit) & io_s3_redirect_dup_0;
  wire             _ghv_wens_85_T_2 =
    s3_ghist_ptr_dup_0_value == 8'h55 & io_resp_s3_full_pred_0_slot_valids_0
    & io_s3_redirect_dup_0 | s3_ghist_ptr_dup_0_value == 8'h56 & _s3_ghv_wdatas_T_57998
    & ~(_s3_ghv_wdatas_T_58099 & io_resp_s3_full_pred_0_hit) & io_s3_redirect_dup_0;
  wire             _ghv_wens_86_T_2 =
    s3_ghist_ptr_dup_0_value == 8'h56 & io_resp_s3_full_pred_0_slot_valids_0
    & io_s3_redirect_dup_0 | s3_ghist_ptr_dup_0_value == 8'h57 & _s3_ghv_wdatas_T_57998
    & ~(_s3_ghv_wdatas_T_58099 & io_resp_s3_full_pred_0_hit) & io_s3_redirect_dup_0;
  wire             _ghv_wens_87_T_2 =
    s3_ghist_ptr_dup_0_value == 8'h57 & io_resp_s3_full_pred_0_slot_valids_0
    & io_s3_redirect_dup_0 | s3_ghist_ptr_dup_0_value == 8'h58 & _s3_ghv_wdatas_T_57998
    & ~(_s3_ghv_wdatas_T_58099 & io_resp_s3_full_pred_0_hit) & io_s3_redirect_dup_0;
  wire             _ghv_wens_88_T_2 =
    s3_ghist_ptr_dup_0_value == 8'h58 & io_resp_s3_full_pred_0_slot_valids_0
    & io_s3_redirect_dup_0 | s3_ghist_ptr_dup_0_value == 8'h59 & _s3_ghv_wdatas_T_57998
    & ~(_s3_ghv_wdatas_T_58099 & io_resp_s3_full_pred_0_hit) & io_s3_redirect_dup_0;
  wire             _ghv_wens_89_T_2 =
    s3_ghist_ptr_dup_0_value == 8'h59 & io_resp_s3_full_pred_0_slot_valids_0
    & io_s3_redirect_dup_0 | s3_ghist_ptr_dup_0_value == 8'h5A & _s3_ghv_wdatas_T_57998
    & ~(_s3_ghv_wdatas_T_58099 & io_resp_s3_full_pred_0_hit) & io_s3_redirect_dup_0;
  wire             _ghv_wens_90_T_2 =
    s3_ghist_ptr_dup_0_value == 8'h5A & io_resp_s3_full_pred_0_slot_valids_0
    & io_s3_redirect_dup_0 | s3_ghist_ptr_dup_0_value == 8'h5B & _s3_ghv_wdatas_T_57998
    & ~(_s3_ghv_wdatas_T_58099 & io_resp_s3_full_pred_0_hit) & io_s3_redirect_dup_0;
  wire             _ghv_wens_91_T_2 =
    s3_ghist_ptr_dup_0_value == 8'h5B & io_resp_s3_full_pred_0_slot_valids_0
    & io_s3_redirect_dup_0 | s3_ghist_ptr_dup_0_value == 8'h5C & _s3_ghv_wdatas_T_57998
    & ~(_s3_ghv_wdatas_T_58099 & io_resp_s3_full_pred_0_hit) & io_s3_redirect_dup_0;
  wire             _ghv_wens_92_T_2 =
    s3_ghist_ptr_dup_0_value == 8'h5C & io_resp_s3_full_pred_0_slot_valids_0
    & io_s3_redirect_dup_0 | s3_ghist_ptr_dup_0_value == 8'h5D & _s3_ghv_wdatas_T_57998
    & ~(_s3_ghv_wdatas_T_58099 & io_resp_s3_full_pred_0_hit) & io_s3_redirect_dup_0;
  wire             _ghv_wens_93_T_2 =
    s3_ghist_ptr_dup_0_value == 8'h5D & io_resp_s3_full_pred_0_slot_valids_0
    & io_s3_redirect_dup_0 | s3_ghist_ptr_dup_0_value == 8'h5E & _s3_ghv_wdatas_T_57998
    & ~(_s3_ghv_wdatas_T_58099 & io_resp_s3_full_pred_0_hit) & io_s3_redirect_dup_0;
  wire             _ghv_wens_94_T_2 =
    s3_ghist_ptr_dup_0_value == 8'h5E & io_resp_s3_full_pred_0_slot_valids_0
    & io_s3_redirect_dup_0 | s3_ghist_ptr_dup_0_value == 8'h5F & _s3_ghv_wdatas_T_57998
    & ~(_s3_ghv_wdatas_T_58099 & io_resp_s3_full_pred_0_hit) & io_s3_redirect_dup_0;
  wire             _ghv_wens_95_T_2 =
    s3_ghist_ptr_dup_0_value == 8'h5F & io_resp_s3_full_pred_0_slot_valids_0
    & io_s3_redirect_dup_0 | s3_ghist_ptr_dup_0_value == 8'h60 & _s3_ghv_wdatas_T_57998
    & ~(_s3_ghv_wdatas_T_58099 & io_resp_s3_full_pred_0_hit) & io_s3_redirect_dup_0;
  wire             _ghv_wens_96_T_2 =
    s3_ghist_ptr_dup_0_value == 8'h60 & io_resp_s3_full_pred_0_slot_valids_0
    & io_s3_redirect_dup_0 | s3_ghist_ptr_dup_0_value == 8'h61 & _s3_ghv_wdatas_T_57998
    & ~(_s3_ghv_wdatas_T_58099 & io_resp_s3_full_pred_0_hit) & io_s3_redirect_dup_0;
  wire             _ghv_wens_97_T_2 =
    s3_ghist_ptr_dup_0_value == 8'h61 & io_resp_s3_full_pred_0_slot_valids_0
    & io_s3_redirect_dup_0 | s3_ghist_ptr_dup_0_value == 8'h62 & _s3_ghv_wdatas_T_57998
    & ~(_s3_ghv_wdatas_T_58099 & io_resp_s3_full_pred_0_hit) & io_s3_redirect_dup_0;
  wire             _ghv_wens_98_T_2 =
    s3_ghist_ptr_dup_0_value == 8'h62 & io_resp_s3_full_pred_0_slot_valids_0
    & io_s3_redirect_dup_0 | s3_ghist_ptr_dup_0_value == 8'h63 & _s3_ghv_wdatas_T_57998
    & ~(_s3_ghv_wdatas_T_58099 & io_resp_s3_full_pred_0_hit) & io_s3_redirect_dup_0;
  wire             _ghv_wens_99_T_2 =
    s3_ghist_ptr_dup_0_value == 8'h63 & io_resp_s3_full_pred_0_slot_valids_0
    & io_s3_redirect_dup_0 | s3_ghist_ptr_dup_0_value == 8'h64 & _s3_ghv_wdatas_T_57998
    & ~(_s3_ghv_wdatas_T_58099 & io_resp_s3_full_pred_0_hit) & io_s3_redirect_dup_0;
  wire             _ghv_wens_100_T_2 =
    s3_ghist_ptr_dup_0_value == 8'h64 & io_resp_s3_full_pred_0_slot_valids_0
    & io_s3_redirect_dup_0 | s3_ghist_ptr_dup_0_value == 8'h65 & _s3_ghv_wdatas_T_57998
    & ~(_s3_ghv_wdatas_T_58099 & io_resp_s3_full_pred_0_hit) & io_s3_redirect_dup_0;
  wire             _ghv_wens_101_T_2 =
    s3_ghist_ptr_dup_0_value == 8'h65 & io_resp_s3_full_pred_0_slot_valids_0
    & io_s3_redirect_dup_0 | s3_ghist_ptr_dup_0_value == 8'h66 & _s3_ghv_wdatas_T_57998
    & ~(_s3_ghv_wdatas_T_58099 & io_resp_s3_full_pred_0_hit) & io_s3_redirect_dup_0;
  wire             _ghv_wens_102_T_2 =
    s3_ghist_ptr_dup_0_value == 8'h66 & io_resp_s3_full_pred_0_slot_valids_0
    & io_s3_redirect_dup_0 | s3_ghist_ptr_dup_0_value == 8'h67 & _s3_ghv_wdatas_T_57998
    & ~(_s3_ghv_wdatas_T_58099 & io_resp_s3_full_pred_0_hit) & io_s3_redirect_dup_0;
  wire             _ghv_wens_103_T_2 =
    s3_ghist_ptr_dup_0_value == 8'h67 & io_resp_s3_full_pred_0_slot_valids_0
    & io_s3_redirect_dup_0 | s3_ghist_ptr_dup_0_value == 8'h68 & _s3_ghv_wdatas_T_57998
    & ~(_s3_ghv_wdatas_T_58099 & io_resp_s3_full_pred_0_hit) & io_s3_redirect_dup_0;
  wire             _ghv_wens_104_T_2 =
    s3_ghist_ptr_dup_0_value == 8'h68 & io_resp_s3_full_pred_0_slot_valids_0
    & io_s3_redirect_dup_0 | s3_ghist_ptr_dup_0_value == 8'h69 & _s3_ghv_wdatas_T_57998
    & ~(_s3_ghv_wdatas_T_58099 & io_resp_s3_full_pred_0_hit) & io_s3_redirect_dup_0;
  wire             _ghv_wens_105_T_2 =
    s3_ghist_ptr_dup_0_value == 8'h69 & io_resp_s3_full_pred_0_slot_valids_0
    & io_s3_redirect_dup_0 | s3_ghist_ptr_dup_0_value == 8'h6A & _s3_ghv_wdatas_T_57998
    & ~(_s3_ghv_wdatas_T_58099 & io_resp_s3_full_pred_0_hit) & io_s3_redirect_dup_0;
  wire             _ghv_wens_106_T_2 =
    s3_ghist_ptr_dup_0_value == 8'h6A & io_resp_s3_full_pred_0_slot_valids_0
    & io_s3_redirect_dup_0 | s3_ghist_ptr_dup_0_value == 8'h6B & _s3_ghv_wdatas_T_57998
    & ~(_s3_ghv_wdatas_T_58099 & io_resp_s3_full_pred_0_hit) & io_s3_redirect_dup_0;
  wire             _ghv_wens_107_T_2 =
    s3_ghist_ptr_dup_0_value == 8'h6B & io_resp_s3_full_pred_0_slot_valids_0
    & io_s3_redirect_dup_0 | s3_ghist_ptr_dup_0_value == 8'h6C & _s3_ghv_wdatas_T_57998
    & ~(_s3_ghv_wdatas_T_58099 & io_resp_s3_full_pred_0_hit) & io_s3_redirect_dup_0;
  wire             _ghv_wens_108_T_2 =
    s3_ghist_ptr_dup_0_value == 8'h6C & io_resp_s3_full_pred_0_slot_valids_0
    & io_s3_redirect_dup_0 | s3_ghist_ptr_dup_0_value == 8'h6D & _s3_ghv_wdatas_T_57998
    & ~(_s3_ghv_wdatas_T_58099 & io_resp_s3_full_pred_0_hit) & io_s3_redirect_dup_0;
  wire             _ghv_wens_109_T_2 =
    s3_ghist_ptr_dup_0_value == 8'h6D & io_resp_s3_full_pred_0_slot_valids_0
    & io_s3_redirect_dup_0 | s3_ghist_ptr_dup_0_value == 8'h6E & _s3_ghv_wdatas_T_57998
    & ~(_s3_ghv_wdatas_T_58099 & io_resp_s3_full_pred_0_hit) & io_s3_redirect_dup_0;
  wire             _ghv_wens_110_T_2 =
    s3_ghist_ptr_dup_0_value == 8'h6E & io_resp_s3_full_pred_0_slot_valids_0
    & io_s3_redirect_dup_0 | s3_ghist_ptr_dup_0_value == 8'h6F & _s3_ghv_wdatas_T_57998
    & ~(_s3_ghv_wdatas_T_58099 & io_resp_s3_full_pred_0_hit) & io_s3_redirect_dup_0;
  wire             _ghv_wens_111_T_2 =
    s3_ghist_ptr_dup_0_value == 8'h6F & io_resp_s3_full_pred_0_slot_valids_0
    & io_s3_redirect_dup_0 | s3_ghist_ptr_dup_0_value == 8'h70 & _s3_ghv_wdatas_T_57998
    & ~(_s3_ghv_wdatas_T_58099 & io_resp_s3_full_pred_0_hit) & io_s3_redirect_dup_0;
  wire             _ghv_wens_112_T_2 =
    s3_ghist_ptr_dup_0_value == 8'h70 & io_resp_s3_full_pred_0_slot_valids_0
    & io_s3_redirect_dup_0 | s3_ghist_ptr_dup_0_value == 8'h71 & _s3_ghv_wdatas_T_57998
    & ~(_s3_ghv_wdatas_T_58099 & io_resp_s3_full_pred_0_hit) & io_s3_redirect_dup_0;
  wire             _ghv_wens_113_T_2 =
    s3_ghist_ptr_dup_0_value == 8'h71 & io_resp_s3_full_pred_0_slot_valids_0
    & io_s3_redirect_dup_0 | s3_ghist_ptr_dup_0_value == 8'h72 & _s3_ghv_wdatas_T_57998
    & ~(_s3_ghv_wdatas_T_58099 & io_resp_s3_full_pred_0_hit) & io_s3_redirect_dup_0;
  wire             _ghv_wens_114_T_2 =
    s3_ghist_ptr_dup_0_value == 8'h72 & io_resp_s3_full_pred_0_slot_valids_0
    & io_s3_redirect_dup_0 | s3_ghist_ptr_dup_0_value == 8'h73 & _s3_ghv_wdatas_T_57998
    & ~(_s3_ghv_wdatas_T_58099 & io_resp_s3_full_pred_0_hit) & io_s3_redirect_dup_0;
  wire             _ghv_wens_115_T_2 =
    s3_ghist_ptr_dup_0_value == 8'h73 & io_resp_s3_full_pred_0_slot_valids_0
    & io_s3_redirect_dup_0 | s3_ghist_ptr_dup_0_value == 8'h74 & _s3_ghv_wdatas_T_57998
    & ~(_s3_ghv_wdatas_T_58099 & io_resp_s3_full_pred_0_hit) & io_s3_redirect_dup_0;
  wire             _ghv_wens_116_T_2 =
    s3_ghist_ptr_dup_0_value == 8'h74 & io_resp_s3_full_pred_0_slot_valids_0
    & io_s3_redirect_dup_0 | s3_ghist_ptr_dup_0_value == 8'h75 & _s3_ghv_wdatas_T_57998
    & ~(_s3_ghv_wdatas_T_58099 & io_resp_s3_full_pred_0_hit) & io_s3_redirect_dup_0;
  wire             _ghv_wens_117_T_2 =
    s3_ghist_ptr_dup_0_value == 8'h75 & io_resp_s3_full_pred_0_slot_valids_0
    & io_s3_redirect_dup_0 | s3_ghist_ptr_dup_0_value == 8'h76 & _s3_ghv_wdatas_T_57998
    & ~(_s3_ghv_wdatas_T_58099 & io_resp_s3_full_pred_0_hit) & io_s3_redirect_dup_0;
  wire             _ghv_wens_118_T_2 =
    s3_ghist_ptr_dup_0_value == 8'h76 & io_resp_s3_full_pred_0_slot_valids_0
    & io_s3_redirect_dup_0 | s3_ghist_ptr_dup_0_value == 8'h77 & _s3_ghv_wdatas_T_57998
    & ~(_s3_ghv_wdatas_T_58099 & io_resp_s3_full_pred_0_hit) & io_s3_redirect_dup_0;
  wire             _ghv_wens_119_T_2 =
    s3_ghist_ptr_dup_0_value == 8'h77 & io_resp_s3_full_pred_0_slot_valids_0
    & io_s3_redirect_dup_0 | s3_ghist_ptr_dup_0_value == 8'h78 & _s3_ghv_wdatas_T_57998
    & ~(_s3_ghv_wdatas_T_58099 & io_resp_s3_full_pred_0_hit) & io_s3_redirect_dup_0;
  wire             _ghv_wens_120_T_2 =
    s3_ghist_ptr_dup_0_value == 8'h78 & io_resp_s3_full_pred_0_slot_valids_0
    & io_s3_redirect_dup_0 | s3_ghist_ptr_dup_0_value == 8'h79 & _s3_ghv_wdatas_T_57998
    & ~(_s3_ghv_wdatas_T_58099 & io_resp_s3_full_pred_0_hit) & io_s3_redirect_dup_0;
  wire             _ghv_wens_121_T_2 =
    s3_ghist_ptr_dup_0_value == 8'h79 & io_resp_s3_full_pred_0_slot_valids_0
    & io_s3_redirect_dup_0 | s3_ghist_ptr_dup_0_value == 8'h7A & _s3_ghv_wdatas_T_57998
    & ~(_s3_ghv_wdatas_T_58099 & io_resp_s3_full_pred_0_hit) & io_s3_redirect_dup_0;
  wire             _ghv_wens_122_T_2 =
    s3_ghist_ptr_dup_0_value == 8'h7A & io_resp_s3_full_pred_0_slot_valids_0
    & io_s3_redirect_dup_0 | s3_ghist_ptr_dup_0_value == 8'h7B & _s3_ghv_wdatas_T_57998
    & ~(_s3_ghv_wdatas_T_58099 & io_resp_s3_full_pred_0_hit) & io_s3_redirect_dup_0;
  wire             _ghv_wens_123_T_2 =
    s3_ghist_ptr_dup_0_value == 8'h7B & io_resp_s3_full_pred_0_slot_valids_0
    & io_s3_redirect_dup_0 | s3_ghist_ptr_dup_0_value == 8'h7C & _s3_ghv_wdatas_T_57998
    & ~(_s3_ghv_wdatas_T_58099 & io_resp_s3_full_pred_0_hit) & io_s3_redirect_dup_0;
  wire             _ghv_wens_124_T_2 =
    s3_ghist_ptr_dup_0_value == 8'h7C & io_resp_s3_full_pred_0_slot_valids_0
    & io_s3_redirect_dup_0 | s3_ghist_ptr_dup_0_value == 8'h7D & _s3_ghv_wdatas_T_57998
    & ~(_s3_ghv_wdatas_T_58099 & io_resp_s3_full_pred_0_hit) & io_s3_redirect_dup_0;
  wire             _ghv_wens_125_T_2 =
    s3_ghist_ptr_dup_0_value == 8'h7D & io_resp_s3_full_pred_0_slot_valids_0
    & io_s3_redirect_dup_0 | s3_ghist_ptr_dup_0_value == 8'h7E & _s3_ghv_wdatas_T_57998
    & ~(_s3_ghv_wdatas_T_58099 & io_resp_s3_full_pred_0_hit) & io_s3_redirect_dup_0;
  wire             _ghv_wens_126_T_2 =
    s3_ghist_ptr_dup_0_value == 8'h7E & io_resp_s3_full_pred_0_slot_valids_0
    & io_s3_redirect_dup_0 | s3_ghist_ptr_dup_0_value == 8'h7F & _s3_ghv_wdatas_T_57998
    & ~(_s3_ghv_wdatas_T_58099 & io_resp_s3_full_pred_0_hit) & io_s3_redirect_dup_0;
  wire             _ghv_wens_127_T_2 =
    s3_ghist_ptr_dup_0_value == 8'h7F & io_resp_s3_full_pred_0_slot_valids_0
    & io_s3_redirect_dup_0 | s3_ghist_ptr_dup_0_value == 8'h80 & _s3_ghv_wdatas_T_57998
    & ~(_s3_ghv_wdatas_T_58099 & io_resp_s3_full_pred_0_hit) & io_s3_redirect_dup_0;
  wire             _ghv_wens_128_T_2 =
    s3_ghist_ptr_dup_0_value == 8'h80 & io_resp_s3_full_pred_0_slot_valids_0
    & io_s3_redirect_dup_0 | s3_ghist_ptr_dup_0_value == 8'h81 & _s3_ghv_wdatas_T_57998
    & ~(_s3_ghv_wdatas_T_58099 & io_resp_s3_full_pred_0_hit) & io_s3_redirect_dup_0;
  wire             _ghv_wens_129_T_2 =
    s3_ghist_ptr_dup_0_value == 8'h81 & io_resp_s3_full_pred_0_slot_valids_0
    & io_s3_redirect_dup_0 | s3_ghist_ptr_dup_0_value == 8'h82 & _s3_ghv_wdatas_T_57998
    & ~(_s3_ghv_wdatas_T_58099 & io_resp_s3_full_pred_0_hit) & io_s3_redirect_dup_0;
  wire             _ghv_wens_130_T_2 =
    s3_ghist_ptr_dup_0_value == 8'h82 & io_resp_s3_full_pred_0_slot_valids_0
    & io_s3_redirect_dup_0 | s3_ghist_ptr_dup_0_value == 8'h83 & _s3_ghv_wdatas_T_57998
    & ~(_s3_ghv_wdatas_T_58099 & io_resp_s3_full_pred_0_hit) & io_s3_redirect_dup_0;
  wire             _ghv_wens_131_T_2 =
    s3_ghist_ptr_dup_0_value == 8'h83 & io_resp_s3_full_pred_0_slot_valids_0
    & io_s3_redirect_dup_0 | s3_ghist_ptr_dup_0_value == 8'h84 & _s3_ghv_wdatas_T_57998
    & ~(_s3_ghv_wdatas_T_58099 & io_resp_s3_full_pred_0_hit) & io_s3_redirect_dup_0;
  wire             _ghv_wens_132_T_2 =
    s3_ghist_ptr_dup_0_value == 8'h84 & io_resp_s3_full_pred_0_slot_valids_0
    & io_s3_redirect_dup_0 | s3_ghist_ptr_dup_0_value == 8'h85 & _s3_ghv_wdatas_T_57998
    & ~(_s3_ghv_wdatas_T_58099 & io_resp_s3_full_pred_0_hit) & io_s3_redirect_dup_0;
  wire             _ghv_wens_133_T_2 =
    s3_ghist_ptr_dup_0_value == 8'h85 & io_resp_s3_full_pred_0_slot_valids_0
    & io_s3_redirect_dup_0 | s3_ghist_ptr_dup_0_value == 8'h86 & _s3_ghv_wdatas_T_57998
    & ~(_s3_ghv_wdatas_T_58099 & io_resp_s3_full_pred_0_hit) & io_s3_redirect_dup_0;
  wire             _ghv_wens_134_T_2 =
    s3_ghist_ptr_dup_0_value == 8'h86 & io_resp_s3_full_pred_0_slot_valids_0
    & io_s3_redirect_dup_0 | s3_ghist_ptr_dup_0_value == 8'h87 & _s3_ghv_wdatas_T_57998
    & ~(_s3_ghv_wdatas_T_58099 & io_resp_s3_full_pred_0_hit) & io_s3_redirect_dup_0;
  wire             _ghv_wens_135_T_2 =
    s3_ghist_ptr_dup_0_value == 8'h87 & io_resp_s3_full_pred_0_slot_valids_0
    & io_s3_redirect_dup_0 | s3_ghist_ptr_dup_0_value == 8'h88 & _s3_ghv_wdatas_T_57998
    & ~(_s3_ghv_wdatas_T_58099 & io_resp_s3_full_pred_0_hit) & io_s3_redirect_dup_0;
  wire             _ghv_wens_136_T_2 =
    s3_ghist_ptr_dup_0_value == 8'h88 & io_resp_s3_full_pred_0_slot_valids_0
    & io_s3_redirect_dup_0 | s3_ghist_ptr_dup_0_value == 8'h89 & _s3_ghv_wdatas_T_57998
    & ~(_s3_ghv_wdatas_T_58099 & io_resp_s3_full_pred_0_hit) & io_s3_redirect_dup_0;
  wire             _ghv_wens_137_T_2 =
    s3_ghist_ptr_dup_0_value == 8'h89 & io_resp_s3_full_pred_0_slot_valids_0
    & io_s3_redirect_dup_0 | s3_ghist_ptr_dup_0_value == 8'h8A & _s3_ghv_wdatas_T_57998
    & ~(_s3_ghv_wdatas_T_58099 & io_resp_s3_full_pred_0_hit) & io_s3_redirect_dup_0;
  wire             _ghv_wens_138_T_2 =
    s3_ghist_ptr_dup_0_value == 8'h8A & io_resp_s3_full_pred_0_slot_valids_0
    & io_s3_redirect_dup_0 | s3_ghist_ptr_dup_0_value == 8'h8B & _s3_ghv_wdatas_T_57998
    & ~(_s3_ghv_wdatas_T_58099 & io_resp_s3_full_pred_0_hit) & io_s3_redirect_dup_0;
  wire             _ghv_wens_139_T_2 =
    s3_ghist_ptr_dup_0_value == 8'h8B & io_resp_s3_full_pred_0_slot_valids_0
    & io_s3_redirect_dup_0 | s3_ghist_ptr_dup_0_value == 8'h8C & _s3_ghv_wdatas_T_57998
    & ~(_s3_ghv_wdatas_T_58099 & io_resp_s3_full_pred_0_hit) & io_s3_redirect_dup_0;
  wire             _ghv_wens_140_T_2 =
    s3_ghist_ptr_dup_0_value == 8'h8C & io_resp_s3_full_pred_0_slot_valids_0
    & io_s3_redirect_dup_0 | s3_ghist_ptr_dup_0_value == 8'h8D & _s3_ghv_wdatas_T_57998
    & ~(_s3_ghv_wdatas_T_58099 & io_resp_s3_full_pred_0_hit) & io_s3_redirect_dup_0;
  wire             _ghv_wens_141_T_2 =
    s3_ghist_ptr_dup_0_value == 8'h8D & io_resp_s3_full_pred_0_slot_valids_0
    & io_s3_redirect_dup_0 | s3_ghist_ptr_dup_0_value == 8'h8E & _s3_ghv_wdatas_T_57998
    & ~(_s3_ghv_wdatas_T_58099 & io_resp_s3_full_pred_0_hit) & io_s3_redirect_dup_0;
  wire             _ghv_wens_142_T_2 =
    s3_ghist_ptr_dup_0_value == 8'h8E & io_resp_s3_full_pred_0_slot_valids_0
    & io_s3_redirect_dup_0 | s3_ghist_ptr_dup_0_value == 8'h8F & _s3_ghv_wdatas_T_57998
    & ~(_s3_ghv_wdatas_T_58099 & io_resp_s3_full_pred_0_hit) & io_s3_redirect_dup_0;
  wire             _ghv_wens_143_T_2 =
    s3_ghist_ptr_dup_0_value == 8'h8F & io_resp_s3_full_pred_0_slot_valids_0
    & io_s3_redirect_dup_0 | s3_ghist_ptr_dup_0_value == 8'h90 & _s3_ghv_wdatas_T_57998
    & ~(_s3_ghv_wdatas_T_58099 & io_resp_s3_full_pred_0_hit) & io_s3_redirect_dup_0;
  wire             _ghv_wens_144_T_2 =
    s3_ghist_ptr_dup_0_value == 8'h90 & io_resp_s3_full_pred_0_slot_valids_0
    & io_s3_redirect_dup_0 | s3_ghist_ptr_dup_0_value == 8'h91 & _s3_ghv_wdatas_T_57998
    & ~(_s3_ghv_wdatas_T_58099 & io_resp_s3_full_pred_0_hit) & io_s3_redirect_dup_0;
  wire             _ghv_wens_145_T_2 =
    s3_ghist_ptr_dup_0_value == 8'h91 & io_resp_s3_full_pred_0_slot_valids_0
    & io_s3_redirect_dup_0 | s3_ghist_ptr_dup_0_value == 8'h92 & _s3_ghv_wdatas_T_57998
    & ~(_s3_ghv_wdatas_T_58099 & io_resp_s3_full_pred_0_hit) & io_s3_redirect_dup_0;
  wire             _ghv_wens_146_T_2 =
    s3_ghist_ptr_dup_0_value == 8'h92 & io_resp_s3_full_pred_0_slot_valids_0
    & io_s3_redirect_dup_0 | s3_ghist_ptr_dup_0_value == 8'h93 & _s3_ghv_wdatas_T_57998
    & ~(_s3_ghv_wdatas_T_58099 & io_resp_s3_full_pred_0_hit) & io_s3_redirect_dup_0;
  wire             _ghv_wens_147_T_2 =
    s3_ghist_ptr_dup_0_value == 8'h93 & io_resp_s3_full_pred_0_slot_valids_0
    & io_s3_redirect_dup_0 | s3_ghist_ptr_dup_0_value == 8'h94 & _s3_ghv_wdatas_T_57998
    & ~(_s3_ghv_wdatas_T_58099 & io_resp_s3_full_pred_0_hit) & io_s3_redirect_dup_0;
  wire             _ghv_wens_148_T_2 =
    s3_ghist_ptr_dup_0_value == 8'h94 & io_resp_s3_full_pred_0_slot_valids_0
    & io_s3_redirect_dup_0 | s3_ghist_ptr_dup_0_value == 8'h95 & _s3_ghv_wdatas_T_57998
    & ~(_s3_ghv_wdatas_T_58099 & io_resp_s3_full_pred_0_hit) & io_s3_redirect_dup_0;
  wire             _ghv_wens_149_T_2 =
    s3_ghist_ptr_dup_0_value == 8'h95 & io_resp_s3_full_pred_0_slot_valids_0
    & io_s3_redirect_dup_0 | s3_ghist_ptr_dup_0_value == 8'h96 & _s3_ghv_wdatas_T_57998
    & ~(_s3_ghv_wdatas_T_58099 & io_resp_s3_full_pred_0_hit) & io_s3_redirect_dup_0;
  wire             _ghv_wens_150_T_2 =
    s3_ghist_ptr_dup_0_value == 8'h96 & io_resp_s3_full_pred_0_slot_valids_0
    & io_s3_redirect_dup_0 | s3_ghist_ptr_dup_0_value == 8'h97 & _s3_ghv_wdatas_T_57998
    & ~(_s3_ghv_wdatas_T_58099 & io_resp_s3_full_pred_0_hit) & io_s3_redirect_dup_0;
  wire             _ghv_wens_151_T_2 =
    s3_ghist_ptr_dup_0_value == 8'h97 & io_resp_s3_full_pred_0_slot_valids_0
    & io_s3_redirect_dup_0 | s3_ghist_ptr_dup_0_value == 8'h98 & _s3_ghv_wdatas_T_57998
    & ~(_s3_ghv_wdatas_T_58099 & io_resp_s3_full_pred_0_hit) & io_s3_redirect_dup_0;
  wire             _ghv_wens_152_T_2 =
    s3_ghist_ptr_dup_0_value == 8'h98 & io_resp_s3_full_pred_0_slot_valids_0
    & io_s3_redirect_dup_0 | s3_ghist_ptr_dup_0_value == 8'h99 & _s3_ghv_wdatas_T_57998
    & ~(_s3_ghv_wdatas_T_58099 & io_resp_s3_full_pred_0_hit) & io_s3_redirect_dup_0;
  wire             _ghv_wens_153_T_2 =
    s3_ghist_ptr_dup_0_value == 8'h99 & io_resp_s3_full_pred_0_slot_valids_0
    & io_s3_redirect_dup_0 | s3_ghist_ptr_dup_0_value == 8'h9A & _s3_ghv_wdatas_T_57998
    & ~(_s3_ghv_wdatas_T_58099 & io_resp_s3_full_pred_0_hit) & io_s3_redirect_dup_0;
  wire             _ghv_wens_154_T_2 =
    s3_ghist_ptr_dup_0_value == 8'h9A & io_resp_s3_full_pred_0_slot_valids_0
    & io_s3_redirect_dup_0 | s3_ghist_ptr_dup_0_value == 8'h9B & _s3_ghv_wdatas_T_57998
    & ~(_s3_ghv_wdatas_T_58099 & io_resp_s3_full_pred_0_hit) & io_s3_redirect_dup_0;
  wire             _ghv_wens_155_T_2 =
    s3_ghist_ptr_dup_0_value == 8'h9B & io_resp_s3_full_pred_0_slot_valids_0
    & io_s3_redirect_dup_0 | s3_ghist_ptr_dup_0_value == 8'h9C & _s3_ghv_wdatas_T_57998
    & ~(_s3_ghv_wdatas_T_58099 & io_resp_s3_full_pred_0_hit) & io_s3_redirect_dup_0;
  wire             _ghv_wens_156_T_2 =
    s3_ghist_ptr_dup_0_value == 8'h9C & io_resp_s3_full_pred_0_slot_valids_0
    & io_s3_redirect_dup_0 | s3_ghist_ptr_dup_0_value == 8'h9D & _s3_ghv_wdatas_T_57998
    & ~(_s3_ghv_wdatas_T_58099 & io_resp_s3_full_pred_0_hit) & io_s3_redirect_dup_0;
  wire             _ghv_wens_157_T_2 =
    s3_ghist_ptr_dup_0_value == 8'h9D & io_resp_s3_full_pred_0_slot_valids_0
    & io_s3_redirect_dup_0 | s3_ghist_ptr_dup_0_value == 8'h9E & _s3_ghv_wdatas_T_57998
    & ~(_s3_ghv_wdatas_T_58099 & io_resp_s3_full_pred_0_hit) & io_s3_redirect_dup_0;
  wire             _ghv_wens_158_T_2 =
    s3_ghist_ptr_dup_0_value == 8'h9E & io_resp_s3_full_pred_0_slot_valids_0
    & io_s3_redirect_dup_0 | s3_ghist_ptr_dup_0_value == 8'h9F & _s3_ghv_wdatas_T_57998
    & ~(_s3_ghv_wdatas_T_58099 & io_resp_s3_full_pred_0_hit) & io_s3_redirect_dup_0;
  wire             _ghv_wens_159_T_2 =
    s3_ghist_ptr_dup_0_value == 8'h9F & io_resp_s3_full_pred_0_slot_valids_0
    & io_s3_redirect_dup_0 | s3_ghist_ptr_dup_0_value == 8'hA0 & _s3_ghv_wdatas_T_57998
    & ~(_s3_ghv_wdatas_T_58099 & io_resp_s3_full_pred_0_hit) & io_s3_redirect_dup_0;
  wire             _ghv_wens_160_T_2 =
    s3_ghist_ptr_dup_0_value == 8'hA0 & io_resp_s3_full_pred_0_slot_valids_0
    & io_s3_redirect_dup_0 | s3_ghist_ptr_dup_0_value == 8'hA1 & _s3_ghv_wdatas_T_57998
    & ~(_s3_ghv_wdatas_T_58099 & io_resp_s3_full_pred_0_hit) & io_s3_redirect_dup_0;
  wire             _ghv_wens_161_T_2 =
    s3_ghist_ptr_dup_0_value == 8'hA1 & io_resp_s3_full_pred_0_slot_valids_0
    & io_s3_redirect_dup_0 | s3_ghist_ptr_dup_0_value == 8'hA2 & _s3_ghv_wdatas_T_57998
    & ~(_s3_ghv_wdatas_T_58099 & io_resp_s3_full_pred_0_hit) & io_s3_redirect_dup_0;
  wire             _ghv_wens_162_T_2 =
    s3_ghist_ptr_dup_0_value == 8'hA2 & io_resp_s3_full_pred_0_slot_valids_0
    & io_s3_redirect_dup_0 | s3_ghist_ptr_dup_0_value == 8'hA3 & _s3_ghv_wdatas_T_57998
    & ~(_s3_ghv_wdatas_T_58099 & io_resp_s3_full_pred_0_hit) & io_s3_redirect_dup_0;
  wire             _ghv_wens_163_T_2 =
    s3_ghist_ptr_dup_0_value == 8'hA3 & io_resp_s3_full_pred_0_slot_valids_0
    & io_s3_redirect_dup_0 | s3_ghist_ptr_dup_0_value == 8'hA4 & _s3_ghv_wdatas_T_57998
    & ~(_s3_ghv_wdatas_T_58099 & io_resp_s3_full_pred_0_hit) & io_s3_redirect_dup_0;
  wire             _ghv_wens_164_T_2 =
    s3_ghist_ptr_dup_0_value == 8'hA4 & io_resp_s3_full_pred_0_slot_valids_0
    & io_s3_redirect_dup_0 | s3_ghist_ptr_dup_0_value == 8'hA5 & _s3_ghv_wdatas_T_57998
    & ~(_s3_ghv_wdatas_T_58099 & io_resp_s3_full_pred_0_hit) & io_s3_redirect_dup_0;
  wire             _ghv_wens_165_T_2 =
    s3_ghist_ptr_dup_0_value == 8'hA5 & io_resp_s3_full_pred_0_slot_valids_0
    & io_s3_redirect_dup_0 | s3_ghist_ptr_dup_0_value == 8'hA6 & _s3_ghv_wdatas_T_57998
    & ~(_s3_ghv_wdatas_T_58099 & io_resp_s3_full_pred_0_hit) & io_s3_redirect_dup_0;
  wire             _ghv_wens_166_T_2 =
    s3_ghist_ptr_dup_0_value == 8'hA6 & io_resp_s3_full_pred_0_slot_valids_0
    & io_s3_redirect_dup_0 | s3_ghist_ptr_dup_0_value == 8'hA7 & _s3_ghv_wdatas_T_57998
    & ~(_s3_ghv_wdatas_T_58099 & io_resp_s3_full_pred_0_hit) & io_s3_redirect_dup_0;
  wire             _ghv_wens_167_T_2 =
    s3_ghist_ptr_dup_0_value == 8'hA7 & io_resp_s3_full_pred_0_slot_valids_0
    & io_s3_redirect_dup_0 | s3_ghist_ptr_dup_0_value == 8'hA8 & _s3_ghv_wdatas_T_57998
    & ~(_s3_ghv_wdatas_T_58099 & io_resp_s3_full_pred_0_hit) & io_s3_redirect_dup_0;
  wire             _ghv_wens_168_T_2 =
    s3_ghist_ptr_dup_0_value == 8'hA8 & io_resp_s3_full_pred_0_slot_valids_0
    & io_s3_redirect_dup_0 | s3_ghist_ptr_dup_0_value == 8'hA9 & _s3_ghv_wdatas_T_57998
    & ~(_s3_ghv_wdatas_T_58099 & io_resp_s3_full_pred_0_hit) & io_s3_redirect_dup_0;
  wire             _ghv_wens_169_T_2 =
    s3_ghist_ptr_dup_0_value == 8'hA9 & io_resp_s3_full_pred_0_slot_valids_0
    & io_s3_redirect_dup_0 | s3_ghist_ptr_dup_0_value == 8'hAA & _s3_ghv_wdatas_T_57998
    & ~(_s3_ghv_wdatas_T_58099 & io_resp_s3_full_pred_0_hit) & io_s3_redirect_dup_0;
  wire             _ghv_wens_170_T_2 =
    s3_ghist_ptr_dup_0_value == 8'hAA & io_resp_s3_full_pred_0_slot_valids_0
    & io_s3_redirect_dup_0 | s3_ghist_ptr_dup_0_value == 8'hAB & _s3_ghv_wdatas_T_57998
    & ~(_s3_ghv_wdatas_T_58099 & io_resp_s3_full_pred_0_hit) & io_s3_redirect_dup_0;
  wire             _ghv_wens_171_T_2 =
    s3_ghist_ptr_dup_0_value == 8'hAB & io_resp_s3_full_pred_0_slot_valids_0
    & io_s3_redirect_dup_0 | s3_ghist_ptr_dup_0_value == 8'hAC & _s3_ghv_wdatas_T_57998
    & ~(_s3_ghv_wdatas_T_58099 & io_resp_s3_full_pred_0_hit) & io_s3_redirect_dup_0;
  wire             _ghv_wens_172_T_2 =
    s3_ghist_ptr_dup_0_value == 8'hAC & io_resp_s3_full_pred_0_slot_valids_0
    & io_s3_redirect_dup_0 | s3_ghist_ptr_dup_0_value == 8'hAD & _s3_ghv_wdatas_T_57998
    & ~(_s3_ghv_wdatas_T_58099 & io_resp_s3_full_pred_0_hit) & io_s3_redirect_dup_0;
  wire             _ghv_wens_173_T_2 =
    s3_ghist_ptr_dup_0_value == 8'hAD & io_resp_s3_full_pred_0_slot_valids_0
    & io_s3_redirect_dup_0 | s3_ghist_ptr_dup_0_value == 8'hAE & _s3_ghv_wdatas_T_57998
    & ~(_s3_ghv_wdatas_T_58099 & io_resp_s3_full_pred_0_hit) & io_s3_redirect_dup_0;
  wire             _ghv_wens_174_T_2 =
    s3_ghist_ptr_dup_0_value == 8'hAE & io_resp_s3_full_pred_0_slot_valids_0
    & io_s3_redirect_dup_0 | s3_ghist_ptr_dup_0_value == 8'hAF & _s3_ghv_wdatas_T_57998
    & ~(_s3_ghv_wdatas_T_58099 & io_resp_s3_full_pred_0_hit) & io_s3_redirect_dup_0;
  wire             _ghv_wens_175_T_2 =
    s3_ghist_ptr_dup_0_value == 8'hAF & io_resp_s3_full_pred_0_slot_valids_0
    & io_s3_redirect_dup_0 | s3_ghist_ptr_dup_0_value == 8'hB0 & _s3_ghv_wdatas_T_57998
    & ~(_s3_ghv_wdatas_T_58099 & io_resp_s3_full_pred_0_hit) & io_s3_redirect_dup_0;
  wire             _ghv_wens_176_T_2 =
    s3_ghist_ptr_dup_0_value == 8'hB0 & io_resp_s3_full_pred_0_slot_valids_0
    & io_s3_redirect_dup_0 | s3_ghist_ptr_dup_0_value == 8'hB1 & _s3_ghv_wdatas_T_57998
    & ~(_s3_ghv_wdatas_T_58099 & io_resp_s3_full_pred_0_hit) & io_s3_redirect_dup_0;
  wire             _ghv_wens_177_T_2 =
    s3_ghist_ptr_dup_0_value == 8'hB1 & io_resp_s3_full_pred_0_slot_valids_0
    & io_s3_redirect_dup_0 | s3_ghist_ptr_dup_0_value == 8'hB2 & _s3_ghv_wdatas_T_57998
    & ~(_s3_ghv_wdatas_T_58099 & io_resp_s3_full_pred_0_hit) & io_s3_redirect_dup_0;
  wire             _ghv_wens_178_T_2 =
    s3_ghist_ptr_dup_0_value == 8'hB2 & io_resp_s3_full_pred_0_slot_valids_0
    & io_s3_redirect_dup_0 | s3_ghist_ptr_dup_0_value == 8'hB3 & _s3_ghv_wdatas_T_57998
    & ~(_s3_ghv_wdatas_T_58099 & io_resp_s3_full_pred_0_hit) & io_s3_redirect_dup_0;
  wire             _ghv_wens_179_T_2 =
    s3_ghist_ptr_dup_0_value == 8'hB3 & io_resp_s3_full_pred_0_slot_valids_0
    & io_s3_redirect_dup_0 | s3_ghist_ptr_dup_0_value == 8'hB4 & _s3_ghv_wdatas_T_57998
    & ~(_s3_ghv_wdatas_T_58099 & io_resp_s3_full_pred_0_hit) & io_s3_redirect_dup_0;
  wire             _ghv_wens_180_T_2 =
    s3_ghist_ptr_dup_0_value == 8'hB4 & io_resp_s3_full_pred_0_slot_valids_0
    & io_s3_redirect_dup_0 | s3_ghist_ptr_dup_0_value == 8'hB5 & _s3_ghv_wdatas_T_57998
    & ~(_s3_ghv_wdatas_T_58099 & io_resp_s3_full_pred_0_hit) & io_s3_redirect_dup_0;
  wire             _ghv_wens_181_T_2 =
    s3_ghist_ptr_dup_0_value == 8'hB5 & io_resp_s3_full_pred_0_slot_valids_0
    & io_s3_redirect_dup_0 | s3_ghist_ptr_dup_0_value == 8'hB6 & _s3_ghv_wdatas_T_57998
    & ~(_s3_ghv_wdatas_T_58099 & io_resp_s3_full_pred_0_hit) & io_s3_redirect_dup_0;
  wire             _ghv_wens_182_T_2 =
    s3_ghist_ptr_dup_0_value == 8'hB6 & io_resp_s3_full_pred_0_slot_valids_0
    & io_s3_redirect_dup_0 | s3_ghist_ptr_dup_0_value == 8'hB7 & _s3_ghv_wdatas_T_57998
    & ~(_s3_ghv_wdatas_T_58099 & io_resp_s3_full_pred_0_hit) & io_s3_redirect_dup_0;
  wire             _ghv_wens_183_T_2 =
    s3_ghist_ptr_dup_0_value == 8'hB7 & io_resp_s3_full_pred_0_slot_valids_0
    & io_s3_redirect_dup_0 | s3_ghist_ptr_dup_0_value == 8'hB8 & _s3_ghv_wdatas_T_57998
    & ~(_s3_ghv_wdatas_T_58099 & io_resp_s3_full_pred_0_hit) & io_s3_redirect_dup_0;
  wire             _ghv_wens_184_T_2 =
    s3_ghist_ptr_dup_0_value == 8'hB8 & io_resp_s3_full_pred_0_slot_valids_0
    & io_s3_redirect_dup_0 | s3_ghist_ptr_dup_0_value == 8'hB9 & _s3_ghv_wdatas_T_57998
    & ~(_s3_ghv_wdatas_T_58099 & io_resp_s3_full_pred_0_hit) & io_s3_redirect_dup_0;
  wire             _ghv_wens_185_T_2 =
    s3_ghist_ptr_dup_0_value == 8'hB9 & io_resp_s3_full_pred_0_slot_valids_0
    & io_s3_redirect_dup_0 | s3_ghist_ptr_dup_0_value == 8'hBA & _s3_ghv_wdatas_T_57998
    & ~(_s3_ghv_wdatas_T_58099 & io_resp_s3_full_pred_0_hit) & io_s3_redirect_dup_0;
  wire             _ghv_wens_186_T_2 =
    s3_ghist_ptr_dup_0_value == 8'hBA & io_resp_s3_full_pred_0_slot_valids_0
    & io_s3_redirect_dup_0 | s3_ghist_ptr_dup_0_value == 8'hBB & _s3_ghv_wdatas_T_57998
    & ~(_s3_ghv_wdatas_T_58099 & io_resp_s3_full_pred_0_hit) & io_s3_redirect_dup_0;
  wire             _ghv_wens_187_T_2 =
    s3_ghist_ptr_dup_0_value == 8'hBB & io_resp_s3_full_pred_0_slot_valids_0
    & io_s3_redirect_dup_0 | s3_ghist_ptr_dup_0_value == 8'hBC & _s3_ghv_wdatas_T_57998
    & ~(_s3_ghv_wdatas_T_58099 & io_resp_s3_full_pred_0_hit) & io_s3_redirect_dup_0;
  wire             _ghv_wens_188_T_2 =
    s3_ghist_ptr_dup_0_value == 8'hBC & io_resp_s3_full_pred_0_slot_valids_0
    & io_s3_redirect_dup_0 | s3_ghist_ptr_dup_0_value == 8'hBD & _s3_ghv_wdatas_T_57998
    & ~(_s3_ghv_wdatas_T_58099 & io_resp_s3_full_pred_0_hit) & io_s3_redirect_dup_0;
  wire             _ghv_wens_189_T_2 =
    s3_ghist_ptr_dup_0_value == 8'hBD & io_resp_s3_full_pred_0_slot_valids_0
    & io_s3_redirect_dup_0 | s3_ghist_ptr_dup_0_value == 8'hBE & _s3_ghv_wdatas_T_57998
    & ~(_s3_ghv_wdatas_T_58099 & io_resp_s3_full_pred_0_hit) & io_s3_redirect_dup_0;
  wire             _ghv_wens_190_T_2 =
    s3_ghist_ptr_dup_0_value == 8'hBE & io_resp_s3_full_pred_0_slot_valids_0
    & io_s3_redirect_dup_0 | s3_ghist_ptr_dup_0_value == 8'hBF & _s3_ghv_wdatas_T_57998
    & ~(_s3_ghv_wdatas_T_58099 & io_resp_s3_full_pred_0_hit) & io_s3_redirect_dup_0;
  wire             _ghv_wens_191_T_2 =
    s3_ghist_ptr_dup_0_value == 8'hBF & io_resp_s3_full_pred_0_slot_valids_0
    & io_s3_redirect_dup_0 | s3_ghist_ptr_dup_0_value == 8'hC0 & _s3_ghv_wdatas_T_57998
    & ~(_s3_ghv_wdatas_T_58099 & io_resp_s3_full_pred_0_hit) & io_s3_redirect_dup_0;
  wire             _ghv_wens_192_T_2 =
    s3_ghist_ptr_dup_0_value == 8'hC0 & io_resp_s3_full_pred_0_slot_valids_0
    & io_s3_redirect_dup_0 | s3_ghist_ptr_dup_0_value == 8'hC1 & _s3_ghv_wdatas_T_57998
    & ~(_s3_ghv_wdatas_T_58099 & io_resp_s3_full_pred_0_hit) & io_s3_redirect_dup_0;
  wire             _ghv_wens_193_T_2 =
    s3_ghist_ptr_dup_0_value == 8'hC1 & io_resp_s3_full_pred_0_slot_valids_0
    & io_s3_redirect_dup_0 | s3_ghist_ptr_dup_0_value == 8'hC2 & _s3_ghv_wdatas_T_57998
    & ~(_s3_ghv_wdatas_T_58099 & io_resp_s3_full_pred_0_hit) & io_s3_redirect_dup_0;
  wire             _ghv_wens_194_T_2 =
    s3_ghist_ptr_dup_0_value == 8'hC2 & io_resp_s3_full_pred_0_slot_valids_0
    & io_s3_redirect_dup_0 | s3_ghist_ptr_dup_0_value == 8'hC3 & _s3_ghv_wdatas_T_57998
    & ~(_s3_ghv_wdatas_T_58099 & io_resp_s3_full_pred_0_hit) & io_s3_redirect_dup_0;
  wire             _ghv_wens_195_T_2 =
    s3_ghist_ptr_dup_0_value == 8'hC3 & io_resp_s3_full_pred_0_slot_valids_0
    & io_s3_redirect_dup_0 | s3_ghist_ptr_dup_0_value == 8'hC4 & _s3_ghv_wdatas_T_57998
    & ~(_s3_ghv_wdatas_T_58099 & io_resp_s3_full_pred_0_hit) & io_s3_redirect_dup_0;
  wire             _ghv_wens_196_T_2 =
    s3_ghist_ptr_dup_0_value == 8'hC4 & io_resp_s3_full_pred_0_slot_valids_0
    & io_s3_redirect_dup_0 | s3_ghist_ptr_dup_0_value == 8'hC5 & _s3_ghv_wdatas_T_57998
    & ~(_s3_ghv_wdatas_T_58099 & io_resp_s3_full_pred_0_hit) & io_s3_redirect_dup_0;
  wire             _ghv_wens_197_T_2 =
    s3_ghist_ptr_dup_0_value == 8'hC5 & io_resp_s3_full_pred_0_slot_valids_0
    & io_s3_redirect_dup_0 | s3_ghist_ptr_dup_0_value == 8'hC6 & _s3_ghv_wdatas_T_57998
    & ~(_s3_ghv_wdatas_T_58099 & io_resp_s3_full_pred_0_hit) & io_s3_redirect_dup_0;
  wire             _ghv_wens_198_T_2 =
    s3_ghist_ptr_dup_0_value == 8'hC6 & io_resp_s3_full_pred_0_slot_valids_0
    & io_s3_redirect_dup_0 | s3_ghist_ptr_dup_0_value == 8'hC7 & _s3_ghv_wdatas_T_57998
    & ~(_s3_ghv_wdatas_T_58099 & io_resp_s3_full_pred_0_hit) & io_s3_redirect_dup_0;
  wire             _ghv_wens_199_T_2 =
    s3_ghist_ptr_dup_0_value == 8'hC7 & io_resp_s3_full_pred_0_slot_valids_0
    & io_s3_redirect_dup_0 | s3_ghist_ptr_dup_0_value == 8'hC8 & _s3_ghv_wdatas_T_57998
    & ~(_s3_ghv_wdatas_T_58099 & io_resp_s3_full_pred_0_hit) & io_s3_redirect_dup_0;
  wire             _ghv_wens_200_T_2 =
    s3_ghist_ptr_dup_0_value == 8'hC8 & io_resp_s3_full_pred_0_slot_valids_0
    & io_s3_redirect_dup_0 | s3_ghist_ptr_dup_0_value == 8'hC9 & _s3_ghv_wdatas_T_57998
    & ~(_s3_ghv_wdatas_T_58099 & io_resp_s3_full_pred_0_hit) & io_s3_redirect_dup_0;
  wire             _ghv_wens_201_T_2 =
    s3_ghist_ptr_dup_0_value == 8'hC9 & io_resp_s3_full_pred_0_slot_valids_0
    & io_s3_redirect_dup_0 | s3_ghist_ptr_dup_0_value == 8'hCA & _s3_ghv_wdatas_T_57998
    & ~(_s3_ghv_wdatas_T_58099 & io_resp_s3_full_pred_0_hit) & io_s3_redirect_dup_0;
  wire             _ghv_wens_202_T_2 =
    s3_ghist_ptr_dup_0_value == 8'hCA & io_resp_s3_full_pred_0_slot_valids_0
    & io_s3_redirect_dup_0 | s3_ghist_ptr_dup_0_value == 8'hCB & _s3_ghv_wdatas_T_57998
    & ~(_s3_ghv_wdatas_T_58099 & io_resp_s3_full_pred_0_hit) & io_s3_redirect_dup_0;
  wire             _ghv_wens_203_T_2 =
    s3_ghist_ptr_dup_0_value == 8'hCB & io_resp_s3_full_pred_0_slot_valids_0
    & io_s3_redirect_dup_0 | s3_ghist_ptr_dup_0_value == 8'hCC & _s3_ghv_wdatas_T_57998
    & ~(_s3_ghv_wdatas_T_58099 & io_resp_s3_full_pred_0_hit) & io_s3_redirect_dup_0;
  wire             _ghv_wens_204_T_2 =
    s3_ghist_ptr_dup_0_value == 8'hCC & io_resp_s3_full_pred_0_slot_valids_0
    & io_s3_redirect_dup_0 | s3_ghist_ptr_dup_0_value == 8'hCD & _s3_ghv_wdatas_T_57998
    & ~(_s3_ghv_wdatas_T_58099 & io_resp_s3_full_pred_0_hit) & io_s3_redirect_dup_0;
  wire             _ghv_wens_205_T_2 =
    s3_ghist_ptr_dup_0_value == 8'hCD & io_resp_s3_full_pred_0_slot_valids_0
    & io_s3_redirect_dup_0 | s3_ghist_ptr_dup_0_value == 8'hCE & _s3_ghv_wdatas_T_57998
    & ~(_s3_ghv_wdatas_T_58099 & io_resp_s3_full_pred_0_hit) & io_s3_redirect_dup_0;
  wire             _ghv_wens_206_T_2 =
    s3_ghist_ptr_dup_0_value == 8'hCE & io_resp_s3_full_pred_0_slot_valids_0
    & io_s3_redirect_dup_0 | s3_ghist_ptr_dup_0_value == 8'hCF & _s3_ghv_wdatas_T_57998
    & ~(_s3_ghv_wdatas_T_58099 & io_resp_s3_full_pred_0_hit) & io_s3_redirect_dup_0;
  wire             _ghv_wens_207_T_2 =
    s3_ghist_ptr_dup_0_value == 8'hCF & io_resp_s3_full_pred_0_slot_valids_0
    & io_s3_redirect_dup_0 | s3_ghist_ptr_dup_0_value == 8'hD0 & _s3_ghv_wdatas_T_57998
    & ~(_s3_ghv_wdatas_T_58099 & io_resp_s3_full_pred_0_hit) & io_s3_redirect_dup_0;
  wire             _ghv_wens_208_T_2 =
    s3_ghist_ptr_dup_0_value == 8'hD0 & io_resp_s3_full_pred_0_slot_valids_0
    & io_s3_redirect_dup_0 | s3_ghist_ptr_dup_0_value == 8'hD1 & _s3_ghv_wdatas_T_57998
    & ~(_s3_ghv_wdatas_T_58099 & io_resp_s3_full_pred_0_hit) & io_s3_redirect_dup_0;
  wire             _ghv_wens_209_T_2 =
    s3_ghist_ptr_dup_0_value == 8'hD1 & io_resp_s3_full_pred_0_slot_valids_0
    & io_s3_redirect_dup_0 | s3_ghist_ptr_dup_0_value == 8'hD2 & _s3_ghv_wdatas_T_57998
    & ~(_s3_ghv_wdatas_T_58099 & io_resp_s3_full_pred_0_hit) & io_s3_redirect_dup_0;
  wire             _ghv_wens_210_T_2 =
    s3_ghist_ptr_dup_0_value == 8'hD2 & io_resp_s3_full_pred_0_slot_valids_0
    & io_s3_redirect_dup_0 | s3_ghist_ptr_dup_0_value == 8'hD3 & _s3_ghv_wdatas_T_57998
    & ~(_s3_ghv_wdatas_T_58099 & io_resp_s3_full_pred_0_hit) & io_s3_redirect_dup_0;
  wire             _ghv_wens_211_T_2 =
    s3_ghist_ptr_dup_0_value == 8'hD3 & io_resp_s3_full_pred_0_slot_valids_0
    & io_s3_redirect_dup_0 | s3_ghist_ptr_dup_0_value == 8'hD4 & _s3_ghv_wdatas_T_57998
    & ~(_s3_ghv_wdatas_T_58099 & io_resp_s3_full_pred_0_hit) & io_s3_redirect_dup_0;
  wire             _ghv_wens_212_T_2 =
    s3_ghist_ptr_dup_0_value == 8'hD4 & io_resp_s3_full_pred_0_slot_valids_0
    & io_s3_redirect_dup_0 | s3_ghist_ptr_dup_0_value == 8'hD5 & _s3_ghv_wdatas_T_57998
    & ~(_s3_ghv_wdatas_T_58099 & io_resp_s3_full_pred_0_hit) & io_s3_redirect_dup_0;
  wire             _ghv_wens_213_T_2 =
    s3_ghist_ptr_dup_0_value == 8'hD5 & io_resp_s3_full_pred_0_slot_valids_0
    & io_s3_redirect_dup_0 | s3_ghist_ptr_dup_0_value == 8'hD6 & _s3_ghv_wdatas_T_57998
    & ~(_s3_ghv_wdatas_T_58099 & io_resp_s3_full_pred_0_hit) & io_s3_redirect_dup_0;
  wire             _ghv_wens_214_T_2 =
    s3_ghist_ptr_dup_0_value == 8'hD6 & io_resp_s3_full_pred_0_slot_valids_0
    & io_s3_redirect_dup_0 | s3_ghist_ptr_dup_0_value == 8'hD7 & _s3_ghv_wdatas_T_57998
    & ~(_s3_ghv_wdatas_T_58099 & io_resp_s3_full_pred_0_hit) & io_s3_redirect_dup_0;
  wire             _ghv_wens_215_T_2 =
    s3_ghist_ptr_dup_0_value == 8'hD7 & io_resp_s3_full_pred_0_slot_valids_0
    & io_s3_redirect_dup_0 | s3_ghist_ptr_dup_0_value == 8'hD8 & _s3_ghv_wdatas_T_57998
    & ~(_s3_ghv_wdatas_T_58099 & io_resp_s3_full_pred_0_hit) & io_s3_redirect_dup_0;
  wire             _ghv_wens_216_T_2 =
    s3_ghist_ptr_dup_0_value == 8'hD8 & io_resp_s3_full_pred_0_slot_valids_0
    & io_s3_redirect_dup_0 | s3_ghist_ptr_dup_0_value == 8'hD9 & _s3_ghv_wdatas_T_57998
    & ~(_s3_ghv_wdatas_T_58099 & io_resp_s3_full_pred_0_hit) & io_s3_redirect_dup_0;
  wire             _ghv_wens_217_T_2 =
    s3_ghist_ptr_dup_0_value == 8'hD9 & io_resp_s3_full_pred_0_slot_valids_0
    & io_s3_redirect_dup_0 | s3_ghist_ptr_dup_0_value == 8'hDA & _s3_ghv_wdatas_T_57998
    & ~(_s3_ghv_wdatas_T_58099 & io_resp_s3_full_pred_0_hit) & io_s3_redirect_dup_0;
  wire             _ghv_wens_218_T_2 =
    s3_ghist_ptr_dup_0_value == 8'hDA & io_resp_s3_full_pred_0_slot_valids_0
    & io_s3_redirect_dup_0 | s3_ghist_ptr_dup_0_value == 8'hDB & _s3_ghv_wdatas_T_57998
    & ~(_s3_ghv_wdatas_T_58099 & io_resp_s3_full_pred_0_hit) & io_s3_redirect_dup_0;
  wire             _ghv_wens_219_T_2 =
    s3_ghist_ptr_dup_0_value == 8'hDB & io_resp_s3_full_pred_0_slot_valids_0
    & io_s3_redirect_dup_0 | s3_ghist_ptr_dup_0_value == 8'hDC & _s3_ghv_wdatas_T_57998
    & ~(_s3_ghv_wdatas_T_58099 & io_resp_s3_full_pred_0_hit) & io_s3_redirect_dup_0;
  wire             _ghv_wens_220_T_2 =
    s3_ghist_ptr_dup_0_value == 8'hDC & io_resp_s3_full_pred_0_slot_valids_0
    & io_s3_redirect_dup_0 | s3_ghist_ptr_dup_0_value == 8'hDD & _s3_ghv_wdatas_T_57998
    & ~(_s3_ghv_wdatas_T_58099 & io_resp_s3_full_pred_0_hit) & io_s3_redirect_dup_0;
  wire             _ghv_wens_221_T_2 =
    s3_ghist_ptr_dup_0_value == 8'hDD & io_resp_s3_full_pred_0_slot_valids_0
    & io_s3_redirect_dup_0 | s3_ghist_ptr_dup_0_value == 8'hDE & _s3_ghv_wdatas_T_57998
    & ~(_s3_ghv_wdatas_T_58099 & io_resp_s3_full_pred_0_hit) & io_s3_redirect_dup_0;
  wire             _ghv_wens_222_T_2 =
    s3_ghist_ptr_dup_0_value == 8'hDE & io_resp_s3_full_pred_0_slot_valids_0
    & io_s3_redirect_dup_0 | s3_ghist_ptr_dup_0_value == 8'hDF & _s3_ghv_wdatas_T_57998
    & ~(_s3_ghv_wdatas_T_58099 & io_resp_s3_full_pred_0_hit) & io_s3_redirect_dup_0;
  wire             _ghv_wens_223_T_2 =
    s3_ghist_ptr_dup_0_value == 8'hDF & io_resp_s3_full_pred_0_slot_valids_0
    & io_s3_redirect_dup_0 | s3_ghist_ptr_dup_0_value == 8'hE0 & _s3_ghv_wdatas_T_57998
    & ~(_s3_ghv_wdatas_T_58099 & io_resp_s3_full_pred_0_hit) & io_s3_redirect_dup_0;
  wire             _ghv_wens_224_T_2 =
    s3_ghist_ptr_dup_0_value == 8'hE0 & io_resp_s3_full_pred_0_slot_valids_0
    & io_s3_redirect_dup_0 | s3_ghist_ptr_dup_0_value == 8'hE1 & _s3_ghv_wdatas_T_57998
    & ~(_s3_ghv_wdatas_T_58099 & io_resp_s3_full_pred_0_hit) & io_s3_redirect_dup_0;
  wire             _ghv_wens_225_T_2 =
    s3_ghist_ptr_dup_0_value == 8'hE1 & io_resp_s3_full_pred_0_slot_valids_0
    & io_s3_redirect_dup_0 | s3_ghist_ptr_dup_0_value == 8'hE2 & _s3_ghv_wdatas_T_57998
    & ~(_s3_ghv_wdatas_T_58099 & io_resp_s3_full_pred_0_hit) & io_s3_redirect_dup_0;
  wire             _ghv_wens_226_T_2 =
    s3_ghist_ptr_dup_0_value == 8'hE2 & io_resp_s3_full_pred_0_slot_valids_0
    & io_s3_redirect_dup_0 | s3_ghist_ptr_dup_0_value == 8'hE3 & _s3_ghv_wdatas_T_57998
    & ~(_s3_ghv_wdatas_T_58099 & io_resp_s3_full_pred_0_hit) & io_s3_redirect_dup_0;
  wire             _ghv_wens_227_T_2 =
    s3_ghist_ptr_dup_0_value == 8'hE3 & io_resp_s3_full_pred_0_slot_valids_0
    & io_s3_redirect_dup_0 | s3_ghist_ptr_dup_0_value == 8'hE4 & _s3_ghv_wdatas_T_57998
    & ~(_s3_ghv_wdatas_T_58099 & io_resp_s3_full_pred_0_hit) & io_s3_redirect_dup_0;
  wire             _ghv_wens_228_T_2 =
    s3_ghist_ptr_dup_0_value == 8'hE4 & io_resp_s3_full_pred_0_slot_valids_0
    & io_s3_redirect_dup_0 | s3_ghist_ptr_dup_0_value == 8'hE5 & _s3_ghv_wdatas_T_57998
    & ~(_s3_ghv_wdatas_T_58099 & io_resp_s3_full_pred_0_hit) & io_s3_redirect_dup_0;
  wire             _ghv_wens_229_T_2 =
    s3_ghist_ptr_dup_0_value == 8'hE5 & io_resp_s3_full_pred_0_slot_valids_0
    & io_s3_redirect_dup_0 | s3_ghist_ptr_dup_0_value == 8'hE6 & _s3_ghv_wdatas_T_57998
    & ~(_s3_ghv_wdatas_T_58099 & io_resp_s3_full_pred_0_hit) & io_s3_redirect_dup_0;
  wire             _ghv_wens_230_T_2 =
    s3_ghist_ptr_dup_0_value == 8'hE6 & io_resp_s3_full_pred_0_slot_valids_0
    & io_s3_redirect_dup_0 | s3_ghist_ptr_dup_0_value == 8'hE7 & _s3_ghv_wdatas_T_57998
    & ~(_s3_ghv_wdatas_T_58099 & io_resp_s3_full_pred_0_hit) & io_s3_redirect_dup_0;
  wire             _ghv_wens_231_T_2 =
    s3_ghist_ptr_dup_0_value == 8'hE7 & io_resp_s3_full_pred_0_slot_valids_0
    & io_s3_redirect_dup_0 | s3_ghist_ptr_dup_0_value == 8'hE8 & _s3_ghv_wdatas_T_57998
    & ~(_s3_ghv_wdatas_T_58099 & io_resp_s3_full_pred_0_hit) & io_s3_redirect_dup_0;
  wire             _ghv_wens_232_T_2 =
    s3_ghist_ptr_dup_0_value == 8'hE8 & io_resp_s3_full_pred_0_slot_valids_0
    & io_s3_redirect_dup_0 | s3_ghist_ptr_dup_0_value == 8'hE9 & _s3_ghv_wdatas_T_57998
    & ~(_s3_ghv_wdatas_T_58099 & io_resp_s3_full_pred_0_hit) & io_s3_redirect_dup_0;
  wire             _ghv_wens_233_T_2 =
    s3_ghist_ptr_dup_0_value == 8'hE9 & io_resp_s3_full_pred_0_slot_valids_0
    & io_s3_redirect_dup_0 | s3_ghist_ptr_dup_0_value == 8'hEA & _s3_ghv_wdatas_T_57998
    & ~(_s3_ghv_wdatas_T_58099 & io_resp_s3_full_pred_0_hit) & io_s3_redirect_dup_0;
  wire             _ghv_wens_234_T_2 =
    s3_ghist_ptr_dup_0_value == 8'hEA & io_resp_s3_full_pred_0_slot_valids_0
    & io_s3_redirect_dup_0 | s3_ghist_ptr_dup_0_value == 8'hEB & _s3_ghv_wdatas_T_57998
    & ~(_s3_ghv_wdatas_T_58099 & io_resp_s3_full_pred_0_hit) & io_s3_redirect_dup_0;
  wire             _ghv_wens_235_T_2 =
    s3_ghist_ptr_dup_0_value == 8'hEB & io_resp_s3_full_pred_0_slot_valids_0
    & io_s3_redirect_dup_0 | s3_ghist_ptr_dup_0_value == 8'hEC & _s3_ghv_wdatas_T_57998
    & ~(_s3_ghv_wdatas_T_58099 & io_resp_s3_full_pred_0_hit) & io_s3_redirect_dup_0;
  wire             _ghv_wens_236_T_2 =
    s3_ghist_ptr_dup_0_value == 8'hEC & io_resp_s3_full_pred_0_slot_valids_0
    & io_s3_redirect_dup_0 | s3_ghist_ptr_dup_0_value == 8'hED & _s3_ghv_wdatas_T_57998
    & ~(_s3_ghv_wdatas_T_58099 & io_resp_s3_full_pred_0_hit) & io_s3_redirect_dup_0;
  wire             _ghv_wens_237_T_2 =
    s3_ghist_ptr_dup_0_value == 8'hED & io_resp_s3_full_pred_0_slot_valids_0
    & io_s3_redirect_dup_0 | s3_ghist_ptr_dup_0_value == 8'hEE & _s3_ghv_wdatas_T_57998
    & ~(_s3_ghv_wdatas_T_58099 & io_resp_s3_full_pred_0_hit) & io_s3_redirect_dup_0;
  wire             _ghv_wens_238_T_2 =
    s3_ghist_ptr_dup_0_value == 8'hEE & io_resp_s3_full_pred_0_slot_valids_0
    & io_s3_redirect_dup_0 | s3_ghist_ptr_dup_0_value == 8'hEF & _s3_ghv_wdatas_T_57998
    & ~(_s3_ghv_wdatas_T_58099 & io_resp_s3_full_pred_0_hit) & io_s3_redirect_dup_0;
  wire             _ghv_wens_239_T_2 =
    s3_ghist_ptr_dup_0_value == 8'hEF & io_resp_s3_full_pred_0_slot_valids_0
    & io_s3_redirect_dup_0 | s3_ghist_ptr_dup_0_value == 8'hF0 & _s3_ghv_wdatas_T_57998
    & ~(_s3_ghv_wdatas_T_58099 & io_resp_s3_full_pred_0_hit) & io_s3_redirect_dup_0;
  wire             _ghv_wens_240_T_2 =
    s3_ghist_ptr_dup_0_value == 8'hF0 & io_resp_s3_full_pred_0_slot_valids_0
    & io_s3_redirect_dup_0 | s3_ghist_ptr_dup_0_value == 8'hF1 & _s3_ghv_wdatas_T_57998
    & ~(_s3_ghv_wdatas_T_58099 & io_resp_s3_full_pred_0_hit) & io_s3_redirect_dup_0;
  wire             _ghv_wens_241_T_2 =
    s3_ghist_ptr_dup_0_value == 8'hF1 & io_resp_s3_full_pred_0_slot_valids_0
    & io_s3_redirect_dup_0 | s3_ghist_ptr_dup_0_value == 8'hF2 & _s3_ghv_wdatas_T_57998
    & ~(_s3_ghv_wdatas_T_58099 & io_resp_s3_full_pred_0_hit) & io_s3_redirect_dup_0;
  wire             _ghv_wens_242_T_2 =
    s3_ghist_ptr_dup_0_value == 8'hF2 & io_resp_s3_full_pred_0_slot_valids_0
    & io_s3_redirect_dup_0 | s3_ghist_ptr_dup_0_value == 8'hF3 & _s3_ghv_wdatas_T_57998
    & ~(_s3_ghv_wdatas_T_58099 & io_resp_s3_full_pred_0_hit) & io_s3_redirect_dup_0;
  wire             _ghv_wens_243_T_2 =
    s3_ghist_ptr_dup_0_value == 8'hF3 & io_resp_s3_full_pred_0_slot_valids_0
    & io_s3_redirect_dup_0 | s3_ghist_ptr_dup_0_value == 8'hF4 & _s3_ghv_wdatas_T_57998
    & ~(_s3_ghv_wdatas_T_58099 & io_resp_s3_full_pred_0_hit) & io_s3_redirect_dup_0;
  wire             _ghv_wens_244_T_2 =
    s3_ghist_ptr_dup_0_value == 8'hF4 & io_resp_s3_full_pred_0_slot_valids_0
    & io_s3_redirect_dup_0 | s3_ghist_ptr_dup_0_value == 8'hF5 & _s3_ghv_wdatas_T_57998
    & ~(_s3_ghv_wdatas_T_58099 & io_resp_s3_full_pred_0_hit) & io_s3_redirect_dup_0;
  wire             _ghv_wens_245_T_2 =
    s3_ghist_ptr_dup_0_value == 8'hF5 & io_resp_s3_full_pred_0_slot_valids_0
    & io_s3_redirect_dup_0 | s3_ghist_ptr_dup_0_value == 8'hF6 & _s3_ghv_wdatas_T_57998
    & ~(_s3_ghv_wdatas_T_58099 & io_resp_s3_full_pred_0_hit) & io_s3_redirect_dup_0;
  wire             _ghv_wens_246_T_2 =
    s3_ghist_ptr_dup_0_value == 8'hF6 & io_resp_s3_full_pred_0_slot_valids_0
    & io_s3_redirect_dup_0 | s3_ghist_ptr_dup_0_value == 8'hF7 & _s3_ghv_wdatas_T_57998
    & ~(_s3_ghv_wdatas_T_58099 & io_resp_s3_full_pred_0_hit) & io_s3_redirect_dup_0;
  wire             _ghv_wens_247_T_2 =
    s3_ghist_ptr_dup_0_value == 8'hF7 & io_resp_s3_full_pred_0_slot_valids_0
    & io_s3_redirect_dup_0 | s3_ghist_ptr_dup_0_value == 8'hF8 & _s3_ghv_wdatas_T_57998
    & ~(_s3_ghv_wdatas_T_58099 & io_resp_s3_full_pred_0_hit) & io_s3_redirect_dup_0;
  wire             _ghv_wens_248_T_2 =
    s3_ghist_ptr_dup_0_value == 8'hF8 & io_resp_s3_full_pred_0_slot_valids_0
    & io_s3_redirect_dup_0 | s3_ghist_ptr_dup_0_value == 8'hF9 & _s3_ghv_wdatas_T_57998
    & ~(_s3_ghv_wdatas_T_58099 & io_resp_s3_full_pred_0_hit) & io_s3_redirect_dup_0;
  wire             _ghv_wens_249_T_2 =
    s3_ghist_ptr_dup_0_value == 8'hF9 & io_resp_s3_full_pred_0_slot_valids_0
    & io_s3_redirect_dup_0 | s3_ghist_ptr_dup_0_value == 8'hFA & _s3_ghv_wdatas_T_57998
    & ~(_s3_ghv_wdatas_T_58099 & io_resp_s3_full_pred_0_hit) & io_s3_redirect_dup_0;
  wire             _ghv_wens_250_T_2 =
    s3_ghist_ptr_dup_0_value == 8'hFA & io_resp_s3_full_pred_0_slot_valids_0
    & io_s3_redirect_dup_0 | s3_ghist_ptr_dup_0_value == 8'hFB & _s3_ghv_wdatas_T_57998
    & ~(_s3_ghv_wdatas_T_58099 & io_resp_s3_full_pred_0_hit) & io_s3_redirect_dup_0;
  wire             _ghv_wens_251_T_2 =
    s3_ghist_ptr_dup_0_value == 8'hFB & io_resp_s3_full_pred_0_slot_valids_0
    & io_s3_redirect_dup_0 | s3_ghist_ptr_dup_0_value == 8'hFC & _s3_ghv_wdatas_T_57998
    & ~(_s3_ghv_wdatas_T_58099 & io_resp_s3_full_pred_0_hit) & io_s3_redirect_dup_0;
  wire             _ghv_wens_252_T_2 =
    s3_ghist_ptr_dup_0_value == 8'hFC & io_resp_s3_full_pred_0_slot_valids_0
    & io_s3_redirect_dup_0 | s3_ghist_ptr_dup_0_value == 8'hFD & _s3_ghv_wdatas_T_57998
    & ~(_s3_ghv_wdatas_T_58099 & io_resp_s3_full_pred_0_hit) & io_s3_redirect_dup_0;
  wire             _ghv_wens_253_T_2 =
    s3_ghist_ptr_dup_0_value == 8'hFD & io_resp_s3_full_pred_0_slot_valids_0
    & io_s3_redirect_dup_0 | s3_ghist_ptr_dup_0_value == 8'hFE & _s3_ghv_wdatas_T_57998
    & ~(_s3_ghv_wdatas_T_58099 & io_resp_s3_full_pred_0_hit) & io_s3_redirect_dup_0;
  wire             _ghv_wens_254_T_2 =
    s3_ghist_ptr_dup_0_value == 8'hFE & io_resp_s3_full_pred_0_slot_valids_0
    & io_s3_redirect_dup_0 | (&s3_ghist_ptr_dup_0_value) & _s3_ghv_wdatas_T_57998
    & ~(_s3_ghv_wdatas_T_58099 & io_resp_s3_full_pred_0_hit) & io_s3_redirect_dup_0;
  wire             _ghv_wens_255_T_2 =
    (&s3_ghist_ptr_dup_0_value) & io_resp_s3_full_pred_0_slot_valids_0
    & io_s3_redirect_dup_0 | ~(|s3_ghist_ptr_dup_0_value) & _s3_ghv_wdatas_T_57998
    & ~(_s3_ghv_wdatas_T_58099 & io_resp_s3_full_pred_0_hit) & io_s3_redirect_dup_0;
  wire [1:0]       _shouldShiftVec_dup_T_46 =
    2'(do_redirect_dup_next_bits_r_cfiUpdate_shift - 2'h1);
  wire [3:0]       _shouldShiftVec_dup_T_4 = 4'h1 << _shouldShiftVec_dup_T_46;
  wire [1:0]       _GEN_18 = _shouldShiftVec_dup_T_4[1:0] | _shouldShiftVec_dup_T_4[2:1];
  wire             shouldShiftVec_dup_0_0 =
    (|do_redirect_dup_next_bits_r_cfiUpdate_shift)
    & (_GEN_18[0] | _shouldShiftVec_dup_T_46 == 2'h2 | (&_shouldShiftVec_dup_T_46));
  wire             shouldShiftVec_dup_0_1 =
    (|do_redirect_dup_next_bits_r_cfiUpdate_shift)
    & (_GEN_18[1] | (&_shouldShiftVec_dup_T_46));
  wire             real_br_taken_mask_dup_0_0 =
    do_redirect_dup_next_bits_r_cfiUpdate_shift == 2'h1
    & do_redirect_dup_next_bits_r_cfiUpdate_taken
    & do_redirect_dup_next_bits_r_cfiUpdate_addIntoHist;
  wire             real_br_taken_mask_dup_0_1 =
    do_redirect_dup_next_bits_r_cfiUpdate_shift == 2'h2
    & do_redirect_dup_next_bits_r_cfiUpdate_taken
    & do_redirect_dup_next_bits_r_cfiUpdate_addIntoHist;
  wire [8:0]       _updated_ptr_dup_flipped_new_ptr_T_6 =
    9'(9'h100 - {7'h0, do_redirect_dup_next_bits_r_cfiUpdate_shift});
  wire [8:0]       _GEN_19 =
    {do_redirect_dup_next_bits_r_cfiUpdate_histPtr_flag,
     do_redirect_dup_next_bits_r_cfiUpdate_histPtr_value};
  wire [8:0]       _updated_ptr_dup_flipped_new_ptr_new_ptr_T_1 =
    9'(_GEN_19 + _updated_ptr_dup_flipped_new_ptr_T_6);
  wire [8:0]       _updated_ptr_dup_flipped_new_ptr_new_ptr_T_6 =
    9'(_GEN_19 + _updated_ptr_dup_flipped_new_ptr_T_6);
  wire [8:0]       _updated_ptr_dup_flipped_new_ptr_new_ptr_T_11 =
    9'(_GEN_19 + _updated_ptr_dup_flipped_new_ptr_T_6);
  wire [8:0]       _updated_ptr_dup_flipped_new_ptr_new_ptr_T_16 =
    9'(_GEN_19 + _updated_ptr_dup_flipped_new_ptr_T_6);
  wire [511:0]     _oldFh_dup_3_hist_1_folded_hist_T_26 =
    {ghv_255,
     ghv_254,
     ghv_253,
     ghv_252,
     ghv_251,
     ghv_250,
     ghv_249,
     ghv_248,
     ghv_247,
     ghv_246,
     ghv_245,
     ghv_244,
     ghv_243,
     ghv_242,
     ghv_241,
     ghv_240,
     ghv_239,
     ghv_238,
     ghv_237,
     ghv_236,
     ghv_235,
     ghv_234,
     ghv_233,
     ghv_232,
     ghv_231,
     ghv_230,
     ghv_229,
     ghv_228,
     ghv_227,
     ghv_226,
     ghv_225,
     ghv_224,
     ghv_223,
     ghv_222,
     ghv_221,
     ghv_220,
     ghv_219,
     ghv_218,
     ghv_217,
     ghv_216,
     ghv_215,
     ghv_214,
     ghv_213,
     ghv_212,
     ghv_211,
     ghv_210,
     ghv_209,
     ghv_208,
     ghv_207,
     ghv_206,
     ghv_205,
     ghv_204,
     ghv_203,
     ghv_202,
     ghv_201,
     ghv_200,
     ghv_199,
     ghv_198,
     ghv_197,
     ghv_196,
     ghv_195,
     ghv_194,
     ghv_193,
     ghv_192,
     ghv_191,
     ghv_190,
     ghv_189,
     ghv_188,
     ghv_187,
     ghv_186,
     ghv_185,
     ghv_184,
     ghv_183,
     ghv_182,
     ghv_181,
     ghv_180,
     ghv_179,
     ghv_178,
     ghv_177,
     ghv_176,
     ghv_175,
     ghv_174,
     ghv_173,
     ghv_172,
     ghv_171,
     ghv_170,
     ghv_169,
     ghv_168,
     ghv_167,
     ghv_166,
     ghv_165,
     ghv_164,
     ghv_163,
     ghv_162,
     ghv_161,
     ghv_160,
     ghv_159,
     ghv_158,
     ghv_157,
     ghv_156,
     ghv_155,
     ghv_154,
     ghv_153,
     ghv_152,
     ghv_151,
     ghv_150,
     ghv_149,
     ghv_148,
     ghv_147,
     ghv_146,
     ghv_145,
     ghv_144,
     ghv_143,
     ghv_142,
     ghv_141,
     ghv_140,
     ghv_139,
     ghv_138,
     ghv_137,
     ghv_136,
     ghv_135,
     ghv_134,
     ghv_133,
     ghv_132,
     ghv_131,
     ghv_130,
     ghv_129,
     ghv_128,
     ghv_127,
     ghv_126,
     ghv_125,
     ghv_124,
     ghv_123,
     ghv_122,
     ghv_121,
     ghv_120,
     ghv_119,
     ghv_118,
     ghv_117,
     ghv_116,
     ghv_115,
     ghv_114,
     ghv_113,
     ghv_112,
     ghv_111,
     ghv_110,
     ghv_109,
     ghv_108,
     ghv_107,
     ghv_106,
     ghv_105,
     ghv_104,
     ghv_103,
     ghv_102,
     ghv_101,
     ghv_100,
     ghv_99,
     ghv_98,
     ghv_97,
     ghv_96,
     ghv_95,
     ghv_94,
     ghv_93,
     ghv_92,
     ghv_91,
     ghv_90,
     ghv_89,
     ghv_88,
     ghv_87,
     ghv_86,
     ghv_85,
     ghv_84,
     ghv_83,
     ghv_82,
     ghv_81,
     ghv_80,
     ghv_79,
     ghv_78,
     ghv_77,
     ghv_76,
     ghv_75,
     ghv_74,
     ghv_73,
     ghv_72,
     ghv_71,
     ghv_70,
     ghv_69,
     ghv_68,
     ghv_67,
     ghv_66,
     ghv_65,
     ghv_64,
     ghv_63,
     ghv_62,
     ghv_61,
     ghv_60,
     ghv_59,
     ghv_58,
     ghv_57,
     ghv_56,
     ghv_55,
     ghv_54,
     ghv_53,
     ghv_52,
     ghv_51,
     ghv_50,
     ghv_49,
     ghv_48,
     ghv_47,
     ghv_46,
     ghv_45,
     ghv_44,
     ghv_43,
     ghv_42,
     ghv_41,
     ghv_40,
     ghv_39,
     ghv_38,
     ghv_37,
     ghv_36,
     ghv_35,
     ghv_34,
     ghv_33,
     ghv_32,
     ghv_31,
     ghv_30,
     ghv_29,
     ghv_28,
     ghv_27,
     ghv_26,
     ghv_25,
     ghv_24,
     ghv_23,
     ghv_22,
     ghv_21,
     ghv_20,
     ghv_19,
     ghv_18,
     ghv_17,
     ghv_16,
     ghv_15,
     ghv_14,
     ghv_13,
     ghv_12,
     ghv_11,
     ghv_10,
     ghv_9,
     ghv_8,
     ghv_7,
     ghv_6,
     ghv_5,
     ghv_4,
     ghv_3,
     ghv_2,
     ghv_1,
     ghv_0,
     ghv_255,
     ghv_254,
     ghv_253,
     ghv_252,
     ghv_251,
     ghv_250,
     ghv_249,
     ghv_248,
     ghv_247,
     ghv_246,
     ghv_245,
     ghv_244,
     ghv_243,
     ghv_242,
     ghv_241,
     ghv_240,
     ghv_239,
     ghv_238,
     ghv_237,
     ghv_236,
     ghv_235,
     ghv_234,
     ghv_233,
     ghv_232,
     ghv_231,
     ghv_230,
     ghv_229,
     ghv_228,
     ghv_227,
     ghv_226,
     ghv_225,
     ghv_224,
     ghv_223,
     ghv_222,
     ghv_221,
     ghv_220,
     ghv_219,
     ghv_218,
     ghv_217,
     ghv_216,
     ghv_215,
     ghv_214,
     ghv_213,
     ghv_212,
     ghv_211,
     ghv_210,
     ghv_209,
     ghv_208,
     ghv_207,
     ghv_206,
     ghv_205,
     ghv_204,
     ghv_203,
     ghv_202,
     ghv_201,
     ghv_200,
     ghv_199,
     ghv_198,
     ghv_197,
     ghv_196,
     ghv_195,
     ghv_194,
     ghv_193,
     ghv_192,
     ghv_191,
     ghv_190,
     ghv_189,
     ghv_188,
     ghv_187,
     ghv_186,
     ghv_185,
     ghv_184,
     ghv_183,
     ghv_182,
     ghv_181,
     ghv_180,
     ghv_179,
     ghv_178,
     ghv_177,
     ghv_176,
     ghv_175,
     ghv_174,
     ghv_173,
     ghv_172,
     ghv_171,
     ghv_170,
     ghv_169,
     ghv_168,
     ghv_167,
     ghv_166,
     ghv_165,
     ghv_164,
     ghv_163,
     ghv_162,
     ghv_161,
     ghv_160,
     ghv_159,
     ghv_158,
     ghv_157,
     ghv_156,
     ghv_155,
     ghv_154,
     ghv_153,
     ghv_152,
     ghv_151,
     ghv_150,
     ghv_149,
     ghv_148,
     ghv_147,
     ghv_146,
     ghv_145,
     ghv_144,
     ghv_143,
     ghv_142,
     ghv_141,
     ghv_140,
     ghv_139,
     ghv_138,
     ghv_137,
     ghv_136,
     ghv_135,
     ghv_134,
     ghv_133,
     ghv_132,
     ghv_131,
     ghv_130,
     ghv_129,
     ghv_128,
     ghv_127,
     ghv_126,
     ghv_125,
     ghv_124,
     ghv_123,
     ghv_122,
     ghv_121,
     ghv_120,
     ghv_119,
     ghv_118,
     ghv_117,
     ghv_116,
     ghv_115,
     ghv_114,
     ghv_113,
     ghv_112,
     ghv_111,
     ghv_110,
     ghv_109,
     ghv_108,
     ghv_107,
     ghv_106,
     ghv_105,
     ghv_104,
     ghv_103,
     ghv_102,
     ghv_101,
     ghv_100,
     ghv_99,
     ghv_98,
     ghv_97,
     ghv_96,
     ghv_95,
     ghv_94,
     ghv_93,
     ghv_92,
     ghv_91,
     ghv_90,
     ghv_89,
     ghv_88,
     ghv_87,
     ghv_86,
     ghv_85,
     ghv_84,
     ghv_83,
     ghv_82,
     ghv_81,
     ghv_80,
     ghv_79,
     ghv_78,
     ghv_77,
     ghv_76,
     ghv_75,
     ghv_74,
     ghv_73,
     ghv_72,
     ghv_71,
     ghv_70,
     ghv_69,
     ghv_68,
     ghv_67,
     ghv_66,
     ghv_65,
     ghv_64,
     ghv_63,
     ghv_62,
     ghv_61,
     ghv_60,
     ghv_59,
     ghv_58,
     ghv_57,
     ghv_56,
     ghv_55,
     ghv_54,
     ghv_53,
     ghv_52,
     ghv_51,
     ghv_50,
     ghv_49,
     ghv_48,
     ghv_47,
     ghv_46,
     ghv_45,
     ghv_44,
     ghv_43,
     ghv_42,
     ghv_41,
     ghv_40,
     ghv_39,
     ghv_38,
     ghv_37,
     ghv_36,
     ghv_35,
     ghv_34,
     ghv_33,
     ghv_32,
     ghv_31,
     ghv_30,
     ghv_29,
     ghv_28,
     ghv_27,
     ghv_26,
     ghv_25,
     ghv_24,
     ghv_23,
     ghv_22,
     ghv_21,
     ghv_20,
     ghv_19,
     ghv_18,
     ghv_17,
     ghv_16,
     ghv_15,
     ghv_14,
     ghv_13,
     ghv_12,
     ghv_11,
     ghv_10,
     ghv_9,
     ghv_8,
     ghv_7,
     ghv_6,
     ghv_5,
     ghv_4,
     ghv_3,
     ghv_2,
     ghv_1,
     ghv_0};
  wire [511:0]     _GEN_20 =
    {504'h0, 8'(do_redirect_dup_next_bits_r_cfiUpdate_histPtr_value + 8'h1)};
  wire [511:0]     _oldFh_dup_3_hist_1_folded_hist_T_29 =
    _oldFh_dup_3_hist_1_folded_hist_T_26 >> _GEN_20;
  wire [1:0]       _GEN_21 =
    _oldFh_dup_3_hist_1_folded_hist_T_29[1:0]
    ^ _oldFh_dup_3_hist_1_folded_hist_T_29[12:11];
  wire [511:0]     _oldFh_dup_3_hist_2_folded_hist_T_26 =
    {ghv_255,
     ghv_254,
     ghv_253,
     ghv_252,
     ghv_251,
     ghv_250,
     ghv_249,
     ghv_248,
     ghv_247,
     ghv_246,
     ghv_245,
     ghv_244,
     ghv_243,
     ghv_242,
     ghv_241,
     ghv_240,
     ghv_239,
     ghv_238,
     ghv_237,
     ghv_236,
     ghv_235,
     ghv_234,
     ghv_233,
     ghv_232,
     ghv_231,
     ghv_230,
     ghv_229,
     ghv_228,
     ghv_227,
     ghv_226,
     ghv_225,
     ghv_224,
     ghv_223,
     ghv_222,
     ghv_221,
     ghv_220,
     ghv_219,
     ghv_218,
     ghv_217,
     ghv_216,
     ghv_215,
     ghv_214,
     ghv_213,
     ghv_212,
     ghv_211,
     ghv_210,
     ghv_209,
     ghv_208,
     ghv_207,
     ghv_206,
     ghv_205,
     ghv_204,
     ghv_203,
     ghv_202,
     ghv_201,
     ghv_200,
     ghv_199,
     ghv_198,
     ghv_197,
     ghv_196,
     ghv_195,
     ghv_194,
     ghv_193,
     ghv_192,
     ghv_191,
     ghv_190,
     ghv_189,
     ghv_188,
     ghv_187,
     ghv_186,
     ghv_185,
     ghv_184,
     ghv_183,
     ghv_182,
     ghv_181,
     ghv_180,
     ghv_179,
     ghv_178,
     ghv_177,
     ghv_176,
     ghv_175,
     ghv_174,
     ghv_173,
     ghv_172,
     ghv_171,
     ghv_170,
     ghv_169,
     ghv_168,
     ghv_167,
     ghv_166,
     ghv_165,
     ghv_164,
     ghv_163,
     ghv_162,
     ghv_161,
     ghv_160,
     ghv_159,
     ghv_158,
     ghv_157,
     ghv_156,
     ghv_155,
     ghv_154,
     ghv_153,
     ghv_152,
     ghv_151,
     ghv_150,
     ghv_149,
     ghv_148,
     ghv_147,
     ghv_146,
     ghv_145,
     ghv_144,
     ghv_143,
     ghv_142,
     ghv_141,
     ghv_140,
     ghv_139,
     ghv_138,
     ghv_137,
     ghv_136,
     ghv_135,
     ghv_134,
     ghv_133,
     ghv_132,
     ghv_131,
     ghv_130,
     ghv_129,
     ghv_128,
     ghv_127,
     ghv_126,
     ghv_125,
     ghv_124,
     ghv_123,
     ghv_122,
     ghv_121,
     ghv_120,
     ghv_119,
     ghv_118,
     ghv_117,
     ghv_116,
     ghv_115,
     ghv_114,
     ghv_113,
     ghv_112,
     ghv_111,
     ghv_110,
     ghv_109,
     ghv_108,
     ghv_107,
     ghv_106,
     ghv_105,
     ghv_104,
     ghv_103,
     ghv_102,
     ghv_101,
     ghv_100,
     ghv_99,
     ghv_98,
     ghv_97,
     ghv_96,
     ghv_95,
     ghv_94,
     ghv_93,
     ghv_92,
     ghv_91,
     ghv_90,
     ghv_89,
     ghv_88,
     ghv_87,
     ghv_86,
     ghv_85,
     ghv_84,
     ghv_83,
     ghv_82,
     ghv_81,
     ghv_80,
     ghv_79,
     ghv_78,
     ghv_77,
     ghv_76,
     ghv_75,
     ghv_74,
     ghv_73,
     ghv_72,
     ghv_71,
     ghv_70,
     ghv_69,
     ghv_68,
     ghv_67,
     ghv_66,
     ghv_65,
     ghv_64,
     ghv_63,
     ghv_62,
     ghv_61,
     ghv_60,
     ghv_59,
     ghv_58,
     ghv_57,
     ghv_56,
     ghv_55,
     ghv_54,
     ghv_53,
     ghv_52,
     ghv_51,
     ghv_50,
     ghv_49,
     ghv_48,
     ghv_47,
     ghv_46,
     ghv_45,
     ghv_44,
     ghv_43,
     ghv_42,
     ghv_41,
     ghv_40,
     ghv_39,
     ghv_38,
     ghv_37,
     ghv_36,
     ghv_35,
     ghv_34,
     ghv_33,
     ghv_32,
     ghv_31,
     ghv_30,
     ghv_29,
     ghv_28,
     ghv_27,
     ghv_26,
     ghv_25,
     ghv_24,
     ghv_23,
     ghv_22,
     ghv_21,
     ghv_20,
     ghv_19,
     ghv_18,
     ghv_17,
     ghv_16,
     ghv_15,
     ghv_14,
     ghv_13,
     ghv_12,
     ghv_11,
     ghv_10,
     ghv_9,
     ghv_8,
     ghv_7,
     ghv_6,
     ghv_5,
     ghv_4,
     ghv_3,
     ghv_2,
     ghv_1,
     ghv_0,
     ghv_255,
     ghv_254,
     ghv_253,
     ghv_252,
     ghv_251,
     ghv_250,
     ghv_249,
     ghv_248,
     ghv_247,
     ghv_246,
     ghv_245,
     ghv_244,
     ghv_243,
     ghv_242,
     ghv_241,
     ghv_240,
     ghv_239,
     ghv_238,
     ghv_237,
     ghv_236,
     ghv_235,
     ghv_234,
     ghv_233,
     ghv_232,
     ghv_231,
     ghv_230,
     ghv_229,
     ghv_228,
     ghv_227,
     ghv_226,
     ghv_225,
     ghv_224,
     ghv_223,
     ghv_222,
     ghv_221,
     ghv_220,
     ghv_219,
     ghv_218,
     ghv_217,
     ghv_216,
     ghv_215,
     ghv_214,
     ghv_213,
     ghv_212,
     ghv_211,
     ghv_210,
     ghv_209,
     ghv_208,
     ghv_207,
     ghv_206,
     ghv_205,
     ghv_204,
     ghv_203,
     ghv_202,
     ghv_201,
     ghv_200,
     ghv_199,
     ghv_198,
     ghv_197,
     ghv_196,
     ghv_195,
     ghv_194,
     ghv_193,
     ghv_192,
     ghv_191,
     ghv_190,
     ghv_189,
     ghv_188,
     ghv_187,
     ghv_186,
     ghv_185,
     ghv_184,
     ghv_183,
     ghv_182,
     ghv_181,
     ghv_180,
     ghv_179,
     ghv_178,
     ghv_177,
     ghv_176,
     ghv_175,
     ghv_174,
     ghv_173,
     ghv_172,
     ghv_171,
     ghv_170,
     ghv_169,
     ghv_168,
     ghv_167,
     ghv_166,
     ghv_165,
     ghv_164,
     ghv_163,
     ghv_162,
     ghv_161,
     ghv_160,
     ghv_159,
     ghv_158,
     ghv_157,
     ghv_156,
     ghv_155,
     ghv_154,
     ghv_153,
     ghv_152,
     ghv_151,
     ghv_150,
     ghv_149,
     ghv_148,
     ghv_147,
     ghv_146,
     ghv_145,
     ghv_144,
     ghv_143,
     ghv_142,
     ghv_141,
     ghv_140,
     ghv_139,
     ghv_138,
     ghv_137,
     ghv_136,
     ghv_135,
     ghv_134,
     ghv_133,
     ghv_132,
     ghv_131,
     ghv_130,
     ghv_129,
     ghv_128,
     ghv_127,
     ghv_126,
     ghv_125,
     ghv_124,
     ghv_123,
     ghv_122,
     ghv_121,
     ghv_120,
     ghv_119,
     ghv_118,
     ghv_117,
     ghv_116,
     ghv_115,
     ghv_114,
     ghv_113,
     ghv_112,
     ghv_111,
     ghv_110,
     ghv_109,
     ghv_108,
     ghv_107,
     ghv_106,
     ghv_105,
     ghv_104,
     ghv_103,
     ghv_102,
     ghv_101,
     ghv_100,
     ghv_99,
     ghv_98,
     ghv_97,
     ghv_96,
     ghv_95,
     ghv_94,
     ghv_93,
     ghv_92,
     ghv_91,
     ghv_90,
     ghv_89,
     ghv_88,
     ghv_87,
     ghv_86,
     ghv_85,
     ghv_84,
     ghv_83,
     ghv_82,
     ghv_81,
     ghv_80,
     ghv_79,
     ghv_78,
     ghv_77,
     ghv_76,
     ghv_75,
     ghv_74,
     ghv_73,
     ghv_72,
     ghv_71,
     ghv_70,
     ghv_69,
     ghv_68,
     ghv_67,
     ghv_66,
     ghv_65,
     ghv_64,
     ghv_63,
     ghv_62,
     ghv_61,
     ghv_60,
     ghv_59,
     ghv_58,
     ghv_57,
     ghv_56,
     ghv_55,
     ghv_54,
     ghv_53,
     ghv_52,
     ghv_51,
     ghv_50,
     ghv_49,
     ghv_48,
     ghv_47,
     ghv_46,
     ghv_45,
     ghv_44,
     ghv_43,
     ghv_42,
     ghv_41,
     ghv_40,
     ghv_39,
     ghv_38,
     ghv_37,
     ghv_36,
     ghv_35,
     ghv_34,
     ghv_33,
     ghv_32,
     ghv_31,
     ghv_30,
     ghv_29,
     ghv_28,
     ghv_27,
     ghv_26,
     ghv_25,
     ghv_24,
     ghv_23,
     ghv_22,
     ghv_21,
     ghv_20,
     ghv_19,
     ghv_18,
     ghv_17,
     ghv_16,
     ghv_15,
     ghv_14,
     ghv_13,
     ghv_12,
     ghv_11,
     ghv_10,
     ghv_9,
     ghv_8,
     ghv_7,
     ghv_6,
     ghv_5,
     ghv_4,
     ghv_3,
     ghv_2,
     ghv_1,
     ghv_0};
  wire [511:0]     _oldFh_dup_3_hist_2_folded_hist_T_29 =
    _oldFh_dup_3_hist_2_folded_hist_T_26 >> _GEN_20;
  wire [7:0]       updated_fh_dup_res_hist_2_fh_9_folded_hist =
    _oldFh_dup_3_hist_2_folded_hist_T_29[7:0]
    ^ _oldFh_dup_3_hist_2_folded_hist_T_29[15:8];
  wire [511:0]     _oldFh_dup_3_hist_3_folded_hist_T_32 =
    {ghv_255,
     ghv_254,
     ghv_253,
     ghv_252,
     ghv_251,
     ghv_250,
     ghv_249,
     ghv_248,
     ghv_247,
     ghv_246,
     ghv_245,
     ghv_244,
     ghv_243,
     ghv_242,
     ghv_241,
     ghv_240,
     ghv_239,
     ghv_238,
     ghv_237,
     ghv_236,
     ghv_235,
     ghv_234,
     ghv_233,
     ghv_232,
     ghv_231,
     ghv_230,
     ghv_229,
     ghv_228,
     ghv_227,
     ghv_226,
     ghv_225,
     ghv_224,
     ghv_223,
     ghv_222,
     ghv_221,
     ghv_220,
     ghv_219,
     ghv_218,
     ghv_217,
     ghv_216,
     ghv_215,
     ghv_214,
     ghv_213,
     ghv_212,
     ghv_211,
     ghv_210,
     ghv_209,
     ghv_208,
     ghv_207,
     ghv_206,
     ghv_205,
     ghv_204,
     ghv_203,
     ghv_202,
     ghv_201,
     ghv_200,
     ghv_199,
     ghv_198,
     ghv_197,
     ghv_196,
     ghv_195,
     ghv_194,
     ghv_193,
     ghv_192,
     ghv_191,
     ghv_190,
     ghv_189,
     ghv_188,
     ghv_187,
     ghv_186,
     ghv_185,
     ghv_184,
     ghv_183,
     ghv_182,
     ghv_181,
     ghv_180,
     ghv_179,
     ghv_178,
     ghv_177,
     ghv_176,
     ghv_175,
     ghv_174,
     ghv_173,
     ghv_172,
     ghv_171,
     ghv_170,
     ghv_169,
     ghv_168,
     ghv_167,
     ghv_166,
     ghv_165,
     ghv_164,
     ghv_163,
     ghv_162,
     ghv_161,
     ghv_160,
     ghv_159,
     ghv_158,
     ghv_157,
     ghv_156,
     ghv_155,
     ghv_154,
     ghv_153,
     ghv_152,
     ghv_151,
     ghv_150,
     ghv_149,
     ghv_148,
     ghv_147,
     ghv_146,
     ghv_145,
     ghv_144,
     ghv_143,
     ghv_142,
     ghv_141,
     ghv_140,
     ghv_139,
     ghv_138,
     ghv_137,
     ghv_136,
     ghv_135,
     ghv_134,
     ghv_133,
     ghv_132,
     ghv_131,
     ghv_130,
     ghv_129,
     ghv_128,
     ghv_127,
     ghv_126,
     ghv_125,
     ghv_124,
     ghv_123,
     ghv_122,
     ghv_121,
     ghv_120,
     ghv_119,
     ghv_118,
     ghv_117,
     ghv_116,
     ghv_115,
     ghv_114,
     ghv_113,
     ghv_112,
     ghv_111,
     ghv_110,
     ghv_109,
     ghv_108,
     ghv_107,
     ghv_106,
     ghv_105,
     ghv_104,
     ghv_103,
     ghv_102,
     ghv_101,
     ghv_100,
     ghv_99,
     ghv_98,
     ghv_97,
     ghv_96,
     ghv_95,
     ghv_94,
     ghv_93,
     ghv_92,
     ghv_91,
     ghv_90,
     ghv_89,
     ghv_88,
     ghv_87,
     ghv_86,
     ghv_85,
     ghv_84,
     ghv_83,
     ghv_82,
     ghv_81,
     ghv_80,
     ghv_79,
     ghv_78,
     ghv_77,
     ghv_76,
     ghv_75,
     ghv_74,
     ghv_73,
     ghv_72,
     ghv_71,
     ghv_70,
     ghv_69,
     ghv_68,
     ghv_67,
     ghv_66,
     ghv_65,
     ghv_64,
     ghv_63,
     ghv_62,
     ghv_61,
     ghv_60,
     ghv_59,
     ghv_58,
     ghv_57,
     ghv_56,
     ghv_55,
     ghv_54,
     ghv_53,
     ghv_52,
     ghv_51,
     ghv_50,
     ghv_49,
     ghv_48,
     ghv_47,
     ghv_46,
     ghv_45,
     ghv_44,
     ghv_43,
     ghv_42,
     ghv_41,
     ghv_40,
     ghv_39,
     ghv_38,
     ghv_37,
     ghv_36,
     ghv_35,
     ghv_34,
     ghv_33,
     ghv_32,
     ghv_31,
     ghv_30,
     ghv_29,
     ghv_28,
     ghv_27,
     ghv_26,
     ghv_25,
     ghv_24,
     ghv_23,
     ghv_22,
     ghv_21,
     ghv_20,
     ghv_19,
     ghv_18,
     ghv_17,
     ghv_16,
     ghv_15,
     ghv_14,
     ghv_13,
     ghv_12,
     ghv_11,
     ghv_10,
     ghv_9,
     ghv_8,
     ghv_7,
     ghv_6,
     ghv_5,
     ghv_4,
     ghv_3,
     ghv_2,
     ghv_1,
     ghv_0,
     ghv_255,
     ghv_254,
     ghv_253,
     ghv_252,
     ghv_251,
     ghv_250,
     ghv_249,
     ghv_248,
     ghv_247,
     ghv_246,
     ghv_245,
     ghv_244,
     ghv_243,
     ghv_242,
     ghv_241,
     ghv_240,
     ghv_239,
     ghv_238,
     ghv_237,
     ghv_236,
     ghv_235,
     ghv_234,
     ghv_233,
     ghv_232,
     ghv_231,
     ghv_230,
     ghv_229,
     ghv_228,
     ghv_227,
     ghv_226,
     ghv_225,
     ghv_224,
     ghv_223,
     ghv_222,
     ghv_221,
     ghv_220,
     ghv_219,
     ghv_218,
     ghv_217,
     ghv_216,
     ghv_215,
     ghv_214,
     ghv_213,
     ghv_212,
     ghv_211,
     ghv_210,
     ghv_209,
     ghv_208,
     ghv_207,
     ghv_206,
     ghv_205,
     ghv_204,
     ghv_203,
     ghv_202,
     ghv_201,
     ghv_200,
     ghv_199,
     ghv_198,
     ghv_197,
     ghv_196,
     ghv_195,
     ghv_194,
     ghv_193,
     ghv_192,
     ghv_191,
     ghv_190,
     ghv_189,
     ghv_188,
     ghv_187,
     ghv_186,
     ghv_185,
     ghv_184,
     ghv_183,
     ghv_182,
     ghv_181,
     ghv_180,
     ghv_179,
     ghv_178,
     ghv_177,
     ghv_176,
     ghv_175,
     ghv_174,
     ghv_173,
     ghv_172,
     ghv_171,
     ghv_170,
     ghv_169,
     ghv_168,
     ghv_167,
     ghv_166,
     ghv_165,
     ghv_164,
     ghv_163,
     ghv_162,
     ghv_161,
     ghv_160,
     ghv_159,
     ghv_158,
     ghv_157,
     ghv_156,
     ghv_155,
     ghv_154,
     ghv_153,
     ghv_152,
     ghv_151,
     ghv_150,
     ghv_149,
     ghv_148,
     ghv_147,
     ghv_146,
     ghv_145,
     ghv_144,
     ghv_143,
     ghv_142,
     ghv_141,
     ghv_140,
     ghv_139,
     ghv_138,
     ghv_137,
     ghv_136,
     ghv_135,
     ghv_134,
     ghv_133,
     ghv_132,
     ghv_131,
     ghv_130,
     ghv_129,
     ghv_128,
     ghv_127,
     ghv_126,
     ghv_125,
     ghv_124,
     ghv_123,
     ghv_122,
     ghv_121,
     ghv_120,
     ghv_119,
     ghv_118,
     ghv_117,
     ghv_116,
     ghv_115,
     ghv_114,
     ghv_113,
     ghv_112,
     ghv_111,
     ghv_110,
     ghv_109,
     ghv_108,
     ghv_107,
     ghv_106,
     ghv_105,
     ghv_104,
     ghv_103,
     ghv_102,
     ghv_101,
     ghv_100,
     ghv_99,
     ghv_98,
     ghv_97,
     ghv_96,
     ghv_95,
     ghv_94,
     ghv_93,
     ghv_92,
     ghv_91,
     ghv_90,
     ghv_89,
     ghv_88,
     ghv_87,
     ghv_86,
     ghv_85,
     ghv_84,
     ghv_83,
     ghv_82,
     ghv_81,
     ghv_80,
     ghv_79,
     ghv_78,
     ghv_77,
     ghv_76,
     ghv_75,
     ghv_74,
     ghv_73,
     ghv_72,
     ghv_71,
     ghv_70,
     ghv_69,
     ghv_68,
     ghv_67,
     ghv_66,
     ghv_65,
     ghv_64,
     ghv_63,
     ghv_62,
     ghv_61,
     ghv_60,
     ghv_59,
     ghv_58,
     ghv_57,
     ghv_56,
     ghv_55,
     ghv_54,
     ghv_53,
     ghv_52,
     ghv_51,
     ghv_50,
     ghv_49,
     ghv_48,
     ghv_47,
     ghv_46,
     ghv_45,
     ghv_44,
     ghv_43,
     ghv_42,
     ghv_41,
     ghv_40,
     ghv_39,
     ghv_38,
     ghv_37,
     ghv_36,
     ghv_35,
     ghv_34,
     ghv_33,
     ghv_32,
     ghv_31,
     ghv_30,
     ghv_29,
     ghv_28,
     ghv_27,
     ghv_26,
     ghv_25,
     ghv_24,
     ghv_23,
     ghv_22,
     ghv_21,
     ghv_20,
     ghv_19,
     ghv_18,
     ghv_17,
     ghv_16,
     ghv_15,
     ghv_14,
     ghv_13,
     ghv_12,
     ghv_11,
     ghv_10,
     ghv_9,
     ghv_8,
     ghv_7,
     ghv_6,
     ghv_5,
     ghv_4,
     ghv_3,
     ghv_2,
     ghv_1,
     ghv_0};
  wire [511:0]     _oldFh_dup_3_hist_3_folded_hist_T_35 =
    _oldFh_dup_3_hist_3_folded_hist_T_32 >> _GEN_20;
  wire [7:0]       updated_fh_dup_res_hist_3_fh_9_folded_hist =
    _oldFh_dup_3_hist_3_folded_hist_T_35[7:0] ^ _oldFh_dup_3_hist_3_folded_hist_T_35[15:8]
    ^ _oldFh_dup_3_hist_3_folded_hist_T_35[23:16]
    ^ _oldFh_dup_3_hist_3_folded_hist_T_35[31:24];
  wire [511:0]     _oldFh_dup_3_hist_4_folded_hist_T_26 =
    {ghv_255,
     ghv_254,
     ghv_253,
     ghv_252,
     ghv_251,
     ghv_250,
     ghv_249,
     ghv_248,
     ghv_247,
     ghv_246,
     ghv_245,
     ghv_244,
     ghv_243,
     ghv_242,
     ghv_241,
     ghv_240,
     ghv_239,
     ghv_238,
     ghv_237,
     ghv_236,
     ghv_235,
     ghv_234,
     ghv_233,
     ghv_232,
     ghv_231,
     ghv_230,
     ghv_229,
     ghv_228,
     ghv_227,
     ghv_226,
     ghv_225,
     ghv_224,
     ghv_223,
     ghv_222,
     ghv_221,
     ghv_220,
     ghv_219,
     ghv_218,
     ghv_217,
     ghv_216,
     ghv_215,
     ghv_214,
     ghv_213,
     ghv_212,
     ghv_211,
     ghv_210,
     ghv_209,
     ghv_208,
     ghv_207,
     ghv_206,
     ghv_205,
     ghv_204,
     ghv_203,
     ghv_202,
     ghv_201,
     ghv_200,
     ghv_199,
     ghv_198,
     ghv_197,
     ghv_196,
     ghv_195,
     ghv_194,
     ghv_193,
     ghv_192,
     ghv_191,
     ghv_190,
     ghv_189,
     ghv_188,
     ghv_187,
     ghv_186,
     ghv_185,
     ghv_184,
     ghv_183,
     ghv_182,
     ghv_181,
     ghv_180,
     ghv_179,
     ghv_178,
     ghv_177,
     ghv_176,
     ghv_175,
     ghv_174,
     ghv_173,
     ghv_172,
     ghv_171,
     ghv_170,
     ghv_169,
     ghv_168,
     ghv_167,
     ghv_166,
     ghv_165,
     ghv_164,
     ghv_163,
     ghv_162,
     ghv_161,
     ghv_160,
     ghv_159,
     ghv_158,
     ghv_157,
     ghv_156,
     ghv_155,
     ghv_154,
     ghv_153,
     ghv_152,
     ghv_151,
     ghv_150,
     ghv_149,
     ghv_148,
     ghv_147,
     ghv_146,
     ghv_145,
     ghv_144,
     ghv_143,
     ghv_142,
     ghv_141,
     ghv_140,
     ghv_139,
     ghv_138,
     ghv_137,
     ghv_136,
     ghv_135,
     ghv_134,
     ghv_133,
     ghv_132,
     ghv_131,
     ghv_130,
     ghv_129,
     ghv_128,
     ghv_127,
     ghv_126,
     ghv_125,
     ghv_124,
     ghv_123,
     ghv_122,
     ghv_121,
     ghv_120,
     ghv_119,
     ghv_118,
     ghv_117,
     ghv_116,
     ghv_115,
     ghv_114,
     ghv_113,
     ghv_112,
     ghv_111,
     ghv_110,
     ghv_109,
     ghv_108,
     ghv_107,
     ghv_106,
     ghv_105,
     ghv_104,
     ghv_103,
     ghv_102,
     ghv_101,
     ghv_100,
     ghv_99,
     ghv_98,
     ghv_97,
     ghv_96,
     ghv_95,
     ghv_94,
     ghv_93,
     ghv_92,
     ghv_91,
     ghv_90,
     ghv_89,
     ghv_88,
     ghv_87,
     ghv_86,
     ghv_85,
     ghv_84,
     ghv_83,
     ghv_82,
     ghv_81,
     ghv_80,
     ghv_79,
     ghv_78,
     ghv_77,
     ghv_76,
     ghv_75,
     ghv_74,
     ghv_73,
     ghv_72,
     ghv_71,
     ghv_70,
     ghv_69,
     ghv_68,
     ghv_67,
     ghv_66,
     ghv_65,
     ghv_64,
     ghv_63,
     ghv_62,
     ghv_61,
     ghv_60,
     ghv_59,
     ghv_58,
     ghv_57,
     ghv_56,
     ghv_55,
     ghv_54,
     ghv_53,
     ghv_52,
     ghv_51,
     ghv_50,
     ghv_49,
     ghv_48,
     ghv_47,
     ghv_46,
     ghv_45,
     ghv_44,
     ghv_43,
     ghv_42,
     ghv_41,
     ghv_40,
     ghv_39,
     ghv_38,
     ghv_37,
     ghv_36,
     ghv_35,
     ghv_34,
     ghv_33,
     ghv_32,
     ghv_31,
     ghv_30,
     ghv_29,
     ghv_28,
     ghv_27,
     ghv_26,
     ghv_25,
     ghv_24,
     ghv_23,
     ghv_22,
     ghv_21,
     ghv_20,
     ghv_19,
     ghv_18,
     ghv_17,
     ghv_16,
     ghv_15,
     ghv_14,
     ghv_13,
     ghv_12,
     ghv_11,
     ghv_10,
     ghv_9,
     ghv_8,
     ghv_7,
     ghv_6,
     ghv_5,
     ghv_4,
     ghv_3,
     ghv_2,
     ghv_1,
     ghv_0,
     ghv_255,
     ghv_254,
     ghv_253,
     ghv_252,
     ghv_251,
     ghv_250,
     ghv_249,
     ghv_248,
     ghv_247,
     ghv_246,
     ghv_245,
     ghv_244,
     ghv_243,
     ghv_242,
     ghv_241,
     ghv_240,
     ghv_239,
     ghv_238,
     ghv_237,
     ghv_236,
     ghv_235,
     ghv_234,
     ghv_233,
     ghv_232,
     ghv_231,
     ghv_230,
     ghv_229,
     ghv_228,
     ghv_227,
     ghv_226,
     ghv_225,
     ghv_224,
     ghv_223,
     ghv_222,
     ghv_221,
     ghv_220,
     ghv_219,
     ghv_218,
     ghv_217,
     ghv_216,
     ghv_215,
     ghv_214,
     ghv_213,
     ghv_212,
     ghv_211,
     ghv_210,
     ghv_209,
     ghv_208,
     ghv_207,
     ghv_206,
     ghv_205,
     ghv_204,
     ghv_203,
     ghv_202,
     ghv_201,
     ghv_200,
     ghv_199,
     ghv_198,
     ghv_197,
     ghv_196,
     ghv_195,
     ghv_194,
     ghv_193,
     ghv_192,
     ghv_191,
     ghv_190,
     ghv_189,
     ghv_188,
     ghv_187,
     ghv_186,
     ghv_185,
     ghv_184,
     ghv_183,
     ghv_182,
     ghv_181,
     ghv_180,
     ghv_179,
     ghv_178,
     ghv_177,
     ghv_176,
     ghv_175,
     ghv_174,
     ghv_173,
     ghv_172,
     ghv_171,
     ghv_170,
     ghv_169,
     ghv_168,
     ghv_167,
     ghv_166,
     ghv_165,
     ghv_164,
     ghv_163,
     ghv_162,
     ghv_161,
     ghv_160,
     ghv_159,
     ghv_158,
     ghv_157,
     ghv_156,
     ghv_155,
     ghv_154,
     ghv_153,
     ghv_152,
     ghv_151,
     ghv_150,
     ghv_149,
     ghv_148,
     ghv_147,
     ghv_146,
     ghv_145,
     ghv_144,
     ghv_143,
     ghv_142,
     ghv_141,
     ghv_140,
     ghv_139,
     ghv_138,
     ghv_137,
     ghv_136,
     ghv_135,
     ghv_134,
     ghv_133,
     ghv_132,
     ghv_131,
     ghv_130,
     ghv_129,
     ghv_128,
     ghv_127,
     ghv_126,
     ghv_125,
     ghv_124,
     ghv_123,
     ghv_122,
     ghv_121,
     ghv_120,
     ghv_119,
     ghv_118,
     ghv_117,
     ghv_116,
     ghv_115,
     ghv_114,
     ghv_113,
     ghv_112,
     ghv_111,
     ghv_110,
     ghv_109,
     ghv_108,
     ghv_107,
     ghv_106,
     ghv_105,
     ghv_104,
     ghv_103,
     ghv_102,
     ghv_101,
     ghv_100,
     ghv_99,
     ghv_98,
     ghv_97,
     ghv_96,
     ghv_95,
     ghv_94,
     ghv_93,
     ghv_92,
     ghv_91,
     ghv_90,
     ghv_89,
     ghv_88,
     ghv_87,
     ghv_86,
     ghv_85,
     ghv_84,
     ghv_83,
     ghv_82,
     ghv_81,
     ghv_80,
     ghv_79,
     ghv_78,
     ghv_77,
     ghv_76,
     ghv_75,
     ghv_74,
     ghv_73,
     ghv_72,
     ghv_71,
     ghv_70,
     ghv_69,
     ghv_68,
     ghv_67,
     ghv_66,
     ghv_65,
     ghv_64,
     ghv_63,
     ghv_62,
     ghv_61,
     ghv_60,
     ghv_59,
     ghv_58,
     ghv_57,
     ghv_56,
     ghv_55,
     ghv_54,
     ghv_53,
     ghv_52,
     ghv_51,
     ghv_50,
     ghv_49,
     ghv_48,
     ghv_47,
     ghv_46,
     ghv_45,
     ghv_44,
     ghv_43,
     ghv_42,
     ghv_41,
     ghv_40,
     ghv_39,
     ghv_38,
     ghv_37,
     ghv_36,
     ghv_35,
     ghv_34,
     ghv_33,
     ghv_32,
     ghv_31,
     ghv_30,
     ghv_29,
     ghv_28,
     ghv_27,
     ghv_26,
     ghv_25,
     ghv_24,
     ghv_23,
     ghv_22,
     ghv_21,
     ghv_20,
     ghv_19,
     ghv_18,
     ghv_17,
     ghv_16,
     ghv_15,
     ghv_14,
     ghv_13,
     ghv_12,
     ghv_11,
     ghv_10,
     ghv_9,
     ghv_8,
     ghv_7,
     ghv_6,
     ghv_5,
     ghv_4,
     ghv_3,
     ghv_2,
     ghv_1,
     ghv_0};
  wire [511:0]     _oldFh_dup_3_hist_4_folded_hist_T_29 =
    _oldFh_dup_3_hist_4_folded_hist_T_26 >> _GEN_20;
  wire [4:0]       _GEN_22 =
    _oldFh_dup_3_hist_4_folded_hist_T_29[4:0]
    ^ _oldFh_dup_3_hist_4_folded_hist_T_29[12:8];
  wire [511:0]     _oldFh_dup_3_hist_5_folded_hist_T_71 =
    {ghv_255,
     ghv_254,
     ghv_253,
     ghv_252,
     ghv_251,
     ghv_250,
     ghv_249,
     ghv_248,
     ghv_247,
     ghv_246,
     ghv_245,
     ghv_244,
     ghv_243,
     ghv_242,
     ghv_241,
     ghv_240,
     ghv_239,
     ghv_238,
     ghv_237,
     ghv_236,
     ghv_235,
     ghv_234,
     ghv_233,
     ghv_232,
     ghv_231,
     ghv_230,
     ghv_229,
     ghv_228,
     ghv_227,
     ghv_226,
     ghv_225,
     ghv_224,
     ghv_223,
     ghv_222,
     ghv_221,
     ghv_220,
     ghv_219,
     ghv_218,
     ghv_217,
     ghv_216,
     ghv_215,
     ghv_214,
     ghv_213,
     ghv_212,
     ghv_211,
     ghv_210,
     ghv_209,
     ghv_208,
     ghv_207,
     ghv_206,
     ghv_205,
     ghv_204,
     ghv_203,
     ghv_202,
     ghv_201,
     ghv_200,
     ghv_199,
     ghv_198,
     ghv_197,
     ghv_196,
     ghv_195,
     ghv_194,
     ghv_193,
     ghv_192,
     ghv_191,
     ghv_190,
     ghv_189,
     ghv_188,
     ghv_187,
     ghv_186,
     ghv_185,
     ghv_184,
     ghv_183,
     ghv_182,
     ghv_181,
     ghv_180,
     ghv_179,
     ghv_178,
     ghv_177,
     ghv_176,
     ghv_175,
     ghv_174,
     ghv_173,
     ghv_172,
     ghv_171,
     ghv_170,
     ghv_169,
     ghv_168,
     ghv_167,
     ghv_166,
     ghv_165,
     ghv_164,
     ghv_163,
     ghv_162,
     ghv_161,
     ghv_160,
     ghv_159,
     ghv_158,
     ghv_157,
     ghv_156,
     ghv_155,
     ghv_154,
     ghv_153,
     ghv_152,
     ghv_151,
     ghv_150,
     ghv_149,
     ghv_148,
     ghv_147,
     ghv_146,
     ghv_145,
     ghv_144,
     ghv_143,
     ghv_142,
     ghv_141,
     ghv_140,
     ghv_139,
     ghv_138,
     ghv_137,
     ghv_136,
     ghv_135,
     ghv_134,
     ghv_133,
     ghv_132,
     ghv_131,
     ghv_130,
     ghv_129,
     ghv_128,
     ghv_127,
     ghv_126,
     ghv_125,
     ghv_124,
     ghv_123,
     ghv_122,
     ghv_121,
     ghv_120,
     ghv_119,
     ghv_118,
     ghv_117,
     ghv_116,
     ghv_115,
     ghv_114,
     ghv_113,
     ghv_112,
     ghv_111,
     ghv_110,
     ghv_109,
     ghv_108,
     ghv_107,
     ghv_106,
     ghv_105,
     ghv_104,
     ghv_103,
     ghv_102,
     ghv_101,
     ghv_100,
     ghv_99,
     ghv_98,
     ghv_97,
     ghv_96,
     ghv_95,
     ghv_94,
     ghv_93,
     ghv_92,
     ghv_91,
     ghv_90,
     ghv_89,
     ghv_88,
     ghv_87,
     ghv_86,
     ghv_85,
     ghv_84,
     ghv_83,
     ghv_82,
     ghv_81,
     ghv_80,
     ghv_79,
     ghv_78,
     ghv_77,
     ghv_76,
     ghv_75,
     ghv_74,
     ghv_73,
     ghv_72,
     ghv_71,
     ghv_70,
     ghv_69,
     ghv_68,
     ghv_67,
     ghv_66,
     ghv_65,
     ghv_64,
     ghv_63,
     ghv_62,
     ghv_61,
     ghv_60,
     ghv_59,
     ghv_58,
     ghv_57,
     ghv_56,
     ghv_55,
     ghv_54,
     ghv_53,
     ghv_52,
     ghv_51,
     ghv_50,
     ghv_49,
     ghv_48,
     ghv_47,
     ghv_46,
     ghv_45,
     ghv_44,
     ghv_43,
     ghv_42,
     ghv_41,
     ghv_40,
     ghv_39,
     ghv_38,
     ghv_37,
     ghv_36,
     ghv_35,
     ghv_34,
     ghv_33,
     ghv_32,
     ghv_31,
     ghv_30,
     ghv_29,
     ghv_28,
     ghv_27,
     ghv_26,
     ghv_25,
     ghv_24,
     ghv_23,
     ghv_22,
     ghv_21,
     ghv_20,
     ghv_19,
     ghv_18,
     ghv_17,
     ghv_16,
     ghv_15,
     ghv_14,
     ghv_13,
     ghv_12,
     ghv_11,
     ghv_10,
     ghv_9,
     ghv_8,
     ghv_7,
     ghv_6,
     ghv_5,
     ghv_4,
     ghv_3,
     ghv_2,
     ghv_1,
     ghv_0,
     ghv_255,
     ghv_254,
     ghv_253,
     ghv_252,
     ghv_251,
     ghv_250,
     ghv_249,
     ghv_248,
     ghv_247,
     ghv_246,
     ghv_245,
     ghv_244,
     ghv_243,
     ghv_242,
     ghv_241,
     ghv_240,
     ghv_239,
     ghv_238,
     ghv_237,
     ghv_236,
     ghv_235,
     ghv_234,
     ghv_233,
     ghv_232,
     ghv_231,
     ghv_230,
     ghv_229,
     ghv_228,
     ghv_227,
     ghv_226,
     ghv_225,
     ghv_224,
     ghv_223,
     ghv_222,
     ghv_221,
     ghv_220,
     ghv_219,
     ghv_218,
     ghv_217,
     ghv_216,
     ghv_215,
     ghv_214,
     ghv_213,
     ghv_212,
     ghv_211,
     ghv_210,
     ghv_209,
     ghv_208,
     ghv_207,
     ghv_206,
     ghv_205,
     ghv_204,
     ghv_203,
     ghv_202,
     ghv_201,
     ghv_200,
     ghv_199,
     ghv_198,
     ghv_197,
     ghv_196,
     ghv_195,
     ghv_194,
     ghv_193,
     ghv_192,
     ghv_191,
     ghv_190,
     ghv_189,
     ghv_188,
     ghv_187,
     ghv_186,
     ghv_185,
     ghv_184,
     ghv_183,
     ghv_182,
     ghv_181,
     ghv_180,
     ghv_179,
     ghv_178,
     ghv_177,
     ghv_176,
     ghv_175,
     ghv_174,
     ghv_173,
     ghv_172,
     ghv_171,
     ghv_170,
     ghv_169,
     ghv_168,
     ghv_167,
     ghv_166,
     ghv_165,
     ghv_164,
     ghv_163,
     ghv_162,
     ghv_161,
     ghv_160,
     ghv_159,
     ghv_158,
     ghv_157,
     ghv_156,
     ghv_155,
     ghv_154,
     ghv_153,
     ghv_152,
     ghv_151,
     ghv_150,
     ghv_149,
     ghv_148,
     ghv_147,
     ghv_146,
     ghv_145,
     ghv_144,
     ghv_143,
     ghv_142,
     ghv_141,
     ghv_140,
     ghv_139,
     ghv_138,
     ghv_137,
     ghv_136,
     ghv_135,
     ghv_134,
     ghv_133,
     ghv_132,
     ghv_131,
     ghv_130,
     ghv_129,
     ghv_128,
     ghv_127,
     ghv_126,
     ghv_125,
     ghv_124,
     ghv_123,
     ghv_122,
     ghv_121,
     ghv_120,
     ghv_119,
     ghv_118,
     ghv_117,
     ghv_116,
     ghv_115,
     ghv_114,
     ghv_113,
     ghv_112,
     ghv_111,
     ghv_110,
     ghv_109,
     ghv_108,
     ghv_107,
     ghv_106,
     ghv_105,
     ghv_104,
     ghv_103,
     ghv_102,
     ghv_101,
     ghv_100,
     ghv_99,
     ghv_98,
     ghv_97,
     ghv_96,
     ghv_95,
     ghv_94,
     ghv_93,
     ghv_92,
     ghv_91,
     ghv_90,
     ghv_89,
     ghv_88,
     ghv_87,
     ghv_86,
     ghv_85,
     ghv_84,
     ghv_83,
     ghv_82,
     ghv_81,
     ghv_80,
     ghv_79,
     ghv_78,
     ghv_77,
     ghv_76,
     ghv_75,
     ghv_74,
     ghv_73,
     ghv_72,
     ghv_71,
     ghv_70,
     ghv_69,
     ghv_68,
     ghv_67,
     ghv_66,
     ghv_65,
     ghv_64,
     ghv_63,
     ghv_62,
     ghv_61,
     ghv_60,
     ghv_59,
     ghv_58,
     ghv_57,
     ghv_56,
     ghv_55,
     ghv_54,
     ghv_53,
     ghv_52,
     ghv_51,
     ghv_50,
     ghv_49,
     ghv_48,
     ghv_47,
     ghv_46,
     ghv_45,
     ghv_44,
     ghv_43,
     ghv_42,
     ghv_41,
     ghv_40,
     ghv_39,
     ghv_38,
     ghv_37,
     ghv_36,
     ghv_35,
     ghv_34,
     ghv_33,
     ghv_32,
     ghv_31,
     ghv_30,
     ghv_29,
     ghv_28,
     ghv_27,
     ghv_26,
     ghv_25,
     ghv_24,
     ghv_23,
     ghv_22,
     ghv_21,
     ghv_20,
     ghv_19,
     ghv_18,
     ghv_17,
     ghv_16,
     ghv_15,
     ghv_14,
     ghv_13,
     ghv_12,
     ghv_11,
     ghv_10,
     ghv_9,
     ghv_8,
     ghv_7,
     ghv_6,
     ghv_5,
     ghv_4,
     ghv_3,
     ghv_2,
     ghv_1,
     ghv_0};
  wire [511:0]     _oldFh_dup_3_hist_5_folded_hist_T_74 =
    _oldFh_dup_3_hist_5_folded_hist_T_71 >> _GEN_20;
  wire [6:0]       updated_fh_dup_res_hist_5_fh_9_folded_hist =
    _oldFh_dup_3_hist_5_folded_hist_T_74[6:0] ^ _oldFh_dup_3_hist_5_folded_hist_T_74[13:7]
    ^ _oldFh_dup_3_hist_5_folded_hist_T_74[20:14]
    ^ _oldFh_dup_3_hist_5_folded_hist_T_74[27:21]
    ^ _oldFh_dup_3_hist_5_folded_hist_T_74[34:28]
    ^ _oldFh_dup_3_hist_5_folded_hist_T_74[41:35]
    ^ _oldFh_dup_3_hist_5_folded_hist_T_74[48:42]
    ^ _oldFh_dup_3_hist_5_folded_hist_T_74[55:49]
    ^ _oldFh_dup_3_hist_5_folded_hist_T_74[62:56]
    ^ _oldFh_dup_3_hist_5_folded_hist_T_74[69:63]
    ^ _oldFh_dup_3_hist_5_folded_hist_T_74[76:70]
    ^ _oldFh_dup_3_hist_5_folded_hist_T_74[83:77]
    ^ _oldFh_dup_3_hist_5_folded_hist_T_74[90:84]
    ^ _oldFh_dup_3_hist_5_folded_hist_T_74[97:91]
    ^ _oldFh_dup_3_hist_5_folded_hist_T_74[104:98]
    ^ _oldFh_dup_3_hist_5_folded_hist_T_74[111:105]
    ^ _oldFh_dup_3_hist_5_folded_hist_T_74[118:112];
  wire [511:0]     _oldFh_dup_3_hist_6_folded_hist_T_26 =
    {ghv_255,
     ghv_254,
     ghv_253,
     ghv_252,
     ghv_251,
     ghv_250,
     ghv_249,
     ghv_248,
     ghv_247,
     ghv_246,
     ghv_245,
     ghv_244,
     ghv_243,
     ghv_242,
     ghv_241,
     ghv_240,
     ghv_239,
     ghv_238,
     ghv_237,
     ghv_236,
     ghv_235,
     ghv_234,
     ghv_233,
     ghv_232,
     ghv_231,
     ghv_230,
     ghv_229,
     ghv_228,
     ghv_227,
     ghv_226,
     ghv_225,
     ghv_224,
     ghv_223,
     ghv_222,
     ghv_221,
     ghv_220,
     ghv_219,
     ghv_218,
     ghv_217,
     ghv_216,
     ghv_215,
     ghv_214,
     ghv_213,
     ghv_212,
     ghv_211,
     ghv_210,
     ghv_209,
     ghv_208,
     ghv_207,
     ghv_206,
     ghv_205,
     ghv_204,
     ghv_203,
     ghv_202,
     ghv_201,
     ghv_200,
     ghv_199,
     ghv_198,
     ghv_197,
     ghv_196,
     ghv_195,
     ghv_194,
     ghv_193,
     ghv_192,
     ghv_191,
     ghv_190,
     ghv_189,
     ghv_188,
     ghv_187,
     ghv_186,
     ghv_185,
     ghv_184,
     ghv_183,
     ghv_182,
     ghv_181,
     ghv_180,
     ghv_179,
     ghv_178,
     ghv_177,
     ghv_176,
     ghv_175,
     ghv_174,
     ghv_173,
     ghv_172,
     ghv_171,
     ghv_170,
     ghv_169,
     ghv_168,
     ghv_167,
     ghv_166,
     ghv_165,
     ghv_164,
     ghv_163,
     ghv_162,
     ghv_161,
     ghv_160,
     ghv_159,
     ghv_158,
     ghv_157,
     ghv_156,
     ghv_155,
     ghv_154,
     ghv_153,
     ghv_152,
     ghv_151,
     ghv_150,
     ghv_149,
     ghv_148,
     ghv_147,
     ghv_146,
     ghv_145,
     ghv_144,
     ghv_143,
     ghv_142,
     ghv_141,
     ghv_140,
     ghv_139,
     ghv_138,
     ghv_137,
     ghv_136,
     ghv_135,
     ghv_134,
     ghv_133,
     ghv_132,
     ghv_131,
     ghv_130,
     ghv_129,
     ghv_128,
     ghv_127,
     ghv_126,
     ghv_125,
     ghv_124,
     ghv_123,
     ghv_122,
     ghv_121,
     ghv_120,
     ghv_119,
     ghv_118,
     ghv_117,
     ghv_116,
     ghv_115,
     ghv_114,
     ghv_113,
     ghv_112,
     ghv_111,
     ghv_110,
     ghv_109,
     ghv_108,
     ghv_107,
     ghv_106,
     ghv_105,
     ghv_104,
     ghv_103,
     ghv_102,
     ghv_101,
     ghv_100,
     ghv_99,
     ghv_98,
     ghv_97,
     ghv_96,
     ghv_95,
     ghv_94,
     ghv_93,
     ghv_92,
     ghv_91,
     ghv_90,
     ghv_89,
     ghv_88,
     ghv_87,
     ghv_86,
     ghv_85,
     ghv_84,
     ghv_83,
     ghv_82,
     ghv_81,
     ghv_80,
     ghv_79,
     ghv_78,
     ghv_77,
     ghv_76,
     ghv_75,
     ghv_74,
     ghv_73,
     ghv_72,
     ghv_71,
     ghv_70,
     ghv_69,
     ghv_68,
     ghv_67,
     ghv_66,
     ghv_65,
     ghv_64,
     ghv_63,
     ghv_62,
     ghv_61,
     ghv_60,
     ghv_59,
     ghv_58,
     ghv_57,
     ghv_56,
     ghv_55,
     ghv_54,
     ghv_53,
     ghv_52,
     ghv_51,
     ghv_50,
     ghv_49,
     ghv_48,
     ghv_47,
     ghv_46,
     ghv_45,
     ghv_44,
     ghv_43,
     ghv_42,
     ghv_41,
     ghv_40,
     ghv_39,
     ghv_38,
     ghv_37,
     ghv_36,
     ghv_35,
     ghv_34,
     ghv_33,
     ghv_32,
     ghv_31,
     ghv_30,
     ghv_29,
     ghv_28,
     ghv_27,
     ghv_26,
     ghv_25,
     ghv_24,
     ghv_23,
     ghv_22,
     ghv_21,
     ghv_20,
     ghv_19,
     ghv_18,
     ghv_17,
     ghv_16,
     ghv_15,
     ghv_14,
     ghv_13,
     ghv_12,
     ghv_11,
     ghv_10,
     ghv_9,
     ghv_8,
     ghv_7,
     ghv_6,
     ghv_5,
     ghv_4,
     ghv_3,
     ghv_2,
     ghv_1,
     ghv_0,
     ghv_255,
     ghv_254,
     ghv_253,
     ghv_252,
     ghv_251,
     ghv_250,
     ghv_249,
     ghv_248,
     ghv_247,
     ghv_246,
     ghv_245,
     ghv_244,
     ghv_243,
     ghv_242,
     ghv_241,
     ghv_240,
     ghv_239,
     ghv_238,
     ghv_237,
     ghv_236,
     ghv_235,
     ghv_234,
     ghv_233,
     ghv_232,
     ghv_231,
     ghv_230,
     ghv_229,
     ghv_228,
     ghv_227,
     ghv_226,
     ghv_225,
     ghv_224,
     ghv_223,
     ghv_222,
     ghv_221,
     ghv_220,
     ghv_219,
     ghv_218,
     ghv_217,
     ghv_216,
     ghv_215,
     ghv_214,
     ghv_213,
     ghv_212,
     ghv_211,
     ghv_210,
     ghv_209,
     ghv_208,
     ghv_207,
     ghv_206,
     ghv_205,
     ghv_204,
     ghv_203,
     ghv_202,
     ghv_201,
     ghv_200,
     ghv_199,
     ghv_198,
     ghv_197,
     ghv_196,
     ghv_195,
     ghv_194,
     ghv_193,
     ghv_192,
     ghv_191,
     ghv_190,
     ghv_189,
     ghv_188,
     ghv_187,
     ghv_186,
     ghv_185,
     ghv_184,
     ghv_183,
     ghv_182,
     ghv_181,
     ghv_180,
     ghv_179,
     ghv_178,
     ghv_177,
     ghv_176,
     ghv_175,
     ghv_174,
     ghv_173,
     ghv_172,
     ghv_171,
     ghv_170,
     ghv_169,
     ghv_168,
     ghv_167,
     ghv_166,
     ghv_165,
     ghv_164,
     ghv_163,
     ghv_162,
     ghv_161,
     ghv_160,
     ghv_159,
     ghv_158,
     ghv_157,
     ghv_156,
     ghv_155,
     ghv_154,
     ghv_153,
     ghv_152,
     ghv_151,
     ghv_150,
     ghv_149,
     ghv_148,
     ghv_147,
     ghv_146,
     ghv_145,
     ghv_144,
     ghv_143,
     ghv_142,
     ghv_141,
     ghv_140,
     ghv_139,
     ghv_138,
     ghv_137,
     ghv_136,
     ghv_135,
     ghv_134,
     ghv_133,
     ghv_132,
     ghv_131,
     ghv_130,
     ghv_129,
     ghv_128,
     ghv_127,
     ghv_126,
     ghv_125,
     ghv_124,
     ghv_123,
     ghv_122,
     ghv_121,
     ghv_120,
     ghv_119,
     ghv_118,
     ghv_117,
     ghv_116,
     ghv_115,
     ghv_114,
     ghv_113,
     ghv_112,
     ghv_111,
     ghv_110,
     ghv_109,
     ghv_108,
     ghv_107,
     ghv_106,
     ghv_105,
     ghv_104,
     ghv_103,
     ghv_102,
     ghv_101,
     ghv_100,
     ghv_99,
     ghv_98,
     ghv_97,
     ghv_96,
     ghv_95,
     ghv_94,
     ghv_93,
     ghv_92,
     ghv_91,
     ghv_90,
     ghv_89,
     ghv_88,
     ghv_87,
     ghv_86,
     ghv_85,
     ghv_84,
     ghv_83,
     ghv_82,
     ghv_81,
     ghv_80,
     ghv_79,
     ghv_78,
     ghv_77,
     ghv_76,
     ghv_75,
     ghv_74,
     ghv_73,
     ghv_72,
     ghv_71,
     ghv_70,
     ghv_69,
     ghv_68,
     ghv_67,
     ghv_66,
     ghv_65,
     ghv_64,
     ghv_63,
     ghv_62,
     ghv_61,
     ghv_60,
     ghv_59,
     ghv_58,
     ghv_57,
     ghv_56,
     ghv_55,
     ghv_54,
     ghv_53,
     ghv_52,
     ghv_51,
     ghv_50,
     ghv_49,
     ghv_48,
     ghv_47,
     ghv_46,
     ghv_45,
     ghv_44,
     ghv_43,
     ghv_42,
     ghv_41,
     ghv_40,
     ghv_39,
     ghv_38,
     ghv_37,
     ghv_36,
     ghv_35,
     ghv_34,
     ghv_33,
     ghv_32,
     ghv_31,
     ghv_30,
     ghv_29,
     ghv_28,
     ghv_27,
     ghv_26,
     ghv_25,
     ghv_24,
     ghv_23,
     ghv_22,
     ghv_21,
     ghv_20,
     ghv_19,
     ghv_18,
     ghv_17,
     ghv_16,
     ghv_15,
     ghv_14,
     ghv_13,
     ghv_12,
     ghv_11,
     ghv_10,
     ghv_9,
     ghv_8,
     ghv_7,
     ghv_6,
     ghv_5,
     ghv_4,
     ghv_3,
     ghv_2,
     ghv_1,
     ghv_0};
  wire [511:0]     _oldFh_dup_3_hist_6_folded_hist_T_29 =
    _oldFh_dup_3_hist_6_folded_hist_T_26 >> _GEN_20;
  wire [6:0]       _GEN_23 =
    _oldFh_dup_3_hist_6_folded_hist_T_29[6:0]
    ^ _oldFh_dup_3_hist_6_folded_hist_T_29[15:9];
  wire [511:0]     _oldFh_dup_3_hist_7_folded_hist_T_26 =
    {ghv_255,
     ghv_254,
     ghv_253,
     ghv_252,
     ghv_251,
     ghv_250,
     ghv_249,
     ghv_248,
     ghv_247,
     ghv_246,
     ghv_245,
     ghv_244,
     ghv_243,
     ghv_242,
     ghv_241,
     ghv_240,
     ghv_239,
     ghv_238,
     ghv_237,
     ghv_236,
     ghv_235,
     ghv_234,
     ghv_233,
     ghv_232,
     ghv_231,
     ghv_230,
     ghv_229,
     ghv_228,
     ghv_227,
     ghv_226,
     ghv_225,
     ghv_224,
     ghv_223,
     ghv_222,
     ghv_221,
     ghv_220,
     ghv_219,
     ghv_218,
     ghv_217,
     ghv_216,
     ghv_215,
     ghv_214,
     ghv_213,
     ghv_212,
     ghv_211,
     ghv_210,
     ghv_209,
     ghv_208,
     ghv_207,
     ghv_206,
     ghv_205,
     ghv_204,
     ghv_203,
     ghv_202,
     ghv_201,
     ghv_200,
     ghv_199,
     ghv_198,
     ghv_197,
     ghv_196,
     ghv_195,
     ghv_194,
     ghv_193,
     ghv_192,
     ghv_191,
     ghv_190,
     ghv_189,
     ghv_188,
     ghv_187,
     ghv_186,
     ghv_185,
     ghv_184,
     ghv_183,
     ghv_182,
     ghv_181,
     ghv_180,
     ghv_179,
     ghv_178,
     ghv_177,
     ghv_176,
     ghv_175,
     ghv_174,
     ghv_173,
     ghv_172,
     ghv_171,
     ghv_170,
     ghv_169,
     ghv_168,
     ghv_167,
     ghv_166,
     ghv_165,
     ghv_164,
     ghv_163,
     ghv_162,
     ghv_161,
     ghv_160,
     ghv_159,
     ghv_158,
     ghv_157,
     ghv_156,
     ghv_155,
     ghv_154,
     ghv_153,
     ghv_152,
     ghv_151,
     ghv_150,
     ghv_149,
     ghv_148,
     ghv_147,
     ghv_146,
     ghv_145,
     ghv_144,
     ghv_143,
     ghv_142,
     ghv_141,
     ghv_140,
     ghv_139,
     ghv_138,
     ghv_137,
     ghv_136,
     ghv_135,
     ghv_134,
     ghv_133,
     ghv_132,
     ghv_131,
     ghv_130,
     ghv_129,
     ghv_128,
     ghv_127,
     ghv_126,
     ghv_125,
     ghv_124,
     ghv_123,
     ghv_122,
     ghv_121,
     ghv_120,
     ghv_119,
     ghv_118,
     ghv_117,
     ghv_116,
     ghv_115,
     ghv_114,
     ghv_113,
     ghv_112,
     ghv_111,
     ghv_110,
     ghv_109,
     ghv_108,
     ghv_107,
     ghv_106,
     ghv_105,
     ghv_104,
     ghv_103,
     ghv_102,
     ghv_101,
     ghv_100,
     ghv_99,
     ghv_98,
     ghv_97,
     ghv_96,
     ghv_95,
     ghv_94,
     ghv_93,
     ghv_92,
     ghv_91,
     ghv_90,
     ghv_89,
     ghv_88,
     ghv_87,
     ghv_86,
     ghv_85,
     ghv_84,
     ghv_83,
     ghv_82,
     ghv_81,
     ghv_80,
     ghv_79,
     ghv_78,
     ghv_77,
     ghv_76,
     ghv_75,
     ghv_74,
     ghv_73,
     ghv_72,
     ghv_71,
     ghv_70,
     ghv_69,
     ghv_68,
     ghv_67,
     ghv_66,
     ghv_65,
     ghv_64,
     ghv_63,
     ghv_62,
     ghv_61,
     ghv_60,
     ghv_59,
     ghv_58,
     ghv_57,
     ghv_56,
     ghv_55,
     ghv_54,
     ghv_53,
     ghv_52,
     ghv_51,
     ghv_50,
     ghv_49,
     ghv_48,
     ghv_47,
     ghv_46,
     ghv_45,
     ghv_44,
     ghv_43,
     ghv_42,
     ghv_41,
     ghv_40,
     ghv_39,
     ghv_38,
     ghv_37,
     ghv_36,
     ghv_35,
     ghv_34,
     ghv_33,
     ghv_32,
     ghv_31,
     ghv_30,
     ghv_29,
     ghv_28,
     ghv_27,
     ghv_26,
     ghv_25,
     ghv_24,
     ghv_23,
     ghv_22,
     ghv_21,
     ghv_20,
     ghv_19,
     ghv_18,
     ghv_17,
     ghv_16,
     ghv_15,
     ghv_14,
     ghv_13,
     ghv_12,
     ghv_11,
     ghv_10,
     ghv_9,
     ghv_8,
     ghv_7,
     ghv_6,
     ghv_5,
     ghv_4,
     ghv_3,
     ghv_2,
     ghv_1,
     ghv_0,
     ghv_255,
     ghv_254,
     ghv_253,
     ghv_252,
     ghv_251,
     ghv_250,
     ghv_249,
     ghv_248,
     ghv_247,
     ghv_246,
     ghv_245,
     ghv_244,
     ghv_243,
     ghv_242,
     ghv_241,
     ghv_240,
     ghv_239,
     ghv_238,
     ghv_237,
     ghv_236,
     ghv_235,
     ghv_234,
     ghv_233,
     ghv_232,
     ghv_231,
     ghv_230,
     ghv_229,
     ghv_228,
     ghv_227,
     ghv_226,
     ghv_225,
     ghv_224,
     ghv_223,
     ghv_222,
     ghv_221,
     ghv_220,
     ghv_219,
     ghv_218,
     ghv_217,
     ghv_216,
     ghv_215,
     ghv_214,
     ghv_213,
     ghv_212,
     ghv_211,
     ghv_210,
     ghv_209,
     ghv_208,
     ghv_207,
     ghv_206,
     ghv_205,
     ghv_204,
     ghv_203,
     ghv_202,
     ghv_201,
     ghv_200,
     ghv_199,
     ghv_198,
     ghv_197,
     ghv_196,
     ghv_195,
     ghv_194,
     ghv_193,
     ghv_192,
     ghv_191,
     ghv_190,
     ghv_189,
     ghv_188,
     ghv_187,
     ghv_186,
     ghv_185,
     ghv_184,
     ghv_183,
     ghv_182,
     ghv_181,
     ghv_180,
     ghv_179,
     ghv_178,
     ghv_177,
     ghv_176,
     ghv_175,
     ghv_174,
     ghv_173,
     ghv_172,
     ghv_171,
     ghv_170,
     ghv_169,
     ghv_168,
     ghv_167,
     ghv_166,
     ghv_165,
     ghv_164,
     ghv_163,
     ghv_162,
     ghv_161,
     ghv_160,
     ghv_159,
     ghv_158,
     ghv_157,
     ghv_156,
     ghv_155,
     ghv_154,
     ghv_153,
     ghv_152,
     ghv_151,
     ghv_150,
     ghv_149,
     ghv_148,
     ghv_147,
     ghv_146,
     ghv_145,
     ghv_144,
     ghv_143,
     ghv_142,
     ghv_141,
     ghv_140,
     ghv_139,
     ghv_138,
     ghv_137,
     ghv_136,
     ghv_135,
     ghv_134,
     ghv_133,
     ghv_132,
     ghv_131,
     ghv_130,
     ghv_129,
     ghv_128,
     ghv_127,
     ghv_126,
     ghv_125,
     ghv_124,
     ghv_123,
     ghv_122,
     ghv_121,
     ghv_120,
     ghv_119,
     ghv_118,
     ghv_117,
     ghv_116,
     ghv_115,
     ghv_114,
     ghv_113,
     ghv_112,
     ghv_111,
     ghv_110,
     ghv_109,
     ghv_108,
     ghv_107,
     ghv_106,
     ghv_105,
     ghv_104,
     ghv_103,
     ghv_102,
     ghv_101,
     ghv_100,
     ghv_99,
     ghv_98,
     ghv_97,
     ghv_96,
     ghv_95,
     ghv_94,
     ghv_93,
     ghv_92,
     ghv_91,
     ghv_90,
     ghv_89,
     ghv_88,
     ghv_87,
     ghv_86,
     ghv_85,
     ghv_84,
     ghv_83,
     ghv_82,
     ghv_81,
     ghv_80,
     ghv_79,
     ghv_78,
     ghv_77,
     ghv_76,
     ghv_75,
     ghv_74,
     ghv_73,
     ghv_72,
     ghv_71,
     ghv_70,
     ghv_69,
     ghv_68,
     ghv_67,
     ghv_66,
     ghv_65,
     ghv_64,
     ghv_63,
     ghv_62,
     ghv_61,
     ghv_60,
     ghv_59,
     ghv_58,
     ghv_57,
     ghv_56,
     ghv_55,
     ghv_54,
     ghv_53,
     ghv_52,
     ghv_51,
     ghv_50,
     ghv_49,
     ghv_48,
     ghv_47,
     ghv_46,
     ghv_45,
     ghv_44,
     ghv_43,
     ghv_42,
     ghv_41,
     ghv_40,
     ghv_39,
     ghv_38,
     ghv_37,
     ghv_36,
     ghv_35,
     ghv_34,
     ghv_33,
     ghv_32,
     ghv_31,
     ghv_30,
     ghv_29,
     ghv_28,
     ghv_27,
     ghv_26,
     ghv_25,
     ghv_24,
     ghv_23,
     ghv_22,
     ghv_21,
     ghv_20,
     ghv_19,
     ghv_18,
     ghv_17,
     ghv_16,
     ghv_15,
     ghv_14,
     ghv_13,
     ghv_12,
     ghv_11,
     ghv_10,
     ghv_9,
     ghv_8,
     ghv_7,
     ghv_6,
     ghv_5,
     ghv_4,
     ghv_3,
     ghv_2,
     ghv_1,
     ghv_0};
  wire [511:0]     _oldFh_dup_3_hist_7_folded_hist_T_29 =
    _oldFh_dup_3_hist_7_folded_hist_T_26 >> _GEN_20;
  wire             updated_fh_dup_res_hist_7_new_folded_hist_xored_res_9_0 =
    _oldFh_dup_3_hist_7_folded_hist_T_29[0] ^ _oldFh_dup_3_hist_7_folded_hist_T_29[7];
  wire [511:0]     _oldFh_dup_3_hist_8_folded_hist_T_65 =
    {ghv_255,
     ghv_254,
     ghv_253,
     ghv_252,
     ghv_251,
     ghv_250,
     ghv_249,
     ghv_248,
     ghv_247,
     ghv_246,
     ghv_245,
     ghv_244,
     ghv_243,
     ghv_242,
     ghv_241,
     ghv_240,
     ghv_239,
     ghv_238,
     ghv_237,
     ghv_236,
     ghv_235,
     ghv_234,
     ghv_233,
     ghv_232,
     ghv_231,
     ghv_230,
     ghv_229,
     ghv_228,
     ghv_227,
     ghv_226,
     ghv_225,
     ghv_224,
     ghv_223,
     ghv_222,
     ghv_221,
     ghv_220,
     ghv_219,
     ghv_218,
     ghv_217,
     ghv_216,
     ghv_215,
     ghv_214,
     ghv_213,
     ghv_212,
     ghv_211,
     ghv_210,
     ghv_209,
     ghv_208,
     ghv_207,
     ghv_206,
     ghv_205,
     ghv_204,
     ghv_203,
     ghv_202,
     ghv_201,
     ghv_200,
     ghv_199,
     ghv_198,
     ghv_197,
     ghv_196,
     ghv_195,
     ghv_194,
     ghv_193,
     ghv_192,
     ghv_191,
     ghv_190,
     ghv_189,
     ghv_188,
     ghv_187,
     ghv_186,
     ghv_185,
     ghv_184,
     ghv_183,
     ghv_182,
     ghv_181,
     ghv_180,
     ghv_179,
     ghv_178,
     ghv_177,
     ghv_176,
     ghv_175,
     ghv_174,
     ghv_173,
     ghv_172,
     ghv_171,
     ghv_170,
     ghv_169,
     ghv_168,
     ghv_167,
     ghv_166,
     ghv_165,
     ghv_164,
     ghv_163,
     ghv_162,
     ghv_161,
     ghv_160,
     ghv_159,
     ghv_158,
     ghv_157,
     ghv_156,
     ghv_155,
     ghv_154,
     ghv_153,
     ghv_152,
     ghv_151,
     ghv_150,
     ghv_149,
     ghv_148,
     ghv_147,
     ghv_146,
     ghv_145,
     ghv_144,
     ghv_143,
     ghv_142,
     ghv_141,
     ghv_140,
     ghv_139,
     ghv_138,
     ghv_137,
     ghv_136,
     ghv_135,
     ghv_134,
     ghv_133,
     ghv_132,
     ghv_131,
     ghv_130,
     ghv_129,
     ghv_128,
     ghv_127,
     ghv_126,
     ghv_125,
     ghv_124,
     ghv_123,
     ghv_122,
     ghv_121,
     ghv_120,
     ghv_119,
     ghv_118,
     ghv_117,
     ghv_116,
     ghv_115,
     ghv_114,
     ghv_113,
     ghv_112,
     ghv_111,
     ghv_110,
     ghv_109,
     ghv_108,
     ghv_107,
     ghv_106,
     ghv_105,
     ghv_104,
     ghv_103,
     ghv_102,
     ghv_101,
     ghv_100,
     ghv_99,
     ghv_98,
     ghv_97,
     ghv_96,
     ghv_95,
     ghv_94,
     ghv_93,
     ghv_92,
     ghv_91,
     ghv_90,
     ghv_89,
     ghv_88,
     ghv_87,
     ghv_86,
     ghv_85,
     ghv_84,
     ghv_83,
     ghv_82,
     ghv_81,
     ghv_80,
     ghv_79,
     ghv_78,
     ghv_77,
     ghv_76,
     ghv_75,
     ghv_74,
     ghv_73,
     ghv_72,
     ghv_71,
     ghv_70,
     ghv_69,
     ghv_68,
     ghv_67,
     ghv_66,
     ghv_65,
     ghv_64,
     ghv_63,
     ghv_62,
     ghv_61,
     ghv_60,
     ghv_59,
     ghv_58,
     ghv_57,
     ghv_56,
     ghv_55,
     ghv_54,
     ghv_53,
     ghv_52,
     ghv_51,
     ghv_50,
     ghv_49,
     ghv_48,
     ghv_47,
     ghv_46,
     ghv_45,
     ghv_44,
     ghv_43,
     ghv_42,
     ghv_41,
     ghv_40,
     ghv_39,
     ghv_38,
     ghv_37,
     ghv_36,
     ghv_35,
     ghv_34,
     ghv_33,
     ghv_32,
     ghv_31,
     ghv_30,
     ghv_29,
     ghv_28,
     ghv_27,
     ghv_26,
     ghv_25,
     ghv_24,
     ghv_23,
     ghv_22,
     ghv_21,
     ghv_20,
     ghv_19,
     ghv_18,
     ghv_17,
     ghv_16,
     ghv_15,
     ghv_14,
     ghv_13,
     ghv_12,
     ghv_11,
     ghv_10,
     ghv_9,
     ghv_8,
     ghv_7,
     ghv_6,
     ghv_5,
     ghv_4,
     ghv_3,
     ghv_2,
     ghv_1,
     ghv_0,
     ghv_255,
     ghv_254,
     ghv_253,
     ghv_252,
     ghv_251,
     ghv_250,
     ghv_249,
     ghv_248,
     ghv_247,
     ghv_246,
     ghv_245,
     ghv_244,
     ghv_243,
     ghv_242,
     ghv_241,
     ghv_240,
     ghv_239,
     ghv_238,
     ghv_237,
     ghv_236,
     ghv_235,
     ghv_234,
     ghv_233,
     ghv_232,
     ghv_231,
     ghv_230,
     ghv_229,
     ghv_228,
     ghv_227,
     ghv_226,
     ghv_225,
     ghv_224,
     ghv_223,
     ghv_222,
     ghv_221,
     ghv_220,
     ghv_219,
     ghv_218,
     ghv_217,
     ghv_216,
     ghv_215,
     ghv_214,
     ghv_213,
     ghv_212,
     ghv_211,
     ghv_210,
     ghv_209,
     ghv_208,
     ghv_207,
     ghv_206,
     ghv_205,
     ghv_204,
     ghv_203,
     ghv_202,
     ghv_201,
     ghv_200,
     ghv_199,
     ghv_198,
     ghv_197,
     ghv_196,
     ghv_195,
     ghv_194,
     ghv_193,
     ghv_192,
     ghv_191,
     ghv_190,
     ghv_189,
     ghv_188,
     ghv_187,
     ghv_186,
     ghv_185,
     ghv_184,
     ghv_183,
     ghv_182,
     ghv_181,
     ghv_180,
     ghv_179,
     ghv_178,
     ghv_177,
     ghv_176,
     ghv_175,
     ghv_174,
     ghv_173,
     ghv_172,
     ghv_171,
     ghv_170,
     ghv_169,
     ghv_168,
     ghv_167,
     ghv_166,
     ghv_165,
     ghv_164,
     ghv_163,
     ghv_162,
     ghv_161,
     ghv_160,
     ghv_159,
     ghv_158,
     ghv_157,
     ghv_156,
     ghv_155,
     ghv_154,
     ghv_153,
     ghv_152,
     ghv_151,
     ghv_150,
     ghv_149,
     ghv_148,
     ghv_147,
     ghv_146,
     ghv_145,
     ghv_144,
     ghv_143,
     ghv_142,
     ghv_141,
     ghv_140,
     ghv_139,
     ghv_138,
     ghv_137,
     ghv_136,
     ghv_135,
     ghv_134,
     ghv_133,
     ghv_132,
     ghv_131,
     ghv_130,
     ghv_129,
     ghv_128,
     ghv_127,
     ghv_126,
     ghv_125,
     ghv_124,
     ghv_123,
     ghv_122,
     ghv_121,
     ghv_120,
     ghv_119,
     ghv_118,
     ghv_117,
     ghv_116,
     ghv_115,
     ghv_114,
     ghv_113,
     ghv_112,
     ghv_111,
     ghv_110,
     ghv_109,
     ghv_108,
     ghv_107,
     ghv_106,
     ghv_105,
     ghv_104,
     ghv_103,
     ghv_102,
     ghv_101,
     ghv_100,
     ghv_99,
     ghv_98,
     ghv_97,
     ghv_96,
     ghv_95,
     ghv_94,
     ghv_93,
     ghv_92,
     ghv_91,
     ghv_90,
     ghv_89,
     ghv_88,
     ghv_87,
     ghv_86,
     ghv_85,
     ghv_84,
     ghv_83,
     ghv_82,
     ghv_81,
     ghv_80,
     ghv_79,
     ghv_78,
     ghv_77,
     ghv_76,
     ghv_75,
     ghv_74,
     ghv_73,
     ghv_72,
     ghv_71,
     ghv_70,
     ghv_69,
     ghv_68,
     ghv_67,
     ghv_66,
     ghv_65,
     ghv_64,
     ghv_63,
     ghv_62,
     ghv_61,
     ghv_60,
     ghv_59,
     ghv_58,
     ghv_57,
     ghv_56,
     ghv_55,
     ghv_54,
     ghv_53,
     ghv_52,
     ghv_51,
     ghv_50,
     ghv_49,
     ghv_48,
     ghv_47,
     ghv_46,
     ghv_45,
     ghv_44,
     ghv_43,
     ghv_42,
     ghv_41,
     ghv_40,
     ghv_39,
     ghv_38,
     ghv_37,
     ghv_36,
     ghv_35,
     ghv_34,
     ghv_33,
     ghv_32,
     ghv_31,
     ghv_30,
     ghv_29,
     ghv_28,
     ghv_27,
     ghv_26,
     ghv_25,
     ghv_24,
     ghv_23,
     ghv_22,
     ghv_21,
     ghv_20,
     ghv_19,
     ghv_18,
     ghv_17,
     ghv_16,
     ghv_15,
     ghv_14,
     ghv_13,
     ghv_12,
     ghv_11,
     ghv_10,
     ghv_9,
     ghv_8,
     ghv_7,
     ghv_6,
     ghv_5,
     ghv_4,
     ghv_3,
     ghv_2,
     ghv_1,
     ghv_0};
  wire [511:0]     _oldFh_dup_3_hist_8_folded_hist_T_68 =
    _oldFh_dup_3_hist_8_folded_hist_T_65 >> _GEN_20;
  wire [7:0]       updated_fh_dup_res_hist_8_fh_9_folded_hist =
    _oldFh_dup_3_hist_8_folded_hist_T_68[7:0] ^ _oldFh_dup_3_hist_8_folded_hist_T_68[15:8]
    ^ _oldFh_dup_3_hist_8_folded_hist_T_68[23:16]
    ^ _oldFh_dup_3_hist_8_folded_hist_T_68[31:24]
    ^ _oldFh_dup_3_hist_8_folded_hist_T_68[39:32]
    ^ _oldFh_dup_3_hist_8_folded_hist_T_68[47:40]
    ^ _oldFh_dup_3_hist_8_folded_hist_T_68[55:48]
    ^ _oldFh_dup_3_hist_8_folded_hist_T_68[63:56]
    ^ _oldFh_dup_3_hist_8_folded_hist_T_68[71:64]
    ^ _oldFh_dup_3_hist_8_folded_hist_T_68[79:72]
    ^ _oldFh_dup_3_hist_8_folded_hist_T_68[87:80]
    ^ _oldFh_dup_3_hist_8_folded_hist_T_68[95:88]
    ^ _oldFh_dup_3_hist_8_folded_hist_T_68[103:96]
    ^ {_oldFh_dup_3_hist_8_folded_hist_T_68[111],
       _oldFh_dup_3_hist_8_folded_hist_T_68[110:104]
         ^ _oldFh_dup_3_hist_8_folded_hist_T_68[118:112]};
  wire [511:0]     _oldFh_dup_3_hist_9_folded_hist_T_35 =
    {ghv_255,
     ghv_254,
     ghv_253,
     ghv_252,
     ghv_251,
     ghv_250,
     ghv_249,
     ghv_248,
     ghv_247,
     ghv_246,
     ghv_245,
     ghv_244,
     ghv_243,
     ghv_242,
     ghv_241,
     ghv_240,
     ghv_239,
     ghv_238,
     ghv_237,
     ghv_236,
     ghv_235,
     ghv_234,
     ghv_233,
     ghv_232,
     ghv_231,
     ghv_230,
     ghv_229,
     ghv_228,
     ghv_227,
     ghv_226,
     ghv_225,
     ghv_224,
     ghv_223,
     ghv_222,
     ghv_221,
     ghv_220,
     ghv_219,
     ghv_218,
     ghv_217,
     ghv_216,
     ghv_215,
     ghv_214,
     ghv_213,
     ghv_212,
     ghv_211,
     ghv_210,
     ghv_209,
     ghv_208,
     ghv_207,
     ghv_206,
     ghv_205,
     ghv_204,
     ghv_203,
     ghv_202,
     ghv_201,
     ghv_200,
     ghv_199,
     ghv_198,
     ghv_197,
     ghv_196,
     ghv_195,
     ghv_194,
     ghv_193,
     ghv_192,
     ghv_191,
     ghv_190,
     ghv_189,
     ghv_188,
     ghv_187,
     ghv_186,
     ghv_185,
     ghv_184,
     ghv_183,
     ghv_182,
     ghv_181,
     ghv_180,
     ghv_179,
     ghv_178,
     ghv_177,
     ghv_176,
     ghv_175,
     ghv_174,
     ghv_173,
     ghv_172,
     ghv_171,
     ghv_170,
     ghv_169,
     ghv_168,
     ghv_167,
     ghv_166,
     ghv_165,
     ghv_164,
     ghv_163,
     ghv_162,
     ghv_161,
     ghv_160,
     ghv_159,
     ghv_158,
     ghv_157,
     ghv_156,
     ghv_155,
     ghv_154,
     ghv_153,
     ghv_152,
     ghv_151,
     ghv_150,
     ghv_149,
     ghv_148,
     ghv_147,
     ghv_146,
     ghv_145,
     ghv_144,
     ghv_143,
     ghv_142,
     ghv_141,
     ghv_140,
     ghv_139,
     ghv_138,
     ghv_137,
     ghv_136,
     ghv_135,
     ghv_134,
     ghv_133,
     ghv_132,
     ghv_131,
     ghv_130,
     ghv_129,
     ghv_128,
     ghv_127,
     ghv_126,
     ghv_125,
     ghv_124,
     ghv_123,
     ghv_122,
     ghv_121,
     ghv_120,
     ghv_119,
     ghv_118,
     ghv_117,
     ghv_116,
     ghv_115,
     ghv_114,
     ghv_113,
     ghv_112,
     ghv_111,
     ghv_110,
     ghv_109,
     ghv_108,
     ghv_107,
     ghv_106,
     ghv_105,
     ghv_104,
     ghv_103,
     ghv_102,
     ghv_101,
     ghv_100,
     ghv_99,
     ghv_98,
     ghv_97,
     ghv_96,
     ghv_95,
     ghv_94,
     ghv_93,
     ghv_92,
     ghv_91,
     ghv_90,
     ghv_89,
     ghv_88,
     ghv_87,
     ghv_86,
     ghv_85,
     ghv_84,
     ghv_83,
     ghv_82,
     ghv_81,
     ghv_80,
     ghv_79,
     ghv_78,
     ghv_77,
     ghv_76,
     ghv_75,
     ghv_74,
     ghv_73,
     ghv_72,
     ghv_71,
     ghv_70,
     ghv_69,
     ghv_68,
     ghv_67,
     ghv_66,
     ghv_65,
     ghv_64,
     ghv_63,
     ghv_62,
     ghv_61,
     ghv_60,
     ghv_59,
     ghv_58,
     ghv_57,
     ghv_56,
     ghv_55,
     ghv_54,
     ghv_53,
     ghv_52,
     ghv_51,
     ghv_50,
     ghv_49,
     ghv_48,
     ghv_47,
     ghv_46,
     ghv_45,
     ghv_44,
     ghv_43,
     ghv_42,
     ghv_41,
     ghv_40,
     ghv_39,
     ghv_38,
     ghv_37,
     ghv_36,
     ghv_35,
     ghv_34,
     ghv_33,
     ghv_32,
     ghv_31,
     ghv_30,
     ghv_29,
     ghv_28,
     ghv_27,
     ghv_26,
     ghv_25,
     ghv_24,
     ghv_23,
     ghv_22,
     ghv_21,
     ghv_20,
     ghv_19,
     ghv_18,
     ghv_17,
     ghv_16,
     ghv_15,
     ghv_14,
     ghv_13,
     ghv_12,
     ghv_11,
     ghv_10,
     ghv_9,
     ghv_8,
     ghv_7,
     ghv_6,
     ghv_5,
     ghv_4,
     ghv_3,
     ghv_2,
     ghv_1,
     ghv_0,
     ghv_255,
     ghv_254,
     ghv_253,
     ghv_252,
     ghv_251,
     ghv_250,
     ghv_249,
     ghv_248,
     ghv_247,
     ghv_246,
     ghv_245,
     ghv_244,
     ghv_243,
     ghv_242,
     ghv_241,
     ghv_240,
     ghv_239,
     ghv_238,
     ghv_237,
     ghv_236,
     ghv_235,
     ghv_234,
     ghv_233,
     ghv_232,
     ghv_231,
     ghv_230,
     ghv_229,
     ghv_228,
     ghv_227,
     ghv_226,
     ghv_225,
     ghv_224,
     ghv_223,
     ghv_222,
     ghv_221,
     ghv_220,
     ghv_219,
     ghv_218,
     ghv_217,
     ghv_216,
     ghv_215,
     ghv_214,
     ghv_213,
     ghv_212,
     ghv_211,
     ghv_210,
     ghv_209,
     ghv_208,
     ghv_207,
     ghv_206,
     ghv_205,
     ghv_204,
     ghv_203,
     ghv_202,
     ghv_201,
     ghv_200,
     ghv_199,
     ghv_198,
     ghv_197,
     ghv_196,
     ghv_195,
     ghv_194,
     ghv_193,
     ghv_192,
     ghv_191,
     ghv_190,
     ghv_189,
     ghv_188,
     ghv_187,
     ghv_186,
     ghv_185,
     ghv_184,
     ghv_183,
     ghv_182,
     ghv_181,
     ghv_180,
     ghv_179,
     ghv_178,
     ghv_177,
     ghv_176,
     ghv_175,
     ghv_174,
     ghv_173,
     ghv_172,
     ghv_171,
     ghv_170,
     ghv_169,
     ghv_168,
     ghv_167,
     ghv_166,
     ghv_165,
     ghv_164,
     ghv_163,
     ghv_162,
     ghv_161,
     ghv_160,
     ghv_159,
     ghv_158,
     ghv_157,
     ghv_156,
     ghv_155,
     ghv_154,
     ghv_153,
     ghv_152,
     ghv_151,
     ghv_150,
     ghv_149,
     ghv_148,
     ghv_147,
     ghv_146,
     ghv_145,
     ghv_144,
     ghv_143,
     ghv_142,
     ghv_141,
     ghv_140,
     ghv_139,
     ghv_138,
     ghv_137,
     ghv_136,
     ghv_135,
     ghv_134,
     ghv_133,
     ghv_132,
     ghv_131,
     ghv_130,
     ghv_129,
     ghv_128,
     ghv_127,
     ghv_126,
     ghv_125,
     ghv_124,
     ghv_123,
     ghv_122,
     ghv_121,
     ghv_120,
     ghv_119,
     ghv_118,
     ghv_117,
     ghv_116,
     ghv_115,
     ghv_114,
     ghv_113,
     ghv_112,
     ghv_111,
     ghv_110,
     ghv_109,
     ghv_108,
     ghv_107,
     ghv_106,
     ghv_105,
     ghv_104,
     ghv_103,
     ghv_102,
     ghv_101,
     ghv_100,
     ghv_99,
     ghv_98,
     ghv_97,
     ghv_96,
     ghv_95,
     ghv_94,
     ghv_93,
     ghv_92,
     ghv_91,
     ghv_90,
     ghv_89,
     ghv_88,
     ghv_87,
     ghv_86,
     ghv_85,
     ghv_84,
     ghv_83,
     ghv_82,
     ghv_81,
     ghv_80,
     ghv_79,
     ghv_78,
     ghv_77,
     ghv_76,
     ghv_75,
     ghv_74,
     ghv_73,
     ghv_72,
     ghv_71,
     ghv_70,
     ghv_69,
     ghv_68,
     ghv_67,
     ghv_66,
     ghv_65,
     ghv_64,
     ghv_63,
     ghv_62,
     ghv_61,
     ghv_60,
     ghv_59,
     ghv_58,
     ghv_57,
     ghv_56,
     ghv_55,
     ghv_54,
     ghv_53,
     ghv_52,
     ghv_51,
     ghv_50,
     ghv_49,
     ghv_48,
     ghv_47,
     ghv_46,
     ghv_45,
     ghv_44,
     ghv_43,
     ghv_42,
     ghv_41,
     ghv_40,
     ghv_39,
     ghv_38,
     ghv_37,
     ghv_36,
     ghv_35,
     ghv_34,
     ghv_33,
     ghv_32,
     ghv_31,
     ghv_30,
     ghv_29,
     ghv_28,
     ghv_27,
     ghv_26,
     ghv_25,
     ghv_24,
     ghv_23,
     ghv_22,
     ghv_21,
     ghv_20,
     ghv_19,
     ghv_18,
     ghv_17,
     ghv_16,
     ghv_15,
     ghv_14,
     ghv_13,
     ghv_12,
     ghv_11,
     ghv_10,
     ghv_9,
     ghv_8,
     ghv_7,
     ghv_6,
     ghv_5,
     ghv_4,
     ghv_3,
     ghv_2,
     ghv_1,
     ghv_0};
  wire [511:0]     _oldFh_dup_3_hist_9_folded_hist_T_38 =
    _oldFh_dup_3_hist_9_folded_hist_T_35 >> _GEN_20;
  wire [6:0]       updated_fh_dup_res_hist_9_fh_9_folded_hist =
    _oldFh_dup_3_hist_9_folded_hist_T_38[6:0] ^ _oldFh_dup_3_hist_9_folded_hist_T_38[13:7]
    ^ _oldFh_dup_3_hist_9_folded_hist_T_38[20:14]
    ^ {_oldFh_dup_3_hist_9_folded_hist_T_38[27:25],
       _oldFh_dup_3_hist_9_folded_hist_T_38[24:21]
         ^ _oldFh_dup_3_hist_9_folded_hist_T_38[31:28]};
  wire [511:0]     _oldFh_dup_3_hist_10_folded_hist_T_32 =
    {ghv_255,
     ghv_254,
     ghv_253,
     ghv_252,
     ghv_251,
     ghv_250,
     ghv_249,
     ghv_248,
     ghv_247,
     ghv_246,
     ghv_245,
     ghv_244,
     ghv_243,
     ghv_242,
     ghv_241,
     ghv_240,
     ghv_239,
     ghv_238,
     ghv_237,
     ghv_236,
     ghv_235,
     ghv_234,
     ghv_233,
     ghv_232,
     ghv_231,
     ghv_230,
     ghv_229,
     ghv_228,
     ghv_227,
     ghv_226,
     ghv_225,
     ghv_224,
     ghv_223,
     ghv_222,
     ghv_221,
     ghv_220,
     ghv_219,
     ghv_218,
     ghv_217,
     ghv_216,
     ghv_215,
     ghv_214,
     ghv_213,
     ghv_212,
     ghv_211,
     ghv_210,
     ghv_209,
     ghv_208,
     ghv_207,
     ghv_206,
     ghv_205,
     ghv_204,
     ghv_203,
     ghv_202,
     ghv_201,
     ghv_200,
     ghv_199,
     ghv_198,
     ghv_197,
     ghv_196,
     ghv_195,
     ghv_194,
     ghv_193,
     ghv_192,
     ghv_191,
     ghv_190,
     ghv_189,
     ghv_188,
     ghv_187,
     ghv_186,
     ghv_185,
     ghv_184,
     ghv_183,
     ghv_182,
     ghv_181,
     ghv_180,
     ghv_179,
     ghv_178,
     ghv_177,
     ghv_176,
     ghv_175,
     ghv_174,
     ghv_173,
     ghv_172,
     ghv_171,
     ghv_170,
     ghv_169,
     ghv_168,
     ghv_167,
     ghv_166,
     ghv_165,
     ghv_164,
     ghv_163,
     ghv_162,
     ghv_161,
     ghv_160,
     ghv_159,
     ghv_158,
     ghv_157,
     ghv_156,
     ghv_155,
     ghv_154,
     ghv_153,
     ghv_152,
     ghv_151,
     ghv_150,
     ghv_149,
     ghv_148,
     ghv_147,
     ghv_146,
     ghv_145,
     ghv_144,
     ghv_143,
     ghv_142,
     ghv_141,
     ghv_140,
     ghv_139,
     ghv_138,
     ghv_137,
     ghv_136,
     ghv_135,
     ghv_134,
     ghv_133,
     ghv_132,
     ghv_131,
     ghv_130,
     ghv_129,
     ghv_128,
     ghv_127,
     ghv_126,
     ghv_125,
     ghv_124,
     ghv_123,
     ghv_122,
     ghv_121,
     ghv_120,
     ghv_119,
     ghv_118,
     ghv_117,
     ghv_116,
     ghv_115,
     ghv_114,
     ghv_113,
     ghv_112,
     ghv_111,
     ghv_110,
     ghv_109,
     ghv_108,
     ghv_107,
     ghv_106,
     ghv_105,
     ghv_104,
     ghv_103,
     ghv_102,
     ghv_101,
     ghv_100,
     ghv_99,
     ghv_98,
     ghv_97,
     ghv_96,
     ghv_95,
     ghv_94,
     ghv_93,
     ghv_92,
     ghv_91,
     ghv_90,
     ghv_89,
     ghv_88,
     ghv_87,
     ghv_86,
     ghv_85,
     ghv_84,
     ghv_83,
     ghv_82,
     ghv_81,
     ghv_80,
     ghv_79,
     ghv_78,
     ghv_77,
     ghv_76,
     ghv_75,
     ghv_74,
     ghv_73,
     ghv_72,
     ghv_71,
     ghv_70,
     ghv_69,
     ghv_68,
     ghv_67,
     ghv_66,
     ghv_65,
     ghv_64,
     ghv_63,
     ghv_62,
     ghv_61,
     ghv_60,
     ghv_59,
     ghv_58,
     ghv_57,
     ghv_56,
     ghv_55,
     ghv_54,
     ghv_53,
     ghv_52,
     ghv_51,
     ghv_50,
     ghv_49,
     ghv_48,
     ghv_47,
     ghv_46,
     ghv_45,
     ghv_44,
     ghv_43,
     ghv_42,
     ghv_41,
     ghv_40,
     ghv_39,
     ghv_38,
     ghv_37,
     ghv_36,
     ghv_35,
     ghv_34,
     ghv_33,
     ghv_32,
     ghv_31,
     ghv_30,
     ghv_29,
     ghv_28,
     ghv_27,
     ghv_26,
     ghv_25,
     ghv_24,
     ghv_23,
     ghv_22,
     ghv_21,
     ghv_20,
     ghv_19,
     ghv_18,
     ghv_17,
     ghv_16,
     ghv_15,
     ghv_14,
     ghv_13,
     ghv_12,
     ghv_11,
     ghv_10,
     ghv_9,
     ghv_8,
     ghv_7,
     ghv_6,
     ghv_5,
     ghv_4,
     ghv_3,
     ghv_2,
     ghv_1,
     ghv_0,
     ghv_255,
     ghv_254,
     ghv_253,
     ghv_252,
     ghv_251,
     ghv_250,
     ghv_249,
     ghv_248,
     ghv_247,
     ghv_246,
     ghv_245,
     ghv_244,
     ghv_243,
     ghv_242,
     ghv_241,
     ghv_240,
     ghv_239,
     ghv_238,
     ghv_237,
     ghv_236,
     ghv_235,
     ghv_234,
     ghv_233,
     ghv_232,
     ghv_231,
     ghv_230,
     ghv_229,
     ghv_228,
     ghv_227,
     ghv_226,
     ghv_225,
     ghv_224,
     ghv_223,
     ghv_222,
     ghv_221,
     ghv_220,
     ghv_219,
     ghv_218,
     ghv_217,
     ghv_216,
     ghv_215,
     ghv_214,
     ghv_213,
     ghv_212,
     ghv_211,
     ghv_210,
     ghv_209,
     ghv_208,
     ghv_207,
     ghv_206,
     ghv_205,
     ghv_204,
     ghv_203,
     ghv_202,
     ghv_201,
     ghv_200,
     ghv_199,
     ghv_198,
     ghv_197,
     ghv_196,
     ghv_195,
     ghv_194,
     ghv_193,
     ghv_192,
     ghv_191,
     ghv_190,
     ghv_189,
     ghv_188,
     ghv_187,
     ghv_186,
     ghv_185,
     ghv_184,
     ghv_183,
     ghv_182,
     ghv_181,
     ghv_180,
     ghv_179,
     ghv_178,
     ghv_177,
     ghv_176,
     ghv_175,
     ghv_174,
     ghv_173,
     ghv_172,
     ghv_171,
     ghv_170,
     ghv_169,
     ghv_168,
     ghv_167,
     ghv_166,
     ghv_165,
     ghv_164,
     ghv_163,
     ghv_162,
     ghv_161,
     ghv_160,
     ghv_159,
     ghv_158,
     ghv_157,
     ghv_156,
     ghv_155,
     ghv_154,
     ghv_153,
     ghv_152,
     ghv_151,
     ghv_150,
     ghv_149,
     ghv_148,
     ghv_147,
     ghv_146,
     ghv_145,
     ghv_144,
     ghv_143,
     ghv_142,
     ghv_141,
     ghv_140,
     ghv_139,
     ghv_138,
     ghv_137,
     ghv_136,
     ghv_135,
     ghv_134,
     ghv_133,
     ghv_132,
     ghv_131,
     ghv_130,
     ghv_129,
     ghv_128,
     ghv_127,
     ghv_126,
     ghv_125,
     ghv_124,
     ghv_123,
     ghv_122,
     ghv_121,
     ghv_120,
     ghv_119,
     ghv_118,
     ghv_117,
     ghv_116,
     ghv_115,
     ghv_114,
     ghv_113,
     ghv_112,
     ghv_111,
     ghv_110,
     ghv_109,
     ghv_108,
     ghv_107,
     ghv_106,
     ghv_105,
     ghv_104,
     ghv_103,
     ghv_102,
     ghv_101,
     ghv_100,
     ghv_99,
     ghv_98,
     ghv_97,
     ghv_96,
     ghv_95,
     ghv_94,
     ghv_93,
     ghv_92,
     ghv_91,
     ghv_90,
     ghv_89,
     ghv_88,
     ghv_87,
     ghv_86,
     ghv_85,
     ghv_84,
     ghv_83,
     ghv_82,
     ghv_81,
     ghv_80,
     ghv_79,
     ghv_78,
     ghv_77,
     ghv_76,
     ghv_75,
     ghv_74,
     ghv_73,
     ghv_72,
     ghv_71,
     ghv_70,
     ghv_69,
     ghv_68,
     ghv_67,
     ghv_66,
     ghv_65,
     ghv_64,
     ghv_63,
     ghv_62,
     ghv_61,
     ghv_60,
     ghv_59,
     ghv_58,
     ghv_57,
     ghv_56,
     ghv_55,
     ghv_54,
     ghv_53,
     ghv_52,
     ghv_51,
     ghv_50,
     ghv_49,
     ghv_48,
     ghv_47,
     ghv_46,
     ghv_45,
     ghv_44,
     ghv_43,
     ghv_42,
     ghv_41,
     ghv_40,
     ghv_39,
     ghv_38,
     ghv_37,
     ghv_36,
     ghv_35,
     ghv_34,
     ghv_33,
     ghv_32,
     ghv_31,
     ghv_30,
     ghv_29,
     ghv_28,
     ghv_27,
     ghv_26,
     ghv_25,
     ghv_24,
     ghv_23,
     ghv_22,
     ghv_21,
     ghv_20,
     ghv_19,
     ghv_18,
     ghv_17,
     ghv_16,
     ghv_15,
     ghv_14,
     ghv_13,
     ghv_12,
     ghv_11,
     ghv_10,
     ghv_9,
     ghv_8,
     ghv_7,
     ghv_6,
     ghv_5,
     ghv_4,
     ghv_3,
     ghv_2,
     ghv_1,
     ghv_0};
  wire [511:0]     _oldFh_dup_3_hist_10_folded_hist_T_35 =
    _oldFh_dup_3_hist_10_folded_hist_T_32 >> _GEN_20;
  wire [8:0]       updated_fh_dup_res_hist_10_fh_9_folded_hist =
    _oldFh_dup_3_hist_10_folded_hist_T_35[8:0]
    ^ _oldFh_dup_3_hist_10_folded_hist_T_35[17:9]
    ^ {_oldFh_dup_3_hist_10_folded_hist_T_35[26:23],
       _oldFh_dup_3_hist_10_folded_hist_T_35[22:18]
         ^ _oldFh_dup_3_hist_10_folded_hist_T_35[31:27]};
  wire [511:0]     _oldFh_dup_3_hist_11_folded_hist_T_26 =
    {ghv_255,
     ghv_254,
     ghv_253,
     ghv_252,
     ghv_251,
     ghv_250,
     ghv_249,
     ghv_248,
     ghv_247,
     ghv_246,
     ghv_245,
     ghv_244,
     ghv_243,
     ghv_242,
     ghv_241,
     ghv_240,
     ghv_239,
     ghv_238,
     ghv_237,
     ghv_236,
     ghv_235,
     ghv_234,
     ghv_233,
     ghv_232,
     ghv_231,
     ghv_230,
     ghv_229,
     ghv_228,
     ghv_227,
     ghv_226,
     ghv_225,
     ghv_224,
     ghv_223,
     ghv_222,
     ghv_221,
     ghv_220,
     ghv_219,
     ghv_218,
     ghv_217,
     ghv_216,
     ghv_215,
     ghv_214,
     ghv_213,
     ghv_212,
     ghv_211,
     ghv_210,
     ghv_209,
     ghv_208,
     ghv_207,
     ghv_206,
     ghv_205,
     ghv_204,
     ghv_203,
     ghv_202,
     ghv_201,
     ghv_200,
     ghv_199,
     ghv_198,
     ghv_197,
     ghv_196,
     ghv_195,
     ghv_194,
     ghv_193,
     ghv_192,
     ghv_191,
     ghv_190,
     ghv_189,
     ghv_188,
     ghv_187,
     ghv_186,
     ghv_185,
     ghv_184,
     ghv_183,
     ghv_182,
     ghv_181,
     ghv_180,
     ghv_179,
     ghv_178,
     ghv_177,
     ghv_176,
     ghv_175,
     ghv_174,
     ghv_173,
     ghv_172,
     ghv_171,
     ghv_170,
     ghv_169,
     ghv_168,
     ghv_167,
     ghv_166,
     ghv_165,
     ghv_164,
     ghv_163,
     ghv_162,
     ghv_161,
     ghv_160,
     ghv_159,
     ghv_158,
     ghv_157,
     ghv_156,
     ghv_155,
     ghv_154,
     ghv_153,
     ghv_152,
     ghv_151,
     ghv_150,
     ghv_149,
     ghv_148,
     ghv_147,
     ghv_146,
     ghv_145,
     ghv_144,
     ghv_143,
     ghv_142,
     ghv_141,
     ghv_140,
     ghv_139,
     ghv_138,
     ghv_137,
     ghv_136,
     ghv_135,
     ghv_134,
     ghv_133,
     ghv_132,
     ghv_131,
     ghv_130,
     ghv_129,
     ghv_128,
     ghv_127,
     ghv_126,
     ghv_125,
     ghv_124,
     ghv_123,
     ghv_122,
     ghv_121,
     ghv_120,
     ghv_119,
     ghv_118,
     ghv_117,
     ghv_116,
     ghv_115,
     ghv_114,
     ghv_113,
     ghv_112,
     ghv_111,
     ghv_110,
     ghv_109,
     ghv_108,
     ghv_107,
     ghv_106,
     ghv_105,
     ghv_104,
     ghv_103,
     ghv_102,
     ghv_101,
     ghv_100,
     ghv_99,
     ghv_98,
     ghv_97,
     ghv_96,
     ghv_95,
     ghv_94,
     ghv_93,
     ghv_92,
     ghv_91,
     ghv_90,
     ghv_89,
     ghv_88,
     ghv_87,
     ghv_86,
     ghv_85,
     ghv_84,
     ghv_83,
     ghv_82,
     ghv_81,
     ghv_80,
     ghv_79,
     ghv_78,
     ghv_77,
     ghv_76,
     ghv_75,
     ghv_74,
     ghv_73,
     ghv_72,
     ghv_71,
     ghv_70,
     ghv_69,
     ghv_68,
     ghv_67,
     ghv_66,
     ghv_65,
     ghv_64,
     ghv_63,
     ghv_62,
     ghv_61,
     ghv_60,
     ghv_59,
     ghv_58,
     ghv_57,
     ghv_56,
     ghv_55,
     ghv_54,
     ghv_53,
     ghv_52,
     ghv_51,
     ghv_50,
     ghv_49,
     ghv_48,
     ghv_47,
     ghv_46,
     ghv_45,
     ghv_44,
     ghv_43,
     ghv_42,
     ghv_41,
     ghv_40,
     ghv_39,
     ghv_38,
     ghv_37,
     ghv_36,
     ghv_35,
     ghv_34,
     ghv_33,
     ghv_32,
     ghv_31,
     ghv_30,
     ghv_29,
     ghv_28,
     ghv_27,
     ghv_26,
     ghv_25,
     ghv_24,
     ghv_23,
     ghv_22,
     ghv_21,
     ghv_20,
     ghv_19,
     ghv_18,
     ghv_17,
     ghv_16,
     ghv_15,
     ghv_14,
     ghv_13,
     ghv_12,
     ghv_11,
     ghv_10,
     ghv_9,
     ghv_8,
     ghv_7,
     ghv_6,
     ghv_5,
     ghv_4,
     ghv_3,
     ghv_2,
     ghv_1,
     ghv_0,
     ghv_255,
     ghv_254,
     ghv_253,
     ghv_252,
     ghv_251,
     ghv_250,
     ghv_249,
     ghv_248,
     ghv_247,
     ghv_246,
     ghv_245,
     ghv_244,
     ghv_243,
     ghv_242,
     ghv_241,
     ghv_240,
     ghv_239,
     ghv_238,
     ghv_237,
     ghv_236,
     ghv_235,
     ghv_234,
     ghv_233,
     ghv_232,
     ghv_231,
     ghv_230,
     ghv_229,
     ghv_228,
     ghv_227,
     ghv_226,
     ghv_225,
     ghv_224,
     ghv_223,
     ghv_222,
     ghv_221,
     ghv_220,
     ghv_219,
     ghv_218,
     ghv_217,
     ghv_216,
     ghv_215,
     ghv_214,
     ghv_213,
     ghv_212,
     ghv_211,
     ghv_210,
     ghv_209,
     ghv_208,
     ghv_207,
     ghv_206,
     ghv_205,
     ghv_204,
     ghv_203,
     ghv_202,
     ghv_201,
     ghv_200,
     ghv_199,
     ghv_198,
     ghv_197,
     ghv_196,
     ghv_195,
     ghv_194,
     ghv_193,
     ghv_192,
     ghv_191,
     ghv_190,
     ghv_189,
     ghv_188,
     ghv_187,
     ghv_186,
     ghv_185,
     ghv_184,
     ghv_183,
     ghv_182,
     ghv_181,
     ghv_180,
     ghv_179,
     ghv_178,
     ghv_177,
     ghv_176,
     ghv_175,
     ghv_174,
     ghv_173,
     ghv_172,
     ghv_171,
     ghv_170,
     ghv_169,
     ghv_168,
     ghv_167,
     ghv_166,
     ghv_165,
     ghv_164,
     ghv_163,
     ghv_162,
     ghv_161,
     ghv_160,
     ghv_159,
     ghv_158,
     ghv_157,
     ghv_156,
     ghv_155,
     ghv_154,
     ghv_153,
     ghv_152,
     ghv_151,
     ghv_150,
     ghv_149,
     ghv_148,
     ghv_147,
     ghv_146,
     ghv_145,
     ghv_144,
     ghv_143,
     ghv_142,
     ghv_141,
     ghv_140,
     ghv_139,
     ghv_138,
     ghv_137,
     ghv_136,
     ghv_135,
     ghv_134,
     ghv_133,
     ghv_132,
     ghv_131,
     ghv_130,
     ghv_129,
     ghv_128,
     ghv_127,
     ghv_126,
     ghv_125,
     ghv_124,
     ghv_123,
     ghv_122,
     ghv_121,
     ghv_120,
     ghv_119,
     ghv_118,
     ghv_117,
     ghv_116,
     ghv_115,
     ghv_114,
     ghv_113,
     ghv_112,
     ghv_111,
     ghv_110,
     ghv_109,
     ghv_108,
     ghv_107,
     ghv_106,
     ghv_105,
     ghv_104,
     ghv_103,
     ghv_102,
     ghv_101,
     ghv_100,
     ghv_99,
     ghv_98,
     ghv_97,
     ghv_96,
     ghv_95,
     ghv_94,
     ghv_93,
     ghv_92,
     ghv_91,
     ghv_90,
     ghv_89,
     ghv_88,
     ghv_87,
     ghv_86,
     ghv_85,
     ghv_84,
     ghv_83,
     ghv_82,
     ghv_81,
     ghv_80,
     ghv_79,
     ghv_78,
     ghv_77,
     ghv_76,
     ghv_75,
     ghv_74,
     ghv_73,
     ghv_72,
     ghv_71,
     ghv_70,
     ghv_69,
     ghv_68,
     ghv_67,
     ghv_66,
     ghv_65,
     ghv_64,
     ghv_63,
     ghv_62,
     ghv_61,
     ghv_60,
     ghv_59,
     ghv_58,
     ghv_57,
     ghv_56,
     ghv_55,
     ghv_54,
     ghv_53,
     ghv_52,
     ghv_51,
     ghv_50,
     ghv_49,
     ghv_48,
     ghv_47,
     ghv_46,
     ghv_45,
     ghv_44,
     ghv_43,
     ghv_42,
     ghv_41,
     ghv_40,
     ghv_39,
     ghv_38,
     ghv_37,
     ghv_36,
     ghv_35,
     ghv_34,
     ghv_33,
     ghv_32,
     ghv_31,
     ghv_30,
     ghv_29,
     ghv_28,
     ghv_27,
     ghv_26,
     ghv_25,
     ghv_24,
     ghv_23,
     ghv_22,
     ghv_21,
     ghv_20,
     ghv_19,
     ghv_18,
     ghv_17,
     ghv_16,
     ghv_15,
     ghv_14,
     ghv_13,
     ghv_12,
     ghv_11,
     ghv_10,
     ghv_9,
     ghv_8,
     ghv_7,
     ghv_6,
     ghv_5,
     ghv_4,
     ghv_3,
     ghv_2,
     ghv_1,
     ghv_0};
  wire [511:0]     _oldFh_dup_3_hist_11_folded_hist_T_29 =
    _oldFh_dup_3_hist_11_folded_hist_T_26 >> _GEN_20;
  wire [1:0]       _GEN_24 =
    _oldFh_dup_3_hist_11_folded_hist_T_29[1:0]
    ^ _oldFh_dup_3_hist_11_folded_hist_T_29[9:8];
  wire [511:0]     _oldFh_dup_3_hist_12_folded_hist_T_23 =
    {ghv_255,
     ghv_254,
     ghv_253,
     ghv_252,
     ghv_251,
     ghv_250,
     ghv_249,
     ghv_248,
     ghv_247,
     ghv_246,
     ghv_245,
     ghv_244,
     ghv_243,
     ghv_242,
     ghv_241,
     ghv_240,
     ghv_239,
     ghv_238,
     ghv_237,
     ghv_236,
     ghv_235,
     ghv_234,
     ghv_233,
     ghv_232,
     ghv_231,
     ghv_230,
     ghv_229,
     ghv_228,
     ghv_227,
     ghv_226,
     ghv_225,
     ghv_224,
     ghv_223,
     ghv_222,
     ghv_221,
     ghv_220,
     ghv_219,
     ghv_218,
     ghv_217,
     ghv_216,
     ghv_215,
     ghv_214,
     ghv_213,
     ghv_212,
     ghv_211,
     ghv_210,
     ghv_209,
     ghv_208,
     ghv_207,
     ghv_206,
     ghv_205,
     ghv_204,
     ghv_203,
     ghv_202,
     ghv_201,
     ghv_200,
     ghv_199,
     ghv_198,
     ghv_197,
     ghv_196,
     ghv_195,
     ghv_194,
     ghv_193,
     ghv_192,
     ghv_191,
     ghv_190,
     ghv_189,
     ghv_188,
     ghv_187,
     ghv_186,
     ghv_185,
     ghv_184,
     ghv_183,
     ghv_182,
     ghv_181,
     ghv_180,
     ghv_179,
     ghv_178,
     ghv_177,
     ghv_176,
     ghv_175,
     ghv_174,
     ghv_173,
     ghv_172,
     ghv_171,
     ghv_170,
     ghv_169,
     ghv_168,
     ghv_167,
     ghv_166,
     ghv_165,
     ghv_164,
     ghv_163,
     ghv_162,
     ghv_161,
     ghv_160,
     ghv_159,
     ghv_158,
     ghv_157,
     ghv_156,
     ghv_155,
     ghv_154,
     ghv_153,
     ghv_152,
     ghv_151,
     ghv_150,
     ghv_149,
     ghv_148,
     ghv_147,
     ghv_146,
     ghv_145,
     ghv_144,
     ghv_143,
     ghv_142,
     ghv_141,
     ghv_140,
     ghv_139,
     ghv_138,
     ghv_137,
     ghv_136,
     ghv_135,
     ghv_134,
     ghv_133,
     ghv_132,
     ghv_131,
     ghv_130,
     ghv_129,
     ghv_128,
     ghv_127,
     ghv_126,
     ghv_125,
     ghv_124,
     ghv_123,
     ghv_122,
     ghv_121,
     ghv_120,
     ghv_119,
     ghv_118,
     ghv_117,
     ghv_116,
     ghv_115,
     ghv_114,
     ghv_113,
     ghv_112,
     ghv_111,
     ghv_110,
     ghv_109,
     ghv_108,
     ghv_107,
     ghv_106,
     ghv_105,
     ghv_104,
     ghv_103,
     ghv_102,
     ghv_101,
     ghv_100,
     ghv_99,
     ghv_98,
     ghv_97,
     ghv_96,
     ghv_95,
     ghv_94,
     ghv_93,
     ghv_92,
     ghv_91,
     ghv_90,
     ghv_89,
     ghv_88,
     ghv_87,
     ghv_86,
     ghv_85,
     ghv_84,
     ghv_83,
     ghv_82,
     ghv_81,
     ghv_80,
     ghv_79,
     ghv_78,
     ghv_77,
     ghv_76,
     ghv_75,
     ghv_74,
     ghv_73,
     ghv_72,
     ghv_71,
     ghv_70,
     ghv_69,
     ghv_68,
     ghv_67,
     ghv_66,
     ghv_65,
     ghv_64,
     ghv_63,
     ghv_62,
     ghv_61,
     ghv_60,
     ghv_59,
     ghv_58,
     ghv_57,
     ghv_56,
     ghv_55,
     ghv_54,
     ghv_53,
     ghv_52,
     ghv_51,
     ghv_50,
     ghv_49,
     ghv_48,
     ghv_47,
     ghv_46,
     ghv_45,
     ghv_44,
     ghv_43,
     ghv_42,
     ghv_41,
     ghv_40,
     ghv_39,
     ghv_38,
     ghv_37,
     ghv_36,
     ghv_35,
     ghv_34,
     ghv_33,
     ghv_32,
     ghv_31,
     ghv_30,
     ghv_29,
     ghv_28,
     ghv_27,
     ghv_26,
     ghv_25,
     ghv_24,
     ghv_23,
     ghv_22,
     ghv_21,
     ghv_20,
     ghv_19,
     ghv_18,
     ghv_17,
     ghv_16,
     ghv_15,
     ghv_14,
     ghv_13,
     ghv_12,
     ghv_11,
     ghv_10,
     ghv_9,
     ghv_8,
     ghv_7,
     ghv_6,
     ghv_5,
     ghv_4,
     ghv_3,
     ghv_2,
     ghv_1,
     ghv_0,
     ghv_255,
     ghv_254,
     ghv_253,
     ghv_252,
     ghv_251,
     ghv_250,
     ghv_249,
     ghv_248,
     ghv_247,
     ghv_246,
     ghv_245,
     ghv_244,
     ghv_243,
     ghv_242,
     ghv_241,
     ghv_240,
     ghv_239,
     ghv_238,
     ghv_237,
     ghv_236,
     ghv_235,
     ghv_234,
     ghv_233,
     ghv_232,
     ghv_231,
     ghv_230,
     ghv_229,
     ghv_228,
     ghv_227,
     ghv_226,
     ghv_225,
     ghv_224,
     ghv_223,
     ghv_222,
     ghv_221,
     ghv_220,
     ghv_219,
     ghv_218,
     ghv_217,
     ghv_216,
     ghv_215,
     ghv_214,
     ghv_213,
     ghv_212,
     ghv_211,
     ghv_210,
     ghv_209,
     ghv_208,
     ghv_207,
     ghv_206,
     ghv_205,
     ghv_204,
     ghv_203,
     ghv_202,
     ghv_201,
     ghv_200,
     ghv_199,
     ghv_198,
     ghv_197,
     ghv_196,
     ghv_195,
     ghv_194,
     ghv_193,
     ghv_192,
     ghv_191,
     ghv_190,
     ghv_189,
     ghv_188,
     ghv_187,
     ghv_186,
     ghv_185,
     ghv_184,
     ghv_183,
     ghv_182,
     ghv_181,
     ghv_180,
     ghv_179,
     ghv_178,
     ghv_177,
     ghv_176,
     ghv_175,
     ghv_174,
     ghv_173,
     ghv_172,
     ghv_171,
     ghv_170,
     ghv_169,
     ghv_168,
     ghv_167,
     ghv_166,
     ghv_165,
     ghv_164,
     ghv_163,
     ghv_162,
     ghv_161,
     ghv_160,
     ghv_159,
     ghv_158,
     ghv_157,
     ghv_156,
     ghv_155,
     ghv_154,
     ghv_153,
     ghv_152,
     ghv_151,
     ghv_150,
     ghv_149,
     ghv_148,
     ghv_147,
     ghv_146,
     ghv_145,
     ghv_144,
     ghv_143,
     ghv_142,
     ghv_141,
     ghv_140,
     ghv_139,
     ghv_138,
     ghv_137,
     ghv_136,
     ghv_135,
     ghv_134,
     ghv_133,
     ghv_132,
     ghv_131,
     ghv_130,
     ghv_129,
     ghv_128,
     ghv_127,
     ghv_126,
     ghv_125,
     ghv_124,
     ghv_123,
     ghv_122,
     ghv_121,
     ghv_120,
     ghv_119,
     ghv_118,
     ghv_117,
     ghv_116,
     ghv_115,
     ghv_114,
     ghv_113,
     ghv_112,
     ghv_111,
     ghv_110,
     ghv_109,
     ghv_108,
     ghv_107,
     ghv_106,
     ghv_105,
     ghv_104,
     ghv_103,
     ghv_102,
     ghv_101,
     ghv_100,
     ghv_99,
     ghv_98,
     ghv_97,
     ghv_96,
     ghv_95,
     ghv_94,
     ghv_93,
     ghv_92,
     ghv_91,
     ghv_90,
     ghv_89,
     ghv_88,
     ghv_87,
     ghv_86,
     ghv_85,
     ghv_84,
     ghv_83,
     ghv_82,
     ghv_81,
     ghv_80,
     ghv_79,
     ghv_78,
     ghv_77,
     ghv_76,
     ghv_75,
     ghv_74,
     ghv_73,
     ghv_72,
     ghv_71,
     ghv_70,
     ghv_69,
     ghv_68,
     ghv_67,
     ghv_66,
     ghv_65,
     ghv_64,
     ghv_63,
     ghv_62,
     ghv_61,
     ghv_60,
     ghv_59,
     ghv_58,
     ghv_57,
     ghv_56,
     ghv_55,
     ghv_54,
     ghv_53,
     ghv_52,
     ghv_51,
     ghv_50,
     ghv_49,
     ghv_48,
     ghv_47,
     ghv_46,
     ghv_45,
     ghv_44,
     ghv_43,
     ghv_42,
     ghv_41,
     ghv_40,
     ghv_39,
     ghv_38,
     ghv_37,
     ghv_36,
     ghv_35,
     ghv_34,
     ghv_33,
     ghv_32,
     ghv_31,
     ghv_30,
     ghv_29,
     ghv_28,
     ghv_27,
     ghv_26,
     ghv_25,
     ghv_24,
     ghv_23,
     ghv_22,
     ghv_21,
     ghv_20,
     ghv_19,
     ghv_18,
     ghv_17,
     ghv_16,
     ghv_15,
     ghv_14,
     ghv_13,
     ghv_12,
     ghv_11,
     ghv_10,
     ghv_9,
     ghv_8,
     ghv_7,
     ghv_6,
     ghv_5,
     ghv_4,
     ghv_3,
     ghv_2,
     ghv_1,
     ghv_0};
  wire [511:0]     _oldFh_dup_3_hist_12_folded_hist_T_26 =
    _oldFh_dup_3_hist_12_folded_hist_T_23 >> _GEN_20;
  wire [511:0]     _oldFh_dup_3_hist_13_folded_hist_T_26 =
    {ghv_255,
     ghv_254,
     ghv_253,
     ghv_252,
     ghv_251,
     ghv_250,
     ghv_249,
     ghv_248,
     ghv_247,
     ghv_246,
     ghv_245,
     ghv_244,
     ghv_243,
     ghv_242,
     ghv_241,
     ghv_240,
     ghv_239,
     ghv_238,
     ghv_237,
     ghv_236,
     ghv_235,
     ghv_234,
     ghv_233,
     ghv_232,
     ghv_231,
     ghv_230,
     ghv_229,
     ghv_228,
     ghv_227,
     ghv_226,
     ghv_225,
     ghv_224,
     ghv_223,
     ghv_222,
     ghv_221,
     ghv_220,
     ghv_219,
     ghv_218,
     ghv_217,
     ghv_216,
     ghv_215,
     ghv_214,
     ghv_213,
     ghv_212,
     ghv_211,
     ghv_210,
     ghv_209,
     ghv_208,
     ghv_207,
     ghv_206,
     ghv_205,
     ghv_204,
     ghv_203,
     ghv_202,
     ghv_201,
     ghv_200,
     ghv_199,
     ghv_198,
     ghv_197,
     ghv_196,
     ghv_195,
     ghv_194,
     ghv_193,
     ghv_192,
     ghv_191,
     ghv_190,
     ghv_189,
     ghv_188,
     ghv_187,
     ghv_186,
     ghv_185,
     ghv_184,
     ghv_183,
     ghv_182,
     ghv_181,
     ghv_180,
     ghv_179,
     ghv_178,
     ghv_177,
     ghv_176,
     ghv_175,
     ghv_174,
     ghv_173,
     ghv_172,
     ghv_171,
     ghv_170,
     ghv_169,
     ghv_168,
     ghv_167,
     ghv_166,
     ghv_165,
     ghv_164,
     ghv_163,
     ghv_162,
     ghv_161,
     ghv_160,
     ghv_159,
     ghv_158,
     ghv_157,
     ghv_156,
     ghv_155,
     ghv_154,
     ghv_153,
     ghv_152,
     ghv_151,
     ghv_150,
     ghv_149,
     ghv_148,
     ghv_147,
     ghv_146,
     ghv_145,
     ghv_144,
     ghv_143,
     ghv_142,
     ghv_141,
     ghv_140,
     ghv_139,
     ghv_138,
     ghv_137,
     ghv_136,
     ghv_135,
     ghv_134,
     ghv_133,
     ghv_132,
     ghv_131,
     ghv_130,
     ghv_129,
     ghv_128,
     ghv_127,
     ghv_126,
     ghv_125,
     ghv_124,
     ghv_123,
     ghv_122,
     ghv_121,
     ghv_120,
     ghv_119,
     ghv_118,
     ghv_117,
     ghv_116,
     ghv_115,
     ghv_114,
     ghv_113,
     ghv_112,
     ghv_111,
     ghv_110,
     ghv_109,
     ghv_108,
     ghv_107,
     ghv_106,
     ghv_105,
     ghv_104,
     ghv_103,
     ghv_102,
     ghv_101,
     ghv_100,
     ghv_99,
     ghv_98,
     ghv_97,
     ghv_96,
     ghv_95,
     ghv_94,
     ghv_93,
     ghv_92,
     ghv_91,
     ghv_90,
     ghv_89,
     ghv_88,
     ghv_87,
     ghv_86,
     ghv_85,
     ghv_84,
     ghv_83,
     ghv_82,
     ghv_81,
     ghv_80,
     ghv_79,
     ghv_78,
     ghv_77,
     ghv_76,
     ghv_75,
     ghv_74,
     ghv_73,
     ghv_72,
     ghv_71,
     ghv_70,
     ghv_69,
     ghv_68,
     ghv_67,
     ghv_66,
     ghv_65,
     ghv_64,
     ghv_63,
     ghv_62,
     ghv_61,
     ghv_60,
     ghv_59,
     ghv_58,
     ghv_57,
     ghv_56,
     ghv_55,
     ghv_54,
     ghv_53,
     ghv_52,
     ghv_51,
     ghv_50,
     ghv_49,
     ghv_48,
     ghv_47,
     ghv_46,
     ghv_45,
     ghv_44,
     ghv_43,
     ghv_42,
     ghv_41,
     ghv_40,
     ghv_39,
     ghv_38,
     ghv_37,
     ghv_36,
     ghv_35,
     ghv_34,
     ghv_33,
     ghv_32,
     ghv_31,
     ghv_30,
     ghv_29,
     ghv_28,
     ghv_27,
     ghv_26,
     ghv_25,
     ghv_24,
     ghv_23,
     ghv_22,
     ghv_21,
     ghv_20,
     ghv_19,
     ghv_18,
     ghv_17,
     ghv_16,
     ghv_15,
     ghv_14,
     ghv_13,
     ghv_12,
     ghv_11,
     ghv_10,
     ghv_9,
     ghv_8,
     ghv_7,
     ghv_6,
     ghv_5,
     ghv_4,
     ghv_3,
     ghv_2,
     ghv_1,
     ghv_0,
     ghv_255,
     ghv_254,
     ghv_253,
     ghv_252,
     ghv_251,
     ghv_250,
     ghv_249,
     ghv_248,
     ghv_247,
     ghv_246,
     ghv_245,
     ghv_244,
     ghv_243,
     ghv_242,
     ghv_241,
     ghv_240,
     ghv_239,
     ghv_238,
     ghv_237,
     ghv_236,
     ghv_235,
     ghv_234,
     ghv_233,
     ghv_232,
     ghv_231,
     ghv_230,
     ghv_229,
     ghv_228,
     ghv_227,
     ghv_226,
     ghv_225,
     ghv_224,
     ghv_223,
     ghv_222,
     ghv_221,
     ghv_220,
     ghv_219,
     ghv_218,
     ghv_217,
     ghv_216,
     ghv_215,
     ghv_214,
     ghv_213,
     ghv_212,
     ghv_211,
     ghv_210,
     ghv_209,
     ghv_208,
     ghv_207,
     ghv_206,
     ghv_205,
     ghv_204,
     ghv_203,
     ghv_202,
     ghv_201,
     ghv_200,
     ghv_199,
     ghv_198,
     ghv_197,
     ghv_196,
     ghv_195,
     ghv_194,
     ghv_193,
     ghv_192,
     ghv_191,
     ghv_190,
     ghv_189,
     ghv_188,
     ghv_187,
     ghv_186,
     ghv_185,
     ghv_184,
     ghv_183,
     ghv_182,
     ghv_181,
     ghv_180,
     ghv_179,
     ghv_178,
     ghv_177,
     ghv_176,
     ghv_175,
     ghv_174,
     ghv_173,
     ghv_172,
     ghv_171,
     ghv_170,
     ghv_169,
     ghv_168,
     ghv_167,
     ghv_166,
     ghv_165,
     ghv_164,
     ghv_163,
     ghv_162,
     ghv_161,
     ghv_160,
     ghv_159,
     ghv_158,
     ghv_157,
     ghv_156,
     ghv_155,
     ghv_154,
     ghv_153,
     ghv_152,
     ghv_151,
     ghv_150,
     ghv_149,
     ghv_148,
     ghv_147,
     ghv_146,
     ghv_145,
     ghv_144,
     ghv_143,
     ghv_142,
     ghv_141,
     ghv_140,
     ghv_139,
     ghv_138,
     ghv_137,
     ghv_136,
     ghv_135,
     ghv_134,
     ghv_133,
     ghv_132,
     ghv_131,
     ghv_130,
     ghv_129,
     ghv_128,
     ghv_127,
     ghv_126,
     ghv_125,
     ghv_124,
     ghv_123,
     ghv_122,
     ghv_121,
     ghv_120,
     ghv_119,
     ghv_118,
     ghv_117,
     ghv_116,
     ghv_115,
     ghv_114,
     ghv_113,
     ghv_112,
     ghv_111,
     ghv_110,
     ghv_109,
     ghv_108,
     ghv_107,
     ghv_106,
     ghv_105,
     ghv_104,
     ghv_103,
     ghv_102,
     ghv_101,
     ghv_100,
     ghv_99,
     ghv_98,
     ghv_97,
     ghv_96,
     ghv_95,
     ghv_94,
     ghv_93,
     ghv_92,
     ghv_91,
     ghv_90,
     ghv_89,
     ghv_88,
     ghv_87,
     ghv_86,
     ghv_85,
     ghv_84,
     ghv_83,
     ghv_82,
     ghv_81,
     ghv_80,
     ghv_79,
     ghv_78,
     ghv_77,
     ghv_76,
     ghv_75,
     ghv_74,
     ghv_73,
     ghv_72,
     ghv_71,
     ghv_70,
     ghv_69,
     ghv_68,
     ghv_67,
     ghv_66,
     ghv_65,
     ghv_64,
     ghv_63,
     ghv_62,
     ghv_61,
     ghv_60,
     ghv_59,
     ghv_58,
     ghv_57,
     ghv_56,
     ghv_55,
     ghv_54,
     ghv_53,
     ghv_52,
     ghv_51,
     ghv_50,
     ghv_49,
     ghv_48,
     ghv_47,
     ghv_46,
     ghv_45,
     ghv_44,
     ghv_43,
     ghv_42,
     ghv_41,
     ghv_40,
     ghv_39,
     ghv_38,
     ghv_37,
     ghv_36,
     ghv_35,
     ghv_34,
     ghv_33,
     ghv_32,
     ghv_31,
     ghv_30,
     ghv_29,
     ghv_28,
     ghv_27,
     ghv_26,
     ghv_25,
     ghv_24,
     ghv_23,
     ghv_22,
     ghv_21,
     ghv_20,
     ghv_19,
     ghv_18,
     ghv_17,
     ghv_16,
     ghv_15,
     ghv_14,
     ghv_13,
     ghv_12,
     ghv_11,
     ghv_10,
     ghv_9,
     ghv_8,
     ghv_7,
     ghv_6,
     ghv_5,
     ghv_4,
     ghv_3,
     ghv_2,
     ghv_1,
     ghv_0};
  wire [511:0]     _oldFh_dup_3_hist_13_folded_hist_T_29 =
    _oldFh_dup_3_hist_13_folded_hist_T_26 >> _GEN_20;
  wire [3:0]       _GEN_25 =
    _oldFh_dup_3_hist_13_folded_hist_T_29[3:0]
    ^ _oldFh_dup_3_hist_13_folded_hist_T_29[12:9];
  wire [511:0]     _oldFh_dup_3_hist_14_folded_hist_T_23 =
    {ghv_255,
     ghv_254,
     ghv_253,
     ghv_252,
     ghv_251,
     ghv_250,
     ghv_249,
     ghv_248,
     ghv_247,
     ghv_246,
     ghv_245,
     ghv_244,
     ghv_243,
     ghv_242,
     ghv_241,
     ghv_240,
     ghv_239,
     ghv_238,
     ghv_237,
     ghv_236,
     ghv_235,
     ghv_234,
     ghv_233,
     ghv_232,
     ghv_231,
     ghv_230,
     ghv_229,
     ghv_228,
     ghv_227,
     ghv_226,
     ghv_225,
     ghv_224,
     ghv_223,
     ghv_222,
     ghv_221,
     ghv_220,
     ghv_219,
     ghv_218,
     ghv_217,
     ghv_216,
     ghv_215,
     ghv_214,
     ghv_213,
     ghv_212,
     ghv_211,
     ghv_210,
     ghv_209,
     ghv_208,
     ghv_207,
     ghv_206,
     ghv_205,
     ghv_204,
     ghv_203,
     ghv_202,
     ghv_201,
     ghv_200,
     ghv_199,
     ghv_198,
     ghv_197,
     ghv_196,
     ghv_195,
     ghv_194,
     ghv_193,
     ghv_192,
     ghv_191,
     ghv_190,
     ghv_189,
     ghv_188,
     ghv_187,
     ghv_186,
     ghv_185,
     ghv_184,
     ghv_183,
     ghv_182,
     ghv_181,
     ghv_180,
     ghv_179,
     ghv_178,
     ghv_177,
     ghv_176,
     ghv_175,
     ghv_174,
     ghv_173,
     ghv_172,
     ghv_171,
     ghv_170,
     ghv_169,
     ghv_168,
     ghv_167,
     ghv_166,
     ghv_165,
     ghv_164,
     ghv_163,
     ghv_162,
     ghv_161,
     ghv_160,
     ghv_159,
     ghv_158,
     ghv_157,
     ghv_156,
     ghv_155,
     ghv_154,
     ghv_153,
     ghv_152,
     ghv_151,
     ghv_150,
     ghv_149,
     ghv_148,
     ghv_147,
     ghv_146,
     ghv_145,
     ghv_144,
     ghv_143,
     ghv_142,
     ghv_141,
     ghv_140,
     ghv_139,
     ghv_138,
     ghv_137,
     ghv_136,
     ghv_135,
     ghv_134,
     ghv_133,
     ghv_132,
     ghv_131,
     ghv_130,
     ghv_129,
     ghv_128,
     ghv_127,
     ghv_126,
     ghv_125,
     ghv_124,
     ghv_123,
     ghv_122,
     ghv_121,
     ghv_120,
     ghv_119,
     ghv_118,
     ghv_117,
     ghv_116,
     ghv_115,
     ghv_114,
     ghv_113,
     ghv_112,
     ghv_111,
     ghv_110,
     ghv_109,
     ghv_108,
     ghv_107,
     ghv_106,
     ghv_105,
     ghv_104,
     ghv_103,
     ghv_102,
     ghv_101,
     ghv_100,
     ghv_99,
     ghv_98,
     ghv_97,
     ghv_96,
     ghv_95,
     ghv_94,
     ghv_93,
     ghv_92,
     ghv_91,
     ghv_90,
     ghv_89,
     ghv_88,
     ghv_87,
     ghv_86,
     ghv_85,
     ghv_84,
     ghv_83,
     ghv_82,
     ghv_81,
     ghv_80,
     ghv_79,
     ghv_78,
     ghv_77,
     ghv_76,
     ghv_75,
     ghv_74,
     ghv_73,
     ghv_72,
     ghv_71,
     ghv_70,
     ghv_69,
     ghv_68,
     ghv_67,
     ghv_66,
     ghv_65,
     ghv_64,
     ghv_63,
     ghv_62,
     ghv_61,
     ghv_60,
     ghv_59,
     ghv_58,
     ghv_57,
     ghv_56,
     ghv_55,
     ghv_54,
     ghv_53,
     ghv_52,
     ghv_51,
     ghv_50,
     ghv_49,
     ghv_48,
     ghv_47,
     ghv_46,
     ghv_45,
     ghv_44,
     ghv_43,
     ghv_42,
     ghv_41,
     ghv_40,
     ghv_39,
     ghv_38,
     ghv_37,
     ghv_36,
     ghv_35,
     ghv_34,
     ghv_33,
     ghv_32,
     ghv_31,
     ghv_30,
     ghv_29,
     ghv_28,
     ghv_27,
     ghv_26,
     ghv_25,
     ghv_24,
     ghv_23,
     ghv_22,
     ghv_21,
     ghv_20,
     ghv_19,
     ghv_18,
     ghv_17,
     ghv_16,
     ghv_15,
     ghv_14,
     ghv_13,
     ghv_12,
     ghv_11,
     ghv_10,
     ghv_9,
     ghv_8,
     ghv_7,
     ghv_6,
     ghv_5,
     ghv_4,
     ghv_3,
     ghv_2,
     ghv_1,
     ghv_0,
     ghv_255,
     ghv_254,
     ghv_253,
     ghv_252,
     ghv_251,
     ghv_250,
     ghv_249,
     ghv_248,
     ghv_247,
     ghv_246,
     ghv_245,
     ghv_244,
     ghv_243,
     ghv_242,
     ghv_241,
     ghv_240,
     ghv_239,
     ghv_238,
     ghv_237,
     ghv_236,
     ghv_235,
     ghv_234,
     ghv_233,
     ghv_232,
     ghv_231,
     ghv_230,
     ghv_229,
     ghv_228,
     ghv_227,
     ghv_226,
     ghv_225,
     ghv_224,
     ghv_223,
     ghv_222,
     ghv_221,
     ghv_220,
     ghv_219,
     ghv_218,
     ghv_217,
     ghv_216,
     ghv_215,
     ghv_214,
     ghv_213,
     ghv_212,
     ghv_211,
     ghv_210,
     ghv_209,
     ghv_208,
     ghv_207,
     ghv_206,
     ghv_205,
     ghv_204,
     ghv_203,
     ghv_202,
     ghv_201,
     ghv_200,
     ghv_199,
     ghv_198,
     ghv_197,
     ghv_196,
     ghv_195,
     ghv_194,
     ghv_193,
     ghv_192,
     ghv_191,
     ghv_190,
     ghv_189,
     ghv_188,
     ghv_187,
     ghv_186,
     ghv_185,
     ghv_184,
     ghv_183,
     ghv_182,
     ghv_181,
     ghv_180,
     ghv_179,
     ghv_178,
     ghv_177,
     ghv_176,
     ghv_175,
     ghv_174,
     ghv_173,
     ghv_172,
     ghv_171,
     ghv_170,
     ghv_169,
     ghv_168,
     ghv_167,
     ghv_166,
     ghv_165,
     ghv_164,
     ghv_163,
     ghv_162,
     ghv_161,
     ghv_160,
     ghv_159,
     ghv_158,
     ghv_157,
     ghv_156,
     ghv_155,
     ghv_154,
     ghv_153,
     ghv_152,
     ghv_151,
     ghv_150,
     ghv_149,
     ghv_148,
     ghv_147,
     ghv_146,
     ghv_145,
     ghv_144,
     ghv_143,
     ghv_142,
     ghv_141,
     ghv_140,
     ghv_139,
     ghv_138,
     ghv_137,
     ghv_136,
     ghv_135,
     ghv_134,
     ghv_133,
     ghv_132,
     ghv_131,
     ghv_130,
     ghv_129,
     ghv_128,
     ghv_127,
     ghv_126,
     ghv_125,
     ghv_124,
     ghv_123,
     ghv_122,
     ghv_121,
     ghv_120,
     ghv_119,
     ghv_118,
     ghv_117,
     ghv_116,
     ghv_115,
     ghv_114,
     ghv_113,
     ghv_112,
     ghv_111,
     ghv_110,
     ghv_109,
     ghv_108,
     ghv_107,
     ghv_106,
     ghv_105,
     ghv_104,
     ghv_103,
     ghv_102,
     ghv_101,
     ghv_100,
     ghv_99,
     ghv_98,
     ghv_97,
     ghv_96,
     ghv_95,
     ghv_94,
     ghv_93,
     ghv_92,
     ghv_91,
     ghv_90,
     ghv_89,
     ghv_88,
     ghv_87,
     ghv_86,
     ghv_85,
     ghv_84,
     ghv_83,
     ghv_82,
     ghv_81,
     ghv_80,
     ghv_79,
     ghv_78,
     ghv_77,
     ghv_76,
     ghv_75,
     ghv_74,
     ghv_73,
     ghv_72,
     ghv_71,
     ghv_70,
     ghv_69,
     ghv_68,
     ghv_67,
     ghv_66,
     ghv_65,
     ghv_64,
     ghv_63,
     ghv_62,
     ghv_61,
     ghv_60,
     ghv_59,
     ghv_58,
     ghv_57,
     ghv_56,
     ghv_55,
     ghv_54,
     ghv_53,
     ghv_52,
     ghv_51,
     ghv_50,
     ghv_49,
     ghv_48,
     ghv_47,
     ghv_46,
     ghv_45,
     ghv_44,
     ghv_43,
     ghv_42,
     ghv_41,
     ghv_40,
     ghv_39,
     ghv_38,
     ghv_37,
     ghv_36,
     ghv_35,
     ghv_34,
     ghv_33,
     ghv_32,
     ghv_31,
     ghv_30,
     ghv_29,
     ghv_28,
     ghv_27,
     ghv_26,
     ghv_25,
     ghv_24,
     ghv_23,
     ghv_22,
     ghv_21,
     ghv_20,
     ghv_19,
     ghv_18,
     ghv_17,
     ghv_16,
     ghv_15,
     ghv_14,
     ghv_13,
     ghv_12,
     ghv_11,
     ghv_10,
     ghv_9,
     ghv_8,
     ghv_7,
     ghv_6,
     ghv_5,
     ghv_4,
     ghv_3,
     ghv_2,
     ghv_1,
     ghv_0};
  wire [511:0]     _oldFh_dup_3_hist_14_folded_hist_T_26 =
    _oldFh_dup_3_hist_14_folded_hist_T_23 >> _GEN_20;
  wire [511:0]     _oldFh_dup_3_hist_15_folded_hist_T_26 =
    {ghv_255,
     ghv_254,
     ghv_253,
     ghv_252,
     ghv_251,
     ghv_250,
     ghv_249,
     ghv_248,
     ghv_247,
     ghv_246,
     ghv_245,
     ghv_244,
     ghv_243,
     ghv_242,
     ghv_241,
     ghv_240,
     ghv_239,
     ghv_238,
     ghv_237,
     ghv_236,
     ghv_235,
     ghv_234,
     ghv_233,
     ghv_232,
     ghv_231,
     ghv_230,
     ghv_229,
     ghv_228,
     ghv_227,
     ghv_226,
     ghv_225,
     ghv_224,
     ghv_223,
     ghv_222,
     ghv_221,
     ghv_220,
     ghv_219,
     ghv_218,
     ghv_217,
     ghv_216,
     ghv_215,
     ghv_214,
     ghv_213,
     ghv_212,
     ghv_211,
     ghv_210,
     ghv_209,
     ghv_208,
     ghv_207,
     ghv_206,
     ghv_205,
     ghv_204,
     ghv_203,
     ghv_202,
     ghv_201,
     ghv_200,
     ghv_199,
     ghv_198,
     ghv_197,
     ghv_196,
     ghv_195,
     ghv_194,
     ghv_193,
     ghv_192,
     ghv_191,
     ghv_190,
     ghv_189,
     ghv_188,
     ghv_187,
     ghv_186,
     ghv_185,
     ghv_184,
     ghv_183,
     ghv_182,
     ghv_181,
     ghv_180,
     ghv_179,
     ghv_178,
     ghv_177,
     ghv_176,
     ghv_175,
     ghv_174,
     ghv_173,
     ghv_172,
     ghv_171,
     ghv_170,
     ghv_169,
     ghv_168,
     ghv_167,
     ghv_166,
     ghv_165,
     ghv_164,
     ghv_163,
     ghv_162,
     ghv_161,
     ghv_160,
     ghv_159,
     ghv_158,
     ghv_157,
     ghv_156,
     ghv_155,
     ghv_154,
     ghv_153,
     ghv_152,
     ghv_151,
     ghv_150,
     ghv_149,
     ghv_148,
     ghv_147,
     ghv_146,
     ghv_145,
     ghv_144,
     ghv_143,
     ghv_142,
     ghv_141,
     ghv_140,
     ghv_139,
     ghv_138,
     ghv_137,
     ghv_136,
     ghv_135,
     ghv_134,
     ghv_133,
     ghv_132,
     ghv_131,
     ghv_130,
     ghv_129,
     ghv_128,
     ghv_127,
     ghv_126,
     ghv_125,
     ghv_124,
     ghv_123,
     ghv_122,
     ghv_121,
     ghv_120,
     ghv_119,
     ghv_118,
     ghv_117,
     ghv_116,
     ghv_115,
     ghv_114,
     ghv_113,
     ghv_112,
     ghv_111,
     ghv_110,
     ghv_109,
     ghv_108,
     ghv_107,
     ghv_106,
     ghv_105,
     ghv_104,
     ghv_103,
     ghv_102,
     ghv_101,
     ghv_100,
     ghv_99,
     ghv_98,
     ghv_97,
     ghv_96,
     ghv_95,
     ghv_94,
     ghv_93,
     ghv_92,
     ghv_91,
     ghv_90,
     ghv_89,
     ghv_88,
     ghv_87,
     ghv_86,
     ghv_85,
     ghv_84,
     ghv_83,
     ghv_82,
     ghv_81,
     ghv_80,
     ghv_79,
     ghv_78,
     ghv_77,
     ghv_76,
     ghv_75,
     ghv_74,
     ghv_73,
     ghv_72,
     ghv_71,
     ghv_70,
     ghv_69,
     ghv_68,
     ghv_67,
     ghv_66,
     ghv_65,
     ghv_64,
     ghv_63,
     ghv_62,
     ghv_61,
     ghv_60,
     ghv_59,
     ghv_58,
     ghv_57,
     ghv_56,
     ghv_55,
     ghv_54,
     ghv_53,
     ghv_52,
     ghv_51,
     ghv_50,
     ghv_49,
     ghv_48,
     ghv_47,
     ghv_46,
     ghv_45,
     ghv_44,
     ghv_43,
     ghv_42,
     ghv_41,
     ghv_40,
     ghv_39,
     ghv_38,
     ghv_37,
     ghv_36,
     ghv_35,
     ghv_34,
     ghv_33,
     ghv_32,
     ghv_31,
     ghv_30,
     ghv_29,
     ghv_28,
     ghv_27,
     ghv_26,
     ghv_25,
     ghv_24,
     ghv_23,
     ghv_22,
     ghv_21,
     ghv_20,
     ghv_19,
     ghv_18,
     ghv_17,
     ghv_16,
     ghv_15,
     ghv_14,
     ghv_13,
     ghv_12,
     ghv_11,
     ghv_10,
     ghv_9,
     ghv_8,
     ghv_7,
     ghv_6,
     ghv_5,
     ghv_4,
     ghv_3,
     ghv_2,
     ghv_1,
     ghv_0,
     ghv_255,
     ghv_254,
     ghv_253,
     ghv_252,
     ghv_251,
     ghv_250,
     ghv_249,
     ghv_248,
     ghv_247,
     ghv_246,
     ghv_245,
     ghv_244,
     ghv_243,
     ghv_242,
     ghv_241,
     ghv_240,
     ghv_239,
     ghv_238,
     ghv_237,
     ghv_236,
     ghv_235,
     ghv_234,
     ghv_233,
     ghv_232,
     ghv_231,
     ghv_230,
     ghv_229,
     ghv_228,
     ghv_227,
     ghv_226,
     ghv_225,
     ghv_224,
     ghv_223,
     ghv_222,
     ghv_221,
     ghv_220,
     ghv_219,
     ghv_218,
     ghv_217,
     ghv_216,
     ghv_215,
     ghv_214,
     ghv_213,
     ghv_212,
     ghv_211,
     ghv_210,
     ghv_209,
     ghv_208,
     ghv_207,
     ghv_206,
     ghv_205,
     ghv_204,
     ghv_203,
     ghv_202,
     ghv_201,
     ghv_200,
     ghv_199,
     ghv_198,
     ghv_197,
     ghv_196,
     ghv_195,
     ghv_194,
     ghv_193,
     ghv_192,
     ghv_191,
     ghv_190,
     ghv_189,
     ghv_188,
     ghv_187,
     ghv_186,
     ghv_185,
     ghv_184,
     ghv_183,
     ghv_182,
     ghv_181,
     ghv_180,
     ghv_179,
     ghv_178,
     ghv_177,
     ghv_176,
     ghv_175,
     ghv_174,
     ghv_173,
     ghv_172,
     ghv_171,
     ghv_170,
     ghv_169,
     ghv_168,
     ghv_167,
     ghv_166,
     ghv_165,
     ghv_164,
     ghv_163,
     ghv_162,
     ghv_161,
     ghv_160,
     ghv_159,
     ghv_158,
     ghv_157,
     ghv_156,
     ghv_155,
     ghv_154,
     ghv_153,
     ghv_152,
     ghv_151,
     ghv_150,
     ghv_149,
     ghv_148,
     ghv_147,
     ghv_146,
     ghv_145,
     ghv_144,
     ghv_143,
     ghv_142,
     ghv_141,
     ghv_140,
     ghv_139,
     ghv_138,
     ghv_137,
     ghv_136,
     ghv_135,
     ghv_134,
     ghv_133,
     ghv_132,
     ghv_131,
     ghv_130,
     ghv_129,
     ghv_128,
     ghv_127,
     ghv_126,
     ghv_125,
     ghv_124,
     ghv_123,
     ghv_122,
     ghv_121,
     ghv_120,
     ghv_119,
     ghv_118,
     ghv_117,
     ghv_116,
     ghv_115,
     ghv_114,
     ghv_113,
     ghv_112,
     ghv_111,
     ghv_110,
     ghv_109,
     ghv_108,
     ghv_107,
     ghv_106,
     ghv_105,
     ghv_104,
     ghv_103,
     ghv_102,
     ghv_101,
     ghv_100,
     ghv_99,
     ghv_98,
     ghv_97,
     ghv_96,
     ghv_95,
     ghv_94,
     ghv_93,
     ghv_92,
     ghv_91,
     ghv_90,
     ghv_89,
     ghv_88,
     ghv_87,
     ghv_86,
     ghv_85,
     ghv_84,
     ghv_83,
     ghv_82,
     ghv_81,
     ghv_80,
     ghv_79,
     ghv_78,
     ghv_77,
     ghv_76,
     ghv_75,
     ghv_74,
     ghv_73,
     ghv_72,
     ghv_71,
     ghv_70,
     ghv_69,
     ghv_68,
     ghv_67,
     ghv_66,
     ghv_65,
     ghv_64,
     ghv_63,
     ghv_62,
     ghv_61,
     ghv_60,
     ghv_59,
     ghv_58,
     ghv_57,
     ghv_56,
     ghv_55,
     ghv_54,
     ghv_53,
     ghv_52,
     ghv_51,
     ghv_50,
     ghv_49,
     ghv_48,
     ghv_47,
     ghv_46,
     ghv_45,
     ghv_44,
     ghv_43,
     ghv_42,
     ghv_41,
     ghv_40,
     ghv_39,
     ghv_38,
     ghv_37,
     ghv_36,
     ghv_35,
     ghv_34,
     ghv_33,
     ghv_32,
     ghv_31,
     ghv_30,
     ghv_29,
     ghv_28,
     ghv_27,
     ghv_26,
     ghv_25,
     ghv_24,
     ghv_23,
     ghv_22,
     ghv_21,
     ghv_20,
     ghv_19,
     ghv_18,
     ghv_17,
     ghv_16,
     ghv_15,
     ghv_14,
     ghv_13,
     ghv_12,
     ghv_11,
     ghv_10,
     ghv_9,
     ghv_8,
     ghv_7,
     ghv_6,
     ghv_5,
     ghv_4,
     ghv_3,
     ghv_2,
     ghv_1,
     ghv_0};
  wire [511:0]     _oldFh_dup_3_hist_15_folded_hist_T_29 =
    _oldFh_dup_3_hist_15_folded_hist_T_26 >> _GEN_20;
  wire [5:0]       _GEN_26 =
    _oldFh_dup_3_hist_15_folded_hist_T_29[5:0]
    ^ _oldFh_dup_3_hist_15_folded_hist_T_29[12:7];
  wire [511:0]     _oldFh_dup_3_hist_16_folded_hist_T_53 =
    {ghv_255,
     ghv_254,
     ghv_253,
     ghv_252,
     ghv_251,
     ghv_250,
     ghv_249,
     ghv_248,
     ghv_247,
     ghv_246,
     ghv_245,
     ghv_244,
     ghv_243,
     ghv_242,
     ghv_241,
     ghv_240,
     ghv_239,
     ghv_238,
     ghv_237,
     ghv_236,
     ghv_235,
     ghv_234,
     ghv_233,
     ghv_232,
     ghv_231,
     ghv_230,
     ghv_229,
     ghv_228,
     ghv_227,
     ghv_226,
     ghv_225,
     ghv_224,
     ghv_223,
     ghv_222,
     ghv_221,
     ghv_220,
     ghv_219,
     ghv_218,
     ghv_217,
     ghv_216,
     ghv_215,
     ghv_214,
     ghv_213,
     ghv_212,
     ghv_211,
     ghv_210,
     ghv_209,
     ghv_208,
     ghv_207,
     ghv_206,
     ghv_205,
     ghv_204,
     ghv_203,
     ghv_202,
     ghv_201,
     ghv_200,
     ghv_199,
     ghv_198,
     ghv_197,
     ghv_196,
     ghv_195,
     ghv_194,
     ghv_193,
     ghv_192,
     ghv_191,
     ghv_190,
     ghv_189,
     ghv_188,
     ghv_187,
     ghv_186,
     ghv_185,
     ghv_184,
     ghv_183,
     ghv_182,
     ghv_181,
     ghv_180,
     ghv_179,
     ghv_178,
     ghv_177,
     ghv_176,
     ghv_175,
     ghv_174,
     ghv_173,
     ghv_172,
     ghv_171,
     ghv_170,
     ghv_169,
     ghv_168,
     ghv_167,
     ghv_166,
     ghv_165,
     ghv_164,
     ghv_163,
     ghv_162,
     ghv_161,
     ghv_160,
     ghv_159,
     ghv_158,
     ghv_157,
     ghv_156,
     ghv_155,
     ghv_154,
     ghv_153,
     ghv_152,
     ghv_151,
     ghv_150,
     ghv_149,
     ghv_148,
     ghv_147,
     ghv_146,
     ghv_145,
     ghv_144,
     ghv_143,
     ghv_142,
     ghv_141,
     ghv_140,
     ghv_139,
     ghv_138,
     ghv_137,
     ghv_136,
     ghv_135,
     ghv_134,
     ghv_133,
     ghv_132,
     ghv_131,
     ghv_130,
     ghv_129,
     ghv_128,
     ghv_127,
     ghv_126,
     ghv_125,
     ghv_124,
     ghv_123,
     ghv_122,
     ghv_121,
     ghv_120,
     ghv_119,
     ghv_118,
     ghv_117,
     ghv_116,
     ghv_115,
     ghv_114,
     ghv_113,
     ghv_112,
     ghv_111,
     ghv_110,
     ghv_109,
     ghv_108,
     ghv_107,
     ghv_106,
     ghv_105,
     ghv_104,
     ghv_103,
     ghv_102,
     ghv_101,
     ghv_100,
     ghv_99,
     ghv_98,
     ghv_97,
     ghv_96,
     ghv_95,
     ghv_94,
     ghv_93,
     ghv_92,
     ghv_91,
     ghv_90,
     ghv_89,
     ghv_88,
     ghv_87,
     ghv_86,
     ghv_85,
     ghv_84,
     ghv_83,
     ghv_82,
     ghv_81,
     ghv_80,
     ghv_79,
     ghv_78,
     ghv_77,
     ghv_76,
     ghv_75,
     ghv_74,
     ghv_73,
     ghv_72,
     ghv_71,
     ghv_70,
     ghv_69,
     ghv_68,
     ghv_67,
     ghv_66,
     ghv_65,
     ghv_64,
     ghv_63,
     ghv_62,
     ghv_61,
     ghv_60,
     ghv_59,
     ghv_58,
     ghv_57,
     ghv_56,
     ghv_55,
     ghv_54,
     ghv_53,
     ghv_52,
     ghv_51,
     ghv_50,
     ghv_49,
     ghv_48,
     ghv_47,
     ghv_46,
     ghv_45,
     ghv_44,
     ghv_43,
     ghv_42,
     ghv_41,
     ghv_40,
     ghv_39,
     ghv_38,
     ghv_37,
     ghv_36,
     ghv_35,
     ghv_34,
     ghv_33,
     ghv_32,
     ghv_31,
     ghv_30,
     ghv_29,
     ghv_28,
     ghv_27,
     ghv_26,
     ghv_25,
     ghv_24,
     ghv_23,
     ghv_22,
     ghv_21,
     ghv_20,
     ghv_19,
     ghv_18,
     ghv_17,
     ghv_16,
     ghv_15,
     ghv_14,
     ghv_13,
     ghv_12,
     ghv_11,
     ghv_10,
     ghv_9,
     ghv_8,
     ghv_7,
     ghv_6,
     ghv_5,
     ghv_4,
     ghv_3,
     ghv_2,
     ghv_1,
     ghv_0,
     ghv_255,
     ghv_254,
     ghv_253,
     ghv_252,
     ghv_251,
     ghv_250,
     ghv_249,
     ghv_248,
     ghv_247,
     ghv_246,
     ghv_245,
     ghv_244,
     ghv_243,
     ghv_242,
     ghv_241,
     ghv_240,
     ghv_239,
     ghv_238,
     ghv_237,
     ghv_236,
     ghv_235,
     ghv_234,
     ghv_233,
     ghv_232,
     ghv_231,
     ghv_230,
     ghv_229,
     ghv_228,
     ghv_227,
     ghv_226,
     ghv_225,
     ghv_224,
     ghv_223,
     ghv_222,
     ghv_221,
     ghv_220,
     ghv_219,
     ghv_218,
     ghv_217,
     ghv_216,
     ghv_215,
     ghv_214,
     ghv_213,
     ghv_212,
     ghv_211,
     ghv_210,
     ghv_209,
     ghv_208,
     ghv_207,
     ghv_206,
     ghv_205,
     ghv_204,
     ghv_203,
     ghv_202,
     ghv_201,
     ghv_200,
     ghv_199,
     ghv_198,
     ghv_197,
     ghv_196,
     ghv_195,
     ghv_194,
     ghv_193,
     ghv_192,
     ghv_191,
     ghv_190,
     ghv_189,
     ghv_188,
     ghv_187,
     ghv_186,
     ghv_185,
     ghv_184,
     ghv_183,
     ghv_182,
     ghv_181,
     ghv_180,
     ghv_179,
     ghv_178,
     ghv_177,
     ghv_176,
     ghv_175,
     ghv_174,
     ghv_173,
     ghv_172,
     ghv_171,
     ghv_170,
     ghv_169,
     ghv_168,
     ghv_167,
     ghv_166,
     ghv_165,
     ghv_164,
     ghv_163,
     ghv_162,
     ghv_161,
     ghv_160,
     ghv_159,
     ghv_158,
     ghv_157,
     ghv_156,
     ghv_155,
     ghv_154,
     ghv_153,
     ghv_152,
     ghv_151,
     ghv_150,
     ghv_149,
     ghv_148,
     ghv_147,
     ghv_146,
     ghv_145,
     ghv_144,
     ghv_143,
     ghv_142,
     ghv_141,
     ghv_140,
     ghv_139,
     ghv_138,
     ghv_137,
     ghv_136,
     ghv_135,
     ghv_134,
     ghv_133,
     ghv_132,
     ghv_131,
     ghv_130,
     ghv_129,
     ghv_128,
     ghv_127,
     ghv_126,
     ghv_125,
     ghv_124,
     ghv_123,
     ghv_122,
     ghv_121,
     ghv_120,
     ghv_119,
     ghv_118,
     ghv_117,
     ghv_116,
     ghv_115,
     ghv_114,
     ghv_113,
     ghv_112,
     ghv_111,
     ghv_110,
     ghv_109,
     ghv_108,
     ghv_107,
     ghv_106,
     ghv_105,
     ghv_104,
     ghv_103,
     ghv_102,
     ghv_101,
     ghv_100,
     ghv_99,
     ghv_98,
     ghv_97,
     ghv_96,
     ghv_95,
     ghv_94,
     ghv_93,
     ghv_92,
     ghv_91,
     ghv_90,
     ghv_89,
     ghv_88,
     ghv_87,
     ghv_86,
     ghv_85,
     ghv_84,
     ghv_83,
     ghv_82,
     ghv_81,
     ghv_80,
     ghv_79,
     ghv_78,
     ghv_77,
     ghv_76,
     ghv_75,
     ghv_74,
     ghv_73,
     ghv_72,
     ghv_71,
     ghv_70,
     ghv_69,
     ghv_68,
     ghv_67,
     ghv_66,
     ghv_65,
     ghv_64,
     ghv_63,
     ghv_62,
     ghv_61,
     ghv_60,
     ghv_59,
     ghv_58,
     ghv_57,
     ghv_56,
     ghv_55,
     ghv_54,
     ghv_53,
     ghv_52,
     ghv_51,
     ghv_50,
     ghv_49,
     ghv_48,
     ghv_47,
     ghv_46,
     ghv_45,
     ghv_44,
     ghv_43,
     ghv_42,
     ghv_41,
     ghv_40,
     ghv_39,
     ghv_38,
     ghv_37,
     ghv_36,
     ghv_35,
     ghv_34,
     ghv_33,
     ghv_32,
     ghv_31,
     ghv_30,
     ghv_29,
     ghv_28,
     ghv_27,
     ghv_26,
     ghv_25,
     ghv_24,
     ghv_23,
     ghv_22,
     ghv_21,
     ghv_20,
     ghv_19,
     ghv_18,
     ghv_17,
     ghv_16,
     ghv_15,
     ghv_14,
     ghv_13,
     ghv_12,
     ghv_11,
     ghv_10,
     ghv_9,
     ghv_8,
     ghv_7,
     ghv_6,
     ghv_5,
     ghv_4,
     ghv_3,
     ghv_2,
     ghv_1,
     ghv_0};
  wire [511:0]     _oldFh_dup_3_hist_16_folded_hist_T_56 =
    _oldFh_dup_3_hist_16_folded_hist_T_53 >> _GEN_20;
  wire [10:0]      updated_fh_dup_res_hist_16_fh_9_folded_hist =
    _oldFh_dup_3_hist_16_folded_hist_T_56[10:0]
    ^ _oldFh_dup_3_hist_16_folded_hist_T_56[21:11]
    ^ _oldFh_dup_3_hist_16_folded_hist_T_56[32:22]
    ^ _oldFh_dup_3_hist_16_folded_hist_T_56[43:33]
    ^ _oldFh_dup_3_hist_16_folded_hist_T_56[54:44]
    ^ _oldFh_dup_3_hist_16_folded_hist_T_56[65:55]
    ^ _oldFh_dup_3_hist_16_folded_hist_T_56[76:66]
    ^ _oldFh_dup_3_hist_16_folded_hist_T_56[87:77]
    ^ _oldFh_dup_3_hist_16_folded_hist_T_56[98:88]
    ^ {_oldFh_dup_3_hist_16_folded_hist_T_56[109:108],
       _oldFh_dup_3_hist_16_folded_hist_T_56[107:99]
         ^ _oldFh_dup_3_hist_16_folded_hist_T_56[118:110]};
  wire [511:0]     _oldFh_dup_3_hist_17_folded_hist_T_29 =
    {ghv_255,
     ghv_254,
     ghv_253,
     ghv_252,
     ghv_251,
     ghv_250,
     ghv_249,
     ghv_248,
     ghv_247,
     ghv_246,
     ghv_245,
     ghv_244,
     ghv_243,
     ghv_242,
     ghv_241,
     ghv_240,
     ghv_239,
     ghv_238,
     ghv_237,
     ghv_236,
     ghv_235,
     ghv_234,
     ghv_233,
     ghv_232,
     ghv_231,
     ghv_230,
     ghv_229,
     ghv_228,
     ghv_227,
     ghv_226,
     ghv_225,
     ghv_224,
     ghv_223,
     ghv_222,
     ghv_221,
     ghv_220,
     ghv_219,
     ghv_218,
     ghv_217,
     ghv_216,
     ghv_215,
     ghv_214,
     ghv_213,
     ghv_212,
     ghv_211,
     ghv_210,
     ghv_209,
     ghv_208,
     ghv_207,
     ghv_206,
     ghv_205,
     ghv_204,
     ghv_203,
     ghv_202,
     ghv_201,
     ghv_200,
     ghv_199,
     ghv_198,
     ghv_197,
     ghv_196,
     ghv_195,
     ghv_194,
     ghv_193,
     ghv_192,
     ghv_191,
     ghv_190,
     ghv_189,
     ghv_188,
     ghv_187,
     ghv_186,
     ghv_185,
     ghv_184,
     ghv_183,
     ghv_182,
     ghv_181,
     ghv_180,
     ghv_179,
     ghv_178,
     ghv_177,
     ghv_176,
     ghv_175,
     ghv_174,
     ghv_173,
     ghv_172,
     ghv_171,
     ghv_170,
     ghv_169,
     ghv_168,
     ghv_167,
     ghv_166,
     ghv_165,
     ghv_164,
     ghv_163,
     ghv_162,
     ghv_161,
     ghv_160,
     ghv_159,
     ghv_158,
     ghv_157,
     ghv_156,
     ghv_155,
     ghv_154,
     ghv_153,
     ghv_152,
     ghv_151,
     ghv_150,
     ghv_149,
     ghv_148,
     ghv_147,
     ghv_146,
     ghv_145,
     ghv_144,
     ghv_143,
     ghv_142,
     ghv_141,
     ghv_140,
     ghv_139,
     ghv_138,
     ghv_137,
     ghv_136,
     ghv_135,
     ghv_134,
     ghv_133,
     ghv_132,
     ghv_131,
     ghv_130,
     ghv_129,
     ghv_128,
     ghv_127,
     ghv_126,
     ghv_125,
     ghv_124,
     ghv_123,
     ghv_122,
     ghv_121,
     ghv_120,
     ghv_119,
     ghv_118,
     ghv_117,
     ghv_116,
     ghv_115,
     ghv_114,
     ghv_113,
     ghv_112,
     ghv_111,
     ghv_110,
     ghv_109,
     ghv_108,
     ghv_107,
     ghv_106,
     ghv_105,
     ghv_104,
     ghv_103,
     ghv_102,
     ghv_101,
     ghv_100,
     ghv_99,
     ghv_98,
     ghv_97,
     ghv_96,
     ghv_95,
     ghv_94,
     ghv_93,
     ghv_92,
     ghv_91,
     ghv_90,
     ghv_89,
     ghv_88,
     ghv_87,
     ghv_86,
     ghv_85,
     ghv_84,
     ghv_83,
     ghv_82,
     ghv_81,
     ghv_80,
     ghv_79,
     ghv_78,
     ghv_77,
     ghv_76,
     ghv_75,
     ghv_74,
     ghv_73,
     ghv_72,
     ghv_71,
     ghv_70,
     ghv_69,
     ghv_68,
     ghv_67,
     ghv_66,
     ghv_65,
     ghv_64,
     ghv_63,
     ghv_62,
     ghv_61,
     ghv_60,
     ghv_59,
     ghv_58,
     ghv_57,
     ghv_56,
     ghv_55,
     ghv_54,
     ghv_53,
     ghv_52,
     ghv_51,
     ghv_50,
     ghv_49,
     ghv_48,
     ghv_47,
     ghv_46,
     ghv_45,
     ghv_44,
     ghv_43,
     ghv_42,
     ghv_41,
     ghv_40,
     ghv_39,
     ghv_38,
     ghv_37,
     ghv_36,
     ghv_35,
     ghv_34,
     ghv_33,
     ghv_32,
     ghv_31,
     ghv_30,
     ghv_29,
     ghv_28,
     ghv_27,
     ghv_26,
     ghv_25,
     ghv_24,
     ghv_23,
     ghv_22,
     ghv_21,
     ghv_20,
     ghv_19,
     ghv_18,
     ghv_17,
     ghv_16,
     ghv_15,
     ghv_14,
     ghv_13,
     ghv_12,
     ghv_11,
     ghv_10,
     ghv_9,
     ghv_8,
     ghv_7,
     ghv_6,
     ghv_5,
     ghv_4,
     ghv_3,
     ghv_2,
     ghv_1,
     ghv_0,
     ghv_255,
     ghv_254,
     ghv_253,
     ghv_252,
     ghv_251,
     ghv_250,
     ghv_249,
     ghv_248,
     ghv_247,
     ghv_246,
     ghv_245,
     ghv_244,
     ghv_243,
     ghv_242,
     ghv_241,
     ghv_240,
     ghv_239,
     ghv_238,
     ghv_237,
     ghv_236,
     ghv_235,
     ghv_234,
     ghv_233,
     ghv_232,
     ghv_231,
     ghv_230,
     ghv_229,
     ghv_228,
     ghv_227,
     ghv_226,
     ghv_225,
     ghv_224,
     ghv_223,
     ghv_222,
     ghv_221,
     ghv_220,
     ghv_219,
     ghv_218,
     ghv_217,
     ghv_216,
     ghv_215,
     ghv_214,
     ghv_213,
     ghv_212,
     ghv_211,
     ghv_210,
     ghv_209,
     ghv_208,
     ghv_207,
     ghv_206,
     ghv_205,
     ghv_204,
     ghv_203,
     ghv_202,
     ghv_201,
     ghv_200,
     ghv_199,
     ghv_198,
     ghv_197,
     ghv_196,
     ghv_195,
     ghv_194,
     ghv_193,
     ghv_192,
     ghv_191,
     ghv_190,
     ghv_189,
     ghv_188,
     ghv_187,
     ghv_186,
     ghv_185,
     ghv_184,
     ghv_183,
     ghv_182,
     ghv_181,
     ghv_180,
     ghv_179,
     ghv_178,
     ghv_177,
     ghv_176,
     ghv_175,
     ghv_174,
     ghv_173,
     ghv_172,
     ghv_171,
     ghv_170,
     ghv_169,
     ghv_168,
     ghv_167,
     ghv_166,
     ghv_165,
     ghv_164,
     ghv_163,
     ghv_162,
     ghv_161,
     ghv_160,
     ghv_159,
     ghv_158,
     ghv_157,
     ghv_156,
     ghv_155,
     ghv_154,
     ghv_153,
     ghv_152,
     ghv_151,
     ghv_150,
     ghv_149,
     ghv_148,
     ghv_147,
     ghv_146,
     ghv_145,
     ghv_144,
     ghv_143,
     ghv_142,
     ghv_141,
     ghv_140,
     ghv_139,
     ghv_138,
     ghv_137,
     ghv_136,
     ghv_135,
     ghv_134,
     ghv_133,
     ghv_132,
     ghv_131,
     ghv_130,
     ghv_129,
     ghv_128,
     ghv_127,
     ghv_126,
     ghv_125,
     ghv_124,
     ghv_123,
     ghv_122,
     ghv_121,
     ghv_120,
     ghv_119,
     ghv_118,
     ghv_117,
     ghv_116,
     ghv_115,
     ghv_114,
     ghv_113,
     ghv_112,
     ghv_111,
     ghv_110,
     ghv_109,
     ghv_108,
     ghv_107,
     ghv_106,
     ghv_105,
     ghv_104,
     ghv_103,
     ghv_102,
     ghv_101,
     ghv_100,
     ghv_99,
     ghv_98,
     ghv_97,
     ghv_96,
     ghv_95,
     ghv_94,
     ghv_93,
     ghv_92,
     ghv_91,
     ghv_90,
     ghv_89,
     ghv_88,
     ghv_87,
     ghv_86,
     ghv_85,
     ghv_84,
     ghv_83,
     ghv_82,
     ghv_81,
     ghv_80,
     ghv_79,
     ghv_78,
     ghv_77,
     ghv_76,
     ghv_75,
     ghv_74,
     ghv_73,
     ghv_72,
     ghv_71,
     ghv_70,
     ghv_69,
     ghv_68,
     ghv_67,
     ghv_66,
     ghv_65,
     ghv_64,
     ghv_63,
     ghv_62,
     ghv_61,
     ghv_60,
     ghv_59,
     ghv_58,
     ghv_57,
     ghv_56,
     ghv_55,
     ghv_54,
     ghv_53,
     ghv_52,
     ghv_51,
     ghv_50,
     ghv_49,
     ghv_48,
     ghv_47,
     ghv_46,
     ghv_45,
     ghv_44,
     ghv_43,
     ghv_42,
     ghv_41,
     ghv_40,
     ghv_39,
     ghv_38,
     ghv_37,
     ghv_36,
     ghv_35,
     ghv_34,
     ghv_33,
     ghv_32,
     ghv_31,
     ghv_30,
     ghv_29,
     ghv_28,
     ghv_27,
     ghv_26,
     ghv_25,
     ghv_24,
     ghv_23,
     ghv_22,
     ghv_21,
     ghv_20,
     ghv_19,
     ghv_18,
     ghv_17,
     ghv_16,
     ghv_15,
     ghv_14,
     ghv_13,
     ghv_12,
     ghv_11,
     ghv_10,
     ghv_9,
     ghv_8,
     ghv_7,
     ghv_6,
     ghv_5,
     ghv_4,
     ghv_3,
     ghv_2,
     ghv_1,
     ghv_0};
  wire [511:0]     _oldFh_dup_3_hist_17_folded_hist_T_32 =
    _oldFh_dup_3_hist_17_folded_hist_T_29 >> _GEN_20;
  wire [10:0]      updated_fh_dup_res_hist_17_fh_9_folded_hist =
    _oldFh_dup_3_hist_17_folded_hist_T_32[10:0]
    ^ {_oldFh_dup_3_hist_17_folded_hist_T_32[21],
       _oldFh_dup_3_hist_17_folded_hist_T_32[20:11]
         ^ _oldFh_dup_3_hist_17_folded_hist_T_32[31:22]};
  wire             _updated_ghist_1_T =
    do_redirect_dup_next_bits_r_cfiUpdate_taken
    & do_redirect_dup_next_bits_r_cfiUpdate_addIntoHist;
  wire [10:0]      updated_fh_dup_res_hist_1_fh_3_folded_hist =
    {_oldFh_dup_3_hist_1_folded_hist_T_29[10:2], _GEN_21};
  wire [7:0]       updated_fh_dup_res_hist_4_fh_3_folded_hist =
    {_oldFh_dup_3_hist_4_folded_hist_T_29[7:5], _GEN_22};
  wire [8:0]       updated_fh_dup_res_hist_6_fh_3_folded_hist =
    {_oldFh_dup_3_hist_6_folded_hist_T_29[8:7], _GEN_23};
  wire [6:0]       updated_fh_dup_res_hist_7_fh_3_folded_hist =
    {_oldFh_dup_3_hist_7_folded_hist_T_29[6:1],
     updated_fh_dup_res_hist_7_new_folded_hist_xored_res_9_0};
  wire [7:0]       updated_fh_dup_res_hist_11_fh_3_folded_hist =
    {_oldFh_dup_3_hist_11_folded_hist_T_29[7:2], _GEN_24};
  wire             _GEN_27 =
    _oldFh_dup_3_hist_12_folded_hist_T_26[0] | _updated_ghist_1_T;
  wire [3:0]       updated_fh_dup_res_hist_12_fh_3_folded_hist =
    {_oldFh_dup_3_hist_12_folded_hist_T_26[3:1], _GEN_27};
  wire [8:0]       updated_fh_dup_res_hist_13_fh_3_folded_hist =
    {_oldFh_dup_3_hist_13_folded_hist_T_29[8:4], _GEN_25};
  wire             _GEN_28 =
    _oldFh_dup_3_hist_14_folded_hist_T_26[0] | _updated_ghist_1_T;
  wire [7:0]       updated_fh_dup_res_hist_14_fh_3_folded_hist =
    {_oldFh_dup_3_hist_14_folded_hist_T_26[7:1], _GEN_28};
  wire [6:0]       updated_fh_dup_res_hist_15_fh_3_folded_hist =
    {_oldFh_dup_3_hist_15_folded_hist_T_29[6], _GEN_26};
  wire [10:0]      updated_fh_dup_res_hist_1_fh_9_folded_hist =
    {_oldFh_dup_3_hist_1_folded_hist_T_29[10:2], _GEN_21};
  wire [7:0]       updated_fh_dup_res_hist_4_fh_9_folded_hist =
    {_oldFh_dup_3_hist_4_folded_hist_T_29[7:5], _GEN_22};
  wire [8:0]       updated_fh_dup_res_hist_6_fh_9_folded_hist =
    {_oldFh_dup_3_hist_6_folded_hist_T_29[8:7], _GEN_23};
  wire [6:0]       updated_fh_dup_res_hist_7_fh_9_folded_hist =
    {_oldFh_dup_3_hist_7_folded_hist_T_29[6:1],
     updated_fh_dup_res_hist_7_new_folded_hist_xored_res_9_0};
  wire [7:0]       updated_fh_dup_res_hist_11_fh_9_folded_hist =
    {_oldFh_dup_3_hist_11_folded_hist_T_29[7:2], _GEN_24};
  wire [3:0]       updated_fh_dup_res_hist_12_fh_9_folded_hist =
    {_oldFh_dup_3_hist_12_folded_hist_T_26[3:1], _GEN_27};
  wire [8:0]       updated_fh_dup_res_hist_13_fh_9_folded_hist =
    {_oldFh_dup_3_hist_13_folded_hist_T_29[8:4], _GEN_25};
  wire [7:0]       updated_fh_dup_res_hist_14_fh_9_folded_hist =
    {_oldFh_dup_3_hist_14_folded_hist_T_26[7:1], _GEN_28};
  wire [6:0]       updated_fh_dup_res_hist_15_fh_9_folded_hist =
    {_oldFh_dup_3_hist_15_folded_hist_T_29[6], _GEN_26};
  wire [3:0]       _GEN_29 = {2'h0, do_redirect_dup_next_bits_r_cfiUpdate_shift};
  wire [3:0]       _thisBrNumOH_dup_T_1 = 4'h1 << _GEN_29;
  wire [3:0]       _thisBrNumOH_dup_T_3 = 4'h1 << _GEN_29;
  wire             thisAheadFhOb_dup_1_afhob_0_bits_0 =
    _GEN_3[8'(do_redirect_dup_next_bits_r_cfiUpdate_histPtr_value + 8'hA)];
  wire             thisAheadFhOb_dup_1_afhob_0_bits_2 =
    _GEN_3[8'(do_redirect_dup_next_bits_r_cfiUpdate_histPtr_value + 8'h8)];
  wire             thisAheadFhOb_dup_1_afhob_0_bits_3 =
    _GEN_3[8'(do_redirect_dup_next_bits_r_cfiUpdate_histPtr_value + 8'h7)];
  wire             thisAheadFhOb_dup_1_afhob_1_bits_0 =
    _GEN_3[8'(do_redirect_dup_next_bits_r_cfiUpdate_histPtr_value + 8'hD)];
  wire             thisAheadFhOb_dup_3_afhob_0_bits_0 =
    _GEN_3[8'(do_redirect_dup_next_bits_r_cfiUpdate_histPtr_value + 8'hA)];
  wire             thisAheadFhOb_dup_3_afhob_0_bits_2 =
    _GEN_3[8'(do_redirect_dup_next_bits_r_cfiUpdate_histPtr_value + 8'h8)];
  wire             thisAheadFhOb_dup_3_afhob_0_bits_3 =
    _GEN_3[8'(do_redirect_dup_next_bits_r_cfiUpdate_histPtr_value + 8'h7)];
  wire             thisAheadFhOb_dup_3_afhob_1_bits_0 =
    _GEN_3[8'(do_redirect_dup_next_bits_r_cfiUpdate_histPtr_value + 8'hD)];
  wire             _ghv_wens_0_T_3 =
    ~(|do_redirect_dup_next_bits_r_cfiUpdate_histPtr_value) & shouldShiftVec_dup_0_0
    & do_redirect_dup_next_valid_last_REG
    | do_redirect_dup_next_bits_r_cfiUpdate_histPtr_value == 8'h1 & shouldShiftVec_dup_0_1
    & do_redirect_dup_next_valid_last_REG;
  wire             _ghv_wens_1_T_3 =
    do_redirect_dup_next_bits_r_cfiUpdate_histPtr_value == 8'h1 & shouldShiftVec_dup_0_0
    & do_redirect_dup_next_valid_last_REG
    | do_redirect_dup_next_bits_r_cfiUpdate_histPtr_value == 8'h2 & shouldShiftVec_dup_0_1
    & do_redirect_dup_next_valid_last_REG;
  wire             _ghv_wens_2_T_3 =
    do_redirect_dup_next_bits_r_cfiUpdate_histPtr_value == 8'h2 & shouldShiftVec_dup_0_0
    & do_redirect_dup_next_valid_last_REG
    | do_redirect_dup_next_bits_r_cfiUpdate_histPtr_value == 8'h3 & shouldShiftVec_dup_0_1
    & do_redirect_dup_next_valid_last_REG;
  wire             _ghv_wens_3_T_3 =
    do_redirect_dup_next_bits_r_cfiUpdate_histPtr_value == 8'h3 & shouldShiftVec_dup_0_0
    & do_redirect_dup_next_valid_last_REG
    | do_redirect_dup_next_bits_r_cfiUpdate_histPtr_value == 8'h4 & shouldShiftVec_dup_0_1
    & do_redirect_dup_next_valid_last_REG;
  wire             _ghv_wens_4_T_3 =
    do_redirect_dup_next_bits_r_cfiUpdate_histPtr_value == 8'h4 & shouldShiftVec_dup_0_0
    & do_redirect_dup_next_valid_last_REG
    | do_redirect_dup_next_bits_r_cfiUpdate_histPtr_value == 8'h5 & shouldShiftVec_dup_0_1
    & do_redirect_dup_next_valid_last_REG;
  wire             _ghv_wens_5_T_3 =
    do_redirect_dup_next_bits_r_cfiUpdate_histPtr_value == 8'h5 & shouldShiftVec_dup_0_0
    & do_redirect_dup_next_valid_last_REG
    | do_redirect_dup_next_bits_r_cfiUpdate_histPtr_value == 8'h6 & shouldShiftVec_dup_0_1
    & do_redirect_dup_next_valid_last_REG;
  wire             _ghv_wens_6_T_3 =
    do_redirect_dup_next_bits_r_cfiUpdate_histPtr_value == 8'h6 & shouldShiftVec_dup_0_0
    & do_redirect_dup_next_valid_last_REG
    | do_redirect_dup_next_bits_r_cfiUpdate_histPtr_value == 8'h7 & shouldShiftVec_dup_0_1
    & do_redirect_dup_next_valid_last_REG;
  wire             _ghv_wens_7_T_3 =
    do_redirect_dup_next_bits_r_cfiUpdate_histPtr_value == 8'h7 & shouldShiftVec_dup_0_0
    & do_redirect_dup_next_valid_last_REG
    | do_redirect_dup_next_bits_r_cfiUpdate_histPtr_value == 8'h8 & shouldShiftVec_dup_0_1
    & do_redirect_dup_next_valid_last_REG;
  wire             _ghv_wens_8_T_3 =
    do_redirect_dup_next_bits_r_cfiUpdate_histPtr_value == 8'h8 & shouldShiftVec_dup_0_0
    & do_redirect_dup_next_valid_last_REG
    | do_redirect_dup_next_bits_r_cfiUpdate_histPtr_value == 8'h9 & shouldShiftVec_dup_0_1
    & do_redirect_dup_next_valid_last_REG;
  wire             _ghv_wens_9_T_3 =
    do_redirect_dup_next_bits_r_cfiUpdate_histPtr_value == 8'h9 & shouldShiftVec_dup_0_0
    & do_redirect_dup_next_valid_last_REG
    | do_redirect_dup_next_bits_r_cfiUpdate_histPtr_value == 8'hA & shouldShiftVec_dup_0_1
    & do_redirect_dup_next_valid_last_REG;
  wire             _ghv_wens_10_T_3 =
    do_redirect_dup_next_bits_r_cfiUpdate_histPtr_value == 8'hA & shouldShiftVec_dup_0_0
    & do_redirect_dup_next_valid_last_REG
    | do_redirect_dup_next_bits_r_cfiUpdate_histPtr_value == 8'hB & shouldShiftVec_dup_0_1
    & do_redirect_dup_next_valid_last_REG;
  wire             _ghv_wens_11_T_3 =
    do_redirect_dup_next_bits_r_cfiUpdate_histPtr_value == 8'hB & shouldShiftVec_dup_0_0
    & do_redirect_dup_next_valid_last_REG
    | do_redirect_dup_next_bits_r_cfiUpdate_histPtr_value == 8'hC & shouldShiftVec_dup_0_1
    & do_redirect_dup_next_valid_last_REG;
  wire             _ghv_wens_12_T_3 =
    do_redirect_dup_next_bits_r_cfiUpdate_histPtr_value == 8'hC & shouldShiftVec_dup_0_0
    & do_redirect_dup_next_valid_last_REG
    | do_redirect_dup_next_bits_r_cfiUpdate_histPtr_value == 8'hD & shouldShiftVec_dup_0_1
    & do_redirect_dup_next_valid_last_REG;
  wire             _ghv_wens_13_T_3 =
    do_redirect_dup_next_bits_r_cfiUpdate_histPtr_value == 8'hD & shouldShiftVec_dup_0_0
    & do_redirect_dup_next_valid_last_REG
    | do_redirect_dup_next_bits_r_cfiUpdate_histPtr_value == 8'hE & shouldShiftVec_dup_0_1
    & do_redirect_dup_next_valid_last_REG;
  wire             _ghv_wens_14_T_3 =
    do_redirect_dup_next_bits_r_cfiUpdate_histPtr_value == 8'hE & shouldShiftVec_dup_0_0
    & do_redirect_dup_next_valid_last_REG
    | do_redirect_dup_next_bits_r_cfiUpdate_histPtr_value == 8'hF & shouldShiftVec_dup_0_1
    & do_redirect_dup_next_valid_last_REG;
  wire             _ghv_wens_15_T_3 =
    do_redirect_dup_next_bits_r_cfiUpdate_histPtr_value == 8'hF & shouldShiftVec_dup_0_0
    & do_redirect_dup_next_valid_last_REG
    | do_redirect_dup_next_bits_r_cfiUpdate_histPtr_value == 8'h10
    & shouldShiftVec_dup_0_1 & do_redirect_dup_next_valid_last_REG;
  wire             _ghv_wens_16_T_3 =
    do_redirect_dup_next_bits_r_cfiUpdate_histPtr_value == 8'h10 & shouldShiftVec_dup_0_0
    & do_redirect_dup_next_valid_last_REG
    | do_redirect_dup_next_bits_r_cfiUpdate_histPtr_value == 8'h11
    & shouldShiftVec_dup_0_1 & do_redirect_dup_next_valid_last_REG;
  wire             _ghv_wens_17_T_3 =
    do_redirect_dup_next_bits_r_cfiUpdate_histPtr_value == 8'h11 & shouldShiftVec_dup_0_0
    & do_redirect_dup_next_valid_last_REG
    | do_redirect_dup_next_bits_r_cfiUpdate_histPtr_value == 8'h12
    & shouldShiftVec_dup_0_1 & do_redirect_dup_next_valid_last_REG;
  wire             _ghv_wens_18_T_3 =
    do_redirect_dup_next_bits_r_cfiUpdate_histPtr_value == 8'h12 & shouldShiftVec_dup_0_0
    & do_redirect_dup_next_valid_last_REG
    | do_redirect_dup_next_bits_r_cfiUpdate_histPtr_value == 8'h13
    & shouldShiftVec_dup_0_1 & do_redirect_dup_next_valid_last_REG;
  wire             _ghv_wens_19_T_3 =
    do_redirect_dup_next_bits_r_cfiUpdate_histPtr_value == 8'h13 & shouldShiftVec_dup_0_0
    & do_redirect_dup_next_valid_last_REG
    | do_redirect_dup_next_bits_r_cfiUpdate_histPtr_value == 8'h14
    & shouldShiftVec_dup_0_1 & do_redirect_dup_next_valid_last_REG;
  wire             _ghv_wens_20_T_3 =
    do_redirect_dup_next_bits_r_cfiUpdate_histPtr_value == 8'h14 & shouldShiftVec_dup_0_0
    & do_redirect_dup_next_valid_last_REG
    | do_redirect_dup_next_bits_r_cfiUpdate_histPtr_value == 8'h15
    & shouldShiftVec_dup_0_1 & do_redirect_dup_next_valid_last_REG;
  wire             _ghv_wens_21_T_3 =
    do_redirect_dup_next_bits_r_cfiUpdate_histPtr_value == 8'h15 & shouldShiftVec_dup_0_0
    & do_redirect_dup_next_valid_last_REG
    | do_redirect_dup_next_bits_r_cfiUpdate_histPtr_value == 8'h16
    & shouldShiftVec_dup_0_1 & do_redirect_dup_next_valid_last_REG;
  wire             _ghv_wens_22_T_3 =
    do_redirect_dup_next_bits_r_cfiUpdate_histPtr_value == 8'h16 & shouldShiftVec_dup_0_0
    & do_redirect_dup_next_valid_last_REG
    | do_redirect_dup_next_bits_r_cfiUpdate_histPtr_value == 8'h17
    & shouldShiftVec_dup_0_1 & do_redirect_dup_next_valid_last_REG;
  wire             _ghv_wens_23_T_3 =
    do_redirect_dup_next_bits_r_cfiUpdate_histPtr_value == 8'h17 & shouldShiftVec_dup_0_0
    & do_redirect_dup_next_valid_last_REG
    | do_redirect_dup_next_bits_r_cfiUpdate_histPtr_value == 8'h18
    & shouldShiftVec_dup_0_1 & do_redirect_dup_next_valid_last_REG;
  wire             _ghv_wens_24_T_3 =
    do_redirect_dup_next_bits_r_cfiUpdate_histPtr_value == 8'h18 & shouldShiftVec_dup_0_0
    & do_redirect_dup_next_valid_last_REG
    | do_redirect_dup_next_bits_r_cfiUpdate_histPtr_value == 8'h19
    & shouldShiftVec_dup_0_1 & do_redirect_dup_next_valid_last_REG;
  wire             _ghv_wens_25_T_3 =
    do_redirect_dup_next_bits_r_cfiUpdate_histPtr_value == 8'h19 & shouldShiftVec_dup_0_0
    & do_redirect_dup_next_valid_last_REG
    | do_redirect_dup_next_bits_r_cfiUpdate_histPtr_value == 8'h1A
    & shouldShiftVec_dup_0_1 & do_redirect_dup_next_valid_last_REG;
  wire             _ghv_wens_26_T_3 =
    do_redirect_dup_next_bits_r_cfiUpdate_histPtr_value == 8'h1A & shouldShiftVec_dup_0_0
    & do_redirect_dup_next_valid_last_REG
    | do_redirect_dup_next_bits_r_cfiUpdate_histPtr_value == 8'h1B
    & shouldShiftVec_dup_0_1 & do_redirect_dup_next_valid_last_REG;
  wire             _ghv_wens_27_T_3 =
    do_redirect_dup_next_bits_r_cfiUpdate_histPtr_value == 8'h1B & shouldShiftVec_dup_0_0
    & do_redirect_dup_next_valid_last_REG
    | do_redirect_dup_next_bits_r_cfiUpdate_histPtr_value == 8'h1C
    & shouldShiftVec_dup_0_1 & do_redirect_dup_next_valid_last_REG;
  wire             _ghv_wens_28_T_3 =
    do_redirect_dup_next_bits_r_cfiUpdate_histPtr_value == 8'h1C & shouldShiftVec_dup_0_0
    & do_redirect_dup_next_valid_last_REG
    | do_redirect_dup_next_bits_r_cfiUpdate_histPtr_value == 8'h1D
    & shouldShiftVec_dup_0_1 & do_redirect_dup_next_valid_last_REG;
  wire             _ghv_wens_29_T_3 =
    do_redirect_dup_next_bits_r_cfiUpdate_histPtr_value == 8'h1D & shouldShiftVec_dup_0_0
    & do_redirect_dup_next_valid_last_REG
    | do_redirect_dup_next_bits_r_cfiUpdate_histPtr_value == 8'h1E
    & shouldShiftVec_dup_0_1 & do_redirect_dup_next_valid_last_REG;
  wire             _ghv_wens_30_T_3 =
    do_redirect_dup_next_bits_r_cfiUpdate_histPtr_value == 8'h1E & shouldShiftVec_dup_0_0
    & do_redirect_dup_next_valid_last_REG
    | do_redirect_dup_next_bits_r_cfiUpdate_histPtr_value == 8'h1F
    & shouldShiftVec_dup_0_1 & do_redirect_dup_next_valid_last_REG;
  wire             _ghv_wens_31_T_3 =
    do_redirect_dup_next_bits_r_cfiUpdate_histPtr_value == 8'h1F & shouldShiftVec_dup_0_0
    & do_redirect_dup_next_valid_last_REG
    | do_redirect_dup_next_bits_r_cfiUpdate_histPtr_value == 8'h20
    & shouldShiftVec_dup_0_1 & do_redirect_dup_next_valid_last_REG;
  wire             _ghv_wens_32_T_3 =
    do_redirect_dup_next_bits_r_cfiUpdate_histPtr_value == 8'h20 & shouldShiftVec_dup_0_0
    & do_redirect_dup_next_valid_last_REG
    | do_redirect_dup_next_bits_r_cfiUpdate_histPtr_value == 8'h21
    & shouldShiftVec_dup_0_1 & do_redirect_dup_next_valid_last_REG;
  wire             _ghv_wens_33_T_3 =
    do_redirect_dup_next_bits_r_cfiUpdate_histPtr_value == 8'h21 & shouldShiftVec_dup_0_0
    & do_redirect_dup_next_valid_last_REG
    | do_redirect_dup_next_bits_r_cfiUpdate_histPtr_value == 8'h22
    & shouldShiftVec_dup_0_1 & do_redirect_dup_next_valid_last_REG;
  wire             _ghv_wens_34_T_3 =
    do_redirect_dup_next_bits_r_cfiUpdate_histPtr_value == 8'h22 & shouldShiftVec_dup_0_0
    & do_redirect_dup_next_valid_last_REG
    | do_redirect_dup_next_bits_r_cfiUpdate_histPtr_value == 8'h23
    & shouldShiftVec_dup_0_1 & do_redirect_dup_next_valid_last_REG;
  wire             _ghv_wens_35_T_3 =
    do_redirect_dup_next_bits_r_cfiUpdate_histPtr_value == 8'h23 & shouldShiftVec_dup_0_0
    & do_redirect_dup_next_valid_last_REG
    | do_redirect_dup_next_bits_r_cfiUpdate_histPtr_value == 8'h24
    & shouldShiftVec_dup_0_1 & do_redirect_dup_next_valid_last_REG;
  wire             _ghv_wens_36_T_3 =
    do_redirect_dup_next_bits_r_cfiUpdate_histPtr_value == 8'h24 & shouldShiftVec_dup_0_0
    & do_redirect_dup_next_valid_last_REG
    | do_redirect_dup_next_bits_r_cfiUpdate_histPtr_value == 8'h25
    & shouldShiftVec_dup_0_1 & do_redirect_dup_next_valid_last_REG;
  wire             _ghv_wens_37_T_3 =
    do_redirect_dup_next_bits_r_cfiUpdate_histPtr_value == 8'h25 & shouldShiftVec_dup_0_0
    & do_redirect_dup_next_valid_last_REG
    | do_redirect_dup_next_bits_r_cfiUpdate_histPtr_value == 8'h26
    & shouldShiftVec_dup_0_1 & do_redirect_dup_next_valid_last_REG;
  wire             _ghv_wens_38_T_3 =
    do_redirect_dup_next_bits_r_cfiUpdate_histPtr_value == 8'h26 & shouldShiftVec_dup_0_0
    & do_redirect_dup_next_valid_last_REG
    | do_redirect_dup_next_bits_r_cfiUpdate_histPtr_value == 8'h27
    & shouldShiftVec_dup_0_1 & do_redirect_dup_next_valid_last_REG;
  wire             _ghv_wens_39_T_3 =
    do_redirect_dup_next_bits_r_cfiUpdate_histPtr_value == 8'h27 & shouldShiftVec_dup_0_0
    & do_redirect_dup_next_valid_last_REG
    | do_redirect_dup_next_bits_r_cfiUpdate_histPtr_value == 8'h28
    & shouldShiftVec_dup_0_1 & do_redirect_dup_next_valid_last_REG;
  wire             _ghv_wens_40_T_3 =
    do_redirect_dup_next_bits_r_cfiUpdate_histPtr_value == 8'h28 & shouldShiftVec_dup_0_0
    & do_redirect_dup_next_valid_last_REG
    | do_redirect_dup_next_bits_r_cfiUpdate_histPtr_value == 8'h29
    & shouldShiftVec_dup_0_1 & do_redirect_dup_next_valid_last_REG;
  wire             _ghv_wens_41_T_3 =
    do_redirect_dup_next_bits_r_cfiUpdate_histPtr_value == 8'h29 & shouldShiftVec_dup_0_0
    & do_redirect_dup_next_valid_last_REG
    | do_redirect_dup_next_bits_r_cfiUpdate_histPtr_value == 8'h2A
    & shouldShiftVec_dup_0_1 & do_redirect_dup_next_valid_last_REG;
  wire             _ghv_wens_42_T_3 =
    do_redirect_dup_next_bits_r_cfiUpdate_histPtr_value == 8'h2A & shouldShiftVec_dup_0_0
    & do_redirect_dup_next_valid_last_REG
    | do_redirect_dup_next_bits_r_cfiUpdate_histPtr_value == 8'h2B
    & shouldShiftVec_dup_0_1 & do_redirect_dup_next_valid_last_REG;
  wire             _ghv_wens_43_T_3 =
    do_redirect_dup_next_bits_r_cfiUpdate_histPtr_value == 8'h2B & shouldShiftVec_dup_0_0
    & do_redirect_dup_next_valid_last_REG
    | do_redirect_dup_next_bits_r_cfiUpdate_histPtr_value == 8'h2C
    & shouldShiftVec_dup_0_1 & do_redirect_dup_next_valid_last_REG;
  wire             _ghv_wens_44_T_3 =
    do_redirect_dup_next_bits_r_cfiUpdate_histPtr_value == 8'h2C & shouldShiftVec_dup_0_0
    & do_redirect_dup_next_valid_last_REG
    | do_redirect_dup_next_bits_r_cfiUpdate_histPtr_value == 8'h2D
    & shouldShiftVec_dup_0_1 & do_redirect_dup_next_valid_last_REG;
  wire             _ghv_wens_45_T_3 =
    do_redirect_dup_next_bits_r_cfiUpdate_histPtr_value == 8'h2D & shouldShiftVec_dup_0_0
    & do_redirect_dup_next_valid_last_REG
    | do_redirect_dup_next_bits_r_cfiUpdate_histPtr_value == 8'h2E
    & shouldShiftVec_dup_0_1 & do_redirect_dup_next_valid_last_REG;
  wire             _ghv_wens_46_T_3 =
    do_redirect_dup_next_bits_r_cfiUpdate_histPtr_value == 8'h2E & shouldShiftVec_dup_0_0
    & do_redirect_dup_next_valid_last_REG
    | do_redirect_dup_next_bits_r_cfiUpdate_histPtr_value == 8'h2F
    & shouldShiftVec_dup_0_1 & do_redirect_dup_next_valid_last_REG;
  wire             _ghv_wens_47_T_3 =
    do_redirect_dup_next_bits_r_cfiUpdate_histPtr_value == 8'h2F & shouldShiftVec_dup_0_0
    & do_redirect_dup_next_valid_last_REG
    | do_redirect_dup_next_bits_r_cfiUpdate_histPtr_value == 8'h30
    & shouldShiftVec_dup_0_1 & do_redirect_dup_next_valid_last_REG;
  wire             _ghv_wens_48_T_3 =
    do_redirect_dup_next_bits_r_cfiUpdate_histPtr_value == 8'h30 & shouldShiftVec_dup_0_0
    & do_redirect_dup_next_valid_last_REG
    | do_redirect_dup_next_bits_r_cfiUpdate_histPtr_value == 8'h31
    & shouldShiftVec_dup_0_1 & do_redirect_dup_next_valid_last_REG;
  wire             _ghv_wens_49_T_3 =
    do_redirect_dup_next_bits_r_cfiUpdate_histPtr_value == 8'h31 & shouldShiftVec_dup_0_0
    & do_redirect_dup_next_valid_last_REG
    | do_redirect_dup_next_bits_r_cfiUpdate_histPtr_value == 8'h32
    & shouldShiftVec_dup_0_1 & do_redirect_dup_next_valid_last_REG;
  wire             _ghv_wens_50_T_3 =
    do_redirect_dup_next_bits_r_cfiUpdate_histPtr_value == 8'h32 & shouldShiftVec_dup_0_0
    & do_redirect_dup_next_valid_last_REG
    | do_redirect_dup_next_bits_r_cfiUpdate_histPtr_value == 8'h33
    & shouldShiftVec_dup_0_1 & do_redirect_dup_next_valid_last_REG;
  wire             _ghv_wens_51_T_3 =
    do_redirect_dup_next_bits_r_cfiUpdate_histPtr_value == 8'h33 & shouldShiftVec_dup_0_0
    & do_redirect_dup_next_valid_last_REG
    | do_redirect_dup_next_bits_r_cfiUpdate_histPtr_value == 8'h34
    & shouldShiftVec_dup_0_1 & do_redirect_dup_next_valid_last_REG;
  wire             _ghv_wens_52_T_3 =
    do_redirect_dup_next_bits_r_cfiUpdate_histPtr_value == 8'h34 & shouldShiftVec_dup_0_0
    & do_redirect_dup_next_valid_last_REG
    | do_redirect_dup_next_bits_r_cfiUpdate_histPtr_value == 8'h35
    & shouldShiftVec_dup_0_1 & do_redirect_dup_next_valid_last_REG;
  wire             _ghv_wens_53_T_3 =
    do_redirect_dup_next_bits_r_cfiUpdate_histPtr_value == 8'h35 & shouldShiftVec_dup_0_0
    & do_redirect_dup_next_valid_last_REG
    | do_redirect_dup_next_bits_r_cfiUpdate_histPtr_value == 8'h36
    & shouldShiftVec_dup_0_1 & do_redirect_dup_next_valid_last_REG;
  wire             _ghv_wens_54_T_3 =
    do_redirect_dup_next_bits_r_cfiUpdate_histPtr_value == 8'h36 & shouldShiftVec_dup_0_0
    & do_redirect_dup_next_valid_last_REG
    | do_redirect_dup_next_bits_r_cfiUpdate_histPtr_value == 8'h37
    & shouldShiftVec_dup_0_1 & do_redirect_dup_next_valid_last_REG;
  wire             _ghv_wens_55_T_3 =
    do_redirect_dup_next_bits_r_cfiUpdate_histPtr_value == 8'h37 & shouldShiftVec_dup_0_0
    & do_redirect_dup_next_valid_last_REG
    | do_redirect_dup_next_bits_r_cfiUpdate_histPtr_value == 8'h38
    & shouldShiftVec_dup_0_1 & do_redirect_dup_next_valid_last_REG;
  wire             _ghv_wens_56_T_3 =
    do_redirect_dup_next_bits_r_cfiUpdate_histPtr_value == 8'h38 & shouldShiftVec_dup_0_0
    & do_redirect_dup_next_valid_last_REG
    | do_redirect_dup_next_bits_r_cfiUpdate_histPtr_value == 8'h39
    & shouldShiftVec_dup_0_1 & do_redirect_dup_next_valid_last_REG;
  wire             _ghv_wens_57_T_3 =
    do_redirect_dup_next_bits_r_cfiUpdate_histPtr_value == 8'h39 & shouldShiftVec_dup_0_0
    & do_redirect_dup_next_valid_last_REG
    | do_redirect_dup_next_bits_r_cfiUpdate_histPtr_value == 8'h3A
    & shouldShiftVec_dup_0_1 & do_redirect_dup_next_valid_last_REG;
  wire             _ghv_wens_58_T_3 =
    do_redirect_dup_next_bits_r_cfiUpdate_histPtr_value == 8'h3A & shouldShiftVec_dup_0_0
    & do_redirect_dup_next_valid_last_REG
    | do_redirect_dup_next_bits_r_cfiUpdate_histPtr_value == 8'h3B
    & shouldShiftVec_dup_0_1 & do_redirect_dup_next_valid_last_REG;
  wire             _ghv_wens_59_T_3 =
    do_redirect_dup_next_bits_r_cfiUpdate_histPtr_value == 8'h3B & shouldShiftVec_dup_0_0
    & do_redirect_dup_next_valid_last_REG
    | do_redirect_dup_next_bits_r_cfiUpdate_histPtr_value == 8'h3C
    & shouldShiftVec_dup_0_1 & do_redirect_dup_next_valid_last_REG;
  wire             _ghv_wens_60_T_3 =
    do_redirect_dup_next_bits_r_cfiUpdate_histPtr_value == 8'h3C & shouldShiftVec_dup_0_0
    & do_redirect_dup_next_valid_last_REG
    | do_redirect_dup_next_bits_r_cfiUpdate_histPtr_value == 8'h3D
    & shouldShiftVec_dup_0_1 & do_redirect_dup_next_valid_last_REG;
  wire             _ghv_wens_61_T_3 =
    do_redirect_dup_next_bits_r_cfiUpdate_histPtr_value == 8'h3D & shouldShiftVec_dup_0_0
    & do_redirect_dup_next_valid_last_REG
    | do_redirect_dup_next_bits_r_cfiUpdate_histPtr_value == 8'h3E
    & shouldShiftVec_dup_0_1 & do_redirect_dup_next_valid_last_REG;
  wire             _ghv_wens_62_T_3 =
    do_redirect_dup_next_bits_r_cfiUpdate_histPtr_value == 8'h3E & shouldShiftVec_dup_0_0
    & do_redirect_dup_next_valid_last_REG
    | do_redirect_dup_next_bits_r_cfiUpdate_histPtr_value == 8'h3F
    & shouldShiftVec_dup_0_1 & do_redirect_dup_next_valid_last_REG;
  wire             _ghv_wens_63_T_3 =
    do_redirect_dup_next_bits_r_cfiUpdate_histPtr_value == 8'h3F & shouldShiftVec_dup_0_0
    & do_redirect_dup_next_valid_last_REG
    | do_redirect_dup_next_bits_r_cfiUpdate_histPtr_value == 8'h40
    & shouldShiftVec_dup_0_1 & do_redirect_dup_next_valid_last_REG;
  wire             _ghv_wens_64_T_3 =
    do_redirect_dup_next_bits_r_cfiUpdate_histPtr_value == 8'h40 & shouldShiftVec_dup_0_0
    & do_redirect_dup_next_valid_last_REG
    | do_redirect_dup_next_bits_r_cfiUpdate_histPtr_value == 8'h41
    & shouldShiftVec_dup_0_1 & do_redirect_dup_next_valid_last_REG;
  wire             _ghv_wens_65_T_3 =
    do_redirect_dup_next_bits_r_cfiUpdate_histPtr_value == 8'h41 & shouldShiftVec_dup_0_0
    & do_redirect_dup_next_valid_last_REG
    | do_redirect_dup_next_bits_r_cfiUpdate_histPtr_value == 8'h42
    & shouldShiftVec_dup_0_1 & do_redirect_dup_next_valid_last_REG;
  wire             _ghv_wens_66_T_3 =
    do_redirect_dup_next_bits_r_cfiUpdate_histPtr_value == 8'h42 & shouldShiftVec_dup_0_0
    & do_redirect_dup_next_valid_last_REG
    | do_redirect_dup_next_bits_r_cfiUpdate_histPtr_value == 8'h43
    & shouldShiftVec_dup_0_1 & do_redirect_dup_next_valid_last_REG;
  wire             _ghv_wens_67_T_3 =
    do_redirect_dup_next_bits_r_cfiUpdate_histPtr_value == 8'h43 & shouldShiftVec_dup_0_0
    & do_redirect_dup_next_valid_last_REG
    | do_redirect_dup_next_bits_r_cfiUpdate_histPtr_value == 8'h44
    & shouldShiftVec_dup_0_1 & do_redirect_dup_next_valid_last_REG;
  wire             _ghv_wens_68_T_3 =
    do_redirect_dup_next_bits_r_cfiUpdate_histPtr_value == 8'h44 & shouldShiftVec_dup_0_0
    & do_redirect_dup_next_valid_last_REG
    | do_redirect_dup_next_bits_r_cfiUpdate_histPtr_value == 8'h45
    & shouldShiftVec_dup_0_1 & do_redirect_dup_next_valid_last_REG;
  wire             _ghv_wens_69_T_3 =
    do_redirect_dup_next_bits_r_cfiUpdate_histPtr_value == 8'h45 & shouldShiftVec_dup_0_0
    & do_redirect_dup_next_valid_last_REG
    | do_redirect_dup_next_bits_r_cfiUpdate_histPtr_value == 8'h46
    & shouldShiftVec_dup_0_1 & do_redirect_dup_next_valid_last_REG;
  wire             _ghv_wens_70_T_3 =
    do_redirect_dup_next_bits_r_cfiUpdate_histPtr_value == 8'h46 & shouldShiftVec_dup_0_0
    & do_redirect_dup_next_valid_last_REG
    | do_redirect_dup_next_bits_r_cfiUpdate_histPtr_value == 8'h47
    & shouldShiftVec_dup_0_1 & do_redirect_dup_next_valid_last_REG;
  wire             _ghv_wens_71_T_3 =
    do_redirect_dup_next_bits_r_cfiUpdate_histPtr_value == 8'h47 & shouldShiftVec_dup_0_0
    & do_redirect_dup_next_valid_last_REG
    | do_redirect_dup_next_bits_r_cfiUpdate_histPtr_value == 8'h48
    & shouldShiftVec_dup_0_1 & do_redirect_dup_next_valid_last_REG;
  wire             _ghv_wens_72_T_3 =
    do_redirect_dup_next_bits_r_cfiUpdate_histPtr_value == 8'h48 & shouldShiftVec_dup_0_0
    & do_redirect_dup_next_valid_last_REG
    | do_redirect_dup_next_bits_r_cfiUpdate_histPtr_value == 8'h49
    & shouldShiftVec_dup_0_1 & do_redirect_dup_next_valid_last_REG;
  wire             _ghv_wens_73_T_3 =
    do_redirect_dup_next_bits_r_cfiUpdate_histPtr_value == 8'h49 & shouldShiftVec_dup_0_0
    & do_redirect_dup_next_valid_last_REG
    | do_redirect_dup_next_bits_r_cfiUpdate_histPtr_value == 8'h4A
    & shouldShiftVec_dup_0_1 & do_redirect_dup_next_valid_last_REG;
  wire             _ghv_wens_74_T_3 =
    do_redirect_dup_next_bits_r_cfiUpdate_histPtr_value == 8'h4A & shouldShiftVec_dup_0_0
    & do_redirect_dup_next_valid_last_REG
    | do_redirect_dup_next_bits_r_cfiUpdate_histPtr_value == 8'h4B
    & shouldShiftVec_dup_0_1 & do_redirect_dup_next_valid_last_REG;
  wire             _ghv_wens_75_T_3 =
    do_redirect_dup_next_bits_r_cfiUpdate_histPtr_value == 8'h4B & shouldShiftVec_dup_0_0
    & do_redirect_dup_next_valid_last_REG
    | do_redirect_dup_next_bits_r_cfiUpdate_histPtr_value == 8'h4C
    & shouldShiftVec_dup_0_1 & do_redirect_dup_next_valid_last_REG;
  wire             _ghv_wens_76_T_3 =
    do_redirect_dup_next_bits_r_cfiUpdate_histPtr_value == 8'h4C & shouldShiftVec_dup_0_0
    & do_redirect_dup_next_valid_last_REG
    | do_redirect_dup_next_bits_r_cfiUpdate_histPtr_value == 8'h4D
    & shouldShiftVec_dup_0_1 & do_redirect_dup_next_valid_last_REG;
  wire             _ghv_wens_77_T_3 =
    do_redirect_dup_next_bits_r_cfiUpdate_histPtr_value == 8'h4D & shouldShiftVec_dup_0_0
    & do_redirect_dup_next_valid_last_REG
    | do_redirect_dup_next_bits_r_cfiUpdate_histPtr_value == 8'h4E
    & shouldShiftVec_dup_0_1 & do_redirect_dup_next_valid_last_REG;
  wire             _ghv_wens_78_T_3 =
    do_redirect_dup_next_bits_r_cfiUpdate_histPtr_value == 8'h4E & shouldShiftVec_dup_0_0
    & do_redirect_dup_next_valid_last_REG
    | do_redirect_dup_next_bits_r_cfiUpdate_histPtr_value == 8'h4F
    & shouldShiftVec_dup_0_1 & do_redirect_dup_next_valid_last_REG;
  wire             _ghv_wens_79_T_3 =
    do_redirect_dup_next_bits_r_cfiUpdate_histPtr_value == 8'h4F & shouldShiftVec_dup_0_0
    & do_redirect_dup_next_valid_last_REG
    | do_redirect_dup_next_bits_r_cfiUpdate_histPtr_value == 8'h50
    & shouldShiftVec_dup_0_1 & do_redirect_dup_next_valid_last_REG;
  wire             _ghv_wens_80_T_3 =
    do_redirect_dup_next_bits_r_cfiUpdate_histPtr_value == 8'h50 & shouldShiftVec_dup_0_0
    & do_redirect_dup_next_valid_last_REG
    | do_redirect_dup_next_bits_r_cfiUpdate_histPtr_value == 8'h51
    & shouldShiftVec_dup_0_1 & do_redirect_dup_next_valid_last_REG;
  wire             _ghv_wens_81_T_3 =
    do_redirect_dup_next_bits_r_cfiUpdate_histPtr_value == 8'h51 & shouldShiftVec_dup_0_0
    & do_redirect_dup_next_valid_last_REG
    | do_redirect_dup_next_bits_r_cfiUpdate_histPtr_value == 8'h52
    & shouldShiftVec_dup_0_1 & do_redirect_dup_next_valid_last_REG;
  wire             _ghv_wens_82_T_3 =
    do_redirect_dup_next_bits_r_cfiUpdate_histPtr_value == 8'h52 & shouldShiftVec_dup_0_0
    & do_redirect_dup_next_valid_last_REG
    | do_redirect_dup_next_bits_r_cfiUpdate_histPtr_value == 8'h53
    & shouldShiftVec_dup_0_1 & do_redirect_dup_next_valid_last_REG;
  wire             _ghv_wens_83_T_3 =
    do_redirect_dup_next_bits_r_cfiUpdate_histPtr_value == 8'h53 & shouldShiftVec_dup_0_0
    & do_redirect_dup_next_valid_last_REG
    | do_redirect_dup_next_bits_r_cfiUpdate_histPtr_value == 8'h54
    & shouldShiftVec_dup_0_1 & do_redirect_dup_next_valid_last_REG;
  wire             _ghv_wens_84_T_3 =
    do_redirect_dup_next_bits_r_cfiUpdate_histPtr_value == 8'h54 & shouldShiftVec_dup_0_0
    & do_redirect_dup_next_valid_last_REG
    | do_redirect_dup_next_bits_r_cfiUpdate_histPtr_value == 8'h55
    & shouldShiftVec_dup_0_1 & do_redirect_dup_next_valid_last_REG;
  wire             _ghv_wens_85_T_3 =
    do_redirect_dup_next_bits_r_cfiUpdate_histPtr_value == 8'h55 & shouldShiftVec_dup_0_0
    & do_redirect_dup_next_valid_last_REG
    | do_redirect_dup_next_bits_r_cfiUpdate_histPtr_value == 8'h56
    & shouldShiftVec_dup_0_1 & do_redirect_dup_next_valid_last_REG;
  wire             _ghv_wens_86_T_3 =
    do_redirect_dup_next_bits_r_cfiUpdate_histPtr_value == 8'h56 & shouldShiftVec_dup_0_0
    & do_redirect_dup_next_valid_last_REG
    | do_redirect_dup_next_bits_r_cfiUpdate_histPtr_value == 8'h57
    & shouldShiftVec_dup_0_1 & do_redirect_dup_next_valid_last_REG;
  wire             _ghv_wens_87_T_3 =
    do_redirect_dup_next_bits_r_cfiUpdate_histPtr_value == 8'h57 & shouldShiftVec_dup_0_0
    & do_redirect_dup_next_valid_last_REG
    | do_redirect_dup_next_bits_r_cfiUpdate_histPtr_value == 8'h58
    & shouldShiftVec_dup_0_1 & do_redirect_dup_next_valid_last_REG;
  wire             _ghv_wens_88_T_3 =
    do_redirect_dup_next_bits_r_cfiUpdate_histPtr_value == 8'h58 & shouldShiftVec_dup_0_0
    & do_redirect_dup_next_valid_last_REG
    | do_redirect_dup_next_bits_r_cfiUpdate_histPtr_value == 8'h59
    & shouldShiftVec_dup_0_1 & do_redirect_dup_next_valid_last_REG;
  wire             _ghv_wens_89_T_3 =
    do_redirect_dup_next_bits_r_cfiUpdate_histPtr_value == 8'h59 & shouldShiftVec_dup_0_0
    & do_redirect_dup_next_valid_last_REG
    | do_redirect_dup_next_bits_r_cfiUpdate_histPtr_value == 8'h5A
    & shouldShiftVec_dup_0_1 & do_redirect_dup_next_valid_last_REG;
  wire             _ghv_wens_90_T_3 =
    do_redirect_dup_next_bits_r_cfiUpdate_histPtr_value == 8'h5A & shouldShiftVec_dup_0_0
    & do_redirect_dup_next_valid_last_REG
    | do_redirect_dup_next_bits_r_cfiUpdate_histPtr_value == 8'h5B
    & shouldShiftVec_dup_0_1 & do_redirect_dup_next_valid_last_REG;
  wire             _ghv_wens_91_T_3 =
    do_redirect_dup_next_bits_r_cfiUpdate_histPtr_value == 8'h5B & shouldShiftVec_dup_0_0
    & do_redirect_dup_next_valid_last_REG
    | do_redirect_dup_next_bits_r_cfiUpdate_histPtr_value == 8'h5C
    & shouldShiftVec_dup_0_1 & do_redirect_dup_next_valid_last_REG;
  wire             _ghv_wens_92_T_3 =
    do_redirect_dup_next_bits_r_cfiUpdate_histPtr_value == 8'h5C & shouldShiftVec_dup_0_0
    & do_redirect_dup_next_valid_last_REG
    | do_redirect_dup_next_bits_r_cfiUpdate_histPtr_value == 8'h5D
    & shouldShiftVec_dup_0_1 & do_redirect_dup_next_valid_last_REG;
  wire             _ghv_wens_93_T_3 =
    do_redirect_dup_next_bits_r_cfiUpdate_histPtr_value == 8'h5D & shouldShiftVec_dup_0_0
    & do_redirect_dup_next_valid_last_REG
    | do_redirect_dup_next_bits_r_cfiUpdate_histPtr_value == 8'h5E
    & shouldShiftVec_dup_0_1 & do_redirect_dup_next_valid_last_REG;
  wire             _ghv_wens_94_T_3 =
    do_redirect_dup_next_bits_r_cfiUpdate_histPtr_value == 8'h5E & shouldShiftVec_dup_0_0
    & do_redirect_dup_next_valid_last_REG
    | do_redirect_dup_next_bits_r_cfiUpdate_histPtr_value == 8'h5F
    & shouldShiftVec_dup_0_1 & do_redirect_dup_next_valid_last_REG;
  wire             _ghv_wens_95_T_3 =
    do_redirect_dup_next_bits_r_cfiUpdate_histPtr_value == 8'h5F & shouldShiftVec_dup_0_0
    & do_redirect_dup_next_valid_last_REG
    | do_redirect_dup_next_bits_r_cfiUpdate_histPtr_value == 8'h60
    & shouldShiftVec_dup_0_1 & do_redirect_dup_next_valid_last_REG;
  wire             _ghv_wens_96_T_3 =
    do_redirect_dup_next_bits_r_cfiUpdate_histPtr_value == 8'h60 & shouldShiftVec_dup_0_0
    & do_redirect_dup_next_valid_last_REG
    | do_redirect_dup_next_bits_r_cfiUpdate_histPtr_value == 8'h61
    & shouldShiftVec_dup_0_1 & do_redirect_dup_next_valid_last_REG;
  wire             _ghv_wens_97_T_3 =
    do_redirect_dup_next_bits_r_cfiUpdate_histPtr_value == 8'h61 & shouldShiftVec_dup_0_0
    & do_redirect_dup_next_valid_last_REG
    | do_redirect_dup_next_bits_r_cfiUpdate_histPtr_value == 8'h62
    & shouldShiftVec_dup_0_1 & do_redirect_dup_next_valid_last_REG;
  wire             _ghv_wens_98_T_3 =
    do_redirect_dup_next_bits_r_cfiUpdate_histPtr_value == 8'h62 & shouldShiftVec_dup_0_0
    & do_redirect_dup_next_valid_last_REG
    | do_redirect_dup_next_bits_r_cfiUpdate_histPtr_value == 8'h63
    & shouldShiftVec_dup_0_1 & do_redirect_dup_next_valid_last_REG;
  wire             _ghv_wens_99_T_3 =
    do_redirect_dup_next_bits_r_cfiUpdate_histPtr_value == 8'h63 & shouldShiftVec_dup_0_0
    & do_redirect_dup_next_valid_last_REG
    | do_redirect_dup_next_bits_r_cfiUpdate_histPtr_value == 8'h64
    & shouldShiftVec_dup_0_1 & do_redirect_dup_next_valid_last_REG;
  wire             _ghv_wens_100_T_3 =
    do_redirect_dup_next_bits_r_cfiUpdate_histPtr_value == 8'h64 & shouldShiftVec_dup_0_0
    & do_redirect_dup_next_valid_last_REG
    | do_redirect_dup_next_bits_r_cfiUpdate_histPtr_value == 8'h65
    & shouldShiftVec_dup_0_1 & do_redirect_dup_next_valid_last_REG;
  wire             _ghv_wens_101_T_3 =
    do_redirect_dup_next_bits_r_cfiUpdate_histPtr_value == 8'h65 & shouldShiftVec_dup_0_0
    & do_redirect_dup_next_valid_last_REG
    | do_redirect_dup_next_bits_r_cfiUpdate_histPtr_value == 8'h66
    & shouldShiftVec_dup_0_1 & do_redirect_dup_next_valid_last_REG;
  wire             _ghv_wens_102_T_3 =
    do_redirect_dup_next_bits_r_cfiUpdate_histPtr_value == 8'h66 & shouldShiftVec_dup_0_0
    & do_redirect_dup_next_valid_last_REG
    | do_redirect_dup_next_bits_r_cfiUpdate_histPtr_value == 8'h67
    & shouldShiftVec_dup_0_1 & do_redirect_dup_next_valid_last_REG;
  wire             _ghv_wens_103_T_3 =
    do_redirect_dup_next_bits_r_cfiUpdate_histPtr_value == 8'h67 & shouldShiftVec_dup_0_0
    & do_redirect_dup_next_valid_last_REG
    | do_redirect_dup_next_bits_r_cfiUpdate_histPtr_value == 8'h68
    & shouldShiftVec_dup_0_1 & do_redirect_dup_next_valid_last_REG;
  wire             _ghv_wens_104_T_3 =
    do_redirect_dup_next_bits_r_cfiUpdate_histPtr_value == 8'h68 & shouldShiftVec_dup_0_0
    & do_redirect_dup_next_valid_last_REG
    | do_redirect_dup_next_bits_r_cfiUpdate_histPtr_value == 8'h69
    & shouldShiftVec_dup_0_1 & do_redirect_dup_next_valid_last_REG;
  wire             _ghv_wens_105_T_3 =
    do_redirect_dup_next_bits_r_cfiUpdate_histPtr_value == 8'h69 & shouldShiftVec_dup_0_0
    & do_redirect_dup_next_valid_last_REG
    | do_redirect_dup_next_bits_r_cfiUpdate_histPtr_value == 8'h6A
    & shouldShiftVec_dup_0_1 & do_redirect_dup_next_valid_last_REG;
  wire             _ghv_wens_106_T_3 =
    do_redirect_dup_next_bits_r_cfiUpdate_histPtr_value == 8'h6A & shouldShiftVec_dup_0_0
    & do_redirect_dup_next_valid_last_REG
    | do_redirect_dup_next_bits_r_cfiUpdate_histPtr_value == 8'h6B
    & shouldShiftVec_dup_0_1 & do_redirect_dup_next_valid_last_REG;
  wire             _ghv_wens_107_T_3 =
    do_redirect_dup_next_bits_r_cfiUpdate_histPtr_value == 8'h6B & shouldShiftVec_dup_0_0
    & do_redirect_dup_next_valid_last_REG
    | do_redirect_dup_next_bits_r_cfiUpdate_histPtr_value == 8'h6C
    & shouldShiftVec_dup_0_1 & do_redirect_dup_next_valid_last_REG;
  wire             _ghv_wens_108_T_3 =
    do_redirect_dup_next_bits_r_cfiUpdate_histPtr_value == 8'h6C & shouldShiftVec_dup_0_0
    & do_redirect_dup_next_valid_last_REG
    | do_redirect_dup_next_bits_r_cfiUpdate_histPtr_value == 8'h6D
    & shouldShiftVec_dup_0_1 & do_redirect_dup_next_valid_last_REG;
  wire             _ghv_wens_109_T_3 =
    do_redirect_dup_next_bits_r_cfiUpdate_histPtr_value == 8'h6D & shouldShiftVec_dup_0_0
    & do_redirect_dup_next_valid_last_REG
    | do_redirect_dup_next_bits_r_cfiUpdate_histPtr_value == 8'h6E
    & shouldShiftVec_dup_0_1 & do_redirect_dup_next_valid_last_REG;
  wire             _ghv_wens_110_T_3 =
    do_redirect_dup_next_bits_r_cfiUpdate_histPtr_value == 8'h6E & shouldShiftVec_dup_0_0
    & do_redirect_dup_next_valid_last_REG
    | do_redirect_dup_next_bits_r_cfiUpdate_histPtr_value == 8'h6F
    & shouldShiftVec_dup_0_1 & do_redirect_dup_next_valid_last_REG;
  wire             _ghv_wens_111_T_3 =
    do_redirect_dup_next_bits_r_cfiUpdate_histPtr_value == 8'h6F & shouldShiftVec_dup_0_0
    & do_redirect_dup_next_valid_last_REG
    | do_redirect_dup_next_bits_r_cfiUpdate_histPtr_value == 8'h70
    & shouldShiftVec_dup_0_1 & do_redirect_dup_next_valid_last_REG;
  wire             _ghv_wens_112_T_3 =
    do_redirect_dup_next_bits_r_cfiUpdate_histPtr_value == 8'h70 & shouldShiftVec_dup_0_0
    & do_redirect_dup_next_valid_last_REG
    | do_redirect_dup_next_bits_r_cfiUpdate_histPtr_value == 8'h71
    & shouldShiftVec_dup_0_1 & do_redirect_dup_next_valid_last_REG;
  wire             _ghv_wens_113_T_3 =
    do_redirect_dup_next_bits_r_cfiUpdate_histPtr_value == 8'h71 & shouldShiftVec_dup_0_0
    & do_redirect_dup_next_valid_last_REG
    | do_redirect_dup_next_bits_r_cfiUpdate_histPtr_value == 8'h72
    & shouldShiftVec_dup_0_1 & do_redirect_dup_next_valid_last_REG;
  wire             _ghv_wens_114_T_3 =
    do_redirect_dup_next_bits_r_cfiUpdate_histPtr_value == 8'h72 & shouldShiftVec_dup_0_0
    & do_redirect_dup_next_valid_last_REG
    | do_redirect_dup_next_bits_r_cfiUpdate_histPtr_value == 8'h73
    & shouldShiftVec_dup_0_1 & do_redirect_dup_next_valid_last_REG;
  wire             _ghv_wens_115_T_3 =
    do_redirect_dup_next_bits_r_cfiUpdate_histPtr_value == 8'h73 & shouldShiftVec_dup_0_0
    & do_redirect_dup_next_valid_last_REG
    | do_redirect_dup_next_bits_r_cfiUpdate_histPtr_value == 8'h74
    & shouldShiftVec_dup_0_1 & do_redirect_dup_next_valid_last_REG;
  wire             _ghv_wens_116_T_3 =
    do_redirect_dup_next_bits_r_cfiUpdate_histPtr_value == 8'h74 & shouldShiftVec_dup_0_0
    & do_redirect_dup_next_valid_last_REG
    | do_redirect_dup_next_bits_r_cfiUpdate_histPtr_value == 8'h75
    & shouldShiftVec_dup_0_1 & do_redirect_dup_next_valid_last_REG;
  wire             _ghv_wens_117_T_3 =
    do_redirect_dup_next_bits_r_cfiUpdate_histPtr_value == 8'h75 & shouldShiftVec_dup_0_0
    & do_redirect_dup_next_valid_last_REG
    | do_redirect_dup_next_bits_r_cfiUpdate_histPtr_value == 8'h76
    & shouldShiftVec_dup_0_1 & do_redirect_dup_next_valid_last_REG;
  wire             _ghv_wens_118_T_3 =
    do_redirect_dup_next_bits_r_cfiUpdate_histPtr_value == 8'h76 & shouldShiftVec_dup_0_0
    & do_redirect_dup_next_valid_last_REG
    | do_redirect_dup_next_bits_r_cfiUpdate_histPtr_value == 8'h77
    & shouldShiftVec_dup_0_1 & do_redirect_dup_next_valid_last_REG;
  wire             _ghv_wens_119_T_3 =
    do_redirect_dup_next_bits_r_cfiUpdate_histPtr_value == 8'h77 & shouldShiftVec_dup_0_0
    & do_redirect_dup_next_valid_last_REG
    | do_redirect_dup_next_bits_r_cfiUpdate_histPtr_value == 8'h78
    & shouldShiftVec_dup_0_1 & do_redirect_dup_next_valid_last_REG;
  wire             _ghv_wens_120_T_3 =
    do_redirect_dup_next_bits_r_cfiUpdate_histPtr_value == 8'h78 & shouldShiftVec_dup_0_0
    & do_redirect_dup_next_valid_last_REG
    | do_redirect_dup_next_bits_r_cfiUpdate_histPtr_value == 8'h79
    & shouldShiftVec_dup_0_1 & do_redirect_dup_next_valid_last_REG;
  wire             _ghv_wens_121_T_3 =
    do_redirect_dup_next_bits_r_cfiUpdate_histPtr_value == 8'h79 & shouldShiftVec_dup_0_0
    & do_redirect_dup_next_valid_last_REG
    | do_redirect_dup_next_bits_r_cfiUpdate_histPtr_value == 8'h7A
    & shouldShiftVec_dup_0_1 & do_redirect_dup_next_valid_last_REG;
  wire             _ghv_wens_122_T_3 =
    do_redirect_dup_next_bits_r_cfiUpdate_histPtr_value == 8'h7A & shouldShiftVec_dup_0_0
    & do_redirect_dup_next_valid_last_REG
    | do_redirect_dup_next_bits_r_cfiUpdate_histPtr_value == 8'h7B
    & shouldShiftVec_dup_0_1 & do_redirect_dup_next_valid_last_REG;
  wire             _ghv_wens_123_T_3 =
    do_redirect_dup_next_bits_r_cfiUpdate_histPtr_value == 8'h7B & shouldShiftVec_dup_0_0
    & do_redirect_dup_next_valid_last_REG
    | do_redirect_dup_next_bits_r_cfiUpdate_histPtr_value == 8'h7C
    & shouldShiftVec_dup_0_1 & do_redirect_dup_next_valid_last_REG;
  wire             _ghv_wens_124_T_3 =
    do_redirect_dup_next_bits_r_cfiUpdate_histPtr_value == 8'h7C & shouldShiftVec_dup_0_0
    & do_redirect_dup_next_valid_last_REG
    | do_redirect_dup_next_bits_r_cfiUpdate_histPtr_value == 8'h7D
    & shouldShiftVec_dup_0_1 & do_redirect_dup_next_valid_last_REG;
  wire             _ghv_wens_125_T_3 =
    do_redirect_dup_next_bits_r_cfiUpdate_histPtr_value == 8'h7D & shouldShiftVec_dup_0_0
    & do_redirect_dup_next_valid_last_REG
    | do_redirect_dup_next_bits_r_cfiUpdate_histPtr_value == 8'h7E
    & shouldShiftVec_dup_0_1 & do_redirect_dup_next_valid_last_REG;
  wire             _ghv_wens_126_T_3 =
    do_redirect_dup_next_bits_r_cfiUpdate_histPtr_value == 8'h7E & shouldShiftVec_dup_0_0
    & do_redirect_dup_next_valid_last_REG
    | do_redirect_dup_next_bits_r_cfiUpdate_histPtr_value == 8'h7F
    & shouldShiftVec_dup_0_1 & do_redirect_dup_next_valid_last_REG;
  wire             _ghv_wens_127_T_3 =
    do_redirect_dup_next_bits_r_cfiUpdate_histPtr_value == 8'h7F & shouldShiftVec_dup_0_0
    & do_redirect_dup_next_valid_last_REG
    | do_redirect_dup_next_bits_r_cfiUpdate_histPtr_value == 8'h80
    & shouldShiftVec_dup_0_1 & do_redirect_dup_next_valid_last_REG;
  wire             _ghv_wens_128_T_3 =
    do_redirect_dup_next_bits_r_cfiUpdate_histPtr_value == 8'h80 & shouldShiftVec_dup_0_0
    & do_redirect_dup_next_valid_last_REG
    | do_redirect_dup_next_bits_r_cfiUpdate_histPtr_value == 8'h81
    & shouldShiftVec_dup_0_1 & do_redirect_dup_next_valid_last_REG;
  wire             _ghv_wens_129_T_3 =
    do_redirect_dup_next_bits_r_cfiUpdate_histPtr_value == 8'h81 & shouldShiftVec_dup_0_0
    & do_redirect_dup_next_valid_last_REG
    | do_redirect_dup_next_bits_r_cfiUpdate_histPtr_value == 8'h82
    & shouldShiftVec_dup_0_1 & do_redirect_dup_next_valid_last_REG;
  wire             _ghv_wens_130_T_3 =
    do_redirect_dup_next_bits_r_cfiUpdate_histPtr_value == 8'h82 & shouldShiftVec_dup_0_0
    & do_redirect_dup_next_valid_last_REG
    | do_redirect_dup_next_bits_r_cfiUpdate_histPtr_value == 8'h83
    & shouldShiftVec_dup_0_1 & do_redirect_dup_next_valid_last_REG;
  wire             _ghv_wens_131_T_3 =
    do_redirect_dup_next_bits_r_cfiUpdate_histPtr_value == 8'h83 & shouldShiftVec_dup_0_0
    & do_redirect_dup_next_valid_last_REG
    | do_redirect_dup_next_bits_r_cfiUpdate_histPtr_value == 8'h84
    & shouldShiftVec_dup_0_1 & do_redirect_dup_next_valid_last_REG;
  wire             _ghv_wens_132_T_3 =
    do_redirect_dup_next_bits_r_cfiUpdate_histPtr_value == 8'h84 & shouldShiftVec_dup_0_0
    & do_redirect_dup_next_valid_last_REG
    | do_redirect_dup_next_bits_r_cfiUpdate_histPtr_value == 8'h85
    & shouldShiftVec_dup_0_1 & do_redirect_dup_next_valid_last_REG;
  wire             _ghv_wens_133_T_3 =
    do_redirect_dup_next_bits_r_cfiUpdate_histPtr_value == 8'h85 & shouldShiftVec_dup_0_0
    & do_redirect_dup_next_valid_last_REG
    | do_redirect_dup_next_bits_r_cfiUpdate_histPtr_value == 8'h86
    & shouldShiftVec_dup_0_1 & do_redirect_dup_next_valid_last_REG;
  wire             _ghv_wens_134_T_3 =
    do_redirect_dup_next_bits_r_cfiUpdate_histPtr_value == 8'h86 & shouldShiftVec_dup_0_0
    & do_redirect_dup_next_valid_last_REG
    | do_redirect_dup_next_bits_r_cfiUpdate_histPtr_value == 8'h87
    & shouldShiftVec_dup_0_1 & do_redirect_dup_next_valid_last_REG;
  wire             _ghv_wens_135_T_3 =
    do_redirect_dup_next_bits_r_cfiUpdate_histPtr_value == 8'h87 & shouldShiftVec_dup_0_0
    & do_redirect_dup_next_valid_last_REG
    | do_redirect_dup_next_bits_r_cfiUpdate_histPtr_value == 8'h88
    & shouldShiftVec_dup_0_1 & do_redirect_dup_next_valid_last_REG;
  wire             _ghv_wens_136_T_3 =
    do_redirect_dup_next_bits_r_cfiUpdate_histPtr_value == 8'h88 & shouldShiftVec_dup_0_0
    & do_redirect_dup_next_valid_last_REG
    | do_redirect_dup_next_bits_r_cfiUpdate_histPtr_value == 8'h89
    & shouldShiftVec_dup_0_1 & do_redirect_dup_next_valid_last_REG;
  wire             _ghv_wens_137_T_3 =
    do_redirect_dup_next_bits_r_cfiUpdate_histPtr_value == 8'h89 & shouldShiftVec_dup_0_0
    & do_redirect_dup_next_valid_last_REG
    | do_redirect_dup_next_bits_r_cfiUpdate_histPtr_value == 8'h8A
    & shouldShiftVec_dup_0_1 & do_redirect_dup_next_valid_last_REG;
  wire             _ghv_wens_138_T_3 =
    do_redirect_dup_next_bits_r_cfiUpdate_histPtr_value == 8'h8A & shouldShiftVec_dup_0_0
    & do_redirect_dup_next_valid_last_REG
    | do_redirect_dup_next_bits_r_cfiUpdate_histPtr_value == 8'h8B
    & shouldShiftVec_dup_0_1 & do_redirect_dup_next_valid_last_REG;
  wire             _ghv_wens_139_T_3 =
    do_redirect_dup_next_bits_r_cfiUpdate_histPtr_value == 8'h8B & shouldShiftVec_dup_0_0
    & do_redirect_dup_next_valid_last_REG
    | do_redirect_dup_next_bits_r_cfiUpdate_histPtr_value == 8'h8C
    & shouldShiftVec_dup_0_1 & do_redirect_dup_next_valid_last_REG;
  wire             _ghv_wens_140_T_3 =
    do_redirect_dup_next_bits_r_cfiUpdate_histPtr_value == 8'h8C & shouldShiftVec_dup_0_0
    & do_redirect_dup_next_valid_last_REG
    | do_redirect_dup_next_bits_r_cfiUpdate_histPtr_value == 8'h8D
    & shouldShiftVec_dup_0_1 & do_redirect_dup_next_valid_last_REG;
  wire             _ghv_wens_141_T_3 =
    do_redirect_dup_next_bits_r_cfiUpdate_histPtr_value == 8'h8D & shouldShiftVec_dup_0_0
    & do_redirect_dup_next_valid_last_REG
    | do_redirect_dup_next_bits_r_cfiUpdate_histPtr_value == 8'h8E
    & shouldShiftVec_dup_0_1 & do_redirect_dup_next_valid_last_REG;
  wire             _ghv_wens_142_T_3 =
    do_redirect_dup_next_bits_r_cfiUpdate_histPtr_value == 8'h8E & shouldShiftVec_dup_0_0
    & do_redirect_dup_next_valid_last_REG
    | do_redirect_dup_next_bits_r_cfiUpdate_histPtr_value == 8'h8F
    & shouldShiftVec_dup_0_1 & do_redirect_dup_next_valid_last_REG;
  wire             _ghv_wens_143_T_3 =
    do_redirect_dup_next_bits_r_cfiUpdate_histPtr_value == 8'h8F & shouldShiftVec_dup_0_0
    & do_redirect_dup_next_valid_last_REG
    | do_redirect_dup_next_bits_r_cfiUpdate_histPtr_value == 8'h90
    & shouldShiftVec_dup_0_1 & do_redirect_dup_next_valid_last_REG;
  wire             _ghv_wens_144_T_3 =
    do_redirect_dup_next_bits_r_cfiUpdate_histPtr_value == 8'h90 & shouldShiftVec_dup_0_0
    & do_redirect_dup_next_valid_last_REG
    | do_redirect_dup_next_bits_r_cfiUpdate_histPtr_value == 8'h91
    & shouldShiftVec_dup_0_1 & do_redirect_dup_next_valid_last_REG;
  wire             _ghv_wens_145_T_3 =
    do_redirect_dup_next_bits_r_cfiUpdate_histPtr_value == 8'h91 & shouldShiftVec_dup_0_0
    & do_redirect_dup_next_valid_last_REG
    | do_redirect_dup_next_bits_r_cfiUpdate_histPtr_value == 8'h92
    & shouldShiftVec_dup_0_1 & do_redirect_dup_next_valid_last_REG;
  wire             _ghv_wens_146_T_3 =
    do_redirect_dup_next_bits_r_cfiUpdate_histPtr_value == 8'h92 & shouldShiftVec_dup_0_0
    & do_redirect_dup_next_valid_last_REG
    | do_redirect_dup_next_bits_r_cfiUpdate_histPtr_value == 8'h93
    & shouldShiftVec_dup_0_1 & do_redirect_dup_next_valid_last_REG;
  wire             _ghv_wens_147_T_3 =
    do_redirect_dup_next_bits_r_cfiUpdate_histPtr_value == 8'h93 & shouldShiftVec_dup_0_0
    & do_redirect_dup_next_valid_last_REG
    | do_redirect_dup_next_bits_r_cfiUpdate_histPtr_value == 8'h94
    & shouldShiftVec_dup_0_1 & do_redirect_dup_next_valid_last_REG;
  wire             _ghv_wens_148_T_3 =
    do_redirect_dup_next_bits_r_cfiUpdate_histPtr_value == 8'h94 & shouldShiftVec_dup_0_0
    & do_redirect_dup_next_valid_last_REG
    | do_redirect_dup_next_bits_r_cfiUpdate_histPtr_value == 8'h95
    & shouldShiftVec_dup_0_1 & do_redirect_dup_next_valid_last_REG;
  wire             _ghv_wens_149_T_3 =
    do_redirect_dup_next_bits_r_cfiUpdate_histPtr_value == 8'h95 & shouldShiftVec_dup_0_0
    & do_redirect_dup_next_valid_last_REG
    | do_redirect_dup_next_bits_r_cfiUpdate_histPtr_value == 8'h96
    & shouldShiftVec_dup_0_1 & do_redirect_dup_next_valid_last_REG;
  wire             _ghv_wens_150_T_3 =
    do_redirect_dup_next_bits_r_cfiUpdate_histPtr_value == 8'h96 & shouldShiftVec_dup_0_0
    & do_redirect_dup_next_valid_last_REG
    | do_redirect_dup_next_bits_r_cfiUpdate_histPtr_value == 8'h97
    & shouldShiftVec_dup_0_1 & do_redirect_dup_next_valid_last_REG;
  wire             _ghv_wens_151_T_3 =
    do_redirect_dup_next_bits_r_cfiUpdate_histPtr_value == 8'h97 & shouldShiftVec_dup_0_0
    & do_redirect_dup_next_valid_last_REG
    | do_redirect_dup_next_bits_r_cfiUpdate_histPtr_value == 8'h98
    & shouldShiftVec_dup_0_1 & do_redirect_dup_next_valid_last_REG;
  wire             _ghv_wens_152_T_3 =
    do_redirect_dup_next_bits_r_cfiUpdate_histPtr_value == 8'h98 & shouldShiftVec_dup_0_0
    & do_redirect_dup_next_valid_last_REG
    | do_redirect_dup_next_bits_r_cfiUpdate_histPtr_value == 8'h99
    & shouldShiftVec_dup_0_1 & do_redirect_dup_next_valid_last_REG;
  wire             _ghv_wens_153_T_3 =
    do_redirect_dup_next_bits_r_cfiUpdate_histPtr_value == 8'h99 & shouldShiftVec_dup_0_0
    & do_redirect_dup_next_valid_last_REG
    | do_redirect_dup_next_bits_r_cfiUpdate_histPtr_value == 8'h9A
    & shouldShiftVec_dup_0_1 & do_redirect_dup_next_valid_last_REG;
  wire             _ghv_wens_154_T_3 =
    do_redirect_dup_next_bits_r_cfiUpdate_histPtr_value == 8'h9A & shouldShiftVec_dup_0_0
    & do_redirect_dup_next_valid_last_REG
    | do_redirect_dup_next_bits_r_cfiUpdate_histPtr_value == 8'h9B
    & shouldShiftVec_dup_0_1 & do_redirect_dup_next_valid_last_REG;
  wire             _ghv_wens_155_T_3 =
    do_redirect_dup_next_bits_r_cfiUpdate_histPtr_value == 8'h9B & shouldShiftVec_dup_0_0
    & do_redirect_dup_next_valid_last_REG
    | do_redirect_dup_next_bits_r_cfiUpdate_histPtr_value == 8'h9C
    & shouldShiftVec_dup_0_1 & do_redirect_dup_next_valid_last_REG;
  wire             _ghv_wens_156_T_3 =
    do_redirect_dup_next_bits_r_cfiUpdate_histPtr_value == 8'h9C & shouldShiftVec_dup_0_0
    & do_redirect_dup_next_valid_last_REG
    | do_redirect_dup_next_bits_r_cfiUpdate_histPtr_value == 8'h9D
    & shouldShiftVec_dup_0_1 & do_redirect_dup_next_valid_last_REG;
  wire             _ghv_wens_157_T_3 =
    do_redirect_dup_next_bits_r_cfiUpdate_histPtr_value == 8'h9D & shouldShiftVec_dup_0_0
    & do_redirect_dup_next_valid_last_REG
    | do_redirect_dup_next_bits_r_cfiUpdate_histPtr_value == 8'h9E
    & shouldShiftVec_dup_0_1 & do_redirect_dup_next_valid_last_REG;
  wire             _ghv_wens_158_T_3 =
    do_redirect_dup_next_bits_r_cfiUpdate_histPtr_value == 8'h9E & shouldShiftVec_dup_0_0
    & do_redirect_dup_next_valid_last_REG
    | do_redirect_dup_next_bits_r_cfiUpdate_histPtr_value == 8'h9F
    & shouldShiftVec_dup_0_1 & do_redirect_dup_next_valid_last_REG;
  wire             _ghv_wens_159_T_3 =
    do_redirect_dup_next_bits_r_cfiUpdate_histPtr_value == 8'h9F & shouldShiftVec_dup_0_0
    & do_redirect_dup_next_valid_last_REG
    | do_redirect_dup_next_bits_r_cfiUpdate_histPtr_value == 8'hA0
    & shouldShiftVec_dup_0_1 & do_redirect_dup_next_valid_last_REG;
  wire             _ghv_wens_160_T_3 =
    do_redirect_dup_next_bits_r_cfiUpdate_histPtr_value == 8'hA0 & shouldShiftVec_dup_0_0
    & do_redirect_dup_next_valid_last_REG
    | do_redirect_dup_next_bits_r_cfiUpdate_histPtr_value == 8'hA1
    & shouldShiftVec_dup_0_1 & do_redirect_dup_next_valid_last_REG;
  wire             _ghv_wens_161_T_3 =
    do_redirect_dup_next_bits_r_cfiUpdate_histPtr_value == 8'hA1 & shouldShiftVec_dup_0_0
    & do_redirect_dup_next_valid_last_REG
    | do_redirect_dup_next_bits_r_cfiUpdate_histPtr_value == 8'hA2
    & shouldShiftVec_dup_0_1 & do_redirect_dup_next_valid_last_REG;
  wire             _ghv_wens_162_T_3 =
    do_redirect_dup_next_bits_r_cfiUpdate_histPtr_value == 8'hA2 & shouldShiftVec_dup_0_0
    & do_redirect_dup_next_valid_last_REG
    | do_redirect_dup_next_bits_r_cfiUpdate_histPtr_value == 8'hA3
    & shouldShiftVec_dup_0_1 & do_redirect_dup_next_valid_last_REG;
  wire             _ghv_wens_163_T_3 =
    do_redirect_dup_next_bits_r_cfiUpdate_histPtr_value == 8'hA3 & shouldShiftVec_dup_0_0
    & do_redirect_dup_next_valid_last_REG
    | do_redirect_dup_next_bits_r_cfiUpdate_histPtr_value == 8'hA4
    & shouldShiftVec_dup_0_1 & do_redirect_dup_next_valid_last_REG;
  wire             _ghv_wens_164_T_3 =
    do_redirect_dup_next_bits_r_cfiUpdate_histPtr_value == 8'hA4 & shouldShiftVec_dup_0_0
    & do_redirect_dup_next_valid_last_REG
    | do_redirect_dup_next_bits_r_cfiUpdate_histPtr_value == 8'hA5
    & shouldShiftVec_dup_0_1 & do_redirect_dup_next_valid_last_REG;
  wire             _ghv_wens_165_T_3 =
    do_redirect_dup_next_bits_r_cfiUpdate_histPtr_value == 8'hA5 & shouldShiftVec_dup_0_0
    & do_redirect_dup_next_valid_last_REG
    | do_redirect_dup_next_bits_r_cfiUpdate_histPtr_value == 8'hA6
    & shouldShiftVec_dup_0_1 & do_redirect_dup_next_valid_last_REG;
  wire             _ghv_wens_166_T_3 =
    do_redirect_dup_next_bits_r_cfiUpdate_histPtr_value == 8'hA6 & shouldShiftVec_dup_0_0
    & do_redirect_dup_next_valid_last_REG
    | do_redirect_dup_next_bits_r_cfiUpdate_histPtr_value == 8'hA7
    & shouldShiftVec_dup_0_1 & do_redirect_dup_next_valid_last_REG;
  wire             _ghv_wens_167_T_3 =
    do_redirect_dup_next_bits_r_cfiUpdate_histPtr_value == 8'hA7 & shouldShiftVec_dup_0_0
    & do_redirect_dup_next_valid_last_REG
    | do_redirect_dup_next_bits_r_cfiUpdate_histPtr_value == 8'hA8
    & shouldShiftVec_dup_0_1 & do_redirect_dup_next_valid_last_REG;
  wire             _ghv_wens_168_T_3 =
    do_redirect_dup_next_bits_r_cfiUpdate_histPtr_value == 8'hA8 & shouldShiftVec_dup_0_0
    & do_redirect_dup_next_valid_last_REG
    | do_redirect_dup_next_bits_r_cfiUpdate_histPtr_value == 8'hA9
    & shouldShiftVec_dup_0_1 & do_redirect_dup_next_valid_last_REG;
  wire             _ghv_wens_169_T_3 =
    do_redirect_dup_next_bits_r_cfiUpdate_histPtr_value == 8'hA9 & shouldShiftVec_dup_0_0
    & do_redirect_dup_next_valid_last_REG
    | do_redirect_dup_next_bits_r_cfiUpdate_histPtr_value == 8'hAA
    & shouldShiftVec_dup_0_1 & do_redirect_dup_next_valid_last_REG;
  wire             _ghv_wens_170_T_3 =
    do_redirect_dup_next_bits_r_cfiUpdate_histPtr_value == 8'hAA & shouldShiftVec_dup_0_0
    & do_redirect_dup_next_valid_last_REG
    | do_redirect_dup_next_bits_r_cfiUpdate_histPtr_value == 8'hAB
    & shouldShiftVec_dup_0_1 & do_redirect_dup_next_valid_last_REG;
  wire             _ghv_wens_171_T_3 =
    do_redirect_dup_next_bits_r_cfiUpdate_histPtr_value == 8'hAB & shouldShiftVec_dup_0_0
    & do_redirect_dup_next_valid_last_REG
    | do_redirect_dup_next_bits_r_cfiUpdate_histPtr_value == 8'hAC
    & shouldShiftVec_dup_0_1 & do_redirect_dup_next_valid_last_REG;
  wire             _ghv_wens_172_T_3 =
    do_redirect_dup_next_bits_r_cfiUpdate_histPtr_value == 8'hAC & shouldShiftVec_dup_0_0
    & do_redirect_dup_next_valid_last_REG
    | do_redirect_dup_next_bits_r_cfiUpdate_histPtr_value == 8'hAD
    & shouldShiftVec_dup_0_1 & do_redirect_dup_next_valid_last_REG;
  wire             _ghv_wens_173_T_3 =
    do_redirect_dup_next_bits_r_cfiUpdate_histPtr_value == 8'hAD & shouldShiftVec_dup_0_0
    & do_redirect_dup_next_valid_last_REG
    | do_redirect_dup_next_bits_r_cfiUpdate_histPtr_value == 8'hAE
    & shouldShiftVec_dup_0_1 & do_redirect_dup_next_valid_last_REG;
  wire             _ghv_wens_174_T_3 =
    do_redirect_dup_next_bits_r_cfiUpdate_histPtr_value == 8'hAE & shouldShiftVec_dup_0_0
    & do_redirect_dup_next_valid_last_REG
    | do_redirect_dup_next_bits_r_cfiUpdate_histPtr_value == 8'hAF
    & shouldShiftVec_dup_0_1 & do_redirect_dup_next_valid_last_REG;
  wire             _ghv_wens_175_T_3 =
    do_redirect_dup_next_bits_r_cfiUpdate_histPtr_value == 8'hAF & shouldShiftVec_dup_0_0
    & do_redirect_dup_next_valid_last_REG
    | do_redirect_dup_next_bits_r_cfiUpdate_histPtr_value == 8'hB0
    & shouldShiftVec_dup_0_1 & do_redirect_dup_next_valid_last_REG;
  wire             _ghv_wens_176_T_3 =
    do_redirect_dup_next_bits_r_cfiUpdate_histPtr_value == 8'hB0 & shouldShiftVec_dup_0_0
    & do_redirect_dup_next_valid_last_REG
    | do_redirect_dup_next_bits_r_cfiUpdate_histPtr_value == 8'hB1
    & shouldShiftVec_dup_0_1 & do_redirect_dup_next_valid_last_REG;
  wire             _ghv_wens_177_T_3 =
    do_redirect_dup_next_bits_r_cfiUpdate_histPtr_value == 8'hB1 & shouldShiftVec_dup_0_0
    & do_redirect_dup_next_valid_last_REG
    | do_redirect_dup_next_bits_r_cfiUpdate_histPtr_value == 8'hB2
    & shouldShiftVec_dup_0_1 & do_redirect_dup_next_valid_last_REG;
  wire             _ghv_wens_178_T_3 =
    do_redirect_dup_next_bits_r_cfiUpdate_histPtr_value == 8'hB2 & shouldShiftVec_dup_0_0
    & do_redirect_dup_next_valid_last_REG
    | do_redirect_dup_next_bits_r_cfiUpdate_histPtr_value == 8'hB3
    & shouldShiftVec_dup_0_1 & do_redirect_dup_next_valid_last_REG;
  wire             _ghv_wens_179_T_3 =
    do_redirect_dup_next_bits_r_cfiUpdate_histPtr_value == 8'hB3 & shouldShiftVec_dup_0_0
    & do_redirect_dup_next_valid_last_REG
    | do_redirect_dup_next_bits_r_cfiUpdate_histPtr_value == 8'hB4
    & shouldShiftVec_dup_0_1 & do_redirect_dup_next_valid_last_REG;
  wire             _ghv_wens_180_T_3 =
    do_redirect_dup_next_bits_r_cfiUpdate_histPtr_value == 8'hB4 & shouldShiftVec_dup_0_0
    & do_redirect_dup_next_valid_last_REG
    | do_redirect_dup_next_bits_r_cfiUpdate_histPtr_value == 8'hB5
    & shouldShiftVec_dup_0_1 & do_redirect_dup_next_valid_last_REG;
  wire             _ghv_wens_181_T_3 =
    do_redirect_dup_next_bits_r_cfiUpdate_histPtr_value == 8'hB5 & shouldShiftVec_dup_0_0
    & do_redirect_dup_next_valid_last_REG
    | do_redirect_dup_next_bits_r_cfiUpdate_histPtr_value == 8'hB6
    & shouldShiftVec_dup_0_1 & do_redirect_dup_next_valid_last_REG;
  wire             _ghv_wens_182_T_3 =
    do_redirect_dup_next_bits_r_cfiUpdate_histPtr_value == 8'hB6 & shouldShiftVec_dup_0_0
    & do_redirect_dup_next_valid_last_REG
    | do_redirect_dup_next_bits_r_cfiUpdate_histPtr_value == 8'hB7
    & shouldShiftVec_dup_0_1 & do_redirect_dup_next_valid_last_REG;
  wire             _ghv_wens_183_T_3 =
    do_redirect_dup_next_bits_r_cfiUpdate_histPtr_value == 8'hB7 & shouldShiftVec_dup_0_0
    & do_redirect_dup_next_valid_last_REG
    | do_redirect_dup_next_bits_r_cfiUpdate_histPtr_value == 8'hB8
    & shouldShiftVec_dup_0_1 & do_redirect_dup_next_valid_last_REG;
  wire             _ghv_wens_184_T_3 =
    do_redirect_dup_next_bits_r_cfiUpdate_histPtr_value == 8'hB8 & shouldShiftVec_dup_0_0
    & do_redirect_dup_next_valid_last_REG
    | do_redirect_dup_next_bits_r_cfiUpdate_histPtr_value == 8'hB9
    & shouldShiftVec_dup_0_1 & do_redirect_dup_next_valid_last_REG;
  wire             _ghv_wens_185_T_3 =
    do_redirect_dup_next_bits_r_cfiUpdate_histPtr_value == 8'hB9 & shouldShiftVec_dup_0_0
    & do_redirect_dup_next_valid_last_REG
    | do_redirect_dup_next_bits_r_cfiUpdate_histPtr_value == 8'hBA
    & shouldShiftVec_dup_0_1 & do_redirect_dup_next_valid_last_REG;
  wire             _ghv_wens_186_T_3 =
    do_redirect_dup_next_bits_r_cfiUpdate_histPtr_value == 8'hBA & shouldShiftVec_dup_0_0
    & do_redirect_dup_next_valid_last_REG
    | do_redirect_dup_next_bits_r_cfiUpdate_histPtr_value == 8'hBB
    & shouldShiftVec_dup_0_1 & do_redirect_dup_next_valid_last_REG;
  wire             _ghv_wens_187_T_3 =
    do_redirect_dup_next_bits_r_cfiUpdate_histPtr_value == 8'hBB & shouldShiftVec_dup_0_0
    & do_redirect_dup_next_valid_last_REG
    | do_redirect_dup_next_bits_r_cfiUpdate_histPtr_value == 8'hBC
    & shouldShiftVec_dup_0_1 & do_redirect_dup_next_valid_last_REG;
  wire             _ghv_wens_188_T_3 =
    do_redirect_dup_next_bits_r_cfiUpdate_histPtr_value == 8'hBC & shouldShiftVec_dup_0_0
    & do_redirect_dup_next_valid_last_REG
    | do_redirect_dup_next_bits_r_cfiUpdate_histPtr_value == 8'hBD
    & shouldShiftVec_dup_0_1 & do_redirect_dup_next_valid_last_REG;
  wire             _ghv_wens_189_T_3 =
    do_redirect_dup_next_bits_r_cfiUpdate_histPtr_value == 8'hBD & shouldShiftVec_dup_0_0
    & do_redirect_dup_next_valid_last_REG
    | do_redirect_dup_next_bits_r_cfiUpdate_histPtr_value == 8'hBE
    & shouldShiftVec_dup_0_1 & do_redirect_dup_next_valid_last_REG;
  wire             _ghv_wens_190_T_3 =
    do_redirect_dup_next_bits_r_cfiUpdate_histPtr_value == 8'hBE & shouldShiftVec_dup_0_0
    & do_redirect_dup_next_valid_last_REG
    | do_redirect_dup_next_bits_r_cfiUpdate_histPtr_value == 8'hBF
    & shouldShiftVec_dup_0_1 & do_redirect_dup_next_valid_last_REG;
  wire             _ghv_wens_191_T_3 =
    do_redirect_dup_next_bits_r_cfiUpdate_histPtr_value == 8'hBF & shouldShiftVec_dup_0_0
    & do_redirect_dup_next_valid_last_REG
    | do_redirect_dup_next_bits_r_cfiUpdate_histPtr_value == 8'hC0
    & shouldShiftVec_dup_0_1 & do_redirect_dup_next_valid_last_REG;
  wire             _ghv_wens_192_T_3 =
    do_redirect_dup_next_bits_r_cfiUpdate_histPtr_value == 8'hC0 & shouldShiftVec_dup_0_0
    & do_redirect_dup_next_valid_last_REG
    | do_redirect_dup_next_bits_r_cfiUpdate_histPtr_value == 8'hC1
    & shouldShiftVec_dup_0_1 & do_redirect_dup_next_valid_last_REG;
  wire             _ghv_wens_193_T_3 =
    do_redirect_dup_next_bits_r_cfiUpdate_histPtr_value == 8'hC1 & shouldShiftVec_dup_0_0
    & do_redirect_dup_next_valid_last_REG
    | do_redirect_dup_next_bits_r_cfiUpdate_histPtr_value == 8'hC2
    & shouldShiftVec_dup_0_1 & do_redirect_dup_next_valid_last_REG;
  wire             _ghv_wens_194_T_3 =
    do_redirect_dup_next_bits_r_cfiUpdate_histPtr_value == 8'hC2 & shouldShiftVec_dup_0_0
    & do_redirect_dup_next_valid_last_REG
    | do_redirect_dup_next_bits_r_cfiUpdate_histPtr_value == 8'hC3
    & shouldShiftVec_dup_0_1 & do_redirect_dup_next_valid_last_REG;
  wire             _ghv_wens_195_T_3 =
    do_redirect_dup_next_bits_r_cfiUpdate_histPtr_value == 8'hC3 & shouldShiftVec_dup_0_0
    & do_redirect_dup_next_valid_last_REG
    | do_redirect_dup_next_bits_r_cfiUpdate_histPtr_value == 8'hC4
    & shouldShiftVec_dup_0_1 & do_redirect_dup_next_valid_last_REG;
  wire             _ghv_wens_196_T_3 =
    do_redirect_dup_next_bits_r_cfiUpdate_histPtr_value == 8'hC4 & shouldShiftVec_dup_0_0
    & do_redirect_dup_next_valid_last_REG
    | do_redirect_dup_next_bits_r_cfiUpdate_histPtr_value == 8'hC5
    & shouldShiftVec_dup_0_1 & do_redirect_dup_next_valid_last_REG;
  wire             _ghv_wens_197_T_3 =
    do_redirect_dup_next_bits_r_cfiUpdate_histPtr_value == 8'hC5 & shouldShiftVec_dup_0_0
    & do_redirect_dup_next_valid_last_REG
    | do_redirect_dup_next_bits_r_cfiUpdate_histPtr_value == 8'hC6
    & shouldShiftVec_dup_0_1 & do_redirect_dup_next_valid_last_REG;
  wire             _ghv_wens_198_T_3 =
    do_redirect_dup_next_bits_r_cfiUpdate_histPtr_value == 8'hC6 & shouldShiftVec_dup_0_0
    & do_redirect_dup_next_valid_last_REG
    | do_redirect_dup_next_bits_r_cfiUpdate_histPtr_value == 8'hC7
    & shouldShiftVec_dup_0_1 & do_redirect_dup_next_valid_last_REG;
  wire             _ghv_wens_199_T_3 =
    do_redirect_dup_next_bits_r_cfiUpdate_histPtr_value == 8'hC7 & shouldShiftVec_dup_0_0
    & do_redirect_dup_next_valid_last_REG
    | do_redirect_dup_next_bits_r_cfiUpdate_histPtr_value == 8'hC8
    & shouldShiftVec_dup_0_1 & do_redirect_dup_next_valid_last_REG;
  wire             _ghv_wens_200_T_3 =
    do_redirect_dup_next_bits_r_cfiUpdate_histPtr_value == 8'hC8 & shouldShiftVec_dup_0_0
    & do_redirect_dup_next_valid_last_REG
    | do_redirect_dup_next_bits_r_cfiUpdate_histPtr_value == 8'hC9
    & shouldShiftVec_dup_0_1 & do_redirect_dup_next_valid_last_REG;
  wire             _ghv_wens_201_T_3 =
    do_redirect_dup_next_bits_r_cfiUpdate_histPtr_value == 8'hC9 & shouldShiftVec_dup_0_0
    & do_redirect_dup_next_valid_last_REG
    | do_redirect_dup_next_bits_r_cfiUpdate_histPtr_value == 8'hCA
    & shouldShiftVec_dup_0_1 & do_redirect_dup_next_valid_last_REG;
  wire             _ghv_wens_202_T_3 =
    do_redirect_dup_next_bits_r_cfiUpdate_histPtr_value == 8'hCA & shouldShiftVec_dup_0_0
    & do_redirect_dup_next_valid_last_REG
    | do_redirect_dup_next_bits_r_cfiUpdate_histPtr_value == 8'hCB
    & shouldShiftVec_dup_0_1 & do_redirect_dup_next_valid_last_REG;
  wire             _ghv_wens_203_T_3 =
    do_redirect_dup_next_bits_r_cfiUpdate_histPtr_value == 8'hCB & shouldShiftVec_dup_0_0
    & do_redirect_dup_next_valid_last_REG
    | do_redirect_dup_next_bits_r_cfiUpdate_histPtr_value == 8'hCC
    & shouldShiftVec_dup_0_1 & do_redirect_dup_next_valid_last_REG;
  wire             _ghv_wens_204_T_3 =
    do_redirect_dup_next_bits_r_cfiUpdate_histPtr_value == 8'hCC & shouldShiftVec_dup_0_0
    & do_redirect_dup_next_valid_last_REG
    | do_redirect_dup_next_bits_r_cfiUpdate_histPtr_value == 8'hCD
    & shouldShiftVec_dup_0_1 & do_redirect_dup_next_valid_last_REG;
  wire             _ghv_wens_205_T_3 =
    do_redirect_dup_next_bits_r_cfiUpdate_histPtr_value == 8'hCD & shouldShiftVec_dup_0_0
    & do_redirect_dup_next_valid_last_REG
    | do_redirect_dup_next_bits_r_cfiUpdate_histPtr_value == 8'hCE
    & shouldShiftVec_dup_0_1 & do_redirect_dup_next_valid_last_REG;
  wire             _ghv_wens_206_T_3 =
    do_redirect_dup_next_bits_r_cfiUpdate_histPtr_value == 8'hCE & shouldShiftVec_dup_0_0
    & do_redirect_dup_next_valid_last_REG
    | do_redirect_dup_next_bits_r_cfiUpdate_histPtr_value == 8'hCF
    & shouldShiftVec_dup_0_1 & do_redirect_dup_next_valid_last_REG;
  wire             _ghv_wens_207_T_3 =
    do_redirect_dup_next_bits_r_cfiUpdate_histPtr_value == 8'hCF & shouldShiftVec_dup_0_0
    & do_redirect_dup_next_valid_last_REG
    | do_redirect_dup_next_bits_r_cfiUpdate_histPtr_value == 8'hD0
    & shouldShiftVec_dup_0_1 & do_redirect_dup_next_valid_last_REG;
  wire             _ghv_wens_208_T_3 =
    do_redirect_dup_next_bits_r_cfiUpdate_histPtr_value == 8'hD0 & shouldShiftVec_dup_0_0
    & do_redirect_dup_next_valid_last_REG
    | do_redirect_dup_next_bits_r_cfiUpdate_histPtr_value == 8'hD1
    & shouldShiftVec_dup_0_1 & do_redirect_dup_next_valid_last_REG;
  wire             _ghv_wens_209_T_3 =
    do_redirect_dup_next_bits_r_cfiUpdate_histPtr_value == 8'hD1 & shouldShiftVec_dup_0_0
    & do_redirect_dup_next_valid_last_REG
    | do_redirect_dup_next_bits_r_cfiUpdate_histPtr_value == 8'hD2
    & shouldShiftVec_dup_0_1 & do_redirect_dup_next_valid_last_REG;
  wire             _ghv_wens_210_T_3 =
    do_redirect_dup_next_bits_r_cfiUpdate_histPtr_value == 8'hD2 & shouldShiftVec_dup_0_0
    & do_redirect_dup_next_valid_last_REG
    | do_redirect_dup_next_bits_r_cfiUpdate_histPtr_value == 8'hD3
    & shouldShiftVec_dup_0_1 & do_redirect_dup_next_valid_last_REG;
  wire             _ghv_wens_211_T_3 =
    do_redirect_dup_next_bits_r_cfiUpdate_histPtr_value == 8'hD3 & shouldShiftVec_dup_0_0
    & do_redirect_dup_next_valid_last_REG
    | do_redirect_dup_next_bits_r_cfiUpdate_histPtr_value == 8'hD4
    & shouldShiftVec_dup_0_1 & do_redirect_dup_next_valid_last_REG;
  wire             _ghv_wens_212_T_3 =
    do_redirect_dup_next_bits_r_cfiUpdate_histPtr_value == 8'hD4 & shouldShiftVec_dup_0_0
    & do_redirect_dup_next_valid_last_REG
    | do_redirect_dup_next_bits_r_cfiUpdate_histPtr_value == 8'hD5
    & shouldShiftVec_dup_0_1 & do_redirect_dup_next_valid_last_REG;
  wire             _ghv_wens_213_T_3 =
    do_redirect_dup_next_bits_r_cfiUpdate_histPtr_value == 8'hD5 & shouldShiftVec_dup_0_0
    & do_redirect_dup_next_valid_last_REG
    | do_redirect_dup_next_bits_r_cfiUpdate_histPtr_value == 8'hD6
    & shouldShiftVec_dup_0_1 & do_redirect_dup_next_valid_last_REG;
  wire             _ghv_wens_214_T_3 =
    do_redirect_dup_next_bits_r_cfiUpdate_histPtr_value == 8'hD6 & shouldShiftVec_dup_0_0
    & do_redirect_dup_next_valid_last_REG
    | do_redirect_dup_next_bits_r_cfiUpdate_histPtr_value == 8'hD7
    & shouldShiftVec_dup_0_1 & do_redirect_dup_next_valid_last_REG;
  wire             _ghv_wens_215_T_3 =
    do_redirect_dup_next_bits_r_cfiUpdate_histPtr_value == 8'hD7 & shouldShiftVec_dup_0_0
    & do_redirect_dup_next_valid_last_REG
    | do_redirect_dup_next_bits_r_cfiUpdate_histPtr_value == 8'hD8
    & shouldShiftVec_dup_0_1 & do_redirect_dup_next_valid_last_REG;
  wire             _ghv_wens_216_T_3 =
    do_redirect_dup_next_bits_r_cfiUpdate_histPtr_value == 8'hD8 & shouldShiftVec_dup_0_0
    & do_redirect_dup_next_valid_last_REG
    | do_redirect_dup_next_bits_r_cfiUpdate_histPtr_value == 8'hD9
    & shouldShiftVec_dup_0_1 & do_redirect_dup_next_valid_last_REG;
  wire             _ghv_wens_217_T_3 =
    do_redirect_dup_next_bits_r_cfiUpdate_histPtr_value == 8'hD9 & shouldShiftVec_dup_0_0
    & do_redirect_dup_next_valid_last_REG
    | do_redirect_dup_next_bits_r_cfiUpdate_histPtr_value == 8'hDA
    & shouldShiftVec_dup_0_1 & do_redirect_dup_next_valid_last_REG;
  wire             _ghv_wens_218_T_3 =
    do_redirect_dup_next_bits_r_cfiUpdate_histPtr_value == 8'hDA & shouldShiftVec_dup_0_0
    & do_redirect_dup_next_valid_last_REG
    | do_redirect_dup_next_bits_r_cfiUpdate_histPtr_value == 8'hDB
    & shouldShiftVec_dup_0_1 & do_redirect_dup_next_valid_last_REG;
  wire             _ghv_wens_219_T_3 =
    do_redirect_dup_next_bits_r_cfiUpdate_histPtr_value == 8'hDB & shouldShiftVec_dup_0_0
    & do_redirect_dup_next_valid_last_REG
    | do_redirect_dup_next_bits_r_cfiUpdate_histPtr_value == 8'hDC
    & shouldShiftVec_dup_0_1 & do_redirect_dup_next_valid_last_REG;
  wire             _ghv_wens_220_T_3 =
    do_redirect_dup_next_bits_r_cfiUpdate_histPtr_value == 8'hDC & shouldShiftVec_dup_0_0
    & do_redirect_dup_next_valid_last_REG
    | do_redirect_dup_next_bits_r_cfiUpdate_histPtr_value == 8'hDD
    & shouldShiftVec_dup_0_1 & do_redirect_dup_next_valid_last_REG;
  wire             _ghv_wens_221_T_3 =
    do_redirect_dup_next_bits_r_cfiUpdate_histPtr_value == 8'hDD & shouldShiftVec_dup_0_0
    & do_redirect_dup_next_valid_last_REG
    | do_redirect_dup_next_bits_r_cfiUpdate_histPtr_value == 8'hDE
    & shouldShiftVec_dup_0_1 & do_redirect_dup_next_valid_last_REG;
  wire             _ghv_wens_222_T_3 =
    do_redirect_dup_next_bits_r_cfiUpdate_histPtr_value == 8'hDE & shouldShiftVec_dup_0_0
    & do_redirect_dup_next_valid_last_REG
    | do_redirect_dup_next_bits_r_cfiUpdate_histPtr_value == 8'hDF
    & shouldShiftVec_dup_0_1 & do_redirect_dup_next_valid_last_REG;
  wire             _ghv_wens_223_T_3 =
    do_redirect_dup_next_bits_r_cfiUpdate_histPtr_value == 8'hDF & shouldShiftVec_dup_0_0
    & do_redirect_dup_next_valid_last_REG
    | do_redirect_dup_next_bits_r_cfiUpdate_histPtr_value == 8'hE0
    & shouldShiftVec_dup_0_1 & do_redirect_dup_next_valid_last_REG;
  wire             _ghv_wens_224_T_3 =
    do_redirect_dup_next_bits_r_cfiUpdate_histPtr_value == 8'hE0 & shouldShiftVec_dup_0_0
    & do_redirect_dup_next_valid_last_REG
    | do_redirect_dup_next_bits_r_cfiUpdate_histPtr_value == 8'hE1
    & shouldShiftVec_dup_0_1 & do_redirect_dup_next_valid_last_REG;
  wire             _ghv_wens_225_T_3 =
    do_redirect_dup_next_bits_r_cfiUpdate_histPtr_value == 8'hE1 & shouldShiftVec_dup_0_0
    & do_redirect_dup_next_valid_last_REG
    | do_redirect_dup_next_bits_r_cfiUpdate_histPtr_value == 8'hE2
    & shouldShiftVec_dup_0_1 & do_redirect_dup_next_valid_last_REG;
  wire             _ghv_wens_226_T_3 =
    do_redirect_dup_next_bits_r_cfiUpdate_histPtr_value == 8'hE2 & shouldShiftVec_dup_0_0
    & do_redirect_dup_next_valid_last_REG
    | do_redirect_dup_next_bits_r_cfiUpdate_histPtr_value == 8'hE3
    & shouldShiftVec_dup_0_1 & do_redirect_dup_next_valid_last_REG;
  wire             _ghv_wens_227_T_3 =
    do_redirect_dup_next_bits_r_cfiUpdate_histPtr_value == 8'hE3 & shouldShiftVec_dup_0_0
    & do_redirect_dup_next_valid_last_REG
    | do_redirect_dup_next_bits_r_cfiUpdate_histPtr_value == 8'hE4
    & shouldShiftVec_dup_0_1 & do_redirect_dup_next_valid_last_REG;
  wire             _ghv_wens_228_T_3 =
    do_redirect_dup_next_bits_r_cfiUpdate_histPtr_value == 8'hE4 & shouldShiftVec_dup_0_0
    & do_redirect_dup_next_valid_last_REG
    | do_redirect_dup_next_bits_r_cfiUpdate_histPtr_value == 8'hE5
    & shouldShiftVec_dup_0_1 & do_redirect_dup_next_valid_last_REG;
  wire             _ghv_wens_229_T_3 =
    do_redirect_dup_next_bits_r_cfiUpdate_histPtr_value == 8'hE5 & shouldShiftVec_dup_0_0
    & do_redirect_dup_next_valid_last_REG
    | do_redirect_dup_next_bits_r_cfiUpdate_histPtr_value == 8'hE6
    & shouldShiftVec_dup_0_1 & do_redirect_dup_next_valid_last_REG;
  wire             _ghv_wens_230_T_3 =
    do_redirect_dup_next_bits_r_cfiUpdate_histPtr_value == 8'hE6 & shouldShiftVec_dup_0_0
    & do_redirect_dup_next_valid_last_REG
    | do_redirect_dup_next_bits_r_cfiUpdate_histPtr_value == 8'hE7
    & shouldShiftVec_dup_0_1 & do_redirect_dup_next_valid_last_REG;
  wire             _ghv_wens_231_T_3 =
    do_redirect_dup_next_bits_r_cfiUpdate_histPtr_value == 8'hE7 & shouldShiftVec_dup_0_0
    & do_redirect_dup_next_valid_last_REG
    | do_redirect_dup_next_bits_r_cfiUpdate_histPtr_value == 8'hE8
    & shouldShiftVec_dup_0_1 & do_redirect_dup_next_valid_last_REG;
  wire             _ghv_wens_232_T_3 =
    do_redirect_dup_next_bits_r_cfiUpdate_histPtr_value == 8'hE8 & shouldShiftVec_dup_0_0
    & do_redirect_dup_next_valid_last_REG
    | do_redirect_dup_next_bits_r_cfiUpdate_histPtr_value == 8'hE9
    & shouldShiftVec_dup_0_1 & do_redirect_dup_next_valid_last_REG;
  wire             _ghv_wens_233_T_3 =
    do_redirect_dup_next_bits_r_cfiUpdate_histPtr_value == 8'hE9 & shouldShiftVec_dup_0_0
    & do_redirect_dup_next_valid_last_REG
    | do_redirect_dup_next_bits_r_cfiUpdate_histPtr_value == 8'hEA
    & shouldShiftVec_dup_0_1 & do_redirect_dup_next_valid_last_REG;
  wire             _ghv_wens_234_T_3 =
    do_redirect_dup_next_bits_r_cfiUpdate_histPtr_value == 8'hEA & shouldShiftVec_dup_0_0
    & do_redirect_dup_next_valid_last_REG
    | do_redirect_dup_next_bits_r_cfiUpdate_histPtr_value == 8'hEB
    & shouldShiftVec_dup_0_1 & do_redirect_dup_next_valid_last_REG;
  wire             _ghv_wens_235_T_3 =
    do_redirect_dup_next_bits_r_cfiUpdate_histPtr_value == 8'hEB & shouldShiftVec_dup_0_0
    & do_redirect_dup_next_valid_last_REG
    | do_redirect_dup_next_bits_r_cfiUpdate_histPtr_value == 8'hEC
    & shouldShiftVec_dup_0_1 & do_redirect_dup_next_valid_last_REG;
  wire             _ghv_wens_236_T_3 =
    do_redirect_dup_next_bits_r_cfiUpdate_histPtr_value == 8'hEC & shouldShiftVec_dup_0_0
    & do_redirect_dup_next_valid_last_REG
    | do_redirect_dup_next_bits_r_cfiUpdate_histPtr_value == 8'hED
    & shouldShiftVec_dup_0_1 & do_redirect_dup_next_valid_last_REG;
  wire             _ghv_wens_237_T_3 =
    do_redirect_dup_next_bits_r_cfiUpdate_histPtr_value == 8'hED & shouldShiftVec_dup_0_0
    & do_redirect_dup_next_valid_last_REG
    | do_redirect_dup_next_bits_r_cfiUpdate_histPtr_value == 8'hEE
    & shouldShiftVec_dup_0_1 & do_redirect_dup_next_valid_last_REG;
  wire             _ghv_wens_238_T_3 =
    do_redirect_dup_next_bits_r_cfiUpdate_histPtr_value == 8'hEE & shouldShiftVec_dup_0_0
    & do_redirect_dup_next_valid_last_REG
    | do_redirect_dup_next_bits_r_cfiUpdate_histPtr_value == 8'hEF
    & shouldShiftVec_dup_0_1 & do_redirect_dup_next_valid_last_REG;
  wire             _ghv_wens_239_T_3 =
    do_redirect_dup_next_bits_r_cfiUpdate_histPtr_value == 8'hEF & shouldShiftVec_dup_0_0
    & do_redirect_dup_next_valid_last_REG
    | do_redirect_dup_next_bits_r_cfiUpdate_histPtr_value == 8'hF0
    & shouldShiftVec_dup_0_1 & do_redirect_dup_next_valid_last_REG;
  wire             _ghv_wens_240_T_3 =
    do_redirect_dup_next_bits_r_cfiUpdate_histPtr_value == 8'hF0 & shouldShiftVec_dup_0_0
    & do_redirect_dup_next_valid_last_REG
    | do_redirect_dup_next_bits_r_cfiUpdate_histPtr_value == 8'hF1
    & shouldShiftVec_dup_0_1 & do_redirect_dup_next_valid_last_REG;
  wire             _ghv_wens_241_T_3 =
    do_redirect_dup_next_bits_r_cfiUpdate_histPtr_value == 8'hF1 & shouldShiftVec_dup_0_0
    & do_redirect_dup_next_valid_last_REG
    | do_redirect_dup_next_bits_r_cfiUpdate_histPtr_value == 8'hF2
    & shouldShiftVec_dup_0_1 & do_redirect_dup_next_valid_last_REG;
  wire             _ghv_wens_242_T_3 =
    do_redirect_dup_next_bits_r_cfiUpdate_histPtr_value == 8'hF2 & shouldShiftVec_dup_0_0
    & do_redirect_dup_next_valid_last_REG
    | do_redirect_dup_next_bits_r_cfiUpdate_histPtr_value == 8'hF3
    & shouldShiftVec_dup_0_1 & do_redirect_dup_next_valid_last_REG;
  wire             _ghv_wens_243_T_3 =
    do_redirect_dup_next_bits_r_cfiUpdate_histPtr_value == 8'hF3 & shouldShiftVec_dup_0_0
    & do_redirect_dup_next_valid_last_REG
    | do_redirect_dup_next_bits_r_cfiUpdate_histPtr_value == 8'hF4
    & shouldShiftVec_dup_0_1 & do_redirect_dup_next_valid_last_REG;
  wire             _ghv_wens_244_T_3 =
    do_redirect_dup_next_bits_r_cfiUpdate_histPtr_value == 8'hF4 & shouldShiftVec_dup_0_0
    & do_redirect_dup_next_valid_last_REG
    | do_redirect_dup_next_bits_r_cfiUpdate_histPtr_value == 8'hF5
    & shouldShiftVec_dup_0_1 & do_redirect_dup_next_valid_last_REG;
  wire             _ghv_wens_245_T_3 =
    do_redirect_dup_next_bits_r_cfiUpdate_histPtr_value == 8'hF5 & shouldShiftVec_dup_0_0
    & do_redirect_dup_next_valid_last_REG
    | do_redirect_dup_next_bits_r_cfiUpdate_histPtr_value == 8'hF6
    & shouldShiftVec_dup_0_1 & do_redirect_dup_next_valid_last_REG;
  wire             _ghv_wens_246_T_3 =
    do_redirect_dup_next_bits_r_cfiUpdate_histPtr_value == 8'hF6 & shouldShiftVec_dup_0_0
    & do_redirect_dup_next_valid_last_REG
    | do_redirect_dup_next_bits_r_cfiUpdate_histPtr_value == 8'hF7
    & shouldShiftVec_dup_0_1 & do_redirect_dup_next_valid_last_REG;
  wire             _ghv_wens_247_T_3 =
    do_redirect_dup_next_bits_r_cfiUpdate_histPtr_value == 8'hF7 & shouldShiftVec_dup_0_0
    & do_redirect_dup_next_valid_last_REG
    | do_redirect_dup_next_bits_r_cfiUpdate_histPtr_value == 8'hF8
    & shouldShiftVec_dup_0_1 & do_redirect_dup_next_valid_last_REG;
  wire             _ghv_wens_248_T_3 =
    do_redirect_dup_next_bits_r_cfiUpdate_histPtr_value == 8'hF8 & shouldShiftVec_dup_0_0
    & do_redirect_dup_next_valid_last_REG
    | do_redirect_dup_next_bits_r_cfiUpdate_histPtr_value == 8'hF9
    & shouldShiftVec_dup_0_1 & do_redirect_dup_next_valid_last_REG;
  wire             _ghv_wens_249_T_3 =
    do_redirect_dup_next_bits_r_cfiUpdate_histPtr_value == 8'hF9 & shouldShiftVec_dup_0_0
    & do_redirect_dup_next_valid_last_REG
    | do_redirect_dup_next_bits_r_cfiUpdate_histPtr_value == 8'hFA
    & shouldShiftVec_dup_0_1 & do_redirect_dup_next_valid_last_REG;
  wire             _ghv_wens_250_T_3 =
    do_redirect_dup_next_bits_r_cfiUpdate_histPtr_value == 8'hFA & shouldShiftVec_dup_0_0
    & do_redirect_dup_next_valid_last_REG
    | do_redirect_dup_next_bits_r_cfiUpdate_histPtr_value == 8'hFB
    & shouldShiftVec_dup_0_1 & do_redirect_dup_next_valid_last_REG;
  wire             _ghv_wens_251_T_3 =
    do_redirect_dup_next_bits_r_cfiUpdate_histPtr_value == 8'hFB & shouldShiftVec_dup_0_0
    & do_redirect_dup_next_valid_last_REG
    | do_redirect_dup_next_bits_r_cfiUpdate_histPtr_value == 8'hFC
    & shouldShiftVec_dup_0_1 & do_redirect_dup_next_valid_last_REG;
  wire             _ghv_wens_252_T_3 =
    do_redirect_dup_next_bits_r_cfiUpdate_histPtr_value == 8'hFC & shouldShiftVec_dup_0_0
    & do_redirect_dup_next_valid_last_REG
    | do_redirect_dup_next_bits_r_cfiUpdate_histPtr_value == 8'hFD
    & shouldShiftVec_dup_0_1 & do_redirect_dup_next_valid_last_REG;
  wire             _ghv_wens_253_T_3 =
    do_redirect_dup_next_bits_r_cfiUpdate_histPtr_value == 8'hFD & shouldShiftVec_dup_0_0
    & do_redirect_dup_next_valid_last_REG
    | do_redirect_dup_next_bits_r_cfiUpdate_histPtr_value == 8'hFE
    & shouldShiftVec_dup_0_1 & do_redirect_dup_next_valid_last_REG;
  wire             _ghv_wens_254_T_3 =
    do_redirect_dup_next_bits_r_cfiUpdate_histPtr_value == 8'hFE & shouldShiftVec_dup_0_0
    & do_redirect_dup_next_valid_last_REG
    | (&do_redirect_dup_next_bits_r_cfiUpdate_histPtr_value) & shouldShiftVec_dup_0_1
    & do_redirect_dup_next_valid_last_REG;
  wire             _ghv_wens_255_T_3 =
    (&do_redirect_dup_next_bits_r_cfiUpdate_histPtr_value) & shouldShiftVec_dup_0_0
    & do_redirect_dup_next_valid_last_REG
    | ~(|do_redirect_dup_next_bits_r_cfiUpdate_histPtr_value) & shouldShiftVec_dup_0_1
    & do_redirect_dup_next_valid_last_REG;
  wire [3:0][10:0] _GEN_30 =
    {{updated_fh_dup_res_hist_17_fh_9_folded_hist},
     {{_GEN_3[8'(do_redirect_dup_next_bits_r_cfiUpdate_histPtr_value + 8'h1F)]
         ^ updated_fh_dup_res_hist_17_fh_9_folded_hist[8],
       updated_fh_dup_res_hist_17_fh_9_folded_hist[7:0],
       updated_fh_dup_res_hist_17_fh_9_folded_hist[10],
       _updated_ghist_1_T
         ^ _GEN_3[8'(do_redirect_dup_next_bits_r_cfiUpdate_histPtr_value + 8'h20)]
         ^ updated_fh_dup_res_hist_17_fh_9_folded_hist[9]}},
     {{_GEN_3[8'(do_redirect_dup_next_bits_r_cfiUpdate_histPtr_value + 8'h20)]
         ^ updated_fh_dup_res_hist_17_fh_9_folded_hist[9],
       updated_fh_dup_res_hist_17_fh_9_folded_hist[8:0],
       _updated_ghist_1_T ^ updated_fh_dup_res_hist_17_fh_9_folded_hist[10]}},
     {updated_fh_dup_res_hist_17_fh_9_folded_hist}};
  wire [3:0][10:0] _GEN_31 =
    {{updated_fh_dup_res_hist_16_fh_9_folded_hist},
     {{_GEN_3[8'(do_redirect_dup_next_bits_r_cfiUpdate_histPtr_value + 8'h77)]
         ^ updated_fh_dup_res_hist_16_fh_9_folded_hist[8],
       _GEN_3[8'(do_redirect_dup_next_bits_r_cfiUpdate_histPtr_value + 8'h76)]
         ^ updated_fh_dup_res_hist_16_fh_9_folded_hist[7],
       updated_fh_dup_res_hist_16_fh_9_folded_hist[6:0],
       updated_fh_dup_res_hist_16_fh_9_folded_hist[10],
       _updated_ghist_1_T ^ updated_fh_dup_res_hist_16_fh_9_folded_hist[9]}},
     {{updated_fh_dup_res_hist_16_fh_9_folded_hist[9],
       _GEN_3[8'(do_redirect_dup_next_bits_r_cfiUpdate_histPtr_value + 8'h77)]
         ^ updated_fh_dup_res_hist_16_fh_9_folded_hist[8],
       updated_fh_dup_res_hist_16_fh_9_folded_hist[7:0],
       _updated_ghist_1_T ^ updated_fh_dup_res_hist_16_fh_9_folded_hist[10]}},
     {updated_fh_dup_res_hist_16_fh_9_folded_hist}};
  wire [3:0][6:0]  _GEN_32 =
    {{updated_fh_dup_res_hist_15_fh_3_folded_hist},
     {{_GEN_3[8'(do_redirect_dup_next_bits_r_cfiUpdate_histPtr_value + 8'hC)]
         ^ _GEN_26[4],
       _GEN_26[3:0],
       _oldFh_dup_3_hist_15_folded_hist_T_29[6],
       _updated_ghist_1_T
         ^ _GEN_3[8'(do_redirect_dup_next_bits_r_cfiUpdate_histPtr_value + 8'hD)]
         ^ _GEN_26[5]}},
     {{_GEN_3[8'(do_redirect_dup_next_bits_r_cfiUpdate_histPtr_value + 8'hD)]
         ^ _GEN_26[5],
       _GEN_26[4:0],
       _updated_ghist_1_T ^ _oldFh_dup_3_hist_15_folded_hist_T_29[6]}},
     {updated_fh_dup_res_hist_15_fh_3_folded_hist}};
  wire [3:0][7:0]  _GEN_33 =
    {{updated_fh_dup_res_hist_14_fh_3_folded_hist},
     {{_oldFh_dup_3_hist_14_folded_hist_T_26[5:0], 1'h0, _updated_ghist_1_T}},
     {{_oldFh_dup_3_hist_14_folded_hist_T_26[6:0], _updated_ghist_1_T}},
     {updated_fh_dup_res_hist_14_fh_3_folded_hist}};
  wire [3:0][8:0]  _GEN_34 =
    {{updated_fh_dup_res_hist_13_fh_3_folded_hist},
     {{_oldFh_dup_3_hist_13_folded_hist_T_29[6:4],
       _GEN_3[8'(do_redirect_dup_next_bits_r_cfiUpdate_histPtr_value + 8'hD)]
         ^ _GEN_25[3],
       _GEN_3[8'(do_redirect_dup_next_bits_r_cfiUpdate_histPtr_value + 8'hC)]
         ^ _GEN_25[2],
       _GEN_25[1:0],
       _oldFh_dup_3_hist_13_folded_hist_T_29[8],
       _updated_ghist_1_T ^ _oldFh_dup_3_hist_13_folded_hist_T_29[7]}},
     {{_oldFh_dup_3_hist_13_folded_hist_T_29[7:4],
       _GEN_3[8'(do_redirect_dup_next_bits_r_cfiUpdate_histPtr_value + 8'hD)]
         ^ _GEN_25[3],
       _GEN_25[2:0],
       _updated_ghist_1_T ^ _oldFh_dup_3_hist_13_folded_hist_T_29[8]}},
     {updated_fh_dup_res_hist_13_fh_3_folded_hist}};
  wire [3:0][3:0]  _GEN_35 =
    {{updated_fh_dup_res_hist_12_fh_3_folded_hist},
     {{_oldFh_dup_3_hist_12_folded_hist_T_26[1:0], 1'h0, _updated_ghist_1_T}},
     {{_oldFh_dup_3_hist_12_folded_hist_T_26[2:0], _updated_ghist_1_T}},
     {updated_fh_dup_res_hist_12_fh_3_folded_hist}};
  wire [3:0][7:0]  _GEN_36 =
    {{updated_fh_dup_res_hist_11_fh_3_folded_hist},
     {{_oldFh_dup_3_hist_11_folded_hist_T_29[5:2],
       _GEN_3[8'(do_redirect_dup_next_bits_r_cfiUpdate_histPtr_value + 8'hA)]
         ^ _GEN_24[1],
       _GEN_3[8'(do_redirect_dup_next_bits_r_cfiUpdate_histPtr_value + 8'h9)]
         ^ _GEN_24[0],
       _oldFh_dup_3_hist_11_folded_hist_T_29[7],
       _updated_ghist_1_T ^ _oldFh_dup_3_hist_11_folded_hist_T_29[6]}},
     {{_oldFh_dup_3_hist_11_folded_hist_T_29[6:2],
       _GEN_3[8'(do_redirect_dup_next_bits_r_cfiUpdate_histPtr_value + 8'hA)]
         ^ _GEN_24[1],
       _GEN_24[0],
       _updated_ghist_1_T ^ _oldFh_dup_3_hist_11_folded_hist_T_29[7]}},
     {updated_fh_dup_res_hist_11_fh_3_folded_hist}};
  wire [3:0][8:0]  _GEN_37 =
    {{updated_fh_dup_res_hist_10_fh_9_folded_hist},
     {{updated_fh_dup_res_hist_10_fh_9_folded_hist[6:5],
       _GEN_3[8'(do_redirect_dup_next_bits_r_cfiUpdate_histPtr_value + 8'h20)]
         ^ updated_fh_dup_res_hist_10_fh_9_folded_hist[4],
       _GEN_3[8'(do_redirect_dup_next_bits_r_cfiUpdate_histPtr_value + 8'h1F)]
         ^ updated_fh_dup_res_hist_10_fh_9_folded_hist[3],
       updated_fh_dup_res_hist_10_fh_9_folded_hist[2:0],
       updated_fh_dup_res_hist_10_fh_9_folded_hist[8],
       _updated_ghist_1_T ^ updated_fh_dup_res_hist_10_fh_9_folded_hist[7]}},
     {{updated_fh_dup_res_hist_10_fh_9_folded_hist[7:5],
       _GEN_3[8'(do_redirect_dup_next_bits_r_cfiUpdate_histPtr_value + 8'h20)]
         ^ updated_fh_dup_res_hist_10_fh_9_folded_hist[4],
       updated_fh_dup_res_hist_10_fh_9_folded_hist[3:0],
       _updated_ghist_1_T ^ updated_fh_dup_res_hist_10_fh_9_folded_hist[8]}},
     {updated_fh_dup_res_hist_10_fh_9_folded_hist}};
  wire [3:0][6:0]  _GEN_38 =
    {{updated_fh_dup_res_hist_9_fh_9_folded_hist},
     {{updated_fh_dup_res_hist_9_fh_9_folded_hist[4],
       _GEN_3[8'(do_redirect_dup_next_bits_r_cfiUpdate_histPtr_value + 8'h20)]
         ^ updated_fh_dup_res_hist_9_fh_9_folded_hist[3],
       _GEN_3[8'(do_redirect_dup_next_bits_r_cfiUpdate_histPtr_value + 8'h1F)]
         ^ updated_fh_dup_res_hist_9_fh_9_folded_hist[2],
       updated_fh_dup_res_hist_9_fh_9_folded_hist[1:0],
       updated_fh_dup_res_hist_9_fh_9_folded_hist[6],
       _updated_ghist_1_T ^ updated_fh_dup_res_hist_9_fh_9_folded_hist[5]}},
     {{updated_fh_dup_res_hist_9_fh_9_folded_hist[5:4],
       _GEN_3[8'(do_redirect_dup_next_bits_r_cfiUpdate_histPtr_value + 8'h20)]
         ^ updated_fh_dup_res_hist_9_fh_9_folded_hist[3],
       updated_fh_dup_res_hist_9_fh_9_folded_hist[2:0],
       _updated_ghist_1_T ^ updated_fh_dup_res_hist_9_fh_9_folded_hist[6]}},
     {updated_fh_dup_res_hist_9_fh_9_folded_hist}};
  wire [3:0][7:0]  _GEN_39 =
    {{updated_fh_dup_res_hist_8_fh_9_folded_hist},
     {{_GEN_3[8'(do_redirect_dup_next_bits_r_cfiUpdate_histPtr_value + 8'h76)]
         ^ updated_fh_dup_res_hist_8_fh_9_folded_hist[5],
       updated_fh_dup_res_hist_8_fh_9_folded_hist[4:0],
       updated_fh_dup_res_hist_8_fh_9_folded_hist[7],
       _updated_ghist_1_T
         ^ _GEN_3[8'(do_redirect_dup_next_bits_r_cfiUpdate_histPtr_value + 8'h77)]
         ^ updated_fh_dup_res_hist_8_fh_9_folded_hist[6]}},
     {{_GEN_3[8'(do_redirect_dup_next_bits_r_cfiUpdate_histPtr_value + 8'h77)]
         ^ updated_fh_dup_res_hist_8_fh_9_folded_hist[6],
       updated_fh_dup_res_hist_8_fh_9_folded_hist[5:0],
       _updated_ghist_1_T ^ updated_fh_dup_res_hist_8_fh_9_folded_hist[7]}},
     {updated_fh_dup_res_hist_8_fh_9_folded_hist}};
  wire [3:0][6:0]  _GEN_40 =
    {{updated_fh_dup_res_hist_7_fh_3_folded_hist},
     {{_oldFh_dup_3_hist_7_folded_hist_T_29[4:1],
       _GEN_3[8'(do_redirect_dup_next_bits_r_cfiUpdate_histPtr_value + 8'h8)]
         ^ updated_fh_dup_res_hist_7_new_folded_hist_xored_res_9_0,
       1'h0,
       _updated_ghist_1_T ^ _oldFh_dup_3_hist_7_folded_hist_T_29[5]}},
     {{_oldFh_dup_3_hist_7_folded_hist_T_29[5:1],
       _GEN_3[8'(do_redirect_dup_next_bits_r_cfiUpdate_histPtr_value + 8'h8)]
         ^ updated_fh_dup_res_hist_7_new_folded_hist_xored_res_9_0,
       _updated_ghist_1_T ^ _oldFh_dup_3_hist_7_folded_hist_T_29[6]}},
     {updated_fh_dup_res_hist_7_fh_3_folded_hist}};
  wire [3:0][8:0]  _GEN_41 =
    {{updated_fh_dup_res_hist_6_fh_3_folded_hist},
     {{_GEN_3[8'(do_redirect_dup_next_bits_r_cfiUpdate_histPtr_value + 8'h10)]
         ^ _GEN_23[6],
       _GEN_3[8'(do_redirect_dup_next_bits_r_cfiUpdate_histPtr_value + 8'hF)]
         ^ _GEN_23[5],
       _GEN_23[4:0],
       _oldFh_dup_3_hist_6_folded_hist_T_29[8],
       _updated_ghist_1_T ^ _oldFh_dup_3_hist_6_folded_hist_T_29[7]}},
     {{_oldFh_dup_3_hist_6_folded_hist_T_29[7],
       _GEN_3[8'(do_redirect_dup_next_bits_r_cfiUpdate_histPtr_value + 8'h10)]
         ^ _GEN_23[6],
       _GEN_23[5:0],
       _updated_ghist_1_T ^ _oldFh_dup_3_hist_6_folded_hist_T_29[8]}},
     {updated_fh_dup_res_hist_6_fh_3_folded_hist}};
  wire [3:0][6:0]  _GEN_42 =
    {{updated_fh_dup_res_hist_5_fh_9_folded_hist},
     {{updated_fh_dup_res_hist_5_fh_9_folded_hist[4:0],
       _GEN_3[8'(do_redirect_dup_next_bits_r_cfiUpdate_histPtr_value + 8'h77)]
         ^ updated_fh_dup_res_hist_5_fh_9_folded_hist[6],
       _updated_ghist_1_T
         ^ _GEN_3[8'(do_redirect_dup_next_bits_r_cfiUpdate_histPtr_value + 8'h76)]
         ^ updated_fh_dup_res_hist_5_fh_9_folded_hist[5]}},
     {{updated_fh_dup_res_hist_5_fh_9_folded_hist[5:0],
       _updated_ghist_1_T
         ^ _GEN_3[8'(do_redirect_dup_next_bits_r_cfiUpdate_histPtr_value + 8'h77)]
         ^ updated_fh_dup_res_hist_5_fh_9_folded_hist[6]}},
     {updated_fh_dup_res_hist_5_fh_9_folded_hist}};
  wire [3:0][7:0]  _GEN_43 =
    {{updated_fh_dup_res_hist_4_fh_3_folded_hist},
     {{_oldFh_dup_3_hist_4_folded_hist_T_29[5],
       _GEN_3[8'(do_redirect_dup_next_bits_r_cfiUpdate_histPtr_value + 8'hD)]
         ^ _GEN_22[4],
       _GEN_3[8'(do_redirect_dup_next_bits_r_cfiUpdate_histPtr_value + 8'hC)]
         ^ _GEN_22[3],
       _GEN_22[2:0],
       _oldFh_dup_3_hist_4_folded_hist_T_29[7],
       _updated_ghist_1_T ^ _oldFh_dup_3_hist_4_folded_hist_T_29[6]}},
     {{_oldFh_dup_3_hist_4_folded_hist_T_29[6:5],
       _GEN_3[8'(do_redirect_dup_next_bits_r_cfiUpdate_histPtr_value + 8'hD)]
         ^ _GEN_22[4],
       _GEN_22[3:0],
       _updated_ghist_1_T ^ _oldFh_dup_3_hist_4_folded_hist_T_29[7]}},
     {updated_fh_dup_res_hist_4_fh_3_folded_hist}};
  wire [3:0][7:0]  _GEN_44 =
    {{updated_fh_dup_res_hist_3_fh_9_folded_hist},
     {{updated_fh_dup_res_hist_3_fh_9_folded_hist[5:0],
       _GEN_3[8'(do_redirect_dup_next_bits_r_cfiUpdate_histPtr_value + 8'h20)]
         ^ updated_fh_dup_res_hist_3_fh_9_folded_hist[7],
       _updated_ghist_1_T
         ^ _GEN_3[8'(do_redirect_dup_next_bits_r_cfiUpdate_histPtr_value + 8'h1F)]
         ^ updated_fh_dup_res_hist_3_fh_9_folded_hist[6]}},
     {{updated_fh_dup_res_hist_3_fh_9_folded_hist[6:0],
       _updated_ghist_1_T
         ^ _GEN_3[8'(do_redirect_dup_next_bits_r_cfiUpdate_histPtr_value + 8'h20)]
         ^ updated_fh_dup_res_hist_3_fh_9_folded_hist[7]}},
     {updated_fh_dup_res_hist_3_fh_9_folded_hist}};
  wire [3:0][7:0]  _GEN_45 =
    {{updated_fh_dup_res_hist_2_fh_9_folded_hist},
     {{updated_fh_dup_res_hist_2_fh_9_folded_hist[5:0],
       _GEN_3[8'(do_redirect_dup_next_bits_r_cfiUpdate_histPtr_value + 8'h10)]
         ^ updated_fh_dup_res_hist_2_fh_9_folded_hist[7],
       _updated_ghist_1_T
         ^ _GEN_3[8'(do_redirect_dup_next_bits_r_cfiUpdate_histPtr_value + 8'hF)]
         ^ updated_fh_dup_res_hist_2_fh_9_folded_hist[6]}},
     {{updated_fh_dup_res_hist_2_fh_9_folded_hist[6:0],
       _updated_ghist_1_T
         ^ _GEN_3[8'(do_redirect_dup_next_bits_r_cfiUpdate_histPtr_value + 8'h10)]
         ^ updated_fh_dup_res_hist_2_fh_9_folded_hist[7]}},
     {updated_fh_dup_res_hist_2_fh_9_folded_hist}};
  wire [3:0][10:0] _GEN_46 =
    {{updated_fh_dup_res_hist_1_fh_3_folded_hist},
     {{_oldFh_dup_3_hist_1_folded_hist_T_29[8:2],
       _GEN_3[8'(do_redirect_dup_next_bits_r_cfiUpdate_histPtr_value + 8'hD)]
         ^ _GEN_21[1],
       _GEN_3[8'(do_redirect_dup_next_bits_r_cfiUpdate_histPtr_value + 8'hC)]
         ^ _GEN_21[0],
       _oldFh_dup_3_hist_1_folded_hist_T_29[10],
       _updated_ghist_1_T ^ _oldFh_dup_3_hist_1_folded_hist_T_29[9]}},
     {{_oldFh_dup_3_hist_1_folded_hist_T_29[9:2],
       _GEN_3[8'(do_redirect_dup_next_bits_r_cfiUpdate_histPtr_value + 8'hD)]
         ^ _GEN_21[1],
       _GEN_21[0],
       _updated_ghist_1_T ^ _oldFh_dup_3_hist_1_folded_hist_T_29[10]}},
     {updated_fh_dup_res_hist_1_fh_3_folded_hist}};
  wire [3:0][10:0] _GEN_47 =
    {{updated_fh_dup_res_hist_17_fh_9_folded_hist},
     {{_GEN_3[8'(do_redirect_dup_next_bits_r_cfiUpdate_histPtr_value + 8'h1F)]
         ^ updated_fh_dup_res_hist_17_fh_9_folded_hist[8],
       updated_fh_dup_res_hist_17_fh_9_folded_hist[7:0],
       updated_fh_dup_res_hist_17_fh_9_folded_hist[10],
       _updated_ghist_1_T
         ^ _GEN_3[8'(do_redirect_dup_next_bits_r_cfiUpdate_histPtr_value + 8'h20)]
         ^ updated_fh_dup_res_hist_17_fh_9_folded_hist[9]}},
     {{_GEN_3[8'(do_redirect_dup_next_bits_r_cfiUpdate_histPtr_value + 8'h20)]
         ^ updated_fh_dup_res_hist_17_fh_9_folded_hist[9],
       updated_fh_dup_res_hist_17_fh_9_folded_hist[8:0],
       _updated_ghist_1_T ^ updated_fh_dup_res_hist_17_fh_9_folded_hist[10]}},
     {updated_fh_dup_res_hist_17_fh_9_folded_hist}};
  wire [3:0][10:0] _GEN_48 =
    {{updated_fh_dup_res_hist_16_fh_9_folded_hist},
     {{_GEN_3[8'(do_redirect_dup_next_bits_r_cfiUpdate_histPtr_value + 8'h77)]
         ^ updated_fh_dup_res_hist_16_fh_9_folded_hist[8],
       _GEN_3[8'(do_redirect_dup_next_bits_r_cfiUpdate_histPtr_value + 8'h76)]
         ^ updated_fh_dup_res_hist_16_fh_9_folded_hist[7],
       updated_fh_dup_res_hist_16_fh_9_folded_hist[6:0],
       updated_fh_dup_res_hist_16_fh_9_folded_hist[10],
       _updated_ghist_1_T ^ updated_fh_dup_res_hist_16_fh_9_folded_hist[9]}},
     {{updated_fh_dup_res_hist_16_fh_9_folded_hist[9],
       _GEN_3[8'(do_redirect_dup_next_bits_r_cfiUpdate_histPtr_value + 8'h77)]
         ^ updated_fh_dup_res_hist_16_fh_9_folded_hist[8],
       updated_fh_dup_res_hist_16_fh_9_folded_hist[7:0],
       _updated_ghist_1_T ^ updated_fh_dup_res_hist_16_fh_9_folded_hist[10]}},
     {updated_fh_dup_res_hist_16_fh_9_folded_hist}};
  wire [3:0][6:0]  _GEN_49 =
    {{updated_fh_dup_res_hist_15_fh_9_folded_hist},
     {{_GEN_3[8'(do_redirect_dup_next_bits_r_cfiUpdate_histPtr_value + 8'hC)]
         ^ _GEN_26[4],
       _GEN_26[3:0],
       _oldFh_dup_3_hist_15_folded_hist_T_29[6],
       _updated_ghist_1_T
         ^ _GEN_3[8'(do_redirect_dup_next_bits_r_cfiUpdate_histPtr_value + 8'hD)]
         ^ _GEN_26[5]}},
     {{_GEN_3[8'(do_redirect_dup_next_bits_r_cfiUpdate_histPtr_value + 8'hD)]
         ^ _GEN_26[5],
       _GEN_26[4:0],
       _updated_ghist_1_T ^ _oldFh_dup_3_hist_15_folded_hist_T_29[6]}},
     {updated_fh_dup_res_hist_15_fh_9_folded_hist}};
  wire [3:0][7:0]  _GEN_50 =
    {{updated_fh_dup_res_hist_14_fh_9_folded_hist},
     {{_oldFh_dup_3_hist_14_folded_hist_T_26[5:0], 1'h0, _updated_ghist_1_T}},
     {{_oldFh_dup_3_hist_14_folded_hist_T_26[6:0], _updated_ghist_1_T}},
     {updated_fh_dup_res_hist_14_fh_9_folded_hist}};
  wire [3:0][8:0]  _GEN_51 =
    {{updated_fh_dup_res_hist_13_fh_9_folded_hist},
     {{_oldFh_dup_3_hist_13_folded_hist_T_29[6:4],
       _GEN_3[8'(do_redirect_dup_next_bits_r_cfiUpdate_histPtr_value + 8'hD)]
         ^ _GEN_25[3],
       _GEN_3[8'(do_redirect_dup_next_bits_r_cfiUpdate_histPtr_value + 8'hC)]
         ^ _GEN_25[2],
       _GEN_25[1:0],
       _oldFh_dup_3_hist_13_folded_hist_T_29[8],
       _updated_ghist_1_T ^ _oldFh_dup_3_hist_13_folded_hist_T_29[7]}},
     {{_oldFh_dup_3_hist_13_folded_hist_T_29[7:4],
       _GEN_3[8'(do_redirect_dup_next_bits_r_cfiUpdate_histPtr_value + 8'hD)]
         ^ _GEN_25[3],
       _GEN_25[2:0],
       _updated_ghist_1_T ^ _oldFh_dup_3_hist_13_folded_hist_T_29[8]}},
     {updated_fh_dup_res_hist_13_fh_9_folded_hist}};
  wire [3:0][3:0]  _GEN_52 =
    {{updated_fh_dup_res_hist_12_fh_9_folded_hist},
     {{_oldFh_dup_3_hist_12_folded_hist_T_26[1:0], 1'h0, _updated_ghist_1_T}},
     {{_oldFh_dup_3_hist_12_folded_hist_T_26[2:0], _updated_ghist_1_T}},
     {updated_fh_dup_res_hist_12_fh_9_folded_hist}};
  wire [3:0][7:0]  _GEN_53 =
    {{updated_fh_dup_res_hist_11_fh_9_folded_hist},
     {{_oldFh_dup_3_hist_11_folded_hist_T_29[5:2],
       _GEN_3[8'(do_redirect_dup_next_bits_r_cfiUpdate_histPtr_value + 8'hA)]
         ^ _GEN_24[1],
       _GEN_3[8'(do_redirect_dup_next_bits_r_cfiUpdate_histPtr_value + 8'h9)]
         ^ _GEN_24[0],
       _oldFh_dup_3_hist_11_folded_hist_T_29[7],
       _updated_ghist_1_T ^ _oldFh_dup_3_hist_11_folded_hist_T_29[6]}},
     {{_oldFh_dup_3_hist_11_folded_hist_T_29[6:2],
       _GEN_3[8'(do_redirect_dup_next_bits_r_cfiUpdate_histPtr_value + 8'hA)]
         ^ _GEN_24[1],
       _GEN_24[0],
       _updated_ghist_1_T ^ _oldFh_dup_3_hist_11_folded_hist_T_29[7]}},
     {updated_fh_dup_res_hist_11_fh_9_folded_hist}};
  wire [3:0][8:0]  _GEN_54 =
    {{updated_fh_dup_res_hist_10_fh_9_folded_hist},
     {{updated_fh_dup_res_hist_10_fh_9_folded_hist[6:5],
       _GEN_3[8'(do_redirect_dup_next_bits_r_cfiUpdate_histPtr_value + 8'h20)]
         ^ updated_fh_dup_res_hist_10_fh_9_folded_hist[4],
       _GEN_3[8'(do_redirect_dup_next_bits_r_cfiUpdate_histPtr_value + 8'h1F)]
         ^ updated_fh_dup_res_hist_10_fh_9_folded_hist[3],
       updated_fh_dup_res_hist_10_fh_9_folded_hist[2:0],
       updated_fh_dup_res_hist_10_fh_9_folded_hist[8],
       _updated_ghist_1_T ^ updated_fh_dup_res_hist_10_fh_9_folded_hist[7]}},
     {{updated_fh_dup_res_hist_10_fh_9_folded_hist[7:5],
       _GEN_3[8'(do_redirect_dup_next_bits_r_cfiUpdate_histPtr_value + 8'h20)]
         ^ updated_fh_dup_res_hist_10_fh_9_folded_hist[4],
       updated_fh_dup_res_hist_10_fh_9_folded_hist[3:0],
       _updated_ghist_1_T ^ updated_fh_dup_res_hist_10_fh_9_folded_hist[8]}},
     {updated_fh_dup_res_hist_10_fh_9_folded_hist}};
  wire [3:0][6:0]  _GEN_55 =
    {{updated_fh_dup_res_hist_9_fh_9_folded_hist},
     {{updated_fh_dup_res_hist_9_fh_9_folded_hist[4],
       _GEN_3[8'(do_redirect_dup_next_bits_r_cfiUpdate_histPtr_value + 8'h20)]
         ^ updated_fh_dup_res_hist_9_fh_9_folded_hist[3],
       _GEN_3[8'(do_redirect_dup_next_bits_r_cfiUpdate_histPtr_value + 8'h1F)]
         ^ updated_fh_dup_res_hist_9_fh_9_folded_hist[2],
       updated_fh_dup_res_hist_9_fh_9_folded_hist[1:0],
       updated_fh_dup_res_hist_9_fh_9_folded_hist[6],
       _updated_ghist_1_T ^ updated_fh_dup_res_hist_9_fh_9_folded_hist[5]}},
     {{updated_fh_dup_res_hist_9_fh_9_folded_hist[5:4],
       _GEN_3[8'(do_redirect_dup_next_bits_r_cfiUpdate_histPtr_value + 8'h20)]
         ^ updated_fh_dup_res_hist_9_fh_9_folded_hist[3],
       updated_fh_dup_res_hist_9_fh_9_folded_hist[2:0],
       _updated_ghist_1_T ^ updated_fh_dup_res_hist_9_fh_9_folded_hist[6]}},
     {updated_fh_dup_res_hist_9_fh_9_folded_hist}};
  wire [3:0][7:0]  _GEN_56 =
    {{updated_fh_dup_res_hist_8_fh_9_folded_hist},
     {{_GEN_3[8'(do_redirect_dup_next_bits_r_cfiUpdate_histPtr_value + 8'h76)]
         ^ updated_fh_dup_res_hist_8_fh_9_folded_hist[5],
       updated_fh_dup_res_hist_8_fh_9_folded_hist[4:0],
       updated_fh_dup_res_hist_8_fh_9_folded_hist[7],
       _updated_ghist_1_T
         ^ _GEN_3[8'(do_redirect_dup_next_bits_r_cfiUpdate_histPtr_value + 8'h77)]
         ^ updated_fh_dup_res_hist_8_fh_9_folded_hist[6]}},
     {{_GEN_3[8'(do_redirect_dup_next_bits_r_cfiUpdate_histPtr_value + 8'h77)]
         ^ updated_fh_dup_res_hist_8_fh_9_folded_hist[6],
       updated_fh_dup_res_hist_8_fh_9_folded_hist[5:0],
       _updated_ghist_1_T ^ updated_fh_dup_res_hist_8_fh_9_folded_hist[7]}},
     {updated_fh_dup_res_hist_8_fh_9_folded_hist}};
  wire [3:0][6:0]  _GEN_57 =
    {{updated_fh_dup_res_hist_7_fh_9_folded_hist},
     {{_oldFh_dup_3_hist_7_folded_hist_T_29[4:1],
       _GEN_3[8'(do_redirect_dup_next_bits_r_cfiUpdate_histPtr_value + 8'h8)]
         ^ updated_fh_dup_res_hist_7_new_folded_hist_xored_res_9_0,
       1'h0,
       _updated_ghist_1_T ^ _oldFh_dup_3_hist_7_folded_hist_T_29[5]}},
     {{_oldFh_dup_3_hist_7_folded_hist_T_29[5:1],
       _GEN_3[8'(do_redirect_dup_next_bits_r_cfiUpdate_histPtr_value + 8'h8)]
         ^ updated_fh_dup_res_hist_7_new_folded_hist_xored_res_9_0,
       _updated_ghist_1_T ^ _oldFh_dup_3_hist_7_folded_hist_T_29[6]}},
     {updated_fh_dup_res_hist_7_fh_9_folded_hist}};
  wire [3:0][8:0]  _GEN_58 =
    {{updated_fh_dup_res_hist_6_fh_9_folded_hist},
     {{_GEN_3[8'(do_redirect_dup_next_bits_r_cfiUpdate_histPtr_value + 8'h10)]
         ^ _GEN_23[6],
       _GEN_3[8'(do_redirect_dup_next_bits_r_cfiUpdate_histPtr_value + 8'hF)]
         ^ _GEN_23[5],
       _GEN_23[4:0],
       _oldFh_dup_3_hist_6_folded_hist_T_29[8],
       _updated_ghist_1_T ^ _oldFh_dup_3_hist_6_folded_hist_T_29[7]}},
     {{_oldFh_dup_3_hist_6_folded_hist_T_29[7],
       _GEN_3[8'(do_redirect_dup_next_bits_r_cfiUpdate_histPtr_value + 8'h10)]
         ^ _GEN_23[6],
       _GEN_23[5:0],
       _updated_ghist_1_T ^ _oldFh_dup_3_hist_6_folded_hist_T_29[8]}},
     {updated_fh_dup_res_hist_6_fh_9_folded_hist}};
  wire [3:0][6:0]  _GEN_59 =
    {{updated_fh_dup_res_hist_5_fh_9_folded_hist},
     {{updated_fh_dup_res_hist_5_fh_9_folded_hist[4:0],
       _GEN_3[8'(do_redirect_dup_next_bits_r_cfiUpdate_histPtr_value + 8'h77)]
         ^ updated_fh_dup_res_hist_5_fh_9_folded_hist[6],
       _updated_ghist_1_T
         ^ _GEN_3[8'(do_redirect_dup_next_bits_r_cfiUpdate_histPtr_value + 8'h76)]
         ^ updated_fh_dup_res_hist_5_fh_9_folded_hist[5]}},
     {{updated_fh_dup_res_hist_5_fh_9_folded_hist[5:0],
       _updated_ghist_1_T
         ^ _GEN_3[8'(do_redirect_dup_next_bits_r_cfiUpdate_histPtr_value + 8'h77)]
         ^ updated_fh_dup_res_hist_5_fh_9_folded_hist[6]}},
     {updated_fh_dup_res_hist_5_fh_9_folded_hist}};
  wire [3:0][7:0]  _GEN_60 =
    {{updated_fh_dup_res_hist_4_fh_9_folded_hist},
     {{_oldFh_dup_3_hist_4_folded_hist_T_29[5],
       _GEN_3[8'(do_redirect_dup_next_bits_r_cfiUpdate_histPtr_value + 8'hD)]
         ^ _GEN_22[4],
       _GEN_3[8'(do_redirect_dup_next_bits_r_cfiUpdate_histPtr_value + 8'hC)]
         ^ _GEN_22[3],
       _GEN_22[2:0],
       _oldFh_dup_3_hist_4_folded_hist_T_29[7],
       _updated_ghist_1_T ^ _oldFh_dup_3_hist_4_folded_hist_T_29[6]}},
     {{_oldFh_dup_3_hist_4_folded_hist_T_29[6:5],
       _GEN_3[8'(do_redirect_dup_next_bits_r_cfiUpdate_histPtr_value + 8'hD)]
         ^ _GEN_22[4],
       _GEN_22[3:0],
       _updated_ghist_1_T ^ _oldFh_dup_3_hist_4_folded_hist_T_29[7]}},
     {updated_fh_dup_res_hist_4_fh_9_folded_hist}};
  wire [3:0][7:0]  _GEN_61 =
    {{updated_fh_dup_res_hist_3_fh_9_folded_hist},
     {{updated_fh_dup_res_hist_3_fh_9_folded_hist[5:0],
       _GEN_3[8'(do_redirect_dup_next_bits_r_cfiUpdate_histPtr_value + 8'h20)]
         ^ updated_fh_dup_res_hist_3_fh_9_folded_hist[7],
       _updated_ghist_1_T
         ^ _GEN_3[8'(do_redirect_dup_next_bits_r_cfiUpdate_histPtr_value + 8'h1F)]
         ^ updated_fh_dup_res_hist_3_fh_9_folded_hist[6]}},
     {{updated_fh_dup_res_hist_3_fh_9_folded_hist[6:0],
       _updated_ghist_1_T
         ^ _GEN_3[8'(do_redirect_dup_next_bits_r_cfiUpdate_histPtr_value + 8'h20)]
         ^ updated_fh_dup_res_hist_3_fh_9_folded_hist[7]}},
     {updated_fh_dup_res_hist_3_fh_9_folded_hist}};
  wire [3:0][7:0]  _GEN_62 =
    {{updated_fh_dup_res_hist_2_fh_9_folded_hist},
     {{updated_fh_dup_res_hist_2_fh_9_folded_hist[5:0],
       _GEN_3[8'(do_redirect_dup_next_bits_r_cfiUpdate_histPtr_value + 8'h10)]
         ^ updated_fh_dup_res_hist_2_fh_9_folded_hist[7],
       _updated_ghist_1_T
         ^ _GEN_3[8'(do_redirect_dup_next_bits_r_cfiUpdate_histPtr_value + 8'hF)]
         ^ updated_fh_dup_res_hist_2_fh_9_folded_hist[6]}},
     {{updated_fh_dup_res_hist_2_fh_9_folded_hist[6:0],
       _updated_ghist_1_T
         ^ _GEN_3[8'(do_redirect_dup_next_bits_r_cfiUpdate_histPtr_value + 8'h10)]
         ^ updated_fh_dup_res_hist_2_fh_9_folded_hist[7]}},
     {updated_fh_dup_res_hist_2_fh_9_folded_hist}};
  wire [3:0][10:0] _GEN_63 =
    {{updated_fh_dup_res_hist_1_fh_9_folded_hist},
     {{_oldFh_dup_3_hist_1_folded_hist_T_29[8:2],
       _GEN_3[8'(do_redirect_dup_next_bits_r_cfiUpdate_histPtr_value + 8'hD)]
         ^ _GEN_21[1],
       _GEN_3[8'(do_redirect_dup_next_bits_r_cfiUpdate_histPtr_value + 8'hC)]
         ^ _GEN_21[0],
       _oldFh_dup_3_hist_1_folded_hist_T_29[10],
       _updated_ghist_1_T ^ _oldFh_dup_3_hist_1_folded_hist_T_29[9]}},
     {{_oldFh_dup_3_hist_1_folded_hist_T_29[9:2],
       _GEN_3[8'(do_redirect_dup_next_bits_r_cfiUpdate_histPtr_value + 8'hD)]
         ^ _GEN_21[1],
       _GEN_21[0],
       _updated_ghist_1_T ^ _oldFh_dup_3_hist_1_folded_hist_T_29[10]}},
     {updated_fh_dup_res_hist_1_fh_9_folded_hist}};
  always @(posedge clock or posedge reset) begin
    if (reset) begin
      do_redirect_dup_next_valid_last_REG <= 1'h0;
      s0_folded_gh_reg_dup_1_hist_17_folded_hist <= 11'h0;
      s0_folded_gh_reg_dup_1_hist_16_folded_hist <= 11'h0;
      s0_folded_gh_reg_dup_1_hist_15_folded_hist <= 7'h0;
      s0_folded_gh_reg_dup_1_hist_14_folded_hist <= 8'h0;
      s0_folded_gh_reg_dup_1_hist_13_folded_hist <= 9'h0;
      s0_folded_gh_reg_dup_1_hist_12_folded_hist <= 4'h0;
      s0_folded_gh_reg_dup_1_hist_11_folded_hist <= 8'h0;
      s0_folded_gh_reg_dup_1_hist_10_folded_hist <= 9'h0;
      s0_folded_gh_reg_dup_1_hist_9_folded_hist <= 7'h0;
      s0_folded_gh_reg_dup_1_hist_8_folded_hist <= 8'h0;
      s0_folded_gh_reg_dup_1_hist_7_folded_hist <= 7'h0;
      s0_folded_gh_reg_dup_1_hist_6_folded_hist <= 9'h0;
      s0_folded_gh_reg_dup_1_hist_5_folded_hist <= 7'h0;
      s0_folded_gh_reg_dup_1_hist_4_folded_hist <= 8'h0;
      s0_folded_gh_reg_dup_1_hist_3_folded_hist <= 8'h0;
      s0_folded_gh_reg_dup_1_hist_2_folded_hist <= 8'h0;
      s0_folded_gh_reg_dup_1_hist_1_folded_hist <= 11'h0;
      s0_folded_gh_reg_dup_3_hist_17_folded_hist <= 11'h0;
      s0_folded_gh_reg_dup_3_hist_16_folded_hist <= 11'h0;
      s0_folded_gh_reg_dup_3_hist_15_folded_hist <= 7'h0;
      s0_folded_gh_reg_dup_3_hist_14_folded_hist <= 8'h0;
      s0_folded_gh_reg_dup_3_hist_13_folded_hist <= 9'h0;
      s0_folded_gh_reg_dup_3_hist_12_folded_hist <= 4'h0;
      s0_folded_gh_reg_dup_3_hist_11_folded_hist <= 8'h0;
      s0_folded_gh_reg_dup_3_hist_10_folded_hist <= 9'h0;
      s0_folded_gh_reg_dup_3_hist_9_folded_hist <= 7'h0;
      s0_folded_gh_reg_dup_3_hist_8_folded_hist <= 8'h0;
      s0_folded_gh_reg_dup_3_hist_7_folded_hist <= 7'h0;
      s0_folded_gh_reg_dup_3_hist_6_folded_hist <= 9'h0;
      s0_folded_gh_reg_dup_3_hist_5_folded_hist <= 7'h0;
      s0_folded_gh_reg_dup_3_hist_4_folded_hist <= 8'h0;
      s0_folded_gh_reg_dup_3_hist_3_folded_hist <= 8'h0;
      s0_folded_gh_reg_dup_3_hist_2_folded_hist <= 8'h0;
      s0_folded_gh_reg_dup_3_hist_1_folded_hist <= 11'h0;
      s1_folded_gh_dup_1_hist_17_folded_hist <= 11'h0;
      s1_folded_gh_dup_1_hist_16_folded_hist <= 11'h0;
      s1_folded_gh_dup_1_hist_15_folded_hist <= 7'h0;
      s1_folded_gh_dup_1_hist_14_folded_hist <= 8'h0;
      s1_folded_gh_dup_1_hist_13_folded_hist <= 9'h0;
      s1_folded_gh_dup_1_hist_12_folded_hist <= 4'h0;
      s1_folded_gh_dup_1_hist_11_folded_hist <= 8'h0;
      s1_folded_gh_dup_1_hist_10_folded_hist <= 9'h0;
      s1_folded_gh_dup_1_hist_9_folded_hist <= 7'h0;
      s1_folded_gh_dup_1_hist_8_folded_hist <= 8'h0;
      s1_folded_gh_dup_1_hist_7_folded_hist <= 7'h0;
      s1_folded_gh_dup_1_hist_6_folded_hist <= 9'h0;
      s1_folded_gh_dup_1_hist_5_folded_hist <= 7'h0;
      s1_folded_gh_dup_1_hist_4_folded_hist <= 8'h0;
      s1_folded_gh_dup_1_hist_3_folded_hist <= 8'h0;
      s1_folded_gh_dup_1_hist_2_folded_hist <= 8'h0;
      s1_folded_gh_dup_1_hist_1_folded_hist <= 11'h0;
      s1_folded_gh_dup_3_hist_17_folded_hist <= 11'h0;
      s1_folded_gh_dup_3_hist_16_folded_hist <= 11'h0;
      s1_folded_gh_dup_3_hist_15_folded_hist <= 7'h0;
      s1_folded_gh_dup_3_hist_14_folded_hist <= 8'h0;
      s1_folded_gh_dup_3_hist_13_folded_hist <= 9'h0;
      s1_folded_gh_dup_3_hist_12_folded_hist <= 4'h0;
      s1_folded_gh_dup_3_hist_11_folded_hist <= 8'h0;
      s1_folded_gh_dup_3_hist_10_folded_hist <= 9'h0;
      s1_folded_gh_dup_3_hist_9_folded_hist <= 7'h0;
      s1_folded_gh_dup_3_hist_8_folded_hist <= 8'h0;
      s1_folded_gh_dup_3_hist_7_folded_hist <= 7'h0;
      s1_folded_gh_dup_3_hist_6_folded_hist <= 9'h0;
      s1_folded_gh_dup_3_hist_5_folded_hist <= 7'h0;
      s1_folded_gh_dup_3_hist_4_folded_hist <= 8'h0;
      s1_folded_gh_dup_3_hist_3_folded_hist <= 8'h0;
      s1_folded_gh_dup_3_hist_2_folded_hist <= 8'h0;
      s1_folded_gh_dup_3_hist_1_folded_hist <= 11'h0;
      s2_folded_gh_dup_1_hist_17_folded_hist <= 11'h0;
      s2_folded_gh_dup_1_hist_16_folded_hist <= 11'h0;
      s2_folded_gh_dup_1_hist_15_folded_hist <= 7'h0;
      s2_folded_gh_dup_1_hist_14_folded_hist <= 8'h0;
      s2_folded_gh_dup_1_hist_13_folded_hist <= 9'h0;
      s2_folded_gh_dup_1_hist_12_folded_hist <= 4'h0;
      s2_folded_gh_dup_1_hist_11_folded_hist <= 8'h0;
      s2_folded_gh_dup_1_hist_10_folded_hist <= 9'h0;
      s2_folded_gh_dup_1_hist_9_folded_hist <= 7'h0;
      s2_folded_gh_dup_1_hist_8_folded_hist <= 8'h0;
      s2_folded_gh_dup_1_hist_7_folded_hist <= 7'h0;
      s2_folded_gh_dup_1_hist_6_folded_hist <= 9'h0;
      s2_folded_gh_dup_1_hist_5_folded_hist <= 7'h0;
      s2_folded_gh_dup_1_hist_4_folded_hist <= 8'h0;
      s2_folded_gh_dup_1_hist_3_folded_hist <= 8'h0;
      s2_folded_gh_dup_1_hist_2_folded_hist <= 8'h0;
      s2_folded_gh_dup_1_hist_1_folded_hist <= 11'h0;
      s2_folded_gh_dup_3_hist_17_folded_hist <= 11'h0;
      s2_folded_gh_dup_3_hist_16_folded_hist <= 11'h0;
      s2_folded_gh_dup_3_hist_15_folded_hist <= 7'h0;
      s2_folded_gh_dup_3_hist_14_folded_hist <= 8'h0;
      s2_folded_gh_dup_3_hist_13_folded_hist <= 9'h0;
      s2_folded_gh_dup_3_hist_12_folded_hist <= 4'h0;
      s2_folded_gh_dup_3_hist_11_folded_hist <= 8'h0;
      s2_folded_gh_dup_3_hist_10_folded_hist <= 9'h0;
      s2_folded_gh_dup_3_hist_9_folded_hist <= 7'h0;
      s2_folded_gh_dup_3_hist_8_folded_hist <= 8'h0;
      s2_folded_gh_dup_3_hist_7_folded_hist <= 7'h0;
      s2_folded_gh_dup_3_hist_6_folded_hist <= 9'h0;
      s2_folded_gh_dup_3_hist_5_folded_hist <= 7'h0;
      s2_folded_gh_dup_3_hist_4_folded_hist <= 8'h0;
      s2_folded_gh_dup_3_hist_3_folded_hist <= 8'h0;
      s2_folded_gh_dup_3_hist_2_folded_hist <= 8'h0;
      s2_folded_gh_dup_3_hist_1_folded_hist <= 11'h0;
      s3_folded_gh_dup_1_hist_17_folded_hist <= 11'h0;
      s3_folded_gh_dup_1_hist_16_folded_hist <= 11'h0;
      s3_folded_gh_dup_1_hist_15_folded_hist <= 7'h0;
      s3_folded_gh_dup_1_hist_14_folded_hist <= 8'h0;
      s3_folded_gh_dup_1_hist_13_folded_hist <= 9'h0;
      s3_folded_gh_dup_1_hist_12_folded_hist <= 4'h0;
      s3_folded_gh_dup_1_hist_11_folded_hist <= 8'h0;
      s3_folded_gh_dup_1_hist_10_folded_hist <= 9'h0;
      s3_folded_gh_dup_1_hist_9_folded_hist <= 7'h0;
      s3_folded_gh_dup_1_hist_8_folded_hist <= 8'h0;
      s3_folded_gh_dup_1_hist_7_folded_hist <= 7'h0;
      s3_folded_gh_dup_1_hist_6_folded_hist <= 9'h0;
      s3_folded_gh_dup_1_hist_5_folded_hist <= 7'h0;
      s3_folded_gh_dup_1_hist_4_folded_hist <= 8'h0;
      s3_folded_gh_dup_1_hist_3_folded_hist <= 8'h0;
      s3_folded_gh_dup_1_hist_2_folded_hist <= 8'h0;
      s3_folded_gh_dup_1_hist_1_folded_hist <= 11'h0;
      s3_folded_gh_dup_3_hist_17_folded_hist <= 11'h0;
      s3_folded_gh_dup_3_hist_16_folded_hist <= 11'h0;
      s3_folded_gh_dup_3_hist_15_folded_hist <= 7'h0;
      s3_folded_gh_dup_3_hist_14_folded_hist <= 8'h0;
      s3_folded_gh_dup_3_hist_13_folded_hist <= 9'h0;
      s3_folded_gh_dup_3_hist_12_folded_hist <= 4'h0;
      s3_folded_gh_dup_3_hist_11_folded_hist <= 8'h0;
      s3_folded_gh_dup_3_hist_10_folded_hist <= 9'h0;
      s3_folded_gh_dup_3_hist_9_folded_hist <= 7'h0;
      s3_folded_gh_dup_3_hist_8_folded_hist <= 8'h0;
      s3_folded_gh_dup_3_hist_7_folded_hist <= 7'h0;
      s3_folded_gh_dup_3_hist_6_folded_hist <= 9'h0;
      s3_folded_gh_dup_3_hist_5_folded_hist <= 7'h0;
      s3_folded_gh_dup_3_hist_4_folded_hist <= 8'h0;
      s3_folded_gh_dup_3_hist_3_folded_hist <= 8'h0;
      s3_folded_gh_dup_3_hist_2_folded_hist <= 8'h0;
      s3_folded_gh_dup_3_hist_1_folded_hist <= 11'h0;
      s0_last_br_num_oh_reg_dup_1 <= 3'h0;
      s0_last_br_num_oh_reg_dup_3 <= 3'h0;
      s1_last_br_num_oh_dup_1 <= 3'h0;
      s1_last_br_num_oh_dup_3 <= 3'h0;
      s2_last_br_num_oh_dup_1 <= 3'h0;
      s2_last_br_num_oh_dup_3 <= 3'h0;
      s3_last_br_num_oh_dup_1 <= 3'h0;
      s3_last_br_num_oh_dup_3 <= 3'h0;
      s0_ahead_fh_oldest_bits_reg_dup_1_afhob_5_bits_0 <= 1'h0;
      s0_ahead_fh_oldest_bits_reg_dup_1_afhob_5_bits_1 <= 1'h0;
      s0_ahead_fh_oldest_bits_reg_dup_1_afhob_5_bits_2 <= 1'h0;
      s0_ahead_fh_oldest_bits_reg_dup_1_afhob_5_bits_3 <= 1'h0;
      s0_ahead_fh_oldest_bits_reg_dup_1_afhob_4_bits_0 <= 1'h0;
      s0_ahead_fh_oldest_bits_reg_dup_1_afhob_4_bits_1 <= 1'h0;
      s0_ahead_fh_oldest_bits_reg_dup_1_afhob_4_bits_2 <= 1'h0;
      s0_ahead_fh_oldest_bits_reg_dup_1_afhob_3_bits_0 <= 1'h0;
      s0_ahead_fh_oldest_bits_reg_dup_1_afhob_3_bits_1 <= 1'h0;
      s0_ahead_fh_oldest_bits_reg_dup_1_afhob_3_bits_2 <= 1'h0;
      s0_ahead_fh_oldest_bits_reg_dup_1_afhob_3_bits_3 <= 1'h0;
      s0_ahead_fh_oldest_bits_reg_dup_1_afhob_2_bits_0 <= 1'h0;
      s0_ahead_fh_oldest_bits_reg_dup_1_afhob_2_bits_1 <= 1'h0;
      s0_ahead_fh_oldest_bits_reg_dup_1_afhob_2_bits_2 <= 1'h0;
      s0_ahead_fh_oldest_bits_reg_dup_1_afhob_2_bits_3 <= 1'h0;
      s0_ahead_fh_oldest_bits_reg_dup_1_afhob_1_bits_0 <= 1'h0;
      s0_ahead_fh_oldest_bits_reg_dup_1_afhob_1_bits_1 <= 1'h0;
      s0_ahead_fh_oldest_bits_reg_dup_1_afhob_1_bits_2 <= 1'h0;
      s0_ahead_fh_oldest_bits_reg_dup_1_afhob_1_bits_3 <= 1'h0;
      s0_ahead_fh_oldest_bits_reg_dup_1_afhob_0_bits_0 <= 1'h0;
      s0_ahead_fh_oldest_bits_reg_dup_1_afhob_0_bits_1 <= 1'h0;
      s0_ahead_fh_oldest_bits_reg_dup_1_afhob_0_bits_2 <= 1'h0;
      s0_ahead_fh_oldest_bits_reg_dup_1_afhob_0_bits_3 <= 1'h0;
      s0_ahead_fh_oldest_bits_reg_dup_3_afhob_5_bits_0 <= 1'h0;
      s0_ahead_fh_oldest_bits_reg_dup_3_afhob_5_bits_1 <= 1'h0;
      s0_ahead_fh_oldest_bits_reg_dup_3_afhob_5_bits_2 <= 1'h0;
      s0_ahead_fh_oldest_bits_reg_dup_3_afhob_5_bits_3 <= 1'h0;
      s0_ahead_fh_oldest_bits_reg_dup_3_afhob_4_bits_0 <= 1'h0;
      s0_ahead_fh_oldest_bits_reg_dup_3_afhob_4_bits_1 <= 1'h0;
      s0_ahead_fh_oldest_bits_reg_dup_3_afhob_4_bits_2 <= 1'h0;
      s0_ahead_fh_oldest_bits_reg_dup_3_afhob_3_bits_0 <= 1'h0;
      s0_ahead_fh_oldest_bits_reg_dup_3_afhob_3_bits_1 <= 1'h0;
      s0_ahead_fh_oldest_bits_reg_dup_3_afhob_3_bits_2 <= 1'h0;
      s0_ahead_fh_oldest_bits_reg_dup_3_afhob_3_bits_3 <= 1'h0;
      s0_ahead_fh_oldest_bits_reg_dup_3_afhob_2_bits_0 <= 1'h0;
      s0_ahead_fh_oldest_bits_reg_dup_3_afhob_2_bits_1 <= 1'h0;
      s0_ahead_fh_oldest_bits_reg_dup_3_afhob_2_bits_2 <= 1'h0;
      s0_ahead_fh_oldest_bits_reg_dup_3_afhob_2_bits_3 <= 1'h0;
      s0_ahead_fh_oldest_bits_reg_dup_3_afhob_1_bits_0 <= 1'h0;
      s0_ahead_fh_oldest_bits_reg_dup_3_afhob_1_bits_1 <= 1'h0;
      s0_ahead_fh_oldest_bits_reg_dup_3_afhob_1_bits_2 <= 1'h0;
      s0_ahead_fh_oldest_bits_reg_dup_3_afhob_1_bits_3 <= 1'h0;
      s0_ahead_fh_oldest_bits_reg_dup_3_afhob_0_bits_0 <= 1'h0;
      s0_ahead_fh_oldest_bits_reg_dup_3_afhob_0_bits_1 <= 1'h0;
      s0_ahead_fh_oldest_bits_reg_dup_3_afhob_0_bits_2 <= 1'h0;
      s0_ahead_fh_oldest_bits_reg_dup_3_afhob_0_bits_3 <= 1'h0;
      s1_ahead_fh_oldest_bits_dup_1_afhob_5_bits_0 <= 1'h0;
      s1_ahead_fh_oldest_bits_dup_1_afhob_5_bits_1 <= 1'h0;
      s1_ahead_fh_oldest_bits_dup_1_afhob_5_bits_2 <= 1'h0;
      s1_ahead_fh_oldest_bits_dup_1_afhob_5_bits_3 <= 1'h0;
      s1_ahead_fh_oldest_bits_dup_1_afhob_4_bits_0 <= 1'h0;
      s1_ahead_fh_oldest_bits_dup_1_afhob_4_bits_1 <= 1'h0;
      s1_ahead_fh_oldest_bits_dup_1_afhob_4_bits_2 <= 1'h0;
      s1_ahead_fh_oldest_bits_dup_1_afhob_3_bits_0 <= 1'h0;
      s1_ahead_fh_oldest_bits_dup_1_afhob_3_bits_1 <= 1'h0;
      s1_ahead_fh_oldest_bits_dup_1_afhob_3_bits_2 <= 1'h0;
      s1_ahead_fh_oldest_bits_dup_1_afhob_3_bits_3 <= 1'h0;
      s1_ahead_fh_oldest_bits_dup_1_afhob_2_bits_0 <= 1'h0;
      s1_ahead_fh_oldest_bits_dup_1_afhob_2_bits_1 <= 1'h0;
      s1_ahead_fh_oldest_bits_dup_1_afhob_2_bits_2 <= 1'h0;
      s1_ahead_fh_oldest_bits_dup_1_afhob_2_bits_3 <= 1'h0;
      s1_ahead_fh_oldest_bits_dup_1_afhob_1_bits_0 <= 1'h0;
      s1_ahead_fh_oldest_bits_dup_1_afhob_1_bits_1 <= 1'h0;
      s1_ahead_fh_oldest_bits_dup_1_afhob_1_bits_2 <= 1'h0;
      s1_ahead_fh_oldest_bits_dup_1_afhob_1_bits_3 <= 1'h0;
      s1_ahead_fh_oldest_bits_dup_1_afhob_0_bits_0 <= 1'h0;
      s1_ahead_fh_oldest_bits_dup_1_afhob_0_bits_1 <= 1'h0;
      s1_ahead_fh_oldest_bits_dup_1_afhob_0_bits_2 <= 1'h0;
      s1_ahead_fh_oldest_bits_dup_1_afhob_0_bits_3 <= 1'h0;
      s1_ahead_fh_oldest_bits_dup_3_afhob_5_bits_0 <= 1'h0;
      s1_ahead_fh_oldest_bits_dup_3_afhob_5_bits_1 <= 1'h0;
      s1_ahead_fh_oldest_bits_dup_3_afhob_5_bits_2 <= 1'h0;
      s1_ahead_fh_oldest_bits_dup_3_afhob_5_bits_3 <= 1'h0;
      s1_ahead_fh_oldest_bits_dup_3_afhob_4_bits_0 <= 1'h0;
      s1_ahead_fh_oldest_bits_dup_3_afhob_4_bits_1 <= 1'h0;
      s1_ahead_fh_oldest_bits_dup_3_afhob_4_bits_2 <= 1'h0;
      s1_ahead_fh_oldest_bits_dup_3_afhob_3_bits_0 <= 1'h0;
      s1_ahead_fh_oldest_bits_dup_3_afhob_3_bits_1 <= 1'h0;
      s1_ahead_fh_oldest_bits_dup_3_afhob_3_bits_2 <= 1'h0;
      s1_ahead_fh_oldest_bits_dup_3_afhob_3_bits_3 <= 1'h0;
      s1_ahead_fh_oldest_bits_dup_3_afhob_2_bits_0 <= 1'h0;
      s1_ahead_fh_oldest_bits_dup_3_afhob_2_bits_1 <= 1'h0;
      s1_ahead_fh_oldest_bits_dup_3_afhob_2_bits_2 <= 1'h0;
      s1_ahead_fh_oldest_bits_dup_3_afhob_2_bits_3 <= 1'h0;
      s1_ahead_fh_oldest_bits_dup_3_afhob_1_bits_0 <= 1'h0;
      s1_ahead_fh_oldest_bits_dup_3_afhob_1_bits_1 <= 1'h0;
      s1_ahead_fh_oldest_bits_dup_3_afhob_1_bits_2 <= 1'h0;
      s1_ahead_fh_oldest_bits_dup_3_afhob_1_bits_3 <= 1'h0;
      s1_ahead_fh_oldest_bits_dup_3_afhob_0_bits_0 <= 1'h0;
      s1_ahead_fh_oldest_bits_dup_3_afhob_0_bits_1 <= 1'h0;
      s1_ahead_fh_oldest_bits_dup_3_afhob_0_bits_2 <= 1'h0;
      s1_ahead_fh_oldest_bits_dup_3_afhob_0_bits_3 <= 1'h0;
      s2_ahead_fh_oldest_bits_dup_1_afhob_5_bits_0 <= 1'h0;
      s2_ahead_fh_oldest_bits_dup_1_afhob_5_bits_1 <= 1'h0;
      s2_ahead_fh_oldest_bits_dup_1_afhob_5_bits_2 <= 1'h0;
      s2_ahead_fh_oldest_bits_dup_1_afhob_5_bits_3 <= 1'h0;
      s2_ahead_fh_oldest_bits_dup_1_afhob_4_bits_0 <= 1'h0;
      s2_ahead_fh_oldest_bits_dup_1_afhob_4_bits_1 <= 1'h0;
      s2_ahead_fh_oldest_bits_dup_1_afhob_4_bits_2 <= 1'h0;
      s2_ahead_fh_oldest_bits_dup_1_afhob_3_bits_0 <= 1'h0;
      s2_ahead_fh_oldest_bits_dup_1_afhob_3_bits_1 <= 1'h0;
      s2_ahead_fh_oldest_bits_dup_1_afhob_3_bits_2 <= 1'h0;
      s2_ahead_fh_oldest_bits_dup_1_afhob_3_bits_3 <= 1'h0;
      s2_ahead_fh_oldest_bits_dup_1_afhob_2_bits_0 <= 1'h0;
      s2_ahead_fh_oldest_bits_dup_1_afhob_2_bits_1 <= 1'h0;
      s2_ahead_fh_oldest_bits_dup_1_afhob_2_bits_2 <= 1'h0;
      s2_ahead_fh_oldest_bits_dup_1_afhob_2_bits_3 <= 1'h0;
      s2_ahead_fh_oldest_bits_dup_1_afhob_1_bits_0 <= 1'h0;
      s2_ahead_fh_oldest_bits_dup_1_afhob_1_bits_1 <= 1'h0;
      s2_ahead_fh_oldest_bits_dup_1_afhob_1_bits_2 <= 1'h0;
      s2_ahead_fh_oldest_bits_dup_1_afhob_1_bits_3 <= 1'h0;
      s2_ahead_fh_oldest_bits_dup_1_afhob_0_bits_0 <= 1'h0;
      s2_ahead_fh_oldest_bits_dup_1_afhob_0_bits_1 <= 1'h0;
      s2_ahead_fh_oldest_bits_dup_1_afhob_0_bits_2 <= 1'h0;
      s2_ahead_fh_oldest_bits_dup_1_afhob_0_bits_3 <= 1'h0;
      s2_ahead_fh_oldest_bits_dup_3_afhob_5_bits_0 <= 1'h0;
      s2_ahead_fh_oldest_bits_dup_3_afhob_5_bits_1 <= 1'h0;
      s2_ahead_fh_oldest_bits_dup_3_afhob_5_bits_2 <= 1'h0;
      s2_ahead_fh_oldest_bits_dup_3_afhob_5_bits_3 <= 1'h0;
      s2_ahead_fh_oldest_bits_dup_3_afhob_4_bits_0 <= 1'h0;
      s2_ahead_fh_oldest_bits_dup_3_afhob_4_bits_1 <= 1'h0;
      s2_ahead_fh_oldest_bits_dup_3_afhob_4_bits_2 <= 1'h0;
      s2_ahead_fh_oldest_bits_dup_3_afhob_3_bits_0 <= 1'h0;
      s2_ahead_fh_oldest_bits_dup_3_afhob_3_bits_1 <= 1'h0;
      s2_ahead_fh_oldest_bits_dup_3_afhob_3_bits_2 <= 1'h0;
      s2_ahead_fh_oldest_bits_dup_3_afhob_3_bits_3 <= 1'h0;
      s2_ahead_fh_oldest_bits_dup_3_afhob_2_bits_0 <= 1'h0;
      s2_ahead_fh_oldest_bits_dup_3_afhob_2_bits_1 <= 1'h0;
      s2_ahead_fh_oldest_bits_dup_3_afhob_2_bits_2 <= 1'h0;
      s2_ahead_fh_oldest_bits_dup_3_afhob_2_bits_3 <= 1'h0;
      s2_ahead_fh_oldest_bits_dup_3_afhob_1_bits_0 <= 1'h0;
      s2_ahead_fh_oldest_bits_dup_3_afhob_1_bits_1 <= 1'h0;
      s2_ahead_fh_oldest_bits_dup_3_afhob_1_bits_2 <= 1'h0;
      s2_ahead_fh_oldest_bits_dup_3_afhob_1_bits_3 <= 1'h0;
      s2_ahead_fh_oldest_bits_dup_3_afhob_0_bits_0 <= 1'h0;
      s2_ahead_fh_oldest_bits_dup_3_afhob_0_bits_1 <= 1'h0;
      s2_ahead_fh_oldest_bits_dup_3_afhob_0_bits_2 <= 1'h0;
      s2_ahead_fh_oldest_bits_dup_3_afhob_0_bits_3 <= 1'h0;
      s3_ahead_fh_oldest_bits_dup_1_afhob_5_bits_0 <= 1'h0;
      s3_ahead_fh_oldest_bits_dup_1_afhob_5_bits_1 <= 1'h0;
      s3_ahead_fh_oldest_bits_dup_1_afhob_5_bits_2 <= 1'h0;
      s3_ahead_fh_oldest_bits_dup_1_afhob_5_bits_3 <= 1'h0;
      s3_ahead_fh_oldest_bits_dup_1_afhob_4_bits_0 <= 1'h0;
      s3_ahead_fh_oldest_bits_dup_1_afhob_4_bits_1 <= 1'h0;
      s3_ahead_fh_oldest_bits_dup_1_afhob_4_bits_2 <= 1'h0;
      s3_ahead_fh_oldest_bits_dup_1_afhob_3_bits_0 <= 1'h0;
      s3_ahead_fh_oldest_bits_dup_1_afhob_3_bits_1 <= 1'h0;
      s3_ahead_fh_oldest_bits_dup_1_afhob_3_bits_2 <= 1'h0;
      s3_ahead_fh_oldest_bits_dup_1_afhob_3_bits_3 <= 1'h0;
      s3_ahead_fh_oldest_bits_dup_1_afhob_2_bits_0 <= 1'h0;
      s3_ahead_fh_oldest_bits_dup_1_afhob_2_bits_1 <= 1'h0;
      s3_ahead_fh_oldest_bits_dup_1_afhob_2_bits_2 <= 1'h0;
      s3_ahead_fh_oldest_bits_dup_1_afhob_2_bits_3 <= 1'h0;
      s3_ahead_fh_oldest_bits_dup_1_afhob_1_bits_0 <= 1'h0;
      s3_ahead_fh_oldest_bits_dup_1_afhob_1_bits_1 <= 1'h0;
      s3_ahead_fh_oldest_bits_dup_1_afhob_1_bits_2 <= 1'h0;
      s3_ahead_fh_oldest_bits_dup_1_afhob_1_bits_3 <= 1'h0;
      s3_ahead_fh_oldest_bits_dup_1_afhob_0_bits_0 <= 1'h0;
      s3_ahead_fh_oldest_bits_dup_1_afhob_0_bits_1 <= 1'h0;
      s3_ahead_fh_oldest_bits_dup_1_afhob_0_bits_2 <= 1'h0;
      s3_ahead_fh_oldest_bits_dup_1_afhob_0_bits_3 <= 1'h0;
      s3_ahead_fh_oldest_bits_dup_3_afhob_5_bits_0 <= 1'h0;
      s3_ahead_fh_oldest_bits_dup_3_afhob_5_bits_1 <= 1'h0;
      s3_ahead_fh_oldest_bits_dup_3_afhob_5_bits_2 <= 1'h0;
      s3_ahead_fh_oldest_bits_dup_3_afhob_5_bits_3 <= 1'h0;
      s3_ahead_fh_oldest_bits_dup_3_afhob_4_bits_0 <= 1'h0;
      s3_ahead_fh_oldest_bits_dup_3_afhob_4_bits_1 <= 1'h0;
      s3_ahead_fh_oldest_bits_dup_3_afhob_4_bits_2 <= 1'h0;
      s3_ahead_fh_oldest_bits_dup_3_afhob_3_bits_0 <= 1'h0;
      s3_ahead_fh_oldest_bits_dup_3_afhob_3_bits_1 <= 1'h0;
      s3_ahead_fh_oldest_bits_dup_3_afhob_3_bits_2 <= 1'h0;
      s3_ahead_fh_oldest_bits_dup_3_afhob_3_bits_3 <= 1'h0;
      s3_ahead_fh_oldest_bits_dup_3_afhob_2_bits_0 <= 1'h0;
      s3_ahead_fh_oldest_bits_dup_3_afhob_2_bits_1 <= 1'h0;
      s3_ahead_fh_oldest_bits_dup_3_afhob_2_bits_2 <= 1'h0;
      s3_ahead_fh_oldest_bits_dup_3_afhob_2_bits_3 <= 1'h0;
      s3_ahead_fh_oldest_bits_dup_3_afhob_1_bits_0 <= 1'h0;
      s3_ahead_fh_oldest_bits_dup_3_afhob_1_bits_1 <= 1'h0;
      s3_ahead_fh_oldest_bits_dup_3_afhob_1_bits_2 <= 1'h0;
      s3_ahead_fh_oldest_bits_dup_3_afhob_1_bits_3 <= 1'h0;
      s3_ahead_fh_oldest_bits_dup_3_afhob_0_bits_0 <= 1'h0;
      s3_ahead_fh_oldest_bits_dup_3_afhob_0_bits_1 <= 1'h0;
      s3_ahead_fh_oldest_bits_dup_3_afhob_0_bits_2 <= 1'h0;
      s3_ahead_fh_oldest_bits_dup_3_afhob_0_bits_3 <= 1'h0;
      ghv_0 <= 1'h0;
      ghv_1 <= 1'h0;
      ghv_2 <= 1'h0;
      ghv_3 <= 1'h0;
      ghv_4 <= 1'h0;
      ghv_5 <= 1'h0;
      ghv_6 <= 1'h0;
      ghv_7 <= 1'h0;
      ghv_8 <= 1'h0;
      ghv_9 <= 1'h0;
      ghv_10 <= 1'h0;
      ghv_11 <= 1'h0;
      ghv_12 <= 1'h0;
      ghv_13 <= 1'h0;
      ghv_14 <= 1'h0;
      ghv_15 <= 1'h0;
      ghv_16 <= 1'h0;
      ghv_17 <= 1'h0;
      ghv_18 <= 1'h0;
      ghv_19 <= 1'h0;
      ghv_20 <= 1'h0;
      ghv_21 <= 1'h0;
      ghv_22 <= 1'h0;
      ghv_23 <= 1'h0;
      ghv_24 <= 1'h0;
      ghv_25 <= 1'h0;
      ghv_26 <= 1'h0;
      ghv_27 <= 1'h0;
      ghv_28 <= 1'h0;
      ghv_29 <= 1'h0;
      ghv_30 <= 1'h0;
      ghv_31 <= 1'h0;
      ghv_32 <= 1'h0;
      ghv_33 <= 1'h0;
      ghv_34 <= 1'h0;
      ghv_35 <= 1'h0;
      ghv_36 <= 1'h0;
      ghv_37 <= 1'h0;
      ghv_38 <= 1'h0;
      ghv_39 <= 1'h0;
      ghv_40 <= 1'h0;
      ghv_41 <= 1'h0;
      ghv_42 <= 1'h0;
      ghv_43 <= 1'h0;
      ghv_44 <= 1'h0;
      ghv_45 <= 1'h0;
      ghv_46 <= 1'h0;
      ghv_47 <= 1'h0;
      ghv_48 <= 1'h0;
      ghv_49 <= 1'h0;
      ghv_50 <= 1'h0;
      ghv_51 <= 1'h0;
      ghv_52 <= 1'h0;
      ghv_53 <= 1'h0;
      ghv_54 <= 1'h0;
      ghv_55 <= 1'h0;
      ghv_56 <= 1'h0;
      ghv_57 <= 1'h0;
      ghv_58 <= 1'h0;
      ghv_59 <= 1'h0;
      ghv_60 <= 1'h0;
      ghv_61 <= 1'h0;
      ghv_62 <= 1'h0;
      ghv_63 <= 1'h0;
      ghv_64 <= 1'h0;
      ghv_65 <= 1'h0;
      ghv_66 <= 1'h0;
      ghv_67 <= 1'h0;
      ghv_68 <= 1'h0;
      ghv_69 <= 1'h0;
      ghv_70 <= 1'h0;
      ghv_71 <= 1'h0;
      ghv_72 <= 1'h0;
      ghv_73 <= 1'h0;
      ghv_74 <= 1'h0;
      ghv_75 <= 1'h0;
      ghv_76 <= 1'h0;
      ghv_77 <= 1'h0;
      ghv_78 <= 1'h0;
      ghv_79 <= 1'h0;
      ghv_80 <= 1'h0;
      ghv_81 <= 1'h0;
      ghv_82 <= 1'h0;
      ghv_83 <= 1'h0;
      ghv_84 <= 1'h0;
      ghv_85 <= 1'h0;
      ghv_86 <= 1'h0;
      ghv_87 <= 1'h0;
      ghv_88 <= 1'h0;
      ghv_89 <= 1'h0;
      ghv_90 <= 1'h0;
      ghv_91 <= 1'h0;
      ghv_92 <= 1'h0;
      ghv_93 <= 1'h0;
      ghv_94 <= 1'h0;
      ghv_95 <= 1'h0;
      ghv_96 <= 1'h0;
      ghv_97 <= 1'h0;
      ghv_98 <= 1'h0;
      ghv_99 <= 1'h0;
      ghv_100 <= 1'h0;
      ghv_101 <= 1'h0;
      ghv_102 <= 1'h0;
      ghv_103 <= 1'h0;
      ghv_104 <= 1'h0;
      ghv_105 <= 1'h0;
      ghv_106 <= 1'h0;
      ghv_107 <= 1'h0;
      ghv_108 <= 1'h0;
      ghv_109 <= 1'h0;
      ghv_110 <= 1'h0;
      ghv_111 <= 1'h0;
      ghv_112 <= 1'h0;
      ghv_113 <= 1'h0;
      ghv_114 <= 1'h0;
      ghv_115 <= 1'h0;
      ghv_116 <= 1'h0;
      ghv_117 <= 1'h0;
      ghv_118 <= 1'h0;
      ghv_119 <= 1'h0;
      ghv_120 <= 1'h0;
      ghv_121 <= 1'h0;
      ghv_122 <= 1'h0;
      ghv_123 <= 1'h0;
      ghv_124 <= 1'h0;
      ghv_125 <= 1'h0;
      ghv_126 <= 1'h0;
      ghv_127 <= 1'h0;
      ghv_128 <= 1'h0;
      ghv_129 <= 1'h0;
      ghv_130 <= 1'h0;
      ghv_131 <= 1'h0;
      ghv_132 <= 1'h0;
      ghv_133 <= 1'h0;
      ghv_134 <= 1'h0;
      ghv_135 <= 1'h0;
      ghv_136 <= 1'h0;
      ghv_137 <= 1'h0;
      ghv_138 <= 1'h0;
      ghv_139 <= 1'h0;
      ghv_140 <= 1'h0;
      ghv_141 <= 1'h0;
      ghv_142 <= 1'h0;
      ghv_143 <= 1'h0;
      ghv_144 <= 1'h0;
      ghv_145 <= 1'h0;
      ghv_146 <= 1'h0;
      ghv_147 <= 1'h0;
      ghv_148 <= 1'h0;
      ghv_149 <= 1'h0;
      ghv_150 <= 1'h0;
      ghv_151 <= 1'h0;
      ghv_152 <= 1'h0;
      ghv_153 <= 1'h0;
      ghv_154 <= 1'h0;
      ghv_155 <= 1'h0;
      ghv_156 <= 1'h0;
      ghv_157 <= 1'h0;
      ghv_158 <= 1'h0;
      ghv_159 <= 1'h0;
      ghv_160 <= 1'h0;
      ghv_161 <= 1'h0;
      ghv_162 <= 1'h0;
      ghv_163 <= 1'h0;
      ghv_164 <= 1'h0;
      ghv_165 <= 1'h0;
      ghv_166 <= 1'h0;
      ghv_167 <= 1'h0;
      ghv_168 <= 1'h0;
      ghv_169 <= 1'h0;
      ghv_170 <= 1'h0;
      ghv_171 <= 1'h0;
      ghv_172 <= 1'h0;
      ghv_173 <= 1'h0;
      ghv_174 <= 1'h0;
      ghv_175 <= 1'h0;
      ghv_176 <= 1'h0;
      ghv_177 <= 1'h0;
      ghv_178 <= 1'h0;
      ghv_179 <= 1'h0;
      ghv_180 <= 1'h0;
      ghv_181 <= 1'h0;
      ghv_182 <= 1'h0;
      ghv_183 <= 1'h0;
      ghv_184 <= 1'h0;
      ghv_185 <= 1'h0;
      ghv_186 <= 1'h0;
      ghv_187 <= 1'h0;
      ghv_188 <= 1'h0;
      ghv_189 <= 1'h0;
      ghv_190 <= 1'h0;
      ghv_191 <= 1'h0;
      ghv_192 <= 1'h0;
      ghv_193 <= 1'h0;
      ghv_194 <= 1'h0;
      ghv_195 <= 1'h0;
      ghv_196 <= 1'h0;
      ghv_197 <= 1'h0;
      ghv_198 <= 1'h0;
      ghv_199 <= 1'h0;
      ghv_200 <= 1'h0;
      ghv_201 <= 1'h0;
      ghv_202 <= 1'h0;
      ghv_203 <= 1'h0;
      ghv_204 <= 1'h0;
      ghv_205 <= 1'h0;
      ghv_206 <= 1'h0;
      ghv_207 <= 1'h0;
      ghv_208 <= 1'h0;
      ghv_209 <= 1'h0;
      ghv_210 <= 1'h0;
      ghv_211 <= 1'h0;
      ghv_212 <= 1'h0;
      ghv_213 <= 1'h0;
      ghv_214 <= 1'h0;
      ghv_215 <= 1'h0;
      ghv_216 <= 1'h0;
      ghv_217 <= 1'h0;
      ghv_218 <= 1'h0;
      ghv_219 <= 1'h0;
      ghv_220 <= 1'h0;
      ghv_221 <= 1'h0;
      ghv_222 <= 1'h0;
      ghv_223 <= 1'h0;
      ghv_224 <= 1'h0;
      ghv_225 <= 1'h0;
      ghv_226 <= 1'h0;
      ghv_227 <= 1'h0;
      ghv_228 <= 1'h0;
      ghv_229 <= 1'h0;
      ghv_230 <= 1'h0;
      ghv_231 <= 1'h0;
      ghv_232 <= 1'h0;
      ghv_233 <= 1'h0;
      ghv_234 <= 1'h0;
      ghv_235 <= 1'h0;
      ghv_236 <= 1'h0;
      ghv_237 <= 1'h0;
      ghv_238 <= 1'h0;
      ghv_239 <= 1'h0;
      ghv_240 <= 1'h0;
      ghv_241 <= 1'h0;
      ghv_242 <= 1'h0;
      ghv_243 <= 1'h0;
      ghv_244 <= 1'h0;
      ghv_245 <= 1'h0;
      ghv_246 <= 1'h0;
      ghv_247 <= 1'h0;
      ghv_248 <= 1'h0;
      ghv_249 <= 1'h0;
      ghv_250 <= 1'h0;
      ghv_251 <= 1'h0;
      ghv_252 <= 1'h0;
      ghv_253 <= 1'h0;
      ghv_254 <= 1'h0;
      ghv_255 <= 1'h0;
      s0_ghist_ptr_reg_dup_0_flag <= 1'h0;
      s0_ghist_ptr_reg_dup_0_value <= 8'h0;
      s0_ghist_ptr_reg_dup_1_flag <= 1'h0;
      s0_ghist_ptr_reg_dup_1_value <= 8'h0;
      s0_ghist_ptr_reg_dup_2_flag <= 1'h0;
      s0_ghist_ptr_reg_dup_2_value <= 8'h0;
      s0_ghist_ptr_reg_dup_3_flag <= 1'h0;
      s0_ghist_ptr_reg_dup_3_value <= 8'h0;
      s1_ghist_ptr_dup_0_flag <= 1'h0;
      s1_ghist_ptr_dup_0_value <= 8'h0;
      s1_ghist_ptr_dup_1_flag <= 1'h0;
      s1_ghist_ptr_dup_1_value <= 8'h0;
      s1_ghist_ptr_dup_2_flag <= 1'h0;
      s1_ghist_ptr_dup_2_value <= 8'h0;
      s1_ghist_ptr_dup_3_flag <= 1'h0;
      s1_ghist_ptr_dup_3_value <= 8'h0;
      s2_ghist_ptr_dup_0_flag <= 1'h0;
      s2_ghist_ptr_dup_0_value <= 8'h0;
      s2_ghist_ptr_dup_1_flag <= 1'h0;
      s2_ghist_ptr_dup_1_value <= 8'h0;
      s2_ghist_ptr_dup_2_flag <= 1'h0;
      s2_ghist_ptr_dup_2_value <= 8'h0;
      s2_ghist_ptr_dup_3_flag <= 1'h0;
      s2_ghist_ptr_dup_3_value <= 8'h0;
      s3_ghist_ptr_dup_0_flag <= 1'h0;
      s3_ghist_ptr_dup_0_value <= 8'h0;
      s3_ghist_ptr_dup_1_flag <= 1'h0;
      s3_ghist_ptr_dup_1_value <= 8'h0;
      s3_ghist_ptr_dup_2_flag <= 1'h0;
      s3_ghist_ptr_dup_2_value <= 8'h0;
      s3_ghist_ptr_dup_3_flag <= 1'h0;
      s3_ghist_ptr_dup_3_value <= 8'h0;
    end
    else begin
      do_redirect_dup_next_valid_last_REG <= io_ftq_to_bpu_redirect_valid;
      if (io_s0_stall_dup_1) begin
      end
      else begin
        s0_folded_gh_reg_dup_1_hist_17_folded_hist <=
          _s0_folded_gh_dup_1_ppm_out_res_hist_17_folded_hist;
        s0_folded_gh_reg_dup_1_hist_16_folded_hist <=
          _s0_folded_gh_dup_1_ppm_out_res_hist_16_folded_hist;
        s0_folded_gh_reg_dup_1_hist_15_folded_hist <=
          _s0_folded_gh_dup_1_ppm_out_res_hist_15_folded_hist;
        s0_folded_gh_reg_dup_1_hist_14_folded_hist <=
          _s0_folded_gh_dup_1_ppm_out_res_hist_14_folded_hist;
        s0_folded_gh_reg_dup_1_hist_13_folded_hist <=
          _s0_folded_gh_dup_1_ppm_out_res_hist_13_folded_hist;
        s0_folded_gh_reg_dup_1_hist_12_folded_hist <=
          _s0_folded_gh_dup_1_ppm_out_res_hist_12_folded_hist;
        s0_folded_gh_reg_dup_1_hist_11_folded_hist <=
          _s0_folded_gh_dup_1_ppm_out_res_hist_11_folded_hist;
        s0_folded_gh_reg_dup_1_hist_10_folded_hist <=
          _s0_folded_gh_dup_1_ppm_out_res_hist_10_folded_hist;
        s0_folded_gh_reg_dup_1_hist_9_folded_hist <=
          _s0_folded_gh_dup_1_ppm_out_res_hist_9_folded_hist;
        s0_folded_gh_reg_dup_1_hist_8_folded_hist <=
          _s0_folded_gh_dup_1_ppm_out_res_hist_8_folded_hist;
        s0_folded_gh_reg_dup_1_hist_7_folded_hist <=
          _s0_folded_gh_dup_1_ppm_out_res_hist_7_folded_hist;
        s0_folded_gh_reg_dup_1_hist_6_folded_hist <=
          _s0_folded_gh_dup_1_ppm_out_res_hist_6_folded_hist;
        s0_folded_gh_reg_dup_1_hist_5_folded_hist <=
          _s0_folded_gh_dup_1_ppm_out_res_hist_5_folded_hist;
        s0_folded_gh_reg_dup_1_hist_4_folded_hist <=
          _s0_folded_gh_dup_1_ppm_out_res_hist_4_folded_hist;
        s0_folded_gh_reg_dup_1_hist_3_folded_hist <=
          _s0_folded_gh_dup_1_ppm_out_res_hist_3_folded_hist;
        s0_folded_gh_reg_dup_1_hist_2_folded_hist <=
          _s0_folded_gh_dup_1_ppm_out_res_hist_2_folded_hist;
        s0_folded_gh_reg_dup_1_hist_1_folded_hist <=
          _s0_folded_gh_dup_1_ppm_out_res_hist_1_folded_hist;
        s0_last_br_num_oh_reg_dup_1 <= _s0_last_br_num_oh_dup_1_ppm_out_res;
        s0_ahead_fh_oldest_bits_reg_dup_1_afhob_5_bits_0 <=
          _s0_ahead_fh_oldest_bits_dup_1_ppm_out_res_afhob_5_bits_0;
        s0_ahead_fh_oldest_bits_reg_dup_1_afhob_5_bits_1 <=
          _s0_ahead_fh_oldest_bits_dup_1_ppm_out_res_afhob_5_bits_1;
        s0_ahead_fh_oldest_bits_reg_dup_1_afhob_5_bits_2 <=
          _s0_ahead_fh_oldest_bits_dup_1_ppm_out_res_afhob_5_bits_2;
        s0_ahead_fh_oldest_bits_reg_dup_1_afhob_5_bits_3 <=
          _s0_ahead_fh_oldest_bits_dup_1_ppm_out_res_afhob_5_bits_3;
        s0_ahead_fh_oldest_bits_reg_dup_1_afhob_4_bits_0 <=
          _s0_ahead_fh_oldest_bits_dup_1_ppm_out_res_afhob_4_bits_0;
        s0_ahead_fh_oldest_bits_reg_dup_1_afhob_4_bits_1 <=
          _s0_ahead_fh_oldest_bits_dup_1_ppm_out_res_afhob_4_bits_1;
        s0_ahead_fh_oldest_bits_reg_dup_1_afhob_4_bits_2 <=
          _s0_ahead_fh_oldest_bits_dup_1_ppm_out_res_afhob_4_bits_2;
        s0_ahead_fh_oldest_bits_reg_dup_1_afhob_3_bits_0 <=
          _s0_ahead_fh_oldest_bits_dup_1_ppm_out_res_afhob_3_bits_0;
        s0_ahead_fh_oldest_bits_reg_dup_1_afhob_3_bits_1 <=
          _s0_ahead_fh_oldest_bits_dup_1_ppm_out_res_afhob_3_bits_1;
        s0_ahead_fh_oldest_bits_reg_dup_1_afhob_3_bits_2 <=
          _s0_ahead_fh_oldest_bits_dup_1_ppm_out_res_afhob_3_bits_2;
        s0_ahead_fh_oldest_bits_reg_dup_1_afhob_3_bits_3 <=
          _s0_ahead_fh_oldest_bits_dup_1_ppm_out_res_afhob_3_bits_3;
        s0_ahead_fh_oldest_bits_reg_dup_1_afhob_2_bits_0 <=
          _s0_ahead_fh_oldest_bits_dup_1_ppm_out_res_afhob_2_bits_0;
        s0_ahead_fh_oldest_bits_reg_dup_1_afhob_2_bits_1 <=
          _s0_ahead_fh_oldest_bits_dup_1_ppm_out_res_afhob_2_bits_1;
        s0_ahead_fh_oldest_bits_reg_dup_1_afhob_2_bits_2 <=
          _s0_ahead_fh_oldest_bits_dup_1_ppm_out_res_afhob_2_bits_2;
        s0_ahead_fh_oldest_bits_reg_dup_1_afhob_2_bits_3 <=
          _s0_ahead_fh_oldest_bits_dup_1_ppm_out_res_afhob_2_bits_3;
        s0_ahead_fh_oldest_bits_reg_dup_1_afhob_1_bits_0 <=
          _s0_ahead_fh_oldest_bits_dup_1_ppm_out_res_afhob_1_bits_0;
        s0_ahead_fh_oldest_bits_reg_dup_1_afhob_1_bits_1 <=
          _s0_ahead_fh_oldest_bits_dup_1_ppm_out_res_afhob_1_bits_1;
        s0_ahead_fh_oldest_bits_reg_dup_1_afhob_1_bits_2 <=
          _s0_ahead_fh_oldest_bits_dup_1_ppm_out_res_afhob_1_bits_2;
        s0_ahead_fh_oldest_bits_reg_dup_1_afhob_1_bits_3 <=
          _s0_ahead_fh_oldest_bits_dup_1_ppm_out_res_afhob_1_bits_3;
        s0_ahead_fh_oldest_bits_reg_dup_1_afhob_0_bits_0 <=
          _s0_ahead_fh_oldest_bits_dup_1_ppm_out_res_afhob_0_bits_0;
        s0_ahead_fh_oldest_bits_reg_dup_1_afhob_0_bits_1 <=
          _s0_ahead_fh_oldest_bits_dup_1_ppm_out_res_afhob_0_bits_1;
        s0_ahead_fh_oldest_bits_reg_dup_1_afhob_0_bits_2 <=
          _s0_ahead_fh_oldest_bits_dup_1_ppm_out_res_afhob_0_bits_2;
        s0_ahead_fh_oldest_bits_reg_dup_1_afhob_0_bits_3 <=
          _s0_ahead_fh_oldest_bits_dup_1_ppm_out_res_afhob_0_bits_3;
        s0_ghist_ptr_reg_dup_1_flag <= _s0_ghist_ptr_dup_1_ppm_out_res_flag;
        s0_ghist_ptr_reg_dup_1_value <= _s0_ghist_ptr_dup_1_ppm_out_res_value;
      end
      if (io_s0_stall_dup_3) begin
      end
      else begin
        s0_folded_gh_reg_dup_3_hist_17_folded_hist <=
          _s0_folded_gh_dup_3_ppm_out_res_hist_17_folded_hist;
        s0_folded_gh_reg_dup_3_hist_16_folded_hist <=
          _s0_folded_gh_dup_3_ppm_out_res_hist_16_folded_hist;
        s0_folded_gh_reg_dup_3_hist_15_folded_hist <=
          _s0_folded_gh_dup_3_ppm_out_res_hist_15_folded_hist;
        s0_folded_gh_reg_dup_3_hist_14_folded_hist <=
          _s0_folded_gh_dup_3_ppm_out_res_hist_14_folded_hist;
        s0_folded_gh_reg_dup_3_hist_13_folded_hist <=
          _s0_folded_gh_dup_3_ppm_out_res_hist_13_folded_hist;
        s0_folded_gh_reg_dup_3_hist_12_folded_hist <=
          _s0_folded_gh_dup_3_ppm_out_res_hist_12_folded_hist;
        s0_folded_gh_reg_dup_3_hist_11_folded_hist <=
          _s0_folded_gh_dup_3_ppm_out_res_hist_11_folded_hist;
        s0_folded_gh_reg_dup_3_hist_10_folded_hist <=
          _s0_folded_gh_dup_3_ppm_out_res_hist_10_folded_hist;
        s0_folded_gh_reg_dup_3_hist_9_folded_hist <=
          _s0_folded_gh_dup_3_ppm_out_res_hist_9_folded_hist;
        s0_folded_gh_reg_dup_3_hist_8_folded_hist <=
          _s0_folded_gh_dup_3_ppm_out_res_hist_8_folded_hist;
        s0_folded_gh_reg_dup_3_hist_7_folded_hist <=
          _s0_folded_gh_dup_3_ppm_out_res_hist_7_folded_hist;
        s0_folded_gh_reg_dup_3_hist_6_folded_hist <=
          _s0_folded_gh_dup_3_ppm_out_res_hist_6_folded_hist;
        s0_folded_gh_reg_dup_3_hist_5_folded_hist <=
          _s0_folded_gh_dup_3_ppm_out_res_hist_5_folded_hist;
        s0_folded_gh_reg_dup_3_hist_4_folded_hist <=
          _s0_folded_gh_dup_3_ppm_out_res_hist_4_folded_hist;
        s0_folded_gh_reg_dup_3_hist_3_folded_hist <=
          _s0_folded_gh_dup_3_ppm_out_res_hist_3_folded_hist;
        s0_folded_gh_reg_dup_3_hist_2_folded_hist <=
          _s0_folded_gh_dup_3_ppm_out_res_hist_2_folded_hist;
        s0_folded_gh_reg_dup_3_hist_1_folded_hist <=
          _s0_folded_gh_dup_3_ppm_out_res_hist_1_folded_hist;
        s0_last_br_num_oh_reg_dup_3 <= _s0_last_br_num_oh_dup_3_ppm_out_res;
        s0_ahead_fh_oldest_bits_reg_dup_3_afhob_5_bits_0 <=
          _s0_ahead_fh_oldest_bits_dup_3_ppm_out_res_afhob_5_bits_0;
        s0_ahead_fh_oldest_bits_reg_dup_3_afhob_5_bits_1 <=
          _s0_ahead_fh_oldest_bits_dup_3_ppm_out_res_afhob_5_bits_1;
        s0_ahead_fh_oldest_bits_reg_dup_3_afhob_5_bits_2 <=
          _s0_ahead_fh_oldest_bits_dup_3_ppm_out_res_afhob_5_bits_2;
        s0_ahead_fh_oldest_bits_reg_dup_3_afhob_5_bits_3 <=
          _s0_ahead_fh_oldest_bits_dup_3_ppm_out_res_afhob_5_bits_3;
        s0_ahead_fh_oldest_bits_reg_dup_3_afhob_4_bits_0 <=
          _s0_ahead_fh_oldest_bits_dup_3_ppm_out_res_afhob_4_bits_0;
        s0_ahead_fh_oldest_bits_reg_dup_3_afhob_4_bits_1 <=
          _s0_ahead_fh_oldest_bits_dup_3_ppm_out_res_afhob_4_bits_1;
        s0_ahead_fh_oldest_bits_reg_dup_3_afhob_4_bits_2 <=
          _s0_ahead_fh_oldest_bits_dup_3_ppm_out_res_afhob_4_bits_2;
        s0_ahead_fh_oldest_bits_reg_dup_3_afhob_3_bits_0 <=
          _s0_ahead_fh_oldest_bits_dup_3_ppm_out_res_afhob_3_bits_0;
        s0_ahead_fh_oldest_bits_reg_dup_3_afhob_3_bits_1 <=
          _s0_ahead_fh_oldest_bits_dup_3_ppm_out_res_afhob_3_bits_1;
        s0_ahead_fh_oldest_bits_reg_dup_3_afhob_3_bits_2 <=
          _s0_ahead_fh_oldest_bits_dup_3_ppm_out_res_afhob_3_bits_2;
        s0_ahead_fh_oldest_bits_reg_dup_3_afhob_3_bits_3 <=
          _s0_ahead_fh_oldest_bits_dup_3_ppm_out_res_afhob_3_bits_3;
        s0_ahead_fh_oldest_bits_reg_dup_3_afhob_2_bits_0 <=
          _s0_ahead_fh_oldest_bits_dup_3_ppm_out_res_afhob_2_bits_0;
        s0_ahead_fh_oldest_bits_reg_dup_3_afhob_2_bits_1 <=
          _s0_ahead_fh_oldest_bits_dup_3_ppm_out_res_afhob_2_bits_1;
        s0_ahead_fh_oldest_bits_reg_dup_3_afhob_2_bits_2 <=
          _s0_ahead_fh_oldest_bits_dup_3_ppm_out_res_afhob_2_bits_2;
        s0_ahead_fh_oldest_bits_reg_dup_3_afhob_2_bits_3 <=
          _s0_ahead_fh_oldest_bits_dup_3_ppm_out_res_afhob_2_bits_3;
        s0_ahead_fh_oldest_bits_reg_dup_3_afhob_1_bits_0 <=
          _s0_ahead_fh_oldest_bits_dup_3_ppm_out_res_afhob_1_bits_0;
        s0_ahead_fh_oldest_bits_reg_dup_3_afhob_1_bits_1 <=
          _s0_ahead_fh_oldest_bits_dup_3_ppm_out_res_afhob_1_bits_1;
        s0_ahead_fh_oldest_bits_reg_dup_3_afhob_1_bits_2 <=
          _s0_ahead_fh_oldest_bits_dup_3_ppm_out_res_afhob_1_bits_2;
        s0_ahead_fh_oldest_bits_reg_dup_3_afhob_1_bits_3 <=
          _s0_ahead_fh_oldest_bits_dup_3_ppm_out_res_afhob_1_bits_3;
        s0_ahead_fh_oldest_bits_reg_dup_3_afhob_0_bits_0 <=
          _s0_ahead_fh_oldest_bits_dup_3_ppm_out_res_afhob_0_bits_0;
        s0_ahead_fh_oldest_bits_reg_dup_3_afhob_0_bits_1 <=
          _s0_ahead_fh_oldest_bits_dup_3_ppm_out_res_afhob_0_bits_1;
        s0_ahead_fh_oldest_bits_reg_dup_3_afhob_0_bits_2 <=
          _s0_ahead_fh_oldest_bits_dup_3_ppm_out_res_afhob_0_bits_2;
        s0_ahead_fh_oldest_bits_reg_dup_3_afhob_0_bits_3 <=
          _s0_ahead_fh_oldest_bits_dup_3_ppm_out_res_afhob_0_bits_3;
        s0_ghist_ptr_reg_dup_3_flag <= _s0_ghist_ptr_dup_3_ppm_out_res_flag;
        s0_ghist_ptr_reg_dup_3_value <= _s0_ghist_ptr_dup_3_ppm_out_res_value;
      end
      if (io_s0_fire_dup_1) begin
        s1_folded_gh_dup_1_hist_17_folded_hist <=
          _s0_folded_gh_dup_1_ppm_out_res_hist_17_folded_hist;
        s1_folded_gh_dup_1_hist_16_folded_hist <=
          _s0_folded_gh_dup_1_ppm_out_res_hist_16_folded_hist;
        s1_folded_gh_dup_1_hist_15_folded_hist <=
          _s0_folded_gh_dup_1_ppm_out_res_hist_15_folded_hist;
        s1_folded_gh_dup_1_hist_14_folded_hist <=
          _s0_folded_gh_dup_1_ppm_out_res_hist_14_folded_hist;
        s1_folded_gh_dup_1_hist_13_folded_hist <=
          _s0_folded_gh_dup_1_ppm_out_res_hist_13_folded_hist;
        s1_folded_gh_dup_1_hist_12_folded_hist <=
          _s0_folded_gh_dup_1_ppm_out_res_hist_12_folded_hist;
        s1_folded_gh_dup_1_hist_11_folded_hist <=
          _s0_folded_gh_dup_1_ppm_out_res_hist_11_folded_hist;
        s1_folded_gh_dup_1_hist_10_folded_hist <=
          _s0_folded_gh_dup_1_ppm_out_res_hist_10_folded_hist;
        s1_folded_gh_dup_1_hist_9_folded_hist <=
          _s0_folded_gh_dup_1_ppm_out_res_hist_9_folded_hist;
        s1_folded_gh_dup_1_hist_8_folded_hist <=
          _s0_folded_gh_dup_1_ppm_out_res_hist_8_folded_hist;
        s1_folded_gh_dup_1_hist_7_folded_hist <=
          _s0_folded_gh_dup_1_ppm_out_res_hist_7_folded_hist;
        s1_folded_gh_dup_1_hist_6_folded_hist <=
          _s0_folded_gh_dup_1_ppm_out_res_hist_6_folded_hist;
        s1_folded_gh_dup_1_hist_5_folded_hist <=
          _s0_folded_gh_dup_1_ppm_out_res_hist_5_folded_hist;
        s1_folded_gh_dup_1_hist_4_folded_hist <=
          _s0_folded_gh_dup_1_ppm_out_res_hist_4_folded_hist;
        s1_folded_gh_dup_1_hist_3_folded_hist <=
          _s0_folded_gh_dup_1_ppm_out_res_hist_3_folded_hist;
        s1_folded_gh_dup_1_hist_2_folded_hist <=
          _s0_folded_gh_dup_1_ppm_out_res_hist_2_folded_hist;
        s1_folded_gh_dup_1_hist_1_folded_hist <=
          _s0_folded_gh_dup_1_ppm_out_res_hist_1_folded_hist;
        s1_folded_gh_dup_3_hist_17_folded_hist <=
          _s0_folded_gh_dup_3_ppm_out_res_hist_17_folded_hist;
        s1_folded_gh_dup_3_hist_16_folded_hist <=
          _s0_folded_gh_dup_3_ppm_out_res_hist_16_folded_hist;
        s1_folded_gh_dup_3_hist_15_folded_hist <=
          _s0_folded_gh_dup_3_ppm_out_res_hist_15_folded_hist;
        s1_folded_gh_dup_3_hist_14_folded_hist <=
          _s0_folded_gh_dup_3_ppm_out_res_hist_14_folded_hist;
        s1_folded_gh_dup_3_hist_13_folded_hist <=
          _s0_folded_gh_dup_3_ppm_out_res_hist_13_folded_hist;
        s1_folded_gh_dup_3_hist_12_folded_hist <=
          _s0_folded_gh_dup_3_ppm_out_res_hist_12_folded_hist;
        s1_folded_gh_dup_3_hist_11_folded_hist <=
          _s0_folded_gh_dup_3_ppm_out_res_hist_11_folded_hist;
        s1_folded_gh_dup_3_hist_10_folded_hist <=
          _s0_folded_gh_dup_3_ppm_out_res_hist_10_folded_hist;
        s1_folded_gh_dup_3_hist_9_folded_hist <=
          _s0_folded_gh_dup_3_ppm_out_res_hist_9_folded_hist;
        s1_folded_gh_dup_3_hist_8_folded_hist <=
          _s0_folded_gh_dup_3_ppm_out_res_hist_8_folded_hist;
        s1_folded_gh_dup_3_hist_7_folded_hist <=
          _s0_folded_gh_dup_3_ppm_out_res_hist_7_folded_hist;
        s1_folded_gh_dup_3_hist_6_folded_hist <=
          _s0_folded_gh_dup_3_ppm_out_res_hist_6_folded_hist;
        s1_folded_gh_dup_3_hist_5_folded_hist <=
          _s0_folded_gh_dup_3_ppm_out_res_hist_5_folded_hist;
        s1_folded_gh_dup_3_hist_4_folded_hist <=
          _s0_folded_gh_dup_3_ppm_out_res_hist_4_folded_hist;
        s1_folded_gh_dup_3_hist_3_folded_hist <=
          _s0_folded_gh_dup_3_ppm_out_res_hist_3_folded_hist;
        s1_folded_gh_dup_3_hist_2_folded_hist <=
          _s0_folded_gh_dup_3_ppm_out_res_hist_2_folded_hist;
        s1_folded_gh_dup_3_hist_1_folded_hist <=
          _s0_folded_gh_dup_3_ppm_out_res_hist_1_folded_hist;
        s1_last_br_num_oh_dup_1 <= _s0_last_br_num_oh_dup_1_ppm_out_res;
        s1_last_br_num_oh_dup_3 <= _s0_last_br_num_oh_dup_3_ppm_out_res;
        s1_ahead_fh_oldest_bits_dup_1_afhob_5_bits_0 <=
          _s0_ahead_fh_oldest_bits_dup_1_ppm_out_res_afhob_5_bits_0;
        s1_ahead_fh_oldest_bits_dup_1_afhob_5_bits_1 <=
          _s0_ahead_fh_oldest_bits_dup_1_ppm_out_res_afhob_5_bits_1;
        s1_ahead_fh_oldest_bits_dup_1_afhob_5_bits_2 <=
          _s0_ahead_fh_oldest_bits_dup_1_ppm_out_res_afhob_5_bits_2;
        s1_ahead_fh_oldest_bits_dup_1_afhob_5_bits_3 <=
          _s0_ahead_fh_oldest_bits_dup_1_ppm_out_res_afhob_5_bits_3;
        s1_ahead_fh_oldest_bits_dup_1_afhob_4_bits_0 <=
          _s0_ahead_fh_oldest_bits_dup_1_ppm_out_res_afhob_4_bits_0;
        s1_ahead_fh_oldest_bits_dup_1_afhob_4_bits_1 <=
          _s0_ahead_fh_oldest_bits_dup_1_ppm_out_res_afhob_4_bits_1;
        s1_ahead_fh_oldest_bits_dup_1_afhob_4_bits_2 <=
          _s0_ahead_fh_oldest_bits_dup_1_ppm_out_res_afhob_4_bits_2;
        s1_ahead_fh_oldest_bits_dup_1_afhob_3_bits_0 <=
          _s0_ahead_fh_oldest_bits_dup_1_ppm_out_res_afhob_3_bits_0;
        s1_ahead_fh_oldest_bits_dup_1_afhob_3_bits_1 <=
          _s0_ahead_fh_oldest_bits_dup_1_ppm_out_res_afhob_3_bits_1;
        s1_ahead_fh_oldest_bits_dup_1_afhob_3_bits_2 <=
          _s0_ahead_fh_oldest_bits_dup_1_ppm_out_res_afhob_3_bits_2;
        s1_ahead_fh_oldest_bits_dup_1_afhob_3_bits_3 <=
          _s0_ahead_fh_oldest_bits_dup_1_ppm_out_res_afhob_3_bits_3;
        s1_ahead_fh_oldest_bits_dup_1_afhob_2_bits_0 <=
          _s0_ahead_fh_oldest_bits_dup_1_ppm_out_res_afhob_2_bits_0;
        s1_ahead_fh_oldest_bits_dup_1_afhob_2_bits_1 <=
          _s0_ahead_fh_oldest_bits_dup_1_ppm_out_res_afhob_2_bits_1;
        s1_ahead_fh_oldest_bits_dup_1_afhob_2_bits_2 <=
          _s0_ahead_fh_oldest_bits_dup_1_ppm_out_res_afhob_2_bits_2;
        s1_ahead_fh_oldest_bits_dup_1_afhob_2_bits_3 <=
          _s0_ahead_fh_oldest_bits_dup_1_ppm_out_res_afhob_2_bits_3;
        s1_ahead_fh_oldest_bits_dup_1_afhob_1_bits_0 <=
          _s0_ahead_fh_oldest_bits_dup_1_ppm_out_res_afhob_1_bits_0;
        s1_ahead_fh_oldest_bits_dup_1_afhob_1_bits_1 <=
          _s0_ahead_fh_oldest_bits_dup_1_ppm_out_res_afhob_1_bits_1;
        s1_ahead_fh_oldest_bits_dup_1_afhob_1_bits_2 <=
          _s0_ahead_fh_oldest_bits_dup_1_ppm_out_res_afhob_1_bits_2;
        s1_ahead_fh_oldest_bits_dup_1_afhob_1_bits_3 <=
          _s0_ahead_fh_oldest_bits_dup_1_ppm_out_res_afhob_1_bits_3;
        s1_ahead_fh_oldest_bits_dup_1_afhob_0_bits_0 <=
          _s0_ahead_fh_oldest_bits_dup_1_ppm_out_res_afhob_0_bits_0;
        s1_ahead_fh_oldest_bits_dup_1_afhob_0_bits_1 <=
          _s0_ahead_fh_oldest_bits_dup_1_ppm_out_res_afhob_0_bits_1;
        s1_ahead_fh_oldest_bits_dup_1_afhob_0_bits_2 <=
          _s0_ahead_fh_oldest_bits_dup_1_ppm_out_res_afhob_0_bits_2;
        s1_ahead_fh_oldest_bits_dup_1_afhob_0_bits_3 <=
          _s0_ahead_fh_oldest_bits_dup_1_ppm_out_res_afhob_0_bits_3;
        s1_ahead_fh_oldest_bits_dup_3_afhob_5_bits_0 <=
          _s0_ahead_fh_oldest_bits_dup_3_ppm_out_res_afhob_5_bits_0;
        s1_ahead_fh_oldest_bits_dup_3_afhob_5_bits_1 <=
          _s0_ahead_fh_oldest_bits_dup_3_ppm_out_res_afhob_5_bits_1;
        s1_ahead_fh_oldest_bits_dup_3_afhob_5_bits_2 <=
          _s0_ahead_fh_oldest_bits_dup_3_ppm_out_res_afhob_5_bits_2;
        s1_ahead_fh_oldest_bits_dup_3_afhob_5_bits_3 <=
          _s0_ahead_fh_oldest_bits_dup_3_ppm_out_res_afhob_5_bits_3;
        s1_ahead_fh_oldest_bits_dup_3_afhob_4_bits_0 <=
          _s0_ahead_fh_oldest_bits_dup_3_ppm_out_res_afhob_4_bits_0;
        s1_ahead_fh_oldest_bits_dup_3_afhob_4_bits_1 <=
          _s0_ahead_fh_oldest_bits_dup_3_ppm_out_res_afhob_4_bits_1;
        s1_ahead_fh_oldest_bits_dup_3_afhob_4_bits_2 <=
          _s0_ahead_fh_oldest_bits_dup_3_ppm_out_res_afhob_4_bits_2;
        s1_ahead_fh_oldest_bits_dup_3_afhob_3_bits_0 <=
          _s0_ahead_fh_oldest_bits_dup_3_ppm_out_res_afhob_3_bits_0;
        s1_ahead_fh_oldest_bits_dup_3_afhob_3_bits_1 <=
          _s0_ahead_fh_oldest_bits_dup_3_ppm_out_res_afhob_3_bits_1;
        s1_ahead_fh_oldest_bits_dup_3_afhob_3_bits_2 <=
          _s0_ahead_fh_oldest_bits_dup_3_ppm_out_res_afhob_3_bits_2;
        s1_ahead_fh_oldest_bits_dup_3_afhob_3_bits_3 <=
          _s0_ahead_fh_oldest_bits_dup_3_ppm_out_res_afhob_3_bits_3;
        s1_ahead_fh_oldest_bits_dup_3_afhob_2_bits_0 <=
          _s0_ahead_fh_oldest_bits_dup_3_ppm_out_res_afhob_2_bits_0;
        s1_ahead_fh_oldest_bits_dup_3_afhob_2_bits_1 <=
          _s0_ahead_fh_oldest_bits_dup_3_ppm_out_res_afhob_2_bits_1;
        s1_ahead_fh_oldest_bits_dup_3_afhob_2_bits_2 <=
          _s0_ahead_fh_oldest_bits_dup_3_ppm_out_res_afhob_2_bits_2;
        s1_ahead_fh_oldest_bits_dup_3_afhob_2_bits_3 <=
          _s0_ahead_fh_oldest_bits_dup_3_ppm_out_res_afhob_2_bits_3;
        s1_ahead_fh_oldest_bits_dup_3_afhob_1_bits_0 <=
          _s0_ahead_fh_oldest_bits_dup_3_ppm_out_res_afhob_1_bits_0;
        s1_ahead_fh_oldest_bits_dup_3_afhob_1_bits_1 <=
          _s0_ahead_fh_oldest_bits_dup_3_ppm_out_res_afhob_1_bits_1;
        s1_ahead_fh_oldest_bits_dup_3_afhob_1_bits_2 <=
          _s0_ahead_fh_oldest_bits_dup_3_ppm_out_res_afhob_1_bits_2;
        s1_ahead_fh_oldest_bits_dup_3_afhob_1_bits_3 <=
          _s0_ahead_fh_oldest_bits_dup_3_ppm_out_res_afhob_1_bits_3;
        s1_ahead_fh_oldest_bits_dup_3_afhob_0_bits_0 <=
          _s0_ahead_fh_oldest_bits_dup_3_ppm_out_res_afhob_0_bits_0;
        s1_ahead_fh_oldest_bits_dup_3_afhob_0_bits_1 <=
          _s0_ahead_fh_oldest_bits_dup_3_ppm_out_res_afhob_0_bits_1;
        s1_ahead_fh_oldest_bits_dup_3_afhob_0_bits_2 <=
          _s0_ahead_fh_oldest_bits_dup_3_ppm_out_res_afhob_0_bits_2;
        s1_ahead_fh_oldest_bits_dup_3_afhob_0_bits_3 <=
          _s0_ahead_fh_oldest_bits_dup_3_ppm_out_res_afhob_0_bits_3;
        s1_ghist_ptr_dup_0_flag <= _s0_ghist_ptr_dup_0_ppm_out_res_flag;
        s1_ghist_ptr_dup_0_value <= _s0_ghist_ptr_dup_0_ppm_out_res_value;
        s1_ghist_ptr_dup_1_flag <= _s0_ghist_ptr_dup_1_ppm_out_res_flag;
        s1_ghist_ptr_dup_1_value <= _s0_ghist_ptr_dup_1_ppm_out_res_value;
        s1_ghist_ptr_dup_2_flag <= _s0_ghist_ptr_dup_2_ppm_out_res_flag;
        s1_ghist_ptr_dup_2_value <= _s0_ghist_ptr_dup_2_ppm_out_res_value;
        s1_ghist_ptr_dup_3_flag <= _s0_ghist_ptr_dup_3_ppm_out_res_flag;
        s1_ghist_ptr_dup_3_value <= _s0_ghist_ptr_dup_3_ppm_out_res_value;
      end
      if (io_s1_fire_dup_1) begin
        s2_folded_gh_dup_1_hist_17_folded_hist <= s1_folded_gh_dup_1_hist_17_folded_hist;
        s2_folded_gh_dup_1_hist_16_folded_hist <= s1_folded_gh_dup_1_hist_16_folded_hist;
        s2_folded_gh_dup_1_hist_15_folded_hist <= s1_folded_gh_dup_1_hist_15_folded_hist;
        s2_folded_gh_dup_1_hist_14_folded_hist <= s1_folded_gh_dup_1_hist_14_folded_hist;
        s2_folded_gh_dup_1_hist_13_folded_hist <= s1_folded_gh_dup_1_hist_13_folded_hist;
        s2_folded_gh_dup_1_hist_12_folded_hist <= s1_folded_gh_dup_1_hist_12_folded_hist;
        s2_folded_gh_dup_1_hist_11_folded_hist <= s1_folded_gh_dup_1_hist_11_folded_hist;
        s2_folded_gh_dup_1_hist_10_folded_hist <= s1_folded_gh_dup_1_hist_10_folded_hist;
        s2_folded_gh_dup_1_hist_9_folded_hist <= s1_folded_gh_dup_1_hist_9_folded_hist;
        s2_folded_gh_dup_1_hist_8_folded_hist <= s1_folded_gh_dup_1_hist_8_folded_hist;
        s2_folded_gh_dup_1_hist_7_folded_hist <= s1_folded_gh_dup_1_hist_7_folded_hist;
        s2_folded_gh_dup_1_hist_6_folded_hist <= s1_folded_gh_dup_1_hist_6_folded_hist;
        s2_folded_gh_dup_1_hist_5_folded_hist <= s1_folded_gh_dup_1_hist_5_folded_hist;
        s2_folded_gh_dup_1_hist_4_folded_hist <= s1_folded_gh_dup_1_hist_4_folded_hist;
        s2_folded_gh_dup_1_hist_3_folded_hist <= s1_folded_gh_dup_1_hist_3_folded_hist;
        s2_folded_gh_dup_1_hist_2_folded_hist <= s1_folded_gh_dup_1_hist_2_folded_hist;
        s2_folded_gh_dup_1_hist_1_folded_hist <= s1_folded_gh_dup_1_hist_1_folded_hist;
        s2_folded_gh_dup_3_hist_17_folded_hist <= s1_folded_gh_dup_3_hist_17_folded_hist;
        s2_folded_gh_dup_3_hist_16_folded_hist <= s1_folded_gh_dup_3_hist_16_folded_hist;
        s2_folded_gh_dup_3_hist_15_folded_hist <= s1_folded_gh_dup_3_hist_15_folded_hist;
        s2_folded_gh_dup_3_hist_14_folded_hist <= s1_folded_gh_dup_3_hist_14_folded_hist;
        s2_folded_gh_dup_3_hist_13_folded_hist <= s1_folded_gh_dup_3_hist_13_folded_hist;
        s2_folded_gh_dup_3_hist_12_folded_hist <= s1_folded_gh_dup_3_hist_12_folded_hist;
        s2_folded_gh_dup_3_hist_11_folded_hist <= s1_folded_gh_dup_3_hist_11_folded_hist;
        s2_folded_gh_dup_3_hist_10_folded_hist <= s1_folded_gh_dup_3_hist_10_folded_hist;
        s2_folded_gh_dup_3_hist_9_folded_hist <= s1_folded_gh_dup_3_hist_9_folded_hist;
        s2_folded_gh_dup_3_hist_8_folded_hist <= s1_folded_gh_dup_3_hist_8_folded_hist;
        s2_folded_gh_dup_3_hist_7_folded_hist <= s1_folded_gh_dup_3_hist_7_folded_hist;
        s2_folded_gh_dup_3_hist_6_folded_hist <= s1_folded_gh_dup_3_hist_6_folded_hist;
        s2_folded_gh_dup_3_hist_5_folded_hist <= s1_folded_gh_dup_3_hist_5_folded_hist;
        s2_folded_gh_dup_3_hist_4_folded_hist <= s1_folded_gh_dup_3_hist_4_folded_hist;
        s2_folded_gh_dup_3_hist_3_folded_hist <= s1_folded_gh_dup_3_hist_3_folded_hist;
        s2_folded_gh_dup_3_hist_2_folded_hist <= s1_folded_gh_dup_3_hist_2_folded_hist;
        s2_folded_gh_dup_3_hist_1_folded_hist <= s1_folded_gh_dup_3_hist_1_folded_hist;
        s2_last_br_num_oh_dup_1 <= s1_last_br_num_oh_dup_1;
        s2_last_br_num_oh_dup_3 <= s1_last_br_num_oh_dup_3;
        s2_ahead_fh_oldest_bits_dup_1_afhob_5_bits_0 <=
          s1_ahead_fh_oldest_bits_dup_1_afhob_5_bits_0;
        s2_ahead_fh_oldest_bits_dup_1_afhob_5_bits_1 <=
          s1_ahead_fh_oldest_bits_dup_1_afhob_5_bits_1;
        s2_ahead_fh_oldest_bits_dup_1_afhob_5_bits_2 <=
          s1_ahead_fh_oldest_bits_dup_1_afhob_5_bits_2;
        s2_ahead_fh_oldest_bits_dup_1_afhob_5_bits_3 <=
          s1_ahead_fh_oldest_bits_dup_1_afhob_5_bits_3;
        s2_ahead_fh_oldest_bits_dup_1_afhob_4_bits_0 <=
          s1_ahead_fh_oldest_bits_dup_1_afhob_4_bits_0;
        s2_ahead_fh_oldest_bits_dup_1_afhob_4_bits_1 <=
          s1_ahead_fh_oldest_bits_dup_1_afhob_4_bits_1;
        s2_ahead_fh_oldest_bits_dup_1_afhob_4_bits_2 <=
          s1_ahead_fh_oldest_bits_dup_1_afhob_4_bits_2;
        s2_ahead_fh_oldest_bits_dup_1_afhob_3_bits_0 <=
          s1_ahead_fh_oldest_bits_dup_1_afhob_3_bits_0;
        s2_ahead_fh_oldest_bits_dup_1_afhob_3_bits_1 <=
          s1_ahead_fh_oldest_bits_dup_1_afhob_3_bits_1;
        s2_ahead_fh_oldest_bits_dup_1_afhob_3_bits_2 <=
          s1_ahead_fh_oldest_bits_dup_1_afhob_3_bits_2;
        s2_ahead_fh_oldest_bits_dup_1_afhob_3_bits_3 <=
          s1_ahead_fh_oldest_bits_dup_1_afhob_3_bits_3;
        s2_ahead_fh_oldest_bits_dup_1_afhob_2_bits_0 <=
          s1_ahead_fh_oldest_bits_dup_1_afhob_2_bits_0;
        s2_ahead_fh_oldest_bits_dup_1_afhob_2_bits_1 <=
          s1_ahead_fh_oldest_bits_dup_1_afhob_2_bits_1;
        s2_ahead_fh_oldest_bits_dup_1_afhob_2_bits_2 <=
          s1_ahead_fh_oldest_bits_dup_1_afhob_2_bits_2;
        s2_ahead_fh_oldest_bits_dup_1_afhob_2_bits_3 <=
          s1_ahead_fh_oldest_bits_dup_1_afhob_2_bits_3;
        s2_ahead_fh_oldest_bits_dup_1_afhob_1_bits_0 <=
          s1_ahead_fh_oldest_bits_dup_1_afhob_1_bits_0;
        s2_ahead_fh_oldest_bits_dup_1_afhob_1_bits_1 <=
          s1_ahead_fh_oldest_bits_dup_1_afhob_1_bits_1;
        s2_ahead_fh_oldest_bits_dup_1_afhob_1_bits_2 <=
          s1_ahead_fh_oldest_bits_dup_1_afhob_1_bits_2;
        s2_ahead_fh_oldest_bits_dup_1_afhob_1_bits_3 <=
          s1_ahead_fh_oldest_bits_dup_1_afhob_1_bits_3;
        s2_ahead_fh_oldest_bits_dup_1_afhob_0_bits_0 <=
          s1_ahead_fh_oldest_bits_dup_1_afhob_0_bits_0;
        s2_ahead_fh_oldest_bits_dup_1_afhob_0_bits_1 <=
          s1_ahead_fh_oldest_bits_dup_1_afhob_0_bits_1;
        s2_ahead_fh_oldest_bits_dup_1_afhob_0_bits_2 <=
          s1_ahead_fh_oldest_bits_dup_1_afhob_0_bits_2;
        s2_ahead_fh_oldest_bits_dup_1_afhob_0_bits_3 <=
          s1_ahead_fh_oldest_bits_dup_1_afhob_0_bits_3;
        s2_ahead_fh_oldest_bits_dup_3_afhob_5_bits_0 <=
          s1_ahead_fh_oldest_bits_dup_3_afhob_5_bits_0;
        s2_ahead_fh_oldest_bits_dup_3_afhob_5_bits_1 <=
          s1_ahead_fh_oldest_bits_dup_3_afhob_5_bits_1;
        s2_ahead_fh_oldest_bits_dup_3_afhob_5_bits_2 <=
          s1_ahead_fh_oldest_bits_dup_3_afhob_5_bits_2;
        s2_ahead_fh_oldest_bits_dup_3_afhob_5_bits_3 <=
          s1_ahead_fh_oldest_bits_dup_3_afhob_5_bits_3;
        s2_ahead_fh_oldest_bits_dup_3_afhob_4_bits_0 <=
          s1_ahead_fh_oldest_bits_dup_3_afhob_4_bits_0;
        s2_ahead_fh_oldest_bits_dup_3_afhob_4_bits_1 <=
          s1_ahead_fh_oldest_bits_dup_3_afhob_4_bits_1;
        s2_ahead_fh_oldest_bits_dup_3_afhob_4_bits_2 <=
          s1_ahead_fh_oldest_bits_dup_3_afhob_4_bits_2;
        s2_ahead_fh_oldest_bits_dup_3_afhob_3_bits_0 <=
          s1_ahead_fh_oldest_bits_dup_3_afhob_3_bits_0;
        s2_ahead_fh_oldest_bits_dup_3_afhob_3_bits_1 <=
          s1_ahead_fh_oldest_bits_dup_3_afhob_3_bits_1;
        s2_ahead_fh_oldest_bits_dup_3_afhob_3_bits_2 <=
          s1_ahead_fh_oldest_bits_dup_3_afhob_3_bits_2;
        s2_ahead_fh_oldest_bits_dup_3_afhob_3_bits_3 <=
          s1_ahead_fh_oldest_bits_dup_3_afhob_3_bits_3;
        s2_ahead_fh_oldest_bits_dup_3_afhob_2_bits_0 <=
          s1_ahead_fh_oldest_bits_dup_3_afhob_2_bits_0;
        s2_ahead_fh_oldest_bits_dup_3_afhob_2_bits_1 <=
          s1_ahead_fh_oldest_bits_dup_3_afhob_2_bits_1;
        s2_ahead_fh_oldest_bits_dup_3_afhob_2_bits_2 <=
          s1_ahead_fh_oldest_bits_dup_3_afhob_2_bits_2;
        s2_ahead_fh_oldest_bits_dup_3_afhob_2_bits_3 <=
          s1_ahead_fh_oldest_bits_dup_3_afhob_2_bits_3;
        s2_ahead_fh_oldest_bits_dup_3_afhob_1_bits_0 <=
          s1_ahead_fh_oldest_bits_dup_3_afhob_1_bits_0;
        s2_ahead_fh_oldest_bits_dup_3_afhob_1_bits_1 <=
          s1_ahead_fh_oldest_bits_dup_3_afhob_1_bits_1;
        s2_ahead_fh_oldest_bits_dup_3_afhob_1_bits_2 <=
          s1_ahead_fh_oldest_bits_dup_3_afhob_1_bits_2;
        s2_ahead_fh_oldest_bits_dup_3_afhob_1_bits_3 <=
          s1_ahead_fh_oldest_bits_dup_3_afhob_1_bits_3;
        s2_ahead_fh_oldest_bits_dup_3_afhob_0_bits_0 <=
          s1_ahead_fh_oldest_bits_dup_3_afhob_0_bits_0;
        s2_ahead_fh_oldest_bits_dup_3_afhob_0_bits_1 <=
          s1_ahead_fh_oldest_bits_dup_3_afhob_0_bits_1;
        s2_ahead_fh_oldest_bits_dup_3_afhob_0_bits_2 <=
          s1_ahead_fh_oldest_bits_dup_3_afhob_0_bits_2;
        s2_ahead_fh_oldest_bits_dup_3_afhob_0_bits_3 <=
          s1_ahead_fh_oldest_bits_dup_3_afhob_0_bits_3;
        s2_ghist_ptr_dup_0_flag <= s1_ghist_ptr_dup_0_flag;
        s2_ghist_ptr_dup_0_value <= s1_ghist_ptr_dup_0_value;
        s2_ghist_ptr_dup_1_flag <= s1_ghist_ptr_dup_1_flag;
        s2_ghist_ptr_dup_1_value <= s1_ghist_ptr_dup_1_value;
        s2_ghist_ptr_dup_2_flag <= s1_ghist_ptr_dup_2_flag;
        s2_ghist_ptr_dup_2_value <= s1_ghist_ptr_dup_2_value;
        s2_ghist_ptr_dup_3_flag <= s1_ghist_ptr_dup_3_flag;
        s2_ghist_ptr_dup_3_value <= s1_ghist_ptr_dup_3_value;
      end
      if (io_s2_fire_dup_1) begin
        s3_folded_gh_dup_1_hist_17_folded_hist <= s2_folded_gh_dup_1_hist_17_folded_hist;
        s3_folded_gh_dup_1_hist_16_folded_hist <= s2_folded_gh_dup_1_hist_16_folded_hist;
        s3_folded_gh_dup_1_hist_15_folded_hist <= s2_folded_gh_dup_1_hist_15_folded_hist;
        s3_folded_gh_dup_1_hist_14_folded_hist <= s2_folded_gh_dup_1_hist_14_folded_hist;
        s3_folded_gh_dup_1_hist_13_folded_hist <= s2_folded_gh_dup_1_hist_13_folded_hist;
        s3_folded_gh_dup_1_hist_12_folded_hist <= s2_folded_gh_dup_1_hist_12_folded_hist;
        s3_folded_gh_dup_1_hist_11_folded_hist <= s2_folded_gh_dup_1_hist_11_folded_hist;
        s3_folded_gh_dup_1_hist_10_folded_hist <= s2_folded_gh_dup_1_hist_10_folded_hist;
        s3_folded_gh_dup_1_hist_9_folded_hist <= s2_folded_gh_dup_1_hist_9_folded_hist;
        s3_folded_gh_dup_1_hist_8_folded_hist <= s2_folded_gh_dup_1_hist_8_folded_hist;
        s3_folded_gh_dup_1_hist_7_folded_hist <= s2_folded_gh_dup_1_hist_7_folded_hist;
        s3_folded_gh_dup_1_hist_6_folded_hist <= s2_folded_gh_dup_1_hist_6_folded_hist;
        s3_folded_gh_dup_1_hist_5_folded_hist <= s2_folded_gh_dup_1_hist_5_folded_hist;
        s3_folded_gh_dup_1_hist_4_folded_hist <= s2_folded_gh_dup_1_hist_4_folded_hist;
        s3_folded_gh_dup_1_hist_3_folded_hist <= s2_folded_gh_dup_1_hist_3_folded_hist;
        s3_folded_gh_dup_1_hist_2_folded_hist <= s2_folded_gh_dup_1_hist_2_folded_hist;
        s3_folded_gh_dup_1_hist_1_folded_hist <= s2_folded_gh_dup_1_hist_1_folded_hist;
        s3_folded_gh_dup_3_hist_17_folded_hist <= s2_folded_gh_dup_3_hist_17_folded_hist;
        s3_folded_gh_dup_3_hist_16_folded_hist <= s2_folded_gh_dup_3_hist_16_folded_hist;
        s3_folded_gh_dup_3_hist_15_folded_hist <= s2_folded_gh_dup_3_hist_15_folded_hist;
        s3_folded_gh_dup_3_hist_14_folded_hist <= s2_folded_gh_dup_3_hist_14_folded_hist;
        s3_folded_gh_dup_3_hist_13_folded_hist <= s2_folded_gh_dup_3_hist_13_folded_hist;
        s3_folded_gh_dup_3_hist_12_folded_hist <= s2_folded_gh_dup_3_hist_12_folded_hist;
        s3_folded_gh_dup_3_hist_11_folded_hist <= s2_folded_gh_dup_3_hist_11_folded_hist;
        s3_folded_gh_dup_3_hist_10_folded_hist <= s2_folded_gh_dup_3_hist_10_folded_hist;
        s3_folded_gh_dup_3_hist_9_folded_hist <= s2_folded_gh_dup_3_hist_9_folded_hist;
        s3_folded_gh_dup_3_hist_8_folded_hist <= s2_folded_gh_dup_3_hist_8_folded_hist;
        s3_folded_gh_dup_3_hist_7_folded_hist <= s2_folded_gh_dup_3_hist_7_folded_hist;
        s3_folded_gh_dup_3_hist_6_folded_hist <= s2_folded_gh_dup_3_hist_6_folded_hist;
        s3_folded_gh_dup_3_hist_5_folded_hist <= s2_folded_gh_dup_3_hist_5_folded_hist;
        s3_folded_gh_dup_3_hist_4_folded_hist <= s2_folded_gh_dup_3_hist_4_folded_hist;
        s3_folded_gh_dup_3_hist_3_folded_hist <= s2_folded_gh_dup_3_hist_3_folded_hist;
        s3_folded_gh_dup_3_hist_2_folded_hist <= s2_folded_gh_dup_3_hist_2_folded_hist;
        s3_folded_gh_dup_3_hist_1_folded_hist <= s2_folded_gh_dup_3_hist_1_folded_hist;
        s3_last_br_num_oh_dup_1 <= s2_last_br_num_oh_dup_1;
        s3_last_br_num_oh_dup_3 <= s2_last_br_num_oh_dup_3;
        s3_ahead_fh_oldest_bits_dup_1_afhob_5_bits_0 <=
          s2_ahead_fh_oldest_bits_dup_1_afhob_5_bits_0;
        s3_ahead_fh_oldest_bits_dup_1_afhob_5_bits_1 <=
          s2_ahead_fh_oldest_bits_dup_1_afhob_5_bits_1;
        s3_ahead_fh_oldest_bits_dup_1_afhob_5_bits_2 <=
          s2_ahead_fh_oldest_bits_dup_1_afhob_5_bits_2;
        s3_ahead_fh_oldest_bits_dup_1_afhob_5_bits_3 <=
          s2_ahead_fh_oldest_bits_dup_1_afhob_5_bits_3;
        s3_ahead_fh_oldest_bits_dup_1_afhob_4_bits_0 <=
          s2_ahead_fh_oldest_bits_dup_1_afhob_4_bits_0;
        s3_ahead_fh_oldest_bits_dup_1_afhob_4_bits_1 <=
          s2_ahead_fh_oldest_bits_dup_1_afhob_4_bits_1;
        s3_ahead_fh_oldest_bits_dup_1_afhob_4_bits_2 <=
          s2_ahead_fh_oldest_bits_dup_1_afhob_4_bits_2;
        s3_ahead_fh_oldest_bits_dup_1_afhob_3_bits_0 <=
          s2_ahead_fh_oldest_bits_dup_1_afhob_3_bits_0;
        s3_ahead_fh_oldest_bits_dup_1_afhob_3_bits_1 <=
          s2_ahead_fh_oldest_bits_dup_1_afhob_3_bits_1;
        s3_ahead_fh_oldest_bits_dup_1_afhob_3_bits_2 <=
          s2_ahead_fh_oldest_bits_dup_1_afhob_3_bits_2;
        s3_ahead_fh_oldest_bits_dup_1_afhob_3_bits_3 <=
          s2_ahead_fh_oldest_bits_dup_1_afhob_3_bits_3;
        s3_ahead_fh_oldest_bits_dup_1_afhob_2_bits_0 <=
          s2_ahead_fh_oldest_bits_dup_1_afhob_2_bits_0;
        s3_ahead_fh_oldest_bits_dup_1_afhob_2_bits_1 <=
          s2_ahead_fh_oldest_bits_dup_1_afhob_2_bits_1;
        s3_ahead_fh_oldest_bits_dup_1_afhob_2_bits_2 <=
          s2_ahead_fh_oldest_bits_dup_1_afhob_2_bits_2;
        s3_ahead_fh_oldest_bits_dup_1_afhob_2_bits_3 <=
          s2_ahead_fh_oldest_bits_dup_1_afhob_2_bits_3;
        s3_ahead_fh_oldest_bits_dup_1_afhob_1_bits_0 <=
          s2_ahead_fh_oldest_bits_dup_1_afhob_1_bits_0;
        s3_ahead_fh_oldest_bits_dup_1_afhob_1_bits_1 <=
          s2_ahead_fh_oldest_bits_dup_1_afhob_1_bits_1;
        s3_ahead_fh_oldest_bits_dup_1_afhob_1_bits_2 <=
          s2_ahead_fh_oldest_bits_dup_1_afhob_1_bits_2;
        s3_ahead_fh_oldest_bits_dup_1_afhob_1_bits_3 <=
          s2_ahead_fh_oldest_bits_dup_1_afhob_1_bits_3;
        s3_ahead_fh_oldest_bits_dup_1_afhob_0_bits_0 <=
          s2_ahead_fh_oldest_bits_dup_1_afhob_0_bits_0;
        s3_ahead_fh_oldest_bits_dup_1_afhob_0_bits_1 <=
          s2_ahead_fh_oldest_bits_dup_1_afhob_0_bits_1;
        s3_ahead_fh_oldest_bits_dup_1_afhob_0_bits_2 <=
          s2_ahead_fh_oldest_bits_dup_1_afhob_0_bits_2;
        s3_ahead_fh_oldest_bits_dup_1_afhob_0_bits_3 <=
          s2_ahead_fh_oldest_bits_dup_1_afhob_0_bits_3;
        s3_ahead_fh_oldest_bits_dup_3_afhob_5_bits_0 <=
          s2_ahead_fh_oldest_bits_dup_3_afhob_5_bits_0;
        s3_ahead_fh_oldest_bits_dup_3_afhob_5_bits_1 <=
          s2_ahead_fh_oldest_bits_dup_3_afhob_5_bits_1;
        s3_ahead_fh_oldest_bits_dup_3_afhob_5_bits_2 <=
          s2_ahead_fh_oldest_bits_dup_3_afhob_5_bits_2;
        s3_ahead_fh_oldest_bits_dup_3_afhob_5_bits_3 <=
          s2_ahead_fh_oldest_bits_dup_3_afhob_5_bits_3;
        s3_ahead_fh_oldest_bits_dup_3_afhob_4_bits_0 <=
          s2_ahead_fh_oldest_bits_dup_3_afhob_4_bits_0;
        s3_ahead_fh_oldest_bits_dup_3_afhob_4_bits_1 <=
          s2_ahead_fh_oldest_bits_dup_3_afhob_4_bits_1;
        s3_ahead_fh_oldest_bits_dup_3_afhob_4_bits_2 <=
          s2_ahead_fh_oldest_bits_dup_3_afhob_4_bits_2;
        s3_ahead_fh_oldest_bits_dup_3_afhob_3_bits_0 <=
          s2_ahead_fh_oldest_bits_dup_3_afhob_3_bits_0;
        s3_ahead_fh_oldest_bits_dup_3_afhob_3_bits_1 <=
          s2_ahead_fh_oldest_bits_dup_3_afhob_3_bits_1;
        s3_ahead_fh_oldest_bits_dup_3_afhob_3_bits_2 <=
          s2_ahead_fh_oldest_bits_dup_3_afhob_3_bits_2;
        s3_ahead_fh_oldest_bits_dup_3_afhob_3_bits_3 <=
          s2_ahead_fh_oldest_bits_dup_3_afhob_3_bits_3;
        s3_ahead_fh_oldest_bits_dup_3_afhob_2_bits_0 <=
          s2_ahead_fh_oldest_bits_dup_3_afhob_2_bits_0;
        s3_ahead_fh_oldest_bits_dup_3_afhob_2_bits_1 <=
          s2_ahead_fh_oldest_bits_dup_3_afhob_2_bits_1;
        s3_ahead_fh_oldest_bits_dup_3_afhob_2_bits_2 <=
          s2_ahead_fh_oldest_bits_dup_3_afhob_2_bits_2;
        s3_ahead_fh_oldest_bits_dup_3_afhob_2_bits_3 <=
          s2_ahead_fh_oldest_bits_dup_3_afhob_2_bits_3;
        s3_ahead_fh_oldest_bits_dup_3_afhob_1_bits_0 <=
          s2_ahead_fh_oldest_bits_dup_3_afhob_1_bits_0;
        s3_ahead_fh_oldest_bits_dup_3_afhob_1_bits_1 <=
          s2_ahead_fh_oldest_bits_dup_3_afhob_1_bits_1;
        s3_ahead_fh_oldest_bits_dup_3_afhob_1_bits_2 <=
          s2_ahead_fh_oldest_bits_dup_3_afhob_1_bits_2;
        s3_ahead_fh_oldest_bits_dup_3_afhob_1_bits_3 <=
          s2_ahead_fh_oldest_bits_dup_3_afhob_1_bits_3;
        s3_ahead_fh_oldest_bits_dup_3_afhob_0_bits_0 <=
          s2_ahead_fh_oldest_bits_dup_3_afhob_0_bits_0;
        s3_ahead_fh_oldest_bits_dup_3_afhob_0_bits_1 <=
          s2_ahead_fh_oldest_bits_dup_3_afhob_0_bits_1;
        s3_ahead_fh_oldest_bits_dup_3_afhob_0_bits_2 <=
          s2_ahead_fh_oldest_bits_dup_3_afhob_0_bits_2;
        s3_ahead_fh_oldest_bits_dup_3_afhob_0_bits_3 <=
          s2_ahead_fh_oldest_bits_dup_3_afhob_0_bits_3;
        s3_ghist_ptr_dup_0_flag <= s2_ghist_ptr_dup_0_flag;
        s3_ghist_ptr_dup_0_value <= s2_ghist_ptr_dup_0_value;
        s3_ghist_ptr_dup_1_flag <= s2_ghist_ptr_dup_1_flag;
        s3_ghist_ptr_dup_1_value <= s2_ghist_ptr_dup_1_value;
        s3_ghist_ptr_dup_2_flag <= s2_ghist_ptr_dup_2_flag;
        s3_ghist_ptr_dup_2_value <= s2_ghist_ptr_dup_2_value;
        s3_ghist_ptr_dup_3_flag <= s2_ghist_ptr_dup_3_flag;
        s3_ghist_ptr_dup_3_value <= s2_ghist_ptr_dup_3_value;
      end
      if (_ghv_wens_0_T | _ghv_wens_0_T_1 | _ghv_wens_0_T_2 | _ghv_wens_0_T_3)
        ghv_0 <= _ghv_write_datas_0_ppm_out_res;
      if (_ghv_wens_1_T | _ghv_wens_1_T_1 | _ghv_wens_1_T_2 | _ghv_wens_1_T_3)
        ghv_1 <= _ghv_write_datas_1_ppm_out_res;
      if (_ghv_wens_2_T | _ghv_wens_2_T_1 | _ghv_wens_2_T_2 | _ghv_wens_2_T_3)
        ghv_2 <= _ghv_write_datas_2_ppm_out_res;
      if (_ghv_wens_3_T | _ghv_wens_3_T_1 | _ghv_wens_3_T_2 | _ghv_wens_3_T_3)
        ghv_3 <= _ghv_write_datas_3_ppm_out_res;
      if (_ghv_wens_4_T | _ghv_wens_4_T_1 | _ghv_wens_4_T_2 | _ghv_wens_4_T_3)
        ghv_4 <= _ghv_write_datas_4_ppm_out_res;
      if (_ghv_wens_5_T | _ghv_wens_5_T_1 | _ghv_wens_5_T_2 | _ghv_wens_5_T_3)
        ghv_5 <= _ghv_write_datas_5_ppm_out_res;
      if (_ghv_wens_6_T | _ghv_wens_6_T_1 | _ghv_wens_6_T_2 | _ghv_wens_6_T_3)
        ghv_6 <= _ghv_write_datas_6_ppm_out_res;
      if (_ghv_wens_7_T | _ghv_wens_7_T_1 | _ghv_wens_7_T_2 | _ghv_wens_7_T_3)
        ghv_7 <= _ghv_write_datas_7_ppm_out_res;
      if (_ghv_wens_8_T | _ghv_wens_8_T_1 | _ghv_wens_8_T_2 | _ghv_wens_8_T_3)
        ghv_8 <= _ghv_write_datas_8_ppm_out_res;
      if (_ghv_wens_9_T | _ghv_wens_9_T_1 | _ghv_wens_9_T_2 | _ghv_wens_9_T_3)
        ghv_9 <= _ghv_write_datas_9_ppm_out_res;
      if (_ghv_wens_10_T | _ghv_wens_10_T_1 | _ghv_wens_10_T_2 | _ghv_wens_10_T_3)
        ghv_10 <= _ghv_write_datas_10_ppm_out_res;
      if (_ghv_wens_11_T | _ghv_wens_11_T_1 | _ghv_wens_11_T_2 | _ghv_wens_11_T_3)
        ghv_11 <= _ghv_write_datas_11_ppm_out_res;
      if (_ghv_wens_12_T | _ghv_wens_12_T_1 | _ghv_wens_12_T_2 | _ghv_wens_12_T_3)
        ghv_12 <= _ghv_write_datas_12_ppm_out_res;
      if (_ghv_wens_13_T | _ghv_wens_13_T_1 | _ghv_wens_13_T_2 | _ghv_wens_13_T_3)
        ghv_13 <= _ghv_write_datas_13_ppm_out_res;
      if (_ghv_wens_14_T | _ghv_wens_14_T_1 | _ghv_wens_14_T_2 | _ghv_wens_14_T_3)
        ghv_14 <= _ghv_write_datas_14_ppm_out_res;
      if (_ghv_wens_15_T | _ghv_wens_15_T_1 | _ghv_wens_15_T_2 | _ghv_wens_15_T_3)
        ghv_15 <= _ghv_write_datas_15_ppm_out_res;
      if (_ghv_wens_16_T | _ghv_wens_16_T_1 | _ghv_wens_16_T_2 | _ghv_wens_16_T_3)
        ghv_16 <= _ghv_write_datas_16_ppm_out_res;
      if (_ghv_wens_17_T | _ghv_wens_17_T_1 | _ghv_wens_17_T_2 | _ghv_wens_17_T_3)
        ghv_17 <= _ghv_write_datas_17_ppm_out_res;
      if (_ghv_wens_18_T | _ghv_wens_18_T_1 | _ghv_wens_18_T_2 | _ghv_wens_18_T_3)
        ghv_18 <= _ghv_write_datas_18_ppm_out_res;
      if (_ghv_wens_19_T | _ghv_wens_19_T_1 | _ghv_wens_19_T_2 | _ghv_wens_19_T_3)
        ghv_19 <= _ghv_write_datas_19_ppm_out_res;
      if (_ghv_wens_20_T | _ghv_wens_20_T_1 | _ghv_wens_20_T_2 | _ghv_wens_20_T_3)
        ghv_20 <= _ghv_write_datas_20_ppm_out_res;
      if (_ghv_wens_21_T | _ghv_wens_21_T_1 | _ghv_wens_21_T_2 | _ghv_wens_21_T_3)
        ghv_21 <= _ghv_write_datas_21_ppm_out_res;
      if (_ghv_wens_22_T | _ghv_wens_22_T_1 | _ghv_wens_22_T_2 | _ghv_wens_22_T_3)
        ghv_22 <= _ghv_write_datas_22_ppm_out_res;
      if (_ghv_wens_23_T | _ghv_wens_23_T_1 | _ghv_wens_23_T_2 | _ghv_wens_23_T_3)
        ghv_23 <= _ghv_write_datas_23_ppm_out_res;
      if (_ghv_wens_24_T | _ghv_wens_24_T_1 | _ghv_wens_24_T_2 | _ghv_wens_24_T_3)
        ghv_24 <= _ghv_write_datas_24_ppm_out_res;
      if (_ghv_wens_25_T | _ghv_wens_25_T_1 | _ghv_wens_25_T_2 | _ghv_wens_25_T_3)
        ghv_25 <= _ghv_write_datas_25_ppm_out_res;
      if (_ghv_wens_26_T | _ghv_wens_26_T_1 | _ghv_wens_26_T_2 | _ghv_wens_26_T_3)
        ghv_26 <= _ghv_write_datas_26_ppm_out_res;
      if (_ghv_wens_27_T | _ghv_wens_27_T_1 | _ghv_wens_27_T_2 | _ghv_wens_27_T_3)
        ghv_27 <= _ghv_write_datas_27_ppm_out_res;
      if (_ghv_wens_28_T | _ghv_wens_28_T_1 | _ghv_wens_28_T_2 | _ghv_wens_28_T_3)
        ghv_28 <= _ghv_write_datas_28_ppm_out_res;
      if (_ghv_wens_29_T | _ghv_wens_29_T_1 | _ghv_wens_29_T_2 | _ghv_wens_29_T_3)
        ghv_29 <= _ghv_write_datas_29_ppm_out_res;
      if (_ghv_wens_30_T | _ghv_wens_30_T_1 | _ghv_wens_30_T_2 | _ghv_wens_30_T_3)
        ghv_30 <= _ghv_write_datas_30_ppm_out_res;
      if (_ghv_wens_31_T | _ghv_wens_31_T_1 | _ghv_wens_31_T_2 | _ghv_wens_31_T_3)
        ghv_31 <= _ghv_write_datas_31_ppm_out_res;
      if (_ghv_wens_32_T | _ghv_wens_32_T_1 | _ghv_wens_32_T_2 | _ghv_wens_32_T_3)
        ghv_32 <= _ghv_write_datas_32_ppm_out_res;
      if (_ghv_wens_33_T | _ghv_wens_33_T_1 | _ghv_wens_33_T_2 | _ghv_wens_33_T_3)
        ghv_33 <= _ghv_write_datas_33_ppm_out_res;
      if (_ghv_wens_34_T | _ghv_wens_34_T_1 | _ghv_wens_34_T_2 | _ghv_wens_34_T_3)
        ghv_34 <= _ghv_write_datas_34_ppm_out_res;
      if (_ghv_wens_35_T | _ghv_wens_35_T_1 | _ghv_wens_35_T_2 | _ghv_wens_35_T_3)
        ghv_35 <= _ghv_write_datas_35_ppm_out_res;
      if (_ghv_wens_36_T | _ghv_wens_36_T_1 | _ghv_wens_36_T_2 | _ghv_wens_36_T_3)
        ghv_36 <= _ghv_write_datas_36_ppm_out_res;
      if (_ghv_wens_37_T | _ghv_wens_37_T_1 | _ghv_wens_37_T_2 | _ghv_wens_37_T_3)
        ghv_37 <= _ghv_write_datas_37_ppm_out_res;
      if (_ghv_wens_38_T | _ghv_wens_38_T_1 | _ghv_wens_38_T_2 | _ghv_wens_38_T_3)
        ghv_38 <= _ghv_write_datas_38_ppm_out_res;
      if (_ghv_wens_39_T | _ghv_wens_39_T_1 | _ghv_wens_39_T_2 | _ghv_wens_39_T_3)
        ghv_39 <= _ghv_write_datas_39_ppm_out_res;
      if (_ghv_wens_40_T | _ghv_wens_40_T_1 | _ghv_wens_40_T_2 | _ghv_wens_40_T_3)
        ghv_40 <= _ghv_write_datas_40_ppm_out_res;
      if (_ghv_wens_41_T | _ghv_wens_41_T_1 | _ghv_wens_41_T_2 | _ghv_wens_41_T_3)
        ghv_41 <= _ghv_write_datas_41_ppm_out_res;
      if (_ghv_wens_42_T | _ghv_wens_42_T_1 | _ghv_wens_42_T_2 | _ghv_wens_42_T_3)
        ghv_42 <= _ghv_write_datas_42_ppm_out_res;
      if (_ghv_wens_43_T | _ghv_wens_43_T_1 | _ghv_wens_43_T_2 | _ghv_wens_43_T_3)
        ghv_43 <= _ghv_write_datas_43_ppm_out_res;
      if (_ghv_wens_44_T | _ghv_wens_44_T_1 | _ghv_wens_44_T_2 | _ghv_wens_44_T_3)
        ghv_44 <= _ghv_write_datas_44_ppm_out_res;
      if (_ghv_wens_45_T | _ghv_wens_45_T_1 | _ghv_wens_45_T_2 | _ghv_wens_45_T_3)
        ghv_45 <= _ghv_write_datas_45_ppm_out_res;
      if (_ghv_wens_46_T | _ghv_wens_46_T_1 | _ghv_wens_46_T_2 | _ghv_wens_46_T_3)
        ghv_46 <= _ghv_write_datas_46_ppm_out_res;
      if (_ghv_wens_47_T | _ghv_wens_47_T_1 | _ghv_wens_47_T_2 | _ghv_wens_47_T_3)
        ghv_47 <= _ghv_write_datas_47_ppm_out_res;
      if (_ghv_wens_48_T | _ghv_wens_48_T_1 | _ghv_wens_48_T_2 | _ghv_wens_48_T_3)
        ghv_48 <= _ghv_write_datas_48_ppm_out_res;
      if (_ghv_wens_49_T | _ghv_wens_49_T_1 | _ghv_wens_49_T_2 | _ghv_wens_49_T_3)
        ghv_49 <= _ghv_write_datas_49_ppm_out_res;
      if (_ghv_wens_50_T | _ghv_wens_50_T_1 | _ghv_wens_50_T_2 | _ghv_wens_50_T_3)
        ghv_50 <= _ghv_write_datas_50_ppm_out_res;
      if (_ghv_wens_51_T | _ghv_wens_51_T_1 | _ghv_wens_51_T_2 | _ghv_wens_51_T_3)
        ghv_51 <= _ghv_write_datas_51_ppm_out_res;
      if (_ghv_wens_52_T | _ghv_wens_52_T_1 | _ghv_wens_52_T_2 | _ghv_wens_52_T_3)
        ghv_52 <= _ghv_write_datas_52_ppm_out_res;
      if (_ghv_wens_53_T | _ghv_wens_53_T_1 | _ghv_wens_53_T_2 | _ghv_wens_53_T_3)
        ghv_53 <= _ghv_write_datas_53_ppm_out_res;
      if (_ghv_wens_54_T | _ghv_wens_54_T_1 | _ghv_wens_54_T_2 | _ghv_wens_54_T_3)
        ghv_54 <= _ghv_write_datas_54_ppm_out_res;
      if (_ghv_wens_55_T | _ghv_wens_55_T_1 | _ghv_wens_55_T_2 | _ghv_wens_55_T_3)
        ghv_55 <= _ghv_write_datas_55_ppm_out_res;
      if (_ghv_wens_56_T | _ghv_wens_56_T_1 | _ghv_wens_56_T_2 | _ghv_wens_56_T_3)
        ghv_56 <= _ghv_write_datas_56_ppm_out_res;
      if (_ghv_wens_57_T | _ghv_wens_57_T_1 | _ghv_wens_57_T_2 | _ghv_wens_57_T_3)
        ghv_57 <= _ghv_write_datas_57_ppm_out_res;
      if (_ghv_wens_58_T | _ghv_wens_58_T_1 | _ghv_wens_58_T_2 | _ghv_wens_58_T_3)
        ghv_58 <= _ghv_write_datas_58_ppm_out_res;
      if (_ghv_wens_59_T | _ghv_wens_59_T_1 | _ghv_wens_59_T_2 | _ghv_wens_59_T_3)
        ghv_59 <= _ghv_write_datas_59_ppm_out_res;
      if (_ghv_wens_60_T | _ghv_wens_60_T_1 | _ghv_wens_60_T_2 | _ghv_wens_60_T_3)
        ghv_60 <= _ghv_write_datas_60_ppm_out_res;
      if (_ghv_wens_61_T | _ghv_wens_61_T_1 | _ghv_wens_61_T_2 | _ghv_wens_61_T_3)
        ghv_61 <= _ghv_write_datas_61_ppm_out_res;
      if (_ghv_wens_62_T | _ghv_wens_62_T_1 | _ghv_wens_62_T_2 | _ghv_wens_62_T_3)
        ghv_62 <= _ghv_write_datas_62_ppm_out_res;
      if (_ghv_wens_63_T | _ghv_wens_63_T_1 | _ghv_wens_63_T_2 | _ghv_wens_63_T_3)
        ghv_63 <= _ghv_write_datas_63_ppm_out_res;
      if (_ghv_wens_64_T | _ghv_wens_64_T_1 | _ghv_wens_64_T_2 | _ghv_wens_64_T_3)
        ghv_64 <= _ghv_write_datas_64_ppm_out_res;
      if (_ghv_wens_65_T | _ghv_wens_65_T_1 | _ghv_wens_65_T_2 | _ghv_wens_65_T_3)
        ghv_65 <= _ghv_write_datas_65_ppm_out_res;
      if (_ghv_wens_66_T | _ghv_wens_66_T_1 | _ghv_wens_66_T_2 | _ghv_wens_66_T_3)
        ghv_66 <= _ghv_write_datas_66_ppm_out_res;
      if (_ghv_wens_67_T | _ghv_wens_67_T_1 | _ghv_wens_67_T_2 | _ghv_wens_67_T_3)
        ghv_67 <= _ghv_write_datas_67_ppm_out_res;
      if (_ghv_wens_68_T | _ghv_wens_68_T_1 | _ghv_wens_68_T_2 | _ghv_wens_68_T_3)
        ghv_68 <= _ghv_write_datas_68_ppm_out_res;
      if (_ghv_wens_69_T | _ghv_wens_69_T_1 | _ghv_wens_69_T_2 | _ghv_wens_69_T_3)
        ghv_69 <= _ghv_write_datas_69_ppm_out_res;
      if (_ghv_wens_70_T | _ghv_wens_70_T_1 | _ghv_wens_70_T_2 | _ghv_wens_70_T_3)
        ghv_70 <= _ghv_write_datas_70_ppm_out_res;
      if (_ghv_wens_71_T | _ghv_wens_71_T_1 | _ghv_wens_71_T_2 | _ghv_wens_71_T_3)
        ghv_71 <= _ghv_write_datas_71_ppm_out_res;
      if (_ghv_wens_72_T | _ghv_wens_72_T_1 | _ghv_wens_72_T_2 | _ghv_wens_72_T_3)
        ghv_72 <= _ghv_write_datas_72_ppm_out_res;
      if (_ghv_wens_73_T | _ghv_wens_73_T_1 | _ghv_wens_73_T_2 | _ghv_wens_73_T_3)
        ghv_73 <= _ghv_write_datas_73_ppm_out_res;
      if (_ghv_wens_74_T | _ghv_wens_74_T_1 | _ghv_wens_74_T_2 | _ghv_wens_74_T_3)
        ghv_74 <= _ghv_write_datas_74_ppm_out_res;
      if (_ghv_wens_75_T | _ghv_wens_75_T_1 | _ghv_wens_75_T_2 | _ghv_wens_75_T_3)
        ghv_75 <= _ghv_write_datas_75_ppm_out_res;
      if (_ghv_wens_76_T | _ghv_wens_76_T_1 | _ghv_wens_76_T_2 | _ghv_wens_76_T_3)
        ghv_76 <= _ghv_write_datas_76_ppm_out_res;
      if (_ghv_wens_77_T | _ghv_wens_77_T_1 | _ghv_wens_77_T_2 | _ghv_wens_77_T_3)
        ghv_77 <= _ghv_write_datas_77_ppm_out_res;
      if (_ghv_wens_78_T | _ghv_wens_78_T_1 | _ghv_wens_78_T_2 | _ghv_wens_78_T_3)
        ghv_78 <= _ghv_write_datas_78_ppm_out_res;
      if (_ghv_wens_79_T | _ghv_wens_79_T_1 | _ghv_wens_79_T_2 | _ghv_wens_79_T_3)
        ghv_79 <= _ghv_write_datas_79_ppm_out_res;
      if (_ghv_wens_80_T | _ghv_wens_80_T_1 | _ghv_wens_80_T_2 | _ghv_wens_80_T_3)
        ghv_80 <= _ghv_write_datas_80_ppm_out_res;
      if (_ghv_wens_81_T | _ghv_wens_81_T_1 | _ghv_wens_81_T_2 | _ghv_wens_81_T_3)
        ghv_81 <= _ghv_write_datas_81_ppm_out_res;
      if (_ghv_wens_82_T | _ghv_wens_82_T_1 | _ghv_wens_82_T_2 | _ghv_wens_82_T_3)
        ghv_82 <= _ghv_write_datas_82_ppm_out_res;
      if (_ghv_wens_83_T | _ghv_wens_83_T_1 | _ghv_wens_83_T_2 | _ghv_wens_83_T_3)
        ghv_83 <= _ghv_write_datas_83_ppm_out_res;
      if (_ghv_wens_84_T | _ghv_wens_84_T_1 | _ghv_wens_84_T_2 | _ghv_wens_84_T_3)
        ghv_84 <= _ghv_write_datas_84_ppm_out_res;
      if (_ghv_wens_85_T | _ghv_wens_85_T_1 | _ghv_wens_85_T_2 | _ghv_wens_85_T_3)
        ghv_85 <= _ghv_write_datas_85_ppm_out_res;
      if (_ghv_wens_86_T | _ghv_wens_86_T_1 | _ghv_wens_86_T_2 | _ghv_wens_86_T_3)
        ghv_86 <= _ghv_write_datas_86_ppm_out_res;
      if (_ghv_wens_87_T | _ghv_wens_87_T_1 | _ghv_wens_87_T_2 | _ghv_wens_87_T_3)
        ghv_87 <= _ghv_write_datas_87_ppm_out_res;
      if (_ghv_wens_88_T | _ghv_wens_88_T_1 | _ghv_wens_88_T_2 | _ghv_wens_88_T_3)
        ghv_88 <= _ghv_write_datas_88_ppm_out_res;
      if (_ghv_wens_89_T | _ghv_wens_89_T_1 | _ghv_wens_89_T_2 | _ghv_wens_89_T_3)
        ghv_89 <= _ghv_write_datas_89_ppm_out_res;
      if (_ghv_wens_90_T | _ghv_wens_90_T_1 | _ghv_wens_90_T_2 | _ghv_wens_90_T_3)
        ghv_90 <= _ghv_write_datas_90_ppm_out_res;
      if (_ghv_wens_91_T | _ghv_wens_91_T_1 | _ghv_wens_91_T_2 | _ghv_wens_91_T_3)
        ghv_91 <= _ghv_write_datas_91_ppm_out_res;
      if (_ghv_wens_92_T | _ghv_wens_92_T_1 | _ghv_wens_92_T_2 | _ghv_wens_92_T_3)
        ghv_92 <= _ghv_write_datas_92_ppm_out_res;
      if (_ghv_wens_93_T | _ghv_wens_93_T_1 | _ghv_wens_93_T_2 | _ghv_wens_93_T_3)
        ghv_93 <= _ghv_write_datas_93_ppm_out_res;
      if (_ghv_wens_94_T | _ghv_wens_94_T_1 | _ghv_wens_94_T_2 | _ghv_wens_94_T_3)
        ghv_94 <= _ghv_write_datas_94_ppm_out_res;
      if (_ghv_wens_95_T | _ghv_wens_95_T_1 | _ghv_wens_95_T_2 | _ghv_wens_95_T_3)
        ghv_95 <= _ghv_write_datas_95_ppm_out_res;
      if (_ghv_wens_96_T | _ghv_wens_96_T_1 | _ghv_wens_96_T_2 | _ghv_wens_96_T_3)
        ghv_96 <= _ghv_write_datas_96_ppm_out_res;
      if (_ghv_wens_97_T | _ghv_wens_97_T_1 | _ghv_wens_97_T_2 | _ghv_wens_97_T_3)
        ghv_97 <= _ghv_write_datas_97_ppm_out_res;
      if (_ghv_wens_98_T | _ghv_wens_98_T_1 | _ghv_wens_98_T_2 | _ghv_wens_98_T_3)
        ghv_98 <= _ghv_write_datas_98_ppm_out_res;
      if (_ghv_wens_99_T | _ghv_wens_99_T_1 | _ghv_wens_99_T_2 | _ghv_wens_99_T_3)
        ghv_99 <= _ghv_write_datas_99_ppm_out_res;
      if (_ghv_wens_100_T | _ghv_wens_100_T_1 | _ghv_wens_100_T_2 | _ghv_wens_100_T_3)
        ghv_100 <= _ghv_write_datas_100_ppm_out_res;
      if (_ghv_wens_101_T | _ghv_wens_101_T_1 | _ghv_wens_101_T_2 | _ghv_wens_101_T_3)
        ghv_101 <= _ghv_write_datas_101_ppm_out_res;
      if (_ghv_wens_102_T | _ghv_wens_102_T_1 | _ghv_wens_102_T_2 | _ghv_wens_102_T_3)
        ghv_102 <= _ghv_write_datas_102_ppm_out_res;
      if (_ghv_wens_103_T | _ghv_wens_103_T_1 | _ghv_wens_103_T_2 | _ghv_wens_103_T_3)
        ghv_103 <= _ghv_write_datas_103_ppm_out_res;
      if (_ghv_wens_104_T | _ghv_wens_104_T_1 | _ghv_wens_104_T_2 | _ghv_wens_104_T_3)
        ghv_104 <= _ghv_write_datas_104_ppm_out_res;
      if (_ghv_wens_105_T | _ghv_wens_105_T_1 | _ghv_wens_105_T_2 | _ghv_wens_105_T_3)
        ghv_105 <= _ghv_write_datas_105_ppm_out_res;
      if (_ghv_wens_106_T | _ghv_wens_106_T_1 | _ghv_wens_106_T_2 | _ghv_wens_106_T_3)
        ghv_106 <= _ghv_write_datas_106_ppm_out_res;
      if (_ghv_wens_107_T | _ghv_wens_107_T_1 | _ghv_wens_107_T_2 | _ghv_wens_107_T_3)
        ghv_107 <= _ghv_write_datas_107_ppm_out_res;
      if (_ghv_wens_108_T | _ghv_wens_108_T_1 | _ghv_wens_108_T_2 | _ghv_wens_108_T_3)
        ghv_108 <= _ghv_write_datas_108_ppm_out_res;
      if (_ghv_wens_109_T | _ghv_wens_109_T_1 | _ghv_wens_109_T_2 | _ghv_wens_109_T_3)
        ghv_109 <= _ghv_write_datas_109_ppm_out_res;
      if (_ghv_wens_110_T | _ghv_wens_110_T_1 | _ghv_wens_110_T_2 | _ghv_wens_110_T_3)
        ghv_110 <= _ghv_write_datas_110_ppm_out_res;
      if (_ghv_wens_111_T | _ghv_wens_111_T_1 | _ghv_wens_111_T_2 | _ghv_wens_111_T_3)
        ghv_111 <= _ghv_write_datas_111_ppm_out_res;
      if (_ghv_wens_112_T | _ghv_wens_112_T_1 | _ghv_wens_112_T_2 | _ghv_wens_112_T_3)
        ghv_112 <= _ghv_write_datas_112_ppm_out_res;
      if (_ghv_wens_113_T | _ghv_wens_113_T_1 | _ghv_wens_113_T_2 | _ghv_wens_113_T_3)
        ghv_113 <= _ghv_write_datas_113_ppm_out_res;
      if (_ghv_wens_114_T | _ghv_wens_114_T_1 | _ghv_wens_114_T_2 | _ghv_wens_114_T_3)
        ghv_114 <= _ghv_write_datas_114_ppm_out_res;
      if (_ghv_wens_115_T | _ghv_wens_115_T_1 | _ghv_wens_115_T_2 | _ghv_wens_115_T_3)
        ghv_115 <= _ghv_write_datas_115_ppm_out_res;
      if (_ghv_wens_116_T | _ghv_wens_116_T_1 | _ghv_wens_116_T_2 | _ghv_wens_116_T_3)
        ghv_116 <= _ghv_write_datas_116_ppm_out_res;
      if (_ghv_wens_117_T | _ghv_wens_117_T_1 | _ghv_wens_117_T_2 | _ghv_wens_117_T_3)
        ghv_117 <= _ghv_write_datas_117_ppm_out_res;
      if (_ghv_wens_118_T | _ghv_wens_118_T_1 | _ghv_wens_118_T_2 | _ghv_wens_118_T_3)
        ghv_118 <= _ghv_write_datas_118_ppm_out_res;
      if (_ghv_wens_119_T | _ghv_wens_119_T_1 | _ghv_wens_119_T_2 | _ghv_wens_119_T_3)
        ghv_119 <= _ghv_write_datas_119_ppm_out_res;
      if (_ghv_wens_120_T | _ghv_wens_120_T_1 | _ghv_wens_120_T_2 | _ghv_wens_120_T_3)
        ghv_120 <= _ghv_write_datas_120_ppm_out_res;
      if (_ghv_wens_121_T | _ghv_wens_121_T_1 | _ghv_wens_121_T_2 | _ghv_wens_121_T_3)
        ghv_121 <= _ghv_write_datas_121_ppm_out_res;
      if (_ghv_wens_122_T | _ghv_wens_122_T_1 | _ghv_wens_122_T_2 | _ghv_wens_122_T_3)
        ghv_122 <= _ghv_write_datas_122_ppm_out_res;
      if (_ghv_wens_123_T | _ghv_wens_123_T_1 | _ghv_wens_123_T_2 | _ghv_wens_123_T_3)
        ghv_123 <= _ghv_write_datas_123_ppm_out_res;
      if (_ghv_wens_124_T | _ghv_wens_124_T_1 | _ghv_wens_124_T_2 | _ghv_wens_124_T_3)
        ghv_124 <= _ghv_write_datas_124_ppm_out_res;
      if (_ghv_wens_125_T | _ghv_wens_125_T_1 | _ghv_wens_125_T_2 | _ghv_wens_125_T_3)
        ghv_125 <= _ghv_write_datas_125_ppm_out_res;
      if (_ghv_wens_126_T | _ghv_wens_126_T_1 | _ghv_wens_126_T_2 | _ghv_wens_126_T_3)
        ghv_126 <= _ghv_write_datas_126_ppm_out_res;
      if (_ghv_wens_127_T | _ghv_wens_127_T_1 | _ghv_wens_127_T_2 | _ghv_wens_127_T_3)
        ghv_127 <= _ghv_write_datas_127_ppm_out_res;
      if (_ghv_wens_128_T | _ghv_wens_128_T_1 | _ghv_wens_128_T_2 | _ghv_wens_128_T_3)
        ghv_128 <= _ghv_write_datas_128_ppm_out_res;
      if (_ghv_wens_129_T | _ghv_wens_129_T_1 | _ghv_wens_129_T_2 | _ghv_wens_129_T_3)
        ghv_129 <= _ghv_write_datas_129_ppm_out_res;
      if (_ghv_wens_130_T | _ghv_wens_130_T_1 | _ghv_wens_130_T_2 | _ghv_wens_130_T_3)
        ghv_130 <= _ghv_write_datas_130_ppm_out_res;
      if (_ghv_wens_131_T | _ghv_wens_131_T_1 | _ghv_wens_131_T_2 | _ghv_wens_131_T_3)
        ghv_131 <= _ghv_write_datas_131_ppm_out_res;
      if (_ghv_wens_132_T | _ghv_wens_132_T_1 | _ghv_wens_132_T_2 | _ghv_wens_132_T_3)
        ghv_132 <= _ghv_write_datas_132_ppm_out_res;
      if (_ghv_wens_133_T | _ghv_wens_133_T_1 | _ghv_wens_133_T_2 | _ghv_wens_133_T_3)
        ghv_133 <= _ghv_write_datas_133_ppm_out_res;
      if (_ghv_wens_134_T | _ghv_wens_134_T_1 | _ghv_wens_134_T_2 | _ghv_wens_134_T_3)
        ghv_134 <= _ghv_write_datas_134_ppm_out_res;
      if (_ghv_wens_135_T | _ghv_wens_135_T_1 | _ghv_wens_135_T_2 | _ghv_wens_135_T_3)
        ghv_135 <= _ghv_write_datas_135_ppm_out_res;
      if (_ghv_wens_136_T | _ghv_wens_136_T_1 | _ghv_wens_136_T_2 | _ghv_wens_136_T_3)
        ghv_136 <= _ghv_write_datas_136_ppm_out_res;
      if (_ghv_wens_137_T | _ghv_wens_137_T_1 | _ghv_wens_137_T_2 | _ghv_wens_137_T_3)
        ghv_137 <= _ghv_write_datas_137_ppm_out_res;
      if (_ghv_wens_138_T | _ghv_wens_138_T_1 | _ghv_wens_138_T_2 | _ghv_wens_138_T_3)
        ghv_138 <= _ghv_write_datas_138_ppm_out_res;
      if (_ghv_wens_139_T | _ghv_wens_139_T_1 | _ghv_wens_139_T_2 | _ghv_wens_139_T_3)
        ghv_139 <= _ghv_write_datas_139_ppm_out_res;
      if (_ghv_wens_140_T | _ghv_wens_140_T_1 | _ghv_wens_140_T_2 | _ghv_wens_140_T_3)
        ghv_140 <= _ghv_write_datas_140_ppm_out_res;
      if (_ghv_wens_141_T | _ghv_wens_141_T_1 | _ghv_wens_141_T_2 | _ghv_wens_141_T_3)
        ghv_141 <= _ghv_write_datas_141_ppm_out_res;
      if (_ghv_wens_142_T | _ghv_wens_142_T_1 | _ghv_wens_142_T_2 | _ghv_wens_142_T_3)
        ghv_142 <= _ghv_write_datas_142_ppm_out_res;
      if (_ghv_wens_143_T | _ghv_wens_143_T_1 | _ghv_wens_143_T_2 | _ghv_wens_143_T_3)
        ghv_143 <= _ghv_write_datas_143_ppm_out_res;
      if (_ghv_wens_144_T | _ghv_wens_144_T_1 | _ghv_wens_144_T_2 | _ghv_wens_144_T_3)
        ghv_144 <= _ghv_write_datas_144_ppm_out_res;
      if (_ghv_wens_145_T | _ghv_wens_145_T_1 | _ghv_wens_145_T_2 | _ghv_wens_145_T_3)
        ghv_145 <= _ghv_write_datas_145_ppm_out_res;
      if (_ghv_wens_146_T | _ghv_wens_146_T_1 | _ghv_wens_146_T_2 | _ghv_wens_146_T_3)
        ghv_146 <= _ghv_write_datas_146_ppm_out_res;
      if (_ghv_wens_147_T | _ghv_wens_147_T_1 | _ghv_wens_147_T_2 | _ghv_wens_147_T_3)
        ghv_147 <= _ghv_write_datas_147_ppm_out_res;
      if (_ghv_wens_148_T | _ghv_wens_148_T_1 | _ghv_wens_148_T_2 | _ghv_wens_148_T_3)
        ghv_148 <= _ghv_write_datas_148_ppm_out_res;
      if (_ghv_wens_149_T | _ghv_wens_149_T_1 | _ghv_wens_149_T_2 | _ghv_wens_149_T_3)
        ghv_149 <= _ghv_write_datas_149_ppm_out_res;
      if (_ghv_wens_150_T | _ghv_wens_150_T_1 | _ghv_wens_150_T_2 | _ghv_wens_150_T_3)
        ghv_150 <= _ghv_write_datas_150_ppm_out_res;
      if (_ghv_wens_151_T | _ghv_wens_151_T_1 | _ghv_wens_151_T_2 | _ghv_wens_151_T_3)
        ghv_151 <= _ghv_write_datas_151_ppm_out_res;
      if (_ghv_wens_152_T | _ghv_wens_152_T_1 | _ghv_wens_152_T_2 | _ghv_wens_152_T_3)
        ghv_152 <= _ghv_write_datas_152_ppm_out_res;
      if (_ghv_wens_153_T | _ghv_wens_153_T_1 | _ghv_wens_153_T_2 | _ghv_wens_153_T_3)
        ghv_153 <= _ghv_write_datas_153_ppm_out_res;
      if (_ghv_wens_154_T | _ghv_wens_154_T_1 | _ghv_wens_154_T_2 | _ghv_wens_154_T_3)
        ghv_154 <= _ghv_write_datas_154_ppm_out_res;
      if (_ghv_wens_155_T | _ghv_wens_155_T_1 | _ghv_wens_155_T_2 | _ghv_wens_155_T_3)
        ghv_155 <= _ghv_write_datas_155_ppm_out_res;
      if (_ghv_wens_156_T | _ghv_wens_156_T_1 | _ghv_wens_156_T_2 | _ghv_wens_156_T_3)
        ghv_156 <= _ghv_write_datas_156_ppm_out_res;
      if (_ghv_wens_157_T | _ghv_wens_157_T_1 | _ghv_wens_157_T_2 | _ghv_wens_157_T_3)
        ghv_157 <= _ghv_write_datas_157_ppm_out_res;
      if (_ghv_wens_158_T | _ghv_wens_158_T_1 | _ghv_wens_158_T_2 | _ghv_wens_158_T_3)
        ghv_158 <= _ghv_write_datas_158_ppm_out_res;
      if (_ghv_wens_159_T | _ghv_wens_159_T_1 | _ghv_wens_159_T_2 | _ghv_wens_159_T_3)
        ghv_159 <= _ghv_write_datas_159_ppm_out_res;
      if (_ghv_wens_160_T | _ghv_wens_160_T_1 | _ghv_wens_160_T_2 | _ghv_wens_160_T_3)
        ghv_160 <= _ghv_write_datas_160_ppm_out_res;
      if (_ghv_wens_161_T | _ghv_wens_161_T_1 | _ghv_wens_161_T_2 | _ghv_wens_161_T_3)
        ghv_161 <= _ghv_write_datas_161_ppm_out_res;
      if (_ghv_wens_162_T | _ghv_wens_162_T_1 | _ghv_wens_162_T_2 | _ghv_wens_162_T_3)
        ghv_162 <= _ghv_write_datas_162_ppm_out_res;
      if (_ghv_wens_163_T | _ghv_wens_163_T_1 | _ghv_wens_163_T_2 | _ghv_wens_163_T_3)
        ghv_163 <= _ghv_write_datas_163_ppm_out_res;
      if (_ghv_wens_164_T | _ghv_wens_164_T_1 | _ghv_wens_164_T_2 | _ghv_wens_164_T_3)
        ghv_164 <= _ghv_write_datas_164_ppm_out_res;
      if (_ghv_wens_165_T | _ghv_wens_165_T_1 | _ghv_wens_165_T_2 | _ghv_wens_165_T_3)
        ghv_165 <= _ghv_write_datas_165_ppm_out_res;
      if (_ghv_wens_166_T | _ghv_wens_166_T_1 | _ghv_wens_166_T_2 | _ghv_wens_166_T_3)
        ghv_166 <= _ghv_write_datas_166_ppm_out_res;
      if (_ghv_wens_167_T | _ghv_wens_167_T_1 | _ghv_wens_167_T_2 | _ghv_wens_167_T_3)
        ghv_167 <= _ghv_write_datas_167_ppm_out_res;
      if (_ghv_wens_168_T | _ghv_wens_168_T_1 | _ghv_wens_168_T_2 | _ghv_wens_168_T_3)
        ghv_168 <= _ghv_write_datas_168_ppm_out_res;
      if (_ghv_wens_169_T | _ghv_wens_169_T_1 | _ghv_wens_169_T_2 | _ghv_wens_169_T_3)
        ghv_169 <= _ghv_write_datas_169_ppm_out_res;
      if (_ghv_wens_170_T | _ghv_wens_170_T_1 | _ghv_wens_170_T_2 | _ghv_wens_170_T_3)
        ghv_170 <= _ghv_write_datas_170_ppm_out_res;
      if (_ghv_wens_171_T | _ghv_wens_171_T_1 | _ghv_wens_171_T_2 | _ghv_wens_171_T_3)
        ghv_171 <= _ghv_write_datas_171_ppm_out_res;
      if (_ghv_wens_172_T | _ghv_wens_172_T_1 | _ghv_wens_172_T_2 | _ghv_wens_172_T_3)
        ghv_172 <= _ghv_write_datas_172_ppm_out_res;
      if (_ghv_wens_173_T | _ghv_wens_173_T_1 | _ghv_wens_173_T_2 | _ghv_wens_173_T_3)
        ghv_173 <= _ghv_write_datas_173_ppm_out_res;
      if (_ghv_wens_174_T | _ghv_wens_174_T_1 | _ghv_wens_174_T_2 | _ghv_wens_174_T_3)
        ghv_174 <= _ghv_write_datas_174_ppm_out_res;
      if (_ghv_wens_175_T | _ghv_wens_175_T_1 | _ghv_wens_175_T_2 | _ghv_wens_175_T_3)
        ghv_175 <= _ghv_write_datas_175_ppm_out_res;
      if (_ghv_wens_176_T | _ghv_wens_176_T_1 | _ghv_wens_176_T_2 | _ghv_wens_176_T_3)
        ghv_176 <= _ghv_write_datas_176_ppm_out_res;
      if (_ghv_wens_177_T | _ghv_wens_177_T_1 | _ghv_wens_177_T_2 | _ghv_wens_177_T_3)
        ghv_177 <= _ghv_write_datas_177_ppm_out_res;
      if (_ghv_wens_178_T | _ghv_wens_178_T_1 | _ghv_wens_178_T_2 | _ghv_wens_178_T_3)
        ghv_178 <= _ghv_write_datas_178_ppm_out_res;
      if (_ghv_wens_179_T | _ghv_wens_179_T_1 | _ghv_wens_179_T_2 | _ghv_wens_179_T_3)
        ghv_179 <= _ghv_write_datas_179_ppm_out_res;
      if (_ghv_wens_180_T | _ghv_wens_180_T_1 | _ghv_wens_180_T_2 | _ghv_wens_180_T_3)
        ghv_180 <= _ghv_write_datas_180_ppm_out_res;
      if (_ghv_wens_181_T | _ghv_wens_181_T_1 | _ghv_wens_181_T_2 | _ghv_wens_181_T_3)
        ghv_181 <= _ghv_write_datas_181_ppm_out_res;
      if (_ghv_wens_182_T | _ghv_wens_182_T_1 | _ghv_wens_182_T_2 | _ghv_wens_182_T_3)
        ghv_182 <= _ghv_write_datas_182_ppm_out_res;
      if (_ghv_wens_183_T | _ghv_wens_183_T_1 | _ghv_wens_183_T_2 | _ghv_wens_183_T_3)
        ghv_183 <= _ghv_write_datas_183_ppm_out_res;
      if (_ghv_wens_184_T | _ghv_wens_184_T_1 | _ghv_wens_184_T_2 | _ghv_wens_184_T_3)
        ghv_184 <= _ghv_write_datas_184_ppm_out_res;
      if (_ghv_wens_185_T | _ghv_wens_185_T_1 | _ghv_wens_185_T_2 | _ghv_wens_185_T_3)
        ghv_185 <= _ghv_write_datas_185_ppm_out_res;
      if (_ghv_wens_186_T | _ghv_wens_186_T_1 | _ghv_wens_186_T_2 | _ghv_wens_186_T_3)
        ghv_186 <= _ghv_write_datas_186_ppm_out_res;
      if (_ghv_wens_187_T | _ghv_wens_187_T_1 | _ghv_wens_187_T_2 | _ghv_wens_187_T_3)
        ghv_187 <= _ghv_write_datas_187_ppm_out_res;
      if (_ghv_wens_188_T | _ghv_wens_188_T_1 | _ghv_wens_188_T_2 | _ghv_wens_188_T_3)
        ghv_188 <= _ghv_write_datas_188_ppm_out_res;
      if (_ghv_wens_189_T | _ghv_wens_189_T_1 | _ghv_wens_189_T_2 | _ghv_wens_189_T_3)
        ghv_189 <= _ghv_write_datas_189_ppm_out_res;
      if (_ghv_wens_190_T | _ghv_wens_190_T_1 | _ghv_wens_190_T_2 | _ghv_wens_190_T_3)
        ghv_190 <= _ghv_write_datas_190_ppm_out_res;
      if (_ghv_wens_191_T | _ghv_wens_191_T_1 | _ghv_wens_191_T_2 | _ghv_wens_191_T_3)
        ghv_191 <= _ghv_write_datas_191_ppm_out_res;
      if (_ghv_wens_192_T | _ghv_wens_192_T_1 | _ghv_wens_192_T_2 | _ghv_wens_192_T_3)
        ghv_192 <= _ghv_write_datas_192_ppm_out_res;
      if (_ghv_wens_193_T | _ghv_wens_193_T_1 | _ghv_wens_193_T_2 | _ghv_wens_193_T_3)
        ghv_193 <= _ghv_write_datas_193_ppm_out_res;
      if (_ghv_wens_194_T | _ghv_wens_194_T_1 | _ghv_wens_194_T_2 | _ghv_wens_194_T_3)
        ghv_194 <= _ghv_write_datas_194_ppm_out_res;
      if (_ghv_wens_195_T | _ghv_wens_195_T_1 | _ghv_wens_195_T_2 | _ghv_wens_195_T_3)
        ghv_195 <= _ghv_write_datas_195_ppm_out_res;
      if (_ghv_wens_196_T | _ghv_wens_196_T_1 | _ghv_wens_196_T_2 | _ghv_wens_196_T_3)
        ghv_196 <= _ghv_write_datas_196_ppm_out_res;
      if (_ghv_wens_197_T | _ghv_wens_197_T_1 | _ghv_wens_197_T_2 | _ghv_wens_197_T_3)
        ghv_197 <= _ghv_write_datas_197_ppm_out_res;
      if (_ghv_wens_198_T | _ghv_wens_198_T_1 | _ghv_wens_198_T_2 | _ghv_wens_198_T_3)
        ghv_198 <= _ghv_write_datas_198_ppm_out_res;
      if (_ghv_wens_199_T | _ghv_wens_199_T_1 | _ghv_wens_199_T_2 | _ghv_wens_199_T_3)
        ghv_199 <= _ghv_write_datas_199_ppm_out_res;
      if (_ghv_wens_200_T | _ghv_wens_200_T_1 | _ghv_wens_200_T_2 | _ghv_wens_200_T_3)
        ghv_200 <= _ghv_write_datas_200_ppm_out_res;
      if (_ghv_wens_201_T | _ghv_wens_201_T_1 | _ghv_wens_201_T_2 | _ghv_wens_201_T_3)
        ghv_201 <= _ghv_write_datas_201_ppm_out_res;
      if (_ghv_wens_202_T | _ghv_wens_202_T_1 | _ghv_wens_202_T_2 | _ghv_wens_202_T_3)
        ghv_202 <= _ghv_write_datas_202_ppm_out_res;
      if (_ghv_wens_203_T | _ghv_wens_203_T_1 | _ghv_wens_203_T_2 | _ghv_wens_203_T_3)
        ghv_203 <= _ghv_write_datas_203_ppm_out_res;
      if (_ghv_wens_204_T | _ghv_wens_204_T_1 | _ghv_wens_204_T_2 | _ghv_wens_204_T_3)
        ghv_204 <= _ghv_write_datas_204_ppm_out_res;
      if (_ghv_wens_205_T | _ghv_wens_205_T_1 | _ghv_wens_205_T_2 | _ghv_wens_205_T_3)
        ghv_205 <= _ghv_write_datas_205_ppm_out_res;
      if (_ghv_wens_206_T | _ghv_wens_206_T_1 | _ghv_wens_206_T_2 | _ghv_wens_206_T_3)
        ghv_206 <= _ghv_write_datas_206_ppm_out_res;
      if (_ghv_wens_207_T | _ghv_wens_207_T_1 | _ghv_wens_207_T_2 | _ghv_wens_207_T_3)
        ghv_207 <= _ghv_write_datas_207_ppm_out_res;
      if (_ghv_wens_208_T | _ghv_wens_208_T_1 | _ghv_wens_208_T_2 | _ghv_wens_208_T_3)
        ghv_208 <= _ghv_write_datas_208_ppm_out_res;
      if (_ghv_wens_209_T | _ghv_wens_209_T_1 | _ghv_wens_209_T_2 | _ghv_wens_209_T_3)
        ghv_209 <= _ghv_write_datas_209_ppm_out_res;
      if (_ghv_wens_210_T | _ghv_wens_210_T_1 | _ghv_wens_210_T_2 | _ghv_wens_210_T_3)
        ghv_210 <= _ghv_write_datas_210_ppm_out_res;
      if (_ghv_wens_211_T | _ghv_wens_211_T_1 | _ghv_wens_211_T_2 | _ghv_wens_211_T_3)
        ghv_211 <= _ghv_write_datas_211_ppm_out_res;
      if (_ghv_wens_212_T | _ghv_wens_212_T_1 | _ghv_wens_212_T_2 | _ghv_wens_212_T_3)
        ghv_212 <= _ghv_write_datas_212_ppm_out_res;
      if (_ghv_wens_213_T | _ghv_wens_213_T_1 | _ghv_wens_213_T_2 | _ghv_wens_213_T_3)
        ghv_213 <= _ghv_write_datas_213_ppm_out_res;
      if (_ghv_wens_214_T | _ghv_wens_214_T_1 | _ghv_wens_214_T_2 | _ghv_wens_214_T_3)
        ghv_214 <= _ghv_write_datas_214_ppm_out_res;
      if (_ghv_wens_215_T | _ghv_wens_215_T_1 | _ghv_wens_215_T_2 | _ghv_wens_215_T_3)
        ghv_215 <= _ghv_write_datas_215_ppm_out_res;
      if (_ghv_wens_216_T | _ghv_wens_216_T_1 | _ghv_wens_216_T_2 | _ghv_wens_216_T_3)
        ghv_216 <= _ghv_write_datas_216_ppm_out_res;
      if (_ghv_wens_217_T | _ghv_wens_217_T_1 | _ghv_wens_217_T_2 | _ghv_wens_217_T_3)
        ghv_217 <= _ghv_write_datas_217_ppm_out_res;
      if (_ghv_wens_218_T | _ghv_wens_218_T_1 | _ghv_wens_218_T_2 | _ghv_wens_218_T_3)
        ghv_218 <= _ghv_write_datas_218_ppm_out_res;
      if (_ghv_wens_219_T | _ghv_wens_219_T_1 | _ghv_wens_219_T_2 | _ghv_wens_219_T_3)
        ghv_219 <= _ghv_write_datas_219_ppm_out_res;
      if (_ghv_wens_220_T | _ghv_wens_220_T_1 | _ghv_wens_220_T_2 | _ghv_wens_220_T_3)
        ghv_220 <= _ghv_write_datas_220_ppm_out_res;
      if (_ghv_wens_221_T | _ghv_wens_221_T_1 | _ghv_wens_221_T_2 | _ghv_wens_221_T_3)
        ghv_221 <= _ghv_write_datas_221_ppm_out_res;
      if (_ghv_wens_222_T | _ghv_wens_222_T_1 | _ghv_wens_222_T_2 | _ghv_wens_222_T_3)
        ghv_222 <= _ghv_write_datas_222_ppm_out_res;
      if (_ghv_wens_223_T | _ghv_wens_223_T_1 | _ghv_wens_223_T_2 | _ghv_wens_223_T_3)
        ghv_223 <= _ghv_write_datas_223_ppm_out_res;
      if (_ghv_wens_224_T | _ghv_wens_224_T_1 | _ghv_wens_224_T_2 | _ghv_wens_224_T_3)
        ghv_224 <= _ghv_write_datas_224_ppm_out_res;
      if (_ghv_wens_225_T | _ghv_wens_225_T_1 | _ghv_wens_225_T_2 | _ghv_wens_225_T_3)
        ghv_225 <= _ghv_write_datas_225_ppm_out_res;
      if (_ghv_wens_226_T | _ghv_wens_226_T_1 | _ghv_wens_226_T_2 | _ghv_wens_226_T_3)
        ghv_226 <= _ghv_write_datas_226_ppm_out_res;
      if (_ghv_wens_227_T | _ghv_wens_227_T_1 | _ghv_wens_227_T_2 | _ghv_wens_227_T_3)
        ghv_227 <= _ghv_write_datas_227_ppm_out_res;
      if (_ghv_wens_228_T | _ghv_wens_228_T_1 | _ghv_wens_228_T_2 | _ghv_wens_228_T_3)
        ghv_228 <= _ghv_write_datas_228_ppm_out_res;
      if (_ghv_wens_229_T | _ghv_wens_229_T_1 | _ghv_wens_229_T_2 | _ghv_wens_229_T_3)
        ghv_229 <= _ghv_write_datas_229_ppm_out_res;
      if (_ghv_wens_230_T | _ghv_wens_230_T_1 | _ghv_wens_230_T_2 | _ghv_wens_230_T_3)
        ghv_230 <= _ghv_write_datas_230_ppm_out_res;
      if (_ghv_wens_231_T | _ghv_wens_231_T_1 | _ghv_wens_231_T_2 | _ghv_wens_231_T_3)
        ghv_231 <= _ghv_write_datas_231_ppm_out_res;
      if (_ghv_wens_232_T | _ghv_wens_232_T_1 | _ghv_wens_232_T_2 | _ghv_wens_232_T_3)
        ghv_232 <= _ghv_write_datas_232_ppm_out_res;
      if (_ghv_wens_233_T | _ghv_wens_233_T_1 | _ghv_wens_233_T_2 | _ghv_wens_233_T_3)
        ghv_233 <= _ghv_write_datas_233_ppm_out_res;
      if (_ghv_wens_234_T | _ghv_wens_234_T_1 | _ghv_wens_234_T_2 | _ghv_wens_234_T_3)
        ghv_234 <= _ghv_write_datas_234_ppm_out_res;
      if (_ghv_wens_235_T | _ghv_wens_235_T_1 | _ghv_wens_235_T_2 | _ghv_wens_235_T_3)
        ghv_235 <= _ghv_write_datas_235_ppm_out_res;
      if (_ghv_wens_236_T | _ghv_wens_236_T_1 | _ghv_wens_236_T_2 | _ghv_wens_236_T_3)
        ghv_236 <= _ghv_write_datas_236_ppm_out_res;
      if (_ghv_wens_237_T | _ghv_wens_237_T_1 | _ghv_wens_237_T_2 | _ghv_wens_237_T_3)
        ghv_237 <= _ghv_write_datas_237_ppm_out_res;
      if (_ghv_wens_238_T | _ghv_wens_238_T_1 | _ghv_wens_238_T_2 | _ghv_wens_238_T_3)
        ghv_238 <= _ghv_write_datas_238_ppm_out_res;
      if (_ghv_wens_239_T | _ghv_wens_239_T_1 | _ghv_wens_239_T_2 | _ghv_wens_239_T_3)
        ghv_239 <= _ghv_write_datas_239_ppm_out_res;
      if (_ghv_wens_240_T | _ghv_wens_240_T_1 | _ghv_wens_240_T_2 | _ghv_wens_240_T_3)
        ghv_240 <= _ghv_write_datas_240_ppm_out_res;
      if (_ghv_wens_241_T | _ghv_wens_241_T_1 | _ghv_wens_241_T_2 | _ghv_wens_241_T_3)
        ghv_241 <= _ghv_write_datas_241_ppm_out_res;
      if (_ghv_wens_242_T | _ghv_wens_242_T_1 | _ghv_wens_242_T_2 | _ghv_wens_242_T_3)
        ghv_242 <= _ghv_write_datas_242_ppm_out_res;
      if (_ghv_wens_243_T | _ghv_wens_243_T_1 | _ghv_wens_243_T_2 | _ghv_wens_243_T_3)
        ghv_243 <= _ghv_write_datas_243_ppm_out_res;
      if (_ghv_wens_244_T | _ghv_wens_244_T_1 | _ghv_wens_244_T_2 | _ghv_wens_244_T_3)
        ghv_244 <= _ghv_write_datas_244_ppm_out_res;
      if (_ghv_wens_245_T | _ghv_wens_245_T_1 | _ghv_wens_245_T_2 | _ghv_wens_245_T_3)
        ghv_245 <= _ghv_write_datas_245_ppm_out_res;
      if (_ghv_wens_246_T | _ghv_wens_246_T_1 | _ghv_wens_246_T_2 | _ghv_wens_246_T_3)
        ghv_246 <= _ghv_write_datas_246_ppm_out_res;
      if (_ghv_wens_247_T | _ghv_wens_247_T_1 | _ghv_wens_247_T_2 | _ghv_wens_247_T_3)
        ghv_247 <= _ghv_write_datas_247_ppm_out_res;
      if (_ghv_wens_248_T | _ghv_wens_248_T_1 | _ghv_wens_248_T_2 | _ghv_wens_248_T_3)
        ghv_248 <= _ghv_write_datas_248_ppm_out_res;
      if (_ghv_wens_249_T | _ghv_wens_249_T_1 | _ghv_wens_249_T_2 | _ghv_wens_249_T_3)
        ghv_249 <= _ghv_write_datas_249_ppm_out_res;
      if (_ghv_wens_250_T | _ghv_wens_250_T_1 | _ghv_wens_250_T_2 | _ghv_wens_250_T_3)
        ghv_250 <= _ghv_write_datas_250_ppm_out_res;
      if (_ghv_wens_251_T | _ghv_wens_251_T_1 | _ghv_wens_251_T_2 | _ghv_wens_251_T_3)
        ghv_251 <= _ghv_write_datas_251_ppm_out_res;
      if (_ghv_wens_252_T | _ghv_wens_252_T_1 | _ghv_wens_252_T_2 | _ghv_wens_252_T_3)
        ghv_252 <= _ghv_write_datas_252_ppm_out_res;
      if (_ghv_wens_253_T | _ghv_wens_253_T_1 | _ghv_wens_253_T_2 | _ghv_wens_253_T_3)
        ghv_253 <= _ghv_write_datas_253_ppm_out_res;
      if (_ghv_wens_254_T | _ghv_wens_254_T_1 | _ghv_wens_254_T_2 | _ghv_wens_254_T_3)
        ghv_254 <= _ghv_write_datas_254_ppm_out_res;
      if (_ghv_wens_255_T | _ghv_wens_255_T_1 | _ghv_wens_255_T_2 | _ghv_wens_255_T_3)
        ghv_255 <= _ghv_write_datas_255_ppm_out_res;
      if (io_s0_stall_dup_0) begin
      end
      else begin
        s0_ghist_ptr_reg_dup_0_flag <= _s0_ghist_ptr_dup_0_ppm_out_res_flag;
        s0_ghist_ptr_reg_dup_0_value <= _s0_ghist_ptr_dup_0_ppm_out_res_value;
      end
      if (io_s0_stall_dup_2) begin
      end
      else begin
        s0_ghist_ptr_reg_dup_2_flag <= _s0_ghist_ptr_dup_2_ppm_out_res_flag;
        s0_ghist_ptr_reg_dup_2_value <= _s0_ghist_ptr_dup_2_ppm_out_res_value;
      end
    end
  end // always @(posedge, posedge)
  always @(posedge clock) begin
    if (io_ftq_to_bpu_redirect_valid) begin
      do_redirect_dup_next_bits_r_cfiUpdate_histPtr_flag <=
        io_ftq_to_bpu_redirect_bits_cfiUpdate_histPtr_flag;
      do_redirect_dup_next_bits_r_cfiUpdate_histPtr_value <=
        io_ftq_to_bpu_redirect_bits_cfiUpdate_histPtr_value;
      do_redirect_dup_next_bits_r_cfiUpdate_taken <=
        io_ftq_to_bpu_redirect_bits_cfiUpdate_taken;
      do_redirect_dup_next_bits_r_cfiUpdate_shift <=
        io_ftq_to_bpu_redirect_bits_cfiUpdate_shift;
      do_redirect_dup_next_bits_r_cfiUpdate_addIntoHist <=
        io_ftq_to_bpu_redirect_bits_cfiUpdate_addIntoHist;
    end
  end // always @(posedge)
  `ifdef ENABLE_INITIAL_REG_
    `ifdef FIRRTL_BEFORE_INITIAL
      `FIRRTL_BEFORE_INITIAL
    `endif // FIRRTL_BEFORE_INITIAL
    logic [31:0] _RANDOM[0:114];
    initial begin
      `ifdef INIT_RANDOM_PROLOG_
        `INIT_RANDOM_PROLOG_
      `endif // INIT_RANDOM_PROLOG_
      `ifdef RANDOMIZE_REG_INIT
        for (logic [6:0] i = 7'h0; i < 7'h73; i += 7'h1) begin
          _RANDOM[i] = `RANDOM;
        end
        do_redirect_dup_next_valid_last_REG = _RANDOM[7'h0][0];
        do_redirect_dup_next_bits_r_cfiUpdate_histPtr_flag = _RANDOM[7'h9][28];
        do_redirect_dup_next_bits_r_cfiUpdate_histPtr_value =
          {_RANDOM[7'h9][31:29], _RANDOM[7'hA][4:0]};
        do_redirect_dup_next_bits_r_cfiUpdate_taken = _RANDOM[7'hC][6];
        do_redirect_dup_next_bits_r_cfiUpdate_shift = _RANDOM[7'hC][9:8];
        do_redirect_dup_next_bits_r_cfiUpdate_addIntoHist = _RANDOM[7'hC][10];
        s0_folded_gh_reg_dup_1_hist_17_folded_hist = _RANDOM[7'h13][23:13];
        s0_folded_gh_reg_dup_1_hist_16_folded_hist =
          {_RANDOM[7'h13][31:24], _RANDOM[7'h14][2:0]};
        s0_folded_gh_reg_dup_1_hist_15_folded_hist = _RANDOM[7'h14][9:3];
        s0_folded_gh_reg_dup_1_hist_14_folded_hist = _RANDOM[7'h14][17:10];
        s0_folded_gh_reg_dup_1_hist_13_folded_hist = _RANDOM[7'h14][26:18];
        s0_folded_gh_reg_dup_1_hist_12_folded_hist = _RANDOM[7'h14][30:27];
        s0_folded_gh_reg_dup_1_hist_11_folded_hist =
          {_RANDOM[7'h14][31], _RANDOM[7'h15][6:0]};
        s0_folded_gh_reg_dup_1_hist_10_folded_hist = _RANDOM[7'h15][15:7];
        s0_folded_gh_reg_dup_1_hist_9_folded_hist = _RANDOM[7'h15][22:16];
        s0_folded_gh_reg_dup_1_hist_8_folded_hist = _RANDOM[7'h15][30:23];
        s0_folded_gh_reg_dup_1_hist_7_folded_hist =
          {_RANDOM[7'h15][31], _RANDOM[7'h16][5:0]};
        s0_folded_gh_reg_dup_1_hist_6_folded_hist = _RANDOM[7'h16][14:6];
        s0_folded_gh_reg_dup_1_hist_5_folded_hist = _RANDOM[7'h16][21:15];
        s0_folded_gh_reg_dup_1_hist_4_folded_hist = _RANDOM[7'h16][29:22];
        s0_folded_gh_reg_dup_1_hist_3_folded_hist =
          {_RANDOM[7'h16][31:30], _RANDOM[7'h17][5:0]};
        s0_folded_gh_reg_dup_1_hist_2_folded_hist = _RANDOM[7'h17][13:6];
        s0_folded_gh_reg_dup_1_hist_1_folded_hist = _RANDOM[7'h17][24:14];
        s0_folded_gh_reg_dup_3_hist_17_folded_hist = _RANDOM[7'h1C][31:21];
        s0_folded_gh_reg_dup_3_hist_16_folded_hist = _RANDOM[7'h1D][10:0];
        s0_folded_gh_reg_dup_3_hist_15_folded_hist = _RANDOM[7'h1D][17:11];
        s0_folded_gh_reg_dup_3_hist_14_folded_hist = _RANDOM[7'h1D][25:18];
        s0_folded_gh_reg_dup_3_hist_13_folded_hist =
          {_RANDOM[7'h1D][31:26], _RANDOM[7'h1E][2:0]};
        s0_folded_gh_reg_dup_3_hist_12_folded_hist = _RANDOM[7'h1E][6:3];
        s0_folded_gh_reg_dup_3_hist_11_folded_hist = _RANDOM[7'h1E][14:7];
        s0_folded_gh_reg_dup_3_hist_10_folded_hist = _RANDOM[7'h1E][23:15];
        s0_folded_gh_reg_dup_3_hist_9_folded_hist = _RANDOM[7'h1E][30:24];
        s0_folded_gh_reg_dup_3_hist_8_folded_hist =
          {_RANDOM[7'h1E][31], _RANDOM[7'h1F][6:0]};
        s0_folded_gh_reg_dup_3_hist_7_folded_hist = _RANDOM[7'h1F][13:7];
        s0_folded_gh_reg_dup_3_hist_6_folded_hist = _RANDOM[7'h1F][22:14];
        s0_folded_gh_reg_dup_3_hist_5_folded_hist = _RANDOM[7'h1F][29:23];
        s0_folded_gh_reg_dup_3_hist_4_folded_hist =
          {_RANDOM[7'h1F][31:30], _RANDOM[7'h20][5:0]};
        s0_folded_gh_reg_dup_3_hist_3_folded_hist = _RANDOM[7'h20][13:6];
        s0_folded_gh_reg_dup_3_hist_2_folded_hist = _RANDOM[7'h20][21:14];
        s0_folded_gh_reg_dup_3_hist_1_folded_hist =
          {_RANDOM[7'h20][31:22], _RANDOM[7'h21][0]};
        s1_folded_gh_dup_1_hist_17_folded_hist =
          {_RANDOM[7'h25][31:29], _RANDOM[7'h26][7:0]};
        s1_folded_gh_dup_1_hist_16_folded_hist = _RANDOM[7'h26][18:8];
        s1_folded_gh_dup_1_hist_15_folded_hist = _RANDOM[7'h26][25:19];
        s1_folded_gh_dup_1_hist_14_folded_hist =
          {_RANDOM[7'h26][31:26], _RANDOM[7'h27][1:0]};
        s1_folded_gh_dup_1_hist_13_folded_hist = _RANDOM[7'h27][10:2];
        s1_folded_gh_dup_1_hist_12_folded_hist = _RANDOM[7'h27][14:11];
        s1_folded_gh_dup_1_hist_11_folded_hist = _RANDOM[7'h27][22:15];
        s1_folded_gh_dup_1_hist_10_folded_hist = _RANDOM[7'h27][31:23];
        s1_folded_gh_dup_1_hist_9_folded_hist = _RANDOM[7'h28][6:0];
        s1_folded_gh_dup_1_hist_8_folded_hist = _RANDOM[7'h28][14:7];
        s1_folded_gh_dup_1_hist_7_folded_hist = _RANDOM[7'h28][21:15];
        s1_folded_gh_dup_1_hist_6_folded_hist = _RANDOM[7'h28][30:22];
        s1_folded_gh_dup_1_hist_5_folded_hist = {_RANDOM[7'h28][31], _RANDOM[7'h29][5:0]};
        s1_folded_gh_dup_1_hist_4_folded_hist = _RANDOM[7'h29][13:6];
        s1_folded_gh_dup_1_hist_3_folded_hist = _RANDOM[7'h29][21:14];
        s1_folded_gh_dup_1_hist_2_folded_hist = _RANDOM[7'h29][29:22];
        s1_folded_gh_dup_1_hist_1_folded_hist =
          {_RANDOM[7'h29][31:30], _RANDOM[7'h2A][8:0]};
        s1_folded_gh_dup_3_hist_17_folded_hist = _RANDOM[7'h2F][15:5];
        s1_folded_gh_dup_3_hist_16_folded_hist = _RANDOM[7'h2F][26:16];
        s1_folded_gh_dup_3_hist_15_folded_hist =
          {_RANDOM[7'h2F][31:27], _RANDOM[7'h30][1:0]};
        s1_folded_gh_dup_3_hist_14_folded_hist = _RANDOM[7'h30][9:2];
        s1_folded_gh_dup_3_hist_13_folded_hist = _RANDOM[7'h30][18:10];
        s1_folded_gh_dup_3_hist_12_folded_hist = _RANDOM[7'h30][22:19];
        s1_folded_gh_dup_3_hist_11_folded_hist = _RANDOM[7'h30][30:23];
        s1_folded_gh_dup_3_hist_10_folded_hist =
          {_RANDOM[7'h30][31], _RANDOM[7'h31][7:0]};
        s1_folded_gh_dup_3_hist_9_folded_hist = _RANDOM[7'h31][14:8];
        s1_folded_gh_dup_3_hist_8_folded_hist = _RANDOM[7'h31][22:15];
        s1_folded_gh_dup_3_hist_7_folded_hist = _RANDOM[7'h31][29:23];
        s1_folded_gh_dup_3_hist_6_folded_hist =
          {_RANDOM[7'h31][31:30], _RANDOM[7'h32][6:0]};
        s1_folded_gh_dup_3_hist_5_folded_hist = _RANDOM[7'h32][13:7];
        s1_folded_gh_dup_3_hist_4_folded_hist = _RANDOM[7'h32][21:14];
        s1_folded_gh_dup_3_hist_3_folded_hist = _RANDOM[7'h32][29:22];
        s1_folded_gh_dup_3_hist_2_folded_hist =
          {_RANDOM[7'h32][31:30], _RANDOM[7'h33][5:0]};
        s1_folded_gh_dup_3_hist_1_folded_hist = _RANDOM[7'h33][16:6];
        s2_folded_gh_dup_1_hist_17_folded_hist = _RANDOM[7'h38][23:13];
        s2_folded_gh_dup_1_hist_16_folded_hist =
          {_RANDOM[7'h38][31:24], _RANDOM[7'h39][2:0]};
        s2_folded_gh_dup_1_hist_15_folded_hist = _RANDOM[7'h39][9:3];
        s2_folded_gh_dup_1_hist_14_folded_hist = _RANDOM[7'h39][17:10];
        s2_folded_gh_dup_1_hist_13_folded_hist = _RANDOM[7'h39][26:18];
        s2_folded_gh_dup_1_hist_12_folded_hist = _RANDOM[7'h39][30:27];
        s2_folded_gh_dup_1_hist_11_folded_hist =
          {_RANDOM[7'h39][31], _RANDOM[7'h3A][6:0]};
        s2_folded_gh_dup_1_hist_10_folded_hist = _RANDOM[7'h3A][15:7];
        s2_folded_gh_dup_1_hist_9_folded_hist = _RANDOM[7'h3A][22:16];
        s2_folded_gh_dup_1_hist_8_folded_hist = _RANDOM[7'h3A][30:23];
        s2_folded_gh_dup_1_hist_7_folded_hist = {_RANDOM[7'h3A][31], _RANDOM[7'h3B][5:0]};
        s2_folded_gh_dup_1_hist_6_folded_hist = _RANDOM[7'h3B][14:6];
        s2_folded_gh_dup_1_hist_5_folded_hist = _RANDOM[7'h3B][21:15];
        s2_folded_gh_dup_1_hist_4_folded_hist = _RANDOM[7'h3B][29:22];
        s2_folded_gh_dup_1_hist_3_folded_hist =
          {_RANDOM[7'h3B][31:30], _RANDOM[7'h3C][5:0]};
        s2_folded_gh_dup_1_hist_2_folded_hist = _RANDOM[7'h3C][13:6];
        s2_folded_gh_dup_1_hist_1_folded_hist = _RANDOM[7'h3C][24:14];
        s2_folded_gh_dup_3_hist_17_folded_hist = _RANDOM[7'h41][31:21];
        s2_folded_gh_dup_3_hist_16_folded_hist = _RANDOM[7'h42][10:0];
        s2_folded_gh_dup_3_hist_15_folded_hist = _RANDOM[7'h42][17:11];
        s2_folded_gh_dup_3_hist_14_folded_hist = _RANDOM[7'h42][25:18];
        s2_folded_gh_dup_3_hist_13_folded_hist =
          {_RANDOM[7'h42][31:26], _RANDOM[7'h43][2:0]};
        s2_folded_gh_dup_3_hist_12_folded_hist = _RANDOM[7'h43][6:3];
        s2_folded_gh_dup_3_hist_11_folded_hist = _RANDOM[7'h43][14:7];
        s2_folded_gh_dup_3_hist_10_folded_hist = _RANDOM[7'h43][23:15];
        s2_folded_gh_dup_3_hist_9_folded_hist = _RANDOM[7'h43][30:24];
        s2_folded_gh_dup_3_hist_8_folded_hist = {_RANDOM[7'h43][31], _RANDOM[7'h44][6:0]};
        s2_folded_gh_dup_3_hist_7_folded_hist = _RANDOM[7'h44][13:7];
        s2_folded_gh_dup_3_hist_6_folded_hist = _RANDOM[7'h44][22:14];
        s2_folded_gh_dup_3_hist_5_folded_hist = _RANDOM[7'h44][29:23];
        s2_folded_gh_dup_3_hist_4_folded_hist =
          {_RANDOM[7'h44][31:30], _RANDOM[7'h45][5:0]};
        s2_folded_gh_dup_3_hist_3_folded_hist = _RANDOM[7'h45][13:6];
        s2_folded_gh_dup_3_hist_2_folded_hist = _RANDOM[7'h45][21:14];
        s2_folded_gh_dup_3_hist_1_folded_hist =
          {_RANDOM[7'h45][31:22], _RANDOM[7'h46][0]};
        s3_folded_gh_dup_1_hist_17_folded_hist =
          {_RANDOM[7'h4A][31:29], _RANDOM[7'h4B][7:0]};
        s3_folded_gh_dup_1_hist_16_folded_hist = _RANDOM[7'h4B][18:8];
        s3_folded_gh_dup_1_hist_15_folded_hist = _RANDOM[7'h4B][25:19];
        s3_folded_gh_dup_1_hist_14_folded_hist =
          {_RANDOM[7'h4B][31:26], _RANDOM[7'h4C][1:0]};
        s3_folded_gh_dup_1_hist_13_folded_hist = _RANDOM[7'h4C][10:2];
        s3_folded_gh_dup_1_hist_12_folded_hist = _RANDOM[7'h4C][14:11];
        s3_folded_gh_dup_1_hist_11_folded_hist = _RANDOM[7'h4C][22:15];
        s3_folded_gh_dup_1_hist_10_folded_hist = _RANDOM[7'h4C][31:23];
        s3_folded_gh_dup_1_hist_9_folded_hist = _RANDOM[7'h4D][6:0];
        s3_folded_gh_dup_1_hist_8_folded_hist = _RANDOM[7'h4D][14:7];
        s3_folded_gh_dup_1_hist_7_folded_hist = _RANDOM[7'h4D][21:15];
        s3_folded_gh_dup_1_hist_6_folded_hist = _RANDOM[7'h4D][30:22];
        s3_folded_gh_dup_1_hist_5_folded_hist = {_RANDOM[7'h4D][31], _RANDOM[7'h4E][5:0]};
        s3_folded_gh_dup_1_hist_4_folded_hist = _RANDOM[7'h4E][13:6];
        s3_folded_gh_dup_1_hist_3_folded_hist = _RANDOM[7'h4E][21:14];
        s3_folded_gh_dup_1_hist_2_folded_hist = _RANDOM[7'h4E][29:22];
        s3_folded_gh_dup_1_hist_1_folded_hist =
          {_RANDOM[7'h4E][31:30], _RANDOM[7'h4F][8:0]};
        s3_folded_gh_dup_3_hist_17_folded_hist = _RANDOM[7'h54][15:5];
        s3_folded_gh_dup_3_hist_16_folded_hist = _RANDOM[7'h54][26:16];
        s3_folded_gh_dup_3_hist_15_folded_hist =
          {_RANDOM[7'h54][31:27], _RANDOM[7'h55][1:0]};
        s3_folded_gh_dup_3_hist_14_folded_hist = _RANDOM[7'h55][9:2];
        s3_folded_gh_dup_3_hist_13_folded_hist = _RANDOM[7'h55][18:10];
        s3_folded_gh_dup_3_hist_12_folded_hist = _RANDOM[7'h55][22:19];
        s3_folded_gh_dup_3_hist_11_folded_hist = _RANDOM[7'h55][30:23];
        s3_folded_gh_dup_3_hist_10_folded_hist =
          {_RANDOM[7'h55][31], _RANDOM[7'h56][7:0]};
        s3_folded_gh_dup_3_hist_9_folded_hist = _RANDOM[7'h56][14:8];
        s3_folded_gh_dup_3_hist_8_folded_hist = _RANDOM[7'h56][22:15];
        s3_folded_gh_dup_3_hist_7_folded_hist = _RANDOM[7'h56][29:23];
        s3_folded_gh_dup_3_hist_6_folded_hist =
          {_RANDOM[7'h56][31:30], _RANDOM[7'h57][6:0]};
        s3_folded_gh_dup_3_hist_5_folded_hist = _RANDOM[7'h57][13:7];
        s3_folded_gh_dup_3_hist_4_folded_hist = _RANDOM[7'h57][21:14];
        s3_folded_gh_dup_3_hist_3_folded_hist = _RANDOM[7'h57][29:22];
        s3_folded_gh_dup_3_hist_2_folded_hist =
          {_RANDOM[7'h57][31:30], _RANDOM[7'h58][5:0]};
        s3_folded_gh_dup_3_hist_1_folded_hist = _RANDOM[7'h58][16:6];
        s0_last_br_num_oh_reg_dup_1 = _RANDOM[7'h58][30:28];
        s0_last_br_num_oh_reg_dup_3 = _RANDOM[7'h59][4:2];
        s1_last_br_num_oh_dup_1 = _RANDOM[7'h59][10:8];
        s1_last_br_num_oh_dup_3 = _RANDOM[7'h59][16:14];
        s2_last_br_num_oh_dup_1 = _RANDOM[7'h59][22:20];
        s2_last_br_num_oh_dup_3 = _RANDOM[7'h59][28:26];
        s3_last_br_num_oh_dup_1 = _RANDOM[7'h5A][2:0];
        s3_last_br_num_oh_dup_3 = _RANDOM[7'h5A][8:6];
        s0_ahead_fh_oldest_bits_reg_dup_1_afhob_5_bits_0 = _RANDOM[7'h5B][1];
        s0_ahead_fh_oldest_bits_reg_dup_1_afhob_5_bits_1 = _RANDOM[7'h5B][2];
        s0_ahead_fh_oldest_bits_reg_dup_1_afhob_5_bits_2 = _RANDOM[7'h5B][3];
        s0_ahead_fh_oldest_bits_reg_dup_1_afhob_5_bits_3 = _RANDOM[7'h5B][4];
        s0_ahead_fh_oldest_bits_reg_dup_1_afhob_4_bits_0 = _RANDOM[7'h5B][5];
        s0_ahead_fh_oldest_bits_reg_dup_1_afhob_4_bits_1 = _RANDOM[7'h5B][6];
        s0_ahead_fh_oldest_bits_reg_dup_1_afhob_4_bits_2 = _RANDOM[7'h5B][7];
        s0_ahead_fh_oldest_bits_reg_dup_1_afhob_3_bits_0 = _RANDOM[7'h5B][9];
        s0_ahead_fh_oldest_bits_reg_dup_1_afhob_3_bits_1 = _RANDOM[7'h5B][10];
        s0_ahead_fh_oldest_bits_reg_dup_1_afhob_3_bits_2 = _RANDOM[7'h5B][11];
        s0_ahead_fh_oldest_bits_reg_dup_1_afhob_3_bits_3 = _RANDOM[7'h5B][12];
        s0_ahead_fh_oldest_bits_reg_dup_1_afhob_2_bits_0 = _RANDOM[7'h5B][13];
        s0_ahead_fh_oldest_bits_reg_dup_1_afhob_2_bits_1 = _RANDOM[7'h5B][14];
        s0_ahead_fh_oldest_bits_reg_dup_1_afhob_2_bits_2 = _RANDOM[7'h5B][15];
        s0_ahead_fh_oldest_bits_reg_dup_1_afhob_2_bits_3 = _RANDOM[7'h5B][16];
        s0_ahead_fh_oldest_bits_reg_dup_1_afhob_1_bits_0 = _RANDOM[7'h5B][17];
        s0_ahead_fh_oldest_bits_reg_dup_1_afhob_1_bits_1 = _RANDOM[7'h5B][18];
        s0_ahead_fh_oldest_bits_reg_dup_1_afhob_1_bits_2 = _RANDOM[7'h5B][19];
        s0_ahead_fh_oldest_bits_reg_dup_1_afhob_1_bits_3 = _RANDOM[7'h5B][20];
        s0_ahead_fh_oldest_bits_reg_dup_1_afhob_0_bits_0 = _RANDOM[7'h5B][21];
        s0_ahead_fh_oldest_bits_reg_dup_1_afhob_0_bits_1 = _RANDOM[7'h5B][22];
        s0_ahead_fh_oldest_bits_reg_dup_1_afhob_0_bits_2 = _RANDOM[7'h5B][23];
        s0_ahead_fh_oldest_bits_reg_dup_1_afhob_0_bits_3 = _RANDOM[7'h5B][24];
        s0_ahead_fh_oldest_bits_reg_dup_3_afhob_5_bits_0 = _RANDOM[7'h5C][17];
        s0_ahead_fh_oldest_bits_reg_dup_3_afhob_5_bits_1 = _RANDOM[7'h5C][18];
        s0_ahead_fh_oldest_bits_reg_dup_3_afhob_5_bits_2 = _RANDOM[7'h5C][19];
        s0_ahead_fh_oldest_bits_reg_dup_3_afhob_5_bits_3 = _RANDOM[7'h5C][20];
        s0_ahead_fh_oldest_bits_reg_dup_3_afhob_4_bits_0 = _RANDOM[7'h5C][21];
        s0_ahead_fh_oldest_bits_reg_dup_3_afhob_4_bits_1 = _RANDOM[7'h5C][22];
        s0_ahead_fh_oldest_bits_reg_dup_3_afhob_4_bits_2 = _RANDOM[7'h5C][23];
        s0_ahead_fh_oldest_bits_reg_dup_3_afhob_3_bits_0 = _RANDOM[7'h5C][25];
        s0_ahead_fh_oldest_bits_reg_dup_3_afhob_3_bits_1 = _RANDOM[7'h5C][26];
        s0_ahead_fh_oldest_bits_reg_dup_3_afhob_3_bits_2 = _RANDOM[7'h5C][27];
        s0_ahead_fh_oldest_bits_reg_dup_3_afhob_3_bits_3 = _RANDOM[7'h5C][28];
        s0_ahead_fh_oldest_bits_reg_dup_3_afhob_2_bits_0 = _RANDOM[7'h5C][29];
        s0_ahead_fh_oldest_bits_reg_dup_3_afhob_2_bits_1 = _RANDOM[7'h5C][30];
        s0_ahead_fh_oldest_bits_reg_dup_3_afhob_2_bits_2 = _RANDOM[7'h5C][31];
        s0_ahead_fh_oldest_bits_reg_dup_3_afhob_2_bits_3 = _RANDOM[7'h5D][0];
        s0_ahead_fh_oldest_bits_reg_dup_3_afhob_1_bits_0 = _RANDOM[7'h5D][1];
        s0_ahead_fh_oldest_bits_reg_dup_3_afhob_1_bits_1 = _RANDOM[7'h5D][2];
        s0_ahead_fh_oldest_bits_reg_dup_3_afhob_1_bits_2 = _RANDOM[7'h5D][3];
        s0_ahead_fh_oldest_bits_reg_dup_3_afhob_1_bits_3 = _RANDOM[7'h5D][4];
        s0_ahead_fh_oldest_bits_reg_dup_3_afhob_0_bits_0 = _RANDOM[7'h5D][5];
        s0_ahead_fh_oldest_bits_reg_dup_3_afhob_0_bits_1 = _RANDOM[7'h5D][6];
        s0_ahead_fh_oldest_bits_reg_dup_3_afhob_0_bits_2 = _RANDOM[7'h5D][7];
        s0_ahead_fh_oldest_bits_reg_dup_3_afhob_0_bits_3 = _RANDOM[7'h5D][8];
        s1_ahead_fh_oldest_bits_dup_1_afhob_5_bits_0 = _RANDOM[7'h5E][1];
        s1_ahead_fh_oldest_bits_dup_1_afhob_5_bits_1 = _RANDOM[7'h5E][2];
        s1_ahead_fh_oldest_bits_dup_1_afhob_5_bits_2 = _RANDOM[7'h5E][3];
        s1_ahead_fh_oldest_bits_dup_1_afhob_5_bits_3 = _RANDOM[7'h5E][4];
        s1_ahead_fh_oldest_bits_dup_1_afhob_4_bits_0 = _RANDOM[7'h5E][5];
        s1_ahead_fh_oldest_bits_dup_1_afhob_4_bits_1 = _RANDOM[7'h5E][6];
        s1_ahead_fh_oldest_bits_dup_1_afhob_4_bits_2 = _RANDOM[7'h5E][7];
        s1_ahead_fh_oldest_bits_dup_1_afhob_3_bits_0 = _RANDOM[7'h5E][9];
        s1_ahead_fh_oldest_bits_dup_1_afhob_3_bits_1 = _RANDOM[7'h5E][10];
        s1_ahead_fh_oldest_bits_dup_1_afhob_3_bits_2 = _RANDOM[7'h5E][11];
        s1_ahead_fh_oldest_bits_dup_1_afhob_3_bits_3 = _RANDOM[7'h5E][12];
        s1_ahead_fh_oldest_bits_dup_1_afhob_2_bits_0 = _RANDOM[7'h5E][13];
        s1_ahead_fh_oldest_bits_dup_1_afhob_2_bits_1 = _RANDOM[7'h5E][14];
        s1_ahead_fh_oldest_bits_dup_1_afhob_2_bits_2 = _RANDOM[7'h5E][15];
        s1_ahead_fh_oldest_bits_dup_1_afhob_2_bits_3 = _RANDOM[7'h5E][16];
        s1_ahead_fh_oldest_bits_dup_1_afhob_1_bits_0 = _RANDOM[7'h5E][17];
        s1_ahead_fh_oldest_bits_dup_1_afhob_1_bits_1 = _RANDOM[7'h5E][18];
        s1_ahead_fh_oldest_bits_dup_1_afhob_1_bits_2 = _RANDOM[7'h5E][19];
        s1_ahead_fh_oldest_bits_dup_1_afhob_1_bits_3 = _RANDOM[7'h5E][20];
        s1_ahead_fh_oldest_bits_dup_1_afhob_0_bits_0 = _RANDOM[7'h5E][21];
        s1_ahead_fh_oldest_bits_dup_1_afhob_0_bits_1 = _RANDOM[7'h5E][22];
        s1_ahead_fh_oldest_bits_dup_1_afhob_0_bits_2 = _RANDOM[7'h5E][23];
        s1_ahead_fh_oldest_bits_dup_1_afhob_0_bits_3 = _RANDOM[7'h5E][24];
        s1_ahead_fh_oldest_bits_dup_3_afhob_5_bits_0 = _RANDOM[7'h5F][17];
        s1_ahead_fh_oldest_bits_dup_3_afhob_5_bits_1 = _RANDOM[7'h5F][18];
        s1_ahead_fh_oldest_bits_dup_3_afhob_5_bits_2 = _RANDOM[7'h5F][19];
        s1_ahead_fh_oldest_bits_dup_3_afhob_5_bits_3 = _RANDOM[7'h5F][20];
        s1_ahead_fh_oldest_bits_dup_3_afhob_4_bits_0 = _RANDOM[7'h5F][21];
        s1_ahead_fh_oldest_bits_dup_3_afhob_4_bits_1 = _RANDOM[7'h5F][22];
        s1_ahead_fh_oldest_bits_dup_3_afhob_4_bits_2 = _RANDOM[7'h5F][23];
        s1_ahead_fh_oldest_bits_dup_3_afhob_3_bits_0 = _RANDOM[7'h5F][25];
        s1_ahead_fh_oldest_bits_dup_3_afhob_3_bits_1 = _RANDOM[7'h5F][26];
        s1_ahead_fh_oldest_bits_dup_3_afhob_3_bits_2 = _RANDOM[7'h5F][27];
        s1_ahead_fh_oldest_bits_dup_3_afhob_3_bits_3 = _RANDOM[7'h5F][28];
        s1_ahead_fh_oldest_bits_dup_3_afhob_2_bits_0 = _RANDOM[7'h5F][29];
        s1_ahead_fh_oldest_bits_dup_3_afhob_2_bits_1 = _RANDOM[7'h5F][30];
        s1_ahead_fh_oldest_bits_dup_3_afhob_2_bits_2 = _RANDOM[7'h5F][31];
        s1_ahead_fh_oldest_bits_dup_3_afhob_2_bits_3 = _RANDOM[7'h60][0];
        s1_ahead_fh_oldest_bits_dup_3_afhob_1_bits_0 = _RANDOM[7'h60][1];
        s1_ahead_fh_oldest_bits_dup_3_afhob_1_bits_1 = _RANDOM[7'h60][2];
        s1_ahead_fh_oldest_bits_dup_3_afhob_1_bits_2 = _RANDOM[7'h60][3];
        s1_ahead_fh_oldest_bits_dup_3_afhob_1_bits_3 = _RANDOM[7'h60][4];
        s1_ahead_fh_oldest_bits_dup_3_afhob_0_bits_0 = _RANDOM[7'h60][5];
        s1_ahead_fh_oldest_bits_dup_3_afhob_0_bits_1 = _RANDOM[7'h60][6];
        s1_ahead_fh_oldest_bits_dup_3_afhob_0_bits_2 = _RANDOM[7'h60][7];
        s1_ahead_fh_oldest_bits_dup_3_afhob_0_bits_3 = _RANDOM[7'h60][8];
        s2_ahead_fh_oldest_bits_dup_1_afhob_5_bits_0 = _RANDOM[7'h61][1];
        s2_ahead_fh_oldest_bits_dup_1_afhob_5_bits_1 = _RANDOM[7'h61][2];
        s2_ahead_fh_oldest_bits_dup_1_afhob_5_bits_2 = _RANDOM[7'h61][3];
        s2_ahead_fh_oldest_bits_dup_1_afhob_5_bits_3 = _RANDOM[7'h61][4];
        s2_ahead_fh_oldest_bits_dup_1_afhob_4_bits_0 = _RANDOM[7'h61][5];
        s2_ahead_fh_oldest_bits_dup_1_afhob_4_bits_1 = _RANDOM[7'h61][6];
        s2_ahead_fh_oldest_bits_dup_1_afhob_4_bits_2 = _RANDOM[7'h61][7];
        s2_ahead_fh_oldest_bits_dup_1_afhob_3_bits_0 = _RANDOM[7'h61][9];
        s2_ahead_fh_oldest_bits_dup_1_afhob_3_bits_1 = _RANDOM[7'h61][10];
        s2_ahead_fh_oldest_bits_dup_1_afhob_3_bits_2 = _RANDOM[7'h61][11];
        s2_ahead_fh_oldest_bits_dup_1_afhob_3_bits_3 = _RANDOM[7'h61][12];
        s2_ahead_fh_oldest_bits_dup_1_afhob_2_bits_0 = _RANDOM[7'h61][13];
        s2_ahead_fh_oldest_bits_dup_1_afhob_2_bits_1 = _RANDOM[7'h61][14];
        s2_ahead_fh_oldest_bits_dup_1_afhob_2_bits_2 = _RANDOM[7'h61][15];
        s2_ahead_fh_oldest_bits_dup_1_afhob_2_bits_3 = _RANDOM[7'h61][16];
        s2_ahead_fh_oldest_bits_dup_1_afhob_1_bits_0 = _RANDOM[7'h61][17];
        s2_ahead_fh_oldest_bits_dup_1_afhob_1_bits_1 = _RANDOM[7'h61][18];
        s2_ahead_fh_oldest_bits_dup_1_afhob_1_bits_2 = _RANDOM[7'h61][19];
        s2_ahead_fh_oldest_bits_dup_1_afhob_1_bits_3 = _RANDOM[7'h61][20];
        s2_ahead_fh_oldest_bits_dup_1_afhob_0_bits_0 = _RANDOM[7'h61][21];
        s2_ahead_fh_oldest_bits_dup_1_afhob_0_bits_1 = _RANDOM[7'h61][22];
        s2_ahead_fh_oldest_bits_dup_1_afhob_0_bits_2 = _RANDOM[7'h61][23];
        s2_ahead_fh_oldest_bits_dup_1_afhob_0_bits_3 = _RANDOM[7'h61][24];
        s2_ahead_fh_oldest_bits_dup_3_afhob_5_bits_0 = _RANDOM[7'h62][17];
        s2_ahead_fh_oldest_bits_dup_3_afhob_5_bits_1 = _RANDOM[7'h62][18];
        s2_ahead_fh_oldest_bits_dup_3_afhob_5_bits_2 = _RANDOM[7'h62][19];
        s2_ahead_fh_oldest_bits_dup_3_afhob_5_bits_3 = _RANDOM[7'h62][20];
        s2_ahead_fh_oldest_bits_dup_3_afhob_4_bits_0 = _RANDOM[7'h62][21];
        s2_ahead_fh_oldest_bits_dup_3_afhob_4_bits_1 = _RANDOM[7'h62][22];
        s2_ahead_fh_oldest_bits_dup_3_afhob_4_bits_2 = _RANDOM[7'h62][23];
        s2_ahead_fh_oldest_bits_dup_3_afhob_3_bits_0 = _RANDOM[7'h62][25];
        s2_ahead_fh_oldest_bits_dup_3_afhob_3_bits_1 = _RANDOM[7'h62][26];
        s2_ahead_fh_oldest_bits_dup_3_afhob_3_bits_2 = _RANDOM[7'h62][27];
        s2_ahead_fh_oldest_bits_dup_3_afhob_3_bits_3 = _RANDOM[7'h62][28];
        s2_ahead_fh_oldest_bits_dup_3_afhob_2_bits_0 = _RANDOM[7'h62][29];
        s2_ahead_fh_oldest_bits_dup_3_afhob_2_bits_1 = _RANDOM[7'h62][30];
        s2_ahead_fh_oldest_bits_dup_3_afhob_2_bits_2 = _RANDOM[7'h62][31];
        s2_ahead_fh_oldest_bits_dup_3_afhob_2_bits_3 = _RANDOM[7'h63][0];
        s2_ahead_fh_oldest_bits_dup_3_afhob_1_bits_0 = _RANDOM[7'h63][1];
        s2_ahead_fh_oldest_bits_dup_3_afhob_1_bits_1 = _RANDOM[7'h63][2];
        s2_ahead_fh_oldest_bits_dup_3_afhob_1_bits_2 = _RANDOM[7'h63][3];
        s2_ahead_fh_oldest_bits_dup_3_afhob_1_bits_3 = _RANDOM[7'h63][4];
        s2_ahead_fh_oldest_bits_dup_3_afhob_0_bits_0 = _RANDOM[7'h63][5];
        s2_ahead_fh_oldest_bits_dup_3_afhob_0_bits_1 = _RANDOM[7'h63][6];
        s2_ahead_fh_oldest_bits_dup_3_afhob_0_bits_2 = _RANDOM[7'h63][7];
        s2_ahead_fh_oldest_bits_dup_3_afhob_0_bits_3 = _RANDOM[7'h63][8];
        s3_ahead_fh_oldest_bits_dup_1_afhob_5_bits_0 = _RANDOM[7'h64][1];
        s3_ahead_fh_oldest_bits_dup_1_afhob_5_bits_1 = _RANDOM[7'h64][2];
        s3_ahead_fh_oldest_bits_dup_1_afhob_5_bits_2 = _RANDOM[7'h64][3];
        s3_ahead_fh_oldest_bits_dup_1_afhob_5_bits_3 = _RANDOM[7'h64][4];
        s3_ahead_fh_oldest_bits_dup_1_afhob_4_bits_0 = _RANDOM[7'h64][5];
        s3_ahead_fh_oldest_bits_dup_1_afhob_4_bits_1 = _RANDOM[7'h64][6];
        s3_ahead_fh_oldest_bits_dup_1_afhob_4_bits_2 = _RANDOM[7'h64][7];
        s3_ahead_fh_oldest_bits_dup_1_afhob_3_bits_0 = _RANDOM[7'h64][9];
        s3_ahead_fh_oldest_bits_dup_1_afhob_3_bits_1 = _RANDOM[7'h64][10];
        s3_ahead_fh_oldest_bits_dup_1_afhob_3_bits_2 = _RANDOM[7'h64][11];
        s3_ahead_fh_oldest_bits_dup_1_afhob_3_bits_3 = _RANDOM[7'h64][12];
        s3_ahead_fh_oldest_bits_dup_1_afhob_2_bits_0 = _RANDOM[7'h64][13];
        s3_ahead_fh_oldest_bits_dup_1_afhob_2_bits_1 = _RANDOM[7'h64][14];
        s3_ahead_fh_oldest_bits_dup_1_afhob_2_bits_2 = _RANDOM[7'h64][15];
        s3_ahead_fh_oldest_bits_dup_1_afhob_2_bits_3 = _RANDOM[7'h64][16];
        s3_ahead_fh_oldest_bits_dup_1_afhob_1_bits_0 = _RANDOM[7'h64][17];
        s3_ahead_fh_oldest_bits_dup_1_afhob_1_bits_1 = _RANDOM[7'h64][18];
        s3_ahead_fh_oldest_bits_dup_1_afhob_1_bits_2 = _RANDOM[7'h64][19];
        s3_ahead_fh_oldest_bits_dup_1_afhob_1_bits_3 = _RANDOM[7'h64][20];
        s3_ahead_fh_oldest_bits_dup_1_afhob_0_bits_0 = _RANDOM[7'h64][21];
        s3_ahead_fh_oldest_bits_dup_1_afhob_0_bits_1 = _RANDOM[7'h64][22];
        s3_ahead_fh_oldest_bits_dup_1_afhob_0_bits_2 = _RANDOM[7'h64][23];
        s3_ahead_fh_oldest_bits_dup_1_afhob_0_bits_3 = _RANDOM[7'h64][24];
        s3_ahead_fh_oldest_bits_dup_3_afhob_5_bits_0 = _RANDOM[7'h65][17];
        s3_ahead_fh_oldest_bits_dup_3_afhob_5_bits_1 = _RANDOM[7'h65][18];
        s3_ahead_fh_oldest_bits_dup_3_afhob_5_bits_2 = _RANDOM[7'h65][19];
        s3_ahead_fh_oldest_bits_dup_3_afhob_5_bits_3 = _RANDOM[7'h65][20];
        s3_ahead_fh_oldest_bits_dup_3_afhob_4_bits_0 = _RANDOM[7'h65][21];
        s3_ahead_fh_oldest_bits_dup_3_afhob_4_bits_1 = _RANDOM[7'h65][22];
        s3_ahead_fh_oldest_bits_dup_3_afhob_4_bits_2 = _RANDOM[7'h65][23];
        s3_ahead_fh_oldest_bits_dup_3_afhob_3_bits_0 = _RANDOM[7'h65][25];
        s3_ahead_fh_oldest_bits_dup_3_afhob_3_bits_1 = _RANDOM[7'h65][26];
        s3_ahead_fh_oldest_bits_dup_3_afhob_3_bits_2 = _RANDOM[7'h65][27];
        s3_ahead_fh_oldest_bits_dup_3_afhob_3_bits_3 = _RANDOM[7'h65][28];
        s3_ahead_fh_oldest_bits_dup_3_afhob_2_bits_0 = _RANDOM[7'h65][29];
        s3_ahead_fh_oldest_bits_dup_3_afhob_2_bits_1 = _RANDOM[7'h65][30];
        s3_ahead_fh_oldest_bits_dup_3_afhob_2_bits_2 = _RANDOM[7'h65][31];
        s3_ahead_fh_oldest_bits_dup_3_afhob_2_bits_3 = _RANDOM[7'h66][0];
        s3_ahead_fh_oldest_bits_dup_3_afhob_1_bits_0 = _RANDOM[7'h66][1];
        s3_ahead_fh_oldest_bits_dup_3_afhob_1_bits_1 = _RANDOM[7'h66][2];
        s3_ahead_fh_oldest_bits_dup_3_afhob_1_bits_2 = _RANDOM[7'h66][3];
        s3_ahead_fh_oldest_bits_dup_3_afhob_1_bits_3 = _RANDOM[7'h66][4];
        s3_ahead_fh_oldest_bits_dup_3_afhob_0_bits_0 = _RANDOM[7'h66][5];
        s3_ahead_fh_oldest_bits_dup_3_afhob_0_bits_1 = _RANDOM[7'h66][6];
        s3_ahead_fh_oldest_bits_dup_3_afhob_0_bits_2 = _RANDOM[7'h66][7];
        s3_ahead_fh_oldest_bits_dup_3_afhob_0_bits_3 = _RANDOM[7'h66][8];
        ghv_0 = _RANDOM[7'h66][9];
        ghv_1 = _RANDOM[7'h66][10];
        ghv_2 = _RANDOM[7'h66][11];
        ghv_3 = _RANDOM[7'h66][12];
        ghv_4 = _RANDOM[7'h66][13];
        ghv_5 = _RANDOM[7'h66][14];
        ghv_6 = _RANDOM[7'h66][15];
        ghv_7 = _RANDOM[7'h66][16];
        ghv_8 = _RANDOM[7'h66][17];
        ghv_9 = _RANDOM[7'h66][18];
        ghv_10 = _RANDOM[7'h66][19];
        ghv_11 = _RANDOM[7'h66][20];
        ghv_12 = _RANDOM[7'h66][21];
        ghv_13 = _RANDOM[7'h66][22];
        ghv_14 = _RANDOM[7'h66][23];
        ghv_15 = _RANDOM[7'h66][24];
        ghv_16 = _RANDOM[7'h66][25];
        ghv_17 = _RANDOM[7'h66][26];
        ghv_18 = _RANDOM[7'h66][27];
        ghv_19 = _RANDOM[7'h66][28];
        ghv_20 = _RANDOM[7'h66][29];
        ghv_21 = _RANDOM[7'h66][30];
        ghv_22 = _RANDOM[7'h66][31];
        ghv_23 = _RANDOM[7'h67][0];
        ghv_24 = _RANDOM[7'h67][1];
        ghv_25 = _RANDOM[7'h67][2];
        ghv_26 = _RANDOM[7'h67][3];
        ghv_27 = _RANDOM[7'h67][4];
        ghv_28 = _RANDOM[7'h67][5];
        ghv_29 = _RANDOM[7'h67][6];
        ghv_30 = _RANDOM[7'h67][7];
        ghv_31 = _RANDOM[7'h67][8];
        ghv_32 = _RANDOM[7'h67][9];
        ghv_33 = _RANDOM[7'h67][10];
        ghv_34 = _RANDOM[7'h67][11];
        ghv_35 = _RANDOM[7'h67][12];
        ghv_36 = _RANDOM[7'h67][13];
        ghv_37 = _RANDOM[7'h67][14];
        ghv_38 = _RANDOM[7'h67][15];
        ghv_39 = _RANDOM[7'h67][16];
        ghv_40 = _RANDOM[7'h67][17];
        ghv_41 = _RANDOM[7'h67][18];
        ghv_42 = _RANDOM[7'h67][19];
        ghv_43 = _RANDOM[7'h67][20];
        ghv_44 = _RANDOM[7'h67][21];
        ghv_45 = _RANDOM[7'h67][22];
        ghv_46 = _RANDOM[7'h67][23];
        ghv_47 = _RANDOM[7'h67][24];
        ghv_48 = _RANDOM[7'h67][25];
        ghv_49 = _RANDOM[7'h67][26];
        ghv_50 = _RANDOM[7'h67][27];
        ghv_51 = _RANDOM[7'h67][28];
        ghv_52 = _RANDOM[7'h67][29];
        ghv_53 = _RANDOM[7'h67][30];
        ghv_54 = _RANDOM[7'h67][31];
        ghv_55 = _RANDOM[7'h68][0];
        ghv_56 = _RANDOM[7'h68][1];
        ghv_57 = _RANDOM[7'h68][2];
        ghv_58 = _RANDOM[7'h68][3];
        ghv_59 = _RANDOM[7'h68][4];
        ghv_60 = _RANDOM[7'h68][5];
        ghv_61 = _RANDOM[7'h68][6];
        ghv_62 = _RANDOM[7'h68][7];
        ghv_63 = _RANDOM[7'h68][8];
        ghv_64 = _RANDOM[7'h68][9];
        ghv_65 = _RANDOM[7'h68][10];
        ghv_66 = _RANDOM[7'h68][11];
        ghv_67 = _RANDOM[7'h68][12];
        ghv_68 = _RANDOM[7'h68][13];
        ghv_69 = _RANDOM[7'h68][14];
        ghv_70 = _RANDOM[7'h68][15];
        ghv_71 = _RANDOM[7'h68][16];
        ghv_72 = _RANDOM[7'h68][17];
        ghv_73 = _RANDOM[7'h68][18];
        ghv_74 = _RANDOM[7'h68][19];
        ghv_75 = _RANDOM[7'h68][20];
        ghv_76 = _RANDOM[7'h68][21];
        ghv_77 = _RANDOM[7'h68][22];
        ghv_78 = _RANDOM[7'h68][23];
        ghv_79 = _RANDOM[7'h68][24];
        ghv_80 = _RANDOM[7'h68][25];
        ghv_81 = _RANDOM[7'h68][26];
        ghv_82 = _RANDOM[7'h68][27];
        ghv_83 = _RANDOM[7'h68][28];
        ghv_84 = _RANDOM[7'h68][29];
        ghv_85 = _RANDOM[7'h68][30];
        ghv_86 = _RANDOM[7'h68][31];
        ghv_87 = _RANDOM[7'h69][0];
        ghv_88 = _RANDOM[7'h69][1];
        ghv_89 = _RANDOM[7'h69][2];
        ghv_90 = _RANDOM[7'h69][3];
        ghv_91 = _RANDOM[7'h69][4];
        ghv_92 = _RANDOM[7'h69][5];
        ghv_93 = _RANDOM[7'h69][6];
        ghv_94 = _RANDOM[7'h69][7];
        ghv_95 = _RANDOM[7'h69][8];
        ghv_96 = _RANDOM[7'h69][9];
        ghv_97 = _RANDOM[7'h69][10];
        ghv_98 = _RANDOM[7'h69][11];
        ghv_99 = _RANDOM[7'h69][12];
        ghv_100 = _RANDOM[7'h69][13];
        ghv_101 = _RANDOM[7'h69][14];
        ghv_102 = _RANDOM[7'h69][15];
        ghv_103 = _RANDOM[7'h69][16];
        ghv_104 = _RANDOM[7'h69][17];
        ghv_105 = _RANDOM[7'h69][18];
        ghv_106 = _RANDOM[7'h69][19];
        ghv_107 = _RANDOM[7'h69][20];
        ghv_108 = _RANDOM[7'h69][21];
        ghv_109 = _RANDOM[7'h69][22];
        ghv_110 = _RANDOM[7'h69][23];
        ghv_111 = _RANDOM[7'h69][24];
        ghv_112 = _RANDOM[7'h69][25];
        ghv_113 = _RANDOM[7'h69][26];
        ghv_114 = _RANDOM[7'h69][27];
        ghv_115 = _RANDOM[7'h69][28];
        ghv_116 = _RANDOM[7'h69][29];
        ghv_117 = _RANDOM[7'h69][30];
        ghv_118 = _RANDOM[7'h69][31];
        ghv_119 = _RANDOM[7'h6A][0];
        ghv_120 = _RANDOM[7'h6A][1];
        ghv_121 = _RANDOM[7'h6A][2];
        ghv_122 = _RANDOM[7'h6A][3];
        ghv_123 = _RANDOM[7'h6A][4];
        ghv_124 = _RANDOM[7'h6A][5];
        ghv_125 = _RANDOM[7'h6A][6];
        ghv_126 = _RANDOM[7'h6A][7];
        ghv_127 = _RANDOM[7'h6A][8];
        ghv_128 = _RANDOM[7'h6A][9];
        ghv_129 = _RANDOM[7'h6A][10];
        ghv_130 = _RANDOM[7'h6A][11];
        ghv_131 = _RANDOM[7'h6A][12];
        ghv_132 = _RANDOM[7'h6A][13];
        ghv_133 = _RANDOM[7'h6A][14];
        ghv_134 = _RANDOM[7'h6A][15];
        ghv_135 = _RANDOM[7'h6A][16];
        ghv_136 = _RANDOM[7'h6A][17];
        ghv_137 = _RANDOM[7'h6A][18];
        ghv_138 = _RANDOM[7'h6A][19];
        ghv_139 = _RANDOM[7'h6A][20];
        ghv_140 = _RANDOM[7'h6A][21];
        ghv_141 = _RANDOM[7'h6A][22];
        ghv_142 = _RANDOM[7'h6A][23];
        ghv_143 = _RANDOM[7'h6A][24];
        ghv_144 = _RANDOM[7'h6A][25];
        ghv_145 = _RANDOM[7'h6A][26];
        ghv_146 = _RANDOM[7'h6A][27];
        ghv_147 = _RANDOM[7'h6A][28];
        ghv_148 = _RANDOM[7'h6A][29];
        ghv_149 = _RANDOM[7'h6A][30];
        ghv_150 = _RANDOM[7'h6A][31];
        ghv_151 = _RANDOM[7'h6B][0];
        ghv_152 = _RANDOM[7'h6B][1];
        ghv_153 = _RANDOM[7'h6B][2];
        ghv_154 = _RANDOM[7'h6B][3];
        ghv_155 = _RANDOM[7'h6B][4];
        ghv_156 = _RANDOM[7'h6B][5];
        ghv_157 = _RANDOM[7'h6B][6];
        ghv_158 = _RANDOM[7'h6B][7];
        ghv_159 = _RANDOM[7'h6B][8];
        ghv_160 = _RANDOM[7'h6B][9];
        ghv_161 = _RANDOM[7'h6B][10];
        ghv_162 = _RANDOM[7'h6B][11];
        ghv_163 = _RANDOM[7'h6B][12];
        ghv_164 = _RANDOM[7'h6B][13];
        ghv_165 = _RANDOM[7'h6B][14];
        ghv_166 = _RANDOM[7'h6B][15];
        ghv_167 = _RANDOM[7'h6B][16];
        ghv_168 = _RANDOM[7'h6B][17];
        ghv_169 = _RANDOM[7'h6B][18];
        ghv_170 = _RANDOM[7'h6B][19];
        ghv_171 = _RANDOM[7'h6B][20];
        ghv_172 = _RANDOM[7'h6B][21];
        ghv_173 = _RANDOM[7'h6B][22];
        ghv_174 = _RANDOM[7'h6B][23];
        ghv_175 = _RANDOM[7'h6B][24];
        ghv_176 = _RANDOM[7'h6B][25];
        ghv_177 = _RANDOM[7'h6B][26];
        ghv_178 = _RANDOM[7'h6B][27];
        ghv_179 = _RANDOM[7'h6B][28];
        ghv_180 = _RANDOM[7'h6B][29];
        ghv_181 = _RANDOM[7'h6B][30];
        ghv_182 = _RANDOM[7'h6B][31];
        ghv_183 = _RANDOM[7'h6C][0];
        ghv_184 = _RANDOM[7'h6C][1];
        ghv_185 = _RANDOM[7'h6C][2];
        ghv_186 = _RANDOM[7'h6C][3];
        ghv_187 = _RANDOM[7'h6C][4];
        ghv_188 = _RANDOM[7'h6C][5];
        ghv_189 = _RANDOM[7'h6C][6];
        ghv_190 = _RANDOM[7'h6C][7];
        ghv_191 = _RANDOM[7'h6C][8];
        ghv_192 = _RANDOM[7'h6C][9];
        ghv_193 = _RANDOM[7'h6C][10];
        ghv_194 = _RANDOM[7'h6C][11];
        ghv_195 = _RANDOM[7'h6C][12];
        ghv_196 = _RANDOM[7'h6C][13];
        ghv_197 = _RANDOM[7'h6C][14];
        ghv_198 = _RANDOM[7'h6C][15];
        ghv_199 = _RANDOM[7'h6C][16];
        ghv_200 = _RANDOM[7'h6C][17];
        ghv_201 = _RANDOM[7'h6C][18];
        ghv_202 = _RANDOM[7'h6C][19];
        ghv_203 = _RANDOM[7'h6C][20];
        ghv_204 = _RANDOM[7'h6C][21];
        ghv_205 = _RANDOM[7'h6C][22];
        ghv_206 = _RANDOM[7'h6C][23];
        ghv_207 = _RANDOM[7'h6C][24];
        ghv_208 = _RANDOM[7'h6C][25];
        ghv_209 = _RANDOM[7'h6C][26];
        ghv_210 = _RANDOM[7'h6C][27];
        ghv_211 = _RANDOM[7'h6C][28];
        ghv_212 = _RANDOM[7'h6C][29];
        ghv_213 = _RANDOM[7'h6C][30];
        ghv_214 = _RANDOM[7'h6C][31];
        ghv_215 = _RANDOM[7'h6D][0];
        ghv_216 = _RANDOM[7'h6D][1];
        ghv_217 = _RANDOM[7'h6D][2];
        ghv_218 = _RANDOM[7'h6D][3];
        ghv_219 = _RANDOM[7'h6D][4];
        ghv_220 = _RANDOM[7'h6D][5];
        ghv_221 = _RANDOM[7'h6D][6];
        ghv_222 = _RANDOM[7'h6D][7];
        ghv_223 = _RANDOM[7'h6D][8];
        ghv_224 = _RANDOM[7'h6D][9];
        ghv_225 = _RANDOM[7'h6D][10];
        ghv_226 = _RANDOM[7'h6D][11];
        ghv_227 = _RANDOM[7'h6D][12];
        ghv_228 = _RANDOM[7'h6D][13];
        ghv_229 = _RANDOM[7'h6D][14];
        ghv_230 = _RANDOM[7'h6D][15];
        ghv_231 = _RANDOM[7'h6D][16];
        ghv_232 = _RANDOM[7'h6D][17];
        ghv_233 = _RANDOM[7'h6D][18];
        ghv_234 = _RANDOM[7'h6D][19];
        ghv_235 = _RANDOM[7'h6D][20];
        ghv_236 = _RANDOM[7'h6D][21];
        ghv_237 = _RANDOM[7'h6D][22];
        ghv_238 = _RANDOM[7'h6D][23];
        ghv_239 = _RANDOM[7'h6D][24];
        ghv_240 = _RANDOM[7'h6D][25];
        ghv_241 = _RANDOM[7'h6D][26];
        ghv_242 = _RANDOM[7'h6D][27];
        ghv_243 = _RANDOM[7'h6D][28];
        ghv_244 = _RANDOM[7'h6D][29];
        ghv_245 = _RANDOM[7'h6D][30];
        ghv_246 = _RANDOM[7'h6D][31];
        ghv_247 = _RANDOM[7'h6E][0];
        ghv_248 = _RANDOM[7'h6E][1];
        ghv_249 = _RANDOM[7'h6E][2];
        ghv_250 = _RANDOM[7'h6E][3];
        ghv_251 = _RANDOM[7'h6E][4];
        ghv_252 = _RANDOM[7'h6E][5];
        ghv_253 = _RANDOM[7'h6E][6];
        ghv_254 = _RANDOM[7'h6E][7];
        ghv_255 = _RANDOM[7'h6E][8];
        s0_ghist_ptr_reg_dup_0_flag = _RANDOM[7'h6E][9];
        s0_ghist_ptr_reg_dup_0_value = _RANDOM[7'h6E][17:10];
        s0_ghist_ptr_reg_dup_1_flag = _RANDOM[7'h6E][18];
        s0_ghist_ptr_reg_dup_1_value = _RANDOM[7'h6E][26:19];
        s0_ghist_ptr_reg_dup_2_flag = _RANDOM[7'h6E][27];
        s0_ghist_ptr_reg_dup_2_value = {_RANDOM[7'h6E][31:28], _RANDOM[7'h6F][3:0]};
        s0_ghist_ptr_reg_dup_3_flag = _RANDOM[7'h6F][4];
        s0_ghist_ptr_reg_dup_3_value = _RANDOM[7'h6F][12:5];
        s1_ghist_ptr_dup_0_flag = _RANDOM[7'h6F][13];
        s1_ghist_ptr_dup_0_value = _RANDOM[7'h6F][21:14];
        s1_ghist_ptr_dup_1_flag = _RANDOM[7'h6F][22];
        s1_ghist_ptr_dup_1_value = _RANDOM[7'h6F][30:23];
        s1_ghist_ptr_dup_2_flag = _RANDOM[7'h6F][31];
        s1_ghist_ptr_dup_2_value = _RANDOM[7'h70][7:0];
        s1_ghist_ptr_dup_3_flag = _RANDOM[7'h70][8];
        s1_ghist_ptr_dup_3_value = _RANDOM[7'h70][16:9];
        s2_ghist_ptr_dup_0_flag = _RANDOM[7'h70][17];
        s2_ghist_ptr_dup_0_value = _RANDOM[7'h70][25:18];
        s2_ghist_ptr_dup_1_flag = _RANDOM[7'h70][26];
        s2_ghist_ptr_dup_1_value = {_RANDOM[7'h70][31:27], _RANDOM[7'h71][2:0]};
        s2_ghist_ptr_dup_2_flag = _RANDOM[7'h71][3];
        s2_ghist_ptr_dup_2_value = _RANDOM[7'h71][11:4];
        s2_ghist_ptr_dup_3_flag = _RANDOM[7'h71][12];
        s2_ghist_ptr_dup_3_value = _RANDOM[7'h71][20:13];
        s3_ghist_ptr_dup_0_flag = _RANDOM[7'h71][21];
        s3_ghist_ptr_dup_0_value = _RANDOM[7'h71][29:22];
        s3_ghist_ptr_dup_1_flag = _RANDOM[7'h71][30];
        s3_ghist_ptr_dup_1_value = {_RANDOM[7'h71][31], _RANDOM[7'h72][6:0]};
        s3_ghist_ptr_dup_2_flag = _RANDOM[7'h72][7];
        s3_ghist_ptr_dup_2_value = _RANDOM[7'h72][15:8];
        s3_ghist_ptr_dup_3_flag = _RANDOM[7'h72][16];
        s3_ghist_ptr_dup_3_value = _RANDOM[7'h72][24:17];
      `endif // RANDOMIZE_REG_INIT
      if (reset) begin
        do_redirect_dup_next_valid_last_REG = 1'h0;
        s0_folded_gh_reg_dup_1_hist_17_folded_hist = 11'h0;
        s0_folded_gh_reg_dup_1_hist_16_folded_hist = 11'h0;
        s0_folded_gh_reg_dup_1_hist_15_folded_hist = 7'h0;
        s0_folded_gh_reg_dup_1_hist_14_folded_hist = 8'h0;
        s0_folded_gh_reg_dup_1_hist_13_folded_hist = 9'h0;
        s0_folded_gh_reg_dup_1_hist_12_folded_hist = 4'h0;
        s0_folded_gh_reg_dup_1_hist_11_folded_hist = 8'h0;
        s0_folded_gh_reg_dup_1_hist_10_folded_hist = 9'h0;
        s0_folded_gh_reg_dup_1_hist_9_folded_hist = 7'h0;
        s0_folded_gh_reg_dup_1_hist_8_folded_hist = 8'h0;
        s0_folded_gh_reg_dup_1_hist_7_folded_hist = 7'h0;
        s0_folded_gh_reg_dup_1_hist_6_folded_hist = 9'h0;
        s0_folded_gh_reg_dup_1_hist_5_folded_hist = 7'h0;
        s0_folded_gh_reg_dup_1_hist_4_folded_hist = 8'h0;
        s0_folded_gh_reg_dup_1_hist_3_folded_hist = 8'h0;
        s0_folded_gh_reg_dup_1_hist_2_folded_hist = 8'h0;
        s0_folded_gh_reg_dup_1_hist_1_folded_hist = 11'h0;
        s0_folded_gh_reg_dup_3_hist_17_folded_hist = 11'h0;
        s0_folded_gh_reg_dup_3_hist_16_folded_hist = 11'h0;
        s0_folded_gh_reg_dup_3_hist_15_folded_hist = 7'h0;
        s0_folded_gh_reg_dup_3_hist_14_folded_hist = 8'h0;
        s0_folded_gh_reg_dup_3_hist_13_folded_hist = 9'h0;
        s0_folded_gh_reg_dup_3_hist_12_folded_hist = 4'h0;
        s0_folded_gh_reg_dup_3_hist_11_folded_hist = 8'h0;
        s0_folded_gh_reg_dup_3_hist_10_folded_hist = 9'h0;
        s0_folded_gh_reg_dup_3_hist_9_folded_hist = 7'h0;
        s0_folded_gh_reg_dup_3_hist_8_folded_hist = 8'h0;
        s0_folded_gh_reg_dup_3_hist_7_folded_hist = 7'h0;
        s0_folded_gh_reg_dup_3_hist_6_folded_hist = 9'h0;
        s0_folded_gh_reg_dup_3_hist_5_folded_hist = 7'h0;
        s0_folded_gh_reg_dup_3_hist_4_folded_hist = 8'h0;
        s0_folded_gh_reg_dup_3_hist_3_folded_hist = 8'h0;
        s0_folded_gh_reg_dup_3_hist_2_folded_hist = 8'h0;
        s0_folded_gh_reg_dup_3_hist_1_folded_hist = 11'h0;
        s1_folded_gh_dup_1_hist_17_folded_hist = 11'h0;
        s1_folded_gh_dup_1_hist_16_folded_hist = 11'h0;
        s1_folded_gh_dup_1_hist_15_folded_hist = 7'h0;
        s1_folded_gh_dup_1_hist_14_folded_hist = 8'h0;
        s1_folded_gh_dup_1_hist_13_folded_hist = 9'h0;
        s1_folded_gh_dup_1_hist_12_folded_hist = 4'h0;
        s1_folded_gh_dup_1_hist_11_folded_hist = 8'h0;
        s1_folded_gh_dup_1_hist_10_folded_hist = 9'h0;
        s1_folded_gh_dup_1_hist_9_folded_hist = 7'h0;
        s1_folded_gh_dup_1_hist_8_folded_hist = 8'h0;
        s1_folded_gh_dup_1_hist_7_folded_hist = 7'h0;
        s1_folded_gh_dup_1_hist_6_folded_hist = 9'h0;
        s1_folded_gh_dup_1_hist_5_folded_hist = 7'h0;
        s1_folded_gh_dup_1_hist_4_folded_hist = 8'h0;
        s1_folded_gh_dup_1_hist_3_folded_hist = 8'h0;
        s1_folded_gh_dup_1_hist_2_folded_hist = 8'h0;
        s1_folded_gh_dup_1_hist_1_folded_hist = 11'h0;
        s1_folded_gh_dup_3_hist_17_folded_hist = 11'h0;
        s1_folded_gh_dup_3_hist_16_folded_hist = 11'h0;
        s1_folded_gh_dup_3_hist_15_folded_hist = 7'h0;
        s1_folded_gh_dup_3_hist_14_folded_hist = 8'h0;
        s1_folded_gh_dup_3_hist_13_folded_hist = 9'h0;
        s1_folded_gh_dup_3_hist_12_folded_hist = 4'h0;
        s1_folded_gh_dup_3_hist_11_folded_hist = 8'h0;
        s1_folded_gh_dup_3_hist_10_folded_hist = 9'h0;
        s1_folded_gh_dup_3_hist_9_folded_hist = 7'h0;
        s1_folded_gh_dup_3_hist_8_folded_hist = 8'h0;
        s1_folded_gh_dup_3_hist_7_folded_hist = 7'h0;
        s1_folded_gh_dup_3_hist_6_folded_hist = 9'h0;
        s1_folded_gh_dup_3_hist_5_folded_hist = 7'h0;
        s1_folded_gh_dup_3_hist_4_folded_hist = 8'h0;
        s1_folded_gh_dup_3_hist_3_folded_hist = 8'h0;
        s1_folded_gh_dup_3_hist_2_folded_hist = 8'h0;
        s1_folded_gh_dup_3_hist_1_folded_hist = 11'h0;
        s2_folded_gh_dup_1_hist_17_folded_hist = 11'h0;
        s2_folded_gh_dup_1_hist_16_folded_hist = 11'h0;
        s2_folded_gh_dup_1_hist_15_folded_hist = 7'h0;
        s2_folded_gh_dup_1_hist_14_folded_hist = 8'h0;
        s2_folded_gh_dup_1_hist_13_folded_hist = 9'h0;
        s2_folded_gh_dup_1_hist_12_folded_hist = 4'h0;
        s2_folded_gh_dup_1_hist_11_folded_hist = 8'h0;
        s2_folded_gh_dup_1_hist_10_folded_hist = 9'h0;
        s2_folded_gh_dup_1_hist_9_folded_hist = 7'h0;
        s2_folded_gh_dup_1_hist_8_folded_hist = 8'h0;
        s2_folded_gh_dup_1_hist_7_folded_hist = 7'h0;
        s2_folded_gh_dup_1_hist_6_folded_hist = 9'h0;
        s2_folded_gh_dup_1_hist_5_folded_hist = 7'h0;
        s2_folded_gh_dup_1_hist_4_folded_hist = 8'h0;
        s2_folded_gh_dup_1_hist_3_folded_hist = 8'h0;
        s2_folded_gh_dup_1_hist_2_folded_hist = 8'h0;
        s2_folded_gh_dup_1_hist_1_folded_hist = 11'h0;
        s2_folded_gh_dup_3_hist_17_folded_hist = 11'h0;
        s2_folded_gh_dup_3_hist_16_folded_hist = 11'h0;
        s2_folded_gh_dup_3_hist_15_folded_hist = 7'h0;
        s2_folded_gh_dup_3_hist_14_folded_hist = 8'h0;
        s2_folded_gh_dup_3_hist_13_folded_hist = 9'h0;
        s2_folded_gh_dup_3_hist_12_folded_hist = 4'h0;
        s2_folded_gh_dup_3_hist_11_folded_hist = 8'h0;
        s2_folded_gh_dup_3_hist_10_folded_hist = 9'h0;
        s2_folded_gh_dup_3_hist_9_folded_hist = 7'h0;
        s2_folded_gh_dup_3_hist_8_folded_hist = 8'h0;
        s2_folded_gh_dup_3_hist_7_folded_hist = 7'h0;
        s2_folded_gh_dup_3_hist_6_folded_hist = 9'h0;
        s2_folded_gh_dup_3_hist_5_folded_hist = 7'h0;
        s2_folded_gh_dup_3_hist_4_folded_hist = 8'h0;
        s2_folded_gh_dup_3_hist_3_folded_hist = 8'h0;
        s2_folded_gh_dup_3_hist_2_folded_hist = 8'h0;
        s2_folded_gh_dup_3_hist_1_folded_hist = 11'h0;
        s3_folded_gh_dup_1_hist_17_folded_hist = 11'h0;
        s3_folded_gh_dup_1_hist_16_folded_hist = 11'h0;
        s3_folded_gh_dup_1_hist_15_folded_hist = 7'h0;
        s3_folded_gh_dup_1_hist_14_folded_hist = 8'h0;
        s3_folded_gh_dup_1_hist_13_folded_hist = 9'h0;
        s3_folded_gh_dup_1_hist_12_folded_hist = 4'h0;
        s3_folded_gh_dup_1_hist_11_folded_hist = 8'h0;
        s3_folded_gh_dup_1_hist_10_folded_hist = 9'h0;
        s3_folded_gh_dup_1_hist_9_folded_hist = 7'h0;
        s3_folded_gh_dup_1_hist_8_folded_hist = 8'h0;
        s3_folded_gh_dup_1_hist_7_folded_hist = 7'h0;
        s3_folded_gh_dup_1_hist_6_folded_hist = 9'h0;
        s3_folded_gh_dup_1_hist_5_folded_hist = 7'h0;
        s3_folded_gh_dup_1_hist_4_folded_hist = 8'h0;
        s3_folded_gh_dup_1_hist_3_folded_hist = 8'h0;
        s3_folded_gh_dup_1_hist_2_folded_hist = 8'h0;
        s3_folded_gh_dup_1_hist_1_folded_hist = 11'h0;
        s3_folded_gh_dup_3_hist_17_folded_hist = 11'h0;
        s3_folded_gh_dup_3_hist_16_folded_hist = 11'h0;
        s3_folded_gh_dup_3_hist_15_folded_hist = 7'h0;
        s3_folded_gh_dup_3_hist_14_folded_hist = 8'h0;
        s3_folded_gh_dup_3_hist_13_folded_hist = 9'h0;
        s3_folded_gh_dup_3_hist_12_folded_hist = 4'h0;
        s3_folded_gh_dup_3_hist_11_folded_hist = 8'h0;
        s3_folded_gh_dup_3_hist_10_folded_hist = 9'h0;
        s3_folded_gh_dup_3_hist_9_folded_hist = 7'h0;
        s3_folded_gh_dup_3_hist_8_folded_hist = 8'h0;
        s3_folded_gh_dup_3_hist_7_folded_hist = 7'h0;
        s3_folded_gh_dup_3_hist_6_folded_hist = 9'h0;
        s3_folded_gh_dup_3_hist_5_folded_hist = 7'h0;
        s3_folded_gh_dup_3_hist_4_folded_hist = 8'h0;
        s3_folded_gh_dup_3_hist_3_folded_hist = 8'h0;
        s3_folded_gh_dup_3_hist_2_folded_hist = 8'h0;
        s3_folded_gh_dup_3_hist_1_folded_hist = 11'h0;
        s0_last_br_num_oh_reg_dup_1 = 3'h0;
        s0_last_br_num_oh_reg_dup_3 = 3'h0;
        s1_last_br_num_oh_dup_1 = 3'h0;
        s1_last_br_num_oh_dup_3 = 3'h0;
        s2_last_br_num_oh_dup_1 = 3'h0;
        s2_last_br_num_oh_dup_3 = 3'h0;
        s3_last_br_num_oh_dup_1 = 3'h0;
        s3_last_br_num_oh_dup_3 = 3'h0;
        s0_ahead_fh_oldest_bits_reg_dup_1_afhob_5_bits_0 = 1'h0;
        s0_ahead_fh_oldest_bits_reg_dup_1_afhob_5_bits_1 = 1'h0;
        s0_ahead_fh_oldest_bits_reg_dup_1_afhob_5_bits_2 = 1'h0;
        s0_ahead_fh_oldest_bits_reg_dup_1_afhob_5_bits_3 = 1'h0;
        s0_ahead_fh_oldest_bits_reg_dup_1_afhob_4_bits_0 = 1'h0;
        s0_ahead_fh_oldest_bits_reg_dup_1_afhob_4_bits_1 = 1'h0;
        s0_ahead_fh_oldest_bits_reg_dup_1_afhob_4_bits_2 = 1'h0;
        s0_ahead_fh_oldest_bits_reg_dup_1_afhob_3_bits_0 = 1'h0;
        s0_ahead_fh_oldest_bits_reg_dup_1_afhob_3_bits_1 = 1'h0;
        s0_ahead_fh_oldest_bits_reg_dup_1_afhob_3_bits_2 = 1'h0;
        s0_ahead_fh_oldest_bits_reg_dup_1_afhob_3_bits_3 = 1'h0;
        s0_ahead_fh_oldest_bits_reg_dup_1_afhob_2_bits_0 = 1'h0;
        s0_ahead_fh_oldest_bits_reg_dup_1_afhob_2_bits_1 = 1'h0;
        s0_ahead_fh_oldest_bits_reg_dup_1_afhob_2_bits_2 = 1'h0;
        s0_ahead_fh_oldest_bits_reg_dup_1_afhob_2_bits_3 = 1'h0;
        s0_ahead_fh_oldest_bits_reg_dup_1_afhob_1_bits_0 = 1'h0;
        s0_ahead_fh_oldest_bits_reg_dup_1_afhob_1_bits_1 = 1'h0;
        s0_ahead_fh_oldest_bits_reg_dup_1_afhob_1_bits_2 = 1'h0;
        s0_ahead_fh_oldest_bits_reg_dup_1_afhob_1_bits_3 = 1'h0;
        s0_ahead_fh_oldest_bits_reg_dup_1_afhob_0_bits_0 = 1'h0;
        s0_ahead_fh_oldest_bits_reg_dup_1_afhob_0_bits_1 = 1'h0;
        s0_ahead_fh_oldest_bits_reg_dup_1_afhob_0_bits_2 = 1'h0;
        s0_ahead_fh_oldest_bits_reg_dup_1_afhob_0_bits_3 = 1'h0;
        s0_ahead_fh_oldest_bits_reg_dup_3_afhob_5_bits_0 = 1'h0;
        s0_ahead_fh_oldest_bits_reg_dup_3_afhob_5_bits_1 = 1'h0;
        s0_ahead_fh_oldest_bits_reg_dup_3_afhob_5_bits_2 = 1'h0;
        s0_ahead_fh_oldest_bits_reg_dup_3_afhob_5_bits_3 = 1'h0;
        s0_ahead_fh_oldest_bits_reg_dup_3_afhob_4_bits_0 = 1'h0;
        s0_ahead_fh_oldest_bits_reg_dup_3_afhob_4_bits_1 = 1'h0;
        s0_ahead_fh_oldest_bits_reg_dup_3_afhob_4_bits_2 = 1'h0;
        s0_ahead_fh_oldest_bits_reg_dup_3_afhob_3_bits_0 = 1'h0;
        s0_ahead_fh_oldest_bits_reg_dup_3_afhob_3_bits_1 = 1'h0;
        s0_ahead_fh_oldest_bits_reg_dup_3_afhob_3_bits_2 = 1'h0;
        s0_ahead_fh_oldest_bits_reg_dup_3_afhob_3_bits_3 = 1'h0;
        s0_ahead_fh_oldest_bits_reg_dup_3_afhob_2_bits_0 = 1'h0;
        s0_ahead_fh_oldest_bits_reg_dup_3_afhob_2_bits_1 = 1'h0;
        s0_ahead_fh_oldest_bits_reg_dup_3_afhob_2_bits_2 = 1'h0;
        s0_ahead_fh_oldest_bits_reg_dup_3_afhob_2_bits_3 = 1'h0;
        s0_ahead_fh_oldest_bits_reg_dup_3_afhob_1_bits_0 = 1'h0;
        s0_ahead_fh_oldest_bits_reg_dup_3_afhob_1_bits_1 = 1'h0;
        s0_ahead_fh_oldest_bits_reg_dup_3_afhob_1_bits_2 = 1'h0;
        s0_ahead_fh_oldest_bits_reg_dup_3_afhob_1_bits_3 = 1'h0;
        s0_ahead_fh_oldest_bits_reg_dup_3_afhob_0_bits_0 = 1'h0;
        s0_ahead_fh_oldest_bits_reg_dup_3_afhob_0_bits_1 = 1'h0;
        s0_ahead_fh_oldest_bits_reg_dup_3_afhob_0_bits_2 = 1'h0;
        s0_ahead_fh_oldest_bits_reg_dup_3_afhob_0_bits_3 = 1'h0;
        s1_ahead_fh_oldest_bits_dup_1_afhob_5_bits_0 = 1'h0;
        s1_ahead_fh_oldest_bits_dup_1_afhob_5_bits_1 = 1'h0;
        s1_ahead_fh_oldest_bits_dup_1_afhob_5_bits_2 = 1'h0;
        s1_ahead_fh_oldest_bits_dup_1_afhob_5_bits_3 = 1'h0;
        s1_ahead_fh_oldest_bits_dup_1_afhob_4_bits_0 = 1'h0;
        s1_ahead_fh_oldest_bits_dup_1_afhob_4_bits_1 = 1'h0;
        s1_ahead_fh_oldest_bits_dup_1_afhob_4_bits_2 = 1'h0;
        s1_ahead_fh_oldest_bits_dup_1_afhob_3_bits_0 = 1'h0;
        s1_ahead_fh_oldest_bits_dup_1_afhob_3_bits_1 = 1'h0;
        s1_ahead_fh_oldest_bits_dup_1_afhob_3_bits_2 = 1'h0;
        s1_ahead_fh_oldest_bits_dup_1_afhob_3_bits_3 = 1'h0;
        s1_ahead_fh_oldest_bits_dup_1_afhob_2_bits_0 = 1'h0;
        s1_ahead_fh_oldest_bits_dup_1_afhob_2_bits_1 = 1'h0;
        s1_ahead_fh_oldest_bits_dup_1_afhob_2_bits_2 = 1'h0;
        s1_ahead_fh_oldest_bits_dup_1_afhob_2_bits_3 = 1'h0;
        s1_ahead_fh_oldest_bits_dup_1_afhob_1_bits_0 = 1'h0;
        s1_ahead_fh_oldest_bits_dup_1_afhob_1_bits_1 = 1'h0;
        s1_ahead_fh_oldest_bits_dup_1_afhob_1_bits_2 = 1'h0;
        s1_ahead_fh_oldest_bits_dup_1_afhob_1_bits_3 = 1'h0;
        s1_ahead_fh_oldest_bits_dup_1_afhob_0_bits_0 = 1'h0;
        s1_ahead_fh_oldest_bits_dup_1_afhob_0_bits_1 = 1'h0;
        s1_ahead_fh_oldest_bits_dup_1_afhob_0_bits_2 = 1'h0;
        s1_ahead_fh_oldest_bits_dup_1_afhob_0_bits_3 = 1'h0;
        s1_ahead_fh_oldest_bits_dup_3_afhob_5_bits_0 = 1'h0;
        s1_ahead_fh_oldest_bits_dup_3_afhob_5_bits_1 = 1'h0;
        s1_ahead_fh_oldest_bits_dup_3_afhob_5_bits_2 = 1'h0;
        s1_ahead_fh_oldest_bits_dup_3_afhob_5_bits_3 = 1'h0;
        s1_ahead_fh_oldest_bits_dup_3_afhob_4_bits_0 = 1'h0;
        s1_ahead_fh_oldest_bits_dup_3_afhob_4_bits_1 = 1'h0;
        s1_ahead_fh_oldest_bits_dup_3_afhob_4_bits_2 = 1'h0;
        s1_ahead_fh_oldest_bits_dup_3_afhob_3_bits_0 = 1'h0;
        s1_ahead_fh_oldest_bits_dup_3_afhob_3_bits_1 = 1'h0;
        s1_ahead_fh_oldest_bits_dup_3_afhob_3_bits_2 = 1'h0;
        s1_ahead_fh_oldest_bits_dup_3_afhob_3_bits_3 = 1'h0;
        s1_ahead_fh_oldest_bits_dup_3_afhob_2_bits_0 = 1'h0;
        s1_ahead_fh_oldest_bits_dup_3_afhob_2_bits_1 = 1'h0;
        s1_ahead_fh_oldest_bits_dup_3_afhob_2_bits_2 = 1'h0;
        s1_ahead_fh_oldest_bits_dup_3_afhob_2_bits_3 = 1'h0;
        s1_ahead_fh_oldest_bits_dup_3_afhob_1_bits_0 = 1'h0;
        s1_ahead_fh_oldest_bits_dup_3_afhob_1_bits_1 = 1'h0;
        s1_ahead_fh_oldest_bits_dup_3_afhob_1_bits_2 = 1'h0;
        s1_ahead_fh_oldest_bits_dup_3_afhob_1_bits_3 = 1'h0;
        s1_ahead_fh_oldest_bits_dup_3_afhob_0_bits_0 = 1'h0;
        s1_ahead_fh_oldest_bits_dup_3_afhob_0_bits_1 = 1'h0;
        s1_ahead_fh_oldest_bits_dup_3_afhob_0_bits_2 = 1'h0;
        s1_ahead_fh_oldest_bits_dup_3_afhob_0_bits_3 = 1'h0;
        s2_ahead_fh_oldest_bits_dup_1_afhob_5_bits_0 = 1'h0;
        s2_ahead_fh_oldest_bits_dup_1_afhob_5_bits_1 = 1'h0;
        s2_ahead_fh_oldest_bits_dup_1_afhob_5_bits_2 = 1'h0;
        s2_ahead_fh_oldest_bits_dup_1_afhob_5_bits_3 = 1'h0;
        s2_ahead_fh_oldest_bits_dup_1_afhob_4_bits_0 = 1'h0;
        s2_ahead_fh_oldest_bits_dup_1_afhob_4_bits_1 = 1'h0;
        s2_ahead_fh_oldest_bits_dup_1_afhob_4_bits_2 = 1'h0;
        s2_ahead_fh_oldest_bits_dup_1_afhob_3_bits_0 = 1'h0;
        s2_ahead_fh_oldest_bits_dup_1_afhob_3_bits_1 = 1'h0;
        s2_ahead_fh_oldest_bits_dup_1_afhob_3_bits_2 = 1'h0;
        s2_ahead_fh_oldest_bits_dup_1_afhob_3_bits_3 = 1'h0;
        s2_ahead_fh_oldest_bits_dup_1_afhob_2_bits_0 = 1'h0;
        s2_ahead_fh_oldest_bits_dup_1_afhob_2_bits_1 = 1'h0;
        s2_ahead_fh_oldest_bits_dup_1_afhob_2_bits_2 = 1'h0;
        s2_ahead_fh_oldest_bits_dup_1_afhob_2_bits_3 = 1'h0;
        s2_ahead_fh_oldest_bits_dup_1_afhob_1_bits_0 = 1'h0;
        s2_ahead_fh_oldest_bits_dup_1_afhob_1_bits_1 = 1'h0;
        s2_ahead_fh_oldest_bits_dup_1_afhob_1_bits_2 = 1'h0;
        s2_ahead_fh_oldest_bits_dup_1_afhob_1_bits_3 = 1'h0;
        s2_ahead_fh_oldest_bits_dup_1_afhob_0_bits_0 = 1'h0;
        s2_ahead_fh_oldest_bits_dup_1_afhob_0_bits_1 = 1'h0;
        s2_ahead_fh_oldest_bits_dup_1_afhob_0_bits_2 = 1'h0;
        s2_ahead_fh_oldest_bits_dup_1_afhob_0_bits_3 = 1'h0;
        s2_ahead_fh_oldest_bits_dup_3_afhob_5_bits_0 = 1'h0;
        s2_ahead_fh_oldest_bits_dup_3_afhob_5_bits_1 = 1'h0;
        s2_ahead_fh_oldest_bits_dup_3_afhob_5_bits_2 = 1'h0;
        s2_ahead_fh_oldest_bits_dup_3_afhob_5_bits_3 = 1'h0;
        s2_ahead_fh_oldest_bits_dup_3_afhob_4_bits_0 = 1'h0;
        s2_ahead_fh_oldest_bits_dup_3_afhob_4_bits_1 = 1'h0;
        s2_ahead_fh_oldest_bits_dup_3_afhob_4_bits_2 = 1'h0;
        s2_ahead_fh_oldest_bits_dup_3_afhob_3_bits_0 = 1'h0;
        s2_ahead_fh_oldest_bits_dup_3_afhob_3_bits_1 = 1'h0;
        s2_ahead_fh_oldest_bits_dup_3_afhob_3_bits_2 = 1'h0;
        s2_ahead_fh_oldest_bits_dup_3_afhob_3_bits_3 = 1'h0;
        s2_ahead_fh_oldest_bits_dup_3_afhob_2_bits_0 = 1'h0;
        s2_ahead_fh_oldest_bits_dup_3_afhob_2_bits_1 = 1'h0;
        s2_ahead_fh_oldest_bits_dup_3_afhob_2_bits_2 = 1'h0;
        s2_ahead_fh_oldest_bits_dup_3_afhob_2_bits_3 = 1'h0;
        s2_ahead_fh_oldest_bits_dup_3_afhob_1_bits_0 = 1'h0;
        s2_ahead_fh_oldest_bits_dup_3_afhob_1_bits_1 = 1'h0;
        s2_ahead_fh_oldest_bits_dup_3_afhob_1_bits_2 = 1'h0;
        s2_ahead_fh_oldest_bits_dup_3_afhob_1_bits_3 = 1'h0;
        s2_ahead_fh_oldest_bits_dup_3_afhob_0_bits_0 = 1'h0;
        s2_ahead_fh_oldest_bits_dup_3_afhob_0_bits_1 = 1'h0;
        s2_ahead_fh_oldest_bits_dup_3_afhob_0_bits_2 = 1'h0;
        s2_ahead_fh_oldest_bits_dup_3_afhob_0_bits_3 = 1'h0;
        s3_ahead_fh_oldest_bits_dup_1_afhob_5_bits_0 = 1'h0;
        s3_ahead_fh_oldest_bits_dup_1_afhob_5_bits_1 = 1'h0;
        s3_ahead_fh_oldest_bits_dup_1_afhob_5_bits_2 = 1'h0;
        s3_ahead_fh_oldest_bits_dup_1_afhob_5_bits_3 = 1'h0;
        s3_ahead_fh_oldest_bits_dup_1_afhob_4_bits_0 = 1'h0;
        s3_ahead_fh_oldest_bits_dup_1_afhob_4_bits_1 = 1'h0;
        s3_ahead_fh_oldest_bits_dup_1_afhob_4_bits_2 = 1'h0;
        s3_ahead_fh_oldest_bits_dup_1_afhob_3_bits_0 = 1'h0;
        s3_ahead_fh_oldest_bits_dup_1_afhob_3_bits_1 = 1'h0;
        s3_ahead_fh_oldest_bits_dup_1_afhob_3_bits_2 = 1'h0;
        s3_ahead_fh_oldest_bits_dup_1_afhob_3_bits_3 = 1'h0;
        s3_ahead_fh_oldest_bits_dup_1_afhob_2_bits_0 = 1'h0;
        s3_ahead_fh_oldest_bits_dup_1_afhob_2_bits_1 = 1'h0;
        s3_ahead_fh_oldest_bits_dup_1_afhob_2_bits_2 = 1'h0;
        s3_ahead_fh_oldest_bits_dup_1_afhob_2_bits_3 = 1'h0;
        s3_ahead_fh_oldest_bits_dup_1_afhob_1_bits_0 = 1'h0;
        s3_ahead_fh_oldest_bits_dup_1_afhob_1_bits_1 = 1'h0;
        s3_ahead_fh_oldest_bits_dup_1_afhob_1_bits_2 = 1'h0;
        s3_ahead_fh_oldest_bits_dup_1_afhob_1_bits_3 = 1'h0;
        s3_ahead_fh_oldest_bits_dup_1_afhob_0_bits_0 = 1'h0;
        s3_ahead_fh_oldest_bits_dup_1_afhob_0_bits_1 = 1'h0;
        s3_ahead_fh_oldest_bits_dup_1_afhob_0_bits_2 = 1'h0;
        s3_ahead_fh_oldest_bits_dup_1_afhob_0_bits_3 = 1'h0;
        s3_ahead_fh_oldest_bits_dup_3_afhob_5_bits_0 = 1'h0;
        s3_ahead_fh_oldest_bits_dup_3_afhob_5_bits_1 = 1'h0;
        s3_ahead_fh_oldest_bits_dup_3_afhob_5_bits_2 = 1'h0;
        s3_ahead_fh_oldest_bits_dup_3_afhob_5_bits_3 = 1'h0;
        s3_ahead_fh_oldest_bits_dup_3_afhob_4_bits_0 = 1'h0;
        s3_ahead_fh_oldest_bits_dup_3_afhob_4_bits_1 = 1'h0;
        s3_ahead_fh_oldest_bits_dup_3_afhob_4_bits_2 = 1'h0;
        s3_ahead_fh_oldest_bits_dup_3_afhob_3_bits_0 = 1'h0;
        s3_ahead_fh_oldest_bits_dup_3_afhob_3_bits_1 = 1'h0;
        s3_ahead_fh_oldest_bits_dup_3_afhob_3_bits_2 = 1'h0;
        s3_ahead_fh_oldest_bits_dup_3_afhob_3_bits_3 = 1'h0;
        s3_ahead_fh_oldest_bits_dup_3_afhob_2_bits_0 = 1'h0;
        s3_ahead_fh_oldest_bits_dup_3_afhob_2_bits_1 = 1'h0;
        s3_ahead_fh_oldest_bits_dup_3_afhob_2_bits_2 = 1'h0;
        s3_ahead_fh_oldest_bits_dup_3_afhob_2_bits_3 = 1'h0;
        s3_ahead_fh_oldest_bits_dup_3_afhob_1_bits_0 = 1'h0;
        s3_ahead_fh_oldest_bits_dup_3_afhob_1_bits_1 = 1'h0;
        s3_ahead_fh_oldest_bits_dup_3_afhob_1_bits_2 = 1'h0;
        s3_ahead_fh_oldest_bits_dup_3_afhob_1_bits_3 = 1'h0;
        s3_ahead_fh_oldest_bits_dup_3_afhob_0_bits_0 = 1'h0;
        s3_ahead_fh_oldest_bits_dup_3_afhob_0_bits_1 = 1'h0;
        s3_ahead_fh_oldest_bits_dup_3_afhob_0_bits_2 = 1'h0;
        s3_ahead_fh_oldest_bits_dup_3_afhob_0_bits_3 = 1'h0;
        ghv_0 = 1'h0;
        ghv_1 = 1'h0;
        ghv_2 = 1'h0;
        ghv_3 = 1'h0;
        ghv_4 = 1'h0;
        ghv_5 = 1'h0;
        ghv_6 = 1'h0;
        ghv_7 = 1'h0;
        ghv_8 = 1'h0;
        ghv_9 = 1'h0;
        ghv_10 = 1'h0;
        ghv_11 = 1'h0;
        ghv_12 = 1'h0;
        ghv_13 = 1'h0;
        ghv_14 = 1'h0;
        ghv_15 = 1'h0;
        ghv_16 = 1'h0;
        ghv_17 = 1'h0;
        ghv_18 = 1'h0;
        ghv_19 = 1'h0;
        ghv_20 = 1'h0;
        ghv_21 = 1'h0;
        ghv_22 = 1'h0;
        ghv_23 = 1'h0;
        ghv_24 = 1'h0;
        ghv_25 = 1'h0;
        ghv_26 = 1'h0;
        ghv_27 = 1'h0;
        ghv_28 = 1'h0;
        ghv_29 = 1'h0;
        ghv_30 = 1'h0;
        ghv_31 = 1'h0;
        ghv_32 = 1'h0;
        ghv_33 = 1'h0;
        ghv_34 = 1'h0;
        ghv_35 = 1'h0;
        ghv_36 = 1'h0;
        ghv_37 = 1'h0;
        ghv_38 = 1'h0;
        ghv_39 = 1'h0;
        ghv_40 = 1'h0;
        ghv_41 = 1'h0;
        ghv_42 = 1'h0;
        ghv_43 = 1'h0;
        ghv_44 = 1'h0;
        ghv_45 = 1'h0;
        ghv_46 = 1'h0;
        ghv_47 = 1'h0;
        ghv_48 = 1'h0;
        ghv_49 = 1'h0;
        ghv_50 = 1'h0;
        ghv_51 = 1'h0;
        ghv_52 = 1'h0;
        ghv_53 = 1'h0;
        ghv_54 = 1'h0;
        ghv_55 = 1'h0;
        ghv_56 = 1'h0;
        ghv_57 = 1'h0;
        ghv_58 = 1'h0;
        ghv_59 = 1'h0;
        ghv_60 = 1'h0;
        ghv_61 = 1'h0;
        ghv_62 = 1'h0;
        ghv_63 = 1'h0;
        ghv_64 = 1'h0;
        ghv_65 = 1'h0;
        ghv_66 = 1'h0;
        ghv_67 = 1'h0;
        ghv_68 = 1'h0;
        ghv_69 = 1'h0;
        ghv_70 = 1'h0;
        ghv_71 = 1'h0;
        ghv_72 = 1'h0;
        ghv_73 = 1'h0;
        ghv_74 = 1'h0;
        ghv_75 = 1'h0;
        ghv_76 = 1'h0;
        ghv_77 = 1'h0;
        ghv_78 = 1'h0;
        ghv_79 = 1'h0;
        ghv_80 = 1'h0;
        ghv_81 = 1'h0;
        ghv_82 = 1'h0;
        ghv_83 = 1'h0;
        ghv_84 = 1'h0;
        ghv_85 = 1'h0;
        ghv_86 = 1'h0;
        ghv_87 = 1'h0;
        ghv_88 = 1'h0;
        ghv_89 = 1'h0;
        ghv_90 = 1'h0;
        ghv_91 = 1'h0;
        ghv_92 = 1'h0;
        ghv_93 = 1'h0;
        ghv_94 = 1'h0;
        ghv_95 = 1'h0;
        ghv_96 = 1'h0;
        ghv_97 = 1'h0;
        ghv_98 = 1'h0;
        ghv_99 = 1'h0;
        ghv_100 = 1'h0;
        ghv_101 = 1'h0;
        ghv_102 = 1'h0;
        ghv_103 = 1'h0;
        ghv_104 = 1'h0;
        ghv_105 = 1'h0;
        ghv_106 = 1'h0;
        ghv_107 = 1'h0;
        ghv_108 = 1'h0;
        ghv_109 = 1'h0;
        ghv_110 = 1'h0;
        ghv_111 = 1'h0;
        ghv_112 = 1'h0;
        ghv_113 = 1'h0;
        ghv_114 = 1'h0;
        ghv_115 = 1'h0;
        ghv_116 = 1'h0;
        ghv_117 = 1'h0;
        ghv_118 = 1'h0;
        ghv_119 = 1'h0;
        ghv_120 = 1'h0;
        ghv_121 = 1'h0;
        ghv_122 = 1'h0;
        ghv_123 = 1'h0;
        ghv_124 = 1'h0;
        ghv_125 = 1'h0;
        ghv_126 = 1'h0;
        ghv_127 = 1'h0;
        ghv_128 = 1'h0;
        ghv_129 = 1'h0;
        ghv_130 = 1'h0;
        ghv_131 = 1'h0;
        ghv_132 = 1'h0;
        ghv_133 = 1'h0;
        ghv_134 = 1'h0;
        ghv_135 = 1'h0;
        ghv_136 = 1'h0;
        ghv_137 = 1'h0;
        ghv_138 = 1'h0;
        ghv_139 = 1'h0;
        ghv_140 = 1'h0;
        ghv_141 = 1'h0;
        ghv_142 = 1'h0;
        ghv_143 = 1'h0;
        ghv_144 = 1'h0;
        ghv_145 = 1'h0;
        ghv_146 = 1'h0;
        ghv_147 = 1'h0;
        ghv_148 = 1'h0;
        ghv_149 = 1'h0;
        ghv_150 = 1'h0;
        ghv_151 = 1'h0;
        ghv_152 = 1'h0;
        ghv_153 = 1'h0;
        ghv_154 = 1'h0;
        ghv_155 = 1'h0;
        ghv_156 = 1'h0;
        ghv_157 = 1'h0;
        ghv_158 = 1'h0;
        ghv_159 = 1'h0;
        ghv_160 = 1'h0;
        ghv_161 = 1'h0;
        ghv_162 = 1'h0;
        ghv_163 = 1'h0;
        ghv_164 = 1'h0;
        ghv_165 = 1'h0;
        ghv_166 = 1'h0;
        ghv_167 = 1'h0;
        ghv_168 = 1'h0;
        ghv_169 = 1'h0;
        ghv_170 = 1'h0;
        ghv_171 = 1'h0;
        ghv_172 = 1'h0;
        ghv_173 = 1'h0;
        ghv_174 = 1'h0;
        ghv_175 = 1'h0;
        ghv_176 = 1'h0;
        ghv_177 = 1'h0;
        ghv_178 = 1'h0;
        ghv_179 = 1'h0;
        ghv_180 = 1'h0;
        ghv_181 = 1'h0;
        ghv_182 = 1'h0;
        ghv_183 = 1'h0;
        ghv_184 = 1'h0;
        ghv_185 = 1'h0;
        ghv_186 = 1'h0;
        ghv_187 = 1'h0;
        ghv_188 = 1'h0;
        ghv_189 = 1'h0;
        ghv_190 = 1'h0;
        ghv_191 = 1'h0;
        ghv_192 = 1'h0;
        ghv_193 = 1'h0;
        ghv_194 = 1'h0;
        ghv_195 = 1'h0;
        ghv_196 = 1'h0;
        ghv_197 = 1'h0;
        ghv_198 = 1'h0;
        ghv_199 = 1'h0;
        ghv_200 = 1'h0;
        ghv_201 = 1'h0;
        ghv_202 = 1'h0;
        ghv_203 = 1'h0;
        ghv_204 = 1'h0;
        ghv_205 = 1'h0;
        ghv_206 = 1'h0;
        ghv_207 = 1'h0;
        ghv_208 = 1'h0;
        ghv_209 = 1'h0;
        ghv_210 = 1'h0;
        ghv_211 = 1'h0;
        ghv_212 = 1'h0;
        ghv_213 = 1'h0;
        ghv_214 = 1'h0;
        ghv_215 = 1'h0;
        ghv_216 = 1'h0;
        ghv_217 = 1'h0;
        ghv_218 = 1'h0;
        ghv_219 = 1'h0;
        ghv_220 = 1'h0;
        ghv_221 = 1'h0;
        ghv_222 = 1'h0;
        ghv_223 = 1'h0;
        ghv_224 = 1'h0;
        ghv_225 = 1'h0;
        ghv_226 = 1'h0;
        ghv_227 = 1'h0;
        ghv_228 = 1'h0;
        ghv_229 = 1'h0;
        ghv_230 = 1'h0;
        ghv_231 = 1'h0;
        ghv_232 = 1'h0;
        ghv_233 = 1'h0;
        ghv_234 = 1'h0;
        ghv_235 = 1'h0;
        ghv_236 = 1'h0;
        ghv_237 = 1'h0;
        ghv_238 = 1'h0;
        ghv_239 = 1'h0;
        ghv_240 = 1'h0;
        ghv_241 = 1'h0;
        ghv_242 = 1'h0;
        ghv_243 = 1'h0;
        ghv_244 = 1'h0;
        ghv_245 = 1'h0;
        ghv_246 = 1'h0;
        ghv_247 = 1'h0;
        ghv_248 = 1'h0;
        ghv_249 = 1'h0;
        ghv_250 = 1'h0;
        ghv_251 = 1'h0;
        ghv_252 = 1'h0;
        ghv_253 = 1'h0;
        ghv_254 = 1'h0;
        ghv_255 = 1'h0;
        s0_ghist_ptr_reg_dup_0_flag = 1'h0;
        s0_ghist_ptr_reg_dup_0_value = 8'h0;
        s0_ghist_ptr_reg_dup_1_flag = 1'h0;
        s0_ghist_ptr_reg_dup_1_value = 8'h0;
        s0_ghist_ptr_reg_dup_2_flag = 1'h0;
        s0_ghist_ptr_reg_dup_2_value = 8'h0;
        s0_ghist_ptr_reg_dup_3_flag = 1'h0;
        s0_ghist_ptr_reg_dup_3_value = 8'h0;
        s1_ghist_ptr_dup_0_flag = 1'h0;
        s1_ghist_ptr_dup_0_value = 8'h0;
        s1_ghist_ptr_dup_1_flag = 1'h0;
        s1_ghist_ptr_dup_1_value = 8'h0;
        s1_ghist_ptr_dup_2_flag = 1'h0;
        s1_ghist_ptr_dup_2_value = 8'h0;
        s1_ghist_ptr_dup_3_flag = 1'h0;
        s1_ghist_ptr_dup_3_value = 8'h0;
        s2_ghist_ptr_dup_0_flag = 1'h0;
        s2_ghist_ptr_dup_0_value = 8'h0;
        s2_ghist_ptr_dup_1_flag = 1'h0;
        s2_ghist_ptr_dup_1_value = 8'h0;
        s2_ghist_ptr_dup_2_flag = 1'h0;
        s2_ghist_ptr_dup_2_value = 8'h0;
        s2_ghist_ptr_dup_3_flag = 1'h0;
        s2_ghist_ptr_dup_3_value = 8'h0;
        s3_ghist_ptr_dup_0_flag = 1'h0;
        s3_ghist_ptr_dup_0_value = 8'h0;
        s3_ghist_ptr_dup_1_flag = 1'h0;
        s3_ghist_ptr_dup_1_value = 8'h0;
        s3_ghist_ptr_dup_2_flag = 1'h0;
        s3_ghist_ptr_dup_2_value = 8'h0;
        s3_ghist_ptr_dup_3_flag = 1'h0;
        s3_ghist_ptr_dup_3_value = 8'h0;
      end
    end // initial
    `ifdef FIRRTL_AFTER_INITIAL
      `FIRRTL_AFTER_INITIAL
    `endif // FIRRTL_AFTER_INITIAL
  `endif // ENABLE_INITIAL_REG_
  PriorityMuxModule s0_folded_gh_dup_1_ppm (
    .s2_FGH_sel
      (io_s2_redirect_dup_1 & ~io_s3_redirect_dup_1
       & ~do_redirect_dup_next_valid_last_REG),
    .s2_FGH_src_hist_17_folded_hist
      ((_s2_predicted_fh_dup_T_65 ? s2_folded_gh_dup_1_hist_17_folded_hist : 11'h0)
       | (_s2_predicted_fh_dup_T_93
            ? {(s2_last_br_num_oh_dup_1[0] & s2_ahead_fh_oldest_bits_dup_1_afhob_2_bits_0
                | s2_last_br_num_oh_dup_1[1]
                & s2_ahead_fh_oldest_bits_dup_1_afhob_2_bits_1
                | s2_last_br_num_oh_dup_1[2]
                & s2_ahead_fh_oldest_bits_dup_1_afhob_2_bits_2)
                 ^ s2_folded_gh_dup_1_hist_17_folded_hist[9],
               s2_folded_gh_dup_1_hist_17_folded_hist[8:0],
               io_resp_s2_full_pred_1_br_taken_mask_0
                 ^ s2_folded_gh_dup_1_hist_17_folded_hist[10]}
            : 11'h0)
       | (_s2_predicted_fh_dup_T_121
            ? {(s2_last_br_num_oh_dup_1[0] & s2_ahead_fh_oldest_bits_dup_1_afhob_2_bits_1
                | s2_last_br_num_oh_dup_1[1]
                & s2_ahead_fh_oldest_bits_dup_1_afhob_2_bits_2
                | s2_last_br_num_oh_dup_1[2]
                & s2_ahead_fh_oldest_bits_dup_1_afhob_2_bits_3)
                 ^ s2_folded_gh_dup_1_hist_17_folded_hist[8],
               s2_folded_gh_dup_1_hist_17_folded_hist[7:0],
               s2_folded_gh_dup_1_hist_17_folded_hist[10],
               io_resp_s2_full_pred_1_br_taken_mask_1
                 ^ (s2_last_br_num_oh_dup_1[0]
                    & s2_ahead_fh_oldest_bits_dup_1_afhob_2_bits_0
                    | s2_last_br_num_oh_dup_1[1]
                    & s2_ahead_fh_oldest_bits_dup_1_afhob_2_bits_1
                    | s2_last_br_num_oh_dup_1[2]
                    & s2_ahead_fh_oldest_bits_dup_1_afhob_2_bits_2)
                 ^ s2_folded_gh_dup_1_hist_17_folded_hist[9]}
            : 11'h0)),
    .s2_FGH_src_hist_16_folded_hist
      ((_s2_predicted_fh_dup_T_65 ? s2_folded_gh_dup_1_hist_16_folded_hist : 11'h0)
       | (_s2_predicted_fh_dup_T_93
            ? {s2_folded_gh_dup_1_hist_16_folded_hist[9],
               (s2_last_br_num_oh_dup_1[0] & s2_ahead_fh_oldest_bits_dup_1_afhob_5_bits_0
                | s2_last_br_num_oh_dup_1[1]
                & s2_ahead_fh_oldest_bits_dup_1_afhob_5_bits_1
                | s2_last_br_num_oh_dup_1[2]
                & s2_ahead_fh_oldest_bits_dup_1_afhob_5_bits_2)
                 ^ s2_folded_gh_dup_1_hist_16_folded_hist[8],
               s2_folded_gh_dup_1_hist_16_folded_hist[7:0],
               io_resp_s2_full_pred_1_br_taken_mask_0
                 ^ s2_folded_gh_dup_1_hist_16_folded_hist[10]}
            : 11'h0)
       | (_s2_predicted_fh_dup_T_121
            ? {(s2_last_br_num_oh_dup_1[0] & s2_ahead_fh_oldest_bits_dup_1_afhob_5_bits_0
                | s2_last_br_num_oh_dup_1[1]
                & s2_ahead_fh_oldest_bits_dup_1_afhob_5_bits_1
                | s2_last_br_num_oh_dup_1[2]
                & s2_ahead_fh_oldest_bits_dup_1_afhob_5_bits_2)
                 ^ s2_folded_gh_dup_1_hist_16_folded_hist[8],
               (s2_last_br_num_oh_dup_1[0] & s2_ahead_fh_oldest_bits_dup_1_afhob_5_bits_1
                | s2_last_br_num_oh_dup_1[1]
                & s2_ahead_fh_oldest_bits_dup_1_afhob_5_bits_2
                | s2_last_br_num_oh_dup_1[2]
                & s2_ahead_fh_oldest_bits_dup_1_afhob_5_bits_3)
                 ^ s2_folded_gh_dup_1_hist_16_folded_hist[7],
               s2_folded_gh_dup_1_hist_16_folded_hist[6:0],
               s2_folded_gh_dup_1_hist_16_folded_hist[10],
               io_resp_s2_full_pred_1_br_taken_mask_1
                 ^ s2_folded_gh_dup_1_hist_16_folded_hist[9]}
            : 11'h0)),
    .s2_FGH_src_hist_15_folded_hist
      ((_s2_predicted_fh_dup_T_65 ? s2_folded_gh_dup_1_hist_15_folded_hist : 7'h0)
       | (_s2_predicted_fh_dup_T_93
            ? {(s2_last_br_num_oh_dup_1[0] & s2_ahead_fh_oldest_bits_dup_1_afhob_1_bits_0
                | s2_last_br_num_oh_dup_1[1]
                & s2_ahead_fh_oldest_bits_dup_1_afhob_1_bits_1
                | s2_last_br_num_oh_dup_1[2]
                & s2_ahead_fh_oldest_bits_dup_1_afhob_1_bits_2)
                 ^ s2_folded_gh_dup_1_hist_15_folded_hist[5],
               s2_folded_gh_dup_1_hist_15_folded_hist[4:0],
               io_resp_s2_full_pred_1_br_taken_mask_0
                 ^ s2_folded_gh_dup_1_hist_15_folded_hist[6]}
            : 7'h0)
       | (_s2_predicted_fh_dup_T_121
            ? {(s2_last_br_num_oh_dup_1[0] & s2_ahead_fh_oldest_bits_dup_1_afhob_1_bits_1
                | s2_last_br_num_oh_dup_1[1]
                & s2_ahead_fh_oldest_bits_dup_1_afhob_1_bits_2
                | s2_last_br_num_oh_dup_1[2]
                & s2_ahead_fh_oldest_bits_dup_1_afhob_1_bits_3)
                 ^ s2_folded_gh_dup_1_hist_15_folded_hist[4],
               s2_folded_gh_dup_1_hist_15_folded_hist[3:0],
               s2_folded_gh_dup_1_hist_15_folded_hist[6],
               io_resp_s2_full_pred_1_br_taken_mask_1
                 ^ (s2_last_br_num_oh_dup_1[0]
                    & s2_ahead_fh_oldest_bits_dup_1_afhob_1_bits_0
                    | s2_last_br_num_oh_dup_1[1]
                    & s2_ahead_fh_oldest_bits_dup_1_afhob_1_bits_1
                    | s2_last_br_num_oh_dup_1[2]
                    & s2_ahead_fh_oldest_bits_dup_1_afhob_1_bits_2)
                 ^ s2_folded_gh_dup_1_hist_15_folded_hist[5]}
            : 7'h0)),
    .s2_FGH_src_hist_14_folded_hist
      ((_s2_predicted_fh_dup_T_65 ? s2_folded_gh_dup_1_hist_14_folded_hist : 8'h0)
       | (_s2_predicted_fh_dup_T_93
            ? {s2_folded_gh_dup_1_hist_14_folded_hist[6:0],
               io_resp_s2_full_pred_1_br_taken_mask_0}
            : 8'h0)
       | (_s2_predicted_fh_dup_T_121
            ? {s2_folded_gh_dup_1_hist_14_folded_hist[5:0],
               1'h0,
               io_resp_s2_full_pred_1_br_taken_mask_1}
            : 8'h0)),
    .s2_FGH_src_hist_13_folded_hist
      ((_s2_predicted_fh_dup_T_65 ? s2_folded_gh_dup_1_hist_13_folded_hist : 9'h0)
       | (_s2_predicted_fh_dup_T_93
            ? {s2_folded_gh_dup_1_hist_13_folded_hist[7:4],
               (s2_last_br_num_oh_dup_1[0] & s2_ahead_fh_oldest_bits_dup_1_afhob_1_bits_0
                | s2_last_br_num_oh_dup_1[1]
                & s2_ahead_fh_oldest_bits_dup_1_afhob_1_bits_1
                | s2_last_br_num_oh_dup_1[2]
                & s2_ahead_fh_oldest_bits_dup_1_afhob_1_bits_2)
                 ^ s2_folded_gh_dup_1_hist_13_folded_hist[3],
               s2_folded_gh_dup_1_hist_13_folded_hist[2:0],
               io_resp_s2_full_pred_1_br_taken_mask_0
                 ^ s2_folded_gh_dup_1_hist_13_folded_hist[8]}
            : 9'h0)
       | (_s2_predicted_fh_dup_T_121
            ? {s2_folded_gh_dup_1_hist_13_folded_hist[6:4],
               (s2_last_br_num_oh_dup_1[0] & s2_ahead_fh_oldest_bits_dup_1_afhob_1_bits_0
                | s2_last_br_num_oh_dup_1[1]
                & s2_ahead_fh_oldest_bits_dup_1_afhob_1_bits_1
                | s2_last_br_num_oh_dup_1[2]
                & s2_ahead_fh_oldest_bits_dup_1_afhob_1_bits_2)
                 ^ s2_folded_gh_dup_1_hist_13_folded_hist[3],
               (s2_last_br_num_oh_dup_1[0] & s2_ahead_fh_oldest_bits_dup_1_afhob_1_bits_1
                | s2_last_br_num_oh_dup_1[1]
                & s2_ahead_fh_oldest_bits_dup_1_afhob_1_bits_2
                | s2_last_br_num_oh_dup_1[2]
                & s2_ahead_fh_oldest_bits_dup_1_afhob_1_bits_3)
                 ^ s2_folded_gh_dup_1_hist_13_folded_hist[2],
               s2_folded_gh_dup_1_hist_13_folded_hist[1:0],
               s2_folded_gh_dup_1_hist_13_folded_hist[8],
               io_resp_s2_full_pred_1_br_taken_mask_1
                 ^ s2_folded_gh_dup_1_hist_13_folded_hist[7]}
            : 9'h0)),
    .s2_FGH_src_hist_12_folded_hist
      ((_s2_predicted_fh_dup_T_65 ? s2_folded_gh_dup_1_hist_12_folded_hist : 4'h0)
       | (_s2_predicted_fh_dup_T_93
            ? {s2_folded_gh_dup_1_hist_12_folded_hist[2:0],
               io_resp_s2_full_pred_1_br_taken_mask_0}
            : 4'h0)
       | (_s2_predicted_fh_dup_T_121
            ? {s2_folded_gh_dup_1_hist_12_folded_hist[1:0],
               1'h0,
               io_resp_s2_full_pred_1_br_taken_mask_1}
            : 4'h0)),
    .s2_FGH_src_hist_11_folded_hist
      ((_s2_predicted_fh_dup_T_65 ? s2_folded_gh_dup_1_hist_11_folded_hist : 8'h0)
       | (_s2_predicted_fh_dup_T_93
            ? {s2_folded_gh_dup_1_hist_11_folded_hist[6:2],
               (s2_last_br_num_oh_dup_1[0] & s2_ahead_fh_oldest_bits_dup_1_afhob_0_bits_0
                | s2_last_br_num_oh_dup_1[1]
                & s2_ahead_fh_oldest_bits_dup_1_afhob_0_bits_1
                | s2_last_br_num_oh_dup_1[2]
                & s2_ahead_fh_oldest_bits_dup_1_afhob_0_bits_2)
                 ^ s2_folded_gh_dup_1_hist_11_folded_hist[1],
               s2_folded_gh_dup_1_hist_11_folded_hist[0],
               io_resp_s2_full_pred_1_br_taken_mask_0
                 ^ s2_folded_gh_dup_1_hist_11_folded_hist[7]}
            : 8'h0)
       | (_s2_predicted_fh_dup_T_121
            ? {s2_folded_gh_dup_1_hist_11_folded_hist[5:2],
               (s2_last_br_num_oh_dup_1[0] & s2_ahead_fh_oldest_bits_dup_1_afhob_0_bits_0
                | s2_last_br_num_oh_dup_1[1]
                & s2_ahead_fh_oldest_bits_dup_1_afhob_0_bits_1
                | s2_last_br_num_oh_dup_1[2]
                & s2_ahead_fh_oldest_bits_dup_1_afhob_0_bits_2)
                 ^ s2_folded_gh_dup_1_hist_11_folded_hist[1],
               (s2_last_br_num_oh_dup_1[0] & s2_ahead_fh_oldest_bits_dup_1_afhob_0_bits_1
                | s2_last_br_num_oh_dup_1[1]
                & s2_ahead_fh_oldest_bits_dup_1_afhob_0_bits_2
                | s2_last_br_num_oh_dup_1[2]
                & s2_ahead_fh_oldest_bits_dup_1_afhob_0_bits_3)
                 ^ s2_folded_gh_dup_1_hist_11_folded_hist[0],
               s2_folded_gh_dup_1_hist_11_folded_hist[7],
               io_resp_s2_full_pred_1_br_taken_mask_1
                 ^ s2_folded_gh_dup_1_hist_11_folded_hist[6]}
            : 8'h0)),
    .s2_FGH_src_hist_10_folded_hist
      ((_s2_predicted_fh_dup_T_65 ? s2_folded_gh_dup_1_hist_10_folded_hist : 9'h0)
       | (_s2_predicted_fh_dup_T_93
            ? {s2_folded_gh_dup_1_hist_10_folded_hist[7:5],
               (s2_last_br_num_oh_dup_1[0] & s2_ahead_fh_oldest_bits_dup_1_afhob_2_bits_0
                | s2_last_br_num_oh_dup_1[1]
                & s2_ahead_fh_oldest_bits_dup_1_afhob_2_bits_1
                | s2_last_br_num_oh_dup_1[2]
                & s2_ahead_fh_oldest_bits_dup_1_afhob_2_bits_2)
                 ^ s2_folded_gh_dup_1_hist_10_folded_hist[4],
               s2_folded_gh_dup_1_hist_10_folded_hist[3:0],
               io_resp_s2_full_pred_1_br_taken_mask_0
                 ^ s2_folded_gh_dup_1_hist_10_folded_hist[8]}
            : 9'h0)
       | (_s2_predicted_fh_dup_T_121
            ? {s2_folded_gh_dup_1_hist_10_folded_hist[6:5],
               (s2_last_br_num_oh_dup_1[0] & s2_ahead_fh_oldest_bits_dup_1_afhob_2_bits_0
                | s2_last_br_num_oh_dup_1[1]
                & s2_ahead_fh_oldest_bits_dup_1_afhob_2_bits_1
                | s2_last_br_num_oh_dup_1[2]
                & s2_ahead_fh_oldest_bits_dup_1_afhob_2_bits_2)
                 ^ s2_folded_gh_dup_1_hist_10_folded_hist[4],
               (s2_last_br_num_oh_dup_1[0] & s2_ahead_fh_oldest_bits_dup_1_afhob_2_bits_1
                | s2_last_br_num_oh_dup_1[1]
                & s2_ahead_fh_oldest_bits_dup_1_afhob_2_bits_2
                | s2_last_br_num_oh_dup_1[2]
                & s2_ahead_fh_oldest_bits_dup_1_afhob_2_bits_3)
                 ^ s2_folded_gh_dup_1_hist_10_folded_hist[3],
               s2_folded_gh_dup_1_hist_10_folded_hist[2:0],
               s2_folded_gh_dup_1_hist_10_folded_hist[8],
               io_resp_s2_full_pred_1_br_taken_mask_1
                 ^ s2_folded_gh_dup_1_hist_10_folded_hist[7]}
            : 9'h0)),
    .s2_FGH_src_hist_9_folded_hist
      ((_s2_predicted_fh_dup_T_65 ? s2_folded_gh_dup_1_hist_9_folded_hist : 7'h0)
       | (_s2_predicted_fh_dup_T_93
            ? {s2_folded_gh_dup_1_hist_9_folded_hist[5:4],
               (s2_last_br_num_oh_dup_1[0] & s2_ahead_fh_oldest_bits_dup_1_afhob_2_bits_0
                | s2_last_br_num_oh_dup_1[1]
                & s2_ahead_fh_oldest_bits_dup_1_afhob_2_bits_1
                | s2_last_br_num_oh_dup_1[2]
                & s2_ahead_fh_oldest_bits_dup_1_afhob_2_bits_2)
                 ^ s2_folded_gh_dup_1_hist_9_folded_hist[3],
               s2_folded_gh_dup_1_hist_9_folded_hist[2:0],
               io_resp_s2_full_pred_1_br_taken_mask_0
                 ^ s2_folded_gh_dup_1_hist_9_folded_hist[6]}
            : 7'h0)
       | (_s2_predicted_fh_dup_T_121
            ? {s2_folded_gh_dup_1_hist_9_folded_hist[4],
               (s2_last_br_num_oh_dup_1[0] & s2_ahead_fh_oldest_bits_dup_1_afhob_2_bits_0
                | s2_last_br_num_oh_dup_1[1]
                & s2_ahead_fh_oldest_bits_dup_1_afhob_2_bits_1
                | s2_last_br_num_oh_dup_1[2]
                & s2_ahead_fh_oldest_bits_dup_1_afhob_2_bits_2)
                 ^ s2_folded_gh_dup_1_hist_9_folded_hist[3],
               (s2_last_br_num_oh_dup_1[0] & s2_ahead_fh_oldest_bits_dup_1_afhob_2_bits_1
                | s2_last_br_num_oh_dup_1[1]
                & s2_ahead_fh_oldest_bits_dup_1_afhob_2_bits_2
                | s2_last_br_num_oh_dup_1[2]
                & s2_ahead_fh_oldest_bits_dup_1_afhob_2_bits_3)
                 ^ s2_folded_gh_dup_1_hist_9_folded_hist[2],
               s2_folded_gh_dup_1_hist_9_folded_hist[1:0],
               s2_folded_gh_dup_1_hist_9_folded_hist[6],
               io_resp_s2_full_pred_1_br_taken_mask_1
                 ^ s2_folded_gh_dup_1_hist_9_folded_hist[5]}
            : 7'h0)),
    .s2_FGH_src_hist_8_folded_hist
      ((_s2_predicted_fh_dup_T_65 ? s2_folded_gh_dup_1_hist_8_folded_hist : 8'h0)
       | (_s2_predicted_fh_dup_T_93
            ? {(s2_last_br_num_oh_dup_1[0] & s2_ahead_fh_oldest_bits_dup_1_afhob_5_bits_0
                | s2_last_br_num_oh_dup_1[1]
                & s2_ahead_fh_oldest_bits_dup_1_afhob_5_bits_1
                | s2_last_br_num_oh_dup_1[2]
                & s2_ahead_fh_oldest_bits_dup_1_afhob_5_bits_2)
                 ^ s2_folded_gh_dup_1_hist_8_folded_hist[6],
               s2_folded_gh_dup_1_hist_8_folded_hist[5:0],
               io_resp_s2_full_pred_1_br_taken_mask_0
                 ^ s2_folded_gh_dup_1_hist_8_folded_hist[7]}
            : 8'h0)
       | (_s2_predicted_fh_dup_T_121
            ? {(s2_last_br_num_oh_dup_1[0] & s2_ahead_fh_oldest_bits_dup_1_afhob_5_bits_1
                | s2_last_br_num_oh_dup_1[1]
                & s2_ahead_fh_oldest_bits_dup_1_afhob_5_bits_2
                | s2_last_br_num_oh_dup_1[2]
                & s2_ahead_fh_oldest_bits_dup_1_afhob_5_bits_3)
                 ^ s2_folded_gh_dup_1_hist_8_folded_hist[5],
               s2_folded_gh_dup_1_hist_8_folded_hist[4:0],
               s2_folded_gh_dup_1_hist_8_folded_hist[7],
               io_resp_s2_full_pred_1_br_taken_mask_1
                 ^ (s2_last_br_num_oh_dup_1[0]
                    & s2_ahead_fh_oldest_bits_dup_1_afhob_5_bits_0
                    | s2_last_br_num_oh_dup_1[1]
                    & s2_ahead_fh_oldest_bits_dup_1_afhob_5_bits_1
                    | s2_last_br_num_oh_dup_1[2]
                    & s2_ahead_fh_oldest_bits_dup_1_afhob_5_bits_2)
                 ^ s2_folded_gh_dup_1_hist_8_folded_hist[6]}
            : 8'h0)),
    .s2_FGH_src_hist_7_folded_hist
      ((_s2_predicted_fh_dup_T_65 ? s2_folded_gh_dup_1_hist_7_folded_hist : 7'h0)
       | (_s2_predicted_fh_dup_T_93
            ? {s2_folded_gh_dup_1_hist_7_folded_hist[5:1],
               (s2_last_br_num_oh_dup_1[0] & s2_ahead_fh_oldest_bits_dup_1_afhob_4_bits_0
                | s2_last_br_num_oh_dup_1[1]
                & s2_ahead_fh_oldest_bits_dup_1_afhob_4_bits_1
                | s2_last_br_num_oh_dup_1[2]
                & s2_ahead_fh_oldest_bits_dup_1_afhob_4_bits_2)
                 ^ s2_folded_gh_dup_1_hist_7_folded_hist[0],
               io_resp_s2_full_pred_1_br_taken_mask_0
                 ^ s2_folded_gh_dup_1_hist_7_folded_hist[6]}
            : 7'h0)
       | (_s2_predicted_fh_dup_T_121
            ? {s2_folded_gh_dup_1_hist_7_folded_hist[4:1],
               (s2_last_br_num_oh_dup_1[0] & s2_ahead_fh_oldest_bits_dup_1_afhob_4_bits_0
                | s2_last_br_num_oh_dup_1[1]
                & s2_ahead_fh_oldest_bits_dup_1_afhob_4_bits_1
                | s2_last_br_num_oh_dup_1[2]
                & s2_ahead_fh_oldest_bits_dup_1_afhob_4_bits_2)
                 ^ s2_folded_gh_dup_1_hist_7_folded_hist[0],
               1'h0,
               io_resp_s2_full_pred_1_br_taken_mask_1
                 ^ s2_folded_gh_dup_1_hist_7_folded_hist[5]}
            : 7'h0)),
    .s2_FGH_src_hist_6_folded_hist
      ((_s2_predicted_fh_dup_T_65 ? s2_folded_gh_dup_1_hist_6_folded_hist : 9'h0)
       | (_s2_predicted_fh_dup_T_93
            ? {s2_folded_gh_dup_1_hist_6_folded_hist[7],
               (s2_last_br_num_oh_dup_1[0] & s2_ahead_fh_oldest_bits_dup_1_afhob_3_bits_0
                | s2_last_br_num_oh_dup_1[1]
                & s2_ahead_fh_oldest_bits_dup_1_afhob_3_bits_1
                | s2_last_br_num_oh_dup_1[2]
                & s2_ahead_fh_oldest_bits_dup_1_afhob_3_bits_2)
                 ^ s2_folded_gh_dup_1_hist_6_folded_hist[6],
               s2_folded_gh_dup_1_hist_6_folded_hist[5:0],
               io_resp_s2_full_pred_1_br_taken_mask_0
                 ^ s2_folded_gh_dup_1_hist_6_folded_hist[8]}
            : 9'h0)
       | (_s2_predicted_fh_dup_T_121
            ? {(s2_last_br_num_oh_dup_1[0] & s2_ahead_fh_oldest_bits_dup_1_afhob_3_bits_0
                | s2_last_br_num_oh_dup_1[1]
                & s2_ahead_fh_oldest_bits_dup_1_afhob_3_bits_1
                | s2_last_br_num_oh_dup_1[2]
                & s2_ahead_fh_oldest_bits_dup_1_afhob_3_bits_2)
                 ^ s2_folded_gh_dup_1_hist_6_folded_hist[6],
               (s2_last_br_num_oh_dup_1[0] & s2_ahead_fh_oldest_bits_dup_1_afhob_3_bits_1
                | s2_last_br_num_oh_dup_1[1]
                & s2_ahead_fh_oldest_bits_dup_1_afhob_3_bits_2
                | s2_last_br_num_oh_dup_1[2]
                & s2_ahead_fh_oldest_bits_dup_1_afhob_3_bits_3)
                 ^ s2_folded_gh_dup_1_hist_6_folded_hist[5],
               s2_folded_gh_dup_1_hist_6_folded_hist[4:0],
               s2_folded_gh_dup_1_hist_6_folded_hist[8],
               io_resp_s2_full_pred_1_br_taken_mask_1
                 ^ s2_folded_gh_dup_1_hist_6_folded_hist[7]}
            : 9'h0)),
    .s2_FGH_src_hist_5_folded_hist
      ((_s2_predicted_fh_dup_T_65 ? s2_folded_gh_dup_1_hist_5_folded_hist : 7'h0)
       | (_s2_predicted_fh_dup_T_93
            ? {s2_folded_gh_dup_1_hist_5_folded_hist[5:0],
               io_resp_s2_full_pred_1_br_taken_mask_0
                 ^ (s2_last_br_num_oh_dup_1[0]
                    & s2_ahead_fh_oldest_bits_dup_1_afhob_5_bits_0
                    | s2_last_br_num_oh_dup_1[1]
                    & s2_ahead_fh_oldest_bits_dup_1_afhob_5_bits_1
                    | s2_last_br_num_oh_dup_1[2]
                    & s2_ahead_fh_oldest_bits_dup_1_afhob_5_bits_2)
                 ^ s2_folded_gh_dup_1_hist_5_folded_hist[6]}
            : 7'h0)
       | (_s2_predicted_fh_dup_T_121
            ? {s2_folded_gh_dup_1_hist_5_folded_hist[4:0],
               (s2_last_br_num_oh_dup_1[0] & s2_ahead_fh_oldest_bits_dup_1_afhob_5_bits_0
                | s2_last_br_num_oh_dup_1[1]
                & s2_ahead_fh_oldest_bits_dup_1_afhob_5_bits_1
                | s2_last_br_num_oh_dup_1[2]
                & s2_ahead_fh_oldest_bits_dup_1_afhob_5_bits_2)
                 ^ s2_folded_gh_dup_1_hist_5_folded_hist[6],
               io_resp_s2_full_pred_1_br_taken_mask_1
                 ^ (s2_last_br_num_oh_dup_1[0]
                    & s2_ahead_fh_oldest_bits_dup_1_afhob_5_bits_1
                    | s2_last_br_num_oh_dup_1[1]
                    & s2_ahead_fh_oldest_bits_dup_1_afhob_5_bits_2
                    | s2_last_br_num_oh_dup_1[2]
                    & s2_ahead_fh_oldest_bits_dup_1_afhob_5_bits_3)
                 ^ s2_folded_gh_dup_1_hist_5_folded_hist[5]}
            : 7'h0)),
    .s2_FGH_src_hist_4_folded_hist
      ((_s2_predicted_fh_dup_T_65 ? s2_folded_gh_dup_1_hist_4_folded_hist : 8'h0)
       | (_s2_predicted_fh_dup_T_93
            ? {s2_folded_gh_dup_1_hist_4_folded_hist[6:5],
               (s2_last_br_num_oh_dup_1[0] & s2_ahead_fh_oldest_bits_dup_1_afhob_1_bits_0
                | s2_last_br_num_oh_dup_1[1]
                & s2_ahead_fh_oldest_bits_dup_1_afhob_1_bits_1
                | s2_last_br_num_oh_dup_1[2]
                & s2_ahead_fh_oldest_bits_dup_1_afhob_1_bits_2)
                 ^ s2_folded_gh_dup_1_hist_4_folded_hist[4],
               s2_folded_gh_dup_1_hist_4_folded_hist[3:0],
               io_resp_s2_full_pred_1_br_taken_mask_0
                 ^ s2_folded_gh_dup_1_hist_4_folded_hist[7]}
            : 8'h0)
       | (_s2_predicted_fh_dup_T_121
            ? {s2_folded_gh_dup_1_hist_4_folded_hist[5],
               (s2_last_br_num_oh_dup_1[0] & s2_ahead_fh_oldest_bits_dup_1_afhob_1_bits_0
                | s2_last_br_num_oh_dup_1[1]
                & s2_ahead_fh_oldest_bits_dup_1_afhob_1_bits_1
                | s2_last_br_num_oh_dup_1[2]
                & s2_ahead_fh_oldest_bits_dup_1_afhob_1_bits_2)
                 ^ s2_folded_gh_dup_1_hist_4_folded_hist[4],
               (s2_last_br_num_oh_dup_1[0] & s2_ahead_fh_oldest_bits_dup_1_afhob_1_bits_1
                | s2_last_br_num_oh_dup_1[1]
                & s2_ahead_fh_oldest_bits_dup_1_afhob_1_bits_2
                | s2_last_br_num_oh_dup_1[2]
                & s2_ahead_fh_oldest_bits_dup_1_afhob_1_bits_3)
                 ^ s2_folded_gh_dup_1_hist_4_folded_hist[3],
               s2_folded_gh_dup_1_hist_4_folded_hist[2:0],
               s2_folded_gh_dup_1_hist_4_folded_hist[7],
               io_resp_s2_full_pred_1_br_taken_mask_1
                 ^ s2_folded_gh_dup_1_hist_4_folded_hist[6]}
            : 8'h0)),
    .s2_FGH_src_hist_3_folded_hist
      ((_s2_predicted_fh_dup_T_65 ? s2_folded_gh_dup_1_hist_3_folded_hist : 8'h0)
       | (_s2_predicted_fh_dup_T_93
            ? {s2_folded_gh_dup_1_hist_3_folded_hist[6:0],
               io_resp_s2_full_pred_1_br_taken_mask_0
                 ^ (s2_last_br_num_oh_dup_1[0]
                    & s2_ahead_fh_oldest_bits_dup_1_afhob_2_bits_0
                    | s2_last_br_num_oh_dup_1[1]
                    & s2_ahead_fh_oldest_bits_dup_1_afhob_2_bits_1
                    | s2_last_br_num_oh_dup_1[2]
                    & s2_ahead_fh_oldest_bits_dup_1_afhob_2_bits_2)
                 ^ s2_folded_gh_dup_1_hist_3_folded_hist[7]}
            : 8'h0)
       | (_s2_predicted_fh_dup_T_121
            ? {s2_folded_gh_dup_1_hist_3_folded_hist[5:0],
               (s2_last_br_num_oh_dup_1[0] & s2_ahead_fh_oldest_bits_dup_1_afhob_2_bits_0
                | s2_last_br_num_oh_dup_1[1]
                & s2_ahead_fh_oldest_bits_dup_1_afhob_2_bits_1
                | s2_last_br_num_oh_dup_1[2]
                & s2_ahead_fh_oldest_bits_dup_1_afhob_2_bits_2)
                 ^ s2_folded_gh_dup_1_hist_3_folded_hist[7],
               io_resp_s2_full_pred_1_br_taken_mask_1
                 ^ (s2_last_br_num_oh_dup_1[0]
                    & s2_ahead_fh_oldest_bits_dup_1_afhob_2_bits_1
                    | s2_last_br_num_oh_dup_1[1]
                    & s2_ahead_fh_oldest_bits_dup_1_afhob_2_bits_2
                    | s2_last_br_num_oh_dup_1[2]
                    & s2_ahead_fh_oldest_bits_dup_1_afhob_2_bits_3)
                 ^ s2_folded_gh_dup_1_hist_3_folded_hist[6]}
            : 8'h0)),
    .s2_FGH_src_hist_2_folded_hist
      ((_s2_predicted_fh_dup_T_65 ? s2_folded_gh_dup_1_hist_2_folded_hist : 8'h0)
       | (_s2_predicted_fh_dup_T_93
            ? {s2_folded_gh_dup_1_hist_2_folded_hist[6:0],
               io_resp_s2_full_pred_1_br_taken_mask_0
                 ^ (s2_last_br_num_oh_dup_1[0]
                    & s2_ahead_fh_oldest_bits_dup_1_afhob_3_bits_0
                    | s2_last_br_num_oh_dup_1[1]
                    & s2_ahead_fh_oldest_bits_dup_1_afhob_3_bits_1
                    | s2_last_br_num_oh_dup_1[2]
                    & s2_ahead_fh_oldest_bits_dup_1_afhob_3_bits_2)
                 ^ s2_folded_gh_dup_1_hist_2_folded_hist[7]}
            : 8'h0)
       | (_s2_predicted_fh_dup_T_121
            ? {s2_folded_gh_dup_1_hist_2_folded_hist[5:0],
               (s2_last_br_num_oh_dup_1[0] & s2_ahead_fh_oldest_bits_dup_1_afhob_3_bits_0
                | s2_last_br_num_oh_dup_1[1]
                & s2_ahead_fh_oldest_bits_dup_1_afhob_3_bits_1
                | s2_last_br_num_oh_dup_1[2]
                & s2_ahead_fh_oldest_bits_dup_1_afhob_3_bits_2)
                 ^ s2_folded_gh_dup_1_hist_2_folded_hist[7],
               io_resp_s2_full_pred_1_br_taken_mask_1
                 ^ (s2_last_br_num_oh_dup_1[0]
                    & s2_ahead_fh_oldest_bits_dup_1_afhob_3_bits_1
                    | s2_last_br_num_oh_dup_1[1]
                    & s2_ahead_fh_oldest_bits_dup_1_afhob_3_bits_2
                    | s2_last_br_num_oh_dup_1[2]
                    & s2_ahead_fh_oldest_bits_dup_1_afhob_3_bits_3)
                 ^ s2_folded_gh_dup_1_hist_2_folded_hist[6]}
            : 8'h0)),
    .s2_FGH_src_hist_1_folded_hist
      ((_s2_predicted_fh_dup_T_65 ? s2_folded_gh_dup_1_hist_1_folded_hist : 11'h0)
       | (_s2_predicted_fh_dup_T_93
            ? {s2_folded_gh_dup_1_hist_1_folded_hist[9:2],
               (s2_last_br_num_oh_dup_1[0] & s2_ahead_fh_oldest_bits_dup_1_afhob_1_bits_0
                | s2_last_br_num_oh_dup_1[1]
                & s2_ahead_fh_oldest_bits_dup_1_afhob_1_bits_1
                | s2_last_br_num_oh_dup_1[2]
                & s2_ahead_fh_oldest_bits_dup_1_afhob_1_bits_2)
                 ^ s2_folded_gh_dup_1_hist_1_folded_hist[1],
               s2_folded_gh_dup_1_hist_1_folded_hist[0],
               io_resp_s2_full_pred_1_br_taken_mask_0
                 ^ s2_folded_gh_dup_1_hist_1_folded_hist[10]}
            : 11'h0)
       | (_s2_predicted_fh_dup_T_121
            ? {s2_folded_gh_dup_1_hist_1_folded_hist[8:2],
               (s2_last_br_num_oh_dup_1[0] & s2_ahead_fh_oldest_bits_dup_1_afhob_1_bits_0
                | s2_last_br_num_oh_dup_1[1]
                & s2_ahead_fh_oldest_bits_dup_1_afhob_1_bits_1
                | s2_last_br_num_oh_dup_1[2]
                & s2_ahead_fh_oldest_bits_dup_1_afhob_1_bits_2)
                 ^ s2_folded_gh_dup_1_hist_1_folded_hist[1],
               (s2_last_br_num_oh_dup_1[0] & s2_ahead_fh_oldest_bits_dup_1_afhob_1_bits_1
                | s2_last_br_num_oh_dup_1[1]
                & s2_ahead_fh_oldest_bits_dup_1_afhob_1_bits_2
                | s2_last_br_num_oh_dup_1[2]
                & s2_ahead_fh_oldest_bits_dup_1_afhob_1_bits_3)
                 ^ s2_folded_gh_dup_1_hist_1_folded_hist[0],
               s2_folded_gh_dup_1_hist_1_folded_hist[10],
               io_resp_s2_full_pred_1_br_taken_mask_1
                 ^ s2_folded_gh_dup_1_hist_1_folded_hist[9]}
            : 11'h0)),
    .s1_FGH_sel
      (io_s1_valid_dup_1 & ~io_s2_redirect_dup_1 & ~io_s3_redirect_dup_1
       & ~do_redirect_dup_next_valid_last_REG),
    .s1_FGH_src_hist_17_folded_hist
      ((_s1_predicted_fh_dup_T_65 ? s1_folded_gh_dup_1_hist_17_folded_hist : 11'h0)
       | (_s1_predicted_fh_dup_T_93
            ? {(s1_last_br_num_oh_dup_1[0] & s1_ahead_fh_oldest_bits_dup_1_afhob_2_bits_0
                | s1_last_br_num_oh_dup_1[1]
                & s1_ahead_fh_oldest_bits_dup_1_afhob_2_bits_1
                | s1_last_br_num_oh_dup_1[2]
                & s1_ahead_fh_oldest_bits_dup_1_afhob_2_bits_2)
                 ^ s1_folded_gh_dup_1_hist_17_folded_hist[9],
               s1_folded_gh_dup_1_hist_17_folded_hist[8:0],
               _s1_possible_predicted_fhs_dup_res_hist_17_new_folded_hist_newest_bits_masked_T_8
                 ^ s1_folded_gh_dup_1_hist_17_folded_hist[10]}
            : 11'h0)
       | (_s1_predicted_fh_dup_T_121
            ? {(s1_last_br_num_oh_dup_1[0] & s1_ahead_fh_oldest_bits_dup_1_afhob_2_bits_1
                | s1_last_br_num_oh_dup_1[1]
                & s1_ahead_fh_oldest_bits_dup_1_afhob_2_bits_2
                | s1_last_br_num_oh_dup_1[2]
                & s1_ahead_fh_oldest_bits_dup_1_afhob_2_bits_3)
                 ^ s1_folded_gh_dup_1_hist_17_folded_hist[8],
               s1_folded_gh_dup_1_hist_17_folded_hist[7:0],
               s1_folded_gh_dup_1_hist_17_folded_hist[10],
               _s1_possible_predicted_fhs_dup_res_hist_17_new_folded_hist_newest_bits_masked_T_11
                 ^ (s1_last_br_num_oh_dup_1[0]
                    & s1_ahead_fh_oldest_bits_dup_1_afhob_2_bits_0
                    | s1_last_br_num_oh_dup_1[1]
                    & s1_ahead_fh_oldest_bits_dup_1_afhob_2_bits_1
                    | s1_last_br_num_oh_dup_1[2]
                    & s1_ahead_fh_oldest_bits_dup_1_afhob_2_bits_2)
                 ^ s1_folded_gh_dup_1_hist_17_folded_hist[9]}
            : 11'h0)),
    .s1_FGH_src_hist_16_folded_hist
      ((_s1_predicted_fh_dup_T_65 ? s1_folded_gh_dup_1_hist_16_folded_hist : 11'h0)
       | (_s1_predicted_fh_dup_T_93
            ? {s1_folded_gh_dup_1_hist_16_folded_hist[9],
               (s1_last_br_num_oh_dup_1[0] & s1_ahead_fh_oldest_bits_dup_1_afhob_5_bits_0
                | s1_last_br_num_oh_dup_1[1]
                & s1_ahead_fh_oldest_bits_dup_1_afhob_5_bits_1
                | s1_last_br_num_oh_dup_1[2]
                & s1_ahead_fh_oldest_bits_dup_1_afhob_5_bits_2)
                 ^ s1_folded_gh_dup_1_hist_16_folded_hist[8],
               s1_folded_gh_dup_1_hist_16_folded_hist[7:0],
               _s1_possible_predicted_fhs_dup_res_hist_17_new_folded_hist_newest_bits_masked_T_8
                 ^ s1_folded_gh_dup_1_hist_16_folded_hist[10]}
            : 11'h0)
       | (_s1_predicted_fh_dup_T_121
            ? {(s1_last_br_num_oh_dup_1[0] & s1_ahead_fh_oldest_bits_dup_1_afhob_5_bits_0
                | s1_last_br_num_oh_dup_1[1]
                & s1_ahead_fh_oldest_bits_dup_1_afhob_5_bits_1
                | s1_last_br_num_oh_dup_1[2]
                & s1_ahead_fh_oldest_bits_dup_1_afhob_5_bits_2)
                 ^ s1_folded_gh_dup_1_hist_16_folded_hist[8],
               (s1_last_br_num_oh_dup_1[0] & s1_ahead_fh_oldest_bits_dup_1_afhob_5_bits_1
                | s1_last_br_num_oh_dup_1[1]
                & s1_ahead_fh_oldest_bits_dup_1_afhob_5_bits_2
                | s1_last_br_num_oh_dup_1[2]
                & s1_ahead_fh_oldest_bits_dup_1_afhob_5_bits_3)
                 ^ s1_folded_gh_dup_1_hist_16_folded_hist[7],
               s1_folded_gh_dup_1_hist_16_folded_hist[6:0],
               s1_folded_gh_dup_1_hist_16_folded_hist[10],
               _s1_possible_predicted_fhs_dup_res_hist_17_new_folded_hist_newest_bits_masked_T_11
                 ^ s1_folded_gh_dup_1_hist_16_folded_hist[9]}
            : 11'h0)),
    .s1_FGH_src_hist_15_folded_hist
      ((_s1_predicted_fh_dup_T_65 ? s1_folded_gh_dup_1_hist_15_folded_hist : 7'h0)
       | (_s1_predicted_fh_dup_T_93
            ? {(s1_last_br_num_oh_dup_1[0] & s1_ahead_fh_oldest_bits_dup_1_afhob_1_bits_0
                | s1_last_br_num_oh_dup_1[1]
                & s1_ahead_fh_oldest_bits_dup_1_afhob_1_bits_1
                | s1_last_br_num_oh_dup_1[2]
                & s1_ahead_fh_oldest_bits_dup_1_afhob_1_bits_2)
                 ^ s1_folded_gh_dup_1_hist_15_folded_hist[5],
               s1_folded_gh_dup_1_hist_15_folded_hist[4:0],
               _s1_possible_predicted_fhs_dup_res_hist_17_new_folded_hist_newest_bits_masked_T_8
                 ^ s1_folded_gh_dup_1_hist_15_folded_hist[6]}
            : 7'h0)
       | (_s1_predicted_fh_dup_T_121
            ? {(s1_last_br_num_oh_dup_1[0] & s1_ahead_fh_oldest_bits_dup_1_afhob_1_bits_1
                | s1_last_br_num_oh_dup_1[1]
                & s1_ahead_fh_oldest_bits_dup_1_afhob_1_bits_2
                | s1_last_br_num_oh_dup_1[2]
                & s1_ahead_fh_oldest_bits_dup_1_afhob_1_bits_3)
                 ^ s1_folded_gh_dup_1_hist_15_folded_hist[4],
               s1_folded_gh_dup_1_hist_15_folded_hist[3:0],
               s1_folded_gh_dup_1_hist_15_folded_hist[6],
               _s1_possible_predicted_fhs_dup_res_hist_17_new_folded_hist_newest_bits_masked_T_11
                 ^ (s1_last_br_num_oh_dup_1[0]
                    & s1_ahead_fh_oldest_bits_dup_1_afhob_1_bits_0
                    | s1_last_br_num_oh_dup_1[1]
                    & s1_ahead_fh_oldest_bits_dup_1_afhob_1_bits_1
                    | s1_last_br_num_oh_dup_1[2]
                    & s1_ahead_fh_oldest_bits_dup_1_afhob_1_bits_2)
                 ^ s1_folded_gh_dup_1_hist_15_folded_hist[5]}
            : 7'h0)),
    .s1_FGH_src_hist_14_folded_hist
      ((_s1_predicted_fh_dup_T_65
          ? {s1_folded_gh_dup_1_hist_14_folded_hist[7:1],
             s1_folded_gh_dup_1_hist_14_folded_hist[0]
               | _s1_possible_predicted_fhs_dup_T_271}
          : 8'h0)
       | (_s1_predicted_fh_dup_T_93
            ? {s1_folded_gh_dup_1_hist_14_folded_hist[6:0],
               _s1_possible_predicted_fhs_dup_res_hist_17_new_folded_hist_newest_bits_masked_T_8}
            : 8'h0)
       | (_s1_predicted_fh_dup_T_121
            ? {s1_folded_gh_dup_1_hist_14_folded_hist[5:0],
               1'h0,
               _s1_possible_predicted_fhs_dup_res_hist_17_new_folded_hist_newest_bits_masked_T_11}
            : 8'h0)),
    .s1_FGH_src_hist_13_folded_hist
      ((_s1_predicted_fh_dup_T_65 ? s1_folded_gh_dup_1_hist_13_folded_hist : 9'h0)
       | (_s1_predicted_fh_dup_T_93
            ? {s1_folded_gh_dup_1_hist_13_folded_hist[7:4],
               (s1_last_br_num_oh_dup_1[0] & s1_ahead_fh_oldest_bits_dup_1_afhob_1_bits_0
                | s1_last_br_num_oh_dup_1[1]
                & s1_ahead_fh_oldest_bits_dup_1_afhob_1_bits_1
                | s1_last_br_num_oh_dup_1[2]
                & s1_ahead_fh_oldest_bits_dup_1_afhob_1_bits_2)
                 ^ s1_folded_gh_dup_1_hist_13_folded_hist[3],
               s1_folded_gh_dup_1_hist_13_folded_hist[2:0],
               _s1_possible_predicted_fhs_dup_res_hist_17_new_folded_hist_newest_bits_masked_T_8
                 ^ s1_folded_gh_dup_1_hist_13_folded_hist[8]}
            : 9'h0)
       | (_s1_predicted_fh_dup_T_121
            ? {s1_folded_gh_dup_1_hist_13_folded_hist[6:4],
               (s1_last_br_num_oh_dup_1[0] & s1_ahead_fh_oldest_bits_dup_1_afhob_1_bits_0
                | s1_last_br_num_oh_dup_1[1]
                & s1_ahead_fh_oldest_bits_dup_1_afhob_1_bits_1
                | s1_last_br_num_oh_dup_1[2]
                & s1_ahead_fh_oldest_bits_dup_1_afhob_1_bits_2)
                 ^ s1_folded_gh_dup_1_hist_13_folded_hist[3],
               (s1_last_br_num_oh_dup_1[0] & s1_ahead_fh_oldest_bits_dup_1_afhob_1_bits_1
                | s1_last_br_num_oh_dup_1[1]
                & s1_ahead_fh_oldest_bits_dup_1_afhob_1_bits_2
                | s1_last_br_num_oh_dup_1[2]
                & s1_ahead_fh_oldest_bits_dup_1_afhob_1_bits_3)
                 ^ s1_folded_gh_dup_1_hist_13_folded_hist[2],
               s1_folded_gh_dup_1_hist_13_folded_hist[1:0],
               s1_folded_gh_dup_1_hist_13_folded_hist[8],
               _s1_possible_predicted_fhs_dup_res_hist_17_new_folded_hist_newest_bits_masked_T_11
                 ^ s1_folded_gh_dup_1_hist_13_folded_hist[7]}
            : 9'h0)),
    .s1_FGH_src_hist_12_folded_hist
      ((_s1_predicted_fh_dup_T_65
          ? {s1_folded_gh_dup_1_hist_12_folded_hist[3:1],
             s1_folded_gh_dup_1_hist_12_folded_hist[0]
               | _s1_possible_predicted_fhs_dup_T_271}
          : 4'h0)
       | (_s1_predicted_fh_dup_T_93
            ? {s1_folded_gh_dup_1_hist_12_folded_hist[2:0],
               _s1_possible_predicted_fhs_dup_res_hist_17_new_folded_hist_newest_bits_masked_T_8}
            : 4'h0)
       | (_s1_predicted_fh_dup_T_121
            ? {s1_folded_gh_dup_1_hist_12_folded_hist[1:0],
               1'h0,
               _s1_possible_predicted_fhs_dup_res_hist_17_new_folded_hist_newest_bits_masked_T_11}
            : 4'h0)),
    .s1_FGH_src_hist_11_folded_hist
      ((_s1_predicted_fh_dup_T_65 ? s1_folded_gh_dup_1_hist_11_folded_hist : 8'h0)
       | (_s1_predicted_fh_dup_T_93
            ? {s1_folded_gh_dup_1_hist_11_folded_hist[6:2],
               (s1_last_br_num_oh_dup_1[0] & s1_ahead_fh_oldest_bits_dup_1_afhob_0_bits_0
                | s1_last_br_num_oh_dup_1[1]
                & s1_ahead_fh_oldest_bits_dup_1_afhob_0_bits_1
                | s1_last_br_num_oh_dup_1[2]
                & s1_ahead_fh_oldest_bits_dup_1_afhob_0_bits_2)
                 ^ s1_folded_gh_dup_1_hist_11_folded_hist[1],
               s1_folded_gh_dup_1_hist_11_folded_hist[0],
               _s1_possible_predicted_fhs_dup_res_hist_17_new_folded_hist_newest_bits_masked_T_8
                 ^ s1_folded_gh_dup_1_hist_11_folded_hist[7]}
            : 8'h0)
       | (_s1_predicted_fh_dup_T_121
            ? {s1_folded_gh_dup_1_hist_11_folded_hist[5:2],
               (s1_last_br_num_oh_dup_1[0] & s1_ahead_fh_oldest_bits_dup_1_afhob_0_bits_0
                | s1_last_br_num_oh_dup_1[1]
                & s1_ahead_fh_oldest_bits_dup_1_afhob_0_bits_1
                | s1_last_br_num_oh_dup_1[2]
                & s1_ahead_fh_oldest_bits_dup_1_afhob_0_bits_2)
                 ^ s1_folded_gh_dup_1_hist_11_folded_hist[1],
               (s1_last_br_num_oh_dup_1[0] & s1_ahead_fh_oldest_bits_dup_1_afhob_0_bits_1
                | s1_last_br_num_oh_dup_1[1]
                & s1_ahead_fh_oldest_bits_dup_1_afhob_0_bits_2
                | s1_last_br_num_oh_dup_1[2]
                & s1_ahead_fh_oldest_bits_dup_1_afhob_0_bits_3)
                 ^ s1_folded_gh_dup_1_hist_11_folded_hist[0],
               s1_folded_gh_dup_1_hist_11_folded_hist[7],
               _s1_possible_predicted_fhs_dup_res_hist_17_new_folded_hist_newest_bits_masked_T_11
                 ^ s1_folded_gh_dup_1_hist_11_folded_hist[6]}
            : 8'h0)),
    .s1_FGH_src_hist_10_folded_hist
      ((_s1_predicted_fh_dup_T_65 ? s1_folded_gh_dup_1_hist_10_folded_hist : 9'h0)
       | (_s1_predicted_fh_dup_T_93
            ? {s1_folded_gh_dup_1_hist_10_folded_hist[7:5],
               (s1_last_br_num_oh_dup_1[0] & s1_ahead_fh_oldest_bits_dup_1_afhob_2_bits_0
                | s1_last_br_num_oh_dup_1[1]
                & s1_ahead_fh_oldest_bits_dup_1_afhob_2_bits_1
                | s1_last_br_num_oh_dup_1[2]
                & s1_ahead_fh_oldest_bits_dup_1_afhob_2_bits_2)
                 ^ s1_folded_gh_dup_1_hist_10_folded_hist[4],
               s1_folded_gh_dup_1_hist_10_folded_hist[3:0],
               _s1_possible_predicted_fhs_dup_res_hist_17_new_folded_hist_newest_bits_masked_T_8
                 ^ s1_folded_gh_dup_1_hist_10_folded_hist[8]}
            : 9'h0)
       | (_s1_predicted_fh_dup_T_121
            ? {s1_folded_gh_dup_1_hist_10_folded_hist[6:5],
               (s1_last_br_num_oh_dup_1[0] & s1_ahead_fh_oldest_bits_dup_1_afhob_2_bits_0
                | s1_last_br_num_oh_dup_1[1]
                & s1_ahead_fh_oldest_bits_dup_1_afhob_2_bits_1
                | s1_last_br_num_oh_dup_1[2]
                & s1_ahead_fh_oldest_bits_dup_1_afhob_2_bits_2)
                 ^ s1_folded_gh_dup_1_hist_10_folded_hist[4],
               (s1_last_br_num_oh_dup_1[0] & s1_ahead_fh_oldest_bits_dup_1_afhob_2_bits_1
                | s1_last_br_num_oh_dup_1[1]
                & s1_ahead_fh_oldest_bits_dup_1_afhob_2_bits_2
                | s1_last_br_num_oh_dup_1[2]
                & s1_ahead_fh_oldest_bits_dup_1_afhob_2_bits_3)
                 ^ s1_folded_gh_dup_1_hist_10_folded_hist[3],
               s1_folded_gh_dup_1_hist_10_folded_hist[2:0],
               s1_folded_gh_dup_1_hist_10_folded_hist[8],
               _s1_possible_predicted_fhs_dup_res_hist_17_new_folded_hist_newest_bits_masked_T_11
                 ^ s1_folded_gh_dup_1_hist_10_folded_hist[7]}
            : 9'h0)),
    .s1_FGH_src_hist_9_folded_hist
      ((_s1_predicted_fh_dup_T_65 ? s1_folded_gh_dup_1_hist_9_folded_hist : 7'h0)
       | (_s1_predicted_fh_dup_T_93
            ? {s1_folded_gh_dup_1_hist_9_folded_hist[5:4],
               (s1_last_br_num_oh_dup_1[0] & s1_ahead_fh_oldest_bits_dup_1_afhob_2_bits_0
                | s1_last_br_num_oh_dup_1[1]
                & s1_ahead_fh_oldest_bits_dup_1_afhob_2_bits_1
                | s1_last_br_num_oh_dup_1[2]
                & s1_ahead_fh_oldest_bits_dup_1_afhob_2_bits_2)
                 ^ s1_folded_gh_dup_1_hist_9_folded_hist[3],
               s1_folded_gh_dup_1_hist_9_folded_hist[2:0],
               _s1_possible_predicted_fhs_dup_res_hist_17_new_folded_hist_newest_bits_masked_T_8
                 ^ s1_folded_gh_dup_1_hist_9_folded_hist[6]}
            : 7'h0)
       | (_s1_predicted_fh_dup_T_121
            ? {s1_folded_gh_dup_1_hist_9_folded_hist[4],
               (s1_last_br_num_oh_dup_1[0] & s1_ahead_fh_oldest_bits_dup_1_afhob_2_bits_0
                | s1_last_br_num_oh_dup_1[1]
                & s1_ahead_fh_oldest_bits_dup_1_afhob_2_bits_1
                | s1_last_br_num_oh_dup_1[2]
                & s1_ahead_fh_oldest_bits_dup_1_afhob_2_bits_2)
                 ^ s1_folded_gh_dup_1_hist_9_folded_hist[3],
               (s1_last_br_num_oh_dup_1[0] & s1_ahead_fh_oldest_bits_dup_1_afhob_2_bits_1
                | s1_last_br_num_oh_dup_1[1]
                & s1_ahead_fh_oldest_bits_dup_1_afhob_2_bits_2
                | s1_last_br_num_oh_dup_1[2]
                & s1_ahead_fh_oldest_bits_dup_1_afhob_2_bits_3)
                 ^ s1_folded_gh_dup_1_hist_9_folded_hist[2],
               s1_folded_gh_dup_1_hist_9_folded_hist[1:0],
               s1_folded_gh_dup_1_hist_9_folded_hist[6],
               _s1_possible_predicted_fhs_dup_res_hist_17_new_folded_hist_newest_bits_masked_T_11
                 ^ s1_folded_gh_dup_1_hist_9_folded_hist[5]}
            : 7'h0)),
    .s1_FGH_src_hist_8_folded_hist
      ((_s1_predicted_fh_dup_T_65 ? s1_folded_gh_dup_1_hist_8_folded_hist : 8'h0)
       | (_s1_predicted_fh_dup_T_93
            ? {(s1_last_br_num_oh_dup_1[0] & s1_ahead_fh_oldest_bits_dup_1_afhob_5_bits_0
                | s1_last_br_num_oh_dup_1[1]
                & s1_ahead_fh_oldest_bits_dup_1_afhob_5_bits_1
                | s1_last_br_num_oh_dup_1[2]
                & s1_ahead_fh_oldest_bits_dup_1_afhob_5_bits_2)
                 ^ s1_folded_gh_dup_1_hist_8_folded_hist[6],
               s1_folded_gh_dup_1_hist_8_folded_hist[5:0],
               _s1_possible_predicted_fhs_dup_res_hist_17_new_folded_hist_newest_bits_masked_T_8
                 ^ s1_folded_gh_dup_1_hist_8_folded_hist[7]}
            : 8'h0)
       | (_s1_predicted_fh_dup_T_121
            ? {(s1_last_br_num_oh_dup_1[0] & s1_ahead_fh_oldest_bits_dup_1_afhob_5_bits_1
                | s1_last_br_num_oh_dup_1[1]
                & s1_ahead_fh_oldest_bits_dup_1_afhob_5_bits_2
                | s1_last_br_num_oh_dup_1[2]
                & s1_ahead_fh_oldest_bits_dup_1_afhob_5_bits_3)
                 ^ s1_folded_gh_dup_1_hist_8_folded_hist[5],
               s1_folded_gh_dup_1_hist_8_folded_hist[4:0],
               s1_folded_gh_dup_1_hist_8_folded_hist[7],
               _s1_possible_predicted_fhs_dup_res_hist_17_new_folded_hist_newest_bits_masked_T_11
                 ^ (s1_last_br_num_oh_dup_1[0]
                    & s1_ahead_fh_oldest_bits_dup_1_afhob_5_bits_0
                    | s1_last_br_num_oh_dup_1[1]
                    & s1_ahead_fh_oldest_bits_dup_1_afhob_5_bits_1
                    | s1_last_br_num_oh_dup_1[2]
                    & s1_ahead_fh_oldest_bits_dup_1_afhob_5_bits_2)
                 ^ s1_folded_gh_dup_1_hist_8_folded_hist[6]}
            : 8'h0)),
    .s1_FGH_src_hist_7_folded_hist
      ((_s1_predicted_fh_dup_T_65 ? s1_folded_gh_dup_1_hist_7_folded_hist : 7'h0)
       | (_s1_predicted_fh_dup_T_93
            ? {s1_folded_gh_dup_1_hist_7_folded_hist[5:1],
               (s1_last_br_num_oh_dup_1[0] & s1_ahead_fh_oldest_bits_dup_1_afhob_4_bits_0
                | s1_last_br_num_oh_dup_1[1]
                & s1_ahead_fh_oldest_bits_dup_1_afhob_4_bits_1
                | s1_last_br_num_oh_dup_1[2]
                & s1_ahead_fh_oldest_bits_dup_1_afhob_4_bits_2)
                 ^ s1_folded_gh_dup_1_hist_7_folded_hist[0],
               _s1_possible_predicted_fhs_dup_res_hist_17_new_folded_hist_newest_bits_masked_T_8
                 ^ s1_folded_gh_dup_1_hist_7_folded_hist[6]}
            : 7'h0)
       | (_s1_predicted_fh_dup_T_121
            ? {s1_folded_gh_dup_1_hist_7_folded_hist[4:1],
               (s1_last_br_num_oh_dup_1[0] & s1_ahead_fh_oldest_bits_dup_1_afhob_4_bits_0
                | s1_last_br_num_oh_dup_1[1]
                & s1_ahead_fh_oldest_bits_dup_1_afhob_4_bits_1
                | s1_last_br_num_oh_dup_1[2]
                & s1_ahead_fh_oldest_bits_dup_1_afhob_4_bits_2)
                 ^ s1_folded_gh_dup_1_hist_7_folded_hist[0],
               1'h0,
               _s1_possible_predicted_fhs_dup_res_hist_17_new_folded_hist_newest_bits_masked_T_11
                 ^ s1_folded_gh_dup_1_hist_7_folded_hist[5]}
            : 7'h0)),
    .s1_FGH_src_hist_6_folded_hist
      ((_s1_predicted_fh_dup_T_65 ? s1_folded_gh_dup_1_hist_6_folded_hist : 9'h0)
       | (_s1_predicted_fh_dup_T_93
            ? {s1_folded_gh_dup_1_hist_6_folded_hist[7],
               (s1_last_br_num_oh_dup_1[0] & s1_ahead_fh_oldest_bits_dup_1_afhob_3_bits_0
                | s1_last_br_num_oh_dup_1[1]
                & s1_ahead_fh_oldest_bits_dup_1_afhob_3_bits_1
                | s1_last_br_num_oh_dup_1[2]
                & s1_ahead_fh_oldest_bits_dup_1_afhob_3_bits_2)
                 ^ s1_folded_gh_dup_1_hist_6_folded_hist[6],
               s1_folded_gh_dup_1_hist_6_folded_hist[5:0],
               _s1_possible_predicted_fhs_dup_res_hist_17_new_folded_hist_newest_bits_masked_T_8
                 ^ s1_folded_gh_dup_1_hist_6_folded_hist[8]}
            : 9'h0)
       | (_s1_predicted_fh_dup_T_121
            ? {(s1_last_br_num_oh_dup_1[0] & s1_ahead_fh_oldest_bits_dup_1_afhob_3_bits_0
                | s1_last_br_num_oh_dup_1[1]
                & s1_ahead_fh_oldest_bits_dup_1_afhob_3_bits_1
                | s1_last_br_num_oh_dup_1[2]
                & s1_ahead_fh_oldest_bits_dup_1_afhob_3_bits_2)
                 ^ s1_folded_gh_dup_1_hist_6_folded_hist[6],
               (s1_last_br_num_oh_dup_1[0] & s1_ahead_fh_oldest_bits_dup_1_afhob_3_bits_1
                | s1_last_br_num_oh_dup_1[1]
                & s1_ahead_fh_oldest_bits_dup_1_afhob_3_bits_2
                | s1_last_br_num_oh_dup_1[2]
                & s1_ahead_fh_oldest_bits_dup_1_afhob_3_bits_3)
                 ^ s1_folded_gh_dup_1_hist_6_folded_hist[5],
               s1_folded_gh_dup_1_hist_6_folded_hist[4:0],
               s1_folded_gh_dup_1_hist_6_folded_hist[8],
               _s1_possible_predicted_fhs_dup_res_hist_17_new_folded_hist_newest_bits_masked_T_11
                 ^ s1_folded_gh_dup_1_hist_6_folded_hist[7]}
            : 9'h0)),
    .s1_FGH_src_hist_5_folded_hist
      ((_s1_predicted_fh_dup_T_65 ? s1_folded_gh_dup_1_hist_5_folded_hist : 7'h0)
       | (_s1_predicted_fh_dup_T_93
            ? {s1_folded_gh_dup_1_hist_5_folded_hist[5:0],
               _s1_possible_predicted_fhs_dup_res_hist_17_new_folded_hist_newest_bits_masked_T_8
                 ^ (s1_last_br_num_oh_dup_1[0]
                    & s1_ahead_fh_oldest_bits_dup_1_afhob_5_bits_0
                    | s1_last_br_num_oh_dup_1[1]
                    & s1_ahead_fh_oldest_bits_dup_1_afhob_5_bits_1
                    | s1_last_br_num_oh_dup_1[2]
                    & s1_ahead_fh_oldest_bits_dup_1_afhob_5_bits_2)
                 ^ s1_folded_gh_dup_1_hist_5_folded_hist[6]}
            : 7'h0)
       | (_s1_predicted_fh_dup_T_121
            ? {s1_folded_gh_dup_1_hist_5_folded_hist[4:0],
               (s1_last_br_num_oh_dup_1[0] & s1_ahead_fh_oldest_bits_dup_1_afhob_5_bits_0
                | s1_last_br_num_oh_dup_1[1]
                & s1_ahead_fh_oldest_bits_dup_1_afhob_5_bits_1
                | s1_last_br_num_oh_dup_1[2]
                & s1_ahead_fh_oldest_bits_dup_1_afhob_5_bits_2)
                 ^ s1_folded_gh_dup_1_hist_5_folded_hist[6],
               _s1_possible_predicted_fhs_dup_res_hist_17_new_folded_hist_newest_bits_masked_T_11
                 ^ (s1_last_br_num_oh_dup_1[0]
                    & s1_ahead_fh_oldest_bits_dup_1_afhob_5_bits_1
                    | s1_last_br_num_oh_dup_1[1]
                    & s1_ahead_fh_oldest_bits_dup_1_afhob_5_bits_2
                    | s1_last_br_num_oh_dup_1[2]
                    & s1_ahead_fh_oldest_bits_dup_1_afhob_5_bits_3)
                 ^ s1_folded_gh_dup_1_hist_5_folded_hist[5]}
            : 7'h0)),
    .s1_FGH_src_hist_4_folded_hist
      ((_s1_predicted_fh_dup_T_65 ? s1_folded_gh_dup_1_hist_4_folded_hist : 8'h0)
       | (_s1_predicted_fh_dup_T_93
            ? {s1_folded_gh_dup_1_hist_4_folded_hist[6:5],
               (s1_last_br_num_oh_dup_1[0] & s1_ahead_fh_oldest_bits_dup_1_afhob_1_bits_0
                | s1_last_br_num_oh_dup_1[1]
                & s1_ahead_fh_oldest_bits_dup_1_afhob_1_bits_1
                | s1_last_br_num_oh_dup_1[2]
                & s1_ahead_fh_oldest_bits_dup_1_afhob_1_bits_2)
                 ^ s1_folded_gh_dup_1_hist_4_folded_hist[4],
               s1_folded_gh_dup_1_hist_4_folded_hist[3:0],
               _s1_possible_predicted_fhs_dup_res_hist_17_new_folded_hist_newest_bits_masked_T_8
                 ^ s1_folded_gh_dup_1_hist_4_folded_hist[7]}
            : 8'h0)
       | (_s1_predicted_fh_dup_T_121
            ? {s1_folded_gh_dup_1_hist_4_folded_hist[5],
               (s1_last_br_num_oh_dup_1[0] & s1_ahead_fh_oldest_bits_dup_1_afhob_1_bits_0
                | s1_last_br_num_oh_dup_1[1]
                & s1_ahead_fh_oldest_bits_dup_1_afhob_1_bits_1
                | s1_last_br_num_oh_dup_1[2]
                & s1_ahead_fh_oldest_bits_dup_1_afhob_1_bits_2)
                 ^ s1_folded_gh_dup_1_hist_4_folded_hist[4],
               (s1_last_br_num_oh_dup_1[0] & s1_ahead_fh_oldest_bits_dup_1_afhob_1_bits_1
                | s1_last_br_num_oh_dup_1[1]
                & s1_ahead_fh_oldest_bits_dup_1_afhob_1_bits_2
                | s1_last_br_num_oh_dup_1[2]
                & s1_ahead_fh_oldest_bits_dup_1_afhob_1_bits_3)
                 ^ s1_folded_gh_dup_1_hist_4_folded_hist[3],
               s1_folded_gh_dup_1_hist_4_folded_hist[2:0],
               s1_folded_gh_dup_1_hist_4_folded_hist[7],
               _s1_possible_predicted_fhs_dup_res_hist_17_new_folded_hist_newest_bits_masked_T_11
                 ^ s1_folded_gh_dup_1_hist_4_folded_hist[6]}
            : 8'h0)),
    .s1_FGH_src_hist_3_folded_hist
      ((_s1_predicted_fh_dup_T_65 ? s1_folded_gh_dup_1_hist_3_folded_hist : 8'h0)
       | (_s1_predicted_fh_dup_T_93
            ? {s1_folded_gh_dup_1_hist_3_folded_hist[6:0],
               _s1_possible_predicted_fhs_dup_res_hist_17_new_folded_hist_newest_bits_masked_T_8
                 ^ (s1_last_br_num_oh_dup_1[0]
                    & s1_ahead_fh_oldest_bits_dup_1_afhob_2_bits_0
                    | s1_last_br_num_oh_dup_1[1]
                    & s1_ahead_fh_oldest_bits_dup_1_afhob_2_bits_1
                    | s1_last_br_num_oh_dup_1[2]
                    & s1_ahead_fh_oldest_bits_dup_1_afhob_2_bits_2)
                 ^ s1_folded_gh_dup_1_hist_3_folded_hist[7]}
            : 8'h0)
       | (_s1_predicted_fh_dup_T_121
            ? {s1_folded_gh_dup_1_hist_3_folded_hist[5:0],
               (s1_last_br_num_oh_dup_1[0] & s1_ahead_fh_oldest_bits_dup_1_afhob_2_bits_0
                | s1_last_br_num_oh_dup_1[1]
                & s1_ahead_fh_oldest_bits_dup_1_afhob_2_bits_1
                | s1_last_br_num_oh_dup_1[2]
                & s1_ahead_fh_oldest_bits_dup_1_afhob_2_bits_2)
                 ^ s1_folded_gh_dup_1_hist_3_folded_hist[7],
               _s1_possible_predicted_fhs_dup_res_hist_17_new_folded_hist_newest_bits_masked_T_11
                 ^ (s1_last_br_num_oh_dup_1[0]
                    & s1_ahead_fh_oldest_bits_dup_1_afhob_2_bits_1
                    | s1_last_br_num_oh_dup_1[1]
                    & s1_ahead_fh_oldest_bits_dup_1_afhob_2_bits_2
                    | s1_last_br_num_oh_dup_1[2]
                    & s1_ahead_fh_oldest_bits_dup_1_afhob_2_bits_3)
                 ^ s1_folded_gh_dup_1_hist_3_folded_hist[6]}
            : 8'h0)),
    .s1_FGH_src_hist_2_folded_hist
      ((_s1_predicted_fh_dup_T_65 ? s1_folded_gh_dup_1_hist_2_folded_hist : 8'h0)
       | (_s1_predicted_fh_dup_T_93
            ? {s1_folded_gh_dup_1_hist_2_folded_hist[6:0],
               _s1_possible_predicted_fhs_dup_res_hist_17_new_folded_hist_newest_bits_masked_T_8
                 ^ (s1_last_br_num_oh_dup_1[0]
                    & s1_ahead_fh_oldest_bits_dup_1_afhob_3_bits_0
                    | s1_last_br_num_oh_dup_1[1]
                    & s1_ahead_fh_oldest_bits_dup_1_afhob_3_bits_1
                    | s1_last_br_num_oh_dup_1[2]
                    & s1_ahead_fh_oldest_bits_dup_1_afhob_3_bits_2)
                 ^ s1_folded_gh_dup_1_hist_2_folded_hist[7]}
            : 8'h0)
       | (_s1_predicted_fh_dup_T_121
            ? {s1_folded_gh_dup_1_hist_2_folded_hist[5:0],
               (s1_last_br_num_oh_dup_1[0] & s1_ahead_fh_oldest_bits_dup_1_afhob_3_bits_0
                | s1_last_br_num_oh_dup_1[1]
                & s1_ahead_fh_oldest_bits_dup_1_afhob_3_bits_1
                | s1_last_br_num_oh_dup_1[2]
                & s1_ahead_fh_oldest_bits_dup_1_afhob_3_bits_2)
                 ^ s1_folded_gh_dup_1_hist_2_folded_hist[7],
               _s1_possible_predicted_fhs_dup_res_hist_17_new_folded_hist_newest_bits_masked_T_11
                 ^ (s1_last_br_num_oh_dup_1[0]
                    & s1_ahead_fh_oldest_bits_dup_1_afhob_3_bits_1
                    | s1_last_br_num_oh_dup_1[1]
                    & s1_ahead_fh_oldest_bits_dup_1_afhob_3_bits_2
                    | s1_last_br_num_oh_dup_1[2]
                    & s1_ahead_fh_oldest_bits_dup_1_afhob_3_bits_3)
                 ^ s1_folded_gh_dup_1_hist_2_folded_hist[6]}
            : 8'h0)),
    .s1_FGH_src_hist_1_folded_hist
      ((_s1_predicted_fh_dup_T_65 ? s1_folded_gh_dup_1_hist_1_folded_hist : 11'h0)
       | (_s1_predicted_fh_dup_T_93
            ? {s1_folded_gh_dup_1_hist_1_folded_hist[9:2],
               (s1_last_br_num_oh_dup_1[0] & s1_ahead_fh_oldest_bits_dup_1_afhob_1_bits_0
                | s1_last_br_num_oh_dup_1[1]
                & s1_ahead_fh_oldest_bits_dup_1_afhob_1_bits_1
                | s1_last_br_num_oh_dup_1[2]
                & s1_ahead_fh_oldest_bits_dup_1_afhob_1_bits_2)
                 ^ s1_folded_gh_dup_1_hist_1_folded_hist[1],
               s1_folded_gh_dup_1_hist_1_folded_hist[0],
               _s1_possible_predicted_fhs_dup_res_hist_17_new_folded_hist_newest_bits_masked_T_8
                 ^ s1_folded_gh_dup_1_hist_1_folded_hist[10]}
            : 11'h0)
       | (_s1_predicted_fh_dup_T_121
            ? {s1_folded_gh_dup_1_hist_1_folded_hist[8:2],
               (s1_last_br_num_oh_dup_1[0] & s1_ahead_fh_oldest_bits_dup_1_afhob_1_bits_0
                | s1_last_br_num_oh_dup_1[1]
                & s1_ahead_fh_oldest_bits_dup_1_afhob_1_bits_1
                | s1_last_br_num_oh_dup_1[2]
                & s1_ahead_fh_oldest_bits_dup_1_afhob_1_bits_2)
                 ^ s1_folded_gh_dup_1_hist_1_folded_hist[1],
               (s1_last_br_num_oh_dup_1[0] & s1_ahead_fh_oldest_bits_dup_1_afhob_1_bits_1
                | s1_last_br_num_oh_dup_1[1]
                & s1_ahead_fh_oldest_bits_dup_1_afhob_1_bits_2
                | s1_last_br_num_oh_dup_1[2]
                & s1_ahead_fh_oldest_bits_dup_1_afhob_1_bits_3)
                 ^ s1_folded_gh_dup_1_hist_1_folded_hist[0],
               s1_folded_gh_dup_1_hist_1_folded_hist[10],
               _s1_possible_predicted_fhs_dup_res_hist_17_new_folded_hist_newest_bits_masked_T_11
                 ^ s1_folded_gh_dup_1_hist_1_folded_hist[9]}
            : 11'h0)),
    .s3_FGH_sel
      (io_s3_redirect_dup_1 & ~do_redirect_dup_next_valid_last_REG),
    .s3_FGH_src_hist_17_folded_hist
      ((_s3_predicted_fh_dup_T_65 ? s3_folded_gh_dup_1_hist_17_folded_hist : 11'h0)
       | (_s3_predicted_fh_dup_T_93
            ? {(s3_last_br_num_oh_dup_1[0] & s3_ahead_fh_oldest_bits_dup_1_afhob_2_bits_0
                | s3_last_br_num_oh_dup_1[1]
                & s3_ahead_fh_oldest_bits_dup_1_afhob_2_bits_1
                | s3_last_br_num_oh_dup_1[2]
                & s3_ahead_fh_oldest_bits_dup_1_afhob_2_bits_2)
                 ^ s3_folded_gh_dup_1_hist_17_folded_hist[9],
               s3_folded_gh_dup_1_hist_17_folded_hist[8:0],
               io_resp_s3_full_pred_1_br_taken_mask_0
                 ^ s3_folded_gh_dup_1_hist_17_folded_hist[10]}
            : 11'h0)
       | (_s3_predicted_fh_dup_T_121
            ? {(s3_last_br_num_oh_dup_1[0] & s3_ahead_fh_oldest_bits_dup_1_afhob_2_bits_1
                | s3_last_br_num_oh_dup_1[1]
                & s3_ahead_fh_oldest_bits_dup_1_afhob_2_bits_2
                | s3_last_br_num_oh_dup_1[2]
                & s3_ahead_fh_oldest_bits_dup_1_afhob_2_bits_3)
                 ^ s3_folded_gh_dup_1_hist_17_folded_hist[8],
               s3_folded_gh_dup_1_hist_17_folded_hist[7:0],
               s3_folded_gh_dup_1_hist_17_folded_hist[10],
               io_resp_s3_full_pred_1_br_taken_mask_1
                 ^ (s3_last_br_num_oh_dup_1[0]
                    & s3_ahead_fh_oldest_bits_dup_1_afhob_2_bits_0
                    | s3_last_br_num_oh_dup_1[1]
                    & s3_ahead_fh_oldest_bits_dup_1_afhob_2_bits_1
                    | s3_last_br_num_oh_dup_1[2]
                    & s3_ahead_fh_oldest_bits_dup_1_afhob_2_bits_2)
                 ^ s3_folded_gh_dup_1_hist_17_folded_hist[9]}
            : 11'h0)),
    .s3_FGH_src_hist_16_folded_hist
      ((_s3_predicted_fh_dup_T_65 ? s3_folded_gh_dup_1_hist_16_folded_hist : 11'h0)
       | (_s3_predicted_fh_dup_T_93
            ? {s3_folded_gh_dup_1_hist_16_folded_hist[9],
               (s3_last_br_num_oh_dup_1[0] & s3_ahead_fh_oldest_bits_dup_1_afhob_5_bits_0
                | s3_last_br_num_oh_dup_1[1]
                & s3_ahead_fh_oldest_bits_dup_1_afhob_5_bits_1
                | s3_last_br_num_oh_dup_1[2]
                & s3_ahead_fh_oldest_bits_dup_1_afhob_5_bits_2)
                 ^ s3_folded_gh_dup_1_hist_16_folded_hist[8],
               s3_folded_gh_dup_1_hist_16_folded_hist[7:0],
               io_resp_s3_full_pred_1_br_taken_mask_0
                 ^ s3_folded_gh_dup_1_hist_16_folded_hist[10]}
            : 11'h0)
       | (_s3_predicted_fh_dup_T_121
            ? {(s3_last_br_num_oh_dup_1[0] & s3_ahead_fh_oldest_bits_dup_1_afhob_5_bits_0
                | s3_last_br_num_oh_dup_1[1]
                & s3_ahead_fh_oldest_bits_dup_1_afhob_5_bits_1
                | s3_last_br_num_oh_dup_1[2]
                & s3_ahead_fh_oldest_bits_dup_1_afhob_5_bits_2)
                 ^ s3_folded_gh_dup_1_hist_16_folded_hist[8],
               (s3_last_br_num_oh_dup_1[0] & s3_ahead_fh_oldest_bits_dup_1_afhob_5_bits_1
                | s3_last_br_num_oh_dup_1[1]
                & s3_ahead_fh_oldest_bits_dup_1_afhob_5_bits_2
                | s3_last_br_num_oh_dup_1[2]
                & s3_ahead_fh_oldest_bits_dup_1_afhob_5_bits_3)
                 ^ s3_folded_gh_dup_1_hist_16_folded_hist[7],
               s3_folded_gh_dup_1_hist_16_folded_hist[6:0],
               s3_folded_gh_dup_1_hist_16_folded_hist[10],
               io_resp_s3_full_pred_1_br_taken_mask_1
                 ^ s3_folded_gh_dup_1_hist_16_folded_hist[9]}
            : 11'h0)),
    .s3_FGH_src_hist_15_folded_hist
      ((_s3_predicted_fh_dup_T_65 ? s3_folded_gh_dup_1_hist_15_folded_hist : 7'h0)
       | (_s3_predicted_fh_dup_T_93
            ? {(s3_last_br_num_oh_dup_1[0] & s3_ahead_fh_oldest_bits_dup_1_afhob_1_bits_0
                | s3_last_br_num_oh_dup_1[1]
                & s3_ahead_fh_oldest_bits_dup_1_afhob_1_bits_1
                | s3_last_br_num_oh_dup_1[2]
                & s3_ahead_fh_oldest_bits_dup_1_afhob_1_bits_2)
                 ^ s3_folded_gh_dup_1_hist_15_folded_hist[5],
               s3_folded_gh_dup_1_hist_15_folded_hist[4:0],
               io_resp_s3_full_pred_1_br_taken_mask_0
                 ^ s3_folded_gh_dup_1_hist_15_folded_hist[6]}
            : 7'h0)
       | (_s3_predicted_fh_dup_T_121
            ? {(s3_last_br_num_oh_dup_1[0] & s3_ahead_fh_oldest_bits_dup_1_afhob_1_bits_1
                | s3_last_br_num_oh_dup_1[1]
                & s3_ahead_fh_oldest_bits_dup_1_afhob_1_bits_2
                | s3_last_br_num_oh_dup_1[2]
                & s3_ahead_fh_oldest_bits_dup_1_afhob_1_bits_3)
                 ^ s3_folded_gh_dup_1_hist_15_folded_hist[4],
               s3_folded_gh_dup_1_hist_15_folded_hist[3:0],
               s3_folded_gh_dup_1_hist_15_folded_hist[6],
               io_resp_s3_full_pred_1_br_taken_mask_1
                 ^ (s3_last_br_num_oh_dup_1[0]
                    & s3_ahead_fh_oldest_bits_dup_1_afhob_1_bits_0
                    | s3_last_br_num_oh_dup_1[1]
                    & s3_ahead_fh_oldest_bits_dup_1_afhob_1_bits_1
                    | s3_last_br_num_oh_dup_1[2]
                    & s3_ahead_fh_oldest_bits_dup_1_afhob_1_bits_2)
                 ^ s3_folded_gh_dup_1_hist_15_folded_hist[5]}
            : 7'h0)),
    .s3_FGH_src_hist_14_folded_hist
      ((_s3_predicted_fh_dup_T_65 ? s3_folded_gh_dup_1_hist_14_folded_hist : 8'h0)
       | (_s3_predicted_fh_dup_T_93
            ? {s3_folded_gh_dup_1_hist_14_folded_hist[6:0],
               io_resp_s3_full_pred_1_br_taken_mask_0}
            : 8'h0)
       | (_s3_predicted_fh_dup_T_121
            ? {s3_folded_gh_dup_1_hist_14_folded_hist[5:0],
               1'h0,
               io_resp_s3_full_pred_1_br_taken_mask_1}
            : 8'h0)),
    .s3_FGH_src_hist_13_folded_hist
      ((_s3_predicted_fh_dup_T_65 ? s3_folded_gh_dup_1_hist_13_folded_hist : 9'h0)
       | (_s3_predicted_fh_dup_T_93
            ? {s3_folded_gh_dup_1_hist_13_folded_hist[7:4],
               (s3_last_br_num_oh_dup_1[0] & s3_ahead_fh_oldest_bits_dup_1_afhob_1_bits_0
                | s3_last_br_num_oh_dup_1[1]
                & s3_ahead_fh_oldest_bits_dup_1_afhob_1_bits_1
                | s3_last_br_num_oh_dup_1[2]
                & s3_ahead_fh_oldest_bits_dup_1_afhob_1_bits_2)
                 ^ s3_folded_gh_dup_1_hist_13_folded_hist[3],
               s3_folded_gh_dup_1_hist_13_folded_hist[2:0],
               io_resp_s3_full_pred_1_br_taken_mask_0
                 ^ s3_folded_gh_dup_1_hist_13_folded_hist[8]}
            : 9'h0)
       | (_s3_predicted_fh_dup_T_121
            ? {s3_folded_gh_dup_1_hist_13_folded_hist[6:4],
               (s3_last_br_num_oh_dup_1[0] & s3_ahead_fh_oldest_bits_dup_1_afhob_1_bits_0
                | s3_last_br_num_oh_dup_1[1]
                & s3_ahead_fh_oldest_bits_dup_1_afhob_1_bits_1
                | s3_last_br_num_oh_dup_1[2]
                & s3_ahead_fh_oldest_bits_dup_1_afhob_1_bits_2)
                 ^ s3_folded_gh_dup_1_hist_13_folded_hist[3],
               (s3_last_br_num_oh_dup_1[0] & s3_ahead_fh_oldest_bits_dup_1_afhob_1_bits_1
                | s3_last_br_num_oh_dup_1[1]
                & s3_ahead_fh_oldest_bits_dup_1_afhob_1_bits_2
                | s3_last_br_num_oh_dup_1[2]
                & s3_ahead_fh_oldest_bits_dup_1_afhob_1_bits_3)
                 ^ s3_folded_gh_dup_1_hist_13_folded_hist[2],
               s3_folded_gh_dup_1_hist_13_folded_hist[1:0],
               s3_folded_gh_dup_1_hist_13_folded_hist[8],
               io_resp_s3_full_pred_1_br_taken_mask_1
                 ^ s3_folded_gh_dup_1_hist_13_folded_hist[7]}
            : 9'h0)),
    .s3_FGH_src_hist_12_folded_hist
      ((_s3_predicted_fh_dup_T_65 ? s3_folded_gh_dup_1_hist_12_folded_hist : 4'h0)
       | (_s3_predicted_fh_dup_T_93
            ? {s3_folded_gh_dup_1_hist_12_folded_hist[2:0],
               io_resp_s3_full_pred_1_br_taken_mask_0}
            : 4'h0)
       | (_s3_predicted_fh_dup_T_121
            ? {s3_folded_gh_dup_1_hist_12_folded_hist[1:0],
               1'h0,
               io_resp_s3_full_pred_1_br_taken_mask_1}
            : 4'h0)),
    .s3_FGH_src_hist_11_folded_hist
      ((_s3_predicted_fh_dup_T_65 ? s3_folded_gh_dup_1_hist_11_folded_hist : 8'h0)
       | (_s3_predicted_fh_dup_T_93
            ? {s3_folded_gh_dup_1_hist_11_folded_hist[6:2],
               (s3_last_br_num_oh_dup_1[0] & s3_ahead_fh_oldest_bits_dup_1_afhob_0_bits_0
                | s3_last_br_num_oh_dup_1[1]
                & s3_ahead_fh_oldest_bits_dup_1_afhob_0_bits_1
                | s3_last_br_num_oh_dup_1[2]
                & s3_ahead_fh_oldest_bits_dup_1_afhob_0_bits_2)
                 ^ s3_folded_gh_dup_1_hist_11_folded_hist[1],
               s3_folded_gh_dup_1_hist_11_folded_hist[0],
               io_resp_s3_full_pred_1_br_taken_mask_0
                 ^ s3_folded_gh_dup_1_hist_11_folded_hist[7]}
            : 8'h0)
       | (_s3_predicted_fh_dup_T_121
            ? {s3_folded_gh_dup_1_hist_11_folded_hist[5:2],
               (s3_last_br_num_oh_dup_1[0] & s3_ahead_fh_oldest_bits_dup_1_afhob_0_bits_0
                | s3_last_br_num_oh_dup_1[1]
                & s3_ahead_fh_oldest_bits_dup_1_afhob_0_bits_1
                | s3_last_br_num_oh_dup_1[2]
                & s3_ahead_fh_oldest_bits_dup_1_afhob_0_bits_2)
                 ^ s3_folded_gh_dup_1_hist_11_folded_hist[1],
               (s3_last_br_num_oh_dup_1[0] & s3_ahead_fh_oldest_bits_dup_1_afhob_0_bits_1
                | s3_last_br_num_oh_dup_1[1]
                & s3_ahead_fh_oldest_bits_dup_1_afhob_0_bits_2
                | s3_last_br_num_oh_dup_1[2]
                & s3_ahead_fh_oldest_bits_dup_1_afhob_0_bits_3)
                 ^ s3_folded_gh_dup_1_hist_11_folded_hist[0],
               s3_folded_gh_dup_1_hist_11_folded_hist[7],
               io_resp_s3_full_pred_1_br_taken_mask_1
                 ^ s3_folded_gh_dup_1_hist_11_folded_hist[6]}
            : 8'h0)),
    .s3_FGH_src_hist_10_folded_hist
      ((_s3_predicted_fh_dup_T_65 ? s3_folded_gh_dup_1_hist_10_folded_hist : 9'h0)
       | (_s3_predicted_fh_dup_T_93
            ? {s3_folded_gh_dup_1_hist_10_folded_hist[7:5],
               (s3_last_br_num_oh_dup_1[0] & s3_ahead_fh_oldest_bits_dup_1_afhob_2_bits_0
                | s3_last_br_num_oh_dup_1[1]
                & s3_ahead_fh_oldest_bits_dup_1_afhob_2_bits_1
                | s3_last_br_num_oh_dup_1[2]
                & s3_ahead_fh_oldest_bits_dup_1_afhob_2_bits_2)
                 ^ s3_folded_gh_dup_1_hist_10_folded_hist[4],
               s3_folded_gh_dup_1_hist_10_folded_hist[3:0],
               io_resp_s3_full_pred_1_br_taken_mask_0
                 ^ s3_folded_gh_dup_1_hist_10_folded_hist[8]}
            : 9'h0)
       | (_s3_predicted_fh_dup_T_121
            ? {s3_folded_gh_dup_1_hist_10_folded_hist[6:5],
               (s3_last_br_num_oh_dup_1[0] & s3_ahead_fh_oldest_bits_dup_1_afhob_2_bits_0
                | s3_last_br_num_oh_dup_1[1]
                & s3_ahead_fh_oldest_bits_dup_1_afhob_2_bits_1
                | s3_last_br_num_oh_dup_1[2]
                & s3_ahead_fh_oldest_bits_dup_1_afhob_2_bits_2)
                 ^ s3_folded_gh_dup_1_hist_10_folded_hist[4],
               (s3_last_br_num_oh_dup_1[0] & s3_ahead_fh_oldest_bits_dup_1_afhob_2_bits_1
                | s3_last_br_num_oh_dup_1[1]
                & s3_ahead_fh_oldest_bits_dup_1_afhob_2_bits_2
                | s3_last_br_num_oh_dup_1[2]
                & s3_ahead_fh_oldest_bits_dup_1_afhob_2_bits_3)
                 ^ s3_folded_gh_dup_1_hist_10_folded_hist[3],
               s3_folded_gh_dup_1_hist_10_folded_hist[2:0],
               s3_folded_gh_dup_1_hist_10_folded_hist[8],
               io_resp_s3_full_pred_1_br_taken_mask_1
                 ^ s3_folded_gh_dup_1_hist_10_folded_hist[7]}
            : 9'h0)),
    .s3_FGH_src_hist_9_folded_hist
      ((_s3_predicted_fh_dup_T_65 ? s3_folded_gh_dup_1_hist_9_folded_hist : 7'h0)
       | (_s3_predicted_fh_dup_T_93
            ? {s3_folded_gh_dup_1_hist_9_folded_hist[5:4],
               (s3_last_br_num_oh_dup_1[0] & s3_ahead_fh_oldest_bits_dup_1_afhob_2_bits_0
                | s3_last_br_num_oh_dup_1[1]
                & s3_ahead_fh_oldest_bits_dup_1_afhob_2_bits_1
                | s3_last_br_num_oh_dup_1[2]
                & s3_ahead_fh_oldest_bits_dup_1_afhob_2_bits_2)
                 ^ s3_folded_gh_dup_1_hist_9_folded_hist[3],
               s3_folded_gh_dup_1_hist_9_folded_hist[2:0],
               io_resp_s3_full_pred_1_br_taken_mask_0
                 ^ s3_folded_gh_dup_1_hist_9_folded_hist[6]}
            : 7'h0)
       | (_s3_predicted_fh_dup_T_121
            ? {s3_folded_gh_dup_1_hist_9_folded_hist[4],
               (s3_last_br_num_oh_dup_1[0] & s3_ahead_fh_oldest_bits_dup_1_afhob_2_bits_0
                | s3_last_br_num_oh_dup_1[1]
                & s3_ahead_fh_oldest_bits_dup_1_afhob_2_bits_1
                | s3_last_br_num_oh_dup_1[2]
                & s3_ahead_fh_oldest_bits_dup_1_afhob_2_bits_2)
                 ^ s3_folded_gh_dup_1_hist_9_folded_hist[3],
               (s3_last_br_num_oh_dup_1[0] & s3_ahead_fh_oldest_bits_dup_1_afhob_2_bits_1
                | s3_last_br_num_oh_dup_1[1]
                & s3_ahead_fh_oldest_bits_dup_1_afhob_2_bits_2
                | s3_last_br_num_oh_dup_1[2]
                & s3_ahead_fh_oldest_bits_dup_1_afhob_2_bits_3)
                 ^ s3_folded_gh_dup_1_hist_9_folded_hist[2],
               s3_folded_gh_dup_1_hist_9_folded_hist[1:0],
               s3_folded_gh_dup_1_hist_9_folded_hist[6],
               io_resp_s3_full_pred_1_br_taken_mask_1
                 ^ s3_folded_gh_dup_1_hist_9_folded_hist[5]}
            : 7'h0)),
    .s3_FGH_src_hist_8_folded_hist
      ((_s3_predicted_fh_dup_T_65 ? s3_folded_gh_dup_1_hist_8_folded_hist : 8'h0)
       | (_s3_predicted_fh_dup_T_93
            ? {(s3_last_br_num_oh_dup_1[0] & s3_ahead_fh_oldest_bits_dup_1_afhob_5_bits_0
                | s3_last_br_num_oh_dup_1[1]
                & s3_ahead_fh_oldest_bits_dup_1_afhob_5_bits_1
                | s3_last_br_num_oh_dup_1[2]
                & s3_ahead_fh_oldest_bits_dup_1_afhob_5_bits_2)
                 ^ s3_folded_gh_dup_1_hist_8_folded_hist[6],
               s3_folded_gh_dup_1_hist_8_folded_hist[5:0],
               io_resp_s3_full_pred_1_br_taken_mask_0
                 ^ s3_folded_gh_dup_1_hist_8_folded_hist[7]}
            : 8'h0)
       | (_s3_predicted_fh_dup_T_121
            ? {(s3_last_br_num_oh_dup_1[0] & s3_ahead_fh_oldest_bits_dup_1_afhob_5_bits_1
                | s3_last_br_num_oh_dup_1[1]
                & s3_ahead_fh_oldest_bits_dup_1_afhob_5_bits_2
                | s3_last_br_num_oh_dup_1[2]
                & s3_ahead_fh_oldest_bits_dup_1_afhob_5_bits_3)
                 ^ s3_folded_gh_dup_1_hist_8_folded_hist[5],
               s3_folded_gh_dup_1_hist_8_folded_hist[4:0],
               s3_folded_gh_dup_1_hist_8_folded_hist[7],
               io_resp_s3_full_pred_1_br_taken_mask_1
                 ^ (s3_last_br_num_oh_dup_1[0]
                    & s3_ahead_fh_oldest_bits_dup_1_afhob_5_bits_0
                    | s3_last_br_num_oh_dup_1[1]
                    & s3_ahead_fh_oldest_bits_dup_1_afhob_5_bits_1
                    | s3_last_br_num_oh_dup_1[2]
                    & s3_ahead_fh_oldest_bits_dup_1_afhob_5_bits_2)
                 ^ s3_folded_gh_dup_1_hist_8_folded_hist[6]}
            : 8'h0)),
    .s3_FGH_src_hist_7_folded_hist
      ((_s3_predicted_fh_dup_T_65 ? s3_folded_gh_dup_1_hist_7_folded_hist : 7'h0)
       | (_s3_predicted_fh_dup_T_93
            ? {s3_folded_gh_dup_1_hist_7_folded_hist[5:1],
               (s3_last_br_num_oh_dup_1[0] & s3_ahead_fh_oldest_bits_dup_1_afhob_4_bits_0
                | s3_last_br_num_oh_dup_1[1]
                & s3_ahead_fh_oldest_bits_dup_1_afhob_4_bits_1
                | s3_last_br_num_oh_dup_1[2]
                & s3_ahead_fh_oldest_bits_dup_1_afhob_4_bits_2)
                 ^ s3_folded_gh_dup_1_hist_7_folded_hist[0],
               io_resp_s3_full_pred_1_br_taken_mask_0
                 ^ s3_folded_gh_dup_1_hist_7_folded_hist[6]}
            : 7'h0)
       | (_s3_predicted_fh_dup_T_121
            ? {s3_folded_gh_dup_1_hist_7_folded_hist[4:1],
               (s3_last_br_num_oh_dup_1[0] & s3_ahead_fh_oldest_bits_dup_1_afhob_4_bits_0
                | s3_last_br_num_oh_dup_1[1]
                & s3_ahead_fh_oldest_bits_dup_1_afhob_4_bits_1
                | s3_last_br_num_oh_dup_1[2]
                & s3_ahead_fh_oldest_bits_dup_1_afhob_4_bits_2)
                 ^ s3_folded_gh_dup_1_hist_7_folded_hist[0],
               1'h0,
               io_resp_s3_full_pred_1_br_taken_mask_1
                 ^ s3_folded_gh_dup_1_hist_7_folded_hist[5]}
            : 7'h0)),
    .s3_FGH_src_hist_6_folded_hist
      ((_s3_predicted_fh_dup_T_65 ? s3_folded_gh_dup_1_hist_6_folded_hist : 9'h0)
       | (_s3_predicted_fh_dup_T_93
            ? {s3_folded_gh_dup_1_hist_6_folded_hist[7],
               (s3_last_br_num_oh_dup_1[0] & s3_ahead_fh_oldest_bits_dup_1_afhob_3_bits_0
                | s3_last_br_num_oh_dup_1[1]
                & s3_ahead_fh_oldest_bits_dup_1_afhob_3_bits_1
                | s3_last_br_num_oh_dup_1[2]
                & s3_ahead_fh_oldest_bits_dup_1_afhob_3_bits_2)
                 ^ s3_folded_gh_dup_1_hist_6_folded_hist[6],
               s3_folded_gh_dup_1_hist_6_folded_hist[5:0],
               io_resp_s3_full_pred_1_br_taken_mask_0
                 ^ s3_folded_gh_dup_1_hist_6_folded_hist[8]}
            : 9'h0)
       | (_s3_predicted_fh_dup_T_121
            ? {(s3_last_br_num_oh_dup_1[0] & s3_ahead_fh_oldest_bits_dup_1_afhob_3_bits_0
                | s3_last_br_num_oh_dup_1[1]
                & s3_ahead_fh_oldest_bits_dup_1_afhob_3_bits_1
                | s3_last_br_num_oh_dup_1[2]
                & s3_ahead_fh_oldest_bits_dup_1_afhob_3_bits_2)
                 ^ s3_folded_gh_dup_1_hist_6_folded_hist[6],
               (s3_last_br_num_oh_dup_1[0] & s3_ahead_fh_oldest_bits_dup_1_afhob_3_bits_1
                | s3_last_br_num_oh_dup_1[1]
                & s3_ahead_fh_oldest_bits_dup_1_afhob_3_bits_2
                | s3_last_br_num_oh_dup_1[2]
                & s3_ahead_fh_oldest_bits_dup_1_afhob_3_bits_3)
                 ^ s3_folded_gh_dup_1_hist_6_folded_hist[5],
               s3_folded_gh_dup_1_hist_6_folded_hist[4:0],
               s3_folded_gh_dup_1_hist_6_folded_hist[8],
               io_resp_s3_full_pred_1_br_taken_mask_1
                 ^ s3_folded_gh_dup_1_hist_6_folded_hist[7]}
            : 9'h0)),
    .s3_FGH_src_hist_5_folded_hist
      ((_s3_predicted_fh_dup_T_65 ? s3_folded_gh_dup_1_hist_5_folded_hist : 7'h0)
       | (_s3_predicted_fh_dup_T_93
            ? {s3_folded_gh_dup_1_hist_5_folded_hist[5:0],
               io_resp_s3_full_pred_1_br_taken_mask_0
                 ^ (s3_last_br_num_oh_dup_1[0]
                    & s3_ahead_fh_oldest_bits_dup_1_afhob_5_bits_0
                    | s3_last_br_num_oh_dup_1[1]
                    & s3_ahead_fh_oldest_bits_dup_1_afhob_5_bits_1
                    | s3_last_br_num_oh_dup_1[2]
                    & s3_ahead_fh_oldest_bits_dup_1_afhob_5_bits_2)
                 ^ s3_folded_gh_dup_1_hist_5_folded_hist[6]}
            : 7'h0)
       | (_s3_predicted_fh_dup_T_121
            ? {s3_folded_gh_dup_1_hist_5_folded_hist[4:0],
               (s3_last_br_num_oh_dup_1[0] & s3_ahead_fh_oldest_bits_dup_1_afhob_5_bits_0
                | s3_last_br_num_oh_dup_1[1]
                & s3_ahead_fh_oldest_bits_dup_1_afhob_5_bits_1
                | s3_last_br_num_oh_dup_1[2]
                & s3_ahead_fh_oldest_bits_dup_1_afhob_5_bits_2)
                 ^ s3_folded_gh_dup_1_hist_5_folded_hist[6],
               io_resp_s3_full_pred_1_br_taken_mask_1
                 ^ (s3_last_br_num_oh_dup_1[0]
                    & s3_ahead_fh_oldest_bits_dup_1_afhob_5_bits_1
                    | s3_last_br_num_oh_dup_1[1]
                    & s3_ahead_fh_oldest_bits_dup_1_afhob_5_bits_2
                    | s3_last_br_num_oh_dup_1[2]
                    & s3_ahead_fh_oldest_bits_dup_1_afhob_5_bits_3)
                 ^ s3_folded_gh_dup_1_hist_5_folded_hist[5]}
            : 7'h0)),
    .s3_FGH_src_hist_4_folded_hist
      ((_s3_predicted_fh_dup_T_65 ? s3_folded_gh_dup_1_hist_4_folded_hist : 8'h0)
       | (_s3_predicted_fh_dup_T_93
            ? {s3_folded_gh_dup_1_hist_4_folded_hist[6:5],
               (s3_last_br_num_oh_dup_1[0] & s3_ahead_fh_oldest_bits_dup_1_afhob_1_bits_0
                | s3_last_br_num_oh_dup_1[1]
                & s3_ahead_fh_oldest_bits_dup_1_afhob_1_bits_1
                | s3_last_br_num_oh_dup_1[2]
                & s3_ahead_fh_oldest_bits_dup_1_afhob_1_bits_2)
                 ^ s3_folded_gh_dup_1_hist_4_folded_hist[4],
               s3_folded_gh_dup_1_hist_4_folded_hist[3:0],
               io_resp_s3_full_pred_1_br_taken_mask_0
                 ^ s3_folded_gh_dup_1_hist_4_folded_hist[7]}
            : 8'h0)
       | (_s3_predicted_fh_dup_T_121
            ? {s3_folded_gh_dup_1_hist_4_folded_hist[5],
               (s3_last_br_num_oh_dup_1[0] & s3_ahead_fh_oldest_bits_dup_1_afhob_1_bits_0
                | s3_last_br_num_oh_dup_1[1]
                & s3_ahead_fh_oldest_bits_dup_1_afhob_1_bits_1
                | s3_last_br_num_oh_dup_1[2]
                & s3_ahead_fh_oldest_bits_dup_1_afhob_1_bits_2)
                 ^ s3_folded_gh_dup_1_hist_4_folded_hist[4],
               (s3_last_br_num_oh_dup_1[0] & s3_ahead_fh_oldest_bits_dup_1_afhob_1_bits_1
                | s3_last_br_num_oh_dup_1[1]
                & s3_ahead_fh_oldest_bits_dup_1_afhob_1_bits_2
                | s3_last_br_num_oh_dup_1[2]
                & s3_ahead_fh_oldest_bits_dup_1_afhob_1_bits_3)
                 ^ s3_folded_gh_dup_1_hist_4_folded_hist[3],
               s3_folded_gh_dup_1_hist_4_folded_hist[2:0],
               s3_folded_gh_dup_1_hist_4_folded_hist[7],
               io_resp_s3_full_pred_1_br_taken_mask_1
                 ^ s3_folded_gh_dup_1_hist_4_folded_hist[6]}
            : 8'h0)),
    .s3_FGH_src_hist_3_folded_hist
      ((_s3_predicted_fh_dup_T_65 ? s3_folded_gh_dup_1_hist_3_folded_hist : 8'h0)
       | (_s3_predicted_fh_dup_T_93
            ? {s3_folded_gh_dup_1_hist_3_folded_hist[6:0],
               io_resp_s3_full_pred_1_br_taken_mask_0
                 ^ (s3_last_br_num_oh_dup_1[0]
                    & s3_ahead_fh_oldest_bits_dup_1_afhob_2_bits_0
                    | s3_last_br_num_oh_dup_1[1]
                    & s3_ahead_fh_oldest_bits_dup_1_afhob_2_bits_1
                    | s3_last_br_num_oh_dup_1[2]
                    & s3_ahead_fh_oldest_bits_dup_1_afhob_2_bits_2)
                 ^ s3_folded_gh_dup_1_hist_3_folded_hist[7]}
            : 8'h0)
       | (_s3_predicted_fh_dup_T_121
            ? {s3_folded_gh_dup_1_hist_3_folded_hist[5:0],
               (s3_last_br_num_oh_dup_1[0] & s3_ahead_fh_oldest_bits_dup_1_afhob_2_bits_0
                | s3_last_br_num_oh_dup_1[1]
                & s3_ahead_fh_oldest_bits_dup_1_afhob_2_bits_1
                | s3_last_br_num_oh_dup_1[2]
                & s3_ahead_fh_oldest_bits_dup_1_afhob_2_bits_2)
                 ^ s3_folded_gh_dup_1_hist_3_folded_hist[7],
               io_resp_s3_full_pred_1_br_taken_mask_1
                 ^ (s3_last_br_num_oh_dup_1[0]
                    & s3_ahead_fh_oldest_bits_dup_1_afhob_2_bits_1
                    | s3_last_br_num_oh_dup_1[1]
                    & s3_ahead_fh_oldest_bits_dup_1_afhob_2_bits_2
                    | s3_last_br_num_oh_dup_1[2]
                    & s3_ahead_fh_oldest_bits_dup_1_afhob_2_bits_3)
                 ^ s3_folded_gh_dup_1_hist_3_folded_hist[6]}
            : 8'h0)),
    .s3_FGH_src_hist_2_folded_hist
      ((_s3_predicted_fh_dup_T_65 ? s3_folded_gh_dup_1_hist_2_folded_hist : 8'h0)
       | (_s3_predicted_fh_dup_T_93
            ? {s3_folded_gh_dup_1_hist_2_folded_hist[6:0],
               io_resp_s3_full_pred_1_br_taken_mask_0
                 ^ (s3_last_br_num_oh_dup_1[0]
                    & s3_ahead_fh_oldest_bits_dup_1_afhob_3_bits_0
                    | s3_last_br_num_oh_dup_1[1]
                    & s3_ahead_fh_oldest_bits_dup_1_afhob_3_bits_1
                    | s3_last_br_num_oh_dup_1[2]
                    & s3_ahead_fh_oldest_bits_dup_1_afhob_3_bits_2)
                 ^ s3_folded_gh_dup_1_hist_2_folded_hist[7]}
            : 8'h0)
       | (_s3_predicted_fh_dup_T_121
            ? {s3_folded_gh_dup_1_hist_2_folded_hist[5:0],
               (s3_last_br_num_oh_dup_1[0] & s3_ahead_fh_oldest_bits_dup_1_afhob_3_bits_0
                | s3_last_br_num_oh_dup_1[1]
                & s3_ahead_fh_oldest_bits_dup_1_afhob_3_bits_1
                | s3_last_br_num_oh_dup_1[2]
                & s3_ahead_fh_oldest_bits_dup_1_afhob_3_bits_2)
                 ^ s3_folded_gh_dup_1_hist_2_folded_hist[7],
               io_resp_s3_full_pred_1_br_taken_mask_1
                 ^ (s3_last_br_num_oh_dup_1[0]
                    & s3_ahead_fh_oldest_bits_dup_1_afhob_3_bits_1
                    | s3_last_br_num_oh_dup_1[1]
                    & s3_ahead_fh_oldest_bits_dup_1_afhob_3_bits_2
                    | s3_last_br_num_oh_dup_1[2]
                    & s3_ahead_fh_oldest_bits_dup_1_afhob_3_bits_3)
                 ^ s3_folded_gh_dup_1_hist_2_folded_hist[6]}
            : 8'h0)),
    .s3_FGH_src_hist_1_folded_hist
      ((_s3_predicted_fh_dup_T_65 ? s3_folded_gh_dup_1_hist_1_folded_hist : 11'h0)
       | (_s3_predicted_fh_dup_T_93
            ? {s3_folded_gh_dup_1_hist_1_folded_hist[9:2],
               (s3_last_br_num_oh_dup_1[0] & s3_ahead_fh_oldest_bits_dup_1_afhob_1_bits_0
                | s3_last_br_num_oh_dup_1[1]
                & s3_ahead_fh_oldest_bits_dup_1_afhob_1_bits_1
                | s3_last_br_num_oh_dup_1[2]
                & s3_ahead_fh_oldest_bits_dup_1_afhob_1_bits_2)
                 ^ s3_folded_gh_dup_1_hist_1_folded_hist[1],
               s3_folded_gh_dup_1_hist_1_folded_hist[0],
               io_resp_s3_full_pred_1_br_taken_mask_0
                 ^ s3_folded_gh_dup_1_hist_1_folded_hist[10]}
            : 11'h0)
       | (_s3_predicted_fh_dup_T_121
            ? {s3_folded_gh_dup_1_hist_1_folded_hist[8:2],
               (s3_last_br_num_oh_dup_1[0] & s3_ahead_fh_oldest_bits_dup_1_afhob_1_bits_0
                | s3_last_br_num_oh_dup_1[1]
                & s3_ahead_fh_oldest_bits_dup_1_afhob_1_bits_1
                | s3_last_br_num_oh_dup_1[2]
                & s3_ahead_fh_oldest_bits_dup_1_afhob_1_bits_2)
                 ^ s3_folded_gh_dup_1_hist_1_folded_hist[1],
               (s3_last_br_num_oh_dup_1[0] & s3_ahead_fh_oldest_bits_dup_1_afhob_1_bits_1
                | s3_last_br_num_oh_dup_1[1]
                & s3_ahead_fh_oldest_bits_dup_1_afhob_1_bits_2
                | s3_last_br_num_oh_dup_1[2]
                & s3_ahead_fh_oldest_bits_dup_1_afhob_1_bits_3)
                 ^ s3_folded_gh_dup_1_hist_1_folded_hist[0],
               s3_folded_gh_dup_1_hist_1_folded_hist[10],
               io_resp_s3_full_pred_1_br_taken_mask_1
                 ^ s3_folded_gh_dup_1_hist_1_folded_hist[9]}
            : 11'h0)),
    .redirect_FGHT_sel                     (do_redirect_dup_next_valid_last_REG),
    .redirect_FGHT_src_hist_17_folded_hist
      (_GEN_30[do_redirect_dup_next_bits_r_cfiUpdate_shift]),
    .redirect_FGHT_src_hist_16_folded_hist
      (_GEN_31[do_redirect_dup_next_bits_r_cfiUpdate_shift]),
    .redirect_FGHT_src_hist_15_folded_hist
      (_GEN_32[do_redirect_dup_next_bits_r_cfiUpdate_shift]),
    .redirect_FGHT_src_hist_14_folded_hist
      (_GEN_33[do_redirect_dup_next_bits_r_cfiUpdate_shift]),
    .redirect_FGHT_src_hist_13_folded_hist
      (_GEN_34[do_redirect_dup_next_bits_r_cfiUpdate_shift]),
    .redirect_FGHT_src_hist_12_folded_hist
      (_GEN_35[do_redirect_dup_next_bits_r_cfiUpdate_shift]),
    .redirect_FGHT_src_hist_11_folded_hist
      (_GEN_36[do_redirect_dup_next_bits_r_cfiUpdate_shift]),
    .redirect_FGHT_src_hist_10_folded_hist
      (_GEN_37[do_redirect_dup_next_bits_r_cfiUpdate_shift]),
    .redirect_FGHT_src_hist_9_folded_hist
      (_GEN_38[do_redirect_dup_next_bits_r_cfiUpdate_shift]),
    .redirect_FGHT_src_hist_8_folded_hist
      (_GEN_39[do_redirect_dup_next_bits_r_cfiUpdate_shift]),
    .redirect_FGHT_src_hist_7_folded_hist
      (_GEN_40[do_redirect_dup_next_bits_r_cfiUpdate_shift]),
    .redirect_FGHT_src_hist_6_folded_hist
      (_GEN_41[do_redirect_dup_next_bits_r_cfiUpdate_shift]),
    .redirect_FGHT_src_hist_5_folded_hist
      (_GEN_42[do_redirect_dup_next_bits_r_cfiUpdate_shift]),
    .redirect_FGHT_src_hist_4_folded_hist
      (_GEN_43[do_redirect_dup_next_bits_r_cfiUpdate_shift]),
    .redirect_FGHT_src_hist_3_folded_hist
      (_GEN_44[do_redirect_dup_next_bits_r_cfiUpdate_shift]),
    .redirect_FGHT_src_hist_2_folded_hist
      (_GEN_45[do_redirect_dup_next_bits_r_cfiUpdate_shift]),
    .redirect_FGHT_src_hist_1_folded_hist
      (_GEN_46[do_redirect_dup_next_bits_r_cfiUpdate_shift]),
    .stallFGH_src_hist_17_folded_hist      (s0_folded_gh_reg_dup_1_hist_17_folded_hist),
    .stallFGH_src_hist_16_folded_hist      (s0_folded_gh_reg_dup_1_hist_16_folded_hist),
    .stallFGH_src_hist_15_folded_hist      (s0_folded_gh_reg_dup_1_hist_15_folded_hist),
    .stallFGH_src_hist_14_folded_hist      (s0_folded_gh_reg_dup_1_hist_14_folded_hist),
    .stallFGH_src_hist_13_folded_hist      (s0_folded_gh_reg_dup_1_hist_13_folded_hist),
    .stallFGH_src_hist_12_folded_hist      (s0_folded_gh_reg_dup_1_hist_12_folded_hist),
    .stallFGH_src_hist_11_folded_hist      (s0_folded_gh_reg_dup_1_hist_11_folded_hist),
    .stallFGH_src_hist_10_folded_hist      (s0_folded_gh_reg_dup_1_hist_10_folded_hist),
    .stallFGH_src_hist_9_folded_hist       (s0_folded_gh_reg_dup_1_hist_9_folded_hist),
    .stallFGH_src_hist_8_folded_hist       (s0_folded_gh_reg_dup_1_hist_8_folded_hist),
    .stallFGH_src_hist_7_folded_hist       (s0_folded_gh_reg_dup_1_hist_7_folded_hist),
    .stallFGH_src_hist_6_folded_hist       (s0_folded_gh_reg_dup_1_hist_6_folded_hist),
    .stallFGH_src_hist_5_folded_hist       (s0_folded_gh_reg_dup_1_hist_5_folded_hist),
    .stallFGH_src_hist_4_folded_hist       (s0_folded_gh_reg_dup_1_hist_4_folded_hist),
    .stallFGH_src_hist_3_folded_hist       (s0_folded_gh_reg_dup_1_hist_3_folded_hist),
    .stallFGH_src_hist_2_folded_hist       (s0_folded_gh_reg_dup_1_hist_2_folded_hist),
    .stallFGH_src_hist_1_folded_hist       (s0_folded_gh_reg_dup_1_hist_1_folded_hist),
    .out_res_hist_17_folded_hist
      (_s0_folded_gh_dup_1_ppm_out_res_hist_17_folded_hist),
    .out_res_hist_16_folded_hist
      (_s0_folded_gh_dup_1_ppm_out_res_hist_16_folded_hist),
    .out_res_hist_15_folded_hist
      (_s0_folded_gh_dup_1_ppm_out_res_hist_15_folded_hist),
    .out_res_hist_14_folded_hist
      (_s0_folded_gh_dup_1_ppm_out_res_hist_14_folded_hist),
    .out_res_hist_13_folded_hist
      (_s0_folded_gh_dup_1_ppm_out_res_hist_13_folded_hist),
    .out_res_hist_12_folded_hist
      (_s0_folded_gh_dup_1_ppm_out_res_hist_12_folded_hist),
    .out_res_hist_11_folded_hist
      (_s0_folded_gh_dup_1_ppm_out_res_hist_11_folded_hist),
    .out_res_hist_10_folded_hist
      (_s0_folded_gh_dup_1_ppm_out_res_hist_10_folded_hist),
    .out_res_hist_9_folded_hist
      (_s0_folded_gh_dup_1_ppm_out_res_hist_9_folded_hist),
    .out_res_hist_8_folded_hist
      (_s0_folded_gh_dup_1_ppm_out_res_hist_8_folded_hist),
    .out_res_hist_7_folded_hist
      (_s0_folded_gh_dup_1_ppm_out_res_hist_7_folded_hist),
    .out_res_hist_6_folded_hist
      (_s0_folded_gh_dup_1_ppm_out_res_hist_6_folded_hist),
    .out_res_hist_5_folded_hist
      (_s0_folded_gh_dup_1_ppm_out_res_hist_5_folded_hist),
    .out_res_hist_4_folded_hist
      (_s0_folded_gh_dup_1_ppm_out_res_hist_4_folded_hist),
    .out_res_hist_3_folded_hist
      (_s0_folded_gh_dup_1_ppm_out_res_hist_3_folded_hist),
    .out_res_hist_2_folded_hist
      (_s0_folded_gh_dup_1_ppm_out_res_hist_2_folded_hist),
    .out_res_hist_1_folded_hist
      (_s0_folded_gh_dup_1_ppm_out_res_hist_1_folded_hist)
  );
  PriorityMuxModule s0_folded_gh_dup_3_ppm (
    .s2_FGH_sel
      (io_s2_redirect_dup_3 & ~io_s3_redirect_dup_3
       & ~do_redirect_dup_next_valid_last_REG),
    .s2_FGH_src_hist_17_folded_hist
      ((_s2_predicted_fh_dup_T_187 ? s2_folded_gh_dup_3_hist_17_folded_hist : 11'h0)
       | (_s2_predicted_fh_dup_T_215
            ? {(s2_last_br_num_oh_dup_3[0] & s2_ahead_fh_oldest_bits_dup_3_afhob_2_bits_0
                | s2_last_br_num_oh_dup_3[1]
                & s2_ahead_fh_oldest_bits_dup_3_afhob_2_bits_1
                | s2_last_br_num_oh_dup_3[2]
                & s2_ahead_fh_oldest_bits_dup_3_afhob_2_bits_2)
                 ^ s2_folded_gh_dup_3_hist_17_folded_hist[9],
               s2_folded_gh_dup_3_hist_17_folded_hist[8:0],
               io_resp_s2_full_pred_3_br_taken_mask_0
                 ^ s2_folded_gh_dup_3_hist_17_folded_hist[10]}
            : 11'h0)
       | (_s2_predicted_fh_dup_T_243
            ? {(s2_last_br_num_oh_dup_3[0] & s2_ahead_fh_oldest_bits_dup_3_afhob_2_bits_1
                | s2_last_br_num_oh_dup_3[1]
                & s2_ahead_fh_oldest_bits_dup_3_afhob_2_bits_2
                | s2_last_br_num_oh_dup_3[2]
                & s2_ahead_fh_oldest_bits_dup_3_afhob_2_bits_3)
                 ^ s2_folded_gh_dup_3_hist_17_folded_hist[8],
               s2_folded_gh_dup_3_hist_17_folded_hist[7:0],
               s2_folded_gh_dup_3_hist_17_folded_hist[10],
               io_resp_s2_full_pred_3_br_taken_mask_1
                 ^ (s2_last_br_num_oh_dup_3[0]
                    & s2_ahead_fh_oldest_bits_dup_3_afhob_2_bits_0
                    | s2_last_br_num_oh_dup_3[1]
                    & s2_ahead_fh_oldest_bits_dup_3_afhob_2_bits_1
                    | s2_last_br_num_oh_dup_3[2]
                    & s2_ahead_fh_oldest_bits_dup_3_afhob_2_bits_2)
                 ^ s2_folded_gh_dup_3_hist_17_folded_hist[9]}
            : 11'h0)),
    .s2_FGH_src_hist_16_folded_hist
      ((_s2_predicted_fh_dup_T_187 ? s2_folded_gh_dup_3_hist_16_folded_hist : 11'h0)
       | (_s2_predicted_fh_dup_T_215
            ? {s2_folded_gh_dup_3_hist_16_folded_hist[9],
               (s2_last_br_num_oh_dup_3[0] & s2_ahead_fh_oldest_bits_dup_3_afhob_5_bits_0
                | s2_last_br_num_oh_dup_3[1]
                & s2_ahead_fh_oldest_bits_dup_3_afhob_5_bits_1
                | s2_last_br_num_oh_dup_3[2]
                & s2_ahead_fh_oldest_bits_dup_3_afhob_5_bits_2)
                 ^ s2_folded_gh_dup_3_hist_16_folded_hist[8],
               s2_folded_gh_dup_3_hist_16_folded_hist[7:0],
               io_resp_s2_full_pred_3_br_taken_mask_0
                 ^ s2_folded_gh_dup_3_hist_16_folded_hist[10]}
            : 11'h0)
       | (_s2_predicted_fh_dup_T_243
            ? {(s2_last_br_num_oh_dup_3[0] & s2_ahead_fh_oldest_bits_dup_3_afhob_5_bits_0
                | s2_last_br_num_oh_dup_3[1]
                & s2_ahead_fh_oldest_bits_dup_3_afhob_5_bits_1
                | s2_last_br_num_oh_dup_3[2]
                & s2_ahead_fh_oldest_bits_dup_3_afhob_5_bits_2)
                 ^ s2_folded_gh_dup_3_hist_16_folded_hist[8],
               (s2_last_br_num_oh_dup_3[0] & s2_ahead_fh_oldest_bits_dup_3_afhob_5_bits_1
                | s2_last_br_num_oh_dup_3[1]
                & s2_ahead_fh_oldest_bits_dup_3_afhob_5_bits_2
                | s2_last_br_num_oh_dup_3[2]
                & s2_ahead_fh_oldest_bits_dup_3_afhob_5_bits_3)
                 ^ s2_folded_gh_dup_3_hist_16_folded_hist[7],
               s2_folded_gh_dup_3_hist_16_folded_hist[6:0],
               s2_folded_gh_dup_3_hist_16_folded_hist[10],
               io_resp_s2_full_pred_3_br_taken_mask_1
                 ^ s2_folded_gh_dup_3_hist_16_folded_hist[9]}
            : 11'h0)),
    .s2_FGH_src_hist_15_folded_hist
      ((_s2_predicted_fh_dup_T_187 ? s2_folded_gh_dup_3_hist_15_folded_hist : 7'h0)
       | (_s2_predicted_fh_dup_T_215
            ? {(s2_last_br_num_oh_dup_3[0] & s2_ahead_fh_oldest_bits_dup_3_afhob_1_bits_0
                | s2_last_br_num_oh_dup_3[1]
                & s2_ahead_fh_oldest_bits_dup_3_afhob_1_bits_1
                | s2_last_br_num_oh_dup_3[2]
                & s2_ahead_fh_oldest_bits_dup_3_afhob_1_bits_2)
                 ^ s2_folded_gh_dup_3_hist_15_folded_hist[5],
               s2_folded_gh_dup_3_hist_15_folded_hist[4:0],
               io_resp_s2_full_pred_3_br_taken_mask_0
                 ^ s2_folded_gh_dup_3_hist_15_folded_hist[6]}
            : 7'h0)
       | (_s2_predicted_fh_dup_T_243
            ? {(s2_last_br_num_oh_dup_3[0] & s2_ahead_fh_oldest_bits_dup_3_afhob_1_bits_1
                | s2_last_br_num_oh_dup_3[1]
                & s2_ahead_fh_oldest_bits_dup_3_afhob_1_bits_2
                | s2_last_br_num_oh_dup_3[2]
                & s2_ahead_fh_oldest_bits_dup_3_afhob_1_bits_3)
                 ^ s2_folded_gh_dup_3_hist_15_folded_hist[4],
               s2_folded_gh_dup_3_hist_15_folded_hist[3:0],
               s2_folded_gh_dup_3_hist_15_folded_hist[6],
               io_resp_s2_full_pred_3_br_taken_mask_1
                 ^ (s2_last_br_num_oh_dup_3[0]
                    & s2_ahead_fh_oldest_bits_dup_3_afhob_1_bits_0
                    | s2_last_br_num_oh_dup_3[1]
                    & s2_ahead_fh_oldest_bits_dup_3_afhob_1_bits_1
                    | s2_last_br_num_oh_dup_3[2]
                    & s2_ahead_fh_oldest_bits_dup_3_afhob_1_bits_2)
                 ^ s2_folded_gh_dup_3_hist_15_folded_hist[5]}
            : 7'h0)),
    .s2_FGH_src_hist_14_folded_hist
      ((_s2_predicted_fh_dup_T_187 ? s2_folded_gh_dup_3_hist_14_folded_hist : 8'h0)
       | (_s2_predicted_fh_dup_T_215
            ? {s2_folded_gh_dup_3_hist_14_folded_hist[6:0],
               io_resp_s2_full_pred_3_br_taken_mask_0}
            : 8'h0)
       | (_s2_predicted_fh_dup_T_243
            ? {s2_folded_gh_dup_3_hist_14_folded_hist[5:0],
               1'h0,
               io_resp_s2_full_pred_3_br_taken_mask_1}
            : 8'h0)),
    .s2_FGH_src_hist_13_folded_hist
      ((_s2_predicted_fh_dup_T_187 ? s2_folded_gh_dup_3_hist_13_folded_hist : 9'h0)
       | (_s2_predicted_fh_dup_T_215
            ? {s2_folded_gh_dup_3_hist_13_folded_hist[7:4],
               (s2_last_br_num_oh_dup_3[0] & s2_ahead_fh_oldest_bits_dup_3_afhob_1_bits_0
                | s2_last_br_num_oh_dup_3[1]
                & s2_ahead_fh_oldest_bits_dup_3_afhob_1_bits_1
                | s2_last_br_num_oh_dup_3[2]
                & s2_ahead_fh_oldest_bits_dup_3_afhob_1_bits_2)
                 ^ s2_folded_gh_dup_3_hist_13_folded_hist[3],
               s2_folded_gh_dup_3_hist_13_folded_hist[2:0],
               io_resp_s2_full_pred_3_br_taken_mask_0
                 ^ s2_folded_gh_dup_3_hist_13_folded_hist[8]}
            : 9'h0)
       | (_s2_predicted_fh_dup_T_243
            ? {s2_folded_gh_dup_3_hist_13_folded_hist[6:4],
               (s2_last_br_num_oh_dup_3[0] & s2_ahead_fh_oldest_bits_dup_3_afhob_1_bits_0
                | s2_last_br_num_oh_dup_3[1]
                & s2_ahead_fh_oldest_bits_dup_3_afhob_1_bits_1
                | s2_last_br_num_oh_dup_3[2]
                & s2_ahead_fh_oldest_bits_dup_3_afhob_1_bits_2)
                 ^ s2_folded_gh_dup_3_hist_13_folded_hist[3],
               (s2_last_br_num_oh_dup_3[0] & s2_ahead_fh_oldest_bits_dup_3_afhob_1_bits_1
                | s2_last_br_num_oh_dup_3[1]
                & s2_ahead_fh_oldest_bits_dup_3_afhob_1_bits_2
                | s2_last_br_num_oh_dup_3[2]
                & s2_ahead_fh_oldest_bits_dup_3_afhob_1_bits_3)
                 ^ s2_folded_gh_dup_3_hist_13_folded_hist[2],
               s2_folded_gh_dup_3_hist_13_folded_hist[1:0],
               s2_folded_gh_dup_3_hist_13_folded_hist[8],
               io_resp_s2_full_pred_3_br_taken_mask_1
                 ^ s2_folded_gh_dup_3_hist_13_folded_hist[7]}
            : 9'h0)),
    .s2_FGH_src_hist_12_folded_hist
      ((_s2_predicted_fh_dup_T_187 ? s2_folded_gh_dup_3_hist_12_folded_hist : 4'h0)
       | (_s2_predicted_fh_dup_T_215
            ? {s2_folded_gh_dup_3_hist_12_folded_hist[2:0],
               io_resp_s2_full_pred_3_br_taken_mask_0}
            : 4'h0)
       | (_s2_predicted_fh_dup_T_243
            ? {s2_folded_gh_dup_3_hist_12_folded_hist[1:0],
               1'h0,
               io_resp_s2_full_pred_3_br_taken_mask_1}
            : 4'h0)),
    .s2_FGH_src_hist_11_folded_hist
      ((_s2_predicted_fh_dup_T_187 ? s2_folded_gh_dup_3_hist_11_folded_hist : 8'h0)
       | (_s2_predicted_fh_dup_T_215
            ? {s2_folded_gh_dup_3_hist_11_folded_hist[6:2],
               (s2_last_br_num_oh_dup_3[0] & s2_ahead_fh_oldest_bits_dup_3_afhob_0_bits_0
                | s2_last_br_num_oh_dup_3[1]
                & s2_ahead_fh_oldest_bits_dup_3_afhob_0_bits_1
                | s2_last_br_num_oh_dup_3[2]
                & s2_ahead_fh_oldest_bits_dup_3_afhob_0_bits_2)
                 ^ s2_folded_gh_dup_3_hist_11_folded_hist[1],
               s2_folded_gh_dup_3_hist_11_folded_hist[0],
               io_resp_s2_full_pred_3_br_taken_mask_0
                 ^ s2_folded_gh_dup_3_hist_11_folded_hist[7]}
            : 8'h0)
       | (_s2_predicted_fh_dup_T_243
            ? {s2_folded_gh_dup_3_hist_11_folded_hist[5:2],
               (s2_last_br_num_oh_dup_3[0] & s2_ahead_fh_oldest_bits_dup_3_afhob_0_bits_0
                | s2_last_br_num_oh_dup_3[1]
                & s2_ahead_fh_oldest_bits_dup_3_afhob_0_bits_1
                | s2_last_br_num_oh_dup_3[2]
                & s2_ahead_fh_oldest_bits_dup_3_afhob_0_bits_2)
                 ^ s2_folded_gh_dup_3_hist_11_folded_hist[1],
               (s2_last_br_num_oh_dup_3[0] & s2_ahead_fh_oldest_bits_dup_3_afhob_0_bits_1
                | s2_last_br_num_oh_dup_3[1]
                & s2_ahead_fh_oldest_bits_dup_3_afhob_0_bits_2
                | s2_last_br_num_oh_dup_3[2]
                & s2_ahead_fh_oldest_bits_dup_3_afhob_0_bits_3)
                 ^ s2_folded_gh_dup_3_hist_11_folded_hist[0],
               s2_folded_gh_dup_3_hist_11_folded_hist[7],
               io_resp_s2_full_pred_3_br_taken_mask_1
                 ^ s2_folded_gh_dup_3_hist_11_folded_hist[6]}
            : 8'h0)),
    .s2_FGH_src_hist_10_folded_hist
      ((_s2_predicted_fh_dup_T_187 ? s2_folded_gh_dup_3_hist_10_folded_hist : 9'h0)
       | (_s2_predicted_fh_dup_T_215
            ? {s2_folded_gh_dup_3_hist_10_folded_hist[7:5],
               (s2_last_br_num_oh_dup_3[0] & s2_ahead_fh_oldest_bits_dup_3_afhob_2_bits_0
                | s2_last_br_num_oh_dup_3[1]
                & s2_ahead_fh_oldest_bits_dup_3_afhob_2_bits_1
                | s2_last_br_num_oh_dup_3[2]
                & s2_ahead_fh_oldest_bits_dup_3_afhob_2_bits_2)
                 ^ s2_folded_gh_dup_3_hist_10_folded_hist[4],
               s2_folded_gh_dup_3_hist_10_folded_hist[3:0],
               io_resp_s2_full_pred_3_br_taken_mask_0
                 ^ s2_folded_gh_dup_3_hist_10_folded_hist[8]}
            : 9'h0)
       | (_s2_predicted_fh_dup_T_243
            ? {s2_folded_gh_dup_3_hist_10_folded_hist[6:5],
               (s2_last_br_num_oh_dup_3[0] & s2_ahead_fh_oldest_bits_dup_3_afhob_2_bits_0
                | s2_last_br_num_oh_dup_3[1]
                & s2_ahead_fh_oldest_bits_dup_3_afhob_2_bits_1
                | s2_last_br_num_oh_dup_3[2]
                & s2_ahead_fh_oldest_bits_dup_3_afhob_2_bits_2)
                 ^ s2_folded_gh_dup_3_hist_10_folded_hist[4],
               (s2_last_br_num_oh_dup_3[0] & s2_ahead_fh_oldest_bits_dup_3_afhob_2_bits_1
                | s2_last_br_num_oh_dup_3[1]
                & s2_ahead_fh_oldest_bits_dup_3_afhob_2_bits_2
                | s2_last_br_num_oh_dup_3[2]
                & s2_ahead_fh_oldest_bits_dup_3_afhob_2_bits_3)
                 ^ s2_folded_gh_dup_3_hist_10_folded_hist[3],
               s2_folded_gh_dup_3_hist_10_folded_hist[2:0],
               s2_folded_gh_dup_3_hist_10_folded_hist[8],
               io_resp_s2_full_pred_3_br_taken_mask_1
                 ^ s2_folded_gh_dup_3_hist_10_folded_hist[7]}
            : 9'h0)),
    .s2_FGH_src_hist_9_folded_hist
      ((_s2_predicted_fh_dup_T_187 ? s2_folded_gh_dup_3_hist_9_folded_hist : 7'h0)
       | (_s2_predicted_fh_dup_T_215
            ? {s2_folded_gh_dup_3_hist_9_folded_hist[5:4],
               (s2_last_br_num_oh_dup_3[0] & s2_ahead_fh_oldest_bits_dup_3_afhob_2_bits_0
                | s2_last_br_num_oh_dup_3[1]
                & s2_ahead_fh_oldest_bits_dup_3_afhob_2_bits_1
                | s2_last_br_num_oh_dup_3[2]
                & s2_ahead_fh_oldest_bits_dup_3_afhob_2_bits_2)
                 ^ s2_folded_gh_dup_3_hist_9_folded_hist[3],
               s2_folded_gh_dup_3_hist_9_folded_hist[2:0],
               io_resp_s2_full_pred_3_br_taken_mask_0
                 ^ s2_folded_gh_dup_3_hist_9_folded_hist[6]}
            : 7'h0)
       | (_s2_predicted_fh_dup_T_243
            ? {s2_folded_gh_dup_3_hist_9_folded_hist[4],
               (s2_last_br_num_oh_dup_3[0] & s2_ahead_fh_oldest_bits_dup_3_afhob_2_bits_0
                | s2_last_br_num_oh_dup_3[1]
                & s2_ahead_fh_oldest_bits_dup_3_afhob_2_bits_1
                | s2_last_br_num_oh_dup_3[2]
                & s2_ahead_fh_oldest_bits_dup_3_afhob_2_bits_2)
                 ^ s2_folded_gh_dup_3_hist_9_folded_hist[3],
               (s2_last_br_num_oh_dup_3[0] & s2_ahead_fh_oldest_bits_dup_3_afhob_2_bits_1
                | s2_last_br_num_oh_dup_3[1]
                & s2_ahead_fh_oldest_bits_dup_3_afhob_2_bits_2
                | s2_last_br_num_oh_dup_3[2]
                & s2_ahead_fh_oldest_bits_dup_3_afhob_2_bits_3)
                 ^ s2_folded_gh_dup_3_hist_9_folded_hist[2],
               s2_folded_gh_dup_3_hist_9_folded_hist[1:0],
               s2_folded_gh_dup_3_hist_9_folded_hist[6],
               io_resp_s2_full_pred_3_br_taken_mask_1
                 ^ s2_folded_gh_dup_3_hist_9_folded_hist[5]}
            : 7'h0)),
    .s2_FGH_src_hist_8_folded_hist
      ((_s2_predicted_fh_dup_T_187 ? s2_folded_gh_dup_3_hist_8_folded_hist : 8'h0)
       | (_s2_predicted_fh_dup_T_215
            ? {(s2_last_br_num_oh_dup_3[0] & s2_ahead_fh_oldest_bits_dup_3_afhob_5_bits_0
                | s2_last_br_num_oh_dup_3[1]
                & s2_ahead_fh_oldest_bits_dup_3_afhob_5_bits_1
                | s2_last_br_num_oh_dup_3[2]
                & s2_ahead_fh_oldest_bits_dup_3_afhob_5_bits_2)
                 ^ s2_folded_gh_dup_3_hist_8_folded_hist[6],
               s2_folded_gh_dup_3_hist_8_folded_hist[5:0],
               io_resp_s2_full_pred_3_br_taken_mask_0
                 ^ s2_folded_gh_dup_3_hist_8_folded_hist[7]}
            : 8'h0)
       | (_s2_predicted_fh_dup_T_243
            ? {(s2_last_br_num_oh_dup_3[0] & s2_ahead_fh_oldest_bits_dup_3_afhob_5_bits_1
                | s2_last_br_num_oh_dup_3[1]
                & s2_ahead_fh_oldest_bits_dup_3_afhob_5_bits_2
                | s2_last_br_num_oh_dup_3[2]
                & s2_ahead_fh_oldest_bits_dup_3_afhob_5_bits_3)
                 ^ s2_folded_gh_dup_3_hist_8_folded_hist[5],
               s2_folded_gh_dup_3_hist_8_folded_hist[4:0],
               s2_folded_gh_dup_3_hist_8_folded_hist[7],
               io_resp_s2_full_pred_3_br_taken_mask_1
                 ^ (s2_last_br_num_oh_dup_3[0]
                    & s2_ahead_fh_oldest_bits_dup_3_afhob_5_bits_0
                    | s2_last_br_num_oh_dup_3[1]
                    & s2_ahead_fh_oldest_bits_dup_3_afhob_5_bits_1
                    | s2_last_br_num_oh_dup_3[2]
                    & s2_ahead_fh_oldest_bits_dup_3_afhob_5_bits_2)
                 ^ s2_folded_gh_dup_3_hist_8_folded_hist[6]}
            : 8'h0)),
    .s2_FGH_src_hist_7_folded_hist
      ((_s2_predicted_fh_dup_T_187 ? s2_folded_gh_dup_3_hist_7_folded_hist : 7'h0)
       | (_s2_predicted_fh_dup_T_215
            ? {s2_folded_gh_dup_3_hist_7_folded_hist[5:1],
               (s2_last_br_num_oh_dup_3[0] & s2_ahead_fh_oldest_bits_dup_3_afhob_4_bits_0
                | s2_last_br_num_oh_dup_3[1]
                & s2_ahead_fh_oldest_bits_dup_3_afhob_4_bits_1
                | s2_last_br_num_oh_dup_3[2]
                & s2_ahead_fh_oldest_bits_dup_3_afhob_4_bits_2)
                 ^ s2_folded_gh_dup_3_hist_7_folded_hist[0],
               io_resp_s2_full_pred_3_br_taken_mask_0
                 ^ s2_folded_gh_dup_3_hist_7_folded_hist[6]}
            : 7'h0)
       | (_s2_predicted_fh_dup_T_243
            ? {s2_folded_gh_dup_3_hist_7_folded_hist[4:1],
               (s2_last_br_num_oh_dup_3[0] & s2_ahead_fh_oldest_bits_dup_3_afhob_4_bits_0
                | s2_last_br_num_oh_dup_3[1]
                & s2_ahead_fh_oldest_bits_dup_3_afhob_4_bits_1
                | s2_last_br_num_oh_dup_3[2]
                & s2_ahead_fh_oldest_bits_dup_3_afhob_4_bits_2)
                 ^ s2_folded_gh_dup_3_hist_7_folded_hist[0],
               1'h0,
               io_resp_s2_full_pred_3_br_taken_mask_1
                 ^ s2_folded_gh_dup_3_hist_7_folded_hist[5]}
            : 7'h0)),
    .s2_FGH_src_hist_6_folded_hist
      ((_s2_predicted_fh_dup_T_187 ? s2_folded_gh_dup_3_hist_6_folded_hist : 9'h0)
       | (_s2_predicted_fh_dup_T_215
            ? {s2_folded_gh_dup_3_hist_6_folded_hist[7],
               (s2_last_br_num_oh_dup_3[0] & s2_ahead_fh_oldest_bits_dup_3_afhob_3_bits_0
                | s2_last_br_num_oh_dup_3[1]
                & s2_ahead_fh_oldest_bits_dup_3_afhob_3_bits_1
                | s2_last_br_num_oh_dup_3[2]
                & s2_ahead_fh_oldest_bits_dup_3_afhob_3_bits_2)
                 ^ s2_folded_gh_dup_3_hist_6_folded_hist[6],
               s2_folded_gh_dup_3_hist_6_folded_hist[5:0],
               io_resp_s2_full_pred_3_br_taken_mask_0
                 ^ s2_folded_gh_dup_3_hist_6_folded_hist[8]}
            : 9'h0)
       | (_s2_predicted_fh_dup_T_243
            ? {(s2_last_br_num_oh_dup_3[0] & s2_ahead_fh_oldest_bits_dup_3_afhob_3_bits_0
                | s2_last_br_num_oh_dup_3[1]
                & s2_ahead_fh_oldest_bits_dup_3_afhob_3_bits_1
                | s2_last_br_num_oh_dup_3[2]
                & s2_ahead_fh_oldest_bits_dup_3_afhob_3_bits_2)
                 ^ s2_folded_gh_dup_3_hist_6_folded_hist[6],
               (s2_last_br_num_oh_dup_3[0] & s2_ahead_fh_oldest_bits_dup_3_afhob_3_bits_1
                | s2_last_br_num_oh_dup_3[1]
                & s2_ahead_fh_oldest_bits_dup_3_afhob_3_bits_2
                | s2_last_br_num_oh_dup_3[2]
                & s2_ahead_fh_oldest_bits_dup_3_afhob_3_bits_3)
                 ^ s2_folded_gh_dup_3_hist_6_folded_hist[5],
               s2_folded_gh_dup_3_hist_6_folded_hist[4:0],
               s2_folded_gh_dup_3_hist_6_folded_hist[8],
               io_resp_s2_full_pred_3_br_taken_mask_1
                 ^ s2_folded_gh_dup_3_hist_6_folded_hist[7]}
            : 9'h0)),
    .s2_FGH_src_hist_5_folded_hist
      ((_s2_predicted_fh_dup_T_187 ? s2_folded_gh_dup_3_hist_5_folded_hist : 7'h0)
       | (_s2_predicted_fh_dup_T_215
            ? {s2_folded_gh_dup_3_hist_5_folded_hist[5:0],
               io_resp_s2_full_pred_3_br_taken_mask_0
                 ^ (s2_last_br_num_oh_dup_3[0]
                    & s2_ahead_fh_oldest_bits_dup_3_afhob_5_bits_0
                    | s2_last_br_num_oh_dup_3[1]
                    & s2_ahead_fh_oldest_bits_dup_3_afhob_5_bits_1
                    | s2_last_br_num_oh_dup_3[2]
                    & s2_ahead_fh_oldest_bits_dup_3_afhob_5_bits_2)
                 ^ s2_folded_gh_dup_3_hist_5_folded_hist[6]}
            : 7'h0)
       | (_s2_predicted_fh_dup_T_243
            ? {s2_folded_gh_dup_3_hist_5_folded_hist[4:0],
               (s2_last_br_num_oh_dup_3[0] & s2_ahead_fh_oldest_bits_dup_3_afhob_5_bits_0
                | s2_last_br_num_oh_dup_3[1]
                & s2_ahead_fh_oldest_bits_dup_3_afhob_5_bits_1
                | s2_last_br_num_oh_dup_3[2]
                & s2_ahead_fh_oldest_bits_dup_3_afhob_5_bits_2)
                 ^ s2_folded_gh_dup_3_hist_5_folded_hist[6],
               io_resp_s2_full_pred_3_br_taken_mask_1
                 ^ (s2_last_br_num_oh_dup_3[0]
                    & s2_ahead_fh_oldest_bits_dup_3_afhob_5_bits_1
                    | s2_last_br_num_oh_dup_3[1]
                    & s2_ahead_fh_oldest_bits_dup_3_afhob_5_bits_2
                    | s2_last_br_num_oh_dup_3[2]
                    & s2_ahead_fh_oldest_bits_dup_3_afhob_5_bits_3)
                 ^ s2_folded_gh_dup_3_hist_5_folded_hist[5]}
            : 7'h0)),
    .s2_FGH_src_hist_4_folded_hist
      ((_s2_predicted_fh_dup_T_187 ? s2_folded_gh_dup_3_hist_4_folded_hist : 8'h0)
       | (_s2_predicted_fh_dup_T_215
            ? {s2_folded_gh_dup_3_hist_4_folded_hist[6:5],
               (s2_last_br_num_oh_dup_3[0] & s2_ahead_fh_oldest_bits_dup_3_afhob_1_bits_0
                | s2_last_br_num_oh_dup_3[1]
                & s2_ahead_fh_oldest_bits_dup_3_afhob_1_bits_1
                | s2_last_br_num_oh_dup_3[2]
                & s2_ahead_fh_oldest_bits_dup_3_afhob_1_bits_2)
                 ^ s2_folded_gh_dup_3_hist_4_folded_hist[4],
               s2_folded_gh_dup_3_hist_4_folded_hist[3:0],
               io_resp_s2_full_pred_3_br_taken_mask_0
                 ^ s2_folded_gh_dup_3_hist_4_folded_hist[7]}
            : 8'h0)
       | (_s2_predicted_fh_dup_T_243
            ? {s2_folded_gh_dup_3_hist_4_folded_hist[5],
               (s2_last_br_num_oh_dup_3[0] & s2_ahead_fh_oldest_bits_dup_3_afhob_1_bits_0
                | s2_last_br_num_oh_dup_3[1]
                & s2_ahead_fh_oldest_bits_dup_3_afhob_1_bits_1
                | s2_last_br_num_oh_dup_3[2]
                & s2_ahead_fh_oldest_bits_dup_3_afhob_1_bits_2)
                 ^ s2_folded_gh_dup_3_hist_4_folded_hist[4],
               (s2_last_br_num_oh_dup_3[0] & s2_ahead_fh_oldest_bits_dup_3_afhob_1_bits_1
                | s2_last_br_num_oh_dup_3[1]
                & s2_ahead_fh_oldest_bits_dup_3_afhob_1_bits_2
                | s2_last_br_num_oh_dup_3[2]
                & s2_ahead_fh_oldest_bits_dup_3_afhob_1_bits_3)
                 ^ s2_folded_gh_dup_3_hist_4_folded_hist[3],
               s2_folded_gh_dup_3_hist_4_folded_hist[2:0],
               s2_folded_gh_dup_3_hist_4_folded_hist[7],
               io_resp_s2_full_pred_3_br_taken_mask_1
                 ^ s2_folded_gh_dup_3_hist_4_folded_hist[6]}
            : 8'h0)),
    .s2_FGH_src_hist_3_folded_hist
      ((_s2_predicted_fh_dup_T_187 ? s2_folded_gh_dup_3_hist_3_folded_hist : 8'h0)
       | (_s2_predicted_fh_dup_T_215
            ? {s2_folded_gh_dup_3_hist_3_folded_hist[6:0],
               io_resp_s2_full_pred_3_br_taken_mask_0
                 ^ (s2_last_br_num_oh_dup_3[0]
                    & s2_ahead_fh_oldest_bits_dup_3_afhob_2_bits_0
                    | s2_last_br_num_oh_dup_3[1]
                    & s2_ahead_fh_oldest_bits_dup_3_afhob_2_bits_1
                    | s2_last_br_num_oh_dup_3[2]
                    & s2_ahead_fh_oldest_bits_dup_3_afhob_2_bits_2)
                 ^ s2_folded_gh_dup_3_hist_3_folded_hist[7]}
            : 8'h0)
       | (_s2_predicted_fh_dup_T_243
            ? {s2_folded_gh_dup_3_hist_3_folded_hist[5:0],
               (s2_last_br_num_oh_dup_3[0] & s2_ahead_fh_oldest_bits_dup_3_afhob_2_bits_0
                | s2_last_br_num_oh_dup_3[1]
                & s2_ahead_fh_oldest_bits_dup_3_afhob_2_bits_1
                | s2_last_br_num_oh_dup_3[2]
                & s2_ahead_fh_oldest_bits_dup_3_afhob_2_bits_2)
                 ^ s2_folded_gh_dup_3_hist_3_folded_hist[7],
               io_resp_s2_full_pred_3_br_taken_mask_1
                 ^ (s2_last_br_num_oh_dup_3[0]
                    & s2_ahead_fh_oldest_bits_dup_3_afhob_2_bits_1
                    | s2_last_br_num_oh_dup_3[1]
                    & s2_ahead_fh_oldest_bits_dup_3_afhob_2_bits_2
                    | s2_last_br_num_oh_dup_3[2]
                    & s2_ahead_fh_oldest_bits_dup_3_afhob_2_bits_3)
                 ^ s2_folded_gh_dup_3_hist_3_folded_hist[6]}
            : 8'h0)),
    .s2_FGH_src_hist_2_folded_hist
      ((_s2_predicted_fh_dup_T_187 ? s2_folded_gh_dup_3_hist_2_folded_hist : 8'h0)
       | (_s2_predicted_fh_dup_T_215
            ? {s2_folded_gh_dup_3_hist_2_folded_hist[6:0],
               io_resp_s2_full_pred_3_br_taken_mask_0
                 ^ (s2_last_br_num_oh_dup_3[0]
                    & s2_ahead_fh_oldest_bits_dup_3_afhob_3_bits_0
                    | s2_last_br_num_oh_dup_3[1]
                    & s2_ahead_fh_oldest_bits_dup_3_afhob_3_bits_1
                    | s2_last_br_num_oh_dup_3[2]
                    & s2_ahead_fh_oldest_bits_dup_3_afhob_3_bits_2)
                 ^ s2_folded_gh_dup_3_hist_2_folded_hist[7]}
            : 8'h0)
       | (_s2_predicted_fh_dup_T_243
            ? {s2_folded_gh_dup_3_hist_2_folded_hist[5:0],
               (s2_last_br_num_oh_dup_3[0] & s2_ahead_fh_oldest_bits_dup_3_afhob_3_bits_0
                | s2_last_br_num_oh_dup_3[1]
                & s2_ahead_fh_oldest_bits_dup_3_afhob_3_bits_1
                | s2_last_br_num_oh_dup_3[2]
                & s2_ahead_fh_oldest_bits_dup_3_afhob_3_bits_2)
                 ^ s2_folded_gh_dup_3_hist_2_folded_hist[7],
               io_resp_s2_full_pred_3_br_taken_mask_1
                 ^ (s2_last_br_num_oh_dup_3[0]
                    & s2_ahead_fh_oldest_bits_dup_3_afhob_3_bits_1
                    | s2_last_br_num_oh_dup_3[1]
                    & s2_ahead_fh_oldest_bits_dup_3_afhob_3_bits_2
                    | s2_last_br_num_oh_dup_3[2]
                    & s2_ahead_fh_oldest_bits_dup_3_afhob_3_bits_3)
                 ^ s2_folded_gh_dup_3_hist_2_folded_hist[6]}
            : 8'h0)),
    .s2_FGH_src_hist_1_folded_hist
      ((_s2_predicted_fh_dup_T_187 ? s2_folded_gh_dup_3_hist_1_folded_hist : 11'h0)
       | (_s2_predicted_fh_dup_T_215
            ? {s2_folded_gh_dup_3_hist_1_folded_hist[9:2],
               (s2_last_br_num_oh_dup_3[0] & s2_ahead_fh_oldest_bits_dup_3_afhob_1_bits_0
                | s2_last_br_num_oh_dup_3[1]
                & s2_ahead_fh_oldest_bits_dup_3_afhob_1_bits_1
                | s2_last_br_num_oh_dup_3[2]
                & s2_ahead_fh_oldest_bits_dup_3_afhob_1_bits_2)
                 ^ s2_folded_gh_dup_3_hist_1_folded_hist[1],
               s2_folded_gh_dup_3_hist_1_folded_hist[0],
               io_resp_s2_full_pred_3_br_taken_mask_0
                 ^ s2_folded_gh_dup_3_hist_1_folded_hist[10]}
            : 11'h0)
       | (_s2_predicted_fh_dup_T_243
            ? {s2_folded_gh_dup_3_hist_1_folded_hist[8:2],
               (s2_last_br_num_oh_dup_3[0] & s2_ahead_fh_oldest_bits_dup_3_afhob_1_bits_0
                | s2_last_br_num_oh_dup_3[1]
                & s2_ahead_fh_oldest_bits_dup_3_afhob_1_bits_1
                | s2_last_br_num_oh_dup_3[2]
                & s2_ahead_fh_oldest_bits_dup_3_afhob_1_bits_2)
                 ^ s2_folded_gh_dup_3_hist_1_folded_hist[1],
               (s2_last_br_num_oh_dup_3[0] & s2_ahead_fh_oldest_bits_dup_3_afhob_1_bits_1
                | s2_last_br_num_oh_dup_3[1]
                & s2_ahead_fh_oldest_bits_dup_3_afhob_1_bits_2
                | s2_last_br_num_oh_dup_3[2]
                & s2_ahead_fh_oldest_bits_dup_3_afhob_1_bits_3)
                 ^ s2_folded_gh_dup_3_hist_1_folded_hist[0],
               s2_folded_gh_dup_3_hist_1_folded_hist[10],
               io_resp_s2_full_pred_3_br_taken_mask_1
                 ^ s2_folded_gh_dup_3_hist_1_folded_hist[9]}
            : 11'h0)),
    .s1_FGH_sel
      (io_s1_valid_dup_3 & ~io_s2_redirect_dup_3 & ~io_s3_redirect_dup_3
       & ~do_redirect_dup_next_valid_last_REG),
    .s1_FGH_src_hist_17_folded_hist
      ((_s1_predicted_fh_dup_T_187 ? s1_folded_gh_dup_3_hist_17_folded_hist : 11'h0)
       | (_s1_predicted_fh_dup_T_215
            ? {(s1_last_br_num_oh_dup_3[0] & s1_ahead_fh_oldest_bits_dup_3_afhob_2_bits_0
                | s1_last_br_num_oh_dup_3[1]
                & s1_ahead_fh_oldest_bits_dup_3_afhob_2_bits_1
                | s1_last_br_num_oh_dup_3[2]
                & s1_ahead_fh_oldest_bits_dup_3_afhob_2_bits_2)
                 ^ s1_folded_gh_dup_3_hist_17_folded_hist[9],
               s1_folded_gh_dup_3_hist_17_folded_hist[8:0],
               _s1_possible_predicted_fhs_dup_res_hist_17_new_folded_hist_newest_bits_masked_T_20
                 ^ s1_folded_gh_dup_3_hist_17_folded_hist[10]}
            : 11'h0)
       | (_s1_predicted_fh_dup_T_243
            ? {(s1_last_br_num_oh_dup_3[0] & s1_ahead_fh_oldest_bits_dup_3_afhob_2_bits_1
                | s1_last_br_num_oh_dup_3[1]
                & s1_ahead_fh_oldest_bits_dup_3_afhob_2_bits_2
                | s1_last_br_num_oh_dup_3[2]
                & s1_ahead_fh_oldest_bits_dup_3_afhob_2_bits_3)
                 ^ s1_folded_gh_dup_3_hist_17_folded_hist[8],
               s1_folded_gh_dup_3_hist_17_folded_hist[7:0],
               s1_folded_gh_dup_3_hist_17_folded_hist[10],
               _s1_possible_predicted_fhs_dup_res_hist_17_new_folded_hist_newest_bits_masked_T_23
                 ^ (s1_last_br_num_oh_dup_3[0]
                    & s1_ahead_fh_oldest_bits_dup_3_afhob_2_bits_0
                    | s1_last_br_num_oh_dup_3[1]
                    & s1_ahead_fh_oldest_bits_dup_3_afhob_2_bits_1
                    | s1_last_br_num_oh_dup_3[2]
                    & s1_ahead_fh_oldest_bits_dup_3_afhob_2_bits_2)
                 ^ s1_folded_gh_dup_3_hist_17_folded_hist[9]}
            : 11'h0)),
    .s1_FGH_src_hist_16_folded_hist
      ((_s1_predicted_fh_dup_T_187 ? s1_folded_gh_dup_3_hist_16_folded_hist : 11'h0)
       | (_s1_predicted_fh_dup_T_215
            ? {s1_folded_gh_dup_3_hist_16_folded_hist[9],
               (s1_last_br_num_oh_dup_3[0] & s1_ahead_fh_oldest_bits_dup_3_afhob_5_bits_0
                | s1_last_br_num_oh_dup_3[1]
                & s1_ahead_fh_oldest_bits_dup_3_afhob_5_bits_1
                | s1_last_br_num_oh_dup_3[2]
                & s1_ahead_fh_oldest_bits_dup_3_afhob_5_bits_2)
                 ^ s1_folded_gh_dup_3_hist_16_folded_hist[8],
               s1_folded_gh_dup_3_hist_16_folded_hist[7:0],
               _s1_possible_predicted_fhs_dup_res_hist_17_new_folded_hist_newest_bits_masked_T_20
                 ^ s1_folded_gh_dup_3_hist_16_folded_hist[10]}
            : 11'h0)
       | (_s1_predicted_fh_dup_T_243
            ? {(s1_last_br_num_oh_dup_3[0] & s1_ahead_fh_oldest_bits_dup_3_afhob_5_bits_0
                | s1_last_br_num_oh_dup_3[1]
                & s1_ahead_fh_oldest_bits_dup_3_afhob_5_bits_1
                | s1_last_br_num_oh_dup_3[2]
                & s1_ahead_fh_oldest_bits_dup_3_afhob_5_bits_2)
                 ^ s1_folded_gh_dup_3_hist_16_folded_hist[8],
               (s1_last_br_num_oh_dup_3[0] & s1_ahead_fh_oldest_bits_dup_3_afhob_5_bits_1
                | s1_last_br_num_oh_dup_3[1]
                & s1_ahead_fh_oldest_bits_dup_3_afhob_5_bits_2
                | s1_last_br_num_oh_dup_3[2]
                & s1_ahead_fh_oldest_bits_dup_3_afhob_5_bits_3)
                 ^ s1_folded_gh_dup_3_hist_16_folded_hist[7],
               s1_folded_gh_dup_3_hist_16_folded_hist[6:0],
               s1_folded_gh_dup_3_hist_16_folded_hist[10],
               _s1_possible_predicted_fhs_dup_res_hist_17_new_folded_hist_newest_bits_masked_T_23
                 ^ s1_folded_gh_dup_3_hist_16_folded_hist[9]}
            : 11'h0)),
    .s1_FGH_src_hist_15_folded_hist
      ((_s1_predicted_fh_dup_T_187 ? s1_folded_gh_dup_3_hist_15_folded_hist : 7'h0)
       | (_s1_predicted_fh_dup_T_215
            ? {(s1_last_br_num_oh_dup_3[0] & s1_ahead_fh_oldest_bits_dup_3_afhob_1_bits_0
                | s1_last_br_num_oh_dup_3[1]
                & s1_ahead_fh_oldest_bits_dup_3_afhob_1_bits_1
                | s1_last_br_num_oh_dup_3[2]
                & s1_ahead_fh_oldest_bits_dup_3_afhob_1_bits_2)
                 ^ s1_folded_gh_dup_3_hist_15_folded_hist[5],
               s1_folded_gh_dup_3_hist_15_folded_hist[4:0],
               _s1_possible_predicted_fhs_dup_res_hist_17_new_folded_hist_newest_bits_masked_T_20
                 ^ s1_folded_gh_dup_3_hist_15_folded_hist[6]}
            : 7'h0)
       | (_s1_predicted_fh_dup_T_243
            ? {(s1_last_br_num_oh_dup_3[0] & s1_ahead_fh_oldest_bits_dup_3_afhob_1_bits_1
                | s1_last_br_num_oh_dup_3[1]
                & s1_ahead_fh_oldest_bits_dup_3_afhob_1_bits_2
                | s1_last_br_num_oh_dup_3[2]
                & s1_ahead_fh_oldest_bits_dup_3_afhob_1_bits_3)
                 ^ s1_folded_gh_dup_3_hist_15_folded_hist[4],
               s1_folded_gh_dup_3_hist_15_folded_hist[3:0],
               s1_folded_gh_dup_3_hist_15_folded_hist[6],
               _s1_possible_predicted_fhs_dup_res_hist_17_new_folded_hist_newest_bits_masked_T_23
                 ^ (s1_last_br_num_oh_dup_3[0]
                    & s1_ahead_fh_oldest_bits_dup_3_afhob_1_bits_0
                    | s1_last_br_num_oh_dup_3[1]
                    & s1_ahead_fh_oldest_bits_dup_3_afhob_1_bits_1
                    | s1_last_br_num_oh_dup_3[2]
                    & s1_ahead_fh_oldest_bits_dup_3_afhob_1_bits_2)
                 ^ s1_folded_gh_dup_3_hist_15_folded_hist[5]}
            : 7'h0)),
    .s1_FGH_src_hist_14_folded_hist
      ((_s1_predicted_fh_dup_T_187
          ? {s1_folded_gh_dup_3_hist_14_folded_hist[7:1],
             s1_folded_gh_dup_3_hist_14_folded_hist[0]
               | _s1_possible_predicted_fhs_dup_T_277}
          : 8'h0)
       | (_s1_predicted_fh_dup_T_215
            ? {s1_folded_gh_dup_3_hist_14_folded_hist[6:0],
               _s1_possible_predicted_fhs_dup_res_hist_17_new_folded_hist_newest_bits_masked_T_20}
            : 8'h0)
       | (_s1_predicted_fh_dup_T_243
            ? {s1_folded_gh_dup_3_hist_14_folded_hist[5:0],
               1'h0,
               _s1_possible_predicted_fhs_dup_res_hist_17_new_folded_hist_newest_bits_masked_T_23}
            : 8'h0)),
    .s1_FGH_src_hist_13_folded_hist
      ((_s1_predicted_fh_dup_T_187 ? s1_folded_gh_dup_3_hist_13_folded_hist : 9'h0)
       | (_s1_predicted_fh_dup_T_215
            ? {s1_folded_gh_dup_3_hist_13_folded_hist[7:4],
               (s1_last_br_num_oh_dup_3[0] & s1_ahead_fh_oldest_bits_dup_3_afhob_1_bits_0
                | s1_last_br_num_oh_dup_3[1]
                & s1_ahead_fh_oldest_bits_dup_3_afhob_1_bits_1
                | s1_last_br_num_oh_dup_3[2]
                & s1_ahead_fh_oldest_bits_dup_3_afhob_1_bits_2)
                 ^ s1_folded_gh_dup_3_hist_13_folded_hist[3],
               s1_folded_gh_dup_3_hist_13_folded_hist[2:0],
               _s1_possible_predicted_fhs_dup_res_hist_17_new_folded_hist_newest_bits_masked_T_20
                 ^ s1_folded_gh_dup_3_hist_13_folded_hist[8]}
            : 9'h0)
       | (_s1_predicted_fh_dup_T_243
            ? {s1_folded_gh_dup_3_hist_13_folded_hist[6:4],
               (s1_last_br_num_oh_dup_3[0] & s1_ahead_fh_oldest_bits_dup_3_afhob_1_bits_0
                | s1_last_br_num_oh_dup_3[1]
                & s1_ahead_fh_oldest_bits_dup_3_afhob_1_bits_1
                | s1_last_br_num_oh_dup_3[2]
                & s1_ahead_fh_oldest_bits_dup_3_afhob_1_bits_2)
                 ^ s1_folded_gh_dup_3_hist_13_folded_hist[3],
               (s1_last_br_num_oh_dup_3[0] & s1_ahead_fh_oldest_bits_dup_3_afhob_1_bits_1
                | s1_last_br_num_oh_dup_3[1]
                & s1_ahead_fh_oldest_bits_dup_3_afhob_1_bits_2
                | s1_last_br_num_oh_dup_3[2]
                & s1_ahead_fh_oldest_bits_dup_3_afhob_1_bits_3)
                 ^ s1_folded_gh_dup_3_hist_13_folded_hist[2],
               s1_folded_gh_dup_3_hist_13_folded_hist[1:0],
               s1_folded_gh_dup_3_hist_13_folded_hist[8],
               _s1_possible_predicted_fhs_dup_res_hist_17_new_folded_hist_newest_bits_masked_T_23
                 ^ s1_folded_gh_dup_3_hist_13_folded_hist[7]}
            : 9'h0)),
    .s1_FGH_src_hist_12_folded_hist
      ((_s1_predicted_fh_dup_T_187
          ? {s1_folded_gh_dup_3_hist_12_folded_hist[3:1],
             s1_folded_gh_dup_3_hist_12_folded_hist[0]
               | _s1_possible_predicted_fhs_dup_T_277}
          : 4'h0)
       | (_s1_predicted_fh_dup_T_215
            ? {s1_folded_gh_dup_3_hist_12_folded_hist[2:0],
               _s1_possible_predicted_fhs_dup_res_hist_17_new_folded_hist_newest_bits_masked_T_20}
            : 4'h0)
       | (_s1_predicted_fh_dup_T_243
            ? {s1_folded_gh_dup_3_hist_12_folded_hist[1:0],
               1'h0,
               _s1_possible_predicted_fhs_dup_res_hist_17_new_folded_hist_newest_bits_masked_T_23}
            : 4'h0)),
    .s1_FGH_src_hist_11_folded_hist
      ((_s1_predicted_fh_dup_T_187 ? s1_folded_gh_dup_3_hist_11_folded_hist : 8'h0)
       | (_s1_predicted_fh_dup_T_215
            ? {s1_folded_gh_dup_3_hist_11_folded_hist[6:2],
               (s1_last_br_num_oh_dup_3[0] & s1_ahead_fh_oldest_bits_dup_3_afhob_0_bits_0
                | s1_last_br_num_oh_dup_3[1]
                & s1_ahead_fh_oldest_bits_dup_3_afhob_0_bits_1
                | s1_last_br_num_oh_dup_3[2]
                & s1_ahead_fh_oldest_bits_dup_3_afhob_0_bits_2)
                 ^ s1_folded_gh_dup_3_hist_11_folded_hist[1],
               s1_folded_gh_dup_3_hist_11_folded_hist[0],
               _s1_possible_predicted_fhs_dup_res_hist_17_new_folded_hist_newest_bits_masked_T_20
                 ^ s1_folded_gh_dup_3_hist_11_folded_hist[7]}
            : 8'h0)
       | (_s1_predicted_fh_dup_T_243
            ? {s1_folded_gh_dup_3_hist_11_folded_hist[5:2],
               (s1_last_br_num_oh_dup_3[0] & s1_ahead_fh_oldest_bits_dup_3_afhob_0_bits_0
                | s1_last_br_num_oh_dup_3[1]
                & s1_ahead_fh_oldest_bits_dup_3_afhob_0_bits_1
                | s1_last_br_num_oh_dup_3[2]
                & s1_ahead_fh_oldest_bits_dup_3_afhob_0_bits_2)
                 ^ s1_folded_gh_dup_3_hist_11_folded_hist[1],
               (s1_last_br_num_oh_dup_3[0] & s1_ahead_fh_oldest_bits_dup_3_afhob_0_bits_1
                | s1_last_br_num_oh_dup_3[1]
                & s1_ahead_fh_oldest_bits_dup_3_afhob_0_bits_2
                | s1_last_br_num_oh_dup_3[2]
                & s1_ahead_fh_oldest_bits_dup_3_afhob_0_bits_3)
                 ^ s1_folded_gh_dup_3_hist_11_folded_hist[0],
               s1_folded_gh_dup_3_hist_11_folded_hist[7],
               _s1_possible_predicted_fhs_dup_res_hist_17_new_folded_hist_newest_bits_masked_T_23
                 ^ s1_folded_gh_dup_3_hist_11_folded_hist[6]}
            : 8'h0)),
    .s1_FGH_src_hist_10_folded_hist
      ((_s1_predicted_fh_dup_T_187 ? s1_folded_gh_dup_3_hist_10_folded_hist : 9'h0)
       | (_s1_predicted_fh_dup_T_215
            ? {s1_folded_gh_dup_3_hist_10_folded_hist[7:5],
               (s1_last_br_num_oh_dup_3[0] & s1_ahead_fh_oldest_bits_dup_3_afhob_2_bits_0
                | s1_last_br_num_oh_dup_3[1]
                & s1_ahead_fh_oldest_bits_dup_3_afhob_2_bits_1
                | s1_last_br_num_oh_dup_3[2]
                & s1_ahead_fh_oldest_bits_dup_3_afhob_2_bits_2)
                 ^ s1_folded_gh_dup_3_hist_10_folded_hist[4],
               s1_folded_gh_dup_3_hist_10_folded_hist[3:0],
               _s1_possible_predicted_fhs_dup_res_hist_17_new_folded_hist_newest_bits_masked_T_20
                 ^ s1_folded_gh_dup_3_hist_10_folded_hist[8]}
            : 9'h0)
       | (_s1_predicted_fh_dup_T_243
            ? {s1_folded_gh_dup_3_hist_10_folded_hist[6:5],
               (s1_last_br_num_oh_dup_3[0] & s1_ahead_fh_oldest_bits_dup_3_afhob_2_bits_0
                | s1_last_br_num_oh_dup_3[1]
                & s1_ahead_fh_oldest_bits_dup_3_afhob_2_bits_1
                | s1_last_br_num_oh_dup_3[2]
                & s1_ahead_fh_oldest_bits_dup_3_afhob_2_bits_2)
                 ^ s1_folded_gh_dup_3_hist_10_folded_hist[4],
               (s1_last_br_num_oh_dup_3[0] & s1_ahead_fh_oldest_bits_dup_3_afhob_2_bits_1
                | s1_last_br_num_oh_dup_3[1]
                & s1_ahead_fh_oldest_bits_dup_3_afhob_2_bits_2
                | s1_last_br_num_oh_dup_3[2]
                & s1_ahead_fh_oldest_bits_dup_3_afhob_2_bits_3)
                 ^ s1_folded_gh_dup_3_hist_10_folded_hist[3],
               s1_folded_gh_dup_3_hist_10_folded_hist[2:0],
               s1_folded_gh_dup_3_hist_10_folded_hist[8],
               _s1_possible_predicted_fhs_dup_res_hist_17_new_folded_hist_newest_bits_masked_T_23
                 ^ s1_folded_gh_dup_3_hist_10_folded_hist[7]}
            : 9'h0)),
    .s1_FGH_src_hist_9_folded_hist
      ((_s1_predicted_fh_dup_T_187 ? s1_folded_gh_dup_3_hist_9_folded_hist : 7'h0)
       | (_s1_predicted_fh_dup_T_215
            ? {s1_folded_gh_dup_3_hist_9_folded_hist[5:4],
               (s1_last_br_num_oh_dup_3[0] & s1_ahead_fh_oldest_bits_dup_3_afhob_2_bits_0
                | s1_last_br_num_oh_dup_3[1]
                & s1_ahead_fh_oldest_bits_dup_3_afhob_2_bits_1
                | s1_last_br_num_oh_dup_3[2]
                & s1_ahead_fh_oldest_bits_dup_3_afhob_2_bits_2)
                 ^ s1_folded_gh_dup_3_hist_9_folded_hist[3],
               s1_folded_gh_dup_3_hist_9_folded_hist[2:0],
               _s1_possible_predicted_fhs_dup_res_hist_17_new_folded_hist_newest_bits_masked_T_20
                 ^ s1_folded_gh_dup_3_hist_9_folded_hist[6]}
            : 7'h0)
       | (_s1_predicted_fh_dup_T_243
            ? {s1_folded_gh_dup_3_hist_9_folded_hist[4],
               (s1_last_br_num_oh_dup_3[0] & s1_ahead_fh_oldest_bits_dup_3_afhob_2_bits_0
                | s1_last_br_num_oh_dup_3[1]
                & s1_ahead_fh_oldest_bits_dup_3_afhob_2_bits_1
                | s1_last_br_num_oh_dup_3[2]
                & s1_ahead_fh_oldest_bits_dup_3_afhob_2_bits_2)
                 ^ s1_folded_gh_dup_3_hist_9_folded_hist[3],
               (s1_last_br_num_oh_dup_3[0] & s1_ahead_fh_oldest_bits_dup_3_afhob_2_bits_1
                | s1_last_br_num_oh_dup_3[1]
                & s1_ahead_fh_oldest_bits_dup_3_afhob_2_bits_2
                | s1_last_br_num_oh_dup_3[2]
                & s1_ahead_fh_oldest_bits_dup_3_afhob_2_bits_3)
                 ^ s1_folded_gh_dup_3_hist_9_folded_hist[2],
               s1_folded_gh_dup_3_hist_9_folded_hist[1:0],
               s1_folded_gh_dup_3_hist_9_folded_hist[6],
               _s1_possible_predicted_fhs_dup_res_hist_17_new_folded_hist_newest_bits_masked_T_23
                 ^ s1_folded_gh_dup_3_hist_9_folded_hist[5]}
            : 7'h0)),
    .s1_FGH_src_hist_8_folded_hist
      ((_s1_predicted_fh_dup_T_187 ? s1_folded_gh_dup_3_hist_8_folded_hist : 8'h0)
       | (_s1_predicted_fh_dup_T_215
            ? {(s1_last_br_num_oh_dup_3[0] & s1_ahead_fh_oldest_bits_dup_3_afhob_5_bits_0
                | s1_last_br_num_oh_dup_3[1]
                & s1_ahead_fh_oldest_bits_dup_3_afhob_5_bits_1
                | s1_last_br_num_oh_dup_3[2]
                & s1_ahead_fh_oldest_bits_dup_3_afhob_5_bits_2)
                 ^ s1_folded_gh_dup_3_hist_8_folded_hist[6],
               s1_folded_gh_dup_3_hist_8_folded_hist[5:0],
               _s1_possible_predicted_fhs_dup_res_hist_17_new_folded_hist_newest_bits_masked_T_20
                 ^ s1_folded_gh_dup_3_hist_8_folded_hist[7]}
            : 8'h0)
       | (_s1_predicted_fh_dup_T_243
            ? {(s1_last_br_num_oh_dup_3[0] & s1_ahead_fh_oldest_bits_dup_3_afhob_5_bits_1
                | s1_last_br_num_oh_dup_3[1]
                & s1_ahead_fh_oldest_bits_dup_3_afhob_5_bits_2
                | s1_last_br_num_oh_dup_3[2]
                & s1_ahead_fh_oldest_bits_dup_3_afhob_5_bits_3)
                 ^ s1_folded_gh_dup_3_hist_8_folded_hist[5],
               s1_folded_gh_dup_3_hist_8_folded_hist[4:0],
               s1_folded_gh_dup_3_hist_8_folded_hist[7],
               _s1_possible_predicted_fhs_dup_res_hist_17_new_folded_hist_newest_bits_masked_T_23
                 ^ (s1_last_br_num_oh_dup_3[0]
                    & s1_ahead_fh_oldest_bits_dup_3_afhob_5_bits_0
                    | s1_last_br_num_oh_dup_3[1]
                    & s1_ahead_fh_oldest_bits_dup_3_afhob_5_bits_1
                    | s1_last_br_num_oh_dup_3[2]
                    & s1_ahead_fh_oldest_bits_dup_3_afhob_5_bits_2)
                 ^ s1_folded_gh_dup_3_hist_8_folded_hist[6]}
            : 8'h0)),
    .s1_FGH_src_hist_7_folded_hist
      ((_s1_predicted_fh_dup_T_187 ? s1_folded_gh_dup_3_hist_7_folded_hist : 7'h0)
       | (_s1_predicted_fh_dup_T_215
            ? {s1_folded_gh_dup_3_hist_7_folded_hist[5:1],
               (s1_last_br_num_oh_dup_3[0] & s1_ahead_fh_oldest_bits_dup_3_afhob_4_bits_0
                | s1_last_br_num_oh_dup_3[1]
                & s1_ahead_fh_oldest_bits_dup_3_afhob_4_bits_1
                | s1_last_br_num_oh_dup_3[2]
                & s1_ahead_fh_oldest_bits_dup_3_afhob_4_bits_2)
                 ^ s1_folded_gh_dup_3_hist_7_folded_hist[0],
               _s1_possible_predicted_fhs_dup_res_hist_17_new_folded_hist_newest_bits_masked_T_20
                 ^ s1_folded_gh_dup_3_hist_7_folded_hist[6]}
            : 7'h0)
       | (_s1_predicted_fh_dup_T_243
            ? {s1_folded_gh_dup_3_hist_7_folded_hist[4:1],
               (s1_last_br_num_oh_dup_3[0] & s1_ahead_fh_oldest_bits_dup_3_afhob_4_bits_0
                | s1_last_br_num_oh_dup_3[1]
                & s1_ahead_fh_oldest_bits_dup_3_afhob_4_bits_1
                | s1_last_br_num_oh_dup_3[2]
                & s1_ahead_fh_oldest_bits_dup_3_afhob_4_bits_2)
                 ^ s1_folded_gh_dup_3_hist_7_folded_hist[0],
               1'h0,
               _s1_possible_predicted_fhs_dup_res_hist_17_new_folded_hist_newest_bits_masked_T_23
                 ^ s1_folded_gh_dup_3_hist_7_folded_hist[5]}
            : 7'h0)),
    .s1_FGH_src_hist_6_folded_hist
      ((_s1_predicted_fh_dup_T_187 ? s1_folded_gh_dup_3_hist_6_folded_hist : 9'h0)
       | (_s1_predicted_fh_dup_T_215
            ? {s1_folded_gh_dup_3_hist_6_folded_hist[7],
               (s1_last_br_num_oh_dup_3[0] & s1_ahead_fh_oldest_bits_dup_3_afhob_3_bits_0
                | s1_last_br_num_oh_dup_3[1]
                & s1_ahead_fh_oldest_bits_dup_3_afhob_3_bits_1
                | s1_last_br_num_oh_dup_3[2]
                & s1_ahead_fh_oldest_bits_dup_3_afhob_3_bits_2)
                 ^ s1_folded_gh_dup_3_hist_6_folded_hist[6],
               s1_folded_gh_dup_3_hist_6_folded_hist[5:0],
               _s1_possible_predicted_fhs_dup_res_hist_17_new_folded_hist_newest_bits_masked_T_20
                 ^ s1_folded_gh_dup_3_hist_6_folded_hist[8]}
            : 9'h0)
       | (_s1_predicted_fh_dup_T_243
            ? {(s1_last_br_num_oh_dup_3[0] & s1_ahead_fh_oldest_bits_dup_3_afhob_3_bits_0
                | s1_last_br_num_oh_dup_3[1]
                & s1_ahead_fh_oldest_bits_dup_3_afhob_3_bits_1
                | s1_last_br_num_oh_dup_3[2]
                & s1_ahead_fh_oldest_bits_dup_3_afhob_3_bits_2)
                 ^ s1_folded_gh_dup_3_hist_6_folded_hist[6],
               (s1_last_br_num_oh_dup_3[0] & s1_ahead_fh_oldest_bits_dup_3_afhob_3_bits_1
                | s1_last_br_num_oh_dup_3[1]
                & s1_ahead_fh_oldest_bits_dup_3_afhob_3_bits_2
                | s1_last_br_num_oh_dup_3[2]
                & s1_ahead_fh_oldest_bits_dup_3_afhob_3_bits_3)
                 ^ s1_folded_gh_dup_3_hist_6_folded_hist[5],
               s1_folded_gh_dup_3_hist_6_folded_hist[4:0],
               s1_folded_gh_dup_3_hist_6_folded_hist[8],
               _s1_possible_predicted_fhs_dup_res_hist_17_new_folded_hist_newest_bits_masked_T_23
                 ^ s1_folded_gh_dup_3_hist_6_folded_hist[7]}
            : 9'h0)),
    .s1_FGH_src_hist_5_folded_hist
      ((_s1_predicted_fh_dup_T_187 ? s1_folded_gh_dup_3_hist_5_folded_hist : 7'h0)
       | (_s1_predicted_fh_dup_T_215
            ? {s1_folded_gh_dup_3_hist_5_folded_hist[5:0],
               _s1_possible_predicted_fhs_dup_res_hist_17_new_folded_hist_newest_bits_masked_T_20
                 ^ (s1_last_br_num_oh_dup_3[0]
                    & s1_ahead_fh_oldest_bits_dup_3_afhob_5_bits_0
                    | s1_last_br_num_oh_dup_3[1]
                    & s1_ahead_fh_oldest_bits_dup_3_afhob_5_bits_1
                    | s1_last_br_num_oh_dup_3[2]
                    & s1_ahead_fh_oldest_bits_dup_3_afhob_5_bits_2)
                 ^ s1_folded_gh_dup_3_hist_5_folded_hist[6]}
            : 7'h0)
       | (_s1_predicted_fh_dup_T_243
            ? {s1_folded_gh_dup_3_hist_5_folded_hist[4:0],
               (s1_last_br_num_oh_dup_3[0] & s1_ahead_fh_oldest_bits_dup_3_afhob_5_bits_0
                | s1_last_br_num_oh_dup_3[1]
                & s1_ahead_fh_oldest_bits_dup_3_afhob_5_bits_1
                | s1_last_br_num_oh_dup_3[2]
                & s1_ahead_fh_oldest_bits_dup_3_afhob_5_bits_2)
                 ^ s1_folded_gh_dup_3_hist_5_folded_hist[6],
               _s1_possible_predicted_fhs_dup_res_hist_17_new_folded_hist_newest_bits_masked_T_23
                 ^ (s1_last_br_num_oh_dup_3[0]
                    & s1_ahead_fh_oldest_bits_dup_3_afhob_5_bits_1
                    | s1_last_br_num_oh_dup_3[1]
                    & s1_ahead_fh_oldest_bits_dup_3_afhob_5_bits_2
                    | s1_last_br_num_oh_dup_3[2]
                    & s1_ahead_fh_oldest_bits_dup_3_afhob_5_bits_3)
                 ^ s1_folded_gh_dup_3_hist_5_folded_hist[5]}
            : 7'h0)),
    .s1_FGH_src_hist_4_folded_hist
      ((_s1_predicted_fh_dup_T_187 ? s1_folded_gh_dup_3_hist_4_folded_hist : 8'h0)
       | (_s1_predicted_fh_dup_T_215
            ? {s1_folded_gh_dup_3_hist_4_folded_hist[6:5],
               (s1_last_br_num_oh_dup_3[0] & s1_ahead_fh_oldest_bits_dup_3_afhob_1_bits_0
                | s1_last_br_num_oh_dup_3[1]
                & s1_ahead_fh_oldest_bits_dup_3_afhob_1_bits_1
                | s1_last_br_num_oh_dup_3[2]
                & s1_ahead_fh_oldest_bits_dup_3_afhob_1_bits_2)
                 ^ s1_folded_gh_dup_3_hist_4_folded_hist[4],
               s1_folded_gh_dup_3_hist_4_folded_hist[3:0],
               _s1_possible_predicted_fhs_dup_res_hist_17_new_folded_hist_newest_bits_masked_T_20
                 ^ s1_folded_gh_dup_3_hist_4_folded_hist[7]}
            : 8'h0)
       | (_s1_predicted_fh_dup_T_243
            ? {s1_folded_gh_dup_3_hist_4_folded_hist[5],
               (s1_last_br_num_oh_dup_3[0] & s1_ahead_fh_oldest_bits_dup_3_afhob_1_bits_0
                | s1_last_br_num_oh_dup_3[1]
                & s1_ahead_fh_oldest_bits_dup_3_afhob_1_bits_1
                | s1_last_br_num_oh_dup_3[2]
                & s1_ahead_fh_oldest_bits_dup_3_afhob_1_bits_2)
                 ^ s1_folded_gh_dup_3_hist_4_folded_hist[4],
               (s1_last_br_num_oh_dup_3[0] & s1_ahead_fh_oldest_bits_dup_3_afhob_1_bits_1
                | s1_last_br_num_oh_dup_3[1]
                & s1_ahead_fh_oldest_bits_dup_3_afhob_1_bits_2
                | s1_last_br_num_oh_dup_3[2]
                & s1_ahead_fh_oldest_bits_dup_3_afhob_1_bits_3)
                 ^ s1_folded_gh_dup_3_hist_4_folded_hist[3],
               s1_folded_gh_dup_3_hist_4_folded_hist[2:0],
               s1_folded_gh_dup_3_hist_4_folded_hist[7],
               _s1_possible_predicted_fhs_dup_res_hist_17_new_folded_hist_newest_bits_masked_T_23
                 ^ s1_folded_gh_dup_3_hist_4_folded_hist[6]}
            : 8'h0)),
    .s1_FGH_src_hist_3_folded_hist
      ((_s1_predicted_fh_dup_T_187 ? s1_folded_gh_dup_3_hist_3_folded_hist : 8'h0)
       | (_s1_predicted_fh_dup_T_215
            ? {s1_folded_gh_dup_3_hist_3_folded_hist[6:0],
               _s1_possible_predicted_fhs_dup_res_hist_17_new_folded_hist_newest_bits_masked_T_20
                 ^ (s1_last_br_num_oh_dup_3[0]
                    & s1_ahead_fh_oldest_bits_dup_3_afhob_2_bits_0
                    | s1_last_br_num_oh_dup_3[1]
                    & s1_ahead_fh_oldest_bits_dup_3_afhob_2_bits_1
                    | s1_last_br_num_oh_dup_3[2]
                    & s1_ahead_fh_oldest_bits_dup_3_afhob_2_bits_2)
                 ^ s1_folded_gh_dup_3_hist_3_folded_hist[7]}
            : 8'h0)
       | (_s1_predicted_fh_dup_T_243
            ? {s1_folded_gh_dup_3_hist_3_folded_hist[5:0],
               (s1_last_br_num_oh_dup_3[0] & s1_ahead_fh_oldest_bits_dup_3_afhob_2_bits_0
                | s1_last_br_num_oh_dup_3[1]
                & s1_ahead_fh_oldest_bits_dup_3_afhob_2_bits_1
                | s1_last_br_num_oh_dup_3[2]
                & s1_ahead_fh_oldest_bits_dup_3_afhob_2_bits_2)
                 ^ s1_folded_gh_dup_3_hist_3_folded_hist[7],
               _s1_possible_predicted_fhs_dup_res_hist_17_new_folded_hist_newest_bits_masked_T_23
                 ^ (s1_last_br_num_oh_dup_3[0]
                    & s1_ahead_fh_oldest_bits_dup_3_afhob_2_bits_1
                    | s1_last_br_num_oh_dup_3[1]
                    & s1_ahead_fh_oldest_bits_dup_3_afhob_2_bits_2
                    | s1_last_br_num_oh_dup_3[2]
                    & s1_ahead_fh_oldest_bits_dup_3_afhob_2_bits_3)
                 ^ s1_folded_gh_dup_3_hist_3_folded_hist[6]}
            : 8'h0)),
    .s1_FGH_src_hist_2_folded_hist
      ((_s1_predicted_fh_dup_T_187 ? s1_folded_gh_dup_3_hist_2_folded_hist : 8'h0)
       | (_s1_predicted_fh_dup_T_215
            ? {s1_folded_gh_dup_3_hist_2_folded_hist[6:0],
               _s1_possible_predicted_fhs_dup_res_hist_17_new_folded_hist_newest_bits_masked_T_20
                 ^ (s1_last_br_num_oh_dup_3[0]
                    & s1_ahead_fh_oldest_bits_dup_3_afhob_3_bits_0
                    | s1_last_br_num_oh_dup_3[1]
                    & s1_ahead_fh_oldest_bits_dup_3_afhob_3_bits_1
                    | s1_last_br_num_oh_dup_3[2]
                    & s1_ahead_fh_oldest_bits_dup_3_afhob_3_bits_2)
                 ^ s1_folded_gh_dup_3_hist_2_folded_hist[7]}
            : 8'h0)
       | (_s1_predicted_fh_dup_T_243
            ? {s1_folded_gh_dup_3_hist_2_folded_hist[5:0],
               (s1_last_br_num_oh_dup_3[0] & s1_ahead_fh_oldest_bits_dup_3_afhob_3_bits_0
                | s1_last_br_num_oh_dup_3[1]
                & s1_ahead_fh_oldest_bits_dup_3_afhob_3_bits_1
                | s1_last_br_num_oh_dup_3[2]
                & s1_ahead_fh_oldest_bits_dup_3_afhob_3_bits_2)
                 ^ s1_folded_gh_dup_3_hist_2_folded_hist[7],
               _s1_possible_predicted_fhs_dup_res_hist_17_new_folded_hist_newest_bits_masked_T_23
                 ^ (s1_last_br_num_oh_dup_3[0]
                    & s1_ahead_fh_oldest_bits_dup_3_afhob_3_bits_1
                    | s1_last_br_num_oh_dup_3[1]
                    & s1_ahead_fh_oldest_bits_dup_3_afhob_3_bits_2
                    | s1_last_br_num_oh_dup_3[2]
                    & s1_ahead_fh_oldest_bits_dup_3_afhob_3_bits_3)
                 ^ s1_folded_gh_dup_3_hist_2_folded_hist[6]}
            : 8'h0)),
    .s1_FGH_src_hist_1_folded_hist
      ((_s1_predicted_fh_dup_T_187 ? s1_folded_gh_dup_3_hist_1_folded_hist : 11'h0)
       | (_s1_predicted_fh_dup_T_215
            ? {s1_folded_gh_dup_3_hist_1_folded_hist[9:2],
               (s1_last_br_num_oh_dup_3[0] & s1_ahead_fh_oldest_bits_dup_3_afhob_1_bits_0
                | s1_last_br_num_oh_dup_3[1]
                & s1_ahead_fh_oldest_bits_dup_3_afhob_1_bits_1
                | s1_last_br_num_oh_dup_3[2]
                & s1_ahead_fh_oldest_bits_dup_3_afhob_1_bits_2)
                 ^ s1_folded_gh_dup_3_hist_1_folded_hist[1],
               s1_folded_gh_dup_3_hist_1_folded_hist[0],
               _s1_possible_predicted_fhs_dup_res_hist_17_new_folded_hist_newest_bits_masked_T_20
                 ^ s1_folded_gh_dup_3_hist_1_folded_hist[10]}
            : 11'h0)
       | (_s1_predicted_fh_dup_T_243
            ? {s1_folded_gh_dup_3_hist_1_folded_hist[8:2],
               (s1_last_br_num_oh_dup_3[0] & s1_ahead_fh_oldest_bits_dup_3_afhob_1_bits_0
                | s1_last_br_num_oh_dup_3[1]
                & s1_ahead_fh_oldest_bits_dup_3_afhob_1_bits_1
                | s1_last_br_num_oh_dup_3[2]
                & s1_ahead_fh_oldest_bits_dup_3_afhob_1_bits_2)
                 ^ s1_folded_gh_dup_3_hist_1_folded_hist[1],
               (s1_last_br_num_oh_dup_3[0] & s1_ahead_fh_oldest_bits_dup_3_afhob_1_bits_1
                | s1_last_br_num_oh_dup_3[1]
                & s1_ahead_fh_oldest_bits_dup_3_afhob_1_bits_2
                | s1_last_br_num_oh_dup_3[2]
                & s1_ahead_fh_oldest_bits_dup_3_afhob_1_bits_3)
                 ^ s1_folded_gh_dup_3_hist_1_folded_hist[0],
               s1_folded_gh_dup_3_hist_1_folded_hist[10],
               _s1_possible_predicted_fhs_dup_res_hist_17_new_folded_hist_newest_bits_masked_T_23
                 ^ s1_folded_gh_dup_3_hist_1_folded_hist[9]}
            : 11'h0)),
    .s3_FGH_sel
      (io_s3_redirect_dup_3 & ~do_redirect_dup_next_valid_last_REG),
    .s3_FGH_src_hist_17_folded_hist
      ((_s3_predicted_fh_dup_T_187 ? s3_folded_gh_dup_3_hist_17_folded_hist : 11'h0)
       | (_s3_predicted_fh_dup_T_215
            ? {(s3_last_br_num_oh_dup_3[0] & s3_ahead_fh_oldest_bits_dup_3_afhob_2_bits_0
                | s3_last_br_num_oh_dup_3[1]
                & s3_ahead_fh_oldest_bits_dup_3_afhob_2_bits_1
                | s3_last_br_num_oh_dup_3[2]
                & s3_ahead_fh_oldest_bits_dup_3_afhob_2_bits_2)
                 ^ s3_folded_gh_dup_3_hist_17_folded_hist[9],
               s3_folded_gh_dup_3_hist_17_folded_hist[8:0],
               io_resp_s3_full_pred_3_br_taken_mask_0
                 ^ s3_folded_gh_dup_3_hist_17_folded_hist[10]}
            : 11'h0)
       | (_s3_predicted_fh_dup_T_243
            ? {(s3_last_br_num_oh_dup_3[0] & s3_ahead_fh_oldest_bits_dup_3_afhob_2_bits_1
                | s3_last_br_num_oh_dup_3[1]
                & s3_ahead_fh_oldest_bits_dup_3_afhob_2_bits_2
                | s3_last_br_num_oh_dup_3[2]
                & s3_ahead_fh_oldest_bits_dup_3_afhob_2_bits_3)
                 ^ s3_folded_gh_dup_3_hist_17_folded_hist[8],
               s3_folded_gh_dup_3_hist_17_folded_hist[7:0],
               s3_folded_gh_dup_3_hist_17_folded_hist[10],
               io_resp_s3_full_pred_3_br_taken_mask_1
                 ^ (s3_last_br_num_oh_dup_3[0]
                    & s3_ahead_fh_oldest_bits_dup_3_afhob_2_bits_0
                    | s3_last_br_num_oh_dup_3[1]
                    & s3_ahead_fh_oldest_bits_dup_3_afhob_2_bits_1
                    | s3_last_br_num_oh_dup_3[2]
                    & s3_ahead_fh_oldest_bits_dup_3_afhob_2_bits_2)
                 ^ s3_folded_gh_dup_3_hist_17_folded_hist[9]}
            : 11'h0)),
    .s3_FGH_src_hist_16_folded_hist
      ((_s3_predicted_fh_dup_T_187 ? s3_folded_gh_dup_3_hist_16_folded_hist : 11'h0)
       | (_s3_predicted_fh_dup_T_215
            ? {s3_folded_gh_dup_3_hist_16_folded_hist[9],
               (s3_last_br_num_oh_dup_3[0] & s3_ahead_fh_oldest_bits_dup_3_afhob_5_bits_0
                | s3_last_br_num_oh_dup_3[1]
                & s3_ahead_fh_oldest_bits_dup_3_afhob_5_bits_1
                | s3_last_br_num_oh_dup_3[2]
                & s3_ahead_fh_oldest_bits_dup_3_afhob_5_bits_2)
                 ^ s3_folded_gh_dup_3_hist_16_folded_hist[8],
               s3_folded_gh_dup_3_hist_16_folded_hist[7:0],
               io_resp_s3_full_pred_3_br_taken_mask_0
                 ^ s3_folded_gh_dup_3_hist_16_folded_hist[10]}
            : 11'h0)
       | (_s3_predicted_fh_dup_T_243
            ? {(s3_last_br_num_oh_dup_3[0] & s3_ahead_fh_oldest_bits_dup_3_afhob_5_bits_0
                | s3_last_br_num_oh_dup_3[1]
                & s3_ahead_fh_oldest_bits_dup_3_afhob_5_bits_1
                | s3_last_br_num_oh_dup_3[2]
                & s3_ahead_fh_oldest_bits_dup_3_afhob_5_bits_2)
                 ^ s3_folded_gh_dup_3_hist_16_folded_hist[8],
               (s3_last_br_num_oh_dup_3[0] & s3_ahead_fh_oldest_bits_dup_3_afhob_5_bits_1
                | s3_last_br_num_oh_dup_3[1]
                & s3_ahead_fh_oldest_bits_dup_3_afhob_5_bits_2
                | s3_last_br_num_oh_dup_3[2]
                & s3_ahead_fh_oldest_bits_dup_3_afhob_5_bits_3)
                 ^ s3_folded_gh_dup_3_hist_16_folded_hist[7],
               s3_folded_gh_dup_3_hist_16_folded_hist[6:0],
               s3_folded_gh_dup_3_hist_16_folded_hist[10],
               io_resp_s3_full_pred_3_br_taken_mask_1
                 ^ s3_folded_gh_dup_3_hist_16_folded_hist[9]}
            : 11'h0)),
    .s3_FGH_src_hist_15_folded_hist
      ((_s3_predicted_fh_dup_T_187 ? s3_folded_gh_dup_3_hist_15_folded_hist : 7'h0)
       | (_s3_predicted_fh_dup_T_215
            ? {(s3_last_br_num_oh_dup_3[0] & s3_ahead_fh_oldest_bits_dup_3_afhob_1_bits_0
                | s3_last_br_num_oh_dup_3[1]
                & s3_ahead_fh_oldest_bits_dup_3_afhob_1_bits_1
                | s3_last_br_num_oh_dup_3[2]
                & s3_ahead_fh_oldest_bits_dup_3_afhob_1_bits_2)
                 ^ s3_folded_gh_dup_3_hist_15_folded_hist[5],
               s3_folded_gh_dup_3_hist_15_folded_hist[4:0],
               io_resp_s3_full_pred_3_br_taken_mask_0
                 ^ s3_folded_gh_dup_3_hist_15_folded_hist[6]}
            : 7'h0)
       | (_s3_predicted_fh_dup_T_243
            ? {(s3_last_br_num_oh_dup_3[0] & s3_ahead_fh_oldest_bits_dup_3_afhob_1_bits_1
                | s3_last_br_num_oh_dup_3[1]
                & s3_ahead_fh_oldest_bits_dup_3_afhob_1_bits_2
                | s3_last_br_num_oh_dup_3[2]
                & s3_ahead_fh_oldest_bits_dup_3_afhob_1_bits_3)
                 ^ s3_folded_gh_dup_3_hist_15_folded_hist[4],
               s3_folded_gh_dup_3_hist_15_folded_hist[3:0],
               s3_folded_gh_dup_3_hist_15_folded_hist[6],
               io_resp_s3_full_pred_3_br_taken_mask_1
                 ^ (s3_last_br_num_oh_dup_3[0]
                    & s3_ahead_fh_oldest_bits_dup_3_afhob_1_bits_0
                    | s3_last_br_num_oh_dup_3[1]
                    & s3_ahead_fh_oldest_bits_dup_3_afhob_1_bits_1
                    | s3_last_br_num_oh_dup_3[2]
                    & s3_ahead_fh_oldest_bits_dup_3_afhob_1_bits_2)
                 ^ s3_folded_gh_dup_3_hist_15_folded_hist[5]}
            : 7'h0)),
    .s3_FGH_src_hist_14_folded_hist
      ((_s3_predicted_fh_dup_T_187 ? s3_folded_gh_dup_3_hist_14_folded_hist : 8'h0)
       | (_s3_predicted_fh_dup_T_215
            ? {s3_folded_gh_dup_3_hist_14_folded_hist[6:0],
               io_resp_s3_full_pred_3_br_taken_mask_0}
            : 8'h0)
       | (_s3_predicted_fh_dup_T_243
            ? {s3_folded_gh_dup_3_hist_14_folded_hist[5:0],
               1'h0,
               io_resp_s3_full_pred_3_br_taken_mask_1}
            : 8'h0)),
    .s3_FGH_src_hist_13_folded_hist
      ((_s3_predicted_fh_dup_T_187 ? s3_folded_gh_dup_3_hist_13_folded_hist : 9'h0)
       | (_s3_predicted_fh_dup_T_215
            ? {s3_folded_gh_dup_3_hist_13_folded_hist[7:4],
               (s3_last_br_num_oh_dup_3[0] & s3_ahead_fh_oldest_bits_dup_3_afhob_1_bits_0
                | s3_last_br_num_oh_dup_3[1]
                & s3_ahead_fh_oldest_bits_dup_3_afhob_1_bits_1
                | s3_last_br_num_oh_dup_3[2]
                & s3_ahead_fh_oldest_bits_dup_3_afhob_1_bits_2)
                 ^ s3_folded_gh_dup_3_hist_13_folded_hist[3],
               s3_folded_gh_dup_3_hist_13_folded_hist[2:0],
               io_resp_s3_full_pred_3_br_taken_mask_0
                 ^ s3_folded_gh_dup_3_hist_13_folded_hist[8]}
            : 9'h0)
       | (_s3_predicted_fh_dup_T_243
            ? {s3_folded_gh_dup_3_hist_13_folded_hist[6:4],
               (s3_last_br_num_oh_dup_3[0] & s3_ahead_fh_oldest_bits_dup_3_afhob_1_bits_0
                | s3_last_br_num_oh_dup_3[1]
                & s3_ahead_fh_oldest_bits_dup_3_afhob_1_bits_1
                | s3_last_br_num_oh_dup_3[2]
                & s3_ahead_fh_oldest_bits_dup_3_afhob_1_bits_2)
                 ^ s3_folded_gh_dup_3_hist_13_folded_hist[3],
               (s3_last_br_num_oh_dup_3[0] & s3_ahead_fh_oldest_bits_dup_3_afhob_1_bits_1
                | s3_last_br_num_oh_dup_3[1]
                & s3_ahead_fh_oldest_bits_dup_3_afhob_1_bits_2
                | s3_last_br_num_oh_dup_3[2]
                & s3_ahead_fh_oldest_bits_dup_3_afhob_1_bits_3)
                 ^ s3_folded_gh_dup_3_hist_13_folded_hist[2],
               s3_folded_gh_dup_3_hist_13_folded_hist[1:0],
               s3_folded_gh_dup_3_hist_13_folded_hist[8],
               io_resp_s3_full_pred_3_br_taken_mask_1
                 ^ s3_folded_gh_dup_3_hist_13_folded_hist[7]}
            : 9'h0)),
    .s3_FGH_src_hist_12_folded_hist
      ((_s3_predicted_fh_dup_T_187 ? s3_folded_gh_dup_3_hist_12_folded_hist : 4'h0)
       | (_s3_predicted_fh_dup_T_215
            ? {s3_folded_gh_dup_3_hist_12_folded_hist[2:0],
               io_resp_s3_full_pred_3_br_taken_mask_0}
            : 4'h0)
       | (_s3_predicted_fh_dup_T_243
            ? {s3_folded_gh_dup_3_hist_12_folded_hist[1:0],
               1'h0,
               io_resp_s3_full_pred_3_br_taken_mask_1}
            : 4'h0)),
    .s3_FGH_src_hist_11_folded_hist
      ((_s3_predicted_fh_dup_T_187 ? s3_folded_gh_dup_3_hist_11_folded_hist : 8'h0)
       | (_s3_predicted_fh_dup_T_215
            ? {s3_folded_gh_dup_3_hist_11_folded_hist[6:2],
               (s3_last_br_num_oh_dup_3[0] & s3_ahead_fh_oldest_bits_dup_3_afhob_0_bits_0
                | s3_last_br_num_oh_dup_3[1]
                & s3_ahead_fh_oldest_bits_dup_3_afhob_0_bits_1
                | s3_last_br_num_oh_dup_3[2]
                & s3_ahead_fh_oldest_bits_dup_3_afhob_0_bits_2)
                 ^ s3_folded_gh_dup_3_hist_11_folded_hist[1],
               s3_folded_gh_dup_3_hist_11_folded_hist[0],
               io_resp_s3_full_pred_3_br_taken_mask_0
                 ^ s3_folded_gh_dup_3_hist_11_folded_hist[7]}
            : 8'h0)
       | (_s3_predicted_fh_dup_T_243
            ? {s3_folded_gh_dup_3_hist_11_folded_hist[5:2],
               (s3_last_br_num_oh_dup_3[0] & s3_ahead_fh_oldest_bits_dup_3_afhob_0_bits_0
                | s3_last_br_num_oh_dup_3[1]
                & s3_ahead_fh_oldest_bits_dup_3_afhob_0_bits_1
                | s3_last_br_num_oh_dup_3[2]
                & s3_ahead_fh_oldest_bits_dup_3_afhob_0_bits_2)
                 ^ s3_folded_gh_dup_3_hist_11_folded_hist[1],
               (s3_last_br_num_oh_dup_3[0] & s3_ahead_fh_oldest_bits_dup_3_afhob_0_bits_1
                | s3_last_br_num_oh_dup_3[1]
                & s3_ahead_fh_oldest_bits_dup_3_afhob_0_bits_2
                | s3_last_br_num_oh_dup_3[2]
                & s3_ahead_fh_oldest_bits_dup_3_afhob_0_bits_3)
                 ^ s3_folded_gh_dup_3_hist_11_folded_hist[0],
               s3_folded_gh_dup_3_hist_11_folded_hist[7],
               io_resp_s3_full_pred_3_br_taken_mask_1
                 ^ s3_folded_gh_dup_3_hist_11_folded_hist[6]}
            : 8'h0)),
    .s3_FGH_src_hist_10_folded_hist
      ((_s3_predicted_fh_dup_T_187 ? s3_folded_gh_dup_3_hist_10_folded_hist : 9'h0)
       | (_s3_predicted_fh_dup_T_215
            ? {s3_folded_gh_dup_3_hist_10_folded_hist[7:5],
               (s3_last_br_num_oh_dup_3[0] & s3_ahead_fh_oldest_bits_dup_3_afhob_2_bits_0
                | s3_last_br_num_oh_dup_3[1]
                & s3_ahead_fh_oldest_bits_dup_3_afhob_2_bits_1
                | s3_last_br_num_oh_dup_3[2]
                & s3_ahead_fh_oldest_bits_dup_3_afhob_2_bits_2)
                 ^ s3_folded_gh_dup_3_hist_10_folded_hist[4],
               s3_folded_gh_dup_3_hist_10_folded_hist[3:0],
               io_resp_s3_full_pred_3_br_taken_mask_0
                 ^ s3_folded_gh_dup_3_hist_10_folded_hist[8]}
            : 9'h0)
       | (_s3_predicted_fh_dup_T_243
            ? {s3_folded_gh_dup_3_hist_10_folded_hist[6:5],
               (s3_last_br_num_oh_dup_3[0] & s3_ahead_fh_oldest_bits_dup_3_afhob_2_bits_0
                | s3_last_br_num_oh_dup_3[1]
                & s3_ahead_fh_oldest_bits_dup_3_afhob_2_bits_1
                | s3_last_br_num_oh_dup_3[2]
                & s3_ahead_fh_oldest_bits_dup_3_afhob_2_bits_2)
                 ^ s3_folded_gh_dup_3_hist_10_folded_hist[4],
               (s3_last_br_num_oh_dup_3[0] & s3_ahead_fh_oldest_bits_dup_3_afhob_2_bits_1
                | s3_last_br_num_oh_dup_3[1]
                & s3_ahead_fh_oldest_bits_dup_3_afhob_2_bits_2
                | s3_last_br_num_oh_dup_3[2]
                & s3_ahead_fh_oldest_bits_dup_3_afhob_2_bits_3)
                 ^ s3_folded_gh_dup_3_hist_10_folded_hist[3],
               s3_folded_gh_dup_3_hist_10_folded_hist[2:0],
               s3_folded_gh_dup_3_hist_10_folded_hist[8],
               io_resp_s3_full_pred_3_br_taken_mask_1
                 ^ s3_folded_gh_dup_3_hist_10_folded_hist[7]}
            : 9'h0)),
    .s3_FGH_src_hist_9_folded_hist
      ((_s3_predicted_fh_dup_T_187 ? s3_folded_gh_dup_3_hist_9_folded_hist : 7'h0)
       | (_s3_predicted_fh_dup_T_215
            ? {s3_folded_gh_dup_3_hist_9_folded_hist[5:4],
               (s3_last_br_num_oh_dup_3[0] & s3_ahead_fh_oldest_bits_dup_3_afhob_2_bits_0
                | s3_last_br_num_oh_dup_3[1]
                & s3_ahead_fh_oldest_bits_dup_3_afhob_2_bits_1
                | s3_last_br_num_oh_dup_3[2]
                & s3_ahead_fh_oldest_bits_dup_3_afhob_2_bits_2)
                 ^ s3_folded_gh_dup_3_hist_9_folded_hist[3],
               s3_folded_gh_dup_3_hist_9_folded_hist[2:0],
               io_resp_s3_full_pred_3_br_taken_mask_0
                 ^ s3_folded_gh_dup_3_hist_9_folded_hist[6]}
            : 7'h0)
       | (_s3_predicted_fh_dup_T_243
            ? {s3_folded_gh_dup_3_hist_9_folded_hist[4],
               (s3_last_br_num_oh_dup_3[0] & s3_ahead_fh_oldest_bits_dup_3_afhob_2_bits_0
                | s3_last_br_num_oh_dup_3[1]
                & s3_ahead_fh_oldest_bits_dup_3_afhob_2_bits_1
                | s3_last_br_num_oh_dup_3[2]
                & s3_ahead_fh_oldest_bits_dup_3_afhob_2_bits_2)
                 ^ s3_folded_gh_dup_3_hist_9_folded_hist[3],
               (s3_last_br_num_oh_dup_3[0] & s3_ahead_fh_oldest_bits_dup_3_afhob_2_bits_1
                | s3_last_br_num_oh_dup_3[1]
                & s3_ahead_fh_oldest_bits_dup_3_afhob_2_bits_2
                | s3_last_br_num_oh_dup_3[2]
                & s3_ahead_fh_oldest_bits_dup_3_afhob_2_bits_3)
                 ^ s3_folded_gh_dup_3_hist_9_folded_hist[2],
               s3_folded_gh_dup_3_hist_9_folded_hist[1:0],
               s3_folded_gh_dup_3_hist_9_folded_hist[6],
               io_resp_s3_full_pred_3_br_taken_mask_1
                 ^ s3_folded_gh_dup_3_hist_9_folded_hist[5]}
            : 7'h0)),
    .s3_FGH_src_hist_8_folded_hist
      ((_s3_predicted_fh_dup_T_187 ? s3_folded_gh_dup_3_hist_8_folded_hist : 8'h0)
       | (_s3_predicted_fh_dup_T_215
            ? {(s3_last_br_num_oh_dup_3[0] & s3_ahead_fh_oldest_bits_dup_3_afhob_5_bits_0
                | s3_last_br_num_oh_dup_3[1]
                & s3_ahead_fh_oldest_bits_dup_3_afhob_5_bits_1
                | s3_last_br_num_oh_dup_3[2]
                & s3_ahead_fh_oldest_bits_dup_3_afhob_5_bits_2)
                 ^ s3_folded_gh_dup_3_hist_8_folded_hist[6],
               s3_folded_gh_dup_3_hist_8_folded_hist[5:0],
               io_resp_s3_full_pred_3_br_taken_mask_0
                 ^ s3_folded_gh_dup_3_hist_8_folded_hist[7]}
            : 8'h0)
       | (_s3_predicted_fh_dup_T_243
            ? {(s3_last_br_num_oh_dup_3[0] & s3_ahead_fh_oldest_bits_dup_3_afhob_5_bits_1
                | s3_last_br_num_oh_dup_3[1]
                & s3_ahead_fh_oldest_bits_dup_3_afhob_5_bits_2
                | s3_last_br_num_oh_dup_3[2]
                & s3_ahead_fh_oldest_bits_dup_3_afhob_5_bits_3)
                 ^ s3_folded_gh_dup_3_hist_8_folded_hist[5],
               s3_folded_gh_dup_3_hist_8_folded_hist[4:0],
               s3_folded_gh_dup_3_hist_8_folded_hist[7],
               io_resp_s3_full_pred_3_br_taken_mask_1
                 ^ (s3_last_br_num_oh_dup_3[0]
                    & s3_ahead_fh_oldest_bits_dup_3_afhob_5_bits_0
                    | s3_last_br_num_oh_dup_3[1]
                    & s3_ahead_fh_oldest_bits_dup_3_afhob_5_bits_1
                    | s3_last_br_num_oh_dup_3[2]
                    & s3_ahead_fh_oldest_bits_dup_3_afhob_5_bits_2)
                 ^ s3_folded_gh_dup_3_hist_8_folded_hist[6]}
            : 8'h0)),
    .s3_FGH_src_hist_7_folded_hist
      ((_s3_predicted_fh_dup_T_187 ? s3_folded_gh_dup_3_hist_7_folded_hist : 7'h0)
       | (_s3_predicted_fh_dup_T_215
            ? {s3_folded_gh_dup_3_hist_7_folded_hist[5:1],
               (s3_last_br_num_oh_dup_3[0] & s3_ahead_fh_oldest_bits_dup_3_afhob_4_bits_0
                | s3_last_br_num_oh_dup_3[1]
                & s3_ahead_fh_oldest_bits_dup_3_afhob_4_bits_1
                | s3_last_br_num_oh_dup_3[2]
                & s3_ahead_fh_oldest_bits_dup_3_afhob_4_bits_2)
                 ^ s3_folded_gh_dup_3_hist_7_folded_hist[0],
               io_resp_s3_full_pred_3_br_taken_mask_0
                 ^ s3_folded_gh_dup_3_hist_7_folded_hist[6]}
            : 7'h0)
       | (_s3_predicted_fh_dup_T_243
            ? {s3_folded_gh_dup_3_hist_7_folded_hist[4:1],
               (s3_last_br_num_oh_dup_3[0] & s3_ahead_fh_oldest_bits_dup_3_afhob_4_bits_0
                | s3_last_br_num_oh_dup_3[1]
                & s3_ahead_fh_oldest_bits_dup_3_afhob_4_bits_1
                | s3_last_br_num_oh_dup_3[2]
                & s3_ahead_fh_oldest_bits_dup_3_afhob_4_bits_2)
                 ^ s3_folded_gh_dup_3_hist_7_folded_hist[0],
               1'h0,
               io_resp_s3_full_pred_3_br_taken_mask_1
                 ^ s3_folded_gh_dup_3_hist_7_folded_hist[5]}
            : 7'h0)),
    .s3_FGH_src_hist_6_folded_hist
      ((_s3_predicted_fh_dup_T_187 ? s3_folded_gh_dup_3_hist_6_folded_hist : 9'h0)
       | (_s3_predicted_fh_dup_T_215
            ? {s3_folded_gh_dup_3_hist_6_folded_hist[7],
               (s3_last_br_num_oh_dup_3[0] & s3_ahead_fh_oldest_bits_dup_3_afhob_3_bits_0
                | s3_last_br_num_oh_dup_3[1]
                & s3_ahead_fh_oldest_bits_dup_3_afhob_3_bits_1
                | s3_last_br_num_oh_dup_3[2]
                & s3_ahead_fh_oldest_bits_dup_3_afhob_3_bits_2)
                 ^ s3_folded_gh_dup_3_hist_6_folded_hist[6],
               s3_folded_gh_dup_3_hist_6_folded_hist[5:0],
               io_resp_s3_full_pred_3_br_taken_mask_0
                 ^ s3_folded_gh_dup_3_hist_6_folded_hist[8]}
            : 9'h0)
       | (_s3_predicted_fh_dup_T_243
            ? {(s3_last_br_num_oh_dup_3[0] & s3_ahead_fh_oldest_bits_dup_3_afhob_3_bits_0
                | s3_last_br_num_oh_dup_3[1]
                & s3_ahead_fh_oldest_bits_dup_3_afhob_3_bits_1
                | s3_last_br_num_oh_dup_3[2]
                & s3_ahead_fh_oldest_bits_dup_3_afhob_3_bits_2)
                 ^ s3_folded_gh_dup_3_hist_6_folded_hist[6],
               (s3_last_br_num_oh_dup_3[0] & s3_ahead_fh_oldest_bits_dup_3_afhob_3_bits_1
                | s3_last_br_num_oh_dup_3[1]
                & s3_ahead_fh_oldest_bits_dup_3_afhob_3_bits_2
                | s3_last_br_num_oh_dup_3[2]
                & s3_ahead_fh_oldest_bits_dup_3_afhob_3_bits_3)
                 ^ s3_folded_gh_dup_3_hist_6_folded_hist[5],
               s3_folded_gh_dup_3_hist_6_folded_hist[4:0],
               s3_folded_gh_dup_3_hist_6_folded_hist[8],
               io_resp_s3_full_pred_3_br_taken_mask_1
                 ^ s3_folded_gh_dup_3_hist_6_folded_hist[7]}
            : 9'h0)),
    .s3_FGH_src_hist_5_folded_hist
      ((_s3_predicted_fh_dup_T_187 ? s3_folded_gh_dup_3_hist_5_folded_hist : 7'h0)
       | (_s3_predicted_fh_dup_T_215
            ? {s3_folded_gh_dup_3_hist_5_folded_hist[5:0],
               io_resp_s3_full_pred_3_br_taken_mask_0
                 ^ (s3_last_br_num_oh_dup_3[0]
                    & s3_ahead_fh_oldest_bits_dup_3_afhob_5_bits_0
                    | s3_last_br_num_oh_dup_3[1]
                    & s3_ahead_fh_oldest_bits_dup_3_afhob_5_bits_1
                    | s3_last_br_num_oh_dup_3[2]
                    & s3_ahead_fh_oldest_bits_dup_3_afhob_5_bits_2)
                 ^ s3_folded_gh_dup_3_hist_5_folded_hist[6]}
            : 7'h0)
       | (_s3_predicted_fh_dup_T_243
            ? {s3_folded_gh_dup_3_hist_5_folded_hist[4:0],
               (s3_last_br_num_oh_dup_3[0] & s3_ahead_fh_oldest_bits_dup_3_afhob_5_bits_0
                | s3_last_br_num_oh_dup_3[1]
                & s3_ahead_fh_oldest_bits_dup_3_afhob_5_bits_1
                | s3_last_br_num_oh_dup_3[2]
                & s3_ahead_fh_oldest_bits_dup_3_afhob_5_bits_2)
                 ^ s3_folded_gh_dup_3_hist_5_folded_hist[6],
               io_resp_s3_full_pred_3_br_taken_mask_1
                 ^ (s3_last_br_num_oh_dup_3[0]
                    & s3_ahead_fh_oldest_bits_dup_3_afhob_5_bits_1
                    | s3_last_br_num_oh_dup_3[1]
                    & s3_ahead_fh_oldest_bits_dup_3_afhob_5_bits_2
                    | s3_last_br_num_oh_dup_3[2]
                    & s3_ahead_fh_oldest_bits_dup_3_afhob_5_bits_3)
                 ^ s3_folded_gh_dup_3_hist_5_folded_hist[5]}
            : 7'h0)),
    .s3_FGH_src_hist_4_folded_hist
      ((_s3_predicted_fh_dup_T_187 ? s3_folded_gh_dup_3_hist_4_folded_hist : 8'h0)
       | (_s3_predicted_fh_dup_T_215
            ? {s3_folded_gh_dup_3_hist_4_folded_hist[6:5],
               (s3_last_br_num_oh_dup_3[0] & s3_ahead_fh_oldest_bits_dup_3_afhob_1_bits_0
                | s3_last_br_num_oh_dup_3[1]
                & s3_ahead_fh_oldest_bits_dup_3_afhob_1_bits_1
                | s3_last_br_num_oh_dup_3[2]
                & s3_ahead_fh_oldest_bits_dup_3_afhob_1_bits_2)
                 ^ s3_folded_gh_dup_3_hist_4_folded_hist[4],
               s3_folded_gh_dup_3_hist_4_folded_hist[3:0],
               io_resp_s3_full_pred_3_br_taken_mask_0
                 ^ s3_folded_gh_dup_3_hist_4_folded_hist[7]}
            : 8'h0)
       | (_s3_predicted_fh_dup_T_243
            ? {s3_folded_gh_dup_3_hist_4_folded_hist[5],
               (s3_last_br_num_oh_dup_3[0] & s3_ahead_fh_oldest_bits_dup_3_afhob_1_bits_0
                | s3_last_br_num_oh_dup_3[1]
                & s3_ahead_fh_oldest_bits_dup_3_afhob_1_bits_1
                | s3_last_br_num_oh_dup_3[2]
                & s3_ahead_fh_oldest_bits_dup_3_afhob_1_bits_2)
                 ^ s3_folded_gh_dup_3_hist_4_folded_hist[4],
               (s3_last_br_num_oh_dup_3[0] & s3_ahead_fh_oldest_bits_dup_3_afhob_1_bits_1
                | s3_last_br_num_oh_dup_3[1]
                & s3_ahead_fh_oldest_bits_dup_3_afhob_1_bits_2
                | s3_last_br_num_oh_dup_3[2]
                & s3_ahead_fh_oldest_bits_dup_3_afhob_1_bits_3)
                 ^ s3_folded_gh_dup_3_hist_4_folded_hist[3],
               s3_folded_gh_dup_3_hist_4_folded_hist[2:0],
               s3_folded_gh_dup_3_hist_4_folded_hist[7],
               io_resp_s3_full_pred_3_br_taken_mask_1
                 ^ s3_folded_gh_dup_3_hist_4_folded_hist[6]}
            : 8'h0)),
    .s3_FGH_src_hist_3_folded_hist
      ((_s3_predicted_fh_dup_T_187 ? s3_folded_gh_dup_3_hist_3_folded_hist : 8'h0)
       | (_s3_predicted_fh_dup_T_215
            ? {s3_folded_gh_dup_3_hist_3_folded_hist[6:0],
               io_resp_s3_full_pred_3_br_taken_mask_0
                 ^ (s3_last_br_num_oh_dup_3[0]
                    & s3_ahead_fh_oldest_bits_dup_3_afhob_2_bits_0
                    | s3_last_br_num_oh_dup_3[1]
                    & s3_ahead_fh_oldest_bits_dup_3_afhob_2_bits_1
                    | s3_last_br_num_oh_dup_3[2]
                    & s3_ahead_fh_oldest_bits_dup_3_afhob_2_bits_2)
                 ^ s3_folded_gh_dup_3_hist_3_folded_hist[7]}
            : 8'h0)
       | (_s3_predicted_fh_dup_T_243
            ? {s3_folded_gh_dup_3_hist_3_folded_hist[5:0],
               (s3_last_br_num_oh_dup_3[0] & s3_ahead_fh_oldest_bits_dup_3_afhob_2_bits_0
                | s3_last_br_num_oh_dup_3[1]
                & s3_ahead_fh_oldest_bits_dup_3_afhob_2_bits_1
                | s3_last_br_num_oh_dup_3[2]
                & s3_ahead_fh_oldest_bits_dup_3_afhob_2_bits_2)
                 ^ s3_folded_gh_dup_3_hist_3_folded_hist[7],
               io_resp_s3_full_pred_3_br_taken_mask_1
                 ^ (s3_last_br_num_oh_dup_3[0]
                    & s3_ahead_fh_oldest_bits_dup_3_afhob_2_bits_1
                    | s3_last_br_num_oh_dup_3[1]
                    & s3_ahead_fh_oldest_bits_dup_3_afhob_2_bits_2
                    | s3_last_br_num_oh_dup_3[2]
                    & s3_ahead_fh_oldest_bits_dup_3_afhob_2_bits_3)
                 ^ s3_folded_gh_dup_3_hist_3_folded_hist[6]}
            : 8'h0)),
    .s3_FGH_src_hist_2_folded_hist
      ((_s3_predicted_fh_dup_T_187 ? s3_folded_gh_dup_3_hist_2_folded_hist : 8'h0)
       | (_s3_predicted_fh_dup_T_215
            ? {s3_folded_gh_dup_3_hist_2_folded_hist[6:0],
               io_resp_s3_full_pred_3_br_taken_mask_0
                 ^ (s3_last_br_num_oh_dup_3[0]
                    & s3_ahead_fh_oldest_bits_dup_3_afhob_3_bits_0
                    | s3_last_br_num_oh_dup_3[1]
                    & s3_ahead_fh_oldest_bits_dup_3_afhob_3_bits_1
                    | s3_last_br_num_oh_dup_3[2]
                    & s3_ahead_fh_oldest_bits_dup_3_afhob_3_bits_2)
                 ^ s3_folded_gh_dup_3_hist_2_folded_hist[7]}
            : 8'h0)
       | (_s3_predicted_fh_dup_T_243
            ? {s3_folded_gh_dup_3_hist_2_folded_hist[5:0],
               (s3_last_br_num_oh_dup_3[0] & s3_ahead_fh_oldest_bits_dup_3_afhob_3_bits_0
                | s3_last_br_num_oh_dup_3[1]
                & s3_ahead_fh_oldest_bits_dup_3_afhob_3_bits_1
                | s3_last_br_num_oh_dup_3[2]
                & s3_ahead_fh_oldest_bits_dup_3_afhob_3_bits_2)
                 ^ s3_folded_gh_dup_3_hist_2_folded_hist[7],
               io_resp_s3_full_pred_3_br_taken_mask_1
                 ^ (s3_last_br_num_oh_dup_3[0]
                    & s3_ahead_fh_oldest_bits_dup_3_afhob_3_bits_1
                    | s3_last_br_num_oh_dup_3[1]
                    & s3_ahead_fh_oldest_bits_dup_3_afhob_3_bits_2
                    | s3_last_br_num_oh_dup_3[2]
                    & s3_ahead_fh_oldest_bits_dup_3_afhob_3_bits_3)
                 ^ s3_folded_gh_dup_3_hist_2_folded_hist[6]}
            : 8'h0)),
    .s3_FGH_src_hist_1_folded_hist
      ((_s3_predicted_fh_dup_T_187 ? s3_folded_gh_dup_3_hist_1_folded_hist : 11'h0)
       | (_s3_predicted_fh_dup_T_215
            ? {s3_folded_gh_dup_3_hist_1_folded_hist[9:2],
               (s3_last_br_num_oh_dup_3[0] & s3_ahead_fh_oldest_bits_dup_3_afhob_1_bits_0
                | s3_last_br_num_oh_dup_3[1]
                & s3_ahead_fh_oldest_bits_dup_3_afhob_1_bits_1
                | s3_last_br_num_oh_dup_3[2]
                & s3_ahead_fh_oldest_bits_dup_3_afhob_1_bits_2)
                 ^ s3_folded_gh_dup_3_hist_1_folded_hist[1],
               s3_folded_gh_dup_3_hist_1_folded_hist[0],
               io_resp_s3_full_pred_3_br_taken_mask_0
                 ^ s3_folded_gh_dup_3_hist_1_folded_hist[10]}
            : 11'h0)
       | (_s3_predicted_fh_dup_T_243
            ? {s3_folded_gh_dup_3_hist_1_folded_hist[8:2],
               (s3_last_br_num_oh_dup_3[0] & s3_ahead_fh_oldest_bits_dup_3_afhob_1_bits_0
                | s3_last_br_num_oh_dup_3[1]
                & s3_ahead_fh_oldest_bits_dup_3_afhob_1_bits_1
                | s3_last_br_num_oh_dup_3[2]
                & s3_ahead_fh_oldest_bits_dup_3_afhob_1_bits_2)
                 ^ s3_folded_gh_dup_3_hist_1_folded_hist[1],
               (s3_last_br_num_oh_dup_3[0] & s3_ahead_fh_oldest_bits_dup_3_afhob_1_bits_1
                | s3_last_br_num_oh_dup_3[1]
                & s3_ahead_fh_oldest_bits_dup_3_afhob_1_bits_2
                | s3_last_br_num_oh_dup_3[2]
                & s3_ahead_fh_oldest_bits_dup_3_afhob_1_bits_3)
                 ^ s3_folded_gh_dup_3_hist_1_folded_hist[0],
               s3_folded_gh_dup_3_hist_1_folded_hist[10],
               io_resp_s3_full_pred_3_br_taken_mask_1
                 ^ s3_folded_gh_dup_3_hist_1_folded_hist[9]}
            : 11'h0)),
    .redirect_FGHT_sel                     (do_redirect_dup_next_valid_last_REG),
    .redirect_FGHT_src_hist_17_folded_hist
      (_GEN_47[do_redirect_dup_next_bits_r_cfiUpdate_shift]),
    .redirect_FGHT_src_hist_16_folded_hist
      (_GEN_48[do_redirect_dup_next_bits_r_cfiUpdate_shift]),
    .redirect_FGHT_src_hist_15_folded_hist
      (_GEN_49[do_redirect_dup_next_bits_r_cfiUpdate_shift]),
    .redirect_FGHT_src_hist_14_folded_hist
      (_GEN_50[do_redirect_dup_next_bits_r_cfiUpdate_shift]),
    .redirect_FGHT_src_hist_13_folded_hist
      (_GEN_51[do_redirect_dup_next_bits_r_cfiUpdate_shift]),
    .redirect_FGHT_src_hist_12_folded_hist
      (_GEN_52[do_redirect_dup_next_bits_r_cfiUpdate_shift]),
    .redirect_FGHT_src_hist_11_folded_hist
      (_GEN_53[do_redirect_dup_next_bits_r_cfiUpdate_shift]),
    .redirect_FGHT_src_hist_10_folded_hist
      (_GEN_54[do_redirect_dup_next_bits_r_cfiUpdate_shift]),
    .redirect_FGHT_src_hist_9_folded_hist
      (_GEN_55[do_redirect_dup_next_bits_r_cfiUpdate_shift]),
    .redirect_FGHT_src_hist_8_folded_hist
      (_GEN_56[do_redirect_dup_next_bits_r_cfiUpdate_shift]),
    .redirect_FGHT_src_hist_7_folded_hist
      (_GEN_57[do_redirect_dup_next_bits_r_cfiUpdate_shift]),
    .redirect_FGHT_src_hist_6_folded_hist
      (_GEN_58[do_redirect_dup_next_bits_r_cfiUpdate_shift]),
    .redirect_FGHT_src_hist_5_folded_hist
      (_GEN_59[do_redirect_dup_next_bits_r_cfiUpdate_shift]),
    .redirect_FGHT_src_hist_4_folded_hist
      (_GEN_60[do_redirect_dup_next_bits_r_cfiUpdate_shift]),
    .redirect_FGHT_src_hist_3_folded_hist
      (_GEN_61[do_redirect_dup_next_bits_r_cfiUpdate_shift]),
    .redirect_FGHT_src_hist_2_folded_hist
      (_GEN_62[do_redirect_dup_next_bits_r_cfiUpdate_shift]),
    .redirect_FGHT_src_hist_1_folded_hist
      (_GEN_63[do_redirect_dup_next_bits_r_cfiUpdate_shift]),
    .stallFGH_src_hist_17_folded_hist      (s0_folded_gh_reg_dup_3_hist_17_folded_hist),
    .stallFGH_src_hist_16_folded_hist      (s0_folded_gh_reg_dup_3_hist_16_folded_hist),
    .stallFGH_src_hist_15_folded_hist      (s0_folded_gh_reg_dup_3_hist_15_folded_hist),
    .stallFGH_src_hist_14_folded_hist      (s0_folded_gh_reg_dup_3_hist_14_folded_hist),
    .stallFGH_src_hist_13_folded_hist      (s0_folded_gh_reg_dup_3_hist_13_folded_hist),
    .stallFGH_src_hist_12_folded_hist      (s0_folded_gh_reg_dup_3_hist_12_folded_hist),
    .stallFGH_src_hist_11_folded_hist      (s0_folded_gh_reg_dup_3_hist_11_folded_hist),
    .stallFGH_src_hist_10_folded_hist      (s0_folded_gh_reg_dup_3_hist_10_folded_hist),
    .stallFGH_src_hist_9_folded_hist       (s0_folded_gh_reg_dup_3_hist_9_folded_hist),
    .stallFGH_src_hist_8_folded_hist       (s0_folded_gh_reg_dup_3_hist_8_folded_hist),
    .stallFGH_src_hist_7_folded_hist       (s0_folded_gh_reg_dup_3_hist_7_folded_hist),
    .stallFGH_src_hist_6_folded_hist       (s0_folded_gh_reg_dup_3_hist_6_folded_hist),
    .stallFGH_src_hist_5_folded_hist       (s0_folded_gh_reg_dup_3_hist_5_folded_hist),
    .stallFGH_src_hist_4_folded_hist       (s0_folded_gh_reg_dup_3_hist_4_folded_hist),
    .stallFGH_src_hist_3_folded_hist       (s0_folded_gh_reg_dup_3_hist_3_folded_hist),
    .stallFGH_src_hist_2_folded_hist       (s0_folded_gh_reg_dup_3_hist_2_folded_hist),
    .stallFGH_src_hist_1_folded_hist       (s0_folded_gh_reg_dup_3_hist_1_folded_hist),
    .out_res_hist_17_folded_hist
      (_s0_folded_gh_dup_3_ppm_out_res_hist_17_folded_hist),
    .out_res_hist_16_folded_hist
      (_s0_folded_gh_dup_3_ppm_out_res_hist_16_folded_hist),
    .out_res_hist_15_folded_hist
      (_s0_folded_gh_dup_3_ppm_out_res_hist_15_folded_hist),
    .out_res_hist_14_folded_hist
      (_s0_folded_gh_dup_3_ppm_out_res_hist_14_folded_hist),
    .out_res_hist_13_folded_hist
      (_s0_folded_gh_dup_3_ppm_out_res_hist_13_folded_hist),
    .out_res_hist_12_folded_hist
      (_s0_folded_gh_dup_3_ppm_out_res_hist_12_folded_hist),
    .out_res_hist_11_folded_hist
      (_s0_folded_gh_dup_3_ppm_out_res_hist_11_folded_hist),
    .out_res_hist_10_folded_hist
      (_s0_folded_gh_dup_3_ppm_out_res_hist_10_folded_hist),
    .out_res_hist_9_folded_hist
      (_s0_folded_gh_dup_3_ppm_out_res_hist_9_folded_hist),
    .out_res_hist_8_folded_hist
      (_s0_folded_gh_dup_3_ppm_out_res_hist_8_folded_hist),
    .out_res_hist_7_folded_hist
      (_s0_folded_gh_dup_3_ppm_out_res_hist_7_folded_hist),
    .out_res_hist_6_folded_hist
      (_s0_folded_gh_dup_3_ppm_out_res_hist_6_folded_hist),
    .out_res_hist_5_folded_hist
      (_s0_folded_gh_dup_3_ppm_out_res_hist_5_folded_hist),
    .out_res_hist_4_folded_hist
      (_s0_folded_gh_dup_3_ppm_out_res_hist_4_folded_hist),
    .out_res_hist_3_folded_hist
      (_s0_folded_gh_dup_3_ppm_out_res_hist_3_folded_hist),
    .out_res_hist_2_folded_hist
      (_s0_folded_gh_dup_3_ppm_out_res_hist_2_folded_hist),
    .out_res_hist_1_folded_hist
      (_s0_folded_gh_dup_3_ppm_out_res_hist_1_folded_hist)
  );
  PriorityMuxModule_4 s0_ghist_ptr_dup_0_ppm (
    .s2_GHPtr_sel
      (io_s2_redirect_dup_0 & ~io_s3_redirect_dup_0
       & ~do_redirect_dup_next_valid_last_REG),
    .s2_GHPtr_src_flag
      (_s2_predicted_ghist_ptr_dup_T_4
       & ~(_s2_possible_predicted_ghist_ptrs_dup_flipped_new_ptr_new_ptr_T_1[8])
       | _s2_predicted_ghist_ptr_dup_T_32
       & ~(_s2_possible_predicted_ghist_ptrs_dup_flipped_new_ptr_new_ptr_T_6[8])
       | _s2_predicted_ghist_ptr_dup_T_60
       & ~(_s2_possible_predicted_ghist_ptrs_dup_flipped_new_ptr_new_ptr_T_11[8])),
    .s2_GHPtr_src_value
      ((_s2_predicted_ghist_ptr_dup_T_4
          ? _s2_possible_predicted_ghist_ptrs_dup_flipped_new_ptr_new_ptr_T_1[7:0]
          : 8'h0)
       | (_s2_predicted_ghist_ptr_dup_T_32
            ? _s2_possible_predicted_ghist_ptrs_dup_flipped_new_ptr_new_ptr_T_6[7:0]
            : 8'h0)
       | (_s2_predicted_ghist_ptr_dup_T_60
            ? _s2_possible_predicted_ghist_ptrs_dup_flipped_new_ptr_new_ptr_T_11[7:0]
            : 8'h0)),
    .s1_GHPtr_sel
      (io_s1_valid_dup_0 & ~io_s2_redirect_dup_0 & ~io_s3_redirect_dup_0
       & ~do_redirect_dup_next_valid_last_REG),
    .s1_GHPtr_src_flag
      (_s1_predicted_ghist_ptr_dup_T_4
       & ~(_s1_possible_predicted_ghist_ptrs_dup_flipped_new_ptr_new_ptr_T_1[8])
       | _s1_predicted_ghist_ptr_dup_T_32
       & ~(_s1_possible_predicted_ghist_ptrs_dup_flipped_new_ptr_new_ptr_T_6[8])
       | _s1_predicted_ghist_ptr_dup_T_60
       & ~(_s1_possible_predicted_ghist_ptrs_dup_flipped_new_ptr_new_ptr_T_11[8])),
    .s1_GHPtr_src_value
      ((_s1_predicted_ghist_ptr_dup_T_4
          ? _s1_possible_predicted_ghist_ptrs_dup_flipped_new_ptr_new_ptr_T_1[7:0]
          : 8'h0)
       | (_s1_predicted_ghist_ptr_dup_T_32
            ? _s1_possible_predicted_ghist_ptrs_dup_flipped_new_ptr_new_ptr_T_6[7:0]
            : 8'h0)
       | (_s1_predicted_ghist_ptr_dup_T_60
            ? _s1_possible_predicted_ghist_ptrs_dup_flipped_new_ptr_new_ptr_T_11[7:0]
            : 8'h0)),
    .s3_GHPtr_sel
      (io_s3_redirect_dup_0 & ~do_redirect_dup_next_valid_last_REG),
    .s3_GHPtr_src_flag
      (_s3_predicted_ghist_ptr_dup_T_4
       & ~(_s3_possible_predicted_ghist_ptrs_dup_flipped_new_ptr_new_ptr_T_1[8])
       | _s3_predicted_ghist_ptr_dup_T_32
       & ~(_s3_possible_predicted_ghist_ptrs_dup_flipped_new_ptr_new_ptr_T_6[8])
       | _s3_predicted_ghist_ptr_dup_T_60
       & ~(_s3_possible_predicted_ghist_ptrs_dup_flipped_new_ptr_new_ptr_T_11[8])),
    .s3_GHPtr_src_value
      ((_s3_predicted_ghist_ptr_dup_T_4
          ? _s3_possible_predicted_ghist_ptrs_dup_flipped_new_ptr_new_ptr_T_1[7:0]
          : 8'h0)
       | (_s3_predicted_ghist_ptr_dup_T_32
            ? _s3_possible_predicted_ghist_ptrs_dup_flipped_new_ptr_new_ptr_T_6[7:0]
            : 8'h0)
       | (_s3_predicted_ghist_ptr_dup_T_60
            ? _s3_possible_predicted_ghist_ptrs_dup_flipped_new_ptr_new_ptr_T_11[7:0]
            : 8'h0)),
    .redirect_GHPtr_sel       (do_redirect_dup_next_valid_last_REG),
    .redirect_GHPtr_src_flag  (~(_updated_ptr_dup_flipped_new_ptr_new_ptr_T_1[8])),
    .redirect_GHPtr_src_value (_updated_ptr_dup_flipped_new_ptr_new_ptr_T_1[7:0]),
    .stallGHPtr_src_flag      (s0_ghist_ptr_reg_dup_0_flag),
    .stallGHPtr_src_value     (s0_ghist_ptr_reg_dup_0_value),
    .out_res_flag             (_s0_ghist_ptr_dup_0_ppm_out_res_flag),
    .out_res_value            (_s0_ghist_ptr_dup_0_ppm_out_res_value)
  );
  PriorityMuxModule_4 s0_ghist_ptr_dup_1_ppm (
    .s2_GHPtr_sel
      (io_s2_redirect_dup_1 & ~io_s3_redirect_dup_1
       & ~do_redirect_dup_next_valid_last_REG),
    .s2_GHPtr_src_flag
      (_s2_predicted_ghist_ptr_dup_T_65
       & ~(_s2_possible_predicted_ghist_ptrs_dup_flipped_new_ptr_new_ptr_T_16[8])
       | _s2_predicted_ghist_ptr_dup_T_93
       & ~(_s2_possible_predicted_ghist_ptrs_dup_flipped_new_ptr_new_ptr_T_21[8])
       | _s2_predicted_ghist_ptr_dup_T_121
       & ~(_s2_possible_predicted_ghist_ptrs_dup_flipped_new_ptr_new_ptr_T_26[8])),
    .s2_GHPtr_src_value
      ((_s2_predicted_ghist_ptr_dup_T_65
          ? _s2_possible_predicted_ghist_ptrs_dup_flipped_new_ptr_new_ptr_T_16[7:0]
          : 8'h0)
       | (_s2_predicted_ghist_ptr_dup_T_93
            ? _s2_possible_predicted_ghist_ptrs_dup_flipped_new_ptr_new_ptr_T_21[7:0]
            : 8'h0)
       | (_s2_predicted_ghist_ptr_dup_T_121
            ? _s2_possible_predicted_ghist_ptrs_dup_flipped_new_ptr_new_ptr_T_26[7:0]
            : 8'h0)),
    .s1_GHPtr_sel
      (io_s1_valid_dup_1 & ~io_s2_redirect_dup_1 & ~io_s3_redirect_dup_1
       & ~do_redirect_dup_next_valid_last_REG),
    .s1_GHPtr_src_flag
      (_s1_predicted_ghist_ptr_dup_T_65
       & ~(_s1_possible_predicted_ghist_ptrs_dup_flipped_new_ptr_new_ptr_T_16[8])
       | _s1_predicted_ghist_ptr_dup_T_93
       & ~(_s1_possible_predicted_ghist_ptrs_dup_flipped_new_ptr_new_ptr_T_21[8])
       | _s1_predicted_ghist_ptr_dup_T_121
       & ~(_s1_possible_predicted_ghist_ptrs_dup_flipped_new_ptr_new_ptr_T_26[8])),
    .s1_GHPtr_src_value
      ((_s1_predicted_ghist_ptr_dup_T_65
          ? _s1_possible_predicted_ghist_ptrs_dup_flipped_new_ptr_new_ptr_T_16[7:0]
          : 8'h0)
       | (_s1_predicted_ghist_ptr_dup_T_93
            ? _s1_possible_predicted_ghist_ptrs_dup_flipped_new_ptr_new_ptr_T_21[7:0]
            : 8'h0)
       | (_s1_predicted_ghist_ptr_dup_T_121
            ? _s1_possible_predicted_ghist_ptrs_dup_flipped_new_ptr_new_ptr_T_26[7:0]
            : 8'h0)),
    .s3_GHPtr_sel
      (io_s3_redirect_dup_1 & ~do_redirect_dup_next_valid_last_REG),
    .s3_GHPtr_src_flag
      (_s3_predicted_ghist_ptr_dup_T_65
       & ~(_s3_possible_predicted_ghist_ptrs_dup_flipped_new_ptr_new_ptr_T_16[8])
       | _s3_predicted_ghist_ptr_dup_T_93
       & ~(_s3_possible_predicted_ghist_ptrs_dup_flipped_new_ptr_new_ptr_T_21[8])
       | _s3_predicted_ghist_ptr_dup_T_121
       & ~(_s3_possible_predicted_ghist_ptrs_dup_flipped_new_ptr_new_ptr_T_26[8])),
    .s3_GHPtr_src_value
      ((_s3_predicted_ghist_ptr_dup_T_65
          ? _s3_possible_predicted_ghist_ptrs_dup_flipped_new_ptr_new_ptr_T_16[7:0]
          : 8'h0)
       | (_s3_predicted_ghist_ptr_dup_T_93
            ? _s3_possible_predicted_ghist_ptrs_dup_flipped_new_ptr_new_ptr_T_21[7:0]
            : 8'h0)
       | (_s3_predicted_ghist_ptr_dup_T_121
            ? _s3_possible_predicted_ghist_ptrs_dup_flipped_new_ptr_new_ptr_T_26[7:0]
            : 8'h0)),
    .redirect_GHPtr_sel       (do_redirect_dup_next_valid_last_REG),
    .redirect_GHPtr_src_flag  (~(_updated_ptr_dup_flipped_new_ptr_new_ptr_T_6[8])),
    .redirect_GHPtr_src_value (_updated_ptr_dup_flipped_new_ptr_new_ptr_T_6[7:0]),
    .stallGHPtr_src_flag      (s0_ghist_ptr_reg_dup_1_flag),
    .stallGHPtr_src_value     (s0_ghist_ptr_reg_dup_1_value),
    .out_res_flag             (_s0_ghist_ptr_dup_1_ppm_out_res_flag),
    .out_res_value            (_s0_ghist_ptr_dup_1_ppm_out_res_value)
  );
  PriorityMuxModule_4 s0_ghist_ptr_dup_2_ppm (
    .s2_GHPtr_sel
      (io_s2_redirect_dup_2 & ~io_s3_redirect_dup_2
       & ~do_redirect_dup_next_valid_last_REG),
    .s2_GHPtr_src_flag
      (_s2_predicted_ghist_ptr_dup_T_126
       & ~(_s2_possible_predicted_ghist_ptrs_dup_flipped_new_ptr_new_ptr_T_31[8])
       | _s2_predicted_ghist_ptr_dup_T_154
       & ~(_s2_possible_predicted_ghist_ptrs_dup_flipped_new_ptr_new_ptr_T_36[8])
       | _s2_predicted_ghist_ptr_dup_T_182
       & ~(_s2_possible_predicted_ghist_ptrs_dup_flipped_new_ptr_new_ptr_T_41[8])),
    .s2_GHPtr_src_value
      ((_s2_predicted_ghist_ptr_dup_T_126
          ? _s2_possible_predicted_ghist_ptrs_dup_flipped_new_ptr_new_ptr_T_31[7:0]
          : 8'h0)
       | (_s2_predicted_ghist_ptr_dup_T_154
            ? _s2_possible_predicted_ghist_ptrs_dup_flipped_new_ptr_new_ptr_T_36[7:0]
            : 8'h0)
       | (_s2_predicted_ghist_ptr_dup_T_182
            ? _s2_possible_predicted_ghist_ptrs_dup_flipped_new_ptr_new_ptr_T_41[7:0]
            : 8'h0)),
    .s1_GHPtr_sel
      (io_s1_valid_dup_2 & ~io_s2_redirect_dup_2 & ~io_s3_redirect_dup_2
       & ~do_redirect_dup_next_valid_last_REG),
    .s1_GHPtr_src_flag
      (_s1_predicted_ghist_ptr_dup_T_126
       & ~(_s1_possible_predicted_ghist_ptrs_dup_flipped_new_ptr_new_ptr_T_31[8])
       | _s1_predicted_ghist_ptr_dup_T_154
       & ~(_s1_possible_predicted_ghist_ptrs_dup_flipped_new_ptr_new_ptr_T_36[8])
       | _s1_predicted_ghist_ptr_dup_T_182
       & ~(_s1_possible_predicted_ghist_ptrs_dup_flipped_new_ptr_new_ptr_T_41[8])),
    .s1_GHPtr_src_value
      ((_s1_predicted_ghist_ptr_dup_T_126
          ? _s1_possible_predicted_ghist_ptrs_dup_flipped_new_ptr_new_ptr_T_31[7:0]
          : 8'h0)
       | (_s1_predicted_ghist_ptr_dup_T_154
            ? _s1_possible_predicted_ghist_ptrs_dup_flipped_new_ptr_new_ptr_T_36[7:0]
            : 8'h0)
       | (_s1_predicted_ghist_ptr_dup_T_182
            ? _s1_possible_predicted_ghist_ptrs_dup_flipped_new_ptr_new_ptr_T_41[7:0]
            : 8'h0)),
    .s3_GHPtr_sel
      (io_s3_redirect_dup_2 & ~do_redirect_dup_next_valid_last_REG),
    .s3_GHPtr_src_flag
      (_s3_predicted_ghist_ptr_dup_T_126
       & ~(_s3_possible_predicted_ghist_ptrs_dup_flipped_new_ptr_new_ptr_T_31[8])
       | _s3_predicted_ghist_ptr_dup_T_154
       & ~(_s3_possible_predicted_ghist_ptrs_dup_flipped_new_ptr_new_ptr_T_36[8])
       | _s3_predicted_ghist_ptr_dup_T_182
       & ~(_s3_possible_predicted_ghist_ptrs_dup_flipped_new_ptr_new_ptr_T_41[8])),
    .s3_GHPtr_src_value
      ((_s3_predicted_ghist_ptr_dup_T_126
          ? _s3_possible_predicted_ghist_ptrs_dup_flipped_new_ptr_new_ptr_T_31[7:0]
          : 8'h0)
       | (_s3_predicted_ghist_ptr_dup_T_154
            ? _s3_possible_predicted_ghist_ptrs_dup_flipped_new_ptr_new_ptr_T_36[7:0]
            : 8'h0)
       | (_s3_predicted_ghist_ptr_dup_T_182
            ? _s3_possible_predicted_ghist_ptrs_dup_flipped_new_ptr_new_ptr_T_41[7:0]
            : 8'h0)),
    .redirect_GHPtr_sel       (do_redirect_dup_next_valid_last_REG),
    .redirect_GHPtr_src_flag  (~(_updated_ptr_dup_flipped_new_ptr_new_ptr_T_11[8])),
    .redirect_GHPtr_src_value (_updated_ptr_dup_flipped_new_ptr_new_ptr_T_11[7:0]),
    .stallGHPtr_src_flag      (s0_ghist_ptr_reg_dup_2_flag),
    .stallGHPtr_src_value     (s0_ghist_ptr_reg_dup_2_value),
    .out_res_flag             (_s0_ghist_ptr_dup_2_ppm_out_res_flag),
    .out_res_value            (_s0_ghist_ptr_dup_2_ppm_out_res_value)
  );
  PriorityMuxModule_4 s0_ghist_ptr_dup_3_ppm (
    .s2_GHPtr_sel
      (io_s2_redirect_dup_3 & ~io_s3_redirect_dup_3
       & ~do_redirect_dup_next_valid_last_REG),
    .s2_GHPtr_src_flag
      (_s2_predicted_ghist_ptr_dup_T_187
       & ~(_s2_possible_predicted_ghist_ptrs_dup_flipped_new_ptr_new_ptr_T_46[8])
       | _s2_predicted_ghist_ptr_dup_T_215
       & ~(_s2_possible_predicted_ghist_ptrs_dup_flipped_new_ptr_new_ptr_T_51[8])
       | _s2_predicted_ghist_ptr_dup_T_243
       & ~(_s2_possible_predicted_ghist_ptrs_dup_flipped_new_ptr_new_ptr_T_56[8])),
    .s2_GHPtr_src_value
      ((_s2_predicted_ghist_ptr_dup_T_187
          ? _s2_possible_predicted_ghist_ptrs_dup_flipped_new_ptr_new_ptr_T_46[7:0]
          : 8'h0)
       | (_s2_predicted_ghist_ptr_dup_T_215
            ? _s2_possible_predicted_ghist_ptrs_dup_flipped_new_ptr_new_ptr_T_51[7:0]
            : 8'h0)
       | (_s2_predicted_ghist_ptr_dup_T_243
            ? _s2_possible_predicted_ghist_ptrs_dup_flipped_new_ptr_new_ptr_T_56[7:0]
            : 8'h0)),
    .s1_GHPtr_sel
      (io_s1_valid_dup_3 & ~io_s2_redirect_dup_3 & ~io_s3_redirect_dup_3
       & ~do_redirect_dup_next_valid_last_REG),
    .s1_GHPtr_src_flag
      (_s1_predicted_ghist_ptr_dup_T_187
       & ~(_s1_possible_predicted_ghist_ptrs_dup_flipped_new_ptr_new_ptr_T_46[8])
       | _s1_predicted_ghist_ptr_dup_T_215
       & ~(_s1_possible_predicted_ghist_ptrs_dup_flipped_new_ptr_new_ptr_T_51[8])
       | _s1_predicted_ghist_ptr_dup_T_243
       & ~(_s1_possible_predicted_ghist_ptrs_dup_flipped_new_ptr_new_ptr_T_56[8])),
    .s1_GHPtr_src_value
      ((_s1_predicted_ghist_ptr_dup_T_187
          ? _s1_possible_predicted_ghist_ptrs_dup_flipped_new_ptr_new_ptr_T_46[7:0]
          : 8'h0)
       | (_s1_predicted_ghist_ptr_dup_T_215
            ? _s1_possible_predicted_ghist_ptrs_dup_flipped_new_ptr_new_ptr_T_51[7:0]
            : 8'h0)
       | (_s1_predicted_ghist_ptr_dup_T_243
            ? _s1_possible_predicted_ghist_ptrs_dup_flipped_new_ptr_new_ptr_T_56[7:0]
            : 8'h0)),
    .s3_GHPtr_sel
      (io_s3_redirect_dup_3 & ~do_redirect_dup_next_valid_last_REG),
    .s3_GHPtr_src_flag
      (_s3_predicted_ghist_ptr_dup_T_187
       & ~(_s3_possible_predicted_ghist_ptrs_dup_flipped_new_ptr_new_ptr_T_46[8])
       | _s3_predicted_ghist_ptr_dup_T_215
       & ~(_s3_possible_predicted_ghist_ptrs_dup_flipped_new_ptr_new_ptr_T_51[8])
       | _s3_predicted_ghist_ptr_dup_T_243
       & ~(_s3_possible_predicted_ghist_ptrs_dup_flipped_new_ptr_new_ptr_T_56[8])),
    .s3_GHPtr_src_value
      ((_s3_predicted_ghist_ptr_dup_T_187
          ? _s3_possible_predicted_ghist_ptrs_dup_flipped_new_ptr_new_ptr_T_46[7:0]
          : 8'h0)
       | (_s3_predicted_ghist_ptr_dup_T_215
            ? _s3_possible_predicted_ghist_ptrs_dup_flipped_new_ptr_new_ptr_T_51[7:0]
            : 8'h0)
       | (_s3_predicted_ghist_ptr_dup_T_243
            ? _s3_possible_predicted_ghist_ptrs_dup_flipped_new_ptr_new_ptr_T_56[7:0]
            : 8'h0)),
    .redirect_GHPtr_sel       (do_redirect_dup_next_valid_last_REG),
    .redirect_GHPtr_src_flag  (~(_updated_ptr_dup_flipped_new_ptr_new_ptr_T_16[8])),
    .redirect_GHPtr_src_value (_updated_ptr_dup_flipped_new_ptr_new_ptr_T_16[7:0]),
    .stallGHPtr_src_flag      (s0_ghist_ptr_reg_dup_3_flag),
    .stallGHPtr_src_value     (s0_ghist_ptr_reg_dup_3_value),
    .out_res_flag             (_s0_ghist_ptr_dup_3_ppm_out_res_flag),
    .out_res_value            (_s0_ghist_ptr_dup_3_ppm_out_res_value)
  );
  PriorityMuxModule_8 s0_ahead_fh_oldest_bits_dup_1_ppm (
    .s2_AFHOB_sel
      (io_s2_redirect_dup_1 & ~io_s3_redirect_dup_1
       & ~do_redirect_dup_next_valid_last_REG),
    .s2_AFHOB_src_afhob_5_bits_0       (_GEN_3[8'(s2_ghist_ptr_dup_1_value + 8'h77)]),
    .s2_AFHOB_src_afhob_5_bits_1       (_GEN_3[8'(s2_ghist_ptr_dup_1_value + 8'h76)]),
    .s2_AFHOB_src_afhob_5_bits_2       (_GEN_3[8'(s2_ghist_ptr_dup_1_value + 8'h75)]),
    .s2_AFHOB_src_afhob_5_bits_3       (_GEN_3[8'(s2_ghist_ptr_dup_1_value + 8'h74)]),
    .s2_AFHOB_src_afhob_4_bits_0       (s2_ahead_fh_ob_src_dup_1_afhob_0_bits_2),
    .s2_AFHOB_src_afhob_4_bits_1       (s2_ahead_fh_ob_src_dup_1_afhob_0_bits_3),
    .s2_AFHOB_src_afhob_4_bits_2       (_GEN_3[8'(s2_ghist_ptr_dup_1_value + 8'h6)]),
    .s2_AFHOB_src_afhob_3_bits_0       (_GEN_3[8'(s2_ghist_ptr_dup_1_value + 8'h10)]),
    .s2_AFHOB_src_afhob_3_bits_1       (_GEN_3[8'(s2_ghist_ptr_dup_1_value + 8'hF)]),
    .s2_AFHOB_src_afhob_3_bits_2       (_GEN_3[8'(s2_ghist_ptr_dup_1_value + 8'hE)]),
    .s2_AFHOB_src_afhob_3_bits_3       (s2_ahead_fh_ob_src_dup_1_afhob_1_bits_0),
    .s2_AFHOB_src_afhob_2_bits_0       (_GEN_3[8'(s2_ghist_ptr_dup_1_value + 8'h20)]),
    .s2_AFHOB_src_afhob_2_bits_1       (_GEN_3[8'(s2_ghist_ptr_dup_1_value + 8'h1F)]),
    .s2_AFHOB_src_afhob_2_bits_2       (_GEN_3[8'(s2_ghist_ptr_dup_1_value + 8'h1E)]),
    .s2_AFHOB_src_afhob_2_bits_3       (_GEN_3[8'(s2_ghist_ptr_dup_1_value + 8'h1D)]),
    .s2_AFHOB_src_afhob_1_bits_0       (s2_ahead_fh_ob_src_dup_1_afhob_1_bits_0),
    .s2_AFHOB_src_afhob_1_bits_1       (_GEN_3[8'(s2_ghist_ptr_dup_1_value + 8'hC)]),
    .s2_AFHOB_src_afhob_1_bits_2       (_GEN_3[8'(s2_ghist_ptr_dup_1_value + 8'hB)]),
    .s2_AFHOB_src_afhob_1_bits_3       (s2_ahead_fh_ob_src_dup_1_afhob_0_bits_0),
    .s2_AFHOB_src_afhob_0_bits_0       (s2_ahead_fh_ob_src_dup_1_afhob_0_bits_0),
    .s2_AFHOB_src_afhob_0_bits_1       (_GEN_3[8'(s2_ghist_ptr_dup_1_value + 8'h9)]),
    .s2_AFHOB_src_afhob_0_bits_2       (s2_ahead_fh_ob_src_dup_1_afhob_0_bits_2),
    .s2_AFHOB_src_afhob_0_bits_3       (s2_ahead_fh_ob_src_dup_1_afhob_0_bits_3),
    .s1_AFHOB_sel
      (io_s1_valid_dup_1 & ~io_s2_redirect_dup_1 & ~io_s3_redirect_dup_1
       & ~do_redirect_dup_next_valid_last_REG),
    .s1_AFHOB_src_afhob_5_bits_0       (_GEN_3[8'(s1_ghist_ptr_dup_1_value + 8'h77)]),
    .s1_AFHOB_src_afhob_5_bits_1       (_GEN_3[8'(s1_ghist_ptr_dup_1_value + 8'h76)]),
    .s1_AFHOB_src_afhob_5_bits_2       (_GEN_3[8'(s1_ghist_ptr_dup_1_value + 8'h75)]),
    .s1_AFHOB_src_afhob_5_bits_3       (_GEN_3[8'(s1_ghist_ptr_dup_1_value + 8'h74)]),
    .s1_AFHOB_src_afhob_4_bits_0       (s1_ahead_fh_ob_src_dup_1_afhob_0_bits_2),
    .s1_AFHOB_src_afhob_4_bits_1       (s1_ahead_fh_ob_src_dup_1_afhob_0_bits_3),
    .s1_AFHOB_src_afhob_4_bits_2       (_GEN_3[8'(s1_ghist_ptr_dup_1_value + 8'h6)]),
    .s1_AFHOB_src_afhob_3_bits_0       (_GEN_3[8'(s1_ghist_ptr_dup_1_value + 8'h10)]),
    .s1_AFHOB_src_afhob_3_bits_1       (_GEN_3[8'(s1_ghist_ptr_dup_1_value + 8'hF)]),
    .s1_AFHOB_src_afhob_3_bits_2       (_GEN_3[8'(s1_ghist_ptr_dup_1_value + 8'hE)]),
    .s1_AFHOB_src_afhob_3_bits_3       (s1_ahead_fh_ob_src_dup_1_afhob_1_bits_0),
    .s1_AFHOB_src_afhob_2_bits_0       (_GEN_3[8'(s1_ghist_ptr_dup_1_value + 8'h20)]),
    .s1_AFHOB_src_afhob_2_bits_1       (_GEN_3[8'(s1_ghist_ptr_dup_1_value + 8'h1F)]),
    .s1_AFHOB_src_afhob_2_bits_2       (_GEN_3[8'(s1_ghist_ptr_dup_1_value + 8'h1E)]),
    .s1_AFHOB_src_afhob_2_bits_3       (_GEN_3[8'(s1_ghist_ptr_dup_1_value + 8'h1D)]),
    .s1_AFHOB_src_afhob_1_bits_0       (s1_ahead_fh_ob_src_dup_1_afhob_1_bits_0),
    .s1_AFHOB_src_afhob_1_bits_1       (_GEN_3[8'(s1_ghist_ptr_dup_1_value + 8'hC)]),
    .s1_AFHOB_src_afhob_1_bits_2       (_GEN_3[8'(s1_ghist_ptr_dup_1_value + 8'hB)]),
    .s1_AFHOB_src_afhob_1_bits_3       (s1_ahead_fh_ob_src_dup_1_afhob_0_bits_0),
    .s1_AFHOB_src_afhob_0_bits_0       (s1_ahead_fh_ob_src_dup_1_afhob_0_bits_0),
    .s1_AFHOB_src_afhob_0_bits_1       (_GEN_3[8'(s1_ghist_ptr_dup_1_value + 8'h9)]),
    .s1_AFHOB_src_afhob_0_bits_2       (s1_ahead_fh_ob_src_dup_1_afhob_0_bits_2),
    .s1_AFHOB_src_afhob_0_bits_3       (s1_ahead_fh_ob_src_dup_1_afhob_0_bits_3),
    .s3_AFHOB_sel
      (io_s3_redirect_dup_1 & ~do_redirect_dup_next_valid_last_REG),
    .s3_AFHOB_src_afhob_5_bits_0       (_GEN_3[8'(s3_ghist_ptr_dup_1_value + 8'h77)]),
    .s3_AFHOB_src_afhob_5_bits_1       (_GEN_3[8'(s3_ghist_ptr_dup_1_value + 8'h76)]),
    .s3_AFHOB_src_afhob_5_bits_2       (_GEN_3[8'(s3_ghist_ptr_dup_1_value + 8'h75)]),
    .s3_AFHOB_src_afhob_5_bits_3       (_GEN_3[8'(s3_ghist_ptr_dup_1_value + 8'h74)]),
    .s3_AFHOB_src_afhob_4_bits_0       (s3_ahead_fh_ob_src_dup_1_afhob_0_bits_2),
    .s3_AFHOB_src_afhob_4_bits_1       (s3_ahead_fh_ob_src_dup_1_afhob_0_bits_3),
    .s3_AFHOB_src_afhob_4_bits_2       (_GEN_3[8'(s3_ghist_ptr_dup_1_value + 8'h6)]),
    .s3_AFHOB_src_afhob_3_bits_0       (_GEN_3[8'(s3_ghist_ptr_dup_1_value + 8'h10)]),
    .s3_AFHOB_src_afhob_3_bits_1       (_GEN_3[8'(s3_ghist_ptr_dup_1_value + 8'hF)]),
    .s3_AFHOB_src_afhob_3_bits_2       (_GEN_3[8'(s3_ghist_ptr_dup_1_value + 8'hE)]),
    .s3_AFHOB_src_afhob_3_bits_3       (s3_ahead_fh_ob_src_dup_1_afhob_1_bits_0),
    .s3_AFHOB_src_afhob_2_bits_0       (_GEN_3[8'(s3_ghist_ptr_dup_1_value + 8'h20)]),
    .s3_AFHOB_src_afhob_2_bits_1       (_GEN_3[8'(s3_ghist_ptr_dup_1_value + 8'h1F)]),
    .s3_AFHOB_src_afhob_2_bits_2       (_GEN_3[8'(s3_ghist_ptr_dup_1_value + 8'h1E)]),
    .s3_AFHOB_src_afhob_2_bits_3       (_GEN_3[8'(s3_ghist_ptr_dup_1_value + 8'h1D)]),
    .s3_AFHOB_src_afhob_1_bits_0       (s3_ahead_fh_ob_src_dup_1_afhob_1_bits_0),
    .s3_AFHOB_src_afhob_1_bits_1       (_GEN_3[8'(s3_ghist_ptr_dup_1_value + 8'hC)]),
    .s3_AFHOB_src_afhob_1_bits_2       (_GEN_3[8'(s3_ghist_ptr_dup_1_value + 8'hB)]),
    .s3_AFHOB_src_afhob_1_bits_3       (s3_ahead_fh_ob_src_dup_1_afhob_0_bits_0),
    .s3_AFHOB_src_afhob_0_bits_0       (s3_ahead_fh_ob_src_dup_1_afhob_0_bits_0),
    .s3_AFHOB_src_afhob_0_bits_1       (_GEN_3[8'(s3_ghist_ptr_dup_1_value + 8'h9)]),
    .s3_AFHOB_src_afhob_0_bits_2       (s3_ahead_fh_ob_src_dup_1_afhob_0_bits_2),
    .s3_AFHOB_src_afhob_0_bits_3       (s3_ahead_fh_ob_src_dup_1_afhob_0_bits_3),
    .redirect_AFHOB_sel                (do_redirect_dup_next_valid_last_REG),
    .redirect_AFHOB_src_afhob_5_bits_0
      (_GEN_3[8'(do_redirect_dup_next_bits_r_cfiUpdate_histPtr_value + 8'h77)]),
    .redirect_AFHOB_src_afhob_5_bits_1
      (_GEN_3[8'(do_redirect_dup_next_bits_r_cfiUpdate_histPtr_value + 8'h76)]),
    .redirect_AFHOB_src_afhob_5_bits_2
      (_GEN_3[8'(do_redirect_dup_next_bits_r_cfiUpdate_histPtr_value + 8'h75)]),
    .redirect_AFHOB_src_afhob_5_bits_3
      (_GEN_3[8'(do_redirect_dup_next_bits_r_cfiUpdate_histPtr_value + 8'h74)]),
    .redirect_AFHOB_src_afhob_4_bits_0 (thisAheadFhOb_dup_1_afhob_0_bits_2),
    .redirect_AFHOB_src_afhob_4_bits_1 (thisAheadFhOb_dup_1_afhob_0_bits_3),
    .redirect_AFHOB_src_afhob_4_bits_2
      (_GEN_3[8'(do_redirect_dup_next_bits_r_cfiUpdate_histPtr_value + 8'h6)]),
    .redirect_AFHOB_src_afhob_3_bits_0
      (_GEN_3[8'(do_redirect_dup_next_bits_r_cfiUpdate_histPtr_value + 8'h10)]),
    .redirect_AFHOB_src_afhob_3_bits_1
      (_GEN_3[8'(do_redirect_dup_next_bits_r_cfiUpdate_histPtr_value + 8'hF)]),
    .redirect_AFHOB_src_afhob_3_bits_2
      (_GEN_3[8'(do_redirect_dup_next_bits_r_cfiUpdate_histPtr_value + 8'hE)]),
    .redirect_AFHOB_src_afhob_3_bits_3 (thisAheadFhOb_dup_1_afhob_1_bits_0),
    .redirect_AFHOB_src_afhob_2_bits_0
      (_GEN_3[8'(do_redirect_dup_next_bits_r_cfiUpdate_histPtr_value + 8'h20)]),
    .redirect_AFHOB_src_afhob_2_bits_1
      (_GEN_3[8'(do_redirect_dup_next_bits_r_cfiUpdate_histPtr_value + 8'h1F)]),
    .redirect_AFHOB_src_afhob_2_bits_2
      (_GEN_3[8'(do_redirect_dup_next_bits_r_cfiUpdate_histPtr_value + 8'h1E)]),
    .redirect_AFHOB_src_afhob_2_bits_3
      (_GEN_3[8'(do_redirect_dup_next_bits_r_cfiUpdate_histPtr_value + 8'h1D)]),
    .redirect_AFHOB_src_afhob_1_bits_0 (thisAheadFhOb_dup_1_afhob_1_bits_0),
    .redirect_AFHOB_src_afhob_1_bits_1
      (_GEN_3[8'(do_redirect_dup_next_bits_r_cfiUpdate_histPtr_value + 8'hC)]),
    .redirect_AFHOB_src_afhob_1_bits_2
      (_GEN_3[8'(do_redirect_dup_next_bits_r_cfiUpdate_histPtr_value + 8'hB)]),
    .redirect_AFHOB_src_afhob_1_bits_3 (thisAheadFhOb_dup_1_afhob_0_bits_0),
    .redirect_AFHOB_src_afhob_0_bits_0 (thisAheadFhOb_dup_1_afhob_0_bits_0),
    .redirect_AFHOB_src_afhob_0_bits_1
      (_GEN_3[8'(do_redirect_dup_next_bits_r_cfiUpdate_histPtr_value + 8'h9)]),
    .redirect_AFHOB_src_afhob_0_bits_2 (thisAheadFhOb_dup_1_afhob_0_bits_2),
    .redirect_AFHOB_src_afhob_0_bits_3 (thisAheadFhOb_dup_1_afhob_0_bits_3),
    .stallAFHOB_src_afhob_5_bits_0     (s0_ahead_fh_oldest_bits_reg_dup_1_afhob_5_bits_0),
    .stallAFHOB_src_afhob_5_bits_1     (s0_ahead_fh_oldest_bits_reg_dup_1_afhob_5_bits_1),
    .stallAFHOB_src_afhob_5_bits_2     (s0_ahead_fh_oldest_bits_reg_dup_1_afhob_5_bits_2),
    .stallAFHOB_src_afhob_5_bits_3     (s0_ahead_fh_oldest_bits_reg_dup_1_afhob_5_bits_3),
    .stallAFHOB_src_afhob_4_bits_0     (s0_ahead_fh_oldest_bits_reg_dup_1_afhob_4_bits_0),
    .stallAFHOB_src_afhob_4_bits_1     (s0_ahead_fh_oldest_bits_reg_dup_1_afhob_4_bits_1),
    .stallAFHOB_src_afhob_4_bits_2     (s0_ahead_fh_oldest_bits_reg_dup_1_afhob_4_bits_2),
    .stallAFHOB_src_afhob_3_bits_0     (s0_ahead_fh_oldest_bits_reg_dup_1_afhob_3_bits_0),
    .stallAFHOB_src_afhob_3_bits_1     (s0_ahead_fh_oldest_bits_reg_dup_1_afhob_3_bits_1),
    .stallAFHOB_src_afhob_3_bits_2     (s0_ahead_fh_oldest_bits_reg_dup_1_afhob_3_bits_2),
    .stallAFHOB_src_afhob_3_bits_3     (s0_ahead_fh_oldest_bits_reg_dup_1_afhob_3_bits_3),
    .stallAFHOB_src_afhob_2_bits_0     (s0_ahead_fh_oldest_bits_reg_dup_1_afhob_2_bits_0),
    .stallAFHOB_src_afhob_2_bits_1     (s0_ahead_fh_oldest_bits_reg_dup_1_afhob_2_bits_1),
    .stallAFHOB_src_afhob_2_bits_2     (s0_ahead_fh_oldest_bits_reg_dup_1_afhob_2_bits_2),
    .stallAFHOB_src_afhob_2_bits_3     (s0_ahead_fh_oldest_bits_reg_dup_1_afhob_2_bits_3),
    .stallAFHOB_src_afhob_1_bits_0     (s0_ahead_fh_oldest_bits_reg_dup_1_afhob_1_bits_0),
    .stallAFHOB_src_afhob_1_bits_1     (s0_ahead_fh_oldest_bits_reg_dup_1_afhob_1_bits_1),
    .stallAFHOB_src_afhob_1_bits_2     (s0_ahead_fh_oldest_bits_reg_dup_1_afhob_1_bits_2),
    .stallAFHOB_src_afhob_1_bits_3     (s0_ahead_fh_oldest_bits_reg_dup_1_afhob_1_bits_3),
    .stallAFHOB_src_afhob_0_bits_0     (s0_ahead_fh_oldest_bits_reg_dup_1_afhob_0_bits_0),
    .stallAFHOB_src_afhob_0_bits_1     (s0_ahead_fh_oldest_bits_reg_dup_1_afhob_0_bits_1),
    .stallAFHOB_src_afhob_0_bits_2     (s0_ahead_fh_oldest_bits_reg_dup_1_afhob_0_bits_2),
    .stallAFHOB_src_afhob_0_bits_3     (s0_ahead_fh_oldest_bits_reg_dup_1_afhob_0_bits_3),
    .out_res_afhob_5_bits_0
      (_s0_ahead_fh_oldest_bits_dup_1_ppm_out_res_afhob_5_bits_0),
    .out_res_afhob_5_bits_1
      (_s0_ahead_fh_oldest_bits_dup_1_ppm_out_res_afhob_5_bits_1),
    .out_res_afhob_5_bits_2
      (_s0_ahead_fh_oldest_bits_dup_1_ppm_out_res_afhob_5_bits_2),
    .out_res_afhob_5_bits_3
      (_s0_ahead_fh_oldest_bits_dup_1_ppm_out_res_afhob_5_bits_3),
    .out_res_afhob_4_bits_0
      (_s0_ahead_fh_oldest_bits_dup_1_ppm_out_res_afhob_4_bits_0),
    .out_res_afhob_4_bits_1
      (_s0_ahead_fh_oldest_bits_dup_1_ppm_out_res_afhob_4_bits_1),
    .out_res_afhob_4_bits_2
      (_s0_ahead_fh_oldest_bits_dup_1_ppm_out_res_afhob_4_bits_2),
    .out_res_afhob_3_bits_0
      (_s0_ahead_fh_oldest_bits_dup_1_ppm_out_res_afhob_3_bits_0),
    .out_res_afhob_3_bits_1
      (_s0_ahead_fh_oldest_bits_dup_1_ppm_out_res_afhob_3_bits_1),
    .out_res_afhob_3_bits_2
      (_s0_ahead_fh_oldest_bits_dup_1_ppm_out_res_afhob_3_bits_2),
    .out_res_afhob_3_bits_3
      (_s0_ahead_fh_oldest_bits_dup_1_ppm_out_res_afhob_3_bits_3),
    .out_res_afhob_2_bits_0
      (_s0_ahead_fh_oldest_bits_dup_1_ppm_out_res_afhob_2_bits_0),
    .out_res_afhob_2_bits_1
      (_s0_ahead_fh_oldest_bits_dup_1_ppm_out_res_afhob_2_bits_1),
    .out_res_afhob_2_bits_2
      (_s0_ahead_fh_oldest_bits_dup_1_ppm_out_res_afhob_2_bits_2),
    .out_res_afhob_2_bits_3
      (_s0_ahead_fh_oldest_bits_dup_1_ppm_out_res_afhob_2_bits_3),
    .out_res_afhob_1_bits_0
      (_s0_ahead_fh_oldest_bits_dup_1_ppm_out_res_afhob_1_bits_0),
    .out_res_afhob_1_bits_1
      (_s0_ahead_fh_oldest_bits_dup_1_ppm_out_res_afhob_1_bits_1),
    .out_res_afhob_1_bits_2
      (_s0_ahead_fh_oldest_bits_dup_1_ppm_out_res_afhob_1_bits_2),
    .out_res_afhob_1_bits_3
      (_s0_ahead_fh_oldest_bits_dup_1_ppm_out_res_afhob_1_bits_3),
    .out_res_afhob_0_bits_0
      (_s0_ahead_fh_oldest_bits_dup_1_ppm_out_res_afhob_0_bits_0),
    .out_res_afhob_0_bits_1
      (_s0_ahead_fh_oldest_bits_dup_1_ppm_out_res_afhob_0_bits_1),
    .out_res_afhob_0_bits_2
      (_s0_ahead_fh_oldest_bits_dup_1_ppm_out_res_afhob_0_bits_2),
    .out_res_afhob_0_bits_3
      (_s0_ahead_fh_oldest_bits_dup_1_ppm_out_res_afhob_0_bits_3)
  );
  PriorityMuxModule_8 s0_ahead_fh_oldest_bits_dup_3_ppm (
    .s2_AFHOB_sel
      (io_s2_redirect_dup_3 & ~io_s3_redirect_dup_3
       & ~do_redirect_dup_next_valid_last_REG),
    .s2_AFHOB_src_afhob_5_bits_0       (_GEN_3[8'(s2_ghist_ptr_dup_3_value + 8'h77)]),
    .s2_AFHOB_src_afhob_5_bits_1       (_GEN_3[8'(s2_ghist_ptr_dup_3_value + 8'h76)]),
    .s2_AFHOB_src_afhob_5_bits_2       (_GEN_3[8'(s2_ghist_ptr_dup_3_value + 8'h75)]),
    .s2_AFHOB_src_afhob_5_bits_3       (_GEN_3[8'(s2_ghist_ptr_dup_3_value + 8'h74)]),
    .s2_AFHOB_src_afhob_4_bits_0       (s2_ahead_fh_ob_src_dup_3_afhob_0_bits_2),
    .s2_AFHOB_src_afhob_4_bits_1       (s2_ahead_fh_ob_src_dup_3_afhob_0_bits_3),
    .s2_AFHOB_src_afhob_4_bits_2       (_GEN_3[8'(s2_ghist_ptr_dup_3_value + 8'h6)]),
    .s2_AFHOB_src_afhob_3_bits_0       (_GEN_3[8'(s2_ghist_ptr_dup_3_value + 8'h10)]),
    .s2_AFHOB_src_afhob_3_bits_1       (_GEN_3[8'(s2_ghist_ptr_dup_3_value + 8'hF)]),
    .s2_AFHOB_src_afhob_3_bits_2       (_GEN_3[8'(s2_ghist_ptr_dup_3_value + 8'hE)]),
    .s2_AFHOB_src_afhob_3_bits_3       (s2_ahead_fh_ob_src_dup_3_afhob_1_bits_0),
    .s2_AFHOB_src_afhob_2_bits_0       (_GEN_3[8'(s2_ghist_ptr_dup_3_value + 8'h20)]),
    .s2_AFHOB_src_afhob_2_bits_1       (_GEN_3[8'(s2_ghist_ptr_dup_3_value + 8'h1F)]),
    .s2_AFHOB_src_afhob_2_bits_2       (_GEN_3[8'(s2_ghist_ptr_dup_3_value + 8'h1E)]),
    .s2_AFHOB_src_afhob_2_bits_3       (_GEN_3[8'(s2_ghist_ptr_dup_3_value + 8'h1D)]),
    .s2_AFHOB_src_afhob_1_bits_0       (s2_ahead_fh_ob_src_dup_3_afhob_1_bits_0),
    .s2_AFHOB_src_afhob_1_bits_1       (_GEN_3[8'(s2_ghist_ptr_dup_3_value + 8'hC)]),
    .s2_AFHOB_src_afhob_1_bits_2       (_GEN_3[8'(s2_ghist_ptr_dup_3_value + 8'hB)]),
    .s2_AFHOB_src_afhob_1_bits_3       (s2_ahead_fh_ob_src_dup_3_afhob_0_bits_0),
    .s2_AFHOB_src_afhob_0_bits_0       (s2_ahead_fh_ob_src_dup_3_afhob_0_bits_0),
    .s2_AFHOB_src_afhob_0_bits_1       (_GEN_3[8'(s2_ghist_ptr_dup_3_value + 8'h9)]),
    .s2_AFHOB_src_afhob_0_bits_2       (s2_ahead_fh_ob_src_dup_3_afhob_0_bits_2),
    .s2_AFHOB_src_afhob_0_bits_3       (s2_ahead_fh_ob_src_dup_3_afhob_0_bits_3),
    .s1_AFHOB_sel
      (io_s1_valid_dup_3 & ~io_s2_redirect_dup_3 & ~io_s3_redirect_dup_3
       & ~do_redirect_dup_next_valid_last_REG),
    .s1_AFHOB_src_afhob_5_bits_0       (_GEN_3[8'(s1_ghist_ptr_dup_3_value + 8'h77)]),
    .s1_AFHOB_src_afhob_5_bits_1       (_GEN_3[8'(s1_ghist_ptr_dup_3_value + 8'h76)]),
    .s1_AFHOB_src_afhob_5_bits_2       (_GEN_3[8'(s1_ghist_ptr_dup_3_value + 8'h75)]),
    .s1_AFHOB_src_afhob_5_bits_3       (_GEN_3[8'(s1_ghist_ptr_dup_3_value + 8'h74)]),
    .s1_AFHOB_src_afhob_4_bits_0       (s1_ahead_fh_ob_src_dup_3_afhob_0_bits_2),
    .s1_AFHOB_src_afhob_4_bits_1       (s1_ahead_fh_ob_src_dup_3_afhob_0_bits_3),
    .s1_AFHOB_src_afhob_4_bits_2       (_GEN_3[8'(s1_ghist_ptr_dup_3_value + 8'h6)]),
    .s1_AFHOB_src_afhob_3_bits_0       (_GEN_3[8'(s1_ghist_ptr_dup_3_value + 8'h10)]),
    .s1_AFHOB_src_afhob_3_bits_1       (_GEN_3[8'(s1_ghist_ptr_dup_3_value + 8'hF)]),
    .s1_AFHOB_src_afhob_3_bits_2       (_GEN_3[8'(s1_ghist_ptr_dup_3_value + 8'hE)]),
    .s1_AFHOB_src_afhob_3_bits_3       (s1_ahead_fh_ob_src_dup_3_afhob_1_bits_0),
    .s1_AFHOB_src_afhob_2_bits_0       (_GEN_3[8'(s1_ghist_ptr_dup_3_value + 8'h20)]),
    .s1_AFHOB_src_afhob_2_bits_1       (_GEN_3[8'(s1_ghist_ptr_dup_3_value + 8'h1F)]),
    .s1_AFHOB_src_afhob_2_bits_2       (_GEN_3[8'(s1_ghist_ptr_dup_3_value + 8'h1E)]),
    .s1_AFHOB_src_afhob_2_bits_3       (_GEN_3[8'(s1_ghist_ptr_dup_3_value + 8'h1D)]),
    .s1_AFHOB_src_afhob_1_bits_0       (s1_ahead_fh_ob_src_dup_3_afhob_1_bits_0),
    .s1_AFHOB_src_afhob_1_bits_1       (_GEN_3[8'(s1_ghist_ptr_dup_3_value + 8'hC)]),
    .s1_AFHOB_src_afhob_1_bits_2       (_GEN_3[8'(s1_ghist_ptr_dup_3_value + 8'hB)]),
    .s1_AFHOB_src_afhob_1_bits_3       (s1_ahead_fh_ob_src_dup_3_afhob_0_bits_0),
    .s1_AFHOB_src_afhob_0_bits_0       (s1_ahead_fh_ob_src_dup_3_afhob_0_bits_0),
    .s1_AFHOB_src_afhob_0_bits_1       (_GEN_3[8'(s1_ghist_ptr_dup_3_value + 8'h9)]),
    .s1_AFHOB_src_afhob_0_bits_2       (s1_ahead_fh_ob_src_dup_3_afhob_0_bits_2),
    .s1_AFHOB_src_afhob_0_bits_3       (s1_ahead_fh_ob_src_dup_3_afhob_0_bits_3),
    .s3_AFHOB_sel
      (io_s3_redirect_dup_3 & ~do_redirect_dup_next_valid_last_REG),
    .s3_AFHOB_src_afhob_5_bits_0       (_GEN_3[8'(s3_ghist_ptr_dup_3_value + 8'h77)]),
    .s3_AFHOB_src_afhob_5_bits_1       (_GEN_3[8'(s3_ghist_ptr_dup_3_value + 8'h76)]),
    .s3_AFHOB_src_afhob_5_bits_2       (_GEN_3[8'(s3_ghist_ptr_dup_3_value + 8'h75)]),
    .s3_AFHOB_src_afhob_5_bits_3       (_GEN_3[8'(s3_ghist_ptr_dup_3_value + 8'h74)]),
    .s3_AFHOB_src_afhob_4_bits_0       (s3_ahead_fh_ob_src_dup_3_afhob_0_bits_2),
    .s3_AFHOB_src_afhob_4_bits_1       (s3_ahead_fh_ob_src_dup_3_afhob_0_bits_3),
    .s3_AFHOB_src_afhob_4_bits_2       (_GEN_3[8'(s3_ghist_ptr_dup_3_value + 8'h6)]),
    .s3_AFHOB_src_afhob_3_bits_0       (_GEN_3[8'(s3_ghist_ptr_dup_3_value + 8'h10)]),
    .s3_AFHOB_src_afhob_3_bits_1       (_GEN_3[8'(s3_ghist_ptr_dup_3_value + 8'hF)]),
    .s3_AFHOB_src_afhob_3_bits_2       (_GEN_3[8'(s3_ghist_ptr_dup_3_value + 8'hE)]),
    .s3_AFHOB_src_afhob_3_bits_3       (s3_ahead_fh_ob_src_dup_3_afhob_1_bits_0),
    .s3_AFHOB_src_afhob_2_bits_0       (_GEN_3[8'(s3_ghist_ptr_dup_3_value + 8'h20)]),
    .s3_AFHOB_src_afhob_2_bits_1       (_GEN_3[8'(s3_ghist_ptr_dup_3_value + 8'h1F)]),
    .s3_AFHOB_src_afhob_2_bits_2       (_GEN_3[8'(s3_ghist_ptr_dup_3_value + 8'h1E)]),
    .s3_AFHOB_src_afhob_2_bits_3       (_GEN_3[8'(s3_ghist_ptr_dup_3_value + 8'h1D)]),
    .s3_AFHOB_src_afhob_1_bits_0       (s3_ahead_fh_ob_src_dup_3_afhob_1_bits_0),
    .s3_AFHOB_src_afhob_1_bits_1       (_GEN_3[8'(s3_ghist_ptr_dup_3_value + 8'hC)]),
    .s3_AFHOB_src_afhob_1_bits_2       (_GEN_3[8'(s3_ghist_ptr_dup_3_value + 8'hB)]),
    .s3_AFHOB_src_afhob_1_bits_3       (s3_ahead_fh_ob_src_dup_3_afhob_0_bits_0),
    .s3_AFHOB_src_afhob_0_bits_0       (s3_ahead_fh_ob_src_dup_3_afhob_0_bits_0),
    .s3_AFHOB_src_afhob_0_bits_1       (_GEN_3[8'(s3_ghist_ptr_dup_3_value + 8'h9)]),
    .s3_AFHOB_src_afhob_0_bits_2       (s3_ahead_fh_ob_src_dup_3_afhob_0_bits_2),
    .s3_AFHOB_src_afhob_0_bits_3       (s3_ahead_fh_ob_src_dup_3_afhob_0_bits_3),
    .redirect_AFHOB_sel                (do_redirect_dup_next_valid_last_REG),
    .redirect_AFHOB_src_afhob_5_bits_0
      (_GEN_3[8'(do_redirect_dup_next_bits_r_cfiUpdate_histPtr_value + 8'h77)]),
    .redirect_AFHOB_src_afhob_5_bits_1
      (_GEN_3[8'(do_redirect_dup_next_bits_r_cfiUpdate_histPtr_value + 8'h76)]),
    .redirect_AFHOB_src_afhob_5_bits_2
      (_GEN_3[8'(do_redirect_dup_next_bits_r_cfiUpdate_histPtr_value + 8'h75)]),
    .redirect_AFHOB_src_afhob_5_bits_3
      (_GEN_3[8'(do_redirect_dup_next_bits_r_cfiUpdate_histPtr_value + 8'h74)]),
    .redirect_AFHOB_src_afhob_4_bits_0 (thisAheadFhOb_dup_3_afhob_0_bits_2),
    .redirect_AFHOB_src_afhob_4_bits_1 (thisAheadFhOb_dup_3_afhob_0_bits_3),
    .redirect_AFHOB_src_afhob_4_bits_2
      (_GEN_3[8'(do_redirect_dup_next_bits_r_cfiUpdate_histPtr_value + 8'h6)]),
    .redirect_AFHOB_src_afhob_3_bits_0
      (_GEN_3[8'(do_redirect_dup_next_bits_r_cfiUpdate_histPtr_value + 8'h10)]),
    .redirect_AFHOB_src_afhob_3_bits_1
      (_GEN_3[8'(do_redirect_dup_next_bits_r_cfiUpdate_histPtr_value + 8'hF)]),
    .redirect_AFHOB_src_afhob_3_bits_2
      (_GEN_3[8'(do_redirect_dup_next_bits_r_cfiUpdate_histPtr_value + 8'hE)]),
    .redirect_AFHOB_src_afhob_3_bits_3 (thisAheadFhOb_dup_3_afhob_1_bits_0),
    .redirect_AFHOB_src_afhob_2_bits_0
      (_GEN_3[8'(do_redirect_dup_next_bits_r_cfiUpdate_histPtr_value + 8'h20)]),
    .redirect_AFHOB_src_afhob_2_bits_1
      (_GEN_3[8'(do_redirect_dup_next_bits_r_cfiUpdate_histPtr_value + 8'h1F)]),
    .redirect_AFHOB_src_afhob_2_bits_2
      (_GEN_3[8'(do_redirect_dup_next_bits_r_cfiUpdate_histPtr_value + 8'h1E)]),
    .redirect_AFHOB_src_afhob_2_bits_3
      (_GEN_3[8'(do_redirect_dup_next_bits_r_cfiUpdate_histPtr_value + 8'h1D)]),
    .redirect_AFHOB_src_afhob_1_bits_0 (thisAheadFhOb_dup_3_afhob_1_bits_0),
    .redirect_AFHOB_src_afhob_1_bits_1
      (_GEN_3[8'(do_redirect_dup_next_bits_r_cfiUpdate_histPtr_value + 8'hC)]),
    .redirect_AFHOB_src_afhob_1_bits_2
      (_GEN_3[8'(do_redirect_dup_next_bits_r_cfiUpdate_histPtr_value + 8'hB)]),
    .redirect_AFHOB_src_afhob_1_bits_3 (thisAheadFhOb_dup_3_afhob_0_bits_0),
    .redirect_AFHOB_src_afhob_0_bits_0 (thisAheadFhOb_dup_3_afhob_0_bits_0),
    .redirect_AFHOB_src_afhob_0_bits_1
      (_GEN_3[8'(do_redirect_dup_next_bits_r_cfiUpdate_histPtr_value + 8'h9)]),
    .redirect_AFHOB_src_afhob_0_bits_2 (thisAheadFhOb_dup_3_afhob_0_bits_2),
    .redirect_AFHOB_src_afhob_0_bits_3 (thisAheadFhOb_dup_3_afhob_0_bits_3),
    .stallAFHOB_src_afhob_5_bits_0     (s0_ahead_fh_oldest_bits_reg_dup_3_afhob_5_bits_0),
    .stallAFHOB_src_afhob_5_bits_1     (s0_ahead_fh_oldest_bits_reg_dup_3_afhob_5_bits_1),
    .stallAFHOB_src_afhob_5_bits_2     (s0_ahead_fh_oldest_bits_reg_dup_3_afhob_5_bits_2),
    .stallAFHOB_src_afhob_5_bits_3     (s0_ahead_fh_oldest_bits_reg_dup_3_afhob_5_bits_3),
    .stallAFHOB_src_afhob_4_bits_0     (s0_ahead_fh_oldest_bits_reg_dup_3_afhob_4_bits_0),
    .stallAFHOB_src_afhob_4_bits_1     (s0_ahead_fh_oldest_bits_reg_dup_3_afhob_4_bits_1),
    .stallAFHOB_src_afhob_4_bits_2     (s0_ahead_fh_oldest_bits_reg_dup_3_afhob_4_bits_2),
    .stallAFHOB_src_afhob_3_bits_0     (s0_ahead_fh_oldest_bits_reg_dup_3_afhob_3_bits_0),
    .stallAFHOB_src_afhob_3_bits_1     (s0_ahead_fh_oldest_bits_reg_dup_3_afhob_3_bits_1),
    .stallAFHOB_src_afhob_3_bits_2     (s0_ahead_fh_oldest_bits_reg_dup_3_afhob_3_bits_2),
    .stallAFHOB_src_afhob_3_bits_3     (s0_ahead_fh_oldest_bits_reg_dup_3_afhob_3_bits_3),
    .stallAFHOB_src_afhob_2_bits_0     (s0_ahead_fh_oldest_bits_reg_dup_3_afhob_2_bits_0),
    .stallAFHOB_src_afhob_2_bits_1     (s0_ahead_fh_oldest_bits_reg_dup_3_afhob_2_bits_1),
    .stallAFHOB_src_afhob_2_bits_2     (s0_ahead_fh_oldest_bits_reg_dup_3_afhob_2_bits_2),
    .stallAFHOB_src_afhob_2_bits_3     (s0_ahead_fh_oldest_bits_reg_dup_3_afhob_2_bits_3),
    .stallAFHOB_src_afhob_1_bits_0     (s0_ahead_fh_oldest_bits_reg_dup_3_afhob_1_bits_0),
    .stallAFHOB_src_afhob_1_bits_1     (s0_ahead_fh_oldest_bits_reg_dup_3_afhob_1_bits_1),
    .stallAFHOB_src_afhob_1_bits_2     (s0_ahead_fh_oldest_bits_reg_dup_3_afhob_1_bits_2),
    .stallAFHOB_src_afhob_1_bits_3     (s0_ahead_fh_oldest_bits_reg_dup_3_afhob_1_bits_3),
    .stallAFHOB_src_afhob_0_bits_0     (s0_ahead_fh_oldest_bits_reg_dup_3_afhob_0_bits_0),
    .stallAFHOB_src_afhob_0_bits_1     (s0_ahead_fh_oldest_bits_reg_dup_3_afhob_0_bits_1),
    .stallAFHOB_src_afhob_0_bits_2     (s0_ahead_fh_oldest_bits_reg_dup_3_afhob_0_bits_2),
    .stallAFHOB_src_afhob_0_bits_3     (s0_ahead_fh_oldest_bits_reg_dup_3_afhob_0_bits_3),
    .out_res_afhob_5_bits_0
      (_s0_ahead_fh_oldest_bits_dup_3_ppm_out_res_afhob_5_bits_0),
    .out_res_afhob_5_bits_1
      (_s0_ahead_fh_oldest_bits_dup_3_ppm_out_res_afhob_5_bits_1),
    .out_res_afhob_5_bits_2
      (_s0_ahead_fh_oldest_bits_dup_3_ppm_out_res_afhob_5_bits_2),
    .out_res_afhob_5_bits_3
      (_s0_ahead_fh_oldest_bits_dup_3_ppm_out_res_afhob_5_bits_3),
    .out_res_afhob_4_bits_0
      (_s0_ahead_fh_oldest_bits_dup_3_ppm_out_res_afhob_4_bits_0),
    .out_res_afhob_4_bits_1
      (_s0_ahead_fh_oldest_bits_dup_3_ppm_out_res_afhob_4_bits_1),
    .out_res_afhob_4_bits_2
      (_s0_ahead_fh_oldest_bits_dup_3_ppm_out_res_afhob_4_bits_2),
    .out_res_afhob_3_bits_0
      (_s0_ahead_fh_oldest_bits_dup_3_ppm_out_res_afhob_3_bits_0),
    .out_res_afhob_3_bits_1
      (_s0_ahead_fh_oldest_bits_dup_3_ppm_out_res_afhob_3_bits_1),
    .out_res_afhob_3_bits_2
      (_s0_ahead_fh_oldest_bits_dup_3_ppm_out_res_afhob_3_bits_2),
    .out_res_afhob_3_bits_3
      (_s0_ahead_fh_oldest_bits_dup_3_ppm_out_res_afhob_3_bits_3),
    .out_res_afhob_2_bits_0
      (_s0_ahead_fh_oldest_bits_dup_3_ppm_out_res_afhob_2_bits_0),
    .out_res_afhob_2_bits_1
      (_s0_ahead_fh_oldest_bits_dup_3_ppm_out_res_afhob_2_bits_1),
    .out_res_afhob_2_bits_2
      (_s0_ahead_fh_oldest_bits_dup_3_ppm_out_res_afhob_2_bits_2),
    .out_res_afhob_2_bits_3
      (_s0_ahead_fh_oldest_bits_dup_3_ppm_out_res_afhob_2_bits_3),
    .out_res_afhob_1_bits_0
      (_s0_ahead_fh_oldest_bits_dup_3_ppm_out_res_afhob_1_bits_0),
    .out_res_afhob_1_bits_1
      (_s0_ahead_fh_oldest_bits_dup_3_ppm_out_res_afhob_1_bits_1),
    .out_res_afhob_1_bits_2
      (_s0_ahead_fh_oldest_bits_dup_3_ppm_out_res_afhob_1_bits_2),
    .out_res_afhob_1_bits_3
      (_s0_ahead_fh_oldest_bits_dup_3_ppm_out_res_afhob_1_bits_3),
    .out_res_afhob_0_bits_0
      (_s0_ahead_fh_oldest_bits_dup_3_ppm_out_res_afhob_0_bits_0),
    .out_res_afhob_0_bits_1
      (_s0_ahead_fh_oldest_bits_dup_3_ppm_out_res_afhob_0_bits_1),
    .out_res_afhob_0_bits_2
      (_s0_ahead_fh_oldest_bits_dup_3_ppm_out_res_afhob_0_bits_2),
    .out_res_afhob_0_bits_3
      (_s0_ahead_fh_oldest_bits_dup_3_ppm_out_res_afhob_0_bits_3)
  );
  PriorityMuxModule_12 s0_last_br_num_oh_dup_1_ppm (
    .s2_BrNumOH_sel
      (io_s2_redirect_dup_1 & ~io_s3_redirect_dup_1
       & ~do_redirect_dup_next_valid_last_REG),
    .s2_BrNumOH_src
      ({_s2_ghv_wdatas_T_58023 & ~_GEN_10 & io_resp_s2_full_pred_1_hit,
        io_resp_s2_full_pred_1_slot_valids_0 & (_GEN_10 | ~_s2_ghv_wdatas_T_58023)
          & io_resp_s2_full_pred_1_hit,
        ~io_resp_s2_full_pred_1_hit
          | ~(io_resp_s2_full_pred_1_slot_valids_0 | _s2_ghv_wdatas_T_58023)}),
    .s1_BrNumOH_sel
      (io_s1_valid_dup_1 & ~io_s2_redirect_dup_1 & ~io_s3_redirect_dup_1
       & ~do_redirect_dup_next_valid_last_REG),
    .s1_BrNumOH_src
      ({_s1_ghv_wdatas_T_190589 & ~_GEN_4 & io_resp_s1_full_pred_1_hit,
        io_resp_s1_full_pred_1_slot_valids_0 & (_GEN_4 | ~_s1_ghv_wdatas_T_190589)
          & io_resp_s1_full_pred_1_hit,
        ~io_resp_s1_full_pred_1_hit
          | ~(io_resp_s1_full_pred_1_slot_valids_0 | _s1_ghv_wdatas_T_190589)}),
    .s3_BrNumOH_sel       (io_s3_redirect_dup_1 & ~do_redirect_dup_next_valid_last_REG),
    .s3_BrNumOH_src
      ({_s3_ghv_wdatas_T_58023 & ~_GEN_16 & io_resp_s3_full_pred_1_hit,
        io_resp_s3_full_pred_1_slot_valids_0 & (_GEN_16 | ~_s3_ghv_wdatas_T_58023)
          & io_resp_s3_full_pred_1_hit,
        ~io_resp_s3_full_pred_1_hit
          | ~(io_resp_s3_full_pred_1_slot_valids_0 | _s3_ghv_wdatas_T_58023)}),
    .redirect_BrNumOH_sel (do_redirect_dup_next_valid_last_REG),
    .redirect_BrNumOH_src (_thisBrNumOH_dup_T_1[2:0]),
    .stallBrNumOH_src     (s0_last_br_num_oh_reg_dup_1),
    .out_res              (_s0_last_br_num_oh_dup_1_ppm_out_res)
  );
  PriorityMuxModule_12 s0_last_br_num_oh_dup_3_ppm (
    .s2_BrNumOH_sel
      (io_s2_redirect_dup_3 & ~io_s3_redirect_dup_3
       & ~do_redirect_dup_next_valid_last_REG),
    .s2_BrNumOH_src
      ({_s2_ghv_wdatas_T_58073 & ~_GEN_11 & io_resp_s2_full_pred_3_hit,
        io_resp_s2_full_pred_3_slot_valids_0 & (_GEN_11 | ~_s2_ghv_wdatas_T_58073)
          & io_resp_s2_full_pred_3_hit,
        ~io_resp_s2_full_pred_3_hit
          | ~(io_resp_s2_full_pred_3_slot_valids_0 | _s2_ghv_wdatas_T_58073)}),
    .s1_BrNumOH_sel
      (io_s1_valid_dup_3 & ~io_s2_redirect_dup_3 & ~io_s3_redirect_dup_3
       & ~do_redirect_dup_next_valid_last_REG),
    .s1_BrNumOH_src
      ({_s1_ghv_wdatas_T_190711 & ~_GEN_5 & io_resp_s1_full_pred_3_hit,
        io_resp_s1_full_pred_3_slot_valids_0 & (_GEN_5 | ~_s1_ghv_wdatas_T_190711)
          & io_resp_s1_full_pred_3_hit,
        ~io_resp_s1_full_pred_3_hit
          | ~(io_resp_s1_full_pred_3_slot_valids_0 | _s1_ghv_wdatas_T_190711)}),
    .s3_BrNumOH_sel       (io_s3_redirect_dup_3 & ~do_redirect_dup_next_valid_last_REG),
    .s3_BrNumOH_src
      ({_s3_ghv_wdatas_T_58073 & ~_GEN_17 & io_resp_s3_full_pred_3_hit,
        io_resp_s3_full_pred_3_slot_valids_0 & (_GEN_17 | ~_s3_ghv_wdatas_T_58073)
          & io_resp_s3_full_pred_3_hit,
        ~io_resp_s3_full_pred_3_hit
          | ~(io_resp_s3_full_pred_3_slot_valids_0 | _s3_ghv_wdatas_T_58073)}),
    .redirect_BrNumOH_sel (do_redirect_dup_next_valid_last_REG),
    .redirect_BrNumOH_src (_thisBrNumOH_dup_T_3[2:0]),
    .stallBrNumOH_src     (s0_last_br_num_oh_reg_dup_3),
    .out_res              (_s0_last_br_num_oh_dup_3_ppm_out_res)
  );
  PriorityMuxModule_16 ghv_write_datas_0_ppm (
    .s2_new_bit_0_sel       (_ghv_wens_0_T_1 & ~_ghv_wens_0_T_2 & ~_ghv_wens_0_T_3),
    .s2_new_bit_0_src
      (~(|s2_ghist_ptr_dup_0_value) & io_resp_s2_full_pred_0_slot_valids_0
       & _s2_ghv_wdatas_T_58099 & io_resp_s2_full_pred_0_hit
       | s2_ghist_ptr_dup_0_value == 8'h1 & _s2_ghv_wdatas_T_57998
       & ~(_s2_ghv_wdatas_T_58099 & io_resp_s2_full_pred_0_hit) & _s2_ghv_wdatas_T_58106
       & io_resp_s2_full_pred_0_is_br_sharing & io_resp_s2_full_pred_0_hit),
    .s1_new_bit_0_sel
      (_ghv_wens_0_T & ~_ghv_wens_0_T_1 & ~_ghv_wens_0_T_2 & ~_ghv_wens_0_T_3),
    .s1_new_bit_0_src
      (~(|s1_ghist_ptr_dup_0_value) & io_resp_s1_full_pred_0_slot_valids_0
       & (io_resp_s1_full_pred_0_slot_valids_0 & io_resp_s1_full_pred_0_br_taken_mask_0
          & io_resp_s1_full_pred_0_hit | _s1_ghv_wdatas_T_190528
          & io_resp_s1_full_pred_0_br_taken_mask_1 & io_resp_s1_full_pred_0_hit)
       & (_s1_ghv_wdatas_T_190518 & io_resp_s1_full_pred_0_hit | ~_s1_ghv_wdatas_T_190528)
       & io_resp_s1_full_pred_0_hit | s1_ghist_ptr_dup_0_value == 8'h1
       & _s1_ghv_wdatas_T_190528 & ~(_s1_ghv_wdatas_T_190518 & io_resp_s1_full_pred_0_hit)
       & (io_resp_s1_full_pred_0_slot_valids_0 & io_resp_s1_full_pred_0_br_taken_mask_0
          & io_resp_s1_full_pred_0_hit | _s1_ghv_wdatas_T_190528
          & io_resp_s1_full_pred_0_br_taken_mask_1 & io_resp_s1_full_pred_0_hit)
       & ~(_s1_ghv_wdatas_T_190518 & io_resp_s1_full_pred_0_hit)
       & io_resp_s1_full_pred_0_hit),
    .s3_new_bit_0_sel       (_ghv_wens_0_T_2 & ~_ghv_wens_0_T_3),
    .s3_new_bit_0_src
      (~(|s3_ghist_ptr_dup_0_value) & io_resp_s3_full_pred_0_slot_valids_0
       & _s3_ghv_wdatas_T_58099 & io_resp_s3_full_pred_0_hit
       | s3_ghist_ptr_dup_0_value == 8'h1 & _s3_ghv_wdatas_T_57998
       & ~(_s3_ghv_wdatas_T_58099 & io_resp_s3_full_pred_0_hit) & _s3_ghv_wdatas_T_58106
       & io_resp_s3_full_pred_0_is_br_sharing & io_resp_s3_full_pred_0_hit),
    .redirect_new_bit_0_src
      (~(|do_redirect_dup_next_bits_r_cfiUpdate_histPtr_value) & shouldShiftVec_dup_0_0
       & real_br_taken_mask_dup_0_0
       | do_redirect_dup_next_bits_r_cfiUpdate_histPtr_value == 8'h1
       & shouldShiftVec_dup_0_1 & real_br_taken_mask_dup_0_1),
    .out_res                (_ghv_write_datas_0_ppm_out_res)
  );
  PriorityMuxModule_16 ghv_write_datas_1_ppm (
    .s2_new_bit_0_sel       (_ghv_wens_1_T_1 & ~_ghv_wens_1_T_2 & ~_ghv_wens_1_T_3),
    .s2_new_bit_0_src
      (s2_ghist_ptr_dup_0_value == 8'h1 & io_resp_s2_full_pred_0_slot_valids_0
       & _s2_ghv_wdatas_T_58099 & io_resp_s2_full_pred_0_hit
       | s2_ghist_ptr_dup_0_value == 8'h2 & _s2_ghv_wdatas_T_57998
       & ~(_s2_ghv_wdatas_T_58099 & io_resp_s2_full_pred_0_hit) & _s2_ghv_wdatas_T_58106
       & io_resp_s2_full_pred_0_is_br_sharing & io_resp_s2_full_pred_0_hit),
    .s1_new_bit_0_sel
      (_ghv_wens_1_T & ~_ghv_wens_1_T_1 & ~_ghv_wens_1_T_2 & ~_ghv_wens_1_T_3),
    .s1_new_bit_0_src
      (s1_ghist_ptr_dup_0_value == 8'h1 & io_resp_s1_full_pred_0_slot_valids_0
       & (io_resp_s1_full_pred_0_slot_valids_0 & io_resp_s1_full_pred_0_br_taken_mask_0
          & io_resp_s1_full_pred_0_hit | _s1_ghv_wdatas_T_190528
          & io_resp_s1_full_pred_0_br_taken_mask_1 & io_resp_s1_full_pred_0_hit)
       & (_s1_ghv_wdatas_T_190518 & io_resp_s1_full_pred_0_hit | ~_s1_ghv_wdatas_T_190528)
       & io_resp_s1_full_pred_0_hit | s1_ghist_ptr_dup_0_value == 8'h2
       & _s1_ghv_wdatas_T_190528 & ~(_s1_ghv_wdatas_T_190518 & io_resp_s1_full_pred_0_hit)
       & (io_resp_s1_full_pred_0_slot_valids_0 & io_resp_s1_full_pred_0_br_taken_mask_0
          & io_resp_s1_full_pred_0_hit | _s1_ghv_wdatas_T_190528
          & io_resp_s1_full_pred_0_br_taken_mask_1 & io_resp_s1_full_pred_0_hit)
       & ~(_s1_ghv_wdatas_T_190518 & io_resp_s1_full_pred_0_hit)
       & io_resp_s1_full_pred_0_hit),
    .s3_new_bit_0_sel       (_ghv_wens_1_T_2 & ~_ghv_wens_1_T_3),
    .s3_new_bit_0_src
      (s3_ghist_ptr_dup_0_value == 8'h1 & io_resp_s3_full_pred_0_slot_valids_0
       & _s3_ghv_wdatas_T_58099 & io_resp_s3_full_pred_0_hit
       | s3_ghist_ptr_dup_0_value == 8'h2 & _s3_ghv_wdatas_T_57998
       & ~(_s3_ghv_wdatas_T_58099 & io_resp_s3_full_pred_0_hit) & _s3_ghv_wdatas_T_58106
       & io_resp_s3_full_pred_0_is_br_sharing & io_resp_s3_full_pred_0_hit),
    .redirect_new_bit_0_src
      (do_redirect_dup_next_bits_r_cfiUpdate_histPtr_value == 8'h1
       & shouldShiftVec_dup_0_0 & real_br_taken_mask_dup_0_0
       | do_redirect_dup_next_bits_r_cfiUpdate_histPtr_value == 8'h2
       & shouldShiftVec_dup_0_1 & real_br_taken_mask_dup_0_1),
    .out_res                (_ghv_write_datas_1_ppm_out_res)
  );
  PriorityMuxModule_16 ghv_write_datas_2_ppm (
    .s2_new_bit_0_sel       (_ghv_wens_2_T_1 & ~_ghv_wens_2_T_2 & ~_ghv_wens_2_T_3),
    .s2_new_bit_0_src
      (s2_ghist_ptr_dup_0_value == 8'h2 & io_resp_s2_full_pred_0_slot_valids_0
       & _s2_ghv_wdatas_T_58099 & io_resp_s2_full_pred_0_hit
       | s2_ghist_ptr_dup_0_value == 8'h3 & _s2_ghv_wdatas_T_57998
       & ~(_s2_ghv_wdatas_T_58099 & io_resp_s2_full_pred_0_hit) & _s2_ghv_wdatas_T_58106
       & io_resp_s2_full_pred_0_is_br_sharing & io_resp_s2_full_pred_0_hit),
    .s1_new_bit_0_sel
      (_ghv_wens_2_T & ~_ghv_wens_2_T_1 & ~_ghv_wens_2_T_2 & ~_ghv_wens_2_T_3),
    .s1_new_bit_0_src
      (s1_ghist_ptr_dup_0_value == 8'h2 & io_resp_s1_full_pred_0_slot_valids_0
       & (io_resp_s1_full_pred_0_slot_valids_0 & io_resp_s1_full_pred_0_br_taken_mask_0
          & io_resp_s1_full_pred_0_hit | _s1_ghv_wdatas_T_190528
          & io_resp_s1_full_pred_0_br_taken_mask_1 & io_resp_s1_full_pred_0_hit)
       & (_s1_ghv_wdatas_T_190518 & io_resp_s1_full_pred_0_hit | ~_s1_ghv_wdatas_T_190528)
       & io_resp_s1_full_pred_0_hit | s1_ghist_ptr_dup_0_value == 8'h3
       & _s1_ghv_wdatas_T_190528 & ~(_s1_ghv_wdatas_T_190518 & io_resp_s1_full_pred_0_hit)
       & (io_resp_s1_full_pred_0_slot_valids_0 & io_resp_s1_full_pred_0_br_taken_mask_0
          & io_resp_s1_full_pred_0_hit | _s1_ghv_wdatas_T_190528
          & io_resp_s1_full_pred_0_br_taken_mask_1 & io_resp_s1_full_pred_0_hit)
       & ~(_s1_ghv_wdatas_T_190518 & io_resp_s1_full_pred_0_hit)
       & io_resp_s1_full_pred_0_hit),
    .s3_new_bit_0_sel       (_ghv_wens_2_T_2 & ~_ghv_wens_2_T_3),
    .s3_new_bit_0_src
      (s3_ghist_ptr_dup_0_value == 8'h2 & io_resp_s3_full_pred_0_slot_valids_0
       & _s3_ghv_wdatas_T_58099 & io_resp_s3_full_pred_0_hit
       | s3_ghist_ptr_dup_0_value == 8'h3 & _s3_ghv_wdatas_T_57998
       & ~(_s3_ghv_wdatas_T_58099 & io_resp_s3_full_pred_0_hit) & _s3_ghv_wdatas_T_58106
       & io_resp_s3_full_pred_0_is_br_sharing & io_resp_s3_full_pred_0_hit),
    .redirect_new_bit_0_src
      (do_redirect_dup_next_bits_r_cfiUpdate_histPtr_value == 8'h2
       & shouldShiftVec_dup_0_0 & real_br_taken_mask_dup_0_0
       | do_redirect_dup_next_bits_r_cfiUpdate_histPtr_value == 8'h3
       & shouldShiftVec_dup_0_1 & real_br_taken_mask_dup_0_1),
    .out_res                (_ghv_write_datas_2_ppm_out_res)
  );
  PriorityMuxModule_16 ghv_write_datas_3_ppm (
    .s2_new_bit_0_sel       (_ghv_wens_3_T_1 & ~_ghv_wens_3_T_2 & ~_ghv_wens_3_T_3),
    .s2_new_bit_0_src
      (s2_ghist_ptr_dup_0_value == 8'h3 & io_resp_s2_full_pred_0_slot_valids_0
       & _s2_ghv_wdatas_T_58099 & io_resp_s2_full_pred_0_hit
       | s2_ghist_ptr_dup_0_value == 8'h4 & _s2_ghv_wdatas_T_57998
       & ~(_s2_ghv_wdatas_T_58099 & io_resp_s2_full_pred_0_hit) & _s2_ghv_wdatas_T_58106
       & io_resp_s2_full_pred_0_is_br_sharing & io_resp_s2_full_pred_0_hit),
    .s1_new_bit_0_sel
      (_ghv_wens_3_T & ~_ghv_wens_3_T_1 & ~_ghv_wens_3_T_2 & ~_ghv_wens_3_T_3),
    .s1_new_bit_0_src
      (s1_ghist_ptr_dup_0_value == 8'h3 & io_resp_s1_full_pred_0_slot_valids_0
       & (io_resp_s1_full_pred_0_slot_valids_0 & io_resp_s1_full_pred_0_br_taken_mask_0
          & io_resp_s1_full_pred_0_hit | _s1_ghv_wdatas_T_190528
          & io_resp_s1_full_pred_0_br_taken_mask_1 & io_resp_s1_full_pred_0_hit)
       & (_s1_ghv_wdatas_T_190518 & io_resp_s1_full_pred_0_hit | ~_s1_ghv_wdatas_T_190528)
       & io_resp_s1_full_pred_0_hit | s1_ghist_ptr_dup_0_value == 8'h4
       & _s1_ghv_wdatas_T_190528 & ~(_s1_ghv_wdatas_T_190518 & io_resp_s1_full_pred_0_hit)
       & (io_resp_s1_full_pred_0_slot_valids_0 & io_resp_s1_full_pred_0_br_taken_mask_0
          & io_resp_s1_full_pred_0_hit | _s1_ghv_wdatas_T_190528
          & io_resp_s1_full_pred_0_br_taken_mask_1 & io_resp_s1_full_pred_0_hit)
       & ~(_s1_ghv_wdatas_T_190518 & io_resp_s1_full_pred_0_hit)
       & io_resp_s1_full_pred_0_hit),
    .s3_new_bit_0_sel       (_ghv_wens_3_T_2 & ~_ghv_wens_3_T_3),
    .s3_new_bit_0_src
      (s3_ghist_ptr_dup_0_value == 8'h3 & io_resp_s3_full_pred_0_slot_valids_0
       & _s3_ghv_wdatas_T_58099 & io_resp_s3_full_pred_0_hit
       | s3_ghist_ptr_dup_0_value == 8'h4 & _s3_ghv_wdatas_T_57998
       & ~(_s3_ghv_wdatas_T_58099 & io_resp_s3_full_pred_0_hit) & _s3_ghv_wdatas_T_58106
       & io_resp_s3_full_pred_0_is_br_sharing & io_resp_s3_full_pred_0_hit),
    .redirect_new_bit_0_src
      (do_redirect_dup_next_bits_r_cfiUpdate_histPtr_value == 8'h3
       & shouldShiftVec_dup_0_0 & real_br_taken_mask_dup_0_0
       | do_redirect_dup_next_bits_r_cfiUpdate_histPtr_value == 8'h4
       & shouldShiftVec_dup_0_1 & real_br_taken_mask_dup_0_1),
    .out_res                (_ghv_write_datas_3_ppm_out_res)
  );
  PriorityMuxModule_16 ghv_write_datas_4_ppm (
    .s2_new_bit_0_sel       (_ghv_wens_4_T_1 & ~_ghv_wens_4_T_2 & ~_ghv_wens_4_T_3),
    .s2_new_bit_0_src
      (s2_ghist_ptr_dup_0_value == 8'h4 & io_resp_s2_full_pred_0_slot_valids_0
       & _s2_ghv_wdatas_T_58099 & io_resp_s2_full_pred_0_hit
       | s2_ghist_ptr_dup_0_value == 8'h5 & _s2_ghv_wdatas_T_57998
       & ~(_s2_ghv_wdatas_T_58099 & io_resp_s2_full_pred_0_hit) & _s2_ghv_wdatas_T_58106
       & io_resp_s2_full_pred_0_is_br_sharing & io_resp_s2_full_pred_0_hit),
    .s1_new_bit_0_sel
      (_ghv_wens_4_T & ~_ghv_wens_4_T_1 & ~_ghv_wens_4_T_2 & ~_ghv_wens_4_T_3),
    .s1_new_bit_0_src
      (s1_ghist_ptr_dup_0_value == 8'h4 & io_resp_s1_full_pred_0_slot_valids_0
       & (io_resp_s1_full_pred_0_slot_valids_0 & io_resp_s1_full_pred_0_br_taken_mask_0
          & io_resp_s1_full_pred_0_hit | _s1_ghv_wdatas_T_190528
          & io_resp_s1_full_pred_0_br_taken_mask_1 & io_resp_s1_full_pred_0_hit)
       & (_s1_ghv_wdatas_T_190518 & io_resp_s1_full_pred_0_hit | ~_s1_ghv_wdatas_T_190528)
       & io_resp_s1_full_pred_0_hit | s1_ghist_ptr_dup_0_value == 8'h5
       & _s1_ghv_wdatas_T_190528 & ~(_s1_ghv_wdatas_T_190518 & io_resp_s1_full_pred_0_hit)
       & (io_resp_s1_full_pred_0_slot_valids_0 & io_resp_s1_full_pred_0_br_taken_mask_0
          & io_resp_s1_full_pred_0_hit | _s1_ghv_wdatas_T_190528
          & io_resp_s1_full_pred_0_br_taken_mask_1 & io_resp_s1_full_pred_0_hit)
       & ~(_s1_ghv_wdatas_T_190518 & io_resp_s1_full_pred_0_hit)
       & io_resp_s1_full_pred_0_hit),
    .s3_new_bit_0_sel       (_ghv_wens_4_T_2 & ~_ghv_wens_4_T_3),
    .s3_new_bit_0_src
      (s3_ghist_ptr_dup_0_value == 8'h4 & io_resp_s3_full_pred_0_slot_valids_0
       & _s3_ghv_wdatas_T_58099 & io_resp_s3_full_pred_0_hit
       | s3_ghist_ptr_dup_0_value == 8'h5 & _s3_ghv_wdatas_T_57998
       & ~(_s3_ghv_wdatas_T_58099 & io_resp_s3_full_pred_0_hit) & _s3_ghv_wdatas_T_58106
       & io_resp_s3_full_pred_0_is_br_sharing & io_resp_s3_full_pred_0_hit),
    .redirect_new_bit_0_src
      (do_redirect_dup_next_bits_r_cfiUpdate_histPtr_value == 8'h4
       & shouldShiftVec_dup_0_0 & real_br_taken_mask_dup_0_0
       | do_redirect_dup_next_bits_r_cfiUpdate_histPtr_value == 8'h5
       & shouldShiftVec_dup_0_1 & real_br_taken_mask_dup_0_1),
    .out_res                (_ghv_write_datas_4_ppm_out_res)
  );
  PriorityMuxModule_16 ghv_write_datas_5_ppm (
    .s2_new_bit_0_sel       (_ghv_wens_5_T_1 & ~_ghv_wens_5_T_2 & ~_ghv_wens_5_T_3),
    .s2_new_bit_0_src
      (s2_ghist_ptr_dup_0_value == 8'h5 & io_resp_s2_full_pred_0_slot_valids_0
       & _s2_ghv_wdatas_T_58099 & io_resp_s2_full_pred_0_hit
       | s2_ghist_ptr_dup_0_value == 8'h6 & _s2_ghv_wdatas_T_57998
       & ~(_s2_ghv_wdatas_T_58099 & io_resp_s2_full_pred_0_hit) & _s2_ghv_wdatas_T_58106
       & io_resp_s2_full_pred_0_is_br_sharing & io_resp_s2_full_pred_0_hit),
    .s1_new_bit_0_sel
      (_ghv_wens_5_T & ~_ghv_wens_5_T_1 & ~_ghv_wens_5_T_2 & ~_ghv_wens_5_T_3),
    .s1_new_bit_0_src
      (s1_ghist_ptr_dup_0_value == 8'h5 & io_resp_s1_full_pred_0_slot_valids_0
       & (io_resp_s1_full_pred_0_slot_valids_0 & io_resp_s1_full_pred_0_br_taken_mask_0
          & io_resp_s1_full_pred_0_hit | _s1_ghv_wdatas_T_190528
          & io_resp_s1_full_pred_0_br_taken_mask_1 & io_resp_s1_full_pred_0_hit)
       & (_s1_ghv_wdatas_T_190518 & io_resp_s1_full_pred_0_hit | ~_s1_ghv_wdatas_T_190528)
       & io_resp_s1_full_pred_0_hit | s1_ghist_ptr_dup_0_value == 8'h6
       & _s1_ghv_wdatas_T_190528 & ~(_s1_ghv_wdatas_T_190518 & io_resp_s1_full_pred_0_hit)
       & (io_resp_s1_full_pred_0_slot_valids_0 & io_resp_s1_full_pred_0_br_taken_mask_0
          & io_resp_s1_full_pred_0_hit | _s1_ghv_wdatas_T_190528
          & io_resp_s1_full_pred_0_br_taken_mask_1 & io_resp_s1_full_pred_0_hit)
       & ~(_s1_ghv_wdatas_T_190518 & io_resp_s1_full_pred_0_hit)
       & io_resp_s1_full_pred_0_hit),
    .s3_new_bit_0_sel       (_ghv_wens_5_T_2 & ~_ghv_wens_5_T_3),
    .s3_new_bit_0_src
      (s3_ghist_ptr_dup_0_value == 8'h5 & io_resp_s3_full_pred_0_slot_valids_0
       & _s3_ghv_wdatas_T_58099 & io_resp_s3_full_pred_0_hit
       | s3_ghist_ptr_dup_0_value == 8'h6 & _s3_ghv_wdatas_T_57998
       & ~(_s3_ghv_wdatas_T_58099 & io_resp_s3_full_pred_0_hit) & _s3_ghv_wdatas_T_58106
       & io_resp_s3_full_pred_0_is_br_sharing & io_resp_s3_full_pred_0_hit),
    .redirect_new_bit_0_src
      (do_redirect_dup_next_bits_r_cfiUpdate_histPtr_value == 8'h5
       & shouldShiftVec_dup_0_0 & real_br_taken_mask_dup_0_0
       | do_redirect_dup_next_bits_r_cfiUpdate_histPtr_value == 8'h6
       & shouldShiftVec_dup_0_1 & real_br_taken_mask_dup_0_1),
    .out_res                (_ghv_write_datas_5_ppm_out_res)
  );
  PriorityMuxModule_16 ghv_write_datas_6_ppm (
    .s2_new_bit_0_sel       (_ghv_wens_6_T_1 & ~_ghv_wens_6_T_2 & ~_ghv_wens_6_T_3),
    .s2_new_bit_0_src
      (s2_ghist_ptr_dup_0_value == 8'h6 & io_resp_s2_full_pred_0_slot_valids_0
       & _s2_ghv_wdatas_T_58099 & io_resp_s2_full_pred_0_hit
       | s2_ghist_ptr_dup_0_value == 8'h7 & _s2_ghv_wdatas_T_57998
       & ~(_s2_ghv_wdatas_T_58099 & io_resp_s2_full_pred_0_hit) & _s2_ghv_wdatas_T_58106
       & io_resp_s2_full_pred_0_is_br_sharing & io_resp_s2_full_pred_0_hit),
    .s1_new_bit_0_sel
      (_ghv_wens_6_T & ~_ghv_wens_6_T_1 & ~_ghv_wens_6_T_2 & ~_ghv_wens_6_T_3),
    .s1_new_bit_0_src
      (s1_ghist_ptr_dup_0_value == 8'h6 & io_resp_s1_full_pred_0_slot_valids_0
       & (io_resp_s1_full_pred_0_slot_valids_0 & io_resp_s1_full_pred_0_br_taken_mask_0
          & io_resp_s1_full_pred_0_hit | _s1_ghv_wdatas_T_190528
          & io_resp_s1_full_pred_0_br_taken_mask_1 & io_resp_s1_full_pred_0_hit)
       & (_s1_ghv_wdatas_T_190518 & io_resp_s1_full_pred_0_hit | ~_s1_ghv_wdatas_T_190528)
       & io_resp_s1_full_pred_0_hit | s1_ghist_ptr_dup_0_value == 8'h7
       & _s1_ghv_wdatas_T_190528 & ~(_s1_ghv_wdatas_T_190518 & io_resp_s1_full_pred_0_hit)
       & (io_resp_s1_full_pred_0_slot_valids_0 & io_resp_s1_full_pred_0_br_taken_mask_0
          & io_resp_s1_full_pred_0_hit | _s1_ghv_wdatas_T_190528
          & io_resp_s1_full_pred_0_br_taken_mask_1 & io_resp_s1_full_pred_0_hit)
       & ~(_s1_ghv_wdatas_T_190518 & io_resp_s1_full_pred_0_hit)
       & io_resp_s1_full_pred_0_hit),
    .s3_new_bit_0_sel       (_ghv_wens_6_T_2 & ~_ghv_wens_6_T_3),
    .s3_new_bit_0_src
      (s3_ghist_ptr_dup_0_value == 8'h6 & io_resp_s3_full_pred_0_slot_valids_0
       & _s3_ghv_wdatas_T_58099 & io_resp_s3_full_pred_0_hit
       | s3_ghist_ptr_dup_0_value == 8'h7 & _s3_ghv_wdatas_T_57998
       & ~(_s3_ghv_wdatas_T_58099 & io_resp_s3_full_pred_0_hit) & _s3_ghv_wdatas_T_58106
       & io_resp_s3_full_pred_0_is_br_sharing & io_resp_s3_full_pred_0_hit),
    .redirect_new_bit_0_src
      (do_redirect_dup_next_bits_r_cfiUpdate_histPtr_value == 8'h6
       & shouldShiftVec_dup_0_0 & real_br_taken_mask_dup_0_0
       | do_redirect_dup_next_bits_r_cfiUpdate_histPtr_value == 8'h7
       & shouldShiftVec_dup_0_1 & real_br_taken_mask_dup_0_1),
    .out_res                (_ghv_write_datas_6_ppm_out_res)
  );
  PriorityMuxModule_16 ghv_write_datas_7_ppm (
    .s2_new_bit_0_sel       (_ghv_wens_7_T_1 & ~_ghv_wens_7_T_2 & ~_ghv_wens_7_T_3),
    .s2_new_bit_0_src
      (s2_ghist_ptr_dup_0_value == 8'h7 & io_resp_s2_full_pred_0_slot_valids_0
       & _s2_ghv_wdatas_T_58099 & io_resp_s2_full_pred_0_hit
       | s2_ghist_ptr_dup_0_value == 8'h8 & _s2_ghv_wdatas_T_57998
       & ~(_s2_ghv_wdatas_T_58099 & io_resp_s2_full_pred_0_hit) & _s2_ghv_wdatas_T_58106
       & io_resp_s2_full_pred_0_is_br_sharing & io_resp_s2_full_pred_0_hit),
    .s1_new_bit_0_sel
      (_ghv_wens_7_T & ~_ghv_wens_7_T_1 & ~_ghv_wens_7_T_2 & ~_ghv_wens_7_T_3),
    .s1_new_bit_0_src
      (s1_ghist_ptr_dup_0_value == 8'h7 & io_resp_s1_full_pred_0_slot_valids_0
       & (io_resp_s1_full_pred_0_slot_valids_0 & io_resp_s1_full_pred_0_br_taken_mask_0
          & io_resp_s1_full_pred_0_hit | _s1_ghv_wdatas_T_190528
          & io_resp_s1_full_pred_0_br_taken_mask_1 & io_resp_s1_full_pred_0_hit)
       & (_s1_ghv_wdatas_T_190518 & io_resp_s1_full_pred_0_hit | ~_s1_ghv_wdatas_T_190528)
       & io_resp_s1_full_pred_0_hit | s1_ghist_ptr_dup_0_value == 8'h8
       & _s1_ghv_wdatas_T_190528 & ~(_s1_ghv_wdatas_T_190518 & io_resp_s1_full_pred_0_hit)
       & (io_resp_s1_full_pred_0_slot_valids_0 & io_resp_s1_full_pred_0_br_taken_mask_0
          & io_resp_s1_full_pred_0_hit | _s1_ghv_wdatas_T_190528
          & io_resp_s1_full_pred_0_br_taken_mask_1 & io_resp_s1_full_pred_0_hit)
       & ~(_s1_ghv_wdatas_T_190518 & io_resp_s1_full_pred_0_hit)
       & io_resp_s1_full_pred_0_hit),
    .s3_new_bit_0_sel       (_ghv_wens_7_T_2 & ~_ghv_wens_7_T_3),
    .s3_new_bit_0_src
      (s3_ghist_ptr_dup_0_value == 8'h7 & io_resp_s3_full_pred_0_slot_valids_0
       & _s3_ghv_wdatas_T_58099 & io_resp_s3_full_pred_0_hit
       | s3_ghist_ptr_dup_0_value == 8'h8 & _s3_ghv_wdatas_T_57998
       & ~(_s3_ghv_wdatas_T_58099 & io_resp_s3_full_pred_0_hit) & _s3_ghv_wdatas_T_58106
       & io_resp_s3_full_pred_0_is_br_sharing & io_resp_s3_full_pred_0_hit),
    .redirect_new_bit_0_src
      (do_redirect_dup_next_bits_r_cfiUpdate_histPtr_value == 8'h7
       & shouldShiftVec_dup_0_0 & real_br_taken_mask_dup_0_0
       | do_redirect_dup_next_bits_r_cfiUpdate_histPtr_value == 8'h8
       & shouldShiftVec_dup_0_1 & real_br_taken_mask_dup_0_1),
    .out_res                (_ghv_write_datas_7_ppm_out_res)
  );
  PriorityMuxModule_16 ghv_write_datas_8_ppm (
    .s2_new_bit_0_sel       (_ghv_wens_8_T_1 & ~_ghv_wens_8_T_2 & ~_ghv_wens_8_T_3),
    .s2_new_bit_0_src
      (s2_ghist_ptr_dup_0_value == 8'h8 & io_resp_s2_full_pred_0_slot_valids_0
       & _s2_ghv_wdatas_T_58099 & io_resp_s2_full_pred_0_hit
       | s2_ghist_ptr_dup_0_value == 8'h9 & _s2_ghv_wdatas_T_57998
       & ~(_s2_ghv_wdatas_T_58099 & io_resp_s2_full_pred_0_hit) & _s2_ghv_wdatas_T_58106
       & io_resp_s2_full_pred_0_is_br_sharing & io_resp_s2_full_pred_0_hit),
    .s1_new_bit_0_sel
      (_ghv_wens_8_T & ~_ghv_wens_8_T_1 & ~_ghv_wens_8_T_2 & ~_ghv_wens_8_T_3),
    .s1_new_bit_0_src
      (s1_ghist_ptr_dup_0_value == 8'h8 & io_resp_s1_full_pred_0_slot_valids_0
       & (io_resp_s1_full_pred_0_slot_valids_0 & io_resp_s1_full_pred_0_br_taken_mask_0
          & io_resp_s1_full_pred_0_hit | _s1_ghv_wdatas_T_190528
          & io_resp_s1_full_pred_0_br_taken_mask_1 & io_resp_s1_full_pred_0_hit)
       & (_s1_ghv_wdatas_T_190518 & io_resp_s1_full_pred_0_hit | ~_s1_ghv_wdatas_T_190528)
       & io_resp_s1_full_pred_0_hit | s1_ghist_ptr_dup_0_value == 8'h9
       & _s1_ghv_wdatas_T_190528 & ~(_s1_ghv_wdatas_T_190518 & io_resp_s1_full_pred_0_hit)
       & (io_resp_s1_full_pred_0_slot_valids_0 & io_resp_s1_full_pred_0_br_taken_mask_0
          & io_resp_s1_full_pred_0_hit | _s1_ghv_wdatas_T_190528
          & io_resp_s1_full_pred_0_br_taken_mask_1 & io_resp_s1_full_pred_0_hit)
       & ~(_s1_ghv_wdatas_T_190518 & io_resp_s1_full_pred_0_hit)
       & io_resp_s1_full_pred_0_hit),
    .s3_new_bit_0_sel       (_ghv_wens_8_T_2 & ~_ghv_wens_8_T_3),
    .s3_new_bit_0_src
      (s3_ghist_ptr_dup_0_value == 8'h8 & io_resp_s3_full_pred_0_slot_valids_0
       & _s3_ghv_wdatas_T_58099 & io_resp_s3_full_pred_0_hit
       | s3_ghist_ptr_dup_0_value == 8'h9 & _s3_ghv_wdatas_T_57998
       & ~(_s3_ghv_wdatas_T_58099 & io_resp_s3_full_pred_0_hit) & _s3_ghv_wdatas_T_58106
       & io_resp_s3_full_pred_0_is_br_sharing & io_resp_s3_full_pred_0_hit),
    .redirect_new_bit_0_src
      (do_redirect_dup_next_bits_r_cfiUpdate_histPtr_value == 8'h8
       & shouldShiftVec_dup_0_0 & real_br_taken_mask_dup_0_0
       | do_redirect_dup_next_bits_r_cfiUpdate_histPtr_value == 8'h9
       & shouldShiftVec_dup_0_1 & real_br_taken_mask_dup_0_1),
    .out_res                (_ghv_write_datas_8_ppm_out_res)
  );
  PriorityMuxModule_16 ghv_write_datas_9_ppm (
    .s2_new_bit_0_sel       (_ghv_wens_9_T_1 & ~_ghv_wens_9_T_2 & ~_ghv_wens_9_T_3),
    .s2_new_bit_0_src
      (s2_ghist_ptr_dup_0_value == 8'h9 & io_resp_s2_full_pred_0_slot_valids_0
       & _s2_ghv_wdatas_T_58099 & io_resp_s2_full_pred_0_hit
       | s2_ghist_ptr_dup_0_value == 8'hA & _s2_ghv_wdatas_T_57998
       & ~(_s2_ghv_wdatas_T_58099 & io_resp_s2_full_pred_0_hit) & _s2_ghv_wdatas_T_58106
       & io_resp_s2_full_pred_0_is_br_sharing & io_resp_s2_full_pred_0_hit),
    .s1_new_bit_0_sel
      (_ghv_wens_9_T & ~_ghv_wens_9_T_1 & ~_ghv_wens_9_T_2 & ~_ghv_wens_9_T_3),
    .s1_new_bit_0_src
      (s1_ghist_ptr_dup_0_value == 8'h9 & io_resp_s1_full_pred_0_slot_valids_0
       & (io_resp_s1_full_pred_0_slot_valids_0 & io_resp_s1_full_pred_0_br_taken_mask_0
          & io_resp_s1_full_pred_0_hit | _s1_ghv_wdatas_T_190528
          & io_resp_s1_full_pred_0_br_taken_mask_1 & io_resp_s1_full_pred_0_hit)
       & (_s1_ghv_wdatas_T_190518 & io_resp_s1_full_pred_0_hit | ~_s1_ghv_wdatas_T_190528)
       & io_resp_s1_full_pred_0_hit | s1_ghist_ptr_dup_0_value == 8'hA
       & _s1_ghv_wdatas_T_190528 & ~(_s1_ghv_wdatas_T_190518 & io_resp_s1_full_pred_0_hit)
       & (io_resp_s1_full_pred_0_slot_valids_0 & io_resp_s1_full_pred_0_br_taken_mask_0
          & io_resp_s1_full_pred_0_hit | _s1_ghv_wdatas_T_190528
          & io_resp_s1_full_pred_0_br_taken_mask_1 & io_resp_s1_full_pred_0_hit)
       & ~(_s1_ghv_wdatas_T_190518 & io_resp_s1_full_pred_0_hit)
       & io_resp_s1_full_pred_0_hit),
    .s3_new_bit_0_sel       (_ghv_wens_9_T_2 & ~_ghv_wens_9_T_3),
    .s3_new_bit_0_src
      (s3_ghist_ptr_dup_0_value == 8'h9 & io_resp_s3_full_pred_0_slot_valids_0
       & _s3_ghv_wdatas_T_58099 & io_resp_s3_full_pred_0_hit
       | s3_ghist_ptr_dup_0_value == 8'hA & _s3_ghv_wdatas_T_57998
       & ~(_s3_ghv_wdatas_T_58099 & io_resp_s3_full_pred_0_hit) & _s3_ghv_wdatas_T_58106
       & io_resp_s3_full_pred_0_is_br_sharing & io_resp_s3_full_pred_0_hit),
    .redirect_new_bit_0_src
      (do_redirect_dup_next_bits_r_cfiUpdate_histPtr_value == 8'h9
       & shouldShiftVec_dup_0_0 & real_br_taken_mask_dup_0_0
       | do_redirect_dup_next_bits_r_cfiUpdate_histPtr_value == 8'hA
       & shouldShiftVec_dup_0_1 & real_br_taken_mask_dup_0_1),
    .out_res                (_ghv_write_datas_9_ppm_out_res)
  );
  PriorityMuxModule_16 ghv_write_datas_10_ppm (
    .s2_new_bit_0_sel       (_ghv_wens_10_T_1 & ~_ghv_wens_10_T_2 & ~_ghv_wens_10_T_3),
    .s2_new_bit_0_src
      (s2_ghist_ptr_dup_0_value == 8'hA & io_resp_s2_full_pred_0_slot_valids_0
       & _s2_ghv_wdatas_T_58099 & io_resp_s2_full_pred_0_hit
       | s2_ghist_ptr_dup_0_value == 8'hB & _s2_ghv_wdatas_T_57998
       & ~(_s2_ghv_wdatas_T_58099 & io_resp_s2_full_pred_0_hit) & _s2_ghv_wdatas_T_58106
       & io_resp_s2_full_pred_0_is_br_sharing & io_resp_s2_full_pred_0_hit),
    .s1_new_bit_0_sel
      (_ghv_wens_10_T & ~_ghv_wens_10_T_1 & ~_ghv_wens_10_T_2 & ~_ghv_wens_10_T_3),
    .s1_new_bit_0_src
      (s1_ghist_ptr_dup_0_value == 8'hA & io_resp_s1_full_pred_0_slot_valids_0
       & (io_resp_s1_full_pred_0_slot_valids_0 & io_resp_s1_full_pred_0_br_taken_mask_0
          & io_resp_s1_full_pred_0_hit | _s1_ghv_wdatas_T_190528
          & io_resp_s1_full_pred_0_br_taken_mask_1 & io_resp_s1_full_pred_0_hit)
       & (_s1_ghv_wdatas_T_190518 & io_resp_s1_full_pred_0_hit | ~_s1_ghv_wdatas_T_190528)
       & io_resp_s1_full_pred_0_hit | s1_ghist_ptr_dup_0_value == 8'hB
       & _s1_ghv_wdatas_T_190528 & ~(_s1_ghv_wdatas_T_190518 & io_resp_s1_full_pred_0_hit)
       & (io_resp_s1_full_pred_0_slot_valids_0 & io_resp_s1_full_pred_0_br_taken_mask_0
          & io_resp_s1_full_pred_0_hit | _s1_ghv_wdatas_T_190528
          & io_resp_s1_full_pred_0_br_taken_mask_1 & io_resp_s1_full_pred_0_hit)
       & ~(_s1_ghv_wdatas_T_190518 & io_resp_s1_full_pred_0_hit)
       & io_resp_s1_full_pred_0_hit),
    .s3_new_bit_0_sel       (_ghv_wens_10_T_2 & ~_ghv_wens_10_T_3),
    .s3_new_bit_0_src
      (s3_ghist_ptr_dup_0_value == 8'hA & io_resp_s3_full_pred_0_slot_valids_0
       & _s3_ghv_wdatas_T_58099 & io_resp_s3_full_pred_0_hit
       | s3_ghist_ptr_dup_0_value == 8'hB & _s3_ghv_wdatas_T_57998
       & ~(_s3_ghv_wdatas_T_58099 & io_resp_s3_full_pred_0_hit) & _s3_ghv_wdatas_T_58106
       & io_resp_s3_full_pred_0_is_br_sharing & io_resp_s3_full_pred_0_hit),
    .redirect_new_bit_0_src
      (do_redirect_dup_next_bits_r_cfiUpdate_histPtr_value == 8'hA
       & shouldShiftVec_dup_0_0 & real_br_taken_mask_dup_0_0
       | do_redirect_dup_next_bits_r_cfiUpdate_histPtr_value == 8'hB
       & shouldShiftVec_dup_0_1 & real_br_taken_mask_dup_0_1),
    .out_res                (_ghv_write_datas_10_ppm_out_res)
  );
  PriorityMuxModule_16 ghv_write_datas_11_ppm (
    .s2_new_bit_0_sel       (_ghv_wens_11_T_1 & ~_ghv_wens_11_T_2 & ~_ghv_wens_11_T_3),
    .s2_new_bit_0_src
      (s2_ghist_ptr_dup_0_value == 8'hB & io_resp_s2_full_pred_0_slot_valids_0
       & _s2_ghv_wdatas_T_58099 & io_resp_s2_full_pred_0_hit
       | s2_ghist_ptr_dup_0_value == 8'hC & _s2_ghv_wdatas_T_57998
       & ~(_s2_ghv_wdatas_T_58099 & io_resp_s2_full_pred_0_hit) & _s2_ghv_wdatas_T_58106
       & io_resp_s2_full_pred_0_is_br_sharing & io_resp_s2_full_pred_0_hit),
    .s1_new_bit_0_sel
      (_ghv_wens_11_T & ~_ghv_wens_11_T_1 & ~_ghv_wens_11_T_2 & ~_ghv_wens_11_T_3),
    .s1_new_bit_0_src
      (s1_ghist_ptr_dup_0_value == 8'hB & io_resp_s1_full_pred_0_slot_valids_0
       & (io_resp_s1_full_pred_0_slot_valids_0 & io_resp_s1_full_pred_0_br_taken_mask_0
          & io_resp_s1_full_pred_0_hit | _s1_ghv_wdatas_T_190528
          & io_resp_s1_full_pred_0_br_taken_mask_1 & io_resp_s1_full_pred_0_hit)
       & (_s1_ghv_wdatas_T_190518 & io_resp_s1_full_pred_0_hit | ~_s1_ghv_wdatas_T_190528)
       & io_resp_s1_full_pred_0_hit | s1_ghist_ptr_dup_0_value == 8'hC
       & _s1_ghv_wdatas_T_190528 & ~(_s1_ghv_wdatas_T_190518 & io_resp_s1_full_pred_0_hit)
       & (io_resp_s1_full_pred_0_slot_valids_0 & io_resp_s1_full_pred_0_br_taken_mask_0
          & io_resp_s1_full_pred_0_hit | _s1_ghv_wdatas_T_190528
          & io_resp_s1_full_pred_0_br_taken_mask_1 & io_resp_s1_full_pred_0_hit)
       & ~(_s1_ghv_wdatas_T_190518 & io_resp_s1_full_pred_0_hit)
       & io_resp_s1_full_pred_0_hit),
    .s3_new_bit_0_sel       (_ghv_wens_11_T_2 & ~_ghv_wens_11_T_3),
    .s3_new_bit_0_src
      (s3_ghist_ptr_dup_0_value == 8'hB & io_resp_s3_full_pred_0_slot_valids_0
       & _s3_ghv_wdatas_T_58099 & io_resp_s3_full_pred_0_hit
       | s3_ghist_ptr_dup_0_value == 8'hC & _s3_ghv_wdatas_T_57998
       & ~(_s3_ghv_wdatas_T_58099 & io_resp_s3_full_pred_0_hit) & _s3_ghv_wdatas_T_58106
       & io_resp_s3_full_pred_0_is_br_sharing & io_resp_s3_full_pred_0_hit),
    .redirect_new_bit_0_src
      (do_redirect_dup_next_bits_r_cfiUpdate_histPtr_value == 8'hB
       & shouldShiftVec_dup_0_0 & real_br_taken_mask_dup_0_0
       | do_redirect_dup_next_bits_r_cfiUpdate_histPtr_value == 8'hC
       & shouldShiftVec_dup_0_1 & real_br_taken_mask_dup_0_1),
    .out_res                (_ghv_write_datas_11_ppm_out_res)
  );
  PriorityMuxModule_16 ghv_write_datas_12_ppm (
    .s2_new_bit_0_sel       (_ghv_wens_12_T_1 & ~_ghv_wens_12_T_2 & ~_ghv_wens_12_T_3),
    .s2_new_bit_0_src
      (s2_ghist_ptr_dup_0_value == 8'hC & io_resp_s2_full_pred_0_slot_valids_0
       & _s2_ghv_wdatas_T_58099 & io_resp_s2_full_pred_0_hit
       | s2_ghist_ptr_dup_0_value == 8'hD & _s2_ghv_wdatas_T_57998
       & ~(_s2_ghv_wdatas_T_58099 & io_resp_s2_full_pred_0_hit) & _s2_ghv_wdatas_T_58106
       & io_resp_s2_full_pred_0_is_br_sharing & io_resp_s2_full_pred_0_hit),
    .s1_new_bit_0_sel
      (_ghv_wens_12_T & ~_ghv_wens_12_T_1 & ~_ghv_wens_12_T_2 & ~_ghv_wens_12_T_3),
    .s1_new_bit_0_src
      (s1_ghist_ptr_dup_0_value == 8'hC & io_resp_s1_full_pred_0_slot_valids_0
       & (io_resp_s1_full_pred_0_slot_valids_0 & io_resp_s1_full_pred_0_br_taken_mask_0
          & io_resp_s1_full_pred_0_hit | _s1_ghv_wdatas_T_190528
          & io_resp_s1_full_pred_0_br_taken_mask_1 & io_resp_s1_full_pred_0_hit)
       & (_s1_ghv_wdatas_T_190518 & io_resp_s1_full_pred_0_hit | ~_s1_ghv_wdatas_T_190528)
       & io_resp_s1_full_pred_0_hit | s1_ghist_ptr_dup_0_value == 8'hD
       & _s1_ghv_wdatas_T_190528 & ~(_s1_ghv_wdatas_T_190518 & io_resp_s1_full_pred_0_hit)
       & (io_resp_s1_full_pred_0_slot_valids_0 & io_resp_s1_full_pred_0_br_taken_mask_0
          & io_resp_s1_full_pred_0_hit | _s1_ghv_wdatas_T_190528
          & io_resp_s1_full_pred_0_br_taken_mask_1 & io_resp_s1_full_pred_0_hit)
       & ~(_s1_ghv_wdatas_T_190518 & io_resp_s1_full_pred_0_hit)
       & io_resp_s1_full_pred_0_hit),
    .s3_new_bit_0_sel       (_ghv_wens_12_T_2 & ~_ghv_wens_12_T_3),
    .s3_new_bit_0_src
      (s3_ghist_ptr_dup_0_value == 8'hC & io_resp_s3_full_pred_0_slot_valids_0
       & _s3_ghv_wdatas_T_58099 & io_resp_s3_full_pred_0_hit
       | s3_ghist_ptr_dup_0_value == 8'hD & _s3_ghv_wdatas_T_57998
       & ~(_s3_ghv_wdatas_T_58099 & io_resp_s3_full_pred_0_hit) & _s3_ghv_wdatas_T_58106
       & io_resp_s3_full_pred_0_is_br_sharing & io_resp_s3_full_pred_0_hit),
    .redirect_new_bit_0_src
      (do_redirect_dup_next_bits_r_cfiUpdate_histPtr_value == 8'hC
       & shouldShiftVec_dup_0_0 & real_br_taken_mask_dup_0_0
       | do_redirect_dup_next_bits_r_cfiUpdate_histPtr_value == 8'hD
       & shouldShiftVec_dup_0_1 & real_br_taken_mask_dup_0_1),
    .out_res                (_ghv_write_datas_12_ppm_out_res)
  );
  PriorityMuxModule_16 ghv_write_datas_13_ppm (
    .s2_new_bit_0_sel       (_ghv_wens_13_T_1 & ~_ghv_wens_13_T_2 & ~_ghv_wens_13_T_3),
    .s2_new_bit_0_src
      (s2_ghist_ptr_dup_0_value == 8'hD & io_resp_s2_full_pred_0_slot_valids_0
       & _s2_ghv_wdatas_T_58099 & io_resp_s2_full_pred_0_hit
       | s2_ghist_ptr_dup_0_value == 8'hE & _s2_ghv_wdatas_T_57998
       & ~(_s2_ghv_wdatas_T_58099 & io_resp_s2_full_pred_0_hit) & _s2_ghv_wdatas_T_58106
       & io_resp_s2_full_pred_0_is_br_sharing & io_resp_s2_full_pred_0_hit),
    .s1_new_bit_0_sel
      (_ghv_wens_13_T & ~_ghv_wens_13_T_1 & ~_ghv_wens_13_T_2 & ~_ghv_wens_13_T_3),
    .s1_new_bit_0_src
      (s1_ghist_ptr_dup_0_value == 8'hD & io_resp_s1_full_pred_0_slot_valids_0
       & (io_resp_s1_full_pred_0_slot_valids_0 & io_resp_s1_full_pred_0_br_taken_mask_0
          & io_resp_s1_full_pred_0_hit | _s1_ghv_wdatas_T_190528
          & io_resp_s1_full_pred_0_br_taken_mask_1 & io_resp_s1_full_pred_0_hit)
       & (_s1_ghv_wdatas_T_190518 & io_resp_s1_full_pred_0_hit | ~_s1_ghv_wdatas_T_190528)
       & io_resp_s1_full_pred_0_hit | s1_ghist_ptr_dup_0_value == 8'hE
       & _s1_ghv_wdatas_T_190528 & ~(_s1_ghv_wdatas_T_190518 & io_resp_s1_full_pred_0_hit)
       & (io_resp_s1_full_pred_0_slot_valids_0 & io_resp_s1_full_pred_0_br_taken_mask_0
          & io_resp_s1_full_pred_0_hit | _s1_ghv_wdatas_T_190528
          & io_resp_s1_full_pred_0_br_taken_mask_1 & io_resp_s1_full_pred_0_hit)
       & ~(_s1_ghv_wdatas_T_190518 & io_resp_s1_full_pred_0_hit)
       & io_resp_s1_full_pred_0_hit),
    .s3_new_bit_0_sel       (_ghv_wens_13_T_2 & ~_ghv_wens_13_T_3),
    .s3_new_bit_0_src
      (s3_ghist_ptr_dup_0_value == 8'hD & io_resp_s3_full_pred_0_slot_valids_0
       & _s3_ghv_wdatas_T_58099 & io_resp_s3_full_pred_0_hit
       | s3_ghist_ptr_dup_0_value == 8'hE & _s3_ghv_wdatas_T_57998
       & ~(_s3_ghv_wdatas_T_58099 & io_resp_s3_full_pred_0_hit) & _s3_ghv_wdatas_T_58106
       & io_resp_s3_full_pred_0_is_br_sharing & io_resp_s3_full_pred_0_hit),
    .redirect_new_bit_0_src
      (do_redirect_dup_next_bits_r_cfiUpdate_histPtr_value == 8'hD
       & shouldShiftVec_dup_0_0 & real_br_taken_mask_dup_0_0
       | do_redirect_dup_next_bits_r_cfiUpdate_histPtr_value == 8'hE
       & shouldShiftVec_dup_0_1 & real_br_taken_mask_dup_0_1),
    .out_res                (_ghv_write_datas_13_ppm_out_res)
  );
  PriorityMuxModule_16 ghv_write_datas_14_ppm (
    .s2_new_bit_0_sel       (_ghv_wens_14_T_1 & ~_ghv_wens_14_T_2 & ~_ghv_wens_14_T_3),
    .s2_new_bit_0_src
      (s2_ghist_ptr_dup_0_value == 8'hE & io_resp_s2_full_pred_0_slot_valids_0
       & _s2_ghv_wdatas_T_58099 & io_resp_s2_full_pred_0_hit
       | s2_ghist_ptr_dup_0_value == 8'hF & _s2_ghv_wdatas_T_57998
       & ~(_s2_ghv_wdatas_T_58099 & io_resp_s2_full_pred_0_hit) & _s2_ghv_wdatas_T_58106
       & io_resp_s2_full_pred_0_is_br_sharing & io_resp_s2_full_pred_0_hit),
    .s1_new_bit_0_sel
      (_ghv_wens_14_T & ~_ghv_wens_14_T_1 & ~_ghv_wens_14_T_2 & ~_ghv_wens_14_T_3),
    .s1_new_bit_0_src
      (s1_ghist_ptr_dup_0_value == 8'hE & io_resp_s1_full_pred_0_slot_valids_0
       & (io_resp_s1_full_pred_0_slot_valids_0 & io_resp_s1_full_pred_0_br_taken_mask_0
          & io_resp_s1_full_pred_0_hit | _s1_ghv_wdatas_T_190528
          & io_resp_s1_full_pred_0_br_taken_mask_1 & io_resp_s1_full_pred_0_hit)
       & (_s1_ghv_wdatas_T_190518 & io_resp_s1_full_pred_0_hit | ~_s1_ghv_wdatas_T_190528)
       & io_resp_s1_full_pred_0_hit | s1_ghist_ptr_dup_0_value == 8'hF
       & _s1_ghv_wdatas_T_190528 & ~(_s1_ghv_wdatas_T_190518 & io_resp_s1_full_pred_0_hit)
       & (io_resp_s1_full_pred_0_slot_valids_0 & io_resp_s1_full_pred_0_br_taken_mask_0
          & io_resp_s1_full_pred_0_hit | _s1_ghv_wdatas_T_190528
          & io_resp_s1_full_pred_0_br_taken_mask_1 & io_resp_s1_full_pred_0_hit)
       & ~(_s1_ghv_wdatas_T_190518 & io_resp_s1_full_pred_0_hit)
       & io_resp_s1_full_pred_0_hit),
    .s3_new_bit_0_sel       (_ghv_wens_14_T_2 & ~_ghv_wens_14_T_3),
    .s3_new_bit_0_src
      (s3_ghist_ptr_dup_0_value == 8'hE & io_resp_s3_full_pred_0_slot_valids_0
       & _s3_ghv_wdatas_T_58099 & io_resp_s3_full_pred_0_hit
       | s3_ghist_ptr_dup_0_value == 8'hF & _s3_ghv_wdatas_T_57998
       & ~(_s3_ghv_wdatas_T_58099 & io_resp_s3_full_pred_0_hit) & _s3_ghv_wdatas_T_58106
       & io_resp_s3_full_pred_0_is_br_sharing & io_resp_s3_full_pred_0_hit),
    .redirect_new_bit_0_src
      (do_redirect_dup_next_bits_r_cfiUpdate_histPtr_value == 8'hE
       & shouldShiftVec_dup_0_0 & real_br_taken_mask_dup_0_0
       | do_redirect_dup_next_bits_r_cfiUpdate_histPtr_value == 8'hF
       & shouldShiftVec_dup_0_1 & real_br_taken_mask_dup_0_1),
    .out_res                (_ghv_write_datas_14_ppm_out_res)
  );
  PriorityMuxModule_16 ghv_write_datas_15_ppm (
    .s2_new_bit_0_sel       (_ghv_wens_15_T_1 & ~_ghv_wens_15_T_2 & ~_ghv_wens_15_T_3),
    .s2_new_bit_0_src
      (s2_ghist_ptr_dup_0_value == 8'hF & io_resp_s2_full_pred_0_slot_valids_0
       & _s2_ghv_wdatas_T_58099 & io_resp_s2_full_pred_0_hit
       | s2_ghist_ptr_dup_0_value == 8'h10 & _s2_ghv_wdatas_T_57998
       & ~(_s2_ghv_wdatas_T_58099 & io_resp_s2_full_pred_0_hit) & _s2_ghv_wdatas_T_58106
       & io_resp_s2_full_pred_0_is_br_sharing & io_resp_s2_full_pred_0_hit),
    .s1_new_bit_0_sel
      (_ghv_wens_15_T & ~_ghv_wens_15_T_1 & ~_ghv_wens_15_T_2 & ~_ghv_wens_15_T_3),
    .s1_new_bit_0_src
      (s1_ghist_ptr_dup_0_value == 8'hF & io_resp_s1_full_pred_0_slot_valids_0
       & (io_resp_s1_full_pred_0_slot_valids_0 & io_resp_s1_full_pred_0_br_taken_mask_0
          & io_resp_s1_full_pred_0_hit | _s1_ghv_wdatas_T_190528
          & io_resp_s1_full_pred_0_br_taken_mask_1 & io_resp_s1_full_pred_0_hit)
       & (_s1_ghv_wdatas_T_190518 & io_resp_s1_full_pred_0_hit | ~_s1_ghv_wdatas_T_190528)
       & io_resp_s1_full_pred_0_hit | s1_ghist_ptr_dup_0_value == 8'h10
       & _s1_ghv_wdatas_T_190528 & ~(_s1_ghv_wdatas_T_190518 & io_resp_s1_full_pred_0_hit)
       & (io_resp_s1_full_pred_0_slot_valids_0 & io_resp_s1_full_pred_0_br_taken_mask_0
          & io_resp_s1_full_pred_0_hit | _s1_ghv_wdatas_T_190528
          & io_resp_s1_full_pred_0_br_taken_mask_1 & io_resp_s1_full_pred_0_hit)
       & ~(_s1_ghv_wdatas_T_190518 & io_resp_s1_full_pred_0_hit)
       & io_resp_s1_full_pred_0_hit),
    .s3_new_bit_0_sel       (_ghv_wens_15_T_2 & ~_ghv_wens_15_T_3),
    .s3_new_bit_0_src
      (s3_ghist_ptr_dup_0_value == 8'hF & io_resp_s3_full_pred_0_slot_valids_0
       & _s3_ghv_wdatas_T_58099 & io_resp_s3_full_pred_0_hit
       | s3_ghist_ptr_dup_0_value == 8'h10 & _s3_ghv_wdatas_T_57998
       & ~(_s3_ghv_wdatas_T_58099 & io_resp_s3_full_pred_0_hit) & _s3_ghv_wdatas_T_58106
       & io_resp_s3_full_pred_0_is_br_sharing & io_resp_s3_full_pred_0_hit),
    .redirect_new_bit_0_src
      (do_redirect_dup_next_bits_r_cfiUpdate_histPtr_value == 8'hF
       & shouldShiftVec_dup_0_0 & real_br_taken_mask_dup_0_0
       | do_redirect_dup_next_bits_r_cfiUpdate_histPtr_value == 8'h10
       & shouldShiftVec_dup_0_1 & real_br_taken_mask_dup_0_1),
    .out_res                (_ghv_write_datas_15_ppm_out_res)
  );
  PriorityMuxModule_16 ghv_write_datas_16_ppm (
    .s2_new_bit_0_sel       (_ghv_wens_16_T_1 & ~_ghv_wens_16_T_2 & ~_ghv_wens_16_T_3),
    .s2_new_bit_0_src
      (s2_ghist_ptr_dup_0_value == 8'h10 & io_resp_s2_full_pred_0_slot_valids_0
       & _s2_ghv_wdatas_T_58099 & io_resp_s2_full_pred_0_hit
       | s2_ghist_ptr_dup_0_value == 8'h11 & _s2_ghv_wdatas_T_57998
       & ~(_s2_ghv_wdatas_T_58099 & io_resp_s2_full_pred_0_hit) & _s2_ghv_wdatas_T_58106
       & io_resp_s2_full_pred_0_is_br_sharing & io_resp_s2_full_pred_0_hit),
    .s1_new_bit_0_sel
      (_ghv_wens_16_T & ~_ghv_wens_16_T_1 & ~_ghv_wens_16_T_2 & ~_ghv_wens_16_T_3),
    .s1_new_bit_0_src
      (s1_ghist_ptr_dup_0_value == 8'h10 & io_resp_s1_full_pred_0_slot_valids_0
       & (io_resp_s1_full_pred_0_slot_valids_0 & io_resp_s1_full_pred_0_br_taken_mask_0
          & io_resp_s1_full_pred_0_hit | _s1_ghv_wdatas_T_190528
          & io_resp_s1_full_pred_0_br_taken_mask_1 & io_resp_s1_full_pred_0_hit)
       & (_s1_ghv_wdatas_T_190518 & io_resp_s1_full_pred_0_hit | ~_s1_ghv_wdatas_T_190528)
       & io_resp_s1_full_pred_0_hit | s1_ghist_ptr_dup_0_value == 8'h11
       & _s1_ghv_wdatas_T_190528 & ~(_s1_ghv_wdatas_T_190518 & io_resp_s1_full_pred_0_hit)
       & (io_resp_s1_full_pred_0_slot_valids_0 & io_resp_s1_full_pred_0_br_taken_mask_0
          & io_resp_s1_full_pred_0_hit | _s1_ghv_wdatas_T_190528
          & io_resp_s1_full_pred_0_br_taken_mask_1 & io_resp_s1_full_pred_0_hit)
       & ~(_s1_ghv_wdatas_T_190518 & io_resp_s1_full_pred_0_hit)
       & io_resp_s1_full_pred_0_hit),
    .s3_new_bit_0_sel       (_ghv_wens_16_T_2 & ~_ghv_wens_16_T_3),
    .s3_new_bit_0_src
      (s3_ghist_ptr_dup_0_value == 8'h10 & io_resp_s3_full_pred_0_slot_valids_0
       & _s3_ghv_wdatas_T_58099 & io_resp_s3_full_pred_0_hit
       | s3_ghist_ptr_dup_0_value == 8'h11 & _s3_ghv_wdatas_T_57998
       & ~(_s3_ghv_wdatas_T_58099 & io_resp_s3_full_pred_0_hit) & _s3_ghv_wdatas_T_58106
       & io_resp_s3_full_pred_0_is_br_sharing & io_resp_s3_full_pred_0_hit),
    .redirect_new_bit_0_src
      (do_redirect_dup_next_bits_r_cfiUpdate_histPtr_value == 8'h10
       & shouldShiftVec_dup_0_0 & real_br_taken_mask_dup_0_0
       | do_redirect_dup_next_bits_r_cfiUpdate_histPtr_value == 8'h11
       & shouldShiftVec_dup_0_1 & real_br_taken_mask_dup_0_1),
    .out_res                (_ghv_write_datas_16_ppm_out_res)
  );
  PriorityMuxModule_16 ghv_write_datas_17_ppm (
    .s2_new_bit_0_sel       (_ghv_wens_17_T_1 & ~_ghv_wens_17_T_2 & ~_ghv_wens_17_T_3),
    .s2_new_bit_0_src
      (s2_ghist_ptr_dup_0_value == 8'h11 & io_resp_s2_full_pred_0_slot_valids_0
       & _s2_ghv_wdatas_T_58099 & io_resp_s2_full_pred_0_hit
       | s2_ghist_ptr_dup_0_value == 8'h12 & _s2_ghv_wdatas_T_57998
       & ~(_s2_ghv_wdatas_T_58099 & io_resp_s2_full_pred_0_hit) & _s2_ghv_wdatas_T_58106
       & io_resp_s2_full_pred_0_is_br_sharing & io_resp_s2_full_pred_0_hit),
    .s1_new_bit_0_sel
      (_ghv_wens_17_T & ~_ghv_wens_17_T_1 & ~_ghv_wens_17_T_2 & ~_ghv_wens_17_T_3),
    .s1_new_bit_0_src
      (s1_ghist_ptr_dup_0_value == 8'h11 & io_resp_s1_full_pred_0_slot_valids_0
       & (io_resp_s1_full_pred_0_slot_valids_0 & io_resp_s1_full_pred_0_br_taken_mask_0
          & io_resp_s1_full_pred_0_hit | _s1_ghv_wdatas_T_190528
          & io_resp_s1_full_pred_0_br_taken_mask_1 & io_resp_s1_full_pred_0_hit)
       & (_s1_ghv_wdatas_T_190518 & io_resp_s1_full_pred_0_hit | ~_s1_ghv_wdatas_T_190528)
       & io_resp_s1_full_pred_0_hit | s1_ghist_ptr_dup_0_value == 8'h12
       & _s1_ghv_wdatas_T_190528 & ~(_s1_ghv_wdatas_T_190518 & io_resp_s1_full_pred_0_hit)
       & (io_resp_s1_full_pred_0_slot_valids_0 & io_resp_s1_full_pred_0_br_taken_mask_0
          & io_resp_s1_full_pred_0_hit | _s1_ghv_wdatas_T_190528
          & io_resp_s1_full_pred_0_br_taken_mask_1 & io_resp_s1_full_pred_0_hit)
       & ~(_s1_ghv_wdatas_T_190518 & io_resp_s1_full_pred_0_hit)
       & io_resp_s1_full_pred_0_hit),
    .s3_new_bit_0_sel       (_ghv_wens_17_T_2 & ~_ghv_wens_17_T_3),
    .s3_new_bit_0_src
      (s3_ghist_ptr_dup_0_value == 8'h11 & io_resp_s3_full_pred_0_slot_valids_0
       & _s3_ghv_wdatas_T_58099 & io_resp_s3_full_pred_0_hit
       | s3_ghist_ptr_dup_0_value == 8'h12 & _s3_ghv_wdatas_T_57998
       & ~(_s3_ghv_wdatas_T_58099 & io_resp_s3_full_pred_0_hit) & _s3_ghv_wdatas_T_58106
       & io_resp_s3_full_pred_0_is_br_sharing & io_resp_s3_full_pred_0_hit),
    .redirect_new_bit_0_src
      (do_redirect_dup_next_bits_r_cfiUpdate_histPtr_value == 8'h11
       & shouldShiftVec_dup_0_0 & real_br_taken_mask_dup_0_0
       | do_redirect_dup_next_bits_r_cfiUpdate_histPtr_value == 8'h12
       & shouldShiftVec_dup_0_1 & real_br_taken_mask_dup_0_1),
    .out_res                (_ghv_write_datas_17_ppm_out_res)
  );
  PriorityMuxModule_16 ghv_write_datas_18_ppm (
    .s2_new_bit_0_sel       (_ghv_wens_18_T_1 & ~_ghv_wens_18_T_2 & ~_ghv_wens_18_T_3),
    .s2_new_bit_0_src
      (s2_ghist_ptr_dup_0_value == 8'h12 & io_resp_s2_full_pred_0_slot_valids_0
       & _s2_ghv_wdatas_T_58099 & io_resp_s2_full_pred_0_hit
       | s2_ghist_ptr_dup_0_value == 8'h13 & _s2_ghv_wdatas_T_57998
       & ~(_s2_ghv_wdatas_T_58099 & io_resp_s2_full_pred_0_hit) & _s2_ghv_wdatas_T_58106
       & io_resp_s2_full_pred_0_is_br_sharing & io_resp_s2_full_pred_0_hit),
    .s1_new_bit_0_sel
      (_ghv_wens_18_T & ~_ghv_wens_18_T_1 & ~_ghv_wens_18_T_2 & ~_ghv_wens_18_T_3),
    .s1_new_bit_0_src
      (s1_ghist_ptr_dup_0_value == 8'h12 & io_resp_s1_full_pred_0_slot_valids_0
       & (io_resp_s1_full_pred_0_slot_valids_0 & io_resp_s1_full_pred_0_br_taken_mask_0
          & io_resp_s1_full_pred_0_hit | _s1_ghv_wdatas_T_190528
          & io_resp_s1_full_pred_0_br_taken_mask_1 & io_resp_s1_full_pred_0_hit)
       & (_s1_ghv_wdatas_T_190518 & io_resp_s1_full_pred_0_hit | ~_s1_ghv_wdatas_T_190528)
       & io_resp_s1_full_pred_0_hit | s1_ghist_ptr_dup_0_value == 8'h13
       & _s1_ghv_wdatas_T_190528 & ~(_s1_ghv_wdatas_T_190518 & io_resp_s1_full_pred_0_hit)
       & (io_resp_s1_full_pred_0_slot_valids_0 & io_resp_s1_full_pred_0_br_taken_mask_0
          & io_resp_s1_full_pred_0_hit | _s1_ghv_wdatas_T_190528
          & io_resp_s1_full_pred_0_br_taken_mask_1 & io_resp_s1_full_pred_0_hit)
       & ~(_s1_ghv_wdatas_T_190518 & io_resp_s1_full_pred_0_hit)
       & io_resp_s1_full_pred_0_hit),
    .s3_new_bit_0_sel       (_ghv_wens_18_T_2 & ~_ghv_wens_18_T_3),
    .s3_new_bit_0_src
      (s3_ghist_ptr_dup_0_value == 8'h12 & io_resp_s3_full_pred_0_slot_valids_0
       & _s3_ghv_wdatas_T_58099 & io_resp_s3_full_pred_0_hit
       | s3_ghist_ptr_dup_0_value == 8'h13 & _s3_ghv_wdatas_T_57998
       & ~(_s3_ghv_wdatas_T_58099 & io_resp_s3_full_pred_0_hit) & _s3_ghv_wdatas_T_58106
       & io_resp_s3_full_pred_0_is_br_sharing & io_resp_s3_full_pred_0_hit),
    .redirect_new_bit_0_src
      (do_redirect_dup_next_bits_r_cfiUpdate_histPtr_value == 8'h12
       & shouldShiftVec_dup_0_0 & real_br_taken_mask_dup_0_0
       | do_redirect_dup_next_bits_r_cfiUpdate_histPtr_value == 8'h13
       & shouldShiftVec_dup_0_1 & real_br_taken_mask_dup_0_1),
    .out_res                (_ghv_write_datas_18_ppm_out_res)
  );
  PriorityMuxModule_16 ghv_write_datas_19_ppm (
    .s2_new_bit_0_sel       (_ghv_wens_19_T_1 & ~_ghv_wens_19_T_2 & ~_ghv_wens_19_T_3),
    .s2_new_bit_0_src
      (s2_ghist_ptr_dup_0_value == 8'h13 & io_resp_s2_full_pred_0_slot_valids_0
       & _s2_ghv_wdatas_T_58099 & io_resp_s2_full_pred_0_hit
       | s2_ghist_ptr_dup_0_value == 8'h14 & _s2_ghv_wdatas_T_57998
       & ~(_s2_ghv_wdatas_T_58099 & io_resp_s2_full_pred_0_hit) & _s2_ghv_wdatas_T_58106
       & io_resp_s2_full_pred_0_is_br_sharing & io_resp_s2_full_pred_0_hit),
    .s1_new_bit_0_sel
      (_ghv_wens_19_T & ~_ghv_wens_19_T_1 & ~_ghv_wens_19_T_2 & ~_ghv_wens_19_T_3),
    .s1_new_bit_0_src
      (s1_ghist_ptr_dup_0_value == 8'h13 & io_resp_s1_full_pred_0_slot_valids_0
       & (io_resp_s1_full_pred_0_slot_valids_0 & io_resp_s1_full_pred_0_br_taken_mask_0
          & io_resp_s1_full_pred_0_hit | _s1_ghv_wdatas_T_190528
          & io_resp_s1_full_pred_0_br_taken_mask_1 & io_resp_s1_full_pred_0_hit)
       & (_s1_ghv_wdatas_T_190518 & io_resp_s1_full_pred_0_hit | ~_s1_ghv_wdatas_T_190528)
       & io_resp_s1_full_pred_0_hit | s1_ghist_ptr_dup_0_value == 8'h14
       & _s1_ghv_wdatas_T_190528 & ~(_s1_ghv_wdatas_T_190518 & io_resp_s1_full_pred_0_hit)
       & (io_resp_s1_full_pred_0_slot_valids_0 & io_resp_s1_full_pred_0_br_taken_mask_0
          & io_resp_s1_full_pred_0_hit | _s1_ghv_wdatas_T_190528
          & io_resp_s1_full_pred_0_br_taken_mask_1 & io_resp_s1_full_pred_0_hit)
       & ~(_s1_ghv_wdatas_T_190518 & io_resp_s1_full_pred_0_hit)
       & io_resp_s1_full_pred_0_hit),
    .s3_new_bit_0_sel       (_ghv_wens_19_T_2 & ~_ghv_wens_19_T_3),
    .s3_new_bit_0_src
      (s3_ghist_ptr_dup_0_value == 8'h13 & io_resp_s3_full_pred_0_slot_valids_0
       & _s3_ghv_wdatas_T_58099 & io_resp_s3_full_pred_0_hit
       | s3_ghist_ptr_dup_0_value == 8'h14 & _s3_ghv_wdatas_T_57998
       & ~(_s3_ghv_wdatas_T_58099 & io_resp_s3_full_pred_0_hit) & _s3_ghv_wdatas_T_58106
       & io_resp_s3_full_pred_0_is_br_sharing & io_resp_s3_full_pred_0_hit),
    .redirect_new_bit_0_src
      (do_redirect_dup_next_bits_r_cfiUpdate_histPtr_value == 8'h13
       & shouldShiftVec_dup_0_0 & real_br_taken_mask_dup_0_0
       | do_redirect_dup_next_bits_r_cfiUpdate_histPtr_value == 8'h14
       & shouldShiftVec_dup_0_1 & real_br_taken_mask_dup_0_1),
    .out_res                (_ghv_write_datas_19_ppm_out_res)
  );
  PriorityMuxModule_16 ghv_write_datas_20_ppm (
    .s2_new_bit_0_sel       (_ghv_wens_20_T_1 & ~_ghv_wens_20_T_2 & ~_ghv_wens_20_T_3),
    .s2_new_bit_0_src
      (s2_ghist_ptr_dup_0_value == 8'h14 & io_resp_s2_full_pred_0_slot_valids_0
       & _s2_ghv_wdatas_T_58099 & io_resp_s2_full_pred_0_hit
       | s2_ghist_ptr_dup_0_value == 8'h15 & _s2_ghv_wdatas_T_57998
       & ~(_s2_ghv_wdatas_T_58099 & io_resp_s2_full_pred_0_hit) & _s2_ghv_wdatas_T_58106
       & io_resp_s2_full_pred_0_is_br_sharing & io_resp_s2_full_pred_0_hit),
    .s1_new_bit_0_sel
      (_ghv_wens_20_T & ~_ghv_wens_20_T_1 & ~_ghv_wens_20_T_2 & ~_ghv_wens_20_T_3),
    .s1_new_bit_0_src
      (s1_ghist_ptr_dup_0_value == 8'h14 & io_resp_s1_full_pred_0_slot_valids_0
       & (io_resp_s1_full_pred_0_slot_valids_0 & io_resp_s1_full_pred_0_br_taken_mask_0
          & io_resp_s1_full_pred_0_hit | _s1_ghv_wdatas_T_190528
          & io_resp_s1_full_pred_0_br_taken_mask_1 & io_resp_s1_full_pred_0_hit)
       & (_s1_ghv_wdatas_T_190518 & io_resp_s1_full_pred_0_hit | ~_s1_ghv_wdatas_T_190528)
       & io_resp_s1_full_pred_0_hit | s1_ghist_ptr_dup_0_value == 8'h15
       & _s1_ghv_wdatas_T_190528 & ~(_s1_ghv_wdatas_T_190518 & io_resp_s1_full_pred_0_hit)
       & (io_resp_s1_full_pred_0_slot_valids_0 & io_resp_s1_full_pred_0_br_taken_mask_0
          & io_resp_s1_full_pred_0_hit | _s1_ghv_wdatas_T_190528
          & io_resp_s1_full_pred_0_br_taken_mask_1 & io_resp_s1_full_pred_0_hit)
       & ~(_s1_ghv_wdatas_T_190518 & io_resp_s1_full_pred_0_hit)
       & io_resp_s1_full_pred_0_hit),
    .s3_new_bit_0_sel       (_ghv_wens_20_T_2 & ~_ghv_wens_20_T_3),
    .s3_new_bit_0_src
      (s3_ghist_ptr_dup_0_value == 8'h14 & io_resp_s3_full_pred_0_slot_valids_0
       & _s3_ghv_wdatas_T_58099 & io_resp_s3_full_pred_0_hit
       | s3_ghist_ptr_dup_0_value == 8'h15 & _s3_ghv_wdatas_T_57998
       & ~(_s3_ghv_wdatas_T_58099 & io_resp_s3_full_pred_0_hit) & _s3_ghv_wdatas_T_58106
       & io_resp_s3_full_pred_0_is_br_sharing & io_resp_s3_full_pred_0_hit),
    .redirect_new_bit_0_src
      (do_redirect_dup_next_bits_r_cfiUpdate_histPtr_value == 8'h14
       & shouldShiftVec_dup_0_0 & real_br_taken_mask_dup_0_0
       | do_redirect_dup_next_bits_r_cfiUpdate_histPtr_value == 8'h15
       & shouldShiftVec_dup_0_1 & real_br_taken_mask_dup_0_1),
    .out_res                (_ghv_write_datas_20_ppm_out_res)
  );
  PriorityMuxModule_16 ghv_write_datas_21_ppm (
    .s2_new_bit_0_sel       (_ghv_wens_21_T_1 & ~_ghv_wens_21_T_2 & ~_ghv_wens_21_T_3),
    .s2_new_bit_0_src
      (s2_ghist_ptr_dup_0_value == 8'h15 & io_resp_s2_full_pred_0_slot_valids_0
       & _s2_ghv_wdatas_T_58099 & io_resp_s2_full_pred_0_hit
       | s2_ghist_ptr_dup_0_value == 8'h16 & _s2_ghv_wdatas_T_57998
       & ~(_s2_ghv_wdatas_T_58099 & io_resp_s2_full_pred_0_hit) & _s2_ghv_wdatas_T_58106
       & io_resp_s2_full_pred_0_is_br_sharing & io_resp_s2_full_pred_0_hit),
    .s1_new_bit_0_sel
      (_ghv_wens_21_T & ~_ghv_wens_21_T_1 & ~_ghv_wens_21_T_2 & ~_ghv_wens_21_T_3),
    .s1_new_bit_0_src
      (s1_ghist_ptr_dup_0_value == 8'h15 & io_resp_s1_full_pred_0_slot_valids_0
       & (io_resp_s1_full_pred_0_slot_valids_0 & io_resp_s1_full_pred_0_br_taken_mask_0
          & io_resp_s1_full_pred_0_hit | _s1_ghv_wdatas_T_190528
          & io_resp_s1_full_pred_0_br_taken_mask_1 & io_resp_s1_full_pred_0_hit)
       & (_s1_ghv_wdatas_T_190518 & io_resp_s1_full_pred_0_hit | ~_s1_ghv_wdatas_T_190528)
       & io_resp_s1_full_pred_0_hit | s1_ghist_ptr_dup_0_value == 8'h16
       & _s1_ghv_wdatas_T_190528 & ~(_s1_ghv_wdatas_T_190518 & io_resp_s1_full_pred_0_hit)
       & (io_resp_s1_full_pred_0_slot_valids_0 & io_resp_s1_full_pred_0_br_taken_mask_0
          & io_resp_s1_full_pred_0_hit | _s1_ghv_wdatas_T_190528
          & io_resp_s1_full_pred_0_br_taken_mask_1 & io_resp_s1_full_pred_0_hit)
       & ~(_s1_ghv_wdatas_T_190518 & io_resp_s1_full_pred_0_hit)
       & io_resp_s1_full_pred_0_hit),
    .s3_new_bit_0_sel       (_ghv_wens_21_T_2 & ~_ghv_wens_21_T_3),
    .s3_new_bit_0_src
      (s3_ghist_ptr_dup_0_value == 8'h15 & io_resp_s3_full_pred_0_slot_valids_0
       & _s3_ghv_wdatas_T_58099 & io_resp_s3_full_pred_0_hit
       | s3_ghist_ptr_dup_0_value == 8'h16 & _s3_ghv_wdatas_T_57998
       & ~(_s3_ghv_wdatas_T_58099 & io_resp_s3_full_pred_0_hit) & _s3_ghv_wdatas_T_58106
       & io_resp_s3_full_pred_0_is_br_sharing & io_resp_s3_full_pred_0_hit),
    .redirect_new_bit_0_src
      (do_redirect_dup_next_bits_r_cfiUpdate_histPtr_value == 8'h15
       & shouldShiftVec_dup_0_0 & real_br_taken_mask_dup_0_0
       | do_redirect_dup_next_bits_r_cfiUpdate_histPtr_value == 8'h16
       & shouldShiftVec_dup_0_1 & real_br_taken_mask_dup_0_1),
    .out_res                (_ghv_write_datas_21_ppm_out_res)
  );
  PriorityMuxModule_16 ghv_write_datas_22_ppm (
    .s2_new_bit_0_sel       (_ghv_wens_22_T_1 & ~_ghv_wens_22_T_2 & ~_ghv_wens_22_T_3),
    .s2_new_bit_0_src
      (s2_ghist_ptr_dup_0_value == 8'h16 & io_resp_s2_full_pred_0_slot_valids_0
       & _s2_ghv_wdatas_T_58099 & io_resp_s2_full_pred_0_hit
       | s2_ghist_ptr_dup_0_value == 8'h17 & _s2_ghv_wdatas_T_57998
       & ~(_s2_ghv_wdatas_T_58099 & io_resp_s2_full_pred_0_hit) & _s2_ghv_wdatas_T_58106
       & io_resp_s2_full_pred_0_is_br_sharing & io_resp_s2_full_pred_0_hit),
    .s1_new_bit_0_sel
      (_ghv_wens_22_T & ~_ghv_wens_22_T_1 & ~_ghv_wens_22_T_2 & ~_ghv_wens_22_T_3),
    .s1_new_bit_0_src
      (s1_ghist_ptr_dup_0_value == 8'h16 & io_resp_s1_full_pred_0_slot_valids_0
       & (io_resp_s1_full_pred_0_slot_valids_0 & io_resp_s1_full_pred_0_br_taken_mask_0
          & io_resp_s1_full_pred_0_hit | _s1_ghv_wdatas_T_190528
          & io_resp_s1_full_pred_0_br_taken_mask_1 & io_resp_s1_full_pred_0_hit)
       & (_s1_ghv_wdatas_T_190518 & io_resp_s1_full_pred_0_hit | ~_s1_ghv_wdatas_T_190528)
       & io_resp_s1_full_pred_0_hit | s1_ghist_ptr_dup_0_value == 8'h17
       & _s1_ghv_wdatas_T_190528 & ~(_s1_ghv_wdatas_T_190518 & io_resp_s1_full_pred_0_hit)
       & (io_resp_s1_full_pred_0_slot_valids_0 & io_resp_s1_full_pred_0_br_taken_mask_0
          & io_resp_s1_full_pred_0_hit | _s1_ghv_wdatas_T_190528
          & io_resp_s1_full_pred_0_br_taken_mask_1 & io_resp_s1_full_pred_0_hit)
       & ~(_s1_ghv_wdatas_T_190518 & io_resp_s1_full_pred_0_hit)
       & io_resp_s1_full_pred_0_hit),
    .s3_new_bit_0_sel       (_ghv_wens_22_T_2 & ~_ghv_wens_22_T_3),
    .s3_new_bit_0_src
      (s3_ghist_ptr_dup_0_value == 8'h16 & io_resp_s3_full_pred_0_slot_valids_0
       & _s3_ghv_wdatas_T_58099 & io_resp_s3_full_pred_0_hit
       | s3_ghist_ptr_dup_0_value == 8'h17 & _s3_ghv_wdatas_T_57998
       & ~(_s3_ghv_wdatas_T_58099 & io_resp_s3_full_pred_0_hit) & _s3_ghv_wdatas_T_58106
       & io_resp_s3_full_pred_0_is_br_sharing & io_resp_s3_full_pred_0_hit),
    .redirect_new_bit_0_src
      (do_redirect_dup_next_bits_r_cfiUpdate_histPtr_value == 8'h16
       & shouldShiftVec_dup_0_0 & real_br_taken_mask_dup_0_0
       | do_redirect_dup_next_bits_r_cfiUpdate_histPtr_value == 8'h17
       & shouldShiftVec_dup_0_1 & real_br_taken_mask_dup_0_1),
    .out_res                (_ghv_write_datas_22_ppm_out_res)
  );
  PriorityMuxModule_16 ghv_write_datas_23_ppm (
    .s2_new_bit_0_sel       (_ghv_wens_23_T_1 & ~_ghv_wens_23_T_2 & ~_ghv_wens_23_T_3),
    .s2_new_bit_0_src
      (s2_ghist_ptr_dup_0_value == 8'h17 & io_resp_s2_full_pred_0_slot_valids_0
       & _s2_ghv_wdatas_T_58099 & io_resp_s2_full_pred_0_hit
       | s2_ghist_ptr_dup_0_value == 8'h18 & _s2_ghv_wdatas_T_57998
       & ~(_s2_ghv_wdatas_T_58099 & io_resp_s2_full_pred_0_hit) & _s2_ghv_wdatas_T_58106
       & io_resp_s2_full_pred_0_is_br_sharing & io_resp_s2_full_pred_0_hit),
    .s1_new_bit_0_sel
      (_ghv_wens_23_T & ~_ghv_wens_23_T_1 & ~_ghv_wens_23_T_2 & ~_ghv_wens_23_T_3),
    .s1_new_bit_0_src
      (s1_ghist_ptr_dup_0_value == 8'h17 & io_resp_s1_full_pred_0_slot_valids_0
       & (io_resp_s1_full_pred_0_slot_valids_0 & io_resp_s1_full_pred_0_br_taken_mask_0
          & io_resp_s1_full_pred_0_hit | _s1_ghv_wdatas_T_190528
          & io_resp_s1_full_pred_0_br_taken_mask_1 & io_resp_s1_full_pred_0_hit)
       & (_s1_ghv_wdatas_T_190518 & io_resp_s1_full_pred_0_hit | ~_s1_ghv_wdatas_T_190528)
       & io_resp_s1_full_pred_0_hit | s1_ghist_ptr_dup_0_value == 8'h18
       & _s1_ghv_wdatas_T_190528 & ~(_s1_ghv_wdatas_T_190518 & io_resp_s1_full_pred_0_hit)
       & (io_resp_s1_full_pred_0_slot_valids_0 & io_resp_s1_full_pred_0_br_taken_mask_0
          & io_resp_s1_full_pred_0_hit | _s1_ghv_wdatas_T_190528
          & io_resp_s1_full_pred_0_br_taken_mask_1 & io_resp_s1_full_pred_0_hit)
       & ~(_s1_ghv_wdatas_T_190518 & io_resp_s1_full_pred_0_hit)
       & io_resp_s1_full_pred_0_hit),
    .s3_new_bit_0_sel       (_ghv_wens_23_T_2 & ~_ghv_wens_23_T_3),
    .s3_new_bit_0_src
      (s3_ghist_ptr_dup_0_value == 8'h17 & io_resp_s3_full_pred_0_slot_valids_0
       & _s3_ghv_wdatas_T_58099 & io_resp_s3_full_pred_0_hit
       | s3_ghist_ptr_dup_0_value == 8'h18 & _s3_ghv_wdatas_T_57998
       & ~(_s3_ghv_wdatas_T_58099 & io_resp_s3_full_pred_0_hit) & _s3_ghv_wdatas_T_58106
       & io_resp_s3_full_pred_0_is_br_sharing & io_resp_s3_full_pred_0_hit),
    .redirect_new_bit_0_src
      (do_redirect_dup_next_bits_r_cfiUpdate_histPtr_value == 8'h17
       & shouldShiftVec_dup_0_0 & real_br_taken_mask_dup_0_0
       | do_redirect_dup_next_bits_r_cfiUpdate_histPtr_value == 8'h18
       & shouldShiftVec_dup_0_1 & real_br_taken_mask_dup_0_1),
    .out_res                (_ghv_write_datas_23_ppm_out_res)
  );
  PriorityMuxModule_16 ghv_write_datas_24_ppm (
    .s2_new_bit_0_sel       (_ghv_wens_24_T_1 & ~_ghv_wens_24_T_2 & ~_ghv_wens_24_T_3),
    .s2_new_bit_0_src
      (s2_ghist_ptr_dup_0_value == 8'h18 & io_resp_s2_full_pred_0_slot_valids_0
       & _s2_ghv_wdatas_T_58099 & io_resp_s2_full_pred_0_hit
       | s2_ghist_ptr_dup_0_value == 8'h19 & _s2_ghv_wdatas_T_57998
       & ~(_s2_ghv_wdatas_T_58099 & io_resp_s2_full_pred_0_hit) & _s2_ghv_wdatas_T_58106
       & io_resp_s2_full_pred_0_is_br_sharing & io_resp_s2_full_pred_0_hit),
    .s1_new_bit_0_sel
      (_ghv_wens_24_T & ~_ghv_wens_24_T_1 & ~_ghv_wens_24_T_2 & ~_ghv_wens_24_T_3),
    .s1_new_bit_0_src
      (s1_ghist_ptr_dup_0_value == 8'h18 & io_resp_s1_full_pred_0_slot_valids_0
       & (io_resp_s1_full_pred_0_slot_valids_0 & io_resp_s1_full_pred_0_br_taken_mask_0
          & io_resp_s1_full_pred_0_hit | _s1_ghv_wdatas_T_190528
          & io_resp_s1_full_pred_0_br_taken_mask_1 & io_resp_s1_full_pred_0_hit)
       & (_s1_ghv_wdatas_T_190518 & io_resp_s1_full_pred_0_hit | ~_s1_ghv_wdatas_T_190528)
       & io_resp_s1_full_pred_0_hit | s1_ghist_ptr_dup_0_value == 8'h19
       & _s1_ghv_wdatas_T_190528 & ~(_s1_ghv_wdatas_T_190518 & io_resp_s1_full_pred_0_hit)
       & (io_resp_s1_full_pred_0_slot_valids_0 & io_resp_s1_full_pred_0_br_taken_mask_0
          & io_resp_s1_full_pred_0_hit | _s1_ghv_wdatas_T_190528
          & io_resp_s1_full_pred_0_br_taken_mask_1 & io_resp_s1_full_pred_0_hit)
       & ~(_s1_ghv_wdatas_T_190518 & io_resp_s1_full_pred_0_hit)
       & io_resp_s1_full_pred_0_hit),
    .s3_new_bit_0_sel       (_ghv_wens_24_T_2 & ~_ghv_wens_24_T_3),
    .s3_new_bit_0_src
      (s3_ghist_ptr_dup_0_value == 8'h18 & io_resp_s3_full_pred_0_slot_valids_0
       & _s3_ghv_wdatas_T_58099 & io_resp_s3_full_pred_0_hit
       | s3_ghist_ptr_dup_0_value == 8'h19 & _s3_ghv_wdatas_T_57998
       & ~(_s3_ghv_wdatas_T_58099 & io_resp_s3_full_pred_0_hit) & _s3_ghv_wdatas_T_58106
       & io_resp_s3_full_pred_0_is_br_sharing & io_resp_s3_full_pred_0_hit),
    .redirect_new_bit_0_src
      (do_redirect_dup_next_bits_r_cfiUpdate_histPtr_value == 8'h18
       & shouldShiftVec_dup_0_0 & real_br_taken_mask_dup_0_0
       | do_redirect_dup_next_bits_r_cfiUpdate_histPtr_value == 8'h19
       & shouldShiftVec_dup_0_1 & real_br_taken_mask_dup_0_1),
    .out_res                (_ghv_write_datas_24_ppm_out_res)
  );
  PriorityMuxModule_16 ghv_write_datas_25_ppm (
    .s2_new_bit_0_sel       (_ghv_wens_25_T_1 & ~_ghv_wens_25_T_2 & ~_ghv_wens_25_T_3),
    .s2_new_bit_0_src
      (s2_ghist_ptr_dup_0_value == 8'h19 & io_resp_s2_full_pred_0_slot_valids_0
       & _s2_ghv_wdatas_T_58099 & io_resp_s2_full_pred_0_hit
       | s2_ghist_ptr_dup_0_value == 8'h1A & _s2_ghv_wdatas_T_57998
       & ~(_s2_ghv_wdatas_T_58099 & io_resp_s2_full_pred_0_hit) & _s2_ghv_wdatas_T_58106
       & io_resp_s2_full_pred_0_is_br_sharing & io_resp_s2_full_pred_0_hit),
    .s1_new_bit_0_sel
      (_ghv_wens_25_T & ~_ghv_wens_25_T_1 & ~_ghv_wens_25_T_2 & ~_ghv_wens_25_T_3),
    .s1_new_bit_0_src
      (s1_ghist_ptr_dup_0_value == 8'h19 & io_resp_s1_full_pred_0_slot_valids_0
       & (io_resp_s1_full_pred_0_slot_valids_0 & io_resp_s1_full_pred_0_br_taken_mask_0
          & io_resp_s1_full_pred_0_hit | _s1_ghv_wdatas_T_190528
          & io_resp_s1_full_pred_0_br_taken_mask_1 & io_resp_s1_full_pred_0_hit)
       & (_s1_ghv_wdatas_T_190518 & io_resp_s1_full_pred_0_hit | ~_s1_ghv_wdatas_T_190528)
       & io_resp_s1_full_pred_0_hit | s1_ghist_ptr_dup_0_value == 8'h1A
       & _s1_ghv_wdatas_T_190528 & ~(_s1_ghv_wdatas_T_190518 & io_resp_s1_full_pred_0_hit)
       & (io_resp_s1_full_pred_0_slot_valids_0 & io_resp_s1_full_pred_0_br_taken_mask_0
          & io_resp_s1_full_pred_0_hit | _s1_ghv_wdatas_T_190528
          & io_resp_s1_full_pred_0_br_taken_mask_1 & io_resp_s1_full_pred_0_hit)
       & ~(_s1_ghv_wdatas_T_190518 & io_resp_s1_full_pred_0_hit)
       & io_resp_s1_full_pred_0_hit),
    .s3_new_bit_0_sel       (_ghv_wens_25_T_2 & ~_ghv_wens_25_T_3),
    .s3_new_bit_0_src
      (s3_ghist_ptr_dup_0_value == 8'h19 & io_resp_s3_full_pred_0_slot_valids_0
       & _s3_ghv_wdatas_T_58099 & io_resp_s3_full_pred_0_hit
       | s3_ghist_ptr_dup_0_value == 8'h1A & _s3_ghv_wdatas_T_57998
       & ~(_s3_ghv_wdatas_T_58099 & io_resp_s3_full_pred_0_hit) & _s3_ghv_wdatas_T_58106
       & io_resp_s3_full_pred_0_is_br_sharing & io_resp_s3_full_pred_0_hit),
    .redirect_new_bit_0_src
      (do_redirect_dup_next_bits_r_cfiUpdate_histPtr_value == 8'h19
       & shouldShiftVec_dup_0_0 & real_br_taken_mask_dup_0_0
       | do_redirect_dup_next_bits_r_cfiUpdate_histPtr_value == 8'h1A
       & shouldShiftVec_dup_0_1 & real_br_taken_mask_dup_0_1),
    .out_res                (_ghv_write_datas_25_ppm_out_res)
  );
  PriorityMuxModule_16 ghv_write_datas_26_ppm (
    .s2_new_bit_0_sel       (_ghv_wens_26_T_1 & ~_ghv_wens_26_T_2 & ~_ghv_wens_26_T_3),
    .s2_new_bit_0_src
      (s2_ghist_ptr_dup_0_value == 8'h1A & io_resp_s2_full_pred_0_slot_valids_0
       & _s2_ghv_wdatas_T_58099 & io_resp_s2_full_pred_0_hit
       | s2_ghist_ptr_dup_0_value == 8'h1B & _s2_ghv_wdatas_T_57998
       & ~(_s2_ghv_wdatas_T_58099 & io_resp_s2_full_pred_0_hit) & _s2_ghv_wdatas_T_58106
       & io_resp_s2_full_pred_0_is_br_sharing & io_resp_s2_full_pred_0_hit),
    .s1_new_bit_0_sel
      (_ghv_wens_26_T & ~_ghv_wens_26_T_1 & ~_ghv_wens_26_T_2 & ~_ghv_wens_26_T_3),
    .s1_new_bit_0_src
      (s1_ghist_ptr_dup_0_value == 8'h1A & io_resp_s1_full_pred_0_slot_valids_0
       & (io_resp_s1_full_pred_0_slot_valids_0 & io_resp_s1_full_pred_0_br_taken_mask_0
          & io_resp_s1_full_pred_0_hit | _s1_ghv_wdatas_T_190528
          & io_resp_s1_full_pred_0_br_taken_mask_1 & io_resp_s1_full_pred_0_hit)
       & (_s1_ghv_wdatas_T_190518 & io_resp_s1_full_pred_0_hit | ~_s1_ghv_wdatas_T_190528)
       & io_resp_s1_full_pred_0_hit | s1_ghist_ptr_dup_0_value == 8'h1B
       & _s1_ghv_wdatas_T_190528 & ~(_s1_ghv_wdatas_T_190518 & io_resp_s1_full_pred_0_hit)
       & (io_resp_s1_full_pred_0_slot_valids_0 & io_resp_s1_full_pred_0_br_taken_mask_0
          & io_resp_s1_full_pred_0_hit | _s1_ghv_wdatas_T_190528
          & io_resp_s1_full_pred_0_br_taken_mask_1 & io_resp_s1_full_pred_0_hit)
       & ~(_s1_ghv_wdatas_T_190518 & io_resp_s1_full_pred_0_hit)
       & io_resp_s1_full_pred_0_hit),
    .s3_new_bit_0_sel       (_ghv_wens_26_T_2 & ~_ghv_wens_26_T_3),
    .s3_new_bit_0_src
      (s3_ghist_ptr_dup_0_value == 8'h1A & io_resp_s3_full_pred_0_slot_valids_0
       & _s3_ghv_wdatas_T_58099 & io_resp_s3_full_pred_0_hit
       | s3_ghist_ptr_dup_0_value == 8'h1B & _s3_ghv_wdatas_T_57998
       & ~(_s3_ghv_wdatas_T_58099 & io_resp_s3_full_pred_0_hit) & _s3_ghv_wdatas_T_58106
       & io_resp_s3_full_pred_0_is_br_sharing & io_resp_s3_full_pred_0_hit),
    .redirect_new_bit_0_src
      (do_redirect_dup_next_bits_r_cfiUpdate_histPtr_value == 8'h1A
       & shouldShiftVec_dup_0_0 & real_br_taken_mask_dup_0_0
       | do_redirect_dup_next_bits_r_cfiUpdate_histPtr_value == 8'h1B
       & shouldShiftVec_dup_0_1 & real_br_taken_mask_dup_0_1),
    .out_res                (_ghv_write_datas_26_ppm_out_res)
  );
  PriorityMuxModule_16 ghv_write_datas_27_ppm (
    .s2_new_bit_0_sel       (_ghv_wens_27_T_1 & ~_ghv_wens_27_T_2 & ~_ghv_wens_27_T_3),
    .s2_new_bit_0_src
      (s2_ghist_ptr_dup_0_value == 8'h1B & io_resp_s2_full_pred_0_slot_valids_0
       & _s2_ghv_wdatas_T_58099 & io_resp_s2_full_pred_0_hit
       | s2_ghist_ptr_dup_0_value == 8'h1C & _s2_ghv_wdatas_T_57998
       & ~(_s2_ghv_wdatas_T_58099 & io_resp_s2_full_pred_0_hit) & _s2_ghv_wdatas_T_58106
       & io_resp_s2_full_pred_0_is_br_sharing & io_resp_s2_full_pred_0_hit),
    .s1_new_bit_0_sel
      (_ghv_wens_27_T & ~_ghv_wens_27_T_1 & ~_ghv_wens_27_T_2 & ~_ghv_wens_27_T_3),
    .s1_new_bit_0_src
      (s1_ghist_ptr_dup_0_value == 8'h1B & io_resp_s1_full_pred_0_slot_valids_0
       & (io_resp_s1_full_pred_0_slot_valids_0 & io_resp_s1_full_pred_0_br_taken_mask_0
          & io_resp_s1_full_pred_0_hit | _s1_ghv_wdatas_T_190528
          & io_resp_s1_full_pred_0_br_taken_mask_1 & io_resp_s1_full_pred_0_hit)
       & (_s1_ghv_wdatas_T_190518 & io_resp_s1_full_pred_0_hit | ~_s1_ghv_wdatas_T_190528)
       & io_resp_s1_full_pred_0_hit | s1_ghist_ptr_dup_0_value == 8'h1C
       & _s1_ghv_wdatas_T_190528 & ~(_s1_ghv_wdatas_T_190518 & io_resp_s1_full_pred_0_hit)
       & (io_resp_s1_full_pred_0_slot_valids_0 & io_resp_s1_full_pred_0_br_taken_mask_0
          & io_resp_s1_full_pred_0_hit | _s1_ghv_wdatas_T_190528
          & io_resp_s1_full_pred_0_br_taken_mask_1 & io_resp_s1_full_pred_0_hit)
       & ~(_s1_ghv_wdatas_T_190518 & io_resp_s1_full_pred_0_hit)
       & io_resp_s1_full_pred_0_hit),
    .s3_new_bit_0_sel       (_ghv_wens_27_T_2 & ~_ghv_wens_27_T_3),
    .s3_new_bit_0_src
      (s3_ghist_ptr_dup_0_value == 8'h1B & io_resp_s3_full_pred_0_slot_valids_0
       & _s3_ghv_wdatas_T_58099 & io_resp_s3_full_pred_0_hit
       | s3_ghist_ptr_dup_0_value == 8'h1C & _s3_ghv_wdatas_T_57998
       & ~(_s3_ghv_wdatas_T_58099 & io_resp_s3_full_pred_0_hit) & _s3_ghv_wdatas_T_58106
       & io_resp_s3_full_pred_0_is_br_sharing & io_resp_s3_full_pred_0_hit),
    .redirect_new_bit_0_src
      (do_redirect_dup_next_bits_r_cfiUpdate_histPtr_value == 8'h1B
       & shouldShiftVec_dup_0_0 & real_br_taken_mask_dup_0_0
       | do_redirect_dup_next_bits_r_cfiUpdate_histPtr_value == 8'h1C
       & shouldShiftVec_dup_0_1 & real_br_taken_mask_dup_0_1),
    .out_res                (_ghv_write_datas_27_ppm_out_res)
  );
  PriorityMuxModule_16 ghv_write_datas_28_ppm (
    .s2_new_bit_0_sel       (_ghv_wens_28_T_1 & ~_ghv_wens_28_T_2 & ~_ghv_wens_28_T_3),
    .s2_new_bit_0_src
      (s2_ghist_ptr_dup_0_value == 8'h1C & io_resp_s2_full_pred_0_slot_valids_0
       & _s2_ghv_wdatas_T_58099 & io_resp_s2_full_pred_0_hit
       | s2_ghist_ptr_dup_0_value == 8'h1D & _s2_ghv_wdatas_T_57998
       & ~(_s2_ghv_wdatas_T_58099 & io_resp_s2_full_pred_0_hit) & _s2_ghv_wdatas_T_58106
       & io_resp_s2_full_pred_0_is_br_sharing & io_resp_s2_full_pred_0_hit),
    .s1_new_bit_0_sel
      (_ghv_wens_28_T & ~_ghv_wens_28_T_1 & ~_ghv_wens_28_T_2 & ~_ghv_wens_28_T_3),
    .s1_new_bit_0_src
      (s1_ghist_ptr_dup_0_value == 8'h1C & io_resp_s1_full_pred_0_slot_valids_0
       & (io_resp_s1_full_pred_0_slot_valids_0 & io_resp_s1_full_pred_0_br_taken_mask_0
          & io_resp_s1_full_pred_0_hit | _s1_ghv_wdatas_T_190528
          & io_resp_s1_full_pred_0_br_taken_mask_1 & io_resp_s1_full_pred_0_hit)
       & (_s1_ghv_wdatas_T_190518 & io_resp_s1_full_pred_0_hit | ~_s1_ghv_wdatas_T_190528)
       & io_resp_s1_full_pred_0_hit | s1_ghist_ptr_dup_0_value == 8'h1D
       & _s1_ghv_wdatas_T_190528 & ~(_s1_ghv_wdatas_T_190518 & io_resp_s1_full_pred_0_hit)
       & (io_resp_s1_full_pred_0_slot_valids_0 & io_resp_s1_full_pred_0_br_taken_mask_0
          & io_resp_s1_full_pred_0_hit | _s1_ghv_wdatas_T_190528
          & io_resp_s1_full_pred_0_br_taken_mask_1 & io_resp_s1_full_pred_0_hit)
       & ~(_s1_ghv_wdatas_T_190518 & io_resp_s1_full_pred_0_hit)
       & io_resp_s1_full_pred_0_hit),
    .s3_new_bit_0_sel       (_ghv_wens_28_T_2 & ~_ghv_wens_28_T_3),
    .s3_new_bit_0_src
      (s3_ghist_ptr_dup_0_value == 8'h1C & io_resp_s3_full_pred_0_slot_valids_0
       & _s3_ghv_wdatas_T_58099 & io_resp_s3_full_pred_0_hit
       | s3_ghist_ptr_dup_0_value == 8'h1D & _s3_ghv_wdatas_T_57998
       & ~(_s3_ghv_wdatas_T_58099 & io_resp_s3_full_pred_0_hit) & _s3_ghv_wdatas_T_58106
       & io_resp_s3_full_pred_0_is_br_sharing & io_resp_s3_full_pred_0_hit),
    .redirect_new_bit_0_src
      (do_redirect_dup_next_bits_r_cfiUpdate_histPtr_value == 8'h1C
       & shouldShiftVec_dup_0_0 & real_br_taken_mask_dup_0_0
       | do_redirect_dup_next_bits_r_cfiUpdate_histPtr_value == 8'h1D
       & shouldShiftVec_dup_0_1 & real_br_taken_mask_dup_0_1),
    .out_res                (_ghv_write_datas_28_ppm_out_res)
  );
  PriorityMuxModule_16 ghv_write_datas_29_ppm (
    .s2_new_bit_0_sel       (_ghv_wens_29_T_1 & ~_ghv_wens_29_T_2 & ~_ghv_wens_29_T_3),
    .s2_new_bit_0_src
      (s2_ghist_ptr_dup_0_value == 8'h1D & io_resp_s2_full_pred_0_slot_valids_0
       & _s2_ghv_wdatas_T_58099 & io_resp_s2_full_pred_0_hit
       | s2_ghist_ptr_dup_0_value == 8'h1E & _s2_ghv_wdatas_T_57998
       & ~(_s2_ghv_wdatas_T_58099 & io_resp_s2_full_pred_0_hit) & _s2_ghv_wdatas_T_58106
       & io_resp_s2_full_pred_0_is_br_sharing & io_resp_s2_full_pred_0_hit),
    .s1_new_bit_0_sel
      (_ghv_wens_29_T & ~_ghv_wens_29_T_1 & ~_ghv_wens_29_T_2 & ~_ghv_wens_29_T_3),
    .s1_new_bit_0_src
      (s1_ghist_ptr_dup_0_value == 8'h1D & io_resp_s1_full_pred_0_slot_valids_0
       & (io_resp_s1_full_pred_0_slot_valids_0 & io_resp_s1_full_pred_0_br_taken_mask_0
          & io_resp_s1_full_pred_0_hit | _s1_ghv_wdatas_T_190528
          & io_resp_s1_full_pred_0_br_taken_mask_1 & io_resp_s1_full_pred_0_hit)
       & (_s1_ghv_wdatas_T_190518 & io_resp_s1_full_pred_0_hit | ~_s1_ghv_wdatas_T_190528)
       & io_resp_s1_full_pred_0_hit | s1_ghist_ptr_dup_0_value == 8'h1E
       & _s1_ghv_wdatas_T_190528 & ~(_s1_ghv_wdatas_T_190518 & io_resp_s1_full_pred_0_hit)
       & (io_resp_s1_full_pred_0_slot_valids_0 & io_resp_s1_full_pred_0_br_taken_mask_0
          & io_resp_s1_full_pred_0_hit | _s1_ghv_wdatas_T_190528
          & io_resp_s1_full_pred_0_br_taken_mask_1 & io_resp_s1_full_pred_0_hit)
       & ~(_s1_ghv_wdatas_T_190518 & io_resp_s1_full_pred_0_hit)
       & io_resp_s1_full_pred_0_hit),
    .s3_new_bit_0_sel       (_ghv_wens_29_T_2 & ~_ghv_wens_29_T_3),
    .s3_new_bit_0_src
      (s3_ghist_ptr_dup_0_value == 8'h1D & io_resp_s3_full_pred_0_slot_valids_0
       & _s3_ghv_wdatas_T_58099 & io_resp_s3_full_pred_0_hit
       | s3_ghist_ptr_dup_0_value == 8'h1E & _s3_ghv_wdatas_T_57998
       & ~(_s3_ghv_wdatas_T_58099 & io_resp_s3_full_pred_0_hit) & _s3_ghv_wdatas_T_58106
       & io_resp_s3_full_pred_0_is_br_sharing & io_resp_s3_full_pred_0_hit),
    .redirect_new_bit_0_src
      (do_redirect_dup_next_bits_r_cfiUpdate_histPtr_value == 8'h1D
       & shouldShiftVec_dup_0_0 & real_br_taken_mask_dup_0_0
       | do_redirect_dup_next_bits_r_cfiUpdate_histPtr_value == 8'h1E
       & shouldShiftVec_dup_0_1 & real_br_taken_mask_dup_0_1),
    .out_res                (_ghv_write_datas_29_ppm_out_res)
  );
  PriorityMuxModule_16 ghv_write_datas_30_ppm (
    .s2_new_bit_0_sel       (_ghv_wens_30_T_1 & ~_ghv_wens_30_T_2 & ~_ghv_wens_30_T_3),
    .s2_new_bit_0_src
      (s2_ghist_ptr_dup_0_value == 8'h1E & io_resp_s2_full_pred_0_slot_valids_0
       & _s2_ghv_wdatas_T_58099 & io_resp_s2_full_pred_0_hit
       | s2_ghist_ptr_dup_0_value == 8'h1F & _s2_ghv_wdatas_T_57998
       & ~(_s2_ghv_wdatas_T_58099 & io_resp_s2_full_pred_0_hit) & _s2_ghv_wdatas_T_58106
       & io_resp_s2_full_pred_0_is_br_sharing & io_resp_s2_full_pred_0_hit),
    .s1_new_bit_0_sel
      (_ghv_wens_30_T & ~_ghv_wens_30_T_1 & ~_ghv_wens_30_T_2 & ~_ghv_wens_30_T_3),
    .s1_new_bit_0_src
      (s1_ghist_ptr_dup_0_value == 8'h1E & io_resp_s1_full_pred_0_slot_valids_0
       & (io_resp_s1_full_pred_0_slot_valids_0 & io_resp_s1_full_pred_0_br_taken_mask_0
          & io_resp_s1_full_pred_0_hit | _s1_ghv_wdatas_T_190528
          & io_resp_s1_full_pred_0_br_taken_mask_1 & io_resp_s1_full_pred_0_hit)
       & (_s1_ghv_wdatas_T_190518 & io_resp_s1_full_pred_0_hit | ~_s1_ghv_wdatas_T_190528)
       & io_resp_s1_full_pred_0_hit | s1_ghist_ptr_dup_0_value == 8'h1F
       & _s1_ghv_wdatas_T_190528 & ~(_s1_ghv_wdatas_T_190518 & io_resp_s1_full_pred_0_hit)
       & (io_resp_s1_full_pred_0_slot_valids_0 & io_resp_s1_full_pred_0_br_taken_mask_0
          & io_resp_s1_full_pred_0_hit | _s1_ghv_wdatas_T_190528
          & io_resp_s1_full_pred_0_br_taken_mask_1 & io_resp_s1_full_pred_0_hit)
       & ~(_s1_ghv_wdatas_T_190518 & io_resp_s1_full_pred_0_hit)
       & io_resp_s1_full_pred_0_hit),
    .s3_new_bit_0_sel       (_ghv_wens_30_T_2 & ~_ghv_wens_30_T_3),
    .s3_new_bit_0_src
      (s3_ghist_ptr_dup_0_value == 8'h1E & io_resp_s3_full_pred_0_slot_valids_0
       & _s3_ghv_wdatas_T_58099 & io_resp_s3_full_pred_0_hit
       | s3_ghist_ptr_dup_0_value == 8'h1F & _s3_ghv_wdatas_T_57998
       & ~(_s3_ghv_wdatas_T_58099 & io_resp_s3_full_pred_0_hit) & _s3_ghv_wdatas_T_58106
       & io_resp_s3_full_pred_0_is_br_sharing & io_resp_s3_full_pred_0_hit),
    .redirect_new_bit_0_src
      (do_redirect_dup_next_bits_r_cfiUpdate_histPtr_value == 8'h1E
       & shouldShiftVec_dup_0_0 & real_br_taken_mask_dup_0_0
       | do_redirect_dup_next_bits_r_cfiUpdate_histPtr_value == 8'h1F
       & shouldShiftVec_dup_0_1 & real_br_taken_mask_dup_0_1),
    .out_res                (_ghv_write_datas_30_ppm_out_res)
  );
  PriorityMuxModule_16 ghv_write_datas_31_ppm (
    .s2_new_bit_0_sel       (_ghv_wens_31_T_1 & ~_ghv_wens_31_T_2 & ~_ghv_wens_31_T_3),
    .s2_new_bit_0_src
      (s2_ghist_ptr_dup_0_value == 8'h1F & io_resp_s2_full_pred_0_slot_valids_0
       & _s2_ghv_wdatas_T_58099 & io_resp_s2_full_pred_0_hit
       | s2_ghist_ptr_dup_0_value == 8'h20 & _s2_ghv_wdatas_T_57998
       & ~(_s2_ghv_wdatas_T_58099 & io_resp_s2_full_pred_0_hit) & _s2_ghv_wdatas_T_58106
       & io_resp_s2_full_pred_0_is_br_sharing & io_resp_s2_full_pred_0_hit),
    .s1_new_bit_0_sel
      (_ghv_wens_31_T & ~_ghv_wens_31_T_1 & ~_ghv_wens_31_T_2 & ~_ghv_wens_31_T_3),
    .s1_new_bit_0_src
      (s1_ghist_ptr_dup_0_value == 8'h1F & io_resp_s1_full_pred_0_slot_valids_0
       & (io_resp_s1_full_pred_0_slot_valids_0 & io_resp_s1_full_pred_0_br_taken_mask_0
          & io_resp_s1_full_pred_0_hit | _s1_ghv_wdatas_T_190528
          & io_resp_s1_full_pred_0_br_taken_mask_1 & io_resp_s1_full_pred_0_hit)
       & (_s1_ghv_wdatas_T_190518 & io_resp_s1_full_pred_0_hit | ~_s1_ghv_wdatas_T_190528)
       & io_resp_s1_full_pred_0_hit | s1_ghist_ptr_dup_0_value == 8'h20
       & _s1_ghv_wdatas_T_190528 & ~(_s1_ghv_wdatas_T_190518 & io_resp_s1_full_pred_0_hit)
       & (io_resp_s1_full_pred_0_slot_valids_0 & io_resp_s1_full_pred_0_br_taken_mask_0
          & io_resp_s1_full_pred_0_hit | _s1_ghv_wdatas_T_190528
          & io_resp_s1_full_pred_0_br_taken_mask_1 & io_resp_s1_full_pred_0_hit)
       & ~(_s1_ghv_wdatas_T_190518 & io_resp_s1_full_pred_0_hit)
       & io_resp_s1_full_pred_0_hit),
    .s3_new_bit_0_sel       (_ghv_wens_31_T_2 & ~_ghv_wens_31_T_3),
    .s3_new_bit_0_src
      (s3_ghist_ptr_dup_0_value == 8'h1F & io_resp_s3_full_pred_0_slot_valids_0
       & _s3_ghv_wdatas_T_58099 & io_resp_s3_full_pred_0_hit
       | s3_ghist_ptr_dup_0_value == 8'h20 & _s3_ghv_wdatas_T_57998
       & ~(_s3_ghv_wdatas_T_58099 & io_resp_s3_full_pred_0_hit) & _s3_ghv_wdatas_T_58106
       & io_resp_s3_full_pred_0_is_br_sharing & io_resp_s3_full_pred_0_hit),
    .redirect_new_bit_0_src
      (do_redirect_dup_next_bits_r_cfiUpdate_histPtr_value == 8'h1F
       & shouldShiftVec_dup_0_0 & real_br_taken_mask_dup_0_0
       | do_redirect_dup_next_bits_r_cfiUpdate_histPtr_value == 8'h20
       & shouldShiftVec_dup_0_1 & real_br_taken_mask_dup_0_1),
    .out_res                (_ghv_write_datas_31_ppm_out_res)
  );
  PriorityMuxModule_16 ghv_write_datas_32_ppm (
    .s2_new_bit_0_sel       (_ghv_wens_32_T_1 & ~_ghv_wens_32_T_2 & ~_ghv_wens_32_T_3),
    .s2_new_bit_0_src
      (s2_ghist_ptr_dup_0_value == 8'h20 & io_resp_s2_full_pred_0_slot_valids_0
       & _s2_ghv_wdatas_T_58099 & io_resp_s2_full_pred_0_hit
       | s2_ghist_ptr_dup_0_value == 8'h21 & _s2_ghv_wdatas_T_57998
       & ~(_s2_ghv_wdatas_T_58099 & io_resp_s2_full_pred_0_hit) & _s2_ghv_wdatas_T_58106
       & io_resp_s2_full_pred_0_is_br_sharing & io_resp_s2_full_pred_0_hit),
    .s1_new_bit_0_sel
      (_ghv_wens_32_T & ~_ghv_wens_32_T_1 & ~_ghv_wens_32_T_2 & ~_ghv_wens_32_T_3),
    .s1_new_bit_0_src
      (s1_ghist_ptr_dup_0_value == 8'h20 & io_resp_s1_full_pred_0_slot_valids_0
       & (io_resp_s1_full_pred_0_slot_valids_0 & io_resp_s1_full_pred_0_br_taken_mask_0
          & io_resp_s1_full_pred_0_hit | _s1_ghv_wdatas_T_190528
          & io_resp_s1_full_pred_0_br_taken_mask_1 & io_resp_s1_full_pred_0_hit)
       & (_s1_ghv_wdatas_T_190518 & io_resp_s1_full_pred_0_hit | ~_s1_ghv_wdatas_T_190528)
       & io_resp_s1_full_pred_0_hit | s1_ghist_ptr_dup_0_value == 8'h21
       & _s1_ghv_wdatas_T_190528 & ~(_s1_ghv_wdatas_T_190518 & io_resp_s1_full_pred_0_hit)
       & (io_resp_s1_full_pred_0_slot_valids_0 & io_resp_s1_full_pred_0_br_taken_mask_0
          & io_resp_s1_full_pred_0_hit | _s1_ghv_wdatas_T_190528
          & io_resp_s1_full_pred_0_br_taken_mask_1 & io_resp_s1_full_pred_0_hit)
       & ~(_s1_ghv_wdatas_T_190518 & io_resp_s1_full_pred_0_hit)
       & io_resp_s1_full_pred_0_hit),
    .s3_new_bit_0_sel       (_ghv_wens_32_T_2 & ~_ghv_wens_32_T_3),
    .s3_new_bit_0_src
      (s3_ghist_ptr_dup_0_value == 8'h20 & io_resp_s3_full_pred_0_slot_valids_0
       & _s3_ghv_wdatas_T_58099 & io_resp_s3_full_pred_0_hit
       | s3_ghist_ptr_dup_0_value == 8'h21 & _s3_ghv_wdatas_T_57998
       & ~(_s3_ghv_wdatas_T_58099 & io_resp_s3_full_pred_0_hit) & _s3_ghv_wdatas_T_58106
       & io_resp_s3_full_pred_0_is_br_sharing & io_resp_s3_full_pred_0_hit),
    .redirect_new_bit_0_src
      (do_redirect_dup_next_bits_r_cfiUpdate_histPtr_value == 8'h20
       & shouldShiftVec_dup_0_0 & real_br_taken_mask_dup_0_0
       | do_redirect_dup_next_bits_r_cfiUpdate_histPtr_value == 8'h21
       & shouldShiftVec_dup_0_1 & real_br_taken_mask_dup_0_1),
    .out_res                (_ghv_write_datas_32_ppm_out_res)
  );
  PriorityMuxModule_16 ghv_write_datas_33_ppm (
    .s2_new_bit_0_sel       (_ghv_wens_33_T_1 & ~_ghv_wens_33_T_2 & ~_ghv_wens_33_T_3),
    .s2_new_bit_0_src
      (s2_ghist_ptr_dup_0_value == 8'h21 & io_resp_s2_full_pred_0_slot_valids_0
       & _s2_ghv_wdatas_T_58099 & io_resp_s2_full_pred_0_hit
       | s2_ghist_ptr_dup_0_value == 8'h22 & _s2_ghv_wdatas_T_57998
       & ~(_s2_ghv_wdatas_T_58099 & io_resp_s2_full_pred_0_hit) & _s2_ghv_wdatas_T_58106
       & io_resp_s2_full_pred_0_is_br_sharing & io_resp_s2_full_pred_0_hit),
    .s1_new_bit_0_sel
      (_ghv_wens_33_T & ~_ghv_wens_33_T_1 & ~_ghv_wens_33_T_2 & ~_ghv_wens_33_T_3),
    .s1_new_bit_0_src
      (s1_ghist_ptr_dup_0_value == 8'h21 & io_resp_s1_full_pred_0_slot_valids_0
       & (io_resp_s1_full_pred_0_slot_valids_0 & io_resp_s1_full_pred_0_br_taken_mask_0
          & io_resp_s1_full_pred_0_hit | _s1_ghv_wdatas_T_190528
          & io_resp_s1_full_pred_0_br_taken_mask_1 & io_resp_s1_full_pred_0_hit)
       & (_s1_ghv_wdatas_T_190518 & io_resp_s1_full_pred_0_hit | ~_s1_ghv_wdatas_T_190528)
       & io_resp_s1_full_pred_0_hit | s1_ghist_ptr_dup_0_value == 8'h22
       & _s1_ghv_wdatas_T_190528 & ~(_s1_ghv_wdatas_T_190518 & io_resp_s1_full_pred_0_hit)
       & (io_resp_s1_full_pred_0_slot_valids_0 & io_resp_s1_full_pred_0_br_taken_mask_0
          & io_resp_s1_full_pred_0_hit | _s1_ghv_wdatas_T_190528
          & io_resp_s1_full_pred_0_br_taken_mask_1 & io_resp_s1_full_pred_0_hit)
       & ~(_s1_ghv_wdatas_T_190518 & io_resp_s1_full_pred_0_hit)
       & io_resp_s1_full_pred_0_hit),
    .s3_new_bit_0_sel       (_ghv_wens_33_T_2 & ~_ghv_wens_33_T_3),
    .s3_new_bit_0_src
      (s3_ghist_ptr_dup_0_value == 8'h21 & io_resp_s3_full_pred_0_slot_valids_0
       & _s3_ghv_wdatas_T_58099 & io_resp_s3_full_pred_0_hit
       | s3_ghist_ptr_dup_0_value == 8'h22 & _s3_ghv_wdatas_T_57998
       & ~(_s3_ghv_wdatas_T_58099 & io_resp_s3_full_pred_0_hit) & _s3_ghv_wdatas_T_58106
       & io_resp_s3_full_pred_0_is_br_sharing & io_resp_s3_full_pred_0_hit),
    .redirect_new_bit_0_src
      (do_redirect_dup_next_bits_r_cfiUpdate_histPtr_value == 8'h21
       & shouldShiftVec_dup_0_0 & real_br_taken_mask_dup_0_0
       | do_redirect_dup_next_bits_r_cfiUpdate_histPtr_value == 8'h22
       & shouldShiftVec_dup_0_1 & real_br_taken_mask_dup_0_1),
    .out_res                (_ghv_write_datas_33_ppm_out_res)
  );
  PriorityMuxModule_16 ghv_write_datas_34_ppm (
    .s2_new_bit_0_sel       (_ghv_wens_34_T_1 & ~_ghv_wens_34_T_2 & ~_ghv_wens_34_T_3),
    .s2_new_bit_0_src
      (s2_ghist_ptr_dup_0_value == 8'h22 & io_resp_s2_full_pred_0_slot_valids_0
       & _s2_ghv_wdatas_T_58099 & io_resp_s2_full_pred_0_hit
       | s2_ghist_ptr_dup_0_value == 8'h23 & _s2_ghv_wdatas_T_57998
       & ~(_s2_ghv_wdatas_T_58099 & io_resp_s2_full_pred_0_hit) & _s2_ghv_wdatas_T_58106
       & io_resp_s2_full_pred_0_is_br_sharing & io_resp_s2_full_pred_0_hit),
    .s1_new_bit_0_sel
      (_ghv_wens_34_T & ~_ghv_wens_34_T_1 & ~_ghv_wens_34_T_2 & ~_ghv_wens_34_T_3),
    .s1_new_bit_0_src
      (s1_ghist_ptr_dup_0_value == 8'h22 & io_resp_s1_full_pred_0_slot_valids_0
       & (io_resp_s1_full_pred_0_slot_valids_0 & io_resp_s1_full_pred_0_br_taken_mask_0
          & io_resp_s1_full_pred_0_hit | _s1_ghv_wdatas_T_190528
          & io_resp_s1_full_pred_0_br_taken_mask_1 & io_resp_s1_full_pred_0_hit)
       & (_s1_ghv_wdatas_T_190518 & io_resp_s1_full_pred_0_hit | ~_s1_ghv_wdatas_T_190528)
       & io_resp_s1_full_pred_0_hit | s1_ghist_ptr_dup_0_value == 8'h23
       & _s1_ghv_wdatas_T_190528 & ~(_s1_ghv_wdatas_T_190518 & io_resp_s1_full_pred_0_hit)
       & (io_resp_s1_full_pred_0_slot_valids_0 & io_resp_s1_full_pred_0_br_taken_mask_0
          & io_resp_s1_full_pred_0_hit | _s1_ghv_wdatas_T_190528
          & io_resp_s1_full_pred_0_br_taken_mask_1 & io_resp_s1_full_pred_0_hit)
       & ~(_s1_ghv_wdatas_T_190518 & io_resp_s1_full_pred_0_hit)
       & io_resp_s1_full_pred_0_hit),
    .s3_new_bit_0_sel       (_ghv_wens_34_T_2 & ~_ghv_wens_34_T_3),
    .s3_new_bit_0_src
      (s3_ghist_ptr_dup_0_value == 8'h22 & io_resp_s3_full_pred_0_slot_valids_0
       & _s3_ghv_wdatas_T_58099 & io_resp_s3_full_pred_0_hit
       | s3_ghist_ptr_dup_0_value == 8'h23 & _s3_ghv_wdatas_T_57998
       & ~(_s3_ghv_wdatas_T_58099 & io_resp_s3_full_pred_0_hit) & _s3_ghv_wdatas_T_58106
       & io_resp_s3_full_pred_0_is_br_sharing & io_resp_s3_full_pred_0_hit),
    .redirect_new_bit_0_src
      (do_redirect_dup_next_bits_r_cfiUpdate_histPtr_value == 8'h22
       & shouldShiftVec_dup_0_0 & real_br_taken_mask_dup_0_0
       | do_redirect_dup_next_bits_r_cfiUpdate_histPtr_value == 8'h23
       & shouldShiftVec_dup_0_1 & real_br_taken_mask_dup_0_1),
    .out_res                (_ghv_write_datas_34_ppm_out_res)
  );
  PriorityMuxModule_16 ghv_write_datas_35_ppm (
    .s2_new_bit_0_sel       (_ghv_wens_35_T_1 & ~_ghv_wens_35_T_2 & ~_ghv_wens_35_T_3),
    .s2_new_bit_0_src
      (s2_ghist_ptr_dup_0_value == 8'h23 & io_resp_s2_full_pred_0_slot_valids_0
       & _s2_ghv_wdatas_T_58099 & io_resp_s2_full_pred_0_hit
       | s2_ghist_ptr_dup_0_value == 8'h24 & _s2_ghv_wdatas_T_57998
       & ~(_s2_ghv_wdatas_T_58099 & io_resp_s2_full_pred_0_hit) & _s2_ghv_wdatas_T_58106
       & io_resp_s2_full_pred_0_is_br_sharing & io_resp_s2_full_pred_0_hit),
    .s1_new_bit_0_sel
      (_ghv_wens_35_T & ~_ghv_wens_35_T_1 & ~_ghv_wens_35_T_2 & ~_ghv_wens_35_T_3),
    .s1_new_bit_0_src
      (s1_ghist_ptr_dup_0_value == 8'h23 & io_resp_s1_full_pred_0_slot_valids_0
       & (io_resp_s1_full_pred_0_slot_valids_0 & io_resp_s1_full_pred_0_br_taken_mask_0
          & io_resp_s1_full_pred_0_hit | _s1_ghv_wdatas_T_190528
          & io_resp_s1_full_pred_0_br_taken_mask_1 & io_resp_s1_full_pred_0_hit)
       & (_s1_ghv_wdatas_T_190518 & io_resp_s1_full_pred_0_hit | ~_s1_ghv_wdatas_T_190528)
       & io_resp_s1_full_pred_0_hit | s1_ghist_ptr_dup_0_value == 8'h24
       & _s1_ghv_wdatas_T_190528 & ~(_s1_ghv_wdatas_T_190518 & io_resp_s1_full_pred_0_hit)
       & (io_resp_s1_full_pred_0_slot_valids_0 & io_resp_s1_full_pred_0_br_taken_mask_0
          & io_resp_s1_full_pred_0_hit | _s1_ghv_wdatas_T_190528
          & io_resp_s1_full_pred_0_br_taken_mask_1 & io_resp_s1_full_pred_0_hit)
       & ~(_s1_ghv_wdatas_T_190518 & io_resp_s1_full_pred_0_hit)
       & io_resp_s1_full_pred_0_hit),
    .s3_new_bit_0_sel       (_ghv_wens_35_T_2 & ~_ghv_wens_35_T_3),
    .s3_new_bit_0_src
      (s3_ghist_ptr_dup_0_value == 8'h23 & io_resp_s3_full_pred_0_slot_valids_0
       & _s3_ghv_wdatas_T_58099 & io_resp_s3_full_pred_0_hit
       | s3_ghist_ptr_dup_0_value == 8'h24 & _s3_ghv_wdatas_T_57998
       & ~(_s3_ghv_wdatas_T_58099 & io_resp_s3_full_pred_0_hit) & _s3_ghv_wdatas_T_58106
       & io_resp_s3_full_pred_0_is_br_sharing & io_resp_s3_full_pred_0_hit),
    .redirect_new_bit_0_src
      (do_redirect_dup_next_bits_r_cfiUpdate_histPtr_value == 8'h23
       & shouldShiftVec_dup_0_0 & real_br_taken_mask_dup_0_0
       | do_redirect_dup_next_bits_r_cfiUpdate_histPtr_value == 8'h24
       & shouldShiftVec_dup_0_1 & real_br_taken_mask_dup_0_1),
    .out_res                (_ghv_write_datas_35_ppm_out_res)
  );
  PriorityMuxModule_16 ghv_write_datas_36_ppm (
    .s2_new_bit_0_sel       (_ghv_wens_36_T_1 & ~_ghv_wens_36_T_2 & ~_ghv_wens_36_T_3),
    .s2_new_bit_0_src
      (s2_ghist_ptr_dup_0_value == 8'h24 & io_resp_s2_full_pred_0_slot_valids_0
       & _s2_ghv_wdatas_T_58099 & io_resp_s2_full_pred_0_hit
       | s2_ghist_ptr_dup_0_value == 8'h25 & _s2_ghv_wdatas_T_57998
       & ~(_s2_ghv_wdatas_T_58099 & io_resp_s2_full_pred_0_hit) & _s2_ghv_wdatas_T_58106
       & io_resp_s2_full_pred_0_is_br_sharing & io_resp_s2_full_pred_0_hit),
    .s1_new_bit_0_sel
      (_ghv_wens_36_T & ~_ghv_wens_36_T_1 & ~_ghv_wens_36_T_2 & ~_ghv_wens_36_T_3),
    .s1_new_bit_0_src
      (s1_ghist_ptr_dup_0_value == 8'h24 & io_resp_s1_full_pred_0_slot_valids_0
       & (io_resp_s1_full_pred_0_slot_valids_0 & io_resp_s1_full_pred_0_br_taken_mask_0
          & io_resp_s1_full_pred_0_hit | _s1_ghv_wdatas_T_190528
          & io_resp_s1_full_pred_0_br_taken_mask_1 & io_resp_s1_full_pred_0_hit)
       & (_s1_ghv_wdatas_T_190518 & io_resp_s1_full_pred_0_hit | ~_s1_ghv_wdatas_T_190528)
       & io_resp_s1_full_pred_0_hit | s1_ghist_ptr_dup_0_value == 8'h25
       & _s1_ghv_wdatas_T_190528 & ~(_s1_ghv_wdatas_T_190518 & io_resp_s1_full_pred_0_hit)
       & (io_resp_s1_full_pred_0_slot_valids_0 & io_resp_s1_full_pred_0_br_taken_mask_0
          & io_resp_s1_full_pred_0_hit | _s1_ghv_wdatas_T_190528
          & io_resp_s1_full_pred_0_br_taken_mask_1 & io_resp_s1_full_pred_0_hit)
       & ~(_s1_ghv_wdatas_T_190518 & io_resp_s1_full_pred_0_hit)
       & io_resp_s1_full_pred_0_hit),
    .s3_new_bit_0_sel       (_ghv_wens_36_T_2 & ~_ghv_wens_36_T_3),
    .s3_new_bit_0_src
      (s3_ghist_ptr_dup_0_value == 8'h24 & io_resp_s3_full_pred_0_slot_valids_0
       & _s3_ghv_wdatas_T_58099 & io_resp_s3_full_pred_0_hit
       | s3_ghist_ptr_dup_0_value == 8'h25 & _s3_ghv_wdatas_T_57998
       & ~(_s3_ghv_wdatas_T_58099 & io_resp_s3_full_pred_0_hit) & _s3_ghv_wdatas_T_58106
       & io_resp_s3_full_pred_0_is_br_sharing & io_resp_s3_full_pred_0_hit),
    .redirect_new_bit_0_src
      (do_redirect_dup_next_bits_r_cfiUpdate_histPtr_value == 8'h24
       & shouldShiftVec_dup_0_0 & real_br_taken_mask_dup_0_0
       | do_redirect_dup_next_bits_r_cfiUpdate_histPtr_value == 8'h25
       & shouldShiftVec_dup_0_1 & real_br_taken_mask_dup_0_1),
    .out_res                (_ghv_write_datas_36_ppm_out_res)
  );
  PriorityMuxModule_16 ghv_write_datas_37_ppm (
    .s2_new_bit_0_sel       (_ghv_wens_37_T_1 & ~_ghv_wens_37_T_2 & ~_ghv_wens_37_T_3),
    .s2_new_bit_0_src
      (s2_ghist_ptr_dup_0_value == 8'h25 & io_resp_s2_full_pred_0_slot_valids_0
       & _s2_ghv_wdatas_T_58099 & io_resp_s2_full_pred_0_hit
       | s2_ghist_ptr_dup_0_value == 8'h26 & _s2_ghv_wdatas_T_57998
       & ~(_s2_ghv_wdatas_T_58099 & io_resp_s2_full_pred_0_hit) & _s2_ghv_wdatas_T_58106
       & io_resp_s2_full_pred_0_is_br_sharing & io_resp_s2_full_pred_0_hit),
    .s1_new_bit_0_sel
      (_ghv_wens_37_T & ~_ghv_wens_37_T_1 & ~_ghv_wens_37_T_2 & ~_ghv_wens_37_T_3),
    .s1_new_bit_0_src
      (s1_ghist_ptr_dup_0_value == 8'h25 & io_resp_s1_full_pred_0_slot_valids_0
       & (io_resp_s1_full_pred_0_slot_valids_0 & io_resp_s1_full_pred_0_br_taken_mask_0
          & io_resp_s1_full_pred_0_hit | _s1_ghv_wdatas_T_190528
          & io_resp_s1_full_pred_0_br_taken_mask_1 & io_resp_s1_full_pred_0_hit)
       & (_s1_ghv_wdatas_T_190518 & io_resp_s1_full_pred_0_hit | ~_s1_ghv_wdatas_T_190528)
       & io_resp_s1_full_pred_0_hit | s1_ghist_ptr_dup_0_value == 8'h26
       & _s1_ghv_wdatas_T_190528 & ~(_s1_ghv_wdatas_T_190518 & io_resp_s1_full_pred_0_hit)
       & (io_resp_s1_full_pred_0_slot_valids_0 & io_resp_s1_full_pred_0_br_taken_mask_0
          & io_resp_s1_full_pred_0_hit | _s1_ghv_wdatas_T_190528
          & io_resp_s1_full_pred_0_br_taken_mask_1 & io_resp_s1_full_pred_0_hit)
       & ~(_s1_ghv_wdatas_T_190518 & io_resp_s1_full_pred_0_hit)
       & io_resp_s1_full_pred_0_hit),
    .s3_new_bit_0_sel       (_ghv_wens_37_T_2 & ~_ghv_wens_37_T_3),
    .s3_new_bit_0_src
      (s3_ghist_ptr_dup_0_value == 8'h25 & io_resp_s3_full_pred_0_slot_valids_0
       & _s3_ghv_wdatas_T_58099 & io_resp_s3_full_pred_0_hit
       | s3_ghist_ptr_dup_0_value == 8'h26 & _s3_ghv_wdatas_T_57998
       & ~(_s3_ghv_wdatas_T_58099 & io_resp_s3_full_pred_0_hit) & _s3_ghv_wdatas_T_58106
       & io_resp_s3_full_pred_0_is_br_sharing & io_resp_s3_full_pred_0_hit),
    .redirect_new_bit_0_src
      (do_redirect_dup_next_bits_r_cfiUpdate_histPtr_value == 8'h25
       & shouldShiftVec_dup_0_0 & real_br_taken_mask_dup_0_0
       | do_redirect_dup_next_bits_r_cfiUpdate_histPtr_value == 8'h26
       & shouldShiftVec_dup_0_1 & real_br_taken_mask_dup_0_1),
    .out_res                (_ghv_write_datas_37_ppm_out_res)
  );
  PriorityMuxModule_16 ghv_write_datas_38_ppm (
    .s2_new_bit_0_sel       (_ghv_wens_38_T_1 & ~_ghv_wens_38_T_2 & ~_ghv_wens_38_T_3),
    .s2_new_bit_0_src
      (s2_ghist_ptr_dup_0_value == 8'h26 & io_resp_s2_full_pred_0_slot_valids_0
       & _s2_ghv_wdatas_T_58099 & io_resp_s2_full_pred_0_hit
       | s2_ghist_ptr_dup_0_value == 8'h27 & _s2_ghv_wdatas_T_57998
       & ~(_s2_ghv_wdatas_T_58099 & io_resp_s2_full_pred_0_hit) & _s2_ghv_wdatas_T_58106
       & io_resp_s2_full_pred_0_is_br_sharing & io_resp_s2_full_pred_0_hit),
    .s1_new_bit_0_sel
      (_ghv_wens_38_T & ~_ghv_wens_38_T_1 & ~_ghv_wens_38_T_2 & ~_ghv_wens_38_T_3),
    .s1_new_bit_0_src
      (s1_ghist_ptr_dup_0_value == 8'h26 & io_resp_s1_full_pred_0_slot_valids_0
       & (io_resp_s1_full_pred_0_slot_valids_0 & io_resp_s1_full_pred_0_br_taken_mask_0
          & io_resp_s1_full_pred_0_hit | _s1_ghv_wdatas_T_190528
          & io_resp_s1_full_pred_0_br_taken_mask_1 & io_resp_s1_full_pred_0_hit)
       & (_s1_ghv_wdatas_T_190518 & io_resp_s1_full_pred_0_hit | ~_s1_ghv_wdatas_T_190528)
       & io_resp_s1_full_pred_0_hit | s1_ghist_ptr_dup_0_value == 8'h27
       & _s1_ghv_wdatas_T_190528 & ~(_s1_ghv_wdatas_T_190518 & io_resp_s1_full_pred_0_hit)
       & (io_resp_s1_full_pred_0_slot_valids_0 & io_resp_s1_full_pred_0_br_taken_mask_0
          & io_resp_s1_full_pred_0_hit | _s1_ghv_wdatas_T_190528
          & io_resp_s1_full_pred_0_br_taken_mask_1 & io_resp_s1_full_pred_0_hit)
       & ~(_s1_ghv_wdatas_T_190518 & io_resp_s1_full_pred_0_hit)
       & io_resp_s1_full_pred_0_hit),
    .s3_new_bit_0_sel       (_ghv_wens_38_T_2 & ~_ghv_wens_38_T_3),
    .s3_new_bit_0_src
      (s3_ghist_ptr_dup_0_value == 8'h26 & io_resp_s3_full_pred_0_slot_valids_0
       & _s3_ghv_wdatas_T_58099 & io_resp_s3_full_pred_0_hit
       | s3_ghist_ptr_dup_0_value == 8'h27 & _s3_ghv_wdatas_T_57998
       & ~(_s3_ghv_wdatas_T_58099 & io_resp_s3_full_pred_0_hit) & _s3_ghv_wdatas_T_58106
       & io_resp_s3_full_pred_0_is_br_sharing & io_resp_s3_full_pred_0_hit),
    .redirect_new_bit_0_src
      (do_redirect_dup_next_bits_r_cfiUpdate_histPtr_value == 8'h26
       & shouldShiftVec_dup_0_0 & real_br_taken_mask_dup_0_0
       | do_redirect_dup_next_bits_r_cfiUpdate_histPtr_value == 8'h27
       & shouldShiftVec_dup_0_1 & real_br_taken_mask_dup_0_1),
    .out_res                (_ghv_write_datas_38_ppm_out_res)
  );
  PriorityMuxModule_16 ghv_write_datas_39_ppm (
    .s2_new_bit_0_sel       (_ghv_wens_39_T_1 & ~_ghv_wens_39_T_2 & ~_ghv_wens_39_T_3),
    .s2_new_bit_0_src
      (s2_ghist_ptr_dup_0_value == 8'h27 & io_resp_s2_full_pred_0_slot_valids_0
       & _s2_ghv_wdatas_T_58099 & io_resp_s2_full_pred_0_hit
       | s2_ghist_ptr_dup_0_value == 8'h28 & _s2_ghv_wdatas_T_57998
       & ~(_s2_ghv_wdatas_T_58099 & io_resp_s2_full_pred_0_hit) & _s2_ghv_wdatas_T_58106
       & io_resp_s2_full_pred_0_is_br_sharing & io_resp_s2_full_pred_0_hit),
    .s1_new_bit_0_sel
      (_ghv_wens_39_T & ~_ghv_wens_39_T_1 & ~_ghv_wens_39_T_2 & ~_ghv_wens_39_T_3),
    .s1_new_bit_0_src
      (s1_ghist_ptr_dup_0_value == 8'h27 & io_resp_s1_full_pred_0_slot_valids_0
       & (io_resp_s1_full_pred_0_slot_valids_0 & io_resp_s1_full_pred_0_br_taken_mask_0
          & io_resp_s1_full_pred_0_hit | _s1_ghv_wdatas_T_190528
          & io_resp_s1_full_pred_0_br_taken_mask_1 & io_resp_s1_full_pred_0_hit)
       & (_s1_ghv_wdatas_T_190518 & io_resp_s1_full_pred_0_hit | ~_s1_ghv_wdatas_T_190528)
       & io_resp_s1_full_pred_0_hit | s1_ghist_ptr_dup_0_value == 8'h28
       & _s1_ghv_wdatas_T_190528 & ~(_s1_ghv_wdatas_T_190518 & io_resp_s1_full_pred_0_hit)
       & (io_resp_s1_full_pred_0_slot_valids_0 & io_resp_s1_full_pred_0_br_taken_mask_0
          & io_resp_s1_full_pred_0_hit | _s1_ghv_wdatas_T_190528
          & io_resp_s1_full_pred_0_br_taken_mask_1 & io_resp_s1_full_pred_0_hit)
       & ~(_s1_ghv_wdatas_T_190518 & io_resp_s1_full_pred_0_hit)
       & io_resp_s1_full_pred_0_hit),
    .s3_new_bit_0_sel       (_ghv_wens_39_T_2 & ~_ghv_wens_39_T_3),
    .s3_new_bit_0_src
      (s3_ghist_ptr_dup_0_value == 8'h27 & io_resp_s3_full_pred_0_slot_valids_0
       & _s3_ghv_wdatas_T_58099 & io_resp_s3_full_pred_0_hit
       | s3_ghist_ptr_dup_0_value == 8'h28 & _s3_ghv_wdatas_T_57998
       & ~(_s3_ghv_wdatas_T_58099 & io_resp_s3_full_pred_0_hit) & _s3_ghv_wdatas_T_58106
       & io_resp_s3_full_pred_0_is_br_sharing & io_resp_s3_full_pred_0_hit),
    .redirect_new_bit_0_src
      (do_redirect_dup_next_bits_r_cfiUpdate_histPtr_value == 8'h27
       & shouldShiftVec_dup_0_0 & real_br_taken_mask_dup_0_0
       | do_redirect_dup_next_bits_r_cfiUpdate_histPtr_value == 8'h28
       & shouldShiftVec_dup_0_1 & real_br_taken_mask_dup_0_1),
    .out_res                (_ghv_write_datas_39_ppm_out_res)
  );
  PriorityMuxModule_16 ghv_write_datas_40_ppm (
    .s2_new_bit_0_sel       (_ghv_wens_40_T_1 & ~_ghv_wens_40_T_2 & ~_ghv_wens_40_T_3),
    .s2_new_bit_0_src
      (s2_ghist_ptr_dup_0_value == 8'h28 & io_resp_s2_full_pred_0_slot_valids_0
       & _s2_ghv_wdatas_T_58099 & io_resp_s2_full_pred_0_hit
       | s2_ghist_ptr_dup_0_value == 8'h29 & _s2_ghv_wdatas_T_57998
       & ~(_s2_ghv_wdatas_T_58099 & io_resp_s2_full_pred_0_hit) & _s2_ghv_wdatas_T_58106
       & io_resp_s2_full_pred_0_is_br_sharing & io_resp_s2_full_pred_0_hit),
    .s1_new_bit_0_sel
      (_ghv_wens_40_T & ~_ghv_wens_40_T_1 & ~_ghv_wens_40_T_2 & ~_ghv_wens_40_T_3),
    .s1_new_bit_0_src
      (s1_ghist_ptr_dup_0_value == 8'h28 & io_resp_s1_full_pred_0_slot_valids_0
       & (io_resp_s1_full_pred_0_slot_valids_0 & io_resp_s1_full_pred_0_br_taken_mask_0
          & io_resp_s1_full_pred_0_hit | _s1_ghv_wdatas_T_190528
          & io_resp_s1_full_pred_0_br_taken_mask_1 & io_resp_s1_full_pred_0_hit)
       & (_s1_ghv_wdatas_T_190518 & io_resp_s1_full_pred_0_hit | ~_s1_ghv_wdatas_T_190528)
       & io_resp_s1_full_pred_0_hit | s1_ghist_ptr_dup_0_value == 8'h29
       & _s1_ghv_wdatas_T_190528 & ~(_s1_ghv_wdatas_T_190518 & io_resp_s1_full_pred_0_hit)
       & (io_resp_s1_full_pred_0_slot_valids_0 & io_resp_s1_full_pred_0_br_taken_mask_0
          & io_resp_s1_full_pred_0_hit | _s1_ghv_wdatas_T_190528
          & io_resp_s1_full_pred_0_br_taken_mask_1 & io_resp_s1_full_pred_0_hit)
       & ~(_s1_ghv_wdatas_T_190518 & io_resp_s1_full_pred_0_hit)
       & io_resp_s1_full_pred_0_hit),
    .s3_new_bit_0_sel       (_ghv_wens_40_T_2 & ~_ghv_wens_40_T_3),
    .s3_new_bit_0_src
      (s3_ghist_ptr_dup_0_value == 8'h28 & io_resp_s3_full_pred_0_slot_valids_0
       & _s3_ghv_wdatas_T_58099 & io_resp_s3_full_pred_0_hit
       | s3_ghist_ptr_dup_0_value == 8'h29 & _s3_ghv_wdatas_T_57998
       & ~(_s3_ghv_wdatas_T_58099 & io_resp_s3_full_pred_0_hit) & _s3_ghv_wdatas_T_58106
       & io_resp_s3_full_pred_0_is_br_sharing & io_resp_s3_full_pred_0_hit),
    .redirect_new_bit_0_src
      (do_redirect_dup_next_bits_r_cfiUpdate_histPtr_value == 8'h28
       & shouldShiftVec_dup_0_0 & real_br_taken_mask_dup_0_0
       | do_redirect_dup_next_bits_r_cfiUpdate_histPtr_value == 8'h29
       & shouldShiftVec_dup_0_1 & real_br_taken_mask_dup_0_1),
    .out_res                (_ghv_write_datas_40_ppm_out_res)
  );
  PriorityMuxModule_16 ghv_write_datas_41_ppm (
    .s2_new_bit_0_sel       (_ghv_wens_41_T_1 & ~_ghv_wens_41_T_2 & ~_ghv_wens_41_T_3),
    .s2_new_bit_0_src
      (s2_ghist_ptr_dup_0_value == 8'h29 & io_resp_s2_full_pred_0_slot_valids_0
       & _s2_ghv_wdatas_T_58099 & io_resp_s2_full_pred_0_hit
       | s2_ghist_ptr_dup_0_value == 8'h2A & _s2_ghv_wdatas_T_57998
       & ~(_s2_ghv_wdatas_T_58099 & io_resp_s2_full_pred_0_hit) & _s2_ghv_wdatas_T_58106
       & io_resp_s2_full_pred_0_is_br_sharing & io_resp_s2_full_pred_0_hit),
    .s1_new_bit_0_sel
      (_ghv_wens_41_T & ~_ghv_wens_41_T_1 & ~_ghv_wens_41_T_2 & ~_ghv_wens_41_T_3),
    .s1_new_bit_0_src
      (s1_ghist_ptr_dup_0_value == 8'h29 & io_resp_s1_full_pred_0_slot_valids_0
       & (io_resp_s1_full_pred_0_slot_valids_0 & io_resp_s1_full_pred_0_br_taken_mask_0
          & io_resp_s1_full_pred_0_hit | _s1_ghv_wdatas_T_190528
          & io_resp_s1_full_pred_0_br_taken_mask_1 & io_resp_s1_full_pred_0_hit)
       & (_s1_ghv_wdatas_T_190518 & io_resp_s1_full_pred_0_hit | ~_s1_ghv_wdatas_T_190528)
       & io_resp_s1_full_pred_0_hit | s1_ghist_ptr_dup_0_value == 8'h2A
       & _s1_ghv_wdatas_T_190528 & ~(_s1_ghv_wdatas_T_190518 & io_resp_s1_full_pred_0_hit)
       & (io_resp_s1_full_pred_0_slot_valids_0 & io_resp_s1_full_pred_0_br_taken_mask_0
          & io_resp_s1_full_pred_0_hit | _s1_ghv_wdatas_T_190528
          & io_resp_s1_full_pred_0_br_taken_mask_1 & io_resp_s1_full_pred_0_hit)
       & ~(_s1_ghv_wdatas_T_190518 & io_resp_s1_full_pred_0_hit)
       & io_resp_s1_full_pred_0_hit),
    .s3_new_bit_0_sel       (_ghv_wens_41_T_2 & ~_ghv_wens_41_T_3),
    .s3_new_bit_0_src
      (s3_ghist_ptr_dup_0_value == 8'h29 & io_resp_s3_full_pred_0_slot_valids_0
       & _s3_ghv_wdatas_T_58099 & io_resp_s3_full_pred_0_hit
       | s3_ghist_ptr_dup_0_value == 8'h2A & _s3_ghv_wdatas_T_57998
       & ~(_s3_ghv_wdatas_T_58099 & io_resp_s3_full_pred_0_hit) & _s3_ghv_wdatas_T_58106
       & io_resp_s3_full_pred_0_is_br_sharing & io_resp_s3_full_pred_0_hit),
    .redirect_new_bit_0_src
      (do_redirect_dup_next_bits_r_cfiUpdate_histPtr_value == 8'h29
       & shouldShiftVec_dup_0_0 & real_br_taken_mask_dup_0_0
       | do_redirect_dup_next_bits_r_cfiUpdate_histPtr_value == 8'h2A
       & shouldShiftVec_dup_0_1 & real_br_taken_mask_dup_0_1),
    .out_res                (_ghv_write_datas_41_ppm_out_res)
  );
  PriorityMuxModule_16 ghv_write_datas_42_ppm (
    .s2_new_bit_0_sel       (_ghv_wens_42_T_1 & ~_ghv_wens_42_T_2 & ~_ghv_wens_42_T_3),
    .s2_new_bit_0_src
      (s2_ghist_ptr_dup_0_value == 8'h2A & io_resp_s2_full_pred_0_slot_valids_0
       & _s2_ghv_wdatas_T_58099 & io_resp_s2_full_pred_0_hit
       | s2_ghist_ptr_dup_0_value == 8'h2B & _s2_ghv_wdatas_T_57998
       & ~(_s2_ghv_wdatas_T_58099 & io_resp_s2_full_pred_0_hit) & _s2_ghv_wdatas_T_58106
       & io_resp_s2_full_pred_0_is_br_sharing & io_resp_s2_full_pred_0_hit),
    .s1_new_bit_0_sel
      (_ghv_wens_42_T & ~_ghv_wens_42_T_1 & ~_ghv_wens_42_T_2 & ~_ghv_wens_42_T_3),
    .s1_new_bit_0_src
      (s1_ghist_ptr_dup_0_value == 8'h2A & io_resp_s1_full_pred_0_slot_valids_0
       & (io_resp_s1_full_pred_0_slot_valids_0 & io_resp_s1_full_pred_0_br_taken_mask_0
          & io_resp_s1_full_pred_0_hit | _s1_ghv_wdatas_T_190528
          & io_resp_s1_full_pred_0_br_taken_mask_1 & io_resp_s1_full_pred_0_hit)
       & (_s1_ghv_wdatas_T_190518 & io_resp_s1_full_pred_0_hit | ~_s1_ghv_wdatas_T_190528)
       & io_resp_s1_full_pred_0_hit | s1_ghist_ptr_dup_0_value == 8'h2B
       & _s1_ghv_wdatas_T_190528 & ~(_s1_ghv_wdatas_T_190518 & io_resp_s1_full_pred_0_hit)
       & (io_resp_s1_full_pred_0_slot_valids_0 & io_resp_s1_full_pred_0_br_taken_mask_0
          & io_resp_s1_full_pred_0_hit | _s1_ghv_wdatas_T_190528
          & io_resp_s1_full_pred_0_br_taken_mask_1 & io_resp_s1_full_pred_0_hit)
       & ~(_s1_ghv_wdatas_T_190518 & io_resp_s1_full_pred_0_hit)
       & io_resp_s1_full_pred_0_hit),
    .s3_new_bit_0_sel       (_ghv_wens_42_T_2 & ~_ghv_wens_42_T_3),
    .s3_new_bit_0_src
      (s3_ghist_ptr_dup_0_value == 8'h2A & io_resp_s3_full_pred_0_slot_valids_0
       & _s3_ghv_wdatas_T_58099 & io_resp_s3_full_pred_0_hit
       | s3_ghist_ptr_dup_0_value == 8'h2B & _s3_ghv_wdatas_T_57998
       & ~(_s3_ghv_wdatas_T_58099 & io_resp_s3_full_pred_0_hit) & _s3_ghv_wdatas_T_58106
       & io_resp_s3_full_pred_0_is_br_sharing & io_resp_s3_full_pred_0_hit),
    .redirect_new_bit_0_src
      (do_redirect_dup_next_bits_r_cfiUpdate_histPtr_value == 8'h2A
       & shouldShiftVec_dup_0_0 & real_br_taken_mask_dup_0_0
       | do_redirect_dup_next_bits_r_cfiUpdate_histPtr_value == 8'h2B
       & shouldShiftVec_dup_0_1 & real_br_taken_mask_dup_0_1),
    .out_res                (_ghv_write_datas_42_ppm_out_res)
  );
  PriorityMuxModule_16 ghv_write_datas_43_ppm (
    .s2_new_bit_0_sel       (_ghv_wens_43_T_1 & ~_ghv_wens_43_T_2 & ~_ghv_wens_43_T_3),
    .s2_new_bit_0_src
      (s2_ghist_ptr_dup_0_value == 8'h2B & io_resp_s2_full_pred_0_slot_valids_0
       & _s2_ghv_wdatas_T_58099 & io_resp_s2_full_pred_0_hit
       | s2_ghist_ptr_dup_0_value == 8'h2C & _s2_ghv_wdatas_T_57998
       & ~(_s2_ghv_wdatas_T_58099 & io_resp_s2_full_pred_0_hit) & _s2_ghv_wdatas_T_58106
       & io_resp_s2_full_pred_0_is_br_sharing & io_resp_s2_full_pred_0_hit),
    .s1_new_bit_0_sel
      (_ghv_wens_43_T & ~_ghv_wens_43_T_1 & ~_ghv_wens_43_T_2 & ~_ghv_wens_43_T_3),
    .s1_new_bit_0_src
      (s1_ghist_ptr_dup_0_value == 8'h2B & io_resp_s1_full_pred_0_slot_valids_0
       & (io_resp_s1_full_pred_0_slot_valids_0 & io_resp_s1_full_pred_0_br_taken_mask_0
          & io_resp_s1_full_pred_0_hit | _s1_ghv_wdatas_T_190528
          & io_resp_s1_full_pred_0_br_taken_mask_1 & io_resp_s1_full_pred_0_hit)
       & (_s1_ghv_wdatas_T_190518 & io_resp_s1_full_pred_0_hit | ~_s1_ghv_wdatas_T_190528)
       & io_resp_s1_full_pred_0_hit | s1_ghist_ptr_dup_0_value == 8'h2C
       & _s1_ghv_wdatas_T_190528 & ~(_s1_ghv_wdatas_T_190518 & io_resp_s1_full_pred_0_hit)
       & (io_resp_s1_full_pred_0_slot_valids_0 & io_resp_s1_full_pred_0_br_taken_mask_0
          & io_resp_s1_full_pred_0_hit | _s1_ghv_wdatas_T_190528
          & io_resp_s1_full_pred_0_br_taken_mask_1 & io_resp_s1_full_pred_0_hit)
       & ~(_s1_ghv_wdatas_T_190518 & io_resp_s1_full_pred_0_hit)
       & io_resp_s1_full_pred_0_hit),
    .s3_new_bit_0_sel       (_ghv_wens_43_T_2 & ~_ghv_wens_43_T_3),
    .s3_new_bit_0_src
      (s3_ghist_ptr_dup_0_value == 8'h2B & io_resp_s3_full_pred_0_slot_valids_0
       & _s3_ghv_wdatas_T_58099 & io_resp_s3_full_pred_0_hit
       | s3_ghist_ptr_dup_0_value == 8'h2C & _s3_ghv_wdatas_T_57998
       & ~(_s3_ghv_wdatas_T_58099 & io_resp_s3_full_pred_0_hit) & _s3_ghv_wdatas_T_58106
       & io_resp_s3_full_pred_0_is_br_sharing & io_resp_s3_full_pred_0_hit),
    .redirect_new_bit_0_src
      (do_redirect_dup_next_bits_r_cfiUpdate_histPtr_value == 8'h2B
       & shouldShiftVec_dup_0_0 & real_br_taken_mask_dup_0_0
       | do_redirect_dup_next_bits_r_cfiUpdate_histPtr_value == 8'h2C
       & shouldShiftVec_dup_0_1 & real_br_taken_mask_dup_0_1),
    .out_res                (_ghv_write_datas_43_ppm_out_res)
  );
  PriorityMuxModule_16 ghv_write_datas_44_ppm (
    .s2_new_bit_0_sel       (_ghv_wens_44_T_1 & ~_ghv_wens_44_T_2 & ~_ghv_wens_44_T_3),
    .s2_new_bit_0_src
      (s2_ghist_ptr_dup_0_value == 8'h2C & io_resp_s2_full_pred_0_slot_valids_0
       & _s2_ghv_wdatas_T_58099 & io_resp_s2_full_pred_0_hit
       | s2_ghist_ptr_dup_0_value == 8'h2D & _s2_ghv_wdatas_T_57998
       & ~(_s2_ghv_wdatas_T_58099 & io_resp_s2_full_pred_0_hit) & _s2_ghv_wdatas_T_58106
       & io_resp_s2_full_pred_0_is_br_sharing & io_resp_s2_full_pred_0_hit),
    .s1_new_bit_0_sel
      (_ghv_wens_44_T & ~_ghv_wens_44_T_1 & ~_ghv_wens_44_T_2 & ~_ghv_wens_44_T_3),
    .s1_new_bit_0_src
      (s1_ghist_ptr_dup_0_value == 8'h2C & io_resp_s1_full_pred_0_slot_valids_0
       & (io_resp_s1_full_pred_0_slot_valids_0 & io_resp_s1_full_pred_0_br_taken_mask_0
          & io_resp_s1_full_pred_0_hit | _s1_ghv_wdatas_T_190528
          & io_resp_s1_full_pred_0_br_taken_mask_1 & io_resp_s1_full_pred_0_hit)
       & (_s1_ghv_wdatas_T_190518 & io_resp_s1_full_pred_0_hit | ~_s1_ghv_wdatas_T_190528)
       & io_resp_s1_full_pred_0_hit | s1_ghist_ptr_dup_0_value == 8'h2D
       & _s1_ghv_wdatas_T_190528 & ~(_s1_ghv_wdatas_T_190518 & io_resp_s1_full_pred_0_hit)
       & (io_resp_s1_full_pred_0_slot_valids_0 & io_resp_s1_full_pred_0_br_taken_mask_0
          & io_resp_s1_full_pred_0_hit | _s1_ghv_wdatas_T_190528
          & io_resp_s1_full_pred_0_br_taken_mask_1 & io_resp_s1_full_pred_0_hit)
       & ~(_s1_ghv_wdatas_T_190518 & io_resp_s1_full_pred_0_hit)
       & io_resp_s1_full_pred_0_hit),
    .s3_new_bit_0_sel       (_ghv_wens_44_T_2 & ~_ghv_wens_44_T_3),
    .s3_new_bit_0_src
      (s3_ghist_ptr_dup_0_value == 8'h2C & io_resp_s3_full_pred_0_slot_valids_0
       & _s3_ghv_wdatas_T_58099 & io_resp_s3_full_pred_0_hit
       | s3_ghist_ptr_dup_0_value == 8'h2D & _s3_ghv_wdatas_T_57998
       & ~(_s3_ghv_wdatas_T_58099 & io_resp_s3_full_pred_0_hit) & _s3_ghv_wdatas_T_58106
       & io_resp_s3_full_pred_0_is_br_sharing & io_resp_s3_full_pred_0_hit),
    .redirect_new_bit_0_src
      (do_redirect_dup_next_bits_r_cfiUpdate_histPtr_value == 8'h2C
       & shouldShiftVec_dup_0_0 & real_br_taken_mask_dup_0_0
       | do_redirect_dup_next_bits_r_cfiUpdate_histPtr_value == 8'h2D
       & shouldShiftVec_dup_0_1 & real_br_taken_mask_dup_0_1),
    .out_res                (_ghv_write_datas_44_ppm_out_res)
  );
  PriorityMuxModule_16 ghv_write_datas_45_ppm (
    .s2_new_bit_0_sel       (_ghv_wens_45_T_1 & ~_ghv_wens_45_T_2 & ~_ghv_wens_45_T_3),
    .s2_new_bit_0_src
      (s2_ghist_ptr_dup_0_value == 8'h2D & io_resp_s2_full_pred_0_slot_valids_0
       & _s2_ghv_wdatas_T_58099 & io_resp_s2_full_pred_0_hit
       | s2_ghist_ptr_dup_0_value == 8'h2E & _s2_ghv_wdatas_T_57998
       & ~(_s2_ghv_wdatas_T_58099 & io_resp_s2_full_pred_0_hit) & _s2_ghv_wdatas_T_58106
       & io_resp_s2_full_pred_0_is_br_sharing & io_resp_s2_full_pred_0_hit),
    .s1_new_bit_0_sel
      (_ghv_wens_45_T & ~_ghv_wens_45_T_1 & ~_ghv_wens_45_T_2 & ~_ghv_wens_45_T_3),
    .s1_new_bit_0_src
      (s1_ghist_ptr_dup_0_value == 8'h2D & io_resp_s1_full_pred_0_slot_valids_0
       & (io_resp_s1_full_pred_0_slot_valids_0 & io_resp_s1_full_pred_0_br_taken_mask_0
          & io_resp_s1_full_pred_0_hit | _s1_ghv_wdatas_T_190528
          & io_resp_s1_full_pred_0_br_taken_mask_1 & io_resp_s1_full_pred_0_hit)
       & (_s1_ghv_wdatas_T_190518 & io_resp_s1_full_pred_0_hit | ~_s1_ghv_wdatas_T_190528)
       & io_resp_s1_full_pred_0_hit | s1_ghist_ptr_dup_0_value == 8'h2E
       & _s1_ghv_wdatas_T_190528 & ~(_s1_ghv_wdatas_T_190518 & io_resp_s1_full_pred_0_hit)
       & (io_resp_s1_full_pred_0_slot_valids_0 & io_resp_s1_full_pred_0_br_taken_mask_0
          & io_resp_s1_full_pred_0_hit | _s1_ghv_wdatas_T_190528
          & io_resp_s1_full_pred_0_br_taken_mask_1 & io_resp_s1_full_pred_0_hit)
       & ~(_s1_ghv_wdatas_T_190518 & io_resp_s1_full_pred_0_hit)
       & io_resp_s1_full_pred_0_hit),
    .s3_new_bit_0_sel       (_ghv_wens_45_T_2 & ~_ghv_wens_45_T_3),
    .s3_new_bit_0_src
      (s3_ghist_ptr_dup_0_value == 8'h2D & io_resp_s3_full_pred_0_slot_valids_0
       & _s3_ghv_wdatas_T_58099 & io_resp_s3_full_pred_0_hit
       | s3_ghist_ptr_dup_0_value == 8'h2E & _s3_ghv_wdatas_T_57998
       & ~(_s3_ghv_wdatas_T_58099 & io_resp_s3_full_pred_0_hit) & _s3_ghv_wdatas_T_58106
       & io_resp_s3_full_pred_0_is_br_sharing & io_resp_s3_full_pred_0_hit),
    .redirect_new_bit_0_src
      (do_redirect_dup_next_bits_r_cfiUpdate_histPtr_value == 8'h2D
       & shouldShiftVec_dup_0_0 & real_br_taken_mask_dup_0_0
       | do_redirect_dup_next_bits_r_cfiUpdate_histPtr_value == 8'h2E
       & shouldShiftVec_dup_0_1 & real_br_taken_mask_dup_0_1),
    .out_res                (_ghv_write_datas_45_ppm_out_res)
  );
  PriorityMuxModule_16 ghv_write_datas_46_ppm (
    .s2_new_bit_0_sel       (_ghv_wens_46_T_1 & ~_ghv_wens_46_T_2 & ~_ghv_wens_46_T_3),
    .s2_new_bit_0_src
      (s2_ghist_ptr_dup_0_value == 8'h2E & io_resp_s2_full_pred_0_slot_valids_0
       & _s2_ghv_wdatas_T_58099 & io_resp_s2_full_pred_0_hit
       | s2_ghist_ptr_dup_0_value == 8'h2F & _s2_ghv_wdatas_T_57998
       & ~(_s2_ghv_wdatas_T_58099 & io_resp_s2_full_pred_0_hit) & _s2_ghv_wdatas_T_58106
       & io_resp_s2_full_pred_0_is_br_sharing & io_resp_s2_full_pred_0_hit),
    .s1_new_bit_0_sel
      (_ghv_wens_46_T & ~_ghv_wens_46_T_1 & ~_ghv_wens_46_T_2 & ~_ghv_wens_46_T_3),
    .s1_new_bit_0_src
      (s1_ghist_ptr_dup_0_value == 8'h2E & io_resp_s1_full_pred_0_slot_valids_0
       & (io_resp_s1_full_pred_0_slot_valids_0 & io_resp_s1_full_pred_0_br_taken_mask_0
          & io_resp_s1_full_pred_0_hit | _s1_ghv_wdatas_T_190528
          & io_resp_s1_full_pred_0_br_taken_mask_1 & io_resp_s1_full_pred_0_hit)
       & (_s1_ghv_wdatas_T_190518 & io_resp_s1_full_pred_0_hit | ~_s1_ghv_wdatas_T_190528)
       & io_resp_s1_full_pred_0_hit | s1_ghist_ptr_dup_0_value == 8'h2F
       & _s1_ghv_wdatas_T_190528 & ~(_s1_ghv_wdatas_T_190518 & io_resp_s1_full_pred_0_hit)
       & (io_resp_s1_full_pred_0_slot_valids_0 & io_resp_s1_full_pred_0_br_taken_mask_0
          & io_resp_s1_full_pred_0_hit | _s1_ghv_wdatas_T_190528
          & io_resp_s1_full_pred_0_br_taken_mask_1 & io_resp_s1_full_pred_0_hit)
       & ~(_s1_ghv_wdatas_T_190518 & io_resp_s1_full_pred_0_hit)
       & io_resp_s1_full_pred_0_hit),
    .s3_new_bit_0_sel       (_ghv_wens_46_T_2 & ~_ghv_wens_46_T_3),
    .s3_new_bit_0_src
      (s3_ghist_ptr_dup_0_value == 8'h2E & io_resp_s3_full_pred_0_slot_valids_0
       & _s3_ghv_wdatas_T_58099 & io_resp_s3_full_pred_0_hit
       | s3_ghist_ptr_dup_0_value == 8'h2F & _s3_ghv_wdatas_T_57998
       & ~(_s3_ghv_wdatas_T_58099 & io_resp_s3_full_pred_0_hit) & _s3_ghv_wdatas_T_58106
       & io_resp_s3_full_pred_0_is_br_sharing & io_resp_s3_full_pred_0_hit),
    .redirect_new_bit_0_src
      (do_redirect_dup_next_bits_r_cfiUpdate_histPtr_value == 8'h2E
       & shouldShiftVec_dup_0_0 & real_br_taken_mask_dup_0_0
       | do_redirect_dup_next_bits_r_cfiUpdate_histPtr_value == 8'h2F
       & shouldShiftVec_dup_0_1 & real_br_taken_mask_dup_0_1),
    .out_res                (_ghv_write_datas_46_ppm_out_res)
  );
  PriorityMuxModule_16 ghv_write_datas_47_ppm (
    .s2_new_bit_0_sel       (_ghv_wens_47_T_1 & ~_ghv_wens_47_T_2 & ~_ghv_wens_47_T_3),
    .s2_new_bit_0_src
      (s2_ghist_ptr_dup_0_value == 8'h2F & io_resp_s2_full_pred_0_slot_valids_0
       & _s2_ghv_wdatas_T_58099 & io_resp_s2_full_pred_0_hit
       | s2_ghist_ptr_dup_0_value == 8'h30 & _s2_ghv_wdatas_T_57998
       & ~(_s2_ghv_wdatas_T_58099 & io_resp_s2_full_pred_0_hit) & _s2_ghv_wdatas_T_58106
       & io_resp_s2_full_pred_0_is_br_sharing & io_resp_s2_full_pred_0_hit),
    .s1_new_bit_0_sel
      (_ghv_wens_47_T & ~_ghv_wens_47_T_1 & ~_ghv_wens_47_T_2 & ~_ghv_wens_47_T_3),
    .s1_new_bit_0_src
      (s1_ghist_ptr_dup_0_value == 8'h2F & io_resp_s1_full_pred_0_slot_valids_0
       & (io_resp_s1_full_pred_0_slot_valids_0 & io_resp_s1_full_pred_0_br_taken_mask_0
          & io_resp_s1_full_pred_0_hit | _s1_ghv_wdatas_T_190528
          & io_resp_s1_full_pred_0_br_taken_mask_1 & io_resp_s1_full_pred_0_hit)
       & (_s1_ghv_wdatas_T_190518 & io_resp_s1_full_pred_0_hit | ~_s1_ghv_wdatas_T_190528)
       & io_resp_s1_full_pred_0_hit | s1_ghist_ptr_dup_0_value == 8'h30
       & _s1_ghv_wdatas_T_190528 & ~(_s1_ghv_wdatas_T_190518 & io_resp_s1_full_pred_0_hit)
       & (io_resp_s1_full_pred_0_slot_valids_0 & io_resp_s1_full_pred_0_br_taken_mask_0
          & io_resp_s1_full_pred_0_hit | _s1_ghv_wdatas_T_190528
          & io_resp_s1_full_pred_0_br_taken_mask_1 & io_resp_s1_full_pred_0_hit)
       & ~(_s1_ghv_wdatas_T_190518 & io_resp_s1_full_pred_0_hit)
       & io_resp_s1_full_pred_0_hit),
    .s3_new_bit_0_sel       (_ghv_wens_47_T_2 & ~_ghv_wens_47_T_3),
    .s3_new_bit_0_src
      (s3_ghist_ptr_dup_0_value == 8'h2F & io_resp_s3_full_pred_0_slot_valids_0
       & _s3_ghv_wdatas_T_58099 & io_resp_s3_full_pred_0_hit
       | s3_ghist_ptr_dup_0_value == 8'h30 & _s3_ghv_wdatas_T_57998
       & ~(_s3_ghv_wdatas_T_58099 & io_resp_s3_full_pred_0_hit) & _s3_ghv_wdatas_T_58106
       & io_resp_s3_full_pred_0_is_br_sharing & io_resp_s3_full_pred_0_hit),
    .redirect_new_bit_0_src
      (do_redirect_dup_next_bits_r_cfiUpdate_histPtr_value == 8'h2F
       & shouldShiftVec_dup_0_0 & real_br_taken_mask_dup_0_0
       | do_redirect_dup_next_bits_r_cfiUpdate_histPtr_value == 8'h30
       & shouldShiftVec_dup_0_1 & real_br_taken_mask_dup_0_1),
    .out_res                (_ghv_write_datas_47_ppm_out_res)
  );
  PriorityMuxModule_16 ghv_write_datas_48_ppm (
    .s2_new_bit_0_sel       (_ghv_wens_48_T_1 & ~_ghv_wens_48_T_2 & ~_ghv_wens_48_T_3),
    .s2_new_bit_0_src
      (s2_ghist_ptr_dup_0_value == 8'h30 & io_resp_s2_full_pred_0_slot_valids_0
       & _s2_ghv_wdatas_T_58099 & io_resp_s2_full_pred_0_hit
       | s2_ghist_ptr_dup_0_value == 8'h31 & _s2_ghv_wdatas_T_57998
       & ~(_s2_ghv_wdatas_T_58099 & io_resp_s2_full_pred_0_hit) & _s2_ghv_wdatas_T_58106
       & io_resp_s2_full_pred_0_is_br_sharing & io_resp_s2_full_pred_0_hit),
    .s1_new_bit_0_sel
      (_ghv_wens_48_T & ~_ghv_wens_48_T_1 & ~_ghv_wens_48_T_2 & ~_ghv_wens_48_T_3),
    .s1_new_bit_0_src
      (s1_ghist_ptr_dup_0_value == 8'h30 & io_resp_s1_full_pred_0_slot_valids_0
       & (io_resp_s1_full_pred_0_slot_valids_0 & io_resp_s1_full_pred_0_br_taken_mask_0
          & io_resp_s1_full_pred_0_hit | _s1_ghv_wdatas_T_190528
          & io_resp_s1_full_pred_0_br_taken_mask_1 & io_resp_s1_full_pred_0_hit)
       & (_s1_ghv_wdatas_T_190518 & io_resp_s1_full_pred_0_hit | ~_s1_ghv_wdatas_T_190528)
       & io_resp_s1_full_pred_0_hit | s1_ghist_ptr_dup_0_value == 8'h31
       & _s1_ghv_wdatas_T_190528 & ~(_s1_ghv_wdatas_T_190518 & io_resp_s1_full_pred_0_hit)
       & (io_resp_s1_full_pred_0_slot_valids_0 & io_resp_s1_full_pred_0_br_taken_mask_0
          & io_resp_s1_full_pred_0_hit | _s1_ghv_wdatas_T_190528
          & io_resp_s1_full_pred_0_br_taken_mask_1 & io_resp_s1_full_pred_0_hit)
       & ~(_s1_ghv_wdatas_T_190518 & io_resp_s1_full_pred_0_hit)
       & io_resp_s1_full_pred_0_hit),
    .s3_new_bit_0_sel       (_ghv_wens_48_T_2 & ~_ghv_wens_48_T_3),
    .s3_new_bit_0_src
      (s3_ghist_ptr_dup_0_value == 8'h30 & io_resp_s3_full_pred_0_slot_valids_0
       & _s3_ghv_wdatas_T_58099 & io_resp_s3_full_pred_0_hit
       | s3_ghist_ptr_dup_0_value == 8'h31 & _s3_ghv_wdatas_T_57998
       & ~(_s3_ghv_wdatas_T_58099 & io_resp_s3_full_pred_0_hit) & _s3_ghv_wdatas_T_58106
       & io_resp_s3_full_pred_0_is_br_sharing & io_resp_s3_full_pred_0_hit),
    .redirect_new_bit_0_src
      (do_redirect_dup_next_bits_r_cfiUpdate_histPtr_value == 8'h30
       & shouldShiftVec_dup_0_0 & real_br_taken_mask_dup_0_0
       | do_redirect_dup_next_bits_r_cfiUpdate_histPtr_value == 8'h31
       & shouldShiftVec_dup_0_1 & real_br_taken_mask_dup_0_1),
    .out_res                (_ghv_write_datas_48_ppm_out_res)
  );
  PriorityMuxModule_16 ghv_write_datas_49_ppm (
    .s2_new_bit_0_sel       (_ghv_wens_49_T_1 & ~_ghv_wens_49_T_2 & ~_ghv_wens_49_T_3),
    .s2_new_bit_0_src
      (s2_ghist_ptr_dup_0_value == 8'h31 & io_resp_s2_full_pred_0_slot_valids_0
       & _s2_ghv_wdatas_T_58099 & io_resp_s2_full_pred_0_hit
       | s2_ghist_ptr_dup_0_value == 8'h32 & _s2_ghv_wdatas_T_57998
       & ~(_s2_ghv_wdatas_T_58099 & io_resp_s2_full_pred_0_hit) & _s2_ghv_wdatas_T_58106
       & io_resp_s2_full_pred_0_is_br_sharing & io_resp_s2_full_pred_0_hit),
    .s1_new_bit_0_sel
      (_ghv_wens_49_T & ~_ghv_wens_49_T_1 & ~_ghv_wens_49_T_2 & ~_ghv_wens_49_T_3),
    .s1_new_bit_0_src
      (s1_ghist_ptr_dup_0_value == 8'h31 & io_resp_s1_full_pred_0_slot_valids_0
       & (io_resp_s1_full_pred_0_slot_valids_0 & io_resp_s1_full_pred_0_br_taken_mask_0
          & io_resp_s1_full_pred_0_hit | _s1_ghv_wdatas_T_190528
          & io_resp_s1_full_pred_0_br_taken_mask_1 & io_resp_s1_full_pred_0_hit)
       & (_s1_ghv_wdatas_T_190518 & io_resp_s1_full_pred_0_hit | ~_s1_ghv_wdatas_T_190528)
       & io_resp_s1_full_pred_0_hit | s1_ghist_ptr_dup_0_value == 8'h32
       & _s1_ghv_wdatas_T_190528 & ~(_s1_ghv_wdatas_T_190518 & io_resp_s1_full_pred_0_hit)
       & (io_resp_s1_full_pred_0_slot_valids_0 & io_resp_s1_full_pred_0_br_taken_mask_0
          & io_resp_s1_full_pred_0_hit | _s1_ghv_wdatas_T_190528
          & io_resp_s1_full_pred_0_br_taken_mask_1 & io_resp_s1_full_pred_0_hit)
       & ~(_s1_ghv_wdatas_T_190518 & io_resp_s1_full_pred_0_hit)
       & io_resp_s1_full_pred_0_hit),
    .s3_new_bit_0_sel       (_ghv_wens_49_T_2 & ~_ghv_wens_49_T_3),
    .s3_new_bit_0_src
      (s3_ghist_ptr_dup_0_value == 8'h31 & io_resp_s3_full_pred_0_slot_valids_0
       & _s3_ghv_wdatas_T_58099 & io_resp_s3_full_pred_0_hit
       | s3_ghist_ptr_dup_0_value == 8'h32 & _s3_ghv_wdatas_T_57998
       & ~(_s3_ghv_wdatas_T_58099 & io_resp_s3_full_pred_0_hit) & _s3_ghv_wdatas_T_58106
       & io_resp_s3_full_pred_0_is_br_sharing & io_resp_s3_full_pred_0_hit),
    .redirect_new_bit_0_src
      (do_redirect_dup_next_bits_r_cfiUpdate_histPtr_value == 8'h31
       & shouldShiftVec_dup_0_0 & real_br_taken_mask_dup_0_0
       | do_redirect_dup_next_bits_r_cfiUpdate_histPtr_value == 8'h32
       & shouldShiftVec_dup_0_1 & real_br_taken_mask_dup_0_1),
    .out_res                (_ghv_write_datas_49_ppm_out_res)
  );
  PriorityMuxModule_16 ghv_write_datas_50_ppm (
    .s2_new_bit_0_sel       (_ghv_wens_50_T_1 & ~_ghv_wens_50_T_2 & ~_ghv_wens_50_T_3),
    .s2_new_bit_0_src
      (s2_ghist_ptr_dup_0_value == 8'h32 & io_resp_s2_full_pred_0_slot_valids_0
       & _s2_ghv_wdatas_T_58099 & io_resp_s2_full_pred_0_hit
       | s2_ghist_ptr_dup_0_value == 8'h33 & _s2_ghv_wdatas_T_57998
       & ~(_s2_ghv_wdatas_T_58099 & io_resp_s2_full_pred_0_hit) & _s2_ghv_wdatas_T_58106
       & io_resp_s2_full_pred_0_is_br_sharing & io_resp_s2_full_pred_0_hit),
    .s1_new_bit_0_sel
      (_ghv_wens_50_T & ~_ghv_wens_50_T_1 & ~_ghv_wens_50_T_2 & ~_ghv_wens_50_T_3),
    .s1_new_bit_0_src
      (s1_ghist_ptr_dup_0_value == 8'h32 & io_resp_s1_full_pred_0_slot_valids_0
       & (io_resp_s1_full_pred_0_slot_valids_0 & io_resp_s1_full_pred_0_br_taken_mask_0
          & io_resp_s1_full_pred_0_hit | _s1_ghv_wdatas_T_190528
          & io_resp_s1_full_pred_0_br_taken_mask_1 & io_resp_s1_full_pred_0_hit)
       & (_s1_ghv_wdatas_T_190518 & io_resp_s1_full_pred_0_hit | ~_s1_ghv_wdatas_T_190528)
       & io_resp_s1_full_pred_0_hit | s1_ghist_ptr_dup_0_value == 8'h33
       & _s1_ghv_wdatas_T_190528 & ~(_s1_ghv_wdatas_T_190518 & io_resp_s1_full_pred_0_hit)
       & (io_resp_s1_full_pred_0_slot_valids_0 & io_resp_s1_full_pred_0_br_taken_mask_0
          & io_resp_s1_full_pred_0_hit | _s1_ghv_wdatas_T_190528
          & io_resp_s1_full_pred_0_br_taken_mask_1 & io_resp_s1_full_pred_0_hit)
       & ~(_s1_ghv_wdatas_T_190518 & io_resp_s1_full_pred_0_hit)
       & io_resp_s1_full_pred_0_hit),
    .s3_new_bit_0_sel       (_ghv_wens_50_T_2 & ~_ghv_wens_50_T_3),
    .s3_new_bit_0_src
      (s3_ghist_ptr_dup_0_value == 8'h32 & io_resp_s3_full_pred_0_slot_valids_0
       & _s3_ghv_wdatas_T_58099 & io_resp_s3_full_pred_0_hit
       | s3_ghist_ptr_dup_0_value == 8'h33 & _s3_ghv_wdatas_T_57998
       & ~(_s3_ghv_wdatas_T_58099 & io_resp_s3_full_pred_0_hit) & _s3_ghv_wdatas_T_58106
       & io_resp_s3_full_pred_0_is_br_sharing & io_resp_s3_full_pred_0_hit),
    .redirect_new_bit_0_src
      (do_redirect_dup_next_bits_r_cfiUpdate_histPtr_value == 8'h32
       & shouldShiftVec_dup_0_0 & real_br_taken_mask_dup_0_0
       | do_redirect_dup_next_bits_r_cfiUpdate_histPtr_value == 8'h33
       & shouldShiftVec_dup_0_1 & real_br_taken_mask_dup_0_1),
    .out_res                (_ghv_write_datas_50_ppm_out_res)
  );
  PriorityMuxModule_16 ghv_write_datas_51_ppm (
    .s2_new_bit_0_sel       (_ghv_wens_51_T_1 & ~_ghv_wens_51_T_2 & ~_ghv_wens_51_T_3),
    .s2_new_bit_0_src
      (s2_ghist_ptr_dup_0_value == 8'h33 & io_resp_s2_full_pred_0_slot_valids_0
       & _s2_ghv_wdatas_T_58099 & io_resp_s2_full_pred_0_hit
       | s2_ghist_ptr_dup_0_value == 8'h34 & _s2_ghv_wdatas_T_57998
       & ~(_s2_ghv_wdatas_T_58099 & io_resp_s2_full_pred_0_hit) & _s2_ghv_wdatas_T_58106
       & io_resp_s2_full_pred_0_is_br_sharing & io_resp_s2_full_pred_0_hit),
    .s1_new_bit_0_sel
      (_ghv_wens_51_T & ~_ghv_wens_51_T_1 & ~_ghv_wens_51_T_2 & ~_ghv_wens_51_T_3),
    .s1_new_bit_0_src
      (s1_ghist_ptr_dup_0_value == 8'h33 & io_resp_s1_full_pred_0_slot_valids_0
       & (io_resp_s1_full_pred_0_slot_valids_0 & io_resp_s1_full_pred_0_br_taken_mask_0
          & io_resp_s1_full_pred_0_hit | _s1_ghv_wdatas_T_190528
          & io_resp_s1_full_pred_0_br_taken_mask_1 & io_resp_s1_full_pred_0_hit)
       & (_s1_ghv_wdatas_T_190518 & io_resp_s1_full_pred_0_hit | ~_s1_ghv_wdatas_T_190528)
       & io_resp_s1_full_pred_0_hit | s1_ghist_ptr_dup_0_value == 8'h34
       & _s1_ghv_wdatas_T_190528 & ~(_s1_ghv_wdatas_T_190518 & io_resp_s1_full_pred_0_hit)
       & (io_resp_s1_full_pred_0_slot_valids_0 & io_resp_s1_full_pred_0_br_taken_mask_0
          & io_resp_s1_full_pred_0_hit | _s1_ghv_wdatas_T_190528
          & io_resp_s1_full_pred_0_br_taken_mask_1 & io_resp_s1_full_pred_0_hit)
       & ~(_s1_ghv_wdatas_T_190518 & io_resp_s1_full_pred_0_hit)
       & io_resp_s1_full_pred_0_hit),
    .s3_new_bit_0_sel       (_ghv_wens_51_T_2 & ~_ghv_wens_51_T_3),
    .s3_new_bit_0_src
      (s3_ghist_ptr_dup_0_value == 8'h33 & io_resp_s3_full_pred_0_slot_valids_0
       & _s3_ghv_wdatas_T_58099 & io_resp_s3_full_pred_0_hit
       | s3_ghist_ptr_dup_0_value == 8'h34 & _s3_ghv_wdatas_T_57998
       & ~(_s3_ghv_wdatas_T_58099 & io_resp_s3_full_pred_0_hit) & _s3_ghv_wdatas_T_58106
       & io_resp_s3_full_pred_0_is_br_sharing & io_resp_s3_full_pred_0_hit),
    .redirect_new_bit_0_src
      (do_redirect_dup_next_bits_r_cfiUpdate_histPtr_value == 8'h33
       & shouldShiftVec_dup_0_0 & real_br_taken_mask_dup_0_0
       | do_redirect_dup_next_bits_r_cfiUpdate_histPtr_value == 8'h34
       & shouldShiftVec_dup_0_1 & real_br_taken_mask_dup_0_1),
    .out_res                (_ghv_write_datas_51_ppm_out_res)
  );
  PriorityMuxModule_16 ghv_write_datas_52_ppm (
    .s2_new_bit_0_sel       (_ghv_wens_52_T_1 & ~_ghv_wens_52_T_2 & ~_ghv_wens_52_T_3),
    .s2_new_bit_0_src
      (s2_ghist_ptr_dup_0_value == 8'h34 & io_resp_s2_full_pred_0_slot_valids_0
       & _s2_ghv_wdatas_T_58099 & io_resp_s2_full_pred_0_hit
       | s2_ghist_ptr_dup_0_value == 8'h35 & _s2_ghv_wdatas_T_57998
       & ~(_s2_ghv_wdatas_T_58099 & io_resp_s2_full_pred_0_hit) & _s2_ghv_wdatas_T_58106
       & io_resp_s2_full_pred_0_is_br_sharing & io_resp_s2_full_pred_0_hit),
    .s1_new_bit_0_sel
      (_ghv_wens_52_T & ~_ghv_wens_52_T_1 & ~_ghv_wens_52_T_2 & ~_ghv_wens_52_T_3),
    .s1_new_bit_0_src
      (s1_ghist_ptr_dup_0_value == 8'h34 & io_resp_s1_full_pred_0_slot_valids_0
       & (io_resp_s1_full_pred_0_slot_valids_0 & io_resp_s1_full_pred_0_br_taken_mask_0
          & io_resp_s1_full_pred_0_hit | _s1_ghv_wdatas_T_190528
          & io_resp_s1_full_pred_0_br_taken_mask_1 & io_resp_s1_full_pred_0_hit)
       & (_s1_ghv_wdatas_T_190518 & io_resp_s1_full_pred_0_hit | ~_s1_ghv_wdatas_T_190528)
       & io_resp_s1_full_pred_0_hit | s1_ghist_ptr_dup_0_value == 8'h35
       & _s1_ghv_wdatas_T_190528 & ~(_s1_ghv_wdatas_T_190518 & io_resp_s1_full_pred_0_hit)
       & (io_resp_s1_full_pred_0_slot_valids_0 & io_resp_s1_full_pred_0_br_taken_mask_0
          & io_resp_s1_full_pred_0_hit | _s1_ghv_wdatas_T_190528
          & io_resp_s1_full_pred_0_br_taken_mask_1 & io_resp_s1_full_pred_0_hit)
       & ~(_s1_ghv_wdatas_T_190518 & io_resp_s1_full_pred_0_hit)
       & io_resp_s1_full_pred_0_hit),
    .s3_new_bit_0_sel       (_ghv_wens_52_T_2 & ~_ghv_wens_52_T_3),
    .s3_new_bit_0_src
      (s3_ghist_ptr_dup_0_value == 8'h34 & io_resp_s3_full_pred_0_slot_valids_0
       & _s3_ghv_wdatas_T_58099 & io_resp_s3_full_pred_0_hit
       | s3_ghist_ptr_dup_0_value == 8'h35 & _s3_ghv_wdatas_T_57998
       & ~(_s3_ghv_wdatas_T_58099 & io_resp_s3_full_pred_0_hit) & _s3_ghv_wdatas_T_58106
       & io_resp_s3_full_pred_0_is_br_sharing & io_resp_s3_full_pred_0_hit),
    .redirect_new_bit_0_src
      (do_redirect_dup_next_bits_r_cfiUpdate_histPtr_value == 8'h34
       & shouldShiftVec_dup_0_0 & real_br_taken_mask_dup_0_0
       | do_redirect_dup_next_bits_r_cfiUpdate_histPtr_value == 8'h35
       & shouldShiftVec_dup_0_1 & real_br_taken_mask_dup_0_1),
    .out_res                (_ghv_write_datas_52_ppm_out_res)
  );
  PriorityMuxModule_16 ghv_write_datas_53_ppm (
    .s2_new_bit_0_sel       (_ghv_wens_53_T_1 & ~_ghv_wens_53_T_2 & ~_ghv_wens_53_T_3),
    .s2_new_bit_0_src
      (s2_ghist_ptr_dup_0_value == 8'h35 & io_resp_s2_full_pred_0_slot_valids_0
       & _s2_ghv_wdatas_T_58099 & io_resp_s2_full_pred_0_hit
       | s2_ghist_ptr_dup_0_value == 8'h36 & _s2_ghv_wdatas_T_57998
       & ~(_s2_ghv_wdatas_T_58099 & io_resp_s2_full_pred_0_hit) & _s2_ghv_wdatas_T_58106
       & io_resp_s2_full_pred_0_is_br_sharing & io_resp_s2_full_pred_0_hit),
    .s1_new_bit_0_sel
      (_ghv_wens_53_T & ~_ghv_wens_53_T_1 & ~_ghv_wens_53_T_2 & ~_ghv_wens_53_T_3),
    .s1_new_bit_0_src
      (s1_ghist_ptr_dup_0_value == 8'h35 & io_resp_s1_full_pred_0_slot_valids_0
       & (io_resp_s1_full_pred_0_slot_valids_0 & io_resp_s1_full_pred_0_br_taken_mask_0
          & io_resp_s1_full_pred_0_hit | _s1_ghv_wdatas_T_190528
          & io_resp_s1_full_pred_0_br_taken_mask_1 & io_resp_s1_full_pred_0_hit)
       & (_s1_ghv_wdatas_T_190518 & io_resp_s1_full_pred_0_hit | ~_s1_ghv_wdatas_T_190528)
       & io_resp_s1_full_pred_0_hit | s1_ghist_ptr_dup_0_value == 8'h36
       & _s1_ghv_wdatas_T_190528 & ~(_s1_ghv_wdatas_T_190518 & io_resp_s1_full_pred_0_hit)
       & (io_resp_s1_full_pred_0_slot_valids_0 & io_resp_s1_full_pred_0_br_taken_mask_0
          & io_resp_s1_full_pred_0_hit | _s1_ghv_wdatas_T_190528
          & io_resp_s1_full_pred_0_br_taken_mask_1 & io_resp_s1_full_pred_0_hit)
       & ~(_s1_ghv_wdatas_T_190518 & io_resp_s1_full_pred_0_hit)
       & io_resp_s1_full_pred_0_hit),
    .s3_new_bit_0_sel       (_ghv_wens_53_T_2 & ~_ghv_wens_53_T_3),
    .s3_new_bit_0_src
      (s3_ghist_ptr_dup_0_value == 8'h35 & io_resp_s3_full_pred_0_slot_valids_0
       & _s3_ghv_wdatas_T_58099 & io_resp_s3_full_pred_0_hit
       | s3_ghist_ptr_dup_0_value == 8'h36 & _s3_ghv_wdatas_T_57998
       & ~(_s3_ghv_wdatas_T_58099 & io_resp_s3_full_pred_0_hit) & _s3_ghv_wdatas_T_58106
       & io_resp_s3_full_pred_0_is_br_sharing & io_resp_s3_full_pred_0_hit),
    .redirect_new_bit_0_src
      (do_redirect_dup_next_bits_r_cfiUpdate_histPtr_value == 8'h35
       & shouldShiftVec_dup_0_0 & real_br_taken_mask_dup_0_0
       | do_redirect_dup_next_bits_r_cfiUpdate_histPtr_value == 8'h36
       & shouldShiftVec_dup_0_1 & real_br_taken_mask_dup_0_1),
    .out_res                (_ghv_write_datas_53_ppm_out_res)
  );
  PriorityMuxModule_16 ghv_write_datas_54_ppm (
    .s2_new_bit_0_sel       (_ghv_wens_54_T_1 & ~_ghv_wens_54_T_2 & ~_ghv_wens_54_T_3),
    .s2_new_bit_0_src
      (s2_ghist_ptr_dup_0_value == 8'h36 & io_resp_s2_full_pred_0_slot_valids_0
       & _s2_ghv_wdatas_T_58099 & io_resp_s2_full_pred_0_hit
       | s2_ghist_ptr_dup_0_value == 8'h37 & _s2_ghv_wdatas_T_57998
       & ~(_s2_ghv_wdatas_T_58099 & io_resp_s2_full_pred_0_hit) & _s2_ghv_wdatas_T_58106
       & io_resp_s2_full_pred_0_is_br_sharing & io_resp_s2_full_pred_0_hit),
    .s1_new_bit_0_sel
      (_ghv_wens_54_T & ~_ghv_wens_54_T_1 & ~_ghv_wens_54_T_2 & ~_ghv_wens_54_T_3),
    .s1_new_bit_0_src
      (s1_ghist_ptr_dup_0_value == 8'h36 & io_resp_s1_full_pred_0_slot_valids_0
       & (io_resp_s1_full_pred_0_slot_valids_0 & io_resp_s1_full_pred_0_br_taken_mask_0
          & io_resp_s1_full_pred_0_hit | _s1_ghv_wdatas_T_190528
          & io_resp_s1_full_pred_0_br_taken_mask_1 & io_resp_s1_full_pred_0_hit)
       & (_s1_ghv_wdatas_T_190518 & io_resp_s1_full_pred_0_hit | ~_s1_ghv_wdatas_T_190528)
       & io_resp_s1_full_pred_0_hit | s1_ghist_ptr_dup_0_value == 8'h37
       & _s1_ghv_wdatas_T_190528 & ~(_s1_ghv_wdatas_T_190518 & io_resp_s1_full_pred_0_hit)
       & (io_resp_s1_full_pred_0_slot_valids_0 & io_resp_s1_full_pred_0_br_taken_mask_0
          & io_resp_s1_full_pred_0_hit | _s1_ghv_wdatas_T_190528
          & io_resp_s1_full_pred_0_br_taken_mask_1 & io_resp_s1_full_pred_0_hit)
       & ~(_s1_ghv_wdatas_T_190518 & io_resp_s1_full_pred_0_hit)
       & io_resp_s1_full_pred_0_hit),
    .s3_new_bit_0_sel       (_ghv_wens_54_T_2 & ~_ghv_wens_54_T_3),
    .s3_new_bit_0_src
      (s3_ghist_ptr_dup_0_value == 8'h36 & io_resp_s3_full_pred_0_slot_valids_0
       & _s3_ghv_wdatas_T_58099 & io_resp_s3_full_pred_0_hit
       | s3_ghist_ptr_dup_0_value == 8'h37 & _s3_ghv_wdatas_T_57998
       & ~(_s3_ghv_wdatas_T_58099 & io_resp_s3_full_pred_0_hit) & _s3_ghv_wdatas_T_58106
       & io_resp_s3_full_pred_0_is_br_sharing & io_resp_s3_full_pred_0_hit),
    .redirect_new_bit_0_src
      (do_redirect_dup_next_bits_r_cfiUpdate_histPtr_value == 8'h36
       & shouldShiftVec_dup_0_0 & real_br_taken_mask_dup_0_0
       | do_redirect_dup_next_bits_r_cfiUpdate_histPtr_value == 8'h37
       & shouldShiftVec_dup_0_1 & real_br_taken_mask_dup_0_1),
    .out_res                (_ghv_write_datas_54_ppm_out_res)
  );
  PriorityMuxModule_16 ghv_write_datas_55_ppm (
    .s2_new_bit_0_sel       (_ghv_wens_55_T_1 & ~_ghv_wens_55_T_2 & ~_ghv_wens_55_T_3),
    .s2_new_bit_0_src
      (s2_ghist_ptr_dup_0_value == 8'h37 & io_resp_s2_full_pred_0_slot_valids_0
       & _s2_ghv_wdatas_T_58099 & io_resp_s2_full_pred_0_hit
       | s2_ghist_ptr_dup_0_value == 8'h38 & _s2_ghv_wdatas_T_57998
       & ~(_s2_ghv_wdatas_T_58099 & io_resp_s2_full_pred_0_hit) & _s2_ghv_wdatas_T_58106
       & io_resp_s2_full_pred_0_is_br_sharing & io_resp_s2_full_pred_0_hit),
    .s1_new_bit_0_sel
      (_ghv_wens_55_T & ~_ghv_wens_55_T_1 & ~_ghv_wens_55_T_2 & ~_ghv_wens_55_T_3),
    .s1_new_bit_0_src
      (s1_ghist_ptr_dup_0_value == 8'h37 & io_resp_s1_full_pred_0_slot_valids_0
       & (io_resp_s1_full_pred_0_slot_valids_0 & io_resp_s1_full_pred_0_br_taken_mask_0
          & io_resp_s1_full_pred_0_hit | _s1_ghv_wdatas_T_190528
          & io_resp_s1_full_pred_0_br_taken_mask_1 & io_resp_s1_full_pred_0_hit)
       & (_s1_ghv_wdatas_T_190518 & io_resp_s1_full_pred_0_hit | ~_s1_ghv_wdatas_T_190528)
       & io_resp_s1_full_pred_0_hit | s1_ghist_ptr_dup_0_value == 8'h38
       & _s1_ghv_wdatas_T_190528 & ~(_s1_ghv_wdatas_T_190518 & io_resp_s1_full_pred_0_hit)
       & (io_resp_s1_full_pred_0_slot_valids_0 & io_resp_s1_full_pred_0_br_taken_mask_0
          & io_resp_s1_full_pred_0_hit | _s1_ghv_wdatas_T_190528
          & io_resp_s1_full_pred_0_br_taken_mask_1 & io_resp_s1_full_pred_0_hit)
       & ~(_s1_ghv_wdatas_T_190518 & io_resp_s1_full_pred_0_hit)
       & io_resp_s1_full_pred_0_hit),
    .s3_new_bit_0_sel       (_ghv_wens_55_T_2 & ~_ghv_wens_55_T_3),
    .s3_new_bit_0_src
      (s3_ghist_ptr_dup_0_value == 8'h37 & io_resp_s3_full_pred_0_slot_valids_0
       & _s3_ghv_wdatas_T_58099 & io_resp_s3_full_pred_0_hit
       | s3_ghist_ptr_dup_0_value == 8'h38 & _s3_ghv_wdatas_T_57998
       & ~(_s3_ghv_wdatas_T_58099 & io_resp_s3_full_pred_0_hit) & _s3_ghv_wdatas_T_58106
       & io_resp_s3_full_pred_0_is_br_sharing & io_resp_s3_full_pred_0_hit),
    .redirect_new_bit_0_src
      (do_redirect_dup_next_bits_r_cfiUpdate_histPtr_value == 8'h37
       & shouldShiftVec_dup_0_0 & real_br_taken_mask_dup_0_0
       | do_redirect_dup_next_bits_r_cfiUpdate_histPtr_value == 8'h38
       & shouldShiftVec_dup_0_1 & real_br_taken_mask_dup_0_1),
    .out_res                (_ghv_write_datas_55_ppm_out_res)
  );
  PriorityMuxModule_16 ghv_write_datas_56_ppm (
    .s2_new_bit_0_sel       (_ghv_wens_56_T_1 & ~_ghv_wens_56_T_2 & ~_ghv_wens_56_T_3),
    .s2_new_bit_0_src
      (s2_ghist_ptr_dup_0_value == 8'h38 & io_resp_s2_full_pred_0_slot_valids_0
       & _s2_ghv_wdatas_T_58099 & io_resp_s2_full_pred_0_hit
       | s2_ghist_ptr_dup_0_value == 8'h39 & _s2_ghv_wdatas_T_57998
       & ~(_s2_ghv_wdatas_T_58099 & io_resp_s2_full_pred_0_hit) & _s2_ghv_wdatas_T_58106
       & io_resp_s2_full_pred_0_is_br_sharing & io_resp_s2_full_pred_0_hit),
    .s1_new_bit_0_sel
      (_ghv_wens_56_T & ~_ghv_wens_56_T_1 & ~_ghv_wens_56_T_2 & ~_ghv_wens_56_T_3),
    .s1_new_bit_0_src
      (s1_ghist_ptr_dup_0_value == 8'h38 & io_resp_s1_full_pred_0_slot_valids_0
       & (io_resp_s1_full_pred_0_slot_valids_0 & io_resp_s1_full_pred_0_br_taken_mask_0
          & io_resp_s1_full_pred_0_hit | _s1_ghv_wdatas_T_190528
          & io_resp_s1_full_pred_0_br_taken_mask_1 & io_resp_s1_full_pred_0_hit)
       & (_s1_ghv_wdatas_T_190518 & io_resp_s1_full_pred_0_hit | ~_s1_ghv_wdatas_T_190528)
       & io_resp_s1_full_pred_0_hit | s1_ghist_ptr_dup_0_value == 8'h39
       & _s1_ghv_wdatas_T_190528 & ~(_s1_ghv_wdatas_T_190518 & io_resp_s1_full_pred_0_hit)
       & (io_resp_s1_full_pred_0_slot_valids_0 & io_resp_s1_full_pred_0_br_taken_mask_0
          & io_resp_s1_full_pred_0_hit | _s1_ghv_wdatas_T_190528
          & io_resp_s1_full_pred_0_br_taken_mask_1 & io_resp_s1_full_pred_0_hit)
       & ~(_s1_ghv_wdatas_T_190518 & io_resp_s1_full_pred_0_hit)
       & io_resp_s1_full_pred_0_hit),
    .s3_new_bit_0_sel       (_ghv_wens_56_T_2 & ~_ghv_wens_56_T_3),
    .s3_new_bit_0_src
      (s3_ghist_ptr_dup_0_value == 8'h38 & io_resp_s3_full_pred_0_slot_valids_0
       & _s3_ghv_wdatas_T_58099 & io_resp_s3_full_pred_0_hit
       | s3_ghist_ptr_dup_0_value == 8'h39 & _s3_ghv_wdatas_T_57998
       & ~(_s3_ghv_wdatas_T_58099 & io_resp_s3_full_pred_0_hit) & _s3_ghv_wdatas_T_58106
       & io_resp_s3_full_pred_0_is_br_sharing & io_resp_s3_full_pred_0_hit),
    .redirect_new_bit_0_src
      (do_redirect_dup_next_bits_r_cfiUpdate_histPtr_value == 8'h38
       & shouldShiftVec_dup_0_0 & real_br_taken_mask_dup_0_0
       | do_redirect_dup_next_bits_r_cfiUpdate_histPtr_value == 8'h39
       & shouldShiftVec_dup_0_1 & real_br_taken_mask_dup_0_1),
    .out_res                (_ghv_write_datas_56_ppm_out_res)
  );
  PriorityMuxModule_16 ghv_write_datas_57_ppm (
    .s2_new_bit_0_sel       (_ghv_wens_57_T_1 & ~_ghv_wens_57_T_2 & ~_ghv_wens_57_T_3),
    .s2_new_bit_0_src
      (s2_ghist_ptr_dup_0_value == 8'h39 & io_resp_s2_full_pred_0_slot_valids_0
       & _s2_ghv_wdatas_T_58099 & io_resp_s2_full_pred_0_hit
       | s2_ghist_ptr_dup_0_value == 8'h3A & _s2_ghv_wdatas_T_57998
       & ~(_s2_ghv_wdatas_T_58099 & io_resp_s2_full_pred_0_hit) & _s2_ghv_wdatas_T_58106
       & io_resp_s2_full_pred_0_is_br_sharing & io_resp_s2_full_pred_0_hit),
    .s1_new_bit_0_sel
      (_ghv_wens_57_T & ~_ghv_wens_57_T_1 & ~_ghv_wens_57_T_2 & ~_ghv_wens_57_T_3),
    .s1_new_bit_0_src
      (s1_ghist_ptr_dup_0_value == 8'h39 & io_resp_s1_full_pred_0_slot_valids_0
       & (io_resp_s1_full_pred_0_slot_valids_0 & io_resp_s1_full_pred_0_br_taken_mask_0
          & io_resp_s1_full_pred_0_hit | _s1_ghv_wdatas_T_190528
          & io_resp_s1_full_pred_0_br_taken_mask_1 & io_resp_s1_full_pred_0_hit)
       & (_s1_ghv_wdatas_T_190518 & io_resp_s1_full_pred_0_hit | ~_s1_ghv_wdatas_T_190528)
       & io_resp_s1_full_pred_0_hit | s1_ghist_ptr_dup_0_value == 8'h3A
       & _s1_ghv_wdatas_T_190528 & ~(_s1_ghv_wdatas_T_190518 & io_resp_s1_full_pred_0_hit)
       & (io_resp_s1_full_pred_0_slot_valids_0 & io_resp_s1_full_pred_0_br_taken_mask_0
          & io_resp_s1_full_pred_0_hit | _s1_ghv_wdatas_T_190528
          & io_resp_s1_full_pred_0_br_taken_mask_1 & io_resp_s1_full_pred_0_hit)
       & ~(_s1_ghv_wdatas_T_190518 & io_resp_s1_full_pred_0_hit)
       & io_resp_s1_full_pred_0_hit),
    .s3_new_bit_0_sel       (_ghv_wens_57_T_2 & ~_ghv_wens_57_T_3),
    .s3_new_bit_0_src
      (s3_ghist_ptr_dup_0_value == 8'h39 & io_resp_s3_full_pred_0_slot_valids_0
       & _s3_ghv_wdatas_T_58099 & io_resp_s3_full_pred_0_hit
       | s3_ghist_ptr_dup_0_value == 8'h3A & _s3_ghv_wdatas_T_57998
       & ~(_s3_ghv_wdatas_T_58099 & io_resp_s3_full_pred_0_hit) & _s3_ghv_wdatas_T_58106
       & io_resp_s3_full_pred_0_is_br_sharing & io_resp_s3_full_pred_0_hit),
    .redirect_new_bit_0_src
      (do_redirect_dup_next_bits_r_cfiUpdate_histPtr_value == 8'h39
       & shouldShiftVec_dup_0_0 & real_br_taken_mask_dup_0_0
       | do_redirect_dup_next_bits_r_cfiUpdate_histPtr_value == 8'h3A
       & shouldShiftVec_dup_0_1 & real_br_taken_mask_dup_0_1),
    .out_res                (_ghv_write_datas_57_ppm_out_res)
  );
  PriorityMuxModule_16 ghv_write_datas_58_ppm (
    .s2_new_bit_0_sel       (_ghv_wens_58_T_1 & ~_ghv_wens_58_T_2 & ~_ghv_wens_58_T_3),
    .s2_new_bit_0_src
      (s2_ghist_ptr_dup_0_value == 8'h3A & io_resp_s2_full_pred_0_slot_valids_0
       & _s2_ghv_wdatas_T_58099 & io_resp_s2_full_pred_0_hit
       | s2_ghist_ptr_dup_0_value == 8'h3B & _s2_ghv_wdatas_T_57998
       & ~(_s2_ghv_wdatas_T_58099 & io_resp_s2_full_pred_0_hit) & _s2_ghv_wdatas_T_58106
       & io_resp_s2_full_pred_0_is_br_sharing & io_resp_s2_full_pred_0_hit),
    .s1_new_bit_0_sel
      (_ghv_wens_58_T & ~_ghv_wens_58_T_1 & ~_ghv_wens_58_T_2 & ~_ghv_wens_58_T_3),
    .s1_new_bit_0_src
      (s1_ghist_ptr_dup_0_value == 8'h3A & io_resp_s1_full_pred_0_slot_valids_0
       & (io_resp_s1_full_pred_0_slot_valids_0 & io_resp_s1_full_pred_0_br_taken_mask_0
          & io_resp_s1_full_pred_0_hit | _s1_ghv_wdatas_T_190528
          & io_resp_s1_full_pred_0_br_taken_mask_1 & io_resp_s1_full_pred_0_hit)
       & (_s1_ghv_wdatas_T_190518 & io_resp_s1_full_pred_0_hit | ~_s1_ghv_wdatas_T_190528)
       & io_resp_s1_full_pred_0_hit | s1_ghist_ptr_dup_0_value == 8'h3B
       & _s1_ghv_wdatas_T_190528 & ~(_s1_ghv_wdatas_T_190518 & io_resp_s1_full_pred_0_hit)
       & (io_resp_s1_full_pred_0_slot_valids_0 & io_resp_s1_full_pred_0_br_taken_mask_0
          & io_resp_s1_full_pred_0_hit | _s1_ghv_wdatas_T_190528
          & io_resp_s1_full_pred_0_br_taken_mask_1 & io_resp_s1_full_pred_0_hit)
       & ~(_s1_ghv_wdatas_T_190518 & io_resp_s1_full_pred_0_hit)
       & io_resp_s1_full_pred_0_hit),
    .s3_new_bit_0_sel       (_ghv_wens_58_T_2 & ~_ghv_wens_58_T_3),
    .s3_new_bit_0_src
      (s3_ghist_ptr_dup_0_value == 8'h3A & io_resp_s3_full_pred_0_slot_valids_0
       & _s3_ghv_wdatas_T_58099 & io_resp_s3_full_pred_0_hit
       | s3_ghist_ptr_dup_0_value == 8'h3B & _s3_ghv_wdatas_T_57998
       & ~(_s3_ghv_wdatas_T_58099 & io_resp_s3_full_pred_0_hit) & _s3_ghv_wdatas_T_58106
       & io_resp_s3_full_pred_0_is_br_sharing & io_resp_s3_full_pred_0_hit),
    .redirect_new_bit_0_src
      (do_redirect_dup_next_bits_r_cfiUpdate_histPtr_value == 8'h3A
       & shouldShiftVec_dup_0_0 & real_br_taken_mask_dup_0_0
       | do_redirect_dup_next_bits_r_cfiUpdate_histPtr_value == 8'h3B
       & shouldShiftVec_dup_0_1 & real_br_taken_mask_dup_0_1),
    .out_res                (_ghv_write_datas_58_ppm_out_res)
  );
  PriorityMuxModule_16 ghv_write_datas_59_ppm (
    .s2_new_bit_0_sel       (_ghv_wens_59_T_1 & ~_ghv_wens_59_T_2 & ~_ghv_wens_59_T_3),
    .s2_new_bit_0_src
      (s2_ghist_ptr_dup_0_value == 8'h3B & io_resp_s2_full_pred_0_slot_valids_0
       & _s2_ghv_wdatas_T_58099 & io_resp_s2_full_pred_0_hit
       | s2_ghist_ptr_dup_0_value == 8'h3C & _s2_ghv_wdatas_T_57998
       & ~(_s2_ghv_wdatas_T_58099 & io_resp_s2_full_pred_0_hit) & _s2_ghv_wdatas_T_58106
       & io_resp_s2_full_pred_0_is_br_sharing & io_resp_s2_full_pred_0_hit),
    .s1_new_bit_0_sel
      (_ghv_wens_59_T & ~_ghv_wens_59_T_1 & ~_ghv_wens_59_T_2 & ~_ghv_wens_59_T_3),
    .s1_new_bit_0_src
      (s1_ghist_ptr_dup_0_value == 8'h3B & io_resp_s1_full_pred_0_slot_valids_0
       & (io_resp_s1_full_pred_0_slot_valids_0 & io_resp_s1_full_pred_0_br_taken_mask_0
          & io_resp_s1_full_pred_0_hit | _s1_ghv_wdatas_T_190528
          & io_resp_s1_full_pred_0_br_taken_mask_1 & io_resp_s1_full_pred_0_hit)
       & (_s1_ghv_wdatas_T_190518 & io_resp_s1_full_pred_0_hit | ~_s1_ghv_wdatas_T_190528)
       & io_resp_s1_full_pred_0_hit | s1_ghist_ptr_dup_0_value == 8'h3C
       & _s1_ghv_wdatas_T_190528 & ~(_s1_ghv_wdatas_T_190518 & io_resp_s1_full_pred_0_hit)
       & (io_resp_s1_full_pred_0_slot_valids_0 & io_resp_s1_full_pred_0_br_taken_mask_0
          & io_resp_s1_full_pred_0_hit | _s1_ghv_wdatas_T_190528
          & io_resp_s1_full_pred_0_br_taken_mask_1 & io_resp_s1_full_pred_0_hit)
       & ~(_s1_ghv_wdatas_T_190518 & io_resp_s1_full_pred_0_hit)
       & io_resp_s1_full_pred_0_hit),
    .s3_new_bit_0_sel       (_ghv_wens_59_T_2 & ~_ghv_wens_59_T_3),
    .s3_new_bit_0_src
      (s3_ghist_ptr_dup_0_value == 8'h3B & io_resp_s3_full_pred_0_slot_valids_0
       & _s3_ghv_wdatas_T_58099 & io_resp_s3_full_pred_0_hit
       | s3_ghist_ptr_dup_0_value == 8'h3C & _s3_ghv_wdatas_T_57998
       & ~(_s3_ghv_wdatas_T_58099 & io_resp_s3_full_pred_0_hit) & _s3_ghv_wdatas_T_58106
       & io_resp_s3_full_pred_0_is_br_sharing & io_resp_s3_full_pred_0_hit),
    .redirect_new_bit_0_src
      (do_redirect_dup_next_bits_r_cfiUpdate_histPtr_value == 8'h3B
       & shouldShiftVec_dup_0_0 & real_br_taken_mask_dup_0_0
       | do_redirect_dup_next_bits_r_cfiUpdate_histPtr_value == 8'h3C
       & shouldShiftVec_dup_0_1 & real_br_taken_mask_dup_0_1),
    .out_res                (_ghv_write_datas_59_ppm_out_res)
  );
  PriorityMuxModule_16 ghv_write_datas_60_ppm (
    .s2_new_bit_0_sel       (_ghv_wens_60_T_1 & ~_ghv_wens_60_T_2 & ~_ghv_wens_60_T_3),
    .s2_new_bit_0_src
      (s2_ghist_ptr_dup_0_value == 8'h3C & io_resp_s2_full_pred_0_slot_valids_0
       & _s2_ghv_wdatas_T_58099 & io_resp_s2_full_pred_0_hit
       | s2_ghist_ptr_dup_0_value == 8'h3D & _s2_ghv_wdatas_T_57998
       & ~(_s2_ghv_wdatas_T_58099 & io_resp_s2_full_pred_0_hit) & _s2_ghv_wdatas_T_58106
       & io_resp_s2_full_pred_0_is_br_sharing & io_resp_s2_full_pred_0_hit),
    .s1_new_bit_0_sel
      (_ghv_wens_60_T & ~_ghv_wens_60_T_1 & ~_ghv_wens_60_T_2 & ~_ghv_wens_60_T_3),
    .s1_new_bit_0_src
      (s1_ghist_ptr_dup_0_value == 8'h3C & io_resp_s1_full_pred_0_slot_valids_0
       & (io_resp_s1_full_pred_0_slot_valids_0 & io_resp_s1_full_pred_0_br_taken_mask_0
          & io_resp_s1_full_pred_0_hit | _s1_ghv_wdatas_T_190528
          & io_resp_s1_full_pred_0_br_taken_mask_1 & io_resp_s1_full_pred_0_hit)
       & (_s1_ghv_wdatas_T_190518 & io_resp_s1_full_pred_0_hit | ~_s1_ghv_wdatas_T_190528)
       & io_resp_s1_full_pred_0_hit | s1_ghist_ptr_dup_0_value == 8'h3D
       & _s1_ghv_wdatas_T_190528 & ~(_s1_ghv_wdatas_T_190518 & io_resp_s1_full_pred_0_hit)
       & (io_resp_s1_full_pred_0_slot_valids_0 & io_resp_s1_full_pred_0_br_taken_mask_0
          & io_resp_s1_full_pred_0_hit | _s1_ghv_wdatas_T_190528
          & io_resp_s1_full_pred_0_br_taken_mask_1 & io_resp_s1_full_pred_0_hit)
       & ~(_s1_ghv_wdatas_T_190518 & io_resp_s1_full_pred_0_hit)
       & io_resp_s1_full_pred_0_hit),
    .s3_new_bit_0_sel       (_ghv_wens_60_T_2 & ~_ghv_wens_60_T_3),
    .s3_new_bit_0_src
      (s3_ghist_ptr_dup_0_value == 8'h3C & io_resp_s3_full_pred_0_slot_valids_0
       & _s3_ghv_wdatas_T_58099 & io_resp_s3_full_pred_0_hit
       | s3_ghist_ptr_dup_0_value == 8'h3D & _s3_ghv_wdatas_T_57998
       & ~(_s3_ghv_wdatas_T_58099 & io_resp_s3_full_pred_0_hit) & _s3_ghv_wdatas_T_58106
       & io_resp_s3_full_pred_0_is_br_sharing & io_resp_s3_full_pred_0_hit),
    .redirect_new_bit_0_src
      (do_redirect_dup_next_bits_r_cfiUpdate_histPtr_value == 8'h3C
       & shouldShiftVec_dup_0_0 & real_br_taken_mask_dup_0_0
       | do_redirect_dup_next_bits_r_cfiUpdate_histPtr_value == 8'h3D
       & shouldShiftVec_dup_0_1 & real_br_taken_mask_dup_0_1),
    .out_res                (_ghv_write_datas_60_ppm_out_res)
  );
  PriorityMuxModule_16 ghv_write_datas_61_ppm (
    .s2_new_bit_0_sel       (_ghv_wens_61_T_1 & ~_ghv_wens_61_T_2 & ~_ghv_wens_61_T_3),
    .s2_new_bit_0_src
      (s2_ghist_ptr_dup_0_value == 8'h3D & io_resp_s2_full_pred_0_slot_valids_0
       & _s2_ghv_wdatas_T_58099 & io_resp_s2_full_pred_0_hit
       | s2_ghist_ptr_dup_0_value == 8'h3E & _s2_ghv_wdatas_T_57998
       & ~(_s2_ghv_wdatas_T_58099 & io_resp_s2_full_pred_0_hit) & _s2_ghv_wdatas_T_58106
       & io_resp_s2_full_pred_0_is_br_sharing & io_resp_s2_full_pred_0_hit),
    .s1_new_bit_0_sel
      (_ghv_wens_61_T & ~_ghv_wens_61_T_1 & ~_ghv_wens_61_T_2 & ~_ghv_wens_61_T_3),
    .s1_new_bit_0_src
      (s1_ghist_ptr_dup_0_value == 8'h3D & io_resp_s1_full_pred_0_slot_valids_0
       & (io_resp_s1_full_pred_0_slot_valids_0 & io_resp_s1_full_pred_0_br_taken_mask_0
          & io_resp_s1_full_pred_0_hit | _s1_ghv_wdatas_T_190528
          & io_resp_s1_full_pred_0_br_taken_mask_1 & io_resp_s1_full_pred_0_hit)
       & (_s1_ghv_wdatas_T_190518 & io_resp_s1_full_pred_0_hit | ~_s1_ghv_wdatas_T_190528)
       & io_resp_s1_full_pred_0_hit | s1_ghist_ptr_dup_0_value == 8'h3E
       & _s1_ghv_wdatas_T_190528 & ~(_s1_ghv_wdatas_T_190518 & io_resp_s1_full_pred_0_hit)
       & (io_resp_s1_full_pred_0_slot_valids_0 & io_resp_s1_full_pred_0_br_taken_mask_0
          & io_resp_s1_full_pred_0_hit | _s1_ghv_wdatas_T_190528
          & io_resp_s1_full_pred_0_br_taken_mask_1 & io_resp_s1_full_pred_0_hit)
       & ~(_s1_ghv_wdatas_T_190518 & io_resp_s1_full_pred_0_hit)
       & io_resp_s1_full_pred_0_hit),
    .s3_new_bit_0_sel       (_ghv_wens_61_T_2 & ~_ghv_wens_61_T_3),
    .s3_new_bit_0_src
      (s3_ghist_ptr_dup_0_value == 8'h3D & io_resp_s3_full_pred_0_slot_valids_0
       & _s3_ghv_wdatas_T_58099 & io_resp_s3_full_pred_0_hit
       | s3_ghist_ptr_dup_0_value == 8'h3E & _s3_ghv_wdatas_T_57998
       & ~(_s3_ghv_wdatas_T_58099 & io_resp_s3_full_pred_0_hit) & _s3_ghv_wdatas_T_58106
       & io_resp_s3_full_pred_0_is_br_sharing & io_resp_s3_full_pred_0_hit),
    .redirect_new_bit_0_src
      (do_redirect_dup_next_bits_r_cfiUpdate_histPtr_value == 8'h3D
       & shouldShiftVec_dup_0_0 & real_br_taken_mask_dup_0_0
       | do_redirect_dup_next_bits_r_cfiUpdate_histPtr_value == 8'h3E
       & shouldShiftVec_dup_0_1 & real_br_taken_mask_dup_0_1),
    .out_res                (_ghv_write_datas_61_ppm_out_res)
  );
  PriorityMuxModule_16 ghv_write_datas_62_ppm (
    .s2_new_bit_0_sel       (_ghv_wens_62_T_1 & ~_ghv_wens_62_T_2 & ~_ghv_wens_62_T_3),
    .s2_new_bit_0_src
      (s2_ghist_ptr_dup_0_value == 8'h3E & io_resp_s2_full_pred_0_slot_valids_0
       & _s2_ghv_wdatas_T_58099 & io_resp_s2_full_pred_0_hit
       | s2_ghist_ptr_dup_0_value == 8'h3F & _s2_ghv_wdatas_T_57998
       & ~(_s2_ghv_wdatas_T_58099 & io_resp_s2_full_pred_0_hit) & _s2_ghv_wdatas_T_58106
       & io_resp_s2_full_pred_0_is_br_sharing & io_resp_s2_full_pred_0_hit),
    .s1_new_bit_0_sel
      (_ghv_wens_62_T & ~_ghv_wens_62_T_1 & ~_ghv_wens_62_T_2 & ~_ghv_wens_62_T_3),
    .s1_new_bit_0_src
      (s1_ghist_ptr_dup_0_value == 8'h3E & io_resp_s1_full_pred_0_slot_valids_0
       & (io_resp_s1_full_pred_0_slot_valids_0 & io_resp_s1_full_pred_0_br_taken_mask_0
          & io_resp_s1_full_pred_0_hit | _s1_ghv_wdatas_T_190528
          & io_resp_s1_full_pred_0_br_taken_mask_1 & io_resp_s1_full_pred_0_hit)
       & (_s1_ghv_wdatas_T_190518 & io_resp_s1_full_pred_0_hit | ~_s1_ghv_wdatas_T_190528)
       & io_resp_s1_full_pred_0_hit | s1_ghist_ptr_dup_0_value == 8'h3F
       & _s1_ghv_wdatas_T_190528 & ~(_s1_ghv_wdatas_T_190518 & io_resp_s1_full_pred_0_hit)
       & (io_resp_s1_full_pred_0_slot_valids_0 & io_resp_s1_full_pred_0_br_taken_mask_0
          & io_resp_s1_full_pred_0_hit | _s1_ghv_wdatas_T_190528
          & io_resp_s1_full_pred_0_br_taken_mask_1 & io_resp_s1_full_pred_0_hit)
       & ~(_s1_ghv_wdatas_T_190518 & io_resp_s1_full_pred_0_hit)
       & io_resp_s1_full_pred_0_hit),
    .s3_new_bit_0_sel       (_ghv_wens_62_T_2 & ~_ghv_wens_62_T_3),
    .s3_new_bit_0_src
      (s3_ghist_ptr_dup_0_value == 8'h3E & io_resp_s3_full_pred_0_slot_valids_0
       & _s3_ghv_wdatas_T_58099 & io_resp_s3_full_pred_0_hit
       | s3_ghist_ptr_dup_0_value == 8'h3F & _s3_ghv_wdatas_T_57998
       & ~(_s3_ghv_wdatas_T_58099 & io_resp_s3_full_pred_0_hit) & _s3_ghv_wdatas_T_58106
       & io_resp_s3_full_pred_0_is_br_sharing & io_resp_s3_full_pred_0_hit),
    .redirect_new_bit_0_src
      (do_redirect_dup_next_bits_r_cfiUpdate_histPtr_value == 8'h3E
       & shouldShiftVec_dup_0_0 & real_br_taken_mask_dup_0_0
       | do_redirect_dup_next_bits_r_cfiUpdate_histPtr_value == 8'h3F
       & shouldShiftVec_dup_0_1 & real_br_taken_mask_dup_0_1),
    .out_res                (_ghv_write_datas_62_ppm_out_res)
  );
  PriorityMuxModule_16 ghv_write_datas_63_ppm (
    .s2_new_bit_0_sel       (_ghv_wens_63_T_1 & ~_ghv_wens_63_T_2 & ~_ghv_wens_63_T_3),
    .s2_new_bit_0_src
      (s2_ghist_ptr_dup_0_value == 8'h3F & io_resp_s2_full_pred_0_slot_valids_0
       & _s2_ghv_wdatas_T_58099 & io_resp_s2_full_pred_0_hit
       | s2_ghist_ptr_dup_0_value == 8'h40 & _s2_ghv_wdatas_T_57998
       & ~(_s2_ghv_wdatas_T_58099 & io_resp_s2_full_pred_0_hit) & _s2_ghv_wdatas_T_58106
       & io_resp_s2_full_pred_0_is_br_sharing & io_resp_s2_full_pred_0_hit),
    .s1_new_bit_0_sel
      (_ghv_wens_63_T & ~_ghv_wens_63_T_1 & ~_ghv_wens_63_T_2 & ~_ghv_wens_63_T_3),
    .s1_new_bit_0_src
      (s1_ghist_ptr_dup_0_value == 8'h3F & io_resp_s1_full_pred_0_slot_valids_0
       & (io_resp_s1_full_pred_0_slot_valids_0 & io_resp_s1_full_pred_0_br_taken_mask_0
          & io_resp_s1_full_pred_0_hit | _s1_ghv_wdatas_T_190528
          & io_resp_s1_full_pred_0_br_taken_mask_1 & io_resp_s1_full_pred_0_hit)
       & (_s1_ghv_wdatas_T_190518 & io_resp_s1_full_pred_0_hit | ~_s1_ghv_wdatas_T_190528)
       & io_resp_s1_full_pred_0_hit | s1_ghist_ptr_dup_0_value == 8'h40
       & _s1_ghv_wdatas_T_190528 & ~(_s1_ghv_wdatas_T_190518 & io_resp_s1_full_pred_0_hit)
       & (io_resp_s1_full_pred_0_slot_valids_0 & io_resp_s1_full_pred_0_br_taken_mask_0
          & io_resp_s1_full_pred_0_hit | _s1_ghv_wdatas_T_190528
          & io_resp_s1_full_pred_0_br_taken_mask_1 & io_resp_s1_full_pred_0_hit)
       & ~(_s1_ghv_wdatas_T_190518 & io_resp_s1_full_pred_0_hit)
       & io_resp_s1_full_pred_0_hit),
    .s3_new_bit_0_sel       (_ghv_wens_63_T_2 & ~_ghv_wens_63_T_3),
    .s3_new_bit_0_src
      (s3_ghist_ptr_dup_0_value == 8'h3F & io_resp_s3_full_pred_0_slot_valids_0
       & _s3_ghv_wdatas_T_58099 & io_resp_s3_full_pred_0_hit
       | s3_ghist_ptr_dup_0_value == 8'h40 & _s3_ghv_wdatas_T_57998
       & ~(_s3_ghv_wdatas_T_58099 & io_resp_s3_full_pred_0_hit) & _s3_ghv_wdatas_T_58106
       & io_resp_s3_full_pred_0_is_br_sharing & io_resp_s3_full_pred_0_hit),
    .redirect_new_bit_0_src
      (do_redirect_dup_next_bits_r_cfiUpdate_histPtr_value == 8'h3F
       & shouldShiftVec_dup_0_0 & real_br_taken_mask_dup_0_0
       | do_redirect_dup_next_bits_r_cfiUpdate_histPtr_value == 8'h40
       & shouldShiftVec_dup_0_1 & real_br_taken_mask_dup_0_1),
    .out_res                (_ghv_write_datas_63_ppm_out_res)
  );
  PriorityMuxModule_16 ghv_write_datas_64_ppm (
    .s2_new_bit_0_sel       (_ghv_wens_64_T_1 & ~_ghv_wens_64_T_2 & ~_ghv_wens_64_T_3),
    .s2_new_bit_0_src
      (s2_ghist_ptr_dup_0_value == 8'h40 & io_resp_s2_full_pred_0_slot_valids_0
       & _s2_ghv_wdatas_T_58099 & io_resp_s2_full_pred_0_hit
       | s2_ghist_ptr_dup_0_value == 8'h41 & _s2_ghv_wdatas_T_57998
       & ~(_s2_ghv_wdatas_T_58099 & io_resp_s2_full_pred_0_hit) & _s2_ghv_wdatas_T_58106
       & io_resp_s2_full_pred_0_is_br_sharing & io_resp_s2_full_pred_0_hit),
    .s1_new_bit_0_sel
      (_ghv_wens_64_T & ~_ghv_wens_64_T_1 & ~_ghv_wens_64_T_2 & ~_ghv_wens_64_T_3),
    .s1_new_bit_0_src
      (s1_ghist_ptr_dup_0_value == 8'h40 & io_resp_s1_full_pred_0_slot_valids_0
       & (io_resp_s1_full_pred_0_slot_valids_0 & io_resp_s1_full_pred_0_br_taken_mask_0
          & io_resp_s1_full_pred_0_hit | _s1_ghv_wdatas_T_190528
          & io_resp_s1_full_pred_0_br_taken_mask_1 & io_resp_s1_full_pred_0_hit)
       & (_s1_ghv_wdatas_T_190518 & io_resp_s1_full_pred_0_hit | ~_s1_ghv_wdatas_T_190528)
       & io_resp_s1_full_pred_0_hit | s1_ghist_ptr_dup_0_value == 8'h41
       & _s1_ghv_wdatas_T_190528 & ~(_s1_ghv_wdatas_T_190518 & io_resp_s1_full_pred_0_hit)
       & (io_resp_s1_full_pred_0_slot_valids_0 & io_resp_s1_full_pred_0_br_taken_mask_0
          & io_resp_s1_full_pred_0_hit | _s1_ghv_wdatas_T_190528
          & io_resp_s1_full_pred_0_br_taken_mask_1 & io_resp_s1_full_pred_0_hit)
       & ~(_s1_ghv_wdatas_T_190518 & io_resp_s1_full_pred_0_hit)
       & io_resp_s1_full_pred_0_hit),
    .s3_new_bit_0_sel       (_ghv_wens_64_T_2 & ~_ghv_wens_64_T_3),
    .s3_new_bit_0_src
      (s3_ghist_ptr_dup_0_value == 8'h40 & io_resp_s3_full_pred_0_slot_valids_0
       & _s3_ghv_wdatas_T_58099 & io_resp_s3_full_pred_0_hit
       | s3_ghist_ptr_dup_0_value == 8'h41 & _s3_ghv_wdatas_T_57998
       & ~(_s3_ghv_wdatas_T_58099 & io_resp_s3_full_pred_0_hit) & _s3_ghv_wdatas_T_58106
       & io_resp_s3_full_pred_0_is_br_sharing & io_resp_s3_full_pred_0_hit),
    .redirect_new_bit_0_src
      (do_redirect_dup_next_bits_r_cfiUpdate_histPtr_value == 8'h40
       & shouldShiftVec_dup_0_0 & real_br_taken_mask_dup_0_0
       | do_redirect_dup_next_bits_r_cfiUpdate_histPtr_value == 8'h41
       & shouldShiftVec_dup_0_1 & real_br_taken_mask_dup_0_1),
    .out_res                (_ghv_write_datas_64_ppm_out_res)
  );
  PriorityMuxModule_16 ghv_write_datas_65_ppm (
    .s2_new_bit_0_sel       (_ghv_wens_65_T_1 & ~_ghv_wens_65_T_2 & ~_ghv_wens_65_T_3),
    .s2_new_bit_0_src
      (s2_ghist_ptr_dup_0_value == 8'h41 & io_resp_s2_full_pred_0_slot_valids_0
       & _s2_ghv_wdatas_T_58099 & io_resp_s2_full_pred_0_hit
       | s2_ghist_ptr_dup_0_value == 8'h42 & _s2_ghv_wdatas_T_57998
       & ~(_s2_ghv_wdatas_T_58099 & io_resp_s2_full_pred_0_hit) & _s2_ghv_wdatas_T_58106
       & io_resp_s2_full_pred_0_is_br_sharing & io_resp_s2_full_pred_0_hit),
    .s1_new_bit_0_sel
      (_ghv_wens_65_T & ~_ghv_wens_65_T_1 & ~_ghv_wens_65_T_2 & ~_ghv_wens_65_T_3),
    .s1_new_bit_0_src
      (s1_ghist_ptr_dup_0_value == 8'h41 & io_resp_s1_full_pred_0_slot_valids_0
       & (io_resp_s1_full_pred_0_slot_valids_0 & io_resp_s1_full_pred_0_br_taken_mask_0
          & io_resp_s1_full_pred_0_hit | _s1_ghv_wdatas_T_190528
          & io_resp_s1_full_pred_0_br_taken_mask_1 & io_resp_s1_full_pred_0_hit)
       & (_s1_ghv_wdatas_T_190518 & io_resp_s1_full_pred_0_hit | ~_s1_ghv_wdatas_T_190528)
       & io_resp_s1_full_pred_0_hit | s1_ghist_ptr_dup_0_value == 8'h42
       & _s1_ghv_wdatas_T_190528 & ~(_s1_ghv_wdatas_T_190518 & io_resp_s1_full_pred_0_hit)
       & (io_resp_s1_full_pred_0_slot_valids_0 & io_resp_s1_full_pred_0_br_taken_mask_0
          & io_resp_s1_full_pred_0_hit | _s1_ghv_wdatas_T_190528
          & io_resp_s1_full_pred_0_br_taken_mask_1 & io_resp_s1_full_pred_0_hit)
       & ~(_s1_ghv_wdatas_T_190518 & io_resp_s1_full_pred_0_hit)
       & io_resp_s1_full_pred_0_hit),
    .s3_new_bit_0_sel       (_ghv_wens_65_T_2 & ~_ghv_wens_65_T_3),
    .s3_new_bit_0_src
      (s3_ghist_ptr_dup_0_value == 8'h41 & io_resp_s3_full_pred_0_slot_valids_0
       & _s3_ghv_wdatas_T_58099 & io_resp_s3_full_pred_0_hit
       | s3_ghist_ptr_dup_0_value == 8'h42 & _s3_ghv_wdatas_T_57998
       & ~(_s3_ghv_wdatas_T_58099 & io_resp_s3_full_pred_0_hit) & _s3_ghv_wdatas_T_58106
       & io_resp_s3_full_pred_0_is_br_sharing & io_resp_s3_full_pred_0_hit),
    .redirect_new_bit_0_src
      (do_redirect_dup_next_bits_r_cfiUpdate_histPtr_value == 8'h41
       & shouldShiftVec_dup_0_0 & real_br_taken_mask_dup_0_0
       | do_redirect_dup_next_bits_r_cfiUpdate_histPtr_value == 8'h42
       & shouldShiftVec_dup_0_1 & real_br_taken_mask_dup_0_1),
    .out_res                (_ghv_write_datas_65_ppm_out_res)
  );
  PriorityMuxModule_16 ghv_write_datas_66_ppm (
    .s2_new_bit_0_sel       (_ghv_wens_66_T_1 & ~_ghv_wens_66_T_2 & ~_ghv_wens_66_T_3),
    .s2_new_bit_0_src
      (s2_ghist_ptr_dup_0_value == 8'h42 & io_resp_s2_full_pred_0_slot_valids_0
       & _s2_ghv_wdatas_T_58099 & io_resp_s2_full_pred_0_hit
       | s2_ghist_ptr_dup_0_value == 8'h43 & _s2_ghv_wdatas_T_57998
       & ~(_s2_ghv_wdatas_T_58099 & io_resp_s2_full_pred_0_hit) & _s2_ghv_wdatas_T_58106
       & io_resp_s2_full_pred_0_is_br_sharing & io_resp_s2_full_pred_0_hit),
    .s1_new_bit_0_sel
      (_ghv_wens_66_T & ~_ghv_wens_66_T_1 & ~_ghv_wens_66_T_2 & ~_ghv_wens_66_T_3),
    .s1_new_bit_0_src
      (s1_ghist_ptr_dup_0_value == 8'h42 & io_resp_s1_full_pred_0_slot_valids_0
       & (io_resp_s1_full_pred_0_slot_valids_0 & io_resp_s1_full_pred_0_br_taken_mask_0
          & io_resp_s1_full_pred_0_hit | _s1_ghv_wdatas_T_190528
          & io_resp_s1_full_pred_0_br_taken_mask_1 & io_resp_s1_full_pred_0_hit)
       & (_s1_ghv_wdatas_T_190518 & io_resp_s1_full_pred_0_hit | ~_s1_ghv_wdatas_T_190528)
       & io_resp_s1_full_pred_0_hit | s1_ghist_ptr_dup_0_value == 8'h43
       & _s1_ghv_wdatas_T_190528 & ~(_s1_ghv_wdatas_T_190518 & io_resp_s1_full_pred_0_hit)
       & (io_resp_s1_full_pred_0_slot_valids_0 & io_resp_s1_full_pred_0_br_taken_mask_0
          & io_resp_s1_full_pred_0_hit | _s1_ghv_wdatas_T_190528
          & io_resp_s1_full_pred_0_br_taken_mask_1 & io_resp_s1_full_pred_0_hit)
       & ~(_s1_ghv_wdatas_T_190518 & io_resp_s1_full_pred_0_hit)
       & io_resp_s1_full_pred_0_hit),
    .s3_new_bit_0_sel       (_ghv_wens_66_T_2 & ~_ghv_wens_66_T_3),
    .s3_new_bit_0_src
      (s3_ghist_ptr_dup_0_value == 8'h42 & io_resp_s3_full_pred_0_slot_valids_0
       & _s3_ghv_wdatas_T_58099 & io_resp_s3_full_pred_0_hit
       | s3_ghist_ptr_dup_0_value == 8'h43 & _s3_ghv_wdatas_T_57998
       & ~(_s3_ghv_wdatas_T_58099 & io_resp_s3_full_pred_0_hit) & _s3_ghv_wdatas_T_58106
       & io_resp_s3_full_pred_0_is_br_sharing & io_resp_s3_full_pred_0_hit),
    .redirect_new_bit_0_src
      (do_redirect_dup_next_bits_r_cfiUpdate_histPtr_value == 8'h42
       & shouldShiftVec_dup_0_0 & real_br_taken_mask_dup_0_0
       | do_redirect_dup_next_bits_r_cfiUpdate_histPtr_value == 8'h43
       & shouldShiftVec_dup_0_1 & real_br_taken_mask_dup_0_1),
    .out_res                (_ghv_write_datas_66_ppm_out_res)
  );
  PriorityMuxModule_16 ghv_write_datas_67_ppm (
    .s2_new_bit_0_sel       (_ghv_wens_67_T_1 & ~_ghv_wens_67_T_2 & ~_ghv_wens_67_T_3),
    .s2_new_bit_0_src
      (s2_ghist_ptr_dup_0_value == 8'h43 & io_resp_s2_full_pred_0_slot_valids_0
       & _s2_ghv_wdatas_T_58099 & io_resp_s2_full_pred_0_hit
       | s2_ghist_ptr_dup_0_value == 8'h44 & _s2_ghv_wdatas_T_57998
       & ~(_s2_ghv_wdatas_T_58099 & io_resp_s2_full_pred_0_hit) & _s2_ghv_wdatas_T_58106
       & io_resp_s2_full_pred_0_is_br_sharing & io_resp_s2_full_pred_0_hit),
    .s1_new_bit_0_sel
      (_ghv_wens_67_T & ~_ghv_wens_67_T_1 & ~_ghv_wens_67_T_2 & ~_ghv_wens_67_T_3),
    .s1_new_bit_0_src
      (s1_ghist_ptr_dup_0_value == 8'h43 & io_resp_s1_full_pred_0_slot_valids_0
       & (io_resp_s1_full_pred_0_slot_valids_0 & io_resp_s1_full_pred_0_br_taken_mask_0
          & io_resp_s1_full_pred_0_hit | _s1_ghv_wdatas_T_190528
          & io_resp_s1_full_pred_0_br_taken_mask_1 & io_resp_s1_full_pred_0_hit)
       & (_s1_ghv_wdatas_T_190518 & io_resp_s1_full_pred_0_hit | ~_s1_ghv_wdatas_T_190528)
       & io_resp_s1_full_pred_0_hit | s1_ghist_ptr_dup_0_value == 8'h44
       & _s1_ghv_wdatas_T_190528 & ~(_s1_ghv_wdatas_T_190518 & io_resp_s1_full_pred_0_hit)
       & (io_resp_s1_full_pred_0_slot_valids_0 & io_resp_s1_full_pred_0_br_taken_mask_0
          & io_resp_s1_full_pred_0_hit | _s1_ghv_wdatas_T_190528
          & io_resp_s1_full_pred_0_br_taken_mask_1 & io_resp_s1_full_pred_0_hit)
       & ~(_s1_ghv_wdatas_T_190518 & io_resp_s1_full_pred_0_hit)
       & io_resp_s1_full_pred_0_hit),
    .s3_new_bit_0_sel       (_ghv_wens_67_T_2 & ~_ghv_wens_67_T_3),
    .s3_new_bit_0_src
      (s3_ghist_ptr_dup_0_value == 8'h43 & io_resp_s3_full_pred_0_slot_valids_0
       & _s3_ghv_wdatas_T_58099 & io_resp_s3_full_pred_0_hit
       | s3_ghist_ptr_dup_0_value == 8'h44 & _s3_ghv_wdatas_T_57998
       & ~(_s3_ghv_wdatas_T_58099 & io_resp_s3_full_pred_0_hit) & _s3_ghv_wdatas_T_58106
       & io_resp_s3_full_pred_0_is_br_sharing & io_resp_s3_full_pred_0_hit),
    .redirect_new_bit_0_src
      (do_redirect_dup_next_bits_r_cfiUpdate_histPtr_value == 8'h43
       & shouldShiftVec_dup_0_0 & real_br_taken_mask_dup_0_0
       | do_redirect_dup_next_bits_r_cfiUpdate_histPtr_value == 8'h44
       & shouldShiftVec_dup_0_1 & real_br_taken_mask_dup_0_1),
    .out_res                (_ghv_write_datas_67_ppm_out_res)
  );
  PriorityMuxModule_16 ghv_write_datas_68_ppm (
    .s2_new_bit_0_sel       (_ghv_wens_68_T_1 & ~_ghv_wens_68_T_2 & ~_ghv_wens_68_T_3),
    .s2_new_bit_0_src
      (s2_ghist_ptr_dup_0_value == 8'h44 & io_resp_s2_full_pred_0_slot_valids_0
       & _s2_ghv_wdatas_T_58099 & io_resp_s2_full_pred_0_hit
       | s2_ghist_ptr_dup_0_value == 8'h45 & _s2_ghv_wdatas_T_57998
       & ~(_s2_ghv_wdatas_T_58099 & io_resp_s2_full_pred_0_hit) & _s2_ghv_wdatas_T_58106
       & io_resp_s2_full_pred_0_is_br_sharing & io_resp_s2_full_pred_0_hit),
    .s1_new_bit_0_sel
      (_ghv_wens_68_T & ~_ghv_wens_68_T_1 & ~_ghv_wens_68_T_2 & ~_ghv_wens_68_T_3),
    .s1_new_bit_0_src
      (s1_ghist_ptr_dup_0_value == 8'h44 & io_resp_s1_full_pred_0_slot_valids_0
       & (io_resp_s1_full_pred_0_slot_valids_0 & io_resp_s1_full_pred_0_br_taken_mask_0
          & io_resp_s1_full_pred_0_hit | _s1_ghv_wdatas_T_190528
          & io_resp_s1_full_pred_0_br_taken_mask_1 & io_resp_s1_full_pred_0_hit)
       & (_s1_ghv_wdatas_T_190518 & io_resp_s1_full_pred_0_hit | ~_s1_ghv_wdatas_T_190528)
       & io_resp_s1_full_pred_0_hit | s1_ghist_ptr_dup_0_value == 8'h45
       & _s1_ghv_wdatas_T_190528 & ~(_s1_ghv_wdatas_T_190518 & io_resp_s1_full_pred_0_hit)
       & (io_resp_s1_full_pred_0_slot_valids_0 & io_resp_s1_full_pred_0_br_taken_mask_0
          & io_resp_s1_full_pred_0_hit | _s1_ghv_wdatas_T_190528
          & io_resp_s1_full_pred_0_br_taken_mask_1 & io_resp_s1_full_pred_0_hit)
       & ~(_s1_ghv_wdatas_T_190518 & io_resp_s1_full_pred_0_hit)
       & io_resp_s1_full_pred_0_hit),
    .s3_new_bit_0_sel       (_ghv_wens_68_T_2 & ~_ghv_wens_68_T_3),
    .s3_new_bit_0_src
      (s3_ghist_ptr_dup_0_value == 8'h44 & io_resp_s3_full_pred_0_slot_valids_0
       & _s3_ghv_wdatas_T_58099 & io_resp_s3_full_pred_0_hit
       | s3_ghist_ptr_dup_0_value == 8'h45 & _s3_ghv_wdatas_T_57998
       & ~(_s3_ghv_wdatas_T_58099 & io_resp_s3_full_pred_0_hit) & _s3_ghv_wdatas_T_58106
       & io_resp_s3_full_pred_0_is_br_sharing & io_resp_s3_full_pred_0_hit),
    .redirect_new_bit_0_src
      (do_redirect_dup_next_bits_r_cfiUpdate_histPtr_value == 8'h44
       & shouldShiftVec_dup_0_0 & real_br_taken_mask_dup_0_0
       | do_redirect_dup_next_bits_r_cfiUpdate_histPtr_value == 8'h45
       & shouldShiftVec_dup_0_1 & real_br_taken_mask_dup_0_1),
    .out_res                (_ghv_write_datas_68_ppm_out_res)
  );
  PriorityMuxModule_16 ghv_write_datas_69_ppm (
    .s2_new_bit_0_sel       (_ghv_wens_69_T_1 & ~_ghv_wens_69_T_2 & ~_ghv_wens_69_T_3),
    .s2_new_bit_0_src
      (s2_ghist_ptr_dup_0_value == 8'h45 & io_resp_s2_full_pred_0_slot_valids_0
       & _s2_ghv_wdatas_T_58099 & io_resp_s2_full_pred_0_hit
       | s2_ghist_ptr_dup_0_value == 8'h46 & _s2_ghv_wdatas_T_57998
       & ~(_s2_ghv_wdatas_T_58099 & io_resp_s2_full_pred_0_hit) & _s2_ghv_wdatas_T_58106
       & io_resp_s2_full_pred_0_is_br_sharing & io_resp_s2_full_pred_0_hit),
    .s1_new_bit_0_sel
      (_ghv_wens_69_T & ~_ghv_wens_69_T_1 & ~_ghv_wens_69_T_2 & ~_ghv_wens_69_T_3),
    .s1_new_bit_0_src
      (s1_ghist_ptr_dup_0_value == 8'h45 & io_resp_s1_full_pred_0_slot_valids_0
       & (io_resp_s1_full_pred_0_slot_valids_0 & io_resp_s1_full_pred_0_br_taken_mask_0
          & io_resp_s1_full_pred_0_hit | _s1_ghv_wdatas_T_190528
          & io_resp_s1_full_pred_0_br_taken_mask_1 & io_resp_s1_full_pred_0_hit)
       & (_s1_ghv_wdatas_T_190518 & io_resp_s1_full_pred_0_hit | ~_s1_ghv_wdatas_T_190528)
       & io_resp_s1_full_pred_0_hit | s1_ghist_ptr_dup_0_value == 8'h46
       & _s1_ghv_wdatas_T_190528 & ~(_s1_ghv_wdatas_T_190518 & io_resp_s1_full_pred_0_hit)
       & (io_resp_s1_full_pred_0_slot_valids_0 & io_resp_s1_full_pred_0_br_taken_mask_0
          & io_resp_s1_full_pred_0_hit | _s1_ghv_wdatas_T_190528
          & io_resp_s1_full_pred_0_br_taken_mask_1 & io_resp_s1_full_pred_0_hit)
       & ~(_s1_ghv_wdatas_T_190518 & io_resp_s1_full_pred_0_hit)
       & io_resp_s1_full_pred_0_hit),
    .s3_new_bit_0_sel       (_ghv_wens_69_T_2 & ~_ghv_wens_69_T_3),
    .s3_new_bit_0_src
      (s3_ghist_ptr_dup_0_value == 8'h45 & io_resp_s3_full_pred_0_slot_valids_0
       & _s3_ghv_wdatas_T_58099 & io_resp_s3_full_pred_0_hit
       | s3_ghist_ptr_dup_0_value == 8'h46 & _s3_ghv_wdatas_T_57998
       & ~(_s3_ghv_wdatas_T_58099 & io_resp_s3_full_pred_0_hit) & _s3_ghv_wdatas_T_58106
       & io_resp_s3_full_pred_0_is_br_sharing & io_resp_s3_full_pred_0_hit),
    .redirect_new_bit_0_src
      (do_redirect_dup_next_bits_r_cfiUpdate_histPtr_value == 8'h45
       & shouldShiftVec_dup_0_0 & real_br_taken_mask_dup_0_0
       | do_redirect_dup_next_bits_r_cfiUpdate_histPtr_value == 8'h46
       & shouldShiftVec_dup_0_1 & real_br_taken_mask_dup_0_1),
    .out_res                (_ghv_write_datas_69_ppm_out_res)
  );
  PriorityMuxModule_16 ghv_write_datas_70_ppm (
    .s2_new_bit_0_sel       (_ghv_wens_70_T_1 & ~_ghv_wens_70_T_2 & ~_ghv_wens_70_T_3),
    .s2_new_bit_0_src
      (s2_ghist_ptr_dup_0_value == 8'h46 & io_resp_s2_full_pred_0_slot_valids_0
       & _s2_ghv_wdatas_T_58099 & io_resp_s2_full_pred_0_hit
       | s2_ghist_ptr_dup_0_value == 8'h47 & _s2_ghv_wdatas_T_57998
       & ~(_s2_ghv_wdatas_T_58099 & io_resp_s2_full_pred_0_hit) & _s2_ghv_wdatas_T_58106
       & io_resp_s2_full_pred_0_is_br_sharing & io_resp_s2_full_pred_0_hit),
    .s1_new_bit_0_sel
      (_ghv_wens_70_T & ~_ghv_wens_70_T_1 & ~_ghv_wens_70_T_2 & ~_ghv_wens_70_T_3),
    .s1_new_bit_0_src
      (s1_ghist_ptr_dup_0_value == 8'h46 & io_resp_s1_full_pred_0_slot_valids_0
       & (io_resp_s1_full_pred_0_slot_valids_0 & io_resp_s1_full_pred_0_br_taken_mask_0
          & io_resp_s1_full_pred_0_hit | _s1_ghv_wdatas_T_190528
          & io_resp_s1_full_pred_0_br_taken_mask_1 & io_resp_s1_full_pred_0_hit)
       & (_s1_ghv_wdatas_T_190518 & io_resp_s1_full_pred_0_hit | ~_s1_ghv_wdatas_T_190528)
       & io_resp_s1_full_pred_0_hit | s1_ghist_ptr_dup_0_value == 8'h47
       & _s1_ghv_wdatas_T_190528 & ~(_s1_ghv_wdatas_T_190518 & io_resp_s1_full_pred_0_hit)
       & (io_resp_s1_full_pred_0_slot_valids_0 & io_resp_s1_full_pred_0_br_taken_mask_0
          & io_resp_s1_full_pred_0_hit | _s1_ghv_wdatas_T_190528
          & io_resp_s1_full_pred_0_br_taken_mask_1 & io_resp_s1_full_pred_0_hit)
       & ~(_s1_ghv_wdatas_T_190518 & io_resp_s1_full_pred_0_hit)
       & io_resp_s1_full_pred_0_hit),
    .s3_new_bit_0_sel       (_ghv_wens_70_T_2 & ~_ghv_wens_70_T_3),
    .s3_new_bit_0_src
      (s3_ghist_ptr_dup_0_value == 8'h46 & io_resp_s3_full_pred_0_slot_valids_0
       & _s3_ghv_wdatas_T_58099 & io_resp_s3_full_pred_0_hit
       | s3_ghist_ptr_dup_0_value == 8'h47 & _s3_ghv_wdatas_T_57998
       & ~(_s3_ghv_wdatas_T_58099 & io_resp_s3_full_pred_0_hit) & _s3_ghv_wdatas_T_58106
       & io_resp_s3_full_pred_0_is_br_sharing & io_resp_s3_full_pred_0_hit),
    .redirect_new_bit_0_src
      (do_redirect_dup_next_bits_r_cfiUpdate_histPtr_value == 8'h46
       & shouldShiftVec_dup_0_0 & real_br_taken_mask_dup_0_0
       | do_redirect_dup_next_bits_r_cfiUpdate_histPtr_value == 8'h47
       & shouldShiftVec_dup_0_1 & real_br_taken_mask_dup_0_1),
    .out_res                (_ghv_write_datas_70_ppm_out_res)
  );
  PriorityMuxModule_16 ghv_write_datas_71_ppm (
    .s2_new_bit_0_sel       (_ghv_wens_71_T_1 & ~_ghv_wens_71_T_2 & ~_ghv_wens_71_T_3),
    .s2_new_bit_0_src
      (s2_ghist_ptr_dup_0_value == 8'h47 & io_resp_s2_full_pred_0_slot_valids_0
       & _s2_ghv_wdatas_T_58099 & io_resp_s2_full_pred_0_hit
       | s2_ghist_ptr_dup_0_value == 8'h48 & _s2_ghv_wdatas_T_57998
       & ~(_s2_ghv_wdatas_T_58099 & io_resp_s2_full_pred_0_hit) & _s2_ghv_wdatas_T_58106
       & io_resp_s2_full_pred_0_is_br_sharing & io_resp_s2_full_pred_0_hit),
    .s1_new_bit_0_sel
      (_ghv_wens_71_T & ~_ghv_wens_71_T_1 & ~_ghv_wens_71_T_2 & ~_ghv_wens_71_T_3),
    .s1_new_bit_0_src
      (s1_ghist_ptr_dup_0_value == 8'h47 & io_resp_s1_full_pred_0_slot_valids_0
       & (io_resp_s1_full_pred_0_slot_valids_0 & io_resp_s1_full_pred_0_br_taken_mask_0
          & io_resp_s1_full_pred_0_hit | _s1_ghv_wdatas_T_190528
          & io_resp_s1_full_pred_0_br_taken_mask_1 & io_resp_s1_full_pred_0_hit)
       & (_s1_ghv_wdatas_T_190518 & io_resp_s1_full_pred_0_hit | ~_s1_ghv_wdatas_T_190528)
       & io_resp_s1_full_pred_0_hit | s1_ghist_ptr_dup_0_value == 8'h48
       & _s1_ghv_wdatas_T_190528 & ~(_s1_ghv_wdatas_T_190518 & io_resp_s1_full_pred_0_hit)
       & (io_resp_s1_full_pred_0_slot_valids_0 & io_resp_s1_full_pred_0_br_taken_mask_0
          & io_resp_s1_full_pred_0_hit | _s1_ghv_wdatas_T_190528
          & io_resp_s1_full_pred_0_br_taken_mask_1 & io_resp_s1_full_pred_0_hit)
       & ~(_s1_ghv_wdatas_T_190518 & io_resp_s1_full_pred_0_hit)
       & io_resp_s1_full_pred_0_hit),
    .s3_new_bit_0_sel       (_ghv_wens_71_T_2 & ~_ghv_wens_71_T_3),
    .s3_new_bit_0_src
      (s3_ghist_ptr_dup_0_value == 8'h47 & io_resp_s3_full_pred_0_slot_valids_0
       & _s3_ghv_wdatas_T_58099 & io_resp_s3_full_pred_0_hit
       | s3_ghist_ptr_dup_0_value == 8'h48 & _s3_ghv_wdatas_T_57998
       & ~(_s3_ghv_wdatas_T_58099 & io_resp_s3_full_pred_0_hit) & _s3_ghv_wdatas_T_58106
       & io_resp_s3_full_pred_0_is_br_sharing & io_resp_s3_full_pred_0_hit),
    .redirect_new_bit_0_src
      (do_redirect_dup_next_bits_r_cfiUpdate_histPtr_value == 8'h47
       & shouldShiftVec_dup_0_0 & real_br_taken_mask_dup_0_0
       | do_redirect_dup_next_bits_r_cfiUpdate_histPtr_value == 8'h48
       & shouldShiftVec_dup_0_1 & real_br_taken_mask_dup_0_1),
    .out_res                (_ghv_write_datas_71_ppm_out_res)
  );
  PriorityMuxModule_16 ghv_write_datas_72_ppm (
    .s2_new_bit_0_sel       (_ghv_wens_72_T_1 & ~_ghv_wens_72_T_2 & ~_ghv_wens_72_T_3),
    .s2_new_bit_0_src
      (s2_ghist_ptr_dup_0_value == 8'h48 & io_resp_s2_full_pred_0_slot_valids_0
       & _s2_ghv_wdatas_T_58099 & io_resp_s2_full_pred_0_hit
       | s2_ghist_ptr_dup_0_value == 8'h49 & _s2_ghv_wdatas_T_57998
       & ~(_s2_ghv_wdatas_T_58099 & io_resp_s2_full_pred_0_hit) & _s2_ghv_wdatas_T_58106
       & io_resp_s2_full_pred_0_is_br_sharing & io_resp_s2_full_pred_0_hit),
    .s1_new_bit_0_sel
      (_ghv_wens_72_T & ~_ghv_wens_72_T_1 & ~_ghv_wens_72_T_2 & ~_ghv_wens_72_T_3),
    .s1_new_bit_0_src
      (s1_ghist_ptr_dup_0_value == 8'h48 & io_resp_s1_full_pred_0_slot_valids_0
       & (io_resp_s1_full_pred_0_slot_valids_0 & io_resp_s1_full_pred_0_br_taken_mask_0
          & io_resp_s1_full_pred_0_hit | _s1_ghv_wdatas_T_190528
          & io_resp_s1_full_pred_0_br_taken_mask_1 & io_resp_s1_full_pred_0_hit)
       & (_s1_ghv_wdatas_T_190518 & io_resp_s1_full_pred_0_hit | ~_s1_ghv_wdatas_T_190528)
       & io_resp_s1_full_pred_0_hit | s1_ghist_ptr_dup_0_value == 8'h49
       & _s1_ghv_wdatas_T_190528 & ~(_s1_ghv_wdatas_T_190518 & io_resp_s1_full_pred_0_hit)
       & (io_resp_s1_full_pred_0_slot_valids_0 & io_resp_s1_full_pred_0_br_taken_mask_0
          & io_resp_s1_full_pred_0_hit | _s1_ghv_wdatas_T_190528
          & io_resp_s1_full_pred_0_br_taken_mask_1 & io_resp_s1_full_pred_0_hit)
       & ~(_s1_ghv_wdatas_T_190518 & io_resp_s1_full_pred_0_hit)
       & io_resp_s1_full_pred_0_hit),
    .s3_new_bit_0_sel       (_ghv_wens_72_T_2 & ~_ghv_wens_72_T_3),
    .s3_new_bit_0_src
      (s3_ghist_ptr_dup_0_value == 8'h48 & io_resp_s3_full_pred_0_slot_valids_0
       & _s3_ghv_wdatas_T_58099 & io_resp_s3_full_pred_0_hit
       | s3_ghist_ptr_dup_0_value == 8'h49 & _s3_ghv_wdatas_T_57998
       & ~(_s3_ghv_wdatas_T_58099 & io_resp_s3_full_pred_0_hit) & _s3_ghv_wdatas_T_58106
       & io_resp_s3_full_pred_0_is_br_sharing & io_resp_s3_full_pred_0_hit),
    .redirect_new_bit_0_src
      (do_redirect_dup_next_bits_r_cfiUpdate_histPtr_value == 8'h48
       & shouldShiftVec_dup_0_0 & real_br_taken_mask_dup_0_0
       | do_redirect_dup_next_bits_r_cfiUpdate_histPtr_value == 8'h49
       & shouldShiftVec_dup_0_1 & real_br_taken_mask_dup_0_1),
    .out_res                (_ghv_write_datas_72_ppm_out_res)
  );
  PriorityMuxModule_16 ghv_write_datas_73_ppm (
    .s2_new_bit_0_sel       (_ghv_wens_73_T_1 & ~_ghv_wens_73_T_2 & ~_ghv_wens_73_T_3),
    .s2_new_bit_0_src
      (s2_ghist_ptr_dup_0_value == 8'h49 & io_resp_s2_full_pred_0_slot_valids_0
       & _s2_ghv_wdatas_T_58099 & io_resp_s2_full_pred_0_hit
       | s2_ghist_ptr_dup_0_value == 8'h4A & _s2_ghv_wdatas_T_57998
       & ~(_s2_ghv_wdatas_T_58099 & io_resp_s2_full_pred_0_hit) & _s2_ghv_wdatas_T_58106
       & io_resp_s2_full_pred_0_is_br_sharing & io_resp_s2_full_pred_0_hit),
    .s1_new_bit_0_sel
      (_ghv_wens_73_T & ~_ghv_wens_73_T_1 & ~_ghv_wens_73_T_2 & ~_ghv_wens_73_T_3),
    .s1_new_bit_0_src
      (s1_ghist_ptr_dup_0_value == 8'h49 & io_resp_s1_full_pred_0_slot_valids_0
       & (io_resp_s1_full_pred_0_slot_valids_0 & io_resp_s1_full_pred_0_br_taken_mask_0
          & io_resp_s1_full_pred_0_hit | _s1_ghv_wdatas_T_190528
          & io_resp_s1_full_pred_0_br_taken_mask_1 & io_resp_s1_full_pred_0_hit)
       & (_s1_ghv_wdatas_T_190518 & io_resp_s1_full_pred_0_hit | ~_s1_ghv_wdatas_T_190528)
       & io_resp_s1_full_pred_0_hit | s1_ghist_ptr_dup_0_value == 8'h4A
       & _s1_ghv_wdatas_T_190528 & ~(_s1_ghv_wdatas_T_190518 & io_resp_s1_full_pred_0_hit)
       & (io_resp_s1_full_pred_0_slot_valids_0 & io_resp_s1_full_pred_0_br_taken_mask_0
          & io_resp_s1_full_pred_0_hit | _s1_ghv_wdatas_T_190528
          & io_resp_s1_full_pred_0_br_taken_mask_1 & io_resp_s1_full_pred_0_hit)
       & ~(_s1_ghv_wdatas_T_190518 & io_resp_s1_full_pred_0_hit)
       & io_resp_s1_full_pred_0_hit),
    .s3_new_bit_0_sel       (_ghv_wens_73_T_2 & ~_ghv_wens_73_T_3),
    .s3_new_bit_0_src
      (s3_ghist_ptr_dup_0_value == 8'h49 & io_resp_s3_full_pred_0_slot_valids_0
       & _s3_ghv_wdatas_T_58099 & io_resp_s3_full_pred_0_hit
       | s3_ghist_ptr_dup_0_value == 8'h4A & _s3_ghv_wdatas_T_57998
       & ~(_s3_ghv_wdatas_T_58099 & io_resp_s3_full_pred_0_hit) & _s3_ghv_wdatas_T_58106
       & io_resp_s3_full_pred_0_is_br_sharing & io_resp_s3_full_pred_0_hit),
    .redirect_new_bit_0_src
      (do_redirect_dup_next_bits_r_cfiUpdate_histPtr_value == 8'h49
       & shouldShiftVec_dup_0_0 & real_br_taken_mask_dup_0_0
       | do_redirect_dup_next_bits_r_cfiUpdate_histPtr_value == 8'h4A
       & shouldShiftVec_dup_0_1 & real_br_taken_mask_dup_0_1),
    .out_res                (_ghv_write_datas_73_ppm_out_res)
  );
  PriorityMuxModule_16 ghv_write_datas_74_ppm (
    .s2_new_bit_0_sel       (_ghv_wens_74_T_1 & ~_ghv_wens_74_T_2 & ~_ghv_wens_74_T_3),
    .s2_new_bit_0_src
      (s2_ghist_ptr_dup_0_value == 8'h4A & io_resp_s2_full_pred_0_slot_valids_0
       & _s2_ghv_wdatas_T_58099 & io_resp_s2_full_pred_0_hit
       | s2_ghist_ptr_dup_0_value == 8'h4B & _s2_ghv_wdatas_T_57998
       & ~(_s2_ghv_wdatas_T_58099 & io_resp_s2_full_pred_0_hit) & _s2_ghv_wdatas_T_58106
       & io_resp_s2_full_pred_0_is_br_sharing & io_resp_s2_full_pred_0_hit),
    .s1_new_bit_0_sel
      (_ghv_wens_74_T & ~_ghv_wens_74_T_1 & ~_ghv_wens_74_T_2 & ~_ghv_wens_74_T_3),
    .s1_new_bit_0_src
      (s1_ghist_ptr_dup_0_value == 8'h4A & io_resp_s1_full_pred_0_slot_valids_0
       & (io_resp_s1_full_pred_0_slot_valids_0 & io_resp_s1_full_pred_0_br_taken_mask_0
          & io_resp_s1_full_pred_0_hit | _s1_ghv_wdatas_T_190528
          & io_resp_s1_full_pred_0_br_taken_mask_1 & io_resp_s1_full_pred_0_hit)
       & (_s1_ghv_wdatas_T_190518 & io_resp_s1_full_pred_0_hit | ~_s1_ghv_wdatas_T_190528)
       & io_resp_s1_full_pred_0_hit | s1_ghist_ptr_dup_0_value == 8'h4B
       & _s1_ghv_wdatas_T_190528 & ~(_s1_ghv_wdatas_T_190518 & io_resp_s1_full_pred_0_hit)
       & (io_resp_s1_full_pred_0_slot_valids_0 & io_resp_s1_full_pred_0_br_taken_mask_0
          & io_resp_s1_full_pred_0_hit | _s1_ghv_wdatas_T_190528
          & io_resp_s1_full_pred_0_br_taken_mask_1 & io_resp_s1_full_pred_0_hit)
       & ~(_s1_ghv_wdatas_T_190518 & io_resp_s1_full_pred_0_hit)
       & io_resp_s1_full_pred_0_hit),
    .s3_new_bit_0_sel       (_ghv_wens_74_T_2 & ~_ghv_wens_74_T_3),
    .s3_new_bit_0_src
      (s3_ghist_ptr_dup_0_value == 8'h4A & io_resp_s3_full_pred_0_slot_valids_0
       & _s3_ghv_wdatas_T_58099 & io_resp_s3_full_pred_0_hit
       | s3_ghist_ptr_dup_0_value == 8'h4B & _s3_ghv_wdatas_T_57998
       & ~(_s3_ghv_wdatas_T_58099 & io_resp_s3_full_pred_0_hit) & _s3_ghv_wdatas_T_58106
       & io_resp_s3_full_pred_0_is_br_sharing & io_resp_s3_full_pred_0_hit),
    .redirect_new_bit_0_src
      (do_redirect_dup_next_bits_r_cfiUpdate_histPtr_value == 8'h4A
       & shouldShiftVec_dup_0_0 & real_br_taken_mask_dup_0_0
       | do_redirect_dup_next_bits_r_cfiUpdate_histPtr_value == 8'h4B
       & shouldShiftVec_dup_0_1 & real_br_taken_mask_dup_0_1),
    .out_res                (_ghv_write_datas_74_ppm_out_res)
  );
  PriorityMuxModule_16 ghv_write_datas_75_ppm (
    .s2_new_bit_0_sel       (_ghv_wens_75_T_1 & ~_ghv_wens_75_T_2 & ~_ghv_wens_75_T_3),
    .s2_new_bit_0_src
      (s2_ghist_ptr_dup_0_value == 8'h4B & io_resp_s2_full_pred_0_slot_valids_0
       & _s2_ghv_wdatas_T_58099 & io_resp_s2_full_pred_0_hit
       | s2_ghist_ptr_dup_0_value == 8'h4C & _s2_ghv_wdatas_T_57998
       & ~(_s2_ghv_wdatas_T_58099 & io_resp_s2_full_pred_0_hit) & _s2_ghv_wdatas_T_58106
       & io_resp_s2_full_pred_0_is_br_sharing & io_resp_s2_full_pred_0_hit),
    .s1_new_bit_0_sel
      (_ghv_wens_75_T & ~_ghv_wens_75_T_1 & ~_ghv_wens_75_T_2 & ~_ghv_wens_75_T_3),
    .s1_new_bit_0_src
      (s1_ghist_ptr_dup_0_value == 8'h4B & io_resp_s1_full_pred_0_slot_valids_0
       & (io_resp_s1_full_pred_0_slot_valids_0 & io_resp_s1_full_pred_0_br_taken_mask_0
          & io_resp_s1_full_pred_0_hit | _s1_ghv_wdatas_T_190528
          & io_resp_s1_full_pred_0_br_taken_mask_1 & io_resp_s1_full_pred_0_hit)
       & (_s1_ghv_wdatas_T_190518 & io_resp_s1_full_pred_0_hit | ~_s1_ghv_wdatas_T_190528)
       & io_resp_s1_full_pred_0_hit | s1_ghist_ptr_dup_0_value == 8'h4C
       & _s1_ghv_wdatas_T_190528 & ~(_s1_ghv_wdatas_T_190518 & io_resp_s1_full_pred_0_hit)
       & (io_resp_s1_full_pred_0_slot_valids_0 & io_resp_s1_full_pred_0_br_taken_mask_0
          & io_resp_s1_full_pred_0_hit | _s1_ghv_wdatas_T_190528
          & io_resp_s1_full_pred_0_br_taken_mask_1 & io_resp_s1_full_pred_0_hit)
       & ~(_s1_ghv_wdatas_T_190518 & io_resp_s1_full_pred_0_hit)
       & io_resp_s1_full_pred_0_hit),
    .s3_new_bit_0_sel       (_ghv_wens_75_T_2 & ~_ghv_wens_75_T_3),
    .s3_new_bit_0_src
      (s3_ghist_ptr_dup_0_value == 8'h4B & io_resp_s3_full_pred_0_slot_valids_0
       & _s3_ghv_wdatas_T_58099 & io_resp_s3_full_pred_0_hit
       | s3_ghist_ptr_dup_0_value == 8'h4C & _s3_ghv_wdatas_T_57998
       & ~(_s3_ghv_wdatas_T_58099 & io_resp_s3_full_pred_0_hit) & _s3_ghv_wdatas_T_58106
       & io_resp_s3_full_pred_0_is_br_sharing & io_resp_s3_full_pred_0_hit),
    .redirect_new_bit_0_src
      (do_redirect_dup_next_bits_r_cfiUpdate_histPtr_value == 8'h4B
       & shouldShiftVec_dup_0_0 & real_br_taken_mask_dup_0_0
       | do_redirect_dup_next_bits_r_cfiUpdate_histPtr_value == 8'h4C
       & shouldShiftVec_dup_0_1 & real_br_taken_mask_dup_0_1),
    .out_res                (_ghv_write_datas_75_ppm_out_res)
  );
  PriorityMuxModule_16 ghv_write_datas_76_ppm (
    .s2_new_bit_0_sel       (_ghv_wens_76_T_1 & ~_ghv_wens_76_T_2 & ~_ghv_wens_76_T_3),
    .s2_new_bit_0_src
      (s2_ghist_ptr_dup_0_value == 8'h4C & io_resp_s2_full_pred_0_slot_valids_0
       & _s2_ghv_wdatas_T_58099 & io_resp_s2_full_pred_0_hit
       | s2_ghist_ptr_dup_0_value == 8'h4D & _s2_ghv_wdatas_T_57998
       & ~(_s2_ghv_wdatas_T_58099 & io_resp_s2_full_pred_0_hit) & _s2_ghv_wdatas_T_58106
       & io_resp_s2_full_pred_0_is_br_sharing & io_resp_s2_full_pred_0_hit),
    .s1_new_bit_0_sel
      (_ghv_wens_76_T & ~_ghv_wens_76_T_1 & ~_ghv_wens_76_T_2 & ~_ghv_wens_76_T_3),
    .s1_new_bit_0_src
      (s1_ghist_ptr_dup_0_value == 8'h4C & io_resp_s1_full_pred_0_slot_valids_0
       & (io_resp_s1_full_pred_0_slot_valids_0 & io_resp_s1_full_pred_0_br_taken_mask_0
          & io_resp_s1_full_pred_0_hit | _s1_ghv_wdatas_T_190528
          & io_resp_s1_full_pred_0_br_taken_mask_1 & io_resp_s1_full_pred_0_hit)
       & (_s1_ghv_wdatas_T_190518 & io_resp_s1_full_pred_0_hit | ~_s1_ghv_wdatas_T_190528)
       & io_resp_s1_full_pred_0_hit | s1_ghist_ptr_dup_0_value == 8'h4D
       & _s1_ghv_wdatas_T_190528 & ~(_s1_ghv_wdatas_T_190518 & io_resp_s1_full_pred_0_hit)
       & (io_resp_s1_full_pred_0_slot_valids_0 & io_resp_s1_full_pred_0_br_taken_mask_0
          & io_resp_s1_full_pred_0_hit | _s1_ghv_wdatas_T_190528
          & io_resp_s1_full_pred_0_br_taken_mask_1 & io_resp_s1_full_pred_0_hit)
       & ~(_s1_ghv_wdatas_T_190518 & io_resp_s1_full_pred_0_hit)
       & io_resp_s1_full_pred_0_hit),
    .s3_new_bit_0_sel       (_ghv_wens_76_T_2 & ~_ghv_wens_76_T_3),
    .s3_new_bit_0_src
      (s3_ghist_ptr_dup_0_value == 8'h4C & io_resp_s3_full_pred_0_slot_valids_0
       & _s3_ghv_wdatas_T_58099 & io_resp_s3_full_pred_0_hit
       | s3_ghist_ptr_dup_0_value == 8'h4D & _s3_ghv_wdatas_T_57998
       & ~(_s3_ghv_wdatas_T_58099 & io_resp_s3_full_pred_0_hit) & _s3_ghv_wdatas_T_58106
       & io_resp_s3_full_pred_0_is_br_sharing & io_resp_s3_full_pred_0_hit),
    .redirect_new_bit_0_src
      (do_redirect_dup_next_bits_r_cfiUpdate_histPtr_value == 8'h4C
       & shouldShiftVec_dup_0_0 & real_br_taken_mask_dup_0_0
       | do_redirect_dup_next_bits_r_cfiUpdate_histPtr_value == 8'h4D
       & shouldShiftVec_dup_0_1 & real_br_taken_mask_dup_0_1),
    .out_res                (_ghv_write_datas_76_ppm_out_res)
  );
  PriorityMuxModule_16 ghv_write_datas_77_ppm (
    .s2_new_bit_0_sel       (_ghv_wens_77_T_1 & ~_ghv_wens_77_T_2 & ~_ghv_wens_77_T_3),
    .s2_new_bit_0_src
      (s2_ghist_ptr_dup_0_value == 8'h4D & io_resp_s2_full_pred_0_slot_valids_0
       & _s2_ghv_wdatas_T_58099 & io_resp_s2_full_pred_0_hit
       | s2_ghist_ptr_dup_0_value == 8'h4E & _s2_ghv_wdatas_T_57998
       & ~(_s2_ghv_wdatas_T_58099 & io_resp_s2_full_pred_0_hit) & _s2_ghv_wdatas_T_58106
       & io_resp_s2_full_pred_0_is_br_sharing & io_resp_s2_full_pred_0_hit),
    .s1_new_bit_0_sel
      (_ghv_wens_77_T & ~_ghv_wens_77_T_1 & ~_ghv_wens_77_T_2 & ~_ghv_wens_77_T_3),
    .s1_new_bit_0_src
      (s1_ghist_ptr_dup_0_value == 8'h4D & io_resp_s1_full_pred_0_slot_valids_0
       & (io_resp_s1_full_pred_0_slot_valids_0 & io_resp_s1_full_pred_0_br_taken_mask_0
          & io_resp_s1_full_pred_0_hit | _s1_ghv_wdatas_T_190528
          & io_resp_s1_full_pred_0_br_taken_mask_1 & io_resp_s1_full_pred_0_hit)
       & (_s1_ghv_wdatas_T_190518 & io_resp_s1_full_pred_0_hit | ~_s1_ghv_wdatas_T_190528)
       & io_resp_s1_full_pred_0_hit | s1_ghist_ptr_dup_0_value == 8'h4E
       & _s1_ghv_wdatas_T_190528 & ~(_s1_ghv_wdatas_T_190518 & io_resp_s1_full_pred_0_hit)
       & (io_resp_s1_full_pred_0_slot_valids_0 & io_resp_s1_full_pred_0_br_taken_mask_0
          & io_resp_s1_full_pred_0_hit | _s1_ghv_wdatas_T_190528
          & io_resp_s1_full_pred_0_br_taken_mask_1 & io_resp_s1_full_pred_0_hit)
       & ~(_s1_ghv_wdatas_T_190518 & io_resp_s1_full_pred_0_hit)
       & io_resp_s1_full_pred_0_hit),
    .s3_new_bit_0_sel       (_ghv_wens_77_T_2 & ~_ghv_wens_77_T_3),
    .s3_new_bit_0_src
      (s3_ghist_ptr_dup_0_value == 8'h4D & io_resp_s3_full_pred_0_slot_valids_0
       & _s3_ghv_wdatas_T_58099 & io_resp_s3_full_pred_0_hit
       | s3_ghist_ptr_dup_0_value == 8'h4E & _s3_ghv_wdatas_T_57998
       & ~(_s3_ghv_wdatas_T_58099 & io_resp_s3_full_pred_0_hit) & _s3_ghv_wdatas_T_58106
       & io_resp_s3_full_pred_0_is_br_sharing & io_resp_s3_full_pred_0_hit),
    .redirect_new_bit_0_src
      (do_redirect_dup_next_bits_r_cfiUpdate_histPtr_value == 8'h4D
       & shouldShiftVec_dup_0_0 & real_br_taken_mask_dup_0_0
       | do_redirect_dup_next_bits_r_cfiUpdate_histPtr_value == 8'h4E
       & shouldShiftVec_dup_0_1 & real_br_taken_mask_dup_0_1),
    .out_res                (_ghv_write_datas_77_ppm_out_res)
  );
  PriorityMuxModule_16 ghv_write_datas_78_ppm (
    .s2_new_bit_0_sel       (_ghv_wens_78_T_1 & ~_ghv_wens_78_T_2 & ~_ghv_wens_78_T_3),
    .s2_new_bit_0_src
      (s2_ghist_ptr_dup_0_value == 8'h4E & io_resp_s2_full_pred_0_slot_valids_0
       & _s2_ghv_wdatas_T_58099 & io_resp_s2_full_pred_0_hit
       | s2_ghist_ptr_dup_0_value == 8'h4F & _s2_ghv_wdatas_T_57998
       & ~(_s2_ghv_wdatas_T_58099 & io_resp_s2_full_pred_0_hit) & _s2_ghv_wdatas_T_58106
       & io_resp_s2_full_pred_0_is_br_sharing & io_resp_s2_full_pred_0_hit),
    .s1_new_bit_0_sel
      (_ghv_wens_78_T & ~_ghv_wens_78_T_1 & ~_ghv_wens_78_T_2 & ~_ghv_wens_78_T_3),
    .s1_new_bit_0_src
      (s1_ghist_ptr_dup_0_value == 8'h4E & io_resp_s1_full_pred_0_slot_valids_0
       & (io_resp_s1_full_pred_0_slot_valids_0 & io_resp_s1_full_pred_0_br_taken_mask_0
          & io_resp_s1_full_pred_0_hit | _s1_ghv_wdatas_T_190528
          & io_resp_s1_full_pred_0_br_taken_mask_1 & io_resp_s1_full_pred_0_hit)
       & (_s1_ghv_wdatas_T_190518 & io_resp_s1_full_pred_0_hit | ~_s1_ghv_wdatas_T_190528)
       & io_resp_s1_full_pred_0_hit | s1_ghist_ptr_dup_0_value == 8'h4F
       & _s1_ghv_wdatas_T_190528 & ~(_s1_ghv_wdatas_T_190518 & io_resp_s1_full_pred_0_hit)
       & (io_resp_s1_full_pred_0_slot_valids_0 & io_resp_s1_full_pred_0_br_taken_mask_0
          & io_resp_s1_full_pred_0_hit | _s1_ghv_wdatas_T_190528
          & io_resp_s1_full_pred_0_br_taken_mask_1 & io_resp_s1_full_pred_0_hit)
       & ~(_s1_ghv_wdatas_T_190518 & io_resp_s1_full_pred_0_hit)
       & io_resp_s1_full_pred_0_hit),
    .s3_new_bit_0_sel       (_ghv_wens_78_T_2 & ~_ghv_wens_78_T_3),
    .s3_new_bit_0_src
      (s3_ghist_ptr_dup_0_value == 8'h4E & io_resp_s3_full_pred_0_slot_valids_0
       & _s3_ghv_wdatas_T_58099 & io_resp_s3_full_pred_0_hit
       | s3_ghist_ptr_dup_0_value == 8'h4F & _s3_ghv_wdatas_T_57998
       & ~(_s3_ghv_wdatas_T_58099 & io_resp_s3_full_pred_0_hit) & _s3_ghv_wdatas_T_58106
       & io_resp_s3_full_pred_0_is_br_sharing & io_resp_s3_full_pred_0_hit),
    .redirect_new_bit_0_src
      (do_redirect_dup_next_bits_r_cfiUpdate_histPtr_value == 8'h4E
       & shouldShiftVec_dup_0_0 & real_br_taken_mask_dup_0_0
       | do_redirect_dup_next_bits_r_cfiUpdate_histPtr_value == 8'h4F
       & shouldShiftVec_dup_0_1 & real_br_taken_mask_dup_0_1),
    .out_res                (_ghv_write_datas_78_ppm_out_res)
  );
  PriorityMuxModule_16 ghv_write_datas_79_ppm (
    .s2_new_bit_0_sel       (_ghv_wens_79_T_1 & ~_ghv_wens_79_T_2 & ~_ghv_wens_79_T_3),
    .s2_new_bit_0_src
      (s2_ghist_ptr_dup_0_value == 8'h4F & io_resp_s2_full_pred_0_slot_valids_0
       & _s2_ghv_wdatas_T_58099 & io_resp_s2_full_pred_0_hit
       | s2_ghist_ptr_dup_0_value == 8'h50 & _s2_ghv_wdatas_T_57998
       & ~(_s2_ghv_wdatas_T_58099 & io_resp_s2_full_pred_0_hit) & _s2_ghv_wdatas_T_58106
       & io_resp_s2_full_pred_0_is_br_sharing & io_resp_s2_full_pred_0_hit),
    .s1_new_bit_0_sel
      (_ghv_wens_79_T & ~_ghv_wens_79_T_1 & ~_ghv_wens_79_T_2 & ~_ghv_wens_79_T_3),
    .s1_new_bit_0_src
      (s1_ghist_ptr_dup_0_value == 8'h4F & io_resp_s1_full_pred_0_slot_valids_0
       & (io_resp_s1_full_pred_0_slot_valids_0 & io_resp_s1_full_pred_0_br_taken_mask_0
          & io_resp_s1_full_pred_0_hit | _s1_ghv_wdatas_T_190528
          & io_resp_s1_full_pred_0_br_taken_mask_1 & io_resp_s1_full_pred_0_hit)
       & (_s1_ghv_wdatas_T_190518 & io_resp_s1_full_pred_0_hit | ~_s1_ghv_wdatas_T_190528)
       & io_resp_s1_full_pred_0_hit | s1_ghist_ptr_dup_0_value == 8'h50
       & _s1_ghv_wdatas_T_190528 & ~(_s1_ghv_wdatas_T_190518 & io_resp_s1_full_pred_0_hit)
       & (io_resp_s1_full_pred_0_slot_valids_0 & io_resp_s1_full_pred_0_br_taken_mask_0
          & io_resp_s1_full_pred_0_hit | _s1_ghv_wdatas_T_190528
          & io_resp_s1_full_pred_0_br_taken_mask_1 & io_resp_s1_full_pred_0_hit)
       & ~(_s1_ghv_wdatas_T_190518 & io_resp_s1_full_pred_0_hit)
       & io_resp_s1_full_pred_0_hit),
    .s3_new_bit_0_sel       (_ghv_wens_79_T_2 & ~_ghv_wens_79_T_3),
    .s3_new_bit_0_src
      (s3_ghist_ptr_dup_0_value == 8'h4F & io_resp_s3_full_pred_0_slot_valids_0
       & _s3_ghv_wdatas_T_58099 & io_resp_s3_full_pred_0_hit
       | s3_ghist_ptr_dup_0_value == 8'h50 & _s3_ghv_wdatas_T_57998
       & ~(_s3_ghv_wdatas_T_58099 & io_resp_s3_full_pred_0_hit) & _s3_ghv_wdatas_T_58106
       & io_resp_s3_full_pred_0_is_br_sharing & io_resp_s3_full_pred_0_hit),
    .redirect_new_bit_0_src
      (do_redirect_dup_next_bits_r_cfiUpdate_histPtr_value == 8'h4F
       & shouldShiftVec_dup_0_0 & real_br_taken_mask_dup_0_0
       | do_redirect_dup_next_bits_r_cfiUpdate_histPtr_value == 8'h50
       & shouldShiftVec_dup_0_1 & real_br_taken_mask_dup_0_1),
    .out_res                (_ghv_write_datas_79_ppm_out_res)
  );
  PriorityMuxModule_16 ghv_write_datas_80_ppm (
    .s2_new_bit_0_sel       (_ghv_wens_80_T_1 & ~_ghv_wens_80_T_2 & ~_ghv_wens_80_T_3),
    .s2_new_bit_0_src
      (s2_ghist_ptr_dup_0_value == 8'h50 & io_resp_s2_full_pred_0_slot_valids_0
       & _s2_ghv_wdatas_T_58099 & io_resp_s2_full_pred_0_hit
       | s2_ghist_ptr_dup_0_value == 8'h51 & _s2_ghv_wdatas_T_57998
       & ~(_s2_ghv_wdatas_T_58099 & io_resp_s2_full_pred_0_hit) & _s2_ghv_wdatas_T_58106
       & io_resp_s2_full_pred_0_is_br_sharing & io_resp_s2_full_pred_0_hit),
    .s1_new_bit_0_sel
      (_ghv_wens_80_T & ~_ghv_wens_80_T_1 & ~_ghv_wens_80_T_2 & ~_ghv_wens_80_T_3),
    .s1_new_bit_0_src
      (s1_ghist_ptr_dup_0_value == 8'h50 & io_resp_s1_full_pred_0_slot_valids_0
       & (io_resp_s1_full_pred_0_slot_valids_0 & io_resp_s1_full_pred_0_br_taken_mask_0
          & io_resp_s1_full_pred_0_hit | _s1_ghv_wdatas_T_190528
          & io_resp_s1_full_pred_0_br_taken_mask_1 & io_resp_s1_full_pred_0_hit)
       & (_s1_ghv_wdatas_T_190518 & io_resp_s1_full_pred_0_hit | ~_s1_ghv_wdatas_T_190528)
       & io_resp_s1_full_pred_0_hit | s1_ghist_ptr_dup_0_value == 8'h51
       & _s1_ghv_wdatas_T_190528 & ~(_s1_ghv_wdatas_T_190518 & io_resp_s1_full_pred_0_hit)
       & (io_resp_s1_full_pred_0_slot_valids_0 & io_resp_s1_full_pred_0_br_taken_mask_0
          & io_resp_s1_full_pred_0_hit | _s1_ghv_wdatas_T_190528
          & io_resp_s1_full_pred_0_br_taken_mask_1 & io_resp_s1_full_pred_0_hit)
       & ~(_s1_ghv_wdatas_T_190518 & io_resp_s1_full_pred_0_hit)
       & io_resp_s1_full_pred_0_hit),
    .s3_new_bit_0_sel       (_ghv_wens_80_T_2 & ~_ghv_wens_80_T_3),
    .s3_new_bit_0_src
      (s3_ghist_ptr_dup_0_value == 8'h50 & io_resp_s3_full_pred_0_slot_valids_0
       & _s3_ghv_wdatas_T_58099 & io_resp_s3_full_pred_0_hit
       | s3_ghist_ptr_dup_0_value == 8'h51 & _s3_ghv_wdatas_T_57998
       & ~(_s3_ghv_wdatas_T_58099 & io_resp_s3_full_pred_0_hit) & _s3_ghv_wdatas_T_58106
       & io_resp_s3_full_pred_0_is_br_sharing & io_resp_s3_full_pred_0_hit),
    .redirect_new_bit_0_src
      (do_redirect_dup_next_bits_r_cfiUpdate_histPtr_value == 8'h50
       & shouldShiftVec_dup_0_0 & real_br_taken_mask_dup_0_0
       | do_redirect_dup_next_bits_r_cfiUpdate_histPtr_value == 8'h51
       & shouldShiftVec_dup_0_1 & real_br_taken_mask_dup_0_1),
    .out_res                (_ghv_write_datas_80_ppm_out_res)
  );
  PriorityMuxModule_16 ghv_write_datas_81_ppm (
    .s2_new_bit_0_sel       (_ghv_wens_81_T_1 & ~_ghv_wens_81_T_2 & ~_ghv_wens_81_T_3),
    .s2_new_bit_0_src
      (s2_ghist_ptr_dup_0_value == 8'h51 & io_resp_s2_full_pred_0_slot_valids_0
       & _s2_ghv_wdatas_T_58099 & io_resp_s2_full_pred_0_hit
       | s2_ghist_ptr_dup_0_value == 8'h52 & _s2_ghv_wdatas_T_57998
       & ~(_s2_ghv_wdatas_T_58099 & io_resp_s2_full_pred_0_hit) & _s2_ghv_wdatas_T_58106
       & io_resp_s2_full_pred_0_is_br_sharing & io_resp_s2_full_pred_0_hit),
    .s1_new_bit_0_sel
      (_ghv_wens_81_T & ~_ghv_wens_81_T_1 & ~_ghv_wens_81_T_2 & ~_ghv_wens_81_T_3),
    .s1_new_bit_0_src
      (s1_ghist_ptr_dup_0_value == 8'h51 & io_resp_s1_full_pred_0_slot_valids_0
       & (io_resp_s1_full_pred_0_slot_valids_0 & io_resp_s1_full_pred_0_br_taken_mask_0
          & io_resp_s1_full_pred_0_hit | _s1_ghv_wdatas_T_190528
          & io_resp_s1_full_pred_0_br_taken_mask_1 & io_resp_s1_full_pred_0_hit)
       & (_s1_ghv_wdatas_T_190518 & io_resp_s1_full_pred_0_hit | ~_s1_ghv_wdatas_T_190528)
       & io_resp_s1_full_pred_0_hit | s1_ghist_ptr_dup_0_value == 8'h52
       & _s1_ghv_wdatas_T_190528 & ~(_s1_ghv_wdatas_T_190518 & io_resp_s1_full_pred_0_hit)
       & (io_resp_s1_full_pred_0_slot_valids_0 & io_resp_s1_full_pred_0_br_taken_mask_0
          & io_resp_s1_full_pred_0_hit | _s1_ghv_wdatas_T_190528
          & io_resp_s1_full_pred_0_br_taken_mask_1 & io_resp_s1_full_pred_0_hit)
       & ~(_s1_ghv_wdatas_T_190518 & io_resp_s1_full_pred_0_hit)
       & io_resp_s1_full_pred_0_hit),
    .s3_new_bit_0_sel       (_ghv_wens_81_T_2 & ~_ghv_wens_81_T_3),
    .s3_new_bit_0_src
      (s3_ghist_ptr_dup_0_value == 8'h51 & io_resp_s3_full_pred_0_slot_valids_0
       & _s3_ghv_wdatas_T_58099 & io_resp_s3_full_pred_0_hit
       | s3_ghist_ptr_dup_0_value == 8'h52 & _s3_ghv_wdatas_T_57998
       & ~(_s3_ghv_wdatas_T_58099 & io_resp_s3_full_pred_0_hit) & _s3_ghv_wdatas_T_58106
       & io_resp_s3_full_pred_0_is_br_sharing & io_resp_s3_full_pred_0_hit),
    .redirect_new_bit_0_src
      (do_redirect_dup_next_bits_r_cfiUpdate_histPtr_value == 8'h51
       & shouldShiftVec_dup_0_0 & real_br_taken_mask_dup_0_0
       | do_redirect_dup_next_bits_r_cfiUpdate_histPtr_value == 8'h52
       & shouldShiftVec_dup_0_1 & real_br_taken_mask_dup_0_1),
    .out_res                (_ghv_write_datas_81_ppm_out_res)
  );
  PriorityMuxModule_16 ghv_write_datas_82_ppm (
    .s2_new_bit_0_sel       (_ghv_wens_82_T_1 & ~_ghv_wens_82_T_2 & ~_ghv_wens_82_T_3),
    .s2_new_bit_0_src
      (s2_ghist_ptr_dup_0_value == 8'h52 & io_resp_s2_full_pred_0_slot_valids_0
       & _s2_ghv_wdatas_T_58099 & io_resp_s2_full_pred_0_hit
       | s2_ghist_ptr_dup_0_value == 8'h53 & _s2_ghv_wdatas_T_57998
       & ~(_s2_ghv_wdatas_T_58099 & io_resp_s2_full_pred_0_hit) & _s2_ghv_wdatas_T_58106
       & io_resp_s2_full_pred_0_is_br_sharing & io_resp_s2_full_pred_0_hit),
    .s1_new_bit_0_sel
      (_ghv_wens_82_T & ~_ghv_wens_82_T_1 & ~_ghv_wens_82_T_2 & ~_ghv_wens_82_T_3),
    .s1_new_bit_0_src
      (s1_ghist_ptr_dup_0_value == 8'h52 & io_resp_s1_full_pred_0_slot_valids_0
       & (io_resp_s1_full_pred_0_slot_valids_0 & io_resp_s1_full_pred_0_br_taken_mask_0
          & io_resp_s1_full_pred_0_hit | _s1_ghv_wdatas_T_190528
          & io_resp_s1_full_pred_0_br_taken_mask_1 & io_resp_s1_full_pred_0_hit)
       & (_s1_ghv_wdatas_T_190518 & io_resp_s1_full_pred_0_hit | ~_s1_ghv_wdatas_T_190528)
       & io_resp_s1_full_pred_0_hit | s1_ghist_ptr_dup_0_value == 8'h53
       & _s1_ghv_wdatas_T_190528 & ~(_s1_ghv_wdatas_T_190518 & io_resp_s1_full_pred_0_hit)
       & (io_resp_s1_full_pred_0_slot_valids_0 & io_resp_s1_full_pred_0_br_taken_mask_0
          & io_resp_s1_full_pred_0_hit | _s1_ghv_wdatas_T_190528
          & io_resp_s1_full_pred_0_br_taken_mask_1 & io_resp_s1_full_pred_0_hit)
       & ~(_s1_ghv_wdatas_T_190518 & io_resp_s1_full_pred_0_hit)
       & io_resp_s1_full_pred_0_hit),
    .s3_new_bit_0_sel       (_ghv_wens_82_T_2 & ~_ghv_wens_82_T_3),
    .s3_new_bit_0_src
      (s3_ghist_ptr_dup_0_value == 8'h52 & io_resp_s3_full_pred_0_slot_valids_0
       & _s3_ghv_wdatas_T_58099 & io_resp_s3_full_pred_0_hit
       | s3_ghist_ptr_dup_0_value == 8'h53 & _s3_ghv_wdatas_T_57998
       & ~(_s3_ghv_wdatas_T_58099 & io_resp_s3_full_pred_0_hit) & _s3_ghv_wdatas_T_58106
       & io_resp_s3_full_pred_0_is_br_sharing & io_resp_s3_full_pred_0_hit),
    .redirect_new_bit_0_src
      (do_redirect_dup_next_bits_r_cfiUpdate_histPtr_value == 8'h52
       & shouldShiftVec_dup_0_0 & real_br_taken_mask_dup_0_0
       | do_redirect_dup_next_bits_r_cfiUpdate_histPtr_value == 8'h53
       & shouldShiftVec_dup_0_1 & real_br_taken_mask_dup_0_1),
    .out_res                (_ghv_write_datas_82_ppm_out_res)
  );
  PriorityMuxModule_16 ghv_write_datas_83_ppm (
    .s2_new_bit_0_sel       (_ghv_wens_83_T_1 & ~_ghv_wens_83_T_2 & ~_ghv_wens_83_T_3),
    .s2_new_bit_0_src
      (s2_ghist_ptr_dup_0_value == 8'h53 & io_resp_s2_full_pred_0_slot_valids_0
       & _s2_ghv_wdatas_T_58099 & io_resp_s2_full_pred_0_hit
       | s2_ghist_ptr_dup_0_value == 8'h54 & _s2_ghv_wdatas_T_57998
       & ~(_s2_ghv_wdatas_T_58099 & io_resp_s2_full_pred_0_hit) & _s2_ghv_wdatas_T_58106
       & io_resp_s2_full_pred_0_is_br_sharing & io_resp_s2_full_pred_0_hit),
    .s1_new_bit_0_sel
      (_ghv_wens_83_T & ~_ghv_wens_83_T_1 & ~_ghv_wens_83_T_2 & ~_ghv_wens_83_T_3),
    .s1_new_bit_0_src
      (s1_ghist_ptr_dup_0_value == 8'h53 & io_resp_s1_full_pred_0_slot_valids_0
       & (io_resp_s1_full_pred_0_slot_valids_0 & io_resp_s1_full_pred_0_br_taken_mask_0
          & io_resp_s1_full_pred_0_hit | _s1_ghv_wdatas_T_190528
          & io_resp_s1_full_pred_0_br_taken_mask_1 & io_resp_s1_full_pred_0_hit)
       & (_s1_ghv_wdatas_T_190518 & io_resp_s1_full_pred_0_hit | ~_s1_ghv_wdatas_T_190528)
       & io_resp_s1_full_pred_0_hit | s1_ghist_ptr_dup_0_value == 8'h54
       & _s1_ghv_wdatas_T_190528 & ~(_s1_ghv_wdatas_T_190518 & io_resp_s1_full_pred_0_hit)
       & (io_resp_s1_full_pred_0_slot_valids_0 & io_resp_s1_full_pred_0_br_taken_mask_0
          & io_resp_s1_full_pred_0_hit | _s1_ghv_wdatas_T_190528
          & io_resp_s1_full_pred_0_br_taken_mask_1 & io_resp_s1_full_pred_0_hit)
       & ~(_s1_ghv_wdatas_T_190518 & io_resp_s1_full_pred_0_hit)
       & io_resp_s1_full_pred_0_hit),
    .s3_new_bit_0_sel       (_ghv_wens_83_T_2 & ~_ghv_wens_83_T_3),
    .s3_new_bit_0_src
      (s3_ghist_ptr_dup_0_value == 8'h53 & io_resp_s3_full_pred_0_slot_valids_0
       & _s3_ghv_wdatas_T_58099 & io_resp_s3_full_pred_0_hit
       | s3_ghist_ptr_dup_0_value == 8'h54 & _s3_ghv_wdatas_T_57998
       & ~(_s3_ghv_wdatas_T_58099 & io_resp_s3_full_pred_0_hit) & _s3_ghv_wdatas_T_58106
       & io_resp_s3_full_pred_0_is_br_sharing & io_resp_s3_full_pred_0_hit),
    .redirect_new_bit_0_src
      (do_redirect_dup_next_bits_r_cfiUpdate_histPtr_value == 8'h53
       & shouldShiftVec_dup_0_0 & real_br_taken_mask_dup_0_0
       | do_redirect_dup_next_bits_r_cfiUpdate_histPtr_value == 8'h54
       & shouldShiftVec_dup_0_1 & real_br_taken_mask_dup_0_1),
    .out_res                (_ghv_write_datas_83_ppm_out_res)
  );
  PriorityMuxModule_16 ghv_write_datas_84_ppm (
    .s2_new_bit_0_sel       (_ghv_wens_84_T_1 & ~_ghv_wens_84_T_2 & ~_ghv_wens_84_T_3),
    .s2_new_bit_0_src
      (s2_ghist_ptr_dup_0_value == 8'h54 & io_resp_s2_full_pred_0_slot_valids_0
       & _s2_ghv_wdatas_T_58099 & io_resp_s2_full_pred_0_hit
       | s2_ghist_ptr_dup_0_value == 8'h55 & _s2_ghv_wdatas_T_57998
       & ~(_s2_ghv_wdatas_T_58099 & io_resp_s2_full_pred_0_hit) & _s2_ghv_wdatas_T_58106
       & io_resp_s2_full_pred_0_is_br_sharing & io_resp_s2_full_pred_0_hit),
    .s1_new_bit_0_sel
      (_ghv_wens_84_T & ~_ghv_wens_84_T_1 & ~_ghv_wens_84_T_2 & ~_ghv_wens_84_T_3),
    .s1_new_bit_0_src
      (s1_ghist_ptr_dup_0_value == 8'h54 & io_resp_s1_full_pred_0_slot_valids_0
       & (io_resp_s1_full_pred_0_slot_valids_0 & io_resp_s1_full_pred_0_br_taken_mask_0
          & io_resp_s1_full_pred_0_hit | _s1_ghv_wdatas_T_190528
          & io_resp_s1_full_pred_0_br_taken_mask_1 & io_resp_s1_full_pred_0_hit)
       & (_s1_ghv_wdatas_T_190518 & io_resp_s1_full_pred_0_hit | ~_s1_ghv_wdatas_T_190528)
       & io_resp_s1_full_pred_0_hit | s1_ghist_ptr_dup_0_value == 8'h55
       & _s1_ghv_wdatas_T_190528 & ~(_s1_ghv_wdatas_T_190518 & io_resp_s1_full_pred_0_hit)
       & (io_resp_s1_full_pred_0_slot_valids_0 & io_resp_s1_full_pred_0_br_taken_mask_0
          & io_resp_s1_full_pred_0_hit | _s1_ghv_wdatas_T_190528
          & io_resp_s1_full_pred_0_br_taken_mask_1 & io_resp_s1_full_pred_0_hit)
       & ~(_s1_ghv_wdatas_T_190518 & io_resp_s1_full_pred_0_hit)
       & io_resp_s1_full_pred_0_hit),
    .s3_new_bit_0_sel       (_ghv_wens_84_T_2 & ~_ghv_wens_84_T_3),
    .s3_new_bit_0_src
      (s3_ghist_ptr_dup_0_value == 8'h54 & io_resp_s3_full_pred_0_slot_valids_0
       & _s3_ghv_wdatas_T_58099 & io_resp_s3_full_pred_0_hit
       | s3_ghist_ptr_dup_0_value == 8'h55 & _s3_ghv_wdatas_T_57998
       & ~(_s3_ghv_wdatas_T_58099 & io_resp_s3_full_pred_0_hit) & _s3_ghv_wdatas_T_58106
       & io_resp_s3_full_pred_0_is_br_sharing & io_resp_s3_full_pred_0_hit),
    .redirect_new_bit_0_src
      (do_redirect_dup_next_bits_r_cfiUpdate_histPtr_value == 8'h54
       & shouldShiftVec_dup_0_0 & real_br_taken_mask_dup_0_0
       | do_redirect_dup_next_bits_r_cfiUpdate_histPtr_value == 8'h55
       & shouldShiftVec_dup_0_1 & real_br_taken_mask_dup_0_1),
    .out_res                (_ghv_write_datas_84_ppm_out_res)
  );
  PriorityMuxModule_16 ghv_write_datas_85_ppm (
    .s2_new_bit_0_sel       (_ghv_wens_85_T_1 & ~_ghv_wens_85_T_2 & ~_ghv_wens_85_T_3),
    .s2_new_bit_0_src
      (s2_ghist_ptr_dup_0_value == 8'h55 & io_resp_s2_full_pred_0_slot_valids_0
       & _s2_ghv_wdatas_T_58099 & io_resp_s2_full_pred_0_hit
       | s2_ghist_ptr_dup_0_value == 8'h56 & _s2_ghv_wdatas_T_57998
       & ~(_s2_ghv_wdatas_T_58099 & io_resp_s2_full_pred_0_hit) & _s2_ghv_wdatas_T_58106
       & io_resp_s2_full_pred_0_is_br_sharing & io_resp_s2_full_pred_0_hit),
    .s1_new_bit_0_sel
      (_ghv_wens_85_T & ~_ghv_wens_85_T_1 & ~_ghv_wens_85_T_2 & ~_ghv_wens_85_T_3),
    .s1_new_bit_0_src
      (s1_ghist_ptr_dup_0_value == 8'h55 & io_resp_s1_full_pred_0_slot_valids_0
       & (io_resp_s1_full_pred_0_slot_valids_0 & io_resp_s1_full_pred_0_br_taken_mask_0
          & io_resp_s1_full_pred_0_hit | _s1_ghv_wdatas_T_190528
          & io_resp_s1_full_pred_0_br_taken_mask_1 & io_resp_s1_full_pred_0_hit)
       & (_s1_ghv_wdatas_T_190518 & io_resp_s1_full_pred_0_hit | ~_s1_ghv_wdatas_T_190528)
       & io_resp_s1_full_pred_0_hit | s1_ghist_ptr_dup_0_value == 8'h56
       & _s1_ghv_wdatas_T_190528 & ~(_s1_ghv_wdatas_T_190518 & io_resp_s1_full_pred_0_hit)
       & (io_resp_s1_full_pred_0_slot_valids_0 & io_resp_s1_full_pred_0_br_taken_mask_0
          & io_resp_s1_full_pred_0_hit | _s1_ghv_wdatas_T_190528
          & io_resp_s1_full_pred_0_br_taken_mask_1 & io_resp_s1_full_pred_0_hit)
       & ~(_s1_ghv_wdatas_T_190518 & io_resp_s1_full_pred_0_hit)
       & io_resp_s1_full_pred_0_hit),
    .s3_new_bit_0_sel       (_ghv_wens_85_T_2 & ~_ghv_wens_85_T_3),
    .s3_new_bit_0_src
      (s3_ghist_ptr_dup_0_value == 8'h55 & io_resp_s3_full_pred_0_slot_valids_0
       & _s3_ghv_wdatas_T_58099 & io_resp_s3_full_pred_0_hit
       | s3_ghist_ptr_dup_0_value == 8'h56 & _s3_ghv_wdatas_T_57998
       & ~(_s3_ghv_wdatas_T_58099 & io_resp_s3_full_pred_0_hit) & _s3_ghv_wdatas_T_58106
       & io_resp_s3_full_pred_0_is_br_sharing & io_resp_s3_full_pred_0_hit),
    .redirect_new_bit_0_src
      (do_redirect_dup_next_bits_r_cfiUpdate_histPtr_value == 8'h55
       & shouldShiftVec_dup_0_0 & real_br_taken_mask_dup_0_0
       | do_redirect_dup_next_bits_r_cfiUpdate_histPtr_value == 8'h56
       & shouldShiftVec_dup_0_1 & real_br_taken_mask_dup_0_1),
    .out_res                (_ghv_write_datas_85_ppm_out_res)
  );
  PriorityMuxModule_16 ghv_write_datas_86_ppm (
    .s2_new_bit_0_sel       (_ghv_wens_86_T_1 & ~_ghv_wens_86_T_2 & ~_ghv_wens_86_T_3),
    .s2_new_bit_0_src
      (s2_ghist_ptr_dup_0_value == 8'h56 & io_resp_s2_full_pred_0_slot_valids_0
       & _s2_ghv_wdatas_T_58099 & io_resp_s2_full_pred_0_hit
       | s2_ghist_ptr_dup_0_value == 8'h57 & _s2_ghv_wdatas_T_57998
       & ~(_s2_ghv_wdatas_T_58099 & io_resp_s2_full_pred_0_hit) & _s2_ghv_wdatas_T_58106
       & io_resp_s2_full_pred_0_is_br_sharing & io_resp_s2_full_pred_0_hit),
    .s1_new_bit_0_sel
      (_ghv_wens_86_T & ~_ghv_wens_86_T_1 & ~_ghv_wens_86_T_2 & ~_ghv_wens_86_T_3),
    .s1_new_bit_0_src
      (s1_ghist_ptr_dup_0_value == 8'h56 & io_resp_s1_full_pred_0_slot_valids_0
       & (io_resp_s1_full_pred_0_slot_valids_0 & io_resp_s1_full_pred_0_br_taken_mask_0
          & io_resp_s1_full_pred_0_hit | _s1_ghv_wdatas_T_190528
          & io_resp_s1_full_pred_0_br_taken_mask_1 & io_resp_s1_full_pred_0_hit)
       & (_s1_ghv_wdatas_T_190518 & io_resp_s1_full_pred_0_hit | ~_s1_ghv_wdatas_T_190528)
       & io_resp_s1_full_pred_0_hit | s1_ghist_ptr_dup_0_value == 8'h57
       & _s1_ghv_wdatas_T_190528 & ~(_s1_ghv_wdatas_T_190518 & io_resp_s1_full_pred_0_hit)
       & (io_resp_s1_full_pred_0_slot_valids_0 & io_resp_s1_full_pred_0_br_taken_mask_0
          & io_resp_s1_full_pred_0_hit | _s1_ghv_wdatas_T_190528
          & io_resp_s1_full_pred_0_br_taken_mask_1 & io_resp_s1_full_pred_0_hit)
       & ~(_s1_ghv_wdatas_T_190518 & io_resp_s1_full_pred_0_hit)
       & io_resp_s1_full_pred_0_hit),
    .s3_new_bit_0_sel       (_ghv_wens_86_T_2 & ~_ghv_wens_86_T_3),
    .s3_new_bit_0_src
      (s3_ghist_ptr_dup_0_value == 8'h56 & io_resp_s3_full_pred_0_slot_valids_0
       & _s3_ghv_wdatas_T_58099 & io_resp_s3_full_pred_0_hit
       | s3_ghist_ptr_dup_0_value == 8'h57 & _s3_ghv_wdatas_T_57998
       & ~(_s3_ghv_wdatas_T_58099 & io_resp_s3_full_pred_0_hit) & _s3_ghv_wdatas_T_58106
       & io_resp_s3_full_pred_0_is_br_sharing & io_resp_s3_full_pred_0_hit),
    .redirect_new_bit_0_src
      (do_redirect_dup_next_bits_r_cfiUpdate_histPtr_value == 8'h56
       & shouldShiftVec_dup_0_0 & real_br_taken_mask_dup_0_0
       | do_redirect_dup_next_bits_r_cfiUpdate_histPtr_value == 8'h57
       & shouldShiftVec_dup_0_1 & real_br_taken_mask_dup_0_1),
    .out_res                (_ghv_write_datas_86_ppm_out_res)
  );
  PriorityMuxModule_16 ghv_write_datas_87_ppm (
    .s2_new_bit_0_sel       (_ghv_wens_87_T_1 & ~_ghv_wens_87_T_2 & ~_ghv_wens_87_T_3),
    .s2_new_bit_0_src
      (s2_ghist_ptr_dup_0_value == 8'h57 & io_resp_s2_full_pred_0_slot_valids_0
       & _s2_ghv_wdatas_T_58099 & io_resp_s2_full_pred_0_hit
       | s2_ghist_ptr_dup_0_value == 8'h58 & _s2_ghv_wdatas_T_57998
       & ~(_s2_ghv_wdatas_T_58099 & io_resp_s2_full_pred_0_hit) & _s2_ghv_wdatas_T_58106
       & io_resp_s2_full_pred_0_is_br_sharing & io_resp_s2_full_pred_0_hit),
    .s1_new_bit_0_sel
      (_ghv_wens_87_T & ~_ghv_wens_87_T_1 & ~_ghv_wens_87_T_2 & ~_ghv_wens_87_T_3),
    .s1_new_bit_0_src
      (s1_ghist_ptr_dup_0_value == 8'h57 & io_resp_s1_full_pred_0_slot_valids_0
       & (io_resp_s1_full_pred_0_slot_valids_0 & io_resp_s1_full_pred_0_br_taken_mask_0
          & io_resp_s1_full_pred_0_hit | _s1_ghv_wdatas_T_190528
          & io_resp_s1_full_pred_0_br_taken_mask_1 & io_resp_s1_full_pred_0_hit)
       & (_s1_ghv_wdatas_T_190518 & io_resp_s1_full_pred_0_hit | ~_s1_ghv_wdatas_T_190528)
       & io_resp_s1_full_pred_0_hit | s1_ghist_ptr_dup_0_value == 8'h58
       & _s1_ghv_wdatas_T_190528 & ~(_s1_ghv_wdatas_T_190518 & io_resp_s1_full_pred_0_hit)
       & (io_resp_s1_full_pred_0_slot_valids_0 & io_resp_s1_full_pred_0_br_taken_mask_0
          & io_resp_s1_full_pred_0_hit | _s1_ghv_wdatas_T_190528
          & io_resp_s1_full_pred_0_br_taken_mask_1 & io_resp_s1_full_pred_0_hit)
       & ~(_s1_ghv_wdatas_T_190518 & io_resp_s1_full_pred_0_hit)
       & io_resp_s1_full_pred_0_hit),
    .s3_new_bit_0_sel       (_ghv_wens_87_T_2 & ~_ghv_wens_87_T_3),
    .s3_new_bit_0_src
      (s3_ghist_ptr_dup_0_value == 8'h57 & io_resp_s3_full_pred_0_slot_valids_0
       & _s3_ghv_wdatas_T_58099 & io_resp_s3_full_pred_0_hit
       | s3_ghist_ptr_dup_0_value == 8'h58 & _s3_ghv_wdatas_T_57998
       & ~(_s3_ghv_wdatas_T_58099 & io_resp_s3_full_pred_0_hit) & _s3_ghv_wdatas_T_58106
       & io_resp_s3_full_pred_0_is_br_sharing & io_resp_s3_full_pred_0_hit),
    .redirect_new_bit_0_src
      (do_redirect_dup_next_bits_r_cfiUpdate_histPtr_value == 8'h57
       & shouldShiftVec_dup_0_0 & real_br_taken_mask_dup_0_0
       | do_redirect_dup_next_bits_r_cfiUpdate_histPtr_value == 8'h58
       & shouldShiftVec_dup_0_1 & real_br_taken_mask_dup_0_1),
    .out_res                (_ghv_write_datas_87_ppm_out_res)
  );
  PriorityMuxModule_16 ghv_write_datas_88_ppm (
    .s2_new_bit_0_sel       (_ghv_wens_88_T_1 & ~_ghv_wens_88_T_2 & ~_ghv_wens_88_T_3),
    .s2_new_bit_0_src
      (s2_ghist_ptr_dup_0_value == 8'h58 & io_resp_s2_full_pred_0_slot_valids_0
       & _s2_ghv_wdatas_T_58099 & io_resp_s2_full_pred_0_hit
       | s2_ghist_ptr_dup_0_value == 8'h59 & _s2_ghv_wdatas_T_57998
       & ~(_s2_ghv_wdatas_T_58099 & io_resp_s2_full_pred_0_hit) & _s2_ghv_wdatas_T_58106
       & io_resp_s2_full_pred_0_is_br_sharing & io_resp_s2_full_pred_0_hit),
    .s1_new_bit_0_sel
      (_ghv_wens_88_T & ~_ghv_wens_88_T_1 & ~_ghv_wens_88_T_2 & ~_ghv_wens_88_T_3),
    .s1_new_bit_0_src
      (s1_ghist_ptr_dup_0_value == 8'h58 & io_resp_s1_full_pred_0_slot_valids_0
       & (io_resp_s1_full_pred_0_slot_valids_0 & io_resp_s1_full_pred_0_br_taken_mask_0
          & io_resp_s1_full_pred_0_hit | _s1_ghv_wdatas_T_190528
          & io_resp_s1_full_pred_0_br_taken_mask_1 & io_resp_s1_full_pred_0_hit)
       & (_s1_ghv_wdatas_T_190518 & io_resp_s1_full_pred_0_hit | ~_s1_ghv_wdatas_T_190528)
       & io_resp_s1_full_pred_0_hit | s1_ghist_ptr_dup_0_value == 8'h59
       & _s1_ghv_wdatas_T_190528 & ~(_s1_ghv_wdatas_T_190518 & io_resp_s1_full_pred_0_hit)
       & (io_resp_s1_full_pred_0_slot_valids_0 & io_resp_s1_full_pred_0_br_taken_mask_0
          & io_resp_s1_full_pred_0_hit | _s1_ghv_wdatas_T_190528
          & io_resp_s1_full_pred_0_br_taken_mask_1 & io_resp_s1_full_pred_0_hit)
       & ~(_s1_ghv_wdatas_T_190518 & io_resp_s1_full_pred_0_hit)
       & io_resp_s1_full_pred_0_hit),
    .s3_new_bit_0_sel       (_ghv_wens_88_T_2 & ~_ghv_wens_88_T_3),
    .s3_new_bit_0_src
      (s3_ghist_ptr_dup_0_value == 8'h58 & io_resp_s3_full_pred_0_slot_valids_0
       & _s3_ghv_wdatas_T_58099 & io_resp_s3_full_pred_0_hit
       | s3_ghist_ptr_dup_0_value == 8'h59 & _s3_ghv_wdatas_T_57998
       & ~(_s3_ghv_wdatas_T_58099 & io_resp_s3_full_pred_0_hit) & _s3_ghv_wdatas_T_58106
       & io_resp_s3_full_pred_0_is_br_sharing & io_resp_s3_full_pred_0_hit),
    .redirect_new_bit_0_src
      (do_redirect_dup_next_bits_r_cfiUpdate_histPtr_value == 8'h58
       & shouldShiftVec_dup_0_0 & real_br_taken_mask_dup_0_0
       | do_redirect_dup_next_bits_r_cfiUpdate_histPtr_value == 8'h59
       & shouldShiftVec_dup_0_1 & real_br_taken_mask_dup_0_1),
    .out_res                (_ghv_write_datas_88_ppm_out_res)
  );
  PriorityMuxModule_16 ghv_write_datas_89_ppm (
    .s2_new_bit_0_sel       (_ghv_wens_89_T_1 & ~_ghv_wens_89_T_2 & ~_ghv_wens_89_T_3),
    .s2_new_bit_0_src
      (s2_ghist_ptr_dup_0_value == 8'h59 & io_resp_s2_full_pred_0_slot_valids_0
       & _s2_ghv_wdatas_T_58099 & io_resp_s2_full_pred_0_hit
       | s2_ghist_ptr_dup_0_value == 8'h5A & _s2_ghv_wdatas_T_57998
       & ~(_s2_ghv_wdatas_T_58099 & io_resp_s2_full_pred_0_hit) & _s2_ghv_wdatas_T_58106
       & io_resp_s2_full_pred_0_is_br_sharing & io_resp_s2_full_pred_0_hit),
    .s1_new_bit_0_sel
      (_ghv_wens_89_T & ~_ghv_wens_89_T_1 & ~_ghv_wens_89_T_2 & ~_ghv_wens_89_T_3),
    .s1_new_bit_0_src
      (s1_ghist_ptr_dup_0_value == 8'h59 & io_resp_s1_full_pred_0_slot_valids_0
       & (io_resp_s1_full_pred_0_slot_valids_0 & io_resp_s1_full_pred_0_br_taken_mask_0
          & io_resp_s1_full_pred_0_hit | _s1_ghv_wdatas_T_190528
          & io_resp_s1_full_pred_0_br_taken_mask_1 & io_resp_s1_full_pred_0_hit)
       & (_s1_ghv_wdatas_T_190518 & io_resp_s1_full_pred_0_hit | ~_s1_ghv_wdatas_T_190528)
       & io_resp_s1_full_pred_0_hit | s1_ghist_ptr_dup_0_value == 8'h5A
       & _s1_ghv_wdatas_T_190528 & ~(_s1_ghv_wdatas_T_190518 & io_resp_s1_full_pred_0_hit)
       & (io_resp_s1_full_pred_0_slot_valids_0 & io_resp_s1_full_pred_0_br_taken_mask_0
          & io_resp_s1_full_pred_0_hit | _s1_ghv_wdatas_T_190528
          & io_resp_s1_full_pred_0_br_taken_mask_1 & io_resp_s1_full_pred_0_hit)
       & ~(_s1_ghv_wdatas_T_190518 & io_resp_s1_full_pred_0_hit)
       & io_resp_s1_full_pred_0_hit),
    .s3_new_bit_0_sel       (_ghv_wens_89_T_2 & ~_ghv_wens_89_T_3),
    .s3_new_bit_0_src
      (s3_ghist_ptr_dup_0_value == 8'h59 & io_resp_s3_full_pred_0_slot_valids_0
       & _s3_ghv_wdatas_T_58099 & io_resp_s3_full_pred_0_hit
       | s3_ghist_ptr_dup_0_value == 8'h5A & _s3_ghv_wdatas_T_57998
       & ~(_s3_ghv_wdatas_T_58099 & io_resp_s3_full_pred_0_hit) & _s3_ghv_wdatas_T_58106
       & io_resp_s3_full_pred_0_is_br_sharing & io_resp_s3_full_pred_0_hit),
    .redirect_new_bit_0_src
      (do_redirect_dup_next_bits_r_cfiUpdate_histPtr_value == 8'h59
       & shouldShiftVec_dup_0_0 & real_br_taken_mask_dup_0_0
       | do_redirect_dup_next_bits_r_cfiUpdate_histPtr_value == 8'h5A
       & shouldShiftVec_dup_0_1 & real_br_taken_mask_dup_0_1),
    .out_res                (_ghv_write_datas_89_ppm_out_res)
  );
  PriorityMuxModule_16 ghv_write_datas_90_ppm (
    .s2_new_bit_0_sel       (_ghv_wens_90_T_1 & ~_ghv_wens_90_T_2 & ~_ghv_wens_90_T_3),
    .s2_new_bit_0_src
      (s2_ghist_ptr_dup_0_value == 8'h5A & io_resp_s2_full_pred_0_slot_valids_0
       & _s2_ghv_wdatas_T_58099 & io_resp_s2_full_pred_0_hit
       | s2_ghist_ptr_dup_0_value == 8'h5B & _s2_ghv_wdatas_T_57998
       & ~(_s2_ghv_wdatas_T_58099 & io_resp_s2_full_pred_0_hit) & _s2_ghv_wdatas_T_58106
       & io_resp_s2_full_pred_0_is_br_sharing & io_resp_s2_full_pred_0_hit),
    .s1_new_bit_0_sel
      (_ghv_wens_90_T & ~_ghv_wens_90_T_1 & ~_ghv_wens_90_T_2 & ~_ghv_wens_90_T_3),
    .s1_new_bit_0_src
      (s1_ghist_ptr_dup_0_value == 8'h5A & io_resp_s1_full_pred_0_slot_valids_0
       & (io_resp_s1_full_pred_0_slot_valids_0 & io_resp_s1_full_pred_0_br_taken_mask_0
          & io_resp_s1_full_pred_0_hit | _s1_ghv_wdatas_T_190528
          & io_resp_s1_full_pred_0_br_taken_mask_1 & io_resp_s1_full_pred_0_hit)
       & (_s1_ghv_wdatas_T_190518 & io_resp_s1_full_pred_0_hit | ~_s1_ghv_wdatas_T_190528)
       & io_resp_s1_full_pred_0_hit | s1_ghist_ptr_dup_0_value == 8'h5B
       & _s1_ghv_wdatas_T_190528 & ~(_s1_ghv_wdatas_T_190518 & io_resp_s1_full_pred_0_hit)
       & (io_resp_s1_full_pred_0_slot_valids_0 & io_resp_s1_full_pred_0_br_taken_mask_0
          & io_resp_s1_full_pred_0_hit | _s1_ghv_wdatas_T_190528
          & io_resp_s1_full_pred_0_br_taken_mask_1 & io_resp_s1_full_pred_0_hit)
       & ~(_s1_ghv_wdatas_T_190518 & io_resp_s1_full_pred_0_hit)
       & io_resp_s1_full_pred_0_hit),
    .s3_new_bit_0_sel       (_ghv_wens_90_T_2 & ~_ghv_wens_90_T_3),
    .s3_new_bit_0_src
      (s3_ghist_ptr_dup_0_value == 8'h5A & io_resp_s3_full_pred_0_slot_valids_0
       & _s3_ghv_wdatas_T_58099 & io_resp_s3_full_pred_0_hit
       | s3_ghist_ptr_dup_0_value == 8'h5B & _s3_ghv_wdatas_T_57998
       & ~(_s3_ghv_wdatas_T_58099 & io_resp_s3_full_pred_0_hit) & _s3_ghv_wdatas_T_58106
       & io_resp_s3_full_pred_0_is_br_sharing & io_resp_s3_full_pred_0_hit),
    .redirect_new_bit_0_src
      (do_redirect_dup_next_bits_r_cfiUpdate_histPtr_value == 8'h5A
       & shouldShiftVec_dup_0_0 & real_br_taken_mask_dup_0_0
       | do_redirect_dup_next_bits_r_cfiUpdate_histPtr_value == 8'h5B
       & shouldShiftVec_dup_0_1 & real_br_taken_mask_dup_0_1),
    .out_res                (_ghv_write_datas_90_ppm_out_res)
  );
  PriorityMuxModule_16 ghv_write_datas_91_ppm (
    .s2_new_bit_0_sel       (_ghv_wens_91_T_1 & ~_ghv_wens_91_T_2 & ~_ghv_wens_91_T_3),
    .s2_new_bit_0_src
      (s2_ghist_ptr_dup_0_value == 8'h5B & io_resp_s2_full_pred_0_slot_valids_0
       & _s2_ghv_wdatas_T_58099 & io_resp_s2_full_pred_0_hit
       | s2_ghist_ptr_dup_0_value == 8'h5C & _s2_ghv_wdatas_T_57998
       & ~(_s2_ghv_wdatas_T_58099 & io_resp_s2_full_pred_0_hit) & _s2_ghv_wdatas_T_58106
       & io_resp_s2_full_pred_0_is_br_sharing & io_resp_s2_full_pred_0_hit),
    .s1_new_bit_0_sel
      (_ghv_wens_91_T & ~_ghv_wens_91_T_1 & ~_ghv_wens_91_T_2 & ~_ghv_wens_91_T_3),
    .s1_new_bit_0_src
      (s1_ghist_ptr_dup_0_value == 8'h5B & io_resp_s1_full_pred_0_slot_valids_0
       & (io_resp_s1_full_pred_0_slot_valids_0 & io_resp_s1_full_pred_0_br_taken_mask_0
          & io_resp_s1_full_pred_0_hit | _s1_ghv_wdatas_T_190528
          & io_resp_s1_full_pred_0_br_taken_mask_1 & io_resp_s1_full_pred_0_hit)
       & (_s1_ghv_wdatas_T_190518 & io_resp_s1_full_pred_0_hit | ~_s1_ghv_wdatas_T_190528)
       & io_resp_s1_full_pred_0_hit | s1_ghist_ptr_dup_0_value == 8'h5C
       & _s1_ghv_wdatas_T_190528 & ~(_s1_ghv_wdatas_T_190518 & io_resp_s1_full_pred_0_hit)
       & (io_resp_s1_full_pred_0_slot_valids_0 & io_resp_s1_full_pred_0_br_taken_mask_0
          & io_resp_s1_full_pred_0_hit | _s1_ghv_wdatas_T_190528
          & io_resp_s1_full_pred_0_br_taken_mask_1 & io_resp_s1_full_pred_0_hit)
       & ~(_s1_ghv_wdatas_T_190518 & io_resp_s1_full_pred_0_hit)
       & io_resp_s1_full_pred_0_hit),
    .s3_new_bit_0_sel       (_ghv_wens_91_T_2 & ~_ghv_wens_91_T_3),
    .s3_new_bit_0_src
      (s3_ghist_ptr_dup_0_value == 8'h5B & io_resp_s3_full_pred_0_slot_valids_0
       & _s3_ghv_wdatas_T_58099 & io_resp_s3_full_pred_0_hit
       | s3_ghist_ptr_dup_0_value == 8'h5C & _s3_ghv_wdatas_T_57998
       & ~(_s3_ghv_wdatas_T_58099 & io_resp_s3_full_pred_0_hit) & _s3_ghv_wdatas_T_58106
       & io_resp_s3_full_pred_0_is_br_sharing & io_resp_s3_full_pred_0_hit),
    .redirect_new_bit_0_src
      (do_redirect_dup_next_bits_r_cfiUpdate_histPtr_value == 8'h5B
       & shouldShiftVec_dup_0_0 & real_br_taken_mask_dup_0_0
       | do_redirect_dup_next_bits_r_cfiUpdate_histPtr_value == 8'h5C
       & shouldShiftVec_dup_0_1 & real_br_taken_mask_dup_0_1),
    .out_res                (_ghv_write_datas_91_ppm_out_res)
  );
  PriorityMuxModule_16 ghv_write_datas_92_ppm (
    .s2_new_bit_0_sel       (_ghv_wens_92_T_1 & ~_ghv_wens_92_T_2 & ~_ghv_wens_92_T_3),
    .s2_new_bit_0_src
      (s2_ghist_ptr_dup_0_value == 8'h5C & io_resp_s2_full_pred_0_slot_valids_0
       & _s2_ghv_wdatas_T_58099 & io_resp_s2_full_pred_0_hit
       | s2_ghist_ptr_dup_0_value == 8'h5D & _s2_ghv_wdatas_T_57998
       & ~(_s2_ghv_wdatas_T_58099 & io_resp_s2_full_pred_0_hit) & _s2_ghv_wdatas_T_58106
       & io_resp_s2_full_pred_0_is_br_sharing & io_resp_s2_full_pred_0_hit),
    .s1_new_bit_0_sel
      (_ghv_wens_92_T & ~_ghv_wens_92_T_1 & ~_ghv_wens_92_T_2 & ~_ghv_wens_92_T_3),
    .s1_new_bit_0_src
      (s1_ghist_ptr_dup_0_value == 8'h5C & io_resp_s1_full_pred_0_slot_valids_0
       & (io_resp_s1_full_pred_0_slot_valids_0 & io_resp_s1_full_pred_0_br_taken_mask_0
          & io_resp_s1_full_pred_0_hit | _s1_ghv_wdatas_T_190528
          & io_resp_s1_full_pred_0_br_taken_mask_1 & io_resp_s1_full_pred_0_hit)
       & (_s1_ghv_wdatas_T_190518 & io_resp_s1_full_pred_0_hit | ~_s1_ghv_wdatas_T_190528)
       & io_resp_s1_full_pred_0_hit | s1_ghist_ptr_dup_0_value == 8'h5D
       & _s1_ghv_wdatas_T_190528 & ~(_s1_ghv_wdatas_T_190518 & io_resp_s1_full_pred_0_hit)
       & (io_resp_s1_full_pred_0_slot_valids_0 & io_resp_s1_full_pred_0_br_taken_mask_0
          & io_resp_s1_full_pred_0_hit | _s1_ghv_wdatas_T_190528
          & io_resp_s1_full_pred_0_br_taken_mask_1 & io_resp_s1_full_pred_0_hit)
       & ~(_s1_ghv_wdatas_T_190518 & io_resp_s1_full_pred_0_hit)
       & io_resp_s1_full_pred_0_hit),
    .s3_new_bit_0_sel       (_ghv_wens_92_T_2 & ~_ghv_wens_92_T_3),
    .s3_new_bit_0_src
      (s3_ghist_ptr_dup_0_value == 8'h5C & io_resp_s3_full_pred_0_slot_valids_0
       & _s3_ghv_wdatas_T_58099 & io_resp_s3_full_pred_0_hit
       | s3_ghist_ptr_dup_0_value == 8'h5D & _s3_ghv_wdatas_T_57998
       & ~(_s3_ghv_wdatas_T_58099 & io_resp_s3_full_pred_0_hit) & _s3_ghv_wdatas_T_58106
       & io_resp_s3_full_pred_0_is_br_sharing & io_resp_s3_full_pred_0_hit),
    .redirect_new_bit_0_src
      (do_redirect_dup_next_bits_r_cfiUpdate_histPtr_value == 8'h5C
       & shouldShiftVec_dup_0_0 & real_br_taken_mask_dup_0_0
       | do_redirect_dup_next_bits_r_cfiUpdate_histPtr_value == 8'h5D
       & shouldShiftVec_dup_0_1 & real_br_taken_mask_dup_0_1),
    .out_res                (_ghv_write_datas_92_ppm_out_res)
  );
  PriorityMuxModule_16 ghv_write_datas_93_ppm (
    .s2_new_bit_0_sel       (_ghv_wens_93_T_1 & ~_ghv_wens_93_T_2 & ~_ghv_wens_93_T_3),
    .s2_new_bit_0_src
      (s2_ghist_ptr_dup_0_value == 8'h5D & io_resp_s2_full_pred_0_slot_valids_0
       & _s2_ghv_wdatas_T_58099 & io_resp_s2_full_pred_0_hit
       | s2_ghist_ptr_dup_0_value == 8'h5E & _s2_ghv_wdatas_T_57998
       & ~(_s2_ghv_wdatas_T_58099 & io_resp_s2_full_pred_0_hit) & _s2_ghv_wdatas_T_58106
       & io_resp_s2_full_pred_0_is_br_sharing & io_resp_s2_full_pred_0_hit),
    .s1_new_bit_0_sel
      (_ghv_wens_93_T & ~_ghv_wens_93_T_1 & ~_ghv_wens_93_T_2 & ~_ghv_wens_93_T_3),
    .s1_new_bit_0_src
      (s1_ghist_ptr_dup_0_value == 8'h5D & io_resp_s1_full_pred_0_slot_valids_0
       & (io_resp_s1_full_pred_0_slot_valids_0 & io_resp_s1_full_pred_0_br_taken_mask_0
          & io_resp_s1_full_pred_0_hit | _s1_ghv_wdatas_T_190528
          & io_resp_s1_full_pred_0_br_taken_mask_1 & io_resp_s1_full_pred_0_hit)
       & (_s1_ghv_wdatas_T_190518 & io_resp_s1_full_pred_0_hit | ~_s1_ghv_wdatas_T_190528)
       & io_resp_s1_full_pred_0_hit | s1_ghist_ptr_dup_0_value == 8'h5E
       & _s1_ghv_wdatas_T_190528 & ~(_s1_ghv_wdatas_T_190518 & io_resp_s1_full_pred_0_hit)
       & (io_resp_s1_full_pred_0_slot_valids_0 & io_resp_s1_full_pred_0_br_taken_mask_0
          & io_resp_s1_full_pred_0_hit | _s1_ghv_wdatas_T_190528
          & io_resp_s1_full_pred_0_br_taken_mask_1 & io_resp_s1_full_pred_0_hit)
       & ~(_s1_ghv_wdatas_T_190518 & io_resp_s1_full_pred_0_hit)
       & io_resp_s1_full_pred_0_hit),
    .s3_new_bit_0_sel       (_ghv_wens_93_T_2 & ~_ghv_wens_93_T_3),
    .s3_new_bit_0_src
      (s3_ghist_ptr_dup_0_value == 8'h5D & io_resp_s3_full_pred_0_slot_valids_0
       & _s3_ghv_wdatas_T_58099 & io_resp_s3_full_pred_0_hit
       | s3_ghist_ptr_dup_0_value == 8'h5E & _s3_ghv_wdatas_T_57998
       & ~(_s3_ghv_wdatas_T_58099 & io_resp_s3_full_pred_0_hit) & _s3_ghv_wdatas_T_58106
       & io_resp_s3_full_pred_0_is_br_sharing & io_resp_s3_full_pred_0_hit),
    .redirect_new_bit_0_src
      (do_redirect_dup_next_bits_r_cfiUpdate_histPtr_value == 8'h5D
       & shouldShiftVec_dup_0_0 & real_br_taken_mask_dup_0_0
       | do_redirect_dup_next_bits_r_cfiUpdate_histPtr_value == 8'h5E
       & shouldShiftVec_dup_0_1 & real_br_taken_mask_dup_0_1),
    .out_res                (_ghv_write_datas_93_ppm_out_res)
  );
  PriorityMuxModule_16 ghv_write_datas_94_ppm (
    .s2_new_bit_0_sel       (_ghv_wens_94_T_1 & ~_ghv_wens_94_T_2 & ~_ghv_wens_94_T_3),
    .s2_new_bit_0_src
      (s2_ghist_ptr_dup_0_value == 8'h5E & io_resp_s2_full_pred_0_slot_valids_0
       & _s2_ghv_wdatas_T_58099 & io_resp_s2_full_pred_0_hit
       | s2_ghist_ptr_dup_0_value == 8'h5F & _s2_ghv_wdatas_T_57998
       & ~(_s2_ghv_wdatas_T_58099 & io_resp_s2_full_pred_0_hit) & _s2_ghv_wdatas_T_58106
       & io_resp_s2_full_pred_0_is_br_sharing & io_resp_s2_full_pred_0_hit),
    .s1_new_bit_0_sel
      (_ghv_wens_94_T & ~_ghv_wens_94_T_1 & ~_ghv_wens_94_T_2 & ~_ghv_wens_94_T_3),
    .s1_new_bit_0_src
      (s1_ghist_ptr_dup_0_value == 8'h5E & io_resp_s1_full_pred_0_slot_valids_0
       & (io_resp_s1_full_pred_0_slot_valids_0 & io_resp_s1_full_pred_0_br_taken_mask_0
          & io_resp_s1_full_pred_0_hit | _s1_ghv_wdatas_T_190528
          & io_resp_s1_full_pred_0_br_taken_mask_1 & io_resp_s1_full_pred_0_hit)
       & (_s1_ghv_wdatas_T_190518 & io_resp_s1_full_pred_0_hit | ~_s1_ghv_wdatas_T_190528)
       & io_resp_s1_full_pred_0_hit | s1_ghist_ptr_dup_0_value == 8'h5F
       & _s1_ghv_wdatas_T_190528 & ~(_s1_ghv_wdatas_T_190518 & io_resp_s1_full_pred_0_hit)
       & (io_resp_s1_full_pred_0_slot_valids_0 & io_resp_s1_full_pred_0_br_taken_mask_0
          & io_resp_s1_full_pred_0_hit | _s1_ghv_wdatas_T_190528
          & io_resp_s1_full_pred_0_br_taken_mask_1 & io_resp_s1_full_pred_0_hit)
       & ~(_s1_ghv_wdatas_T_190518 & io_resp_s1_full_pred_0_hit)
       & io_resp_s1_full_pred_0_hit),
    .s3_new_bit_0_sel       (_ghv_wens_94_T_2 & ~_ghv_wens_94_T_3),
    .s3_new_bit_0_src
      (s3_ghist_ptr_dup_0_value == 8'h5E & io_resp_s3_full_pred_0_slot_valids_0
       & _s3_ghv_wdatas_T_58099 & io_resp_s3_full_pred_0_hit
       | s3_ghist_ptr_dup_0_value == 8'h5F & _s3_ghv_wdatas_T_57998
       & ~(_s3_ghv_wdatas_T_58099 & io_resp_s3_full_pred_0_hit) & _s3_ghv_wdatas_T_58106
       & io_resp_s3_full_pred_0_is_br_sharing & io_resp_s3_full_pred_0_hit),
    .redirect_new_bit_0_src
      (do_redirect_dup_next_bits_r_cfiUpdate_histPtr_value == 8'h5E
       & shouldShiftVec_dup_0_0 & real_br_taken_mask_dup_0_0
       | do_redirect_dup_next_bits_r_cfiUpdate_histPtr_value == 8'h5F
       & shouldShiftVec_dup_0_1 & real_br_taken_mask_dup_0_1),
    .out_res                (_ghv_write_datas_94_ppm_out_res)
  );
  PriorityMuxModule_16 ghv_write_datas_95_ppm (
    .s2_new_bit_0_sel       (_ghv_wens_95_T_1 & ~_ghv_wens_95_T_2 & ~_ghv_wens_95_T_3),
    .s2_new_bit_0_src
      (s2_ghist_ptr_dup_0_value == 8'h5F & io_resp_s2_full_pred_0_slot_valids_0
       & _s2_ghv_wdatas_T_58099 & io_resp_s2_full_pred_0_hit
       | s2_ghist_ptr_dup_0_value == 8'h60 & _s2_ghv_wdatas_T_57998
       & ~(_s2_ghv_wdatas_T_58099 & io_resp_s2_full_pred_0_hit) & _s2_ghv_wdatas_T_58106
       & io_resp_s2_full_pred_0_is_br_sharing & io_resp_s2_full_pred_0_hit),
    .s1_new_bit_0_sel
      (_ghv_wens_95_T & ~_ghv_wens_95_T_1 & ~_ghv_wens_95_T_2 & ~_ghv_wens_95_T_3),
    .s1_new_bit_0_src
      (s1_ghist_ptr_dup_0_value == 8'h5F & io_resp_s1_full_pred_0_slot_valids_0
       & (io_resp_s1_full_pred_0_slot_valids_0 & io_resp_s1_full_pred_0_br_taken_mask_0
          & io_resp_s1_full_pred_0_hit | _s1_ghv_wdatas_T_190528
          & io_resp_s1_full_pred_0_br_taken_mask_1 & io_resp_s1_full_pred_0_hit)
       & (_s1_ghv_wdatas_T_190518 & io_resp_s1_full_pred_0_hit | ~_s1_ghv_wdatas_T_190528)
       & io_resp_s1_full_pred_0_hit | s1_ghist_ptr_dup_0_value == 8'h60
       & _s1_ghv_wdatas_T_190528 & ~(_s1_ghv_wdatas_T_190518 & io_resp_s1_full_pred_0_hit)
       & (io_resp_s1_full_pred_0_slot_valids_0 & io_resp_s1_full_pred_0_br_taken_mask_0
          & io_resp_s1_full_pred_0_hit | _s1_ghv_wdatas_T_190528
          & io_resp_s1_full_pred_0_br_taken_mask_1 & io_resp_s1_full_pred_0_hit)
       & ~(_s1_ghv_wdatas_T_190518 & io_resp_s1_full_pred_0_hit)
       & io_resp_s1_full_pred_0_hit),
    .s3_new_bit_0_sel       (_ghv_wens_95_T_2 & ~_ghv_wens_95_T_3),
    .s3_new_bit_0_src
      (s3_ghist_ptr_dup_0_value == 8'h5F & io_resp_s3_full_pred_0_slot_valids_0
       & _s3_ghv_wdatas_T_58099 & io_resp_s3_full_pred_0_hit
       | s3_ghist_ptr_dup_0_value == 8'h60 & _s3_ghv_wdatas_T_57998
       & ~(_s3_ghv_wdatas_T_58099 & io_resp_s3_full_pred_0_hit) & _s3_ghv_wdatas_T_58106
       & io_resp_s3_full_pred_0_is_br_sharing & io_resp_s3_full_pred_0_hit),
    .redirect_new_bit_0_src
      (do_redirect_dup_next_bits_r_cfiUpdate_histPtr_value == 8'h5F
       & shouldShiftVec_dup_0_0 & real_br_taken_mask_dup_0_0
       | do_redirect_dup_next_bits_r_cfiUpdate_histPtr_value == 8'h60
       & shouldShiftVec_dup_0_1 & real_br_taken_mask_dup_0_1),
    .out_res                (_ghv_write_datas_95_ppm_out_res)
  );
  PriorityMuxModule_16 ghv_write_datas_96_ppm (
    .s2_new_bit_0_sel       (_ghv_wens_96_T_1 & ~_ghv_wens_96_T_2 & ~_ghv_wens_96_T_3),
    .s2_new_bit_0_src
      (s2_ghist_ptr_dup_0_value == 8'h60 & io_resp_s2_full_pred_0_slot_valids_0
       & _s2_ghv_wdatas_T_58099 & io_resp_s2_full_pred_0_hit
       | s2_ghist_ptr_dup_0_value == 8'h61 & _s2_ghv_wdatas_T_57998
       & ~(_s2_ghv_wdatas_T_58099 & io_resp_s2_full_pred_0_hit) & _s2_ghv_wdatas_T_58106
       & io_resp_s2_full_pred_0_is_br_sharing & io_resp_s2_full_pred_0_hit),
    .s1_new_bit_0_sel
      (_ghv_wens_96_T & ~_ghv_wens_96_T_1 & ~_ghv_wens_96_T_2 & ~_ghv_wens_96_T_3),
    .s1_new_bit_0_src
      (s1_ghist_ptr_dup_0_value == 8'h60 & io_resp_s1_full_pred_0_slot_valids_0
       & (io_resp_s1_full_pred_0_slot_valids_0 & io_resp_s1_full_pred_0_br_taken_mask_0
          & io_resp_s1_full_pred_0_hit | _s1_ghv_wdatas_T_190528
          & io_resp_s1_full_pred_0_br_taken_mask_1 & io_resp_s1_full_pred_0_hit)
       & (_s1_ghv_wdatas_T_190518 & io_resp_s1_full_pred_0_hit | ~_s1_ghv_wdatas_T_190528)
       & io_resp_s1_full_pred_0_hit | s1_ghist_ptr_dup_0_value == 8'h61
       & _s1_ghv_wdatas_T_190528 & ~(_s1_ghv_wdatas_T_190518 & io_resp_s1_full_pred_0_hit)
       & (io_resp_s1_full_pred_0_slot_valids_0 & io_resp_s1_full_pred_0_br_taken_mask_0
          & io_resp_s1_full_pred_0_hit | _s1_ghv_wdatas_T_190528
          & io_resp_s1_full_pred_0_br_taken_mask_1 & io_resp_s1_full_pred_0_hit)
       & ~(_s1_ghv_wdatas_T_190518 & io_resp_s1_full_pred_0_hit)
       & io_resp_s1_full_pred_0_hit),
    .s3_new_bit_0_sel       (_ghv_wens_96_T_2 & ~_ghv_wens_96_T_3),
    .s3_new_bit_0_src
      (s3_ghist_ptr_dup_0_value == 8'h60 & io_resp_s3_full_pred_0_slot_valids_0
       & _s3_ghv_wdatas_T_58099 & io_resp_s3_full_pred_0_hit
       | s3_ghist_ptr_dup_0_value == 8'h61 & _s3_ghv_wdatas_T_57998
       & ~(_s3_ghv_wdatas_T_58099 & io_resp_s3_full_pred_0_hit) & _s3_ghv_wdatas_T_58106
       & io_resp_s3_full_pred_0_is_br_sharing & io_resp_s3_full_pred_0_hit),
    .redirect_new_bit_0_src
      (do_redirect_dup_next_bits_r_cfiUpdate_histPtr_value == 8'h60
       & shouldShiftVec_dup_0_0 & real_br_taken_mask_dup_0_0
       | do_redirect_dup_next_bits_r_cfiUpdate_histPtr_value == 8'h61
       & shouldShiftVec_dup_0_1 & real_br_taken_mask_dup_0_1),
    .out_res                (_ghv_write_datas_96_ppm_out_res)
  );
  PriorityMuxModule_16 ghv_write_datas_97_ppm (
    .s2_new_bit_0_sel       (_ghv_wens_97_T_1 & ~_ghv_wens_97_T_2 & ~_ghv_wens_97_T_3),
    .s2_new_bit_0_src
      (s2_ghist_ptr_dup_0_value == 8'h61 & io_resp_s2_full_pred_0_slot_valids_0
       & _s2_ghv_wdatas_T_58099 & io_resp_s2_full_pred_0_hit
       | s2_ghist_ptr_dup_0_value == 8'h62 & _s2_ghv_wdatas_T_57998
       & ~(_s2_ghv_wdatas_T_58099 & io_resp_s2_full_pred_0_hit) & _s2_ghv_wdatas_T_58106
       & io_resp_s2_full_pred_0_is_br_sharing & io_resp_s2_full_pred_0_hit),
    .s1_new_bit_0_sel
      (_ghv_wens_97_T & ~_ghv_wens_97_T_1 & ~_ghv_wens_97_T_2 & ~_ghv_wens_97_T_3),
    .s1_new_bit_0_src
      (s1_ghist_ptr_dup_0_value == 8'h61 & io_resp_s1_full_pred_0_slot_valids_0
       & (io_resp_s1_full_pred_0_slot_valids_0 & io_resp_s1_full_pred_0_br_taken_mask_0
          & io_resp_s1_full_pred_0_hit | _s1_ghv_wdatas_T_190528
          & io_resp_s1_full_pred_0_br_taken_mask_1 & io_resp_s1_full_pred_0_hit)
       & (_s1_ghv_wdatas_T_190518 & io_resp_s1_full_pred_0_hit | ~_s1_ghv_wdatas_T_190528)
       & io_resp_s1_full_pred_0_hit | s1_ghist_ptr_dup_0_value == 8'h62
       & _s1_ghv_wdatas_T_190528 & ~(_s1_ghv_wdatas_T_190518 & io_resp_s1_full_pred_0_hit)
       & (io_resp_s1_full_pred_0_slot_valids_0 & io_resp_s1_full_pred_0_br_taken_mask_0
          & io_resp_s1_full_pred_0_hit | _s1_ghv_wdatas_T_190528
          & io_resp_s1_full_pred_0_br_taken_mask_1 & io_resp_s1_full_pred_0_hit)
       & ~(_s1_ghv_wdatas_T_190518 & io_resp_s1_full_pred_0_hit)
       & io_resp_s1_full_pred_0_hit),
    .s3_new_bit_0_sel       (_ghv_wens_97_T_2 & ~_ghv_wens_97_T_3),
    .s3_new_bit_0_src
      (s3_ghist_ptr_dup_0_value == 8'h61 & io_resp_s3_full_pred_0_slot_valids_0
       & _s3_ghv_wdatas_T_58099 & io_resp_s3_full_pred_0_hit
       | s3_ghist_ptr_dup_0_value == 8'h62 & _s3_ghv_wdatas_T_57998
       & ~(_s3_ghv_wdatas_T_58099 & io_resp_s3_full_pred_0_hit) & _s3_ghv_wdatas_T_58106
       & io_resp_s3_full_pred_0_is_br_sharing & io_resp_s3_full_pred_0_hit),
    .redirect_new_bit_0_src
      (do_redirect_dup_next_bits_r_cfiUpdate_histPtr_value == 8'h61
       & shouldShiftVec_dup_0_0 & real_br_taken_mask_dup_0_0
       | do_redirect_dup_next_bits_r_cfiUpdate_histPtr_value == 8'h62
       & shouldShiftVec_dup_0_1 & real_br_taken_mask_dup_0_1),
    .out_res                (_ghv_write_datas_97_ppm_out_res)
  );
  PriorityMuxModule_16 ghv_write_datas_98_ppm (
    .s2_new_bit_0_sel       (_ghv_wens_98_T_1 & ~_ghv_wens_98_T_2 & ~_ghv_wens_98_T_3),
    .s2_new_bit_0_src
      (s2_ghist_ptr_dup_0_value == 8'h62 & io_resp_s2_full_pred_0_slot_valids_0
       & _s2_ghv_wdatas_T_58099 & io_resp_s2_full_pred_0_hit
       | s2_ghist_ptr_dup_0_value == 8'h63 & _s2_ghv_wdatas_T_57998
       & ~(_s2_ghv_wdatas_T_58099 & io_resp_s2_full_pred_0_hit) & _s2_ghv_wdatas_T_58106
       & io_resp_s2_full_pred_0_is_br_sharing & io_resp_s2_full_pred_0_hit),
    .s1_new_bit_0_sel
      (_ghv_wens_98_T & ~_ghv_wens_98_T_1 & ~_ghv_wens_98_T_2 & ~_ghv_wens_98_T_3),
    .s1_new_bit_0_src
      (s1_ghist_ptr_dup_0_value == 8'h62 & io_resp_s1_full_pred_0_slot_valids_0
       & (io_resp_s1_full_pred_0_slot_valids_0 & io_resp_s1_full_pred_0_br_taken_mask_0
          & io_resp_s1_full_pred_0_hit | _s1_ghv_wdatas_T_190528
          & io_resp_s1_full_pred_0_br_taken_mask_1 & io_resp_s1_full_pred_0_hit)
       & (_s1_ghv_wdatas_T_190518 & io_resp_s1_full_pred_0_hit | ~_s1_ghv_wdatas_T_190528)
       & io_resp_s1_full_pred_0_hit | s1_ghist_ptr_dup_0_value == 8'h63
       & _s1_ghv_wdatas_T_190528 & ~(_s1_ghv_wdatas_T_190518 & io_resp_s1_full_pred_0_hit)
       & (io_resp_s1_full_pred_0_slot_valids_0 & io_resp_s1_full_pred_0_br_taken_mask_0
          & io_resp_s1_full_pred_0_hit | _s1_ghv_wdatas_T_190528
          & io_resp_s1_full_pred_0_br_taken_mask_1 & io_resp_s1_full_pred_0_hit)
       & ~(_s1_ghv_wdatas_T_190518 & io_resp_s1_full_pred_0_hit)
       & io_resp_s1_full_pred_0_hit),
    .s3_new_bit_0_sel       (_ghv_wens_98_T_2 & ~_ghv_wens_98_T_3),
    .s3_new_bit_0_src
      (s3_ghist_ptr_dup_0_value == 8'h62 & io_resp_s3_full_pred_0_slot_valids_0
       & _s3_ghv_wdatas_T_58099 & io_resp_s3_full_pred_0_hit
       | s3_ghist_ptr_dup_0_value == 8'h63 & _s3_ghv_wdatas_T_57998
       & ~(_s3_ghv_wdatas_T_58099 & io_resp_s3_full_pred_0_hit) & _s3_ghv_wdatas_T_58106
       & io_resp_s3_full_pred_0_is_br_sharing & io_resp_s3_full_pred_0_hit),
    .redirect_new_bit_0_src
      (do_redirect_dup_next_bits_r_cfiUpdate_histPtr_value == 8'h62
       & shouldShiftVec_dup_0_0 & real_br_taken_mask_dup_0_0
       | do_redirect_dup_next_bits_r_cfiUpdate_histPtr_value == 8'h63
       & shouldShiftVec_dup_0_1 & real_br_taken_mask_dup_0_1),
    .out_res                (_ghv_write_datas_98_ppm_out_res)
  );
  PriorityMuxModule_16 ghv_write_datas_99_ppm (
    .s2_new_bit_0_sel       (_ghv_wens_99_T_1 & ~_ghv_wens_99_T_2 & ~_ghv_wens_99_T_3),
    .s2_new_bit_0_src
      (s2_ghist_ptr_dup_0_value == 8'h63 & io_resp_s2_full_pred_0_slot_valids_0
       & _s2_ghv_wdatas_T_58099 & io_resp_s2_full_pred_0_hit
       | s2_ghist_ptr_dup_0_value == 8'h64 & _s2_ghv_wdatas_T_57998
       & ~(_s2_ghv_wdatas_T_58099 & io_resp_s2_full_pred_0_hit) & _s2_ghv_wdatas_T_58106
       & io_resp_s2_full_pred_0_is_br_sharing & io_resp_s2_full_pred_0_hit),
    .s1_new_bit_0_sel
      (_ghv_wens_99_T & ~_ghv_wens_99_T_1 & ~_ghv_wens_99_T_2 & ~_ghv_wens_99_T_3),
    .s1_new_bit_0_src
      (s1_ghist_ptr_dup_0_value == 8'h63 & io_resp_s1_full_pred_0_slot_valids_0
       & (io_resp_s1_full_pred_0_slot_valids_0 & io_resp_s1_full_pred_0_br_taken_mask_0
          & io_resp_s1_full_pred_0_hit | _s1_ghv_wdatas_T_190528
          & io_resp_s1_full_pred_0_br_taken_mask_1 & io_resp_s1_full_pred_0_hit)
       & (_s1_ghv_wdatas_T_190518 & io_resp_s1_full_pred_0_hit | ~_s1_ghv_wdatas_T_190528)
       & io_resp_s1_full_pred_0_hit | s1_ghist_ptr_dup_0_value == 8'h64
       & _s1_ghv_wdatas_T_190528 & ~(_s1_ghv_wdatas_T_190518 & io_resp_s1_full_pred_0_hit)
       & (io_resp_s1_full_pred_0_slot_valids_0 & io_resp_s1_full_pred_0_br_taken_mask_0
          & io_resp_s1_full_pred_0_hit | _s1_ghv_wdatas_T_190528
          & io_resp_s1_full_pred_0_br_taken_mask_1 & io_resp_s1_full_pred_0_hit)
       & ~(_s1_ghv_wdatas_T_190518 & io_resp_s1_full_pred_0_hit)
       & io_resp_s1_full_pred_0_hit),
    .s3_new_bit_0_sel       (_ghv_wens_99_T_2 & ~_ghv_wens_99_T_3),
    .s3_new_bit_0_src
      (s3_ghist_ptr_dup_0_value == 8'h63 & io_resp_s3_full_pred_0_slot_valids_0
       & _s3_ghv_wdatas_T_58099 & io_resp_s3_full_pred_0_hit
       | s3_ghist_ptr_dup_0_value == 8'h64 & _s3_ghv_wdatas_T_57998
       & ~(_s3_ghv_wdatas_T_58099 & io_resp_s3_full_pred_0_hit) & _s3_ghv_wdatas_T_58106
       & io_resp_s3_full_pred_0_is_br_sharing & io_resp_s3_full_pred_0_hit),
    .redirect_new_bit_0_src
      (do_redirect_dup_next_bits_r_cfiUpdate_histPtr_value == 8'h63
       & shouldShiftVec_dup_0_0 & real_br_taken_mask_dup_0_0
       | do_redirect_dup_next_bits_r_cfiUpdate_histPtr_value == 8'h64
       & shouldShiftVec_dup_0_1 & real_br_taken_mask_dup_0_1),
    .out_res                (_ghv_write_datas_99_ppm_out_res)
  );
  PriorityMuxModule_16 ghv_write_datas_100_ppm (
    .s2_new_bit_0_sel       (_ghv_wens_100_T_1 & ~_ghv_wens_100_T_2 & ~_ghv_wens_100_T_3),
    .s2_new_bit_0_src
      (s2_ghist_ptr_dup_0_value == 8'h64 & io_resp_s2_full_pred_0_slot_valids_0
       & _s2_ghv_wdatas_T_58099 & io_resp_s2_full_pred_0_hit
       | s2_ghist_ptr_dup_0_value == 8'h65 & _s2_ghv_wdatas_T_57998
       & ~(_s2_ghv_wdatas_T_58099 & io_resp_s2_full_pred_0_hit) & _s2_ghv_wdatas_T_58106
       & io_resp_s2_full_pred_0_is_br_sharing & io_resp_s2_full_pred_0_hit),
    .s1_new_bit_0_sel
      (_ghv_wens_100_T & ~_ghv_wens_100_T_1 & ~_ghv_wens_100_T_2 & ~_ghv_wens_100_T_3),
    .s1_new_bit_0_src
      (s1_ghist_ptr_dup_0_value == 8'h64 & io_resp_s1_full_pred_0_slot_valids_0
       & (io_resp_s1_full_pred_0_slot_valids_0 & io_resp_s1_full_pred_0_br_taken_mask_0
          & io_resp_s1_full_pred_0_hit | _s1_ghv_wdatas_T_190528
          & io_resp_s1_full_pred_0_br_taken_mask_1 & io_resp_s1_full_pred_0_hit)
       & (_s1_ghv_wdatas_T_190518 & io_resp_s1_full_pred_0_hit | ~_s1_ghv_wdatas_T_190528)
       & io_resp_s1_full_pred_0_hit | s1_ghist_ptr_dup_0_value == 8'h65
       & _s1_ghv_wdatas_T_190528 & ~(_s1_ghv_wdatas_T_190518 & io_resp_s1_full_pred_0_hit)
       & (io_resp_s1_full_pred_0_slot_valids_0 & io_resp_s1_full_pred_0_br_taken_mask_0
          & io_resp_s1_full_pred_0_hit | _s1_ghv_wdatas_T_190528
          & io_resp_s1_full_pred_0_br_taken_mask_1 & io_resp_s1_full_pred_0_hit)
       & ~(_s1_ghv_wdatas_T_190518 & io_resp_s1_full_pred_0_hit)
       & io_resp_s1_full_pred_0_hit),
    .s3_new_bit_0_sel       (_ghv_wens_100_T_2 & ~_ghv_wens_100_T_3),
    .s3_new_bit_0_src
      (s3_ghist_ptr_dup_0_value == 8'h64 & io_resp_s3_full_pred_0_slot_valids_0
       & _s3_ghv_wdatas_T_58099 & io_resp_s3_full_pred_0_hit
       | s3_ghist_ptr_dup_0_value == 8'h65 & _s3_ghv_wdatas_T_57998
       & ~(_s3_ghv_wdatas_T_58099 & io_resp_s3_full_pred_0_hit) & _s3_ghv_wdatas_T_58106
       & io_resp_s3_full_pred_0_is_br_sharing & io_resp_s3_full_pred_0_hit),
    .redirect_new_bit_0_src
      (do_redirect_dup_next_bits_r_cfiUpdate_histPtr_value == 8'h64
       & shouldShiftVec_dup_0_0 & real_br_taken_mask_dup_0_0
       | do_redirect_dup_next_bits_r_cfiUpdate_histPtr_value == 8'h65
       & shouldShiftVec_dup_0_1 & real_br_taken_mask_dup_0_1),
    .out_res                (_ghv_write_datas_100_ppm_out_res)
  );
  PriorityMuxModule_16 ghv_write_datas_101_ppm (
    .s2_new_bit_0_sel       (_ghv_wens_101_T_1 & ~_ghv_wens_101_T_2 & ~_ghv_wens_101_T_3),
    .s2_new_bit_0_src
      (s2_ghist_ptr_dup_0_value == 8'h65 & io_resp_s2_full_pred_0_slot_valids_0
       & _s2_ghv_wdatas_T_58099 & io_resp_s2_full_pred_0_hit
       | s2_ghist_ptr_dup_0_value == 8'h66 & _s2_ghv_wdatas_T_57998
       & ~(_s2_ghv_wdatas_T_58099 & io_resp_s2_full_pred_0_hit) & _s2_ghv_wdatas_T_58106
       & io_resp_s2_full_pred_0_is_br_sharing & io_resp_s2_full_pred_0_hit),
    .s1_new_bit_0_sel
      (_ghv_wens_101_T & ~_ghv_wens_101_T_1 & ~_ghv_wens_101_T_2 & ~_ghv_wens_101_T_3),
    .s1_new_bit_0_src
      (s1_ghist_ptr_dup_0_value == 8'h65 & io_resp_s1_full_pred_0_slot_valids_0
       & (io_resp_s1_full_pred_0_slot_valids_0 & io_resp_s1_full_pred_0_br_taken_mask_0
          & io_resp_s1_full_pred_0_hit | _s1_ghv_wdatas_T_190528
          & io_resp_s1_full_pred_0_br_taken_mask_1 & io_resp_s1_full_pred_0_hit)
       & (_s1_ghv_wdatas_T_190518 & io_resp_s1_full_pred_0_hit | ~_s1_ghv_wdatas_T_190528)
       & io_resp_s1_full_pred_0_hit | s1_ghist_ptr_dup_0_value == 8'h66
       & _s1_ghv_wdatas_T_190528 & ~(_s1_ghv_wdatas_T_190518 & io_resp_s1_full_pred_0_hit)
       & (io_resp_s1_full_pred_0_slot_valids_0 & io_resp_s1_full_pred_0_br_taken_mask_0
          & io_resp_s1_full_pred_0_hit | _s1_ghv_wdatas_T_190528
          & io_resp_s1_full_pred_0_br_taken_mask_1 & io_resp_s1_full_pred_0_hit)
       & ~(_s1_ghv_wdatas_T_190518 & io_resp_s1_full_pred_0_hit)
       & io_resp_s1_full_pred_0_hit),
    .s3_new_bit_0_sel       (_ghv_wens_101_T_2 & ~_ghv_wens_101_T_3),
    .s3_new_bit_0_src
      (s3_ghist_ptr_dup_0_value == 8'h65 & io_resp_s3_full_pred_0_slot_valids_0
       & _s3_ghv_wdatas_T_58099 & io_resp_s3_full_pred_0_hit
       | s3_ghist_ptr_dup_0_value == 8'h66 & _s3_ghv_wdatas_T_57998
       & ~(_s3_ghv_wdatas_T_58099 & io_resp_s3_full_pred_0_hit) & _s3_ghv_wdatas_T_58106
       & io_resp_s3_full_pred_0_is_br_sharing & io_resp_s3_full_pred_0_hit),
    .redirect_new_bit_0_src
      (do_redirect_dup_next_bits_r_cfiUpdate_histPtr_value == 8'h65
       & shouldShiftVec_dup_0_0 & real_br_taken_mask_dup_0_0
       | do_redirect_dup_next_bits_r_cfiUpdate_histPtr_value == 8'h66
       & shouldShiftVec_dup_0_1 & real_br_taken_mask_dup_0_1),
    .out_res                (_ghv_write_datas_101_ppm_out_res)
  );
  PriorityMuxModule_16 ghv_write_datas_102_ppm (
    .s2_new_bit_0_sel       (_ghv_wens_102_T_1 & ~_ghv_wens_102_T_2 & ~_ghv_wens_102_T_3),
    .s2_new_bit_0_src
      (s2_ghist_ptr_dup_0_value == 8'h66 & io_resp_s2_full_pred_0_slot_valids_0
       & _s2_ghv_wdatas_T_58099 & io_resp_s2_full_pred_0_hit
       | s2_ghist_ptr_dup_0_value == 8'h67 & _s2_ghv_wdatas_T_57998
       & ~(_s2_ghv_wdatas_T_58099 & io_resp_s2_full_pred_0_hit) & _s2_ghv_wdatas_T_58106
       & io_resp_s2_full_pred_0_is_br_sharing & io_resp_s2_full_pred_0_hit),
    .s1_new_bit_0_sel
      (_ghv_wens_102_T & ~_ghv_wens_102_T_1 & ~_ghv_wens_102_T_2 & ~_ghv_wens_102_T_3),
    .s1_new_bit_0_src
      (s1_ghist_ptr_dup_0_value == 8'h66 & io_resp_s1_full_pred_0_slot_valids_0
       & (io_resp_s1_full_pred_0_slot_valids_0 & io_resp_s1_full_pred_0_br_taken_mask_0
          & io_resp_s1_full_pred_0_hit | _s1_ghv_wdatas_T_190528
          & io_resp_s1_full_pred_0_br_taken_mask_1 & io_resp_s1_full_pred_0_hit)
       & (_s1_ghv_wdatas_T_190518 & io_resp_s1_full_pred_0_hit | ~_s1_ghv_wdatas_T_190528)
       & io_resp_s1_full_pred_0_hit | s1_ghist_ptr_dup_0_value == 8'h67
       & _s1_ghv_wdatas_T_190528 & ~(_s1_ghv_wdatas_T_190518 & io_resp_s1_full_pred_0_hit)
       & (io_resp_s1_full_pred_0_slot_valids_0 & io_resp_s1_full_pred_0_br_taken_mask_0
          & io_resp_s1_full_pred_0_hit | _s1_ghv_wdatas_T_190528
          & io_resp_s1_full_pred_0_br_taken_mask_1 & io_resp_s1_full_pred_0_hit)
       & ~(_s1_ghv_wdatas_T_190518 & io_resp_s1_full_pred_0_hit)
       & io_resp_s1_full_pred_0_hit),
    .s3_new_bit_0_sel       (_ghv_wens_102_T_2 & ~_ghv_wens_102_T_3),
    .s3_new_bit_0_src
      (s3_ghist_ptr_dup_0_value == 8'h66 & io_resp_s3_full_pred_0_slot_valids_0
       & _s3_ghv_wdatas_T_58099 & io_resp_s3_full_pred_0_hit
       | s3_ghist_ptr_dup_0_value == 8'h67 & _s3_ghv_wdatas_T_57998
       & ~(_s3_ghv_wdatas_T_58099 & io_resp_s3_full_pred_0_hit) & _s3_ghv_wdatas_T_58106
       & io_resp_s3_full_pred_0_is_br_sharing & io_resp_s3_full_pred_0_hit),
    .redirect_new_bit_0_src
      (do_redirect_dup_next_bits_r_cfiUpdate_histPtr_value == 8'h66
       & shouldShiftVec_dup_0_0 & real_br_taken_mask_dup_0_0
       | do_redirect_dup_next_bits_r_cfiUpdate_histPtr_value == 8'h67
       & shouldShiftVec_dup_0_1 & real_br_taken_mask_dup_0_1),
    .out_res                (_ghv_write_datas_102_ppm_out_res)
  );
  PriorityMuxModule_16 ghv_write_datas_103_ppm (
    .s2_new_bit_0_sel       (_ghv_wens_103_T_1 & ~_ghv_wens_103_T_2 & ~_ghv_wens_103_T_3),
    .s2_new_bit_0_src
      (s2_ghist_ptr_dup_0_value == 8'h67 & io_resp_s2_full_pred_0_slot_valids_0
       & _s2_ghv_wdatas_T_58099 & io_resp_s2_full_pred_0_hit
       | s2_ghist_ptr_dup_0_value == 8'h68 & _s2_ghv_wdatas_T_57998
       & ~(_s2_ghv_wdatas_T_58099 & io_resp_s2_full_pred_0_hit) & _s2_ghv_wdatas_T_58106
       & io_resp_s2_full_pred_0_is_br_sharing & io_resp_s2_full_pred_0_hit),
    .s1_new_bit_0_sel
      (_ghv_wens_103_T & ~_ghv_wens_103_T_1 & ~_ghv_wens_103_T_2 & ~_ghv_wens_103_T_3),
    .s1_new_bit_0_src
      (s1_ghist_ptr_dup_0_value == 8'h67 & io_resp_s1_full_pred_0_slot_valids_0
       & (io_resp_s1_full_pred_0_slot_valids_0 & io_resp_s1_full_pred_0_br_taken_mask_0
          & io_resp_s1_full_pred_0_hit | _s1_ghv_wdatas_T_190528
          & io_resp_s1_full_pred_0_br_taken_mask_1 & io_resp_s1_full_pred_0_hit)
       & (_s1_ghv_wdatas_T_190518 & io_resp_s1_full_pred_0_hit | ~_s1_ghv_wdatas_T_190528)
       & io_resp_s1_full_pred_0_hit | s1_ghist_ptr_dup_0_value == 8'h68
       & _s1_ghv_wdatas_T_190528 & ~(_s1_ghv_wdatas_T_190518 & io_resp_s1_full_pred_0_hit)
       & (io_resp_s1_full_pred_0_slot_valids_0 & io_resp_s1_full_pred_0_br_taken_mask_0
          & io_resp_s1_full_pred_0_hit | _s1_ghv_wdatas_T_190528
          & io_resp_s1_full_pred_0_br_taken_mask_1 & io_resp_s1_full_pred_0_hit)
       & ~(_s1_ghv_wdatas_T_190518 & io_resp_s1_full_pred_0_hit)
       & io_resp_s1_full_pred_0_hit),
    .s3_new_bit_0_sel       (_ghv_wens_103_T_2 & ~_ghv_wens_103_T_3),
    .s3_new_bit_0_src
      (s3_ghist_ptr_dup_0_value == 8'h67 & io_resp_s3_full_pred_0_slot_valids_0
       & _s3_ghv_wdatas_T_58099 & io_resp_s3_full_pred_0_hit
       | s3_ghist_ptr_dup_0_value == 8'h68 & _s3_ghv_wdatas_T_57998
       & ~(_s3_ghv_wdatas_T_58099 & io_resp_s3_full_pred_0_hit) & _s3_ghv_wdatas_T_58106
       & io_resp_s3_full_pred_0_is_br_sharing & io_resp_s3_full_pred_0_hit),
    .redirect_new_bit_0_src
      (do_redirect_dup_next_bits_r_cfiUpdate_histPtr_value == 8'h67
       & shouldShiftVec_dup_0_0 & real_br_taken_mask_dup_0_0
       | do_redirect_dup_next_bits_r_cfiUpdate_histPtr_value == 8'h68
       & shouldShiftVec_dup_0_1 & real_br_taken_mask_dup_0_1),
    .out_res                (_ghv_write_datas_103_ppm_out_res)
  );
  PriorityMuxModule_16 ghv_write_datas_104_ppm (
    .s2_new_bit_0_sel       (_ghv_wens_104_T_1 & ~_ghv_wens_104_T_2 & ~_ghv_wens_104_T_3),
    .s2_new_bit_0_src
      (s2_ghist_ptr_dup_0_value == 8'h68 & io_resp_s2_full_pred_0_slot_valids_0
       & _s2_ghv_wdatas_T_58099 & io_resp_s2_full_pred_0_hit
       | s2_ghist_ptr_dup_0_value == 8'h69 & _s2_ghv_wdatas_T_57998
       & ~(_s2_ghv_wdatas_T_58099 & io_resp_s2_full_pred_0_hit) & _s2_ghv_wdatas_T_58106
       & io_resp_s2_full_pred_0_is_br_sharing & io_resp_s2_full_pred_0_hit),
    .s1_new_bit_0_sel
      (_ghv_wens_104_T & ~_ghv_wens_104_T_1 & ~_ghv_wens_104_T_2 & ~_ghv_wens_104_T_3),
    .s1_new_bit_0_src
      (s1_ghist_ptr_dup_0_value == 8'h68 & io_resp_s1_full_pred_0_slot_valids_0
       & (io_resp_s1_full_pred_0_slot_valids_0 & io_resp_s1_full_pred_0_br_taken_mask_0
          & io_resp_s1_full_pred_0_hit | _s1_ghv_wdatas_T_190528
          & io_resp_s1_full_pred_0_br_taken_mask_1 & io_resp_s1_full_pred_0_hit)
       & (_s1_ghv_wdatas_T_190518 & io_resp_s1_full_pred_0_hit | ~_s1_ghv_wdatas_T_190528)
       & io_resp_s1_full_pred_0_hit | s1_ghist_ptr_dup_0_value == 8'h69
       & _s1_ghv_wdatas_T_190528 & ~(_s1_ghv_wdatas_T_190518 & io_resp_s1_full_pred_0_hit)
       & (io_resp_s1_full_pred_0_slot_valids_0 & io_resp_s1_full_pred_0_br_taken_mask_0
          & io_resp_s1_full_pred_0_hit | _s1_ghv_wdatas_T_190528
          & io_resp_s1_full_pred_0_br_taken_mask_1 & io_resp_s1_full_pred_0_hit)
       & ~(_s1_ghv_wdatas_T_190518 & io_resp_s1_full_pred_0_hit)
       & io_resp_s1_full_pred_0_hit),
    .s3_new_bit_0_sel       (_ghv_wens_104_T_2 & ~_ghv_wens_104_T_3),
    .s3_new_bit_0_src
      (s3_ghist_ptr_dup_0_value == 8'h68 & io_resp_s3_full_pred_0_slot_valids_0
       & _s3_ghv_wdatas_T_58099 & io_resp_s3_full_pred_0_hit
       | s3_ghist_ptr_dup_0_value == 8'h69 & _s3_ghv_wdatas_T_57998
       & ~(_s3_ghv_wdatas_T_58099 & io_resp_s3_full_pred_0_hit) & _s3_ghv_wdatas_T_58106
       & io_resp_s3_full_pred_0_is_br_sharing & io_resp_s3_full_pred_0_hit),
    .redirect_new_bit_0_src
      (do_redirect_dup_next_bits_r_cfiUpdate_histPtr_value == 8'h68
       & shouldShiftVec_dup_0_0 & real_br_taken_mask_dup_0_0
       | do_redirect_dup_next_bits_r_cfiUpdate_histPtr_value == 8'h69
       & shouldShiftVec_dup_0_1 & real_br_taken_mask_dup_0_1),
    .out_res                (_ghv_write_datas_104_ppm_out_res)
  );
  PriorityMuxModule_16 ghv_write_datas_105_ppm (
    .s2_new_bit_0_sel       (_ghv_wens_105_T_1 & ~_ghv_wens_105_T_2 & ~_ghv_wens_105_T_3),
    .s2_new_bit_0_src
      (s2_ghist_ptr_dup_0_value == 8'h69 & io_resp_s2_full_pred_0_slot_valids_0
       & _s2_ghv_wdatas_T_58099 & io_resp_s2_full_pred_0_hit
       | s2_ghist_ptr_dup_0_value == 8'h6A & _s2_ghv_wdatas_T_57998
       & ~(_s2_ghv_wdatas_T_58099 & io_resp_s2_full_pred_0_hit) & _s2_ghv_wdatas_T_58106
       & io_resp_s2_full_pred_0_is_br_sharing & io_resp_s2_full_pred_0_hit),
    .s1_new_bit_0_sel
      (_ghv_wens_105_T & ~_ghv_wens_105_T_1 & ~_ghv_wens_105_T_2 & ~_ghv_wens_105_T_3),
    .s1_new_bit_0_src
      (s1_ghist_ptr_dup_0_value == 8'h69 & io_resp_s1_full_pred_0_slot_valids_0
       & (io_resp_s1_full_pred_0_slot_valids_0 & io_resp_s1_full_pred_0_br_taken_mask_0
          & io_resp_s1_full_pred_0_hit | _s1_ghv_wdatas_T_190528
          & io_resp_s1_full_pred_0_br_taken_mask_1 & io_resp_s1_full_pred_0_hit)
       & (_s1_ghv_wdatas_T_190518 & io_resp_s1_full_pred_0_hit | ~_s1_ghv_wdatas_T_190528)
       & io_resp_s1_full_pred_0_hit | s1_ghist_ptr_dup_0_value == 8'h6A
       & _s1_ghv_wdatas_T_190528 & ~(_s1_ghv_wdatas_T_190518 & io_resp_s1_full_pred_0_hit)
       & (io_resp_s1_full_pred_0_slot_valids_0 & io_resp_s1_full_pred_0_br_taken_mask_0
          & io_resp_s1_full_pred_0_hit | _s1_ghv_wdatas_T_190528
          & io_resp_s1_full_pred_0_br_taken_mask_1 & io_resp_s1_full_pred_0_hit)
       & ~(_s1_ghv_wdatas_T_190518 & io_resp_s1_full_pred_0_hit)
       & io_resp_s1_full_pred_0_hit),
    .s3_new_bit_0_sel       (_ghv_wens_105_T_2 & ~_ghv_wens_105_T_3),
    .s3_new_bit_0_src
      (s3_ghist_ptr_dup_0_value == 8'h69 & io_resp_s3_full_pred_0_slot_valids_0
       & _s3_ghv_wdatas_T_58099 & io_resp_s3_full_pred_0_hit
       | s3_ghist_ptr_dup_0_value == 8'h6A & _s3_ghv_wdatas_T_57998
       & ~(_s3_ghv_wdatas_T_58099 & io_resp_s3_full_pred_0_hit) & _s3_ghv_wdatas_T_58106
       & io_resp_s3_full_pred_0_is_br_sharing & io_resp_s3_full_pred_0_hit),
    .redirect_new_bit_0_src
      (do_redirect_dup_next_bits_r_cfiUpdate_histPtr_value == 8'h69
       & shouldShiftVec_dup_0_0 & real_br_taken_mask_dup_0_0
       | do_redirect_dup_next_bits_r_cfiUpdate_histPtr_value == 8'h6A
       & shouldShiftVec_dup_0_1 & real_br_taken_mask_dup_0_1),
    .out_res                (_ghv_write_datas_105_ppm_out_res)
  );
  PriorityMuxModule_16 ghv_write_datas_106_ppm (
    .s2_new_bit_0_sel       (_ghv_wens_106_T_1 & ~_ghv_wens_106_T_2 & ~_ghv_wens_106_T_3),
    .s2_new_bit_0_src
      (s2_ghist_ptr_dup_0_value == 8'h6A & io_resp_s2_full_pred_0_slot_valids_0
       & _s2_ghv_wdatas_T_58099 & io_resp_s2_full_pred_0_hit
       | s2_ghist_ptr_dup_0_value == 8'h6B & _s2_ghv_wdatas_T_57998
       & ~(_s2_ghv_wdatas_T_58099 & io_resp_s2_full_pred_0_hit) & _s2_ghv_wdatas_T_58106
       & io_resp_s2_full_pred_0_is_br_sharing & io_resp_s2_full_pred_0_hit),
    .s1_new_bit_0_sel
      (_ghv_wens_106_T & ~_ghv_wens_106_T_1 & ~_ghv_wens_106_T_2 & ~_ghv_wens_106_T_3),
    .s1_new_bit_0_src
      (s1_ghist_ptr_dup_0_value == 8'h6A & io_resp_s1_full_pred_0_slot_valids_0
       & (io_resp_s1_full_pred_0_slot_valids_0 & io_resp_s1_full_pred_0_br_taken_mask_0
          & io_resp_s1_full_pred_0_hit | _s1_ghv_wdatas_T_190528
          & io_resp_s1_full_pred_0_br_taken_mask_1 & io_resp_s1_full_pred_0_hit)
       & (_s1_ghv_wdatas_T_190518 & io_resp_s1_full_pred_0_hit | ~_s1_ghv_wdatas_T_190528)
       & io_resp_s1_full_pred_0_hit | s1_ghist_ptr_dup_0_value == 8'h6B
       & _s1_ghv_wdatas_T_190528 & ~(_s1_ghv_wdatas_T_190518 & io_resp_s1_full_pred_0_hit)
       & (io_resp_s1_full_pred_0_slot_valids_0 & io_resp_s1_full_pred_0_br_taken_mask_0
          & io_resp_s1_full_pred_0_hit | _s1_ghv_wdatas_T_190528
          & io_resp_s1_full_pred_0_br_taken_mask_1 & io_resp_s1_full_pred_0_hit)
       & ~(_s1_ghv_wdatas_T_190518 & io_resp_s1_full_pred_0_hit)
       & io_resp_s1_full_pred_0_hit),
    .s3_new_bit_0_sel       (_ghv_wens_106_T_2 & ~_ghv_wens_106_T_3),
    .s3_new_bit_0_src
      (s3_ghist_ptr_dup_0_value == 8'h6A & io_resp_s3_full_pred_0_slot_valids_0
       & _s3_ghv_wdatas_T_58099 & io_resp_s3_full_pred_0_hit
       | s3_ghist_ptr_dup_0_value == 8'h6B & _s3_ghv_wdatas_T_57998
       & ~(_s3_ghv_wdatas_T_58099 & io_resp_s3_full_pred_0_hit) & _s3_ghv_wdatas_T_58106
       & io_resp_s3_full_pred_0_is_br_sharing & io_resp_s3_full_pred_0_hit),
    .redirect_new_bit_0_src
      (do_redirect_dup_next_bits_r_cfiUpdate_histPtr_value == 8'h6A
       & shouldShiftVec_dup_0_0 & real_br_taken_mask_dup_0_0
       | do_redirect_dup_next_bits_r_cfiUpdate_histPtr_value == 8'h6B
       & shouldShiftVec_dup_0_1 & real_br_taken_mask_dup_0_1),
    .out_res                (_ghv_write_datas_106_ppm_out_res)
  );
  PriorityMuxModule_16 ghv_write_datas_107_ppm (
    .s2_new_bit_0_sel       (_ghv_wens_107_T_1 & ~_ghv_wens_107_T_2 & ~_ghv_wens_107_T_3),
    .s2_new_bit_0_src
      (s2_ghist_ptr_dup_0_value == 8'h6B & io_resp_s2_full_pred_0_slot_valids_0
       & _s2_ghv_wdatas_T_58099 & io_resp_s2_full_pred_0_hit
       | s2_ghist_ptr_dup_0_value == 8'h6C & _s2_ghv_wdatas_T_57998
       & ~(_s2_ghv_wdatas_T_58099 & io_resp_s2_full_pred_0_hit) & _s2_ghv_wdatas_T_58106
       & io_resp_s2_full_pred_0_is_br_sharing & io_resp_s2_full_pred_0_hit),
    .s1_new_bit_0_sel
      (_ghv_wens_107_T & ~_ghv_wens_107_T_1 & ~_ghv_wens_107_T_2 & ~_ghv_wens_107_T_3),
    .s1_new_bit_0_src
      (s1_ghist_ptr_dup_0_value == 8'h6B & io_resp_s1_full_pred_0_slot_valids_0
       & (io_resp_s1_full_pred_0_slot_valids_0 & io_resp_s1_full_pred_0_br_taken_mask_0
          & io_resp_s1_full_pred_0_hit | _s1_ghv_wdatas_T_190528
          & io_resp_s1_full_pred_0_br_taken_mask_1 & io_resp_s1_full_pred_0_hit)
       & (_s1_ghv_wdatas_T_190518 & io_resp_s1_full_pred_0_hit | ~_s1_ghv_wdatas_T_190528)
       & io_resp_s1_full_pred_0_hit | s1_ghist_ptr_dup_0_value == 8'h6C
       & _s1_ghv_wdatas_T_190528 & ~(_s1_ghv_wdatas_T_190518 & io_resp_s1_full_pred_0_hit)
       & (io_resp_s1_full_pred_0_slot_valids_0 & io_resp_s1_full_pred_0_br_taken_mask_0
          & io_resp_s1_full_pred_0_hit | _s1_ghv_wdatas_T_190528
          & io_resp_s1_full_pred_0_br_taken_mask_1 & io_resp_s1_full_pred_0_hit)
       & ~(_s1_ghv_wdatas_T_190518 & io_resp_s1_full_pred_0_hit)
       & io_resp_s1_full_pred_0_hit),
    .s3_new_bit_0_sel       (_ghv_wens_107_T_2 & ~_ghv_wens_107_T_3),
    .s3_new_bit_0_src
      (s3_ghist_ptr_dup_0_value == 8'h6B & io_resp_s3_full_pred_0_slot_valids_0
       & _s3_ghv_wdatas_T_58099 & io_resp_s3_full_pred_0_hit
       | s3_ghist_ptr_dup_0_value == 8'h6C & _s3_ghv_wdatas_T_57998
       & ~(_s3_ghv_wdatas_T_58099 & io_resp_s3_full_pred_0_hit) & _s3_ghv_wdatas_T_58106
       & io_resp_s3_full_pred_0_is_br_sharing & io_resp_s3_full_pred_0_hit),
    .redirect_new_bit_0_src
      (do_redirect_dup_next_bits_r_cfiUpdate_histPtr_value == 8'h6B
       & shouldShiftVec_dup_0_0 & real_br_taken_mask_dup_0_0
       | do_redirect_dup_next_bits_r_cfiUpdate_histPtr_value == 8'h6C
       & shouldShiftVec_dup_0_1 & real_br_taken_mask_dup_0_1),
    .out_res                (_ghv_write_datas_107_ppm_out_res)
  );
  PriorityMuxModule_16 ghv_write_datas_108_ppm (
    .s2_new_bit_0_sel       (_ghv_wens_108_T_1 & ~_ghv_wens_108_T_2 & ~_ghv_wens_108_T_3),
    .s2_new_bit_0_src
      (s2_ghist_ptr_dup_0_value == 8'h6C & io_resp_s2_full_pred_0_slot_valids_0
       & _s2_ghv_wdatas_T_58099 & io_resp_s2_full_pred_0_hit
       | s2_ghist_ptr_dup_0_value == 8'h6D & _s2_ghv_wdatas_T_57998
       & ~(_s2_ghv_wdatas_T_58099 & io_resp_s2_full_pred_0_hit) & _s2_ghv_wdatas_T_58106
       & io_resp_s2_full_pred_0_is_br_sharing & io_resp_s2_full_pred_0_hit),
    .s1_new_bit_0_sel
      (_ghv_wens_108_T & ~_ghv_wens_108_T_1 & ~_ghv_wens_108_T_2 & ~_ghv_wens_108_T_3),
    .s1_new_bit_0_src
      (s1_ghist_ptr_dup_0_value == 8'h6C & io_resp_s1_full_pred_0_slot_valids_0
       & (io_resp_s1_full_pred_0_slot_valids_0 & io_resp_s1_full_pred_0_br_taken_mask_0
          & io_resp_s1_full_pred_0_hit | _s1_ghv_wdatas_T_190528
          & io_resp_s1_full_pred_0_br_taken_mask_1 & io_resp_s1_full_pred_0_hit)
       & (_s1_ghv_wdatas_T_190518 & io_resp_s1_full_pred_0_hit | ~_s1_ghv_wdatas_T_190528)
       & io_resp_s1_full_pred_0_hit | s1_ghist_ptr_dup_0_value == 8'h6D
       & _s1_ghv_wdatas_T_190528 & ~(_s1_ghv_wdatas_T_190518 & io_resp_s1_full_pred_0_hit)
       & (io_resp_s1_full_pred_0_slot_valids_0 & io_resp_s1_full_pred_0_br_taken_mask_0
          & io_resp_s1_full_pred_0_hit | _s1_ghv_wdatas_T_190528
          & io_resp_s1_full_pred_0_br_taken_mask_1 & io_resp_s1_full_pred_0_hit)
       & ~(_s1_ghv_wdatas_T_190518 & io_resp_s1_full_pred_0_hit)
       & io_resp_s1_full_pred_0_hit),
    .s3_new_bit_0_sel       (_ghv_wens_108_T_2 & ~_ghv_wens_108_T_3),
    .s3_new_bit_0_src
      (s3_ghist_ptr_dup_0_value == 8'h6C & io_resp_s3_full_pred_0_slot_valids_0
       & _s3_ghv_wdatas_T_58099 & io_resp_s3_full_pred_0_hit
       | s3_ghist_ptr_dup_0_value == 8'h6D & _s3_ghv_wdatas_T_57998
       & ~(_s3_ghv_wdatas_T_58099 & io_resp_s3_full_pred_0_hit) & _s3_ghv_wdatas_T_58106
       & io_resp_s3_full_pred_0_is_br_sharing & io_resp_s3_full_pred_0_hit),
    .redirect_new_bit_0_src
      (do_redirect_dup_next_bits_r_cfiUpdate_histPtr_value == 8'h6C
       & shouldShiftVec_dup_0_0 & real_br_taken_mask_dup_0_0
       | do_redirect_dup_next_bits_r_cfiUpdate_histPtr_value == 8'h6D
       & shouldShiftVec_dup_0_1 & real_br_taken_mask_dup_0_1),
    .out_res                (_ghv_write_datas_108_ppm_out_res)
  );
  PriorityMuxModule_16 ghv_write_datas_109_ppm (
    .s2_new_bit_0_sel       (_ghv_wens_109_T_1 & ~_ghv_wens_109_T_2 & ~_ghv_wens_109_T_3),
    .s2_new_bit_0_src
      (s2_ghist_ptr_dup_0_value == 8'h6D & io_resp_s2_full_pred_0_slot_valids_0
       & _s2_ghv_wdatas_T_58099 & io_resp_s2_full_pred_0_hit
       | s2_ghist_ptr_dup_0_value == 8'h6E & _s2_ghv_wdatas_T_57998
       & ~(_s2_ghv_wdatas_T_58099 & io_resp_s2_full_pred_0_hit) & _s2_ghv_wdatas_T_58106
       & io_resp_s2_full_pred_0_is_br_sharing & io_resp_s2_full_pred_0_hit),
    .s1_new_bit_0_sel
      (_ghv_wens_109_T & ~_ghv_wens_109_T_1 & ~_ghv_wens_109_T_2 & ~_ghv_wens_109_T_3),
    .s1_new_bit_0_src
      (s1_ghist_ptr_dup_0_value == 8'h6D & io_resp_s1_full_pred_0_slot_valids_0
       & (io_resp_s1_full_pred_0_slot_valids_0 & io_resp_s1_full_pred_0_br_taken_mask_0
          & io_resp_s1_full_pred_0_hit | _s1_ghv_wdatas_T_190528
          & io_resp_s1_full_pred_0_br_taken_mask_1 & io_resp_s1_full_pred_0_hit)
       & (_s1_ghv_wdatas_T_190518 & io_resp_s1_full_pred_0_hit | ~_s1_ghv_wdatas_T_190528)
       & io_resp_s1_full_pred_0_hit | s1_ghist_ptr_dup_0_value == 8'h6E
       & _s1_ghv_wdatas_T_190528 & ~(_s1_ghv_wdatas_T_190518 & io_resp_s1_full_pred_0_hit)
       & (io_resp_s1_full_pred_0_slot_valids_0 & io_resp_s1_full_pred_0_br_taken_mask_0
          & io_resp_s1_full_pred_0_hit | _s1_ghv_wdatas_T_190528
          & io_resp_s1_full_pred_0_br_taken_mask_1 & io_resp_s1_full_pred_0_hit)
       & ~(_s1_ghv_wdatas_T_190518 & io_resp_s1_full_pred_0_hit)
       & io_resp_s1_full_pred_0_hit),
    .s3_new_bit_0_sel       (_ghv_wens_109_T_2 & ~_ghv_wens_109_T_3),
    .s3_new_bit_0_src
      (s3_ghist_ptr_dup_0_value == 8'h6D & io_resp_s3_full_pred_0_slot_valids_0
       & _s3_ghv_wdatas_T_58099 & io_resp_s3_full_pred_0_hit
       | s3_ghist_ptr_dup_0_value == 8'h6E & _s3_ghv_wdatas_T_57998
       & ~(_s3_ghv_wdatas_T_58099 & io_resp_s3_full_pred_0_hit) & _s3_ghv_wdatas_T_58106
       & io_resp_s3_full_pred_0_is_br_sharing & io_resp_s3_full_pred_0_hit),
    .redirect_new_bit_0_src
      (do_redirect_dup_next_bits_r_cfiUpdate_histPtr_value == 8'h6D
       & shouldShiftVec_dup_0_0 & real_br_taken_mask_dup_0_0
       | do_redirect_dup_next_bits_r_cfiUpdate_histPtr_value == 8'h6E
       & shouldShiftVec_dup_0_1 & real_br_taken_mask_dup_0_1),
    .out_res                (_ghv_write_datas_109_ppm_out_res)
  );
  PriorityMuxModule_16 ghv_write_datas_110_ppm (
    .s2_new_bit_0_sel       (_ghv_wens_110_T_1 & ~_ghv_wens_110_T_2 & ~_ghv_wens_110_T_3),
    .s2_new_bit_0_src
      (s2_ghist_ptr_dup_0_value == 8'h6E & io_resp_s2_full_pred_0_slot_valids_0
       & _s2_ghv_wdatas_T_58099 & io_resp_s2_full_pred_0_hit
       | s2_ghist_ptr_dup_0_value == 8'h6F & _s2_ghv_wdatas_T_57998
       & ~(_s2_ghv_wdatas_T_58099 & io_resp_s2_full_pred_0_hit) & _s2_ghv_wdatas_T_58106
       & io_resp_s2_full_pred_0_is_br_sharing & io_resp_s2_full_pred_0_hit),
    .s1_new_bit_0_sel
      (_ghv_wens_110_T & ~_ghv_wens_110_T_1 & ~_ghv_wens_110_T_2 & ~_ghv_wens_110_T_3),
    .s1_new_bit_0_src
      (s1_ghist_ptr_dup_0_value == 8'h6E & io_resp_s1_full_pred_0_slot_valids_0
       & (io_resp_s1_full_pred_0_slot_valids_0 & io_resp_s1_full_pred_0_br_taken_mask_0
          & io_resp_s1_full_pred_0_hit | _s1_ghv_wdatas_T_190528
          & io_resp_s1_full_pred_0_br_taken_mask_1 & io_resp_s1_full_pred_0_hit)
       & (_s1_ghv_wdatas_T_190518 & io_resp_s1_full_pred_0_hit | ~_s1_ghv_wdatas_T_190528)
       & io_resp_s1_full_pred_0_hit | s1_ghist_ptr_dup_0_value == 8'h6F
       & _s1_ghv_wdatas_T_190528 & ~(_s1_ghv_wdatas_T_190518 & io_resp_s1_full_pred_0_hit)
       & (io_resp_s1_full_pred_0_slot_valids_0 & io_resp_s1_full_pred_0_br_taken_mask_0
          & io_resp_s1_full_pred_0_hit | _s1_ghv_wdatas_T_190528
          & io_resp_s1_full_pred_0_br_taken_mask_1 & io_resp_s1_full_pred_0_hit)
       & ~(_s1_ghv_wdatas_T_190518 & io_resp_s1_full_pred_0_hit)
       & io_resp_s1_full_pred_0_hit),
    .s3_new_bit_0_sel       (_ghv_wens_110_T_2 & ~_ghv_wens_110_T_3),
    .s3_new_bit_0_src
      (s3_ghist_ptr_dup_0_value == 8'h6E & io_resp_s3_full_pred_0_slot_valids_0
       & _s3_ghv_wdatas_T_58099 & io_resp_s3_full_pred_0_hit
       | s3_ghist_ptr_dup_0_value == 8'h6F & _s3_ghv_wdatas_T_57998
       & ~(_s3_ghv_wdatas_T_58099 & io_resp_s3_full_pred_0_hit) & _s3_ghv_wdatas_T_58106
       & io_resp_s3_full_pred_0_is_br_sharing & io_resp_s3_full_pred_0_hit),
    .redirect_new_bit_0_src
      (do_redirect_dup_next_bits_r_cfiUpdate_histPtr_value == 8'h6E
       & shouldShiftVec_dup_0_0 & real_br_taken_mask_dup_0_0
       | do_redirect_dup_next_bits_r_cfiUpdate_histPtr_value == 8'h6F
       & shouldShiftVec_dup_0_1 & real_br_taken_mask_dup_0_1),
    .out_res                (_ghv_write_datas_110_ppm_out_res)
  );
  PriorityMuxModule_16 ghv_write_datas_111_ppm (
    .s2_new_bit_0_sel       (_ghv_wens_111_T_1 & ~_ghv_wens_111_T_2 & ~_ghv_wens_111_T_3),
    .s2_new_bit_0_src
      (s2_ghist_ptr_dup_0_value == 8'h6F & io_resp_s2_full_pred_0_slot_valids_0
       & _s2_ghv_wdatas_T_58099 & io_resp_s2_full_pred_0_hit
       | s2_ghist_ptr_dup_0_value == 8'h70 & _s2_ghv_wdatas_T_57998
       & ~(_s2_ghv_wdatas_T_58099 & io_resp_s2_full_pred_0_hit) & _s2_ghv_wdatas_T_58106
       & io_resp_s2_full_pred_0_is_br_sharing & io_resp_s2_full_pred_0_hit),
    .s1_new_bit_0_sel
      (_ghv_wens_111_T & ~_ghv_wens_111_T_1 & ~_ghv_wens_111_T_2 & ~_ghv_wens_111_T_3),
    .s1_new_bit_0_src
      (s1_ghist_ptr_dup_0_value == 8'h6F & io_resp_s1_full_pred_0_slot_valids_0
       & (io_resp_s1_full_pred_0_slot_valids_0 & io_resp_s1_full_pred_0_br_taken_mask_0
          & io_resp_s1_full_pred_0_hit | _s1_ghv_wdatas_T_190528
          & io_resp_s1_full_pred_0_br_taken_mask_1 & io_resp_s1_full_pred_0_hit)
       & (_s1_ghv_wdatas_T_190518 & io_resp_s1_full_pred_0_hit | ~_s1_ghv_wdatas_T_190528)
       & io_resp_s1_full_pred_0_hit | s1_ghist_ptr_dup_0_value == 8'h70
       & _s1_ghv_wdatas_T_190528 & ~(_s1_ghv_wdatas_T_190518 & io_resp_s1_full_pred_0_hit)
       & (io_resp_s1_full_pred_0_slot_valids_0 & io_resp_s1_full_pred_0_br_taken_mask_0
          & io_resp_s1_full_pred_0_hit | _s1_ghv_wdatas_T_190528
          & io_resp_s1_full_pred_0_br_taken_mask_1 & io_resp_s1_full_pred_0_hit)
       & ~(_s1_ghv_wdatas_T_190518 & io_resp_s1_full_pred_0_hit)
       & io_resp_s1_full_pred_0_hit),
    .s3_new_bit_0_sel       (_ghv_wens_111_T_2 & ~_ghv_wens_111_T_3),
    .s3_new_bit_0_src
      (s3_ghist_ptr_dup_0_value == 8'h6F & io_resp_s3_full_pred_0_slot_valids_0
       & _s3_ghv_wdatas_T_58099 & io_resp_s3_full_pred_0_hit
       | s3_ghist_ptr_dup_0_value == 8'h70 & _s3_ghv_wdatas_T_57998
       & ~(_s3_ghv_wdatas_T_58099 & io_resp_s3_full_pred_0_hit) & _s3_ghv_wdatas_T_58106
       & io_resp_s3_full_pred_0_is_br_sharing & io_resp_s3_full_pred_0_hit),
    .redirect_new_bit_0_src
      (do_redirect_dup_next_bits_r_cfiUpdate_histPtr_value == 8'h6F
       & shouldShiftVec_dup_0_0 & real_br_taken_mask_dup_0_0
       | do_redirect_dup_next_bits_r_cfiUpdate_histPtr_value == 8'h70
       & shouldShiftVec_dup_0_1 & real_br_taken_mask_dup_0_1),
    .out_res                (_ghv_write_datas_111_ppm_out_res)
  );
  PriorityMuxModule_16 ghv_write_datas_112_ppm (
    .s2_new_bit_0_sel       (_ghv_wens_112_T_1 & ~_ghv_wens_112_T_2 & ~_ghv_wens_112_T_3),
    .s2_new_bit_0_src
      (s2_ghist_ptr_dup_0_value == 8'h70 & io_resp_s2_full_pred_0_slot_valids_0
       & _s2_ghv_wdatas_T_58099 & io_resp_s2_full_pred_0_hit
       | s2_ghist_ptr_dup_0_value == 8'h71 & _s2_ghv_wdatas_T_57998
       & ~(_s2_ghv_wdatas_T_58099 & io_resp_s2_full_pred_0_hit) & _s2_ghv_wdatas_T_58106
       & io_resp_s2_full_pred_0_is_br_sharing & io_resp_s2_full_pred_0_hit),
    .s1_new_bit_0_sel
      (_ghv_wens_112_T & ~_ghv_wens_112_T_1 & ~_ghv_wens_112_T_2 & ~_ghv_wens_112_T_3),
    .s1_new_bit_0_src
      (s1_ghist_ptr_dup_0_value == 8'h70 & io_resp_s1_full_pred_0_slot_valids_0
       & (io_resp_s1_full_pred_0_slot_valids_0 & io_resp_s1_full_pred_0_br_taken_mask_0
          & io_resp_s1_full_pred_0_hit | _s1_ghv_wdatas_T_190528
          & io_resp_s1_full_pred_0_br_taken_mask_1 & io_resp_s1_full_pred_0_hit)
       & (_s1_ghv_wdatas_T_190518 & io_resp_s1_full_pred_0_hit | ~_s1_ghv_wdatas_T_190528)
       & io_resp_s1_full_pred_0_hit | s1_ghist_ptr_dup_0_value == 8'h71
       & _s1_ghv_wdatas_T_190528 & ~(_s1_ghv_wdatas_T_190518 & io_resp_s1_full_pred_0_hit)
       & (io_resp_s1_full_pred_0_slot_valids_0 & io_resp_s1_full_pred_0_br_taken_mask_0
          & io_resp_s1_full_pred_0_hit | _s1_ghv_wdatas_T_190528
          & io_resp_s1_full_pred_0_br_taken_mask_1 & io_resp_s1_full_pred_0_hit)
       & ~(_s1_ghv_wdatas_T_190518 & io_resp_s1_full_pred_0_hit)
       & io_resp_s1_full_pred_0_hit),
    .s3_new_bit_0_sel       (_ghv_wens_112_T_2 & ~_ghv_wens_112_T_3),
    .s3_new_bit_0_src
      (s3_ghist_ptr_dup_0_value == 8'h70 & io_resp_s3_full_pred_0_slot_valids_0
       & _s3_ghv_wdatas_T_58099 & io_resp_s3_full_pred_0_hit
       | s3_ghist_ptr_dup_0_value == 8'h71 & _s3_ghv_wdatas_T_57998
       & ~(_s3_ghv_wdatas_T_58099 & io_resp_s3_full_pred_0_hit) & _s3_ghv_wdatas_T_58106
       & io_resp_s3_full_pred_0_is_br_sharing & io_resp_s3_full_pred_0_hit),
    .redirect_new_bit_0_src
      (do_redirect_dup_next_bits_r_cfiUpdate_histPtr_value == 8'h70
       & shouldShiftVec_dup_0_0 & real_br_taken_mask_dup_0_0
       | do_redirect_dup_next_bits_r_cfiUpdate_histPtr_value == 8'h71
       & shouldShiftVec_dup_0_1 & real_br_taken_mask_dup_0_1),
    .out_res                (_ghv_write_datas_112_ppm_out_res)
  );
  PriorityMuxModule_16 ghv_write_datas_113_ppm (
    .s2_new_bit_0_sel       (_ghv_wens_113_T_1 & ~_ghv_wens_113_T_2 & ~_ghv_wens_113_T_3),
    .s2_new_bit_0_src
      (s2_ghist_ptr_dup_0_value == 8'h71 & io_resp_s2_full_pred_0_slot_valids_0
       & _s2_ghv_wdatas_T_58099 & io_resp_s2_full_pred_0_hit
       | s2_ghist_ptr_dup_0_value == 8'h72 & _s2_ghv_wdatas_T_57998
       & ~(_s2_ghv_wdatas_T_58099 & io_resp_s2_full_pred_0_hit) & _s2_ghv_wdatas_T_58106
       & io_resp_s2_full_pred_0_is_br_sharing & io_resp_s2_full_pred_0_hit),
    .s1_new_bit_0_sel
      (_ghv_wens_113_T & ~_ghv_wens_113_T_1 & ~_ghv_wens_113_T_2 & ~_ghv_wens_113_T_3),
    .s1_new_bit_0_src
      (s1_ghist_ptr_dup_0_value == 8'h71 & io_resp_s1_full_pred_0_slot_valids_0
       & (io_resp_s1_full_pred_0_slot_valids_0 & io_resp_s1_full_pred_0_br_taken_mask_0
          & io_resp_s1_full_pred_0_hit | _s1_ghv_wdatas_T_190528
          & io_resp_s1_full_pred_0_br_taken_mask_1 & io_resp_s1_full_pred_0_hit)
       & (_s1_ghv_wdatas_T_190518 & io_resp_s1_full_pred_0_hit | ~_s1_ghv_wdatas_T_190528)
       & io_resp_s1_full_pred_0_hit | s1_ghist_ptr_dup_0_value == 8'h72
       & _s1_ghv_wdatas_T_190528 & ~(_s1_ghv_wdatas_T_190518 & io_resp_s1_full_pred_0_hit)
       & (io_resp_s1_full_pred_0_slot_valids_0 & io_resp_s1_full_pred_0_br_taken_mask_0
          & io_resp_s1_full_pred_0_hit | _s1_ghv_wdatas_T_190528
          & io_resp_s1_full_pred_0_br_taken_mask_1 & io_resp_s1_full_pred_0_hit)
       & ~(_s1_ghv_wdatas_T_190518 & io_resp_s1_full_pred_0_hit)
       & io_resp_s1_full_pred_0_hit),
    .s3_new_bit_0_sel       (_ghv_wens_113_T_2 & ~_ghv_wens_113_T_3),
    .s3_new_bit_0_src
      (s3_ghist_ptr_dup_0_value == 8'h71 & io_resp_s3_full_pred_0_slot_valids_0
       & _s3_ghv_wdatas_T_58099 & io_resp_s3_full_pred_0_hit
       | s3_ghist_ptr_dup_0_value == 8'h72 & _s3_ghv_wdatas_T_57998
       & ~(_s3_ghv_wdatas_T_58099 & io_resp_s3_full_pred_0_hit) & _s3_ghv_wdatas_T_58106
       & io_resp_s3_full_pred_0_is_br_sharing & io_resp_s3_full_pred_0_hit),
    .redirect_new_bit_0_src
      (do_redirect_dup_next_bits_r_cfiUpdate_histPtr_value == 8'h71
       & shouldShiftVec_dup_0_0 & real_br_taken_mask_dup_0_0
       | do_redirect_dup_next_bits_r_cfiUpdate_histPtr_value == 8'h72
       & shouldShiftVec_dup_0_1 & real_br_taken_mask_dup_0_1),
    .out_res                (_ghv_write_datas_113_ppm_out_res)
  );
  PriorityMuxModule_16 ghv_write_datas_114_ppm (
    .s2_new_bit_0_sel       (_ghv_wens_114_T_1 & ~_ghv_wens_114_T_2 & ~_ghv_wens_114_T_3),
    .s2_new_bit_0_src
      (s2_ghist_ptr_dup_0_value == 8'h72 & io_resp_s2_full_pred_0_slot_valids_0
       & _s2_ghv_wdatas_T_58099 & io_resp_s2_full_pred_0_hit
       | s2_ghist_ptr_dup_0_value == 8'h73 & _s2_ghv_wdatas_T_57998
       & ~(_s2_ghv_wdatas_T_58099 & io_resp_s2_full_pred_0_hit) & _s2_ghv_wdatas_T_58106
       & io_resp_s2_full_pred_0_is_br_sharing & io_resp_s2_full_pred_0_hit),
    .s1_new_bit_0_sel
      (_ghv_wens_114_T & ~_ghv_wens_114_T_1 & ~_ghv_wens_114_T_2 & ~_ghv_wens_114_T_3),
    .s1_new_bit_0_src
      (s1_ghist_ptr_dup_0_value == 8'h72 & io_resp_s1_full_pred_0_slot_valids_0
       & (io_resp_s1_full_pred_0_slot_valids_0 & io_resp_s1_full_pred_0_br_taken_mask_0
          & io_resp_s1_full_pred_0_hit | _s1_ghv_wdatas_T_190528
          & io_resp_s1_full_pred_0_br_taken_mask_1 & io_resp_s1_full_pred_0_hit)
       & (_s1_ghv_wdatas_T_190518 & io_resp_s1_full_pred_0_hit | ~_s1_ghv_wdatas_T_190528)
       & io_resp_s1_full_pred_0_hit | s1_ghist_ptr_dup_0_value == 8'h73
       & _s1_ghv_wdatas_T_190528 & ~(_s1_ghv_wdatas_T_190518 & io_resp_s1_full_pred_0_hit)
       & (io_resp_s1_full_pred_0_slot_valids_0 & io_resp_s1_full_pred_0_br_taken_mask_0
          & io_resp_s1_full_pred_0_hit | _s1_ghv_wdatas_T_190528
          & io_resp_s1_full_pred_0_br_taken_mask_1 & io_resp_s1_full_pred_0_hit)
       & ~(_s1_ghv_wdatas_T_190518 & io_resp_s1_full_pred_0_hit)
       & io_resp_s1_full_pred_0_hit),
    .s3_new_bit_0_sel       (_ghv_wens_114_T_2 & ~_ghv_wens_114_T_3),
    .s3_new_bit_0_src
      (s3_ghist_ptr_dup_0_value == 8'h72 & io_resp_s3_full_pred_0_slot_valids_0
       & _s3_ghv_wdatas_T_58099 & io_resp_s3_full_pred_0_hit
       | s3_ghist_ptr_dup_0_value == 8'h73 & _s3_ghv_wdatas_T_57998
       & ~(_s3_ghv_wdatas_T_58099 & io_resp_s3_full_pred_0_hit) & _s3_ghv_wdatas_T_58106
       & io_resp_s3_full_pred_0_is_br_sharing & io_resp_s3_full_pred_0_hit),
    .redirect_new_bit_0_src
      (do_redirect_dup_next_bits_r_cfiUpdate_histPtr_value == 8'h72
       & shouldShiftVec_dup_0_0 & real_br_taken_mask_dup_0_0
       | do_redirect_dup_next_bits_r_cfiUpdate_histPtr_value == 8'h73
       & shouldShiftVec_dup_0_1 & real_br_taken_mask_dup_0_1),
    .out_res                (_ghv_write_datas_114_ppm_out_res)
  );
  PriorityMuxModule_16 ghv_write_datas_115_ppm (
    .s2_new_bit_0_sel       (_ghv_wens_115_T_1 & ~_ghv_wens_115_T_2 & ~_ghv_wens_115_T_3),
    .s2_new_bit_0_src
      (s2_ghist_ptr_dup_0_value == 8'h73 & io_resp_s2_full_pred_0_slot_valids_0
       & _s2_ghv_wdatas_T_58099 & io_resp_s2_full_pred_0_hit
       | s2_ghist_ptr_dup_0_value == 8'h74 & _s2_ghv_wdatas_T_57998
       & ~(_s2_ghv_wdatas_T_58099 & io_resp_s2_full_pred_0_hit) & _s2_ghv_wdatas_T_58106
       & io_resp_s2_full_pred_0_is_br_sharing & io_resp_s2_full_pred_0_hit),
    .s1_new_bit_0_sel
      (_ghv_wens_115_T & ~_ghv_wens_115_T_1 & ~_ghv_wens_115_T_2 & ~_ghv_wens_115_T_3),
    .s1_new_bit_0_src
      (s1_ghist_ptr_dup_0_value == 8'h73 & io_resp_s1_full_pred_0_slot_valids_0
       & (io_resp_s1_full_pred_0_slot_valids_0 & io_resp_s1_full_pred_0_br_taken_mask_0
          & io_resp_s1_full_pred_0_hit | _s1_ghv_wdatas_T_190528
          & io_resp_s1_full_pred_0_br_taken_mask_1 & io_resp_s1_full_pred_0_hit)
       & (_s1_ghv_wdatas_T_190518 & io_resp_s1_full_pred_0_hit | ~_s1_ghv_wdatas_T_190528)
       & io_resp_s1_full_pred_0_hit | s1_ghist_ptr_dup_0_value == 8'h74
       & _s1_ghv_wdatas_T_190528 & ~(_s1_ghv_wdatas_T_190518 & io_resp_s1_full_pred_0_hit)
       & (io_resp_s1_full_pred_0_slot_valids_0 & io_resp_s1_full_pred_0_br_taken_mask_0
          & io_resp_s1_full_pred_0_hit | _s1_ghv_wdatas_T_190528
          & io_resp_s1_full_pred_0_br_taken_mask_1 & io_resp_s1_full_pred_0_hit)
       & ~(_s1_ghv_wdatas_T_190518 & io_resp_s1_full_pred_0_hit)
       & io_resp_s1_full_pred_0_hit),
    .s3_new_bit_0_sel       (_ghv_wens_115_T_2 & ~_ghv_wens_115_T_3),
    .s3_new_bit_0_src
      (s3_ghist_ptr_dup_0_value == 8'h73 & io_resp_s3_full_pred_0_slot_valids_0
       & _s3_ghv_wdatas_T_58099 & io_resp_s3_full_pred_0_hit
       | s3_ghist_ptr_dup_0_value == 8'h74 & _s3_ghv_wdatas_T_57998
       & ~(_s3_ghv_wdatas_T_58099 & io_resp_s3_full_pred_0_hit) & _s3_ghv_wdatas_T_58106
       & io_resp_s3_full_pred_0_is_br_sharing & io_resp_s3_full_pred_0_hit),
    .redirect_new_bit_0_src
      (do_redirect_dup_next_bits_r_cfiUpdate_histPtr_value == 8'h73
       & shouldShiftVec_dup_0_0 & real_br_taken_mask_dup_0_0
       | do_redirect_dup_next_bits_r_cfiUpdate_histPtr_value == 8'h74
       & shouldShiftVec_dup_0_1 & real_br_taken_mask_dup_0_1),
    .out_res                (_ghv_write_datas_115_ppm_out_res)
  );
  PriorityMuxModule_16 ghv_write_datas_116_ppm (
    .s2_new_bit_0_sel       (_ghv_wens_116_T_1 & ~_ghv_wens_116_T_2 & ~_ghv_wens_116_T_3),
    .s2_new_bit_0_src
      (s2_ghist_ptr_dup_0_value == 8'h74 & io_resp_s2_full_pred_0_slot_valids_0
       & _s2_ghv_wdatas_T_58099 & io_resp_s2_full_pred_0_hit
       | s2_ghist_ptr_dup_0_value == 8'h75 & _s2_ghv_wdatas_T_57998
       & ~(_s2_ghv_wdatas_T_58099 & io_resp_s2_full_pred_0_hit) & _s2_ghv_wdatas_T_58106
       & io_resp_s2_full_pred_0_is_br_sharing & io_resp_s2_full_pred_0_hit),
    .s1_new_bit_0_sel
      (_ghv_wens_116_T & ~_ghv_wens_116_T_1 & ~_ghv_wens_116_T_2 & ~_ghv_wens_116_T_3),
    .s1_new_bit_0_src
      (s1_ghist_ptr_dup_0_value == 8'h74 & io_resp_s1_full_pred_0_slot_valids_0
       & (io_resp_s1_full_pred_0_slot_valids_0 & io_resp_s1_full_pred_0_br_taken_mask_0
          & io_resp_s1_full_pred_0_hit | _s1_ghv_wdatas_T_190528
          & io_resp_s1_full_pred_0_br_taken_mask_1 & io_resp_s1_full_pred_0_hit)
       & (_s1_ghv_wdatas_T_190518 & io_resp_s1_full_pred_0_hit | ~_s1_ghv_wdatas_T_190528)
       & io_resp_s1_full_pred_0_hit | s1_ghist_ptr_dup_0_value == 8'h75
       & _s1_ghv_wdatas_T_190528 & ~(_s1_ghv_wdatas_T_190518 & io_resp_s1_full_pred_0_hit)
       & (io_resp_s1_full_pred_0_slot_valids_0 & io_resp_s1_full_pred_0_br_taken_mask_0
          & io_resp_s1_full_pred_0_hit | _s1_ghv_wdatas_T_190528
          & io_resp_s1_full_pred_0_br_taken_mask_1 & io_resp_s1_full_pred_0_hit)
       & ~(_s1_ghv_wdatas_T_190518 & io_resp_s1_full_pred_0_hit)
       & io_resp_s1_full_pred_0_hit),
    .s3_new_bit_0_sel       (_ghv_wens_116_T_2 & ~_ghv_wens_116_T_3),
    .s3_new_bit_0_src
      (s3_ghist_ptr_dup_0_value == 8'h74 & io_resp_s3_full_pred_0_slot_valids_0
       & _s3_ghv_wdatas_T_58099 & io_resp_s3_full_pred_0_hit
       | s3_ghist_ptr_dup_0_value == 8'h75 & _s3_ghv_wdatas_T_57998
       & ~(_s3_ghv_wdatas_T_58099 & io_resp_s3_full_pred_0_hit) & _s3_ghv_wdatas_T_58106
       & io_resp_s3_full_pred_0_is_br_sharing & io_resp_s3_full_pred_0_hit),
    .redirect_new_bit_0_src
      (do_redirect_dup_next_bits_r_cfiUpdate_histPtr_value == 8'h74
       & shouldShiftVec_dup_0_0 & real_br_taken_mask_dup_0_0
       | do_redirect_dup_next_bits_r_cfiUpdate_histPtr_value == 8'h75
       & shouldShiftVec_dup_0_1 & real_br_taken_mask_dup_0_1),
    .out_res                (_ghv_write_datas_116_ppm_out_res)
  );
  PriorityMuxModule_16 ghv_write_datas_117_ppm (
    .s2_new_bit_0_sel       (_ghv_wens_117_T_1 & ~_ghv_wens_117_T_2 & ~_ghv_wens_117_T_3),
    .s2_new_bit_0_src
      (s2_ghist_ptr_dup_0_value == 8'h75 & io_resp_s2_full_pred_0_slot_valids_0
       & _s2_ghv_wdatas_T_58099 & io_resp_s2_full_pred_0_hit
       | s2_ghist_ptr_dup_0_value == 8'h76 & _s2_ghv_wdatas_T_57998
       & ~(_s2_ghv_wdatas_T_58099 & io_resp_s2_full_pred_0_hit) & _s2_ghv_wdatas_T_58106
       & io_resp_s2_full_pred_0_is_br_sharing & io_resp_s2_full_pred_0_hit),
    .s1_new_bit_0_sel
      (_ghv_wens_117_T & ~_ghv_wens_117_T_1 & ~_ghv_wens_117_T_2 & ~_ghv_wens_117_T_3),
    .s1_new_bit_0_src
      (s1_ghist_ptr_dup_0_value == 8'h75 & io_resp_s1_full_pred_0_slot_valids_0
       & (io_resp_s1_full_pred_0_slot_valids_0 & io_resp_s1_full_pred_0_br_taken_mask_0
          & io_resp_s1_full_pred_0_hit | _s1_ghv_wdatas_T_190528
          & io_resp_s1_full_pred_0_br_taken_mask_1 & io_resp_s1_full_pred_0_hit)
       & (_s1_ghv_wdatas_T_190518 & io_resp_s1_full_pred_0_hit | ~_s1_ghv_wdatas_T_190528)
       & io_resp_s1_full_pred_0_hit | s1_ghist_ptr_dup_0_value == 8'h76
       & _s1_ghv_wdatas_T_190528 & ~(_s1_ghv_wdatas_T_190518 & io_resp_s1_full_pred_0_hit)
       & (io_resp_s1_full_pred_0_slot_valids_0 & io_resp_s1_full_pred_0_br_taken_mask_0
          & io_resp_s1_full_pred_0_hit | _s1_ghv_wdatas_T_190528
          & io_resp_s1_full_pred_0_br_taken_mask_1 & io_resp_s1_full_pred_0_hit)
       & ~(_s1_ghv_wdatas_T_190518 & io_resp_s1_full_pred_0_hit)
       & io_resp_s1_full_pred_0_hit),
    .s3_new_bit_0_sel       (_ghv_wens_117_T_2 & ~_ghv_wens_117_T_3),
    .s3_new_bit_0_src
      (s3_ghist_ptr_dup_0_value == 8'h75 & io_resp_s3_full_pred_0_slot_valids_0
       & _s3_ghv_wdatas_T_58099 & io_resp_s3_full_pred_0_hit
       | s3_ghist_ptr_dup_0_value == 8'h76 & _s3_ghv_wdatas_T_57998
       & ~(_s3_ghv_wdatas_T_58099 & io_resp_s3_full_pred_0_hit) & _s3_ghv_wdatas_T_58106
       & io_resp_s3_full_pred_0_is_br_sharing & io_resp_s3_full_pred_0_hit),
    .redirect_new_bit_0_src
      (do_redirect_dup_next_bits_r_cfiUpdate_histPtr_value == 8'h75
       & shouldShiftVec_dup_0_0 & real_br_taken_mask_dup_0_0
       | do_redirect_dup_next_bits_r_cfiUpdate_histPtr_value == 8'h76
       & shouldShiftVec_dup_0_1 & real_br_taken_mask_dup_0_1),
    .out_res                (_ghv_write_datas_117_ppm_out_res)
  );
  PriorityMuxModule_16 ghv_write_datas_118_ppm (
    .s2_new_bit_0_sel       (_ghv_wens_118_T_1 & ~_ghv_wens_118_T_2 & ~_ghv_wens_118_T_3),
    .s2_new_bit_0_src
      (s2_ghist_ptr_dup_0_value == 8'h76 & io_resp_s2_full_pred_0_slot_valids_0
       & _s2_ghv_wdatas_T_58099 & io_resp_s2_full_pred_0_hit
       | s2_ghist_ptr_dup_0_value == 8'h77 & _s2_ghv_wdatas_T_57998
       & ~(_s2_ghv_wdatas_T_58099 & io_resp_s2_full_pred_0_hit) & _s2_ghv_wdatas_T_58106
       & io_resp_s2_full_pred_0_is_br_sharing & io_resp_s2_full_pred_0_hit),
    .s1_new_bit_0_sel
      (_ghv_wens_118_T & ~_ghv_wens_118_T_1 & ~_ghv_wens_118_T_2 & ~_ghv_wens_118_T_3),
    .s1_new_bit_0_src
      (s1_ghist_ptr_dup_0_value == 8'h76 & io_resp_s1_full_pred_0_slot_valids_0
       & (io_resp_s1_full_pred_0_slot_valids_0 & io_resp_s1_full_pred_0_br_taken_mask_0
          & io_resp_s1_full_pred_0_hit | _s1_ghv_wdatas_T_190528
          & io_resp_s1_full_pred_0_br_taken_mask_1 & io_resp_s1_full_pred_0_hit)
       & (_s1_ghv_wdatas_T_190518 & io_resp_s1_full_pred_0_hit | ~_s1_ghv_wdatas_T_190528)
       & io_resp_s1_full_pred_0_hit | s1_ghist_ptr_dup_0_value == 8'h77
       & _s1_ghv_wdatas_T_190528 & ~(_s1_ghv_wdatas_T_190518 & io_resp_s1_full_pred_0_hit)
       & (io_resp_s1_full_pred_0_slot_valids_0 & io_resp_s1_full_pred_0_br_taken_mask_0
          & io_resp_s1_full_pred_0_hit | _s1_ghv_wdatas_T_190528
          & io_resp_s1_full_pred_0_br_taken_mask_1 & io_resp_s1_full_pred_0_hit)
       & ~(_s1_ghv_wdatas_T_190518 & io_resp_s1_full_pred_0_hit)
       & io_resp_s1_full_pred_0_hit),
    .s3_new_bit_0_sel       (_ghv_wens_118_T_2 & ~_ghv_wens_118_T_3),
    .s3_new_bit_0_src
      (s3_ghist_ptr_dup_0_value == 8'h76 & io_resp_s3_full_pred_0_slot_valids_0
       & _s3_ghv_wdatas_T_58099 & io_resp_s3_full_pred_0_hit
       | s3_ghist_ptr_dup_0_value == 8'h77 & _s3_ghv_wdatas_T_57998
       & ~(_s3_ghv_wdatas_T_58099 & io_resp_s3_full_pred_0_hit) & _s3_ghv_wdatas_T_58106
       & io_resp_s3_full_pred_0_is_br_sharing & io_resp_s3_full_pred_0_hit),
    .redirect_new_bit_0_src
      (do_redirect_dup_next_bits_r_cfiUpdate_histPtr_value == 8'h76
       & shouldShiftVec_dup_0_0 & real_br_taken_mask_dup_0_0
       | do_redirect_dup_next_bits_r_cfiUpdate_histPtr_value == 8'h77
       & shouldShiftVec_dup_0_1 & real_br_taken_mask_dup_0_1),
    .out_res                (_ghv_write_datas_118_ppm_out_res)
  );
  PriorityMuxModule_16 ghv_write_datas_119_ppm (
    .s2_new_bit_0_sel       (_ghv_wens_119_T_1 & ~_ghv_wens_119_T_2 & ~_ghv_wens_119_T_3),
    .s2_new_bit_0_src
      (s2_ghist_ptr_dup_0_value == 8'h77 & io_resp_s2_full_pred_0_slot_valids_0
       & _s2_ghv_wdatas_T_58099 & io_resp_s2_full_pred_0_hit
       | s2_ghist_ptr_dup_0_value == 8'h78 & _s2_ghv_wdatas_T_57998
       & ~(_s2_ghv_wdatas_T_58099 & io_resp_s2_full_pred_0_hit) & _s2_ghv_wdatas_T_58106
       & io_resp_s2_full_pred_0_is_br_sharing & io_resp_s2_full_pred_0_hit),
    .s1_new_bit_0_sel
      (_ghv_wens_119_T & ~_ghv_wens_119_T_1 & ~_ghv_wens_119_T_2 & ~_ghv_wens_119_T_3),
    .s1_new_bit_0_src
      (s1_ghist_ptr_dup_0_value == 8'h77 & io_resp_s1_full_pred_0_slot_valids_0
       & (io_resp_s1_full_pred_0_slot_valids_0 & io_resp_s1_full_pred_0_br_taken_mask_0
          & io_resp_s1_full_pred_0_hit | _s1_ghv_wdatas_T_190528
          & io_resp_s1_full_pred_0_br_taken_mask_1 & io_resp_s1_full_pred_0_hit)
       & (_s1_ghv_wdatas_T_190518 & io_resp_s1_full_pred_0_hit | ~_s1_ghv_wdatas_T_190528)
       & io_resp_s1_full_pred_0_hit | s1_ghist_ptr_dup_0_value == 8'h78
       & _s1_ghv_wdatas_T_190528 & ~(_s1_ghv_wdatas_T_190518 & io_resp_s1_full_pred_0_hit)
       & (io_resp_s1_full_pred_0_slot_valids_0 & io_resp_s1_full_pred_0_br_taken_mask_0
          & io_resp_s1_full_pred_0_hit | _s1_ghv_wdatas_T_190528
          & io_resp_s1_full_pred_0_br_taken_mask_1 & io_resp_s1_full_pred_0_hit)
       & ~(_s1_ghv_wdatas_T_190518 & io_resp_s1_full_pred_0_hit)
       & io_resp_s1_full_pred_0_hit),
    .s3_new_bit_0_sel       (_ghv_wens_119_T_2 & ~_ghv_wens_119_T_3),
    .s3_new_bit_0_src
      (s3_ghist_ptr_dup_0_value == 8'h77 & io_resp_s3_full_pred_0_slot_valids_0
       & _s3_ghv_wdatas_T_58099 & io_resp_s3_full_pred_0_hit
       | s3_ghist_ptr_dup_0_value == 8'h78 & _s3_ghv_wdatas_T_57998
       & ~(_s3_ghv_wdatas_T_58099 & io_resp_s3_full_pred_0_hit) & _s3_ghv_wdatas_T_58106
       & io_resp_s3_full_pred_0_is_br_sharing & io_resp_s3_full_pred_0_hit),
    .redirect_new_bit_0_src
      (do_redirect_dup_next_bits_r_cfiUpdate_histPtr_value == 8'h77
       & shouldShiftVec_dup_0_0 & real_br_taken_mask_dup_0_0
       | do_redirect_dup_next_bits_r_cfiUpdate_histPtr_value == 8'h78
       & shouldShiftVec_dup_0_1 & real_br_taken_mask_dup_0_1),
    .out_res                (_ghv_write_datas_119_ppm_out_res)
  );
  PriorityMuxModule_16 ghv_write_datas_120_ppm (
    .s2_new_bit_0_sel       (_ghv_wens_120_T_1 & ~_ghv_wens_120_T_2 & ~_ghv_wens_120_T_3),
    .s2_new_bit_0_src
      (s2_ghist_ptr_dup_0_value == 8'h78 & io_resp_s2_full_pred_0_slot_valids_0
       & _s2_ghv_wdatas_T_58099 & io_resp_s2_full_pred_0_hit
       | s2_ghist_ptr_dup_0_value == 8'h79 & _s2_ghv_wdatas_T_57998
       & ~(_s2_ghv_wdatas_T_58099 & io_resp_s2_full_pred_0_hit) & _s2_ghv_wdatas_T_58106
       & io_resp_s2_full_pred_0_is_br_sharing & io_resp_s2_full_pred_0_hit),
    .s1_new_bit_0_sel
      (_ghv_wens_120_T & ~_ghv_wens_120_T_1 & ~_ghv_wens_120_T_2 & ~_ghv_wens_120_T_3),
    .s1_new_bit_0_src
      (s1_ghist_ptr_dup_0_value == 8'h78 & io_resp_s1_full_pred_0_slot_valids_0
       & (io_resp_s1_full_pred_0_slot_valids_0 & io_resp_s1_full_pred_0_br_taken_mask_0
          & io_resp_s1_full_pred_0_hit | _s1_ghv_wdatas_T_190528
          & io_resp_s1_full_pred_0_br_taken_mask_1 & io_resp_s1_full_pred_0_hit)
       & (_s1_ghv_wdatas_T_190518 & io_resp_s1_full_pred_0_hit | ~_s1_ghv_wdatas_T_190528)
       & io_resp_s1_full_pred_0_hit | s1_ghist_ptr_dup_0_value == 8'h79
       & _s1_ghv_wdatas_T_190528 & ~(_s1_ghv_wdatas_T_190518 & io_resp_s1_full_pred_0_hit)
       & (io_resp_s1_full_pred_0_slot_valids_0 & io_resp_s1_full_pred_0_br_taken_mask_0
          & io_resp_s1_full_pred_0_hit | _s1_ghv_wdatas_T_190528
          & io_resp_s1_full_pred_0_br_taken_mask_1 & io_resp_s1_full_pred_0_hit)
       & ~(_s1_ghv_wdatas_T_190518 & io_resp_s1_full_pred_0_hit)
       & io_resp_s1_full_pred_0_hit),
    .s3_new_bit_0_sel       (_ghv_wens_120_T_2 & ~_ghv_wens_120_T_3),
    .s3_new_bit_0_src
      (s3_ghist_ptr_dup_0_value == 8'h78 & io_resp_s3_full_pred_0_slot_valids_0
       & _s3_ghv_wdatas_T_58099 & io_resp_s3_full_pred_0_hit
       | s3_ghist_ptr_dup_0_value == 8'h79 & _s3_ghv_wdatas_T_57998
       & ~(_s3_ghv_wdatas_T_58099 & io_resp_s3_full_pred_0_hit) & _s3_ghv_wdatas_T_58106
       & io_resp_s3_full_pred_0_is_br_sharing & io_resp_s3_full_pred_0_hit),
    .redirect_new_bit_0_src
      (do_redirect_dup_next_bits_r_cfiUpdate_histPtr_value == 8'h78
       & shouldShiftVec_dup_0_0 & real_br_taken_mask_dup_0_0
       | do_redirect_dup_next_bits_r_cfiUpdate_histPtr_value == 8'h79
       & shouldShiftVec_dup_0_1 & real_br_taken_mask_dup_0_1),
    .out_res                (_ghv_write_datas_120_ppm_out_res)
  );
  PriorityMuxModule_16 ghv_write_datas_121_ppm (
    .s2_new_bit_0_sel       (_ghv_wens_121_T_1 & ~_ghv_wens_121_T_2 & ~_ghv_wens_121_T_3),
    .s2_new_bit_0_src
      (s2_ghist_ptr_dup_0_value == 8'h79 & io_resp_s2_full_pred_0_slot_valids_0
       & _s2_ghv_wdatas_T_58099 & io_resp_s2_full_pred_0_hit
       | s2_ghist_ptr_dup_0_value == 8'h7A & _s2_ghv_wdatas_T_57998
       & ~(_s2_ghv_wdatas_T_58099 & io_resp_s2_full_pred_0_hit) & _s2_ghv_wdatas_T_58106
       & io_resp_s2_full_pred_0_is_br_sharing & io_resp_s2_full_pred_0_hit),
    .s1_new_bit_0_sel
      (_ghv_wens_121_T & ~_ghv_wens_121_T_1 & ~_ghv_wens_121_T_2 & ~_ghv_wens_121_T_3),
    .s1_new_bit_0_src
      (s1_ghist_ptr_dup_0_value == 8'h79 & io_resp_s1_full_pred_0_slot_valids_0
       & (io_resp_s1_full_pred_0_slot_valids_0 & io_resp_s1_full_pred_0_br_taken_mask_0
          & io_resp_s1_full_pred_0_hit | _s1_ghv_wdatas_T_190528
          & io_resp_s1_full_pred_0_br_taken_mask_1 & io_resp_s1_full_pred_0_hit)
       & (_s1_ghv_wdatas_T_190518 & io_resp_s1_full_pred_0_hit | ~_s1_ghv_wdatas_T_190528)
       & io_resp_s1_full_pred_0_hit | s1_ghist_ptr_dup_0_value == 8'h7A
       & _s1_ghv_wdatas_T_190528 & ~(_s1_ghv_wdatas_T_190518 & io_resp_s1_full_pred_0_hit)
       & (io_resp_s1_full_pred_0_slot_valids_0 & io_resp_s1_full_pred_0_br_taken_mask_0
          & io_resp_s1_full_pred_0_hit | _s1_ghv_wdatas_T_190528
          & io_resp_s1_full_pred_0_br_taken_mask_1 & io_resp_s1_full_pred_0_hit)
       & ~(_s1_ghv_wdatas_T_190518 & io_resp_s1_full_pred_0_hit)
       & io_resp_s1_full_pred_0_hit),
    .s3_new_bit_0_sel       (_ghv_wens_121_T_2 & ~_ghv_wens_121_T_3),
    .s3_new_bit_0_src
      (s3_ghist_ptr_dup_0_value == 8'h79 & io_resp_s3_full_pred_0_slot_valids_0
       & _s3_ghv_wdatas_T_58099 & io_resp_s3_full_pred_0_hit
       | s3_ghist_ptr_dup_0_value == 8'h7A & _s3_ghv_wdatas_T_57998
       & ~(_s3_ghv_wdatas_T_58099 & io_resp_s3_full_pred_0_hit) & _s3_ghv_wdatas_T_58106
       & io_resp_s3_full_pred_0_is_br_sharing & io_resp_s3_full_pred_0_hit),
    .redirect_new_bit_0_src
      (do_redirect_dup_next_bits_r_cfiUpdate_histPtr_value == 8'h79
       & shouldShiftVec_dup_0_0 & real_br_taken_mask_dup_0_0
       | do_redirect_dup_next_bits_r_cfiUpdate_histPtr_value == 8'h7A
       & shouldShiftVec_dup_0_1 & real_br_taken_mask_dup_0_1),
    .out_res                (_ghv_write_datas_121_ppm_out_res)
  );
  PriorityMuxModule_16 ghv_write_datas_122_ppm (
    .s2_new_bit_0_sel       (_ghv_wens_122_T_1 & ~_ghv_wens_122_T_2 & ~_ghv_wens_122_T_3),
    .s2_new_bit_0_src
      (s2_ghist_ptr_dup_0_value == 8'h7A & io_resp_s2_full_pred_0_slot_valids_0
       & _s2_ghv_wdatas_T_58099 & io_resp_s2_full_pred_0_hit
       | s2_ghist_ptr_dup_0_value == 8'h7B & _s2_ghv_wdatas_T_57998
       & ~(_s2_ghv_wdatas_T_58099 & io_resp_s2_full_pred_0_hit) & _s2_ghv_wdatas_T_58106
       & io_resp_s2_full_pred_0_is_br_sharing & io_resp_s2_full_pred_0_hit),
    .s1_new_bit_0_sel
      (_ghv_wens_122_T & ~_ghv_wens_122_T_1 & ~_ghv_wens_122_T_2 & ~_ghv_wens_122_T_3),
    .s1_new_bit_0_src
      (s1_ghist_ptr_dup_0_value == 8'h7A & io_resp_s1_full_pred_0_slot_valids_0
       & (io_resp_s1_full_pred_0_slot_valids_0 & io_resp_s1_full_pred_0_br_taken_mask_0
          & io_resp_s1_full_pred_0_hit | _s1_ghv_wdatas_T_190528
          & io_resp_s1_full_pred_0_br_taken_mask_1 & io_resp_s1_full_pred_0_hit)
       & (_s1_ghv_wdatas_T_190518 & io_resp_s1_full_pred_0_hit | ~_s1_ghv_wdatas_T_190528)
       & io_resp_s1_full_pred_0_hit | s1_ghist_ptr_dup_0_value == 8'h7B
       & _s1_ghv_wdatas_T_190528 & ~(_s1_ghv_wdatas_T_190518 & io_resp_s1_full_pred_0_hit)
       & (io_resp_s1_full_pred_0_slot_valids_0 & io_resp_s1_full_pred_0_br_taken_mask_0
          & io_resp_s1_full_pred_0_hit | _s1_ghv_wdatas_T_190528
          & io_resp_s1_full_pred_0_br_taken_mask_1 & io_resp_s1_full_pred_0_hit)
       & ~(_s1_ghv_wdatas_T_190518 & io_resp_s1_full_pred_0_hit)
       & io_resp_s1_full_pred_0_hit),
    .s3_new_bit_0_sel       (_ghv_wens_122_T_2 & ~_ghv_wens_122_T_3),
    .s3_new_bit_0_src
      (s3_ghist_ptr_dup_0_value == 8'h7A & io_resp_s3_full_pred_0_slot_valids_0
       & _s3_ghv_wdatas_T_58099 & io_resp_s3_full_pred_0_hit
       | s3_ghist_ptr_dup_0_value == 8'h7B & _s3_ghv_wdatas_T_57998
       & ~(_s3_ghv_wdatas_T_58099 & io_resp_s3_full_pred_0_hit) & _s3_ghv_wdatas_T_58106
       & io_resp_s3_full_pred_0_is_br_sharing & io_resp_s3_full_pred_0_hit),
    .redirect_new_bit_0_src
      (do_redirect_dup_next_bits_r_cfiUpdate_histPtr_value == 8'h7A
       & shouldShiftVec_dup_0_0 & real_br_taken_mask_dup_0_0
       | do_redirect_dup_next_bits_r_cfiUpdate_histPtr_value == 8'h7B
       & shouldShiftVec_dup_0_1 & real_br_taken_mask_dup_0_1),
    .out_res                (_ghv_write_datas_122_ppm_out_res)
  );
  PriorityMuxModule_16 ghv_write_datas_123_ppm (
    .s2_new_bit_0_sel       (_ghv_wens_123_T_1 & ~_ghv_wens_123_T_2 & ~_ghv_wens_123_T_3),
    .s2_new_bit_0_src
      (s2_ghist_ptr_dup_0_value == 8'h7B & io_resp_s2_full_pred_0_slot_valids_0
       & _s2_ghv_wdatas_T_58099 & io_resp_s2_full_pred_0_hit
       | s2_ghist_ptr_dup_0_value == 8'h7C & _s2_ghv_wdatas_T_57998
       & ~(_s2_ghv_wdatas_T_58099 & io_resp_s2_full_pred_0_hit) & _s2_ghv_wdatas_T_58106
       & io_resp_s2_full_pred_0_is_br_sharing & io_resp_s2_full_pred_0_hit),
    .s1_new_bit_0_sel
      (_ghv_wens_123_T & ~_ghv_wens_123_T_1 & ~_ghv_wens_123_T_2 & ~_ghv_wens_123_T_3),
    .s1_new_bit_0_src
      (s1_ghist_ptr_dup_0_value == 8'h7B & io_resp_s1_full_pred_0_slot_valids_0
       & (io_resp_s1_full_pred_0_slot_valids_0 & io_resp_s1_full_pred_0_br_taken_mask_0
          & io_resp_s1_full_pred_0_hit | _s1_ghv_wdatas_T_190528
          & io_resp_s1_full_pred_0_br_taken_mask_1 & io_resp_s1_full_pred_0_hit)
       & (_s1_ghv_wdatas_T_190518 & io_resp_s1_full_pred_0_hit | ~_s1_ghv_wdatas_T_190528)
       & io_resp_s1_full_pred_0_hit | s1_ghist_ptr_dup_0_value == 8'h7C
       & _s1_ghv_wdatas_T_190528 & ~(_s1_ghv_wdatas_T_190518 & io_resp_s1_full_pred_0_hit)
       & (io_resp_s1_full_pred_0_slot_valids_0 & io_resp_s1_full_pred_0_br_taken_mask_0
          & io_resp_s1_full_pred_0_hit | _s1_ghv_wdatas_T_190528
          & io_resp_s1_full_pred_0_br_taken_mask_1 & io_resp_s1_full_pred_0_hit)
       & ~(_s1_ghv_wdatas_T_190518 & io_resp_s1_full_pred_0_hit)
       & io_resp_s1_full_pred_0_hit),
    .s3_new_bit_0_sel       (_ghv_wens_123_T_2 & ~_ghv_wens_123_T_3),
    .s3_new_bit_0_src
      (s3_ghist_ptr_dup_0_value == 8'h7B & io_resp_s3_full_pred_0_slot_valids_0
       & _s3_ghv_wdatas_T_58099 & io_resp_s3_full_pred_0_hit
       | s3_ghist_ptr_dup_0_value == 8'h7C & _s3_ghv_wdatas_T_57998
       & ~(_s3_ghv_wdatas_T_58099 & io_resp_s3_full_pred_0_hit) & _s3_ghv_wdatas_T_58106
       & io_resp_s3_full_pred_0_is_br_sharing & io_resp_s3_full_pred_0_hit),
    .redirect_new_bit_0_src
      (do_redirect_dup_next_bits_r_cfiUpdate_histPtr_value == 8'h7B
       & shouldShiftVec_dup_0_0 & real_br_taken_mask_dup_0_0
       | do_redirect_dup_next_bits_r_cfiUpdate_histPtr_value == 8'h7C
       & shouldShiftVec_dup_0_1 & real_br_taken_mask_dup_0_1),
    .out_res                (_ghv_write_datas_123_ppm_out_res)
  );
  PriorityMuxModule_16 ghv_write_datas_124_ppm (
    .s2_new_bit_0_sel       (_ghv_wens_124_T_1 & ~_ghv_wens_124_T_2 & ~_ghv_wens_124_T_3),
    .s2_new_bit_0_src
      (s2_ghist_ptr_dup_0_value == 8'h7C & io_resp_s2_full_pred_0_slot_valids_0
       & _s2_ghv_wdatas_T_58099 & io_resp_s2_full_pred_0_hit
       | s2_ghist_ptr_dup_0_value == 8'h7D & _s2_ghv_wdatas_T_57998
       & ~(_s2_ghv_wdatas_T_58099 & io_resp_s2_full_pred_0_hit) & _s2_ghv_wdatas_T_58106
       & io_resp_s2_full_pred_0_is_br_sharing & io_resp_s2_full_pred_0_hit),
    .s1_new_bit_0_sel
      (_ghv_wens_124_T & ~_ghv_wens_124_T_1 & ~_ghv_wens_124_T_2 & ~_ghv_wens_124_T_3),
    .s1_new_bit_0_src
      (s1_ghist_ptr_dup_0_value == 8'h7C & io_resp_s1_full_pred_0_slot_valids_0
       & (io_resp_s1_full_pred_0_slot_valids_0 & io_resp_s1_full_pred_0_br_taken_mask_0
          & io_resp_s1_full_pred_0_hit | _s1_ghv_wdatas_T_190528
          & io_resp_s1_full_pred_0_br_taken_mask_1 & io_resp_s1_full_pred_0_hit)
       & (_s1_ghv_wdatas_T_190518 & io_resp_s1_full_pred_0_hit | ~_s1_ghv_wdatas_T_190528)
       & io_resp_s1_full_pred_0_hit | s1_ghist_ptr_dup_0_value == 8'h7D
       & _s1_ghv_wdatas_T_190528 & ~(_s1_ghv_wdatas_T_190518 & io_resp_s1_full_pred_0_hit)
       & (io_resp_s1_full_pred_0_slot_valids_0 & io_resp_s1_full_pred_0_br_taken_mask_0
          & io_resp_s1_full_pred_0_hit | _s1_ghv_wdatas_T_190528
          & io_resp_s1_full_pred_0_br_taken_mask_1 & io_resp_s1_full_pred_0_hit)
       & ~(_s1_ghv_wdatas_T_190518 & io_resp_s1_full_pred_0_hit)
       & io_resp_s1_full_pred_0_hit),
    .s3_new_bit_0_sel       (_ghv_wens_124_T_2 & ~_ghv_wens_124_T_3),
    .s3_new_bit_0_src
      (s3_ghist_ptr_dup_0_value == 8'h7C & io_resp_s3_full_pred_0_slot_valids_0
       & _s3_ghv_wdatas_T_58099 & io_resp_s3_full_pred_0_hit
       | s3_ghist_ptr_dup_0_value == 8'h7D & _s3_ghv_wdatas_T_57998
       & ~(_s3_ghv_wdatas_T_58099 & io_resp_s3_full_pred_0_hit) & _s3_ghv_wdatas_T_58106
       & io_resp_s3_full_pred_0_is_br_sharing & io_resp_s3_full_pred_0_hit),
    .redirect_new_bit_0_src
      (do_redirect_dup_next_bits_r_cfiUpdate_histPtr_value == 8'h7C
       & shouldShiftVec_dup_0_0 & real_br_taken_mask_dup_0_0
       | do_redirect_dup_next_bits_r_cfiUpdate_histPtr_value == 8'h7D
       & shouldShiftVec_dup_0_1 & real_br_taken_mask_dup_0_1),
    .out_res                (_ghv_write_datas_124_ppm_out_res)
  );
  PriorityMuxModule_16 ghv_write_datas_125_ppm (
    .s2_new_bit_0_sel       (_ghv_wens_125_T_1 & ~_ghv_wens_125_T_2 & ~_ghv_wens_125_T_3),
    .s2_new_bit_0_src
      (s2_ghist_ptr_dup_0_value == 8'h7D & io_resp_s2_full_pred_0_slot_valids_0
       & _s2_ghv_wdatas_T_58099 & io_resp_s2_full_pred_0_hit
       | s2_ghist_ptr_dup_0_value == 8'h7E & _s2_ghv_wdatas_T_57998
       & ~(_s2_ghv_wdatas_T_58099 & io_resp_s2_full_pred_0_hit) & _s2_ghv_wdatas_T_58106
       & io_resp_s2_full_pred_0_is_br_sharing & io_resp_s2_full_pred_0_hit),
    .s1_new_bit_0_sel
      (_ghv_wens_125_T & ~_ghv_wens_125_T_1 & ~_ghv_wens_125_T_2 & ~_ghv_wens_125_T_3),
    .s1_new_bit_0_src
      (s1_ghist_ptr_dup_0_value == 8'h7D & io_resp_s1_full_pred_0_slot_valids_0
       & (io_resp_s1_full_pred_0_slot_valids_0 & io_resp_s1_full_pred_0_br_taken_mask_0
          & io_resp_s1_full_pred_0_hit | _s1_ghv_wdatas_T_190528
          & io_resp_s1_full_pred_0_br_taken_mask_1 & io_resp_s1_full_pred_0_hit)
       & (_s1_ghv_wdatas_T_190518 & io_resp_s1_full_pred_0_hit | ~_s1_ghv_wdatas_T_190528)
       & io_resp_s1_full_pred_0_hit | s1_ghist_ptr_dup_0_value == 8'h7E
       & _s1_ghv_wdatas_T_190528 & ~(_s1_ghv_wdatas_T_190518 & io_resp_s1_full_pred_0_hit)
       & (io_resp_s1_full_pred_0_slot_valids_0 & io_resp_s1_full_pred_0_br_taken_mask_0
          & io_resp_s1_full_pred_0_hit | _s1_ghv_wdatas_T_190528
          & io_resp_s1_full_pred_0_br_taken_mask_1 & io_resp_s1_full_pred_0_hit)
       & ~(_s1_ghv_wdatas_T_190518 & io_resp_s1_full_pred_0_hit)
       & io_resp_s1_full_pred_0_hit),
    .s3_new_bit_0_sel       (_ghv_wens_125_T_2 & ~_ghv_wens_125_T_3),
    .s3_new_bit_0_src
      (s3_ghist_ptr_dup_0_value == 8'h7D & io_resp_s3_full_pred_0_slot_valids_0
       & _s3_ghv_wdatas_T_58099 & io_resp_s3_full_pred_0_hit
       | s3_ghist_ptr_dup_0_value == 8'h7E & _s3_ghv_wdatas_T_57998
       & ~(_s3_ghv_wdatas_T_58099 & io_resp_s3_full_pred_0_hit) & _s3_ghv_wdatas_T_58106
       & io_resp_s3_full_pred_0_is_br_sharing & io_resp_s3_full_pred_0_hit),
    .redirect_new_bit_0_src
      (do_redirect_dup_next_bits_r_cfiUpdate_histPtr_value == 8'h7D
       & shouldShiftVec_dup_0_0 & real_br_taken_mask_dup_0_0
       | do_redirect_dup_next_bits_r_cfiUpdate_histPtr_value == 8'h7E
       & shouldShiftVec_dup_0_1 & real_br_taken_mask_dup_0_1),
    .out_res                (_ghv_write_datas_125_ppm_out_res)
  );
  PriorityMuxModule_16 ghv_write_datas_126_ppm (
    .s2_new_bit_0_sel       (_ghv_wens_126_T_1 & ~_ghv_wens_126_T_2 & ~_ghv_wens_126_T_3),
    .s2_new_bit_0_src
      (s2_ghist_ptr_dup_0_value == 8'h7E & io_resp_s2_full_pred_0_slot_valids_0
       & _s2_ghv_wdatas_T_58099 & io_resp_s2_full_pred_0_hit
       | s2_ghist_ptr_dup_0_value == 8'h7F & _s2_ghv_wdatas_T_57998
       & ~(_s2_ghv_wdatas_T_58099 & io_resp_s2_full_pred_0_hit) & _s2_ghv_wdatas_T_58106
       & io_resp_s2_full_pred_0_is_br_sharing & io_resp_s2_full_pred_0_hit),
    .s1_new_bit_0_sel
      (_ghv_wens_126_T & ~_ghv_wens_126_T_1 & ~_ghv_wens_126_T_2 & ~_ghv_wens_126_T_3),
    .s1_new_bit_0_src
      (s1_ghist_ptr_dup_0_value == 8'h7E & io_resp_s1_full_pred_0_slot_valids_0
       & (io_resp_s1_full_pred_0_slot_valids_0 & io_resp_s1_full_pred_0_br_taken_mask_0
          & io_resp_s1_full_pred_0_hit | _s1_ghv_wdatas_T_190528
          & io_resp_s1_full_pred_0_br_taken_mask_1 & io_resp_s1_full_pred_0_hit)
       & (_s1_ghv_wdatas_T_190518 & io_resp_s1_full_pred_0_hit | ~_s1_ghv_wdatas_T_190528)
       & io_resp_s1_full_pred_0_hit | s1_ghist_ptr_dup_0_value == 8'h7F
       & _s1_ghv_wdatas_T_190528 & ~(_s1_ghv_wdatas_T_190518 & io_resp_s1_full_pred_0_hit)
       & (io_resp_s1_full_pred_0_slot_valids_0 & io_resp_s1_full_pred_0_br_taken_mask_0
          & io_resp_s1_full_pred_0_hit | _s1_ghv_wdatas_T_190528
          & io_resp_s1_full_pred_0_br_taken_mask_1 & io_resp_s1_full_pred_0_hit)
       & ~(_s1_ghv_wdatas_T_190518 & io_resp_s1_full_pred_0_hit)
       & io_resp_s1_full_pred_0_hit),
    .s3_new_bit_0_sel       (_ghv_wens_126_T_2 & ~_ghv_wens_126_T_3),
    .s3_new_bit_0_src
      (s3_ghist_ptr_dup_0_value == 8'h7E & io_resp_s3_full_pred_0_slot_valids_0
       & _s3_ghv_wdatas_T_58099 & io_resp_s3_full_pred_0_hit
       | s3_ghist_ptr_dup_0_value == 8'h7F & _s3_ghv_wdatas_T_57998
       & ~(_s3_ghv_wdatas_T_58099 & io_resp_s3_full_pred_0_hit) & _s3_ghv_wdatas_T_58106
       & io_resp_s3_full_pred_0_is_br_sharing & io_resp_s3_full_pred_0_hit),
    .redirect_new_bit_0_src
      (do_redirect_dup_next_bits_r_cfiUpdate_histPtr_value == 8'h7E
       & shouldShiftVec_dup_0_0 & real_br_taken_mask_dup_0_0
       | do_redirect_dup_next_bits_r_cfiUpdate_histPtr_value == 8'h7F
       & shouldShiftVec_dup_0_1 & real_br_taken_mask_dup_0_1),
    .out_res                (_ghv_write_datas_126_ppm_out_res)
  );
  PriorityMuxModule_16 ghv_write_datas_127_ppm (
    .s2_new_bit_0_sel       (_ghv_wens_127_T_1 & ~_ghv_wens_127_T_2 & ~_ghv_wens_127_T_3),
    .s2_new_bit_0_src
      (s2_ghist_ptr_dup_0_value == 8'h7F & io_resp_s2_full_pred_0_slot_valids_0
       & _s2_ghv_wdatas_T_58099 & io_resp_s2_full_pred_0_hit
       | s2_ghist_ptr_dup_0_value == 8'h80 & _s2_ghv_wdatas_T_57998
       & ~(_s2_ghv_wdatas_T_58099 & io_resp_s2_full_pred_0_hit) & _s2_ghv_wdatas_T_58106
       & io_resp_s2_full_pred_0_is_br_sharing & io_resp_s2_full_pred_0_hit),
    .s1_new_bit_0_sel
      (_ghv_wens_127_T & ~_ghv_wens_127_T_1 & ~_ghv_wens_127_T_2 & ~_ghv_wens_127_T_3),
    .s1_new_bit_0_src
      (s1_ghist_ptr_dup_0_value == 8'h7F & io_resp_s1_full_pred_0_slot_valids_0
       & (io_resp_s1_full_pred_0_slot_valids_0 & io_resp_s1_full_pred_0_br_taken_mask_0
          & io_resp_s1_full_pred_0_hit | _s1_ghv_wdatas_T_190528
          & io_resp_s1_full_pred_0_br_taken_mask_1 & io_resp_s1_full_pred_0_hit)
       & (_s1_ghv_wdatas_T_190518 & io_resp_s1_full_pred_0_hit | ~_s1_ghv_wdatas_T_190528)
       & io_resp_s1_full_pred_0_hit | s1_ghist_ptr_dup_0_value == 8'h80
       & _s1_ghv_wdatas_T_190528 & ~(_s1_ghv_wdatas_T_190518 & io_resp_s1_full_pred_0_hit)
       & (io_resp_s1_full_pred_0_slot_valids_0 & io_resp_s1_full_pred_0_br_taken_mask_0
          & io_resp_s1_full_pred_0_hit | _s1_ghv_wdatas_T_190528
          & io_resp_s1_full_pred_0_br_taken_mask_1 & io_resp_s1_full_pred_0_hit)
       & ~(_s1_ghv_wdatas_T_190518 & io_resp_s1_full_pred_0_hit)
       & io_resp_s1_full_pred_0_hit),
    .s3_new_bit_0_sel       (_ghv_wens_127_T_2 & ~_ghv_wens_127_T_3),
    .s3_new_bit_0_src
      (s3_ghist_ptr_dup_0_value == 8'h7F & io_resp_s3_full_pred_0_slot_valids_0
       & _s3_ghv_wdatas_T_58099 & io_resp_s3_full_pred_0_hit
       | s3_ghist_ptr_dup_0_value == 8'h80 & _s3_ghv_wdatas_T_57998
       & ~(_s3_ghv_wdatas_T_58099 & io_resp_s3_full_pred_0_hit) & _s3_ghv_wdatas_T_58106
       & io_resp_s3_full_pred_0_is_br_sharing & io_resp_s3_full_pred_0_hit),
    .redirect_new_bit_0_src
      (do_redirect_dup_next_bits_r_cfiUpdate_histPtr_value == 8'h7F
       & shouldShiftVec_dup_0_0 & real_br_taken_mask_dup_0_0
       | do_redirect_dup_next_bits_r_cfiUpdate_histPtr_value == 8'h80
       & shouldShiftVec_dup_0_1 & real_br_taken_mask_dup_0_1),
    .out_res                (_ghv_write_datas_127_ppm_out_res)
  );
  PriorityMuxModule_16 ghv_write_datas_128_ppm (
    .s2_new_bit_0_sel       (_ghv_wens_128_T_1 & ~_ghv_wens_128_T_2 & ~_ghv_wens_128_T_3),
    .s2_new_bit_0_src
      (s2_ghist_ptr_dup_0_value == 8'h80 & io_resp_s2_full_pred_0_slot_valids_0
       & _s2_ghv_wdatas_T_58099 & io_resp_s2_full_pred_0_hit
       | s2_ghist_ptr_dup_0_value == 8'h81 & _s2_ghv_wdatas_T_57998
       & ~(_s2_ghv_wdatas_T_58099 & io_resp_s2_full_pred_0_hit) & _s2_ghv_wdatas_T_58106
       & io_resp_s2_full_pred_0_is_br_sharing & io_resp_s2_full_pred_0_hit),
    .s1_new_bit_0_sel
      (_ghv_wens_128_T & ~_ghv_wens_128_T_1 & ~_ghv_wens_128_T_2 & ~_ghv_wens_128_T_3),
    .s1_new_bit_0_src
      (s1_ghist_ptr_dup_0_value == 8'h80 & io_resp_s1_full_pred_0_slot_valids_0
       & (io_resp_s1_full_pred_0_slot_valids_0 & io_resp_s1_full_pred_0_br_taken_mask_0
          & io_resp_s1_full_pred_0_hit | _s1_ghv_wdatas_T_190528
          & io_resp_s1_full_pred_0_br_taken_mask_1 & io_resp_s1_full_pred_0_hit)
       & (_s1_ghv_wdatas_T_190518 & io_resp_s1_full_pred_0_hit | ~_s1_ghv_wdatas_T_190528)
       & io_resp_s1_full_pred_0_hit | s1_ghist_ptr_dup_0_value == 8'h81
       & _s1_ghv_wdatas_T_190528 & ~(_s1_ghv_wdatas_T_190518 & io_resp_s1_full_pred_0_hit)
       & (io_resp_s1_full_pred_0_slot_valids_0 & io_resp_s1_full_pred_0_br_taken_mask_0
          & io_resp_s1_full_pred_0_hit | _s1_ghv_wdatas_T_190528
          & io_resp_s1_full_pred_0_br_taken_mask_1 & io_resp_s1_full_pred_0_hit)
       & ~(_s1_ghv_wdatas_T_190518 & io_resp_s1_full_pred_0_hit)
       & io_resp_s1_full_pred_0_hit),
    .s3_new_bit_0_sel       (_ghv_wens_128_T_2 & ~_ghv_wens_128_T_3),
    .s3_new_bit_0_src
      (s3_ghist_ptr_dup_0_value == 8'h80 & io_resp_s3_full_pred_0_slot_valids_0
       & _s3_ghv_wdatas_T_58099 & io_resp_s3_full_pred_0_hit
       | s3_ghist_ptr_dup_0_value == 8'h81 & _s3_ghv_wdatas_T_57998
       & ~(_s3_ghv_wdatas_T_58099 & io_resp_s3_full_pred_0_hit) & _s3_ghv_wdatas_T_58106
       & io_resp_s3_full_pred_0_is_br_sharing & io_resp_s3_full_pred_0_hit),
    .redirect_new_bit_0_src
      (do_redirect_dup_next_bits_r_cfiUpdate_histPtr_value == 8'h80
       & shouldShiftVec_dup_0_0 & real_br_taken_mask_dup_0_0
       | do_redirect_dup_next_bits_r_cfiUpdate_histPtr_value == 8'h81
       & shouldShiftVec_dup_0_1 & real_br_taken_mask_dup_0_1),
    .out_res                (_ghv_write_datas_128_ppm_out_res)
  );
  PriorityMuxModule_16 ghv_write_datas_129_ppm (
    .s2_new_bit_0_sel       (_ghv_wens_129_T_1 & ~_ghv_wens_129_T_2 & ~_ghv_wens_129_T_3),
    .s2_new_bit_0_src
      (s2_ghist_ptr_dup_0_value == 8'h81 & io_resp_s2_full_pred_0_slot_valids_0
       & _s2_ghv_wdatas_T_58099 & io_resp_s2_full_pred_0_hit
       | s2_ghist_ptr_dup_0_value == 8'h82 & _s2_ghv_wdatas_T_57998
       & ~(_s2_ghv_wdatas_T_58099 & io_resp_s2_full_pred_0_hit) & _s2_ghv_wdatas_T_58106
       & io_resp_s2_full_pred_0_is_br_sharing & io_resp_s2_full_pred_0_hit),
    .s1_new_bit_0_sel
      (_ghv_wens_129_T & ~_ghv_wens_129_T_1 & ~_ghv_wens_129_T_2 & ~_ghv_wens_129_T_3),
    .s1_new_bit_0_src
      (s1_ghist_ptr_dup_0_value == 8'h81 & io_resp_s1_full_pred_0_slot_valids_0
       & (io_resp_s1_full_pred_0_slot_valids_0 & io_resp_s1_full_pred_0_br_taken_mask_0
          & io_resp_s1_full_pred_0_hit | _s1_ghv_wdatas_T_190528
          & io_resp_s1_full_pred_0_br_taken_mask_1 & io_resp_s1_full_pred_0_hit)
       & (_s1_ghv_wdatas_T_190518 & io_resp_s1_full_pred_0_hit | ~_s1_ghv_wdatas_T_190528)
       & io_resp_s1_full_pred_0_hit | s1_ghist_ptr_dup_0_value == 8'h82
       & _s1_ghv_wdatas_T_190528 & ~(_s1_ghv_wdatas_T_190518 & io_resp_s1_full_pred_0_hit)
       & (io_resp_s1_full_pred_0_slot_valids_0 & io_resp_s1_full_pred_0_br_taken_mask_0
          & io_resp_s1_full_pred_0_hit | _s1_ghv_wdatas_T_190528
          & io_resp_s1_full_pred_0_br_taken_mask_1 & io_resp_s1_full_pred_0_hit)
       & ~(_s1_ghv_wdatas_T_190518 & io_resp_s1_full_pred_0_hit)
       & io_resp_s1_full_pred_0_hit),
    .s3_new_bit_0_sel       (_ghv_wens_129_T_2 & ~_ghv_wens_129_T_3),
    .s3_new_bit_0_src
      (s3_ghist_ptr_dup_0_value == 8'h81 & io_resp_s3_full_pred_0_slot_valids_0
       & _s3_ghv_wdatas_T_58099 & io_resp_s3_full_pred_0_hit
       | s3_ghist_ptr_dup_0_value == 8'h82 & _s3_ghv_wdatas_T_57998
       & ~(_s3_ghv_wdatas_T_58099 & io_resp_s3_full_pred_0_hit) & _s3_ghv_wdatas_T_58106
       & io_resp_s3_full_pred_0_is_br_sharing & io_resp_s3_full_pred_0_hit),
    .redirect_new_bit_0_src
      (do_redirect_dup_next_bits_r_cfiUpdate_histPtr_value == 8'h81
       & shouldShiftVec_dup_0_0 & real_br_taken_mask_dup_0_0
       | do_redirect_dup_next_bits_r_cfiUpdate_histPtr_value == 8'h82
       & shouldShiftVec_dup_0_1 & real_br_taken_mask_dup_0_1),
    .out_res                (_ghv_write_datas_129_ppm_out_res)
  );
  PriorityMuxModule_16 ghv_write_datas_130_ppm (
    .s2_new_bit_0_sel       (_ghv_wens_130_T_1 & ~_ghv_wens_130_T_2 & ~_ghv_wens_130_T_3),
    .s2_new_bit_0_src
      (s2_ghist_ptr_dup_0_value == 8'h82 & io_resp_s2_full_pred_0_slot_valids_0
       & _s2_ghv_wdatas_T_58099 & io_resp_s2_full_pred_0_hit
       | s2_ghist_ptr_dup_0_value == 8'h83 & _s2_ghv_wdatas_T_57998
       & ~(_s2_ghv_wdatas_T_58099 & io_resp_s2_full_pred_0_hit) & _s2_ghv_wdatas_T_58106
       & io_resp_s2_full_pred_0_is_br_sharing & io_resp_s2_full_pred_0_hit),
    .s1_new_bit_0_sel
      (_ghv_wens_130_T & ~_ghv_wens_130_T_1 & ~_ghv_wens_130_T_2 & ~_ghv_wens_130_T_3),
    .s1_new_bit_0_src
      (s1_ghist_ptr_dup_0_value == 8'h82 & io_resp_s1_full_pred_0_slot_valids_0
       & (io_resp_s1_full_pred_0_slot_valids_0 & io_resp_s1_full_pred_0_br_taken_mask_0
          & io_resp_s1_full_pred_0_hit | _s1_ghv_wdatas_T_190528
          & io_resp_s1_full_pred_0_br_taken_mask_1 & io_resp_s1_full_pred_0_hit)
       & (_s1_ghv_wdatas_T_190518 & io_resp_s1_full_pred_0_hit | ~_s1_ghv_wdatas_T_190528)
       & io_resp_s1_full_pred_0_hit | s1_ghist_ptr_dup_0_value == 8'h83
       & _s1_ghv_wdatas_T_190528 & ~(_s1_ghv_wdatas_T_190518 & io_resp_s1_full_pred_0_hit)
       & (io_resp_s1_full_pred_0_slot_valids_0 & io_resp_s1_full_pred_0_br_taken_mask_0
          & io_resp_s1_full_pred_0_hit | _s1_ghv_wdatas_T_190528
          & io_resp_s1_full_pred_0_br_taken_mask_1 & io_resp_s1_full_pred_0_hit)
       & ~(_s1_ghv_wdatas_T_190518 & io_resp_s1_full_pred_0_hit)
       & io_resp_s1_full_pred_0_hit),
    .s3_new_bit_0_sel       (_ghv_wens_130_T_2 & ~_ghv_wens_130_T_3),
    .s3_new_bit_0_src
      (s3_ghist_ptr_dup_0_value == 8'h82 & io_resp_s3_full_pred_0_slot_valids_0
       & _s3_ghv_wdatas_T_58099 & io_resp_s3_full_pred_0_hit
       | s3_ghist_ptr_dup_0_value == 8'h83 & _s3_ghv_wdatas_T_57998
       & ~(_s3_ghv_wdatas_T_58099 & io_resp_s3_full_pred_0_hit) & _s3_ghv_wdatas_T_58106
       & io_resp_s3_full_pred_0_is_br_sharing & io_resp_s3_full_pred_0_hit),
    .redirect_new_bit_0_src
      (do_redirect_dup_next_bits_r_cfiUpdate_histPtr_value == 8'h82
       & shouldShiftVec_dup_0_0 & real_br_taken_mask_dup_0_0
       | do_redirect_dup_next_bits_r_cfiUpdate_histPtr_value == 8'h83
       & shouldShiftVec_dup_0_1 & real_br_taken_mask_dup_0_1),
    .out_res                (_ghv_write_datas_130_ppm_out_res)
  );
  PriorityMuxModule_16 ghv_write_datas_131_ppm (
    .s2_new_bit_0_sel       (_ghv_wens_131_T_1 & ~_ghv_wens_131_T_2 & ~_ghv_wens_131_T_3),
    .s2_new_bit_0_src
      (s2_ghist_ptr_dup_0_value == 8'h83 & io_resp_s2_full_pred_0_slot_valids_0
       & _s2_ghv_wdatas_T_58099 & io_resp_s2_full_pred_0_hit
       | s2_ghist_ptr_dup_0_value == 8'h84 & _s2_ghv_wdatas_T_57998
       & ~(_s2_ghv_wdatas_T_58099 & io_resp_s2_full_pred_0_hit) & _s2_ghv_wdatas_T_58106
       & io_resp_s2_full_pred_0_is_br_sharing & io_resp_s2_full_pred_0_hit),
    .s1_new_bit_0_sel
      (_ghv_wens_131_T & ~_ghv_wens_131_T_1 & ~_ghv_wens_131_T_2 & ~_ghv_wens_131_T_3),
    .s1_new_bit_0_src
      (s1_ghist_ptr_dup_0_value == 8'h83 & io_resp_s1_full_pred_0_slot_valids_0
       & (io_resp_s1_full_pred_0_slot_valids_0 & io_resp_s1_full_pred_0_br_taken_mask_0
          & io_resp_s1_full_pred_0_hit | _s1_ghv_wdatas_T_190528
          & io_resp_s1_full_pred_0_br_taken_mask_1 & io_resp_s1_full_pred_0_hit)
       & (_s1_ghv_wdatas_T_190518 & io_resp_s1_full_pred_0_hit | ~_s1_ghv_wdatas_T_190528)
       & io_resp_s1_full_pred_0_hit | s1_ghist_ptr_dup_0_value == 8'h84
       & _s1_ghv_wdatas_T_190528 & ~(_s1_ghv_wdatas_T_190518 & io_resp_s1_full_pred_0_hit)
       & (io_resp_s1_full_pred_0_slot_valids_0 & io_resp_s1_full_pred_0_br_taken_mask_0
          & io_resp_s1_full_pred_0_hit | _s1_ghv_wdatas_T_190528
          & io_resp_s1_full_pred_0_br_taken_mask_1 & io_resp_s1_full_pred_0_hit)
       & ~(_s1_ghv_wdatas_T_190518 & io_resp_s1_full_pred_0_hit)
       & io_resp_s1_full_pred_0_hit),
    .s3_new_bit_0_sel       (_ghv_wens_131_T_2 & ~_ghv_wens_131_T_3),
    .s3_new_bit_0_src
      (s3_ghist_ptr_dup_0_value == 8'h83 & io_resp_s3_full_pred_0_slot_valids_0
       & _s3_ghv_wdatas_T_58099 & io_resp_s3_full_pred_0_hit
       | s3_ghist_ptr_dup_0_value == 8'h84 & _s3_ghv_wdatas_T_57998
       & ~(_s3_ghv_wdatas_T_58099 & io_resp_s3_full_pred_0_hit) & _s3_ghv_wdatas_T_58106
       & io_resp_s3_full_pred_0_is_br_sharing & io_resp_s3_full_pred_0_hit),
    .redirect_new_bit_0_src
      (do_redirect_dup_next_bits_r_cfiUpdate_histPtr_value == 8'h83
       & shouldShiftVec_dup_0_0 & real_br_taken_mask_dup_0_0
       | do_redirect_dup_next_bits_r_cfiUpdate_histPtr_value == 8'h84
       & shouldShiftVec_dup_0_1 & real_br_taken_mask_dup_0_1),
    .out_res                (_ghv_write_datas_131_ppm_out_res)
  );
  PriorityMuxModule_16 ghv_write_datas_132_ppm (
    .s2_new_bit_0_sel       (_ghv_wens_132_T_1 & ~_ghv_wens_132_T_2 & ~_ghv_wens_132_T_3),
    .s2_new_bit_0_src
      (s2_ghist_ptr_dup_0_value == 8'h84 & io_resp_s2_full_pred_0_slot_valids_0
       & _s2_ghv_wdatas_T_58099 & io_resp_s2_full_pred_0_hit
       | s2_ghist_ptr_dup_0_value == 8'h85 & _s2_ghv_wdatas_T_57998
       & ~(_s2_ghv_wdatas_T_58099 & io_resp_s2_full_pred_0_hit) & _s2_ghv_wdatas_T_58106
       & io_resp_s2_full_pred_0_is_br_sharing & io_resp_s2_full_pred_0_hit),
    .s1_new_bit_0_sel
      (_ghv_wens_132_T & ~_ghv_wens_132_T_1 & ~_ghv_wens_132_T_2 & ~_ghv_wens_132_T_3),
    .s1_new_bit_0_src
      (s1_ghist_ptr_dup_0_value == 8'h84 & io_resp_s1_full_pred_0_slot_valids_0
       & (io_resp_s1_full_pred_0_slot_valids_0 & io_resp_s1_full_pred_0_br_taken_mask_0
          & io_resp_s1_full_pred_0_hit | _s1_ghv_wdatas_T_190528
          & io_resp_s1_full_pred_0_br_taken_mask_1 & io_resp_s1_full_pred_0_hit)
       & (_s1_ghv_wdatas_T_190518 & io_resp_s1_full_pred_0_hit | ~_s1_ghv_wdatas_T_190528)
       & io_resp_s1_full_pred_0_hit | s1_ghist_ptr_dup_0_value == 8'h85
       & _s1_ghv_wdatas_T_190528 & ~(_s1_ghv_wdatas_T_190518 & io_resp_s1_full_pred_0_hit)
       & (io_resp_s1_full_pred_0_slot_valids_0 & io_resp_s1_full_pred_0_br_taken_mask_0
          & io_resp_s1_full_pred_0_hit | _s1_ghv_wdatas_T_190528
          & io_resp_s1_full_pred_0_br_taken_mask_1 & io_resp_s1_full_pred_0_hit)
       & ~(_s1_ghv_wdatas_T_190518 & io_resp_s1_full_pred_0_hit)
       & io_resp_s1_full_pred_0_hit),
    .s3_new_bit_0_sel       (_ghv_wens_132_T_2 & ~_ghv_wens_132_T_3),
    .s3_new_bit_0_src
      (s3_ghist_ptr_dup_0_value == 8'h84 & io_resp_s3_full_pred_0_slot_valids_0
       & _s3_ghv_wdatas_T_58099 & io_resp_s3_full_pred_0_hit
       | s3_ghist_ptr_dup_0_value == 8'h85 & _s3_ghv_wdatas_T_57998
       & ~(_s3_ghv_wdatas_T_58099 & io_resp_s3_full_pred_0_hit) & _s3_ghv_wdatas_T_58106
       & io_resp_s3_full_pred_0_is_br_sharing & io_resp_s3_full_pred_0_hit),
    .redirect_new_bit_0_src
      (do_redirect_dup_next_bits_r_cfiUpdate_histPtr_value == 8'h84
       & shouldShiftVec_dup_0_0 & real_br_taken_mask_dup_0_0
       | do_redirect_dup_next_bits_r_cfiUpdate_histPtr_value == 8'h85
       & shouldShiftVec_dup_0_1 & real_br_taken_mask_dup_0_1),
    .out_res                (_ghv_write_datas_132_ppm_out_res)
  );
  PriorityMuxModule_16 ghv_write_datas_133_ppm (
    .s2_new_bit_0_sel       (_ghv_wens_133_T_1 & ~_ghv_wens_133_T_2 & ~_ghv_wens_133_T_3),
    .s2_new_bit_0_src
      (s2_ghist_ptr_dup_0_value == 8'h85 & io_resp_s2_full_pred_0_slot_valids_0
       & _s2_ghv_wdatas_T_58099 & io_resp_s2_full_pred_0_hit
       | s2_ghist_ptr_dup_0_value == 8'h86 & _s2_ghv_wdatas_T_57998
       & ~(_s2_ghv_wdatas_T_58099 & io_resp_s2_full_pred_0_hit) & _s2_ghv_wdatas_T_58106
       & io_resp_s2_full_pred_0_is_br_sharing & io_resp_s2_full_pred_0_hit),
    .s1_new_bit_0_sel
      (_ghv_wens_133_T & ~_ghv_wens_133_T_1 & ~_ghv_wens_133_T_2 & ~_ghv_wens_133_T_3),
    .s1_new_bit_0_src
      (s1_ghist_ptr_dup_0_value == 8'h85 & io_resp_s1_full_pred_0_slot_valids_0
       & (io_resp_s1_full_pred_0_slot_valids_0 & io_resp_s1_full_pred_0_br_taken_mask_0
          & io_resp_s1_full_pred_0_hit | _s1_ghv_wdatas_T_190528
          & io_resp_s1_full_pred_0_br_taken_mask_1 & io_resp_s1_full_pred_0_hit)
       & (_s1_ghv_wdatas_T_190518 & io_resp_s1_full_pred_0_hit | ~_s1_ghv_wdatas_T_190528)
       & io_resp_s1_full_pred_0_hit | s1_ghist_ptr_dup_0_value == 8'h86
       & _s1_ghv_wdatas_T_190528 & ~(_s1_ghv_wdatas_T_190518 & io_resp_s1_full_pred_0_hit)
       & (io_resp_s1_full_pred_0_slot_valids_0 & io_resp_s1_full_pred_0_br_taken_mask_0
          & io_resp_s1_full_pred_0_hit | _s1_ghv_wdatas_T_190528
          & io_resp_s1_full_pred_0_br_taken_mask_1 & io_resp_s1_full_pred_0_hit)
       & ~(_s1_ghv_wdatas_T_190518 & io_resp_s1_full_pred_0_hit)
       & io_resp_s1_full_pred_0_hit),
    .s3_new_bit_0_sel       (_ghv_wens_133_T_2 & ~_ghv_wens_133_T_3),
    .s3_new_bit_0_src
      (s3_ghist_ptr_dup_0_value == 8'h85 & io_resp_s3_full_pred_0_slot_valids_0
       & _s3_ghv_wdatas_T_58099 & io_resp_s3_full_pred_0_hit
       | s3_ghist_ptr_dup_0_value == 8'h86 & _s3_ghv_wdatas_T_57998
       & ~(_s3_ghv_wdatas_T_58099 & io_resp_s3_full_pred_0_hit) & _s3_ghv_wdatas_T_58106
       & io_resp_s3_full_pred_0_is_br_sharing & io_resp_s3_full_pred_0_hit),
    .redirect_new_bit_0_src
      (do_redirect_dup_next_bits_r_cfiUpdate_histPtr_value == 8'h85
       & shouldShiftVec_dup_0_0 & real_br_taken_mask_dup_0_0
       | do_redirect_dup_next_bits_r_cfiUpdate_histPtr_value == 8'h86
       & shouldShiftVec_dup_0_1 & real_br_taken_mask_dup_0_1),
    .out_res                (_ghv_write_datas_133_ppm_out_res)
  );
  PriorityMuxModule_16 ghv_write_datas_134_ppm (
    .s2_new_bit_0_sel       (_ghv_wens_134_T_1 & ~_ghv_wens_134_T_2 & ~_ghv_wens_134_T_3),
    .s2_new_bit_0_src
      (s2_ghist_ptr_dup_0_value == 8'h86 & io_resp_s2_full_pred_0_slot_valids_0
       & _s2_ghv_wdatas_T_58099 & io_resp_s2_full_pred_0_hit
       | s2_ghist_ptr_dup_0_value == 8'h87 & _s2_ghv_wdatas_T_57998
       & ~(_s2_ghv_wdatas_T_58099 & io_resp_s2_full_pred_0_hit) & _s2_ghv_wdatas_T_58106
       & io_resp_s2_full_pred_0_is_br_sharing & io_resp_s2_full_pred_0_hit),
    .s1_new_bit_0_sel
      (_ghv_wens_134_T & ~_ghv_wens_134_T_1 & ~_ghv_wens_134_T_2 & ~_ghv_wens_134_T_3),
    .s1_new_bit_0_src
      (s1_ghist_ptr_dup_0_value == 8'h86 & io_resp_s1_full_pred_0_slot_valids_0
       & (io_resp_s1_full_pred_0_slot_valids_0 & io_resp_s1_full_pred_0_br_taken_mask_0
          & io_resp_s1_full_pred_0_hit | _s1_ghv_wdatas_T_190528
          & io_resp_s1_full_pred_0_br_taken_mask_1 & io_resp_s1_full_pred_0_hit)
       & (_s1_ghv_wdatas_T_190518 & io_resp_s1_full_pred_0_hit | ~_s1_ghv_wdatas_T_190528)
       & io_resp_s1_full_pred_0_hit | s1_ghist_ptr_dup_0_value == 8'h87
       & _s1_ghv_wdatas_T_190528 & ~(_s1_ghv_wdatas_T_190518 & io_resp_s1_full_pred_0_hit)
       & (io_resp_s1_full_pred_0_slot_valids_0 & io_resp_s1_full_pred_0_br_taken_mask_0
          & io_resp_s1_full_pred_0_hit | _s1_ghv_wdatas_T_190528
          & io_resp_s1_full_pred_0_br_taken_mask_1 & io_resp_s1_full_pred_0_hit)
       & ~(_s1_ghv_wdatas_T_190518 & io_resp_s1_full_pred_0_hit)
       & io_resp_s1_full_pred_0_hit),
    .s3_new_bit_0_sel       (_ghv_wens_134_T_2 & ~_ghv_wens_134_T_3),
    .s3_new_bit_0_src
      (s3_ghist_ptr_dup_0_value == 8'h86 & io_resp_s3_full_pred_0_slot_valids_0
       & _s3_ghv_wdatas_T_58099 & io_resp_s3_full_pred_0_hit
       | s3_ghist_ptr_dup_0_value == 8'h87 & _s3_ghv_wdatas_T_57998
       & ~(_s3_ghv_wdatas_T_58099 & io_resp_s3_full_pred_0_hit) & _s3_ghv_wdatas_T_58106
       & io_resp_s3_full_pred_0_is_br_sharing & io_resp_s3_full_pred_0_hit),
    .redirect_new_bit_0_src
      (do_redirect_dup_next_bits_r_cfiUpdate_histPtr_value == 8'h86
       & shouldShiftVec_dup_0_0 & real_br_taken_mask_dup_0_0
       | do_redirect_dup_next_bits_r_cfiUpdate_histPtr_value == 8'h87
       & shouldShiftVec_dup_0_1 & real_br_taken_mask_dup_0_1),
    .out_res                (_ghv_write_datas_134_ppm_out_res)
  );
  PriorityMuxModule_16 ghv_write_datas_135_ppm (
    .s2_new_bit_0_sel       (_ghv_wens_135_T_1 & ~_ghv_wens_135_T_2 & ~_ghv_wens_135_T_3),
    .s2_new_bit_0_src
      (s2_ghist_ptr_dup_0_value == 8'h87 & io_resp_s2_full_pred_0_slot_valids_0
       & _s2_ghv_wdatas_T_58099 & io_resp_s2_full_pred_0_hit
       | s2_ghist_ptr_dup_0_value == 8'h88 & _s2_ghv_wdatas_T_57998
       & ~(_s2_ghv_wdatas_T_58099 & io_resp_s2_full_pred_0_hit) & _s2_ghv_wdatas_T_58106
       & io_resp_s2_full_pred_0_is_br_sharing & io_resp_s2_full_pred_0_hit),
    .s1_new_bit_0_sel
      (_ghv_wens_135_T & ~_ghv_wens_135_T_1 & ~_ghv_wens_135_T_2 & ~_ghv_wens_135_T_3),
    .s1_new_bit_0_src
      (s1_ghist_ptr_dup_0_value == 8'h87 & io_resp_s1_full_pred_0_slot_valids_0
       & (io_resp_s1_full_pred_0_slot_valids_0 & io_resp_s1_full_pred_0_br_taken_mask_0
          & io_resp_s1_full_pred_0_hit | _s1_ghv_wdatas_T_190528
          & io_resp_s1_full_pred_0_br_taken_mask_1 & io_resp_s1_full_pred_0_hit)
       & (_s1_ghv_wdatas_T_190518 & io_resp_s1_full_pred_0_hit | ~_s1_ghv_wdatas_T_190528)
       & io_resp_s1_full_pred_0_hit | s1_ghist_ptr_dup_0_value == 8'h88
       & _s1_ghv_wdatas_T_190528 & ~(_s1_ghv_wdatas_T_190518 & io_resp_s1_full_pred_0_hit)
       & (io_resp_s1_full_pred_0_slot_valids_0 & io_resp_s1_full_pred_0_br_taken_mask_0
          & io_resp_s1_full_pred_0_hit | _s1_ghv_wdatas_T_190528
          & io_resp_s1_full_pred_0_br_taken_mask_1 & io_resp_s1_full_pred_0_hit)
       & ~(_s1_ghv_wdatas_T_190518 & io_resp_s1_full_pred_0_hit)
       & io_resp_s1_full_pred_0_hit),
    .s3_new_bit_0_sel       (_ghv_wens_135_T_2 & ~_ghv_wens_135_T_3),
    .s3_new_bit_0_src
      (s3_ghist_ptr_dup_0_value == 8'h87 & io_resp_s3_full_pred_0_slot_valids_0
       & _s3_ghv_wdatas_T_58099 & io_resp_s3_full_pred_0_hit
       | s3_ghist_ptr_dup_0_value == 8'h88 & _s3_ghv_wdatas_T_57998
       & ~(_s3_ghv_wdatas_T_58099 & io_resp_s3_full_pred_0_hit) & _s3_ghv_wdatas_T_58106
       & io_resp_s3_full_pred_0_is_br_sharing & io_resp_s3_full_pred_0_hit),
    .redirect_new_bit_0_src
      (do_redirect_dup_next_bits_r_cfiUpdate_histPtr_value == 8'h87
       & shouldShiftVec_dup_0_0 & real_br_taken_mask_dup_0_0
       | do_redirect_dup_next_bits_r_cfiUpdate_histPtr_value == 8'h88
       & shouldShiftVec_dup_0_1 & real_br_taken_mask_dup_0_1),
    .out_res                (_ghv_write_datas_135_ppm_out_res)
  );
  PriorityMuxModule_16 ghv_write_datas_136_ppm (
    .s2_new_bit_0_sel       (_ghv_wens_136_T_1 & ~_ghv_wens_136_T_2 & ~_ghv_wens_136_T_3),
    .s2_new_bit_0_src
      (s2_ghist_ptr_dup_0_value == 8'h88 & io_resp_s2_full_pred_0_slot_valids_0
       & _s2_ghv_wdatas_T_58099 & io_resp_s2_full_pred_0_hit
       | s2_ghist_ptr_dup_0_value == 8'h89 & _s2_ghv_wdatas_T_57998
       & ~(_s2_ghv_wdatas_T_58099 & io_resp_s2_full_pred_0_hit) & _s2_ghv_wdatas_T_58106
       & io_resp_s2_full_pred_0_is_br_sharing & io_resp_s2_full_pred_0_hit),
    .s1_new_bit_0_sel
      (_ghv_wens_136_T & ~_ghv_wens_136_T_1 & ~_ghv_wens_136_T_2 & ~_ghv_wens_136_T_3),
    .s1_new_bit_0_src
      (s1_ghist_ptr_dup_0_value == 8'h88 & io_resp_s1_full_pred_0_slot_valids_0
       & (io_resp_s1_full_pred_0_slot_valids_0 & io_resp_s1_full_pred_0_br_taken_mask_0
          & io_resp_s1_full_pred_0_hit | _s1_ghv_wdatas_T_190528
          & io_resp_s1_full_pred_0_br_taken_mask_1 & io_resp_s1_full_pred_0_hit)
       & (_s1_ghv_wdatas_T_190518 & io_resp_s1_full_pred_0_hit | ~_s1_ghv_wdatas_T_190528)
       & io_resp_s1_full_pred_0_hit | s1_ghist_ptr_dup_0_value == 8'h89
       & _s1_ghv_wdatas_T_190528 & ~(_s1_ghv_wdatas_T_190518 & io_resp_s1_full_pred_0_hit)
       & (io_resp_s1_full_pred_0_slot_valids_0 & io_resp_s1_full_pred_0_br_taken_mask_0
          & io_resp_s1_full_pred_0_hit | _s1_ghv_wdatas_T_190528
          & io_resp_s1_full_pred_0_br_taken_mask_1 & io_resp_s1_full_pred_0_hit)
       & ~(_s1_ghv_wdatas_T_190518 & io_resp_s1_full_pred_0_hit)
       & io_resp_s1_full_pred_0_hit),
    .s3_new_bit_0_sel       (_ghv_wens_136_T_2 & ~_ghv_wens_136_T_3),
    .s3_new_bit_0_src
      (s3_ghist_ptr_dup_0_value == 8'h88 & io_resp_s3_full_pred_0_slot_valids_0
       & _s3_ghv_wdatas_T_58099 & io_resp_s3_full_pred_0_hit
       | s3_ghist_ptr_dup_0_value == 8'h89 & _s3_ghv_wdatas_T_57998
       & ~(_s3_ghv_wdatas_T_58099 & io_resp_s3_full_pred_0_hit) & _s3_ghv_wdatas_T_58106
       & io_resp_s3_full_pred_0_is_br_sharing & io_resp_s3_full_pred_0_hit),
    .redirect_new_bit_0_src
      (do_redirect_dup_next_bits_r_cfiUpdate_histPtr_value == 8'h88
       & shouldShiftVec_dup_0_0 & real_br_taken_mask_dup_0_0
       | do_redirect_dup_next_bits_r_cfiUpdate_histPtr_value == 8'h89
       & shouldShiftVec_dup_0_1 & real_br_taken_mask_dup_0_1),
    .out_res                (_ghv_write_datas_136_ppm_out_res)
  );
  PriorityMuxModule_16 ghv_write_datas_137_ppm (
    .s2_new_bit_0_sel       (_ghv_wens_137_T_1 & ~_ghv_wens_137_T_2 & ~_ghv_wens_137_T_3),
    .s2_new_bit_0_src
      (s2_ghist_ptr_dup_0_value == 8'h89 & io_resp_s2_full_pred_0_slot_valids_0
       & _s2_ghv_wdatas_T_58099 & io_resp_s2_full_pred_0_hit
       | s2_ghist_ptr_dup_0_value == 8'h8A & _s2_ghv_wdatas_T_57998
       & ~(_s2_ghv_wdatas_T_58099 & io_resp_s2_full_pred_0_hit) & _s2_ghv_wdatas_T_58106
       & io_resp_s2_full_pred_0_is_br_sharing & io_resp_s2_full_pred_0_hit),
    .s1_new_bit_0_sel
      (_ghv_wens_137_T & ~_ghv_wens_137_T_1 & ~_ghv_wens_137_T_2 & ~_ghv_wens_137_T_3),
    .s1_new_bit_0_src
      (s1_ghist_ptr_dup_0_value == 8'h89 & io_resp_s1_full_pred_0_slot_valids_0
       & (io_resp_s1_full_pred_0_slot_valids_0 & io_resp_s1_full_pred_0_br_taken_mask_0
          & io_resp_s1_full_pred_0_hit | _s1_ghv_wdatas_T_190528
          & io_resp_s1_full_pred_0_br_taken_mask_1 & io_resp_s1_full_pred_0_hit)
       & (_s1_ghv_wdatas_T_190518 & io_resp_s1_full_pred_0_hit | ~_s1_ghv_wdatas_T_190528)
       & io_resp_s1_full_pred_0_hit | s1_ghist_ptr_dup_0_value == 8'h8A
       & _s1_ghv_wdatas_T_190528 & ~(_s1_ghv_wdatas_T_190518 & io_resp_s1_full_pred_0_hit)
       & (io_resp_s1_full_pred_0_slot_valids_0 & io_resp_s1_full_pred_0_br_taken_mask_0
          & io_resp_s1_full_pred_0_hit | _s1_ghv_wdatas_T_190528
          & io_resp_s1_full_pred_0_br_taken_mask_1 & io_resp_s1_full_pred_0_hit)
       & ~(_s1_ghv_wdatas_T_190518 & io_resp_s1_full_pred_0_hit)
       & io_resp_s1_full_pred_0_hit),
    .s3_new_bit_0_sel       (_ghv_wens_137_T_2 & ~_ghv_wens_137_T_3),
    .s3_new_bit_0_src
      (s3_ghist_ptr_dup_0_value == 8'h89 & io_resp_s3_full_pred_0_slot_valids_0
       & _s3_ghv_wdatas_T_58099 & io_resp_s3_full_pred_0_hit
       | s3_ghist_ptr_dup_0_value == 8'h8A & _s3_ghv_wdatas_T_57998
       & ~(_s3_ghv_wdatas_T_58099 & io_resp_s3_full_pred_0_hit) & _s3_ghv_wdatas_T_58106
       & io_resp_s3_full_pred_0_is_br_sharing & io_resp_s3_full_pred_0_hit),
    .redirect_new_bit_0_src
      (do_redirect_dup_next_bits_r_cfiUpdate_histPtr_value == 8'h89
       & shouldShiftVec_dup_0_0 & real_br_taken_mask_dup_0_0
       | do_redirect_dup_next_bits_r_cfiUpdate_histPtr_value == 8'h8A
       & shouldShiftVec_dup_0_1 & real_br_taken_mask_dup_0_1),
    .out_res                (_ghv_write_datas_137_ppm_out_res)
  );
  PriorityMuxModule_16 ghv_write_datas_138_ppm (
    .s2_new_bit_0_sel       (_ghv_wens_138_T_1 & ~_ghv_wens_138_T_2 & ~_ghv_wens_138_T_3),
    .s2_new_bit_0_src
      (s2_ghist_ptr_dup_0_value == 8'h8A & io_resp_s2_full_pred_0_slot_valids_0
       & _s2_ghv_wdatas_T_58099 & io_resp_s2_full_pred_0_hit
       | s2_ghist_ptr_dup_0_value == 8'h8B & _s2_ghv_wdatas_T_57998
       & ~(_s2_ghv_wdatas_T_58099 & io_resp_s2_full_pred_0_hit) & _s2_ghv_wdatas_T_58106
       & io_resp_s2_full_pred_0_is_br_sharing & io_resp_s2_full_pred_0_hit),
    .s1_new_bit_0_sel
      (_ghv_wens_138_T & ~_ghv_wens_138_T_1 & ~_ghv_wens_138_T_2 & ~_ghv_wens_138_T_3),
    .s1_new_bit_0_src
      (s1_ghist_ptr_dup_0_value == 8'h8A & io_resp_s1_full_pred_0_slot_valids_0
       & (io_resp_s1_full_pred_0_slot_valids_0 & io_resp_s1_full_pred_0_br_taken_mask_0
          & io_resp_s1_full_pred_0_hit | _s1_ghv_wdatas_T_190528
          & io_resp_s1_full_pred_0_br_taken_mask_1 & io_resp_s1_full_pred_0_hit)
       & (_s1_ghv_wdatas_T_190518 & io_resp_s1_full_pred_0_hit | ~_s1_ghv_wdatas_T_190528)
       & io_resp_s1_full_pred_0_hit | s1_ghist_ptr_dup_0_value == 8'h8B
       & _s1_ghv_wdatas_T_190528 & ~(_s1_ghv_wdatas_T_190518 & io_resp_s1_full_pred_0_hit)
       & (io_resp_s1_full_pred_0_slot_valids_0 & io_resp_s1_full_pred_0_br_taken_mask_0
          & io_resp_s1_full_pred_0_hit | _s1_ghv_wdatas_T_190528
          & io_resp_s1_full_pred_0_br_taken_mask_1 & io_resp_s1_full_pred_0_hit)
       & ~(_s1_ghv_wdatas_T_190518 & io_resp_s1_full_pred_0_hit)
       & io_resp_s1_full_pred_0_hit),
    .s3_new_bit_0_sel       (_ghv_wens_138_T_2 & ~_ghv_wens_138_T_3),
    .s3_new_bit_0_src
      (s3_ghist_ptr_dup_0_value == 8'h8A & io_resp_s3_full_pred_0_slot_valids_0
       & _s3_ghv_wdatas_T_58099 & io_resp_s3_full_pred_0_hit
       | s3_ghist_ptr_dup_0_value == 8'h8B & _s3_ghv_wdatas_T_57998
       & ~(_s3_ghv_wdatas_T_58099 & io_resp_s3_full_pred_0_hit) & _s3_ghv_wdatas_T_58106
       & io_resp_s3_full_pred_0_is_br_sharing & io_resp_s3_full_pred_0_hit),
    .redirect_new_bit_0_src
      (do_redirect_dup_next_bits_r_cfiUpdate_histPtr_value == 8'h8A
       & shouldShiftVec_dup_0_0 & real_br_taken_mask_dup_0_0
       | do_redirect_dup_next_bits_r_cfiUpdate_histPtr_value == 8'h8B
       & shouldShiftVec_dup_0_1 & real_br_taken_mask_dup_0_1),
    .out_res                (_ghv_write_datas_138_ppm_out_res)
  );
  PriorityMuxModule_16 ghv_write_datas_139_ppm (
    .s2_new_bit_0_sel       (_ghv_wens_139_T_1 & ~_ghv_wens_139_T_2 & ~_ghv_wens_139_T_3),
    .s2_new_bit_0_src
      (s2_ghist_ptr_dup_0_value == 8'h8B & io_resp_s2_full_pred_0_slot_valids_0
       & _s2_ghv_wdatas_T_58099 & io_resp_s2_full_pred_0_hit
       | s2_ghist_ptr_dup_0_value == 8'h8C & _s2_ghv_wdatas_T_57998
       & ~(_s2_ghv_wdatas_T_58099 & io_resp_s2_full_pred_0_hit) & _s2_ghv_wdatas_T_58106
       & io_resp_s2_full_pred_0_is_br_sharing & io_resp_s2_full_pred_0_hit),
    .s1_new_bit_0_sel
      (_ghv_wens_139_T & ~_ghv_wens_139_T_1 & ~_ghv_wens_139_T_2 & ~_ghv_wens_139_T_3),
    .s1_new_bit_0_src
      (s1_ghist_ptr_dup_0_value == 8'h8B & io_resp_s1_full_pred_0_slot_valids_0
       & (io_resp_s1_full_pred_0_slot_valids_0 & io_resp_s1_full_pred_0_br_taken_mask_0
          & io_resp_s1_full_pred_0_hit | _s1_ghv_wdatas_T_190528
          & io_resp_s1_full_pred_0_br_taken_mask_1 & io_resp_s1_full_pred_0_hit)
       & (_s1_ghv_wdatas_T_190518 & io_resp_s1_full_pred_0_hit | ~_s1_ghv_wdatas_T_190528)
       & io_resp_s1_full_pred_0_hit | s1_ghist_ptr_dup_0_value == 8'h8C
       & _s1_ghv_wdatas_T_190528 & ~(_s1_ghv_wdatas_T_190518 & io_resp_s1_full_pred_0_hit)
       & (io_resp_s1_full_pred_0_slot_valids_0 & io_resp_s1_full_pred_0_br_taken_mask_0
          & io_resp_s1_full_pred_0_hit | _s1_ghv_wdatas_T_190528
          & io_resp_s1_full_pred_0_br_taken_mask_1 & io_resp_s1_full_pred_0_hit)
       & ~(_s1_ghv_wdatas_T_190518 & io_resp_s1_full_pred_0_hit)
       & io_resp_s1_full_pred_0_hit),
    .s3_new_bit_0_sel       (_ghv_wens_139_T_2 & ~_ghv_wens_139_T_3),
    .s3_new_bit_0_src
      (s3_ghist_ptr_dup_0_value == 8'h8B & io_resp_s3_full_pred_0_slot_valids_0
       & _s3_ghv_wdatas_T_58099 & io_resp_s3_full_pred_0_hit
       | s3_ghist_ptr_dup_0_value == 8'h8C & _s3_ghv_wdatas_T_57998
       & ~(_s3_ghv_wdatas_T_58099 & io_resp_s3_full_pred_0_hit) & _s3_ghv_wdatas_T_58106
       & io_resp_s3_full_pred_0_is_br_sharing & io_resp_s3_full_pred_0_hit),
    .redirect_new_bit_0_src
      (do_redirect_dup_next_bits_r_cfiUpdate_histPtr_value == 8'h8B
       & shouldShiftVec_dup_0_0 & real_br_taken_mask_dup_0_0
       | do_redirect_dup_next_bits_r_cfiUpdate_histPtr_value == 8'h8C
       & shouldShiftVec_dup_0_1 & real_br_taken_mask_dup_0_1),
    .out_res                (_ghv_write_datas_139_ppm_out_res)
  );
  PriorityMuxModule_16 ghv_write_datas_140_ppm (
    .s2_new_bit_0_sel       (_ghv_wens_140_T_1 & ~_ghv_wens_140_T_2 & ~_ghv_wens_140_T_3),
    .s2_new_bit_0_src
      (s2_ghist_ptr_dup_0_value == 8'h8C & io_resp_s2_full_pred_0_slot_valids_0
       & _s2_ghv_wdatas_T_58099 & io_resp_s2_full_pred_0_hit
       | s2_ghist_ptr_dup_0_value == 8'h8D & _s2_ghv_wdatas_T_57998
       & ~(_s2_ghv_wdatas_T_58099 & io_resp_s2_full_pred_0_hit) & _s2_ghv_wdatas_T_58106
       & io_resp_s2_full_pred_0_is_br_sharing & io_resp_s2_full_pred_0_hit),
    .s1_new_bit_0_sel
      (_ghv_wens_140_T & ~_ghv_wens_140_T_1 & ~_ghv_wens_140_T_2 & ~_ghv_wens_140_T_3),
    .s1_new_bit_0_src
      (s1_ghist_ptr_dup_0_value == 8'h8C & io_resp_s1_full_pred_0_slot_valids_0
       & (io_resp_s1_full_pred_0_slot_valids_0 & io_resp_s1_full_pred_0_br_taken_mask_0
          & io_resp_s1_full_pred_0_hit | _s1_ghv_wdatas_T_190528
          & io_resp_s1_full_pred_0_br_taken_mask_1 & io_resp_s1_full_pred_0_hit)
       & (_s1_ghv_wdatas_T_190518 & io_resp_s1_full_pred_0_hit | ~_s1_ghv_wdatas_T_190528)
       & io_resp_s1_full_pred_0_hit | s1_ghist_ptr_dup_0_value == 8'h8D
       & _s1_ghv_wdatas_T_190528 & ~(_s1_ghv_wdatas_T_190518 & io_resp_s1_full_pred_0_hit)
       & (io_resp_s1_full_pred_0_slot_valids_0 & io_resp_s1_full_pred_0_br_taken_mask_0
          & io_resp_s1_full_pred_0_hit | _s1_ghv_wdatas_T_190528
          & io_resp_s1_full_pred_0_br_taken_mask_1 & io_resp_s1_full_pred_0_hit)
       & ~(_s1_ghv_wdatas_T_190518 & io_resp_s1_full_pred_0_hit)
       & io_resp_s1_full_pred_0_hit),
    .s3_new_bit_0_sel       (_ghv_wens_140_T_2 & ~_ghv_wens_140_T_3),
    .s3_new_bit_0_src
      (s3_ghist_ptr_dup_0_value == 8'h8C & io_resp_s3_full_pred_0_slot_valids_0
       & _s3_ghv_wdatas_T_58099 & io_resp_s3_full_pred_0_hit
       | s3_ghist_ptr_dup_0_value == 8'h8D & _s3_ghv_wdatas_T_57998
       & ~(_s3_ghv_wdatas_T_58099 & io_resp_s3_full_pred_0_hit) & _s3_ghv_wdatas_T_58106
       & io_resp_s3_full_pred_0_is_br_sharing & io_resp_s3_full_pred_0_hit),
    .redirect_new_bit_0_src
      (do_redirect_dup_next_bits_r_cfiUpdate_histPtr_value == 8'h8C
       & shouldShiftVec_dup_0_0 & real_br_taken_mask_dup_0_0
       | do_redirect_dup_next_bits_r_cfiUpdate_histPtr_value == 8'h8D
       & shouldShiftVec_dup_0_1 & real_br_taken_mask_dup_0_1),
    .out_res                (_ghv_write_datas_140_ppm_out_res)
  );
  PriorityMuxModule_16 ghv_write_datas_141_ppm (
    .s2_new_bit_0_sel       (_ghv_wens_141_T_1 & ~_ghv_wens_141_T_2 & ~_ghv_wens_141_T_3),
    .s2_new_bit_0_src
      (s2_ghist_ptr_dup_0_value == 8'h8D & io_resp_s2_full_pred_0_slot_valids_0
       & _s2_ghv_wdatas_T_58099 & io_resp_s2_full_pred_0_hit
       | s2_ghist_ptr_dup_0_value == 8'h8E & _s2_ghv_wdatas_T_57998
       & ~(_s2_ghv_wdatas_T_58099 & io_resp_s2_full_pred_0_hit) & _s2_ghv_wdatas_T_58106
       & io_resp_s2_full_pred_0_is_br_sharing & io_resp_s2_full_pred_0_hit),
    .s1_new_bit_0_sel
      (_ghv_wens_141_T & ~_ghv_wens_141_T_1 & ~_ghv_wens_141_T_2 & ~_ghv_wens_141_T_3),
    .s1_new_bit_0_src
      (s1_ghist_ptr_dup_0_value == 8'h8D & io_resp_s1_full_pred_0_slot_valids_0
       & (io_resp_s1_full_pred_0_slot_valids_0 & io_resp_s1_full_pred_0_br_taken_mask_0
          & io_resp_s1_full_pred_0_hit | _s1_ghv_wdatas_T_190528
          & io_resp_s1_full_pred_0_br_taken_mask_1 & io_resp_s1_full_pred_0_hit)
       & (_s1_ghv_wdatas_T_190518 & io_resp_s1_full_pred_0_hit | ~_s1_ghv_wdatas_T_190528)
       & io_resp_s1_full_pred_0_hit | s1_ghist_ptr_dup_0_value == 8'h8E
       & _s1_ghv_wdatas_T_190528 & ~(_s1_ghv_wdatas_T_190518 & io_resp_s1_full_pred_0_hit)
       & (io_resp_s1_full_pred_0_slot_valids_0 & io_resp_s1_full_pred_0_br_taken_mask_0
          & io_resp_s1_full_pred_0_hit | _s1_ghv_wdatas_T_190528
          & io_resp_s1_full_pred_0_br_taken_mask_1 & io_resp_s1_full_pred_0_hit)
       & ~(_s1_ghv_wdatas_T_190518 & io_resp_s1_full_pred_0_hit)
       & io_resp_s1_full_pred_0_hit),
    .s3_new_bit_0_sel       (_ghv_wens_141_T_2 & ~_ghv_wens_141_T_3),
    .s3_new_bit_0_src
      (s3_ghist_ptr_dup_0_value == 8'h8D & io_resp_s3_full_pred_0_slot_valids_0
       & _s3_ghv_wdatas_T_58099 & io_resp_s3_full_pred_0_hit
       | s3_ghist_ptr_dup_0_value == 8'h8E & _s3_ghv_wdatas_T_57998
       & ~(_s3_ghv_wdatas_T_58099 & io_resp_s3_full_pred_0_hit) & _s3_ghv_wdatas_T_58106
       & io_resp_s3_full_pred_0_is_br_sharing & io_resp_s3_full_pred_0_hit),
    .redirect_new_bit_0_src
      (do_redirect_dup_next_bits_r_cfiUpdate_histPtr_value == 8'h8D
       & shouldShiftVec_dup_0_0 & real_br_taken_mask_dup_0_0
       | do_redirect_dup_next_bits_r_cfiUpdate_histPtr_value == 8'h8E
       & shouldShiftVec_dup_0_1 & real_br_taken_mask_dup_0_1),
    .out_res                (_ghv_write_datas_141_ppm_out_res)
  );
  PriorityMuxModule_16 ghv_write_datas_142_ppm (
    .s2_new_bit_0_sel       (_ghv_wens_142_T_1 & ~_ghv_wens_142_T_2 & ~_ghv_wens_142_T_3),
    .s2_new_bit_0_src
      (s2_ghist_ptr_dup_0_value == 8'h8E & io_resp_s2_full_pred_0_slot_valids_0
       & _s2_ghv_wdatas_T_58099 & io_resp_s2_full_pred_0_hit
       | s2_ghist_ptr_dup_0_value == 8'h8F & _s2_ghv_wdatas_T_57998
       & ~(_s2_ghv_wdatas_T_58099 & io_resp_s2_full_pred_0_hit) & _s2_ghv_wdatas_T_58106
       & io_resp_s2_full_pred_0_is_br_sharing & io_resp_s2_full_pred_0_hit),
    .s1_new_bit_0_sel
      (_ghv_wens_142_T & ~_ghv_wens_142_T_1 & ~_ghv_wens_142_T_2 & ~_ghv_wens_142_T_3),
    .s1_new_bit_0_src
      (s1_ghist_ptr_dup_0_value == 8'h8E & io_resp_s1_full_pred_0_slot_valids_0
       & (io_resp_s1_full_pred_0_slot_valids_0 & io_resp_s1_full_pred_0_br_taken_mask_0
          & io_resp_s1_full_pred_0_hit | _s1_ghv_wdatas_T_190528
          & io_resp_s1_full_pred_0_br_taken_mask_1 & io_resp_s1_full_pred_0_hit)
       & (_s1_ghv_wdatas_T_190518 & io_resp_s1_full_pred_0_hit | ~_s1_ghv_wdatas_T_190528)
       & io_resp_s1_full_pred_0_hit | s1_ghist_ptr_dup_0_value == 8'h8F
       & _s1_ghv_wdatas_T_190528 & ~(_s1_ghv_wdatas_T_190518 & io_resp_s1_full_pred_0_hit)
       & (io_resp_s1_full_pred_0_slot_valids_0 & io_resp_s1_full_pred_0_br_taken_mask_0
          & io_resp_s1_full_pred_0_hit | _s1_ghv_wdatas_T_190528
          & io_resp_s1_full_pred_0_br_taken_mask_1 & io_resp_s1_full_pred_0_hit)
       & ~(_s1_ghv_wdatas_T_190518 & io_resp_s1_full_pred_0_hit)
       & io_resp_s1_full_pred_0_hit),
    .s3_new_bit_0_sel       (_ghv_wens_142_T_2 & ~_ghv_wens_142_T_3),
    .s3_new_bit_0_src
      (s3_ghist_ptr_dup_0_value == 8'h8E & io_resp_s3_full_pred_0_slot_valids_0
       & _s3_ghv_wdatas_T_58099 & io_resp_s3_full_pred_0_hit
       | s3_ghist_ptr_dup_0_value == 8'h8F & _s3_ghv_wdatas_T_57998
       & ~(_s3_ghv_wdatas_T_58099 & io_resp_s3_full_pred_0_hit) & _s3_ghv_wdatas_T_58106
       & io_resp_s3_full_pred_0_is_br_sharing & io_resp_s3_full_pred_0_hit),
    .redirect_new_bit_0_src
      (do_redirect_dup_next_bits_r_cfiUpdate_histPtr_value == 8'h8E
       & shouldShiftVec_dup_0_0 & real_br_taken_mask_dup_0_0
       | do_redirect_dup_next_bits_r_cfiUpdate_histPtr_value == 8'h8F
       & shouldShiftVec_dup_0_1 & real_br_taken_mask_dup_0_1),
    .out_res                (_ghv_write_datas_142_ppm_out_res)
  );
  PriorityMuxModule_16 ghv_write_datas_143_ppm (
    .s2_new_bit_0_sel       (_ghv_wens_143_T_1 & ~_ghv_wens_143_T_2 & ~_ghv_wens_143_T_3),
    .s2_new_bit_0_src
      (s2_ghist_ptr_dup_0_value == 8'h8F & io_resp_s2_full_pred_0_slot_valids_0
       & _s2_ghv_wdatas_T_58099 & io_resp_s2_full_pred_0_hit
       | s2_ghist_ptr_dup_0_value == 8'h90 & _s2_ghv_wdatas_T_57998
       & ~(_s2_ghv_wdatas_T_58099 & io_resp_s2_full_pred_0_hit) & _s2_ghv_wdatas_T_58106
       & io_resp_s2_full_pred_0_is_br_sharing & io_resp_s2_full_pred_0_hit),
    .s1_new_bit_0_sel
      (_ghv_wens_143_T & ~_ghv_wens_143_T_1 & ~_ghv_wens_143_T_2 & ~_ghv_wens_143_T_3),
    .s1_new_bit_0_src
      (s1_ghist_ptr_dup_0_value == 8'h8F & io_resp_s1_full_pred_0_slot_valids_0
       & (io_resp_s1_full_pred_0_slot_valids_0 & io_resp_s1_full_pred_0_br_taken_mask_0
          & io_resp_s1_full_pred_0_hit | _s1_ghv_wdatas_T_190528
          & io_resp_s1_full_pred_0_br_taken_mask_1 & io_resp_s1_full_pred_0_hit)
       & (_s1_ghv_wdatas_T_190518 & io_resp_s1_full_pred_0_hit | ~_s1_ghv_wdatas_T_190528)
       & io_resp_s1_full_pred_0_hit | s1_ghist_ptr_dup_0_value == 8'h90
       & _s1_ghv_wdatas_T_190528 & ~(_s1_ghv_wdatas_T_190518 & io_resp_s1_full_pred_0_hit)
       & (io_resp_s1_full_pred_0_slot_valids_0 & io_resp_s1_full_pred_0_br_taken_mask_0
          & io_resp_s1_full_pred_0_hit | _s1_ghv_wdatas_T_190528
          & io_resp_s1_full_pred_0_br_taken_mask_1 & io_resp_s1_full_pred_0_hit)
       & ~(_s1_ghv_wdatas_T_190518 & io_resp_s1_full_pred_0_hit)
       & io_resp_s1_full_pred_0_hit),
    .s3_new_bit_0_sel       (_ghv_wens_143_T_2 & ~_ghv_wens_143_T_3),
    .s3_new_bit_0_src
      (s3_ghist_ptr_dup_0_value == 8'h8F & io_resp_s3_full_pred_0_slot_valids_0
       & _s3_ghv_wdatas_T_58099 & io_resp_s3_full_pred_0_hit
       | s3_ghist_ptr_dup_0_value == 8'h90 & _s3_ghv_wdatas_T_57998
       & ~(_s3_ghv_wdatas_T_58099 & io_resp_s3_full_pred_0_hit) & _s3_ghv_wdatas_T_58106
       & io_resp_s3_full_pred_0_is_br_sharing & io_resp_s3_full_pred_0_hit),
    .redirect_new_bit_0_src
      (do_redirect_dup_next_bits_r_cfiUpdate_histPtr_value == 8'h8F
       & shouldShiftVec_dup_0_0 & real_br_taken_mask_dup_0_0
       | do_redirect_dup_next_bits_r_cfiUpdate_histPtr_value == 8'h90
       & shouldShiftVec_dup_0_1 & real_br_taken_mask_dup_0_1),
    .out_res                (_ghv_write_datas_143_ppm_out_res)
  );
  PriorityMuxModule_16 ghv_write_datas_144_ppm (
    .s2_new_bit_0_sel       (_ghv_wens_144_T_1 & ~_ghv_wens_144_T_2 & ~_ghv_wens_144_T_3),
    .s2_new_bit_0_src
      (s2_ghist_ptr_dup_0_value == 8'h90 & io_resp_s2_full_pred_0_slot_valids_0
       & _s2_ghv_wdatas_T_58099 & io_resp_s2_full_pred_0_hit
       | s2_ghist_ptr_dup_0_value == 8'h91 & _s2_ghv_wdatas_T_57998
       & ~(_s2_ghv_wdatas_T_58099 & io_resp_s2_full_pred_0_hit) & _s2_ghv_wdatas_T_58106
       & io_resp_s2_full_pred_0_is_br_sharing & io_resp_s2_full_pred_0_hit),
    .s1_new_bit_0_sel
      (_ghv_wens_144_T & ~_ghv_wens_144_T_1 & ~_ghv_wens_144_T_2 & ~_ghv_wens_144_T_3),
    .s1_new_bit_0_src
      (s1_ghist_ptr_dup_0_value == 8'h90 & io_resp_s1_full_pred_0_slot_valids_0
       & (io_resp_s1_full_pred_0_slot_valids_0 & io_resp_s1_full_pred_0_br_taken_mask_0
          & io_resp_s1_full_pred_0_hit | _s1_ghv_wdatas_T_190528
          & io_resp_s1_full_pred_0_br_taken_mask_1 & io_resp_s1_full_pred_0_hit)
       & (_s1_ghv_wdatas_T_190518 & io_resp_s1_full_pred_0_hit | ~_s1_ghv_wdatas_T_190528)
       & io_resp_s1_full_pred_0_hit | s1_ghist_ptr_dup_0_value == 8'h91
       & _s1_ghv_wdatas_T_190528 & ~(_s1_ghv_wdatas_T_190518 & io_resp_s1_full_pred_0_hit)
       & (io_resp_s1_full_pred_0_slot_valids_0 & io_resp_s1_full_pred_0_br_taken_mask_0
          & io_resp_s1_full_pred_0_hit | _s1_ghv_wdatas_T_190528
          & io_resp_s1_full_pred_0_br_taken_mask_1 & io_resp_s1_full_pred_0_hit)
       & ~(_s1_ghv_wdatas_T_190518 & io_resp_s1_full_pred_0_hit)
       & io_resp_s1_full_pred_0_hit),
    .s3_new_bit_0_sel       (_ghv_wens_144_T_2 & ~_ghv_wens_144_T_3),
    .s3_new_bit_0_src
      (s3_ghist_ptr_dup_0_value == 8'h90 & io_resp_s3_full_pred_0_slot_valids_0
       & _s3_ghv_wdatas_T_58099 & io_resp_s3_full_pred_0_hit
       | s3_ghist_ptr_dup_0_value == 8'h91 & _s3_ghv_wdatas_T_57998
       & ~(_s3_ghv_wdatas_T_58099 & io_resp_s3_full_pred_0_hit) & _s3_ghv_wdatas_T_58106
       & io_resp_s3_full_pred_0_is_br_sharing & io_resp_s3_full_pred_0_hit),
    .redirect_new_bit_0_src
      (do_redirect_dup_next_bits_r_cfiUpdate_histPtr_value == 8'h90
       & shouldShiftVec_dup_0_0 & real_br_taken_mask_dup_0_0
       | do_redirect_dup_next_bits_r_cfiUpdate_histPtr_value == 8'h91
       & shouldShiftVec_dup_0_1 & real_br_taken_mask_dup_0_1),
    .out_res                (_ghv_write_datas_144_ppm_out_res)
  );
  PriorityMuxModule_16 ghv_write_datas_145_ppm (
    .s2_new_bit_0_sel       (_ghv_wens_145_T_1 & ~_ghv_wens_145_T_2 & ~_ghv_wens_145_T_3),
    .s2_new_bit_0_src
      (s2_ghist_ptr_dup_0_value == 8'h91 & io_resp_s2_full_pred_0_slot_valids_0
       & _s2_ghv_wdatas_T_58099 & io_resp_s2_full_pred_0_hit
       | s2_ghist_ptr_dup_0_value == 8'h92 & _s2_ghv_wdatas_T_57998
       & ~(_s2_ghv_wdatas_T_58099 & io_resp_s2_full_pred_0_hit) & _s2_ghv_wdatas_T_58106
       & io_resp_s2_full_pred_0_is_br_sharing & io_resp_s2_full_pred_0_hit),
    .s1_new_bit_0_sel
      (_ghv_wens_145_T & ~_ghv_wens_145_T_1 & ~_ghv_wens_145_T_2 & ~_ghv_wens_145_T_3),
    .s1_new_bit_0_src
      (s1_ghist_ptr_dup_0_value == 8'h91 & io_resp_s1_full_pred_0_slot_valids_0
       & (io_resp_s1_full_pred_0_slot_valids_0 & io_resp_s1_full_pred_0_br_taken_mask_0
          & io_resp_s1_full_pred_0_hit | _s1_ghv_wdatas_T_190528
          & io_resp_s1_full_pred_0_br_taken_mask_1 & io_resp_s1_full_pred_0_hit)
       & (_s1_ghv_wdatas_T_190518 & io_resp_s1_full_pred_0_hit | ~_s1_ghv_wdatas_T_190528)
       & io_resp_s1_full_pred_0_hit | s1_ghist_ptr_dup_0_value == 8'h92
       & _s1_ghv_wdatas_T_190528 & ~(_s1_ghv_wdatas_T_190518 & io_resp_s1_full_pred_0_hit)
       & (io_resp_s1_full_pred_0_slot_valids_0 & io_resp_s1_full_pred_0_br_taken_mask_0
          & io_resp_s1_full_pred_0_hit | _s1_ghv_wdatas_T_190528
          & io_resp_s1_full_pred_0_br_taken_mask_1 & io_resp_s1_full_pred_0_hit)
       & ~(_s1_ghv_wdatas_T_190518 & io_resp_s1_full_pred_0_hit)
       & io_resp_s1_full_pred_0_hit),
    .s3_new_bit_0_sel       (_ghv_wens_145_T_2 & ~_ghv_wens_145_T_3),
    .s3_new_bit_0_src
      (s3_ghist_ptr_dup_0_value == 8'h91 & io_resp_s3_full_pred_0_slot_valids_0
       & _s3_ghv_wdatas_T_58099 & io_resp_s3_full_pred_0_hit
       | s3_ghist_ptr_dup_0_value == 8'h92 & _s3_ghv_wdatas_T_57998
       & ~(_s3_ghv_wdatas_T_58099 & io_resp_s3_full_pred_0_hit) & _s3_ghv_wdatas_T_58106
       & io_resp_s3_full_pred_0_is_br_sharing & io_resp_s3_full_pred_0_hit),
    .redirect_new_bit_0_src
      (do_redirect_dup_next_bits_r_cfiUpdate_histPtr_value == 8'h91
       & shouldShiftVec_dup_0_0 & real_br_taken_mask_dup_0_0
       | do_redirect_dup_next_bits_r_cfiUpdate_histPtr_value == 8'h92
       & shouldShiftVec_dup_0_1 & real_br_taken_mask_dup_0_1),
    .out_res                (_ghv_write_datas_145_ppm_out_res)
  );
  PriorityMuxModule_16 ghv_write_datas_146_ppm (
    .s2_new_bit_0_sel       (_ghv_wens_146_T_1 & ~_ghv_wens_146_T_2 & ~_ghv_wens_146_T_3),
    .s2_new_bit_0_src
      (s2_ghist_ptr_dup_0_value == 8'h92 & io_resp_s2_full_pred_0_slot_valids_0
       & _s2_ghv_wdatas_T_58099 & io_resp_s2_full_pred_0_hit
       | s2_ghist_ptr_dup_0_value == 8'h93 & _s2_ghv_wdatas_T_57998
       & ~(_s2_ghv_wdatas_T_58099 & io_resp_s2_full_pred_0_hit) & _s2_ghv_wdatas_T_58106
       & io_resp_s2_full_pred_0_is_br_sharing & io_resp_s2_full_pred_0_hit),
    .s1_new_bit_0_sel
      (_ghv_wens_146_T & ~_ghv_wens_146_T_1 & ~_ghv_wens_146_T_2 & ~_ghv_wens_146_T_3),
    .s1_new_bit_0_src
      (s1_ghist_ptr_dup_0_value == 8'h92 & io_resp_s1_full_pred_0_slot_valids_0
       & (io_resp_s1_full_pred_0_slot_valids_0 & io_resp_s1_full_pred_0_br_taken_mask_0
          & io_resp_s1_full_pred_0_hit | _s1_ghv_wdatas_T_190528
          & io_resp_s1_full_pred_0_br_taken_mask_1 & io_resp_s1_full_pred_0_hit)
       & (_s1_ghv_wdatas_T_190518 & io_resp_s1_full_pred_0_hit | ~_s1_ghv_wdatas_T_190528)
       & io_resp_s1_full_pred_0_hit | s1_ghist_ptr_dup_0_value == 8'h93
       & _s1_ghv_wdatas_T_190528 & ~(_s1_ghv_wdatas_T_190518 & io_resp_s1_full_pred_0_hit)
       & (io_resp_s1_full_pred_0_slot_valids_0 & io_resp_s1_full_pred_0_br_taken_mask_0
          & io_resp_s1_full_pred_0_hit | _s1_ghv_wdatas_T_190528
          & io_resp_s1_full_pred_0_br_taken_mask_1 & io_resp_s1_full_pred_0_hit)
       & ~(_s1_ghv_wdatas_T_190518 & io_resp_s1_full_pred_0_hit)
       & io_resp_s1_full_pred_0_hit),
    .s3_new_bit_0_sel       (_ghv_wens_146_T_2 & ~_ghv_wens_146_T_3),
    .s3_new_bit_0_src
      (s3_ghist_ptr_dup_0_value == 8'h92 & io_resp_s3_full_pred_0_slot_valids_0
       & _s3_ghv_wdatas_T_58099 & io_resp_s3_full_pred_0_hit
       | s3_ghist_ptr_dup_0_value == 8'h93 & _s3_ghv_wdatas_T_57998
       & ~(_s3_ghv_wdatas_T_58099 & io_resp_s3_full_pred_0_hit) & _s3_ghv_wdatas_T_58106
       & io_resp_s3_full_pred_0_is_br_sharing & io_resp_s3_full_pred_0_hit),
    .redirect_new_bit_0_src
      (do_redirect_dup_next_bits_r_cfiUpdate_histPtr_value == 8'h92
       & shouldShiftVec_dup_0_0 & real_br_taken_mask_dup_0_0
       | do_redirect_dup_next_bits_r_cfiUpdate_histPtr_value == 8'h93
       & shouldShiftVec_dup_0_1 & real_br_taken_mask_dup_0_1),
    .out_res                (_ghv_write_datas_146_ppm_out_res)
  );
  PriorityMuxModule_16 ghv_write_datas_147_ppm (
    .s2_new_bit_0_sel       (_ghv_wens_147_T_1 & ~_ghv_wens_147_T_2 & ~_ghv_wens_147_T_3),
    .s2_new_bit_0_src
      (s2_ghist_ptr_dup_0_value == 8'h93 & io_resp_s2_full_pred_0_slot_valids_0
       & _s2_ghv_wdatas_T_58099 & io_resp_s2_full_pred_0_hit
       | s2_ghist_ptr_dup_0_value == 8'h94 & _s2_ghv_wdatas_T_57998
       & ~(_s2_ghv_wdatas_T_58099 & io_resp_s2_full_pred_0_hit) & _s2_ghv_wdatas_T_58106
       & io_resp_s2_full_pred_0_is_br_sharing & io_resp_s2_full_pred_0_hit),
    .s1_new_bit_0_sel
      (_ghv_wens_147_T & ~_ghv_wens_147_T_1 & ~_ghv_wens_147_T_2 & ~_ghv_wens_147_T_3),
    .s1_new_bit_0_src
      (s1_ghist_ptr_dup_0_value == 8'h93 & io_resp_s1_full_pred_0_slot_valids_0
       & (io_resp_s1_full_pred_0_slot_valids_0 & io_resp_s1_full_pred_0_br_taken_mask_0
          & io_resp_s1_full_pred_0_hit | _s1_ghv_wdatas_T_190528
          & io_resp_s1_full_pred_0_br_taken_mask_1 & io_resp_s1_full_pred_0_hit)
       & (_s1_ghv_wdatas_T_190518 & io_resp_s1_full_pred_0_hit | ~_s1_ghv_wdatas_T_190528)
       & io_resp_s1_full_pred_0_hit | s1_ghist_ptr_dup_0_value == 8'h94
       & _s1_ghv_wdatas_T_190528 & ~(_s1_ghv_wdatas_T_190518 & io_resp_s1_full_pred_0_hit)
       & (io_resp_s1_full_pred_0_slot_valids_0 & io_resp_s1_full_pred_0_br_taken_mask_0
          & io_resp_s1_full_pred_0_hit | _s1_ghv_wdatas_T_190528
          & io_resp_s1_full_pred_0_br_taken_mask_1 & io_resp_s1_full_pred_0_hit)
       & ~(_s1_ghv_wdatas_T_190518 & io_resp_s1_full_pred_0_hit)
       & io_resp_s1_full_pred_0_hit),
    .s3_new_bit_0_sel       (_ghv_wens_147_T_2 & ~_ghv_wens_147_T_3),
    .s3_new_bit_0_src
      (s3_ghist_ptr_dup_0_value == 8'h93 & io_resp_s3_full_pred_0_slot_valids_0
       & _s3_ghv_wdatas_T_58099 & io_resp_s3_full_pred_0_hit
       | s3_ghist_ptr_dup_0_value == 8'h94 & _s3_ghv_wdatas_T_57998
       & ~(_s3_ghv_wdatas_T_58099 & io_resp_s3_full_pred_0_hit) & _s3_ghv_wdatas_T_58106
       & io_resp_s3_full_pred_0_is_br_sharing & io_resp_s3_full_pred_0_hit),
    .redirect_new_bit_0_src
      (do_redirect_dup_next_bits_r_cfiUpdate_histPtr_value == 8'h93
       & shouldShiftVec_dup_0_0 & real_br_taken_mask_dup_0_0
       | do_redirect_dup_next_bits_r_cfiUpdate_histPtr_value == 8'h94
       & shouldShiftVec_dup_0_1 & real_br_taken_mask_dup_0_1),
    .out_res                (_ghv_write_datas_147_ppm_out_res)
  );
  PriorityMuxModule_16 ghv_write_datas_148_ppm (
    .s2_new_bit_0_sel       (_ghv_wens_148_T_1 & ~_ghv_wens_148_T_2 & ~_ghv_wens_148_T_3),
    .s2_new_bit_0_src
      (s2_ghist_ptr_dup_0_value == 8'h94 & io_resp_s2_full_pred_0_slot_valids_0
       & _s2_ghv_wdatas_T_58099 & io_resp_s2_full_pred_0_hit
       | s2_ghist_ptr_dup_0_value == 8'h95 & _s2_ghv_wdatas_T_57998
       & ~(_s2_ghv_wdatas_T_58099 & io_resp_s2_full_pred_0_hit) & _s2_ghv_wdatas_T_58106
       & io_resp_s2_full_pred_0_is_br_sharing & io_resp_s2_full_pred_0_hit),
    .s1_new_bit_0_sel
      (_ghv_wens_148_T & ~_ghv_wens_148_T_1 & ~_ghv_wens_148_T_2 & ~_ghv_wens_148_T_3),
    .s1_new_bit_0_src
      (s1_ghist_ptr_dup_0_value == 8'h94 & io_resp_s1_full_pred_0_slot_valids_0
       & (io_resp_s1_full_pred_0_slot_valids_0 & io_resp_s1_full_pred_0_br_taken_mask_0
          & io_resp_s1_full_pred_0_hit | _s1_ghv_wdatas_T_190528
          & io_resp_s1_full_pred_0_br_taken_mask_1 & io_resp_s1_full_pred_0_hit)
       & (_s1_ghv_wdatas_T_190518 & io_resp_s1_full_pred_0_hit | ~_s1_ghv_wdatas_T_190528)
       & io_resp_s1_full_pred_0_hit | s1_ghist_ptr_dup_0_value == 8'h95
       & _s1_ghv_wdatas_T_190528 & ~(_s1_ghv_wdatas_T_190518 & io_resp_s1_full_pred_0_hit)
       & (io_resp_s1_full_pred_0_slot_valids_0 & io_resp_s1_full_pred_0_br_taken_mask_0
          & io_resp_s1_full_pred_0_hit | _s1_ghv_wdatas_T_190528
          & io_resp_s1_full_pred_0_br_taken_mask_1 & io_resp_s1_full_pred_0_hit)
       & ~(_s1_ghv_wdatas_T_190518 & io_resp_s1_full_pred_0_hit)
       & io_resp_s1_full_pred_0_hit),
    .s3_new_bit_0_sel       (_ghv_wens_148_T_2 & ~_ghv_wens_148_T_3),
    .s3_new_bit_0_src
      (s3_ghist_ptr_dup_0_value == 8'h94 & io_resp_s3_full_pred_0_slot_valids_0
       & _s3_ghv_wdatas_T_58099 & io_resp_s3_full_pred_0_hit
       | s3_ghist_ptr_dup_0_value == 8'h95 & _s3_ghv_wdatas_T_57998
       & ~(_s3_ghv_wdatas_T_58099 & io_resp_s3_full_pred_0_hit) & _s3_ghv_wdatas_T_58106
       & io_resp_s3_full_pred_0_is_br_sharing & io_resp_s3_full_pred_0_hit),
    .redirect_new_bit_0_src
      (do_redirect_dup_next_bits_r_cfiUpdate_histPtr_value == 8'h94
       & shouldShiftVec_dup_0_0 & real_br_taken_mask_dup_0_0
       | do_redirect_dup_next_bits_r_cfiUpdate_histPtr_value == 8'h95
       & shouldShiftVec_dup_0_1 & real_br_taken_mask_dup_0_1),
    .out_res                (_ghv_write_datas_148_ppm_out_res)
  );
  PriorityMuxModule_16 ghv_write_datas_149_ppm (
    .s2_new_bit_0_sel       (_ghv_wens_149_T_1 & ~_ghv_wens_149_T_2 & ~_ghv_wens_149_T_3),
    .s2_new_bit_0_src
      (s2_ghist_ptr_dup_0_value == 8'h95 & io_resp_s2_full_pred_0_slot_valids_0
       & _s2_ghv_wdatas_T_58099 & io_resp_s2_full_pred_0_hit
       | s2_ghist_ptr_dup_0_value == 8'h96 & _s2_ghv_wdatas_T_57998
       & ~(_s2_ghv_wdatas_T_58099 & io_resp_s2_full_pred_0_hit) & _s2_ghv_wdatas_T_58106
       & io_resp_s2_full_pred_0_is_br_sharing & io_resp_s2_full_pred_0_hit),
    .s1_new_bit_0_sel
      (_ghv_wens_149_T & ~_ghv_wens_149_T_1 & ~_ghv_wens_149_T_2 & ~_ghv_wens_149_T_3),
    .s1_new_bit_0_src
      (s1_ghist_ptr_dup_0_value == 8'h95 & io_resp_s1_full_pred_0_slot_valids_0
       & (io_resp_s1_full_pred_0_slot_valids_0 & io_resp_s1_full_pred_0_br_taken_mask_0
          & io_resp_s1_full_pred_0_hit | _s1_ghv_wdatas_T_190528
          & io_resp_s1_full_pred_0_br_taken_mask_1 & io_resp_s1_full_pred_0_hit)
       & (_s1_ghv_wdatas_T_190518 & io_resp_s1_full_pred_0_hit | ~_s1_ghv_wdatas_T_190528)
       & io_resp_s1_full_pred_0_hit | s1_ghist_ptr_dup_0_value == 8'h96
       & _s1_ghv_wdatas_T_190528 & ~(_s1_ghv_wdatas_T_190518 & io_resp_s1_full_pred_0_hit)
       & (io_resp_s1_full_pred_0_slot_valids_0 & io_resp_s1_full_pred_0_br_taken_mask_0
          & io_resp_s1_full_pred_0_hit | _s1_ghv_wdatas_T_190528
          & io_resp_s1_full_pred_0_br_taken_mask_1 & io_resp_s1_full_pred_0_hit)
       & ~(_s1_ghv_wdatas_T_190518 & io_resp_s1_full_pred_0_hit)
       & io_resp_s1_full_pred_0_hit),
    .s3_new_bit_0_sel       (_ghv_wens_149_T_2 & ~_ghv_wens_149_T_3),
    .s3_new_bit_0_src
      (s3_ghist_ptr_dup_0_value == 8'h95 & io_resp_s3_full_pred_0_slot_valids_0
       & _s3_ghv_wdatas_T_58099 & io_resp_s3_full_pred_0_hit
       | s3_ghist_ptr_dup_0_value == 8'h96 & _s3_ghv_wdatas_T_57998
       & ~(_s3_ghv_wdatas_T_58099 & io_resp_s3_full_pred_0_hit) & _s3_ghv_wdatas_T_58106
       & io_resp_s3_full_pred_0_is_br_sharing & io_resp_s3_full_pred_0_hit),
    .redirect_new_bit_0_src
      (do_redirect_dup_next_bits_r_cfiUpdate_histPtr_value == 8'h95
       & shouldShiftVec_dup_0_0 & real_br_taken_mask_dup_0_0
       | do_redirect_dup_next_bits_r_cfiUpdate_histPtr_value == 8'h96
       & shouldShiftVec_dup_0_1 & real_br_taken_mask_dup_0_1),
    .out_res                (_ghv_write_datas_149_ppm_out_res)
  );
  PriorityMuxModule_16 ghv_write_datas_150_ppm (
    .s2_new_bit_0_sel       (_ghv_wens_150_T_1 & ~_ghv_wens_150_T_2 & ~_ghv_wens_150_T_3),
    .s2_new_bit_0_src
      (s2_ghist_ptr_dup_0_value == 8'h96 & io_resp_s2_full_pred_0_slot_valids_0
       & _s2_ghv_wdatas_T_58099 & io_resp_s2_full_pred_0_hit
       | s2_ghist_ptr_dup_0_value == 8'h97 & _s2_ghv_wdatas_T_57998
       & ~(_s2_ghv_wdatas_T_58099 & io_resp_s2_full_pred_0_hit) & _s2_ghv_wdatas_T_58106
       & io_resp_s2_full_pred_0_is_br_sharing & io_resp_s2_full_pred_0_hit),
    .s1_new_bit_0_sel
      (_ghv_wens_150_T & ~_ghv_wens_150_T_1 & ~_ghv_wens_150_T_2 & ~_ghv_wens_150_T_3),
    .s1_new_bit_0_src
      (s1_ghist_ptr_dup_0_value == 8'h96 & io_resp_s1_full_pred_0_slot_valids_0
       & (io_resp_s1_full_pred_0_slot_valids_0 & io_resp_s1_full_pred_0_br_taken_mask_0
          & io_resp_s1_full_pred_0_hit | _s1_ghv_wdatas_T_190528
          & io_resp_s1_full_pred_0_br_taken_mask_1 & io_resp_s1_full_pred_0_hit)
       & (_s1_ghv_wdatas_T_190518 & io_resp_s1_full_pred_0_hit | ~_s1_ghv_wdatas_T_190528)
       & io_resp_s1_full_pred_0_hit | s1_ghist_ptr_dup_0_value == 8'h97
       & _s1_ghv_wdatas_T_190528 & ~(_s1_ghv_wdatas_T_190518 & io_resp_s1_full_pred_0_hit)
       & (io_resp_s1_full_pred_0_slot_valids_0 & io_resp_s1_full_pred_0_br_taken_mask_0
          & io_resp_s1_full_pred_0_hit | _s1_ghv_wdatas_T_190528
          & io_resp_s1_full_pred_0_br_taken_mask_1 & io_resp_s1_full_pred_0_hit)
       & ~(_s1_ghv_wdatas_T_190518 & io_resp_s1_full_pred_0_hit)
       & io_resp_s1_full_pred_0_hit),
    .s3_new_bit_0_sel       (_ghv_wens_150_T_2 & ~_ghv_wens_150_T_3),
    .s3_new_bit_0_src
      (s3_ghist_ptr_dup_0_value == 8'h96 & io_resp_s3_full_pred_0_slot_valids_0
       & _s3_ghv_wdatas_T_58099 & io_resp_s3_full_pred_0_hit
       | s3_ghist_ptr_dup_0_value == 8'h97 & _s3_ghv_wdatas_T_57998
       & ~(_s3_ghv_wdatas_T_58099 & io_resp_s3_full_pred_0_hit) & _s3_ghv_wdatas_T_58106
       & io_resp_s3_full_pred_0_is_br_sharing & io_resp_s3_full_pred_0_hit),
    .redirect_new_bit_0_src
      (do_redirect_dup_next_bits_r_cfiUpdate_histPtr_value == 8'h96
       & shouldShiftVec_dup_0_0 & real_br_taken_mask_dup_0_0
       | do_redirect_dup_next_bits_r_cfiUpdate_histPtr_value == 8'h97
       & shouldShiftVec_dup_0_1 & real_br_taken_mask_dup_0_1),
    .out_res                (_ghv_write_datas_150_ppm_out_res)
  );
  PriorityMuxModule_16 ghv_write_datas_151_ppm (
    .s2_new_bit_0_sel       (_ghv_wens_151_T_1 & ~_ghv_wens_151_T_2 & ~_ghv_wens_151_T_3),
    .s2_new_bit_0_src
      (s2_ghist_ptr_dup_0_value == 8'h97 & io_resp_s2_full_pred_0_slot_valids_0
       & _s2_ghv_wdatas_T_58099 & io_resp_s2_full_pred_0_hit
       | s2_ghist_ptr_dup_0_value == 8'h98 & _s2_ghv_wdatas_T_57998
       & ~(_s2_ghv_wdatas_T_58099 & io_resp_s2_full_pred_0_hit) & _s2_ghv_wdatas_T_58106
       & io_resp_s2_full_pred_0_is_br_sharing & io_resp_s2_full_pred_0_hit),
    .s1_new_bit_0_sel
      (_ghv_wens_151_T & ~_ghv_wens_151_T_1 & ~_ghv_wens_151_T_2 & ~_ghv_wens_151_T_3),
    .s1_new_bit_0_src
      (s1_ghist_ptr_dup_0_value == 8'h97 & io_resp_s1_full_pred_0_slot_valids_0
       & (io_resp_s1_full_pred_0_slot_valids_0 & io_resp_s1_full_pred_0_br_taken_mask_0
          & io_resp_s1_full_pred_0_hit | _s1_ghv_wdatas_T_190528
          & io_resp_s1_full_pred_0_br_taken_mask_1 & io_resp_s1_full_pred_0_hit)
       & (_s1_ghv_wdatas_T_190518 & io_resp_s1_full_pred_0_hit | ~_s1_ghv_wdatas_T_190528)
       & io_resp_s1_full_pred_0_hit | s1_ghist_ptr_dup_0_value == 8'h98
       & _s1_ghv_wdatas_T_190528 & ~(_s1_ghv_wdatas_T_190518 & io_resp_s1_full_pred_0_hit)
       & (io_resp_s1_full_pred_0_slot_valids_0 & io_resp_s1_full_pred_0_br_taken_mask_0
          & io_resp_s1_full_pred_0_hit | _s1_ghv_wdatas_T_190528
          & io_resp_s1_full_pred_0_br_taken_mask_1 & io_resp_s1_full_pred_0_hit)
       & ~(_s1_ghv_wdatas_T_190518 & io_resp_s1_full_pred_0_hit)
       & io_resp_s1_full_pred_0_hit),
    .s3_new_bit_0_sel       (_ghv_wens_151_T_2 & ~_ghv_wens_151_T_3),
    .s3_new_bit_0_src
      (s3_ghist_ptr_dup_0_value == 8'h97 & io_resp_s3_full_pred_0_slot_valids_0
       & _s3_ghv_wdatas_T_58099 & io_resp_s3_full_pred_0_hit
       | s3_ghist_ptr_dup_0_value == 8'h98 & _s3_ghv_wdatas_T_57998
       & ~(_s3_ghv_wdatas_T_58099 & io_resp_s3_full_pred_0_hit) & _s3_ghv_wdatas_T_58106
       & io_resp_s3_full_pred_0_is_br_sharing & io_resp_s3_full_pred_0_hit),
    .redirect_new_bit_0_src
      (do_redirect_dup_next_bits_r_cfiUpdate_histPtr_value == 8'h97
       & shouldShiftVec_dup_0_0 & real_br_taken_mask_dup_0_0
       | do_redirect_dup_next_bits_r_cfiUpdate_histPtr_value == 8'h98
       & shouldShiftVec_dup_0_1 & real_br_taken_mask_dup_0_1),
    .out_res                (_ghv_write_datas_151_ppm_out_res)
  );
  PriorityMuxModule_16 ghv_write_datas_152_ppm (
    .s2_new_bit_0_sel       (_ghv_wens_152_T_1 & ~_ghv_wens_152_T_2 & ~_ghv_wens_152_T_3),
    .s2_new_bit_0_src
      (s2_ghist_ptr_dup_0_value == 8'h98 & io_resp_s2_full_pred_0_slot_valids_0
       & _s2_ghv_wdatas_T_58099 & io_resp_s2_full_pred_0_hit
       | s2_ghist_ptr_dup_0_value == 8'h99 & _s2_ghv_wdatas_T_57998
       & ~(_s2_ghv_wdatas_T_58099 & io_resp_s2_full_pred_0_hit) & _s2_ghv_wdatas_T_58106
       & io_resp_s2_full_pred_0_is_br_sharing & io_resp_s2_full_pred_0_hit),
    .s1_new_bit_0_sel
      (_ghv_wens_152_T & ~_ghv_wens_152_T_1 & ~_ghv_wens_152_T_2 & ~_ghv_wens_152_T_3),
    .s1_new_bit_0_src
      (s1_ghist_ptr_dup_0_value == 8'h98 & io_resp_s1_full_pred_0_slot_valids_0
       & (io_resp_s1_full_pred_0_slot_valids_0 & io_resp_s1_full_pred_0_br_taken_mask_0
          & io_resp_s1_full_pred_0_hit | _s1_ghv_wdatas_T_190528
          & io_resp_s1_full_pred_0_br_taken_mask_1 & io_resp_s1_full_pred_0_hit)
       & (_s1_ghv_wdatas_T_190518 & io_resp_s1_full_pred_0_hit | ~_s1_ghv_wdatas_T_190528)
       & io_resp_s1_full_pred_0_hit | s1_ghist_ptr_dup_0_value == 8'h99
       & _s1_ghv_wdatas_T_190528 & ~(_s1_ghv_wdatas_T_190518 & io_resp_s1_full_pred_0_hit)
       & (io_resp_s1_full_pred_0_slot_valids_0 & io_resp_s1_full_pred_0_br_taken_mask_0
          & io_resp_s1_full_pred_0_hit | _s1_ghv_wdatas_T_190528
          & io_resp_s1_full_pred_0_br_taken_mask_1 & io_resp_s1_full_pred_0_hit)
       & ~(_s1_ghv_wdatas_T_190518 & io_resp_s1_full_pred_0_hit)
       & io_resp_s1_full_pred_0_hit),
    .s3_new_bit_0_sel       (_ghv_wens_152_T_2 & ~_ghv_wens_152_T_3),
    .s3_new_bit_0_src
      (s3_ghist_ptr_dup_0_value == 8'h98 & io_resp_s3_full_pred_0_slot_valids_0
       & _s3_ghv_wdatas_T_58099 & io_resp_s3_full_pred_0_hit
       | s3_ghist_ptr_dup_0_value == 8'h99 & _s3_ghv_wdatas_T_57998
       & ~(_s3_ghv_wdatas_T_58099 & io_resp_s3_full_pred_0_hit) & _s3_ghv_wdatas_T_58106
       & io_resp_s3_full_pred_0_is_br_sharing & io_resp_s3_full_pred_0_hit),
    .redirect_new_bit_0_src
      (do_redirect_dup_next_bits_r_cfiUpdate_histPtr_value == 8'h98
       & shouldShiftVec_dup_0_0 & real_br_taken_mask_dup_0_0
       | do_redirect_dup_next_bits_r_cfiUpdate_histPtr_value == 8'h99
       & shouldShiftVec_dup_0_1 & real_br_taken_mask_dup_0_1),
    .out_res                (_ghv_write_datas_152_ppm_out_res)
  );
  PriorityMuxModule_16 ghv_write_datas_153_ppm (
    .s2_new_bit_0_sel       (_ghv_wens_153_T_1 & ~_ghv_wens_153_T_2 & ~_ghv_wens_153_T_3),
    .s2_new_bit_0_src
      (s2_ghist_ptr_dup_0_value == 8'h99 & io_resp_s2_full_pred_0_slot_valids_0
       & _s2_ghv_wdatas_T_58099 & io_resp_s2_full_pred_0_hit
       | s2_ghist_ptr_dup_0_value == 8'h9A & _s2_ghv_wdatas_T_57998
       & ~(_s2_ghv_wdatas_T_58099 & io_resp_s2_full_pred_0_hit) & _s2_ghv_wdatas_T_58106
       & io_resp_s2_full_pred_0_is_br_sharing & io_resp_s2_full_pred_0_hit),
    .s1_new_bit_0_sel
      (_ghv_wens_153_T & ~_ghv_wens_153_T_1 & ~_ghv_wens_153_T_2 & ~_ghv_wens_153_T_3),
    .s1_new_bit_0_src
      (s1_ghist_ptr_dup_0_value == 8'h99 & io_resp_s1_full_pred_0_slot_valids_0
       & (io_resp_s1_full_pred_0_slot_valids_0 & io_resp_s1_full_pred_0_br_taken_mask_0
          & io_resp_s1_full_pred_0_hit | _s1_ghv_wdatas_T_190528
          & io_resp_s1_full_pred_0_br_taken_mask_1 & io_resp_s1_full_pred_0_hit)
       & (_s1_ghv_wdatas_T_190518 & io_resp_s1_full_pred_0_hit | ~_s1_ghv_wdatas_T_190528)
       & io_resp_s1_full_pred_0_hit | s1_ghist_ptr_dup_0_value == 8'h9A
       & _s1_ghv_wdatas_T_190528 & ~(_s1_ghv_wdatas_T_190518 & io_resp_s1_full_pred_0_hit)
       & (io_resp_s1_full_pred_0_slot_valids_0 & io_resp_s1_full_pred_0_br_taken_mask_0
          & io_resp_s1_full_pred_0_hit | _s1_ghv_wdatas_T_190528
          & io_resp_s1_full_pred_0_br_taken_mask_1 & io_resp_s1_full_pred_0_hit)
       & ~(_s1_ghv_wdatas_T_190518 & io_resp_s1_full_pred_0_hit)
       & io_resp_s1_full_pred_0_hit),
    .s3_new_bit_0_sel       (_ghv_wens_153_T_2 & ~_ghv_wens_153_T_3),
    .s3_new_bit_0_src
      (s3_ghist_ptr_dup_0_value == 8'h99 & io_resp_s3_full_pred_0_slot_valids_0
       & _s3_ghv_wdatas_T_58099 & io_resp_s3_full_pred_0_hit
       | s3_ghist_ptr_dup_0_value == 8'h9A & _s3_ghv_wdatas_T_57998
       & ~(_s3_ghv_wdatas_T_58099 & io_resp_s3_full_pred_0_hit) & _s3_ghv_wdatas_T_58106
       & io_resp_s3_full_pred_0_is_br_sharing & io_resp_s3_full_pred_0_hit),
    .redirect_new_bit_0_src
      (do_redirect_dup_next_bits_r_cfiUpdate_histPtr_value == 8'h99
       & shouldShiftVec_dup_0_0 & real_br_taken_mask_dup_0_0
       | do_redirect_dup_next_bits_r_cfiUpdate_histPtr_value == 8'h9A
       & shouldShiftVec_dup_0_1 & real_br_taken_mask_dup_0_1),
    .out_res                (_ghv_write_datas_153_ppm_out_res)
  );
  PriorityMuxModule_16 ghv_write_datas_154_ppm (
    .s2_new_bit_0_sel       (_ghv_wens_154_T_1 & ~_ghv_wens_154_T_2 & ~_ghv_wens_154_T_3),
    .s2_new_bit_0_src
      (s2_ghist_ptr_dup_0_value == 8'h9A & io_resp_s2_full_pred_0_slot_valids_0
       & _s2_ghv_wdatas_T_58099 & io_resp_s2_full_pred_0_hit
       | s2_ghist_ptr_dup_0_value == 8'h9B & _s2_ghv_wdatas_T_57998
       & ~(_s2_ghv_wdatas_T_58099 & io_resp_s2_full_pred_0_hit) & _s2_ghv_wdatas_T_58106
       & io_resp_s2_full_pred_0_is_br_sharing & io_resp_s2_full_pred_0_hit),
    .s1_new_bit_0_sel
      (_ghv_wens_154_T & ~_ghv_wens_154_T_1 & ~_ghv_wens_154_T_2 & ~_ghv_wens_154_T_3),
    .s1_new_bit_0_src
      (s1_ghist_ptr_dup_0_value == 8'h9A & io_resp_s1_full_pred_0_slot_valids_0
       & (io_resp_s1_full_pred_0_slot_valids_0 & io_resp_s1_full_pred_0_br_taken_mask_0
          & io_resp_s1_full_pred_0_hit | _s1_ghv_wdatas_T_190528
          & io_resp_s1_full_pred_0_br_taken_mask_1 & io_resp_s1_full_pred_0_hit)
       & (_s1_ghv_wdatas_T_190518 & io_resp_s1_full_pred_0_hit | ~_s1_ghv_wdatas_T_190528)
       & io_resp_s1_full_pred_0_hit | s1_ghist_ptr_dup_0_value == 8'h9B
       & _s1_ghv_wdatas_T_190528 & ~(_s1_ghv_wdatas_T_190518 & io_resp_s1_full_pred_0_hit)
       & (io_resp_s1_full_pred_0_slot_valids_0 & io_resp_s1_full_pred_0_br_taken_mask_0
          & io_resp_s1_full_pred_0_hit | _s1_ghv_wdatas_T_190528
          & io_resp_s1_full_pred_0_br_taken_mask_1 & io_resp_s1_full_pred_0_hit)
       & ~(_s1_ghv_wdatas_T_190518 & io_resp_s1_full_pred_0_hit)
       & io_resp_s1_full_pred_0_hit),
    .s3_new_bit_0_sel       (_ghv_wens_154_T_2 & ~_ghv_wens_154_T_3),
    .s3_new_bit_0_src
      (s3_ghist_ptr_dup_0_value == 8'h9A & io_resp_s3_full_pred_0_slot_valids_0
       & _s3_ghv_wdatas_T_58099 & io_resp_s3_full_pred_0_hit
       | s3_ghist_ptr_dup_0_value == 8'h9B & _s3_ghv_wdatas_T_57998
       & ~(_s3_ghv_wdatas_T_58099 & io_resp_s3_full_pred_0_hit) & _s3_ghv_wdatas_T_58106
       & io_resp_s3_full_pred_0_is_br_sharing & io_resp_s3_full_pred_0_hit),
    .redirect_new_bit_0_src
      (do_redirect_dup_next_bits_r_cfiUpdate_histPtr_value == 8'h9A
       & shouldShiftVec_dup_0_0 & real_br_taken_mask_dup_0_0
       | do_redirect_dup_next_bits_r_cfiUpdate_histPtr_value == 8'h9B
       & shouldShiftVec_dup_0_1 & real_br_taken_mask_dup_0_1),
    .out_res                (_ghv_write_datas_154_ppm_out_res)
  );
  PriorityMuxModule_16 ghv_write_datas_155_ppm (
    .s2_new_bit_0_sel       (_ghv_wens_155_T_1 & ~_ghv_wens_155_T_2 & ~_ghv_wens_155_T_3),
    .s2_new_bit_0_src
      (s2_ghist_ptr_dup_0_value == 8'h9B & io_resp_s2_full_pred_0_slot_valids_0
       & _s2_ghv_wdatas_T_58099 & io_resp_s2_full_pred_0_hit
       | s2_ghist_ptr_dup_0_value == 8'h9C & _s2_ghv_wdatas_T_57998
       & ~(_s2_ghv_wdatas_T_58099 & io_resp_s2_full_pred_0_hit) & _s2_ghv_wdatas_T_58106
       & io_resp_s2_full_pred_0_is_br_sharing & io_resp_s2_full_pred_0_hit),
    .s1_new_bit_0_sel
      (_ghv_wens_155_T & ~_ghv_wens_155_T_1 & ~_ghv_wens_155_T_2 & ~_ghv_wens_155_T_3),
    .s1_new_bit_0_src
      (s1_ghist_ptr_dup_0_value == 8'h9B & io_resp_s1_full_pred_0_slot_valids_0
       & (io_resp_s1_full_pred_0_slot_valids_0 & io_resp_s1_full_pred_0_br_taken_mask_0
          & io_resp_s1_full_pred_0_hit | _s1_ghv_wdatas_T_190528
          & io_resp_s1_full_pred_0_br_taken_mask_1 & io_resp_s1_full_pred_0_hit)
       & (_s1_ghv_wdatas_T_190518 & io_resp_s1_full_pred_0_hit | ~_s1_ghv_wdatas_T_190528)
       & io_resp_s1_full_pred_0_hit | s1_ghist_ptr_dup_0_value == 8'h9C
       & _s1_ghv_wdatas_T_190528 & ~(_s1_ghv_wdatas_T_190518 & io_resp_s1_full_pred_0_hit)
       & (io_resp_s1_full_pred_0_slot_valids_0 & io_resp_s1_full_pred_0_br_taken_mask_0
          & io_resp_s1_full_pred_0_hit | _s1_ghv_wdatas_T_190528
          & io_resp_s1_full_pred_0_br_taken_mask_1 & io_resp_s1_full_pred_0_hit)
       & ~(_s1_ghv_wdatas_T_190518 & io_resp_s1_full_pred_0_hit)
       & io_resp_s1_full_pred_0_hit),
    .s3_new_bit_0_sel       (_ghv_wens_155_T_2 & ~_ghv_wens_155_T_3),
    .s3_new_bit_0_src
      (s3_ghist_ptr_dup_0_value == 8'h9B & io_resp_s3_full_pred_0_slot_valids_0
       & _s3_ghv_wdatas_T_58099 & io_resp_s3_full_pred_0_hit
       | s3_ghist_ptr_dup_0_value == 8'h9C & _s3_ghv_wdatas_T_57998
       & ~(_s3_ghv_wdatas_T_58099 & io_resp_s3_full_pred_0_hit) & _s3_ghv_wdatas_T_58106
       & io_resp_s3_full_pred_0_is_br_sharing & io_resp_s3_full_pred_0_hit),
    .redirect_new_bit_0_src
      (do_redirect_dup_next_bits_r_cfiUpdate_histPtr_value == 8'h9B
       & shouldShiftVec_dup_0_0 & real_br_taken_mask_dup_0_0
       | do_redirect_dup_next_bits_r_cfiUpdate_histPtr_value == 8'h9C
       & shouldShiftVec_dup_0_1 & real_br_taken_mask_dup_0_1),
    .out_res                (_ghv_write_datas_155_ppm_out_res)
  );
  PriorityMuxModule_16 ghv_write_datas_156_ppm (
    .s2_new_bit_0_sel       (_ghv_wens_156_T_1 & ~_ghv_wens_156_T_2 & ~_ghv_wens_156_T_3),
    .s2_new_bit_0_src
      (s2_ghist_ptr_dup_0_value == 8'h9C & io_resp_s2_full_pred_0_slot_valids_0
       & _s2_ghv_wdatas_T_58099 & io_resp_s2_full_pred_0_hit
       | s2_ghist_ptr_dup_0_value == 8'h9D & _s2_ghv_wdatas_T_57998
       & ~(_s2_ghv_wdatas_T_58099 & io_resp_s2_full_pred_0_hit) & _s2_ghv_wdatas_T_58106
       & io_resp_s2_full_pred_0_is_br_sharing & io_resp_s2_full_pred_0_hit),
    .s1_new_bit_0_sel
      (_ghv_wens_156_T & ~_ghv_wens_156_T_1 & ~_ghv_wens_156_T_2 & ~_ghv_wens_156_T_3),
    .s1_new_bit_0_src
      (s1_ghist_ptr_dup_0_value == 8'h9C & io_resp_s1_full_pred_0_slot_valids_0
       & (io_resp_s1_full_pred_0_slot_valids_0 & io_resp_s1_full_pred_0_br_taken_mask_0
          & io_resp_s1_full_pred_0_hit | _s1_ghv_wdatas_T_190528
          & io_resp_s1_full_pred_0_br_taken_mask_1 & io_resp_s1_full_pred_0_hit)
       & (_s1_ghv_wdatas_T_190518 & io_resp_s1_full_pred_0_hit | ~_s1_ghv_wdatas_T_190528)
       & io_resp_s1_full_pred_0_hit | s1_ghist_ptr_dup_0_value == 8'h9D
       & _s1_ghv_wdatas_T_190528 & ~(_s1_ghv_wdatas_T_190518 & io_resp_s1_full_pred_0_hit)
       & (io_resp_s1_full_pred_0_slot_valids_0 & io_resp_s1_full_pred_0_br_taken_mask_0
          & io_resp_s1_full_pred_0_hit | _s1_ghv_wdatas_T_190528
          & io_resp_s1_full_pred_0_br_taken_mask_1 & io_resp_s1_full_pred_0_hit)
       & ~(_s1_ghv_wdatas_T_190518 & io_resp_s1_full_pred_0_hit)
       & io_resp_s1_full_pred_0_hit),
    .s3_new_bit_0_sel       (_ghv_wens_156_T_2 & ~_ghv_wens_156_T_3),
    .s3_new_bit_0_src
      (s3_ghist_ptr_dup_0_value == 8'h9C & io_resp_s3_full_pred_0_slot_valids_0
       & _s3_ghv_wdatas_T_58099 & io_resp_s3_full_pred_0_hit
       | s3_ghist_ptr_dup_0_value == 8'h9D & _s3_ghv_wdatas_T_57998
       & ~(_s3_ghv_wdatas_T_58099 & io_resp_s3_full_pred_0_hit) & _s3_ghv_wdatas_T_58106
       & io_resp_s3_full_pred_0_is_br_sharing & io_resp_s3_full_pred_0_hit),
    .redirect_new_bit_0_src
      (do_redirect_dup_next_bits_r_cfiUpdate_histPtr_value == 8'h9C
       & shouldShiftVec_dup_0_0 & real_br_taken_mask_dup_0_0
       | do_redirect_dup_next_bits_r_cfiUpdate_histPtr_value == 8'h9D
       & shouldShiftVec_dup_0_1 & real_br_taken_mask_dup_0_1),
    .out_res                (_ghv_write_datas_156_ppm_out_res)
  );
  PriorityMuxModule_16 ghv_write_datas_157_ppm (
    .s2_new_bit_0_sel       (_ghv_wens_157_T_1 & ~_ghv_wens_157_T_2 & ~_ghv_wens_157_T_3),
    .s2_new_bit_0_src
      (s2_ghist_ptr_dup_0_value == 8'h9D & io_resp_s2_full_pred_0_slot_valids_0
       & _s2_ghv_wdatas_T_58099 & io_resp_s2_full_pred_0_hit
       | s2_ghist_ptr_dup_0_value == 8'h9E & _s2_ghv_wdatas_T_57998
       & ~(_s2_ghv_wdatas_T_58099 & io_resp_s2_full_pred_0_hit) & _s2_ghv_wdatas_T_58106
       & io_resp_s2_full_pred_0_is_br_sharing & io_resp_s2_full_pred_0_hit),
    .s1_new_bit_0_sel
      (_ghv_wens_157_T & ~_ghv_wens_157_T_1 & ~_ghv_wens_157_T_2 & ~_ghv_wens_157_T_3),
    .s1_new_bit_0_src
      (s1_ghist_ptr_dup_0_value == 8'h9D & io_resp_s1_full_pred_0_slot_valids_0
       & (io_resp_s1_full_pred_0_slot_valids_0 & io_resp_s1_full_pred_0_br_taken_mask_0
          & io_resp_s1_full_pred_0_hit | _s1_ghv_wdatas_T_190528
          & io_resp_s1_full_pred_0_br_taken_mask_1 & io_resp_s1_full_pred_0_hit)
       & (_s1_ghv_wdatas_T_190518 & io_resp_s1_full_pred_0_hit | ~_s1_ghv_wdatas_T_190528)
       & io_resp_s1_full_pred_0_hit | s1_ghist_ptr_dup_0_value == 8'h9E
       & _s1_ghv_wdatas_T_190528 & ~(_s1_ghv_wdatas_T_190518 & io_resp_s1_full_pred_0_hit)
       & (io_resp_s1_full_pred_0_slot_valids_0 & io_resp_s1_full_pred_0_br_taken_mask_0
          & io_resp_s1_full_pred_0_hit | _s1_ghv_wdatas_T_190528
          & io_resp_s1_full_pred_0_br_taken_mask_1 & io_resp_s1_full_pred_0_hit)
       & ~(_s1_ghv_wdatas_T_190518 & io_resp_s1_full_pred_0_hit)
       & io_resp_s1_full_pred_0_hit),
    .s3_new_bit_0_sel       (_ghv_wens_157_T_2 & ~_ghv_wens_157_T_3),
    .s3_new_bit_0_src
      (s3_ghist_ptr_dup_0_value == 8'h9D & io_resp_s3_full_pred_0_slot_valids_0
       & _s3_ghv_wdatas_T_58099 & io_resp_s3_full_pred_0_hit
       | s3_ghist_ptr_dup_0_value == 8'h9E & _s3_ghv_wdatas_T_57998
       & ~(_s3_ghv_wdatas_T_58099 & io_resp_s3_full_pred_0_hit) & _s3_ghv_wdatas_T_58106
       & io_resp_s3_full_pred_0_is_br_sharing & io_resp_s3_full_pred_0_hit),
    .redirect_new_bit_0_src
      (do_redirect_dup_next_bits_r_cfiUpdate_histPtr_value == 8'h9D
       & shouldShiftVec_dup_0_0 & real_br_taken_mask_dup_0_0
       | do_redirect_dup_next_bits_r_cfiUpdate_histPtr_value == 8'h9E
       & shouldShiftVec_dup_0_1 & real_br_taken_mask_dup_0_1),
    .out_res                (_ghv_write_datas_157_ppm_out_res)
  );
  PriorityMuxModule_16 ghv_write_datas_158_ppm (
    .s2_new_bit_0_sel       (_ghv_wens_158_T_1 & ~_ghv_wens_158_T_2 & ~_ghv_wens_158_T_3),
    .s2_new_bit_0_src
      (s2_ghist_ptr_dup_0_value == 8'h9E & io_resp_s2_full_pred_0_slot_valids_0
       & _s2_ghv_wdatas_T_58099 & io_resp_s2_full_pred_0_hit
       | s2_ghist_ptr_dup_0_value == 8'h9F & _s2_ghv_wdatas_T_57998
       & ~(_s2_ghv_wdatas_T_58099 & io_resp_s2_full_pred_0_hit) & _s2_ghv_wdatas_T_58106
       & io_resp_s2_full_pred_0_is_br_sharing & io_resp_s2_full_pred_0_hit),
    .s1_new_bit_0_sel
      (_ghv_wens_158_T & ~_ghv_wens_158_T_1 & ~_ghv_wens_158_T_2 & ~_ghv_wens_158_T_3),
    .s1_new_bit_0_src
      (s1_ghist_ptr_dup_0_value == 8'h9E & io_resp_s1_full_pred_0_slot_valids_0
       & (io_resp_s1_full_pred_0_slot_valids_0 & io_resp_s1_full_pred_0_br_taken_mask_0
          & io_resp_s1_full_pred_0_hit | _s1_ghv_wdatas_T_190528
          & io_resp_s1_full_pred_0_br_taken_mask_1 & io_resp_s1_full_pred_0_hit)
       & (_s1_ghv_wdatas_T_190518 & io_resp_s1_full_pred_0_hit | ~_s1_ghv_wdatas_T_190528)
       & io_resp_s1_full_pred_0_hit | s1_ghist_ptr_dup_0_value == 8'h9F
       & _s1_ghv_wdatas_T_190528 & ~(_s1_ghv_wdatas_T_190518 & io_resp_s1_full_pred_0_hit)
       & (io_resp_s1_full_pred_0_slot_valids_0 & io_resp_s1_full_pred_0_br_taken_mask_0
          & io_resp_s1_full_pred_0_hit | _s1_ghv_wdatas_T_190528
          & io_resp_s1_full_pred_0_br_taken_mask_1 & io_resp_s1_full_pred_0_hit)
       & ~(_s1_ghv_wdatas_T_190518 & io_resp_s1_full_pred_0_hit)
       & io_resp_s1_full_pred_0_hit),
    .s3_new_bit_0_sel       (_ghv_wens_158_T_2 & ~_ghv_wens_158_T_3),
    .s3_new_bit_0_src
      (s3_ghist_ptr_dup_0_value == 8'h9E & io_resp_s3_full_pred_0_slot_valids_0
       & _s3_ghv_wdatas_T_58099 & io_resp_s3_full_pred_0_hit
       | s3_ghist_ptr_dup_0_value == 8'h9F & _s3_ghv_wdatas_T_57998
       & ~(_s3_ghv_wdatas_T_58099 & io_resp_s3_full_pred_0_hit) & _s3_ghv_wdatas_T_58106
       & io_resp_s3_full_pred_0_is_br_sharing & io_resp_s3_full_pred_0_hit),
    .redirect_new_bit_0_src
      (do_redirect_dup_next_bits_r_cfiUpdate_histPtr_value == 8'h9E
       & shouldShiftVec_dup_0_0 & real_br_taken_mask_dup_0_0
       | do_redirect_dup_next_bits_r_cfiUpdate_histPtr_value == 8'h9F
       & shouldShiftVec_dup_0_1 & real_br_taken_mask_dup_0_1),
    .out_res                (_ghv_write_datas_158_ppm_out_res)
  );
  PriorityMuxModule_16 ghv_write_datas_159_ppm (
    .s2_new_bit_0_sel       (_ghv_wens_159_T_1 & ~_ghv_wens_159_T_2 & ~_ghv_wens_159_T_3),
    .s2_new_bit_0_src
      (s2_ghist_ptr_dup_0_value == 8'h9F & io_resp_s2_full_pred_0_slot_valids_0
       & _s2_ghv_wdatas_T_58099 & io_resp_s2_full_pred_0_hit
       | s2_ghist_ptr_dup_0_value == 8'hA0 & _s2_ghv_wdatas_T_57998
       & ~(_s2_ghv_wdatas_T_58099 & io_resp_s2_full_pred_0_hit) & _s2_ghv_wdatas_T_58106
       & io_resp_s2_full_pred_0_is_br_sharing & io_resp_s2_full_pred_0_hit),
    .s1_new_bit_0_sel
      (_ghv_wens_159_T & ~_ghv_wens_159_T_1 & ~_ghv_wens_159_T_2 & ~_ghv_wens_159_T_3),
    .s1_new_bit_0_src
      (s1_ghist_ptr_dup_0_value == 8'h9F & io_resp_s1_full_pred_0_slot_valids_0
       & (io_resp_s1_full_pred_0_slot_valids_0 & io_resp_s1_full_pred_0_br_taken_mask_0
          & io_resp_s1_full_pred_0_hit | _s1_ghv_wdatas_T_190528
          & io_resp_s1_full_pred_0_br_taken_mask_1 & io_resp_s1_full_pred_0_hit)
       & (_s1_ghv_wdatas_T_190518 & io_resp_s1_full_pred_0_hit | ~_s1_ghv_wdatas_T_190528)
       & io_resp_s1_full_pred_0_hit | s1_ghist_ptr_dup_0_value == 8'hA0
       & _s1_ghv_wdatas_T_190528 & ~(_s1_ghv_wdatas_T_190518 & io_resp_s1_full_pred_0_hit)
       & (io_resp_s1_full_pred_0_slot_valids_0 & io_resp_s1_full_pred_0_br_taken_mask_0
          & io_resp_s1_full_pred_0_hit | _s1_ghv_wdatas_T_190528
          & io_resp_s1_full_pred_0_br_taken_mask_1 & io_resp_s1_full_pred_0_hit)
       & ~(_s1_ghv_wdatas_T_190518 & io_resp_s1_full_pred_0_hit)
       & io_resp_s1_full_pred_0_hit),
    .s3_new_bit_0_sel       (_ghv_wens_159_T_2 & ~_ghv_wens_159_T_3),
    .s3_new_bit_0_src
      (s3_ghist_ptr_dup_0_value == 8'h9F & io_resp_s3_full_pred_0_slot_valids_0
       & _s3_ghv_wdatas_T_58099 & io_resp_s3_full_pred_0_hit
       | s3_ghist_ptr_dup_0_value == 8'hA0 & _s3_ghv_wdatas_T_57998
       & ~(_s3_ghv_wdatas_T_58099 & io_resp_s3_full_pred_0_hit) & _s3_ghv_wdatas_T_58106
       & io_resp_s3_full_pred_0_is_br_sharing & io_resp_s3_full_pred_0_hit),
    .redirect_new_bit_0_src
      (do_redirect_dup_next_bits_r_cfiUpdate_histPtr_value == 8'h9F
       & shouldShiftVec_dup_0_0 & real_br_taken_mask_dup_0_0
       | do_redirect_dup_next_bits_r_cfiUpdate_histPtr_value == 8'hA0
       & shouldShiftVec_dup_0_1 & real_br_taken_mask_dup_0_1),
    .out_res                (_ghv_write_datas_159_ppm_out_res)
  );
  PriorityMuxModule_16 ghv_write_datas_160_ppm (
    .s2_new_bit_0_sel       (_ghv_wens_160_T_1 & ~_ghv_wens_160_T_2 & ~_ghv_wens_160_T_3),
    .s2_new_bit_0_src
      (s2_ghist_ptr_dup_0_value == 8'hA0 & io_resp_s2_full_pred_0_slot_valids_0
       & _s2_ghv_wdatas_T_58099 & io_resp_s2_full_pred_0_hit
       | s2_ghist_ptr_dup_0_value == 8'hA1 & _s2_ghv_wdatas_T_57998
       & ~(_s2_ghv_wdatas_T_58099 & io_resp_s2_full_pred_0_hit) & _s2_ghv_wdatas_T_58106
       & io_resp_s2_full_pred_0_is_br_sharing & io_resp_s2_full_pred_0_hit),
    .s1_new_bit_0_sel
      (_ghv_wens_160_T & ~_ghv_wens_160_T_1 & ~_ghv_wens_160_T_2 & ~_ghv_wens_160_T_3),
    .s1_new_bit_0_src
      (s1_ghist_ptr_dup_0_value == 8'hA0 & io_resp_s1_full_pred_0_slot_valids_0
       & (io_resp_s1_full_pred_0_slot_valids_0 & io_resp_s1_full_pred_0_br_taken_mask_0
          & io_resp_s1_full_pred_0_hit | _s1_ghv_wdatas_T_190528
          & io_resp_s1_full_pred_0_br_taken_mask_1 & io_resp_s1_full_pred_0_hit)
       & (_s1_ghv_wdatas_T_190518 & io_resp_s1_full_pred_0_hit | ~_s1_ghv_wdatas_T_190528)
       & io_resp_s1_full_pred_0_hit | s1_ghist_ptr_dup_0_value == 8'hA1
       & _s1_ghv_wdatas_T_190528 & ~(_s1_ghv_wdatas_T_190518 & io_resp_s1_full_pred_0_hit)
       & (io_resp_s1_full_pred_0_slot_valids_0 & io_resp_s1_full_pred_0_br_taken_mask_0
          & io_resp_s1_full_pred_0_hit | _s1_ghv_wdatas_T_190528
          & io_resp_s1_full_pred_0_br_taken_mask_1 & io_resp_s1_full_pred_0_hit)
       & ~(_s1_ghv_wdatas_T_190518 & io_resp_s1_full_pred_0_hit)
       & io_resp_s1_full_pred_0_hit),
    .s3_new_bit_0_sel       (_ghv_wens_160_T_2 & ~_ghv_wens_160_T_3),
    .s3_new_bit_0_src
      (s3_ghist_ptr_dup_0_value == 8'hA0 & io_resp_s3_full_pred_0_slot_valids_0
       & _s3_ghv_wdatas_T_58099 & io_resp_s3_full_pred_0_hit
       | s3_ghist_ptr_dup_0_value == 8'hA1 & _s3_ghv_wdatas_T_57998
       & ~(_s3_ghv_wdatas_T_58099 & io_resp_s3_full_pred_0_hit) & _s3_ghv_wdatas_T_58106
       & io_resp_s3_full_pred_0_is_br_sharing & io_resp_s3_full_pred_0_hit),
    .redirect_new_bit_0_src
      (do_redirect_dup_next_bits_r_cfiUpdate_histPtr_value == 8'hA0
       & shouldShiftVec_dup_0_0 & real_br_taken_mask_dup_0_0
       | do_redirect_dup_next_bits_r_cfiUpdate_histPtr_value == 8'hA1
       & shouldShiftVec_dup_0_1 & real_br_taken_mask_dup_0_1),
    .out_res                (_ghv_write_datas_160_ppm_out_res)
  );
  PriorityMuxModule_16 ghv_write_datas_161_ppm (
    .s2_new_bit_0_sel       (_ghv_wens_161_T_1 & ~_ghv_wens_161_T_2 & ~_ghv_wens_161_T_3),
    .s2_new_bit_0_src
      (s2_ghist_ptr_dup_0_value == 8'hA1 & io_resp_s2_full_pred_0_slot_valids_0
       & _s2_ghv_wdatas_T_58099 & io_resp_s2_full_pred_0_hit
       | s2_ghist_ptr_dup_0_value == 8'hA2 & _s2_ghv_wdatas_T_57998
       & ~(_s2_ghv_wdatas_T_58099 & io_resp_s2_full_pred_0_hit) & _s2_ghv_wdatas_T_58106
       & io_resp_s2_full_pred_0_is_br_sharing & io_resp_s2_full_pred_0_hit),
    .s1_new_bit_0_sel
      (_ghv_wens_161_T & ~_ghv_wens_161_T_1 & ~_ghv_wens_161_T_2 & ~_ghv_wens_161_T_3),
    .s1_new_bit_0_src
      (s1_ghist_ptr_dup_0_value == 8'hA1 & io_resp_s1_full_pred_0_slot_valids_0
       & (io_resp_s1_full_pred_0_slot_valids_0 & io_resp_s1_full_pred_0_br_taken_mask_0
          & io_resp_s1_full_pred_0_hit | _s1_ghv_wdatas_T_190528
          & io_resp_s1_full_pred_0_br_taken_mask_1 & io_resp_s1_full_pred_0_hit)
       & (_s1_ghv_wdatas_T_190518 & io_resp_s1_full_pred_0_hit | ~_s1_ghv_wdatas_T_190528)
       & io_resp_s1_full_pred_0_hit | s1_ghist_ptr_dup_0_value == 8'hA2
       & _s1_ghv_wdatas_T_190528 & ~(_s1_ghv_wdatas_T_190518 & io_resp_s1_full_pred_0_hit)
       & (io_resp_s1_full_pred_0_slot_valids_0 & io_resp_s1_full_pred_0_br_taken_mask_0
          & io_resp_s1_full_pred_0_hit | _s1_ghv_wdatas_T_190528
          & io_resp_s1_full_pred_0_br_taken_mask_1 & io_resp_s1_full_pred_0_hit)
       & ~(_s1_ghv_wdatas_T_190518 & io_resp_s1_full_pred_0_hit)
       & io_resp_s1_full_pred_0_hit),
    .s3_new_bit_0_sel       (_ghv_wens_161_T_2 & ~_ghv_wens_161_T_3),
    .s3_new_bit_0_src
      (s3_ghist_ptr_dup_0_value == 8'hA1 & io_resp_s3_full_pred_0_slot_valids_0
       & _s3_ghv_wdatas_T_58099 & io_resp_s3_full_pred_0_hit
       | s3_ghist_ptr_dup_0_value == 8'hA2 & _s3_ghv_wdatas_T_57998
       & ~(_s3_ghv_wdatas_T_58099 & io_resp_s3_full_pred_0_hit) & _s3_ghv_wdatas_T_58106
       & io_resp_s3_full_pred_0_is_br_sharing & io_resp_s3_full_pred_0_hit),
    .redirect_new_bit_0_src
      (do_redirect_dup_next_bits_r_cfiUpdate_histPtr_value == 8'hA1
       & shouldShiftVec_dup_0_0 & real_br_taken_mask_dup_0_0
       | do_redirect_dup_next_bits_r_cfiUpdate_histPtr_value == 8'hA2
       & shouldShiftVec_dup_0_1 & real_br_taken_mask_dup_0_1),
    .out_res                (_ghv_write_datas_161_ppm_out_res)
  );
  PriorityMuxModule_16 ghv_write_datas_162_ppm (
    .s2_new_bit_0_sel       (_ghv_wens_162_T_1 & ~_ghv_wens_162_T_2 & ~_ghv_wens_162_T_3),
    .s2_new_bit_0_src
      (s2_ghist_ptr_dup_0_value == 8'hA2 & io_resp_s2_full_pred_0_slot_valids_0
       & _s2_ghv_wdatas_T_58099 & io_resp_s2_full_pred_0_hit
       | s2_ghist_ptr_dup_0_value == 8'hA3 & _s2_ghv_wdatas_T_57998
       & ~(_s2_ghv_wdatas_T_58099 & io_resp_s2_full_pred_0_hit) & _s2_ghv_wdatas_T_58106
       & io_resp_s2_full_pred_0_is_br_sharing & io_resp_s2_full_pred_0_hit),
    .s1_new_bit_0_sel
      (_ghv_wens_162_T & ~_ghv_wens_162_T_1 & ~_ghv_wens_162_T_2 & ~_ghv_wens_162_T_3),
    .s1_new_bit_0_src
      (s1_ghist_ptr_dup_0_value == 8'hA2 & io_resp_s1_full_pred_0_slot_valids_0
       & (io_resp_s1_full_pred_0_slot_valids_0 & io_resp_s1_full_pred_0_br_taken_mask_0
          & io_resp_s1_full_pred_0_hit | _s1_ghv_wdatas_T_190528
          & io_resp_s1_full_pred_0_br_taken_mask_1 & io_resp_s1_full_pred_0_hit)
       & (_s1_ghv_wdatas_T_190518 & io_resp_s1_full_pred_0_hit | ~_s1_ghv_wdatas_T_190528)
       & io_resp_s1_full_pred_0_hit | s1_ghist_ptr_dup_0_value == 8'hA3
       & _s1_ghv_wdatas_T_190528 & ~(_s1_ghv_wdatas_T_190518 & io_resp_s1_full_pred_0_hit)
       & (io_resp_s1_full_pred_0_slot_valids_0 & io_resp_s1_full_pred_0_br_taken_mask_0
          & io_resp_s1_full_pred_0_hit | _s1_ghv_wdatas_T_190528
          & io_resp_s1_full_pred_0_br_taken_mask_1 & io_resp_s1_full_pred_0_hit)
       & ~(_s1_ghv_wdatas_T_190518 & io_resp_s1_full_pred_0_hit)
       & io_resp_s1_full_pred_0_hit),
    .s3_new_bit_0_sel       (_ghv_wens_162_T_2 & ~_ghv_wens_162_T_3),
    .s3_new_bit_0_src
      (s3_ghist_ptr_dup_0_value == 8'hA2 & io_resp_s3_full_pred_0_slot_valids_0
       & _s3_ghv_wdatas_T_58099 & io_resp_s3_full_pred_0_hit
       | s3_ghist_ptr_dup_0_value == 8'hA3 & _s3_ghv_wdatas_T_57998
       & ~(_s3_ghv_wdatas_T_58099 & io_resp_s3_full_pred_0_hit) & _s3_ghv_wdatas_T_58106
       & io_resp_s3_full_pred_0_is_br_sharing & io_resp_s3_full_pred_0_hit),
    .redirect_new_bit_0_src
      (do_redirect_dup_next_bits_r_cfiUpdate_histPtr_value == 8'hA2
       & shouldShiftVec_dup_0_0 & real_br_taken_mask_dup_0_0
       | do_redirect_dup_next_bits_r_cfiUpdate_histPtr_value == 8'hA3
       & shouldShiftVec_dup_0_1 & real_br_taken_mask_dup_0_1),
    .out_res                (_ghv_write_datas_162_ppm_out_res)
  );
  PriorityMuxModule_16 ghv_write_datas_163_ppm (
    .s2_new_bit_0_sel       (_ghv_wens_163_T_1 & ~_ghv_wens_163_T_2 & ~_ghv_wens_163_T_3),
    .s2_new_bit_0_src
      (s2_ghist_ptr_dup_0_value == 8'hA3 & io_resp_s2_full_pred_0_slot_valids_0
       & _s2_ghv_wdatas_T_58099 & io_resp_s2_full_pred_0_hit
       | s2_ghist_ptr_dup_0_value == 8'hA4 & _s2_ghv_wdatas_T_57998
       & ~(_s2_ghv_wdatas_T_58099 & io_resp_s2_full_pred_0_hit) & _s2_ghv_wdatas_T_58106
       & io_resp_s2_full_pred_0_is_br_sharing & io_resp_s2_full_pred_0_hit),
    .s1_new_bit_0_sel
      (_ghv_wens_163_T & ~_ghv_wens_163_T_1 & ~_ghv_wens_163_T_2 & ~_ghv_wens_163_T_3),
    .s1_new_bit_0_src
      (s1_ghist_ptr_dup_0_value == 8'hA3 & io_resp_s1_full_pred_0_slot_valids_0
       & (io_resp_s1_full_pred_0_slot_valids_0 & io_resp_s1_full_pred_0_br_taken_mask_0
          & io_resp_s1_full_pred_0_hit | _s1_ghv_wdatas_T_190528
          & io_resp_s1_full_pred_0_br_taken_mask_1 & io_resp_s1_full_pred_0_hit)
       & (_s1_ghv_wdatas_T_190518 & io_resp_s1_full_pred_0_hit | ~_s1_ghv_wdatas_T_190528)
       & io_resp_s1_full_pred_0_hit | s1_ghist_ptr_dup_0_value == 8'hA4
       & _s1_ghv_wdatas_T_190528 & ~(_s1_ghv_wdatas_T_190518 & io_resp_s1_full_pred_0_hit)
       & (io_resp_s1_full_pred_0_slot_valids_0 & io_resp_s1_full_pred_0_br_taken_mask_0
          & io_resp_s1_full_pred_0_hit | _s1_ghv_wdatas_T_190528
          & io_resp_s1_full_pred_0_br_taken_mask_1 & io_resp_s1_full_pred_0_hit)
       & ~(_s1_ghv_wdatas_T_190518 & io_resp_s1_full_pred_0_hit)
       & io_resp_s1_full_pred_0_hit),
    .s3_new_bit_0_sel       (_ghv_wens_163_T_2 & ~_ghv_wens_163_T_3),
    .s3_new_bit_0_src
      (s3_ghist_ptr_dup_0_value == 8'hA3 & io_resp_s3_full_pred_0_slot_valids_0
       & _s3_ghv_wdatas_T_58099 & io_resp_s3_full_pred_0_hit
       | s3_ghist_ptr_dup_0_value == 8'hA4 & _s3_ghv_wdatas_T_57998
       & ~(_s3_ghv_wdatas_T_58099 & io_resp_s3_full_pred_0_hit) & _s3_ghv_wdatas_T_58106
       & io_resp_s3_full_pred_0_is_br_sharing & io_resp_s3_full_pred_0_hit),
    .redirect_new_bit_0_src
      (do_redirect_dup_next_bits_r_cfiUpdate_histPtr_value == 8'hA3
       & shouldShiftVec_dup_0_0 & real_br_taken_mask_dup_0_0
       | do_redirect_dup_next_bits_r_cfiUpdate_histPtr_value == 8'hA4
       & shouldShiftVec_dup_0_1 & real_br_taken_mask_dup_0_1),
    .out_res                (_ghv_write_datas_163_ppm_out_res)
  );
  PriorityMuxModule_16 ghv_write_datas_164_ppm (
    .s2_new_bit_0_sel       (_ghv_wens_164_T_1 & ~_ghv_wens_164_T_2 & ~_ghv_wens_164_T_3),
    .s2_new_bit_0_src
      (s2_ghist_ptr_dup_0_value == 8'hA4 & io_resp_s2_full_pred_0_slot_valids_0
       & _s2_ghv_wdatas_T_58099 & io_resp_s2_full_pred_0_hit
       | s2_ghist_ptr_dup_0_value == 8'hA5 & _s2_ghv_wdatas_T_57998
       & ~(_s2_ghv_wdatas_T_58099 & io_resp_s2_full_pred_0_hit) & _s2_ghv_wdatas_T_58106
       & io_resp_s2_full_pred_0_is_br_sharing & io_resp_s2_full_pred_0_hit),
    .s1_new_bit_0_sel
      (_ghv_wens_164_T & ~_ghv_wens_164_T_1 & ~_ghv_wens_164_T_2 & ~_ghv_wens_164_T_3),
    .s1_new_bit_0_src
      (s1_ghist_ptr_dup_0_value == 8'hA4 & io_resp_s1_full_pred_0_slot_valids_0
       & (io_resp_s1_full_pred_0_slot_valids_0 & io_resp_s1_full_pred_0_br_taken_mask_0
          & io_resp_s1_full_pred_0_hit | _s1_ghv_wdatas_T_190528
          & io_resp_s1_full_pred_0_br_taken_mask_1 & io_resp_s1_full_pred_0_hit)
       & (_s1_ghv_wdatas_T_190518 & io_resp_s1_full_pred_0_hit | ~_s1_ghv_wdatas_T_190528)
       & io_resp_s1_full_pred_0_hit | s1_ghist_ptr_dup_0_value == 8'hA5
       & _s1_ghv_wdatas_T_190528 & ~(_s1_ghv_wdatas_T_190518 & io_resp_s1_full_pred_0_hit)
       & (io_resp_s1_full_pred_0_slot_valids_0 & io_resp_s1_full_pred_0_br_taken_mask_0
          & io_resp_s1_full_pred_0_hit | _s1_ghv_wdatas_T_190528
          & io_resp_s1_full_pred_0_br_taken_mask_1 & io_resp_s1_full_pred_0_hit)
       & ~(_s1_ghv_wdatas_T_190518 & io_resp_s1_full_pred_0_hit)
       & io_resp_s1_full_pred_0_hit),
    .s3_new_bit_0_sel       (_ghv_wens_164_T_2 & ~_ghv_wens_164_T_3),
    .s3_new_bit_0_src
      (s3_ghist_ptr_dup_0_value == 8'hA4 & io_resp_s3_full_pred_0_slot_valids_0
       & _s3_ghv_wdatas_T_58099 & io_resp_s3_full_pred_0_hit
       | s3_ghist_ptr_dup_0_value == 8'hA5 & _s3_ghv_wdatas_T_57998
       & ~(_s3_ghv_wdatas_T_58099 & io_resp_s3_full_pred_0_hit) & _s3_ghv_wdatas_T_58106
       & io_resp_s3_full_pred_0_is_br_sharing & io_resp_s3_full_pred_0_hit),
    .redirect_new_bit_0_src
      (do_redirect_dup_next_bits_r_cfiUpdate_histPtr_value == 8'hA4
       & shouldShiftVec_dup_0_0 & real_br_taken_mask_dup_0_0
       | do_redirect_dup_next_bits_r_cfiUpdate_histPtr_value == 8'hA5
       & shouldShiftVec_dup_0_1 & real_br_taken_mask_dup_0_1),
    .out_res                (_ghv_write_datas_164_ppm_out_res)
  );
  PriorityMuxModule_16 ghv_write_datas_165_ppm (
    .s2_new_bit_0_sel       (_ghv_wens_165_T_1 & ~_ghv_wens_165_T_2 & ~_ghv_wens_165_T_3),
    .s2_new_bit_0_src
      (s2_ghist_ptr_dup_0_value == 8'hA5 & io_resp_s2_full_pred_0_slot_valids_0
       & _s2_ghv_wdatas_T_58099 & io_resp_s2_full_pred_0_hit
       | s2_ghist_ptr_dup_0_value == 8'hA6 & _s2_ghv_wdatas_T_57998
       & ~(_s2_ghv_wdatas_T_58099 & io_resp_s2_full_pred_0_hit) & _s2_ghv_wdatas_T_58106
       & io_resp_s2_full_pred_0_is_br_sharing & io_resp_s2_full_pred_0_hit),
    .s1_new_bit_0_sel
      (_ghv_wens_165_T & ~_ghv_wens_165_T_1 & ~_ghv_wens_165_T_2 & ~_ghv_wens_165_T_3),
    .s1_new_bit_0_src
      (s1_ghist_ptr_dup_0_value == 8'hA5 & io_resp_s1_full_pred_0_slot_valids_0
       & (io_resp_s1_full_pred_0_slot_valids_0 & io_resp_s1_full_pred_0_br_taken_mask_0
          & io_resp_s1_full_pred_0_hit | _s1_ghv_wdatas_T_190528
          & io_resp_s1_full_pred_0_br_taken_mask_1 & io_resp_s1_full_pred_0_hit)
       & (_s1_ghv_wdatas_T_190518 & io_resp_s1_full_pred_0_hit | ~_s1_ghv_wdatas_T_190528)
       & io_resp_s1_full_pred_0_hit | s1_ghist_ptr_dup_0_value == 8'hA6
       & _s1_ghv_wdatas_T_190528 & ~(_s1_ghv_wdatas_T_190518 & io_resp_s1_full_pred_0_hit)
       & (io_resp_s1_full_pred_0_slot_valids_0 & io_resp_s1_full_pred_0_br_taken_mask_0
          & io_resp_s1_full_pred_0_hit | _s1_ghv_wdatas_T_190528
          & io_resp_s1_full_pred_0_br_taken_mask_1 & io_resp_s1_full_pred_0_hit)
       & ~(_s1_ghv_wdatas_T_190518 & io_resp_s1_full_pred_0_hit)
       & io_resp_s1_full_pred_0_hit),
    .s3_new_bit_0_sel       (_ghv_wens_165_T_2 & ~_ghv_wens_165_T_3),
    .s3_new_bit_0_src
      (s3_ghist_ptr_dup_0_value == 8'hA5 & io_resp_s3_full_pred_0_slot_valids_0
       & _s3_ghv_wdatas_T_58099 & io_resp_s3_full_pred_0_hit
       | s3_ghist_ptr_dup_0_value == 8'hA6 & _s3_ghv_wdatas_T_57998
       & ~(_s3_ghv_wdatas_T_58099 & io_resp_s3_full_pred_0_hit) & _s3_ghv_wdatas_T_58106
       & io_resp_s3_full_pred_0_is_br_sharing & io_resp_s3_full_pred_0_hit),
    .redirect_new_bit_0_src
      (do_redirect_dup_next_bits_r_cfiUpdate_histPtr_value == 8'hA5
       & shouldShiftVec_dup_0_0 & real_br_taken_mask_dup_0_0
       | do_redirect_dup_next_bits_r_cfiUpdate_histPtr_value == 8'hA6
       & shouldShiftVec_dup_0_1 & real_br_taken_mask_dup_0_1),
    .out_res                (_ghv_write_datas_165_ppm_out_res)
  );
  PriorityMuxModule_16 ghv_write_datas_166_ppm (
    .s2_new_bit_0_sel       (_ghv_wens_166_T_1 & ~_ghv_wens_166_T_2 & ~_ghv_wens_166_T_3),
    .s2_new_bit_0_src
      (s2_ghist_ptr_dup_0_value == 8'hA6 & io_resp_s2_full_pred_0_slot_valids_0
       & _s2_ghv_wdatas_T_58099 & io_resp_s2_full_pred_0_hit
       | s2_ghist_ptr_dup_0_value == 8'hA7 & _s2_ghv_wdatas_T_57998
       & ~(_s2_ghv_wdatas_T_58099 & io_resp_s2_full_pred_0_hit) & _s2_ghv_wdatas_T_58106
       & io_resp_s2_full_pred_0_is_br_sharing & io_resp_s2_full_pred_0_hit),
    .s1_new_bit_0_sel
      (_ghv_wens_166_T & ~_ghv_wens_166_T_1 & ~_ghv_wens_166_T_2 & ~_ghv_wens_166_T_3),
    .s1_new_bit_0_src
      (s1_ghist_ptr_dup_0_value == 8'hA6 & io_resp_s1_full_pred_0_slot_valids_0
       & (io_resp_s1_full_pred_0_slot_valids_0 & io_resp_s1_full_pred_0_br_taken_mask_0
          & io_resp_s1_full_pred_0_hit | _s1_ghv_wdatas_T_190528
          & io_resp_s1_full_pred_0_br_taken_mask_1 & io_resp_s1_full_pred_0_hit)
       & (_s1_ghv_wdatas_T_190518 & io_resp_s1_full_pred_0_hit | ~_s1_ghv_wdatas_T_190528)
       & io_resp_s1_full_pred_0_hit | s1_ghist_ptr_dup_0_value == 8'hA7
       & _s1_ghv_wdatas_T_190528 & ~(_s1_ghv_wdatas_T_190518 & io_resp_s1_full_pred_0_hit)
       & (io_resp_s1_full_pred_0_slot_valids_0 & io_resp_s1_full_pred_0_br_taken_mask_0
          & io_resp_s1_full_pred_0_hit | _s1_ghv_wdatas_T_190528
          & io_resp_s1_full_pred_0_br_taken_mask_1 & io_resp_s1_full_pred_0_hit)
       & ~(_s1_ghv_wdatas_T_190518 & io_resp_s1_full_pred_0_hit)
       & io_resp_s1_full_pred_0_hit),
    .s3_new_bit_0_sel       (_ghv_wens_166_T_2 & ~_ghv_wens_166_T_3),
    .s3_new_bit_0_src
      (s3_ghist_ptr_dup_0_value == 8'hA6 & io_resp_s3_full_pred_0_slot_valids_0
       & _s3_ghv_wdatas_T_58099 & io_resp_s3_full_pred_0_hit
       | s3_ghist_ptr_dup_0_value == 8'hA7 & _s3_ghv_wdatas_T_57998
       & ~(_s3_ghv_wdatas_T_58099 & io_resp_s3_full_pred_0_hit) & _s3_ghv_wdatas_T_58106
       & io_resp_s3_full_pred_0_is_br_sharing & io_resp_s3_full_pred_0_hit),
    .redirect_new_bit_0_src
      (do_redirect_dup_next_bits_r_cfiUpdate_histPtr_value == 8'hA6
       & shouldShiftVec_dup_0_0 & real_br_taken_mask_dup_0_0
       | do_redirect_dup_next_bits_r_cfiUpdate_histPtr_value == 8'hA7
       & shouldShiftVec_dup_0_1 & real_br_taken_mask_dup_0_1),
    .out_res                (_ghv_write_datas_166_ppm_out_res)
  );
  PriorityMuxModule_16 ghv_write_datas_167_ppm (
    .s2_new_bit_0_sel       (_ghv_wens_167_T_1 & ~_ghv_wens_167_T_2 & ~_ghv_wens_167_T_3),
    .s2_new_bit_0_src
      (s2_ghist_ptr_dup_0_value == 8'hA7 & io_resp_s2_full_pred_0_slot_valids_0
       & _s2_ghv_wdatas_T_58099 & io_resp_s2_full_pred_0_hit
       | s2_ghist_ptr_dup_0_value == 8'hA8 & _s2_ghv_wdatas_T_57998
       & ~(_s2_ghv_wdatas_T_58099 & io_resp_s2_full_pred_0_hit) & _s2_ghv_wdatas_T_58106
       & io_resp_s2_full_pred_0_is_br_sharing & io_resp_s2_full_pred_0_hit),
    .s1_new_bit_0_sel
      (_ghv_wens_167_T & ~_ghv_wens_167_T_1 & ~_ghv_wens_167_T_2 & ~_ghv_wens_167_T_3),
    .s1_new_bit_0_src
      (s1_ghist_ptr_dup_0_value == 8'hA7 & io_resp_s1_full_pred_0_slot_valids_0
       & (io_resp_s1_full_pred_0_slot_valids_0 & io_resp_s1_full_pred_0_br_taken_mask_0
          & io_resp_s1_full_pred_0_hit | _s1_ghv_wdatas_T_190528
          & io_resp_s1_full_pred_0_br_taken_mask_1 & io_resp_s1_full_pred_0_hit)
       & (_s1_ghv_wdatas_T_190518 & io_resp_s1_full_pred_0_hit | ~_s1_ghv_wdatas_T_190528)
       & io_resp_s1_full_pred_0_hit | s1_ghist_ptr_dup_0_value == 8'hA8
       & _s1_ghv_wdatas_T_190528 & ~(_s1_ghv_wdatas_T_190518 & io_resp_s1_full_pred_0_hit)
       & (io_resp_s1_full_pred_0_slot_valids_0 & io_resp_s1_full_pred_0_br_taken_mask_0
          & io_resp_s1_full_pred_0_hit | _s1_ghv_wdatas_T_190528
          & io_resp_s1_full_pred_0_br_taken_mask_1 & io_resp_s1_full_pred_0_hit)
       & ~(_s1_ghv_wdatas_T_190518 & io_resp_s1_full_pred_0_hit)
       & io_resp_s1_full_pred_0_hit),
    .s3_new_bit_0_sel       (_ghv_wens_167_T_2 & ~_ghv_wens_167_T_3),
    .s3_new_bit_0_src
      (s3_ghist_ptr_dup_0_value == 8'hA7 & io_resp_s3_full_pred_0_slot_valids_0
       & _s3_ghv_wdatas_T_58099 & io_resp_s3_full_pred_0_hit
       | s3_ghist_ptr_dup_0_value == 8'hA8 & _s3_ghv_wdatas_T_57998
       & ~(_s3_ghv_wdatas_T_58099 & io_resp_s3_full_pred_0_hit) & _s3_ghv_wdatas_T_58106
       & io_resp_s3_full_pred_0_is_br_sharing & io_resp_s3_full_pred_0_hit),
    .redirect_new_bit_0_src
      (do_redirect_dup_next_bits_r_cfiUpdate_histPtr_value == 8'hA7
       & shouldShiftVec_dup_0_0 & real_br_taken_mask_dup_0_0
       | do_redirect_dup_next_bits_r_cfiUpdate_histPtr_value == 8'hA8
       & shouldShiftVec_dup_0_1 & real_br_taken_mask_dup_0_1),
    .out_res                (_ghv_write_datas_167_ppm_out_res)
  );
  PriorityMuxModule_16 ghv_write_datas_168_ppm (
    .s2_new_bit_0_sel       (_ghv_wens_168_T_1 & ~_ghv_wens_168_T_2 & ~_ghv_wens_168_T_3),
    .s2_new_bit_0_src
      (s2_ghist_ptr_dup_0_value == 8'hA8 & io_resp_s2_full_pred_0_slot_valids_0
       & _s2_ghv_wdatas_T_58099 & io_resp_s2_full_pred_0_hit
       | s2_ghist_ptr_dup_0_value == 8'hA9 & _s2_ghv_wdatas_T_57998
       & ~(_s2_ghv_wdatas_T_58099 & io_resp_s2_full_pred_0_hit) & _s2_ghv_wdatas_T_58106
       & io_resp_s2_full_pred_0_is_br_sharing & io_resp_s2_full_pred_0_hit),
    .s1_new_bit_0_sel
      (_ghv_wens_168_T & ~_ghv_wens_168_T_1 & ~_ghv_wens_168_T_2 & ~_ghv_wens_168_T_3),
    .s1_new_bit_0_src
      (s1_ghist_ptr_dup_0_value == 8'hA8 & io_resp_s1_full_pred_0_slot_valids_0
       & (io_resp_s1_full_pred_0_slot_valids_0 & io_resp_s1_full_pred_0_br_taken_mask_0
          & io_resp_s1_full_pred_0_hit | _s1_ghv_wdatas_T_190528
          & io_resp_s1_full_pred_0_br_taken_mask_1 & io_resp_s1_full_pred_0_hit)
       & (_s1_ghv_wdatas_T_190518 & io_resp_s1_full_pred_0_hit | ~_s1_ghv_wdatas_T_190528)
       & io_resp_s1_full_pred_0_hit | s1_ghist_ptr_dup_0_value == 8'hA9
       & _s1_ghv_wdatas_T_190528 & ~(_s1_ghv_wdatas_T_190518 & io_resp_s1_full_pred_0_hit)
       & (io_resp_s1_full_pred_0_slot_valids_0 & io_resp_s1_full_pred_0_br_taken_mask_0
          & io_resp_s1_full_pred_0_hit | _s1_ghv_wdatas_T_190528
          & io_resp_s1_full_pred_0_br_taken_mask_1 & io_resp_s1_full_pred_0_hit)
       & ~(_s1_ghv_wdatas_T_190518 & io_resp_s1_full_pred_0_hit)
       & io_resp_s1_full_pred_0_hit),
    .s3_new_bit_0_sel       (_ghv_wens_168_T_2 & ~_ghv_wens_168_T_3),
    .s3_new_bit_0_src
      (s3_ghist_ptr_dup_0_value == 8'hA8 & io_resp_s3_full_pred_0_slot_valids_0
       & _s3_ghv_wdatas_T_58099 & io_resp_s3_full_pred_0_hit
       | s3_ghist_ptr_dup_0_value == 8'hA9 & _s3_ghv_wdatas_T_57998
       & ~(_s3_ghv_wdatas_T_58099 & io_resp_s3_full_pred_0_hit) & _s3_ghv_wdatas_T_58106
       & io_resp_s3_full_pred_0_is_br_sharing & io_resp_s3_full_pred_0_hit),
    .redirect_new_bit_0_src
      (do_redirect_dup_next_bits_r_cfiUpdate_histPtr_value == 8'hA8
       & shouldShiftVec_dup_0_0 & real_br_taken_mask_dup_0_0
       | do_redirect_dup_next_bits_r_cfiUpdate_histPtr_value == 8'hA9
       & shouldShiftVec_dup_0_1 & real_br_taken_mask_dup_0_1),
    .out_res                (_ghv_write_datas_168_ppm_out_res)
  );
  PriorityMuxModule_16 ghv_write_datas_169_ppm (
    .s2_new_bit_0_sel       (_ghv_wens_169_T_1 & ~_ghv_wens_169_T_2 & ~_ghv_wens_169_T_3),
    .s2_new_bit_0_src
      (s2_ghist_ptr_dup_0_value == 8'hA9 & io_resp_s2_full_pred_0_slot_valids_0
       & _s2_ghv_wdatas_T_58099 & io_resp_s2_full_pred_0_hit
       | s2_ghist_ptr_dup_0_value == 8'hAA & _s2_ghv_wdatas_T_57998
       & ~(_s2_ghv_wdatas_T_58099 & io_resp_s2_full_pred_0_hit) & _s2_ghv_wdatas_T_58106
       & io_resp_s2_full_pred_0_is_br_sharing & io_resp_s2_full_pred_0_hit),
    .s1_new_bit_0_sel
      (_ghv_wens_169_T & ~_ghv_wens_169_T_1 & ~_ghv_wens_169_T_2 & ~_ghv_wens_169_T_3),
    .s1_new_bit_0_src
      (s1_ghist_ptr_dup_0_value == 8'hA9 & io_resp_s1_full_pred_0_slot_valids_0
       & (io_resp_s1_full_pred_0_slot_valids_0 & io_resp_s1_full_pred_0_br_taken_mask_0
          & io_resp_s1_full_pred_0_hit | _s1_ghv_wdatas_T_190528
          & io_resp_s1_full_pred_0_br_taken_mask_1 & io_resp_s1_full_pred_0_hit)
       & (_s1_ghv_wdatas_T_190518 & io_resp_s1_full_pred_0_hit | ~_s1_ghv_wdatas_T_190528)
       & io_resp_s1_full_pred_0_hit | s1_ghist_ptr_dup_0_value == 8'hAA
       & _s1_ghv_wdatas_T_190528 & ~(_s1_ghv_wdatas_T_190518 & io_resp_s1_full_pred_0_hit)
       & (io_resp_s1_full_pred_0_slot_valids_0 & io_resp_s1_full_pred_0_br_taken_mask_0
          & io_resp_s1_full_pred_0_hit | _s1_ghv_wdatas_T_190528
          & io_resp_s1_full_pred_0_br_taken_mask_1 & io_resp_s1_full_pred_0_hit)
       & ~(_s1_ghv_wdatas_T_190518 & io_resp_s1_full_pred_0_hit)
       & io_resp_s1_full_pred_0_hit),
    .s3_new_bit_0_sel       (_ghv_wens_169_T_2 & ~_ghv_wens_169_T_3),
    .s3_new_bit_0_src
      (s3_ghist_ptr_dup_0_value == 8'hA9 & io_resp_s3_full_pred_0_slot_valids_0
       & _s3_ghv_wdatas_T_58099 & io_resp_s3_full_pred_0_hit
       | s3_ghist_ptr_dup_0_value == 8'hAA & _s3_ghv_wdatas_T_57998
       & ~(_s3_ghv_wdatas_T_58099 & io_resp_s3_full_pred_0_hit) & _s3_ghv_wdatas_T_58106
       & io_resp_s3_full_pred_0_is_br_sharing & io_resp_s3_full_pred_0_hit),
    .redirect_new_bit_0_src
      (do_redirect_dup_next_bits_r_cfiUpdate_histPtr_value == 8'hA9
       & shouldShiftVec_dup_0_0 & real_br_taken_mask_dup_0_0
       | do_redirect_dup_next_bits_r_cfiUpdate_histPtr_value == 8'hAA
       & shouldShiftVec_dup_0_1 & real_br_taken_mask_dup_0_1),
    .out_res                (_ghv_write_datas_169_ppm_out_res)
  );
  PriorityMuxModule_16 ghv_write_datas_170_ppm (
    .s2_new_bit_0_sel       (_ghv_wens_170_T_1 & ~_ghv_wens_170_T_2 & ~_ghv_wens_170_T_3),
    .s2_new_bit_0_src
      (s2_ghist_ptr_dup_0_value == 8'hAA & io_resp_s2_full_pred_0_slot_valids_0
       & _s2_ghv_wdatas_T_58099 & io_resp_s2_full_pred_0_hit
       | s2_ghist_ptr_dup_0_value == 8'hAB & _s2_ghv_wdatas_T_57998
       & ~(_s2_ghv_wdatas_T_58099 & io_resp_s2_full_pred_0_hit) & _s2_ghv_wdatas_T_58106
       & io_resp_s2_full_pred_0_is_br_sharing & io_resp_s2_full_pred_0_hit),
    .s1_new_bit_0_sel
      (_ghv_wens_170_T & ~_ghv_wens_170_T_1 & ~_ghv_wens_170_T_2 & ~_ghv_wens_170_T_3),
    .s1_new_bit_0_src
      (s1_ghist_ptr_dup_0_value == 8'hAA & io_resp_s1_full_pred_0_slot_valids_0
       & (io_resp_s1_full_pred_0_slot_valids_0 & io_resp_s1_full_pred_0_br_taken_mask_0
          & io_resp_s1_full_pred_0_hit | _s1_ghv_wdatas_T_190528
          & io_resp_s1_full_pred_0_br_taken_mask_1 & io_resp_s1_full_pred_0_hit)
       & (_s1_ghv_wdatas_T_190518 & io_resp_s1_full_pred_0_hit | ~_s1_ghv_wdatas_T_190528)
       & io_resp_s1_full_pred_0_hit | s1_ghist_ptr_dup_0_value == 8'hAB
       & _s1_ghv_wdatas_T_190528 & ~(_s1_ghv_wdatas_T_190518 & io_resp_s1_full_pred_0_hit)
       & (io_resp_s1_full_pred_0_slot_valids_0 & io_resp_s1_full_pred_0_br_taken_mask_0
          & io_resp_s1_full_pred_0_hit | _s1_ghv_wdatas_T_190528
          & io_resp_s1_full_pred_0_br_taken_mask_1 & io_resp_s1_full_pred_0_hit)
       & ~(_s1_ghv_wdatas_T_190518 & io_resp_s1_full_pred_0_hit)
       & io_resp_s1_full_pred_0_hit),
    .s3_new_bit_0_sel       (_ghv_wens_170_T_2 & ~_ghv_wens_170_T_3),
    .s3_new_bit_0_src
      (s3_ghist_ptr_dup_0_value == 8'hAA & io_resp_s3_full_pred_0_slot_valids_0
       & _s3_ghv_wdatas_T_58099 & io_resp_s3_full_pred_0_hit
       | s3_ghist_ptr_dup_0_value == 8'hAB & _s3_ghv_wdatas_T_57998
       & ~(_s3_ghv_wdatas_T_58099 & io_resp_s3_full_pred_0_hit) & _s3_ghv_wdatas_T_58106
       & io_resp_s3_full_pred_0_is_br_sharing & io_resp_s3_full_pred_0_hit),
    .redirect_new_bit_0_src
      (do_redirect_dup_next_bits_r_cfiUpdate_histPtr_value == 8'hAA
       & shouldShiftVec_dup_0_0 & real_br_taken_mask_dup_0_0
       | do_redirect_dup_next_bits_r_cfiUpdate_histPtr_value == 8'hAB
       & shouldShiftVec_dup_0_1 & real_br_taken_mask_dup_0_1),
    .out_res                (_ghv_write_datas_170_ppm_out_res)
  );
  PriorityMuxModule_16 ghv_write_datas_171_ppm (
    .s2_new_bit_0_sel       (_ghv_wens_171_T_1 & ~_ghv_wens_171_T_2 & ~_ghv_wens_171_T_3),
    .s2_new_bit_0_src
      (s2_ghist_ptr_dup_0_value == 8'hAB & io_resp_s2_full_pred_0_slot_valids_0
       & _s2_ghv_wdatas_T_58099 & io_resp_s2_full_pred_0_hit
       | s2_ghist_ptr_dup_0_value == 8'hAC & _s2_ghv_wdatas_T_57998
       & ~(_s2_ghv_wdatas_T_58099 & io_resp_s2_full_pred_0_hit) & _s2_ghv_wdatas_T_58106
       & io_resp_s2_full_pred_0_is_br_sharing & io_resp_s2_full_pred_0_hit),
    .s1_new_bit_0_sel
      (_ghv_wens_171_T & ~_ghv_wens_171_T_1 & ~_ghv_wens_171_T_2 & ~_ghv_wens_171_T_3),
    .s1_new_bit_0_src
      (s1_ghist_ptr_dup_0_value == 8'hAB & io_resp_s1_full_pred_0_slot_valids_0
       & (io_resp_s1_full_pred_0_slot_valids_0 & io_resp_s1_full_pred_0_br_taken_mask_0
          & io_resp_s1_full_pred_0_hit | _s1_ghv_wdatas_T_190528
          & io_resp_s1_full_pred_0_br_taken_mask_1 & io_resp_s1_full_pred_0_hit)
       & (_s1_ghv_wdatas_T_190518 & io_resp_s1_full_pred_0_hit | ~_s1_ghv_wdatas_T_190528)
       & io_resp_s1_full_pred_0_hit | s1_ghist_ptr_dup_0_value == 8'hAC
       & _s1_ghv_wdatas_T_190528 & ~(_s1_ghv_wdatas_T_190518 & io_resp_s1_full_pred_0_hit)
       & (io_resp_s1_full_pred_0_slot_valids_0 & io_resp_s1_full_pred_0_br_taken_mask_0
          & io_resp_s1_full_pred_0_hit | _s1_ghv_wdatas_T_190528
          & io_resp_s1_full_pred_0_br_taken_mask_1 & io_resp_s1_full_pred_0_hit)
       & ~(_s1_ghv_wdatas_T_190518 & io_resp_s1_full_pred_0_hit)
       & io_resp_s1_full_pred_0_hit),
    .s3_new_bit_0_sel       (_ghv_wens_171_T_2 & ~_ghv_wens_171_T_3),
    .s3_new_bit_0_src
      (s3_ghist_ptr_dup_0_value == 8'hAB & io_resp_s3_full_pred_0_slot_valids_0
       & _s3_ghv_wdatas_T_58099 & io_resp_s3_full_pred_0_hit
       | s3_ghist_ptr_dup_0_value == 8'hAC & _s3_ghv_wdatas_T_57998
       & ~(_s3_ghv_wdatas_T_58099 & io_resp_s3_full_pred_0_hit) & _s3_ghv_wdatas_T_58106
       & io_resp_s3_full_pred_0_is_br_sharing & io_resp_s3_full_pred_0_hit),
    .redirect_new_bit_0_src
      (do_redirect_dup_next_bits_r_cfiUpdate_histPtr_value == 8'hAB
       & shouldShiftVec_dup_0_0 & real_br_taken_mask_dup_0_0
       | do_redirect_dup_next_bits_r_cfiUpdate_histPtr_value == 8'hAC
       & shouldShiftVec_dup_0_1 & real_br_taken_mask_dup_0_1),
    .out_res                (_ghv_write_datas_171_ppm_out_res)
  );
  PriorityMuxModule_16 ghv_write_datas_172_ppm (
    .s2_new_bit_0_sel       (_ghv_wens_172_T_1 & ~_ghv_wens_172_T_2 & ~_ghv_wens_172_T_3),
    .s2_new_bit_0_src
      (s2_ghist_ptr_dup_0_value == 8'hAC & io_resp_s2_full_pred_0_slot_valids_0
       & _s2_ghv_wdatas_T_58099 & io_resp_s2_full_pred_0_hit
       | s2_ghist_ptr_dup_0_value == 8'hAD & _s2_ghv_wdatas_T_57998
       & ~(_s2_ghv_wdatas_T_58099 & io_resp_s2_full_pred_0_hit) & _s2_ghv_wdatas_T_58106
       & io_resp_s2_full_pred_0_is_br_sharing & io_resp_s2_full_pred_0_hit),
    .s1_new_bit_0_sel
      (_ghv_wens_172_T & ~_ghv_wens_172_T_1 & ~_ghv_wens_172_T_2 & ~_ghv_wens_172_T_3),
    .s1_new_bit_0_src
      (s1_ghist_ptr_dup_0_value == 8'hAC & io_resp_s1_full_pred_0_slot_valids_0
       & (io_resp_s1_full_pred_0_slot_valids_0 & io_resp_s1_full_pred_0_br_taken_mask_0
          & io_resp_s1_full_pred_0_hit | _s1_ghv_wdatas_T_190528
          & io_resp_s1_full_pred_0_br_taken_mask_1 & io_resp_s1_full_pred_0_hit)
       & (_s1_ghv_wdatas_T_190518 & io_resp_s1_full_pred_0_hit | ~_s1_ghv_wdatas_T_190528)
       & io_resp_s1_full_pred_0_hit | s1_ghist_ptr_dup_0_value == 8'hAD
       & _s1_ghv_wdatas_T_190528 & ~(_s1_ghv_wdatas_T_190518 & io_resp_s1_full_pred_0_hit)
       & (io_resp_s1_full_pred_0_slot_valids_0 & io_resp_s1_full_pred_0_br_taken_mask_0
          & io_resp_s1_full_pred_0_hit | _s1_ghv_wdatas_T_190528
          & io_resp_s1_full_pred_0_br_taken_mask_1 & io_resp_s1_full_pred_0_hit)
       & ~(_s1_ghv_wdatas_T_190518 & io_resp_s1_full_pred_0_hit)
       & io_resp_s1_full_pred_0_hit),
    .s3_new_bit_0_sel       (_ghv_wens_172_T_2 & ~_ghv_wens_172_T_3),
    .s3_new_bit_0_src
      (s3_ghist_ptr_dup_0_value == 8'hAC & io_resp_s3_full_pred_0_slot_valids_0
       & _s3_ghv_wdatas_T_58099 & io_resp_s3_full_pred_0_hit
       | s3_ghist_ptr_dup_0_value == 8'hAD & _s3_ghv_wdatas_T_57998
       & ~(_s3_ghv_wdatas_T_58099 & io_resp_s3_full_pred_0_hit) & _s3_ghv_wdatas_T_58106
       & io_resp_s3_full_pred_0_is_br_sharing & io_resp_s3_full_pred_0_hit),
    .redirect_new_bit_0_src
      (do_redirect_dup_next_bits_r_cfiUpdate_histPtr_value == 8'hAC
       & shouldShiftVec_dup_0_0 & real_br_taken_mask_dup_0_0
       | do_redirect_dup_next_bits_r_cfiUpdate_histPtr_value == 8'hAD
       & shouldShiftVec_dup_0_1 & real_br_taken_mask_dup_0_1),
    .out_res                (_ghv_write_datas_172_ppm_out_res)
  );
  PriorityMuxModule_16 ghv_write_datas_173_ppm (
    .s2_new_bit_0_sel       (_ghv_wens_173_T_1 & ~_ghv_wens_173_T_2 & ~_ghv_wens_173_T_3),
    .s2_new_bit_0_src
      (s2_ghist_ptr_dup_0_value == 8'hAD & io_resp_s2_full_pred_0_slot_valids_0
       & _s2_ghv_wdatas_T_58099 & io_resp_s2_full_pred_0_hit
       | s2_ghist_ptr_dup_0_value == 8'hAE & _s2_ghv_wdatas_T_57998
       & ~(_s2_ghv_wdatas_T_58099 & io_resp_s2_full_pred_0_hit) & _s2_ghv_wdatas_T_58106
       & io_resp_s2_full_pred_0_is_br_sharing & io_resp_s2_full_pred_0_hit),
    .s1_new_bit_0_sel
      (_ghv_wens_173_T & ~_ghv_wens_173_T_1 & ~_ghv_wens_173_T_2 & ~_ghv_wens_173_T_3),
    .s1_new_bit_0_src
      (s1_ghist_ptr_dup_0_value == 8'hAD & io_resp_s1_full_pred_0_slot_valids_0
       & (io_resp_s1_full_pred_0_slot_valids_0 & io_resp_s1_full_pred_0_br_taken_mask_0
          & io_resp_s1_full_pred_0_hit | _s1_ghv_wdatas_T_190528
          & io_resp_s1_full_pred_0_br_taken_mask_1 & io_resp_s1_full_pred_0_hit)
       & (_s1_ghv_wdatas_T_190518 & io_resp_s1_full_pred_0_hit | ~_s1_ghv_wdatas_T_190528)
       & io_resp_s1_full_pred_0_hit | s1_ghist_ptr_dup_0_value == 8'hAE
       & _s1_ghv_wdatas_T_190528 & ~(_s1_ghv_wdatas_T_190518 & io_resp_s1_full_pred_0_hit)
       & (io_resp_s1_full_pred_0_slot_valids_0 & io_resp_s1_full_pred_0_br_taken_mask_0
          & io_resp_s1_full_pred_0_hit | _s1_ghv_wdatas_T_190528
          & io_resp_s1_full_pred_0_br_taken_mask_1 & io_resp_s1_full_pred_0_hit)
       & ~(_s1_ghv_wdatas_T_190518 & io_resp_s1_full_pred_0_hit)
       & io_resp_s1_full_pred_0_hit),
    .s3_new_bit_0_sel       (_ghv_wens_173_T_2 & ~_ghv_wens_173_T_3),
    .s3_new_bit_0_src
      (s3_ghist_ptr_dup_0_value == 8'hAD & io_resp_s3_full_pred_0_slot_valids_0
       & _s3_ghv_wdatas_T_58099 & io_resp_s3_full_pred_0_hit
       | s3_ghist_ptr_dup_0_value == 8'hAE & _s3_ghv_wdatas_T_57998
       & ~(_s3_ghv_wdatas_T_58099 & io_resp_s3_full_pred_0_hit) & _s3_ghv_wdatas_T_58106
       & io_resp_s3_full_pred_0_is_br_sharing & io_resp_s3_full_pred_0_hit),
    .redirect_new_bit_0_src
      (do_redirect_dup_next_bits_r_cfiUpdate_histPtr_value == 8'hAD
       & shouldShiftVec_dup_0_0 & real_br_taken_mask_dup_0_0
       | do_redirect_dup_next_bits_r_cfiUpdate_histPtr_value == 8'hAE
       & shouldShiftVec_dup_0_1 & real_br_taken_mask_dup_0_1),
    .out_res                (_ghv_write_datas_173_ppm_out_res)
  );
  PriorityMuxModule_16 ghv_write_datas_174_ppm (
    .s2_new_bit_0_sel       (_ghv_wens_174_T_1 & ~_ghv_wens_174_T_2 & ~_ghv_wens_174_T_3),
    .s2_new_bit_0_src
      (s2_ghist_ptr_dup_0_value == 8'hAE & io_resp_s2_full_pred_0_slot_valids_0
       & _s2_ghv_wdatas_T_58099 & io_resp_s2_full_pred_0_hit
       | s2_ghist_ptr_dup_0_value == 8'hAF & _s2_ghv_wdatas_T_57998
       & ~(_s2_ghv_wdatas_T_58099 & io_resp_s2_full_pred_0_hit) & _s2_ghv_wdatas_T_58106
       & io_resp_s2_full_pred_0_is_br_sharing & io_resp_s2_full_pred_0_hit),
    .s1_new_bit_0_sel
      (_ghv_wens_174_T & ~_ghv_wens_174_T_1 & ~_ghv_wens_174_T_2 & ~_ghv_wens_174_T_3),
    .s1_new_bit_0_src
      (s1_ghist_ptr_dup_0_value == 8'hAE & io_resp_s1_full_pred_0_slot_valids_0
       & (io_resp_s1_full_pred_0_slot_valids_0 & io_resp_s1_full_pred_0_br_taken_mask_0
          & io_resp_s1_full_pred_0_hit | _s1_ghv_wdatas_T_190528
          & io_resp_s1_full_pred_0_br_taken_mask_1 & io_resp_s1_full_pred_0_hit)
       & (_s1_ghv_wdatas_T_190518 & io_resp_s1_full_pred_0_hit | ~_s1_ghv_wdatas_T_190528)
       & io_resp_s1_full_pred_0_hit | s1_ghist_ptr_dup_0_value == 8'hAF
       & _s1_ghv_wdatas_T_190528 & ~(_s1_ghv_wdatas_T_190518 & io_resp_s1_full_pred_0_hit)
       & (io_resp_s1_full_pred_0_slot_valids_0 & io_resp_s1_full_pred_0_br_taken_mask_0
          & io_resp_s1_full_pred_0_hit | _s1_ghv_wdatas_T_190528
          & io_resp_s1_full_pred_0_br_taken_mask_1 & io_resp_s1_full_pred_0_hit)
       & ~(_s1_ghv_wdatas_T_190518 & io_resp_s1_full_pred_0_hit)
       & io_resp_s1_full_pred_0_hit),
    .s3_new_bit_0_sel       (_ghv_wens_174_T_2 & ~_ghv_wens_174_T_3),
    .s3_new_bit_0_src
      (s3_ghist_ptr_dup_0_value == 8'hAE & io_resp_s3_full_pred_0_slot_valids_0
       & _s3_ghv_wdatas_T_58099 & io_resp_s3_full_pred_0_hit
       | s3_ghist_ptr_dup_0_value == 8'hAF & _s3_ghv_wdatas_T_57998
       & ~(_s3_ghv_wdatas_T_58099 & io_resp_s3_full_pred_0_hit) & _s3_ghv_wdatas_T_58106
       & io_resp_s3_full_pred_0_is_br_sharing & io_resp_s3_full_pred_0_hit),
    .redirect_new_bit_0_src
      (do_redirect_dup_next_bits_r_cfiUpdate_histPtr_value == 8'hAE
       & shouldShiftVec_dup_0_0 & real_br_taken_mask_dup_0_0
       | do_redirect_dup_next_bits_r_cfiUpdate_histPtr_value == 8'hAF
       & shouldShiftVec_dup_0_1 & real_br_taken_mask_dup_0_1),
    .out_res                (_ghv_write_datas_174_ppm_out_res)
  );
  PriorityMuxModule_16 ghv_write_datas_175_ppm (
    .s2_new_bit_0_sel       (_ghv_wens_175_T_1 & ~_ghv_wens_175_T_2 & ~_ghv_wens_175_T_3),
    .s2_new_bit_0_src
      (s2_ghist_ptr_dup_0_value == 8'hAF & io_resp_s2_full_pred_0_slot_valids_0
       & _s2_ghv_wdatas_T_58099 & io_resp_s2_full_pred_0_hit
       | s2_ghist_ptr_dup_0_value == 8'hB0 & _s2_ghv_wdatas_T_57998
       & ~(_s2_ghv_wdatas_T_58099 & io_resp_s2_full_pred_0_hit) & _s2_ghv_wdatas_T_58106
       & io_resp_s2_full_pred_0_is_br_sharing & io_resp_s2_full_pred_0_hit),
    .s1_new_bit_0_sel
      (_ghv_wens_175_T & ~_ghv_wens_175_T_1 & ~_ghv_wens_175_T_2 & ~_ghv_wens_175_T_3),
    .s1_new_bit_0_src
      (s1_ghist_ptr_dup_0_value == 8'hAF & io_resp_s1_full_pred_0_slot_valids_0
       & (io_resp_s1_full_pred_0_slot_valids_0 & io_resp_s1_full_pred_0_br_taken_mask_0
          & io_resp_s1_full_pred_0_hit | _s1_ghv_wdatas_T_190528
          & io_resp_s1_full_pred_0_br_taken_mask_1 & io_resp_s1_full_pred_0_hit)
       & (_s1_ghv_wdatas_T_190518 & io_resp_s1_full_pred_0_hit | ~_s1_ghv_wdatas_T_190528)
       & io_resp_s1_full_pred_0_hit | s1_ghist_ptr_dup_0_value == 8'hB0
       & _s1_ghv_wdatas_T_190528 & ~(_s1_ghv_wdatas_T_190518 & io_resp_s1_full_pred_0_hit)
       & (io_resp_s1_full_pred_0_slot_valids_0 & io_resp_s1_full_pred_0_br_taken_mask_0
          & io_resp_s1_full_pred_0_hit | _s1_ghv_wdatas_T_190528
          & io_resp_s1_full_pred_0_br_taken_mask_1 & io_resp_s1_full_pred_0_hit)
       & ~(_s1_ghv_wdatas_T_190518 & io_resp_s1_full_pred_0_hit)
       & io_resp_s1_full_pred_0_hit),
    .s3_new_bit_0_sel       (_ghv_wens_175_T_2 & ~_ghv_wens_175_T_3),
    .s3_new_bit_0_src
      (s3_ghist_ptr_dup_0_value == 8'hAF & io_resp_s3_full_pred_0_slot_valids_0
       & _s3_ghv_wdatas_T_58099 & io_resp_s3_full_pred_0_hit
       | s3_ghist_ptr_dup_0_value == 8'hB0 & _s3_ghv_wdatas_T_57998
       & ~(_s3_ghv_wdatas_T_58099 & io_resp_s3_full_pred_0_hit) & _s3_ghv_wdatas_T_58106
       & io_resp_s3_full_pred_0_is_br_sharing & io_resp_s3_full_pred_0_hit),
    .redirect_new_bit_0_src
      (do_redirect_dup_next_bits_r_cfiUpdate_histPtr_value == 8'hAF
       & shouldShiftVec_dup_0_0 & real_br_taken_mask_dup_0_0
       | do_redirect_dup_next_bits_r_cfiUpdate_histPtr_value == 8'hB0
       & shouldShiftVec_dup_0_1 & real_br_taken_mask_dup_0_1),
    .out_res                (_ghv_write_datas_175_ppm_out_res)
  );
  PriorityMuxModule_16 ghv_write_datas_176_ppm (
    .s2_new_bit_0_sel       (_ghv_wens_176_T_1 & ~_ghv_wens_176_T_2 & ~_ghv_wens_176_T_3),
    .s2_new_bit_0_src
      (s2_ghist_ptr_dup_0_value == 8'hB0 & io_resp_s2_full_pred_0_slot_valids_0
       & _s2_ghv_wdatas_T_58099 & io_resp_s2_full_pred_0_hit
       | s2_ghist_ptr_dup_0_value == 8'hB1 & _s2_ghv_wdatas_T_57998
       & ~(_s2_ghv_wdatas_T_58099 & io_resp_s2_full_pred_0_hit) & _s2_ghv_wdatas_T_58106
       & io_resp_s2_full_pred_0_is_br_sharing & io_resp_s2_full_pred_0_hit),
    .s1_new_bit_0_sel
      (_ghv_wens_176_T & ~_ghv_wens_176_T_1 & ~_ghv_wens_176_T_2 & ~_ghv_wens_176_T_3),
    .s1_new_bit_0_src
      (s1_ghist_ptr_dup_0_value == 8'hB0 & io_resp_s1_full_pred_0_slot_valids_0
       & (io_resp_s1_full_pred_0_slot_valids_0 & io_resp_s1_full_pred_0_br_taken_mask_0
          & io_resp_s1_full_pred_0_hit | _s1_ghv_wdatas_T_190528
          & io_resp_s1_full_pred_0_br_taken_mask_1 & io_resp_s1_full_pred_0_hit)
       & (_s1_ghv_wdatas_T_190518 & io_resp_s1_full_pred_0_hit | ~_s1_ghv_wdatas_T_190528)
       & io_resp_s1_full_pred_0_hit | s1_ghist_ptr_dup_0_value == 8'hB1
       & _s1_ghv_wdatas_T_190528 & ~(_s1_ghv_wdatas_T_190518 & io_resp_s1_full_pred_0_hit)
       & (io_resp_s1_full_pred_0_slot_valids_0 & io_resp_s1_full_pred_0_br_taken_mask_0
          & io_resp_s1_full_pred_0_hit | _s1_ghv_wdatas_T_190528
          & io_resp_s1_full_pred_0_br_taken_mask_1 & io_resp_s1_full_pred_0_hit)
       & ~(_s1_ghv_wdatas_T_190518 & io_resp_s1_full_pred_0_hit)
       & io_resp_s1_full_pred_0_hit),
    .s3_new_bit_0_sel       (_ghv_wens_176_T_2 & ~_ghv_wens_176_T_3),
    .s3_new_bit_0_src
      (s3_ghist_ptr_dup_0_value == 8'hB0 & io_resp_s3_full_pred_0_slot_valids_0
       & _s3_ghv_wdatas_T_58099 & io_resp_s3_full_pred_0_hit
       | s3_ghist_ptr_dup_0_value == 8'hB1 & _s3_ghv_wdatas_T_57998
       & ~(_s3_ghv_wdatas_T_58099 & io_resp_s3_full_pred_0_hit) & _s3_ghv_wdatas_T_58106
       & io_resp_s3_full_pred_0_is_br_sharing & io_resp_s3_full_pred_0_hit),
    .redirect_new_bit_0_src
      (do_redirect_dup_next_bits_r_cfiUpdate_histPtr_value == 8'hB0
       & shouldShiftVec_dup_0_0 & real_br_taken_mask_dup_0_0
       | do_redirect_dup_next_bits_r_cfiUpdate_histPtr_value == 8'hB1
       & shouldShiftVec_dup_0_1 & real_br_taken_mask_dup_0_1),
    .out_res                (_ghv_write_datas_176_ppm_out_res)
  );
  PriorityMuxModule_16 ghv_write_datas_177_ppm (
    .s2_new_bit_0_sel       (_ghv_wens_177_T_1 & ~_ghv_wens_177_T_2 & ~_ghv_wens_177_T_3),
    .s2_new_bit_0_src
      (s2_ghist_ptr_dup_0_value == 8'hB1 & io_resp_s2_full_pred_0_slot_valids_0
       & _s2_ghv_wdatas_T_58099 & io_resp_s2_full_pred_0_hit
       | s2_ghist_ptr_dup_0_value == 8'hB2 & _s2_ghv_wdatas_T_57998
       & ~(_s2_ghv_wdatas_T_58099 & io_resp_s2_full_pred_0_hit) & _s2_ghv_wdatas_T_58106
       & io_resp_s2_full_pred_0_is_br_sharing & io_resp_s2_full_pred_0_hit),
    .s1_new_bit_0_sel
      (_ghv_wens_177_T & ~_ghv_wens_177_T_1 & ~_ghv_wens_177_T_2 & ~_ghv_wens_177_T_3),
    .s1_new_bit_0_src
      (s1_ghist_ptr_dup_0_value == 8'hB1 & io_resp_s1_full_pred_0_slot_valids_0
       & (io_resp_s1_full_pred_0_slot_valids_0 & io_resp_s1_full_pred_0_br_taken_mask_0
          & io_resp_s1_full_pred_0_hit | _s1_ghv_wdatas_T_190528
          & io_resp_s1_full_pred_0_br_taken_mask_1 & io_resp_s1_full_pred_0_hit)
       & (_s1_ghv_wdatas_T_190518 & io_resp_s1_full_pred_0_hit | ~_s1_ghv_wdatas_T_190528)
       & io_resp_s1_full_pred_0_hit | s1_ghist_ptr_dup_0_value == 8'hB2
       & _s1_ghv_wdatas_T_190528 & ~(_s1_ghv_wdatas_T_190518 & io_resp_s1_full_pred_0_hit)
       & (io_resp_s1_full_pred_0_slot_valids_0 & io_resp_s1_full_pred_0_br_taken_mask_0
          & io_resp_s1_full_pred_0_hit | _s1_ghv_wdatas_T_190528
          & io_resp_s1_full_pred_0_br_taken_mask_1 & io_resp_s1_full_pred_0_hit)
       & ~(_s1_ghv_wdatas_T_190518 & io_resp_s1_full_pred_0_hit)
       & io_resp_s1_full_pred_0_hit),
    .s3_new_bit_0_sel       (_ghv_wens_177_T_2 & ~_ghv_wens_177_T_3),
    .s3_new_bit_0_src
      (s3_ghist_ptr_dup_0_value == 8'hB1 & io_resp_s3_full_pred_0_slot_valids_0
       & _s3_ghv_wdatas_T_58099 & io_resp_s3_full_pred_0_hit
       | s3_ghist_ptr_dup_0_value == 8'hB2 & _s3_ghv_wdatas_T_57998
       & ~(_s3_ghv_wdatas_T_58099 & io_resp_s3_full_pred_0_hit) & _s3_ghv_wdatas_T_58106
       & io_resp_s3_full_pred_0_is_br_sharing & io_resp_s3_full_pred_0_hit),
    .redirect_new_bit_0_src
      (do_redirect_dup_next_bits_r_cfiUpdate_histPtr_value == 8'hB1
       & shouldShiftVec_dup_0_0 & real_br_taken_mask_dup_0_0
       | do_redirect_dup_next_bits_r_cfiUpdate_histPtr_value == 8'hB2
       & shouldShiftVec_dup_0_1 & real_br_taken_mask_dup_0_1),
    .out_res                (_ghv_write_datas_177_ppm_out_res)
  );
  PriorityMuxModule_16 ghv_write_datas_178_ppm (
    .s2_new_bit_0_sel       (_ghv_wens_178_T_1 & ~_ghv_wens_178_T_2 & ~_ghv_wens_178_T_3),
    .s2_new_bit_0_src
      (s2_ghist_ptr_dup_0_value == 8'hB2 & io_resp_s2_full_pred_0_slot_valids_0
       & _s2_ghv_wdatas_T_58099 & io_resp_s2_full_pred_0_hit
       | s2_ghist_ptr_dup_0_value == 8'hB3 & _s2_ghv_wdatas_T_57998
       & ~(_s2_ghv_wdatas_T_58099 & io_resp_s2_full_pred_0_hit) & _s2_ghv_wdatas_T_58106
       & io_resp_s2_full_pred_0_is_br_sharing & io_resp_s2_full_pred_0_hit),
    .s1_new_bit_0_sel
      (_ghv_wens_178_T & ~_ghv_wens_178_T_1 & ~_ghv_wens_178_T_2 & ~_ghv_wens_178_T_3),
    .s1_new_bit_0_src
      (s1_ghist_ptr_dup_0_value == 8'hB2 & io_resp_s1_full_pred_0_slot_valids_0
       & (io_resp_s1_full_pred_0_slot_valids_0 & io_resp_s1_full_pred_0_br_taken_mask_0
          & io_resp_s1_full_pred_0_hit | _s1_ghv_wdatas_T_190528
          & io_resp_s1_full_pred_0_br_taken_mask_1 & io_resp_s1_full_pred_0_hit)
       & (_s1_ghv_wdatas_T_190518 & io_resp_s1_full_pred_0_hit | ~_s1_ghv_wdatas_T_190528)
       & io_resp_s1_full_pred_0_hit | s1_ghist_ptr_dup_0_value == 8'hB3
       & _s1_ghv_wdatas_T_190528 & ~(_s1_ghv_wdatas_T_190518 & io_resp_s1_full_pred_0_hit)
       & (io_resp_s1_full_pred_0_slot_valids_0 & io_resp_s1_full_pred_0_br_taken_mask_0
          & io_resp_s1_full_pred_0_hit | _s1_ghv_wdatas_T_190528
          & io_resp_s1_full_pred_0_br_taken_mask_1 & io_resp_s1_full_pred_0_hit)
       & ~(_s1_ghv_wdatas_T_190518 & io_resp_s1_full_pred_0_hit)
       & io_resp_s1_full_pred_0_hit),
    .s3_new_bit_0_sel       (_ghv_wens_178_T_2 & ~_ghv_wens_178_T_3),
    .s3_new_bit_0_src
      (s3_ghist_ptr_dup_0_value == 8'hB2 & io_resp_s3_full_pred_0_slot_valids_0
       & _s3_ghv_wdatas_T_58099 & io_resp_s3_full_pred_0_hit
       | s3_ghist_ptr_dup_0_value == 8'hB3 & _s3_ghv_wdatas_T_57998
       & ~(_s3_ghv_wdatas_T_58099 & io_resp_s3_full_pred_0_hit) & _s3_ghv_wdatas_T_58106
       & io_resp_s3_full_pred_0_is_br_sharing & io_resp_s3_full_pred_0_hit),
    .redirect_new_bit_0_src
      (do_redirect_dup_next_bits_r_cfiUpdate_histPtr_value == 8'hB2
       & shouldShiftVec_dup_0_0 & real_br_taken_mask_dup_0_0
       | do_redirect_dup_next_bits_r_cfiUpdate_histPtr_value == 8'hB3
       & shouldShiftVec_dup_0_1 & real_br_taken_mask_dup_0_1),
    .out_res                (_ghv_write_datas_178_ppm_out_res)
  );
  PriorityMuxModule_16 ghv_write_datas_179_ppm (
    .s2_new_bit_0_sel       (_ghv_wens_179_T_1 & ~_ghv_wens_179_T_2 & ~_ghv_wens_179_T_3),
    .s2_new_bit_0_src
      (s2_ghist_ptr_dup_0_value == 8'hB3 & io_resp_s2_full_pred_0_slot_valids_0
       & _s2_ghv_wdatas_T_58099 & io_resp_s2_full_pred_0_hit
       | s2_ghist_ptr_dup_0_value == 8'hB4 & _s2_ghv_wdatas_T_57998
       & ~(_s2_ghv_wdatas_T_58099 & io_resp_s2_full_pred_0_hit) & _s2_ghv_wdatas_T_58106
       & io_resp_s2_full_pred_0_is_br_sharing & io_resp_s2_full_pred_0_hit),
    .s1_new_bit_0_sel
      (_ghv_wens_179_T & ~_ghv_wens_179_T_1 & ~_ghv_wens_179_T_2 & ~_ghv_wens_179_T_3),
    .s1_new_bit_0_src
      (s1_ghist_ptr_dup_0_value == 8'hB3 & io_resp_s1_full_pred_0_slot_valids_0
       & (io_resp_s1_full_pred_0_slot_valids_0 & io_resp_s1_full_pred_0_br_taken_mask_0
          & io_resp_s1_full_pred_0_hit | _s1_ghv_wdatas_T_190528
          & io_resp_s1_full_pred_0_br_taken_mask_1 & io_resp_s1_full_pred_0_hit)
       & (_s1_ghv_wdatas_T_190518 & io_resp_s1_full_pred_0_hit | ~_s1_ghv_wdatas_T_190528)
       & io_resp_s1_full_pred_0_hit | s1_ghist_ptr_dup_0_value == 8'hB4
       & _s1_ghv_wdatas_T_190528 & ~(_s1_ghv_wdatas_T_190518 & io_resp_s1_full_pred_0_hit)
       & (io_resp_s1_full_pred_0_slot_valids_0 & io_resp_s1_full_pred_0_br_taken_mask_0
          & io_resp_s1_full_pred_0_hit | _s1_ghv_wdatas_T_190528
          & io_resp_s1_full_pred_0_br_taken_mask_1 & io_resp_s1_full_pred_0_hit)
       & ~(_s1_ghv_wdatas_T_190518 & io_resp_s1_full_pred_0_hit)
       & io_resp_s1_full_pred_0_hit),
    .s3_new_bit_0_sel       (_ghv_wens_179_T_2 & ~_ghv_wens_179_T_3),
    .s3_new_bit_0_src
      (s3_ghist_ptr_dup_0_value == 8'hB3 & io_resp_s3_full_pred_0_slot_valids_0
       & _s3_ghv_wdatas_T_58099 & io_resp_s3_full_pred_0_hit
       | s3_ghist_ptr_dup_0_value == 8'hB4 & _s3_ghv_wdatas_T_57998
       & ~(_s3_ghv_wdatas_T_58099 & io_resp_s3_full_pred_0_hit) & _s3_ghv_wdatas_T_58106
       & io_resp_s3_full_pred_0_is_br_sharing & io_resp_s3_full_pred_0_hit),
    .redirect_new_bit_0_src
      (do_redirect_dup_next_bits_r_cfiUpdate_histPtr_value == 8'hB3
       & shouldShiftVec_dup_0_0 & real_br_taken_mask_dup_0_0
       | do_redirect_dup_next_bits_r_cfiUpdate_histPtr_value == 8'hB4
       & shouldShiftVec_dup_0_1 & real_br_taken_mask_dup_0_1),
    .out_res                (_ghv_write_datas_179_ppm_out_res)
  );
  PriorityMuxModule_16 ghv_write_datas_180_ppm (
    .s2_new_bit_0_sel       (_ghv_wens_180_T_1 & ~_ghv_wens_180_T_2 & ~_ghv_wens_180_T_3),
    .s2_new_bit_0_src
      (s2_ghist_ptr_dup_0_value == 8'hB4 & io_resp_s2_full_pred_0_slot_valids_0
       & _s2_ghv_wdatas_T_58099 & io_resp_s2_full_pred_0_hit
       | s2_ghist_ptr_dup_0_value == 8'hB5 & _s2_ghv_wdatas_T_57998
       & ~(_s2_ghv_wdatas_T_58099 & io_resp_s2_full_pred_0_hit) & _s2_ghv_wdatas_T_58106
       & io_resp_s2_full_pred_0_is_br_sharing & io_resp_s2_full_pred_0_hit),
    .s1_new_bit_0_sel
      (_ghv_wens_180_T & ~_ghv_wens_180_T_1 & ~_ghv_wens_180_T_2 & ~_ghv_wens_180_T_3),
    .s1_new_bit_0_src
      (s1_ghist_ptr_dup_0_value == 8'hB4 & io_resp_s1_full_pred_0_slot_valids_0
       & (io_resp_s1_full_pred_0_slot_valids_0 & io_resp_s1_full_pred_0_br_taken_mask_0
          & io_resp_s1_full_pred_0_hit | _s1_ghv_wdatas_T_190528
          & io_resp_s1_full_pred_0_br_taken_mask_1 & io_resp_s1_full_pred_0_hit)
       & (_s1_ghv_wdatas_T_190518 & io_resp_s1_full_pred_0_hit | ~_s1_ghv_wdatas_T_190528)
       & io_resp_s1_full_pred_0_hit | s1_ghist_ptr_dup_0_value == 8'hB5
       & _s1_ghv_wdatas_T_190528 & ~(_s1_ghv_wdatas_T_190518 & io_resp_s1_full_pred_0_hit)
       & (io_resp_s1_full_pred_0_slot_valids_0 & io_resp_s1_full_pred_0_br_taken_mask_0
          & io_resp_s1_full_pred_0_hit | _s1_ghv_wdatas_T_190528
          & io_resp_s1_full_pred_0_br_taken_mask_1 & io_resp_s1_full_pred_0_hit)
       & ~(_s1_ghv_wdatas_T_190518 & io_resp_s1_full_pred_0_hit)
       & io_resp_s1_full_pred_0_hit),
    .s3_new_bit_0_sel       (_ghv_wens_180_T_2 & ~_ghv_wens_180_T_3),
    .s3_new_bit_0_src
      (s3_ghist_ptr_dup_0_value == 8'hB4 & io_resp_s3_full_pred_0_slot_valids_0
       & _s3_ghv_wdatas_T_58099 & io_resp_s3_full_pred_0_hit
       | s3_ghist_ptr_dup_0_value == 8'hB5 & _s3_ghv_wdatas_T_57998
       & ~(_s3_ghv_wdatas_T_58099 & io_resp_s3_full_pred_0_hit) & _s3_ghv_wdatas_T_58106
       & io_resp_s3_full_pred_0_is_br_sharing & io_resp_s3_full_pred_0_hit),
    .redirect_new_bit_0_src
      (do_redirect_dup_next_bits_r_cfiUpdate_histPtr_value == 8'hB4
       & shouldShiftVec_dup_0_0 & real_br_taken_mask_dup_0_0
       | do_redirect_dup_next_bits_r_cfiUpdate_histPtr_value == 8'hB5
       & shouldShiftVec_dup_0_1 & real_br_taken_mask_dup_0_1),
    .out_res                (_ghv_write_datas_180_ppm_out_res)
  );
  PriorityMuxModule_16 ghv_write_datas_181_ppm (
    .s2_new_bit_0_sel       (_ghv_wens_181_T_1 & ~_ghv_wens_181_T_2 & ~_ghv_wens_181_T_3),
    .s2_new_bit_0_src
      (s2_ghist_ptr_dup_0_value == 8'hB5 & io_resp_s2_full_pred_0_slot_valids_0
       & _s2_ghv_wdatas_T_58099 & io_resp_s2_full_pred_0_hit
       | s2_ghist_ptr_dup_0_value == 8'hB6 & _s2_ghv_wdatas_T_57998
       & ~(_s2_ghv_wdatas_T_58099 & io_resp_s2_full_pred_0_hit) & _s2_ghv_wdatas_T_58106
       & io_resp_s2_full_pred_0_is_br_sharing & io_resp_s2_full_pred_0_hit),
    .s1_new_bit_0_sel
      (_ghv_wens_181_T & ~_ghv_wens_181_T_1 & ~_ghv_wens_181_T_2 & ~_ghv_wens_181_T_3),
    .s1_new_bit_0_src
      (s1_ghist_ptr_dup_0_value == 8'hB5 & io_resp_s1_full_pred_0_slot_valids_0
       & (io_resp_s1_full_pred_0_slot_valids_0 & io_resp_s1_full_pred_0_br_taken_mask_0
          & io_resp_s1_full_pred_0_hit | _s1_ghv_wdatas_T_190528
          & io_resp_s1_full_pred_0_br_taken_mask_1 & io_resp_s1_full_pred_0_hit)
       & (_s1_ghv_wdatas_T_190518 & io_resp_s1_full_pred_0_hit | ~_s1_ghv_wdatas_T_190528)
       & io_resp_s1_full_pred_0_hit | s1_ghist_ptr_dup_0_value == 8'hB6
       & _s1_ghv_wdatas_T_190528 & ~(_s1_ghv_wdatas_T_190518 & io_resp_s1_full_pred_0_hit)
       & (io_resp_s1_full_pred_0_slot_valids_0 & io_resp_s1_full_pred_0_br_taken_mask_0
          & io_resp_s1_full_pred_0_hit | _s1_ghv_wdatas_T_190528
          & io_resp_s1_full_pred_0_br_taken_mask_1 & io_resp_s1_full_pred_0_hit)
       & ~(_s1_ghv_wdatas_T_190518 & io_resp_s1_full_pred_0_hit)
       & io_resp_s1_full_pred_0_hit),
    .s3_new_bit_0_sel       (_ghv_wens_181_T_2 & ~_ghv_wens_181_T_3),
    .s3_new_bit_0_src
      (s3_ghist_ptr_dup_0_value == 8'hB5 & io_resp_s3_full_pred_0_slot_valids_0
       & _s3_ghv_wdatas_T_58099 & io_resp_s3_full_pred_0_hit
       | s3_ghist_ptr_dup_0_value == 8'hB6 & _s3_ghv_wdatas_T_57998
       & ~(_s3_ghv_wdatas_T_58099 & io_resp_s3_full_pred_0_hit) & _s3_ghv_wdatas_T_58106
       & io_resp_s3_full_pred_0_is_br_sharing & io_resp_s3_full_pred_0_hit),
    .redirect_new_bit_0_src
      (do_redirect_dup_next_bits_r_cfiUpdate_histPtr_value == 8'hB5
       & shouldShiftVec_dup_0_0 & real_br_taken_mask_dup_0_0
       | do_redirect_dup_next_bits_r_cfiUpdate_histPtr_value == 8'hB6
       & shouldShiftVec_dup_0_1 & real_br_taken_mask_dup_0_1),
    .out_res                (_ghv_write_datas_181_ppm_out_res)
  );
  PriorityMuxModule_16 ghv_write_datas_182_ppm (
    .s2_new_bit_0_sel       (_ghv_wens_182_T_1 & ~_ghv_wens_182_T_2 & ~_ghv_wens_182_T_3),
    .s2_new_bit_0_src
      (s2_ghist_ptr_dup_0_value == 8'hB6 & io_resp_s2_full_pred_0_slot_valids_0
       & _s2_ghv_wdatas_T_58099 & io_resp_s2_full_pred_0_hit
       | s2_ghist_ptr_dup_0_value == 8'hB7 & _s2_ghv_wdatas_T_57998
       & ~(_s2_ghv_wdatas_T_58099 & io_resp_s2_full_pred_0_hit) & _s2_ghv_wdatas_T_58106
       & io_resp_s2_full_pred_0_is_br_sharing & io_resp_s2_full_pred_0_hit),
    .s1_new_bit_0_sel
      (_ghv_wens_182_T & ~_ghv_wens_182_T_1 & ~_ghv_wens_182_T_2 & ~_ghv_wens_182_T_3),
    .s1_new_bit_0_src
      (s1_ghist_ptr_dup_0_value == 8'hB6 & io_resp_s1_full_pred_0_slot_valids_0
       & (io_resp_s1_full_pred_0_slot_valids_0 & io_resp_s1_full_pred_0_br_taken_mask_0
          & io_resp_s1_full_pred_0_hit | _s1_ghv_wdatas_T_190528
          & io_resp_s1_full_pred_0_br_taken_mask_1 & io_resp_s1_full_pred_0_hit)
       & (_s1_ghv_wdatas_T_190518 & io_resp_s1_full_pred_0_hit | ~_s1_ghv_wdatas_T_190528)
       & io_resp_s1_full_pred_0_hit | s1_ghist_ptr_dup_0_value == 8'hB7
       & _s1_ghv_wdatas_T_190528 & ~(_s1_ghv_wdatas_T_190518 & io_resp_s1_full_pred_0_hit)
       & (io_resp_s1_full_pred_0_slot_valids_0 & io_resp_s1_full_pred_0_br_taken_mask_0
          & io_resp_s1_full_pred_0_hit | _s1_ghv_wdatas_T_190528
          & io_resp_s1_full_pred_0_br_taken_mask_1 & io_resp_s1_full_pred_0_hit)
       & ~(_s1_ghv_wdatas_T_190518 & io_resp_s1_full_pred_0_hit)
       & io_resp_s1_full_pred_0_hit),
    .s3_new_bit_0_sel       (_ghv_wens_182_T_2 & ~_ghv_wens_182_T_3),
    .s3_new_bit_0_src
      (s3_ghist_ptr_dup_0_value == 8'hB6 & io_resp_s3_full_pred_0_slot_valids_0
       & _s3_ghv_wdatas_T_58099 & io_resp_s3_full_pred_0_hit
       | s3_ghist_ptr_dup_0_value == 8'hB7 & _s3_ghv_wdatas_T_57998
       & ~(_s3_ghv_wdatas_T_58099 & io_resp_s3_full_pred_0_hit) & _s3_ghv_wdatas_T_58106
       & io_resp_s3_full_pred_0_is_br_sharing & io_resp_s3_full_pred_0_hit),
    .redirect_new_bit_0_src
      (do_redirect_dup_next_bits_r_cfiUpdate_histPtr_value == 8'hB6
       & shouldShiftVec_dup_0_0 & real_br_taken_mask_dup_0_0
       | do_redirect_dup_next_bits_r_cfiUpdate_histPtr_value == 8'hB7
       & shouldShiftVec_dup_0_1 & real_br_taken_mask_dup_0_1),
    .out_res                (_ghv_write_datas_182_ppm_out_res)
  );
  PriorityMuxModule_16 ghv_write_datas_183_ppm (
    .s2_new_bit_0_sel       (_ghv_wens_183_T_1 & ~_ghv_wens_183_T_2 & ~_ghv_wens_183_T_3),
    .s2_new_bit_0_src
      (s2_ghist_ptr_dup_0_value == 8'hB7 & io_resp_s2_full_pred_0_slot_valids_0
       & _s2_ghv_wdatas_T_58099 & io_resp_s2_full_pred_0_hit
       | s2_ghist_ptr_dup_0_value == 8'hB8 & _s2_ghv_wdatas_T_57998
       & ~(_s2_ghv_wdatas_T_58099 & io_resp_s2_full_pred_0_hit) & _s2_ghv_wdatas_T_58106
       & io_resp_s2_full_pred_0_is_br_sharing & io_resp_s2_full_pred_0_hit),
    .s1_new_bit_0_sel
      (_ghv_wens_183_T & ~_ghv_wens_183_T_1 & ~_ghv_wens_183_T_2 & ~_ghv_wens_183_T_3),
    .s1_new_bit_0_src
      (s1_ghist_ptr_dup_0_value == 8'hB7 & io_resp_s1_full_pred_0_slot_valids_0
       & (io_resp_s1_full_pred_0_slot_valids_0 & io_resp_s1_full_pred_0_br_taken_mask_0
          & io_resp_s1_full_pred_0_hit | _s1_ghv_wdatas_T_190528
          & io_resp_s1_full_pred_0_br_taken_mask_1 & io_resp_s1_full_pred_0_hit)
       & (_s1_ghv_wdatas_T_190518 & io_resp_s1_full_pred_0_hit | ~_s1_ghv_wdatas_T_190528)
       & io_resp_s1_full_pred_0_hit | s1_ghist_ptr_dup_0_value == 8'hB8
       & _s1_ghv_wdatas_T_190528 & ~(_s1_ghv_wdatas_T_190518 & io_resp_s1_full_pred_0_hit)
       & (io_resp_s1_full_pred_0_slot_valids_0 & io_resp_s1_full_pred_0_br_taken_mask_0
          & io_resp_s1_full_pred_0_hit | _s1_ghv_wdatas_T_190528
          & io_resp_s1_full_pred_0_br_taken_mask_1 & io_resp_s1_full_pred_0_hit)
       & ~(_s1_ghv_wdatas_T_190518 & io_resp_s1_full_pred_0_hit)
       & io_resp_s1_full_pred_0_hit),
    .s3_new_bit_0_sel       (_ghv_wens_183_T_2 & ~_ghv_wens_183_T_3),
    .s3_new_bit_0_src
      (s3_ghist_ptr_dup_0_value == 8'hB7 & io_resp_s3_full_pred_0_slot_valids_0
       & _s3_ghv_wdatas_T_58099 & io_resp_s3_full_pred_0_hit
       | s3_ghist_ptr_dup_0_value == 8'hB8 & _s3_ghv_wdatas_T_57998
       & ~(_s3_ghv_wdatas_T_58099 & io_resp_s3_full_pred_0_hit) & _s3_ghv_wdatas_T_58106
       & io_resp_s3_full_pred_0_is_br_sharing & io_resp_s3_full_pred_0_hit),
    .redirect_new_bit_0_src
      (do_redirect_dup_next_bits_r_cfiUpdate_histPtr_value == 8'hB7
       & shouldShiftVec_dup_0_0 & real_br_taken_mask_dup_0_0
       | do_redirect_dup_next_bits_r_cfiUpdate_histPtr_value == 8'hB8
       & shouldShiftVec_dup_0_1 & real_br_taken_mask_dup_0_1),
    .out_res                (_ghv_write_datas_183_ppm_out_res)
  );
  PriorityMuxModule_16 ghv_write_datas_184_ppm (
    .s2_new_bit_0_sel       (_ghv_wens_184_T_1 & ~_ghv_wens_184_T_2 & ~_ghv_wens_184_T_3),
    .s2_new_bit_0_src
      (s2_ghist_ptr_dup_0_value == 8'hB8 & io_resp_s2_full_pred_0_slot_valids_0
       & _s2_ghv_wdatas_T_58099 & io_resp_s2_full_pred_0_hit
       | s2_ghist_ptr_dup_0_value == 8'hB9 & _s2_ghv_wdatas_T_57998
       & ~(_s2_ghv_wdatas_T_58099 & io_resp_s2_full_pred_0_hit) & _s2_ghv_wdatas_T_58106
       & io_resp_s2_full_pred_0_is_br_sharing & io_resp_s2_full_pred_0_hit),
    .s1_new_bit_0_sel
      (_ghv_wens_184_T & ~_ghv_wens_184_T_1 & ~_ghv_wens_184_T_2 & ~_ghv_wens_184_T_3),
    .s1_new_bit_0_src
      (s1_ghist_ptr_dup_0_value == 8'hB8 & io_resp_s1_full_pred_0_slot_valids_0
       & (io_resp_s1_full_pred_0_slot_valids_0 & io_resp_s1_full_pred_0_br_taken_mask_0
          & io_resp_s1_full_pred_0_hit | _s1_ghv_wdatas_T_190528
          & io_resp_s1_full_pred_0_br_taken_mask_1 & io_resp_s1_full_pred_0_hit)
       & (_s1_ghv_wdatas_T_190518 & io_resp_s1_full_pred_0_hit | ~_s1_ghv_wdatas_T_190528)
       & io_resp_s1_full_pred_0_hit | s1_ghist_ptr_dup_0_value == 8'hB9
       & _s1_ghv_wdatas_T_190528 & ~(_s1_ghv_wdatas_T_190518 & io_resp_s1_full_pred_0_hit)
       & (io_resp_s1_full_pred_0_slot_valids_0 & io_resp_s1_full_pred_0_br_taken_mask_0
          & io_resp_s1_full_pred_0_hit | _s1_ghv_wdatas_T_190528
          & io_resp_s1_full_pred_0_br_taken_mask_1 & io_resp_s1_full_pred_0_hit)
       & ~(_s1_ghv_wdatas_T_190518 & io_resp_s1_full_pred_0_hit)
       & io_resp_s1_full_pred_0_hit),
    .s3_new_bit_0_sel       (_ghv_wens_184_T_2 & ~_ghv_wens_184_T_3),
    .s3_new_bit_0_src
      (s3_ghist_ptr_dup_0_value == 8'hB8 & io_resp_s3_full_pred_0_slot_valids_0
       & _s3_ghv_wdatas_T_58099 & io_resp_s3_full_pred_0_hit
       | s3_ghist_ptr_dup_0_value == 8'hB9 & _s3_ghv_wdatas_T_57998
       & ~(_s3_ghv_wdatas_T_58099 & io_resp_s3_full_pred_0_hit) & _s3_ghv_wdatas_T_58106
       & io_resp_s3_full_pred_0_is_br_sharing & io_resp_s3_full_pred_0_hit),
    .redirect_new_bit_0_src
      (do_redirect_dup_next_bits_r_cfiUpdate_histPtr_value == 8'hB8
       & shouldShiftVec_dup_0_0 & real_br_taken_mask_dup_0_0
       | do_redirect_dup_next_bits_r_cfiUpdate_histPtr_value == 8'hB9
       & shouldShiftVec_dup_0_1 & real_br_taken_mask_dup_0_1),
    .out_res                (_ghv_write_datas_184_ppm_out_res)
  );
  PriorityMuxModule_16 ghv_write_datas_185_ppm (
    .s2_new_bit_0_sel       (_ghv_wens_185_T_1 & ~_ghv_wens_185_T_2 & ~_ghv_wens_185_T_3),
    .s2_new_bit_0_src
      (s2_ghist_ptr_dup_0_value == 8'hB9 & io_resp_s2_full_pred_0_slot_valids_0
       & _s2_ghv_wdatas_T_58099 & io_resp_s2_full_pred_0_hit
       | s2_ghist_ptr_dup_0_value == 8'hBA & _s2_ghv_wdatas_T_57998
       & ~(_s2_ghv_wdatas_T_58099 & io_resp_s2_full_pred_0_hit) & _s2_ghv_wdatas_T_58106
       & io_resp_s2_full_pred_0_is_br_sharing & io_resp_s2_full_pred_0_hit),
    .s1_new_bit_0_sel
      (_ghv_wens_185_T & ~_ghv_wens_185_T_1 & ~_ghv_wens_185_T_2 & ~_ghv_wens_185_T_3),
    .s1_new_bit_0_src
      (s1_ghist_ptr_dup_0_value == 8'hB9 & io_resp_s1_full_pred_0_slot_valids_0
       & (io_resp_s1_full_pred_0_slot_valids_0 & io_resp_s1_full_pred_0_br_taken_mask_0
          & io_resp_s1_full_pred_0_hit | _s1_ghv_wdatas_T_190528
          & io_resp_s1_full_pred_0_br_taken_mask_1 & io_resp_s1_full_pred_0_hit)
       & (_s1_ghv_wdatas_T_190518 & io_resp_s1_full_pred_0_hit | ~_s1_ghv_wdatas_T_190528)
       & io_resp_s1_full_pred_0_hit | s1_ghist_ptr_dup_0_value == 8'hBA
       & _s1_ghv_wdatas_T_190528 & ~(_s1_ghv_wdatas_T_190518 & io_resp_s1_full_pred_0_hit)
       & (io_resp_s1_full_pred_0_slot_valids_0 & io_resp_s1_full_pred_0_br_taken_mask_0
          & io_resp_s1_full_pred_0_hit | _s1_ghv_wdatas_T_190528
          & io_resp_s1_full_pred_0_br_taken_mask_1 & io_resp_s1_full_pred_0_hit)
       & ~(_s1_ghv_wdatas_T_190518 & io_resp_s1_full_pred_0_hit)
       & io_resp_s1_full_pred_0_hit),
    .s3_new_bit_0_sel       (_ghv_wens_185_T_2 & ~_ghv_wens_185_T_3),
    .s3_new_bit_0_src
      (s3_ghist_ptr_dup_0_value == 8'hB9 & io_resp_s3_full_pred_0_slot_valids_0
       & _s3_ghv_wdatas_T_58099 & io_resp_s3_full_pred_0_hit
       | s3_ghist_ptr_dup_0_value == 8'hBA & _s3_ghv_wdatas_T_57998
       & ~(_s3_ghv_wdatas_T_58099 & io_resp_s3_full_pred_0_hit) & _s3_ghv_wdatas_T_58106
       & io_resp_s3_full_pred_0_is_br_sharing & io_resp_s3_full_pred_0_hit),
    .redirect_new_bit_0_src
      (do_redirect_dup_next_bits_r_cfiUpdate_histPtr_value == 8'hB9
       & shouldShiftVec_dup_0_0 & real_br_taken_mask_dup_0_0
       | do_redirect_dup_next_bits_r_cfiUpdate_histPtr_value == 8'hBA
       & shouldShiftVec_dup_0_1 & real_br_taken_mask_dup_0_1),
    .out_res                (_ghv_write_datas_185_ppm_out_res)
  );
  PriorityMuxModule_16 ghv_write_datas_186_ppm (
    .s2_new_bit_0_sel       (_ghv_wens_186_T_1 & ~_ghv_wens_186_T_2 & ~_ghv_wens_186_T_3),
    .s2_new_bit_0_src
      (s2_ghist_ptr_dup_0_value == 8'hBA & io_resp_s2_full_pred_0_slot_valids_0
       & _s2_ghv_wdatas_T_58099 & io_resp_s2_full_pred_0_hit
       | s2_ghist_ptr_dup_0_value == 8'hBB & _s2_ghv_wdatas_T_57998
       & ~(_s2_ghv_wdatas_T_58099 & io_resp_s2_full_pred_0_hit) & _s2_ghv_wdatas_T_58106
       & io_resp_s2_full_pred_0_is_br_sharing & io_resp_s2_full_pred_0_hit),
    .s1_new_bit_0_sel
      (_ghv_wens_186_T & ~_ghv_wens_186_T_1 & ~_ghv_wens_186_T_2 & ~_ghv_wens_186_T_3),
    .s1_new_bit_0_src
      (s1_ghist_ptr_dup_0_value == 8'hBA & io_resp_s1_full_pred_0_slot_valids_0
       & (io_resp_s1_full_pred_0_slot_valids_0 & io_resp_s1_full_pred_0_br_taken_mask_0
          & io_resp_s1_full_pred_0_hit | _s1_ghv_wdatas_T_190528
          & io_resp_s1_full_pred_0_br_taken_mask_1 & io_resp_s1_full_pred_0_hit)
       & (_s1_ghv_wdatas_T_190518 & io_resp_s1_full_pred_0_hit | ~_s1_ghv_wdatas_T_190528)
       & io_resp_s1_full_pred_0_hit | s1_ghist_ptr_dup_0_value == 8'hBB
       & _s1_ghv_wdatas_T_190528 & ~(_s1_ghv_wdatas_T_190518 & io_resp_s1_full_pred_0_hit)
       & (io_resp_s1_full_pred_0_slot_valids_0 & io_resp_s1_full_pred_0_br_taken_mask_0
          & io_resp_s1_full_pred_0_hit | _s1_ghv_wdatas_T_190528
          & io_resp_s1_full_pred_0_br_taken_mask_1 & io_resp_s1_full_pred_0_hit)
       & ~(_s1_ghv_wdatas_T_190518 & io_resp_s1_full_pred_0_hit)
       & io_resp_s1_full_pred_0_hit),
    .s3_new_bit_0_sel       (_ghv_wens_186_T_2 & ~_ghv_wens_186_T_3),
    .s3_new_bit_0_src
      (s3_ghist_ptr_dup_0_value == 8'hBA & io_resp_s3_full_pred_0_slot_valids_0
       & _s3_ghv_wdatas_T_58099 & io_resp_s3_full_pred_0_hit
       | s3_ghist_ptr_dup_0_value == 8'hBB & _s3_ghv_wdatas_T_57998
       & ~(_s3_ghv_wdatas_T_58099 & io_resp_s3_full_pred_0_hit) & _s3_ghv_wdatas_T_58106
       & io_resp_s3_full_pred_0_is_br_sharing & io_resp_s3_full_pred_0_hit),
    .redirect_new_bit_0_src
      (do_redirect_dup_next_bits_r_cfiUpdate_histPtr_value == 8'hBA
       & shouldShiftVec_dup_0_0 & real_br_taken_mask_dup_0_0
       | do_redirect_dup_next_bits_r_cfiUpdate_histPtr_value == 8'hBB
       & shouldShiftVec_dup_0_1 & real_br_taken_mask_dup_0_1),
    .out_res                (_ghv_write_datas_186_ppm_out_res)
  );
  PriorityMuxModule_16 ghv_write_datas_187_ppm (
    .s2_new_bit_0_sel       (_ghv_wens_187_T_1 & ~_ghv_wens_187_T_2 & ~_ghv_wens_187_T_3),
    .s2_new_bit_0_src
      (s2_ghist_ptr_dup_0_value == 8'hBB & io_resp_s2_full_pred_0_slot_valids_0
       & _s2_ghv_wdatas_T_58099 & io_resp_s2_full_pred_0_hit
       | s2_ghist_ptr_dup_0_value == 8'hBC & _s2_ghv_wdatas_T_57998
       & ~(_s2_ghv_wdatas_T_58099 & io_resp_s2_full_pred_0_hit) & _s2_ghv_wdatas_T_58106
       & io_resp_s2_full_pred_0_is_br_sharing & io_resp_s2_full_pred_0_hit),
    .s1_new_bit_0_sel
      (_ghv_wens_187_T & ~_ghv_wens_187_T_1 & ~_ghv_wens_187_T_2 & ~_ghv_wens_187_T_3),
    .s1_new_bit_0_src
      (s1_ghist_ptr_dup_0_value == 8'hBB & io_resp_s1_full_pred_0_slot_valids_0
       & (io_resp_s1_full_pred_0_slot_valids_0 & io_resp_s1_full_pred_0_br_taken_mask_0
          & io_resp_s1_full_pred_0_hit | _s1_ghv_wdatas_T_190528
          & io_resp_s1_full_pred_0_br_taken_mask_1 & io_resp_s1_full_pred_0_hit)
       & (_s1_ghv_wdatas_T_190518 & io_resp_s1_full_pred_0_hit | ~_s1_ghv_wdatas_T_190528)
       & io_resp_s1_full_pred_0_hit | s1_ghist_ptr_dup_0_value == 8'hBC
       & _s1_ghv_wdatas_T_190528 & ~(_s1_ghv_wdatas_T_190518 & io_resp_s1_full_pred_0_hit)
       & (io_resp_s1_full_pred_0_slot_valids_0 & io_resp_s1_full_pred_0_br_taken_mask_0
          & io_resp_s1_full_pred_0_hit | _s1_ghv_wdatas_T_190528
          & io_resp_s1_full_pred_0_br_taken_mask_1 & io_resp_s1_full_pred_0_hit)
       & ~(_s1_ghv_wdatas_T_190518 & io_resp_s1_full_pred_0_hit)
       & io_resp_s1_full_pred_0_hit),
    .s3_new_bit_0_sel       (_ghv_wens_187_T_2 & ~_ghv_wens_187_T_3),
    .s3_new_bit_0_src
      (s3_ghist_ptr_dup_0_value == 8'hBB & io_resp_s3_full_pred_0_slot_valids_0
       & _s3_ghv_wdatas_T_58099 & io_resp_s3_full_pred_0_hit
       | s3_ghist_ptr_dup_0_value == 8'hBC & _s3_ghv_wdatas_T_57998
       & ~(_s3_ghv_wdatas_T_58099 & io_resp_s3_full_pred_0_hit) & _s3_ghv_wdatas_T_58106
       & io_resp_s3_full_pred_0_is_br_sharing & io_resp_s3_full_pred_0_hit),
    .redirect_new_bit_0_src
      (do_redirect_dup_next_bits_r_cfiUpdate_histPtr_value == 8'hBB
       & shouldShiftVec_dup_0_0 & real_br_taken_mask_dup_0_0
       | do_redirect_dup_next_bits_r_cfiUpdate_histPtr_value == 8'hBC
       & shouldShiftVec_dup_0_1 & real_br_taken_mask_dup_0_1),
    .out_res                (_ghv_write_datas_187_ppm_out_res)
  );
  PriorityMuxModule_16 ghv_write_datas_188_ppm (
    .s2_new_bit_0_sel       (_ghv_wens_188_T_1 & ~_ghv_wens_188_T_2 & ~_ghv_wens_188_T_3),
    .s2_new_bit_0_src
      (s2_ghist_ptr_dup_0_value == 8'hBC & io_resp_s2_full_pred_0_slot_valids_0
       & _s2_ghv_wdatas_T_58099 & io_resp_s2_full_pred_0_hit
       | s2_ghist_ptr_dup_0_value == 8'hBD & _s2_ghv_wdatas_T_57998
       & ~(_s2_ghv_wdatas_T_58099 & io_resp_s2_full_pred_0_hit) & _s2_ghv_wdatas_T_58106
       & io_resp_s2_full_pred_0_is_br_sharing & io_resp_s2_full_pred_0_hit),
    .s1_new_bit_0_sel
      (_ghv_wens_188_T & ~_ghv_wens_188_T_1 & ~_ghv_wens_188_T_2 & ~_ghv_wens_188_T_3),
    .s1_new_bit_0_src
      (s1_ghist_ptr_dup_0_value == 8'hBC & io_resp_s1_full_pred_0_slot_valids_0
       & (io_resp_s1_full_pred_0_slot_valids_0 & io_resp_s1_full_pred_0_br_taken_mask_0
          & io_resp_s1_full_pred_0_hit | _s1_ghv_wdatas_T_190528
          & io_resp_s1_full_pred_0_br_taken_mask_1 & io_resp_s1_full_pred_0_hit)
       & (_s1_ghv_wdatas_T_190518 & io_resp_s1_full_pred_0_hit | ~_s1_ghv_wdatas_T_190528)
       & io_resp_s1_full_pred_0_hit | s1_ghist_ptr_dup_0_value == 8'hBD
       & _s1_ghv_wdatas_T_190528 & ~(_s1_ghv_wdatas_T_190518 & io_resp_s1_full_pred_0_hit)
       & (io_resp_s1_full_pred_0_slot_valids_0 & io_resp_s1_full_pred_0_br_taken_mask_0
          & io_resp_s1_full_pred_0_hit | _s1_ghv_wdatas_T_190528
          & io_resp_s1_full_pred_0_br_taken_mask_1 & io_resp_s1_full_pred_0_hit)
       & ~(_s1_ghv_wdatas_T_190518 & io_resp_s1_full_pred_0_hit)
       & io_resp_s1_full_pred_0_hit),
    .s3_new_bit_0_sel       (_ghv_wens_188_T_2 & ~_ghv_wens_188_T_3),
    .s3_new_bit_0_src
      (s3_ghist_ptr_dup_0_value == 8'hBC & io_resp_s3_full_pred_0_slot_valids_0
       & _s3_ghv_wdatas_T_58099 & io_resp_s3_full_pred_0_hit
       | s3_ghist_ptr_dup_0_value == 8'hBD & _s3_ghv_wdatas_T_57998
       & ~(_s3_ghv_wdatas_T_58099 & io_resp_s3_full_pred_0_hit) & _s3_ghv_wdatas_T_58106
       & io_resp_s3_full_pred_0_is_br_sharing & io_resp_s3_full_pred_0_hit),
    .redirect_new_bit_0_src
      (do_redirect_dup_next_bits_r_cfiUpdate_histPtr_value == 8'hBC
       & shouldShiftVec_dup_0_0 & real_br_taken_mask_dup_0_0
       | do_redirect_dup_next_bits_r_cfiUpdate_histPtr_value == 8'hBD
       & shouldShiftVec_dup_0_1 & real_br_taken_mask_dup_0_1),
    .out_res                (_ghv_write_datas_188_ppm_out_res)
  );
  PriorityMuxModule_16 ghv_write_datas_189_ppm (
    .s2_new_bit_0_sel       (_ghv_wens_189_T_1 & ~_ghv_wens_189_T_2 & ~_ghv_wens_189_T_3),
    .s2_new_bit_0_src
      (s2_ghist_ptr_dup_0_value == 8'hBD & io_resp_s2_full_pred_0_slot_valids_0
       & _s2_ghv_wdatas_T_58099 & io_resp_s2_full_pred_0_hit
       | s2_ghist_ptr_dup_0_value == 8'hBE & _s2_ghv_wdatas_T_57998
       & ~(_s2_ghv_wdatas_T_58099 & io_resp_s2_full_pred_0_hit) & _s2_ghv_wdatas_T_58106
       & io_resp_s2_full_pred_0_is_br_sharing & io_resp_s2_full_pred_0_hit),
    .s1_new_bit_0_sel
      (_ghv_wens_189_T & ~_ghv_wens_189_T_1 & ~_ghv_wens_189_T_2 & ~_ghv_wens_189_T_3),
    .s1_new_bit_0_src
      (s1_ghist_ptr_dup_0_value == 8'hBD & io_resp_s1_full_pred_0_slot_valids_0
       & (io_resp_s1_full_pred_0_slot_valids_0 & io_resp_s1_full_pred_0_br_taken_mask_0
          & io_resp_s1_full_pred_0_hit | _s1_ghv_wdatas_T_190528
          & io_resp_s1_full_pred_0_br_taken_mask_1 & io_resp_s1_full_pred_0_hit)
       & (_s1_ghv_wdatas_T_190518 & io_resp_s1_full_pred_0_hit | ~_s1_ghv_wdatas_T_190528)
       & io_resp_s1_full_pred_0_hit | s1_ghist_ptr_dup_0_value == 8'hBE
       & _s1_ghv_wdatas_T_190528 & ~(_s1_ghv_wdatas_T_190518 & io_resp_s1_full_pred_0_hit)
       & (io_resp_s1_full_pred_0_slot_valids_0 & io_resp_s1_full_pred_0_br_taken_mask_0
          & io_resp_s1_full_pred_0_hit | _s1_ghv_wdatas_T_190528
          & io_resp_s1_full_pred_0_br_taken_mask_1 & io_resp_s1_full_pred_0_hit)
       & ~(_s1_ghv_wdatas_T_190518 & io_resp_s1_full_pred_0_hit)
       & io_resp_s1_full_pred_0_hit),
    .s3_new_bit_0_sel       (_ghv_wens_189_T_2 & ~_ghv_wens_189_T_3),
    .s3_new_bit_0_src
      (s3_ghist_ptr_dup_0_value == 8'hBD & io_resp_s3_full_pred_0_slot_valids_0
       & _s3_ghv_wdatas_T_58099 & io_resp_s3_full_pred_0_hit
       | s3_ghist_ptr_dup_0_value == 8'hBE & _s3_ghv_wdatas_T_57998
       & ~(_s3_ghv_wdatas_T_58099 & io_resp_s3_full_pred_0_hit) & _s3_ghv_wdatas_T_58106
       & io_resp_s3_full_pred_0_is_br_sharing & io_resp_s3_full_pred_0_hit),
    .redirect_new_bit_0_src
      (do_redirect_dup_next_bits_r_cfiUpdate_histPtr_value == 8'hBD
       & shouldShiftVec_dup_0_0 & real_br_taken_mask_dup_0_0
       | do_redirect_dup_next_bits_r_cfiUpdate_histPtr_value == 8'hBE
       & shouldShiftVec_dup_0_1 & real_br_taken_mask_dup_0_1),
    .out_res                (_ghv_write_datas_189_ppm_out_res)
  );
  PriorityMuxModule_16 ghv_write_datas_190_ppm (
    .s2_new_bit_0_sel       (_ghv_wens_190_T_1 & ~_ghv_wens_190_T_2 & ~_ghv_wens_190_T_3),
    .s2_new_bit_0_src
      (s2_ghist_ptr_dup_0_value == 8'hBE & io_resp_s2_full_pred_0_slot_valids_0
       & _s2_ghv_wdatas_T_58099 & io_resp_s2_full_pred_0_hit
       | s2_ghist_ptr_dup_0_value == 8'hBF & _s2_ghv_wdatas_T_57998
       & ~(_s2_ghv_wdatas_T_58099 & io_resp_s2_full_pred_0_hit) & _s2_ghv_wdatas_T_58106
       & io_resp_s2_full_pred_0_is_br_sharing & io_resp_s2_full_pred_0_hit),
    .s1_new_bit_0_sel
      (_ghv_wens_190_T & ~_ghv_wens_190_T_1 & ~_ghv_wens_190_T_2 & ~_ghv_wens_190_T_3),
    .s1_new_bit_0_src
      (s1_ghist_ptr_dup_0_value == 8'hBE & io_resp_s1_full_pred_0_slot_valids_0
       & (io_resp_s1_full_pred_0_slot_valids_0 & io_resp_s1_full_pred_0_br_taken_mask_0
          & io_resp_s1_full_pred_0_hit | _s1_ghv_wdatas_T_190528
          & io_resp_s1_full_pred_0_br_taken_mask_1 & io_resp_s1_full_pred_0_hit)
       & (_s1_ghv_wdatas_T_190518 & io_resp_s1_full_pred_0_hit | ~_s1_ghv_wdatas_T_190528)
       & io_resp_s1_full_pred_0_hit | s1_ghist_ptr_dup_0_value == 8'hBF
       & _s1_ghv_wdatas_T_190528 & ~(_s1_ghv_wdatas_T_190518 & io_resp_s1_full_pred_0_hit)
       & (io_resp_s1_full_pred_0_slot_valids_0 & io_resp_s1_full_pred_0_br_taken_mask_0
          & io_resp_s1_full_pred_0_hit | _s1_ghv_wdatas_T_190528
          & io_resp_s1_full_pred_0_br_taken_mask_1 & io_resp_s1_full_pred_0_hit)
       & ~(_s1_ghv_wdatas_T_190518 & io_resp_s1_full_pred_0_hit)
       & io_resp_s1_full_pred_0_hit),
    .s3_new_bit_0_sel       (_ghv_wens_190_T_2 & ~_ghv_wens_190_T_3),
    .s3_new_bit_0_src
      (s3_ghist_ptr_dup_0_value == 8'hBE & io_resp_s3_full_pred_0_slot_valids_0
       & _s3_ghv_wdatas_T_58099 & io_resp_s3_full_pred_0_hit
       | s3_ghist_ptr_dup_0_value == 8'hBF & _s3_ghv_wdatas_T_57998
       & ~(_s3_ghv_wdatas_T_58099 & io_resp_s3_full_pred_0_hit) & _s3_ghv_wdatas_T_58106
       & io_resp_s3_full_pred_0_is_br_sharing & io_resp_s3_full_pred_0_hit),
    .redirect_new_bit_0_src
      (do_redirect_dup_next_bits_r_cfiUpdate_histPtr_value == 8'hBE
       & shouldShiftVec_dup_0_0 & real_br_taken_mask_dup_0_0
       | do_redirect_dup_next_bits_r_cfiUpdate_histPtr_value == 8'hBF
       & shouldShiftVec_dup_0_1 & real_br_taken_mask_dup_0_1),
    .out_res                (_ghv_write_datas_190_ppm_out_res)
  );
  PriorityMuxModule_16 ghv_write_datas_191_ppm (
    .s2_new_bit_0_sel       (_ghv_wens_191_T_1 & ~_ghv_wens_191_T_2 & ~_ghv_wens_191_T_3),
    .s2_new_bit_0_src
      (s2_ghist_ptr_dup_0_value == 8'hBF & io_resp_s2_full_pred_0_slot_valids_0
       & _s2_ghv_wdatas_T_58099 & io_resp_s2_full_pred_0_hit
       | s2_ghist_ptr_dup_0_value == 8'hC0 & _s2_ghv_wdatas_T_57998
       & ~(_s2_ghv_wdatas_T_58099 & io_resp_s2_full_pred_0_hit) & _s2_ghv_wdatas_T_58106
       & io_resp_s2_full_pred_0_is_br_sharing & io_resp_s2_full_pred_0_hit),
    .s1_new_bit_0_sel
      (_ghv_wens_191_T & ~_ghv_wens_191_T_1 & ~_ghv_wens_191_T_2 & ~_ghv_wens_191_T_3),
    .s1_new_bit_0_src
      (s1_ghist_ptr_dup_0_value == 8'hBF & io_resp_s1_full_pred_0_slot_valids_0
       & (io_resp_s1_full_pred_0_slot_valids_0 & io_resp_s1_full_pred_0_br_taken_mask_0
          & io_resp_s1_full_pred_0_hit | _s1_ghv_wdatas_T_190528
          & io_resp_s1_full_pred_0_br_taken_mask_1 & io_resp_s1_full_pred_0_hit)
       & (_s1_ghv_wdatas_T_190518 & io_resp_s1_full_pred_0_hit | ~_s1_ghv_wdatas_T_190528)
       & io_resp_s1_full_pred_0_hit | s1_ghist_ptr_dup_0_value == 8'hC0
       & _s1_ghv_wdatas_T_190528 & ~(_s1_ghv_wdatas_T_190518 & io_resp_s1_full_pred_0_hit)
       & (io_resp_s1_full_pred_0_slot_valids_0 & io_resp_s1_full_pred_0_br_taken_mask_0
          & io_resp_s1_full_pred_0_hit | _s1_ghv_wdatas_T_190528
          & io_resp_s1_full_pred_0_br_taken_mask_1 & io_resp_s1_full_pred_0_hit)
       & ~(_s1_ghv_wdatas_T_190518 & io_resp_s1_full_pred_0_hit)
       & io_resp_s1_full_pred_0_hit),
    .s3_new_bit_0_sel       (_ghv_wens_191_T_2 & ~_ghv_wens_191_T_3),
    .s3_new_bit_0_src
      (s3_ghist_ptr_dup_0_value == 8'hBF & io_resp_s3_full_pred_0_slot_valids_0
       & _s3_ghv_wdatas_T_58099 & io_resp_s3_full_pred_0_hit
       | s3_ghist_ptr_dup_0_value == 8'hC0 & _s3_ghv_wdatas_T_57998
       & ~(_s3_ghv_wdatas_T_58099 & io_resp_s3_full_pred_0_hit) & _s3_ghv_wdatas_T_58106
       & io_resp_s3_full_pred_0_is_br_sharing & io_resp_s3_full_pred_0_hit),
    .redirect_new_bit_0_src
      (do_redirect_dup_next_bits_r_cfiUpdate_histPtr_value == 8'hBF
       & shouldShiftVec_dup_0_0 & real_br_taken_mask_dup_0_0
       | do_redirect_dup_next_bits_r_cfiUpdate_histPtr_value == 8'hC0
       & shouldShiftVec_dup_0_1 & real_br_taken_mask_dup_0_1),
    .out_res                (_ghv_write_datas_191_ppm_out_res)
  );
  PriorityMuxModule_16 ghv_write_datas_192_ppm (
    .s2_new_bit_0_sel       (_ghv_wens_192_T_1 & ~_ghv_wens_192_T_2 & ~_ghv_wens_192_T_3),
    .s2_new_bit_0_src
      (s2_ghist_ptr_dup_0_value == 8'hC0 & io_resp_s2_full_pred_0_slot_valids_0
       & _s2_ghv_wdatas_T_58099 & io_resp_s2_full_pred_0_hit
       | s2_ghist_ptr_dup_0_value == 8'hC1 & _s2_ghv_wdatas_T_57998
       & ~(_s2_ghv_wdatas_T_58099 & io_resp_s2_full_pred_0_hit) & _s2_ghv_wdatas_T_58106
       & io_resp_s2_full_pred_0_is_br_sharing & io_resp_s2_full_pred_0_hit),
    .s1_new_bit_0_sel
      (_ghv_wens_192_T & ~_ghv_wens_192_T_1 & ~_ghv_wens_192_T_2 & ~_ghv_wens_192_T_3),
    .s1_new_bit_0_src
      (s1_ghist_ptr_dup_0_value == 8'hC0 & io_resp_s1_full_pred_0_slot_valids_0
       & (io_resp_s1_full_pred_0_slot_valids_0 & io_resp_s1_full_pred_0_br_taken_mask_0
          & io_resp_s1_full_pred_0_hit | _s1_ghv_wdatas_T_190528
          & io_resp_s1_full_pred_0_br_taken_mask_1 & io_resp_s1_full_pred_0_hit)
       & (_s1_ghv_wdatas_T_190518 & io_resp_s1_full_pred_0_hit | ~_s1_ghv_wdatas_T_190528)
       & io_resp_s1_full_pred_0_hit | s1_ghist_ptr_dup_0_value == 8'hC1
       & _s1_ghv_wdatas_T_190528 & ~(_s1_ghv_wdatas_T_190518 & io_resp_s1_full_pred_0_hit)
       & (io_resp_s1_full_pred_0_slot_valids_0 & io_resp_s1_full_pred_0_br_taken_mask_0
          & io_resp_s1_full_pred_0_hit | _s1_ghv_wdatas_T_190528
          & io_resp_s1_full_pred_0_br_taken_mask_1 & io_resp_s1_full_pred_0_hit)
       & ~(_s1_ghv_wdatas_T_190518 & io_resp_s1_full_pred_0_hit)
       & io_resp_s1_full_pred_0_hit),
    .s3_new_bit_0_sel       (_ghv_wens_192_T_2 & ~_ghv_wens_192_T_3),
    .s3_new_bit_0_src
      (s3_ghist_ptr_dup_0_value == 8'hC0 & io_resp_s3_full_pred_0_slot_valids_0
       & _s3_ghv_wdatas_T_58099 & io_resp_s3_full_pred_0_hit
       | s3_ghist_ptr_dup_0_value == 8'hC1 & _s3_ghv_wdatas_T_57998
       & ~(_s3_ghv_wdatas_T_58099 & io_resp_s3_full_pred_0_hit) & _s3_ghv_wdatas_T_58106
       & io_resp_s3_full_pred_0_is_br_sharing & io_resp_s3_full_pred_0_hit),
    .redirect_new_bit_0_src
      (do_redirect_dup_next_bits_r_cfiUpdate_histPtr_value == 8'hC0
       & shouldShiftVec_dup_0_0 & real_br_taken_mask_dup_0_0
       | do_redirect_dup_next_bits_r_cfiUpdate_histPtr_value == 8'hC1
       & shouldShiftVec_dup_0_1 & real_br_taken_mask_dup_0_1),
    .out_res                (_ghv_write_datas_192_ppm_out_res)
  );
  PriorityMuxModule_16 ghv_write_datas_193_ppm (
    .s2_new_bit_0_sel       (_ghv_wens_193_T_1 & ~_ghv_wens_193_T_2 & ~_ghv_wens_193_T_3),
    .s2_new_bit_0_src
      (s2_ghist_ptr_dup_0_value == 8'hC1 & io_resp_s2_full_pred_0_slot_valids_0
       & _s2_ghv_wdatas_T_58099 & io_resp_s2_full_pred_0_hit
       | s2_ghist_ptr_dup_0_value == 8'hC2 & _s2_ghv_wdatas_T_57998
       & ~(_s2_ghv_wdatas_T_58099 & io_resp_s2_full_pred_0_hit) & _s2_ghv_wdatas_T_58106
       & io_resp_s2_full_pred_0_is_br_sharing & io_resp_s2_full_pred_0_hit),
    .s1_new_bit_0_sel
      (_ghv_wens_193_T & ~_ghv_wens_193_T_1 & ~_ghv_wens_193_T_2 & ~_ghv_wens_193_T_3),
    .s1_new_bit_0_src
      (s1_ghist_ptr_dup_0_value == 8'hC1 & io_resp_s1_full_pred_0_slot_valids_0
       & (io_resp_s1_full_pred_0_slot_valids_0 & io_resp_s1_full_pred_0_br_taken_mask_0
          & io_resp_s1_full_pred_0_hit | _s1_ghv_wdatas_T_190528
          & io_resp_s1_full_pred_0_br_taken_mask_1 & io_resp_s1_full_pred_0_hit)
       & (_s1_ghv_wdatas_T_190518 & io_resp_s1_full_pred_0_hit | ~_s1_ghv_wdatas_T_190528)
       & io_resp_s1_full_pred_0_hit | s1_ghist_ptr_dup_0_value == 8'hC2
       & _s1_ghv_wdatas_T_190528 & ~(_s1_ghv_wdatas_T_190518 & io_resp_s1_full_pred_0_hit)
       & (io_resp_s1_full_pred_0_slot_valids_0 & io_resp_s1_full_pred_0_br_taken_mask_0
          & io_resp_s1_full_pred_0_hit | _s1_ghv_wdatas_T_190528
          & io_resp_s1_full_pred_0_br_taken_mask_1 & io_resp_s1_full_pred_0_hit)
       & ~(_s1_ghv_wdatas_T_190518 & io_resp_s1_full_pred_0_hit)
       & io_resp_s1_full_pred_0_hit),
    .s3_new_bit_0_sel       (_ghv_wens_193_T_2 & ~_ghv_wens_193_T_3),
    .s3_new_bit_0_src
      (s3_ghist_ptr_dup_0_value == 8'hC1 & io_resp_s3_full_pred_0_slot_valids_0
       & _s3_ghv_wdatas_T_58099 & io_resp_s3_full_pred_0_hit
       | s3_ghist_ptr_dup_0_value == 8'hC2 & _s3_ghv_wdatas_T_57998
       & ~(_s3_ghv_wdatas_T_58099 & io_resp_s3_full_pred_0_hit) & _s3_ghv_wdatas_T_58106
       & io_resp_s3_full_pred_0_is_br_sharing & io_resp_s3_full_pred_0_hit),
    .redirect_new_bit_0_src
      (do_redirect_dup_next_bits_r_cfiUpdate_histPtr_value == 8'hC1
       & shouldShiftVec_dup_0_0 & real_br_taken_mask_dup_0_0
       | do_redirect_dup_next_bits_r_cfiUpdate_histPtr_value == 8'hC2
       & shouldShiftVec_dup_0_1 & real_br_taken_mask_dup_0_1),
    .out_res                (_ghv_write_datas_193_ppm_out_res)
  );
  PriorityMuxModule_16 ghv_write_datas_194_ppm (
    .s2_new_bit_0_sel       (_ghv_wens_194_T_1 & ~_ghv_wens_194_T_2 & ~_ghv_wens_194_T_3),
    .s2_new_bit_0_src
      (s2_ghist_ptr_dup_0_value == 8'hC2 & io_resp_s2_full_pred_0_slot_valids_0
       & _s2_ghv_wdatas_T_58099 & io_resp_s2_full_pred_0_hit
       | s2_ghist_ptr_dup_0_value == 8'hC3 & _s2_ghv_wdatas_T_57998
       & ~(_s2_ghv_wdatas_T_58099 & io_resp_s2_full_pred_0_hit) & _s2_ghv_wdatas_T_58106
       & io_resp_s2_full_pred_0_is_br_sharing & io_resp_s2_full_pred_0_hit),
    .s1_new_bit_0_sel
      (_ghv_wens_194_T & ~_ghv_wens_194_T_1 & ~_ghv_wens_194_T_2 & ~_ghv_wens_194_T_3),
    .s1_new_bit_0_src
      (s1_ghist_ptr_dup_0_value == 8'hC2 & io_resp_s1_full_pred_0_slot_valids_0
       & (io_resp_s1_full_pred_0_slot_valids_0 & io_resp_s1_full_pred_0_br_taken_mask_0
          & io_resp_s1_full_pred_0_hit | _s1_ghv_wdatas_T_190528
          & io_resp_s1_full_pred_0_br_taken_mask_1 & io_resp_s1_full_pred_0_hit)
       & (_s1_ghv_wdatas_T_190518 & io_resp_s1_full_pred_0_hit | ~_s1_ghv_wdatas_T_190528)
       & io_resp_s1_full_pred_0_hit | s1_ghist_ptr_dup_0_value == 8'hC3
       & _s1_ghv_wdatas_T_190528 & ~(_s1_ghv_wdatas_T_190518 & io_resp_s1_full_pred_0_hit)
       & (io_resp_s1_full_pred_0_slot_valids_0 & io_resp_s1_full_pred_0_br_taken_mask_0
          & io_resp_s1_full_pred_0_hit | _s1_ghv_wdatas_T_190528
          & io_resp_s1_full_pred_0_br_taken_mask_1 & io_resp_s1_full_pred_0_hit)
       & ~(_s1_ghv_wdatas_T_190518 & io_resp_s1_full_pred_0_hit)
       & io_resp_s1_full_pred_0_hit),
    .s3_new_bit_0_sel       (_ghv_wens_194_T_2 & ~_ghv_wens_194_T_3),
    .s3_new_bit_0_src
      (s3_ghist_ptr_dup_0_value == 8'hC2 & io_resp_s3_full_pred_0_slot_valids_0
       & _s3_ghv_wdatas_T_58099 & io_resp_s3_full_pred_0_hit
       | s3_ghist_ptr_dup_0_value == 8'hC3 & _s3_ghv_wdatas_T_57998
       & ~(_s3_ghv_wdatas_T_58099 & io_resp_s3_full_pred_0_hit) & _s3_ghv_wdatas_T_58106
       & io_resp_s3_full_pred_0_is_br_sharing & io_resp_s3_full_pred_0_hit),
    .redirect_new_bit_0_src
      (do_redirect_dup_next_bits_r_cfiUpdate_histPtr_value == 8'hC2
       & shouldShiftVec_dup_0_0 & real_br_taken_mask_dup_0_0
       | do_redirect_dup_next_bits_r_cfiUpdate_histPtr_value == 8'hC3
       & shouldShiftVec_dup_0_1 & real_br_taken_mask_dup_0_1),
    .out_res                (_ghv_write_datas_194_ppm_out_res)
  );
  PriorityMuxModule_16 ghv_write_datas_195_ppm (
    .s2_new_bit_0_sel       (_ghv_wens_195_T_1 & ~_ghv_wens_195_T_2 & ~_ghv_wens_195_T_3),
    .s2_new_bit_0_src
      (s2_ghist_ptr_dup_0_value == 8'hC3 & io_resp_s2_full_pred_0_slot_valids_0
       & _s2_ghv_wdatas_T_58099 & io_resp_s2_full_pred_0_hit
       | s2_ghist_ptr_dup_0_value == 8'hC4 & _s2_ghv_wdatas_T_57998
       & ~(_s2_ghv_wdatas_T_58099 & io_resp_s2_full_pred_0_hit) & _s2_ghv_wdatas_T_58106
       & io_resp_s2_full_pred_0_is_br_sharing & io_resp_s2_full_pred_0_hit),
    .s1_new_bit_0_sel
      (_ghv_wens_195_T & ~_ghv_wens_195_T_1 & ~_ghv_wens_195_T_2 & ~_ghv_wens_195_T_3),
    .s1_new_bit_0_src
      (s1_ghist_ptr_dup_0_value == 8'hC3 & io_resp_s1_full_pred_0_slot_valids_0
       & (io_resp_s1_full_pred_0_slot_valids_0 & io_resp_s1_full_pred_0_br_taken_mask_0
          & io_resp_s1_full_pred_0_hit | _s1_ghv_wdatas_T_190528
          & io_resp_s1_full_pred_0_br_taken_mask_1 & io_resp_s1_full_pred_0_hit)
       & (_s1_ghv_wdatas_T_190518 & io_resp_s1_full_pred_0_hit | ~_s1_ghv_wdatas_T_190528)
       & io_resp_s1_full_pred_0_hit | s1_ghist_ptr_dup_0_value == 8'hC4
       & _s1_ghv_wdatas_T_190528 & ~(_s1_ghv_wdatas_T_190518 & io_resp_s1_full_pred_0_hit)
       & (io_resp_s1_full_pred_0_slot_valids_0 & io_resp_s1_full_pred_0_br_taken_mask_0
          & io_resp_s1_full_pred_0_hit | _s1_ghv_wdatas_T_190528
          & io_resp_s1_full_pred_0_br_taken_mask_1 & io_resp_s1_full_pred_0_hit)
       & ~(_s1_ghv_wdatas_T_190518 & io_resp_s1_full_pred_0_hit)
       & io_resp_s1_full_pred_0_hit),
    .s3_new_bit_0_sel       (_ghv_wens_195_T_2 & ~_ghv_wens_195_T_3),
    .s3_new_bit_0_src
      (s3_ghist_ptr_dup_0_value == 8'hC3 & io_resp_s3_full_pred_0_slot_valids_0
       & _s3_ghv_wdatas_T_58099 & io_resp_s3_full_pred_0_hit
       | s3_ghist_ptr_dup_0_value == 8'hC4 & _s3_ghv_wdatas_T_57998
       & ~(_s3_ghv_wdatas_T_58099 & io_resp_s3_full_pred_0_hit) & _s3_ghv_wdatas_T_58106
       & io_resp_s3_full_pred_0_is_br_sharing & io_resp_s3_full_pred_0_hit),
    .redirect_new_bit_0_src
      (do_redirect_dup_next_bits_r_cfiUpdate_histPtr_value == 8'hC3
       & shouldShiftVec_dup_0_0 & real_br_taken_mask_dup_0_0
       | do_redirect_dup_next_bits_r_cfiUpdate_histPtr_value == 8'hC4
       & shouldShiftVec_dup_0_1 & real_br_taken_mask_dup_0_1),
    .out_res                (_ghv_write_datas_195_ppm_out_res)
  );
  PriorityMuxModule_16 ghv_write_datas_196_ppm (
    .s2_new_bit_0_sel       (_ghv_wens_196_T_1 & ~_ghv_wens_196_T_2 & ~_ghv_wens_196_T_3),
    .s2_new_bit_0_src
      (s2_ghist_ptr_dup_0_value == 8'hC4 & io_resp_s2_full_pred_0_slot_valids_0
       & _s2_ghv_wdatas_T_58099 & io_resp_s2_full_pred_0_hit
       | s2_ghist_ptr_dup_0_value == 8'hC5 & _s2_ghv_wdatas_T_57998
       & ~(_s2_ghv_wdatas_T_58099 & io_resp_s2_full_pred_0_hit) & _s2_ghv_wdatas_T_58106
       & io_resp_s2_full_pred_0_is_br_sharing & io_resp_s2_full_pred_0_hit),
    .s1_new_bit_0_sel
      (_ghv_wens_196_T & ~_ghv_wens_196_T_1 & ~_ghv_wens_196_T_2 & ~_ghv_wens_196_T_3),
    .s1_new_bit_0_src
      (s1_ghist_ptr_dup_0_value == 8'hC4 & io_resp_s1_full_pred_0_slot_valids_0
       & (io_resp_s1_full_pred_0_slot_valids_0 & io_resp_s1_full_pred_0_br_taken_mask_0
          & io_resp_s1_full_pred_0_hit | _s1_ghv_wdatas_T_190528
          & io_resp_s1_full_pred_0_br_taken_mask_1 & io_resp_s1_full_pred_0_hit)
       & (_s1_ghv_wdatas_T_190518 & io_resp_s1_full_pred_0_hit | ~_s1_ghv_wdatas_T_190528)
       & io_resp_s1_full_pred_0_hit | s1_ghist_ptr_dup_0_value == 8'hC5
       & _s1_ghv_wdatas_T_190528 & ~(_s1_ghv_wdatas_T_190518 & io_resp_s1_full_pred_0_hit)
       & (io_resp_s1_full_pred_0_slot_valids_0 & io_resp_s1_full_pred_0_br_taken_mask_0
          & io_resp_s1_full_pred_0_hit | _s1_ghv_wdatas_T_190528
          & io_resp_s1_full_pred_0_br_taken_mask_1 & io_resp_s1_full_pred_0_hit)
       & ~(_s1_ghv_wdatas_T_190518 & io_resp_s1_full_pred_0_hit)
       & io_resp_s1_full_pred_0_hit),
    .s3_new_bit_0_sel       (_ghv_wens_196_T_2 & ~_ghv_wens_196_T_3),
    .s3_new_bit_0_src
      (s3_ghist_ptr_dup_0_value == 8'hC4 & io_resp_s3_full_pred_0_slot_valids_0
       & _s3_ghv_wdatas_T_58099 & io_resp_s3_full_pred_0_hit
       | s3_ghist_ptr_dup_0_value == 8'hC5 & _s3_ghv_wdatas_T_57998
       & ~(_s3_ghv_wdatas_T_58099 & io_resp_s3_full_pred_0_hit) & _s3_ghv_wdatas_T_58106
       & io_resp_s3_full_pred_0_is_br_sharing & io_resp_s3_full_pred_0_hit),
    .redirect_new_bit_0_src
      (do_redirect_dup_next_bits_r_cfiUpdate_histPtr_value == 8'hC4
       & shouldShiftVec_dup_0_0 & real_br_taken_mask_dup_0_0
       | do_redirect_dup_next_bits_r_cfiUpdate_histPtr_value == 8'hC5
       & shouldShiftVec_dup_0_1 & real_br_taken_mask_dup_0_1),
    .out_res                (_ghv_write_datas_196_ppm_out_res)
  );
  PriorityMuxModule_16 ghv_write_datas_197_ppm (
    .s2_new_bit_0_sel       (_ghv_wens_197_T_1 & ~_ghv_wens_197_T_2 & ~_ghv_wens_197_T_3),
    .s2_new_bit_0_src
      (s2_ghist_ptr_dup_0_value == 8'hC5 & io_resp_s2_full_pred_0_slot_valids_0
       & _s2_ghv_wdatas_T_58099 & io_resp_s2_full_pred_0_hit
       | s2_ghist_ptr_dup_0_value == 8'hC6 & _s2_ghv_wdatas_T_57998
       & ~(_s2_ghv_wdatas_T_58099 & io_resp_s2_full_pred_0_hit) & _s2_ghv_wdatas_T_58106
       & io_resp_s2_full_pred_0_is_br_sharing & io_resp_s2_full_pred_0_hit),
    .s1_new_bit_0_sel
      (_ghv_wens_197_T & ~_ghv_wens_197_T_1 & ~_ghv_wens_197_T_2 & ~_ghv_wens_197_T_3),
    .s1_new_bit_0_src
      (s1_ghist_ptr_dup_0_value == 8'hC5 & io_resp_s1_full_pred_0_slot_valids_0
       & (io_resp_s1_full_pred_0_slot_valids_0 & io_resp_s1_full_pred_0_br_taken_mask_0
          & io_resp_s1_full_pred_0_hit | _s1_ghv_wdatas_T_190528
          & io_resp_s1_full_pred_0_br_taken_mask_1 & io_resp_s1_full_pred_0_hit)
       & (_s1_ghv_wdatas_T_190518 & io_resp_s1_full_pred_0_hit | ~_s1_ghv_wdatas_T_190528)
       & io_resp_s1_full_pred_0_hit | s1_ghist_ptr_dup_0_value == 8'hC6
       & _s1_ghv_wdatas_T_190528 & ~(_s1_ghv_wdatas_T_190518 & io_resp_s1_full_pred_0_hit)
       & (io_resp_s1_full_pred_0_slot_valids_0 & io_resp_s1_full_pred_0_br_taken_mask_0
          & io_resp_s1_full_pred_0_hit | _s1_ghv_wdatas_T_190528
          & io_resp_s1_full_pred_0_br_taken_mask_1 & io_resp_s1_full_pred_0_hit)
       & ~(_s1_ghv_wdatas_T_190518 & io_resp_s1_full_pred_0_hit)
       & io_resp_s1_full_pred_0_hit),
    .s3_new_bit_0_sel       (_ghv_wens_197_T_2 & ~_ghv_wens_197_T_3),
    .s3_new_bit_0_src
      (s3_ghist_ptr_dup_0_value == 8'hC5 & io_resp_s3_full_pred_0_slot_valids_0
       & _s3_ghv_wdatas_T_58099 & io_resp_s3_full_pred_0_hit
       | s3_ghist_ptr_dup_0_value == 8'hC6 & _s3_ghv_wdatas_T_57998
       & ~(_s3_ghv_wdatas_T_58099 & io_resp_s3_full_pred_0_hit) & _s3_ghv_wdatas_T_58106
       & io_resp_s3_full_pred_0_is_br_sharing & io_resp_s3_full_pred_0_hit),
    .redirect_new_bit_0_src
      (do_redirect_dup_next_bits_r_cfiUpdate_histPtr_value == 8'hC5
       & shouldShiftVec_dup_0_0 & real_br_taken_mask_dup_0_0
       | do_redirect_dup_next_bits_r_cfiUpdate_histPtr_value == 8'hC6
       & shouldShiftVec_dup_0_1 & real_br_taken_mask_dup_0_1),
    .out_res                (_ghv_write_datas_197_ppm_out_res)
  );
  PriorityMuxModule_16 ghv_write_datas_198_ppm (
    .s2_new_bit_0_sel       (_ghv_wens_198_T_1 & ~_ghv_wens_198_T_2 & ~_ghv_wens_198_T_3),
    .s2_new_bit_0_src
      (s2_ghist_ptr_dup_0_value == 8'hC6 & io_resp_s2_full_pred_0_slot_valids_0
       & _s2_ghv_wdatas_T_58099 & io_resp_s2_full_pred_0_hit
       | s2_ghist_ptr_dup_0_value == 8'hC7 & _s2_ghv_wdatas_T_57998
       & ~(_s2_ghv_wdatas_T_58099 & io_resp_s2_full_pred_0_hit) & _s2_ghv_wdatas_T_58106
       & io_resp_s2_full_pred_0_is_br_sharing & io_resp_s2_full_pred_0_hit),
    .s1_new_bit_0_sel
      (_ghv_wens_198_T & ~_ghv_wens_198_T_1 & ~_ghv_wens_198_T_2 & ~_ghv_wens_198_T_3),
    .s1_new_bit_0_src
      (s1_ghist_ptr_dup_0_value == 8'hC6 & io_resp_s1_full_pred_0_slot_valids_0
       & (io_resp_s1_full_pred_0_slot_valids_0 & io_resp_s1_full_pred_0_br_taken_mask_0
          & io_resp_s1_full_pred_0_hit | _s1_ghv_wdatas_T_190528
          & io_resp_s1_full_pred_0_br_taken_mask_1 & io_resp_s1_full_pred_0_hit)
       & (_s1_ghv_wdatas_T_190518 & io_resp_s1_full_pred_0_hit | ~_s1_ghv_wdatas_T_190528)
       & io_resp_s1_full_pred_0_hit | s1_ghist_ptr_dup_0_value == 8'hC7
       & _s1_ghv_wdatas_T_190528 & ~(_s1_ghv_wdatas_T_190518 & io_resp_s1_full_pred_0_hit)
       & (io_resp_s1_full_pred_0_slot_valids_0 & io_resp_s1_full_pred_0_br_taken_mask_0
          & io_resp_s1_full_pred_0_hit | _s1_ghv_wdatas_T_190528
          & io_resp_s1_full_pred_0_br_taken_mask_1 & io_resp_s1_full_pred_0_hit)
       & ~(_s1_ghv_wdatas_T_190518 & io_resp_s1_full_pred_0_hit)
       & io_resp_s1_full_pred_0_hit),
    .s3_new_bit_0_sel       (_ghv_wens_198_T_2 & ~_ghv_wens_198_T_3),
    .s3_new_bit_0_src
      (s3_ghist_ptr_dup_0_value == 8'hC6 & io_resp_s3_full_pred_0_slot_valids_0
       & _s3_ghv_wdatas_T_58099 & io_resp_s3_full_pred_0_hit
       | s3_ghist_ptr_dup_0_value == 8'hC7 & _s3_ghv_wdatas_T_57998
       & ~(_s3_ghv_wdatas_T_58099 & io_resp_s3_full_pred_0_hit) & _s3_ghv_wdatas_T_58106
       & io_resp_s3_full_pred_0_is_br_sharing & io_resp_s3_full_pred_0_hit),
    .redirect_new_bit_0_src
      (do_redirect_dup_next_bits_r_cfiUpdate_histPtr_value == 8'hC6
       & shouldShiftVec_dup_0_0 & real_br_taken_mask_dup_0_0
       | do_redirect_dup_next_bits_r_cfiUpdate_histPtr_value == 8'hC7
       & shouldShiftVec_dup_0_1 & real_br_taken_mask_dup_0_1),
    .out_res                (_ghv_write_datas_198_ppm_out_res)
  );
  PriorityMuxModule_16 ghv_write_datas_199_ppm (
    .s2_new_bit_0_sel       (_ghv_wens_199_T_1 & ~_ghv_wens_199_T_2 & ~_ghv_wens_199_T_3),
    .s2_new_bit_0_src
      (s2_ghist_ptr_dup_0_value == 8'hC7 & io_resp_s2_full_pred_0_slot_valids_0
       & _s2_ghv_wdatas_T_58099 & io_resp_s2_full_pred_0_hit
       | s2_ghist_ptr_dup_0_value == 8'hC8 & _s2_ghv_wdatas_T_57998
       & ~(_s2_ghv_wdatas_T_58099 & io_resp_s2_full_pred_0_hit) & _s2_ghv_wdatas_T_58106
       & io_resp_s2_full_pred_0_is_br_sharing & io_resp_s2_full_pred_0_hit),
    .s1_new_bit_0_sel
      (_ghv_wens_199_T & ~_ghv_wens_199_T_1 & ~_ghv_wens_199_T_2 & ~_ghv_wens_199_T_3),
    .s1_new_bit_0_src
      (s1_ghist_ptr_dup_0_value == 8'hC7 & io_resp_s1_full_pred_0_slot_valids_0
       & (io_resp_s1_full_pred_0_slot_valids_0 & io_resp_s1_full_pred_0_br_taken_mask_0
          & io_resp_s1_full_pred_0_hit | _s1_ghv_wdatas_T_190528
          & io_resp_s1_full_pred_0_br_taken_mask_1 & io_resp_s1_full_pred_0_hit)
       & (_s1_ghv_wdatas_T_190518 & io_resp_s1_full_pred_0_hit | ~_s1_ghv_wdatas_T_190528)
       & io_resp_s1_full_pred_0_hit | s1_ghist_ptr_dup_0_value == 8'hC8
       & _s1_ghv_wdatas_T_190528 & ~(_s1_ghv_wdatas_T_190518 & io_resp_s1_full_pred_0_hit)
       & (io_resp_s1_full_pred_0_slot_valids_0 & io_resp_s1_full_pred_0_br_taken_mask_0
          & io_resp_s1_full_pred_0_hit | _s1_ghv_wdatas_T_190528
          & io_resp_s1_full_pred_0_br_taken_mask_1 & io_resp_s1_full_pred_0_hit)
       & ~(_s1_ghv_wdatas_T_190518 & io_resp_s1_full_pred_0_hit)
       & io_resp_s1_full_pred_0_hit),
    .s3_new_bit_0_sel       (_ghv_wens_199_T_2 & ~_ghv_wens_199_T_3),
    .s3_new_bit_0_src
      (s3_ghist_ptr_dup_0_value == 8'hC7 & io_resp_s3_full_pred_0_slot_valids_0
       & _s3_ghv_wdatas_T_58099 & io_resp_s3_full_pred_0_hit
       | s3_ghist_ptr_dup_0_value == 8'hC8 & _s3_ghv_wdatas_T_57998
       & ~(_s3_ghv_wdatas_T_58099 & io_resp_s3_full_pred_0_hit) & _s3_ghv_wdatas_T_58106
       & io_resp_s3_full_pred_0_is_br_sharing & io_resp_s3_full_pred_0_hit),
    .redirect_new_bit_0_src
      (do_redirect_dup_next_bits_r_cfiUpdate_histPtr_value == 8'hC7
       & shouldShiftVec_dup_0_0 & real_br_taken_mask_dup_0_0
       | do_redirect_dup_next_bits_r_cfiUpdate_histPtr_value == 8'hC8
       & shouldShiftVec_dup_0_1 & real_br_taken_mask_dup_0_1),
    .out_res                (_ghv_write_datas_199_ppm_out_res)
  );
  PriorityMuxModule_16 ghv_write_datas_200_ppm (
    .s2_new_bit_0_sel       (_ghv_wens_200_T_1 & ~_ghv_wens_200_T_2 & ~_ghv_wens_200_T_3),
    .s2_new_bit_0_src
      (s2_ghist_ptr_dup_0_value == 8'hC8 & io_resp_s2_full_pred_0_slot_valids_0
       & _s2_ghv_wdatas_T_58099 & io_resp_s2_full_pred_0_hit
       | s2_ghist_ptr_dup_0_value == 8'hC9 & _s2_ghv_wdatas_T_57998
       & ~(_s2_ghv_wdatas_T_58099 & io_resp_s2_full_pred_0_hit) & _s2_ghv_wdatas_T_58106
       & io_resp_s2_full_pred_0_is_br_sharing & io_resp_s2_full_pred_0_hit),
    .s1_new_bit_0_sel
      (_ghv_wens_200_T & ~_ghv_wens_200_T_1 & ~_ghv_wens_200_T_2 & ~_ghv_wens_200_T_3),
    .s1_new_bit_0_src
      (s1_ghist_ptr_dup_0_value == 8'hC8 & io_resp_s1_full_pred_0_slot_valids_0
       & (io_resp_s1_full_pred_0_slot_valids_0 & io_resp_s1_full_pred_0_br_taken_mask_0
          & io_resp_s1_full_pred_0_hit | _s1_ghv_wdatas_T_190528
          & io_resp_s1_full_pred_0_br_taken_mask_1 & io_resp_s1_full_pred_0_hit)
       & (_s1_ghv_wdatas_T_190518 & io_resp_s1_full_pred_0_hit | ~_s1_ghv_wdatas_T_190528)
       & io_resp_s1_full_pred_0_hit | s1_ghist_ptr_dup_0_value == 8'hC9
       & _s1_ghv_wdatas_T_190528 & ~(_s1_ghv_wdatas_T_190518 & io_resp_s1_full_pred_0_hit)
       & (io_resp_s1_full_pred_0_slot_valids_0 & io_resp_s1_full_pred_0_br_taken_mask_0
          & io_resp_s1_full_pred_0_hit | _s1_ghv_wdatas_T_190528
          & io_resp_s1_full_pred_0_br_taken_mask_1 & io_resp_s1_full_pred_0_hit)
       & ~(_s1_ghv_wdatas_T_190518 & io_resp_s1_full_pred_0_hit)
       & io_resp_s1_full_pred_0_hit),
    .s3_new_bit_0_sel       (_ghv_wens_200_T_2 & ~_ghv_wens_200_T_3),
    .s3_new_bit_0_src
      (s3_ghist_ptr_dup_0_value == 8'hC8 & io_resp_s3_full_pred_0_slot_valids_0
       & _s3_ghv_wdatas_T_58099 & io_resp_s3_full_pred_0_hit
       | s3_ghist_ptr_dup_0_value == 8'hC9 & _s3_ghv_wdatas_T_57998
       & ~(_s3_ghv_wdatas_T_58099 & io_resp_s3_full_pred_0_hit) & _s3_ghv_wdatas_T_58106
       & io_resp_s3_full_pred_0_is_br_sharing & io_resp_s3_full_pred_0_hit),
    .redirect_new_bit_0_src
      (do_redirect_dup_next_bits_r_cfiUpdate_histPtr_value == 8'hC8
       & shouldShiftVec_dup_0_0 & real_br_taken_mask_dup_0_0
       | do_redirect_dup_next_bits_r_cfiUpdate_histPtr_value == 8'hC9
       & shouldShiftVec_dup_0_1 & real_br_taken_mask_dup_0_1),
    .out_res                (_ghv_write_datas_200_ppm_out_res)
  );
  PriorityMuxModule_16 ghv_write_datas_201_ppm (
    .s2_new_bit_0_sel       (_ghv_wens_201_T_1 & ~_ghv_wens_201_T_2 & ~_ghv_wens_201_T_3),
    .s2_new_bit_0_src
      (s2_ghist_ptr_dup_0_value == 8'hC9 & io_resp_s2_full_pred_0_slot_valids_0
       & _s2_ghv_wdatas_T_58099 & io_resp_s2_full_pred_0_hit
       | s2_ghist_ptr_dup_0_value == 8'hCA & _s2_ghv_wdatas_T_57998
       & ~(_s2_ghv_wdatas_T_58099 & io_resp_s2_full_pred_0_hit) & _s2_ghv_wdatas_T_58106
       & io_resp_s2_full_pred_0_is_br_sharing & io_resp_s2_full_pred_0_hit),
    .s1_new_bit_0_sel
      (_ghv_wens_201_T & ~_ghv_wens_201_T_1 & ~_ghv_wens_201_T_2 & ~_ghv_wens_201_T_3),
    .s1_new_bit_0_src
      (s1_ghist_ptr_dup_0_value == 8'hC9 & io_resp_s1_full_pred_0_slot_valids_0
       & (io_resp_s1_full_pred_0_slot_valids_0 & io_resp_s1_full_pred_0_br_taken_mask_0
          & io_resp_s1_full_pred_0_hit | _s1_ghv_wdatas_T_190528
          & io_resp_s1_full_pred_0_br_taken_mask_1 & io_resp_s1_full_pred_0_hit)
       & (_s1_ghv_wdatas_T_190518 & io_resp_s1_full_pred_0_hit | ~_s1_ghv_wdatas_T_190528)
       & io_resp_s1_full_pred_0_hit | s1_ghist_ptr_dup_0_value == 8'hCA
       & _s1_ghv_wdatas_T_190528 & ~(_s1_ghv_wdatas_T_190518 & io_resp_s1_full_pred_0_hit)
       & (io_resp_s1_full_pred_0_slot_valids_0 & io_resp_s1_full_pred_0_br_taken_mask_0
          & io_resp_s1_full_pred_0_hit | _s1_ghv_wdatas_T_190528
          & io_resp_s1_full_pred_0_br_taken_mask_1 & io_resp_s1_full_pred_0_hit)
       & ~(_s1_ghv_wdatas_T_190518 & io_resp_s1_full_pred_0_hit)
       & io_resp_s1_full_pred_0_hit),
    .s3_new_bit_0_sel       (_ghv_wens_201_T_2 & ~_ghv_wens_201_T_3),
    .s3_new_bit_0_src
      (s3_ghist_ptr_dup_0_value == 8'hC9 & io_resp_s3_full_pred_0_slot_valids_0
       & _s3_ghv_wdatas_T_58099 & io_resp_s3_full_pred_0_hit
       | s3_ghist_ptr_dup_0_value == 8'hCA & _s3_ghv_wdatas_T_57998
       & ~(_s3_ghv_wdatas_T_58099 & io_resp_s3_full_pred_0_hit) & _s3_ghv_wdatas_T_58106
       & io_resp_s3_full_pred_0_is_br_sharing & io_resp_s3_full_pred_0_hit),
    .redirect_new_bit_0_src
      (do_redirect_dup_next_bits_r_cfiUpdate_histPtr_value == 8'hC9
       & shouldShiftVec_dup_0_0 & real_br_taken_mask_dup_0_0
       | do_redirect_dup_next_bits_r_cfiUpdate_histPtr_value == 8'hCA
       & shouldShiftVec_dup_0_1 & real_br_taken_mask_dup_0_1),
    .out_res                (_ghv_write_datas_201_ppm_out_res)
  );
  PriorityMuxModule_16 ghv_write_datas_202_ppm (
    .s2_new_bit_0_sel       (_ghv_wens_202_T_1 & ~_ghv_wens_202_T_2 & ~_ghv_wens_202_T_3),
    .s2_new_bit_0_src
      (s2_ghist_ptr_dup_0_value == 8'hCA & io_resp_s2_full_pred_0_slot_valids_0
       & _s2_ghv_wdatas_T_58099 & io_resp_s2_full_pred_0_hit
       | s2_ghist_ptr_dup_0_value == 8'hCB & _s2_ghv_wdatas_T_57998
       & ~(_s2_ghv_wdatas_T_58099 & io_resp_s2_full_pred_0_hit) & _s2_ghv_wdatas_T_58106
       & io_resp_s2_full_pred_0_is_br_sharing & io_resp_s2_full_pred_0_hit),
    .s1_new_bit_0_sel
      (_ghv_wens_202_T & ~_ghv_wens_202_T_1 & ~_ghv_wens_202_T_2 & ~_ghv_wens_202_T_3),
    .s1_new_bit_0_src
      (s1_ghist_ptr_dup_0_value == 8'hCA & io_resp_s1_full_pred_0_slot_valids_0
       & (io_resp_s1_full_pred_0_slot_valids_0 & io_resp_s1_full_pred_0_br_taken_mask_0
          & io_resp_s1_full_pred_0_hit | _s1_ghv_wdatas_T_190528
          & io_resp_s1_full_pred_0_br_taken_mask_1 & io_resp_s1_full_pred_0_hit)
       & (_s1_ghv_wdatas_T_190518 & io_resp_s1_full_pred_0_hit | ~_s1_ghv_wdatas_T_190528)
       & io_resp_s1_full_pred_0_hit | s1_ghist_ptr_dup_0_value == 8'hCB
       & _s1_ghv_wdatas_T_190528 & ~(_s1_ghv_wdatas_T_190518 & io_resp_s1_full_pred_0_hit)
       & (io_resp_s1_full_pred_0_slot_valids_0 & io_resp_s1_full_pred_0_br_taken_mask_0
          & io_resp_s1_full_pred_0_hit | _s1_ghv_wdatas_T_190528
          & io_resp_s1_full_pred_0_br_taken_mask_1 & io_resp_s1_full_pred_0_hit)
       & ~(_s1_ghv_wdatas_T_190518 & io_resp_s1_full_pred_0_hit)
       & io_resp_s1_full_pred_0_hit),
    .s3_new_bit_0_sel       (_ghv_wens_202_T_2 & ~_ghv_wens_202_T_3),
    .s3_new_bit_0_src
      (s3_ghist_ptr_dup_0_value == 8'hCA & io_resp_s3_full_pred_0_slot_valids_0
       & _s3_ghv_wdatas_T_58099 & io_resp_s3_full_pred_0_hit
       | s3_ghist_ptr_dup_0_value == 8'hCB & _s3_ghv_wdatas_T_57998
       & ~(_s3_ghv_wdatas_T_58099 & io_resp_s3_full_pred_0_hit) & _s3_ghv_wdatas_T_58106
       & io_resp_s3_full_pred_0_is_br_sharing & io_resp_s3_full_pred_0_hit),
    .redirect_new_bit_0_src
      (do_redirect_dup_next_bits_r_cfiUpdate_histPtr_value == 8'hCA
       & shouldShiftVec_dup_0_0 & real_br_taken_mask_dup_0_0
       | do_redirect_dup_next_bits_r_cfiUpdate_histPtr_value == 8'hCB
       & shouldShiftVec_dup_0_1 & real_br_taken_mask_dup_0_1),
    .out_res                (_ghv_write_datas_202_ppm_out_res)
  );
  PriorityMuxModule_16 ghv_write_datas_203_ppm (
    .s2_new_bit_0_sel       (_ghv_wens_203_T_1 & ~_ghv_wens_203_T_2 & ~_ghv_wens_203_T_3),
    .s2_new_bit_0_src
      (s2_ghist_ptr_dup_0_value == 8'hCB & io_resp_s2_full_pred_0_slot_valids_0
       & _s2_ghv_wdatas_T_58099 & io_resp_s2_full_pred_0_hit
       | s2_ghist_ptr_dup_0_value == 8'hCC & _s2_ghv_wdatas_T_57998
       & ~(_s2_ghv_wdatas_T_58099 & io_resp_s2_full_pred_0_hit) & _s2_ghv_wdatas_T_58106
       & io_resp_s2_full_pred_0_is_br_sharing & io_resp_s2_full_pred_0_hit),
    .s1_new_bit_0_sel
      (_ghv_wens_203_T & ~_ghv_wens_203_T_1 & ~_ghv_wens_203_T_2 & ~_ghv_wens_203_T_3),
    .s1_new_bit_0_src
      (s1_ghist_ptr_dup_0_value == 8'hCB & io_resp_s1_full_pred_0_slot_valids_0
       & (io_resp_s1_full_pred_0_slot_valids_0 & io_resp_s1_full_pred_0_br_taken_mask_0
          & io_resp_s1_full_pred_0_hit | _s1_ghv_wdatas_T_190528
          & io_resp_s1_full_pred_0_br_taken_mask_1 & io_resp_s1_full_pred_0_hit)
       & (_s1_ghv_wdatas_T_190518 & io_resp_s1_full_pred_0_hit | ~_s1_ghv_wdatas_T_190528)
       & io_resp_s1_full_pred_0_hit | s1_ghist_ptr_dup_0_value == 8'hCC
       & _s1_ghv_wdatas_T_190528 & ~(_s1_ghv_wdatas_T_190518 & io_resp_s1_full_pred_0_hit)
       & (io_resp_s1_full_pred_0_slot_valids_0 & io_resp_s1_full_pred_0_br_taken_mask_0
          & io_resp_s1_full_pred_0_hit | _s1_ghv_wdatas_T_190528
          & io_resp_s1_full_pred_0_br_taken_mask_1 & io_resp_s1_full_pred_0_hit)
       & ~(_s1_ghv_wdatas_T_190518 & io_resp_s1_full_pred_0_hit)
       & io_resp_s1_full_pred_0_hit),
    .s3_new_bit_0_sel       (_ghv_wens_203_T_2 & ~_ghv_wens_203_T_3),
    .s3_new_bit_0_src
      (s3_ghist_ptr_dup_0_value == 8'hCB & io_resp_s3_full_pred_0_slot_valids_0
       & _s3_ghv_wdatas_T_58099 & io_resp_s3_full_pred_0_hit
       | s3_ghist_ptr_dup_0_value == 8'hCC & _s3_ghv_wdatas_T_57998
       & ~(_s3_ghv_wdatas_T_58099 & io_resp_s3_full_pred_0_hit) & _s3_ghv_wdatas_T_58106
       & io_resp_s3_full_pred_0_is_br_sharing & io_resp_s3_full_pred_0_hit),
    .redirect_new_bit_0_src
      (do_redirect_dup_next_bits_r_cfiUpdate_histPtr_value == 8'hCB
       & shouldShiftVec_dup_0_0 & real_br_taken_mask_dup_0_0
       | do_redirect_dup_next_bits_r_cfiUpdate_histPtr_value == 8'hCC
       & shouldShiftVec_dup_0_1 & real_br_taken_mask_dup_0_1),
    .out_res                (_ghv_write_datas_203_ppm_out_res)
  );
  PriorityMuxModule_16 ghv_write_datas_204_ppm (
    .s2_new_bit_0_sel       (_ghv_wens_204_T_1 & ~_ghv_wens_204_T_2 & ~_ghv_wens_204_T_3),
    .s2_new_bit_0_src
      (s2_ghist_ptr_dup_0_value == 8'hCC & io_resp_s2_full_pred_0_slot_valids_0
       & _s2_ghv_wdatas_T_58099 & io_resp_s2_full_pred_0_hit
       | s2_ghist_ptr_dup_0_value == 8'hCD & _s2_ghv_wdatas_T_57998
       & ~(_s2_ghv_wdatas_T_58099 & io_resp_s2_full_pred_0_hit) & _s2_ghv_wdatas_T_58106
       & io_resp_s2_full_pred_0_is_br_sharing & io_resp_s2_full_pred_0_hit),
    .s1_new_bit_0_sel
      (_ghv_wens_204_T & ~_ghv_wens_204_T_1 & ~_ghv_wens_204_T_2 & ~_ghv_wens_204_T_3),
    .s1_new_bit_0_src
      (s1_ghist_ptr_dup_0_value == 8'hCC & io_resp_s1_full_pred_0_slot_valids_0
       & (io_resp_s1_full_pred_0_slot_valids_0 & io_resp_s1_full_pred_0_br_taken_mask_0
          & io_resp_s1_full_pred_0_hit | _s1_ghv_wdatas_T_190528
          & io_resp_s1_full_pred_0_br_taken_mask_1 & io_resp_s1_full_pred_0_hit)
       & (_s1_ghv_wdatas_T_190518 & io_resp_s1_full_pred_0_hit | ~_s1_ghv_wdatas_T_190528)
       & io_resp_s1_full_pred_0_hit | s1_ghist_ptr_dup_0_value == 8'hCD
       & _s1_ghv_wdatas_T_190528 & ~(_s1_ghv_wdatas_T_190518 & io_resp_s1_full_pred_0_hit)
       & (io_resp_s1_full_pred_0_slot_valids_0 & io_resp_s1_full_pred_0_br_taken_mask_0
          & io_resp_s1_full_pred_0_hit | _s1_ghv_wdatas_T_190528
          & io_resp_s1_full_pred_0_br_taken_mask_1 & io_resp_s1_full_pred_0_hit)
       & ~(_s1_ghv_wdatas_T_190518 & io_resp_s1_full_pred_0_hit)
       & io_resp_s1_full_pred_0_hit),
    .s3_new_bit_0_sel       (_ghv_wens_204_T_2 & ~_ghv_wens_204_T_3),
    .s3_new_bit_0_src
      (s3_ghist_ptr_dup_0_value == 8'hCC & io_resp_s3_full_pred_0_slot_valids_0
       & _s3_ghv_wdatas_T_58099 & io_resp_s3_full_pred_0_hit
       | s3_ghist_ptr_dup_0_value == 8'hCD & _s3_ghv_wdatas_T_57998
       & ~(_s3_ghv_wdatas_T_58099 & io_resp_s3_full_pred_0_hit) & _s3_ghv_wdatas_T_58106
       & io_resp_s3_full_pred_0_is_br_sharing & io_resp_s3_full_pred_0_hit),
    .redirect_new_bit_0_src
      (do_redirect_dup_next_bits_r_cfiUpdate_histPtr_value == 8'hCC
       & shouldShiftVec_dup_0_0 & real_br_taken_mask_dup_0_0
       | do_redirect_dup_next_bits_r_cfiUpdate_histPtr_value == 8'hCD
       & shouldShiftVec_dup_0_1 & real_br_taken_mask_dup_0_1),
    .out_res                (_ghv_write_datas_204_ppm_out_res)
  );
  PriorityMuxModule_16 ghv_write_datas_205_ppm (
    .s2_new_bit_0_sel       (_ghv_wens_205_T_1 & ~_ghv_wens_205_T_2 & ~_ghv_wens_205_T_3),
    .s2_new_bit_0_src
      (s2_ghist_ptr_dup_0_value == 8'hCD & io_resp_s2_full_pred_0_slot_valids_0
       & _s2_ghv_wdatas_T_58099 & io_resp_s2_full_pred_0_hit
       | s2_ghist_ptr_dup_0_value == 8'hCE & _s2_ghv_wdatas_T_57998
       & ~(_s2_ghv_wdatas_T_58099 & io_resp_s2_full_pred_0_hit) & _s2_ghv_wdatas_T_58106
       & io_resp_s2_full_pred_0_is_br_sharing & io_resp_s2_full_pred_0_hit),
    .s1_new_bit_0_sel
      (_ghv_wens_205_T & ~_ghv_wens_205_T_1 & ~_ghv_wens_205_T_2 & ~_ghv_wens_205_T_3),
    .s1_new_bit_0_src
      (s1_ghist_ptr_dup_0_value == 8'hCD & io_resp_s1_full_pred_0_slot_valids_0
       & (io_resp_s1_full_pred_0_slot_valids_0 & io_resp_s1_full_pred_0_br_taken_mask_0
          & io_resp_s1_full_pred_0_hit | _s1_ghv_wdatas_T_190528
          & io_resp_s1_full_pred_0_br_taken_mask_1 & io_resp_s1_full_pred_0_hit)
       & (_s1_ghv_wdatas_T_190518 & io_resp_s1_full_pred_0_hit | ~_s1_ghv_wdatas_T_190528)
       & io_resp_s1_full_pred_0_hit | s1_ghist_ptr_dup_0_value == 8'hCE
       & _s1_ghv_wdatas_T_190528 & ~(_s1_ghv_wdatas_T_190518 & io_resp_s1_full_pred_0_hit)
       & (io_resp_s1_full_pred_0_slot_valids_0 & io_resp_s1_full_pred_0_br_taken_mask_0
          & io_resp_s1_full_pred_0_hit | _s1_ghv_wdatas_T_190528
          & io_resp_s1_full_pred_0_br_taken_mask_1 & io_resp_s1_full_pred_0_hit)
       & ~(_s1_ghv_wdatas_T_190518 & io_resp_s1_full_pred_0_hit)
       & io_resp_s1_full_pred_0_hit),
    .s3_new_bit_0_sel       (_ghv_wens_205_T_2 & ~_ghv_wens_205_T_3),
    .s3_new_bit_0_src
      (s3_ghist_ptr_dup_0_value == 8'hCD & io_resp_s3_full_pred_0_slot_valids_0
       & _s3_ghv_wdatas_T_58099 & io_resp_s3_full_pred_0_hit
       | s3_ghist_ptr_dup_0_value == 8'hCE & _s3_ghv_wdatas_T_57998
       & ~(_s3_ghv_wdatas_T_58099 & io_resp_s3_full_pred_0_hit) & _s3_ghv_wdatas_T_58106
       & io_resp_s3_full_pred_0_is_br_sharing & io_resp_s3_full_pred_0_hit),
    .redirect_new_bit_0_src
      (do_redirect_dup_next_bits_r_cfiUpdate_histPtr_value == 8'hCD
       & shouldShiftVec_dup_0_0 & real_br_taken_mask_dup_0_0
       | do_redirect_dup_next_bits_r_cfiUpdate_histPtr_value == 8'hCE
       & shouldShiftVec_dup_0_1 & real_br_taken_mask_dup_0_1),
    .out_res                (_ghv_write_datas_205_ppm_out_res)
  );
  PriorityMuxModule_16 ghv_write_datas_206_ppm (
    .s2_new_bit_0_sel       (_ghv_wens_206_T_1 & ~_ghv_wens_206_T_2 & ~_ghv_wens_206_T_3),
    .s2_new_bit_0_src
      (s2_ghist_ptr_dup_0_value == 8'hCE & io_resp_s2_full_pred_0_slot_valids_0
       & _s2_ghv_wdatas_T_58099 & io_resp_s2_full_pred_0_hit
       | s2_ghist_ptr_dup_0_value == 8'hCF & _s2_ghv_wdatas_T_57998
       & ~(_s2_ghv_wdatas_T_58099 & io_resp_s2_full_pred_0_hit) & _s2_ghv_wdatas_T_58106
       & io_resp_s2_full_pred_0_is_br_sharing & io_resp_s2_full_pred_0_hit),
    .s1_new_bit_0_sel
      (_ghv_wens_206_T & ~_ghv_wens_206_T_1 & ~_ghv_wens_206_T_2 & ~_ghv_wens_206_T_3),
    .s1_new_bit_0_src
      (s1_ghist_ptr_dup_0_value == 8'hCE & io_resp_s1_full_pred_0_slot_valids_0
       & (io_resp_s1_full_pred_0_slot_valids_0 & io_resp_s1_full_pred_0_br_taken_mask_0
          & io_resp_s1_full_pred_0_hit | _s1_ghv_wdatas_T_190528
          & io_resp_s1_full_pred_0_br_taken_mask_1 & io_resp_s1_full_pred_0_hit)
       & (_s1_ghv_wdatas_T_190518 & io_resp_s1_full_pred_0_hit | ~_s1_ghv_wdatas_T_190528)
       & io_resp_s1_full_pred_0_hit | s1_ghist_ptr_dup_0_value == 8'hCF
       & _s1_ghv_wdatas_T_190528 & ~(_s1_ghv_wdatas_T_190518 & io_resp_s1_full_pred_0_hit)
       & (io_resp_s1_full_pred_0_slot_valids_0 & io_resp_s1_full_pred_0_br_taken_mask_0
          & io_resp_s1_full_pred_0_hit | _s1_ghv_wdatas_T_190528
          & io_resp_s1_full_pred_0_br_taken_mask_1 & io_resp_s1_full_pred_0_hit)
       & ~(_s1_ghv_wdatas_T_190518 & io_resp_s1_full_pred_0_hit)
       & io_resp_s1_full_pred_0_hit),
    .s3_new_bit_0_sel       (_ghv_wens_206_T_2 & ~_ghv_wens_206_T_3),
    .s3_new_bit_0_src
      (s3_ghist_ptr_dup_0_value == 8'hCE & io_resp_s3_full_pred_0_slot_valids_0
       & _s3_ghv_wdatas_T_58099 & io_resp_s3_full_pred_0_hit
       | s3_ghist_ptr_dup_0_value == 8'hCF & _s3_ghv_wdatas_T_57998
       & ~(_s3_ghv_wdatas_T_58099 & io_resp_s3_full_pred_0_hit) & _s3_ghv_wdatas_T_58106
       & io_resp_s3_full_pred_0_is_br_sharing & io_resp_s3_full_pred_0_hit),
    .redirect_new_bit_0_src
      (do_redirect_dup_next_bits_r_cfiUpdate_histPtr_value == 8'hCE
       & shouldShiftVec_dup_0_0 & real_br_taken_mask_dup_0_0
       | do_redirect_dup_next_bits_r_cfiUpdate_histPtr_value == 8'hCF
       & shouldShiftVec_dup_0_1 & real_br_taken_mask_dup_0_1),
    .out_res                (_ghv_write_datas_206_ppm_out_res)
  );
  PriorityMuxModule_16 ghv_write_datas_207_ppm (
    .s2_new_bit_0_sel       (_ghv_wens_207_T_1 & ~_ghv_wens_207_T_2 & ~_ghv_wens_207_T_3),
    .s2_new_bit_0_src
      (s2_ghist_ptr_dup_0_value == 8'hCF & io_resp_s2_full_pred_0_slot_valids_0
       & _s2_ghv_wdatas_T_58099 & io_resp_s2_full_pred_0_hit
       | s2_ghist_ptr_dup_0_value == 8'hD0 & _s2_ghv_wdatas_T_57998
       & ~(_s2_ghv_wdatas_T_58099 & io_resp_s2_full_pred_0_hit) & _s2_ghv_wdatas_T_58106
       & io_resp_s2_full_pred_0_is_br_sharing & io_resp_s2_full_pred_0_hit),
    .s1_new_bit_0_sel
      (_ghv_wens_207_T & ~_ghv_wens_207_T_1 & ~_ghv_wens_207_T_2 & ~_ghv_wens_207_T_3),
    .s1_new_bit_0_src
      (s1_ghist_ptr_dup_0_value == 8'hCF & io_resp_s1_full_pred_0_slot_valids_0
       & (io_resp_s1_full_pred_0_slot_valids_0 & io_resp_s1_full_pred_0_br_taken_mask_0
          & io_resp_s1_full_pred_0_hit | _s1_ghv_wdatas_T_190528
          & io_resp_s1_full_pred_0_br_taken_mask_1 & io_resp_s1_full_pred_0_hit)
       & (_s1_ghv_wdatas_T_190518 & io_resp_s1_full_pred_0_hit | ~_s1_ghv_wdatas_T_190528)
       & io_resp_s1_full_pred_0_hit | s1_ghist_ptr_dup_0_value == 8'hD0
       & _s1_ghv_wdatas_T_190528 & ~(_s1_ghv_wdatas_T_190518 & io_resp_s1_full_pred_0_hit)
       & (io_resp_s1_full_pred_0_slot_valids_0 & io_resp_s1_full_pred_0_br_taken_mask_0
          & io_resp_s1_full_pred_0_hit | _s1_ghv_wdatas_T_190528
          & io_resp_s1_full_pred_0_br_taken_mask_1 & io_resp_s1_full_pred_0_hit)
       & ~(_s1_ghv_wdatas_T_190518 & io_resp_s1_full_pred_0_hit)
       & io_resp_s1_full_pred_0_hit),
    .s3_new_bit_0_sel       (_ghv_wens_207_T_2 & ~_ghv_wens_207_T_3),
    .s3_new_bit_0_src
      (s3_ghist_ptr_dup_0_value == 8'hCF & io_resp_s3_full_pred_0_slot_valids_0
       & _s3_ghv_wdatas_T_58099 & io_resp_s3_full_pred_0_hit
       | s3_ghist_ptr_dup_0_value == 8'hD0 & _s3_ghv_wdatas_T_57998
       & ~(_s3_ghv_wdatas_T_58099 & io_resp_s3_full_pred_0_hit) & _s3_ghv_wdatas_T_58106
       & io_resp_s3_full_pred_0_is_br_sharing & io_resp_s3_full_pred_0_hit),
    .redirect_new_bit_0_src
      (do_redirect_dup_next_bits_r_cfiUpdate_histPtr_value == 8'hCF
       & shouldShiftVec_dup_0_0 & real_br_taken_mask_dup_0_0
       | do_redirect_dup_next_bits_r_cfiUpdate_histPtr_value == 8'hD0
       & shouldShiftVec_dup_0_1 & real_br_taken_mask_dup_0_1),
    .out_res                (_ghv_write_datas_207_ppm_out_res)
  );
  PriorityMuxModule_16 ghv_write_datas_208_ppm (
    .s2_new_bit_0_sel       (_ghv_wens_208_T_1 & ~_ghv_wens_208_T_2 & ~_ghv_wens_208_T_3),
    .s2_new_bit_0_src
      (s2_ghist_ptr_dup_0_value == 8'hD0 & io_resp_s2_full_pred_0_slot_valids_0
       & _s2_ghv_wdatas_T_58099 & io_resp_s2_full_pred_0_hit
       | s2_ghist_ptr_dup_0_value == 8'hD1 & _s2_ghv_wdatas_T_57998
       & ~(_s2_ghv_wdatas_T_58099 & io_resp_s2_full_pred_0_hit) & _s2_ghv_wdatas_T_58106
       & io_resp_s2_full_pred_0_is_br_sharing & io_resp_s2_full_pred_0_hit),
    .s1_new_bit_0_sel
      (_ghv_wens_208_T & ~_ghv_wens_208_T_1 & ~_ghv_wens_208_T_2 & ~_ghv_wens_208_T_3),
    .s1_new_bit_0_src
      (s1_ghist_ptr_dup_0_value == 8'hD0 & io_resp_s1_full_pred_0_slot_valids_0
       & (io_resp_s1_full_pred_0_slot_valids_0 & io_resp_s1_full_pred_0_br_taken_mask_0
          & io_resp_s1_full_pred_0_hit | _s1_ghv_wdatas_T_190528
          & io_resp_s1_full_pred_0_br_taken_mask_1 & io_resp_s1_full_pred_0_hit)
       & (_s1_ghv_wdatas_T_190518 & io_resp_s1_full_pred_0_hit | ~_s1_ghv_wdatas_T_190528)
       & io_resp_s1_full_pred_0_hit | s1_ghist_ptr_dup_0_value == 8'hD1
       & _s1_ghv_wdatas_T_190528 & ~(_s1_ghv_wdatas_T_190518 & io_resp_s1_full_pred_0_hit)
       & (io_resp_s1_full_pred_0_slot_valids_0 & io_resp_s1_full_pred_0_br_taken_mask_0
          & io_resp_s1_full_pred_0_hit | _s1_ghv_wdatas_T_190528
          & io_resp_s1_full_pred_0_br_taken_mask_1 & io_resp_s1_full_pred_0_hit)
       & ~(_s1_ghv_wdatas_T_190518 & io_resp_s1_full_pred_0_hit)
       & io_resp_s1_full_pred_0_hit),
    .s3_new_bit_0_sel       (_ghv_wens_208_T_2 & ~_ghv_wens_208_T_3),
    .s3_new_bit_0_src
      (s3_ghist_ptr_dup_0_value == 8'hD0 & io_resp_s3_full_pred_0_slot_valids_0
       & _s3_ghv_wdatas_T_58099 & io_resp_s3_full_pred_0_hit
       | s3_ghist_ptr_dup_0_value == 8'hD1 & _s3_ghv_wdatas_T_57998
       & ~(_s3_ghv_wdatas_T_58099 & io_resp_s3_full_pred_0_hit) & _s3_ghv_wdatas_T_58106
       & io_resp_s3_full_pred_0_is_br_sharing & io_resp_s3_full_pred_0_hit),
    .redirect_new_bit_0_src
      (do_redirect_dup_next_bits_r_cfiUpdate_histPtr_value == 8'hD0
       & shouldShiftVec_dup_0_0 & real_br_taken_mask_dup_0_0
       | do_redirect_dup_next_bits_r_cfiUpdate_histPtr_value == 8'hD1
       & shouldShiftVec_dup_0_1 & real_br_taken_mask_dup_0_1),
    .out_res                (_ghv_write_datas_208_ppm_out_res)
  );
  PriorityMuxModule_16 ghv_write_datas_209_ppm (
    .s2_new_bit_0_sel       (_ghv_wens_209_T_1 & ~_ghv_wens_209_T_2 & ~_ghv_wens_209_T_3),
    .s2_new_bit_0_src
      (s2_ghist_ptr_dup_0_value == 8'hD1 & io_resp_s2_full_pred_0_slot_valids_0
       & _s2_ghv_wdatas_T_58099 & io_resp_s2_full_pred_0_hit
       | s2_ghist_ptr_dup_0_value == 8'hD2 & _s2_ghv_wdatas_T_57998
       & ~(_s2_ghv_wdatas_T_58099 & io_resp_s2_full_pred_0_hit) & _s2_ghv_wdatas_T_58106
       & io_resp_s2_full_pred_0_is_br_sharing & io_resp_s2_full_pred_0_hit),
    .s1_new_bit_0_sel
      (_ghv_wens_209_T & ~_ghv_wens_209_T_1 & ~_ghv_wens_209_T_2 & ~_ghv_wens_209_T_3),
    .s1_new_bit_0_src
      (s1_ghist_ptr_dup_0_value == 8'hD1 & io_resp_s1_full_pred_0_slot_valids_0
       & (io_resp_s1_full_pred_0_slot_valids_0 & io_resp_s1_full_pred_0_br_taken_mask_0
          & io_resp_s1_full_pred_0_hit | _s1_ghv_wdatas_T_190528
          & io_resp_s1_full_pred_0_br_taken_mask_1 & io_resp_s1_full_pred_0_hit)
       & (_s1_ghv_wdatas_T_190518 & io_resp_s1_full_pred_0_hit | ~_s1_ghv_wdatas_T_190528)
       & io_resp_s1_full_pred_0_hit | s1_ghist_ptr_dup_0_value == 8'hD2
       & _s1_ghv_wdatas_T_190528 & ~(_s1_ghv_wdatas_T_190518 & io_resp_s1_full_pred_0_hit)
       & (io_resp_s1_full_pred_0_slot_valids_0 & io_resp_s1_full_pred_0_br_taken_mask_0
          & io_resp_s1_full_pred_0_hit | _s1_ghv_wdatas_T_190528
          & io_resp_s1_full_pred_0_br_taken_mask_1 & io_resp_s1_full_pred_0_hit)
       & ~(_s1_ghv_wdatas_T_190518 & io_resp_s1_full_pred_0_hit)
       & io_resp_s1_full_pred_0_hit),
    .s3_new_bit_0_sel       (_ghv_wens_209_T_2 & ~_ghv_wens_209_T_3),
    .s3_new_bit_0_src
      (s3_ghist_ptr_dup_0_value == 8'hD1 & io_resp_s3_full_pred_0_slot_valids_0
       & _s3_ghv_wdatas_T_58099 & io_resp_s3_full_pred_0_hit
       | s3_ghist_ptr_dup_0_value == 8'hD2 & _s3_ghv_wdatas_T_57998
       & ~(_s3_ghv_wdatas_T_58099 & io_resp_s3_full_pred_0_hit) & _s3_ghv_wdatas_T_58106
       & io_resp_s3_full_pred_0_is_br_sharing & io_resp_s3_full_pred_0_hit),
    .redirect_new_bit_0_src
      (do_redirect_dup_next_bits_r_cfiUpdate_histPtr_value == 8'hD1
       & shouldShiftVec_dup_0_0 & real_br_taken_mask_dup_0_0
       | do_redirect_dup_next_bits_r_cfiUpdate_histPtr_value == 8'hD2
       & shouldShiftVec_dup_0_1 & real_br_taken_mask_dup_0_1),
    .out_res                (_ghv_write_datas_209_ppm_out_res)
  );
  PriorityMuxModule_16 ghv_write_datas_210_ppm (
    .s2_new_bit_0_sel       (_ghv_wens_210_T_1 & ~_ghv_wens_210_T_2 & ~_ghv_wens_210_T_3),
    .s2_new_bit_0_src
      (s2_ghist_ptr_dup_0_value == 8'hD2 & io_resp_s2_full_pred_0_slot_valids_0
       & _s2_ghv_wdatas_T_58099 & io_resp_s2_full_pred_0_hit
       | s2_ghist_ptr_dup_0_value == 8'hD3 & _s2_ghv_wdatas_T_57998
       & ~(_s2_ghv_wdatas_T_58099 & io_resp_s2_full_pred_0_hit) & _s2_ghv_wdatas_T_58106
       & io_resp_s2_full_pred_0_is_br_sharing & io_resp_s2_full_pred_0_hit),
    .s1_new_bit_0_sel
      (_ghv_wens_210_T & ~_ghv_wens_210_T_1 & ~_ghv_wens_210_T_2 & ~_ghv_wens_210_T_3),
    .s1_new_bit_0_src
      (s1_ghist_ptr_dup_0_value == 8'hD2 & io_resp_s1_full_pred_0_slot_valids_0
       & (io_resp_s1_full_pred_0_slot_valids_0 & io_resp_s1_full_pred_0_br_taken_mask_0
          & io_resp_s1_full_pred_0_hit | _s1_ghv_wdatas_T_190528
          & io_resp_s1_full_pred_0_br_taken_mask_1 & io_resp_s1_full_pred_0_hit)
       & (_s1_ghv_wdatas_T_190518 & io_resp_s1_full_pred_0_hit | ~_s1_ghv_wdatas_T_190528)
       & io_resp_s1_full_pred_0_hit | s1_ghist_ptr_dup_0_value == 8'hD3
       & _s1_ghv_wdatas_T_190528 & ~(_s1_ghv_wdatas_T_190518 & io_resp_s1_full_pred_0_hit)
       & (io_resp_s1_full_pred_0_slot_valids_0 & io_resp_s1_full_pred_0_br_taken_mask_0
          & io_resp_s1_full_pred_0_hit | _s1_ghv_wdatas_T_190528
          & io_resp_s1_full_pred_0_br_taken_mask_1 & io_resp_s1_full_pred_0_hit)
       & ~(_s1_ghv_wdatas_T_190518 & io_resp_s1_full_pred_0_hit)
       & io_resp_s1_full_pred_0_hit),
    .s3_new_bit_0_sel       (_ghv_wens_210_T_2 & ~_ghv_wens_210_T_3),
    .s3_new_bit_0_src
      (s3_ghist_ptr_dup_0_value == 8'hD2 & io_resp_s3_full_pred_0_slot_valids_0
       & _s3_ghv_wdatas_T_58099 & io_resp_s3_full_pred_0_hit
       | s3_ghist_ptr_dup_0_value == 8'hD3 & _s3_ghv_wdatas_T_57998
       & ~(_s3_ghv_wdatas_T_58099 & io_resp_s3_full_pred_0_hit) & _s3_ghv_wdatas_T_58106
       & io_resp_s3_full_pred_0_is_br_sharing & io_resp_s3_full_pred_0_hit),
    .redirect_new_bit_0_src
      (do_redirect_dup_next_bits_r_cfiUpdate_histPtr_value == 8'hD2
       & shouldShiftVec_dup_0_0 & real_br_taken_mask_dup_0_0
       | do_redirect_dup_next_bits_r_cfiUpdate_histPtr_value == 8'hD3
       & shouldShiftVec_dup_0_1 & real_br_taken_mask_dup_0_1),
    .out_res                (_ghv_write_datas_210_ppm_out_res)
  );
  PriorityMuxModule_16 ghv_write_datas_211_ppm (
    .s2_new_bit_0_sel       (_ghv_wens_211_T_1 & ~_ghv_wens_211_T_2 & ~_ghv_wens_211_T_3),
    .s2_new_bit_0_src
      (s2_ghist_ptr_dup_0_value == 8'hD3 & io_resp_s2_full_pred_0_slot_valids_0
       & _s2_ghv_wdatas_T_58099 & io_resp_s2_full_pred_0_hit
       | s2_ghist_ptr_dup_0_value == 8'hD4 & _s2_ghv_wdatas_T_57998
       & ~(_s2_ghv_wdatas_T_58099 & io_resp_s2_full_pred_0_hit) & _s2_ghv_wdatas_T_58106
       & io_resp_s2_full_pred_0_is_br_sharing & io_resp_s2_full_pred_0_hit),
    .s1_new_bit_0_sel
      (_ghv_wens_211_T & ~_ghv_wens_211_T_1 & ~_ghv_wens_211_T_2 & ~_ghv_wens_211_T_3),
    .s1_new_bit_0_src
      (s1_ghist_ptr_dup_0_value == 8'hD3 & io_resp_s1_full_pred_0_slot_valids_0
       & (io_resp_s1_full_pred_0_slot_valids_0 & io_resp_s1_full_pred_0_br_taken_mask_0
          & io_resp_s1_full_pred_0_hit | _s1_ghv_wdatas_T_190528
          & io_resp_s1_full_pred_0_br_taken_mask_1 & io_resp_s1_full_pred_0_hit)
       & (_s1_ghv_wdatas_T_190518 & io_resp_s1_full_pred_0_hit | ~_s1_ghv_wdatas_T_190528)
       & io_resp_s1_full_pred_0_hit | s1_ghist_ptr_dup_0_value == 8'hD4
       & _s1_ghv_wdatas_T_190528 & ~(_s1_ghv_wdatas_T_190518 & io_resp_s1_full_pred_0_hit)
       & (io_resp_s1_full_pred_0_slot_valids_0 & io_resp_s1_full_pred_0_br_taken_mask_0
          & io_resp_s1_full_pred_0_hit | _s1_ghv_wdatas_T_190528
          & io_resp_s1_full_pred_0_br_taken_mask_1 & io_resp_s1_full_pred_0_hit)
       & ~(_s1_ghv_wdatas_T_190518 & io_resp_s1_full_pred_0_hit)
       & io_resp_s1_full_pred_0_hit),
    .s3_new_bit_0_sel       (_ghv_wens_211_T_2 & ~_ghv_wens_211_T_3),
    .s3_new_bit_0_src
      (s3_ghist_ptr_dup_0_value == 8'hD3 & io_resp_s3_full_pred_0_slot_valids_0
       & _s3_ghv_wdatas_T_58099 & io_resp_s3_full_pred_0_hit
       | s3_ghist_ptr_dup_0_value == 8'hD4 & _s3_ghv_wdatas_T_57998
       & ~(_s3_ghv_wdatas_T_58099 & io_resp_s3_full_pred_0_hit) & _s3_ghv_wdatas_T_58106
       & io_resp_s3_full_pred_0_is_br_sharing & io_resp_s3_full_pred_0_hit),
    .redirect_new_bit_0_src
      (do_redirect_dup_next_bits_r_cfiUpdate_histPtr_value == 8'hD3
       & shouldShiftVec_dup_0_0 & real_br_taken_mask_dup_0_0
       | do_redirect_dup_next_bits_r_cfiUpdate_histPtr_value == 8'hD4
       & shouldShiftVec_dup_0_1 & real_br_taken_mask_dup_0_1),
    .out_res                (_ghv_write_datas_211_ppm_out_res)
  );
  PriorityMuxModule_16 ghv_write_datas_212_ppm (
    .s2_new_bit_0_sel       (_ghv_wens_212_T_1 & ~_ghv_wens_212_T_2 & ~_ghv_wens_212_T_3),
    .s2_new_bit_0_src
      (s2_ghist_ptr_dup_0_value == 8'hD4 & io_resp_s2_full_pred_0_slot_valids_0
       & _s2_ghv_wdatas_T_58099 & io_resp_s2_full_pred_0_hit
       | s2_ghist_ptr_dup_0_value == 8'hD5 & _s2_ghv_wdatas_T_57998
       & ~(_s2_ghv_wdatas_T_58099 & io_resp_s2_full_pred_0_hit) & _s2_ghv_wdatas_T_58106
       & io_resp_s2_full_pred_0_is_br_sharing & io_resp_s2_full_pred_0_hit),
    .s1_new_bit_0_sel
      (_ghv_wens_212_T & ~_ghv_wens_212_T_1 & ~_ghv_wens_212_T_2 & ~_ghv_wens_212_T_3),
    .s1_new_bit_0_src
      (s1_ghist_ptr_dup_0_value == 8'hD4 & io_resp_s1_full_pred_0_slot_valids_0
       & (io_resp_s1_full_pred_0_slot_valids_0 & io_resp_s1_full_pred_0_br_taken_mask_0
          & io_resp_s1_full_pred_0_hit | _s1_ghv_wdatas_T_190528
          & io_resp_s1_full_pred_0_br_taken_mask_1 & io_resp_s1_full_pred_0_hit)
       & (_s1_ghv_wdatas_T_190518 & io_resp_s1_full_pred_0_hit | ~_s1_ghv_wdatas_T_190528)
       & io_resp_s1_full_pred_0_hit | s1_ghist_ptr_dup_0_value == 8'hD5
       & _s1_ghv_wdatas_T_190528 & ~(_s1_ghv_wdatas_T_190518 & io_resp_s1_full_pred_0_hit)
       & (io_resp_s1_full_pred_0_slot_valids_0 & io_resp_s1_full_pred_0_br_taken_mask_0
          & io_resp_s1_full_pred_0_hit | _s1_ghv_wdatas_T_190528
          & io_resp_s1_full_pred_0_br_taken_mask_1 & io_resp_s1_full_pred_0_hit)
       & ~(_s1_ghv_wdatas_T_190518 & io_resp_s1_full_pred_0_hit)
       & io_resp_s1_full_pred_0_hit),
    .s3_new_bit_0_sel       (_ghv_wens_212_T_2 & ~_ghv_wens_212_T_3),
    .s3_new_bit_0_src
      (s3_ghist_ptr_dup_0_value == 8'hD4 & io_resp_s3_full_pred_0_slot_valids_0
       & _s3_ghv_wdatas_T_58099 & io_resp_s3_full_pred_0_hit
       | s3_ghist_ptr_dup_0_value == 8'hD5 & _s3_ghv_wdatas_T_57998
       & ~(_s3_ghv_wdatas_T_58099 & io_resp_s3_full_pred_0_hit) & _s3_ghv_wdatas_T_58106
       & io_resp_s3_full_pred_0_is_br_sharing & io_resp_s3_full_pred_0_hit),
    .redirect_new_bit_0_src
      (do_redirect_dup_next_bits_r_cfiUpdate_histPtr_value == 8'hD4
       & shouldShiftVec_dup_0_0 & real_br_taken_mask_dup_0_0
       | do_redirect_dup_next_bits_r_cfiUpdate_histPtr_value == 8'hD5
       & shouldShiftVec_dup_0_1 & real_br_taken_mask_dup_0_1),
    .out_res                (_ghv_write_datas_212_ppm_out_res)
  );
  PriorityMuxModule_16 ghv_write_datas_213_ppm (
    .s2_new_bit_0_sel       (_ghv_wens_213_T_1 & ~_ghv_wens_213_T_2 & ~_ghv_wens_213_T_3),
    .s2_new_bit_0_src
      (s2_ghist_ptr_dup_0_value == 8'hD5 & io_resp_s2_full_pred_0_slot_valids_0
       & _s2_ghv_wdatas_T_58099 & io_resp_s2_full_pred_0_hit
       | s2_ghist_ptr_dup_0_value == 8'hD6 & _s2_ghv_wdatas_T_57998
       & ~(_s2_ghv_wdatas_T_58099 & io_resp_s2_full_pred_0_hit) & _s2_ghv_wdatas_T_58106
       & io_resp_s2_full_pred_0_is_br_sharing & io_resp_s2_full_pred_0_hit),
    .s1_new_bit_0_sel
      (_ghv_wens_213_T & ~_ghv_wens_213_T_1 & ~_ghv_wens_213_T_2 & ~_ghv_wens_213_T_3),
    .s1_new_bit_0_src
      (s1_ghist_ptr_dup_0_value == 8'hD5 & io_resp_s1_full_pred_0_slot_valids_0
       & (io_resp_s1_full_pred_0_slot_valids_0 & io_resp_s1_full_pred_0_br_taken_mask_0
          & io_resp_s1_full_pred_0_hit | _s1_ghv_wdatas_T_190528
          & io_resp_s1_full_pred_0_br_taken_mask_1 & io_resp_s1_full_pred_0_hit)
       & (_s1_ghv_wdatas_T_190518 & io_resp_s1_full_pred_0_hit | ~_s1_ghv_wdatas_T_190528)
       & io_resp_s1_full_pred_0_hit | s1_ghist_ptr_dup_0_value == 8'hD6
       & _s1_ghv_wdatas_T_190528 & ~(_s1_ghv_wdatas_T_190518 & io_resp_s1_full_pred_0_hit)
       & (io_resp_s1_full_pred_0_slot_valids_0 & io_resp_s1_full_pred_0_br_taken_mask_0
          & io_resp_s1_full_pred_0_hit | _s1_ghv_wdatas_T_190528
          & io_resp_s1_full_pred_0_br_taken_mask_1 & io_resp_s1_full_pred_0_hit)
       & ~(_s1_ghv_wdatas_T_190518 & io_resp_s1_full_pred_0_hit)
       & io_resp_s1_full_pred_0_hit),
    .s3_new_bit_0_sel       (_ghv_wens_213_T_2 & ~_ghv_wens_213_T_3),
    .s3_new_bit_0_src
      (s3_ghist_ptr_dup_0_value == 8'hD5 & io_resp_s3_full_pred_0_slot_valids_0
       & _s3_ghv_wdatas_T_58099 & io_resp_s3_full_pred_0_hit
       | s3_ghist_ptr_dup_0_value == 8'hD6 & _s3_ghv_wdatas_T_57998
       & ~(_s3_ghv_wdatas_T_58099 & io_resp_s3_full_pred_0_hit) & _s3_ghv_wdatas_T_58106
       & io_resp_s3_full_pred_0_is_br_sharing & io_resp_s3_full_pred_0_hit),
    .redirect_new_bit_0_src
      (do_redirect_dup_next_bits_r_cfiUpdate_histPtr_value == 8'hD5
       & shouldShiftVec_dup_0_0 & real_br_taken_mask_dup_0_0
       | do_redirect_dup_next_bits_r_cfiUpdate_histPtr_value == 8'hD6
       & shouldShiftVec_dup_0_1 & real_br_taken_mask_dup_0_1),
    .out_res                (_ghv_write_datas_213_ppm_out_res)
  );
  PriorityMuxModule_16 ghv_write_datas_214_ppm (
    .s2_new_bit_0_sel       (_ghv_wens_214_T_1 & ~_ghv_wens_214_T_2 & ~_ghv_wens_214_T_3),
    .s2_new_bit_0_src
      (s2_ghist_ptr_dup_0_value == 8'hD6 & io_resp_s2_full_pred_0_slot_valids_0
       & _s2_ghv_wdatas_T_58099 & io_resp_s2_full_pred_0_hit
       | s2_ghist_ptr_dup_0_value == 8'hD7 & _s2_ghv_wdatas_T_57998
       & ~(_s2_ghv_wdatas_T_58099 & io_resp_s2_full_pred_0_hit) & _s2_ghv_wdatas_T_58106
       & io_resp_s2_full_pred_0_is_br_sharing & io_resp_s2_full_pred_0_hit),
    .s1_new_bit_0_sel
      (_ghv_wens_214_T & ~_ghv_wens_214_T_1 & ~_ghv_wens_214_T_2 & ~_ghv_wens_214_T_3),
    .s1_new_bit_0_src
      (s1_ghist_ptr_dup_0_value == 8'hD6 & io_resp_s1_full_pred_0_slot_valids_0
       & (io_resp_s1_full_pred_0_slot_valids_0 & io_resp_s1_full_pred_0_br_taken_mask_0
          & io_resp_s1_full_pred_0_hit | _s1_ghv_wdatas_T_190528
          & io_resp_s1_full_pred_0_br_taken_mask_1 & io_resp_s1_full_pred_0_hit)
       & (_s1_ghv_wdatas_T_190518 & io_resp_s1_full_pred_0_hit | ~_s1_ghv_wdatas_T_190528)
       & io_resp_s1_full_pred_0_hit | s1_ghist_ptr_dup_0_value == 8'hD7
       & _s1_ghv_wdatas_T_190528 & ~(_s1_ghv_wdatas_T_190518 & io_resp_s1_full_pred_0_hit)
       & (io_resp_s1_full_pred_0_slot_valids_0 & io_resp_s1_full_pred_0_br_taken_mask_0
          & io_resp_s1_full_pred_0_hit | _s1_ghv_wdatas_T_190528
          & io_resp_s1_full_pred_0_br_taken_mask_1 & io_resp_s1_full_pred_0_hit)
       & ~(_s1_ghv_wdatas_T_190518 & io_resp_s1_full_pred_0_hit)
       & io_resp_s1_full_pred_0_hit),
    .s3_new_bit_0_sel       (_ghv_wens_214_T_2 & ~_ghv_wens_214_T_3),
    .s3_new_bit_0_src
      (s3_ghist_ptr_dup_0_value == 8'hD6 & io_resp_s3_full_pred_0_slot_valids_0
       & _s3_ghv_wdatas_T_58099 & io_resp_s3_full_pred_0_hit
       | s3_ghist_ptr_dup_0_value == 8'hD7 & _s3_ghv_wdatas_T_57998
       & ~(_s3_ghv_wdatas_T_58099 & io_resp_s3_full_pred_0_hit) & _s3_ghv_wdatas_T_58106
       & io_resp_s3_full_pred_0_is_br_sharing & io_resp_s3_full_pred_0_hit),
    .redirect_new_bit_0_src
      (do_redirect_dup_next_bits_r_cfiUpdate_histPtr_value == 8'hD6
       & shouldShiftVec_dup_0_0 & real_br_taken_mask_dup_0_0
       | do_redirect_dup_next_bits_r_cfiUpdate_histPtr_value == 8'hD7
       & shouldShiftVec_dup_0_1 & real_br_taken_mask_dup_0_1),
    .out_res                (_ghv_write_datas_214_ppm_out_res)
  );
  PriorityMuxModule_16 ghv_write_datas_215_ppm (
    .s2_new_bit_0_sel       (_ghv_wens_215_T_1 & ~_ghv_wens_215_T_2 & ~_ghv_wens_215_T_3),
    .s2_new_bit_0_src
      (s2_ghist_ptr_dup_0_value == 8'hD7 & io_resp_s2_full_pred_0_slot_valids_0
       & _s2_ghv_wdatas_T_58099 & io_resp_s2_full_pred_0_hit
       | s2_ghist_ptr_dup_0_value == 8'hD8 & _s2_ghv_wdatas_T_57998
       & ~(_s2_ghv_wdatas_T_58099 & io_resp_s2_full_pred_0_hit) & _s2_ghv_wdatas_T_58106
       & io_resp_s2_full_pred_0_is_br_sharing & io_resp_s2_full_pred_0_hit),
    .s1_new_bit_0_sel
      (_ghv_wens_215_T & ~_ghv_wens_215_T_1 & ~_ghv_wens_215_T_2 & ~_ghv_wens_215_T_3),
    .s1_new_bit_0_src
      (s1_ghist_ptr_dup_0_value == 8'hD7 & io_resp_s1_full_pred_0_slot_valids_0
       & (io_resp_s1_full_pred_0_slot_valids_0 & io_resp_s1_full_pred_0_br_taken_mask_0
          & io_resp_s1_full_pred_0_hit | _s1_ghv_wdatas_T_190528
          & io_resp_s1_full_pred_0_br_taken_mask_1 & io_resp_s1_full_pred_0_hit)
       & (_s1_ghv_wdatas_T_190518 & io_resp_s1_full_pred_0_hit | ~_s1_ghv_wdatas_T_190528)
       & io_resp_s1_full_pred_0_hit | s1_ghist_ptr_dup_0_value == 8'hD8
       & _s1_ghv_wdatas_T_190528 & ~(_s1_ghv_wdatas_T_190518 & io_resp_s1_full_pred_0_hit)
       & (io_resp_s1_full_pred_0_slot_valids_0 & io_resp_s1_full_pred_0_br_taken_mask_0
          & io_resp_s1_full_pred_0_hit | _s1_ghv_wdatas_T_190528
          & io_resp_s1_full_pred_0_br_taken_mask_1 & io_resp_s1_full_pred_0_hit)
       & ~(_s1_ghv_wdatas_T_190518 & io_resp_s1_full_pred_0_hit)
       & io_resp_s1_full_pred_0_hit),
    .s3_new_bit_0_sel       (_ghv_wens_215_T_2 & ~_ghv_wens_215_T_3),
    .s3_new_bit_0_src
      (s3_ghist_ptr_dup_0_value == 8'hD7 & io_resp_s3_full_pred_0_slot_valids_0
       & _s3_ghv_wdatas_T_58099 & io_resp_s3_full_pred_0_hit
       | s3_ghist_ptr_dup_0_value == 8'hD8 & _s3_ghv_wdatas_T_57998
       & ~(_s3_ghv_wdatas_T_58099 & io_resp_s3_full_pred_0_hit) & _s3_ghv_wdatas_T_58106
       & io_resp_s3_full_pred_0_is_br_sharing & io_resp_s3_full_pred_0_hit),
    .redirect_new_bit_0_src
      (do_redirect_dup_next_bits_r_cfiUpdate_histPtr_value == 8'hD7
       & shouldShiftVec_dup_0_0 & real_br_taken_mask_dup_0_0
       | do_redirect_dup_next_bits_r_cfiUpdate_histPtr_value == 8'hD8
       & shouldShiftVec_dup_0_1 & real_br_taken_mask_dup_0_1),
    .out_res                (_ghv_write_datas_215_ppm_out_res)
  );
  PriorityMuxModule_16 ghv_write_datas_216_ppm (
    .s2_new_bit_0_sel       (_ghv_wens_216_T_1 & ~_ghv_wens_216_T_2 & ~_ghv_wens_216_T_3),
    .s2_new_bit_0_src
      (s2_ghist_ptr_dup_0_value == 8'hD8 & io_resp_s2_full_pred_0_slot_valids_0
       & _s2_ghv_wdatas_T_58099 & io_resp_s2_full_pred_0_hit
       | s2_ghist_ptr_dup_0_value == 8'hD9 & _s2_ghv_wdatas_T_57998
       & ~(_s2_ghv_wdatas_T_58099 & io_resp_s2_full_pred_0_hit) & _s2_ghv_wdatas_T_58106
       & io_resp_s2_full_pred_0_is_br_sharing & io_resp_s2_full_pred_0_hit),
    .s1_new_bit_0_sel
      (_ghv_wens_216_T & ~_ghv_wens_216_T_1 & ~_ghv_wens_216_T_2 & ~_ghv_wens_216_T_3),
    .s1_new_bit_0_src
      (s1_ghist_ptr_dup_0_value == 8'hD8 & io_resp_s1_full_pred_0_slot_valids_0
       & (io_resp_s1_full_pred_0_slot_valids_0 & io_resp_s1_full_pred_0_br_taken_mask_0
          & io_resp_s1_full_pred_0_hit | _s1_ghv_wdatas_T_190528
          & io_resp_s1_full_pred_0_br_taken_mask_1 & io_resp_s1_full_pred_0_hit)
       & (_s1_ghv_wdatas_T_190518 & io_resp_s1_full_pred_0_hit | ~_s1_ghv_wdatas_T_190528)
       & io_resp_s1_full_pred_0_hit | s1_ghist_ptr_dup_0_value == 8'hD9
       & _s1_ghv_wdatas_T_190528 & ~(_s1_ghv_wdatas_T_190518 & io_resp_s1_full_pred_0_hit)
       & (io_resp_s1_full_pred_0_slot_valids_0 & io_resp_s1_full_pred_0_br_taken_mask_0
          & io_resp_s1_full_pred_0_hit | _s1_ghv_wdatas_T_190528
          & io_resp_s1_full_pred_0_br_taken_mask_1 & io_resp_s1_full_pred_0_hit)
       & ~(_s1_ghv_wdatas_T_190518 & io_resp_s1_full_pred_0_hit)
       & io_resp_s1_full_pred_0_hit),
    .s3_new_bit_0_sel       (_ghv_wens_216_T_2 & ~_ghv_wens_216_T_3),
    .s3_new_bit_0_src
      (s3_ghist_ptr_dup_0_value == 8'hD8 & io_resp_s3_full_pred_0_slot_valids_0
       & _s3_ghv_wdatas_T_58099 & io_resp_s3_full_pred_0_hit
       | s3_ghist_ptr_dup_0_value == 8'hD9 & _s3_ghv_wdatas_T_57998
       & ~(_s3_ghv_wdatas_T_58099 & io_resp_s3_full_pred_0_hit) & _s3_ghv_wdatas_T_58106
       & io_resp_s3_full_pred_0_is_br_sharing & io_resp_s3_full_pred_0_hit),
    .redirect_new_bit_0_src
      (do_redirect_dup_next_bits_r_cfiUpdate_histPtr_value == 8'hD8
       & shouldShiftVec_dup_0_0 & real_br_taken_mask_dup_0_0
       | do_redirect_dup_next_bits_r_cfiUpdate_histPtr_value == 8'hD9
       & shouldShiftVec_dup_0_1 & real_br_taken_mask_dup_0_1),
    .out_res                (_ghv_write_datas_216_ppm_out_res)
  );
  PriorityMuxModule_16 ghv_write_datas_217_ppm (
    .s2_new_bit_0_sel       (_ghv_wens_217_T_1 & ~_ghv_wens_217_T_2 & ~_ghv_wens_217_T_3),
    .s2_new_bit_0_src
      (s2_ghist_ptr_dup_0_value == 8'hD9 & io_resp_s2_full_pred_0_slot_valids_0
       & _s2_ghv_wdatas_T_58099 & io_resp_s2_full_pred_0_hit
       | s2_ghist_ptr_dup_0_value == 8'hDA & _s2_ghv_wdatas_T_57998
       & ~(_s2_ghv_wdatas_T_58099 & io_resp_s2_full_pred_0_hit) & _s2_ghv_wdatas_T_58106
       & io_resp_s2_full_pred_0_is_br_sharing & io_resp_s2_full_pred_0_hit),
    .s1_new_bit_0_sel
      (_ghv_wens_217_T & ~_ghv_wens_217_T_1 & ~_ghv_wens_217_T_2 & ~_ghv_wens_217_T_3),
    .s1_new_bit_0_src
      (s1_ghist_ptr_dup_0_value == 8'hD9 & io_resp_s1_full_pred_0_slot_valids_0
       & (io_resp_s1_full_pred_0_slot_valids_0 & io_resp_s1_full_pred_0_br_taken_mask_0
          & io_resp_s1_full_pred_0_hit | _s1_ghv_wdatas_T_190528
          & io_resp_s1_full_pred_0_br_taken_mask_1 & io_resp_s1_full_pred_0_hit)
       & (_s1_ghv_wdatas_T_190518 & io_resp_s1_full_pred_0_hit | ~_s1_ghv_wdatas_T_190528)
       & io_resp_s1_full_pred_0_hit | s1_ghist_ptr_dup_0_value == 8'hDA
       & _s1_ghv_wdatas_T_190528 & ~(_s1_ghv_wdatas_T_190518 & io_resp_s1_full_pred_0_hit)
       & (io_resp_s1_full_pred_0_slot_valids_0 & io_resp_s1_full_pred_0_br_taken_mask_0
          & io_resp_s1_full_pred_0_hit | _s1_ghv_wdatas_T_190528
          & io_resp_s1_full_pred_0_br_taken_mask_1 & io_resp_s1_full_pred_0_hit)
       & ~(_s1_ghv_wdatas_T_190518 & io_resp_s1_full_pred_0_hit)
       & io_resp_s1_full_pred_0_hit),
    .s3_new_bit_0_sel       (_ghv_wens_217_T_2 & ~_ghv_wens_217_T_3),
    .s3_new_bit_0_src
      (s3_ghist_ptr_dup_0_value == 8'hD9 & io_resp_s3_full_pred_0_slot_valids_0
       & _s3_ghv_wdatas_T_58099 & io_resp_s3_full_pred_0_hit
       | s3_ghist_ptr_dup_0_value == 8'hDA & _s3_ghv_wdatas_T_57998
       & ~(_s3_ghv_wdatas_T_58099 & io_resp_s3_full_pred_0_hit) & _s3_ghv_wdatas_T_58106
       & io_resp_s3_full_pred_0_is_br_sharing & io_resp_s3_full_pred_0_hit),
    .redirect_new_bit_0_src
      (do_redirect_dup_next_bits_r_cfiUpdate_histPtr_value == 8'hD9
       & shouldShiftVec_dup_0_0 & real_br_taken_mask_dup_0_0
       | do_redirect_dup_next_bits_r_cfiUpdate_histPtr_value == 8'hDA
       & shouldShiftVec_dup_0_1 & real_br_taken_mask_dup_0_1),
    .out_res                (_ghv_write_datas_217_ppm_out_res)
  );
  PriorityMuxModule_16 ghv_write_datas_218_ppm (
    .s2_new_bit_0_sel       (_ghv_wens_218_T_1 & ~_ghv_wens_218_T_2 & ~_ghv_wens_218_T_3),
    .s2_new_bit_0_src
      (s2_ghist_ptr_dup_0_value == 8'hDA & io_resp_s2_full_pred_0_slot_valids_0
       & _s2_ghv_wdatas_T_58099 & io_resp_s2_full_pred_0_hit
       | s2_ghist_ptr_dup_0_value == 8'hDB & _s2_ghv_wdatas_T_57998
       & ~(_s2_ghv_wdatas_T_58099 & io_resp_s2_full_pred_0_hit) & _s2_ghv_wdatas_T_58106
       & io_resp_s2_full_pred_0_is_br_sharing & io_resp_s2_full_pred_0_hit),
    .s1_new_bit_0_sel
      (_ghv_wens_218_T & ~_ghv_wens_218_T_1 & ~_ghv_wens_218_T_2 & ~_ghv_wens_218_T_3),
    .s1_new_bit_0_src
      (s1_ghist_ptr_dup_0_value == 8'hDA & io_resp_s1_full_pred_0_slot_valids_0
       & (io_resp_s1_full_pred_0_slot_valids_0 & io_resp_s1_full_pred_0_br_taken_mask_0
          & io_resp_s1_full_pred_0_hit | _s1_ghv_wdatas_T_190528
          & io_resp_s1_full_pred_0_br_taken_mask_1 & io_resp_s1_full_pred_0_hit)
       & (_s1_ghv_wdatas_T_190518 & io_resp_s1_full_pred_0_hit | ~_s1_ghv_wdatas_T_190528)
       & io_resp_s1_full_pred_0_hit | s1_ghist_ptr_dup_0_value == 8'hDB
       & _s1_ghv_wdatas_T_190528 & ~(_s1_ghv_wdatas_T_190518 & io_resp_s1_full_pred_0_hit)
       & (io_resp_s1_full_pred_0_slot_valids_0 & io_resp_s1_full_pred_0_br_taken_mask_0
          & io_resp_s1_full_pred_0_hit | _s1_ghv_wdatas_T_190528
          & io_resp_s1_full_pred_0_br_taken_mask_1 & io_resp_s1_full_pred_0_hit)
       & ~(_s1_ghv_wdatas_T_190518 & io_resp_s1_full_pred_0_hit)
       & io_resp_s1_full_pred_0_hit),
    .s3_new_bit_0_sel       (_ghv_wens_218_T_2 & ~_ghv_wens_218_T_3),
    .s3_new_bit_0_src
      (s3_ghist_ptr_dup_0_value == 8'hDA & io_resp_s3_full_pred_0_slot_valids_0
       & _s3_ghv_wdatas_T_58099 & io_resp_s3_full_pred_0_hit
       | s3_ghist_ptr_dup_0_value == 8'hDB & _s3_ghv_wdatas_T_57998
       & ~(_s3_ghv_wdatas_T_58099 & io_resp_s3_full_pred_0_hit) & _s3_ghv_wdatas_T_58106
       & io_resp_s3_full_pred_0_is_br_sharing & io_resp_s3_full_pred_0_hit),
    .redirect_new_bit_0_src
      (do_redirect_dup_next_bits_r_cfiUpdate_histPtr_value == 8'hDA
       & shouldShiftVec_dup_0_0 & real_br_taken_mask_dup_0_0
       | do_redirect_dup_next_bits_r_cfiUpdate_histPtr_value == 8'hDB
       & shouldShiftVec_dup_0_1 & real_br_taken_mask_dup_0_1),
    .out_res                (_ghv_write_datas_218_ppm_out_res)
  );
  PriorityMuxModule_16 ghv_write_datas_219_ppm (
    .s2_new_bit_0_sel       (_ghv_wens_219_T_1 & ~_ghv_wens_219_T_2 & ~_ghv_wens_219_T_3),
    .s2_new_bit_0_src
      (s2_ghist_ptr_dup_0_value == 8'hDB & io_resp_s2_full_pred_0_slot_valids_0
       & _s2_ghv_wdatas_T_58099 & io_resp_s2_full_pred_0_hit
       | s2_ghist_ptr_dup_0_value == 8'hDC & _s2_ghv_wdatas_T_57998
       & ~(_s2_ghv_wdatas_T_58099 & io_resp_s2_full_pred_0_hit) & _s2_ghv_wdatas_T_58106
       & io_resp_s2_full_pred_0_is_br_sharing & io_resp_s2_full_pred_0_hit),
    .s1_new_bit_0_sel
      (_ghv_wens_219_T & ~_ghv_wens_219_T_1 & ~_ghv_wens_219_T_2 & ~_ghv_wens_219_T_3),
    .s1_new_bit_0_src
      (s1_ghist_ptr_dup_0_value == 8'hDB & io_resp_s1_full_pred_0_slot_valids_0
       & (io_resp_s1_full_pred_0_slot_valids_0 & io_resp_s1_full_pred_0_br_taken_mask_0
          & io_resp_s1_full_pred_0_hit | _s1_ghv_wdatas_T_190528
          & io_resp_s1_full_pred_0_br_taken_mask_1 & io_resp_s1_full_pred_0_hit)
       & (_s1_ghv_wdatas_T_190518 & io_resp_s1_full_pred_0_hit | ~_s1_ghv_wdatas_T_190528)
       & io_resp_s1_full_pred_0_hit | s1_ghist_ptr_dup_0_value == 8'hDC
       & _s1_ghv_wdatas_T_190528 & ~(_s1_ghv_wdatas_T_190518 & io_resp_s1_full_pred_0_hit)
       & (io_resp_s1_full_pred_0_slot_valids_0 & io_resp_s1_full_pred_0_br_taken_mask_0
          & io_resp_s1_full_pred_0_hit | _s1_ghv_wdatas_T_190528
          & io_resp_s1_full_pred_0_br_taken_mask_1 & io_resp_s1_full_pred_0_hit)
       & ~(_s1_ghv_wdatas_T_190518 & io_resp_s1_full_pred_0_hit)
       & io_resp_s1_full_pred_0_hit),
    .s3_new_bit_0_sel       (_ghv_wens_219_T_2 & ~_ghv_wens_219_T_3),
    .s3_new_bit_0_src
      (s3_ghist_ptr_dup_0_value == 8'hDB & io_resp_s3_full_pred_0_slot_valids_0
       & _s3_ghv_wdatas_T_58099 & io_resp_s3_full_pred_0_hit
       | s3_ghist_ptr_dup_0_value == 8'hDC & _s3_ghv_wdatas_T_57998
       & ~(_s3_ghv_wdatas_T_58099 & io_resp_s3_full_pred_0_hit) & _s3_ghv_wdatas_T_58106
       & io_resp_s3_full_pred_0_is_br_sharing & io_resp_s3_full_pred_0_hit),
    .redirect_new_bit_0_src
      (do_redirect_dup_next_bits_r_cfiUpdate_histPtr_value == 8'hDB
       & shouldShiftVec_dup_0_0 & real_br_taken_mask_dup_0_0
       | do_redirect_dup_next_bits_r_cfiUpdate_histPtr_value == 8'hDC
       & shouldShiftVec_dup_0_1 & real_br_taken_mask_dup_0_1),
    .out_res                (_ghv_write_datas_219_ppm_out_res)
  );
  PriorityMuxModule_16 ghv_write_datas_220_ppm (
    .s2_new_bit_0_sel       (_ghv_wens_220_T_1 & ~_ghv_wens_220_T_2 & ~_ghv_wens_220_T_3),
    .s2_new_bit_0_src
      (s2_ghist_ptr_dup_0_value == 8'hDC & io_resp_s2_full_pred_0_slot_valids_0
       & _s2_ghv_wdatas_T_58099 & io_resp_s2_full_pred_0_hit
       | s2_ghist_ptr_dup_0_value == 8'hDD & _s2_ghv_wdatas_T_57998
       & ~(_s2_ghv_wdatas_T_58099 & io_resp_s2_full_pred_0_hit) & _s2_ghv_wdatas_T_58106
       & io_resp_s2_full_pred_0_is_br_sharing & io_resp_s2_full_pred_0_hit),
    .s1_new_bit_0_sel
      (_ghv_wens_220_T & ~_ghv_wens_220_T_1 & ~_ghv_wens_220_T_2 & ~_ghv_wens_220_T_3),
    .s1_new_bit_0_src
      (s1_ghist_ptr_dup_0_value == 8'hDC & io_resp_s1_full_pred_0_slot_valids_0
       & (io_resp_s1_full_pred_0_slot_valids_0 & io_resp_s1_full_pred_0_br_taken_mask_0
          & io_resp_s1_full_pred_0_hit | _s1_ghv_wdatas_T_190528
          & io_resp_s1_full_pred_0_br_taken_mask_1 & io_resp_s1_full_pred_0_hit)
       & (_s1_ghv_wdatas_T_190518 & io_resp_s1_full_pred_0_hit | ~_s1_ghv_wdatas_T_190528)
       & io_resp_s1_full_pred_0_hit | s1_ghist_ptr_dup_0_value == 8'hDD
       & _s1_ghv_wdatas_T_190528 & ~(_s1_ghv_wdatas_T_190518 & io_resp_s1_full_pred_0_hit)
       & (io_resp_s1_full_pred_0_slot_valids_0 & io_resp_s1_full_pred_0_br_taken_mask_0
          & io_resp_s1_full_pred_0_hit | _s1_ghv_wdatas_T_190528
          & io_resp_s1_full_pred_0_br_taken_mask_1 & io_resp_s1_full_pred_0_hit)
       & ~(_s1_ghv_wdatas_T_190518 & io_resp_s1_full_pred_0_hit)
       & io_resp_s1_full_pred_0_hit),
    .s3_new_bit_0_sel       (_ghv_wens_220_T_2 & ~_ghv_wens_220_T_3),
    .s3_new_bit_0_src
      (s3_ghist_ptr_dup_0_value == 8'hDC & io_resp_s3_full_pred_0_slot_valids_0
       & _s3_ghv_wdatas_T_58099 & io_resp_s3_full_pred_0_hit
       | s3_ghist_ptr_dup_0_value == 8'hDD & _s3_ghv_wdatas_T_57998
       & ~(_s3_ghv_wdatas_T_58099 & io_resp_s3_full_pred_0_hit) & _s3_ghv_wdatas_T_58106
       & io_resp_s3_full_pred_0_is_br_sharing & io_resp_s3_full_pred_0_hit),
    .redirect_new_bit_0_src
      (do_redirect_dup_next_bits_r_cfiUpdate_histPtr_value == 8'hDC
       & shouldShiftVec_dup_0_0 & real_br_taken_mask_dup_0_0
       | do_redirect_dup_next_bits_r_cfiUpdate_histPtr_value == 8'hDD
       & shouldShiftVec_dup_0_1 & real_br_taken_mask_dup_0_1),
    .out_res                (_ghv_write_datas_220_ppm_out_res)
  );
  PriorityMuxModule_16 ghv_write_datas_221_ppm (
    .s2_new_bit_0_sel       (_ghv_wens_221_T_1 & ~_ghv_wens_221_T_2 & ~_ghv_wens_221_T_3),
    .s2_new_bit_0_src
      (s2_ghist_ptr_dup_0_value == 8'hDD & io_resp_s2_full_pred_0_slot_valids_0
       & _s2_ghv_wdatas_T_58099 & io_resp_s2_full_pred_0_hit
       | s2_ghist_ptr_dup_0_value == 8'hDE & _s2_ghv_wdatas_T_57998
       & ~(_s2_ghv_wdatas_T_58099 & io_resp_s2_full_pred_0_hit) & _s2_ghv_wdatas_T_58106
       & io_resp_s2_full_pred_0_is_br_sharing & io_resp_s2_full_pred_0_hit),
    .s1_new_bit_0_sel
      (_ghv_wens_221_T & ~_ghv_wens_221_T_1 & ~_ghv_wens_221_T_2 & ~_ghv_wens_221_T_3),
    .s1_new_bit_0_src
      (s1_ghist_ptr_dup_0_value == 8'hDD & io_resp_s1_full_pred_0_slot_valids_0
       & (io_resp_s1_full_pred_0_slot_valids_0 & io_resp_s1_full_pred_0_br_taken_mask_0
          & io_resp_s1_full_pred_0_hit | _s1_ghv_wdatas_T_190528
          & io_resp_s1_full_pred_0_br_taken_mask_1 & io_resp_s1_full_pred_0_hit)
       & (_s1_ghv_wdatas_T_190518 & io_resp_s1_full_pred_0_hit | ~_s1_ghv_wdatas_T_190528)
       & io_resp_s1_full_pred_0_hit | s1_ghist_ptr_dup_0_value == 8'hDE
       & _s1_ghv_wdatas_T_190528 & ~(_s1_ghv_wdatas_T_190518 & io_resp_s1_full_pred_0_hit)
       & (io_resp_s1_full_pred_0_slot_valids_0 & io_resp_s1_full_pred_0_br_taken_mask_0
          & io_resp_s1_full_pred_0_hit | _s1_ghv_wdatas_T_190528
          & io_resp_s1_full_pred_0_br_taken_mask_1 & io_resp_s1_full_pred_0_hit)
       & ~(_s1_ghv_wdatas_T_190518 & io_resp_s1_full_pred_0_hit)
       & io_resp_s1_full_pred_0_hit),
    .s3_new_bit_0_sel       (_ghv_wens_221_T_2 & ~_ghv_wens_221_T_3),
    .s3_new_bit_0_src
      (s3_ghist_ptr_dup_0_value == 8'hDD & io_resp_s3_full_pred_0_slot_valids_0
       & _s3_ghv_wdatas_T_58099 & io_resp_s3_full_pred_0_hit
       | s3_ghist_ptr_dup_0_value == 8'hDE & _s3_ghv_wdatas_T_57998
       & ~(_s3_ghv_wdatas_T_58099 & io_resp_s3_full_pred_0_hit) & _s3_ghv_wdatas_T_58106
       & io_resp_s3_full_pred_0_is_br_sharing & io_resp_s3_full_pred_0_hit),
    .redirect_new_bit_0_src
      (do_redirect_dup_next_bits_r_cfiUpdate_histPtr_value == 8'hDD
       & shouldShiftVec_dup_0_0 & real_br_taken_mask_dup_0_0
       | do_redirect_dup_next_bits_r_cfiUpdate_histPtr_value == 8'hDE
       & shouldShiftVec_dup_0_1 & real_br_taken_mask_dup_0_1),
    .out_res                (_ghv_write_datas_221_ppm_out_res)
  );
  PriorityMuxModule_16 ghv_write_datas_222_ppm (
    .s2_new_bit_0_sel       (_ghv_wens_222_T_1 & ~_ghv_wens_222_T_2 & ~_ghv_wens_222_T_3),
    .s2_new_bit_0_src
      (s2_ghist_ptr_dup_0_value == 8'hDE & io_resp_s2_full_pred_0_slot_valids_0
       & _s2_ghv_wdatas_T_58099 & io_resp_s2_full_pred_0_hit
       | s2_ghist_ptr_dup_0_value == 8'hDF & _s2_ghv_wdatas_T_57998
       & ~(_s2_ghv_wdatas_T_58099 & io_resp_s2_full_pred_0_hit) & _s2_ghv_wdatas_T_58106
       & io_resp_s2_full_pred_0_is_br_sharing & io_resp_s2_full_pred_0_hit),
    .s1_new_bit_0_sel
      (_ghv_wens_222_T & ~_ghv_wens_222_T_1 & ~_ghv_wens_222_T_2 & ~_ghv_wens_222_T_3),
    .s1_new_bit_0_src
      (s1_ghist_ptr_dup_0_value == 8'hDE & io_resp_s1_full_pred_0_slot_valids_0
       & (io_resp_s1_full_pred_0_slot_valids_0 & io_resp_s1_full_pred_0_br_taken_mask_0
          & io_resp_s1_full_pred_0_hit | _s1_ghv_wdatas_T_190528
          & io_resp_s1_full_pred_0_br_taken_mask_1 & io_resp_s1_full_pred_0_hit)
       & (_s1_ghv_wdatas_T_190518 & io_resp_s1_full_pred_0_hit | ~_s1_ghv_wdatas_T_190528)
       & io_resp_s1_full_pred_0_hit | s1_ghist_ptr_dup_0_value == 8'hDF
       & _s1_ghv_wdatas_T_190528 & ~(_s1_ghv_wdatas_T_190518 & io_resp_s1_full_pred_0_hit)
       & (io_resp_s1_full_pred_0_slot_valids_0 & io_resp_s1_full_pred_0_br_taken_mask_0
          & io_resp_s1_full_pred_0_hit | _s1_ghv_wdatas_T_190528
          & io_resp_s1_full_pred_0_br_taken_mask_1 & io_resp_s1_full_pred_0_hit)
       & ~(_s1_ghv_wdatas_T_190518 & io_resp_s1_full_pred_0_hit)
       & io_resp_s1_full_pred_0_hit),
    .s3_new_bit_0_sel       (_ghv_wens_222_T_2 & ~_ghv_wens_222_T_3),
    .s3_new_bit_0_src
      (s3_ghist_ptr_dup_0_value == 8'hDE & io_resp_s3_full_pred_0_slot_valids_0
       & _s3_ghv_wdatas_T_58099 & io_resp_s3_full_pred_0_hit
       | s3_ghist_ptr_dup_0_value == 8'hDF & _s3_ghv_wdatas_T_57998
       & ~(_s3_ghv_wdatas_T_58099 & io_resp_s3_full_pred_0_hit) & _s3_ghv_wdatas_T_58106
       & io_resp_s3_full_pred_0_is_br_sharing & io_resp_s3_full_pred_0_hit),
    .redirect_new_bit_0_src
      (do_redirect_dup_next_bits_r_cfiUpdate_histPtr_value == 8'hDE
       & shouldShiftVec_dup_0_0 & real_br_taken_mask_dup_0_0
       | do_redirect_dup_next_bits_r_cfiUpdate_histPtr_value == 8'hDF
       & shouldShiftVec_dup_0_1 & real_br_taken_mask_dup_0_1),
    .out_res                (_ghv_write_datas_222_ppm_out_res)
  );
  PriorityMuxModule_16 ghv_write_datas_223_ppm (
    .s2_new_bit_0_sel       (_ghv_wens_223_T_1 & ~_ghv_wens_223_T_2 & ~_ghv_wens_223_T_3),
    .s2_new_bit_0_src
      (s2_ghist_ptr_dup_0_value == 8'hDF & io_resp_s2_full_pred_0_slot_valids_0
       & _s2_ghv_wdatas_T_58099 & io_resp_s2_full_pred_0_hit
       | s2_ghist_ptr_dup_0_value == 8'hE0 & _s2_ghv_wdatas_T_57998
       & ~(_s2_ghv_wdatas_T_58099 & io_resp_s2_full_pred_0_hit) & _s2_ghv_wdatas_T_58106
       & io_resp_s2_full_pred_0_is_br_sharing & io_resp_s2_full_pred_0_hit),
    .s1_new_bit_0_sel
      (_ghv_wens_223_T & ~_ghv_wens_223_T_1 & ~_ghv_wens_223_T_2 & ~_ghv_wens_223_T_3),
    .s1_new_bit_0_src
      (s1_ghist_ptr_dup_0_value == 8'hDF & io_resp_s1_full_pred_0_slot_valids_0
       & (io_resp_s1_full_pred_0_slot_valids_0 & io_resp_s1_full_pred_0_br_taken_mask_0
          & io_resp_s1_full_pred_0_hit | _s1_ghv_wdatas_T_190528
          & io_resp_s1_full_pred_0_br_taken_mask_1 & io_resp_s1_full_pred_0_hit)
       & (_s1_ghv_wdatas_T_190518 & io_resp_s1_full_pred_0_hit | ~_s1_ghv_wdatas_T_190528)
       & io_resp_s1_full_pred_0_hit | s1_ghist_ptr_dup_0_value == 8'hE0
       & _s1_ghv_wdatas_T_190528 & ~(_s1_ghv_wdatas_T_190518 & io_resp_s1_full_pred_0_hit)
       & (io_resp_s1_full_pred_0_slot_valids_0 & io_resp_s1_full_pred_0_br_taken_mask_0
          & io_resp_s1_full_pred_0_hit | _s1_ghv_wdatas_T_190528
          & io_resp_s1_full_pred_0_br_taken_mask_1 & io_resp_s1_full_pred_0_hit)
       & ~(_s1_ghv_wdatas_T_190518 & io_resp_s1_full_pred_0_hit)
       & io_resp_s1_full_pred_0_hit),
    .s3_new_bit_0_sel       (_ghv_wens_223_T_2 & ~_ghv_wens_223_T_3),
    .s3_new_bit_0_src
      (s3_ghist_ptr_dup_0_value == 8'hDF & io_resp_s3_full_pred_0_slot_valids_0
       & _s3_ghv_wdatas_T_58099 & io_resp_s3_full_pred_0_hit
       | s3_ghist_ptr_dup_0_value == 8'hE0 & _s3_ghv_wdatas_T_57998
       & ~(_s3_ghv_wdatas_T_58099 & io_resp_s3_full_pred_0_hit) & _s3_ghv_wdatas_T_58106
       & io_resp_s3_full_pred_0_is_br_sharing & io_resp_s3_full_pred_0_hit),
    .redirect_new_bit_0_src
      (do_redirect_dup_next_bits_r_cfiUpdate_histPtr_value == 8'hDF
       & shouldShiftVec_dup_0_0 & real_br_taken_mask_dup_0_0
       | do_redirect_dup_next_bits_r_cfiUpdate_histPtr_value == 8'hE0
       & shouldShiftVec_dup_0_1 & real_br_taken_mask_dup_0_1),
    .out_res                (_ghv_write_datas_223_ppm_out_res)
  );
  PriorityMuxModule_16 ghv_write_datas_224_ppm (
    .s2_new_bit_0_sel       (_ghv_wens_224_T_1 & ~_ghv_wens_224_T_2 & ~_ghv_wens_224_T_3),
    .s2_new_bit_0_src
      (s2_ghist_ptr_dup_0_value == 8'hE0 & io_resp_s2_full_pred_0_slot_valids_0
       & _s2_ghv_wdatas_T_58099 & io_resp_s2_full_pred_0_hit
       | s2_ghist_ptr_dup_0_value == 8'hE1 & _s2_ghv_wdatas_T_57998
       & ~(_s2_ghv_wdatas_T_58099 & io_resp_s2_full_pred_0_hit) & _s2_ghv_wdatas_T_58106
       & io_resp_s2_full_pred_0_is_br_sharing & io_resp_s2_full_pred_0_hit),
    .s1_new_bit_0_sel
      (_ghv_wens_224_T & ~_ghv_wens_224_T_1 & ~_ghv_wens_224_T_2 & ~_ghv_wens_224_T_3),
    .s1_new_bit_0_src
      (s1_ghist_ptr_dup_0_value == 8'hE0 & io_resp_s1_full_pred_0_slot_valids_0
       & (io_resp_s1_full_pred_0_slot_valids_0 & io_resp_s1_full_pred_0_br_taken_mask_0
          & io_resp_s1_full_pred_0_hit | _s1_ghv_wdatas_T_190528
          & io_resp_s1_full_pred_0_br_taken_mask_1 & io_resp_s1_full_pred_0_hit)
       & (_s1_ghv_wdatas_T_190518 & io_resp_s1_full_pred_0_hit | ~_s1_ghv_wdatas_T_190528)
       & io_resp_s1_full_pred_0_hit | s1_ghist_ptr_dup_0_value == 8'hE1
       & _s1_ghv_wdatas_T_190528 & ~(_s1_ghv_wdatas_T_190518 & io_resp_s1_full_pred_0_hit)
       & (io_resp_s1_full_pred_0_slot_valids_0 & io_resp_s1_full_pred_0_br_taken_mask_0
          & io_resp_s1_full_pred_0_hit | _s1_ghv_wdatas_T_190528
          & io_resp_s1_full_pred_0_br_taken_mask_1 & io_resp_s1_full_pred_0_hit)
       & ~(_s1_ghv_wdatas_T_190518 & io_resp_s1_full_pred_0_hit)
       & io_resp_s1_full_pred_0_hit),
    .s3_new_bit_0_sel       (_ghv_wens_224_T_2 & ~_ghv_wens_224_T_3),
    .s3_new_bit_0_src
      (s3_ghist_ptr_dup_0_value == 8'hE0 & io_resp_s3_full_pred_0_slot_valids_0
       & _s3_ghv_wdatas_T_58099 & io_resp_s3_full_pred_0_hit
       | s3_ghist_ptr_dup_0_value == 8'hE1 & _s3_ghv_wdatas_T_57998
       & ~(_s3_ghv_wdatas_T_58099 & io_resp_s3_full_pred_0_hit) & _s3_ghv_wdatas_T_58106
       & io_resp_s3_full_pred_0_is_br_sharing & io_resp_s3_full_pred_0_hit),
    .redirect_new_bit_0_src
      (do_redirect_dup_next_bits_r_cfiUpdate_histPtr_value == 8'hE0
       & shouldShiftVec_dup_0_0 & real_br_taken_mask_dup_0_0
       | do_redirect_dup_next_bits_r_cfiUpdate_histPtr_value == 8'hE1
       & shouldShiftVec_dup_0_1 & real_br_taken_mask_dup_0_1),
    .out_res                (_ghv_write_datas_224_ppm_out_res)
  );
  PriorityMuxModule_16 ghv_write_datas_225_ppm (
    .s2_new_bit_0_sel       (_ghv_wens_225_T_1 & ~_ghv_wens_225_T_2 & ~_ghv_wens_225_T_3),
    .s2_new_bit_0_src
      (s2_ghist_ptr_dup_0_value == 8'hE1 & io_resp_s2_full_pred_0_slot_valids_0
       & _s2_ghv_wdatas_T_58099 & io_resp_s2_full_pred_0_hit
       | s2_ghist_ptr_dup_0_value == 8'hE2 & _s2_ghv_wdatas_T_57998
       & ~(_s2_ghv_wdatas_T_58099 & io_resp_s2_full_pred_0_hit) & _s2_ghv_wdatas_T_58106
       & io_resp_s2_full_pred_0_is_br_sharing & io_resp_s2_full_pred_0_hit),
    .s1_new_bit_0_sel
      (_ghv_wens_225_T & ~_ghv_wens_225_T_1 & ~_ghv_wens_225_T_2 & ~_ghv_wens_225_T_3),
    .s1_new_bit_0_src
      (s1_ghist_ptr_dup_0_value == 8'hE1 & io_resp_s1_full_pred_0_slot_valids_0
       & (io_resp_s1_full_pred_0_slot_valids_0 & io_resp_s1_full_pred_0_br_taken_mask_0
          & io_resp_s1_full_pred_0_hit | _s1_ghv_wdatas_T_190528
          & io_resp_s1_full_pred_0_br_taken_mask_1 & io_resp_s1_full_pred_0_hit)
       & (_s1_ghv_wdatas_T_190518 & io_resp_s1_full_pred_0_hit | ~_s1_ghv_wdatas_T_190528)
       & io_resp_s1_full_pred_0_hit | s1_ghist_ptr_dup_0_value == 8'hE2
       & _s1_ghv_wdatas_T_190528 & ~(_s1_ghv_wdatas_T_190518 & io_resp_s1_full_pred_0_hit)
       & (io_resp_s1_full_pred_0_slot_valids_0 & io_resp_s1_full_pred_0_br_taken_mask_0
          & io_resp_s1_full_pred_0_hit | _s1_ghv_wdatas_T_190528
          & io_resp_s1_full_pred_0_br_taken_mask_1 & io_resp_s1_full_pred_0_hit)
       & ~(_s1_ghv_wdatas_T_190518 & io_resp_s1_full_pred_0_hit)
       & io_resp_s1_full_pred_0_hit),
    .s3_new_bit_0_sel       (_ghv_wens_225_T_2 & ~_ghv_wens_225_T_3),
    .s3_new_bit_0_src
      (s3_ghist_ptr_dup_0_value == 8'hE1 & io_resp_s3_full_pred_0_slot_valids_0
       & _s3_ghv_wdatas_T_58099 & io_resp_s3_full_pred_0_hit
       | s3_ghist_ptr_dup_0_value == 8'hE2 & _s3_ghv_wdatas_T_57998
       & ~(_s3_ghv_wdatas_T_58099 & io_resp_s3_full_pred_0_hit) & _s3_ghv_wdatas_T_58106
       & io_resp_s3_full_pred_0_is_br_sharing & io_resp_s3_full_pred_0_hit),
    .redirect_new_bit_0_src
      (do_redirect_dup_next_bits_r_cfiUpdate_histPtr_value == 8'hE1
       & shouldShiftVec_dup_0_0 & real_br_taken_mask_dup_0_0
       | do_redirect_dup_next_bits_r_cfiUpdate_histPtr_value == 8'hE2
       & shouldShiftVec_dup_0_1 & real_br_taken_mask_dup_0_1),
    .out_res                (_ghv_write_datas_225_ppm_out_res)
  );
  PriorityMuxModule_16 ghv_write_datas_226_ppm (
    .s2_new_bit_0_sel       (_ghv_wens_226_T_1 & ~_ghv_wens_226_T_2 & ~_ghv_wens_226_T_3),
    .s2_new_bit_0_src
      (s2_ghist_ptr_dup_0_value == 8'hE2 & io_resp_s2_full_pred_0_slot_valids_0
       & _s2_ghv_wdatas_T_58099 & io_resp_s2_full_pred_0_hit
       | s2_ghist_ptr_dup_0_value == 8'hE3 & _s2_ghv_wdatas_T_57998
       & ~(_s2_ghv_wdatas_T_58099 & io_resp_s2_full_pred_0_hit) & _s2_ghv_wdatas_T_58106
       & io_resp_s2_full_pred_0_is_br_sharing & io_resp_s2_full_pred_0_hit),
    .s1_new_bit_0_sel
      (_ghv_wens_226_T & ~_ghv_wens_226_T_1 & ~_ghv_wens_226_T_2 & ~_ghv_wens_226_T_3),
    .s1_new_bit_0_src
      (s1_ghist_ptr_dup_0_value == 8'hE2 & io_resp_s1_full_pred_0_slot_valids_0
       & (io_resp_s1_full_pred_0_slot_valids_0 & io_resp_s1_full_pred_0_br_taken_mask_0
          & io_resp_s1_full_pred_0_hit | _s1_ghv_wdatas_T_190528
          & io_resp_s1_full_pred_0_br_taken_mask_1 & io_resp_s1_full_pred_0_hit)
       & (_s1_ghv_wdatas_T_190518 & io_resp_s1_full_pred_0_hit | ~_s1_ghv_wdatas_T_190528)
       & io_resp_s1_full_pred_0_hit | s1_ghist_ptr_dup_0_value == 8'hE3
       & _s1_ghv_wdatas_T_190528 & ~(_s1_ghv_wdatas_T_190518 & io_resp_s1_full_pred_0_hit)
       & (io_resp_s1_full_pred_0_slot_valids_0 & io_resp_s1_full_pred_0_br_taken_mask_0
          & io_resp_s1_full_pred_0_hit | _s1_ghv_wdatas_T_190528
          & io_resp_s1_full_pred_0_br_taken_mask_1 & io_resp_s1_full_pred_0_hit)
       & ~(_s1_ghv_wdatas_T_190518 & io_resp_s1_full_pred_0_hit)
       & io_resp_s1_full_pred_0_hit),
    .s3_new_bit_0_sel       (_ghv_wens_226_T_2 & ~_ghv_wens_226_T_3),
    .s3_new_bit_0_src
      (s3_ghist_ptr_dup_0_value == 8'hE2 & io_resp_s3_full_pred_0_slot_valids_0
       & _s3_ghv_wdatas_T_58099 & io_resp_s3_full_pred_0_hit
       | s3_ghist_ptr_dup_0_value == 8'hE3 & _s3_ghv_wdatas_T_57998
       & ~(_s3_ghv_wdatas_T_58099 & io_resp_s3_full_pred_0_hit) & _s3_ghv_wdatas_T_58106
       & io_resp_s3_full_pred_0_is_br_sharing & io_resp_s3_full_pred_0_hit),
    .redirect_new_bit_0_src
      (do_redirect_dup_next_bits_r_cfiUpdate_histPtr_value == 8'hE2
       & shouldShiftVec_dup_0_0 & real_br_taken_mask_dup_0_0
       | do_redirect_dup_next_bits_r_cfiUpdate_histPtr_value == 8'hE3
       & shouldShiftVec_dup_0_1 & real_br_taken_mask_dup_0_1),
    .out_res                (_ghv_write_datas_226_ppm_out_res)
  );
  PriorityMuxModule_16 ghv_write_datas_227_ppm (
    .s2_new_bit_0_sel       (_ghv_wens_227_T_1 & ~_ghv_wens_227_T_2 & ~_ghv_wens_227_T_3),
    .s2_new_bit_0_src
      (s2_ghist_ptr_dup_0_value == 8'hE3 & io_resp_s2_full_pred_0_slot_valids_0
       & _s2_ghv_wdatas_T_58099 & io_resp_s2_full_pred_0_hit
       | s2_ghist_ptr_dup_0_value == 8'hE4 & _s2_ghv_wdatas_T_57998
       & ~(_s2_ghv_wdatas_T_58099 & io_resp_s2_full_pred_0_hit) & _s2_ghv_wdatas_T_58106
       & io_resp_s2_full_pred_0_is_br_sharing & io_resp_s2_full_pred_0_hit),
    .s1_new_bit_0_sel
      (_ghv_wens_227_T & ~_ghv_wens_227_T_1 & ~_ghv_wens_227_T_2 & ~_ghv_wens_227_T_3),
    .s1_new_bit_0_src
      (s1_ghist_ptr_dup_0_value == 8'hE3 & io_resp_s1_full_pred_0_slot_valids_0
       & (io_resp_s1_full_pred_0_slot_valids_0 & io_resp_s1_full_pred_0_br_taken_mask_0
          & io_resp_s1_full_pred_0_hit | _s1_ghv_wdatas_T_190528
          & io_resp_s1_full_pred_0_br_taken_mask_1 & io_resp_s1_full_pred_0_hit)
       & (_s1_ghv_wdatas_T_190518 & io_resp_s1_full_pred_0_hit | ~_s1_ghv_wdatas_T_190528)
       & io_resp_s1_full_pred_0_hit | s1_ghist_ptr_dup_0_value == 8'hE4
       & _s1_ghv_wdatas_T_190528 & ~(_s1_ghv_wdatas_T_190518 & io_resp_s1_full_pred_0_hit)
       & (io_resp_s1_full_pred_0_slot_valids_0 & io_resp_s1_full_pred_0_br_taken_mask_0
          & io_resp_s1_full_pred_0_hit | _s1_ghv_wdatas_T_190528
          & io_resp_s1_full_pred_0_br_taken_mask_1 & io_resp_s1_full_pred_0_hit)
       & ~(_s1_ghv_wdatas_T_190518 & io_resp_s1_full_pred_0_hit)
       & io_resp_s1_full_pred_0_hit),
    .s3_new_bit_0_sel       (_ghv_wens_227_T_2 & ~_ghv_wens_227_T_3),
    .s3_new_bit_0_src
      (s3_ghist_ptr_dup_0_value == 8'hE3 & io_resp_s3_full_pred_0_slot_valids_0
       & _s3_ghv_wdatas_T_58099 & io_resp_s3_full_pred_0_hit
       | s3_ghist_ptr_dup_0_value == 8'hE4 & _s3_ghv_wdatas_T_57998
       & ~(_s3_ghv_wdatas_T_58099 & io_resp_s3_full_pred_0_hit) & _s3_ghv_wdatas_T_58106
       & io_resp_s3_full_pred_0_is_br_sharing & io_resp_s3_full_pred_0_hit),
    .redirect_new_bit_0_src
      (do_redirect_dup_next_bits_r_cfiUpdate_histPtr_value == 8'hE3
       & shouldShiftVec_dup_0_0 & real_br_taken_mask_dup_0_0
       | do_redirect_dup_next_bits_r_cfiUpdate_histPtr_value == 8'hE4
       & shouldShiftVec_dup_0_1 & real_br_taken_mask_dup_0_1),
    .out_res                (_ghv_write_datas_227_ppm_out_res)
  );
  PriorityMuxModule_16 ghv_write_datas_228_ppm (
    .s2_new_bit_0_sel       (_ghv_wens_228_T_1 & ~_ghv_wens_228_T_2 & ~_ghv_wens_228_T_3),
    .s2_new_bit_0_src
      (s2_ghist_ptr_dup_0_value == 8'hE4 & io_resp_s2_full_pred_0_slot_valids_0
       & _s2_ghv_wdatas_T_58099 & io_resp_s2_full_pred_0_hit
       | s2_ghist_ptr_dup_0_value == 8'hE5 & _s2_ghv_wdatas_T_57998
       & ~(_s2_ghv_wdatas_T_58099 & io_resp_s2_full_pred_0_hit) & _s2_ghv_wdatas_T_58106
       & io_resp_s2_full_pred_0_is_br_sharing & io_resp_s2_full_pred_0_hit),
    .s1_new_bit_0_sel
      (_ghv_wens_228_T & ~_ghv_wens_228_T_1 & ~_ghv_wens_228_T_2 & ~_ghv_wens_228_T_3),
    .s1_new_bit_0_src
      (s1_ghist_ptr_dup_0_value == 8'hE4 & io_resp_s1_full_pred_0_slot_valids_0
       & (io_resp_s1_full_pred_0_slot_valids_0 & io_resp_s1_full_pred_0_br_taken_mask_0
          & io_resp_s1_full_pred_0_hit | _s1_ghv_wdatas_T_190528
          & io_resp_s1_full_pred_0_br_taken_mask_1 & io_resp_s1_full_pred_0_hit)
       & (_s1_ghv_wdatas_T_190518 & io_resp_s1_full_pred_0_hit | ~_s1_ghv_wdatas_T_190528)
       & io_resp_s1_full_pred_0_hit | s1_ghist_ptr_dup_0_value == 8'hE5
       & _s1_ghv_wdatas_T_190528 & ~(_s1_ghv_wdatas_T_190518 & io_resp_s1_full_pred_0_hit)
       & (io_resp_s1_full_pred_0_slot_valids_0 & io_resp_s1_full_pred_0_br_taken_mask_0
          & io_resp_s1_full_pred_0_hit | _s1_ghv_wdatas_T_190528
          & io_resp_s1_full_pred_0_br_taken_mask_1 & io_resp_s1_full_pred_0_hit)
       & ~(_s1_ghv_wdatas_T_190518 & io_resp_s1_full_pred_0_hit)
       & io_resp_s1_full_pred_0_hit),
    .s3_new_bit_0_sel       (_ghv_wens_228_T_2 & ~_ghv_wens_228_T_3),
    .s3_new_bit_0_src
      (s3_ghist_ptr_dup_0_value == 8'hE4 & io_resp_s3_full_pred_0_slot_valids_0
       & _s3_ghv_wdatas_T_58099 & io_resp_s3_full_pred_0_hit
       | s3_ghist_ptr_dup_0_value == 8'hE5 & _s3_ghv_wdatas_T_57998
       & ~(_s3_ghv_wdatas_T_58099 & io_resp_s3_full_pred_0_hit) & _s3_ghv_wdatas_T_58106
       & io_resp_s3_full_pred_0_is_br_sharing & io_resp_s3_full_pred_0_hit),
    .redirect_new_bit_0_src
      (do_redirect_dup_next_bits_r_cfiUpdate_histPtr_value == 8'hE4
       & shouldShiftVec_dup_0_0 & real_br_taken_mask_dup_0_0
       | do_redirect_dup_next_bits_r_cfiUpdate_histPtr_value == 8'hE5
       & shouldShiftVec_dup_0_1 & real_br_taken_mask_dup_0_1),
    .out_res                (_ghv_write_datas_228_ppm_out_res)
  );
  PriorityMuxModule_16 ghv_write_datas_229_ppm (
    .s2_new_bit_0_sel       (_ghv_wens_229_T_1 & ~_ghv_wens_229_T_2 & ~_ghv_wens_229_T_3),
    .s2_new_bit_0_src
      (s2_ghist_ptr_dup_0_value == 8'hE5 & io_resp_s2_full_pred_0_slot_valids_0
       & _s2_ghv_wdatas_T_58099 & io_resp_s2_full_pred_0_hit
       | s2_ghist_ptr_dup_0_value == 8'hE6 & _s2_ghv_wdatas_T_57998
       & ~(_s2_ghv_wdatas_T_58099 & io_resp_s2_full_pred_0_hit) & _s2_ghv_wdatas_T_58106
       & io_resp_s2_full_pred_0_is_br_sharing & io_resp_s2_full_pred_0_hit),
    .s1_new_bit_0_sel
      (_ghv_wens_229_T & ~_ghv_wens_229_T_1 & ~_ghv_wens_229_T_2 & ~_ghv_wens_229_T_3),
    .s1_new_bit_0_src
      (s1_ghist_ptr_dup_0_value == 8'hE5 & io_resp_s1_full_pred_0_slot_valids_0
       & (io_resp_s1_full_pred_0_slot_valids_0 & io_resp_s1_full_pred_0_br_taken_mask_0
          & io_resp_s1_full_pred_0_hit | _s1_ghv_wdatas_T_190528
          & io_resp_s1_full_pred_0_br_taken_mask_1 & io_resp_s1_full_pred_0_hit)
       & (_s1_ghv_wdatas_T_190518 & io_resp_s1_full_pred_0_hit | ~_s1_ghv_wdatas_T_190528)
       & io_resp_s1_full_pred_0_hit | s1_ghist_ptr_dup_0_value == 8'hE6
       & _s1_ghv_wdatas_T_190528 & ~(_s1_ghv_wdatas_T_190518 & io_resp_s1_full_pred_0_hit)
       & (io_resp_s1_full_pred_0_slot_valids_0 & io_resp_s1_full_pred_0_br_taken_mask_0
          & io_resp_s1_full_pred_0_hit | _s1_ghv_wdatas_T_190528
          & io_resp_s1_full_pred_0_br_taken_mask_1 & io_resp_s1_full_pred_0_hit)
       & ~(_s1_ghv_wdatas_T_190518 & io_resp_s1_full_pred_0_hit)
       & io_resp_s1_full_pred_0_hit),
    .s3_new_bit_0_sel       (_ghv_wens_229_T_2 & ~_ghv_wens_229_T_3),
    .s3_new_bit_0_src
      (s3_ghist_ptr_dup_0_value == 8'hE5 & io_resp_s3_full_pred_0_slot_valids_0
       & _s3_ghv_wdatas_T_58099 & io_resp_s3_full_pred_0_hit
       | s3_ghist_ptr_dup_0_value == 8'hE6 & _s3_ghv_wdatas_T_57998
       & ~(_s3_ghv_wdatas_T_58099 & io_resp_s3_full_pred_0_hit) & _s3_ghv_wdatas_T_58106
       & io_resp_s3_full_pred_0_is_br_sharing & io_resp_s3_full_pred_0_hit),
    .redirect_new_bit_0_src
      (do_redirect_dup_next_bits_r_cfiUpdate_histPtr_value == 8'hE5
       & shouldShiftVec_dup_0_0 & real_br_taken_mask_dup_0_0
       | do_redirect_dup_next_bits_r_cfiUpdate_histPtr_value == 8'hE6
       & shouldShiftVec_dup_0_1 & real_br_taken_mask_dup_0_1),
    .out_res                (_ghv_write_datas_229_ppm_out_res)
  );
  PriorityMuxModule_16 ghv_write_datas_230_ppm (
    .s2_new_bit_0_sel       (_ghv_wens_230_T_1 & ~_ghv_wens_230_T_2 & ~_ghv_wens_230_T_3),
    .s2_new_bit_0_src
      (s2_ghist_ptr_dup_0_value == 8'hE6 & io_resp_s2_full_pred_0_slot_valids_0
       & _s2_ghv_wdatas_T_58099 & io_resp_s2_full_pred_0_hit
       | s2_ghist_ptr_dup_0_value == 8'hE7 & _s2_ghv_wdatas_T_57998
       & ~(_s2_ghv_wdatas_T_58099 & io_resp_s2_full_pred_0_hit) & _s2_ghv_wdatas_T_58106
       & io_resp_s2_full_pred_0_is_br_sharing & io_resp_s2_full_pred_0_hit),
    .s1_new_bit_0_sel
      (_ghv_wens_230_T & ~_ghv_wens_230_T_1 & ~_ghv_wens_230_T_2 & ~_ghv_wens_230_T_3),
    .s1_new_bit_0_src
      (s1_ghist_ptr_dup_0_value == 8'hE6 & io_resp_s1_full_pred_0_slot_valids_0
       & (io_resp_s1_full_pred_0_slot_valids_0 & io_resp_s1_full_pred_0_br_taken_mask_0
          & io_resp_s1_full_pred_0_hit | _s1_ghv_wdatas_T_190528
          & io_resp_s1_full_pred_0_br_taken_mask_1 & io_resp_s1_full_pred_0_hit)
       & (_s1_ghv_wdatas_T_190518 & io_resp_s1_full_pred_0_hit | ~_s1_ghv_wdatas_T_190528)
       & io_resp_s1_full_pred_0_hit | s1_ghist_ptr_dup_0_value == 8'hE7
       & _s1_ghv_wdatas_T_190528 & ~(_s1_ghv_wdatas_T_190518 & io_resp_s1_full_pred_0_hit)
       & (io_resp_s1_full_pred_0_slot_valids_0 & io_resp_s1_full_pred_0_br_taken_mask_0
          & io_resp_s1_full_pred_0_hit | _s1_ghv_wdatas_T_190528
          & io_resp_s1_full_pred_0_br_taken_mask_1 & io_resp_s1_full_pred_0_hit)
       & ~(_s1_ghv_wdatas_T_190518 & io_resp_s1_full_pred_0_hit)
       & io_resp_s1_full_pred_0_hit),
    .s3_new_bit_0_sel       (_ghv_wens_230_T_2 & ~_ghv_wens_230_T_3),
    .s3_new_bit_0_src
      (s3_ghist_ptr_dup_0_value == 8'hE6 & io_resp_s3_full_pred_0_slot_valids_0
       & _s3_ghv_wdatas_T_58099 & io_resp_s3_full_pred_0_hit
       | s3_ghist_ptr_dup_0_value == 8'hE7 & _s3_ghv_wdatas_T_57998
       & ~(_s3_ghv_wdatas_T_58099 & io_resp_s3_full_pred_0_hit) & _s3_ghv_wdatas_T_58106
       & io_resp_s3_full_pred_0_is_br_sharing & io_resp_s3_full_pred_0_hit),
    .redirect_new_bit_0_src
      (do_redirect_dup_next_bits_r_cfiUpdate_histPtr_value == 8'hE6
       & shouldShiftVec_dup_0_0 & real_br_taken_mask_dup_0_0
       | do_redirect_dup_next_bits_r_cfiUpdate_histPtr_value == 8'hE7
       & shouldShiftVec_dup_0_1 & real_br_taken_mask_dup_0_1),
    .out_res                (_ghv_write_datas_230_ppm_out_res)
  );
  PriorityMuxModule_16 ghv_write_datas_231_ppm (
    .s2_new_bit_0_sel       (_ghv_wens_231_T_1 & ~_ghv_wens_231_T_2 & ~_ghv_wens_231_T_3),
    .s2_new_bit_0_src
      (s2_ghist_ptr_dup_0_value == 8'hE7 & io_resp_s2_full_pred_0_slot_valids_0
       & _s2_ghv_wdatas_T_58099 & io_resp_s2_full_pred_0_hit
       | s2_ghist_ptr_dup_0_value == 8'hE8 & _s2_ghv_wdatas_T_57998
       & ~(_s2_ghv_wdatas_T_58099 & io_resp_s2_full_pred_0_hit) & _s2_ghv_wdatas_T_58106
       & io_resp_s2_full_pred_0_is_br_sharing & io_resp_s2_full_pred_0_hit),
    .s1_new_bit_0_sel
      (_ghv_wens_231_T & ~_ghv_wens_231_T_1 & ~_ghv_wens_231_T_2 & ~_ghv_wens_231_T_3),
    .s1_new_bit_0_src
      (s1_ghist_ptr_dup_0_value == 8'hE7 & io_resp_s1_full_pred_0_slot_valids_0
       & (io_resp_s1_full_pred_0_slot_valids_0 & io_resp_s1_full_pred_0_br_taken_mask_0
          & io_resp_s1_full_pred_0_hit | _s1_ghv_wdatas_T_190528
          & io_resp_s1_full_pred_0_br_taken_mask_1 & io_resp_s1_full_pred_0_hit)
       & (_s1_ghv_wdatas_T_190518 & io_resp_s1_full_pred_0_hit | ~_s1_ghv_wdatas_T_190528)
       & io_resp_s1_full_pred_0_hit | s1_ghist_ptr_dup_0_value == 8'hE8
       & _s1_ghv_wdatas_T_190528 & ~(_s1_ghv_wdatas_T_190518 & io_resp_s1_full_pred_0_hit)
       & (io_resp_s1_full_pred_0_slot_valids_0 & io_resp_s1_full_pred_0_br_taken_mask_0
          & io_resp_s1_full_pred_0_hit | _s1_ghv_wdatas_T_190528
          & io_resp_s1_full_pred_0_br_taken_mask_1 & io_resp_s1_full_pred_0_hit)
       & ~(_s1_ghv_wdatas_T_190518 & io_resp_s1_full_pred_0_hit)
       & io_resp_s1_full_pred_0_hit),
    .s3_new_bit_0_sel       (_ghv_wens_231_T_2 & ~_ghv_wens_231_T_3),
    .s3_new_bit_0_src
      (s3_ghist_ptr_dup_0_value == 8'hE7 & io_resp_s3_full_pred_0_slot_valids_0
       & _s3_ghv_wdatas_T_58099 & io_resp_s3_full_pred_0_hit
       | s3_ghist_ptr_dup_0_value == 8'hE8 & _s3_ghv_wdatas_T_57998
       & ~(_s3_ghv_wdatas_T_58099 & io_resp_s3_full_pred_0_hit) & _s3_ghv_wdatas_T_58106
       & io_resp_s3_full_pred_0_is_br_sharing & io_resp_s3_full_pred_0_hit),
    .redirect_new_bit_0_src
      (do_redirect_dup_next_bits_r_cfiUpdate_histPtr_value == 8'hE7
       & shouldShiftVec_dup_0_0 & real_br_taken_mask_dup_0_0
       | do_redirect_dup_next_bits_r_cfiUpdate_histPtr_value == 8'hE8
       & shouldShiftVec_dup_0_1 & real_br_taken_mask_dup_0_1),
    .out_res                (_ghv_write_datas_231_ppm_out_res)
  );
  PriorityMuxModule_16 ghv_write_datas_232_ppm (
    .s2_new_bit_0_sel       (_ghv_wens_232_T_1 & ~_ghv_wens_232_T_2 & ~_ghv_wens_232_T_3),
    .s2_new_bit_0_src
      (s2_ghist_ptr_dup_0_value == 8'hE8 & io_resp_s2_full_pred_0_slot_valids_0
       & _s2_ghv_wdatas_T_58099 & io_resp_s2_full_pred_0_hit
       | s2_ghist_ptr_dup_0_value == 8'hE9 & _s2_ghv_wdatas_T_57998
       & ~(_s2_ghv_wdatas_T_58099 & io_resp_s2_full_pred_0_hit) & _s2_ghv_wdatas_T_58106
       & io_resp_s2_full_pred_0_is_br_sharing & io_resp_s2_full_pred_0_hit),
    .s1_new_bit_0_sel
      (_ghv_wens_232_T & ~_ghv_wens_232_T_1 & ~_ghv_wens_232_T_2 & ~_ghv_wens_232_T_3),
    .s1_new_bit_0_src
      (s1_ghist_ptr_dup_0_value == 8'hE8 & io_resp_s1_full_pred_0_slot_valids_0
       & (io_resp_s1_full_pred_0_slot_valids_0 & io_resp_s1_full_pred_0_br_taken_mask_0
          & io_resp_s1_full_pred_0_hit | _s1_ghv_wdatas_T_190528
          & io_resp_s1_full_pred_0_br_taken_mask_1 & io_resp_s1_full_pred_0_hit)
       & (_s1_ghv_wdatas_T_190518 & io_resp_s1_full_pred_0_hit | ~_s1_ghv_wdatas_T_190528)
       & io_resp_s1_full_pred_0_hit | s1_ghist_ptr_dup_0_value == 8'hE9
       & _s1_ghv_wdatas_T_190528 & ~(_s1_ghv_wdatas_T_190518 & io_resp_s1_full_pred_0_hit)
       & (io_resp_s1_full_pred_0_slot_valids_0 & io_resp_s1_full_pred_0_br_taken_mask_0
          & io_resp_s1_full_pred_0_hit | _s1_ghv_wdatas_T_190528
          & io_resp_s1_full_pred_0_br_taken_mask_1 & io_resp_s1_full_pred_0_hit)
       & ~(_s1_ghv_wdatas_T_190518 & io_resp_s1_full_pred_0_hit)
       & io_resp_s1_full_pred_0_hit),
    .s3_new_bit_0_sel       (_ghv_wens_232_T_2 & ~_ghv_wens_232_T_3),
    .s3_new_bit_0_src
      (s3_ghist_ptr_dup_0_value == 8'hE8 & io_resp_s3_full_pred_0_slot_valids_0
       & _s3_ghv_wdatas_T_58099 & io_resp_s3_full_pred_0_hit
       | s3_ghist_ptr_dup_0_value == 8'hE9 & _s3_ghv_wdatas_T_57998
       & ~(_s3_ghv_wdatas_T_58099 & io_resp_s3_full_pred_0_hit) & _s3_ghv_wdatas_T_58106
       & io_resp_s3_full_pred_0_is_br_sharing & io_resp_s3_full_pred_0_hit),
    .redirect_new_bit_0_src
      (do_redirect_dup_next_bits_r_cfiUpdate_histPtr_value == 8'hE8
       & shouldShiftVec_dup_0_0 & real_br_taken_mask_dup_0_0
       | do_redirect_dup_next_bits_r_cfiUpdate_histPtr_value == 8'hE9
       & shouldShiftVec_dup_0_1 & real_br_taken_mask_dup_0_1),
    .out_res                (_ghv_write_datas_232_ppm_out_res)
  );
  PriorityMuxModule_16 ghv_write_datas_233_ppm (
    .s2_new_bit_0_sel       (_ghv_wens_233_T_1 & ~_ghv_wens_233_T_2 & ~_ghv_wens_233_T_3),
    .s2_new_bit_0_src
      (s2_ghist_ptr_dup_0_value == 8'hE9 & io_resp_s2_full_pred_0_slot_valids_0
       & _s2_ghv_wdatas_T_58099 & io_resp_s2_full_pred_0_hit
       | s2_ghist_ptr_dup_0_value == 8'hEA & _s2_ghv_wdatas_T_57998
       & ~(_s2_ghv_wdatas_T_58099 & io_resp_s2_full_pred_0_hit) & _s2_ghv_wdatas_T_58106
       & io_resp_s2_full_pred_0_is_br_sharing & io_resp_s2_full_pred_0_hit),
    .s1_new_bit_0_sel
      (_ghv_wens_233_T & ~_ghv_wens_233_T_1 & ~_ghv_wens_233_T_2 & ~_ghv_wens_233_T_3),
    .s1_new_bit_0_src
      (s1_ghist_ptr_dup_0_value == 8'hE9 & io_resp_s1_full_pred_0_slot_valids_0
       & (io_resp_s1_full_pred_0_slot_valids_0 & io_resp_s1_full_pred_0_br_taken_mask_0
          & io_resp_s1_full_pred_0_hit | _s1_ghv_wdatas_T_190528
          & io_resp_s1_full_pred_0_br_taken_mask_1 & io_resp_s1_full_pred_0_hit)
       & (_s1_ghv_wdatas_T_190518 & io_resp_s1_full_pred_0_hit | ~_s1_ghv_wdatas_T_190528)
       & io_resp_s1_full_pred_0_hit | s1_ghist_ptr_dup_0_value == 8'hEA
       & _s1_ghv_wdatas_T_190528 & ~(_s1_ghv_wdatas_T_190518 & io_resp_s1_full_pred_0_hit)
       & (io_resp_s1_full_pred_0_slot_valids_0 & io_resp_s1_full_pred_0_br_taken_mask_0
          & io_resp_s1_full_pred_0_hit | _s1_ghv_wdatas_T_190528
          & io_resp_s1_full_pred_0_br_taken_mask_1 & io_resp_s1_full_pred_0_hit)
       & ~(_s1_ghv_wdatas_T_190518 & io_resp_s1_full_pred_0_hit)
       & io_resp_s1_full_pred_0_hit),
    .s3_new_bit_0_sel       (_ghv_wens_233_T_2 & ~_ghv_wens_233_T_3),
    .s3_new_bit_0_src
      (s3_ghist_ptr_dup_0_value == 8'hE9 & io_resp_s3_full_pred_0_slot_valids_0
       & _s3_ghv_wdatas_T_58099 & io_resp_s3_full_pred_0_hit
       | s3_ghist_ptr_dup_0_value == 8'hEA & _s3_ghv_wdatas_T_57998
       & ~(_s3_ghv_wdatas_T_58099 & io_resp_s3_full_pred_0_hit) & _s3_ghv_wdatas_T_58106
       & io_resp_s3_full_pred_0_is_br_sharing & io_resp_s3_full_pred_0_hit),
    .redirect_new_bit_0_src
      (do_redirect_dup_next_bits_r_cfiUpdate_histPtr_value == 8'hE9
       & shouldShiftVec_dup_0_0 & real_br_taken_mask_dup_0_0
       | do_redirect_dup_next_bits_r_cfiUpdate_histPtr_value == 8'hEA
       & shouldShiftVec_dup_0_1 & real_br_taken_mask_dup_0_1),
    .out_res                (_ghv_write_datas_233_ppm_out_res)
  );
  PriorityMuxModule_16 ghv_write_datas_234_ppm (
    .s2_new_bit_0_sel       (_ghv_wens_234_T_1 & ~_ghv_wens_234_T_2 & ~_ghv_wens_234_T_3),
    .s2_new_bit_0_src
      (s2_ghist_ptr_dup_0_value == 8'hEA & io_resp_s2_full_pred_0_slot_valids_0
       & _s2_ghv_wdatas_T_58099 & io_resp_s2_full_pred_0_hit
       | s2_ghist_ptr_dup_0_value == 8'hEB & _s2_ghv_wdatas_T_57998
       & ~(_s2_ghv_wdatas_T_58099 & io_resp_s2_full_pred_0_hit) & _s2_ghv_wdatas_T_58106
       & io_resp_s2_full_pred_0_is_br_sharing & io_resp_s2_full_pred_0_hit),
    .s1_new_bit_0_sel
      (_ghv_wens_234_T & ~_ghv_wens_234_T_1 & ~_ghv_wens_234_T_2 & ~_ghv_wens_234_T_3),
    .s1_new_bit_0_src
      (s1_ghist_ptr_dup_0_value == 8'hEA & io_resp_s1_full_pred_0_slot_valids_0
       & (io_resp_s1_full_pred_0_slot_valids_0 & io_resp_s1_full_pred_0_br_taken_mask_0
          & io_resp_s1_full_pred_0_hit | _s1_ghv_wdatas_T_190528
          & io_resp_s1_full_pred_0_br_taken_mask_1 & io_resp_s1_full_pred_0_hit)
       & (_s1_ghv_wdatas_T_190518 & io_resp_s1_full_pred_0_hit | ~_s1_ghv_wdatas_T_190528)
       & io_resp_s1_full_pred_0_hit | s1_ghist_ptr_dup_0_value == 8'hEB
       & _s1_ghv_wdatas_T_190528 & ~(_s1_ghv_wdatas_T_190518 & io_resp_s1_full_pred_0_hit)
       & (io_resp_s1_full_pred_0_slot_valids_0 & io_resp_s1_full_pred_0_br_taken_mask_0
          & io_resp_s1_full_pred_0_hit | _s1_ghv_wdatas_T_190528
          & io_resp_s1_full_pred_0_br_taken_mask_1 & io_resp_s1_full_pred_0_hit)
       & ~(_s1_ghv_wdatas_T_190518 & io_resp_s1_full_pred_0_hit)
       & io_resp_s1_full_pred_0_hit),
    .s3_new_bit_0_sel       (_ghv_wens_234_T_2 & ~_ghv_wens_234_T_3),
    .s3_new_bit_0_src
      (s3_ghist_ptr_dup_0_value == 8'hEA & io_resp_s3_full_pred_0_slot_valids_0
       & _s3_ghv_wdatas_T_58099 & io_resp_s3_full_pred_0_hit
       | s3_ghist_ptr_dup_0_value == 8'hEB & _s3_ghv_wdatas_T_57998
       & ~(_s3_ghv_wdatas_T_58099 & io_resp_s3_full_pred_0_hit) & _s3_ghv_wdatas_T_58106
       & io_resp_s3_full_pred_0_is_br_sharing & io_resp_s3_full_pred_0_hit),
    .redirect_new_bit_0_src
      (do_redirect_dup_next_bits_r_cfiUpdate_histPtr_value == 8'hEA
       & shouldShiftVec_dup_0_0 & real_br_taken_mask_dup_0_0
       | do_redirect_dup_next_bits_r_cfiUpdate_histPtr_value == 8'hEB
       & shouldShiftVec_dup_0_1 & real_br_taken_mask_dup_0_1),
    .out_res                (_ghv_write_datas_234_ppm_out_res)
  );
  PriorityMuxModule_16 ghv_write_datas_235_ppm (
    .s2_new_bit_0_sel       (_ghv_wens_235_T_1 & ~_ghv_wens_235_T_2 & ~_ghv_wens_235_T_3),
    .s2_new_bit_0_src
      (s2_ghist_ptr_dup_0_value == 8'hEB & io_resp_s2_full_pred_0_slot_valids_0
       & _s2_ghv_wdatas_T_58099 & io_resp_s2_full_pred_0_hit
       | s2_ghist_ptr_dup_0_value == 8'hEC & _s2_ghv_wdatas_T_57998
       & ~(_s2_ghv_wdatas_T_58099 & io_resp_s2_full_pred_0_hit) & _s2_ghv_wdatas_T_58106
       & io_resp_s2_full_pred_0_is_br_sharing & io_resp_s2_full_pred_0_hit),
    .s1_new_bit_0_sel
      (_ghv_wens_235_T & ~_ghv_wens_235_T_1 & ~_ghv_wens_235_T_2 & ~_ghv_wens_235_T_3),
    .s1_new_bit_0_src
      (s1_ghist_ptr_dup_0_value == 8'hEB & io_resp_s1_full_pred_0_slot_valids_0
       & (io_resp_s1_full_pred_0_slot_valids_0 & io_resp_s1_full_pred_0_br_taken_mask_0
          & io_resp_s1_full_pred_0_hit | _s1_ghv_wdatas_T_190528
          & io_resp_s1_full_pred_0_br_taken_mask_1 & io_resp_s1_full_pred_0_hit)
       & (_s1_ghv_wdatas_T_190518 & io_resp_s1_full_pred_0_hit | ~_s1_ghv_wdatas_T_190528)
       & io_resp_s1_full_pred_0_hit | s1_ghist_ptr_dup_0_value == 8'hEC
       & _s1_ghv_wdatas_T_190528 & ~(_s1_ghv_wdatas_T_190518 & io_resp_s1_full_pred_0_hit)
       & (io_resp_s1_full_pred_0_slot_valids_0 & io_resp_s1_full_pred_0_br_taken_mask_0
          & io_resp_s1_full_pred_0_hit | _s1_ghv_wdatas_T_190528
          & io_resp_s1_full_pred_0_br_taken_mask_1 & io_resp_s1_full_pred_0_hit)
       & ~(_s1_ghv_wdatas_T_190518 & io_resp_s1_full_pred_0_hit)
       & io_resp_s1_full_pred_0_hit),
    .s3_new_bit_0_sel       (_ghv_wens_235_T_2 & ~_ghv_wens_235_T_3),
    .s3_new_bit_0_src
      (s3_ghist_ptr_dup_0_value == 8'hEB & io_resp_s3_full_pred_0_slot_valids_0
       & _s3_ghv_wdatas_T_58099 & io_resp_s3_full_pred_0_hit
       | s3_ghist_ptr_dup_0_value == 8'hEC & _s3_ghv_wdatas_T_57998
       & ~(_s3_ghv_wdatas_T_58099 & io_resp_s3_full_pred_0_hit) & _s3_ghv_wdatas_T_58106
       & io_resp_s3_full_pred_0_is_br_sharing & io_resp_s3_full_pred_0_hit),
    .redirect_new_bit_0_src
      (do_redirect_dup_next_bits_r_cfiUpdate_histPtr_value == 8'hEB
       & shouldShiftVec_dup_0_0 & real_br_taken_mask_dup_0_0
       | do_redirect_dup_next_bits_r_cfiUpdate_histPtr_value == 8'hEC
       & shouldShiftVec_dup_0_1 & real_br_taken_mask_dup_0_1),
    .out_res                (_ghv_write_datas_235_ppm_out_res)
  );
  PriorityMuxModule_16 ghv_write_datas_236_ppm (
    .s2_new_bit_0_sel       (_ghv_wens_236_T_1 & ~_ghv_wens_236_T_2 & ~_ghv_wens_236_T_3),
    .s2_new_bit_0_src
      (s2_ghist_ptr_dup_0_value == 8'hEC & io_resp_s2_full_pred_0_slot_valids_0
       & _s2_ghv_wdatas_T_58099 & io_resp_s2_full_pred_0_hit
       | s2_ghist_ptr_dup_0_value == 8'hED & _s2_ghv_wdatas_T_57998
       & ~(_s2_ghv_wdatas_T_58099 & io_resp_s2_full_pred_0_hit) & _s2_ghv_wdatas_T_58106
       & io_resp_s2_full_pred_0_is_br_sharing & io_resp_s2_full_pred_0_hit),
    .s1_new_bit_0_sel
      (_ghv_wens_236_T & ~_ghv_wens_236_T_1 & ~_ghv_wens_236_T_2 & ~_ghv_wens_236_T_3),
    .s1_new_bit_0_src
      (s1_ghist_ptr_dup_0_value == 8'hEC & io_resp_s1_full_pred_0_slot_valids_0
       & (io_resp_s1_full_pred_0_slot_valids_0 & io_resp_s1_full_pred_0_br_taken_mask_0
          & io_resp_s1_full_pred_0_hit | _s1_ghv_wdatas_T_190528
          & io_resp_s1_full_pred_0_br_taken_mask_1 & io_resp_s1_full_pred_0_hit)
       & (_s1_ghv_wdatas_T_190518 & io_resp_s1_full_pred_0_hit | ~_s1_ghv_wdatas_T_190528)
       & io_resp_s1_full_pred_0_hit | s1_ghist_ptr_dup_0_value == 8'hED
       & _s1_ghv_wdatas_T_190528 & ~(_s1_ghv_wdatas_T_190518 & io_resp_s1_full_pred_0_hit)
       & (io_resp_s1_full_pred_0_slot_valids_0 & io_resp_s1_full_pred_0_br_taken_mask_0
          & io_resp_s1_full_pred_0_hit | _s1_ghv_wdatas_T_190528
          & io_resp_s1_full_pred_0_br_taken_mask_1 & io_resp_s1_full_pred_0_hit)
       & ~(_s1_ghv_wdatas_T_190518 & io_resp_s1_full_pred_0_hit)
       & io_resp_s1_full_pred_0_hit),
    .s3_new_bit_0_sel       (_ghv_wens_236_T_2 & ~_ghv_wens_236_T_3),
    .s3_new_bit_0_src
      (s3_ghist_ptr_dup_0_value == 8'hEC & io_resp_s3_full_pred_0_slot_valids_0
       & _s3_ghv_wdatas_T_58099 & io_resp_s3_full_pred_0_hit
       | s3_ghist_ptr_dup_0_value == 8'hED & _s3_ghv_wdatas_T_57998
       & ~(_s3_ghv_wdatas_T_58099 & io_resp_s3_full_pred_0_hit) & _s3_ghv_wdatas_T_58106
       & io_resp_s3_full_pred_0_is_br_sharing & io_resp_s3_full_pred_0_hit),
    .redirect_new_bit_0_src
      (do_redirect_dup_next_bits_r_cfiUpdate_histPtr_value == 8'hEC
       & shouldShiftVec_dup_0_0 & real_br_taken_mask_dup_0_0
       | do_redirect_dup_next_bits_r_cfiUpdate_histPtr_value == 8'hED
       & shouldShiftVec_dup_0_1 & real_br_taken_mask_dup_0_1),
    .out_res                (_ghv_write_datas_236_ppm_out_res)
  );
  PriorityMuxModule_16 ghv_write_datas_237_ppm (
    .s2_new_bit_0_sel       (_ghv_wens_237_T_1 & ~_ghv_wens_237_T_2 & ~_ghv_wens_237_T_3),
    .s2_new_bit_0_src
      (s2_ghist_ptr_dup_0_value == 8'hED & io_resp_s2_full_pred_0_slot_valids_0
       & _s2_ghv_wdatas_T_58099 & io_resp_s2_full_pred_0_hit
       | s2_ghist_ptr_dup_0_value == 8'hEE & _s2_ghv_wdatas_T_57998
       & ~(_s2_ghv_wdatas_T_58099 & io_resp_s2_full_pred_0_hit) & _s2_ghv_wdatas_T_58106
       & io_resp_s2_full_pred_0_is_br_sharing & io_resp_s2_full_pred_0_hit),
    .s1_new_bit_0_sel
      (_ghv_wens_237_T & ~_ghv_wens_237_T_1 & ~_ghv_wens_237_T_2 & ~_ghv_wens_237_T_3),
    .s1_new_bit_0_src
      (s1_ghist_ptr_dup_0_value == 8'hED & io_resp_s1_full_pred_0_slot_valids_0
       & (io_resp_s1_full_pred_0_slot_valids_0 & io_resp_s1_full_pred_0_br_taken_mask_0
          & io_resp_s1_full_pred_0_hit | _s1_ghv_wdatas_T_190528
          & io_resp_s1_full_pred_0_br_taken_mask_1 & io_resp_s1_full_pred_0_hit)
       & (_s1_ghv_wdatas_T_190518 & io_resp_s1_full_pred_0_hit | ~_s1_ghv_wdatas_T_190528)
       & io_resp_s1_full_pred_0_hit | s1_ghist_ptr_dup_0_value == 8'hEE
       & _s1_ghv_wdatas_T_190528 & ~(_s1_ghv_wdatas_T_190518 & io_resp_s1_full_pred_0_hit)
       & (io_resp_s1_full_pred_0_slot_valids_0 & io_resp_s1_full_pred_0_br_taken_mask_0
          & io_resp_s1_full_pred_0_hit | _s1_ghv_wdatas_T_190528
          & io_resp_s1_full_pred_0_br_taken_mask_1 & io_resp_s1_full_pred_0_hit)
       & ~(_s1_ghv_wdatas_T_190518 & io_resp_s1_full_pred_0_hit)
       & io_resp_s1_full_pred_0_hit),
    .s3_new_bit_0_sel       (_ghv_wens_237_T_2 & ~_ghv_wens_237_T_3),
    .s3_new_bit_0_src
      (s3_ghist_ptr_dup_0_value == 8'hED & io_resp_s3_full_pred_0_slot_valids_0
       & _s3_ghv_wdatas_T_58099 & io_resp_s3_full_pred_0_hit
       | s3_ghist_ptr_dup_0_value == 8'hEE & _s3_ghv_wdatas_T_57998
       & ~(_s3_ghv_wdatas_T_58099 & io_resp_s3_full_pred_0_hit) & _s3_ghv_wdatas_T_58106
       & io_resp_s3_full_pred_0_is_br_sharing & io_resp_s3_full_pred_0_hit),
    .redirect_new_bit_0_src
      (do_redirect_dup_next_bits_r_cfiUpdate_histPtr_value == 8'hED
       & shouldShiftVec_dup_0_0 & real_br_taken_mask_dup_0_0
       | do_redirect_dup_next_bits_r_cfiUpdate_histPtr_value == 8'hEE
       & shouldShiftVec_dup_0_1 & real_br_taken_mask_dup_0_1),
    .out_res                (_ghv_write_datas_237_ppm_out_res)
  );
  PriorityMuxModule_16 ghv_write_datas_238_ppm (
    .s2_new_bit_0_sel       (_ghv_wens_238_T_1 & ~_ghv_wens_238_T_2 & ~_ghv_wens_238_T_3),
    .s2_new_bit_0_src
      (s2_ghist_ptr_dup_0_value == 8'hEE & io_resp_s2_full_pred_0_slot_valids_0
       & _s2_ghv_wdatas_T_58099 & io_resp_s2_full_pred_0_hit
       | s2_ghist_ptr_dup_0_value == 8'hEF & _s2_ghv_wdatas_T_57998
       & ~(_s2_ghv_wdatas_T_58099 & io_resp_s2_full_pred_0_hit) & _s2_ghv_wdatas_T_58106
       & io_resp_s2_full_pred_0_is_br_sharing & io_resp_s2_full_pred_0_hit),
    .s1_new_bit_0_sel
      (_ghv_wens_238_T & ~_ghv_wens_238_T_1 & ~_ghv_wens_238_T_2 & ~_ghv_wens_238_T_3),
    .s1_new_bit_0_src
      (s1_ghist_ptr_dup_0_value == 8'hEE & io_resp_s1_full_pred_0_slot_valids_0
       & (io_resp_s1_full_pred_0_slot_valids_0 & io_resp_s1_full_pred_0_br_taken_mask_0
          & io_resp_s1_full_pred_0_hit | _s1_ghv_wdatas_T_190528
          & io_resp_s1_full_pred_0_br_taken_mask_1 & io_resp_s1_full_pred_0_hit)
       & (_s1_ghv_wdatas_T_190518 & io_resp_s1_full_pred_0_hit | ~_s1_ghv_wdatas_T_190528)
       & io_resp_s1_full_pred_0_hit | s1_ghist_ptr_dup_0_value == 8'hEF
       & _s1_ghv_wdatas_T_190528 & ~(_s1_ghv_wdatas_T_190518 & io_resp_s1_full_pred_0_hit)
       & (io_resp_s1_full_pred_0_slot_valids_0 & io_resp_s1_full_pred_0_br_taken_mask_0
          & io_resp_s1_full_pred_0_hit | _s1_ghv_wdatas_T_190528
          & io_resp_s1_full_pred_0_br_taken_mask_1 & io_resp_s1_full_pred_0_hit)
       & ~(_s1_ghv_wdatas_T_190518 & io_resp_s1_full_pred_0_hit)
       & io_resp_s1_full_pred_0_hit),
    .s3_new_bit_0_sel       (_ghv_wens_238_T_2 & ~_ghv_wens_238_T_3),
    .s3_new_bit_0_src
      (s3_ghist_ptr_dup_0_value == 8'hEE & io_resp_s3_full_pred_0_slot_valids_0
       & _s3_ghv_wdatas_T_58099 & io_resp_s3_full_pred_0_hit
       | s3_ghist_ptr_dup_0_value == 8'hEF & _s3_ghv_wdatas_T_57998
       & ~(_s3_ghv_wdatas_T_58099 & io_resp_s3_full_pred_0_hit) & _s3_ghv_wdatas_T_58106
       & io_resp_s3_full_pred_0_is_br_sharing & io_resp_s3_full_pred_0_hit),
    .redirect_new_bit_0_src
      (do_redirect_dup_next_bits_r_cfiUpdate_histPtr_value == 8'hEE
       & shouldShiftVec_dup_0_0 & real_br_taken_mask_dup_0_0
       | do_redirect_dup_next_bits_r_cfiUpdate_histPtr_value == 8'hEF
       & shouldShiftVec_dup_0_1 & real_br_taken_mask_dup_0_1),
    .out_res                (_ghv_write_datas_238_ppm_out_res)
  );
  PriorityMuxModule_16 ghv_write_datas_239_ppm (
    .s2_new_bit_0_sel       (_ghv_wens_239_T_1 & ~_ghv_wens_239_T_2 & ~_ghv_wens_239_T_3),
    .s2_new_bit_0_src
      (s2_ghist_ptr_dup_0_value == 8'hEF & io_resp_s2_full_pred_0_slot_valids_0
       & _s2_ghv_wdatas_T_58099 & io_resp_s2_full_pred_0_hit
       | s2_ghist_ptr_dup_0_value == 8'hF0 & _s2_ghv_wdatas_T_57998
       & ~(_s2_ghv_wdatas_T_58099 & io_resp_s2_full_pred_0_hit) & _s2_ghv_wdatas_T_58106
       & io_resp_s2_full_pred_0_is_br_sharing & io_resp_s2_full_pred_0_hit),
    .s1_new_bit_0_sel
      (_ghv_wens_239_T & ~_ghv_wens_239_T_1 & ~_ghv_wens_239_T_2 & ~_ghv_wens_239_T_3),
    .s1_new_bit_0_src
      (s1_ghist_ptr_dup_0_value == 8'hEF & io_resp_s1_full_pred_0_slot_valids_0
       & (io_resp_s1_full_pred_0_slot_valids_0 & io_resp_s1_full_pred_0_br_taken_mask_0
          & io_resp_s1_full_pred_0_hit | _s1_ghv_wdatas_T_190528
          & io_resp_s1_full_pred_0_br_taken_mask_1 & io_resp_s1_full_pred_0_hit)
       & (_s1_ghv_wdatas_T_190518 & io_resp_s1_full_pred_0_hit | ~_s1_ghv_wdatas_T_190528)
       & io_resp_s1_full_pred_0_hit | s1_ghist_ptr_dup_0_value == 8'hF0
       & _s1_ghv_wdatas_T_190528 & ~(_s1_ghv_wdatas_T_190518 & io_resp_s1_full_pred_0_hit)
       & (io_resp_s1_full_pred_0_slot_valids_0 & io_resp_s1_full_pred_0_br_taken_mask_0
          & io_resp_s1_full_pred_0_hit | _s1_ghv_wdatas_T_190528
          & io_resp_s1_full_pred_0_br_taken_mask_1 & io_resp_s1_full_pred_0_hit)
       & ~(_s1_ghv_wdatas_T_190518 & io_resp_s1_full_pred_0_hit)
       & io_resp_s1_full_pred_0_hit),
    .s3_new_bit_0_sel       (_ghv_wens_239_T_2 & ~_ghv_wens_239_T_3),
    .s3_new_bit_0_src
      (s3_ghist_ptr_dup_0_value == 8'hEF & io_resp_s3_full_pred_0_slot_valids_0
       & _s3_ghv_wdatas_T_58099 & io_resp_s3_full_pred_0_hit
       | s3_ghist_ptr_dup_0_value == 8'hF0 & _s3_ghv_wdatas_T_57998
       & ~(_s3_ghv_wdatas_T_58099 & io_resp_s3_full_pred_0_hit) & _s3_ghv_wdatas_T_58106
       & io_resp_s3_full_pred_0_is_br_sharing & io_resp_s3_full_pred_0_hit),
    .redirect_new_bit_0_src
      (do_redirect_dup_next_bits_r_cfiUpdate_histPtr_value == 8'hEF
       & shouldShiftVec_dup_0_0 & real_br_taken_mask_dup_0_0
       | do_redirect_dup_next_bits_r_cfiUpdate_histPtr_value == 8'hF0
       & shouldShiftVec_dup_0_1 & real_br_taken_mask_dup_0_1),
    .out_res                (_ghv_write_datas_239_ppm_out_res)
  );
  PriorityMuxModule_16 ghv_write_datas_240_ppm (
    .s2_new_bit_0_sel       (_ghv_wens_240_T_1 & ~_ghv_wens_240_T_2 & ~_ghv_wens_240_T_3),
    .s2_new_bit_0_src
      (s2_ghist_ptr_dup_0_value == 8'hF0 & io_resp_s2_full_pred_0_slot_valids_0
       & _s2_ghv_wdatas_T_58099 & io_resp_s2_full_pred_0_hit
       | s2_ghist_ptr_dup_0_value == 8'hF1 & _s2_ghv_wdatas_T_57998
       & ~(_s2_ghv_wdatas_T_58099 & io_resp_s2_full_pred_0_hit) & _s2_ghv_wdatas_T_58106
       & io_resp_s2_full_pred_0_is_br_sharing & io_resp_s2_full_pred_0_hit),
    .s1_new_bit_0_sel
      (_ghv_wens_240_T & ~_ghv_wens_240_T_1 & ~_ghv_wens_240_T_2 & ~_ghv_wens_240_T_3),
    .s1_new_bit_0_src
      (s1_ghist_ptr_dup_0_value == 8'hF0 & io_resp_s1_full_pred_0_slot_valids_0
       & (io_resp_s1_full_pred_0_slot_valids_0 & io_resp_s1_full_pred_0_br_taken_mask_0
          & io_resp_s1_full_pred_0_hit | _s1_ghv_wdatas_T_190528
          & io_resp_s1_full_pred_0_br_taken_mask_1 & io_resp_s1_full_pred_0_hit)
       & (_s1_ghv_wdatas_T_190518 & io_resp_s1_full_pred_0_hit | ~_s1_ghv_wdatas_T_190528)
       & io_resp_s1_full_pred_0_hit | s1_ghist_ptr_dup_0_value == 8'hF1
       & _s1_ghv_wdatas_T_190528 & ~(_s1_ghv_wdatas_T_190518 & io_resp_s1_full_pred_0_hit)
       & (io_resp_s1_full_pred_0_slot_valids_0 & io_resp_s1_full_pred_0_br_taken_mask_0
          & io_resp_s1_full_pred_0_hit | _s1_ghv_wdatas_T_190528
          & io_resp_s1_full_pred_0_br_taken_mask_1 & io_resp_s1_full_pred_0_hit)
       & ~(_s1_ghv_wdatas_T_190518 & io_resp_s1_full_pred_0_hit)
       & io_resp_s1_full_pred_0_hit),
    .s3_new_bit_0_sel       (_ghv_wens_240_T_2 & ~_ghv_wens_240_T_3),
    .s3_new_bit_0_src
      (s3_ghist_ptr_dup_0_value == 8'hF0 & io_resp_s3_full_pred_0_slot_valids_0
       & _s3_ghv_wdatas_T_58099 & io_resp_s3_full_pred_0_hit
       | s3_ghist_ptr_dup_0_value == 8'hF1 & _s3_ghv_wdatas_T_57998
       & ~(_s3_ghv_wdatas_T_58099 & io_resp_s3_full_pred_0_hit) & _s3_ghv_wdatas_T_58106
       & io_resp_s3_full_pred_0_is_br_sharing & io_resp_s3_full_pred_0_hit),
    .redirect_new_bit_0_src
      (do_redirect_dup_next_bits_r_cfiUpdate_histPtr_value == 8'hF0
       & shouldShiftVec_dup_0_0 & real_br_taken_mask_dup_0_0
       | do_redirect_dup_next_bits_r_cfiUpdate_histPtr_value == 8'hF1
       & shouldShiftVec_dup_0_1 & real_br_taken_mask_dup_0_1),
    .out_res                (_ghv_write_datas_240_ppm_out_res)
  );
  PriorityMuxModule_16 ghv_write_datas_241_ppm (
    .s2_new_bit_0_sel       (_ghv_wens_241_T_1 & ~_ghv_wens_241_T_2 & ~_ghv_wens_241_T_3),
    .s2_new_bit_0_src
      (s2_ghist_ptr_dup_0_value == 8'hF1 & io_resp_s2_full_pred_0_slot_valids_0
       & _s2_ghv_wdatas_T_58099 & io_resp_s2_full_pred_0_hit
       | s2_ghist_ptr_dup_0_value == 8'hF2 & _s2_ghv_wdatas_T_57998
       & ~(_s2_ghv_wdatas_T_58099 & io_resp_s2_full_pred_0_hit) & _s2_ghv_wdatas_T_58106
       & io_resp_s2_full_pred_0_is_br_sharing & io_resp_s2_full_pred_0_hit),
    .s1_new_bit_0_sel
      (_ghv_wens_241_T & ~_ghv_wens_241_T_1 & ~_ghv_wens_241_T_2 & ~_ghv_wens_241_T_3),
    .s1_new_bit_0_src
      (s1_ghist_ptr_dup_0_value == 8'hF1 & io_resp_s1_full_pred_0_slot_valids_0
       & (io_resp_s1_full_pred_0_slot_valids_0 & io_resp_s1_full_pred_0_br_taken_mask_0
          & io_resp_s1_full_pred_0_hit | _s1_ghv_wdatas_T_190528
          & io_resp_s1_full_pred_0_br_taken_mask_1 & io_resp_s1_full_pred_0_hit)
       & (_s1_ghv_wdatas_T_190518 & io_resp_s1_full_pred_0_hit | ~_s1_ghv_wdatas_T_190528)
       & io_resp_s1_full_pred_0_hit | s1_ghist_ptr_dup_0_value == 8'hF2
       & _s1_ghv_wdatas_T_190528 & ~(_s1_ghv_wdatas_T_190518 & io_resp_s1_full_pred_0_hit)
       & (io_resp_s1_full_pred_0_slot_valids_0 & io_resp_s1_full_pred_0_br_taken_mask_0
          & io_resp_s1_full_pred_0_hit | _s1_ghv_wdatas_T_190528
          & io_resp_s1_full_pred_0_br_taken_mask_1 & io_resp_s1_full_pred_0_hit)
       & ~(_s1_ghv_wdatas_T_190518 & io_resp_s1_full_pred_0_hit)
       & io_resp_s1_full_pred_0_hit),
    .s3_new_bit_0_sel       (_ghv_wens_241_T_2 & ~_ghv_wens_241_T_3),
    .s3_new_bit_0_src
      (s3_ghist_ptr_dup_0_value == 8'hF1 & io_resp_s3_full_pred_0_slot_valids_0
       & _s3_ghv_wdatas_T_58099 & io_resp_s3_full_pred_0_hit
       | s3_ghist_ptr_dup_0_value == 8'hF2 & _s3_ghv_wdatas_T_57998
       & ~(_s3_ghv_wdatas_T_58099 & io_resp_s3_full_pred_0_hit) & _s3_ghv_wdatas_T_58106
       & io_resp_s3_full_pred_0_is_br_sharing & io_resp_s3_full_pred_0_hit),
    .redirect_new_bit_0_src
      (do_redirect_dup_next_bits_r_cfiUpdate_histPtr_value == 8'hF1
       & shouldShiftVec_dup_0_0 & real_br_taken_mask_dup_0_0
       | do_redirect_dup_next_bits_r_cfiUpdate_histPtr_value == 8'hF2
       & shouldShiftVec_dup_0_1 & real_br_taken_mask_dup_0_1),
    .out_res                (_ghv_write_datas_241_ppm_out_res)
  );
  PriorityMuxModule_16 ghv_write_datas_242_ppm (
    .s2_new_bit_0_sel       (_ghv_wens_242_T_1 & ~_ghv_wens_242_T_2 & ~_ghv_wens_242_T_3),
    .s2_new_bit_0_src
      (s2_ghist_ptr_dup_0_value == 8'hF2 & io_resp_s2_full_pred_0_slot_valids_0
       & _s2_ghv_wdatas_T_58099 & io_resp_s2_full_pred_0_hit
       | s2_ghist_ptr_dup_0_value == 8'hF3 & _s2_ghv_wdatas_T_57998
       & ~(_s2_ghv_wdatas_T_58099 & io_resp_s2_full_pred_0_hit) & _s2_ghv_wdatas_T_58106
       & io_resp_s2_full_pred_0_is_br_sharing & io_resp_s2_full_pred_0_hit),
    .s1_new_bit_0_sel
      (_ghv_wens_242_T & ~_ghv_wens_242_T_1 & ~_ghv_wens_242_T_2 & ~_ghv_wens_242_T_3),
    .s1_new_bit_0_src
      (s1_ghist_ptr_dup_0_value == 8'hF2 & io_resp_s1_full_pred_0_slot_valids_0
       & (io_resp_s1_full_pred_0_slot_valids_0 & io_resp_s1_full_pred_0_br_taken_mask_0
          & io_resp_s1_full_pred_0_hit | _s1_ghv_wdatas_T_190528
          & io_resp_s1_full_pred_0_br_taken_mask_1 & io_resp_s1_full_pred_0_hit)
       & (_s1_ghv_wdatas_T_190518 & io_resp_s1_full_pred_0_hit | ~_s1_ghv_wdatas_T_190528)
       & io_resp_s1_full_pred_0_hit | s1_ghist_ptr_dup_0_value == 8'hF3
       & _s1_ghv_wdatas_T_190528 & ~(_s1_ghv_wdatas_T_190518 & io_resp_s1_full_pred_0_hit)
       & (io_resp_s1_full_pred_0_slot_valids_0 & io_resp_s1_full_pred_0_br_taken_mask_0
          & io_resp_s1_full_pred_0_hit | _s1_ghv_wdatas_T_190528
          & io_resp_s1_full_pred_0_br_taken_mask_1 & io_resp_s1_full_pred_0_hit)
       & ~(_s1_ghv_wdatas_T_190518 & io_resp_s1_full_pred_0_hit)
       & io_resp_s1_full_pred_0_hit),
    .s3_new_bit_0_sel       (_ghv_wens_242_T_2 & ~_ghv_wens_242_T_3),
    .s3_new_bit_0_src
      (s3_ghist_ptr_dup_0_value == 8'hF2 & io_resp_s3_full_pred_0_slot_valids_0
       & _s3_ghv_wdatas_T_58099 & io_resp_s3_full_pred_0_hit
       | s3_ghist_ptr_dup_0_value == 8'hF3 & _s3_ghv_wdatas_T_57998
       & ~(_s3_ghv_wdatas_T_58099 & io_resp_s3_full_pred_0_hit) & _s3_ghv_wdatas_T_58106
       & io_resp_s3_full_pred_0_is_br_sharing & io_resp_s3_full_pred_0_hit),
    .redirect_new_bit_0_src
      (do_redirect_dup_next_bits_r_cfiUpdate_histPtr_value == 8'hF2
       & shouldShiftVec_dup_0_0 & real_br_taken_mask_dup_0_0
       | do_redirect_dup_next_bits_r_cfiUpdate_histPtr_value == 8'hF3
       & shouldShiftVec_dup_0_1 & real_br_taken_mask_dup_0_1),
    .out_res                (_ghv_write_datas_242_ppm_out_res)
  );
  PriorityMuxModule_16 ghv_write_datas_243_ppm (
    .s2_new_bit_0_sel       (_ghv_wens_243_T_1 & ~_ghv_wens_243_T_2 & ~_ghv_wens_243_T_3),
    .s2_new_bit_0_src
      (s2_ghist_ptr_dup_0_value == 8'hF3 & io_resp_s2_full_pred_0_slot_valids_0
       & _s2_ghv_wdatas_T_58099 & io_resp_s2_full_pred_0_hit
       | s2_ghist_ptr_dup_0_value == 8'hF4 & _s2_ghv_wdatas_T_57998
       & ~(_s2_ghv_wdatas_T_58099 & io_resp_s2_full_pred_0_hit) & _s2_ghv_wdatas_T_58106
       & io_resp_s2_full_pred_0_is_br_sharing & io_resp_s2_full_pred_0_hit),
    .s1_new_bit_0_sel
      (_ghv_wens_243_T & ~_ghv_wens_243_T_1 & ~_ghv_wens_243_T_2 & ~_ghv_wens_243_T_3),
    .s1_new_bit_0_src
      (s1_ghist_ptr_dup_0_value == 8'hF3 & io_resp_s1_full_pred_0_slot_valids_0
       & (io_resp_s1_full_pred_0_slot_valids_0 & io_resp_s1_full_pred_0_br_taken_mask_0
          & io_resp_s1_full_pred_0_hit | _s1_ghv_wdatas_T_190528
          & io_resp_s1_full_pred_0_br_taken_mask_1 & io_resp_s1_full_pred_0_hit)
       & (_s1_ghv_wdatas_T_190518 & io_resp_s1_full_pred_0_hit | ~_s1_ghv_wdatas_T_190528)
       & io_resp_s1_full_pred_0_hit | s1_ghist_ptr_dup_0_value == 8'hF4
       & _s1_ghv_wdatas_T_190528 & ~(_s1_ghv_wdatas_T_190518 & io_resp_s1_full_pred_0_hit)
       & (io_resp_s1_full_pred_0_slot_valids_0 & io_resp_s1_full_pred_0_br_taken_mask_0
          & io_resp_s1_full_pred_0_hit | _s1_ghv_wdatas_T_190528
          & io_resp_s1_full_pred_0_br_taken_mask_1 & io_resp_s1_full_pred_0_hit)
       & ~(_s1_ghv_wdatas_T_190518 & io_resp_s1_full_pred_0_hit)
       & io_resp_s1_full_pred_0_hit),
    .s3_new_bit_0_sel       (_ghv_wens_243_T_2 & ~_ghv_wens_243_T_3),
    .s3_new_bit_0_src
      (s3_ghist_ptr_dup_0_value == 8'hF3 & io_resp_s3_full_pred_0_slot_valids_0
       & _s3_ghv_wdatas_T_58099 & io_resp_s3_full_pred_0_hit
       | s3_ghist_ptr_dup_0_value == 8'hF4 & _s3_ghv_wdatas_T_57998
       & ~(_s3_ghv_wdatas_T_58099 & io_resp_s3_full_pred_0_hit) & _s3_ghv_wdatas_T_58106
       & io_resp_s3_full_pred_0_is_br_sharing & io_resp_s3_full_pred_0_hit),
    .redirect_new_bit_0_src
      (do_redirect_dup_next_bits_r_cfiUpdate_histPtr_value == 8'hF3
       & shouldShiftVec_dup_0_0 & real_br_taken_mask_dup_0_0
       | do_redirect_dup_next_bits_r_cfiUpdate_histPtr_value == 8'hF4
       & shouldShiftVec_dup_0_1 & real_br_taken_mask_dup_0_1),
    .out_res                (_ghv_write_datas_243_ppm_out_res)
  );
  PriorityMuxModule_16 ghv_write_datas_244_ppm (
    .s2_new_bit_0_sel       (_ghv_wens_244_T_1 & ~_ghv_wens_244_T_2 & ~_ghv_wens_244_T_3),
    .s2_new_bit_0_src
      (s2_ghist_ptr_dup_0_value == 8'hF4 & io_resp_s2_full_pred_0_slot_valids_0
       & _s2_ghv_wdatas_T_58099 & io_resp_s2_full_pred_0_hit
       | s2_ghist_ptr_dup_0_value == 8'hF5 & _s2_ghv_wdatas_T_57998
       & ~(_s2_ghv_wdatas_T_58099 & io_resp_s2_full_pred_0_hit) & _s2_ghv_wdatas_T_58106
       & io_resp_s2_full_pred_0_is_br_sharing & io_resp_s2_full_pred_0_hit),
    .s1_new_bit_0_sel
      (_ghv_wens_244_T & ~_ghv_wens_244_T_1 & ~_ghv_wens_244_T_2 & ~_ghv_wens_244_T_3),
    .s1_new_bit_0_src
      (s1_ghist_ptr_dup_0_value == 8'hF4 & io_resp_s1_full_pred_0_slot_valids_0
       & (io_resp_s1_full_pred_0_slot_valids_0 & io_resp_s1_full_pred_0_br_taken_mask_0
          & io_resp_s1_full_pred_0_hit | _s1_ghv_wdatas_T_190528
          & io_resp_s1_full_pred_0_br_taken_mask_1 & io_resp_s1_full_pred_0_hit)
       & (_s1_ghv_wdatas_T_190518 & io_resp_s1_full_pred_0_hit | ~_s1_ghv_wdatas_T_190528)
       & io_resp_s1_full_pred_0_hit | s1_ghist_ptr_dup_0_value == 8'hF5
       & _s1_ghv_wdatas_T_190528 & ~(_s1_ghv_wdatas_T_190518 & io_resp_s1_full_pred_0_hit)
       & (io_resp_s1_full_pred_0_slot_valids_0 & io_resp_s1_full_pred_0_br_taken_mask_0
          & io_resp_s1_full_pred_0_hit | _s1_ghv_wdatas_T_190528
          & io_resp_s1_full_pred_0_br_taken_mask_1 & io_resp_s1_full_pred_0_hit)
       & ~(_s1_ghv_wdatas_T_190518 & io_resp_s1_full_pred_0_hit)
       & io_resp_s1_full_pred_0_hit),
    .s3_new_bit_0_sel       (_ghv_wens_244_T_2 & ~_ghv_wens_244_T_3),
    .s3_new_bit_0_src
      (s3_ghist_ptr_dup_0_value == 8'hF4 & io_resp_s3_full_pred_0_slot_valids_0
       & _s3_ghv_wdatas_T_58099 & io_resp_s3_full_pred_0_hit
       | s3_ghist_ptr_dup_0_value == 8'hF5 & _s3_ghv_wdatas_T_57998
       & ~(_s3_ghv_wdatas_T_58099 & io_resp_s3_full_pred_0_hit) & _s3_ghv_wdatas_T_58106
       & io_resp_s3_full_pred_0_is_br_sharing & io_resp_s3_full_pred_0_hit),
    .redirect_new_bit_0_src
      (do_redirect_dup_next_bits_r_cfiUpdate_histPtr_value == 8'hF4
       & shouldShiftVec_dup_0_0 & real_br_taken_mask_dup_0_0
       | do_redirect_dup_next_bits_r_cfiUpdate_histPtr_value == 8'hF5
       & shouldShiftVec_dup_0_1 & real_br_taken_mask_dup_0_1),
    .out_res                (_ghv_write_datas_244_ppm_out_res)
  );
  PriorityMuxModule_16 ghv_write_datas_245_ppm (
    .s2_new_bit_0_sel       (_ghv_wens_245_T_1 & ~_ghv_wens_245_T_2 & ~_ghv_wens_245_T_3),
    .s2_new_bit_0_src
      (s2_ghist_ptr_dup_0_value == 8'hF5 & io_resp_s2_full_pred_0_slot_valids_0
       & _s2_ghv_wdatas_T_58099 & io_resp_s2_full_pred_0_hit
       | s2_ghist_ptr_dup_0_value == 8'hF6 & _s2_ghv_wdatas_T_57998
       & ~(_s2_ghv_wdatas_T_58099 & io_resp_s2_full_pred_0_hit) & _s2_ghv_wdatas_T_58106
       & io_resp_s2_full_pred_0_is_br_sharing & io_resp_s2_full_pred_0_hit),
    .s1_new_bit_0_sel
      (_ghv_wens_245_T & ~_ghv_wens_245_T_1 & ~_ghv_wens_245_T_2 & ~_ghv_wens_245_T_3),
    .s1_new_bit_0_src
      (s1_ghist_ptr_dup_0_value == 8'hF5 & io_resp_s1_full_pred_0_slot_valids_0
       & (io_resp_s1_full_pred_0_slot_valids_0 & io_resp_s1_full_pred_0_br_taken_mask_0
          & io_resp_s1_full_pred_0_hit | _s1_ghv_wdatas_T_190528
          & io_resp_s1_full_pred_0_br_taken_mask_1 & io_resp_s1_full_pred_0_hit)
       & (_s1_ghv_wdatas_T_190518 & io_resp_s1_full_pred_0_hit | ~_s1_ghv_wdatas_T_190528)
       & io_resp_s1_full_pred_0_hit | s1_ghist_ptr_dup_0_value == 8'hF6
       & _s1_ghv_wdatas_T_190528 & ~(_s1_ghv_wdatas_T_190518 & io_resp_s1_full_pred_0_hit)
       & (io_resp_s1_full_pred_0_slot_valids_0 & io_resp_s1_full_pred_0_br_taken_mask_0
          & io_resp_s1_full_pred_0_hit | _s1_ghv_wdatas_T_190528
          & io_resp_s1_full_pred_0_br_taken_mask_1 & io_resp_s1_full_pred_0_hit)
       & ~(_s1_ghv_wdatas_T_190518 & io_resp_s1_full_pred_0_hit)
       & io_resp_s1_full_pred_0_hit),
    .s3_new_bit_0_sel       (_ghv_wens_245_T_2 & ~_ghv_wens_245_T_3),
    .s3_new_bit_0_src
      (s3_ghist_ptr_dup_0_value == 8'hF5 & io_resp_s3_full_pred_0_slot_valids_0
       & _s3_ghv_wdatas_T_58099 & io_resp_s3_full_pred_0_hit
       | s3_ghist_ptr_dup_0_value == 8'hF6 & _s3_ghv_wdatas_T_57998
       & ~(_s3_ghv_wdatas_T_58099 & io_resp_s3_full_pred_0_hit) & _s3_ghv_wdatas_T_58106
       & io_resp_s3_full_pred_0_is_br_sharing & io_resp_s3_full_pred_0_hit),
    .redirect_new_bit_0_src
      (do_redirect_dup_next_bits_r_cfiUpdate_histPtr_value == 8'hF5
       & shouldShiftVec_dup_0_0 & real_br_taken_mask_dup_0_0
       | do_redirect_dup_next_bits_r_cfiUpdate_histPtr_value == 8'hF6
       & shouldShiftVec_dup_0_1 & real_br_taken_mask_dup_0_1),
    .out_res                (_ghv_write_datas_245_ppm_out_res)
  );
  PriorityMuxModule_16 ghv_write_datas_246_ppm (
    .s2_new_bit_0_sel       (_ghv_wens_246_T_1 & ~_ghv_wens_246_T_2 & ~_ghv_wens_246_T_3),
    .s2_new_bit_0_src
      (s2_ghist_ptr_dup_0_value == 8'hF6 & io_resp_s2_full_pred_0_slot_valids_0
       & _s2_ghv_wdatas_T_58099 & io_resp_s2_full_pred_0_hit
       | s2_ghist_ptr_dup_0_value == 8'hF7 & _s2_ghv_wdatas_T_57998
       & ~(_s2_ghv_wdatas_T_58099 & io_resp_s2_full_pred_0_hit) & _s2_ghv_wdatas_T_58106
       & io_resp_s2_full_pred_0_is_br_sharing & io_resp_s2_full_pred_0_hit),
    .s1_new_bit_0_sel
      (_ghv_wens_246_T & ~_ghv_wens_246_T_1 & ~_ghv_wens_246_T_2 & ~_ghv_wens_246_T_3),
    .s1_new_bit_0_src
      (s1_ghist_ptr_dup_0_value == 8'hF6 & io_resp_s1_full_pred_0_slot_valids_0
       & (io_resp_s1_full_pred_0_slot_valids_0 & io_resp_s1_full_pred_0_br_taken_mask_0
          & io_resp_s1_full_pred_0_hit | _s1_ghv_wdatas_T_190528
          & io_resp_s1_full_pred_0_br_taken_mask_1 & io_resp_s1_full_pred_0_hit)
       & (_s1_ghv_wdatas_T_190518 & io_resp_s1_full_pred_0_hit | ~_s1_ghv_wdatas_T_190528)
       & io_resp_s1_full_pred_0_hit | s1_ghist_ptr_dup_0_value == 8'hF7
       & _s1_ghv_wdatas_T_190528 & ~(_s1_ghv_wdatas_T_190518 & io_resp_s1_full_pred_0_hit)
       & (io_resp_s1_full_pred_0_slot_valids_0 & io_resp_s1_full_pred_0_br_taken_mask_0
          & io_resp_s1_full_pred_0_hit | _s1_ghv_wdatas_T_190528
          & io_resp_s1_full_pred_0_br_taken_mask_1 & io_resp_s1_full_pred_0_hit)
       & ~(_s1_ghv_wdatas_T_190518 & io_resp_s1_full_pred_0_hit)
       & io_resp_s1_full_pred_0_hit),
    .s3_new_bit_0_sel       (_ghv_wens_246_T_2 & ~_ghv_wens_246_T_3),
    .s3_new_bit_0_src
      (s3_ghist_ptr_dup_0_value == 8'hF6 & io_resp_s3_full_pred_0_slot_valids_0
       & _s3_ghv_wdatas_T_58099 & io_resp_s3_full_pred_0_hit
       | s3_ghist_ptr_dup_0_value == 8'hF7 & _s3_ghv_wdatas_T_57998
       & ~(_s3_ghv_wdatas_T_58099 & io_resp_s3_full_pred_0_hit) & _s3_ghv_wdatas_T_58106
       & io_resp_s3_full_pred_0_is_br_sharing & io_resp_s3_full_pred_0_hit),
    .redirect_new_bit_0_src
      (do_redirect_dup_next_bits_r_cfiUpdate_histPtr_value == 8'hF6
       & shouldShiftVec_dup_0_0 & real_br_taken_mask_dup_0_0
       | do_redirect_dup_next_bits_r_cfiUpdate_histPtr_value == 8'hF7
       & shouldShiftVec_dup_0_1 & real_br_taken_mask_dup_0_1),
    .out_res                (_ghv_write_datas_246_ppm_out_res)
  );
  PriorityMuxModule_16 ghv_write_datas_247_ppm (
    .s2_new_bit_0_sel       (_ghv_wens_247_T_1 & ~_ghv_wens_247_T_2 & ~_ghv_wens_247_T_3),
    .s2_new_bit_0_src
      (s2_ghist_ptr_dup_0_value == 8'hF7 & io_resp_s2_full_pred_0_slot_valids_0
       & _s2_ghv_wdatas_T_58099 & io_resp_s2_full_pred_0_hit
       | s2_ghist_ptr_dup_0_value == 8'hF8 & _s2_ghv_wdatas_T_57998
       & ~(_s2_ghv_wdatas_T_58099 & io_resp_s2_full_pred_0_hit) & _s2_ghv_wdatas_T_58106
       & io_resp_s2_full_pred_0_is_br_sharing & io_resp_s2_full_pred_0_hit),
    .s1_new_bit_0_sel
      (_ghv_wens_247_T & ~_ghv_wens_247_T_1 & ~_ghv_wens_247_T_2 & ~_ghv_wens_247_T_3),
    .s1_new_bit_0_src
      (s1_ghist_ptr_dup_0_value == 8'hF7 & io_resp_s1_full_pred_0_slot_valids_0
       & (io_resp_s1_full_pred_0_slot_valids_0 & io_resp_s1_full_pred_0_br_taken_mask_0
          & io_resp_s1_full_pred_0_hit | _s1_ghv_wdatas_T_190528
          & io_resp_s1_full_pred_0_br_taken_mask_1 & io_resp_s1_full_pred_0_hit)
       & (_s1_ghv_wdatas_T_190518 & io_resp_s1_full_pred_0_hit | ~_s1_ghv_wdatas_T_190528)
       & io_resp_s1_full_pred_0_hit | s1_ghist_ptr_dup_0_value == 8'hF8
       & _s1_ghv_wdatas_T_190528 & ~(_s1_ghv_wdatas_T_190518 & io_resp_s1_full_pred_0_hit)
       & (io_resp_s1_full_pred_0_slot_valids_0 & io_resp_s1_full_pred_0_br_taken_mask_0
          & io_resp_s1_full_pred_0_hit | _s1_ghv_wdatas_T_190528
          & io_resp_s1_full_pred_0_br_taken_mask_1 & io_resp_s1_full_pred_0_hit)
       & ~(_s1_ghv_wdatas_T_190518 & io_resp_s1_full_pred_0_hit)
       & io_resp_s1_full_pred_0_hit),
    .s3_new_bit_0_sel       (_ghv_wens_247_T_2 & ~_ghv_wens_247_T_3),
    .s3_new_bit_0_src
      (s3_ghist_ptr_dup_0_value == 8'hF7 & io_resp_s3_full_pred_0_slot_valids_0
       & _s3_ghv_wdatas_T_58099 & io_resp_s3_full_pred_0_hit
       | s3_ghist_ptr_dup_0_value == 8'hF8 & _s3_ghv_wdatas_T_57998
       & ~(_s3_ghv_wdatas_T_58099 & io_resp_s3_full_pred_0_hit) & _s3_ghv_wdatas_T_58106
       & io_resp_s3_full_pred_0_is_br_sharing & io_resp_s3_full_pred_0_hit),
    .redirect_new_bit_0_src
      (do_redirect_dup_next_bits_r_cfiUpdate_histPtr_value == 8'hF7
       & shouldShiftVec_dup_0_0 & real_br_taken_mask_dup_0_0
       | do_redirect_dup_next_bits_r_cfiUpdate_histPtr_value == 8'hF8
       & shouldShiftVec_dup_0_1 & real_br_taken_mask_dup_0_1),
    .out_res                (_ghv_write_datas_247_ppm_out_res)
  );
  PriorityMuxModule_16 ghv_write_datas_248_ppm (
    .s2_new_bit_0_sel       (_ghv_wens_248_T_1 & ~_ghv_wens_248_T_2 & ~_ghv_wens_248_T_3),
    .s2_new_bit_0_src
      (s2_ghist_ptr_dup_0_value == 8'hF8 & io_resp_s2_full_pred_0_slot_valids_0
       & _s2_ghv_wdatas_T_58099 & io_resp_s2_full_pred_0_hit
       | s2_ghist_ptr_dup_0_value == 8'hF9 & _s2_ghv_wdatas_T_57998
       & ~(_s2_ghv_wdatas_T_58099 & io_resp_s2_full_pred_0_hit) & _s2_ghv_wdatas_T_58106
       & io_resp_s2_full_pred_0_is_br_sharing & io_resp_s2_full_pred_0_hit),
    .s1_new_bit_0_sel
      (_ghv_wens_248_T & ~_ghv_wens_248_T_1 & ~_ghv_wens_248_T_2 & ~_ghv_wens_248_T_3),
    .s1_new_bit_0_src
      (s1_ghist_ptr_dup_0_value == 8'hF8 & io_resp_s1_full_pred_0_slot_valids_0
       & (io_resp_s1_full_pred_0_slot_valids_0 & io_resp_s1_full_pred_0_br_taken_mask_0
          & io_resp_s1_full_pred_0_hit | _s1_ghv_wdatas_T_190528
          & io_resp_s1_full_pred_0_br_taken_mask_1 & io_resp_s1_full_pred_0_hit)
       & (_s1_ghv_wdatas_T_190518 & io_resp_s1_full_pred_0_hit | ~_s1_ghv_wdatas_T_190528)
       & io_resp_s1_full_pred_0_hit | s1_ghist_ptr_dup_0_value == 8'hF9
       & _s1_ghv_wdatas_T_190528 & ~(_s1_ghv_wdatas_T_190518 & io_resp_s1_full_pred_0_hit)
       & (io_resp_s1_full_pred_0_slot_valids_0 & io_resp_s1_full_pred_0_br_taken_mask_0
          & io_resp_s1_full_pred_0_hit | _s1_ghv_wdatas_T_190528
          & io_resp_s1_full_pred_0_br_taken_mask_1 & io_resp_s1_full_pred_0_hit)
       & ~(_s1_ghv_wdatas_T_190518 & io_resp_s1_full_pred_0_hit)
       & io_resp_s1_full_pred_0_hit),
    .s3_new_bit_0_sel       (_ghv_wens_248_T_2 & ~_ghv_wens_248_T_3),
    .s3_new_bit_0_src
      (s3_ghist_ptr_dup_0_value == 8'hF8 & io_resp_s3_full_pred_0_slot_valids_0
       & _s3_ghv_wdatas_T_58099 & io_resp_s3_full_pred_0_hit
       | s3_ghist_ptr_dup_0_value == 8'hF9 & _s3_ghv_wdatas_T_57998
       & ~(_s3_ghv_wdatas_T_58099 & io_resp_s3_full_pred_0_hit) & _s3_ghv_wdatas_T_58106
       & io_resp_s3_full_pred_0_is_br_sharing & io_resp_s3_full_pred_0_hit),
    .redirect_new_bit_0_src
      (do_redirect_dup_next_bits_r_cfiUpdate_histPtr_value == 8'hF8
       & shouldShiftVec_dup_0_0 & real_br_taken_mask_dup_0_0
       | do_redirect_dup_next_bits_r_cfiUpdate_histPtr_value == 8'hF9
       & shouldShiftVec_dup_0_1 & real_br_taken_mask_dup_0_1),
    .out_res                (_ghv_write_datas_248_ppm_out_res)
  );
  PriorityMuxModule_16 ghv_write_datas_249_ppm (
    .s2_new_bit_0_sel       (_ghv_wens_249_T_1 & ~_ghv_wens_249_T_2 & ~_ghv_wens_249_T_3),
    .s2_new_bit_0_src
      (s2_ghist_ptr_dup_0_value == 8'hF9 & io_resp_s2_full_pred_0_slot_valids_0
       & _s2_ghv_wdatas_T_58099 & io_resp_s2_full_pred_0_hit
       | s2_ghist_ptr_dup_0_value == 8'hFA & _s2_ghv_wdatas_T_57998
       & ~(_s2_ghv_wdatas_T_58099 & io_resp_s2_full_pred_0_hit) & _s2_ghv_wdatas_T_58106
       & io_resp_s2_full_pred_0_is_br_sharing & io_resp_s2_full_pred_0_hit),
    .s1_new_bit_0_sel
      (_ghv_wens_249_T & ~_ghv_wens_249_T_1 & ~_ghv_wens_249_T_2 & ~_ghv_wens_249_T_3),
    .s1_new_bit_0_src
      (s1_ghist_ptr_dup_0_value == 8'hF9 & io_resp_s1_full_pred_0_slot_valids_0
       & (io_resp_s1_full_pred_0_slot_valids_0 & io_resp_s1_full_pred_0_br_taken_mask_0
          & io_resp_s1_full_pred_0_hit | _s1_ghv_wdatas_T_190528
          & io_resp_s1_full_pred_0_br_taken_mask_1 & io_resp_s1_full_pred_0_hit)
       & (_s1_ghv_wdatas_T_190518 & io_resp_s1_full_pred_0_hit | ~_s1_ghv_wdatas_T_190528)
       & io_resp_s1_full_pred_0_hit | s1_ghist_ptr_dup_0_value == 8'hFA
       & _s1_ghv_wdatas_T_190528 & ~(_s1_ghv_wdatas_T_190518 & io_resp_s1_full_pred_0_hit)
       & (io_resp_s1_full_pred_0_slot_valids_0 & io_resp_s1_full_pred_0_br_taken_mask_0
          & io_resp_s1_full_pred_0_hit | _s1_ghv_wdatas_T_190528
          & io_resp_s1_full_pred_0_br_taken_mask_1 & io_resp_s1_full_pred_0_hit)
       & ~(_s1_ghv_wdatas_T_190518 & io_resp_s1_full_pred_0_hit)
       & io_resp_s1_full_pred_0_hit),
    .s3_new_bit_0_sel       (_ghv_wens_249_T_2 & ~_ghv_wens_249_T_3),
    .s3_new_bit_0_src
      (s3_ghist_ptr_dup_0_value == 8'hF9 & io_resp_s3_full_pred_0_slot_valids_0
       & _s3_ghv_wdatas_T_58099 & io_resp_s3_full_pred_0_hit
       | s3_ghist_ptr_dup_0_value == 8'hFA & _s3_ghv_wdatas_T_57998
       & ~(_s3_ghv_wdatas_T_58099 & io_resp_s3_full_pred_0_hit) & _s3_ghv_wdatas_T_58106
       & io_resp_s3_full_pred_0_is_br_sharing & io_resp_s3_full_pred_0_hit),
    .redirect_new_bit_0_src
      (do_redirect_dup_next_bits_r_cfiUpdate_histPtr_value == 8'hF9
       & shouldShiftVec_dup_0_0 & real_br_taken_mask_dup_0_0
       | do_redirect_dup_next_bits_r_cfiUpdate_histPtr_value == 8'hFA
       & shouldShiftVec_dup_0_1 & real_br_taken_mask_dup_0_1),
    .out_res                (_ghv_write_datas_249_ppm_out_res)
  );
  PriorityMuxModule_16 ghv_write_datas_250_ppm (
    .s2_new_bit_0_sel       (_ghv_wens_250_T_1 & ~_ghv_wens_250_T_2 & ~_ghv_wens_250_T_3),
    .s2_new_bit_0_src
      (s2_ghist_ptr_dup_0_value == 8'hFA & io_resp_s2_full_pred_0_slot_valids_0
       & _s2_ghv_wdatas_T_58099 & io_resp_s2_full_pred_0_hit
       | s2_ghist_ptr_dup_0_value == 8'hFB & _s2_ghv_wdatas_T_57998
       & ~(_s2_ghv_wdatas_T_58099 & io_resp_s2_full_pred_0_hit) & _s2_ghv_wdatas_T_58106
       & io_resp_s2_full_pred_0_is_br_sharing & io_resp_s2_full_pred_0_hit),
    .s1_new_bit_0_sel
      (_ghv_wens_250_T & ~_ghv_wens_250_T_1 & ~_ghv_wens_250_T_2 & ~_ghv_wens_250_T_3),
    .s1_new_bit_0_src
      (s1_ghist_ptr_dup_0_value == 8'hFA & io_resp_s1_full_pred_0_slot_valids_0
       & (io_resp_s1_full_pred_0_slot_valids_0 & io_resp_s1_full_pred_0_br_taken_mask_0
          & io_resp_s1_full_pred_0_hit | _s1_ghv_wdatas_T_190528
          & io_resp_s1_full_pred_0_br_taken_mask_1 & io_resp_s1_full_pred_0_hit)
       & (_s1_ghv_wdatas_T_190518 & io_resp_s1_full_pred_0_hit | ~_s1_ghv_wdatas_T_190528)
       & io_resp_s1_full_pred_0_hit | s1_ghist_ptr_dup_0_value == 8'hFB
       & _s1_ghv_wdatas_T_190528 & ~(_s1_ghv_wdatas_T_190518 & io_resp_s1_full_pred_0_hit)
       & (io_resp_s1_full_pred_0_slot_valids_0 & io_resp_s1_full_pred_0_br_taken_mask_0
          & io_resp_s1_full_pred_0_hit | _s1_ghv_wdatas_T_190528
          & io_resp_s1_full_pred_0_br_taken_mask_1 & io_resp_s1_full_pred_0_hit)
       & ~(_s1_ghv_wdatas_T_190518 & io_resp_s1_full_pred_0_hit)
       & io_resp_s1_full_pred_0_hit),
    .s3_new_bit_0_sel       (_ghv_wens_250_T_2 & ~_ghv_wens_250_T_3),
    .s3_new_bit_0_src
      (s3_ghist_ptr_dup_0_value == 8'hFA & io_resp_s3_full_pred_0_slot_valids_0
       & _s3_ghv_wdatas_T_58099 & io_resp_s3_full_pred_0_hit
       | s3_ghist_ptr_dup_0_value == 8'hFB & _s3_ghv_wdatas_T_57998
       & ~(_s3_ghv_wdatas_T_58099 & io_resp_s3_full_pred_0_hit) & _s3_ghv_wdatas_T_58106
       & io_resp_s3_full_pred_0_is_br_sharing & io_resp_s3_full_pred_0_hit),
    .redirect_new_bit_0_src
      (do_redirect_dup_next_bits_r_cfiUpdate_histPtr_value == 8'hFA
       & shouldShiftVec_dup_0_0 & real_br_taken_mask_dup_0_0
       | do_redirect_dup_next_bits_r_cfiUpdate_histPtr_value == 8'hFB
       & shouldShiftVec_dup_0_1 & real_br_taken_mask_dup_0_1),
    .out_res                (_ghv_write_datas_250_ppm_out_res)
  );
  PriorityMuxModule_16 ghv_write_datas_251_ppm (
    .s2_new_bit_0_sel       (_ghv_wens_251_T_1 & ~_ghv_wens_251_T_2 & ~_ghv_wens_251_T_3),
    .s2_new_bit_0_src
      (s2_ghist_ptr_dup_0_value == 8'hFB & io_resp_s2_full_pred_0_slot_valids_0
       & _s2_ghv_wdatas_T_58099 & io_resp_s2_full_pred_0_hit
       | s2_ghist_ptr_dup_0_value == 8'hFC & _s2_ghv_wdatas_T_57998
       & ~(_s2_ghv_wdatas_T_58099 & io_resp_s2_full_pred_0_hit) & _s2_ghv_wdatas_T_58106
       & io_resp_s2_full_pred_0_is_br_sharing & io_resp_s2_full_pred_0_hit),
    .s1_new_bit_0_sel
      (_ghv_wens_251_T & ~_ghv_wens_251_T_1 & ~_ghv_wens_251_T_2 & ~_ghv_wens_251_T_3),
    .s1_new_bit_0_src
      (s1_ghist_ptr_dup_0_value == 8'hFB & io_resp_s1_full_pred_0_slot_valids_0
       & (io_resp_s1_full_pred_0_slot_valids_0 & io_resp_s1_full_pred_0_br_taken_mask_0
          & io_resp_s1_full_pred_0_hit | _s1_ghv_wdatas_T_190528
          & io_resp_s1_full_pred_0_br_taken_mask_1 & io_resp_s1_full_pred_0_hit)
       & (_s1_ghv_wdatas_T_190518 & io_resp_s1_full_pred_0_hit | ~_s1_ghv_wdatas_T_190528)
       & io_resp_s1_full_pred_0_hit | s1_ghist_ptr_dup_0_value == 8'hFC
       & _s1_ghv_wdatas_T_190528 & ~(_s1_ghv_wdatas_T_190518 & io_resp_s1_full_pred_0_hit)
       & (io_resp_s1_full_pred_0_slot_valids_0 & io_resp_s1_full_pred_0_br_taken_mask_0
          & io_resp_s1_full_pred_0_hit | _s1_ghv_wdatas_T_190528
          & io_resp_s1_full_pred_0_br_taken_mask_1 & io_resp_s1_full_pred_0_hit)
       & ~(_s1_ghv_wdatas_T_190518 & io_resp_s1_full_pred_0_hit)
       & io_resp_s1_full_pred_0_hit),
    .s3_new_bit_0_sel       (_ghv_wens_251_T_2 & ~_ghv_wens_251_T_3),
    .s3_new_bit_0_src
      (s3_ghist_ptr_dup_0_value == 8'hFB & io_resp_s3_full_pred_0_slot_valids_0
       & _s3_ghv_wdatas_T_58099 & io_resp_s3_full_pred_0_hit
       | s3_ghist_ptr_dup_0_value == 8'hFC & _s3_ghv_wdatas_T_57998
       & ~(_s3_ghv_wdatas_T_58099 & io_resp_s3_full_pred_0_hit) & _s3_ghv_wdatas_T_58106
       & io_resp_s3_full_pred_0_is_br_sharing & io_resp_s3_full_pred_0_hit),
    .redirect_new_bit_0_src
      (do_redirect_dup_next_bits_r_cfiUpdate_histPtr_value == 8'hFB
       & shouldShiftVec_dup_0_0 & real_br_taken_mask_dup_0_0
       | do_redirect_dup_next_bits_r_cfiUpdate_histPtr_value == 8'hFC
       & shouldShiftVec_dup_0_1 & real_br_taken_mask_dup_0_1),
    .out_res                (_ghv_write_datas_251_ppm_out_res)
  );
  PriorityMuxModule_16 ghv_write_datas_252_ppm (
    .s2_new_bit_0_sel       (_ghv_wens_252_T_1 & ~_ghv_wens_252_T_2 & ~_ghv_wens_252_T_3),
    .s2_new_bit_0_src
      (s2_ghist_ptr_dup_0_value == 8'hFC & io_resp_s2_full_pred_0_slot_valids_0
       & _s2_ghv_wdatas_T_58099 & io_resp_s2_full_pred_0_hit
       | s2_ghist_ptr_dup_0_value == 8'hFD & _s2_ghv_wdatas_T_57998
       & ~(_s2_ghv_wdatas_T_58099 & io_resp_s2_full_pred_0_hit) & _s2_ghv_wdatas_T_58106
       & io_resp_s2_full_pred_0_is_br_sharing & io_resp_s2_full_pred_0_hit),
    .s1_new_bit_0_sel
      (_ghv_wens_252_T & ~_ghv_wens_252_T_1 & ~_ghv_wens_252_T_2 & ~_ghv_wens_252_T_3),
    .s1_new_bit_0_src
      (s1_ghist_ptr_dup_0_value == 8'hFC & io_resp_s1_full_pred_0_slot_valids_0
       & (io_resp_s1_full_pred_0_slot_valids_0 & io_resp_s1_full_pred_0_br_taken_mask_0
          & io_resp_s1_full_pred_0_hit | _s1_ghv_wdatas_T_190528
          & io_resp_s1_full_pred_0_br_taken_mask_1 & io_resp_s1_full_pred_0_hit)
       & (_s1_ghv_wdatas_T_190518 & io_resp_s1_full_pred_0_hit | ~_s1_ghv_wdatas_T_190528)
       & io_resp_s1_full_pred_0_hit | s1_ghist_ptr_dup_0_value == 8'hFD
       & _s1_ghv_wdatas_T_190528 & ~(_s1_ghv_wdatas_T_190518 & io_resp_s1_full_pred_0_hit)
       & (io_resp_s1_full_pred_0_slot_valids_0 & io_resp_s1_full_pred_0_br_taken_mask_0
          & io_resp_s1_full_pred_0_hit | _s1_ghv_wdatas_T_190528
          & io_resp_s1_full_pred_0_br_taken_mask_1 & io_resp_s1_full_pred_0_hit)
       & ~(_s1_ghv_wdatas_T_190518 & io_resp_s1_full_pred_0_hit)
       & io_resp_s1_full_pred_0_hit),
    .s3_new_bit_0_sel       (_ghv_wens_252_T_2 & ~_ghv_wens_252_T_3),
    .s3_new_bit_0_src
      (s3_ghist_ptr_dup_0_value == 8'hFC & io_resp_s3_full_pred_0_slot_valids_0
       & _s3_ghv_wdatas_T_58099 & io_resp_s3_full_pred_0_hit
       | s3_ghist_ptr_dup_0_value == 8'hFD & _s3_ghv_wdatas_T_57998
       & ~(_s3_ghv_wdatas_T_58099 & io_resp_s3_full_pred_0_hit) & _s3_ghv_wdatas_T_58106
       & io_resp_s3_full_pred_0_is_br_sharing & io_resp_s3_full_pred_0_hit),
    .redirect_new_bit_0_src
      (do_redirect_dup_next_bits_r_cfiUpdate_histPtr_value == 8'hFC
       & shouldShiftVec_dup_0_0 & real_br_taken_mask_dup_0_0
       | do_redirect_dup_next_bits_r_cfiUpdate_histPtr_value == 8'hFD
       & shouldShiftVec_dup_0_1 & real_br_taken_mask_dup_0_1),
    .out_res                (_ghv_write_datas_252_ppm_out_res)
  );
  PriorityMuxModule_16 ghv_write_datas_253_ppm (
    .s2_new_bit_0_sel       (_ghv_wens_253_T_1 & ~_ghv_wens_253_T_2 & ~_ghv_wens_253_T_3),
    .s2_new_bit_0_src
      (s2_ghist_ptr_dup_0_value == 8'hFD & io_resp_s2_full_pred_0_slot_valids_0
       & _s2_ghv_wdatas_T_58099 & io_resp_s2_full_pred_0_hit
       | s2_ghist_ptr_dup_0_value == 8'hFE & _s2_ghv_wdatas_T_57998
       & ~(_s2_ghv_wdatas_T_58099 & io_resp_s2_full_pred_0_hit) & _s2_ghv_wdatas_T_58106
       & io_resp_s2_full_pred_0_is_br_sharing & io_resp_s2_full_pred_0_hit),
    .s1_new_bit_0_sel
      (_ghv_wens_253_T & ~_ghv_wens_253_T_1 & ~_ghv_wens_253_T_2 & ~_ghv_wens_253_T_3),
    .s1_new_bit_0_src
      (s1_ghist_ptr_dup_0_value == 8'hFD & io_resp_s1_full_pred_0_slot_valids_0
       & (io_resp_s1_full_pred_0_slot_valids_0 & io_resp_s1_full_pred_0_br_taken_mask_0
          & io_resp_s1_full_pred_0_hit | _s1_ghv_wdatas_T_190528
          & io_resp_s1_full_pred_0_br_taken_mask_1 & io_resp_s1_full_pred_0_hit)
       & (_s1_ghv_wdatas_T_190518 & io_resp_s1_full_pred_0_hit | ~_s1_ghv_wdatas_T_190528)
       & io_resp_s1_full_pred_0_hit | s1_ghist_ptr_dup_0_value == 8'hFE
       & _s1_ghv_wdatas_T_190528 & ~(_s1_ghv_wdatas_T_190518 & io_resp_s1_full_pred_0_hit)
       & (io_resp_s1_full_pred_0_slot_valids_0 & io_resp_s1_full_pred_0_br_taken_mask_0
          & io_resp_s1_full_pred_0_hit | _s1_ghv_wdatas_T_190528
          & io_resp_s1_full_pred_0_br_taken_mask_1 & io_resp_s1_full_pred_0_hit)
       & ~(_s1_ghv_wdatas_T_190518 & io_resp_s1_full_pred_0_hit)
       & io_resp_s1_full_pred_0_hit),
    .s3_new_bit_0_sel       (_ghv_wens_253_T_2 & ~_ghv_wens_253_T_3),
    .s3_new_bit_0_src
      (s3_ghist_ptr_dup_0_value == 8'hFD & io_resp_s3_full_pred_0_slot_valids_0
       & _s3_ghv_wdatas_T_58099 & io_resp_s3_full_pred_0_hit
       | s3_ghist_ptr_dup_0_value == 8'hFE & _s3_ghv_wdatas_T_57998
       & ~(_s3_ghv_wdatas_T_58099 & io_resp_s3_full_pred_0_hit) & _s3_ghv_wdatas_T_58106
       & io_resp_s3_full_pred_0_is_br_sharing & io_resp_s3_full_pred_0_hit),
    .redirect_new_bit_0_src
      (do_redirect_dup_next_bits_r_cfiUpdate_histPtr_value == 8'hFD
       & shouldShiftVec_dup_0_0 & real_br_taken_mask_dup_0_0
       | do_redirect_dup_next_bits_r_cfiUpdate_histPtr_value == 8'hFE
       & shouldShiftVec_dup_0_1 & real_br_taken_mask_dup_0_1),
    .out_res                (_ghv_write_datas_253_ppm_out_res)
  );
  PriorityMuxModule_16 ghv_write_datas_254_ppm (
    .s2_new_bit_0_sel       (_ghv_wens_254_T_1 & ~_ghv_wens_254_T_2 & ~_ghv_wens_254_T_3),
    .s2_new_bit_0_src
      (s2_ghist_ptr_dup_0_value == 8'hFE & io_resp_s2_full_pred_0_slot_valids_0
       & _s2_ghv_wdatas_T_58099 & io_resp_s2_full_pred_0_hit | (&s2_ghist_ptr_dup_0_value)
       & _s2_ghv_wdatas_T_57998 & ~(_s2_ghv_wdatas_T_58099 & io_resp_s2_full_pred_0_hit)
       & _s2_ghv_wdatas_T_58106 & io_resp_s2_full_pred_0_is_br_sharing
       & io_resp_s2_full_pred_0_hit),
    .s1_new_bit_0_sel
      (_ghv_wens_254_T & ~_ghv_wens_254_T_1 & ~_ghv_wens_254_T_2 & ~_ghv_wens_254_T_3),
    .s1_new_bit_0_src
      (s1_ghist_ptr_dup_0_value == 8'hFE & io_resp_s1_full_pred_0_slot_valids_0
       & (io_resp_s1_full_pred_0_slot_valids_0 & io_resp_s1_full_pred_0_br_taken_mask_0
          & io_resp_s1_full_pred_0_hit | _s1_ghv_wdatas_T_190528
          & io_resp_s1_full_pred_0_br_taken_mask_1 & io_resp_s1_full_pred_0_hit)
       & (_s1_ghv_wdatas_T_190518 & io_resp_s1_full_pred_0_hit | ~_s1_ghv_wdatas_T_190528)
       & io_resp_s1_full_pred_0_hit | (&s1_ghist_ptr_dup_0_value)
       & _s1_ghv_wdatas_T_190528 & ~(_s1_ghv_wdatas_T_190518 & io_resp_s1_full_pred_0_hit)
       & (io_resp_s1_full_pred_0_slot_valids_0 & io_resp_s1_full_pred_0_br_taken_mask_0
          & io_resp_s1_full_pred_0_hit | _s1_ghv_wdatas_T_190528
          & io_resp_s1_full_pred_0_br_taken_mask_1 & io_resp_s1_full_pred_0_hit)
       & ~(_s1_ghv_wdatas_T_190518 & io_resp_s1_full_pred_0_hit)
       & io_resp_s1_full_pred_0_hit),
    .s3_new_bit_0_sel       (_ghv_wens_254_T_2 & ~_ghv_wens_254_T_3),
    .s3_new_bit_0_src
      (s3_ghist_ptr_dup_0_value == 8'hFE & io_resp_s3_full_pred_0_slot_valids_0
       & _s3_ghv_wdatas_T_58099 & io_resp_s3_full_pred_0_hit | (&s3_ghist_ptr_dup_0_value)
       & _s3_ghv_wdatas_T_57998 & ~(_s3_ghv_wdatas_T_58099 & io_resp_s3_full_pred_0_hit)
       & _s3_ghv_wdatas_T_58106 & io_resp_s3_full_pred_0_is_br_sharing
       & io_resp_s3_full_pred_0_hit),
    .redirect_new_bit_0_src
      (do_redirect_dup_next_bits_r_cfiUpdate_histPtr_value == 8'hFE
       & shouldShiftVec_dup_0_0 & real_br_taken_mask_dup_0_0
       | (&do_redirect_dup_next_bits_r_cfiUpdate_histPtr_value) & shouldShiftVec_dup_0_1
       & real_br_taken_mask_dup_0_1),
    .out_res                (_ghv_write_datas_254_ppm_out_res)
  );
  PriorityMuxModule_16 ghv_write_datas_255_ppm (
    .s2_new_bit_0_sel       (_ghv_wens_255_T_1 & ~_ghv_wens_255_T_2 & ~_ghv_wens_255_T_3),
    .s2_new_bit_0_src
      ((&s2_ghist_ptr_dup_0_value) & io_resp_s2_full_pred_0_slot_valids_0
       & _s2_ghv_wdatas_T_58099 & io_resp_s2_full_pred_0_hit
       | ~(|s2_ghist_ptr_dup_0_value) & _s2_ghv_wdatas_T_57998
       & ~(_s2_ghv_wdatas_T_58099 & io_resp_s2_full_pred_0_hit) & _s2_ghv_wdatas_T_58106
       & io_resp_s2_full_pred_0_is_br_sharing & io_resp_s2_full_pred_0_hit),
    .s1_new_bit_0_sel
      (_ghv_wens_255_T & ~_ghv_wens_255_T_1 & ~_ghv_wens_255_T_2 & ~_ghv_wens_255_T_3),
    .s1_new_bit_0_src
      ((&s1_ghist_ptr_dup_0_value) & io_resp_s1_full_pred_0_slot_valids_0
       & (io_resp_s1_full_pred_0_slot_valids_0 & io_resp_s1_full_pred_0_br_taken_mask_0
          & io_resp_s1_full_pred_0_hit | _s1_ghv_wdatas_T_190528
          & io_resp_s1_full_pred_0_br_taken_mask_1 & io_resp_s1_full_pred_0_hit)
       & (_s1_ghv_wdatas_T_190518 & io_resp_s1_full_pred_0_hit | ~_s1_ghv_wdatas_T_190528)
       & io_resp_s1_full_pred_0_hit | ~(|s1_ghist_ptr_dup_0_value)
       & _s1_ghv_wdatas_T_190528 & ~(_s1_ghv_wdatas_T_190518 & io_resp_s1_full_pred_0_hit)
       & (io_resp_s1_full_pred_0_slot_valids_0 & io_resp_s1_full_pred_0_br_taken_mask_0
          & io_resp_s1_full_pred_0_hit | _s1_ghv_wdatas_T_190528
          & io_resp_s1_full_pred_0_br_taken_mask_1 & io_resp_s1_full_pred_0_hit)
       & ~(_s1_ghv_wdatas_T_190518 & io_resp_s1_full_pred_0_hit)
       & io_resp_s1_full_pred_0_hit),
    .s3_new_bit_0_sel       (_ghv_wens_255_T_2 & ~_ghv_wens_255_T_3),
    .s3_new_bit_0_src
      ((&s3_ghist_ptr_dup_0_value) & io_resp_s3_full_pred_0_slot_valids_0
       & _s3_ghv_wdatas_T_58099 & io_resp_s3_full_pred_0_hit
       | ~(|s3_ghist_ptr_dup_0_value) & _s3_ghv_wdatas_T_57998
       & ~(_s3_ghv_wdatas_T_58099 & io_resp_s3_full_pred_0_hit) & _s3_ghv_wdatas_T_58106
       & io_resp_s3_full_pred_0_is_br_sharing & io_resp_s3_full_pred_0_hit),
    .redirect_new_bit_0_src
      ((&do_redirect_dup_next_bits_r_cfiUpdate_histPtr_value) & shouldShiftVec_dup_0_0
       & real_br_taken_mask_dup_0_0
       | ~(|do_redirect_dup_next_bits_r_cfiUpdate_histPtr_value) & shouldShiftVec_dup_0_1
       & real_br_taken_mask_dup_0_1),
    .out_res                (_ghv_write_datas_255_ppm_out_res)
  );
  assign io_ghv_wire_0 = ghv_0;
  assign io_ghv_wire_1 = ghv_1;
  assign io_ghv_wire_2 = ghv_2;
  assign io_ghv_wire_3 = ghv_3;
  assign io_ghv_wire_4 = ghv_4;
  assign io_ghv_wire_5 = ghv_5;
  assign io_ghv_wire_6 = ghv_6;
  assign io_ghv_wire_7 = ghv_7;
  assign io_ghv_wire_8 = ghv_8;
  assign io_ghv_wire_9 = ghv_9;
  assign io_ghv_wire_10 = ghv_10;
  assign io_ghv_wire_11 = ghv_11;
  assign io_ghv_wire_12 = ghv_12;
  assign io_ghv_wire_13 = ghv_13;
  assign io_ghv_wire_14 = ghv_14;
  assign io_ghv_wire_15 = ghv_15;
  assign io_ghv_wire_16 = ghv_16;
  assign io_ghv_wire_17 = ghv_17;
  assign io_ghv_wire_18 = ghv_18;
  assign io_ghv_wire_19 = ghv_19;
  assign io_ghv_wire_20 = ghv_20;
  assign io_ghv_wire_21 = ghv_21;
  assign io_ghv_wire_22 = ghv_22;
  assign io_ghv_wire_23 = ghv_23;
  assign io_ghv_wire_24 = ghv_24;
  assign io_ghv_wire_25 = ghv_25;
  assign io_ghv_wire_26 = ghv_26;
  assign io_ghv_wire_27 = ghv_27;
  assign io_ghv_wire_28 = ghv_28;
  assign io_ghv_wire_29 = ghv_29;
  assign io_ghv_wire_30 = ghv_30;
  assign io_ghv_wire_31 = ghv_31;
  assign io_ghv_wire_32 = ghv_32;
  assign io_ghv_wire_33 = ghv_33;
  assign io_ghv_wire_34 = ghv_34;
  assign io_ghv_wire_35 = ghv_35;
  assign io_ghv_wire_36 = ghv_36;
  assign io_ghv_wire_37 = ghv_37;
  assign io_ghv_wire_38 = ghv_38;
  assign io_ghv_wire_39 = ghv_39;
  assign io_ghv_wire_40 = ghv_40;
  assign io_ghv_wire_41 = ghv_41;
  assign io_ghv_wire_42 = ghv_42;
  assign io_ghv_wire_43 = ghv_43;
  assign io_ghv_wire_44 = ghv_44;
  assign io_ghv_wire_45 = ghv_45;
  assign io_ghv_wire_46 = ghv_46;
  assign io_ghv_wire_47 = ghv_47;
  assign io_ghv_wire_48 = ghv_48;
  assign io_ghv_wire_49 = ghv_49;
  assign io_ghv_wire_50 = ghv_50;
  assign io_ghv_wire_51 = ghv_51;
  assign io_ghv_wire_52 = ghv_52;
  assign io_ghv_wire_53 = ghv_53;
  assign io_ghv_wire_54 = ghv_54;
  assign io_ghv_wire_55 = ghv_55;
  assign io_ghv_wire_56 = ghv_56;
  assign io_ghv_wire_57 = ghv_57;
  assign io_ghv_wire_58 = ghv_58;
  assign io_ghv_wire_59 = ghv_59;
  assign io_ghv_wire_60 = ghv_60;
  assign io_ghv_wire_61 = ghv_61;
  assign io_ghv_wire_62 = ghv_62;
  assign io_ghv_wire_63 = ghv_63;
  assign io_ghv_wire_64 = ghv_64;
  assign io_ghv_wire_65 = ghv_65;
  assign io_ghv_wire_66 = ghv_66;
  assign io_ghv_wire_67 = ghv_67;
  assign io_ghv_wire_68 = ghv_68;
  assign io_ghv_wire_69 = ghv_69;
  assign io_ghv_wire_70 = ghv_70;
  assign io_ghv_wire_71 = ghv_71;
  assign io_ghv_wire_72 = ghv_72;
  assign io_ghv_wire_73 = ghv_73;
  assign io_ghv_wire_74 = ghv_74;
  assign io_ghv_wire_75 = ghv_75;
  assign io_ghv_wire_76 = ghv_76;
  assign io_ghv_wire_77 = ghv_77;
  assign io_ghv_wire_78 = ghv_78;
  assign io_ghv_wire_79 = ghv_79;
  assign io_ghv_wire_80 = ghv_80;
  assign io_ghv_wire_81 = ghv_81;
  assign io_ghv_wire_82 = ghv_82;
  assign io_ghv_wire_83 = ghv_83;
  assign io_ghv_wire_84 = ghv_84;
  assign io_ghv_wire_85 = ghv_85;
  assign io_ghv_wire_86 = ghv_86;
  assign io_ghv_wire_87 = ghv_87;
  assign io_ghv_wire_88 = ghv_88;
  assign io_ghv_wire_89 = ghv_89;
  assign io_ghv_wire_90 = ghv_90;
  assign io_ghv_wire_91 = ghv_91;
  assign io_ghv_wire_92 = ghv_92;
  assign io_ghv_wire_93 = ghv_93;
  assign io_ghv_wire_94 = ghv_94;
  assign io_ghv_wire_95 = ghv_95;
  assign io_ghv_wire_96 = ghv_96;
  assign io_ghv_wire_97 = ghv_97;
  assign io_ghv_wire_98 = ghv_98;
  assign io_ghv_wire_99 = ghv_99;
  assign io_ghv_wire_100 = ghv_100;
  assign io_ghv_wire_101 = ghv_101;
  assign io_ghv_wire_102 = ghv_102;
  assign io_ghv_wire_103 = ghv_103;
  assign io_ghv_wire_104 = ghv_104;
  assign io_ghv_wire_105 = ghv_105;
  assign io_ghv_wire_106 = ghv_106;
  assign io_ghv_wire_107 = ghv_107;
  assign io_ghv_wire_108 = ghv_108;
  assign io_ghv_wire_109 = ghv_109;
  assign io_ghv_wire_110 = ghv_110;
  assign io_ghv_wire_111 = ghv_111;
  assign io_ghv_wire_112 = ghv_112;
  assign io_ghv_wire_113 = ghv_113;
  assign io_ghv_wire_114 = ghv_114;
  assign io_ghv_wire_115 = ghv_115;
  assign io_ghv_wire_116 = ghv_116;
  assign io_ghv_wire_117 = ghv_117;
  assign io_ghv_wire_118 = ghv_118;
  assign io_ghv_wire_119 = ghv_119;
  assign io_ghv_wire_120 = ghv_120;
  assign io_ghv_wire_121 = ghv_121;
  assign io_ghv_wire_122 = ghv_122;
  assign io_ghv_wire_123 = ghv_123;
  assign io_ghv_wire_124 = ghv_124;
  assign io_ghv_wire_125 = ghv_125;
  assign io_ghv_wire_126 = ghv_126;
  assign io_ghv_wire_127 = ghv_127;
  assign io_ghv_wire_128 = ghv_128;
  assign io_ghv_wire_129 = ghv_129;
  assign io_ghv_wire_130 = ghv_130;
  assign io_ghv_wire_131 = ghv_131;
  assign io_ghv_wire_132 = ghv_132;
  assign io_ghv_wire_133 = ghv_133;
  assign io_ghv_wire_134 = ghv_134;
  assign io_ghv_wire_135 = ghv_135;
  assign io_ghv_wire_136 = ghv_136;
  assign io_ghv_wire_137 = ghv_137;
  assign io_ghv_wire_138 = ghv_138;
  assign io_ghv_wire_139 = ghv_139;
  assign io_ghv_wire_140 = ghv_140;
  assign io_ghv_wire_141 = ghv_141;
  assign io_ghv_wire_142 = ghv_142;
  assign io_ghv_wire_143 = ghv_143;
  assign io_ghv_wire_144 = ghv_144;
  assign io_ghv_wire_145 = ghv_145;
  assign io_ghv_wire_146 = ghv_146;
  assign io_ghv_wire_147 = ghv_147;
  assign io_ghv_wire_148 = ghv_148;
  assign io_ghv_wire_149 = ghv_149;
  assign io_ghv_wire_150 = ghv_150;
  assign io_ghv_wire_151 = ghv_151;
  assign io_ghv_wire_152 = ghv_152;
  assign io_ghv_wire_153 = ghv_153;
  assign io_ghv_wire_154 = ghv_154;
  assign io_ghv_wire_155 = ghv_155;
  assign io_ghv_wire_156 = ghv_156;
  assign io_ghv_wire_157 = ghv_157;
  assign io_ghv_wire_158 = ghv_158;
  assign io_ghv_wire_159 = ghv_159;
  assign io_ghv_wire_160 = ghv_160;
  assign io_ghv_wire_161 = ghv_161;
  assign io_ghv_wire_162 = ghv_162;
  assign io_ghv_wire_163 = ghv_163;
  assign io_ghv_wire_164 = ghv_164;
  assign io_ghv_wire_165 = ghv_165;
  assign io_ghv_wire_166 = ghv_166;
  assign io_ghv_wire_167 = ghv_167;
  assign io_ghv_wire_168 = ghv_168;
  assign io_ghv_wire_169 = ghv_169;
  assign io_ghv_wire_170 = ghv_170;
  assign io_ghv_wire_171 = ghv_171;
  assign io_ghv_wire_172 = ghv_172;
  assign io_ghv_wire_173 = ghv_173;
  assign io_ghv_wire_174 = ghv_174;
  assign io_ghv_wire_175 = ghv_175;
  assign io_ghv_wire_176 = ghv_176;
  assign io_ghv_wire_177 = ghv_177;
  assign io_ghv_wire_178 = ghv_178;
  assign io_ghv_wire_179 = ghv_179;
  assign io_ghv_wire_180 = ghv_180;
  assign io_ghv_wire_181 = ghv_181;
  assign io_ghv_wire_182 = ghv_182;
  assign io_ghv_wire_183 = ghv_183;
  assign io_ghv_wire_184 = ghv_184;
  assign io_ghv_wire_185 = ghv_185;
  assign io_ghv_wire_186 = ghv_186;
  assign io_ghv_wire_187 = ghv_187;
  assign io_ghv_wire_188 = ghv_188;
  assign io_ghv_wire_189 = ghv_189;
  assign io_ghv_wire_190 = ghv_190;
  assign io_ghv_wire_191 = ghv_191;
  assign io_ghv_wire_192 = ghv_192;
  assign io_ghv_wire_193 = ghv_193;
  assign io_ghv_wire_194 = ghv_194;
  assign io_ghv_wire_195 = ghv_195;
  assign io_ghv_wire_196 = ghv_196;
  assign io_ghv_wire_197 = ghv_197;
  assign io_ghv_wire_198 = ghv_198;
  assign io_ghv_wire_199 = ghv_199;
  assign io_ghv_wire_200 = ghv_200;
  assign io_ghv_wire_201 = ghv_201;
  assign io_ghv_wire_202 = ghv_202;
  assign io_ghv_wire_203 = ghv_203;
  assign io_ghv_wire_204 = ghv_204;
  assign io_ghv_wire_205 = ghv_205;
  assign io_ghv_wire_206 = ghv_206;
  assign io_ghv_wire_207 = ghv_207;
  assign io_ghv_wire_208 = ghv_208;
  assign io_ghv_wire_209 = ghv_209;
  assign io_ghv_wire_210 = ghv_210;
  assign io_ghv_wire_211 = ghv_211;
  assign io_ghv_wire_212 = ghv_212;
  assign io_ghv_wire_213 = ghv_213;
  assign io_ghv_wire_214 = ghv_214;
  assign io_ghv_wire_215 = ghv_215;
  assign io_ghv_wire_216 = ghv_216;
  assign io_ghv_wire_217 = ghv_217;
  assign io_ghv_wire_218 = ghv_218;
  assign io_ghv_wire_219 = ghv_219;
  assign io_ghv_wire_220 = ghv_220;
  assign io_ghv_wire_221 = ghv_221;
  assign io_ghv_wire_222 = ghv_222;
  assign io_ghv_wire_223 = ghv_223;
  assign io_ghv_wire_224 = ghv_224;
  assign io_ghv_wire_225 = ghv_225;
  assign io_ghv_wire_226 = ghv_226;
  assign io_ghv_wire_227 = ghv_227;
  assign io_ghv_wire_228 = ghv_228;
  assign io_ghv_wire_229 = ghv_229;
  assign io_ghv_wire_230 = ghv_230;
  assign io_ghv_wire_231 = ghv_231;
  assign io_ghv_wire_232 = ghv_232;
  assign io_ghv_wire_233 = ghv_233;
  assign io_ghv_wire_234 = ghv_234;
  assign io_ghv_wire_235 = ghv_235;
  assign io_ghv_wire_236 = ghv_236;
  assign io_ghv_wire_237 = ghv_237;
  assign io_ghv_wire_238 = ghv_238;
  assign io_ghv_wire_239 = ghv_239;
  assign io_ghv_wire_240 = ghv_240;
  assign io_ghv_wire_241 = ghv_241;
  assign io_ghv_wire_242 = ghv_242;
  assign io_ghv_wire_243 = ghv_243;
  assign io_ghv_wire_244 = ghv_244;
  assign io_ghv_wire_245 = ghv_245;
  assign io_ghv_wire_246 = ghv_246;
  assign io_ghv_wire_247 = ghv_247;
  assign io_ghv_wire_248 = ghv_248;
  assign io_ghv_wire_249 = ghv_249;
  assign io_ghv_wire_250 = ghv_250;
  assign io_ghv_wire_251 = ghv_251;
  assign io_ghv_wire_252 = ghv_252;
  assign io_ghv_wire_253 = ghv_253;
  assign io_ghv_wire_254 = ghv_254;
  assign io_ghv_wire_255 = ghv_255;
  assign io_s0_folded_gh_dup_1_hist_17_folded_hist =
    _s0_folded_gh_dup_1_ppm_out_res_hist_17_folded_hist;
  assign io_s0_folded_gh_dup_1_hist_16_folded_hist =
    _s0_folded_gh_dup_1_ppm_out_res_hist_16_folded_hist;
  assign io_s0_folded_gh_dup_1_hist_15_folded_hist =
    _s0_folded_gh_dup_1_ppm_out_res_hist_15_folded_hist;
  assign io_s0_folded_gh_dup_1_hist_14_folded_hist =
    _s0_folded_gh_dup_1_ppm_out_res_hist_14_folded_hist;
  assign io_s0_folded_gh_dup_1_hist_9_folded_hist =
    _s0_folded_gh_dup_1_ppm_out_res_hist_9_folded_hist;
  assign io_s0_folded_gh_dup_1_hist_8_folded_hist =
    _s0_folded_gh_dup_1_ppm_out_res_hist_8_folded_hist;
  assign io_s0_folded_gh_dup_1_hist_7_folded_hist =
    _s0_folded_gh_dup_1_ppm_out_res_hist_7_folded_hist;
  assign io_s0_folded_gh_dup_1_hist_5_folded_hist =
    _s0_folded_gh_dup_1_ppm_out_res_hist_5_folded_hist;
  assign io_s0_folded_gh_dup_1_hist_4_folded_hist =
    _s0_folded_gh_dup_1_ppm_out_res_hist_4_folded_hist;
  assign io_s0_folded_gh_dup_1_hist_3_folded_hist =
    _s0_folded_gh_dup_1_ppm_out_res_hist_3_folded_hist;
  assign io_s0_folded_gh_dup_1_hist_1_folded_hist =
    _s0_folded_gh_dup_1_ppm_out_res_hist_1_folded_hist;
  assign io_s0_folded_gh_dup_3_hist_12_folded_hist =
    _s0_folded_gh_dup_3_ppm_out_res_hist_12_folded_hist;
  assign io_s0_folded_gh_dup_3_hist_11_folded_hist =
    _s0_folded_gh_dup_3_ppm_out_res_hist_11_folded_hist;
  assign io_s0_folded_gh_dup_3_hist_2_folded_hist =
    _s0_folded_gh_dup_3_ppm_out_res_hist_2_folded_hist;
  assign io_s1_folded_gh_dup_3_hist_14_folded_hist =
    s1_folded_gh_dup_3_hist_14_folded_hist;
  assign io_s1_folded_gh_dup_3_hist_13_folded_hist =
    s1_folded_gh_dup_3_hist_13_folded_hist;
  assign io_s1_folded_gh_dup_3_hist_12_folded_hist =
    s1_folded_gh_dup_3_hist_12_folded_hist;
  assign io_s1_folded_gh_dup_3_hist_10_folded_hist =
    s1_folded_gh_dup_3_hist_10_folded_hist;
  assign io_s1_folded_gh_dup_3_hist_6_folded_hist = s1_folded_gh_dup_3_hist_6_folded_hist;
  assign io_s1_folded_gh_dup_3_hist_4_folded_hist = s1_folded_gh_dup_3_hist_4_folded_hist;
  assign io_s1_folded_gh_dup_3_hist_3_folded_hist = s1_folded_gh_dup_3_hist_3_folded_hist;
  assign io_s1_folded_gh_dup_3_hist_2_folded_hist = s1_folded_gh_dup_3_hist_2_folded_hist;
  assign io_s3_ghist_ptr_dup_2_flag = s3_ghist_ptr_dup_2_flag;
  assign io_s3_ghist_ptr_dup_2_value = s3_ghist_ptr_dup_2_value;
endmodule

