Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.2 (win64) Build 2258646 Thu Jun 14 20:03:12 MDT 2018
| Date         : Fri Dec  7 17:14:41 2018
| Host         : DESKTOP-STRIX running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file game_top_level_timing_summary_routed.rpt -pb game_top_level_timing_summary_routed.pb -rpx game_top_level_timing_summary_routed.rpx -warn_on_violation
| Design       : game_top_level
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.22 2018-03-21
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 858 register/latch pins with no clock driven by root clock pin: VGA/DIVIDER/megaHzClock_25MHz/i_zero_reg/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 943 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 10 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 33 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      2.414        0.000                      0                 1705        0.060        0.000                      0                 1705        4.500        0.000                       0                   731  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         2.414        0.000                      0                 1705        0.060        0.000                      0                 1705        4.500        0.000                       0                   731  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        2.414ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.060ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.414ns  (required time - arrival time)
  Source:                 COMPARER/win2_i_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SCOREBOARD/concat_time_i_reg[152]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.379ns  (logic 0.718ns (9.730%)  route 6.661ns (90.270%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.945ns = ( 14.945 - 10.000 ) 
    Source Clock Delay      (SCD):    5.091ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=730, routed)         1.570     5.091    COMPARER/clk_IBUF_BUFG
    SLICE_X48Y5          FDRE                                         r  COMPARER/win2_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y5          FDRE (Prop_fdre_C_Q)         0.419     5.510 r  COMPARER/win2_i_reg/Q
                         net (fo=18, routed)          1.192     6.702    COMPARER/win2_i
    SLICE_X49Y20         LUT4 (Prop_lut4_I0_O)        0.299     7.001 r  COMPARER/concat_time_i[159]_i_1/O
                         net (fo=169, routed)         5.470    12.471    SCOREBOARD/concat_time_i
    SLICE_X41Y114        FDRE                                         r  SCOREBOARD/concat_time_i_reg[152]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=730, routed)         1.604    14.945    SCOREBOARD/clk_IBUF_BUFG
    SLICE_X41Y114        FDRE                                         r  SCOREBOARD/concat_time_i_reg[152]/C
                         clock pessimism              0.180    15.125    
                         clock uncertainty           -0.035    15.090    
    SLICE_X41Y114        FDRE (Setup_fdre_C_CE)      -0.205    14.885    SCOREBOARD/concat_time_i_reg[152]
  -------------------------------------------------------------------
                         required time                         14.885    
                         arrival time                         -12.471    
  -------------------------------------------------------------------
                         slack                                  2.414    

Slack (MET) :             2.436ns  (required time - arrival time)
  Source:                 COMPARER/win2_i_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SCOREBOARD/concat_time_i_reg[151]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.356ns  (logic 0.718ns (9.760%)  route 6.638ns (90.240%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.944ns = ( 14.944 - 10.000 ) 
    Source Clock Delay      (SCD):    5.091ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=730, routed)         1.570     5.091    COMPARER/clk_IBUF_BUFG
    SLICE_X48Y5          FDRE                                         r  COMPARER/win2_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y5          FDRE (Prop_fdre_C_Q)         0.419     5.510 r  COMPARER/win2_i_reg/Q
                         net (fo=18, routed)          1.192     6.702    COMPARER/win2_i
    SLICE_X49Y20         LUT4 (Prop_lut4_I0_O)        0.299     7.001 r  COMPARER/concat_time_i[159]_i_1/O
                         net (fo=169, routed)         5.447    12.447    SCOREBOARD/concat_time_i
    SLICE_X39Y114        FDRE                                         r  SCOREBOARD/concat_time_i_reg[151]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=730, routed)         1.603    14.944    SCOREBOARD/clk_IBUF_BUFG
    SLICE_X39Y114        FDRE                                         r  SCOREBOARD/concat_time_i_reg[151]/C
                         clock pessimism              0.180    15.124    
                         clock uncertainty           -0.035    15.089    
    SLICE_X39Y114        FDRE (Setup_fdre_C_CE)      -0.205    14.884    SCOREBOARD/concat_time_i_reg[151]
  -------------------------------------------------------------------
                         required time                         14.884    
                         arrival time                         -12.447    
  -------------------------------------------------------------------
                         slack                                  2.436    

Slack (MET) :             2.436ns  (required time - arrival time)
  Source:                 COMPARER/win2_i_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SCOREBOARD/concat_time_i_reg[153]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.356ns  (logic 0.718ns (9.760%)  route 6.638ns (90.240%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.944ns = ( 14.944 - 10.000 ) 
    Source Clock Delay      (SCD):    5.091ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=730, routed)         1.570     5.091    COMPARER/clk_IBUF_BUFG
    SLICE_X48Y5          FDRE                                         r  COMPARER/win2_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y5          FDRE (Prop_fdre_C_Q)         0.419     5.510 r  COMPARER/win2_i_reg/Q
                         net (fo=18, routed)          1.192     6.702    COMPARER/win2_i
    SLICE_X49Y20         LUT4 (Prop_lut4_I0_O)        0.299     7.001 r  COMPARER/concat_time_i[159]_i_1/O
                         net (fo=169, routed)         5.447    12.447    SCOREBOARD/concat_time_i
    SLICE_X39Y114        FDRE                                         r  SCOREBOARD/concat_time_i_reg[153]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=730, routed)         1.603    14.944    SCOREBOARD/clk_IBUF_BUFG
    SLICE_X39Y114        FDRE                                         r  SCOREBOARD/concat_time_i_reg[153]/C
                         clock pessimism              0.180    15.124    
                         clock uncertainty           -0.035    15.089    
    SLICE_X39Y114        FDRE (Setup_fdre_C_CE)      -0.205    14.884    SCOREBOARD/concat_time_i_reg[153]
  -------------------------------------------------------------------
                         required time                         14.884    
                         arrival time                         -12.447    
  -------------------------------------------------------------------
                         slack                                  2.436    

Slack (MET) :             2.436ns  (required time - arrival time)
  Source:                 COMPARER/win2_i_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SCOREBOARD/concat_time_i_reg[155]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.356ns  (logic 0.718ns (9.760%)  route 6.638ns (90.240%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.944ns = ( 14.944 - 10.000 ) 
    Source Clock Delay      (SCD):    5.091ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=730, routed)         1.570     5.091    COMPARER/clk_IBUF_BUFG
    SLICE_X48Y5          FDRE                                         r  COMPARER/win2_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y5          FDRE (Prop_fdre_C_Q)         0.419     5.510 r  COMPARER/win2_i_reg/Q
                         net (fo=18, routed)          1.192     6.702    COMPARER/win2_i
    SLICE_X49Y20         LUT4 (Prop_lut4_I0_O)        0.299     7.001 r  COMPARER/concat_time_i[159]_i_1/O
                         net (fo=169, routed)         5.447    12.447    SCOREBOARD/concat_time_i
    SLICE_X39Y114        FDRE                                         r  SCOREBOARD/concat_time_i_reg[155]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=730, routed)         1.603    14.944    SCOREBOARD/clk_IBUF_BUFG
    SLICE_X39Y114        FDRE                                         r  SCOREBOARD/concat_time_i_reg[155]/C
                         clock pessimism              0.180    15.124    
                         clock uncertainty           -0.035    15.089    
    SLICE_X39Y114        FDRE (Setup_fdre_C_CE)      -0.205    14.884    SCOREBOARD/concat_time_i_reg[155]
  -------------------------------------------------------------------
                         required time                         14.884    
                         arrival time                         -12.447    
  -------------------------------------------------------------------
                         slack                                  2.436    

Slack (MET) :             2.520ns  (required time - arrival time)
  Source:                 COMPARER/win2_i_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SCOREBOARD/concat_time_i_reg[132]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.278ns  (logic 0.718ns (9.865%)  route 6.560ns (90.135%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.950ns = ( 14.950 - 10.000 ) 
    Source Clock Delay      (SCD):    5.091ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=730, routed)         1.570     5.091    COMPARER/clk_IBUF_BUFG
    SLICE_X48Y5          FDRE                                         r  COMPARER/win2_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y5          FDRE (Prop_fdre_C_Q)         0.419     5.510 r  COMPARER/win2_i_reg/Q
                         net (fo=18, routed)          1.192     6.702    COMPARER/win2_i
    SLICE_X49Y20         LUT4 (Prop_lut4_I0_O)        0.299     7.001 r  COMPARER/concat_time_i[159]_i_1/O
                         net (fo=169, routed)         5.369    12.370    SCOREBOARD/concat_time_i
    SLICE_X40Y104        FDRE                                         r  SCOREBOARD/concat_time_i_reg[132]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=730, routed)         1.609    14.950    SCOREBOARD/clk_IBUF_BUFG
    SLICE_X40Y104        FDRE                                         r  SCOREBOARD/concat_time_i_reg[132]/C
                         clock pessimism              0.180    15.130    
                         clock uncertainty           -0.035    15.095    
    SLICE_X40Y104        FDRE (Setup_fdre_C_CE)      -0.205    14.890    SCOREBOARD/concat_time_i_reg[132]
  -------------------------------------------------------------------
                         required time                         14.890    
                         arrival time                         -12.370    
  -------------------------------------------------------------------
                         slack                                  2.520    

Slack (MET) :             2.539ns  (required time - arrival time)
  Source:                 WINNER_DISPLAY/song_play_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            WINNER_DISPLAY/music/buzzer_up_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.533ns  (logic 0.828ns (10.991%)  route 6.705ns (89.009%))
  Logic Levels:           3  (LUT2=1 LUT3=1 LUT6=1)
  Clock Path Skew:        0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.942ns = ( 14.942 - 10.000 ) 
    Source Clock Delay      (SCD):    5.091ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=730, routed)         1.570     5.091    WINNER_DISPLAY/clk_IBUF_BUFG
    SLICE_X49Y6          FDRE                                         r  WINNER_DISPLAY/song_play_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y6          FDRE (Prop_fdre_C_Q)         0.456     5.547 f  WINNER_DISPLAY/song_play_reg/Q
                         net (fo=3, routed)           5.469    11.016    WINNER_DISPLAY/music/song_play_reg
    SLICE_X52Y120        LUT2 (Prop_lut2_I0_O)        0.124    11.140 f  WINNER_DISPLAY/music/counter[3]_i_1/O
                         net (fo=15, routed)          0.730    11.870    WINNER_DISPLAY/music/C/counter0
    SLICE_X52Y120        LUT6 (Prop_lut6_I5_O)        0.124    11.994 r  WINNER_DISPLAY/music/C/buzzer_down_i_4/O
                         net (fo=2, routed)           0.506    12.501    WINNER_DISPLAY/music/Bb/zero_i_reg_0
    SLICE_X52Y119        LUT3 (Prop_lut3_I1_O)        0.124    12.625 r  WINNER_DISPLAY/music/Bb/buzzer_up_i_1/O
                         net (fo=1, routed)           0.000    12.625    WINNER_DISPLAY/music/Bb_n_1
    SLICE_X52Y119        FDRE                                         r  WINNER_DISPLAY/music/buzzer_up_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=730, routed)         1.601    14.942    WINNER_DISPLAY/music/clk_IBUF_BUFG
    SLICE_X52Y119        FDRE                                         r  WINNER_DISPLAY/music/buzzer_up_reg/C
                         clock pessimism              0.180    15.122    
                         clock uncertainty           -0.035    15.087    
    SLICE_X52Y119        FDRE (Setup_fdre_C_D)        0.077    15.164    WINNER_DISPLAY/music/buzzer_up_reg
  -------------------------------------------------------------------
                         required time                         15.164    
                         arrival time                         -12.625    
  -------------------------------------------------------------------
                         slack                                  2.539    

Slack (MET) :             2.580ns  (required time - arrival time)
  Source:                 COMPARER/win2_i_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SCOREBOARD/concat_time_i_reg[113]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.212ns  (logic 0.718ns (9.955%)  route 6.494ns (90.045%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.944ns = ( 14.944 - 10.000 ) 
    Source Clock Delay      (SCD):    5.091ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=730, routed)         1.570     5.091    COMPARER/clk_IBUF_BUFG
    SLICE_X48Y5          FDRE                                         r  COMPARER/win2_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y5          FDRE (Prop_fdre_C_Q)         0.419     5.510 r  COMPARER/win2_i_reg/Q
                         net (fo=18, routed)          1.192     6.702    COMPARER/win2_i
    SLICE_X49Y20         LUT4 (Prop_lut4_I0_O)        0.299     7.001 r  COMPARER/concat_time_i[159]_i_1/O
                         net (fo=169, routed)         5.303    12.304    SCOREBOARD/concat_time_i
    SLICE_X36Y114        FDRE                                         r  SCOREBOARD/concat_time_i_reg[113]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=730, routed)         1.603    14.944    SCOREBOARD/clk_IBUF_BUFG
    SLICE_X36Y114        FDRE                                         r  SCOREBOARD/concat_time_i_reg[113]/C
                         clock pessimism              0.180    15.124    
                         clock uncertainty           -0.035    15.089    
    SLICE_X36Y114        FDRE (Setup_fdre_C_CE)      -0.205    14.884    SCOREBOARD/concat_time_i_reg[113]
  -------------------------------------------------------------------
                         required time                         14.884    
                         arrival time                         -12.304    
  -------------------------------------------------------------------
                         slack                                  2.580    

Slack (MET) :             2.581ns  (required time - arrival time)
  Source:                 COMPARER/win2_i_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SCOREBOARD/concat_time_i_reg[140]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.219ns  (logic 0.718ns (9.946%)  route 6.501ns (90.054%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.952ns = ( 14.952 - 10.000 ) 
    Source Clock Delay      (SCD):    5.091ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=730, routed)         1.570     5.091    COMPARER/clk_IBUF_BUFG
    SLICE_X48Y5          FDRE                                         r  COMPARER/win2_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y5          FDRE (Prop_fdre_C_Q)         0.419     5.510 r  COMPARER/win2_i_reg/Q
                         net (fo=18, routed)          1.192     6.702    COMPARER/win2_i
    SLICE_X49Y20         LUT4 (Prop_lut4_I0_O)        0.299     7.001 r  COMPARER/concat_time_i[159]_i_1/O
                         net (fo=169, routed)         5.309    12.310    SCOREBOARD/concat_time_i
    SLICE_X51Y108        FDRE                                         r  SCOREBOARD/concat_time_i_reg[140]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=730, routed)         1.611    14.952    SCOREBOARD/clk_IBUF_BUFG
    SLICE_X51Y108        FDRE                                         r  SCOREBOARD/concat_time_i_reg[140]/C
                         clock pessimism              0.180    15.132    
                         clock uncertainty           -0.035    15.097    
    SLICE_X51Y108        FDRE (Setup_fdre_C_CE)      -0.205    14.892    SCOREBOARD/concat_time_i_reg[140]
  -------------------------------------------------------------------
                         required time                         14.892    
                         arrival time                         -12.310    
  -------------------------------------------------------------------
                         slack                                  2.581    

Slack (MET) :             2.581ns  (required time - arrival time)
  Source:                 COMPARER/win2_i_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SCOREBOARD/concat_time_i_reg[141]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.219ns  (logic 0.718ns (9.946%)  route 6.501ns (90.054%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.952ns = ( 14.952 - 10.000 ) 
    Source Clock Delay      (SCD):    5.091ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=730, routed)         1.570     5.091    COMPARER/clk_IBUF_BUFG
    SLICE_X48Y5          FDRE                                         r  COMPARER/win2_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y5          FDRE (Prop_fdre_C_Q)         0.419     5.510 r  COMPARER/win2_i_reg/Q
                         net (fo=18, routed)          1.192     6.702    COMPARER/win2_i
    SLICE_X49Y20         LUT4 (Prop_lut4_I0_O)        0.299     7.001 r  COMPARER/concat_time_i[159]_i_1/O
                         net (fo=169, routed)         5.309    12.310    SCOREBOARD/concat_time_i
    SLICE_X51Y108        FDRE                                         r  SCOREBOARD/concat_time_i_reg[141]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=730, routed)         1.611    14.952    SCOREBOARD/clk_IBUF_BUFG
    SLICE_X51Y108        FDRE                                         r  SCOREBOARD/concat_time_i_reg[141]/C
                         clock pessimism              0.180    15.132    
                         clock uncertainty           -0.035    15.097    
    SLICE_X51Y108        FDRE (Setup_fdre_C_CE)      -0.205    14.892    SCOREBOARD/concat_time_i_reg[141]
  -------------------------------------------------------------------
                         required time                         14.892    
                         arrival time                         -12.310    
  -------------------------------------------------------------------
                         slack                                  2.581    

Slack (MET) :             2.581ns  (required time - arrival time)
  Source:                 COMPARER/win2_i_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SCOREBOARD/concat_time_i_reg[156]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.219ns  (logic 0.718ns (9.946%)  route 6.501ns (90.054%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.952ns = ( 14.952 - 10.000 ) 
    Source Clock Delay      (SCD):    5.091ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=730, routed)         1.570     5.091    COMPARER/clk_IBUF_BUFG
    SLICE_X48Y5          FDRE                                         r  COMPARER/win2_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y5          FDRE (Prop_fdre_C_Q)         0.419     5.510 r  COMPARER/win2_i_reg/Q
                         net (fo=18, routed)          1.192     6.702    COMPARER/win2_i
    SLICE_X49Y20         LUT4 (Prop_lut4_I0_O)        0.299     7.001 r  COMPARER/concat_time_i[159]_i_1/O
                         net (fo=169, routed)         5.309    12.310    SCOREBOARD/concat_time_i
    SLICE_X51Y108        FDRE                                         r  SCOREBOARD/concat_time_i_reg[156]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=730, routed)         1.611    14.952    SCOREBOARD/clk_IBUF_BUFG
    SLICE_X51Y108        FDRE                                         r  SCOREBOARD/concat_time_i_reg[156]/C
                         clock pessimism              0.180    15.132    
                         clock uncertainty           -0.035    15.097    
    SLICE_X51Y108        FDRE (Setup_fdre_C_CE)      -0.205    14.892    SCOREBOARD/concat_time_i_reg[156]
  -------------------------------------------------------------------
                         required time                         14.892    
                         arrival time                         -12.310    
  -------------------------------------------------------------------
                         slack                                  2.581    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.060ns  (arrival time - required time)
  Source:                 SCOREBOARD/concat_time_i_reg[108]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SCOREBOARD/concat_time_i_reg[124]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.394ns  (logic 0.141ns (35.815%)  route 0.253ns (64.185%))
  Logic Levels:           0  
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.043ns
    Source Clock Delay      (SCD):    1.526ns
    Clock Pessimism Removal (CPR):    0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=730, routed)         0.642     1.526    SCOREBOARD/clk_IBUF_BUFG
    SLICE_X33Y108        FDRE                                         r  SCOREBOARD/concat_time_i_reg[108]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y108        FDRE (Prop_fdre_C_Q)         0.141     1.667 r  SCOREBOARD/concat_time_i_reg[108]/Q
                         net (fo=15, routed)          0.253     1.919    SCOREBOARD/Q[108]
    SLICE_X41Y108        FDRE                                         r  SCOREBOARD/concat_time_i_reg[124]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=730, routed)         0.915     2.043    SCOREBOARD/clk_IBUF_BUFG
    SLICE_X41Y108        FDRE                                         r  SCOREBOARD/concat_time_i_reg[124]/C
                         clock pessimism             -0.253     1.789    
    SLICE_X41Y108        FDRE (Hold_fdre_C_D)         0.070     1.859    SCOREBOARD/concat_time_i_reg[124]
  -------------------------------------------------------------------
                         required time                         -1.859    
                         arrival time                           1.919    
  -------------------------------------------------------------------
                         slack                                  0.060    

Slack (MET) :             0.064ns  (arrival time - required time)
  Source:                 SCOREBOARD/concat_time_i_reg[114]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SCOREBOARD/concat_time_i_reg[130]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.397ns  (logic 0.141ns (35.521%)  route 0.256ns (64.479%))
  Logic Levels:           0  
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.043ns
    Source Clock Delay      (SCD):    1.523ns
    Clock Pessimism Removal (CPR):    0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=730, routed)         0.639     1.523    SCOREBOARD/clk_IBUF_BUFG
    SLICE_X35Y112        FDRE                                         r  SCOREBOARD/concat_time_i_reg[114]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y112        FDRE (Prop_fdre_C_Q)         0.141     1.664 r  SCOREBOARD/concat_time_i_reg[114]/Q
                         net (fo=15, routed)          0.256     1.920    SCOREBOARD/Q[114]
    SLICE_X37Y107        FDRE                                         r  SCOREBOARD/concat_time_i_reg[130]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=730, routed)         0.915     2.043    SCOREBOARD/clk_IBUF_BUFG
    SLICE_X37Y107        FDRE                                         r  SCOREBOARD/concat_time_i_reg[130]/C
                         clock pessimism             -0.253     1.789    
    SLICE_X37Y107        FDRE (Hold_fdre_C_D)         0.066     1.855    SCOREBOARD/concat_time_i_reg[130]
  -------------------------------------------------------------------
                         required time                         -1.855    
                         arrival time                           1.920    
  -------------------------------------------------------------------
                         slack                                  0.064    

Slack (MET) :             0.067ns  (arrival time - required time)
  Source:                 SCOREBOARD/concat_time_i_reg[116]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SCOREBOARD/concat_time_i_reg[132]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.401ns  (logic 0.141ns (35.191%)  route 0.260ns (64.809%))
  Logic Levels:           0  
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.044ns
    Source Clock Delay      (SCD):    1.527ns
    Clock Pessimism Removal (CPR):    0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=730, routed)         0.643     1.527    SCOREBOARD/clk_IBUF_BUFG
    SLICE_X31Y105        FDRE                                         r  SCOREBOARD/concat_time_i_reg[116]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y105        FDRE (Prop_fdre_C_Q)         0.141     1.668 r  SCOREBOARD/concat_time_i_reg[116]/Q
                         net (fo=15, routed)          0.260     1.927    SCOREBOARD/Q[116]
    SLICE_X40Y104        FDRE                                         r  SCOREBOARD/concat_time_i_reg[132]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=730, routed)         0.916     2.044    SCOREBOARD/clk_IBUF_BUFG
    SLICE_X40Y104        FDRE                                         r  SCOREBOARD/concat_time_i_reg[132]/C
                         clock pessimism             -0.253     1.790    
    SLICE_X40Y104        FDRE (Hold_fdre_C_D)         0.070     1.860    SCOREBOARD/concat_time_i_reg[132]
  -------------------------------------------------------------------
                         required time                         -1.860    
                         arrival time                           1.927    
  -------------------------------------------------------------------
                         slack                                  0.067    

Slack (MET) :             0.073ns  (arrival time - required time)
  Source:                 SCOREBOARD/concat_time_i_reg[119]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SCOREBOARD/concat_time_i_reg[135]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.421ns  (logic 0.164ns (38.996%)  route 0.257ns (61.004%))
  Logic Levels:           0  
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.043ns
    Source Clock Delay      (SCD):    1.525ns
    Clock Pessimism Removal (CPR):    0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=730, routed)         0.641     1.525    SCOREBOARD/clk_IBUF_BUFG
    SLICE_X34Y109        FDRE                                         r  SCOREBOARD/concat_time_i_reg[119]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y109        FDRE (Prop_fdre_C_Q)         0.164     1.689 r  SCOREBOARD/concat_time_i_reg[119]/Q
                         net (fo=15, routed)          0.257     1.945    SCOREBOARD/Q[119]
    SLICE_X38Y108        FDRE                                         r  SCOREBOARD/concat_time_i_reg[135]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=730, routed)         0.915     2.043    SCOREBOARD/clk_IBUF_BUFG
    SLICE_X38Y108        FDRE                                         r  SCOREBOARD/concat_time_i_reg[135]/C
                         clock pessimism             -0.253     1.789    
    SLICE_X38Y108        FDRE (Hold_fdre_C_D)         0.083     1.872    SCOREBOARD/concat_time_i_reg[135]
  -------------------------------------------------------------------
                         required time                         -1.872    
                         arrival time                           1.945    
  -------------------------------------------------------------------
                         slack                                  0.073    

Slack (MET) :             0.134ns  (arrival time - required time)
  Source:                 SCOREBOARD/concat_time_i_reg[122]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SCOREBOARD/concat_time_i_reg[138]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.460ns  (logic 0.164ns (35.673%)  route 0.296ns (64.327%))
  Logic Levels:           0  
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.042ns
    Source Clock Delay      (SCD):    1.524ns
    Clock Pessimism Removal (CPR):    0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=730, routed)         0.640     1.524    SCOREBOARD/clk_IBUF_BUFG
    SLICE_X30Y112        FDRE                                         r  SCOREBOARD/concat_time_i_reg[122]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y112        FDRE (Prop_fdre_C_Q)         0.164     1.688 r  SCOREBOARD/concat_time_i_reg[122]/Q
                         net (fo=15, routed)          0.296     1.983    SCOREBOARD/Q[122]
    SLICE_X37Y111        FDRE                                         r  SCOREBOARD/concat_time_i_reg[138]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=730, routed)         0.914     2.042    SCOREBOARD/clk_IBUF_BUFG
    SLICE_X37Y111        FDRE                                         r  SCOREBOARD/concat_time_i_reg[138]/C
                         clock pessimism             -0.253     1.788    
    SLICE_X37Y111        FDRE (Hold_fdre_C_D)         0.061     1.849    SCOREBOARD/concat_time_i_reg[138]
  -------------------------------------------------------------------
                         required time                         -1.849    
                         arrival time                           1.983    
  -------------------------------------------------------------------
                         slack                                  0.134    

Slack (MET) :             0.134ns  (arrival time - required time)
  Source:                 RANDOM_CLOCK/randomClk/lfsr_reg[5]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            RANDOM_CLOCK/randomClk/lfsr_reg[4]/D
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.209ns  (logic 0.141ns (67.433%)  route 0.068ns (32.567%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.962ns
    Source Clock Delay      (SCD):    1.448ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=730, routed)         0.565     1.448    RANDOM_CLOCK/randomClk/clk_IBUF_BUFG
    SLICE_X47Y1          FDSE                                         r  RANDOM_CLOCK/randomClk/lfsr_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y1          FDSE (Prop_fdse_C_Q)         0.141     1.589 r  RANDOM_CLOCK/randomClk/lfsr_reg[5]/Q
                         net (fo=3, routed)           0.068     1.657    RANDOM_CLOCK/randomClk/random_clk_i[5]
    SLICE_X47Y1          FDSE                                         r  RANDOM_CLOCK/randomClk/lfsr_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=730, routed)         0.835     1.962    RANDOM_CLOCK/randomClk/clk_IBUF_BUFG
    SLICE_X47Y1          FDSE                                         r  RANDOM_CLOCK/randomClk/lfsr_reg[4]/C
                         clock pessimism             -0.514     1.448    
    SLICE_X47Y1          FDSE (Hold_fdse_C_D)         0.075     1.523    RANDOM_CLOCK/randomClk/lfsr_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.523    
                         arrival time                           1.657    
  -------------------------------------------------------------------
                         slack                                  0.134    

Slack (MET) :             0.138ns  (arrival time - required time)
  Source:                 SCOREBOARD/concat_time_i_reg[117]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SCOREBOARD/concat_time_i_reg[133]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.493ns  (logic 0.141ns (28.601%)  route 0.352ns (71.399%))
  Logic Levels:           0  
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.043ns
    Source Clock Delay      (SCD):    1.525ns
    Clock Pessimism Removal (CPR):    0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=730, routed)         0.641     1.525    SCOREBOARD/clk_IBUF_BUFG
    SLICE_X33Y110        FDRE                                         r  SCOREBOARD/concat_time_i_reg[117]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y110        FDRE (Prop_fdre_C_Q)         0.141     1.666 r  SCOREBOARD/concat_time_i_reg[117]/Q
                         net (fo=15, routed)          0.352     2.018    SCOREBOARD/Q[117]
    SLICE_X38Y108        FDRE                                         r  SCOREBOARD/concat_time_i_reg[133]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=730, routed)         0.915     2.043    SCOREBOARD/clk_IBUF_BUFG
    SLICE_X38Y108        FDRE                                         r  SCOREBOARD/concat_time_i_reg[133]/C
                         clock pessimism             -0.253     1.789    
    SLICE_X38Y108        FDRE (Hold_fdre_C_D)         0.090     1.879    SCOREBOARD/concat_time_i_reg[133]
  -------------------------------------------------------------------
                         required time                         -1.879    
                         arrival time                           2.018    
  -------------------------------------------------------------------
                         slack                                  0.138    

Slack (MET) :             0.144ns  (arrival time - required time)
  Source:                 THREE_SEC_CD/tensSecondsClock/current_count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            THREE_SEC_CD/tensSecondsClock/current_count_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.277ns  (logic 0.186ns (67.267%)  route 0.091ns (32.733%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.987ns
    Source Clock Delay      (SCD):    1.474ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=730, routed)         0.591     1.474    THREE_SEC_CD/tensSecondsClock/clk_IBUF_BUFG
    SLICE_X65Y15         FDRE                                         r  THREE_SEC_CD/tensSecondsClock/current_count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y15         FDRE (Prop_fdre_C_Q)         0.141     1.615 r  THREE_SEC_CD/tensSecondsClock/current_count_reg[3]/Q
                         net (fo=5, routed)           0.091     1.706    THREE_SEC_CD/tensSecondsClock/cd_sec_dig2_i[3]
    SLICE_X64Y15         LUT6 (Prop_lut6_I4_O)        0.045     1.751 r  THREE_SEC_CD/tensSecondsClock/current_count[1]_i_1__1/O
                         net (fo=1, routed)           0.000     1.751    THREE_SEC_CD/tensSecondsClock/current_count[1]_i_1__1_n_0
    SLICE_X64Y15         FDRE                                         r  THREE_SEC_CD/tensSecondsClock/current_count_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=730, routed)         0.860     1.987    THREE_SEC_CD/tensSecondsClock/clk_IBUF_BUFG
    SLICE_X64Y15         FDRE                                         r  THREE_SEC_CD/tensSecondsClock/current_count_reg[1]/C
                         clock pessimism             -0.500     1.487    
    SLICE_X64Y15         FDRE (Hold_fdre_C_D)         0.120     1.607    THREE_SEC_CD/tensSecondsClock/current_count_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.607    
                         arrival time                           1.751    
  -------------------------------------------------------------------
                         slack                                  0.144    

Slack (MET) :             0.146ns  (arrival time - required time)
  Source:                 SCOREBOARD/concat_time_i_reg[109]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SCOREBOARD/concat_time_i_reg[125]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.467ns  (logic 0.141ns (30.221%)  route 0.326ns (69.779%))
  Logic Levels:           0  
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.043ns
    Source Clock Delay      (SCD):    1.526ns
    Clock Pessimism Removal (CPR):    0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=730, routed)         0.642     1.526    SCOREBOARD/clk_IBUF_BUFG
    SLICE_X33Y108        FDRE                                         r  SCOREBOARD/concat_time_i_reg[109]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y108        FDRE (Prop_fdre_C_Q)         0.141     1.667 r  SCOREBOARD/concat_time_i_reg[109]/Q
                         net (fo=15, routed)          0.326     1.992    SCOREBOARD/Q[109]
    SLICE_X41Y108        FDRE                                         r  SCOREBOARD/concat_time_i_reg[125]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=730, routed)         0.915     2.043    SCOREBOARD/clk_IBUF_BUFG
    SLICE_X41Y108        FDRE                                         r  SCOREBOARD/concat_time_i_reg[125]/C
                         clock pessimism             -0.253     1.789    
    SLICE_X41Y108        FDRE (Hold_fdre_C_D)         0.057     1.846    SCOREBOARD/concat_time_i_reg[125]
  -------------------------------------------------------------------
                         required time                         -1.846    
                         arrival time                           1.992    
  -------------------------------------------------------------------
                         slack                                  0.146    

Slack (MET) :             0.148ns  (arrival time - required time)
  Source:                 SCOREBOARD/concat_time_i_reg[107]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SCOREBOARD/concat_time_i_reg[123]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.469ns  (logic 0.141ns (30.034%)  route 0.328ns (69.966%))
  Logic Levels:           0  
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.040ns
    Source Clock Delay      (SCD):    1.524ns
    Clock Pessimism Removal (CPR):    0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=730, routed)         0.640     1.524    SCOREBOARD/clk_IBUF_BUFG
    SLICE_X24Y113        FDRE                                         r  SCOREBOARD/concat_time_i_reg[107]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y113        FDRE (Prop_fdre_C_Q)         0.141     1.665 r  SCOREBOARD/concat_time_i_reg[107]/Q
                         net (fo=15, routed)          0.328     1.993    SCOREBOARD/Q[107]
    SLICE_X38Y112        FDRE                                         r  SCOREBOARD/concat_time_i_reg[123]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=730, routed)         0.912     2.040    SCOREBOARD/clk_IBUF_BUFG
    SLICE_X38Y112        FDRE                                         r  SCOREBOARD/concat_time_i_reg[123]/C
                         clock pessimism             -0.253     1.786    
    SLICE_X38Y112        FDRE (Hold_fdre_C_D)         0.059     1.845    SCOREBOARD/concat_time_i_reg[123]
  -------------------------------------------------------------------
                         required time                         -1.845    
                         arrival time                           1.993    
  -------------------------------------------------------------------
                         slack                                  0.148    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y1  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X65Y30   COMPARER/CLOCK_DIV/hundredthsClock/current_count_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X65Y30   COMPARER/CLOCK_DIV/hundredthsClock/current_count_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X65Y30   COMPARER/CLOCK_DIV/hundredthsClock/current_count_reg[2]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X65Y30   COMPARER/CLOCK_DIV/hundredthsClock/current_count_reg[3]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X64Y28   COMPARER/CLOCK_DIV/hundredthsClock/zero_i_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X54Y0    COMPARER/CLOCK_DIV/kHzClock/current_count_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X54Y2    COMPARER/CLOCK_DIV/kHzClock/current_count_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X54Y2    COMPARER/CLOCK_DIV/kHzClock/current_count_reg[11]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X54Y3    COMPARER/CLOCK_DIV/kHzClock/current_count_reg[12]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X31Y111  SCOREBOARD/concat_time_i_reg[82]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X31Y111  SCOREBOARD/concat_time_i_reg[83]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X31Y111  SCOREBOARD/concat_time_i_reg[96]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X51Y121  WINNER_DISPLAY/music/Bb/current_count_reg[24]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X51Y121  WINNER_DISPLAY/music/Bb/current_count_reg[25]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X51Y121  WINNER_DISPLAY/music/Bb/current_count_reg[26]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X51Y121  WINNER_DISPLAY/music/Bb/current_count_reg[27]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X50Y121  WINNER_DISPLAY/music/Bb_enable_reg/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X53Y121  WINNER_DISPLAY/music/DC1_reset_reg/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X52Y121  WINNER_DISPLAY/music/counter_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X59Y27   COMPARER/CLOCK_DIV/tenthsClock/current_count_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X59Y27   COMPARER/CLOCK_DIV/tenthsClock/current_count_reg[1]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X59Y27   COMPARER/CLOCK_DIV/tenthsClock/current_count_reg[2]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X64Y27   COMPARER/CLOCK_DIV/tenthsClock/current_count_reg[3]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X62Y25   COMPARER/CLOCK_DIV/thousandthsClock/current_count_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X62Y25   COMPARER/CLOCK_DIV/thousandthsClock/current_count_reg[1]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X62Y25   COMPARER/CLOCK_DIV/thousandthsClock/current_count_reg[2]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X62Y25   COMPARER/CLOCK_DIV/thousandthsClock/current_count_reg[3]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X10Y7    COMPARER/PLAYER1/confirmed_press_reg/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X8Y7     COMPARER/PLAYER1/counter_reg[0]/C



