Running in Lattice mode

Starting:    C:\lscc\diamond\3.11_x64\synpbase\bin64\mbin\synbatch.exe
Install:     C:\lscc\diamond\3.11_x64\synpbase
Hostname:    DESKTOP-GHIEQ3Q
Date:        Sun Jun 27 19:11:49 2021
Version:     N-2018.03L-SP1-1

Arguments:   -product synplify_pro -batch C:/Project/2020/Refael/Lightning/Vhdl/Ver2_1/Implementation/ecp5um-85F_PCIeBasic/Pll27MHz/Module_Pll27MHz/syn_results/Module_Pll27MHz.prj
ProductType: synplify_pro




log file: "C:\Project\2020\Refael\Lightning\Vhdl\Ver2_1\Implementation\ecp5um-85F_PCIeBasic\Pll27MHz\Module_Pll27MHz\syn_results\Module_Pll27MHz.srr"
Running: syn_results in foreground

Running Module_Pll27MHz|syn_results

Running Flow: compile (Compile) on Module_Pll27MHz|syn_results
# Sun Jun 27 19:11:49 2021

Running Flow: compile_flow (Compile Process) on Module_Pll27MHz|syn_results
# Sun Jun 27 19:11:49 2021

Running: compiler (Compile Input) on Module_Pll27MHz|syn_results
# Sun Jun 27 19:11:49 2021
Copied C:\Project\2020\Refael\Lightning\Vhdl\Ver2_1\Implementation\ecp5um-85F_PCIeBasic\Pll27MHz\Module_Pll27MHz\syn_results\synwork\Module_Pll27MHz_comp.srs to C:\Project\2020\Refael\Lightning\Vhdl\Ver2_1\Implementation\ecp5um-85F_PCIeBasic\Pll27MHz\Module_Pll27MHz\syn_results\Module_Pll27MHz.srs

compiler completed
# Sun Jun 27 19:11:51 2021

Return Code: 0
Run Time:00h:00m:02s

Running: multi_srs_gen (Multi-srs Generator) on Module_Pll27MHz|syn_results
# Sun Jun 27 19:11:51 2021

multi_srs_gen completed
# Sun Jun 27 19:11:51 2021

Return Code: 0
Run Time:00h:00m:00s
Copied C:\Project\2020\Refael\Lightning\Vhdl\Ver2_1\Implementation\ecp5um-85F_PCIeBasic\Pll27MHz\Module_Pll27MHz\syn_results\synwork\Module_Pll27MHz_mult.srs to C:\Project\2020\Refael\Lightning\Vhdl\Ver2_1\Implementation\ecp5um-85F_PCIeBasic\Pll27MHz\Module_Pll27MHz\syn_results\Module_Pll27MHz.srs
Copied C:\Project\2020\Refael\Lightning\Vhdl\Ver2_1\Implementation\ecp5um-85F_PCIeBasic\Pll27MHz\Module_Pll27MHz\syn_results\Module_Pll27MHz.srr to C:\Project\2020\Refael\Lightning\Vhdl\Ver2_1\Implementation\ecp5um-85F_PCIeBasic\Pll27MHz\Module_Pll27MHz\syn_results\Module_Pll27MHz.srf
Complete: Compile Process on Module_Pll27MHz|syn_results

Running: premap (Premap) on Module_Pll27MHz|syn_results
# Sun Jun 27 19:11:51 2021

premap completed
# Sun Jun 27 19:11:52 2021

Return Code: 0
Run Time:00h:00m:01s
Complete: Compile on Module_Pll27MHz|syn_results

Running Flow: map (Map) on Module_Pll27MHz|syn_results
# Sun Jun 27 19:11:52 2021
License granted for 4 parallel jobs

Running: fpga_mapper (Map & Optimize) on Module_Pll27MHz|syn_results
# Sun Jun 27 19:11:52 2021
Copied C:\Project\2020\Refael\Lightning\Vhdl\Ver2_1\Implementation\ecp5um-85F_PCIeBasic\Pll27MHz\Module_Pll27MHz\syn_results\synwork\Module_Pll27MHz_m.srm to C:\Project\2020\Refael\Lightning\Vhdl\Ver2_1\Implementation\ecp5um-85F_PCIeBasic\Pll27MHz\Module_Pll27MHz\syn_results\Module_Pll27MHz.srm

fpga_mapper completed with warnings
# Sun Jun 27 19:11:53 2021

Return Code: 1
Run Time:00h:00m:01s
Complete: Map on Module_Pll27MHz|syn_results
Copied C:\Project\2020\Refael\Lightning\Vhdl\Ver2_1\Implementation\ecp5um-85F_PCIeBasic\Pll27MHz\Module_Pll27MHz\syn_results\Module_Pll27MHz.srr to C:\Project\2020\Refael\Lightning\Vhdl\Ver2_1\Implementation\ecp5um-85F_PCIeBasic\Pll27MHz\Module_Pll27MHz\syn_results\Module_Pll27MHz.srf
Complete: Logic Synthesis on Module_Pll27MHz|syn_results
exit status=0
exit status=0
