{
  "design": {
    "design_info": {
      "boundary_crc": "0xB7FCD5449472A8E0",
      "device": "xc7a35ticsg324-1L",
      "gen_directory": "../../../../FPGA-CPU.gen/sources_1/bd/cpu",
      "name": "cpu",
      "rev_ctrl_bd_flag": "RevCtrlBdOff",
      "synth_flow_mode": "Hierarchical",
      "tool_version": "2023.2"
    },
    "design_tree": {
      "register_PC": "",
      "register_ACC": "",
      "register_DR": "",
      "register_IR": "",
      "register_AR": "",
      "MUX_0": "",
      "ALU_0": "",
      "register_Flags_0": "",
      "Control_0": ""
    },
    "ports": {
      "clk": {
        "type": "clk",
        "direction": "I",
        "parameters": {
          "FREQ_HZ": {
            "value": "100000000"
          }
        }
      },
      "rst": {
        "type": "rst",
        "direction": "I",
        "parameters": {
          "POLARITY": {
            "value": "ACTIVE_HIGH"
          }
        }
      },
      "AddressBus": {
        "type": "data",
        "direction": "O",
        "left": "7",
        "right": "0"
      },
      "DataBus": {
        "direction": "O",
        "left": "0",
        "right": "7"
      },
      "MemoryWriteBus": {
        "direction": "O",
        "left": "0",
        "right": "7"
      },
      "MemoryReadBus": {
        "direction": "I",
        "left": "7",
        "right": "0"
      },
      "PC_Data": {
        "direction": "O",
        "left": "7",
        "right": "0"
      },
      "DR_Data": {
        "direction": "O",
        "left": "7",
        "right": "0"
      },
      "IR_Data": {
        "direction": "O",
        "left": "7",
        "right": "0"
      },
      "ACC_Data": {
        "direction": "O",
        "left": "7",
        "right": "0"
      },
      "Flags_Z": {
        "direction": "O"
      },
      "Flags_C": {
        "direction": "O"
      },
      "ALU_O": {
        "direction": "O",
        "left": "7",
        "right": "0"
      },
      "memory_WE": {
        "direction": "O"
      },
      "dev_ctrl_state_cnt": {
        "direction": "O",
        "left": "1",
        "right": "0"
      },
      "dev_ctrl_clear": {
        "direction": "O"
      }
    },
    "components": {
      "register_PC": {
        "vlnv": "xilinx.com:module_ref:register_PC:1.0",
        "ip_revision": "1",
        "xci_name": "cpu_register_PC_0_0",
        "xci_path": "ip/cpu_register_PC_0_0/cpu_register_PC_0_0.xci",
        "inst_hier_path": "register_PC",
        "reference_info": {
          "ref_type": "hdl",
          "ref_name": "register_PC",
          "boundary_crc": "0x0"
        },
        "ports": {
          "Input": {
            "direction": "I",
            "left": "7",
            "right": "0"
          },
          "Output": {
            "direction": "O",
            "left": "7",
            "right": "0"
          },
          "clk": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_RESET": {
                "value": "rst",
                "value_src": "constant"
              },
              "FREQ_HZ": {
                "value": "100000000",
                "value_src": "user_prop"
              },
              "CLK_DOMAIN": {
                "value": "cpu_clk",
                "value_src": "default_prop"
              }
            }
          },
          "load": {
            "direction": "I"
          },
          "inc": {
            "direction": "I"
          },
          "rst": {
            "type": "rst",
            "direction": "I",
            "parameters": {
              "POLARITY": {
                "value": "ACTIVE_HIGH",
                "value_src": "user_prop"
              }
            }
          }
        }
      },
      "register_ACC": {
        "vlnv": "xilinx.com:module_ref:register_base:1.0",
        "ip_revision": "1",
        "xci_name": "cpu_register_base_0_0",
        "xci_path": "ip/cpu_register_base_0_0/cpu_register_base_0_0.xci",
        "inst_hier_path": "register_ACC",
        "reference_info": {
          "ref_type": "hdl",
          "ref_name": "register_base",
          "boundary_crc": "0x0"
        },
        "ports": {
          "Input": {
            "direction": "I",
            "left": "7",
            "right": "0"
          },
          "Output": {
            "direction": "O",
            "left": "7",
            "right": "0",
            "parameters": {
              "LAYERED_METADATA": {
                "value": "undef",
                "value_src": "default_prop"
              }
            }
          },
          "clk": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_RESET": {
                "value": "rst",
                "value_src": "constant"
              },
              "FREQ_HZ": {
                "value": "100000000",
                "value_src": "user_prop"
              },
              "CLK_DOMAIN": {
                "value": "cpu_clk",
                "value_src": "default_prop"
              }
            }
          },
          "load": {
            "direction": "I"
          },
          "rst": {
            "type": "rst",
            "direction": "I",
            "parameters": {
              "POLARITY": {
                "value": "ACTIVE_HIGH",
                "value_src": "user_prop"
              }
            }
          }
        }
      },
      "register_DR": {
        "vlnv": "xilinx.com:module_ref:register_base:1.0",
        "ip_revision": "1",
        "xci_name": "cpu_register_base_1_0",
        "xci_path": "ip/cpu_register_base_1_0/cpu_register_base_1_0.xci",
        "inst_hier_path": "register_DR",
        "reference_info": {
          "ref_type": "hdl",
          "ref_name": "register_base",
          "boundary_crc": "0x0"
        },
        "ports": {
          "Input": {
            "direction": "I",
            "left": "7",
            "right": "0"
          },
          "Output": {
            "direction": "O",
            "left": "7",
            "right": "0"
          },
          "clk": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_RESET": {
                "value": "rst",
                "value_src": "constant"
              },
              "FREQ_HZ": {
                "value": "100000000",
                "value_src": "user_prop"
              },
              "CLK_DOMAIN": {
                "value": "cpu_clk",
                "value_src": "default_prop"
              }
            }
          },
          "load": {
            "direction": "I"
          },
          "rst": {
            "type": "rst",
            "direction": "I",
            "parameters": {
              "POLARITY": {
                "value": "ACTIVE_HIGH",
                "value_src": "user_prop"
              }
            }
          }
        }
      },
      "register_IR": {
        "vlnv": "xilinx.com:module_ref:register_base:1.0",
        "ip_revision": "1",
        "xci_name": "cpu_register_base_1_1",
        "xci_path": "ip/cpu_register_base_1_1/cpu_register_base_1_1.xci",
        "inst_hier_path": "register_IR",
        "reference_info": {
          "ref_type": "hdl",
          "ref_name": "register_base",
          "boundary_crc": "0x0"
        },
        "ports": {
          "Input": {
            "direction": "I",
            "left": "7",
            "right": "0"
          },
          "Output": {
            "direction": "O",
            "left": "7",
            "right": "0"
          },
          "clk": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_RESET": {
                "value": "rst",
                "value_src": "constant"
              },
              "FREQ_HZ": {
                "value": "100000000",
                "value_src": "user_prop"
              },
              "CLK_DOMAIN": {
                "value": "cpu_clk",
                "value_src": "default_prop"
              }
            }
          },
          "load": {
            "direction": "I"
          },
          "rst": {
            "type": "rst",
            "direction": "I",
            "parameters": {
              "POLARITY": {
                "value": "ACTIVE_HIGH",
                "value_src": "user_prop"
              }
            }
          }
        }
      },
      "register_AR": {
        "vlnv": "xilinx.com:module_ref:register_base:1.0",
        "ip_revision": "1",
        "xci_name": "cpu_register_base_2_0",
        "xci_path": "ip/cpu_register_base_2_0/cpu_register_base_2_0.xci",
        "inst_hier_path": "register_AR",
        "reference_info": {
          "ref_type": "hdl",
          "ref_name": "register_base",
          "boundary_crc": "0x0"
        },
        "ports": {
          "Input": {
            "direction": "I",
            "left": "7",
            "right": "0"
          },
          "Output": {
            "direction": "O",
            "left": "7",
            "right": "0"
          },
          "clk": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_RESET": {
                "value": "rst",
                "value_src": "constant"
              },
              "FREQ_HZ": {
                "value": "100000000",
                "value_src": "user_prop"
              },
              "CLK_DOMAIN": {
                "value": "cpu_clk",
                "value_src": "default_prop"
              }
            }
          },
          "load": {
            "direction": "I"
          },
          "rst": {
            "type": "rst",
            "direction": "I",
            "parameters": {
              "POLARITY": {
                "value": "ACTIVE_HIGH",
                "value_src": "user_prop"
              }
            }
          }
        }
      },
      "MUX_0": {
        "vlnv": "xilinx.com:module_ref:MUX:1.0",
        "ip_revision": "1",
        "xci_name": "cpu_MUX_0_0",
        "xci_path": "ip/cpu_MUX_0_0/cpu_MUX_0_0.xci",
        "inst_hier_path": "MUX_0",
        "reference_info": {
          "ref_type": "hdl",
          "ref_name": "MUX",
          "boundary_crc": "0x0"
        },
        "ports": {
          "sel": {
            "direction": "I",
            "left": "1",
            "right": "0"
          },
          "A": {
            "direction": "I",
            "left": "7",
            "right": "0",
            "parameters": {
              "LAYERED_METADATA": {
                "value": "undef",
                "value_src": "default_prop"
              }
            }
          },
          "B": {
            "direction": "I",
            "left": "7",
            "right": "0",
            "parameters": {
              "LAYERED_METADATA": {
                "value": "undef",
                "value_src": "default_prop"
              }
            }
          },
          "C": {
            "direction": "I",
            "left": "7",
            "right": "0"
          },
          "D": {
            "direction": "I",
            "left": "7",
            "right": "0"
          },
          "O": {
            "direction": "O",
            "left": "0",
            "right": "7"
          }
        }
      },
      "ALU_0": {
        "vlnv": "xilinx.com:module_ref:ALU:1.0",
        "ip_revision": "1",
        "xci_name": "cpu_ALU_0_0",
        "xci_path": "ip/cpu_ALU_0_0/cpu_ALU_0_0.xci",
        "inst_hier_path": "ALU_0",
        "reference_info": {
          "ref_type": "hdl",
          "ref_name": "ALU",
          "boundary_crc": "0x0"
        },
        "ports": {
          "op": {
            "direction": "I",
            "left": "1",
            "right": "0"
          },
          "A": {
            "direction": "I",
            "left": "7",
            "right": "0"
          },
          "B": {
            "direction": "I",
            "left": "7",
            "right": "0"
          },
          "O": {
            "direction": "O",
            "left": "7",
            "right": "0"
          },
          "c": {
            "direction": "O"
          },
          "z": {
            "direction": "O"
          }
        }
      },
      "register_Flags_0": {
        "vlnv": "xilinx.com:module_ref:register_Flags:1.0",
        "ip_revision": "1",
        "xci_name": "cpu_register_Flags_0_0",
        "xci_path": "ip/cpu_register_Flags_0_0/cpu_register_Flags_0_0.xci",
        "inst_hier_path": "register_Flags_0",
        "reference_info": {
          "ref_type": "hdl",
          "ref_name": "register_Flags",
          "boundary_crc": "0x0"
        },
        "ports": {
          "z_in": {
            "direction": "I"
          },
          "c_in": {
            "direction": "I"
          },
          "clk": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_RESET": {
                "value": "rst",
                "value_src": "constant"
              },
              "FREQ_HZ": {
                "value": "100000000",
                "value_src": "user_prop"
              },
              "CLK_DOMAIN": {
                "value": "cpu_clk",
                "value_src": "default_prop"
              }
            }
          },
          "load": {
            "direction": "I"
          },
          "rst": {
            "type": "rst",
            "direction": "I",
            "parameters": {
              "POLARITY": {
                "value": "ACTIVE_HIGH",
                "value_src": "user_prop"
              }
            }
          },
          "z_out": {
            "direction": "O"
          },
          "c_out": {
            "direction": "O"
          }
        }
      },
      "Control_0": {
        "vlnv": "xilinx.com:module_ref:Control:1.0",
        "ip_revision": "1",
        "xci_name": "cpu_Control_0_0",
        "xci_path": "ip/cpu_Control_0_0/cpu_Control_0_0.xci",
        "inst_hier_path": "Control_0",
        "reference_info": {
          "ref_type": "hdl",
          "ref_name": "Control",
          "boundary_crc": "0x0"
        },
        "ports": {
          "clk": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_RESET": {
                "value": "rst",
                "value_src": "constant"
              }
            }
          },
          "rst": {
            "type": "rst",
            "direction": "I"
          },
          "Instruction": {
            "direction": "I",
            "left": "7",
            "right": "0"
          },
          "flag_z": {
            "direction": "I"
          },
          "flag_c": {
            "direction": "I"
          },
          "MUX_sel": {
            "direction": "O",
            "left": "1",
            "right": "0"
          },
          "ALU_op": {
            "direction": "O",
            "left": "1",
            "right": "0"
          },
          "memory_WE": {
            "direction": "O"
          },
          "AR_load": {
            "direction": "O"
          },
          "PC_load": {
            "direction": "O"
          },
          "PC_inc": {
            "direction": "O"
          },
          "AC_load": {
            "direction": "O"
          },
          "ZC_load": {
            "direction": "O"
          },
          "IR_load": {
            "direction": "O"
          },
          "DR_load": {
            "direction": "O"
          },
          "dev_state_count": {
            "direction": "O",
            "left": "2",
            "right": "0"
          },
          "dev_clear": {
            "direction": "O"
          }
        }
      }
    },
    "nets": {
      "ALU_0_O": {
        "ports": [
          "ALU_0/O",
          "ALU_O",
          "register_ACC/Input"
        ]
      },
      "ALU_0_c": {
        "ports": [
          "ALU_0/c",
          "register_Flags_0/c_in"
        ]
      },
      "ALU_0_z": {
        "ports": [
          "ALU_0/z",
          "register_Flags_0/z_in"
        ]
      },
      "Control_0_AC_load": {
        "ports": [
          "Control_0/AC_load",
          "register_ACC/load"
        ]
      },
      "Control_0_ALU_op": {
        "ports": [
          "Control_0/ALU_op",
          "ALU_0/op"
        ]
      },
      "Control_0_AR_load": {
        "ports": [
          "Control_0/AR_load",
          "register_AR/load"
        ]
      },
      "Control_0_DR_load": {
        "ports": [
          "Control_0/DR_load",
          "register_DR/load"
        ]
      },
      "Control_0_IR_load": {
        "ports": [
          "Control_0/IR_load",
          "register_IR/load"
        ]
      },
      "Control_0_MUX_sel": {
        "ports": [
          "Control_0/MUX_sel",
          "MUX_0/sel"
        ]
      },
      "Control_0_PC_inc": {
        "ports": [
          "Control_0/PC_inc",
          "register_PC/inc"
        ]
      },
      "Control_0_PC_load": {
        "ports": [
          "Control_0/PC_load",
          "register_PC/load"
        ]
      },
      "Control_0_ZC_load": {
        "ports": [
          "Control_0/ZC_load",
          "register_Flags_0/load"
        ]
      },
      "Control_0_dev_clear": {
        "ports": [
          "Control_0/dev_clear",
          "dev_ctrl_clear"
        ]
      },
      "Control_0_dev_state_count": {
        "ports": [
          "Control_0/dev_state_count",
          "dev_ctrl_state_cnt"
        ]
      },
      "Control_0_memory_WE": {
        "ports": [
          "Control_0/memory_WE",
          "memory_WE"
        ]
      },
      "MemoryReadBus_1": {
        "ports": [
          "MemoryReadBus",
          "MUX_0/D"
        ]
      },
      "Net": {
        "ports": [
          "MUX_0/O",
          "DataBus",
          "MemoryWriteBus",
          "register_DR/Input",
          "register_IR/Input",
          "register_AR/Input",
          "register_PC/Input",
          "ALU_0/B"
        ]
      },
      "Net1": {
        "ports": [
          "clk",
          "register_ACC/clk",
          "register_DR/clk",
          "register_IR/clk",
          "register_AR/clk",
          "register_Flags_0/clk",
          "register_PC/clk",
          "Control_0/clk"
        ]
      },
      "Net2": {
        "ports": [
          "rst",
          "register_ACC/rst",
          "register_DR/rst",
          "register_IR/rst",
          "register_AR/rst",
          "register_PC/rst",
          "register_Flags_0/rst",
          "Control_0/rst"
        ]
      },
      "register_ACC_Output": {
        "ports": [
          "register_ACC/Output",
          "ACC_Data",
          "MUX_0/A",
          "ALU_0/A"
        ]
      },
      "register_AR_Output": {
        "ports": [
          "register_AR/Output",
          "AddressBus"
        ]
      },
      "register_DR_Output": {
        "ports": [
          "register_DR/Output",
          "DR_Data",
          "MUX_0/B"
        ]
      },
      "register_Flags_0_c_out": {
        "ports": [
          "register_Flags_0/c_out",
          "Flags_C",
          "Control_0/flag_c"
        ]
      },
      "register_Flags_0_z_out": {
        "ports": [
          "register_Flags_0/z_out",
          "Flags_Z",
          "Control_0/flag_z"
        ]
      },
      "register_IR_Output": {
        "ports": [
          "register_IR/Output",
          "IR_Data",
          "Control_0/Instruction"
        ]
      },
      "register_PC_Output": {
        "ports": [
          "register_PC/Output",
          "PC_Data",
          "MUX_0/C"
        ]
      }
    }
  }
}