(export (version "E")
  (design
    (source "D:\\soft_a\\verilog\\KiCadLogicalSchemeSimulator\\schemaParts\\xor\\test\\resources\\xor.kicad_sch")
    (date "28/08/2024 12:12:12")
    (tool "Eeschema 7.0.9")
    (sheet (number "1") (name "/") (tstamps "/")
      (title_block
        (title)
        (company)
        (rev)
        (date)
        (source "xor.kicad_sch")
        (comment (number "1") (value ""))
        (comment (number "2") (value ""))
        (comment (number "3") (value ""))
        (comment (number "4") (value ""))
        (comment (number "5") (value ""))
        (comment (number "6") (value ""))
        (comment (number "7") (value ""))
        (comment (number "8") (value ""))
        (comment (number "9") (value "")))))
  (components
    (comp (ref "InPin1")
      (value "InPin")
      (libsource (lib "Tests") (part "InPin") (description ""))
      (property (name "Sheetname") (value ""))
      (property (name "Sheetfile") (value "xor.kicad_sch"))
      (sheetpath (names "/") (tstamps "/"))
      (tstamps "205cd913-c412-48b6-963c-8a2bcc9c3629"))
    (comp (ref "OutPin1")
      (value "OutPin")
      (libsource (lib "Tests") (part "OutPin") (description ""))
      (property (name "Sheetname") (value ""))
      (property (name "Sheetfile") (value "xor.kicad_sch"))
      (sheetpath (names "/") (tstamps "/"))
      (tstamps "80876473-82d0-40a0-8e15-87632860f2bd"))
    (comp (ref "OutPin2")
      (value "OutPin")
      (libsource (lib "Tests") (part "OutPin") (description ""))
      (property (name "Sheetname") (value ""))
      (property (name "Sheetfile") (value "xor.kicad_sch"))
      (sheetpath (names "/") (tstamps "/"))
      (tstamps "fb4fbcd2-5a76-4f0e-a6d5-bf7eab127f69"))
    (comp (ref "XOR1")
      (value "XOR")
      (libsource (lib "chip") (part "XOR") (description ""))
      (property (name "Sheetname") (value ""))
      (property (name "Sheetfile") (value "xor.kicad_sch"))
      (sheetpath (names "/") (tstamps "/"))
      (tstamps "02523dcc-3f91-4757-99cd-07018b6777da")))
  (libparts
    (libpart (lib "Tests") (part "InPin")
      (fields
        (field (name "Reference") "InPin")
        (field (name "Value") "InPin"))
      (pins
        (pin (num "1") (name "In") (type "input"))))
    (libpart (lib "Tests") (part "OutPin")
      (fields
        (field (name "Reference") "OutPin")
        (field (name "Value") "OutPin"))
      (pins
        (pin (num "1") (name "Out") (type "output"))))
    (libpart (lib "chip") (part "XOR")
      (fields
        (field (name "Reference") "XOR")
        (field (name "Value") "XOR"))
      (pins
        (pin (num "1") (name "IN0") (type "input"))
        (pin (num "2") (name "IN1") (type "input"))
        (pin (num "3") (name "OUT") (type "output")))))
  (libraries
    (library (logical "Tests")
      (uri "D:/soft_a/verilog/kikad/Tests/Tests.kicad_sym"))
    (library (logical "chip")
      (uri "C:/Users/kopavel/Documents/KiCad/7.0/symbols/chip.kicad_sym")))
  (nets
    (net (code "1") (name "Net-(InPin1-In)")
      (node (ref "InPin1") (pin "1") (pinfunction "In") (pintype "input"))
      (node (ref "XOR1") (pin "3") (pinfunction "OUT") (pintype "output")))
    (net (code "2") (name "Net-(OutPin1-Out)")
      (node (ref "OutPin1") (pin "1") (pinfunction "Out") (pintype "output"))
      (node (ref "XOR1") (pin "1") (pinfunction "IN0") (pintype "input")))
    (net (code "3") (name "Net-(OutPin2-Out)")
      (node (ref "OutPin2") (pin "1") (pinfunction "Out") (pintype "output"))
      (node (ref "XOR1") (pin "2") (pinfunction "IN1") (pintype "input")))))