{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1515257186820 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.0 Build 162 10/23/2013 SJ Full Version " "Version 13.1.0 Build 162 10/23/2013 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1515257186820 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Jan 07 00:46:26 2018 " "Processing started: Sun Jan 07 00:46:26 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1515257186820 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1515257186820 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off latch_8 -c latch_8 " "Command: quartus_map --read_settings_files=on --write_settings_files=off latch_8 -c latch_8" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1515257186820 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "4 4 8 " "Parallel Compilation has detected 8 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 4 of the 4 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "Quartus II" 0 -1 1515257187100 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "latch_8.v 1 1 " "Found 1 design units, including 1 entities, in source file latch_8.v" { { "Info" "ISGN_ENTITY_NAME" "1 latch_8 " "Found entity 1: latch_8" {  } { { "latch_8.v" "" { Text "D:/Project/FPGA/latch_8/latch_8.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1515257187136 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1515257187136 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "latch_8 " "Elaborating entity \"latch_8\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1515257187157 ""}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "qout latch_8.v(6) " "Verilog HDL Always Construct warning at latch_8.v(6): inferring latch(es) for variable \"qout\", which holds its previous value in one or more paths through the always construct" {  } { { "latch_8.v" "" { Text "D:/Project/FPGA/latch_8/latch_8.v" 6 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1515257187158 "|latch_8"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "qout\[0\] latch_8.v(6) " "Inferred latch for \"qout\[0\]\" at latch_8.v(6)" {  } { { "latch_8.v" "" { Text "D:/Project/FPGA/latch_8/latch_8.v" 6 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1515257187158 "|latch_8"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "qout\[1\] latch_8.v(6) " "Inferred latch for \"qout\[1\]\" at latch_8.v(6)" {  } { { "latch_8.v" "" { Text "D:/Project/FPGA/latch_8/latch_8.v" 6 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1515257187158 "|latch_8"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "qout\[2\] latch_8.v(6) " "Inferred latch for \"qout\[2\]\" at latch_8.v(6)" {  } { { "latch_8.v" "" { Text "D:/Project/FPGA/latch_8/latch_8.v" 6 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1515257187158 "|latch_8"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "qout\[3\] latch_8.v(6) " "Inferred latch for \"qout\[3\]\" at latch_8.v(6)" {  } { { "latch_8.v" "" { Text "D:/Project/FPGA/latch_8/latch_8.v" 6 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1515257187158 "|latch_8"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "qout\[4\] latch_8.v(6) " "Inferred latch for \"qout\[4\]\" at latch_8.v(6)" {  } { { "latch_8.v" "" { Text "D:/Project/FPGA/latch_8/latch_8.v" 6 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1515257187158 "|latch_8"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "qout\[5\] latch_8.v(6) " "Inferred latch for \"qout\[5\]\" at latch_8.v(6)" {  } { { "latch_8.v" "" { Text "D:/Project/FPGA/latch_8/latch_8.v" 6 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1515257187158 "|latch_8"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "qout\[6\] latch_8.v(6) " "Inferred latch for \"qout\[6\]\" at latch_8.v(6)" {  } { { "latch_8.v" "" { Text "D:/Project/FPGA/latch_8/latch_8.v" 6 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1515257187159 "|latch_8"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "qout\[7\] latch_8.v(6) " "Inferred latch for \"qout\[7\]\" at latch_8.v(6)" {  } { { "latch_8.v" "" { Text "D:/Project/FPGA/latch_8/latch_8.v" 6 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1515257187159 "|latch_8"}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Quartus II" 0 -1 1515257187859 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1515257188020 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1515257188020 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "25 " "Implemented 25 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "9 " "Implemented 9 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1515257188133 ""} { "Info" "ICUT_CUT_TM_OPINS" "8 " "Implemented 8 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1515257188133 ""} { "Info" "ICUT_CUT_TM_LCELLS" "8 " "Implemented 8 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1515257188133 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1515257188133 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 1  Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "624 " "Peak virtual memory: 624 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1515257188190 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Jan 07 00:46:28 2018 " "Processing ended: Sun Jan 07 00:46:28 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1515257188190 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1515257188190 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1515257188190 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1515257188190 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1515257191051 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus II 64-Bit " "Running Quartus II 64-Bit Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.0 Build 162 10/23/2013 SJ Full Version " "Version 13.1.0 Build 162 10/23/2013 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1515257191052 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Jan 07 00:46:30 2018 " "Processing started: Sun Jan 07 00:46:30 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1515257191052 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1515257191052 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off latch_8 -c latch_8 " "Command: quartus_fit --read_settings_files=off --write_settings_files=off latch_8 -c latch_8" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1515257191052 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1515257191112 ""}
{ "Info" "0" "" "Project  = latch_8" {  } {  } 0 0 "Project  = latch_8" 0 0 "Fitter" 0 0 1515257191113 ""}
{ "Info" "0" "" "Revision = latch_8" {  } {  } 0 0 "Revision = latch_8" 0 0 "Fitter" 0 0 1515257191113 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "4 4 8 " "Parallel Compilation has detected 8 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 4 of the 4 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "Fitter" 0 -1 1515257191267 ""}
{ "Warning" "WCPT_FLEXLM_ERROR_MSG" "Invalid (inconsistent) license key.  The license key and data for the feature do not match.  This usually happens when a license file has been altered. Feature:       quartus License path:  C:\\Altera\\13.1\\quartus\\bin64\\license.dat FLEXnet Licensing error:-8,523 For further information, refer to the FLEXnet Licensing End User Guide, available at \"www.macrovision.com\". " "FLEXlm software error: Invalid (inconsistent) license key.  The license key and data for the feature do not match.  This usually happens when a license file has been altered. Feature:       quartus License path:  C:\\Altera\\13.1\\quartus\\bin64\\license.dat FLEXnet Licensing error:-8,523 For further information, refer to the FLEXnet Licensing End User Guide, available at \"www.macrovision.com\"." {  } {  } 0 292000 "FLEXlm software error: %1!s!" 0 0 "Fitter" 0 -1 1515257191279 ""}
{ "Error" "EMPP_MPP_INVALID_DEVICE_LICENSE" "EP4CGX15BF14C6 " "Current license file does not support the EP4CGX15BF14C6 device" {  } {  } 0 119013 "Current license file does not support the %1!s! device" 0 0 "Fitter" 0 -1 1515257191279 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Fitter 1  1  Quartus II 64-Bit " "Quartus II 64-Bit Fitter was unsuccessful. 1 error, 1 warning" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "816 " "Peak virtual memory: 816 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1515257191451 ""} { "Error" "EQEXE_END_BANNER_TIME" "Sun Jan 07 00:46:31 2018 " "Processing ended: Sun Jan 07 00:46:31 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1515257191451 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1515257191451 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1515257191451 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1515257191451 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 3 s 2 s " "Quartus II Full Compilation was unsuccessful. 3 errors, 2 warnings" {  } {  } 0 293001 "Quartus II %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1515257192126 ""}
