Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.1 (win64) Build 5076996 Wed May 22 18:37:14 MDT 2024
| Date         : Sat Sep 21 14:02:41 2024
| Host         : DESKTOP-E0LD1A9 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file top_timing_summary_routed.rpt -pb top_timing_summary_routed.pb -rpx top_timing_summary_routed.rpx -warn_on_violation
| Design       : top
| Device       : 7a100t-csg324
| Speed File   : -2  PRODUCTION 1.23 2018-06-13
| Design State : Routed
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description                    Violations  
---------  --------  -----------------------------  ----------  
TIMING-16  Warning   Large setup violation          1           
TIMING-18  Warning   Missing input or output delay  4           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (1)
6. checking no_output_delay (2)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (1)
------------------------------
 There is 1 input port with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (2)
-------------------------------
 There are 2 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     -1.044       -1.044                      1                  382        0.103        0.000                      0                  382       -5.000       -5.000                       1                   194  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock      Waveform(ns)         Period(ns)      Frequency(MHz)
-----      ------------         ----------      --------------
sys_clk_p  {0.000 2.500}        5.000           200.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_p          -1.044       -1.044                      1                  382        0.103        0.000                      0                  382       -5.000       -5.000                       1                   194  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)        sys_clk_p                   
(none)                      sys_clk_p     


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_p
  To Clock:  sys_clk_p

Setup :            1  Failing Endpoint ,  Worst Slack       -1.044ns,  Total Violation       -1.044ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.103ns,  Total Violation        0.000ns
PW    :            1  Failing Endpoint ,  Worst Slack       -5.000ns,  Total Violation       -5.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -1.044ns  (required time - arrival time)
  Source:                 icape2_top/inst/ICAPE2_CSIB_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            icape2_top/inst/ICAPE2_inst/RDWRB
                            (rising edge-triggered cell ICAPE2 clocked by sys_clk_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             sys_clk_p
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_p rise@5.000ns - sys_clk_p rise@0.000ns)
  Data Path Delay:        0.656ns  (logic 0.379ns (57.771%)  route 0.277ns (42.229%))
  Logic Levels:           0  
  Clock Path Skew:        0.003ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.815ns = ( 8.815 - 5.000 ) 
    Source Clock Delay      (SCD):    4.009ns
    Clock Pessimism Removal (CPR):    0.198ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_p rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_p
    E3                   IBUFDS (Prop_ibufds_I_O)     0.836     0.836 r  u_ibuf_sys_clk/O
                         net (fo=1, routed)           1.717     2.553    sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.082     2.635 r  sys_clk_BUFG_inst/O
                         net (fo=193, routed)         1.375     4.009    icape2_top/inst/clk
    SLICE_X31Y81         FDRE                                         r  icape2_top/inst/ICAPE2_CSIB_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y81         FDRE (Prop_fdre_C_Q)         0.379     4.388 r  icape2_top/inst/ICAPE2_CSIB_reg/Q
                         net (fo=2, routed)           0.277     4.665    icape2_top/inst/ICAPE2_CSIB
    ICAP_X0Y1            ICAPE2                                       r  icape2_top/inst/ICAPE2_inst/RDWRB
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_p rise edge)
                                                      5.000     5.000 r  
    E3                                                0.000     5.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     5.000    sys_clk_p
    E3                   IBUFDS (Prop_ibufds_I_O)     0.798     5.798 r  u_ibuf_sys_clk/O
                         net (fo=1, routed)           1.628     7.426    sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.078     7.504 r  sys_clk_BUFG_inst/O
                         net (fo=193, routed)         1.311     8.815    icape2_top/inst/clk
    ICAP_X0Y1            ICAPE2                                       r  icape2_top/inst/ICAPE2_inst/CLK
                         clock pessimism              0.198     9.013    
                         clock uncertainty           -0.035     8.977    
    ICAP_X0Y1            ICAPE2 (Setup_icape2_CLK_RDWRB)
                                                     -5.356     3.621    icape2_top/inst/ICAPE2_inst
  -------------------------------------------------------------------
                         required time                          3.621    
                         arrival time                          -4.665    
  -------------------------------------------------------------------
                         slack                                 -1.044    

Slack (MET) :             0.685ns  (required time - arrival time)
  Source:                 icape2_top/inst/ICAPE2_CSIB_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            icape2_top/inst/ICAPE2_inst/CSIB
                            (rising edge-triggered cell ICAPE2 clocked by sys_clk_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             sys_clk_p
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_p rise@5.000ns - sys_clk_p rise@0.000ns)
  Data Path Delay:        0.773ns  (logic 0.379ns (49.026%)  route 0.394ns (50.974%))
  Logic Levels:           0  
  Clock Path Skew:        0.003ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.815ns = ( 8.815 - 5.000 ) 
    Source Clock Delay      (SCD):    4.009ns
    Clock Pessimism Removal (CPR):    0.198ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_p rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_p
    E3                   IBUFDS (Prop_ibufds_I_O)     0.836     0.836 r  u_ibuf_sys_clk/O
                         net (fo=1, routed)           1.717     2.553    sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.082     2.635 r  sys_clk_BUFG_inst/O
                         net (fo=193, routed)         1.375     4.009    icape2_top/inst/clk
    SLICE_X31Y81         FDRE                                         r  icape2_top/inst/ICAPE2_CSIB_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y81         FDRE (Prop_fdre_C_Q)         0.379     4.388 r  icape2_top/inst/ICAPE2_CSIB_reg/Q
                         net (fo=2, routed)           0.394     4.782    icape2_top/inst/ICAPE2_CSIB
    ICAP_X0Y1            ICAPE2                                       r  icape2_top/inst/ICAPE2_inst/CSIB
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_p rise edge)
                                                      5.000     5.000 r  
    E3                                                0.000     5.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     5.000    sys_clk_p
    E3                   IBUFDS (Prop_ibufds_I_O)     0.798     5.798 r  u_ibuf_sys_clk/O
                         net (fo=1, routed)           1.628     7.426    sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.078     7.504 r  sys_clk_BUFG_inst/O
                         net (fo=193, routed)         1.311     8.815    icape2_top/inst/clk
    ICAP_X0Y1            ICAPE2                                       r  icape2_top/inst/ICAPE2_inst/CLK
                         clock pessimism              0.198     9.013    
                         clock uncertainty           -0.035     8.977    
    ICAP_X0Y1            ICAPE2 (Setup_icape2_CLK_CSIB)
                                                     -3.510     5.467    icape2_top/inst/ICAPE2_inst
  -------------------------------------------------------------------
                         required time                          5.467    
                         arrival time                          -4.782    
  -------------------------------------------------------------------
                         slack                                  0.685    

Slack (MET) :             1.491ns  (required time - arrival time)
  Source:                 icape2_top/inst/wrdat_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            icape2_top/inst/ICAPE2_inst/I[3]
                            (rising edge-triggered cell ICAPE2 clocked by sys_clk_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             sys_clk_p
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_p rise@5.000ns - sys_clk_p rise@0.000ns)
  Data Path Delay:        0.979ns  (logic 0.348ns (35.529%)  route 0.631ns (64.471%))
  Logic Levels:           0  
  Clock Path Skew:        0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.815ns = ( 8.815 - 5.000 ) 
    Source Clock Delay      (SCD):    4.009ns
    Clock Pessimism Removal (CPR):    0.216ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_p rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_p
    E3                   IBUFDS (Prop_ibufds_I_O)     0.836     0.836 r  u_ibuf_sys_clk/O
                         net (fo=1, routed)           1.717     2.553    sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.082     2.635 r  sys_clk_BUFG_inst/O
                         net (fo=193, routed)         1.375     4.009    icape2_top/inst/clk
    SLICE_X28Y79         FDRE                                         r  icape2_top/inst/wrdat_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y79         FDRE (Prop_fdre_C_Q)         0.348     4.357 r  icape2_top/inst/wrdat_reg[4]/Q
                         net (fo=1, routed)           0.631     4.989    icape2_top/inst/ICAPE2_DATA_I[3]
    ICAP_X0Y1            ICAPE2                                       r  icape2_top/inst/ICAPE2_inst/I[3]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_p rise edge)
                                                      5.000     5.000 r  
    E3                                                0.000     5.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     5.000    sys_clk_p
    E3                   IBUFDS (Prop_ibufds_I_O)     0.798     5.798 r  u_ibuf_sys_clk/O
                         net (fo=1, routed)           1.628     7.426    sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.078     7.504 r  sys_clk_BUFG_inst/O
                         net (fo=193, routed)         1.311     8.815    icape2_top/inst/clk
    ICAP_X0Y1            ICAPE2                                       r  icape2_top/inst/ICAPE2_inst/CLK
                         clock pessimism              0.216     9.031    
                         clock uncertainty           -0.035     8.995    
    ICAP_X0Y1            ICAPE2 (Setup_icape2_CLK_I[3])
                                                     -2.515     6.480    icape2_top/inst/ICAPE2_inst
  -------------------------------------------------------------------
                         required time                          6.480    
                         arrival time                          -4.989    
  -------------------------------------------------------------------
                         slack                                  1.491    

Slack (MET) :             1.537ns  (required time - arrival time)
  Source:                 icape2_top/inst/wrdat_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            icape2_top/inst/ICAPE2_inst/I[16]
                            (rising edge-triggered cell ICAPE2 clocked by sys_clk_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             sys_clk_p
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_p rise@5.000ns - sys_clk_p rise@0.000ns)
  Data Path Delay:        1.053ns  (logic 0.433ns (41.109%)  route 0.620ns (58.891%))
  Logic Levels:           0  
  Clock Path Skew:        0.004ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.815ns = ( 8.815 - 5.000 ) 
    Source Clock Delay      (SCD):    4.008ns
    Clock Pessimism Removal (CPR):    0.198ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_p rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_p
    E3                   IBUFDS (Prop_ibufds_I_O)     0.836     0.836 r  u_ibuf_sys_clk/O
                         net (fo=1, routed)           1.717     2.553    sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.082     2.635 r  sys_clk_BUFG_inst/O
                         net (fo=193, routed)         1.374     4.008    icape2_top/inst/clk
    SLICE_X30Y80         FDRE                                         r  icape2_top/inst/wrdat_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y80         FDRE (Prop_fdre_C_Q)         0.433     4.441 r  icape2_top/inst/wrdat_reg[23]/Q
                         net (fo=1, routed)           0.620     5.062    icape2_top/inst/ICAPE2_DATA_I[16]
    ICAP_X0Y1            ICAPE2                                       r  icape2_top/inst/ICAPE2_inst/I[16]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_p rise edge)
                                                      5.000     5.000 r  
    E3                                                0.000     5.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     5.000    sys_clk_p
    E3                   IBUFDS (Prop_ibufds_I_O)     0.798     5.798 r  u_ibuf_sys_clk/O
                         net (fo=1, routed)           1.628     7.426    sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.078     7.504 r  sys_clk_BUFG_inst/O
                         net (fo=193, routed)         1.311     8.815    icape2_top/inst/clk
    ICAP_X0Y1            ICAPE2                                       r  icape2_top/inst/ICAPE2_inst/CLK
                         clock pessimism              0.198     9.013    
                         clock uncertainty           -0.035     8.977    
    ICAP_X0Y1            ICAPE2 (Setup_icape2_CLK_I[16])
                                                     -2.378     6.599    icape2_top/inst/ICAPE2_inst
  -------------------------------------------------------------------
                         required time                          6.599    
                         arrival time                          -5.062    
  -------------------------------------------------------------------
                         slack                                  1.537    

Slack (MET) :             1.560ns  (required time - arrival time)
  Source:                 u0_led_blink/count_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            u0_led_blink/count_reg[29]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             sys_clk_p
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_p rise@5.000ns - sys_clk_p rise@0.000ns)
  Data Path Delay:        2.923ns  (logic 0.589ns (20.150%)  route 2.334ns (79.850%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.130ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.840ns = ( 8.840 - 5.000 ) 
    Source Clock Delay      (SCD):    4.100ns
    Clock Pessimism Removal (CPR):    0.131ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_p rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_p
    E3                   IBUFDS (Prop_ibufds_I_O)     0.836     0.836 r  u_ibuf_sys_clk/O
                         net (fo=1, routed)           1.717     2.553    sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.082     2.635 r  sys_clk_BUFG_inst/O
                         net (fo=193, routed)         1.466     4.100    u0_led_blink/sys_clk_BUFG
    SLICE_X89Y96         FDRE                                         r  u0_led_blink/count_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y96         FDRE (Prop_fdre_C_Q)         0.379     4.479 r  u0_led_blink/count_reg[5]/Q
                         net (fo=2, routed)           0.807     5.287    u0_led_blink/count[5]
    SLICE_X88Y96         LUT6 (Prop_lut6_I1_O)        0.105     5.392 r  u0_led_blink/count[31]_i_3/O
                         net (fo=1, routed)           0.921     6.313    u0_led_blink/count[31]_i_3_n_0
    SLICE_X88Y98         LUT6 (Prop_lut6_I1_O)        0.105     6.418 r  u0_led_blink/count[31]_i_1/O
                         net (fo=33, routed)          0.606     7.024    u0_led_blink/led
    SLICE_X89Y102        FDRE                                         r  u0_led_blink/count_reg[29]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_p rise edge)
                                                      5.000     5.000 r  
    E3                                                0.000     5.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     5.000    sys_clk_p
    E3                   IBUFDS (Prop_ibufds_I_O)     0.798     5.798 r  u_ibuf_sys_clk/O
                         net (fo=1, routed)           1.628     7.426    sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.078     7.504 r  sys_clk_BUFG_inst/O
                         net (fo=193, routed)         1.336     8.840    u0_led_blink/sys_clk_BUFG
    SLICE_X89Y102        FDRE                                         r  u0_led_blink/count_reg[29]/C
                         clock pessimism              0.131     8.971    
                         clock uncertainty           -0.035     8.935    
    SLICE_X89Y102        FDRE (Setup_fdre_C_R)       -0.352     8.583    u0_led_blink/count_reg[29]
  -------------------------------------------------------------------
                         required time                          8.583    
                         arrival time                          -7.024    
  -------------------------------------------------------------------
                         slack                                  1.560    

Slack (MET) :             1.560ns  (required time - arrival time)
  Source:                 u0_led_blink/count_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            u0_led_blink/count_reg[30]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             sys_clk_p
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_p rise@5.000ns - sys_clk_p rise@0.000ns)
  Data Path Delay:        2.923ns  (logic 0.589ns (20.150%)  route 2.334ns (79.850%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.130ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.840ns = ( 8.840 - 5.000 ) 
    Source Clock Delay      (SCD):    4.100ns
    Clock Pessimism Removal (CPR):    0.131ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_p rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_p
    E3                   IBUFDS (Prop_ibufds_I_O)     0.836     0.836 r  u_ibuf_sys_clk/O
                         net (fo=1, routed)           1.717     2.553    sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.082     2.635 r  sys_clk_BUFG_inst/O
                         net (fo=193, routed)         1.466     4.100    u0_led_blink/sys_clk_BUFG
    SLICE_X89Y96         FDRE                                         r  u0_led_blink/count_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y96         FDRE (Prop_fdre_C_Q)         0.379     4.479 r  u0_led_blink/count_reg[5]/Q
                         net (fo=2, routed)           0.807     5.287    u0_led_blink/count[5]
    SLICE_X88Y96         LUT6 (Prop_lut6_I1_O)        0.105     5.392 r  u0_led_blink/count[31]_i_3/O
                         net (fo=1, routed)           0.921     6.313    u0_led_blink/count[31]_i_3_n_0
    SLICE_X88Y98         LUT6 (Prop_lut6_I1_O)        0.105     6.418 r  u0_led_blink/count[31]_i_1/O
                         net (fo=33, routed)          0.606     7.024    u0_led_blink/led
    SLICE_X89Y102        FDRE                                         r  u0_led_blink/count_reg[30]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_p rise edge)
                                                      5.000     5.000 r  
    E3                                                0.000     5.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     5.000    sys_clk_p
    E3                   IBUFDS (Prop_ibufds_I_O)     0.798     5.798 r  u_ibuf_sys_clk/O
                         net (fo=1, routed)           1.628     7.426    sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.078     7.504 r  sys_clk_BUFG_inst/O
                         net (fo=193, routed)         1.336     8.840    u0_led_blink/sys_clk_BUFG
    SLICE_X89Y102        FDRE                                         r  u0_led_blink/count_reg[30]/C
                         clock pessimism              0.131     8.971    
                         clock uncertainty           -0.035     8.935    
    SLICE_X89Y102        FDRE (Setup_fdre_C_R)       -0.352     8.583    u0_led_blink/count_reg[30]
  -------------------------------------------------------------------
                         required time                          8.583    
                         arrival time                          -7.024    
  -------------------------------------------------------------------
                         slack                                  1.560    

Slack (MET) :             1.560ns  (required time - arrival time)
  Source:                 u0_led_blink/count_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            u0_led_blink/count_reg[31]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             sys_clk_p
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_p rise@5.000ns - sys_clk_p rise@0.000ns)
  Data Path Delay:        2.923ns  (logic 0.589ns (20.150%)  route 2.334ns (79.850%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.130ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.840ns = ( 8.840 - 5.000 ) 
    Source Clock Delay      (SCD):    4.100ns
    Clock Pessimism Removal (CPR):    0.131ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_p rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_p
    E3                   IBUFDS (Prop_ibufds_I_O)     0.836     0.836 r  u_ibuf_sys_clk/O
                         net (fo=1, routed)           1.717     2.553    sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.082     2.635 r  sys_clk_BUFG_inst/O
                         net (fo=193, routed)         1.466     4.100    u0_led_blink/sys_clk_BUFG
    SLICE_X89Y96         FDRE                                         r  u0_led_blink/count_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y96         FDRE (Prop_fdre_C_Q)         0.379     4.479 r  u0_led_blink/count_reg[5]/Q
                         net (fo=2, routed)           0.807     5.287    u0_led_blink/count[5]
    SLICE_X88Y96         LUT6 (Prop_lut6_I1_O)        0.105     5.392 r  u0_led_blink/count[31]_i_3/O
                         net (fo=1, routed)           0.921     6.313    u0_led_blink/count[31]_i_3_n_0
    SLICE_X88Y98         LUT6 (Prop_lut6_I1_O)        0.105     6.418 r  u0_led_blink/count[31]_i_1/O
                         net (fo=33, routed)          0.606     7.024    u0_led_blink/led
    SLICE_X89Y102        FDRE                                         r  u0_led_blink/count_reg[31]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_p rise edge)
                                                      5.000     5.000 r  
    E3                                                0.000     5.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     5.000    sys_clk_p
    E3                   IBUFDS (Prop_ibufds_I_O)     0.798     5.798 r  u_ibuf_sys_clk/O
                         net (fo=1, routed)           1.628     7.426    sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.078     7.504 r  sys_clk_BUFG_inst/O
                         net (fo=193, routed)         1.336     8.840    u0_led_blink/sys_clk_BUFG
    SLICE_X89Y102        FDRE                                         r  u0_led_blink/count_reg[31]/C
                         clock pessimism              0.131     8.971    
                         clock uncertainty           -0.035     8.935    
    SLICE_X89Y102        FDRE (Setup_fdre_C_R)       -0.352     8.583    u0_led_blink/count_reg[31]
  -------------------------------------------------------------------
                         required time                          8.583    
                         arrival time                          -7.024    
  -------------------------------------------------------------------
                         slack                                  1.560    

Slack (MET) :             1.560ns  (required time - arrival time)
  Source:                 u0_led_blink/count_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            u0_led_blink/count_reg[25]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             sys_clk_p
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_p rise@5.000ns - sys_clk_p rise@0.000ns)
  Data Path Delay:        2.923ns  (logic 0.589ns (20.151%)  route 2.334ns (79.849%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.130ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.840ns = ( 8.840 - 5.000 ) 
    Source Clock Delay      (SCD):    4.100ns
    Clock Pessimism Removal (CPR):    0.131ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_p rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_p
    E3                   IBUFDS (Prop_ibufds_I_O)     0.836     0.836 r  u_ibuf_sys_clk/O
                         net (fo=1, routed)           1.717     2.553    sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.082     2.635 r  sys_clk_BUFG_inst/O
                         net (fo=193, routed)         1.466     4.100    u0_led_blink/sys_clk_BUFG
    SLICE_X89Y96         FDRE                                         r  u0_led_blink/count_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y96         FDRE (Prop_fdre_C_Q)         0.379     4.479 r  u0_led_blink/count_reg[5]/Q
                         net (fo=2, routed)           0.807     5.287    u0_led_blink/count[5]
    SLICE_X88Y96         LUT6 (Prop_lut6_I1_O)        0.105     5.392 r  u0_led_blink/count[31]_i_3/O
                         net (fo=1, routed)           0.921     6.313    u0_led_blink/count[31]_i_3_n_0
    SLICE_X88Y98         LUT6 (Prop_lut6_I1_O)        0.105     6.418 r  u0_led_blink/count[31]_i_1/O
                         net (fo=33, routed)          0.605     7.023    u0_led_blink/led
    SLICE_X89Y101        FDRE                                         r  u0_led_blink/count_reg[25]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_p rise edge)
                                                      5.000     5.000 r  
    E3                                                0.000     5.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     5.000    sys_clk_p
    E3                   IBUFDS (Prop_ibufds_I_O)     0.798     5.798 r  u_ibuf_sys_clk/O
                         net (fo=1, routed)           1.628     7.426    sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.078     7.504 r  sys_clk_BUFG_inst/O
                         net (fo=193, routed)         1.336     8.840    u0_led_blink/sys_clk_BUFG
    SLICE_X89Y101        FDRE                                         r  u0_led_blink/count_reg[25]/C
                         clock pessimism              0.131     8.971    
                         clock uncertainty           -0.035     8.935    
    SLICE_X89Y101        FDRE (Setup_fdre_C_R)       -0.352     8.583    u0_led_blink/count_reg[25]
  -------------------------------------------------------------------
                         required time                          8.583    
                         arrival time                          -7.023    
  -------------------------------------------------------------------
                         slack                                  1.560    

Slack (MET) :             1.560ns  (required time - arrival time)
  Source:                 u0_led_blink/count_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            u0_led_blink/count_reg[26]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             sys_clk_p
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_p rise@5.000ns - sys_clk_p rise@0.000ns)
  Data Path Delay:        2.923ns  (logic 0.589ns (20.151%)  route 2.334ns (79.849%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.130ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.840ns = ( 8.840 - 5.000 ) 
    Source Clock Delay      (SCD):    4.100ns
    Clock Pessimism Removal (CPR):    0.131ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_p rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_p
    E3                   IBUFDS (Prop_ibufds_I_O)     0.836     0.836 r  u_ibuf_sys_clk/O
                         net (fo=1, routed)           1.717     2.553    sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.082     2.635 r  sys_clk_BUFG_inst/O
                         net (fo=193, routed)         1.466     4.100    u0_led_blink/sys_clk_BUFG
    SLICE_X89Y96         FDRE                                         r  u0_led_blink/count_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y96         FDRE (Prop_fdre_C_Q)         0.379     4.479 r  u0_led_blink/count_reg[5]/Q
                         net (fo=2, routed)           0.807     5.287    u0_led_blink/count[5]
    SLICE_X88Y96         LUT6 (Prop_lut6_I1_O)        0.105     5.392 r  u0_led_blink/count[31]_i_3/O
                         net (fo=1, routed)           0.921     6.313    u0_led_blink/count[31]_i_3_n_0
    SLICE_X88Y98         LUT6 (Prop_lut6_I1_O)        0.105     6.418 r  u0_led_blink/count[31]_i_1/O
                         net (fo=33, routed)          0.605     7.023    u0_led_blink/led
    SLICE_X89Y101        FDRE                                         r  u0_led_blink/count_reg[26]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_p rise edge)
                                                      5.000     5.000 r  
    E3                                                0.000     5.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     5.000    sys_clk_p
    E3                   IBUFDS (Prop_ibufds_I_O)     0.798     5.798 r  u_ibuf_sys_clk/O
                         net (fo=1, routed)           1.628     7.426    sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.078     7.504 r  sys_clk_BUFG_inst/O
                         net (fo=193, routed)         1.336     8.840    u0_led_blink/sys_clk_BUFG
    SLICE_X89Y101        FDRE                                         r  u0_led_blink/count_reg[26]/C
                         clock pessimism              0.131     8.971    
                         clock uncertainty           -0.035     8.935    
    SLICE_X89Y101        FDRE (Setup_fdre_C_R)       -0.352     8.583    u0_led_blink/count_reg[26]
  -------------------------------------------------------------------
                         required time                          8.583    
                         arrival time                          -7.023    
  -------------------------------------------------------------------
                         slack                                  1.560    

Slack (MET) :             1.560ns  (required time - arrival time)
  Source:                 u0_led_blink/count_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            u0_led_blink/count_reg[27]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             sys_clk_p
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_p rise@5.000ns - sys_clk_p rise@0.000ns)
  Data Path Delay:        2.923ns  (logic 0.589ns (20.151%)  route 2.334ns (79.849%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.130ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.840ns = ( 8.840 - 5.000 ) 
    Source Clock Delay      (SCD):    4.100ns
    Clock Pessimism Removal (CPR):    0.131ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_p rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_p
    E3                   IBUFDS (Prop_ibufds_I_O)     0.836     0.836 r  u_ibuf_sys_clk/O
                         net (fo=1, routed)           1.717     2.553    sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.082     2.635 r  sys_clk_BUFG_inst/O
                         net (fo=193, routed)         1.466     4.100    u0_led_blink/sys_clk_BUFG
    SLICE_X89Y96         FDRE                                         r  u0_led_blink/count_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y96         FDRE (Prop_fdre_C_Q)         0.379     4.479 r  u0_led_blink/count_reg[5]/Q
                         net (fo=2, routed)           0.807     5.287    u0_led_blink/count[5]
    SLICE_X88Y96         LUT6 (Prop_lut6_I1_O)        0.105     5.392 r  u0_led_blink/count[31]_i_3/O
                         net (fo=1, routed)           0.921     6.313    u0_led_blink/count[31]_i_3_n_0
    SLICE_X88Y98         LUT6 (Prop_lut6_I1_O)        0.105     6.418 r  u0_led_blink/count[31]_i_1/O
                         net (fo=33, routed)          0.605     7.023    u0_led_blink/led
    SLICE_X89Y101        FDRE                                         r  u0_led_blink/count_reg[27]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_p rise edge)
                                                      5.000     5.000 r  
    E3                                                0.000     5.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     5.000    sys_clk_p
    E3                   IBUFDS (Prop_ibufds_I_O)     0.798     5.798 r  u_ibuf_sys_clk/O
                         net (fo=1, routed)           1.628     7.426    sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.078     7.504 r  sys_clk_BUFG_inst/O
                         net (fo=193, routed)         1.336     8.840    u0_led_blink/sys_clk_BUFG
    SLICE_X89Y101        FDRE                                         r  u0_led_blink/count_reg[27]/C
                         clock pessimism              0.131     8.971    
                         clock uncertainty           -0.035     8.935    
    SLICE_X89Y101        FDRE (Setup_fdre_C_R)       -0.352     8.583    u0_led_blink/count_reg[27]
  -------------------------------------------------------------------
                         required time                          8.583    
                         arrival time                          -7.023    
  -------------------------------------------------------------------
                         slack                                  1.560    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.103ns  (arrival time - required time)
  Source:                 u0_led_blink/count_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            u0_led_blink/count_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             sys_clk_p
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_p rise@0.000ns - sys_clk_p rise@0.000ns)
  Data Path Delay:        0.474ns  (logic 0.355ns (74.906%)  route 0.119ns (25.094%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.987ns
    Source Clock Delay      (SCD):    1.632ns
    Clock Pessimism Removal (CPR):    0.088ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_p rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_p
    E3                   IBUFDS (Prop_ibufds_I_O)     0.354     0.354 r  u_ibuf_sys_clk/O
                         net (fo=1, routed)           0.644     0.998    sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.027     1.025 r  sys_clk_BUFG_inst/O
                         net (fo=193, routed)         0.608     1.632    u0_led_blink/sys_clk_BUFG
    SLICE_X89Y99         FDRE                                         r  u0_led_blink/count_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y99         FDRE (Prop_fdre_C_Q)         0.141     1.773 r  u0_led_blink/count_reg[20]/Q
                         net (fo=2, routed)           0.118     1.892    u0_led_blink/count[20]
    SLICE_X89Y99         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     2.052 r  u0_led_blink/count0_carry__3/CO[3]
                         net (fo=1, routed)           0.001     2.052    u0_led_blink/count0_carry__3_n_0
    SLICE_X89Y100        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     2.106 r  u0_led_blink/count0_carry__4/O[0]
                         net (fo=1, routed)           0.000     2.106    u0_led_blink/p_1_in[21]
    SLICE_X89Y100        FDRE                                         r  u0_led_blink/count_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_p rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_p
    E3                   IBUFDS (Prop_ibufds_I_O)     0.385     0.385 r  u_ibuf_sys_clk/O
                         net (fo=1, routed)           0.699     1.083    sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     1.113 r  sys_clk_BUFG_inst/O
                         net (fo=193, routed)         0.873     1.987    u0_led_blink/sys_clk_BUFG
    SLICE_X89Y100        FDRE                                         r  u0_led_blink/count_reg[21]/C
                         clock pessimism             -0.088     1.898    
    SLICE_X89Y100        FDRE (Hold_fdre_C_D)         0.105     2.003    u0_led_blink/count_reg[21]
  -------------------------------------------------------------------
                         required time                         -2.003    
                         arrival time                           2.106    
  -------------------------------------------------------------------
                         slack                                  0.103    

Slack (MET) :             0.114ns  (arrival time - required time)
  Source:                 u0_led_blink/count_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            u0_led_blink/count_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             sys_clk_p
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_p rise@0.000ns - sys_clk_p rise@0.000ns)
  Data Path Delay:        0.485ns  (logic 0.366ns (75.475%)  route 0.119ns (24.525%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.987ns
    Source Clock Delay      (SCD):    1.632ns
    Clock Pessimism Removal (CPR):    0.088ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_p rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_p
    E3                   IBUFDS (Prop_ibufds_I_O)     0.354     0.354 r  u_ibuf_sys_clk/O
                         net (fo=1, routed)           0.644     0.998    sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.027     1.025 r  sys_clk_BUFG_inst/O
                         net (fo=193, routed)         0.608     1.632    u0_led_blink/sys_clk_BUFG
    SLICE_X89Y99         FDRE                                         r  u0_led_blink/count_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y99         FDRE (Prop_fdre_C_Q)         0.141     1.773 r  u0_led_blink/count_reg[20]/Q
                         net (fo=2, routed)           0.118     1.892    u0_led_blink/count[20]
    SLICE_X89Y99         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     2.052 r  u0_led_blink/count0_carry__3/CO[3]
                         net (fo=1, routed)           0.001     2.052    u0_led_blink/count0_carry__3_n_0
    SLICE_X89Y100        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.065     2.117 r  u0_led_blink/count0_carry__4/O[2]
                         net (fo=1, routed)           0.000     2.117    u0_led_blink/p_1_in[23]
    SLICE_X89Y100        FDRE                                         r  u0_led_blink/count_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_p rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_p
    E3                   IBUFDS (Prop_ibufds_I_O)     0.385     0.385 r  u_ibuf_sys_clk/O
                         net (fo=1, routed)           0.699     1.083    sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     1.113 r  sys_clk_BUFG_inst/O
                         net (fo=193, routed)         0.873     1.987    u0_led_blink/sys_clk_BUFG
    SLICE_X89Y100        FDRE                                         r  u0_led_blink/count_reg[23]/C
                         clock pessimism             -0.088     1.898    
    SLICE_X89Y100        FDRE (Hold_fdre_C_D)         0.105     2.003    u0_led_blink/count_reg[23]
  -------------------------------------------------------------------
                         required time                         -2.003    
                         arrival time                           2.117    
  -------------------------------------------------------------------
                         slack                                  0.114    

Slack (MET) :             0.139ns  (arrival time - required time)
  Source:                 u0_led_blink/count_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            u0_led_blink/count_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             sys_clk_p
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_p rise@0.000ns - sys_clk_p rise@0.000ns)
  Data Path Delay:        0.510ns  (logic 0.391ns (76.677%)  route 0.119ns (23.323%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.987ns
    Source Clock Delay      (SCD):    1.632ns
    Clock Pessimism Removal (CPR):    0.088ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_p rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_p
    E3                   IBUFDS (Prop_ibufds_I_O)     0.354     0.354 r  u_ibuf_sys_clk/O
                         net (fo=1, routed)           0.644     0.998    sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.027     1.025 r  sys_clk_BUFG_inst/O
                         net (fo=193, routed)         0.608     1.632    u0_led_blink/sys_clk_BUFG
    SLICE_X89Y99         FDRE                                         r  u0_led_blink/count_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y99         FDRE (Prop_fdre_C_Q)         0.141     1.773 r  u0_led_blink/count_reg[20]/Q
                         net (fo=2, routed)           0.118     1.892    u0_led_blink/count[20]
    SLICE_X89Y99         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     2.052 r  u0_led_blink/count0_carry__3/CO[3]
                         net (fo=1, routed)           0.001     2.052    u0_led_blink/count0_carry__3_n_0
    SLICE_X89Y100        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.090     2.142 r  u0_led_blink/count0_carry__4/O[1]
                         net (fo=1, routed)           0.000     2.142    u0_led_blink/p_1_in[22]
    SLICE_X89Y100        FDRE                                         r  u0_led_blink/count_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_p rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_p
    E3                   IBUFDS (Prop_ibufds_I_O)     0.385     0.385 r  u_ibuf_sys_clk/O
                         net (fo=1, routed)           0.699     1.083    sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     1.113 r  sys_clk_BUFG_inst/O
                         net (fo=193, routed)         0.873     1.987    u0_led_blink/sys_clk_BUFG
    SLICE_X89Y100        FDRE                                         r  u0_led_blink/count_reg[22]/C
                         clock pessimism             -0.088     1.898    
    SLICE_X89Y100        FDRE (Hold_fdre_C_D)         0.105     2.003    u0_led_blink/count_reg[22]
  -------------------------------------------------------------------
                         required time                         -2.003    
                         arrival time                           2.142    
  -------------------------------------------------------------------
                         slack                                  0.139    

Slack (MET) :             0.139ns  (arrival time - required time)
  Source:                 u0_led_blink/count_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            u0_led_blink/count_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             sys_clk_p
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_p rise@0.000ns - sys_clk_p rise@0.000ns)
  Data Path Delay:        0.510ns  (logic 0.391ns (76.677%)  route 0.119ns (23.323%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.987ns
    Source Clock Delay      (SCD):    1.632ns
    Clock Pessimism Removal (CPR):    0.088ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_p rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_p
    E3                   IBUFDS (Prop_ibufds_I_O)     0.354     0.354 r  u_ibuf_sys_clk/O
                         net (fo=1, routed)           0.644     0.998    sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.027     1.025 r  sys_clk_BUFG_inst/O
                         net (fo=193, routed)         0.608     1.632    u0_led_blink/sys_clk_BUFG
    SLICE_X89Y99         FDRE                                         r  u0_led_blink/count_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y99         FDRE (Prop_fdre_C_Q)         0.141     1.773 r  u0_led_blink/count_reg[20]/Q
                         net (fo=2, routed)           0.118     1.892    u0_led_blink/count[20]
    SLICE_X89Y99         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     2.052 r  u0_led_blink/count0_carry__3/CO[3]
                         net (fo=1, routed)           0.001     2.052    u0_led_blink/count0_carry__3_n_0
    SLICE_X89Y100        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.090     2.142 r  u0_led_blink/count0_carry__4/O[3]
                         net (fo=1, routed)           0.000     2.142    u0_led_blink/p_1_in[24]
    SLICE_X89Y100        FDRE                                         r  u0_led_blink/count_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_p rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_p
    E3                   IBUFDS (Prop_ibufds_I_O)     0.385     0.385 r  u_ibuf_sys_clk/O
                         net (fo=1, routed)           0.699     1.083    sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     1.113 r  sys_clk_BUFG_inst/O
                         net (fo=193, routed)         0.873     1.987    u0_led_blink/sys_clk_BUFG
    SLICE_X89Y100        FDRE                                         r  u0_led_blink/count_reg[24]/C
                         clock pessimism             -0.088     1.898    
    SLICE_X89Y100        FDRE (Hold_fdre_C_D)         0.105     2.003    u0_led_blink/count_reg[24]
  -------------------------------------------------------------------
                         required time                         -2.003    
                         arrival time                           2.142    
  -------------------------------------------------------------------
                         slack                                  0.139    

Slack (MET) :             0.139ns  (arrival time - required time)
  Source:                 key0/key_s_r_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            icape2_top/inst/multiboot_start_d0_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             sys_clk_p
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_p rise@0.000ns - sys_clk_p rise@0.000ns)
  Data Path Delay:        0.272ns  (logic 0.186ns (68.270%)  route 0.086ns (31.730%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.947ns
    Source Clock Delay      (SCD):    1.589ns
    Clock Pessimism Removal (CPR):    0.344ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_p rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_p
    E3                   IBUFDS (Prop_ibufds_I_O)     0.354     0.354 r  u_ibuf_sys_clk/O
                         net (fo=1, routed)           0.644     0.998    sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.027     1.025 r  sys_clk_BUFG_inst/O
                         net (fo=193, routed)         0.565     1.589    key0/sys_clk_BUFG
    SLICE_X31Y82         FDRE                                         r  key0/key_s_r_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y82         FDRE (Prop_fdre_C_Q)         0.141     1.730 r  key0/key_s_r_reg[0]/Q
                         net (fo=1, routed)           0.086     1.817    key0/key_s_r[0]
    SLICE_X30Y82         LUT4 (Prop_lut4_I3_O)        0.045     1.862 r  key0/key_cap/O
                         net (fo=1, routed)           0.000     1.862    icape2_top/inst/icape2_start
    SLICE_X30Y82         FDRE                                         r  icape2_top/inst/multiboot_start_d0_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_p rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_p
    E3                   IBUFDS (Prop_ibufds_I_O)     0.385     0.385 r  u_ibuf_sys_clk/O
                         net (fo=1, routed)           0.699     1.083    sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     1.113 r  sys_clk_BUFG_inst/O
                         net (fo=193, routed)         0.834     1.947    icape2_top/inst/clk
    SLICE_X30Y82         FDRE                                         r  icape2_top/inst/multiboot_start_d0_reg/C
                         clock pessimism             -0.344     1.602    
    SLICE_X30Y82         FDRE (Hold_fdre_C_D)         0.120     1.722    icape2_top/inst/multiboot_start_d0_reg
  -------------------------------------------------------------------
                         required time                         -1.722    
                         arrival time                           1.862    
  -------------------------------------------------------------------
                         slack                                  0.139    

Slack (MET) :             0.142ns  (arrival time - required time)
  Source:                 u0_led_blink/count_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            u0_led_blink/count_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             sys_clk_p
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_p rise@0.000ns - sys_clk_p rise@0.000ns)
  Data Path Delay:        0.513ns  (logic 0.394ns (76.814%)  route 0.119ns (23.186%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.987ns
    Source Clock Delay      (SCD):    1.632ns
    Clock Pessimism Removal (CPR):    0.088ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_p rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_p
    E3                   IBUFDS (Prop_ibufds_I_O)     0.354     0.354 r  u_ibuf_sys_clk/O
                         net (fo=1, routed)           0.644     0.998    sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.027     1.025 r  sys_clk_BUFG_inst/O
                         net (fo=193, routed)         0.608     1.632    u0_led_blink/sys_clk_BUFG
    SLICE_X89Y99         FDRE                                         r  u0_led_blink/count_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y99         FDRE (Prop_fdre_C_Q)         0.141     1.773 r  u0_led_blink/count_reg[20]/Q
                         net (fo=2, routed)           0.118     1.892    u0_led_blink/count[20]
    SLICE_X89Y99         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     2.052 r  u0_led_blink/count0_carry__3/CO[3]
                         net (fo=1, routed)           0.001     2.052    u0_led_blink/count0_carry__3_n_0
    SLICE_X89Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     2.091 r  u0_led_blink/count0_carry__4/CO[3]
                         net (fo=1, routed)           0.000     2.091    u0_led_blink/count0_carry__4_n_0
    SLICE_X89Y101        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     2.145 r  u0_led_blink/count0_carry__5/O[0]
                         net (fo=1, routed)           0.000     2.145    u0_led_blink/p_1_in[25]
    SLICE_X89Y101        FDRE                                         r  u0_led_blink/count_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_p rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_p
    E3                   IBUFDS (Prop_ibufds_I_O)     0.385     0.385 r  u_ibuf_sys_clk/O
                         net (fo=1, routed)           0.699     1.083    sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     1.113 r  sys_clk_BUFG_inst/O
                         net (fo=193, routed)         0.873     1.987    u0_led_blink/sys_clk_BUFG
    SLICE_X89Y101        FDRE                                         r  u0_led_blink/count_reg[25]/C
                         clock pessimism             -0.088     1.898    
    SLICE_X89Y101        FDRE (Hold_fdre_C_D)         0.105     2.003    u0_led_blink/count_reg[25]
  -------------------------------------------------------------------
                         required time                         -2.003    
                         arrival time                           2.145    
  -------------------------------------------------------------------
                         slack                                  0.142    

Slack (MET) :             0.147ns  (arrival time - required time)
  Source:                 u1_uart_top/uart_tx_u/baud_div_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            u1_uart_top/uart_tx_u/baud_div_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             sys_clk_p
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_p rise@0.000ns - sys_clk_p rise@0.000ns)
  Data Path Delay:        0.281ns  (logic 0.186ns (66.178%)  route 0.095ns (33.822%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.982ns
    Source Clock Delay      (SCD):    1.623ns
    Clock Pessimism Removal (CPR):    0.345ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_p rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_p
    E3                   IBUFDS (Prop_ibufds_I_O)     0.354     0.354 r  u_ibuf_sys_clk/O
                         net (fo=1, routed)           0.644     0.998    sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.027     1.025 r  sys_clk_BUFG_inst/O
                         net (fo=193, routed)         0.599     1.623    u1_uart_top/uart_tx_u/sys_clk_BUFG
    SLICE_X7Y63          FDRE                                         r  u1_uart_top/uart_tx_u/baud_div_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y63          FDRE (Prop_fdre_C_Q)         0.141     1.764 r  u1_uart_top/uart_tx_u/baud_div_reg[6]/Q
                         net (fo=7, routed)           0.095     1.859    u1_uart_top/uart_tx_u/baud_div_reg[6]
    SLICE_X6Y63          LUT6 (Prop_lut6_I1_O)        0.045     1.904 r  u1_uart_top/uart_tx_u/baud_div[10]_i_2/O
                         net (fo=1, routed)           0.000     1.904    u1_uart_top/uart_tx_u/p_0_in[10]
    SLICE_X6Y63          FDRE                                         r  u1_uart_top/uart_tx_u/baud_div_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_p rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_p
    E3                   IBUFDS (Prop_ibufds_I_O)     0.385     0.385 r  u_ibuf_sys_clk/O
                         net (fo=1, routed)           0.699     1.083    sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     1.113 r  sys_clk_BUFG_inst/O
                         net (fo=193, routed)         0.869     1.982    u1_uart_top/uart_tx_u/sys_clk_BUFG
    SLICE_X6Y63          FDRE                                         r  u1_uart_top/uart_tx_u/baud_div_reg[10]/C
                         clock pessimism             -0.345     1.636    
    SLICE_X6Y63          FDRE (Hold_fdre_C_D)         0.121     1.757    u1_uart_top/uart_tx_u/baud_div_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.757    
                         arrival time                           1.904    
  -------------------------------------------------------------------
                         slack                                  0.147    

Slack (MET) :             0.153ns  (arrival time - required time)
  Source:                 u0_led_blink/count_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            u0_led_blink/count_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             sys_clk_p
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_p rise@0.000ns - sys_clk_p rise@0.000ns)
  Data Path Delay:        0.524ns  (logic 0.405ns (77.301%)  route 0.119ns (22.699%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.987ns
    Source Clock Delay      (SCD):    1.632ns
    Clock Pessimism Removal (CPR):    0.088ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_p rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_p
    E3                   IBUFDS (Prop_ibufds_I_O)     0.354     0.354 r  u_ibuf_sys_clk/O
                         net (fo=1, routed)           0.644     0.998    sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.027     1.025 r  sys_clk_BUFG_inst/O
                         net (fo=193, routed)         0.608     1.632    u0_led_blink/sys_clk_BUFG
    SLICE_X89Y99         FDRE                                         r  u0_led_blink/count_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y99         FDRE (Prop_fdre_C_Q)         0.141     1.773 r  u0_led_blink/count_reg[20]/Q
                         net (fo=2, routed)           0.118     1.892    u0_led_blink/count[20]
    SLICE_X89Y99         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     2.052 r  u0_led_blink/count0_carry__3/CO[3]
                         net (fo=1, routed)           0.001     2.052    u0_led_blink/count0_carry__3_n_0
    SLICE_X89Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     2.091 r  u0_led_blink/count0_carry__4/CO[3]
                         net (fo=1, routed)           0.000     2.091    u0_led_blink/count0_carry__4_n_0
    SLICE_X89Y101        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.065     2.156 r  u0_led_blink/count0_carry__5/O[2]
                         net (fo=1, routed)           0.000     2.156    u0_led_blink/p_1_in[27]
    SLICE_X89Y101        FDRE                                         r  u0_led_blink/count_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_p rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_p
    E3                   IBUFDS (Prop_ibufds_I_O)     0.385     0.385 r  u_ibuf_sys_clk/O
                         net (fo=1, routed)           0.699     1.083    sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     1.113 r  sys_clk_BUFG_inst/O
                         net (fo=193, routed)         0.873     1.987    u0_led_blink/sys_clk_BUFG
    SLICE_X89Y101        FDRE                                         r  u0_led_blink/count_reg[27]/C
                         clock pessimism             -0.088     1.898    
    SLICE_X89Y101        FDRE (Hold_fdre_C_D)         0.105     2.003    u0_led_blink/count_reg[27]
  -------------------------------------------------------------------
                         required time                         -2.003    
                         arrival time                           2.156    
  -------------------------------------------------------------------
                         slack                                  0.153    

Slack (MET) :             0.157ns  (arrival time - required time)
  Source:                 u1_uart_top/delay_cnt_reg[28]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            u1_uart_top/FSM_sequential_S_UART_TX_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             sys_clk_p
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_p rise@0.000ns - sys_clk_p rise@0.000ns)
  Data Path Delay:        0.301ns  (logic 0.189ns (62.691%)  route 0.112ns (37.309%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.984ns
    Source Clock Delay      (SCD):    1.624ns
    Clock Pessimism Removal (CPR):    0.346ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_p rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_p
    E3                   IBUFDS (Prop_ibufds_I_O)     0.354     0.354 r  u_ibuf_sys_clk/O
                         net (fo=1, routed)           0.644     0.998    sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.027     1.025 r  sys_clk_BUFG_inst/O
                         net (fo=193, routed)         0.600     1.624    u1_uart_top/sys_clk_BUFG
    SLICE_X3Y65          FDRE                                         r  u1_uart_top/delay_cnt_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y65          FDRE (Prop_fdre_C_Q)         0.141     1.765 f  u1_uart_top/delay_cnt_reg[28]/Q
                         net (fo=4, routed)           0.112     1.878    u1_uart_top/uart_tx_u/p_1_in
    SLICE_X2Y65          LUT5 (Prop_lut5_I0_O)        0.048     1.926 r  u1_uart_top/uart_tx_u/FSM_sequential_S_UART_TX[1]_i_2/O
                         net (fo=1, routed)           0.000     1.926    u1_uart_top/uart_tx_u_n_3
    SLICE_X2Y65          FDRE                                         r  u1_uart_top/FSM_sequential_S_UART_TX_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_p rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_p
    E3                   IBUFDS (Prop_ibufds_I_O)     0.385     0.385 r  u_ibuf_sys_clk/O
                         net (fo=1, routed)           0.699     1.083    sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     1.113 r  sys_clk_BUFG_inst/O
                         net (fo=193, routed)         0.871     1.984    u1_uart_top/sys_clk_BUFG
    SLICE_X2Y65          FDRE                                         r  u1_uart_top/FSM_sequential_S_UART_TX_reg[1]/C
                         clock pessimism             -0.346     1.637    
    SLICE_X2Y65          FDRE (Hold_fdre_C_D)         0.131     1.768    u1_uart_top/FSM_sequential_S_UART_TX_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.768    
                         arrival time                           1.926    
  -------------------------------------------------------------------
                         slack                                  0.157    

Slack (MET) :             0.161ns  (arrival time - required time)
  Source:                 u1_uart_top/delay_cnt_reg[28]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            u1_uart_top/t1s_dly_en_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             sys_clk_p
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_p rise@0.000ns - sys_clk_p rise@0.000ns)
  Data Path Delay:        0.294ns  (logic 0.186ns (63.163%)  route 0.108ns (36.837%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.984ns
    Source Clock Delay      (SCD):    1.624ns
    Clock Pessimism Removal (CPR):    0.346ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_p rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_p
    E3                   IBUFDS (Prop_ibufds_I_O)     0.354     0.354 r  u_ibuf_sys_clk/O
                         net (fo=1, routed)           0.644     0.998    sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.027     1.025 r  sys_clk_BUFG_inst/O
                         net (fo=193, routed)         0.600     1.624    u1_uart_top/sys_clk_BUFG
    SLICE_X3Y65          FDRE                                         r  u1_uart_top/delay_cnt_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y65          FDRE (Prop_fdre_C_Q)         0.141     1.765 f  u1_uart_top/delay_cnt_reg[28]/Q
                         net (fo=4, routed)           0.108     1.874    u1_uart_top/p_1_in
    SLICE_X2Y65          LUT5 (Prop_lut5_I3_O)        0.045     1.919 r  u1_uart_top/t1s_dly_en_i_1/O
                         net (fo=1, routed)           0.000     1.919    u1_uart_top/t1s_dly_en_i_1_n_0
    SLICE_X2Y65          FDRE                                         r  u1_uart_top/t1s_dly_en_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_p rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_p
    E3                   IBUFDS (Prop_ibufds_I_O)     0.385     0.385 r  u_ibuf_sys_clk/O
                         net (fo=1, routed)           0.699     1.083    sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     1.113 r  sys_clk_BUFG_inst/O
                         net (fo=193, routed)         0.871     1.984    u1_uart_top/sys_clk_BUFG
    SLICE_X2Y65          FDRE                                         r  u1_uart_top/t1s_dly_en_reg/C
                         clock pessimism             -0.346     1.637    
    SLICE_X2Y65          FDRE (Hold_fdre_C_D)         0.120     1.757    u1_uart_top/t1s_dly_en_reg
  -------------------------------------------------------------------
                         required time                         -1.757    
                         arrival time                           1.919    
  -------------------------------------------------------------------
                         slack                                  0.161    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_p
Waveform(ns):       { 0.000 2.500 }
Period(ns):         5.000
Sources:            { sys_clk_p }

Check Type        Corner  Lib Pin     Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     ICAPE2/CLK  n/a            10.000        5.000       -5.000     ICAP_X0Y1       icape2_top/inst/ICAPE2_inst/CLK
Min Period        n/a     BUFG/I      n/a            1.592         5.000       3.408      BUFGCTRL_X0Y16  sys_clk_BUFG_inst/I
Min Period        n/a     FDRE/C      n/a            1.000         5.000       4.000      SLICE_X31Y81    icape2_top/inst/ICAPE2_CSIB_reg/C
Min Period        n/a     FDRE/C      n/a            1.000         5.000       4.000      SLICE_X30Y82    icape2_top/inst/multiboot_start_d0_reg/C
Min Period        n/a     FDRE/C      n/a            1.000         5.000       4.000      SLICE_X30Y81    icape2_top/inst/multiboot_start_d1_reg/C
Min Period        n/a     FDSE/C      n/a            1.000         5.000       4.000      SLICE_X30Y81    icape2_top/inst/state_reg[0]/C
Min Period        n/a     FDRE/C      n/a            1.000         5.000       4.000      SLICE_X30Y81    icape2_top/inst/state_reg[1]/C
Min Period        n/a     FDRE/C      n/a            1.000         5.000       4.000      SLICE_X29Y79    icape2_top/inst/state_reg[2]/C
Min Period        n/a     FDRE/C      n/a            1.000         5.000       4.000      SLICE_X30Y79    icape2_top/inst/state_reg[3]/C
Min Period        n/a     FDRE/C      n/a            1.000         5.000       4.000      SLICE_X30Y79    icape2_top/inst/state_reg[4]/C
Low Pulse Width   Slow    FDRE/C      n/a            0.500         2.500       2.000      SLICE_X31Y81    icape2_top/inst/ICAPE2_CSIB_reg/C
Low Pulse Width   Fast    FDRE/C      n/a            0.500         2.500       2.000      SLICE_X31Y81    icape2_top/inst/ICAPE2_CSIB_reg/C
Low Pulse Width   Slow    FDRE/C      n/a            0.500         2.500       2.000      SLICE_X30Y82    icape2_top/inst/multiboot_start_d0_reg/C
Low Pulse Width   Fast    FDRE/C      n/a            0.500         2.500       2.000      SLICE_X30Y82    icape2_top/inst/multiboot_start_d0_reg/C
Low Pulse Width   Slow    FDRE/C      n/a            0.500         2.500       2.000      SLICE_X30Y81    icape2_top/inst/multiboot_start_d1_reg/C
Low Pulse Width   Fast    FDRE/C      n/a            0.500         2.500       2.000      SLICE_X30Y81    icape2_top/inst/multiboot_start_d1_reg/C
Low Pulse Width   Slow    FDSE/C      n/a            0.500         2.500       2.000      SLICE_X30Y81    icape2_top/inst/state_reg[0]/C
Low Pulse Width   Fast    FDSE/C      n/a            0.500         2.500       2.000      SLICE_X30Y81    icape2_top/inst/state_reg[0]/C
Low Pulse Width   Slow    FDRE/C      n/a            0.500         2.500       2.000      SLICE_X30Y81    icape2_top/inst/state_reg[1]/C
Low Pulse Width   Fast    FDRE/C      n/a            0.500         2.500       2.000      SLICE_X30Y81    icape2_top/inst/state_reg[1]/C
High Pulse Width  Slow    FDRE/C      n/a            0.500         2.500       2.000      SLICE_X31Y81    icape2_top/inst/ICAPE2_CSIB_reg/C
High Pulse Width  Fast    FDRE/C      n/a            0.500         2.500       2.000      SLICE_X31Y81    icape2_top/inst/ICAPE2_CSIB_reg/C
High Pulse Width  Slow    FDRE/C      n/a            0.500         2.500       2.000      SLICE_X30Y82    icape2_top/inst/multiboot_start_d0_reg/C
High Pulse Width  Fast    FDRE/C      n/a            0.500         2.500       2.000      SLICE_X30Y82    icape2_top/inst/multiboot_start_d0_reg/C
High Pulse Width  Slow    FDRE/C      n/a            0.500         2.500       2.000      SLICE_X30Y81    icape2_top/inst/multiboot_start_d1_reg/C
High Pulse Width  Fast    FDRE/C      n/a            0.500         2.500       2.000      SLICE_X30Y81    icape2_top/inst/multiboot_start_d1_reg/C
High Pulse Width  Slow    FDSE/C      n/a            0.500         2.500       2.000      SLICE_X30Y81    icape2_top/inst/state_reg[0]/C
High Pulse Width  Fast    FDSE/C      n/a            0.500         2.500       2.000      SLICE_X30Y81    icape2_top/inst/state_reg[0]/C
High Pulse Width  Slow    FDRE/C      n/a            0.500         2.500       2.000      SLICE_X30Y81    icape2_top/inst/state_reg[1]/C
High Pulse Width  Fast    FDRE/C      n/a            0.500         2.500       2.000      SLICE_X30Y81    icape2_top/inst/state_reg[1]/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  sys_clk_p
  To Clock:  

Max Delay             2 Endpoints
Min Delay             2 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 u1_uart_top/uart_tx_u/uart_wdata_r_reg[0]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            uart_tx
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.457ns  (logic 3.753ns (68.770%)  route 1.704ns (31.230%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_p rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_p
    E3                   IBUFDS (Prop_ibufds_I_O)     0.836     0.836 r  u_ibuf_sys_clk/O
                         net (fo=1, routed)           1.717     2.553    sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.082     2.635 r  sys_clk_BUFG_inst/O
                         net (fo=193, routed)         1.454     4.088    u1_uart_top/uart_tx_u/sys_clk_BUFG
    SLICE_X2Y64          FDRE                                         r  u1_uart_top/uart_tx_u/uart_wdata_r_reg[0]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y64          FDRE (Prop_fdre_C_Q)         0.433     4.521 r  u1_uart_top/uart_tx_u/uart_wdata_r_reg[0]_lopt_replica/Q
                         net (fo=1, routed)           1.704     6.226    lopt
    T9                   OBUF (Prop_obuf_I_O)         3.320     9.546 r  uart_tx_OBUF_inst/O
                         net (fo=0)                   0.000     9.546    uart_tx
    T9                                                                r  uart_tx (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u0_led_blink/led_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            led
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.090ns  (logic 3.708ns (72.854%)  route 1.382ns (27.146%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_p rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_p
    E3                   IBUFDS (Prop_ibufds_I_O)     0.836     0.836 r  u_ibuf_sys_clk/O
                         net (fo=1, routed)           1.717     2.553    sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.082     2.635 r  sys_clk_BUFG_inst/O
                         net (fo=193, routed)         1.446     4.081    u0_led_blink/sys_clk_BUFG
    SLICE_X88Y101        FDRE                                         r  u0_led_blink/led_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y101        FDRE (Prop_fdre_C_Q)         0.433     4.514 r  u0_led_blink/led_reg/Q
                         net (fo=2, routed)           1.382     5.896    led_OBUF
    H5                   OBUF (Prop_obuf_I_O)         3.275     9.171 r  led_OBUF_inst/O
                         net (fo=0)                   0.000     9.171    led
    H5                                                                r  led (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 u0_led_blink/led_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            led
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.729ns  (logic 1.395ns (80.643%)  route 0.335ns (19.357%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_p rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_p
    E3                   IBUFDS (Prop_ibufds_I_O)     0.354     0.354 r  u_ibuf_sys_clk/O
                         net (fo=1, routed)           0.644     0.998    sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.027     1.025 r  sys_clk_BUFG_inst/O
                         net (fo=193, routed)         0.602     1.626    u0_led_blink/sys_clk_BUFG
    SLICE_X88Y101        FDRE                                         r  u0_led_blink/led_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y101        FDRE (Prop_fdre_C_Q)         0.164     1.790 r  u0_led_blink/led_reg/Q
                         net (fo=2, routed)           0.335     2.125    led_OBUF
    H5                   OBUF (Prop_obuf_I_O)         1.231     3.356 r  led_OBUF_inst/O
                         net (fo=0)                   0.000     3.356    led
    H5                                                                r  led (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u1_uart_top/uart_tx_u/uart_wdata_r_reg[0]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            uart_tx
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.919ns  (logic 1.439ns (74.973%)  route 0.480ns (25.027%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_p rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_p
    E3                   IBUFDS (Prop_ibufds_I_O)     0.354     0.354 r  u_ibuf_sys_clk/O
                         net (fo=1, routed)           0.644     0.998    sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.027     1.025 r  sys_clk_BUFG_inst/O
                         net (fo=193, routed)         0.600     1.624    u1_uart_top/uart_tx_u/sys_clk_BUFG
    SLICE_X2Y64          FDRE                                         r  u1_uart_top/uart_tx_u/uart_wdata_r_reg[0]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y64          FDRE (Prop_fdre_C_Q)         0.164     1.788 r  u1_uart_top/uart_tx_u/uart_wdata_r_reg[0]_lopt_replica/Q
                         net (fo=1, routed)           0.480     2.269    lopt
    T9                   OBUF (Prop_obuf_I_O)         1.275     3.543 r  uart_tx_OBUF_inst/O
                         net (fo=0)                   0.000     3.543    uart_tx
    T9                                                                r  uart_tx (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  sys_clk_p

Max Delay             2 Endpoints
Min Delay             2 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 key[1]
                            (input port)
  Destination:            key0/key_s_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.317ns  (logic 1.554ns (29.236%)  route 3.762ns (70.764%))
  Logic Levels:           2  (IBUF=1 LUT4=1)
  Clock Path Skew:        3.771ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.771ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C9                                                0.000     0.000 f  key[1] (IN)
                         net (fo=0)                   0.000     0.000    key[1]
    C9                   IBUF (Prop_ibuf_I_O)         1.449     1.449 f  key_IBUF[1]_inst/O
                         net (fo=2, routed)           3.762     5.212    key0/key_IBUF[0]
    SLICE_X30Y82         LUT4 (Prop_lut4_I1_O)        0.105     5.317 r  key0/key_s[1]_i_1/O
                         net (fo=1, routed)           0.000     5.317    key0/key_s[1]_i_1_n_0
    SLICE_X30Y82         FDRE                                         r  key0/key_s_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_p rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_p
    E3                   IBUFDS (Prop_ibufds_I_O)     0.798     0.798 r  u_ibuf_sys_clk/O
                         net (fo=1, routed)           1.628     2.426    sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.078     2.504 r  sys_clk_BUFG_inst/O
                         net (fo=193, routed)         1.267     3.771    key0/sys_clk_BUFG
    SLICE_X30Y82         FDRE                                         r  key0/key_s_reg[1]/C

Slack:                    inf
  Source:                 key[1]
                            (input port)
  Destination:            key0/key_s_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.987ns  (logic 1.554ns (31.170%)  route 3.432ns (68.830%))
  Logic Levels:           2  (IBUF=1 LUT4=1)
  Clock Path Skew:        3.771ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.771ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C9                                                0.000     0.000 r  key[1] (IN)
                         net (fo=0)                   0.000     0.000    key[1]
    C9                   IBUF (Prop_ibuf_I_O)         1.449     1.449 r  key_IBUF[1]_inst/O
                         net (fo=2, routed)           3.432     4.882    key0/key_IBUF[0]
    SLICE_X30Y82         LUT4 (Prop_lut4_I0_O)        0.105     4.987 r  key0/key_s[0]_i_1/O
                         net (fo=1, routed)           0.000     4.987    key0/key_s[0]_i_1_n_0
    SLICE_X30Y82         FDRE                                         r  key0/key_s_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_p rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_p
    E3                   IBUFDS (Prop_ibufds_I_O)     0.798     0.798 r  u_ibuf_sys_clk/O
                         net (fo=1, routed)           1.628     2.426    sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.078     2.504 r  sys_clk_BUFG_inst/O
                         net (fo=193, routed)         1.267     3.771    key0/sys_clk_BUFG
    SLICE_X30Y82         FDRE                                         r  key0/key_s_reg[0]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 key[1]
                            (input port)
  Destination:            key0/key_s_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.102ns  (logic 0.331ns (15.737%)  route 1.771ns (84.263%))
  Logic Levels:           2  (IBUF=1 LUT4=1)
  Clock Path Skew:        1.947ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.947ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C9                                                0.000     0.000 r  key[1] (IN)
                         net (fo=0)                   0.000     0.000    key[1]
    C9                   IBUF (Prop_ibuf_I_O)         0.286     0.286 r  key_IBUF[1]_inst/O
                         net (fo=2, routed)           1.771     2.057    key0/key_IBUF[0]
    SLICE_X30Y82         LUT4 (Prop_lut4_I0_O)        0.045     2.102 r  key0/key_s[0]_i_1/O
                         net (fo=1, routed)           0.000     2.102    key0/key_s[0]_i_1_n_0
    SLICE_X30Y82         FDRE                                         r  key0/key_s_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_p rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_p
    E3                   IBUFDS (Prop_ibufds_I_O)     0.385     0.385 r  u_ibuf_sys_clk/O
                         net (fo=1, routed)           0.699     1.083    sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     1.113 r  sys_clk_BUFG_inst/O
                         net (fo=193, routed)         0.834     1.947    key0/sys_clk_BUFG
    SLICE_X30Y82         FDRE                                         r  key0/key_s_reg[0]/C

Slack:                    inf
  Source:                 key[1]
                            (input port)
  Destination:            key0/key_s_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.236ns  (logic 0.331ns (14.794%)  route 1.905ns (85.206%))
  Logic Levels:           2  (IBUF=1 LUT4=1)
  Clock Path Skew:        1.947ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.947ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C9                                                0.000     0.000 f  key[1] (IN)
                         net (fo=0)                   0.000     0.000    key[1]
    C9                   IBUF (Prop_ibuf_I_O)         0.286     0.286 f  key_IBUF[1]_inst/O
                         net (fo=2, routed)           1.905     2.191    key0/key_IBUF[0]
    SLICE_X30Y82         LUT4 (Prop_lut4_I1_O)        0.045     2.236 r  key0/key_s[1]_i_1/O
                         net (fo=1, routed)           0.000     2.236    key0/key_s[1]_i_1_n_0
    SLICE_X30Y82         FDRE                                         r  key0/key_s_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_p rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_p
    E3                   IBUFDS (Prop_ibufds_I_O)     0.385     0.385 r  u_ibuf_sys_clk/O
                         net (fo=1, routed)           0.699     1.083    sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     1.113 r  sys_clk_BUFG_inst/O
                         net (fo=193, routed)         0.834     1.947    key0/sys_clk_BUFG
    SLICE_X30Y82         FDRE                                         r  key0/key_s_reg[1]/C





