Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version     : Vivado v.2017.4 (win64) Build 2086221 Fri Dec 15 20:55:39 MST 2017
| Date             : Mon Nov 13 16:14:42 2023
| Host             : User-2021FZLJGL running 64-bit major release  (build 9200)
| Command          : report_power -file lpdc_test_exdes_power_routed.rpt -pb lpdc_test_exdes_power_summary_routed.pb -rpx lpdc_test_exdes_power_routed.rpx
| Design           : lpdc_test_exdes
| Device           : xc7k325tffg900-2
| Design State     : routed
| Grade            : commercial
| Process          : typical
| Characterization : Production
-------------------------------------------------------------------------------------------------------------------------------------------------------------------

Power Report

Table of Contents
-----------------
1. Summary
1.1 On-Chip Components
1.2 Power Supply Summary
1.3 Confidence Level
2. Settings
2.1 Environment
2.2 Clock Constraints
3. Detailed Reports
3.1 By Hierarchy

1. Summary
----------

+--------------------------+--------------+
| Total On-Chip Power (W)  | 0.429        |
| Design Power Budget (W)  | Unspecified* |
| Power Budget Margin (W)  | NA           |
| Dynamic (W)              | 0.257        |
| Device Static (W)        | 0.172        |
| Effective TJA (C/W)      | 1.8          |
| Max Ambient (C)          | 84.2         |
| Junction Temperature (C) | 25.8         |
| Confidence Level         | Medium       |
| Setting File             | ---          |
| Simulation Activity File | ---          |
| Design Nets Matched      | NA           |
+--------------------------+--------------+
* Specify Design Power Budget using, set_operating_conditions -design_power_budget <value in Watts>


1.1 On-Chip Components
----------------------

+--------------------------+-----------+----------+-----------+-----------------+
| On-Chip                  | Power (W) | Used     | Available | Utilization (%) |
+--------------------------+-----------+----------+-----------+-----------------+
| Clocks                   |     0.022 |       12 |       --- |             --- |
| Slice Logic              |     0.003 |     9459 |       --- |             --- |
|   LUT as Logic           |     0.002 |     4355 |    203800 |            2.14 |
|   Register               |    <0.001 |     3843 |    407600 |            0.94 |
|   CARRY4                 |    <0.001 |       93 |     50950 |            0.18 |
|   LUT as Shift Register  |    <0.001 |      167 |     64000 |            0.26 |
|   F7/F8 Muxes            |    <0.001 |       58 |    203800 |            0.03 |
|   LUT as Distributed RAM |    <0.001 |       24 |     64000 |            0.04 |
|   Others                 |     0.000 |      542 |       --- |             --- |
| Signals                  |     0.003 |    11395 |       --- |             --- |
| Block RAM                |     0.009 |       63 |       445 |           14.16 |
| PLL                      |     0.000 |        1 |        10 |           10.00 |
| I/O                      |     0.004 |        3 |       500 |            0.60 |
| GTX                      |     0.216 |        1 |        16 |            6.25 |
| Static Power             |     0.172 |          |           |                 |
| Total                    |     0.429 |          |           |                 |
+--------------------------+-----------+----------+-----------+-----------------+


1.2 Power Supply Summary
------------------------

+-----------+-------------+-----------+-------------+------------+
| Source    | Voltage (V) | Total (A) | Dynamic (A) | Static (A) |
+-----------+-------------+-----------+-------------+------------+
| Vccint    |       1.000 |     0.116 |       0.045 |      0.071 |
| Vccaux    |       1.800 |     0.030 |       0.002 |      0.028 |
| Vcco33    |       3.300 |     0.000 |       0.000 |      0.000 |
| Vcco25    |       2.500 |     0.000 |       0.000 |      0.000 |
| Vcco18    |       1.800 |     0.000 |       0.000 |      0.000 |
| Vcco15    |       1.500 |     0.000 |       0.000 |      0.000 |
| Vcco135   |       1.350 |     0.000 |       0.000 |      0.000 |
| Vcco12    |       1.200 |     0.000 |       0.000 |      0.000 |
| Vccaux_io |       1.800 |     0.000 |       0.000 |      0.000 |
| Vccbram   |       1.000 |     0.004 |       0.001 |      0.003 |
| MGTAVcc   |       1.000 |     0.110 |       0.106 |      0.004 |
| MGTAVtt   |       1.200 |     0.090 |       0.085 |      0.005 |
| MGTVccaux |       1.800 |     0.000 |       0.000 |      0.000 |
| Vccadc    |       1.800 |     0.020 |       0.000 |      0.020 |
+-----------+-------------+-----------+-------------+------------+


1.3 Confidence Level
--------------------

+-----------------------------+------------+------------------------------------------------+------------------------------------------------------------------------------------------------------------+
| User Input Data             | Confidence | Details                                        | Action                                                                                                     |
+-----------------------------+------------+------------------------------------------------+------------------------------------------------------------------------------------------------------------+
| Design implementation state | High       | Design is routed                               |                                                                                                            |
| Clock nodes activity        | High       | User specified more than 95% of clocks         |                                                                                                            |
| I/O nodes activity          | High       | User specified more than 95% of inputs         |                                                                                                            |
| Internal nodes activity     | Medium     | User specified less than 25% of internal nodes | Provide missing internal nodes activity with simulation results or by editing the "By Resource Type" views |
| Device models               | High       | Device models are Production                   |                                                                                                            |
|                             |            |                                                |                                                                                                            |
| Overall confidence level    | Medium     |                                                |                                                                                                            |
+-----------------------------+------------+------------------------------------------------+------------------------------------------------------------------------------------------------------------+


2. Settings
-----------

2.1 Environment
---------------

+-----------------------+--------------------------+
| Ambient Temp (C)      | 25.0                     |
| ThetaJA (C/W)         | 1.8                      |
| Airflow (LFM)         | 250                      |
| Heat Sink             | medium (Medium Profile)  |
| ThetaSA (C/W)         | 3.3                      |
| Board Selection       | medium (10"x10")         |
| # of Board Layers     | 12to15 (12 to 15 Layers) |
| Board Temperature (C) | 25.0                     |
+-----------------------+--------------------------+


2.2 Clock Constraints
---------------------

+--------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------+-----------------+
| Clock                                                                                      | Domain                                                                                 | Constraint (ns) |
+--------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------+-----------------+
| Q2_CLK0_GTREFCLK_PAD_P_IN                                                                  | Q2_CLK0_GTREFCLK_PAD_P_IN                                                              |            12.5 |
| clk_out1_clk_wiz_0                                                                         | uut/ldpc_i/ldpc_1_0/inst/u1/fifo/inst/clk_out1_clk_wiz_0                               |            20.0 |
| clk_out2_clk_wiz_0                                                                         | uut/ldpc_i/ldpc_1_0/inst/u1/fifo/inst/clk_out2_clk_wiz_0                               |            10.0 |
| clkfbout_clk_wiz_0                                                                         | uut/ldpc_i/ldpc_1_0/inst/u1/fifo/inst/clkfbout_clk_wiz_0                               |            20.0 |
| dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/tck_bs                   |            33.0 |
| drpclk_in_i                                                                                | DRP_CLK_IN_P                                                                           |            10.0 |
| lpdc_test_support_i/lpdc_test_init_i/inst/lpdc_test_i/gt0_lpdc_test_i/gtxe2_i/TXOUTCLK     | lpdc_test_support_i/gt_usrclk_source/gt0_rxusrclk2_out                                 |            20.0 |
| lpdc_test_support_i/lpdc_test_init_i/inst/lpdc_test_i/gt0_lpdc_test_i/gtxe2_i/TXOUTCLK     | lpdc_test_support_i/lpdc_test_init_i/inst/lpdc_test_i/gt0_lpdc_test_i/gt0_txoutclk_out |            20.0 |
+--------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------+-----------------+


3. Detailed Reports
-------------------

3.1 By Hierarchy
----------------

+-----------------------------------------------------------------------------------------------+-----------+
| Name                                                                                          | Power (W) |
+-----------------------------------------------------------------------------------------------+-----------+
| lpdc_test_exdes                                                                               |     0.257 |
|   data_in                                                                                     |     0.007 |
|     inst                                                                                      |     0.007 |
|       ila_core_inst                                                                           |     0.007 |
|         ila_trace_memory_inst                                                                 |    <0.001 |
|           SUBCORE_RAM_BLK_MEM_1.trace_block_memory                                            |    <0.001 |
|             inst_blk_mem_gen                                                                  |    <0.001 |
|               gnbram.gnativebmg.native_blk_mem_gen                                            |    <0.001 |
|                 valid.cstr                                                                    |    <0.001 |
|                   ramloop[0].ram.r                                                            |    <0.001 |
|                     prim_noinit.ram                                                           |    <0.001 |
|                   ramloop[1].ram.r                                                            |    <0.001 |
|                     prim_noinit.ram                                                           |    <0.001 |
|         u_ila_cap_ctrl                                                                        |    <0.001 |
|           U_CDONE                                                                             |    <0.001 |
|           U_NS0                                                                               |    <0.001 |
|           U_NS1                                                                               |    <0.001 |
|           u_cap_addrgen                                                                       |    <0.001 |
|             U_CMPRESET                                                                        |    <0.001 |
|             u_cap_sample_counter                                                              |    <0.001 |
|               U_SCE                                                                           |    <0.001 |
|               U_SCMPCE                                                                        |    <0.001 |
|               U_SCRST                                                                         |    <0.001 |
|               u_scnt_cmp                                                                      |    <0.001 |
|                 allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                       |    <0.001 |
|                   DUT                                                                         |    <0.001 |
|                     I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                              |    <0.001 |
|                       u_srlA                                                                  |    <0.001 |
|                       u_srlB                                                                  |    <0.001 |
|                       u_srlC                                                                  |    <0.001 |
|                       u_srlD                                                                  |    <0.001 |
|                     I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE                              |    <0.001 |
|                       u_srlA                                                                  |    <0.001 |
|                       u_srlB                                                                  |    <0.001 |
|                       u_srlC                                                                  |    <0.001 |
|                       u_srlD                                                                  |    <0.001 |
|             u_cap_window_counter                                                              |    <0.001 |
|               U_WCE                                                                           |    <0.001 |
|               U_WHCMPCE                                                                       |    <0.001 |
|               U_WLCMPCE                                                                       |    <0.001 |
|               u_wcnt_hcmp                                                                     |    <0.001 |
|                 allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                       |    <0.001 |
|                   DUT                                                                         |    <0.001 |
|                     I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                              |    <0.001 |
|                       u_srlA                                                                  |    <0.001 |
|                       u_srlB                                                                  |    <0.001 |
|                       u_srlC                                                                  |    <0.001 |
|                       u_srlD                                                                  |    <0.001 |
|                     I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE                              |    <0.001 |
|                       u_srlA                                                                  |    <0.001 |
|                       u_srlB                                                                  |    <0.001 |
|                       u_srlC                                                                  |    <0.001 |
|                       u_srlD                                                                  |    <0.001 |
|               u_wcnt_lcmp                                                                     |    <0.001 |
|                 allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                       |    <0.001 |
|                   DUT                                                                         |    <0.001 |
|                     I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                              |    <0.001 |
|                       u_srlA                                                                  |    <0.001 |
|                       u_srlB                                                                  |    <0.001 |
|                       u_srlC                                                                  |    <0.001 |
|                       u_srlD                                                                  |    <0.001 |
|                     I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE                              |    <0.001 |
|                       u_srlA                                                                  |    <0.001 |
|                       u_srlB                                                                  |    <0.001 |
|                       u_srlC                                                                  |    <0.001 |
|                       u_srlD                                                                  |    <0.001 |
|         u_ila_regs                                                                            |     0.005 |
|           MU_SRL[0].mu_srl_reg                                                                |    <0.001 |
|           MU_SRL[1].mu_srl_reg                                                                |    <0.001 |
|           TC_SRL[0].tc_srl_reg                                                                |    <0.001 |
|           U_XSDB_SLAVE                                                                        |     0.002 |
|           reg_15                                                                              |    <0.001 |
|             I_EN_CTL_EQ1.U_CTL                                                                |    <0.001 |
|           reg_16                                                                              |    <0.001 |
|             I_EN_CTL_EQ1.U_CTL                                                                |    <0.001 |
|           reg_17                                                                              |    <0.001 |
|             I_EN_CTL_EQ1.U_CTL                                                                |    <0.001 |
|           reg_18                                                                              |    <0.001 |
|             I_EN_CTL_EQ1.U_CTL                                                                |    <0.001 |
|           reg_19                                                                              |    <0.001 |
|             I_EN_CTL_EQ1.U_CTL                                                                |    <0.001 |
|           reg_1a                                                                              |    <0.001 |
|             I_EN_CTL_EQ1.U_CTL                                                                |    <0.001 |
|           reg_6                                                                               |    <0.001 |
|             I_EN_CTL_EQ1.U_CTL                                                                |    <0.001 |
|           reg_7                                                                               |    <0.001 |
|             I_EN_CTL_EQ1.U_CTL                                                                |    <0.001 |
|           reg_8                                                                               |    <0.001 |
|             I_EN_STAT_EQ1.U_STAT                                                              |    <0.001 |
|           reg_80                                                                              |    <0.001 |
|             I_EN_CTL_EQ1.U_CTL                                                                |    <0.001 |
|           reg_81                                                                              |    <0.001 |
|             I_EN_CTL_EQ1.U_CTL                                                                |    <0.001 |
|           reg_82                                                                              |    <0.001 |
|             I_EN_CTL_EQ1.U_CTL                                                                |    <0.001 |
|           reg_83                                                                              |    <0.001 |
|             I_EN_CTL_EQ1.U_CTL                                                                |    <0.001 |
|           reg_84                                                                              |    <0.001 |
|             I_EN_CTL_EQ1.U_CTL                                                                |    <0.001 |
|           reg_85                                                                              |    <0.001 |
|             I_EN_CTL_EQ1.U_CTL                                                                |    <0.001 |
|           reg_887                                                                             |    <0.001 |
|             I_EN_STAT_EQ1.U_STAT                                                              |    <0.001 |
|           reg_88d                                                                             |    <0.001 |
|             I_EN_STAT_EQ1.U_STAT                                                              |    <0.001 |
|           reg_890                                                                             |    <0.001 |
|             I_EN_STAT_EQ1.U_STAT                                                              |    <0.001 |
|           reg_9                                                                               |    <0.001 |
|             I_EN_STAT_EQ1.U_STAT                                                              |    <0.001 |
|           reg_srl_fff                                                                         |    <0.001 |
|           reg_stream_ffd                                                                      |    <0.001 |
|             I_EN_CTL_EQ1.U_CTL                                                                |    <0.001 |
|           reg_stream_ffe                                                                      |    <0.001 |
|             I_EN_STAT_EQ1.U_STAT                                                              |    <0.001 |
|         u_ila_reset_ctrl                                                                      |    <0.001 |
|           arm_detection_inst                                                                  |    <0.001 |
|           asyncrounous_transfer.arm_in_transfer_inst                                          |    <0.001 |
|           asyncrounous_transfer.arm_out_transfer_inst                                         |    <0.001 |
|           asyncrounous_transfer.halt_in_transfer_inst                                         |    <0.001 |
|           asyncrounous_transfer.halt_out_transfer_inst                                        |    <0.001 |
|           halt_detection_inst                                                                 |    <0.001 |
|         u_trig                                                                                |    <0.001 |
|           N_DDR_TC.N_DDR_TC_INST[0].U_TC                                                      |    <0.001 |
|             allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                           |    <0.001 |
|               DUT                                                                             |    <0.001 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                                  |    <0.001 |
|                   u_srlA                                                                      |    <0.001 |
|                   u_srlB                                                                      |    <0.001 |
|                   u_srlC                                                                      |    <0.001 |
|                   u_srlD                                                                      |    <0.001 |
|           U_TM                                                                                |    <0.001 |
|             N_DDR_MODE.G_NMU[0].U_M                                                           |    <0.001 |
|               allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                         |    <0.001 |
|                 DUT                                                                           |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                                |    <0.001 |
|                     u_srlA                                                                    |    <0.001 |
|                     u_srlB                                                                    |    <0.001 |
|                     u_srlC                                                                    |    <0.001 |
|                     u_srlD                                                                    |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE                                |    <0.001 |
|                     u_srlA                                                                    |    <0.001 |
|                     u_srlB                                                                    |    <0.001 |
|                     u_srlC                                                                    |    <0.001 |
|                     u_srlD                                                                    |    <0.001 |
|             N_DDR_MODE.G_NMU[1].U_M                                                           |    <0.001 |
|               allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                         |    <0.001 |
|                 DUT                                                                           |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                                |    <0.001 |
|                     u_srlA                                                                    |    <0.001 |
|                     u_srlB                                                                    |    <0.001 |
|                     u_srlC                                                                    |    <0.001 |
|                     u_srlD                                                                    |    <0.001 |
|         xsdb_memory_read_inst                                                                 |    <0.001 |
|   dbg_hub                                                                                     |     0.003 |
|     inst                                                                                      |     0.003 |
|       BSCANID.u_xsdbm_id                                                                      |     0.003 |
|         CORE_XSDB.UUT_MASTER                                                                  |     0.003 |
|           U_ICON_INTERFACE                                                                    |     0.002 |
|             U_CMD1                                                                            |    <0.001 |
|             U_CMD2                                                                            |    <0.001 |
|             U_CMD3                                                                            |    <0.001 |
|             U_CMD4                                                                            |    <0.001 |
|             U_CMD5                                                                            |    <0.001 |
|             U_CMD6_RD                                                                         |    <0.001 |
|               U_RD_FIFO                                                                       |    <0.001 |
|                 SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst                                         |    <0.001 |
|                   inst_fifo_gen                                                               |    <0.001 |
|                     gconvfifo.rf                                                              |    <0.001 |
|                       grf.rf                                                                  |    <0.001 |
|                         gntv_or_sync_fifo.gcx.clkx                                            |    <0.001 |
|                           gnxpm_cdc.gsync_stage[1].rd_stg_inst                                |    <0.001 |
|                           gnxpm_cdc.gsync_stage[1].wr_stg_inst                                |    <0.001 |
|                           gnxpm_cdc.gsync_stage[2].rd_stg_inst                                |    <0.001 |
|                           gnxpm_cdc.gsync_stage[2].wr_stg_inst                                |    <0.001 |
|                         gntv_or_sync_fifo.gl0.rd                                              |    <0.001 |
|                           gr1.gr1_int.rfwft                                                   |    <0.001 |
|                           gras.rsts                                                           |    <0.001 |
|                           rpntr                                                               |    <0.001 |
|                         gntv_or_sync_fifo.gl0.wr                                              |    <0.001 |
|                           gwas.wsts                                                           |    <0.001 |
|                           wpntr                                                               |    <0.001 |
|                         gntv_or_sync_fifo.mem                                                 |    <0.001 |
|                           gdm.dm_gen.dm                                                       |    <0.001 |
|                             RAM_reg_0_15_0_5                                                  |    <0.001 |
|                             RAM_reg_0_15_12_15                                                |    <0.001 |
|                             RAM_reg_0_15_6_11                                                 |    <0.001 |
|                         rstblk                                                                |    <0.001 |
|                           ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[1].rrst_inst            |    <0.001 |
|                           ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[1].wrst_inst            |    <0.001 |
|                           ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst            |    <0.001 |
|                           ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst            |    <0.001 |
|             U_CMD6_WR                                                                         |    <0.001 |
|               U_WR_FIFO                                                                       |    <0.001 |
|                 SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst                                         |    <0.001 |
|                   inst_fifo_gen                                                               |    <0.001 |
|                     gconvfifo.rf                                                              |    <0.001 |
|                       grf.rf                                                                  |    <0.001 |
|                         gntv_or_sync_fifo.gcx.clkx                                            |    <0.001 |
|                           gnxpm_cdc.gsync_stage[1].rd_stg_inst                                |    <0.001 |
|                           gnxpm_cdc.gsync_stage[1].wr_stg_inst                                |    <0.001 |
|                           gnxpm_cdc.gsync_stage[2].rd_stg_inst                                |    <0.001 |
|                           gnxpm_cdc.gsync_stage[2].wr_stg_inst                                |    <0.001 |
|                         gntv_or_sync_fifo.gl0.rd                                              |    <0.001 |
|                           gras.rsts                                                           |    <0.001 |
|                           rpntr                                                               |    <0.001 |
|                         gntv_or_sync_fifo.gl0.wr                                              |    <0.001 |
|                           gwas.wsts                                                           |    <0.001 |
|                           wpntr                                                               |    <0.001 |
|                         gntv_or_sync_fifo.mem                                                 |    <0.001 |
|                           gdm.dm_gen.dm                                                       |    <0.001 |
|                             RAM_reg_0_15_0_5                                                  |    <0.001 |
|                             RAM_reg_0_15_12_15                                                |    <0.001 |
|                             RAM_reg_0_15_6_11                                                 |    <0.001 |
|                         rstblk                                                                |    <0.001 |
|                           ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[1].rrst_inst            |    <0.001 |
|                           ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[1].wrst_inst            |    <0.001 |
|                           ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst            |    <0.001 |
|                           ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst            |    <0.001 |
|             U_CMD7_CTL                                                                        |    <0.001 |
|             U_CMD7_STAT                                                                       |    <0.001 |
|             U_STATIC_STATUS                                                                   |    <0.001 |
|           U_XSDB_ADDRESS_CONTROLLER                                                           |    <0.001 |
|           U_XSDB_BURST_WD_LEN_CONTROLLER                                                      |    <0.001 |
|           U_XSDB_BUS_CONTROLLER                                                               |    <0.001 |
|             U_RD_ABORT_FLAG                                                                   |    <0.001 |
|             U_RD_REQ_FLAG                                                                     |    <0.001 |
|             U_TIMER                                                                           |    <0.001 |
|           U_XSDB_BUS_MSTR2SL_PORT_IFACE                                                       |    <0.001 |
|             U_RD_DIN_BUS_MUX                                                                  |    <0.001 |
|         CORE_XSDB.U_ICON                                                                      |    <0.001 |
|           U_CMD                                                                               |    <0.001 |
|           U_STAT                                                                              |    <0.001 |
|           U_SYNC                                                                              |    <0.001 |
|         SWITCH_N_EXT_BSCAN.bscan_inst                                                         |    <0.001 |
|         SWITCH_N_EXT_BSCAN.bscan_switch                                                       |    <0.001 |
|   gt0_frame_gen                                                                               |    <0.001 |
|   lpdc_test_support_i                                                                         |     0.221 |
|     common0_i                                                                                 |    <0.001 |
|     gt_usrclk_source                                                                          |    <0.001 |
|     lpdc_test_init_i                                                                          |     0.221 |
|       inst                                                                                    |     0.221 |
|         gt0_rxresetfsm_i                                                                      |     0.002 |
|           sync_RXRESETDONE                                                                    |    <0.001 |
|           sync_cplllock                                                                       |    <0.001 |
|           sync_data_valid                                                                     |    <0.001 |
|           sync_mmcm_lock_reclocked                                                            |    <0.001 |
|           sync_run_phase_alignment_int                                                        |    <0.001 |
|           sync_rx_fsm_reset_done_int                                                          |    <0.001 |
|           sync_time_out_wait_bypass                                                           |    <0.001 |
|         gt0_txresetfsm_i                                                                      |     0.002 |
|           sync_TXRESETDONE                                                                    |    <0.001 |
|           sync_cplllock                                                                       |    <0.001 |
|           sync_mmcm_lock_reclocked                                                            |    <0.001 |
|           sync_run_phase_alignment_int                                                        |    <0.001 |
|           sync_time_out_wait_bypass                                                           |    <0.001 |
|           sync_tx_fsm_reset_done_int                                                          |    <0.001 |
|         lpdc_test_i                                                                           |     0.217 |
|           cpll_railing0_i                                                                     |    <0.001 |
|           gt0_lpdc_test_i                                                                     |     0.216 |
|   uut                                                                                         |     0.021 |
|     ldpc_i                                                                                    |     0.021 |
|       ldpc_1_0                                                                                |     0.021 |
|         inst                                                                                  |     0.021 |
|           u1                                                                                  |     0.003 |
|             fifo                                                                              |    <0.001 |
|               inst                                                                            |    <0.001 |
|             fifo_test                                                                         |     0.003 |
|               U0                                                                              |     0.003 |
|                 inst_fifo_gen                                                                 |     0.003 |
|                   gconvfifo.rf                                                                |     0.003 |
|                     grf.rf                                                                    |     0.003 |
|                       gntv_or_sync_fifo.gcx.clkx                                              |    <0.001 |
|                         rd_pntr_cdc_inst                                                      |    <0.001 |
|                         wr_pntr_cdc_inst                                                      |    <0.001 |
|                       gntv_or_sync_fifo.gl0.rd                                                |    <0.001 |
|                         gras.rsts                                                             |    <0.001 |
|                           c0                                                                  |    <0.001 |
|                           c1                                                                  |    <0.001 |
|                         rpntr                                                                 |    <0.001 |
|                       gntv_or_sync_fifo.gl0.wr                                                |    <0.001 |
|                         gwas.wsts                                                             |    <0.001 |
|                           c1                                                                  |    <0.001 |
|                           c2                                                                  |    <0.001 |
|                         wpntr                                                                 |    <0.001 |
|                       gntv_or_sync_fifo.mem                                                   |     0.001 |
|                         gbm.gbmg.gbmga.ngecc.bmg                                              |     0.001 |
|                           inst_blk_mem_gen                                                    |     0.001 |
|                             gnbram.gnativebmg.native_blk_mem_gen                              |     0.001 |
|                               valid.cstr                                                      |     0.001 |
|                                 ramloop[0].ram.r                                              |    <0.001 |
|                                   prim_noinit.ram                                             |    <0.001 |
|                                 ramloop[1].ram.r                                              |    <0.001 |
|                                   prim_noinit.ram                                             |    <0.001 |
|                       rstblk                                                                  |    <0.001 |
|                         ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr |    <0.001 |
|                         ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd |    <0.001 |
|                         ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_sync_rst_inst_wrst  |    <0.001 |
|                         ngwrdrst.grst.g7serrst.gsckt_wrst.xpm_cdc_sync_rst_inst_wrst          |    <0.001 |
|           u2                                                                                  |     0.017 |
|             h1                                                                                |     0.002 |
|               U0                                                                              |     0.002 |
|                 inst_blk_mem_gen                                                              |     0.002 |
|                   gnbram.gnativebmg.native_blk_mem_gen                                        |     0.002 |
|                     valid.cstr                                                                |     0.002 |
|                       ramloop[0].ram.r                                                        |    <0.001 |
|                         prim_init.ram                                                         |    <0.001 |
|                       ramloop[10].ram.r                                                       |    <0.001 |
|                         prim_init.ram                                                         |    <0.001 |
|                       ramloop[11].ram.r                                                       |    <0.001 |
|                         prim_init.ram                                                         |    <0.001 |
|                       ramloop[12].ram.r                                                       |    <0.001 |
|                         prim_init.ram                                                         |    <0.001 |
|                       ramloop[13].ram.r                                                       |    <0.001 |
|                         prim_init.ram                                                         |    <0.001 |
|                       ramloop[14].ram.r                                                       |    <0.001 |
|                         prim_init.ram                                                         |    <0.001 |
|                       ramloop[1].ram.r                                                        |    <0.001 |
|                         prim_init.ram                                                         |    <0.001 |
|                       ramloop[2].ram.r                                                        |    <0.001 |
|                         prim_init.ram                                                         |    <0.001 |
|                       ramloop[3].ram.r                                                        |    <0.001 |
|                         prim_init.ram                                                         |    <0.001 |
|                       ramloop[4].ram.r                                                        |    <0.001 |
|                         prim_init.ram                                                         |    <0.001 |
|                       ramloop[5].ram.r                                                        |    <0.001 |
|                         prim_init.ram                                                         |    <0.001 |
|                       ramloop[6].ram.r                                                        |    <0.001 |
|                         prim_init.ram                                                         |    <0.001 |
|                       ramloop[7].ram.r                                                        |    <0.001 |
|                         prim_init.ram                                                         |    <0.001 |
|                       ramloop[8].ram.r                                                        |    <0.001 |
|                         prim_init.ram                                                         |    <0.001 |
|                       ramloop[9].ram.r                                                        |    <0.001 |
|                         prim_init.ram                                                         |    <0.001 |
|             h2                                                                                |     0.002 |
|               U0                                                                              |     0.002 |
|                 inst_blk_mem_gen                                                              |     0.002 |
|                   gnbram.gnativebmg.native_blk_mem_gen                                        |     0.002 |
|                     valid.cstr                                                                |     0.002 |
|                       ramloop[0].ram.r                                                        |    <0.001 |
|                         prim_init.ram                                                         |    <0.001 |
|                       ramloop[10].ram.r                                                       |    <0.001 |
|                         prim_init.ram                                                         |    <0.001 |
|                       ramloop[11].ram.r                                                       |    <0.001 |
|                         prim_init.ram                                                         |    <0.001 |
|                       ramloop[12].ram.r                                                       |    <0.001 |
|                         prim_init.ram                                                         |    <0.001 |
|                       ramloop[13].ram.r                                                       |    <0.001 |
|                         prim_init.ram                                                         |    <0.001 |
|                       ramloop[14].ram.r                                                       |    <0.001 |
|                         prim_init.ram                                                         |    <0.001 |
|                       ramloop[1].ram.r                                                        |    <0.001 |
|                         prim_init.ram                                                         |    <0.001 |
|                       ramloop[2].ram.r                                                        |    <0.001 |
|                         prim_init.ram                                                         |    <0.001 |
|                       ramloop[3].ram.r                                                        |    <0.001 |
|                         prim_init.ram                                                         |    <0.001 |
|                       ramloop[4].ram.r                                                        |    <0.001 |
|                         prim_init.ram                                                         |    <0.001 |
|                       ramloop[5].ram.r                                                        |    <0.001 |
|                         prim_init.ram                                                         |    <0.001 |
|                       ramloop[6].ram.r                                                        |    <0.001 |
|                         prim_init.ram                                                         |    <0.001 |
|                       ramloop[7].ram.r                                                        |    <0.001 |
|                         prim_init.ram                                                         |    <0.001 |
|                       ramloop[8].ram.r                                                        |    <0.001 |
|                         prim_init.ram                                                         |    <0.001 |
|                       ramloop[9].ram.r                                                        |    <0.001 |
|                         prim_init.ram                                                         |    <0.001 |
|             h3                                                                                |     0.002 |
|               U0                                                                              |     0.002 |
|                 inst_blk_mem_gen                                                              |     0.002 |
|                   gnbram.gnativebmg.native_blk_mem_gen                                        |     0.002 |
|                     valid.cstr                                                                |     0.002 |
|                       ramloop[0].ram.r                                                        |    <0.001 |
|                         prim_init.ram                                                         |    <0.001 |
|                       ramloop[10].ram.r                                                       |    <0.001 |
|                         prim_init.ram                                                         |    <0.001 |
|                       ramloop[11].ram.r                                                       |    <0.001 |
|                         prim_init.ram                                                         |    <0.001 |
|                       ramloop[12].ram.r                                                       |    <0.001 |
|                         prim_init.ram                                                         |    <0.001 |
|                       ramloop[13].ram.r                                                       |    <0.001 |
|                         prim_init.ram                                                         |    <0.001 |
|                       ramloop[14].ram.r                                                       |    <0.001 |
|                         prim_init.ram                                                         |    <0.001 |
|                       ramloop[1].ram.r                                                        |    <0.001 |
|                         prim_init.ram                                                         |    <0.001 |
|                       ramloop[2].ram.r                                                        |    <0.001 |
|                         prim_init.ram                                                         |    <0.001 |
|                       ramloop[3].ram.r                                                        |    <0.001 |
|                         prim_init.ram                                                         |    <0.001 |
|                       ramloop[4].ram.r                                                        |    <0.001 |
|                         prim_init.ram                                                         |    <0.001 |
|                       ramloop[5].ram.r                                                        |    <0.001 |
|                         prim_init.ram                                                         |    <0.001 |
|                       ramloop[6].ram.r                                                        |    <0.001 |
|                         prim_init.ram                                                         |    <0.001 |
|                       ramloop[7].ram.r                                                        |    <0.001 |
|                         prim_init.ram                                                         |    <0.001 |
|                       ramloop[8].ram.r                                                        |    <0.001 |
|                         prim_init.ram                                                         |    <0.001 |
|                       ramloop[9].ram.r                                                        |    <0.001 |
|                         prim_init.ram                                                         |    <0.001 |
|             h4                                                                                |     0.002 |
|               U0                                                                              |     0.002 |
|                 inst_blk_mem_gen                                                              |     0.002 |
|                   gnbram.gnativebmg.native_blk_mem_gen                                        |     0.002 |
|                     valid.cstr                                                                |     0.002 |
|                       ramloop[0].ram.r                                                        |    <0.001 |
|                         prim_init.ram                                                         |    <0.001 |
|                       ramloop[10].ram.r                                                       |    <0.001 |
|                         prim_init.ram                                                         |    <0.001 |
|                       ramloop[11].ram.r                                                       |    <0.001 |
|                         prim_init.ram                                                         |    <0.001 |
|                       ramloop[12].ram.r                                                       |    <0.001 |
|                         prim_init.ram                                                         |    <0.001 |
|                       ramloop[13].ram.r                                                       |    <0.001 |
|                         prim_init.ram                                                         |    <0.001 |
|                       ramloop[14].ram.r                                                       |    <0.001 |
|                         prim_init.ram                                                         |    <0.001 |
|                       ramloop[1].ram.r                                                        |    <0.001 |
|                         prim_init.ram                                                         |    <0.001 |
|                       ramloop[2].ram.r                                                        |    <0.001 |
|                         prim_init.ram                                                         |    <0.001 |
|                       ramloop[3].ram.r                                                        |    <0.001 |
|                         prim_init.ram                                                         |    <0.001 |
|                       ramloop[4].ram.r                                                        |    <0.001 |
|                         prim_init.ram                                                         |    <0.001 |
|                       ramloop[5].ram.r                                                        |    <0.001 |
|                         prim_init.ram                                                         |    <0.001 |
|                       ramloop[6].ram.r                                                        |    <0.001 |
|                         prim_init.ram                                                         |    <0.001 |
|                       ramloop[7].ram.r                                                        |    <0.001 |
|                         prim_init.ram                                                         |    <0.001 |
|                       ramloop[8].ram.r                                                        |    <0.001 |
|                         prim_init.ram                                                         |    <0.001 |
|                       ramloop[9].ram.r                                                        |    <0.001 |
|                         prim_init.ram                                                         |    <0.001 |
|             ldpc                                                                              |     0.008 |
|               inst                                                                            |     0.008 |
|                 ila_core_inst                                                                 |     0.008 |
|                   ila_trace_memory_inst                                                       |    <0.001 |
|                     SUBCORE_RAM_BLK_MEM_1.trace_block_memory                                  |    <0.001 |
|                       inst_blk_mem_gen                                                        |    <0.001 |
|                         gnbram.gnativebmg.native_blk_mem_gen                                  |    <0.001 |
|                           valid.cstr                                                          |    <0.001 |
|                             ramloop[0].ram.r                                                  |    <0.001 |
|                               prim_noinit.ram                                                 |    <0.001 |
|                             ramloop[1].ram.r                                                  |    <0.001 |
|                               prim_noinit.ram                                                 |    <0.001 |
|                   u_ila_cap_ctrl                                                              |     0.001 |
|                     U_CDONE                                                                   |    <0.001 |
|                     U_NS0                                                                     |    <0.001 |
|                     U_NS1                                                                     |    <0.001 |
|                     u_cap_addrgen                                                             |     0.001 |
|                       U_CMPRESET                                                              |    <0.001 |
|                       u_cap_sample_counter                                                    |    <0.001 |
|                         U_SCE                                                                 |    <0.001 |
|                         U_SCMPCE                                                              |    <0.001 |
|                         U_SCRST                                                               |    <0.001 |
|                         u_scnt_cmp                                                            |    <0.001 |
|                           allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst             |    <0.001 |
|                             DUT                                                               |    <0.001 |
|                               I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                    |    <0.001 |
|                                 u_srlA                                                        |    <0.001 |
|                                 u_srlB                                                        |    <0.001 |
|                                 u_srlC                                                        |    <0.001 |
|                                 u_srlD                                                        |    <0.001 |
|                               I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE                    |    <0.001 |
|                                 u_srlA                                                        |    <0.001 |
|                                 u_srlB                                                        |    <0.001 |
|                                 u_srlC                                                        |    <0.001 |
|                                 u_srlD                                                        |    <0.001 |
|                       u_cap_window_counter                                                    |    <0.001 |
|                         U_WCE                                                                 |    <0.001 |
|                         U_WHCMPCE                                                             |    <0.001 |
|                         U_WLCMPCE                                                             |    <0.001 |
|                         u_wcnt_hcmp                                                           |    <0.001 |
|                           allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst             |    <0.001 |
|                             DUT                                                               |    <0.001 |
|                               I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                    |    <0.001 |
|                                 u_srlA                                                        |    <0.001 |
|                                 u_srlB                                                        |    <0.001 |
|                                 u_srlC                                                        |    <0.001 |
|                                 u_srlD                                                        |    <0.001 |
|                               I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE                    |    <0.001 |
|                                 u_srlA                                                        |    <0.001 |
|                                 u_srlB                                                        |    <0.001 |
|                                 u_srlC                                                        |    <0.001 |
|                                 u_srlD                                                        |    <0.001 |
|                         u_wcnt_lcmp                                                           |    <0.001 |
|                           allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst             |    <0.001 |
|                             DUT                                                               |    <0.001 |
|                               I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                    |    <0.001 |
|                                 u_srlA                                                        |    <0.001 |
|                                 u_srlB                                                        |    <0.001 |
|                                 u_srlC                                                        |    <0.001 |
|                                 u_srlD                                                        |    <0.001 |
|                               I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE                    |    <0.001 |
|                                 u_srlA                                                        |    <0.001 |
|                                 u_srlB                                                        |    <0.001 |
|                                 u_srlC                                                        |    <0.001 |
|                                 u_srlD                                                        |    <0.001 |
|                   u_ila_regs                                                                  |     0.005 |
|                     MU_SRL[0].mu_srl_reg                                                      |    <0.001 |
|                     MU_SRL[1].mu_srl_reg                                                      |    <0.001 |
|                     TC_SRL[0].tc_srl_reg                                                      |    <0.001 |
|                     U_XSDB_SLAVE                                                              |     0.002 |
|                     reg_15                                                                    |    <0.001 |
|                       I_EN_CTL_EQ1.U_CTL                                                      |    <0.001 |
|                     reg_16                                                                    |    <0.001 |
|                       I_EN_CTL_EQ1.U_CTL                                                      |    <0.001 |
|                     reg_17                                                                    |    <0.001 |
|                       I_EN_CTL_EQ1.U_CTL                                                      |    <0.001 |
|                     reg_18                                                                    |    <0.001 |
|                       I_EN_CTL_EQ1.U_CTL                                                      |    <0.001 |
|                     reg_19                                                                    |    <0.001 |
|                       I_EN_CTL_EQ1.U_CTL                                                      |    <0.001 |
|                     reg_1a                                                                    |    <0.001 |
|                       I_EN_CTL_EQ1.U_CTL                                                      |    <0.001 |
|                     reg_6                                                                     |    <0.001 |
|                       I_EN_CTL_EQ1.U_CTL                                                      |    <0.001 |
|                     reg_7                                                                     |    <0.001 |
|                       I_EN_CTL_EQ1.U_CTL                                                      |    <0.001 |
|                     reg_8                                                                     |    <0.001 |
|                       I_EN_STAT_EQ1.U_STAT                                                    |    <0.001 |
|                     reg_80                                                                    |    <0.001 |
|                       I_EN_CTL_EQ1.U_CTL                                                      |    <0.001 |
|                     reg_81                                                                    |    <0.001 |
|                       I_EN_CTL_EQ1.U_CTL                                                      |    <0.001 |
|                     reg_82                                                                    |    <0.001 |
|                       I_EN_CTL_EQ1.U_CTL                                                      |    <0.001 |
|                     reg_83                                                                    |    <0.001 |
|                       I_EN_CTL_EQ1.U_CTL                                                      |    <0.001 |
|                     reg_84                                                                    |    <0.001 |
|                       I_EN_CTL_EQ1.U_CTL                                                      |    <0.001 |
|                     reg_85                                                                    |    <0.001 |
|                       I_EN_CTL_EQ1.U_CTL                                                      |    <0.001 |
|                     reg_887                                                                   |    <0.001 |
|                       I_EN_STAT_EQ1.U_STAT                                                    |    <0.001 |
|                     reg_88d                                                                   |    <0.001 |
|                       I_EN_STAT_EQ1.U_STAT                                                    |    <0.001 |
|                     reg_890                                                                   |    <0.001 |
|                       I_EN_STAT_EQ1.U_STAT                                                    |    <0.001 |
|                     reg_9                                                                     |    <0.001 |
|                       I_EN_STAT_EQ1.U_STAT                                                    |    <0.001 |
|                     reg_srl_fff                                                               |    <0.001 |
|                     reg_stream_ffd                                                            |    <0.001 |
|                       I_EN_CTL_EQ1.U_CTL                                                      |    <0.001 |
|                     reg_stream_ffe                                                            |    <0.001 |
|                       I_EN_STAT_EQ1.U_STAT                                                    |    <0.001 |
|                   u_ila_reset_ctrl                                                            |    <0.001 |
|                     arm_detection_inst                                                        |    <0.001 |
|                     asyncrounous_transfer.arm_in_transfer_inst                                |    <0.001 |
|                     asyncrounous_transfer.arm_out_transfer_inst                               |    <0.001 |
|                     asyncrounous_transfer.halt_in_transfer_inst                               |    <0.001 |
|                     asyncrounous_transfer.halt_out_transfer_inst                              |    <0.001 |
|                     halt_detection_inst                                                       |    <0.001 |
|                   u_trig                                                                      |    <0.001 |
|                     N_DDR_TC.N_DDR_TC_INST[0].U_TC                                            |    <0.001 |
|                       allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                 |    <0.001 |
|                         DUT                                                                   |    <0.001 |
|                           I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                        |    <0.001 |
|                             u_srlA                                                            |    <0.001 |
|                             u_srlB                                                            |    <0.001 |
|                             u_srlC                                                            |    <0.001 |
|                             u_srlD                                                            |    <0.001 |
|                     U_TM                                                                      |    <0.001 |
|                       N_DDR_MODE.G_NMU[0].U_M                                                 |    <0.001 |
|                         allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst               |    <0.001 |
|                           DUT                                                                 |    <0.001 |
|                             I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                      |    <0.001 |
|                               u_srlA                                                          |    <0.001 |
|                               u_srlB                                                          |    <0.001 |
|                               u_srlC                                                          |    <0.001 |
|                               u_srlD                                                          |    <0.001 |
|                             I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE                      |    <0.001 |
|                               u_srlA                                                          |    <0.001 |
|                               u_srlB                                                          |    <0.001 |
|                               u_srlC                                                          |    <0.001 |
|                               u_srlD                                                          |    <0.001 |
|                       N_DDR_MODE.G_NMU[1].U_M                                                 |    <0.001 |
|                         allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst               |    <0.001 |
|                           DUT                                                                 |    <0.001 |
|                             I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                      |    <0.001 |
|                               u_srlA                                                          |    <0.001 |
|                               u_srlB                                                          |    <0.001 |
|                               u_srlC                                                          |    <0.001 |
|                               u_srlD                                                          |    <0.001 |
|                   xsdb_memory_read_inst                                                       |    <0.001 |
|             u1                                                                                |    <0.001 |
|             u2                                                                                |    <0.001 |
|             u3                                                                                |    <0.001 |
|             u4                                                                                |    <0.001 |
+-----------------------------------------------------------------------------------------------+-----------+


