{
  "questions": [
    {
      "question": "What type of power consumption occurs in a digital integrated circuit even when the circuit is idle and not switching, primarily due to leakage currents through transistors?",
      "options": [
        "Dynamic Power",
        "Static Power",
        "Switching Power",
        "Active Power",
        "Transient Power"
      ],
      "correct": 1
    },
    {
      "question": "In computer architecture, what does the term 'endianness' primarily refer to?",
      "options": [
        "The order of bits within a single byte in memory.",
        "The order of bytes within a multi-byte data word in memory.",
        "The sequence in which instructions are fetched from memory.",
        "The physical arrangement of memory modules on a motherboard.",
        "The protocol used for inter-processor communication."
      ],
      "correct": 1
    },
    {
      "question": "What is the primary motivation for the transition from planar MOSFETs to FinFET (Fin Field-Effect Transistor) architecture in modern semiconductor manufacturing, especially at advanced process nodes?",
      "options": [
        "To increase the physical size of transistors for higher current drive.",
        "To simplify the manufacturing process and reduce costs significantly.",
        "To reduce leakage current and improve electrostatic control over the transistor channel.",
        "To eliminate the need for doping in the semiconductor substrate.",
        "To allow for higher operating voltages without breakdown."
      ],
      "correct": 2
    },
    {
      "question": "In digital IC design verification, what is the primary role of an Assertion-Based Verification (ABV) methodology?",
      "options": [
        "To generate random test vectors for exhaustive simulation.",
        "To automatically synthesize RTL code from high-level specifications.",
        "To formally prove the absence of specific design bugs using mathematical methods, typically before simulation.",
        "To monitor and report specific design behaviors or properties during simulation or emulation, highlighting unexpected activity.",
        "To define timing constraints for the physical implementation phase of the design."
      ],
      "correct": 3
    },
    {
      "question": "In a cache memory system, what is the primary characteristic of a 'direct-mapped cache'?",
      "options": [
        "Any memory block can be placed into any cache line, offering maximum flexibility.",
        "Each memory block can only be placed into one specific, predetermined cache line.",
        "A memory block can be placed into a limited set (or 'set-way') of cache lines.",
        "It uses separate caches for instructions and data to improve throughput.",
        "It temporarily stores only frequently accessed instructions, not data."
      ],
      "correct": 1
    }
  ]
}