<!DOCTYPE html>
<html lang="en">
<head>
<meta http-equiv="X-UA-Compatible" content="IE=Edge" />
<meta charset="utf-8" />
</head>

<body style="margin: 0;">

<div id="p3920" style="overflow: hidden; position: relative; background-color: white; width: 935px; height: 1210px;">

<!-- Begin shared CSS values -->
<style class="shared-css" type="text/css" >
.t {
	transform-origin: bottom left;
	z-index: 2;
	position: absolute;
	white-space: pre;
	overflow: visible;
	line-height: 1.5;
}
.text-container {
	white-space: pre;
}
@supports (-webkit-touch-callout: none) {
	.text-container {
		white-space: normal;
	}
}
</style>
<!-- End shared CSS values -->


<!-- Begin inline CSS -->
<style type="text/css" >

#t1_3920{left:69px;bottom:68px;letter-spacing:0.12px;}
#t2_3920{left:110px;bottom:68px;letter-spacing:0.1px;}
#t3_3920{left:69px;bottom:1141px;letter-spacing:-0.13px;}
#t4_3920{left:69px;bottom:1083px;letter-spacing:0.14px;}
#t5_3920{left:151px;bottom:1083px;letter-spacing:0.15px;}
#t6_3920{left:69px;bottom:1059px;letter-spacing:-0.14px;word-spacing:-0.44px;}
#t7_3920{left:69px;bottom:1032px;}
#t8_3920{left:95px;bottom:1036px;letter-spacing:-0.14px;word-spacing:-0.46px;}
#t9_3920{left:95px;bottom:1019px;letter-spacing:-0.14px;word-spacing:-0.69px;}
#ta_3920{left:95px;bottom:1002px;letter-spacing:-0.18px;word-spacing:-1.05px;}
#tb_3920{left:95px;bottom:985px;letter-spacing:-0.14px;word-spacing:-0.51px;}
#tc_3920{left:95px;bottom:969px;letter-spacing:-0.15px;word-spacing:-0.7px;}
#td_3920{left:95px;bottom:952px;letter-spacing:-0.14px;word-spacing:-0.45px;}
#te_3920{left:69px;bottom:925px;}
#tf_3920{left:95px;bottom:929px;letter-spacing:-0.14px;word-spacing:-1.35px;}
#tg_3920{left:95px;bottom:912px;letter-spacing:-0.15px;word-spacing:-0.46px;}
#th_3920{left:69px;bottom:886px;}
#ti_3920{left:95px;bottom:889px;letter-spacing:-0.14px;word-spacing:-1.01px;}
#tj_3920{left:95px;bottom:872px;letter-spacing:-0.14px;word-spacing:-0.46px;}
#tk_3920{left:69px;bottom:846px;}
#tl_3920{left:95px;bottom:849px;letter-spacing:-0.13px;word-spacing:-0.49px;}
#tm_3920{left:69px;bottom:823px;}
#tn_3920{left:95px;bottom:826px;letter-spacing:-0.14px;word-spacing:-0.47px;}
#to_3920{left:69px;bottom:800px;}
#tp_3920{left:95px;bottom:804px;letter-spacing:-0.15px;word-spacing:-0.47px;}
#tq_3920{left:95px;bottom:787px;letter-spacing:-0.15px;word-spacing:-0.45px;}
#tr_3920{left:69px;bottom:760px;}
#ts_3920{left:95px;bottom:764px;letter-spacing:-0.14px;word-spacing:-0.45px;}
#tt_3920{left:95px;bottom:747px;letter-spacing:-0.14px;word-spacing:-0.47px;}
#tu_3920{left:95px;bottom:730px;letter-spacing:-0.14px;word-spacing:-0.45px;}
#tv_3920{left:69px;bottom:672px;letter-spacing:0.14px;}
#tw_3920{left:151px;bottom:672px;letter-spacing:0.15px;}
#tx_3920{left:671px;bottom:672px;letter-spacing:0.16px;}
#ty_3920{left:150px;bottom:650px;letter-spacing:0.15px;}
#tz_3920{left:69px;bottom:626px;letter-spacing:-0.15px;word-spacing:-0.63px;}
#t10_3920{left:69px;bottom:609px;letter-spacing:-0.13px;word-spacing:-0.52px;}
#t11_3920{left:69px;bottom:583px;}
#t12_3920{left:95px;bottom:587px;letter-spacing:-0.13px;word-spacing:-0.5px;}
#t13_3920{left:69px;bottom:560px;}
#t14_3920{left:95px;bottom:564px;letter-spacing:-0.15px;word-spacing:-0.47px;}
#t15_3920{left:69px;bottom:537px;}
#t16_3920{left:95px;bottom:541px;letter-spacing:-0.14px;word-spacing:-0.48px;}
#t17_3920{left:69px;bottom:514px;}
#t18_3920{left:95px;bottom:518px;letter-spacing:-0.14px;word-spacing:-0.47px;}
#t19_3920{left:69px;bottom:491px;}
#t1a_3920{left:95px;bottom:495px;letter-spacing:-0.15px;word-spacing:-0.46px;}
#t1b_3920{left:69px;bottom:470px;letter-spacing:-0.15px;word-spacing:-0.46px;}
#t1c_3920{left:69px;bottom:454px;letter-spacing:-0.13px;word-spacing:-0.52px;}
#t1d_3920{left:69px;bottom:395px;letter-spacing:0.14px;}
#t1e_3920{left:151px;bottom:395px;letter-spacing:0.15px;word-spacing:0.01px;}
#t1f_3920{left:150px;bottom:374px;letter-spacing:0.15px;}
#t1g_3920{left:69px;bottom:350px;letter-spacing:-0.14px;word-spacing:-1.11px;}
#t1h_3920{left:69px;bottom:333px;letter-spacing:-0.16px;word-spacing:-0.47px;}
#t1i_3920{left:69px;bottom:307px;}
#t1j_3920{left:95px;bottom:310px;letter-spacing:-0.14px;word-spacing:-0.45px;}
#t1k_3920{left:69px;bottom:284px;}
#t1l_3920{left:95px;bottom:287px;letter-spacing:-0.15px;word-spacing:-0.44px;}
#t1m_3920{left:69px;bottom:261px;}
#t1n_3920{left:95px;bottom:264px;letter-spacing:-0.14px;word-spacing:-0.47px;}
#t1o_3920{left:69px;bottom:238px;}
#t1p_3920{left:95px;bottom:241px;letter-spacing:-0.13px;word-spacing:-0.48px;}
#t1q_3920{left:69px;bottom:173px;letter-spacing:0.17px;}
#t1r_3920{left:150px;bottom:173px;letter-spacing:0.2px;word-spacing:0.03px;}
#t1s_3920{left:69px;bottom:148px;letter-spacing:-0.14px;word-spacing:-0.46px;}
#t1t_3920{left:69px;bottom:131px;letter-spacing:-0.17px;word-spacing:-0.42px;}

.s1_3920{font-size:12px;font-family:NeoSansIntel_6wv3;color:#000;}
.s2_3920{font-size:14px;font-family:NeoSansIntel_6wv3;color:#0860A8;}
.s3_3920{font-size:18px;font-family:NeoSansIntelMedium_6wv2;color:#0860A8;}
.s4_3920{font-size:14px;font-family:Verdana_b5t;color:#000;}
.s5_3920{font-size:21px;font-family:TimesNewRoman_b5y;color:#000;}
.s6_3920{font-size:21px;font-family:NeoSansIntelMedium_6wv2;color:#0860A8;}
</style>
<!-- End inline CSS -->

<!-- Begin embedded font definitions -->
<style id="fonts3920" type="text/css" >

@font-face {
	font-family: NeoSansIntelMedium_6wv2;
	src: url("fonts/NeoSansIntelMedium_6wv2.woff") format("woff");
}

@font-face {
	font-family: NeoSansIntel_6wv3;
	src: url("fonts/NeoSansIntel_6wv3.woff") format("woff");
}

@font-face {
	font-family: TimesNewRoman_b5y;
	src: url("fonts/TimesNewRoman_b5y.woff") format("woff");
}

@font-face {
	font-family: Verdana_b5t;
	src: url("fonts/Verdana_b5t.woff") format("woff");
}

</style>
<!-- End embedded font definitions -->

<!-- Begin page background -->
<div id="pg3920Overlay" style="width:100%; height:100%; position:absolute; z-index:1; background-color:rgba(0,0,0,0); -webkit-user-select: none;"></div>
<div id="pg3920" style="-webkit-user-select: none;"><object width="935" height="1210" data="3920/3920.svg" type="image/svg+xml" id="pdf3920" style="width:935px; height:1210px; -moz-transform:scale(1); z-index: 0;"></object></div>
<!-- End page background -->


<!-- Begin text definitions (Positioned/styled in CSS) -->
<div class="text-container"><span id="t1_3920" class="t s1_3920">23-28 </span><span id="t2_3920" class="t s1_3920">Vol. 3B </span>
<span id="t3_3920" class="t s2_3920">ARCHITECTURE COMPATIBILITY </span>
<span id="t4_3920" class="t s3_3920">23.27.1 </span><span id="t5_3920" class="t s3_3920">Software Visible Differences Between the Local APIC and the 82489DX </span>
<span id="t6_3920" class="t s4_3920">The following features in the local APIC features differ from those found in the 82489DX external APIC: </span>
<span id="t7_3920" class="t s5_3920">• </span><span id="t8_3920" class="t s4_3920">When the local APIC is disabled by clearing the APIC software enable/disable flag in the spurious-interrupt </span>
<span id="t9_3920" class="t s4_3920">vector MSR, the state of its internal registers are unaffected, except that the mask bits in the LVT are all set to </span>
<span id="ta_3920" class="t s4_3920">block local interrupts to the processor. Also, the local APIC ceases accepting IPIs except for INIT, SMI, NMI, and </span>
<span id="tb_3920" class="t s4_3920">start-up IPIs. In the 82489DX, when the local unit is disabled, all the internal registers including the IRR, ISR, </span>
<span id="tc_3920" class="t s4_3920">and TMR are cleared and the mask bits in the LVT are set. In this state, the 82489DX local unit will accept only </span>
<span id="td_3920" class="t s4_3920">the reset deassert message. </span>
<span id="te_3920" class="t s5_3920">• </span><span id="tf_3920" class="t s4_3920">In the local APIC, NMI and INIT (except for INIT deassert) are always treated as edge triggered interrupts, even </span>
<span id="tg_3920" class="t s4_3920">if programmed otherwise. In the 82489DX, these interrupts are always level triggered. </span>
<span id="th_3920" class="t s5_3920">• </span><span id="ti_3920" class="t s4_3920">In the local APIC, IPIs generated through the ICR are always treated as edge triggered (except INIT Deassert). </span>
<span id="tj_3920" class="t s4_3920">In the 82489DX, the ICR can be used to generate either edge or level triggered IPIs. </span>
<span id="tk_3920" class="t s5_3920">• </span><span id="tl_3920" class="t s4_3920">In the local APIC, the logical destination register supports 8 bits; in the 82489DX, it supports 32 bits. </span>
<span id="tm_3920" class="t s5_3920">• </span><span id="tn_3920" class="t s4_3920">In the local APIC, the APIC ID register is 4 bits wide; in the 82489DX, it is 8 bits wide. </span>
<span id="to_3920" class="t s5_3920">• </span><span id="tp_3920" class="t s4_3920">The remote read delivery mode provided in the 82489DX and local APIC for Pentium processors is not </span>
<span id="tq_3920" class="t s4_3920">supported in the local APIC in the Pentium 4, Intel Xeon, and P6 family processors. </span>
<span id="tr_3920" class="t s5_3920">• </span><span id="ts_3920" class="t s4_3920">For the 82489DX, in the lowest priority delivery mode, all the target local APICs specified by the destination </span>
<span id="tt_3920" class="t s4_3920">field participate in the lowest priority arbitration. For the local APIC, only those local APICs which have free </span>
<span id="tu_3920" class="t s4_3920">interrupt slots will participate in the lowest priority arbitration. </span>
<span id="tv_3920" class="t s3_3920">23.27.2 </span><span id="tw_3920" class="t s3_3920">New Features Incorporated in the Local APIC for the P6 Family </span><span id="tx_3920" class="t s3_3920">and Pentium </span>
<span id="ty_3920" class="t s3_3920">Processors </span>
<span id="tz_3920" class="t s4_3920">The local APIC in the Pentium and P6 family processors have the following new features not found in the 82489DX </span>
<span id="t10_3920" class="t s4_3920">external APIC. </span>
<span id="t11_3920" class="t s5_3920">• </span><span id="t12_3920" class="t s4_3920">Cluster addressing is supported in logical destination mode. </span>
<span id="t13_3920" class="t s5_3920">• </span><span id="t14_3920" class="t s4_3920">Focus processor checking can be enabled/disabled. </span>
<span id="t15_3920" class="t s5_3920">• </span><span id="t16_3920" class="t s4_3920">Interrupt input signal polarity can be programmed for the LINT0 and LINT1 pins. </span>
<span id="t17_3920" class="t s5_3920">• </span><span id="t18_3920" class="t s4_3920">An SMI IPI is supported through the ICR and I/O redirection table. </span>
<span id="t19_3920" class="t s5_3920">• </span><span id="t1a_3920" class="t s4_3920">An error status register is incorporated into the LVT to log and report APIC errors. </span>
<span id="t1b_3920" class="t s4_3920">In the P6 family processors, the local APIC incorporates an additional LVT register to handle performance moni- </span>
<span id="t1c_3920" class="t s4_3920">toring counter interrupts. </span>
<span id="t1d_3920" class="t s3_3920">23.27.3 </span><span id="t1e_3920" class="t s3_3920">New Features Incorporated in the Local APIC of the Pentium 4 and Intel Xeon </span>
<span id="t1f_3920" class="t s3_3920">Processors </span>
<span id="t1g_3920" class="t s4_3920">The local APIC in the Pentium 4 and Intel Xeon processors has the following new features not found in the P6 family </span>
<span id="t1h_3920" class="t s4_3920">and Pentium processors and in the 82489DX. </span>
<span id="t1i_3920" class="t s5_3920">• </span><span id="t1j_3920" class="t s4_3920">The local APIC ID is extended to 8 bits. </span>
<span id="t1k_3920" class="t s5_3920">• </span><span id="t1l_3920" class="t s4_3920">An thermal sensor register is incorporated into the LVT to handle thermal sensor interrupts. </span>
<span id="t1m_3920" class="t s5_3920">• </span><span id="t1n_3920" class="t s4_3920">The the ability to deliver lowest-priority interrupts to a focus processor is no longer supported. </span>
<span id="t1o_3920" class="t s5_3920">• </span><span id="t1p_3920" class="t s4_3920">The flat cluster logical destination mode is not supported. </span>
<span id="t1q_3920" class="t s6_3920">23.28 </span><span id="t1r_3920" class="t s6_3920">TASK SWITCHING AND TSS </span>
<span id="t1s_3920" class="t s4_3920">This section identifies the implementation differences of task switching, additions to the TSS and the handling of </span>
<span id="t1t_3920" class="t s4_3920">TSSs and TSS segment selectors. </span></div>
<!-- End text definitions -->


</div>
</body>
</html>
