strict digraph "" {
	node [label="\N"];
	"54:AL"	 [ast="<pyverilog.vparser.ast.Always object at 0x7f80dd799990>",
		clk_sens=False,
		fillcolor=gold,
		label="54:AL",
		sens="['x', 'y', 'carry_out', 'XxorY', 'XandY', 'XorY', 'XORsel', 'ORsel']",
		statements="[]",
		style=filled,
		typ=Always,
		use_var="['ORsel', 'XorY', 'XandY', 'carry_out', 'XxorY', 'carry_in', 'XORsel']"];
	"55:BL"	 [ast="<pyverilog.vparser.ast.Block object at 0x7f80dd799e50>",
		fillcolor=turquoise,
		label="55:BL
carry_out[0] <= carry_in;
z[0] <= XxorY[0] ^ (carry_out[0] & XORsel);
carry_out[1] <= XandY[0] | (carry_out[0] | ORsel) & \
XorY[0];
z[1] <= XxorY[1] ^ (carry_out[1] & XORsel);
carry_out[2] <= XandY[1] | (carry_out[1] | ORsel) & XorY[1];
z[2] <= XxorY[\
2] ^ (carry_out[2] & XORsel);
carry_out[3] <= XandY[2] | (carry_out[2] | ORsel) & XorY[2];
z[3] <= XxorY[3] ^ (carry_out[3] & XORsel);
\
carry_out[4] <= XandY[3] | (carry_out[3] | ORsel) & XorY[3];
z[4] <= XxorY[4] ^ (carry_out[4] & XORsel);
carry_out[5] <= XandY[4] | (\
carry_out[4] | ORsel) & XorY[4];
z[5] <= XxorY[5] ^ (carry_out[5] & XORsel);
carry_out[6] <= XandY[5] | (carry_out[5] | ORsel) & \
XorY[5];
z[6] <= XxorY[6] ^ (carry_out[6] & XORsel);
carry_out[7] <= XandY[6] | (carry_out[6] | ORsel) & XorY[6];
z[7] <= XxorY[\
7] ^ (carry_out[7] & XORsel);
carry_out[8] <= XandY[7] | (carry_out[7] | ORsel) & XorY[7];",
		statements="[<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f80dd799e90>, <pyverilog.vparser.ast.NonblockingSubstitution object \
at 0x7f80dd7ab0d0>, <pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f80dd7ab410>, <pyverilog.vparser.ast.NonblockingSubstitution \
object at 0x7f80dd7ab8d0>, <pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f80dd7abc90>, <pyverilog.vparser.ast.NonblockingSubstitution \
object at 0x7f80dd7bb190>, <pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f80dd7bb550>, <pyverilog.vparser.ast.NonblockingSubstitution \
object at 0x7f80dd7bba10>, <pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f80dd7bbdd0>, <pyverilog.vparser.ast.NonblockingSubstitution \
object at 0x7f80dd7832d0>, <pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f80dd783690>, <pyverilog.vparser.ast.NonblockingSubstitution \
object at 0x7f80dd783b50>, <pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f80dd783f10>, <pyverilog.vparser.ast.NonblockingSubstitution \
object at 0x7f80dd78e410>, <pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f80dd78e7d0>, <pyverilog.vparser.ast.NonblockingSubstitution \
object at 0x7f80dd78ec90>, <pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f80dd79e090>]",
		style=filled,
		typ=Block];
	"54:AL" -> "55:BL"	 [cond="[]",
		lineno=None];
	"Leaf_54:AL"	 [def_var="['z', 'carry_out']",
		label="Leaf_54:AL"];
	"55:BL" -> "Leaf_54:AL"	 [cond="[]",
		lineno=None];
}
