{"vcs1":{"timestamp_begin":1728238405.707973355, "rt":4.91, "ut":2.27, "st":0.54}}
{"vcselab":{"timestamp_begin":1728238410.721148717, "rt":1.36, "ut":0.24, "st":0.14}}
{"link":{"timestamp_begin":1728238412.166328207, "rt":1.27, "ut":0.13, "st":0.20}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1728238404.750144347}
{"VCS_COMP_START_TIME": 1728238404.750144347}
{"VCS_COMP_END_TIME": 1728238413.603760209}
{"VCS_USER_OPTIONS": "-o sim +v2k +vc -sverilog -timescale=1ns/1ps +vcs+lic+wait +multisource_int_delays +neg_tchk +incdir+ +plusarg_save +overlap +warn=noSDFCOM_UHICD,noSDFCOM_IWSBA,noSDFCOM_IANE,noSDFCOM_PONF -full64 -cc gcc +libext+.v+.vlib+.vh +define+SIM=1 /afs/umich.edu/class/eecs627/ibm13/artisan/2005q3v1/aci/sc-x/verilog/ibm13_neg.v counting_ones.sv counting_ones_tb.sv"}
{"vcs1": {"peak_mem": 2779150}}
{"stitch_vcselab": {"peak_mem": 2779347}}
