Lattice Timing Report -  Setup  and Hold, Version Radiant Software (64-bit) 2.0.0.64.1

Wed Sep 23 23:43:27 2020

Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2019 Lattice Semiconductor Corporation,  All rights reserved.

Command line:    timing -sethld -v 60 -u 10 -endpoints 60 -nperend 1 -sp High-Performance_1.2V -hsp m -pwrprd -html -rpt fft_adc_impl_1.twr fft_adc_impl_1.udb -gui

-----------------------------------------
Design:          top
Family:          iCE40UP
Device:          iCE40UP5K
Package:         SG48
Performance:     High-Performance_1.2V
-----------------------------------------


=====================================================================
                    Table of Contents
=====================================================================
    1  DESIGN CHECKING
        1.1  SDC Constraints
        1.2  Combinational Loop
    2  CLOCK SUMMARY
        2.1  Clock ADC_REF_CLK_c
        2.2  Clock pll_adc_inst/lscc_pll_inst/clk
        2.3  Clock clk
        2.4  Clock adc_clk
        2.5  Clock i2s_clk
        2.6  Clock spi_clk
    3  TIMING ANALYSIS SUMMARY
        3.1  Overall (Setup and Hold)
            3.1.1  Constraint Coverage
            3.1.2  Timing Errors
            3.1.3  Total Timing Score
        3.2  Setup Summary Report
        3.3  Hold Summary Report
        3.4  Unconstrained Report
            3.4.1  Unconstrained Start/End Points
            3.4.2  Start/End Points Without Timing Constraints
    4  DETAILED REPORT
        4.1  Setup Detailed Report
        4.2  Hold Detailed Report

=====================================================================
                    End of Table of Contents
=====================================================================

==============================================
1  DESIGN CHECKING
==============================================

1.1  SDC Constraints
=====================
create_generated_clock -name {ADC_REF_CLK_c} -source [get_pins {pll_adc_inst/lscc_pll_inst/u_PLL_B/REFERENCECLK}] -multiply_by 64 -divide_by 48 [get_pins {pll_adc_inst/lscc_pll_inst/u_PLL_B/OUTCORE }] 
create_clock -name {pll_adc_inst/lscc_pll_inst/clk} -period 20.83333333 [get_nets clk]
create_clock -name {clk} -period 20.83333333 [get_nets clk]
create_clock -name {adc_clk} -period 15.38461538 [get_ports ADC_DCLK]
create_clock -name {i2s_clk} -period 100 [get_ports i2s_clk]
create_clock -name {spi_clk} -period 400 [get_ports RPI_SCLK]
set_false_path -from [get_clocks adc_clk] -to [get_clocks clk]
set_false_path -from [get_clocks clk] -to [get_clocks adc_clk]
set_false_path -from [get_clocks adc_clk] -to [get_clocks i2s_clk]
set_false_path -from [get_clocks i2s_clk] -to [get_clocks adc_clk]
set_false_path -from [get_clocks adc_clk] -to [get_clocks spi_clk]
set_false_path -from [get_clocks spi_clk] -to [get_clocks adc_clk]
set_false_path -from [get_clocks i2s_clk] -to [get_clocks spi_clk]
set_false_path -from [get_clocks spi_clk] -to [get_clocks i2s_clk]
set_false_path -from [get_clocks clk] -to [get_clocks spi_clk]
set_false_path -from [get_clocks spi_clk] -to [get_clocks clk]

1.2  Combinational Loop
========================
None

==============================================
2  CLOCK SUMMARY
==============================================

2.1 Clock "ADC_REF_CLK_c"
=======================
create_generated_clock -name {ADC_REF_CLK_c} -source [get_pins {pll_adc_inst/lscc_pll_inst/u_PLL_B/REFERENCECLK}] -multiply_by 64 -divide_by 48 [get_pins {pll_adc_inst/lscc_pll_inst/u_PLL_B/OUTCORE }] 

Single Clock Domain
-------------------------------------------------------------------------------------------------------
          Clock ADC_REF_CLK_c           |                    |       Period       |     Frequency      
-------------------------------------------------------------------------------------------------------
 From ADC_REF_CLK_c                     |             Target |          15.384 ns |         65.003 MHz 
                                        | Actual (all paths) |               ---- |               ---- 
-------------------------------------------------------------------------------------------------------

Clock Domain Crossing
------------------------------------------------------------------------------------------------------
          Clock ADC_REF_CLK_c           |   Worst Time Between Edges   |           Comment            
------------------------------------------------------------------------------------------------------
 From pll_adc_inst/lscc_pll_inst/clk    |                         ---- |                      No path 
 From clk                               |                         ---- |                      No path 
 From adc_clk                           |                         ---- |                      No path 
 From i2s_clk                           |                         ---- |                      No path 
 From spi_clk                           |                         ---- |                      No path 
------------------------------------------------------------------------------------------------------

2.2 Clock "pll_adc_inst/lscc_pll_inst/clk"
=======================
create_clock -name {pll_adc_inst/lscc_pll_inst/clk} -period 20.83333333 [get_nets clk]

Single Clock Domain
-------------------------------------------------------------------------------------------------------
  Clock pll_adc_inst/lscc_pll_inst/clk  |                    |       Period       |     Frequency      
-------------------------------------------------------------------------------------------------------
 From pll_adc_inst/lscc_pll_inst/clk    |             Target |          20.833 ns |         48.001 MHz 
                                        | Actual (all paths) |          20.830 ns |         48.008 MHz 
-------------------------------------------------------------------------------------------------------

Clock Domain Crossing
------------------------------------------------------------------------------------------------------
  Clock pll_adc_inst/lscc_pll_inst/clk  |   Worst Time Between Edges   |           Comment            
------------------------------------------------------------------------------------------------------
 From ADC_REF_CLK_c                     |                         ---- |                      No path 
 From clk                               |                         ---- |                      No path 
 From adc_clk                           |                         ---- |                      No path 
 From i2s_clk                           |                         ---- |                      No path 
 From spi_clk                           |                         ---- |                      No path 
------------------------------------------------------------------------------------------------------

2.3 Clock "clk"
=======================
create_clock -name {clk} -period 20.83333333 [get_nets clk]

Single Clock Domain
-------------------------------------------------------------------------------------------------------
               Clock clk                |                    |       Period       |     Frequency      
-------------------------------------------------------------------------------------------------------
 From clk                               |             Target |          20.833 ns |         48.001 MHz 
                                        | Actual (all paths) |          20.830 ns |         48.008 MHz 
-------------------------------------------------------------------------------------------------------

Clock Domain Crossing
------------------------------------------------------------------------------------------------------
               Clock clk                |   Worst Time Between Edges   |           Comment            
------------------------------------------------------------------------------------------------------
 From ADC_REF_CLK_c                     |                         ---- |                      No path 
 From pll_adc_inst/lscc_pll_inst/clk    |                         ---- |                      No path 
 From adc_clk                           |                         ---- |                   False path 
 From i2s_clk                           |                         ---- |                      No path 
 From spi_clk                           |                         ---- |                   False path 
------------------------------------------------------------------------------------------------------

2.4 Clock "adc_clk"
=======================
create_clock -name {adc_clk} -period 15.38461538 [get_ports ADC_DCLK]

Single Clock Domain
-------------------------------------------------------------------------------------------------------
             Clock adc_clk              |                    |       Period       |     Frequency      
-------------------------------------------------------------------------------------------------------
 From adc_clk                           |             Target |          15.384 ns |         65.003 MHz 
                                        | Actual (all paths) |          21.774 ns |         45.926 MHz 
-------------------------------------------------------------------------------------------------------

Clock Domain Crossing
------------------------------------------------------------------------------------------------------
             Clock adc_clk              |   Worst Time Between Edges   |           Comment            
------------------------------------------------------------------------------------------------------
 From ADC_REF_CLK_c                     |                         ---- |                      No path 
 From pll_adc_inst/lscc_pll_inst/clk    |                         ---- |                      No path 
 From clk                               |                         ---- |                   False path 
 From i2s_clk                           |                         ---- |                   False path 
 From spi_clk                           |                         ---- |                   False path 
------------------------------------------------------------------------------------------------------

2.5 Clock "i2s_clk"
=======================
create_clock -name {i2s_clk} -period 100 [get_ports i2s_clk]

Single Clock Domain
-------------------------------------------------------------------------------------------------------
             Clock i2s_clk              |                    |       Period       |     Frequency      
-------------------------------------------------------------------------------------------------------
 From i2s_clk                           |             Target |         100.000 ns |         10.000 MHz 
                                        | Actual (all paths) |          14.701 ns |         68.023 MHz 
-------------------------------------------------------------------------------------------------------

Clock Domain Crossing
------------------------------------------------------------------------------------------------------
             Clock i2s_clk              |   Worst Time Between Edges   |           Comment            
------------------------------------------------------------------------------------------------------
 From ADC_REF_CLK_c                     |                         ---- |                      No path 
 From pll_adc_inst/lscc_pll_inst/clk    |                         ---- |                      No path 
 From clk                               |                         ---- |                      No path 
 From adc_clk                           |                         ---- |                   False path 
 From spi_clk                           |                         ---- |                   False path 
------------------------------------------------------------------------------------------------------

2.6 Clock "spi_clk"
=======================
create_clock -name {spi_clk} -period 400 [get_ports RPI_SCLK]

Single Clock Domain
-------------------------------------------------------------------------------------------------------
             Clock spi_clk              |                    |       Period       |     Frequency      
-------------------------------------------------------------------------------------------------------
 From spi_clk                           |             Target |         400.000 ns |          2.500 MHz 
                                        | Actual (all paths) |          17.059 ns |         58.620 MHz 
-------------------------------------------------------------------------------------------------------

Clock Domain Crossing
------------------------------------------------------------------------------------------------------
             Clock spi_clk              |   Worst Time Between Edges   |           Comment            
------------------------------------------------------------------------------------------------------
 From ADC_REF_CLK_c                     |                         ---- |                      No path 
 From pll_adc_inst/lscc_pll_inst/clk    |                         ---- |                      No path 
 From clk                               |                         ---- |                   False path 
 From adc_clk                           |                         ---- |                   False path 
 From i2s_clk                           |                         ---- |                   False path 
------------------------------------------------------------------------------------------------------

==============================================
3  TIMING ANALYSIS SUMMARY
==============================================

3.1  Overall (Setup and Hold)
==============================

3.1.1  Constraint Coverage
---------------------------
Constraint Coverage: 99.3845%

3.1.2  Timing Errors
---------------------
Timing Errors: 311 endpoints (setup), 0 endpoints (hold)

3.1.3  Total Timing Score
--------------------------
Total Negative Slack: 679.313 ns (setup), 0.000 ns (hold)

3.2  Setup Summary Report
==========================

-------------------------------------------------------
          Listing 60 End Points          |    Slack    
-------------------------------------------------------
fifo_i2s/lscc_fifo_inst/MISC.AEmpty.almost_empty_ext_r/D              
                                         |   -6.390 ns 
{regs[2][7]/SP   regs[2][6]/SP}          |   -5.235 ns 
{regs[2][13]/SP   regs[2][12]/SP}        |   -5.235 ns 
{regs[2][15]/SP   regs[2][14]/SP}        |   -5.235 ns 
{regs[2][23]/SP   regs[2][22]/SP}        |   -5.235 ns 
{regs[2][25]/SP   regs[2][24]/SP}        |   -5.235 ns 
{regs[3][24]/SP   regs[3][23]/SP}        |   -4.904 ns 
{regs[0][24]/SP   regs[0][23]/SP}        |   -4.718 ns 
{regs[0][26]/SP   regs[0][25]/SP}        |   -4.718 ns 
{regs[2][21]/SP   regs[2][20]/SP}        |   -4.718 ns 
{regs[2][27]/SP   regs[2][26]/SP}        |   -4.718 ns 
{regs[0][22]/SP   regs[0][21]/SP}        |   -4.639 ns 
signal_memory/SP256K_inst/ADDRESS10      |   -4.446 ns 
{regs[2][11]/SP   regs[2][10]/SP}        |   -4.440 ns 
{regs[3][20]/SP   regs[3][19]/SP}        |   -4.388 ns 
{regs[3][22]/SP   regs[3][21]/SP}        |   -4.388 ns 
{regs[3][26]/SP   regs[3][25]/SP}        |   -4.388 ns 
{regs[3][28]/SP   regs[3][27]/SP}        |   -4.388 ns 
regs[3][31]/SP                           |   -4.308 ns 
{regs[3][2]/SP   regs[3][1]/SP}          |   -4.308 ns 
{regs[3][4]/SP   regs[3][3]/SP}          |   -4.308 ns 
{regs[3][10]/SP   regs[3][9]/SP}         |   -4.308 ns 
{regs[3][12]/SP   regs[3][11]/SP}        |   -4.308 ns 
{regs[3][14]/SP   regs[3][13]/SP}        |   -4.308 ns 
{regs[3][16]/SP   regs[3][15]/SP}        |   -4.308 ns 
{regs[3][30]/SP   regs[3][29]/SP}        |   -4.308 ns 
signal_filter_int/dft_inst/preproc/avg_i13/D              
                                         |   -4.248 ns 
{regs[3][6]/SP   regs[3][5]/SP}          |   -4.229 ns 
signal_memory/SP256K_inst/ADDRESS7       |   -4.181 ns 
signal_memory/SP256K_inst/ADDRESS9       |   -4.180 ns 
main_fsm_inst/PnHV/D                     |   -4.164 ns 
fft_memory/lscc_ram_dp_inst/NON_MIX.ADDR_ROUTE[0].DATA_ROUTE[0].no_init.u_mem0/ICE_MEM.u_mem0/RADDR7              
                                         |   -4.124 ns 
{regs[0][20]/SP   regs[0][19]/SP}        |   -4.122 ns 
{regs[0][28]/SP   regs[0][27]/SP}        |   -4.122 ns 
regs[2][2]/SP                            |   -4.122 ns 
{regs[2][5]/SP   regs[2][4]/SP}          |   -4.122 ns 
{regs[2][17]/SP   regs[2][16]/SP}        |   -4.122 ns 
{regs[2][19]/SP   regs[2][18]/SP}        |   -4.122 ns 
fft_memory/lscc_ram_dp_inst/NON_MIX.ADDR_ROUTE[0].DATA_ROUTE[0].no_init.u_mem0/ICE_MEM.u_mem0/RADDR5              
                                         |   -4.045 ns 
{regs[0][16]/SP   regs[0][15]/SP}        |   -4.043 ns 
{PnHV_time_i0_i4/SP   PnHV_time_i0_i3/SP}|   -4.003 ns 
{PnHV_time_i0_i8/SP   PnHV_time_i0_i7/SP}|   -4.003 ns 
{PDamp_time_i0_i2/SP   PDamp_time_i0_i1/SP}              
                                         |   -4.003 ns 
{PDamp_time_i0_i12/SP   PDamp_time_i0_i11/SP}              
                                         |   -4.003 ns 
{PDamp_time_i0_i14/SP   PDamp_time_i0_i13/SP}              
                                         |   -4.003 ns 
signal_filter_int/dft_inst/preproc/avg_i12/D              
                                         |   -3.983 ns 
signal_memory/SP256K_inst/ADDRESS11      |   -3.968 ns 
signal_memory/SP256K_inst/ADDRESS13      |   -3.968 ns 
regs[2][3]/D                             |   -3.964 ns 
main_fsm_inst/state_i0/D                 |   -3.964 ns 
signal_filter_int/sc_fifo_inst/lscc_fifo_inst/MISC.rd_flag_addr_p1_r_i6/D              
                                         |   -3.937 ns 
signal_filter_int/sc_fifo_inst/lscc_fifo_inst/rd_addr_p1cmp_r_i6/D              
                                         |   -3.937 ns 
signal_filter_int/sc_fifo_inst/lscc_fifo_inst/rd_addr_p1_r_i6/D              
                                         |   -3.937 ns 
main_fsm_inst/PDamp/D                    |   -3.912 ns 
PDamp_time_i0_i0/D                       |   -3.845 ns 
signal_filter_int/sc_fifo_inst/lscc_fifo_inst/MISC.rd_flag_addr_p1_r_i7/D              
                                         |   -3.831 ns 
signal_filter_int/sc_fifo_inst/lscc_fifo_inst/rd_addr_p1cmp_r_i7/D              
                                         |   -3.831 ns 
signal_filter_int/sc_fifo_inst/lscc_fifo_inst/rd_addr_p1_r_i7/D              
                                         |   -3.831 ns 
main_fsm_inst/pnhv_end_i14/D             |   -3.799 ns 
main_fsm_inst/pnhv_end_i15/D             |   -3.799 ns 
-------------------------------------------------------
                                         |             
Setup # of endpoints with negative slack:|         311 
                                         |             
-------------------------------------------------------

3.3  Hold Summary Report
=========================

-------------------------------------------------------
          Listing 60 End Points          |    Slack    
-------------------------------------------------------
fft_memory/lscc_ram_dp_inst/NON_MIX.ADDR_ROUTE[0].DATA_ROUTE[0].no_init.u_mem0/ICE_MEM.u_mem0/WADDR0              
                                         |    2.596 ns 
fft_memory/lscc_ram_dp_inst/NON_MIX.ADDR_ROUTE[0].DATA_ROUTE[0].no_init.u_mem0/ICE_MEM.u_mem0/WADDR1              
                                         |    2.596 ns 
fft_memory/lscc_ram_dp_inst/NON_MIX.ADDR_ROUTE[0].DATA_ROUTE[0].no_init.u_mem0/ICE_MEM.u_mem0/WADDR2              
                                         |    2.596 ns 
fft_memory/lscc_ram_dp_inst/NON_MIX.ADDR_ROUTE[0].DATA_ROUTE[0].no_init.u_mem0/ICE_MEM.u_mem0/WADDR3              
                                         |    2.596 ns 
fft_memory/lscc_ram_dp_inst/NON_MIX.ADDR_ROUTE[0].DATA_ROUTE[0].no_init.u_mem0/ICE_MEM.u_mem0/WADDR4              
                                         |    2.596 ns 
fft_memory/lscc_ram_dp_inst/NON_MIX.ADDR_ROUTE[0].DATA_ROUTE[0].no_init.u_mem0/ICE_MEM.u_mem0/WADDR6              
                                         |    2.596 ns 
fft_memory/lscc_ram_dp_inst/NON_MIX.ADDR_ROUTE[0].DATA_ROUTE[0].no_init.u_mem0/ICE_MEM.u_mem0/WADDR7              
                                         |    2.596 ns 
dac_memory/lscc_ram_dp_inst/NON_MIX.ADDR_ROUTE[0].DATA_ROUTE[0].no_init.u_mem0/ICE_MEM.u_mem0/WDATA4              
                                         |    2.596 ns 
dac_memory/lscc_ram_dp_inst/NON_MIX.ADDR_ROUTE[0].DATA_ROUTE[0].no_init.u_mem0/ICE_MEM.u_mem0/WDATA5              
                                         |    2.596 ns 
dac_memory/lscc_ram_dp_inst/NON_MIX.ADDR_ROUTE[0].DATA_ROUTE[0].no_init.u_mem0/ICE_MEM.u_mem0/WDATA8              
                                         |    2.596 ns 
dac_memory/lscc_ram_dp_inst/NON_MIX.ADDR_ROUTE[0].DATA_ROUTE[0].no_init.u_mem0/ICE_MEM.u_mem0/WDATA12              
                                         |    2.596 ns 
dac_memory/lscc_ram_dp_inst/NON_MIX.ADDR_ROUTE[0].DATA_ROUTE[0].no_init.u_mem0/ICE_MEM.u_mem0/WADDR4              
                                         |    2.596 ns 
signal_filter_int/dft_inst/core/fram/mem_re_mem_im_merged1/WDATA10              
                                         |    2.596 ns 
signal_filter_int/dft_inst/core/fram/mem_re_mem_im_merged1/WDATA12              
                                         |    2.596 ns 
signal_filter_int/dft_inst/fifo/lscc_fifo_ip/mem_EBR.mem0/WADDR1              
                                         |    2.596 ns 
dac_memory/lscc_ram_dp_inst/NON_MIX.ADDR_ROUTE[0].DATA_ROUTE[0].no_init.u_mem0/ICE_MEM.genblk6.rd_buff_r_i7/D              
                                         |    2.900 ns 
dac_memory/lscc_ram_dp_inst/NON_MIX.ADDR_ROUTE[0].DATA_ROUTE[0].no_init.u_mem0/ICE_MEM.genblk6.rd_buff_r_i4/D              
                                         |    2.900 ns 
dac_memory/lscc_ram_dp_inst/NON_MIX.ADDR_ROUTE[0].DATA_ROUTE[0].no_init.u_mem0/ICE_MEM.genblk6.rd_buff_r_i5/D              
                                         |    2.900 ns 
signal_filter_int/dft_inst/core/add/lscc_adder/U_PIPELINES_GT_0.B_Re_pipe[0]_i8/D              
                                         |    2.900 ns 
signal_filter_int/dft_inst/core/add/lscc_adder/U_PIPELINES_GT_0.ApB_Re_pipe[0]_i1/D              
                                         |    2.900 ns 
signal_filter_int/dft_inst/postproc/abs/sqrt/radicand_504_i18/D              
                                         |    2.900 ns 
signal_filter_int/dft_inst/core/cmul/mul_re0/lscc_multiplier/genblk1.u_lscc_multiplier_dsp/result_o_res5/A4              
                                         |    3.059 ns 
signal_filter_int/dft_inst/postproc/add/lscc_adder/U_PIPELINES_GT_0.A_Re_pipe[0]_i12/D              
                                         |    3.112 ns 
signal_filter_int/dft_inst/postproc/add/lscc_adder/U_PIPELINES_GT_0.A_Re_pipe[0]_i8/D              
                                         |    3.112 ns 
signal_filter_int/dft_inst/postproc/add/lscc_adder/U_PIPELINES_GT_0.A_Re_pipe[0]_i5/D              
                                         |    3.112 ns 
signal_filter_int/dft_inst/postproc/add/lscc_adder/U_PIPELINES_GT_0.A_Re_pipe[0]_i6/D              
                                         |    3.112 ns 
signal_filter_int/dft_inst/postproc/add/lscc_adder/B_Re_i13/D              
                                         |    3.112 ns 
signal_filter_int/dft_inst/postproc/add/lscc_adder/U_PIPELINES_GT_0.ApB_Re_pipe[0]_i1/D              
                                         |    3.112 ns 
signal_filter_int/dft_inst/preproc/avg_i4/D              
                                         |    3.112 ns 
signal_filter_int/dft_inst/preproc/avg_i5/D              
                                         |    3.112 ns 
signal_filter_int/sc_fifo_inst/lscc_fifo_inst/rd_cmpaddr_r_i7/D              
                                         |    3.112 ns 
signal_filter_int/sc_fifo_inst/lscc_fifo_inst/rd_addr_r_i8/D              
                                         |    3.112 ns 
signal_filter_int/sc_fifo_inst/lscc_fifo_inst/wr_cmpaddr_r_i3/D              
                                         |    3.112 ns 
signal_filter_int/sc_fifo_inst/lscc_fifo_inst/MISC.wr_flag_addr_r_i8/D              
                                         |    3.112 ns 
signal_filter_int/sc_fifo_inst/lscc_fifo_inst/rd_addr_r_i1/D              
                                         |    3.112 ns 
signal_filter_int/sc_fifo_inst/lscc_fifo_inst/wr_cmpaddr_p1_r_i0/D              
                                         |    3.112 ns 
signal_filter_int/sc_fifo_inst/lscc_fifo_inst/wr_cmpaddr_r_i1/D              
                                         |    3.112 ns 
signal_filter_int/sc_fifo_inst/lscc_fifo_inst/wr_addr_r_i1/D              
                                         |    3.112 ns 
signal_filter_int/in_data_cnt__i6/D      |    3.112 ns 
signal_filter_int/in_data_cnt__i8/D      |    3.112 ns 
signal_filter_int/data_in_cnt__i4/D      |    3.112 ns 
signal_filter_int/data_in_cnt__i2/D      |    3.112 ns 
signal_filter_int/data_in_cnt__i3/D      |    3.112 ns 
signal_filter_int/data_in_cnt__i1/D      |    3.112 ns 
signal_filter_int/out_data_cnt__i7/D     |    3.112 ns 
signal_filter_int/out_data_cnt__i8/D     |    3.112 ns 
signal_filter_int/out_data_cnt__i6/D     |    3.112 ns 
signal_filter_int/out_data_cnt__i4/D     |    3.112 ns 
signal_filter_int/out_data_cnt__i2/D     |    3.112 ns 
dac_cnt_zz_i2/D                          |    3.112 ns 
i2c_slave_axil_master_inst/m_axil_arvalid_reg/D              
                                         |    3.112 ns 
regs[3][13]/D                            |    3.112 ns 
fifo_i2s/lscc_fifo_inst/raddr_r_i2/D     |    3.112 ns 
fifo_i2s/lscc_fifo_inst/rd_cmpaddr_r_i2/D|    3.112 ns 
fifo_i2s/lscc_fifo_inst/MISC.rd_flag_addr_r_i8/D              
                                         |    3.112 ns 
fifo_i2s/lscc_fifo_inst/rd_addr_p1cmp_r_i0/D              
                                         |    3.112 ns 
fifo_i2s/lscc_fifo_inst/rd_addr_p1_r_i0/D|    3.112 ns 
fifo_i2s/lscc_fifo_inst/waddr_r_i0/D     |    3.112 ns 
fifo_i2s/lscc_fifo_inst/waddr_r_i1/D     |    3.112 ns 
fifo_i2s/lscc_fifo_inst/wr_addr_r_i0/D   |    3.112 ns 
-------------------------------------------------------
                                         |             
Hold # of endpoints with negative slack: |           0 
                                         |             
-------------------------------------------------------

3.4  Unconstrained Report
===========================

3.4.1  Unconstrained Start/End Points
--------------------------------------

Clocked but unconstrained timing start points
-------------------------------------------------------------------
         Listing 6 Start Points         |           Type           
-------------------------------------------------------------------
main_fsm_inst/PnHV/Q                    |          No required time
main_fsm_inst/PDamp/Q                   |          No required time
mcp4812_inst/shift_reg__i16/Q           |          No required time
i2s_tx_inst/sdata/Q                     |          No required time
spi_slave_inst/treg_i0_i7/Q             |          No required time
main_fsm_inst/PHV/Q                     |          No required time
-------------------------------------------------------------------
                                        |                          
Number of unconstrained timing start po |                          
ints                                    |                         6
                                        |                          
-------------------------------------------------------------------

Clocked but unconstrained timing end points
-------------------------------------------------------------------
         Listing 10 End Points          |           Type           
-------------------------------------------------------------------
signal_filter_int/dft_inst/postproc/abs/sqrsum/add/lscc_adder/U_PIPELINES_GT_0.ApB_Re_pipe[0]_i4/D                           
                                        |    No arrival or required
signal_filter_int/dft_inst/postproc/abs/sqrsum/add/lscc_adder/U_PIPELINES_GT_0.ApB_Re_pipe[0]_i3/D                           
                                        |    No arrival or required
signal_filter_int/dft_inst/postproc/abs/sqrsum/add/lscc_adder/U_PIPELINES_GT_0.ApB_Re_pipe[0]_i6/D                           
                                        |    No arrival or required
signal_filter_int/dft_inst/postproc/abs/sqrsum/add/lscc_adder/U_PIPELINES_GT_0.ApB_Re_pipe[0]_i5/D                           
                                        |    No arrival or required
signal_filter_int/dft_inst/postproc/abs/sqrsum/add/lscc_adder/U_PIPELINES_GT_0.ApB_Re_pipe[0]_i8/D                           
                                        |    No arrival or required
signal_filter_int/dft_inst/postproc/abs/sqrsum/add/lscc_adder/U_PIPELINES_GT_0.ApB_Re_pipe[0]_i7/D                           
                                        |    No arrival or required
signal_filter_int/dft_inst/postproc/abs/sqrsum/add/lscc_adder/U_PIPELINES_GT_0.ApB_Re_pipe[0]_i10/D                           
                                        |    No arrival or required
signal_filter_int/dft_inst/postproc/abs/sqrsum/add/lscc_adder/U_PIPELINES_GT_0.ApB_Re_pipe[0]_i9/D                           
                                        |    No arrival or required
adc_receiver_inst/tmp_i0_i0/D           |           No arrival time
adc_receiver_inst/tmp_i0_i1/D           |           No arrival time
-------------------------------------------------------------------
                                        |                          
Number of unconstrained timing end poin |                          
ts                                      |                        41
                                        |                          
-------------------------------------------------------------------

3.4.2  Start/End Points Without Timing Constraints
---------------------------------------------------

I/O ports without constraint
----------------------------
Possible constraints to use on I/O ports are:
set_input_delay,
set_output_delay,
set_max_delay,
create_clock,
create_generated_clock,
...

-------------------------------------------------------------------
     Listing 10 Start or End Points     |           Type           
-------------------------------------------------------------------
BUT_USER                                |                     input
BUT_TRIG                                |                     input
i2c_scl                                 |                    output
i2c_sda                                 |                    output
LED_R                                   |                    output
LED_G                                   |                    output
LED_B                                   |                    output
RPI_MISO                                |                    output
ADC_REF_CLK                             |                    output
HV_EN                                   |                    output
-------------------------------------------------------------------
                                        |                          
Number of I/O ports without constraint  |                        19
                                        |                          
-------------------------------------------------------------------

Registers without clock definition
Define the clock for these registers.
--------------------------------------------------
There is no instance satisfying reporting criteria


==============================================
4  DETAILED REPORT
==============================================

4.1  Setup Detailed Report
===========================


XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX

Detail report of critical paths

XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX

+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 
                    Detailed Report for timing paths 
+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : fifo_i2s/lscc_fifo_inst/MISC.full_flag_r_c/Q  (SLICE_R18C22A)
Path End         : fifo_i2s/lscc_fifo_inst/MISC.AEmpty.almost_empty_ext_r/D  (SLICE_R16C23B)
Source Clock     : adc_clk
Destination Clock: adc_clk
Logic Level      : 10
Delay Ratio      : 74.3% (route), 25.7% (logic)
Clock Skew       : 0.000 ns
Setup Constraint : 15.384 ns 
Path Slack       : -6.390 ns  (Failed)

Name                                      Cell/Site Name  Delay Name            Delay  Arrival Time  Fanout  
----------------------------------------  --------------  --------------------  -----  ------------  ------  
ADC_DCLK                                  top             CLOCK LATENCY         0.000         0.000  1       
ADC_DCLK                                                  NET DELAY             0.000         0.000  1       
ADC_DCLK_pad.bb_inst/B->ADC_DCLK_pad.bb_inst/O
                                          PIO_44          IOPAD_TO_PADDI_DELAY  0.510         0.510  1197    
fft_memory/lscc_ram_dp_inst/NON_MIX.ADDR_ROUTE[0].DATA_ROUTE[0].no_init.u_mem0/ADC_DCLK_c
                                                          NET DELAY             5.510         6.020  1       



fifo_i2s/lscc_fifo_inst/MISC.full_flag_r_c/CK->fifo_i2s/lscc_fifo_inst/MISC.full_flag_r_c/Q
                                          SLICE_R18C22A   CLK_TO_Q0_DELAY  1.391         7.411  2       
fifo_i2s/lscc_fifo_inst/MISC.full_flag_r                  NET DELAY        3.139        10.550  1       
wr_en_i_I_0_325_2_lut_rep_1334_4_lut/D->wr_en_i_I_0_325_2_lut_rep_1334_4_lut/Z
                                          SLICE_R15C22A   C0_TO_F0_DELAY   0.450        11.000  8       
fifo_i2s/lscc_fifo_inst/n44651                            NET DELAY        3.285        14.285  1       
fifo_i2s/lscc_fifo_inst/MISC.diff_rd_w_8__I_0_i2_4_lut/C->fifo_i2s/lscc_fifo_inst/MISC.diff_rd_w_8__I_0_i2_4_lut/Z
                                          SLICE_R17C23C   D1_TO_F1_DELAY   0.450        14.735  1       
fifo_i2s/lscc_fifo_inst/n40269                            NET DELAY        2.172        16.907  1       
fifo_i2s/lscc_fifo_inst/i1_4_lut_adj_38383/C->fifo_i2s/lscc_fifo_inst/i1_4_lut_adj_38383/Z
                                          SLICE_R17C22B   D1_TO_F1_DELAY   0.477        17.384  1       
fifo_i2s/lscc_fifo_inst/n41447                            NET DELAY        0.305        17.689  1       
fifo_i2s/lscc_fifo_inst/i1_4_lut_adj_38381/A->fifo_i2s/lscc_fifo_inst/i1_4_lut_adj_38381/Z
                                          SLICE_R17C22C   C0_TO_F0_DELAY   0.477        18.166  1       
fifo_i2s/lscc_fifo_inst/n40978                            NET DELAY        0.305        18.471  1       
fifo_i2s/lscc_fifo_inst/i1_4_lut_adj_38379/A->fifo_i2s/lscc_fifo_inst/i1_4_lut_adj_38379/Z
                                          SLICE_R17C22C   C1_TO_F1_DELAY   0.477        18.948  1       
fifo_i2s/lscc_fifo_inst/n1_adj_5481                       NET DELAY        0.305        19.253  1       
fifo_i2s/lscc_fifo_inst/i1_4_lut_adj_38378/A->fifo_i2s/lscc_fifo_inst/i1_4_lut_adj_38378/Z
                                          SLICE_R17C22D   C0_TO_F0_DELAY   0.450        19.703  2       
fifo_i2s/lscc_fifo_inst/n160                              NET DELAY        2.172        21.875  1       
fifo_i2s/lscc_fifo_inst/i1_4_lut_adj_38368/A->fifo_i2s/lscc_fifo_inst/i1_4_lut_adj_38368/Z
                                          SLICE_R16C23A   D1_TO_F1_DELAY   0.450        22.325  1       
fifo_i2s/lscc_fifo_inst/n156                              NET DELAY        2.172        24.497  1       
fifo_i2s/lscc_fifo_inst/i1_4_lut_adj_38365/B->fifo_i2s/lscc_fifo_inst/i1_4_lut_adj_38365/Z
                                          SLICE_R15C22A   D1_TO_F1_DELAY   0.450        24.947  1       
fifo_i2s/lscc_fifo_inst/n41235                            NET DELAY        2.172        27.119  1       
fifo_i2s/lscc_fifo_inst/i29_4_lut/B->fifo_i2s/lscc_fifo_inst/i29_4_lut/Z
                                          SLICE_R16C23B   D1_TO_F1_DELAY   0.477        27.596  1       
fifo_i2s/lscc_fifo_inst/MISC.AEmpty.almost_empty_nxt_w ( DI1 )
                                                          NET DELAY        0.000        27.596  1       



                                                          CONSTRAINT            0.000        15.384  1       
ADC_DCLK                                  top             CLOCK LATENCY         0.000        15.384  1       
ADC_DCLK                                                  NET DELAY             0.000        15.384  1       
ADC_DCLK_pad.bb_inst/B->ADC_DCLK_pad.bb_inst/O
                                          PIO_44          IOPAD_TO_PADDI_DELAY  0.510        15.894  1197    
fft_memory/lscc_ram_dp_inst/NON_MIX.ADDR_ROUTE[0].DATA_ROUTE[0].no_init.u_mem0/ADC_DCLK_c ( CLK )
                                                          NET DELAY             5.510        21.404  1       
                                                          Uncertainty           0.000        21.404  
                                                          Setup time            0.199        21.205  
----------------------------------------  --------------  --------------------  -----  ------------  ------  
Required Time                                                                                21.205  
Arrival Time                                                                                -27.595  
----------------------------------------  --------------  --------------------  -----  ------------  ------  
Path Slack  (Failed)                                                                         -6.390  




++++ Path 2 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : i2c_slave_axil_master_inst/addr_reg__i13/Q  (SLICE_R9C16D)
Path End         : {regs[2][7]/SP   regs[2][6]/SP}  (SLICE_R3C16C)
Source Clock     : adc_clk
Destination Clock: adc_clk
Logic Level      : 6
Delay Ratio      : 82.2% (route), 17.8% (logic)
Clock Skew       : 0.000 ns
Setup Constraint : 15.384 ns 
Path Slack       : -5.235 ns  (Failed)

Name                                      Cell/Site Name  Delay Name            Delay  Arrival Time  Fanout  
----------------------------------------  --------------  --------------------  -----  ------------  ------  
ADC_DCLK                                  top             CLOCK LATENCY         0.000         0.000  1       
ADC_DCLK                                                  NET DELAY             0.000         0.000  1       
ADC_DCLK_pad.bb_inst/B->ADC_DCLK_pad.bb_inst/O
                                          PIO_44          IOPAD_TO_PADDI_DELAY  0.510         0.510  1197    
fft_memory/lscc_ram_dp_inst/NON_MIX.ADDR_ROUTE[0].DATA_ROUTE[0].no_init.u_mem0/ADC_DCLK_c
                                                          NET DELAY             5.510         6.020  1       



i2c_slave_axil_master_inst/addr_reg__i13/CK->i2c_slave_axil_master_inst/addr_reg__i13/Q
                                          SLICE_R9C16D    CLK_TO_Q0_DELAY  1.391         7.411  6       
i2c_slave_axil_master_inst/m_axil_awaddr[12]
                                                          NET DELAY        2.079         9.490  1       
i1_2_lut_adj_38409/B->i1_2_lut_adj_38409/Z
                                          SLICE_R9C17B    B0_TO_F0_DELAY   0.450         9.940  1       
n41543                                                    NET DELAY        2.172        12.112  1       
i1_4_lut_adj_38404/C->i1_4_lut_adj_38404/Z
                                          SLICE_R10C17A   D1_TO_F1_DELAY   0.450        12.562  9       
n26                                                       NET DELAY        2.172        14.734  1       
i1_4_lut_adj_38416/C->i1_4_lut_adj_38416/Z
                                          SLICE_R11C17A   D1_TO_F1_DELAY   0.450        15.184  4       
n20150                                                    NET DELAY        2.556        17.740  1       
i1_4_lut_adj_38415/C->i1_4_lut_adj_38415/Z
                                          SLICE_R10C17C   A0_TO_F0_DELAY   0.450        18.190  3       
i2c_slave_axil_master_inst/n35713                         NET DELAY        2.768        20.958  1       
i2c_slave_axil_master_inst/i1_4_lut_adj_38006/B->i2c_slave_axil_master_inst/i1_4_lut_adj_38006/Z
                                          SLICE_R11C19C   D1_TO_F1_DELAY   0.450        21.408  17      
i2c_slave_axil_master_inst/n19081 ( CE )                  NET DELAY        5.033        26.441  1       



                                                          CONSTRAINT            0.000        15.384  1       
ADC_DCLK                                  top             CLOCK LATENCY         0.000        15.384  1       
ADC_DCLK                                                  NET DELAY             0.000        15.384  1       
ADC_DCLK_pad.bb_inst/B->ADC_DCLK_pad.bb_inst/O
                                          PIO_44          IOPAD_TO_PADDI_DELAY  0.510        15.894  1197    
fft_memory/lscc_ram_dp_inst/NON_MIX.ADDR_ROUTE[0].DATA_ROUTE[0].no_init.u_mem0/ADC_DCLK_c ( CLK )
                                                          NET DELAY             5.510        21.404  1       
                                                          Uncertainty           0.000        21.404  
                                                          Setup time            0.199        21.205  
----------------------------------------  --------------  --------------------  -----  ------------  ------  
Required Time                                                                                21.205  
Arrival Time                                                                                -26.440  
----------------------------------------  --------------  --------------------  -----  ------------  ------  
Path Slack  (Failed)                                                                         -5.235  




++++ Path 3 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : i2c_slave_axil_master_inst/addr_reg__i13/Q  (SLICE_R9C16D)
Path End         : {regs[2][13]/SP   regs[2][12]/SP}  (SLICE_R3C16B)
Source Clock     : adc_clk
Destination Clock: adc_clk
Logic Level      : 6
Delay Ratio      : 82.2% (route), 17.8% (logic)
Clock Skew       : 0.000 ns
Setup Constraint : 15.384 ns 
Path Slack       : -5.235 ns  (Failed)

Name                                      Cell/Site Name  Delay Name            Delay  Arrival Time  Fanout  
----------------------------------------  --------------  --------------------  -----  ------------  ------  
ADC_DCLK                                  top             CLOCK LATENCY         0.000         0.000  1       
ADC_DCLK                                                  NET DELAY             0.000         0.000  1       
ADC_DCLK_pad.bb_inst/B->ADC_DCLK_pad.bb_inst/O
                                          PIO_44          IOPAD_TO_PADDI_DELAY  0.510         0.510  1197    
fft_memory/lscc_ram_dp_inst/NON_MIX.ADDR_ROUTE[0].DATA_ROUTE[0].no_init.u_mem0/ADC_DCLK_c
                                                          NET DELAY             5.510         6.020  1       



i2c_slave_axil_master_inst/addr_reg__i13/CK->i2c_slave_axil_master_inst/addr_reg__i13/Q
                                          SLICE_R9C16D    CLK_TO_Q0_DELAY  1.391         7.411  6       
i2c_slave_axil_master_inst/m_axil_awaddr[12]
                                                          NET DELAY        2.079         9.490  1       
i1_2_lut_adj_38409/B->i1_2_lut_adj_38409/Z
                                          SLICE_R9C17B    B0_TO_F0_DELAY   0.450         9.940  1       
n41543                                                    NET DELAY        2.172        12.112  1       
i1_4_lut_adj_38404/C->i1_4_lut_adj_38404/Z
                                          SLICE_R10C17A   D1_TO_F1_DELAY   0.450        12.562  9       
n26                                                       NET DELAY        2.172        14.734  1       
i1_4_lut_adj_38416/C->i1_4_lut_adj_38416/Z
                                          SLICE_R11C17A   D1_TO_F1_DELAY   0.450        15.184  4       
n20150                                                    NET DELAY        2.556        17.740  1       
i1_4_lut_adj_38415/C->i1_4_lut_adj_38415/Z
                                          SLICE_R10C17C   A0_TO_F0_DELAY   0.450        18.190  3       
i2c_slave_axil_master_inst/n35713                         NET DELAY        2.768        20.958  1       
i2c_slave_axil_master_inst/i1_4_lut_adj_38006/B->i2c_slave_axil_master_inst/i1_4_lut_adj_38006/Z
                                          SLICE_R11C19C   D1_TO_F1_DELAY   0.450        21.408  17      
i2c_slave_axil_master_inst/n19081 ( CE )                  NET DELAY        5.033        26.441  1       



                                                          CONSTRAINT            0.000        15.384  1       
ADC_DCLK                                  top             CLOCK LATENCY         0.000        15.384  1       
ADC_DCLK                                                  NET DELAY             0.000        15.384  1       
ADC_DCLK_pad.bb_inst/B->ADC_DCLK_pad.bb_inst/O
                                          PIO_44          IOPAD_TO_PADDI_DELAY  0.510        15.894  1197    
fft_memory/lscc_ram_dp_inst/NON_MIX.ADDR_ROUTE[0].DATA_ROUTE[0].no_init.u_mem0/ADC_DCLK_c ( CLK )
                                                          NET DELAY             5.510        21.404  1       
                                                          Uncertainty           0.000        21.404  
                                                          Setup time            0.199        21.205  
----------------------------------------  --------------  --------------------  -----  ------------  ------  
Required Time                                                                                21.205  
Arrival Time                                                                                -26.440  
----------------------------------------  --------------  --------------------  -----  ------------  ------  
Path Slack  (Failed)                                                                         -5.235  




++++ Path 4 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : i2c_slave_axil_master_inst/addr_reg__i13/Q  (SLICE_R9C16D)
Path End         : {regs[2][15]/SP   regs[2][14]/SP}  (SLICE_R4C27C)
Source Clock     : adc_clk
Destination Clock: adc_clk
Logic Level      : 6
Delay Ratio      : 82.2% (route), 17.8% (logic)
Clock Skew       : 0.000 ns
Setup Constraint : 15.384 ns 
Path Slack       : -5.235 ns  (Failed)

Name                                      Cell/Site Name  Delay Name            Delay  Arrival Time  Fanout  
----------------------------------------  --------------  --------------------  -----  ------------  ------  
ADC_DCLK                                  top             CLOCK LATENCY         0.000         0.000  1       
ADC_DCLK                                                  NET DELAY             0.000         0.000  1       
ADC_DCLK_pad.bb_inst/B->ADC_DCLK_pad.bb_inst/O
                                          PIO_44          IOPAD_TO_PADDI_DELAY  0.510         0.510  1197    
fft_memory/lscc_ram_dp_inst/NON_MIX.ADDR_ROUTE[0].DATA_ROUTE[0].no_init.u_mem0/ADC_DCLK_c
                                                          NET DELAY             5.510         6.020  1       



i2c_slave_axil_master_inst/addr_reg__i13/CK->i2c_slave_axil_master_inst/addr_reg__i13/Q
                                          SLICE_R9C16D    CLK_TO_Q0_DELAY  1.391         7.411  6       
i2c_slave_axil_master_inst/m_axil_awaddr[12]
                                                          NET DELAY        2.079         9.490  1       
i1_2_lut_adj_38409/B->i1_2_lut_adj_38409/Z
                                          SLICE_R9C17B    B0_TO_F0_DELAY   0.450         9.940  1       
n41543                                                    NET DELAY        2.172        12.112  1       
i1_4_lut_adj_38404/C->i1_4_lut_adj_38404/Z
                                          SLICE_R10C17A   D1_TO_F1_DELAY   0.450        12.562  9       
n26                                                       NET DELAY        2.172        14.734  1       
i1_4_lut_adj_38416/C->i1_4_lut_adj_38416/Z
                                          SLICE_R11C17A   D1_TO_F1_DELAY   0.450        15.184  4       
n20150                                                    NET DELAY        2.556        17.740  1       
i1_4_lut_adj_38415/C->i1_4_lut_adj_38415/Z
                                          SLICE_R10C17C   A0_TO_F0_DELAY   0.450        18.190  3       
i2c_slave_axil_master_inst/n35713                         NET DELAY        2.768        20.958  1       
i2c_slave_axil_master_inst/i1_4_lut_adj_38006/B->i2c_slave_axil_master_inst/i1_4_lut_adj_38006/Z
                                          SLICE_R11C19C   D1_TO_F1_DELAY   0.450        21.408  17      
i2c_slave_axil_master_inst/n19081 ( CE )                  NET DELAY        5.033        26.441  1       



                                                          CONSTRAINT            0.000        15.384  1       
ADC_DCLK                                  top             CLOCK LATENCY         0.000        15.384  1       
ADC_DCLK                                                  NET DELAY             0.000        15.384  1       
ADC_DCLK_pad.bb_inst/B->ADC_DCLK_pad.bb_inst/O
                                          PIO_44          IOPAD_TO_PADDI_DELAY  0.510        15.894  1197    
fft_memory/lscc_ram_dp_inst/NON_MIX.ADDR_ROUTE[0].DATA_ROUTE[0].no_init.u_mem0/ADC_DCLK_c ( CLK )
                                                          NET DELAY             5.510        21.404  1       
                                                          Uncertainty           0.000        21.404  
                                                          Setup time            0.199        21.205  
----------------------------------------  --------------  --------------------  -----  ------------  ------  
Required Time                                                                                21.205  
Arrival Time                                                                                -26.440  
----------------------------------------  --------------  --------------------  -----  ------------  ------  
Path Slack  (Failed)                                                                         -5.235  




++++ Path 5 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : i2c_slave_axil_master_inst/addr_reg__i13/Q  (SLICE_R9C16D)
Path End         : {regs[2][23]/SP   regs[2][22]/SP}  (SLICE_R4C27B)
Source Clock     : adc_clk
Destination Clock: adc_clk
Logic Level      : 6
Delay Ratio      : 82.2% (route), 17.8% (logic)
Clock Skew       : 0.000 ns
Setup Constraint : 15.384 ns 
Path Slack       : -5.235 ns  (Failed)

Name                                      Cell/Site Name  Delay Name            Delay  Arrival Time  Fanout  
----------------------------------------  --------------  --------------------  -----  ------------  ------  
ADC_DCLK                                  top             CLOCK LATENCY         0.000         0.000  1       
ADC_DCLK                                                  NET DELAY             0.000         0.000  1       
ADC_DCLK_pad.bb_inst/B->ADC_DCLK_pad.bb_inst/O
                                          PIO_44          IOPAD_TO_PADDI_DELAY  0.510         0.510  1197    
fft_memory/lscc_ram_dp_inst/NON_MIX.ADDR_ROUTE[0].DATA_ROUTE[0].no_init.u_mem0/ADC_DCLK_c
                                                          NET DELAY             5.510         6.020  1       



i2c_slave_axil_master_inst/addr_reg__i13/CK->i2c_slave_axil_master_inst/addr_reg__i13/Q
                                          SLICE_R9C16D    CLK_TO_Q0_DELAY  1.391         7.411  6       
i2c_slave_axil_master_inst/m_axil_awaddr[12]
                                                          NET DELAY        2.079         9.490  1       
i1_2_lut_adj_38409/B->i1_2_lut_adj_38409/Z
                                          SLICE_R9C17B    B0_TO_F0_DELAY   0.450         9.940  1       
n41543                                                    NET DELAY        2.172        12.112  1       
i1_4_lut_adj_38404/C->i1_4_lut_adj_38404/Z
                                          SLICE_R10C17A   D1_TO_F1_DELAY   0.450        12.562  9       
n26                                                       NET DELAY        2.172        14.734  1       
i1_4_lut_adj_38416/C->i1_4_lut_adj_38416/Z
                                          SLICE_R11C17A   D1_TO_F1_DELAY   0.450        15.184  4       
n20150                                                    NET DELAY        2.556        17.740  1       
i1_4_lut_adj_38415/C->i1_4_lut_adj_38415/Z
                                          SLICE_R10C17C   A0_TO_F0_DELAY   0.450        18.190  3       
i2c_slave_axil_master_inst/n35713                         NET DELAY        2.768        20.958  1       
i2c_slave_axil_master_inst/i1_4_lut_adj_38006/B->i2c_slave_axil_master_inst/i1_4_lut_adj_38006/Z
                                          SLICE_R11C19C   D1_TO_F1_DELAY   0.450        21.408  17      
i2c_slave_axil_master_inst/n19081 ( CE )                  NET DELAY        5.033        26.441  1       



                                                          CONSTRAINT            0.000        15.384  1       
ADC_DCLK                                  top             CLOCK LATENCY         0.000        15.384  1       
ADC_DCLK                                                  NET DELAY             0.000        15.384  1       
ADC_DCLK_pad.bb_inst/B->ADC_DCLK_pad.bb_inst/O
                                          PIO_44          IOPAD_TO_PADDI_DELAY  0.510        15.894  1197    
fft_memory/lscc_ram_dp_inst/NON_MIX.ADDR_ROUTE[0].DATA_ROUTE[0].no_init.u_mem0/ADC_DCLK_c ( CLK )
                                                          NET DELAY             5.510        21.404  1       
                                                          Uncertainty           0.000        21.404  
                                                          Setup time            0.199        21.205  
----------------------------------------  --------------  --------------------  -----  ------------  ------  
Required Time                                                                                21.205  
Arrival Time                                                                                -26.440  
----------------------------------------  --------------  --------------------  -----  ------------  ------  
Path Slack  (Failed)                                                                         -5.235  




++++ Path 6 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : i2c_slave_axil_master_inst/addr_reg__i13/Q  (SLICE_R9C16D)
Path End         : {regs[2][25]/SP   regs[2][24]/SP}  (SLICE_R4C27A)
Source Clock     : adc_clk
Destination Clock: adc_clk
Logic Level      : 6
Delay Ratio      : 82.2% (route), 17.8% (logic)
Clock Skew       : 0.000 ns
Setup Constraint : 15.384 ns 
Path Slack       : -5.235 ns  (Failed)

Name                                      Cell/Site Name  Delay Name            Delay  Arrival Time  Fanout  
----------------------------------------  --------------  --------------------  -----  ------------  ------  
ADC_DCLK                                  top             CLOCK LATENCY         0.000         0.000  1       
ADC_DCLK                                                  NET DELAY             0.000         0.000  1       
ADC_DCLK_pad.bb_inst/B->ADC_DCLK_pad.bb_inst/O
                                          PIO_44          IOPAD_TO_PADDI_DELAY  0.510         0.510  1197    
fft_memory/lscc_ram_dp_inst/NON_MIX.ADDR_ROUTE[0].DATA_ROUTE[0].no_init.u_mem0/ADC_DCLK_c
                                                          NET DELAY             5.510         6.020  1       



i2c_slave_axil_master_inst/addr_reg__i13/CK->i2c_slave_axil_master_inst/addr_reg__i13/Q
                                          SLICE_R9C16D    CLK_TO_Q0_DELAY  1.391         7.411  6       
i2c_slave_axil_master_inst/m_axil_awaddr[12]
                                                          NET DELAY        2.079         9.490  1       
i1_2_lut_adj_38409/B->i1_2_lut_adj_38409/Z
                                          SLICE_R9C17B    B0_TO_F0_DELAY   0.450         9.940  1       
n41543                                                    NET DELAY        2.172        12.112  1       
i1_4_lut_adj_38404/C->i1_4_lut_adj_38404/Z
                                          SLICE_R10C17A   D1_TO_F1_DELAY   0.450        12.562  9       
n26                                                       NET DELAY        2.172        14.734  1       
i1_4_lut_adj_38416/C->i1_4_lut_adj_38416/Z
                                          SLICE_R11C17A   D1_TO_F1_DELAY   0.450        15.184  4       
n20150                                                    NET DELAY        2.556        17.740  1       
i1_4_lut_adj_38415/C->i1_4_lut_adj_38415/Z
                                          SLICE_R10C17C   A0_TO_F0_DELAY   0.450        18.190  3       
i2c_slave_axil_master_inst/n35713                         NET DELAY        2.768        20.958  1       
i2c_slave_axil_master_inst/i1_4_lut_adj_38006/B->i2c_slave_axil_master_inst/i1_4_lut_adj_38006/Z
                                          SLICE_R11C19C   D1_TO_F1_DELAY   0.450        21.408  17      
i2c_slave_axil_master_inst/n19081 ( CE )                  NET DELAY        5.033        26.441  1       



                                                          CONSTRAINT            0.000        15.384  1       
ADC_DCLK                                  top             CLOCK LATENCY         0.000        15.384  1       
ADC_DCLK                                                  NET DELAY             0.000        15.384  1       
ADC_DCLK_pad.bb_inst/B->ADC_DCLK_pad.bb_inst/O
                                          PIO_44          IOPAD_TO_PADDI_DELAY  0.510        15.894  1197    
fft_memory/lscc_ram_dp_inst/NON_MIX.ADDR_ROUTE[0].DATA_ROUTE[0].no_init.u_mem0/ADC_DCLK_c ( CLK )
                                                          NET DELAY             5.510        21.404  1       
                                                          Uncertainty           0.000        21.404  
                                                          Setup time            0.199        21.205  
----------------------------------------  --------------  --------------------  -----  ------------  ------  
Required Time                                                                                21.205  
Arrival Time                                                                                -26.440  
----------------------------------------  --------------  --------------------  -----  ------------  ------  
Path Slack  (Failed)                                                                         -5.235  




++++ Path 7 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : i2c_slave_axil_master_inst/addr_reg__i13/Q  (SLICE_R9C16D)
Path End         : {regs[3][24]/SP   regs[3][23]/SP}  (SLICE_R6C25C)
Source Clock     : adc_clk
Destination Clock: adc_clk
Logic Level      : 7
Delay Ratio      : 79.5% (route), 20.5% (logic)
Clock Skew       : 0.000 ns
Setup Constraint : 15.384 ns 
Path Slack       : -4.904 ns  (Failed)

Name                                      Cell/Site Name  Delay Name            Delay  Arrival Time  Fanout  
----------------------------------------  --------------  --------------------  -----  ------------  ------  
ADC_DCLK                                  top             CLOCK LATENCY         0.000         0.000  1       
ADC_DCLK                                                  NET DELAY             0.000         0.000  1       
ADC_DCLK_pad.bb_inst/B->ADC_DCLK_pad.bb_inst/O
                                          PIO_44          IOPAD_TO_PADDI_DELAY  0.510         0.510  1197    
fft_memory/lscc_ram_dp_inst/NON_MIX.ADDR_ROUTE[0].DATA_ROUTE[0].no_init.u_mem0/ADC_DCLK_c
                                                          NET DELAY             5.510         6.020  1       



i2c_slave_axil_master_inst/addr_reg__i13/CK->i2c_slave_axil_master_inst/addr_reg__i13/Q
                                          SLICE_R9C16D    CLK_TO_Q0_DELAY  1.391         7.411  6       
i2c_slave_axil_master_inst/m_axil_awaddr[12]
                                                          NET DELAY        2.079         9.490  1       
i1_2_lut_adj_38409/B->i1_2_lut_adj_38409/Z
                                          SLICE_R9C17B    B0_TO_F0_DELAY   0.450         9.940  1       
n41543                                                    NET DELAY        2.172        12.112  1       
i1_4_lut_adj_38404/C->i1_4_lut_adj_38404/Z
                                          SLICE_R10C17A   D1_TO_F1_DELAY   0.450        12.562  9       
n26                                                       NET DELAY        2.172        14.734  1       
i1_4_lut_adj_38416/C->i1_4_lut_adj_38416/Z
                                          SLICE_R11C17A   D1_TO_F1_DELAY   0.450        15.184  4       
n20150                                                    NET DELAY        2.556        17.740  1       
i1_4_lut_adj_38415/C->i1_4_lut_adj_38415/Z
                                          SLICE_R10C17C   A0_TO_F0_DELAY   0.477        18.217  3       
i2c_slave_axil_master_inst/n35713                         NET DELAY        0.305        18.522  1       
i2c_slave_axil_master_inst/i2_4_lut/D->i2c_slave_axil_master_inst/i2_4_lut/Z
                                          SLICE_R10C17C   C1_TO_F1_DELAY   0.450        18.972  3       
i2c_slave_axil_master_inst/n40013                         NET DELAY        2.172        21.144  1       
i2c_slave_axil_master_inst/i1_2_lut_rep_1104/B->i2c_slave_axil_master_inst/i1_2_lut_rep_1104/Z
                                          SLICE_R10C17D   D1_TO_F1_DELAY   0.450        21.594  16      
i2c_slave_axil_master_inst/n44421 ( CE )                  NET DELAY        4.516        26.110  1       



                                                          CONSTRAINT            0.000        15.384  1       
ADC_DCLK                                  top             CLOCK LATENCY         0.000        15.384  1       
ADC_DCLK                                                  NET DELAY             0.000        15.384  1       
ADC_DCLK_pad.bb_inst/B->ADC_DCLK_pad.bb_inst/O
                                          PIO_44          IOPAD_TO_PADDI_DELAY  0.510        15.894  1197    
fft_memory/lscc_ram_dp_inst/NON_MIX.ADDR_ROUTE[0].DATA_ROUTE[0].no_init.u_mem0/ADC_DCLK_c ( CLK )
                                                          NET DELAY             5.510        21.404  1       
                                                          Uncertainty           0.000        21.404  
                                                          Setup time            0.199        21.205  
----------------------------------------  --------------  --------------------  -----  ------------  ------  
Required Time                                                                                21.205  
Arrival Time                                                                                -26.109  
----------------------------------------  --------------  --------------------  -----  ------------  ------  
Path Slack  (Failed)                                                                         -4.904  




++++ Path 8 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : i2c_slave_axil_master_inst/addr_reg__i13/Q  (SLICE_R9C16D)
Path End         : {regs[0][24]/SP   regs[0][23]/SP}  (SLICE_R5C27C)
Source Clock     : adc_clk
Destination Clock: adc_clk
Logic Level      : 6
Delay Ratio      : 81.7% (route), 18.3% (logic)
Clock Skew       : 0.000 ns
Setup Constraint : 15.384 ns 
Path Slack       : -4.718 ns  (Failed)

Name                                      Cell/Site Name  Delay Name            Delay  Arrival Time  Fanout  
----------------------------------------  --------------  --------------------  -----  ------------  ------  
ADC_DCLK                                  top             CLOCK LATENCY         0.000         0.000  1       
ADC_DCLK                                                  NET DELAY             0.000         0.000  1       
ADC_DCLK_pad.bb_inst/B->ADC_DCLK_pad.bb_inst/O
                                          PIO_44          IOPAD_TO_PADDI_DELAY  0.510         0.510  1197    
fft_memory/lscc_ram_dp_inst/NON_MIX.ADDR_ROUTE[0].DATA_ROUTE[0].no_init.u_mem0/ADC_DCLK_c
                                                          NET DELAY             5.510         6.020  1       



i2c_slave_axil_master_inst/addr_reg__i13/CK->i2c_slave_axil_master_inst/addr_reg__i13/Q
                                          SLICE_R9C16D    CLK_TO_Q0_DELAY  1.391         7.411  6       
i2c_slave_axil_master_inst/m_axil_awaddr[12]
                                                          NET DELAY        2.079         9.490  1       
i1_2_lut_adj_38409/B->i1_2_lut_adj_38409/Z
                                          SLICE_R9C17B    B0_TO_F0_DELAY   0.450         9.940  1       
n41543                                                    NET DELAY        2.172        12.112  1       
i1_4_lut_adj_38404/C->i1_4_lut_adj_38404/Z
                                          SLICE_R10C17A   D1_TO_F1_DELAY   0.450        12.562  9       
n26                                                       NET DELAY        2.172        14.734  1       
i1_4_lut_adj_38416/C->i1_4_lut_adj_38416/Z
                                          SLICE_R11C17A   D1_TO_F1_DELAY   0.450        15.184  4       
n20150                                                    NET DELAY        2.556        17.740  1       
i1_4_lut_adj_38415/C->i1_4_lut_adj_38415/Z
                                          SLICE_R10C17C   A0_TO_F0_DELAY   0.450        18.190  3       
i2c_slave_axil_master_inst/n35713                         NET DELAY        2.172        20.362  1       
i2c_slave_axil_master_inst/i1_2_lut_4_lut/D->i2c_slave_axil_master_inst/i1_2_lut_4_lut/Z
                                          SLICE_R9C18C    D1_TO_F1_DELAY   0.450        20.812  16      
i2c_slave_axil_master_inst/n19145 ( CE )                  NET DELAY        5.112        25.924  1       



                                                          CONSTRAINT            0.000        15.384  1       
ADC_DCLK                                  top             CLOCK LATENCY         0.000        15.384  1       
ADC_DCLK                                                  NET DELAY             0.000        15.384  1       
ADC_DCLK_pad.bb_inst/B->ADC_DCLK_pad.bb_inst/O
                                          PIO_44          IOPAD_TO_PADDI_DELAY  0.510        15.894  1197    
fft_memory/lscc_ram_dp_inst/NON_MIX.ADDR_ROUTE[0].DATA_ROUTE[0].no_init.u_mem0/ADC_DCLK_c ( CLK )
                                                          NET DELAY             5.510        21.404  1       
                                                          Uncertainty           0.000        21.404  
                                                          Setup time            0.199        21.205  
----------------------------------------  --------------  --------------------  -----  ------------  ------  
Required Time                                                                                21.205  
Arrival Time                                                                                -25.923  
----------------------------------------  --------------  --------------------  -----  ------------  ------  
Path Slack  (Failed)                                                                         -4.718  




++++ Path 9 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : i2c_slave_axil_master_inst/addr_reg__i13/Q  (SLICE_R9C16D)
Path End         : {regs[0][26]/SP   regs[0][25]/SP}  (SLICE_R5C27D)
Source Clock     : adc_clk
Destination Clock: adc_clk
Logic Level      : 6
Delay Ratio      : 81.7% (route), 18.3% (logic)
Clock Skew       : 0.000 ns
Setup Constraint : 15.384 ns 
Path Slack       : -4.718 ns  (Failed)

Name                                      Cell/Site Name  Delay Name            Delay  Arrival Time  Fanout  
----------------------------------------  --------------  --------------------  -----  ------------  ------  
ADC_DCLK                                  top             CLOCK LATENCY         0.000         0.000  1       
ADC_DCLK                                                  NET DELAY             0.000         0.000  1       
ADC_DCLK_pad.bb_inst/B->ADC_DCLK_pad.bb_inst/O
                                          PIO_44          IOPAD_TO_PADDI_DELAY  0.510         0.510  1197    
fft_memory/lscc_ram_dp_inst/NON_MIX.ADDR_ROUTE[0].DATA_ROUTE[0].no_init.u_mem0/ADC_DCLK_c
                                                          NET DELAY             5.510         6.020  1       



i2c_slave_axil_master_inst/addr_reg__i13/CK->i2c_slave_axil_master_inst/addr_reg__i13/Q
                                          SLICE_R9C16D    CLK_TO_Q0_DELAY  1.391         7.411  6       
i2c_slave_axil_master_inst/m_axil_awaddr[12]
                                                          NET DELAY        2.079         9.490  1       
i1_2_lut_adj_38409/B->i1_2_lut_adj_38409/Z
                                          SLICE_R9C17B    B0_TO_F0_DELAY   0.450         9.940  1       
n41543                                                    NET DELAY        2.172        12.112  1       
i1_4_lut_adj_38404/C->i1_4_lut_adj_38404/Z
                                          SLICE_R10C17A   D1_TO_F1_DELAY   0.450        12.562  9       
n26                                                       NET DELAY        2.172        14.734  1       
i1_4_lut_adj_38416/C->i1_4_lut_adj_38416/Z
                                          SLICE_R11C17A   D1_TO_F1_DELAY   0.450        15.184  4       
n20150                                                    NET DELAY        2.556        17.740  1       
i1_4_lut_adj_38415/C->i1_4_lut_adj_38415/Z
                                          SLICE_R10C17C   A0_TO_F0_DELAY   0.450        18.190  3       
i2c_slave_axil_master_inst/n35713                         NET DELAY        2.172        20.362  1       
i2c_slave_axil_master_inst/i1_2_lut_4_lut/D->i2c_slave_axil_master_inst/i1_2_lut_4_lut/Z
                                          SLICE_R9C18C    D1_TO_F1_DELAY   0.450        20.812  16      
i2c_slave_axil_master_inst/n19145 ( CE )                  NET DELAY        5.112        25.924  1       



                                                          CONSTRAINT            0.000        15.384  1       
ADC_DCLK                                  top             CLOCK LATENCY         0.000        15.384  1       
ADC_DCLK                                                  NET DELAY             0.000        15.384  1       
ADC_DCLK_pad.bb_inst/B->ADC_DCLK_pad.bb_inst/O
                                          PIO_44          IOPAD_TO_PADDI_DELAY  0.510        15.894  1197    
fft_memory/lscc_ram_dp_inst/NON_MIX.ADDR_ROUTE[0].DATA_ROUTE[0].no_init.u_mem0/ADC_DCLK_c ( CLK )
                                                          NET DELAY             5.510        21.404  1       
                                                          Uncertainty           0.000        21.404  
                                                          Setup time            0.199        21.205  
----------------------------------------  --------------  --------------------  -----  ------------  ------  
Required Time                                                                                21.205  
Arrival Time                                                                                -25.923  
----------------------------------------  --------------  --------------------  -----  ------------  ------  
Path Slack  (Failed)                                                                         -4.718  




++++ Path 10 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : i2c_slave_axil_master_inst/addr_reg__i13/Q  (SLICE_R9C16D)
Path End         : {regs[2][21]/SP   regs[2][20]/SP}  (SLICE_R3C27D)
Source Clock     : adc_clk
Destination Clock: adc_clk
Logic Level      : 6
Delay Ratio      : 81.7% (route), 18.3% (logic)
Clock Skew       : 0.000 ns
Setup Constraint : 15.384 ns 
Path Slack       : -4.718 ns  (Failed)

Name                                      Cell/Site Name  Delay Name            Delay  Arrival Time  Fanout  
----------------------------------------  --------------  --------------------  -----  ------------  ------  
ADC_DCLK                                  top             CLOCK LATENCY         0.000         0.000  1       
ADC_DCLK                                                  NET DELAY             0.000         0.000  1       
ADC_DCLK_pad.bb_inst/B->ADC_DCLK_pad.bb_inst/O
                                          PIO_44          IOPAD_TO_PADDI_DELAY  0.510         0.510  1197    
fft_memory/lscc_ram_dp_inst/NON_MIX.ADDR_ROUTE[0].DATA_ROUTE[0].no_init.u_mem0/ADC_DCLK_c
                                                          NET DELAY             5.510         6.020  1       



i2c_slave_axil_master_inst/addr_reg__i13/CK->i2c_slave_axil_master_inst/addr_reg__i13/Q
                                          SLICE_R9C16D    CLK_TO_Q0_DELAY  1.391         7.411  6       
i2c_slave_axil_master_inst/m_axil_awaddr[12]
                                                          NET DELAY        2.079         9.490  1       
i1_2_lut_adj_38409/B->i1_2_lut_adj_38409/Z
                                          SLICE_R9C17B    B0_TO_F0_DELAY   0.450         9.940  1       
n41543                                                    NET DELAY        2.172        12.112  1       
i1_4_lut_adj_38404/C->i1_4_lut_adj_38404/Z
                                          SLICE_R10C17A   D1_TO_F1_DELAY   0.450        12.562  9       
n26                                                       NET DELAY        2.172        14.734  1       
i1_4_lut_adj_38416/C->i1_4_lut_adj_38416/Z
                                          SLICE_R11C17A   D1_TO_F1_DELAY   0.450        15.184  4       
n20150                                                    NET DELAY        2.556        17.740  1       
i1_4_lut_adj_38415/C->i1_4_lut_adj_38415/Z
                                          SLICE_R10C17C   A0_TO_F0_DELAY   0.450        18.190  3       
i2c_slave_axil_master_inst/n35713                         NET DELAY        2.768        20.958  1       
i2c_slave_axil_master_inst/i1_4_lut_adj_38006/B->i2c_slave_axil_master_inst/i1_4_lut_adj_38006/Z
                                          SLICE_R11C19C   D1_TO_F1_DELAY   0.450        21.408  17      
i2c_slave_axil_master_inst/n19081 ( CE )                  NET DELAY        4.516        25.924  1       



                                                          CONSTRAINT            0.000        15.384  1       
ADC_DCLK                                  top             CLOCK LATENCY         0.000        15.384  1       
ADC_DCLK                                                  NET DELAY             0.000        15.384  1       
ADC_DCLK_pad.bb_inst/B->ADC_DCLK_pad.bb_inst/O
                                          PIO_44          IOPAD_TO_PADDI_DELAY  0.510        15.894  1197    
fft_memory/lscc_ram_dp_inst/NON_MIX.ADDR_ROUTE[0].DATA_ROUTE[0].no_init.u_mem0/ADC_DCLK_c ( CLK )
                                                          NET DELAY             5.510        21.404  1       
                                                          Uncertainty           0.000        21.404  
                                                          Setup time            0.199        21.205  
----------------------------------------  --------------  --------------------  -----  ------------  ------  
Required Time                                                                                21.205  
Arrival Time                                                                                -25.923  
----------------------------------------  --------------  --------------------  -----  ------------  ------  
Path Slack  (Failed)                                                                         -4.718  




++++ Path 11 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : i2c_slave_axil_master_inst/addr_reg__i13/Q  (SLICE_R9C16D)
Path End         : {regs[2][27]/SP   regs[2][26]/SP}  (SLICE_R9C29B)
Source Clock     : adc_clk
Destination Clock: adc_clk
Logic Level      : 6
Delay Ratio      : 81.7% (route), 18.3% (logic)
Clock Skew       : 0.000 ns
Setup Constraint : 15.384 ns 
Path Slack       : -4.718 ns  (Failed)

Name                                      Cell/Site Name  Delay Name            Delay  Arrival Time  Fanout  
----------------------------------------  --------------  --------------------  -----  ------------  ------  
ADC_DCLK                                  top             CLOCK LATENCY         0.000         0.000  1       
ADC_DCLK                                                  NET DELAY             0.000         0.000  1       
ADC_DCLK_pad.bb_inst/B->ADC_DCLK_pad.bb_inst/O
                                          PIO_44          IOPAD_TO_PADDI_DELAY  0.510         0.510  1197    
fft_memory/lscc_ram_dp_inst/NON_MIX.ADDR_ROUTE[0].DATA_ROUTE[0].no_init.u_mem0/ADC_DCLK_c
                                                          NET DELAY             5.510         6.020  1       



i2c_slave_axil_master_inst/addr_reg__i13/CK->i2c_slave_axil_master_inst/addr_reg__i13/Q
                                          SLICE_R9C16D    CLK_TO_Q0_DELAY  1.391         7.411  6       
i2c_slave_axil_master_inst/m_axil_awaddr[12]
                                                          NET DELAY        2.079         9.490  1       
i1_2_lut_adj_38409/B->i1_2_lut_adj_38409/Z
                                          SLICE_R9C17B    B0_TO_F0_DELAY   0.450         9.940  1       
n41543                                                    NET DELAY        2.172        12.112  1       
i1_4_lut_adj_38404/C->i1_4_lut_adj_38404/Z
                                          SLICE_R10C17A   D1_TO_F1_DELAY   0.450        12.562  9       
n26                                                       NET DELAY        2.172        14.734  1       
i1_4_lut_adj_38416/C->i1_4_lut_adj_38416/Z
                                          SLICE_R11C17A   D1_TO_F1_DELAY   0.450        15.184  4       
n20150                                                    NET DELAY        2.556        17.740  1       
i1_4_lut_adj_38415/C->i1_4_lut_adj_38415/Z
                                          SLICE_R10C17C   A0_TO_F0_DELAY   0.450        18.190  3       
i2c_slave_axil_master_inst/n35713                         NET DELAY        2.768        20.958  1       
i2c_slave_axil_master_inst/i1_4_lut_adj_38006/B->i2c_slave_axil_master_inst/i1_4_lut_adj_38006/Z
                                          SLICE_R11C19C   D1_TO_F1_DELAY   0.450        21.408  17      
i2c_slave_axil_master_inst/n19081 ( CE )                  NET DELAY        4.516        25.924  1       



                                                          CONSTRAINT            0.000        15.384  1       
ADC_DCLK                                  top             CLOCK LATENCY         0.000        15.384  1       
ADC_DCLK                                                  NET DELAY             0.000        15.384  1       
ADC_DCLK_pad.bb_inst/B->ADC_DCLK_pad.bb_inst/O
                                          PIO_44          IOPAD_TO_PADDI_DELAY  0.510        15.894  1197    
fft_memory/lscc_ram_dp_inst/NON_MIX.ADDR_ROUTE[0].DATA_ROUTE[0].no_init.u_mem0/ADC_DCLK_c ( CLK )
                                                          NET DELAY             5.510        21.404  1       
                                                          Uncertainty           0.000        21.404  
                                                          Setup time            0.199        21.205  
----------------------------------------  --------------  --------------------  -----  ------------  ------  
Required Time                                                                                21.205  
Arrival Time                                                                                -25.923  
----------------------------------------  --------------  --------------------  -----  ------------  ------  
Path Slack  (Failed)                                                                         -4.718  




++++ Path 12 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : i2c_slave_axil_master_inst/addr_reg__i13/Q  (SLICE_R9C16D)
Path End         : {regs[0][22]/SP   regs[0][21]/SP}  (SLICE_R4C28D)
Source Clock     : adc_clk
Destination Clock: adc_clk
Logic Level      : 6
Delay Ratio      : 81.6% (route), 18.4% (logic)
Clock Skew       : 0.000 ns
Setup Constraint : 15.384 ns 
Path Slack       : -4.639 ns  (Failed)

Name                                      Cell/Site Name  Delay Name            Delay  Arrival Time  Fanout  
----------------------------------------  --------------  --------------------  -----  ------------  ------  
ADC_DCLK                                  top             CLOCK LATENCY         0.000         0.000  1       
ADC_DCLK                                                  NET DELAY             0.000         0.000  1       
ADC_DCLK_pad.bb_inst/B->ADC_DCLK_pad.bb_inst/O
                                          PIO_44          IOPAD_TO_PADDI_DELAY  0.510         0.510  1197    
fft_memory/lscc_ram_dp_inst/NON_MIX.ADDR_ROUTE[0].DATA_ROUTE[0].no_init.u_mem0/ADC_DCLK_c
                                                          NET DELAY             5.510         6.020  1       



i2c_slave_axil_master_inst/addr_reg__i13/CK->i2c_slave_axil_master_inst/addr_reg__i13/Q
                                          SLICE_R9C16D    CLK_TO_Q0_DELAY  1.391         7.411  6       
i2c_slave_axil_master_inst/m_axil_awaddr[12]
                                                          NET DELAY        2.079         9.490  1       
i1_2_lut_adj_38409/B->i1_2_lut_adj_38409/Z
                                          SLICE_R9C17B    B0_TO_F0_DELAY   0.450         9.940  1       
n41543                                                    NET DELAY        2.172        12.112  1       
i1_4_lut_adj_38404/C->i1_4_lut_adj_38404/Z
                                          SLICE_R10C17A   D1_TO_F1_DELAY   0.450        12.562  9       
n26                                                       NET DELAY        2.172        14.734  1       
i1_4_lut_adj_38416/C->i1_4_lut_adj_38416/Z
                                          SLICE_R11C17A   D1_TO_F1_DELAY   0.450        15.184  4       
n20150                                                    NET DELAY        2.556        17.740  1       
i1_4_lut_adj_38415/C->i1_4_lut_adj_38415/Z
                                          SLICE_R10C17C   A0_TO_F0_DELAY   0.450        18.190  3       
i2c_slave_axil_master_inst/n35713                         NET DELAY        2.172        20.362  1       
i2c_slave_axil_master_inst/i1_2_lut_4_lut/D->i2c_slave_axil_master_inst/i1_2_lut_4_lut/Z
                                          SLICE_R9C18C    D1_TO_F1_DELAY   0.450        20.812  16      
i2c_slave_axil_master_inst/n19145 ( CE )                  NET DELAY        5.033        25.845  1       



                                                          CONSTRAINT            0.000        15.384  1       
ADC_DCLK                                  top             CLOCK LATENCY         0.000        15.384  1       
ADC_DCLK                                                  NET DELAY             0.000        15.384  1       
ADC_DCLK_pad.bb_inst/B->ADC_DCLK_pad.bb_inst/O
                                          PIO_44          IOPAD_TO_PADDI_DELAY  0.510        15.894  1197    
fft_memory/lscc_ram_dp_inst/NON_MIX.ADDR_ROUTE[0].DATA_ROUTE[0].no_init.u_mem0/ADC_DCLK_c ( CLK )
                                                          NET DELAY             5.510        21.404  1       
                                                          Uncertainty           0.000        21.404  
                                                          Setup time            0.199        21.205  
----------------------------------------  --------------  --------------------  -----  ------------  ------  
Required Time                                                                                21.205  
Arrival Time                                                                                -25.844  
----------------------------------------  --------------  --------------------  -----  ------------  ------  
Path Slack  (Failed)                                                                         -4.639  




++++ Path 13 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : i2s_control_inst/data_cnt__i1/Q  (SLICE_R5C22B)
Path End         : signal_memory/SP256K_inst/ADDRESS10  (SRAM_SRAM_R1C1B)
Source Clock     : adc_clk
Destination Clock: adc_clk
Logic Level      : 8
Delay Ratio      : 76.4% (route), 23.6% (logic)
Clock Skew       : 0.000 ns
Setup Constraint : 15.384 ns 
Path Slack       : -4.446 ns  (Failed)

Name                                      Cell/Site Name  Delay Name            Delay  Arrival Time  Fanout  
----------------------------------------  --------------  --------------------  -----  ------------  ------  
ADC_DCLK                                  top             CLOCK LATENCY         0.000         0.000  1       
ADC_DCLK                                                  NET DELAY             0.000         0.000  1       
ADC_DCLK_pad.bb_inst/B->ADC_DCLK_pad.bb_inst/O
                                          PIO_44          IOPAD_TO_PADDI_DELAY  0.510         0.510  1197    
fft_memory/lscc_ram_dp_inst/NON_MIX.ADDR_ROUTE[0].DATA_ROUTE[0].no_init.u_mem0/ADC_DCLK_c
                                                          NET DELAY             5.510         6.020  1       



i2s_control_inst/data_cnt__i1/CK->i2s_control_inst/data_cnt__i1/Q
                                          SLICE_R5C22B    CLK_TO_Q1_DELAY  1.391         7.411  10      
i2s_control_inst/data_cnt[1]                              NET DELAY        2.358         9.769  1       
i2s_control_inst/i24028_3_lut_4_lut/A->i2s_control_inst/i24028_3_lut_4_lut/Z
                                          SLICE_R5C21A    D0_TO_F0_DELAY   0.477        10.246  3       
i2s_control_inst/n4_adj_5217                              NET DELAY        0.305        10.551  1       
i2s_control_inst/i24036_3_lut_rep_1298/C->i2s_control_inst/i24036_3_lut_rep_1298/Z
                                          SLICE_R5C21A    C1_TO_F1_DELAY   0.450        11.001  4       
i2s_control_inst/n44615                                   NET DELAY        2.768        13.769  1       
i2s_control_inst/i24055_2_lut_rep_1153_3_lut_4_lut/B->i2s_control_inst/i24055_2_lut_rep_1153_3_lut_4_lut/Z
                                          SLICE_R4C19A    D0_TO_F0_DELAY   0.477        14.246  3       
i2s_control_inst/n44470                                   NET DELAY        0.305        14.551  1       
i2s_control_inst/i24076_2_lut_rep_1091_3_lut_4_lut/B->i2s_control_inst/i24076_2_lut_rep_1091_3_lut_4_lut/Z
                                          SLICE_R4C19A    C1_TO_F1_DELAY   0.450        15.001  2       
memory_mux_signal_ram/n44408                              NET DELAY        2.172        17.173  1       
memory_mux_signal_ram/mux_8_i11_4_lut/D->memory_mux_signal_ram/mux_8_i11_4_lut/Z
                                          SLICE_R3C18D    D0_TO_F0_DELAY   0.477        17.650  1       
memory_mux_signal_ram/addr_mem_13__N_2549[10]
                                                          NET DELAY        0.305        17.955  1       
memory_mux_signal_ram/addr_mem_13__I_37623_i11_3_lut/A->memory_mux_signal_ram/addr_mem_13__I_37623_i11_3_lut/Z
                                          SLICE_R3C18D    C1_TO_F1_DELAY   0.450        18.405  1       
memory_mux_signal_ram/addr_mem_13__N_2518[10]
                                                          NET DELAY        2.172        20.577  1       
memory_mux_signal_ram/addr_mem_13__I_0_i11_3_lut/B->memory_mux_signal_ram/addr_mem_13__I_0_i11_3_lut/Z
                                          SLICE_R2C17D    D1_TO_F1_DELAY   0.450        21.027  1       
memory_mux_signal_ram/signal_ram_addr[10] ( ADDRESS10 )
                                                          NET DELAY        4.556        25.583  1       



                                                          CONSTRAINT            0.000        15.384  1       
ADC_DCLK                                  top             CLOCK LATENCY         0.000        15.384  1       
ADC_DCLK                                                  NET DELAY             0.000        15.384  1       
ADC_DCLK_pad.bb_inst/B->ADC_DCLK_pad.bb_inst/O
                                          PIO_44          IOPAD_TO_PADDI_DELAY  0.510        15.894  1197    
fft_memory/lscc_ram_dp_inst/NON_MIX.ADDR_ROUTE[0].DATA_ROUTE[0].no_init.u_mem0/ADC_DCLK_c ( CLOCK )
                                                          NET DELAY             5.510        21.404  1       
                                                          Uncertainty           0.000        21.404  
                                                          Setup time            0.268        21.136  
----------------------------------------  --------------  --------------------  -----  ------------  ------  
Required Time                                                                                21.136  
Arrival Time                                                                                -25.582  
----------------------------------------  --------------  --------------------  -----  ------------  ------  
Path Slack  (Failed)                                                                         -4.446  




++++ Path 14 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : i2c_slave_axil_master_inst/addr_reg__i13/Q  (SLICE_R9C16D)
Path End         : {regs[2][11]/SP   regs[2][10]/SP}  (SLICE_R2C18C)
Source Clock     : adc_clk
Destination Clock: adc_clk
Logic Level      : 6
Delay Ratio      : 81.4% (route), 18.6% (logic)
Clock Skew       : 0.000 ns
Setup Constraint : 15.384 ns 
Path Slack       : -4.440 ns  (Failed)

Name                                      Cell/Site Name  Delay Name            Delay  Arrival Time  Fanout  
----------------------------------------  --------------  --------------------  -----  ------------  ------  
ADC_DCLK                                  top             CLOCK LATENCY         0.000         0.000  1       
ADC_DCLK                                                  NET DELAY             0.000         0.000  1       
ADC_DCLK_pad.bb_inst/B->ADC_DCLK_pad.bb_inst/O
                                          PIO_44          IOPAD_TO_PADDI_DELAY  0.510         0.510  1197    
fft_memory/lscc_ram_dp_inst/NON_MIX.ADDR_ROUTE[0].DATA_ROUTE[0].no_init.u_mem0/ADC_DCLK_c
                                                          NET DELAY             5.510         6.020  1       



i2c_slave_axil_master_inst/addr_reg__i13/CK->i2c_slave_axil_master_inst/addr_reg__i13/Q
                                          SLICE_R9C16D    CLK_TO_Q0_DELAY  1.391         7.411  6       
i2c_slave_axil_master_inst/m_axil_awaddr[12]
                                                          NET DELAY        2.079         9.490  1       
i1_2_lut_adj_38409/B->i1_2_lut_adj_38409/Z
                                          SLICE_R9C17B    B0_TO_F0_DELAY   0.450         9.940  1       
n41543                                                    NET DELAY        2.172        12.112  1       
i1_4_lut_adj_38404/C->i1_4_lut_adj_38404/Z
                                          SLICE_R10C17A   D1_TO_F1_DELAY   0.450        12.562  9       
n26                                                       NET DELAY        2.172        14.734  1       
i1_4_lut_adj_38416/C->i1_4_lut_adj_38416/Z
                                          SLICE_R11C17A   D1_TO_F1_DELAY   0.450        15.184  4       
n20150                                                    NET DELAY        2.556        17.740  1       
i1_4_lut_adj_38415/C->i1_4_lut_adj_38415/Z
                                          SLICE_R10C17C   A0_TO_F0_DELAY   0.450        18.190  3       
i2c_slave_axil_master_inst/n35713                         NET DELAY        2.768        20.958  1       
i2c_slave_axil_master_inst/i1_4_lut_adj_38006/B->i2c_slave_axil_master_inst/i1_4_lut_adj_38006/Z
                                          SLICE_R11C19C   D1_TO_F1_DELAY   0.450        21.408  17      
i2c_slave_axil_master_inst/n19081 ( CE )                  NET DELAY        4.238        25.646  1       



                                                          CONSTRAINT            0.000        15.384  1       
ADC_DCLK                                  top             CLOCK LATENCY         0.000        15.384  1       
ADC_DCLK                                                  NET DELAY             0.000        15.384  1       
ADC_DCLK_pad.bb_inst/B->ADC_DCLK_pad.bb_inst/O
                                          PIO_44          IOPAD_TO_PADDI_DELAY  0.510        15.894  1197    
fft_memory/lscc_ram_dp_inst/NON_MIX.ADDR_ROUTE[0].DATA_ROUTE[0].no_init.u_mem0/ADC_DCLK_c ( CLK )
                                                          NET DELAY             5.510        21.404  1       
                                                          Uncertainty           0.000        21.404  
                                                          Setup time            0.199        21.205  
----------------------------------------  --------------  --------------------  -----  ------------  ------  
Required Time                                                                                21.205  
Arrival Time                                                                                -25.645  
----------------------------------------  --------------  --------------------  -----  ------------  ------  
Path Slack  (Failed)                                                                         -4.440  




++++ Path 15 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : i2c_slave_axil_master_inst/addr_reg__i13/Q  (SLICE_R9C16D)
Path End         : {regs[3][20]/SP   regs[3][19]/SP}  (SLICE_R11C24C)
Source Clock     : adc_clk
Destination Clock: adc_clk
Logic Level      : 7
Delay Ratio      : 79.0% (route), 21.0% (logic)
Clock Skew       : 0.000 ns
Setup Constraint : 15.384 ns 
Path Slack       : -4.388 ns  (Failed)

Name                                      Cell/Site Name  Delay Name            Delay  Arrival Time  Fanout  
----------------------------------------  --------------  --------------------  -----  ------------  ------  
ADC_DCLK                                  top             CLOCK LATENCY         0.000         0.000  1       
ADC_DCLK                                                  NET DELAY             0.000         0.000  1       
ADC_DCLK_pad.bb_inst/B->ADC_DCLK_pad.bb_inst/O
                                          PIO_44          IOPAD_TO_PADDI_DELAY  0.510         0.510  1197    
fft_memory/lscc_ram_dp_inst/NON_MIX.ADDR_ROUTE[0].DATA_ROUTE[0].no_init.u_mem0/ADC_DCLK_c
                                                          NET DELAY             5.510         6.020  1       



i2c_slave_axil_master_inst/addr_reg__i13/CK->i2c_slave_axil_master_inst/addr_reg__i13/Q
                                          SLICE_R9C16D    CLK_TO_Q0_DELAY  1.391         7.411  6       
i2c_slave_axil_master_inst/m_axil_awaddr[12]
                                                          NET DELAY        2.079         9.490  1       
i1_2_lut_adj_38409/B->i1_2_lut_adj_38409/Z
                                          SLICE_R9C17B    B0_TO_F0_DELAY   0.450         9.940  1       
n41543                                                    NET DELAY        2.172        12.112  1       
i1_4_lut_adj_38404/C->i1_4_lut_adj_38404/Z
                                          SLICE_R10C17A   D1_TO_F1_DELAY   0.450        12.562  9       
n26                                                       NET DELAY        2.172        14.734  1       
i1_4_lut_adj_38416/C->i1_4_lut_adj_38416/Z
                                          SLICE_R11C17A   D1_TO_F1_DELAY   0.450        15.184  4       
n20150                                                    NET DELAY        2.556        17.740  1       
i1_4_lut_adj_38415/C->i1_4_lut_adj_38415/Z
                                          SLICE_R10C17C   A0_TO_F0_DELAY   0.477        18.217  3       
i2c_slave_axil_master_inst/n35713                         NET DELAY        0.305        18.522  1       
i2c_slave_axil_master_inst/i2_4_lut/D->i2c_slave_axil_master_inst/i2_4_lut/Z
                                          SLICE_R10C17C   C1_TO_F1_DELAY   0.450        18.972  3       
i2c_slave_axil_master_inst/n40013                         NET DELAY        2.172        21.144  1       
i2c_slave_axil_master_inst/i1_2_lut_rep_1104/B->i2c_slave_axil_master_inst/i1_2_lut_rep_1104/Z
                                          SLICE_R10C17D   D1_TO_F1_DELAY   0.450        21.594  16      
i2c_slave_axil_master_inst/n44421 ( CE )                  NET DELAY        4.000        25.594  1       



                                                          CONSTRAINT            0.000        15.384  1       
ADC_DCLK                                  top             CLOCK LATENCY         0.000        15.384  1       
ADC_DCLK                                                  NET DELAY             0.000        15.384  1       
ADC_DCLK_pad.bb_inst/B->ADC_DCLK_pad.bb_inst/O
                                          PIO_44          IOPAD_TO_PADDI_DELAY  0.510        15.894  1197    
fft_memory/lscc_ram_dp_inst/NON_MIX.ADDR_ROUTE[0].DATA_ROUTE[0].no_init.u_mem0/ADC_DCLK_c ( CLK )
                                                          NET DELAY             5.510        21.404  1       
                                                          Uncertainty           0.000        21.404  
                                                          Setup time            0.199        21.205  
----------------------------------------  --------------  --------------------  -----  ------------  ------  
Required Time                                                                                21.205  
Arrival Time                                                                                -25.593  
----------------------------------------  --------------  --------------------  -----  ------------  ------  
Path Slack  (Failed)                                                                         -4.388  




++++ Path 16 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : i2c_slave_axil_master_inst/addr_reg__i13/Q  (SLICE_R9C16D)
Path End         : {regs[3][22]/SP   regs[3][21]/SP}  (SLICE_R9C28A)
Source Clock     : adc_clk
Destination Clock: adc_clk
Logic Level      : 7
Delay Ratio      : 79.0% (route), 21.0% (logic)
Clock Skew       : 0.000 ns
Setup Constraint : 15.384 ns 
Path Slack       : -4.388 ns  (Failed)

Name                                      Cell/Site Name  Delay Name            Delay  Arrival Time  Fanout  
----------------------------------------  --------------  --------------------  -----  ------------  ------  
ADC_DCLK                                  top             CLOCK LATENCY         0.000         0.000  1       
ADC_DCLK                                                  NET DELAY             0.000         0.000  1       
ADC_DCLK_pad.bb_inst/B->ADC_DCLK_pad.bb_inst/O
                                          PIO_44          IOPAD_TO_PADDI_DELAY  0.510         0.510  1197    
fft_memory/lscc_ram_dp_inst/NON_MIX.ADDR_ROUTE[0].DATA_ROUTE[0].no_init.u_mem0/ADC_DCLK_c
                                                          NET DELAY             5.510         6.020  1       



i2c_slave_axil_master_inst/addr_reg__i13/CK->i2c_slave_axil_master_inst/addr_reg__i13/Q
                                          SLICE_R9C16D    CLK_TO_Q0_DELAY  1.391         7.411  6       
i2c_slave_axil_master_inst/m_axil_awaddr[12]
                                                          NET DELAY        2.079         9.490  1       
i1_2_lut_adj_38409/B->i1_2_lut_adj_38409/Z
                                          SLICE_R9C17B    B0_TO_F0_DELAY   0.450         9.940  1       
n41543                                                    NET DELAY        2.172        12.112  1       
i1_4_lut_adj_38404/C->i1_4_lut_adj_38404/Z
                                          SLICE_R10C17A   D1_TO_F1_DELAY   0.450        12.562  9       
n26                                                       NET DELAY        2.172        14.734  1       
i1_4_lut_adj_38416/C->i1_4_lut_adj_38416/Z
                                          SLICE_R11C17A   D1_TO_F1_DELAY   0.450        15.184  4       
n20150                                                    NET DELAY        2.556        17.740  1       
i1_4_lut_adj_38415/C->i1_4_lut_adj_38415/Z
                                          SLICE_R10C17C   A0_TO_F0_DELAY   0.477        18.217  3       
i2c_slave_axil_master_inst/n35713                         NET DELAY        0.305        18.522  1       
i2c_slave_axil_master_inst/i2_4_lut/D->i2c_slave_axil_master_inst/i2_4_lut/Z
                                          SLICE_R10C17C   C1_TO_F1_DELAY   0.450        18.972  3       
i2c_slave_axil_master_inst/n40013                         NET DELAY        2.172        21.144  1       
i2c_slave_axil_master_inst/i1_2_lut_rep_1104/B->i2c_slave_axil_master_inst/i1_2_lut_rep_1104/Z
                                          SLICE_R10C17D   D1_TO_F1_DELAY   0.450        21.594  16      
i2c_slave_axil_master_inst/n44421 ( CE )                  NET DELAY        4.000        25.594  1       



                                                          CONSTRAINT            0.000        15.384  1       
ADC_DCLK                                  top             CLOCK LATENCY         0.000        15.384  1       
ADC_DCLK                                                  NET DELAY             0.000        15.384  1       
ADC_DCLK_pad.bb_inst/B->ADC_DCLK_pad.bb_inst/O
                                          PIO_44          IOPAD_TO_PADDI_DELAY  0.510        15.894  1197    
fft_memory/lscc_ram_dp_inst/NON_MIX.ADDR_ROUTE[0].DATA_ROUTE[0].no_init.u_mem0/ADC_DCLK_c ( CLK )
                                                          NET DELAY             5.510        21.404  1       
                                                          Uncertainty           0.000        21.404  
                                                          Setup time            0.199        21.205  
----------------------------------------  --------------  --------------------  -----  ------------  ------  
Required Time                                                                                21.205  
Arrival Time                                                                                -25.593  
----------------------------------------  --------------  --------------------  -----  ------------  ------  
Path Slack  (Failed)                                                                         -4.388  




++++ Path 17 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : i2c_slave_axil_master_inst/addr_reg__i13/Q  (SLICE_R9C16D)
Path End         : {regs[3][26]/SP   regs[3][25]/SP}  (SLICE_R9C28B)
Source Clock     : adc_clk
Destination Clock: adc_clk
Logic Level      : 7
Delay Ratio      : 79.0% (route), 21.0% (logic)
Clock Skew       : 0.000 ns
Setup Constraint : 15.384 ns 
Path Slack       : -4.388 ns  (Failed)

Name                                      Cell/Site Name  Delay Name            Delay  Arrival Time  Fanout  
----------------------------------------  --------------  --------------------  -----  ------------  ------  
ADC_DCLK                                  top             CLOCK LATENCY         0.000         0.000  1       
ADC_DCLK                                                  NET DELAY             0.000         0.000  1       
ADC_DCLK_pad.bb_inst/B->ADC_DCLK_pad.bb_inst/O
                                          PIO_44          IOPAD_TO_PADDI_DELAY  0.510         0.510  1197    
fft_memory/lscc_ram_dp_inst/NON_MIX.ADDR_ROUTE[0].DATA_ROUTE[0].no_init.u_mem0/ADC_DCLK_c
                                                          NET DELAY             5.510         6.020  1       



i2c_slave_axil_master_inst/addr_reg__i13/CK->i2c_slave_axil_master_inst/addr_reg__i13/Q
                                          SLICE_R9C16D    CLK_TO_Q0_DELAY  1.391         7.411  6       
i2c_slave_axil_master_inst/m_axil_awaddr[12]
                                                          NET DELAY        2.079         9.490  1       
i1_2_lut_adj_38409/B->i1_2_lut_adj_38409/Z
                                          SLICE_R9C17B    B0_TO_F0_DELAY   0.450         9.940  1       
n41543                                                    NET DELAY        2.172        12.112  1       
i1_4_lut_adj_38404/C->i1_4_lut_adj_38404/Z
                                          SLICE_R10C17A   D1_TO_F1_DELAY   0.450        12.562  9       
n26                                                       NET DELAY        2.172        14.734  1       
i1_4_lut_adj_38416/C->i1_4_lut_adj_38416/Z
                                          SLICE_R11C17A   D1_TO_F1_DELAY   0.450        15.184  4       
n20150                                                    NET DELAY        2.556        17.740  1       
i1_4_lut_adj_38415/C->i1_4_lut_adj_38415/Z
                                          SLICE_R10C17C   A0_TO_F0_DELAY   0.477        18.217  3       
i2c_slave_axil_master_inst/n35713                         NET DELAY        0.305        18.522  1       
i2c_slave_axil_master_inst/i2_4_lut/D->i2c_slave_axil_master_inst/i2_4_lut/Z
                                          SLICE_R10C17C   C1_TO_F1_DELAY   0.450        18.972  3       
i2c_slave_axil_master_inst/n40013                         NET DELAY        2.172        21.144  1       
i2c_slave_axil_master_inst/i1_2_lut_rep_1104/B->i2c_slave_axil_master_inst/i1_2_lut_rep_1104/Z
                                          SLICE_R10C17D   D1_TO_F1_DELAY   0.450        21.594  16      
i2c_slave_axil_master_inst/n44421 ( CE )                  NET DELAY        4.000        25.594  1       



                                                          CONSTRAINT            0.000        15.384  1       
ADC_DCLK                                  top             CLOCK LATENCY         0.000        15.384  1       
ADC_DCLK                                                  NET DELAY             0.000        15.384  1       
ADC_DCLK_pad.bb_inst/B->ADC_DCLK_pad.bb_inst/O
                                          PIO_44          IOPAD_TO_PADDI_DELAY  0.510        15.894  1197    
fft_memory/lscc_ram_dp_inst/NON_MIX.ADDR_ROUTE[0].DATA_ROUTE[0].no_init.u_mem0/ADC_DCLK_c ( CLK )
                                                          NET DELAY             5.510        21.404  1       
                                                          Uncertainty           0.000        21.404  
                                                          Setup time            0.199        21.205  
----------------------------------------  --------------  --------------------  -----  ------------  ------  
Required Time                                                                                21.205  
Arrival Time                                                                                -25.593  
----------------------------------------  --------------  --------------------  -----  ------------  ------  
Path Slack  (Failed)                                                                         -4.388  




++++ Path 18 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : i2c_slave_axil_master_inst/addr_reg__i13/Q  (SLICE_R9C16D)
Path End         : {regs[3][28]/SP   regs[3][27]/SP}  (SLICE_R10C28A)
Source Clock     : adc_clk
Destination Clock: adc_clk
Logic Level      : 7
Delay Ratio      : 79.0% (route), 21.0% (logic)
Clock Skew       : 0.000 ns
Setup Constraint : 15.384 ns 
Path Slack       : -4.388 ns  (Failed)

Name                                      Cell/Site Name  Delay Name            Delay  Arrival Time  Fanout  
----------------------------------------  --------------  --------------------  -----  ------------  ------  
ADC_DCLK                                  top             CLOCK LATENCY         0.000         0.000  1       
ADC_DCLK                                                  NET DELAY             0.000         0.000  1       
ADC_DCLK_pad.bb_inst/B->ADC_DCLK_pad.bb_inst/O
                                          PIO_44          IOPAD_TO_PADDI_DELAY  0.510         0.510  1197    
fft_memory/lscc_ram_dp_inst/NON_MIX.ADDR_ROUTE[0].DATA_ROUTE[0].no_init.u_mem0/ADC_DCLK_c
                                                          NET DELAY             5.510         6.020  1       



i2c_slave_axil_master_inst/addr_reg__i13/CK->i2c_slave_axil_master_inst/addr_reg__i13/Q
                                          SLICE_R9C16D    CLK_TO_Q0_DELAY  1.391         7.411  6       
i2c_slave_axil_master_inst/m_axil_awaddr[12]
                                                          NET DELAY        2.079         9.490  1       
i1_2_lut_adj_38409/B->i1_2_lut_adj_38409/Z
                                          SLICE_R9C17B    B0_TO_F0_DELAY   0.450         9.940  1       
n41543                                                    NET DELAY        2.172        12.112  1       
i1_4_lut_adj_38404/C->i1_4_lut_adj_38404/Z
                                          SLICE_R10C17A   D1_TO_F1_DELAY   0.450        12.562  9       
n26                                                       NET DELAY        2.172        14.734  1       
i1_4_lut_adj_38416/C->i1_4_lut_adj_38416/Z
                                          SLICE_R11C17A   D1_TO_F1_DELAY   0.450        15.184  4       
n20150                                                    NET DELAY        2.556        17.740  1       
i1_4_lut_adj_38415/C->i1_4_lut_adj_38415/Z
                                          SLICE_R10C17C   A0_TO_F0_DELAY   0.477        18.217  3       
i2c_slave_axil_master_inst/n35713                         NET DELAY        0.305        18.522  1       
i2c_slave_axil_master_inst/i2_4_lut/D->i2c_slave_axil_master_inst/i2_4_lut/Z
                                          SLICE_R10C17C   C1_TO_F1_DELAY   0.450        18.972  3       
i2c_slave_axil_master_inst/n40013                         NET DELAY        2.172        21.144  1       
i2c_slave_axil_master_inst/i1_2_lut_rep_1104/B->i2c_slave_axil_master_inst/i1_2_lut_rep_1104/Z
                                          SLICE_R10C17D   D1_TO_F1_DELAY   0.450        21.594  16      
i2c_slave_axil_master_inst/n44421 ( CE )                  NET DELAY        4.000        25.594  1       



                                                          CONSTRAINT            0.000        15.384  1       
ADC_DCLK                                  top             CLOCK LATENCY         0.000        15.384  1       
ADC_DCLK                                                  NET DELAY             0.000        15.384  1       
ADC_DCLK_pad.bb_inst/B->ADC_DCLK_pad.bb_inst/O
                                          PIO_44          IOPAD_TO_PADDI_DELAY  0.510        15.894  1197    
fft_memory/lscc_ram_dp_inst/NON_MIX.ADDR_ROUTE[0].DATA_ROUTE[0].no_init.u_mem0/ADC_DCLK_c ( CLK )
                                                          NET DELAY             5.510        21.404  1       
                                                          Uncertainty           0.000        21.404  
                                                          Setup time            0.199        21.205  
----------------------------------------  --------------  --------------------  -----  ------------  ------  
Required Time                                                                                21.205  
Arrival Time                                                                                -25.593  
----------------------------------------  --------------  --------------------  -----  ------------  ------  
Path Slack  (Failed)                                                                         -4.388  




++++ Path 19 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : i2c_slave_axil_master_inst/addr_reg__i13/Q  (SLICE_R9C16D)
Path End         : regs[3][31]/SP  (SLICE_R13C12C)
Source Clock     : adc_clk
Destination Clock: adc_clk
Logic Level      : 7
Delay Ratio      : 78.9% (route), 21.1% (logic)
Clock Skew       : 0.000 ns
Setup Constraint : 15.384 ns 
Path Slack       : -4.308 ns  (Failed)

Name                                      Cell/Site Name  Delay Name            Delay  Arrival Time  Fanout  
----------------------------------------  --------------  --------------------  -----  ------------  ------  
ADC_DCLK                                  top             CLOCK LATENCY         0.000         0.000  1       
ADC_DCLK                                                  NET DELAY             0.000         0.000  1       
ADC_DCLK_pad.bb_inst/B->ADC_DCLK_pad.bb_inst/O
                                          PIO_44          IOPAD_TO_PADDI_DELAY  0.510         0.510  1197    
fft_memory/lscc_ram_dp_inst/NON_MIX.ADDR_ROUTE[0].DATA_ROUTE[0].no_init.u_mem0/ADC_DCLK_c
                                                          NET DELAY             5.510         6.020  1       



i2c_slave_axil_master_inst/addr_reg__i13/CK->i2c_slave_axil_master_inst/addr_reg__i13/Q
                                          SLICE_R9C16D    CLK_TO_Q0_DELAY  1.391         7.411  6       
i2c_slave_axil_master_inst/m_axil_awaddr[12]
                                                          NET DELAY        2.079         9.490  1       
i1_2_lut_adj_38409/B->i1_2_lut_adj_38409/Z
                                          SLICE_R9C17B    B0_TO_F0_DELAY   0.450         9.940  1       
n41543                                                    NET DELAY        2.172        12.112  1       
i1_4_lut_adj_38404/C->i1_4_lut_adj_38404/Z
                                          SLICE_R10C17A   D1_TO_F1_DELAY   0.450        12.562  9       
n26                                                       NET DELAY        2.172        14.734  1       
i1_4_lut_adj_38416/C->i1_4_lut_adj_38416/Z
                                          SLICE_R11C17A   D1_TO_F1_DELAY   0.450        15.184  4       
n20150                                                    NET DELAY        2.556        17.740  1       
i1_4_lut_adj_38415/C->i1_4_lut_adj_38415/Z
                                          SLICE_R10C17C   A0_TO_F0_DELAY   0.477        18.217  3       
i2c_slave_axil_master_inst/n35713                         NET DELAY        0.305        18.522  1       
i2c_slave_axil_master_inst/i2_4_lut/D->i2c_slave_axil_master_inst/i2_4_lut/Z
                                          SLICE_R10C17C   C1_TO_F1_DELAY   0.450        18.972  3       
i2c_slave_axil_master_inst/n40013                         NET DELAY        2.172        21.144  1       
i2c_slave_axil_master_inst/i1_2_lut_rep_1104/B->i2c_slave_axil_master_inst/i1_2_lut_rep_1104/Z
                                          SLICE_R10C17D   D1_TO_F1_DELAY   0.450        21.594  16      
i2c_slave_axil_master_inst/n44421 ( CE )                  NET DELAY        3.920        25.514  1       



                                                          CONSTRAINT            0.000        15.384  1       
ADC_DCLK                                  top             CLOCK LATENCY         0.000        15.384  1       
ADC_DCLK                                                  NET DELAY             0.000        15.384  1       
ADC_DCLK_pad.bb_inst/B->ADC_DCLK_pad.bb_inst/O
                                          PIO_44          IOPAD_TO_PADDI_DELAY  0.510        15.894  1197    
fft_memory/lscc_ram_dp_inst/NON_MIX.ADDR_ROUTE[0].DATA_ROUTE[0].no_init.u_mem0/ADC_DCLK_c ( CLK )
                                                          NET DELAY             5.510        21.404  1       
                                                          Uncertainty           0.000        21.404  
                                                          Setup time            0.199        21.205  
----------------------------------------  --------------  --------------------  -----  ------------  ------  
Required Time                                                                                21.205  
Arrival Time                                                                                -25.513  
----------------------------------------  --------------  --------------------  -----  ------------  ------  
Path Slack  (Failed)                                                                         -4.308  




++++ Path 20 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : i2c_slave_axil_master_inst/addr_reg__i13/Q  (SLICE_R9C16D)
Path End         : {regs[3][2]/SP   regs[3][1]/SP}  (SLICE_R5C18C)
Source Clock     : adc_clk
Destination Clock: adc_clk
Logic Level      : 7
Delay Ratio      : 78.9% (route), 21.1% (logic)
Clock Skew       : 0.000 ns
Setup Constraint : 15.384 ns 
Path Slack       : -4.308 ns  (Failed)

Name                                      Cell/Site Name  Delay Name            Delay  Arrival Time  Fanout  
----------------------------------------  --------------  --------------------  -----  ------------  ------  
ADC_DCLK                                  top             CLOCK LATENCY         0.000         0.000  1       
ADC_DCLK                                                  NET DELAY             0.000         0.000  1       
ADC_DCLK_pad.bb_inst/B->ADC_DCLK_pad.bb_inst/O
                                          PIO_44          IOPAD_TO_PADDI_DELAY  0.510         0.510  1197    
fft_memory/lscc_ram_dp_inst/NON_MIX.ADDR_ROUTE[0].DATA_ROUTE[0].no_init.u_mem0/ADC_DCLK_c
                                                          NET DELAY             5.510         6.020  1       



i2c_slave_axil_master_inst/addr_reg__i13/CK->i2c_slave_axil_master_inst/addr_reg__i13/Q
                                          SLICE_R9C16D    CLK_TO_Q0_DELAY  1.391         7.411  6       
i2c_slave_axil_master_inst/m_axil_awaddr[12]
                                                          NET DELAY        2.079         9.490  1       
i1_2_lut_adj_38409/B->i1_2_lut_adj_38409/Z
                                          SLICE_R9C17B    B0_TO_F0_DELAY   0.450         9.940  1       
n41543                                                    NET DELAY        2.172        12.112  1       
i1_4_lut_adj_38404/C->i1_4_lut_adj_38404/Z
                                          SLICE_R10C17A   D1_TO_F1_DELAY   0.450        12.562  9       
n26                                                       NET DELAY        2.172        14.734  1       
i1_4_lut_adj_38416/C->i1_4_lut_adj_38416/Z
                                          SLICE_R11C17A   D1_TO_F1_DELAY   0.450        15.184  4       
n20150                                                    NET DELAY        2.556        17.740  1       
i1_4_lut_adj_38415/C->i1_4_lut_adj_38415/Z
                                          SLICE_R10C17C   A0_TO_F0_DELAY   0.477        18.217  3       
i2c_slave_axil_master_inst/n35713                         NET DELAY        0.305        18.522  1       
i2c_slave_axil_master_inst/i2_4_lut/D->i2c_slave_axil_master_inst/i2_4_lut/Z
                                          SLICE_R10C17C   C1_TO_F1_DELAY   0.450        18.972  3       
i2c_slave_axil_master_inst/n40013                         NET DELAY        2.172        21.144  1       
i2c_slave_axil_master_inst/i1_2_lut_rep_1104/B->i2c_slave_axil_master_inst/i1_2_lut_rep_1104/Z
                                          SLICE_R10C17D   D1_TO_F1_DELAY   0.450        21.594  16      
i2c_slave_axil_master_inst/n44421 ( CE )                  NET DELAY        3.920        25.514  1       



                                                          CONSTRAINT            0.000        15.384  1       
ADC_DCLK                                  top             CLOCK LATENCY         0.000        15.384  1       
ADC_DCLK                                                  NET DELAY             0.000        15.384  1       
ADC_DCLK_pad.bb_inst/B->ADC_DCLK_pad.bb_inst/O
                                          PIO_44          IOPAD_TO_PADDI_DELAY  0.510        15.894  1197    
fft_memory/lscc_ram_dp_inst/NON_MIX.ADDR_ROUTE[0].DATA_ROUTE[0].no_init.u_mem0/ADC_DCLK_c ( CLK )
                                                          NET DELAY             5.510        21.404  1       
                                                          Uncertainty           0.000        21.404  
                                                          Setup time            0.199        21.205  
----------------------------------------  --------------  --------------------  -----  ------------  ------  
Required Time                                                                                21.205  
Arrival Time                                                                                -25.513  
----------------------------------------  --------------  --------------------  -----  ------------  ------  
Path Slack  (Failed)                                                                         -4.308  




++++ Path 21 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : i2c_slave_axil_master_inst/addr_reg__i13/Q  (SLICE_R9C16D)
Path End         : {regs[3][4]/SP   regs[3][3]/SP}  (SLICE_R13C21D)
Source Clock     : adc_clk
Destination Clock: adc_clk
Logic Level      : 7
Delay Ratio      : 78.9% (route), 21.1% (logic)
Clock Skew       : 0.000 ns
Setup Constraint : 15.384 ns 
Path Slack       : -4.308 ns  (Failed)

Name                                      Cell/Site Name  Delay Name            Delay  Arrival Time  Fanout  
----------------------------------------  --------------  --------------------  -----  ------------  ------  
ADC_DCLK                                  top             CLOCK LATENCY         0.000         0.000  1       
ADC_DCLK                                                  NET DELAY             0.000         0.000  1       
ADC_DCLK_pad.bb_inst/B->ADC_DCLK_pad.bb_inst/O
                                          PIO_44          IOPAD_TO_PADDI_DELAY  0.510         0.510  1197    
fft_memory/lscc_ram_dp_inst/NON_MIX.ADDR_ROUTE[0].DATA_ROUTE[0].no_init.u_mem0/ADC_DCLK_c
                                                          NET DELAY             5.510         6.020  1       



i2c_slave_axil_master_inst/addr_reg__i13/CK->i2c_slave_axil_master_inst/addr_reg__i13/Q
                                          SLICE_R9C16D    CLK_TO_Q0_DELAY  1.391         7.411  6       
i2c_slave_axil_master_inst/m_axil_awaddr[12]
                                                          NET DELAY        2.079         9.490  1       
i1_2_lut_adj_38409/B->i1_2_lut_adj_38409/Z
                                          SLICE_R9C17B    B0_TO_F0_DELAY   0.450         9.940  1       
n41543                                                    NET DELAY        2.172        12.112  1       
i1_4_lut_adj_38404/C->i1_4_lut_adj_38404/Z
                                          SLICE_R10C17A   D1_TO_F1_DELAY   0.450        12.562  9       
n26                                                       NET DELAY        2.172        14.734  1       
i1_4_lut_adj_38416/C->i1_4_lut_adj_38416/Z
                                          SLICE_R11C17A   D1_TO_F1_DELAY   0.450        15.184  4       
n20150                                                    NET DELAY        2.556        17.740  1       
i1_4_lut_adj_38415/C->i1_4_lut_adj_38415/Z
                                          SLICE_R10C17C   A0_TO_F0_DELAY   0.477        18.217  3       
i2c_slave_axil_master_inst/n35713                         NET DELAY        0.305        18.522  1       
i2c_slave_axil_master_inst/i2_4_lut/D->i2c_slave_axil_master_inst/i2_4_lut/Z
                                          SLICE_R10C17C   C1_TO_F1_DELAY   0.450        18.972  3       
i2c_slave_axil_master_inst/n40013                         NET DELAY        2.172        21.144  1       
i2c_slave_axil_master_inst/i1_2_lut_rep_1104/B->i2c_slave_axil_master_inst/i1_2_lut_rep_1104/Z
                                          SLICE_R10C17D   D1_TO_F1_DELAY   0.450        21.594  16      
i2c_slave_axil_master_inst/n44421 ( CE )                  NET DELAY        3.920        25.514  1       



                                                          CONSTRAINT            0.000        15.384  1       
ADC_DCLK                                  top             CLOCK LATENCY         0.000        15.384  1       
ADC_DCLK                                                  NET DELAY             0.000        15.384  1       
ADC_DCLK_pad.bb_inst/B->ADC_DCLK_pad.bb_inst/O
                                          PIO_44          IOPAD_TO_PADDI_DELAY  0.510        15.894  1197    
fft_memory/lscc_ram_dp_inst/NON_MIX.ADDR_ROUTE[0].DATA_ROUTE[0].no_init.u_mem0/ADC_DCLK_c ( CLK )
                                                          NET DELAY             5.510        21.404  1       
                                                          Uncertainty           0.000        21.404  
                                                          Setup time            0.199        21.205  
----------------------------------------  --------------  --------------------  -----  ------------  ------  
Required Time                                                                                21.205  
Arrival Time                                                                                -25.513  
----------------------------------------  --------------  --------------------  -----  ------------  ------  
Path Slack  (Failed)                                                                         -4.308  




++++ Path 22 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : i2c_slave_axil_master_inst/addr_reg__i13/Q  (SLICE_R9C16D)
Path End         : {regs[3][10]/SP   regs[3][9]/SP}  (SLICE_R5C18D)
Source Clock     : adc_clk
Destination Clock: adc_clk
Logic Level      : 7
Delay Ratio      : 78.9% (route), 21.1% (logic)
Clock Skew       : 0.000 ns
Setup Constraint : 15.384 ns 
Path Slack       : -4.308 ns  (Failed)

Name                                      Cell/Site Name  Delay Name            Delay  Arrival Time  Fanout  
----------------------------------------  --------------  --------------------  -----  ------------  ------  
ADC_DCLK                                  top             CLOCK LATENCY         0.000         0.000  1       
ADC_DCLK                                                  NET DELAY             0.000         0.000  1       
ADC_DCLK_pad.bb_inst/B->ADC_DCLK_pad.bb_inst/O
                                          PIO_44          IOPAD_TO_PADDI_DELAY  0.510         0.510  1197    
fft_memory/lscc_ram_dp_inst/NON_MIX.ADDR_ROUTE[0].DATA_ROUTE[0].no_init.u_mem0/ADC_DCLK_c
                                                          NET DELAY             5.510         6.020  1       



i2c_slave_axil_master_inst/addr_reg__i13/CK->i2c_slave_axil_master_inst/addr_reg__i13/Q
                                          SLICE_R9C16D    CLK_TO_Q0_DELAY  1.391         7.411  6       
i2c_slave_axil_master_inst/m_axil_awaddr[12]
                                                          NET DELAY        2.079         9.490  1       
i1_2_lut_adj_38409/B->i1_2_lut_adj_38409/Z
                                          SLICE_R9C17B    B0_TO_F0_DELAY   0.450         9.940  1       
n41543                                                    NET DELAY        2.172        12.112  1       
i1_4_lut_adj_38404/C->i1_4_lut_adj_38404/Z
                                          SLICE_R10C17A   D1_TO_F1_DELAY   0.450        12.562  9       
n26                                                       NET DELAY        2.172        14.734  1       
i1_4_lut_adj_38416/C->i1_4_lut_adj_38416/Z
                                          SLICE_R11C17A   D1_TO_F1_DELAY   0.450        15.184  4       
n20150                                                    NET DELAY        2.556        17.740  1       
i1_4_lut_adj_38415/C->i1_4_lut_adj_38415/Z
                                          SLICE_R10C17C   A0_TO_F0_DELAY   0.477        18.217  3       
i2c_slave_axil_master_inst/n35713                         NET DELAY        0.305        18.522  1       
i2c_slave_axil_master_inst/i2_4_lut/D->i2c_slave_axil_master_inst/i2_4_lut/Z
                                          SLICE_R10C17C   C1_TO_F1_DELAY   0.450        18.972  3       
i2c_slave_axil_master_inst/n40013                         NET DELAY        2.172        21.144  1       
i2c_slave_axil_master_inst/i1_2_lut_rep_1104/B->i2c_slave_axil_master_inst/i1_2_lut_rep_1104/Z
                                          SLICE_R10C17D   D1_TO_F1_DELAY   0.450        21.594  16      
i2c_slave_axil_master_inst/n44421 ( CE )                  NET DELAY        3.920        25.514  1       



                                                          CONSTRAINT            0.000        15.384  1       
ADC_DCLK                                  top             CLOCK LATENCY         0.000        15.384  1       
ADC_DCLK                                                  NET DELAY             0.000        15.384  1       
ADC_DCLK_pad.bb_inst/B->ADC_DCLK_pad.bb_inst/O
                                          PIO_44          IOPAD_TO_PADDI_DELAY  0.510        15.894  1197    
fft_memory/lscc_ram_dp_inst/NON_MIX.ADDR_ROUTE[0].DATA_ROUTE[0].no_init.u_mem0/ADC_DCLK_c ( CLK )
                                                          NET DELAY             5.510        21.404  1       
                                                          Uncertainty           0.000        21.404  
                                                          Setup time            0.199        21.205  
----------------------------------------  --------------  --------------------  -----  ------------  ------  
Required Time                                                                                21.205  
Arrival Time                                                                                -25.513  
----------------------------------------  --------------  --------------------  -----  ------------  ------  
Path Slack  (Failed)                                                                         -4.308  




++++ Path 23 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : i2c_slave_axil_master_inst/addr_reg__i13/Q  (SLICE_R9C16D)
Path End         : {regs[3][12]/SP   regs[3][11]/SP}  (SLICE_R5C12D)
Source Clock     : adc_clk
Destination Clock: adc_clk
Logic Level      : 7
Delay Ratio      : 78.9% (route), 21.1% (logic)
Clock Skew       : 0.000 ns
Setup Constraint : 15.384 ns 
Path Slack       : -4.308 ns  (Failed)

Name                                      Cell/Site Name  Delay Name            Delay  Arrival Time  Fanout  
----------------------------------------  --------------  --------------------  -----  ------------  ------  
ADC_DCLK                                  top             CLOCK LATENCY         0.000         0.000  1       
ADC_DCLK                                                  NET DELAY             0.000         0.000  1       
ADC_DCLK_pad.bb_inst/B->ADC_DCLK_pad.bb_inst/O
                                          PIO_44          IOPAD_TO_PADDI_DELAY  0.510         0.510  1197    
fft_memory/lscc_ram_dp_inst/NON_MIX.ADDR_ROUTE[0].DATA_ROUTE[0].no_init.u_mem0/ADC_DCLK_c
                                                          NET DELAY             5.510         6.020  1       



i2c_slave_axil_master_inst/addr_reg__i13/CK->i2c_slave_axil_master_inst/addr_reg__i13/Q
                                          SLICE_R9C16D    CLK_TO_Q0_DELAY  1.391         7.411  6       
i2c_slave_axil_master_inst/m_axil_awaddr[12]
                                                          NET DELAY        2.079         9.490  1       
i1_2_lut_adj_38409/B->i1_2_lut_adj_38409/Z
                                          SLICE_R9C17B    B0_TO_F0_DELAY   0.450         9.940  1       
n41543                                                    NET DELAY        2.172        12.112  1       
i1_4_lut_adj_38404/C->i1_4_lut_adj_38404/Z
                                          SLICE_R10C17A   D1_TO_F1_DELAY   0.450        12.562  9       
n26                                                       NET DELAY        2.172        14.734  1       
i1_4_lut_adj_38416/C->i1_4_lut_adj_38416/Z
                                          SLICE_R11C17A   D1_TO_F1_DELAY   0.450        15.184  4       
n20150                                                    NET DELAY        2.556        17.740  1       
i1_4_lut_adj_38415/C->i1_4_lut_adj_38415/Z
                                          SLICE_R10C17C   A0_TO_F0_DELAY   0.477        18.217  3       
i2c_slave_axil_master_inst/n35713                         NET DELAY        0.305        18.522  1       
i2c_slave_axil_master_inst/i2_4_lut/D->i2c_slave_axil_master_inst/i2_4_lut/Z
                                          SLICE_R10C17C   C1_TO_F1_DELAY   0.450        18.972  3       
i2c_slave_axil_master_inst/n40013                         NET DELAY        2.172        21.144  1       
i2c_slave_axil_master_inst/i1_2_lut_rep_1104/B->i2c_slave_axil_master_inst/i1_2_lut_rep_1104/Z
                                          SLICE_R10C17D   D1_TO_F1_DELAY   0.450        21.594  16      
i2c_slave_axil_master_inst/n44421 ( CE )                  NET DELAY        3.920        25.514  1       



                                                          CONSTRAINT            0.000        15.384  1       
ADC_DCLK                                  top             CLOCK LATENCY         0.000        15.384  1       
ADC_DCLK                                                  NET DELAY             0.000        15.384  1       
ADC_DCLK_pad.bb_inst/B->ADC_DCLK_pad.bb_inst/O
                                          PIO_44          IOPAD_TO_PADDI_DELAY  0.510        15.894  1197    
fft_memory/lscc_ram_dp_inst/NON_MIX.ADDR_ROUTE[0].DATA_ROUTE[0].no_init.u_mem0/ADC_DCLK_c ( CLK )
                                                          NET DELAY             5.510        21.404  1       
                                                          Uncertainty           0.000        21.404  
                                                          Setup time            0.199        21.205  
----------------------------------------  --------------  --------------------  -----  ------------  ------  
Required Time                                                                                21.205  
Arrival Time                                                                                -25.513  
----------------------------------------  --------------  --------------------  -----  ------------  ------  
Path Slack  (Failed)                                                                         -4.308  




++++ Path 24 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : i2c_slave_axil_master_inst/addr_reg__i13/Q  (SLICE_R9C16D)
Path End         : {regs[3][14]/SP   regs[3][13]/SP}  (SLICE_R5C12C)
Source Clock     : adc_clk
Destination Clock: adc_clk
Logic Level      : 7
Delay Ratio      : 78.9% (route), 21.1% (logic)
Clock Skew       : 0.000 ns
Setup Constraint : 15.384 ns 
Path Slack       : -4.308 ns  (Failed)

Name                                      Cell/Site Name  Delay Name            Delay  Arrival Time  Fanout  
----------------------------------------  --------------  --------------------  -----  ------------  ------  
ADC_DCLK                                  top             CLOCK LATENCY         0.000         0.000  1       
ADC_DCLK                                                  NET DELAY             0.000         0.000  1       
ADC_DCLK_pad.bb_inst/B->ADC_DCLK_pad.bb_inst/O
                                          PIO_44          IOPAD_TO_PADDI_DELAY  0.510         0.510  1197    
fft_memory/lscc_ram_dp_inst/NON_MIX.ADDR_ROUTE[0].DATA_ROUTE[0].no_init.u_mem0/ADC_DCLK_c
                                                          NET DELAY             5.510         6.020  1       



i2c_slave_axil_master_inst/addr_reg__i13/CK->i2c_slave_axil_master_inst/addr_reg__i13/Q
                                          SLICE_R9C16D    CLK_TO_Q0_DELAY  1.391         7.411  6       
i2c_slave_axil_master_inst/m_axil_awaddr[12]
                                                          NET DELAY        2.079         9.490  1       
i1_2_lut_adj_38409/B->i1_2_lut_adj_38409/Z
                                          SLICE_R9C17B    B0_TO_F0_DELAY   0.450         9.940  1       
n41543                                                    NET DELAY        2.172        12.112  1       
i1_4_lut_adj_38404/C->i1_4_lut_adj_38404/Z
                                          SLICE_R10C17A   D1_TO_F1_DELAY   0.450        12.562  9       
n26                                                       NET DELAY        2.172        14.734  1       
i1_4_lut_adj_38416/C->i1_4_lut_adj_38416/Z
                                          SLICE_R11C17A   D1_TO_F1_DELAY   0.450        15.184  4       
n20150                                                    NET DELAY        2.556        17.740  1       
i1_4_lut_adj_38415/C->i1_4_lut_adj_38415/Z
                                          SLICE_R10C17C   A0_TO_F0_DELAY   0.477        18.217  3       
i2c_slave_axil_master_inst/n35713                         NET DELAY        0.305        18.522  1       
i2c_slave_axil_master_inst/i2_4_lut/D->i2c_slave_axil_master_inst/i2_4_lut/Z
                                          SLICE_R10C17C   C1_TO_F1_DELAY   0.450        18.972  3       
i2c_slave_axil_master_inst/n40013                         NET DELAY        2.172        21.144  1       
i2c_slave_axil_master_inst/i1_2_lut_rep_1104/B->i2c_slave_axil_master_inst/i1_2_lut_rep_1104/Z
                                          SLICE_R10C17D   D1_TO_F1_DELAY   0.450        21.594  16      
i2c_slave_axil_master_inst/n44421 ( CE )                  NET DELAY        3.920        25.514  1       



                                                          CONSTRAINT            0.000        15.384  1       
ADC_DCLK                                  top             CLOCK LATENCY         0.000        15.384  1       
ADC_DCLK                                                  NET DELAY             0.000        15.384  1       
ADC_DCLK_pad.bb_inst/B->ADC_DCLK_pad.bb_inst/O
                                          PIO_44          IOPAD_TO_PADDI_DELAY  0.510        15.894  1197    
fft_memory/lscc_ram_dp_inst/NON_MIX.ADDR_ROUTE[0].DATA_ROUTE[0].no_init.u_mem0/ADC_DCLK_c ( CLK )
                                                          NET DELAY             5.510        21.404  1       
                                                          Uncertainty           0.000        21.404  
                                                          Setup time            0.199        21.205  
----------------------------------------  --------------  --------------------  -----  ------------  ------  
Required Time                                                                                21.205  
Arrival Time                                                                                -25.513  
----------------------------------------  --------------  --------------------  -----  ------------  ------  
Path Slack  (Failed)                                                                         -4.308  




++++ Path 25 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : i2c_slave_axil_master_inst/addr_reg__i13/Q  (SLICE_R9C16D)
Path End         : {regs[3][16]/SP   regs[3][15]/SP}  (SLICE_R13C21C)
Source Clock     : adc_clk
Destination Clock: adc_clk
Logic Level      : 7
Delay Ratio      : 78.9% (route), 21.1% (logic)
Clock Skew       : 0.000 ns
Setup Constraint : 15.384 ns 
Path Slack       : -4.308 ns  (Failed)

Name                                      Cell/Site Name  Delay Name            Delay  Arrival Time  Fanout  
----------------------------------------  --------------  --------------------  -----  ------------  ------  
ADC_DCLK                                  top             CLOCK LATENCY         0.000         0.000  1       
ADC_DCLK                                                  NET DELAY             0.000         0.000  1       
ADC_DCLK_pad.bb_inst/B->ADC_DCLK_pad.bb_inst/O
                                          PIO_44          IOPAD_TO_PADDI_DELAY  0.510         0.510  1197    
fft_memory/lscc_ram_dp_inst/NON_MIX.ADDR_ROUTE[0].DATA_ROUTE[0].no_init.u_mem0/ADC_DCLK_c
                                                          NET DELAY             5.510         6.020  1       



i2c_slave_axil_master_inst/addr_reg__i13/CK->i2c_slave_axil_master_inst/addr_reg__i13/Q
                                          SLICE_R9C16D    CLK_TO_Q0_DELAY  1.391         7.411  6       
i2c_slave_axil_master_inst/m_axil_awaddr[12]
                                                          NET DELAY        2.079         9.490  1       
i1_2_lut_adj_38409/B->i1_2_lut_adj_38409/Z
                                          SLICE_R9C17B    B0_TO_F0_DELAY   0.450         9.940  1       
n41543                                                    NET DELAY        2.172        12.112  1       
i1_4_lut_adj_38404/C->i1_4_lut_adj_38404/Z
                                          SLICE_R10C17A   D1_TO_F1_DELAY   0.450        12.562  9       
n26                                                       NET DELAY        2.172        14.734  1       
i1_4_lut_adj_38416/C->i1_4_lut_adj_38416/Z
                                          SLICE_R11C17A   D1_TO_F1_DELAY   0.450        15.184  4       
n20150                                                    NET DELAY        2.556        17.740  1       
i1_4_lut_adj_38415/C->i1_4_lut_adj_38415/Z
                                          SLICE_R10C17C   A0_TO_F0_DELAY   0.477        18.217  3       
i2c_slave_axil_master_inst/n35713                         NET DELAY        0.305        18.522  1       
i2c_slave_axil_master_inst/i2_4_lut/D->i2c_slave_axil_master_inst/i2_4_lut/Z
                                          SLICE_R10C17C   C1_TO_F1_DELAY   0.450        18.972  3       
i2c_slave_axil_master_inst/n40013                         NET DELAY        2.172        21.144  1       
i2c_slave_axil_master_inst/i1_2_lut_rep_1104/B->i2c_slave_axil_master_inst/i1_2_lut_rep_1104/Z
                                          SLICE_R10C17D   D1_TO_F1_DELAY   0.450        21.594  16      
i2c_slave_axil_master_inst/n44421 ( CE )                  NET DELAY        3.920        25.514  1       



                                                          CONSTRAINT            0.000        15.384  1       
ADC_DCLK                                  top             CLOCK LATENCY         0.000        15.384  1       
ADC_DCLK                                                  NET DELAY             0.000        15.384  1       
ADC_DCLK_pad.bb_inst/B->ADC_DCLK_pad.bb_inst/O
                                          PIO_44          IOPAD_TO_PADDI_DELAY  0.510        15.894  1197    
fft_memory/lscc_ram_dp_inst/NON_MIX.ADDR_ROUTE[0].DATA_ROUTE[0].no_init.u_mem0/ADC_DCLK_c ( CLK )
                                                          NET DELAY             5.510        21.404  1       
                                                          Uncertainty           0.000        21.404  
                                                          Setup time            0.199        21.205  
----------------------------------------  --------------  --------------------  -----  ------------  ------  
Required Time                                                                                21.205  
Arrival Time                                                                                -25.513  
----------------------------------------  --------------  --------------------  -----  ------------  ------  
Path Slack  (Failed)                                                                         -4.308  




++++ Path 26 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : i2c_slave_axil_master_inst/addr_reg__i13/Q  (SLICE_R9C16D)
Path End         : {regs[3][30]/SP   regs[3][29]/SP}  (SLICE_R13C21A)
Source Clock     : adc_clk
Destination Clock: adc_clk
Logic Level      : 7
Delay Ratio      : 78.9% (route), 21.1% (logic)
Clock Skew       : 0.000 ns
Setup Constraint : 15.384 ns 
Path Slack       : -4.308 ns  (Failed)

Name                                      Cell/Site Name  Delay Name            Delay  Arrival Time  Fanout  
----------------------------------------  --------------  --------------------  -----  ------------  ------  
ADC_DCLK                                  top             CLOCK LATENCY         0.000         0.000  1       
ADC_DCLK                                                  NET DELAY             0.000         0.000  1       
ADC_DCLK_pad.bb_inst/B->ADC_DCLK_pad.bb_inst/O
                                          PIO_44          IOPAD_TO_PADDI_DELAY  0.510         0.510  1197    
fft_memory/lscc_ram_dp_inst/NON_MIX.ADDR_ROUTE[0].DATA_ROUTE[0].no_init.u_mem0/ADC_DCLK_c
                                                          NET DELAY             5.510         6.020  1       



i2c_slave_axil_master_inst/addr_reg__i13/CK->i2c_slave_axil_master_inst/addr_reg__i13/Q
                                          SLICE_R9C16D    CLK_TO_Q0_DELAY  1.391         7.411  6       
i2c_slave_axil_master_inst/m_axil_awaddr[12]
                                                          NET DELAY        2.079         9.490  1       
i1_2_lut_adj_38409/B->i1_2_lut_adj_38409/Z
                                          SLICE_R9C17B    B0_TO_F0_DELAY   0.450         9.940  1       
n41543                                                    NET DELAY        2.172        12.112  1       
i1_4_lut_adj_38404/C->i1_4_lut_adj_38404/Z
                                          SLICE_R10C17A   D1_TO_F1_DELAY   0.450        12.562  9       
n26                                                       NET DELAY        2.172        14.734  1       
i1_4_lut_adj_38416/C->i1_4_lut_adj_38416/Z
                                          SLICE_R11C17A   D1_TO_F1_DELAY   0.450        15.184  4       
n20150                                                    NET DELAY        2.556        17.740  1       
i1_4_lut_adj_38415/C->i1_4_lut_adj_38415/Z
                                          SLICE_R10C17C   A0_TO_F0_DELAY   0.477        18.217  3       
i2c_slave_axil_master_inst/n35713                         NET DELAY        0.305        18.522  1       
i2c_slave_axil_master_inst/i2_4_lut/D->i2c_slave_axil_master_inst/i2_4_lut/Z
                                          SLICE_R10C17C   C1_TO_F1_DELAY   0.450        18.972  3       
i2c_slave_axil_master_inst/n40013                         NET DELAY        2.172        21.144  1       
i2c_slave_axil_master_inst/i1_2_lut_rep_1104/B->i2c_slave_axil_master_inst/i1_2_lut_rep_1104/Z
                                          SLICE_R10C17D   D1_TO_F1_DELAY   0.450        21.594  16      
i2c_slave_axil_master_inst/n44421 ( CE )                  NET DELAY        3.920        25.514  1       



                                                          CONSTRAINT            0.000        15.384  1       
ADC_DCLK                                  top             CLOCK LATENCY         0.000        15.384  1       
ADC_DCLK                                                  NET DELAY             0.000        15.384  1       
ADC_DCLK_pad.bb_inst/B->ADC_DCLK_pad.bb_inst/O
                                          PIO_44          IOPAD_TO_PADDI_DELAY  0.510        15.894  1197    
fft_memory/lscc_ram_dp_inst/NON_MIX.ADDR_ROUTE[0].DATA_ROUTE[0].no_init.u_mem0/ADC_DCLK_c ( CLK )
                                                          NET DELAY             5.510        21.404  1       
                                                          Uncertainty           0.000        21.404  
                                                          Setup time            0.199        21.205  
----------------------------------------  --------------  --------------------  -----  ------------  ------  
Required Time                                                                                21.205  
Arrival Time                                                                                -25.513  
----------------------------------------  --------------  --------------------  -----  ------------  ------  
Path Slack  (Failed)                                                                         -4.308  




++++ Path 27 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : signal_filter_int/dft_inst/preproc/fsm_state_i0/Q  (SLICE_R21C11D)
Path End         : signal_filter_int/dft_inst/preproc/avg_i13/D  (SLICE_R22C10B)
Source Clock     : adc_clk
Destination Clock: adc_clk
Logic Level      : 14
Delay Ratio      : 61.4% (route), 38.6% (logic)
Clock Skew       : 0.000 ns
Setup Constraint : 15.384 ns 
Path Slack       : -4.248 ns  (Failed)

Name                                      Cell/Site Name  Delay Name            Delay  Arrival Time  Fanout  
----------------------------------------  --------------  --------------------  -----  ------------  ------  
ADC_DCLK                                  top             CLOCK LATENCY         0.000         0.000  1       
ADC_DCLK                                                  NET DELAY             0.000         0.000  1       
ADC_DCLK_pad.bb_inst/B->ADC_DCLK_pad.bb_inst/O
                                          PIO_44          IOPAD_TO_PADDI_DELAY  0.510         0.510  1197    
fft_memory/lscc_ram_dp_inst/NON_MIX.ADDR_ROUTE[0].DATA_ROUTE[0].no_init.u_mem0/ADC_DCLK_c
                                                          NET DELAY             5.510         6.020  1       



signal_filter_int/dft_inst/preproc/fsm_state_i0/CK->signal_filter_int/dft_inst/preproc/fsm_state_i0/Q
                                          SLICE_R21C11D   CLK_TO_Q1_DELAY  1.391         7.411  31      
signal_filter_int/dft_inst/preproc/fsm_state[0]
                                                          NET DELAY        2.079         9.490  1       
signal_filter_int/dft_inst/preproc/i1_2_lut_rep_1369_3_lut/B->signal_filter_int/dft_inst/preproc/i1_2_lut_rep_1369_3_lut/Z
                                          SLICE_R21C10A   B0_TO_F0_DELAY   0.477         9.967  1       
signal_filter_int/dft_inst/preproc/n44686
                                                          NET DELAY        0.305        10.272  1       
signal_filter_int/dft_inst/preproc/i1_4_lut_4_lut/C->signal_filter_int/dft_inst/preproc/i1_4_lut_4_lut/Z
                                          SLICE_R21C10A   C1_TO_F1_DELAY   0.477        10.749  2       
signal_filter_int/dft_inst/preproc/n4                     NET DELAY        0.305        11.054  1       
signal_filter_int/dft_inst/preproc/i1_4_lut_adj_38279/C->signal_filter_int/dft_inst/preproc/i1_4_lut_adj_38279/Z
                                          SLICE_R21C10B   C0_TO_F0_DELAY   0.477        11.531  2       
signal_filter_int/dft_inst/preproc/n6                     NET DELAY        0.305        11.836  1       
signal_filter_int/dft_inst/preproc/i1_4_lut_adj_38281/C->signal_filter_int/dft_inst/preproc/i1_4_lut_adj_38281/Z
                                          SLICE_R21C10B   C1_TO_F1_DELAY   0.477        12.313  2       
signal_filter_int/dft_inst/preproc/n8                     NET DELAY        0.305        12.618  1       
signal_filter_int/dft_inst/preproc/i1_4_lut_adj_38283/C->signal_filter_int/dft_inst/preproc/i1_4_lut_adj_38283/Z
                                          SLICE_R21C10C   C0_TO_F0_DELAY   0.477        13.095  2       
signal_filter_int/dft_inst/preproc/n10                    NET DELAY        0.305        13.400  1       
signal_filter_int/dft_inst/preproc/i1_4_lut_adj_38285/C->signal_filter_int/dft_inst/preproc/i1_4_lut_adj_38285/Z
                                          SLICE_R21C10C   C1_TO_F1_DELAY   0.477        13.877  2       
signal_filter_int/dft_inst/preproc/n12                    NET DELAY        0.305        14.182  1       
signal_filter_int/dft_inst/preproc/i1_4_lut_adj_38287/C->signal_filter_int/dft_inst/preproc/i1_4_lut_adj_38287/Z
                                          SLICE_R21C10D   C0_TO_F0_DELAY   0.477        14.659  2       
signal_filter_int/dft_inst/preproc/n14                    NET DELAY        0.305        14.964  1       
signal_filter_int/dft_inst/preproc/i1_4_lut_adj_38289/C->signal_filter_int/dft_inst/preproc/i1_4_lut_adj_38289/Z
                                          SLICE_R21C10D   C1_TO_F1_DELAY   0.477        15.441  2       
signal_filter_int/dft_inst/preproc/n16                    NET DELAY        0.305        15.746  1       
signal_filter_int/dft_inst/preproc/i1_4_lut_adj_38290/C->signal_filter_int/dft_inst/preproc/i1_4_lut_adj_38290/Z
                                          SLICE_R21C11A   C0_TO_F0_DELAY   0.450        16.196  4       
signal_filter_int/dft_inst/preproc/n18                    NET DELAY        2.172        18.368  1       
signal_filter_int/dft_inst/preproc/i1_4_lut_adj_38294/A->signal_filter_int/dft_inst/preproc/i1_4_lut_adj_38294/Z
                                          SLICE_R21C11C   D0_TO_F0_DELAY   0.477        18.845  2       
signal_filter_int/dft_inst/preproc/n3                     NET DELAY        0.305        19.150  1       
signal_filter_int/dft_inst/preproc/i1_2_lut/A->signal_filter_int/dft_inst/preproc/i1_2_lut/Z
                                          SLICE_R21C11C   C1_TO_F1_DELAY   0.450        19.600  1       
signal_filter_int/dft_inst/preproc/n41203
                                                          NET DELAY        2.490        22.090  1       
signal_filter_int/dft_inst/preproc/i1_4_lut_adj_38292/C->signal_filter_int/dft_inst/preproc/i1_4_lut_adj_38292/Z
                                          SLICE_R21C11B   B1_TO_F1_DELAY   0.450        22.540  2       
signal_filter_int/dft_inst/preproc/n22                    NET DELAY        2.437        24.977  1       
signal_filter_int/dft_inst/preproc/i1_4_lut_adj_38295/B->signal_filter_int/dft_inst/preproc/i1_4_lut_adj_38295/Z
                                          SLICE_R22C10B   C1_TO_F1_DELAY   0.477        25.454  1       
signal_filter_int/dft_inst/preproc/n40970 ( DI1 )
                                                          NET DELAY        0.000        25.454  1       



                                                          CONSTRAINT            0.000        15.384  1       
ADC_DCLK                                  top             CLOCK LATENCY         0.000        15.384  1       
ADC_DCLK                                                  NET DELAY             0.000        15.384  1       
ADC_DCLK_pad.bb_inst/B->ADC_DCLK_pad.bb_inst/O
                                          PIO_44          IOPAD_TO_PADDI_DELAY  0.510        15.894  1197    
fft_memory/lscc_ram_dp_inst/NON_MIX.ADDR_ROUTE[0].DATA_ROUTE[0].no_init.u_mem0/ADC_DCLK_c ( CLK )
                                                          NET DELAY             5.510        21.404  1       
                                                          Uncertainty           0.000        21.404  
                                                          Setup time            0.199        21.205  
----------------------------------------  --------------  --------------------  -----  ------------  ------  
Required Time                                                                                21.205  
Arrival Time                                                                                -25.453  
----------------------------------------  --------------  --------------------  -----  ------------  ------  
Path Slack  (Failed)                                                                         -4.248  




++++ Path 28 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : i2c_slave_axil_master_inst/addr_reg__i13/Q  (SLICE_R9C16D)
Path End         : {regs[3][6]/SP   regs[3][5]/SP}  (SLICE_R4C15C)
Source Clock     : adc_clk
Destination Clock: adc_clk
Logic Level      : 7
Delay Ratio      : 78.8% (route), 21.2% (logic)
Clock Skew       : 0.000 ns
Setup Constraint : 15.384 ns 
Path Slack       : -4.229 ns  (Failed)

Name                                      Cell/Site Name  Delay Name            Delay  Arrival Time  Fanout  
----------------------------------------  --------------  --------------------  -----  ------------  ------  
ADC_DCLK                                  top             CLOCK LATENCY         0.000         0.000  1       
ADC_DCLK                                                  NET DELAY             0.000         0.000  1       
ADC_DCLK_pad.bb_inst/B->ADC_DCLK_pad.bb_inst/O
                                          PIO_44          IOPAD_TO_PADDI_DELAY  0.510         0.510  1197    
fft_memory/lscc_ram_dp_inst/NON_MIX.ADDR_ROUTE[0].DATA_ROUTE[0].no_init.u_mem0/ADC_DCLK_c
                                                          NET DELAY             5.510         6.020  1       



i2c_slave_axil_master_inst/addr_reg__i13/CK->i2c_slave_axil_master_inst/addr_reg__i13/Q
                                          SLICE_R9C16D    CLK_TO_Q0_DELAY  1.391         7.411  6       
i2c_slave_axil_master_inst/m_axil_awaddr[12]
                                                          NET DELAY        2.079         9.490  1       
i1_2_lut_adj_38409/B->i1_2_lut_adj_38409/Z
                                          SLICE_R9C17B    B0_TO_F0_DELAY   0.450         9.940  1       
n41543                                                    NET DELAY        2.172        12.112  1       
i1_4_lut_adj_38404/C->i1_4_lut_adj_38404/Z
                                          SLICE_R10C17A   D1_TO_F1_DELAY   0.450        12.562  9       
n26                                                       NET DELAY        2.172        14.734  1       
i1_4_lut_adj_38416/C->i1_4_lut_adj_38416/Z
                                          SLICE_R11C17A   D1_TO_F1_DELAY   0.450        15.184  4       
n20150                                                    NET DELAY        2.556        17.740  1       
i1_4_lut_adj_38415/C->i1_4_lut_adj_38415/Z
                                          SLICE_R10C17C   A0_TO_F0_DELAY   0.477        18.217  3       
i2c_slave_axil_master_inst/n35713                         NET DELAY        0.305        18.522  1       
i2c_slave_axil_master_inst/i2_4_lut/D->i2c_slave_axil_master_inst/i2_4_lut/Z
                                          SLICE_R10C17C   C1_TO_F1_DELAY   0.450        18.972  3       
i2c_slave_axil_master_inst/n40013                         NET DELAY        2.172        21.144  1       
i2c_slave_axil_master_inst/i1_2_lut_rep_1104/B->i2c_slave_axil_master_inst/i1_2_lut_rep_1104/Z
                                          SLICE_R10C17D   D1_TO_F1_DELAY   0.450        21.594  16      
i2c_slave_axil_master_inst/n44421 ( CE )                  NET DELAY        3.841        25.435  1       



                                                          CONSTRAINT            0.000        15.384  1       
ADC_DCLK                                  top             CLOCK LATENCY         0.000        15.384  1       
ADC_DCLK                                                  NET DELAY             0.000        15.384  1       
ADC_DCLK_pad.bb_inst/B->ADC_DCLK_pad.bb_inst/O
                                          PIO_44          IOPAD_TO_PADDI_DELAY  0.510        15.894  1197    
fft_memory/lscc_ram_dp_inst/NON_MIX.ADDR_ROUTE[0].DATA_ROUTE[0].no_init.u_mem0/ADC_DCLK_c ( CLK )
                                                          NET DELAY             5.510        21.404  1       
                                                          Uncertainty           0.000        21.404  
                                                          Setup time            0.199        21.205  
----------------------------------------  --------------  --------------------  -----  ------------  ------  
Required Time                                                                                21.205  
Arrival Time                                                                                -25.434  
----------------------------------------  --------------  --------------------  -----  ------------  ------  
Path Slack  (Failed)                                                                         -4.229  




++++ Path 29 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : i2s_control_inst/data_cnt__i1/Q  (SLICE_R5C22B)
Path End         : signal_memory/SP256K_inst/ADDRESS7  (SRAM_SRAM_R1C1B)
Source Clock     : adc_clk
Destination Clock: adc_clk
Logic Level      : 7
Delay Ratio      : 78.5% (route), 21.5% (logic)
Clock Skew       : 0.000 ns
Setup Constraint : 15.384 ns 
Path Slack       : -4.181 ns  (Failed)

Name                                      Cell/Site Name  Delay Name            Delay  Arrival Time  Fanout  
----------------------------------------  --------------  --------------------  -----  ------------  ------  
ADC_DCLK                                  top             CLOCK LATENCY         0.000         0.000  1       
ADC_DCLK                                                  NET DELAY             0.000         0.000  1       
ADC_DCLK_pad.bb_inst/B->ADC_DCLK_pad.bb_inst/O
                                          PIO_44          IOPAD_TO_PADDI_DELAY  0.510         0.510  1197    
fft_memory/lscc_ram_dp_inst/NON_MIX.ADDR_ROUTE[0].DATA_ROUTE[0].no_init.u_mem0/ADC_DCLK_c
                                                          NET DELAY             5.510         6.020  1       



i2s_control_inst/data_cnt__i1/CK->i2s_control_inst/data_cnt__i1/Q
                                          SLICE_R5C22B    CLK_TO_Q1_DELAY  1.391         7.411  10      
i2s_control_inst/data_cnt[1]                              NET DELAY        2.358         9.769  1       
i2s_control_inst/i24028_3_lut_4_lut/A->i2s_control_inst/i24028_3_lut_4_lut/Z
                                          SLICE_R5C21A    D0_TO_F0_DELAY   0.477        10.246  3       
i2s_control_inst/n4_adj_5217                              NET DELAY        0.305        10.551  1       
i2s_control_inst/i24036_3_lut_rep_1298/C->i2s_control_inst/i24036_3_lut_rep_1298/Z
                                          SLICE_R5C21A    C1_TO_F1_DELAY   0.450        11.001  4       
i2s_control_inst/n44615                                   NET DELAY        2.768        13.769  1       
i2s_control_inst/i24055_2_lut_rep_1153_3_lut_4_lut/B->i2s_control_inst/i24055_2_lut_rep_1153_3_lut_4_lut/Z
                                          SLICE_R4C19A    D0_TO_F0_DELAY   0.450        14.219  3       
i2s_control_inst/n44470                                   NET DELAY        2.172        16.391  1       
i2s_control_inst/mux_8_i8_3_lut_4_lut/B->i2s_control_inst/mux_8_i8_3_lut_4_lut/Z
                                          SLICE_R5C19A    D0_TO_F0_DELAY   0.477        16.868  1       
memory_mux_signal_ram/addr_mem_13__N_2549[7]
                                                          NET DELAY        0.305        17.173  1       
memory_mux_signal_ram/addr_mem_13__I_37623_i8_3_lut/A->memory_mux_signal_ram/addr_mem_13__I_37623_i8_3_lut/Z
                                          SLICE_R5C19A    C1_TO_F1_DELAY   0.450        17.623  1       
memory_mux_signal_ram/addr_mem_13__N_2518[7]
                                                          NET DELAY        2.172        19.795  1       
memory_mux_signal_ram/addr_mem_13__I_0_i8_3_lut/B->memory_mux_signal_ram/addr_mem_13__I_0_i8_3_lut/Z
                                          SLICE_R5C19B    D1_TO_F1_DELAY   0.450        20.245  1       
memory_mux_signal_ram/signal_ram_addr[7] ( ADDRESS7 )
                                                          NET DELAY        5.073        25.318  1       



                                                          CONSTRAINT            0.000        15.384  1       
ADC_DCLK                                  top             CLOCK LATENCY         0.000        15.384  1       
ADC_DCLK                                                  NET DELAY             0.000        15.384  1       
ADC_DCLK_pad.bb_inst/B->ADC_DCLK_pad.bb_inst/O
                                          PIO_44          IOPAD_TO_PADDI_DELAY  0.510        15.894  1197    
fft_memory/lscc_ram_dp_inst/NON_MIX.ADDR_ROUTE[0].DATA_ROUTE[0].no_init.u_mem0/ADC_DCLK_c ( CLOCK )
                                                          NET DELAY             5.510        21.404  1       
                                                          Uncertainty           0.000        21.404  
                                                          Setup time            0.268        21.136  
----------------------------------------  --------------  --------------------  -----  ------------  ------  
Required Time                                                                                21.136  
Arrival Time                                                                                -25.317  
----------------------------------------  --------------  --------------------  -----  ------------  ------  
Path Slack  (Failed)                                                                         -4.181  




++++ Path 30 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : signal_filter_int/work/Q  (SLICE_R10C25D)
Path End         : signal_memory/SP256K_inst/ADDRESS9  (SRAM_SRAM_R1C1B)
Source Clock     : adc_clk
Destination Clock: adc_clk
Logic Level      : 5
Delay Ratio      : 83.3% (route), 16.7% (logic)
Clock Skew       : 0.000 ns
Setup Constraint : 15.384 ns 
Path Slack       : -4.180 ns  (Failed)

Name                                      Cell/Site Name  Delay Name            Delay  Arrival Time  Fanout  
----------------------------------------  --------------  --------------------  -----  ------------  ------  
ADC_DCLK                                  top             CLOCK LATENCY         0.000         0.000  1       
ADC_DCLK                                                  NET DELAY             0.000         0.000  1       
ADC_DCLK_pad.bb_inst/B->ADC_DCLK_pad.bb_inst/O
                                          PIO_44          IOPAD_TO_PADDI_DELAY  0.510         0.510  1197    
fft_memory/lscc_ram_dp_inst/NON_MIX.ADDR_ROUTE[0].DATA_ROUTE[0].no_init.u_mem0/ADC_DCLK_c
                                                          NET DELAY             5.510         6.020  1       



signal_filter_int/work/CK->signal_filter_int/work/Q
                                          SLICE_R10C25D   CLK_TO_Q1_DELAY  1.391         7.411  36      
i2c_slave_axil_master_inst/fft_work                       NET DELAY        4.304        11.715  1       
i1_2_lut_rep_1300_3_lut_4_lut/B->i1_2_lut_rep_1300_3_lut_4_lut/Z
                                          SLICE_R3C19B    B1_TO_F1_DELAY   0.450        12.165  10      
memory_mux_signal_ram/n44617                              NET DELAY        3.682        15.847  1       
memory_mux_signal_ram/mux_8_i10_4_lut/C->memory_mux_signal_ram/mux_8_i10_4_lut/Z
                                          SLICE_R6C21A    B0_TO_F0_DELAY   0.477        16.324  1       
memory_mux_signal_ram/addr_mem_13__N_2549[9]
                                                          NET DELAY        0.305        16.629  1       
memory_mux_signal_ram/addr_mem_13__I_37623_i10_3_lut/A->memory_mux_signal_ram/addr_mem_13__I_37623_i10_3_lut/Z
                                          SLICE_R6C21A    C1_TO_F1_DELAY   0.450        17.079  1       
memory_mux_signal_ram/addr_mem_13__N_2518[9]
                                                          NET DELAY        2.172        19.251  1       
memory_mux_signal_ram/addr_mem_13__I_0_i10_3_lut/B->memory_mux_signal_ram/addr_mem_13__I_0_i10_3_lut/Z
                                          SLICE_R6C21B    D1_TO_F1_DELAY   0.450        19.701  1       
memory_mux_signal_ram/signal_ram_addr[9] ( ADDRESS9 )
                                                          NET DELAY        5.616        25.317  1       



                                                          CONSTRAINT            0.000        15.384  1       
ADC_DCLK                                  top             CLOCK LATENCY         0.000        15.384  1       
ADC_DCLK                                                  NET DELAY             0.000        15.384  1       
ADC_DCLK_pad.bb_inst/B->ADC_DCLK_pad.bb_inst/O
                                          PIO_44          IOPAD_TO_PADDI_DELAY  0.510        15.894  1197    
fft_memory/lscc_ram_dp_inst/NON_MIX.ADDR_ROUTE[0].DATA_ROUTE[0].no_init.u_mem0/ADC_DCLK_c ( CLOCK )
                                                          NET DELAY             5.510        21.404  1       
                                                          Uncertainty           0.000        21.404  
                                                          Setup time            0.268        21.136  
----------------------------------------  --------------  --------------------  -----  ------------  ------  
Required Time                                                                                21.136  
Arrival Time                                                                                -25.316  
----------------------------------------  --------------  --------------------  -----  ------------  ------  
Path Slack  (Failed)                                                                         -4.180  




++++ Path 31 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : main_fsm_inst/timer_i5/Q  (SLICE_R13C14B)
Path End         : main_fsm_inst/PnHV/D  (SLICE_R15C7D)
Source Clock     : adc_clk
Destination Clock: adc_clk
Logic Level      : 6
Delay Ratio      : 81.0% (route), 19.0% (logic)
Clock Skew       : 0.000 ns
Setup Constraint : 15.384 ns 
Path Slack       : -4.164 ns  (Failed)

Name                                      Cell/Site Name  Delay Name            Delay  Arrival Time  Fanout  
----------------------------------------  --------------  --------------------  -----  ------------  ------  
ADC_DCLK                                  top             CLOCK LATENCY         0.000         0.000  1       
ADC_DCLK                                                  NET DELAY             0.000         0.000  1       
ADC_DCLK_pad.bb_inst/B->ADC_DCLK_pad.bb_inst/O
                                          PIO_44          IOPAD_TO_PADDI_DELAY  0.510         0.510  1197    
fft_memory/lscc_ram_dp_inst/NON_MIX.ADDR_ROUTE[0].DATA_ROUTE[0].no_init.u_mem0/ADC_DCLK_c
                                                          NET DELAY             5.510         6.020  1       



main_fsm_inst/timer_i5/CK->main_fsm_inst/timer_i5/Q
                                          SLICE_R13C14B   CLK_TO_Q1_DELAY  1.391         7.411  22      
main_fsm_inst/timer[5]                                    NET DELAY        3.987        11.398  1       
main_fsm_inst/i35839_2_lut_3_lut_4_lut/B->main_fsm_inst/i35839_2_lut_3_lut_4_lut/Z
                                          SLICE_R16C9B    D1_TO_F1_DELAY   0.450        11.848  1       
main_fsm_inst/n42703                                      NET DELAY        3.152        15.000  1       
main_fsm_inst/i35886_4_lut/D->main_fsm_inst/i35886_4_lut/Z
                                          SLICE_R16C8A    A1_TO_F1_DELAY   0.450        15.450  1       
main_fsm_inst/n42750                                      NET DELAY        2.490        17.940  1       
main_fsm_inst/pnhv_start_15__I_0_i30_4_lut/D->main_fsm_inst/pnhv_start_15__I_0_i30_4_lut/Z
                                          SLICE_R16C8B    B1_TO_F1_DELAY   0.450        18.390  1       
main_fsm_inst/n30_adj_5295                                NET DELAY        3.285        21.675  1       
main_fsm_inst/pnhv_start_15__I_0_i32_4_lut/B->main_fsm_inst/pnhv_start_15__I_0_i32_4_lut/Z
                                          SLICE_R14C9C    D1_TO_F1_DELAY   0.450        22.125  1       
main_fsm_inst/PnHV_N_2033                                 NET DELAY        2.768        24.893  1       
main_fsm_inst/PnHV_I_0_4_lut/A->main_fsm_inst/PnHV_I_0_4_lut/Z
                                          SLICE_R15C7D    D0_TO_F0_DELAY   0.477        25.370  1       
main_fsm_inst/PnHV_N_2032 ( DI0 )                         NET DELAY        0.000        25.370  1       



                                                          CONSTRAINT            0.000        15.384  1       
ADC_DCLK                                  top             CLOCK LATENCY         0.000        15.384  1       
ADC_DCLK                                                  NET DELAY             0.000        15.384  1       
ADC_DCLK_pad.bb_inst/B->ADC_DCLK_pad.bb_inst/O
                                          PIO_44          IOPAD_TO_PADDI_DELAY  0.510        15.894  1197    
fft_memory/lscc_ram_dp_inst/NON_MIX.ADDR_ROUTE[0].DATA_ROUTE[0].no_init.u_mem0/ADC_DCLK_c ( CLK )
                                                          NET DELAY             5.510        21.404  1       
                                                          Uncertainty           0.000        21.404  
                                                          Setup time            0.199        21.205  
----------------------------------------  --------------  --------------------  -----  ------------  ------  
Required Time                                                                                21.205  
Arrival Time                                                                                -25.369  
----------------------------------------  --------------  --------------------  -----  ------------  ------  
Path Slack  (Failed)                                                                         -4.164  




++++ Path 32 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : signal_filter_int/work/Q  (SLICE_R10C25D)
Path End         : fft_memory/lscc_ram_dp_inst/NON_MIX.ADDR_ROUTE[0].DATA_ROUTE[0].no_init.u_mem0/ICE_MEM.u_mem0/RADDR7  (EBR_EBR_R7C20)
Source Clock     : adc_clk
Destination Clock: adc_clk
Logic Level      : 4
Delay Ratio      : 85.7% (route), 14.3% (logic)
Clock Skew       : 0.000 ns
Setup Constraint : 15.384 ns 
Path Slack       : -4.124 ns  (Failed)

Name                                      Cell/Site Name  Delay Name            Delay  Arrival Time  Fanout  
----------------------------------------  --------------  --------------------  -----  ------------  ------  
ADC_DCLK                                  top             CLOCK LATENCY         0.000         0.000  1       
ADC_DCLK                                                  NET DELAY             0.000         0.000  1       
ADC_DCLK_pad.bb_inst/B->ADC_DCLK_pad.bb_inst/O
                                          PIO_44          IOPAD_TO_PADDI_DELAY  0.510         0.510  1197    
fft_memory/lscc_ram_dp_inst/NON_MIX.ADDR_ROUTE[0].DATA_ROUTE[0].no_init.u_mem0/ADC_DCLK_c
                                                          NET DELAY             5.510         6.020  1       



signal_filter_int/work/CK->signal_filter_int/work/Q
                                          SLICE_R10C25D   CLK_TO_Q1_DELAY  1.391         7.411  36      
i2c_slave_axil_master_inst/fft_work                       NET DELAY        4.146        11.557  1       
i18247_2_lut_rep_1420/B->i18247_2_lut_rep_1420/Z
                                          SLICE_R9C13A    D0_TO_F0_DELAY   0.450        12.007  43      
memory_mux_fft_ram/n44737                                 NET DELAY        5.589        17.596  1       
memory_mux_fft_ram/mux_765_i8_3_lut_4_lut/A->memory_mux_fft_ram/mux_765_i8_3_lut_4_lut/Z
                                          SLICE_R10C22A   D1_TO_F1_DELAY   0.450        18.046  2       
memory_mux_fft_ram/n6[7]                                  NET DELAY        3.881        21.927  1       
memory_mux_fft_ram/i18597_4_lut/A->memory_mux_fft_ram/i18597_4_lut/Z
                                          SLICE_R5C20D    D1_TO_F1_DELAY   0.450        22.377  1       
memory_mux_fft_ram/fft_memory_addr[7] ( RADDR7 )
                                                          NET DELAY        2.768        25.145  1       



                                                          CONSTRAINT            0.000        15.384  1       
ADC_DCLK                                  top             CLOCK LATENCY         0.000        15.384  1       
ADC_DCLK                                                  NET DELAY             0.000        15.384  1       
ADC_DCLK_pad.bb_inst/B->ADC_DCLK_pad.bb_inst/O
                                          PIO_44          IOPAD_TO_PADDI_DELAY  0.510        15.894  1197    
fft_memory/lscc_ram_dp_inst/NON_MIX.ADDR_ROUTE[0].DATA_ROUTE[0].no_init.u_mem0/ADC_DCLK_c ( RCLK )
                                                          NET DELAY             5.510        21.404  1       
                                                          Uncertainty           0.000        21.404  
                                                          Setup time            0.384        21.020  
----------------------------------------  --------------  --------------------  -----  ------------  ------  
Required Time                                                                                21.020  
Arrival Time                                                                                -25.144  
----------------------------------------  --------------  --------------------  -----  ------------  ------  
Path Slack  (Failed)                                                                         -4.124  




++++ Path 33 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : i2c_slave_axil_master_inst/addr_reg__i13/Q  (SLICE_R9C16D)
Path End         : {regs[0][20]/SP   regs[0][19]/SP}  (SLICE_R12C27D)
Source Clock     : adc_clk
Destination Clock: adc_clk
Logic Level      : 6
Delay Ratio      : 81.1% (route), 18.9% (logic)
Clock Skew       : 0.000 ns
Setup Constraint : 15.384 ns 
Path Slack       : -4.122 ns  (Failed)

Name                                      Cell/Site Name  Delay Name            Delay  Arrival Time  Fanout  
----------------------------------------  --------------  --------------------  -----  ------------  ------  
ADC_DCLK                                  top             CLOCK LATENCY         0.000         0.000  1       
ADC_DCLK                                                  NET DELAY             0.000         0.000  1       
ADC_DCLK_pad.bb_inst/B->ADC_DCLK_pad.bb_inst/O
                                          PIO_44          IOPAD_TO_PADDI_DELAY  0.510         0.510  1197    
fft_memory/lscc_ram_dp_inst/NON_MIX.ADDR_ROUTE[0].DATA_ROUTE[0].no_init.u_mem0/ADC_DCLK_c
                                                          NET DELAY             5.510         6.020  1       



i2c_slave_axil_master_inst/addr_reg__i13/CK->i2c_slave_axil_master_inst/addr_reg__i13/Q
                                          SLICE_R9C16D    CLK_TO_Q0_DELAY  1.391         7.411  6       
i2c_slave_axil_master_inst/m_axil_awaddr[12]
                                                          NET DELAY        2.079         9.490  1       
i1_2_lut_adj_38409/B->i1_2_lut_adj_38409/Z
                                          SLICE_R9C17B    B0_TO_F0_DELAY   0.450         9.940  1       
n41543                                                    NET DELAY        2.172        12.112  1       
i1_4_lut_adj_38404/C->i1_4_lut_adj_38404/Z
                                          SLICE_R10C17A   D1_TO_F1_DELAY   0.450        12.562  9       
n26                                                       NET DELAY        2.172        14.734  1       
i1_4_lut_adj_38416/C->i1_4_lut_adj_38416/Z
                                          SLICE_R11C17A   D1_TO_F1_DELAY   0.450        15.184  4       
n20150                                                    NET DELAY        2.556        17.740  1       
i1_4_lut_adj_38415/C->i1_4_lut_adj_38415/Z
                                          SLICE_R10C17C   A0_TO_F0_DELAY   0.450        18.190  3       
i2c_slave_axil_master_inst/n35713                         NET DELAY        2.172        20.362  1       
i2c_slave_axil_master_inst/i1_2_lut_4_lut/D->i2c_slave_axil_master_inst/i1_2_lut_4_lut/Z
                                          SLICE_R9C18C    D1_TO_F1_DELAY   0.450        20.812  16      
i2c_slave_axil_master_inst/n19145 ( CE )                  NET DELAY        4.516        25.328  1       



                                                          CONSTRAINT            0.000        15.384  1       
ADC_DCLK                                  top             CLOCK LATENCY         0.000        15.384  1       
ADC_DCLK                                                  NET DELAY             0.000        15.384  1       
ADC_DCLK_pad.bb_inst/B->ADC_DCLK_pad.bb_inst/O
                                          PIO_44          IOPAD_TO_PADDI_DELAY  0.510        15.894  1197    
fft_memory/lscc_ram_dp_inst/NON_MIX.ADDR_ROUTE[0].DATA_ROUTE[0].no_init.u_mem0/ADC_DCLK_c ( CLK )
                                                          NET DELAY             5.510        21.404  1       
                                                          Uncertainty           0.000        21.404  
                                                          Setup time            0.199        21.205  
----------------------------------------  --------------  --------------------  -----  ------------  ------  
Required Time                                                                                21.205  
Arrival Time                                                                                -25.327  
----------------------------------------  --------------  --------------------  -----  ------------  ------  
Path Slack  (Failed)                                                                         -4.122  




++++ Path 34 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : i2c_slave_axil_master_inst/addr_reg__i13/Q  (SLICE_R9C16D)
Path End         : {regs[0][28]/SP   regs[0][27]/SP}  (SLICE_R12C28A)
Source Clock     : adc_clk
Destination Clock: adc_clk
Logic Level      : 6
Delay Ratio      : 81.1% (route), 18.9% (logic)
Clock Skew       : 0.000 ns
Setup Constraint : 15.384 ns 
Path Slack       : -4.122 ns  (Failed)

Name                                      Cell/Site Name  Delay Name            Delay  Arrival Time  Fanout  
----------------------------------------  --------------  --------------------  -----  ------------  ------  
ADC_DCLK                                  top             CLOCK LATENCY         0.000         0.000  1       
ADC_DCLK                                                  NET DELAY             0.000         0.000  1       
ADC_DCLK_pad.bb_inst/B->ADC_DCLK_pad.bb_inst/O
                                          PIO_44          IOPAD_TO_PADDI_DELAY  0.510         0.510  1197    
fft_memory/lscc_ram_dp_inst/NON_MIX.ADDR_ROUTE[0].DATA_ROUTE[0].no_init.u_mem0/ADC_DCLK_c
                                                          NET DELAY             5.510         6.020  1       



i2c_slave_axil_master_inst/addr_reg__i13/CK->i2c_slave_axil_master_inst/addr_reg__i13/Q
                                          SLICE_R9C16D    CLK_TO_Q0_DELAY  1.391         7.411  6       
i2c_slave_axil_master_inst/m_axil_awaddr[12]
                                                          NET DELAY        2.079         9.490  1       
i1_2_lut_adj_38409/B->i1_2_lut_adj_38409/Z
                                          SLICE_R9C17B    B0_TO_F0_DELAY   0.450         9.940  1       
n41543                                                    NET DELAY        2.172        12.112  1       
i1_4_lut_adj_38404/C->i1_4_lut_adj_38404/Z
                                          SLICE_R10C17A   D1_TO_F1_DELAY   0.450        12.562  9       
n26                                                       NET DELAY        2.172        14.734  1       
i1_4_lut_adj_38416/C->i1_4_lut_adj_38416/Z
                                          SLICE_R11C17A   D1_TO_F1_DELAY   0.450        15.184  4       
n20150                                                    NET DELAY        2.556        17.740  1       
i1_4_lut_adj_38415/C->i1_4_lut_adj_38415/Z
                                          SLICE_R10C17C   A0_TO_F0_DELAY   0.450        18.190  3       
i2c_slave_axil_master_inst/n35713                         NET DELAY        2.172        20.362  1       
i2c_slave_axil_master_inst/i1_2_lut_4_lut/D->i2c_slave_axil_master_inst/i1_2_lut_4_lut/Z
                                          SLICE_R9C18C    D1_TO_F1_DELAY   0.450        20.812  16      
i2c_slave_axil_master_inst/n19145 ( CE )                  NET DELAY        4.516        25.328  1       



                                                          CONSTRAINT            0.000        15.384  1       
ADC_DCLK                                  top             CLOCK LATENCY         0.000        15.384  1       
ADC_DCLK                                                  NET DELAY             0.000        15.384  1       
ADC_DCLK_pad.bb_inst/B->ADC_DCLK_pad.bb_inst/O
                                          PIO_44          IOPAD_TO_PADDI_DELAY  0.510        15.894  1197    
fft_memory/lscc_ram_dp_inst/NON_MIX.ADDR_ROUTE[0].DATA_ROUTE[0].no_init.u_mem0/ADC_DCLK_c ( CLK )
                                                          NET DELAY             5.510        21.404  1       
                                                          Uncertainty           0.000        21.404  
                                                          Setup time            0.199        21.205  
----------------------------------------  --------------  --------------------  -----  ------------  ------  
Required Time                                                                                21.205  
Arrival Time                                                                                -25.327  
----------------------------------------  --------------  --------------------  -----  ------------  ------  
Path Slack  (Failed)                                                                         -4.122  




++++ Path 35 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : i2c_slave_axil_master_inst/addr_reg__i13/Q  (SLICE_R9C16D)
Path End         : regs[2][2]/SP  (SLICE_R9C25D)
Source Clock     : adc_clk
Destination Clock: adc_clk
Logic Level      : 6
Delay Ratio      : 81.1% (route), 18.9% (logic)
Clock Skew       : 0.000 ns
Setup Constraint : 15.384 ns 
Path Slack       : -4.122 ns  (Failed)

Name                                      Cell/Site Name  Delay Name            Delay  Arrival Time  Fanout  
----------------------------------------  --------------  --------------------  -----  ------------  ------  
ADC_DCLK                                  top             CLOCK LATENCY         0.000         0.000  1       
ADC_DCLK                                                  NET DELAY             0.000         0.000  1       
ADC_DCLK_pad.bb_inst/B->ADC_DCLK_pad.bb_inst/O
                                          PIO_44          IOPAD_TO_PADDI_DELAY  0.510         0.510  1197    
fft_memory/lscc_ram_dp_inst/NON_MIX.ADDR_ROUTE[0].DATA_ROUTE[0].no_init.u_mem0/ADC_DCLK_c
                                                          NET DELAY             5.510         6.020  1       



i2c_slave_axil_master_inst/addr_reg__i13/CK->i2c_slave_axil_master_inst/addr_reg__i13/Q
                                          SLICE_R9C16D    CLK_TO_Q0_DELAY  1.391         7.411  6       
i2c_slave_axil_master_inst/m_axil_awaddr[12]
                                                          NET DELAY        2.079         9.490  1       
i1_2_lut_adj_38409/B->i1_2_lut_adj_38409/Z
                                          SLICE_R9C17B    B0_TO_F0_DELAY   0.450         9.940  1       
n41543                                                    NET DELAY        2.172        12.112  1       
i1_4_lut_adj_38404/C->i1_4_lut_adj_38404/Z
                                          SLICE_R10C17A   D1_TO_F1_DELAY   0.450        12.562  9       
n26                                                       NET DELAY        2.172        14.734  1       
i1_4_lut_adj_38416/C->i1_4_lut_adj_38416/Z
                                          SLICE_R11C17A   D1_TO_F1_DELAY   0.450        15.184  4       
n20150                                                    NET DELAY        2.556        17.740  1       
i1_4_lut_adj_38415/C->i1_4_lut_adj_38415/Z
                                          SLICE_R10C17C   A0_TO_F0_DELAY   0.450        18.190  3       
i2c_slave_axil_master_inst/n35713                         NET DELAY        2.768        20.958  1       
i2c_slave_axil_master_inst/i1_4_lut_adj_38006/B->i2c_slave_axil_master_inst/i1_4_lut_adj_38006/Z
                                          SLICE_R11C19C   D1_TO_F1_DELAY   0.450        21.408  17      
i2c_slave_axil_master_inst/n19081 ( CE )                  NET DELAY        3.920        25.328  1       



                                                          CONSTRAINT            0.000        15.384  1       
ADC_DCLK                                  top             CLOCK LATENCY         0.000        15.384  1       
ADC_DCLK                                                  NET DELAY             0.000        15.384  1       
ADC_DCLK_pad.bb_inst/B->ADC_DCLK_pad.bb_inst/O
                                          PIO_44          IOPAD_TO_PADDI_DELAY  0.510        15.894  1197    
fft_memory/lscc_ram_dp_inst/NON_MIX.ADDR_ROUTE[0].DATA_ROUTE[0].no_init.u_mem0/ADC_DCLK_c ( CLK )
                                                          NET DELAY             5.510        21.404  1       
                                                          Uncertainty           0.000        21.404  
                                                          Setup time            0.199        21.205  
----------------------------------------  --------------  --------------------  -----  ------------  ------  
Required Time                                                                                21.205  
Arrival Time                                                                                -25.327  
----------------------------------------  --------------  --------------------  -----  ------------  ------  
Path Slack  (Failed)                                                                         -4.122  




++++ Path 36 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : i2c_slave_axil_master_inst/addr_reg__i13/Q  (SLICE_R9C16D)
Path End         : {regs[2][5]/SP   regs[2][4]/SP}  (SLICE_R10C20C)
Source Clock     : adc_clk
Destination Clock: adc_clk
Logic Level      : 6
Delay Ratio      : 81.1% (route), 18.9% (logic)
Clock Skew       : 0.000 ns
Setup Constraint : 15.384 ns 
Path Slack       : -4.122 ns  (Failed)

Name                                      Cell/Site Name  Delay Name            Delay  Arrival Time  Fanout  
----------------------------------------  --------------  --------------------  -----  ------------  ------  
ADC_DCLK                                  top             CLOCK LATENCY         0.000         0.000  1       
ADC_DCLK                                                  NET DELAY             0.000         0.000  1       
ADC_DCLK_pad.bb_inst/B->ADC_DCLK_pad.bb_inst/O
                                          PIO_44          IOPAD_TO_PADDI_DELAY  0.510         0.510  1197    
fft_memory/lscc_ram_dp_inst/NON_MIX.ADDR_ROUTE[0].DATA_ROUTE[0].no_init.u_mem0/ADC_DCLK_c
                                                          NET DELAY             5.510         6.020  1       



i2c_slave_axil_master_inst/addr_reg__i13/CK->i2c_slave_axil_master_inst/addr_reg__i13/Q
                                          SLICE_R9C16D    CLK_TO_Q0_DELAY  1.391         7.411  6       
i2c_slave_axil_master_inst/m_axil_awaddr[12]
                                                          NET DELAY        2.079         9.490  1       
i1_2_lut_adj_38409/B->i1_2_lut_adj_38409/Z
                                          SLICE_R9C17B    B0_TO_F0_DELAY   0.450         9.940  1       
n41543                                                    NET DELAY        2.172        12.112  1       
i1_4_lut_adj_38404/C->i1_4_lut_adj_38404/Z
                                          SLICE_R10C17A   D1_TO_F1_DELAY   0.450        12.562  9       
n26                                                       NET DELAY        2.172        14.734  1       
i1_4_lut_adj_38416/C->i1_4_lut_adj_38416/Z
                                          SLICE_R11C17A   D1_TO_F1_DELAY   0.450        15.184  4       
n20150                                                    NET DELAY        2.556        17.740  1       
i1_4_lut_adj_38415/C->i1_4_lut_adj_38415/Z
                                          SLICE_R10C17C   A0_TO_F0_DELAY   0.450        18.190  3       
i2c_slave_axil_master_inst/n35713                         NET DELAY        2.768        20.958  1       
i2c_slave_axil_master_inst/i1_4_lut_adj_38006/B->i2c_slave_axil_master_inst/i1_4_lut_adj_38006/Z
                                          SLICE_R11C19C   D1_TO_F1_DELAY   0.450        21.408  17      
i2c_slave_axil_master_inst/n19081 ( CE )                  NET DELAY        3.920        25.328  1       



                                                          CONSTRAINT            0.000        15.384  1       
ADC_DCLK                                  top             CLOCK LATENCY         0.000        15.384  1       
ADC_DCLK                                                  NET DELAY             0.000        15.384  1       
ADC_DCLK_pad.bb_inst/B->ADC_DCLK_pad.bb_inst/O
                                          PIO_44          IOPAD_TO_PADDI_DELAY  0.510        15.894  1197    
fft_memory/lscc_ram_dp_inst/NON_MIX.ADDR_ROUTE[0].DATA_ROUTE[0].no_init.u_mem0/ADC_DCLK_c ( CLK )
                                                          NET DELAY             5.510        21.404  1       
                                                          Uncertainty           0.000        21.404  
                                                          Setup time            0.199        21.205  
----------------------------------------  --------------  --------------------  -----  ------------  ------  
Required Time                                                                                21.205  
Arrival Time                                                                                -25.327  
----------------------------------------  --------------  --------------------  -----  ------------  ------  
Path Slack  (Failed)                                                                         -4.122  




++++ Path 37 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : i2c_slave_axil_master_inst/addr_reg__i13/Q  (SLICE_R9C16D)
Path End         : {regs[2][17]/SP   regs[2][16]/SP}  (SLICE_R10C20B)
Source Clock     : adc_clk
Destination Clock: adc_clk
Logic Level      : 6
Delay Ratio      : 81.1% (route), 18.9% (logic)
Clock Skew       : 0.000 ns
Setup Constraint : 15.384 ns 
Path Slack       : -4.122 ns  (Failed)

Name                                      Cell/Site Name  Delay Name            Delay  Arrival Time  Fanout  
----------------------------------------  --------------  --------------------  -----  ------------  ------  
ADC_DCLK                                  top             CLOCK LATENCY         0.000         0.000  1       
ADC_DCLK                                                  NET DELAY             0.000         0.000  1       
ADC_DCLK_pad.bb_inst/B->ADC_DCLK_pad.bb_inst/O
                                          PIO_44          IOPAD_TO_PADDI_DELAY  0.510         0.510  1197    
fft_memory/lscc_ram_dp_inst/NON_MIX.ADDR_ROUTE[0].DATA_ROUTE[0].no_init.u_mem0/ADC_DCLK_c
                                                          NET DELAY             5.510         6.020  1       



i2c_slave_axil_master_inst/addr_reg__i13/CK->i2c_slave_axil_master_inst/addr_reg__i13/Q
                                          SLICE_R9C16D    CLK_TO_Q0_DELAY  1.391         7.411  6       
i2c_slave_axil_master_inst/m_axil_awaddr[12]
                                                          NET DELAY        2.079         9.490  1       
i1_2_lut_adj_38409/B->i1_2_lut_adj_38409/Z
                                          SLICE_R9C17B    B0_TO_F0_DELAY   0.450         9.940  1       
n41543                                                    NET DELAY        2.172        12.112  1       
i1_4_lut_adj_38404/C->i1_4_lut_adj_38404/Z
                                          SLICE_R10C17A   D1_TO_F1_DELAY   0.450        12.562  9       
n26                                                       NET DELAY        2.172        14.734  1       
i1_4_lut_adj_38416/C->i1_4_lut_adj_38416/Z
                                          SLICE_R11C17A   D1_TO_F1_DELAY   0.450        15.184  4       
n20150                                                    NET DELAY        2.556        17.740  1       
i1_4_lut_adj_38415/C->i1_4_lut_adj_38415/Z
                                          SLICE_R10C17C   A0_TO_F0_DELAY   0.450        18.190  3       
i2c_slave_axil_master_inst/n35713                         NET DELAY        2.768        20.958  1       
i2c_slave_axil_master_inst/i1_4_lut_adj_38006/B->i2c_slave_axil_master_inst/i1_4_lut_adj_38006/Z
                                          SLICE_R11C19C   D1_TO_F1_DELAY   0.450        21.408  17      
i2c_slave_axil_master_inst/n19081 ( CE )                  NET DELAY        3.920        25.328  1       



                                                          CONSTRAINT            0.000        15.384  1       
ADC_DCLK                                  top             CLOCK LATENCY         0.000        15.384  1       
ADC_DCLK                                                  NET DELAY             0.000        15.384  1       
ADC_DCLK_pad.bb_inst/B->ADC_DCLK_pad.bb_inst/O
                                          PIO_44          IOPAD_TO_PADDI_DELAY  0.510        15.894  1197    
fft_memory/lscc_ram_dp_inst/NON_MIX.ADDR_ROUTE[0].DATA_ROUTE[0].no_init.u_mem0/ADC_DCLK_c ( CLK )
                                                          NET DELAY             5.510        21.404  1       
                                                          Uncertainty           0.000        21.404  
                                                          Setup time            0.199        21.205  
----------------------------------------  --------------  --------------------  -----  ------------  ------  
Required Time                                                                                21.205  
Arrival Time                                                                                -25.327  
----------------------------------------  --------------  --------------------  -----  ------------  ------  
Path Slack  (Failed)                                                                         -4.122  




++++ Path 38 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : i2c_slave_axil_master_inst/addr_reg__i13/Q  (SLICE_R9C16D)
Path End         : {regs[2][19]/SP   regs[2][18]/SP}  (SLICE_R10C20D)
Source Clock     : adc_clk
Destination Clock: adc_clk
Logic Level      : 6
Delay Ratio      : 81.1% (route), 18.9% (logic)
Clock Skew       : 0.000 ns
Setup Constraint : 15.384 ns 
Path Slack       : -4.122 ns  (Failed)

Name                                      Cell/Site Name  Delay Name            Delay  Arrival Time  Fanout  
----------------------------------------  --------------  --------------------  -----  ------------  ------  
ADC_DCLK                                  top             CLOCK LATENCY         0.000         0.000  1       
ADC_DCLK                                                  NET DELAY             0.000         0.000  1       
ADC_DCLK_pad.bb_inst/B->ADC_DCLK_pad.bb_inst/O
                                          PIO_44          IOPAD_TO_PADDI_DELAY  0.510         0.510  1197    
fft_memory/lscc_ram_dp_inst/NON_MIX.ADDR_ROUTE[0].DATA_ROUTE[0].no_init.u_mem0/ADC_DCLK_c
                                                          NET DELAY             5.510         6.020  1       



i2c_slave_axil_master_inst/addr_reg__i13/CK->i2c_slave_axil_master_inst/addr_reg__i13/Q
                                          SLICE_R9C16D    CLK_TO_Q0_DELAY  1.391         7.411  6       
i2c_slave_axil_master_inst/m_axil_awaddr[12]
                                                          NET DELAY        2.079         9.490  1       
i1_2_lut_adj_38409/B->i1_2_lut_adj_38409/Z
                                          SLICE_R9C17B    B0_TO_F0_DELAY   0.450         9.940  1       
n41543                                                    NET DELAY        2.172        12.112  1       
i1_4_lut_adj_38404/C->i1_4_lut_adj_38404/Z
                                          SLICE_R10C17A   D1_TO_F1_DELAY   0.450        12.562  9       
n26                                                       NET DELAY        2.172        14.734  1       
i1_4_lut_adj_38416/C->i1_4_lut_adj_38416/Z
                                          SLICE_R11C17A   D1_TO_F1_DELAY   0.450        15.184  4       
n20150                                                    NET DELAY        2.556        17.740  1       
i1_4_lut_adj_38415/C->i1_4_lut_adj_38415/Z
                                          SLICE_R10C17C   A0_TO_F0_DELAY   0.450        18.190  3       
i2c_slave_axil_master_inst/n35713                         NET DELAY        2.768        20.958  1       
i2c_slave_axil_master_inst/i1_4_lut_adj_38006/B->i2c_slave_axil_master_inst/i1_4_lut_adj_38006/Z
                                          SLICE_R11C19C   D1_TO_F1_DELAY   0.450        21.408  17      
i2c_slave_axil_master_inst/n19081 ( CE )                  NET DELAY        3.920        25.328  1       



                                                          CONSTRAINT            0.000        15.384  1       
ADC_DCLK                                  top             CLOCK LATENCY         0.000        15.384  1       
ADC_DCLK                                                  NET DELAY             0.000        15.384  1       
ADC_DCLK_pad.bb_inst/B->ADC_DCLK_pad.bb_inst/O
                                          PIO_44          IOPAD_TO_PADDI_DELAY  0.510        15.894  1197    
fft_memory/lscc_ram_dp_inst/NON_MIX.ADDR_ROUTE[0].DATA_ROUTE[0].no_init.u_mem0/ADC_DCLK_c ( CLK )
                                                          NET DELAY             5.510        21.404  1       
                                                          Uncertainty           0.000        21.404  
                                                          Setup time            0.199        21.205  
----------------------------------------  --------------  --------------------  -----  ------------  ------  
Required Time                                                                                21.205  
Arrival Time                                                                                -25.327  
----------------------------------------  --------------  --------------------  -----  ------------  ------  
Path Slack  (Failed)                                                                         -4.122  




++++ Path 39 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : signal_filter_int/work/Q  (SLICE_R10C25D)
Path End         : fft_memory/lscc_ram_dp_inst/NON_MIX.ADDR_ROUTE[0].DATA_ROUTE[0].no_init.u_mem0/ICE_MEM.u_mem0/RADDR5  (EBR_EBR_R7C20)
Source Clock     : adc_clk
Destination Clock: adc_clk
Logic Level      : 4
Delay Ratio      : 85.6% (route), 14.4% (logic)
Clock Skew       : 0.000 ns
Setup Constraint : 15.384 ns 
Path Slack       : -4.045 ns  (Failed)

Name                                      Cell/Site Name  Delay Name            Delay  Arrival Time  Fanout  
----------------------------------------  --------------  --------------------  -----  ------------  ------  
ADC_DCLK                                  top             CLOCK LATENCY         0.000         0.000  1       
ADC_DCLK                                                  NET DELAY             0.000         0.000  1       
ADC_DCLK_pad.bb_inst/B->ADC_DCLK_pad.bb_inst/O
                                          PIO_44          IOPAD_TO_PADDI_DELAY  0.510         0.510  1197    
fft_memory/lscc_ram_dp_inst/NON_MIX.ADDR_ROUTE[0].DATA_ROUTE[0].no_init.u_mem0/ADC_DCLK_c
                                                          NET DELAY             5.510         6.020  1       



signal_filter_int/work/CK->signal_filter_int/work/Q
                                          SLICE_R10C25D   CLK_TO_Q1_DELAY  1.391         7.411  36      
i2c_slave_axil_master_inst/fft_work                       NET DELAY        4.146        11.557  1       
i18247_2_lut_rep_1420/B->i18247_2_lut_rep_1420/Z
                                          SLICE_R9C13A    D0_TO_F0_DELAY   0.450        12.007  43      
memory_mux_fft_ram/n44737                                 NET DELAY        5.510        17.517  1       
memory_mux_fft_ram/mux_765_i6_3_lut_4_lut/A->memory_mux_fft_ram/mux_765_i6_3_lut_4_lut/Z
                                          SLICE_R8C21B    D1_TO_F1_DELAY   0.450        17.967  2       
memory_mux_fft_ram/n6[5]                                  NET DELAY        3.364        21.331  1       
memory_mux_fft_ram/i18595_4_lut/A->memory_mux_fft_ram/i18595_4_lut/Z
                                          SLICE_R5C20B    D1_TO_F1_DELAY   0.450        21.781  1       
memory_mux_fft_ram/fft_memory_addr[5] ( RADDR5 )
                                                          NET DELAY        3.285        25.066  1       



                                                          CONSTRAINT            0.000        15.384  1       
ADC_DCLK                                  top             CLOCK LATENCY         0.000        15.384  1       
ADC_DCLK                                                  NET DELAY             0.000        15.384  1       
ADC_DCLK_pad.bb_inst/B->ADC_DCLK_pad.bb_inst/O
                                          PIO_44          IOPAD_TO_PADDI_DELAY  0.510        15.894  1197    
fft_memory/lscc_ram_dp_inst/NON_MIX.ADDR_ROUTE[0].DATA_ROUTE[0].no_init.u_mem0/ADC_DCLK_c ( RCLK )
                                                          NET DELAY             5.510        21.404  1       
                                                          Uncertainty           0.000        21.404  
                                                          Setup time            0.384        21.020  
----------------------------------------  --------------  --------------------  -----  ------------  ------  
Required Time                                                                                21.020  
Arrival Time                                                                                -25.065  
----------------------------------------  --------------  --------------------  -----  ------------  ------  
Path Slack  (Failed)                                                                         -4.045  




++++ Path 40 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : i2c_slave_axil_master_inst/addr_reg__i13/Q  (SLICE_R9C16D)
Path End         : {regs[0][16]/SP   regs[0][15]/SP}  (SLICE_R13C19C)
Source Clock     : adc_clk
Destination Clock: adc_clk
Logic Level      : 6
Delay Ratio      : 81.1% (route), 18.9% (logic)
Clock Skew       : 0.000 ns
Setup Constraint : 15.384 ns 
Path Slack       : -4.043 ns  (Failed)

Name                                      Cell/Site Name  Delay Name            Delay  Arrival Time  Fanout  
----------------------------------------  --------------  --------------------  -----  ------------  ------  
ADC_DCLK                                  top             CLOCK LATENCY         0.000         0.000  1       
ADC_DCLK                                                  NET DELAY             0.000         0.000  1       
ADC_DCLK_pad.bb_inst/B->ADC_DCLK_pad.bb_inst/O
                                          PIO_44          IOPAD_TO_PADDI_DELAY  0.510         0.510  1197    
fft_memory/lscc_ram_dp_inst/NON_MIX.ADDR_ROUTE[0].DATA_ROUTE[0].no_init.u_mem0/ADC_DCLK_c
                                                          NET DELAY             5.510         6.020  1       



i2c_slave_axil_master_inst/addr_reg__i13/CK->i2c_slave_axil_master_inst/addr_reg__i13/Q
                                          SLICE_R9C16D    CLK_TO_Q0_DELAY  1.391         7.411  6       
i2c_slave_axil_master_inst/m_axil_awaddr[12]
                                                          NET DELAY        2.079         9.490  1       
i1_2_lut_adj_38409/B->i1_2_lut_adj_38409/Z
                                          SLICE_R9C17B    B0_TO_F0_DELAY   0.450         9.940  1       
n41543                                                    NET DELAY        2.172        12.112  1       
i1_4_lut_adj_38404/C->i1_4_lut_adj_38404/Z
                                          SLICE_R10C17A   D1_TO_F1_DELAY   0.450        12.562  9       
n26                                                       NET DELAY        2.172        14.734  1       
i1_4_lut_adj_38416/C->i1_4_lut_adj_38416/Z
                                          SLICE_R11C17A   D1_TO_F1_DELAY   0.450        15.184  4       
n20150                                                    NET DELAY        2.556        17.740  1       
i1_4_lut_adj_38415/C->i1_4_lut_adj_38415/Z
                                          SLICE_R10C17C   A0_TO_F0_DELAY   0.450        18.190  3       
i2c_slave_axil_master_inst/n35713                         NET DELAY        2.172        20.362  1       
i2c_slave_axil_master_inst/i1_2_lut_4_lut/D->i2c_slave_axil_master_inst/i1_2_lut_4_lut/Z
                                          SLICE_R9C18C    D1_TO_F1_DELAY   0.450        20.812  16      
i2c_slave_axil_master_inst/n19145 ( CE )                  NET DELAY        4.437        25.249  1       



                                                          CONSTRAINT            0.000        15.384  1       
ADC_DCLK                                  top             CLOCK LATENCY         0.000        15.384  1       
ADC_DCLK                                                  NET DELAY             0.000        15.384  1       
ADC_DCLK_pad.bb_inst/B->ADC_DCLK_pad.bb_inst/O
                                          PIO_44          IOPAD_TO_PADDI_DELAY  0.510        15.894  1197    
fft_memory/lscc_ram_dp_inst/NON_MIX.ADDR_ROUTE[0].DATA_ROUTE[0].no_init.u_mem0/ADC_DCLK_c ( CLK )
                                                          NET DELAY             5.510        21.404  1       
                                                          Uncertainty           0.000        21.404  
                                                          Setup time            0.199        21.205  
----------------------------------------  --------------  --------------------  -----  ------------  ------  
Required Time                                                                                21.205  
Arrival Time                                                                                -25.248  
----------------------------------------  --------------  --------------------  -----  ------------  ------  
Path Slack  (Failed)                                                                         -4.043  




++++ Path 41 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : i2c_slave_axil_master_inst/addr_reg__i13/Q  (SLICE_R9C16D)
Path End         : {PnHV_time_i0_i4/SP   PnHV_time_i0_i3/SP}  (SLICE_R15C9D)
Source Clock     : adc_clk
Destination Clock: adc_clk
Logic Level      : 6
Delay Ratio      : 81.0% (route), 19.0% (logic)
Clock Skew       : 0.000 ns
Setup Constraint : 15.384 ns 
Path Slack       : -4.003 ns  (Failed)

Name                                      Cell/Site Name  Delay Name            Delay  Arrival Time  Fanout  
----------------------------------------  --------------  --------------------  -----  ------------  ------  
ADC_DCLK                                  top             CLOCK LATENCY         0.000         0.000  1       
ADC_DCLK                                                  NET DELAY             0.000         0.000  1       
ADC_DCLK_pad.bb_inst/B->ADC_DCLK_pad.bb_inst/O
                                          PIO_44          IOPAD_TO_PADDI_DELAY  0.510         0.510  1197    
fft_memory/lscc_ram_dp_inst/NON_MIX.ADDR_ROUTE[0].DATA_ROUTE[0].no_init.u_mem0/ADC_DCLK_c
                                                          NET DELAY             5.510         6.020  1       



i2c_slave_axil_master_inst/addr_reg__i13/CK->i2c_slave_axil_master_inst/addr_reg__i13/Q
                                          SLICE_R9C16D    CLK_TO_Q0_DELAY  1.391         7.411  6       
i2c_slave_axil_master_inst/m_axil_awaddr[12]
                                                          NET DELAY        2.079         9.490  1       
i1_2_lut_adj_38409/B->i1_2_lut_adj_38409/Z
                                          SLICE_R9C17B    B0_TO_F0_DELAY   0.450         9.940  1       
n41543                                                    NET DELAY        2.172        12.112  1       
i1_4_lut_adj_38404/C->i1_4_lut_adj_38404/Z
                                          SLICE_R10C17A   D1_TO_F1_DELAY   0.450        12.562  9       
n26                                                       NET DELAY        2.437        14.999  1       
i1_2_lut_rep_1200_3_lut_4_lut/B->i1_2_lut_rep_1200_3_lut_4_lut/Z
                                          SLICE_R11C17B   C0_TO_F0_DELAY   0.450        15.449  2       
n44517                                                    NET DELAY        2.172        17.621  1       
i1_4_lut_adj_38402/D->i1_4_lut_adj_38402/Z
                                          SLICE_R11C17D   D0_TO_F0_DELAY   0.450        18.071  3       
n13_2                                                     NET DELAY        2.172        20.243  1       
i1_4_lut_adj_38405/B->i1_4_lut_adj_38405/Z
                                          SLICE_R11C17C   D1_TO_F1_DELAY   0.450        20.693  9       
n19686 ( CE )                                             NET DELAY        4.516        25.209  1       



                                                          CONSTRAINT            0.000        15.384  1       
ADC_DCLK                                  top             CLOCK LATENCY         0.000        15.384  1       
ADC_DCLK                                                  NET DELAY             0.000        15.384  1       
ADC_DCLK_pad.bb_inst/B->ADC_DCLK_pad.bb_inst/O
                                          PIO_44          IOPAD_TO_PADDI_DELAY  0.510        15.894  1197    
fft_memory/lscc_ram_dp_inst/NON_MIX.ADDR_ROUTE[0].DATA_ROUTE[0].no_init.u_mem0/ADC_DCLK_c ( CLK )
                                                          NET DELAY             5.510        21.404  1       
                                                          Uncertainty           0.000        21.404  
                                                          Setup time            0.199        21.205  
----------------------------------------  --------------  --------------------  -----  ------------  ------  
Required Time                                                                                21.205  
Arrival Time                                                                                -25.208  
----------------------------------------  --------------  --------------------  -----  ------------  ------  
Path Slack  (Failed)                                                                         -4.003  




++++ Path 42 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : i2c_slave_axil_master_inst/addr_reg__i13/Q  (SLICE_R9C16D)
Path End         : {PnHV_time_i0_i8/SP   PnHV_time_i0_i7/SP}  (SLICE_R15C9A)
Source Clock     : adc_clk
Destination Clock: adc_clk
Logic Level      : 6
Delay Ratio      : 81.0% (route), 19.0% (logic)
Clock Skew       : 0.000 ns
Setup Constraint : 15.384 ns 
Path Slack       : -4.003 ns  (Failed)

Name                                      Cell/Site Name  Delay Name            Delay  Arrival Time  Fanout  
----------------------------------------  --------------  --------------------  -----  ------------  ------  
ADC_DCLK                                  top             CLOCK LATENCY         0.000         0.000  1       
ADC_DCLK                                                  NET DELAY             0.000         0.000  1       
ADC_DCLK_pad.bb_inst/B->ADC_DCLK_pad.bb_inst/O
                                          PIO_44          IOPAD_TO_PADDI_DELAY  0.510         0.510  1197    
fft_memory/lscc_ram_dp_inst/NON_MIX.ADDR_ROUTE[0].DATA_ROUTE[0].no_init.u_mem0/ADC_DCLK_c
                                                          NET DELAY             5.510         6.020  1       



i2c_slave_axil_master_inst/addr_reg__i13/CK->i2c_slave_axil_master_inst/addr_reg__i13/Q
                                          SLICE_R9C16D    CLK_TO_Q0_DELAY  1.391         7.411  6       
i2c_slave_axil_master_inst/m_axil_awaddr[12]
                                                          NET DELAY        2.079         9.490  1       
i1_2_lut_adj_38409/B->i1_2_lut_adj_38409/Z
                                          SLICE_R9C17B    B0_TO_F0_DELAY   0.450         9.940  1       
n41543                                                    NET DELAY        2.172        12.112  1       
i1_4_lut_adj_38404/C->i1_4_lut_adj_38404/Z
                                          SLICE_R10C17A   D1_TO_F1_DELAY   0.450        12.562  9       
n26                                                       NET DELAY        2.437        14.999  1       
i1_2_lut_rep_1200_3_lut_4_lut/B->i1_2_lut_rep_1200_3_lut_4_lut/Z
                                          SLICE_R11C17B   C0_TO_F0_DELAY   0.450        15.449  2       
n44517                                                    NET DELAY        2.172        17.621  1       
i1_4_lut_adj_38402/D->i1_4_lut_adj_38402/Z
                                          SLICE_R11C17D   D0_TO_F0_DELAY   0.450        18.071  3       
n13_2                                                     NET DELAY        2.172        20.243  1       
i1_4_lut_adj_38405/B->i1_4_lut_adj_38405/Z
                                          SLICE_R11C17C   D1_TO_F1_DELAY   0.450        20.693  9       
n19686 ( CE )                                             NET DELAY        4.516        25.209  1       



                                                          CONSTRAINT            0.000        15.384  1       
ADC_DCLK                                  top             CLOCK LATENCY         0.000        15.384  1       
ADC_DCLK                                                  NET DELAY             0.000        15.384  1       
ADC_DCLK_pad.bb_inst/B->ADC_DCLK_pad.bb_inst/O
                                          PIO_44          IOPAD_TO_PADDI_DELAY  0.510        15.894  1197    
fft_memory/lscc_ram_dp_inst/NON_MIX.ADDR_ROUTE[0].DATA_ROUTE[0].no_init.u_mem0/ADC_DCLK_c ( CLK )
                                                          NET DELAY             5.510        21.404  1       
                                                          Uncertainty           0.000        21.404  
                                                          Setup time            0.199        21.205  
----------------------------------------  --------------  --------------------  -----  ------------  ------  
Required Time                                                                                21.205  
Arrival Time                                                                                -25.208  
----------------------------------------  --------------  --------------------  -----  ------------  ------  
Path Slack  (Failed)                                                                         -4.003  




++++ Path 43 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : i2c_slave_axil_master_inst/addr_reg__i13/Q  (SLICE_R9C16D)
Path End         : {PDamp_time_i0_i2/SP   PDamp_time_i0_i1/SP}  (SLICE_R14C15D)
Source Clock     : adc_clk
Destination Clock: adc_clk
Logic Level      : 6
Delay Ratio      : 81.0% (route), 19.0% (logic)
Clock Skew       : 0.000 ns
Setup Constraint : 15.384 ns 
Path Slack       : -4.003 ns  (Failed)

Name                                      Cell/Site Name  Delay Name            Delay  Arrival Time  Fanout  
----------------------------------------  --------------  --------------------  -----  ------------  ------  
ADC_DCLK                                  top             CLOCK LATENCY         0.000         0.000  1       
ADC_DCLK                                                  NET DELAY             0.000         0.000  1       
ADC_DCLK_pad.bb_inst/B->ADC_DCLK_pad.bb_inst/O
                                          PIO_44          IOPAD_TO_PADDI_DELAY  0.510         0.510  1197    
fft_memory/lscc_ram_dp_inst/NON_MIX.ADDR_ROUTE[0].DATA_ROUTE[0].no_init.u_mem0/ADC_DCLK_c
                                                          NET DELAY             5.510         6.020  1       



i2c_slave_axil_master_inst/addr_reg__i13/CK->i2c_slave_axil_master_inst/addr_reg__i13/Q
                                          SLICE_R9C16D    CLK_TO_Q0_DELAY  1.391         7.411  6       
i2c_slave_axil_master_inst/m_axil_awaddr[12]
                                                          NET DELAY        2.079         9.490  1       
i1_2_lut_adj_38409/B->i1_2_lut_adj_38409/Z
                                          SLICE_R9C17B    B0_TO_F0_DELAY   0.450         9.940  1       
n41543                                                    NET DELAY        2.172        12.112  1       
i1_4_lut_adj_38404/C->i1_4_lut_adj_38404/Z
                                          SLICE_R10C17A   D1_TO_F1_DELAY   0.450        12.562  9       
n26                                                       NET DELAY        2.437        14.999  1       
i1_2_lut_rep_1200_3_lut_4_lut/B->i1_2_lut_rep_1200_3_lut_4_lut/Z
                                          SLICE_R11C17B   C0_TO_F0_DELAY   0.450        15.449  2       
n44517                                                    NET DELAY        2.172        17.621  1       
i1_4_lut_adj_38402/D->i1_4_lut_adj_38402/Z
                                          SLICE_R11C17D   D0_TO_F0_DELAY   0.450        18.071  3       
n13_2                                                     NET DELAY        2.172        20.243  1       
i1_4_lut_adj_38408/B->i1_4_lut_adj_38408/Z
                                          SLICE_R10C16B   D0_TO_F0_DELAY   0.450        20.693  9       
n19641 ( CE )                                             NET DELAY        4.516        25.209  1       



                                                          CONSTRAINT            0.000        15.384  1       
ADC_DCLK                                  top             CLOCK LATENCY         0.000        15.384  1       
ADC_DCLK                                                  NET DELAY             0.000        15.384  1       
ADC_DCLK_pad.bb_inst/B->ADC_DCLK_pad.bb_inst/O
                                          PIO_44          IOPAD_TO_PADDI_DELAY  0.510        15.894  1197    
fft_memory/lscc_ram_dp_inst/NON_MIX.ADDR_ROUTE[0].DATA_ROUTE[0].no_init.u_mem0/ADC_DCLK_c ( CLK )
                                                          NET DELAY             5.510        21.404  1       
                                                          Uncertainty           0.000        21.404  
                                                          Setup time            0.199        21.205  
----------------------------------------  --------------  --------------------  -----  ------------  ------  
Required Time                                                                                21.205  
Arrival Time                                                                                -25.208  
----------------------------------------  --------------  --------------------  -----  ------------  ------  
Path Slack  (Failed)                                                                         -4.003  




++++ Path 44 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : i2c_slave_axil_master_inst/addr_reg__i13/Q  (SLICE_R9C16D)
Path End         : {PDamp_time_i0_i12/SP   PDamp_time_i0_i11/SP}  (SLICE_R14C17A)
Source Clock     : adc_clk
Destination Clock: adc_clk
Logic Level      : 6
Delay Ratio      : 81.0% (route), 19.0% (logic)
Clock Skew       : 0.000 ns
Setup Constraint : 15.384 ns 
Path Slack       : -4.003 ns  (Failed)

Name                                      Cell/Site Name  Delay Name            Delay  Arrival Time  Fanout  
----------------------------------------  --------------  --------------------  -----  ------------  ------  
ADC_DCLK                                  top             CLOCK LATENCY         0.000         0.000  1       
ADC_DCLK                                                  NET DELAY             0.000         0.000  1       
ADC_DCLK_pad.bb_inst/B->ADC_DCLK_pad.bb_inst/O
                                          PIO_44          IOPAD_TO_PADDI_DELAY  0.510         0.510  1197    
fft_memory/lscc_ram_dp_inst/NON_MIX.ADDR_ROUTE[0].DATA_ROUTE[0].no_init.u_mem0/ADC_DCLK_c
                                                          NET DELAY             5.510         6.020  1       



i2c_slave_axil_master_inst/addr_reg__i13/CK->i2c_slave_axil_master_inst/addr_reg__i13/Q
                                          SLICE_R9C16D    CLK_TO_Q0_DELAY  1.391         7.411  6       
i2c_slave_axil_master_inst/m_axil_awaddr[12]
                                                          NET DELAY        2.079         9.490  1       
i1_2_lut_adj_38409/B->i1_2_lut_adj_38409/Z
                                          SLICE_R9C17B    B0_TO_F0_DELAY   0.450         9.940  1       
n41543                                                    NET DELAY        2.172        12.112  1       
i1_4_lut_adj_38404/C->i1_4_lut_adj_38404/Z
                                          SLICE_R10C17A   D1_TO_F1_DELAY   0.450        12.562  9       
n26                                                       NET DELAY        2.437        14.999  1       
i1_2_lut_rep_1200_3_lut_4_lut/B->i1_2_lut_rep_1200_3_lut_4_lut/Z
                                          SLICE_R11C17B   C0_TO_F0_DELAY   0.450        15.449  2       
n44517                                                    NET DELAY        2.172        17.621  1       
i1_4_lut_adj_38402/D->i1_4_lut_adj_38402/Z
                                          SLICE_R11C17D   D0_TO_F0_DELAY   0.450        18.071  3       
n13_2                                                     NET DELAY        2.172        20.243  1       
i1_4_lut_adj_38408/B->i1_4_lut_adj_38408/Z
                                          SLICE_R10C16B   D0_TO_F0_DELAY   0.450        20.693  9       
n19641 ( CE )                                             NET DELAY        4.516        25.209  1       



                                                          CONSTRAINT            0.000        15.384  1       
ADC_DCLK                                  top             CLOCK LATENCY         0.000        15.384  1       
ADC_DCLK                                                  NET DELAY             0.000        15.384  1       
ADC_DCLK_pad.bb_inst/B->ADC_DCLK_pad.bb_inst/O
                                          PIO_44          IOPAD_TO_PADDI_DELAY  0.510        15.894  1197    
fft_memory/lscc_ram_dp_inst/NON_MIX.ADDR_ROUTE[0].DATA_ROUTE[0].no_init.u_mem0/ADC_DCLK_c ( CLK )
                                                          NET DELAY             5.510        21.404  1       
                                                          Uncertainty           0.000        21.404  
                                                          Setup time            0.199        21.205  
----------------------------------------  --------------  --------------------  -----  ------------  ------  
Required Time                                                                                21.205  
Arrival Time                                                                                -25.208  
----------------------------------------  --------------  --------------------  -----  ------------  ------  
Path Slack  (Failed)                                                                         -4.003  




++++ Path 45 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : i2c_slave_axil_master_inst/addr_reg__i13/Q  (SLICE_R9C16D)
Path End         : {PDamp_time_i0_i14/SP   PDamp_time_i0_i13/SP}  (SLICE_R14C17C)
Source Clock     : adc_clk
Destination Clock: adc_clk
Logic Level      : 6
Delay Ratio      : 81.0% (route), 19.0% (logic)
Clock Skew       : 0.000 ns
Setup Constraint : 15.384 ns 
Path Slack       : -4.003 ns  (Failed)

Name                                      Cell/Site Name  Delay Name            Delay  Arrival Time  Fanout  
----------------------------------------  --------------  --------------------  -----  ------------  ------  
ADC_DCLK                                  top             CLOCK LATENCY         0.000         0.000  1       
ADC_DCLK                                                  NET DELAY             0.000         0.000  1       
ADC_DCLK_pad.bb_inst/B->ADC_DCLK_pad.bb_inst/O
                                          PIO_44          IOPAD_TO_PADDI_DELAY  0.510         0.510  1197    
fft_memory/lscc_ram_dp_inst/NON_MIX.ADDR_ROUTE[0].DATA_ROUTE[0].no_init.u_mem0/ADC_DCLK_c
                                                          NET DELAY             5.510         6.020  1       



i2c_slave_axil_master_inst/addr_reg__i13/CK->i2c_slave_axil_master_inst/addr_reg__i13/Q
                                          SLICE_R9C16D    CLK_TO_Q0_DELAY  1.391         7.411  6       
i2c_slave_axil_master_inst/m_axil_awaddr[12]
                                                          NET DELAY        2.079         9.490  1       
i1_2_lut_adj_38409/B->i1_2_lut_adj_38409/Z
                                          SLICE_R9C17B    B0_TO_F0_DELAY   0.450         9.940  1       
n41543                                                    NET DELAY        2.172        12.112  1       
i1_4_lut_adj_38404/C->i1_4_lut_adj_38404/Z
                                          SLICE_R10C17A   D1_TO_F1_DELAY   0.450        12.562  9       
n26                                                       NET DELAY        2.437        14.999  1       
i1_2_lut_rep_1200_3_lut_4_lut/B->i1_2_lut_rep_1200_3_lut_4_lut/Z
                                          SLICE_R11C17B   C0_TO_F0_DELAY   0.450        15.449  2       
n44517                                                    NET DELAY        2.172        17.621  1       
i1_4_lut_adj_38402/D->i1_4_lut_adj_38402/Z
                                          SLICE_R11C17D   D0_TO_F0_DELAY   0.450        18.071  3       
n13_2                                                     NET DELAY        2.172        20.243  1       
i1_4_lut_adj_38408/B->i1_4_lut_adj_38408/Z
                                          SLICE_R10C16B   D0_TO_F0_DELAY   0.450        20.693  9       
n19641 ( CE )                                             NET DELAY        4.516        25.209  1       



                                                          CONSTRAINT            0.000        15.384  1       
ADC_DCLK                                  top             CLOCK LATENCY         0.000        15.384  1       
ADC_DCLK                                                  NET DELAY             0.000        15.384  1       
ADC_DCLK_pad.bb_inst/B->ADC_DCLK_pad.bb_inst/O
                                          PIO_44          IOPAD_TO_PADDI_DELAY  0.510        15.894  1197    
fft_memory/lscc_ram_dp_inst/NON_MIX.ADDR_ROUTE[0].DATA_ROUTE[0].no_init.u_mem0/ADC_DCLK_c ( CLK )
                                                          NET DELAY             5.510        21.404  1       
                                                          Uncertainty           0.000        21.404  
                                                          Setup time            0.199        21.205  
----------------------------------------  --------------  --------------------  -----  ------------  ------  
Required Time                                                                                21.205  
Arrival Time                                                                                -25.208  
----------------------------------------  --------------  --------------------  -----  ------------  ------  
Path Slack  (Failed)                                                                         -4.003  




++++ Path 46 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : signal_filter_int/dft_inst/preproc/fsm_state_i0/Q  (SLICE_R21C11D)
Path End         : signal_filter_int/dft_inst/preproc/avg_i12/D  (SLICE_R22C10B)
Source Clock     : adc_clk
Destination Clock: adc_clk
Logic Level      : 14
Delay Ratio      : 60.8% (route), 39.2% (logic)
Clock Skew       : 0.000 ns
Setup Constraint : 15.384 ns 
Path Slack       : -3.983 ns  (Failed)

Name                                      Cell/Site Name  Delay Name            Delay  Arrival Time  Fanout  
----------------------------------------  --------------  --------------------  -----  ------------  ------  
ADC_DCLK                                  top             CLOCK LATENCY         0.000         0.000  1       
ADC_DCLK                                                  NET DELAY             0.000         0.000  1       
ADC_DCLK_pad.bb_inst/B->ADC_DCLK_pad.bb_inst/O
                                          PIO_44          IOPAD_TO_PADDI_DELAY  0.510         0.510  1197    
fft_memory/lscc_ram_dp_inst/NON_MIX.ADDR_ROUTE[0].DATA_ROUTE[0].no_init.u_mem0/ADC_DCLK_c
                                                          NET DELAY             5.510         6.020  1       



signal_filter_int/dft_inst/preproc/fsm_state_i0/CK->signal_filter_int/dft_inst/preproc/fsm_state_i0/Q
                                          SLICE_R21C11D   CLK_TO_Q1_DELAY  1.391         7.411  31      
signal_filter_int/dft_inst/preproc/fsm_state[0]
                                                          NET DELAY        2.079         9.490  1       
signal_filter_int/dft_inst/preproc/i1_2_lut_rep_1369_3_lut/B->signal_filter_int/dft_inst/preproc/i1_2_lut_rep_1369_3_lut/Z
                                          SLICE_R21C10A   B0_TO_F0_DELAY   0.477         9.967  1       
signal_filter_int/dft_inst/preproc/n44686
                                                          NET DELAY        0.305        10.272  1       
signal_filter_int/dft_inst/preproc/i1_4_lut_4_lut/C->signal_filter_int/dft_inst/preproc/i1_4_lut_4_lut/Z
                                          SLICE_R21C10A   C1_TO_F1_DELAY   0.477        10.749  2       
signal_filter_int/dft_inst/preproc/n4                     NET DELAY        0.305        11.054  1       
signal_filter_int/dft_inst/preproc/i1_4_lut_adj_38279/C->signal_filter_int/dft_inst/preproc/i1_4_lut_adj_38279/Z
                                          SLICE_R21C10B   C0_TO_F0_DELAY   0.477        11.531  2       
signal_filter_int/dft_inst/preproc/n6                     NET DELAY        0.305        11.836  1       
signal_filter_int/dft_inst/preproc/i1_4_lut_adj_38281/C->signal_filter_int/dft_inst/preproc/i1_4_lut_adj_38281/Z
                                          SLICE_R21C10B   C1_TO_F1_DELAY   0.477        12.313  2       
signal_filter_int/dft_inst/preproc/n8                     NET DELAY        0.305        12.618  1       
signal_filter_int/dft_inst/preproc/i1_4_lut_adj_38283/C->signal_filter_int/dft_inst/preproc/i1_4_lut_adj_38283/Z
                                          SLICE_R21C10C   C0_TO_F0_DELAY   0.477        13.095  2       
signal_filter_int/dft_inst/preproc/n10                    NET DELAY        0.305        13.400  1       
signal_filter_int/dft_inst/preproc/i1_4_lut_adj_38285/C->signal_filter_int/dft_inst/preproc/i1_4_lut_adj_38285/Z
                                          SLICE_R21C10C   C1_TO_F1_DELAY   0.477        13.877  2       
signal_filter_int/dft_inst/preproc/n12                    NET DELAY        0.305        14.182  1       
signal_filter_int/dft_inst/preproc/i1_4_lut_adj_38287/C->signal_filter_int/dft_inst/preproc/i1_4_lut_adj_38287/Z
                                          SLICE_R21C10D   C0_TO_F0_DELAY   0.477        14.659  2       
signal_filter_int/dft_inst/preproc/n14                    NET DELAY        0.305        14.964  1       
signal_filter_int/dft_inst/preproc/i1_4_lut_adj_38289/C->signal_filter_int/dft_inst/preproc/i1_4_lut_adj_38289/Z
                                          SLICE_R21C10D   C1_TO_F1_DELAY   0.477        15.441  2       
signal_filter_int/dft_inst/preproc/n16                    NET DELAY        0.305        15.746  1       
signal_filter_int/dft_inst/preproc/i1_4_lut_adj_38290/C->signal_filter_int/dft_inst/preproc/i1_4_lut_adj_38290/Z
                                          SLICE_R21C11A   C0_TO_F0_DELAY   0.450        16.196  4       
signal_filter_int/dft_inst/preproc/n18                    NET DELAY        2.172        18.368  1       
signal_filter_int/dft_inst/preproc/i1_4_lut_adj_38294/A->signal_filter_int/dft_inst/preproc/i1_4_lut_adj_38294/Z
                                          SLICE_R21C11C   D0_TO_F0_DELAY   0.477        18.845  2       
signal_filter_int/dft_inst/preproc/n3                     NET DELAY        0.305        19.150  1       
signal_filter_int/dft_inst/preproc/i1_2_lut/A->signal_filter_int/dft_inst/preproc/i1_2_lut/Z
                                          SLICE_R21C11C   C1_TO_F1_DELAY   0.450        19.600  1       
signal_filter_int/dft_inst/preproc/n41203
                                                          NET DELAY        2.490        22.090  1       
signal_filter_int/dft_inst/preproc/i1_4_lut_adj_38292/C->signal_filter_int/dft_inst/preproc/i1_4_lut_adj_38292/Z
                                          SLICE_R21C11B   B1_TO_F1_DELAY   0.450        22.540  2       
signal_filter_int/dft_inst/preproc/n22                    NET DELAY        2.172        24.712  1       
signal_filter_int/dft_inst/preproc/i1_3_lut_4_lut_adj_38276/D->signal_filter_int/dft_inst/preproc/i1_3_lut_4_lut_adj_38276/Z
                                          SLICE_R22C10B   D0_TO_F0_DELAY   0.477        25.189  1       
signal_filter_int/dft_inst/preproc/n40695 ( DI0 )
                                                          NET DELAY        0.000        25.189  1       



                                                          CONSTRAINT            0.000        15.384  1       
ADC_DCLK                                  top             CLOCK LATENCY         0.000        15.384  1       
ADC_DCLK                                                  NET DELAY             0.000        15.384  1       
ADC_DCLK_pad.bb_inst/B->ADC_DCLK_pad.bb_inst/O
                                          PIO_44          IOPAD_TO_PADDI_DELAY  0.510        15.894  1197    
fft_memory/lscc_ram_dp_inst/NON_MIX.ADDR_ROUTE[0].DATA_ROUTE[0].no_init.u_mem0/ADC_DCLK_c ( CLK )
                                                          NET DELAY             5.510        21.404  1       
                                                          Uncertainty           0.000        21.404  
                                                          Setup time            0.199        21.205  
----------------------------------------  --------------  --------------------  -----  ------------  ------  
Required Time                                                                                21.205  
Arrival Time                                                                                -25.188  
----------------------------------------  --------------  --------------------  -----  ------------  ------  
Path Slack  (Failed)                                                                         -3.983  




++++ Path 47 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : signal_filter_int/work/Q  (SLICE_R10C25D)
Path End         : signal_memory/SP256K_inst/ADDRESS11  (SRAM_SRAM_R1C1B)
Source Clock     : adc_clk
Destination Clock: adc_clk
Logic Level      : 4
Delay Ratio      : 85.6% (route), 14.4% (logic)
Clock Skew       : 0.000 ns
Setup Constraint : 15.384 ns 
Path Slack       : -3.968 ns  (Failed)

Name                                      Cell/Site Name  Delay Name            Delay  Arrival Time  Fanout  
----------------------------------------  --------------  --------------------  -----  ------------  ------  
ADC_DCLK                                  top             CLOCK LATENCY         0.000         0.000  1       
ADC_DCLK                                                  NET DELAY             0.000         0.000  1       
ADC_DCLK_pad.bb_inst/B->ADC_DCLK_pad.bb_inst/O
                                          PIO_44          IOPAD_TO_PADDI_DELAY  0.510         0.510  1197    
fft_memory/lscc_ram_dp_inst/NON_MIX.ADDR_ROUTE[0].DATA_ROUTE[0].no_init.u_mem0/ADC_DCLK_c
                                                          NET DELAY             5.510         6.020  1       



signal_filter_int/work/CK->signal_filter_int/work/Q
                                          SLICE_R10C25D   CLK_TO_Q1_DELAY  1.391         7.411  36      
i2c_slave_axil_master_inst/fft_work                       NET DELAY        3.987        11.398  1       
i1_2_lut_rep_1385_3_lut/B->i1_2_lut_rep_1385_3_lut/Z
                                          SLICE_R2C19A    D0_TO_F0_DELAY   0.450        11.848  18      
memory_mux_signal_ram/n44702                              NET DELAY        3.682        15.530  1       
memory_mux_signal_ram/mux_7_i12_3_lut_4_lut/B->memory_mux_signal_ram/mux_7_i12_3_lut_4_lut/Z
                                          SLICE_R5C22A    B0_TO_F0_DELAY   0.450        15.980  1       
memory_mux_signal_ram/n6[11]                              NET DELAY        3.086        19.066  1       
memory_mux_signal_ram/addr_mem_13__I_0_i12_3_lut/A->memory_mux_signal_ram/addr_mem_13__I_0_i12_3_lut/Z
                                          SLICE_R4C20C    B1_TO_F1_DELAY   0.450        19.516  1       
memory_mux_signal_ram/signal_ram_addr[11] ( ADDRESS11 )
                                                          NET DELAY        5.589        25.105  1       



                                                          CONSTRAINT            0.000        15.384  1       
ADC_DCLK                                  top             CLOCK LATENCY         0.000        15.384  1       
ADC_DCLK                                                  NET DELAY             0.000        15.384  1       
ADC_DCLK_pad.bb_inst/B->ADC_DCLK_pad.bb_inst/O
                                          PIO_44          IOPAD_TO_PADDI_DELAY  0.510        15.894  1197    
fft_memory/lscc_ram_dp_inst/NON_MIX.ADDR_ROUTE[0].DATA_ROUTE[0].no_init.u_mem0/ADC_DCLK_c ( CLOCK )
                                                          NET DELAY             5.510        21.404  1       
                                                          Uncertainty           0.000        21.404  
                                                          Setup time            0.268        21.136  
----------------------------------------  --------------  --------------------  -----  ------------  ------  
Required Time                                                                                21.136  
Arrival Time                                                                                -25.104  
----------------------------------------  --------------  --------------------  -----  ------------  ------  
Path Slack  (Failed)                                                                         -3.968  




++++ Path 48 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : signal_filter_int/work/Q  (SLICE_R10C25D)
Path End         : signal_memory/SP256K_inst/ADDRESS13  (SRAM_SRAM_R1C1B)
Source Clock     : adc_clk
Destination Clock: adc_clk
Logic Level      : 5
Delay Ratio      : 83.3% (route), 16.7% (logic)
Clock Skew       : 0.000 ns
Setup Constraint : 15.384 ns 
Path Slack       : -3.968 ns  (Failed)

Name                                      Cell/Site Name  Delay Name            Delay  Arrival Time  Fanout  
----------------------------------------  --------------  --------------------  -----  ------------  ------  
ADC_DCLK                                  top             CLOCK LATENCY         0.000         0.000  1       
ADC_DCLK                                                  NET DELAY             0.000         0.000  1       
ADC_DCLK_pad.bb_inst/B->ADC_DCLK_pad.bb_inst/O
                                          PIO_44          IOPAD_TO_PADDI_DELAY  0.510         0.510  1197    
fft_memory/lscc_ram_dp_inst/NON_MIX.ADDR_ROUTE[0].DATA_ROUTE[0].no_init.u_mem0/ADC_DCLK_c
                                                          NET DELAY             5.510         6.020  1       



signal_filter_int/work/CK->signal_filter_int/work/Q
                                          SLICE_R10C25D   CLK_TO_Q1_DELAY  1.391         7.411  36      
i2c_slave_axil_master_inst/fft_work                       NET DELAY        3.987        11.398  1       
i1_2_lut_rep_1299_3_lut_4_lut/B->i1_2_lut_rep_1299_3_lut_4_lut/Z
                                          SLICE_R3C19B    D0_TO_F0_DELAY   0.450        11.848  1       
memory_mux_signal_ram/n44616                              NET DELAY        2.172        14.020  1       
memory_mux_signal_ram/i18590_4_lut/D->memory_mux_signal_ram/i18590_4_lut/Z
                                          SLICE_R3C19A    D1_TO_F1_DELAY   0.450        14.470  1       
memory_mux_signal_ram/addr_mem_13__N_2549[13]
                                                          NET DELAY        2.490        16.960  1       
memory_mux_signal_ram/addr_mem_13__I_37623_i14_4_lut/B->memory_mux_signal_ram/addr_mem_13__I_37623_i14_4_lut/Z
                                          SLICE_R4C19B    B1_TO_F1_DELAY   0.450        17.410  1       
memory_mux_signal_ram/addr_mem_13__N_2518[13]
                                                          NET DELAY        2.172        19.582  1       
memory_mux_signal_ram/addr_mem_13__I_0_i14_3_lut/B->memory_mux_signal_ram/addr_mem_13__I_0_i14_3_lut/Z
                                          SLICE_R4C19C    D1_TO_F1_DELAY   0.450        20.032  1       
memory_mux_signal_ram/signal_ram_addr[13] ( ADDRESS13 )
                                                          NET DELAY        5.073        25.105  1       



                                                          CONSTRAINT            0.000        15.384  1       
ADC_DCLK                                  top             CLOCK LATENCY         0.000        15.384  1       
ADC_DCLK                                                  NET DELAY             0.000        15.384  1       
ADC_DCLK_pad.bb_inst/B->ADC_DCLK_pad.bb_inst/O
                                          PIO_44          IOPAD_TO_PADDI_DELAY  0.510        15.894  1197    
fft_memory/lscc_ram_dp_inst/NON_MIX.ADDR_ROUTE[0].DATA_ROUTE[0].no_init.u_mem0/ADC_DCLK_c ( CLOCK )
                                                          NET DELAY             5.510        21.404  1       
                                                          Uncertainty           0.000        21.404  
                                                          Setup time            0.268        21.136  
----------------------------------------  --------------  --------------------  -----  ------------  ------  
Required Time                                                                                21.136  
Arrival Time                                                                                -25.104  
----------------------------------------  --------------  --------------------  -----  ------------  ------  
Path Slack  (Failed)                                                                         -3.968  




++++ Path 49 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : i2c_slave_axil_master_inst/addr_reg__i13/Q  (SLICE_R9C16D)
Path End         : regs[2][3]/D  (SLICE_R13C17D)
Source Clock     : adc_clk
Destination Clock: adc_clk
Logic Level      : 7
Delay Ratio      : 78.5% (route), 21.5% (logic)
Clock Skew       : 0.000 ns
Setup Constraint : 15.384 ns 
Path Slack       : -3.964 ns  (Failed)

Name                                      Cell/Site Name  Delay Name            Delay  Arrival Time  Fanout  
----------------------------------------  --------------  --------------------  -----  ------------  ------  
ADC_DCLK                                  top             CLOCK LATENCY         0.000         0.000  1       
ADC_DCLK                                                  NET DELAY             0.000         0.000  1       
ADC_DCLK_pad.bb_inst/B->ADC_DCLK_pad.bb_inst/O
                                          PIO_44          IOPAD_TO_PADDI_DELAY  0.510         0.510  1197    
fft_memory/lscc_ram_dp_inst/NON_MIX.ADDR_ROUTE[0].DATA_ROUTE[0].no_init.u_mem0/ADC_DCLK_c
                                                          NET DELAY             5.510         6.020  1       



i2c_slave_axil_master_inst/addr_reg__i13/CK->i2c_slave_axil_master_inst/addr_reg__i13/Q
                                          SLICE_R9C16D    CLK_TO_Q0_DELAY  1.391         7.411  6       
i2c_slave_axil_master_inst/m_axil_awaddr[12]
                                                          NET DELAY        2.079         9.490  1       
i1_2_lut_adj_38409/B->i1_2_lut_adj_38409/Z
                                          SLICE_R9C17B    B0_TO_F0_DELAY   0.450         9.940  1       
n41543                                                    NET DELAY        2.172        12.112  1       
i1_4_lut_adj_38404/C->i1_4_lut_adj_38404/Z
                                          SLICE_R10C17A   D1_TO_F1_DELAY   0.450        12.562  9       
n26                                                       NET DELAY        2.172        14.734  1       
i1_4_lut_adj_38416/C->i1_4_lut_adj_38416/Z
                                          SLICE_R11C17A   D1_TO_F1_DELAY   0.450        15.184  4       
n20150                                                    NET DELAY        2.556        17.740  1       
i1_4_lut_adj_38415/C->i1_4_lut_adj_38415/Z
                                          SLICE_R10C17C   A0_TO_F0_DELAY   0.450        18.190  3       
i2c_slave_axil_master_inst/n35713                         NET DELAY        2.768        20.958  1       
i2c_slave_axil_master_inst/i1_4_lut_adj_38006/B->i2c_slave_axil_master_inst/i1_4_lut_adj_38006/Z
                                          SLICE_R11C19C   D1_TO_F1_DELAY   0.450        21.408  17      
i2c_slave_axil_master_inst/n19081                         NET DELAY        3.285        24.693  1       
i18906_4_lut/C->i18906_4_lut/Z            SLICE_R13C17D   D1_TO_F1_DELAY   0.477        25.170  1       
n25379 ( DI1 )                                            NET DELAY        0.000        25.170  1       



                                                          CONSTRAINT            0.000        15.384  1       
ADC_DCLK                                  top             CLOCK LATENCY         0.000        15.384  1       
ADC_DCLK                                                  NET DELAY             0.000        15.384  1       
ADC_DCLK_pad.bb_inst/B->ADC_DCLK_pad.bb_inst/O
                                          PIO_44          IOPAD_TO_PADDI_DELAY  0.510        15.894  1197    
fft_memory/lscc_ram_dp_inst/NON_MIX.ADDR_ROUTE[0].DATA_ROUTE[0].no_init.u_mem0/ADC_DCLK_c ( CLK )
                                                          NET DELAY             5.510        21.404  1       
                                                          Uncertainty           0.000        21.404  
                                                          Setup time            0.199        21.205  
----------------------------------------  --------------  --------------------  -----  ------------  ------  
Required Time                                                                                21.205  
Arrival Time                                                                                -25.169  
----------------------------------------  --------------  --------------------  -----  ------------  ------  
Path Slack  (Failed)                                                                         -3.964  




++++ Path 50 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : main_fsm_inst/timer_i2/Q  (SLICE_R13C14C)
Path End         : main_fsm_inst/state_i0/D  (SLICE_R13C16B)
Source Clock     : adc_clk
Destination Clock: adc_clk
Logic Level      : 7
Delay Ratio      : 78.5% (route), 21.5% (logic)
Clock Skew       : 0.000 ns
Setup Constraint : 15.384 ns 
Path Slack       : -3.964 ns  (Failed)

Name                                      Cell/Site Name  Delay Name            Delay  Arrival Time  Fanout  
----------------------------------------  --------------  --------------------  -----  ------------  ------  
ADC_DCLK                                  top             CLOCK LATENCY         0.000         0.000  1       
ADC_DCLK                                                  NET DELAY             0.000         0.000  1       
ADC_DCLK_pad.bb_inst/B->ADC_DCLK_pad.bb_inst/O
                                          PIO_44          IOPAD_TO_PADDI_DELAY  0.510         0.510  1197    
fft_memory/lscc_ram_dp_inst/NON_MIX.ADDR_ROUTE[0].DATA_ROUTE[0].no_init.u_mem0/ADC_DCLK_c
                                                          NET DELAY             5.510         6.020  1       



main_fsm_inst/timer_i2/CK->main_fsm_inst/timer_i2/Q
                                          SLICE_R13C14C   CLK_TO_Q0_DELAY  1.391         7.411  15      
main_fsm_inst/timer[2]                                    NET DELAY        2.079         9.490  1       
main_fsm_inst/i1_2_lut_adj_38101/A->main_fsm_inst/i1_2_lut_adj_38101/Z
                                          SLICE_R12C14B   B1_TO_F1_DELAY   0.450         9.940  1       
main_fsm_inst/n41587                                      NET DELAY        3.086        13.026  1       
main_fsm_inst/i1_4_lut_adj_38100/C->main_fsm_inst/i1_4_lut_adj_38100/Z
                                          SLICE_R12C15A   B1_TO_F1_DELAY   0.450        13.476  2       
main_fsm_inst/n20152                                      NET DELAY        2.490        15.966  1       
main_fsm_inst/i1_4_lut_adj_38099/B->main_fsm_inst/i1_4_lut_adj_38099/Z
                                          SLICE_R12C16A   B0_TO_F0_DELAY   0.450        16.416  4       
main_fsm_inst/n20154                                      NET DELAY        2.437        18.853  1       
main_fsm_inst/i41_4_lut/D->main_fsm_inst/i41_4_lut/Z
                                          SLICE_R13C17B   C0_TO_F0_DELAY   0.450        19.303  1       
main_fsm_inst/n16_adj_5252                                NET DELAY        2.768        22.071  1       
main_fsm_inst/i42_4_lut_adj_38086/D->main_fsm_inst/i42_4_lut_adj_38086/Z
                                          SLICE_R12C15C   D0_TO_F0_DELAY   0.450        22.521  1       
main_fsm_inst/n25_adj_5250                                NET DELAY        2.172        24.693  1       
main_fsm_inst/i1_4_lut_adj_38083/D->main_fsm_inst/i1_4_lut_adj_38083/Z
                                          SLICE_R13C16B   D0_TO_F0_DELAY   0.477        25.170  1       
main_fsm_inst/state_5__N_1804[0] ( DI0 )                  NET DELAY        0.000        25.170  1       



                                                          CONSTRAINT            0.000        15.384  1       
ADC_DCLK                                  top             CLOCK LATENCY         0.000        15.384  1       
ADC_DCLK                                                  NET DELAY             0.000        15.384  1       
ADC_DCLK_pad.bb_inst/B->ADC_DCLK_pad.bb_inst/O
                                          PIO_44          IOPAD_TO_PADDI_DELAY  0.510        15.894  1197    
fft_memory/lscc_ram_dp_inst/NON_MIX.ADDR_ROUTE[0].DATA_ROUTE[0].no_init.u_mem0/ADC_DCLK_c ( CLK )
                                                          NET DELAY             5.510        21.404  1       
                                                          Uncertainty           0.000        21.404  
                                                          Setup time            0.199        21.205  
----------------------------------------  --------------  --------------------  -----  ------------  ------  
Required Time                                                                                21.205  
Arrival Time                                                                                -25.169  
----------------------------------------  --------------  --------------------  -----  ------------  ------  
Path Slack  (Failed)                                                                         -3.964  




++++ Path 51 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : signal_filter_int/dft_inst/fifo/lscc_fifo_ip/full_ext_r/Q  (SLICE_R19C16C)
Path End         : signal_filter_int/sc_fifo_inst/lscc_fifo_inst/MISC.rd_flag_addr_p1_r_i6/D  (SLICE_R19C19D)
Source Clock     : adc_clk
Destination Clock: adc_clk
Logic Level      : 7
Delay Ratio      : 78.5% (route), 21.5% (logic)
Clock Skew       : 0.000 ns
Setup Constraint : 15.384 ns 
Path Slack       : -3.937 ns  (Failed)

Name                                      Cell/Site Name  Delay Name            Delay  Arrival Time  Fanout  
----------------------------------------  --------------  --------------------  -----  ------------  ------  
ADC_DCLK                                  top             CLOCK LATENCY         0.000         0.000  1       
ADC_DCLK                                                  NET DELAY             0.000         0.000  1       
ADC_DCLK_pad.bb_inst/B->ADC_DCLK_pad.bb_inst/O
                                          PIO_44          IOPAD_TO_PADDI_DELAY  0.510         0.510  1197    
fft_memory/lscc_ram_dp_inst/NON_MIX.ADDR_ROUTE[0].DATA_ROUTE[0].no_init.u_mem0/ADC_DCLK_c
                                                          NET DELAY             5.510         6.020  1       



signal_filter_int/dft_inst/fifo/lscc_fifo_ip/full_ext_r/CK->signal_filter_int/dft_inst/fifo/lscc_fifo_ip/full_ext_r/Q
                                          SLICE_R19C16C   CLK_TO_Q1_DELAY  1.391         7.411  8       
signal_filter_int/dft_inst/fifo/lscc_fifo_ip/fifo_full
                                                          NET DELAY        2.079         9.490  1       
signal_filter_int/i1_3_lut/A->signal_filter_int/i1_3_lut/Z
                                          SLICE_R18C17B   B0_TO_F0_DELAY   0.450         9.940  2       
signal_filter_int/n41433                                  NET DELAY        2.556        12.496  1       
signal_filter_int/i36211_4_lut/C->signal_filter_int/i36211_4_lut/Z
                                          SLICE_R17C18B   A1_TO_F1_DELAY   0.450        12.946  13      
signal_filter_int/sc_fifo_inst/lscc_fifo_inst/fifo_rd
                                                          NET DELAY        2.768        15.714  1       
signal_filter_int/sc_fifo_inst/lscc_fifo_inst/rd_addr_r_8__I_0_i2_3_lut_rep_1161_4_lut/A->signal_filter_int/sc_fifo_inst/lscc_fifo_inst/rd_addr_r_8__I_0_i2_3_lut_rep_1161_4_lut/Z
                                          SLICE_R18C19A   D0_TO_F0_DELAY   0.450        16.164  9       
signal_filter_int/sc_fifo_inst/lscc_fifo_inst/n44478
                                                          NET DELAY        2.556        18.720  1       
signal_filter_int/sc_fifo_inst/lscc_fifo_inst/i26490_2_lut_rep_1126_4_lut/D->signal_filter_int/sc_fifo_inst/lscc_fifo_inst/i26490_2_lut_rep_1126_4_lut/Z
                                          SLICE_R18C18A   A1_TO_F1_DELAY   0.450        19.170  4       
signal_filter_int/sc_fifo_inst/lscc_fifo_inst/n44443
                                                          NET DELAY        2.490        21.660  1       
signal_filter_int/sc_fifo_inst/lscc_fifo_inst/i26511_2_lut_rep_1079_3_lut_4_lut/B->signal_filter_int/sc_fifo_inst/lscc_fifo_inst/i26511_2_lut_rep_1079_3_lut_4_lut/Z
                                          SLICE_R18C18B   B1_TO_F1_DELAY   0.450        22.110  3       
signal_filter_int/sc_fifo_inst/lscc_fifo_inst/n44396
                                                          NET DELAY        2.556        24.666  1       
SLICE_445/A0->SLICE_445/F0                SLICE_R19C19D   A0_TO_F0_DELAY   0.477        25.143  1       
rd_addr_p1_r_8__N_2347_adj_5546[6]$n181 ( DI0 )
                                                          NET DELAY        0.000        25.143  1       



                                                          CONSTRAINT            0.000        15.384  1       
ADC_DCLK                                  top             CLOCK LATENCY         0.000        15.384  1       
ADC_DCLK                                                  NET DELAY             0.000        15.384  1       
ADC_DCLK_pad.bb_inst/B->ADC_DCLK_pad.bb_inst/O
                                          PIO_44          IOPAD_TO_PADDI_DELAY  0.510        15.894  1197    
fft_memory/lscc_ram_dp_inst/NON_MIX.ADDR_ROUTE[0].DATA_ROUTE[0].no_init.u_mem0/ADC_DCLK_c ( CLK )
                                                          NET DELAY             5.510        21.404  1       
                                                          Uncertainty           0.000        21.404  
                                                          Setup time            0.199        21.205  
----------------------------------------  --------------  --------------------  -----  ------------  ------  
Required Time                                                                                21.205  
Arrival Time                                                                                -25.142  
----------------------------------------  --------------  --------------------  -----  ------------  ------  
Path Slack  (Failed)                                                                         -3.937  




++++ Path 52 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : signal_filter_int/dft_inst/fifo/lscc_fifo_ip/full_ext_r/Q  (SLICE_R19C16C)
Path End         : signal_filter_int/sc_fifo_inst/lscc_fifo_inst/rd_addr_p1cmp_r_i6/D  (SLICE_R19C19B)
Source Clock     : adc_clk
Destination Clock: adc_clk
Logic Level      : 7
Delay Ratio      : 78.5% (route), 21.5% (logic)
Clock Skew       : 0.000 ns
Setup Constraint : 15.384 ns 
Path Slack       : -3.937 ns  (Failed)

Name                                      Cell/Site Name  Delay Name            Delay  Arrival Time  Fanout  
----------------------------------------  --------------  --------------------  -----  ------------  ------  
ADC_DCLK                                  top             CLOCK LATENCY         0.000         0.000  1       
ADC_DCLK                                                  NET DELAY             0.000         0.000  1       
ADC_DCLK_pad.bb_inst/B->ADC_DCLK_pad.bb_inst/O
                                          PIO_44          IOPAD_TO_PADDI_DELAY  0.510         0.510  1197    
fft_memory/lscc_ram_dp_inst/NON_MIX.ADDR_ROUTE[0].DATA_ROUTE[0].no_init.u_mem0/ADC_DCLK_c
                                                          NET DELAY             5.510         6.020  1       



signal_filter_int/dft_inst/fifo/lscc_fifo_ip/full_ext_r/CK->signal_filter_int/dft_inst/fifo/lscc_fifo_ip/full_ext_r/Q
                                          SLICE_R19C16C   CLK_TO_Q1_DELAY  1.391         7.411  8       
signal_filter_int/dft_inst/fifo/lscc_fifo_ip/fifo_full
                                                          NET DELAY        2.079         9.490  1       
signal_filter_int/i1_3_lut/A->signal_filter_int/i1_3_lut/Z
                                          SLICE_R18C17B   B0_TO_F0_DELAY   0.450         9.940  2       
signal_filter_int/n41433                                  NET DELAY        2.556        12.496  1       
signal_filter_int/i36211_4_lut/C->signal_filter_int/i36211_4_lut/Z
                                          SLICE_R17C18B   A1_TO_F1_DELAY   0.450        12.946  13      
signal_filter_int/sc_fifo_inst/lscc_fifo_inst/fifo_rd
                                                          NET DELAY        2.768        15.714  1       
signal_filter_int/sc_fifo_inst/lscc_fifo_inst/rd_addr_r_8__I_0_i2_3_lut_rep_1161_4_lut/A->signal_filter_int/sc_fifo_inst/lscc_fifo_inst/rd_addr_r_8__I_0_i2_3_lut_rep_1161_4_lut/Z
                                          SLICE_R18C19A   D0_TO_F0_DELAY   0.450        16.164  9       
signal_filter_int/sc_fifo_inst/lscc_fifo_inst/n44478
                                                          NET DELAY        2.556        18.720  1       
signal_filter_int/sc_fifo_inst/lscc_fifo_inst/i26490_2_lut_rep_1126_4_lut/D->signal_filter_int/sc_fifo_inst/lscc_fifo_inst/i26490_2_lut_rep_1126_4_lut/Z
                                          SLICE_R18C18A   A1_TO_F1_DELAY   0.450        19.170  4       
signal_filter_int/sc_fifo_inst/lscc_fifo_inst/n44443
                                                          NET DELAY        2.490        21.660  1       
signal_filter_int/sc_fifo_inst/lscc_fifo_inst/i26511_2_lut_rep_1079_3_lut_4_lut/B->signal_filter_int/sc_fifo_inst/lscc_fifo_inst/i26511_2_lut_rep_1079_3_lut_4_lut/Z
                                          SLICE_R18C18B   B1_TO_F1_DELAY   0.450        22.110  3       
signal_filter_int/sc_fifo_inst/lscc_fifo_inst/n44396
                                                          NET DELAY        2.556        24.666  1       
SLICE_407/A0->SLICE_407/F0                SLICE_R19C19B   A0_TO_F0_DELAY   0.477        25.143  1       
rd_addr_p1_r_8__N_2347_adj_5546[6]$n180 ( DI0 )
                                                          NET DELAY        0.000        25.143  1       



                                                          CONSTRAINT            0.000        15.384  1       
ADC_DCLK                                  top             CLOCK LATENCY         0.000        15.384  1       
ADC_DCLK                                                  NET DELAY             0.000        15.384  1       
ADC_DCLK_pad.bb_inst/B->ADC_DCLK_pad.bb_inst/O
                                          PIO_44          IOPAD_TO_PADDI_DELAY  0.510        15.894  1197    
fft_memory/lscc_ram_dp_inst/NON_MIX.ADDR_ROUTE[0].DATA_ROUTE[0].no_init.u_mem0/ADC_DCLK_c ( CLK )
                                                          NET DELAY             5.510        21.404  1       
                                                          Uncertainty           0.000        21.404  
                                                          Setup time            0.199        21.205  
----------------------------------------  --------------  --------------------  -----  ------------  ------  
Required Time                                                                                21.205  
Arrival Time                                                                                -25.142  
----------------------------------------  --------------  --------------------  -----  ------------  ------  
Path Slack  (Failed)                                                                         -3.937  




++++ Path 53 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : signal_filter_int/dft_inst/fifo/lscc_fifo_ip/full_ext_r/Q  (SLICE_R19C16C)
Path End         : signal_filter_int/sc_fifo_inst/lscc_fifo_inst/rd_addr_p1_r_i6/D  (SLICE_R19C19A)
Source Clock     : adc_clk
Destination Clock: adc_clk
Logic Level      : 7
Delay Ratio      : 78.5% (route), 21.5% (logic)
Clock Skew       : 0.000 ns
Setup Constraint : 15.384 ns 
Path Slack       : -3.937 ns  (Failed)

Name                                      Cell/Site Name  Delay Name            Delay  Arrival Time  Fanout  
----------------------------------------  --------------  --------------------  -----  ------------  ------  
ADC_DCLK                                  top             CLOCK LATENCY         0.000         0.000  1       
ADC_DCLK                                                  NET DELAY             0.000         0.000  1       
ADC_DCLK_pad.bb_inst/B->ADC_DCLK_pad.bb_inst/O
                                          PIO_44          IOPAD_TO_PADDI_DELAY  0.510         0.510  1197    
fft_memory/lscc_ram_dp_inst/NON_MIX.ADDR_ROUTE[0].DATA_ROUTE[0].no_init.u_mem0/ADC_DCLK_c
                                                          NET DELAY             5.510         6.020  1       



signal_filter_int/dft_inst/fifo/lscc_fifo_ip/full_ext_r/CK->signal_filter_int/dft_inst/fifo/lscc_fifo_ip/full_ext_r/Q
                                          SLICE_R19C16C   CLK_TO_Q1_DELAY  1.391         7.411  8       
signal_filter_int/dft_inst/fifo/lscc_fifo_ip/fifo_full
                                                          NET DELAY        2.079         9.490  1       
signal_filter_int/i1_3_lut/A->signal_filter_int/i1_3_lut/Z
                                          SLICE_R18C17B   B0_TO_F0_DELAY   0.450         9.940  2       
signal_filter_int/n41433                                  NET DELAY        2.556        12.496  1       
signal_filter_int/i36211_4_lut/C->signal_filter_int/i36211_4_lut/Z
                                          SLICE_R17C18B   A1_TO_F1_DELAY   0.450        12.946  13      
signal_filter_int/sc_fifo_inst/lscc_fifo_inst/fifo_rd
                                                          NET DELAY        2.768        15.714  1       
signal_filter_int/sc_fifo_inst/lscc_fifo_inst/rd_addr_r_8__I_0_i2_3_lut_rep_1161_4_lut/A->signal_filter_int/sc_fifo_inst/lscc_fifo_inst/rd_addr_r_8__I_0_i2_3_lut_rep_1161_4_lut/Z
                                          SLICE_R18C19A   D0_TO_F0_DELAY   0.450        16.164  9       
signal_filter_int/sc_fifo_inst/lscc_fifo_inst/n44478
                                                          NET DELAY        2.556        18.720  1       
signal_filter_int/sc_fifo_inst/lscc_fifo_inst/i26490_2_lut_rep_1126_4_lut/D->signal_filter_int/sc_fifo_inst/lscc_fifo_inst/i26490_2_lut_rep_1126_4_lut/Z
                                          SLICE_R18C18A   A1_TO_F1_DELAY   0.450        19.170  4       
signal_filter_int/sc_fifo_inst/lscc_fifo_inst/n44443
                                                          NET DELAY        2.490        21.660  1       
signal_filter_int/sc_fifo_inst/lscc_fifo_inst/i26511_2_lut_rep_1079_3_lut_4_lut/B->signal_filter_int/sc_fifo_inst/lscc_fifo_inst/i26511_2_lut_rep_1079_3_lut_4_lut/Z
                                          SLICE_R18C18B   B1_TO_F1_DELAY   0.450        22.110  3       
signal_filter_int/sc_fifo_inst/lscc_fifo_inst/n44396
                                                          NET DELAY        2.556        24.666  1       
i18694_3_lut_4_lut_4_lut/C->i18694_3_lut_4_lut_4_lut/Z
                                          SLICE_R19C19A   A0_TO_F0_DELAY   0.477        25.143  1       
rd_addr_p1_r_8__N_2347_adj_5546[6] ( DI0 )
                                                          NET DELAY        0.000        25.143  1       



                                                          CONSTRAINT            0.000        15.384  1       
ADC_DCLK                                  top             CLOCK LATENCY         0.000        15.384  1       
ADC_DCLK                                                  NET DELAY             0.000        15.384  1       
ADC_DCLK_pad.bb_inst/B->ADC_DCLK_pad.bb_inst/O
                                          PIO_44          IOPAD_TO_PADDI_DELAY  0.510        15.894  1197    
fft_memory/lscc_ram_dp_inst/NON_MIX.ADDR_ROUTE[0].DATA_ROUTE[0].no_init.u_mem0/ADC_DCLK_c ( CLK )
                                                          NET DELAY             5.510        21.404  1       
                                                          Uncertainty           0.000        21.404  
                                                          Setup time            0.199        21.205  
----------------------------------------  --------------  --------------------  -----  ------------  ------  
Required Time                                                                                21.205  
Arrival Time                                                                                -25.142  
----------------------------------------  --------------  --------------------  -----  ------------  ------  
Path Slack  (Failed)                                                                         -3.937  




++++ Path 54 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : main_fsm_inst/timer_i12/Q  (SLICE_R11C15B)
Path End         : main_fsm_inst/PDamp/D  (SLICE_R13C11C)
Source Clock     : adc_clk
Destination Clock: adc_clk
Logic Level      : 6
Delay Ratio      : 80.8% (route), 19.2% (logic)
Clock Skew       : 0.000 ns
Setup Constraint : 15.384 ns 
Path Slack       : -3.912 ns  (Failed)

Name                                      Cell/Site Name  Delay Name            Delay  Arrival Time  Fanout  
----------------------------------------  --------------  --------------------  -----  ------------  ------  
ADC_DCLK                                  top             CLOCK LATENCY         0.000         0.000  1       
ADC_DCLK                                                  NET DELAY             0.000         0.000  1       
ADC_DCLK_pad.bb_inst/B->ADC_DCLK_pad.bb_inst/O
                                          PIO_44          IOPAD_TO_PADDI_DELAY  0.510         0.510  1197    
fft_memory/lscc_ram_dp_inst/NON_MIX.ADDR_ROUTE[0].DATA_ROUTE[0].no_init.u_mem0/ADC_DCLK_c
                                                          NET DELAY             5.510         6.020  1       



main_fsm_inst/timer_i12/CK->main_fsm_inst/timer_i12/Q
                                          SLICE_R11C15B   CLK_TO_Q0_DELAY  1.391         7.411  15      
main_fsm_inst/timer[12]                                   NET DELAY        5.232        12.643  1       
main_fsm_inst/pdamp_start_15__I_0_i20_3_lut_3_lut/B->main_fsm_inst/pdamp_start_15__I_0_i20_3_lut_3_lut/Z
                                          SLICE_R13C6A    D1_TO_F1_DELAY   0.450        13.093  1       
main_fsm_inst/n20_adj_5318                                NET DELAY        2.172        15.265  1       
main_fsm_inst/pdamp_start_15__I_0_i22_4_lut/B->main_fsm_inst/pdamp_start_15__I_0_i22_4_lut/Z
                                          SLICE_R13C6B    D1_TO_F1_DELAY   0.450        15.715  1       
main_fsm_inst/n22_adj_5328                                NET DELAY        2.768        18.483  1       
main_fsm_inst/pdamp_start_15__I_0_i24_4_lut/B->main_fsm_inst/pdamp_start_15__I_0_i24_4_lut/Z
                                          SLICE_R13C7B    D0_TO_F0_DELAY   0.450        18.933  1       
main_fsm_inst/n24_adj_5322                                NET DELAY        2.490        21.423  1       
main_fsm_inst/pdamp_start_15__I_0_i32_4_lut/A->main_fsm_inst/pdamp_start_15__I_0_i32_4_lut/Z
                                          SLICE_R13C8C    B1_TO_F1_DELAY   0.450        21.873  1       
main_fsm_inst/PDamp_N_2036                                NET DELAY        2.768        24.641  1       
main_fsm_inst/PDamp_I_0_4_lut/A->main_fsm_inst/PDamp_I_0_4_lut/Z
                                          SLICE_R13C11C   D0_TO_F0_DELAY   0.477        25.118  1       
main_fsm_inst/PDamp_N_2035 ( DI0 )                        NET DELAY        0.000        25.118  1       



                                                          CONSTRAINT            0.000        15.384  1       
ADC_DCLK                                  top             CLOCK LATENCY         0.000        15.384  1       
ADC_DCLK                                                  NET DELAY             0.000        15.384  1       
ADC_DCLK_pad.bb_inst/B->ADC_DCLK_pad.bb_inst/O
                                          PIO_44          IOPAD_TO_PADDI_DELAY  0.510        15.894  1197    
fft_memory/lscc_ram_dp_inst/NON_MIX.ADDR_ROUTE[0].DATA_ROUTE[0].no_init.u_mem0/ADC_DCLK_c ( CLK )
                                                          NET DELAY             5.510        21.404  1       
                                                          Uncertainty           0.000        21.404  
                                                          Setup time            0.199        21.205  
----------------------------------------  --------------  --------------------  -----  ------------  ------  
Required Time                                                                                21.205  
Arrival Time                                                                                -25.117  
----------------------------------------  --------------  --------------------  -----  ------------  ------  
Path Slack  (Failed)                                                                         -3.912  




++++ Path 55 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : i2c_slave_axil_master_inst/addr_reg__i13/Q  (SLICE_R9C16D)
Path End         : PDamp_time_i0_i0/D  (SLICE_R15C14C)
Source Clock     : adc_clk
Destination Clock: adc_clk
Logic Level      : 7
Delay Ratio      : 78.4% (route), 21.6% (logic)
Clock Skew       : 0.000 ns
Setup Constraint : 15.384 ns 
Path Slack       : -3.845 ns  (Failed)

Name                                      Cell/Site Name  Delay Name            Delay  Arrival Time  Fanout  
----------------------------------------  --------------  --------------------  -----  ------------  ------  
ADC_DCLK                                  top             CLOCK LATENCY         0.000         0.000  1       
ADC_DCLK                                                  NET DELAY             0.000         0.000  1       
ADC_DCLK_pad.bb_inst/B->ADC_DCLK_pad.bb_inst/O
                                          PIO_44          IOPAD_TO_PADDI_DELAY  0.510         0.510  1197    
fft_memory/lscc_ram_dp_inst/NON_MIX.ADDR_ROUTE[0].DATA_ROUTE[0].no_init.u_mem0/ADC_DCLK_c
                                                          NET DELAY             5.510         6.020  1       



i2c_slave_axil_master_inst/addr_reg__i13/CK->i2c_slave_axil_master_inst/addr_reg__i13/Q
                                          SLICE_R9C16D    CLK_TO_Q0_DELAY  1.391         7.411  6       
i2c_slave_axil_master_inst/m_axil_awaddr[12]
                                                          NET DELAY        2.079         9.490  1       
i1_2_lut_adj_38409/B->i1_2_lut_adj_38409/Z
                                          SLICE_R9C17B    B0_TO_F0_DELAY   0.450         9.940  1       
n41543                                                    NET DELAY        2.172        12.112  1       
i1_4_lut_adj_38404/C->i1_4_lut_adj_38404/Z
                                          SLICE_R10C17A   D1_TO_F1_DELAY   0.450        12.562  9       
n26                                                       NET DELAY        2.437        14.999  1       
i1_2_lut_rep_1200_3_lut_4_lut/B->i1_2_lut_rep_1200_3_lut_4_lut/Z
                                          SLICE_R11C17B   C0_TO_F0_DELAY   0.450        15.449  2       
n44517                                                    NET DELAY        2.172        17.621  1       
i1_4_lut_adj_38402/D->i1_4_lut_adj_38402/Z
                                          SLICE_R11C17D   D0_TO_F0_DELAY   0.450        18.071  3       
n13_2                                                     NET DELAY        2.172        20.243  1       
i1_4_lut_adj_38408/B->i1_4_lut_adj_38408/Z
                                          SLICE_R10C16B   D0_TO_F0_DELAY   0.450        20.693  9       
n19641                                                    NET DELAY        3.881        24.574  1       
i2480_3_lut/C->i2480_3_lut/Z              SLICE_R15C14C   D1_TO_F1_DELAY   0.477        25.051  1       
n32_adj_5498 ( DI1 )                                      NET DELAY        0.000        25.051  1       



                                                          CONSTRAINT            0.000        15.384  1       
ADC_DCLK                                  top             CLOCK LATENCY         0.000        15.384  1       
ADC_DCLK                                                  NET DELAY             0.000        15.384  1       
ADC_DCLK_pad.bb_inst/B->ADC_DCLK_pad.bb_inst/O
                                          PIO_44          IOPAD_TO_PADDI_DELAY  0.510        15.894  1197    
fft_memory/lscc_ram_dp_inst/NON_MIX.ADDR_ROUTE[0].DATA_ROUTE[0].no_init.u_mem0/ADC_DCLK_c ( CLK )
                                                          NET DELAY             5.510        21.404  1       
                                                          Uncertainty           0.000        21.404  
                                                          Setup time            0.199        21.205  
----------------------------------------  --------------  --------------------  -----  ------------  ------  
Required Time                                                                                21.205  
Arrival Time                                                                                -25.050  
----------------------------------------  --------------  --------------------  -----  ------------  ------  
Path Slack  (Failed)                                                                         -3.845  




++++ Path 56 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : signal_filter_int/dft_inst/fifo/lscc_fifo_ip/full_ext_r/Q  (SLICE_R19C16C)
Path End         : signal_filter_int/sc_fifo_inst/lscc_fifo_inst/MISC.rd_flag_addr_p1_r_i7/D  (SLICE_R19C19D)
Source Clock     : adc_clk
Destination Clock: adc_clk
Logic Level      : 7
Delay Ratio      : 78.3% (route), 21.7% (logic)
Clock Skew       : 0.000 ns
Setup Constraint : 15.384 ns 
Path Slack       : -3.831 ns  (Failed)

Name                                      Cell/Site Name  Delay Name            Delay  Arrival Time  Fanout  
----------------------------------------  --------------  --------------------  -----  ------------  ------  
ADC_DCLK                                  top             CLOCK LATENCY         0.000         0.000  1       
ADC_DCLK                                                  NET DELAY             0.000         0.000  1       
ADC_DCLK_pad.bb_inst/B->ADC_DCLK_pad.bb_inst/O
                                          PIO_44          IOPAD_TO_PADDI_DELAY  0.510         0.510  1197    
fft_memory/lscc_ram_dp_inst/NON_MIX.ADDR_ROUTE[0].DATA_ROUTE[0].no_init.u_mem0/ADC_DCLK_c
                                                          NET DELAY             5.510         6.020  1       



signal_filter_int/dft_inst/fifo/lscc_fifo_ip/full_ext_r/CK->signal_filter_int/dft_inst/fifo/lscc_fifo_ip/full_ext_r/Q
                                          SLICE_R19C16C   CLK_TO_Q1_DELAY  1.391         7.411  8       
signal_filter_int/dft_inst/fifo/lscc_fifo_ip/fifo_full
                                                          NET DELAY        2.079         9.490  1       
signal_filter_int/i1_3_lut/A->signal_filter_int/i1_3_lut/Z
                                          SLICE_R18C17B   B0_TO_F0_DELAY   0.450         9.940  2       
signal_filter_int/n41433                                  NET DELAY        2.556        12.496  1       
signal_filter_int/i36211_4_lut/C->signal_filter_int/i36211_4_lut/Z
                                          SLICE_R17C18B   A1_TO_F1_DELAY   0.450        12.946  13      
signal_filter_int/sc_fifo_inst/lscc_fifo_inst/fifo_rd
                                                          NET DELAY        2.768        15.714  1       
signal_filter_int/sc_fifo_inst/lscc_fifo_inst/rd_addr_r_8__I_0_i1_3_lut_rep_1147_4_lut/A->signal_filter_int/sc_fifo_inst/lscc_fifo_inst/rd_addr_r_8__I_0_i1_3_lut_rep_1147_4_lut/Z
                                          SLICE_R18C21C   D1_TO_F1_DELAY   0.450        16.164  8       
signal_filter_int/sc_fifo_inst/lscc_fifo_inst/n44464
                                                          NET DELAY        3.152        19.316  1       
signal_filter_int/sc_fifo_inst/lscc_fifo_inst/i26497_2_lut_rep_1108_3_lut/B->signal_filter_int/sc_fifo_inst/lscc_fifo_inst/i26497_2_lut_rep_1108_3_lut/Z
                                          SLICE_R18C19A   A1_TO_F1_DELAY   0.450        19.766  4       
signal_filter_int/sc_fifo_inst/lscc_fifo_inst/n44425
                                                          NET DELAY        2.172        21.938  1       
signal_filter_int/sc_fifo_inst/lscc_fifo_inst/i26518_2_lut_rep_1066_3_lut_4_lut/B->signal_filter_int/sc_fifo_inst/lscc_fifo_inst/i26518_2_lut_rep_1066_3_lut_4_lut/Z
                                          SLICE_R18C19B   D1_TO_F1_DELAY   0.450        22.388  3       
signal_filter_int/sc_fifo_inst/lscc_fifo_inst/n44383
                                                          NET DELAY        2.172        24.560  1       
SLICE_445/D1->SLICE_445/F1                SLICE_R19C19D   D1_TO_F1_DELAY   0.477        25.037  1       
rd_addr_p1_r_8__N_2347_adj_5546[7]$n183 ( DI1 )
                                                          NET DELAY        0.000        25.037  1       



                                                          CONSTRAINT            0.000        15.384  1       
ADC_DCLK                                  top             CLOCK LATENCY         0.000        15.384  1       
ADC_DCLK                                                  NET DELAY             0.000        15.384  1       
ADC_DCLK_pad.bb_inst/B->ADC_DCLK_pad.bb_inst/O
                                          PIO_44          IOPAD_TO_PADDI_DELAY  0.510        15.894  1197    
fft_memory/lscc_ram_dp_inst/NON_MIX.ADDR_ROUTE[0].DATA_ROUTE[0].no_init.u_mem0/ADC_DCLK_c ( CLK )
                                                          NET DELAY             5.510        21.404  1       
                                                          Uncertainty           0.000        21.404  
                                                          Setup time            0.199        21.205  
----------------------------------------  --------------  --------------------  -----  ------------  ------  
Required Time                                                                                21.205  
Arrival Time                                                                                -25.036  
----------------------------------------  --------------  --------------------  -----  ------------  ------  
Path Slack  (Failed)                                                                         -3.831  




++++ Path 57 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : signal_filter_int/dft_inst/fifo/lscc_fifo_ip/full_ext_r/Q  (SLICE_R19C16C)
Path End         : signal_filter_int/sc_fifo_inst/lscc_fifo_inst/rd_addr_p1cmp_r_i7/D  (SLICE_R19C19B)
Source Clock     : adc_clk
Destination Clock: adc_clk
Logic Level      : 7
Delay Ratio      : 78.3% (route), 21.7% (logic)
Clock Skew       : 0.000 ns
Setup Constraint : 15.384 ns 
Path Slack       : -3.831 ns  (Failed)

Name                                      Cell/Site Name  Delay Name            Delay  Arrival Time  Fanout  
----------------------------------------  --------------  --------------------  -----  ------------  ------  
ADC_DCLK                                  top             CLOCK LATENCY         0.000         0.000  1       
ADC_DCLK                                                  NET DELAY             0.000         0.000  1       
ADC_DCLK_pad.bb_inst/B->ADC_DCLK_pad.bb_inst/O
                                          PIO_44          IOPAD_TO_PADDI_DELAY  0.510         0.510  1197    
fft_memory/lscc_ram_dp_inst/NON_MIX.ADDR_ROUTE[0].DATA_ROUTE[0].no_init.u_mem0/ADC_DCLK_c
                                                          NET DELAY             5.510         6.020  1       



signal_filter_int/dft_inst/fifo/lscc_fifo_ip/full_ext_r/CK->signal_filter_int/dft_inst/fifo/lscc_fifo_ip/full_ext_r/Q
                                          SLICE_R19C16C   CLK_TO_Q1_DELAY  1.391         7.411  8       
signal_filter_int/dft_inst/fifo/lscc_fifo_ip/fifo_full
                                                          NET DELAY        2.079         9.490  1       
signal_filter_int/i1_3_lut/A->signal_filter_int/i1_3_lut/Z
                                          SLICE_R18C17B   B0_TO_F0_DELAY   0.450         9.940  2       
signal_filter_int/n41433                                  NET DELAY        2.556        12.496  1       
signal_filter_int/i36211_4_lut/C->signal_filter_int/i36211_4_lut/Z
                                          SLICE_R17C18B   A1_TO_F1_DELAY   0.450        12.946  13      
signal_filter_int/sc_fifo_inst/lscc_fifo_inst/fifo_rd
                                                          NET DELAY        2.768        15.714  1       
signal_filter_int/sc_fifo_inst/lscc_fifo_inst/rd_addr_r_8__I_0_i1_3_lut_rep_1147_4_lut/A->signal_filter_int/sc_fifo_inst/lscc_fifo_inst/rd_addr_r_8__I_0_i1_3_lut_rep_1147_4_lut/Z
                                          SLICE_R18C21C   D1_TO_F1_DELAY   0.450        16.164  8       
signal_filter_int/sc_fifo_inst/lscc_fifo_inst/n44464
                                                          NET DELAY        3.152        19.316  1       
signal_filter_int/sc_fifo_inst/lscc_fifo_inst/i26497_2_lut_rep_1108_3_lut/B->signal_filter_int/sc_fifo_inst/lscc_fifo_inst/i26497_2_lut_rep_1108_3_lut/Z
                                          SLICE_R18C19A   A1_TO_F1_DELAY   0.450        19.766  4       
signal_filter_int/sc_fifo_inst/lscc_fifo_inst/n44425
                                                          NET DELAY        2.172        21.938  1       
signal_filter_int/sc_fifo_inst/lscc_fifo_inst/i26518_2_lut_rep_1066_3_lut_4_lut/B->signal_filter_int/sc_fifo_inst/lscc_fifo_inst/i26518_2_lut_rep_1066_3_lut_4_lut/Z
                                          SLICE_R18C19B   D1_TO_F1_DELAY   0.450        22.388  3       
signal_filter_int/sc_fifo_inst/lscc_fifo_inst/n44383
                                                          NET DELAY        2.172        24.560  1       
SLICE_407/D1->SLICE_407/F1                SLICE_R19C19B   D1_TO_F1_DELAY   0.477        25.037  1       
rd_addr_p1_r_8__N_2347_adj_5546[7]$n182 ( DI1 )
                                                          NET DELAY        0.000        25.037  1       



                                                          CONSTRAINT            0.000        15.384  1       
ADC_DCLK                                  top             CLOCK LATENCY         0.000        15.384  1       
ADC_DCLK                                                  NET DELAY             0.000        15.384  1       
ADC_DCLK_pad.bb_inst/B->ADC_DCLK_pad.bb_inst/O
                                          PIO_44          IOPAD_TO_PADDI_DELAY  0.510        15.894  1197    
fft_memory/lscc_ram_dp_inst/NON_MIX.ADDR_ROUTE[0].DATA_ROUTE[0].no_init.u_mem0/ADC_DCLK_c ( CLK )
                                                          NET DELAY             5.510        21.404  1       
                                                          Uncertainty           0.000        21.404  
                                                          Setup time            0.199        21.205  
----------------------------------------  --------------  --------------------  -----  ------------  ------  
Required Time                                                                                21.205  
Arrival Time                                                                                -25.036  
----------------------------------------  --------------  --------------------  -----  ------------  ------  
Path Slack  (Failed)                                                                         -3.831  




++++ Path 58 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : signal_filter_int/dft_inst/fifo/lscc_fifo_ip/full_ext_r/Q  (SLICE_R19C16C)
Path End         : signal_filter_int/sc_fifo_inst/lscc_fifo_inst/rd_addr_p1_r_i7/D  (SLICE_R19C19A)
Source Clock     : adc_clk
Destination Clock: adc_clk
Logic Level      : 7
Delay Ratio      : 78.3% (route), 21.7% (logic)
Clock Skew       : 0.000 ns
Setup Constraint : 15.384 ns 
Path Slack       : -3.831 ns  (Failed)

Name                                      Cell/Site Name  Delay Name            Delay  Arrival Time  Fanout  
----------------------------------------  --------------  --------------------  -----  ------------  ------  
ADC_DCLK                                  top             CLOCK LATENCY         0.000         0.000  1       
ADC_DCLK                                                  NET DELAY             0.000         0.000  1       
ADC_DCLK_pad.bb_inst/B->ADC_DCLK_pad.bb_inst/O
                                          PIO_44          IOPAD_TO_PADDI_DELAY  0.510         0.510  1197    
fft_memory/lscc_ram_dp_inst/NON_MIX.ADDR_ROUTE[0].DATA_ROUTE[0].no_init.u_mem0/ADC_DCLK_c
                                                          NET DELAY             5.510         6.020  1       



signal_filter_int/dft_inst/fifo/lscc_fifo_ip/full_ext_r/CK->signal_filter_int/dft_inst/fifo/lscc_fifo_ip/full_ext_r/Q
                                          SLICE_R19C16C   CLK_TO_Q1_DELAY  1.391         7.411  8       
signal_filter_int/dft_inst/fifo/lscc_fifo_ip/fifo_full
                                                          NET DELAY        2.079         9.490  1       
signal_filter_int/i1_3_lut/A->signal_filter_int/i1_3_lut/Z
                                          SLICE_R18C17B   B0_TO_F0_DELAY   0.450         9.940  2       
signal_filter_int/n41433                                  NET DELAY        2.556        12.496  1       
signal_filter_int/i36211_4_lut/C->signal_filter_int/i36211_4_lut/Z
                                          SLICE_R17C18B   A1_TO_F1_DELAY   0.450        12.946  13      
signal_filter_int/sc_fifo_inst/lscc_fifo_inst/fifo_rd
                                                          NET DELAY        2.768        15.714  1       
signal_filter_int/sc_fifo_inst/lscc_fifo_inst/rd_addr_r_8__I_0_i1_3_lut_rep_1147_4_lut/A->signal_filter_int/sc_fifo_inst/lscc_fifo_inst/rd_addr_r_8__I_0_i1_3_lut_rep_1147_4_lut/Z
                                          SLICE_R18C21C   D1_TO_F1_DELAY   0.450        16.164  8       
signal_filter_int/sc_fifo_inst/lscc_fifo_inst/n44464
                                                          NET DELAY        3.152        19.316  1       
signal_filter_int/sc_fifo_inst/lscc_fifo_inst/i26497_2_lut_rep_1108_3_lut/B->signal_filter_int/sc_fifo_inst/lscc_fifo_inst/i26497_2_lut_rep_1108_3_lut/Z
                                          SLICE_R18C19A   A1_TO_F1_DELAY   0.450        19.766  4       
signal_filter_int/sc_fifo_inst/lscc_fifo_inst/n44425
                                                          NET DELAY        2.172        21.938  1       
signal_filter_int/sc_fifo_inst/lscc_fifo_inst/i26518_2_lut_rep_1066_3_lut_4_lut/B->signal_filter_int/sc_fifo_inst/lscc_fifo_inst/i26518_2_lut_rep_1066_3_lut_4_lut/Z
                                          SLICE_R18C19B   D1_TO_F1_DELAY   0.450        22.388  3       
signal_filter_int/sc_fifo_inst/lscc_fifo_inst/n44383
                                                          NET DELAY        2.172        24.560  1       
i18695_3_lut_4_lut_4_lut/C->i18695_3_lut_4_lut_4_lut/Z
                                          SLICE_R19C19A   D1_TO_F1_DELAY   0.477        25.037  1       
rd_addr_p1_r_8__N_2347_adj_5546[7] ( DI1 )
                                                          NET DELAY        0.000        25.037  1       



                                                          CONSTRAINT            0.000        15.384  1       
ADC_DCLK                                  top             CLOCK LATENCY         0.000        15.384  1       
ADC_DCLK                                                  NET DELAY             0.000        15.384  1       
ADC_DCLK_pad.bb_inst/B->ADC_DCLK_pad.bb_inst/O
                                          PIO_44          IOPAD_TO_PADDI_DELAY  0.510        15.894  1197    
fft_memory/lscc_ram_dp_inst/NON_MIX.ADDR_ROUTE[0].DATA_ROUTE[0].no_init.u_mem0/ADC_DCLK_c ( CLK )
                                                          NET DELAY             5.510        21.404  1       
                                                          Uncertainty           0.000        21.404  
                                                          Setup time            0.199        21.205  
----------------------------------------  --------------  --------------------  -----  ------------  ------  
Required Time                                                                                21.205  
Arrival Time                                                                                -25.036  
----------------------------------------  --------------  --------------------  -----  ------------  ------  
Path Slack  (Failed)                                                                         -3.831  




++++ Path 59 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : PnHV_time_i0_i0/Q  (SLICE_R15C14C)
Path End         : main_fsm_inst/pnhv_end_i14/D  (SLICE_R17C10D)
Source Clock     : adc_clk
Destination Clock: adc_clk
Logic Level      : 15
Delay Ratio      : 57.8% (route), 42.2% (logic)
Clock Skew       : 0.000 ns
Setup Constraint : 15.384 ns 
Path Slack       : -3.799 ns  (Failed)

Name                                      Cell/Site Name  Delay Name            Delay  Arrival Time  Fanout  
----------------------------------------  --------------  --------------------  -----  ------------  ------  
ADC_DCLK                                  top             CLOCK LATENCY         0.000         0.000  1       
ADC_DCLK                                                  NET DELAY             0.000         0.000  1       
ADC_DCLK_pad.bb_inst/B->ADC_DCLK_pad.bb_inst/O
                                          PIO_44          IOPAD_TO_PADDI_DELAY  0.510         0.510  1197    
fft_memory/lscc_ram_dp_inst/NON_MIX.ADDR_ROUTE[0].DATA_ROUTE[0].no_init.u_mem0/ADC_DCLK_c
                                                          NET DELAY             5.510         6.020  1       



PnHV_time_i0_i0/CK->PnHV_time_i0_i0/Q     SLICE_R15C14C   CLK_TO_Q0_DELAY  1.391         7.411  4       
main_fsm_inst/PnHV_time[0]                                NET DELAY        3.271        10.682  1       
main_fsm_inst/i24249_3_lut_4_lut/B->main_fsm_inst/i24249_3_lut_4_lut/Z
                                          SLICE_R16C10A   B0_TO_F0_DELAY   0.477        11.159  2       
main_fsm_inst/n4_adj_5220                                 NET DELAY        0.305        11.464  1       
main_fsm_inst/i24257_3_lut/C->main_fsm_inst/i24257_3_lut/Z
                                          SLICE_R16C10A   C1_TO_F1_DELAY   0.477        11.941  2       
main_fsm_inst/n6_adj_5221                                 NET DELAY        0.305        12.246  1       
main_fsm_inst/i24265_3_lut/C->main_fsm_inst/i24265_3_lut/Z
                                          SLICE_R16C10B   C0_TO_F0_DELAY   0.477        12.723  2       
main_fsm_inst/n8_adj_5222                                 NET DELAY        0.305        13.028  1       
main_fsm_inst/i24273_3_lut/C->main_fsm_inst/i24273_3_lut/Z
                                          SLICE_R16C10B   C1_TO_F1_DELAY   0.477        13.505  2       
main_fsm_inst/n10_adj_5223                                NET DELAY        0.305        13.810  1       
main_fsm_inst/i24281_3_lut/C->main_fsm_inst/i24281_3_lut/Z
                                          SLICE_R16C10C   C0_TO_F0_DELAY   0.477        14.287  2       
main_fsm_inst/n12_adj_5224                                NET DELAY        0.305        14.592  1       
main_fsm_inst/i24289_3_lut/C->main_fsm_inst/i24289_3_lut/Z
                                          SLICE_R16C10C   C1_TO_F1_DELAY   0.477        15.069  2       
main_fsm_inst/n14_adj_5225                                NET DELAY        0.305        15.374  1       
main_fsm_inst/i24297_3_lut/C->main_fsm_inst/i24297_3_lut/Z
                                          SLICE_R16C10D   C0_TO_F0_DELAY   0.477        15.851  2       
main_fsm_inst/n16_adj_5226                                NET DELAY        0.305        16.156  1       
main_fsm_inst/i24305_3_lut/C->main_fsm_inst/i24305_3_lut/Z
                                          SLICE_R16C10D   C1_TO_F1_DELAY   0.477        16.633  2       
main_fsm_inst/n18_adj_5227                                NET DELAY        0.305        16.938  1       
main_fsm_inst/i24313_3_lut/C->main_fsm_inst/i24313_3_lut/Z
                                          SLICE_R16C11A   C0_TO_F0_DELAY   0.477        17.415  2       
main_fsm_inst/n20_adj_5228                                NET DELAY        0.305        17.720  1       
main_fsm_inst/i24321_3_lut/C->main_fsm_inst/i24321_3_lut/Z
                                          SLICE_R16C11A   C1_TO_F1_DELAY   0.477        18.197  2       
main_fsm_inst/n22_adj_5229                                NET DELAY        0.305        18.502  1       
main_fsm_inst/i24329_3_lut/C->main_fsm_inst/i24329_3_lut/Z
                                          SLICE_R16C11B   C0_TO_F0_DELAY   0.477        18.979  2       
main_fsm_inst/n24_adj_5230                                NET DELAY        0.305        19.284  1       
main_fsm_inst/i24337_3_lut/C->main_fsm_inst/i24337_3_lut/Z
                                          SLICE_R16C11B   C1_TO_F1_DELAY   0.450        19.734  2       
main_fsm_inst/n26_adj_5231                                NET DELAY        2.172        21.906  1       
main_fsm_inst/i24345_3_lut/C->main_fsm_inst/i24345_3_lut/Z
                                          SLICE_R16C11C   D1_TO_F1_DELAY   0.450        22.356  2       
main_fsm_inst/n28_adj_5232                                NET DELAY        2.172        24.528  1       
main_fsm_inst/i1_3_lut_adj_38051/B->main_fsm_inst/i1_3_lut_adj_38051/Z
                                          SLICE_R17C10D   D0_TO_F0_DELAY   0.477        25.005  1       
main_fsm_inst/pnhv_end_15__N_1875[14] ( DI0 )
                                                          NET DELAY        0.000        25.005  1       



                                                          CONSTRAINT            0.000        15.384  1       
ADC_DCLK                                  top             CLOCK LATENCY         0.000        15.384  1       
ADC_DCLK                                                  NET DELAY             0.000        15.384  1       
ADC_DCLK_pad.bb_inst/B->ADC_DCLK_pad.bb_inst/O
                                          PIO_44          IOPAD_TO_PADDI_DELAY  0.510        15.894  1197    
fft_memory/lscc_ram_dp_inst/NON_MIX.ADDR_ROUTE[0].DATA_ROUTE[0].no_init.u_mem0/ADC_DCLK_c ( CLK )
                                                          NET DELAY             5.510        21.404  1       
                                                          Uncertainty           0.000        21.404  
                                                          Setup time            0.199        21.205  
----------------------------------------  --------------  --------------------  -----  ------------  ------  
Required Time                                                                                21.205  
Arrival Time                                                                                -25.004  
----------------------------------------  --------------  --------------------  -----  ------------  ------  
Path Slack  (Failed)                                                                         -3.799  




++++ Path 60 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : PnHV_time_i0_i0/Q  (SLICE_R15C14C)
Path End         : main_fsm_inst/pnhv_end_i15/D  (SLICE_R17C10D)
Source Clock     : adc_clk
Destination Clock: adc_clk
Logic Level      : 15
Delay Ratio      : 57.8% (route), 42.2% (logic)
Clock Skew       : 0.000 ns
Setup Constraint : 15.384 ns 
Path Slack       : -3.799 ns  (Failed)

Name                                      Cell/Site Name  Delay Name            Delay  Arrival Time  Fanout  
----------------------------------------  --------------  --------------------  -----  ------------  ------  
ADC_DCLK                                  top             CLOCK LATENCY         0.000         0.000  1       
ADC_DCLK                                                  NET DELAY             0.000         0.000  1       
ADC_DCLK_pad.bb_inst/B->ADC_DCLK_pad.bb_inst/O
                                          PIO_44          IOPAD_TO_PADDI_DELAY  0.510         0.510  1197    
fft_memory/lscc_ram_dp_inst/NON_MIX.ADDR_ROUTE[0].DATA_ROUTE[0].no_init.u_mem0/ADC_DCLK_c
                                                          NET DELAY             5.510         6.020  1       



PnHV_time_i0_i0/CK->PnHV_time_i0_i0/Q     SLICE_R15C14C   CLK_TO_Q0_DELAY  1.391         7.411  4       
main_fsm_inst/PnHV_time[0]                                NET DELAY        3.271        10.682  1       
main_fsm_inst/i24249_3_lut_4_lut/B->main_fsm_inst/i24249_3_lut_4_lut/Z
                                          SLICE_R16C10A   B0_TO_F0_DELAY   0.477        11.159  2       
main_fsm_inst/n4_adj_5220                                 NET DELAY        0.305        11.464  1       
main_fsm_inst/i24257_3_lut/C->main_fsm_inst/i24257_3_lut/Z
                                          SLICE_R16C10A   C1_TO_F1_DELAY   0.477        11.941  2       
main_fsm_inst/n6_adj_5221                                 NET DELAY        0.305        12.246  1       
main_fsm_inst/i24265_3_lut/C->main_fsm_inst/i24265_3_lut/Z
                                          SLICE_R16C10B   C0_TO_F0_DELAY   0.477        12.723  2       
main_fsm_inst/n8_adj_5222                                 NET DELAY        0.305        13.028  1       
main_fsm_inst/i24273_3_lut/C->main_fsm_inst/i24273_3_lut/Z
                                          SLICE_R16C10B   C1_TO_F1_DELAY   0.477        13.505  2       
main_fsm_inst/n10_adj_5223                                NET DELAY        0.305        13.810  1       
main_fsm_inst/i24281_3_lut/C->main_fsm_inst/i24281_3_lut/Z
                                          SLICE_R16C10C   C0_TO_F0_DELAY   0.477        14.287  2       
main_fsm_inst/n12_adj_5224                                NET DELAY        0.305        14.592  1       
main_fsm_inst/i24289_3_lut/C->main_fsm_inst/i24289_3_lut/Z
                                          SLICE_R16C10C   C1_TO_F1_DELAY   0.477        15.069  2       
main_fsm_inst/n14_adj_5225                                NET DELAY        0.305        15.374  1       
main_fsm_inst/i24297_3_lut/C->main_fsm_inst/i24297_3_lut/Z
                                          SLICE_R16C10D   C0_TO_F0_DELAY   0.477        15.851  2       
main_fsm_inst/n16_adj_5226                                NET DELAY        0.305        16.156  1       
main_fsm_inst/i24305_3_lut/C->main_fsm_inst/i24305_3_lut/Z
                                          SLICE_R16C10D   C1_TO_F1_DELAY   0.477        16.633  2       
main_fsm_inst/n18_adj_5227                                NET DELAY        0.305        16.938  1       
main_fsm_inst/i24313_3_lut/C->main_fsm_inst/i24313_3_lut/Z
                                          SLICE_R16C11A   C0_TO_F0_DELAY   0.477        17.415  2       
main_fsm_inst/n20_adj_5228                                NET DELAY        0.305        17.720  1       
main_fsm_inst/i24321_3_lut/C->main_fsm_inst/i24321_3_lut/Z
                                          SLICE_R16C11A   C1_TO_F1_DELAY   0.477        18.197  2       
main_fsm_inst/n22_adj_5229                                NET DELAY        0.305        18.502  1       
main_fsm_inst/i24329_3_lut/C->main_fsm_inst/i24329_3_lut/Z
                                          SLICE_R16C11B   C0_TO_F0_DELAY   0.477        18.979  2       
main_fsm_inst/n24_adj_5230                                NET DELAY        0.305        19.284  1       
main_fsm_inst/i24337_3_lut/C->main_fsm_inst/i24337_3_lut/Z
                                          SLICE_R16C11B   C1_TO_F1_DELAY   0.450        19.734  2       
main_fsm_inst/n26_adj_5231                                NET DELAY        2.172        21.906  1       
main_fsm_inst/i24345_3_lut/C->main_fsm_inst/i24345_3_lut/Z
                                          SLICE_R16C11C   D1_TO_F1_DELAY   0.450        22.356  2       
main_fsm_inst/n28_adj_5232                                NET DELAY        2.172        24.528  1       
main_fsm_inst/i1_4_lut_adj_38052/D->main_fsm_inst/i1_4_lut_adj_38052/Z
                                          SLICE_R17C10D   D1_TO_F1_DELAY   0.477        25.005  1       
main_fsm_inst/pnhv_end_15__N_1875[15] ( DI1 )
                                                          NET DELAY        0.000        25.005  1       



                                                          CONSTRAINT            0.000        15.384  1       
ADC_DCLK                                  top             CLOCK LATENCY         0.000        15.384  1       
ADC_DCLK                                                  NET DELAY             0.000        15.384  1       
ADC_DCLK_pad.bb_inst/B->ADC_DCLK_pad.bb_inst/O
                                          PIO_44          IOPAD_TO_PADDI_DELAY  0.510        15.894  1197    
fft_memory/lscc_ram_dp_inst/NON_MIX.ADDR_ROUTE[0].DATA_ROUTE[0].no_init.u_mem0/ADC_DCLK_c ( CLK )
                                                          NET DELAY             5.510        21.404  1       
                                                          Uncertainty           0.000        21.404  
                                                          Setup time            0.199        21.205  
----------------------------------------  --------------  --------------------  -----  ------------  ------  
Required Time                                                                                21.205  
Arrival Time                                                                                -25.004  
----------------------------------------  --------------  --------------------  -----  ------------  ------  
Path Slack  (Failed)                                                                         -3.799  



+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 
                    End of Detailed Report for timing paths 
+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 


##########################################################

4.2  Hold Detailed Report
==========================


XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX

Detail report of critical paths

XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX

+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 
                    Detailed Report for timing paths 
+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : fft_mem_addr_wr_z_i0/Q  (SLICE_R8C20A)
Path End         : fft_memory/lscc_ram_dp_inst/NON_MIX.ADDR_ROUTE[0].DATA_ROUTE[0].no_init.u_mem0/ICE_MEM.u_mem0/WADDR0  (EBR_EBR_R7C20)
Source Clock     : adc_clk
Destination Clock: adc_clk
Logic Level      : 1
Delay Ratio      : 47.7% (route), 52.3% (logic)
Clock Skew       : 0.000 ns
Hold Constraint  : 0.000 ns 
Path Slack       : 2.596 ns  (Passed)

Name                                      Cell/Site Name  Delay Name            Delay  Arrival Time  Fanout  
----------------------------------------  --------------  --------------------  -----  ------------  ------  
ADC_DCLK                                  top             CLOCK LATENCY         0.000         0.000  1       
ADC_DCLK                                                  NET DELAY             0.000         0.000  1       
ADC_DCLK_pad.bb_inst/B->ADC_DCLK_pad.bb_inst/O
                                          PIO_44          IOPAD_TO_PADDI_DELAY  0.510         0.510  1197    
fft_memory/lscc_ram_dp_inst/NON_MIX.ADDR_ROUTE[0].DATA_ROUTE[0].no_init.u_mem0/ADC_DCLK_c
                                                          NET DELAY             5.510         6.020  1       



fft_mem_addr_wr_z_i0/CK->fft_mem_addr_wr_z_i0/Q
                                          SLICE_R8C20A    CLK_TO_Q0_DELAY  1.391         7.411  1       
fft_memory/lscc_ram_dp_inst/NON_MIX.ADDR_ROUTE[0].DATA_ROUTE[0].no_init.u_mem0/fft_mem_addr_wr_z[0] ( WADDR0 )
                                                          NET DELAY        1.271         8.682  1       



                                                          CONSTRAINT            0.000         0.000  1       
ADC_DCLK                                  top             CLOCK LATENCY         0.000         0.000  1       
ADC_DCLK                                                  NET DELAY             0.000         0.000  1       
ADC_DCLK_pad.bb_inst/B->ADC_DCLK_pad.bb_inst/O
                                          PIO_44          IOPAD_TO_PADDI_DELAY  0.510         0.510  1197    
fft_memory/lscc_ram_dp_inst/NON_MIX.ADDR_ROUTE[0].DATA_ROUTE[0].no_init.u_mem0/ADC_DCLK_c ( WCLK )
                                                          NET DELAY             5.510         6.020  1       
                                                          Uncertainty           0.000         6.020  
                                                          Hold time             0.066         6.086  
----------------------------------------  --------------  --------------------  -----  ------------  ------  
Required Time                                                                                -6.086  
Arrival Time                                                                                  8.682  
----------------------------------------  --------------  --------------------  -----  ------------  ------  
Path Slack  (Passed)                                                                          2.596  




++++ Path 2 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : fft_mem_addr_wr_z_i1/Q  (SLICE_R8C20A)
Path End         : fft_memory/lscc_ram_dp_inst/NON_MIX.ADDR_ROUTE[0].DATA_ROUTE[0].no_init.u_mem0/ICE_MEM.u_mem0/WADDR1  (EBR_EBR_R7C20)
Source Clock     : adc_clk
Destination Clock: adc_clk
Logic Level      : 1
Delay Ratio      : 47.7% (route), 52.3% (logic)
Clock Skew       : 0.000 ns
Hold Constraint  : 0.000 ns 
Path Slack       : 2.596 ns  (Passed)

Name                                      Cell/Site Name  Delay Name            Delay  Arrival Time  Fanout  
----------------------------------------  --------------  --------------------  -----  ------------  ------  
ADC_DCLK                                  top             CLOCK LATENCY         0.000         0.000  1       
ADC_DCLK                                                  NET DELAY             0.000         0.000  1       
ADC_DCLK_pad.bb_inst/B->ADC_DCLK_pad.bb_inst/O
                                          PIO_44          IOPAD_TO_PADDI_DELAY  0.510         0.510  1197    
fft_memory/lscc_ram_dp_inst/NON_MIX.ADDR_ROUTE[0].DATA_ROUTE[0].no_init.u_mem0/ADC_DCLK_c
                                                          NET DELAY             5.510         6.020  1       



fft_mem_addr_wr_z_i1/CK->fft_mem_addr_wr_z_i1/Q
                                          SLICE_R8C20A    CLK_TO_Q1_DELAY  1.391         7.411  1       
fft_memory/lscc_ram_dp_inst/NON_MIX.ADDR_ROUTE[0].DATA_ROUTE[0].no_init.u_mem0/fft_mem_addr_wr_z[1] ( WADDR1 )
                                                          NET DELAY        1.271         8.682  1       



                                                          CONSTRAINT            0.000         0.000  1       
ADC_DCLK                                  top             CLOCK LATENCY         0.000         0.000  1       
ADC_DCLK                                                  NET DELAY             0.000         0.000  1       
ADC_DCLK_pad.bb_inst/B->ADC_DCLK_pad.bb_inst/O
                                          PIO_44          IOPAD_TO_PADDI_DELAY  0.510         0.510  1197    
fft_memory/lscc_ram_dp_inst/NON_MIX.ADDR_ROUTE[0].DATA_ROUTE[0].no_init.u_mem0/ADC_DCLK_c ( WCLK )
                                                          NET DELAY             5.510         6.020  1       
                                                          Uncertainty           0.000         6.020  
                                                          Hold time             0.066         6.086  
----------------------------------------  --------------  --------------------  -----  ------------  ------  
Required Time                                                                                -6.086  
Arrival Time                                                                                  8.682  
----------------------------------------  --------------  --------------------  -----  ------------  ------  
Path Slack  (Passed)                                                                          2.596  




++++ Path 3 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : fft_mem_addr_wr_z_i2/Q  (SLICE_R8C20B)
Path End         : fft_memory/lscc_ram_dp_inst/NON_MIX.ADDR_ROUTE[0].DATA_ROUTE[0].no_init.u_mem0/ICE_MEM.u_mem0/WADDR2  (EBR_EBR_R7C20)
Source Clock     : adc_clk
Destination Clock: adc_clk
Logic Level      : 1
Delay Ratio      : 47.7% (route), 52.3% (logic)
Clock Skew       : 0.000 ns
Hold Constraint  : 0.000 ns 
Path Slack       : 2.596 ns  (Passed)

Name                                      Cell/Site Name  Delay Name            Delay  Arrival Time  Fanout  
----------------------------------------  --------------  --------------------  -----  ------------  ------  
ADC_DCLK                                  top             CLOCK LATENCY         0.000         0.000  1       
ADC_DCLK                                                  NET DELAY             0.000         0.000  1       
ADC_DCLK_pad.bb_inst/B->ADC_DCLK_pad.bb_inst/O
                                          PIO_44          IOPAD_TO_PADDI_DELAY  0.510         0.510  1197    
fft_memory/lscc_ram_dp_inst/NON_MIX.ADDR_ROUTE[0].DATA_ROUTE[0].no_init.u_mem0/ADC_DCLK_c
                                                          NET DELAY             5.510         6.020  1       



fft_mem_addr_wr_z_i2/CK->fft_mem_addr_wr_z_i2/Q
                                          SLICE_R8C20B    CLK_TO_Q1_DELAY  1.391         7.411  1       
fft_memory/lscc_ram_dp_inst/NON_MIX.ADDR_ROUTE[0].DATA_ROUTE[0].no_init.u_mem0/fft_mem_addr_wr_z[2] ( WADDR2 )
                                                          NET DELAY        1.271         8.682  1       



                                                          CONSTRAINT            0.000         0.000  1       
ADC_DCLK                                  top             CLOCK LATENCY         0.000         0.000  1       
ADC_DCLK                                                  NET DELAY             0.000         0.000  1       
ADC_DCLK_pad.bb_inst/B->ADC_DCLK_pad.bb_inst/O
                                          PIO_44          IOPAD_TO_PADDI_DELAY  0.510         0.510  1197    
fft_memory/lscc_ram_dp_inst/NON_MIX.ADDR_ROUTE[0].DATA_ROUTE[0].no_init.u_mem0/ADC_DCLK_c ( WCLK )
                                                          NET DELAY             5.510         6.020  1       
                                                          Uncertainty           0.000         6.020  
                                                          Hold time             0.066         6.086  
----------------------------------------  --------------  --------------------  -----  ------------  ------  
Required Time                                                                                -6.086  
Arrival Time                                                                                  8.682  
----------------------------------------  --------------  --------------------  -----  ------------  ------  
Path Slack  (Passed)                                                                          2.596  




++++ Path 4 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : fft_mem_addr_wr_z_i3/Q  (SLICE_R8C20B)
Path End         : fft_memory/lscc_ram_dp_inst/NON_MIX.ADDR_ROUTE[0].DATA_ROUTE[0].no_init.u_mem0/ICE_MEM.u_mem0/WADDR3  (EBR_EBR_R7C20)
Source Clock     : adc_clk
Destination Clock: adc_clk
Logic Level      : 1
Delay Ratio      : 47.7% (route), 52.3% (logic)
Clock Skew       : 0.000 ns
Hold Constraint  : 0.000 ns 
Path Slack       : 2.596 ns  (Passed)

Name                                      Cell/Site Name  Delay Name            Delay  Arrival Time  Fanout  
----------------------------------------  --------------  --------------------  -----  ------------  ------  
ADC_DCLK                                  top             CLOCK LATENCY         0.000         0.000  1       
ADC_DCLK                                                  NET DELAY             0.000         0.000  1       
ADC_DCLK_pad.bb_inst/B->ADC_DCLK_pad.bb_inst/O
                                          PIO_44          IOPAD_TO_PADDI_DELAY  0.510         0.510  1197    
fft_memory/lscc_ram_dp_inst/NON_MIX.ADDR_ROUTE[0].DATA_ROUTE[0].no_init.u_mem0/ADC_DCLK_c
                                                          NET DELAY             5.510         6.020  1       



fft_mem_addr_wr_z_i3/CK->fft_mem_addr_wr_z_i3/Q
                                          SLICE_R8C20B    CLK_TO_Q0_DELAY  1.391         7.411  1       
fft_memory/lscc_ram_dp_inst/NON_MIX.ADDR_ROUTE[0].DATA_ROUTE[0].no_init.u_mem0/fft_mem_addr_wr_z[3] ( WADDR3 )
                                                          NET DELAY        1.271         8.682  1       



                                                          CONSTRAINT            0.000         0.000  1       
ADC_DCLK                                  top             CLOCK LATENCY         0.000         0.000  1       
ADC_DCLK                                                  NET DELAY             0.000         0.000  1       
ADC_DCLK_pad.bb_inst/B->ADC_DCLK_pad.bb_inst/O
                                          PIO_44          IOPAD_TO_PADDI_DELAY  0.510         0.510  1197    
fft_memory/lscc_ram_dp_inst/NON_MIX.ADDR_ROUTE[0].DATA_ROUTE[0].no_init.u_mem0/ADC_DCLK_c ( WCLK )
                                                          NET DELAY             5.510         6.020  1       
                                                          Uncertainty           0.000         6.020  
                                                          Hold time             0.066         6.086  
----------------------------------------  --------------  --------------------  -----  ------------  ------  
Required Time                                                                                -6.086  
Arrival Time                                                                                  8.682  
----------------------------------------  --------------  --------------------  -----  ------------  ------  
Path Slack  (Passed)                                                                          2.596  




++++ Path 5 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : fft_mem_addr_wr_z_i4/Q  (SLICE_R6C20C)
Path End         : fft_memory/lscc_ram_dp_inst/NON_MIX.ADDR_ROUTE[0].DATA_ROUTE[0].no_init.u_mem0/ICE_MEM.u_mem0/WADDR4  (EBR_EBR_R7C20)
Source Clock     : adc_clk
Destination Clock: adc_clk
Logic Level      : 1
Delay Ratio      : 47.7% (route), 52.3% (logic)
Clock Skew       : 0.000 ns
Hold Constraint  : 0.000 ns 
Path Slack       : 2.596 ns  (Passed)

Name                                      Cell/Site Name  Delay Name            Delay  Arrival Time  Fanout  
----------------------------------------  --------------  --------------------  -----  ------------  ------  
ADC_DCLK                                  top             CLOCK LATENCY         0.000         0.000  1       
ADC_DCLK                                                  NET DELAY             0.000         0.000  1       
ADC_DCLK_pad.bb_inst/B->ADC_DCLK_pad.bb_inst/O
                                          PIO_44          IOPAD_TO_PADDI_DELAY  0.510         0.510  1197    
fft_memory/lscc_ram_dp_inst/NON_MIX.ADDR_ROUTE[0].DATA_ROUTE[0].no_init.u_mem0/ADC_DCLK_c
                                                          NET DELAY             5.510         6.020  1       



fft_mem_addr_wr_z_i4/CK->fft_mem_addr_wr_z_i4/Q
                                          SLICE_R6C20C    CLK_TO_Q1_DELAY  1.391         7.411  1       
fft_memory/lscc_ram_dp_inst/NON_MIX.ADDR_ROUTE[0].DATA_ROUTE[0].no_init.u_mem0/fft_mem_addr_wr_z[4] ( WADDR4 )
                                                          NET DELAY        1.271         8.682  1       



                                                          CONSTRAINT            0.000         0.000  1       
ADC_DCLK                                  top             CLOCK LATENCY         0.000         0.000  1       
ADC_DCLK                                                  NET DELAY             0.000         0.000  1       
ADC_DCLK_pad.bb_inst/B->ADC_DCLK_pad.bb_inst/O
                                          PIO_44          IOPAD_TO_PADDI_DELAY  0.510         0.510  1197    
fft_memory/lscc_ram_dp_inst/NON_MIX.ADDR_ROUTE[0].DATA_ROUTE[0].no_init.u_mem0/ADC_DCLK_c ( WCLK )
                                                          NET DELAY             5.510         6.020  1       
                                                          Uncertainty           0.000         6.020  
                                                          Hold time             0.066         6.086  
----------------------------------------  --------------  --------------------  -----  ------------  ------  
Required Time                                                                                -6.086  
Arrival Time                                                                                  8.682  
----------------------------------------  --------------  --------------------  -----  ------------  ------  
Path Slack  (Passed)                                                                          2.596  




++++ Path 6 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : fft_mem_addr_wr_z_i6/Q  (SLICE_R6C20D)
Path End         : fft_memory/lscc_ram_dp_inst/NON_MIX.ADDR_ROUTE[0].DATA_ROUTE[0].no_init.u_mem0/ICE_MEM.u_mem0/WADDR6  (EBR_EBR_R7C20)
Source Clock     : adc_clk
Destination Clock: adc_clk
Logic Level      : 1
Delay Ratio      : 47.7% (route), 52.3% (logic)
Clock Skew       : 0.000 ns
Hold Constraint  : 0.000 ns 
Path Slack       : 2.596 ns  (Passed)

Name                                      Cell/Site Name  Delay Name            Delay  Arrival Time  Fanout  
----------------------------------------  --------------  --------------------  -----  ------------  ------  
ADC_DCLK                                  top             CLOCK LATENCY         0.000         0.000  1       
ADC_DCLK                                                  NET DELAY             0.000         0.000  1       
ADC_DCLK_pad.bb_inst/B->ADC_DCLK_pad.bb_inst/O
                                          PIO_44          IOPAD_TO_PADDI_DELAY  0.510         0.510  1197    
fft_memory/lscc_ram_dp_inst/NON_MIX.ADDR_ROUTE[0].DATA_ROUTE[0].no_init.u_mem0/ADC_DCLK_c
                                                          NET DELAY             5.510         6.020  1       



fft_mem_addr_wr_z_i6/CK->fft_mem_addr_wr_z_i6/Q
                                          SLICE_R6C20D    CLK_TO_Q1_DELAY  1.391         7.411  1       
fft_memory/lscc_ram_dp_inst/NON_MIX.ADDR_ROUTE[0].DATA_ROUTE[0].no_init.u_mem0/fft_mem_addr_wr_z[6] ( WADDR6 )
                                                          NET DELAY        1.271         8.682  1       



                                                          CONSTRAINT            0.000         0.000  1       
ADC_DCLK                                  top             CLOCK LATENCY         0.000         0.000  1       
ADC_DCLK                                                  NET DELAY             0.000         0.000  1       
ADC_DCLK_pad.bb_inst/B->ADC_DCLK_pad.bb_inst/O
                                          PIO_44          IOPAD_TO_PADDI_DELAY  0.510         0.510  1197    
fft_memory/lscc_ram_dp_inst/NON_MIX.ADDR_ROUTE[0].DATA_ROUTE[0].no_init.u_mem0/ADC_DCLK_c ( WCLK )
                                                          NET DELAY             5.510         6.020  1       
                                                          Uncertainty           0.000         6.020  
                                                          Hold time             0.066         6.086  
----------------------------------------  --------------  --------------------  -----  ------------  ------  
Required Time                                                                                -6.086  
Arrival Time                                                                                  8.682  
----------------------------------------  --------------  --------------------  -----  ------------  ------  
Path Slack  (Passed)                                                                          2.596  




++++ Path 7 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : fft_mem_addr_wr_z_i7/Q  (SLICE_R6C20D)
Path End         : fft_memory/lscc_ram_dp_inst/NON_MIX.ADDR_ROUTE[0].DATA_ROUTE[0].no_init.u_mem0/ICE_MEM.u_mem0/WADDR7  (EBR_EBR_R7C20)
Source Clock     : adc_clk
Destination Clock: adc_clk
Logic Level      : 1
Delay Ratio      : 47.7% (route), 52.3% (logic)
Clock Skew       : 0.000 ns
Hold Constraint  : 0.000 ns 
Path Slack       : 2.596 ns  (Passed)

Name                                      Cell/Site Name  Delay Name            Delay  Arrival Time  Fanout  
----------------------------------------  --------------  --------------------  -----  ------------  ------  
ADC_DCLK                                  top             CLOCK LATENCY         0.000         0.000  1       
ADC_DCLK                                                  NET DELAY             0.000         0.000  1       
ADC_DCLK_pad.bb_inst/B->ADC_DCLK_pad.bb_inst/O
                                          PIO_44          IOPAD_TO_PADDI_DELAY  0.510         0.510  1197    
fft_memory/lscc_ram_dp_inst/NON_MIX.ADDR_ROUTE[0].DATA_ROUTE[0].no_init.u_mem0/ADC_DCLK_c
                                                          NET DELAY             5.510         6.020  1       



fft_mem_addr_wr_z_i7/CK->fft_mem_addr_wr_z_i7/Q
                                          SLICE_R6C20D    CLK_TO_Q0_DELAY  1.391         7.411  1       
fft_memory/lscc_ram_dp_inst/NON_MIX.ADDR_ROUTE[0].DATA_ROUTE[0].no_init.u_mem0/fft_mem_addr_wr_z[7] ( WADDR7 )
                                                          NET DELAY        1.271         8.682  1       



                                                          CONSTRAINT            0.000         0.000  1       
ADC_DCLK                                  top             CLOCK LATENCY         0.000         0.000  1       
ADC_DCLK                                                  NET DELAY             0.000         0.000  1       
ADC_DCLK_pad.bb_inst/B->ADC_DCLK_pad.bb_inst/O
                                          PIO_44          IOPAD_TO_PADDI_DELAY  0.510         0.510  1197    
fft_memory/lscc_ram_dp_inst/NON_MIX.ADDR_ROUTE[0].DATA_ROUTE[0].no_init.u_mem0/ADC_DCLK_c ( WCLK )
                                                          NET DELAY             5.510         6.020  1       
                                                          Uncertainty           0.000         6.020  
                                                          Hold time             0.066         6.086  
----------------------------------------  --------------  --------------------  -----  ------------  ------  
Required Time                                                                                -6.086  
Arrival Time                                                                                  8.682  
----------------------------------------  --------------  --------------------  -----  ------------  ------  
Path Slack  (Passed)                                                                          2.596  




++++ Path 8 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : dac_mem_data_wr_i0_i4/Q  (SLICE_R6C18B)
Path End         : dac_memory/lscc_ram_dp_inst/NON_MIX.ADDR_ROUTE[0].DATA_ROUTE[0].no_init.u_mem0/ICE_MEM.u_mem0/WDATA4  (EBR_EBR_R7C18)
Source Clock     : adc_clk
Destination Clock: adc_clk
Logic Level      : 1
Delay Ratio      : 47.7% (route), 52.3% (logic)
Clock Skew       : 0.000 ns
Hold Constraint  : 0.000 ns 
Path Slack       : 2.596 ns  (Passed)

Name                                      Cell/Site Name  Delay Name            Delay  Arrival Time  Fanout  
----------------------------------------  --------------  --------------------  -----  ------------  ------  
ADC_DCLK                                  top             CLOCK LATENCY         0.000         0.000  1       
ADC_DCLK                                                  NET DELAY             0.000         0.000  1       
ADC_DCLK_pad.bb_inst/B->ADC_DCLK_pad.bb_inst/O
                                          PIO_44          IOPAD_TO_PADDI_DELAY  0.510         0.510  1197    
fft_memory/lscc_ram_dp_inst/NON_MIX.ADDR_ROUTE[0].DATA_ROUTE[0].no_init.u_mem0/ADC_DCLK_c
                                                          NET DELAY             5.510         6.020  1       



dac_mem_data_wr_i0_i4/CK->dac_mem_data_wr_i0_i4/Q
                                          SLICE_R6C18B    CLK_TO_Q1_DELAY  1.391         7.411  1       
dac_memory/lscc_ram_dp_inst/NON_MIX.ADDR_ROUTE[0].DATA_ROUTE[0].no_init.u_mem0/dac_mem_data_wr[4] ( WDATA4 )
                                                          NET DELAY        1.271         8.682  1       



                                                          CONSTRAINT            0.000         0.000  1       
ADC_DCLK                                  top             CLOCK LATENCY         0.000         0.000  1       
ADC_DCLK                                                  NET DELAY             0.000         0.000  1       
ADC_DCLK_pad.bb_inst/B->ADC_DCLK_pad.bb_inst/O
                                          PIO_44          IOPAD_TO_PADDI_DELAY  0.510         0.510  1197    
fft_memory/lscc_ram_dp_inst/NON_MIX.ADDR_ROUTE[0].DATA_ROUTE[0].no_init.u_mem0/ADC_DCLK_c ( WCLK )
                                                          NET DELAY             5.510         6.020  1       
                                                          Uncertainty           0.000         6.020  
                                                          Hold time             0.066         6.086  
----------------------------------------  --------------  --------------------  -----  ------------  ------  
Required Time                                                                                -6.086  
Arrival Time                                                                                  8.682  
----------------------------------------  --------------  --------------------  -----  ------------  ------  
Path Slack  (Passed)                                                                          2.596  




++++ Path 9 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : dac_mem_data_wr_i0_i5/Q  (SLICE_R6C18B)
Path End         : dac_memory/lscc_ram_dp_inst/NON_MIX.ADDR_ROUTE[0].DATA_ROUTE[0].no_init.u_mem0/ICE_MEM.u_mem0/WDATA5  (EBR_EBR_R7C18)
Source Clock     : adc_clk
Destination Clock: adc_clk
Logic Level      : 1
Delay Ratio      : 47.7% (route), 52.3% (logic)
Clock Skew       : 0.000 ns
Hold Constraint  : 0.000 ns 
Path Slack       : 2.596 ns  (Passed)

Name                                      Cell/Site Name  Delay Name            Delay  Arrival Time  Fanout  
----------------------------------------  --------------  --------------------  -----  ------------  ------  
ADC_DCLK                                  top             CLOCK LATENCY         0.000         0.000  1       
ADC_DCLK                                                  NET DELAY             0.000         0.000  1       
ADC_DCLK_pad.bb_inst/B->ADC_DCLK_pad.bb_inst/O
                                          PIO_44          IOPAD_TO_PADDI_DELAY  0.510         0.510  1197    
fft_memory/lscc_ram_dp_inst/NON_MIX.ADDR_ROUTE[0].DATA_ROUTE[0].no_init.u_mem0/ADC_DCLK_c
                                                          NET DELAY             5.510         6.020  1       



dac_mem_data_wr_i0_i5/CK->dac_mem_data_wr_i0_i5/Q
                                          SLICE_R6C18B    CLK_TO_Q0_DELAY  1.391         7.411  1       
dac_memory/lscc_ram_dp_inst/NON_MIX.ADDR_ROUTE[0].DATA_ROUTE[0].no_init.u_mem0/dac_mem_data_wr[5] ( WDATA5 )
                                                          NET DELAY        1.271         8.682  1       



                                                          CONSTRAINT            0.000         0.000  1       
ADC_DCLK                                  top             CLOCK LATENCY         0.000         0.000  1       
ADC_DCLK                                                  NET DELAY             0.000         0.000  1       
ADC_DCLK_pad.bb_inst/B->ADC_DCLK_pad.bb_inst/O
                                          PIO_44          IOPAD_TO_PADDI_DELAY  0.510         0.510  1197    
fft_memory/lscc_ram_dp_inst/NON_MIX.ADDR_ROUTE[0].DATA_ROUTE[0].no_init.u_mem0/ADC_DCLK_c ( WCLK )
                                                          NET DELAY             5.510         6.020  1       
                                                          Uncertainty           0.000         6.020  
                                                          Hold time             0.066         6.086  
----------------------------------------  --------------  --------------------  -----  ------------  ------  
Required Time                                                                                -6.086  
Arrival Time                                                                                  8.682  
----------------------------------------  --------------  --------------------  -----  ------------  ------  
Path Slack  (Passed)                                                                          2.596  




++++ Path 10 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : dac_mem_data_wr_i0_i8/Q  (SLICE_R6C18C)
Path End         : dac_memory/lscc_ram_dp_inst/NON_MIX.ADDR_ROUTE[0].DATA_ROUTE[0].no_init.u_mem0/ICE_MEM.u_mem0/WDATA8  (EBR_EBR_R7C18)
Source Clock     : adc_clk
Destination Clock: adc_clk
Logic Level      : 1
Delay Ratio      : 47.7% (route), 52.3% (logic)
Clock Skew       : 0.000 ns
Hold Constraint  : 0.000 ns 
Path Slack       : 2.596 ns  (Passed)

Name                                      Cell/Site Name  Delay Name            Delay  Arrival Time  Fanout  
----------------------------------------  --------------  --------------------  -----  ------------  ------  
ADC_DCLK                                  top             CLOCK LATENCY         0.000         0.000  1       
ADC_DCLK                                                  NET DELAY             0.000         0.000  1       
ADC_DCLK_pad.bb_inst/B->ADC_DCLK_pad.bb_inst/O
                                          PIO_44          IOPAD_TO_PADDI_DELAY  0.510         0.510  1197    
fft_memory/lscc_ram_dp_inst/NON_MIX.ADDR_ROUTE[0].DATA_ROUTE[0].no_init.u_mem0/ADC_DCLK_c
                                                          NET DELAY             5.510         6.020  1       



dac_mem_data_wr_i0_i8/CK->dac_mem_data_wr_i0_i8/Q
                                          SLICE_R6C18C    CLK_TO_Q1_DELAY  1.391         7.411  1       
dac_memory/lscc_ram_dp_inst/NON_MIX.ADDR_ROUTE[0].DATA_ROUTE[0].no_init.u_mem0/dac_mem_data_wr[8] ( WDATA8 )
                                                          NET DELAY        1.271         8.682  1       



                                                          CONSTRAINT            0.000         0.000  1       
ADC_DCLK                                  top             CLOCK LATENCY         0.000         0.000  1       
ADC_DCLK                                                  NET DELAY             0.000         0.000  1       
ADC_DCLK_pad.bb_inst/B->ADC_DCLK_pad.bb_inst/O
                                          PIO_44          IOPAD_TO_PADDI_DELAY  0.510         0.510  1197    
fft_memory/lscc_ram_dp_inst/NON_MIX.ADDR_ROUTE[0].DATA_ROUTE[0].no_init.u_mem0/ADC_DCLK_c ( WCLK )
                                                          NET DELAY             5.510         6.020  1       
                                                          Uncertainty           0.000         6.020  
                                                          Hold time             0.066         6.086  
----------------------------------------  --------------  --------------------  -----  ------------  ------  
Required Time                                                                                -6.086  
Arrival Time                                                                                  8.682  
----------------------------------------  --------------  --------------------  -----  ------------  ------  
Path Slack  (Passed)                                                                          2.596  




++++ Path 11 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : dac_mem_data_wr_i0_i12/Q  (SLICE_R6C17D)
Path End         : dac_memory/lscc_ram_dp_inst/NON_MIX.ADDR_ROUTE[0].DATA_ROUTE[0].no_init.u_mem0/ICE_MEM.u_mem0/WDATA12  (EBR_EBR_R7C18)
Source Clock     : adc_clk
Destination Clock: adc_clk
Logic Level      : 1
Delay Ratio      : 47.7% (route), 52.3% (logic)
Clock Skew       : 0.000 ns
Hold Constraint  : 0.000 ns 
Path Slack       : 2.596 ns  (Passed)

Name                                      Cell/Site Name  Delay Name            Delay  Arrival Time  Fanout  
----------------------------------------  --------------  --------------------  -----  ------------  ------  
ADC_DCLK                                  top             CLOCK LATENCY         0.000         0.000  1       
ADC_DCLK                                                  NET DELAY             0.000         0.000  1       
ADC_DCLK_pad.bb_inst/B->ADC_DCLK_pad.bb_inst/O
                                          PIO_44          IOPAD_TO_PADDI_DELAY  0.510         0.510  1197    
fft_memory/lscc_ram_dp_inst/NON_MIX.ADDR_ROUTE[0].DATA_ROUTE[0].no_init.u_mem0/ADC_DCLK_c
                                                          NET DELAY             5.510         6.020  1       



dac_mem_data_wr_i0_i12/CK->dac_mem_data_wr_i0_i12/Q
                                          SLICE_R6C17D    CLK_TO_Q1_DELAY  1.391         7.411  1       
dac_memory/lscc_ram_dp_inst/NON_MIX.ADDR_ROUTE[0].DATA_ROUTE[0].no_init.u_mem0/dac_mem_data_wr[12] ( WDATA12 )
                                                          NET DELAY        1.271         8.682  1       



                                                          CONSTRAINT            0.000         0.000  1       
ADC_DCLK                                  top             CLOCK LATENCY         0.000         0.000  1       
ADC_DCLK                                                  NET DELAY             0.000         0.000  1       
ADC_DCLK_pad.bb_inst/B->ADC_DCLK_pad.bb_inst/O
                                          PIO_44          IOPAD_TO_PADDI_DELAY  0.510         0.510  1197    
fft_memory/lscc_ram_dp_inst/NON_MIX.ADDR_ROUTE[0].DATA_ROUTE[0].no_init.u_mem0/ADC_DCLK_c ( WCLK )
                                                          NET DELAY             5.510         6.020  1       
                                                          Uncertainty           0.000         6.020  
                                                          Hold time             0.066         6.086  
----------------------------------------  --------------  --------------------  -----  ------------  ------  
Required Time                                                                                -6.086  
Arrival Time                                                                                  8.682  
----------------------------------------  --------------  --------------------  -----  ------------  ------  
Path Slack  (Passed)                                                                          2.596  




++++ Path 12 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : dac_mem_addr_wr_i0_i4/Q  (SLICE_R6C18D)
Path End         : dac_memory/lscc_ram_dp_inst/NON_MIX.ADDR_ROUTE[0].DATA_ROUTE[0].no_init.u_mem0/ICE_MEM.u_mem0/WADDR4  (EBR_EBR_R7C18)
Source Clock     : adc_clk
Destination Clock: adc_clk
Logic Level      : 1
Delay Ratio      : 47.7% (route), 52.3% (logic)
Clock Skew       : 0.000 ns
Hold Constraint  : 0.000 ns 
Path Slack       : 2.596 ns  (Passed)

Name                                      Cell/Site Name  Delay Name            Delay  Arrival Time  Fanout  
----------------------------------------  --------------  --------------------  -----  ------------  ------  
ADC_DCLK                                  top             CLOCK LATENCY         0.000         0.000  1       
ADC_DCLK                                                  NET DELAY             0.000         0.000  1       
ADC_DCLK_pad.bb_inst/B->ADC_DCLK_pad.bb_inst/O
                                          PIO_44          IOPAD_TO_PADDI_DELAY  0.510         0.510  1197    
fft_memory/lscc_ram_dp_inst/NON_MIX.ADDR_ROUTE[0].DATA_ROUTE[0].no_init.u_mem0/ADC_DCLK_c
                                                          NET DELAY             5.510         6.020  1       



dac_mem_addr_wr_i0_i4/CK->dac_mem_addr_wr_i0_i4/Q
                                          SLICE_R6C18D    CLK_TO_Q0_DELAY  1.391         7.411  1       
dac_memory/lscc_ram_dp_inst/NON_MIX.ADDR_ROUTE[0].DATA_ROUTE[0].no_init.u_mem0/dac_mem_addr_wr[4] ( WADDR4 )
                                                          NET DELAY        1.271         8.682  1       



                                                          CONSTRAINT            0.000         0.000  1       
ADC_DCLK                                  top             CLOCK LATENCY         0.000         0.000  1       
ADC_DCLK                                                  NET DELAY             0.000         0.000  1       
ADC_DCLK_pad.bb_inst/B->ADC_DCLK_pad.bb_inst/O
                                          PIO_44          IOPAD_TO_PADDI_DELAY  0.510         0.510  1197    
fft_memory/lscc_ram_dp_inst/NON_MIX.ADDR_ROUTE[0].DATA_ROUTE[0].no_init.u_mem0/ADC_DCLK_c ( WCLK )
                                                          NET DELAY             5.510         6.020  1       
                                                          Uncertainty           0.000         6.020  
                                                          Hold time             0.066         6.086  
----------------------------------------  --------------  --------------------  -----  ------------  ------  
Required Time                                                                                -6.086  
Arrival Time                                                                                  8.682  
----------------------------------------  --------------  --------------------  -----  ------------  ------  
Path Slack  (Passed)                                                                          2.596  




++++ Path 13 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : signal_filter_int/dft_inst/core/cmul/result_im_i13/Q  (SLICE_R19C14C)
Path End         : signal_filter_int/dft_inst/core/fram/mem_re_mem_im_merged1/WDATA10  (EBR_EBR_R20C14)
Source Clock     : adc_clk
Destination Clock: adc_clk
Logic Level      : 1
Delay Ratio      : 47.7% (route), 52.3% (logic)
Clock Skew       : 0.000 ns
Hold Constraint  : 0.000 ns 
Path Slack       : 2.596 ns  (Passed)

Name                                      Cell/Site Name  Delay Name            Delay  Arrival Time  Fanout  
----------------------------------------  --------------  --------------------  -----  ------------  ------  
ADC_DCLK                                  top             CLOCK LATENCY         0.000         0.000  1       
ADC_DCLK                                                  NET DELAY             0.000         0.000  1       
ADC_DCLK_pad.bb_inst/B->ADC_DCLK_pad.bb_inst/O
                                          PIO_44          IOPAD_TO_PADDI_DELAY  0.510         0.510  1197    
fft_memory/lscc_ram_dp_inst/NON_MIX.ADDR_ROUTE[0].DATA_ROUTE[0].no_init.u_mem0/ADC_DCLK_c
                                                          NET DELAY             5.510         6.020  1       



signal_filter_int/dft_inst/core/cmul/result_im_i13/CK->signal_filter_int/dft_inst/core/cmul/result_im_i13/Q
                                          SLICE_R19C14C   CLK_TO_Q0_DELAY  1.391         7.411  2       
signal_filter_int/dft_inst/core/cmul/fram_wdata_im[13] ( WDATA10 )
                                                          NET DELAY        1.271         8.682  1       



                                                          CONSTRAINT            0.000         0.000  1       
ADC_DCLK                                  top             CLOCK LATENCY         0.000         0.000  1       
ADC_DCLK                                                  NET DELAY             0.000         0.000  1       
ADC_DCLK_pad.bb_inst/B->ADC_DCLK_pad.bb_inst/O
                                          PIO_44          IOPAD_TO_PADDI_DELAY  0.510         0.510  1197    
fft_memory/lscc_ram_dp_inst/NON_MIX.ADDR_ROUTE[0].DATA_ROUTE[0].no_init.u_mem0/ADC_DCLK_c ( WCLK )
                                                          NET DELAY             5.510         6.020  1       
                                                          Uncertainty           0.000         6.020  
                                                          Hold time             0.066         6.086  
----------------------------------------  --------------  --------------------  -----  ------------  ------  
Required Time                                                                                -6.086  
Arrival Time                                                                                  8.682  
----------------------------------------  --------------  --------------------  -----  ------------  ------  
Path Slack  (Passed)                                                                          2.596  




++++ Path 14 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : signal_filter_int/dft_inst/core/cmul/result_im_i14/Q  (SLICE_R19C14C)
Path End         : signal_filter_int/dft_inst/core/fram/mem_re_mem_im_merged1/WDATA12  (EBR_EBR_R20C14)
Source Clock     : adc_clk
Destination Clock: adc_clk
Logic Level      : 1
Delay Ratio      : 47.7% (route), 52.3% (logic)
Clock Skew       : 0.000 ns
Hold Constraint  : 0.000 ns 
Path Slack       : 2.596 ns  (Passed)

Name                                      Cell/Site Name  Delay Name            Delay  Arrival Time  Fanout  
----------------------------------------  --------------  --------------------  -----  ------------  ------  
ADC_DCLK                                  top             CLOCK LATENCY         0.000         0.000  1       
ADC_DCLK                                                  NET DELAY             0.000         0.000  1       
ADC_DCLK_pad.bb_inst/B->ADC_DCLK_pad.bb_inst/O
                                          PIO_44          IOPAD_TO_PADDI_DELAY  0.510         0.510  1197    
fft_memory/lscc_ram_dp_inst/NON_MIX.ADDR_ROUTE[0].DATA_ROUTE[0].no_init.u_mem0/ADC_DCLK_c
                                                          NET DELAY             5.510         6.020  1       



signal_filter_int/dft_inst/core/cmul/result_im_i14/CK->signal_filter_int/dft_inst/core/cmul/result_im_i14/Q
                                          SLICE_R19C14C   CLK_TO_Q1_DELAY  1.391         7.411  2       
signal_filter_int/dft_inst/core/cmul/fram_wdata_im[14] ( WDATA12 )
                                                          NET DELAY        1.271         8.682  1       



                                                          CONSTRAINT            0.000         0.000  1       
ADC_DCLK                                  top             CLOCK LATENCY         0.000         0.000  1       
ADC_DCLK                                                  NET DELAY             0.000         0.000  1       
ADC_DCLK_pad.bb_inst/B->ADC_DCLK_pad.bb_inst/O
                                          PIO_44          IOPAD_TO_PADDI_DELAY  0.510         0.510  1197    
fft_memory/lscc_ram_dp_inst/NON_MIX.ADDR_ROUTE[0].DATA_ROUTE[0].no_init.u_mem0/ADC_DCLK_c ( WCLK )
                                                          NET DELAY             5.510         6.020  1       
                                                          Uncertainty           0.000         6.020  
                                                          Hold time             0.066         6.086  
----------------------------------------  --------------  --------------------  -----  ------------  ------  
Required Time                                                                                -6.086  
Arrival Time                                                                                  8.682  
----------------------------------------  --------------  --------------------  -----  ------------  ------  
Path Slack  (Passed)                                                                          2.596  




++++ Path 15 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : signal_filter_int/dft_inst/fifo/lscc_fifo_ip/waddr_r_i1/Q  (SLICE_R21C18D)
Path End         : signal_filter_int/dft_inst/fifo/lscc_fifo_ip/mem_EBR.mem0/WADDR1  (EBR_EBR_R20C16)
Source Clock     : adc_clk
Destination Clock: adc_clk
Logic Level      : 1
Delay Ratio      : 47.7% (route), 52.3% (logic)
Clock Skew       : 0.000 ns
Hold Constraint  : 0.000 ns 
Path Slack       : 2.596 ns  (Passed)

Name                                      Cell/Site Name  Delay Name            Delay  Arrival Time  Fanout  
----------------------------------------  --------------  --------------------  -----  ------------  ------  
ADC_DCLK                                  top             CLOCK LATENCY         0.000         0.000  1       
ADC_DCLK                                                  NET DELAY             0.000         0.000  1       
ADC_DCLK_pad.bb_inst/B->ADC_DCLK_pad.bb_inst/O
                                          PIO_44          IOPAD_TO_PADDI_DELAY  0.510         0.510  1197    
fft_memory/lscc_ram_dp_inst/NON_MIX.ADDR_ROUTE[0].DATA_ROUTE[0].no_init.u_mem0/ADC_DCLK_c
                                                          NET DELAY             5.510         6.020  1       



signal_filter_int/dft_inst/fifo/lscc_fifo_ip/waddr_r_i1/CK->signal_filter_int/dft_inst/fifo/lscc_fifo_ip/waddr_r_i1/Q
                                          SLICE_R21C18D   CLK_TO_Q1_DELAY  1.391         7.411  1       
signal_filter_int/dft_inst/fifo/lscc_fifo_ip/waddr_r[1] ( WADDR1 )
                                                          NET DELAY        1.271         8.682  1       



                                                          CONSTRAINT            0.000         0.000  1       
ADC_DCLK                                  top             CLOCK LATENCY         0.000         0.000  1       
ADC_DCLK                                                  NET DELAY             0.000         0.000  1       
ADC_DCLK_pad.bb_inst/B->ADC_DCLK_pad.bb_inst/O
                                          PIO_44          IOPAD_TO_PADDI_DELAY  0.510         0.510  1197    
fft_memory/lscc_ram_dp_inst/NON_MIX.ADDR_ROUTE[0].DATA_ROUTE[0].no_init.u_mem0/ADC_DCLK_c ( WCLK )
                                                          NET DELAY             5.510         6.020  1       
                                                          Uncertainty           0.000         6.020  
                                                          Hold time             0.066         6.086  
----------------------------------------  --------------  --------------------  -----  ------------  ------  
Required Time                                                                                -6.086  
Arrival Time                                                                                  8.682  
----------------------------------------  --------------  --------------------  -----  ------------  ------  
Path Slack  (Passed)                                                                          2.596  




++++ Path 16 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : dac_memory/lscc_ram_dp_inst/NON_MIX.ADDR_ROUTE[0].DATA_ROUTE[0].no_init.u_mem0/ICE_MEM.u_mem0/RDATA7  (EBR_EBR_R7C18)
Path End         : dac_memory/lscc_ram_dp_inst/NON_MIX.ADDR_ROUTE[0].DATA_ROUTE[0].no_init.u_mem0/ICE_MEM.genblk6.rd_buff_r_i7/D  (SLICE_R8C18C)
Source Clock     : adc_clk
Destination Clock: adc_clk
Logic Level      : 2
Delay Ratio      : 43.8% (route), 56.2% (logic)
Clock Skew       : 0.000 ns
Hold Constraint  : 0.000 ns 
Path Slack       : 2.900 ns  (Passed)

Name                                      Cell/Site Name  Delay Name            Delay  Arrival Time  Fanout  
----------------------------------------  --------------  --------------------  -----  ------------  ------  
ADC_DCLK                                  top             CLOCK LATENCY         0.000         0.000  1       
ADC_DCLK                                                  NET DELAY             0.000         0.000  1       
ADC_DCLK_pad.bb_inst/B->ADC_DCLK_pad.bb_inst/O
                                          PIO_44          IOPAD_TO_PADDI_DELAY  0.510         0.510  1197    
fft_memory/lscc_ram_dp_inst/NON_MIX.ADDR_ROUTE[0].DATA_ROUTE[0].no_init.u_mem0/ADC_DCLK_c
                                                          NET DELAY             5.510         6.020  1       



dac_memory/lscc_ram_dp_inst/NON_MIX.ADDR_ROUTE[0].DATA_ROUTE[0].no_init.u_mem0/ICE_MEM.u_mem0/RCLK->dac_memory/lscc_ram_dp_inst/NON_MIX.ADDR_ROUTE[0].DATA_ROUTE[0].no_init.u_mem0/ICE_MEM.u_mem0/RDATA7
                                          EBR_EBR_R7C18   RCLK_TO_RDATA_DELAY  1.179         7.199  1       
dac_memory/lscc_ram_dp_inst/NON_MIX.ADDR_ROUTE[0].DATA_ROUTE[0].no_init.u_mem0/ICE_MEM.rd_data_w[7]
                                                          NET DELAY            1.271         8.470  1       
dac_memory.lscc_ram_dp_inst.NON_MIX.ADDR_ROUTE[0].DATA_ROUTE[0].no_init.u_mem0.ICE_MEM.SLICE_2127/D1->dac_memory.lscc_ram_dp_inst.NON_MIX.ADDR_ROUTE[0].DATA_ROUTE[0].no_init.u_mem0.ICE_MEM.SLICE_2127/F1
                                          SLICE_R8C18C    D1_TO_F1_DELAY       0.450         8.920  1       
dac_memory.lscc_ram_dp_inst.NON_MIX.ADDR_ROUTE[0].DATA_ROUTE[0].no_init.u_mem0.ICE_MEM.rd_data_w[7].sig_994.FeedThruLUT ( DI1 )
                                                          NET DELAY            0.000         8.920  1       



                                                          CONSTRAINT            0.000         0.000  1       
ADC_DCLK                                  top             CLOCK LATENCY         0.000         0.000  1       
ADC_DCLK                                                  NET DELAY             0.000         0.000  1       
ADC_DCLK_pad.bb_inst/B->ADC_DCLK_pad.bb_inst/O
                                          PIO_44          IOPAD_TO_PADDI_DELAY  0.510         0.510  1197    
fft_memory/lscc_ram_dp_inst/NON_MIX.ADDR_ROUTE[0].DATA_ROUTE[0].no_init.u_mem0/ADC_DCLK_c ( CLK )
                                                          NET DELAY             5.510         6.020  1       
                                                          Uncertainty           0.000         6.020  
                                                          Hold time             0.000         6.020  
----------------------------------------  --------------  --------------------  -----  ------------  ------  
Required Time                                                                                -6.020  
Arrival Time                                                                                  8.920  
----------------------------------------  --------------  --------------------  -----  ------------  ------  
Path Slack  (Passed)                                                                          2.900  




++++ Path 17 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : dac_memory/lscc_ram_dp_inst/NON_MIX.ADDR_ROUTE[0].DATA_ROUTE[0].no_init.u_mem0/ICE_MEM.u_mem0/RDATA4  (EBR_EBR_R7C18)
Path End         : dac_memory/lscc_ram_dp_inst/NON_MIX.ADDR_ROUTE[0].DATA_ROUTE[0].no_init.u_mem0/ICE_MEM.genblk6.rd_buff_r_i4/D  (SLICE_R8C19A)
Source Clock     : adc_clk
Destination Clock: adc_clk
Logic Level      : 2
Delay Ratio      : 43.8% (route), 56.2% (logic)
Clock Skew       : 0.000 ns
Hold Constraint  : 0.000 ns 
Path Slack       : 2.900 ns  (Passed)

Name                                      Cell/Site Name  Delay Name            Delay  Arrival Time  Fanout  
----------------------------------------  --------------  --------------------  -----  ------------  ------  
ADC_DCLK                                  top             CLOCK LATENCY         0.000         0.000  1       
ADC_DCLK                                                  NET DELAY             0.000         0.000  1       
ADC_DCLK_pad.bb_inst/B->ADC_DCLK_pad.bb_inst/O
                                          PIO_44          IOPAD_TO_PADDI_DELAY  0.510         0.510  1197    
fft_memory/lscc_ram_dp_inst/NON_MIX.ADDR_ROUTE[0].DATA_ROUTE[0].no_init.u_mem0/ADC_DCLK_c
                                                          NET DELAY             5.510         6.020  1       



dac_memory/lscc_ram_dp_inst/NON_MIX.ADDR_ROUTE[0].DATA_ROUTE[0].no_init.u_mem0/ICE_MEM.u_mem0/RCLK->dac_memory/lscc_ram_dp_inst/NON_MIX.ADDR_ROUTE[0].DATA_ROUTE[0].no_init.u_mem0/ICE_MEM.u_mem0/RDATA4
                                          EBR_EBR_R7C18   RCLK_TO_RDATA_DELAY  1.179         7.199  1       
dac_memory/lscc_ram_dp_inst/NON_MIX.ADDR_ROUTE[0].DATA_ROUTE[0].no_init.u_mem0/ICE_MEM.rd_data_w[4]
                                                          NET DELAY            1.271         8.470  1       
dac_memory.lscc_ram_dp_inst.NON_MIX.ADDR_ROUTE[0].DATA_ROUTE[0].no_init.u_mem0.ICE_MEM.SLICE_2125/D0->dac_memory.lscc_ram_dp_inst.NON_MIX.ADDR_ROUTE[0].DATA_ROUTE[0].no_init.u_mem0.ICE_MEM.SLICE_2125/F0
                                          SLICE_R8C19A    D0_TO_F0_DELAY       0.450         8.920  1       
dac_memory.lscc_ram_dp_inst.NON_MIX.ADDR_ROUTE[0].DATA_ROUTE[0].no_init.u_mem0.ICE_MEM.rd_data_w[4].sig_991.FeedThruLUT ( DI0 )
                                                          NET DELAY            0.000         8.920  1       



                                                          CONSTRAINT            0.000         0.000  1       
ADC_DCLK                                  top             CLOCK LATENCY         0.000         0.000  1       
ADC_DCLK                                                  NET DELAY             0.000         0.000  1       
ADC_DCLK_pad.bb_inst/B->ADC_DCLK_pad.bb_inst/O
                                          PIO_44          IOPAD_TO_PADDI_DELAY  0.510         0.510  1197    
fft_memory/lscc_ram_dp_inst/NON_MIX.ADDR_ROUTE[0].DATA_ROUTE[0].no_init.u_mem0/ADC_DCLK_c ( CLK )
                                                          NET DELAY             5.510         6.020  1       
                                                          Uncertainty           0.000         6.020  
                                                          Hold time             0.000         6.020  
----------------------------------------  --------------  --------------------  -----  ------------  ------  
Required Time                                                                                -6.020  
Arrival Time                                                                                  8.920  
----------------------------------------  --------------  --------------------  -----  ------------  ------  
Path Slack  (Passed)                                                                          2.900  




++++ Path 18 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : dac_memory/lscc_ram_dp_inst/NON_MIX.ADDR_ROUTE[0].DATA_ROUTE[0].no_init.u_mem0/ICE_MEM.u_mem0/RDATA5  (EBR_EBR_R7C18)
Path End         : dac_memory/lscc_ram_dp_inst/NON_MIX.ADDR_ROUTE[0].DATA_ROUTE[0].no_init.u_mem0/ICE_MEM.genblk6.rd_buff_r_i5/D  (SLICE_R8C19A)
Source Clock     : adc_clk
Destination Clock: adc_clk
Logic Level      : 2
Delay Ratio      : 43.8% (route), 56.2% (logic)
Clock Skew       : 0.000 ns
Hold Constraint  : 0.000 ns 
Path Slack       : 2.900 ns  (Passed)

Name                                      Cell/Site Name  Delay Name            Delay  Arrival Time  Fanout  
----------------------------------------  --------------  --------------------  -----  ------------  ------  
ADC_DCLK                                  top             CLOCK LATENCY         0.000         0.000  1       
ADC_DCLK                                                  NET DELAY             0.000         0.000  1       
ADC_DCLK_pad.bb_inst/B->ADC_DCLK_pad.bb_inst/O
                                          PIO_44          IOPAD_TO_PADDI_DELAY  0.510         0.510  1197    
fft_memory/lscc_ram_dp_inst/NON_MIX.ADDR_ROUTE[0].DATA_ROUTE[0].no_init.u_mem0/ADC_DCLK_c
                                                          NET DELAY             5.510         6.020  1       



dac_memory/lscc_ram_dp_inst/NON_MIX.ADDR_ROUTE[0].DATA_ROUTE[0].no_init.u_mem0/ICE_MEM.u_mem0/RCLK->dac_memory/lscc_ram_dp_inst/NON_MIX.ADDR_ROUTE[0].DATA_ROUTE[0].no_init.u_mem0/ICE_MEM.u_mem0/RDATA5
                                          EBR_EBR_R7C18   RCLK_TO_RDATA_DELAY  1.179         7.199  1       
dac_memory/lscc_ram_dp_inst/NON_MIX.ADDR_ROUTE[0].DATA_ROUTE[0].no_init.u_mem0/ICE_MEM.rd_data_w[5]
                                                          NET DELAY            1.271         8.470  1       
dac_memory.lscc_ram_dp_inst.NON_MIX.ADDR_ROUTE[0].DATA_ROUTE[0].no_init.u_mem0.ICE_MEM.SLICE_2125/D1->dac_memory.lscc_ram_dp_inst.NON_MIX.ADDR_ROUTE[0].DATA_ROUTE[0].no_init.u_mem0.ICE_MEM.SLICE_2125/F1
                                          SLICE_R8C19A    D1_TO_F1_DELAY       0.450         8.920  1       
dac_memory.lscc_ram_dp_inst.NON_MIX.ADDR_ROUTE[0].DATA_ROUTE[0].no_init.u_mem0.ICE_MEM.rd_data_w[5].sig_992.FeedThruLUT ( DI1 )
                                                          NET DELAY            0.000         8.920  1       



                                                          CONSTRAINT            0.000         0.000  1       
ADC_DCLK                                  top             CLOCK LATENCY         0.000         0.000  1       
ADC_DCLK                                                  NET DELAY             0.000         0.000  1       
ADC_DCLK_pad.bb_inst/B->ADC_DCLK_pad.bb_inst/O
                                          PIO_44          IOPAD_TO_PADDI_DELAY  0.510         0.510  1197    
fft_memory/lscc_ram_dp_inst/NON_MIX.ADDR_ROUTE[0].DATA_ROUTE[0].no_init.u_mem0/ADC_DCLK_c ( CLK )
                                                          NET DELAY             5.510         6.020  1       
                                                          Uncertainty           0.000         6.020  
                                                          Hold time             0.000         6.020  
----------------------------------------  --------------  --------------------  -----  ------------  ------  
Required Time                                                                                -6.020  
Arrival Time                                                                                  8.920  
----------------------------------------  --------------  --------------------  -----  ------------  ------  
Path Slack  (Passed)                                                                          2.900  




++++ Path 19 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : signal_filter_int/dft_inst/core/fram/mem_re_mem_im_merged1/RDATA11  (EBR_EBR_R20C14)
Path End         : signal_filter_int/dft_inst/core/add/lscc_adder/U_PIPELINES_GT_0.B_Re_pipe[0]_i8/D  (SLICE_R21C14A)
Source Clock     : adc_clk
Destination Clock: adc_clk
Logic Level      : 2
Delay Ratio      : 43.8% (route), 56.2% (logic)
Clock Skew       : 0.000 ns
Hold Constraint  : 0.000 ns 
Path Slack       : 2.900 ns  (Passed)

Name                                      Cell/Site Name  Delay Name            Delay  Arrival Time  Fanout  
----------------------------------------  --------------  --------------------  -----  ------------  ------  
ADC_DCLK                                  top             CLOCK LATENCY         0.000         0.000  1       
ADC_DCLK                                                  NET DELAY             0.000         0.000  1       
ADC_DCLK_pad.bb_inst/B->ADC_DCLK_pad.bb_inst/O
                                          PIO_44          IOPAD_TO_PADDI_DELAY  0.510         0.510  1197    
fft_memory/lscc_ram_dp_inst/NON_MIX.ADDR_ROUTE[0].DATA_ROUTE[0].no_init.u_mem0/ADC_DCLK_c
                                                          NET DELAY             5.510         6.020  1       



signal_filter_int/dft_inst/core/fram/mem_re_mem_im_merged1/RCLK->signal_filter_int/dft_inst/core/fram/mem_re_mem_im_merged1/RDATA11
                                          EBR_EBR_R20C14  RCLK_TO_RDATA_DELAY  1.179         7.199  1       
signal_filter_int/dft_inst/core/fram/n5140
                                                          NET DELAY            1.271         8.470  1       
signal_filter_int/dft_inst/core/i1_2_lut_3_lut_adj_38195/C->signal_filter_int/dft_inst/core/i1_2_lut_3_lut_adj_38195/Z
                                          SLICE_R21C14A   D1_TO_F1_DELAY       0.450         8.920  1       
signal_filter_int/dft_inst/core/add/lscc_adder/add_data_b[13] ( DI1 )
                                                          NET DELAY            0.000         8.920  1       



                                                          CONSTRAINT            0.000         0.000  1       
ADC_DCLK                                  top             CLOCK LATENCY         0.000         0.000  1       
ADC_DCLK                                                  NET DELAY             0.000         0.000  1       
ADC_DCLK_pad.bb_inst/B->ADC_DCLK_pad.bb_inst/O
                                          PIO_44          IOPAD_TO_PADDI_DELAY  0.510         0.510  1197    
fft_memory/lscc_ram_dp_inst/NON_MIX.ADDR_ROUTE[0].DATA_ROUTE[0].no_init.u_mem0/ADC_DCLK_c ( CLK )
                                                          NET DELAY             5.510         6.020  1       
                                                          Uncertainty           0.000         6.020  
                                                          Hold time             0.000         6.020  
----------------------------------------  --------------  --------------------  -----  ------------  ------  
Required Time                                                                                -6.020  
Arrival Time                                                                                  8.920  
----------------------------------------  --------------  --------------------  -----  ------------  ------  
Path Slack  (Passed)                                                                          2.900  




++++ Path 20 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : signal_filter_int/dft_inst/core/fram/mem_re_mem_im_merged0/RDATA1  (EBR_EBR_R20C12)
Path End         : signal_filter_int/dft_inst/core/add/lscc_adder/U_PIPELINES_GT_0.ApB_Re_pipe[0]_i1/D  (SLICE_R21C14D)
Source Clock     : adc_clk
Destination Clock: adc_clk
Logic Level      : 2
Delay Ratio      : 43.8% (route), 56.2% (logic)
Clock Skew       : 0.000 ns
Hold Constraint  : 0.000 ns 
Path Slack       : 2.900 ns  (Passed)

Name                                      Cell/Site Name  Delay Name            Delay  Arrival Time  Fanout  
----------------------------------------  --------------  --------------------  -----  ------------  ------  
ADC_DCLK                                  top             CLOCK LATENCY         0.000         0.000  1       
ADC_DCLK                                                  NET DELAY             0.000         0.000  1       
ADC_DCLK_pad.bb_inst/B->ADC_DCLK_pad.bb_inst/O
                                          PIO_44          IOPAD_TO_PADDI_DELAY  0.510         0.510  1197    
fft_memory/lscc_ram_dp_inst/NON_MIX.ADDR_ROUTE[0].DATA_ROUTE[0].no_init.u_mem0/ADC_DCLK_c
                                                          NET DELAY             5.510         6.020  1       



signal_filter_int/dft_inst/core/fram/mem_re_mem_im_merged0/RCLK->signal_filter_int/dft_inst/core/fram/mem_re_mem_im_merged0/RDATA1
                                          EBR_EBR_R20C12  RCLK_TO_RDATA_DELAY  1.179         7.199  2       
signal_filter_int/dft_inst/core/fram/n5192
                                                          NET DELAY            1.271         8.470  1       
signal_filter_int/dft_inst/core/i26432_2_lut_3_lut_4_lut/D->signal_filter_int/dft_inst/core/i26432_2_lut_3_lut_4_lut/Z
                                          SLICE_R21C14D   D0_TO_F0_DELAY       0.450         8.920  1       
signal_filter_int/dft_inst/core/add/lscc_adder/U_PIPELINES_GT_0.ApB_Re_pipe_1__15__N_2947[0] ( DI0 )
                                                          NET DELAY            0.000         8.920  1       



                                                          CONSTRAINT            0.000         0.000  1       
ADC_DCLK                                  top             CLOCK LATENCY         0.000         0.000  1       
ADC_DCLK                                                  NET DELAY             0.000         0.000  1       
ADC_DCLK_pad.bb_inst/B->ADC_DCLK_pad.bb_inst/O
                                          PIO_44          IOPAD_TO_PADDI_DELAY  0.510         0.510  1197    
fft_memory/lscc_ram_dp_inst/NON_MIX.ADDR_ROUTE[0].DATA_ROUTE[0].no_init.u_mem0/ADC_DCLK_c ( CLK )
                                                          NET DELAY             5.510         6.020  1       
                                                          Uncertainty           0.000         6.020  
                                                          Hold time             0.000         6.020  
----------------------------------------  --------------  --------------------  -----  ------------  ------  
Required Time                                                                                -6.020  
Arrival Time                                                                                  8.920  
----------------------------------------  --------------  --------------------  -----  ------------  ------  
Path Slack  (Passed)                                                                          2.900  




++++ Path 21 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : signal_filter_int/dft_inst/postproc/abs/fifo/lscc_fifo_ip/mem_EBR.mem1/RDATA2  (EBR_EBR_R20C24)
Path End         : signal_filter_int/dft_inst/postproc/abs/sqrt/radicand_504_i18/D  (SLICE_R21C25A)
Source Clock     : adc_clk
Destination Clock: adc_clk
Logic Level      : 2
Delay Ratio      : 43.8% (route), 56.2% (logic)
Clock Skew       : 0.000 ns
Hold Constraint  : 0.000 ns 
Path Slack       : 2.900 ns  (Passed)

Name                                      Cell/Site Name  Delay Name            Delay  Arrival Time  Fanout  
----------------------------------------  --------------  --------------------  -----  ------------  ------  
ADC_DCLK                                  top             CLOCK LATENCY         0.000         0.000  1       
ADC_DCLK                                                  NET DELAY             0.000         0.000  1       
ADC_DCLK_pad.bb_inst/B->ADC_DCLK_pad.bb_inst/O
                                          PIO_44          IOPAD_TO_PADDI_DELAY  0.510         0.510  1197    
fft_memory/lscc_ram_dp_inst/NON_MIX.ADDR_ROUTE[0].DATA_ROUTE[0].no_init.u_mem0/ADC_DCLK_c
                                                          NET DELAY             5.510         6.020  1       



signal_filter_int/dft_inst/postproc/abs/fifo/lscc_fifo_ip/mem_EBR.mem1/RCLK->signal_filter_int/dft_inst/postproc/abs/fifo/lscc_fifo_ip/mem_EBR.mem1/RDATA2
                                          EBR_EBR_R20C24  RCLK_TO_RDATA_DELAY  1.179         7.199  1       
signal_filter_int/dft_inst/postproc/abs/fifo/lscc_fifo_ip/sqrt_data[18]
                                                          NET DELAY            1.271         8.470  1       
signal_filter_int/dft_inst/postproc/abs/sqrt/radicand_31__I_0_i19_3_lut_4_lut/D->signal_filter_int/dft_inst/postproc/abs/sqrt/radicand_31__I_0_i19_3_lut_4_lut/Z
                                          SLICE_R21C25A   D1_TO_F1_DELAY       0.450         8.920  1       
signal_filter_int/dft_inst/postproc/abs/sqrt/radicand_31__N_4510[18] ( DI1 )
                                                          NET DELAY            0.000         8.920  1       



                                                          CONSTRAINT            0.000         0.000  1       
ADC_DCLK                                  top             CLOCK LATENCY         0.000         0.000  1       
ADC_DCLK                                                  NET DELAY             0.000         0.000  1       
ADC_DCLK_pad.bb_inst/B->ADC_DCLK_pad.bb_inst/O
                                          PIO_44          IOPAD_TO_PADDI_DELAY  0.510         0.510  1197    
fft_memory/lscc_ram_dp_inst/NON_MIX.ADDR_ROUTE[0].DATA_ROUTE[0].no_init.u_mem0/ADC_DCLK_c ( CLK )
                                                          NET DELAY             5.510         6.020  1       
                                                          Uncertainty           0.000         6.020  
                                                          Hold time             0.000         6.020  
----------------------------------------  --------------  --------------------  -----  ------------  ------  
Required Time                                                                                -6.020  
Arrival Time                                                                                  8.920  
----------------------------------------  --------------  --------------------  -----  ------------  ------  
Path Slack  (Passed)                                                                          2.900  




++++ Path 22 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : signal_filter_int/dft_inst/core/add/lscc_adder/result_re_o_i4/Q  (SLICE_R25C11D)
Path End         : signal_filter_int/dft_inst/core/cmul/mul_re0/lscc_multiplier/genblk1.u_lscc_multiplier_dsp/result_o_res5/A4  (DSP_DSP_R26C6)
Source Clock     : adc_clk
Destination Clock: adc_clk
Logic Level      : 1
Delay Ratio      : 60.8% (route), 39.2% (logic)
Clock Skew       : 0.000 ns
Hold Constraint  : 0.000 ns 
Path Slack       : 3.059 ns  (Passed)

Name                                      Cell/Site Name  Delay Name            Delay  Arrival Time  Fanout  
----------------------------------------  --------------  --------------------  -----  ------------  ------  
ADC_DCLK                                  top             CLOCK LATENCY         0.000         0.000  1       
ADC_DCLK                                                  NET DELAY             0.000         0.000  1       
ADC_DCLK_pad.bb_inst/B->ADC_DCLK_pad.bb_inst/O
                                          PIO_44          IOPAD_TO_PADDI_DELAY  0.510         0.510  1197    
fft_memory/lscc_ram_dp_inst/NON_MIX.ADDR_ROUTE[0].DATA_ROUTE[0].no_init.u_mem0/ADC_DCLK_c
                                                          NET DELAY             5.510         6.020  1       



signal_filter_int/dft_inst/core/add/lscc_adder/result_re_o_i4/CK->signal_filter_int/dft_inst/core/add/lscc_adder/result_re_o_i4/Q
                                          SLICE_R25C11D   CLK_TO_Q0_DELAY  1.391         7.411  2       
signal_filter_int/dft_inst/core/add/lscc_adder/cmul_data_re[4] ( A4 )
                                                          NET DELAY        2.159         9.570  1       



                                                          CONSTRAINT            0.000         0.000  1       
ADC_DCLK                                  top             CLOCK LATENCY         0.000         0.000  1       
ADC_DCLK                                                  NET DELAY             0.000         0.000  1       
ADC_DCLK_pad.bb_inst/B->ADC_DCLK_pad.bb_inst/O
                                          PIO_44          IOPAD_TO_PADDI_DELAY  0.510         0.510  1197    
fft_memory/lscc_ram_dp_inst/NON_MIX.ADDR_ROUTE[0].DATA_ROUTE[0].no_init.u_mem0/ADC_DCLK_c ( CLK )
                                                          NET DELAY             5.510         6.020  1       
                                                          Uncertainty           0.000         6.020  
                                                          Hold time             0.491         6.511  
----------------------------------------  --------------  --------------------  -----  ------------  ------  
Required Time                                                                                -6.511  
Arrival Time                                                                                  9.570  
----------------------------------------  --------------  --------------------  -----  ------------  ------  
Path Slack  (Passed)                                                                          3.059  




++++ Path 23 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : signal_filter_int/dft_inst/postproc/add/lscc_adder/A_Re_i17/Q  (SLICE_R16C18D)
Path End         : signal_filter_int/dft_inst/postproc/add/lscc_adder/U_PIPELINES_GT_0.A_Re_pipe[0]_i12/D  (SLICE_R16C18B)
Source Clock     : adc_clk
Destination Clock: adc_clk
Logic Level      : 2
Delay Ratio      : 40.8% (route), 59.2% (logic)
Clock Skew       : 0.000 ns
Hold Constraint  : 0.000 ns 
Path Slack       : 3.112 ns  (Passed)

Name                                      Cell/Site Name  Delay Name            Delay  Arrival Time  Fanout  
----------------------------------------  --------------  --------------------  -----  ------------  ------  
ADC_DCLK                                  top             CLOCK LATENCY         0.000         0.000  1       
ADC_DCLK                                                  NET DELAY             0.000         0.000  1       
ADC_DCLK_pad.bb_inst/B->ADC_DCLK_pad.bb_inst/O
                                          PIO_44          IOPAD_TO_PADDI_DELAY  0.510         0.510  1197    
fft_memory/lscc_ram_dp_inst/NON_MIX.ADDR_ROUTE[0].DATA_ROUTE[0].no_init.u_mem0/ADC_DCLK_c
                                                          NET DELAY             5.510         6.020  1       



signal_filter_int/dft_inst/postproc/add/lscc_adder/A_Re_i17/CK->signal_filter_int/dft_inst/postproc/add/lscc_adder/A_Re_i17/Q
                                          SLICE_R16C18D   CLK_TO_Q1_DELAY  1.391         7.411  1       
signal_filter_int/dft_inst/postproc/add/lscc_adder/A_Re[17]
                                                          NET DELAY        1.271         8.682  1       
signal_filter_int.dft_inst.postproc.add.lscc_adder.SLICE_518/D1->signal_filter_int.dft_inst.postproc.add.lscc_adder.SLICE_518/F1
                                          SLICE_R16C18B   D1_TO_F1_DELAY   0.450         9.132  1       
signal_filter_int.dft_inst.postproc.add.lscc_adder.A_Re[17].sig_174.FeedThruLUT ( DI1 )
                                                          NET DELAY        0.000         9.132  1       



                                                          CONSTRAINT            0.000         0.000  1       
ADC_DCLK                                  top             CLOCK LATENCY         0.000         0.000  1       
ADC_DCLK                                                  NET DELAY             0.000         0.000  1       
ADC_DCLK_pad.bb_inst/B->ADC_DCLK_pad.bb_inst/O
                                          PIO_44          IOPAD_TO_PADDI_DELAY  0.510         0.510  1197    
fft_memory/lscc_ram_dp_inst/NON_MIX.ADDR_ROUTE[0].DATA_ROUTE[0].no_init.u_mem0/ADC_DCLK_c ( CLK )
                                                          NET DELAY             5.510         6.020  1       
                                                          Uncertainty           0.000         6.020  
                                                          Hold time             0.000         6.020  
----------------------------------------  --------------  --------------------  -----  ------------  ------  
Required Time                                                                                -6.020  
Arrival Time                                                                                  9.132  
----------------------------------------  --------------  --------------------  -----  ------------  ------  
Path Slack  (Passed)                                                                          3.112  




++++ Path 24 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : signal_filter_int/dft_inst/postproc/add/lscc_adder/A_Re_i13/Q  (SLICE_R22C22B)
Path End         : signal_filter_int/dft_inst/postproc/add/lscc_adder/U_PIPELINES_GT_0.A_Re_pipe[0]_i8/D  (SLICE_R22C22C)
Source Clock     : adc_clk
Destination Clock: adc_clk
Logic Level      : 2
Delay Ratio      : 40.8% (route), 59.2% (logic)
Clock Skew       : 0.000 ns
Hold Constraint  : 0.000 ns 
Path Slack       : 3.112 ns  (Passed)

Name                                      Cell/Site Name  Delay Name            Delay  Arrival Time  Fanout  
----------------------------------------  --------------  --------------------  -----  ------------  ------  
ADC_DCLK                                  top             CLOCK LATENCY         0.000         0.000  1       
ADC_DCLK                                                  NET DELAY             0.000         0.000  1       
ADC_DCLK_pad.bb_inst/B->ADC_DCLK_pad.bb_inst/O
                                          PIO_44          IOPAD_TO_PADDI_DELAY  0.510         0.510  1197    
fft_memory/lscc_ram_dp_inst/NON_MIX.ADDR_ROUTE[0].DATA_ROUTE[0].no_init.u_mem0/ADC_DCLK_c
                                                          NET DELAY             5.510         6.020  1       



signal_filter_int/dft_inst/postproc/add/lscc_adder/A_Re_i13/CK->signal_filter_int/dft_inst/postproc/add/lscc_adder/A_Re_i13/Q
                                          SLICE_R22C22B   CLK_TO_Q1_DELAY  1.391         7.411  1       
signal_filter_int/dft_inst/postproc/add/lscc_adder/A_Re[13]
                                                          NET DELAY        1.271         8.682  1       
signal_filter_int.dft_inst.postproc.add.lscc_adder.SLICE_514/D1->signal_filter_int.dft_inst.postproc.add.lscc_adder.SLICE_514/F1
                                          SLICE_R22C22C   D1_TO_F1_DELAY   0.450         9.132  1       
signal_filter_int.dft_inst.postproc.add.lscc_adder.A_Re[13].sig_170.FeedThruLUT ( DI1 )
                                                          NET DELAY        0.000         9.132  1       



                                                          CONSTRAINT            0.000         0.000  1       
ADC_DCLK                                  top             CLOCK LATENCY         0.000         0.000  1       
ADC_DCLK                                                  NET DELAY             0.000         0.000  1       
ADC_DCLK_pad.bb_inst/B->ADC_DCLK_pad.bb_inst/O
                                          PIO_44          IOPAD_TO_PADDI_DELAY  0.510         0.510  1197    
fft_memory/lscc_ram_dp_inst/NON_MIX.ADDR_ROUTE[0].DATA_ROUTE[0].no_init.u_mem0/ADC_DCLK_c ( CLK )
                                                          NET DELAY             5.510         6.020  1       
                                                          Uncertainty           0.000         6.020  
                                                          Hold time             0.000         6.020  
----------------------------------------  --------------  --------------------  -----  ------------  ------  
Required Time                                                                                -6.020  
Arrival Time                                                                                  9.132  
----------------------------------------  --------------  --------------------  -----  ------------  ------  
Path Slack  (Passed)                                                                          3.112  




++++ Path 25 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : signal_filter_int/dft_inst/postproc/add/lscc_adder/A_Re_i10/Q  (SLICE_R19C15D)
Path End         : signal_filter_int/dft_inst/postproc/add/lscc_adder/U_PIPELINES_GT_0.A_Re_pipe[0]_i5/D  (SLICE_R19C15B)
Source Clock     : adc_clk
Destination Clock: adc_clk
Logic Level      : 2
Delay Ratio      : 40.8% (route), 59.2% (logic)
Clock Skew       : 0.000 ns
Hold Constraint  : 0.000 ns 
Path Slack       : 3.112 ns  (Passed)

Name                                      Cell/Site Name  Delay Name            Delay  Arrival Time  Fanout  
----------------------------------------  --------------  --------------------  -----  ------------  ------  
ADC_DCLK                                  top             CLOCK LATENCY         0.000         0.000  1       
ADC_DCLK                                                  NET DELAY             0.000         0.000  1       
ADC_DCLK_pad.bb_inst/B->ADC_DCLK_pad.bb_inst/O
                                          PIO_44          IOPAD_TO_PADDI_DELAY  0.510         0.510  1197    
fft_memory/lscc_ram_dp_inst/NON_MIX.ADDR_ROUTE[0].DATA_ROUTE[0].no_init.u_mem0/ADC_DCLK_c
                                                          NET DELAY             5.510         6.020  1       



signal_filter_int/dft_inst/postproc/add/lscc_adder/A_Re_i10/CK->signal_filter_int/dft_inst/postproc/add/lscc_adder/A_Re_i10/Q
                                          SLICE_R19C15D   CLK_TO_Q0_DELAY  1.391         7.411  1       
signal_filter_int/dft_inst/postproc/add/lscc_adder/A_Re[10]
                                                          NET DELAY        1.271         8.682  1       
signal_filter_int.dft_inst.postproc.add.lscc_adder.SLICE_512/D0->signal_filter_int.dft_inst.postproc.add.lscc_adder.SLICE_512/F0
                                          SLICE_R19C15B   D0_TO_F0_DELAY   0.450         9.132  1       
signal_filter_int.dft_inst.postproc.add.lscc_adder.A_Re[10].sig_167.FeedThruLUT ( DI0 )
                                                          NET DELAY        0.000         9.132  1       



                                                          CONSTRAINT            0.000         0.000  1       
ADC_DCLK                                  top             CLOCK LATENCY         0.000         0.000  1       
ADC_DCLK                                                  NET DELAY             0.000         0.000  1       
ADC_DCLK_pad.bb_inst/B->ADC_DCLK_pad.bb_inst/O
                                          PIO_44          IOPAD_TO_PADDI_DELAY  0.510         0.510  1197    
fft_memory/lscc_ram_dp_inst/NON_MIX.ADDR_ROUTE[0].DATA_ROUTE[0].no_init.u_mem0/ADC_DCLK_c ( CLK )
                                                          NET DELAY             5.510         6.020  1       
                                                          Uncertainty           0.000         6.020  
                                                          Hold time             0.000         6.020  
----------------------------------------  --------------  --------------------  -----  ------------  ------  
Required Time                                                                                -6.020  
Arrival Time                                                                                  9.132  
----------------------------------------  --------------  --------------------  -----  ------------  ------  
Path Slack  (Passed)                                                                          3.112  




++++ Path 26 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : signal_filter_int/dft_inst/postproc/add/lscc_adder/A_Re_i11/Q  (SLICE_R19C15D)
Path End         : signal_filter_int/dft_inst/postproc/add/lscc_adder/U_PIPELINES_GT_0.A_Re_pipe[0]_i6/D  (SLICE_R19C15B)
Source Clock     : adc_clk
Destination Clock: adc_clk
Logic Level      : 2
Delay Ratio      : 40.8% (route), 59.2% (logic)
Clock Skew       : 0.000 ns
Hold Constraint  : 0.000 ns 
Path Slack       : 3.112 ns  (Passed)

Name                                      Cell/Site Name  Delay Name            Delay  Arrival Time  Fanout  
----------------------------------------  --------------  --------------------  -----  ------------  ------  
ADC_DCLK                                  top             CLOCK LATENCY         0.000         0.000  1       
ADC_DCLK                                                  NET DELAY             0.000         0.000  1       
ADC_DCLK_pad.bb_inst/B->ADC_DCLK_pad.bb_inst/O
                                          PIO_44          IOPAD_TO_PADDI_DELAY  0.510         0.510  1197    
fft_memory/lscc_ram_dp_inst/NON_MIX.ADDR_ROUTE[0].DATA_ROUTE[0].no_init.u_mem0/ADC_DCLK_c
                                                          NET DELAY             5.510         6.020  1       



signal_filter_int/dft_inst/postproc/add/lscc_adder/A_Re_i11/CK->signal_filter_int/dft_inst/postproc/add/lscc_adder/A_Re_i11/Q
                                          SLICE_R19C15D   CLK_TO_Q1_DELAY  1.391         7.411  1       
signal_filter_int/dft_inst/postproc/add/lscc_adder/A_Re[11]
                                                          NET DELAY        1.271         8.682  1       
signal_filter_int.dft_inst.postproc.add.lscc_adder.SLICE_512/D1->signal_filter_int.dft_inst.postproc.add.lscc_adder.SLICE_512/F1
                                          SLICE_R19C15B   D1_TO_F1_DELAY   0.450         9.132  1       
signal_filter_int.dft_inst.postproc.add.lscc_adder.A_Re[11].sig_168.FeedThruLUT ( DI1 )
                                                          NET DELAY        0.000         9.132  1       



                                                          CONSTRAINT            0.000         0.000  1       
ADC_DCLK                                  top             CLOCK LATENCY         0.000         0.000  1       
ADC_DCLK                                                  NET DELAY             0.000         0.000  1       
ADC_DCLK_pad.bb_inst/B->ADC_DCLK_pad.bb_inst/O
                                          PIO_44          IOPAD_TO_PADDI_DELAY  0.510         0.510  1197    
fft_memory/lscc_ram_dp_inst/NON_MIX.ADDR_ROUTE[0].DATA_ROUTE[0].no_init.u_mem0/ADC_DCLK_c ( CLK )
                                                          NET DELAY             5.510         6.020  1       
                                                          Uncertainty           0.000         6.020  
                                                          Hold time             0.000         6.020  
----------------------------------------  --------------  --------------------  -----  ------------  ------  
Required Time                                                                                -6.020  
Arrival Time                                                                                  9.132  
----------------------------------------  --------------  --------------------  -----  ------------  ------  
Path Slack  (Passed)                                                                          3.112  




++++ Path 27 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : signal_filter_int/dft_inst/postproc/abs/sqrt/solution_i13/Q  (SLICE_R25C26A)
Path End         : signal_filter_int/dft_inst/postproc/add/lscc_adder/B_Re_i13/D  (SLICE_R24C26B)
Source Clock     : adc_clk
Destination Clock: adc_clk
Logic Level      : 2
Delay Ratio      : 40.8% (route), 59.2% (logic)
Clock Skew       : 0.000 ns
Hold Constraint  : 0.000 ns 
Path Slack       : 3.112 ns  (Passed)

Name                                      Cell/Site Name  Delay Name            Delay  Arrival Time  Fanout  
----------------------------------------  --------------  --------------------  -----  ------------  ------  
ADC_DCLK                                  top             CLOCK LATENCY         0.000         0.000  1       
ADC_DCLK                                                  NET DELAY             0.000         0.000  1       
ADC_DCLK_pad.bb_inst/B->ADC_DCLK_pad.bb_inst/O
                                          PIO_44          IOPAD_TO_PADDI_DELAY  0.510         0.510  1197    
fft_memory/lscc_ram_dp_inst/NON_MIX.ADDR_ROUTE[0].DATA_ROUTE[0].no_init.u_mem0/ADC_DCLK_c
                                                          NET DELAY             5.510         6.020  1       



signal_filter_int/dft_inst/postproc/abs/sqrt/solution_i13/CK->signal_filter_int/dft_inst/postproc/abs/sqrt/solution_i13/Q
                                          SLICE_R25C26A   CLK_TO_Q1_DELAY  1.391         7.411  2       
signal_filter_int/dft_inst/postproc/abs/sqrt/add_data_b[12]
                                                          NET DELAY        1.271         8.682  1       
signal_filter_int.dft_inst.postproc.SLICE_505/D0->signal_filter_int.dft_inst.postproc.SLICE_505/F0
                                          SLICE_R24C26B   D0_TO_F0_DELAY   0.450         9.132  1       
signal_filter_int.dft_inst.postproc.add_data_b[12].sig_160.FeedThruLUT ( DI0 )
                                                          NET DELAY        0.000         9.132  1       



                                                          CONSTRAINT            0.000         0.000  1       
ADC_DCLK                                  top             CLOCK LATENCY         0.000         0.000  1       
ADC_DCLK                                                  NET DELAY             0.000         0.000  1       
ADC_DCLK_pad.bb_inst/B->ADC_DCLK_pad.bb_inst/O
                                          PIO_44          IOPAD_TO_PADDI_DELAY  0.510         0.510  1197    
fft_memory/lscc_ram_dp_inst/NON_MIX.ADDR_ROUTE[0].DATA_ROUTE[0].no_init.u_mem0/ADC_DCLK_c ( CLK )
                                                          NET DELAY             5.510         6.020  1       
                                                          Uncertainty           0.000         6.020  
                                                          Hold time             0.000         6.020  
----------------------------------------  --------------  --------------------  -----  ------------  ------  
Required Time                                                                                -6.020  
Arrival Time                                                                                  9.132  
----------------------------------------  --------------  --------------------  -----  ------------  ------  
Path Slack  (Passed)                                                                          3.112  




++++ Path 28 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : signal_filter_int/dft_inst/postproc/add/lscc_adder/A_Re_i0/Q  (SLICE_R21C8A)
Path End         : signal_filter_int/dft_inst/postproc/add/lscc_adder/U_PIPELINES_GT_0.ApB_Re_pipe[0]_i1/D  (SLICE_R21C8C)
Source Clock     : adc_clk
Destination Clock: adc_clk
Logic Level      : 2
Delay Ratio      : 40.8% (route), 59.2% (logic)
Clock Skew       : 0.000 ns
Hold Constraint  : 0.000 ns 
Path Slack       : 3.112 ns  (Passed)

Name                                      Cell/Site Name  Delay Name            Delay  Arrival Time  Fanout  
----------------------------------------  --------------  --------------------  -----  ------------  ------  
ADC_DCLK                                  top             CLOCK LATENCY         0.000         0.000  1       
ADC_DCLK                                                  NET DELAY             0.000         0.000  1       
ADC_DCLK_pad.bb_inst/B->ADC_DCLK_pad.bb_inst/O
                                          PIO_44          IOPAD_TO_PADDI_DELAY  0.510         0.510  1197    
fft_memory/lscc_ram_dp_inst/NON_MIX.ADDR_ROUTE[0].DATA_ROUTE[0].no_init.u_mem0/ADC_DCLK_c
                                                          NET DELAY             5.510         6.020  1       



signal_filter_int/dft_inst/postproc/add/lscc_adder/A_Re_i0/CK->signal_filter_int/dft_inst/postproc/add/lscc_adder/A_Re_i0/Q
                                          SLICE_R21C8A    CLK_TO_Q0_DELAY  1.391         7.411  3       
signal_filter_int/dft_inst/postproc/add/lscc_adder/A_Re[0]
                                                          NET DELAY        1.271         8.682  1       
signal_filter_int/dft_inst/postproc/add/lscc_adder/i2_3_lut_4_lut_adj_38272/A->signal_filter_int/dft_inst/postproc/add/lscc_adder/i2_3_lut_4_lut_adj_38272/Z
                                          SLICE_R21C8C    D1_TO_F1_DELAY   0.450         9.132  1       
signal_filter_int/dft_inst/postproc/add/lscc_adder/U_PIPELINES_GT_0.ApB_Re_pipe_1__17__N_4926[1] ( DI1 )
                                                          NET DELAY        0.000         9.132  1       



                                                          CONSTRAINT            0.000         0.000  1       
ADC_DCLK                                  top             CLOCK LATENCY         0.000         0.000  1       
ADC_DCLK                                                  NET DELAY             0.000         0.000  1       
ADC_DCLK_pad.bb_inst/B->ADC_DCLK_pad.bb_inst/O
                                          PIO_44          IOPAD_TO_PADDI_DELAY  0.510         0.510  1197    
fft_memory/lscc_ram_dp_inst/NON_MIX.ADDR_ROUTE[0].DATA_ROUTE[0].no_init.u_mem0/ADC_DCLK_c ( CLK )
                                                          NET DELAY             5.510         6.020  1       
                                                          Uncertainty           0.000         6.020  
                                                          Hold time             0.000         6.020  
----------------------------------------  --------------  --------------------  -----  ------------  ------  
Required Time                                                                                -6.020  
Arrival Time                                                                                  9.132  
----------------------------------------  --------------  --------------------  -----  ------------  ------  
Path Slack  (Passed)                                                                          3.112  




++++ Path 29 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : signal_filter_int/dft_inst/preproc/avg_i4/Q  (SLICE_R22C10A)
Path End         : signal_filter_int/dft_inst/preproc/avg_i4/D  (SLICE_R22C10A)
Source Clock     : adc_clk
Destination Clock: adc_clk
Logic Level      : 2
Delay Ratio      : 40.8% (route), 59.2% (logic)
Clock Skew       : 0.000 ns
Hold Constraint  : 0.000 ns 
Path Slack       : 3.112 ns  (Passed)

Name                                      Cell/Site Name  Delay Name            Delay  Arrival Time  Fanout  
----------------------------------------  --------------  --------------------  -----  ------------  ------  
ADC_DCLK                                  top             CLOCK LATENCY         0.000         0.000  1       
ADC_DCLK                                                  NET DELAY             0.000         0.000  1       
ADC_DCLK_pad.bb_inst/B->ADC_DCLK_pad.bb_inst/O
                                          PIO_44          IOPAD_TO_PADDI_DELAY  0.510         0.510  1197    
fft_memory/lscc_ram_dp_inst/NON_MIX.ADDR_ROUTE[0].DATA_ROUTE[0].no_init.u_mem0/ADC_DCLK_c
                                                          NET DELAY             5.510         6.020  1       



signal_filter_int/dft_inst/preproc/avg_i4/CK->signal_filter_int/dft_inst/preproc/avg_i4/Q
                                          SLICE_R22C10A   CLK_TO_Q0_DELAY  1.391         7.411  3       
signal_filter_int/dft_inst/fifo/lscc_fifo_ip/preproc_data_out[2]
                                                          NET DELAY        1.271         8.682  1       
signal_filter_int/dft_inst/preproc/i1_4_lut_adj_38278/A->signal_filter_int/dft_inst/preproc/i1_4_lut_adj_38278/Z
                                          SLICE_R22C10A   D0_TO_F0_DELAY   0.450         9.132  1       
signal_filter_int/dft_inst/preproc/n40982 ( DI0 )
                                                          NET DELAY        0.000         9.132  1       



                                                          CONSTRAINT            0.000         0.000  1       
ADC_DCLK                                  top             CLOCK LATENCY         0.000         0.000  1       
ADC_DCLK                                                  NET DELAY             0.000         0.000  1       
ADC_DCLK_pad.bb_inst/B->ADC_DCLK_pad.bb_inst/O
                                          PIO_44          IOPAD_TO_PADDI_DELAY  0.510         0.510  1197    
fft_memory/lscc_ram_dp_inst/NON_MIX.ADDR_ROUTE[0].DATA_ROUTE[0].no_init.u_mem0/ADC_DCLK_c
                                                          NET DELAY             5.510         6.020  1       
                                                          Uncertainty           0.000         6.020  
                                                          Hold time             0.000         6.020  
----------------------------------------  --------------  --------------------  -----  ------------  ------  
Required Time                                                                                -6.020  
Arrival Time                                                                                  9.132  
----------------------------------------  --------------  --------------------  -----  ------------  ------  
Path Slack  (Passed)                                                                          3.112  




++++ Path 30 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : signal_filter_int/dft_inst/preproc/avg_i5/Q  (SLICE_R22C10A)
Path End         : signal_filter_int/dft_inst/preproc/avg_i5/D  (SLICE_R22C10A)
Source Clock     : adc_clk
Destination Clock: adc_clk
Logic Level      : 2
Delay Ratio      : 40.8% (route), 59.2% (logic)
Clock Skew       : 0.000 ns
Hold Constraint  : 0.000 ns 
Path Slack       : 3.112 ns  (Passed)

Name                                      Cell/Site Name  Delay Name            Delay  Arrival Time  Fanout  
----------------------------------------  --------------  --------------------  -----  ------------  ------  
ADC_DCLK                                  top             CLOCK LATENCY         0.000         0.000  1       
ADC_DCLK                                                  NET DELAY             0.000         0.000  1       
ADC_DCLK_pad.bb_inst/B->ADC_DCLK_pad.bb_inst/O
                                          PIO_44          IOPAD_TO_PADDI_DELAY  0.510         0.510  1197    
fft_memory/lscc_ram_dp_inst/NON_MIX.ADDR_ROUTE[0].DATA_ROUTE[0].no_init.u_mem0/ADC_DCLK_c
                                                          NET DELAY             5.510         6.020  1       



signal_filter_int/dft_inst/preproc/avg_i5/CK->signal_filter_int/dft_inst/preproc/avg_i5/Q
                                          SLICE_R22C10A   CLK_TO_Q1_DELAY  1.391         7.411  3       
signal_filter_int/dft_inst/fifo/lscc_fifo_ip/preproc_data_out[3]
                                                          NET DELAY        1.271         8.682  1       
signal_filter_int/dft_inst/preproc/i1_4_lut_adj_38280/A->signal_filter_int/dft_inst/preproc/i1_4_lut_adj_38280/Z
                                          SLICE_R22C10A   D1_TO_F1_DELAY   0.450         9.132  1       
signal_filter_int/dft_inst/preproc/n40721 ( DI1 )
                                                          NET DELAY        0.000         9.132  1       



                                                          CONSTRAINT            0.000         0.000  1       
ADC_DCLK                                  top             CLOCK LATENCY         0.000         0.000  1       
ADC_DCLK                                                  NET DELAY             0.000         0.000  1       
ADC_DCLK_pad.bb_inst/B->ADC_DCLK_pad.bb_inst/O
                                          PIO_44          IOPAD_TO_PADDI_DELAY  0.510         0.510  1197    
fft_memory/lscc_ram_dp_inst/NON_MIX.ADDR_ROUTE[0].DATA_ROUTE[0].no_init.u_mem0/ADC_DCLK_c
                                                          NET DELAY             5.510         6.020  1       
                                                          Uncertainty           0.000         6.020  
                                                          Hold time             0.000         6.020  
----------------------------------------  --------------  --------------------  -----  ------------  ------  
Required Time                                                                                -6.020  
Arrival Time                                                                                  9.132  
----------------------------------------  --------------  --------------------  -----  ------------  ------  
Path Slack  (Passed)                                                                          3.112  




++++ Path 31 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : signal_filter_int/sc_fifo_inst/lscc_fifo_inst/rd_addr_r_i7/Q  (SLICE_R19C23B)
Path End         : signal_filter_int/sc_fifo_inst/lscc_fifo_inst/rd_cmpaddr_r_i7/D  (SLICE_R19C23C)
Source Clock     : adc_clk
Destination Clock: adc_clk
Logic Level      : 2
Delay Ratio      : 40.8% (route), 59.2% (logic)
Clock Skew       : 0.000 ns
Hold Constraint  : 0.000 ns 
Path Slack       : 3.112 ns  (Passed)

Name                                      Cell/Site Name  Delay Name            Delay  Arrival Time  Fanout  
----------------------------------------  --------------  --------------------  -----  ------------  ------  
ADC_DCLK                                  top             CLOCK LATENCY         0.000         0.000  1       
ADC_DCLK                                                  NET DELAY             0.000         0.000  1       
ADC_DCLK_pad.bb_inst/B->ADC_DCLK_pad.bb_inst/O
                                          PIO_44          IOPAD_TO_PADDI_DELAY  0.510         0.510  1197    
fft_memory/lscc_ram_dp_inst/NON_MIX.ADDR_ROUTE[0].DATA_ROUTE[0].no_init.u_mem0/ADC_DCLK_c
                                                          NET DELAY             5.510         6.020  1       



signal_filter_int/sc_fifo_inst/lscc_fifo_inst/rd_addr_r_i7/CK->signal_filter_int/sc_fifo_inst/lscc_fifo_inst/rd_addr_r_i7/Q
                                          SLICE_R19C23B   CLK_TO_Q1_DELAY  1.391         7.411  5       
signal_filter_int/sc_fifo_inst/lscc_fifo_inst/rd_addr_r[7]
                                                          NET DELAY        1.271         8.682  1       
SLICE_415/D1->SLICE_415/F1                SLICE_R19C23C   D1_TO_F1_DELAY   0.450         9.132  1       
rd_addr_r_8__N_2338_adj_5545[7]$n166 ( DI1 )
                                                          NET DELAY        0.000         9.132  1       



                                                          CONSTRAINT            0.000         0.000  1       
ADC_DCLK                                  top             CLOCK LATENCY         0.000         0.000  1       
ADC_DCLK                                                  NET DELAY             0.000         0.000  1       
ADC_DCLK_pad.bb_inst/B->ADC_DCLK_pad.bb_inst/O
                                          PIO_44          IOPAD_TO_PADDI_DELAY  0.510         0.510  1197    
fft_memory/lscc_ram_dp_inst/NON_MIX.ADDR_ROUTE[0].DATA_ROUTE[0].no_init.u_mem0/ADC_DCLK_c ( CLK )
                                                          NET DELAY             5.510         6.020  1       
                                                          Uncertainty           0.000         6.020  
                                                          Hold time             0.000         6.020  
----------------------------------------  --------------  --------------------  -----  ------------  ------  
Required Time                                                                                -6.020  
Arrival Time                                                                                  9.132  
----------------------------------------  --------------  --------------------  -----  ------------  ------  
Path Slack  (Passed)                                                                          3.112  




++++ Path 32 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : signal_filter_int/sc_fifo_inst/lscc_fifo_inst/rd_addr_r_i8/Q  (SLICE_R18C28B)
Path End         : signal_filter_int/sc_fifo_inst/lscc_fifo_inst/rd_addr_r_i8/D  (SLICE_R18C28B)
Source Clock     : adc_clk
Destination Clock: adc_clk
Logic Level      : 2
Delay Ratio      : 40.8% (route), 59.2% (logic)
Clock Skew       : 0.000 ns
Hold Constraint  : 0.000 ns 
Path Slack       : 3.112 ns  (Passed)

Name                                      Cell/Site Name  Delay Name            Delay  Arrival Time  Fanout  
----------------------------------------  --------------  --------------------  -----  ------------  ------  
ADC_DCLK                                  top             CLOCK LATENCY         0.000         0.000  1       
ADC_DCLK                                                  NET DELAY             0.000         0.000  1       
ADC_DCLK_pad.bb_inst/B->ADC_DCLK_pad.bb_inst/O
                                          PIO_44          IOPAD_TO_PADDI_DELAY  0.510         0.510  1197    
fft_memory/lscc_ram_dp_inst/NON_MIX.ADDR_ROUTE[0].DATA_ROUTE[0].no_init.u_mem0/ADC_DCLK_c
                                                          NET DELAY             5.510         6.020  1       



signal_filter_int/sc_fifo_inst/lscc_fifo_inst/rd_addr_r_i8/CK->signal_filter_int/sc_fifo_inst/lscc_fifo_inst/rd_addr_r_i8/Q
                                          SLICE_R18C28B   CLK_TO_Q0_DELAY  1.391         7.411  4       
signal_filter_int/sc_fifo_inst/lscc_fifo_inst/rd_addr_r[8]
                                                          NET DELAY        1.271         8.682  1       
i18688_2_lut_4_lut_4_lut/D->i18688_2_lut_4_lut_4_lut/Z
                                          SLICE_R18C28B   D0_TO_F0_DELAY   0.450         9.132  1       
rd_addr_r_8__N_2338_adj_5545[8] ( DI0 )                   NET DELAY        0.000         9.132  1       



                                                          CONSTRAINT            0.000         0.000  1       
ADC_DCLK                                  top             CLOCK LATENCY         0.000         0.000  1       
ADC_DCLK                                                  NET DELAY             0.000         0.000  1       
ADC_DCLK_pad.bb_inst/B->ADC_DCLK_pad.bb_inst/O
                                          PIO_44          IOPAD_TO_PADDI_DELAY  0.510         0.510  1197    
fft_memory/lscc_ram_dp_inst/NON_MIX.ADDR_ROUTE[0].DATA_ROUTE[0].no_init.u_mem0/ADC_DCLK_c
                                                          NET DELAY             5.510         6.020  1       
                                                          Uncertainty           0.000         6.020  
                                                          Hold time             0.000         6.020  
----------------------------------------  --------------  --------------------  -----  ------------  ------  
Required Time                                                                                -6.020  
Arrival Time                                                                                  9.132  
----------------------------------------  --------------  --------------------  -----  ------------  ------  
Path Slack  (Passed)                                                                          3.112  




++++ Path 33 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : signal_filter_int/sc_fifo_inst/lscc_fifo_inst/wr_addr_p1_r_i3/Q  (SLICE_R17C30C)
Path End         : signal_filter_int/sc_fifo_inst/lscc_fifo_inst/wr_cmpaddr_r_i3/D  (SLICE_R18C30C)
Source Clock     : adc_clk
Destination Clock: adc_clk
Logic Level      : 2
Delay Ratio      : 40.8% (route), 59.2% (logic)
Clock Skew       : 0.000 ns
Hold Constraint  : 0.000 ns 
Path Slack       : 3.112 ns  (Passed)

Name                                      Cell/Site Name  Delay Name            Delay  Arrival Time  Fanout  
----------------------------------------  --------------  --------------------  -----  ------------  ------  
ADC_DCLK                                  top             CLOCK LATENCY         0.000         0.000  1       
ADC_DCLK                                                  NET DELAY             0.000         0.000  1       
ADC_DCLK_pad.bb_inst/B->ADC_DCLK_pad.bb_inst/O
                                          PIO_44          IOPAD_TO_PADDI_DELAY  0.510         0.510  1197    
fft_memory/lscc_ram_dp_inst/NON_MIX.ADDR_ROUTE[0].DATA_ROUTE[0].no_init.u_mem0/ADC_DCLK_c
                                                          NET DELAY             5.510         6.020  1       



signal_filter_int/sc_fifo_inst/lscc_fifo_inst/wr_addr_p1_r_i3/CK->signal_filter_int/sc_fifo_inst/lscc_fifo_inst/wr_addr_p1_r_i3/Q
                                          SLICE_R17C30C   CLK_TO_Q1_DELAY  1.391         7.411  5       
signal_filter_int/sc_fifo_inst/lscc_fifo_inst/wr_addr_p1_r[3]
                                                          NET DELAY        1.271         8.682  1       
SLICE_366/D1->SLICE_366/F1                SLICE_R18C30C   D1_TO_F1_DELAY   0.450         9.132  1       
wr_addr_r_8__N_2295_adj_5543[3]$n132 ( DI1 )
                                                          NET DELAY        0.000         9.132  1       



                                                          CONSTRAINT            0.000         0.000  1       
ADC_DCLK                                  top             CLOCK LATENCY         0.000         0.000  1       
ADC_DCLK                                                  NET DELAY             0.000         0.000  1       
ADC_DCLK_pad.bb_inst/B->ADC_DCLK_pad.bb_inst/O
                                          PIO_44          IOPAD_TO_PADDI_DELAY  0.510         0.510  1197    
fft_memory/lscc_ram_dp_inst/NON_MIX.ADDR_ROUTE[0].DATA_ROUTE[0].no_init.u_mem0/ADC_DCLK_c ( CLK )
                                                          NET DELAY             5.510         6.020  1       
                                                          Uncertainty           0.000         6.020  
                                                          Hold time             0.000         6.020  
----------------------------------------  --------------  --------------------  -----  ------------  ------  
Required Time                                                                                -6.020  
Arrival Time                                                                                  9.132  
----------------------------------------  --------------  --------------------  -----  ------------  ------  
Path Slack  (Passed)                                                                          3.112  




++++ Path 34 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : signal_filter_int/sc_fifo_inst/lscc_fifo_inst/wr_addr_r_i8/Q  (SLICE_R19C29B)
Path End         : signal_filter_int/sc_fifo_inst/lscc_fifo_inst/MISC.wr_flag_addr_r_i8/D  (SLICE_R19C29B)
Source Clock     : adc_clk
Destination Clock: adc_clk
Logic Level      : 2
Delay Ratio      : 40.8% (route), 59.2% (logic)
Clock Skew       : 0.000 ns
Hold Constraint  : 0.000 ns 
Path Slack       : 3.112 ns  (Passed)

Name                                      Cell/Site Name  Delay Name            Delay  Arrival Time  Fanout  
----------------------------------------  --------------  --------------------  -----  ------------  ------  
ADC_DCLK                                  top             CLOCK LATENCY         0.000         0.000  1       
ADC_DCLK                                                  NET DELAY             0.000         0.000  1       
ADC_DCLK_pad.bb_inst/B->ADC_DCLK_pad.bb_inst/O
                                          PIO_44          IOPAD_TO_PADDI_DELAY  0.510         0.510  1197    
fft_memory/lscc_ram_dp_inst/NON_MIX.ADDR_ROUTE[0].DATA_ROUTE[0].no_init.u_mem0/ADC_DCLK_c
                                                          NET DELAY             5.510         6.020  1       



signal_filter_int/sc_fifo_inst/lscc_fifo_inst/wr_addr_r_i8/CK->signal_filter_int/sc_fifo_inst/lscc_fifo_inst/wr_addr_r_i8/Q
                                          SLICE_R19C29B   CLK_TO_Q0_DELAY  1.391         7.411  4       
signal_filter_int/sc_fifo_inst/lscc_fifo_inst/wr_addr_r[8]
                                                          NET DELAY        1.271         8.682  1       
SLICE_356/D1->SLICE_356/F1                SLICE_R19C29B   D1_TO_F1_DELAY   0.450         9.132  1       
wr_addr_r_8__N_2295_adj_5543[8]$n147 ( DI1 )
                                                          NET DELAY        0.000         9.132  1       



                                                          CONSTRAINT            0.000         0.000  1       
ADC_DCLK                                  top             CLOCK LATENCY         0.000         0.000  1       
ADC_DCLK                                                  NET DELAY             0.000         0.000  1       
ADC_DCLK_pad.bb_inst/B->ADC_DCLK_pad.bb_inst/O
                                          PIO_44          IOPAD_TO_PADDI_DELAY  0.510         0.510  1197    
fft_memory/lscc_ram_dp_inst/NON_MIX.ADDR_ROUTE[0].DATA_ROUTE[0].no_init.u_mem0/ADC_DCLK_c
                                                          NET DELAY             5.510         6.020  1       
                                                          Uncertainty           0.000         6.020  
                                                          Hold time             0.000         6.020  
----------------------------------------  --------------  --------------------  -----  ------------  ------  
Required Time                                                                                -6.020  
Arrival Time                                                                                  9.132  
----------------------------------------  --------------  --------------------  -----  ------------  ------  
Path Slack  (Passed)                                                                          3.112  




++++ Path 35 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : signal_filter_int/sc_fifo_inst/lscc_fifo_inst/rd_addr_r_i1/Q  (SLICE_R19C21A)
Path End         : signal_filter_int/sc_fifo_inst/lscc_fifo_inst/rd_addr_r_i1/D  (SLICE_R19C21A)
Source Clock     : adc_clk
Destination Clock: adc_clk
Logic Level      : 2
Delay Ratio      : 40.8% (route), 59.2% (logic)
Clock Skew       : 0.000 ns
Hold Constraint  : 0.000 ns 
Path Slack       : 3.112 ns  (Passed)

Name                                      Cell/Site Name  Delay Name            Delay  Arrival Time  Fanout  
----------------------------------------  --------------  --------------------  -----  ------------  ------  
ADC_DCLK                                  top             CLOCK LATENCY         0.000         0.000  1       
ADC_DCLK                                                  NET DELAY             0.000         0.000  1       
ADC_DCLK_pad.bb_inst/B->ADC_DCLK_pad.bb_inst/O
                                          PIO_44          IOPAD_TO_PADDI_DELAY  0.510         0.510  1197    
fft_memory/lscc_ram_dp_inst/NON_MIX.ADDR_ROUTE[0].DATA_ROUTE[0].no_init.u_mem0/ADC_DCLK_c
                                                          NET DELAY             5.510         6.020  1       



signal_filter_int/sc_fifo_inst/lscc_fifo_inst/rd_addr_r_i1/CK->signal_filter_int/sc_fifo_inst/lscc_fifo_inst/rd_addr_r_i1/Q
                                          SLICE_R19C21A   CLK_TO_Q1_DELAY  1.391         7.411  5       
signal_filter_int/sc_fifo_inst/lscc_fifo_inst/rd_addr_r[1]
                                                          NET DELAY        1.271         8.682  1       
i18681_2_lut_4_lut_4_lut/D->i18681_2_lut_4_lut_4_lut/Z
                                          SLICE_R19C21A   D1_TO_F1_DELAY   0.450         9.132  1       
rd_addr_r_8__N_2338_adj_5545[1] ( DI1 )                   NET DELAY        0.000         9.132  1       



                                                          CONSTRAINT            0.000         0.000  1       
ADC_DCLK                                  top             CLOCK LATENCY         0.000         0.000  1       
ADC_DCLK                                                  NET DELAY             0.000         0.000  1       
ADC_DCLK_pad.bb_inst/B->ADC_DCLK_pad.bb_inst/O
                                          PIO_44          IOPAD_TO_PADDI_DELAY  0.510         0.510  1197    
fft_memory/lscc_ram_dp_inst/NON_MIX.ADDR_ROUTE[0].DATA_ROUTE[0].no_init.u_mem0/ADC_DCLK_c
                                                          NET DELAY             5.510         6.020  1       
                                                          Uncertainty           0.000         6.020  
                                                          Hold time             0.000         6.020  
----------------------------------------  --------------  --------------------  -----  ------------  ------  
Required Time                                                                                -6.020  
Arrival Time                                                                                  9.132  
----------------------------------------  --------------  --------------------  -----  ------------  ------  
Path Slack  (Passed)                                                                          3.112  




++++ Path 36 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : signal_filter_int/sc_fifo_inst/lscc_fifo_inst/wr_addr_p1_r_i0/Q  (SLICE_R19C31C)
Path End         : signal_filter_int/sc_fifo_inst/lscc_fifo_inst/wr_cmpaddr_p1_r_i0/D  (SLICE_R18C30D)
Source Clock     : adc_clk
Destination Clock: adc_clk
Logic Level      : 2
Delay Ratio      : 40.8% (route), 59.2% (logic)
Clock Skew       : 0.000 ns
Hold Constraint  : 0.000 ns 
Path Slack       : 3.112 ns  (Passed)

Name                                      Cell/Site Name  Delay Name            Delay  Arrival Time  Fanout  
----------------------------------------  --------------  --------------------  -----  ------------  ------  
ADC_DCLK                                  top             CLOCK LATENCY         0.000         0.000  1       
ADC_DCLK                                                  NET DELAY             0.000         0.000  1       
ADC_DCLK_pad.bb_inst/B->ADC_DCLK_pad.bb_inst/O
                                          PIO_44          IOPAD_TO_PADDI_DELAY  0.510         0.510  1197    
fft_memory/lscc_ram_dp_inst/NON_MIX.ADDR_ROUTE[0].DATA_ROUTE[0].no_init.u_mem0/ADC_DCLK_c
                                                          NET DELAY             5.510         6.020  1       



signal_filter_int/sc_fifo_inst/lscc_fifo_inst/wr_addr_p1_r_i0/CK->signal_filter_int/sc_fifo_inst/lscc_fifo_inst/wr_addr_p1_r_i0/Q
                                          SLICE_R19C31C   CLK_TO_Q0_DELAY  1.391         7.411  8       
signal_filter_int/sc_fifo_inst/lscc_fifo_inst/wr_addr_p1_r[0]
                                                          NET DELAY        1.271         8.682  1       
signal_filter_int.sc_fifo_inst.lscc_fifo_inst.SLICE_329/D0->signal_filter_int.sc_fifo_inst.lscc_fifo_inst.SLICE_329/F0
                                          SLICE_R18C30D   D0_TO_F0_DELAY   0.450         9.132  1       
signal_filter_int.sc_fifo_inst.lscc_fifo_inst.wr_addr_p1_r_8__N_2304[0]$n103 ( DI0 )
                                                          NET DELAY        0.000         9.132  1       



                                                          CONSTRAINT            0.000         0.000  1       
ADC_DCLK                                  top             CLOCK LATENCY         0.000         0.000  1       
ADC_DCLK                                                  NET DELAY             0.000         0.000  1       
ADC_DCLK_pad.bb_inst/B->ADC_DCLK_pad.bb_inst/O
                                          PIO_44          IOPAD_TO_PADDI_DELAY  0.510         0.510  1197    
fft_memory/lscc_ram_dp_inst/NON_MIX.ADDR_ROUTE[0].DATA_ROUTE[0].no_init.u_mem0/ADC_DCLK_c ( CLK )
                                                          NET DELAY             5.510         6.020  1       
                                                          Uncertainty           0.000         6.020  
                                                          Hold time             0.000         6.020  
----------------------------------------  --------------  --------------------  -----  ------------  ------  
Required Time                                                                                -6.020  
Arrival Time                                                                                  9.132  
----------------------------------------  --------------  --------------------  -----  ------------  ------  
Path Slack  (Passed)                                                                          3.112  




++++ Path 37 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : signal_filter_int/sc_fifo_inst/lscc_fifo_inst/wr_addr_p1_r_i1/Q  (SLICE_R19C31C)
Path End         : signal_filter_int/sc_fifo_inst/lscc_fifo_inst/wr_cmpaddr_r_i1/D  (SLICE_R19C31B)
Source Clock     : adc_clk
Destination Clock: adc_clk
Logic Level      : 2
Delay Ratio      : 40.8% (route), 59.2% (logic)
Clock Skew       : 0.000 ns
Hold Constraint  : 0.000 ns 
Path Slack       : 3.112 ns  (Passed)

Name                                      Cell/Site Name  Delay Name            Delay  Arrival Time  Fanout  
----------------------------------------  --------------  --------------------  -----  ------------  ------  
ADC_DCLK                                  top             CLOCK LATENCY         0.000         0.000  1       
ADC_DCLK                                                  NET DELAY             0.000         0.000  1       
ADC_DCLK_pad.bb_inst/B->ADC_DCLK_pad.bb_inst/O
                                          PIO_44          IOPAD_TO_PADDI_DELAY  0.510         0.510  1197    
fft_memory/lscc_ram_dp_inst/NON_MIX.ADDR_ROUTE[0].DATA_ROUTE[0].no_init.u_mem0/ADC_DCLK_c
                                                          NET DELAY             5.510         6.020  1       



signal_filter_int/sc_fifo_inst/lscc_fifo_inst/wr_addr_p1_r_i1/CK->signal_filter_int/sc_fifo_inst/lscc_fifo_inst/wr_addr_p1_r_i1/Q
                                          SLICE_R19C31C   CLK_TO_Q1_DELAY  1.391         7.411  6       
signal_filter_int/sc_fifo_inst/lscc_fifo_inst/wr_addr_p1_r[1]
                                                          NET DELAY        1.271         8.682  1       
SLICE_326/D1->SLICE_326/F1                SLICE_R19C31B   D1_TO_F1_DELAY   0.450         9.132  1       
wr_addr_r_8__N_2295_adj_5543[1]$n126 ( DI1 )
                                                          NET DELAY        0.000         9.132  1       



                                                          CONSTRAINT            0.000         0.000  1       
ADC_DCLK                                  top             CLOCK LATENCY         0.000         0.000  1       
ADC_DCLK                                                  NET DELAY             0.000         0.000  1       
ADC_DCLK_pad.bb_inst/B->ADC_DCLK_pad.bb_inst/O
                                          PIO_44          IOPAD_TO_PADDI_DELAY  0.510         0.510  1197    
fft_memory/lscc_ram_dp_inst/NON_MIX.ADDR_ROUTE[0].DATA_ROUTE[0].no_init.u_mem0/ADC_DCLK_c ( CLK )
                                                          NET DELAY             5.510         6.020  1       
                                                          Uncertainty           0.000         6.020  
                                                          Hold time             0.000         6.020  
----------------------------------------  --------------  --------------------  -----  ------------  ------  
Required Time                                                                                -6.020  
Arrival Time                                                                                  9.132  
----------------------------------------  --------------  --------------------  -----  ------------  ------  
Path Slack  (Passed)                                                                          3.112  




++++ Path 38 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : signal_filter_int/sc_fifo_inst/lscc_fifo_inst/wr_addr_r_i1/Q  (SLICE_R19C31A)
Path End         : signal_filter_int/sc_fifo_inst/lscc_fifo_inst/wr_addr_r_i1/D  (SLICE_R19C31A)
Source Clock     : adc_clk
Destination Clock: adc_clk
Logic Level      : 2
Delay Ratio      : 40.8% (route), 59.2% (logic)
Clock Skew       : 0.000 ns
Hold Constraint  : 0.000 ns 
Path Slack       : 3.112 ns  (Passed)

Name                                      Cell/Site Name  Delay Name            Delay  Arrival Time  Fanout  
----------------------------------------  --------------  --------------------  -----  ------------  ------  
ADC_DCLK                                  top             CLOCK LATENCY         0.000         0.000  1       
ADC_DCLK                                                  NET DELAY             0.000         0.000  1       
ADC_DCLK_pad.bb_inst/B->ADC_DCLK_pad.bb_inst/O
                                          PIO_44          IOPAD_TO_PADDI_DELAY  0.510         0.510  1197    
fft_memory/lscc_ram_dp_inst/NON_MIX.ADDR_ROUTE[0].DATA_ROUTE[0].no_init.u_mem0/ADC_DCLK_c
                                                          NET DELAY             5.510         6.020  1       



signal_filter_int/sc_fifo_inst/lscc_fifo_inst/wr_addr_r_i1/CK->signal_filter_int/sc_fifo_inst/lscc_fifo_inst/wr_addr_r_i1/Q
                                          SLICE_R19C31A   CLK_TO_Q1_DELAY  1.391         7.411  7       
signal_filter_int/sc_fifo_inst/lscc_fifo_inst/wr_addr_r[1]
                                                          NET DELAY        1.271         8.682  1       
i18666_2_lut_4_lut_4_lut/D->i18666_2_lut_4_lut_4_lut/Z
                                          SLICE_R19C31A   D1_TO_F1_DELAY   0.450         9.132  1       
wr_addr_r_8__N_2295_adj_5543[1] ( DI1 )                   NET DELAY        0.000         9.132  1       



                                                          CONSTRAINT            0.000         0.000  1       
ADC_DCLK                                  top             CLOCK LATENCY         0.000         0.000  1       
ADC_DCLK                                                  NET DELAY             0.000         0.000  1       
ADC_DCLK_pad.bb_inst/B->ADC_DCLK_pad.bb_inst/O
                                          PIO_44          IOPAD_TO_PADDI_DELAY  0.510         0.510  1197    
fft_memory/lscc_ram_dp_inst/NON_MIX.ADDR_ROUTE[0].DATA_ROUTE[0].no_init.u_mem0/ADC_DCLK_c
                                                          NET DELAY             5.510         6.020  1       
                                                          Uncertainty           0.000         6.020  
                                                          Hold time             0.000         6.020  
----------------------------------------  --------------  --------------------  -----  ------------  ------  
Required Time                                                                                -6.020  
Arrival Time                                                                                  9.132  
----------------------------------------  --------------  --------------------  -----  ------------  ------  
Path Slack  (Passed)                                                                          3.112  




++++ Path 39 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : signal_filter_int/in_data_cnt__i5/Q  (SLICE_R8C26C)
Path End         : signal_filter_int/in_data_cnt__i6/D  (SLICE_R8C26C)
Source Clock     : adc_clk
Destination Clock: adc_clk
Logic Level      : 2
Delay Ratio      : 40.8% (route), 59.2% (logic)
Clock Skew       : 0.000 ns
Hold Constraint  : 0.000 ns 
Path Slack       : 3.112 ns  (Passed)

Name                                      Cell/Site Name  Delay Name            Delay  Arrival Time  Fanout  
----------------------------------------  --------------  --------------------  -----  ------------  ------  
ADC_DCLK                                  top             CLOCK LATENCY         0.000         0.000  1       
ADC_DCLK                                                  NET DELAY             0.000         0.000  1       
ADC_DCLK_pad.bb_inst/B->ADC_DCLK_pad.bb_inst/O
                                          PIO_44          IOPAD_TO_PADDI_DELAY  0.510         0.510  1197    
fft_memory/lscc_ram_dp_inst/NON_MIX.ADDR_ROUTE[0].DATA_ROUTE[0].no_init.u_mem0/ADC_DCLK_c
                                                          NET DELAY             5.510         6.020  1       



signal_filter_int/in_data_cnt__i5/CK->signal_filter_int/in_data_cnt__i5/Q
                                          SLICE_R8C26C    CLK_TO_Q1_DELAY  1.391         7.411  7       
memory_mux_signal_ram/fft_addr_rd[5]                      NET DELAY        1.271         8.682  1       
signal_filter_int/i18702_3_lut_4_lut/A->signal_filter_int/i18702_3_lut_4_lut/Z
                                          SLICE_R8C26C    D0_TO_F0_DELAY   0.450         9.132  1       
signal_filter_int/n21284 ( DI0 )                          NET DELAY        0.000         9.132  1       



                                                          CONSTRAINT            0.000         0.000  1       
ADC_DCLK                                  top             CLOCK LATENCY         0.000         0.000  1       
ADC_DCLK                                                  NET DELAY             0.000         0.000  1       
ADC_DCLK_pad.bb_inst/B->ADC_DCLK_pad.bb_inst/O
                                          PIO_44          IOPAD_TO_PADDI_DELAY  0.510         0.510  1197    
fft_memory/lscc_ram_dp_inst/NON_MIX.ADDR_ROUTE[0].DATA_ROUTE[0].no_init.u_mem0/ADC_DCLK_c
                                                          NET DELAY             5.510         6.020  1       
                                                          Uncertainty           0.000         6.020  
                                                          Hold time             0.000         6.020  
----------------------------------------  --------------  --------------------  -----  ------------  ------  
Required Time                                                                                -6.020  
Arrival Time                                                                                  9.132  
----------------------------------------  --------------  --------------------  -----  ------------  ------  
Path Slack  (Passed)                                                                          3.112  




++++ Path 40 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : signal_filter_int/in_data_cnt__i8/Q  (SLICE_R6C26D)
Path End         : signal_filter_int/in_data_cnt__i8/D  (SLICE_R6C26D)
Source Clock     : adc_clk
Destination Clock: adc_clk
Logic Level      : 2
Delay Ratio      : 40.8% (route), 59.2% (logic)
Clock Skew       : 0.000 ns
Hold Constraint  : 0.000 ns 
Path Slack       : 3.112 ns  (Passed)

Name                                      Cell/Site Name  Delay Name            Delay  Arrival Time  Fanout  
----------------------------------------  --------------  --------------------  -----  ------------  ------  
ADC_DCLK                                  top             CLOCK LATENCY         0.000         0.000  1       
ADC_DCLK                                                  NET DELAY             0.000         0.000  1       
ADC_DCLK_pad.bb_inst/B->ADC_DCLK_pad.bb_inst/O
                                          PIO_44          IOPAD_TO_PADDI_DELAY  0.510         0.510  1197    
fft_memory/lscc_ram_dp_inst/NON_MIX.ADDR_ROUTE[0].DATA_ROUTE[0].no_init.u_mem0/ADC_DCLK_c
                                                          NET DELAY             5.510         6.020  1       



signal_filter_int/in_data_cnt__i8/CK->signal_filter_int/in_data_cnt__i8/Q
                                          SLICE_R6C26D    CLK_TO_Q0_DELAY  1.391         7.411  7       
memory_mux_signal_ram/fft_addr_rd[8]                      NET DELAY        1.271         8.682  1       
signal_filter_int/i18704_3_lut_4_lut/D->signal_filter_int/i18704_3_lut_4_lut/Z
                                          SLICE_R6C26D    D0_TO_F0_DELAY   0.450         9.132  1       
signal_filter_int/n21288 ( DI0 )                          NET DELAY        0.000         9.132  1       



                                                          CONSTRAINT            0.000         0.000  1       
ADC_DCLK                                  top             CLOCK LATENCY         0.000         0.000  1       
ADC_DCLK                                                  NET DELAY             0.000         0.000  1       
ADC_DCLK_pad.bb_inst/B->ADC_DCLK_pad.bb_inst/O
                                          PIO_44          IOPAD_TO_PADDI_DELAY  0.510         0.510  1197    
fft_memory/lscc_ram_dp_inst/NON_MIX.ADDR_ROUTE[0].DATA_ROUTE[0].no_init.u_mem0/ADC_DCLK_c
                                                          NET DELAY             5.510         6.020  1       
                                                          Uncertainty           0.000         6.020  
                                                          Hold time             0.000         6.020  
----------------------------------------  --------------  --------------------  -----  ------------  ------  
Required Time                                                                                -6.020  
Arrival Time                                                                                  9.132  
----------------------------------------  --------------  --------------------  -----  ------------  ------  
Path Slack  (Passed)                                                                          3.112  




++++ Path 41 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : signal_filter_int/data_in_cnt__i4/Q  (SLICE_R17C17D)
Path End         : signal_filter_int/data_in_cnt__i4/D  (SLICE_R17C17D)
Source Clock     : adc_clk
Destination Clock: adc_clk
Logic Level      : 2
Delay Ratio      : 40.8% (route), 59.2% (logic)
Clock Skew       : 0.000 ns
Hold Constraint  : 0.000 ns 
Path Slack       : 3.112 ns  (Passed)

Name                                      Cell/Site Name  Delay Name            Delay  Arrival Time  Fanout  
----------------------------------------  --------------  --------------------  -----  ------------  ------  
ADC_DCLK                                  top             CLOCK LATENCY         0.000         0.000  1       
ADC_DCLK                                                  NET DELAY             0.000         0.000  1       
ADC_DCLK_pad.bb_inst/B->ADC_DCLK_pad.bb_inst/O
                                          PIO_44          IOPAD_TO_PADDI_DELAY  0.510         0.510  1197    
fft_memory/lscc_ram_dp_inst/NON_MIX.ADDR_ROUTE[0].DATA_ROUTE[0].no_init.u_mem0/ADC_DCLK_c
                                                          NET DELAY             5.510         6.020  1       



signal_filter_int/data_in_cnt__i4/CK->signal_filter_int/data_in_cnt__i4/Q
                                          SLICE_R17C17D   CLK_TO_Q0_DELAY  1.391         7.411  4       
signal_filter_int/data_in_cnt[4]                          NET DELAY        1.271         8.682  1       
signal_filter_int/i28759_2_lut_3_lut_4_lut/C->signal_filter_int/i28759_2_lut_3_lut_4_lut/Z
                                          SLICE_R17C17D   D0_TO_F0_DELAY   0.450         9.132  1       
signal_filter_int/data_in_cnt_7__N_2647[4] ( DI0 )
                                                          NET DELAY        0.000         9.132  1       



                                                          CONSTRAINT            0.000         0.000  1       
ADC_DCLK                                  top             CLOCK LATENCY         0.000         0.000  1       
ADC_DCLK                                                  NET DELAY             0.000         0.000  1       
ADC_DCLK_pad.bb_inst/B->ADC_DCLK_pad.bb_inst/O
                                          PIO_44          IOPAD_TO_PADDI_DELAY  0.510         0.510  1197    
fft_memory/lscc_ram_dp_inst/NON_MIX.ADDR_ROUTE[0].DATA_ROUTE[0].no_init.u_mem0/ADC_DCLK_c
                                                          NET DELAY             5.510         6.020  1       
                                                          Uncertainty           0.000         6.020  
                                                          Hold time             0.000         6.020  
----------------------------------------  --------------  --------------------  -----  ------------  ------  
Required Time                                                                                -6.020  
Arrival Time                                                                                  9.132  
----------------------------------------  --------------  --------------------  -----  ------------  ------  
Path Slack  (Passed)                                                                          3.112  




++++ Path 42 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : signal_filter_int/data_in_cnt__i0/Q  (SLICE_R17C17B)
Path End         : signal_filter_int/data_in_cnt__i2/D  (SLICE_R17C17A)
Source Clock     : adc_clk
Destination Clock: adc_clk
Logic Level      : 2
Delay Ratio      : 40.8% (route), 59.2% (logic)
Clock Skew       : 0.000 ns
Hold Constraint  : 0.000 ns 
Path Slack       : 3.112 ns  (Passed)

Name                                      Cell/Site Name  Delay Name            Delay  Arrival Time  Fanout  
----------------------------------------  --------------  --------------------  -----  ------------  ------  
ADC_DCLK                                  top             CLOCK LATENCY         0.000         0.000  1       
ADC_DCLK                                                  NET DELAY             0.000         0.000  1       
ADC_DCLK_pad.bb_inst/B->ADC_DCLK_pad.bb_inst/O
                                          PIO_44          IOPAD_TO_PADDI_DELAY  0.510         0.510  1197    
fft_memory/lscc_ram_dp_inst/NON_MIX.ADDR_ROUTE[0].DATA_ROUTE[0].no_init.u_mem0/ADC_DCLK_c
                                                          NET DELAY             5.510         6.020  1       



signal_filter_int/data_in_cnt__i0/CK->signal_filter_int/data_in_cnt__i0/Q
                                          SLICE_R17C17B   CLK_TO_Q1_DELAY  1.391         7.411  6       
signal_filter_int/data_in_cnt[0]                          NET DELAY        1.271         8.682  1       
signal_filter_int/i28757_2_lut_3_lut/B->signal_filter_int/i28757_2_lut_3_lut/Z
                                          SLICE_R17C17A   D0_TO_F0_DELAY   0.450         9.132  1       
signal_filter_int/data_in_cnt_7__N_2647[2] ( DI0 )
                                                          NET DELAY        0.000         9.132  1       



                                                          CONSTRAINT            0.000         0.000  1       
ADC_DCLK                                  top             CLOCK LATENCY         0.000         0.000  1       
ADC_DCLK                                                  NET DELAY             0.000         0.000  1       
ADC_DCLK_pad.bb_inst/B->ADC_DCLK_pad.bb_inst/O
                                          PIO_44          IOPAD_TO_PADDI_DELAY  0.510         0.510  1197    
fft_memory/lscc_ram_dp_inst/NON_MIX.ADDR_ROUTE[0].DATA_ROUTE[0].no_init.u_mem0/ADC_DCLK_c ( CLK )
                                                          NET DELAY             5.510         6.020  1       
                                                          Uncertainty           0.000         6.020  
                                                          Hold time             0.000         6.020  
----------------------------------------  --------------  --------------------  -----  ------------  ------  
Required Time                                                                                -6.020  
Arrival Time                                                                                  9.132  
----------------------------------------  --------------  --------------------  -----  ------------  ------  
Path Slack  (Passed)                                                                          3.112  




++++ Path 43 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : signal_filter_int/data_in_cnt__i2/Q  (SLICE_R17C17A)
Path End         : signal_filter_int/data_in_cnt__i3/D  (SLICE_R17C17A)
Source Clock     : adc_clk
Destination Clock: adc_clk
Logic Level      : 2
Delay Ratio      : 40.8% (route), 59.2% (logic)
Clock Skew       : 0.000 ns
Hold Constraint  : 0.000 ns 
Path Slack       : 3.112 ns  (Passed)

Name                                      Cell/Site Name  Delay Name            Delay  Arrival Time  Fanout  
----------------------------------------  --------------  --------------------  -----  ------------  ------  
ADC_DCLK                                  top             CLOCK LATENCY         0.000         0.000  1       
ADC_DCLK                                                  NET DELAY             0.000         0.000  1       
ADC_DCLK_pad.bb_inst/B->ADC_DCLK_pad.bb_inst/O
                                          PIO_44          IOPAD_TO_PADDI_DELAY  0.510         0.510  1197    
fft_memory/lscc_ram_dp_inst/NON_MIX.ADDR_ROUTE[0].DATA_ROUTE[0].no_init.u_mem0/ADC_DCLK_c
                                                          NET DELAY             5.510         6.020  1       



signal_filter_int/data_in_cnt__i2/CK->signal_filter_int/data_in_cnt__i2/Q
                                          SLICE_R17C17A   CLK_TO_Q0_DELAY  1.391         7.411  5       
signal_filter_int/data_in_cnt[2]                          NET DELAY        1.271         8.682  1       
signal_filter_int/i28758_3_lut_4_lut/C->signal_filter_int/i28758_3_lut_4_lut/Z
                                          SLICE_R17C17A   D1_TO_F1_DELAY   0.450         9.132  1       
signal_filter_int/data_in_cnt_7__N_2647[3] ( DI1 )
                                                          NET DELAY        0.000         9.132  1       



                                                          CONSTRAINT            0.000         0.000  1       
ADC_DCLK                                  top             CLOCK LATENCY         0.000         0.000  1       
ADC_DCLK                                                  NET DELAY             0.000         0.000  1       
ADC_DCLK_pad.bb_inst/B->ADC_DCLK_pad.bb_inst/O
                                          PIO_44          IOPAD_TO_PADDI_DELAY  0.510         0.510  1197    
fft_memory/lscc_ram_dp_inst/NON_MIX.ADDR_ROUTE[0].DATA_ROUTE[0].no_init.u_mem0/ADC_DCLK_c
                                                          NET DELAY             5.510         6.020  1       
                                                          Uncertainty           0.000         6.020  
                                                          Hold time             0.000         6.020  
----------------------------------------  --------------  --------------------  -----  ------------  ------  
Required Time                                                                                -6.020  
Arrival Time                                                                                  9.132  
----------------------------------------  --------------  --------------------  -----  ------------  ------  
Path Slack  (Passed)                                                                          3.112  




++++ Path 44 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : signal_filter_int/data_in_cnt__i0/Q  (SLICE_R17C17B)
Path End         : signal_filter_int/data_in_cnt__i1/D  (SLICE_R17C17B)
Source Clock     : adc_clk
Destination Clock: adc_clk
Logic Level      : 2
Delay Ratio      : 40.8% (route), 59.2% (logic)
Clock Skew       : 0.000 ns
Hold Constraint  : 0.000 ns 
Path Slack       : 3.112 ns  (Passed)

Name                                      Cell/Site Name  Delay Name            Delay  Arrival Time  Fanout  
----------------------------------------  --------------  --------------------  -----  ------------  ------  
ADC_DCLK                                  top             CLOCK LATENCY         0.000         0.000  1       
ADC_DCLK                                                  NET DELAY             0.000         0.000  1       
ADC_DCLK_pad.bb_inst/B->ADC_DCLK_pad.bb_inst/O
                                          PIO_44          IOPAD_TO_PADDI_DELAY  0.510         0.510  1197    
fft_memory/lscc_ram_dp_inst/NON_MIX.ADDR_ROUTE[0].DATA_ROUTE[0].no_init.u_mem0/ADC_DCLK_c
                                                          NET DELAY             5.510         6.020  1       



signal_filter_int/data_in_cnt__i0/CK->signal_filter_int/data_in_cnt__i0/Q
                                          SLICE_R17C17B   CLK_TO_Q1_DELAY  1.391         7.411  6       
signal_filter_int/data_in_cnt[0]                          NET DELAY        1.271         8.682  1       
signal_filter_int/i25283_2_lut/B->signal_filter_int/i25283_2_lut/Z
                                          SLICE_R17C17B   D0_TO_F0_DELAY   0.450         9.132  1       
signal_filter_int/data_in_cnt_7__N_2647[1] ( DI0 )
                                                          NET DELAY        0.000         9.132  1       



                                                          CONSTRAINT            0.000         0.000  1       
ADC_DCLK                                  top             CLOCK LATENCY         0.000         0.000  1       
ADC_DCLK                                                  NET DELAY             0.000         0.000  1       
ADC_DCLK_pad.bb_inst/B->ADC_DCLK_pad.bb_inst/O
                                          PIO_44          IOPAD_TO_PADDI_DELAY  0.510         0.510  1197    
fft_memory/lscc_ram_dp_inst/NON_MIX.ADDR_ROUTE[0].DATA_ROUTE[0].no_init.u_mem0/ADC_DCLK_c
                                                          NET DELAY             5.510         6.020  1       
                                                          Uncertainty           0.000         6.020  
                                                          Hold time             0.000         6.020  
----------------------------------------  --------------  --------------------  -----  ------------  ------  
Required Time                                                                                -6.020  
Arrival Time                                                                                  9.132  
----------------------------------------  --------------  --------------------  -----  ------------  ------  
Path Slack  (Passed)                                                                          3.112  




++++ Path 45 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : signal_filter_int/out_data_cnt__i7/Q  (SLICE_R11C23D)
Path End         : signal_filter_int/out_data_cnt__i7/D  (SLICE_R11C23D)
Source Clock     : adc_clk
Destination Clock: adc_clk
Logic Level      : 2
Delay Ratio      : 40.8% (route), 59.2% (logic)
Clock Skew       : 0.000 ns
Hold Constraint  : 0.000 ns 
Path Slack       : 3.112 ns  (Passed)

Name                                      Cell/Site Name  Delay Name            Delay  Arrival Time  Fanout  
----------------------------------------  --------------  --------------------  -----  ------------  ------  
ADC_DCLK                                  top             CLOCK LATENCY         0.000         0.000  1       
ADC_DCLK                                                  NET DELAY             0.000         0.000  1       
ADC_DCLK_pad.bb_inst/B->ADC_DCLK_pad.bb_inst/O
                                          PIO_44          IOPAD_TO_PADDI_DELAY  0.510         0.510  1197    
fft_memory/lscc_ram_dp_inst/NON_MIX.ADDR_ROUTE[0].DATA_ROUTE[0].no_init.u_mem0/ADC_DCLK_c
                                                          NET DELAY             5.510         6.020  1       



signal_filter_int/out_data_cnt__i7/CK->signal_filter_int/out_data_cnt__i7/Q
                                          SLICE_R11C23D   CLK_TO_Q0_DELAY  1.391         7.411  4       
memory_mux_fft_ram/from_fft_to_mem_addr[6]
                                                          NET DELAY        1.271         8.682  1       
signal_filter_int/i25433_2_lut_3_lut_4_lut/C->signal_filter_int/i25433_2_lut_3_lut_4_lut/Z
                                          SLICE_R11C23D   D0_TO_F0_DELAY   0.450         9.132  1       
signal_filter_int/n47[6] ( DI0 )                          NET DELAY        0.000         9.132  1       



                                                          CONSTRAINT            0.000         0.000  1       
ADC_DCLK                                  top             CLOCK LATENCY         0.000         0.000  1       
ADC_DCLK                                                  NET DELAY             0.000         0.000  1       
ADC_DCLK_pad.bb_inst/B->ADC_DCLK_pad.bb_inst/O
                                          PIO_44          IOPAD_TO_PADDI_DELAY  0.510         0.510  1197    
fft_memory/lscc_ram_dp_inst/NON_MIX.ADDR_ROUTE[0].DATA_ROUTE[0].no_init.u_mem0/ADC_DCLK_c
                                                          NET DELAY             5.510         6.020  1       
                                                          Uncertainty           0.000         6.020  
                                                          Hold time             0.000         6.020  
----------------------------------------  --------------  --------------------  -----  ------------  ------  
Required Time                                                                                -6.020  
Arrival Time                                                                                  9.132  
----------------------------------------  --------------  --------------------  -----  ------------  ------  
Path Slack  (Passed)                                                                          3.112  




++++ Path 46 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : signal_filter_int/out_data_cnt__i6/Q  (SLICE_R11C23B)
Path End         : signal_filter_int/out_data_cnt__i8/D  (SLICE_R11C23D)
Source Clock     : adc_clk
Destination Clock: adc_clk
Logic Level      : 2
Delay Ratio      : 40.8% (route), 59.2% (logic)
Clock Skew       : 0.000 ns
Hold Constraint  : 0.000 ns 
Path Slack       : 3.112 ns  (Passed)

Name                                      Cell/Site Name  Delay Name            Delay  Arrival Time  Fanout  
----------------------------------------  --------------  --------------------  -----  ------------  ------  
ADC_DCLK                                  top             CLOCK LATENCY         0.000         0.000  1       
ADC_DCLK                                                  NET DELAY             0.000         0.000  1       
ADC_DCLK_pad.bb_inst/B->ADC_DCLK_pad.bb_inst/O
                                          PIO_44          IOPAD_TO_PADDI_DELAY  0.510         0.510  1197    
fft_memory/lscc_ram_dp_inst/NON_MIX.ADDR_ROUTE[0].DATA_ROUTE[0].no_init.u_mem0/ADC_DCLK_c
                                                          NET DELAY             5.510         6.020  1       



signal_filter_int/out_data_cnt__i6/CK->signal_filter_int/out_data_cnt__i6/Q
                                          SLICE_R11C23B   CLK_TO_Q1_DELAY  1.391         7.411  5       
memory_mux_fft_ram/from_fft_to_mem_addr[5]
                                                          NET DELAY        1.271         8.682  1       
signal_filter_int/i25440_3_lut_4_lut/A->signal_filter_int/i25440_3_lut_4_lut/Z
                                          SLICE_R11C23D   D1_TO_F1_DELAY   0.450         9.132  1       
signal_filter_int/n47[7] ( DI1 )                          NET DELAY        0.000         9.132  1       



                                                          CONSTRAINT            0.000         0.000  1       
ADC_DCLK                                  top             CLOCK LATENCY         0.000         0.000  1       
ADC_DCLK                                                  NET DELAY             0.000         0.000  1       
ADC_DCLK_pad.bb_inst/B->ADC_DCLK_pad.bb_inst/O
                                          PIO_44          IOPAD_TO_PADDI_DELAY  0.510         0.510  1197    
fft_memory/lscc_ram_dp_inst/NON_MIX.ADDR_ROUTE[0].DATA_ROUTE[0].no_init.u_mem0/ADC_DCLK_c ( CLK )
                                                          NET DELAY             5.510         6.020  1       
                                                          Uncertainty           0.000         6.020  
                                                          Hold time             0.000         6.020  
----------------------------------------  --------------  --------------------  -----  ------------  ------  
Required Time                                                                                -6.020  
Arrival Time                                                                                  9.132  
----------------------------------------  --------------  --------------------  -----  ------------  ------  
Path Slack  (Passed)                                                                          3.112  




++++ Path 47 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : signal_filter_int/out_data_cnt__i5/Q  (SLICE_R11C23B)
Path End         : signal_filter_int/out_data_cnt__i6/D  (SLICE_R11C23B)
Source Clock     : adc_clk
Destination Clock: adc_clk
Logic Level      : 2
Delay Ratio      : 40.8% (route), 59.2% (logic)
Clock Skew       : 0.000 ns
Hold Constraint  : 0.000 ns 
Path Slack       : 3.112 ns  (Passed)

Name                                      Cell/Site Name  Delay Name            Delay  Arrival Time  Fanout  
----------------------------------------  --------------  --------------------  -----  ------------  ------  
ADC_DCLK                                  top             CLOCK LATENCY         0.000         0.000  1       
ADC_DCLK                                                  NET DELAY             0.000         0.000  1       
ADC_DCLK_pad.bb_inst/B->ADC_DCLK_pad.bb_inst/O
                                          PIO_44          IOPAD_TO_PADDI_DELAY  0.510         0.510  1197    
fft_memory/lscc_ram_dp_inst/NON_MIX.ADDR_ROUTE[0].DATA_ROUTE[0].no_init.u_mem0/ADC_DCLK_c
                                                          NET DELAY             5.510         6.020  1       



signal_filter_int/out_data_cnt__i5/CK->signal_filter_int/out_data_cnt__i5/Q
                                          SLICE_R11C23B   CLK_TO_Q0_DELAY  1.391         7.411  6       
memory_mux_fft_ram/from_fft_to_mem_addr[4]
                                                          NET DELAY        1.271         8.682  1       
signal_filter_int/i25426_2_lut_3_lut_4_lut/D->signal_filter_int/i25426_2_lut_3_lut_4_lut/Z
                                          SLICE_R11C23B   D1_TO_F1_DELAY   0.450         9.132  1       
signal_filter_int/n47[5] ( DI1 )                          NET DELAY        0.000         9.132  1       



                                                          CONSTRAINT            0.000         0.000  1       
ADC_DCLK                                  top             CLOCK LATENCY         0.000         0.000  1       
ADC_DCLK                                                  NET DELAY             0.000         0.000  1       
ADC_DCLK_pad.bb_inst/B->ADC_DCLK_pad.bb_inst/O
                                          PIO_44          IOPAD_TO_PADDI_DELAY  0.510         0.510  1197    
fft_memory/lscc_ram_dp_inst/NON_MIX.ADDR_ROUTE[0].DATA_ROUTE[0].no_init.u_mem0/ADC_DCLK_c
                                                          NET DELAY             5.510         6.020  1       
                                                          Uncertainty           0.000         6.020  
                                                          Hold time             0.000         6.020  
----------------------------------------  --------------  --------------------  -----  ------------  ------  
Required Time                                                                                -6.020  
Arrival Time                                                                                  9.132  
----------------------------------------  --------------  --------------------  -----  ------------  ------  
Path Slack  (Passed)                                                                          3.112  




++++ Path 48 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : signal_filter_int/out_data_cnt__i2/Q  (SLICE_R11C23A)
Path End         : signal_filter_int/out_data_cnt__i4/D  (SLICE_R11C23C)
Source Clock     : adc_clk
Destination Clock: adc_clk
Logic Level      : 2
Delay Ratio      : 40.8% (route), 59.2% (logic)
Clock Skew       : 0.000 ns
Hold Constraint  : 0.000 ns 
Path Slack       : 3.112 ns  (Passed)

Name                                      Cell/Site Name  Delay Name            Delay  Arrival Time  Fanout  
----------------------------------------  --------------  --------------------  -----  ------------  ------  
ADC_DCLK                                  top             CLOCK LATENCY         0.000         0.000  1       
ADC_DCLK                                                  NET DELAY             0.000         0.000  1       
ADC_DCLK_pad.bb_inst/B->ADC_DCLK_pad.bb_inst/O
                                          PIO_44          IOPAD_TO_PADDI_DELAY  0.510         0.510  1197    
fft_memory/lscc_ram_dp_inst/NON_MIX.ADDR_ROUTE[0].DATA_ROUTE[0].no_init.u_mem0/ADC_DCLK_c
                                                          NET DELAY             5.510         6.020  1       



signal_filter_int/out_data_cnt__i2/CK->signal_filter_int/out_data_cnt__i2/Q
                                          SLICE_R11C23A   CLK_TO_Q1_DELAY  1.391         7.411  8       
memory_mux_fft_ram/from_fft_to_mem_addr[1]
                                                          NET DELAY        1.271         8.682  1       
signal_filter_int/i25412_2_lut_3_lut_4_lut/A->signal_filter_int/i25412_2_lut_3_lut_4_lut/Z
                                          SLICE_R11C23C   D1_TO_F1_DELAY   0.450         9.132  1       
signal_filter_int/n47[3] ( DI1 )                          NET DELAY        0.000         9.132  1       



                                                          CONSTRAINT            0.000         0.000  1       
ADC_DCLK                                  top             CLOCK LATENCY         0.000         0.000  1       
ADC_DCLK                                                  NET DELAY             0.000         0.000  1       
ADC_DCLK_pad.bb_inst/B->ADC_DCLK_pad.bb_inst/O
                                          PIO_44          IOPAD_TO_PADDI_DELAY  0.510         0.510  1197    
fft_memory/lscc_ram_dp_inst/NON_MIX.ADDR_ROUTE[0].DATA_ROUTE[0].no_init.u_mem0/ADC_DCLK_c ( CLK )
                                                          NET DELAY             5.510         6.020  1       
                                                          Uncertainty           0.000         6.020  
                                                          Hold time             0.000         6.020  
----------------------------------------  --------------  --------------------  -----  ------------  ------  
Required Time                                                                                -6.020  
Arrival Time                                                                                  9.132  
----------------------------------------  --------------  --------------------  -----  ------------  ------  
Path Slack  (Passed)                                                                          3.112  




++++ Path 49 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : signal_filter_int/out_data_cnt__i2/Q  (SLICE_R11C23A)
Path End         : signal_filter_int/out_data_cnt__i2/D  (SLICE_R11C23A)
Source Clock     : adc_clk
Destination Clock: adc_clk
Logic Level      : 2
Delay Ratio      : 40.8% (route), 59.2% (logic)
Clock Skew       : 0.000 ns
Hold Constraint  : 0.000 ns 
Path Slack       : 3.112 ns  (Passed)

Name                                      Cell/Site Name  Delay Name            Delay  Arrival Time  Fanout  
----------------------------------------  --------------  --------------------  -----  ------------  ------  
ADC_DCLK                                  top             CLOCK LATENCY         0.000         0.000  1       
ADC_DCLK                                                  NET DELAY             0.000         0.000  1       
ADC_DCLK_pad.bb_inst/B->ADC_DCLK_pad.bb_inst/O
                                          PIO_44          IOPAD_TO_PADDI_DELAY  0.510         0.510  1197    
fft_memory/lscc_ram_dp_inst/NON_MIX.ADDR_ROUTE[0].DATA_ROUTE[0].no_init.u_mem0/ADC_DCLK_c
                                                          NET DELAY             5.510         6.020  1       



signal_filter_int/out_data_cnt__i2/CK->signal_filter_int/out_data_cnt__i2/Q
                                          SLICE_R11C23A   CLK_TO_Q1_DELAY  1.391         7.411  8       
memory_mux_fft_ram/from_fft_to_mem_addr[1]
                                                          NET DELAY        1.271         8.682  1       
signal_filter_int/i25398_2_lut/A->signal_filter_int/i25398_2_lut/Z
                                          SLICE_R11C23A   D1_TO_F1_DELAY   0.450         9.132  1       
signal_filter_int/n47[1] ( DI1 )                          NET DELAY        0.000         9.132  1       



                                                          CONSTRAINT            0.000         0.000  1       
ADC_DCLK                                  top             CLOCK LATENCY         0.000         0.000  1       
ADC_DCLK                                                  NET DELAY             0.000         0.000  1       
ADC_DCLK_pad.bb_inst/B->ADC_DCLK_pad.bb_inst/O
                                          PIO_44          IOPAD_TO_PADDI_DELAY  0.510         0.510  1197    
fft_memory/lscc_ram_dp_inst/NON_MIX.ADDR_ROUTE[0].DATA_ROUTE[0].no_init.u_mem0/ADC_DCLK_c
                                                          NET DELAY             5.510         6.020  1       
                                                          Uncertainty           0.000         6.020  
                                                          Hold time             0.000         6.020  
----------------------------------------  --------------  --------------------  -----  ------------  ------  
Required Time                                                                                -6.020  
Arrival Time                                                                                  9.132  
----------------------------------------  --------------  --------------------  -----  ------------  ------  
Path Slack  (Passed)                                                                          3.112  




++++ Path 50 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : dac_cnt_z_i2/Q  (SLICE_R6C27C)
Path End         : dac_cnt_zz_i2/D  (SLICE_R6C27A)
Source Clock     : adc_clk
Destination Clock: adc_clk
Logic Level      : 2
Delay Ratio      : 40.8% (route), 59.2% (logic)
Clock Skew       : 0.000 ns
Hold Constraint  : 0.000 ns 
Path Slack       : 3.112 ns  (Passed)

Name                                      Cell/Site Name  Delay Name            Delay  Arrival Time  Fanout  
----------------------------------------  --------------  --------------------  -----  ------------  ------  
ADC_DCLK                                  top             CLOCK LATENCY         0.000         0.000  1       
ADC_DCLK                                                  NET DELAY             0.000         0.000  1       
ADC_DCLK_pad.bb_inst/B->ADC_DCLK_pad.bb_inst/O
                                          PIO_44          IOPAD_TO_PADDI_DELAY  0.510         0.510  1197    
fft_memory/lscc_ram_dp_inst/NON_MIX.ADDR_ROUTE[0].DATA_ROUTE[0].no_init.u_mem0/ADC_DCLK_c
                                                          NET DELAY             5.510         6.020  1       



dac_cnt_z_i2/CK->dac_cnt_z_i2/Q           SLICE_R6C27C    CLK_TO_Q1_DELAY  1.391         7.411  1       
dac_cnt_z[10]                                             NET DELAY        1.271         8.682  1       
SLICE_277/D1->SLICE_277/F1                SLICE_R6C27A    D1_TO_F1_DELAY   0.450         9.132  1       
dac_cnt_z[10].sig_784.FeedThruLUT ( DI1 )
                                                          NET DELAY        0.000         9.132  1       



                                                          CONSTRAINT            0.000         0.000  1       
ADC_DCLK                                  top             CLOCK LATENCY         0.000         0.000  1       
ADC_DCLK                                                  NET DELAY             0.000         0.000  1       
ADC_DCLK_pad.bb_inst/B->ADC_DCLK_pad.bb_inst/O
                                          PIO_44          IOPAD_TO_PADDI_DELAY  0.510         0.510  1197    
fft_memory/lscc_ram_dp_inst/NON_MIX.ADDR_ROUTE[0].DATA_ROUTE[0].no_init.u_mem0/ADC_DCLK_c ( CLK )
                                                          NET DELAY             5.510         6.020  1       
                                                          Uncertainty           0.000         6.020  
                                                          Hold time             0.000         6.020  
----------------------------------------  --------------  --------------------  -----  ------------  ------  
Required Time                                                                                -6.020  
Arrival Time                                                                                  9.132  
----------------------------------------  --------------  --------------------  -----  ------------  ------  
Path Slack  (Passed)                                                                          3.112  




++++ Path 51 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : m_axil_arvalid_z_c/Q  (SLICE_R9C9D)
Path End         : i2c_slave_axil_master_inst/m_axil_arvalid_reg/D  (SLICE_R9C9D)
Source Clock     : adc_clk
Destination Clock: adc_clk
Logic Level      : 2
Delay Ratio      : 40.8% (route), 59.2% (logic)
Clock Skew       : 0.000 ns
Hold Constraint  : 0.000 ns 
Path Slack       : 3.112 ns  (Passed)

Name                                      Cell/Site Name  Delay Name            Delay  Arrival Time  Fanout  
----------------------------------------  --------------  --------------------  -----  ------------  ------  
ADC_DCLK                                  top             CLOCK LATENCY         0.000         0.000  1       
ADC_DCLK                                                  NET DELAY             0.000         0.000  1       
ADC_DCLK_pad.bb_inst/B->ADC_DCLK_pad.bb_inst/O
                                          PIO_44          IOPAD_TO_PADDI_DELAY  0.510         0.510  1197    
fft_memory/lscc_ram_dp_inst/NON_MIX.ADDR_ROUTE[0].DATA_ROUTE[0].no_init.u_mem0/ADC_DCLK_c
                                                          NET DELAY             5.510         6.020  1       



m_axil_arvalid_z_c/CK->m_axil_arvalid_z_c/Q
                                          SLICE_R9C9D     CLK_TO_Q0_DELAY  1.391         7.411  2       
i2c_slave_axil_master_inst/m_axil_arvalid_z
                                                          NET DELAY        1.271         8.682  1       
i2c_slave_axil_master_inst/i1_4_lut_adj_37939/D->i2c_slave_axil_master_inst/i1_4_lut_adj_37939/Z
                                          SLICE_R9C9D     D1_TO_F1_DELAY   0.450         9.132  1       
i2c_slave_axil_master_inst/m_axil_arvalid_next ( DI1 )
                                                          NET DELAY        0.000         9.132  1       



                                                          CONSTRAINT            0.000         0.000  1       
ADC_DCLK                                  top             CLOCK LATENCY         0.000         0.000  1       
ADC_DCLK                                                  NET DELAY             0.000         0.000  1       
ADC_DCLK_pad.bb_inst/B->ADC_DCLK_pad.bb_inst/O
                                          PIO_44          IOPAD_TO_PADDI_DELAY  0.510         0.510  1197    
fft_memory/lscc_ram_dp_inst/NON_MIX.ADDR_ROUTE[0].DATA_ROUTE[0].no_init.u_mem0/ADC_DCLK_c
                                                          NET DELAY             5.510         6.020  1       
                                                          Uncertainty           0.000         6.020  
                                                          Hold time             0.000         6.020  
----------------------------------------  --------------  --------------------  -----  ------------  ------  
Required Time                                                                                -6.020  
Arrival Time                                                                                  9.132  
----------------------------------------  --------------  --------------------  -----  ------------  ------  
Path Slack  (Passed)                                                                          3.112  




++++ Path 52 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : i2c_slave_axil_master_inst/data_reg_i0_i13/Q  (SLICE_R6C12B)
Path End         : regs[3][13]/D  (SLICE_R5C12C)
Source Clock     : adc_clk
Destination Clock: adc_clk
Logic Level      : 2
Delay Ratio      : 40.8% (route), 59.2% (logic)
Clock Skew       : 0.000 ns
Hold Constraint  : 0.000 ns 
Path Slack       : 3.112 ns  (Passed)

Name                                      Cell/Site Name  Delay Name            Delay  Arrival Time  Fanout  
----------------------------------------  --------------  --------------------  -----  ------------  ------  
ADC_DCLK                                  top             CLOCK LATENCY         0.000         0.000  1       
ADC_DCLK                                                  NET DELAY             0.000         0.000  1       
ADC_DCLK_pad.bb_inst/B->ADC_DCLK_pad.bb_inst/O
                                          PIO_44          IOPAD_TO_PADDI_DELAY  0.510         0.510  1197    
fft_memory/lscc_ram_dp_inst/NON_MIX.ADDR_ROUTE[0].DATA_ROUTE[0].no_init.u_mem0/ADC_DCLK_c
                                                          NET DELAY             5.510         6.020  1       



i2c_slave_axil_master_inst/data_reg_i0_i13/CK->i2c_slave_axil_master_inst/data_reg_i0_i13/Q
                                          SLICE_R6C12B    CLK_TO_Q1_DELAY  1.391         7.411  15      
i2c_slave_axil_master_inst/m_axil_wdata[13]
                                                          NET DELAY        1.271         8.682  1       
SLICE_154/D1->SLICE_154/F1                SLICE_R5C12C    D1_TO_F1_DELAY   0.450         9.132  1       
m_axil_wdata[13].sig_023.FeedThruLUT ( DI1 )
                                                          NET DELAY        0.000         9.132  1       



                                                          CONSTRAINT            0.000         0.000  1       
ADC_DCLK                                  top             CLOCK LATENCY         0.000         0.000  1       
ADC_DCLK                                                  NET DELAY             0.000         0.000  1       
ADC_DCLK_pad.bb_inst/B->ADC_DCLK_pad.bb_inst/O
                                          PIO_44          IOPAD_TO_PADDI_DELAY  0.510         0.510  1197    
fft_memory/lscc_ram_dp_inst/NON_MIX.ADDR_ROUTE[0].DATA_ROUTE[0].no_init.u_mem0/ADC_DCLK_c ( CLK )
                                                          NET DELAY             5.510         6.020  1       
                                                          Uncertainty           0.000         6.020  
                                                          Hold time             0.000         6.020  
----------------------------------------  --------------  --------------------  -----  ------------  ------  
Required Time                                                                                -6.020  
Arrival Time                                                                                  9.132  
----------------------------------------  --------------  --------------------  -----  ------------  ------  
Path Slack  (Passed)                                                                          3.112  




++++ Path 53 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : fifo_i2s/lscc_fifo_inst/rd_addr_p1_r_i2/Q  (SLICE_R16C29C)
Path End         : fifo_i2s/lscc_fifo_inst/raddr_r_i2/D  (SLICE_R15C29C)
Source Clock     : adc_clk
Destination Clock: adc_clk
Logic Level      : 2
Delay Ratio      : 40.8% (route), 59.2% (logic)
Clock Skew       : 0.000 ns
Hold Constraint  : 0.000 ns 
Path Slack       : 3.112 ns  (Passed)

Name                                      Cell/Site Name  Delay Name            Delay  Arrival Time  Fanout  
----------------------------------------  --------------  --------------------  -----  ------------  ------  
ADC_DCLK                                  top             CLOCK LATENCY         0.000         0.000  1       
ADC_DCLK                                                  NET DELAY             0.000         0.000  1       
ADC_DCLK_pad.bb_inst/B->ADC_DCLK_pad.bb_inst/O
                                          PIO_44          IOPAD_TO_PADDI_DELAY  0.510         0.510  1197    
fft_memory/lscc_ram_dp_inst/NON_MIX.ADDR_ROUTE[0].DATA_ROUTE[0].no_init.u_mem0/ADC_DCLK_c
                                                          NET DELAY             5.510         6.020  1       



fifo_i2s/lscc_fifo_inst/rd_addr_p1_r_i2/CK->fifo_i2s/lscc_fifo_inst/rd_addr_p1_r_i2/Q
                                          SLICE_R16C29C   CLK_TO_Q0_DELAY  1.391         7.411  5       
fifo_i2s/lscc_fifo_inst/rd_addr_p1_r[2]                   NET DELAY        1.271         8.682  1       
fifo_i2s.lscc_fifo_inst.SLICE_101/D0->fifo_i2s.lscc_fifo_inst.SLICE_101/F0
                                          SLICE_R15C29C   D0_TO_F0_DELAY   0.450         9.132  1       
fifo_i2s.lscc_fifo_inst.rd_addr_r_8__N_2338[2]$n58 ( DI0 )
                                                          NET DELAY        0.000         9.132  1       



                                                          CONSTRAINT            0.000         0.000  1       
ADC_DCLK                                  top             CLOCK LATENCY         0.000         0.000  1       
ADC_DCLK                                                  NET DELAY             0.000         0.000  1       
ADC_DCLK_pad.bb_inst/B->ADC_DCLK_pad.bb_inst/O
                                          PIO_44          IOPAD_TO_PADDI_DELAY  0.510         0.510  1197    
fft_memory/lscc_ram_dp_inst/NON_MIX.ADDR_ROUTE[0].DATA_ROUTE[0].no_init.u_mem0/ADC_DCLK_c ( CLK )
                                                          NET DELAY             5.510         6.020  1       
                                                          Uncertainty           0.000         6.020  
                                                          Hold time             0.000         6.020  
----------------------------------------  --------------  --------------------  -----  ------------  ------  
Required Time                                                                                -6.020  
Arrival Time                                                                                  9.132  
----------------------------------------  --------------  --------------------  -----  ------------  ------  
Path Slack  (Passed)                                                                          3.112  




++++ Path 54 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : fifo_i2s/lscc_fifo_inst/rd_addr_p1_r_i2/Q  (SLICE_R16C29C)
Path End         : fifo_i2s/lscc_fifo_inst/rd_cmpaddr_r_i2/D  (SLICE_R15C29B)
Source Clock     : adc_clk
Destination Clock: adc_clk
Logic Level      : 2
Delay Ratio      : 40.8% (route), 59.2% (logic)
Clock Skew       : 0.000 ns
Hold Constraint  : 0.000 ns 
Path Slack       : 3.112 ns  (Passed)

Name                                      Cell/Site Name  Delay Name            Delay  Arrival Time  Fanout  
----------------------------------------  --------------  --------------------  -----  ------------  ------  
ADC_DCLK                                  top             CLOCK LATENCY         0.000         0.000  1       
ADC_DCLK                                                  NET DELAY             0.000         0.000  1       
ADC_DCLK_pad.bb_inst/B->ADC_DCLK_pad.bb_inst/O
                                          PIO_44          IOPAD_TO_PADDI_DELAY  0.510         0.510  1197    
fft_memory/lscc_ram_dp_inst/NON_MIX.ADDR_ROUTE[0].DATA_ROUTE[0].no_init.u_mem0/ADC_DCLK_c
                                                          NET DELAY             5.510         6.020  1       



fifo_i2s/lscc_fifo_inst/rd_addr_p1_r_i2/CK->fifo_i2s/lscc_fifo_inst/rd_addr_p1_r_i2/Q
                                          SLICE_R16C29C   CLK_TO_Q0_DELAY  1.391         7.411  5       
fifo_i2s/lscc_fifo_inst/rd_addr_p1_r[2]                   NET DELAY        1.271         8.682  1       
fifo_i2s.lscc_fifo_inst.SLICE_94/D0->fifo_i2s.lscc_fifo_inst.SLICE_94/F0
                                          SLICE_R15C29B   D0_TO_F0_DELAY   0.450         9.132  1       
fifo_i2s.lscc_fifo_inst.rd_addr_r_8__N_2338[2]$n57 ( DI0 )
                                                          NET DELAY        0.000         9.132  1       



                                                          CONSTRAINT            0.000         0.000  1       
ADC_DCLK                                  top             CLOCK LATENCY         0.000         0.000  1       
ADC_DCLK                                                  NET DELAY             0.000         0.000  1       
ADC_DCLK_pad.bb_inst/B->ADC_DCLK_pad.bb_inst/O
                                          PIO_44          IOPAD_TO_PADDI_DELAY  0.510         0.510  1197    
fft_memory/lscc_ram_dp_inst/NON_MIX.ADDR_ROUTE[0].DATA_ROUTE[0].no_init.u_mem0/ADC_DCLK_c ( CLK )
                                                          NET DELAY             5.510         6.020  1       
                                                          Uncertainty           0.000         6.020  
                                                          Hold time             0.000         6.020  
----------------------------------------  --------------  --------------------  -----  ------------  ------  
Required Time                                                                                -6.020  
Arrival Time                                                                                  9.132  
----------------------------------------  --------------  --------------------  -----  ------------  ------  
Path Slack  (Passed)                                                                          3.112  




++++ Path 55 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : fifo_i2s/lscc_fifo_inst/rd_addr_r_i8/Q  (SLICE_R16C27A)
Path End         : fifo_i2s/lscc_fifo_inst/MISC.rd_flag_addr_r_i8/D  (SLICE_R16C27A)
Source Clock     : adc_clk
Destination Clock: adc_clk
Logic Level      : 2
Delay Ratio      : 40.8% (route), 59.2% (logic)
Clock Skew       : 0.000 ns
Hold Constraint  : 0.000 ns 
Path Slack       : 3.112 ns  (Passed)

Name                                      Cell/Site Name  Delay Name            Delay  Arrival Time  Fanout  
----------------------------------------  --------------  --------------------  -----  ------------  ------  
ADC_DCLK                                  top             CLOCK LATENCY         0.000         0.000  1       
ADC_DCLK                                                  NET DELAY             0.000         0.000  1       
ADC_DCLK_pad.bb_inst/B->ADC_DCLK_pad.bb_inst/O
                                          PIO_44          IOPAD_TO_PADDI_DELAY  0.510         0.510  1197    
fft_memory/lscc_ram_dp_inst/NON_MIX.ADDR_ROUTE[0].DATA_ROUTE[0].no_init.u_mem0/ADC_DCLK_c
                                                          NET DELAY             5.510         6.020  1       



fifo_i2s/lscc_fifo_inst/rd_addr_r_i8/CK->fifo_i2s/lscc_fifo_inst/rd_addr_r_i8/Q
                                          SLICE_R16C27A   CLK_TO_Q0_DELAY  1.391         7.411  4       
fifo_i2s/lscc_fifo_inst/rd_addr_r[8]                      NET DELAY        1.271         8.682  1       
fifo_i2s.lscc_fifo_inst.SLICE_76/D1->fifo_i2s.lscc_fifo_inst.SLICE_76/F1
                                          SLICE_R16C27A   D1_TO_F1_DELAY   0.450         9.132  1       
fifo_i2s.lscc_fifo_inst.rd_addr_r_8__N_2338[8]$n75 ( DI1 )
                                                          NET DELAY        0.000         9.132  1       



                                                          CONSTRAINT            0.000         0.000  1       
ADC_DCLK                                  top             CLOCK LATENCY         0.000         0.000  1       
ADC_DCLK                                                  NET DELAY             0.000         0.000  1       
ADC_DCLK_pad.bb_inst/B->ADC_DCLK_pad.bb_inst/O
                                          PIO_44          IOPAD_TO_PADDI_DELAY  0.510         0.510  1197    
fft_memory/lscc_ram_dp_inst/NON_MIX.ADDR_ROUTE[0].DATA_ROUTE[0].no_init.u_mem0/ADC_DCLK_c
                                                          NET DELAY             5.510         6.020  1       
                                                          Uncertainty           0.000         6.020  
                                                          Hold time             0.000         6.020  
----------------------------------------  --------------  --------------------  -----  ------------  ------  
Required Time                                                                                -6.020  
Arrival Time                                                                                  9.132  
----------------------------------------  --------------  --------------------  -----  ------------  ------  
Path Slack  (Passed)                                                                          3.112  




++++ Path 56 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : fifo_i2s/lscc_fifo_inst/rd_addr_p1_r_i0/Q  (SLICE_R18C28A)
Path End         : fifo_i2s/lscc_fifo_inst/rd_addr_p1cmp_r_i0/D  (SLICE_R18C28C)
Source Clock     : adc_clk
Destination Clock: adc_clk
Logic Level      : 2
Delay Ratio      : 40.8% (route), 59.2% (logic)
Clock Skew       : 0.000 ns
Hold Constraint  : 0.000 ns 
Path Slack       : 3.112 ns  (Passed)

Name                                      Cell/Site Name  Delay Name            Delay  Arrival Time  Fanout  
----------------------------------------  --------------  --------------------  -----  ------------  ------  
ADC_DCLK                                  top             CLOCK LATENCY         0.000         0.000  1       
ADC_DCLK                                                  NET DELAY             0.000         0.000  1       
ADC_DCLK_pad.bb_inst/B->ADC_DCLK_pad.bb_inst/O
                                          PIO_44          IOPAD_TO_PADDI_DELAY  0.510         0.510  1197    
fft_memory/lscc_ram_dp_inst/NON_MIX.ADDR_ROUTE[0].DATA_ROUTE[0].no_init.u_mem0/ADC_DCLK_c
                                                          NET DELAY             5.510         6.020  1       



fifo_i2s/lscc_fifo_inst/rd_addr_p1_r_i0/CK->fifo_i2s/lscc_fifo_inst/rd_addr_p1_r_i0/Q
                                          SLICE_R18C28A   CLK_TO_Q0_DELAY  1.391         7.411  9       
fifo_i2s/lscc_fifo_inst/rd_addr_p1_r[0]                   NET DELAY        1.271         8.682  1       
fifo_i2s.lscc_fifo_inst.SLICE_21/D0->fifo_i2s.lscc_fifo_inst.SLICE_21/F0
                                          SLICE_R18C28C   D0_TO_F0_DELAY   0.450         9.132  1       
fifo_i2s.lscc_fifo_inst.rd_addr_p1_r_8__N_2347[0]$n16 ( DI0 )
                                                          NET DELAY        0.000         9.132  1       



                                                          CONSTRAINT            0.000         0.000  1       
ADC_DCLK                                  top             CLOCK LATENCY         0.000         0.000  1       
ADC_DCLK                                                  NET DELAY             0.000         0.000  1       
ADC_DCLK_pad.bb_inst/B->ADC_DCLK_pad.bb_inst/O
                                          PIO_44          IOPAD_TO_PADDI_DELAY  0.510         0.510  1197    
fft_memory/lscc_ram_dp_inst/NON_MIX.ADDR_ROUTE[0].DATA_ROUTE[0].no_init.u_mem0/ADC_DCLK_c ( CLK )
                                                          NET DELAY             5.510         6.020  1       
                                                          Uncertainty           0.000         6.020  
                                                          Hold time             0.000         6.020  
----------------------------------------  --------------  --------------------  -----  ------------  ------  
Required Time                                                                                -6.020  
Arrival Time                                                                                  9.132  
----------------------------------------  --------------  --------------------  -----  ------------  ------  
Path Slack  (Passed)                                                                          3.112  




++++ Path 57 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : fifo_i2s/lscc_fifo_inst/rd_addr_p1_r_i0/Q  (SLICE_R18C28A)
Path End         : fifo_i2s/lscc_fifo_inst/rd_addr_p1_r_i0/D  (SLICE_R18C28A)
Source Clock     : adc_clk
Destination Clock: adc_clk
Logic Level      : 2
Delay Ratio      : 40.8% (route), 59.2% (logic)
Clock Skew       : 0.000 ns
Hold Constraint  : 0.000 ns 
Path Slack       : 3.112 ns  (Passed)

Name                                      Cell/Site Name  Delay Name            Delay  Arrival Time  Fanout  
----------------------------------------  --------------  --------------------  -----  ------------  ------  
ADC_DCLK                                  top             CLOCK LATENCY         0.000         0.000  1       
ADC_DCLK                                                  NET DELAY             0.000         0.000  1       
ADC_DCLK_pad.bb_inst/B->ADC_DCLK_pad.bb_inst/O
                                          PIO_44          IOPAD_TO_PADDI_DELAY  0.510         0.510  1197    
fft_memory/lscc_ram_dp_inst/NON_MIX.ADDR_ROUTE[0].DATA_ROUTE[0].no_init.u_mem0/ADC_DCLK_c
                                                          NET DELAY             5.510         6.020  1       



fifo_i2s/lscc_fifo_inst/rd_addr_p1_r_i0/CK->fifo_i2s/lscc_fifo_inst/rd_addr_p1_r_i0/Q
                                          SLICE_R18C28A   CLK_TO_Q0_DELAY  1.391         7.411  9       
fifo_i2s/lscc_fifo_inst/rd_addr_p1_r[0]                   NET DELAY        1.271         8.682  1       
fifo_i2s/lscc_fifo_inst/i18322_2_lut_4_lut/B->fifo_i2s/lscc_fifo_inst/i18322_2_lut_4_lut/Z
                                          SLICE_R18C28A   D0_TO_F0_DELAY   0.450         9.132  1       
fifo_i2s/lscc_fifo_inst/rd_addr_p1_r_8__N_2347[0] ( DI0 )
                                                          NET DELAY        0.000         9.132  1       



                                                          CONSTRAINT            0.000         0.000  1       
ADC_DCLK                                  top             CLOCK LATENCY         0.000         0.000  1       
ADC_DCLK                                                  NET DELAY             0.000         0.000  1       
ADC_DCLK_pad.bb_inst/B->ADC_DCLK_pad.bb_inst/O
                                          PIO_44          IOPAD_TO_PADDI_DELAY  0.510         0.510  1197    
fft_memory/lscc_ram_dp_inst/NON_MIX.ADDR_ROUTE[0].DATA_ROUTE[0].no_init.u_mem0/ADC_DCLK_c
                                                          NET DELAY             5.510         6.020  1       
                                                          Uncertainty           0.000         6.020  
                                                          Hold time             0.000         6.020  
----------------------------------------  --------------  --------------------  -----  ------------  ------  
Required Time                                                                                -6.020  
Arrival Time                                                                                  9.132  
----------------------------------------  --------------  --------------------  -----  ------------  ------  
Path Slack  (Passed)                                                                          3.112  




++++ Path 58 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : fifo_i2s/lscc_fifo_inst/wr_addr_p1_r_i0/Q  (SLICE_R14C27C)
Path End         : fifo_i2s/lscc_fifo_inst/waddr_r_i0/D  (SLICE_R14C28A)
Source Clock     : adc_clk
Destination Clock: adc_clk
Logic Level      : 2
Delay Ratio      : 40.8% (route), 59.2% (logic)
Clock Skew       : 0.000 ns
Hold Constraint  : 0.000 ns 
Path Slack       : 3.112 ns  (Passed)

Name                                      Cell/Site Name  Delay Name            Delay  Arrival Time  Fanout  
----------------------------------------  --------------  --------------------  -----  ------------  ------  
ADC_DCLK                                  top             CLOCK LATENCY         0.000         0.000  1       
ADC_DCLK                                                  NET DELAY             0.000         0.000  1       
ADC_DCLK_pad.bb_inst/B->ADC_DCLK_pad.bb_inst/O
                                          PIO_44          IOPAD_TO_PADDI_DELAY  0.510         0.510  1197    
fft_memory/lscc_ram_dp_inst/NON_MIX.ADDR_ROUTE[0].DATA_ROUTE[0].no_init.u_mem0/ADC_DCLK_c
                                                          NET DELAY             5.510         6.020  1       



fifo_i2s/lscc_fifo_inst/wr_addr_p1_r_i0/CK->fifo_i2s/lscc_fifo_inst/wr_addr_p1_r_i0/Q
                                          SLICE_R14C27C   CLK_TO_Q0_DELAY  1.391         7.411  8       
fifo_i2s/lscc_fifo_inst/wr_addr_p1_r[0]                   NET DELAY        1.271         8.682  1       
fifo_i2s.lscc_fifo_inst.SLICE_17/D0->fifo_i2s.lscc_fifo_inst.SLICE_17/F0
                                          SLICE_R14C28A   D0_TO_F0_DELAY   0.450         9.132  1       
fifo_i2s.lscc_fifo_inst.wr_addr_r_8__N_2295[0]$n1 ( DI0 )
                                                          NET DELAY        0.000         9.132  1       



                                                          CONSTRAINT            0.000         0.000  1       
ADC_DCLK                                  top             CLOCK LATENCY         0.000         0.000  1       
ADC_DCLK                                                  NET DELAY             0.000         0.000  1       
ADC_DCLK_pad.bb_inst/B->ADC_DCLK_pad.bb_inst/O
                                          PIO_44          IOPAD_TO_PADDI_DELAY  0.510         0.510  1197    
fft_memory/lscc_ram_dp_inst/NON_MIX.ADDR_ROUTE[0].DATA_ROUTE[0].no_init.u_mem0/ADC_DCLK_c ( CLK )
                                                          NET DELAY             5.510         6.020  1       
                                                          Uncertainty           0.000         6.020  
                                                          Hold time             0.000         6.020  
----------------------------------------  --------------  --------------------  -----  ------------  ------  
Required Time                                                                                -6.020  
Arrival Time                                                                                  9.132  
----------------------------------------  --------------  --------------------  -----  ------------  ------  
Path Slack  (Passed)                                                                          3.112  




++++ Path 59 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : fifo_i2s/lscc_fifo_inst/wr_addr_p1_r_i1/Q  (SLICE_R14C27C)
Path End         : fifo_i2s/lscc_fifo_inst/waddr_r_i1/D  (SLICE_R14C28A)
Source Clock     : adc_clk
Destination Clock: adc_clk
Logic Level      : 2
Delay Ratio      : 40.8% (route), 59.2% (logic)
Clock Skew       : 0.000 ns
Hold Constraint  : 0.000 ns 
Path Slack       : 3.112 ns  (Passed)

Name                                      Cell/Site Name  Delay Name            Delay  Arrival Time  Fanout  
----------------------------------------  --------------  --------------------  -----  ------------  ------  
ADC_DCLK                                  top             CLOCK LATENCY         0.000         0.000  1       
ADC_DCLK                                                  NET DELAY             0.000         0.000  1       
ADC_DCLK_pad.bb_inst/B->ADC_DCLK_pad.bb_inst/O
                                          PIO_44          IOPAD_TO_PADDI_DELAY  0.510         0.510  1197    
fft_memory/lscc_ram_dp_inst/NON_MIX.ADDR_ROUTE[0].DATA_ROUTE[0].no_init.u_mem0/ADC_DCLK_c
                                                          NET DELAY             5.510         6.020  1       



fifo_i2s/lscc_fifo_inst/wr_addr_p1_r_i1/CK->fifo_i2s/lscc_fifo_inst/wr_addr_p1_r_i1/Q
                                          SLICE_R14C27C   CLK_TO_Q1_DELAY  1.391         7.411  6       
fifo_i2s/lscc_fifo_inst/wr_addr_p1_r[1]                   NET DELAY        1.271         8.682  1       
fifo_i2s.lscc_fifo_inst.SLICE_17/D1->fifo_i2s.lscc_fifo_inst.SLICE_17/F1
                                          SLICE_R14C28A   D1_TO_F1_DELAY   0.450         9.132  1       
fifo_i2s.lscc_fifo_inst.wr_addr_r_8__N_2295[1]$n19 ( DI1 )
                                                          NET DELAY        0.000         9.132  1       



                                                          CONSTRAINT            0.000         0.000  1       
ADC_DCLK                                  top             CLOCK LATENCY         0.000         0.000  1       
ADC_DCLK                                                  NET DELAY             0.000         0.000  1       
ADC_DCLK_pad.bb_inst/B->ADC_DCLK_pad.bb_inst/O
                                          PIO_44          IOPAD_TO_PADDI_DELAY  0.510         0.510  1197    
fft_memory/lscc_ram_dp_inst/NON_MIX.ADDR_ROUTE[0].DATA_ROUTE[0].no_init.u_mem0/ADC_DCLK_c ( CLK )
                                                          NET DELAY             5.510         6.020  1       
                                                          Uncertainty           0.000         6.020  
                                                          Hold time             0.000         6.020  
----------------------------------------  --------------  --------------------  -----  ------------  ------  
Required Time                                                                                -6.020  
Arrival Time                                                                                  9.132  
----------------------------------------  --------------  --------------------  -----  ------------  ------  
Path Slack  (Passed)                                                                          3.112  




++++ Path 60 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : fifo_i2s/lscc_fifo_inst/wr_addr_p1_r_i0/Q  (SLICE_R14C27C)
Path End         : fifo_i2s/lscc_fifo_inst/wr_addr_r_i0/D  (SLICE_R14C28D)
Source Clock     : adc_clk
Destination Clock: adc_clk
Logic Level      : 2
Delay Ratio      : 40.8% (route), 59.2% (logic)
Clock Skew       : 0.000 ns
Hold Constraint  : 0.000 ns 
Path Slack       : 3.112 ns  (Passed)

Name                                      Cell/Site Name  Delay Name            Delay  Arrival Time  Fanout  
----------------------------------------  --------------  --------------------  -----  ------------  ------  
ADC_DCLK                                  top             CLOCK LATENCY         0.000         0.000  1       
ADC_DCLK                                                  NET DELAY             0.000         0.000  1       
ADC_DCLK_pad.bb_inst/B->ADC_DCLK_pad.bb_inst/O
                                          PIO_44          IOPAD_TO_PADDI_DELAY  0.510         0.510  1197    
fft_memory/lscc_ram_dp_inst/NON_MIX.ADDR_ROUTE[0].DATA_ROUTE[0].no_init.u_mem0/ADC_DCLK_c
                                                          NET DELAY             5.510         6.020  1       



fifo_i2s/lscc_fifo_inst/wr_addr_p1_r_i0/CK->fifo_i2s/lscc_fifo_inst/wr_addr_p1_r_i0/Q
                                          SLICE_R14C27C   CLK_TO_Q0_DELAY  1.391         7.411  8       
fifo_i2s/lscc_fifo_inst/wr_addr_p1_r[0]                   NET DELAY        1.271         8.682  1       
fifo_i2s/lscc_fifo_inst/i18316_2_lut_4_lut/B->fifo_i2s/lscc_fifo_inst/i18316_2_lut_4_lut/Z
                                          SLICE_R14C28D   D0_TO_F0_DELAY   0.450         9.132  1       
fifo_i2s/lscc_fifo_inst/wr_addr_r_8__N_2295[0] ( DI0 )
                                                          NET DELAY        0.000         9.132  1       



                                                          CONSTRAINT            0.000         0.000  1       
ADC_DCLK                                  top             CLOCK LATENCY         0.000         0.000  1       
ADC_DCLK                                                  NET DELAY             0.000         0.000  1       
ADC_DCLK_pad.bb_inst/B->ADC_DCLK_pad.bb_inst/O
                                          PIO_44          IOPAD_TO_PADDI_DELAY  0.510         0.510  1197    
fft_memory/lscc_ram_dp_inst/NON_MIX.ADDR_ROUTE[0].DATA_ROUTE[0].no_init.u_mem0/ADC_DCLK_c ( CLK )
                                                          NET DELAY             5.510         6.020  1       
                                                          Uncertainty           0.000         6.020  
                                                          Hold time             0.000         6.020  
----------------------------------------  --------------  --------------------  -----  ------------  ------  
Required Time                                                                                -6.020  
Arrival Time                                                                                  9.132  
----------------------------------------  --------------  --------------------  -----  ------------  ------  
Path Slack  (Passed)                                                                          3.112  



+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 
                    End of Detailed Report for timing paths 
+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 


##########################################################

