<!--Cache Simualtor Glable Configuration Parameters
  Cache2Cache = [0, 1] use to set C2C date transfer between cores
  CohProtocol = [MSI, MESI, MOESI, PMSI] 
  nCores = Integer number 
  RunTillEnd = [0, 1] use to configure the simulator to run benchmarks till the end
  totalTimeInSeconds = number of seconds to run the simulator, configue this parameter if "RunTillEnd" = 0-->

<MCoreSimProject 
	numberOfRuns="1" 
	totalTimeInSeconds="1" 
	RunTillEnd="1" 
	busClkNanoSec="100" 
	nCores="1" 
	cpuFIFOSize="5" 
	busFIFOSize="30" 
	Cache2Cache="1" 
	CohProtocol="MESI">
  
  <!--L1 Bus Configuration Parameters 
       Notes:
         1) if BusArch set to unified then "ReqBusArb" should be same as "RespBusArb"
         2) if BusArb set to CUSTOM, then "ReqBusArb" and "RespBusArb" should be provided
         3) if BusArb set to PISCOT or PMSI, then there is no need to configure Req/Resp BusArb
         4) WrkConserv is used with "TDM" to utilize the idle slots, set this to zero utilize the empty slots
       BusArch    = [unified, split] 
       BusArb     = [PMSI, PISCOT, CUSTOM] 
       ReqBusArb  = [TDM, FCFS, RR, WRR] 
       RespBusArb = [TDM, FCFS, RR, WRR] 
       WrkConserv = [0, 1] -->
  <InterConnect>
    <L1BusCnfg
    	busClkNanoSec="100"
    	busClkSkew="0" 
    	BusArch="split"
    	BusArb="PISCOT" 
    	ReqBusArb="TDM"
    	RespBusArb="FCFS"
    	ReqBusLat="4"
    	RespBusLat="50"
    	WrkConserv="1">
    </L1BusCnfg>
  </InterConnect>
  
  <!--Core Configuration Parameters nCores Fields -->
  <privateCaches>
    <privateCache 
    	cacheId="0" 
    	cpuClkNanoSec="100" 
    	cpuClkSkew="0" 
    	ctrlClkNanoSec="100" 
    	ctrlClkSkew="40"  
    	NPendReq="1"
    	reqWbRatio= "1" 
    	ReplcPolc= "RANDOM"
    	blockSize="64" 
    	cacheSize="16384" 
    	mapping="0" 
    	nways="1">
    </privateCache>
  </privateCaches>
  <sharedCaches>
    <sharedCache 
    	cacheId="10" 
    	cpuClkMHz="100" 
    	cpuClkSkew="60" 
    	ctrlClkMHz="100" 
    	ctrlClkSkew="50" 
    	ReplcPolc= "MRU"
    	blockSize="64" 
    	cacheSize="1048576" 
    	mapping="1" 
    	nways="8"
    	CachePreLoad="1">
    </sharedCache>
  </sharedCaches>
  <DRAMCnfg
       DRAMId="100"
       ctrlClkMHz="100" 
       ctrlClkSkew="0" 
       DRAMSIMEnable="1"
       MEMMODLE="FIXEDLat"
       MEMLATENCY="250"
       MEMOutsandingReqs="16">
  </DRAMCnfg>
</MCoreSimProject>
