// Seed: 1653335173
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13,
    id_14,
    id_15,
    id_16,
    id_17
);
  inout wire id_17;
  input wire id_16;
  input wire id_15;
  inout wire id_14;
  output wire id_13;
  output wire id_12;
  input wire id_11;
  inout wire id_10;
  inout wire id_9;
  inout wire id_8;
  input wire id_7;
  inout wire id_6;
  output wire id_5;
  output wire id_4;
  inout wire id_3;
  output wire id_2;
  output wire id_1;
  assign id_8 = {1, 1'b0, id_17, 1} ^ 1;
  wire id_18;
  assign id_14 = id_10;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10
);
  output wire id_10;
  inout wire id_9;
  inout wire id_8;
  output wire id_7;
  input wire id_6;
  input wire id_5;
  output wire id_4;
  output wire id_3;
  inout wire id_2;
  input wire id_1;
  always @(negedge id_6 or negedge 1 != 1) begin
    id_7 <= id_5;
  end
  module_0(
      id_2,
      id_2,
      id_8,
      id_9,
      id_9,
      id_8,
      id_2,
      id_2,
      id_2,
      id_9,
      id_8,
      id_3,
      id_3,
      id_9,
      id_9,
      id_6,
      id_8
  );
endmodule
