<?xml version="1.0" encoding="utf-8"?>
<feed xmlns="http://www.w3.org/2005/Atom">
  <title>L</title>
  
  <subtitle>make it simple, make it happen.</subtitle>
  <link href="/atom.xml" rel="self"/>
  
  <link href="http://liujunming.github.io/"/>
  <updated>2024-06-23T13:00:05.922Z</updated>
  <id>http://liujunming.github.io/</id>
  
  <author>
    <name>liujunming</name>
    
  </author>
  
  <generator uri="http://hexo.io/">Hexo</generator>
  
  <entry>
    <title>Flow Bifurcation vs RSS</title>
    <link href="http://liujunming.github.io/2024/06/23/Flow-Bifurcation-vs-RSS/"/>
    <id>http://liujunming.github.io/2024/06/23/Flow-Bifurcation-vs-RSS/</id>
    <published>2024-06-23T12:30:14.000Z</published>
    <updated>2024-06-23T13:00:05.922Z</updated>
    
    <content type="html"><![CDATA[<p><a href="/2024/06/23/Notes-about-Flow-Bifurcation-mechanism/">Flow Bifurcation</a>与<a href="/2024/05/05/Notes-about-RSS-Receive-Side-Scaling/">RSS(Receive Side Scaling)</a>都会控制网络流量到指定RX Queue，那么两者的区别又是什么呢？<a id="more"></a></p><blockquote><p>RSS is trying to spread incoming packets across cores while directing packets from common flows to the same core. Unlike RSS, Intel Ethernet Flow Director is trying to establish a unique association between flows and the core with the consuming application. Indexing solely by a hash won’t do that. Distinct flows must be uniquely characterized with a high probability which cannot be accomplished by a hash alone.</p></blockquote><p>RSS只是为了load balance，无法做到queue隔离；比如dpdk的某些流量会导向RX Q1，但是如果只基于RSS的话，根据hash值的计算，内核协议栈的某些流量也会导向RX Q1；此时dpdk的网络流量就会与内核协议栈的流量导向到相同RX Queue，就无法做到queue隔离了。</p><hr><p>参考资料:</p><ol><li><a href="https://www.intel.com/content/dam/www/public/us/en/documents/white-papers/intel-ethernet-flow-director.pdf" target="_blank" rel="noopener">Introduction to Intel® Ethernet Flow Director and Memcached Performance</a></li><li><a href="https://zhuanlan.zhihu.com/p/544596830" target="_blank" rel="noopener">浅谈RSS 和 Flow Director</a></li><li><a href="https://www.intel.com/content/www/us/en/developer/articles/training/setting-up-intel-ethernet-flow-director.html" target="_blank" rel="noopener">How to Set Up Intel® Ethernet Flow Director</a></li><li><a href="https://blog.csdn.net/Rong_Toa/article/details/108987658" target="_blank" rel="noopener">网卡多队列：RPS、RFS、RSS、Flow Director（DPDK支持）</a></li></ol>]]></content>
    
    <summary type="html">
    
      &lt;p&gt;&lt;a href=&quot;/2024/06/23/Notes-about-Flow-Bifurcation-mechanism/&quot;&gt;Flow Bifurcation&lt;/a&gt;与&lt;a href=&quot;/2024/05/05/Notes-about-RSS-Receive-Side-Scaling/&quot;&gt;RSS(Receive Side Scaling)&lt;/a&gt;都会控制网络流量到指定RX Queue，那么两者的区别又是什么呢？
    
    </summary>
    
      <category term="计算机网络" scheme="http://liujunming.github.io/categories/%E8%AE%A1%E7%AE%97%E6%9C%BA%E7%BD%91%E7%BB%9C/"/>
    
    
      <category term="计算机网络" scheme="http://liujunming.github.io/tags/%E8%AE%A1%E7%AE%97%E6%9C%BA%E7%BD%91%E7%BB%9C/"/>
    
  </entry>
  
  <entry>
    <title>Notes about Flow Bifurcation</title>
    <link href="http://liujunming.github.io/2024/06/23/Notes-about-Flow-Bifurcation-mechanism/"/>
    <id>http://liujunming.github.io/2024/06/23/Notes-about-Flow-Bifurcation-mechanism/</id>
    <published>2024-06-23T02:04:52.000Z</published>
    <updated>2024-06-23T10:00:17.313Z</updated>
    
    <content type="html"><![CDATA[<p>本文主要转载自<a href="https://blog.csdn.net/legend050709/article/details/124872468" target="_blank" rel="noopener">DPDK中的流量分叉(flow bifurcation)</a>。<a id="more"></a></p><h2 id="flow-bifurcation介绍"><a href="#flow-bifurcation介绍" class="headerlink" title="flow bifurcation介绍"></a>flow bifurcation介绍</h2><p><img src="/images/2024/06/008.png" alt></p><p><img src="/images/2024/06/009.png" alt></p><p><img src="/images/2024/06/010.png" alt></p><p>使用分岔驱动程序的PMDs与设备内核驱动程序共存。在这样的模型中，NIC由内核控制，而数据路径则由设备上的PMD直接执行。</p><h2 id="流量分叉的优缺点"><a href="#流量分叉的优缺点" class="headerlink" title="流量分叉的优缺点"></a>流量分叉的优缺点</h2><p>这种模式有以下好处:</p><ul><li>它是安全且健壮的.</li></ul><p>因为内存管理和隔离是由内核完成的。</p><ul><li><p>它允许用户在相同的网络端口上运行DPDK应用程序时使用传统的linux工具，如ethtool或ifconfig。</p></li><li><p>它允许DPDK应用程序只过滤部分流量，而其余的流量将由内核驱动程序定向和处理；流分岔由NIC硬件完成，例如，使用流隔离模式<a href="https://doc.dpdk.org/guides/prog_guide/rte_flow.html#flow-isolated-mode" target="_blank" rel="noopener">dpdk rte_flow isolated mode</a>可以严格选择DPDK中接收到的内容。</p></li></ul><p><img src="/images/2024/06/011.png" alt></p><p>优点总结：</p><ul><li>更好的性能</li></ul><p>流量分叉是硬件特性，不需要CPU的参与。可以提供更好的性能。</p><ul><li>和 kni 对比</li></ul><p>kni 的话，需要在DPDK中实现具体的代码来进行流量从DPDK应用到内核协议栈。流量分叉只需要通过软件给硬件配置对应的规则即可。</p><ul><li>实现流量分叉的方式<ul><li>SR-IOV</li><li>Flow filter(rte_flow/ fdir)</li></ul></li></ul><p>SR-IOV 实现流量分叉的优缺点：</p><p><img src="/images/2024/06/012.png" alt></p><h2 id="不同网卡的流量分叉实现"><a href="#不同网卡的流量分叉实现" class="headerlink" title="不同网卡的流量分叉实现"></a>不同网卡的流量分叉实现</h2><h3 id="mellanox"><a href="#mellanox" class="headerlink" title="mellanox"></a>mellanox</h3><p><img src="/images/2024/06/013.png" alt></p><p>Mellanox Cx系列网卡天然支持流量分叉，不需要配置SR-IOV PF/VF 进行流量分叉。Mellanox Cx系列流量分叉的好处有：</p><ul><li>更好的性能，DPDK应用直接处理数据面的流量。</li><li>网卡依然可以被内核控制。</li><li>Linux kernel 的控制工具/命令依然可以使用。比如，ethtool</li></ul><h3 id="其他"><a href="#其他" class="headerlink" title="其他"></a>其他</h3><p>其他系列的网卡，比如Intel，博通的网卡不是天然支持流量分叉。需要配置SR-IOV或者 FDIR(Flow Director)规则来实现流量分叉。</p><h2 id="流量分叉的应用场景"><a href="#流量分叉的应用场景" class="headerlink" title="流量分叉的应用场景"></a>流量分叉的应用场景</h2><h3 id="减少网卡的数量"><a href="#减少网卡的数量" class="headerlink" title="减少网卡的数量"></a>减少网卡的数量</h3><p>正常情况下，在一个机器上部署DPDK程序，需要2块网卡：</p><ul><li>管理口</li></ul><p>登陆机器，管理机器。</p><ul><li>业务口</li></ul><p>一个单卡双口的网卡作为DPDK程序转发流量的业务口。</p><p>如果使用基于SR-IOV的 flow bifurcation，只需要一块卡即可。利用网卡的SR-IOV，存在一个PF以及多个VF。 在网卡上配置管理IP，以及一些flow filter。 将DPDK的流量，交给VF对应的队列，进而给VF处理。 将其他流量交给PF处理，对设备进行管理。这样即使DPDK程序退出，不影响设备的管理。</p><h3 id="DPDK程序中控制流量和业务流量分离"><a href="#DPDK程序中控制流量和业务流量分离" class="headerlink" title="DPDK程序中控制流量和业务流量分离"></a>DPDK程序中控制流量和业务流量分离</h3><p>目前的DPDK程序，比如DPVS，控制流量（健康检查、bgp流量）也可能和业务流量混在一起（比如交给了相同的接收队列）。在业务流量很大的情况下，有可能导致控制流量丢包，进而导致BGP保活失败，VIP路由发送失败，流量偶发断连的情况。 如果可以将控制流量和业务流量分发到不同的队列中，可以做到互不影响。</p><h2 id="案例"><a href="#案例" class="headerlink" title="案例"></a>案例</h2><p>ATC’23 <a href="https://www.usenix.org/conference/atc23/presentation/zhu-lingjun" target="_blank" rel="noopener">Deploying User-space TCP at Cloud Scale with LUNA</a></p><p><img src="/images/2024/06/015.jpg" alt><br>细节可参考论文中的”7.1 Traffic Split”一节:</p><blockquote><p>LUNA routes the incoming TCP packets with certain destination ports to the specific virtual functions, which are then processed in user space. The TCP packets that do not align with the port filters and the not-TCP packets would still be accepted and processed by the kernel network stack.</p></blockquote><hr><p>参考资料:</p><ol><li><a href="https://www.redhat.com/en/blog/getting-best-both-worlds-queue-splitting-bifurcated-driver" target="_blank" rel="noopener">Getting the Best of Both Worlds with Queue Splitting (Bifurcated Driver)</a></li><li><a href="https://www.dpdk.org/wp-content/uploads/sites/35/2016/10/Day02-Session05-JingjingWu-Userspace2016.pdf" target="_blank" rel="noopener">Flow Bifurcation on Intel® Ethernet Controller X710/XL710</a></li><li><a href="https://doc.dpdk.org/guides/howto/flow_bifurcation.html" target="_blank" rel="noopener">Flow Bifurcation How-to Guide</a></li><li><a href="https://blog.csdn.net/legend050709/article/details/124872468" target="_blank" rel="noopener">DPDK中的流量分叉(flow bifurcation)</a></li><li><a href="https://www.usenix.org/conference/atc23/presentation/zhu-lingjun" target="_blank" rel="noopener">Deploying User-space TCP at Cloud Scale with LUNA</a></li></ol>]]></content>
    
    <summary type="html">
    
      &lt;p&gt;本文主要转载自&lt;a href=&quot;https://blog.csdn.net/legend050709/article/details/124872468&quot; target=&quot;_blank&quot; rel=&quot;noopener&quot;&gt;DPDK中的流量分叉(flow bifurcation)&lt;/a&gt;。
    
    </summary>
    
      <category term="计算机网络" scheme="http://liujunming.github.io/categories/%E8%AE%A1%E7%AE%97%E6%9C%BA%E7%BD%91%E7%BB%9C/"/>
    
    
      <category term="计算机网络" scheme="http://liujunming.github.io/tags/%E8%AE%A1%E7%AE%97%E6%9C%BA%E7%BD%91%E7%BB%9C/"/>
    
      <category term="DPDK" scheme="http://liujunming.github.io/tags/DPDK/"/>
    
  </entry>
  
  <entry>
    <title>Notes about MBEC(Mode Based Execution Control)</title>
    <link href="http://liujunming.github.io/2024/06/22/Notes-about-MBEC-Mode-Based-Execution-Control/"/>
    <id>http://liujunming.github.io/2024/06/22/Notes-about-MBEC-Mode-Based-Execution-Control/</id>
    <published>2024-06-22T08:45:21.000Z</published>
    <updated>2024-06-22T12:31:37.174Z</updated>
    
    <content type="html"><![CDATA[<p>本文将mark下MBEC(Mode Based Execution Control)相关notes。<a id="more"></a></p><h2 id="Introduction"><a href="#Introduction" class="headerlink" title="Introduction"></a>Introduction</h2><p>MBEC provides finer grain control on execute permissions to help protect the integrity of the system code from malicious changes. It provides additional refinement within the Extended Page Tables (EPT) by turning the Execute Enable (X) permission bit into two options:</p><ul><li>XU for user pages</li><li>XS for supervisor pages</li></ul><p>The CPU selects one or the other based on permission of the guest page and <strong>maintains an invariant for every page that does not allow it to be writable and supervisor-executable at the same time</strong>. A benefit of this feature is that a hypervisor can more reliably verify and enforce the integrity of kernel-level code(hypervisor可以更可靠地验证和执行内核级代码的完整性). The value of the XU/XS bits is delivered through the hypervisor, so hypervisor support is necessary.</p><p>这个特性主要是安全方面的考虑，如果想了解安全相关的更多背景，可以参考<a href="https://www.blackhat.com/docs/us-16/materials/us-16-Wojtczuk-Analysis-Of-The-Attack-Surface-Of-Windows-10-Virtualization-Based-Security-wp.pdf" target="_blank" rel="noopener">Analysis of the Attack Surface of Windows 10 Virtualization-based Security</a>。本文主要侧重于虚拟化侧的内容，安全相关的细节，不在本文的范围之内。</p><h2 id="Details"><a href="#Details" class="headerlink" title="Details"></a>Details</h2><p><img src="/images/2024/06/006.jpg" alt></p><p><img src="/images/2024/06/007.jpg" alt></p><hr><p>参考资料:</p><ol><li><a href="https://www.intel.com/content/www/us/en/developer/articles/technical/xeon-processor-scalable-family-technical-overview.html#-12" target="_blank" rel="noopener">Intel Xeon Processor Scalable Family Technical Overview</a></li><li><a href="https://www.wikiwand.com/en/Second_Level_Address_Translation" target="_blank" rel="noopener">wikiwand: Second Level Address Translation</a></li><li><a href="https://www.blackhat.com/docs/us-16/materials/us-16-Wojtczuk-Analysis-Of-The-Attack-Surface-Of-Windows-10-Virtualization-Based-Security-wp.pdf" target="_blank" rel="noopener">Analysis of the Attack Surface of Windows 10 Virtualization-based Security</a></li></ol>]]></content>
    
    <summary type="html">
    
      &lt;p&gt;本文将mark下MBEC(Mode Based Execution Control)相关notes。
    
    </summary>
    
      <category term="虚拟化" scheme="http://liujunming.github.io/categories/%E8%99%9A%E6%8B%9F%E5%8C%96/"/>
    
    
      <category term="虚拟化" scheme="http://liujunming.github.io/tags/%E8%99%9A%E6%8B%9F%E5%8C%96/"/>
    
      <category term="SDM" scheme="http://liujunming.github.io/tags/SDM/"/>
    
  </entry>
  
  <entry>
    <title>Notes about NVMe Identify command</title>
    <link href="http://liujunming.github.io/2024/06/02/Notes-about-NVMe-Identify-command/"/>
    <id>http://liujunming.github.io/2024/06/02/Notes-about-NVMe-Identify-command/</id>
    <published>2024-06-02T11:33:21.000Z</published>
    <updated>2024-06-02T13:21:51.159Z</updated>
    
    <content type="html"><![CDATA[<ul><li>Opcode is 0x06.</li><li>The base address of the output (a single page) should be put in the DWORDs 6 and 7 of the command.</li><li>The low byte of command DWORD 10 indicates what is to be identified: 0 - a namespace, 1 - the controller, 2 - the namespace list.</li><li>If identifying a namespace, set DWORD 1 to the namespace ID.</li></ul><a id="more"></a><p><img src="/images/2024/06/003.jpg" alt></p><p><img src="/images/2024/06/005.jpg" alt></p><figure class="highlight c"><table><tr><td class="gutter"><pre><span class="line">1</span><br><span class="line">2</span><br><span class="line">3</span><br><span class="line">4</span><br><span class="line">5</span><br><span class="line">6</span><br><span class="line">7</span><br><span class="line">8</span><br><span class="line">9</span><br><span class="line">10</span><br><span class="line">11</span><br><span class="line">12</span><br><span class="line">13</span><br><span class="line">14</span><br><span class="line">15</span><br><span class="line">16</span><br></pre></td><td class="code"><pre><span class="line"><span class="keyword">enum</span> &#123;</span><br><span class="line">    NVME_ID_CNS_NS          = <span class="number">0x00</span>,</span><br><span class="line">    NVME_ID_CNS_CTRL        = <span class="number">0x01</span>,</span><br><span class="line">    NVME_ID_CNS_NS_ACTIVE_LIST  = <span class="number">0x02</span>,</span><br><span class="line">    NVME_ID_CNS_NS_DESC_LIST    = <span class="number">0x03</span>,</span><br><span class="line">    NVME_ID_CNS_CS_NS       = <span class="number">0x05</span>,</span><br><span class="line">    NVME_ID_CNS_CS_CTRL     = <span class="number">0x06</span>,</span><br><span class="line">    NVME_ID_CNS_NS_CS_INDEP     = <span class="number">0x08</span>,</span><br><span class="line">    NVME_ID_CNS_NS_PRESENT_LIST = <span class="number">0x10</span>,</span><br><span class="line">    NVME_ID_CNS_NS_PRESENT      = <span class="number">0x11</span>,</span><br><span class="line">    NVME_ID_CNS_CTRL_NS_LIST    = <span class="number">0x12</span>,</span><br><span class="line">    NVME_ID_CNS_CTRL_LIST       = <span class="number">0x13</span>,</span><br><span class="line">    NVME_ID_CNS_SCNDRY_CTRL_LIST    = <span class="number">0x15</span>,</span><br><span class="line">    NVME_ID_CNS_NS_GRANULARITY  = <span class="number">0x16</span>,</span><br><span class="line">    NVME_ID_CNS_UUID_LIST       = <span class="number">0x17</span>,</span><br><span class="line">&#125;;</span><br></pre></td></tr></table></figure><p>CDW1.NSID的含义:<br><img src="/images/2024/06/004.jpg" alt></p><p>总结:</p><ol><li>想要某个controller或者namespace的identity，需要在command中指定controller id或者namespace id</li><li>controller将结果以DMA的形式放到DWORDs 6 and 7指定的地址中</li></ol><hr><p>参考资料:</p><ol><li>NVMe 1.3 spec</li><li><a href="https://wiki.osdev.org/NVMe" target="_blank" rel="noopener">https://wiki.osdev.org/NVMe</a></li></ol>]]></content>
    
    <summary type="html">
    
      &lt;ul&gt;
&lt;li&gt;Opcode is 0x06.&lt;/li&gt;
&lt;li&gt;The base address of the output (a single page) should be put in the DWORDs 6 and 7 of the command.&lt;/li&gt;
&lt;li&gt;The low byte of command DWORD 10 indicates what is to be identified: 0 - a namespace, 1 - the controller, 2 - the namespace list.&lt;/li&gt;
&lt;li&gt;If identifying a namespace, set DWORD 1 to the namespace ID.&lt;/li&gt;
&lt;/ul&gt;
    
    </summary>
    
      <category term="NVMe" scheme="http://liujunming.github.io/categories/NVMe/"/>
    
    
      <category term="NVMe" scheme="http://liujunming.github.io/tags/NVMe/"/>
    
  </entry>
  
  <entry>
    <title>virtio-net offloads reconfiguration</title>
    <link href="http://liujunming.github.io/2024/06/02/virtio-net-offloads-reconfiguration/"/>
    <id>http://liujunming.github.io/2024/06/02/virtio-net-offloads-reconfiguration/</id>
    <published>2024-06-02T00:46:16.000Z</published>
    <updated>2024-06-02T12:49:07.166Z</updated>
    
    <content type="html"><![CDATA[<blockquote><p>Virtio-net driver currently negotiates network offloads on startup via features mechanism and have no ability to disable and re-enable offloads later.<br>This patch introduced a new control command that allows to configure device network offloads state dynamically. The patch also introduces a new feature flag VIRTIO_NET_F_CTRL_GUEST_OFFLOADS.</p></blockquote><blockquote><p>VIRTIO_NET_F_CTRL_GUEST_OFFLOADS (2) Control channel offloads reconfiguration support.</p></blockquote><p>control virtqueue “Offloads State Configuration”.<br><a id="more"></a></p><p><img src="/images/2024/06/001.jpg" alt></p><p>“offloads”是名词，按照名词去阅读spec。</p><p>“negotiate”指的是在driver_feature中正确配置好了feature bits。<br><img src="/images/2024/06/002.jpg" alt></p><p>VIRTIO_NET_F_CTRL_GUEST_OFFLOADS支持动态地更改offloads的状态(enable/disbale)配置。</p><figure class="highlight c"><table><tr><td class="gutter"><pre><span class="line">1</span><br><span class="line">2</span><br><span class="line">3</span><br><span class="line">4</span><br><span class="line">5</span><br><span class="line">6</span><br><span class="line">7</span><br><span class="line">8</span><br></pre></td><td class="code"><pre><span class="line"><span class="comment">// feature bits</span></span><br><span class="line"><span class="meta">#<span class="meta-keyword">define</span> VIRTIO_NET_F_GUEST_CSUM       1</span></span><br><span class="line"><span class="meta">#<span class="meta-keyword">define</span> VIRTIO_NET_F_GUEST_TSO4       7</span></span><br><span class="line"><span class="meta">#<span class="meta-keyword">define</span> VIRTIO_NET_F_GUEST_TSO6       8</span></span><br><span class="line"><span class="meta">#<span class="meta-keyword">define</span> VIRTIO_NET_F_GUEST_ECN        9</span></span><br><span class="line"><span class="meta">#<span class="meta-keyword">define</span> VIRTIO_NET_F_GUEST_UFO        10</span></span><br><span class="line"><span class="meta">#<span class="meta-keyword">define</span> VIRTIO_NET_F_GUEST_USO4       54</span></span><br><span class="line"><span class="meta">#<span class="meta-keyword">define</span> VIRTIO_NET_F_GUEST_USO6       55</span></span><br></pre></td></tr></table></figure><figure class="highlight c"><table><tr><td class="gutter"><pre><span class="line">1</span><br><span class="line">2</span><br><span class="line">3</span><br><span class="line">4</span><br><span class="line">5</span><br><span class="line">6</span><br><span class="line">7</span><br><span class="line">8</span><br><span class="line">9</span><br><span class="line">10</span><br><span class="line">11</span><br><span class="line">12</span><br><span class="line">13</span><br><span class="line">14</span><br></pre></td><td class="code"><pre><span class="line"><span class="comment">/*</span></span><br><span class="line"><span class="comment"> * Control network offloads</span></span><br><span class="line"><span class="comment"> *</span></span><br><span class="line"><span class="comment"> * Reconfigures the network offloads that Guest can handle.</span></span><br><span class="line"><span class="comment"> *</span></span><br><span class="line"><span class="comment"> * Available with the VIRTIO_NET_F_CTRL_GUEST_OFFLOADS feature bit.</span></span><br><span class="line"><span class="comment"> *</span></span><br><span class="line"><span class="comment"> * Command data format matches the feature bit mask exactly.</span></span><br><span class="line"><span class="comment"> *</span></span><br><span class="line"><span class="comment"> * See VIRTIO_NET_F_GUEST_* for the list of offloads</span></span><br><span class="line"><span class="comment"> * that can be enabled/disabled.</span></span><br><span class="line"><span class="comment"> */</span></span><br><span class="line"><span class="meta">#<span class="meta-keyword">define</span> VIRTIO_NET_CTRL_GUEST_OFFLOADS   5</span></span><br><span class="line"><span class="meta">#<span class="meta-keyword">define</span> VIRTIO_NET_CTRL_GUEST_OFFLOADS_SET        0</span></span><br></pre></td></tr></table></figure><hr><p>参考资料:</p><ol><li><a href="https://docs.oasis-open.org/virtio/virtio/v1.3/csd01/virtio-v1.3-csd01.pdf" target="_blank" rel="noopener">virtio v1.3</a></li><li><a href="https://lists.nongnu.org/archive/html/qemu-devel/2013-05/msg02505.html" target="_blank" rel="noopener">virtio-net: dynamic network offloads configuration</a></li></ol>]]></content>
    
    <summary type="html">
    
      &lt;blockquote&gt;
&lt;p&gt;Virtio-net driver currently negotiates network offloads on startup via features mechanism and have no ability to disable and re-enable offloads later.&lt;br&gt;This patch introduced a new control command that allows to configure device network offloads state dynamically. The patch also introduces a new feature flag VIRTIO_NET_F_CTRL_GUEST_OFFLOADS.&lt;/p&gt;
&lt;/blockquote&gt;
&lt;blockquote&gt;
&lt;p&gt;VIRTIO_NET_F_CTRL_GUEST_OFFLOADS (2) Control channel offloads reconfiguration support.&lt;/p&gt;
&lt;/blockquote&gt;
&lt;p&gt;control virtqueue “Offloads State Configuration”.&lt;br&gt;
    
    </summary>
    
      <category term="virtio" scheme="http://liujunming.github.io/categories/virtio/"/>
    
    
      <category term="计算机网络" scheme="http://liujunming.github.io/tags/%E8%AE%A1%E7%AE%97%E6%9C%BA%E7%BD%91%E7%BB%9C/"/>
    
      <category term="virtio" scheme="http://liujunming.github.io/tags/virtio/"/>
    
  </entry>
  
  <entry>
    <title>Interrupt Coalescing under virtio-net</title>
    <link href="http://liujunming.github.io/2024/05/26/Interrupt-Coalescing-under-virtio-net/"/>
    <id>http://liujunming.github.io/2024/05/26/Interrupt-Coalescing-under-virtio-net/</id>
    <published>2024-05-26T07:13:44.000Z</published>
    <updated>2024-05-26T09:46:55.384Z</updated>
    
    <content type="html"><![CDATA[<p>本文将mark下virtio-net的Interrupt Coalescing技术相关notes。<a id="more"></a></p><h2 id="SPEC"><a href="#SPEC" class="headerlink" title="SPEC"></a>SPEC</h2><h3 id="feature-bit"><a href="#feature-bit" class="headerlink" title="feature bit"></a>feature bit</h3><p>spec中<code>VIRTIO_NET_F_VQ_NOTF_COAL</code>和<code>VIRTIO_NET_F_NOTF_COAL</code>这两个feature bit是Interrupt Coalescing相关特性。</p><blockquote><p>VIRTIO_NET_F_VQ_NOTF_COAL(52) Device supports virtqueue notification coalescing.<br>VIRTIO_NET_F_NOTF_COAL(53) Device supports notifications coalescing.</p></blockquote><h3 id="Coalescing-parameters"><a href="#Coalescing-parameters" class="headerlink" title="Coalescing parameters"></a>Coalescing parameters</h3><p>virtio-net通过control queue来配置Interrupt Coalescing的参数，详情可参见”Notifications Coalescing”一节。</p><figure class="highlight c"><table><tr><td class="gutter"><pre><span class="line">1</span><br><span class="line">2</span><br><span class="line">3</span><br><span class="line">4</span><br></pre></td><td class="code"><pre><span class="line"><span class="class"><span class="keyword">struct</span> <span class="title">virtio_net_ctrl_coal</span> &#123;</span></span><br><span class="line">    le32 max_packets;</span><br><span class="line">    le32 max_usecs;</span><br><span class="line">&#125;;</span><br></pre></td></tr></table></figure><p>Coalescing parameters:</p><ul><li>max_usecs for RX: Maximum number of microseconds to delay a RX notification.</li><li>max_usecs for TX: Maximum number of microseconds to delay a TX notification.</li><li>max_packets for RX: Maximum number of packets to receive before a RX notification.</li><li>max_packets for TX: Maximum number of packets to send before a TX notification.</li></ul><h3 id="Operation"><a href="#Operation" class="headerlink" title="Operation"></a>Operation</h3><p>The device sends a used buffer notification once the notification conditions are met and if the notifications are not suppressed.</p><p>When the device has non-zero max_usecs and non-zero max_packets, it starts counting microseconds and packets upon receiving/sending a packet. The device counts packets and microseconds for each receive virtqueue and transmit virtqueue separately. In this case, the notification conditions are met when max_usecs microseconds elapse, or upon sending/receiving max_packets packets, whichever happens first. Afterwards, the device waits for the next packet and starts counting packets and microseconds again.</p><p>When the device has max_usecs = 0 or max_packets = 0, the notification conditions are met after every packet received/sent.</p><h2 id="virtqueue-coalescing-moderation"><a href="#virtqueue-coalescing-moderation" class="headerlink" title="virtqueue coalescing moderation"></a>virtqueue coalescing moderation</h2><p><a href="https://lists.oasis-open.org/archives/virtio-dev/202303/msg00415.html" target="_blank" rel="noopener">virtio-net: support the virtqueue coalescing moderation</a></p><p><a href="https://lore.kernel.org/all/20230731070656.96411-1-gavinl@nvidia.com/" target="_blank" rel="noopener">virtio_net: add per queue interrupt coalescing support</a></p><p>Currently, coalescing parameters are grouped for all transmit and receive virtqueues. virtqueue coalescing moderation supports setting or getting the parameters for a specified virtqueue, and a typical application of this function is <a href="https://github.com/torvalds/linux/blob/master/lib/dim/net_dim.c" target="_blank" rel="noopener">netdim</a>.</p><p>When the traffic between virtqueues is unbalanced, for example, one virtqueue is busy and another virtqueue is idle, then it will be very useful to control coalescing parameters at the virtqueue granularity.</p><h2 id="DIM"><a href="#DIM" class="headerlink" title="DIM"></a>DIM</h2><p>virtio-net already supports per-queue moderation parameter setting. Based on this, we use the <a href="https://github.com/torvalds/linux/blob/master/lib/dim/net_dim.c" target="_blank" rel="noopener">netdim</a> library of linux to support dynamic coalescing moderation for virtio-net.</p><p><a href="https://docs.kernel.org/networking/net_dim.html" target="_blank" rel="noopener">Net DIM算法</a>通过统计当前网络中单个队列的流量信息和中断次数，自适应计算中断调整方向和步长，并将结果配置下发到设备，以达到提升网络吞吐量的目的。virtqueue coalescing moderation 可以让 virtio-net支持动态中断调节，并对逐个队列下发中断调节参数。</p><p><strong>Dynamic Interrupt Moderation (DIM) (in networking) refers to changing the interrupt moderation configuration of a channel in order to optimize packet processing</strong>. <em>The mechanism includes an algorithm which decides if and how to change moderation parameters for a channel, usually by performing an analysis on runtime data sampled from the system</em>. Net DIM is such a mechanism. In each iteration of the algorithm, it analyses a given sample of the data, compares it to the previous sample and if required, it can decide to change some of the interrupt moderation configuration fields. The data sample is composed of data bandwidth, the number of packets and the number of events. The time between samples is also measured. <strong>Net DIM compares the current and the previous data and returns an adjusted interrupt moderation configuration object</strong>. In some cases, the algorithm might decide not to change anything. <strong>The configuration fields are the minimum duration (microseconds) allowed between events and the maximum number of wanted packets per event</strong>(笔者注：在virtio-net中，configuration fields就是max_usecs和max_packets，感觉是maximum duration allowed between events才对). The Net DIM algorithm ascribes importance to increase bandwidth over reducing interrupt rate.</p><hr><p>参考资料:</p><ol><li><a href="https://docs.oasis-open.org/virtio/virtio/v1.3/csd01/virtio-v1.3-csd01.pdf" target="_blank" rel="noopener">virtio v1.3</a></li><li><a href="https://mp.weixin.qq.com/s/hQN7Y0XCJwMPfo--IGA_kg" target="_blank" rel="noopener">高性能网络SIG月度动态：virtio-net 支持动态中断调节，SMC v2 协议增加新扩展</a></li><li><a href="https://mp.weixin.qq.com/s/bT3ANrOjzJdTu1oP9qO89w" target="_blank" rel="noopener">高性能网络SIG月度动态：virtio 支持动态中断聚合，SMCv2.1协议正式发布</a></li><li><a href="https://mp.weixin.qq.com/s/syR8nt2poO96bA9-oDSR2g" target="_blank" rel="noopener">高性能网络SIG月度动态：virtio 动态中断调节优化、多项内核网络缺陷修复</a></li><li><a href="https://lists.oasis-open.org/archives/virtio-dev/202303/msg00415.html" target="_blank" rel="noopener">virtio-net: support the virtqueue coalescing moderation</a></li><li><a href="https://docs.kernel.org/networking/net_dim.html" target="_blank" rel="noopener">Net DIM - Generic Network Dynamic Interrupt Moderation</a></li><li><a href="https://enterprise-support.nvidia.com/s/article/dynamically-tuned-interrupt-moderation--dim-x" target="_blank" rel="noopener">DYNAMICALLY-TUNED INTERRUPT MODERATION (DIM)</a></li><li><a href="https://techdocs.broadcom.com/us/en/storage-and-ethernet-connectivity/ethernet-nic-controllers/bcm957xxx/adapters/Tuning/tcp-performance-tuning/nic-tuning_22/interrupt-moderation.html" target="_blank" rel="noopener">Broadcom Ethernet Network Adapter User Guide:Interrupt Moderation</a></li></ol>]]></content>
    
    <summary type="html">
    
      &lt;p&gt;本文将mark下virtio-net的Interrupt Coalescing技术相关notes。
    
    </summary>
    
      <category term="中断" scheme="http://liujunming.github.io/categories/%E4%B8%AD%E6%96%AD/"/>
    
    
      <category term="中断" scheme="http://liujunming.github.io/tags/%E4%B8%AD%E6%96%AD/"/>
    
      <category term="virtio" scheme="http://liujunming.github.io/tags/virtio/"/>
    
  </entry>
  
  <entry>
    <title>Interrupt Coalescing under NVMe</title>
    <link href="http://liujunming.github.io/2024/05/19/Interrupt-Coalescing-under-NVMe/"/>
    <id>http://liujunming.github.io/2024/05/19/Interrupt-Coalescing-under-NVMe/</id>
    <published>2024-05-19T11:23:08.000Z</published>
    <updated>2024-05-25T14:29:15.944Z</updated>
    
    <content type="html"><![CDATA[<h2 id="Interrupt-Coalescing"><a href="#Interrupt-Coalescing" class="headerlink" title="Interrupt Coalescing"></a>Interrupt Coalescing</h2><p>Interrupt coalescing, also known as interrupt moderation, is a technique in which events which would normally trigger a hardware interrupt are held back, either until a certain amount of work is pending, or a timeout timer triggers. Used correctly, this technique can reduce interrupt load by up to an order of magnitude, while only incurring relatively small latency penalties.<a id="more"></a></p><h2 id="NVMe-feature-Interrupt-Coalescing"><a href="#NVMe-feature-Interrupt-Coalescing" class="headerlink" title="NVMe feature: Interrupt Coalescing"></a>NVMe feature: Interrupt Coalescing</h2><p><img src="/images/2024/05/016.jpg" alt></p><p><img src="/images/2024/05/017.jpg" alt></p><p><img src="/images/2024/05/018.jpg" alt></p><hr><p>参考资料:</p><ol><li><a href="https://nvmexpress.org/wp-content/uploads/NVM_Express_Revision_1.3.pdf" target="_blank" rel="noopener">NVMe 1.3 spec</a></li><li><a href="https://www.usenix.org/system/files/osdi21-tai.pdf" target="_blank" rel="noopener">Optimizing Storage Performance with Calibrated Interrupts</a></li><li><a href="https://www.wikiwand.com/en/Interrupt_coalescing" target="_blank" rel="noopener">wikiwand:Interrupt coalescing</a></li></ol>]]></content>
    
    <summary type="html">
    
      &lt;h2 id=&quot;Interrupt-Coalescing&quot;&gt;&lt;a href=&quot;#Interrupt-Coalescing&quot; class=&quot;headerlink&quot; title=&quot;Interrupt Coalescing&quot;&gt;&lt;/a&gt;Interrupt Coalescing&lt;/h2&gt;&lt;p&gt;Interrupt coalescing, also known as interrupt moderation, is a technique in which events which would normally trigger a hardware interrupt are held back, either until a certain amount of work is pending, or a timeout timer triggers. Used correctly, this technique can reduce interrupt load by up to an order of magnitude, while only incurring relatively small latency penalties.
    
    </summary>
    
      <category term="中断" scheme="http://liujunming.github.io/categories/%E4%B8%AD%E6%96%AD/"/>
    
    
      <category term="中断" scheme="http://liujunming.github.io/tags/%E4%B8%AD%E6%96%AD/"/>
    
      <category term="NVMe" scheme="http://liujunming.github.io/tags/NVMe/"/>
    
  </entry>
  
  <entry>
    <title>Notes about RSS(Receive Side Scaling)</title>
    <link href="http://liujunming.github.io/2024/05/05/Notes-about-RSS-Receive-Side-Scaling/"/>
    <id>http://liujunming.github.io/2024/05/05/Notes-about-RSS-Receive-Side-Scaling/</id>
    <published>2024-05-05T05:16:56.000Z</published>
    <updated>2024-05-05T10:10:54.472Z</updated>
    
    <content type="html"><![CDATA[<p>本文将mark下RSS(Receive Side Scaling)相关notes，内容主要转载自<a href="https://medium.com/@anubhavchoudhary/introduction-to-receive-side-scaling-rss-7cd97307d220" target="_blank" rel="noopener">Introduction to Receive Side Scaling (RSS)</a>。<a id="more"></a></p><h2 id="1-Overview"><a href="#1-Overview" class="headerlink" title="1. Overview"></a>1. Overview</h2><p>A network interface card (NIC) can be configured with multiple receive queue (Rx). This is done to improve the throughput (i.e, the number of packets that can be processed per second) of the device and to achieve higher throughput, more than one CPU is used to poll(笔者注:这里指的是MSI-x中断收包) packets from the device independently. Each CPU polls(笔者注:这里指的是MSI-x中断收包) for its assigned Rx queue, but still we need a strategy to distribute the packets over all the queues, otherwise all the packets will go to one queue and only one CPU will be utilised.</p><h2 id="2-Hash计算"><a href="#2-Hash计算" class="headerlink" title="2. Hash计算"></a>2. Hash计算</h2><h3 id="2-1-RSS-Input-Fields"><a href="#2-1-RSS-Input-Fields" class="headerlink" title="2.1 RSS Input Fields"></a>2.1 RSS Input Fields</h3><p>The RSS input fields plays a vital role in deciding the criteria for distributing the packets over multiple receive queue. There are lot of hash input fields available like source mac address, destination mac address, source IP, destination IP etc.</p><h3 id="2-2-RSS-Hash-Key"><a href="#2-2-RSS-Hash-Key" class="headerlink" title="2.2 RSS Hash Key"></a>2.2 RSS Hash Key</h3><p>The RSS hash is a 40/52 byte key used to randomize the distribution of packets over the receive queues. The size of the hash key depends on the hardware of the NIC.</p><h3 id="2-3-Hash-Algorithm"><a href="#2-3-Hash-Algorithm" class="headerlink" title="2.3 Hash Algorithm"></a>2.3 Hash Algorithm</h3><p>Once the hash function and hash key is configured, the hash algorithm is used to determine the receive queue index using the input fields and hash Key.</p><p>The hash functions which are generally used are:</p><ul><li>Simple XOR Hash Function</li><li>Toeplitz Hash Function</li></ul><h3 id="2-4-hash计算总结"><a href="#2-4-hash计算总结" class="headerlink" title="2.4 hash计算总结"></a>2.4 hash计算总结</h3><p><img src="/images/2024/05/014.png" alt></p><p>Incoming packets进入到parser模块，五元组src ip、dst ip、src port、dst port和protocol中的子集作为input set，结合一个任意的hash key以及hash function(默认hash function是Toeplitz function)计算得到hash value。</p><h2 id="3-Working-of-RSS"><a href="#3-Working-of-RSS" class="headerlink" title="3. Working of RSS"></a>3. Working of RSS</h2><p>When a NIC is started with multiple Rx queues then based on the configured RSS configurations like Input Fields, hash key and number of Rx queues, an <strong>indirection table</strong> is generated. An indirection table represents mapping between the hash value and the queue index.<br><img src="/images/2024/05/012.webp" alt></p><p>When a packet is received by the NIC, all the values from the configured fields are extracted and those values are fed into the hash function. The generated hash value is used to do a lookup in the indirection table in order to get the destination queue index.</p><p><img src="/images/2024/05/013.svg" alt><br>A number of least significant bits (LSBs) of the hash value are used to index an indirection table.</p><h2 id="4-Advantage"><a href="#4-Advantage" class="headerlink" title="4. Advantage"></a>4. Advantage</h2><p>There are two main advantages of using RSS:</p><ol><li>Higher throughput as more number of CPUs can be used independently.</li><li>The computational cost of load balancing is offloaded to the NIC’s hardware instead of doing software based load-balancing.</li></ol><h2 id="5-Usage"><a href="#5-Usage" class="headerlink" title="5. Usage"></a>5. Usage</h2><p>RSS is the mechanism to process packets with multiple RX queues. When the network card with RSS receives packets, it will apply a filter to packets and distribute the packets to RX queues. The filter is usually a hash function and can be configured from <code>ethtool -X</code>. If you want to spread flows evenly among the first 3 queues:<br><figure class="highlight plain"><table><tr><td class="gutter"><pre><span class="line">1</span><br></pre></td><td class="code"><pre><span class="line">ethtool -X eth0 equal 3</span><br></pre></td></tr></table></figure></p><p>Or, if you find a magic hash key that is particularly useful:<br><figure class="highlight plain"><table><tr><td class="gutter"><pre><span class="line">1</span><br></pre></td><td class="code"><pre><span class="line">ethtool -X eth0 hkey &lt;magic hash key&gt;</span><br></pre></td></tr></table></figure></p><p><img src="/images/2024/05/011.png" alt></p><hr><p>参考资料:</p><ol><li><a href="https://learn.microsoft.com/en-us/windows-hardware/drivers/network/introduction-to-receive-side-scaling" target="_blank" rel="noopener">Introduction to Receive Side Scaling</a></li><li><a href="https://medium.com/@anubhavchoudhary/introduction-to-receive-side-scaling-rss-7cd97307d220" target="_blank" rel="noopener">Introduction to Receive Side Scaling (RSS)</a></li><li><a href="https://garycplin.blogspot.com/2017/06/linux-network-scaling-receives-packets.html" target="_blank" rel="noopener">Linux Network Scaling: Receiving Packets</a></li><li><a href="https://zhuanlan.zhihu.com/p/467319331" target="_blank" rel="noopener">关于RSS的一些知识</a></li><li><a href="https://zhuanlan.zhihu.com/p/148756667" target="_blank" rel="noopener">Linux网络栈的性能缩放</a></li><li><a href="https://blog.csdn.net/weixin_35804181/article/details/123519222" target="_blank" rel="noopener">网卡调优RSS、RPS、RFS和XPS</a></li><li><a href="https://www.kernel.org/doc/Documentation/networking/scaling.txt" target="_blank" rel="noopener">Scaling in the Linux Networking Stack</a></li><li><a href="https://doc.dpdk.org/guides/prog_guide/toeplitz_hash_lib.html" target="_blank" rel="noopener">Toeplitz Hash Library</a></li><li><a href="https://www.sdnlab.com/24494.html" target="_blank" rel="noopener">Intel E810 Advanced RSS介绍</a></li></ol>]]></content>
    
    <summary type="html">
    
      &lt;p&gt;本文将mark下RSS(Receive Side Scaling)相关notes，内容主要转载自&lt;a href=&quot;https://medium.com/@anubhavchoudhary/introduction-to-receive-side-scaling-rss-7cd97307d220&quot; target=&quot;_blank&quot; rel=&quot;noopener&quot;&gt;Introduction to Receive Side Scaling (RSS)&lt;/a&gt;。
    
    </summary>
    
      <category term="计算机网络" scheme="http://liujunming.github.io/categories/%E8%AE%A1%E7%AE%97%E6%9C%BA%E7%BD%91%E7%BB%9C/"/>
    
    
      <category term="计算机网络" scheme="http://liujunming.github.io/tags/%E8%AE%A1%E7%AE%97%E6%9C%BA%E7%BD%91%E7%BB%9C/"/>
    
  </entry>
  
  <entry>
    <title>Notes about Vdmabuf</title>
    <link href="http://liujunming.github.io/2024/05/04/Notes-about-Vdmabuf/"/>
    <id>http://liujunming.github.io/2024/05/04/Notes-about-Vdmabuf/</id>
    <published>2024-05-04T10:36:36.000Z</published>
    <updated>2024-05-04T12:00:19.282Z</updated>
    
    <content type="html"><![CDATA[<p>The Virtio based Dmabuf (Vdmabuf) driver can be used to “transfer” a page-backed dmabuf created in the Guest to the Host without making any copies. This is mostly accomplished by recreating the dmabuf on the Host using the PFNs and other meta-data shared by the guest.<a id="more"></a></p><p><img src="/images/2024/05/006.jpg" alt></p><p><img src="/images/2024/05/007.jpg" alt></p><p><img src="/images/2024/05/008.jpg" alt></p><p><a href="https://lists.nongnu.org/archive/html/qemu-devel/2021-02/msg02976.html" target="_blank" rel="noopener">vhost-vdmabuf: Add virtio based Dmabuf device</a><br>在此处，virtio based Dmabuf device与virtio-gpu的功能类似。<br>但是virtio-gpu的生态更好，所以最终选择了virtio-gpu方案！</p><p><img src="/images/2024/05/010.jpg" alt></p><p><img src="/images/2024/05/009.jpg" alt></p><hr><p>参考资料:</p><ol><li><a href="https://lwn.net/Articles/846810/" target="_blank" rel="noopener">Introduce Virtio based Dmabuf driver(s)</a></li><li><a href="https://kvmforum2021.sched.com/event/ke3p/passthroughheadless-gpu-gets-ahead-tina-zhang-vivek-kasireddy-intel" target="_blank" rel="noopener">slides: Passthrough/Headless GPU Gets A Head</a></li><li><a href="https://www.youtube.com/watch?v=iUIwvXQU5H4" target="_blank" rel="noopener">video: Passthrough/Headless GPU Gets Ahead</a></li></ol>]]></content>
    
    <summary type="html">
    
      &lt;p&gt;The Virtio based Dmabuf (Vdmabuf) driver can be used to “transfer” a page-backed dmabuf created in the Guest to the Host without making any copies. This is mostly accomplished by recreating the dmabuf on the Host using the PFNs and other meta-data shared by the guest.
    
    </summary>
    
      <category term="virtio" scheme="http://liujunming.github.io/categories/virtio/"/>
    
    
      <category term="virtio" scheme="http://liujunming.github.io/tags/virtio/"/>
    
  </entry>
  
  <entry>
    <title>Notes about MPTCP</title>
    <link href="http://liujunming.github.io/2024/05/04/notes-about-MPTCP/"/>
    <id>http://liujunming.github.io/2024/05/04/notes-about-MPTCP/</id>
    <published>2024-05-04T08:52:30.000Z</published>
    <updated>2024-05-04T10:36:45.652Z</updated>
    
    <content type="html"><![CDATA[<p>本文将mark下Multipath TCP (MPTCP)相关notes。<a id="more"></a></p><h2 id="Why"><a href="#Why" class="headerlink" title="Why"></a>Why</h2><p>Aims at allowing a TCP connection to use multiple paths to maximize throughput and increase redundancy.</p><h2 id="Background"><a href="#Background" class="headerlink" title="Background"></a>Background</h2><p>Hosts connected to the Internet or within a data center environment are often connected by multiple paths. However, when TCP is used for data transport, communication is restricted to a single network path. It is possible that some paths between the two hosts are congested, whereas alternate paths are underutilized. A more efficient use of network resources is possible if these multiple paths are used concurrently. In addition, the use of multiple connections enhances the user experience, because it provides higher throughput and improved resilience against network failures.<br>连接到互联网或数据中心环境中的主机通常由多条路径连接。然而，当使用 TCP 进行数据传输时，通信仅限于一条网络路径。两台主机之间的某些路径可能会出现拥塞，而备用路径的利用率却很低。如果同时使用这些多路径，就能更有效地利用网络资源。此外，多连接的使用还能增强用户体验，因为它提供了更高的吞吐量，并提高了对网络故障的恢复能力。</p><p>MPTCP is a set of extensions to regular TCP that enables a single data flow to be separated and carried across multiple connections.<br>MPTCP 是对普通 TCP 的一系列扩展，可将单个数据流分离并在多个连接中传输。</p><p>As shown in this diagram, MPTCP is able to separate the 9mbps flow into three different sub-flows on the sender node, which is subsequently aggregated back into the original data flow on the receiving node.<br>如图所示，MPTCP 能够在发送节点上将 9mbps 的数据流分离成三个不同的子数据流，然后在接收节点上汇总成原始数据流。</p><p><img src="/images/2024/05/004.avif" alt></p><p>The data that enters the MPTCP connection acts exactly as it does through a regular TCP connection; the transmitted data has guaranteed an in-order delivery. Since MPTCP adjusts the network stack and operates within the transport layer, it is used transparently by the application.<br>进入 MPTCP 连接的数据与通过普通 TCP 连接的数据完全相同；传输的数据保证按顺序传送。由于 MPTCP 调整了网络堆栈并在传输层内运行，因此应用程序可以透明地使用它。</p><p><img src="/images/2024/05/005.avif" alt></p><h2 id="Simplified-description"><a href="#Simplified-description" class="headerlink" title="Simplified description"></a>Simplified description</h2><p>Difference between TCP and MPTCP:<br><img src="/images/2024/05/003.png" alt></p><p>The core idea of multipath TCP is to define a way to build a connection between two hosts and not between two interfaces (as standard TCP does).</p><p>For instance, Alice has a smartphone with 3G and WiFi interfaces (with IP addresses 10.11.12.13 and 10.11.12.14) and Bob has a computer with an Ethernet interface (with IP address 20.21.22.23).</p><p>In standard TCP, the connection should be established between two IP addresses. Each TCP connection is identified by a four-tuple (source and destination addresses and ports). Given this restriction, an application can only create one TCP connection through a single link. Multipath TCP allows the connection to use several paths simultaneously. For this, Multipath TCP creates one TCP connection, called subflow, over each path that needs to be used.</p><hr><p>参考资料:</p><ol><li><a href="https://www.wikiwand.com/en/Multipath_TCP" target="_blank" rel="noopener">https://www.wikiwand.com/en/Multipath_TCP</a></li><li><a href="https://datatracker.ietf.org/doc/html/rfc8684" target="_blank" rel="noopener">https://datatracker.ietf.org/doc/html/rfc8684</a></li><li><a href="https://www.cisco.com/c/en/us/support/docs/ip/transmission-control-protocol-tcp/116519-technote-mptcp-00.html" target="_blank" rel="noopener">MPTCP and Product Support Overview</a></li><li><a href="https://www.usenix.org/system/files/login/articles/login1210_bonaventure.pdf" target="_blank" rel="noopener">An Overview of Multipath TCP</a></li></ol>]]></content>
    
    <summary type="html">
    
      &lt;p&gt;本文将mark下Multipath TCP (MPTCP)相关notes。
    
    </summary>
    
      <category term="计算机网络" scheme="http://liujunming.github.io/categories/%E8%AE%A1%E7%AE%97%E6%9C%BA%E7%BD%91%E7%BB%9C/"/>
    
    
      <category term="计算机网络" scheme="http://liujunming.github.io/tags/%E8%AE%A1%E7%AE%97%E6%9C%BA%E7%BD%91%E7%BB%9C/"/>
    
  </entry>
  
  <entry>
    <title>Notes about virtio per-virtqueue reset</title>
    <link href="http://liujunming.github.io/2024/05/03/Notes-about-virtio-per-virtqueue-reset/"/>
    <id>http://liujunming.github.io/2024/05/03/Notes-about-virtio-per-virtqueue-reset/</id>
    <published>2024-05-03T10:47:16.000Z</published>
    <updated>2024-05-03T12:10:53.338Z</updated>
    
    <content type="html"><![CDATA[<p>本文将mark下virtio per-virtqueue reset特性的相关notes，主要内容转载自<a href="https://developer.aliyun.com/article/996430" target="_blank" rel="noopener">virtio 1.2 来了！</a>。<a id="more"></a></p><h2 id="Motivation"><a href="#Motivation" class="headerlink" title="Motivation"></a>Motivation</h2><p>引入这个特性的目的是解决virtio-net不支持队列级别的reset操作的问题。这在很多现代化的网卡中是一个比较常见的功能, 是实现很多功能的基础能力, 为了让 virtio-net 支持更多能力, 这个特性的引入是必须的。但是 Per-virtqueue reset 并不只限于 virtio-net 这一种设备，它是一个 virtio 的基础能力，相信其它的 virtio 设备也会慢慢支持这个 feature。</p><h2 id="Implementation-Process"><a href="#Implementation-Process" class="headerlink" title="Implementation Process"></a>Implementation Process</h2><p>Per-virtqueue reset 由 driver 针对某一个队列发起，基于某一种 transport(比如 PCIe) 通知 device。device 停止使用队列，driver 在 reset 之后可以重新 re-enable 队列。virtio spec 定义了这个过程中详细的交互流程和信息。<br>以下是 virtio spec 中定义的详细流程：</p><ul><li>driver 基于 transport 通知 device 某个指定的队列要 reset。</li><li>device 收到请求之后设置 reset 状态为 1，停止此队列的所有操作，包括中断等，并设置队列的所有的状态到初始值。在 device 完成 reset 操作之前，返回给 driver 的 reset 状态都是 1，直到 reset 操作完成。reset 完成之后 reset 及 enable 的值都要设置成 0。</li><li>driver 在检查到队列的 reset 状态变成 0 之后，就表示device reset 操作已经完成了。这个时候开始，driver 就可以安全地回收队列占用的相关资源了。</li></ul><p>到此 driver 对于队列的 reset 操作就已经完成了。</p><ul><li>之后 virtio driver 可选地进行 re-enable 操作，在操作的过程中，driver 可以给 device 新的参数来 re-enable 这个队列。比如新的队列大小。</li></ul><p>以上是一个完整的 reset &amp; re-enable 的过程，理论上 re-enable 是可选的。</p><h2 id="Usage"><a href="#Usage" class="headerlink" title="Usage"></a>Usage</h2><p>对于现代的很多硬件设备来讲，对于队列进行 reset 是一个比较常见的功能，所以这个功能的引入让 virtio 设备更加现代化。早期 virtio 的出现是伴随着高性能的需求而来的，我们原来更加关注它在性能上的基本功能，一些高级功能并不重视。per-virtqueue reset 让 virtio 对于队列的使用更加灵活，譬如我们可以基于 per-vertqueue reset 实现下面两个功能：</p><ol><li>调整virtio-net 网卡队列的ring size。在 virtio-net 的场景下，基于 per-virtqueue reset 我们可以实现网卡队列 ring size 的调整。目前一般的网卡都支持使用<code>ethtool -G eth0 rx &lt;new size&gt; tx &lt;new size&gt;</code>来调整队列的大小，但是原来的 virtio-net 一直是不支持这样一个简单的功能的，现在基于 per-virtqueue reset，我们很快就可以在 Linux 下使用这个命令来调整队列的大小。</li><li>支持AF_XDP，扩展云上应用的边界。除了应用于上述简单的场景之外，我们还可以在更高级的场景应用到这个功能。<strong>per-virtqueue reset 也可以视作一种资源的快速回收机制</strong>。比如在 virtio-net 的情况下，我们必须要等待收到新的数据包或者硬件完成数据包的发送才能完成对于 buffer 资源的回收。而现在基于 per-virtqueue reset，driver 可以不用被动地等待而是可以主动调用 reset 快速地让 device 释放对于某个队列上的 buffer 资源的占用，实现资源的快速回收。这可以让 virtio-net 支持 AF_XDP 这样的高级功能，实现在 linux 内核框架下的高性能收发包。</li></ol><h2 id="Spec-Details"><a href="#Spec-Details" class="headerlink" title="Spec Details"></a>Spec Details</h2><p>per-virtqueue reset的细节请参考<a href="https://docs.oasis-open.org/virtio/virtio/v1.2/csd01/virtio-v1.2-csd01.html" target="_blank" rel="noopener">virtio 1.2 spec</a>。</p><p><a href="https://docs.oasis-open.org/virtio/virtio/v1.2/csd01/virtio-v1.2-csd01.html#x1-280001" target="_blank" rel="noopener">2.6.1 Virtqueue Reset</a></p><blockquote><p><strong>VIRTIO_F_RING_RESET(40)</strong> This feature indicates that the driver can reset a queue individually.</p></blockquote><blockquote><p>2.6.1.1.2 Driver Requirements: Virtqueue Reset<br>After the driver tells the device to reset a queue, the driver MUST verify that the queue has actually been reset.<br>After the queue has been successfully reset, the driver MAY release any resource associated with that virtqueue.</p></blockquote><blockquote><p>2.6.1.2.1 Device Requirements: Virtqueue Re-enable<br>The device MUST observe any queue configuration that may have been changed by the driver, like the maximum queue size.</p></blockquote><figure class="highlight c"><table><tr><td class="gutter"><pre><span class="line">1</span><br><span class="line">2</span><br><span class="line">3</span><br><span class="line">4</span><br><span class="line">5</span><br><span class="line">6</span><br><span class="line">7</span><br><span class="line">8</span><br><span class="line">9</span><br><span class="line">10</span><br><span class="line">11</span><br></pre></td><td class="code"><pre><span class="line"><span class="class"><span class="keyword">struct</span> <span class="title">virtio_pci_common_cfg</span> &#123;</span> </span><br><span class="line">        ...</span><br><span class="line"> </span><br><span class="line">        <span class="comment">/* About a specific virtqueue. */</span> </span><br><span class="line">        le16 queue_select;              <span class="comment">/* read-write */</span> </span><br><span class="line">        le16 queue_size;                <span class="comment">/* read-write */</span> </span><br><span class="line">        le16 queue_msix_vector;         <span class="comment">/* read-write */</span> </span><br><span class="line">        le16 queue_enable;              <span class="comment">/* read-write */</span> </span><br><span class="line">        ...</span><br><span class="line">        le16 queue_reset;               <span class="comment">/* read-write */</span> </span><br><span class="line">&#125;;</span><br></pre></td></tr></table></figure><blockquote><p><strong>queue_size</strong><br>Queue Size. On reset, specifies the maximum queue size supported by the device. This can be modified by the driver to reduce memory requirements.</p><p><strong>queue_reset</strong><br>The driver uses this to selectively reset the queue.</p></blockquote><blockquote><p><strong>4.1.4.3.1 Device Requirements: Common configuration structure layout</strong><br>If VIRTIO_F_RING_RESET has been negotiated, the device MUST present a 0 in queue_reset on reset.<br>If VIRTIO_F_RING_RESET has been negotiated, the device MUST present a 0 in queue_reset after the virtqueue is enabled with queue_enable.<br>The device MUST reset the queue when 1 is written to queue_reset. The device MUST continue to present 1 in queue_reset as long as the queue reset is ongoing. The device MUST present 0 in both queue_reset and queue_enable when queue reset has completed.</p></blockquote><blockquote><p><strong>4.1.4.3.2 Driver Requirements: Common configuration structure layout</strong><br>If VIRTIO_F_RING_RESET has been negotiated, after the driver writes 1 to queue_reset to reset the queue, the driver MUST NOT consider queue reset to be complete until it reads back 0 in queue_reset. The driver MAY re-enable the queue by writing 1 to queue_enable after ensuring that other virtqueue fields have been set up correctly. The driver MAY set driver-writeable queue configuration values to different values than those that were used before the queue reset.</p></blockquote><hr><p>参考资料:</p><ol><li><a href="https://www.alibabacloud.com/blog/virtio-1-2-is-coming_599615" target="_blank" rel="noopener">Virtio 1.2 is Coming!</a></li><li><a href="https://developer.aliyun.com/article/996430" target="_blank" rel="noopener">virtio 1.2 来了！</a></li><li><a href="https://docs.oasis-open.org/virtio/virtio/v1.2/csd01/virtio-v1.2-csd01.html" target="_blank" rel="noopener">virtio 1.2 spec</a></li><li><a href="https://lore.kernel.org/kvm/20220801063902.129329-1-xuanzhuo@linux.alibaba.com/" target="_blank" rel="noopener">virtio pci support VIRTIO_F_RING_RESET</a></li><li><a href="https://lists.oasis-open.org/archives/virtio-dev/202111/msg00013.html" target="_blank" rel="noopener">virtio: pci support virtqueue reset</a></li></ol>]]></content>
    
    <summary type="html">
    
      &lt;p&gt;本文将mark下virtio per-virtqueue reset特性的相关notes，主要内容转载自&lt;a href=&quot;https://developer.aliyun.com/article/996430&quot; target=&quot;_blank&quot; rel=&quot;noopener&quot;&gt;virtio 1.2 来了！&lt;/a&gt;。
    
    </summary>
    
      <category term="virtio" scheme="http://liujunming.github.io/categories/virtio/"/>
    
    
      <category term="virtio" scheme="http://liujunming.github.io/tags/virtio/"/>
    
  </entry>
  
  <entry>
    <title>Notes about AF_XDP</title>
    <link href="http://liujunming.github.io/2024/05/03/Notes-about-AF-XDP/"/>
    <id>http://liujunming.github.io/2024/05/03/Notes-about-AF-XDP/</id>
    <published>2024-05-03T01:05:40.000Z</published>
    <updated>2024-05-03T09:34:14.955Z</updated>
    
    <content type="html"><![CDATA[<p>本文主要转载自<a href="https://hpnpl.net/posts/recapituatling-af-xdp/" target="_blank" rel="noopener">Recapitulating AF_XDP</a>。<a id="more"></a></p><h2 id="Introduction"><a href="#Introduction" class="headerlink" title="Introduction"></a>Introduction</h2><p>this time I will talk about a pretty awesome feature in the Linux kernel: AF_XDP. Please keep in mind, that this is a summary and explanation in my own words, and it’s not intended to fully cover all technical depths. The focus lies on understanding AF_XDP’s core concepts, learn how to use it, and what to consider while using it.<br>这次，我将谈谈 Linux 内核中一个非常棒的功能： AF_XDP。请记住，这只是用我自己的话进行的总结和解释，并不打算完全涵盖所有的技术深度。重点在于理解AF_XDP的核心概念，学习如何使用它，以及使用时需要注意的事项。</p><p>The official <a href="https://www.kernel.org/doc/html/latest/networking/af_xdp.html?highlight=af_xdp" target="_blank" rel="noopener">kernel documentation</a> describes AF_XDP as “an address family that is optimized for high performance packet processing”. Why do we need an additional address family (or in other words an additional type of network socket)? Reading this sentence from the doc implies, that the existing address families are not suitable for high performance networking. And that’s exactly the case. While the Linux networking stack does a really good job abstracting layers from applications, it suffers performance due to exactly these abstractions. That’s why other libraries like DPDK completely bypass the kernel networking stack with their so called <code>Poll Mode Drivers</code> (PMD). This is very, very fast, reaching line rate for 100Gbit/s NICs. But this performance comes with some drawbacks: DPDK code is difficult to maintain, there is no chance to benefit from any kernel functionality (e.g. existing networking drivers), the number of supported NICs is limited and smaller than by the kernel, and PMD drivers completely block each used core to 100%.</p><p>内核官方文档将 AF_XDP 描述为 “为高性能数据包处理而优化的address family”。为什么我们需要一个额外的address family（或者换句话说，一个额外的网络套接字类型）？从文档中的这句话可以看出，现有的address families并不适合高性能网络。事实正是如此。虽然Linux网络协议栈在应用程序抽象层方面做得非常好，但正是由于这些抽象，它的性能受到了影响。这就是为什么其他库（如 DPDK）会通过所谓的轮询模式驱动程序（PMD）完全绕过内核网络协议栈。这样做的速度非常非常快，可以达到 100Gbit/s 网卡的速度。但这种性能也有一些缺点： DPDK 代码难以维护，无法从任何内核功能（如现有的网络驱动程序）中获益，支持的网卡数量有限，比内核还少，而且PMD 驱动程序将每个使用的core完全阻塞到100%(笔者注：PMD比较占用CPU资源)。</p><p>Consequently, getting some functionality in the Linux kernel that allows high-performance packet processing sounds pretty awesome. At first, there is one important thing to name which sometimes confuses people: AF_XDP is not a kernel bypass, like DPDK, it’s a fastpath inside the kernel. This means, e.g. normal kernel networking drivers are used. After clarifying this important difference, let’s dig into AF_XDP to see how it works and what we need to consider.<br>因此，在 Linux内核中加入一些允许高性能数据包处理的功能听起来非常棒。首先，有一点很重要，有时会让人感到困惑： AF_XDP 并不是像 DPDK 那样的绕过内核，而是内核中的fastpath。这意味着，例如，会使用正常的内核网络驱动程序。在澄清了这一重要区别之后，让我们深入了解 AF_XDP，看看它是如何工作的，以及我们需要考虑的事项。</p><p>Note: For deep explanations of all used concepts, please visit the <a href="https://www.kernel.org/doc/html/latest/networking/af_xdp.html" target="_blank" rel="noopener">kernel documentation</a>, it’s really great! A complete working program and tutorial can be found <a href="https://github.com/xdp-project/xdp-tutorial/tree/master/advanced03-AF_XDP" target="_blank" rel="noopener">here</a>.<br>注：要深入了解所有使用的概念，请访问<a href="https://www.kernel.org/doc/html/latest/networking/af_xdp.html" target="_blank" rel="noopener">内核文档</a>，它真的很棒！在<a href="https://github.com/xdp-project/xdp-tutorial/tree/master/advanced03-AF_XDP" target="_blank" rel="noopener">这里</a>可以找到完整运行的程序和教程。</p><h2 id="Data-Flow-eBPF-and-XDP"><a href="#Data-Flow-eBPF-and-XDP" class="headerlink" title="Data Flow: eBPF and XDP"></a>Data Flow: eBPF and XDP</h2><p>In the mentioned kernel documentation, the authors assume that the reader is familiar with bpf and xdp, otherwise pointing to <a href="https://docs.cilium.io/en/latest/bpf/" target="_blank" rel="noopener">cilium docs</a> as reference. However, I think it’s important to mention how these two things work together with AF_XDP, to understand how AF_XDP differs from e.g. DPDK. XDP itself is a way to bypass the normal networking stack (not the whole kernel) to achieve high performance packet processing speeds. eBPF is used to run verified code in the kernel on a set of different events, called hooks. One of these hooks is the XDP hook. An eBPF program using the XDP hook gets called for every incoming packet arriving at the driver (if the driver supports running eBPF), getting a reference to the raw packet representation. The eBPF program can now perform different tasks with the packet, like modifying it, dropping it, passing it to the network stack, sending it back to the NIC or redirecting it. In our AF_XDP case, the redirecting (XDP_REDIRECT) is the most important action, because it allows to send packets directly to userspace. The following figure shows the flow of packets using a normal socket and AF_XDP.</p><p>在提到的内核文档中，作者假定读者熟悉bpf和xdp，否则会将<a href="https://docs.cilium.io/en/latest/bpf/" target="_blank" rel="noopener">cilium文档</a>作为参考。不过，我认为有必要提及这两样东西如何与 AF_XDP 协同工作，以了解 AF_XDP 与 DPDK 等的不同之处。XDP本身是一种绕过普通网络堆栈（而非整个内核）以实现高性能数据包处理速度的方法。eBPF用于在内核中不同的事件（称为钩子）运行验证代码。其中一个钩子就是 XDP 钩子。使用 XDP 钩子的 eBPF 程序会调用到达驱动程序的每个传入数据包（如果驱动程序支持运行 eBPF），并获得原始数据包的引用。现在，eBPF程序可以对数据包执行不同的任务，如修改、丢弃、传递给网络协议栈、发送回 NIC 或重定向。在我们的 AF_XDP 案例中，重定向（XDP_REDIRECT）是最重要的操作，因为它允许将数据包直接发送到用户空间。下图显示了使用普通套接字和 AF_XDP 的数据包流程。</p><p><img src="/images/2024/05/001.jpeg" alt></p><p>After being received by the NIC, the first layer the packets pass is the networking driver. In the driver, applications may load eBPF programs using the XDP hook to perform the actions explained above. In AF_XDP, the eBPF program redirects the packet to a particular XDP socket that was created in userspace. Bypassing the Linux networking (Traffic control, IP, TCP/UDP, etc), the userspace application can now handle the packets without further actions performed in the kernel. If the driver supports ZEROCOPY, the packets are written directly into address space of the application, otherwise, one copy operation needs to be performed. In contrast to AF_XDP, packets targeted to normal sockets (UDP/TCP) traverse the networking stack. They can either be passed to the stack using XDP_PASS or there is no eBPF program using the XDP hook, and packets are forwarded directly to the networking stack.<br>数据包被网卡接收后，首先经过的一层是网络驱动程序。在驱动程序中，应用程序可使用 XDP 钩子加载 eBPF 程序，以执行上述操作。在 AF_XDP 中，eBPF 程序会将数据包重定向到在用户空间创建的特定 XDP socket。绕过 Linux 网络（Traffic control、IP、TCP/UDP等），用户空间应用程序现在可以处理数据包，而无需在内核中执行进一步操作。如果驱动程序支持 ZEROCOPY，数据包就会直接写入应用程序的地址空间，否则就需要执行一次复制操作。与 AF_XDP 不同，针对普通套接字（UDP/TCP）的数据包会走网络协议栈。这些数据包可以使用XDP_PASS传递到协议栈，或者不使用 XDP 钩子的 eBPF 程序，直接转发到网络协议栈。</p><p>Now let’s consider the backwards direction. In AF_XDP, packets can be passed directly to the NIC driver by passing a block of memory containing them to the driver, which then processes them and send them to the NIC. On the other hand, normal sockets send packets using syscalls like <code>sendto</code>, where the packets traverse the whole networking stack backwards. On the outgoing side, there is no XDP hook that can be attached using eBPF, so no further packet processing here.</p><p>现在，让我们考虑一下相反方向(笔者注：发包)。在 AF_XDP 中，数据包可以直接传递给网卡驱动程序，方法是将包含数据包的内存块传递给驱动程序，然后由驱动程序处理数据包并将其发送给网卡。另一方面，普通套接字使用<code>sendto</code>等系统调用发送数据包，数据包会经过整个网络协议栈。发包时，没有可以使用 eBPF attached的 XDP 钩子，因此这里没有进一步的数据包处理。</p><p>Note: Please consider that there are some SmartNICs that also support running XDP programs directly on the NIC. However, this is not the common case, therefor the driver mode is focused here.<br>注：请注意，有些 SmartNIC 也支持直接在 NIC 上运行 XDP程序。不过，这种情况并不常见，因此这里主要介绍驱动程序模式。</p><h2 id="Structure-and-Concepts"><a href="#Structure-and-Concepts" class="headerlink" title="Structure and Concepts"></a>Structure and Concepts</h2><p>In the previous section, we saw how packets flow until they arrive at our application. So now let’s look at how AF_XDP sockets read and write packets from/to the NIC driver. AF_XDP works in a completely different way from what we already know about socket programming. The setup of the socket is quite similar, but reading and writing from/to the NIC differs a lot. In AF_XDP, you create a UMEM region, and you have four rings assigned to the UMEM: RX, TX, completion and fill ring. Wow, sounds really complication. But trust me, it’s not. UMEM is basically just an area of continuos virtual memory, divided into equal-sized frames. The mentioned 4 rings contain pointers to particular offsets in the UMEM. To understand the rings, let’s consider an example, shown in the next figure.<br>在上一节中，我们了解了数据包在到达应用程序之前是如何流动的。现在我们来看看 AF_XDP 套接字是如何从网卡驱动程序读写数据包的。AF_XDP的工作方式与我们已经了解的套接字编程完全不同。套接字的设置非常相似，但从 NIC 读取和向 NIC 写入数据却有很大不同。在 AF_XDP 中，您需要创建一个 UMEM 区域，并为UMEM分配四个环：RX、TX、completion和fill环。听起来真复杂。但相信我，其实并不复杂。UMEM 基本上只是一个连续虚拟内存区域，被划分为大小相等的帧。上述 4 个环包含指向 UMEM中特定偏移量的指针。为了理解这些环，让我们看一个例子，如下图所示。</p><p><img src="/images/2024/05/002.jpeg" alt></p><p>This figure covers the reading of packets from the driver. So we produce UMEM addresses to the fill ring, meaning we put some slots of our UMEM into the fill ring (1). Afterwards, we notify the kernel: Hey, there are entries in our fill ring, please write arriving packets there. After passing the fill ring (2) and the rx ring (3) to the kernel, the kernel writes packets at the slots we produced beforehand (4) to the rx ring. We can now fetch new packets using the rx ring, after the kernel gives us back both rings (5) (6). The rx ring contains packet descriptors in the slots we passed via the fill ring to the kernel, in case there were packets that arrived. Great, we can now handle all of our packets, and then start again putting some references in the fill ring, and continue the same reading packets from the NIC.</p><p>To send packets via the NIC, the remaining two rings are used, in a similar way seen before on the receive side. We produce packet descriptors to the tx ring, meaning we put some references to our UMEM into the tx ring. Once we filled the ring, we pass it to the kernel. After the kernel transferred the packets, the respective references are filled into the completion ring and our application can reuse the slots in the UMEM.</p><p>In summary, using AF_XDP, we get a pretty awesome tradeoff between using existing code of the kernel (NIC drivers) and gain high performance for packet processing. I hope this article gives you at least an idea of how AF_XDP works.</p><h2 id="4个ring的总结"><a href="#4个ring的总结" class="headerlink" title="4个ring的总结"></a>4个ring的总结</h2><p>对于fill ring、completion ring、rx ring、tx ring的总结:</p><ul><li>fill ring与rx ring配合，用于收包<ul><li>fill ring(生产者是用户态程序，消费者是内核态中的XDP程序)类比于virtio-net收包时的avail ring</li><li>rx ring(生产者是XDP程序，消费者是用户态程序)类比于virtio-net收包时的used ring</li></ul></li><li>completion ring与tx ring配合，用于发包<ul><li>tx ring(生产者是用户态程序，消费者是XDP程序)类比于virtio-net发包时的avail ring</li><li>completion ring(生产者是XDP程序，消费者是用户态程序)类比于virtio-net发包时的used ring</li></ul></li><li>The UMEM uses two rings: FILL and COMPLETION. Each socket associated with the UMEM must have an RX queue, TX queue or both. Say, that there is a setup with four sockets (all doing TX and RX). Then there will be one FILL ring, one COMPLETION ring, four TX rings and four RX rings.</li><li>The rings are head(producer)/tail(consumer) based rings. A producer writes the data ring at the index pointed out by struct xdp_ring producer member, and increasing the producer index. A consumer reads the data ring at the index pointed out by struct xdp_ring consumer member, and increasing the consumer index.</li></ul><hr><p>参考资料:</p><ol><li><a href="https://rexrock.github.io/post/af_xdp1/" target="_blank" rel="noopener">AF_XDP技术详解</a></li><li><a href="https://www.kernel.org/doc/html/latest/networking/af_xdp.html?highlight=af_xdp" target="_blank" rel="noopener">https://www.kernel.org/doc/html/latest/networking/af_xdp.html?highlight=af_xdp</a></li><li><a href="https://docs.cilium.io/en/latest/bpf/" target="_blank" rel="noopener">https://docs.cilium.io/en/latest/bpf/</a></li><li><a href="https://www.youtube.com/watch?v=9bbdhnbVbDk" target="_blank" rel="noopener">https://www.youtube.com/watch?v=9bbdhnbVbDk</a></li><li><a href="https://www.youtube.com/watch?v=Gv-nG6F_09I&amp;t=1417s" target="_blank" rel="noopener">https://www.youtube.com/watch?v=Gv-nG6F_09I&amp;t=1417s</a></li><li><a href="http://vger.kernel.org/lpc_net2018_talks/lpc18_paper_af_xdp_perf-v2.pdf" target="_blank" rel="noopener">http://vger.kernel.org/lpc_net2018_talks/lpc18_paper_af_xdp_perf-v2.pdf</a></li></ol>]]></content>
    
    <summary type="html">
    
      &lt;p&gt;本文主要转载自&lt;a href=&quot;https://hpnpl.net/posts/recapituatling-af-xdp/&quot; target=&quot;_blank&quot; rel=&quot;noopener&quot;&gt;Recapitulating AF_XDP&lt;/a&gt;。
    
    </summary>
    
      <category term="计算机网络" scheme="http://liujunming.github.io/categories/%E8%AE%A1%E7%AE%97%E6%9C%BA%E7%BD%91%E7%BB%9C/"/>
    
    
      <category term="计算机网络" scheme="http://liujunming.github.io/tags/%E8%AE%A1%E7%AE%97%E6%9C%BA%E7%BD%91%E7%BB%9C/"/>
    
  </entry>
  
  <entry>
    <title>notes about AMD spec</title>
    <link href="http://liujunming.github.io/2024/04/21/notes-about-AMD-spec/"/>
    <id>http://liujunming.github.io/2024/04/21/notes-about-AMD-spec/</id>
    <published>2024-04-21T12:44:30.000Z</published>
    <updated>2024-04-22T14:19:53.653Z</updated>
    
    <content type="html"><![CDATA[<p>本文将mark下AMD spec相关信息。<a id="more"></a>本文将随着笔者的研发经验的积累持续更新。</p><h3 id="搜索"><a href="#搜索" class="headerlink" title="搜索"></a>搜索</h3><h4 id="搜索网站"><a href="#搜索网站" class="headerlink" title="搜索网站"></a>搜索网站</h4><p><a href="https://www.amd.com/en/search/documentation/hub.html#sortCriteria=%40amd_release_date%20descending" target="_blank" rel="noopener">https://www.amd.com/en/search/documentation/hub.html#sortCriteria=%40amd_release_date%20descending</a></p><h4 id="搜索技巧"><a href="#搜索技巧" class="headerlink" title="搜索技巧"></a>搜索技巧</h4><p>作为虚拟化开发人员，Programmer References和Specifications这两个Document Type用的比较多。<br><img src="/images/2024/04/015.jpg" alt></p><h3 id="APM"><a href="#APM" class="headerlink" title="APM"></a>APM</h3><p>APM(Architecture Programmer’s Manual)与Intel的SDM对应。</p><ul><li><a href="https://www.amd.com/content/dam/amd/en/documents/processor-tech-docs/programmer-references/24592.pdf" target="_blank" rel="noopener">APM Vol1</a></li><li><a href="https://www.amd.com/content/dam/amd/en/documents/processor-tech-docs/programmer-references/24593.pdf" target="_blank" rel="noopener">APM Vol2</a></li><li><a href="https://www.amd.com/content/dam/amd/en/documents/processor-tech-docs/programmer-references/24594.pdf" target="_blank" rel="noopener">APM Vol3</a></li><li><a href="https://www.amd.com/content/dam/amd/en/documents/processor-tech-docs/programmer-references/26568.pdf" target="_blank" rel="noopener">APM Vol4</a></li><li><a href="https://www.amd.com/content/dam/amd/en/documents/processor-tech-docs/programmer-references/26569.pdf" target="_blank" rel="noopener">APM Vol5</a></li></ul><h3 id="IOMMU"><a href="#IOMMU" class="headerlink" title="IOMMU"></a>IOMMU</h3><ul><li><a href="https://www.amd.com/content/dam/amd/en/documents/processor-tech-docs/specifications/48882_IOMMU.pdf" target="_blank" rel="noopener">AMD I/O Virtualization Technology (IOMMU) Specification, 48882</a></li></ul><h3 id="MISC"><a href="#MISC" class="headerlink" title="MISC"></a>MISC</h3><p><img src="/images/2024/04/016.jpg" alt></p><ul><li><a href="https://kib.kiev.ua/x86docs/AMD/" target="_blank" rel="noopener">https://kib.kiev.ua/x86docs/AMD/</a></li><li><a href="https://lore.kernel.org/kvm/?q=24593" target="_blank" rel="noopener">https://lore.kernel.org/kvm/?q=24593</a></li><li><a href="https://lore.kernel.org/kvm/?q=APM" target="_blank" rel="noopener">https://lore.kernel.org/kvm/?q=APM</a></li></ul>]]></content>
    
    <summary type="html">
    
      &lt;p&gt;本文将mark下AMD spec相关信息。
    
    </summary>
    
      <category term="AMD" scheme="http://liujunming.github.io/categories/AMD/"/>
    
    
      <category term="AMD" scheme="http://liujunming.github.io/tags/AMD/"/>
    
  </entry>
  
  <entry>
    <title>深入理解intel vmfunc指令</title>
    <link href="http://liujunming.github.io/2024/04/21/%E6%B7%B1%E5%85%A5%E7%90%86%E8%A7%A3intel-vmfunc%E6%8C%87%E4%BB%A4/"/>
    <id>http://liujunming.github.io/2024/04/21/深入理解intel-vmfunc指令/</id>
    <published>2024-04-21T11:31:37.000Z</published>
    <updated>2024-04-21T12:28:28.358Z</updated>
    
    <content type="html"><![CDATA[<h3 id="Overview"><a href="#Overview" class="headerlink" title="Overview"></a>Overview</h3><p>VMFUNC is an Intel hardware instruction that allows software in non-root mode (in both kernel and user modes) to invoke a VM function. VM functions are processor features managed by the hypervisor. EPTP (the pointer to an EPT) switching is one of these VM functions<a id="more"></a>, which allows the guest to load a new value for the EPTP from an EPTP list stored in the Virtual Machine Control Structure (VMCS) configured by the hypervisor. The new EPT then translates subsequent guest physical addresses (GPA) to host physical addresses (HPA). The EPTP list can hold at most 512 EPTP entries. The typical usage of EPTP switching is to create multiple domains for one physical address space and these domains usually have different memory mappings and privileges. With the Virtual Processor ID (VPID) feature enabled, the VMFUNC instruction does not flush TLB. </p><h3 id="Details"><a href="#Details" class="headerlink" title="Details"></a>Details</h3><p><img src="/images/2024/04/010.jpg" alt></p><p><img src="/images/2024/04/011.jpg" alt></p><p><img src="/images/2024/04/012.jpg" alt></p><p><img src="/images/2024/04/013.jpg" alt></p><p><img src="/images/2024/04/014.jpg" alt></p><h3 id="Q-amp-A"><a href="#Q-amp-A" class="headerlink" title="Q&amp;A"></a>Q&amp;A</h3><p>Q: TLB是gva-&gt;hpa的映射，EPTP切换之后，此时HPA可能会发生变化，那么vmfunc需要flush TLB吗？</p><p>A: The logical processor starts creating and using guest-physical and combined mappings associated with the new value of bits 51:12 of EPTP; the combined mappings created and used are associated with the current VPID and PCID (these are not changed by VMFUNC).<br>当enable VPID时，硬件会重新creating mappings！所以是由硬件保证了TLB的正确性，无需flush TLB!<br>笔者猜测硬件的行为：执行vmfunc命令时，处理器会检查TLB中当前VPID和PCID的相关entry，然后更新TLB中的相关entry(比如会更新HPA的值或者权限)。</p><hr><p>参考资料:</p><ol><li><a href="https://www.cse.unsw.edu.au/~cs9242/19/exam/paper1.pdf" target="_blank" rel="noopener">SkyBridge: Fast and Secure Inter-Process Communication for Microkernels</a></li><li>Intel SDM Vol3</li></ol>]]></content>
    
    <summary type="html">
    
      &lt;h3 id=&quot;Overview&quot;&gt;&lt;a href=&quot;#Overview&quot; class=&quot;headerlink&quot; title=&quot;Overview&quot;&gt;&lt;/a&gt;Overview&lt;/h3&gt;&lt;p&gt;VMFUNC is an Intel hardware instruction that allows software in non-root mode (in both kernel and user modes) to invoke a VM function. VM functions are processor features managed by the hypervisor. EPTP (the pointer to an EPT) switching is one of these VM functions
    
    </summary>
    
      <category term="虚拟化" scheme="http://liujunming.github.io/categories/%E8%99%9A%E6%8B%9F%E5%8C%96/"/>
    
    
      <category term="虚拟化" scheme="http://liujunming.github.io/tags/%E8%99%9A%E6%8B%9F%E5%8C%96/"/>
    
      <category term="SDM" scheme="http://liujunming.github.io/tags/SDM/"/>
    
  </entry>
  
  <entry>
    <title>Notes about Cuckoo hashing</title>
    <link href="http://liujunming.github.io/2024/04/14/Notes-about-Cuckoo-hashing/"/>
    <id>http://liujunming.github.io/2024/04/14/Notes-about-Cuckoo-hashing/</id>
    <published>2024-04-14T00:02:43.000Z</published>
    <updated>2024-04-14T10:25:23.037Z</updated>
    
    <content type="html"><![CDATA[<p>本文将mark下Cuckoo hashing相关notes。<a id="more"></a></p><h2 id="1-Why"><a href="#1-Why" class="headerlink" title="1. Why"></a>1. Why</h2><p>Cuckoo hashing is a scheme for resolving hash collisions of values of hash functions in a table(解决表中哈希函数值的哈希碰撞问题), with worst-case constant lookup time. </p><h2 id="2-What"><a href="#2-What" class="headerlink" title="2. What"></a>2. What</h2><p>The name derives from the behavior of some species of cuckoo, where the cuckoo chick pushes the other eggs or young out of the nest when it hatches(这一名称源于某些种类杜鹃的行为，即杜鹃雏鸟在孵化时会将其他蛋或幼鸟推出巢外); analogously, inserting a new key into a cuckoo hashing table may push an older key to a different location in the table.</p><h2 id="3-How"><a href="#3-How" class="headerlink" title="3. How"></a>3. How</h2><p>In the basic variant of Cuckoo hashing we use two hash tables <strong>T1</strong> and <strong>T2</strong> of equal size, and we index them with the hash functions <strong>h1</strong>, respectively <strong>h2</strong>. Here are the main operations:</p><h3 id="3-1-Search"><a href="#3-1-Search" class="headerlink" title="3.1 Search"></a>3.1 Search</h3><p>Search couldn’t be easier: an element <strong>x</strong> can exist in one of two locations: in <strong>T1</strong> at position <strong>h1(x)</strong> or in <strong>T2</strong> at position <strong>h2(x)</strong>. We can check both locations in constant time.</p><h3 id="3-2-Delete"><a href="#3-2-Delete" class="headerlink" title="3.2 Delete"></a>3.2 Delete</h3><p>Delete is similarly easy: we look at the two possible locations, and if the element is there, we delete it.</p><h3 id="3-3-Insert"><a href="#3-3-Insert" class="headerlink" title="3.3 Insert"></a>3.3 Insert</h3><p>Insert is a bit trickier: we put <strong>x</strong> in <strong>T1[h1(x)]</strong>. If there was some element <strong>y</strong> stored in that location, <strong>y</strong> must be evicted (thus the name “cuckoo” hashing). We put <strong>y</strong> in its other valid location <strong>T2[h2(y)]</strong>. If that location is occupied by some element <strong>z</strong>, we have to evict <strong>z</strong> and insert it in its other valid location <strong>T1[h1(z)]</strong>. We continue like this until we find an empty place and the process finishes, or until we give up because because we ran into a loop. If the latter happens, we conclude that insert failed, we stop and we rehash everything with new hash functions (increasing the table sizes if the tables are getting too full).</p><h2 id="4-算法细节"><a href="#4-算法细节" class="headerlink" title="4. 算法细节"></a>4. 算法细节</h2><p><img src="/images/2024/04/006.jpg" alt><br>图(a)解析：想插入元素x，用哈希函数h1(x)计算出下标i1，发现巢穴中i1已经存在元素y，于是用x踢开y；y用哈希函数h2(x)计算出下一个下标，发现存在元素z，于是用y踢开z；z用哈希函数h1(x)计算出下一个下标，填充进去，算法结束。</p><p>注意：在T1的元素发生哈希冲突时，用h2(x)去计算下一个下标、在T2的元素发生哈希冲突时，用h1(x)去计算下一个下标。</p><p>图(b)解析：想插入元素x，x踢出y，y踢出z，z踢出u，u踢出v，v踢出x，形成死循环，在T1插入失败；转而在T2插入，x踢出t，t踢出s，s踢出x，形成死循环，在T2插入失败，需要rehash。</p><p><img src="/images/2024/04/008.svg" alt></p><p>Insert算法与上面的图(b)相比，在T1插入失败就会rehash，不会继续尝试往T2中插入；这属于实现细节问题，无需纠结。</p><p><img src="/images/2024/04/009.svg" alt></p><h2 id="5-布谷鸟哈希表-vs-桶链式哈希表"><a href="#5-布谷鸟哈希表-vs-桶链式哈希表" class="headerlink" title="5. 布谷鸟哈希表 vs 桶链式哈希表"></a>5. 布谷鸟哈希表 vs 桶链式哈希表</h2><p><img src="/images/2024/04/007.jpg" alt></p><h2 id="6-总结"><a href="#6-总结" class="headerlink" title="6. 总结"></a>6. 总结</h2><p>cuckoo hashing适合空间需求量大，对读性能要求高，对写性能相对低，操作比例读为主写为辅的场景。理由是基于Cuckoo hashing的优点和缺点。</p><h3 id="6-1-优点"><a href="#6-1-优点" class="headerlink" title="6.1 优点"></a>6.1 优点</h3><ul><li><p>哈希表本身的空间利用率高:当表宽为1(也就是只使用1个hash表)时，最大load factor（多少空间被利用）大概率能到50%；实验显示表宽大于4以后，load factor大概率能到95%</p></li><li><p>查询可以使用两次读完成:表宽不大的情况下，两次（可并行）的cacheline read就能完成一个查询。相比之下查询链式哈希表可能有多次pointer dereference，查询时间方差会大过cuckoo hashing</p></li></ul><h3 id="6-2-缺点"><a href="#6-2-缺点" class="headerlink" title="6.2 缺点"></a>6.2 缺点</h3><ul><li><p>插入操作的复杂度大:当表接近其最大load factor时，会有很多次kick out操作才能完成一次插入</p></li><li><p>读写的高并发算法复杂:不像链式哈希表，每个bucket放一把读写锁就可以实现细粒度的读写并发，cuckoo hashing的写会涉及到多个且事先不预知的bucket，抢锁会复杂</p></li></ul><hr><p>参考资料:</p><ol><li><a href="https://www.lkozma.net/cuckoo_hashing_visualization/" target="_blank" rel="noopener">Cuckoo Hashing Visualization</a></li><li><a href="https://www.di.ens.fr/~vergnaud/algo0910/Cuckoo.pdf" target="_blank" rel="noopener">Cuckoo hashing paper</a></li><li><a href="https://www.wikiwand.com/en/Cuckoo_hashing" target="_blank" rel="noopener">Wikipedia</a></li><li><a href="https://www.baeldung.com/cs/cuckoo-hashing" target="_blank" rel="noopener">baeldung:Cuckoo Hashing</a></li><li><a href="https://zhuanlan.zhihu.com/p/442498412" target="_blank" rel="noopener">布谷鸟哈希和布谷鸟过滤器</a></li><li><a href="https://zhuanlan.zhihu.com/p/594818514" target="_blank" rel="noopener">布谷鸟哈希（Cuckoo hash）</a></li><li><a href="https://www.zhihu.com/question/28544694?utm_id=0" target="_blank" rel="noopener">Cuckoo hashing主要适合在哪些场景使用?</a></li></ol>]]></content>
    
    <summary type="html">
    
      &lt;p&gt;本文将mark下Cuckoo hashing相关notes。
    
    </summary>
    
      <category term="数据结构" scheme="http://liujunming.github.io/categories/%E6%95%B0%E6%8D%AE%E7%BB%93%E6%9E%84/"/>
    
    
      <category term="数据结构" scheme="http://liujunming.github.io/tags/%E6%95%B0%E6%8D%AE%E7%BB%93%E6%9E%84/"/>
    
  </entry>
  
  <entry>
    <title>Notes about linux DAX</title>
    <link href="http://liujunming.github.io/2024/04/13/Notes-about-linux-DAX/"/>
    <id>http://liujunming.github.io/2024/04/13/Notes-about-linux-DAX/</id>
    <published>2024-04-13T08:22:43.000Z</published>
    <updated>2024-04-13T08:40:31.063Z</updated>
    
    <content type="html"><![CDATA[<p>本文将mark下DAX(Direct Access)相关notes。</p><h2 id="What"><a href="#What" class="headerlink" title="What"></a>What</h2><p>Direct Access (DAX) enables direct access to files stored in persistent memory or on a block device. Without DAX support in a file system, the page cache is generally used to buffer reads and writes to files, and requires an extra copy operation.</p><p>DAX removes the extra copy operation by performing reads and writes directly to the storage device. <a id="more"></a></p><h2 id="Why"><a href="#Why" class="headerlink" title="Why"></a>Why</h2><p>The page cache is usually used to buffer reads and writes to files. It is also used to provide the pages which are mapped into userspace by a call to mmap.</p><p>For block devices that are memory-like, the page cache pages would be unnecessary copies of the original storage. The DAX code removes the extra copy by performing reads and writes directly to the storage device. For file mappings, the storage device is mapped directly into userspace.</p><hr><p>参考资料:</p><ol><li><a href="https://docs.kernel.org/filesystems/dax.html" target="_blank" rel="noopener">Direct Access for Files</a></li><li><a href="https://kb.pmem.io/faq/100000008-What-is-DAX/" target="_blank" rel="noopener">What is Direct-Access (DAX)?</a></li></ol>]]></content>
    
    <summary type="html">
    
      &lt;p&gt;本文将mark下DAX(Direct Access)相关notes。&lt;/p&gt;
&lt;h2 id=&quot;What&quot;&gt;&lt;a href=&quot;#What&quot; class=&quot;headerlink&quot; title=&quot;What&quot;&gt;&lt;/a&gt;What&lt;/h2&gt;&lt;p&gt;Direct Access (DAX) enables direct access to files stored in persistent memory or on a block device. Without DAX support in a file system, the page cache is generally used to buffer reads and writes to files, and requires an extra copy operation.&lt;/p&gt;
&lt;p&gt;DAX removes the extra copy operation by performing reads and writes directly to the storage device.
    
    </summary>
    
      <category term="文件系统" scheme="http://liujunming.github.io/categories/%E6%96%87%E4%BB%B6%E7%B3%BB%E7%BB%9F/"/>
    
    
      <category term="文件系统" scheme="http://liujunming.github.io/tags/%E6%96%87%E4%BB%B6%E7%B3%BB%E7%BB%9F/"/>
    
  </entry>
  
  <entry>
    <title>How to pin file page cache</title>
    <link href="http://liujunming.github.io/2024/04/13/How-to-pin-file-page-cache/"/>
    <id>http://liujunming.github.io/2024/04/13/How-to-pin-file-page-cache/</id>
    <published>2024-04-13T01:31:09.000Z</published>
    <updated>2024-04-13T02:12:12.487Z</updated>
    
    <content type="html"><![CDATA[<p>本文将会介绍Linux中pin住文件page cache的方法。<a id="more"></a></p><h3 id="vmtouch"><a href="#vmtouch" class="headerlink" title="vmtouch"></a>vmtouch</h3><blockquote><p>-t<br>Touch virtual memory pages. Reads a byte from each page of the file. If the page is not resident in memory, a page fault will be generated and the page will be read from disk into the file system’s memory cache.<br>-l<br>Lock pages into physical memory. This option works the same as “-t” except it calls mlock(2) on all the memory mappings and doesn’t close the descriptors when finished. The files will be locked in physical memory until the vmtouch process is killed.</p></blockquote><h3 id="page-cache"><a href="#page-cache" class="headerlink" title="page cache"></a>page cache</h3><p><img src="/images/2024/04/005.png" alt></p><p>For read reuqest:</p><ol><li><p>When a user-space application wants to read data from disks, it asks the kernel for data using special system calls such as <code>read()</code>, <code>pread()</code>, <code>vread()</code>, <code>mmap()</code>, <code>sendfile()</code>, etc.</p></li><li><p>Linux kernel, in turn, checks whether the pages are present in Page Cache and immediately returns them to the caller if so. As you can see kernel has made 0 disk operations in this case.</p></li><li><p>If there are no such pages in Page Cache, the kernel must load them from disks. In order to do that, it has to find a place in Page Cache for the requested pages. A memory reclaim process must be performed if there is no free memory (in the caller’s cgroup or system). Afterward, kernel schedules a read disk IO operation, stores the target pages in the memory, and finally returns the requested data from Page Cache to the target process. Starting from this moment, any future requests to read this part of the file (no matter from which process or cgroup) will be handled by Page Cache without any disk IO operation until these pages have not been evicted.</p></li></ol><p>由此可知，<code>mmap()</code> file reads也是会使用到page cache的。</p><h3 id="mlock"><a href="#mlock" class="headerlink" title="mlock"></a>mlock</h3><figure class="highlight c"><table><tr><td class="gutter"><pre><span class="line">1</span><br></pre></td><td class="code"><pre><span class="line"><span class="function"><span class="keyword">int</span> <span class="title">mlock</span><span class="params">(<span class="keyword">const</span> <span class="keyword">void</span> addr[.len], <span class="keyword">size_t</span> len)</span></span>;</span><br></pre></td></tr></table></figure><blockquote><p>mlock(), mlock2(), and mlockall() lock part or all of the calling process’s virtual address space into RAM, preventing that memory from being paged to the swap area.</p></blockquote><p>实际上内核对mlock锁住的页面主要做了两步比较重要的操作:</p><ol><li>调用mlock的时候就将所需要的物理页面准备好</li><li>内存回收时，当扫描到相关的物理页面时，将其放入不可回收的lru链表</li></ol><p>第一步保证访问的虚拟地址对应的物理页面在内存中，第二步保证了锁住的页面不会被回收。</p><h3 id="vmtouch-source-code"><a href="#vmtouch-source-code" class="headerlink" title="vmtouch source code"></a>vmtouch source code</h3><figure class="highlight c"><table><tr><td class="gutter"><pre><span class="line">1</span><br><span class="line">2</span><br><span class="line">3</span><br><span class="line">4</span><br><span class="line">5</span><br><span class="line">6</span><br><span class="line">7</span><br><span class="line">8</span><br><span class="line">9</span><br><span class="line">10</span><br></pre></td><td class="code"><pre><span class="line"><span class="comment">// https://github.com/hoytech/vmtouch/blob/master/vmtouch.c</span></span><br><span class="line"><span class="function"><span class="keyword">void</span> <span class="title">vmtouch_file</span><span class="params">(<span class="keyword">char</span> *path)</span> </span>&#123;</span><br><span class="line">    ...</span><br><span class="line">    fd = open(path, open_flags, <span class="number">0</span>);</span><br><span class="line">    ...</span><br><span class="line">    mem = mmap(<span class="literal">NULL</span>, len_of_range, PROT_READ, MAP_SHARED, fd, offset);</span><br><span class="line">    ...</span><br><span class="line">    mlock(mem, len_of_range)</span><br><span class="line">    ...</span><br><span class="line">&#125;</span><br></pre></td></tr></table></figure><p>实现其实也比较简单，基于<code>mmap</code>和<code>mlock</code>即可！</p><hr><p>参考资料:</p><ol><li><a href="https://github.com/hoytech/vmtouch/blob/master/vmtouch.c" target="_blank" rel="noopener">vmtouch.c</a></li><li><a href="https://linux.die.net/man/8/vmtouch" target="_blank" rel="noopener">man vmtouch</a></li><li><a href="https://man7.org/linux/man-pages/man2/mlock.2.html" target="_blank" rel="noopener">man mlock</a></li><li><a href="https://biriukov.dev/docs/page-cache/2-essential-page-cache-theory/" target="_blank" rel="noopener">Essential Page Cache theory</a></li><li><a href="https://biriukov.dev/docs/page-cache/3-page-cache-and-basic-file-operations/" target="_blank" rel="noopener">Page Cache and basic file operations</a></li><li><a href="https://blog.csdn.net/feelabclihu/article/details/123288206" target="_blank" rel="noopener">mlock锁原理剖析</a></li></ol>]]></content>
    
    <summary type="html">
    
      &lt;p&gt;本文将会介绍Linux中pin住文件page cache的方法。
    
    </summary>
    
      <category term="内存管理" scheme="http://liujunming.github.io/categories/%E5%86%85%E5%AD%98%E7%AE%A1%E7%90%86/"/>
    
    
      <category term="内存管理" scheme="http://liujunming.github.io/tags/%E5%86%85%E5%AD%98%E7%AE%A1%E7%90%86/"/>
    
  </entry>
  
  <entry>
    <title>Intel new feature:user-timer events</title>
    <link href="http://liujunming.github.io/2024/04/06/Intel-new-feature-user-timer-events/"/>
    <id>http://liujunming.github.io/2024/04/06/Intel-new-feature-user-timer-events/</id>
    <published>2024-04-06T08:33:33.000Z</published>
    <updated>2024-04-06T10:23:39.180Z</updated>
    
    <content type="html"><![CDATA[<p>本文将记录下<a href="https://cdrdv2.intel.com/v1/dl/getContent/671368" target="_blank" rel="noopener">Intel® Architecture Instruction Set Extensions Programming Reference</a>中的user-timer events技术。笔者特意裁剪了本文相关的描述: <a href="/pdf/user-timer events.pdf">user-timer events</a><a id="more"></a></p><p>The feature defines a new 64-bit value called the <strong>user deadline</strong>. Software may read and write the user deadline. When the user deadline is not zero, a user-timer event becomes pending when the logical processor’s timestamp counter (TSC) is greater than or equal to the user deadline.</p><p>A pending user-timer event is processed by the processor when CPL = 3 and certain other conditions apply. When processed, the event results in a user interrupt with the <strong>user-timer vector</strong>. (Software may read and write the user-timer vector). Specifically, the processor sets the bit in the UIRR (user interrupt request register) corresponding to the user timer vector. The processing also clears the user deadline, ensuring that there will be no subsequent user-timer events until software writes the user deadline again.</p><h2 id="User-Deadline"><a href="#User-Deadline" class="headerlink" title="User Deadline"></a>User Deadline</h2><p>A logical processor that supports user-timer events supports a 64-bit value called the <strong>user deadline</strong>. If the user deadline is non-zero, the logical processor pends a user-timer event when the timestamp counter (TSC) reaches or exceeds the user deadline.</p><p>Software can write the user deadline using instructions. The processor enforces the following:</p><ul><li>Writing zero to the user deadline disables user-timer events and cancels any that were pending. As a result, no user-timer event is pending after zero is written to the user deadline.</li><li>If software writes the user deadline with a non-zero value that is less than the TSC, a user-timer event will be pending upon completion of that write.</li><li>If software writes the user deadline with a non-zero value that is greater than that of the TSC, no user-timer event will be pending after the write until the TSC reaches the new user deadline.</li><li>A logical processor processes a pending user-timer event under certain conditions; The logical processor clears the user deadline after pending a user-timer event.</li></ul><h2 id="User-Timer-Architectural-State"><a href="#User-Timer-Architectural-State" class="headerlink" title="User Timer: Architectural State"></a>User Timer: Architectural State</h2><p>The user-timer architecture defines a new MSR, IA32_UINTR_TIMER. This MSR can be accessed using MSR index 1B00H.</p><p>The IA32_UINTR_TIMER MSR has the following format:</p><ul><li>Bits 5:0 are the user-timer vector. Processing of a user-timer event results in the pending of a user interrupt with this vector.</li><li>Bits 63:6 are the upper 56 bits of the user deadline.</li></ul><p>Note that no bits are reserved in the MSR and that writes to the MSR will not fault due to the value of the instruction’s source operand. The IA32_UINTR_TIMER MSR can be accessed via the following instructions: RDMSR, RDMSRLIST, URDMSR, UWRMSR, WRMSR, WRMSRLIST, and WRMSRNS.</p><p>If the IA32_UINTR_TIMER MSR is written with value X, the user-timer vector gets value X &amp; 3FH; the user deadline gets value X &amp; ~3FH.</p><p>If the user-timer vector is V (0 ≤ V ≤ 63) and the user deadline is D, a read from the IA32_UINTR_TIMER MSR return value (D &amp; ~3FH) | V.</p><h2 id="Pending-and-Processing-of-User-Timer-Events"><a href="#Pending-and-Processing-of-User-Timer-Events" class="headerlink" title="Pending and Processing of User-Timer Events"></a>Pending and Processing of User-Timer Events</h2><p>There is a user-timer event pending whenever the user deadline is non-zero and is less than or equal to the value of the timestamp counter (TSC).</p><p>If CR4.UINTR = 1, a logical processor processes a pending user-timer event at an instruction boundary at which the following conditions all hold1: (1) IA32_EFER.LMA = CS.L = 1 (the logical processor is in 64-bit mode); (2) CPL = 3; (3) UIF = 1; and (4) the logical processor is not in the shutdown state or in the wait-for-SIPI state.</p><p>When the conditions just identified hold, the logical processor processes a user-timer event. User-timer events have priority just above that of user-interrupt delivery. If the logical processor was in a state entered using the TPAUSE and UMWAIT instructions, it first wakes up from that state and becomes active.<br>当上述条件成立时，logical processor就会处理用户定时器事件。用户定时器事件的优先级仅高于user-interrupt delivery。如果logical processor处于使用TPAUSE和UMWAIT指令进入的状态，它将首先从该状态中唤醒并进入活动状态。</p><p>The following pseudocode details the processing of a user-timer event:</p><ul><li>UIRR[UserTimerVector] := 1;</li><li>recognize a pending user interrupt;// may be delivered immediately after processing </li><li>IA32_UINTR_TIMER := 0;// clears the deadline and the vector</li></ul><h2 id="VMX-support"><a href="#VMX-support" class="headerlink" title="VMX support"></a>VMX support</h2><p>One new 64-bit VM-execution control field is defined called the <strong>virtual user-timer control</strong>. It can be accessed with the encoding pair 2050H/2051H.</p><p>Software can read and write the IA32_UINTR_TIMER MSR using certain instructions. The operation of those instructions is changed when they are executed in VMX non-root operation:</p><ul><li>Any read from the IA32_UINTR_TIMER MSR (e.g., by RDMSR) returns the value of the virtual user-timer control.</li><li>Any write to the IA32_UINTR_TIMER MSR (e.g., by WRMSR) is treated as follows:<ul><li>The source operand is written to the virtual user-timer control (updating the VMCS).</li><li>Bits 5:0 of the source operand are written to the user-timer vector.</li><li>If bits 63:6 of the source operand are zero, the user deadline (the value that actually controls when hardware generates a user time event) is cleared to 0.</li><li>If bits 63:6 of the source operand are not all zero, the user deadline is computed as follows. The source operand (with the low 6 bits cleared) is interpreted as a virtual user deadline. The processor converts that value to the actual user deadline based on the current configuration of TSC offsetting and TSC scaling.</li><li>Following such a write, the value of the IA32_UINTR_TIMER MSR (e.g., as would be observed following a subsequent VM exit) is such that bits 63:6 contain the actual user deadline (not the virtual user deadline), while bits 5:0 contain the user-timer vector.</li></ul></li></ul><h2 id="相关指令汇总"><a href="#相关指令汇总" class="headerlink" title="相关指令汇总"></a>相关指令汇总</h2><ul><li>RDMSR</li><li>RDMSRLIST</li><li>URDMSR</li><li>UWRMSR</li><li>WRMSR</li><li>WRMSRLIST</li><li>WRMSRNS</li><li>TPAUSE</li><li>UMWAIT</li></ul><h2 id="总结"><a href="#总结" class="headerlink" title="总结"></a>总结</h2><p>笔者认为user-timer就是TSC deadline模式的lapic timer在user interrupt中的拓展。而user-timer虚拟化的核心就是IA32_UINTR_TIMER MSR的虚拟化。</p>]]></content>
    
    <summary type="html">
    
      &lt;p&gt;本文将记录下&lt;a href=&quot;https://cdrdv2.intel.com/v1/dl/getContent/671368&quot; target=&quot;_blank&quot; rel=&quot;noopener&quot;&gt;Intel® Architecture Instruction Set Extensions Programming Reference&lt;/a&gt;中的user-timer events技术。笔者特意裁剪了本文相关的描述: &lt;a href=&quot;/pdf/user-timer events.pdf&quot;&gt;user-timer events&lt;/a&gt;
    
    </summary>
    
      <category term="Time" scheme="http://liujunming.github.io/categories/Time/"/>
    
    
      <category term="Time" scheme="http://liujunming.github.io/tags/Time/"/>
    
  </entry>
  
  <entry>
    <title>Intel new feature:monitorless MWAIT</title>
    <link href="http://liujunming.github.io/2024/04/05/Intel-new-feature-monitorless-MWAIT/"/>
    <id>http://liujunming.github.io/2024/04/05/Intel-new-feature-monitorless-MWAIT/</id>
    <published>2024-04-05T03:37:30.000Z</published>
    <updated>2024-04-05T13:56:00.935Z</updated>
    
    <content type="html"><![CDATA[<p>本文将mark下Intel的新feature:<a href="/pdf/monitorless MWAIT.pdf">monitorless MWAIT</a>。<a id="more"></a></p><h3 id="Introduction"><a href="#Introduction" class="headerlink" title="Introduction"></a>Introduction</h3><p>Prior this feature, execution of the MWAIT instruction causes a logical processor to suspend execution and enter an implementation-dependent optimized state only if the MONITOR instruction was executed previously, specifying an address range to monitor, and there have been no stores to that address range since MONITOR executed. The logical processor leaves the optimized state and resumes execution when there is a write to the monitored address range.</p><p>This existing functionality <strong>supports software that seeks to suspend execution until an event associated with a write to the monitored address range</strong>. For example, that range may contain the head pointer of a work queue that is written when there is work for the suspended logical processor.</p><p>It is possible that software may wish to suspend execution with no requirement to resume execution in response to a memory write. Such software is not well served by the existing MWAIT instruction since it must incur the overhead of monitoring some (irrelevant) address range and may resume execution earlier than intended following a memory write.<br>软件可能希望暂停执行，而不要求在内存写入后恢复执行。现有的 MWAIT 指令并不能很好地满足这类软件的需求，因为它必须承担监控某些（不相关的）地址范围的开销，而且在内存写入后，可能会比预定时间提前恢复执行。</p><p>Monitorless MWAIT enhances the MWAIT instruction by allowing suspension of execution without monitoring an address range.<br>Monitorless MWAIT允许在不监控地址范围的情况下暂停执行，从而增强了 MWAIT 指令。</p><p>The feature is defined with an enumeration independent of that of existing MONITOR/MWAIT. That allows a VMM to virtualize monitorless MWAIT without having to virtualize the address-range monitoring of the existing feature.<br>该特性是用一个独立于现有MONITOR/MWAIT的枚举定义的。这使得 VMM 可以虚拟化monitorless MWAIT，而无需虚拟化现有功能的地址范围监控。</p><h3 id="Q-amp-amp-A"><a href="#Q-amp-amp-A" class="headerlink" title="Q &amp;&amp; A"></a>Q &amp;&amp; A</h3><p>Q: 使用了monitorless MWAIT后，logical processor什么时候可以resume execution呢？<br>A: spec中其实已经给出了答案:<br><img src="/images/2024/04/002.jpg" alt></p><ul><li>an NMI or SMI</li><li>a debug exception</li><li>a machine check exception</li><li>the BINIT# signal</li><li>the INIT# signal</li><li>the RESET# signal</li><li>an external interrupt if ECX[0] = 1</li></ul><p>Q: monitorless MWAIT与hlt的区别在哪里？<br>A: 与hlt相比，monitorless MWAIT resume execution的delay更低(因为monitorless MWAIT的节能程度不如hlt)，同时monitorless MWAIT还可以精细地指定C-state及Sub C-state。<br><img src="/images/2024/04/003.jpg" alt></p><hr><p>参考资料:</p><ol><li><a href="/2020/05/01/Introduction-to-halt-pause-monitor-mwait-instruction/">Introduction to hlt/pause/monitor/mwait instruction</a></li></ol>]]></content>
    
    <summary type="html">
    
      &lt;p&gt;本文将mark下Intel的新feature:&lt;a href=&quot;/pdf/monitorless MWAIT.pdf&quot;&gt;monitorless MWAIT&lt;/a&gt;。
    
    </summary>
    
      <category term="SDM" scheme="http://liujunming.github.io/categories/SDM/"/>
    
    
      <category term="SDM" scheme="http://liujunming.github.io/tags/SDM/"/>
    
  </entry>
  
  <entry>
    <title>Intel new feature:APIC-timer virtualization</title>
    <link href="http://liujunming.github.io/2024/04/04/Intel-new-feature-APIC-timer-virtualization/"/>
    <id>http://liujunming.github.io/2024/04/04/Intel-new-feature-APIC-timer-virtualization/</id>
    <published>2024-04-04T10:40:40.000Z</published>
    <updated>2024-04-06T10:23:35.592Z</updated>
    
    <content type="html"><![CDATA[<p>本文将记录下<a href="https://cdrdv2.intel.com/v1/dl/getContent/671368" target="_blank" rel="noopener">Intel® Architecture Instruction Set Extensions Programming Reference</a>中的APIC-timer virtualization技术。笔者特意裁剪了本文相关的描述: <a href="/pdf/APIC-timer virtualization.pdf">APIC-timer virtualization</a><a id="more"></a></p><h2 id="1-overview"><a href="#1-overview" class="headerlink" title="1. overview"></a>1. overview</h2><p>The new feature virtualizes the TSC-deadline mode of the APIC timer. When this mode is active, software can program the APIC timer with a deadline written to the IA32_TSC_DEADLINE MSR. A timer interrupt becomes pending when the logical processor’s timestamp counter (TSC) is greater or equal to the deadline.</p><p>APIC-timer virtualization operates in conjunction with the existing virtual-interrupt delivery feature. With that feature, a virtual-machine monitor (VMM) establishes a virtual-APIC page in memory for each virtual logical processor (vCPU). A logical processor uses this page to virtualize certain aspects of APIC operation for the vCPU.</p><p>The feature is based on new guest-timer hardware that introduces two new architectural features: <strong>guest-timer events</strong> and a <strong>guest deadline</strong>. With APIC-timer virtualization, guest writes to the IA32_TSC_DEADLINE MSR do not interact with the APIC (or its timer) but instead establish a guest deadline to arm the guest-timer hardware. When a logical processor’s TSC is greater than or equal to the guest deadline(shadow context), a guest-timer event becomes pending. (笔者注:硬件)Processing of a guest-timer event updates the virtual-APIC page to record the fact that a new virtual interrupt is pending.</p><h2 id="2-guest-timer-hardware"><a href="#2-guest-timer-hardware" class="headerlink" title="2. guest-timer hardware"></a>2. guest-timer hardware</h2><p>A logical processor supports APIC-timer virtualization using new guest-timer hardware. Software controls this hardware using an unsigned 64-bit value called the <strong>guest deadline</strong>. (There is a separate guest deadline for each logical processor.) If the guest deadline is non-zero, a guest-timer event will be pending when the timestamp counter (TSC) reaches or exceeds the guest deadline.</p><h2 id="3-changes-to-vmx-non-root-operation"><a href="#3-changes-to-vmx-non-root-operation" class="headerlink" title="3. changes to vmx non-root operation"></a>3. changes to vmx non-root operation</h2><p>The 1-setting of the “APIC-timer virtualization” VM-execution control changes how a logical processor responds to accesses to the IA32_TSC_DEADLINE MSR.</p><h3 id="3-1-Accesses-to-the-IA32-TSC-DEADLINE-MSR"><a href="#3-1-Accesses-to-the-IA32-TSC-DEADLINE-MSR" class="headerlink" title="3.1 Accesses to the IA32_TSC_DEADLINE MSR"></a>3.1 Accesses to the IA32_TSC_DEADLINE MSR</h3><p>If the “APIC-timer virtualization” VM-execution control is 1, the operation of reads and writes to the<br>IA32_TSC_DEADLINE MSR (MSR 6E0H) is modified:</p><ul><li>Any read from the IA32_TSC_DEADLINE MSR (e.g., by RDMSR) that does not cause a fault or a VM exit returns the value of the guest deadline shadow (from the VMCS).</li><li>Any write to the IA32_TSC_DEADLINE MSR (e.g., by WRMSR) that does not cause a fault or a VM exit is treated as follows:<ul><li>The source operand is written to the guest deadline shadow (updating the VMCS).</li><li>If the source operand is zero, the guest deadline (<strong>the value that controls when hardware generates a guest time event</strong>) is cleared to 0.</li><li>If the source operand is not zero, the guest deadline is computed as follows. The source operand is interpreted as a virtual deadline. The processor converts that value to the actual guest deadline based on the current configuration of TSC offsetting and TSC scaling.</li></ul></li></ul><p>Note that when the “APIC-timer virtualization” VM-execution control is 1, such writes do not change the value of the IA32_TSC_DEADLINE MSR nor do they interact with the APIC timer in any way.</p><h3 id="3-2-Processing-of-Guest-Timer-Events"><a href="#3-2-Processing-of-Guest-Timer-Events" class="headerlink" title="3.2 Processing of Guest-Timer Events"></a>3.2 Processing of Guest-Timer Events</h3><p>Processing of a guest-timer event updates the virtual-APIC page to cause a virtual timer interrupt to become pending. Specifically, the logical processor performs the following steps:</p><ul><li>V := virtual timer vector;</li><li>VIRR[V] := 1;// update virtual IRR field on virtual-APIC page</li><li>RVI := max{RVI, V};// update guest interrupt status field in VMCS</li><li>evaluate pending virtual interrupts;// a virtual interrupt may be delivered immediately after this processing </li><li>Guest deadline := 0;</li><li>Guest deadline shadow := 0;</li></ul><h2 id="4-总结"><a href="#4-总结" class="headerlink" title="4. 总结"></a>4. 总结</h2><ul><li>guest 在non-root mode写IA32_TSC_DEADLINE MSR时，无需发生VM Exit，硬件会更新guest deadline shadow(virtual context)，同时也会更新guest deadline(shadow context)；</li><li>硬件会利用guest deadline(<strong>the value that controls when hardware generates a guest time event</strong>)与physical TSC相比，当physical timestap大于等于guest deadline时，就会给non-root mode的vCPU注入timer中断</li><li>给vCPU注入的timer中断vector由Virtual timer vector决定</li></ul><p><img src="/images/2024/04/001.jpg" alt></p><p>利用<a href="/2021/03/20/虚拟化学习心得-three-context/">three context思想</a>以及理解上述三个VMCS fields的作用，即可对APIC-timer virtualization有深入的理解。</p><h2 id="5-Q-amp-A"><a href="#5-Q-amp-A" class="headerlink" title="5. Q &amp; A"></a>5. Q &amp; A</h2><p>Q: hypervisor如何获知vCPU的timer中断vector的呢？<br>A: guest配置LVT的Timer时，会发生VM Exit，这样hypervisor就可以知道vCPU的timer中断vector，然后将Virtual timer vector这一VMCS field设置为vCPU的timer中断vector即可！<br><img src="/images/2024/04/004.jpg" alt></p>]]></content>
    
    <summary type="html">
    
      &lt;p&gt;本文将记录下&lt;a href=&quot;https://cdrdv2.intel.com/v1/dl/getContent/671368&quot; target=&quot;_blank&quot; rel=&quot;noopener&quot;&gt;Intel® Architecture Instruction Set Extensions Programming Reference&lt;/a&gt;中的APIC-timer virtualization技术。笔者特意裁剪了本文相关的描述: &lt;a href=&quot;/pdf/APIC-timer virtualization.pdf&quot;&gt;APIC-timer virtualization&lt;/a&gt;
    
    </summary>
    
      <category term="Time" scheme="http://liujunming.github.io/categories/Time/"/>
    
    
      <category term="Time" scheme="http://liujunming.github.io/tags/Time/"/>
    
  </entry>
  
</feed>
