Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (win64) Build 5239630 Fri Nov 08 22:35:27 MST 2024
| Date         : Fri Apr 18 15:40:22 2025
| Host         : LAPTOP-6I7OJEUU running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file top_timing_summary_routed.rpt -pb top_timing_summary_routed.pb -rpx top_timing_summary_routed.rpx -warn_on_violation
| Design       : top
| Device       : 7k160t-ffg676
| Speed File   : -1  PRODUCTION 1.12 2017-02-17
| Design State : Routed
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                    Violations  
---------  ----------------  -----------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell    24          
TIMING-18  Warning           Missing input or output delay  12          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (24)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (24)
5. checking no_input_delay (4)
6. checking no_output_delay (11)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (24)
-------------------------
 There are 16 register/latch pins with no clock driven by root clock pin: c1/clk_div_reg[17]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: p1/pbreg_reg/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: p2/pbreg_reg/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (24)
-------------------------------------------------
 There are 24 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (4)
------------------------------
 There are 4 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (11)
--------------------------------
 There are 11 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      8.538        0.000                      0                   19        0.220        0.000                      0                   19        4.650        0.000                       0                    20  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock      Waveform(ns)       Period(ns)      Frequency(MHz)
-----      ------------       ----------      --------------
clk100MHZ  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk100MHZ           8.538        0.000                      0                   19        0.220        0.000                      0                   19        4.650        0.000                       0                    20  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    
(none)        clk100MHZ                   


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk100MHZ
  To Clock:  clk100MHZ

Setup :            0  Failing Endpoints,  Worst Slack        8.538ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.220ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.650ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             8.538ns  (required time - arrival time)
  Source:                 c1/clk_div_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk100MHZ  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            c1/clk_div_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by clk100MHZ  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100MHZ
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk100MHZ rise@10.000ns - clk100MHZ rise@0.000ns)
  Data Path Delay:        1.455ns  (logic 1.033ns (71.000%)  route 0.422ns (29.000%))
  Logic Levels:           5  (CARRY4=5)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.966ns = ( 14.966 - 10.000 ) 
    Source Clock Delay      (SCD):    5.328ns
    Clock Pessimism Removal (CPR):    0.339ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100MHZ rise edge)
                                                      0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.745     0.745 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.564     3.309    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.120     3.429 r  clk_IBUF_BUFG_inst/O
                         net (fo=19, routed)          1.899     5.328    c1/clk_IBUF_BUFG
    SLICE_X0Y13          FDRE                                         r  c1/clk_div_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y13          FDRE (Prop_fdre_C_Q)         0.269     5.597 r  c1/clk_div_reg[1]/Q
                         net (fo=1, routed)           0.422     6.019    c1/clk_div_reg_n_0_[1]
    SLICE_X0Y13          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.377     6.396 r  c1/clk_div_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.396    c1/clk_div_reg[0]_i_1_n_0
    SLICE_X0Y14          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058     6.454 r  c1/clk_div_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.454    c1/clk_div_reg[4]_i_1_n_0
    SLICE_X0Y15          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058     6.512 r  c1/clk_div_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.512    c1/clk_div_reg[8]_i_1_n_0
    SLICE_X0Y16          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058     6.570 r  c1/clk_div_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.570    c1/clk_div_reg[12]_i_1_n_0
    SLICE_X0Y17          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.213     6.783 r  c1/clk_div_reg[16]_i_1/O[1]
                         net (fo=1, routed)           0.000     6.783    c1/clk_div_reg[16]_i_1_n_6
    SLICE_X0Y17          FDRE                                         r  c1/clk_div_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100MHZ rise edge)
                                                     10.000    10.000 r  
    AC18                                              0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.620    10.620 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.447    13.067    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.113    13.180 r  clk_IBUF_BUFG_inst/O
                         net (fo=19, routed)          1.786    14.966    c1/clk_IBUF_BUFG
    SLICE_X0Y17          FDRE                                         r  c1/clk_div_reg[17]/C
                         clock pessimism              0.339    15.305    
                         clock uncertainty           -0.035    15.270    
    SLICE_X0Y17          FDRE (Setup_fdre_C_D)        0.051    15.321    c1/clk_div_reg[17]
  -------------------------------------------------------------------
                         required time                         15.321    
                         arrival time                          -6.783    
  -------------------------------------------------------------------
                         slack                                  8.538    

Slack (MET) :             8.596ns  (required time - arrival time)
  Source:                 c1/clk_div_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk100MHZ  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            c1/clk_div_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk100MHZ  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100MHZ
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk100MHZ rise@10.000ns - clk100MHZ rise@0.000ns)
  Data Path Delay:        1.397ns  (logic 0.975ns (69.796%)  route 0.422ns (30.204%))
  Logic Levels:           4  (CARRY4=4)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.966ns = ( 14.966 - 10.000 ) 
    Source Clock Delay      (SCD):    5.328ns
    Clock Pessimism Removal (CPR):    0.339ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100MHZ rise edge)
                                                      0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.745     0.745 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.564     3.309    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.120     3.429 r  clk_IBUF_BUFG_inst/O
                         net (fo=19, routed)          1.899     5.328    c1/clk_IBUF_BUFG
    SLICE_X0Y13          FDRE                                         r  c1/clk_div_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y13          FDRE (Prop_fdre_C_Q)         0.269     5.597 r  c1/clk_div_reg[1]/Q
                         net (fo=1, routed)           0.422     6.019    c1/clk_div_reg_n_0_[1]
    SLICE_X0Y13          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.377     6.396 r  c1/clk_div_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.396    c1/clk_div_reg[0]_i_1_n_0
    SLICE_X0Y14          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058     6.454 r  c1/clk_div_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.454    c1/clk_div_reg[4]_i_1_n_0
    SLICE_X0Y15          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058     6.512 r  c1/clk_div_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.512    c1/clk_div_reg[8]_i_1_n_0
    SLICE_X0Y16          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.213     6.725 r  c1/clk_div_reg[12]_i_1/O[1]
                         net (fo=1, routed)           0.000     6.725    c1/clk_div_reg[12]_i_1_n_6
    SLICE_X0Y16          FDRE                                         r  c1/clk_div_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100MHZ rise edge)
                                                     10.000    10.000 r  
    AC18                                              0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.620    10.620 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.447    13.067    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.113    13.180 r  clk_IBUF_BUFG_inst/O
                         net (fo=19, routed)          1.786    14.966    c1/clk_IBUF_BUFG
    SLICE_X0Y16          FDRE                                         r  c1/clk_div_reg[13]/C
                         clock pessimism              0.339    15.305    
                         clock uncertainty           -0.035    15.270    
    SLICE_X0Y16          FDRE (Setup_fdre_C_D)        0.051    15.321    c1/clk_div_reg[13]
  -------------------------------------------------------------------
                         required time                         15.321    
                         arrival time                          -6.725    
  -------------------------------------------------------------------
                         slack                                  8.596    

Slack (MET) :             8.612ns  (required time - arrival time)
  Source:                 c1/clk_div_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk100MHZ  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            c1/clk_div_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by clk100MHZ  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100MHZ
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk100MHZ rise@10.000ns - clk100MHZ rise@0.000ns)
  Data Path Delay:        1.381ns  (logic 0.959ns (69.446%)  route 0.422ns (30.554%))
  Logic Levels:           5  (CARRY4=5)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.966ns = ( 14.966 - 10.000 ) 
    Source Clock Delay      (SCD):    5.328ns
    Clock Pessimism Removal (CPR):    0.339ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100MHZ rise edge)
                                                      0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.745     0.745 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.564     3.309    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.120     3.429 r  clk_IBUF_BUFG_inst/O
                         net (fo=19, routed)          1.899     5.328    c1/clk_IBUF_BUFG
    SLICE_X0Y13          FDRE                                         r  c1/clk_div_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y13          FDRE (Prop_fdre_C_Q)         0.269     5.597 r  c1/clk_div_reg[1]/Q
                         net (fo=1, routed)           0.422     6.019    c1/clk_div_reg_n_0_[1]
    SLICE_X0Y13          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.377     6.396 r  c1/clk_div_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.396    c1/clk_div_reg[0]_i_1_n_0
    SLICE_X0Y14          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058     6.454 r  c1/clk_div_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.454    c1/clk_div_reg[4]_i_1_n_0
    SLICE_X0Y15          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058     6.512 r  c1/clk_div_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.512    c1/clk_div_reg[8]_i_1_n_0
    SLICE_X0Y16          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058     6.570 r  c1/clk_div_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.570    c1/clk_div_reg[12]_i_1_n_0
    SLICE_X0Y17          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.139     6.709 r  c1/clk_div_reg[16]_i_1/O[0]
                         net (fo=1, routed)           0.000     6.709    c1/clk_div_reg[16]_i_1_n_7
    SLICE_X0Y17          FDRE                                         r  c1/clk_div_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100MHZ rise edge)
                                                     10.000    10.000 r  
    AC18                                              0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.620    10.620 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.447    13.067    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.113    13.180 r  clk_IBUF_BUFG_inst/O
                         net (fo=19, routed)          1.786    14.966    c1/clk_IBUF_BUFG
    SLICE_X0Y17          FDRE                                         r  c1/clk_div_reg[16]/C
                         clock pessimism              0.339    15.305    
                         clock uncertainty           -0.035    15.270    
    SLICE_X0Y17          FDRE (Setup_fdre_C_D)        0.051    15.321    c1/clk_div_reg[16]
  -------------------------------------------------------------------
                         required time                         15.321    
                         arrival time                          -6.709    
  -------------------------------------------------------------------
                         slack                                  8.612    

Slack (MET) :             8.615ns  (required time - arrival time)
  Source:                 c1/clk_div_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk100MHZ  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            c1/clk_div_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by clk100MHZ  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100MHZ
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk100MHZ rise@10.000ns - clk100MHZ rise@0.000ns)
  Data Path Delay:        1.378ns  (logic 0.956ns (69.380%)  route 0.422ns (30.620%))
  Logic Levels:           5  (CARRY4=5)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.966ns = ( 14.966 - 10.000 ) 
    Source Clock Delay      (SCD):    5.328ns
    Clock Pessimism Removal (CPR):    0.339ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100MHZ rise edge)
                                                      0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.745     0.745 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.564     3.309    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.120     3.429 r  clk_IBUF_BUFG_inst/O
                         net (fo=19, routed)          1.899     5.328    c1/clk_IBUF_BUFG
    SLICE_X0Y13          FDRE                                         r  c1/clk_div_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y13          FDRE (Prop_fdre_C_Q)         0.269     5.597 r  c1/clk_div_reg[1]/Q
                         net (fo=1, routed)           0.422     6.019    c1/clk_div_reg_n_0_[1]
    SLICE_X0Y13          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.377     6.396 r  c1/clk_div_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.396    c1/clk_div_reg[0]_i_1_n_0
    SLICE_X0Y14          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058     6.454 r  c1/clk_div_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.454    c1/clk_div_reg[4]_i_1_n_0
    SLICE_X0Y15          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058     6.512 r  c1/clk_div_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.512    c1/clk_div_reg[8]_i_1_n_0
    SLICE_X0Y16          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058     6.570 r  c1/clk_div_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.570    c1/clk_div_reg[12]_i_1_n_0
    SLICE_X0Y17          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.136     6.706 r  c1/clk_div_reg[16]_i_1/O[2]
                         net (fo=1, routed)           0.000     6.706    c1/clk_div_reg[16]_i_1_n_5
    SLICE_X0Y17          FDRE                                         r  c1/clk_div_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100MHZ rise edge)
                                                     10.000    10.000 r  
    AC18                                              0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.620    10.620 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.447    13.067    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.113    13.180 r  clk_IBUF_BUFG_inst/O
                         net (fo=19, routed)          1.786    14.966    c1/clk_IBUF_BUFG
    SLICE_X0Y17          FDRE                                         r  c1/clk_div_reg[18]/C
                         clock pessimism              0.339    15.305    
                         clock uncertainty           -0.035    15.270    
    SLICE_X0Y17          FDRE (Setup_fdre_C_D)        0.051    15.321    c1/clk_div_reg[18]
  -------------------------------------------------------------------
                         required time                         15.321    
                         arrival time                          -6.706    
  -------------------------------------------------------------------
                         slack                                  8.615    

Slack (MET) :             8.630ns  (required time - arrival time)
  Source:                 c1/clk_div_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk100MHZ  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            c1/clk_div_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk100MHZ  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100MHZ
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk100MHZ rise@10.000ns - clk100MHZ rise@0.000ns)
  Data Path Delay:        1.363ns  (logic 0.941ns (69.043%)  route 0.422ns (30.957%))
  Logic Levels:           4  (CARRY4=4)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.966ns = ( 14.966 - 10.000 ) 
    Source Clock Delay      (SCD):    5.328ns
    Clock Pessimism Removal (CPR):    0.339ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100MHZ rise edge)
                                                      0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.745     0.745 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.564     3.309    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.120     3.429 r  clk_IBUF_BUFG_inst/O
                         net (fo=19, routed)          1.899     5.328    c1/clk_IBUF_BUFG
    SLICE_X0Y13          FDRE                                         r  c1/clk_div_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y13          FDRE (Prop_fdre_C_Q)         0.269     5.597 r  c1/clk_div_reg[1]/Q
                         net (fo=1, routed)           0.422     6.019    c1/clk_div_reg_n_0_[1]
    SLICE_X0Y13          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.377     6.396 r  c1/clk_div_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.396    c1/clk_div_reg[0]_i_1_n_0
    SLICE_X0Y14          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058     6.454 r  c1/clk_div_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.454    c1/clk_div_reg[4]_i_1_n_0
    SLICE_X0Y15          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058     6.512 r  c1/clk_div_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.512    c1/clk_div_reg[8]_i_1_n_0
    SLICE_X0Y16          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.179     6.691 r  c1/clk_div_reg[12]_i_1/O[3]
                         net (fo=1, routed)           0.000     6.691    c1/clk_div_reg[12]_i_1_n_4
    SLICE_X0Y16          FDRE                                         r  c1/clk_div_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100MHZ rise edge)
                                                     10.000    10.000 r  
    AC18                                              0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.620    10.620 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.447    13.067    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.113    13.180 r  clk_IBUF_BUFG_inst/O
                         net (fo=19, routed)          1.786    14.966    c1/clk_IBUF_BUFG
    SLICE_X0Y16          FDRE                                         r  c1/clk_div_reg[15]/C
                         clock pessimism              0.339    15.305    
                         clock uncertainty           -0.035    15.270    
    SLICE_X0Y16          FDRE (Setup_fdre_C_D)        0.051    15.321    c1/clk_div_reg[15]
  -------------------------------------------------------------------
                         required time                         15.321    
                         arrival time                          -6.691    
  -------------------------------------------------------------------
                         slack                                  8.630    

Slack (MET) :             8.655ns  (required time - arrival time)
  Source:                 c1/clk_div_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk100MHZ  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            c1/clk_div_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk100MHZ  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100MHZ
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk100MHZ rise@10.000ns - clk100MHZ rise@0.000ns)
  Data Path Delay:        1.339ns  (logic 0.917ns (68.488%)  route 0.422ns (31.512%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.967ns = ( 14.967 - 10.000 ) 
    Source Clock Delay      (SCD):    5.328ns
    Clock Pessimism Removal (CPR):    0.339ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100MHZ rise edge)
                                                      0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.745     0.745 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.564     3.309    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.120     3.429 r  clk_IBUF_BUFG_inst/O
                         net (fo=19, routed)          1.899     5.328    c1/clk_IBUF_BUFG
    SLICE_X0Y13          FDRE                                         r  c1/clk_div_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y13          FDRE (Prop_fdre_C_Q)         0.269     5.597 r  c1/clk_div_reg[1]/Q
                         net (fo=1, routed)           0.422     6.019    c1/clk_div_reg_n_0_[1]
    SLICE_X0Y13          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.377     6.396 r  c1/clk_div_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.396    c1/clk_div_reg[0]_i_1_n_0
    SLICE_X0Y14          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058     6.454 r  c1/clk_div_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.454    c1/clk_div_reg[4]_i_1_n_0
    SLICE_X0Y15          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.213     6.667 r  c1/clk_div_reg[8]_i_1/O[1]
                         net (fo=1, routed)           0.000     6.667    c1/clk_div_reg[8]_i_1_n_6
    SLICE_X0Y15          FDRE                                         r  c1/clk_div_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100MHZ rise edge)
                                                     10.000    10.000 r  
    AC18                                              0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.620    10.620 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.447    13.067    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.113    13.180 r  clk_IBUF_BUFG_inst/O
                         net (fo=19, routed)          1.787    14.967    c1/clk_IBUF_BUFG
    SLICE_X0Y15          FDRE                                         r  c1/clk_div_reg[9]/C
                         clock pessimism              0.339    15.306    
                         clock uncertainty           -0.035    15.271    
    SLICE_X0Y15          FDRE (Setup_fdre_C_D)        0.051    15.322    c1/clk_div_reg[9]
  -------------------------------------------------------------------
                         required time                         15.322    
                         arrival time                          -6.667    
  -------------------------------------------------------------------
                         slack                                  8.655    

Slack (MET) :             8.670ns  (required time - arrival time)
  Source:                 c1/clk_div_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk100MHZ  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            c1/clk_div_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk100MHZ  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100MHZ
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk100MHZ rise@10.000ns - clk100MHZ rise@0.000ns)
  Data Path Delay:        1.323ns  (logic 0.901ns (68.107%)  route 0.422ns (31.893%))
  Logic Levels:           4  (CARRY4=4)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.966ns = ( 14.966 - 10.000 ) 
    Source Clock Delay      (SCD):    5.328ns
    Clock Pessimism Removal (CPR):    0.339ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100MHZ rise edge)
                                                      0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.745     0.745 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.564     3.309    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.120     3.429 r  clk_IBUF_BUFG_inst/O
                         net (fo=19, routed)          1.899     5.328    c1/clk_IBUF_BUFG
    SLICE_X0Y13          FDRE                                         r  c1/clk_div_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y13          FDRE (Prop_fdre_C_Q)         0.269     5.597 r  c1/clk_div_reg[1]/Q
                         net (fo=1, routed)           0.422     6.019    c1/clk_div_reg_n_0_[1]
    SLICE_X0Y13          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.377     6.396 r  c1/clk_div_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.396    c1/clk_div_reg[0]_i_1_n_0
    SLICE_X0Y14          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058     6.454 r  c1/clk_div_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.454    c1/clk_div_reg[4]_i_1_n_0
    SLICE_X0Y15          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058     6.512 r  c1/clk_div_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.512    c1/clk_div_reg[8]_i_1_n_0
    SLICE_X0Y16          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.139     6.651 r  c1/clk_div_reg[12]_i_1/O[0]
                         net (fo=1, routed)           0.000     6.651    c1/clk_div_reg[12]_i_1_n_7
    SLICE_X0Y16          FDRE                                         r  c1/clk_div_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100MHZ rise edge)
                                                     10.000    10.000 r  
    AC18                                              0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.620    10.620 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.447    13.067    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.113    13.180 r  clk_IBUF_BUFG_inst/O
                         net (fo=19, routed)          1.786    14.966    c1/clk_IBUF_BUFG
    SLICE_X0Y16          FDRE                                         r  c1/clk_div_reg[12]/C
                         clock pessimism              0.339    15.305    
                         clock uncertainty           -0.035    15.270    
    SLICE_X0Y16          FDRE (Setup_fdre_C_D)        0.051    15.321    c1/clk_div_reg[12]
  -------------------------------------------------------------------
                         required time                         15.321    
                         arrival time                          -6.651    
  -------------------------------------------------------------------
                         slack                                  8.670    

Slack (MET) :             8.673ns  (required time - arrival time)
  Source:                 c1/clk_div_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk100MHZ  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            c1/clk_div_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk100MHZ  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100MHZ
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk100MHZ rise@10.000ns - clk100MHZ rise@0.000ns)
  Data Path Delay:        1.320ns  (logic 0.898ns (68.034%)  route 0.422ns (31.966%))
  Logic Levels:           4  (CARRY4=4)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.966ns = ( 14.966 - 10.000 ) 
    Source Clock Delay      (SCD):    5.328ns
    Clock Pessimism Removal (CPR):    0.339ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100MHZ rise edge)
                                                      0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.745     0.745 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.564     3.309    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.120     3.429 r  clk_IBUF_BUFG_inst/O
                         net (fo=19, routed)          1.899     5.328    c1/clk_IBUF_BUFG
    SLICE_X0Y13          FDRE                                         r  c1/clk_div_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y13          FDRE (Prop_fdre_C_Q)         0.269     5.597 r  c1/clk_div_reg[1]/Q
                         net (fo=1, routed)           0.422     6.019    c1/clk_div_reg_n_0_[1]
    SLICE_X0Y13          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.377     6.396 r  c1/clk_div_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.396    c1/clk_div_reg[0]_i_1_n_0
    SLICE_X0Y14          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058     6.454 r  c1/clk_div_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.454    c1/clk_div_reg[4]_i_1_n_0
    SLICE_X0Y15          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058     6.512 r  c1/clk_div_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.512    c1/clk_div_reg[8]_i_1_n_0
    SLICE_X0Y16          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.136     6.648 r  c1/clk_div_reg[12]_i_1/O[2]
                         net (fo=1, routed)           0.000     6.648    c1/clk_div_reg[12]_i_1_n_5
    SLICE_X0Y16          FDRE                                         r  c1/clk_div_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100MHZ rise edge)
                                                     10.000    10.000 r  
    AC18                                              0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.620    10.620 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.447    13.067    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.113    13.180 r  clk_IBUF_BUFG_inst/O
                         net (fo=19, routed)          1.786    14.966    c1/clk_IBUF_BUFG
    SLICE_X0Y16          FDRE                                         r  c1/clk_div_reg[14]/C
                         clock pessimism              0.339    15.305    
                         clock uncertainty           -0.035    15.270    
    SLICE_X0Y16          FDRE (Setup_fdre_C_D)        0.051    15.321    c1/clk_div_reg[14]
  -------------------------------------------------------------------
                         required time                         15.321    
                         arrival time                          -6.648    
  -------------------------------------------------------------------
                         slack                                  8.673    

Slack (MET) :             8.689ns  (required time - arrival time)
  Source:                 c1/clk_div_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk100MHZ  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            c1/clk_div_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk100MHZ  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100MHZ
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk100MHZ rise@10.000ns - clk100MHZ rise@0.000ns)
  Data Path Delay:        1.305ns  (logic 0.883ns (67.667%)  route 0.422ns (32.333%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.967ns = ( 14.967 - 10.000 ) 
    Source Clock Delay      (SCD):    5.328ns
    Clock Pessimism Removal (CPR):    0.339ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100MHZ rise edge)
                                                      0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.745     0.745 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.564     3.309    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.120     3.429 r  clk_IBUF_BUFG_inst/O
                         net (fo=19, routed)          1.899     5.328    c1/clk_IBUF_BUFG
    SLICE_X0Y13          FDRE                                         r  c1/clk_div_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y13          FDRE (Prop_fdre_C_Q)         0.269     5.597 r  c1/clk_div_reg[1]/Q
                         net (fo=1, routed)           0.422     6.019    c1/clk_div_reg_n_0_[1]
    SLICE_X0Y13          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.377     6.396 r  c1/clk_div_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.396    c1/clk_div_reg[0]_i_1_n_0
    SLICE_X0Y14          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058     6.454 r  c1/clk_div_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.454    c1/clk_div_reg[4]_i_1_n_0
    SLICE_X0Y15          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.179     6.633 r  c1/clk_div_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000     6.633    c1/clk_div_reg[8]_i_1_n_4
    SLICE_X0Y15          FDRE                                         r  c1/clk_div_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100MHZ rise edge)
                                                     10.000    10.000 r  
    AC18                                              0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.620    10.620 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.447    13.067    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.113    13.180 r  clk_IBUF_BUFG_inst/O
                         net (fo=19, routed)          1.787    14.967    c1/clk_IBUF_BUFG
    SLICE_X0Y15          FDRE                                         r  c1/clk_div_reg[11]/C
                         clock pessimism              0.339    15.306    
                         clock uncertainty           -0.035    15.271    
    SLICE_X0Y15          FDRE (Setup_fdre_C_D)        0.051    15.322    c1/clk_div_reg[11]
  -------------------------------------------------------------------
                         required time                         15.322    
                         arrival time                          -6.633    
  -------------------------------------------------------------------
                         slack                                  8.689    

Slack (MET) :             8.714ns  (required time - arrival time)
  Source:                 c1/clk_div_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk100MHZ  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            c1/clk_div_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk100MHZ  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100MHZ
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk100MHZ rise@10.000ns - clk100MHZ rise@0.000ns)
  Data Path Delay:        1.281ns  (logic 0.859ns (67.061%)  route 0.422ns (32.939%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.968ns = ( 14.968 - 10.000 ) 
    Source Clock Delay      (SCD):    5.328ns
    Clock Pessimism Removal (CPR):    0.339ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100MHZ rise edge)
                                                      0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.745     0.745 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.564     3.309    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.120     3.429 r  clk_IBUF_BUFG_inst/O
                         net (fo=19, routed)          1.899     5.328    c1/clk_IBUF_BUFG
    SLICE_X0Y13          FDRE                                         r  c1/clk_div_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y13          FDRE (Prop_fdre_C_Q)         0.269     5.597 r  c1/clk_div_reg[1]/Q
                         net (fo=1, routed)           0.422     6.019    c1/clk_div_reg_n_0_[1]
    SLICE_X0Y13          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.377     6.396 r  c1/clk_div_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.396    c1/clk_div_reg[0]_i_1_n_0
    SLICE_X0Y14          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.213     6.609 r  c1/clk_div_reg[4]_i_1/O[1]
                         net (fo=1, routed)           0.000     6.609    c1/clk_div_reg[4]_i_1_n_6
    SLICE_X0Y14          FDRE                                         r  c1/clk_div_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100MHZ rise edge)
                                                     10.000    10.000 r  
    AC18                                              0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.620    10.620 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.447    13.067    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.113    13.180 r  clk_IBUF_BUFG_inst/O
                         net (fo=19, routed)          1.788    14.968    c1/clk_IBUF_BUFG
    SLICE_X0Y14          FDRE                                         r  c1/clk_div_reg[5]/C
                         clock pessimism              0.339    15.307    
                         clock uncertainty           -0.035    15.272    
    SLICE_X0Y14          FDRE (Setup_fdre_C_D)        0.051    15.323    c1/clk_div_reg[5]
  -------------------------------------------------------------------
                         required time                         15.323    
                         arrival time                          -6.609    
  -------------------------------------------------------------------
                         slack                                  8.714    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.220ns  (arrival time - required time)
  Source:                 c1/clk_div_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk100MHZ  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            c1/clk_div_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk100MHZ  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100MHZ
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk100MHZ rise@0.000ns - clk100MHZ rise@0.000ns)
  Data Path Delay:        0.291ns  (logic 0.179ns (61.433%)  route 0.112ns (38.567%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.435ns
    Source Clock Delay      (SCD):    1.958ns
    Clock Pessimism Removal (CPR):    0.477ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100MHZ rise edge)
                                                      0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.146     0.146 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.074     1.220    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.246 r  clk_IBUF_BUFG_inst/O
                         net (fo=19, routed)          0.712     1.958    c1/clk_IBUF_BUFG
    SLICE_X0Y16          FDRE                                         r  c1/clk_div_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y16          FDRE (Prop_fdre_C_Q)         0.100     2.058 r  c1/clk_div_reg[14]/Q
                         net (fo=1, routed)           0.112     2.170    c1/clk_div_reg_n_0_[14]
    SLICE_X0Y16          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.079     2.249 r  c1/clk_div_reg[12]_i_1/O[2]
                         net (fo=1, routed)           0.000     2.249    c1/clk_div_reg[12]_i_1_n_5
    SLICE_X0Y16          FDRE                                         r  c1/clk_div_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100MHZ rise edge)
                                                      0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.312     0.312 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.143     1.455    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.485 r  clk_IBUF_BUFG_inst/O
                         net (fo=19, routed)          0.950     2.435    c1/clk_IBUF_BUFG
    SLICE_X0Y16          FDRE                                         r  c1/clk_div_reg[14]/C
                         clock pessimism             -0.477     1.958    
    SLICE_X0Y16          FDRE (Hold_fdre_C_D)         0.071     2.029    c1/clk_div_reg[14]
  -------------------------------------------------------------------
                         required time                         -2.029    
                         arrival time                           2.249    
  -------------------------------------------------------------------
                         slack                                  0.220    

Slack (MET) :             0.220ns  (arrival time - required time)
  Source:                 c1/clk_div_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk100MHZ  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            c1/clk_div_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk100MHZ  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100MHZ
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk100MHZ rise@0.000ns - clk100MHZ rise@0.000ns)
  Data Path Delay:        0.291ns  (logic 0.179ns (61.433%)  route 0.112ns (38.567%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.436ns
    Source Clock Delay      (SCD):    1.959ns
    Clock Pessimism Removal (CPR):    0.477ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100MHZ rise edge)
                                                      0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.146     0.146 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.074     1.220    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.246 r  clk_IBUF_BUFG_inst/O
                         net (fo=19, routed)          0.713     1.959    c1/clk_IBUF_BUFG
    SLICE_X0Y15          FDRE                                         r  c1/clk_div_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y15          FDRE (Prop_fdre_C_Q)         0.100     2.059 r  c1/clk_div_reg[10]/Q
                         net (fo=1, routed)           0.112     2.171    c1/clk_div_reg_n_0_[10]
    SLICE_X0Y15          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.079     2.250 r  c1/clk_div_reg[8]_i_1/O[2]
                         net (fo=1, routed)           0.000     2.250    c1/clk_div_reg[8]_i_1_n_5
    SLICE_X0Y15          FDRE                                         r  c1/clk_div_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100MHZ rise edge)
                                                      0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.312     0.312 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.143     1.455    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.485 r  clk_IBUF_BUFG_inst/O
                         net (fo=19, routed)          0.951     2.436    c1/clk_IBUF_BUFG
    SLICE_X0Y15          FDRE                                         r  c1/clk_div_reg[10]/C
                         clock pessimism             -0.477     1.959    
    SLICE_X0Y15          FDRE (Hold_fdre_C_D)         0.071     2.030    c1/clk_div_reg[10]
  -------------------------------------------------------------------
                         required time                         -2.030    
                         arrival time                           2.250    
  -------------------------------------------------------------------
                         slack                                  0.220    

Slack (MET) :             0.220ns  (arrival time - required time)
  Source:                 c1/clk_div_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk100MHZ  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            c1/clk_div_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk100MHZ  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100MHZ
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk100MHZ rise@0.000ns - clk100MHZ rise@0.000ns)
  Data Path Delay:        0.291ns  (logic 0.179ns (61.433%)  route 0.112ns (38.567%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.437ns
    Source Clock Delay      (SCD):    1.959ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100MHZ rise edge)
                                                      0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.146     0.146 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.074     1.220    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.246 r  clk_IBUF_BUFG_inst/O
                         net (fo=19, routed)          0.713     1.959    c1/clk_IBUF_BUFG
    SLICE_X0Y13          FDRE                                         r  c1/clk_div_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y13          FDRE (Prop_fdre_C_Q)         0.100     2.059 r  c1/clk_div_reg[2]/Q
                         net (fo=1, routed)           0.112     2.171    c1/clk_div_reg_n_0_[2]
    SLICE_X0Y13          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.079     2.250 r  c1/clk_div_reg[0]_i_1/O[2]
                         net (fo=1, routed)           0.000     2.250    c1/clk_div_reg[0]_i_1_n_5
    SLICE_X0Y13          FDRE                                         r  c1/clk_div_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100MHZ rise edge)
                                                      0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.312     0.312 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.143     1.455    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.485 r  clk_IBUF_BUFG_inst/O
                         net (fo=19, routed)          0.952     2.437    c1/clk_IBUF_BUFG
    SLICE_X0Y13          FDRE                                         r  c1/clk_div_reg[2]/C
                         clock pessimism             -0.478     1.959    
    SLICE_X0Y13          FDRE (Hold_fdre_C_D)         0.071     2.030    c1/clk_div_reg[2]
  -------------------------------------------------------------------
                         required time                         -2.030    
                         arrival time                           2.250    
  -------------------------------------------------------------------
                         slack                                  0.220    

Slack (MET) :             0.220ns  (arrival time - required time)
  Source:                 c1/clk_div_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk100MHZ  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            c1/clk_div_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk100MHZ  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100MHZ
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk100MHZ rise@0.000ns - clk100MHZ rise@0.000ns)
  Data Path Delay:        0.291ns  (logic 0.179ns (61.433%)  route 0.112ns (38.567%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.437ns
    Source Clock Delay      (SCD):    1.959ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100MHZ rise edge)
                                                      0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.146     0.146 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.074     1.220    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.246 r  clk_IBUF_BUFG_inst/O
                         net (fo=19, routed)          0.713     1.959    c1/clk_IBUF_BUFG
    SLICE_X0Y14          FDRE                                         r  c1/clk_div_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y14          FDRE (Prop_fdre_C_Q)         0.100     2.059 r  c1/clk_div_reg[6]/Q
                         net (fo=1, routed)           0.112     2.171    c1/clk_div_reg_n_0_[6]
    SLICE_X0Y14          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.079     2.250 r  c1/clk_div_reg[4]_i_1/O[2]
                         net (fo=1, routed)           0.000     2.250    c1/clk_div_reg[4]_i_1_n_5
    SLICE_X0Y14          FDRE                                         r  c1/clk_div_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100MHZ rise edge)
                                                      0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.312     0.312 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.143     1.455    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.485 r  clk_IBUF_BUFG_inst/O
                         net (fo=19, routed)          0.952     2.437    c1/clk_IBUF_BUFG
    SLICE_X0Y14          FDRE                                         r  c1/clk_div_reg[6]/C
                         clock pessimism             -0.478     1.959    
    SLICE_X0Y14          FDRE (Hold_fdre_C_D)         0.071     2.030    c1/clk_div_reg[6]
  -------------------------------------------------------------------
                         required time                         -2.030    
                         arrival time                           2.250    
  -------------------------------------------------------------------
                         slack                                  0.220    

Slack (MET) :             0.244ns  (arrival time - required time)
  Source:                 c1/clk_div_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk100MHZ  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            c1/clk_div_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk100MHZ  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100MHZ
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk100MHZ rise@0.000ns - clk100MHZ rise@0.000ns)
  Data Path Delay:        0.315ns  (logic 0.203ns (64.368%)  route 0.112ns (35.632%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.435ns
    Source Clock Delay      (SCD):    1.958ns
    Clock Pessimism Removal (CPR):    0.477ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100MHZ rise edge)
                                                      0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.146     0.146 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.074     1.220    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.246 r  clk_IBUF_BUFG_inst/O
                         net (fo=19, routed)          0.712     1.958    c1/clk_IBUF_BUFG
    SLICE_X0Y16          FDRE                                         r  c1/clk_div_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y16          FDRE (Prop_fdre_C_Q)         0.100     2.058 r  c1/clk_div_reg[14]/Q
                         net (fo=1, routed)           0.112     2.170    c1/clk_div_reg_n_0_[14]
    SLICE_X0Y16          CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.103     2.273 r  c1/clk_div_reg[12]_i_1/O[3]
                         net (fo=1, routed)           0.000     2.273    c1/clk_div_reg[12]_i_1_n_4
    SLICE_X0Y16          FDRE                                         r  c1/clk_div_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100MHZ rise edge)
                                                      0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.312     0.312 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.143     1.455    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.485 r  clk_IBUF_BUFG_inst/O
                         net (fo=19, routed)          0.950     2.435    c1/clk_IBUF_BUFG
    SLICE_X0Y16          FDRE                                         r  c1/clk_div_reg[15]/C
                         clock pessimism             -0.477     1.958    
    SLICE_X0Y16          FDRE (Hold_fdre_C_D)         0.071     2.029    c1/clk_div_reg[15]
  -------------------------------------------------------------------
                         required time                         -2.029    
                         arrival time                           2.273    
  -------------------------------------------------------------------
                         slack                                  0.244    

Slack (MET) :             0.244ns  (arrival time - required time)
  Source:                 c1/clk_div_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk100MHZ  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            c1/clk_div_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk100MHZ  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100MHZ
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk100MHZ rise@0.000ns - clk100MHZ rise@0.000ns)
  Data Path Delay:        0.315ns  (logic 0.203ns (64.368%)  route 0.112ns (35.632%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.436ns
    Source Clock Delay      (SCD):    1.959ns
    Clock Pessimism Removal (CPR):    0.477ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100MHZ rise edge)
                                                      0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.146     0.146 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.074     1.220    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.246 r  clk_IBUF_BUFG_inst/O
                         net (fo=19, routed)          0.713     1.959    c1/clk_IBUF_BUFG
    SLICE_X0Y15          FDRE                                         r  c1/clk_div_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y15          FDRE (Prop_fdre_C_Q)         0.100     2.059 r  c1/clk_div_reg[10]/Q
                         net (fo=1, routed)           0.112     2.171    c1/clk_div_reg_n_0_[10]
    SLICE_X0Y15          CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.103     2.274 r  c1/clk_div_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000     2.274    c1/clk_div_reg[8]_i_1_n_4
    SLICE_X0Y15          FDRE                                         r  c1/clk_div_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100MHZ rise edge)
                                                      0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.312     0.312 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.143     1.455    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.485 r  clk_IBUF_BUFG_inst/O
                         net (fo=19, routed)          0.951     2.436    c1/clk_IBUF_BUFG
    SLICE_X0Y15          FDRE                                         r  c1/clk_div_reg[11]/C
                         clock pessimism             -0.477     1.959    
    SLICE_X0Y15          FDRE (Hold_fdre_C_D)         0.071     2.030    c1/clk_div_reg[11]
  -------------------------------------------------------------------
                         required time                         -2.030    
                         arrival time                           2.274    
  -------------------------------------------------------------------
                         slack                                  0.244    

Slack (MET) :             0.244ns  (arrival time - required time)
  Source:                 c1/clk_div_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk100MHZ  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            c1/clk_div_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk100MHZ  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100MHZ
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk100MHZ rise@0.000ns - clk100MHZ rise@0.000ns)
  Data Path Delay:        0.315ns  (logic 0.203ns (64.368%)  route 0.112ns (35.632%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.437ns
    Source Clock Delay      (SCD):    1.959ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100MHZ rise edge)
                                                      0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.146     0.146 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.074     1.220    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.246 r  clk_IBUF_BUFG_inst/O
                         net (fo=19, routed)          0.713     1.959    c1/clk_IBUF_BUFG
    SLICE_X0Y13          FDRE                                         r  c1/clk_div_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y13          FDRE (Prop_fdre_C_Q)         0.100     2.059 r  c1/clk_div_reg[2]/Q
                         net (fo=1, routed)           0.112     2.171    c1/clk_div_reg_n_0_[2]
    SLICE_X0Y13          CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.103     2.274 r  c1/clk_div_reg[0]_i_1/O[3]
                         net (fo=1, routed)           0.000     2.274    c1/clk_div_reg[0]_i_1_n_4
    SLICE_X0Y13          FDRE                                         r  c1/clk_div_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100MHZ rise edge)
                                                      0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.312     0.312 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.143     1.455    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.485 r  clk_IBUF_BUFG_inst/O
                         net (fo=19, routed)          0.952     2.437    c1/clk_IBUF_BUFG
    SLICE_X0Y13          FDRE                                         r  c1/clk_div_reg[3]/C
                         clock pessimism             -0.478     1.959    
    SLICE_X0Y13          FDRE (Hold_fdre_C_D)         0.071     2.030    c1/clk_div_reg[3]
  -------------------------------------------------------------------
                         required time                         -2.030    
                         arrival time                           2.274    
  -------------------------------------------------------------------
                         slack                                  0.244    

Slack (MET) :             0.244ns  (arrival time - required time)
  Source:                 c1/clk_div_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk100MHZ  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            c1/clk_div_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk100MHZ  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100MHZ
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk100MHZ rise@0.000ns - clk100MHZ rise@0.000ns)
  Data Path Delay:        0.315ns  (logic 0.203ns (64.368%)  route 0.112ns (35.632%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.437ns
    Source Clock Delay      (SCD):    1.959ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100MHZ rise edge)
                                                      0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.146     0.146 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.074     1.220    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.246 r  clk_IBUF_BUFG_inst/O
                         net (fo=19, routed)          0.713     1.959    c1/clk_IBUF_BUFG
    SLICE_X0Y14          FDRE                                         r  c1/clk_div_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y14          FDRE (Prop_fdre_C_Q)         0.100     2.059 r  c1/clk_div_reg[6]/Q
                         net (fo=1, routed)           0.112     2.171    c1/clk_div_reg_n_0_[6]
    SLICE_X0Y14          CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.103     2.274 r  c1/clk_div_reg[4]_i_1/O[3]
                         net (fo=1, routed)           0.000     2.274    c1/clk_div_reg[4]_i_1_n_4
    SLICE_X0Y14          FDRE                                         r  c1/clk_div_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100MHZ rise edge)
                                                      0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.312     0.312 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.143     1.455    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.485 r  clk_IBUF_BUFG_inst/O
                         net (fo=19, routed)          0.952     2.437    c1/clk_IBUF_BUFG
    SLICE_X0Y14          FDRE                                         r  c1/clk_div_reg[7]/C
                         clock pessimism             -0.478     1.959    
    SLICE_X0Y14          FDRE (Hold_fdre_C_D)         0.071     2.030    c1/clk_div_reg[7]
  -------------------------------------------------------------------
                         required time                         -2.030    
                         arrival time                           2.274    
  -------------------------------------------------------------------
                         slack                                  0.244    

Slack (MET) :             0.251ns  (arrival time - required time)
  Source:                 c1/clk_div_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk100MHZ  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            c1/clk_div_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk100MHZ  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100MHZ
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk100MHZ rise@0.000ns - clk100MHZ rise@0.000ns)
  Data Path Delay:        0.322ns  (logic 0.183ns (56.893%)  route 0.139ns (43.107%))
  Logic Levels:           2  (CARRY4=1 LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.437ns
    Source Clock Delay      (SCD):    1.959ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100MHZ rise edge)
                                                      0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.146     0.146 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.074     1.220    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.246 r  clk_IBUF_BUFG_inst/O
                         net (fo=19, routed)          0.713     1.959    c1/clk_IBUF_BUFG
    SLICE_X0Y13          FDRE                                         r  c1/clk_div_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y13          FDRE (Prop_fdre_C_Q)         0.100     2.059 f  c1/clk_div_reg[0]/Q
                         net (fo=1, routed)           0.139     2.197    c1/clk_div_reg_n_0_[0]
    SLICE_X0Y13          LUT1 (Prop_lut1_I0_O)        0.028     2.225 r  c1/clk_div[0]_i_2/O
                         net (fo=1, routed)           0.000     2.225    c1/clk_div[0]_i_2_n_0
    SLICE_X0Y13          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.055     2.280 r  c1/clk_div_reg[0]_i_1/O[0]
                         net (fo=1, routed)           0.000     2.280    c1/clk_div_reg[0]_i_1_n_7
    SLICE_X0Y13          FDRE                                         r  c1/clk_div_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100MHZ rise edge)
                                                      0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.312     0.312 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.143     1.455    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.485 r  clk_IBUF_BUFG_inst/O
                         net (fo=19, routed)          0.952     2.437    c1/clk_IBUF_BUFG
    SLICE_X0Y13          FDRE                                         r  c1/clk_div_reg[0]/C
                         clock pessimism             -0.478     1.959    
    SLICE_X0Y13          FDRE (Hold_fdre_C_D)         0.071     2.030    c1/clk_div_reg[0]
  -------------------------------------------------------------------
                         required time                         -2.030    
                         arrival time                           2.280    
  -------------------------------------------------------------------
                         slack                                  0.251    

Slack (MET) :             0.271ns  (arrival time - required time)
  Source:                 c1/clk_div_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk100MHZ  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            c1/clk_div_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk100MHZ  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100MHZ
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk100MHZ rise@0.000ns - clk100MHZ rise@0.000ns)
  Data Path Delay:        0.342ns  (logic 0.183ns (53.538%)  route 0.159ns (46.462%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.435ns
    Source Clock Delay      (SCD):    1.958ns
    Clock Pessimism Removal (CPR):    0.477ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100MHZ rise edge)
                                                      0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.146     0.146 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.074     1.220    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.246 r  clk_IBUF_BUFG_inst/O
                         net (fo=19, routed)          0.712     1.958    c1/clk_IBUF_BUFG
    SLICE_X0Y16          FDRE                                         r  c1/clk_div_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y16          FDRE (Prop_fdre_C_Q)         0.100     2.058 r  c1/clk_div_reg[12]/Q
                         net (fo=1, routed)           0.159     2.217    c1/clk_div_reg_n_0_[12]
    SLICE_X0Y16          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.083     2.300 r  c1/clk_div_reg[12]_i_1/O[0]
                         net (fo=1, routed)           0.000     2.300    c1/clk_div_reg[12]_i_1_n_7
    SLICE_X0Y16          FDRE                                         r  c1/clk_div_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100MHZ rise edge)
                                                      0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.312     0.312 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.143     1.455    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.485 r  clk_IBUF_BUFG_inst/O
                         net (fo=19, routed)          0.950     2.435    c1/clk_IBUF_BUFG
    SLICE_X0Y16          FDRE                                         r  c1/clk_div_reg[12]/C
                         clock pessimism             -0.477     1.958    
    SLICE_X0Y16          FDRE (Hold_fdre_C_D)         0.071     2.029    c1/clk_div_reg[12]
  -------------------------------------------------------------------
                         required time                         -2.029    
                         arrival time                           2.300    
  -------------------------------------------------------------------
                         slack                                  0.271    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk100MHZ
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            1.600         10.000      8.400      BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            0.700         10.000      9.300      SLICE_X0Y13    c1/clk_div_reg[0]/C
Min Period        n/a     FDRE/C   n/a            0.700         10.000      9.300      SLICE_X0Y15    c1/clk_div_reg[10]/C
Min Period        n/a     FDRE/C   n/a            0.700         10.000      9.300      SLICE_X0Y15    c1/clk_div_reg[11]/C
Min Period        n/a     FDRE/C   n/a            0.700         10.000      9.300      SLICE_X0Y16    c1/clk_div_reg[12]/C
Min Period        n/a     FDRE/C   n/a            0.700         10.000      9.300      SLICE_X0Y16    c1/clk_div_reg[13]/C
Min Period        n/a     FDRE/C   n/a            0.700         10.000      9.300      SLICE_X0Y16    c1/clk_div_reg[14]/C
Min Period        n/a     FDRE/C   n/a            0.700         10.000      9.300      SLICE_X0Y16    c1/clk_div_reg[15]/C
Min Period        n/a     FDRE/C   n/a            0.700         10.000      9.300      SLICE_X0Y17    c1/clk_div_reg[16]/C
Min Period        n/a     FDRE/C   n/a            0.700         10.000      9.300      SLICE_X0Y17    c1/clk_div_reg[17]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.350         5.000       4.650      SLICE_X0Y13    c1/clk_div_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.350         5.000       4.650      SLICE_X0Y13    c1/clk_div_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.350         5.000       4.650      SLICE_X0Y15    c1/clk_div_reg[10]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.350         5.000       4.650      SLICE_X0Y15    c1/clk_div_reg[10]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.350         5.000       4.650      SLICE_X0Y15    c1/clk_div_reg[11]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.350         5.000       4.650      SLICE_X0Y15    c1/clk_div_reg[11]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.350         5.000       4.650      SLICE_X0Y16    c1/clk_div_reg[12]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.350         5.000       4.650      SLICE_X0Y16    c1/clk_div_reg[12]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.350         5.000       4.650      SLICE_X0Y16    c1/clk_div_reg[13]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.350         5.000       4.650      SLICE_X0Y16    c1/clk_div_reg[13]/C
High Pulse Width  Slow    FDRE/C   n/a            0.350         5.000       4.650      SLICE_X0Y13    c1/clk_div_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.350         5.000       4.650      SLICE_X0Y13    c1/clk_div_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.350         5.000       4.650      SLICE_X0Y15    c1/clk_div_reg[10]/C
High Pulse Width  Fast    FDRE/C   n/a            0.350         5.000       4.650      SLICE_X0Y15    c1/clk_div_reg[10]/C
High Pulse Width  Slow    FDRE/C   n/a            0.350         5.000       4.650      SLICE_X0Y15    c1/clk_div_reg[11]/C
High Pulse Width  Fast    FDRE/C   n/a            0.350         5.000       4.650      SLICE_X0Y15    c1/clk_div_reg[11]/C
High Pulse Width  Slow    FDRE/C   n/a            0.350         5.000       4.650      SLICE_X0Y16    c1/clk_div_reg[12]/C
High Pulse Width  Fast    FDRE/C   n/a            0.350         5.000       4.650      SLICE_X0Y16    c1/clk_div_reg[12]/C
High Pulse Width  Slow    FDRE/C   n/a            0.350         5.000       4.650      SLICE_X0Y16    c1/clk_div_reg[13]/C
High Pulse Width  Fast    FDRE/C   n/a            0.350         5.000       4.650      SLICE_X0Y16    c1/clk_div_reg[13]/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay            31 Endpoints
Min Delay            31 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 SW[14]
                            (input port)
  Destination:            SEGMENT[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.561ns  (logic 4.599ns (36.612%)  route 7.962ns (63.388%))
  Logic Levels:           6  (IBUF=1 LUT5=3 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AF13                                              0.000     0.000 r  SW[14] (IN)
                         net (fo=0)                   0.000     0.000    SW[14]
    AF13                 IBUF (Prop_ibuf_I_O)         0.882     0.882 r  SW_IBUF[14]_inst/O
                         net (fo=8, routed)           4.631     5.513    m3/SW_IBUF[2]
    SLICE_X2Y18          LUT5 (Prop_lut5_I2_O)        0.066     5.579 r  m3/SEGMENT_OBUF[6]_inst_i_14/O
                         net (fo=3, routed)           0.563     6.142    m3/m5/AddSub4b_j0/s11
    SLICE_X1Y18          LUT5 (Prop_lut5_I1_O)        0.168     6.310 r  m3/SEGMENT_OBUF[6]_inst_i_8/O
                         net (fo=1, routed)           0.551     6.861    m3/C[2]
    SLICE_X1Y17          LUT5 (Prop_lut5_I1_O)        0.053     6.914 r  m3/SEGMENT_OBUF[6]_inst_i_2/O
                         net (fo=7, routed)           0.947     7.861    m3/d0/s8[2]
    SLICE_X0Y19          LUT6 (Prop_lut6_I3_O)        0.053     7.914 r  m3/SEGMENT_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           1.270     9.184    SEGMENT_OBUF[2]
    AD23                 OBUF (Prop_obuf_I_O)         3.377    12.561 r  SEGMENT_OBUF[2]_inst/O
                         net (fo=0)                   0.000    12.561    SEGMENT[2]
    AD23                                                              r  SEGMENT[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SW[14]
                            (input port)
  Destination:            SEGMENT[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.549ns  (logic 4.604ns (36.689%)  route 7.945ns (63.311%))
  Logic Levels:           6  (IBUF=1 LUT5=3 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AF13                                              0.000     0.000 r  SW[14] (IN)
                         net (fo=0)                   0.000     0.000    SW[14]
    AF13                 IBUF (Prop_ibuf_I_O)         0.882     0.882 r  SW_IBUF[14]_inst/O
                         net (fo=8, routed)           4.631     5.513    m3/SW_IBUF[2]
    SLICE_X2Y18          LUT5 (Prop_lut5_I2_O)        0.066     5.579 r  m3/SEGMENT_OBUF[6]_inst_i_14/O
                         net (fo=3, routed)           0.563     6.142    m3/m5/AddSub4b_j0/s11
    SLICE_X1Y18          LUT5 (Prop_lut5_I1_O)        0.168     6.310 r  m3/SEGMENT_OBUF[6]_inst_i_8/O
                         net (fo=1, routed)           0.551     6.861    m3/C[2]
    SLICE_X1Y17          LUT5 (Prop_lut5_I1_O)        0.053     6.914 r  m3/SEGMENT_OBUF[6]_inst_i_2/O
                         net (fo=7, routed)           0.951     7.865    m3/d0/s8[2]
    SLICE_X0Y19          LUT6 (Prop_lut6_I3_O)        0.053     7.918 r  m3/SEGMENT_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           1.248     9.167    SEGMENT_OBUF[1]
    AD24                 OBUF (Prop_obuf_I_O)         3.382    12.549 r  SEGMENT_OBUF[1]_inst/O
                         net (fo=0)                   0.000    12.549    SEGMENT[1]
    AD24                                                              r  SEGMENT[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SW[14]
                            (input port)
  Destination:            SEGMENT[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.339ns  (logic 4.572ns (37.058%)  route 7.766ns (62.942%))
  Logic Levels:           6  (IBUF=1 LUT5=3 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AF13                                              0.000     0.000 r  SW[14] (IN)
                         net (fo=0)                   0.000     0.000    SW[14]
    AF13                 IBUF (Prop_ibuf_I_O)         0.882     0.882 r  SW_IBUF[14]_inst/O
                         net (fo=8, routed)           4.631     5.513    m3/SW_IBUF[2]
    SLICE_X2Y18          LUT5 (Prop_lut5_I2_O)        0.066     5.579 r  m3/SEGMENT_OBUF[6]_inst_i_14/O
                         net (fo=3, routed)           0.563     6.142    m3/m5/AddSub4b_j0/s11
    SLICE_X1Y18          LUT5 (Prop_lut5_I1_O)        0.168     6.310 r  m3/SEGMENT_OBUF[6]_inst_i_8/O
                         net (fo=1, routed)           0.551     6.861    m3/C[2]
    SLICE_X1Y17          LUT5 (Prop_lut5_I1_O)        0.053     6.914 r  m3/SEGMENT_OBUF[6]_inst_i_2/O
                         net (fo=7, routed)           0.784     7.698    m3/d0/s8[2]
    SLICE_X0Y19          LUT6 (Prop_lut6_I1_O)        0.053     7.751 r  m3/SEGMENT_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           1.237     8.988    SEGMENT_OBUF[4]
    W20                  OBUF (Prop_obuf_I_O)         3.351    12.339 r  SEGMENT_OBUF[4]_inst/O
                         net (fo=0)                   0.000    12.339    SEGMENT[4]
    W20                                                               r  SEGMENT[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SW[14]
                            (input port)
  Destination:            SEGMENT[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.338ns  (logic 4.571ns (37.047%)  route 7.767ns (62.953%))
  Logic Levels:           6  (IBUF=1 LUT5=3 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AF13                                              0.000     0.000 r  SW[14] (IN)
                         net (fo=0)                   0.000     0.000    SW[14]
    AF13                 IBUF (Prop_ibuf_I_O)         0.882     0.882 r  SW_IBUF[14]_inst/O
                         net (fo=8, routed)           4.631     5.513    m3/SW_IBUF[2]
    SLICE_X2Y18          LUT5 (Prop_lut5_I2_O)        0.066     5.579 r  m3/SEGMENT_OBUF[6]_inst_i_14/O
                         net (fo=3, routed)           0.563     6.142    m3/m5/AddSub4b_j0/s11
    SLICE_X1Y18          LUT5 (Prop_lut5_I1_O)        0.168     6.310 r  m3/SEGMENT_OBUF[6]_inst_i_8/O
                         net (fo=1, routed)           0.551     6.861    m3/C[2]
    SLICE_X1Y17          LUT5 (Prop_lut5_I1_O)        0.053     6.914 r  m3/SEGMENT_OBUF[6]_inst_i_2/O
                         net (fo=7, routed)           0.786     7.700    m3/d0/s8[2]
    SLICE_X0Y19          LUT6 (Prop_lut6_I2_O)        0.053     7.753 r  m3/SEGMENT_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           1.236     8.989    SEGMENT_OBUF[3]
    Y21                  OBUF (Prop_obuf_I_O)         3.349    12.338 r  SEGMENT_OBUF[3]_inst/O
                         net (fo=0)                   0.000    12.338    SEGMENT[3]
    Y21                                                               r  SEGMENT[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SW[14]
                            (input port)
  Destination:            SEGMENT[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.273ns  (logic 4.595ns (37.441%)  route 7.678ns (62.559%))
  Logic Levels:           6  (IBUF=1 LUT5=3 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AF13                                              0.000     0.000 r  SW[14] (IN)
                         net (fo=0)                   0.000     0.000    SW[14]
    AF13                 IBUF (Prop_ibuf_I_O)         0.882     0.882 r  SW_IBUF[14]_inst/O
                         net (fo=8, routed)           4.631     5.513    m3/SW_IBUF[2]
    SLICE_X2Y18          LUT5 (Prop_lut5_I2_O)        0.066     5.579 r  m3/SEGMENT_OBUF[6]_inst_i_14/O
                         net (fo=3, routed)           0.563     6.142    m3/m5/AddSub4b_j0/s11
    SLICE_X1Y18          LUT5 (Prop_lut5_I1_O)        0.168     6.310 r  m3/SEGMENT_OBUF[6]_inst_i_8/O
                         net (fo=1, routed)           0.551     6.861    m3/C[2]
    SLICE_X1Y17          LUT5 (Prop_lut5_I1_O)        0.053     6.914 r  m3/SEGMENT_OBUF[6]_inst_i_2/O
                         net (fo=7, routed)           0.568     7.482    m3/d0/s8[2]
    SLICE_X1Y19          LUT6 (Prop_lut6_I0_O)        0.053     7.535 r  m3/SEGMENT_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           1.365     8.900    SEGMENT_OBUF[6]
    AC23                 OBUF (Prop_obuf_I_O)         3.373    12.273 r  SEGMENT_OBUF[6]_inst/O
                         net (fo=0)                   0.000    12.273    SEGMENT[6]
    AC23                                                              r  SEGMENT[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SW[14]
                            (input port)
  Destination:            SEGMENT[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.157ns  (logic 4.598ns (37.825%)  route 7.558ns (62.175%))
  Logic Levels:           6  (IBUF=1 LUT5=3 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AF13                                              0.000     0.000 r  SW[14] (IN)
                         net (fo=0)                   0.000     0.000    SW[14]
    AF13                 IBUF (Prop_ibuf_I_O)         0.882     0.882 r  SW_IBUF[14]_inst/O
                         net (fo=8, routed)           4.631     5.513    m3/SW_IBUF[2]
    SLICE_X2Y18          LUT5 (Prop_lut5_I2_O)        0.066     5.579 r  m3/SEGMENT_OBUF[6]_inst_i_14/O
                         net (fo=3, routed)           0.563     6.142    m3/m5/AddSub4b_j0/s11
    SLICE_X1Y18          LUT5 (Prop_lut5_I1_O)        0.168     6.310 r  m3/SEGMENT_OBUF[6]_inst_i_8/O
                         net (fo=1, routed)           0.551     6.861    m3/C[2]
    SLICE_X1Y17          LUT5 (Prop_lut5_I1_O)        0.053     6.914 r  m3/SEGMENT_OBUF[6]_inst_i_2/O
                         net (fo=7, routed)           0.561     7.475    m3/d0/s8[2]
    SLICE_X1Y19          LUT6 (Prop_lut6_I1_O)        0.053     7.528 r  m3/SEGMENT_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           1.252     8.780    SEGMENT_OBUF[5]
    AC24                 OBUF (Prop_obuf_I_O)         3.376    12.157 r  SEGMENT_OBUF[5]_inst/O
                         net (fo=0)                   0.000    12.157    SEGMENT[5]
    AC24                                                              r  SEGMENT[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SW[14]
                            (input port)
  Destination:            SEGMENT[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.012ns  (logic 4.708ns (39.190%)  route 7.305ns (60.810%))
  Logic Levels:           6  (IBUF=1 LUT4=1 LUT5=1 LUT6=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AF13                                              0.000     0.000 r  SW[14] (IN)
                         net (fo=0)                   0.000     0.000    SW[14]
    AF13                 IBUF (Prop_ibuf_I_O)         0.882     0.882 r  SW_IBUF[14]_inst/O
                         net (fo=8, routed)           4.631     5.513    m3/SW_IBUF[2]
    SLICE_X2Y18          LUT5 (Prop_lut5_I2_O)        0.066     5.579 r  m3/SEGMENT_OBUF[6]_inst_i_14/O
                         net (fo=3, routed)           0.563     6.142    m3/m5/AddSub4b_j0/s11
    SLICE_X1Y18          LUT4 (Prop_lut4_I1_O)        0.178     6.320 r  m3/SEGMENT_OBUF[6]_inst_i_13/O
                         net (fo=1, routed)           0.304     6.624    m3/m5/AddSub4b_j0/s13
    SLICE_X1Y18          LUT6 (Prop_lut6_I4_O)        0.170     6.794 r  m3/SEGMENT_OBUF[6]_inst_i_6/O
                         net (fo=7, routed)           0.459     7.253    m3/O335_out__0
    SLICE_X0Y18          LUT6 (Prop_lut6_I3_O)        0.053     7.306 r  m3/SEGMENT_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           1.348     8.654    SEGMENT_OBUF[0]
    AB22                 OBUF (Prop_obuf_I_O)         3.359    12.012 r  SEGMENT_OBUF[0]_inst/O
                         net (fo=0)                   0.000    12.012    SEGMENT[0]
    AB22                                                              r  SEGMENT[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 BTN[2]
                            (input port)
  Destination:            p2/pbreg_reg/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.626ns  (logic 1.003ns (17.830%)  route 4.623ns (82.170%))
  Logic Levels:           4  (IBUF=1 LUT4=1 LUT6=2)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V19                                               0.000     0.000 r  BTN[2] (IN)
                         net (fo=0)                   0.000     0.000    BTN[2]
    V19                  IBUF (Prop_ibuf_I_O)         0.724     0.724 r  BTN_IBUF[2]_inst/O
                         net (fo=3, routed)           3.843     4.568    p2/D[0]
    SLICE_X3Y14          LUT4 (Prop_lut4_I2_O)        0.056     4.624 r  p2/pbreg_i_4__0/O
                         net (fo=1, routed)           0.461     5.084    p2/pbreg_i_4__0_n_0
    SLICE_X2Y14          LUT6 (Prop_lut6_I1_O)        0.170     5.254 r  p2/pbreg_i_2__0/O
                         net (fo=1, routed)           0.319     5.573    p2/pbreg_i_2__0_n_0
    SLICE_X2Y14          LUT6 (Prop_lut6_I0_O)        0.053     5.626 r  p2/pbreg_i_1__0/O
                         net (fo=1, routed)           0.000     5.626    p2/pbreg_i_1__0_n_0
    SLICE_X2Y14          FDRE                                         r  p2/pbreg_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SW[1]
                            (input port)
  Destination:            m3/num_reg[1]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.585ns  (logic 0.930ns (16.658%)  route 4.654ns (83.342%))
  Logic Levels:           2  (IBUF=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AB10                                              0.000     0.000 r  SW[1] (IN)
                         net (fo=0)                   0.000     0.000    SW[1]
    AB10                 IBUF (Prop_ibuf_I_O)         0.874     0.874 r  SW_IBUF[1]_inst/O
                         net (fo=3, routed)           4.654     5.529    m3/SW_IBUF[1]
    SLICE_X2Y17          LUT3 (Prop_lut3_I1_O)        0.056     5.585 r  m3/num[1]_i_1/O
                         net (fo=1, routed)           0.000     5.585    m3/A[1]
    SLICE_X2Y17          FDRE                                         r  m3/num_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SW[0]
                            (input port)
  Destination:            m3/num_reg[7]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.557ns  (logic 0.941ns (16.935%)  route 4.616ns (83.065%))
  Logic Levels:           2  (IBUF=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AA10                                              0.000     0.000 r  SW[0] (IN)
                         net (fo=0)                   0.000     0.000    SW[0]
    AA10                 IBUF (Prop_ibuf_I_O)         0.876     0.876 r  SW_IBUF[0]_inst/O
                         net (fo=3, routed)           4.616     5.492    m3/SW_IBUF[0]
    SLICE_X3Y18          LUT5 (Prop_lut5_I2_O)        0.065     5.557 r  m3/num[7]_i_1/O
                         net (fo=1, routed)           0.000     5.557    m3/B[3]
    SLICE_X3Y18          FDRE                                         r  m3/num_reg[7]/D
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 p2/pbshift_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            p2/pbreg_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.206ns  (logic 0.128ns (62.229%)  route 0.078ns (37.771%))
  Logic Levels:           2  (FDRE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y14          FDRE                         0.000     0.000 r  p2/pbshift_reg[3]/C
    SLICE_X3Y14          FDRE (Prop_fdre_C_Q)         0.100     0.100 r  p2/pbshift_reg[3]/Q
                         net (fo=3, routed)           0.078     0.178    p2/sel0__0[4]
    SLICE_X2Y14          LUT6 (Prop_lut6_I4_O)        0.028     0.206 r  p2/pbreg_i_1__0/O
                         net (fo=1, routed)           0.000     0.206    p2/pbreg_i_1__0_n_0
    SLICE_X2Y14          FDRE                                         r  p2/pbreg_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 p2/pbshift_reg[4]/C
                            (rising edge-triggered cell FDRE)
  Destination:            p2/pbshift_reg[5]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.221ns  (logic 0.100ns (45.177%)  route 0.121ns (54.823%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y14          FDRE                         0.000     0.000 r  p2/pbshift_reg[4]/C
    SLICE_X3Y14          FDRE (Prop_fdre_C_Q)         0.100     0.100 r  p2/pbshift_reg[4]/Q
                         net (fo=3, routed)           0.121     0.221    p2/sel0__0[5]
    SLICE_X2Y14          FDRE                                         r  p2/pbshift_reg[5]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 p2/pbshift_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            p2/pbshift_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.224ns  (logic 0.107ns (47.678%)  route 0.117ns (52.322%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y14          FDRE                         0.000     0.000 r  p2/pbshift_reg[0]/C
    SLICE_X2Y14          FDRE (Prop_fdre_C_Q)         0.107     0.107 r  p2/pbshift_reg[0]/Q
                         net (fo=3, routed)           0.117     0.224    p2/sel0__0[1]
    SLICE_X3Y14          FDRE                                         r  p2/pbshift_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 p1/pbshift_reg[4]/C
                            (rising edge-triggered cell FDRE)
  Destination:            p1/pbshift_reg[5]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.233ns  (logic 0.107ns (45.940%)  route 0.126ns (54.060%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y16          FDRE                         0.000     0.000 r  p1/pbshift_reg[4]/C
    SLICE_X2Y16          FDRE (Prop_fdre_C_Q)         0.107     0.107 r  p1/pbshift_reg[4]/Q
                         net (fo=3, routed)           0.126     0.233    p1/sel0[5]
    SLICE_X2Y16          FDRE                                         r  p1/pbshift_reg[5]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 p1/pbshift_reg[4]/C
                            (rising edge-triggered cell FDRE)
  Destination:            p1/pbreg_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.244ns  (logic 0.171ns (70.008%)  route 0.073ns (29.992%))
  Logic Levels:           2  (FDRE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y16          FDRE                         0.000     0.000 r  p1/pbshift_reg[4]/C
    SLICE_X2Y16          FDRE (Prop_fdre_C_Q)         0.107     0.107 r  p1/pbshift_reg[4]/Q
                         net (fo=3, routed)           0.073     0.180    p1/sel0[5]
    SLICE_X2Y16          LUT6 (Prop_lut6_I5_O)        0.064     0.244 r  p1/pbreg_i_1/O
                         net (fo=1, routed)           0.000     0.244    p1/pbreg_i_1_n_0
    SLICE_X2Y16          FDRE                                         r  p1/pbreg_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 m3/num_reg[6]/C
                            (rising edge-triggered cell FDRE)
  Destination:            m3/num_reg[6]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.268ns  (logic 0.128ns (47.688%)  route 0.140ns (52.312%))
  Logic Levels:           2  (FDRE=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y18          FDRE                         0.000     0.000 r  m3/num_reg[6]/C
    SLICE_X3Y18          FDRE (Prop_fdre_C_Q)         0.100     0.100 r  m3/num_reg[6]/Q
                         net (fo=6, routed)           0.140     0.240    m3/num[6]
    SLICE_X3Y18          LUT4 (Prop_lut4_I0_O)        0.028     0.268 r  m3/num[6]_i_1/O
                         net (fo=1, routed)           0.000     0.268    m3/B[2]
    SLICE_X3Y18          FDRE                                         r  m3/num_reg[6]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 m3/num_reg[6]/C
                            (rising edge-triggered cell FDRE)
  Destination:            m3/num_reg[7]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.269ns  (logic 0.129ns (47.882%)  route 0.140ns (52.118%))
  Logic Levels:           2  (FDRE=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y18          FDRE                         0.000     0.000 r  m3/num_reg[6]/C
    SLICE_X3Y18          FDRE (Prop_fdre_C_Q)         0.100     0.100 r  m3/num_reg[6]/Q
                         net (fo=6, routed)           0.140     0.240    m3/num[6]
    SLICE_X3Y18          LUT5 (Prop_lut5_I1_O)        0.029     0.269 r  m3/num[7]_i_1/O
                         net (fo=1, routed)           0.000     0.269    m3/B[3]
    SLICE_X3Y18          FDRE                                         r  m3/num_reg[7]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 p1/pbshift_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            p1/pbshift_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.282ns  (logic 0.118ns (41.885%)  route 0.164ns (58.115%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y15          FDRE                         0.000     0.000 r  p1/pbshift_reg[1]/C
    SLICE_X2Y15          FDRE (Prop_fdre_C_Q)         0.118     0.118 r  p1/pbshift_reg[1]/Q
                         net (fo=3, routed)           0.164     0.282    p1/sel0[2]
    SLICE_X2Y15          FDRE                                         r  p1/pbshift_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 p1/pbshift_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            p1/pbshift_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.283ns  (logic 0.118ns (41.737%)  route 0.165ns (58.263%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y15          FDRE                         0.000     0.000 r  p1/pbshift_reg[0]/C
    SLICE_X2Y15          FDRE (Prop_fdre_C_Q)         0.118     0.118 r  p1/pbshift_reg[0]/Q
                         net (fo=3, routed)           0.165     0.283    p1/sel0[1]
    SLICE_X2Y15          FDRE                                         r  p1/pbshift_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 p1/pbshift_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            p1/pbshift_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.290ns  (logic 0.118ns (40.656%)  route 0.172ns (59.344%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y15          FDRE                         0.000     0.000 r  p1/pbshift_reg[2]/C
    SLICE_X2Y15          FDRE (Prop_fdre_C_Q)         0.118     0.118 r  p1/pbshift_reg[2]/Q
                         net (fo=3, routed)           0.172     0.290    p1/sel0[3]
    SLICE_X2Y15          FDRE                                         r  p1/pbshift_reg[3]/D
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk100MHZ
  To Clock:  

Max Delay            11 Endpoints
Min Delay            11 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 c1/clk_div_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by clk100MHZ  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SEGMENT[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.025ns  (logic 3.933ns (55.982%)  route 3.092ns (44.018%))
  Logic Levels:           4  (LUT2=1 LUT6=2 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100MHZ rise edge)
                                                      0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.745     0.745 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.564     3.309    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.120     3.429 r  clk_IBUF_BUFG_inst/O
                         net (fo=19, routed)          1.895     5.324    c1/clk_IBUF_BUFG
    SLICE_X0Y17          FDRE                                         r  c1/clk_div_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y17          FDRE (Prop_fdre_C_Q)         0.269     5.593 f  c1/clk_div_reg[18]/Q
                         net (fo=12, routed)          0.645     6.238    c1/clk_div__0[0]
    SLICE_X1Y17          LUT2 (Prop_lut2_I0_O)        0.064     6.302 r  c1/SEGMENT_OBUF[6]_inst_i_12/O
                         net (fo=1, routed)           0.594     6.896    m3/SEGMENT_OBUF[3]_inst_i_1_0
    SLICE_X1Y18          LUT6 (Prop_lut6_I0_O)        0.170     7.066 r  m3/SEGMENT_OBUF[6]_inst_i_6/O
                         net (fo=7, routed)           0.584     7.650    m3/O335_out__0
    SLICE_X0Y19          LUT6 (Prop_lut6_I1_O)        0.053     7.703 r  m3/SEGMENT_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           1.270     8.973    SEGMENT_OBUF[2]
    AD23                 OBUF (Prop_obuf_I_O)         3.377    12.349 r  SEGMENT_OBUF[2]_inst/O
                         net (fo=0)                   0.000    12.349    SEGMENT[2]
    AD23                                                              r  SEGMENT[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 c1/clk_div_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by clk100MHZ  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SEGMENT[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.005ns  (logic 3.938ns (56.218%)  route 3.067ns (43.782%))
  Logic Levels:           4  (LUT2=1 LUT6=2 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100MHZ rise edge)
                                                      0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.745     0.745 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.564     3.309    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.120     3.429 r  clk_IBUF_BUFG_inst/O
                         net (fo=19, routed)          1.895     5.324    c1/clk_IBUF_BUFG
    SLICE_X0Y17          FDRE                                         r  c1/clk_div_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y17          FDRE (Prop_fdre_C_Q)         0.269     5.593 f  c1/clk_div_reg[18]/Q
                         net (fo=12, routed)          0.645     6.238    c1/clk_div__0[0]
    SLICE_X1Y17          LUT2 (Prop_lut2_I0_O)        0.064     6.302 r  c1/SEGMENT_OBUF[6]_inst_i_12/O
                         net (fo=1, routed)           0.594     6.896    m3/SEGMENT_OBUF[3]_inst_i_1_0
    SLICE_X1Y18          LUT6 (Prop_lut6_I0_O)        0.170     7.066 r  m3/SEGMENT_OBUF[6]_inst_i_6/O
                         net (fo=7, routed)           0.580     7.646    m3/O335_out__0
    SLICE_X0Y19          LUT6 (Prop_lut6_I1_O)        0.053     7.699 r  m3/SEGMENT_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           1.248     8.947    SEGMENT_OBUF[1]
    AD24                 OBUF (Prop_obuf_I_O)         3.382    12.329 r  SEGMENT_OBUF[1]_inst/O
                         net (fo=0)                   0.000    12.329    SEGMENT[1]
    AD24                                                              r  SEGMENT[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 c1/clk_div_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by clk100MHZ  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SEGMENT[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.971ns  (logic 3.929ns (56.367%)  route 3.042ns (43.633%))
  Logic Levels:           4  (LUT2=1 LUT6=2 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100MHZ rise edge)
                                                      0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.745     0.745 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.564     3.309    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.120     3.429 r  clk_IBUF_BUFG_inst/O
                         net (fo=19, routed)          1.895     5.324    c1/clk_IBUF_BUFG
    SLICE_X0Y17          FDRE                                         r  c1/clk_div_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y17          FDRE (Prop_fdre_C_Q)         0.269     5.593 f  c1/clk_div_reg[18]/Q
                         net (fo=12, routed)          0.645     6.238    c1/clk_div__0[0]
    SLICE_X1Y17          LUT2 (Prop_lut2_I0_O)        0.064     6.302 r  c1/SEGMENT_OBUF[6]_inst_i_12/O
                         net (fo=1, routed)           0.594     6.896    m3/SEGMENT_OBUF[3]_inst_i_1_0
    SLICE_X1Y18          LUT6 (Prop_lut6_I0_O)        0.170     7.066 r  m3/SEGMENT_OBUF[6]_inst_i_6/O
                         net (fo=7, routed)           0.438     7.504    m3/O335_out__0
    SLICE_X1Y19          LUT6 (Prop_lut6_I4_O)        0.053     7.557 r  m3/SEGMENT_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           1.365     8.922    SEGMENT_OBUF[6]
    AC23                 OBUF (Prop_obuf_I_O)         3.373    12.295 r  SEGMENT_OBUF[6]_inst/O
                         net (fo=0)                   0.000    12.295    SEGMENT[6]
    AC23                                                              r  SEGMENT[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 c1/clk_div_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by clk100MHZ  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SEGMENT[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.961ns  (logic 3.915ns (56.242%)  route 3.046ns (43.758%))
  Logic Levels:           4  (LUT2=1 LUT6=2 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100MHZ rise edge)
                                                      0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.745     0.745 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.564     3.309    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.120     3.429 r  clk_IBUF_BUFG_inst/O
                         net (fo=19, routed)          1.895     5.324    c1/clk_IBUF_BUFG
    SLICE_X0Y17          FDRE                                         r  c1/clk_div_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y17          FDRE (Prop_fdre_C_Q)         0.269     5.593 f  c1/clk_div_reg[18]/Q
                         net (fo=12, routed)          0.645     6.238    c1/clk_div__0[0]
    SLICE_X1Y17          LUT2 (Prop_lut2_I0_O)        0.064     6.302 r  c1/SEGMENT_OBUF[6]_inst_i_12/O
                         net (fo=1, routed)           0.594     6.896    m3/SEGMENT_OBUF[3]_inst_i_1_0
    SLICE_X1Y18          LUT6 (Prop_lut6_I0_O)        0.170     7.066 r  m3/SEGMENT_OBUF[6]_inst_i_6/O
                         net (fo=7, routed)           0.459     7.525    m3/O335_out__0
    SLICE_X0Y18          LUT6 (Prop_lut6_I3_O)        0.053     7.578 r  m3/SEGMENT_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           1.348     8.926    SEGMENT_OBUF[0]
    AB22                 OBUF (Prop_obuf_I_O)         3.359    12.285 r  SEGMENT_OBUF[0]_inst/O
                         net (fo=0)                   0.000    12.285    SEGMENT[0]
    AB22                                                              r  SEGMENT[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 c1/clk_div_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by clk100MHZ  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SEGMENT[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.862ns  (logic 3.932ns (57.311%)  route 2.929ns (42.689%))
  Logic Levels:           4  (LUT2=1 LUT6=2 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100MHZ rise edge)
                                                      0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.745     0.745 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.564     3.309    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.120     3.429 r  clk_IBUF_BUFG_inst/O
                         net (fo=19, routed)          1.895     5.324    c1/clk_IBUF_BUFG
    SLICE_X0Y17          FDRE                                         r  c1/clk_div_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y17          FDRE (Prop_fdre_C_Q)         0.269     5.593 f  c1/clk_div_reg[18]/Q
                         net (fo=12, routed)          0.645     6.238    c1/clk_div__0[0]
    SLICE_X1Y17          LUT2 (Prop_lut2_I0_O)        0.064     6.302 r  c1/SEGMENT_OBUF[6]_inst_i_12/O
                         net (fo=1, routed)           0.594     6.896    m3/SEGMENT_OBUF[3]_inst_i_1_0
    SLICE_X1Y18          LUT6 (Prop_lut6_I0_O)        0.170     7.066 r  m3/SEGMENT_OBUF[6]_inst_i_6/O
                         net (fo=7, routed)           0.438     7.504    m3/O335_out__0
    SLICE_X1Y19          LUT6 (Prop_lut6_I4_O)        0.053     7.557 r  m3/SEGMENT_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           1.252     8.809    SEGMENT_OBUF[5]
    AC24                 OBUF (Prop_obuf_I_O)         3.376    12.186 r  SEGMENT_OBUF[5]_inst/O
                         net (fo=0)                   0.000    12.186    SEGMENT[5]
    AC24                                                              r  SEGMENT[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 c1/clk_div_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by clk100MHZ  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SEGMENT[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.807ns  (logic 3.907ns (57.389%)  route 2.901ns (42.611%))
  Logic Levels:           4  (LUT2=1 LUT6=2 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100MHZ rise edge)
                                                      0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.745     0.745 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.564     3.309    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.120     3.429 r  clk_IBUF_BUFG_inst/O
                         net (fo=19, routed)          1.895     5.324    c1/clk_IBUF_BUFG
    SLICE_X0Y17          FDRE                                         r  c1/clk_div_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y17          FDRE (Prop_fdre_C_Q)         0.269     5.593 r  c1/clk_div_reg[18]/Q
                         net (fo=12, routed)          0.645     6.238    c1/clk_div__0[0]
    SLICE_X1Y17          LUT2 (Prop_lut2_I0_O)        0.064     6.302 f  c1/SEGMENT_OBUF[6]_inst_i_12/O
                         net (fo=1, routed)           0.594     6.896    m3/SEGMENT_OBUF[3]_inst_i_1_0
    SLICE_X1Y18          LUT6 (Prop_lut6_I0_O)        0.170     7.066 f  m3/SEGMENT_OBUF[6]_inst_i_6/O
                         net (fo=7, routed)           0.424     7.491    m3/O335_out__0
    SLICE_X0Y19          LUT6 (Prop_lut6_I3_O)        0.053     7.544 r  m3/SEGMENT_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           1.237     8.781    SEGMENT_OBUF[4]
    W20                  OBUF (Prop_obuf_I_O)         3.351    12.131 r  SEGMENT_OBUF[4]_inst/O
                         net (fo=0)                   0.000    12.131    SEGMENT[4]
    W20                                                               r  SEGMENT[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 c1/clk_div_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by clk100MHZ  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SEGMENT[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.801ns  (logic 3.905ns (57.414%)  route 2.896ns (42.586%))
  Logic Levels:           4  (LUT2=1 LUT6=2 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100MHZ rise edge)
                                                      0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.745     0.745 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.564     3.309    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.120     3.429 r  clk_IBUF_BUFG_inst/O
                         net (fo=19, routed)          1.895     5.324    c1/clk_IBUF_BUFG
    SLICE_X0Y17          FDRE                                         r  c1/clk_div_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y17          FDRE (Prop_fdre_C_Q)         0.269     5.593 f  c1/clk_div_reg[18]/Q
                         net (fo=12, routed)          0.645     6.238    c1/clk_div__0[0]
    SLICE_X1Y17          LUT2 (Prop_lut2_I0_O)        0.064     6.302 r  c1/SEGMENT_OBUF[6]_inst_i_12/O
                         net (fo=1, routed)           0.594     6.896    m3/SEGMENT_OBUF[3]_inst_i_1_0
    SLICE_X1Y18          LUT6 (Prop_lut6_I0_O)        0.170     7.066 r  m3/SEGMENT_OBUF[6]_inst_i_6/O
                         net (fo=7, routed)           0.421     7.488    m3/O335_out__0
    SLICE_X0Y19          LUT6 (Prop_lut6_I4_O)        0.053     7.541 r  m3/SEGMENT_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           1.236     8.777    SEGMENT_OBUF[3]
    Y21                  OBUF (Prop_obuf_I_O)         3.349    12.126 r  SEGMENT_OBUF[3]_inst/O
                         net (fo=0)                   0.000    12.126    SEGMENT[3]
    Y21                                                               r  SEGMENT[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 c1/clk_div_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by clk100MHZ  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AN[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.191ns  (logic 3.820ns (61.693%)  route 2.372ns (38.307%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100MHZ rise edge)
                                                      0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.745     0.745 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.564     3.309    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.120     3.429 r  clk_IBUF_BUFG_inst/O
                         net (fo=19, routed)          1.895     5.324    c1/clk_IBUF_BUFG
    SLICE_X0Y17          FDRE                                         r  c1/clk_div_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y17          FDRE (Prop_fdre_C_Q)         0.269     5.593 r  c1/clk_div_reg[17]/Q
                         net (fo=28, routed)          1.024     6.617    c1/clk_div[0]
    SLICE_X1Y14          LUT2 (Prop_lut2_I0_O)        0.064     6.681 r  c1/AN_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           1.348     8.029    AN_OBUF[0]
    AD21                 OBUF (Prop_obuf_I_O)         3.487    11.516 r  AN_OBUF[0]_inst/O
                         net (fo=0)                   0.000    11.516    AN[0]
    AD21                                                              r  AN[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 c1/clk_div_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by clk100MHZ  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AN[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.936ns  (logic 3.675ns (61.917%)  route 2.261ns (38.083%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100MHZ rise edge)
                                                      0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.745     0.745 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.564     3.309    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.120     3.429 r  clk_IBUF_BUFG_inst/O
                         net (fo=19, routed)          1.895     5.324    c1/clk_IBUF_BUFG
    SLICE_X0Y17          FDRE                                         r  c1/clk_div_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y17          FDRE (Prop_fdre_C_Q)         0.269     5.593 f  c1/clk_div_reg[17]/Q
                         net (fo=28, routed)          1.024     6.617    c1/clk_div[0]
    SLICE_X1Y14          LUT2 (Prop_lut2_I1_O)        0.053     6.670 r  c1/AN_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           1.237     7.907    AN_OBUF[1]
    AC21                 OBUF (Prop_obuf_I_O)         3.353    11.260 r  AN_OBUF[1]_inst/O
                         net (fo=0)                   0.000    11.260    AN[1]
    AC21                                                              r  AN[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 c1/clk_div_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by clk100MHZ  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AN[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.621ns  (logic 3.678ns (65.426%)  route 1.943ns (34.574%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100MHZ rise edge)
                                                      0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.745     0.745 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.564     3.309    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.120     3.429 r  clk_IBUF_BUFG_inst/O
                         net (fo=19, routed)          1.895     5.324    c1/clk_IBUF_BUFG
    SLICE_X0Y17          FDRE                                         r  c1/clk_div_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y17          FDRE (Prop_fdre_C_Q)         0.269     5.593 f  c1/clk_div_reg[18]/Q
                         net (fo=12, routed)          0.645     6.238    c1/clk_div__0[0]
    SLICE_X1Y17          LUT2 (Prop_lut2_I1_O)        0.053     6.291 r  c1/AN_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           1.299     7.590    AN_OBUF[2]
    AB21                 OBUF (Prop_obuf_I_O)         3.356    10.945 r  AN_OBUF[2]_inst/O
                         net (fo=0)                   0.000    10.945    AN[2]
    AB21                                                              r  AN[2] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 c1/clk_div_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by clk100MHZ  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AN[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.925ns  (logic 1.504ns (78.130%)  route 0.421ns (21.870%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100MHZ rise edge)
                                                      0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.146     0.146 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.074     1.220    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.246 r  clk_IBUF_BUFG_inst/O
                         net (fo=19, routed)          0.711     1.957    c1/clk_IBUF_BUFG
    SLICE_X0Y17          FDRE                                         r  c1/clk_div_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y17          FDRE (Prop_fdre_C_Q)         0.100     2.057 f  c1/clk_div_reg[18]/Q
                         net (fo=12, routed)          0.156     2.213    c1/clk_div__0[0]
    SLICE_X1Y15          LUT2 (Prop_lut2_I1_O)        0.028     2.241 r  c1/AN_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           0.265     2.506    AN_OBUF[3]
    AC22                 OBUF (Prop_obuf_I_O)         1.376     3.882 r  AN_OBUF[3]_inst/O
                         net (fo=0)                   0.000     3.882    AN[3]
    AC22                                                              r  AN[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 c1/clk_div_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by clk100MHZ  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AN[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.003ns  (logic 1.498ns (74.792%)  route 0.505ns (25.208%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100MHZ rise edge)
                                                      0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.146     0.146 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.074     1.220    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.246 r  clk_IBUF_BUFG_inst/O
                         net (fo=19, routed)          0.711     1.957    c1/clk_IBUF_BUFG
    SLICE_X0Y17          FDRE                                         r  c1/clk_div_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y17          FDRE (Prop_fdre_C_Q)         0.100     2.057 r  c1/clk_div_reg[17]/Q
                         net (fo=28, routed)          0.161     2.218    c1/clk_div[0]
    SLICE_X1Y17          LUT2 (Prop_lut2_I0_O)        0.028     2.246 r  c1/AN_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           0.344     2.590    AN_OBUF[2]
    AB21                 OBUF (Prop_obuf_I_O)         1.370     3.959 r  AN_OBUF[2]_inst/O
                         net (fo=0)                   0.000     3.959    AN[2]
    AB21                                                              r  AN[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 c1/clk_div_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by clk100MHZ  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SEGMENT[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.095ns  (logic 1.529ns (72.980%)  route 0.566ns (27.020%))
  Logic Levels:           3  (LUT5=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100MHZ rise edge)
                                                      0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.146     0.146 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.074     1.220    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.246 r  clk_IBUF_BUFG_inst/O
                         net (fo=19, routed)          0.711     1.957    c1/clk_IBUF_BUFG
    SLICE_X0Y17          FDRE                                         r  c1/clk_div_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y17          FDRE (Prop_fdre_C_Q)         0.100     2.057 r  c1/clk_div_reg[18]/Q
                         net (fo=12, routed)          0.098     2.155    m3/clk_div__0[0]
    SLICE_X1Y17          LUT5 (Prop_lut5_I3_O)        0.028     2.183 r  m3/SEGMENT_OBUF[6]_inst_i_2/O
                         net (fo=7, routed)           0.108     2.291    m3/d0/s8[2]
    SLICE_X0Y18          LUT6 (Prop_lut6_I5_O)        0.028     2.319 r  m3/SEGMENT_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           0.360     2.679    SEGMENT_OBUF[0]
    AB22                 OBUF (Prop_obuf_I_O)         1.373     4.052 r  SEGMENT_OBUF[0]_inst/O
                         net (fo=0)                   0.000     4.052    SEGMENT[0]
    AB22                                                              r  SEGMENT[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 c1/clk_div_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by clk100MHZ  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AN[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.112ns  (logic 1.496ns (70.802%)  route 0.617ns (29.198%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100MHZ rise edge)
                                                      0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.146     0.146 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.074     1.220    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.246 r  clk_IBUF_BUFG_inst/O
                         net (fo=19, routed)          0.711     1.957    c1/clk_IBUF_BUFG
    SLICE_X0Y17          FDRE                                         r  c1/clk_div_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y17          FDRE (Prop_fdre_C_Q)         0.100     2.057 r  c1/clk_div_reg[18]/Q
                         net (fo=12, routed)          0.308     2.365    c1/clk_div__0[0]
    SLICE_X1Y14          LUT2 (Prop_lut2_I0_O)        0.028     2.393 r  c1/AN_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           0.309     2.702    AN_OBUF[1]
    AC21                 OBUF (Prop_obuf_I_O)         1.368     4.069 r  AN_OBUF[1]_inst/O
                         net (fo=0)                   0.000     4.069    AN[1]
    AC21                                                              r  AN[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 c1/clk_div_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by clk100MHZ  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SEGMENT[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.199ns  (logic 1.546ns (70.325%)  route 0.653ns (29.675%))
  Logic Levels:           3  (LUT5=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100MHZ rise edge)
                                                      0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.146     0.146 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.074     1.220    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.246 r  clk_IBUF_BUFG_inst/O
                         net (fo=19, routed)          0.711     1.957    c1/clk_IBUF_BUFG
    SLICE_X0Y17          FDRE                                         r  c1/clk_div_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y17          FDRE (Prop_fdre_C_Q)         0.100     2.057 r  c1/clk_div_reg[18]/Q
                         net (fo=12, routed)          0.098     2.155    m3/clk_div__0[0]
    SLICE_X1Y17          LUT5 (Prop_lut5_I3_O)        0.028     2.183 r  m3/SEGMENT_OBUF[6]_inst_i_2/O
                         net (fo=7, routed)           0.238     2.421    m3/d0/s8[2]
    SLICE_X1Y19          LUT6 (Prop_lut6_I1_O)        0.028     2.449 r  m3/SEGMENT_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           0.316     2.765    SEGMENT_OBUF[5]
    AC24                 OBUF (Prop_obuf_I_O)         1.390     4.156 r  SEGMENT_OBUF[5]_inst/O
                         net (fo=0)                   0.000     4.156    SEGMENT[5]
    AC24                                                              r  SEGMENT[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 c1/clk_div_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by clk100MHZ  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AN[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.223ns  (logic 1.555ns (69.949%)  route 0.668ns (30.051%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100MHZ rise edge)
                                                      0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.146     0.146 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.074     1.220    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.246 r  clk_IBUF_BUFG_inst/O
                         net (fo=19, routed)          0.711     1.957    c1/clk_IBUF_BUFG
    SLICE_X0Y17          FDRE                                         r  c1/clk_div_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y17          FDRE (Prop_fdre_C_Q)         0.100     2.057 r  c1/clk_div_reg[18]/Q
                         net (fo=12, routed)          0.308     2.365    c1/clk_div__0[0]
    SLICE_X1Y14          LUT2 (Prop_lut2_I1_O)        0.030     2.395 r  c1/AN_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           0.360     2.755    AN_OBUF[0]
    AD21                 OBUF (Prop_obuf_I_O)         1.425     4.179 r  AN_OBUF[0]_inst/O
                         net (fo=0)                   0.000     4.179    AN[0]
    AD21                                                              r  AN[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 c1/clk_div_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by clk100MHZ  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SEGMENT[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.240ns  (logic 1.590ns (70.972%)  route 0.650ns (29.028%))
  Logic Levels:           3  (LUT3=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100MHZ rise edge)
                                                      0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.146     0.146 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.074     1.220    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.246 r  clk_IBUF_BUFG_inst/O
                         net (fo=19, routed)          0.711     1.957    c1/clk_IBUF_BUFG
    SLICE_X0Y17          FDRE                                         r  c1/clk_div_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y17          FDRE (Prop_fdre_C_Q)         0.100     2.057 f  c1/clk_div_reg[17]/Q
                         net (fo=28, routed)          0.187     2.244    c1/clk_div[0]
    SLICE_X0Y18          LUT3 (Prop_lut3_I0_O)        0.030     2.274 r  c1/SEGMENT_OBUF[6]_inst_i_5/O
                         net (fo=7, routed)           0.144     2.418    m3/O229_out__0
    SLICE_X0Y19          LUT6 (Prop_lut6_I2_O)        0.069     2.487 r  m3/SEGMENT_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           0.319     2.806    SEGMENT_OBUF[2]
    AD23                 OBUF (Prop_obuf_I_O)         1.391     4.197 r  SEGMENT_OBUF[2]_inst/O
                         net (fo=0)                   0.000     4.197    SEGMENT[2]
    AD23                                                              r  SEGMENT[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 c1/clk_div_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by clk100MHZ  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SEGMENT[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.241ns  (logic 1.552ns (69.251%)  route 0.689ns (30.749%))
  Logic Levels:           3  (LUT5=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100MHZ rise edge)
                                                      0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.146     0.146 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.074     1.220    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.246 r  clk_IBUF_BUFG_inst/O
                         net (fo=19, routed)          0.711     1.957    c1/clk_IBUF_BUFG
    SLICE_X0Y17          FDRE                                         r  c1/clk_div_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y17          FDRE (Prop_fdre_C_Q)         0.100     2.057 r  c1/clk_div_reg[18]/Q
                         net (fo=12, routed)          0.222     2.278    m3/clk_div__0[0]
    SLICE_X2Y18          LUT5 (Prop_lut5_I3_O)        0.028     2.306 r  m3/SEGMENT_OBUF[6]_inst_i_4/O
                         net (fo=7, routed)           0.152     2.459    m3/d0/s8[1]
    SLICE_X0Y19          LUT6 (Prop_lut6_I4_O)        0.028     2.487 r  m3/SEGMENT_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           0.315     2.802    SEGMENT_OBUF[1]
    AD24                 OBUF (Prop_obuf_I_O)         1.396     4.198 r  SEGMENT_OBUF[1]_inst/O
                         net (fo=0)                   0.000     4.198    SEGMENT[1]
    AD24                                                              r  SEGMENT[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 c1/clk_div_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by clk100MHZ  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SEGMENT[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.245ns  (logic 1.543ns (68.736%)  route 0.702ns (31.264%))
  Logic Levels:           3  (LUT5=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100MHZ rise edge)
                                                      0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.146     0.146 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.074     1.220    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.246 r  clk_IBUF_BUFG_inst/O
                         net (fo=19, routed)          0.711     1.957    c1/clk_IBUF_BUFG
    SLICE_X0Y17          FDRE                                         r  c1/clk_div_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y17          FDRE (Prop_fdre_C_Q)         0.100     2.057 r  c1/clk_div_reg[18]/Q
                         net (fo=12, routed)          0.098     2.155    m3/clk_div__0[0]
    SLICE_X1Y17          LUT5 (Prop_lut5_I3_O)        0.028     2.183 r  m3/SEGMENT_OBUF[6]_inst_i_2/O
                         net (fo=7, routed)           0.240     2.423    m3/d0/s8[2]
    SLICE_X1Y19          LUT6 (Prop_lut6_I0_O)        0.028     2.451 r  m3/SEGMENT_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           0.364     2.815    SEGMENT_OBUF[6]
    AC23                 OBUF (Prop_obuf_I_O)         1.387     4.202 r  SEGMENT_OBUF[6]_inst/O
                         net (fo=0)                   0.000     4.202    SEGMENT[6]
    AC23                                                              r  SEGMENT[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 c1/clk_div_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by clk100MHZ  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SEGMENT[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.256ns  (logic 1.521ns (67.415%)  route 0.735ns (32.585%))
  Logic Levels:           3  (LUT5=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100MHZ rise edge)
                                                      0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.146     0.146 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.074     1.220    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.246 r  clk_IBUF_BUFG_inst/O
                         net (fo=19, routed)          0.711     1.957    c1/clk_IBUF_BUFG
    SLICE_X0Y17          FDRE                                         r  c1/clk_div_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y17          FDRE (Prop_fdre_C_Q)         0.100     2.057 r  c1/clk_div_reg[18]/Q
                         net (fo=12, routed)          0.222     2.278    m3/clk_div__0[0]
    SLICE_X2Y18          LUT5 (Prop_lut5_I3_O)        0.028     2.306 f  m3/SEGMENT_OBUF[6]_inst_i_4/O
                         net (fo=7, routed)           0.206     2.513    m3/d0/s8[1]
    SLICE_X0Y19          LUT6 (Prop_lut6_I0_O)        0.028     2.541 r  m3/SEGMENT_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           0.307     2.848    SEGMENT_OBUF[4]
    W20                  OBUF (Prop_obuf_I_O)         1.365     4.213 r  SEGMENT_OBUF[4]_inst/O
                         net (fo=0)                   0.000     4.213    SEGMENT[4]
    W20                                                               r  SEGMENT[4] (OUT)
  -------------------------------------------------------------------    -------------------





