var searchIndex = new Map(JSON.parse('[\
["bitfield",{"doc":"This crate provides macros to generate bitfield-like …","t":"KKKKMMQQQQMM","n":["Bit","BitMut","BitRange","BitRangeMut","bit","bit_range","bitfield","bitfield_bitrange","bitfield_debug","bitfield_fields","set_bit","set_bit_range"],"q":[[0,"bitfield"]],"d":["A trait to get a single bit.","A trait to set a single bit.","A trait to get ranges of bits.","A trait to set ranges of bits.","Get a single bit.","Get a range of bits.","Combines <code>bitfield_bitrange</code> and <code>bitfield_fields</code>.","Implements <code>BitRange</code> and <code>BitRangeMut</code> for a tuple struct (or …","Generates a <code>fmt::Debug</code> implementation.","Declares the fields of struct.","Set a single bit.","Set a range of bits."],"i":[0,0,0,0,1,4,0,0,0,0,5,7],"f":"````{{bd}f}{{hdd}c{}}````{{jdf}l}{{nddc}l{}}","c":[],"p":[[10,"Bit",0],[1,"usize"],[1,"bool"],[10,"BitRange",0],[10,"BitMut",0],[1,"unit"],[10,"BitRangeMut",0]],"b":[]}],\
["bitflags",{"doc":"Generate types for C-style flags with ergonomic APIs.","t":"TEKRTTFKNNQMNNNNNNNNNNNNNMNNNNNNNNNNNNNNNNNCNNNNNNCNNNNNNNNNNNNNNFFNNNNNNNNNNNNNNNNNNNFKKNNNNNNHNNNMHNNNM","n":["ALL","BitFlags","Bits","Bits","EMPTY","FLAGS","Flag","Flags","all","all","bitflags","bits","borrow","borrow_mut","complement","complement","contains","contains","difference","difference","empty","empty","from","from_bits","from_bits","from_bits_retain","from_bits_truncate","from_bits_truncate","from_name","from_name","insert","insert","intersection","intersection","intersects","intersects","into","is_all","is_all","is_empty","is_empty","is_named","is_unnamed","iter","iter","iter","iter_names","iter_names","name","new","parser","remove","remove","set","set","symmetric_difference","symmetric_difference","toggle","toggle","try_from","try_into","type_id","union","union","value","Iter","IterNames","borrow","borrow","borrow_mut","borrow_mut","from","from","into","into","into_iter","into_iter","next","next","remaining","try_from","try_from","try_into","try_into","type_id","type_id","ParseError","ParseHex","WriteHex","borrow","borrow_mut","empty_flag","fmt","fmt","from","from_str","into","invalid_hex_flag","invalid_named_flag","parse_hex","to_writer","try_from","try_into","type_id","write_hex"],"q":[[0,"bitflags"],[65,"bitflags::iter"],[86,"bitflags::parser"],[105,"core::option"],[106,"core::result"],[107,"core::any"],[108,"core::fmt"],[109,"core::fmt"]],"d":["A value with all bits set.","","A bits type that can be used as storage for a flags type.","The underlying bits type.","A value with all bits unset.","The set of defined flags.","A defined flags value that may be named or unnamed.","A set of defined flags using a bits type as storage.","Get a flags value with all known bits set.","Get a flags value with all known bits set.","Generate a flags type.","Get the underlying bits value.","","","The bitwise negation (<code>!</code>) of the bits in a flags value, …","The bitwise negation (<code>!</code>) of the bits in a flags value, …","Whether all set bits in a source flags value are also set …","Whether all set bits in a source flags value are also set …","The intersection of a source flags value with the …","The intersection of a source flags value with the …","Get a flags value with all bits unset.","Get a flags value with all bits unset.","Returns the argument unchanged.","Convert from a bits value.","Convert from a bits value.","Convert from a bits value exactly.","Convert from a bits value, unsetting any unknown bits.","Convert from a bits value, unsetting any unknown bits.","Get a flags value with the bits of a flag with the given …","Get a flags value with the bits of a flag with the given …","The bitwise or (<code>|</code>) of the bits in two flags values.","The bitwise or (<code>|</code>) of the bits in two flags values.","The bitwise and (<code>&amp;</code>) of the bits in two flags values.","The bitwise and (<code>&amp;</code>) of the bits in two flags values.","Whether any set bits in a source flags value are also set …","Whether any set bits in a source flags value are also set …","Calls <code>U::from(self)</code>.","Whether all known bits in this flags value are set.","Whether all known bits in this flags value are set.","Whether all bits in this flags value are unset.","Whether all bits in this flags value are unset.","Whether the flag is named.","Whether the flag is unnamed.","Yield the bits of a source flags value in a set of …","Yield a set of contained flags values.","Yield a set of contained flags values.","Yield a set of contained named flags values.","Yield a set of contained named flags values.","Get the name of this flag.","Define a flag.","Parsing flags from text.","The intersection of a source flags value with the …","The intersection of a source flags value with the …","Call <code>Flags::insert</code> when <code>value</code> is <code>true</code> or <code>Flags::remove</code> …","Call <code>Flags::insert</code> when <code>value</code> is <code>true</code> or <code>Flags::remove</code> …","The bitwise exclusive-or (<code>^</code>) of the bits in two flags …","The bitwise exclusive-or (<code>^</code>) of the bits in two flags …","The bitwise exclusive-or (<code>^</code>) of the bits in two flags …","The bitwise exclusive-or (<code>^</code>) of the bits in two flags …","","","","The bitwise or (<code>|</code>) of the bits in two flags values.","The bitwise or (<code>|</code>) of the bits in two flags values.","Get the flags value of this flag.","An iterator over flags values.","An iterator over flags values.","","","","","Returns the argument unchanged.","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","Calls <code>U::from(self)</code>.","","","","","Get a flags value of any remaining bits that haven’t …","","","","","","","An error encountered while parsing flags from text.","Parse a value from a hex string.","Encode a value as a hex string.","","","A hex or named flag wasn’t found between separators.","","","Returns the argument unchanged.","Parse a flags value from text.","Calls <code>U::from(self)</code>.","An invalid hex flag was encountered.","A named flag that doesn’t correspond to any on the flags …","Parse the value from hex.","Write a flags value as text.","","","","Write the value as hex."],"i":[3,0,0,2,3,2,0,0,2,2,0,2,8,8,2,2,2,2,2,2,2,2,8,2,2,2,2,2,2,2,2,2,2,2,2,2,8,2,2,2,2,8,8,0,2,2,2,2,8,8,0,2,2,2,2,2,2,2,2,8,8,8,2,2,8,0,0,9,10,9,10,9,10,9,10,9,10,9,10,10,9,10,9,10,9,10,0,0,0,13,13,13,13,13,13,0,13,13,13,17,0,13,13,13,20],"f":"````````{{}{{d{}{{b{c}}}}}f}0`{{{d{}{{b{c}}}}}cf}{ce{}{}}0{{{d{}{{b{c}}}}}{{d{}{{b{c}}}}}f}0{{{d{}{{b{c}}}}{d{}{{b{c}}}}}hf}0{{{d{}{{b{c}}}}{d{}{{b{c}}}}}{{d{}{{b{c}}}}}f}055{cc{}}{c{{j{{d{}{{b{c}}}}}}}f}0{c{{d{}{{b{c}}}}}f}00{l{{j{{d{}{{b{c}}}}}}}f}0{{{d{}{{b{c}}}}{d{}{{b{c}}}}}nf}055668{{{d{}{{b{c}}}}}hf}000{{{A`{c}}}h{}}0`{{{d{}{{b{c}}}}}{{Ab{{d{}{{b{c}}}}}}}f}0{{{d{}{{b{c}}}}}{{Ad{{d{}{{b{c}}}}}}}f}0{{{A`{c}}}l{}}{{lc}{{A`{c}}}{}}`66{{{d{}{{b{c}}}}{d{}{{b{c}}}}h}nf}0<<77{c{{Af{e}}}{}{}}0{cAh{}}>>{{{A`{c}}}c{}}``{ce{}{}}000??0000{{{Ab{c}}}{{j{e}}}d{}}{{{Ad{c}}}{{j{e}}}d{}}{{{Ad{c}}}c{}}666655```33{{}Aj}{{AjAl}An}0{cc{}}{l{{Af{cAj}}}d}7{cAjB`}0{l{{Af{BbAj}}}}{{ce}{{Af{nBd}}}dBf}==<{{Bhc}AnBf}","c":[],"p":[[17,"Bits"],[10,"Flags",0],[10,"Bits",0],[1,"bool"],[6,"Option",105],[1,"str"],[1,"unit"],[5,"Flag",0],[5,"Iter",65],[5,"IterNames",65],[6,"Result",106],[5,"TypeId",107],[5,"ParseError",86],[5,"Formatter",108],[8,"Result",108],[10,"Display",108],[10,"ParseHex",86],[5,"Error",108],[10,"Write",108],[10,"WriteHex",86]],"b":[[92,"impl-Debug-for-ParseError"],[93,"impl-Display-for-ParseError"]]}],\
["cfg_if",{"doc":"A macro for defining <code>#[cfg]</code> if-else statements.","t":"Q","n":["cfg_if"],"q":[[0,"cfg_if"]],"d":["The main macro provided by this crate. See crate …"],"i":[0],"f":"`","c":[],"p":[],"b":[]}],\
["critical_section",{"doc":"critical-section","t":"FKFIFHMNNNNNNNNNNNNNNNNNNNNNNNNNHMNNQNNNNNNNNNNH","n":["CriticalSection","Impl","Mutex","RawRestoreState","RestoreState","acquire","acquire","borrow","borrow","borrow","borrow","borrow_mut","borrow_mut","borrow_mut","borrow_ref","borrow_ref_mut","clone","clone","fmt","fmt","fmt","from","from","from","get_mut","into","into","into","into_inner","invalid","new","new","release","release","replace","replace_with","set_impl","take","try_from","try_from","try_from","try_into","try_into","try_into","type_id","type_id","type_id","with"],"q":[[0,"critical_section"],[48,"core::cell"],[49,"core::cell"],[50,"core::fmt"],[51,"core::default"],[52,"core::result"],[53,"core::any"]],"d":["Critical section token.","Methods required for a critical section implementation.","A mutex based on critical sections.","Raw, transparent “restore state”.","Opaque “restore state”.","Acquire a critical section in the current thread.","Acquire the critical section.","Borrows the data for the duration of the critical section.","","","","","","","Borrow the data and call <code>RefCell::borrow</code>","Borrow the data and call <code>RefCell::borrow_mut</code>","","","","","","Returns the argument unchanged.","Returns the argument unchanged.","Returns the argument unchanged.","Gets a mutable reference to the contained value when the …","Calls <code>U::from(self)</code>.","Calls <code>U::from(self)</code>.","Calls <code>U::from(self)</code>.","Unwraps the contained value, consuming the mutex.","Create an invalid, dummy  <code>RestoreState</code>.","Creates a new mutex.","Creates a critical section token.","Release the critical section.","Release the critical section.","Borrow the data and call <code>RefCell::replace</code>","Borrow the data and call <code>RefCell::replace_with</code>","Set the critical section implementation.","Borrow the data and call <code>RefCell::take</code>","","","","","","","","","","Execute closure <code>f</code> in a critical section."],"i":[0,0,0,0,0,0,17,3,3,4,1,3,4,1,3,3,4,1,3,4,1,3,4,1,3,3,4,1,3,1,3,4,0,17,3,3,0,3,3,4,1,3,4,1,3,4,1,0],"f":"`````{{}b}{{}d}{{{f{c}}h}c{}}{ce{}{}}00000{{{f{{j{c}}}}h}{{l{c}}}{}}{{{f{{j{c}}}}h}{{n{c}}}{}}{hh}{bb}{{{f{c}}A`}AbAd}{{hA`}Ab}{{bA`}Ab}{cc{}}00{{{f{c}}}c{}}9990<{c{{f{c}}}{}}{{}h}{bAf}{dAf}{{{f{{j{c}}}}hc}c{}}{{{f{{j{c}}}}he}c{}{{Aj{c}{{Ah{c}}}}}}`{{{f{{j{c}}}}h}cAl}{c{{An{e}}}{}{}}00000{cB`{}}00{ec{}{{Aj{h}{{Ah{c}}}}}}","c":[],"p":[[5,"RestoreState",0],[8,"RawRestoreState",0],[5,"Mutex",0],[5,"CriticalSection",0],[5,"RefCell",48],[5,"Ref",48],[5,"RefMut",48],[5,"Formatter",49],[8,"Result",49],[10,"Debug",49],[1,"unit"],[17,"Output"],[10,"FnOnce",50],[10,"Default",51],[6,"Result",52],[5,"TypeId",53],[10,"Impl",0]],"b":[]}],\
["embedded_dma",{"doc":"Traits to aid the correct use of buffers in DMA …","t":"KKKRRRRKKNNMM","n":["ReadBuffer","ReadTarget","Word","Word","Word","Word","Word","WriteBuffer","WriteTarget","as_read_buffer","as_write_buffer","read_buffer","write_buffer"],"q":[[0,"embedded_dma"]],"d":["Trait for buffers that can be given to DMA for reading.","Trait for <code>Deref</code> targets used by the blanket <code>DmaReadBuffer</code> …","Trait for DMA word types used by the blanket DMA buffer …","","","","","Trait for buffers that can be given to DMA for writing.","Trait for <code>DerefMut</code> targets used by the blanket …","","","Provide a buffer usable for DMA reads.","Provide a buffer usable for DMA writes."],"i":[0,0,0,7,8,2,6,0,0,2,6,7,8],"f":"`````````{{{d{}{{b{c}}}}}{{h{cf}}}j}{{{l{}{{b{c}}}}}{{h{cf}}}j}{{{n{}{{b{c}}}}}{{h{cf}}}{}}{{{A`{}{{b{c}}}}}{{h{cf}}}{}}","c":[],"p":[[17,"Word"],[10,"ReadTarget",0],[1,"usize"],[1,"tuple"],[10,"Word",0],[10,"WriteTarget",0],[10,"ReadBuffer",0],[10,"WriteBuffer",0]],"b":[]}],\
["embedded_hal",{"doc":"crates.io crates.io Documentation Minimum Supported Rust …","t":"CCCCCKNMNKRGKPKPPKGKNNNNNNNNNNNNNNNNNNMMMMMNNNMMNNNNNNNNPKPPPKRGKKPGGPPPIIPPNNNNNNNNNNNNNNNNNNNNNNNNNNMNNNNMNNNNNNNNNNNKRGKPKNNNNNNNNNNMNMNMNNNNNNNPPPPKRGKPPPSSSSFPGPPGGPKKPPPNNNNNNNNNNNNNNNNNNNNMNNNNNNNNNNNNNNNNNMNNOOMNMMNMNNNNNNNNNNNNNNNNMN","n":["delay","digital","i2c","pwm","spi","DelayNs","delay_ms","delay_ns","delay_us","Error","Error","ErrorKind","ErrorType","High","InputPin","Low","Other","OutputPin","PinState","StatefulOutputPin","borrow","borrow","borrow_mut","borrow_mut","clone","clone","cmp","eq","eq","fmt","fmt","fmt","from","from","from","hash","into","into","is_high","is_low","is_set_high","is_set_low","kind","kind","not","partial_cmp","set_high","set_low","set_state","toggle","try_from","try_from","try_into","try_into","type_id","type_id","Address","AddressMode","ArbitrationLoss","Bus","Data","Error","Error","ErrorKind","ErrorType","I2c","NoAcknowledge","NoAcknowledgeSource","Operation","Other","Overrun","Read","SevenBitAddress","TenBitAddress","Unknown","Write","borrow","borrow","borrow","borrow_mut","borrow_mut","borrow_mut","clone","clone","cmp","cmp","eq","eq","eq","fmt","fmt","fmt","fmt","fmt","from","from","from","hash","hash","into","into","into","kind","kind","partial_cmp","partial_cmp","read","transaction","try_from","try_from","try_from","try_into","try_into","try_into","type_id","type_id","type_id","write","write_read","Error","Error","ErrorKind","ErrorType","Other","SetDutyCycle","borrow","borrow_mut","clone","cmp","eq","fmt","fmt","from","hash","into","kind","kind","max_duty_cycle","partial_cmp","set_duty_cycle","set_duty_cycle_fraction","set_duty_cycle_fully_off","set_duty_cycle_fully_on","set_duty_cycle_percent","try_from","try_into","type_id","CaptureOnFirstTransition","CaptureOnSecondTransition","ChipSelectFault","DelayNs","Error","Error","ErrorKind","ErrorType","FrameFormat","IdleHigh","IdleLow","MODE_0","MODE_1","MODE_2","MODE_3","Mode","ModeFault","Operation","Other","Overrun","Phase","Polarity","Read","SpiBus","SpiDevice","Transfer","TransferInPlace","Write","borrow","borrow","borrow","borrow","borrow","borrow_mut","borrow_mut","borrow_mut","borrow_mut","borrow_mut","clone","clone","clone","clone","cmp","eq","eq","eq","eq","eq","flush","fmt","fmt","fmt","fmt","fmt","fmt","from","from","from","from","from","hash","into","into","into","into","into","kind","kind","partial_cmp","phase","polarity","read","read","transaction","transfer","transfer","transfer_in_place","transfer_in_place","try_from","try_from","try_from","try_from","try_from","try_into","try_into","try_into","try_into","try_into","type_id","type_id","type_id","type_id","type_id","write","write"],"q":[[0,"embedded_hal"],[5,"embedded_hal::delay"],[9,"embedded_hal::digital"],[56,"embedded_hal::i2c"],[119,"embedded_hal::pwm"],[147,"embedded_hal::spi"],[242,"core::cmp"],[243,"core::fmt"],[244,"core::fmt"],[245,"core::result"],[246,"core::option"],[247,"core::any"],[248,"core::cmp"]],"d":["Delays.","Digital I/O.","Blocking I2C API.","Pulse Width Modulation (PWM) traits.","Blocking SPI master mode traits.","Delay with up to nanosecond precision.","Pauses execution for at minimum <code>ms</code> milliseconds. Pause can …","Pauses execution for at minimum <code>ns</code> nanoseconds. Pause can …","Pauses execution for at minimum <code>us</code> microseconds. Pause can …","Error.","Error type","Error kind.","Error type trait.","High pin state.","Single digital input pin.","Low pin state.","A different error occurred. The original error may contain …","Single digital push-pull output pin.","Digital output pin state.","Push-pull output pin that can read its output state.","","","","","","","","","","","","","Returns the argument unchanged.","","Returns the argument unchanged.","","Calls <code>U::from(self)</code>.","Calls <code>U::from(self)</code>.","Is the input pin high?","Is the input pin low?","Is the pin in drive high mode?","Is the pin in drive low mode?","Convert error to a generic error kind","","","","Drives the pin high.","Drives the pin low.","Drives the pin high or low depending on the provided value.","Toggle pin output.","","","","","","","The device did not acknowledge its address. The device may …","Address mode (7-bit / 10-bit).","The arbitration was lost, e.g. electrical problems with …","Bus error occurred. e.g. A START or a STOP condition is …","The device did not acknowledge the data. It may not be …","I2C error.","Error type","I2C error kind.","I2C error type trait.","Blocking I2C.","A bus operation was not acknowledged, e.g. due to the …","I2C no acknowledge error source.","I2C operation.","A different error occurred. The original error may contain …","The peripheral receive buffer was overrun.","Read data into the provided buffer.","7-bit address mode type.","10-bit address mode type.","Either the device did not acknowledge its address or the …","Write data from the provided buffer.","","","","","","","","","","","","","","","","","","","Returns the argument unchanged.","Returns the argument unchanged.","Returns the argument unchanged.","","","Calls <code>U::from(self)</code>.","Calls <code>U::from(self)</code>.","Calls <code>U::from(self)</code>.","Convert error to a generic I2C error kind.","","","","Reads enough bytes from slave with <code>address</code> to fill <code>read</code>.","Execute the provided operations on the I2C bus.","","","","","","","","","","Writes bytes to slave with address <code>address</code>.","Writes bytes to slave with address <code>address</code> and then reads …","Error","Error type","Error kind.","Error type trait.","A different error occurred. The original error may contain …","Single PWM channel / pin.","","","","","","","","Returns the argument unchanged.","","Calls <code>U::from(self)</code>.","Convert error to a generic error kind.","","Get the maximum duty cycle value.","","Set the duty cycle to <code>duty / max_duty</code>.","Set the duty cycle to <code>num / denom</code>.","Set the duty cycle to 0%, or always inactive.","Set the duty cycle to 100%, or always active.","Set the duty cycle to <code>percent / 100</code>","","","","Data in “captured” on the first clock transition.","Data in “captured” on the second clock transition.","An error occurred while asserting or deasserting the Chip …","Delay for at least the specified number of nanoseconds.","SPI error.","Error type.","SPI error kind.","SPI error type trait.","Received data does not conform to the peripheral …","Clock signal high when idle.","Clock signal low when idle.","Helper for CPOL = 0, CPHA = 0.","Helper for CPOL = 0, CPHA = 1.","Helper for CPOL = 1, CPHA = 0.","Helper for CPOL = 1, CPHA = 1.","SPI mode.","Multiple devices on the SPI bus are trying to drive the …","SPI transaction operation.","A different error occurred. The original error may contain …","The peripheral receive buffer was overrun.","Clock phase.","Clock polarity.","Read data into the provided buffer.","SPI bus.","SPI device trait.","Read data into the first buffer, while writing data from …","Write data out while reading data into the provided buffer.","Write data from the provided buffer, discarding read data.","","","","","","","","","","","","","","","","","","","","","Wait until all operations have completed and the bus is …","","","","","","","Returns the argument unchanged.","Returns the argument unchanged.","Returns the argument unchanged.","Returns the argument unchanged.","Returns the argument unchanged.","","Calls <code>U::from(self)</code>.","Calls <code>U::from(self)</code>.","Calls <code>U::from(self)</code>.","Calls <code>U::from(self)</code>.","Calls <code>U::from(self)</code>.","Convert error to a generic SPI error kind.","","","Clock phase.","Clock polarity.","Read <code>words</code> from the slave.","Do a read within a transaction.","Perform a transaction against the device.","Write and read simultaneously. <code>write</code> is written to the …","Do a transfer within a transaction.","Write and read simultaneously. The contents of <code>words</code> are …","Do an in-place transfer within a transaction.","","","","","","","","","","","","","","","","Write <code>words</code> to the slave, ignoring all the incoming words.","Do a write within a transaction."],"i":[0,0,0,0,0,0,1,1,1,0,41,0,0,5,0,5,4,0,0,0,4,5,4,5,4,5,4,4,5,4,4,5,4,5,5,4,4,5,11,11,13,13,14,4,5,4,16,16,16,13,4,5,4,5,4,5,19,0,18,18,19,0,42,0,0,0,18,0,0,18,18,20,0,0,19,20,18,19,20,18,19,20,18,19,18,19,18,19,20,18,18,19,19,20,18,19,20,18,19,18,19,20,21,18,18,19,22,22,18,19,20,18,19,20,18,19,20,22,22,0,43,0,0,26,0,26,26,26,26,26,26,26,26,26,26,27,26,28,26,28,28,28,28,28,26,26,26,31,31,33,34,0,44,0,0,33,30,30,0,0,0,0,0,33,0,33,33,0,0,34,0,0,34,34,34,30,31,32,33,34,30,31,32,33,34,30,31,32,33,33,30,31,32,33,34,36,30,31,32,33,33,34,30,31,32,33,34,33,30,31,32,33,34,38,33,33,32,32,36,40,40,36,40,36,40,30,31,32,33,34,30,31,32,33,34,30,31,32,33,34,36,40],"f":"``````{{bd}f}00```````````{ce{}{}}000{hh}{jj}{{hh}l}{{hh}n}{{jj}n}{{hA`}Ab}0{{jA`}Ab}{cc{}}{nj}1{{hc}fAd}::{Af{{Ah{nc}}}{}}0{Aj{{Ah{nc}}}{}}0{Alh}<{jc{}}{{hh}{{An{l}}}}{B`{{Ah{fc}}}{}}0{{B`j}{{Ah{fc}}}{}}{Aj{{Ah{fc}}}{}}{c{{Ah{e}}}{}{}}000{cBb{}}0````````````````````{ce{}{}}00000{BdBd}{BfBf}{{BdBd}l}{{BfBf}l}{{BdBd}n}{{BfBf}n}{{BhBh}n}{{BdA`}Ab}0{{BfA`}Ab}0{{BhA`}Ab}{cc{}}00{{Bdc}fAd}{{Bfc}fAd}==={BjBd}={{BdBd}{{An{l}}}}{{BfBf}{{An{l}}}}{{Blc{C`{Bn}}}{{Ah{fe}}}Cb{}}{{Blc{C`{Bh}}}{{Ah{fe}}}Cb{}}{c{{Ah{e}}}{}{}}00000{cBb{}}003{{Blc{C`{Bn}}{C`{Bn}}}{{Ah{fe}}}Cb{}}``````{ce{}{}}0{CdCd}{{CdCd}l}{{CdCd}n}{{CdA`}Ab}0?{{Cdc}fAd}5{CfCd}5{ChCj}{{CdCd}{{An{l}}}}{{ChCj}{{Ah{fc}}}{}}{{ChCjCj}{{Ah{fc}}}{}}{Ch{{Ah{fc}}}{}}0{{ChBn}{{Ah{fc}}}{}}??>````````````````````````````<<<<<<<<<<{ClCl}{CnCn}{D`D`}{DbDb}{{DbDb}l}{{ClCl}n}{{CnCn}n}{{D`D`}n}{{DbDb}n}{{{Dd{c}}{Dd{c}}}nDf}{Dh{{Ah{fc}}}{}}{{ClA`}Ab}{{CnA`}Ab}{{D`A`}Ab}{{DbA`}Ab}0{{{Dd{c}}A`}AbDj}{cc{}}0000{{Dbc}fAd}{ce{}{}}0000{DlDb}{DbDb}{{DbDb}{{An{l}}}}``{{Dh{C`{c}}}{{Ah{fe}}}Dn{}}{{E`{C`{c}}}{{Ah{fe}}}Dn{}}{{E`{C`{{Dd{c}}}}}{{Ah{fe}}}Dn{}}{{Dh{C`{c}}{C`{c}}}{{Ah{fe}}}Dn{}}{{E`{C`{c}}{C`{c}}}{{Ah{fe}}}Dn{}}43{c{{Ah{e}}}{}{}}000000000{cBb{}}000065","c":[],"p":[[10,"DelayNs",5],[1,"u32"],[1,"unit"],[6,"ErrorKind",9],[6,"PinState",9],[6,"Ordering",242],[1,"bool"],[5,"Formatter",243],[8,"Result",243],[10,"Hasher",244],[10,"InputPin",9],[6,"Result",245],[10,"StatefulOutputPin",9],[10,"Error",9],[6,"Option",246],[10,"OutputPin",9],[5,"TypeId",247],[6,"ErrorKind",56],[6,"NoAcknowledgeSource",56],[6,"Operation",56],[10,"Error",56],[10,"I2c",56],[1,"u8"],[1,"slice"],[10,"AddressMode",56],[6,"ErrorKind",119],[10,"Error",119],[10,"SetDutyCycle",119],[1,"u16"],[6,"Polarity",147],[6,"Phase",147],[5,"Mode",147],[6,"ErrorKind",147],[6,"Operation",147],[10,"PartialEq",242],[10,"SpiBus",147],[10,"Debug",243],[10,"Error",147],[10,"Copy",248],[10,"SpiDevice",147],[10,"ErrorType",9],[10,"ErrorType",56],[10,"ErrorType",119],[10,"ErrorType",147]],"b":[[29,"impl-Debug-for-ErrorKind"],[30,"impl-Display-for-ErrorKind"],[89,"impl-Debug-for-ErrorKind"],[90,"impl-Display-for-ErrorKind"],[91,"impl-Debug-for-NoAcknowledgeSource"],[92,"impl-Display-for-NoAcknowledgeSource"],[130,"impl-Debug-for-ErrorKind"],[131,"impl-Display-for-ErrorKind"],[199,"impl-Debug-for-ErrorKind"],[200,"impl-Display-for-ErrorKind"]]}],\
["enumset",{"doc":"A library for defining enums that can be used in compact …","t":"TTFFKYKRNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNQNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNN","n":["ALL","EMPTY","EnumSet","EnumSetIter","EnumSetType","EnumSetType","EnumSetTypeWithRepr","Repr","all","as_array","as_array_truncated","as_repr","as_u128","as_u128_truncated","as_u16","as_u16_truncated","as_u32","as_u32_truncated","as_u64","as_u64_truncated","as_u8","as_u8_truncated","as_usize","as_usize_truncated","bit_width","bitand","bitand_assign","bitor","bitor_assign","bitxor","bitxor_assign","borrow","borrow","borrow_mut","borrow_mut","clear","clone","clone","cmp","complement","contains","copy_into_slice","copy_into_slice_truncated","default","difference","empty","enum_set","eq","eq","extend","extend","fmt","fmt","fmt","from","from","from","from_array","from_array_truncated","from_array_unchecked","from_iter","from_iter","from_repr","from_repr_truncated","from_repr_unchecked","from_slice","from_slice_truncated","from_slice_unchecked","from_u128","from_u128_truncated","from_u128_unchecked","from_u16","from_u16_truncated","from_u16_unchecked","from_u32","from_u32_truncated","from_u32_unchecked","from_u64","from_u64_truncated","from_u64_unchecked","from_u8","from_u8_truncated","from_u8_unchecked","from_usize","from_usize_truncated","from_usize_unchecked","hash","insert","insert_all","intersection","into","into","into_iter","into_iter","is_disjoint","is_empty","is_subset","is_superset","iter","len","new","next","next_back","not","only","partial_cmp","remove","remove_all","size_hint","sub","sub_assign","sum","sum","sum","sum","symmetrical_difference","try_as_array","try_as_u128","try_as_u16","try_as_u32","try_as_u64","try_as_u8","try_as_usize","try_copy_into_slice","try_from","try_from","try_from_array","try_from_repr","try_from_slice","try_from_u128","try_from_u16","try_from_u32","try_from_u64","try_from_u8","try_from_usize","try_into","try_into","type_id","type_id","union","variant_count"],"q":[[0,"enumset"],[141,"core::convert"],[142,"core::clone"],[143,"core::cmp"],[144,"core::cmp"],[145,"core::fmt"],[146,"core::fmt"],[147,"core::option"],[148,"core::iter::traits::iterator"],[149,"core::result"],[150,"core::any"]],"d":["An <code>EnumSet</code> containing all valid variants of the enum.","An empty <code>EnumSet</code>.","An efficient set type for enums.","The iterator used by <code>EnumSet</code>s.","The trait used to define enum types that may be used with …","The procedural macro used to derive <code>EnumSetType</code>, and allow …","An <code>EnumSetType</code> for which <code>EnumSet</code>s have a guaranteed …","The guaranteed representation.","Returns an <code>EnumSet</code> containing all valid variants of the …","Returns an <code>[u64; O]</code> representing the elements of this set.","Returns an <code>[u64; O]</code> representing the elements of this set.","Returns a <code>T::Repr</code> representing the elements of this set.","Returns a <code>u128</code> representing the elements of this set.","Returns a truncated <code>u128</code> representing the elements of this …","Returns a <code>u16</code> representing the elements of this set.","Returns a truncated <code>u16</code> representing the elements of this …","Returns a <code>u32</code> representing the elements of this set.","Returns a truncated <code>u32</code> representing the elements of this …","Returns a <code>u64</code> representing the elements of this set.","Returns a truncated <code>u64</code> representing the elements of this …","Returns a <code>u8</code> representing the elements of this set.","Returns a truncated <code>u8</code> representing the elements of this …","Returns a <code>usize</code> representing the elements of this set.","Returns a truncated <code>usize</code> representing the elements of …","Total number of bits used by this type. Note that the …","","","","","","","","","","","Removes all elements from the set.","","","","Returns a set containing all enum variants not in this set.","Checks whether this set contains a value.","Copies the elements of this set into a <code>&amp;mut [u64]</code>.","Copies the elements of this set into a <code>&amp;mut [u64]</code>.","Returns an empty set.","Returns a set containing element present in <code>self</code> but not …","Creates an empty <code>EnumSet</code>.","Creates a EnumSet literal, which can be used in const …","","","","","","","","","Returns the argument unchanged.","Returns the argument unchanged.","Attempts to constructs a bitset from a <code>[u64; O]</code>.","Constructs a bitset from a <code>[u64; O]</code>, ignoring bits that do …","Constructs a bitset from a <code>[u64; O]</code>, without checking for …","","","Constructs a bitset from a <code>T::Repr</code>.","Constructs a bitset from a <code>T::Repr</code>, ignoring invalid …","Constructs a bitset from a <code>T::Repr</code> without checking for …","Attempts to constructs a bitset from a <code>&amp;[u64]</code>.","Constructs a bitset from a <code>&amp;[u64]</code>, ignoring bits that do …","Constructs a bitset from a <code>&amp;[u64]</code>, without checking for …","Constructs a bitset from a <code>u128</code>.","Constructs a bitset from a <code>u128</code>, ignoring bits that do not …","Constructs a bitset from a <code>u128</code>, without checking for …","Constructs a bitset from a <code>u16</code>.","Constructs a bitset from a <code>u16</code>, ignoring bits that do not …","Constructs a bitset from a <code>u16</code>, without checking for …","Constructs a bitset from a <code>u32</code>.","Constructs a bitset from a <code>u32</code>, ignoring bits that do not …","Constructs a bitset from a <code>u32</code>, without checking for …","Constructs a bitset from a <code>u64</code>.","Constructs a bitset from a <code>u64</code>, ignoring bits that do not …","Constructs a bitset from a <code>u64</code>, without checking for …","Constructs a bitset from a <code>u8</code>.","Constructs a bitset from a <code>u8</code>, ignoring bits that do not …","Constructs a bitset from a <code>u8</code>, without checking for …","Constructs a bitset from a <code>usize</code>.","Constructs a bitset from a <code>usize</code>, ignoring bits that do …","Constructs a bitset from a <code>usize</code>, without checking for …","","Adds a value to this set.","Adds all elements in another set to this one.","Returns a set containing every element present in both …","Calls <code>U::from(self)</code>.","Calls <code>U::from(self)</code>.","","","Returns <code>true</code> if <code>self</code> has no elements in common with <code>other</code>. …","Returns <code>true</code> if the set contains no elements.","Returns <code>true</code> if the set is a subset of another, i.e., <code>other</code>…","Returns <code>true</code> if the set is a superset of another, i.e., …","Iterates the contents of the set in order from the least …","Returns the number of elements in this set.","Creates an empty <code>EnumSet</code>.","","","","Returns an <code>EnumSet</code> containing a single element.","","Removes a value from this set. Returns whether the value …","Removes all values in another set from this one.","","","","","","","","Returns a set containing every element present in either …","Returns an <code>[u64; O]</code> representing the elements of this set.","Tries to return a <code>u128</code> representing the elements of this …","Tries to return a <code>u16</code> representing the elements of this …","Tries to return a <code>u32</code> representing the elements of this …","Tries to return a <code>u64</code> representing the elements of this …","Tries to return a <code>u8</code> representing the elements of this set.","Tries to return a <code>usize</code> representing the elements of this …","Copies the elements of this set into a <code>&amp;mut [u64]</code>.","","","Attempts to constructs a bitset from a <code>[u64; O]</code>.","Attempts to constructs a bitset from a <code>T::Repr</code>.","Attempts to constructs a bitset from a <code>&amp;[u64]</code>.","Attempts to constructs a bitset from a <code>u128</code>.","Attempts to constructs a bitset from a <code>u16</code>.","Attempts to constructs a bitset from a <code>u32</code>.","Attempts to constructs a bitset from a <code>u64</code>.","Attempts to constructs a bitset from a <code>u8</code>.","Attempts to constructs a bitset from a <code>usize</code>.","","","","","Returns a set containing any elements present in either …","The number of valid variants that this type can contain."],"i":[1,1,0,0,0,0,0,5,1,1,1,1,1,1,1,1,1,1,1,1,1,1,1,1,1,1,1,1,1,1,1,1,14,1,14,1,1,14,1,1,1,1,1,1,1,1,0,1,1,1,1,1,1,14,1,1,14,1,1,1,1,1,1,1,1,1,1,1,1,1,1,1,1,1,1,1,1,1,1,1,1,1,1,1,1,1,1,1,1,1,1,14,1,14,1,1,1,1,1,1,1,14,14,1,1,1,1,1,14,1,1,1,1,1,1,1,1,1,1,1,1,1,1,1,1,14,1,1,1,1,1,1,1,1,1,1,14,1,14,1,1],"f":"````````{{}{{b{c}}}d}{{{b{c}}}{{h{f}}}d}0{{{b{c}}}{}{dj}}{{{b{c}}}ld}0{{{b{c}}}nd}0{{{b{c}}}A`d}0{{{b{c}}}fd}0{{{b{c}}}Abd}0{{{b{c}}}Add}0{{}A`}{{{b{c}}e}gd{{Af{{b{c}}}}}{}}{{{b{c}}e}Ahd{{Af{{b{c}}}}}}1010{ce{}{}}000{{{b{c}}}Ahd}{{{b{c}}}{{b{c}}}{Ajd}}{{{Al{c}}}{{Al{c}}}{Ajd}}{{{b{c}}{b{c}}}And}{{{b{c}}}{{b{c}}}d}{{{b{c}}c}B`d}{{{b{c}}{Bb{f}}}Ahd}0{{}{{b{c}}}d}{{{b{c}}{b{c}}}{{b{c}}}d}1`{{{b{c}}{b{c}}}B`{Bdd}}4{{{b{c}}e}Ahd{{Bh{}{{Bf{{b{c}}}}}}}}{{{b{c}}e}Ahd{{Bh{}{{Bf{c}}}}}}{{{b{c}}Bj}Bl{dBn}}{{{b{c}}Bj}Bl{dC`}}{{{Al{c}}Bj}Bl{C`d}}{c{{b{c}}}d}{cc{}}0{{{h{f}}}{{b{c}}}d}00{e{{b{c}}}d{{Bh{}{{Bf{c}}}}}}{e{{b{c}}}d{{Bh{}{{Bf{{b{c}}}}}}}}{{}{{b{c}}}{dj}}00{{{Bb{f}}}{{b{c}}}d}00{l{{b{c}}}d}00{n{{b{c}}}d}00{A`{{b{c}}}d}00{f{{b{c}}}d}00{Ab{{b{c}}}d}00{Ad{{b{c}}}d}00{{{b{c}}e}AhdCb}{{{b{c}}c}B`d}{{{b{c}}{b{c}}}Ahd}{{{b{c}}{b{c}}}{{b{c}}}d}{ce{}{}}0{{{b{c}}}ed{}}1{{{b{c}}{b{c}}}B`d}{{{b{c}}}B`d}11{{{b{c}}}{{Al{c}}}d}{{{b{c}}}Add}{{}{{b{c}}}d}{{{Al{c}}}{{Cd{e}}}d{}}06{c{{b{c}}}d}{{{b{c}}{b{c}}}{{Cd{An}}}d}<;{{{Al{c}}}{{Cf{Ad{Cd{Ad}}}}}d}{{{b{c}}e}gd{{Af{{b{c}}}}}{}}{{{b{c}}e}Ahd{{Af{{b{c}}}}}}{e{{b{c}}}d{{Ch{}{{Bf{{b{c}}}}}}}}0{e{{b{c}}}d{{Ch{}{{Bf{c}}}}}}0?{{{b{c}}}{{Cd{{h{f}}}}}d}{{{b{c}}}{{Cd{l}}}d}{{{b{c}}}{{Cd{n}}}d}{{{b{c}}}{{Cd{A`}}}d}{{{b{c}}}{{Cd{f}}}d}{{{b{c}}}{{Cd{Ab}}}d}{{{b{c}}}{{Cd{Ad}}}d}{{{b{c}}{Bb{f}}}{{Cd{Ah}}}d}{c{{Cj{e}}}{}{}}0{{{h{f}}}{{Cd{{b{c}}}}}d}{{}{{Cd{{b{c}}}}}{dj}}{{{Bb{f}}}{{Cd{{b{c}}}}}d}{l{{Cd{{b{c}}}}}d}{n{{Cd{{b{c}}}}}d}{A`{{Cd{{b{c}}}}}d}{f{{Cd{{b{c}}}}}d}{Ab{{Cd{{b{c}}}}}d}{Ad{{Cd{{b{c}}}}}d}99{cCl{}}0{{{b{c}}{b{c}}}{{b{c}}}d}{{}A`}","c":[],"p":[[5,"EnumSet",0],[10,"EnumSetType",0],[1,"u64"],[1,"array"],[10,"EnumSetTypeWithRepr",0],[1,"u128"],[1,"u16"],[1,"u32"],[1,"u8"],[1,"usize"],[10,"Into",141],[1,"unit"],[10,"Clone",142],[5,"EnumSetIter",0],[6,"Ordering",143],[1,"bool"],[1,"slice"],[10,"PartialEq",143],[17,"Item"],[10,"IntoIterator",144],[5,"Formatter",145],[8,"Result",145],[10,"Display",145],[10,"Debug",145],[10,"Hasher",146],[6,"Option",147],[1,"tuple"],[10,"Iterator",148],[6,"Result",149],[5,"TypeId",150]],"b":[[47,"impl-PartialEq-for-EnumSet%3CT%3E"],[48,"impl-PartialEq%3CT%3E-for-EnumSet%3CT%3E"],[49,"impl-Extend%3CEnumSet%3CT%3E%3E-for-EnumSet%3CT%3E"],[50,"impl-Extend%3CT%3E-for-EnumSet%3CT%3E"],[51,"impl-Display-for-EnumSet%3CT%3E"],[52,"impl-Debug-for-EnumSet%3CT%3E"],[60,"impl-FromIterator%3CT%3E-for-EnumSet%3CT%3E"],[61,"impl-FromIterator%3CEnumSet%3CT%3E%3E-for-EnumSet%3CT%3E"],[111,"impl-Sum-for-EnumSet%3CT%3E"],[112,"impl-Sum%3C%26EnumSet%3CT%3E%3E-for-EnumSet%3CT%3E"],[113,"impl-Sum%3C%26T%3E-for-EnumSet%3CT%3E"],[114,"impl-Sum%3CT%3E-for-EnumSet%3CT%3E"]]}],\
["esp32c2",{"doc":"Peripheral access API for ESP32-C2 microcontrollers …","t":"PFOPFOFOPFOPPPPPPPFOPFOPFOPPFOPPPPFOPPFOPPPPFOFOGFOPPFOSTTTTTTTTTTTTTTTTTTTTTTTTTTTFFOFOPFOFOPFOFOFOPPPFOFOPPPPPFOFOPFOPPPPPFOCCCCNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNCCCNCNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNCCCQCNNNNNNNNNNNNNNNNNNNNNNNNNNNNNCCCNNNNNNNNNNNNNNNNNNNNNNNNNNNCCCCCCCNNNNNNNNNNNNNNNNNNNNNNNNNNNNCCNCNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNCECIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIFIIIIIIIIINNCNCNCNCNCNCNCNCNCNCNCNCNCNCNCNCNNCNCNNCNCNCNCNCNCNCNCNCNCNCNCNCNCNCNCNCNCNNNNCNCNCNCNIIIIIIIIIIIIIIIIIIIIFIIIINNNNNNNNNNNNNNNNNNNNNNNNNNNNNNFIIIIIINNNNNNNNNNNNIFIIINNNNNNNNNNIFIIINNNNNNNNNNFIIIINNNNNNNNNNIFIIINNNNNNNNNNIFIIINNNNNNNNNNFIIIINNNNNNNNNNIFIIINNNNNNNNNNIFIIINNNNNNNNNNFIIIINNNNNNNNNNIFIIINNNNNNNNNNIFIIINNNNNNNNNNFIIIINNNNNNNNNNIFIIINNNNNNNNNNIFIIINNNNNNNNNNIIIIIIIIIIIIFIIIIIINNNNNNNNNNNNNNNNNNNNNNNNFIIIINNNNNNNNNNFIIIIIINNNNNNNNNNNNFIIIIIINNNNNNNNNNNNIIFIINNNNNNNNNNIIFIIIIIIIIIIIINNNNNNNNNNNNNNNNNNNNIIFINNNNNNNNNNIIIIFIINNNNNNNNNNNNIIFINNNNNNNNNIIFINNNNNNNNNIIFIINNNNNNNNNNIIIFIINNNNNNNNNNNIIIFIINNNNNNNNNNNIIIFIIINNNNNNNNNNNNIIFNNNNNNNNIFIIINNNNNNNNNNIFIIIINNNNNNNNNNNIIFNNNNNNNNIIIIIIIIIFINNNNNNNNNNNNNNNNIIIFIIIIINNNNNNNNNNNNNNIIIFINNNNNNNNNNIIIFINNNNNNNNNNIIIFINNNNNNNNNNIIFIINNNNNNNNNNIIIIIIIIIIIIIIIIIFIIIIIIIIICNCNCNCNCNNNCNCNCNCNCNCNNCNCNCNCNCNNCNCNCNCNCNCNCNCNCNCNNNNIIIIIIIIIIIIIIIIFIINNNNNNNNNNNNNNNNNNNNNNNNFIIIIIIIIIIIINNNNNNNNNNNNNNNNNNFIIIINNNNNNNNNNFIIIIIIIIINNNNNNNNNNNNNNNFIIIIIIIIIINNNNNNNNNNNNNNNNFIIIINNNNNNNNNNFIIIIIIIIIIIIIIIIIINNNNNNNNNNNNNNNNNNNNNNNNFIIIIIIIIIIIIIINNNNNNNNNNNNNNNNNNNNIIIIIIFIINNNNNNNNNNNNNNIIIIFIIIINNNNNNNNNNNNNNFIIIIIINNNNNNNNNNNNFIIIIIIIINNNNNNNNNNNNNNIIFIIIIINNNNNNNNNNNNNNIIIIFIIIIIIIIIINNNNNNNNNNNNNNNNNNNNIIFIIIIINNNNNNNNNNNNNIIFIIIIINNNNNNNNNNNNNFIIIIIIIIIIIINNNNNNNNNNNNNNNNNNIFINNNNNNNNIIFNNNNNNNNIFINNNNNNNNIIFNNNNNNNNIIIFINNNNNNNNNNIIIFINNNNNNNNNNIIIFIIIIINNNNNNNNNNNNNNIIIFIIIIINNNNNNNNNNNNNNIIIIIIIIIIIFINNNNNNNNNNNNNNNNNNIIIIIIIIIIIIIIFNNCNCNCNCNCNCNCNCNCNCNCNCNCNCNNNNNNIIFIINNNNNNNNNNIFIINNNNNNNNNFIIINNNNNNNNNNFIIIIIINNNNNNNNNNNNFIIINNNNNNNNNFIINNNNNNNNFIIIIIINNNNNNNNNNNNFIIIIIINNNNNNNNNNNNIFINNNNNNNNIFINNNNNNNNIFIIINNNNNNNNNNIFIIINNNNNNNNNNIFINNNNNNNNIFIIINNNNNNNNNNIFCNNNNNNNNFIIIIIIIIIINNNNNNNNNNNNNNNNIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIFCNNNCNNCNNCNCNNCNCNCNCNNCNNCNCNNCNCNCNCNNCNNCNNCNNCNCNNCNNCNCNCNCNCNNCNNCNNCNNCNCNCNNNNIIIIFIINNNNNNNNNNNNIFIIINNNNNNNNNNIIFIIIIIIIIIINNNNNNNNNNNNNNNNNNIIFIINNNNNNNNNNIFINNNNNNNNIFINNNNNNNNIFINNNNNNNNFIINNNNNNNNIIIIIIIIIIIFIINNNNNNNNNNNNNNNNNNNFIIIINNNNNNNNNNIIIFIINNNNNNNNNNNFIIIINNNNNNNNNNIIFIINNNNNNNNNNFIINNNNNNNNIIIFIIIIIINNNNNNNNNNNNNNNIIFIIIIIIIIIIIINNNNNNNNNNNNNNNNNNNNNIIIIFIIIIIIIIIIIIIIIIIIIIIIIINNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNIIIIFIIIIIIIIIIIIIIIIIIIIIIIINNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNIIFIIIIIIIIIIIINNNNNNNNNNNNNNNNNNNNIIIIIIFIINNNNNNNNNNNNNNIIIIFIIIIIIIIIINNNNNNNNNNNNNNNNNNNNIIFIINNNNNNNNNNIFINNNNNNNNIFINNNNNNNNIFINNNNNNNNFIINNNNNNNNFIINNNNNNNNIIIIIIIIIFIINNNNNNNNNNNNNNNNNFIIIINNNNNNNNNNFIIIINNNNNNNNNNIIIIFIINNNNNNNNNNNNIIFIINNNNNNNNNNIIIFIIIIINNNNNNNNNNNNNNIIIIIIIIIFNNNNCNNCNCNCNCNCNCNCNNCNNNNNFIINNNNNNNNIIIIFIIIIIIIIIINNNNNNNNNNNNNNNNNNNNIIFIINNNNNNNNNNIFINNNNNNNNNIIFIINNNNNNNNNNIFINNNNNNNNIFINNNNNNNNFIINNNNNNNNFIINNNNNNNNIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIFIIIINNCNCNCNCNCNNCNCNCNCNNCNCNCNCNCNCNCNCNCNCNCNCNCNCNCNCNCNCNCNCNCNCNCNCNCNCNCNCNCNCNCNCNCNCNCNCNNNNCNCNCNFIIIIIIIIIINNNNNNNNNNNNNNNNIIFIIIIIINNNNNNNNNNNNNNFIIIINNNNNNNNNNIIIIFIIIIIINNNNNNNNNNNNNNNNIFIIINNNNNNNNNNFIIINNNNNNNNNNFIIIIIINNNNNNNNNNNNFIIIIIINNNNNNNNNNNNFIIINNNNNNNNNFIIIINNNNNNNNNNFIIIINNNNNNNNNNFIIIINNNNNNNNNNFIIIINNNNNNNNNNFIIIINNNNNNNNNNFIIIINNNNNNNNNNFIIIINNNNNNNNNNFIIIINNNNNNNNNNFIIIINNNNNNNNNNFIIIINNNNNNNNNNFIIIINNNNNNNNNNIFINNNNNNNNIFINNNNNNNNIFINNNNNNNNIIFNNNNNNNNIIIIIFIINNNNNNNNNNNNNIIIFNNNNNNNNNIIIFNNNNNNNNNIIFNNNNNNNNIIFNNNNNNNNIIIFNNNNNNNNNIIFNNNNNNNNIIFNNNNNNNNIIFNNNNNNNNIIFNNNNNNNNIIFNNNNNNNNIIFNNNNNNNNIIFNNNNNNNNIIFNNNNNNNNIIFNNNNNNNNIIIIIIIIIIFIIIIIINNNNNNNNNNNNNNNNNNNNNNIIIIIIIIIIFIIIIIINNNNNNNNNNNNNNNNNNNNNNIIIIIIIFNNNNNNNNNNNNNIFIIIIIIIIINNNNNNNNNNNNNNNNIFINNNNNNNNIIIIIIIIIFNNNNNNNNNNNNNNNIIIIIIIIFNNNNNNNNNNNNNNIIIIIIFNNNNNNNNNNNNIIIIFNNNNNNNNNNIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIFNNCNCNCNCNCNCNCNCNCNCNCNCNCNCNCNCNCNCNCNCNCNCNCNCNCNCNNCNCNCNCNCNCNCNCNCNCNNCNNNNFIIINNNNNNNNNNFIIIIIIIIIINNNNNNNNNNNNNNNNFIIIIIIIINNNNNNNNNNNNNNFIIIIIINNNNNNNNNNNNFIIIIIINNNNNNNNNNNNNFIIIIIIIIIIIINNNNNNNNNNNNNNNNNNFIIIIIIIINNNNNNNNNNNNNNIIFINNNNNNNNNIFINNNNNNNNIFIIINNNNNNNNNNIIIIIIFIINNNNNNNNNNNNNNFIIIIIINNNNNNNNNNNNIIFIINNNNNNNNNNFIINNNNNNNNFIIIIIINNNNNNNNNNNNIIFIINNNNNNNNNNIIFIINNNNNNNNNNFIIIIIIINNNNNNNNNNNNNNFIIIIIIIIIIIIIINNNNNNNNNNNNNNNNNNNNFIIIIIIINNNNNNNNNNNNNIFIINNNNNNNNNFIINNNNNNNNIFIINNNNNNNNNFIINNNNNNNNIFIIINNNNNNNNNNIFIIINNNNNNNNNNIFIIINNNNNNNNNNIFIIINNNNNNNNNNIFIIINNNNNNNNNNFIIIINNNNNNNNNNFIIIIIINNNNNNNNNNNNIIIFIIIINNNNNNNNNNNNNIFIIINNNNNNNNNNIIFIIINNNNNNNNNNNIFIIINNNNNNNNNNIIIIIIFIINNNNNNNNNNNNNNIIIFINNNNNNNNNNIIIIIIIIIKIITITKKFKKRRITTTTTTTTTKTNNNNNNNNNNNNNNNNNNNNNNNNNMNNNNNNNNNNMNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNIIIIIIIIIIIIIIIIFIIIIIINNCNCNCNCNCNCNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNCNNCNNCNNCNCNCNCNCNCNNCNCNCNCNCNCNCNNNNFIIIINNNNNNNNNNIIFIINNNNNNNNNNFIINNNNNNNNIIFIINNNNNNNNNNFIINNNNNNNNNFIINNNNNNNNNFIIIIIIIINNNNNNNNNNNNNNFIIIIIIIIIINNNNNNNNNNNNNNNNIFINNNNNNNNIIFIINNNNNNNNNNFIINNNNNNNNNFIINNNNNNNNNFIINNNNNNNNFIINNNNNNNNIIIIIIIIFIIIIIIIINNNNNNNNNNNNNNNNNNNNNNIIFIINNNNNNNNNNIFIIINNNNNNNNNNIIIFINNNNNNNNNNIIFNNNNNNNNFIINNNNNNNNNFIINNNNNNNNNIIFNNNNNNNNIIIIIIIIIIIIIFIIIIIIIIIIIIIINNCNCNNCNCNCNCNCNCNNCNCNCNCNNCNCNCNCNCNCNCNCNCNCNCNCNCNCNNNCNNFIIIIIIIIIIIINNNNNNNNNNNNNNNNNNFIIIIIINNNNNNNNNNNNIIIIIFIIIIIIIIIIIIIIIIIIIINNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNFIIIINNNNNNNNNNIFIIINNNNNNNNNNFIIIIIIIIIIIIIINNNNNNNNNNNNNNNNNNNNFIIIIINNNNNNNNNNNFIIIIIIIIIINNNNNNNNNNNNNNNNIIIIFIIIIIIIIIIIIINNNNNNNNNNNNNNNNNNNNNNNNIIIIIIIIFIIIIIIIIIIIIIIIIIIIIIIIIIINNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNIIIIFIIIIIIIIIIIIINNNNNNNNNNNNNNNNNNNNNNNIIIIFIIIIIIIIIIIIINNNNNNNNNNNNNNNNNNNNNNNIIFNNNNNNNNIIFIIIINNNNNNNNNNNNIIFIINNNNNNNNNNIFIIINNNNNNNNNNIFIIINNNNNNNNNNIIIIIIIFIIINNNNNNNNNNNNNNNNIFIIINNNNNNNNNNIFIIINNNNNNNNNNIFIIINNNNNNNNNNIFIIINNNNNNNNNNIFIIINNNNNNNNNNIFIIINNNNNNNNNNIIIIIIIFINNNNNNNNNNNNNNIIIIIFINNNNNNNNNNNNIIFNNNNNNNNIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIFIIIIIIIIIIIIIICNCNCNCNCNNNCNCNCNCNCNCNCNCNCNCNCNCNCNCNCNCNCNCNCNCNCNCNCNCNCNCNCNCNCNCNCNCNCNCNCNCNCNCNCNCNCNCNCNCNCNCNCNCNCNCNCNCNNCNCNCNCNCNCNCNNCNCNCNCNCNCNCNCNCNCNCNCNCNCNCNNNNCNCNCNCNCNIFIIINNNNNNNNNNIFIIINNNNNNNNNNIFIIINNNNNNNNNNIFIIINNNNNNNNNNIFIIINNNNNNNNNNIFIIINNNNNNNNNNIFIIINNNNNNNNNNIFIIINNNNNNNNNNIFIIINNNNNNNNNNIFIIINNNNNNNNNNFIIIINNNNNNNNNNIFIIINNNNNNNNNNIFIIINNNNNNNNNNIFIIINNNNNNNNNNIFINNNNNNNNIFIIINNNNNNNNNNFIIIINNNNNNNNNNFIIIINNNNNNNNNNFIIIINNNNNNNNNNFIIIINNNNNNNNNNFIIIINNNNNNNNNNFIIIINNNNNNNNNNFIIIINNNNNNNNNNFIIIINNNNNNNNNNFIIIINNNNNNNNNNFIIIINNNNNNNNNNFIIIINNNNNNNNNNFIIIINNNNNNNNNNFIIIINNNNNNNNNNFIIIINNNNNNNNNNFIIIINNNNNNNNNNFIIIINNNNNNNNNNFIIIINNNNNNNNNNFIIIINNNNNNNNNNFIIIINNNNNNNNNNFIIIINNNNNNNNNNFIIIINNNNNNNNNNFIIIINNNNNNNNNNFIIIINNNNNNNNNNFIIIINNNNNNNNNNFIIIINNNNNNNNNNFIIIINNNNNNNNNNFIIIINNNNNNNNNNFIIIINNNNNNNNNNFIIIINNNNNNNNNNFIIIINNNNNNNNNNFIIIINNNNNNNNNNFIIIINNNNNNNNNNIFIIINNNNNNNNNNIFIIINNNNNNNNNNIFIIINNNNNNNNNNIFIIINNNNNNNNNNIFIIINNNNNNNNNNIFIIINNNNNNNNNNIFIIINNNNNNNNNNIFIIINNNNNNNNNNIFIIINNNNNNNNNNIFIIINNNNNNNNNNIFIIINNNNNNNNNNIFIIINNNNNNNNNNIFIIINNNNNNNNNNIFIIINNNNNNNNNNIFIIINNNNNNNNNNIFIIINNNNNNNNNNIFINNNNNNNNIFINNNNNNNNIFIIINNNNNNNNNNIFIIINNNNNNNNNNFIIIINNNNNNNNNNIIFIINNNNNNNNNNIIFIINNNNNNNNNNIIFIINNNNNNNNNNIIFIINNNNNNNNNNIIFIINNNNNNNNNNIIFIINNNNNNNNNNIIFIINNNNNNNNNNIIFIINNNNNNNNNNIIFIINNNNNNNNNNIIFIINNNNNNNNNNIIFIINNNNNNNNNNIIFIINNNNNNNNNNIIIFINNNNNNNNNNIIIFINNNNNNNNNNIIIFINNNNNNNNNNIIIFNNCNNCNNNCNNNNFIIIINNNNNNNNNNIIIIIIIIIIFIIIIIIIIIIIIIINNNNNNNNNNNNNNNNNNNNNNNNNNNNNNIIIIIIFIINNNNNNNNNNNNNNIIIIIIIIIIIFIINNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNCNNCNNCNNCNNCNNCNCNNCNCNCNCNNNNNNNNNNCNNCNNNNNFIIIIIIIIIIIIIINNNNNNNNNNNNNNNNNNNNFIIIIIIIIIIIINNNNNNNNNNNNNNNNNNFIIIINNNNNNNNNNFIINNNNNNNNFIIIINNNNNNNNNNIIIIFIINNNNNNNNNNNNFIIIINNNNNNNNNNIIIIIIFIIIIIIIIIIINNNNNNNNNNNNNNNNNNNNNNNNIIIIIIIIIIIIFIIIIIIIIIIIIIIIIIIIIIINNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNIIIIIIIIIIIIFIIIIIIIIIIIIIIIIIIIIIINNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNIIIIIIFIIIIIIIIIIINNNNNNNNNNNNNNNNNNNNNNNIIIIIIIIIIIIFINNNNNNNNNNNNNNNNNNNIIFNNNNNNNNIIIIIIFCNNNCNCNCNCNNNCNNNNIIIIFIINNNNNNNNNNNNFIIIINNNNNNNNNNIIIIIIIIIIFIINNNNNNNNNNNNNNNNNNIFIIINNNNNNNNNNIIFIIIINNNNNNNNNNNNIIIIIIIIIIFIINNNNNNNNNNNNNNNNNNIFNNCNNNNNNFINNNNNNNIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIFIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIICNCNNNCNCNCNCNCNCNCNCNCNCNCNCNCNCNCNCNCNNCNCNCNCNCNCNNCNCNCNCNCNCNCNCNCNCNCNCNCNCNCNCNCNCNCNCNCNCNCNCNCNCNCNCNCNCNCNCNCNCNNNNCNCNCNCNCNCNCNCNCNCNFIIIIIIIIIIIIIIIIIIIIIINNNNNNNNNNNNNNNNNNNNNNNNNNNNIIIIIIIIFIIIIIIIIIIIIIIIIIIIINNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNIIIIIIIIIIIIIIIIIIFIIIINNNNNNNNNNNNNNNNNNNNNNNNNNNNIIIIIIIIIIIIIIIIFIIIIIIIIIIIIIIIIIIIIIIIINNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNIFIIINNNNNNNNNNFIIIIIIIIIIIIIIIIIIIIIIIIIINNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNFIIIINNNNNNNNNNFIIIIIIIIIIIIIIIINNNNNNNNNNNNNNNNNNNNNNFIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIINNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNFIIIIIIIIIIIINNNNNNNNNNNNNNNNNNFIIIIIINNNNNNNNNNNNIIIIFIINNNNNNNNNNNNFIIIINNNNNNNNNNIIIIIIIIIIIIIIIIIIFIIIIIINNNNNNNNNNNNNNNNNNNNNNNNNNNNNNIFIIINNNNNNNNNNIIIIIIFIIIIIIIIIIIINNNNNNNNNNNNNNNNNNNNNNNNFIIIINNNNNNNNNNFIIIIIINNNNNNNNNNNNIFIIINNNNNNNNNNIIIIFIIIIIIIIIIIINNNNNNNNNNNNNNNNNNNNNNIIIIFIIIIIIIIIIIINNNNNNNNNNNNNNNNNNNNNNIIIIFIIIIIIIIIIIINNNNNNNNNNNNNNNNNNNNNNIIIIFIIIIIIIIIIIINNNNNNNNNNNNNNNNNNNNNNIIIIFIIIIIIIIIIIINNNNNNNNNNNNNNNNNNNNNNIIIIFIIIIIIIIIIIINNNNNNNNNNNNNNNNNNNNNNIIIIIIIIIIIIFIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIINNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNIIFIINNNNNNNNNNIIIIIIIIIIIIIIIIIIIIFIIIIIIIIIIIIIIIINNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNIIIIIIIIIIIIFIINNNNNNNNNNNNNNNNNNNNIIFIINNNNNNNNNNIIIIIIIFIIINNNNNNNNNNNNNNNNIIIIIIIFIIINNNNNNNNNNNNNNNNIIIIIFIIINNNNNNNNNNNNNNIIIFINNNNNNNNNNIIIIIIIFINNNNNNNNNNNNNNIFIIINNNNNNNNNNIIIFIIINNNNNNNNNNNNIFIIINNNNNNNNNNIIIIIIIIIIIIIFIIINNNNNNNNNNNNNNNNNNNNNNIIIFINNNNNNNNNNIIIFINNNNNNNNNNIIIFINNNNNNNNNNIIIFINNNNNNNNNNIIIFINNNNNNNNNNIIIFINNNNNNNNNNIIIFINNNNNNNNNNIIIFINNNNNNNNNNIFIIINNNNNNNNNNIIIIIFIIIIIIIIIIIIINNNNNNNNNNNNNNNNNNNNNNNNIIIFINNNNNNNNNNIIIFINNNNNNNNNNIIIFINNNNNNNNNNIIIFINNNNNNNNNNIIIFINNNNNNNNNNIIIIIIIIFIINNNNNNNNNNNNNNNNIIIIIIIIIFIIINNNNNNNNNNNNNNNNNNIIIFINNNNNNNNNNIIIIIFINNNNNNNNNNNNIIIFINNNNNNNNNNIFIIINNNNNNNNNNIIIFINNNNNNNNNNIIIIFNNNNNNNNNNIIFIIIIIIIIIIIIIIIIIIIIIIIINNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNIIFIINNNNNNNNNNIIFIINNNNNNNNNNIIFIINNNNNNNNNNIIFIINNNNNNNNNNIIFIINNNNNNNNNNIIFIINNNNNNNNNNIIIIIIIIIIIIIIIIFIICNCNNNCNCNCNCNCNNCNCNCNNCNCNCNCNCNCNCNNNNCNFIIIINNNNNNNNNNFIIIINNNNNNNNNNFIIIINNNNNNNNNNFIIIIIINNNNNNNNNNNNFIIIINNNNNNNNNNFIIIIIIIIIINNNNNNNNNNNNNNNNIIFIINNNNNNNNNNFIIIINNNNNNNNNNFIIIIIINNNNNNNNNNNNIIFIIIINNNNNNNNNNNNFIIIINNNNNNNNNNFIIIIIINNNNNNNNNNNNFIIINNNNNNNNNFIINNNNNNNNIIFIINNNNNNNNNNIIFIINNNNNNNNNNIIFIINNNNNNNNNNIIIFINNNNNNNNNNIIIIIIIIIIIFIIINNCNCNCNCNCNCNCNNCNNNCNCNNCNCNCNCNNNNFIINNNNNNNNIFINNNNNNNNNFIINNNNNNNNNIFIIINNNNNNNNNNIFIIINNNNNNNNNNFIINNNNNNNNNFIINNNNNNNNNFIINNNNNNNNIIFIINNNNNNNNNNFIINNNNNNNNIFIIINNNNNNNNNNFIINNNNNNNNNIIFIINNNNNNNNNNIIFIINNNNNNNNNNIIIIIIIIIIIIIIFIIIINNCNCNCNCNCNCNCNCNCNCNCNNCNNCNCNCNNNNCNCNCNFIIIIIIIIIIIIIIIIIIIINNNNNNNNNNNNNNNNNNNNNNNNNNIIIIIIIIFIINNNNNNNNNNNNNNNNIIFIINNNNNNNNNNFIIIINNNNNNNNNNFIIIIIIIIIIIIIIIIIIIIIIIINNNNNNNNNNNNNNNNNNNNNNNNNNNNNNIIFIIINNNNNNNNNNNIIIIIIFIIINNNNNNNNNNNNNNNIFIIINNNNNNNNNNIIIIFINNNNNNNNNNNIIIIFINNNNNNNNNNNIIIIFINNNNNNNNNNNIIIIFIINNNNNNNNNNNNIIIIIIIIFIIIIIINNNNNNNNNNNNNNNNNNNNIFIIINNNNNNNNNNIIIFINNNNNNNNNNIIIIIIIFIIIIINNNNNNNNNNNNNNNNNNIFIIIIINNNNNNNNNNNNIFIIIIINNNNNNNNNNNNIIIIIIIIIIIIIIIIIIIIFIIIIIIIIIIIIIIIIIIIIIICNNNCNCNCNCNCNCNCNCNCNCNCNNCNCNCNCNNCNCNCNCNCNCNNNCNNCNCNCNCNCNCNCNCNCNCNCNCNCNCNCNCNCNCNCNFIIIINNNNNNNNNNFIIIIIIIIIIIIIIIINNNNNNNNNNNNNNNNNNNNNNIIIIIIIIFIINNNNNNNNNNNNNNNNIIFIINNNNNNNNNNFIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIINNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNFIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIINNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNIIIIFIINNNNNNNNNNNNFIINNNNNNNNNIFIIINNNNNNNNNNIIIIFIIIINNNNNNNNNNNNNNIIIIIIIIIIFIIIIIIIIIIIIIINNNNNNNNNNNNNNNNNNNNNNNNNNNNNNFIIIIIIIINNNNNNNNNNNNNNIFIIIIIINNNNNNNNNNNNNNIIFIIIIIIIIIIIINNNNNNNNNNNNNNNNNNNNIIFIIIIIIIIIIIINNNNNNNNNNNNNNNNNNNNIFIIIIIINNNNNNNNNNNNNIIIIIIIIFIINNNNNNNNNNNNNNNNFIIIINNNNNNNNNNFIIIINNNNNNNNNNIFIIIIINNNNNNNNNNNNIIIIIIIIIIIIIIIFIIINNNNNNNNNNNNNNNNNNNNNNNNIIIFNNNNNNNNNIIFNNNNNNNNIIIIIIIIIIIFIIIIIIIIIIIIIIIIINNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNIFIIIIINNNNNNNNNNNNIFIIIIINNNNNNNNNNNNIIIIFNNNNNNNNNNIIIIFNNNNNNNNNNIIIIFNNNNNNNNNNIIIIFNNNNNNNNNNIIIIFNNNNNNNNNNIIIIFNNNNNNNNNNIIIIFNNNNNNNNNNIIIIFNNNNNNNNNNIIIIFNNNNNNNNNNIIIIFNNNNNNNNNNIIIIFNNNNNNNNNNIIIIFNNNNNNNNNNIIIIFNNNNNNNNNNIIIIFNNNNNNNNNNIIIIFNNNNNNNNNNIIIIFNNNNNNNNNNIIIIIIIIIIIIIIIIIFIIIIIIIIIIIIIIIIIIIIICNNNCNCNCNCNCNCNCNCNCNCNCNCNCNCNNNCNCNCNCNNNNCNCNCNCNCNCNCNCNCNCNCNCNCNCNCNCNCNCNCNFIIIINNNNNNNNNNIIFIIIIIINNNNNNNNNNNNNNIIIIIIIIIIFIINNNNNNNNNNNNNNNNNNFIIIIIIIINNNNNNNNNNNNNNFIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIINNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNIFIIINNNNNNNNNNIIIIIIIIFIINNNNNNNNNNNNNNNNIIIIIIIIFINNNNNNNNNNNNNNNIIFIIIIIIIIIIIIIIIIINNNNNNNNNNNNNNNNNNNNNNNNNIIIFIIIIIIIIIIIIIIIIIIINNNNNNNNNNNNNNNNNNNNNNNNNNNNNIIIIIIFIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIINNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNIIIIIIFIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIINNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNIIIFIIIIIIIIIIIIIIIIIIINNNNNNNNNNNNNNNNNNNNNNNNNNNNNIIIFIIIIIIIIIIIIIIIIIIINNNNNNNNNNNNNNNNNNNNNNNNNNNNIIIIIIIIFIINNNNNNNNNNNNNNNNIIIIIIIIIIIIIIIIIIIIIIIIIFIIIIIINNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNIIFIINNNNNNNNNNIIIIIIIIIIIFIIIIIIIIIIIINNNNNNNNNNNNNNNNNNNNNNNNNNNNNIFIIIIIIINNNNNNNNNNNNNNIIIIIIIIIIIIIIIIIIIIIIIFIIIIIIIIIIIIIIIIIIINNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNIIIIIIIFIIIIINNNNNNNNNNNNNNNNNNIIIFIIIIINNNNNNNNNNNNNNIIIIFNNNNNNNNNNIIIIFNNNNNNNNNNIIIIFNNNNNNNNNNIIIIFNNNNNNNNNNIIIIFNNNNNNNNNNIIIIFNNNNNNNNNNIIIIFNNNNNNNNNNIIIIFNNNNNNNNNNIIIIFNNNNNNNNNNIIIIFNNNNNNNNNNIIIIFNNNNNNNNNNIIIIFNNNNNNNNNNIIIIFNNNNNNNNNNIIIIFNNNNNNNNNNIIIIFNNNNNNNNNNIIIIFNNNNNNNNNNIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIFINNCNCNCNCNCNCNCNCNCNCNCNCNCNCNCNCNCNCNCNCNCNCNCNCNCNCNCNCNNNCNCNCNCNCNCNCNCNCNCNCNCNNNNIIIIFIIIIIIIIIIIINNNNNNNNNNNNNNNNNNNNNNFIIIINNNNNNNNNNFIIIIIIIIIINNNNNNNNNNNNNNNNIIFIINNNNNNNNNNFIINNNNNNNNFIINNNNNNNNFIINNNNNNNNFIINNNNNNNNFIINNNNNNNNFIINNNNNNNNFIINNNNNNNNFIINNNNNNNNFIINNNNNNNNFIINNNNNNNNFIINNNNNNNNFIINNNNNNNNIIIFIIIINNNNNNNNNNNNNIIIFIIIINNNNNNNNNNNNNIIIIIFIINNNNNNNNNNNNNIFIIINNNNNNNNNNIFIIINNNNNNNNNNIFIIINNNNNNNNNNIFIIINNNNNNNNNNIIFIIIIIIIINNNNNNNNNNNNNNNNIIIIFIINNNNNNNNNNNNFIIIIIINNNNNNNNNNNNIIFIIIINNNNNNNNNNNNIIIIIIIIFIINNNNNNNNNNNNNNNNIIFIINNNNNNNNNNIIIFIIIIIIINNNNNNNNNNNNNNNNIIIIIIIIFIIIIIIIIIIIIIIIINNNNNNNNNNNNNNNNNNNNNNNNNNNNNNIIIIIIFIIIINNNNNNNNNNNNNNNNIIIIIIIIFIIIIIIIIIIIIIIIINNNNNNNNNNNNNNNNNNNNNNNNNNNNNNIIIIIIFIIIINNNNNNNNNNNNNNNNIFIIIINNNNNNNNNNNIFIIINNNNNNNNNNIIIIIIIFINNNNNNNNNNNNNNIFIIIIIIIINNNNNNNNNNNNNNNIFINNNNNNNNIIIIIIIFINNNNNNNNNNNNNNIIIIIIIIIFIIIIIIIIIIIIIIIIIIIIINNCNCNCNCNCNNCNCNCNCNNCNCNCNCNCNCNCNCNCNNNNCNCNCNCNCNCNCNCNCNCNCNCNFIINNNNNNNNNFIINNNNNNNNNFIINNNNNNNNNIIFIIIIIIIIIIIIIIIIIIIIIINNNNNNNNNNNNNNNNNNNNNNNNNNNNNNIFIIINNNNNNNNNNFIIIINNNNNNNNNNNFIIIIIIIINNNNNNNNNNNNNNFIIIIIIIINNNNNNNNNNNNNNFIIIINNNNNNNNNNIFIIIIIIINNNNNNNNNNNNNNIFIIINNNNNNNNNNIFIIINNNNNNNNNNIFIIIIIIINNNNNNNNNNNNNNIFIIINNNNNNNNNNIFIIINNNNNNNNNNIFIIIIIIINNNNNNNNNNNNNNIFIIINNNNNNNNNNIFIIINNNNNNNNNNIFINNNNNNNNNIIIFINNNNNNNNNNIIIFINNNNNNNNNNIIIFINNNNNNNNNNIIFNNNNNNNNIIFNNNNNNNNIFINNNNNNNNNIIIFINNNNNNNNNNIIIFINNNNNNNNNNIIIFINNNNNNNNNNIIFNNNNNNNNIIFNNNNNNNNIIIIIIIIIFIIIIIIIIIIIIIIIIINNNCNCNCNCNNCNCNCNCNCNCNCNCNCNCNCNCNCNCNNNNCNCNCNCNCNCNCNCNFIIINNNNNNNNNNFIIIIIINNNNNNNNNNNNFIIINNNNNNNNNFIIINNNNNNNNNFIIIINNNNNNNNNNIIIFIIIIINNNNNNNNNNNNNNIFIIIIIIIIIINNNNNNNNNNNNNNNNNIFIINNNNNNNNNIFIIIIIINNNNNNNNNNNNNIIIFINNNNNNNNNNIIIFINNNNNNNNNNIIIIIIIIIIIIFIIINNNNNNNNNNNNNNNNNNNNNIFINNNNNNNNIIFNNNNNNNNIFINNNNNNNNNIIIFINNNNNNNNNNIIIFINNNNNNNNNNIFIIINNNNNNNNNNIIFIIIIIIIIIIIIIIIIIIIIIIINNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNIIFIIINNNNNNNNNNNIIFIINNNNNNNNNNIIFIINNNNNNNNNNIIFIINNNNNNNNNNIIFIINNNNNNNNNNIFINNNNNNNNNIIFIINNNNNNNNNNIIIIIIIIIIIIIIIIIIIIIIIIIIIIFIIIIICNCNCNCNNNCNCNCNCNCNCNCNNCNCNCNCNCNCNCNCNNCNCNCNCNCNCNCNCNCNCNCNCNCNNNCNNIFIIIIINNNNNNNNNNNNFIIIINNNNNNNNNNFIIIINNNNNNNNNNFIIIINNNNNNNNNNFIIIIIIIIIIIIIIIIIIIIIINNNNNNNNNNNNNNNNNNNNNNNNNNNNIFIIIIINNNNNNNNNNNNIIIIIIFIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIINNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNFIIIIIIIIIIIIIINNNNNNNNNNNNNNNNNNNNIFIIINNNNNNNNNNFIIIINNNNNNNNNNFIIIIIIIIIIIIIINNNNNNNNNNNNNNNNNNNNFIIINNNNNNNNNFIINNNNNNNNIIIFIIIIINNNNNNNNNNNNNNFIIIIIINNNNNNNNNNNNIIIIIIFIIIIIIIIIIIIIIINNNNNNNNNNNNNNNNNNNNNNNNNNNNIIIIIIIIIIIIFIIIIIIIIIIIIIIIIIIIIIIIIIIIIIINNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNIIIIIIIIIIIIFIIIIIIIIIIIIIIIIIIIIIIIIIIIIIINNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNIIIIIIFIIIIIIIIIIIIIIINNNNNNNNNNNNNNNNNNNNNNNNNNNFIINNNNNNNNFIIIIIIIIIIIIIINNNNNNNNNNNNNNNNNNNNIFIINNNNNNNNNIFIINNNNNNNNNIFINNNNNNNNIFINNNNNNNNIIIIIIIIIFIIIIIIINNNNNNNNNNNNNNNNNNNNNNIIIIIFINNNNNNNNNNNNIFINNNNNNNNIIIFINNNNNNNNNNIIIIIIIFIINNNNNNNNNNNNNNNIFIIIIINNNNNNNNNNNNIFIIIIINNNNNNNNNNNNIFIIINNNNNNNNNNIIIIIIIFIINNCNCNCNNNCNCNCNNCNCNCNNNNIFIIINNNNNNNNNNIFIIINNNNNNNNNNFIINNNNNNNNNIFIIINNNNNNNNNNIFIIINNNNNNNNNNFIINNNNNNNNFIINNNNNNNNNIIFNNNNNNNNFIINNNNNNNNN","n":["APB_ADC","APB_CTRL","APB_CTRL","APB_CTRL","APB_SARADC","APB_SARADC","ASSIST_DEBUG","ASSIST_DEBUG","ASSIST_DEBUG","BB","BB","BLE_SEC","BLE_TIMER","BT_BB","BT_BB_NMI","BT_MAC","CACHE_IA","COEX","DMA","DMA","DMA_CH0","ECC","ECC","ECC","EFUSE","EFUSE","EFUSE","ETS_CORE0_PIF_PMS_SIZE","EXTMEM","EXTMEM","FROM_CPU_INTR0","FROM_CPU_INTR1","FROM_CPU_INTR2","FROM_CPU_INTR3","GPIO","GPIO","GPIO","GPIO_NMI","I2C0","I2C0","I2C_EXT0","I2C_MST","ICACHE_PRELOAD0","ICACHE_SYNC0","INTERRUPT_CORE0","INTERRUPT_CORE0","IO_MUX","IO_MUX","Interrupt","LEDC","LEDC","LEDC","LP_TIMER","MODEM_CLKRST","MODEM_CLKRST","NVIC_PRIO_BITS","PTR","PTR","PTR","PTR","PTR","PTR","PTR","PTR","PTR","PTR","PTR","PTR","PTR","PTR","PTR","PTR","PTR","PTR","PTR","PTR","PTR","PTR","PTR","PTR","PTR","PTR","PTR","Peripherals","RNG","RNG","RTC_CNTL","RTC_CNTL","RTC_CORE","SENSITIVE","SENSITIVE","SHA","SHA","SHA","SPI0","SPI0","SPI1","SPI1","SPI2","SPI2","SPI_INTR_1","SPI_INTR_2","SPI_MEM_REJECT_CACHE","SYSTEM","SYSTEM","SYSTIMER","SYSTIMER","SYSTIMER_TARGET0","SYSTIMER_TARGET1","SYSTIMER_TARGET2","TG0_T0_LEVEL","TG0_WDT_LEVEL","TIMG0","TIMG0","UART0","UART0","UART0","UART1","UART1","UART1","WIFI_BB","WIFI_MAC","WIFI_MAC_NMI","WIFI_PWR","XTS_AES","XTS_AES","apb_ctrl","apb_saradc","assist_debug","bb","borrow","borrow","borrow","borrow","borrow","borrow","borrow","borrow","borrow","borrow","borrow","borrow","borrow","borrow","borrow","borrow","borrow","borrow","borrow","borrow","borrow","borrow","borrow","borrow","borrow","borrow","borrow","borrow","borrow","borrow_mut","borrow_mut","borrow_mut","borrow_mut","borrow_mut","borrow_mut","borrow_mut","borrow_mut","borrow_mut","borrow_mut","borrow_mut","borrow_mut","borrow_mut","borrow_mut","borrow_mut","borrow_mut","borrow_mut","borrow_mut","borrow_mut","borrow_mut","borrow_mut","borrow_mut","borrow_mut","borrow_mut","borrow_mut","borrow_mut","borrow_mut","borrow_mut","borrow_mut","clone","deref","deref","deref","deref","deref","deref","deref","deref","deref","deref","deref","deref","deref","deref","deref","deref","deref","deref","deref","deref","deref","deref","deref","deref","deref","deref","deref","dma","ecc","efuse","eq","extmem","fmt","fmt","fmt","fmt","fmt","fmt","fmt","fmt","fmt","fmt","fmt","fmt","fmt","fmt","fmt","fmt","fmt","fmt","fmt","fmt","fmt","fmt","fmt","fmt","fmt","fmt","fmt","fmt","from","from","from","from","from","from","from","from","from","from","from","from","from","from","from","from","from","from","from","from","from","from","from","from","from","from","from","from","from","generic","gpio","i2c0","interrupt","interrupt_core0","into","into","into","into","into","into","into","into","into","into","into","into","into","into","into","into","into","into","into","into","into","into","into","into","into","into","into","into","into","io_mux","ledc","modem_clkrst","ptr","ptr","ptr","ptr","ptr","ptr","ptr","ptr","ptr","ptr","ptr","ptr","ptr","ptr","ptr","ptr","ptr","ptr","ptr","ptr","ptr","ptr","ptr","ptr","ptr","ptr","ptr","rng","rtc_cntl","sensitive","sha","spi0","spi1","spi2","steal","steal","steal","steal","steal","steal","steal","steal","steal","steal","steal","steal","steal","steal","steal","steal","steal","steal","steal","steal","steal","steal","steal","steal","steal","steal","steal","steal","system","systimer","take","timg0","try_from","try_from","try_from","try_from","try_from","try_from","try_from","try_from","try_from","try_from","try_from","try_from","try_from","try_from","try_from","try_from","try_from","try_from","try_from","try_from","try_from","try_from","try_from","try_from","try_from","try_from","try_from","try_from","try_from","try_from","try_into","try_into","try_into","try_into","try_into","try_into","try_into","try_into","try_into","try_into","try_into","try_into","try_into","try_into","try_into","try_into","try_into","try_into","try_into","try_into","try_into","try_into","try_into","try_into","try_into","try_into","try_into","try_into","try_into","type_id","type_id","type_id","type_id","type_id","type_id","type_id","type_id","type_id","type_id","type_id","type_id","type_id","type_id","type_id","type_id","type_id","type_id","type_id","type_id","type_id","type_id","type_id","type_id","type_id","type_id","type_id","type_id","type_id","uart0","uart1","xts_aes","CLKGATE_FORCE_ON","CLK_OUT_EN","DATE","EXT_MEM_PMS_LOCK","FLASH_ACE0_ADDR","FLASH_ACE0_ATTR","FLASH_ACE0_SIZE","FLASH_ACE1_ADDR","FLASH_ACE1_ATTR","FLASH_ACE1_SIZE","FLASH_ACE2_ADDR","FLASH_ACE2_ATTR","FLASH_ACE2_SIZE","FLASH_ACE3_ADDR","FLASH_ACE3_ATTR","FLASH_ACE3_SIZE","FRONT_END_MEM_PD","HOST_INF_SEL","MEM_POWER_DOWN","MEM_POWER_UP","PERI_BACKUP_APB_ADDR","PERI_BACKUP_CONFIG","PERI_BACKUP_INT_CLR","PERI_BACKUP_INT_ENA","PERI_BACKUP_INT_RAW","PERI_BACKUP_INT_ST","PERI_BACKUP_MEM_ADDR","REDCY_SIG0","REDCY_SIG1","RETENTION_CTRL","RND_DATA","RegisterBlock","SDIO_CTRL","SPI_MEM_PMS_CTRL","SPI_MEM_REJECT_ADDR","SYSCLK_CONF","TICK_CONF","WIFI_BB_CFG","WIFI_BB_CFG_2","WIFI_CLK_EN","WIFI_RST_EN","borrow","borrow_mut","clk_out_en","clk_out_en","clkgate_force_on","clkgate_force_on","date","date","ext_mem_pms_lock","ext_mem_pms_lock","flash_ace0_addr","flash_ace0_addr","flash_ace0_attr","flash_ace0_attr","flash_ace0_size","flash_ace0_size","flash_ace1_addr","flash_ace1_addr","flash_ace1_attr","flash_ace1_attr","flash_ace1_size","flash_ace1_size","flash_ace2_addr","flash_ace2_addr","flash_ace2_attr","flash_ace2_attr","flash_ace2_size","flash_ace2_size","flash_ace3_addr","flash_ace3_addr","flash_ace3_attr","flash_ace3_attr","flash_ace3_size","flash_ace3_size","from","front_end_mem_pd","front_end_mem_pd","host_inf_sel","host_inf_sel","into","mem_power_down","mem_power_down","mem_power_up","mem_power_up","peri_backup_apb_addr","peri_backup_apb_addr","peri_backup_config","peri_backup_config","peri_backup_int_clr","peri_backup_int_clr","peri_backup_int_ena","peri_backup_int_ena","peri_backup_int_raw","peri_backup_int_raw","peri_backup_int_st","peri_backup_int_st","peri_backup_mem_addr","peri_backup_mem_addr","redcy_sig0","redcy_sig0","redcy_sig1","redcy_sig1","retention_ctrl","retention_ctrl","rnd_data","rnd_data","sdio_ctrl","sdio_ctrl","spi_mem_pms_ctrl","spi_mem_pms_ctrl","spi_mem_reject_addr","spi_mem_reject_addr","sysclk_conf","sysclk_conf","tick_conf","tick_conf","try_from","try_into","type_id","wifi_bb_cfg","wifi_bb_cfg","wifi_bb_cfg_2","wifi_bb_cfg_2","wifi_clk_en","wifi_clk_en","wifi_rst_en","wifi_rst_en","CLK160_OEN_R","CLK160_OEN_W","CLK20_OEN_R","CLK20_OEN_W","CLK22_OEN_R","CLK22_OEN_W","CLK40X_BB_OEN_R","CLK40X_BB_OEN_W","CLK44_OEN_R","CLK44_OEN_W","CLK80_OEN_R","CLK80_OEN_W","CLK_320M_OEN_R","CLK_320M_OEN_W","CLK_ADC_INF_OEN_R","CLK_ADC_INF_OEN_W","CLK_BB_OEN_R","CLK_BB_OEN_W","CLK_DAC_CPU_OEN_R","CLK_DAC_CPU_OEN_W","CLK_OUT_EN_SPEC","CLK_XTAL_OEN_R","CLK_XTAL_OEN_W","R","W","bits","borrow","borrow_mut","clk160_oen","clk160_oen","clk20_oen","clk20_oen","clk22_oen","clk22_oen","clk40x_bb_oen","clk40x_bb_oen","clk44_oen","clk44_oen","clk80_oen","clk80_oen","clk_320m_oen","clk_320m_oen","clk_adc_inf_oen","clk_adc_inf_oen","clk_bb_oen","clk_bb_oen","clk_dac_cpu_oen","clk_dac_cpu_oen","clk_xtal_oen","clk_xtal_oen","from","into","try_from","try_into","type_id","CLKGATE_FORCE_ON_SPEC","R","ROM_CLKGATE_FORCE_ON_R","ROM_CLKGATE_FORCE_ON_W","SRAM_CLKGATE_FORCE_ON_R","SRAM_CLKGATE_FORCE_ON_W","W","bits","borrow","borrow_mut","from","into","rom_clkgate_force_on","rom_clkgate_force_on","sram_clkgate_force_on","sram_clkgate_force_on","try_from","try_into","type_id","DATE_R","DATE_SPEC","DATE_W","R","W","bits","borrow","borrow_mut","date","date","from","into","try_from","try_into","type_id","EXT_MEM_PMS_LOCK_R","EXT_MEM_PMS_LOCK_SPEC","EXT_MEM_PMS_LOCK_W","R","W","bits","borrow","borrow_mut","ext_mem_pms_lock","ext_mem_pms_lock","from","into","try_from","try_into","type_id","FLASH_ACE0_ADDR_SPEC","R","S_R","S_W","W","bits","borrow","borrow_mut","from","into","s","s","try_from","try_into","type_id","FLASH_ACE0_ATTR_R","FLASH_ACE0_ATTR_SPEC","FLASH_ACE0_ATTR_W","R","W","bits","borrow","borrow_mut","flash_ace0_attr","flash_ace0_attr","from","into","try_from","try_into","type_id","FLASH_ACE0_SIZE_R","FLASH_ACE0_SIZE_SPEC","FLASH_ACE0_SIZE_W","R","W","bits","borrow","borrow_mut","flash_ace0_size","flash_ace0_size","from","into","try_from","try_into","type_id","FLASH_ACE1_ADDR_SPEC","R","S_R","S_W","W","bits","borrow","borrow_mut","from","into","s","s","try_from","try_into","type_id","FLASH_ACE1_ATTR_R","FLASH_ACE1_ATTR_SPEC","FLASH_ACE1_ATTR_W","R","W","bits","borrow","borrow_mut","flash_ace1_attr","flash_ace1_attr","from","into","try_from","try_into","type_id","FLASH_ACE1_SIZE_R","FLASH_ACE1_SIZE_SPEC","FLASH_ACE1_SIZE_W","R","W","bits","borrow","borrow_mut","flash_ace1_size","flash_ace1_size","from","into","try_from","try_into","type_id","FLASH_ACE2_ADDR_SPEC","R","S_R","S_W","W","bits","borrow","borrow_mut","from","into","s","s","try_from","try_into","type_id","FLASH_ACE2_ATTR_R","FLASH_ACE2_ATTR_SPEC","FLASH_ACE2_ATTR_W","R","W","bits","borrow","borrow_mut","flash_ace2_attr","flash_ace2_attr","from","into","try_from","try_into","type_id","FLASH_ACE2_SIZE_R","FLASH_ACE2_SIZE_SPEC","FLASH_ACE2_SIZE_W","R","W","bits","borrow","borrow_mut","flash_ace2_size","flash_ace2_size","from","into","try_from","try_into","type_id","FLASH_ACE3_ADDR_SPEC","R","S_R","S_W","W","bits","borrow","borrow_mut","from","into","s","s","try_from","try_into","type_id","FLASH_ACE3_ATTR_R","FLASH_ACE3_ATTR_SPEC","FLASH_ACE3_ATTR_W","R","W","bits","borrow","borrow_mut","flash_ace3_attr","flash_ace3_attr","from","into","try_from","try_into","type_id","FLASH_ACE3_SIZE_R","FLASH_ACE3_SIZE_SPEC","FLASH_ACE3_SIZE_W","R","W","bits","borrow","borrow_mut","flash_ace3_size","flash_ace3_size","from","into","try_from","try_into","type_id","AGC_MEM_FORCE_PD_R","AGC_MEM_FORCE_PD_W","AGC_MEM_FORCE_PU_R","AGC_MEM_FORCE_PU_W","DC_MEM_FORCE_PD_R","DC_MEM_FORCE_PD_W","DC_MEM_FORCE_PU_R","DC_MEM_FORCE_PU_W","FREQ_MEM_FORCE_PD_R","FREQ_MEM_FORCE_PD_W","FREQ_MEM_FORCE_PU_R","FREQ_MEM_FORCE_PU_W","FRONT_END_MEM_PD_SPEC","PBUS_MEM_FORCE_PD_R","PBUS_MEM_FORCE_PD_W","PBUS_MEM_FORCE_PU_R","PBUS_MEM_FORCE_PU_W","R","W","agc_mem_force_pd","agc_mem_force_pd","agc_mem_force_pu","agc_mem_force_pu","bits","borrow","borrow_mut","dc_mem_force_pd","dc_mem_force_pd","dc_mem_force_pu","dc_mem_force_pu","freq_mem_force_pd","freq_mem_force_pd","freq_mem_force_pu","freq_mem_force_pu","from","into","pbus_mem_force_pd","pbus_mem_force_pd","pbus_mem_force_pu","pbus_mem_force_pu","try_from","try_into","type_id","HOST_INF_SEL_SPEC","PERI_IO_SWAP_R","PERI_IO_SWAP_W","R","W","bits","borrow","borrow_mut","from","into","peri_io_swap","peri_io_swap","try_from","try_into","type_id","MEM_POWER_DOWN_SPEC","R","ROM_POWER_DOWN_R","ROM_POWER_DOWN_W","SRAM_POWER_DOWN_R","SRAM_POWER_DOWN_W","W","bits","borrow","borrow_mut","from","into","rom_power_down","rom_power_down","sram_power_down","sram_power_down","try_from","try_into","type_id","MEM_POWER_UP_SPEC","R","ROM_POWER_UP_R","ROM_POWER_UP_W","SRAM_POWER_UP_R","SRAM_POWER_UP_W","W","bits","borrow","borrow_mut","from","into","rom_power_up","rom_power_up","sram_power_up","sram_power_up","try_from","try_into","type_id","BACKUP_APB_START_ADDR_R","BACKUP_APB_START_ADDR_W","PERI_BACKUP_APB_ADDR_SPEC","R","W","backup_apb_start_addr","backup_apb_start_addr","bits","borrow","borrow_mut","from","into","try_from","try_into","type_id","PERI_BACKUP_BURST_LIMIT_R","PERI_BACKUP_BURST_LIMIT_W","PERI_BACKUP_CONFIG_SPEC","PERI_BACKUP_ENA_R","PERI_BACKUP_ENA_W","PERI_BACKUP_FLOW_ERR_R","PERI_BACKUP_SIZE_R","PERI_BACKUP_SIZE_W","PERI_BACKUP_START_W","PERI_BACKUP_TOUT_THRES_R","PERI_BACKUP_TOUT_THRES_W","PERI_BACKUP_TO_MEM_R","PERI_BACKUP_TO_MEM_W","R","W","bits","borrow","borrow_mut","from","into","peri_backup_burst_limit","peri_backup_burst_limit","peri_backup_ena","peri_backup_ena","peri_backup_flow_err","peri_backup_size","peri_backup_size","peri_backup_start","peri_backup_to_mem","peri_backup_to_mem","peri_backup_tout_thres","peri_backup_tout_thres","try_from","try_into","type_id","PERI_BACKUP_DONE_INT_CLR_W","PERI_BACKUP_ERR_INT_CLR_W","PERI_BACKUP_INT_CLR_SPEC","W","bits","borrow","borrow_mut","from","into","peri_backup_done_int_clr","peri_backup_err_int_clr","try_from","try_into","type_id","PERI_BACKUP_DONE_INT_ENA_R","PERI_BACKUP_DONE_INT_ENA_W","PERI_BACKUP_ERR_INT_ENA_R","PERI_BACKUP_ERR_INT_ENA_W","PERI_BACKUP_INT_ENA_SPEC","R","W","bits","borrow","borrow_mut","from","into","peri_backup_done_int_ena","peri_backup_done_int_ena","peri_backup_err_int_ena","peri_backup_err_int_ena","try_from","try_into","type_id","PERI_BACKUP_DONE_INT_RAW_R","PERI_BACKUP_ERR_INT_RAW_R","PERI_BACKUP_INT_RAW_SPEC","R","borrow","borrow_mut","from","into","peri_backup_done_int_raw","peri_backup_err_int_raw","try_from","try_into","type_id","PERI_BACKUP_DONE_INT_ST_R","PERI_BACKUP_ERR_INT_ST_R","PERI_BACKUP_INT_ST_SPEC","R","borrow","borrow_mut","from","into","peri_backup_done_int_st","peri_backup_err_int_st","try_from","try_into","type_id","BACKUP_MEM_START_ADDR_R","BACKUP_MEM_START_ADDR_W","PERI_BACKUP_MEM_ADDR_SPEC","R","W","backup_mem_start_addr","backup_mem_start_addr","bits","borrow","borrow_mut","from","into","try_from","try_into","type_id","R","REDCY_ANDOR_R","REDCY_SIG0_R","REDCY_SIG0_SPEC","REDCY_SIG0_W","W","bits","borrow","borrow_mut","from","into","redcy_andor","redcy_sig0","redcy_sig0","try_from","try_into","type_id","R","REDCY_NANDOR_R","REDCY_SIG1_R","REDCY_SIG1_SPEC","REDCY_SIG1_W","W","bits","borrow","borrow_mut","from","into","redcy_nandor","redcy_sig1","redcy_sig1","try_from","try_into","type_id","NOBYPASS_CPU_ISO_RST_R","NOBYPASS_CPU_ISO_RST_W","R","RETENTION_CTRL_SPEC","RETENTION_LINK_ADDR_R","RETENTION_LINK_ADDR_W","W","bits","borrow","borrow_mut","from","into","nobypass_cpu_iso_rst","nobypass_cpu_iso_rst","retention_link_addr","retention_link_addr","try_from","try_into","type_id","R","RND_DATA_R","RND_DATA_SPEC","borrow","borrow_mut","from","into","rnd_data","try_from","try_into","type_id","R","SDIO_CTRL_SPEC","SDIO_WIN_ACCESS_EN_R","SDIO_WIN_ACCESS_EN_W","W","bits","borrow","borrow_mut","from","into","sdio_win_access_en","sdio_win_access_en","try_from","try_into","type_id","R","SPI_MEM_PMS_CTRL_SPEC","SPI_MEM_REJECT_CDE_R","SPI_MEM_REJECT_CLR_W","SPI_MEM_REJECT_INT_R","W","bits","borrow","borrow_mut","from","into","spi_mem_reject_cde","spi_mem_reject_clr","spi_mem_reject_int","try_from","try_into","type_id","R","SPI_MEM_REJECT_ADDR_R","SPI_MEM_REJECT_ADDR_SPEC","borrow","borrow_mut","from","into","spi_mem_reject_addr","try_from","try_into","type_id","CLK_320M_EN_R","CLK_320M_EN_W","CLK_EN_R","CLK_EN_W","PRE_DIV_CNT_R","PRE_DIV_CNT_W","R","RST_TICK_CNT_R","RST_TICK_CNT_W","SYSCLK_CONF_SPEC","W","bits","borrow","borrow_mut","clk_320m_en","clk_320m_en","clk_en","clk_en","from","into","pre_div_cnt","pre_div_cnt","rst_tick_cnt","rst_tick_cnt","try_from","try_into","type_id","CK8M_TICK_NUM_R","CK8M_TICK_NUM_W","R","TICK_CONF_SPEC","TICK_ENABLE_R","TICK_ENABLE_W","W","XTAL_TICK_NUM_R","XTAL_TICK_NUM_W","bits","borrow","borrow_mut","ck8m_tick_num","ck8m_tick_num","from","into","tick_enable","tick_enable","try_from","try_into","type_id","xtal_tick_num","xtal_tick_num","R","W","WIFI_BB_CFG_R","WIFI_BB_CFG_SPEC","WIFI_BB_CFG_W","bits","borrow","borrow_mut","from","into","try_from","try_into","type_id","wifi_bb_cfg","wifi_bb_cfg","R","W","WIFI_BB_CFG_2_R","WIFI_BB_CFG_2_SPEC","WIFI_BB_CFG_2_W","bits","borrow","borrow_mut","from","into","try_from","try_into","type_id","wifi_bb_cfg_2","wifi_bb_cfg_2","R","W","WIFI_CLK_EN_R","WIFI_CLK_EN_SPEC","WIFI_CLK_EN_W","bits","borrow","borrow_mut","from","into","try_from","try_into","type_id","wifi_clk_en","wifi_clk_en","R","W","WIFI_RST_EN_SPEC","WIFI_RST_R","WIFI_RST_W","bits","borrow","borrow_mut","from","into","try_from","try_into","type_id","wifi_rst","wifi_rst","APB_ADC_ARB_CTRL","APB_ADC_CLKM_CONF","APB_CTRL_DATE","APB_TSENS_CTRL","APB_TSENS_CTRL2","CALI","CTRL","CTRL2","DMA_CONF","FILTER_CTRL0","FILTER_CTRL1","FSM_WAIT","INT_CLR","INT_ENA","INT_RAW","INT_ST","ONETIME_SAMPLE","RegisterBlock","SAR1DATA_STATUS","SAR1_STATUS","SAR2DATA_STATUS","SAR2_STATUS","SAR_PATT_TAB1","SAR_PATT_TAB2","THRES0_CTRL","THRES1_CTRL","THRES_CTRL","apb_adc_arb_ctrl","apb_adc_arb_ctrl","apb_adc_clkm_conf","apb_adc_clkm_conf","apb_ctrl_date","apb_ctrl_date","apb_tsens_ctrl","apb_tsens_ctrl","apb_tsens_ctrl2","apb_tsens_ctrl2","borrow","borrow_mut","cali","cali","ctrl","ctrl","ctrl2","ctrl2","dma_conf","dma_conf","filter_ctrl0","filter_ctrl0","filter_ctrl1","filter_ctrl1","from","fsm_wait","fsm_wait","int_clr","int_clr","int_ena","int_ena","int_raw","int_raw","int_st","int_st","into","onetime_sample","onetime_sample","sar1_status","sar1_status","sar1data_status","sar1data_status","sar2_status","sar2_status","sar2data_status","sar2data_status","sar_patt_tab1","sar_patt_tab1","sar_patt_tab2","sar_patt_tab2","thres0_ctrl","thres0_ctrl","thres1_ctrl","thres1_ctrl","thres_ctrl","thres_ctrl","try_from","try_into","type_id","ADC_ARB_APB_FORCE_R","ADC_ARB_APB_FORCE_W","ADC_ARB_APB_PRIORITY_R","ADC_ARB_APB_PRIORITY_W","ADC_ARB_FIX_PRIORITY_R","ADC_ARB_FIX_PRIORITY_W","ADC_ARB_GRANT_FORCE_R","ADC_ARB_GRANT_FORCE_W","ADC_ARB_RTC_FORCE_R","ADC_ARB_RTC_FORCE_W","ADC_ARB_RTC_PRIORITY_R","ADC_ARB_RTC_PRIORITY_W","ADC_ARB_WIFI_FORCE_R","ADC_ARB_WIFI_FORCE_W","ADC_ARB_WIFI_PRIORITY_R","ADC_ARB_WIFI_PRIORITY_W","APB_ADC_ARB_CTRL_SPEC","R","W","adc_arb_apb_force","adc_arb_apb_force","adc_arb_apb_priority","adc_arb_apb_priority","adc_arb_fix_priority","adc_arb_fix_priority","adc_arb_grant_force","adc_arb_grant_force","adc_arb_rtc_force","adc_arb_rtc_force","adc_arb_rtc_priority","adc_arb_rtc_priority","adc_arb_wifi_force","adc_arb_wifi_force","adc_arb_wifi_priority","adc_arb_wifi_priority","bits","borrow","borrow_mut","from","into","try_from","try_into","type_id","APB_ADC_CLKM_CONF_SPEC","CLK_EN_R","CLK_EN_W","R","REG_CLKM_DIV_A_R","REG_CLKM_DIV_A_W","REG_CLKM_DIV_B_R","REG_CLKM_DIV_B_W","REG_CLKM_DIV_NUM_R","REG_CLKM_DIV_NUM_W","REG_CLK_SEL_R","REG_CLK_SEL_W","W","bits","borrow","borrow_mut","clk_en","clk_en","from","into","reg_clk_sel","reg_clk_sel","reg_clkm_div_a","reg_clkm_div_a","reg_clkm_div_b","reg_clkm_div_b","reg_clkm_div_num","reg_clkm_div_num","try_from","try_into","type_id","APB_CTRL_DATE_SPEC","DATE_R","DATE_W","R","W","bits","borrow","borrow_mut","date","date","from","into","try_from","try_into","type_id","APB_TSENS_CTRL_SPEC","R","REG_TSENS_CLK_DIV_R","REG_TSENS_CLK_DIV_W","REG_TSENS_IN_INV_R","REG_TSENS_IN_INV_W","REG_TSENS_OUT_R","REG_TSENS_PU_R","REG_TSENS_PU_W","W","bits","borrow","borrow_mut","from","into","reg_tsens_clk_div","reg_tsens_clk_div","reg_tsens_in_inv","reg_tsens_in_inv","reg_tsens_out","reg_tsens_pu","reg_tsens_pu","try_from","try_into","type_id","APB_TSENS_CTRL2_SPEC","R","REG_TSENS_CLK_INV_R","REG_TSENS_CLK_INV_W","REG_TSENS_XPD_FORCE_R","REG_TSENS_XPD_FORCE_W","REG_TSENS_XPD_WAIT_R","REG_TSENS_XPD_WAIT_W","TSENS_CLK_SEL_R","TSENS_CLK_SEL_W","W","bits","borrow","borrow_mut","from","into","reg_tsens_clk_inv","reg_tsens_clk_inv","reg_tsens_xpd_force","reg_tsens_xpd_force","reg_tsens_xpd_wait","reg_tsens_xpd_wait","try_from","try_into","tsens_clk_sel","tsens_clk_sel","type_id","CALI_SPEC","CFG_R","CFG_W","R","W","bits","borrow","borrow_mut","cfg","cfg","from","into","try_from","try_into","type_id","CTRL_SPEC","R","SARADC_SAR_CLK_DIV_R","SARADC_SAR_CLK_DIV_W","SARADC_SAR_CLK_GATED_R","SARADC_SAR_CLK_GATED_W","SARADC_SAR_PATT_LEN_R","SARADC_SAR_PATT_LEN_W","SARADC_SAR_PATT_P_CLEAR_R","SARADC_SAR_PATT_P_CLEAR_W","SARADC_START_FORCE_R","SARADC_START_FORCE_W","SARADC_START_R","SARADC_START_W","SARADC_WAIT_ARB_CYCLE_R","SARADC_WAIT_ARB_CYCLE_W","SARADC_XPD_SAR_FORCE_R","SARADC_XPD_SAR_FORCE_W","W","bits","borrow","borrow_mut","from","into","saradc_sar_clk_div","saradc_sar_clk_div","saradc_sar_clk_gated","saradc_sar_clk_gated","saradc_sar_patt_len","saradc_sar_patt_len","saradc_sar_patt_p_clear","saradc_sar_patt_p_clear","saradc_start","saradc_start","saradc_start_force","saradc_start_force","saradc_wait_arb_cycle","saradc_wait_arb_cycle","saradc_xpd_sar_force","saradc_xpd_sar_force","try_from","try_into","type_id","CTRL2_SPEC","R","SARADC_MAX_MEAS_NUM_R","SARADC_MAX_MEAS_NUM_W","SARADC_MEAS_NUM_LIMIT_R","SARADC_MEAS_NUM_LIMIT_W","SARADC_SAR1_INV_R","SARADC_SAR1_INV_W","SARADC_SAR2_INV_R","SARADC_SAR2_INV_W","SARADC_TIMER_EN_R","SARADC_TIMER_EN_W","SARADC_TIMER_TARGET_R","SARADC_TIMER_TARGET_W","W","bits","borrow","borrow_mut","from","into","saradc_max_meas_num","saradc_max_meas_num","saradc_meas_num_limit","saradc_meas_num_limit","saradc_sar1_inv","saradc_sar1_inv","saradc_sar2_inv","saradc_sar2_inv","saradc_timer_en","saradc_timer_en","saradc_timer_target","saradc_timer_target","try_from","try_into","type_id","APB_ADC_EOF_NUM_R","APB_ADC_EOF_NUM_W","APB_ADC_RESET_FSM_R","APB_ADC_RESET_FSM_W","APB_ADC_TRANS_R","APB_ADC_TRANS_W","DMA_CONF_SPEC","R","W","apb_adc_eof_num","apb_adc_eof_num","apb_adc_reset_fsm","apb_adc_reset_fsm","apb_adc_trans","apb_adc_trans","bits","borrow","borrow_mut","from","into","try_from","try_into","type_id","FILTER_CHANNEL0_R","FILTER_CHANNEL0_W","FILTER_CHANNEL1_R","FILTER_CHANNEL1_W","FILTER_CTRL0_SPEC","FILTER_RESET_R","FILTER_RESET_W","R","W","bits","borrow","borrow_mut","filter_channel0","filter_channel0","filter_channel1","filter_channel1","filter_reset","filter_reset","from","into","try_from","try_into","type_id","FILTER_CTRL1_SPEC","FILTER_FACTOR0_R","FILTER_FACTOR0_W","FILTER_FACTOR1_R","FILTER_FACTOR1_W","R","W","bits","borrow","borrow_mut","filter_factor0","filter_factor0","filter_factor1","filter_factor1","from","into","try_from","try_into","type_id","FSM_WAIT_SPEC","R","SARADC_RSTB_WAIT_R","SARADC_RSTB_WAIT_W","SARADC_STANDBY_WAIT_R","SARADC_STANDBY_WAIT_W","SARADC_XPD_WAIT_R","SARADC_XPD_WAIT_W","W","bits","borrow","borrow_mut","from","into","saradc_rstb_wait","saradc_rstb_wait","saradc_standby_wait","saradc_standby_wait","saradc_xpd_wait","saradc_xpd_wait","try_from","try_into","type_id","APB_SARADC1_DONE_INT_CLR_W","APB_SARADC2_DONE_INT_CLR_W","INT_CLR_SPEC","THRES0_HIGH_INT_CLR_W","THRES0_LOW_INT_CLR_W","THRES1_HIGH_INT_CLR_W","THRES1_LOW_INT_CLR_W","W","apb_saradc1_done_int_clr","apb_saradc2_done_int_clr","bits","borrow","borrow_mut","from","into","thres0_high_int_clr","thres0_low_int_clr","thres1_high_int_clr","thres1_low_int_clr","try_from","try_into","type_id","APB_SARADC1_DONE_INT_ENA_R","APB_SARADC1_DONE_INT_ENA_W","APB_SARADC2_DONE_INT_ENA_R","APB_SARADC2_DONE_INT_ENA_W","INT_ENA_SPEC","R","THRES0_HIGH_INT_ENA_R","THRES0_HIGH_INT_ENA_W","THRES0_LOW_INT_ENA_R","THRES0_LOW_INT_ENA_W","THRES1_HIGH_INT_ENA_R","THRES1_HIGH_INT_ENA_W","THRES1_LOW_INT_ENA_R","THRES1_LOW_INT_ENA_W","W","apb_saradc1_done_int_ena","apb_saradc1_done_int_ena","apb_saradc2_done_int_ena","apb_saradc2_done_int_ena","bits","borrow","borrow_mut","from","into","thres0_high_int_ena","thres0_high_int_ena","thres0_low_int_ena","thres0_low_int_ena","thres1_high_int_ena","thres1_high_int_ena","thres1_low_int_ena","thres1_low_int_ena","try_from","try_into","type_id","APB_SARADC1_DONE_INT_RAW_R","APB_SARADC2_DONE_INT_RAW_R","INT_RAW_SPEC","R","THRES0_HIGH_INT_RAW_R","THRES0_LOW_INT_RAW_R","THRES1_HIGH_INT_RAW_R","THRES1_LOW_INT_RAW_R","apb_saradc1_done_int_raw","apb_saradc2_done_int_raw","borrow","borrow_mut","from","into","thres0_high_int_raw","thres0_low_int_raw","thres1_high_int_raw","thres1_low_int_raw","try_from","try_into","type_id","APB_SARADC1_DONE_INT_ST_R","APB_SARADC2_DONE_INT_ST_R","INT_ST_SPEC","R","THRES0_HIGH_INT_ST_R","THRES0_LOW_INT_ST_R","THRES1_HIGH_INT_ST_R","THRES1_LOW_INT_ST_R","apb_saradc1_done_int_st","apb_saradc2_done_int_st","borrow","borrow_mut","from","into","thres0_high_int_st","thres0_low_int_st","thres1_high_int_st","thres1_low_int_st","try_from","try_into","type_id","ONETIME_SAMPLE_SPEC","R","SARADC1_ONETIME_SAMPLE_R","SARADC1_ONETIME_SAMPLE_W","SARADC2_ONETIME_SAMPLE_R","SARADC2_ONETIME_SAMPLE_W","SARADC_ONETIME_ATTEN_R","SARADC_ONETIME_ATTEN_W","SARADC_ONETIME_CHANNEL_R","SARADC_ONETIME_CHANNEL_W","SARADC_ONETIME_START_R","SARADC_ONETIME_START_W","W","bits","borrow","borrow_mut","from","into","saradc1_onetime_sample","saradc1_onetime_sample","saradc2_onetime_sample","saradc2_onetime_sample","saradc_onetime_atten","saradc_onetime_atten","saradc_onetime_channel","saradc_onetime_channel","saradc_onetime_start","saradc_onetime_start","try_from","try_into","type_id","R","SAR1_STATUS_SPEC","SARADC_SAR1_STATUS_R","borrow","borrow_mut","from","into","saradc_sar1_status","try_from","try_into","type_id","APB_SARADC1_DATA_R","R","SAR1DATA_STATUS_SPEC","apb_saradc1_data","borrow","borrow_mut","from","into","try_from","try_into","type_id","R","SAR2_STATUS_SPEC","SARADC_SAR2_STATUS_R","borrow","borrow_mut","from","into","saradc_sar2_status","try_from","try_into","type_id","APB_SARADC2_DATA_R","R","SAR2DATA_STATUS_SPEC","apb_saradc2_data","borrow","borrow_mut","from","into","try_from","try_into","type_id","R","SARADC_SAR_PATT_TAB1_R","SARADC_SAR_PATT_TAB1_W","SAR_PATT_TAB1_SPEC","W","bits","borrow","borrow_mut","from","into","saradc_sar_patt_tab1","saradc_sar_patt_tab1","try_from","try_into","type_id","R","SARADC_SAR_PATT_TAB2_R","SARADC_SAR_PATT_TAB2_W","SAR_PATT_TAB2_SPEC","W","bits","borrow","borrow_mut","from","into","saradc_sar_patt_tab2","saradc_sar_patt_tab2","try_from","try_into","type_id","R","THRES0_CHANNEL_R","THRES0_CHANNEL_W","THRES0_CTRL_SPEC","THRES0_HIGH_R","THRES0_HIGH_W","THRES0_LOW_R","THRES0_LOW_W","W","bits","borrow","borrow_mut","from","into","thres0_channel","thres0_channel","thres0_high","thres0_high","thres0_low","thres0_low","try_from","try_into","type_id","R","THRES1_CHANNEL_R","THRES1_CHANNEL_W","THRES1_CTRL_SPEC","THRES1_HIGH_R","THRES1_HIGH_W","THRES1_LOW_R","THRES1_LOW_W","W","bits","borrow","borrow_mut","from","into","thres1_channel","thres1_channel","thres1_high","thres1_high","thres1_low","thres1_low","try_from","try_into","type_id","R","THRES0_EN_R","THRES0_EN_W","THRES1_EN_R","THRES1_EN_W","THRES2_EN_R","THRES2_EN_W","THRES3_EN_R","THRES3_EN_W","THRES_ALL_EN_R","THRES_ALL_EN_W","THRES_CTRL_SPEC","W","bits","borrow","borrow_mut","from","into","thres0_en","thres0_en","thres1_en","thres1_en","thres2_en","thres2_en","thres3_en","thres3_en","thres_all_en","thres_all_en","try_from","try_into","type_id","CLOCK_GATE","CORE_0_DEBUG_MODE","CORE_0_INTR_CLR","CORE_0_INTR_ENA","CORE_0_INTR_RAW","CORE_0_LASTPC_BEFORE_EXCEPTION","CORE_0_MONTR_ENA","CORE_0_RCD_EN","CORE_0_RCD_PDEBUGPC","CORE_0_RCD_PDEBUGSP","CORE_0_SP_MAX","CORE_0_SP_MIN","CORE_0_SP_PC","DATE","RegisterBlock","borrow","borrow_mut","clock_gate","clock_gate","core_0_debug_mode","core_0_debug_mode","core_0_intr_clr","core_0_intr_clr","core_0_intr_ena","core_0_intr_ena","core_0_intr_raw","core_0_intr_raw","core_0_lastpc_before_exception","core_0_lastpc_before_exception","core_0_montr_ena","core_0_montr_ena","core_0_rcd_en","core_0_rcd_en","core_0_rcd_pdebugpc","core_0_rcd_pdebugpc","core_0_rcd_pdebugsp","core_0_rcd_pdebugsp","core_0_sp_max","core_0_sp_max","core_0_sp_min","core_0_sp_min","core_0_sp_pc","core_0_sp_pc","date","date","from","into","try_from","try_into","type_id","CLK_EN_R","CLK_EN_W","CLOCK_GATE_SPEC","R","W","bits","borrow","borrow_mut","clk_en","clk_en","from","into","try_from","try_into","type_id","CORE_0_DEBUG_MODE_R","CORE_0_DEBUG_MODE_SPEC","CORE_0_DEBUG_MODULE_ACTIVE_R","R","borrow","borrow_mut","core_0_debug_mode","core_0_debug_module_active","from","into","try_from","try_into","type_id","CORE_0_INTR_CLR_SPEC","CORE_0_SP_SPILL_MAX_CLR_W","CORE_0_SP_SPILL_MIN_CLR_W","W","bits","borrow","borrow_mut","core_0_sp_spill_max_clr","core_0_sp_spill_min_clr","from","into","try_from","try_into","type_id","CORE_0_INTR_ENA_SPEC","CORE_0_SP_SPILL_MAX_INTR_ENA_R","CORE_0_SP_SPILL_MAX_INTR_ENA_W","CORE_0_SP_SPILL_MIN_INTR_ENA_R","CORE_0_SP_SPILL_MIN_INTR_ENA_W","R","W","bits","borrow","borrow_mut","core_0_sp_spill_max_intr_ena","core_0_sp_spill_max_intr_ena","core_0_sp_spill_min_intr_ena","core_0_sp_spill_min_intr_ena","from","into","try_from","try_into","type_id","CORE_0_INTR_RAW_SPEC","CORE_0_SP_SPILL_MAX_RAW_R","CORE_0_SP_SPILL_MIN_RAW_R","R","borrow","borrow_mut","core_0_sp_spill_max_raw","core_0_sp_spill_min_raw","from","into","try_from","try_into","type_id","CORE_0_LASTPC_BEFORE_EXCEPTION_SPEC","CORE_0_LASTPC_BEFORE_EXC_R","R","borrow","borrow_mut","core_0_lastpc_before_exc","from","into","try_from","try_into","type_id","CORE_0_MONTR_ENA_SPEC","CORE_0_SP_SPILL_MAX_ENA_R","CORE_0_SP_SPILL_MAX_ENA_W","CORE_0_SP_SPILL_MIN_ENA_R","CORE_0_SP_SPILL_MIN_ENA_W","R","W","bits","borrow","borrow_mut","core_0_sp_spill_max_ena","core_0_sp_spill_max_ena","core_0_sp_spill_min_ena","core_0_sp_spill_min_ena","from","into","try_from","try_into","type_id","CORE_0_RCD_EN_SPEC","CORE_0_RCD_PDEBUGEN_R","CORE_0_RCD_PDEBUGEN_W","CORE_0_RCD_RECORDEN_R","CORE_0_RCD_RECORDEN_W","R","W","bits","borrow","borrow_mut","core_0_rcd_pdebugen","core_0_rcd_pdebugen","core_0_rcd_recorden","core_0_rcd_recorden","from","into","try_from","try_into","type_id","CORE_0_RCD_PDEBUGPC_R","CORE_0_RCD_PDEBUGPC_SPEC","R","borrow","borrow_mut","core_0_rcd_pdebugpc","from","into","try_from","try_into","type_id","CORE_0_RCD_PDEBUGSP_R","CORE_0_RCD_PDEBUGSP_SPEC","R","borrow","borrow_mut","core_0_rcd_pdebugsp","from","into","try_from","try_into","type_id","CORE_0_SP_MAX_R","CORE_0_SP_MAX_SPEC","CORE_0_SP_MAX_W","R","W","bits","borrow","borrow_mut","core_0_sp_max","core_0_sp_max","from","into","try_from","try_into","type_id","CORE_0_SP_MIN_R","CORE_0_SP_MIN_SPEC","CORE_0_SP_MIN_W","R","W","bits","borrow","borrow_mut","core_0_sp_min","core_0_sp_min","from","into","try_from","try_into","type_id","CORE_0_SP_PC_R","CORE_0_SP_PC_SPEC","R","borrow","borrow_mut","core_0_sp_pc","from","into","try_from","try_into","type_id","DATE_R","DATE_SPEC","DATE_W","R","W","bits","borrow","borrow_mut","date","date","from","into","try_from","try_into","type_id","BBPD_CTRL","RegisterBlock","bbpd_ctrl","bbpd_ctrl","borrow","borrow_mut","from","into","try_from","try_into","type_id","BBPD_CTRL_SPEC","DC_EST_FORCE_PD_R","DC_EST_FORCE_PD_W","DC_EST_FORCE_PU_R","DC_EST_FORCE_PU_W","FFT_FORCE_PD_R","FFT_FORCE_PD_W","FFT_FORCE_PU_R","FFT_FORCE_PU_W","R","W","bits","borrow","borrow_mut","dc_est_force_pd","dc_est_force_pd","dc_est_force_pu","dc_est_force_pu","fft_force_pd","fft_force_pd","fft_force_pu","fft_force_pu","from","into","try_from","try_into","type_id","AHB_TEST","DATE","INFIFO_STATUS_CH0","INT_CLR_CH","INT_ENA_CH","INT_RAW_CH","INT_ST_CH0","IN_CONF0_CH","IN_CONF1_CH0","IN_DSCR_BF0_CH","IN_DSCR_BF1_CH0","IN_DSCR_CH0","IN_ERR_EOF_DES_ADDR_CH0","IN_LINK_CH","IN_PERI_SEL_CH","IN_POP_CH0","IN_PRI_CH","IN_STATE_CH0","IN_SUC_EOF_DES_ADDR_CH0","MISC_CONF","OUTFIFO_STATUS_CH0","OUT_CONF0_CH","OUT_CONF1_CH","OUT_DSCR_BF0_CH0","OUT_DSCR_BF1_CH0","OUT_DSCR_CH0","OUT_EOF_BFR_DES_ADDR_CH0","OUT_EOF_DES_ADDR_CH","OUT_LINK_CH","OUT_PERI_SEL_CH","OUT_PRI_CH","OUT_PUSH_CH0","OUT_STATE_CH0","RegisterBlock","ahb_test","ahb_test","borrow","borrow_mut","date","date","from","in_conf0_ch","in_conf0_ch","in_conf0_ch_iter","in_conf1_ch0","in_conf1_ch0","in_dscr_bf0_ch","in_dscr_bf0_ch","in_dscr_bf0_ch_iter","in_dscr_bf1_ch0","in_dscr_bf1_ch0","in_dscr_ch0","in_dscr_ch0","in_err_eof_des_addr_ch0","in_err_eof_des_addr_ch0","in_link_ch","in_link_ch","in_link_ch_iter","in_peri_sel_ch","in_peri_sel_ch","in_peri_sel_ch_iter","in_pop_ch0","in_pop_ch0","in_pri_ch","in_pri_ch","in_pri_ch_iter","in_state_ch0","in_state_ch0","in_suc_eof_des_addr_ch0","in_suc_eof_des_addr_ch0","infifo_status_ch0","infifo_status_ch0","int_clr_ch","int_clr_ch","int_clr_ch_iter","int_ena_ch","int_ena_ch","int_ena_ch_iter","int_raw_ch","int_raw_ch","int_raw_ch_iter","int_st_ch0","int_st_ch0","into","misc_conf","misc_conf","out_conf0_ch","out_conf0_ch","out_conf0_ch_iter","out_conf1_ch","out_conf1_ch","out_conf1_ch_iter","out_dscr_bf0_ch0","out_dscr_bf0_ch0","out_dscr_bf1_ch0","out_dscr_bf1_ch0","out_dscr_ch0","out_dscr_ch0","out_eof_bfr_des_addr_ch0","out_eof_bfr_des_addr_ch0","out_eof_des_addr_ch","out_eof_des_addr_ch","out_eof_des_addr_ch_iter","out_link_ch","out_link_ch","out_link_ch_iter","out_peri_sel_ch","out_peri_sel_ch","out_peri_sel_ch_iter","out_pri_ch","out_pri_ch","out_pri_ch_iter","out_push_ch0","out_push_ch0","out_state_ch0","out_state_ch0","outfifo_status_ch0","outfifo_status_ch0","try_from","try_into","type_id","AHB_TESTADDR_R","AHB_TESTADDR_W","AHB_TESTMODE_R","AHB_TESTMODE_W","AHB_TEST_SPEC","R","W","ahb_testaddr","ahb_testaddr","ahb_testmode","ahb_testmode","bits","borrow","borrow_mut","from","into","try_from","try_into","type_id","DATE_R","DATE_SPEC","DATE_W","R","W","bits","borrow","borrow_mut","date","date","from","into","try_from","try_into","type_id","INDSCR_BURST_EN_R","INDSCR_BURST_EN_W","IN_CONF0_CH_SPEC","IN_DATA_BURST_EN_R","IN_DATA_BURST_EN_W","IN_LOOP_TEST_R","IN_LOOP_TEST_W","IN_RST_R","IN_RST_W","MEM_TRANS_EN_R","MEM_TRANS_EN_W","R","W","bits","borrow","borrow_mut","from","in_data_burst_en","in_data_burst_en","in_loop_test","in_loop_test","in_rst","in_rst","indscr_burst_en","indscr_burst_en","into","mem_trans_en","mem_trans_en","try_from","try_into","type_id","IN_CHECK_OWNER_R","IN_CHECK_OWNER_W","IN_CONF1_CH0_SPEC","R","W","bits","borrow","borrow_mut","from","in_check_owner","in_check_owner","into","try_from","try_into","type_id","INLINK_DSCR_BF0_R","IN_DSCR_BF0_CH_SPEC","R","borrow","borrow_mut","from","inlink_dscr_bf0","into","try_from","try_into","type_id","INLINK_DSCR_BF1_R","IN_DSCR_BF1_CH0_SPEC","R","borrow","borrow_mut","from","inlink_dscr_bf1","into","try_from","try_into","type_id","INLINK_DSCR_R","IN_DSCR_CH0_SPEC","R","borrow","borrow_mut","from","inlink_dscr","into","try_from","try_into","type_id","IN_ERR_EOF_DES_ADDR_CH0_SPEC","IN_ERR_EOF_DES_ADDR_R","R","borrow","borrow_mut","from","in_err_eof_des_addr","into","try_from","try_into","type_id","INLINK_ADDR_R","INLINK_ADDR_W","INLINK_AUTO_RET_R","INLINK_AUTO_RET_W","INLINK_PARK_R","INLINK_RESTART_R","INLINK_RESTART_W","INLINK_START_R","INLINK_START_W","INLINK_STOP_R","INLINK_STOP_W","IN_LINK_CH_SPEC","R","W","bits","borrow","borrow_mut","from","inlink_addr","inlink_addr","inlink_auto_ret","inlink_auto_ret","inlink_park","inlink_restart","inlink_restart","inlink_start","inlink_start","inlink_stop","inlink_stop","into","try_from","try_into","type_id","IN_PERI_SEL_CH_SPEC","PERI_IN_SEL_R","PERI_IN_SEL_W","R","W","bits","borrow","borrow_mut","from","into","peri_in_sel","peri_in_sel","try_from","try_into","type_id","INFIFO_POP_R","INFIFO_POP_W","INFIFO_RDATA_R","IN_POP_CH0_SPEC","R","W","bits","borrow","borrow_mut","from","infifo_pop","infifo_pop","infifo_rdata","into","try_from","try_into","type_id","IN_PRI_CH_SPEC","R","RX_PRI_R","RX_PRI_W","W","bits","borrow","borrow_mut","from","into","rx_pri","rx_pri","try_from","try_into","type_id","INLINK_DSCR_ADDR_R","IN_DSCR_STATE_R","IN_STATE_CH0_SPEC","IN_STATE_R","R","borrow","borrow_mut","from","in_dscr_state","in_state","inlink_dscr_addr","into","try_from","try_into","type_id","IN_SUC_EOF_DES_ADDR_CH0_SPEC","IN_SUC_EOF_DES_ADDR_R","R","borrow","borrow_mut","from","in_suc_eof_des_addr","into","try_from","try_into","type_id","INFIFO_CNT_R","INFIFO_EMPTY_R","INFIFO_FULL_R","INFIFO_STATUS_CH0_SPEC","IN_BUF_HUNGRY_R","IN_REMAIN_UNDER_1B_R","IN_REMAIN_UNDER_2B_R","IN_REMAIN_UNDER_3B_R","IN_REMAIN_UNDER_4B_R","R","borrow","borrow_mut","from","in_buf_hungry","in_remain_under_1b","in_remain_under_2b","in_remain_under_3b","in_remain_under_4b","infifo_cnt","infifo_empty","infifo_full","into","try_from","try_into","type_id","INFIFO_OVF_W","INFIFO_UDF_W","INT_CLR_CH_SPEC","IN_DONE_W","IN_DSCR_EMPTY_W","IN_DSCR_ERR_W","IN_ERR_EOF_W","IN_SUC_EOF_W","OUTFIFO_OVF_W","OUTFIFO_UDF_W","OUT_DONE_W","OUT_DSCR_ERR_W","OUT_EOF_W","OUT_TOTAL_EOF_W","W","bits","borrow","borrow_mut","from","in_done","in_dscr_empty","in_dscr_err","in_err_eof","in_suc_eof","infifo_ovf","infifo_udf","into","out_done","out_dscr_err","out_eof","out_total_eof","outfifo_ovf","outfifo_udf","try_from","try_into","type_id","INFIFO_OVF_R","INFIFO_OVF_W","INFIFO_UDF_R","INFIFO_UDF_W","INT_ENA_CH_SPEC","IN_DONE_R","IN_DONE_W","IN_DSCR_EMPTY_R","IN_DSCR_EMPTY_W","IN_DSCR_ERR_R","IN_DSCR_ERR_W","IN_ERR_EOF_R","IN_ERR_EOF_W","IN_SUC_EOF_R","IN_SUC_EOF_W","OUTFIFO_OVF_R","OUTFIFO_OVF_W","OUTFIFO_UDF_R","OUTFIFO_UDF_W","OUT_DONE_R","OUT_DONE_W","OUT_DSCR_ERR_R","OUT_DSCR_ERR_W","OUT_EOF_R","OUT_EOF_W","OUT_TOTAL_EOF_R","OUT_TOTAL_EOF_W","R","W","bits","borrow","borrow_mut","from","in_done","in_done","in_dscr_empty","in_dscr_empty","in_dscr_err","in_dscr_err","in_err_eof","in_err_eof","in_suc_eof","in_suc_eof","infifo_ovf","infifo_ovf","infifo_udf","infifo_udf","into","out_done","out_done","out_dscr_err","out_dscr_err","out_eof","out_eof","out_total_eof","out_total_eof","outfifo_ovf","outfifo_ovf","outfifo_udf","outfifo_udf","try_from","try_into","type_id","INFIFO_OVF_R","INFIFO_OVF_W","INFIFO_UDF_R","INFIFO_UDF_W","INT_RAW_CH_SPEC","IN_DONE_R","IN_DONE_W","IN_DSCR_EMPTY_R","IN_DSCR_EMPTY_W","IN_DSCR_ERR_R","IN_DSCR_ERR_W","IN_ERR_EOF_R","IN_ERR_EOF_W","IN_SUC_EOF_R","IN_SUC_EOF_W","OUTFIFO_OVF_R","OUTFIFO_OVF_W","OUTFIFO_UDF_R","OUTFIFO_UDF_W","OUT_DONE_R","OUT_DONE_W","OUT_DSCR_ERR_R","OUT_DSCR_ERR_W","OUT_EOF_R","OUT_EOF_W","OUT_TOTAL_EOF_R","OUT_TOTAL_EOF_W","R","W","bits","borrow","borrow_mut","from","in_done","in_done","in_dscr_empty","in_dscr_empty","in_dscr_err","in_dscr_err","in_err_eof","in_err_eof","in_suc_eof","in_suc_eof","infifo_ovf","infifo_ovf","infifo_udf","infifo_udf","into","out_done","out_done","out_dscr_err","out_dscr_err","out_eof","out_eof","out_total_eof","out_total_eof","outfifo_ovf","outfifo_ovf","outfifo_udf","outfifo_udf","try_from","try_into","type_id","INFIFO_OVF_R","INFIFO_UDF_R","INT_ST_CH0_SPEC","IN_DONE_R","IN_DSCR_EMPTY_R","IN_DSCR_ERR_R","IN_ERR_EOF_R","IN_SUC_EOF_R","OUTFIFO_OVF_R","OUTFIFO_UDF_R","OUT_DONE_R","OUT_DSCR_ERR_R","OUT_EOF_R","OUT_TOTAL_EOF_R","R","borrow","borrow_mut","from","in_done","in_dscr_empty","in_dscr_err","in_err_eof","in_suc_eof","infifo_ovf","infifo_udf","into","out_done","out_dscr_err","out_eof","out_total_eof","outfifo_ovf","outfifo_udf","try_from","try_into","type_id","AHBM_RST_INTER_R","AHBM_RST_INTER_W","ARB_PRI_DIS_R","ARB_PRI_DIS_W","CLK_EN_R","CLK_EN_W","MISC_CONF_SPEC","R","W","ahbm_rst_inter","ahbm_rst_inter","arb_pri_dis","arb_pri_dis","bits","borrow","borrow_mut","clk_en","clk_en","from","into","try_from","try_into","type_id","OUTDSCR_BURST_EN_R","OUTDSCR_BURST_EN_W","OUT_AUTO_WRBACK_R","OUT_AUTO_WRBACK_W","OUT_CONF0_CH_SPEC","OUT_DATA_BURST_EN_R","OUT_DATA_BURST_EN_W","OUT_EOF_MODE_R","OUT_EOF_MODE_W","OUT_LOOP_TEST_R","OUT_LOOP_TEST_W","OUT_RST_R","OUT_RST_W","R","W","bits","borrow","borrow_mut","from","into","out_auto_wrback","out_auto_wrback","out_data_burst_en","out_data_burst_en","out_eof_mode","out_eof_mode","out_loop_test","out_loop_test","out_rst","out_rst","outdscr_burst_en","outdscr_burst_en","try_from","try_into","type_id","OUT_CHECK_OWNER_R","OUT_CHECK_OWNER_W","OUT_CONF1_CH_SPEC","R","W","bits","borrow","borrow_mut","from","into","out_check_owner","out_check_owner","try_from","try_into","type_id","OUTLINK_DSCR_BF0_R","OUT_DSCR_BF0_CH0_SPEC","R","borrow","borrow_mut","from","into","outlink_dscr_bf0","try_from","try_into","type_id","OUTLINK_DSCR_BF1_R","OUT_DSCR_BF1_CH0_SPEC","R","borrow","borrow_mut","from","into","outlink_dscr_bf1","try_from","try_into","type_id","OUTLINK_DSCR_R","OUT_DSCR_CH0_SPEC","R","borrow","borrow_mut","from","into","outlink_dscr","try_from","try_into","type_id","OUT_EOF_BFR_DES_ADDR_CH0_SPEC","OUT_EOF_BFR_DES_ADDR_R","R","borrow","borrow_mut","from","into","out_eof_bfr_des_addr","try_from","try_into","type_id","OUT_EOF_DES_ADDR_CH_SPEC","OUT_EOF_DES_ADDR_R","R","borrow","borrow_mut","from","into","out_eof_des_addr","try_from","try_into","type_id","OUTLINK_ADDR_R","OUTLINK_ADDR_W","OUTLINK_PARK_R","OUTLINK_RESTART_R","OUTLINK_RESTART_W","OUTLINK_START_R","OUTLINK_START_W","OUTLINK_STOP_R","OUTLINK_STOP_W","OUT_LINK_CH_SPEC","R","W","bits","borrow","borrow_mut","from","into","outlink_addr","outlink_addr","outlink_park","outlink_restart","outlink_restart","outlink_start","outlink_start","outlink_stop","outlink_stop","try_from","try_into","type_id","OUT_PERI_SEL_CH_SPEC","PERI_OUT_SEL_R","PERI_OUT_SEL_W","R","W","bits","borrow","borrow_mut","from","into","peri_out_sel","peri_out_sel","try_from","try_into","type_id","OUT_PRI_CH_SPEC","R","TX_PRI_R","TX_PRI_W","W","bits","borrow","borrow_mut","from","into","try_from","try_into","tx_pri","tx_pri","type_id","OUTFIFO_PUSH_R","OUTFIFO_PUSH_W","OUTFIFO_WDATA_R","OUTFIFO_WDATA_W","OUT_PUSH_CH0_SPEC","R","W","bits","borrow","borrow_mut","from","into","outfifo_push","outfifo_push","outfifo_wdata","outfifo_wdata","try_from","try_into","type_id","OUTLINK_DSCR_ADDR_R","OUT_DSCR_STATE_R","OUT_STATE_CH0_SPEC","OUT_STATE_R","R","borrow","borrow_mut","from","into","out_dscr_state","out_state","outlink_dscr_addr","try_from","try_into","type_id","OUTFIFO_CNT_R","OUTFIFO_EMPTY_R","OUTFIFO_FULL_R","OUTFIFO_STATUS_CH0_SPEC","OUT_REMAIN_UNDER_1B_R","OUT_REMAIN_UNDER_2B_R","OUT_REMAIN_UNDER_3B_R","OUT_REMAIN_UNDER_4B_R","R","borrow","borrow_mut","from","into","out_remain_under_1b","out_remain_under_2b","out_remain_under_3b","out_remain_under_4b","outfifo_cnt","outfifo_empty","outfifo_full","try_from","try_into","type_id","K_MEM","MULT_CONF","MULT_DATE","MULT_INT_CLR","MULT_INT_ENA","MULT_INT_RAW","MULT_INT_ST","PX_MEM","PY_MEM","RegisterBlock","borrow","borrow_mut","from","into","k_mem","k_mem","k_mem_iter","mult_conf","mult_conf","mult_date","mult_date","mult_int_clr","mult_int_clr","mult_int_ena","mult_int_ena","mult_int_raw","mult_int_raw","mult_int_st","mult_int_st","px_mem","px_mem","px_mem_iter","py_mem","py_mem","py_mem_iter","try_from","try_into","type_id","K_MEM_SPEC","R","W","bits","borrow","borrow_mut","from","into","try_from","try_into","type_id","CLK_EN_R","CLK_EN_W","KEY_LENGTH_R","KEY_LENGTH_W","MULT_CONF_SPEC","R","RESET_W","SECURITY_MODE_R","SECURITY_MODE_W","START_R","START_W","VERIFICATION_RESULT_R","W","WORK_MODE_R","WORK_MODE_W","bits","borrow","borrow_mut","clk_en","clk_en","from","into","key_length","key_length","reset","security_mode","security_mode","start","start","try_from","try_into","type_id","verification_result","work_mode","work_mode","DATE_R","DATE_W","MULT_DATE_SPEC","R","W","bits","borrow","borrow_mut","date","date","from","into","try_from","try_into","type_id","CALC_DONE_INT_CLR_W","MULT_INT_CLR_SPEC","W","bits","borrow","borrow_mut","calc_done_int_clr","from","into","try_from","try_into","type_id","CALC_DONE_INT_ENA_R","CALC_DONE_INT_ENA_W","MULT_INT_ENA_SPEC","R","W","bits","borrow","borrow_mut","calc_done_int_ena","calc_done_int_ena","from","into","try_from","try_into","type_id","CALC_DONE_INT_RAW_R","MULT_INT_RAW_SPEC","R","borrow","borrow_mut","calc_done_int_raw","from","into","try_from","try_into","type_id","CALC_DONE_INT_ST_R","MULT_INT_ST_SPEC","R","borrow","borrow_mut","calc_done_int_st","from","into","try_from","try_into","type_id","PX_MEM_SPEC","R","W","bits","borrow","borrow_mut","from","into","try_from","try_into","type_id","PY_MEM_SPEC","R","W","bits","borrow","borrow_mut","from","into","try_from","try_into","type_id","CLK","CMD","CONF","DAC_CONF","DATE","INT_CLR","INT_ENA","INT_RAW","INT_ST","PGM_CHECK_VALUE0","PGM_CHECK_VALUE1","PGM_CHECK_VALUE2","PGM_DATA0","PGM_DATA1","PGM_DATA2","PGM_DATA3","PGM_DATA4","PGM_DATA5","PGM_DATA6","PGM_DATA7","RD_BLK1_DATA0","RD_BLK1_DATA1","RD_BLK1_DATA2","RD_BLK2_DATA0","RD_BLK2_DATA1","RD_BLK2_DATA2","RD_BLK2_DATA3","RD_BLK2_DATA4","RD_BLK2_DATA5","RD_BLK2_DATA6","RD_BLK2_DATA7","RD_BLK3_DATA0","RD_BLK3_DATA1","RD_BLK3_DATA2","RD_BLK3_DATA3","RD_BLK3_DATA4","RD_BLK3_DATA5","RD_BLK3_DATA6","RD_BLK3_DATA7","RD_REPEAT_DATA0","RD_REPEAT_ERR","RD_RS_ERR","RD_TIM_CONF","RD_WR_DIS","RegisterBlock","STATUS","WR_TIM_CONF0","WR_TIM_CONF1","WR_TIM_CONF2","borrow","borrow_mut","clk","clk","cmd","cmd","conf","conf","dac_conf","dac_conf","date","date","from","int_clr","int_clr","int_ena","int_ena","int_raw","int_raw","int_st","int_st","into","pgm_check_value0","pgm_check_value0","pgm_check_value1","pgm_check_value1","pgm_check_value2","pgm_check_value2","pgm_data0","pgm_data0","pgm_data1","pgm_data1","pgm_data2","pgm_data2","pgm_data3","pgm_data3","pgm_data4","pgm_data4","pgm_data5","pgm_data5","pgm_data6","pgm_data6","pgm_data7","pgm_data7","rd_blk1_data0","rd_blk1_data0","rd_blk1_data1","rd_blk1_data1","rd_blk1_data2","rd_blk1_data2","rd_blk2_data0","rd_blk2_data0","rd_blk2_data1","rd_blk2_data1","rd_blk2_data2","rd_blk2_data2","rd_blk2_data3","rd_blk2_data3","rd_blk2_data4","rd_blk2_data4","rd_blk2_data5","rd_blk2_data5","rd_blk2_data6","rd_blk2_data6","rd_blk2_data7","rd_blk2_data7","rd_blk3_data0","rd_blk3_data0","rd_blk3_data1","rd_blk3_data1","rd_blk3_data2","rd_blk3_data2","rd_blk3_data3","rd_blk3_data3","rd_blk3_data4","rd_blk3_data4","rd_blk3_data5","rd_blk3_data5","rd_blk3_data6","rd_blk3_data6","rd_blk3_data7","rd_blk3_data7","rd_repeat_data0","rd_repeat_data0","rd_repeat_err","rd_repeat_err","rd_rs_err","rd_rs_err","rd_tim_conf","rd_tim_conf","rd_wr_dis","rd_wr_dis","status","status","try_from","try_into","type_id","wr_tim_conf0","wr_tim_conf0","wr_tim_conf1","wr_tim_conf1","wr_tim_conf2","wr_tim_conf2","CLK_SPEC","EFUSE_MEM_FORCE_PD_R","EFUSE_MEM_FORCE_PD_W","EFUSE_MEM_FORCE_PU_R","EFUSE_MEM_FORCE_PU_W","EN_R","EN_W","MEM_CLK_FORCE_ON_R","MEM_CLK_FORCE_ON_W","R","W","bits","borrow","borrow_mut","efuse_mem_force_pd","efuse_mem_force_pd","efuse_mem_force_pu","efuse_mem_force_pu","en","en","from","into","mem_clk_force_on","mem_clk_force_on","try_from","try_into","type_id","BLK_NUM_R","BLK_NUM_W","CMD_SPEC","PGM_CMD_R","PGM_CMD_W","R","READ_CMD_R","READ_CMD_W","W","bits","blk_num","blk_num","borrow","borrow_mut","from","into","pgm_cmd","pgm_cmd","read_cmd","read_cmd","try_from","try_into","type_id","CONF_SPEC","OP_CODE_R","OP_CODE_W","R","W","bits","borrow","borrow_mut","from","into","op_code","op_code","try_from","try_into","type_id","DAC_CLK_DIV_R","DAC_CLK_DIV_W","DAC_CLK_PAD_SEL_R","DAC_CLK_PAD_SEL_W","DAC_CONF_SPEC","DAC_NUM_R","DAC_NUM_W","OE_CLR_R","OE_CLR_W","R","W","bits","borrow","borrow_mut","dac_clk_div","dac_clk_div","dac_clk_pad_sel","dac_clk_pad_sel","dac_num","dac_num","from","into","oe_clr","oe_clr","try_from","try_into","type_id","DATE_R","DATE_SPEC","DATE_W","R","W","bits","borrow","borrow_mut","date","date","from","into","try_from","try_into","type_id","INT_CLR_SPEC","PGM_DONE_INT_CLR_W","READ_DONE_INT_CLR_W","W","bits","borrow","borrow_mut","from","into","pgm_done_int_clr","read_done_int_clr","try_from","try_into","type_id","INT_ENA_SPEC","PGM_DONE_INT_ENA_R","PGM_DONE_INT_ENA_W","R","READ_DONE_INT_ENA_R","READ_DONE_INT_ENA_W","W","bits","borrow","borrow_mut","from","into","pgm_done_int_ena","pgm_done_int_ena","read_done_int_ena","read_done_int_ena","try_from","try_into","type_id","INT_RAW_SPEC","PGM_DONE_INT_RAW_R","PGM_DONE_INT_RAW_W","R","READ_DONE_INT_RAW_R","READ_DONE_INT_RAW_W","W","bits","borrow","borrow_mut","from","into","pgm_done_int_raw","pgm_done_int_raw","read_done_int_raw","read_done_int_raw","try_from","try_into","type_id","INT_ST_SPEC","PGM_DONE_INT_ST_R","R","READ_DONE_INT_ST_R","borrow","borrow_mut","from","into","pgm_done_int_st","read_done_int_st","try_from","try_into","type_id","PGM_CHECK_VALUE0_SPEC","PGM_RS_DATA_0_R","PGM_RS_DATA_0_W","R","W","bits","borrow","borrow_mut","from","into","pgm_rs_data_0","pgm_rs_data_0","try_from","try_into","type_id","PGM_CHECK_VALUE1_SPEC","PGM_RS_DATA_1_R","PGM_RS_DATA_1_W","R","W","bits","borrow","borrow_mut","from","into","pgm_rs_data_1","pgm_rs_data_1","try_from","try_into","type_id","PGM_CHECK_VALUE2_SPEC","PGM_RS_DATA_2_R","PGM_RS_DATA_2_W","R","W","bits","borrow","borrow_mut","from","into","pgm_rs_data_2","pgm_rs_data_2","try_from","try_into","type_id","PGM_DATA0_SPEC","PGM_DATA_0_R","PGM_DATA_0_W","R","W","bits","borrow","borrow_mut","from","into","pgm_data_0","pgm_data_0","try_from","try_into","type_id","PGM_DATA1_SPEC","PGM_DATA_1_R","PGM_DATA_1_W","R","W","bits","borrow","borrow_mut","from","into","pgm_data_1","pgm_data_1","try_from","try_into","type_id","PGM_DATA2_SPEC","PGM_DATA_2_R","PGM_DATA_2_W","R","W","bits","borrow","borrow_mut","from","into","pgm_data_2","pgm_data_2","try_from","try_into","type_id","PGM_DATA3_SPEC","PGM_DATA_3_R","PGM_DATA_3_W","R","W","bits","borrow","borrow_mut","from","into","pgm_data_3","pgm_data_3","try_from","try_into","type_id","PGM_DATA4_SPEC","PGM_DATA_4_R","PGM_DATA_4_W","R","W","bits","borrow","borrow_mut","from","into","pgm_data_4","pgm_data_4","try_from","try_into","type_id","PGM_DATA5_SPEC","PGM_DATA_5_R","PGM_DATA_5_W","R","W","bits","borrow","borrow_mut","from","into","pgm_data_5","pgm_data_5","try_from","try_into","type_id","PGM_DATA6_SPEC","PGM_DATA_6_R","PGM_DATA_6_W","R","W","bits","borrow","borrow_mut","from","into","pgm_data_6","pgm_data_6","try_from","try_into","type_id","PGM_DATA7_SPEC","PGM_DATA_7_R","PGM_DATA_7_W","R","W","bits","borrow","borrow_mut","from","into","pgm_data_7","pgm_data_7","try_from","try_into","type_id","R","RD_BLK1_DATA0_SPEC","SYSTEM_DATA0_R","borrow","borrow_mut","from","into","system_data0","try_from","try_into","type_id","R","RD_BLK1_DATA1_SPEC","SYSTEM_DATA1_R","borrow","borrow_mut","from","into","system_data1","try_from","try_into","type_id","R","RD_BLK1_DATA2_SPEC","SYSTEM_DATA2_R","borrow","borrow_mut","from","into","system_data2","try_from","try_into","type_id","BLK2_DATA0_R","R","RD_BLK2_DATA0_SPEC","blk2_data0","borrow","borrow_mut","from","into","try_from","try_into","type_id","BLK2_EFUSE_VERSION_R","LDO_VOL_BIAS_CONFIG_LOW_R","MAC_ID_HIGH_R","PKG_VERSION_R","R","RD_BLK2_DATA1_SPEC","RF_REF_I_BIAS_CONFIG_R","WAFER_VERSION_R","blk2_efuse_version","borrow","borrow_mut","from","into","ldo_vol_bias_config_low","mac_id_high","pkg_version","rf_ref_i_bias_config","try_from","try_into","type_id","wafer_version","LDO_VOL_BIAS_CONFIG_HIGH_R","PVT_LOW_R","R","RD_BLK2_DATA2_SPEC","borrow","borrow_mut","from","into","ldo_vol_bias_config_high","pvt_low","try_from","try_into","type_id","ADC_CALIBRATION_0_R","PVT_HIGH_R","R","RD_BLK2_DATA3_SPEC","adc_calibration_0","borrow","borrow_mut","from","into","pvt_high","try_from","try_into","type_id","ADC_CALIBRATION_1_R","R","RD_BLK2_DATA4_SPEC","adc_calibration_1","borrow","borrow_mut","from","into","try_from","try_into","type_id","ADC_CALIBRATION_2_R","R","RD_BLK2_DATA5_SPEC","adc_calibration_2","borrow","borrow_mut","from","into","try_from","try_into","type_id","ADC_CALIBRATION_3_R","BLK2_RESERVED_DATA_0_R","R","RD_BLK2_DATA6_SPEC","adc_calibration_3","blk2_reserved_data_0","borrow","borrow_mut","from","into","try_from","try_into","type_id","BLK2_RESERVED_DATA_1_R","R","RD_BLK2_DATA7_SPEC","blk2_reserved_data_1","borrow","borrow_mut","from","into","try_from","try_into","type_id","BLK3_DATA0_R","R","RD_BLK3_DATA0_SPEC","blk3_data0","borrow","borrow_mut","from","into","try_from","try_into","type_id","BLK3_DATA1_R","R","RD_BLK3_DATA1_SPEC","blk3_data1","borrow","borrow_mut","from","into","try_from","try_into","type_id","BLK3_DATA2_R","R","RD_BLK3_DATA2_SPEC","blk3_data2","borrow","borrow_mut","from","into","try_from","try_into","type_id","BLK3_DATA3_R","R","RD_BLK3_DATA3_SPEC","blk3_data3","borrow","borrow_mut","from","into","try_from","try_into","type_id","BLK3_DATA4_R","R","RD_BLK3_DATA4_SPEC","blk3_data4","borrow","borrow_mut","from","into","try_from","try_into","type_id","BLK3_DATA5_R","R","RD_BLK3_DATA5_SPEC","blk3_data5","borrow","borrow_mut","from","into","try_from","try_into","type_id","BLK3_DATA6_R","R","RD_BLK3_DATA6_SPEC","blk3_data6","borrow","borrow_mut","from","into","try_from","try_into","type_id","BLK3_DATA7_R","R","RD_BLK3_DATA7_SPEC","blk3_data7","borrow","borrow_mut","from","into","try_from","try_into","type_id","DIS_DIRECT_BOOT_R","DIS_DOWNLOAD_ICACHE_R","DIS_DOWNLOAD_MANUAL_ENCRYPT_R","DIS_DOWNLOAD_MODE_R","DIS_PAD_JTAG_R","ENABLE_SECURITY_DOWNLOAD_R","FLASH_TPUW_R","FORCE_SEND_RESUME_R","R","RD_DIS_R","RD_REPEAT_DATA0_SPEC","RPT4_RESERVED_R","SECURE_BOOT_EN_R","SPI_BOOT_ENCRYPT_DECRYPT_CNT_R","UART_PRINT_CONTROL_R","WDT_DELAY_SEL_R","XTS_KEY_LENGTH_256_R","borrow","borrow_mut","dis_direct_boot","dis_download_icache","dis_download_manual_encrypt","dis_download_mode","dis_pad_jtag","enable_security_download","flash_tpuw","force_send_resume","from","into","rd_dis","rpt4_reserved","secure_boot_en","spi_boot_encrypt_decrypt_cnt","try_from","try_into","type_id","uart_print_control","wdt_delay_sel","xts_key_length_256","DIS_DIRECT_BOOT_ERR_R","DIS_DOWNLOAD_ICACHE_ERR_R","DIS_DOWNLOAD_MANUAL_ENCRYPT_ERR_R","DIS_DOWNLOAD_MODE_ERR_R","DIS_PAD_JTAG_ERR_R","ENABLE_SECURITY_DOWNLOAD_ERR_R","FLASH_TPUW_ERR_R","FORCE_SEND_RESUME_ERR_R","R","RD_DIS_ERR_R","RD_REPEAT_ERR_SPEC","RPT4_RESERVED_ERR_R","SECURE_BOOT_EN_ERR_R","SPI_BOOT_ENCRYPT_DECRYPT_CNT_ERR_R","UART_PRINT_CONTROL_ERR_R","WDT_DELAY_SEL_ERR_R","XTS_KEY_LENGTH_256_ERR_R","borrow","borrow_mut","dis_direct_boot_err","dis_download_icache_err","dis_download_manual_encrypt_err","dis_download_mode_err","dis_pad_jtag_err","enable_security_download_err","flash_tpuw_err","force_send_resume_err","from","into","rd_dis_err","rpt4_reserved_err","secure_boot_en_err","spi_boot_encrypt_decrypt_cnt_err","try_from","try_into","type_id","uart_print_control_err","wdt_delay_sel_err","xts_key_length_256_err","BLK1_ERR_NUM_R","BLK1_FAIL_R","BLK2_ERR_NUM_R","BLK2_FAIL_R","BLK3_ERR_NUM_R","BLK3_FAIL_R","R","RD_RS_ERR_SPEC","blk1_err_num","blk1_fail","blk2_err_num","blk2_fail","blk3_err_num","blk3_fail","borrow","borrow_mut","from","into","try_from","try_into","type_id","R","RD_TIM_CONF_SPEC","READ_INIT_NUM_R","READ_INIT_NUM_W","THR_A_R","THR_A_W","TRD_R","TRD_W","TSUR_A_R","TSUR_A_W","W","bits","borrow","borrow_mut","from","into","read_init_num","read_init_num","thr_a","thr_a","trd","trd","try_from","try_into","tsur_a","tsur_a","type_id","R","RD_WR_DIS_SPEC","WR_DIS_R","borrow","borrow_mut","from","into","try_from","try_into","type_id","wr_dis","BLK0_VALID_BIT_CNT_R","OTP_CSB_SW_R","OTP_LOAD_SW_R","OTP_PGENB_SW_R","OTP_STROBE_SW_R","OTP_VDDQ_C_SYNC2_R","OTP_VDDQ_IS_SW_R","R","STATE_R","STATUS_SPEC","blk0_valid_bit_cnt","borrow","borrow_mut","from","into","otp_csb_sw","otp_load_sw","otp_pgenb_sw","otp_strobe_sw","otp_vddq_c_sync2","otp_vddq_is_sw","state","try_from","try_into","type_id","R","THP_A_R","THP_A_W","TPGM_INACTIVE_R","TPGM_INACTIVE_W","TPGM_R","TPGM_W","W","WR_TIM_CONF0_SPEC","bits","borrow","borrow_mut","from","into","thp_a","thp_a","tpgm","tpgm","tpgm_inactive","tpgm_inactive","try_from","try_into","type_id","PWR_ON_NUM_R","PWR_ON_NUM_W","R","TSUP_A_R","TSUP_A_W","W","WR_TIM_CONF1_SPEC","bits","borrow","borrow_mut","from","into","pwr_on_num","pwr_on_num","try_from","try_into","tsup_a","tsup_a","type_id","PWR_OFF_NUM_R","PWR_OFF_NUM_W","R","W","WR_TIM_CONF2_SPEC","bits","borrow","borrow_mut","from","into","pwr_off_num","pwr_off_num","try_from","try_into","type_id","CACHE_ACS_CNT_CLR","CACHE_CONF_MISC","CACHE_ENCRYPT_DECRYPT_CLK_FORCE_ON","CACHE_ENCRYPT_DECRYPT_RECORD_DISABLE","CACHE_ILG_INT_CLR","CACHE_ILG_INT_ENA","CACHE_ILG_INT_ST","CACHE_MMU_FAULT_CONTENT","CACHE_MMU_FAULT_VADDR","CACHE_MMU_OWNER","CACHE_MMU_POWER_CTRL","CACHE_PRELOAD_INT_CTRL","CACHE_REQUEST","CACHE_STATE","CACHE_SYNC_INT_CTRL","CACHE_WRAP_AROUND_CTRL","CLOCK_GATE","CORE0_ACS_CACHE_INT_CLR","CORE0_ACS_CACHE_INT_ENA","CORE0_ACS_CACHE_INT_ST","CORE0_DBUS_REJECT_ST","CORE0_DBUS_REJECT_VADDR","CORE0_IBUS_REJECT_ST","CORE0_IBUS_REJECT_VADDR","DBUS_TO_FLASH_END_VADDR","DBUS_TO_FLASH_START_VADDR","IBUS_TO_FLASH_END_VADDR","IBUS_TO_FLASH_START_VADDR","ICACHE_ATOMIC_OPERATE_ENA","ICACHE_CTRL","ICACHE_CTRL1","ICACHE_FREEZE","ICACHE_SYNC_ADDR","ICACHE_SYNC_CTRL","ICACHE_SYNC_SIZE","ICACHE_TAG_POWER_CTRL","REG_DATE","RegisterBlock","borrow","borrow_mut","cache_acs_cnt_clr","cache_acs_cnt_clr","cache_conf_misc","cache_conf_misc","cache_encrypt_decrypt_clk_force_on","cache_encrypt_decrypt_clk_force_on","cache_encrypt_decrypt_record_disable","cache_encrypt_decrypt_record_disable","cache_ilg_int_clr","cache_ilg_int_clr","cache_ilg_int_ena","cache_ilg_int_ena","cache_ilg_int_st","cache_ilg_int_st","cache_mmu_fault_content","cache_mmu_fault_content","cache_mmu_fault_vaddr","cache_mmu_fault_vaddr","cache_mmu_owner","cache_mmu_owner","cache_mmu_power_ctrl","cache_mmu_power_ctrl","cache_preload_int_ctrl","cache_preload_int_ctrl","cache_request","cache_request","cache_state","cache_state","cache_sync_int_ctrl","cache_sync_int_ctrl","cache_wrap_around_ctrl","cache_wrap_around_ctrl","clock_gate","clock_gate","core0_acs_cache_int_clr","core0_acs_cache_int_clr","core0_acs_cache_int_ena","core0_acs_cache_int_ena","core0_acs_cache_int_st","core0_acs_cache_int_st","core0_dbus_reject_st","core0_dbus_reject_st","core0_dbus_reject_vaddr","core0_dbus_reject_vaddr","core0_ibus_reject_st","core0_ibus_reject_st","core0_ibus_reject_vaddr","core0_ibus_reject_vaddr","dbus_to_flash_end_vaddr","dbus_to_flash_end_vaddr","dbus_to_flash_start_vaddr","dbus_to_flash_start_vaddr","from","ibus_to_flash_end_vaddr","ibus_to_flash_end_vaddr","ibus_to_flash_start_vaddr","ibus_to_flash_start_vaddr","icache_atomic_operate_ena","icache_atomic_operate_ena","icache_ctrl","icache_ctrl","icache_ctrl1","icache_ctrl1","icache_freeze","icache_freeze","icache_sync_addr","icache_sync_addr","icache_sync_ctrl","icache_sync_ctrl","icache_sync_size","icache_sync_size","icache_tag_power_ctrl","icache_tag_power_ctrl","into","reg_date","reg_date","try_from","try_into","type_id","CACHE_ACS_CNT_CLR_SPEC","DBUS_ACS_CNT_CLR_W","IBUS_ACS_CNT_CLR_W","W","bits","borrow","borrow_mut","dbus_acs_cnt_clr","from","ibus_acs_cnt_clr","into","try_from","try_into","type_id","CACHE_CONF_MISC_SPEC","CACHE_IGNORE_PRELOAD_MMU_ENTRY_FAULT_R","CACHE_IGNORE_PRELOAD_MMU_ENTRY_FAULT_W","CACHE_IGNORE_SYNC_MMU_ENTRY_FAULT_R","CACHE_IGNORE_SYNC_MMU_ENTRY_FAULT_W","CACHE_MMU_PAGE_SIZE_R","CACHE_MMU_PAGE_SIZE_W","CACHE_TRACE_ENA_R","CACHE_TRACE_ENA_W","R","W","bits","borrow","borrow_mut","cache_ignore_preload_mmu_entry_fault","cache_ignore_preload_mmu_entry_fault","cache_ignore_sync_mmu_entry_fault","cache_ignore_sync_mmu_entry_fault","cache_mmu_page_size","cache_mmu_page_size","cache_trace_ena","cache_trace_ena","from","into","try_from","try_into","type_id","CACHE_ENCRYPT_DECRYPT_CLK_FORCE_ON_SPEC","CLK_FORCE_ON_AUTO_CRYPT_R","CLK_FORCE_ON_AUTO_CRYPT_W","CLK_FORCE_ON_CRYPT_R","CLK_FORCE_ON_CRYPT_W","CLK_FORCE_ON_MANUAL_CRYPT_R","CLK_FORCE_ON_MANUAL_CRYPT_W","R","W","bits","borrow","borrow_mut","clk_force_on_auto_crypt","clk_force_on_auto_crypt","clk_force_on_crypt","clk_force_on_crypt","clk_force_on_manual_crypt","clk_force_on_manual_crypt","from","into","try_from","try_into","type_id","CACHE_ENCRYPT_DECRYPT_RECORD_DISABLE_SPEC","R","RECORD_DISABLE_DB_ENCRYPT_R","RECORD_DISABLE_DB_ENCRYPT_W","RECORD_DISABLE_G0CB_DECRYPT_R","RECORD_DISABLE_G0CB_DECRYPT_W","W","bits","borrow","borrow_mut","from","into","record_disable_db_encrypt","record_disable_db_encrypt","record_disable_g0cb_decrypt","record_disable_g0cb_decrypt","try_from","try_into","type_id","CACHE_ILG_INT_CLR_SPEC","DBUS_CNT_OVF_INT_CLR_W","IBUS_CNT_OVF_INT_CLR_W","ICACHE_PRELOAD_OP_FAULT_INT_CLR_W","ICACHE_SYNC_OP_FAULT_INT_CLR_W","MMU_ENTRY_FAULT_INT_CLR_W","W","bits","borrow","borrow_mut","dbus_cnt_ovf_int_clr","from","ibus_cnt_ovf_int_clr","icache_preload_op_fault_int_clr","icache_sync_op_fault_int_clr","into","mmu_entry_fault_int_clr","try_from","try_into","type_id","CACHE_ILG_INT_ENA_SPEC","DBUS_CNT_OVF_INT_ENA_R","DBUS_CNT_OVF_INT_ENA_W","IBUS_CNT_OVF_INT_ENA_R","IBUS_CNT_OVF_INT_ENA_W","ICACHE_PRELOAD_OP_FAULT_INT_ENA_R","ICACHE_PRELOAD_OP_FAULT_INT_ENA_W","ICACHE_SYNC_OP_FAULT_INT_ENA_R","ICACHE_SYNC_OP_FAULT_INT_ENA_W","MMU_ENTRY_FAULT_INT_ENA_R","MMU_ENTRY_FAULT_INT_ENA_W","R","W","bits","borrow","borrow_mut","dbus_cnt_ovf_int_ena","dbus_cnt_ovf_int_ena","from","ibus_cnt_ovf_int_ena","ibus_cnt_ovf_int_ena","icache_preload_op_fault_int_ena","icache_preload_op_fault_int_ena","icache_sync_op_fault_int_ena","icache_sync_op_fault_int_ena","into","mmu_entry_fault_int_ena","mmu_entry_fault_int_ena","try_from","try_into","type_id","CACHE_ILG_INT_ST_SPEC","DBUS_ACS_CNT_OVF_ST_R","DBUS_ACS_FLASH_MISS_CNT_OVF_ST_R","IBUS_ACS_CNT_OVF_ST_R","IBUS_ACS_MISS_CNT_OVF_ST_R","ICACHE_PRELOAD_OP_FAULT_ST_R","ICACHE_SYNC_OP_FAULT_ST_R","MMU_ENTRY_FAULT_ST_R","R","borrow","borrow_mut","dbus_acs_cnt_ovf_st","dbus_acs_flash_miss_cnt_ovf_st","from","ibus_acs_cnt_ovf_st","ibus_acs_miss_cnt_ovf_st","icache_preload_op_fault_st","icache_sync_op_fault_st","into","mmu_entry_fault_st","try_from","try_into","type_id","CACHE_MMU_FAULT_CODE_R","CACHE_MMU_FAULT_CONTENT_R","CACHE_MMU_FAULT_CONTENT_SPEC","R","borrow","borrow_mut","cache_mmu_fault_code","cache_mmu_fault_content","from","into","try_from","try_into","type_id","CACHE_MMU_FAULT_VADDR_R","CACHE_MMU_FAULT_VADDR_SPEC","R","borrow","borrow_mut","cache_mmu_fault_vaddr","from","into","try_from","try_into","type_id","CACHE_MMU_OWNER_R","CACHE_MMU_OWNER_SPEC","CACHE_MMU_OWNER_W","R","W","bits","borrow","borrow_mut","cache_mmu_owner","cache_mmu_owner","from","into","try_from","try_into","type_id","CACHE_MMU_MEM_FORCE_ON_R","CACHE_MMU_MEM_FORCE_ON_W","CACHE_MMU_MEM_FORCE_PD_R","CACHE_MMU_MEM_FORCE_PD_W","CACHE_MMU_MEM_FORCE_PU_R","CACHE_MMU_MEM_FORCE_PU_W","CACHE_MMU_POWER_CTRL_SPEC","R","W","bits","borrow","borrow_mut","cache_mmu_mem_force_on","cache_mmu_mem_force_on","cache_mmu_mem_force_pd","cache_mmu_mem_force_pd","cache_mmu_mem_force_pu","cache_mmu_mem_force_pu","from","into","try_from","try_into","type_id","CACHE_PRELOAD_INT_CTRL_SPEC","ICACHE_PRELOAD_INT_CLR_W","ICACHE_PRELOAD_INT_ENA_R","ICACHE_PRELOAD_INT_ENA_W","ICACHE_PRELOAD_INT_ST_R","R","W","bits","borrow","borrow_mut","from","icache_preload_int_clr","icache_preload_int_ena","icache_preload_int_ena","icache_preload_int_st","into","try_from","try_into","type_id","BYPASS_R","BYPASS_W","CACHE_REQUEST_SPEC","R","W","bits","borrow","borrow_mut","bypass","bypass","from","into","try_from","try_into","type_id","CACHE_STATE_SPEC","ICACHE_STATE_R","R","borrow","borrow_mut","from","icache_state","into","try_from","try_into","type_id","CACHE_SYNC_INT_CTRL_SPEC","ICACHE_SYNC_INT_CLR_W","ICACHE_SYNC_INT_ENA_R","ICACHE_SYNC_INT_ENA_W","ICACHE_SYNC_INT_ST_R","R","W","bits","borrow","borrow_mut","from","icache_sync_int_clr","icache_sync_int_ena","icache_sync_int_ena","icache_sync_int_st","into","try_from","try_into","type_id","CACHE_FLASH_WRAP_AROUND_R","CACHE_FLASH_WRAP_AROUND_W","CACHE_WRAP_AROUND_CTRL_SPEC","R","W","bits","borrow","borrow_mut","cache_flash_wrap_around","cache_flash_wrap_around","from","into","try_from","try_into","type_id","CLK_EN_R","CLK_EN_W","CLOCK_GATE_SPEC","R","W","bits","borrow","borrow_mut","clk_en","clk_en","from","into","try_from","try_into","type_id","CORE0_ACS_CACHE_INT_CLR_SPEC","CORE0_DBUS_ACS_MSK_IC_INT_CLR_W","CORE0_DBUS_REJECT_INT_CLR_W","CORE0_DBUS_WR_IC_INT_CLR_W","CORE0_IBUS_ACS_MSK_IC_INT_CLR_W","CORE0_IBUS_REJECT_INT_CLR_W","CORE0_IBUS_WR_IC_INT_CLR_W","W","bits","borrow","borrow_mut","core0_dbus_acs_msk_ic_int_clr","core0_dbus_reject_int_clr","core0_dbus_wr_ic_int_clr","core0_ibus_acs_msk_ic_int_clr","core0_ibus_reject_int_clr","core0_ibus_wr_ic_int_clr","from","into","try_from","try_into","type_id","CORE0_ACS_CACHE_INT_ENA_SPEC","CORE0_DBUS_ACS_MSK_IC_INT_ENA_R","CORE0_DBUS_ACS_MSK_IC_INT_ENA_W","CORE0_DBUS_REJECT_INT_ENA_R","CORE0_DBUS_REJECT_INT_ENA_W","CORE0_DBUS_WR_IC_INT_ENA_R","CORE0_DBUS_WR_IC_INT_ENA_W","CORE0_IBUS_ACS_MSK_IC_INT_ENA_R","CORE0_IBUS_ACS_MSK_IC_INT_ENA_W","CORE0_IBUS_REJECT_INT_ENA_R","CORE0_IBUS_REJECT_INT_ENA_W","CORE0_IBUS_WR_IC_INT_ENA_R","CORE0_IBUS_WR_IC_INT_ENA_W","R","W","bits","borrow","borrow_mut","core0_dbus_acs_msk_ic_int_ena","core0_dbus_acs_msk_ic_int_ena","core0_dbus_reject_int_ena","core0_dbus_reject_int_ena","core0_dbus_wr_ic_int_ena","core0_dbus_wr_ic_int_ena","core0_ibus_acs_msk_ic_int_ena","core0_ibus_acs_msk_ic_int_ena","core0_ibus_reject_int_ena","core0_ibus_reject_int_ena","core0_ibus_wr_ic_int_ena","core0_ibus_wr_ic_int_ena","from","into","try_from","try_into","type_id","CORE0_ACS_CACHE_INT_ST_SPEC","CORE0_DBUS_ACS_MSK_ICACHE_ST_R","CORE0_DBUS_REJECT_ST_R","CORE0_DBUS_WR_ICACHE_ST_R","CORE0_IBUS_ACS_MSK_ICACHE_ST_R","CORE0_IBUS_REJECT_ST_R","CORE0_IBUS_WR_ICACHE_ST_R","R","borrow","borrow_mut","core0_dbus_acs_msk_icache_st","core0_dbus_reject_st","core0_dbus_wr_icache_st","core0_ibus_acs_msk_icache_st","core0_ibus_reject_st","core0_ibus_wr_icache_st","from","into","try_from","try_into","type_id","CORE0_DBUS_ATTR_R","CORE0_DBUS_REJECT_ST_SPEC","CORE0_DBUS_WORLD_R","R","borrow","borrow_mut","core0_dbus_attr","core0_dbus_world","from","into","try_from","try_into","type_id","CORE0_DBUS_REJECT_VADDR_SPEC","CORE0_DBUS_VADDR_R","R","borrow","borrow_mut","core0_dbus_vaddr","from","into","try_from","try_into","type_id","CORE0_IBUS_ATTR_R","CORE0_IBUS_REJECT_ST_SPEC","CORE0_IBUS_WORLD_R","R","borrow","borrow_mut","core0_ibus_attr","core0_ibus_world","from","into","try_from","try_into","type_id","CORE0_IBUS_REJECT_VADDR_SPEC","CORE0_IBUS_VADDR_R","R","borrow","borrow_mut","core0_ibus_vaddr","from","into","try_from","try_into","type_id","DBUS_TO_FLASH_END_VADDR_R","DBUS_TO_FLASH_END_VADDR_SPEC","DBUS_TO_FLASH_END_VADDR_W","R","W","bits","borrow","borrow_mut","dbus_to_flash_end_vaddr","dbus_to_flash_end_vaddr","from","into","try_from","try_into","type_id","DBUS_TO_FLASH_START_VADDR_R","DBUS_TO_FLASH_START_VADDR_SPEC","DBUS_TO_FLASH_START_VADDR_W","R","W","bits","borrow","borrow_mut","dbus_to_flash_start_vaddr","dbus_to_flash_start_vaddr","from","into","try_from","try_into","type_id","IBUS_TO_FLASH_END_VADDR_R","IBUS_TO_FLASH_END_VADDR_SPEC","IBUS_TO_FLASH_END_VADDR_W","R","W","bits","borrow","borrow_mut","from","ibus_to_flash_end_vaddr","ibus_to_flash_end_vaddr","into","try_from","try_into","type_id","IBUS_TO_FLASH_START_VADDR_R","IBUS_TO_FLASH_START_VADDR_SPEC","IBUS_TO_FLASH_START_VADDR_W","R","W","bits","borrow","borrow_mut","from","ibus_to_flash_start_vaddr","ibus_to_flash_start_vaddr","into","try_from","try_into","type_id","ICACHE_ATOMIC_OPERATE_ENA_R","ICACHE_ATOMIC_OPERATE_ENA_SPEC","ICACHE_ATOMIC_OPERATE_ENA_W","R","W","bits","borrow","borrow_mut","from","icache_atomic_operate_ena","icache_atomic_operate_ena","into","try_from","try_into","type_id","ICACHE_CTRL_SPEC","ICACHE_ENABLE_R","ICACHE_ENABLE_W","R","W","bits","borrow","borrow_mut","from","icache_enable","icache_enable","into","try_from","try_into","type_id","ICACHE_CTRL1_SPEC","ICACHE_SHUT_DBUS_R","ICACHE_SHUT_DBUS_W","ICACHE_SHUT_IBUS_R","ICACHE_SHUT_IBUS_W","R","W","bits","borrow","borrow_mut","from","icache_shut_dbus","icache_shut_dbus","icache_shut_ibus","icache_shut_ibus","into","try_from","try_into","type_id","DONE_R","ENA_R","ENA_W","ICACHE_FREEZE_SPEC","MODE_R","MODE_W","R","W","bits","borrow","borrow_mut","done","ena","ena","from","into","mode","mode","try_from","try_into","type_id","ICACHE_SYNC_ADDR_R","ICACHE_SYNC_ADDR_SPEC","ICACHE_SYNC_ADDR_W","R","W","bits","borrow","borrow_mut","from","icache_sync_addr","icache_sync_addr","into","try_from","try_into","type_id","ICACHE_INVALIDATE_ENA_R","ICACHE_INVALIDATE_ENA_W","ICACHE_SYNC_CTRL_SPEC","ICACHE_SYNC_DONE_R","R","W","bits","borrow","borrow_mut","from","icache_invalidate_ena","icache_invalidate_ena","icache_sync_done","into","try_from","try_into","type_id","ICACHE_SYNC_SIZE_R","ICACHE_SYNC_SIZE_SPEC","ICACHE_SYNC_SIZE_W","R","W","bits","borrow","borrow_mut","from","icache_sync_size","icache_sync_size","into","try_from","try_into","type_id","ICACHE_TAG_MEM_FORCE_ON_R","ICACHE_TAG_MEM_FORCE_ON_W","ICACHE_TAG_MEM_FORCE_PD_R","ICACHE_TAG_MEM_FORCE_PD_W","ICACHE_TAG_MEM_FORCE_PU_R","ICACHE_TAG_MEM_FORCE_PU_W","ICACHE_TAG_POWER_CTRL_SPEC","R","W","bits","borrow","borrow_mut","from","icache_tag_mem_force_on","icache_tag_mem_force_on","icache_tag_mem_force_pd","icache_tag_mem_force_pd","icache_tag_mem_force_pu","icache_tag_mem_force_pu","into","try_from","try_into","type_id","DATE_R","DATE_W","R","REG_DATE_SPEC","W","bits","borrow","borrow_mut","date","date","from","into","try_from","try_into","type_id","BitReader","BitWriter","BitWriter0C","BitWriter0S","BitWriter0T","BitWriter1C","BitWriter1S","BitWriter1T","FieldReader","FieldSpec","FieldWriter","FieldWriterSafe","ONE_TO_MODIFY_FIELDS_BITMAP","R","RESET_VALUE","RawReg","Readable","Reg","RegisterSpec","Resettable","Ux","Ux","W","WIDTH","WIDTH","WIDTH","WIDTH","WIDTH","WIDTH","WIDTH","WIDTH","WIDTH","Writable","ZERO_TO_MODIFY_FIELDS_BITMAP","as_ptr","bit","bit","bit","bit","bit","bit","bit","bit","bit_is_clear","bit_is_set","bits","bits","bits","bits","borrow","borrow_mut","clear_bit","clear_bit","clear_bit_by_one","eq","eq","eq","from","into","mask","modify","offset","offset","offset","offset","offset","offset","offset","offset","offset","one","read","reset","reset_value","set_bit","set_bit","set_bit_by_zero","toggle_bit","toggle_bit","try_from","try_into","type_id","variant","variant","variant","variant","variant","variant","variant","variant","variant","width","width","width","width","width","width","width","width","width","write","write_with_zero","BT_SELECT","CLOCK_GATE","CPUSDIO_INT","ENABLE","ENABLE_W1TC","ENABLE_W1TS","FUNC_IN_SEL_CFG","FUNC_OUT_SEL_CFG","IN","OUT","OUT_W1TC","OUT_W1TS","PCPU_INT","PCPU_NMI_INT","PIN","REG_DATE","RegisterBlock","SDIO_SELECT","STATUS","STATUS_NEXT","STATUS_W1TC","STATUS_W1TS","STRAP","borrow","borrow_mut","bt_select","bt_select","clock_gate","clock_gate","cpusdio_int","cpusdio_int","enable","enable","enable_w1tc","enable_w1tc","enable_w1ts","enable_w1ts","from","func0_in_sel_cfg","func0_out_sel_cfg","func100_in_sel_cfg","func101_in_sel_cfg","func102_in_sel_cfg","func103_in_sel_cfg","func104_in_sel_cfg","func105_in_sel_cfg","func106_in_sel_cfg","func107_in_sel_cfg","func108_in_sel_cfg","func109_in_sel_cfg","func10_in_sel_cfg","func10_out_sel_cfg","func110_in_sel_cfg","func111_in_sel_cfg","func112_in_sel_cfg","func113_in_sel_cfg","func114_in_sel_cfg","func115_in_sel_cfg","func116_in_sel_cfg","func117_in_sel_cfg","func118_in_sel_cfg","func119_in_sel_cfg","func11_in_sel_cfg","func11_out_sel_cfg","func120_in_sel_cfg","func121_in_sel_cfg","func122_in_sel_cfg","func123_in_sel_cfg","func124_in_sel_cfg","func125_in_sel_cfg","func126_in_sel_cfg","func127_in_sel_cfg","func12_in_sel_cfg","func12_out_sel_cfg","func13_in_sel_cfg","func13_out_sel_cfg","func14_in_sel_cfg","func14_out_sel_cfg","func15_in_sel_cfg","func15_out_sel_cfg","func16_in_sel_cfg","func16_out_sel_cfg","func17_in_sel_cfg","func17_out_sel_cfg","func18_in_sel_cfg","func18_out_sel_cfg","func19_in_sel_cfg","func19_out_sel_cfg","func1_in_sel_cfg","func1_out_sel_cfg","func20_in_sel_cfg","func20_out_sel_cfg","func21_in_sel_cfg","func21_out_sel_cfg","func22_in_sel_cfg","func22_out_sel_cfg","func23_in_sel_cfg","func23_out_sel_cfg","func24_in_sel_cfg","func24_out_sel_cfg","func25_in_sel_cfg","func26_in_sel_cfg","func27_in_sel_cfg","func28_in_sel_cfg","func29_in_sel_cfg","func2_in_sel_cfg","func2_out_sel_cfg","func30_in_sel_cfg","func31_in_sel_cfg","func32_in_sel_cfg","func33_in_sel_cfg","func34_in_sel_cfg","func35_in_sel_cfg","func36_in_sel_cfg","func37_in_sel_cfg","func38_in_sel_cfg","func39_in_sel_cfg","func3_in_sel_cfg","func3_out_sel_cfg","func40_in_sel_cfg","func41_in_sel_cfg","func42_in_sel_cfg","func43_in_sel_cfg","func44_in_sel_cfg","func45_in_sel_cfg","func46_in_sel_cfg","func47_in_sel_cfg","func48_in_sel_cfg","func49_in_sel_cfg","func4_in_sel_cfg","func4_out_sel_cfg","func50_in_sel_cfg","func51_in_sel_cfg","func52_in_sel_cfg","func53_in_sel_cfg","func54_in_sel_cfg","func55_in_sel_cfg","func56_in_sel_cfg","func57_in_sel_cfg","func58_in_sel_cfg","func59_in_sel_cfg","func5_in_sel_cfg","func5_out_sel_cfg","func60_in_sel_cfg","func61_in_sel_cfg","func62_in_sel_cfg","func63_in_sel_cfg","func64_in_sel_cfg","func65_in_sel_cfg","func66_in_sel_cfg","func67_in_sel_cfg","func68_in_sel_cfg","func69_in_sel_cfg","func6_in_sel_cfg","func6_out_sel_cfg","func70_in_sel_cfg","func71_in_sel_cfg","func72_in_sel_cfg","func73_in_sel_cfg","func74_in_sel_cfg","func75_in_sel_cfg","func76_in_sel_cfg","func77_in_sel_cfg","func78_in_sel_cfg","func79_in_sel_cfg","func7_in_sel_cfg","func7_out_sel_cfg","func80_in_sel_cfg","func81_in_sel_cfg","func82_in_sel_cfg","func83_in_sel_cfg","func84_in_sel_cfg","func85_in_sel_cfg","func86_in_sel_cfg","func87_in_sel_cfg","func88_in_sel_cfg","func89_in_sel_cfg","func8_in_sel_cfg","func8_out_sel_cfg","func90_in_sel_cfg","func91_in_sel_cfg","func92_in_sel_cfg","func93_in_sel_cfg","func94_in_sel_cfg","func95_in_sel_cfg","func96_in_sel_cfg","func97_in_sel_cfg","func98_in_sel_cfg","func99_in_sel_cfg","func9_in_sel_cfg","func9_out_sel_cfg","func_in_sel_cfg","func_in_sel_cfg","func_in_sel_cfg_iter","func_out_sel_cfg","func_out_sel_cfg","func_out_sel_cfg_iter","in_","in_","into","out","out","out_w1tc","out_w1tc","out_w1ts","out_w1ts","pcpu_int","pcpu_int","pcpu_nmi_int","pcpu_nmi_int","pin","pin","pin_iter","reg_date","reg_date","sdio_select","sdio_select","status","status","status_next","status_next","status_w1tc","status_w1tc","status_w1ts","status_w1ts","strap","strap","try_from","try_into","type_id","BT_SELECT_SPEC","BT_SEL_R","BT_SEL_W","R","W","bits","borrow","borrow_mut","bt_sel","bt_sel","from","into","try_from","try_into","type_id","CLK_EN_R","CLK_EN_W","CLOCK_GATE_SPEC","R","W","bits","borrow","borrow_mut","clk_en","clk_en","from","into","try_from","try_into","type_id","CPUSDIO_INT_SPEC","R","SDIO_INT_R","borrow","borrow_mut","from","into","sdio_int","try_from","try_into","type_id","DATA_R","DATA_W","ENABLE_SPEC","R","W","bits","borrow","borrow_mut","data","data","from","into","try_from","try_into","type_id","ENABLE_W1TC_SPEC","ENABLE_W1TC_W","W","bits","borrow","borrow_mut","enable_w1tc","from","into","try_from","try_into","type_id","ENABLE_W1TS_SPEC","ENABLE_W1TS_W","W","bits","borrow","borrow_mut","enable_w1ts","from","into","try_from","try_into","type_id","FUNC_IN_SEL_CFG_SPEC","IN_INV_SEL_R","IN_INV_SEL_W","IN_SEL_R","IN_SEL_W","R","SEL_R","SEL_W","W","bits","borrow","borrow_mut","from","in_inv_sel","in_inv_sel","in_sel","in_sel","into","sel","sel","try_from","try_into","type_id","FUNC_OUT_SEL_CFG_SPEC","INV_SEL_R","INV_SEL_W","OEN_INV_SEL_R","OEN_INV_SEL_W","OEN_SEL_R","OEN_SEL_W","OUT_SEL_R","OUT_SEL_W","R","W","bits","borrow","borrow_mut","from","into","inv_sel","inv_sel","oen_inv_sel","oen_inv_sel","oen_sel","oen_sel","out_sel","out_sel","try_from","try_into","type_id","DATA_NEXT_R","IN_SPEC","R","borrow","borrow_mut","data_next","from","into","try_from","try_into","type_id","DATA_ORIG_R","DATA_ORIG_W","OUT_SPEC","R","W","bits","borrow","borrow_mut","data_orig","data_orig","from","into","try_from","try_into","type_id","OUT_W1TC_SPEC","OUT_W1TC_W","W","bits","borrow","borrow_mut","from","into","out_w1tc","try_from","try_into","type_id","OUT_W1TS_SPEC","OUT_W1TS_W","W","bits","borrow","borrow_mut","from","into","out_w1ts","try_from","try_into","type_id","PCPU_INT_SPEC","PROCPU_INT_R","R","borrow","borrow_mut","from","into","procpu_int","try_from","try_into","type_id","PCPU_NMI_INT_SPEC","PROCPU_NMI_INT_R","R","borrow","borrow_mut","from","into","procpu_nmi_int","try_from","try_into","type_id","CONFIG_R","CONFIG_W","INT_ENA_R","INT_ENA_W","INT_TYPE_R","INT_TYPE_W","PAD_DRIVER_R","PAD_DRIVER_W","PIN_SPEC","R","SYNC1_BYPASS_R","SYNC1_BYPASS_W","SYNC2_BYPASS_R","SYNC2_BYPASS_W","W","WAKEUP_ENABLE_R","WAKEUP_ENABLE_W","bits","borrow","borrow_mut","config","config","from","int_ena","int_ena","int_type","int_type","into","pad_driver","pad_driver","sync1_bypass","sync1_bypass","sync2_bypass","sync2_bypass","try_from","try_into","type_id","wakeup_enable","wakeup_enable","R","REG_DATE_R","REG_DATE_SPEC","REG_DATE_W","W","bits","borrow","borrow_mut","from","into","reg_date","reg_date","try_from","try_into","type_id","R","SDIO_SELECT_SPEC","SDIO_SEL_R","SDIO_SEL_W","W","bits","borrow","borrow_mut","from","into","sdio_sel","sdio_sel","try_from","try_into","type_id","INTERRUPT_R","INTERRUPT_W","R","STATUS_SPEC","W","bits","borrow","borrow_mut","from","interrupt","interrupt","into","try_from","try_into","type_id","R","STATUS_INTERRUPT_NEXT_R","STATUS_NEXT_SPEC","borrow","borrow_mut","from","into","status_interrupt_next","try_from","try_into","type_id","STATUS_W1TC_SPEC","STATUS_W1TC_W","W","bits","borrow","borrow_mut","from","into","status_w1tc","try_from","try_into","type_id","STATUS_W1TS_SPEC","STATUS_W1TS_W","W","bits","borrow","borrow_mut","from","into","status_w1ts","try_from","try_into","type_id","R","STRAPPING_R","STRAP_SPEC","borrow","borrow_mut","from","into","strapping","try_from","try_into","type_id","CLK_CONF","COMD","CTR","DATA","DATE","FIFO_CONF","FIFO_ST","FILTER_CFG","INT_CLR","INT_ENA","INT_RAW","INT_STATUS","RXFIFO_START_ADDR","RegisterBlock","SCL_HIGH_PERIOD","SCL_LOW_PERIOD","SCL_MAIN_ST_TIME_OUT","SCL_RSTART_SETUP","SCL_SP_CONF","SCL_START_HOLD","SCL_STOP_HOLD","SCL_STOP_SETUP","SCL_ST_TIME_OUT","SDA_HOLD","SDA_SAMPLE","SR","TO","TXFIFO_START_ADDR","borrow","borrow_mut","clk_conf","clk_conf","comd","comd","comd_iter","ctr","ctr","data","data","date","date","fifo_conf","fifo_conf","fifo_st","fifo_st","filter_cfg","filter_cfg","from","int_clr","int_clr","int_ena","int_ena","int_raw","int_raw","int_status","int_status","into","rxfifo_start_addr","rxfifo_start_addr","scl_high_period","scl_high_period","scl_low_period","scl_low_period","scl_main_st_time_out","scl_main_st_time_out","scl_rstart_setup","scl_rstart_setup","scl_sp_conf","scl_sp_conf","scl_st_time_out","scl_st_time_out","scl_start_hold","scl_start_hold","scl_stop_hold","scl_stop_hold","scl_stop_setup","scl_stop_setup","sda_hold","sda_hold","sda_sample","sda_sample","sr","sr","to","to","try_from","try_into","txfifo_start_addr","txfifo_start_addr","type_id","CLK_CONF_SPEC","R","SCLK_ACTIVE_R","SCLK_ACTIVE_W","SCLK_DIV_A_R","SCLK_DIV_A_W","SCLK_DIV_B_R","SCLK_DIV_B_W","SCLK_DIV_NUM_R","SCLK_DIV_NUM_W","SCLK_SEL_R","SCLK_SEL_W","W","bits","borrow","borrow_mut","from","into","sclk_active","sclk_active","sclk_div_a","sclk_div_a","sclk_div_b","sclk_div_b","sclk_div_num","sclk_div_num","sclk_sel","sclk_sel","try_from","try_into","type_id","COMD_SPEC","COMMAND_DONE_R","COMMAND_DONE_W","COMMAND_R","COMMAND_W","R","W","bits","borrow","borrow_mut","command","command","command_done","command_done","from","into","try_from","try_into","type_id","ARBITRATION_EN_R","ARBITRATION_EN_W","CLK_EN_R","CLK_EN_W","CONF_UPGATE_W","CTR_SPEC","FSM_RST_W","MS_MODE_R","MS_MODE_W","R","RX_FULL_ACK_LEVEL_R","RX_FULL_ACK_LEVEL_W","RX_LSB_FIRST_R","RX_LSB_FIRST_W","SAMPLE_SCL_LEVEL_R","SAMPLE_SCL_LEVEL_W","SCL_FORCE_OUT_R","SCL_FORCE_OUT_W","SDA_FORCE_OUT_R","SDA_FORCE_OUT_W","SLV_TX_AUTO_START_EN_R","SLV_TX_AUTO_START_EN_W","TRANS_START_W","TX_LSB_FIRST_R","TX_LSB_FIRST_W","W","arbitration_en","arbitration_en","bits","borrow","borrow_mut","clk_en","clk_en","conf_upgate","from","fsm_rst","into","ms_mode","ms_mode","rx_full_ack_level","rx_full_ack_level","rx_lsb_first","rx_lsb_first","sample_scl_level","sample_scl_level","scl_force_out","scl_force_out","sda_force_out","sda_force_out","slv_tx_auto_start_en","slv_tx_auto_start_en","trans_start","try_from","try_into","tx_lsb_first","tx_lsb_first","type_id","DATA_SPEC","FIFO_RDATA_R","FIFO_RDATA_W","R","W","bits","borrow","borrow_mut","fifo_rdata","fifo_rdata","from","into","try_from","try_into","type_id","DATE_R","DATE_SPEC","DATE_W","R","W","bits","borrow","borrow_mut","date","date","from","into","try_from","try_into","type_id","FIFO_CONF_SPEC","FIFO_PRT_EN_R","FIFO_PRT_EN_W","NONFIFO_EN_R","NONFIFO_EN_W","R","RXFIFO_WM_THRHD_R","RXFIFO_WM_THRHD_W","RX_FIFO_RST_R","RX_FIFO_RST_W","TXFIFO_WM_THRHD_R","TXFIFO_WM_THRHD_W","TX_FIFO_RST_R","TX_FIFO_RST_W","W","bits","borrow","borrow_mut","fifo_prt_en","fifo_prt_en","from","into","nonfifo_en","nonfifo_en","rx_fifo_rst","rx_fifo_rst","rxfifo_wm_thrhd","rxfifo_wm_thrhd","try_from","try_into","tx_fifo_rst","tx_fifo_rst","txfifo_wm_thrhd","txfifo_wm_thrhd","type_id","FIFO_ST_SPEC","R","RXFIFO_RADDR_R","RXFIFO_WADDR_R","TXFIFO_RADDR_R","TXFIFO_WADDR_R","borrow","borrow_mut","from","into","rxfifo_raddr","rxfifo_waddr","try_from","try_into","txfifo_raddr","txfifo_waddr","type_id","FILTER_CFG_SPEC","R","SCL_FILTER_EN_R","SCL_FILTER_EN_W","SCL_FILTER_THRES_R","SCL_FILTER_THRES_W","SDA_FILTER_EN_R","SDA_FILTER_EN_W","SDA_FILTER_THRES_R","SDA_FILTER_THRES_W","W","bits","borrow","borrow_mut","from","into","scl_filter_en","scl_filter_en","scl_filter_thres","scl_filter_thres","sda_filter_en","sda_filter_en","sda_filter_thres","sda_filter_thres","try_from","try_into","type_id","ARBITRATION_LOST_INT_CLR_W","BYTE_TRANS_DONE_INT_CLR_W","DET_START_INT_CLR_W","END_DETECT_INT_CLR_W","INT_CLR_SPEC","MST_TXFIFO_UDF_INT_CLR_W","NACK_INT_CLR_W","RXFIFO_OVF_INT_CLR_W","RXFIFO_UDF_INT_CLR_W","RXFIFO_WM_INT_CLR_W","SCL_MAIN_ST_TO_INT_CLR_W","SCL_ST_TO_INT_CLR_W","TIME_OUT_INT_CLR_W","TRANS_COMPLETE_INT_CLR_W","TRANS_START_INT_CLR_W","TXFIFO_OVF_INT_CLR_W","TXFIFO_WM_INT_CLR_W","W","arbitration_lost_int_clr","bits","borrow","borrow_mut","byte_trans_done_int_clr","det_start_int_clr","end_detect_int_clr","from","into","mst_txfifo_udf_int_clr","nack_int_clr","rxfifo_ovf_int_clr","rxfifo_udf_int_clr","rxfifo_wm_int_clr","scl_main_st_to_int_clr","scl_st_to_int_clr","time_out_int_clr","trans_complete_int_clr","trans_start_int_clr","try_from","try_into","txfifo_ovf_int_clr","txfifo_wm_int_clr","type_id","ARBITRATION_LOST_INT_ENA_R","ARBITRATION_LOST_INT_ENA_W","BYTE_TRANS_DONE_INT_ENA_R","BYTE_TRANS_DONE_INT_ENA_W","DET_START_INT_ENA_R","DET_START_INT_ENA_W","END_DETECT_INT_ENA_R","END_DETECT_INT_ENA_W","INT_ENA_SPEC","MST_TXFIFO_UDF_INT_ENA_R","MST_TXFIFO_UDF_INT_ENA_W","NACK_INT_ENA_R","NACK_INT_ENA_W","R","RXFIFO_OVF_INT_ENA_R","RXFIFO_OVF_INT_ENA_W","RXFIFO_UDF_INT_ENA_R","RXFIFO_UDF_INT_ENA_W","RXFIFO_WM_INT_ENA_R","RXFIFO_WM_INT_ENA_W","SCL_MAIN_ST_TO_INT_ENA_R","SCL_MAIN_ST_TO_INT_ENA_W","SCL_ST_TO_INT_ENA_R","SCL_ST_TO_INT_ENA_W","TIME_OUT_INT_ENA_R","TIME_OUT_INT_ENA_W","TRANS_COMPLETE_INT_ENA_R","TRANS_COMPLETE_INT_ENA_W","TRANS_START_INT_ENA_R","TRANS_START_INT_ENA_W","TXFIFO_OVF_INT_ENA_R","TXFIFO_OVF_INT_ENA_W","TXFIFO_WM_INT_ENA_R","TXFIFO_WM_INT_ENA_W","W","arbitration_lost_int_ena","arbitration_lost_int_ena","bits","borrow","borrow_mut","byte_trans_done_int_ena","byte_trans_done_int_ena","det_start_int_ena","det_start_int_ena","end_detect_int_ena","end_detect_int_ena","from","into","mst_txfifo_udf_int_ena","mst_txfifo_udf_int_ena","nack_int_ena","nack_int_ena","rxfifo_ovf_int_ena","rxfifo_ovf_int_ena","rxfifo_udf_int_ena","rxfifo_udf_int_ena","rxfifo_wm_int_ena","rxfifo_wm_int_ena","scl_main_st_to_int_ena","scl_main_st_to_int_ena","scl_st_to_int_ena","scl_st_to_int_ena","time_out_int_ena","time_out_int_ena","trans_complete_int_ena","trans_complete_int_ena","trans_start_int_ena","trans_start_int_ena","try_from","try_into","txfifo_ovf_int_ena","txfifo_ovf_int_ena","txfifo_wm_int_ena","txfifo_wm_int_ena","type_id","ARBITRATION_LOST_INT_RAW_R","BYTE_TRANS_DONE_INT_RAW_R","DET_START_INT_RAW_R","END_DETECT_INT_RAW_R","INT_RAW_SPEC","MST_TXFIFO_UDF_INT_RAW_R","NACK_INT_RAW_R","R","RXFIFO_OVF_INT_RAW_R","RXFIFO_UDF_INT_RAW_R","RXFIFO_WM_INT_RAW_R","SCL_MAIN_ST_TO_INT_RAW_R","SCL_ST_TO_INT_RAW_R","TIME_OUT_INT_RAW_R","TRANS_COMPLETE_INT_RAW_R","TRANS_START_INT_RAW_R","TXFIFO_OVF_INT_RAW_R","TXFIFO_WM_INT_RAW_R","arbitration_lost_int_raw","borrow","borrow_mut","byte_trans_done_int_raw","det_start_int_raw","end_detect_int_raw","from","into","mst_txfifo_udf_int_raw","nack_int_raw","rxfifo_ovf_int_raw","rxfifo_udf_int_raw","rxfifo_wm_int_raw","scl_main_st_to_int_raw","scl_st_to_int_raw","time_out_int_raw","trans_complete_int_raw","trans_start_int_raw","try_from","try_into","txfifo_ovf_int_raw","txfifo_wm_int_raw","type_id","ARBITRATION_LOST_INT_ST_R","BYTE_TRANS_DONE_INT_ST_R","DET_START_INT_ST_R","END_DETECT_INT_ST_R","INT_STATUS_SPEC","MST_TXFIFO_UDF_INT_ST_R","NACK_INT_ST_R","R","RXFIFO_OVF_INT_ST_R","RXFIFO_UDF_INT_ST_R","RXFIFO_WM_INT_ST_R","SCL_MAIN_ST_TO_INT_ST_R","SCL_ST_TO_INT_ST_R","TIME_OUT_INT_ST_R","TRANS_COMPLETE_INT_ST_R","TRANS_START_INT_ST_R","TXFIFO_OVF_INT_ST_R","TXFIFO_WM_INT_ST_R","arbitration_lost_int_st","borrow","borrow_mut","byte_trans_done_int_st","det_start_int_st","end_detect_int_st","from","into","mst_txfifo_udf_int_st","nack_int_st","rxfifo_ovf_int_st","rxfifo_udf_int_st","rxfifo_wm_int_st","scl_main_st_to_int_st","scl_st_to_int_st","time_out_int_st","trans_complete_int_st","trans_start_int_st","try_from","try_into","txfifo_ovf_int_st","txfifo_wm_int_st","type_id","R","RXFIFO_START_ADDR_R","RXFIFO_START_ADDR_SPEC","borrow","borrow_mut","from","into","rxfifo_start_addr","try_from","try_into","type_id","R","SCL_HIGH_PERIOD_R","SCL_HIGH_PERIOD_SPEC","SCL_HIGH_PERIOD_W","SCL_WAIT_HIGH_PERIOD_R","SCL_WAIT_HIGH_PERIOD_W","W","bits","borrow","borrow_mut","from","into","scl_high_period","scl_high_period","scl_wait_high_period","scl_wait_high_period","try_from","try_into","type_id","R","SCL_LOW_PERIOD_R","SCL_LOW_PERIOD_SPEC","SCL_LOW_PERIOD_W","W","bits","borrow","borrow_mut","from","into","scl_low_period","scl_low_period","try_from","try_into","type_id","R","SCL_MAIN_ST_TIME_OUT_SPEC","SCL_MAIN_ST_TO_I2C_R","SCL_MAIN_ST_TO_I2C_W","W","bits","borrow","borrow_mut","from","into","scl_main_st_to_i2c","scl_main_st_to_i2c","try_from","try_into","type_id","R","SCL_RSTART_SETUP_SPEC","TIME_R","TIME_W","W","bits","borrow","borrow_mut","from","into","time","time","try_from","try_into","type_id","R","SCL_PD_EN_R","SCL_PD_EN_W","SCL_RST_SLV_EN_R","SCL_RST_SLV_EN_W","SCL_RST_SLV_NUM_R","SCL_RST_SLV_NUM_W","SCL_SP_CONF_SPEC","SDA_PD_EN_R","SDA_PD_EN_W","W","bits","borrow","borrow_mut","from","into","scl_pd_en","scl_pd_en","scl_rst_slv_en","scl_rst_slv_en","scl_rst_slv_num","scl_rst_slv_num","sda_pd_en","sda_pd_en","try_from","try_into","type_id","R","SCL_ST_TIME_OUT_SPEC","SCL_ST_TO_I2C_R","SCL_ST_TO_I2C_W","W","bits","borrow","borrow_mut","from","into","scl_st_to_i2c","scl_st_to_i2c","try_from","try_into","type_id","R","SCL_START_HOLD_SPEC","TIME_R","TIME_W","W","bits","borrow","borrow_mut","from","into","time","time","try_from","try_into","type_id","R","SCL_STOP_HOLD_SPEC","TIME_R","TIME_W","W","bits","borrow","borrow_mut","from","into","time","time","try_from","try_into","type_id","R","SCL_STOP_SETUP_SPEC","TIME_R","TIME_W","W","bits","borrow","borrow_mut","from","into","time","time","try_from","try_into","type_id","R","SDA_HOLD_SPEC","TIME_R","TIME_W","W","bits","borrow","borrow_mut","from","into","time","time","try_from","try_into","type_id","R","SDA_SAMPLE_SPEC","TIME_R","TIME_W","W","bits","borrow","borrow_mut","from","into","time","time","try_from","try_into","type_id","ARB_LOST_R","BUS_BUSY_R","R","RESP_REC_R","RXFIFO_CNT_R","SCL_MAIN_STATE_LAST_R","SCL_STATE_LAST_R","SR_SPEC","TXFIFO_CNT_R","arb_lost","borrow","borrow_mut","bus_busy","from","into","resp_rec","rxfifo_cnt","scl_main_state_last","scl_state_last","try_from","try_into","txfifo_cnt","type_id","R","TIME_OUT_EN_R","TIME_OUT_EN_W","TIME_OUT_VALUE_R","TIME_OUT_VALUE_W","TO_SPEC","W","bits","borrow","borrow_mut","from","into","time_out_en","time_out_en","time_out_value","time_out_value","try_from","try_into","type_id","R","TXFIFO_START_ADDR_R","TXFIFO_START_ADDR_SPEC","borrow","borrow_mut","from","into","try_from","try_into","txfifo_start_addr","type_id","APB_ADC_INT_MAP","APB_CTRL_INTR_MAP","ASSIST_DEBUG_INTR_MAP","BLE_SEC_INT_MAP","BLE_TIMER_INT_MAP","BT_BB_INT_MAP","BT_BB_NMI_MAP","BT_MAC_INT_MAP","CACHE_CORE0_ACS_INT_MAP","CACHE_IA_INT_MAP","CLOCK_GATE","COEX_INT_MAP","CORE_0_PIF_PMS_MONITOR_VIOLATE_SIZE_INTR_MAP","CPU_INTR_FROM_CPU_0_MAP","CPU_INTR_FROM_CPU_1_MAP","CPU_INTR_FROM_CPU_2_MAP","CPU_INTR_FROM_CPU_3_MAP","CPU_INT_CLEAR","CPU_INT_EIP_STATUS","CPU_INT_ENABLE","CPU_INT_PRI_0","CPU_INT_PRI_1","CPU_INT_PRI_10","CPU_INT_PRI_11","CPU_INT_PRI_12","CPU_INT_PRI_13","CPU_INT_PRI_14","CPU_INT_PRI_15","CPU_INT_PRI_16","CPU_INT_PRI_17","CPU_INT_PRI_18","CPU_INT_PRI_19","CPU_INT_PRI_2","CPU_INT_PRI_20","CPU_INT_PRI_21","CPU_INT_PRI_22","CPU_INT_PRI_23","CPU_INT_PRI_24","CPU_INT_PRI_25","CPU_INT_PRI_26","CPU_INT_PRI_27","CPU_INT_PRI_28","CPU_INT_PRI_29","CPU_INT_PRI_3","CPU_INT_PRI_30","CPU_INT_PRI_31","CPU_INT_PRI_4","CPU_INT_PRI_5","CPU_INT_PRI_6","CPU_INT_PRI_7","CPU_INT_PRI_8","CPU_INT_PRI_9","CPU_INT_THRESH","CPU_INT_TYPE","DMA_CH0_INT_MAP","ECC_INT_MAP","EFUSE_INT_MAP","GPIO_INTERRUPT_PRO_MAP","GPIO_INTERRUPT_PRO_NMI_MAP","I2C_EXT0_INTR_MAP","I2C_MST_INT_MAP","ICACHE_PRELOAD_INT_MAP","ICACHE_SYNC_INT_MAP","INTERRUPT_REG_DATE","INTR_STATUS_REG_0","INTR_STATUS_REG_1","LEDC_INT_MAP","LP_TIMER_INT_MAP","MAC_INTR_MAP","RTC_CORE_INTR_MAP","RegisterBlock","SHA_INT_MAP","SPI_INTR_1_MAP","SPI_INTR_2_MAP","SPI_MEM_REJECT_INTR_MAP","SYSTIMER_TARGET0_INT_MAP","SYSTIMER_TARGET1_INT_MAP","SYSTIMER_TARGET2_INT_MAP","TG_T0_INT_MAP","TG_WDT_INT_MAP","UART1_INTR_MAP","UART_INTR_MAP","WIFI_BB_INT_MAP","WIFI_MAC_NMI_MAP","WIFI_PWR_INT_MAP","apb_adc_int_map","apb_adc_int_map","apb_ctrl_intr_map","apb_ctrl_intr_map","assist_debug_intr_map","assist_debug_intr_map","ble_sec_int_map","ble_sec_int_map","ble_timer_int_map","ble_timer_int_map","borrow","borrow_mut","bt_bb_int_map","bt_bb_int_map","bt_bb_nmi_map","bt_bb_nmi_map","bt_mac_int_map","bt_mac_int_map","cache_core0_acs_int_map","cache_core0_acs_int_map","cache_ia_int_map","cache_ia_int_map","clock_gate","clock_gate","coex_int_map","coex_int_map","core_0_pif_pms_monitor_violate_size_intr_map","core_0_pif_pms_monitor_violate_size_intr_map","cpu_int_clear","cpu_int_clear","cpu_int_eip_status","cpu_int_eip_status","cpu_int_enable","cpu_int_enable","cpu_int_pri_0","cpu_int_pri_0","cpu_int_pri_1","cpu_int_pri_1","cpu_int_pri_10","cpu_int_pri_10","cpu_int_pri_11","cpu_int_pri_11","cpu_int_pri_12","cpu_int_pri_12","cpu_int_pri_13","cpu_int_pri_13","cpu_int_pri_14","cpu_int_pri_14","cpu_int_pri_15","cpu_int_pri_15","cpu_int_pri_16","cpu_int_pri_16","cpu_int_pri_17","cpu_int_pri_17","cpu_int_pri_18","cpu_int_pri_18","cpu_int_pri_19","cpu_int_pri_19","cpu_int_pri_2","cpu_int_pri_2","cpu_int_pri_20","cpu_int_pri_20","cpu_int_pri_21","cpu_int_pri_21","cpu_int_pri_22","cpu_int_pri_22","cpu_int_pri_23","cpu_int_pri_23","cpu_int_pri_24","cpu_int_pri_24","cpu_int_pri_25","cpu_int_pri_25","cpu_int_pri_26","cpu_int_pri_26","cpu_int_pri_27","cpu_int_pri_27","cpu_int_pri_28","cpu_int_pri_28","cpu_int_pri_29","cpu_int_pri_29","cpu_int_pri_3","cpu_int_pri_3","cpu_int_pri_30","cpu_int_pri_30","cpu_int_pri_31","cpu_int_pri_31","cpu_int_pri_4","cpu_int_pri_4","cpu_int_pri_5","cpu_int_pri_5","cpu_int_pri_6","cpu_int_pri_6","cpu_int_pri_7","cpu_int_pri_7","cpu_int_pri_8","cpu_int_pri_8","cpu_int_pri_9","cpu_int_pri_9","cpu_int_thresh","cpu_int_thresh","cpu_int_type","cpu_int_type","cpu_intr_from_cpu_0_map","cpu_intr_from_cpu_0_map","cpu_intr_from_cpu_1_map","cpu_intr_from_cpu_1_map","cpu_intr_from_cpu_2_map","cpu_intr_from_cpu_2_map","cpu_intr_from_cpu_3_map","cpu_intr_from_cpu_3_map","dma_ch0_int_map","dma_ch0_int_map","ecc_int_map","ecc_int_map","efuse_int_map","efuse_int_map","from","gpio_interrupt_pro_map","gpio_interrupt_pro_map","gpio_interrupt_pro_nmi_map","gpio_interrupt_pro_nmi_map","i2c_ext0_intr_map","i2c_ext0_intr_map","i2c_mst_int_map","i2c_mst_int_map","icache_preload_int_map","icache_preload_int_map","icache_sync_int_map","icache_sync_int_map","interrupt_reg_date","interrupt_reg_date","into","intr_status_reg_0","intr_status_reg_0","intr_status_reg_1","intr_status_reg_1","ledc_int_map","ledc_int_map","lp_timer_int_map","lp_timer_int_map","mac_intr_map","mac_intr_map","rtc_core_intr_map","rtc_core_intr_map","sha_int_map","sha_int_map","spi_intr_1_map","spi_intr_1_map","spi_intr_2_map","spi_intr_2_map","spi_mem_reject_intr_map","spi_mem_reject_intr_map","systimer_target0_int_map","systimer_target0_int_map","systimer_target1_int_map","systimer_target1_int_map","systimer_target2_int_map","systimer_target2_int_map","tg_t0_int_map","tg_t0_int_map","tg_wdt_int_map","tg_wdt_int_map","try_from","try_into","type_id","uart1_intr_map","uart1_intr_map","uart_intr_map","uart_intr_map","wifi_bb_int_map","wifi_bb_int_map","wifi_mac_nmi_map","wifi_mac_nmi_map","wifi_pwr_int_map","wifi_pwr_int_map","APB_ADC_INT_MAP_R","APB_ADC_INT_MAP_SPEC","APB_ADC_INT_MAP_W","R","W","apb_adc_int_map","apb_adc_int_map","bits","borrow","borrow_mut","from","into","try_from","try_into","type_id","APB_CTRL_INTR_MAP_R","APB_CTRL_INTR_MAP_SPEC","APB_CTRL_INTR_MAP_W","R","W","apb_ctrl_intr_map","apb_ctrl_intr_map","bits","borrow","borrow_mut","from","into","try_from","try_into","type_id","ASSIST_DEBUG_INTR_MAP_R","ASSIST_DEBUG_INTR_MAP_SPEC","ASSIST_DEBUG_INTR_MAP_W","R","W","assist_debug_intr_map","assist_debug_intr_map","bits","borrow","borrow_mut","from","into","try_from","try_into","type_id","BLE_SEC_INT_MAP_R","BLE_SEC_INT_MAP_SPEC","BLE_SEC_INT_MAP_W","R","W","bits","ble_sec_int_map","ble_sec_int_map","borrow","borrow_mut","from","into","try_from","try_into","type_id","BLE_TIMER_INT_MAP_R","BLE_TIMER_INT_MAP_SPEC","BLE_TIMER_INT_MAP_W","R","W","bits","ble_timer_int_map","ble_timer_int_map","borrow","borrow_mut","from","into","try_from","try_into","type_id","BT_BB_INT_MAP_R","BT_BB_INT_MAP_SPEC","BT_BB_INT_MAP_W","R","W","bits","borrow","borrow_mut","bt_bb_int_map","bt_bb_int_map","from","into","try_from","try_into","type_id","BT_BB_NMI_MAP_R","BT_BB_NMI_MAP_SPEC","BT_BB_NMI_MAP_W","R","W","bits","borrow","borrow_mut","bt_bb_nmi_map","bt_bb_nmi_map","from","into","try_from","try_into","type_id","BT_MAC_INT_MAP_R","BT_MAC_INT_MAP_SPEC","BT_MAC_INT_MAP_W","R","W","bits","borrow","borrow_mut","bt_mac_int_map","bt_mac_int_map","from","into","try_from","try_into","type_id","CACHE_CORE0_ACS_INT_MAP_R","CACHE_CORE0_ACS_INT_MAP_SPEC","CACHE_CORE0_ACS_INT_MAP_W","R","W","bits","borrow","borrow_mut","cache_core0_acs_int_map","cache_core0_acs_int_map","from","into","try_from","try_into","type_id","CACHE_IA_INT_MAP_R","CACHE_IA_INT_MAP_SPEC","CACHE_IA_INT_MAP_W","R","W","bits","borrow","borrow_mut","cache_ia_int_map","cache_ia_int_map","from","into","try_from","try_into","type_id","CLOCK_GATE_SPEC","R","REG_CLK_EN_R","REG_CLK_EN_W","W","bits","borrow","borrow_mut","from","into","reg_clk_en","reg_clk_en","try_from","try_into","type_id","COEX_INT_MAP_R","COEX_INT_MAP_SPEC","COEX_INT_MAP_W","R","W","bits","borrow","borrow_mut","coex_int_map","coex_int_map","from","into","try_from","try_into","type_id","CORE_0_PIF_PMS_MONITOR_VIOLATE_SIZE_INTR_MAP_R","CORE_0_PIF_PMS_MONITOR_VIOLATE_SIZE_INTR_MAP_SPEC","CORE_0_PIF_PMS_MONITOR_VIOLATE_SIZE_INTR_MAP_W","R","W","bits","borrow","borrow_mut","core_0_pif_pms_monitor_violate_size_intr_map","core_0_pif_pms_monitor_violate_size_intr_map","from","into","try_from","try_into","type_id","CPU_INT_CLEAR_R","CPU_INT_CLEAR_SPEC","CPU_INT_CLEAR_W","R","W","bits","borrow","borrow_mut","cpu_int_clear","cpu_int_clear","from","into","try_from","try_into","type_id","CPU_INT_EIP_STATUS_R","CPU_INT_EIP_STATUS_SPEC","R","borrow","borrow_mut","cpu_int_eip_status","from","into","try_from","try_into","type_id","CPU_INT_ENABLE_R","CPU_INT_ENABLE_SPEC","CPU_INT_ENABLE_W","R","W","bits","borrow","borrow_mut","cpu_int_enable","cpu_int_enable","from","into","try_from","try_into","type_id","CPU_INT_PRI_0_SPEC","CPU_PRI_0_MAP_R","CPU_PRI_0_MAP_W","R","W","bits","borrow","borrow_mut","cpu_pri_0_map","cpu_pri_0_map","from","into","try_from","try_into","type_id","CPU_INT_PRI_1_SPEC","CPU_PRI_1_MAP_R","CPU_PRI_1_MAP_W","R","W","bits","borrow","borrow_mut","cpu_pri_1_map","cpu_pri_1_map","from","into","try_from","try_into","type_id","CPU_INT_PRI_10_SPEC","CPU_PRI_10_MAP_R","CPU_PRI_10_MAP_W","R","W","bits","borrow","borrow_mut","cpu_pri_10_map","cpu_pri_10_map","from","into","try_from","try_into","type_id","CPU_INT_PRI_11_SPEC","CPU_PRI_11_MAP_R","CPU_PRI_11_MAP_W","R","W","bits","borrow","borrow_mut","cpu_pri_11_map","cpu_pri_11_map","from","into","try_from","try_into","type_id","CPU_INT_PRI_12_SPEC","CPU_PRI_12_MAP_R","CPU_PRI_12_MAP_W","R","W","bits","borrow","borrow_mut","cpu_pri_12_map","cpu_pri_12_map","from","into","try_from","try_into","type_id","CPU_INT_PRI_13_SPEC","CPU_PRI_13_MAP_R","CPU_PRI_13_MAP_W","R","W","bits","borrow","borrow_mut","cpu_pri_13_map","cpu_pri_13_map","from","into","try_from","try_into","type_id","CPU_INT_PRI_14_SPEC","CPU_PRI_14_MAP_R","CPU_PRI_14_MAP_W","R","W","bits","borrow","borrow_mut","cpu_pri_14_map","cpu_pri_14_map","from","into","try_from","try_into","type_id","CPU_INT_PRI_15_SPEC","CPU_PRI_15_MAP_R","CPU_PRI_15_MAP_W","R","W","bits","borrow","borrow_mut","cpu_pri_15_map","cpu_pri_15_map","from","into","try_from","try_into","type_id","CPU_INT_PRI_16_SPEC","CPU_PRI_16_MAP_R","CPU_PRI_16_MAP_W","R","W","bits","borrow","borrow_mut","cpu_pri_16_map","cpu_pri_16_map","from","into","try_from","try_into","type_id","CPU_INT_PRI_17_SPEC","CPU_PRI_17_MAP_R","CPU_PRI_17_MAP_W","R","W","bits","borrow","borrow_mut","cpu_pri_17_map","cpu_pri_17_map","from","into","try_from","try_into","type_id","CPU_INT_PRI_18_SPEC","CPU_PRI_18_MAP_R","CPU_PRI_18_MAP_W","R","W","bits","borrow","borrow_mut","cpu_pri_18_map","cpu_pri_18_map","from","into","try_from","try_into","type_id","CPU_INT_PRI_19_SPEC","CPU_PRI_19_MAP_R","CPU_PRI_19_MAP_W","R","W","bits","borrow","borrow_mut","cpu_pri_19_map","cpu_pri_19_map","from","into","try_from","try_into","type_id","CPU_INT_PRI_2_SPEC","CPU_PRI_2_MAP_R","CPU_PRI_2_MAP_W","R","W","bits","borrow","borrow_mut","cpu_pri_2_map","cpu_pri_2_map","from","into","try_from","try_into","type_id","CPU_INT_PRI_20_SPEC","CPU_PRI_20_MAP_R","CPU_PRI_20_MAP_W","R","W","bits","borrow","borrow_mut","cpu_pri_20_map","cpu_pri_20_map","from","into","try_from","try_into","type_id","CPU_INT_PRI_21_SPEC","CPU_PRI_21_MAP_R","CPU_PRI_21_MAP_W","R","W","bits","borrow","borrow_mut","cpu_pri_21_map","cpu_pri_21_map","from","into","try_from","try_into","type_id","CPU_INT_PRI_22_SPEC","CPU_PRI_22_MAP_R","CPU_PRI_22_MAP_W","R","W","bits","borrow","borrow_mut","cpu_pri_22_map","cpu_pri_22_map","from","into","try_from","try_into","type_id","CPU_INT_PRI_23_SPEC","CPU_PRI_23_MAP_R","CPU_PRI_23_MAP_W","R","W","bits","borrow","borrow_mut","cpu_pri_23_map","cpu_pri_23_map","from","into","try_from","try_into","type_id","CPU_INT_PRI_24_SPEC","CPU_PRI_24_MAP_R","CPU_PRI_24_MAP_W","R","W","bits","borrow","borrow_mut","cpu_pri_24_map","cpu_pri_24_map","from","into","try_from","try_into","type_id","CPU_INT_PRI_25_SPEC","CPU_PRI_25_MAP_R","CPU_PRI_25_MAP_W","R","W","bits","borrow","borrow_mut","cpu_pri_25_map","cpu_pri_25_map","from","into","try_from","try_into","type_id","CPU_INT_PRI_26_SPEC","CPU_PRI_26_MAP_R","CPU_PRI_26_MAP_W","R","W","bits","borrow","borrow_mut","cpu_pri_26_map","cpu_pri_26_map","from","into","try_from","try_into","type_id","CPU_INT_PRI_27_SPEC","CPU_PRI_27_MAP_R","CPU_PRI_27_MAP_W","R","W","bits","borrow","borrow_mut","cpu_pri_27_map","cpu_pri_27_map","from","into","try_from","try_into","type_id","CPU_INT_PRI_28_SPEC","CPU_PRI_28_MAP_R","CPU_PRI_28_MAP_W","R","W","bits","borrow","borrow_mut","cpu_pri_28_map","cpu_pri_28_map","from","into","try_from","try_into","type_id","CPU_INT_PRI_29_SPEC","CPU_PRI_29_MAP_R","CPU_PRI_29_MAP_W","R","W","bits","borrow","borrow_mut","cpu_pri_29_map","cpu_pri_29_map","from","into","try_from","try_into","type_id","CPU_INT_PRI_3_SPEC","CPU_PRI_3_MAP_R","CPU_PRI_3_MAP_W","R","W","bits","borrow","borrow_mut","cpu_pri_3_map","cpu_pri_3_map","from","into","try_from","try_into","type_id","CPU_INT_PRI_30_SPEC","CPU_PRI_30_MAP_R","CPU_PRI_30_MAP_W","R","W","bits","borrow","borrow_mut","cpu_pri_30_map","cpu_pri_30_map","from","into","try_from","try_into","type_id","CPU_INT_PRI_31_SPEC","CPU_PRI_31_MAP_R","CPU_PRI_31_MAP_W","R","W","bits","borrow","borrow_mut","cpu_pri_31_map","cpu_pri_31_map","from","into","try_from","try_into","type_id","CPU_INT_PRI_4_SPEC","CPU_PRI_4_MAP_R","CPU_PRI_4_MAP_W","R","W","bits","borrow","borrow_mut","cpu_pri_4_map","cpu_pri_4_map","from","into","try_from","try_into","type_id","CPU_INT_PRI_5_SPEC","CPU_PRI_5_MAP_R","CPU_PRI_5_MAP_W","R","W","bits","borrow","borrow_mut","cpu_pri_5_map","cpu_pri_5_map","from","into","try_from","try_into","type_id","CPU_INT_PRI_6_SPEC","CPU_PRI_6_MAP_R","CPU_PRI_6_MAP_W","R","W","bits","borrow","borrow_mut","cpu_pri_6_map","cpu_pri_6_map","from","into","try_from","try_into","type_id","CPU_INT_PRI_7_SPEC","CPU_PRI_7_MAP_R","CPU_PRI_7_MAP_W","R","W","bits","borrow","borrow_mut","cpu_pri_7_map","cpu_pri_7_map","from","into","try_from","try_into","type_id","CPU_INT_PRI_8_SPEC","CPU_PRI_8_MAP_R","CPU_PRI_8_MAP_W","R","W","bits","borrow","borrow_mut","cpu_pri_8_map","cpu_pri_8_map","from","into","try_from","try_into","type_id","CPU_INT_PRI_9_SPEC","CPU_PRI_9_MAP_R","CPU_PRI_9_MAP_W","R","W","bits","borrow","borrow_mut","cpu_pri_9_map","cpu_pri_9_map","from","into","try_from","try_into","type_id","CPU_INT_THRESH_R","CPU_INT_THRESH_SPEC","CPU_INT_THRESH_W","R","W","bits","borrow","borrow_mut","cpu_int_thresh","cpu_int_thresh","from","into","try_from","try_into","type_id","CPU_INT_TYPE_R","CPU_INT_TYPE_SPEC","CPU_INT_TYPE_W","R","W","bits","borrow","borrow_mut","cpu_int_type","cpu_int_type","from","into","try_from","try_into","type_id","CPU_INTR_FROM_CPU_0_MAP_R","CPU_INTR_FROM_CPU_0_MAP_SPEC","CPU_INTR_FROM_CPU_0_MAP_W","R","W","bits","borrow","borrow_mut","cpu_intr_from_cpu_0_map","cpu_intr_from_cpu_0_map","from","into","try_from","try_into","type_id","CPU_INTR_FROM_CPU_1_MAP_R","CPU_INTR_FROM_CPU_1_MAP_SPEC","CPU_INTR_FROM_CPU_1_MAP_W","R","W","bits","borrow","borrow_mut","cpu_intr_from_cpu_1_map","cpu_intr_from_cpu_1_map","from","into","try_from","try_into","type_id","CPU_INTR_FROM_CPU_2_MAP_R","CPU_INTR_FROM_CPU_2_MAP_SPEC","CPU_INTR_FROM_CPU_2_MAP_W","R","W","bits","borrow","borrow_mut","cpu_intr_from_cpu_2_map","cpu_intr_from_cpu_2_map","from","into","try_from","try_into","type_id","CPU_INTR_FROM_CPU_3_MAP_R","CPU_INTR_FROM_CPU_3_MAP_SPEC","CPU_INTR_FROM_CPU_3_MAP_W","R","W","bits","borrow","borrow_mut","cpu_intr_from_cpu_3_map","cpu_intr_from_cpu_3_map","from","into","try_from","try_into","type_id","DMA_CH0_INT_MAP_R","DMA_CH0_INT_MAP_SPEC","DMA_CH0_INT_MAP_W","R","W","bits","borrow","borrow_mut","dma_ch0_int_map","dma_ch0_int_map","from","into","try_from","try_into","type_id","ECC_INT_MAP_R","ECC_INT_MAP_SPEC","ECC_INT_MAP_W","R","W","bits","borrow","borrow_mut","ecc_int_map","ecc_int_map","from","into","try_from","try_into","type_id","EFUSE_INT_MAP_R","EFUSE_INT_MAP_SPEC","EFUSE_INT_MAP_W","R","W","bits","borrow","borrow_mut","efuse_int_map","efuse_int_map","from","into","try_from","try_into","type_id","GPIO_INTERRUPT_PRO_MAP_R","GPIO_INTERRUPT_PRO_MAP_SPEC","GPIO_INTERRUPT_PRO_MAP_W","R","W","bits","borrow","borrow_mut","from","gpio_interrupt_pro_map","gpio_interrupt_pro_map","into","try_from","try_into","type_id","GPIO_INTERRUPT_PRO_NMI_MAP_R","GPIO_INTERRUPT_PRO_NMI_MAP_SPEC","GPIO_INTERRUPT_PRO_NMI_MAP_W","R","W","bits","borrow","borrow_mut","from","gpio_interrupt_pro_nmi_map","gpio_interrupt_pro_nmi_map","into","try_from","try_into","type_id","I2C_EXT0_INTR_MAP_R","I2C_EXT0_INTR_MAP_SPEC","I2C_EXT0_INTR_MAP_W","R","W","bits","borrow","borrow_mut","from","i2c_ext0_intr_map","i2c_ext0_intr_map","into","try_from","try_into","type_id","I2C_MST_INT_MAP_R","I2C_MST_INT_MAP_SPEC","I2C_MST_INT_MAP_W","R","W","bits","borrow","borrow_mut","from","i2c_mst_int_map","i2c_mst_int_map","into","try_from","try_into","type_id","ICACHE_PRELOAD_INT_MAP_R","ICACHE_PRELOAD_INT_MAP_SPEC","ICACHE_PRELOAD_INT_MAP_W","R","W","bits","borrow","borrow_mut","from","icache_preload_int_map","icache_preload_int_map","into","try_from","try_into","type_id","ICACHE_SYNC_INT_MAP_R","ICACHE_SYNC_INT_MAP_SPEC","ICACHE_SYNC_INT_MAP_W","R","W","bits","borrow","borrow_mut","from","icache_sync_int_map","icache_sync_int_map","into","try_from","try_into","type_id","INTERRUPT_REG_DATE_R","INTERRUPT_REG_DATE_SPEC","INTERRUPT_REG_DATE_W","R","W","bits","borrow","borrow_mut","from","interrupt_reg_date","interrupt_reg_date","into","try_from","try_into","type_id","INTR_STATUS_0_R","INTR_STATUS_REG_0_SPEC","R","borrow","borrow_mut","from","into","intr_status_0","try_from","try_into","type_id","INTR_STATUS_1_R","INTR_STATUS_REG_1_SPEC","R","borrow","borrow_mut","from","into","intr_status_1","try_from","try_into","type_id","LEDC_INT_MAP_R","LEDC_INT_MAP_SPEC","LEDC_INT_MAP_W","R","W","bits","borrow","borrow_mut","from","into","ledc_int_map","ledc_int_map","try_from","try_into","type_id","LP_TIMER_INT_MAP_R","LP_TIMER_INT_MAP_SPEC","LP_TIMER_INT_MAP_W","R","W","bits","borrow","borrow_mut","from","into","lp_timer_int_map","lp_timer_int_map","try_from","try_into","type_id","MAC_INTR_MAP_SPEC","R","W","WIFI_MAC_INT_MAP_R","WIFI_MAC_INT_MAP_W","bits","borrow","borrow_mut","from","into","try_from","try_into","type_id","wifi_mac_int_map","wifi_mac_int_map","R","RTC_CORE_INTR_MAP_R","RTC_CORE_INTR_MAP_SPEC","RTC_CORE_INTR_MAP_W","W","bits","borrow","borrow_mut","from","into","rtc_core_intr_map","rtc_core_intr_map","try_from","try_into","type_id","R","SHA_INT_MAP_R","SHA_INT_MAP_SPEC","SHA_INT_MAP_W","W","bits","borrow","borrow_mut","from","into","sha_int_map","sha_int_map","try_from","try_into","type_id","R","SPI_INTR_1_MAP_R","SPI_INTR_1_MAP_SPEC","SPI_INTR_1_MAP_W","W","bits","borrow","borrow_mut","from","into","spi_intr_1_map","spi_intr_1_map","try_from","try_into","type_id","R","SPI_INTR_2_MAP_R","SPI_INTR_2_MAP_SPEC","SPI_INTR_2_MAP_W","W","bits","borrow","borrow_mut","from","into","spi_intr_2_map","spi_intr_2_map","try_from","try_into","type_id","R","SPI_MEM_REJECT_INTR_MAP_R","SPI_MEM_REJECT_INTR_MAP_SPEC","SPI_MEM_REJECT_INTR_MAP_W","W","bits","borrow","borrow_mut","from","into","spi_mem_reject_intr_map","spi_mem_reject_intr_map","try_from","try_into","type_id","R","SYSTIMER_TARGET0_INT_MAP_R","SYSTIMER_TARGET0_INT_MAP_SPEC","SYSTIMER_TARGET0_INT_MAP_W","W","bits","borrow","borrow_mut","from","into","systimer_target0_int_map","systimer_target0_int_map","try_from","try_into","type_id","R","SYSTIMER_TARGET1_INT_MAP_R","SYSTIMER_TARGET1_INT_MAP_SPEC","SYSTIMER_TARGET1_INT_MAP_W","W","bits","borrow","borrow_mut","from","into","systimer_target1_int_map","systimer_target1_int_map","try_from","try_into","type_id","R","SYSTIMER_TARGET2_INT_MAP_R","SYSTIMER_TARGET2_INT_MAP_SPEC","SYSTIMER_TARGET2_INT_MAP_W","W","bits","borrow","borrow_mut","from","into","systimer_target2_int_map","systimer_target2_int_map","try_from","try_into","type_id","R","TG_T0_INT_MAP_R","TG_T0_INT_MAP_SPEC","TG_T0_INT_MAP_W","W","bits","borrow","borrow_mut","from","into","tg_t0_int_map","tg_t0_int_map","try_from","try_into","type_id","R","TG_WDT_INT_MAP_R","TG_WDT_INT_MAP_SPEC","TG_WDT_INT_MAP_W","W","bits","borrow","borrow_mut","from","into","tg_wdt_int_map","tg_wdt_int_map","try_from","try_into","type_id","R","UART1_INTR_MAP_R","UART1_INTR_MAP_SPEC","UART1_INTR_MAP_W","W","bits","borrow","borrow_mut","from","into","try_from","try_into","type_id","uart1_intr_map","uart1_intr_map","R","UART_INTR_MAP_R","UART_INTR_MAP_SPEC","UART_INTR_MAP_W","W","bits","borrow","borrow_mut","from","into","try_from","try_into","type_id","uart_intr_map","uart_intr_map","R","W","WIFI_BB_INT_MAP_R","WIFI_BB_INT_MAP_SPEC","WIFI_BB_INT_MAP_W","bits","borrow","borrow_mut","from","into","try_from","try_into","type_id","wifi_bb_int_map","wifi_bb_int_map","R","W","WIFI_MAC_NMI_MAP_R","WIFI_MAC_NMI_MAP_SPEC","WIFI_MAC_NMI_MAP_W","bits","borrow","borrow_mut","from","into","try_from","try_into","type_id","wifi_mac_nmi_map","wifi_mac_nmi_map","R","W","WIFI_PWR_INT_MAP_R","WIFI_PWR_INT_MAP_SPEC","WIFI_PWR_INT_MAP_W","bits","borrow","borrow_mut","from","into","try_from","try_into","type_id","wifi_pwr_int_map","wifi_pwr_int_map","DATE","GPIO","PIN_CTRL","RegisterBlock","borrow","borrow_mut","date","date","from","gpio","gpio","gpio_iter","into","pin_ctrl","pin_ctrl","try_from","try_into","type_id","DATE_SPEC","R","REG_DATE_R","REG_DATE_W","W","bits","borrow","borrow_mut","from","into","reg_date","reg_date","try_from","try_into","type_id","FILTER_EN_R","FILTER_EN_W","FUN_DRV_R","FUN_DRV_W","FUN_IE_R","FUN_IE_W","FUN_WPD_R","FUN_WPD_W","FUN_WPU_R","FUN_WPU_W","GPIO_SPEC","MCU_IE_R","MCU_IE_W","MCU_OE_R","MCU_OE_W","MCU_SEL_R","MCU_SEL_W","MCU_WPD_R","MCU_WPD_W","MCU_WPU_R","MCU_WPU_W","R","SLP_SEL_R","SLP_SEL_W","W","bits","borrow","borrow_mut","filter_en","filter_en","from","fun_drv","fun_drv","fun_ie","fun_ie","fun_wpd","fun_wpd","fun_wpu","fun_wpu","into","mcu_ie","mcu_ie","mcu_oe","mcu_oe","mcu_sel","mcu_sel","mcu_wpd","mcu_wpd","mcu_wpu","mcu_wpu","slp_sel","slp_sel","try_from","try_into","type_id","CLK_OUT1_R","CLK_OUT1_W","CLK_OUT2_R","CLK_OUT2_W","CLK_OUT3_R","CLK_OUT3_W","PIN_CTRL_SPEC","R","W","bits","borrow","borrow_mut","clk_out1","clk_out1","clk_out2","clk_out2","clk_out3","clk_out3","from","into","try_from","try_into","type_id","CH_CONF0","CH_CONF1","CH_DUTY","CH_DUTY_R","CH_HPOINT","CONF","DATE","INT_CLR","INT_ENA","INT_RAW","INT_ST","RegisterBlock","TIMER_CONF","TIMER_VALUE","borrow","borrow_mut","ch0_conf0","ch0_conf1","ch0_duty","ch0_duty_r","ch0_hpoint","ch1_conf0","ch1_conf1","ch1_duty","ch1_duty_r","ch1_hpoint","ch2_conf0","ch2_conf1","ch2_duty","ch2_duty_r","ch2_hpoint","ch3_conf0","ch3_conf1","ch3_duty","ch3_duty_r","ch3_hpoint","ch4_conf0","ch4_conf1","ch4_duty","ch4_duty_r","ch4_hpoint","ch5_conf0","ch5_conf1","ch5_duty","ch5_duty_r","ch5_hpoint","ch_conf0","ch_conf0","ch_conf0_iter","ch_conf1","ch_conf1","ch_conf1_iter","ch_duty","ch_duty","ch_duty_iter","ch_duty_r","ch_duty_r","ch_duty_r_iter","ch_hpoint","ch_hpoint","ch_hpoint_iter","conf","conf","date","date","from","int_clr","int_clr","int_ena","int_ena","int_raw","int_raw","int_st","int_st","into","timer0_conf","timer0_value","timer1_conf","timer1_value","timer2_conf","timer2_value","timer3_conf","timer3_value","timer_conf","timer_conf","timer_conf_iter","timer_value","timer_value","timer_value_iter","try_from","try_into","type_id","CH_CONF0_SPEC","IDLE_LV_R","IDLE_LV_W","OVF_CNT_EN_R","OVF_CNT_EN_W","OVF_CNT_RESET_W","OVF_NUM_R","OVF_NUM_W","PARA_UP_W","R","SIG_OUT_EN_R","SIG_OUT_EN_W","TIMER_SEL_R","TIMER_SEL_W","W","bits","borrow","borrow_mut","from","idle_lv","idle_lv","into","ovf_cnt_en","ovf_cnt_en","ovf_cnt_reset","ovf_num","ovf_num","para_up","sig_out_en","sig_out_en","timer_sel","timer_sel","try_from","try_into","type_id","CH_CONF1_SPEC","DUTY_CYCLE_R","DUTY_CYCLE_W","DUTY_INC_R","DUTY_INC_W","DUTY_NUM_R","DUTY_NUM_W","DUTY_SCALE_R","DUTY_SCALE_W","DUTY_START_R","DUTY_START_W","R","W","bits","borrow","borrow_mut","duty_cycle","duty_cycle","duty_inc","duty_inc","duty_num","duty_num","duty_scale","duty_scale","duty_start","duty_start","from","into","try_from","try_into","type_id","CH_DUTY_SPEC","DUTY_R","DUTY_W","R","W","bits","borrow","borrow_mut","duty","duty","from","into","try_from","try_into","type_id","CH_DUTY_R_SPEC","DUTY_CH0_R_R","R","borrow","borrow_mut","duty_ch0_r","from","into","try_from","try_into","type_id","CH_HPOINT_SPEC","HPOINT_R","HPOINT_W","R","W","bits","borrow","borrow_mut","from","hpoint","hpoint","into","try_from","try_into","type_id","APB_CLK_SEL_R","APB_CLK_SEL_W","CLK_EN_R","CLK_EN_W","CONF_SPEC","R","W","apb_clk_sel","apb_clk_sel","bits","borrow","borrow_mut","clk_en","clk_en","from","into","try_from","try_into","type_id","DATE_SPEC","LEDC_DATE_R","LEDC_DATE_W","R","W","bits","borrow","borrow_mut","from","into","ledc_date","ledc_date","try_from","try_into","type_id","DUTY_CHNG_END_CH0_INT_CLR_W","DUTY_CHNG_END_CH1_INT_CLR_W","DUTY_CHNG_END_CH2_INT_CLR_W","DUTY_CHNG_END_CH3_INT_CLR_W","DUTY_CHNG_END_CH4_INT_CLR_W","DUTY_CHNG_END_CH5_INT_CLR_W","INT_CLR_SPEC","OVF_CNT_CH0_INT_CLR_W","OVF_CNT_CH1_INT_CLR_W","OVF_CNT_CH2_INT_CLR_W","OVF_CNT_CH3_INT_CLR_W","OVF_CNT_CH4_INT_CLR_W","OVF_CNT_CH5_INT_CLR_W","OVF_INT_CLR_W","TIMER1_OVF_INT_CLR_W","TIMER2_OVF_INT_CLR_W","TIMER3_OVF_INT_CLR_W","W","bits","borrow","borrow_mut","duty_chng_end_ch0_int_clr","duty_chng_end_ch1_int_clr","duty_chng_end_ch2_int_clr","duty_chng_end_ch3_int_clr","duty_chng_end_ch4_int_clr","duty_chng_end_ch5_int_clr","from","into","ovf_cnt_ch0_int_clr","ovf_cnt_ch1_int_clr","ovf_cnt_ch2_int_clr","ovf_cnt_ch3_int_clr","ovf_cnt_ch4_int_clr","ovf_cnt_ch5_int_clr","ovf_int_clr","timer1_ovf_int_clr","timer2_ovf_int_clr","timer3_ovf_int_clr","try_from","try_into","type_id","DUTY_CHNG_END_CH0_INT_ENA_R","DUTY_CHNG_END_CH0_INT_ENA_W","DUTY_CHNG_END_CH1_INT_ENA_R","DUTY_CHNG_END_CH1_INT_ENA_W","DUTY_CHNG_END_CH2_INT_ENA_R","DUTY_CHNG_END_CH2_INT_ENA_W","DUTY_CHNG_END_CH3_INT_ENA_R","DUTY_CHNG_END_CH3_INT_ENA_W","DUTY_CHNG_END_CH4_INT_ENA_R","DUTY_CHNG_END_CH4_INT_ENA_W","DUTY_CHNG_END_CH5_INT_ENA_R","DUTY_CHNG_END_CH5_INT_ENA_W","INT_ENA_SPEC","OVF_CNT_CH0_INT_ENA_R","OVF_CNT_CH0_INT_ENA_W","OVF_CNT_CH1_INT_ENA_R","OVF_CNT_CH1_INT_ENA_W","OVF_CNT_CH2_INT_ENA_R","OVF_CNT_CH2_INT_ENA_W","OVF_CNT_CH3_INT_ENA_R","OVF_CNT_CH3_INT_ENA_W","OVF_CNT_CH4_INT_ENA_R","OVF_CNT_CH4_INT_ENA_W","OVF_CNT_CH5_INT_ENA_R","OVF_CNT_CH5_INT_ENA_W","OVF_INT_ENA_R","OVF_INT_ENA_W","R","TIMER1_OVF_INT_ENA_R","TIMER1_OVF_INT_ENA_W","TIMER2_OVF_INT_ENA_R","TIMER2_OVF_INT_ENA_W","TIMER3_OVF_INT_ENA_R","TIMER3_OVF_INT_ENA_W","W","bits","borrow","borrow_mut","duty_chng_end_ch0_int_ena","duty_chng_end_ch0_int_ena","duty_chng_end_ch1_int_ena","duty_chng_end_ch1_int_ena","duty_chng_end_ch2_int_ena","duty_chng_end_ch2_int_ena","duty_chng_end_ch3_int_ena","duty_chng_end_ch3_int_ena","duty_chng_end_ch4_int_ena","duty_chng_end_ch4_int_ena","duty_chng_end_ch5_int_ena","duty_chng_end_ch5_int_ena","from","into","ovf_cnt_ch0_int_ena","ovf_cnt_ch0_int_ena","ovf_cnt_ch1_int_ena","ovf_cnt_ch1_int_ena","ovf_cnt_ch2_int_ena","ovf_cnt_ch2_int_ena","ovf_cnt_ch3_int_ena","ovf_cnt_ch3_int_ena","ovf_cnt_ch4_int_ena","ovf_cnt_ch4_int_ena","ovf_cnt_ch5_int_ena","ovf_cnt_ch5_int_ena","ovf_int_ena","ovf_int_ena","timer1_ovf_int_ena","timer1_ovf_int_ena","timer2_ovf_int_ena","timer2_ovf_int_ena","timer3_ovf_int_ena","timer3_ovf_int_ena","try_from","try_into","type_id","DUTY_CHNG_END_CH0_INT_RAW_R","DUTY_CHNG_END_CH0_INT_RAW_W","DUTY_CHNG_END_CH1_INT_RAW_R","DUTY_CHNG_END_CH1_INT_RAW_W","DUTY_CHNG_END_CH2_INT_RAW_R","DUTY_CHNG_END_CH2_INT_RAW_W","DUTY_CHNG_END_CH3_INT_RAW_R","DUTY_CHNG_END_CH3_INT_RAW_W","DUTY_CHNG_END_CH4_INT_RAW_R","DUTY_CHNG_END_CH4_INT_RAW_W","DUTY_CHNG_END_CH5_INT_RAW_R","DUTY_CHNG_END_CH5_INT_RAW_W","INT_RAW_SPEC","OVF_CNT_CH0_INT_RAW_R","OVF_CNT_CH0_INT_RAW_W","OVF_CNT_CH1_INT_RAW_R","OVF_CNT_CH1_INT_RAW_W","OVF_CNT_CH2_INT_RAW_R","OVF_CNT_CH2_INT_RAW_W","OVF_CNT_CH3_INT_RAW_R","OVF_CNT_CH3_INT_RAW_W","OVF_CNT_CH4_INT_RAW_R","OVF_CNT_CH4_INT_RAW_W","OVF_CNT_CH5_INT_RAW_R","OVF_CNT_CH5_INT_RAW_W","OVF_INT_RAW_R","OVF_INT_RAW_W","R","TIMER1_OVF_INT_RAW_R","TIMER1_OVF_INT_RAW_W","TIMER2_OVF_INT_RAW_R","TIMER2_OVF_INT_RAW_W","TIMER3_OVF_INT_RAW_R","TIMER3_OVF_INT_RAW_W","W","bits","borrow","borrow_mut","duty_chng_end_ch0_int_raw","duty_chng_end_ch0_int_raw","duty_chng_end_ch1_int_raw","duty_chng_end_ch1_int_raw","duty_chng_end_ch2_int_raw","duty_chng_end_ch2_int_raw","duty_chng_end_ch3_int_raw","duty_chng_end_ch3_int_raw","duty_chng_end_ch4_int_raw","duty_chng_end_ch4_int_raw","duty_chng_end_ch5_int_raw","duty_chng_end_ch5_int_raw","from","into","ovf_cnt_ch0_int_raw","ovf_cnt_ch0_int_raw","ovf_cnt_ch1_int_raw","ovf_cnt_ch1_int_raw","ovf_cnt_ch2_int_raw","ovf_cnt_ch2_int_raw","ovf_cnt_ch3_int_raw","ovf_cnt_ch3_int_raw","ovf_cnt_ch4_int_raw","ovf_cnt_ch4_int_raw","ovf_cnt_ch5_int_raw","ovf_cnt_ch5_int_raw","ovf_int_raw","ovf_int_raw","timer1_ovf_int_raw","timer1_ovf_int_raw","timer2_ovf_int_raw","timer2_ovf_int_raw","timer3_ovf_int_raw","timer3_ovf_int_raw","try_from","try_into","type_id","DUTY_CHNG_END_CH0_INT_ST_R","DUTY_CHNG_END_CH1_INT_ST_R","DUTY_CHNG_END_CH2_INT_ST_R","DUTY_CHNG_END_CH3_INT_ST_R","DUTY_CHNG_END_CH4_INT_ST_R","DUTY_CHNG_END_CH5_INT_ST_R","INT_ST_SPEC","OVF_CNT_CH0_INT_ST_R","OVF_CNT_CH1_INT_ST_R","OVF_CNT_CH2_INT_ST_R","OVF_CNT_CH3_INT_ST_R","OVF_CNT_CH4_INT_ST_R","OVF_CNT_CH5_INT_ST_R","OVF_INT_ST_R","R","TIMER1_OVF_INT_ST_R","TIMER2_OVF_INT_ST_R","TIMER3_OVF_INT_ST_R","borrow","borrow_mut","duty_chng_end_ch0_int_st","duty_chng_end_ch1_int_st","duty_chng_end_ch2_int_st","duty_chng_end_ch3_int_st","duty_chng_end_ch4_int_st","duty_chng_end_ch5_int_st","from","into","ovf_cnt_ch0_int_st","ovf_cnt_ch1_int_st","ovf_cnt_ch2_int_st","ovf_cnt_ch3_int_st","ovf_cnt_ch4_int_st","ovf_cnt_ch5_int_st","ovf_int_st","timer1_ovf_int_st","timer2_ovf_int_st","timer3_ovf_int_st","try_from","try_into","type_id","CLK_DIV_R","CLK_DIV_W","DUTY_RES_R","DUTY_RES_W","PARA_UP_W","PAUSE_R","PAUSE_W","R","RST_R","RST_W","TICK_SEL_R","TICK_SEL_W","TIMER_CONF_SPEC","W","bits","borrow","borrow_mut","clk_div","clk_div","duty_res","duty_res","from","into","para_up","pause","pause","rst","rst","tick_sel","tick_sel","try_from","try_into","type_id","CNT_R","R","TIMER_VALUE_SPEC","borrow","borrow_mut","cnt","from","into","try_from","try_into","type_id","BLE_TIMER_CLK_CONF","CLK_CONF","COEX_LP_CLK_CONF","DATE","ETM_CLK_CONF","MODEM_LP_TIMER_CONF","RegisterBlock","ble_timer_clk_conf","ble_timer_clk_conf","borrow","borrow_mut","clk_conf","clk_conf","coex_lp_clk_conf","coex_lp_clk_conf","date","date","etm_clk_conf","etm_clk_conf","from","into","modem_lp_timer_conf","modem_lp_timer_conf","try_from","try_into","type_id","BLETIMER_CLK_IS_ACTIVE_R","BLETIMER_CLK_IS_ACTIVE_W","BLETIMER_USE_XTAL_R","BLETIMER_USE_XTAL_W","BLE_TIMER_CLK_CONF_SPEC","R","W","bits","bletimer_clk_is_active","bletimer_clk_is_active","bletimer_use_xtal","bletimer_use_xtal","borrow","borrow_mut","from","into","try_from","try_into","type_id","CLK_CONF_SPEC","CLK_EN_R","CLK_EN_W","R","W","bits","borrow","borrow_mut","clk_en","clk_en","from","into","try_from","try_into","type_id","COEX_LPCLK_DIV_NUM_R","COEX_LPCLK_DIV_NUM_W","COEX_LPCLK_SEL_8M_R","COEX_LPCLK_SEL_8M_W","COEX_LPCLK_SEL_RTC_SLOW_R","COEX_LPCLK_SEL_RTC_SLOW_W","COEX_LPCLK_SEL_XTAL32K_R","COEX_LPCLK_SEL_XTAL32K_W","COEX_LPCLK_SEL_XTAL_R","COEX_LPCLK_SEL_XTAL_W","COEX_LP_CLK_CONF_SPEC","R","W","bits","borrow","borrow_mut","coex_lpclk_div_num","coex_lpclk_div_num","coex_lpclk_sel_8m","coex_lpclk_sel_8m","coex_lpclk_sel_rtc_slow","coex_lpclk_sel_rtc_slow","coex_lpclk_sel_xtal","coex_lpclk_sel_xtal","coex_lpclk_sel_xtal32k","coex_lpclk_sel_xtal32k","from","into","try_from","try_into","type_id","DATE_R","DATE_SPEC","DATE_W","R","W","bits","borrow","borrow_mut","date","date","from","into","try_from","try_into","type_id","ETM_CLK_ACTIVE_R","ETM_CLK_ACTIVE_W","ETM_CLK_CONF_SPEC","ETM_CLK_SEL_R","ETM_CLK_SEL_W","R","W","bits","borrow","borrow_mut","etm_clk_active","etm_clk_active","etm_clk_sel","etm_clk_sel","from","into","try_from","try_into","type_id","LP_TIMER_CLK_DIV_NUM_R","LP_TIMER_CLK_DIV_NUM_W","LP_TIMER_SEL_8M_R","LP_TIMER_SEL_8M_W","LP_TIMER_SEL_RTC_SLOW_R","LP_TIMER_SEL_RTC_SLOW_W","LP_TIMER_SEL_XTAL32K_R","LP_TIMER_SEL_XTAL32K_W","LP_TIMER_SEL_XTAL_R","LP_TIMER_SEL_XTAL_W","MODEM_LP_TIMER_CONF_SPEC","R","W","bits","borrow","borrow_mut","from","into","lp_timer_clk_div_num","lp_timer_clk_div_num","lp_timer_sel_8m","lp_timer_sel_8m","lp_timer_sel_rtc_slow","lp_timer_sel_rtc_slow","lp_timer_sel_xtal","lp_timer_sel_xtal","lp_timer_sel_xtal32k","lp_timer_sel_xtal32k","try_from","try_into","type_id","DATA","RegisterBlock","borrow","borrow_mut","data","data","from","into","try_from","try_into","type_id","DATA_SPEC","R","borrow","borrow_mut","from","into","try_from","try_into","type_id","ANA_CONF","BIAS_CONF","BROWN_OUT","CLK_CONF","CNTL_DATE","CNTL_DBG_MAP","CNTL_DBG_SAR_SEL","CNTL_DBG_SEL","CNTL_GPIO_WAKEUP","CNTL_RETENTION_CTRL","CNTL_SENSOR_CTRL","CPU_PERIOD_CONF","DIAG0","DIG_ISO","DIG_PAD_HOLD","DIG_PWC","EXT_WAKEUP_CONF","EXT_XTL_CONF","FIB_SEL","INT_CLR_RTC","INT_ENA_RTC","INT_ENA_RTC_W1TC","INT_ENA_RTC_W1TS","INT_RAW_RTC","INT_ST_RTC","LOW_POWER_ST","OPTION1","OPTIONS0","PAD_HOLD","PWC","RESET_STATE","RTC_CNTL","RegisterBlock","SLOW_CLK_CONF","SLP_REJECT_CAUSE","SLP_REJECT_CONF","SLP_TIMER0","SLP_TIMER1","SLP_WAKEUP_CAUSE","STATE0","STORE0","STORE1","STORE2","STORE3","STORE4","STORE5","STORE6","STORE7","SWD_CONF","SWD_WPROTECT","SW_CPU_STALL","TIMER1","TIMER2","TIMER4","TIMER5","TIME_HIGH0","TIME_HIGH1","TIME_LOW0","TIME_LOW1","TIME_UPDATE","ULP_CP_TIMER_1","USB_CONF","WAKEUP_STATE","WDTCONFIG0","WDTCONFIG1","WDTCONFIG2","WDTCONFIG3","WDTCONFIG4","WDTFEED","WDTWPROTECT","ana_conf","ana_conf","bias_conf","bias_conf","borrow","borrow_mut","brown_out","brown_out","clk_conf","clk_conf","cntl_date","cntl_date","cntl_dbg_map","cntl_dbg_map","cntl_dbg_sar_sel","cntl_dbg_sar_sel","cntl_dbg_sel","cntl_dbg_sel","cntl_gpio_wakeup","cntl_gpio_wakeup","cntl_retention_ctrl","cntl_retention_ctrl","cntl_sensor_ctrl","cntl_sensor_ctrl","cpu_period_conf","cpu_period_conf","diag0","diag0","dig_iso","dig_iso","dig_pad_hold","dig_pad_hold","dig_pwc","dig_pwc","ext_wakeup_conf","ext_wakeup_conf","ext_xtl_conf","ext_xtl_conf","fib_sel","fib_sel","from","int_clr_rtc","int_clr_rtc","int_ena_rtc","int_ena_rtc","int_ena_rtc_w1tc","int_ena_rtc_w1tc","int_ena_rtc_w1ts","int_ena_rtc_w1ts","int_raw_rtc","int_raw_rtc","int_st_rtc","int_st_rtc","into","low_power_st","low_power_st","option1","option1","options0","options0","pad_hold","pad_hold","pwc","pwc","reset_state","reset_state","rtc_cntl","rtc_cntl","slow_clk_conf","slow_clk_conf","slp_reject_cause","slp_reject_cause","slp_reject_conf","slp_reject_conf","slp_timer0","slp_timer0","slp_timer1","slp_timer1","slp_wakeup_cause","slp_wakeup_cause","state0","state0","store0","store0","store1","store1","store2","store2","store3","store3","store4","store4","store5","store5","store6","store6","store7","store7","sw_cpu_stall","sw_cpu_stall","swd_conf","swd_conf","swd_wprotect","swd_wprotect","time_high0","time_high0","time_high1","time_high1","time_low0","time_low0","time_low1","time_low1","time_update","time_update","timer1","timer1","timer2","timer2","timer4","timer4","timer5","timer5","try_from","try_into","type_id","ulp_cp_timer_1","ulp_cp_timer_1","usb_conf","usb_conf","wakeup_state","wakeup_state","wdtconfig0","wdtconfig0","wdtconfig1","wdtconfig1","wdtconfig2","wdtconfig2","wdtconfig3","wdtconfig3","wdtconfig4","wdtconfig4","wdtfeed","wdtfeed","wdtwprotect","wdtwprotect","ANA_CONF_SPEC","BBPLL_CAL_SLP_START_R","BBPLL_CAL_SLP_START_W","CKGEN_I2C_PU_R","CKGEN_I2C_PU_W","I2C_RESET_POR_FORCE_PD_R","I2C_RESET_POR_FORCE_PD_W","I2C_RESET_POR_FORCE_PU_R","I2C_RESET_POR_FORCE_PU_W","PLLA_FORCE_PD_R","PLLA_FORCE_PD_W","PLLA_FORCE_PU_R","PLLA_FORCE_PU_W","PLL_I2C_PU_R","PLL_I2C_PU_W","R","RFRX_PBUS_PU_R","RFRX_PBUS_PU_W","SAR_I2C_PU_R","SAR_I2C_PU_W","TXRF_I2C_PU_R","TXRF_I2C_PU_W","W","bbpll_cal_slp_start","bbpll_cal_slp_start","bits","borrow","borrow_mut","ckgen_i2c_pu","ckgen_i2c_pu","from","i2c_reset_por_force_pd","i2c_reset_por_force_pd","i2c_reset_por_force_pu","i2c_reset_por_force_pu","into","pll_i2c_pu","pll_i2c_pu","plla_force_pd","plla_force_pd","plla_force_pu","plla_force_pu","rfrx_pbus_pu","rfrx_pbus_pu","sar_i2c_pu","sar_i2c_pu","try_from","try_into","txrf_i2c_pu","txrf_i2c_pu","type_id","BIAS_BUF_DEEP_SLP_R","BIAS_BUF_DEEP_SLP_W","BIAS_BUF_IDLE_R","BIAS_BUF_IDLE_W","BIAS_BUF_MONITOR_R","BIAS_BUF_MONITOR_W","BIAS_BUF_WAKE_R","BIAS_BUF_WAKE_W","BIAS_CONF_SPEC","BIAS_SLEEP_DEEP_SLP_R","BIAS_SLEEP_DEEP_SLP_W","BIAS_SLEEP_MONITOR_R","BIAS_SLEEP_MONITOR_W","DBG_ATTEN_ACTIVE_R","DBG_ATTEN_ACTIVE_W","DBG_ATTEN_DEEP_SLP_R","DBG_ATTEN_DEEP_SLP_W","DBG_ATTEN_MONITOR_R","DBG_ATTEN_MONITOR_W","DG_VDD_DRV_B_SLP_EN_R","DG_VDD_DRV_B_SLP_EN_W","DG_VDD_DRV_B_SLP_R","DG_VDD_DRV_B_SLP_W","PD_CUR_DEEP_SLP_R","PD_CUR_DEEP_SLP_W","PD_CUR_MONITOR_R","PD_CUR_MONITOR_W","R","W","bias_buf_deep_slp","bias_buf_deep_slp","bias_buf_idle","bias_buf_idle","bias_buf_monitor","bias_buf_monitor","bias_buf_wake","bias_buf_wake","bias_sleep_deep_slp","bias_sleep_deep_slp","bias_sleep_monitor","bias_sleep_monitor","bits","borrow","borrow_mut","dbg_atten_active","dbg_atten_active","dbg_atten_deep_slp","dbg_atten_deep_slp","dbg_atten_monitor","dbg_atten_monitor","dg_vdd_drv_b_slp","dg_vdd_drv_b_slp","dg_vdd_drv_b_slp_en","dg_vdd_drv_b_slp_en","from","into","pd_cur_deep_slp","pd_cur_deep_slp","pd_cur_monitor","pd_cur_monitor","try_from","try_into","type_id","BROWN_OUT_ANA_RST_EN_R","BROWN_OUT_ANA_RST_EN_W","BROWN_OUT_CLOSE_FLASH_ENA_R","BROWN_OUT_CLOSE_FLASH_ENA_W","BROWN_OUT_CNT_CLR_R","BROWN_OUT_CNT_CLR_W","BROWN_OUT_ENA_R","BROWN_OUT_ENA_W","BROWN_OUT_INT_WAIT_R","BROWN_OUT_INT_WAIT_W","BROWN_OUT_PD_RF_ENA_R","BROWN_OUT_PD_RF_ENA_W","BROWN_OUT_RST_ENA_R","BROWN_OUT_RST_ENA_W","BROWN_OUT_RST_SEL_R","BROWN_OUT_RST_SEL_W","BROWN_OUT_RST_WAIT_R","BROWN_OUT_RST_WAIT_W","BROWN_OUT_SPEC","DET_R","DET_W","R","W","bits","borrow","borrow_mut","brown_out_ana_rst_en","brown_out_ana_rst_en","brown_out_close_flash_ena","brown_out_close_flash_ena","brown_out_cnt_clr","brown_out_cnt_clr","brown_out_ena","brown_out_ena","brown_out_int_wait","brown_out_int_wait","brown_out_pd_rf_ena","brown_out_pd_rf_ena","brown_out_rst_ena","brown_out_rst_ena","brown_out_rst_sel","brown_out_rst_sel","brown_out_rst_wait","brown_out_rst_wait","det","det","from","into","try_from","try_into","type_id","ANA_CLK_RTC_SEL_R","ANA_CLK_RTC_SEL_W","CK8M_DFREQ_R","CK8M_DFREQ_W","CK8M_DIV_R","CK8M_DIV_SEL_R","CK8M_DIV_SEL_VLD_R","CK8M_DIV_SEL_VLD_W","CK8M_DIV_SEL_W","CK8M_DIV_W","CK8M_FORCE_NOGATING_R","CK8M_FORCE_NOGATING_W","CK8M_FORCE_PD_R","CK8M_FORCE_PD_W","CK8M_FORCE_PU_R","CK8M_FORCE_PU_W","CLK_CONF_SPEC","DIG_CLK8M_D256_EN_R","DIG_CLK8M_D256_EN_W","DIG_CLK8M_EN_R","DIG_CLK8M_EN_W","DIG_XTAL32K_EN_R","DIG_XTAL32K_EN_W","EFUSE_CLK_FORCE_GATING_R","EFUSE_CLK_FORCE_GATING_W","EFUSE_CLK_FORCE_NOGATING_R","EFUSE_CLK_FORCE_NOGATING_W","ENB_CK8M_DIV_R","ENB_CK8M_DIV_W","ENB_CK8M_R","ENB_CK8M_W","FAST_CLK_RTC_SEL_R","FAST_CLK_RTC_SEL_W","R","W","XTAL_FORCE_NOGATING_R","XTAL_FORCE_NOGATING_W","XTAL_GLOBAL_FORCE_GATING_R","XTAL_GLOBAL_FORCE_GATING_W","XTAL_GLOBAL_FORCE_NOGATING_R","XTAL_GLOBAL_FORCE_NOGATING_W","ana_clk_rtc_sel","ana_clk_rtc_sel","bits","borrow","borrow_mut","ck8m_dfreq","ck8m_dfreq","ck8m_div","ck8m_div","ck8m_div_sel","ck8m_div_sel","ck8m_div_sel_vld","ck8m_div_sel_vld","ck8m_force_nogating","ck8m_force_nogating","ck8m_force_pd","ck8m_force_pd","ck8m_force_pu","ck8m_force_pu","dig_clk8m_d256_en","dig_clk8m_d256_en","dig_clk8m_en","dig_clk8m_en","dig_xtal32k_en","dig_xtal32k_en","efuse_clk_force_gating","efuse_clk_force_gating","efuse_clk_force_nogating","efuse_clk_force_nogating","enb_ck8m","enb_ck8m","enb_ck8m_div","enb_ck8m_div","fast_clk_rtc_sel","fast_clk_rtc_sel","from","into","try_from","try_into","type_id","xtal_force_nogating","xtal_force_nogating","xtal_global_force_gating","xtal_global_force_gating","xtal_global_force_nogating","xtal_global_force_nogating","CNTL_DATE_R","CNTL_DATE_SPEC","CNTL_DATE_W","R","W","bits","borrow","borrow_mut","cntl_date","cntl_date","from","into","try_from","try_into","type_id","CNTL_DBG_MAP_SPEC","GPIO_PIN0_FUN_SEL_R","GPIO_PIN0_FUN_SEL_W","GPIO_PIN0_MUX_SEL_R","GPIO_PIN0_MUX_SEL_W","GPIO_PIN1_FUN_SEL_R","GPIO_PIN1_FUN_SEL_W","GPIO_PIN1_MUX_SEL_R","GPIO_PIN1_MUX_SEL_W","GPIO_PIN2_FUN_SEL_R","GPIO_PIN2_FUN_SEL_W","GPIO_PIN2_MUX_SEL_R","GPIO_PIN2_MUX_SEL_W","GPIO_PIN3_FUN_SEL_R","GPIO_PIN3_FUN_SEL_W","GPIO_PIN3_MUX_SEL_R","GPIO_PIN3_MUX_SEL_W","GPIO_PIN4_FUN_SEL_R","GPIO_PIN4_FUN_SEL_W","GPIO_PIN4_MUX_SEL_R","GPIO_PIN4_MUX_SEL_W","GPIO_PIN5_FUN_SEL_R","GPIO_PIN5_FUN_SEL_W","GPIO_PIN5_MUX_SEL_R","GPIO_PIN5_MUX_SEL_W","R","W","bits","borrow","borrow_mut","from","gpio_pin0_fun_sel","gpio_pin0_fun_sel","gpio_pin0_mux_sel","gpio_pin0_mux_sel","gpio_pin1_fun_sel","gpio_pin1_fun_sel","gpio_pin1_mux_sel","gpio_pin1_mux_sel","gpio_pin2_fun_sel","gpio_pin2_fun_sel","gpio_pin2_mux_sel","gpio_pin2_mux_sel","gpio_pin3_fun_sel","gpio_pin3_fun_sel","gpio_pin3_mux_sel","gpio_pin3_mux_sel","gpio_pin4_fun_sel","gpio_pin4_fun_sel","gpio_pin4_mux_sel","gpio_pin4_mux_sel","gpio_pin5_fun_sel","gpio_pin5_fun_sel","gpio_pin5_mux_sel","gpio_pin5_mux_sel","into","try_from","try_into","type_id","CNTL_DBG_SAR_SEL_SPEC","R","SAR_DEBUG_SEL_R","SAR_DEBUG_SEL_W","W","bits","borrow","borrow_mut","from","into","sar_debug_sel","sar_debug_sel","try_from","try_into","type_id","CNTL_DBG_SEL_SPEC","DEBUG_12M_NO_GATING_R","DEBUG_12M_NO_GATING_W","DEBUG_BIT_SEL_R","DEBUG_BIT_SEL_W","DEBUG_SEL0_R","DEBUG_SEL0_W","DEBUG_SEL1_R","DEBUG_SEL1_W","DEBUG_SEL2_R","DEBUG_SEL2_W","DEBUG_SEL3_R","DEBUG_SEL3_W","DEBUG_SEL4_R","DEBUG_SEL4_W","R","W","bits","borrow","borrow_mut","debug_12m_no_gating","debug_12m_no_gating","debug_bit_sel","debug_bit_sel","debug_sel0","debug_sel0","debug_sel1","debug_sel1","debug_sel2","debug_sel2","debug_sel3","debug_sel3","debug_sel4","debug_sel4","from","into","try_from","try_into","type_id","CNTL_GPIO_WAKEUP_SPEC","GPIO_PIN0_INT_TYPE_R","GPIO_PIN0_INT_TYPE_W","GPIO_PIN0_WAKEUP_ENABLE_R","GPIO_PIN0_WAKEUP_ENABLE_W","GPIO_PIN1_INT_TYPE_R","GPIO_PIN1_INT_TYPE_W","GPIO_PIN1_WAKEUP_ENABLE_R","GPIO_PIN1_WAKEUP_ENABLE_W","GPIO_PIN2_INT_TYPE_R","GPIO_PIN2_INT_TYPE_W","GPIO_PIN2_WAKEUP_ENABLE_R","GPIO_PIN2_WAKEUP_ENABLE_W","GPIO_PIN3_INT_TYPE_R","GPIO_PIN3_INT_TYPE_W","GPIO_PIN3_WAKEUP_ENABLE_R","GPIO_PIN3_WAKEUP_ENABLE_W","GPIO_PIN4_INT_TYPE_R","GPIO_PIN4_INT_TYPE_W","GPIO_PIN4_WAKEUP_ENABLE_R","GPIO_PIN4_WAKEUP_ENABLE_W","GPIO_PIN5_INT_TYPE_R","GPIO_PIN5_INT_TYPE_W","GPIO_PIN5_WAKEUP_ENABLE_R","GPIO_PIN5_WAKEUP_ENABLE_W","GPIO_PIN_CLK_GATE_R","GPIO_PIN_CLK_GATE_W","GPIO_WAKEUP_STATUS_CLR_R","GPIO_WAKEUP_STATUS_CLR_W","GPIO_WAKEUP_STATUS_R","GPIO_WAKEUP_STATUS_W","R","W","bits","borrow","borrow_mut","from","gpio_pin0_int_type","gpio_pin0_int_type","gpio_pin0_wakeup_enable","gpio_pin0_wakeup_enable","gpio_pin1_int_type","gpio_pin1_int_type","gpio_pin1_wakeup_enable","gpio_pin1_wakeup_enable","gpio_pin2_int_type","gpio_pin2_int_type","gpio_pin2_wakeup_enable","gpio_pin2_wakeup_enable","gpio_pin3_int_type","gpio_pin3_int_type","gpio_pin3_wakeup_enable","gpio_pin3_wakeup_enable","gpio_pin4_int_type","gpio_pin4_int_type","gpio_pin4_wakeup_enable","gpio_pin4_wakeup_enable","gpio_pin5_int_type","gpio_pin5_int_type","gpio_pin5_wakeup_enable","gpio_pin5_wakeup_enable","gpio_pin_clk_gate","gpio_pin_clk_gate","gpio_wakeup_status","gpio_wakeup_status","gpio_wakeup_status_clr","gpio_wakeup_status_clr","into","try_from","try_into","type_id","CNTL_RETENTION_CTRL_SPEC","R","RETENTION_CLKOFF_WAIT_R","RETENTION_CLKOFF_WAIT_W","RETENTION_CLK_SEL_R","RETENTION_CLK_SEL_W","RETENTION_DONE_WAIT_R","RETENTION_DONE_WAIT_W","RETENTION_EN_R","RETENTION_EN_W","RETENTION_WAIT_R","RETENTION_WAIT_W","W","bits","borrow","borrow_mut","from","into","retention_clk_sel","retention_clk_sel","retention_clkoff_wait","retention_clkoff_wait","retention_done_wait","retention_done_wait","retention_en","retention_en","retention_wait","retention_wait","try_from","try_into","type_id","CNTL_SENSOR_CTRL_SPEC","FORCE_XPD_SAR_R","FORCE_XPD_SAR_W","R","SAR2_PWDET_CCT_R","SAR2_PWDET_CCT_W","W","bits","borrow","borrow_mut","force_xpd_sar","force_xpd_sar","from","into","sar2_pwdet_cct","sar2_pwdet_cct","try_from","try_into","type_id","CPUPERIOD_SEL_R","CPUPERIOD_SEL_W","CPUSEL_CONF_R","CPUSEL_CONF_W","CPU_PERIOD_CONF_SPEC","R","W","bits","borrow","borrow_mut","cpuperiod_sel","cpuperiod_sel","cpusel_conf","cpusel_conf","from","into","try_from","try_into","type_id","DIAG0_SPEC","LOW_POWER_DIAG1_R","LOW_POWER_DIAG1_W","R","W","bits","borrow","borrow_mut","from","into","low_power_diag1","low_power_diag1","try_from","try_into","type_id","CLR_DG_PAD_AUTOHOLD_R","CLR_DG_PAD_AUTOHOLD_W","DG_PAD_AUTOHOLD_EN_R","DG_PAD_AUTOHOLD_EN_W","DG_PAD_AUTOHOLD_R","DG_PAD_AUTOHOLD_W","DG_PAD_FORCE_HOLD_R","DG_PAD_FORCE_HOLD_W","DG_PAD_FORCE_ISO_R","DG_PAD_FORCE_ISO_W","DG_PAD_FORCE_NOISO_R","DG_PAD_FORCE_NOISO_W","DG_PAD_FORCE_UNHOLD_R","DG_PAD_FORCE_UNHOLD_W","DG_WRAP_FORCE_ISO_R","DG_WRAP_FORCE_ISO_W","DG_WRAP_FORCE_NOISO_R","DG_WRAP_FORCE_NOISO_W","DIG_ISO_SPEC","FORCE_OFF_R","FORCE_OFF_W","FORCE_ON_R","FORCE_ON_W","R","W","bits","borrow","borrow_mut","clr_dg_pad_autohold","clr_dg_pad_autohold","dg_pad_autohold","dg_pad_autohold","dg_pad_autohold_en","dg_pad_autohold_en","dg_pad_force_hold","dg_pad_force_hold","dg_pad_force_iso","dg_pad_force_iso","dg_pad_force_noiso","dg_pad_force_noiso","dg_pad_force_unhold","dg_pad_force_unhold","dg_wrap_force_iso","dg_wrap_force_iso","dg_wrap_force_noiso","dg_wrap_force_noiso","force_off","force_off","force_on","force_on","from","into","try_from","try_into","type_id","DIG_PAD_HOLD_R","DIG_PAD_HOLD_SPEC","DIG_PAD_HOLD_W","R","W","bits","borrow","borrow_mut","dig_pad_hold","dig_pad_hold","from","into","try_from","try_into","type_id","DG_WRAP_FORCE_PD_R","DG_WRAP_FORCE_PD_W","DG_WRAP_FORCE_PU_R","DG_WRAP_FORCE_PU_W","DG_WRAP_PD_EN_R","DG_WRAP_PD_EN_W","DIG_PWC_SPEC","LSLP_MEM_FORCE_PD_R","LSLP_MEM_FORCE_PD_W","LSLP_MEM_FORCE_PU_R","LSLP_MEM_FORCE_PU_W","R","VDD_SPI_PD_EN_R","VDD_SPI_PD_EN_W","VDD_SPI_PWR_DRV_R","VDD_SPI_PWR_DRV_W","VDD_SPI_PWR_FORCE_R","VDD_SPI_PWR_FORCE_W","W","bits","borrow","borrow_mut","dg_wrap_force_pd","dg_wrap_force_pd","dg_wrap_force_pu","dg_wrap_force_pu","dg_wrap_pd_en","dg_wrap_pd_en","from","into","lslp_mem_force_pd","lslp_mem_force_pd","lslp_mem_force_pu","lslp_mem_force_pu","try_from","try_into","type_id","vdd_spi_pd_en","vdd_spi_pd_en","vdd_spi_pwr_drv","vdd_spi_pwr_drv","vdd_spi_pwr_force","vdd_spi_pwr_force","EXT_WAKEUP_CONF_SPEC","GPIO_WAKEUP_FILTER_R","GPIO_WAKEUP_FILTER_W","R","W","bits","borrow","borrow_mut","from","gpio_wakeup_filter","gpio_wakeup_filter","into","try_from","try_into","type_id","EXT_XTL_CONF_SPEC","R","W","XTL_EXT_CTR_EN_R","XTL_EXT_CTR_EN_W","XTL_EXT_CTR_LV_R","XTL_EXT_CTR_LV_W","bits","borrow","borrow_mut","from","into","try_from","try_into","type_id","xtl_ext_ctr_en","xtl_ext_ctr_en","xtl_ext_ctr_lv","xtl_ext_ctr_lv","FIB_SEL_R","FIB_SEL_SPEC","FIB_SEL_W","R","W","bits","borrow","borrow_mut","fib_sel","fib_sel","from","into","try_from","try_into","type_id","BBPLL_CAL_INT_CLR_R","BBPLL_CAL_INT_CLR_W","BROWN_OUT_INT_CLR_R","BROWN_OUT_INT_CLR_W","INT_CLR_RTC_SPEC","MAIN_TIMER_INT_CLR_R","MAIN_TIMER_INT_CLR_W","R","SLP_REJECT_INT_CLR_R","SLP_REJECT_INT_CLR_W","SLP_WAKEUP_INT_CLR_R","SLP_WAKEUP_INT_CLR_W","SWD_INT_CLR_R","SWD_INT_CLR_W","W","WDT_INT_CLR_R","WDT_INT_CLR_W","bbpll_cal_int_clr","bbpll_cal_int_clr","bits","borrow","borrow_mut","brown_out_int_clr","brown_out_int_clr","from","into","main_timer_int_clr","main_timer_int_clr","slp_reject_int_clr","slp_reject_int_clr","slp_wakeup_int_clr","slp_wakeup_int_clr","swd_int_clr","swd_int_clr","try_from","try_into","type_id","wdt_int_clr","wdt_int_clr","BBPLL_CAL_INT_ENA_R","BBPLL_CAL_INT_ENA_W","BROWN_OUT_INT_ENA_R","BROWN_OUT_INT_ENA_W","INT_ENA_RTC_SPEC","MAIN_TIMER_INT_ENA_R","MAIN_TIMER_INT_ENA_W","R","SLP_REJECT_INT_ENA_R","SLP_REJECT_INT_ENA_W","SLP_WAKEUP_INT_ENA_R","SLP_WAKEUP_INT_ENA_W","SWD_INT_ENA_R","SWD_INT_ENA_W","W","WDT_INT_ENA_R","WDT_INT_ENA_W","bbpll_cal_int_ena","bbpll_cal_int_ena","bits","borrow","borrow_mut","brown_out_int_ena","brown_out_int_ena","from","into","main_timer_int_ena","main_timer_int_ena","slp_reject_int_ena","slp_reject_int_ena","slp_wakeup_int_ena","slp_wakeup_int_ena","swd_int_ena","swd_int_ena","try_from","try_into","type_id","wdt_int_ena","wdt_int_ena","BBPLL_CAL_INT_ENA_W1TC_R","BBPLL_CAL_INT_ENA_W1TC_W","BROWN_OUT_INT_ENA_W1TC_R","BROWN_OUT_INT_ENA_W1TC_W","INT_ENA_RTC_W1TC_SPEC","MAIN_TIMER_INT_ENA_W1TC_R","MAIN_TIMER_INT_ENA_W1TC_W","R","SLP_REJECT_INT_ENA_W1TC_R","SLP_REJECT_INT_ENA_W1TC_W","SLP_WAKEUP_INT_ENA_W1TC_R","SLP_WAKEUP_INT_ENA_W1TC_W","SWD_INT_ENA_W1TC_R","SWD_INT_ENA_W1TC_W","W","WDT_INT_ENA_W1TC_R","WDT_INT_ENA_W1TC_W","bbpll_cal_int_ena_w1tc","bbpll_cal_int_ena_w1tc","bits","borrow","borrow_mut","brown_out_int_ena_w1tc","brown_out_int_ena_w1tc","from","into","main_timer_int_ena_w1tc","main_timer_int_ena_w1tc","slp_reject_int_ena_w1tc","slp_reject_int_ena_w1tc","slp_wakeup_int_ena_w1tc","slp_wakeup_int_ena_w1tc","swd_int_ena_w1tc","swd_int_ena_w1tc","try_from","try_into","type_id","wdt_int_ena_w1tc","wdt_int_ena_w1tc","BBPLL_CAL_INT_ENA_W1TS_R","BBPLL_CAL_INT_ENA_W1TS_W","BROWN_OUT_INT_ENA_W1TS_R","BROWN_OUT_INT_ENA_W1TS_W","INT_ENA_RTC_W1TS_SPEC","MAIN_TIMER_INT_ENA_W1TS_R","MAIN_TIMER_INT_ENA_W1TS_W","R","SLP_REJECT_INT_ENA_W1TS_R","SLP_REJECT_INT_ENA_W1TS_W","SLP_WAKEUP_INT_ENA_W1TS_R","SLP_WAKEUP_INT_ENA_W1TS_W","SWD_INT_ENA_W1TS_R","SWD_INT_ENA_W1TS_W","W","WDT_INT_ENA_W1TS_R","WDT_INT_ENA_W1TS_W","bbpll_cal_int_ena_w1ts","bbpll_cal_int_ena_w1ts","bits","borrow","borrow_mut","brown_out_int_ena_w1ts","brown_out_int_ena_w1ts","from","into","main_timer_int_ena_w1ts","main_timer_int_ena_w1ts","slp_reject_int_ena_w1ts","slp_reject_int_ena_w1ts","slp_wakeup_int_ena_w1ts","slp_wakeup_int_ena_w1ts","swd_int_ena_w1ts","swd_int_ena_w1ts","try_from","try_into","type_id","wdt_int_ena_w1ts","wdt_int_ena_w1ts","BBPLL_CAL_INT_RAW_R","BBPLL_CAL_INT_RAW_W","BROWN_OUT_INT_RAW_R","BROWN_OUT_INT_RAW_W","INT_RAW_RTC_SPEC","MAIN_TIMER_INT_RAW_R","MAIN_TIMER_INT_RAW_W","R","SLP_REJECT_INT_RAW_R","SLP_REJECT_INT_RAW_W","SLP_WAKEUP_INT_RAW_R","SLP_WAKEUP_INT_RAW_W","SWD_INT_RAW_R","SWD_INT_RAW_W","W","WDT_INT_RAW_R","WDT_INT_RAW_W","bbpll_cal_int_raw","bbpll_cal_int_raw","bits","borrow","borrow_mut","brown_out_int_raw","brown_out_int_raw","from","into","main_timer_int_raw","main_timer_int_raw","slp_reject_int_raw","slp_reject_int_raw","slp_wakeup_int_raw","slp_wakeup_int_raw","swd_int_raw","swd_int_raw","try_from","try_into","type_id","wdt_int_raw","wdt_int_raw","BBPLL_CAL_INT_ST_R","BBPLL_CAL_INT_ST_W","BROWN_OUT_INT_ST_R","BROWN_OUT_INT_ST_W","INT_ST_RTC_SPEC","MAIN_TIMER_INT_ST_R","MAIN_TIMER_INT_ST_W","R","SLP_REJECT_INT_ST_R","SLP_REJECT_INT_ST_W","SLP_WAKEUP_INT_ST_R","SLP_WAKEUP_INT_ST_W","SWD_INT_ST_R","SWD_INT_ST_W","W","WDT_INT_ST_R","WDT_INT_ST_W","bbpll_cal_int_st","bbpll_cal_int_st","bits","borrow","borrow_mut","brown_out_int_st","brown_out_int_st","from","into","main_timer_int_st","main_timer_int_st","slp_reject_int_st","slp_reject_int_st","slp_wakeup_int_st","slp_wakeup_int_st","swd_int_st","swd_int_st","try_from","try_into","type_id","wdt_int_st","wdt_int_st","COCPU_STATE_DONE_R","COCPU_STATE_DONE_W","COCPU_STATE_SLP_R","COCPU_STATE_SLP_W","COCPU_STATE_START_R","COCPU_STATE_START_W","COCPU_STATE_SWITCH_R","COCPU_STATE_SWITCH_W","IN_LOW_POWER_STATE_R","IN_LOW_POWER_STATE_W","IN_WAKEUP_STATE_R","IN_WAKEUP_STATE_W","LOW_POWER_ST_SPEC","MAIN_STATE_IN_IDLE_R","MAIN_STATE_IN_IDLE_W","MAIN_STATE_IN_SLP_R","MAIN_STATE_IN_SLP_W","MAIN_STATE_IN_WAIT_8M_R","MAIN_STATE_IN_WAIT_8M_W","MAIN_STATE_IN_WAIT_PLL_R","MAIN_STATE_IN_WAIT_PLL_W","MAIN_STATE_IN_WAIT_XTL_R","MAIN_STATE_IN_WAIT_XTL_W","MAIN_STATE_PLL_ON_R","MAIN_STATE_PLL_ON_W","MAIN_STATE_R","MAIN_STATE_W","MAIN_STATE_WAIT_END_R","MAIN_STATE_WAIT_END_W","MAIN_STATE_XTAL_ISO_R","MAIN_STATE_XTAL_ISO_W","R","RDY_FOR_WAKEUP_R","RDY_FOR_WAKEUP_W","TOUCH_STATE_DONE_R","TOUCH_STATE_DONE_W","TOUCH_STATE_SLP_R","TOUCH_STATE_SLP_W","TOUCH_STATE_START_R","TOUCH_STATE_START_W","TOUCH_STATE_SWITCH_R","TOUCH_STATE_SWITCH_W","W","XPD_DIG_R","XPD_DIG_W","bits","borrow","borrow_mut","cocpu_state_done","cocpu_state_done","cocpu_state_slp","cocpu_state_slp","cocpu_state_start","cocpu_state_start","cocpu_state_switch","cocpu_state_switch","from","in_low_power_state","in_low_power_state","in_wakeup_state","in_wakeup_state","into","main_state","main_state","main_state_in_idle","main_state_in_idle","main_state_in_slp","main_state_in_slp","main_state_in_wait_8m","main_state_in_wait_8m","main_state_in_wait_pll","main_state_in_wait_pll","main_state_in_wait_xtl","main_state_in_wait_xtl","main_state_pll_on","main_state_pll_on","main_state_wait_end","main_state_wait_end","main_state_xtal_iso","main_state_xtal_iso","rdy_for_wakeup","rdy_for_wakeup","touch_state_done","touch_state_done","touch_state_slp","touch_state_slp","touch_state_start","touch_state_start","touch_state_switch","touch_state_switch","try_from","try_into","type_id","xpd_dig","xpd_dig","FORCE_DOWNLOAD_BOOT_R","FORCE_DOWNLOAD_BOOT_W","OPTION1_SPEC","R","W","bits","borrow","borrow_mut","force_download_boot","force_download_boot","from","into","try_from","try_into","type_id","ANALOG_FORCE_ISO_R","ANALOG_FORCE_ISO_W","ANALOG_FORCE_NOISO_R","ANALOG_FORCE_NOISO_W","BBPLL_FORCE_PD_R","BBPLL_FORCE_PD_W","BBPLL_FORCE_PU_R","BBPLL_FORCE_PU_W","BBPLL_I2C_FORCE_PD_R","BBPLL_I2C_FORCE_PD_W","BBPLL_I2C_FORCE_PU_R","BBPLL_I2C_FORCE_PU_W","BB_I2C_FORCE_PD_R","BB_I2C_FORCE_PD_W","BB_I2C_FORCE_PU_R","BB_I2C_FORCE_PU_W","DG_WRAP_FORCE_NORST_R","DG_WRAP_FORCE_NORST_W","DG_WRAP_FORCE_RST_R","DG_WRAP_FORCE_RST_W","OPTIONS0_SPEC","R","SW_PROCPU_RST_R","SW_PROCPU_RST_W","SW_STALL_PROCPU_C0_R","SW_STALL_PROCPU_C0_W","SW_SYS_RST_R","SW_SYS_RST_W","W","XTL_EN_WAIT_R","XTL_EN_WAIT_W","XTL_EXT_CTR_SEL_R","XTL_EXT_CTR_SEL_W","XTL_FORCE_PD_R","XTL_FORCE_PD_W","XTL_FORCE_PU_R","XTL_FORCE_PU_W","analog_force_iso","analog_force_iso","analog_force_noiso","analog_force_noiso","bb_i2c_force_pd","bb_i2c_force_pd","bb_i2c_force_pu","bb_i2c_force_pu","bbpll_force_pd","bbpll_force_pd","bbpll_force_pu","bbpll_force_pu","bbpll_i2c_force_pd","bbpll_i2c_force_pd","bbpll_i2c_force_pu","bbpll_i2c_force_pu","bits","borrow","borrow_mut","dg_wrap_force_norst","dg_wrap_force_norst","dg_wrap_force_rst","dg_wrap_force_rst","from","into","sw_procpu_rst","sw_procpu_rst","sw_stall_procpu_c0","sw_stall_procpu_c0","sw_sys_rst","sw_sys_rst","try_from","try_into","type_id","xtl_en_wait","xtl_en_wait","xtl_ext_ctr_sel","xtl_ext_ctr_sel","xtl_force_pd","xtl_force_pd","xtl_force_pu","xtl_force_pu","GPIO_PIN0_HOLD_R","GPIO_PIN0_HOLD_W","GPIO_PIN1_HOLD_R","GPIO_PIN1_HOLD_W","GPIO_PIN2_HOLD_R","GPIO_PIN2_HOLD_W","GPIO_PIN3_HOLD_R","GPIO_PIN3_HOLD_W","GPIO_PIN4_HOLD_R","GPIO_PIN4_HOLD_W","GPIO_PIN5_HOLD_R","GPIO_PIN5_HOLD_W","PAD_HOLD_SPEC","R","W","bits","borrow","borrow_mut","from","gpio_pin0_hold","gpio_pin0_hold","gpio_pin1_hold","gpio_pin1_hold","gpio_pin2_hold","gpio_pin2_hold","gpio_pin3_hold","gpio_pin3_hold","gpio_pin4_hold","gpio_pin4_hold","gpio_pin5_hold","gpio_pin5_hold","into","try_from","try_into","type_id","PAD_FORCE_HOLD_R","PAD_FORCE_HOLD_W","PWC_SPEC","R","W","bits","borrow","borrow_mut","from","into","pad_force_hold","pad_force_hold","try_from","try_into","type_id","DRESET_MASK_PROCPU_R","DRESET_MASK_PROCPU_W","OCD_HALT_ON_RESET_PROCPU_R","OCD_HALT_ON_RESET_PROCPU_W","R","RESET_CAUSE_PROCPU_R","RESET_CAUSE_PROCPU_W","RESET_STATE_SPEC","STAT_VECTOR_SEL_PROCPU_R","STAT_VECTOR_SEL_PROCPU_W","W","bits","borrow","borrow_mut","dreset_mask_procpu","dreset_mask_procpu","from","into","ocd_halt_on_reset_procpu","ocd_halt_on_reset_procpu","reset_cause_procpu","reset_cause_procpu","stat_vector_sel_procpu","stat_vector_sel_procpu","try_from","try_into","type_id","DIG_REG_CAL_EN_R","DIG_REG_CAL_EN_W","R","REGULATOR_FORCE_PD_R","REGULATOR_FORCE_PD_W","REGULATOR_FORCE_PU_R","REGULATOR_FORCE_PU_W","RTC_CNTL_SPEC","SCK_DCAP_R","SCK_DCAP_W","W","bits","borrow","borrow_mut","dig_reg_cal_en","dig_reg_cal_en","from","into","regulator_force_pd","regulator_force_pd","regulator_force_pu","regulator_force_pu","sck_dcap","sck_dcap","try_from","try_into","type_id","ANA_CLK_DIV_R","ANA_CLK_DIV_VLD_R","ANA_CLK_DIV_VLD_W","ANA_CLK_DIV_W","R","SLOW_CLK_CONF_SPEC","SLOW_CLK_NEXT_EDGE_R","SLOW_CLK_NEXT_EDGE_W","W","ana_clk_div","ana_clk_div","ana_clk_div_vld","ana_clk_div_vld","bits","borrow","borrow_mut","from","into","slow_clk_next_edge","slow_clk_next_edge","try_from","try_into","type_id","R","REJECT_CAUSE_R","REJECT_CAUSE_W","SLP_REJECT_CAUSE_SPEC","W","bits","borrow","borrow_mut","from","into","reject_cause","reject_cause","try_from","try_into","type_id","DEEP_SLP_REJECT_EN_R","DEEP_SLP_REJECT_EN_W","LIGHT_SLP_REJECT_EN_R","LIGHT_SLP_REJECT_EN_W","R","SLEEP_REJECT_ENA_R","SLEEP_REJECT_ENA_W","SLP_REJECT_CONF_SPEC","W","bits","borrow","borrow_mut","deep_slp_reject_en","deep_slp_reject_en","from","into","light_slp_reject_en","light_slp_reject_en","sleep_reject_ena","sleep_reject_ena","try_from","try_into","type_id","R","SLP_TIMER0_SPEC","SLP_VAL_LO_R","SLP_VAL_LO_W","W","bits","borrow","borrow_mut","from","into","slp_val_lo","slp_val_lo","try_from","try_into","type_id","MAIN_TIMER_ALARM_EN_R","MAIN_TIMER_ALARM_EN_W","R","SLP_TIMER1_SPEC","SLP_VAL_HI_R","SLP_VAL_HI_W","W","bits","borrow","borrow_mut","from","into","main_timer_alarm_en","main_timer_alarm_en","slp_val_hi","slp_val_hi","try_from","try_into","type_id","R","SLP_WAKEUP_CAUSE_SPEC","W","WAKEUP_CAUSE_R","WAKEUP_CAUSE_W","bits","borrow","borrow_mut","from","into","try_from","try_into","type_id","wakeup_cause","wakeup_cause","APB2RTC_BRIDGE_SEL_R","APB2RTC_BRIDGE_SEL_W","R","SDIO_ACTIVE_IND_R","SDIO_ACTIVE_IND_W","SLEEP_EN_R","SLEEP_EN_W","SLP_REJECT_CAUSE_CLR_R","SLP_REJECT_CAUSE_CLR_W","SLP_REJECT_R","SLP_REJECT_W","SLP_WAKEUP_R","SLP_WAKEUP_W","STATE0_SPEC","SW_CPU_INT_R","SW_CPU_INT_W","W","apb2rtc_bridge_sel","apb2rtc_bridge_sel","bits","borrow","borrow_mut","from","into","sdio_active_ind","sdio_active_ind","sleep_en","sleep_en","slp_reject","slp_reject","slp_reject_cause_clr","slp_reject_cause_clr","slp_wakeup","slp_wakeup","sw_cpu_int","sw_cpu_int","try_from","try_into","type_id","R","SCRATCH0_R","SCRATCH0_W","STORE0_SPEC","W","bits","borrow","borrow_mut","from","into","scratch0","scratch0","try_from","try_into","type_id","R","SCRATCH1_R","SCRATCH1_W","STORE1_SPEC","W","bits","borrow","borrow_mut","from","into","scratch1","scratch1","try_from","try_into","type_id","R","SCRATCH2_R","SCRATCH2_W","STORE2_SPEC","W","bits","borrow","borrow_mut","from","into","scratch2","scratch2","try_from","try_into","type_id","R","SCRATCH3_R","SCRATCH3_W","STORE3_SPEC","W","bits","borrow","borrow_mut","from","into","scratch3","scratch3","try_from","try_into","type_id","R","SCRATCH4_R","SCRATCH4_W","STORE4_SPEC","W","bits","borrow","borrow_mut","from","into","scratch4","scratch4","try_from","try_into","type_id","R","SCRATCH5_R","SCRATCH5_W","STORE5_SPEC","W","bits","borrow","borrow_mut","from","into","scratch5","scratch5","try_from","try_into","type_id","R","SCRATCH6_R","SCRATCH6_W","STORE6_SPEC","W","bits","borrow","borrow_mut","from","into","scratch6","scratch6","try_from","try_into","type_id","R","SCRATCH7_R","SCRATCH7_W","STORE7_SPEC","W","bits","borrow","borrow_mut","from","into","scratch7","scratch7","try_from","try_into","type_id","R","SW_CPU_STALL_SPEC","SW_STALL_PROCPU_C1_R","SW_STALL_PROCPU_C1_W","W","bits","borrow","borrow_mut","from","into","sw_stall_procpu_c1","sw_stall_procpu_c1","try_from","try_into","type_id","R","SWD_AUTO_FEED_EN_R","SWD_AUTO_FEED_EN_W","SWD_BYPASS_RST_R","SWD_BYPASS_RST_W","SWD_CONF_SPEC","SWD_DISABLE_R","SWD_DISABLE_W","SWD_FEED_INT_R","SWD_FEED_INT_W","SWD_FEED_R","SWD_FEED_W","SWD_RESET_FLAG_R","SWD_RESET_FLAG_W","SWD_RST_FLAG_CLR_R","SWD_RST_FLAG_CLR_W","SWD_SIGNAL_WIDTH_R","SWD_SIGNAL_WIDTH_W","W","bits","borrow","borrow_mut","from","into","swd_auto_feed_en","swd_auto_feed_en","swd_bypass_rst","swd_bypass_rst","swd_disable","swd_disable","swd_feed","swd_feed","swd_feed_int","swd_feed_int","swd_reset_flag","swd_reset_flag","swd_rst_flag_clr","swd_rst_flag_clr","swd_signal_width","swd_signal_width","try_from","try_into","type_id","R","SWD_WKEY_R","SWD_WKEY_W","SWD_WPROTECT_SPEC","W","bits","borrow","borrow_mut","from","into","swd_wkey","swd_wkey","try_from","try_into","type_id","R","TIMER_VALUE0_HIGH_R","TIMER_VALUE0_HIGH_W","TIME_HIGH0_SPEC","W","bits","borrow","borrow_mut","from","into","timer_value0_high","timer_value0_high","try_from","try_into","type_id","R","TIMER_VALUE1_HIGH_R","TIMER_VALUE1_HIGH_W","TIME_HIGH1_SPEC","W","bits","borrow","borrow_mut","from","into","timer_value1_high","timer_value1_high","try_from","try_into","type_id","R","TIMER_VALUE0_LOW_R","TIMER_VALUE0_LOW_W","TIME_LOW0_SPEC","W","bits","borrow","borrow_mut","from","into","timer_value0_low","timer_value0_low","try_from","try_into","type_id","R","TIMER_VALUE1_LOW_R","TIMER_VALUE1_LOW_W","TIME_LOW1_SPEC","W","bits","borrow","borrow_mut","from","into","timer_value1_low","timer_value1_low","try_from","try_into","type_id","R","TIMER_SYS_RST_R","TIMER_SYS_RST_W","TIMER_SYS_STALL_R","TIMER_SYS_STALL_W","TIMER_XTL_OFF_R","TIMER_XTL_OFF_W","TIME_UPDATE_R","TIME_UPDATE_SPEC","TIME_UPDATE_W","W","bits","borrow","borrow_mut","from","into","time_update","time_update","timer_sys_rst","timer_sys_rst","timer_sys_stall","timer_sys_stall","timer_xtl_off","timer_xtl_off","try_from","try_into","type_id","CK8M_WAIT_R","CK8M_WAIT_W","CPU_STALL_EN_R","CPU_STALL_EN_W","CPU_STALL_WAIT_R","CPU_STALL_WAIT_W","PLL_BUF_WAIT_R","PLL_BUF_WAIT_W","R","TIMER1_SPEC","W","XTL_BUF_WAIT_R","XTL_BUF_WAIT_W","bits","borrow","borrow_mut","ck8m_wait","ck8m_wait","cpu_stall_en","cpu_stall_en","cpu_stall_wait","cpu_stall_wait","from","into","pll_buf_wait","pll_buf_wait","try_from","try_into","type_id","xtl_buf_wait","xtl_buf_wait","MIN_TIME_CK8M_OFF_R","MIN_TIME_CK8M_OFF_W","R","TIMER2_SPEC","W","bits","borrow","borrow_mut","from","into","min_time_ck8m_off","min_time_ck8m_off","try_from","try_into","type_id","DG_WRAP_POWERUP_TIMER_R","DG_WRAP_POWERUP_TIMER_W","DG_WRAP_WAIT_TIMER_R","DG_WRAP_WAIT_TIMER_W","R","TIMER4_SPEC","W","bits","borrow","borrow_mut","dg_wrap_powerup_timer","dg_wrap_powerup_timer","dg_wrap_wait_timer","dg_wrap_wait_timer","from","into","try_from","try_into","type_id","MIN_SLP_VAL_R","MIN_SLP_VAL_W","R","TIMER5_SPEC","W","bits","borrow","borrow_mut","from","into","min_slp_val","min_slp_val","try_from","try_into","type_id","R","ULP_CP_TIMER_1_SPEC","ULP_CP_TIMER_SLP_CYCLE_R","ULP_CP_TIMER_SLP_CYCLE_W","W","bits","borrow","borrow_mut","from","into","try_from","try_into","type_id","ulp_cp_timer_slp_cycle","ulp_cp_timer_slp_cycle","IO_MUX_RESET_DISABLE_R","IO_MUX_RESET_DISABLE_W","R","USB_CONF_SPEC","W","bits","borrow","borrow_mut","from","into","io_mux_reset_disable","io_mux_reset_disable","try_from","try_into","type_id","R","W","WAKEUP_ENA_R","WAKEUP_ENA_W","WAKEUP_STATE_SPEC","bits","borrow","borrow_mut","from","into","try_from","try_into","type_id","wakeup_ena","wakeup_ena","R","W","WDTCONFIG0_SPEC","WDT_CHIP_RESET_EN_R","WDT_CHIP_RESET_EN_W","WDT_CHIP_RESET_WIDTH_R","WDT_CHIP_RESET_WIDTH_W","WDT_CPU_RESET_LENGTH_R","WDT_CPU_RESET_LENGTH_W","WDT_EN_R","WDT_EN_W","WDT_FLASHBOOT_MOD_EN_R","WDT_FLASHBOOT_MOD_EN_W","WDT_PAUSE_IN_SLP_R","WDT_PAUSE_IN_SLP_W","WDT_PROCPU_RESET_EN_R","WDT_PROCPU_RESET_EN_W","WDT_STG0_R","WDT_STG0_W","WDT_STG1_R","WDT_STG1_W","WDT_STG2_R","WDT_STG2_W","WDT_STG3_R","WDT_STG3_W","WDT_SYS_RESET_LENGTH_R","WDT_SYS_RESET_LENGTH_W","bits","borrow","borrow_mut","from","into","try_from","try_into","type_id","wdt_chip_reset_en","wdt_chip_reset_en","wdt_chip_reset_width","wdt_chip_reset_width","wdt_cpu_reset_length","wdt_cpu_reset_length","wdt_en","wdt_en","wdt_flashboot_mod_en","wdt_flashboot_mod_en","wdt_pause_in_slp","wdt_pause_in_slp","wdt_procpu_reset_en","wdt_procpu_reset_en","wdt_stg0","wdt_stg0","wdt_stg1","wdt_stg1","wdt_stg2","wdt_stg2","wdt_stg3","wdt_stg3","wdt_sys_reset_length","wdt_sys_reset_length","R","W","WDTCONFIG1_SPEC","WDT_STG0_HOLD_R","WDT_STG0_HOLD_W","bits","borrow","borrow_mut","from","into","try_from","try_into","type_id","wdt_stg0_hold","wdt_stg0_hold","R","W","WDTCONFIG2_SPEC","WDT_STG1_HOLD_R","WDT_STG1_HOLD_W","bits","borrow","borrow_mut","from","into","try_from","try_into","type_id","wdt_stg1_hold","wdt_stg1_hold","R","W","WDTCONFIG3_SPEC","WDT_STG2_HOLD_R","WDT_STG2_HOLD_W","bits","borrow","borrow_mut","from","into","try_from","try_into","type_id","wdt_stg2_hold","wdt_stg2_hold","R","W","WDTCONFIG4_SPEC","WDT_STG3_HOLD_R","WDT_STG3_HOLD_W","bits","borrow","borrow_mut","from","into","try_from","try_into","type_id","wdt_stg3_hold","wdt_stg3_hold","R","W","WDTFEED_SPEC","WDT_FEED_R","WDT_FEED_W","bits","borrow","borrow_mut","from","into","try_from","try_into","type_id","wdt_feed","wdt_feed","R","W","WDTWPROTECT_SPEC","WDT_WKEY_R","WDT_WKEY_W","bits","borrow","borrow_mut","from","into","try_from","try_into","type_id","wdt_wkey","wdt_wkey","APB_PERIPHERAL_ACCESS_0","APB_PERIPHERAL_ACCESS_1","CACHE_MMU_ACCESS_0","CACHE_MMU_ACCESS_1","CACHE_TAG_ACCESS_0","CACHE_TAG_ACCESS_1","CLOCK_GATE","INTERNAL_SRAM_USAGE_0","INTERNAL_SRAM_USAGE_1","INTERNAL_SRAM_USAGE_3","PIF_ACCESS_MONITOR_0","PIF_ACCESS_MONITOR_1","PIF_ACCESS_MONITOR_2","PIF_ACCESS_MONITOR_3","ROM_TABLE","ROM_TABLE_LOCK","RegisterBlock","SENSITIVE_REG_DATE","XTS_AES_KEY_UPDATE","apb_peripheral_access_0","apb_peripheral_access_0","apb_peripheral_access_1","apb_peripheral_access_1","borrow","borrow_mut","cache_mmu_access_0","cache_mmu_access_0","cache_mmu_access_1","cache_mmu_access_1","cache_tag_access_0","cache_tag_access_0","cache_tag_access_1","cache_tag_access_1","clock_gate","clock_gate","from","internal_sram_usage_0","internal_sram_usage_0","internal_sram_usage_1","internal_sram_usage_1","internal_sram_usage_3","internal_sram_usage_3","into","pif_access_monitor_0","pif_access_monitor_0","pif_access_monitor_1","pif_access_monitor_1","pif_access_monitor_2","pif_access_monitor_2","pif_access_monitor_3","pif_access_monitor_3","rom_table","rom_table","rom_table_lock","rom_table_lock","sensitive_reg_date","sensitive_reg_date","try_from","try_into","type_id","xts_aes_key_update","xts_aes_key_update","APB_PERIPHERAL_ACCESS_0_SPEC","APB_PERIPHERAL_ACCESS_LOCK_R","APB_PERIPHERAL_ACCESS_LOCK_W","R","W","apb_peripheral_access_lock","apb_peripheral_access_lock","bits","borrow","borrow_mut","from","into","try_from","try_into","type_id","APB_PERIPHERAL_ACCESS_1_SPEC","APB_PERIPHERAL_ACCESS_SPLIT_BURST_R","APB_PERIPHERAL_ACCESS_SPLIT_BURST_W","R","W","apb_peripheral_access_split_burst","apb_peripheral_access_split_burst","bits","borrow","borrow_mut","from","into","try_from","try_into","type_id","CACHE_MMU_ACCESS_0_SPEC","CACHE_MMU_ACCESS_LOCK_R","CACHE_MMU_ACCESS_LOCK_W","R","W","bits","borrow","borrow_mut","cache_mmu_access_lock","cache_mmu_access_lock","from","into","try_from","try_into","type_id","CACHE_MMU_ACCESS_1_SPEC","PRO_MMU_RD_ACS_R","PRO_MMU_RD_ACS_W","PRO_MMU_WR_ACS_R","PRO_MMU_WR_ACS_W","R","W","bits","borrow","borrow_mut","from","into","pro_mmu_rd_acs","pro_mmu_rd_acs","pro_mmu_wr_acs","pro_mmu_wr_acs","try_from","try_into","type_id","CACHE_TAG_ACCESS_0_SPEC","CACHE_TAG_ACCESS_LOCK_R","CACHE_TAG_ACCESS_LOCK_W","R","W","bits","borrow","borrow_mut","cache_tag_access_lock","cache_tag_access_lock","from","into","try_from","try_into","type_id","CACHE_TAG_ACCESS_1_SPEC","PRO_D_TAG_RD_ACS_R","PRO_D_TAG_RD_ACS_W","PRO_D_TAG_WR_ACS_R","PRO_D_TAG_WR_ACS_W","PRO_I_TAG_RD_ACS_R","PRO_I_TAG_RD_ACS_W","PRO_I_TAG_WR_ACS_R","PRO_I_TAG_WR_ACS_W","R","W","bits","borrow","borrow_mut","from","into","pro_d_tag_rd_acs","pro_d_tag_rd_acs","pro_d_tag_wr_acs","pro_d_tag_wr_acs","pro_i_tag_rd_acs","pro_i_tag_rd_acs","pro_i_tag_wr_acs","pro_i_tag_wr_acs","try_from","try_into","type_id","CLK_EN_R","CLK_EN_W","CLOCK_GATE_SPEC","R","W","bits","borrow","borrow_mut","clk_en","clk_en","from","into","try_from","try_into","type_id","INTERNAL_SRAM_USAGE_0_SPEC","INTERNAL_SRAM_USAGE_LOCK_R","INTERNAL_SRAM_USAGE_LOCK_W","R","W","bits","borrow","borrow_mut","from","internal_sram_usage_lock","internal_sram_usage_lock","into","try_from","try_into","type_id","INTERNAL_SRAM_USAGE_1_SPEC","INTERNAL_SRAM_USAGE_CPU_CACHE_R","INTERNAL_SRAM_USAGE_CPU_CACHE_W","INTERNAL_SRAM_USAGE_CPU_SRAM_R","INTERNAL_SRAM_USAGE_CPU_SRAM_W","R","W","bits","borrow","borrow_mut","from","internal_sram_usage_cpu_cache","internal_sram_usage_cpu_cache","internal_sram_usage_cpu_sram","internal_sram_usage_cpu_sram","into","try_from","try_into","type_id","INTERNAL_SRAM_ALLOC_MAC_DUMP_R","INTERNAL_SRAM_ALLOC_MAC_DUMP_W","INTERNAL_SRAM_USAGE_3_SPEC","INTERNAL_SRAM_USAGE_MAC_DUMP_SRAM_R","INTERNAL_SRAM_USAGE_MAC_DUMP_SRAM_W","R","W","bits","borrow","borrow_mut","from","internal_sram_alloc_mac_dump","internal_sram_alloc_mac_dump","internal_sram_usage_mac_dump_sram","internal_sram_usage_mac_dump_sram","into","try_from","try_into","type_id","PIF_ACCESS_MONITOR_0_SPEC","PIF_ACCESS_MONITOR_LOCK_R","PIF_ACCESS_MONITOR_LOCK_W","R","W","bits","borrow","borrow_mut","from","into","pif_access_monitor_lock","pif_access_monitor_lock","try_from","try_into","type_id","PIF_ACCESS_MONITOR_1_SPEC","PIF_ACCESS_MONITOR_NONWORD_VIOLATE_CLR_R","PIF_ACCESS_MONITOR_NONWORD_VIOLATE_CLR_W","PIF_ACCESS_MONITOR_NONWORD_VIOLATE_EN_R","PIF_ACCESS_MONITOR_NONWORD_VIOLATE_EN_W","R","W","bits","borrow","borrow_mut","from","into","pif_access_monitor_nonword_violate_clr","pif_access_monitor_nonword_violate_clr","pif_access_monitor_nonword_violate_en","pif_access_monitor_nonword_violate_en","try_from","try_into","type_id","PIF_ACCESS_MONITOR_2_SPEC","PIF_ACCESS_MONITOR_NONWORD_VIOLATE_INTR_R","PIF_ACCESS_MONITOR_NONWORD_VIOLATE_STATUS_HSIZE_R","R","borrow","borrow_mut","from","into","pif_access_monitor_nonword_violate_intr","pif_access_monitor_nonword_violate_status_hsize","try_from","try_into","type_id","PIF_ACCESS_MONITOR_3_SPEC","PIF_ACCESS_MONITOR_NONWORD_VIOLATE_STATUS_HADDR_R","R","borrow","borrow_mut","from","into","pif_access_monitor_nonword_violate_status_haddr","try_from","try_into","type_id","R","ROM_TABLE_R","ROM_TABLE_SPEC","ROM_TABLE_W","W","bits","borrow","borrow_mut","from","into","rom_table","rom_table","try_from","try_into","type_id","R","ROM_TABLE_LOCK_R","ROM_TABLE_LOCK_SPEC","ROM_TABLE_LOCK_W","W","bits","borrow","borrow_mut","from","into","rom_table_lock","rom_table_lock","try_from","try_into","type_id","R","SENSITIVE_REG_DATE_R","SENSITIVE_REG_DATE_SPEC","SENSITIVE_REG_DATE_W","W","bits","borrow","borrow_mut","from","into","sensitive_reg_date","sensitive_reg_date","try_from","try_into","type_id","R","W","XTS_AES_KEY_UPDATE_R","XTS_AES_KEY_UPDATE_SPEC","XTS_AES_KEY_UPDATE_W","bits","borrow","borrow_mut","from","into","try_from","try_into","type_id","xts_aes_key_update","xts_aes_key_update","BUSY","CLEAR_IRQ","CONTINUE","DATE","DMA_BLOCK_NUM","DMA_CONTINUE","DMA_START","H_MEM","IRQ_ENA","MODE","M_MEM","RegisterBlock","START","T_LENGTH","T_STRING","borrow","borrow_mut","busy","busy","clear_irq","clear_irq","continue_","continue_","date","date","dma_block_num","dma_block_num","dma_continue","dma_continue","dma_start","dma_start","from","h_mem","h_mem","h_mem_iter","into","irq_ena","irq_ena","m_mem","m_mem","m_mem_iter","mode","mode","start","start","t_length","t_length","t_string","t_string","try_from","try_into","type_id","BUSY_SPEC","R","STATE_R","borrow","borrow_mut","from","into","state","try_from","try_into","type_id","CLEAR_INTERRUPT_W","CLEAR_IRQ_SPEC","W","bits","borrow","borrow_mut","clear_interrupt","from","into","try_from","try_into","type_id","CONTINUE_SPEC","CONTINUE_W","W","bits","borrow","borrow_mut","continue_","from","into","try_from","try_into","type_id","DATE_R","DATE_SPEC","DATE_W","R","W","bits","borrow","borrow_mut","date","date","from","into","try_from","try_into","type_id","DMA_BLOCK_NUM_R","DMA_BLOCK_NUM_SPEC","DMA_BLOCK_NUM_W","R","W","bits","borrow","borrow_mut","dma_block_num","dma_block_num","from","into","try_from","try_into","type_id","DMA_CONTINUE_SPEC","DMA_CONTINUE_W","W","bits","borrow","borrow_mut","dma_continue","from","into","try_from","try_into","type_id","DMA_START_SPEC","DMA_START_W","W","bits","borrow","borrow_mut","dma_start","from","into","try_from","try_into","type_id","H_MEM_SPEC","R","W","bits","borrow","borrow_mut","from","into","try_from","try_into","type_id","INTERRUPT_ENA_R","INTERRUPT_ENA_W","IRQ_ENA_SPEC","R","W","bits","borrow","borrow_mut","from","interrupt_ena","interrupt_ena","into","try_from","try_into","type_id","M_MEM_SPEC","R","W","bits","borrow","borrow_mut","from","into","try_from","try_into","type_id","MODE_R","MODE_SPEC","MODE_W","R","W","bits","borrow","borrow_mut","from","into","mode","mode","try_from","try_into","type_id","START_SPEC","START_W","W","bits","borrow","borrow_mut","from","into","start","try_from","try_into","type_id","R","T_LENGTH_R","T_LENGTH_SPEC","T_LENGTH_W","W","bits","borrow","borrow_mut","from","into","t_length","t_length","try_from","try_into","type_id","R","T_STRING_R","T_STRING_SPEC","T_STRING_W","W","bits","borrow","borrow_mut","from","into","t_string","t_string","try_from","try_into","type_id","CACHE_FCTRL","CLOCK","CLOCK_GATE","CORE_CLK_SEL","CTRL","CTRL1","CTRL2","DATE","DIN_MODE","DIN_NUM","DOUT_MODE","FSM","MISC","RD_STATUS","RegisterBlock","TIMING_CALI","USER","USER1","USER2","borrow","borrow_mut","cache_fctrl","cache_fctrl","clock","clock","clock_gate","clock_gate","core_clk_sel","core_clk_sel","ctrl","ctrl","ctrl1","ctrl1","ctrl2","ctrl2","date","date","din_mode","din_mode","din_num","din_num","dout_mode","dout_mode","from","fsm","fsm","into","misc","misc","rd_status","rd_status","timing_cali","timing_cali","try_from","try_into","type_id","user","user","user1","user1","user2","user2","CACHE_FCTRL_SPEC","CACHE_FLASH_USR_CMD_R","CACHE_FLASH_USR_CMD_W","CACHE_REQ_EN_R","CACHE_REQ_EN_W","CACHE_USR_ADDR_4BYTE_R","CACHE_USR_ADDR_4BYTE_W","FADDR_DUAL_R","FADDR_DUAL_W","FADDR_QUAD_R","FADDR_QUAD_W","FDIN_DUAL_R","FDIN_DUAL_W","FDIN_QUAD_R","FDIN_QUAD_W","FDOUT_DUAL_R","FDOUT_DUAL_W","FDOUT_QUAD_R","FDOUT_QUAD_W","R","W","bits","borrow","borrow_mut","cache_flash_usr_cmd","cache_flash_usr_cmd","cache_req_en","cache_req_en","cache_usr_addr_4byte","cache_usr_addr_4byte","faddr_dual","faddr_dual","faddr_quad","faddr_quad","fdin_dual","fdin_dual","fdin_quad","fdin_quad","fdout_dual","fdout_dual","fdout_quad","fdout_quad","from","into","try_from","try_into","type_id","CLKCNT_H_R","CLKCNT_H_W","CLKCNT_L_R","CLKCNT_L_W","CLKCNT_N_R","CLKCNT_N_W","CLK_EQU_SYSCLK_R","CLK_EQU_SYSCLK_W","CLOCK_SPEC","R","W","bits","borrow","borrow_mut","clk_equ_sysclk","clk_equ_sysclk","clkcnt_h","clkcnt_h","clkcnt_l","clkcnt_l","clkcnt_n","clkcnt_n","from","into","try_from","try_into","type_id","CLK_EN_R","CLK_EN_W","CLOCK_GATE_SPEC","R","W","bits","borrow","borrow_mut","clk_en","clk_en","from","into","try_from","try_into","type_id","CORE_CLK_SEL_SPEC","R","SPI01_CLK_SEL_R","SPI01_CLK_SEL_W","W","bits","borrow","borrow_mut","from","into","spi01_clk_sel","spi01_clk_sel","try_from","try_into","type_id","CTRL_SPEC","D_POL_R","D_POL_W","FASTRD_MODE_R","FASTRD_MODE_W","FCMD_DUAL_R","FCMD_DUAL_W","FCMD_QUAD_R","FCMD_QUAD_W","FDUMMY_OUT_R","FDUMMY_OUT_W","FREAD_DIO_R","FREAD_DIO_W","FREAD_DUAL_R","FREAD_DUAL_W","FREAD_QIO_R","FREAD_QIO_W","FREAD_QUAD_R","FREAD_QUAD_W","Q_POL_R","Q_POL_W","R","W","WP_R","WP_W","bits","borrow","borrow_mut","d_pol","d_pol","fastrd_mode","fastrd_mode","fcmd_dual","fcmd_dual","fcmd_quad","fcmd_quad","fdummy_out","fdummy_out","fread_dio","fread_dio","fread_dual","fread_dual","fread_qio","fread_qio","fread_quad","fread_quad","from","into","q_pol","q_pol","try_from","try_into","type_id","wp","wp","CLK_MODE_R","CLK_MODE_W","CTRL1_SPEC","R","RXFIFO_RST_W","W","bits","borrow","borrow_mut","clk_mode","clk_mode","from","into","rxfifo_rst","try_from","try_into","type_id","CS_HOLD_DELAY_R","CS_HOLD_DELAY_W","CS_HOLD_TIME_R","CS_HOLD_TIME_W","CS_SETUP_TIME_R","CS_SETUP_TIME_W","CTRL2_SPEC","R","SYNC_RESET_W","W","bits","borrow","borrow_mut","cs_hold_delay","cs_hold_delay","cs_hold_time","cs_hold_time","cs_setup_time","cs_setup_time","from","into","sync_reset","try_from","try_into","type_id","DATE_R","DATE_SPEC","DATE_W","R","W","bits","borrow","borrow_mut","date","date","from","into","try_from","try_into","type_id","DIN0_MODE_R","DIN1_MODE_R","DIN2_MODE_R","DIN3_MODE_R","DIN_MODE_SPEC","R","borrow","borrow_mut","din0_mode","din1_mode","din2_mode","din3_mode","from","into","try_from","try_into","type_id","DIN0_NUM_R","DIN1_NUM_R","DIN2_NUM_R","DIN3_NUM_R","DIN_NUM_SPEC","R","borrow","borrow_mut","din0_num","din1_num","din2_num","din3_num","from","into","try_from","try_into","type_id","DOUT0_MODE_R","DOUT1_MODE_R","DOUT2_MODE_R","DOUT3_MODE_R","DOUT_MODE_SPEC","R","borrow","borrow_mut","dout0_mode","dout1_mode","dout2_mode","dout3_mode","from","into","try_from","try_into","type_id","CSPI_LOCK_DELAY_TIME_R","CSPI_LOCK_DELAY_TIME_W","CSPI_ST_R","EM_ST_R","FSM_SPEC","R","W","bits","borrow","borrow_mut","cspi_lock_delay_time","cspi_lock_delay_time","cspi_st","em_st","from","into","try_from","try_into","type_id","CK_IDLE_EDGE_R","CK_IDLE_EDGE_W","CSPI_ST_TRANS_END_INT_ENA_R","CSPI_ST_TRANS_END_INT_ENA_W","CSPI_ST_TRANS_END_R","CSPI_ST_TRANS_END_W","CS_KEEP_ACTIVE_R","CS_KEEP_ACTIVE_W","MISC_SPEC","R","TRANS_END_INT_ENA_R","TRANS_END_INT_ENA_W","TRANS_END_R","TRANS_END_W","W","bits","borrow","borrow_mut","ck_idle_edge","ck_idle_edge","cs_keep_active","cs_keep_active","cspi_st_trans_end","cspi_st_trans_end","cspi_st_trans_end_int_ena","cspi_st_trans_end_int_ena","from","into","trans_end","trans_end","trans_end_int_ena","trans_end_int_ena","try_from","try_into","type_id","R","RD_STATUS_SPEC","W","WB_MODE_R","WB_MODE_W","bits","borrow","borrow_mut","from","into","try_from","try_into","type_id","wb_mode","wb_mode","EXTRA_DUMMY_CYCLELEN_R","R","TIMING_CALI_R","TIMING_CALI_SPEC","TIMING_CLK_ENA_R","borrow","borrow_mut","extra_dummy_cyclelen","from","into","timing_cali","timing_clk_ena","try_from","try_into","type_id","CK_OUT_EDGE_R","CK_OUT_EDGE_W","CS_HOLD_R","CS_HOLD_W","CS_SETUP_R","CS_SETUP_W","R","USER_SPEC","USR_DUMMY_IDLE_R","USR_DUMMY_IDLE_W","USR_DUMMY_R","USR_DUMMY_W","W","bits","borrow","borrow_mut","ck_out_edge","ck_out_edge","cs_hold","cs_hold","cs_setup","cs_setup","from","into","try_from","try_into","type_id","usr_dummy","usr_dummy","usr_dummy_idle","usr_dummy_idle","R","USER1_SPEC","USR_ADDR_BITLEN_R","USR_ADDR_BITLEN_W","USR_DUMMY_CYCLELEN_R","USR_DUMMY_CYCLELEN_W","W","bits","borrow","borrow_mut","from","into","try_from","try_into","type_id","usr_addr_bitlen","usr_addr_bitlen","usr_dummy_cyclelen","usr_dummy_cyclelen","R","USER2_SPEC","USR_COMMAND_BITLEN_R","USR_COMMAND_BITLEN_W","USR_COMMAND_VALUE_R","USR_COMMAND_VALUE_W","W","bits","borrow","borrow_mut","from","into","try_from","try_into","type_id","usr_command_bitlen","usr_command_bitlen","usr_command_value","usr_command_value","ADDR","CACHE_FCTRL","CLOCK","CLOCK_GATE","CMD","CTRL","CTRL1","CTRL2","DATE","FLASH_SUS_CMD","FLASH_SUS_CTRL","FLASH_WAITI_CTRL","INT_CLR","INT_ENA","INT_RAW","INT_ST","MISC","MISO_DLEN","MOSI_DLEN","RD_STATUS","RegisterBlock","SUS_STATUS","TIMING_CALI","TX_CRC","USER","USER1","USER2","W0","W1","W10","W11","W12","W13","W14","W15","W2","W3","W4","W5","W6","W7","W8","W9","addr","addr","borrow","borrow_mut","cache_fctrl","cache_fctrl","clock","clock","clock_gate","clock_gate","cmd","cmd","ctrl","ctrl","ctrl1","ctrl1","ctrl2","ctrl2","date","date","flash_sus_cmd","flash_sus_cmd","flash_sus_ctrl","flash_sus_ctrl","flash_waiti_ctrl","flash_waiti_ctrl","from","int_clr","int_clr","int_ena","int_ena","int_raw","int_raw","int_st","int_st","into","misc","misc","miso_dlen","miso_dlen","mosi_dlen","mosi_dlen","rd_status","rd_status","sus_status","sus_status","timing_cali","timing_cali","try_from","try_into","tx_crc","tx_crc","type_id","user","user","user1","user1","user2","user2","w0","w0","w1","w1","w10","w10","w11","w11","w12","w12","w13","w13","w14","w14","w15","w15","w2","w2","w3","w3","w4","w4","w5","w5","w6","w6","w7","w7","w8","w8","w9","w9","ADDR_SPEC","R","USR_ADDR_VALUE_R","USR_ADDR_VALUE_W","W","bits","borrow","borrow_mut","from","into","try_from","try_into","type_id","usr_addr_value","usr_addr_value","CACHE_FCTRL_SPEC","CACHE_USR_ADDR_4BYTE_R","CACHE_USR_ADDR_4BYTE_W","FADDR_DUAL_R","FADDR_DUAL_W","FADDR_QUAD_R","FADDR_QUAD_W","FDIN_DUAL_R","FDIN_DUAL_W","FDIN_QUAD_R","FDIN_QUAD_W","FDOUT_DUAL_R","FDOUT_DUAL_W","FDOUT_QUAD_R","FDOUT_QUAD_W","R","W","bits","borrow","borrow_mut","cache_usr_addr_4byte","cache_usr_addr_4byte","faddr_dual","faddr_dual","faddr_quad","faddr_quad","fdin_dual","fdin_dual","fdin_quad","fdin_quad","fdout_dual","fdout_dual","fdout_quad","fdout_quad","from","into","try_from","try_into","type_id","CLKCNT_H_R","CLKCNT_H_W","CLKCNT_L_R","CLKCNT_L_W","CLKCNT_N_R","CLKCNT_N_W","CLK_EQU_SYSCLK_R","CLK_EQU_SYSCLK_W","CLOCK_SPEC","R","W","bits","borrow","borrow_mut","clk_equ_sysclk","clk_equ_sysclk","clkcnt_h","clkcnt_h","clkcnt_l","clkcnt_l","clkcnt_n","clkcnt_n","from","into","try_from","try_into","type_id","CLK_EN_R","CLK_EN_W","CLOCK_GATE_SPEC","R","W","bits","borrow","borrow_mut","clk_en","clk_en","from","into","try_from","try_into","type_id","CMD_SPEC","FLASH_BE_R","FLASH_BE_W","FLASH_CE_R","FLASH_CE_W","FLASH_DP_R","FLASH_DP_W","FLASH_HPM_R","FLASH_HPM_W","FLASH_PE_R","FLASH_PE_W","FLASH_PP_R","FLASH_PP_W","FLASH_RDID_R","FLASH_RDID_W","FLASH_RDSR_R","FLASH_RDSR_W","FLASH_READ_R","FLASH_READ_W","FLASH_RES_R","FLASH_RES_W","FLASH_SE_R","FLASH_SE_W","FLASH_WRDI_R","FLASH_WRDI_W","FLASH_WREN_R","FLASH_WREN_W","FLASH_WRSR_R","FLASH_WRSR_W","MSPI_ST_R","R","SPI1_MST_ST_R","USR_R","USR_W","W","bits","borrow","borrow_mut","flash_be","flash_be","flash_ce","flash_ce","flash_dp","flash_dp","flash_hpm","flash_hpm","flash_pe","flash_pe","flash_pp","flash_pp","flash_rdid","flash_rdid","flash_rdsr","flash_rdsr","flash_read","flash_read","flash_res","flash_res","flash_se","flash_se","flash_wrdi","flash_wrdi","flash_wren","flash_wren","flash_wrsr","flash_wrsr","from","into","mspi_st","spi1_mst_st","try_from","try_into","type_id","usr","usr","CTRL_SPEC","D_POL_R","D_POL_W","FASTRD_MODE_R","FASTRD_MODE_W","FCMD_DUAL_R","FCMD_DUAL_W","FCMD_QUAD_R","FCMD_QUAD_W","FCS_CRC_EN_R","FCS_CRC_EN_W","FDUMMY_OUT_R","FDUMMY_OUT_W","FREAD_DIO_R","FREAD_DIO_W","FREAD_DUAL_R","FREAD_DUAL_W","FREAD_QIO_R","FREAD_QIO_W","FREAD_QUAD_R","FREAD_QUAD_W","Q_POL_R","Q_POL_W","R","RESANDRES_R","RESANDRES_W","TX_CRC_EN_R","TX_CRC_EN_W","W","WP_R","WP_W","WRSR_2B_R","WRSR_2B_W","bits","borrow","borrow_mut","d_pol","d_pol","fastrd_mode","fastrd_mode","fcmd_dual","fcmd_dual","fcmd_quad","fcmd_quad","fcs_crc_en","fcs_crc_en","fdummy_out","fdummy_out","fread_dio","fread_dio","fread_dual","fread_dual","fread_qio","fread_qio","fread_quad","fread_quad","from","into","q_pol","q_pol","resandres","resandres","try_from","try_into","tx_crc_en","tx_crc_en","type_id","wp","wp","wrsr_2b","wrsr_2b","CLK_MODE_R","CLK_MODE_W","CS_HOLD_DLY_RES_R","CS_HOLD_DLY_RES_W","CTRL1_SPEC","R","W","bits","borrow","borrow_mut","clk_mode","clk_mode","cs_hold_dly_res","cs_hold_dly_res","from","into","try_from","try_into","type_id","CTRL2_SPEC","SYNC_RESET_W","W","bits","borrow","borrow_mut","from","into","sync_reset","try_from","try_into","type_id","DATE_R","DATE_SPEC","DATE_W","R","W","bits","borrow","borrow_mut","date","date","from","into","try_from","try_into","type_id","FLASH_PER_COMMAND_R","FLASH_PER_COMMAND_W","FLASH_PES_COMMAND_R","FLASH_PES_COMMAND_W","FLASH_SUS_CMD_SPEC","R","W","WAIT_PESR_COMMAND_R","WAIT_PESR_COMMAND_W","bits","borrow","borrow_mut","flash_per_command","flash_per_command","flash_pes_command","flash_pes_command","from","into","try_from","try_into","type_id","wait_pesr_command","wait_pesr_command","FLASH_PER_R","FLASH_PER_W","FLASH_PER_WAIT_EN_R","FLASH_PER_WAIT_EN_W","FLASH_PES_EN_R","FLASH_PES_EN_W","FLASH_PES_R","FLASH_PES_W","FLASH_PES_WAIT_EN_R","FLASH_PES_WAIT_EN_W","FLASH_SUS_CTRL_SPEC","PER_END_EN_R","PER_END_EN_W","PESR_END_MSK_R","PESR_END_MSK_W","PES_END_EN_R","PES_END_EN_W","PES_PER_EN_R","PES_PER_EN_W","R","SPI_FMEM_RD_SUS_2B_R","SPI_FMEM_RD_SUS_2B_W","SUS_TIMEOUT_CNT_R","SUS_TIMEOUT_CNT_W","W","bits","borrow","borrow_mut","flash_per","flash_per","flash_per_wait_en","flash_per_wait_en","flash_pes","flash_pes","flash_pes_en","flash_pes_en","flash_pes_wait_en","flash_pes_wait_en","from","into","per_end_en","per_end_en","pes_end_en","pes_end_en","pes_per_en","pes_per_en","pesr_end_msk","pesr_end_msk","spi_fmem_rd_sus_2b","spi_fmem_rd_sus_2b","sus_timeout_cnt","sus_timeout_cnt","try_from","try_into","type_id","FLASH_WAITI_CTRL_SPEC","R","W","WAITI_CMD_R","WAITI_CMD_W","WAITI_DUMMY_CYCLELEN_R","WAITI_DUMMY_CYCLELEN_W","WAITI_DUMMY_R","WAITI_DUMMY_W","bits","borrow","borrow_mut","from","into","try_from","try_into","type_id","waiti_cmd","waiti_cmd","waiti_dummy","waiti_dummy","waiti_dummy_cyclelen","waiti_dummy_cyclelen","BROWN_OUT_INT_CLR_W","INT_CLR_SPEC","MST_ST_END_INT_CLR_W","PER_END_INT_CLR_W","PES_END_INT_CLR_W","SLV_ST_END_INT_CLR_W","W","WPE_END_INT_CLR_W","bits","borrow","borrow_mut","brown_out_int_clr","from","into","mst_st_end_int_clr","per_end_int_clr","pes_end_int_clr","slv_st_end_int_clr","try_from","try_into","type_id","wpe_end_int_clr","BROWN_OUT_INT_ENA_R","BROWN_OUT_INT_ENA_W","INT_ENA_SPEC","MST_ST_END_INT_ENA_R","MST_ST_END_INT_ENA_W","PER_END_INT_ENA_R","PER_END_INT_ENA_W","PES_END_INT_ENA_R","PES_END_INT_ENA_W","R","SLV_ST_END_INT_ENA_R","SLV_ST_END_INT_ENA_W","W","WPE_END_INT_ENA_R","WPE_END_INT_ENA_W","bits","borrow","borrow_mut","brown_out_int_ena","brown_out_int_ena","from","into","mst_st_end_int_ena","mst_st_end_int_ena","per_end_int_ena","per_end_int_ena","pes_end_int_ena","pes_end_int_ena","slv_st_end_int_ena","slv_st_end_int_ena","try_from","try_into","type_id","wpe_end_int_ena","wpe_end_int_ena","BROWN_OUT_INT_RAW_R","BROWN_OUT_INT_RAW_W","INT_RAW_SPEC","MST_ST_END_INT_RAW_R","MST_ST_END_INT_RAW_W","PER_END_INT_RAW_R","PER_END_INT_RAW_W","PES_END_INT_RAW_R","PES_END_INT_RAW_W","R","SLV_ST_END_INT_RAW_R","SLV_ST_END_INT_RAW_W","W","WPE_END_INT_RAW_R","WPE_END_INT_RAW_W","bits","borrow","borrow_mut","brown_out_int_raw","brown_out_int_raw","from","into","mst_st_end_int_raw","mst_st_end_int_raw","per_end_int_raw","per_end_int_raw","pes_end_int_raw","pes_end_int_raw","slv_st_end_int_raw","slv_st_end_int_raw","try_from","try_into","type_id","wpe_end_int_raw","wpe_end_int_raw","BROWN_OUT_INT_ST_R","INT_ST_SPEC","MST_ST_END_INT_ST_R","PER_END_INT_ST_R","PES_END_INT_ST_R","R","SLV_ST_END_INT_ST_R","WPE_END_INT_ST_R","borrow","borrow_mut","brown_out_int_st","from","into","mst_st_end_int_st","per_end_int_st","pes_end_int_st","slv_st_end_int_st","try_from","try_into","type_id","wpe_end_int_st","CK_IDLE_EDGE_R","CK_IDLE_EDGE_W","CS0_DIS_R","CS0_DIS_W","CS1_DIS_R","CS1_DIS_W","CS_KEEP_ACTIVE_R","CS_KEEP_ACTIVE_W","MISC_SPEC","R","W","bits","borrow","borrow_mut","ck_idle_edge","ck_idle_edge","cs0_dis","cs0_dis","cs1_dis","cs1_dis","cs_keep_active","cs_keep_active","from","into","try_from","try_into","type_id","MISO_DLEN_SPEC","R","USR_MISO_DBITLEN_R","USR_MISO_DBITLEN_W","W","bits","borrow","borrow_mut","from","into","try_from","try_into","type_id","usr_miso_dbitlen","usr_miso_dbitlen","MOSI_DLEN_SPEC","R","USR_MOSI_DBITLEN_R","USR_MOSI_DBITLEN_W","W","bits","borrow","borrow_mut","from","into","try_from","try_into","type_id","usr_mosi_dbitlen","usr_mosi_dbitlen","R","RD_STATUS_SPEC","STATUS_R","STATUS_W","W","WB_MODE_R","WB_MODE_W","bits","borrow","borrow_mut","from","into","status","status","try_from","try_into","type_id","wb_mode","wb_mode","FLASH_DP_DLY_128_R","FLASH_DP_DLY_128_W","FLASH_HPM_DLY_128_R","FLASH_HPM_DLY_128_W","FLASH_PER_DLY_128_R","FLASH_PER_DLY_128_W","FLASH_PES_DLY_128_R","FLASH_PES_DLY_128_W","FLASH_RES_DLY_128_R","FLASH_RES_DLY_128_W","FLASH_SUS_R","FLASH_SUS_W","R","SPI0_LOCK_EN_R","SPI0_LOCK_EN_W","SUS_STATUS_SPEC","W","WAIT_PESR_CMD_2B_R","WAIT_PESR_CMD_2B_W","bits","borrow","borrow_mut","flash_dp_dly_128","flash_dp_dly_128","flash_hpm_dly_128","flash_hpm_dly_128","flash_per_dly_128","flash_per_dly_128","flash_pes_dly_128","flash_pes_dly_128","flash_res_dly_128","flash_res_dly_128","flash_sus","flash_sus","from","into","spi0_lock_en","spi0_lock_en","try_from","try_into","type_id","wait_pesr_cmd_2b","wait_pesr_cmd_2b","EXTRA_DUMMY_CYCLELEN_R","R","TIMING_CALI_R","TIMING_CALI_SPEC","borrow","borrow_mut","extra_dummy_cyclelen","from","into","timing_cali","try_from","try_into","type_id","DATA_R","R","TX_CRC_SPEC","borrow","borrow_mut","data","from","into","try_from","try_into","type_id","CK_OUT_EDGE_R","CK_OUT_EDGE_W","FWRITE_DIO_R","FWRITE_DIO_W","FWRITE_DUAL_R","FWRITE_DUAL_W","FWRITE_QIO_R","FWRITE_QIO_W","FWRITE_QUAD_R","FWRITE_QUAD_W","R","USER_SPEC","USR_ADDR_R","USR_ADDR_W","USR_COMMAND_R","USR_COMMAND_W","USR_DUMMY_IDLE_R","USR_DUMMY_IDLE_W","USR_DUMMY_R","USR_DUMMY_W","USR_MISO_HIGHPART_R","USR_MISO_HIGHPART_W","USR_MISO_R","USR_MISO_W","USR_MOSI_HIGHPART_R","USR_MOSI_HIGHPART_W","USR_MOSI_R","USR_MOSI_W","W","bits","borrow","borrow_mut","ck_out_edge","ck_out_edge","from","fwrite_dio","fwrite_dio","fwrite_dual","fwrite_dual","fwrite_qio","fwrite_qio","fwrite_quad","fwrite_quad","into","try_from","try_into","type_id","usr_addr","usr_addr","usr_command","usr_command","usr_dummy","usr_dummy","usr_dummy_idle","usr_dummy_idle","usr_miso","usr_miso","usr_miso_highpart","usr_miso_highpart","usr_mosi","usr_mosi","usr_mosi_highpart","usr_mosi_highpart","R","USER1_SPEC","USR_ADDR_BITLEN_R","USR_ADDR_BITLEN_W","USR_DUMMY_CYCLELEN_R","USR_DUMMY_CYCLELEN_W","W","bits","borrow","borrow_mut","from","into","try_from","try_into","type_id","usr_addr_bitlen","usr_addr_bitlen","usr_dummy_cyclelen","usr_dummy_cyclelen","R","USER2_SPEC","USR_COMMAND_BITLEN_R","USR_COMMAND_BITLEN_W","USR_COMMAND_VALUE_R","USR_COMMAND_VALUE_W","W","bits","borrow","borrow_mut","from","into","try_from","try_into","type_id","usr_command_bitlen","usr_command_bitlen","usr_command_value","usr_command_value","BUF0_R","BUF0_W","R","W","W0_SPEC","bits","borrow","borrow_mut","buf0","buf0","from","into","try_from","try_into","type_id","BUF1_R","BUF1_W","R","W","W1_SPEC","bits","borrow","borrow_mut","buf1","buf1","from","into","try_from","try_into","type_id","BUF10_R","BUF10_W","R","W","W10_SPEC","bits","borrow","borrow_mut","buf10","buf10","from","into","try_from","try_into","type_id","BUF11_R","BUF11_W","R","W","W11_SPEC","bits","borrow","borrow_mut","buf11","buf11","from","into","try_from","try_into","type_id","BUF12_R","BUF12_W","R","W","W12_SPEC","bits","borrow","borrow_mut","buf12","buf12","from","into","try_from","try_into","type_id","BUF13_R","BUF13_W","R","W","W13_SPEC","bits","borrow","borrow_mut","buf13","buf13","from","into","try_from","try_into","type_id","BUF14_R","BUF14_W","R","W","W14_SPEC","bits","borrow","borrow_mut","buf14","buf14","from","into","try_from","try_into","type_id","BUF15_R","BUF15_W","R","W","W15_SPEC","bits","borrow","borrow_mut","buf15","buf15","from","into","try_from","try_into","type_id","BUF2_R","BUF2_W","R","W","W2_SPEC","bits","borrow","borrow_mut","buf2","buf2","from","into","try_from","try_into","type_id","BUF3_R","BUF3_W","R","W","W3_SPEC","bits","borrow","borrow_mut","buf3","buf3","from","into","try_from","try_into","type_id","BUF4_R","BUF4_W","R","W","W4_SPEC","bits","borrow","borrow_mut","buf4","buf4","from","into","try_from","try_into","type_id","BUF5_R","BUF5_W","R","W","W5_SPEC","bits","borrow","borrow_mut","buf5","buf5","from","into","try_from","try_into","type_id","BUF6_R","BUF6_W","R","W","W6_SPEC","bits","borrow","borrow_mut","buf6","buf6","from","into","try_from","try_into","type_id","BUF7_R","BUF7_W","R","W","W7_SPEC","bits","borrow","borrow_mut","buf7","buf7","from","into","try_from","try_into","type_id","BUF8_R","BUF8_W","R","W","W8_SPEC","bits","borrow","borrow_mut","buf8","buf8","from","into","try_from","try_into","type_id","BUF9_R","BUF9_W","R","W","W9_SPEC","bits","borrow","borrow_mut","buf9","buf9","from","into","try_from","try_into","type_id","ADDR","CLK_GATE","CLOCK","CMD","CTRL","DATE","DIN_MODE","DIN_NUM","DMA_CONF","DMA_INT_CLR","DMA_INT_ENA","DMA_INT_RAW","DMA_INT_SET","DMA_INT_ST","DOUT_MODE","MISC","MS_DLEN","RegisterBlock","SLAVE","SLAVE1","USER","USER1","USER2","W0","W1","W10","W11","W12","W13","W14","W15","W2","W3","W4","W5","W6","W7","W8","W9","addr","addr","borrow","borrow_mut","clk_gate","clk_gate","clock","clock","cmd","cmd","ctrl","ctrl","date","date","din_mode","din_mode","din_num","din_num","dma_conf","dma_conf","dma_int_clr","dma_int_clr","dma_int_ena","dma_int_ena","dma_int_raw","dma_int_raw","dma_int_set","dma_int_set","dma_int_st","dma_int_st","dout_mode","dout_mode","from","into","misc","misc","ms_dlen","ms_dlen","slave","slave","slave1","slave1","try_from","try_into","type_id","user","user","user1","user1","user2","user2","w0","w0","w1","w1","w10","w10","w11","w11","w12","w12","w13","w13","w14","w14","w15","w15","w2","w2","w3","w3","w4","w4","w5","w5","w6","w6","w7","w7","w8","w8","w9","w9","ADDR_SPEC","R","USR_ADDR_VALUE_R","USR_ADDR_VALUE_W","W","bits","borrow","borrow_mut","from","into","try_from","try_into","type_id","usr_addr_value","usr_addr_value","CLK_EN_R","CLK_EN_W","CLK_GATE_SPEC","MST_CLK_ACTIVE_R","MST_CLK_ACTIVE_W","MST_CLK_SEL_R","MST_CLK_SEL_W","R","W","bits","borrow","borrow_mut","clk_en","clk_en","from","into","mst_clk_active","mst_clk_active","mst_clk_sel","mst_clk_sel","try_from","try_into","type_id","CLKCNT_H_R","CLKCNT_H_W","CLKCNT_L_R","CLKCNT_L_W","CLKCNT_N_R","CLKCNT_N_W","CLKDIV_PRE_R","CLKDIV_PRE_W","CLK_EQU_SYSCLK_R","CLK_EQU_SYSCLK_W","CLOCK_SPEC","R","W","bits","borrow","borrow_mut","clk_equ_sysclk","clk_equ_sysclk","clkcnt_h","clkcnt_h","clkcnt_l","clkcnt_l","clkcnt_n","clkcnt_n","clkdiv_pre","clkdiv_pre","from","into","try_from","try_into","type_id","CMD_SPEC","CONF_BITLEN_R","CONF_BITLEN_W","R","UPDATE_R","UPDATE_W","USR_R","USR_W","W","bits","borrow","borrow_mut","conf_bitlen","conf_bitlen","from","into","try_from","try_into","type_id","update","update","usr","usr","CTRL_SPEC","DUMMY_OUT_R","DUMMY_OUT_W","D_POL_R","D_POL_W","FADDR_DUAL_R","FADDR_DUAL_W","FADDR_OCT_R","FADDR_QUAD_R","FADDR_QUAD_W","FCMD_DUAL_R","FCMD_DUAL_W","FCMD_OCT_R","FCMD_QUAD_R","FCMD_QUAD_W","FREAD_DUAL_R","FREAD_DUAL_W","FREAD_OCT_R","FREAD_QUAD_R","FREAD_QUAD_W","HOLD_POL_R","HOLD_POL_W","Q_POL_R","Q_POL_W","R","RD_BIT_ORDER_R","RD_BIT_ORDER_W","W","WP_POL_R","WP_POL_W","WR_BIT_ORDER_R","WR_BIT_ORDER_W","bits","borrow","borrow_mut","d_pol","d_pol","dummy_out","dummy_out","faddr_dual","faddr_dual","faddr_oct","faddr_quad","faddr_quad","fcmd_dual","fcmd_dual","fcmd_oct","fcmd_quad","fcmd_quad","fread_dual","fread_dual","fread_oct","fread_quad","fread_quad","from","hold_pol","hold_pol","into","q_pol","q_pol","rd_bit_order","rd_bit_order","try_from","try_into","type_id","wp_pol","wp_pol","wr_bit_order","wr_bit_order","DATE_R","DATE_SPEC","DATE_W","R","W","bits","borrow","borrow_mut","date","date","from","into","try_from","try_into","type_id","DIN0_MODE_R","DIN1_MODE_R","DIN2_MODE_R","DIN3_MODE_R","DIN4_MODE_R","DIN5_MODE_R","DIN6_MODE_R","DIN7_MODE_R","DIN_MODE_SPEC","R","TIMING_HCLK_ACTIVE_R","borrow","borrow_mut","din0_mode","din1_mode","din2_mode","din3_mode","din4_mode","din5_mode","din6_mode","din7_mode","from","into","timing_hclk_active","try_from","try_into","type_id","DIN0_NUM_R","DIN1_NUM_R","DIN2_NUM_R","DIN3_NUM_R","DIN4_NUM_R","DIN5_NUM_R","DIN6_NUM_R","DIN7_NUM_R","DIN_NUM_SPEC","R","borrow","borrow_mut","din0_num","din1_num","din2_num","din3_num","din4_num","din5_num","din6_num","din7_num","from","into","try_from","try_into","type_id","BUF_AFIFO_RST_W","DMA_AFIFO_RST_W","DMA_CONF_SPEC","DMA_INFIFO_FULL_R","DMA_OUTFIFO_EMPTY_R","DMA_RX_ENA_R","DMA_RX_ENA_W","DMA_SLV_SEG_TRANS_EN_R","DMA_SLV_SEG_TRANS_EN_W","DMA_TX_ENA_R","DMA_TX_ENA_W","R","RX_AFIFO_RST_W","RX_EOF_EN_R","RX_EOF_EN_W","SLV_RX_SEG_TRANS_CLR_EN_R","SLV_RX_SEG_TRANS_CLR_EN_W","SLV_TX_SEG_TRANS_CLR_EN_R","SLV_TX_SEG_TRANS_CLR_EN_W","W","bits","borrow","borrow_mut","buf_afifo_rst","dma_afifo_rst","dma_infifo_full","dma_outfifo_empty","dma_rx_ena","dma_rx_ena","dma_slv_seg_trans_en","dma_slv_seg_trans_en","dma_tx_ena","dma_tx_ena","from","into","rx_afifo_rst","rx_eof_en","rx_eof_en","slv_rx_seg_trans_clr_en","slv_rx_seg_trans_clr_en","slv_tx_seg_trans_clr_en","slv_tx_seg_trans_clr_en","try_from","try_into","type_id","APP1_INT_CLR_W","APP2_INT_CLR_W","DMA_INFIFO_FULL_ERR_INT_CLR_W","DMA_INT_CLR_SPEC","DMA_OUTFIFO_EMPTY_ERR_INT_CLR_W","DMA_SEG_TRANS_DONE_INT_CLR_W","MST_RX_AFIFO_WFULL_ERR_INT_CLR_W","MST_TX_AFIFO_REMPTY_ERR_INT_CLR_W","SEG_MAGIC_ERR_INT_CLR_W","SLV_BUF_ADDR_ERR_INT_CLR_W","SLV_CMD7_INT_CLR_W","SLV_CMD8_INT_CLR_W","SLV_CMD9_INT_CLR_W","SLV_CMDA_INT_CLR_W","SLV_CMD_ERR_INT_CLR_W","SLV_EN_QPI_INT_CLR_W","SLV_EX_QPI_INT_CLR_W","SLV_RD_BUF_DONE_INT_CLR_W","SLV_RD_DMA_DONE_INT_CLR_W","SLV_WR_BUF_DONE_INT_CLR_W","SLV_WR_DMA_DONE_INT_CLR_W","TRANS_DONE_INT_CLR_W","W","app1_int_clr","app2_int_clr","bits","borrow","borrow_mut","dma_infifo_full_err_int_clr","dma_outfifo_empty_err_int_clr","dma_seg_trans_done_int_clr","from","into","mst_rx_afifo_wfull_err_int_clr","mst_tx_afifo_rempty_err_int_clr","seg_magic_err_int_clr","slv_buf_addr_err_int_clr","slv_cmd7_int_clr","slv_cmd8_int_clr","slv_cmd9_int_clr","slv_cmd_err_int_clr","slv_cmda_int_clr","slv_en_qpi_int_clr","slv_ex_qpi_int_clr","slv_rd_buf_done_int_clr","slv_rd_dma_done_int_clr","slv_wr_buf_done_int_clr","slv_wr_dma_done_int_clr","trans_done_int_clr","try_from","try_into","type_id","APP1_INT_ENA_R","APP1_INT_ENA_W","APP2_INT_ENA_R","APP2_INT_ENA_W","DMA_INFIFO_FULL_ERR_INT_ENA_R","DMA_INFIFO_FULL_ERR_INT_ENA_W","DMA_INT_ENA_SPEC","DMA_OUTFIFO_EMPTY_ERR_INT_ENA_R","DMA_OUTFIFO_EMPTY_ERR_INT_ENA_W","DMA_SEG_TRANS_DONE_INT_ENA_R","DMA_SEG_TRANS_DONE_INT_ENA_W","MST_RX_AFIFO_WFULL_ERR_INT_ENA_R","MST_RX_AFIFO_WFULL_ERR_INT_ENA_W","MST_TX_AFIFO_REMPTY_ERR_INT_ENA_R","MST_TX_AFIFO_REMPTY_ERR_INT_ENA_W","R","SEG_MAGIC_ERR_INT_ENA_R","SEG_MAGIC_ERR_INT_ENA_W","SLV_BUF_ADDR_ERR_INT_ENA_R","SLV_BUF_ADDR_ERR_INT_ENA_W","SLV_CMD7_INT_ENA_R","SLV_CMD7_INT_ENA_W","SLV_CMD8_INT_ENA_R","SLV_CMD8_INT_ENA_W","SLV_CMD9_INT_ENA_R","SLV_CMD9_INT_ENA_W","SLV_CMDA_INT_ENA_R","SLV_CMDA_INT_ENA_W","SLV_CMD_ERR_INT_ENA_R","SLV_CMD_ERR_INT_ENA_W","SLV_EN_QPI_INT_ENA_R","SLV_EN_QPI_INT_ENA_W","SLV_EX_QPI_INT_ENA_R","SLV_EX_QPI_INT_ENA_W","SLV_RD_BUF_DONE_INT_ENA_R","SLV_RD_BUF_DONE_INT_ENA_W","SLV_RD_DMA_DONE_INT_ENA_R","SLV_RD_DMA_DONE_INT_ENA_W","SLV_WR_BUF_DONE_INT_ENA_R","SLV_WR_BUF_DONE_INT_ENA_W","SLV_WR_DMA_DONE_INT_ENA_R","SLV_WR_DMA_DONE_INT_ENA_W","TRANS_DONE_INT_ENA_R","TRANS_DONE_INT_ENA_W","W","app1_int_ena","app1_int_ena","app2_int_ena","app2_int_ena","bits","borrow","borrow_mut","dma_infifo_full_err_int_ena","dma_infifo_full_err_int_ena","dma_outfifo_empty_err_int_ena","dma_outfifo_empty_err_int_ena","dma_seg_trans_done_int_ena","dma_seg_trans_done_int_ena","from","into","mst_rx_afifo_wfull_err_int_ena","mst_rx_afifo_wfull_err_int_ena","mst_tx_afifo_rempty_err_int_ena","mst_tx_afifo_rempty_err_int_ena","seg_magic_err_int_ena","seg_magic_err_int_ena","slv_buf_addr_err_int_ena","slv_buf_addr_err_int_ena","slv_cmd7_int_ena","slv_cmd7_int_ena","slv_cmd8_int_ena","slv_cmd8_int_ena","slv_cmd9_int_ena","slv_cmd9_int_ena","slv_cmd_err_int_ena","slv_cmd_err_int_ena","slv_cmda_int_ena","slv_cmda_int_ena","slv_en_qpi_int_ena","slv_en_qpi_int_ena","slv_ex_qpi_int_ena","slv_ex_qpi_int_ena","slv_rd_buf_done_int_ena","slv_rd_buf_done_int_ena","slv_rd_dma_done_int_ena","slv_rd_dma_done_int_ena","slv_wr_buf_done_int_ena","slv_wr_buf_done_int_ena","slv_wr_dma_done_int_ena","slv_wr_dma_done_int_ena","trans_done_int_ena","trans_done_int_ena","try_from","try_into","type_id","APP1_INT_RAW_R","APP1_INT_RAW_W","APP2_INT_RAW_R","APP2_INT_RAW_W","DMA_INFIFO_FULL_ERR_INT_RAW_R","DMA_INFIFO_FULL_ERR_INT_RAW_W","DMA_INT_RAW_SPEC","DMA_OUTFIFO_EMPTY_ERR_INT_RAW_R","DMA_OUTFIFO_EMPTY_ERR_INT_RAW_W","DMA_SEG_TRANS_DONE_INT_RAW_R","DMA_SEG_TRANS_DONE_INT_RAW_W","MST_RX_AFIFO_WFULL_ERR_INT_RAW_R","MST_RX_AFIFO_WFULL_ERR_INT_RAW_W","MST_TX_AFIFO_REMPTY_ERR_INT_RAW_R","MST_TX_AFIFO_REMPTY_ERR_INT_RAW_W","R","SEG_MAGIC_ERR_INT_RAW_R","SEG_MAGIC_ERR_INT_RAW_W","SLV_BUF_ADDR_ERR_INT_RAW_R","SLV_BUF_ADDR_ERR_INT_RAW_W","SLV_CMD7_INT_RAW_R","SLV_CMD7_INT_RAW_W","SLV_CMD8_INT_RAW_R","SLV_CMD8_INT_RAW_W","SLV_CMD9_INT_RAW_R","SLV_CMD9_INT_RAW_W","SLV_CMDA_INT_RAW_R","SLV_CMDA_INT_RAW_W","SLV_CMD_ERR_INT_RAW_R","SLV_CMD_ERR_INT_RAW_W","SLV_EN_QPI_INT_RAW_R","SLV_EN_QPI_INT_RAW_W","SLV_EX_QPI_INT_RAW_R","SLV_EX_QPI_INT_RAW_W","SLV_RD_BUF_DONE_INT_RAW_R","SLV_RD_BUF_DONE_INT_RAW_W","SLV_RD_DMA_DONE_INT_RAW_R","SLV_RD_DMA_DONE_INT_RAW_W","SLV_WR_BUF_DONE_INT_RAW_R","SLV_WR_BUF_DONE_INT_RAW_W","SLV_WR_DMA_DONE_INT_RAW_R","SLV_WR_DMA_DONE_INT_RAW_W","TRANS_DONE_INT_RAW_R","TRANS_DONE_INT_RAW_W","W","app1_int_raw","app1_int_raw","app2_int_raw","app2_int_raw","bits","borrow","borrow_mut","dma_infifo_full_err_int_raw","dma_infifo_full_err_int_raw","dma_outfifo_empty_err_int_raw","dma_outfifo_empty_err_int_raw","dma_seg_trans_done_int_raw","dma_seg_trans_done_int_raw","from","into","mst_rx_afifo_wfull_err_int_raw","mst_rx_afifo_wfull_err_int_raw","mst_tx_afifo_rempty_err_int_raw","mst_tx_afifo_rempty_err_int_raw","seg_magic_err_int_raw","seg_magic_err_int_raw","slv_buf_addr_err_int_raw","slv_buf_addr_err_int_raw","slv_cmd7_int_raw","slv_cmd7_int_raw","slv_cmd8_int_raw","slv_cmd8_int_raw","slv_cmd9_int_raw","slv_cmd9_int_raw","slv_cmd_err_int_raw","slv_cmd_err_int_raw","slv_cmda_int_raw","slv_cmda_int_raw","slv_en_qpi_int_raw","slv_en_qpi_int_raw","slv_ex_qpi_int_raw","slv_ex_qpi_int_raw","slv_rd_buf_done_int_raw","slv_rd_buf_done_int_raw","slv_rd_dma_done_int_raw","slv_rd_dma_done_int_raw","slv_wr_buf_done_int_raw","slv_wr_buf_done_int_raw","slv_wr_dma_done_int_raw","slv_wr_dma_done_int_raw","trans_done_int_raw","trans_done_int_raw","try_from","try_into","type_id","APP1_INT_SET_W","APP2_INT_SET_W","DMA_INFIFO_FULL_ERR_INT_SET_W","DMA_INT_SET_SPEC","DMA_OUTFIFO_EMPTY_ERR_INT_SET_W","DMA_SEG_TRANS_DONE_INT_SET_W","MST_RX_AFIFO_WFULL_ERR_INT_SET_W","MST_TX_AFIFO_REMPTY_ERR_INT_SET_W","SEG_MAGIC_ERR_INT_SET_W","SLV_BUF_ADDR_ERR_INT_SET_W","SLV_CMD7_INT_SET_W","SLV_CMD8_INT_SET_W","SLV_CMD9_INT_SET_W","SLV_CMDA_INT_SET_W","SLV_CMD_ERR_INT_SET_W","SLV_EN_QPI_INT_SET_W","SLV_EX_QPI_INT_SET_W","SLV_RD_BUF_DONE_INT_SET_W","SLV_RD_DMA_DONE_INT_SET_W","SLV_WR_BUF_DONE_INT_SET_W","SLV_WR_DMA_DONE_INT_SET_W","TRANS_DONE_INT_SET_W","W","app1_int_set","app2_int_set","bits","borrow","borrow_mut","dma_infifo_full_err_int_set","dma_outfifo_empty_err_int_set","dma_seg_trans_done_int_set","from","into","mst_rx_afifo_wfull_err_int_set","mst_tx_afifo_rempty_err_int_set","seg_magic_err_int_set","slv_buf_addr_err_int_set","slv_cmd7_int_set","slv_cmd8_int_set","slv_cmd9_int_set","slv_cmd_err_int_set","slv_cmda_int_set","slv_en_qpi_int_set","slv_ex_qpi_int_set","slv_rd_buf_done_int_set","slv_rd_dma_done_int_set","slv_wr_buf_done_int_set","slv_wr_dma_done_int_set","trans_done_int_set","try_from","try_into","type_id","APP1_INT_ST_R","APP2_INT_ST_R","DMA_INFIFO_FULL_ERR_INT_ST_R","DMA_INT_ST_SPEC","DMA_OUTFIFO_EMPTY_ERR_INT_ST_R","DMA_SEG_TRANS_DONE_INT_ST_R","MST_RX_AFIFO_WFULL_ERR_INT_ST_R","MST_TX_AFIFO_REMPTY_ERR_INT_ST_R","R","SEG_MAGIC_ERR_INT_ST_R","SLV_BUF_ADDR_ERR_INT_ST_R","SLV_CMD7_INT_ST_R","SLV_CMD8_INT_ST_R","SLV_CMD9_INT_ST_R","SLV_CMDA_INT_ST_R","SLV_CMD_ERR_INT_ST_R","SLV_EN_QPI_INT_ST_R","SLV_EX_QPI_INT_ST_R","SLV_RD_BUF_DONE_INT_ST_R","SLV_RD_DMA_DONE_INT_ST_R","SLV_WR_BUF_DONE_INT_ST_R","SLV_WR_DMA_DONE_INT_ST_R","TRANS_DONE_INT_ST_R","app1_int_st","app2_int_st","borrow","borrow_mut","dma_infifo_full_err_int_st","dma_outfifo_empty_err_int_st","dma_seg_trans_done_int_st","from","into","mst_rx_afifo_wfull_err_int_st","mst_tx_afifo_rempty_err_int_st","seg_magic_err_int_st","slv_buf_addr_err_int_st","slv_cmd7_int_st","slv_cmd8_int_st","slv_cmd9_int_st","slv_cmd_err_int_st","slv_cmda_int_st","slv_en_qpi_int_st","slv_ex_qpi_int_st","slv_rd_buf_done_int_st","slv_rd_dma_done_int_st","slv_wr_buf_done_int_st","slv_wr_dma_done_int_st","trans_done_int_st","try_from","try_into","type_id","DOUT0_MODE_R","DOUT1_MODE_R","DOUT2_MODE_R","DOUT3_MODE_R","DOUT4_MODE_R","DOUT5_MODE_R","DOUT6_MODE_R","DOUT7_MODE_R","DOUT_MODE_SPEC","D_DQS_MODE_R","R","borrow","borrow_mut","d_dqs_mode","dout0_mode","dout1_mode","dout2_mode","dout3_mode","dout4_mode","dout5_mode","dout6_mode","dout7_mode","from","into","try_from","try_into","type_id","ADDR_DTR_EN_R","CK_DIS_R","CK_DIS_W","CK_IDLE_EDGE_R","CK_IDLE_EDGE_W","CLK_DATA_DTR_EN_R","CMD_DTR_EN_R","CS0_DIS_R","CS0_DIS_W","CS1_DIS_R","CS1_DIS_W","CS2_DIS_R","CS2_DIS_W","CS3_DIS_R","CS3_DIS_W","CS4_DIS_R","CS4_DIS_W","CS5_DIS_R","CS5_DIS_W","CS_KEEP_ACTIVE_R","CS_KEEP_ACTIVE_W","DATA_DTR_EN_R","DQS_IDLE_EDGE_R","MASTER_CS_POL_R","MASTER_CS_POL_W","MISC_SPEC","QUAD_DIN_PIN_SWAP_R","QUAD_DIN_PIN_SWAP_W","R","SLAVE_CS_POL_R","SLAVE_CS_POL_W","W","addr_dtr_en","bits","borrow","borrow_mut","ck_dis","ck_dis","ck_idle_edge","ck_idle_edge","clk_data_dtr_en","cmd_dtr_en","cs0_dis","cs0_dis","cs1_dis","cs1_dis","cs2_dis","cs2_dis","cs3_dis","cs3_dis","cs4_dis","cs4_dis","cs5_dis","cs5_dis","cs_keep_active","cs_keep_active","data_dtr_en","dqs_idle_edge","from","into","master_cs_pol","master_cs_pol","quad_din_pin_swap","quad_din_pin_swap","slave_cs_pol","slave_cs_pol","try_from","try_into","type_id","MS_DATA_BITLEN_R","MS_DATA_BITLEN_W","MS_DLEN_SPEC","R","W","bits","borrow","borrow_mut","from","into","ms_data_bitlen","ms_data_bitlen","try_from","try_into","type_id","CLK_MODE_13_R","CLK_MODE_13_W","CLK_MODE_R","CLK_MODE_W","DMA_SEG_MAGIC_VALUE_R","DMA_SEG_MAGIC_VALUE_W","MODE_R","MODE_W","R","RSCK_DATA_OUT_R","RSCK_DATA_OUT_W","SLAVE_SPEC","SLV_RDBUF_BITLEN_EN_R","SLV_RDBUF_BITLEN_EN_W","SLV_RDDMA_BITLEN_EN_R","SLV_RDDMA_BITLEN_EN_W","SLV_WRBUF_BITLEN_EN_R","SLV_WRBUF_BITLEN_EN_W","SLV_WRDMA_BITLEN_EN_R","SLV_WRDMA_BITLEN_EN_W","SOFT_RESET_W","USR_CONF_R","USR_CONF_W","W","bits","borrow","borrow_mut","clk_mode","clk_mode","clk_mode_13","clk_mode_13","dma_seg_magic_value","dma_seg_magic_value","from","into","mode","mode","rsck_data_out","rsck_data_out","slv_rdbuf_bitlen_en","slv_rdbuf_bitlen_en","slv_rddma_bitlen_en","slv_rddma_bitlen_en","slv_wrbuf_bitlen_en","slv_wrbuf_bitlen_en","slv_wrdma_bitlen_en","slv_wrdma_bitlen_en","soft_reset","try_from","try_into","type_id","usr_conf","usr_conf","R","SLAVE1_SPEC","SLV_DATA_BITLEN_R","SLV_DATA_BITLEN_W","SLV_LAST_ADDR_R","SLV_LAST_ADDR_W","SLV_LAST_COMMAND_R","SLV_LAST_COMMAND_W","W","bits","borrow","borrow_mut","from","into","slv_data_bitlen","slv_data_bitlen","slv_last_addr","slv_last_addr","slv_last_command","slv_last_command","try_from","try_into","type_id","CK_OUT_EDGE_R","CK_OUT_EDGE_W","CS_HOLD_R","CS_HOLD_W","CS_SETUP_R","CS_SETUP_W","DOUTDIN_R","DOUTDIN_W","FWRITE_DUAL_R","FWRITE_DUAL_W","FWRITE_OCT_R","FWRITE_QUAD_R","FWRITE_QUAD_W","OPI_MODE_R","QPI_MODE_R","QPI_MODE_W","R","RSCK_I_EDGE_R","RSCK_I_EDGE_W","SIO_R","SIO_W","TSCK_I_EDGE_R","TSCK_I_EDGE_W","USER_SPEC","USR_ADDR_R","USR_ADDR_W","USR_COMMAND_R","USR_COMMAND_W","USR_CONF_NXT_R","USR_CONF_NXT_W","USR_DUMMY_IDLE_R","USR_DUMMY_IDLE_W","USR_DUMMY_R","USR_DUMMY_W","USR_MISO_HIGHPART_R","USR_MISO_HIGHPART_W","USR_MISO_R","USR_MISO_W","USR_MOSI_HIGHPART_R","USR_MOSI_HIGHPART_W","USR_MOSI_R","USR_MOSI_W","W","bits","borrow","borrow_mut","ck_out_edge","ck_out_edge","cs_hold","cs_hold","cs_setup","cs_setup","doutdin","doutdin","from","fwrite_dual","fwrite_dual","fwrite_oct","fwrite_quad","fwrite_quad","into","opi_mode","qpi_mode","qpi_mode","rsck_i_edge","rsck_i_edge","sio","sio","try_from","try_into","tsck_i_edge","tsck_i_edge","type_id","usr_addr","usr_addr","usr_command","usr_command","usr_conf_nxt","usr_conf_nxt","usr_dummy","usr_dummy","usr_dummy_idle","usr_dummy_idle","usr_miso","usr_miso","usr_miso_highpart","usr_miso_highpart","usr_mosi","usr_mosi","usr_mosi_highpart","usr_mosi_highpart","CS_HOLD_TIME_R","CS_HOLD_TIME_W","CS_SETUP_TIME_R","CS_SETUP_TIME_W","MST_WFULL_ERR_END_EN_R","MST_WFULL_ERR_END_EN_W","R","USER1_SPEC","USR_ADDR_BITLEN_R","USR_ADDR_BITLEN_W","USR_DUMMY_CYCLELEN_R","USR_DUMMY_CYCLELEN_W","W","bits","borrow","borrow_mut","cs_hold_time","cs_hold_time","cs_setup_time","cs_setup_time","from","into","mst_wfull_err_end_en","mst_wfull_err_end_en","try_from","try_into","type_id","usr_addr_bitlen","usr_addr_bitlen","usr_dummy_cyclelen","usr_dummy_cyclelen","MST_REMPTY_ERR_END_EN_R","MST_REMPTY_ERR_END_EN_W","R","USER2_SPEC","USR_COMMAND_BITLEN_R","USR_COMMAND_BITLEN_W","USR_COMMAND_VALUE_R","USR_COMMAND_VALUE_W","W","bits","borrow","borrow_mut","from","into","mst_rempty_err_end_en","mst_rempty_err_end_en","try_from","try_into","type_id","usr_command_bitlen","usr_command_bitlen","usr_command_value","usr_command_value","BUF0_R","BUF0_W","R","W","W0_SPEC","bits","borrow","borrow_mut","buf0","buf0","from","into","try_from","try_into","type_id","BUF1_R","BUF1_W","R","W","W1_SPEC","bits","borrow","borrow_mut","buf1","buf1","from","into","try_from","try_into","type_id","BUF10_R","BUF10_W","R","W","W10_SPEC","bits","borrow","borrow_mut","buf10","buf10","from","into","try_from","try_into","type_id","BUF11_R","BUF11_W","R","W","W11_SPEC","bits","borrow","borrow_mut","buf11","buf11","from","into","try_from","try_into","type_id","BUF12_R","BUF12_W","R","W","W12_SPEC","bits","borrow","borrow_mut","buf12","buf12","from","into","try_from","try_into","type_id","BUF13_R","BUF13_W","R","W","W13_SPEC","bits","borrow","borrow_mut","buf13","buf13","from","into","try_from","try_into","type_id","BUF14_R","BUF14_W","R","W","W14_SPEC","bits","borrow","borrow_mut","buf14","buf14","from","into","try_from","try_into","type_id","BUF15_R","BUF15_W","R","W","W15_SPEC","bits","borrow","borrow_mut","buf15","buf15","from","into","try_from","try_into","type_id","BUF2_R","BUF2_W","R","W","W2_SPEC","bits","borrow","borrow_mut","buf2","buf2","from","into","try_from","try_into","type_id","BUF3_R","BUF3_W","R","W","W3_SPEC","bits","borrow","borrow_mut","buf3","buf3","from","into","try_from","try_into","type_id","BUF4_R","BUF4_W","R","W","W4_SPEC","bits","borrow","borrow_mut","buf4","buf4","from","into","try_from","try_into","type_id","BUF5_R","BUF5_W","R","W","W5_SPEC","bits","borrow","borrow_mut","buf5","buf5","from","into","try_from","try_into","type_id","BUF6_R","BUF6_W","R","W","W6_SPEC","bits","borrow","borrow_mut","buf6","buf6","from","into","try_from","try_into","type_id","BUF7_R","BUF7_W","R","W","W7_SPEC","bits","borrow","borrow_mut","buf7","buf7","from","into","try_from","try_into","type_id","BUF8_R","BUF8_W","R","W","W8_SPEC","bits","borrow","borrow_mut","buf8","buf8","from","into","try_from","try_into","type_id","BUF9_R","BUF9_W","R","W","W9_SPEC","bits","borrow","borrow_mut","buf9","buf9","from","into","try_from","try_into","type_id","BT_LPCK_DIV_FRAC","BT_LPCK_DIV_INT","CACHE_CONTROL","CLOCK_GATE","COMB_PVT_ERR_HVT_SITE0","COMB_PVT_ERR_HVT_SITE1","COMB_PVT_ERR_HVT_SITE2","COMB_PVT_ERR_HVT_SITE3","COMB_PVT_ERR_LVT_SITE0","COMB_PVT_ERR_LVT_SITE1","COMB_PVT_ERR_LVT_SITE2","COMB_PVT_ERR_LVT_SITE3","COMB_PVT_ERR_NVT_SITE0","COMB_PVT_ERR_NVT_SITE1","COMB_PVT_ERR_NVT_SITE2","COMB_PVT_ERR_NVT_SITE3","COMB_PVT_HVT_CONF","COMB_PVT_LVT_CONF","COMB_PVT_NVT_CONF","CPU_INTR_FROM_CPU_0","CPU_INTR_FROM_CPU_1","CPU_INTR_FROM_CPU_2","CPU_INTR_FROM_CPU_3","CPU_PERI_CLK_EN","CPU_PERI_RST_EN","CPU_PER_CONF","EDMA_CTRL","EXTERNAL_DEVICE_ENCRYPT_DECRYPT_CONTROL","MEM_PD_MASK","MEM_PVT","PERIP_CLK_EN0","PERIP_CLK_EN1","PERIP_RST_EN0","PERIP_RST_EN1","REDUNDANT_ECO_CTRL","REG_DATE","RSA_PD_CTRL","RTC_FASTMEM_CONFIG","RTC_FASTMEM_CRC","RegisterBlock","SYSCLK_CONF","borrow","borrow_mut","bt_lpck_div_frac","bt_lpck_div_frac","bt_lpck_div_int","bt_lpck_div_int","cache_control","cache_control","clock_gate","clock_gate","comb_pvt_err_hvt_site0","comb_pvt_err_hvt_site0","comb_pvt_err_hvt_site1","comb_pvt_err_hvt_site1","comb_pvt_err_hvt_site2","comb_pvt_err_hvt_site2","comb_pvt_err_hvt_site3","comb_pvt_err_hvt_site3","comb_pvt_err_lvt_site0","comb_pvt_err_lvt_site0","comb_pvt_err_lvt_site1","comb_pvt_err_lvt_site1","comb_pvt_err_lvt_site2","comb_pvt_err_lvt_site2","comb_pvt_err_lvt_site3","comb_pvt_err_lvt_site3","comb_pvt_err_nvt_site0","comb_pvt_err_nvt_site0","comb_pvt_err_nvt_site1","comb_pvt_err_nvt_site1","comb_pvt_err_nvt_site2","comb_pvt_err_nvt_site2","comb_pvt_err_nvt_site3","comb_pvt_err_nvt_site3","comb_pvt_hvt_conf","comb_pvt_hvt_conf","comb_pvt_lvt_conf","comb_pvt_lvt_conf","comb_pvt_nvt_conf","comb_pvt_nvt_conf","cpu_intr_from_cpu_0","cpu_intr_from_cpu_0","cpu_intr_from_cpu_1","cpu_intr_from_cpu_1","cpu_intr_from_cpu_2","cpu_intr_from_cpu_2","cpu_intr_from_cpu_3","cpu_intr_from_cpu_3","cpu_per_conf","cpu_per_conf","cpu_peri_clk_en","cpu_peri_clk_en","cpu_peri_rst_en","cpu_peri_rst_en","edma_ctrl","edma_ctrl","external_device_encrypt_decrypt_control","external_device_encrypt_decrypt_control","from","into","mem_pd_mask","mem_pd_mask","mem_pvt","mem_pvt","perip_clk_en0","perip_clk_en0","perip_clk_en1","perip_clk_en1","perip_rst_en0","perip_rst_en0","perip_rst_en1","perip_rst_en1","redundant_eco_ctrl","redundant_eco_ctrl","reg_date","reg_date","rsa_pd_ctrl","rsa_pd_ctrl","rtc_fastmem_config","rtc_fastmem_config","rtc_fastmem_crc","rtc_fastmem_crc","sysclk_conf","sysclk_conf","try_from","try_into","type_id","BT_LPCK_DIV_A_R","BT_LPCK_DIV_A_W","BT_LPCK_DIV_B_R","BT_LPCK_DIV_B_W","BT_LPCK_DIV_FRAC_SPEC","LPCLK_RTC_EN_R","LPCLK_RTC_EN_W","LPCLK_SEL_8M_R","LPCLK_SEL_8M_W","LPCLK_SEL_RTC_SLOW_R","LPCLK_SEL_RTC_SLOW_W","LPCLK_SEL_XTAL32K_R","LPCLK_SEL_XTAL32K_W","LPCLK_SEL_XTAL_R","LPCLK_SEL_XTAL_W","R","W","bits","borrow","borrow_mut","bt_lpck_div_a","bt_lpck_div_a","bt_lpck_div_b","bt_lpck_div_b","from","into","lpclk_rtc_en","lpclk_rtc_en","lpclk_sel_8m","lpclk_sel_8m","lpclk_sel_rtc_slow","lpclk_sel_rtc_slow","lpclk_sel_xtal","lpclk_sel_xtal","lpclk_sel_xtal32k","lpclk_sel_xtal32k","try_from","try_into","type_id","BT_LPCK_DIV_INT_SPEC","BT_LPCK_DIV_NUM_R","BT_LPCK_DIV_NUM_W","R","W","bits","borrow","borrow_mut","bt_lpck_div_num","bt_lpck_div_num","from","into","try_from","try_into","type_id","CACHE_CONTROL_SPEC","DCACHE_CLK_ON_R","DCACHE_CLK_ON_W","DCACHE_RESET_R","DCACHE_RESET_W","ICACHE_CLK_ON_R","ICACHE_CLK_ON_W","ICACHE_RESET_R","ICACHE_RESET_W","R","W","bits","borrow","borrow_mut","dcache_clk_on","dcache_clk_on","dcache_reset","dcache_reset","from","icache_clk_on","icache_clk_on","icache_reset","icache_reset","into","try_from","try_into","type_id","CLK_EN_R","CLK_EN_W","CLOCK_GATE_SPEC","R","W","bits","borrow","borrow_mut","clk_en","clk_en","from","into","try_from","try_into","type_id","COMB_PVT_ERR_HVT_SITE0_SPEC","COMB_TIMING_ERR_CNT_HVT_SITE0_R","R","borrow","borrow_mut","comb_timing_err_cnt_hvt_site0","from","into","try_from","try_into","type_id","COMB_PVT_ERR_HVT_SITE1_SPEC","COMB_TIMING_ERR_CNT_HVT_SITE1_R","R","borrow","borrow_mut","comb_timing_err_cnt_hvt_site1","from","into","try_from","try_into","type_id","COMB_PVT_ERR_HVT_SITE2_SPEC","COMB_TIMING_ERR_CNT_HVT_SITE2_R","R","borrow","borrow_mut","comb_timing_err_cnt_hvt_site2","from","into","try_from","try_into","type_id","COMB_PVT_ERR_HVT_SITE3_SPEC","COMB_TIMING_ERR_CNT_HVT_SITE3_R","R","borrow","borrow_mut","comb_timing_err_cnt_hvt_site3","from","into","try_from","try_into","type_id","COMB_PVT_ERR_LVT_SITE0_SPEC","COMB_TIMING_ERR_CNT_LVT_SITE0_R","R","borrow","borrow_mut","comb_timing_err_cnt_lvt_site0","from","into","try_from","try_into","type_id","COMB_PVT_ERR_LVT_SITE1_SPEC","COMB_TIMING_ERR_CNT_LVT_SITE1_R","R","borrow","borrow_mut","comb_timing_err_cnt_lvt_site1","from","into","try_from","try_into","type_id","COMB_PVT_ERR_LVT_SITE2_SPEC","COMB_TIMING_ERR_CNT_LVT_SITE2_R","R","borrow","borrow_mut","comb_timing_err_cnt_lvt_site2","from","into","try_from","try_into","type_id","COMB_PVT_ERR_LVT_SITE3_SPEC","COMB_TIMING_ERR_CNT_LVT_SITE3_R","R","borrow","borrow_mut","comb_timing_err_cnt_lvt_site3","from","into","try_from","try_into","type_id","COMB_PVT_ERR_NVT_SITE0_SPEC","COMB_TIMING_ERR_CNT_NVT_SITE0_R","R","borrow","borrow_mut","comb_timing_err_cnt_nvt_site0","from","into","try_from","try_into","type_id","COMB_PVT_ERR_NVT_SITE1_SPEC","COMB_TIMING_ERR_CNT_NVT_SITE1_R","R","borrow","borrow_mut","comb_timing_err_cnt_nvt_site1","from","into","try_from","try_into","type_id","COMB_PVT_ERR_NVT_SITE2_SPEC","COMB_TIMING_ERR_CNT_NVT_SITE2_R","R","borrow","borrow_mut","comb_timing_err_cnt_nvt_site2","from","into","try_from","try_into","type_id","COMB_PVT_ERR_NVT_SITE3_SPEC","COMB_TIMING_ERR_CNT_NVT_SITE3_R","R","borrow","borrow_mut","comb_timing_err_cnt_nvt_site3","from","into","try_from","try_into","type_id","COMB_ERR_CNT_CLR_HVT_W","COMB_PATH_LEN_HVT_R","COMB_PATH_LEN_HVT_W","COMB_PVT_HVT_CONF_SPEC","COMB_PVT_MONITOR_EN_HVT_R","COMB_PVT_MONITOR_EN_HVT_W","R","W","bits","borrow","borrow_mut","comb_err_cnt_clr_hvt","comb_path_len_hvt","comb_path_len_hvt","comb_pvt_monitor_en_hvt","comb_pvt_monitor_en_hvt","from","into","try_from","try_into","type_id","COMB_ERR_CNT_CLR_LVT_W","COMB_PATH_LEN_LVT_R","COMB_PATH_LEN_LVT_W","COMB_PVT_LVT_CONF_SPEC","COMB_PVT_MONITOR_EN_LVT_R","COMB_PVT_MONITOR_EN_LVT_W","R","W","bits","borrow","borrow_mut","comb_err_cnt_clr_lvt","comb_path_len_lvt","comb_path_len_lvt","comb_pvt_monitor_en_lvt","comb_pvt_monitor_en_lvt","from","into","try_from","try_into","type_id","COMB_ERR_CNT_CLR_NVT_W","COMB_PATH_LEN_NVT_R","COMB_PATH_LEN_NVT_W","COMB_PVT_MONITOR_EN_NVT_R","COMB_PVT_MONITOR_EN_NVT_W","COMB_PVT_NVT_CONF_SPEC","R","W","bits","borrow","borrow_mut","comb_err_cnt_clr_nvt","comb_path_len_nvt","comb_path_len_nvt","comb_pvt_monitor_en_nvt","comb_pvt_monitor_en_nvt","from","into","try_from","try_into","type_id","CPU_INTR_FROM_CPU_0_R","CPU_INTR_FROM_CPU_0_SPEC","CPU_INTR_FROM_CPU_0_W","R","W","bits","borrow","borrow_mut","cpu_intr_from_cpu_0","cpu_intr_from_cpu_0","from","into","try_from","try_into","type_id","CPU_INTR_FROM_CPU_1_R","CPU_INTR_FROM_CPU_1_SPEC","CPU_INTR_FROM_CPU_1_W","R","W","bits","borrow","borrow_mut","cpu_intr_from_cpu_1","cpu_intr_from_cpu_1","from","into","try_from","try_into","type_id","CPU_INTR_FROM_CPU_2_R","CPU_INTR_FROM_CPU_2_SPEC","CPU_INTR_FROM_CPU_2_W","R","W","bits","borrow","borrow_mut","cpu_intr_from_cpu_2","cpu_intr_from_cpu_2","from","into","try_from","try_into","type_id","CPU_INTR_FROM_CPU_3_R","CPU_INTR_FROM_CPU_3_SPEC","CPU_INTR_FROM_CPU_3_W","R","W","bits","borrow","borrow_mut","cpu_intr_from_cpu_3","cpu_intr_from_cpu_3","from","into","try_from","try_into","type_id","CPUPERIOD_SEL_R","CPUPERIOD_SEL_W","CPU_PER_CONF_SPEC","CPU_WAITI_DELAY_NUM_R","CPU_WAITI_DELAY_NUM_W","CPU_WAIT_MODE_FORCE_ON_R","CPU_WAIT_MODE_FORCE_ON_W","PLL_FREQ_SEL_R","PLL_FREQ_SEL_W","R","W","bits","borrow","borrow_mut","cpu_wait_mode_force_on","cpu_wait_mode_force_on","cpu_waiti_delay_num","cpu_waiti_delay_num","cpuperiod_sel","cpuperiod_sel","from","into","pll_freq_sel","pll_freq_sel","try_from","try_into","type_id","CLK_EN_ASSIST_DEBUG_R","CLK_EN_ASSIST_DEBUG_W","CLK_EN_DEDICATED_GPIO_R","CLK_EN_DEDICATED_GPIO_W","CPU_PERI_CLK_EN_SPEC","R","W","bits","borrow","borrow_mut","clk_en_assist_debug","clk_en_assist_debug","clk_en_dedicated_gpio","clk_en_dedicated_gpio","from","into","try_from","try_into","type_id","CPU_PERI_RST_EN_SPEC","R","RST_EN_ASSIST_DEBUG_R","RST_EN_ASSIST_DEBUG_W","RST_EN_DEDICATED_GPIO_R","RST_EN_DEDICATED_GPIO_W","W","bits","borrow","borrow_mut","from","into","rst_en_assist_debug","rst_en_assist_debug","rst_en_dedicated_gpio","rst_en_dedicated_gpio","try_from","try_into","type_id","EDMA_CLK_ON_R","EDMA_CLK_ON_W","EDMA_CTRL_SPEC","EDMA_RESET_R","EDMA_RESET_W","R","W","bits","borrow","borrow_mut","edma_clk_on","edma_clk_on","edma_reset","edma_reset","from","into","try_from","try_into","type_id","ENABLE_DOWNLOAD_DB_ENCRYPT_R","ENABLE_DOWNLOAD_DB_ENCRYPT_W","ENABLE_DOWNLOAD_G0CB_DECRYPT_R","ENABLE_DOWNLOAD_G0CB_DECRYPT_W","ENABLE_DOWNLOAD_MANUAL_ENCRYPT_R","ENABLE_DOWNLOAD_MANUAL_ENCRYPT_W","ENABLE_SPI_MANUAL_ENCRYPT_R","ENABLE_SPI_MANUAL_ENCRYPT_W","EXTERNAL_DEVICE_ENCRYPT_DECRYPT_CONTROL_SPEC","R","W","bits","borrow","borrow_mut","enable_download_db_encrypt","enable_download_db_encrypt","enable_download_g0cb_decrypt","enable_download_g0cb_decrypt","enable_download_manual_encrypt","enable_download_manual_encrypt","enable_spi_manual_encrypt","enable_spi_manual_encrypt","from","into","try_from","try_into","type_id","LSLP_MEM_PD_MASK_R","LSLP_MEM_PD_MASK_W","MEM_PD_MASK_SPEC","R","W","bits","borrow","borrow_mut","from","into","lslp_mem_pd_mask","lslp_mem_pd_mask","try_from","try_into","type_id","MEM_ERR_CNT_CLR_W","MEM_PATH_LEN_R","MEM_PATH_LEN_W","MEM_PVT_SPEC","MEM_TIMING_ERR_CNT_R","MEM_VT_SEL_R","MEM_VT_SEL_W","MONITOR_EN_R","MONITOR_EN_W","R","W","bits","borrow","borrow_mut","from","into","mem_err_cnt_clr","mem_path_len","mem_path_len","mem_timing_err_cnt","mem_vt_sel","mem_vt_sel","monitor_en","monitor_en","try_from","try_into","type_id","ADC2_ARB_CLK_EN_R","ADC2_ARB_CLK_EN_W","APB_SARADC_CLK_EN_R","APB_SARADC_CLK_EN_W","I2C_EXT0_CLK_EN_R","I2C_EXT0_CLK_EN_W","LEDC_CLK_EN_R","LEDC_CLK_EN_W","PERIP_CLK_EN0_SPEC","R","SPI01_CLK_EN_R","SPI01_CLK_EN_W","SPI2_CLK_EN_R","SPI2_CLK_EN_W","SYSTIMER_CLK_EN_R","SYSTIMER_CLK_EN_W","TIMERGROUP_CLK_EN_R","TIMERGROUP_CLK_EN_W","UART1_CLK_EN_R","UART1_CLK_EN_W","UART_CLK_EN_R","UART_CLK_EN_W","UART_MEM_CLK_EN_R","UART_MEM_CLK_EN_W","W","adc2_arb_clk_en","adc2_arb_clk_en","apb_saradc_clk_en","apb_saradc_clk_en","bits","borrow","borrow_mut","from","i2c_ext0_clk_en","i2c_ext0_clk_en","into","ledc_clk_en","ledc_clk_en","spi01_clk_en","spi01_clk_en","spi2_clk_en","spi2_clk_en","systimer_clk_en","systimer_clk_en","timergroup_clk_en","timergroup_clk_en","try_from","try_into","type_id","uart1_clk_en","uart1_clk_en","uart_clk_en","uart_clk_en","uart_mem_clk_en","uart_mem_clk_en","CRYPTO_ECC_CLK_EN_R","CRYPTO_ECC_CLK_EN_W","CRYPTO_SHA_CLK_EN_R","CRYPTO_SHA_CLK_EN_W","DMA_CLK_EN_R","DMA_CLK_EN_W","PERIP_CLK_EN1_SPEC","R","TSENS_CLK_EN_R","TSENS_CLK_EN_W","W","bits","borrow","borrow_mut","crypto_ecc_clk_en","crypto_ecc_clk_en","crypto_sha_clk_en","crypto_sha_clk_en","dma_clk_en","dma_clk_en","from","into","try_from","try_into","tsens_clk_en","tsens_clk_en","type_id","ADC2_ARB_RST_R","ADC2_ARB_RST_W","APB_SARADC_RST_R","APB_SARADC_RST_W","I2C_EXT0_RST_R","I2C_EXT0_RST_W","LEDC_RST_R","LEDC_RST_W","PERIP_RST_EN0_SPEC","R","SPI01_RST_R","SPI01_RST_W","SPI2_RST_R","SPI2_RST_W","SYSTIMER_RST_R","SYSTIMER_RST_W","TIMERGROUP_RST_R","TIMERGROUP_RST_W","UART1_RST_R","UART1_RST_W","UART_MEM_RST_R","UART_MEM_RST_W","UART_RST_R","UART_RST_W","W","adc2_arb_rst","adc2_arb_rst","apb_saradc_rst","apb_saradc_rst","bits","borrow","borrow_mut","from","i2c_ext0_rst","i2c_ext0_rst","into","ledc_rst","ledc_rst","spi01_rst","spi01_rst","spi2_rst","spi2_rst","systimer_rst","systimer_rst","timergroup_rst","timergroup_rst","try_from","try_into","type_id","uart1_rst","uart1_rst","uart_mem_rst","uart_mem_rst","uart_rst","uart_rst","CRYPTO_ECC_RST_R","CRYPTO_ECC_RST_W","CRYPTO_SHA_RST_R","CRYPTO_SHA_RST_W","DMA_RST_R","DMA_RST_W","PERIP_RST_EN1_SPEC","R","TSENS_RST_R","TSENS_RST_W","W","bits","borrow","borrow_mut","crypto_ecc_rst","crypto_ecc_rst","crypto_sha_rst","crypto_sha_rst","dma_rst","dma_rst","from","into","try_from","try_into","tsens_rst","tsens_rst","type_id","R","REDUNDANT_ECO_CTRL_SPEC","REDUNDANT_ECO_DRIVE_R","REDUNDANT_ECO_DRIVE_W","REDUNDANT_ECO_RESULT_R","W","bits","borrow","borrow_mut","from","into","redundant_eco_drive","redundant_eco_drive","redundant_eco_result","try_from","try_into","type_id","R","REG_DATE_SPEC","SYSTEM_REG_DATE_R","SYSTEM_REG_DATE_W","W","bits","borrow","borrow_mut","from","into","system_reg_date","system_reg_date","try_from","try_into","type_id","R","RSA_MEM_FORCE_PD_R","RSA_MEM_FORCE_PD_W","RSA_MEM_FORCE_PU_R","RSA_MEM_FORCE_PU_W","RSA_MEM_PD_R","RSA_MEM_PD_W","RSA_PD_CTRL_SPEC","W","bits","borrow","borrow_mut","from","into","rsa_mem_force_pd","rsa_mem_force_pd","rsa_mem_force_pu","rsa_mem_force_pu","rsa_mem_pd","rsa_mem_pd","try_from","try_into","type_id","R","RTC_FASTMEM_CONFIG_SPEC","RTC_MEM_CRC_ADDR_R","RTC_MEM_CRC_ADDR_W","RTC_MEM_CRC_FINISH_R","RTC_MEM_CRC_LEN_R","RTC_MEM_CRC_LEN_W","RTC_MEM_CRC_START_R","RTC_MEM_CRC_START_W","W","bits","borrow","borrow_mut","from","into","rtc_mem_crc_addr","rtc_mem_crc_addr","rtc_mem_crc_finish","rtc_mem_crc_len","rtc_mem_crc_len","rtc_mem_crc_start","rtc_mem_crc_start","try_from","try_into","type_id","R","RTC_FASTMEM_CRC_SPEC","RTC_MEM_CRC_RES_R","borrow","borrow_mut","from","into","rtc_mem_crc_res","try_from","try_into","type_id","CLK_DIV_EN_R","CLK_XTAL_FREQ_R","PRE_DIV_CNT_R","PRE_DIV_CNT_W","R","SOC_CLK_SEL_R","SOC_CLK_SEL_W","SYSCLK_CONF_SPEC","W","bits","borrow","borrow_mut","clk_div_en","clk_xtal_freq","from","into","pre_div_cnt","pre_div_cnt","soc_clk_sel","soc_clk_sel","try_from","try_into","type_id","COMP0_LOAD","COMP1_LOAD","COMP2_LOAD","CONF","DATE","INT_CLR","INT_ENA","INT_RAW","INT_ST","RegisterBlock","TARGET0_CONF","TARGET0_HI","TARGET0_LO","TARGET1_CONF","TARGET1_HI","TARGET1_LO","TARGET2_CONF","TARGET2_HI","TARGET2_LO","UNIT0_LOAD","UNIT0_LOAD_HI","UNIT0_LOAD_LO","UNIT0_OP","UNIT0_VALUE_HI","UNIT0_VALUE_LO","UNIT1_LOAD","UNIT1_LOAD_HI","UNIT1_LOAD_LO","UNIT1_OP","UNIT1_VALUE_HI","UNIT1_VALUE_LO","borrow","borrow_mut","comp0_load","comp0_load","comp1_load","comp1_load","comp2_load","comp2_load","conf","conf","date","date","from","int_clr","int_clr","int_ena","int_ena","int_raw","int_raw","int_st","int_st","into","target0_conf","target0_conf","target0_hi","target0_hi","target0_lo","target0_lo","target1_conf","target1_conf","target1_hi","target1_hi","target1_lo","target1_lo","target2_conf","target2_conf","target2_hi","target2_hi","target2_lo","target2_lo","try_from","try_into","type_id","unit0_load","unit0_load","unit0_load_hi","unit0_load_hi","unit0_load_lo","unit0_load_lo","unit0_op","unit0_op","unit0_value_hi","unit0_value_hi","unit0_value_lo","unit0_value_lo","unit1_load","unit1_load","unit1_load_hi","unit1_load_hi","unit1_load_lo","unit1_load_lo","unit1_op","unit1_op","unit1_value_hi","unit1_value_hi","unit1_value_lo","unit1_value_lo","COMP0_LOAD_SPEC","TIMER_COMP0_LOAD_W","W","bits","borrow","borrow_mut","from","into","timer_comp0_load","try_from","try_into","type_id","COMP1_LOAD_SPEC","TIMER_COMP1_LOAD_W","W","bits","borrow","borrow_mut","from","into","timer_comp1_load","try_from","try_into","type_id","COMP2_LOAD_SPEC","TIMER_COMP2_LOAD_W","W","bits","borrow","borrow_mut","from","into","timer_comp2_load","try_from","try_into","type_id","CLK_EN_R","CLK_EN_W","CONF_SPEC","R","SYSTIMER_CLK_FO_R","SYSTIMER_CLK_FO_W","TARGET0_WORK_EN_R","TARGET0_WORK_EN_W","TARGET1_WORK_EN_R","TARGET1_WORK_EN_W","TARGET2_WORK_EN_R","TARGET2_WORK_EN_W","TIMER_UNIT0_CORE0_STALL_EN_R","TIMER_UNIT0_CORE0_STALL_EN_W","TIMER_UNIT0_CORE1_STALL_EN_R","TIMER_UNIT0_CORE1_STALL_EN_W","TIMER_UNIT0_WORK_EN_R","TIMER_UNIT0_WORK_EN_W","TIMER_UNIT1_CORE0_STALL_EN_R","TIMER_UNIT1_CORE0_STALL_EN_W","TIMER_UNIT1_CORE1_STALL_EN_R","TIMER_UNIT1_CORE1_STALL_EN_W","TIMER_UNIT1_WORK_EN_R","TIMER_UNIT1_WORK_EN_W","W","bits","borrow","borrow_mut","clk_en","clk_en","from","into","systimer_clk_fo","systimer_clk_fo","target0_work_en","target0_work_en","target1_work_en","target1_work_en","target2_work_en","target2_work_en","timer_unit0_core0_stall_en","timer_unit0_core0_stall_en","timer_unit0_core1_stall_en","timer_unit0_core1_stall_en","timer_unit0_work_en","timer_unit0_work_en","timer_unit1_core0_stall_en","timer_unit1_core0_stall_en","timer_unit1_core1_stall_en","timer_unit1_core1_stall_en","timer_unit1_work_en","timer_unit1_work_en","try_from","try_into","type_id","DATE_R","DATE_SPEC","DATE_W","R","W","bits","borrow","borrow_mut","date","date","from","into","try_from","try_into","type_id","INT_CLR_SPEC","TARGET0_INT_CLR_W","TARGET1_INT_CLR_W","TARGET2_INT_CLR_W","W","bits","borrow","borrow_mut","from","into","target0_int_clr","target1_int_clr","target2_int_clr","try_from","try_into","type_id","INT_ENA_SPEC","R","TARGET0_INT_ENA_R","TARGET0_INT_ENA_W","TARGET1_INT_ENA_R","TARGET1_INT_ENA_W","TARGET2_INT_ENA_R","TARGET2_INT_ENA_W","W","bits","borrow","borrow_mut","from","into","target0_int_ena","target0_int_ena","target1_int_ena","target1_int_ena","target2_int_ena","target2_int_ena","try_from","try_into","type_id","INT_RAW_SPEC","R","TARGET0_INT_RAW_R","TARGET0_INT_RAW_W","TARGET1_INT_RAW_R","TARGET1_INT_RAW_W","TARGET2_INT_RAW_R","TARGET2_INT_RAW_W","W","bits","borrow","borrow_mut","from","into","target0_int_raw","target0_int_raw","target1_int_raw","target1_int_raw","target2_int_raw","target2_int_raw","try_from","try_into","type_id","INT_ST_SPEC","R","TARGET0_INT_ST_R","TARGET1_INT_ST_R","TARGET2_INT_ST_R","borrow","borrow_mut","from","into","target0_int_st","target1_int_st","target2_int_st","try_from","try_into","type_id","R","TARGET0_CONF_SPEC","TARGET0_PERIOD_MODE_R","TARGET0_PERIOD_MODE_W","TARGET0_PERIOD_R","TARGET0_PERIOD_W","TARGET0_TIMER_UNIT_SEL_R","TARGET0_TIMER_UNIT_SEL_W","W","bits","borrow","borrow_mut","from","into","target0_period","target0_period","target0_period_mode","target0_period_mode","target0_timer_unit_sel","target0_timer_unit_sel","try_from","try_into","type_id","R","TARGET0_HI_SPEC","TIMER_TARGET0_HI_R","TIMER_TARGET0_HI_W","W","bits","borrow","borrow_mut","from","into","timer_target0_hi","timer_target0_hi","try_from","try_into","type_id","R","TARGET0_LO_SPEC","TIMER_TARGET0_LO_R","TIMER_TARGET0_LO_W","W","bits","borrow","borrow_mut","from","into","timer_target0_lo","timer_target0_lo","try_from","try_into","type_id","R","TARGET1_CONF_SPEC","TARGET1_PERIOD_MODE_R","TARGET1_PERIOD_MODE_W","TARGET1_PERIOD_R","TARGET1_PERIOD_W","TARGET1_TIMER_UNIT_SEL_R","TARGET1_TIMER_UNIT_SEL_W","W","bits","borrow","borrow_mut","from","into","target1_period","target1_period","target1_period_mode","target1_period_mode","target1_timer_unit_sel","target1_timer_unit_sel","try_from","try_into","type_id","R","TARGET1_HI_SPEC","TIMER_TARGET1_HI_R","TIMER_TARGET1_HI_W","W","bits","borrow","borrow_mut","from","into","timer_target1_hi","timer_target1_hi","try_from","try_into","type_id","R","TARGET1_LO_SPEC","TIMER_TARGET1_LO_R","TIMER_TARGET1_LO_W","W","bits","borrow","borrow_mut","from","into","timer_target1_lo","timer_target1_lo","try_from","try_into","type_id","R","TARGET2_CONF_SPEC","TARGET2_PERIOD_MODE_R","TARGET2_PERIOD_MODE_W","TARGET2_PERIOD_R","TARGET2_PERIOD_W","TARGET2_TIMER_UNIT_SEL_R","TARGET2_TIMER_UNIT_SEL_W","W","bits","borrow","borrow_mut","from","into","target2_period","target2_period","target2_period_mode","target2_period_mode","target2_timer_unit_sel","target2_timer_unit_sel","try_from","try_into","type_id","R","TARGET2_HI_SPEC","TIMER_TARGET2_HI_R","TIMER_TARGET2_HI_W","W","bits","borrow","borrow_mut","from","into","timer_target2_hi","timer_target2_hi","try_from","try_into","type_id","R","TARGET2_LO_SPEC","TIMER_TARGET2_LO_R","TIMER_TARGET2_LO_W","W","bits","borrow","borrow_mut","from","into","timer_target2_lo","timer_target2_lo","try_from","try_into","type_id","TIMER_UNIT0_LOAD_W","UNIT0_LOAD_SPEC","W","bits","borrow","borrow_mut","from","into","timer_unit0_load","try_from","try_into","type_id","R","TIMER_UNIT0_LOAD_HI_R","TIMER_UNIT0_LOAD_HI_W","UNIT0_LOAD_HI_SPEC","W","bits","borrow","borrow_mut","from","into","timer_unit0_load_hi","timer_unit0_load_hi","try_from","try_into","type_id","R","TIMER_UNIT0_LOAD_LO_R","TIMER_UNIT0_LOAD_LO_W","UNIT0_LOAD_LO_SPEC","W","bits","borrow","borrow_mut","from","into","timer_unit0_load_lo","timer_unit0_load_lo","try_from","try_into","type_id","R","TIMER_UNIT0_UPDATE_W","TIMER_UNIT0_VALUE_VALID_R","UNIT0_OP_SPEC","W","bits","borrow","borrow_mut","from","into","timer_unit0_update","timer_unit0_value_valid","try_from","try_into","type_id","R","TIMER_UNIT0_VALUE_HI_R","UNIT0_VALUE_HI_SPEC","borrow","borrow_mut","from","into","timer_unit0_value_hi","try_from","try_into","type_id","R","TIMER_UNIT0_VALUE_LO_R","UNIT0_VALUE_LO_SPEC","borrow","borrow_mut","from","into","timer_unit0_value_lo","try_from","try_into","type_id","TIMER_UNIT1_LOAD_W","UNIT1_LOAD_SPEC","W","bits","borrow","borrow_mut","from","into","timer_unit1_load","try_from","try_into","type_id","R","TIMER_UNIT1_LOAD_HI_R","TIMER_UNIT1_LOAD_HI_W","UNIT1_LOAD_HI_SPEC","W","bits","borrow","borrow_mut","from","into","timer_unit1_load_hi","timer_unit1_load_hi","try_from","try_into","type_id","R","TIMER_UNIT1_LOAD_LO_R","TIMER_UNIT1_LOAD_LO_W","UNIT1_LOAD_LO_SPEC","W","bits","borrow","borrow_mut","from","into","timer_unit1_load_lo","timer_unit1_load_lo","try_from","try_into","type_id","R","TIMER_UNIT1_UPDATE_W","TIMER_UNIT1_VALUE_VALID_R","UNIT1_OP_SPEC","W","bits","borrow","borrow_mut","from","into","timer_unit1_update","timer_unit1_value_valid","try_from","try_into","type_id","R","TIMER_UNIT1_VALUE_HI_R","UNIT1_VALUE_HI_SPEC","borrow","borrow_mut","from","into","timer_unit1_value_hi","try_from","try_into","type_id","R","TIMER_UNIT1_VALUE_LO_R","UNIT1_VALUE_LO_SPEC","borrow","borrow_mut","from","into","timer_unit1_value_lo","try_from","try_into","type_id","INT_CLR_TIMERS","INT_ENA_TIMERS","INT_RAW_TIMERS","INT_ST_TIMERS","NTIMERS_DATE","REGCLK","RTCCALICFG","RTCCALICFG1","RTCCALICFG2","RegisterBlock","T0ALARMHI","T0ALARMLO","T0CONFIG","T0HI","T0LO","T0LOAD","T0LOADHI","T0LOADLO","T0UPDATE","WDTCONFIG0","WDTCONFIG1","WDTCONFIG2","WDTCONFIG3","WDTCONFIG4","WDTCONFIG5","WDTFEED","WDTWPROTECT","borrow","borrow_mut","from","int_clr_timers","int_clr_timers","int_ena_timers","int_ena_timers","int_raw_timers","int_raw_timers","int_st_timers","int_st_timers","into","ntimers_date","ntimers_date","regclk","regclk","rtccalicfg","rtccalicfg","rtccalicfg1","rtccalicfg1","rtccalicfg2","rtccalicfg2","t0alarmhi","t0alarmhi","t0alarmlo","t0alarmlo","t0config","t0config","t0hi","t0hi","t0lo","t0lo","t0load","t0load","t0loadhi","t0loadhi","t0loadlo","t0loadlo","t0update","t0update","try_from","try_into","type_id","wdtconfig0","wdtconfig0","wdtconfig1","wdtconfig1","wdtconfig2","wdtconfig2","wdtconfig3","wdtconfig3","wdtconfig4","wdtconfig4","wdtconfig5","wdtconfig5","wdtfeed","wdtfeed","wdtwprotect","wdtwprotect","INT_CLR_TIMERS_SPEC","T0_INT_CLR_W","W","WDT_INT_CLR_W","bits","borrow","borrow_mut","from","into","t0_int_clr","try_from","try_into","type_id","wdt_int_clr","INT_ENA_TIMERS_SPEC","R","T0_INT_ENA_R","T0_INT_ENA_W","W","WDT_INT_ENA_R","WDT_INT_ENA_W","bits","borrow","borrow_mut","from","into","t0_int_ena","t0_int_ena","try_from","try_into","type_id","wdt_int_ena","wdt_int_ena","INT_RAW_TIMERS_SPEC","R","T0_INT_RAW_R","WDT_INT_RAW_R","borrow","borrow_mut","from","into","t0_int_raw","try_from","try_into","type_id","wdt_int_raw","INT_ST_TIMERS_SPEC","R","T0_INT_ST_R","WDT_INT_ST_R","borrow","borrow_mut","from","into","t0_int_st","try_from","try_into","type_id","wdt_int_st","NTIMERS_DATE_SPEC","NTIMGS_DATE_R","NTIMGS_DATE_W","R","W","bits","borrow","borrow_mut","from","into","ntimgs_date","ntimgs_date","try_from","try_into","type_id","CLK_EN_R","CLK_EN_W","R","REGCLK_SPEC","TIMER_CLK_IS_ACTIVE_R","TIMER_CLK_IS_ACTIVE_W","W","WDT_CLK_IS_ACTIVE_R","WDT_CLK_IS_ACTIVE_W","bits","borrow","borrow_mut","clk_en","clk_en","from","into","timer_clk_is_active","timer_clk_is_active","try_from","try_into","type_id","wdt_clk_is_active","wdt_clk_is_active","R","RTCCALICFG_SPEC","RTC_CALI_CLK_SEL_R","RTC_CALI_CLK_SEL_W","RTC_CALI_MAX_R","RTC_CALI_MAX_W","RTC_CALI_RDY_R","RTC_CALI_START_CYCLING_R","RTC_CALI_START_CYCLING_W","RTC_CALI_START_R","RTC_CALI_START_W","W","bits","borrow","borrow_mut","from","into","rtc_cali_clk_sel","rtc_cali_clk_sel","rtc_cali_max","rtc_cali_max","rtc_cali_rdy","rtc_cali_start","rtc_cali_start","rtc_cali_start_cycling","rtc_cali_start_cycling","try_from","try_into","type_id","R","RTCCALICFG1_SPEC","RTC_CALI_CYCLING_DATA_VLD_R","RTC_CALI_VALUE_R","borrow","borrow_mut","from","into","rtc_cali_cycling_data_vld","rtc_cali_value","try_from","try_into","type_id","R","RTCCALICFG2_SPEC","RTC_CALI_TIMEOUT_R","RTC_CALI_TIMEOUT_RST_CNT_R","RTC_CALI_TIMEOUT_RST_CNT_W","RTC_CALI_TIMEOUT_THRES_R","RTC_CALI_TIMEOUT_THRES_W","W","bits","borrow","borrow_mut","from","into","rtc_cali_timeout","rtc_cali_timeout_rst_cnt","rtc_cali_timeout_rst_cnt","rtc_cali_timeout_thres","rtc_cali_timeout_thres","try_from","try_into","type_id","ALARM_HI_R","ALARM_HI_W","R","T0ALARMHI_SPEC","W","alarm_hi","alarm_hi","bits","borrow","borrow_mut","from","into","try_from","try_into","type_id","ALARM_LO_R","ALARM_LO_W","R","T0ALARMLO_SPEC","W","alarm_lo","alarm_lo","bits","borrow","borrow_mut","from","into","try_from","try_into","type_id","ALARM_EN_R","ALARM_EN_W","AUTORELOAD_R","AUTORELOAD_W","DIVCNT_RST_W","DIVIDER_R","DIVIDER_W","EN_R","EN_W","INCREASE_R","INCREASE_W","R","T0CONFIG_SPEC","USE_XTAL_R","USE_XTAL_W","W","alarm_en","alarm_en","autoreload","autoreload","bits","borrow","borrow_mut","divcnt_rst","divider","divider","en","en","from","increase","increase","into","try_from","try_into","type_id","use_xtal","use_xtal","R","T0HI_SPEC","T0_HI_R","borrow","borrow_mut","from","into","t0_hi","try_from","try_into","type_id","LO_R","R","T0LO_SPEC","borrow","borrow_mut","from","into","lo","try_from","try_into","type_id","LOAD_W","T0LOAD_SPEC","W","bits","borrow","borrow_mut","from","into","load","try_from","try_into","type_id","LOAD_HI_R","LOAD_HI_W","R","T0LOADHI_SPEC","W","bits","borrow","borrow_mut","from","into","load_hi","load_hi","try_from","try_into","type_id","LOAD_LO_R","LOAD_LO_W","R","T0LOADLO_SPEC","W","bits","borrow","borrow_mut","from","into","load_lo","load_lo","try_from","try_into","type_id","R","T0UPDATE_SPEC","UPDATE_R","UPDATE_W","W","bits","borrow","borrow_mut","from","into","try_from","try_into","type_id","update","update","R","W","WDTCONFIG0_SPEC","WDT_APPCPU_RESET_EN_R","WDT_APPCPU_RESET_EN_W","WDT_CONF_UPDATE_EN_W","WDT_CPU_RESET_LENGTH_R","WDT_CPU_RESET_LENGTH_W","WDT_EN_R","WDT_EN_W","WDT_FLASHBOOT_MOD_EN_R","WDT_FLASHBOOT_MOD_EN_W","WDT_PROCPU_RESET_EN_R","WDT_PROCPU_RESET_EN_W","WDT_STG0_R","WDT_STG0_W","WDT_STG1_R","WDT_STG1_W","WDT_STG2_R","WDT_STG2_W","WDT_STG3_R","WDT_STG3_W","WDT_SYS_RESET_LENGTH_R","WDT_SYS_RESET_LENGTH_W","WDT_USE_XTAL_R","WDT_USE_XTAL_W","bits","borrow","borrow_mut","from","into","try_from","try_into","type_id","wdt_appcpu_reset_en","wdt_appcpu_reset_en","wdt_conf_update_en","wdt_cpu_reset_length","wdt_cpu_reset_length","wdt_en","wdt_en","wdt_flashboot_mod_en","wdt_flashboot_mod_en","wdt_procpu_reset_en","wdt_procpu_reset_en","wdt_stg0","wdt_stg0","wdt_stg1","wdt_stg1","wdt_stg2","wdt_stg2","wdt_stg3","wdt_stg3","wdt_sys_reset_length","wdt_sys_reset_length","wdt_use_xtal","wdt_use_xtal","R","W","WDTCONFIG1_SPEC","WDT_CLK_PRESCALE_R","WDT_CLK_PRESCALE_W","WDT_DIVCNT_RST_W","bits","borrow","borrow_mut","from","into","try_from","try_into","type_id","wdt_clk_prescale","wdt_clk_prescale","wdt_divcnt_rst","R","W","WDTCONFIG2_SPEC","WDT_STG0_HOLD_R","WDT_STG0_HOLD_W","bits","borrow","borrow_mut","from","into","try_from","try_into","type_id","wdt_stg0_hold","wdt_stg0_hold","R","W","WDTCONFIG3_SPEC","WDT_STG1_HOLD_R","WDT_STG1_HOLD_W","bits","borrow","borrow_mut","from","into","try_from","try_into","type_id","wdt_stg1_hold","wdt_stg1_hold","R","W","WDTCONFIG4_SPEC","WDT_STG2_HOLD_R","WDT_STG2_HOLD_W","bits","borrow","borrow_mut","from","into","try_from","try_into","type_id","wdt_stg2_hold","wdt_stg2_hold","R","W","WDTCONFIG5_SPEC","WDT_STG3_HOLD_R","WDT_STG3_HOLD_W","bits","borrow","borrow_mut","from","into","try_from","try_into","type_id","wdt_stg3_hold","wdt_stg3_hold","W","WDTFEED_SPEC","WDT_FEED_W","bits","borrow","borrow_mut","from","into","try_from","try_into","type_id","wdt_feed","R","W","WDTWPROTECT_SPEC","WDT_WKEY_R","WDT_WKEY_W","bits","borrow","borrow_mut","from","into","try_from","try_into","type_id","wdt_wkey","wdt_wkey","AT_CMD_CHAR","AT_CMD_GAPTOUT","AT_CMD_POSTCNT","AT_CMD_PRECNT","CLKDIV","CLK_CONF","CONF0","CONF1","DATE","FIFO","FLOW_CONF","FSM_STATUS","HIGHPULSE","ID","IDLE_CONF","INT_CLR","INT_ENA","INT_RAW","INT_ST","LOWPULSE","MEM_CONF","MEM_RX_STATUS","MEM_TX_STATUS","NEGPULSE","POSPULSE","RS485_CONF","RXD_CNT","RX_FILT","RegisterBlock","SLEEP_CONF","STATUS","SWFC_CONF0","SWFC_CONF1","TXBRK_CONF","at_cmd_char","at_cmd_char","at_cmd_gaptout","at_cmd_gaptout","at_cmd_postcnt","at_cmd_postcnt","at_cmd_precnt","at_cmd_precnt","borrow","borrow_mut","clk_conf","clk_conf","clkdiv","clkdiv","conf0","conf0","conf1","conf1","date","date","fifo","fifo","flow_conf","flow_conf","from","fsm_status","fsm_status","highpulse","highpulse","id","id","idle_conf","idle_conf","int_clr","int_clr","int_ena","int_ena","int_raw","int_raw","int_st","int_st","into","lowpulse","lowpulse","mem_conf","mem_conf","mem_rx_status","mem_rx_status","mem_tx_status","mem_tx_status","negpulse","negpulse","pospulse","pospulse","rs485_conf","rs485_conf","rx_filt","rx_filt","rxd_cnt","rxd_cnt","sleep_conf","sleep_conf","status","status","swfc_conf0","swfc_conf0","swfc_conf1","swfc_conf1","try_from","try_into","txbrk_conf","txbrk_conf","type_id","AT_CMD_CHAR_R","AT_CMD_CHAR_SPEC","AT_CMD_CHAR_W","CHAR_NUM_R","CHAR_NUM_W","R","W","at_cmd_char","at_cmd_char","bits","borrow","borrow_mut","char_num","char_num","from","into","try_from","try_into","type_id","AT_CMD_GAPTOUT_SPEC","R","RX_GAP_TOUT_R","RX_GAP_TOUT_W","W","bits","borrow","borrow_mut","from","into","rx_gap_tout","rx_gap_tout","try_from","try_into","type_id","AT_CMD_POSTCNT_SPEC","POST_IDLE_NUM_R","POST_IDLE_NUM_W","R","W","bits","borrow","borrow_mut","from","into","post_idle_num","post_idle_num","try_from","try_into","type_id","AT_CMD_PRECNT_SPEC","PRE_IDLE_NUM_R","PRE_IDLE_NUM_W","R","W","bits","borrow","borrow_mut","from","into","pre_idle_num","pre_idle_num","try_from","try_into","type_id","CLK_CONF_SPEC","R","RST_CORE_R","RST_CORE_W","RX_RST_CORE_R","RX_RST_CORE_W","RX_SCLK_EN_R","RX_SCLK_EN_W","SCLK_DIV_A_R","SCLK_DIV_A_W","SCLK_DIV_B_R","SCLK_DIV_B_W","SCLK_DIV_NUM_R","SCLK_DIV_NUM_W","SCLK_EN_R","SCLK_EN_W","SCLK_SEL_R","SCLK_SEL_W","TX_RST_CORE_R","TX_RST_CORE_W","TX_SCLK_EN_R","TX_SCLK_EN_W","W","bits","borrow","borrow_mut","from","into","rst_core","rst_core","rx_rst_core","rx_rst_core","rx_sclk_en","rx_sclk_en","sclk_div_a","sclk_div_a","sclk_div_b","sclk_div_b","sclk_div_num","sclk_div_num","sclk_en","sclk_en","sclk_sel","sclk_sel","try_from","try_into","tx_rst_core","tx_rst_core","tx_sclk_en","tx_sclk_en","type_id","CLKDIV_R","CLKDIV_SPEC","CLKDIV_W","FRAG_R","FRAG_W","R","W","bits","borrow","borrow_mut","clkdiv","clkdiv","frag","frag","from","into","try_from","try_into","type_id","AUTOBAUD_EN_R","AUTOBAUD_EN_W","BIT_NUM_R","BIT_NUM_W","CLK_EN_R","CLK_EN_W","CONF0_SPEC","CTS_INV_R","CTS_INV_W","DSR_INV_R","DSR_INV_W","DTR_INV_R","DTR_INV_W","ERR_WR_MASK_R","ERR_WR_MASK_W","IRDA_DPLX_R","IRDA_DPLX_W","IRDA_EN_R","IRDA_EN_W","IRDA_RX_INV_R","IRDA_RX_INV_W","IRDA_TX_EN_R","IRDA_TX_EN_W","IRDA_TX_INV_R","IRDA_TX_INV_W","IRDA_WCTL_R","IRDA_WCTL_W","LOOPBACK_R","LOOPBACK_W","MEM_CLK_EN_R","MEM_CLK_EN_W","PARITY_EN_R","PARITY_EN_W","PARITY_R","PARITY_W","R","RTS_INV_R","RTS_INV_W","RXD_INV_R","RXD_INV_W","RXFIFO_RST_R","RXFIFO_RST_W","STOP_BIT_NUM_R","STOP_BIT_NUM_W","SW_DTR_R","SW_DTR_W","SW_RTS_R","SW_RTS_W","TXD_BRK_R","TXD_BRK_W","TXD_INV_R","TXD_INV_W","TXFIFO_RST_R","TXFIFO_RST_W","TX_FLOW_EN_R","TX_FLOW_EN_W","W","autobaud_en","autobaud_en","bit_num","bit_num","bits","borrow","borrow_mut","clk_en","clk_en","cts_inv","cts_inv","dsr_inv","dsr_inv","dtr_inv","dtr_inv","err_wr_mask","err_wr_mask","from","into","irda_dplx","irda_dplx","irda_en","irda_en","irda_rx_inv","irda_rx_inv","irda_tx_en","irda_tx_en","irda_tx_inv","irda_tx_inv","irda_wctl","irda_wctl","loopback","loopback","mem_clk_en","mem_clk_en","parity","parity","parity_en","parity_en","rts_inv","rts_inv","rxd_inv","rxd_inv","rxfifo_rst","rxfifo_rst","stop_bit_num","stop_bit_num","sw_dtr","sw_dtr","sw_rts","sw_rts","try_from","try_into","tx_flow_en","tx_flow_en","txd_brk","txd_brk","txd_inv","txd_inv","txfifo_rst","txfifo_rst","type_id","CONF1_SPEC","DIS_RX_DAT_OVF_R","DIS_RX_DAT_OVF_W","R","RXFIFO_FULL_THRHD_R","RXFIFO_FULL_THRHD_W","RX_FLOW_EN_R","RX_FLOW_EN_W","RX_TOUT_EN_R","RX_TOUT_EN_W","RX_TOUT_FLOW_DIS_R","RX_TOUT_FLOW_DIS_W","TXFIFO_EMPTY_THRHD_R","TXFIFO_EMPTY_THRHD_W","W","bits","borrow","borrow_mut","dis_rx_dat_ovf","dis_rx_dat_ovf","from","into","rx_flow_en","rx_flow_en","rx_tout_en","rx_tout_en","rx_tout_flow_dis","rx_tout_flow_dis","rxfifo_full_thrhd","rxfifo_full_thrhd","try_from","try_into","txfifo_empty_thrhd","txfifo_empty_thrhd","type_id","DATE_R","DATE_SPEC","DATE_W","R","W","bits","borrow","borrow_mut","date","date","from","into","try_from","try_into","type_id","FIFO_SPEC","R","RXFIFO_RD_BYTE_R","RXFIFO_RD_BYTE_W","W","bits","borrow","borrow_mut","from","into","rxfifo_rd_byte","rxfifo_rd_byte","try_from","try_into","type_id","FLOW_CONF_SPEC","FORCE_XOFF_R","FORCE_XOFF_W","FORCE_XON_R","FORCE_XON_W","R","SEND_XOFF_R","SEND_XOFF_W","SEND_XON_R","SEND_XON_W","SW_FLOW_CON_EN_R","SW_FLOW_CON_EN_W","W","XONOFF_DEL_R","XONOFF_DEL_W","bits","borrow","borrow_mut","force_xoff","force_xoff","force_xon","force_xon","from","into","send_xoff","send_xoff","send_xon","send_xon","sw_flow_con_en","sw_flow_con_en","try_from","try_into","type_id","xonoff_del","xonoff_del","FSM_STATUS_SPEC","R","ST_URX_OUT_R","ST_UTX_OUT_R","borrow","borrow_mut","from","into","st_urx_out","st_utx_out","try_from","try_into","type_id","HIGHPULSE_SPEC","MIN_CNT_R","R","borrow","borrow_mut","from","into","min_cnt","try_from","try_into","type_id","HIGH_SPEED_R","HIGH_SPEED_W","ID_R","ID_SPEC","ID_W","R","REG_UPDATE_R","REG_UPDATE_W","W","bits","borrow","borrow_mut","from","high_speed","high_speed","id","id","into","reg_update","reg_update","try_from","try_into","type_id","IDLE_CONF_SPEC","R","RX_IDLE_THRHD_R","RX_IDLE_THRHD_W","TX_IDLE_NUM_R","TX_IDLE_NUM_W","W","bits","borrow","borrow_mut","from","into","rx_idle_thrhd","rx_idle_thrhd","try_from","try_into","tx_idle_num","tx_idle_num","type_id","AT_CMD_CHAR_DET_INT_CLR_W","BRK_DET_INT_CLR_W","CTS_CHG_INT_CLR_W","DSR_CHG_INT_CLR_W","FRM_ERR_INT_CLR_W","GLITCH_DET_INT_CLR_W","INT_CLR_SPEC","PARITY_ERR_INT_CLR_W","RS485_CLASH_INT_CLR_W","RS485_FRM_ERR_INT_CLR_W","RS485_PARITY_ERR_INT_CLR_W","RXFIFO_FULL_INT_CLR_W","RXFIFO_OVF_INT_CLR_W","RXFIFO_TOUT_INT_CLR_W","SW_XOFF_INT_CLR_W","SW_XON_INT_CLR_W","TXFIFO_EMPTY_INT_CLR_W","TX_BRK_DONE_INT_CLR_W","TX_BRK_IDLE_DONE_INT_CLR_W","TX_DONE_INT_CLR_W","W","WAKEUP_INT_CLR_W","at_cmd_char_det_int_clr","bits","borrow","borrow_mut","brk_det_int_clr","cts_chg_int_clr","dsr_chg_int_clr","frm_err_int_clr","from","glitch_det_int_clr","into","parity_err_int_clr","rs485_clash_int_clr","rs485_frm_err_int_clr","rs485_parity_err_int_clr","rxfifo_full_int_clr","rxfifo_ovf_int_clr","rxfifo_tout_int_clr","sw_xoff_int_clr","sw_xon_int_clr","try_from","try_into","tx_brk_done_int_clr","tx_brk_idle_done_int_clr","tx_done_int_clr","txfifo_empty_int_clr","type_id","wakeup_int_clr","AT_CMD_CHAR_DET_INT_ENA_R","AT_CMD_CHAR_DET_INT_ENA_W","BRK_DET_INT_ENA_R","BRK_DET_INT_ENA_W","CTS_CHG_INT_ENA_R","CTS_CHG_INT_ENA_W","DSR_CHG_INT_ENA_R","DSR_CHG_INT_ENA_W","FRM_ERR_INT_ENA_R","FRM_ERR_INT_ENA_W","GLITCH_DET_INT_ENA_R","GLITCH_DET_INT_ENA_W","INT_ENA_SPEC","PARITY_ERR_INT_ENA_R","PARITY_ERR_INT_ENA_W","R","RS485_CLASH_INT_ENA_R","RS485_CLASH_INT_ENA_W","RS485_FRM_ERR_INT_ENA_R","RS485_FRM_ERR_INT_ENA_W","RS485_PARITY_ERR_INT_ENA_R","RS485_PARITY_ERR_INT_ENA_W","RXFIFO_FULL_INT_ENA_R","RXFIFO_FULL_INT_ENA_W","RXFIFO_OVF_INT_ENA_R","RXFIFO_OVF_INT_ENA_W","RXFIFO_TOUT_INT_ENA_R","RXFIFO_TOUT_INT_ENA_W","SW_XOFF_INT_ENA_R","SW_XOFF_INT_ENA_W","SW_XON_INT_ENA_R","SW_XON_INT_ENA_W","TXFIFO_EMPTY_INT_ENA_R","TXFIFO_EMPTY_INT_ENA_W","TX_BRK_DONE_INT_ENA_R","TX_BRK_DONE_INT_ENA_W","TX_BRK_IDLE_DONE_INT_ENA_R","TX_BRK_IDLE_DONE_INT_ENA_W","TX_DONE_INT_ENA_R","TX_DONE_INT_ENA_W","W","WAKEUP_INT_ENA_R","WAKEUP_INT_ENA_W","at_cmd_char_det_int_ena","at_cmd_char_det_int_ena","bits","borrow","borrow_mut","brk_det_int_ena","brk_det_int_ena","cts_chg_int_ena","cts_chg_int_ena","dsr_chg_int_ena","dsr_chg_int_ena","frm_err_int_ena","frm_err_int_ena","from","glitch_det_int_ena","glitch_det_int_ena","into","parity_err_int_ena","parity_err_int_ena","rs485_clash_int_ena","rs485_clash_int_ena","rs485_frm_err_int_ena","rs485_frm_err_int_ena","rs485_parity_err_int_ena","rs485_parity_err_int_ena","rxfifo_full_int_ena","rxfifo_full_int_ena","rxfifo_ovf_int_ena","rxfifo_ovf_int_ena","rxfifo_tout_int_ena","rxfifo_tout_int_ena","sw_xoff_int_ena","sw_xoff_int_ena","sw_xon_int_ena","sw_xon_int_ena","try_from","try_into","tx_brk_done_int_ena","tx_brk_done_int_ena","tx_brk_idle_done_int_ena","tx_brk_idle_done_int_ena","tx_done_int_ena","tx_done_int_ena","txfifo_empty_int_ena","txfifo_empty_int_ena","type_id","wakeup_int_ena","wakeup_int_ena","AT_CMD_CHAR_DET_INT_RAW_R","AT_CMD_CHAR_DET_INT_RAW_W","BRK_DET_INT_RAW_R","BRK_DET_INT_RAW_W","CTS_CHG_INT_RAW_R","CTS_CHG_INT_RAW_W","DSR_CHG_INT_RAW_R","DSR_CHG_INT_RAW_W","FRM_ERR_INT_RAW_R","FRM_ERR_INT_RAW_W","GLITCH_DET_INT_RAW_R","GLITCH_DET_INT_RAW_W","INT_RAW_SPEC","PARITY_ERR_INT_RAW_R","PARITY_ERR_INT_RAW_W","R","RS485_CLASH_INT_RAW_R","RS485_CLASH_INT_RAW_W","RS485_FRM_ERR_INT_RAW_R","RS485_FRM_ERR_INT_RAW_W","RS485_PARITY_ERR_INT_RAW_R","RS485_PARITY_ERR_INT_RAW_W","RXFIFO_FULL_INT_RAW_R","RXFIFO_FULL_INT_RAW_W","RXFIFO_OVF_INT_RAW_R","RXFIFO_OVF_INT_RAW_W","RXFIFO_TOUT_INT_RAW_R","RXFIFO_TOUT_INT_RAW_W","SW_XOFF_INT_RAW_R","SW_XOFF_INT_RAW_W","SW_XON_INT_RAW_R","SW_XON_INT_RAW_W","TXFIFO_EMPTY_INT_RAW_R","TXFIFO_EMPTY_INT_RAW_W","TX_BRK_DONE_INT_RAW_R","TX_BRK_DONE_INT_RAW_W","TX_BRK_IDLE_DONE_INT_RAW_R","TX_BRK_IDLE_DONE_INT_RAW_W","TX_DONE_INT_RAW_R","TX_DONE_INT_RAW_W","W","WAKEUP_INT_RAW_R","WAKEUP_INT_RAW_W","at_cmd_char_det_int_raw","at_cmd_char_det_int_raw","bits","borrow","borrow_mut","brk_det_int_raw","brk_det_int_raw","cts_chg_int_raw","cts_chg_int_raw","dsr_chg_int_raw","dsr_chg_int_raw","frm_err_int_raw","frm_err_int_raw","from","glitch_det_int_raw","glitch_det_int_raw","into","parity_err_int_raw","parity_err_int_raw","rs485_clash_int_raw","rs485_clash_int_raw","rs485_frm_err_int_raw","rs485_frm_err_int_raw","rs485_parity_err_int_raw","rs485_parity_err_int_raw","rxfifo_full_int_raw","rxfifo_full_int_raw","rxfifo_ovf_int_raw","rxfifo_ovf_int_raw","rxfifo_tout_int_raw","rxfifo_tout_int_raw","sw_xoff_int_raw","sw_xoff_int_raw","sw_xon_int_raw","sw_xon_int_raw","try_from","try_into","tx_brk_done_int_raw","tx_brk_done_int_raw","tx_brk_idle_done_int_raw","tx_brk_idle_done_int_raw","tx_done_int_raw","tx_done_int_raw","txfifo_empty_int_raw","txfifo_empty_int_raw","type_id","wakeup_int_raw","wakeup_int_raw","AT_CMD_CHAR_DET_INT_ST_R","BRK_DET_INT_ST_R","CTS_CHG_INT_ST_R","DSR_CHG_INT_ST_R","FRM_ERR_INT_ST_R","GLITCH_DET_INT_ST_R","INT_ST_SPEC","PARITY_ERR_INT_ST_R","R","RS485_CLASH_INT_ST_R","RS485_FRM_ERR_INT_ST_R","RS485_PARITY_ERR_INT_ST_R","RXFIFO_FULL_INT_ST_R","RXFIFO_OVF_INT_ST_R","RXFIFO_TOUT_INT_ST_R","SW_XOFF_INT_ST_R","SW_XON_INT_ST_R","TXFIFO_EMPTY_INT_ST_R","TX_BRK_DONE_INT_ST_R","TX_BRK_IDLE_DONE_INT_ST_R","TX_DONE_INT_ST_R","WAKEUP_INT_ST_R","at_cmd_char_det_int_st","borrow","borrow_mut","brk_det_int_st","cts_chg_int_st","dsr_chg_int_st","frm_err_int_st","from","glitch_det_int_st","into","parity_err_int_st","rs485_clash_int_st","rs485_frm_err_int_st","rs485_parity_err_int_st","rxfifo_full_int_st","rxfifo_ovf_int_st","rxfifo_tout_int_st","sw_xoff_int_st","sw_xon_int_st","try_from","try_into","tx_brk_done_int_st","tx_brk_idle_done_int_st","tx_done_int_st","txfifo_empty_int_st","type_id","wakeup_int_st","LOWPULSE_SPEC","MIN_CNT_R","R","borrow","borrow_mut","from","into","min_cnt","try_from","try_into","type_id","MEM_CONF_SPEC","MEM_FORCE_PD_R","MEM_FORCE_PD_W","MEM_FORCE_PU_R","MEM_FORCE_PU_W","R","RX_FLOW_THRHD_R","RX_FLOW_THRHD_W","RX_SIZE_R","RX_SIZE_W","RX_TOUT_THRHD_R","RX_TOUT_THRHD_W","TX_SIZE_R","TX_SIZE_W","W","bits","borrow","borrow_mut","from","into","mem_force_pd","mem_force_pd","mem_force_pu","mem_force_pu","rx_flow_thrhd","rx_flow_thrhd","rx_size","rx_size","rx_tout_thrhd","rx_tout_thrhd","try_from","try_into","tx_size","tx_size","type_id","APB_RX_RADDR_R","MEM_RX_STATUS_SPEC","R","RX_WADDR_R","apb_rx_raddr","borrow","borrow_mut","from","into","rx_waddr","try_from","try_into","type_id","APB_TX_WADDR_R","MEM_TX_STATUS_SPEC","R","TX_RADDR_R","apb_tx_waddr","borrow","borrow_mut","from","into","try_from","try_into","tx_raddr","type_id","NEGEDGE_MIN_CNT_R","NEGPULSE_SPEC","R","borrow","borrow_mut","from","into","negedge_min_cnt","try_from","try_into","type_id","POSEDGE_MIN_CNT_R","POSPULSE_SPEC","R","borrow","borrow_mut","from","into","posedge_min_cnt","try_from","try_into","type_id","DL0_EN_R","DL0_EN_W","DL1_EN_R","DL1_EN_W","R","RS485RXBY_TX_EN_R","RS485RXBY_TX_EN_W","RS485TX_RX_EN_R","RS485TX_RX_EN_W","RS485_CONF_SPEC","RS485_EN_R","RS485_EN_W","RS485_RX_DLY_NUM_R","RS485_RX_DLY_NUM_W","RS485_TX_DLY_NUM_R","RS485_TX_DLY_NUM_W","W","bits","borrow","borrow_mut","dl0_en","dl0_en","dl1_en","dl1_en","from","into","rs485_en","rs485_en","rs485_rx_dly_num","rs485_rx_dly_num","rs485_tx_dly_num","rs485_tx_dly_num","rs485rxby_tx_en","rs485rxby_tx_en","rs485tx_rx_en","rs485tx_rx_en","try_from","try_into","type_id","GLITCH_FILT_EN_R","GLITCH_FILT_EN_W","GLITCH_FILT_R","GLITCH_FILT_W","R","RX_FILT_SPEC","W","bits","borrow","borrow_mut","from","glitch_filt","glitch_filt","glitch_filt_en","glitch_filt_en","into","try_from","try_into","type_id","R","RXD_CNT_SPEC","RXD_EDGE_CNT_R","borrow","borrow_mut","from","into","rxd_edge_cnt","try_from","try_into","type_id","ACTIVE_THRESHOLD_R","ACTIVE_THRESHOLD_W","R","SLEEP_CONF_SPEC","W","active_threshold","active_threshold","bits","borrow","borrow_mut","from","into","try_from","try_into","type_id","CTSN_R","DSRN_R","DTRN_R","R","RTSN_R","RXD_R","RXFIFO_CNT_R","STATUS_SPEC","TXD_R","TXFIFO_CNT_R","borrow","borrow_mut","ctsn","dsrn","dtrn","from","into","rtsn","rxd","rxfifo_cnt","try_from","try_into","txd","txfifo_cnt","type_id","R","SWFC_CONF0_SPEC","W","XOFF_CHAR_R","XOFF_CHAR_W","XOFF_THRESHOLD_R","XOFF_THRESHOLD_W","bits","borrow","borrow_mut","from","into","try_from","try_into","type_id","xoff_char","xoff_char","xoff_threshold","xoff_threshold","R","SWFC_CONF1_SPEC","W","XON_CHAR_R","XON_CHAR_W","XON_THRESHOLD_R","XON_THRESHOLD_W","bits","borrow","borrow_mut","from","into","try_from","try_into","type_id","xon_char","xon_char","xon_threshold","xon_threshold","R","TXBRK_CONF_SPEC","TX_BRK_NUM_R","TX_BRK_NUM_W","W","bits","borrow","borrow_mut","from","into","try_from","try_into","tx_brk_num","tx_brk_num","type_id","DATE","DESTINATION","DESTROY","LINESIZE","PHYSICAL_ADDRESS","PLAIN_MEM","RELEASE","RegisterBlock","STATE","TRIGGER","borrow","borrow_mut","date","date","destination","destination","destroy","destroy","from","into","linesize","linesize","physical_address","physical_address","plain_mem","plain_mem","plain_mem_iter","release","release","state","state","trigger","trigger","try_from","try_into","type_id","DATE_R","DATE_SPEC","DATE_W","R","W","bits","borrow","borrow_mut","date","date","from","into","try_from","try_into","type_id","DESTINATION_R","DESTINATION_SPEC","DESTINATION_W","R","W","bits","borrow","borrow_mut","destination","destination","from","into","try_from","try_into","type_id","DESTROY_SPEC","DESTROY_W","W","bits","borrow","borrow_mut","destroy","from","into","try_from","try_into","type_id","LINESIZE_R","LINESIZE_SPEC","LINESIZE_W","R","W","bits","borrow","borrow_mut","from","into","linesize","linesize","try_from","try_into","type_id","PHYSICAL_ADDRESS_R","PHYSICAL_ADDRESS_SPEC","PHYSICAL_ADDRESS_W","R","W","bits","borrow","borrow_mut","from","into","physical_address","physical_address","try_from","try_into","type_id","PLAIN_MEM_SPEC","R","W","bits","borrow","borrow_mut","from","into","try_from","try_into","type_id","RELEASE_SPEC","RELEASE_W","W","bits","borrow","borrow_mut","from","into","release","try_from","try_into","type_id","R","STATE_R","STATE_SPEC","borrow","borrow_mut","from","into","state","try_from","try_into","type_id","TRIGGER_SPEC","TRIGGER_W","W","bits","borrow","borrow_mut","from","into","trigger","try_from","try_into","type_id"],"q":[[0,"esp32c2"],[472,"esp32c2::apb_ctrl"],[600,"esp32c2::apb_ctrl::clk_out_en"],[655,"esp32c2::apb_ctrl::clkgate_force_on"],[674,"esp32c2::apb_ctrl::date"],[689,"esp32c2::apb_ctrl::ext_mem_pms_lock"],[704,"esp32c2::apb_ctrl::flash_ace0_addr"],[719,"esp32c2::apb_ctrl::flash_ace0_attr"],[734,"esp32c2::apb_ctrl::flash_ace0_size"],[749,"esp32c2::apb_ctrl::flash_ace1_addr"],[764,"esp32c2::apb_ctrl::flash_ace1_attr"],[779,"esp32c2::apb_ctrl::flash_ace1_size"],[794,"esp32c2::apb_ctrl::flash_ace2_addr"],[809,"esp32c2::apb_ctrl::flash_ace2_attr"],[824,"esp32c2::apb_ctrl::flash_ace2_size"],[839,"esp32c2::apb_ctrl::flash_ace3_addr"],[854,"esp32c2::apb_ctrl::flash_ace3_attr"],[869,"esp32c2::apb_ctrl::flash_ace3_size"],[884,"esp32c2::apb_ctrl::front_end_mem_pd"],[927,"esp32c2::apb_ctrl::host_inf_sel"],[942,"esp32c2::apb_ctrl::mem_power_down"],[961,"esp32c2::apb_ctrl::mem_power_up"],[980,"esp32c2::apb_ctrl::peri_backup_apb_addr"],[995,"esp32c2::apb_ctrl::peri_backup_config"],[1030,"esp32c2::apb_ctrl::peri_backup_int_clr"],[1044,"esp32c2::apb_ctrl::peri_backup_int_ena"],[1063,"esp32c2::apb_ctrl::peri_backup_int_raw"],[1076,"esp32c2::apb_ctrl::peri_backup_int_st"],[1089,"esp32c2::apb_ctrl::peri_backup_mem_addr"],[1104,"esp32c2::apb_ctrl::redcy_sig0"],[1121,"esp32c2::apb_ctrl::redcy_sig1"],[1138,"esp32c2::apb_ctrl::retention_ctrl"],[1157,"esp32c2::apb_ctrl::rnd_data"],[1168,"esp32c2::apb_ctrl::sdio_ctrl"],[1183,"esp32c2::apb_ctrl::spi_mem_pms_ctrl"],[1200,"esp32c2::apb_ctrl::spi_mem_reject_addr"],[1211,"esp32c2::apb_ctrl::sysclk_conf"],[1238,"esp32c2::apb_ctrl::tick_conf"],[1261,"esp32c2::apb_ctrl::wifi_bb_cfg"],[1276,"esp32c2::apb_ctrl::wifi_bb_cfg_2"],[1291,"esp32c2::apb_ctrl::wifi_clk_en"],[1306,"esp32c2::apb_ctrl::wifi_rst_en"],[1321,"esp32c2::apb_saradc"],[1407,"esp32c2::apb_saradc::apb_adc_arb_ctrl"],[1450,"esp32c2::apb_saradc::apb_adc_clkm_conf"],[1481,"esp32c2::apb_saradc::apb_ctrl_date"],[1496,"esp32c2::apb_saradc::apb_tsens_ctrl"],[1521,"esp32c2::apb_saradc::apb_tsens_ctrl2"],[1548,"esp32c2::apb_saradc::cali"],[1563,"esp32c2::apb_saradc::ctrl"],[1606,"esp32c2::apb_saradc::ctrl2"],[1641,"esp32c2::apb_saradc::dma_conf"],[1664,"esp32c2::apb_saradc::filter_ctrl0"],[1687,"esp32c2::apb_saradc::filter_ctrl1"],[1706,"esp32c2::apb_saradc::fsm_wait"],[1729,"esp32c2::apb_saradc::int_clr"],[1751,"esp32c2::apb_saradc::int_ena"],[1786,"esp32c2::apb_saradc::int_raw"],[1807,"esp32c2::apb_saradc::int_st"],[1828,"esp32c2::apb_saradc::onetime_sample"],[1859,"esp32c2::apb_saradc::sar1_status"],[1870,"esp32c2::apb_saradc::sar1data_status"],[1881,"esp32c2::apb_saradc::sar2_status"],[1892,"esp32c2::apb_saradc::sar2data_status"],[1903,"esp32c2::apb_saradc::sar_patt_tab1"],[1918,"esp32c2::apb_saradc::sar_patt_tab2"],[1933,"esp32c2::apb_saradc::thres0_ctrl"],[1956,"esp32c2::apb_saradc::thres1_ctrl"],[1979,"esp32c2::apb_saradc::thres_ctrl"],[2010,"esp32c2::assist_debug"],[2060,"esp32c2::assist_debug::clock_gate"],[2075,"esp32c2::assist_debug::core_0_debug_mode"],[2088,"esp32c2::assist_debug::core_0_intr_clr"],[2102,"esp32c2::assist_debug::core_0_intr_ena"],[2121,"esp32c2::assist_debug::core_0_intr_raw"],[2134,"esp32c2::assist_debug::core_0_lastpc_before_exception"],[2145,"esp32c2::assist_debug::core_0_montr_ena"],[2164,"esp32c2::assist_debug::core_0_rcd_en"],[2183,"esp32c2::assist_debug::core_0_rcd_pdebugpc"],[2194,"esp32c2::assist_debug::core_0_rcd_pdebugsp"],[2205,"esp32c2::assist_debug::core_0_sp_max"],[2220,"esp32c2::assist_debug::core_0_sp_min"],[2235,"esp32c2::assist_debug::core_0_sp_pc"],[2246,"esp32c2::assist_debug::date"],[2261,"esp32c2::bb"],[2272,"esp32c2::bb::bbpd_ctrl"],[2299,"esp32c2::dma"],[2420,"esp32c2::dma::ahb_test"],[2439,"esp32c2::dma::date"],[2454,"esp32c2::dma::in_conf0_ch"],[2485,"esp32c2::dma::in_conf1_ch0"],[2500,"esp32c2::dma::in_dscr_bf0_ch"],[2511,"esp32c2::dma::in_dscr_bf1_ch0"],[2522,"esp32c2::dma::in_dscr_ch0"],[2533,"esp32c2::dma::in_err_eof_des_addr_ch0"],[2544,"esp32c2::dma::in_link_ch"],[2577,"esp32c2::dma::in_peri_sel_ch"],[2592,"esp32c2::dma::in_pop_ch0"],[2609,"esp32c2::dma::in_pri_ch"],[2624,"esp32c2::dma::in_state_ch0"],[2639,"esp32c2::dma::in_suc_eof_des_addr_ch0"],[2650,"esp32c2::dma::infifo_status_ch0"],[2675,"esp32c2::dma::int_clr_ch"],[2711,"esp32c2::dma::int_ena_ch"],[2774,"esp32c2::dma::int_raw_ch"],[2837,"esp32c2::dma::int_st_ch0"],[2872,"esp32c2::dma::misc_conf"],[2895,"esp32c2::dma::out_conf0_ch"],[2930,"esp32c2::dma::out_conf1_ch"],[2945,"esp32c2::dma::out_dscr_bf0_ch0"],[2956,"esp32c2::dma::out_dscr_bf1_ch0"],[2967,"esp32c2::dma::out_dscr_ch0"],[2978,"esp32c2::dma::out_eof_bfr_des_addr_ch0"],[2989,"esp32c2::dma::out_eof_des_addr_ch"],[3000,"esp32c2::dma::out_link_ch"],[3029,"esp32c2::dma::out_peri_sel_ch"],[3044,"esp32c2::dma::out_pri_ch"],[3059,"esp32c2::dma::out_push_ch0"],[3078,"esp32c2::dma::out_state_ch0"],[3093,"esp32c2::dma::outfifo_status_ch0"],[3116,"esp32c2::ecc"],[3154,"esp32c2::ecc::k_mem"],[3165,"esp32c2::ecc::mult_conf"],[3200,"esp32c2::ecc::mult_date"],[3215,"esp32c2::ecc::mult_int_clr"],[3227,"esp32c2::ecc::mult_int_ena"],[3242,"esp32c2::ecc::mult_int_raw"],[3253,"esp32c2::ecc::mult_int_st"],[3264,"esp32c2::ecc::px_mem"],[3275,"esp32c2::ecc::py_mem"],[3286,"esp32c2::efuse"],[3438,"esp32c2::efuse::clk"],[3465,"esp32c2::efuse::cmd"],[3488,"esp32c2::efuse::conf"],[3503,"esp32c2::efuse::dac_conf"],[3530,"esp32c2::efuse::date"],[3545,"esp32c2::efuse::int_clr"],[3559,"esp32c2::efuse::int_ena"],[3578,"esp32c2::efuse::int_raw"],[3597,"esp32c2::efuse::int_st"],[3610,"esp32c2::efuse::pgm_check_value0"],[3625,"esp32c2::efuse::pgm_check_value1"],[3640,"esp32c2::efuse::pgm_check_value2"],[3655,"esp32c2::efuse::pgm_data0"],[3670,"esp32c2::efuse::pgm_data1"],[3685,"esp32c2::efuse::pgm_data2"],[3700,"esp32c2::efuse::pgm_data3"],[3715,"esp32c2::efuse::pgm_data4"],[3730,"esp32c2::efuse::pgm_data5"],[3745,"esp32c2::efuse::pgm_data6"],[3760,"esp32c2::efuse::pgm_data7"],[3775,"esp32c2::efuse::rd_blk1_data0"],[3786,"esp32c2::efuse::rd_blk1_data1"],[3797,"esp32c2::efuse::rd_blk1_data2"],[3808,"esp32c2::efuse::rd_blk2_data0"],[3819,"esp32c2::efuse::rd_blk2_data1"],[3840,"esp32c2::efuse::rd_blk2_data2"],[3853,"esp32c2::efuse::rd_blk2_data3"],[3866,"esp32c2::efuse::rd_blk2_data4"],[3877,"esp32c2::efuse::rd_blk2_data5"],[3888,"esp32c2::efuse::rd_blk2_data6"],[3901,"esp32c2::efuse::rd_blk2_data7"],[3912,"esp32c2::efuse::rd_blk3_data0"],[3923,"esp32c2::efuse::rd_blk3_data1"],[3934,"esp32c2::efuse::rd_blk3_data2"],[3945,"esp32c2::efuse::rd_blk3_data3"],[3956,"esp32c2::efuse::rd_blk3_data4"],[3967,"esp32c2::efuse::rd_blk3_data5"],[3978,"esp32c2::efuse::rd_blk3_data6"],[3989,"esp32c2::efuse::rd_blk3_data7"],[4000,"esp32c2::efuse::rd_repeat_data0"],[4039,"esp32c2::efuse::rd_repeat_err"],[4078,"esp32c2::efuse::rd_rs_err"],[4099,"esp32c2::efuse::rd_tim_conf"],[4126,"esp32c2::efuse::rd_wr_dis"],[4137,"esp32c2::efuse::status"],[4162,"esp32c2::efuse::wr_tim_conf0"],[4185,"esp32c2::efuse::wr_tim_conf1"],[4204,"esp32c2::efuse::wr_tim_conf2"],[4219,"esp32c2::extmem"],[4338,"esp32c2::extmem::cache_acs_cnt_clr"],[4352,"esp32c2::extmem::cache_conf_misc"],[4379,"esp32c2::extmem::cache_encrypt_decrypt_clk_force_on"],[4402,"esp32c2::extmem::cache_encrypt_decrypt_record_disable"],[4421,"esp32c2::extmem::cache_ilg_int_clr"],[4441,"esp32c2::extmem::cache_ilg_int_ena"],[4472,"esp32c2::extmem::cache_ilg_int_st"],[4495,"esp32c2::extmem::cache_mmu_fault_content"],[4508,"esp32c2::extmem::cache_mmu_fault_vaddr"],[4519,"esp32c2::extmem::cache_mmu_owner"],[4534,"esp32c2::extmem::cache_mmu_power_ctrl"],[4557,"esp32c2::extmem::cache_preload_int_ctrl"],[4576,"esp32c2::extmem::cache_request"],[4591,"esp32c2::extmem::cache_state"],[4602,"esp32c2::extmem::cache_sync_int_ctrl"],[4621,"esp32c2::extmem::cache_wrap_around_ctrl"],[4636,"esp32c2::extmem::clock_gate"],[4651,"esp32c2::extmem::core0_acs_cache_int_clr"],[4673,"esp32c2::extmem::core0_acs_cache_int_ena"],[4708,"esp32c2::extmem::core0_acs_cache_int_st"],[4729,"esp32c2::extmem::core0_dbus_reject_st"],[4742,"esp32c2::extmem::core0_dbus_reject_vaddr"],[4753,"esp32c2::extmem::core0_ibus_reject_st"],[4766,"esp32c2::extmem::core0_ibus_reject_vaddr"],[4777,"esp32c2::extmem::dbus_to_flash_end_vaddr"],[4792,"esp32c2::extmem::dbus_to_flash_start_vaddr"],[4807,"esp32c2::extmem::ibus_to_flash_end_vaddr"],[4822,"esp32c2::extmem::ibus_to_flash_start_vaddr"],[4837,"esp32c2::extmem::icache_atomic_operate_ena"],[4852,"esp32c2::extmem::icache_ctrl"],[4867,"esp32c2::extmem::icache_ctrl1"],[4886,"esp32c2::extmem::icache_freeze"],[4907,"esp32c2::extmem::icache_sync_addr"],[4922,"esp32c2::extmem::icache_sync_ctrl"],[4939,"esp32c2::extmem::icache_sync_size"],[4954,"esp32c2::extmem::icache_tag_power_ctrl"],[4977,"esp32c2::extmem::reg_date"],[4992,"esp32c2::generic"],[5094,"esp32c2::gpio"],[5324,"esp32c2::gpio::bt_select"],[5339,"esp32c2::gpio::clock_gate"],[5354,"esp32c2::gpio::cpusdio_int"],[5365,"esp32c2::gpio::enable"],[5380,"esp32c2::gpio::enable_w1tc"],[5392,"esp32c2::gpio::enable_w1ts"],[5404,"esp32c2::gpio::func_in_sel_cfg"],[5427,"esp32c2::gpio::func_out_sel_cfg"],[5454,"esp32c2::gpio::in_"],[5465,"esp32c2::gpio::out"],[5480,"esp32c2::gpio::out_w1tc"],[5492,"esp32c2::gpio::out_w1ts"],[5504,"esp32c2::gpio::pcpu_int"],[5515,"esp32c2::gpio::pcpu_nmi_int"],[5526,"esp32c2::gpio::pin"],[5565,"esp32c2::gpio::reg_date"],[5580,"esp32c2::gpio::sdio_select"],[5595,"esp32c2::gpio::status"],[5610,"esp32c2::gpio::status_next"],[5621,"esp32c2::gpio::status_w1tc"],[5633,"esp32c2::gpio::status_w1ts"],[5645,"esp32c2::gpio::strap"],[5656,"esp32c2::i2c0"],[5746,"esp32c2::i2c0::clk_conf"],[5777,"esp32c2::i2c0::comd"],[5796,"esp32c2::i2c0::ctr"],[5853,"esp32c2::i2c0::data"],[5868,"esp32c2::i2c0::date"],[5883,"esp32c2::i2c0::fifo_conf"],[5918,"esp32c2::i2c0::fifo_st"],[5935,"esp32c2::i2c0::filter_cfg"],[5962,"esp32c2::i2c0::int_clr"],[6004,"esp32c2::i2c0::int_ena"],[6079,"esp32c2::i2c0::int_raw"],[6120,"esp32c2::i2c0::int_status"],[6161,"esp32c2::i2c0::rxfifo_start_addr"],[6172,"esp32c2::i2c0::scl_high_period"],[6191,"esp32c2::i2c0::scl_low_period"],[6206,"esp32c2::i2c0::scl_main_st_time_out"],[6221,"esp32c2::i2c0::scl_rstart_setup"],[6236,"esp32c2::i2c0::scl_sp_conf"],[6263,"esp32c2::i2c0::scl_st_time_out"],[6278,"esp32c2::i2c0::scl_start_hold"],[6293,"esp32c2::i2c0::scl_stop_hold"],[6308,"esp32c2::i2c0::scl_stop_setup"],[6323,"esp32c2::i2c0::sda_hold"],[6338,"esp32c2::i2c0::sda_sample"],[6353,"esp32c2::i2c0::sr"],[6376,"esp32c2::i2c0::to"],[6395,"esp32c2::i2c0::txfifo_start_addr"],[6406,"esp32c2::interrupt_core0"],[6666,"esp32c2::interrupt_core0::apb_adc_int_map"],[6681,"esp32c2::interrupt_core0::apb_ctrl_intr_map"],[6696,"esp32c2::interrupt_core0::assist_debug_intr_map"],[6711,"esp32c2::interrupt_core0::ble_sec_int_map"],[6726,"esp32c2::interrupt_core0::ble_timer_int_map"],[6741,"esp32c2::interrupt_core0::bt_bb_int_map"],[6756,"esp32c2::interrupt_core0::bt_bb_nmi_map"],[6771,"esp32c2::interrupt_core0::bt_mac_int_map"],[6786,"esp32c2::interrupt_core0::cache_core0_acs_int_map"],[6801,"esp32c2::interrupt_core0::cache_ia_int_map"],[6816,"esp32c2::interrupt_core0::clock_gate"],[6831,"esp32c2::interrupt_core0::coex_int_map"],[6846,"esp32c2::interrupt_core0::core_0_pif_pms_monitor_violate_size_intr_map"],[6861,"esp32c2::interrupt_core0::cpu_int_clear"],[6876,"esp32c2::interrupt_core0::cpu_int_eip_status"],[6887,"esp32c2::interrupt_core0::cpu_int_enable"],[6902,"esp32c2::interrupt_core0::cpu_int_pri_0"],[6917,"esp32c2::interrupt_core0::cpu_int_pri_1"],[6932,"esp32c2::interrupt_core0::cpu_int_pri_10"],[6947,"esp32c2::interrupt_core0::cpu_int_pri_11"],[6962,"esp32c2::interrupt_core0::cpu_int_pri_12"],[6977,"esp32c2::interrupt_core0::cpu_int_pri_13"],[6992,"esp32c2::interrupt_core0::cpu_int_pri_14"],[7007,"esp32c2::interrupt_core0::cpu_int_pri_15"],[7022,"esp32c2::interrupt_core0::cpu_int_pri_16"],[7037,"esp32c2::interrupt_core0::cpu_int_pri_17"],[7052,"esp32c2::interrupt_core0::cpu_int_pri_18"],[7067,"esp32c2::interrupt_core0::cpu_int_pri_19"],[7082,"esp32c2::interrupt_core0::cpu_int_pri_2"],[7097,"esp32c2::interrupt_core0::cpu_int_pri_20"],[7112,"esp32c2::interrupt_core0::cpu_int_pri_21"],[7127,"esp32c2::interrupt_core0::cpu_int_pri_22"],[7142,"esp32c2::interrupt_core0::cpu_int_pri_23"],[7157,"esp32c2::interrupt_core0::cpu_int_pri_24"],[7172,"esp32c2::interrupt_core0::cpu_int_pri_25"],[7187,"esp32c2::interrupt_core0::cpu_int_pri_26"],[7202,"esp32c2::interrupt_core0::cpu_int_pri_27"],[7217,"esp32c2::interrupt_core0::cpu_int_pri_28"],[7232,"esp32c2::interrupt_core0::cpu_int_pri_29"],[7247,"esp32c2::interrupt_core0::cpu_int_pri_3"],[7262,"esp32c2::interrupt_core0::cpu_int_pri_30"],[7277,"esp32c2::interrupt_core0::cpu_int_pri_31"],[7292,"esp32c2::interrupt_core0::cpu_int_pri_4"],[7307,"esp32c2::interrupt_core0::cpu_int_pri_5"],[7322,"esp32c2::interrupt_core0::cpu_int_pri_6"],[7337,"esp32c2::interrupt_core0::cpu_int_pri_7"],[7352,"esp32c2::interrupt_core0::cpu_int_pri_8"],[7367,"esp32c2::interrupt_core0::cpu_int_pri_9"],[7382,"esp32c2::interrupt_core0::cpu_int_thresh"],[7397,"esp32c2::interrupt_core0::cpu_int_type"],[7412,"esp32c2::interrupt_core0::cpu_intr_from_cpu_0_map"],[7427,"esp32c2::interrupt_core0::cpu_intr_from_cpu_1_map"],[7442,"esp32c2::interrupt_core0::cpu_intr_from_cpu_2_map"],[7457,"esp32c2::interrupt_core0::cpu_intr_from_cpu_3_map"],[7472,"esp32c2::interrupt_core0::dma_ch0_int_map"],[7487,"esp32c2::interrupt_core0::ecc_int_map"],[7502,"esp32c2::interrupt_core0::efuse_int_map"],[7517,"esp32c2::interrupt_core0::gpio_interrupt_pro_map"],[7532,"esp32c2::interrupt_core0::gpio_interrupt_pro_nmi_map"],[7547,"esp32c2::interrupt_core0::i2c_ext0_intr_map"],[7562,"esp32c2::interrupt_core0::i2c_mst_int_map"],[7577,"esp32c2::interrupt_core0::icache_preload_int_map"],[7592,"esp32c2::interrupt_core0::icache_sync_int_map"],[7607,"esp32c2::interrupt_core0::interrupt_reg_date"],[7622,"esp32c2::interrupt_core0::intr_status_reg_0"],[7633,"esp32c2::interrupt_core0::intr_status_reg_1"],[7644,"esp32c2::interrupt_core0::ledc_int_map"],[7659,"esp32c2::interrupt_core0::lp_timer_int_map"],[7674,"esp32c2::interrupt_core0::mac_intr_map"],[7689,"esp32c2::interrupt_core0::rtc_core_intr_map"],[7704,"esp32c2::interrupt_core0::sha_int_map"],[7719,"esp32c2::interrupt_core0::spi_intr_1_map"],[7734,"esp32c2::interrupt_core0::spi_intr_2_map"],[7749,"esp32c2::interrupt_core0::spi_mem_reject_intr_map"],[7764,"esp32c2::interrupt_core0::systimer_target0_int_map"],[7779,"esp32c2::interrupt_core0::systimer_target1_int_map"],[7794,"esp32c2::interrupt_core0::systimer_target2_int_map"],[7809,"esp32c2::interrupt_core0::tg_t0_int_map"],[7824,"esp32c2::interrupt_core0::tg_wdt_int_map"],[7839,"esp32c2::interrupt_core0::uart1_intr_map"],[7854,"esp32c2::interrupt_core0::uart_intr_map"],[7869,"esp32c2::interrupt_core0::wifi_bb_int_map"],[7884,"esp32c2::interrupt_core0::wifi_mac_nmi_map"],[7899,"esp32c2::interrupt_core0::wifi_pwr_int_map"],[7914,"esp32c2::io_mux"],[7932,"esp32c2::io_mux::date"],[7947,"esp32c2::io_mux::gpio"],[8002,"esp32c2::io_mux::pin_ctrl"],[8025,"esp32c2::ledc"],[8117,"esp32c2::ledc::ch_conf0"],[8152,"esp32c2::ledc::ch_conf1"],[8183,"esp32c2::ledc::ch_duty"],[8198,"esp32c2::ledc::ch_duty_r"],[8209,"esp32c2::ledc::ch_hpoint"],[8224,"esp32c2::ledc::conf"],[8243,"esp32c2::ledc::date"],[8258,"esp32c2::ledc::int_clr"],[8300,"esp32c2::ledc::int_ena"],[8375,"esp32c2::ledc::int_raw"],[8450,"esp32c2::ledc::int_st"],[8491,"esp32c2::ledc::timer_conf"],[8524,"esp32c2::ledc::timer_value"],[8535,"esp32c2::modem_clkrst"],[8561,"esp32c2::modem_clkrst::ble_timer_clk_conf"],[8580,"esp32c2::modem_clkrst::clk_conf"],[8595,"esp32c2::modem_clkrst::coex_lp_clk_conf"],[8626,"esp32c2::modem_clkrst::date"],[8641,"esp32c2::modem_clkrst::etm_clk_conf"],[8660,"esp32c2::modem_clkrst::modem_lp_timer_conf"],[8691,"esp32c2::rng"],[8702,"esp32c2::rng::data"],[8711,"esp32c2::rtc_cntl"],[8926,"esp32c2::rtc_cntl::ana_conf"],[8977,"esp32c2::rtc_cntl::bias_conf"],[9040,"esp32c2::rtc_cntl::brown_out"],[9091,"esp32c2::rtc_cntl::clk_conf"],[9178,"esp32c2::rtc_cntl::cntl_date"],[9193,"esp32c2::rtc_cntl::cntl_dbg_map"],[9252,"esp32c2::rtc_cntl::cntl_dbg_sar_sel"],[9267,"esp32c2::rtc_cntl::cntl_dbg_sel"],[9306,"esp32c2::rtc_cntl::cntl_gpio_wakeup"],[9377,"esp32c2::rtc_cntl::cntl_retention_ctrl"],[9408,"esp32c2::rtc_cntl::cntl_sensor_ctrl"],[9427,"esp32c2::rtc_cntl::cpu_period_conf"],[9446,"esp32c2::rtc_cntl::diag0"],[9461,"esp32c2::rtc_cntl::dig_iso"],[9516,"esp32c2::rtc_cntl::dig_pad_hold"],[9531,"esp32c2::rtc_cntl::dig_pwc"],[9574,"esp32c2::rtc_cntl::ext_wakeup_conf"],[9589,"esp32c2::rtc_cntl::ext_xtl_conf"],[9608,"esp32c2::rtc_cntl::fib_sel"],[9623,"esp32c2::rtc_cntl::int_clr_rtc"],[9662,"esp32c2::rtc_cntl::int_ena_rtc"],[9701,"esp32c2::rtc_cntl::int_ena_rtc_w1tc"],[9740,"esp32c2::rtc_cntl::int_ena_rtc_w1ts"],[9779,"esp32c2::rtc_cntl::int_raw_rtc"],[9818,"esp32c2::rtc_cntl::int_st_rtc"],[9857,"esp32c2::rtc_cntl::low_power_st"],[9952,"esp32c2::rtc_cntl::option1"],[9967,"esp32c2::rtc_cntl::options0"],[10046,"esp32c2::rtc_cntl::pad_hold"],[10081,"esp32c2::rtc_cntl::pwc"],[10096,"esp32c2::rtc_cntl::reset_state"],[10123,"esp32c2::rtc_cntl::rtc_cntl"],[10150,"esp32c2::rtc_cntl::slow_clk_conf"],[10173,"esp32c2::rtc_cntl::slp_reject_cause"],[10188,"esp32c2::rtc_cntl::slp_reject_conf"],[10211,"esp32c2::rtc_cntl::slp_timer0"],[10226,"esp32c2::rtc_cntl::slp_timer1"],[10245,"esp32c2::rtc_cntl::slp_wakeup_cause"],[10260,"esp32c2::rtc_cntl::state0"],[10299,"esp32c2::rtc_cntl::store0"],[10314,"esp32c2::rtc_cntl::store1"],[10329,"esp32c2::rtc_cntl::store2"],[10344,"esp32c2::rtc_cntl::store3"],[10359,"esp32c2::rtc_cntl::store4"],[10374,"esp32c2::rtc_cntl::store5"],[10389,"esp32c2::rtc_cntl::store6"],[10404,"esp32c2::rtc_cntl::store7"],[10419,"esp32c2::rtc_cntl::sw_cpu_stall"],[10434,"esp32c2::rtc_cntl::swd_conf"],[10477,"esp32c2::rtc_cntl::swd_wprotect"],[10492,"esp32c2::rtc_cntl::time_high0"],[10507,"esp32c2::rtc_cntl::time_high1"],[10522,"esp32c2::rtc_cntl::time_low0"],[10537,"esp32c2::rtc_cntl::time_low1"],[10552,"esp32c2::rtc_cntl::time_update"],[10579,"esp32c2::rtc_cntl::timer1"],[10610,"esp32c2::rtc_cntl::timer2"],[10625,"esp32c2::rtc_cntl::timer4"],[10644,"esp32c2::rtc_cntl::timer5"],[10659,"esp32c2::rtc_cntl::ulp_cp_timer_1"],[10674,"esp32c2::rtc_cntl::usb_conf"],[10689,"esp32c2::rtc_cntl::wakeup_state"],[10704,"esp32c2::rtc_cntl::wdtconfig0"],[10763,"esp32c2::rtc_cntl::wdtconfig1"],[10778,"esp32c2::rtc_cntl::wdtconfig2"],[10793,"esp32c2::rtc_cntl::wdtconfig3"],[10808,"esp32c2::rtc_cntl::wdtconfig4"],[10823,"esp32c2::rtc_cntl::wdtfeed"],[10838,"esp32c2::rtc_cntl::wdtwprotect"],[10853,"esp32c2::sensitive"],[10915,"esp32c2::sensitive::apb_peripheral_access_0"],[10930,"esp32c2::sensitive::apb_peripheral_access_1"],[10945,"esp32c2::sensitive::cache_mmu_access_0"],[10960,"esp32c2::sensitive::cache_mmu_access_1"],[10979,"esp32c2::sensitive::cache_tag_access_0"],[10994,"esp32c2::sensitive::cache_tag_access_1"],[11021,"esp32c2::sensitive::clock_gate"],[11036,"esp32c2::sensitive::internal_sram_usage_0"],[11051,"esp32c2::sensitive::internal_sram_usage_1"],[11070,"esp32c2::sensitive::internal_sram_usage_3"],[11089,"esp32c2::sensitive::pif_access_monitor_0"],[11104,"esp32c2::sensitive::pif_access_monitor_1"],[11123,"esp32c2::sensitive::pif_access_monitor_2"],[11136,"esp32c2::sensitive::pif_access_monitor_3"],[11147,"esp32c2::sensitive::rom_table"],[11162,"esp32c2::sensitive::rom_table_lock"],[11177,"esp32c2::sensitive::sensitive_reg_date"],[11192,"esp32c2::sensitive::xts_aes_key_update"],[11207,"esp32c2::sha"],[11259,"esp32c2::sha::busy"],[11270,"esp32c2::sha::clear_irq"],[11282,"esp32c2::sha::continue_"],[11294,"esp32c2::sha::date"],[11309,"esp32c2::sha::dma_block_num"],[11324,"esp32c2::sha::dma_continue"],[11336,"esp32c2::sha::dma_start"],[11348,"esp32c2::sha::h_mem"],[11359,"esp32c2::sha::irq_ena"],[11374,"esp32c2::sha::m_mem"],[11385,"esp32c2::sha::mode"],[11400,"esp32c2::sha::start"],[11412,"esp32c2::sha::t_length"],[11427,"esp32c2::sha::t_string"],[11442,"esp32c2::spi0"],[11504,"esp32c2::spi0::cache_fctrl"],[11551,"esp32c2::spi0::clock"],[11578,"esp32c2::spi0::clock_gate"],[11593,"esp32c2::spi0::core_clk_sel"],[11608,"esp32c2::spi0::ctrl"],[11663,"esp32c2::spi0::ctrl1"],[11680,"esp32c2::spi0::ctrl2"],[11705,"esp32c2::spi0::date"],[11720,"esp32c2::spi0::din_mode"],[11737,"esp32c2::spi0::din_num"],[11754,"esp32c2::spi0::dout_mode"],[11771,"esp32c2::spi0::fsm"],[11790,"esp32c2::spi0::misc"],[11825,"esp32c2::spi0::rd_status"],[11840,"esp32c2::spi0::timing_cali"],[11855,"esp32c2::spi0::user"],[11886,"esp32c2::spi0::user1"],[11905,"esp32c2::spi0::user2"],[11924,"esp32c2::spi1"],[12058,"esp32c2::spi1::addr"],[12073,"esp32c2::spi1::cache_fctrl"],[12112,"esp32c2::spi1::clock"],[12139,"esp32c2::spi1::clock_gate"],[12154,"esp32c2::spi1::cmd"],[12229,"esp32c2::spi1::ctrl"],[12300,"esp32c2::spi1::ctrl1"],[12319,"esp32c2::spi1::ctrl2"],[12331,"esp32c2::spi1::date"],[12346,"esp32c2::spi1::flash_sus_cmd"],[12369,"esp32c2::spi1::flash_sus_ctrl"],[12424,"esp32c2::spi1::flash_waiti_ctrl"],[12447,"esp32c2::spi1::int_clr"],[12469,"esp32c2::spi1::int_ena"],[12504,"esp32c2::spi1::int_raw"],[12539,"esp32c2::spi1::int_st"],[12560,"esp32c2::spi1::misc"],[12587,"esp32c2::spi1::miso_dlen"],[12602,"esp32c2::spi1::mosi_dlen"],[12617,"esp32c2::spi1::rd_status"],[12636,"esp32c2::spi1::sus_status"],[12679,"esp32c2::spi1::timing_cali"],[12692,"esp32c2::spi1::tx_crc"],[12703,"esp32c2::spi1::user"],[12766,"esp32c2::spi1::user1"],[12785,"esp32c2::spi1::user2"],[12804,"esp32c2::spi1::w0"],[12819,"esp32c2::spi1::w1"],[12834,"esp32c2::spi1::w10"],[12849,"esp32c2::spi1::w11"],[12864,"esp32c2::spi1::w12"],[12879,"esp32c2::spi1::w13"],[12894,"esp32c2::spi1::w14"],[12909,"esp32c2::spi1::w15"],[12924,"esp32c2::spi1::w2"],[12939,"esp32c2::spi1::w3"],[12954,"esp32c2::spi1::w4"],[12969,"esp32c2::spi1::w5"],[12984,"esp32c2::spi1::w6"],[12999,"esp32c2::spi1::w7"],[13014,"esp32c2::spi1::w8"],[13029,"esp32c2::spi1::w9"],[13044,"esp32c2::spi2"],[13166,"esp32c2::spi2::addr"],[13181,"esp32c2::spi2::clk_gate"],[13204,"esp32c2::spi2::clock"],[13235,"esp32c2::spi2::cmd"],[13258,"esp32c2::spi2::ctrl"],[13327,"esp32c2::spi2::date"],[13342,"esp32c2::spi2::din_mode"],[13369,"esp32c2::spi2::din_num"],[13394,"esp32c2::spi2::dma_conf"],[13439,"esp32c2::spi2::dma_int_clr"],[13491,"esp32c2::spi2::dma_int_ena"],[13586,"esp32c2::spi2::dma_int_raw"],[13681,"esp32c2::spi2::dma_int_set"],[13733,"esp32c2::spi2::dma_int_st"],[13784,"esp32c2::spi2::dout_mode"],[13811,"esp32c2::spi2::misc"],[13880,"esp32c2::spi2::ms_dlen"],[13895,"esp32c2::spi2::slave"],[13948,"esp32c2::spi2::slave1"],[13971,"esp32c2::spi2::user"],[14062,"esp32c2::spi2::user1"],[14093,"esp32c2::spi2::user2"],[14116,"esp32c2::spi2::w0"],[14131,"esp32c2::spi2::w1"],[14146,"esp32c2::spi2::w10"],[14161,"esp32c2::spi2::w11"],[14176,"esp32c2::spi2::w12"],[14191,"esp32c2::spi2::w13"],[14206,"esp32c2::spi2::w14"],[14221,"esp32c2::spi2::w15"],[14236,"esp32c2::spi2::w2"],[14251,"esp32c2::spi2::w3"],[14266,"esp32c2::spi2::w4"],[14281,"esp32c2::spi2::w5"],[14296,"esp32c2::spi2::w6"],[14311,"esp32c2::spi2::w7"],[14326,"esp32c2::spi2::w8"],[14341,"esp32c2::spi2::w9"],[14356,"esp32c2::system"],[14484,"esp32c2::system::bt_lpck_div_frac"],[14523,"esp32c2::system::bt_lpck_div_int"],[14538,"esp32c2::system::cache_control"],[14565,"esp32c2::system::clock_gate"],[14580,"esp32c2::system::comb_pvt_err_hvt_site0"],[14591,"esp32c2::system::comb_pvt_err_hvt_site1"],[14602,"esp32c2::system::comb_pvt_err_hvt_site2"],[14613,"esp32c2::system::comb_pvt_err_hvt_site3"],[14624,"esp32c2::system::comb_pvt_err_lvt_site0"],[14635,"esp32c2::system::comb_pvt_err_lvt_site1"],[14646,"esp32c2::system::comb_pvt_err_lvt_site2"],[14657,"esp32c2::system::comb_pvt_err_lvt_site3"],[14668,"esp32c2::system::comb_pvt_err_nvt_site0"],[14679,"esp32c2::system::comb_pvt_err_nvt_site1"],[14690,"esp32c2::system::comb_pvt_err_nvt_site2"],[14701,"esp32c2::system::comb_pvt_err_nvt_site3"],[14712,"esp32c2::system::comb_pvt_hvt_conf"],[14733,"esp32c2::system::comb_pvt_lvt_conf"],[14754,"esp32c2::system::comb_pvt_nvt_conf"],[14775,"esp32c2::system::cpu_intr_from_cpu_0"],[14790,"esp32c2::system::cpu_intr_from_cpu_1"],[14805,"esp32c2::system::cpu_intr_from_cpu_2"],[14820,"esp32c2::system::cpu_intr_from_cpu_3"],[14835,"esp32c2::system::cpu_per_conf"],[14862,"esp32c2::system::cpu_peri_clk_en"],[14881,"esp32c2::system::cpu_peri_rst_en"],[14900,"esp32c2::system::edma_ctrl"],[14919,"esp32c2::system::external_device_encrypt_decrypt_control"],[14946,"esp32c2::system::mem_pd_mask"],[14961,"esp32c2::system::mem_pvt"],[14988,"esp32c2::system::perip_clk_en0"],[15043,"esp32c2::system::perip_clk_en1"],[15070,"esp32c2::system::perip_rst_en0"],[15125,"esp32c2::system::perip_rst_en1"],[15152,"esp32c2::system::redundant_eco_ctrl"],[15169,"esp32c2::system::reg_date"],[15184,"esp32c2::system::rsa_pd_ctrl"],[15207,"esp32c2::system::rtc_fastmem_config"],[15232,"esp32c2::system::rtc_fastmem_crc"],[15243,"esp32c2::system::sysclk_conf"],[15266,"esp32c2::systimer"],[15364,"esp32c2::systimer::comp0_load"],[15376,"esp32c2::systimer::comp1_load"],[15388,"esp32c2::systimer::comp2_load"],[15400,"esp32c2::systimer::conf"],[15455,"esp32c2::systimer::date"],[15470,"esp32c2::systimer::int_clr"],[15486,"esp32c2::systimer::int_ena"],[15509,"esp32c2::systimer::int_raw"],[15532,"esp32c2::systimer::int_st"],[15547,"esp32c2::systimer::target0_conf"],[15570,"esp32c2::systimer::target0_hi"],[15585,"esp32c2::systimer::target0_lo"],[15600,"esp32c2::systimer::target1_conf"],[15623,"esp32c2::systimer::target1_hi"],[15638,"esp32c2::systimer::target1_lo"],[15653,"esp32c2::systimer::target2_conf"],[15676,"esp32c2::systimer::target2_hi"],[15691,"esp32c2::systimer::target2_lo"],[15706,"esp32c2::systimer::unit0_load"],[15718,"esp32c2::systimer::unit0_load_hi"],[15733,"esp32c2::systimer::unit0_load_lo"],[15748,"esp32c2::systimer::unit0_op"],[15763,"esp32c2::systimer::unit0_value_hi"],[15774,"esp32c2::systimer::unit0_value_lo"],[15785,"esp32c2::systimer::unit1_load"],[15797,"esp32c2::systimer::unit1_load_hi"],[15812,"esp32c2::systimer::unit1_load_lo"],[15827,"esp32c2::systimer::unit1_op"],[15842,"esp32c2::systimer::unit1_value_hi"],[15853,"esp32c2::systimer::unit1_value_lo"],[15864,"esp32c2::timg0"],[15950,"esp32c2::timg0::int_clr_timers"],[15964,"esp32c2::timg0::int_ena_timers"],[15983,"esp32c2::timg0::int_raw_timers"],[15996,"esp32c2::timg0::int_st_timers"],[16009,"esp32c2::timg0::ntimers_date"],[16024,"esp32c2::timg0::regclk"],[16047,"esp32c2::timg0::rtccalicfg"],[16076,"esp32c2::timg0::rtccalicfg1"],[16089,"esp32c2::timg0::rtccalicfg2"],[16110,"esp32c2::timg0::t0alarmhi"],[16125,"esp32c2::timg0::t0alarmlo"],[16140,"esp32c2::timg0::t0config"],[16177,"esp32c2::timg0::t0hi"],[16188,"esp32c2::timg0::t0lo"],[16199,"esp32c2::timg0::t0load"],[16211,"esp32c2::timg0::t0loadhi"],[16226,"esp32c2::timg0::t0loadlo"],[16241,"esp32c2::timg0::t0update"],[16256,"esp32c2::timg0::wdtconfig0"],[16313,"esp32c2::timg0::wdtconfig1"],[16330,"esp32c2::timg0::wdtconfig2"],[16345,"esp32c2::timg0::wdtconfig3"],[16360,"esp32c2::timg0::wdtconfig4"],[16375,"esp32c2::timg0::wdtconfig5"],[16390,"esp32c2::timg0::wdtfeed"],[16402,"esp32c2::timg0::wdtwprotect"],[16417,"esp32c2::uart0"],[16524,"esp32c2::uart0::at_cmd_char"],[16543,"esp32c2::uart0::at_cmd_gaptout"],[16558,"esp32c2::uart0::at_cmd_postcnt"],[16573,"esp32c2::uart0::at_cmd_precnt"],[16588,"esp32c2::uart0::clk_conf"],[16639,"esp32c2::uart0::clkdiv"],[16658,"esp32c2::uart0::conf0"],[16777,"esp32c2::uart0::conf1"],[16812,"esp32c2::uart0::date"],[16827,"esp32c2::uart0::fifo"],[16842,"esp32c2::uart0::flow_conf"],[16877,"esp32c2::uart0::fsm_status"],[16890,"esp32c2::uart0::highpulse"],[16901,"esp32c2::uart0::id"],[16924,"esp32c2::uart0::idle_conf"],[16943,"esp32c2::uart0::int_clr"],[16993,"esp32c2::uart0::int_ena"],[17084,"esp32c2::uart0::int_raw"],[17175,"esp32c2::uart0::int_st"],[17224,"esp32c2::uart0::lowpulse"],[17235,"esp32c2::uart0::mem_conf"],[17270,"esp32c2::uart0::mem_rx_status"],[17283,"esp32c2::uart0::mem_tx_status"],[17296,"esp32c2::uart0::negpulse"],[17307,"esp32c2::uart0::pospulse"],[17318,"esp32c2::uart0::rs485_conf"],[17357,"esp32c2::uart0::rx_filt"],[17376,"esp32c2::uart0::rxd_cnt"],[17387,"esp32c2::uart0::sleep_conf"],[17402,"esp32c2::uart0::status"],[17427,"esp32c2::uart0::swfc_conf0"],[17446,"esp32c2::uart0::swfc_conf1"],[17465,"esp32c2::uart0::txbrk_conf"],[17480,"esp32c2::xts_aes"],[17516,"esp32c2::xts_aes::date"],[17531,"esp32c2::xts_aes::destination"],[17546,"esp32c2::xts_aes::destroy"],[17558,"esp32c2::xts_aes::linesize"],[17573,"esp32c2::xts_aes::physical_address"],[17588,"esp32c2::xts_aes::plain_mem"],[17599,"esp32c2::xts_aes::release"],[17611,"esp32c2::xts_aes::state"],[17622,"esp32c2::xts_aes::trigger"],[17634,"core::fmt"],[17635,"core::fmt"],[17636,"core::result"],[17637,"core::any"],[17638,"core::iter::traits::iterator"],[17639,"core::marker"],[17640,"core::ops::function"]],"d":["32 - APB_ADC","APB (Advanced Peripheral Bus) Controller","APB_CTRL","12 - APB_CTRL","SAR (Successive Approximation Register) Analog-to-Digital …","APB_SARADC","Debug Assist","ASSIST_DEBUG","40 - Assist debug interrupt","BB Peripheral","BB","10 - BLE_SEC","9 - BLE_TIMER","5 - BT_BB","6 - BT_BB_NMI","4 - BT_MAC","25 - CACHE_IA","8 - COEX","DMA (Direct Memory Access) Controller","DMA","33 - DMA_CH0","ECC (ECC Hardware Accelerator)","ECC","35 - ECC","eFuse Controller","EFUSE","20 - EFUSE","41 - ETS_CORE0_PIF_PMS_SIZE","External Memory","EXTMEM","36 - FROM_CPU_INTR0","37 - FROM_CPU_INTR1","38 - FROM_CPU_INTR2","39 - FROM_CPU_INTR3","General Purpose Input/Output","GPIO","13 - GPIO","14 - GPIO_NMI","I2C (Inter-Integrated Circuit) Controller 0","I2C0","22 - I2C_EXT0","11 - I2C_MST","30 - ICACHE_PRELOAD0","31 - ICACHE_SYNC0","Interrupt Controller (Core 0)","INTERRUPT_CORE0","Input/Output Multiplexer","IO_MUX","Enumeration of all the interrupts.","LED Control PWM (Pulse Width Modulation)","LEDC","19 - LEDC","7 - LP_TIMER","MODEM_CLKRST Peripheral","MODEM_CLKRST","Number available in the NVIC for configuring priority","Pointer to the register block","Pointer to the register block","Pointer to the register block","Pointer to the register block","Pointer to the register block","Pointer to the register block","Pointer to the register block","Pointer to the register block","Pointer to the register block","Pointer to the register block","Pointer to the register block","Pointer to the register block","Pointer to the register block","Pointer to the register block","Pointer to the register block","Pointer to the register block","Pointer to the register block","Pointer to the register block","Pointer to the register block","Pointer to the register block","Pointer to the register block","Pointer to the register block","Pointer to the register block","Pointer to the register block","Pointer to the register block","Pointer to the register block","Pointer to the register block","All the peripherals.","Hardware Random Number Generator","RNG","Real-Time Clock Control","RTC_CNTL","21 - RTC_CORE","SENSITIVE Peripheral","SENSITIVE","SHA (Secure Hash Algorithm) Accelerator","SHA","34 - SHA","SPI (Serial Peripheral Interface) Controller 0","SPI0","SPI (Serial Peripheral Interface) Controller 1","SPI1","SPI (Serial Peripheral Interface) Controller 2","SPI2","15 - SPI_INTR_1","16 - SPI_INTR_2","29 - SPI_MEM_REJECT_CACHE","System Configuration Registers","SYSTEM","System Timer","SYSTIMER","26 - SYSTIMER_TARGET0","27 - SYSTIMER_TARGET1","28 - SYSTIMER_TARGET2","23 - TG0_T0_LEVEL","24 - TG0_WDT_LEVEL","Timer Group 0","TIMG0","UART (Universal Asynchronous Receiver-Transmitter) …","UART0","17 - UART0","UART (Universal Asynchronous Receiver-Transmitter) …","UART1","18 - UART1","3 - WIFI_BB","0 - WIFI_MAC","1 - WIFI_MAC_NMI","2 - WIFI_PWR","XTS-AES-128 Flash Encryption","XTS_AES","APB (Advanced Peripheral Bus) Controller","SAR (Successive Approximation Register) Analog-to-Digital …","Debug Assist","BB Peripheral","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","DMA (Direct Memory Access) Controller","ECC (ECC Hardware Accelerator)","eFuse Controller","","External Memory","","","","","","","","","","","","","","","","","","","","","","","","","","","","","Returns the argument unchanged.","Returns the argument unchanged.","Returns the argument unchanged.","Returns the argument unchanged.","Returns the argument unchanged.","Returns the argument unchanged.","Returns the argument unchanged.","Returns the argument unchanged.","Returns the argument unchanged.","Returns the argument unchanged.","Returns the argument unchanged.","Returns the argument unchanged.","Returns the argument unchanged.","Returns the argument unchanged.","Returns the argument unchanged.","Returns the argument unchanged.","Returns the argument unchanged.","Returns the argument unchanged.","Returns the argument unchanged.","Returns the argument unchanged.","Returns the argument unchanged.","Returns the argument unchanged.","Returns the argument unchanged.","Returns the argument unchanged.","Returns the argument unchanged.","Returns the argument unchanged.","Returns the argument unchanged.","Returns the argument unchanged.","Returns the argument unchanged.","Common register and bit access and modify traits","General Purpose Input/Output","I2C (Inter-Integrated Circuit) Controller 0","Assigns a handler to an interrupt","Interrupt Controller (Core 0)","Calls <code>U::from(self)</code>.","Calls <code>U::from(self)</code>.","Calls <code>U::from(self)</code>.","Calls <code>U::from(self)</code>.","Calls <code>U::from(self)</code>.","Calls <code>U::from(self)</code>.","Calls <code>U::from(self)</code>.","Calls <code>U::from(self)</code>.","Calls <code>U::from(self)</code>.","Calls <code>U::from(self)</code>.","Calls <code>U::from(self)</code>.","Calls <code>U::from(self)</code>.","Calls <code>U::from(self)</code>.","Calls <code>U::from(self)</code>.","Calls <code>U::from(self)</code>.","Calls <code>U::from(self)</code>.","Calls <code>U::from(self)</code>.","Calls <code>U::from(self)</code>.","Calls <code>U::from(self)</code>.","Calls <code>U::from(self)</code>.","Calls <code>U::from(self)</code>.","Calls <code>U::from(self)</code>.","Calls <code>U::from(self)</code>.","Calls <code>U::from(self)</code>.","Calls <code>U::from(self)</code>.","Calls <code>U::from(self)</code>.","Calls <code>U::from(self)</code>.","Calls <code>U::from(self)</code>.","Calls <code>U::from(self)</code>.","Input/Output Multiplexer","LED Control PWM (Pulse Width Modulation)","MODEM_CLKRST Peripheral","Return the pointer to the register block","Return the pointer to the register block","Return the pointer to the register block","Return the pointer to the register block","Return the pointer to the register block","Return the pointer to the register block","Return the pointer to the register block","Return the pointer to the register block","Return the pointer to the register block","Return the pointer to the register block","Return the pointer to the register block","Return the pointer to the register block","Return the pointer to the register block","Return the pointer to the register block","Return the pointer to the register block","Return the pointer to the register block","Return the pointer to the register block","Return the pointer to the register block","Return the pointer to the register block","Return the pointer to the register block","Return the pointer to the register block","Return the pointer to the register block","Return the pointer to the register block","Return the pointer to the register block","Return the pointer to the register block","Return the pointer to the register block","Return the pointer to the register block","Hardware Random Number Generator","Real-Time Clock Control","SENSITIVE Peripheral","SHA (Secure Hash Algorithm) Accelerator","SPI (Serial Peripheral Interface) Controller 0","SPI (Serial Peripheral Interface) Controller 1","SPI (Serial Peripheral Interface) Controller 2","Steal an instance of this peripheral","Steal an instance of this peripheral","Steal an instance of this peripheral","Steal an instance of this peripheral","Steal an instance of this peripheral","Steal an instance of this peripheral","Steal an instance of this peripheral","Steal an instance of this peripheral","Steal an instance of this peripheral","Steal an instance of this peripheral","Steal an instance of this peripheral","Steal an instance of this peripheral","Steal an instance of this peripheral","Steal an instance of this peripheral","Steal an instance of this peripheral","Steal an instance of this peripheral","Steal an instance of this peripheral","Steal an instance of this peripheral","Steal an instance of this peripheral","Steal an instance of this peripheral","Steal an instance of this peripheral","Steal an instance of this peripheral","Steal an instance of this peripheral","Steal an instance of this peripheral","Steal an instance of this peripheral","Steal an instance of this peripheral","Steal an instance of this peripheral","Unchecked version of <code>Peripherals::take</code>.","System Configuration Registers","System Timer","Returns all the peripherals <em>once</em>.","Timer Group 0","","","","","","","","","","","","","","","","","","","","","","","","","","","","","Attempt to convert a given value into an <code>Interrupt</code>","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","UART (Universal Asynchronous Receiver-Transmitter) …","UART (Universal Asynchronous Receiver-Transmitter) …","XTS-AES-128 Flash Encryption","CLKGATE_FORCE_ON (rw) register accessor: Memory power …","CLK_OUT_EN (rw) register accessor: APB_CTRL_CLK_OUT_EN_REG","DATE (rw) register accessor: APB_CTRL_DATE_REG","EXT_MEM_PMS_LOCK (rw) register accessor: …","FLASH_ACE0_ADDR (rw) register accessor: …","FLASH_ACE0_ATTR (rw) register accessor: …","FLASH_ACE0_SIZE (rw) register accessor: …","FLASH_ACE1_ADDR (rw) register accessor: …","FLASH_ACE1_ATTR (rw) register accessor: …","FLASH_ACE1_SIZE (rw) register accessor: …","FLASH_ACE2_ADDR (rw) register accessor: …","FLASH_ACE2_ATTR (rw) register accessor: …","FLASH_ACE2_SIZE (rw) register accessor: …","FLASH_ACE3_ADDR (rw) register accessor: …","FLASH_ACE3_ATTR (rw) register accessor: …","FLASH_ACE3_SIZE (rw) register accessor: …","FRONT_END_MEM_PD (rw) register accessor: …","HOST_INF_SEL (rw) register accessor: …","MEM_POWER_DOWN (rw) register accessor: Memory power …","MEM_POWER_UP (rw) register accessor: Memory power …","PERI_BACKUP_APB_ADDR (rw) register accessor: …","PERI_BACKUP_CONFIG (rw) register accessor: …","PERI_BACKUP_INT_CLR (w) register accessor: …","PERI_BACKUP_INT_ENA (rw) register accessor: …","PERI_BACKUP_INT_RAW (r) register accessor: …","PERI_BACKUP_INT_ST (r) register accessor: …","PERI_BACKUP_MEM_ADDR (rw) register accessor: …","REDCY_SIG0 (rw) register accessor: …","REDCY_SIG1 (rw) register accessor: …","RETENTION_CTRL (rw) register accessor: …","RND_DATA (r) register accessor: APB_CTRL_RND_DATA_REG","Register block","SDIO_CTRL (rw) register accessor: APB_CTRL_SDIO_CTRL_REG","SPI_MEM_PMS_CTRL (rw) register accessor: …","SPI_MEM_REJECT_ADDR (r) register accessor: …","SYSCLK_CONF (rw) register accessor: …","TICK_CONF (rw) register accessor: APB_CTRL_TICK_CONF_REG","WIFI_BB_CFG (rw) register accessor: …","WIFI_BB_CFG_2 (rw) register accessor: …","WIFI_CLK_EN (rw) register accessor: …","WIFI_RST_EN (rw) register accessor: …","","","APB_CTRL_CLK_OUT_EN_REG","0x08 - APB_CTRL_CLK_OUT_EN_REG","Memory power configuration registers","0xa4 - Memory power configuration registers","APB_CTRL_DATE_REG","0x3fc - APB_CTRL_DATE_REG","APB_CTRL_EXT_MEM_PMS_LOCK_REG","0x20 - APB_CTRL_EXT_MEM_PMS_LOCK_REG","APB_CTRL_FLASH_ACE0_ADDR_REG","0x38 - APB_CTRL_FLASH_ACE0_ADDR_REG","APB_CTRL_FLASH_ACE0_ATTR_REG","0x28 - APB_CTRL_FLASH_ACE0_ATTR_REG","APB_CTRL_FLASH_ACE0_SIZE_REG","0x48 - APB_CTRL_FLASH_ACE0_SIZE_REG","APB_CTRL_FLASH_ACE1_ADDR_REG","0x3c - APB_CTRL_FLASH_ACE1_ADDR_REG","APB_CTRL_FLASH_ACE1_ATTR_REG","0x2c - APB_CTRL_FLASH_ACE1_ATTR_REG","APB_CTRL_FLASH_ACE1_SIZE_REG","0x4c - APB_CTRL_FLASH_ACE1_SIZE_REG","APB_CTRL_FLASH_ACE2_ADDR_REG","0x40 - APB_CTRL_FLASH_ACE2_ADDR_REG","APB_CTRL_FLASH_ACE2_ATTR_REG","0x30 - APB_CTRL_FLASH_ACE2_ATTR_REG","APB_CTRL_FLASH_ACE2_SIZE_REG","0x50 - APB_CTRL_FLASH_ACE2_SIZE_REG","APB_CTRL_FLASH_ACE3_ADDR_REG","0x44 - APB_CTRL_FLASH_ACE3_ADDR_REG","APB_CTRL_FLASH_ACE3_ATTR_REG","0x34 - APB_CTRL_FLASH_ACE3_ATTR_REG","APB_CTRL_FLASH_ACE3_SIZE_REG","0x54 - APB_CTRL_FLASH_ACE3_SIZE_REG","Returns the argument unchanged.","APB_CTRL_FRONT_END_MEM_PD_REG","0x9c - APB_CTRL_FRONT_END_MEM_PD_REG","APB_CTRL_HOST_INF_SEL_REG","0x1c - APB_CTRL_HOST_INF_SEL_REG","Calls <code>U::from(self)</code>.","Memory power configuration registers","0xa8 - Memory power configuration registers","Memory power configuration registers","0xac - Memory power configuration registers","APB_CTRL_PERI_BACKUP_APB_ADDR_REG_REG","0xb8 - APB_CTRL_PERI_BACKUP_APB_ADDR_REG_REG","APB_CTRL_PERI_BACKUP_CONFIG_REG_REG","0xb4 - APB_CTRL_PERI_BACKUP_CONFIG_REG_REG","APB_CTRL_PERI_BACKUP_INT_CLR_REG","0xd0 - APB_CTRL_PERI_BACKUP_INT_CLR_REG","APB_CTRL_PERI_BACKUP_INT_ENA_REG","0xc8 - APB_CTRL_PERI_BACKUP_INT_ENA_REG","APB_CTRL_PERI_BACKUP_INT_RAW_REG","0xc0 - APB_CTRL_PERI_BACKUP_INT_RAW_REG","APB_CTRL_PERI_BACKUP_INT_ST_REG","0xc4 - APB_CTRL_PERI_BACKUP_INT_ST_REG","APB_CTRL_PERI_BACKUP_MEM_ADDR_REG_REG","0xbc - APB_CTRL_PERI_BACKUP_MEM_ADDR_REG_REG","APB_CTRL_REDCY_SIG0_REG_REG","0x94 - APB_CTRL_REDCY_SIG0_REG_REG","APB_CTRL_REDCY_SIG1_REG_REG","0x98 - APB_CTRL_REDCY_SIG1_REG_REG","APB_CTRL_RETENTION_CTRL_REG","0xa0 - APB_CTRL_RETENTION_CTRL_REG","APB_CTRL_RND_DATA_REG","0xb0 - APB_CTRL_RND_DATA_REG","APB_CTRL_SDIO_CTRL_REG","0x90 - APB_CTRL_SDIO_CTRL_REG","APB_CTRL_SPI_MEM_PMS_CTRL_REG","0x88 - APB_CTRL_SPI_MEM_PMS_CTRL_REG","APB_CTRL_SPI_MEM_REJECT_ADDR_REG","0x8c - APB_CTRL_SPI_MEM_REJECT_ADDR_REG","APB_CTRL_SYSCLK_CONF_REG","0x00 - APB_CTRL_SYSCLK_CONF_REG","APB_CTRL_TICK_CONF_REG","0x04 - APB_CTRL_TICK_CONF_REG","","","","APB_CTRL_WIFI_BB_CFG_REG","0x0c - APB_CTRL_WIFI_BB_CFG_REG","APB_CTRL_WIFI_BB_CFG_2_REG","0x10 - APB_CTRL_WIFI_BB_CFG_2_REG","APB_CTRL_WIFI_CLK_EN_REG","0x14 - APB_CTRL_WIFI_CLK_EN_REG","APB_CTRL_WIFI_RST_EN_REG","0x18 - APB_CTRL_WIFI_RST_EN_REG","Field <code>CLK160_OEN</code> reader - reg_clk160_oen","Field <code>CLK160_OEN</code> writer - reg_clk160_oen","Field <code>CLK20_OEN</code> reader - reg_clk20_oen","Field <code>CLK20_OEN</code> writer - reg_clk20_oen","Field <code>CLK22_OEN</code> reader - reg_clk22_oen","Field <code>CLK22_OEN</code> writer - reg_clk22_oen","Field <code>CLK40X_BB_OEN</code> reader - reg_clk40x_bb_oen","Field <code>CLK40X_BB_OEN</code> writer - reg_clk40x_bb_oen","Field <code>CLK44_OEN</code> reader - reg_clk44_oen","Field <code>CLK44_OEN</code> writer - reg_clk44_oen","Field <code>CLK80_OEN</code> reader - reg_clk80_oen","Field <code>CLK80_OEN</code> writer - reg_clk80_oen","Field <code>CLK_320M_OEN</code> reader - reg_clk_320m_oen","Field <code>CLK_320M_OEN</code> writer - reg_clk_320m_oen","Field <code>CLK_ADC_INF_OEN</code> reader - reg_clk_adc_inf_oen","Field <code>CLK_ADC_INF_OEN</code> writer - reg_clk_adc_inf_oen","Field <code>CLK_BB_OEN</code> reader - reg_clk_bb_oen","Field <code>CLK_BB_OEN</code> writer - reg_clk_bb_oen","Field <code>CLK_DAC_CPU_OEN</code> reader - reg_clk_dac_cpu_oen","Field <code>CLK_DAC_CPU_OEN</code> writer - reg_clk_dac_cpu_oen","APB_CTRL_CLK_OUT_EN_REG","Field <code>CLK_XTAL_OEN</code> reader - reg_clk_xtal_oen","Field <code>CLK_XTAL_OEN</code> writer - reg_clk_xtal_oen","Register <code>CLK_OUT_EN</code> reader","Register <code>CLK_OUT_EN</code> writer","Writes raw bits to the register.","","","Bit 5 - reg_clk160_oen","Bit 5 - reg_clk160_oen","Bit 0 - reg_clk20_oen","Bit 0 - reg_clk20_oen","Bit 1 - reg_clk22_oen","Bit 1 - reg_clk22_oen","Bit 9 - reg_clk40x_bb_oen","Bit 9 - reg_clk40x_bb_oen","Bit 2 - reg_clk44_oen","Bit 2 - reg_clk44_oen","Bit 4 - reg_clk80_oen","Bit 4 - reg_clk80_oen","Bit 6 - reg_clk_320m_oen","Bit 6 - reg_clk_320m_oen","Bit 7 - reg_clk_adc_inf_oen","Bit 7 - reg_clk_adc_inf_oen","Bit 3 - reg_clk_bb_oen","Bit 3 - reg_clk_bb_oen","Bit 8 - reg_clk_dac_cpu_oen","Bit 8 - reg_clk_dac_cpu_oen","Bit 10 - reg_clk_xtal_oen","Bit 10 - reg_clk_xtal_oen","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","","","","Memory power configuration registers","Register <code>CLKGATE_FORCE_ON</code> reader","Field <code>ROM_CLKGATE_FORCE_ON</code> reader - Set the bit to 1 to …","Field <code>ROM_CLKGATE_FORCE_ON</code> writer - Set the bit to 1 to …","Field <code>SRAM_CLKGATE_FORCE_ON</code> reader - Set the bit to 1 to …","Field <code>SRAM_CLKGATE_FORCE_ON</code> writer - Set the bit to 1 to …","Register <code>CLKGATE_FORCE_ON</code> writer","Writes raw bits to the register.","","","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","Bits 0:2 - Set the bit to 1 to force rom always have …","Bits 0:2 - Set the bit to 1 to force rom always have …","Bits 3:6 - Set the bit to 1 to force sram always have …","Bits 3:6 - Set the bit to 1 to force sram always have …","","","","Field <code>DATE</code> reader - reg_dateVersion control","APB_CTRL_DATE_REG","Field <code>DATE</code> writer - reg_dateVersion control","Register <code>DATE</code> reader","Register <code>DATE</code> writer","Writes raw bits to the register.","","","Bits 0:31 - reg_dateVersion control","Bits 0:31 - reg_dateVersion control","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","","","","Field <code>EXT_MEM_PMS_LOCK</code> reader - reg_ext_mem_pms_lock","APB_CTRL_EXT_MEM_PMS_LOCK_REG","Field <code>EXT_MEM_PMS_LOCK</code> writer - reg_ext_mem_pms_lock","Register <code>EXT_MEM_PMS_LOCK</code> reader","Register <code>EXT_MEM_PMS_LOCK</code> writer","Writes raw bits to the register.","","","Bit 0 - reg_ext_mem_pms_lock","Bit 0 - reg_ext_mem_pms_lock","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","","","","APB_CTRL_FLASH_ACE0_ADDR_REG","Register <code>FLASH_ACE0_ADDR</code> reader","Field <code>S</code> reader - reg_flash_ace0_addr_s","Field <code>S</code> writer - reg_flash_ace0_addr_s","Register <code>FLASH_ACE0_ADDR</code> writer","Writes raw bits to the register.","","","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","Bits 0:31 - reg_flash_ace0_addr_s","Bits 0:31 - reg_flash_ace0_addr_s","","","","Field <code>FLASH_ACE0_ATTR</code> reader - reg_flash_ace0_attr","APB_CTRL_FLASH_ACE0_ATTR_REG","Field <code>FLASH_ACE0_ATTR</code> writer - reg_flash_ace0_attr","Register <code>FLASH_ACE0_ATTR</code> reader","Register <code>FLASH_ACE0_ATTR</code> writer","Writes raw bits to the register.","","","Bits 0:1 - reg_flash_ace0_attr","Bits 0:1 - reg_flash_ace0_attr","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","","","","Field <code>FLASH_ACE0_SIZE</code> reader - reg_flash_ace0_size","APB_CTRL_FLASH_ACE0_SIZE_REG","Field <code>FLASH_ACE0_SIZE</code> writer - reg_flash_ace0_size","Register <code>FLASH_ACE0_SIZE</code> reader","Register <code>FLASH_ACE0_SIZE</code> writer","Writes raw bits to the register.","","","Bits 0:12 - reg_flash_ace0_size","Bits 0:12 - reg_flash_ace0_size","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","","","","APB_CTRL_FLASH_ACE1_ADDR_REG","Register <code>FLASH_ACE1_ADDR</code> reader","Field <code>S</code> reader - reg_flash_ace1_addr_s","Field <code>S</code> writer - reg_flash_ace1_addr_s","Register <code>FLASH_ACE1_ADDR</code> writer","Writes raw bits to the register.","","","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","Bits 0:31 - reg_flash_ace1_addr_s","Bits 0:31 - reg_flash_ace1_addr_s","","","","Field <code>FLASH_ACE1_ATTR</code> reader - reg_flash_ace1_attr","APB_CTRL_FLASH_ACE1_ATTR_REG","Field <code>FLASH_ACE1_ATTR</code> writer - reg_flash_ace1_attr","Register <code>FLASH_ACE1_ATTR</code> reader","Register <code>FLASH_ACE1_ATTR</code> writer","Writes raw bits to the register.","","","Bits 0:1 - reg_flash_ace1_attr","Bits 0:1 - reg_flash_ace1_attr","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","","","","Field <code>FLASH_ACE1_SIZE</code> reader - reg_flash_ace1_size","APB_CTRL_FLASH_ACE1_SIZE_REG","Field <code>FLASH_ACE1_SIZE</code> writer - reg_flash_ace1_size","Register <code>FLASH_ACE1_SIZE</code> reader","Register <code>FLASH_ACE1_SIZE</code> writer","Writes raw bits to the register.","","","Bits 0:12 - reg_flash_ace1_size","Bits 0:12 - reg_flash_ace1_size","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","","","","APB_CTRL_FLASH_ACE2_ADDR_REG","Register <code>FLASH_ACE2_ADDR</code> reader","Field <code>S</code> reader - reg_flash_ace2_addr_s","Field <code>S</code> writer - reg_flash_ace2_addr_s","Register <code>FLASH_ACE2_ADDR</code> writer","Writes raw bits to the register.","","","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","Bits 0:31 - reg_flash_ace2_addr_s","Bits 0:31 - reg_flash_ace2_addr_s","","","","Field <code>FLASH_ACE2_ATTR</code> reader - reg_flash_ace2_attr","APB_CTRL_FLASH_ACE2_ATTR_REG","Field <code>FLASH_ACE2_ATTR</code> writer - reg_flash_ace2_attr","Register <code>FLASH_ACE2_ATTR</code> reader","Register <code>FLASH_ACE2_ATTR</code> writer","Writes raw bits to the register.","","","Bits 0:1 - reg_flash_ace2_attr","Bits 0:1 - reg_flash_ace2_attr","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","","","","Field <code>FLASH_ACE2_SIZE</code> reader - reg_flash_ace2_size","APB_CTRL_FLASH_ACE2_SIZE_REG","Field <code>FLASH_ACE2_SIZE</code> writer - reg_flash_ace2_size","Register <code>FLASH_ACE2_SIZE</code> reader","Register <code>FLASH_ACE2_SIZE</code> writer","Writes raw bits to the register.","","","Bits 0:12 - reg_flash_ace2_size","Bits 0:12 - reg_flash_ace2_size","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","","","","APB_CTRL_FLASH_ACE3_ADDR_REG","Register <code>FLASH_ACE3_ADDR</code> reader","Field <code>S</code> reader - reg_flash_ace3_addr_s","Field <code>S</code> writer - reg_flash_ace3_addr_s","Register <code>FLASH_ACE3_ADDR</code> writer","Writes raw bits to the register.","","","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","Bits 0:31 - reg_flash_ace3_addr_s","Bits 0:31 - reg_flash_ace3_addr_s","","","","Field <code>FLASH_ACE3_ATTR</code> reader - reg_flash_ace3_attr","APB_CTRL_FLASH_ACE3_ATTR_REG","Field <code>FLASH_ACE3_ATTR</code> writer - reg_flash_ace3_attr","Register <code>FLASH_ACE3_ATTR</code> reader","Register <code>FLASH_ACE3_ATTR</code> writer","Writes raw bits to the register.","","","Bits 0:1 - reg_flash_ace3_attr","Bits 0:1 - reg_flash_ace3_attr","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","","","","Field <code>FLASH_ACE3_SIZE</code> reader - reg_flash_ace3_size","APB_CTRL_FLASH_ACE3_SIZE_REG","Field <code>FLASH_ACE3_SIZE</code> writer - reg_flash_ace3_size","Register <code>FLASH_ACE3_SIZE</code> reader","Register <code>FLASH_ACE3_SIZE</code> writer","Writes raw bits to the register.","","","Bits 0:12 - reg_flash_ace3_size","Bits 0:12 - reg_flash_ace3_size","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","","","","Field <code>AGC_MEM_FORCE_PD</code> reader - reg_agc_mem_force_pd","Field <code>AGC_MEM_FORCE_PD</code> writer - reg_agc_mem_force_pd","Field <code>AGC_MEM_FORCE_PU</code> reader - reg_agc_mem_force_pu","Field <code>AGC_MEM_FORCE_PU</code> writer - reg_agc_mem_force_pu","Field <code>DC_MEM_FORCE_PD</code> reader - reg_dc_mem_force_pd","Field <code>DC_MEM_FORCE_PD</code> writer - reg_dc_mem_force_pd","Field <code>DC_MEM_FORCE_PU</code> reader - reg_dc_mem_force_pu","Field <code>DC_MEM_FORCE_PU</code> writer - reg_dc_mem_force_pu","Field <code>FREQ_MEM_FORCE_PD</code> reader - reg_freq_mem_force_pd","Field <code>FREQ_MEM_FORCE_PD</code> writer - reg_freq_mem_force_pd","Field <code>FREQ_MEM_FORCE_PU</code> reader - reg_freq_mem_force_pu","Field <code>FREQ_MEM_FORCE_PU</code> writer - reg_freq_mem_force_pu","APB_CTRL_FRONT_END_MEM_PD_REG","Field <code>PBUS_MEM_FORCE_PD</code> reader - reg_pbus_mem_force_pd","Field <code>PBUS_MEM_FORCE_PD</code> writer - reg_pbus_mem_force_pd","Field <code>PBUS_MEM_FORCE_PU</code> reader - reg_pbus_mem_force_pu","Field <code>PBUS_MEM_FORCE_PU</code> writer - reg_pbus_mem_force_pu","Register <code>FRONT_END_MEM_PD</code> reader","Register <code>FRONT_END_MEM_PD</code> writer","Bit 1 - reg_agc_mem_force_pd","Bit 1 - reg_agc_mem_force_pd","Bit 0 - reg_agc_mem_force_pu","Bit 0 - reg_agc_mem_force_pu","Writes raw bits to the register.","","","Bit 5 - reg_dc_mem_force_pd","Bit 5 - reg_dc_mem_force_pd","Bit 4 - reg_dc_mem_force_pu","Bit 4 - reg_dc_mem_force_pu","Bit 7 - reg_freq_mem_force_pd","Bit 7 - reg_freq_mem_force_pd","Bit 6 - reg_freq_mem_force_pu","Bit 6 - reg_freq_mem_force_pu","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","Bit 3 - reg_pbus_mem_force_pd","Bit 3 - reg_pbus_mem_force_pd","Bit 2 - reg_pbus_mem_force_pu","Bit 2 - reg_pbus_mem_force_pu","","","","APB_CTRL_HOST_INF_SEL_REG","Field <code>PERI_IO_SWAP</code> reader - reg_peri_io_swap","Field <code>PERI_IO_SWAP</code> writer - reg_peri_io_swap","Register <code>HOST_INF_SEL</code> reader","Register <code>HOST_INF_SEL</code> writer","Writes raw bits to the register.","","","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","Bits 0:7 - reg_peri_io_swap","Bits 0:7 - reg_peri_io_swap","","","","Memory power configuration registers","Register <code>MEM_POWER_DOWN</code> reader","Field <code>ROM_POWER_DOWN</code> reader - Set 1 to let rom power down","Field <code>ROM_POWER_DOWN</code> writer - Set 1 to let rom power down","Field <code>SRAM_POWER_DOWN</code> reader - Set 1 to let sram power down","Field <code>SRAM_POWER_DOWN</code> writer - Set 1 to let sram power down","Register <code>MEM_POWER_DOWN</code> writer","Writes raw bits to the register.","","","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","Bits 0:2 - Set 1 to let rom power down","Bits 0:2 - Set 1 to let rom power down","Bits 3:6 - Set 1 to let sram power down","Bits 3:6 - Set 1 to let sram power down","","","","Memory power configuration registers","Register <code>MEM_POWER_UP</code> reader","Field <code>ROM_POWER_UP</code> reader - Set 1 to let rom power up","Field <code>ROM_POWER_UP</code> writer - Set 1 to let rom power up","Field <code>SRAM_POWER_UP</code> reader - Set 1 to let sram power up","Field <code>SRAM_POWER_UP</code> writer - Set 1 to let sram power up","Register <code>MEM_POWER_UP</code> writer","Writes raw bits to the register.","","","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","Bits 0:2 - Set 1 to let rom power up","Bits 0:2 - Set 1 to let rom power up","Bits 3:6 - Set 1 to let sram power up","Bits 3:6 - Set 1 to let sram power up","","","","Field <code>BACKUP_APB_START_ADDR</code> reader - …","Field <code>BACKUP_APB_START_ADDR</code> writer - …","APB_CTRL_PERI_BACKUP_APB_ADDR_REG_REG","Register <code>PERI_BACKUP_APB_ADDR</code> reader","Register <code>PERI_BACKUP_APB_ADDR</code> writer","Bits 0:31 - reg_backup_apb_start_addr","Bits 0:31 - reg_backup_apb_start_addr","Writes raw bits to the register.","","","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","","","","Field <code>PERI_BACKUP_BURST_LIMIT</code> reader - …","Field <code>PERI_BACKUP_BURST_LIMIT</code> writer - …","APB_CTRL_PERI_BACKUP_CONFIG_REG_REG","Field <code>PERI_BACKUP_ENA</code> reader - reg_peri_backup_ena","Field <code>PERI_BACKUP_ENA</code> writer - reg_peri_backup_ena","Field <code>PERI_BACKUP_FLOW_ERR</code> reader - …","Field <code>PERI_BACKUP_SIZE</code> reader - reg_peri_backup_size","Field <code>PERI_BACKUP_SIZE</code> writer - reg_peri_backup_size","Field <code>PERI_BACKUP_START</code> writer - reg_peri_backup_start","Field <code>PERI_BACKUP_TOUT_THRES</code> reader - …","Field <code>PERI_BACKUP_TOUT_THRES</code> writer - …","Field <code>PERI_BACKUP_TO_MEM</code> reader - reg_peri_backup_to_mem","Field <code>PERI_BACKUP_TO_MEM</code> writer - reg_peri_backup_to_mem","Register <code>PERI_BACKUP_CONFIG</code> reader","Register <code>PERI_BACKUP_CONFIG</code> writer","Writes raw bits to the register.","","","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","Bits 4:8 - reg_peri_backup_burst_limit","Bits 4:8 - reg_peri_backup_burst_limit","Bit 31 - reg_peri_backup_ena","Bit 31 - reg_peri_backup_ena","Bits 1:2 - reg_peri_backup_flow_err","Bits 19:28 - reg_peri_backup_size","Bits 19:28 - reg_peri_backup_size","Bit 29 - reg_peri_backup_start","Bit 30 - reg_peri_backup_to_mem","Bit 30 - reg_peri_backup_to_mem","Bits 9:18 - reg_peri_backup_tout_thres","Bits 9:18 - reg_peri_backup_tout_thres","","","","Field <code>PERI_BACKUP_DONE_INT_CLR</code> writer - …","Field <code>PERI_BACKUP_ERR_INT_CLR</code> writer - …","APB_CTRL_PERI_BACKUP_INT_CLR_REG","Register <code>PERI_BACKUP_INT_CLR</code> writer","Writes raw bits to the register.","","","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","Bit 0 - reg_peri_backup_done_int_clr","Bit 1 - reg_peri_backup_err_int_clr","","","","Field <code>PERI_BACKUP_DONE_INT_ENA</code> reader - …","Field <code>PERI_BACKUP_DONE_INT_ENA</code> writer - …","Field <code>PERI_BACKUP_ERR_INT_ENA</code> reader - …","Field <code>PERI_BACKUP_ERR_INT_ENA</code> writer - …","APB_CTRL_PERI_BACKUP_INT_ENA_REG","Register <code>PERI_BACKUP_INT_ENA</code> reader","Register <code>PERI_BACKUP_INT_ENA</code> writer","Writes raw bits to the register.","","","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","Bit 0 - reg_peri_backup_done_int_ena","Bit 0 - reg_peri_backup_done_int_ena","Bit 1 - reg_peri_backup_err_int_ena","Bit 1 - reg_peri_backup_err_int_ena","","","","Field <code>PERI_BACKUP_DONE_INT_RAW</code> reader - …","Field <code>PERI_BACKUP_ERR_INT_RAW</code> reader - …","APB_CTRL_PERI_BACKUP_INT_RAW_REG","Register <code>PERI_BACKUP_INT_RAW</code> reader","","","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","Bit 0 - reg_peri_backup_done_int_raw","Bit 1 - reg_peri_backup_err_int_raw","","","","Field <code>PERI_BACKUP_DONE_INT_ST</code> reader - …","Field <code>PERI_BACKUP_ERR_INT_ST</code> reader - …","APB_CTRL_PERI_BACKUP_INT_ST_REG","Register <code>PERI_BACKUP_INT_ST</code> reader","","","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","Bit 0 - reg_peri_backup_done_int_st","Bit 1 - reg_peri_backup_err_int_st","","","","Field <code>BACKUP_MEM_START_ADDR</code> reader - …","Field <code>BACKUP_MEM_START_ADDR</code> writer - …","APB_CTRL_PERI_BACKUP_MEM_ADDR_REG_REG","Register <code>PERI_BACKUP_MEM_ADDR</code> reader","Register <code>PERI_BACKUP_MEM_ADDR</code> writer","Bits 0:31 - reg_backup_mem_start_addr","Bits 0:31 - reg_backup_mem_start_addr","Writes raw bits to the register.","","","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","","","","Register <code>REDCY_SIG0</code> reader","Field <code>REDCY_ANDOR</code> reader - reg_redcy_andor","Field <code>REDCY_SIG0</code> reader - reg_redcy_sig0","APB_CTRL_REDCY_SIG0_REG_REG","Field <code>REDCY_SIG0</code> writer - reg_redcy_sig0","Register <code>REDCY_SIG0</code> writer","Writes raw bits to the register.","","","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","Bit 31 - reg_redcy_andor","Bits 0:30 - reg_redcy_sig0","Bits 0:30 - reg_redcy_sig0","","","","Register <code>REDCY_SIG1</code> reader","Field <code>REDCY_NANDOR</code> reader - reg_redcy_nandor","Field <code>REDCY_SIG1</code> reader - reg_redcy_sig1","APB_CTRL_REDCY_SIG1_REG_REG","Field <code>REDCY_SIG1</code> writer - reg_redcy_sig1","Register <code>REDCY_SIG1</code> writer","Writes raw bits to the register.","","","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","Bit 31 - reg_redcy_nandor","Bits 0:30 - reg_redcy_sig1","Bits 0:30 - reg_redcy_sig1","","","","Field <code>NOBYPASS_CPU_ISO_RST</code> reader - …","Field <code>NOBYPASS_CPU_ISO_RST</code> writer - …","Register <code>RETENTION_CTRL</code> reader","APB_CTRL_RETENTION_CTRL_REG","Field <code>RETENTION_LINK_ADDR</code> reader - reg_retention_link_addr","Field <code>RETENTION_LINK_ADDR</code> writer - reg_retention_link_addr","Register <code>RETENTION_CTRL</code> writer","Writes raw bits to the register.","","","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","Bit 27 - reg_nobypass_cpu_iso_rst","Bit 27 - reg_nobypass_cpu_iso_rst","Bits 0:26 - reg_retention_link_addr","Bits 0:26 - reg_retention_link_addr","","","","Register <code>RND_DATA</code> reader","Field <code>RND_DATA</code> reader - reg_rnd_data","APB_CTRL_RND_DATA_REG","","","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","Bits 0:31 - reg_rnd_data","","","","Register <code>SDIO_CTRL</code> reader","APB_CTRL_SDIO_CTRL_REG","Field <code>SDIO_WIN_ACCESS_EN</code> reader - reg_sdio_win_access_en","Field <code>SDIO_WIN_ACCESS_EN</code> writer - reg_sdio_win_access_en","Register <code>SDIO_CTRL</code> writer","Writes raw bits to the register.","","","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","Bit 0 - reg_sdio_win_access_en","Bit 0 - reg_sdio_win_access_en","","","","Register <code>SPI_MEM_PMS_CTRL</code> reader","APB_CTRL_SPI_MEM_PMS_CTRL_REG","Field <code>SPI_MEM_REJECT_CDE</code> reader - reg_spi_mem_reject_cde","Field <code>SPI_MEM_REJECT_CLR</code> writer - reg_spi_mem_reject_clr","Field <code>SPI_MEM_REJECT_INT</code> reader - reg_spi_mem_reject_int","Register <code>SPI_MEM_PMS_CTRL</code> writer","Writes raw bits to the register.","","","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","Bits 2:6 - reg_spi_mem_reject_cde","Bit 1 - reg_spi_mem_reject_clr","Bit 0 - reg_spi_mem_reject_int","","","","Register <code>SPI_MEM_REJECT_ADDR</code> reader","Field <code>SPI_MEM_REJECT_ADDR</code> reader - reg_spi_mem_reject_addr","APB_CTRL_SPI_MEM_REJECT_ADDR_REG","","","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","Bits 0:31 - reg_spi_mem_reject_addr","","","","Field <code>CLK_320M_EN</code> reader - reg_clk_320m_en","Field <code>CLK_320M_EN</code> writer - reg_clk_320m_en","Field <code>CLK_EN</code> reader - reg_clk_en","Field <code>CLK_EN</code> writer - reg_clk_en","Field <code>PRE_DIV_CNT</code> reader - reg_pre_div_cnt","Field <code>PRE_DIV_CNT</code> writer - reg_pre_div_cnt","Register <code>SYSCLK_CONF</code> reader","Field <code>RST_TICK_CNT</code> reader - reg_rst_tick_cnt","Field <code>RST_TICK_CNT</code> writer - reg_rst_tick_cnt","APB_CTRL_SYSCLK_CONF_REG","Register <code>SYSCLK_CONF</code> writer","Writes raw bits to the register.","","","Bit 10 - reg_clk_320m_en","Bit 10 - reg_clk_320m_en","Bit 11 - reg_clk_en","Bit 11 - reg_clk_en","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","Bits 0:9 - reg_pre_div_cnt","Bits 0:9 - reg_pre_div_cnt","Bit 12 - reg_rst_tick_cnt","Bit 12 - reg_rst_tick_cnt","","","","Field <code>CK8M_TICK_NUM</code> reader - reg_ck8m_tick_num","Field <code>CK8M_TICK_NUM</code> writer - reg_ck8m_tick_num","Register <code>TICK_CONF</code> reader","APB_CTRL_TICK_CONF_REG","Field <code>TICK_ENABLE</code> reader - reg_tick_enable","Field <code>TICK_ENABLE</code> writer - reg_tick_enable","Register <code>TICK_CONF</code> writer","Field <code>XTAL_TICK_NUM</code> reader - reg_xtal_tick_num","Field <code>XTAL_TICK_NUM</code> writer - reg_xtal_tick_num","Writes raw bits to the register.","","","Bits 8:15 - reg_ck8m_tick_num","Bits 8:15 - reg_ck8m_tick_num","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","Bit 16 - reg_tick_enable","Bit 16 - reg_tick_enable","","","","Bits 0:7 - reg_xtal_tick_num","Bits 0:7 - reg_xtal_tick_num","Register <code>WIFI_BB_CFG</code> reader","Register <code>WIFI_BB_CFG</code> writer","Field <code>WIFI_BB_CFG</code> reader - reg_wifi_bb_cfg","APB_CTRL_WIFI_BB_CFG_REG","Field <code>WIFI_BB_CFG</code> writer - reg_wifi_bb_cfg","Writes raw bits to the register.","","","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","","","","Bits 0:31 - reg_wifi_bb_cfg","Bits 0:31 - reg_wifi_bb_cfg","Register <code>WIFI_BB_CFG_2</code> reader","Register <code>WIFI_BB_CFG_2</code> writer","Field <code>WIFI_BB_CFG_2</code> reader - reg_wifi_bb_cfg_2","APB_CTRL_WIFI_BB_CFG_2_REG","Field <code>WIFI_BB_CFG_2</code> writer - reg_wifi_bb_cfg_2","Writes raw bits to the register.","","","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","","","","Bits 0:31 - reg_wifi_bb_cfg_2","Bits 0:31 - reg_wifi_bb_cfg_2","Register <code>WIFI_CLK_EN</code> reader","Register <code>WIFI_CLK_EN</code> writer","Field <code>WIFI_CLK_EN</code> reader - reg_wifi_clk_en","APB_CTRL_WIFI_CLK_EN_REG","Field <code>WIFI_CLK_EN</code> writer - reg_wifi_clk_en","Writes raw bits to the register.","","","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","","","","Bits 0:31 - reg_wifi_clk_en","Bits 0:31 - reg_wifi_clk_en","Register <code>WIFI_RST_EN</code> reader","Register <code>WIFI_RST_EN</code> writer","APB_CTRL_WIFI_RST_EN_REG","Field <code>WIFI_RST</code> reader - reg_wifi_rst","Field <code>WIFI_RST</code> writer - reg_wifi_rst","Writes raw bits to the register.","","","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","","","","Bits 0:31 - reg_wifi_rst","Bits 0:31 - reg_wifi_rst","APB_ADC_ARB_CTRL (rw) register accessor: register …","APB_ADC_CLKM_CONF (rw) register accessor: register …","APB_CTRL_DATE (rw) register accessor: register description","APB_TSENS_CTRL (rw) register accessor: register description","APB_TSENS_CTRL2 (rw) register accessor: register …","CALI (rw) register accessor: register description","CTRL (rw) register accessor: register description","CTRL2 (rw) register accessor: register description","DMA_CONF (rw) register accessor: register description","FILTER_CTRL0 (rw) register accessor: register description","FILTER_CTRL1 (rw) register accessor: register description","FSM_WAIT (rw) register accessor: register description","INT_CLR (w) register accessor: register description","INT_ENA (rw) register accessor: register description","INT_RAW (r) register accessor: register description","INT_ST (r) register accessor: register description","ONETIME_SAMPLE (rw) register accessor: register description","Register block","SAR1DATA_STATUS (r) register accessor: register description","SAR1_STATUS (r) register accessor: register description","SAR2DATA_STATUS (r) register accessor: register description","SAR2_STATUS (r) register accessor: register description","SAR_PATT_TAB1 (rw) register accessor: register description","SAR_PATT_TAB2 (rw) register accessor: register description","THRES0_CTRL (rw) register accessor: register description","THRES1_CTRL (rw) register accessor: register description","THRES_CTRL (rw) register accessor: register description","register description","0x24 - register description","register description","0x54 - register description","register description","0x3fc - register description","register description","0x58 - register description","register description","0x5c - register description","","","register description","0x60 - register description","register description","0x00 - register description","register description","0x04 - register description","register description","0x50 - register description","register description","0x28 - register description","register description","0x08 - register description","Returns the argument unchanged.","register description","0x0c - register description","register description","0x4c - register description","register description","0x40 - register description","register description","0x44 - register description","register description","0x48 - register description","Calls <code>U::from(self)</code>.","register description","0x20 - register description","register description","0x10 - register description","register description","0x2c - register description","register description","0x14 - register description","register description","0x30 - register description","register description","0x18 - register description","register description","0x1c - register description","register description","0x34 - register description","register description","0x38 - register description","register description","0x3c - register description","","","","Field <code>ADC_ARB_APB_FORCE</code> reader - adc2 arbiter force to …","Field <code>ADC_ARB_APB_FORCE</code> writer - adc2 arbiter force to …","Field <code>ADC_ARB_APB_PRIORITY</code> reader - Set adc2 arbiterapb …","Field <code>ADC_ARB_APB_PRIORITY</code> writer - Set adc2 arbiterapb …","Field <code>ADC_ARB_FIX_PRIORITY</code> reader - adc2 arbiter uses …","Field <code>ADC_ARB_FIX_PRIORITY</code> writer - adc2 arbiter uses …","Field <code>ADC_ARB_GRANT_FORCE</code> reader - adc2 arbiter force grant","Field <code>ADC_ARB_GRANT_FORCE</code> writer - adc2 arbiter force grant","Field <code>ADC_ARB_RTC_FORCE</code> reader - adc2 arbiter force to …","Field <code>ADC_ARB_RTC_FORCE</code> writer - adc2 arbiter force to …","Field <code>ADC_ARB_RTC_PRIORITY</code> reader - Set adc2 arbiter rtc …","Field <code>ADC_ARB_RTC_PRIORITY</code> writer - Set adc2 arbiter rtc …","Field <code>ADC_ARB_WIFI_FORCE</code> reader - adc2 arbiter force to …","Field <code>ADC_ARB_WIFI_FORCE</code> writer - adc2 arbiter force to …","Field <code>ADC_ARB_WIFI_PRIORITY</code> reader - Set adc2 arbiter wifi …","Field <code>ADC_ARB_WIFI_PRIORITY</code> writer - Set adc2 arbiter wifi …","register description","Register <code>APB_ADC_ARB_CTRL</code> reader","Register <code>APB_ADC_ARB_CTRL</code> writer","Bit 2 - adc2 arbiter force to enableapb controller","Bit 2 - adc2 arbiter force to enableapb controller","Bits 6:7 - Set adc2 arbiterapb priority","Bits 6:7 - Set adc2 arbiterapb priority","Bit 12 - adc2 arbiter uses fixed priority","Bit 12 - adc2 arbiter uses fixed priority","Bit 5 - adc2 arbiter force grant","Bit 5 - adc2 arbiter force grant","Bit 3 - adc2 arbiter force to enable rtc controller","Bit 3 - adc2 arbiter force to enable rtc controller","Bits 8:9 - Set adc2 arbiter rtc priority","Bits 8:9 - Set adc2 arbiter rtc priority","Bit 4 - adc2 arbiter force to enable wifi controller","Bit 4 - adc2 arbiter force to enable wifi controller","Bits 10:11 - Set adc2 arbiter wifi priority","Bits 10:11 - Set adc2 arbiter wifi priority","Writes raw bits to the register.","","","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","","","","register description","Field <code>CLK_EN</code> reader - Need add description","Field <code>CLK_EN</code> writer - Need add description","Register <code>APB_ADC_CLKM_CONF</code> reader","Field <code>REG_CLKM_DIV_A</code> reader - Fractional clock divider …","Field <code>REG_CLKM_DIV_A</code> writer - Fractional clock divider …","Field <code>REG_CLKM_DIV_B</code> reader - Fractional clock divider …","Field <code>REG_CLKM_DIV_B</code> writer - Fractional clock divider …","Field <code>REG_CLKM_DIV_NUM</code> reader - Integral I2S clock divider …","Field <code>REG_CLKM_DIV_NUM</code> writer - Integral I2S clock divider …","Field <code>REG_CLK_SEL</code> reader - Set this bit to enable clk_apll","Field <code>REG_CLK_SEL</code> writer - Set this bit to enable clk_apll","Register <code>APB_ADC_CLKM_CONF</code> writer","Writes raw bits to the register.","","","Bit 20 - Need add description","Bit 20 - Need add description","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","Bits 21:22 - Set this bit to enable clk_apll","Bits 21:22 - Set this bit to enable clk_apll","Bits 14:19 - Fractional clock divider denominator value","Bits 14:19 - Fractional clock divider denominator value","Bits 8:13 - Fractional clock divider numerator value","Bits 8:13 - Fractional clock divider numerator value","Bits 0:7 - Integral I2S clock divider value","Bits 0:7 - Integral I2S clock divider value","","","","register description","Field <code>DATE</code> reader - Need add description","Field <code>DATE</code> writer - Need add description","Register <code>APB_CTRL_DATE</code> reader","Register <code>APB_CTRL_DATE</code> writer","Writes raw bits to the register.","","","Bits 0:31 - Need add description","Bits 0:31 - Need add description","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","","","","register description","Register <code>APB_TSENS_CTRL</code> reader","Field <code>REG_TSENS_CLK_DIV</code> reader - Need add description","Field <code>REG_TSENS_CLK_DIV</code> writer - Need add description","Field <code>REG_TSENS_IN_INV</code> reader - Need add description","Field <code>REG_TSENS_IN_INV</code> writer - Need add description","Field <code>REG_TSENS_OUT</code> reader - Need add description","Field <code>REG_TSENS_PU</code> reader - Need add description","Field <code>REG_TSENS_PU</code> writer - Need add description","Register <code>APB_TSENS_CTRL</code> writer","Writes raw bits to the register.","","","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","Bits 14:21 - Need add description","Bits 14:21 - Need add description","Bit 13 - Need add description","Bit 13 - Need add description","Bits 0:7 - Need add description","Bit 22 - Need add description","Bit 22 - Need add description","","","","register description","Register <code>APB_TSENS_CTRL2</code> reader","Field <code>REG_TSENS_CLK_INV</code> reader - Need add description","Field <code>REG_TSENS_CLK_INV</code> writer - Need add description","Field <code>REG_TSENS_XPD_FORCE</code> reader - Need add description","Field <code>REG_TSENS_XPD_FORCE</code> writer - Need add description","Field <code>REG_TSENS_XPD_WAIT</code> reader - Need add description","Field <code>REG_TSENS_XPD_WAIT</code> writer - Need add description","Field <code>TSENS_CLK_SEL</code> reader - Need add description","Field <code>TSENS_CLK_SEL</code> writer - Need add description","Register <code>APB_TSENS_CTRL2</code> writer","Writes raw bits to the register.","","","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","Bit 14 - Need add description","Bit 14 - Need add description","Bits 12:13 - Need add description","Bits 12:13 - Need add description","Bits 0:11 - Need add description","Bits 0:11 - Need add description","","","Bit 15 - Need add description","Bit 15 - Need add description","","register description","Field <code>CFG</code> reader - Need add description","Field <code>CFG</code> writer - Need add description","Register <code>CALI</code> reader","Register <code>CALI</code> writer","Writes raw bits to the register.","","","Bits 0:16 - Need add description","Bits 0:16 - Need add description","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","","","","register description","Register <code>CTRL</code> reader","Field <code>SARADC_SAR_CLK_DIV</code> reader - SAR clock divider","Field <code>SARADC_SAR_CLK_DIV</code> writer - SAR clock divider","Field <code>SARADC_SAR_CLK_GATED</code> reader - Need add description","Field <code>SARADC_SAR_CLK_GATED</code> writer - Need add description","Field <code>SARADC_SAR_PATT_LEN</code> reader - 0 ~ 15 means length 1 ~ …","Field <code>SARADC_SAR_PATT_LEN</code> writer - 0 ~ 15 means length 1 ~ …","Field <code>SARADC_SAR_PATT_P_CLEAR</code> reader - clear the pointer …","Field <code>SARADC_SAR_PATT_P_CLEAR</code> writer - clear the pointer …","Field <code>SARADC_START_FORCE</code> reader - Need add description","Field <code>SARADC_START_FORCE</code> writer - Need add description","Field <code>SARADC_START</code> reader - Need add description","Field <code>SARADC_START</code> writer - Need add description","Field <code>SARADC_WAIT_ARB_CYCLE</code> reader - wait arbit signal …","Field <code>SARADC_WAIT_ARB_CYCLE</code> writer - wait arbit signal …","Field <code>SARADC_XPD_SAR_FORCE</code> reader - force option to xpd …","Field <code>SARADC_XPD_SAR_FORCE</code> writer - force option to xpd …","Register <code>CTRL</code> writer","Writes raw bits to the register.","","","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","Bits 7:14 - SAR clock divider","Bits 7:14 - SAR clock divider","Bit 6 - Need add description","Bit 6 - Need add description","Bits 15:17 - 0 ~ 15 means length 1 ~ 16","Bits 15:17 - 0 ~ 15 means length 1 ~ 16","Bit 23 - clear the pointer of pattern table for DIG ADC1 …","Bit 23 - clear the pointer of pattern table for DIG ADC1 …","Bit 1 - Need add description","Bit 1 - Need add description","Bit 0 - Need add description","Bit 0 - Need add description","Bits 30:31 - wait arbit signal stable after sar_done","Bits 30:31 - wait arbit signal stable after sar_done","Bits 27:28 - force option to xpd sar blocks","Bits 27:28 - force option to xpd sar blocks","","","","register description","Register <code>CTRL2</code> reader","Field <code>SARADC_MAX_MEAS_NUM</code> reader - max conversion number","Field <code>SARADC_MAX_MEAS_NUM</code> writer - max conversion number","Field <code>SARADC_MEAS_NUM_LIMIT</code> reader - Need add description","Field <code>SARADC_MEAS_NUM_LIMIT</code> writer - Need add description","Field <code>SARADC_SAR1_INV</code> reader - 1: data to DIG ADC1 CTRL is …","Field <code>SARADC_SAR1_INV</code> writer - 1: data to DIG ADC1 CTRL is …","Field <code>SARADC_SAR2_INV</code> reader - 1: data to DIG ADC2 CTRL is …","Field <code>SARADC_SAR2_INV</code> writer - 1: data to DIG ADC2 CTRL is …","Field <code>SARADC_TIMER_EN</code> reader - to enable saradc timer …","Field <code>SARADC_TIMER_EN</code> writer - to enable saradc timer …","Field <code>SARADC_TIMER_TARGET</code> reader - to set saradc timer …","Field <code>SARADC_TIMER_TARGET</code> writer - to set saradc timer …","Register <code>CTRL2</code> writer","Writes raw bits to the register.","","","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","Bits 1:8 - max conversion number","Bits 1:8 - max conversion number","Bit 0 - Need add description","Bit 0 - Need add description","Bit 9 - 1: data to DIG ADC1 CTRL is inverted, otherwise not","Bit 9 - 1: data to DIG ADC1 CTRL is inverted, otherwise not","Bit 10 - 1: data to DIG ADC2 CTRL is inverted, otherwise …","Bit 10 - 1: data to DIG ADC2 CTRL is inverted, otherwise …","Bit 24 - to enable saradc timer trigger","Bit 24 - to enable saradc timer trigger","Bits 12:23 - to set saradc timer target","Bits 12:23 - to set saradc timer target","","","","Field <code>APB_ADC_EOF_NUM</code> reader - the dma_in_suc_eof gen when …","Field <code>APB_ADC_EOF_NUM</code> writer - the dma_in_suc_eof gen when …","Field <code>APB_ADC_RESET_FSM</code> reader - reset_apb_adc_state","Field <code>APB_ADC_RESET_FSM</code> writer - reset_apb_adc_state","Field <code>APB_ADC_TRANS</code> reader - enable apb_adc use spi_dma","Field <code>APB_ADC_TRANS</code> writer - enable apb_adc use spi_dma","register description","Register <code>DMA_CONF</code> reader","Register <code>DMA_CONF</code> writer","Bits 0:15 - the dma_in_suc_eof gen when sample cnt = …","Bits 0:15 - the dma_in_suc_eof gen when sample cnt = …","Bit 30 - reset_apb_adc_state","Bit 30 - reset_apb_adc_state","Bit 31 - enable apb_adc use spi_dma","Bit 31 - enable apb_adc use spi_dma","Writes raw bits to the register.","","","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","","","","Field <code>FILTER_CHANNEL0</code> reader - apb_adc1_filter_factor","Field <code>FILTER_CHANNEL0</code> writer - apb_adc1_filter_factor","Field <code>FILTER_CHANNEL1</code> reader - Need add description","Field <code>FILTER_CHANNEL1</code> writer - Need add description","register description","Field <code>FILTER_RESET</code> reader - enable apb_adc1_filter","Field <code>FILTER_RESET</code> writer - enable apb_adc1_filter","Register <code>FILTER_CTRL0</code> reader","Register <code>FILTER_CTRL0</code> writer","Writes raw bits to the register.","","","Bits 22:25 - apb_adc1_filter_factor","Bits 22:25 - apb_adc1_filter_factor","Bits 18:21 - Need add description","Bits 18:21 - Need add description","Bit 31 - enable apb_adc1_filter","Bit 31 - enable apb_adc1_filter","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","","","","register description","Field <code>FILTER_FACTOR0</code> reader - Need add description","Field <code>FILTER_FACTOR0</code> writer - Need add description","Field <code>FILTER_FACTOR1</code> reader - Need add description","Field <code>FILTER_FACTOR1</code> writer - Need add description","Register <code>FILTER_CTRL1</code> reader","Register <code>FILTER_CTRL1</code> writer","Writes raw bits to the register.","","","Bits 29:31 - Need add description","Bits 29:31 - Need add description","Bits 26:28 - Need add description","Bits 26:28 - Need add description","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","","","","register description","Register <code>FSM_WAIT</code> reader","Field <code>SARADC_RSTB_WAIT</code> reader - Need add description","Field <code>SARADC_RSTB_WAIT</code> writer - Need add description","Field <code>SARADC_STANDBY_WAIT</code> reader - Need add description","Field <code>SARADC_STANDBY_WAIT</code> writer - Need add description","Field <code>SARADC_XPD_WAIT</code> reader - Need add description","Field <code>SARADC_XPD_WAIT</code> writer - Need add description","Register <code>FSM_WAIT</code> writer","Writes raw bits to the register.","","","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","Bits 8:15 - Need add description","Bits 8:15 - Need add description","Bits 16:23 - Need add description","Bits 16:23 - Need add description","Bits 0:7 - Need add description","Bits 0:7 - Need add description","","","","Field <code>APB_SARADC1_DONE_INT_CLR</code> writer - Need add …","Field <code>APB_SARADC2_DONE_INT_CLR</code> writer - Need add …","register description","Field <code>THRES0_HIGH_INT_CLR</code> writer - Need add description","Field <code>THRES0_LOW_INT_CLR</code> writer - Need add description","Field <code>THRES1_HIGH_INT_CLR</code> writer - Need add description","Field <code>THRES1_LOW_INT_CLR</code> writer - Need add description","Register <code>INT_CLR</code> writer","Bit 31 - Need add description","Bit 30 - Need add description","Writes raw bits to the register.","","","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","Bit 29 - Need add description","Bit 27 - Need add description","Bit 28 - Need add description","Bit 26 - Need add description","","","","Field <code>APB_SARADC1_DONE_INT_ENA</code> reader - Need add …","Field <code>APB_SARADC1_DONE_INT_ENA</code> writer - Need add …","Field <code>APB_SARADC2_DONE_INT_ENA</code> reader - Need add …","Field <code>APB_SARADC2_DONE_INT_ENA</code> writer - Need add …","register description","Register <code>INT_ENA</code> reader","Field <code>THRES0_HIGH_INT_ENA</code> reader - Need add description","Field <code>THRES0_HIGH_INT_ENA</code> writer - Need add description","Field <code>THRES0_LOW_INT_ENA</code> reader - Need add description","Field <code>THRES0_LOW_INT_ENA</code> writer - Need add description","Field <code>THRES1_HIGH_INT_ENA</code> reader - Need add description","Field <code>THRES1_HIGH_INT_ENA</code> writer - Need add description","Field <code>THRES1_LOW_INT_ENA</code> reader - Need add description","Field <code>THRES1_LOW_INT_ENA</code> writer - Need add description","Register <code>INT_ENA</code> writer","Bit 31 - Need add description","Bit 31 - Need add description","Bit 30 - Need add description","Bit 30 - Need add description","Writes raw bits to the register.","","","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","Bit 29 - Need add description","Bit 29 - Need add description","Bit 27 - Need add description","Bit 27 - Need add description","Bit 28 - Need add description","Bit 28 - Need add description","Bit 26 - Need add description","Bit 26 - Need add description","","","","Field <code>APB_SARADC1_DONE_INT_RAW</code> reader - Need add …","Field <code>APB_SARADC2_DONE_INT_RAW</code> reader - Need add …","register description","Register <code>INT_RAW</code> reader","Field <code>THRES0_HIGH_INT_RAW</code> reader - Need add description","Field <code>THRES0_LOW_INT_RAW</code> reader - Need add description","Field <code>THRES1_HIGH_INT_RAW</code> reader - Need add description","Field <code>THRES1_LOW_INT_RAW</code> reader - Need add description","Bit 31 - Need add description","Bit 30 - Need add description","","","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","Bit 29 - Need add description","Bit 27 - Need add description","Bit 28 - Need add description","Bit 26 - Need add description","","","","Field <code>APB_SARADC1_DONE_INT_ST</code> reader - Need add description","Field <code>APB_SARADC2_DONE_INT_ST</code> reader - Need add description","register description","Register <code>INT_ST</code> reader","Field <code>THRES0_HIGH_INT_ST</code> reader - Need add description","Field <code>THRES0_LOW_INT_ST</code> reader - Need add description","Field <code>THRES1_HIGH_INT_ST</code> reader - Need add description","Field <code>THRES1_LOW_INT_ST</code> reader - Need add description","Bit 31 - Need add description","Bit 30 - Need add description","","","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","Bit 29 - Need add description","Bit 27 - Need add description","Bit 28 - Need add description","Bit 26 - Need add description","","","","register description","Register <code>ONETIME_SAMPLE</code> reader","Field <code>SARADC1_ONETIME_SAMPLE</code> reader - Need add description","Field <code>SARADC1_ONETIME_SAMPLE</code> writer - Need add description","Field <code>SARADC2_ONETIME_SAMPLE</code> reader - Need add description","Field <code>SARADC2_ONETIME_SAMPLE</code> writer - Need add description","Field <code>SARADC_ONETIME_ATTEN</code> reader - Need add description","Field <code>SARADC_ONETIME_ATTEN</code> writer - Need add description","Field <code>SARADC_ONETIME_CHANNEL</code> reader - Need add description","Field <code>SARADC_ONETIME_CHANNEL</code> writer - Need add description","Field <code>SARADC_ONETIME_START</code> reader - Need add description","Field <code>SARADC_ONETIME_START</code> writer - Need add description","Register <code>ONETIME_SAMPLE</code> writer","Writes raw bits to the register.","","","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","Bit 31 - Need add description","Bit 31 - Need add description","Bit 30 - Need add description","Bit 30 - Need add description","Bits 23:24 - Need add description","Bits 23:24 - Need add description","Bits 25:28 - Need add description","Bits 25:28 - Need add description","Bit 29 - Need add description","Bit 29 - Need add description","","","","Register <code>SAR1_STATUS</code> reader","register description","Field <code>SARADC_SAR1_STATUS</code> reader - Need add description","","","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","Bits 0:31 - Need add description","","","","Field <code>APB_SARADC1_DATA</code> reader - Need add description","Register <code>SAR1DATA_STATUS</code> reader","register description","Bits 0:16 - Need add description","","","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","","","","Register <code>SAR2_STATUS</code> reader","register description","Field <code>SARADC_SAR2_STATUS</code> reader - Need add description","","","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","Bits 0:31 - Need add description","","","","Field <code>APB_SARADC2_DATA</code> reader - Need add description","Register <code>SAR2DATA_STATUS</code> reader","register description","Bits 0:16 - Need add description","","","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","","","","Register <code>SAR_PATT_TAB1</code> reader","Field <code>SARADC_SAR_PATT_TAB1</code> reader - item 0 ~ 3 for pattern …","Field <code>SARADC_SAR_PATT_TAB1</code> writer - item 0 ~ 3 for pattern …","register description","Register <code>SAR_PATT_TAB1</code> writer","Writes raw bits to the register.","","","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","Bits 0:23 - item 0 ~ 3 for pattern table 1 (each item one …","Bits 0:23 - item 0 ~ 3 for pattern table 1 (each item one …","","","","Register <code>SAR_PATT_TAB2</code> reader","Field <code>SARADC_SAR_PATT_TAB2</code> reader - Item 4 ~ 7 for pattern …","Field <code>SARADC_SAR_PATT_TAB2</code> writer - Item 4 ~ 7 for pattern …","register description","Register <code>SAR_PATT_TAB2</code> writer","Writes raw bits to the register.","","","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","Bits 0:23 - Item 4 ~ 7 for pattern table 1 (each item one …","Bits 0:23 - Item 4 ~ 7 for pattern table 1 (each item one …","","","","Register <code>THRES0_CTRL</code> reader","Field <code>THRES0_CHANNEL</code> reader - Need add description","Field <code>THRES0_CHANNEL</code> writer - Need add description","register description","Field <code>THRES0_HIGH</code> reader - saradc1’s thres0 monitor thres","Field <code>THRES0_HIGH</code> writer - saradc1’s thres0 monitor thres","Field <code>THRES0_LOW</code> reader - saradc1’s thres0 monitor thres","Field <code>THRES0_LOW</code> writer - saradc1’s thres0 monitor thres","Register <code>THRES0_CTRL</code> writer","Writes raw bits to the register.","","","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","Bits 0:3 - Need add description","Bits 0:3 - Need add description","Bits 5:17 - saradc1’s thres0 monitor thres","Bits 5:17 - saradc1’s thres0 monitor thres","Bits 18:30 - saradc1’s thres0 monitor thres","Bits 18:30 - saradc1’s thres0 monitor thres","","","","Register <code>THRES1_CTRL</code> reader","Field <code>THRES1_CHANNEL</code> reader - Need add description","Field <code>THRES1_CHANNEL</code> writer - Need add description","register description","Field <code>THRES1_HIGH</code> reader - saradc1’s thres0 monitor thres","Field <code>THRES1_HIGH</code> writer - saradc1’s thres0 monitor thres","Field <code>THRES1_LOW</code> reader - saradc1’s thres0 monitor thres","Field <code>THRES1_LOW</code> writer - saradc1’s thres0 monitor thres","Register <code>THRES1_CTRL</code> writer","Writes raw bits to the register.","","","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","Bits 0:3 - Need add description","Bits 0:3 - Need add description","Bits 5:17 - saradc1’s thres0 monitor thres","Bits 5:17 - saradc1’s thres0 monitor thres","Bits 18:30 - saradc1’s thres0 monitor thres","Bits 18:30 - saradc1’s thres0 monitor thres","","","","Register <code>THRES_CTRL</code> reader","Field <code>THRES0_EN</code> reader - Need add description","Field <code>THRES0_EN</code> writer - Need add description","Field <code>THRES1_EN</code> reader - Need add description","Field <code>THRES1_EN</code> writer - Need add description","Field <code>THRES2_EN</code> reader - Need add description","Field <code>THRES2_EN</code> writer - Need add description","Field <code>THRES3_EN</code> reader - Need add description","Field <code>THRES3_EN</code> writer - Need add description","Field <code>THRES_ALL_EN</code> reader - Need add description","Field <code>THRES_ALL_EN</code> writer - Need add description","register description","Register <code>THRES_CTRL</code> writer","Writes raw bits to the register.","","","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","Bit 31 - Need add description","Bit 31 - Need add description","Bit 30 - Need add description","Bit 30 - Need add description","Bit 29 - Need add description","Bit 29 - Need add description","Bit 28 - Need add description","Bit 28 - Need add description","Bit 27 - Need add description","Bit 27 - Need add description","","","","CLOCK_GATE (rw) register accessor: clock gate register","CORE_0_DEBUG_MODE (r) register accessor: cpu status …","CORE_0_INTR_CLR (w) register accessor: core0 monitor …","CORE_0_INTR_ENA (rw) register accessor: core0 monitor …","CORE_0_INTR_RAW (r) register accessor: core0 monitor …","CORE_0_LASTPC_BEFORE_EXCEPTION (r) register accessor: cpu …","CORE_0_MONTR_ENA (rw) register accessor: core0 monitor …","CORE_0_RCD_EN (rw) register accessor: record enable …","CORE_0_RCD_PDEBUGPC (r) register accessor: record status …","CORE_0_RCD_PDEBUGSP (r) register accessor: record status …","CORE_0_SP_MAX (rw) register accessor: stack max value","CORE_0_SP_MIN (rw) register accessor: stack min value","CORE_0_SP_PC (r) register accessor: stack monitor pc …","DATE (rw) register accessor: version register","Register block","","","clock gate register","0x30 - clock gate register","cpu status register","0x2c - cpu status register","core0 monitor interrupt clr register","0x0c - core0 monitor interrupt clr register","core0 monitor interrupt enable register","0x08 - core0 monitor interrupt enable register","core0 monitor interrupt status register","0x04 - core0 monitor interrupt status register","cpu status register","0x28 - cpu status register","core0 monitor enable configuration register","0x00 - core0 monitor enable configuration register","record enable configuration register","0x1c - record enable configuration register","record status regsiter","0x20 - record status regsiter","record status regsiter","0x24 - record status regsiter","stack max value","0x14 - stack max value","stack min value","0x10 - stack min value","stack monitor pc status register","0x18 - stack monitor pc status register","version register","0x1fc - version register","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","","","","Field <code>CLK_EN</code> reader - clock gate register","Field <code>CLK_EN</code> writer - clock gate register","clock gate register","Register <code>CLOCK_GATE</code> reader","Register <code>CLOCK_GATE</code> writer","Writes raw bits to the register.","","","Bit 0 - clock gate register","Bit 0 - clock gate register","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","","","","Field <code>CORE_0_DEBUG_MODE</code> reader - cpu debug mode status, 1 …","cpu status register","Field <code>CORE_0_DEBUG_MODULE_ACTIVE</code> reader - cpu debug_module …","Register <code>CORE_0_DEBUG_MODE</code> reader","","","Bit 0 - cpu debug mode status, 1 means cpu enter debug …","Bit 1 - cpu debug_module active status","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","","","","core0 monitor interrupt clr register","Field <code>CORE_0_SP_SPILL_MAX_CLR</code> writer - clr sp overflow …","Field <code>CORE_0_SP_SPILL_MIN_CLR</code> writer - clr sp underlow …","Register <code>CORE_0_INTR_CLR</code> writer","Writes raw bits to the register.","","","Bit 1 - clr sp overflow monitor interrupt","Bit 0 - clr sp underlow monitor interrupt","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","","","","core0 monitor interrupt enable register","Field <code>CORE_0_SP_SPILL_MAX_INTR_ENA</code> reader - enbale sp …","Field <code>CORE_0_SP_SPILL_MAX_INTR_ENA</code> writer - enbale sp …","Field <code>CORE_0_SP_SPILL_MIN_INTR_ENA</code> reader - enbale sp …","Field <code>CORE_0_SP_SPILL_MIN_INTR_ENA</code> writer - enbale sp …","Register <code>CORE_0_INTR_ENA</code> reader","Register <code>CORE_0_INTR_ENA</code> writer","Writes raw bits to the register.","","","Bit 1 - enbale sp overflow monitor interrupt","Bit 1 - enbale sp overflow monitor interrupt","Bit 0 - enbale sp underlow monitor interrupt","Bit 0 - enbale sp underlow monitor interrupt","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","","","","core0 monitor interrupt status register","Field <code>CORE_0_SP_SPILL_MAX_RAW</code> reader - sp overflow monitor …","Field <code>CORE_0_SP_SPILL_MIN_RAW</code> reader - sp underlow monitor …","Register <code>CORE_0_INTR_RAW</code> reader","","","Bit 1 - sp overflow monitor interupt status register","Bit 0 - sp underlow monitor interrupt status register","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","","","","cpu status register","Field <code>CORE_0_LASTPC_BEFORE_EXC</code> reader - cpu’s lastpc …","Register <code>CORE_0_LASTPC_BEFORE_EXCEPTION</code> reader","","","Bits 0:31 - cpu’s lastpc before exception","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","","","","core0 monitor enable configuration register","Field <code>CORE_0_SP_SPILL_MAX_ENA</code> reader - enbale sp overflow …","Field <code>CORE_0_SP_SPILL_MAX_ENA</code> writer - enbale sp overflow …","Field <code>CORE_0_SP_SPILL_MIN_ENA</code> reader - enbale sp underlow …","Field <code>CORE_0_SP_SPILL_MIN_ENA</code> writer - enbale sp underlow …","Register <code>CORE_0_MONTR_ENA</code> reader","Register <code>CORE_0_MONTR_ENA</code> writer","Writes raw bits to the register.","","","Bit 1 - enbale sp overflow monitor","Bit 1 - enbale sp overflow monitor","Bit 0 - enbale sp underlow monitor","Bit 0 - enbale sp underlow monitor","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","","","","record enable configuration register","Field <code>CORE_0_RCD_PDEBUGEN</code> reader - Set 1 to enable cpu …","Field <code>CORE_0_RCD_PDEBUGEN</code> writer - Set 1 to enable cpu …","Field <code>CORE_0_RCD_RECORDEN</code> reader - Set 1 to enable record …","Field <code>CORE_0_RCD_RECORDEN</code> writer - Set 1 to enable record …","Register <code>CORE_0_RCD_EN</code> reader","Register <code>CORE_0_RCD_EN</code> writer","Writes raw bits to the register.","","","Bit 1 - Set 1 to enable cpu pdebug function, must set this …","Bit 1 - Set 1 to enable cpu pdebug function, must set this …","Bit 0 - Set 1 to enable record PC","Bit 0 - Set 1 to enable record PC","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","","","","Field <code>CORE_0_RCD_PDEBUGPC</code> reader - recorded PC","record status regsiter","Register <code>CORE_0_RCD_PDEBUGPC</code> reader","","","Bits 0:31 - recorded PC","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","","","","Field <code>CORE_0_RCD_PDEBUGSP</code> reader - recorded sp","record status regsiter","Register <code>CORE_0_RCD_PDEBUGSP</code> reader","","","Bits 0:31 - recorded sp","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","","","","Field <code>CORE_0_SP_MAX</code> reader - core0 sp pc status register","stack max value","Field <code>CORE_0_SP_MAX</code> writer - core0 sp pc status register","Register <code>CORE_0_SP_MAX</code> reader","Register <code>CORE_0_SP_MAX</code> writer","Writes raw bits to the register.","","","Bits 0:31 - core0 sp pc status register","Bits 0:31 - core0 sp pc status register","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","","","","Field <code>CORE_0_SP_MIN</code> reader - core0 sp region configuration …","stack min value","Field <code>CORE_0_SP_MIN</code> writer - core0 sp region configuration …","Register <code>CORE_0_SP_MIN</code> reader","Register <code>CORE_0_SP_MIN</code> writer","Writes raw bits to the register.","","","Bits 0:31 - core0 sp region configuration regsiter","Bits 0:31 - core0 sp region configuration regsiter","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","","","","Field <code>CORE_0_SP_PC</code> reader - This regsiter stores the PC …","stack monitor pc status register","Register <code>CORE_0_SP_PC</code> reader","","","Bits 0:31 - This regsiter stores the PC when trigger stack …","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","","","","Field <code>DATE</code> reader - version register","version register","Field <code>DATE</code> writer - version register","Register <code>DATE</code> reader","Register <code>DATE</code> writer","Writes raw bits to the register.","","","Bits 0:27 - version register","Bits 0:27 - version register","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","","","","BBPD_CTRL (rw) register accessor: Baseband control register","Register block","Baseband control register","0x54 - Baseband control register","","","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","","","","Baseband control register","Field <code>DC_EST_FORCE_PD</code> reader - ","Field <code>DC_EST_FORCE_PD</code> writer - ","Field <code>DC_EST_FORCE_PU</code> reader - ","Field <code>DC_EST_FORCE_PU</code> writer - ","Field <code>FFT_FORCE_PD</code> reader - ","Field <code>FFT_FORCE_PD</code> writer - ","Field <code>FFT_FORCE_PU</code> reader - ","Field <code>FFT_FORCE_PU</code> writer - ","Register <code>BBPD_CTRL</code> reader","Register <code>BBPD_CTRL</code> writer","Writes raw bits to the register.","","","Bit 0","Bit 0","Bit 1","Bit 1","Bit 2","Bit 2","Bit 3","Bit 3","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","","","","AHB_TEST (rw) register accessor: DMA_AHB_TEST_REG.","DATE (rw) register accessor: DMA_DATE_REG.","INFIFO_STATUS_CH0 (r) register accessor: …","INT_CLR_CH (w) register accessor: DMA_INT_CLR_CH%s_REG.","INT_ENA_CH (rw) register accessor: DMA_INT_ENA_CH%s_REG.","INT_RAW_CH (rw) register accessor: DMA_INT_RAW_CH%s_REG.","INT_ST_CH0 (r) register accessor: DMA_INT_ST_CH0_REG.","IN_CONF0_CH (rw) register accessor: DMA_IN_CONF%s_CH%s_REG.","IN_CONF1_CH0 (rw) register accessor: DMA_IN_CONF1_CH0_REG.","IN_DSCR_BF0_CH (r) register accessor: …","IN_DSCR_BF1_CH0 (r) register accessor: …","IN_DSCR_CH0 (r) register accessor: DMA_IN_DSCR_CH0_REG.","IN_ERR_EOF_DES_ADDR_CH0 (r) register accessor: …","IN_LINK_CH (rw) register accessor: DMA_IN_LINK_CH%s_REG.","IN_PERI_SEL_CH (rw) register accessor: …","IN_POP_CH0 (rw) register accessor: DMA_IN_POP_CH0_REG.","IN_PRI_CH (rw) register accessor: DMA_IN_PRI_CH%s_REG.","IN_STATE_CH0 (r) register accessor: DMA_IN_STATE_CH0_REG.","IN_SUC_EOF_DES_ADDR_CH0 (r) register accessor: …","MISC_CONF (rw) register accessor: DMA_MISC_CONF_REG.","OUTFIFO_STATUS_CH0 (r) register accessor: …","OUT_CONF0_CH (rw) register accessor: …","OUT_CONF1_CH (rw) register accessor: …","OUT_DSCR_BF0_CH0 (r) register accessor: …","OUT_DSCR_BF1_CH0 (r) register accessor: …","OUT_DSCR_CH0 (r) register accessor: DMA_OUT_DSCR_CH0_REG.","OUT_EOF_BFR_DES_ADDR_CH0 (r) register accessor: …","OUT_EOF_DES_ADDR_CH (r) register accessor: …","OUT_LINK_CH (rw) register accessor: DMA_OUT_LINK_CH%s_REG.","OUT_PERI_SEL_CH (rw) register accessor: …","OUT_PRI_CH (rw) register accessor: DMA_OUT_PRI_CH%s_REG.","OUT_PUSH_CH0 (rw) register accessor: DMA_OUT_PUSH_CH0_REG.","OUT_STATE_CH0 (r) register accessor: DMA_OUT_STATE_CH0_REG.","Register block","DMA_AHB_TEST_REG.","0x40 - DMA_AHB_TEST_REG.","","","DMA_DATE_REG.","0x48 - DMA_DATE_REG.","Returns the argument unchanged.","DMA_IN_CONF%s_CH%s_REG.","0x70 - DMA_IN_CONF%s_CH%s_REG.","Iterator for array of: 0x70 - DMA_IN_CONF%s_CH%s_REG.","DMA_IN_CONF1_CH0_REG.","0x74 - DMA_IN_CONF1_CH0_REG.","DMA_IN_DSCR_BF%s_CH%s_REG.","0x94 - DMA_IN_DSCR_BF%s_CH%s_REG.","Iterator for array of: 0x94 - DMA_IN_DSCR_BF%s_CH%s_REG.","DMA_IN_DSCR_BF1_CH0_REG.","0x98 - DMA_IN_DSCR_BF1_CH0_REG.","DMA_IN_DSCR_CH0_REG.","0x90 - DMA_IN_DSCR_CH0_REG.","DMA_IN_ERR_EOF_DES_ADDR_CH0_REG.","0x8c - DMA_IN_ERR_EOF_DES_ADDR_CH0_REG.","DMA_IN_LINK_CH%s_REG.","0x80 - DMA_IN_LINK_CH%s_REG.","Iterator for array of: 0x80 - DMA_IN_LINK_CH%s_REG.","DMA_IN_PERI_SEL_CH%s_REG.","0xa0 - DMA_IN_PERI_SEL_CH%s_REG.","Iterator for array of: 0xa0 - DMA_IN_PERI_SEL_CH%s_REG.","DMA_IN_POP_CH0_REG.","0x7c - DMA_IN_POP_CH0_REG.","DMA_IN_PRI_CH%s_REG.","0x9c - DMA_IN_PRI_CH%s_REG.","Iterator for array of: 0x9c - DMA_IN_PRI_CH%s_REG.","DMA_IN_STATE_CH0_REG.","0x84 - DMA_IN_STATE_CH0_REG.","DMA_IN_SUC_EOF_DES_ADDR_CH0_REG.","0x88 - DMA_IN_SUC_EOF_DES_ADDR_CH0_REG.","DMA_INFIFO_STATUS_CH0_REG.","0x78 - DMA_INFIFO_STATUS_CH0_REG.","DMA_INT_CLR_CH%s_REG.","0x0c - DMA_INT_CLR_CH%s_REG.","Iterator for array of: 0x0c - DMA_INT_CLR_CH%s_REG.","DMA_INT_ENA_CH%s_REG.","0x08 - DMA_INT_ENA_CH%s_REG.","Iterator for array of: 0x08 - DMA_INT_ENA_CH%s_REG.","DMA_INT_RAW_CH%s_REG.","0x00 - DMA_INT_RAW_CH%s_REG.","Iterator for array of: 0x00 - DMA_INT_RAW_CH%s_REG.","DMA_INT_ST_CH0_REG.","0x04 - DMA_INT_ST_CH0_REG.","Calls <code>U::from(self)</code>.","DMA_MISC_CONF_REG.","0x44 - DMA_MISC_CONF_REG.","DMA_OUT_CONF%s_CH%s_REG.","0xd0 - DMA_OUT_CONF%s_CH%s_REG.","Iterator for array of: 0xd0 - DMA_OUT_CONF%s_CH%s_REG.","DMA_OUT_CONF1_CH%s_REG.","0xd4 - DMA_OUT_CONF1_CH%s_REG.","Iterator for array of: 0xd4 - DMA_OUT_CONF1_CH%s_REG.","DMA_OUT_DSCR_BF0_CH0_REG.","0xf4 - DMA_OUT_DSCR_BF0_CH0_REG.","DMA_OUT_DSCR_BF1_CH0_REG.","0xf8 - DMA_OUT_DSCR_BF1_CH0_REG.","DMA_OUT_DSCR_CH0_REG.","0xf0 - DMA_OUT_DSCR_CH0_REG.","DMA_OUT_EOF_BFR_DES_ADDR_CH0_REG.","0xec - DMA_OUT_EOF_BFR_DES_ADDR_CH0_REG.","DMA_OUT_EOF_DES_ADDR_CH%s_REG.","0xe8 - DMA_OUT_EOF_DES_ADDR_CH%s_REG.","Iterator for array of: 0xe8 - …","DMA_OUT_LINK_CH%s_REG.","0xe0 - DMA_OUT_LINK_CH%s_REG.","Iterator for array of: 0xe0 - DMA_OUT_LINK_CH%s_REG.","DMA_OUT_PERI_SEL_CH%s_REG.","0x100 - DMA_OUT_PERI_SEL_CH%s_REG.","Iterator for array of: 0x100 - DMA_OUT_PERI_SEL_CH%s_REG.","DMA_OUT_PRI_CH%s_REG.","0xfc - DMA_OUT_PRI_CH%s_REG.","Iterator for array of: 0xfc - DMA_OUT_PRI_CH%s_REG.","DMA_OUT_PUSH_CH0_REG.","0xdc - DMA_OUT_PUSH_CH0_REG.","DMA_OUT_STATE_CH0_REG.","0xe4 - DMA_OUT_STATE_CH0_REG.","DMA_OUTFIFO_STATUS_CH0_REG.","0xd8 - DMA_OUTFIFO_STATUS_CH0_REG.","","","","Field <code>AHB_TESTADDR</code> reader - reserved","Field <code>AHB_TESTADDR</code> writer - reserved","Field <code>AHB_TESTMODE</code> reader - reserved","Field <code>AHB_TESTMODE</code> writer - reserved","DMA_AHB_TEST_REG.","Register <code>AHB_TEST</code> reader","Register <code>AHB_TEST</code> writer","Bits 4:5 - reserved","Bits 4:5 - reserved","Bits 0:2 - reserved","Bits 0:2 - reserved","Writes raw bits to the register.","","","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","","","","Field <code>DATE</code> reader - register version.","DMA_DATE_REG.","Field <code>DATE</code> writer - register version.","Register <code>DATE</code> reader","Register <code>DATE</code> writer","Writes raw bits to the register.","","","Bits 0:31 - register version.","Bits 0:31 - register version.","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","","","","Field <code>INDSCR_BURST_EN</code> reader - Set this bit to 1 to enable …","Field <code>INDSCR_BURST_EN</code> writer - Set this bit to 1 to enable …","DMA_IN_CONF%s_CH%s_REG.","Field <code>IN_DATA_BURST_EN</code> reader - Set this bit to 1 to …","Field <code>IN_DATA_BURST_EN</code> writer - Set this bit to 1 to …","Field <code>IN_LOOP_TEST</code> reader - reserved","Field <code>IN_LOOP_TEST</code> writer - reserved","Field <code>IN_RST</code> reader - This bit is used to reset DMA …","Field <code>IN_RST</code> writer - This bit is used to reset DMA …","Field <code>MEM_TRANS_EN</code> reader - Set this bit 1 to enable …","Field <code>MEM_TRANS_EN</code> writer - Set this bit 1 to enable …","Register <code>IN_CONF0_CH%s</code> reader","Register <code>IN_CONF0_CH%s</code> writer","Writes raw bits to the register.","","","Returns the argument unchanged.","Bit 3 - Set this bit to 1 to enable INCR burst transfer …","Bit 3 - Set this bit to 1 to enable INCR burst transfer …","Bit 1 - reserved","Bit 1 - reserved","Bit 0 - This bit is used to reset DMA channel 0 Rx FSM and …","Bit 0 - This bit is used to reset DMA channel 0 Rx FSM and …","Bit 2 - Set this bit to 1 to enable INCR burst transfer …","Bit 2 - Set this bit to 1 to enable INCR burst transfer …","Calls <code>U::from(self)</code>.","Bit 4 - Set this bit 1 to enable automatic transmitting …","Bit 4 - Set this bit 1 to enable automatic transmitting …","","","","Field <code>IN_CHECK_OWNER</code> reader - Set this bit to enable …","Field <code>IN_CHECK_OWNER</code> writer - Set this bit to enable …","DMA_IN_CONF1_CH0_REG.","Register <code>IN_CONF1_CH0</code> reader","Register <code>IN_CONF1_CH0</code> writer","Writes raw bits to the register.","","","Returns the argument unchanged.","Bit 12 - Set this bit to enable checking the owner …","Bit 12 - Set this bit to enable checking the owner …","Calls <code>U::from(self)</code>.","","","","Field <code>INLINK_DSCR_BF0</code> reader - The address of the last …","DMA_IN_DSCR_BF%s_CH%s_REG.","Register <code>IN_DSCR_BF0_CH%s</code> reader","","","Returns the argument unchanged.","Bits 0:31 - The address of the last inlink descriptor x-1.","Calls <code>U::from(self)</code>.","","","","Field <code>INLINK_DSCR_BF1</code> reader - The address of the …","DMA_IN_DSCR_BF1_CH0_REG.","Register <code>IN_DSCR_BF1_CH0</code> reader","","","Returns the argument unchanged.","Bits 0:31 - The address of the second-to-last inlink …","Calls <code>U::from(self)</code>.","","","","Field <code>INLINK_DSCR</code> reader - The address of the current …","DMA_IN_DSCR_CH0_REG.","Register <code>IN_DSCR_CH0</code> reader","","","Returns the argument unchanged.","Bits 0:31 - The address of the current inlink descriptor x.","Calls <code>U::from(self)</code>.","","","","DMA_IN_ERR_EOF_DES_ADDR_CH0_REG.","Field <code>IN_ERR_EOF_DES_ADDR</code> reader - This register stores …","Register <code>IN_ERR_EOF_DES_ADDR_CH0</code> reader","","","Returns the argument unchanged.","Bits 0:31 - This register stores the address of the inlink …","Calls <code>U::from(self)</code>.","","","","Field <code>INLINK_ADDR</code> reader - This register stores the 20 …","Field <code>INLINK_ADDR</code> writer - This register stores the 20 …","Field <code>INLINK_AUTO_RET</code> reader - Set this bit to return to …","Field <code>INLINK_AUTO_RET</code> writer - Set this bit to return to …","Field <code>INLINK_PARK</code> reader - 1: the inlink descriptor’s …","Field <code>INLINK_RESTART</code> reader - Set this bit to mount a new …","Field <code>INLINK_RESTART</code> writer - Set this bit to mount a new …","Field <code>INLINK_START</code> reader - Set this bit to start dealing …","Field <code>INLINK_START</code> writer - Set this bit to start dealing …","Field <code>INLINK_STOP</code> reader - Set this bit to stop dealing …","Field <code>INLINK_STOP</code> writer - Set this bit to stop dealing …","DMA_IN_LINK_CH%s_REG.","Register <code>IN_LINK_CH%s</code> reader","Register <code>IN_LINK_CH%s</code> writer","Writes raw bits to the register.","","","Returns the argument unchanged.","Bits 0:19 - This register stores the 20 least significant …","Bits 0:19 - This register stores the 20 least significant …","Bit 20 - Set this bit to return to current inlink …","Bit 20 - Set this bit to return to current inlink …","Bit 24 - 1: the inlink descriptor’s FSM is in idle …","Bit 23 - Set this bit to mount a new inlink descriptor.","Bit 23 - Set this bit to mount a new inlink descriptor.","Bit 22 - Set this bit to start dealing with the inlink …","Bit 22 - Set this bit to start dealing with the inlink …","Bit 21 - Set this bit to stop dealing with the inlink …","Bit 21 - Set this bit to stop dealing with the inlink …","Calls <code>U::from(self)</code>.","","","","DMA_IN_PERI_SEL_CH%s_REG.","Field <code>PERI_IN_SEL</code> reader - This register is used to select …","Field <code>PERI_IN_SEL</code> writer - This register is used to select …","Register <code>IN_PERI_SEL_CH%s</code> reader","Register <code>IN_PERI_SEL_CH%s</code> writer","Writes raw bits to the register.","","","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","Bits 0:5 - This register is used to select peripheral for …","Bits 0:5 - This register is used to select peripheral for …","","","","Field <code>INFIFO_POP</code> reader - Set this bit to pop data from …","Field <code>INFIFO_POP</code> writer - Set this bit to pop data from …","Field <code>INFIFO_RDATA</code> reader - This register stores the data …","DMA_IN_POP_CH0_REG.","Register <code>IN_POP_CH0</code> reader","Register <code>IN_POP_CH0</code> writer","Writes raw bits to the register.","","","Returns the argument unchanged.","Bit 12 - Set this bit to pop data from DMA FIFO.","Bit 12 - Set this bit to pop data from DMA FIFO.","Bits 0:11 - This register stores the data popping from DMA …","Calls <code>U::from(self)</code>.","","","","DMA_IN_PRI_CH%s_REG.","Register <code>IN_PRI_CH%s</code> reader","Field <code>RX_PRI</code> reader - The priority of Rx channel 0. The …","Field <code>RX_PRI</code> writer - The priority of Rx channel 0. The …","Register <code>IN_PRI_CH%s</code> writer","Writes raw bits to the register.","","","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","Bits 0:3 - The priority of Rx channel 0. The larger of the …","Bits 0:3 - The priority of Rx channel 0. The larger of the …","","","","Field <code>INLINK_DSCR_ADDR</code> reader - This register stores the …","Field <code>IN_DSCR_STATE</code> reader - reserved","DMA_IN_STATE_CH0_REG.","Field <code>IN_STATE</code> reader - reserved","Register <code>IN_STATE_CH0</code> reader","","","Returns the argument unchanged.","Bits 18:19 - reserved","Bits 20:22 - reserved","Bits 0:17 - This register stores the current inlink …","Calls <code>U::from(self)</code>.","","","","DMA_IN_SUC_EOF_DES_ADDR_CH0_REG.","Field <code>IN_SUC_EOF_DES_ADDR</code> reader - This register stores …","Register <code>IN_SUC_EOF_DES_ADDR_CH0</code> reader","","","Returns the argument unchanged.","Bits 0:31 - This register stores the address of the inlink …","Calls <code>U::from(self)</code>.","","","","Field <code>INFIFO_CNT</code> reader - The register stores the byte …","Field <code>INFIFO_EMPTY</code> reader - L1 Rx FIFO empty signal for Rx …","Field <code>INFIFO_FULL</code> reader - L1 Rx FIFO full signal for Rx …","DMA_INFIFO_STATUS_CH0_REG.","Field <code>IN_BUF_HUNGRY</code> reader - reserved","Field <code>IN_REMAIN_UNDER_1B</code> reader - reserved","Field <code>IN_REMAIN_UNDER_2B</code> reader - reserved","Field <code>IN_REMAIN_UNDER_3B</code> reader - reserved","Field <code>IN_REMAIN_UNDER_4B</code> reader - reserved","Register <code>INFIFO_STATUS_CH0</code> reader","","","Returns the argument unchanged.","Bit 27 - reserved","Bit 23 - reserved","Bit 24 - reserved","Bit 25 - reserved","Bit 26 - reserved","Bits 2:7 - The register stores the byte number of the data …","Bit 1 - L1 Rx FIFO empty signal for Rx channel 0.","Bit 0 - L1 Rx FIFO full signal for Rx channel 0.","Calls <code>U::from(self)</code>.","","","","Field <code>INFIFO_OVF</code> writer - Set this bit to clear the …","Field <code>INFIFO_UDF</code> writer - Set this bit to clear the …","DMA_INT_CLR_CH%s_REG.","Field <code>IN_DONE</code> writer - Set this bit to clear the …","Field <code>IN_DSCR_EMPTY</code> writer - Set this bit to clear the …","Field <code>IN_DSCR_ERR</code> writer - Set this bit to clear the …","Field <code>IN_ERR_EOF</code> writer - Set this bit to clear the …","Field <code>IN_SUC_EOF</code> writer - Set this bit to clear the …","Field <code>OUTFIFO_OVF</code> writer - Set this bit to clear the …","Field <code>OUTFIFO_UDF</code> writer - Set this bit to clear the …","Field <code>OUT_DONE</code> writer - Set this bit to clear the …","Field <code>OUT_DSCR_ERR</code> writer - Set this bit to clear the …","Field <code>OUT_EOF</code> writer - Set this bit to clear the …","Field <code>OUT_TOTAL_EOF</code> writer - Set this bit to clear the …","Register <code>INT_CLR_CH%s</code> writer","Writes raw bits to the register.","","","Returns the argument unchanged.","Bit 0 - Set this bit to clear the IN_DONE_CH_INT interrupt.","Bit 7 - Set this bit to clear the IN_DSCR_EMPTY_CH_INT …","Bit 5 - Set this bit to clear the IN_DSCR_ERR_CH_INT …","Bit 2 - Set this bit to clear the IN_ERR_EOF_CH_INT …","Bit 1 - Set this bit to clear the IN_SUC_EOF_CH_INT …","Bit 9 - Set this bit to clear the INFIFO_OVF_L1_CH_INT …","Bit 10 - Set this bit to clear the INFIFO_UDF_L1_CH_INT …","Calls <code>U::from(self)</code>.","Bit 3 - Set this bit to clear the OUT_DONE_CH_INT …","Bit 6 - Set this bit to clear the OUT_DSCR_ERR_CH_INT …","Bit 4 - Set this bit to clear the OUT_EOF_CH_INT interrupt.","Bit 8 - Set this bit to clear the OUT_TOTAL_EOF_CH_INT …","Bit 11 - Set this bit to clear the OUTFIFO_OVF_L1_CH_INT …","Bit 12 - Set this bit to clear the OUTFIFO_UDF_L1_CH_INT …","","","","Field <code>INFIFO_OVF</code> reader - The interrupt enable bit for the …","Field <code>INFIFO_OVF</code> writer - The interrupt enable bit for the …","Field <code>INFIFO_UDF</code> reader - The interrupt enable bit for the …","Field <code>INFIFO_UDF</code> writer - The interrupt enable bit for the …","DMA_INT_ENA_CH%s_REG.","Field <code>IN_DONE</code> reader - The interrupt enable bit for the …","Field <code>IN_DONE</code> writer - The interrupt enable bit for the …","Field <code>IN_DSCR_EMPTY</code> reader - The interrupt enable bit for …","Field <code>IN_DSCR_EMPTY</code> writer - The interrupt enable bit for …","Field <code>IN_DSCR_ERR</code> reader - The interrupt enable bit for …","Field <code>IN_DSCR_ERR</code> writer - The interrupt enable bit for …","Field <code>IN_ERR_EOF</code> reader - The interrupt enable bit for the …","Field <code>IN_ERR_EOF</code> writer - The interrupt enable bit for the …","Field <code>IN_SUC_EOF</code> reader - The interrupt enable bit for the …","Field <code>IN_SUC_EOF</code> writer - The interrupt enable bit for the …","Field <code>OUTFIFO_OVF</code> reader - The interrupt enable bit for …","Field <code>OUTFIFO_OVF</code> writer - The interrupt enable bit for …","Field <code>OUTFIFO_UDF</code> reader - The interrupt enable bit for …","Field <code>OUTFIFO_UDF</code> writer - The interrupt enable bit for …","Field <code>OUT_DONE</code> reader - The interrupt enable bit for the …","Field <code>OUT_DONE</code> writer - The interrupt enable bit for the …","Field <code>OUT_DSCR_ERR</code> reader - The interrupt enable bit for …","Field <code>OUT_DSCR_ERR</code> writer - The interrupt enable bit for …","Field <code>OUT_EOF</code> reader - The interrupt enable bit for the …","Field <code>OUT_EOF</code> writer - The interrupt enable bit for the …","Field <code>OUT_TOTAL_EOF</code> reader - The interrupt enable bit for …","Field <code>OUT_TOTAL_EOF</code> writer - The interrupt enable bit for …","Register <code>INT_ENA_CH%s</code> reader","Register <code>INT_ENA_CH%s</code> writer","Writes raw bits to the register.","","","Returns the argument unchanged.","Bit 0 - The interrupt enable bit for the IN_DONE_CH_INT …","Bit 0 - The interrupt enable bit for the IN_DONE_CH_INT …","Bit 7 - The interrupt enable bit for the …","Bit 7 - The interrupt enable bit for the …","Bit 5 - The interrupt enable bit for the …","Bit 5 - The interrupt enable bit for the …","Bit 2 - The interrupt enable bit for the IN_ERR_EOF_CH_INT …","Bit 2 - The interrupt enable bit for the IN_ERR_EOF_CH_INT …","Bit 1 - The interrupt enable bit for the IN_SUC_EOF_CH_INT …","Bit 1 - The interrupt enable bit for the IN_SUC_EOF_CH_INT …","Bit 9 - The interrupt enable bit for the …","Bit 9 - The interrupt enable bit for the …","Bit 10 - The interrupt enable bit for the …","Bit 10 - The interrupt enable bit for the …","Calls <code>U::from(self)</code>.","Bit 3 - The interrupt enable bit for the OUT_DONE_CH_INT …","Bit 3 - The interrupt enable bit for the OUT_DONE_CH_INT …","Bit 6 - The interrupt enable bit for the …","Bit 6 - The interrupt enable bit for the …","Bit 4 - The interrupt enable bit for the OUT_EOF_CH_INT …","Bit 4 - The interrupt enable bit for the OUT_EOF_CH_INT …","Bit 8 - The interrupt enable bit for the …","Bit 8 - The interrupt enable bit for the …","Bit 11 - The interrupt enable bit for the …","Bit 11 - The interrupt enable bit for the …","Bit 12 - The interrupt enable bit for the …","Bit 12 - The interrupt enable bit for the …","","","","Field <code>INFIFO_OVF</code> reader - This raw interrupt bit turns to …","Field <code>INFIFO_OVF</code> writer - This raw interrupt bit turns to …","Field <code>INFIFO_UDF</code> reader - This raw interrupt bit turns to …","Field <code>INFIFO_UDF</code> writer - This raw interrupt bit turns to …","DMA_INT_RAW_CH%s_REG.","Field <code>IN_DONE</code> reader - The raw interrupt bit turns to high …","Field <code>IN_DONE</code> writer - The raw interrupt bit turns to high …","Field <code>IN_DSCR_EMPTY</code> reader - The raw interrupt bit turns …","Field <code>IN_DSCR_EMPTY</code> writer - The raw interrupt bit turns …","Field <code>IN_DSCR_ERR</code> reader - The raw interrupt bit turns to …","Field <code>IN_DSCR_ERR</code> writer - The raw interrupt bit turns to …","Field <code>IN_ERR_EOF</code> reader - The raw interrupt bit turns to …","Field <code>IN_ERR_EOF</code> writer - The raw interrupt bit turns to …","Field <code>IN_SUC_EOF</code> reader - The raw interrupt bit turns to …","Field <code>IN_SUC_EOF</code> writer - The raw interrupt bit turns to …","Field <code>OUTFIFO_OVF</code> reader - This raw interrupt bit turns to …","Field <code>OUTFIFO_OVF</code> writer - This raw interrupt bit turns to …","Field <code>OUTFIFO_UDF</code> reader - This raw interrupt bit turns to …","Field <code>OUTFIFO_UDF</code> writer - This raw interrupt bit turns to …","Field <code>OUT_DONE</code> reader - The raw interrupt bit turns to …","Field <code>OUT_DONE</code> writer - The raw interrupt bit turns to …","Field <code>OUT_DSCR_ERR</code> reader - The raw interrupt bit turns to …","Field <code>OUT_DSCR_ERR</code> writer - The raw interrupt bit turns to …","Field <code>OUT_EOF</code> reader - The raw interrupt bit turns to high …","Field <code>OUT_EOF</code> writer - The raw interrupt bit turns to high …","Field <code>OUT_TOTAL_EOF</code> reader - The raw interrupt bit turns …","Field <code>OUT_TOTAL_EOF</code> writer - The raw interrupt bit turns …","Register <code>INT_RAW_CH%s</code> reader","Register <code>INT_RAW_CH%s</code> writer","Writes raw bits to the register.","","","Returns the argument unchanged.","Bit 0 - The raw interrupt bit turns to high level when the …","Bit 0 - The raw interrupt bit turns to high level when the …","Bit 7 - The raw interrupt bit turns to high level when Rx …","Bit 7 - The raw interrupt bit turns to high level when Rx …","Bit 5 - The raw interrupt bit turns to high level when …","Bit 5 - The raw interrupt bit turns to high level when …","Bit 2 - The raw interrupt bit turns to high level when …","Bit 2 - The raw interrupt bit turns to high level when …","Bit 1 - The raw interrupt bit turns to high level when the …","Bit 1 - The raw interrupt bit turns to high level when the …","Bit 9 - This raw interrupt bit turns to high level when …","Bit 9 - This raw interrupt bit turns to high level when …","Bit 10 - This raw interrupt bit turns to high level when …","Bit 10 - This raw interrupt bit turns to high level when …","Calls <code>U::from(self)</code>.","Bit 3 - The raw interrupt bit turns to high level when the …","Bit 3 - The raw interrupt bit turns to high level when the …","Bit 6 - The raw interrupt bit turns to high level when …","Bit 6 - The raw interrupt bit turns to high level when …","Bit 4 - The raw interrupt bit turns to high level when the …","Bit 4 - The raw interrupt bit turns to high level when the …","Bit 8 - The raw interrupt bit turns to high level when …","Bit 8 - The raw interrupt bit turns to high level when …","Bit 11 - This raw interrupt bit turns to high level when …","Bit 11 - This raw interrupt bit turns to high level when …","Bit 12 - This raw interrupt bit turns to high level when …","Bit 12 - This raw interrupt bit turns to high level when …","","","","Field <code>INFIFO_OVF</code> reader - The raw interrupt status bit for …","Field <code>INFIFO_UDF</code> reader - The raw interrupt status bit for …","DMA_INT_ST_CH0_REG.","Field <code>IN_DONE</code> reader - The raw interrupt status bit for …","Field <code>IN_DSCR_EMPTY</code> reader - The raw interrupt status bit …","Field <code>IN_DSCR_ERR</code> reader - The raw interrupt status bit …","Field <code>IN_ERR_EOF</code> reader - The raw interrupt status bit for …","Field <code>IN_SUC_EOF</code> reader - The raw interrupt status bit for …","Field <code>OUTFIFO_OVF</code> reader - The raw interrupt status bit …","Field <code>OUTFIFO_UDF</code> reader - The raw interrupt status bit …","Field <code>OUT_DONE</code> reader - The raw interrupt status bit for …","Field <code>OUT_DSCR_ERR</code> reader - The raw interrupt status bit …","Field <code>OUT_EOF</code> reader - The raw interrupt status bit for …","Field <code>OUT_TOTAL_EOF</code> reader - The raw interrupt status bit …","Register <code>INT_ST_CH0</code> reader","","","Returns the argument unchanged.","Bit 0 - The raw interrupt status bit for the …","Bit 7 - The raw interrupt status bit for the …","Bit 5 - The raw interrupt status bit for the …","Bit 2 - The raw interrupt status bit for the …","Bit 1 - The raw interrupt status bit for the …","Bit 9 - The raw interrupt status bit for the …","Bit 10 - The raw interrupt status bit for the …","Calls <code>U::from(self)</code>.","Bit 3 - The raw interrupt status bit for the …","Bit 6 - The raw interrupt status bit for the …","Bit 4 - The raw interrupt status bit for the …","Bit 8 - The raw interrupt status bit for the …","Bit 11 - The raw interrupt status bit for the …","Bit 12 - The raw interrupt status bit for the …","","","","Field <code>AHBM_RST_INTER</code> reader - Set this bit, then clear …","Field <code>AHBM_RST_INTER</code> writer - Set this bit, then clear …","Field <code>ARB_PRI_DIS</code> reader - Set this bit to disable …","Field <code>ARB_PRI_DIS</code> writer - Set this bit to disable …","Field <code>CLK_EN</code> reader - reg_clk_en","Field <code>CLK_EN</code> writer - reg_clk_en","DMA_MISC_CONF_REG.","Register <code>MISC_CONF</code> reader","Register <code>MISC_CONF</code> writer","Bit 0 - Set this bit, then clear this bit to reset the …","Bit 0 - Set this bit, then clear this bit to reset the …","Bit 2 - Set this bit to disable priority arbitration …","Bit 2 - Set this bit to disable priority arbitration …","Writes raw bits to the register.","","","Bit 3 - reg_clk_en","Bit 3 - reg_clk_en","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","","","","Field <code>OUTDSCR_BURST_EN</code> reader - Set this bit to 1 to …","Field <code>OUTDSCR_BURST_EN</code> writer - Set this bit to 1 to …","Field <code>OUT_AUTO_WRBACK</code> reader - Set this bit to enable …","Field <code>OUT_AUTO_WRBACK</code> writer - Set this bit to enable …","DMA_OUT_CONF%s_CH%s_REG.","Field <code>OUT_DATA_BURST_EN</code> reader - Set this bit to 1 to …","Field <code>OUT_DATA_BURST_EN</code> writer - Set this bit to 1 to …","Field <code>OUT_EOF_MODE</code> reader - EOF flag generation mode when …","Field <code>OUT_EOF_MODE</code> writer - EOF flag generation mode when …","Field <code>OUT_LOOP_TEST</code> reader - reserved","Field <code>OUT_LOOP_TEST</code> writer - reserved","Field <code>OUT_RST</code> reader - This bit is used to reset DMA …","Field <code>OUT_RST</code> writer - This bit is used to reset DMA …","Register <code>OUT_CONF0_CH%s</code> reader","Register <code>OUT_CONF0_CH%s</code> writer","Writes raw bits to the register.","","","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","Bit 2 - Set this bit to enable automatic outlink-writeback …","Bit 2 - Set this bit to enable automatic outlink-writeback …","Bit 5 - Set this bit to 1 to enable INCR burst transfer …","Bit 5 - Set this bit to 1 to enable INCR burst transfer …","Bit 3 - EOF flag generation mode when transmitting data. …","Bit 3 - EOF flag generation mode when transmitting data. …","Bit 1 - reserved","Bit 1 - reserved","Bit 0 - This bit is used to reset DMA channel 0 Tx FSM and …","Bit 0 - This bit is used to reset DMA channel 0 Tx FSM and …","Bit 4 - Set this bit to 1 to enable INCR burst transfer …","Bit 4 - Set this bit to 1 to enable INCR burst transfer …","","","","Field <code>OUT_CHECK_OWNER</code> reader - Set this bit to enable …","Field <code>OUT_CHECK_OWNER</code> writer - Set this bit to enable …","DMA_OUT_CONF1_CH%s_REG.","Register <code>OUT_CONF1_CH%s</code> reader","Register <code>OUT_CONF1_CH%s</code> writer","Writes raw bits to the register.","","","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","Bit 12 - Set this bit to enable checking the owner …","Bit 12 - Set this bit to enable checking the owner …","","","","Field <code>OUTLINK_DSCR_BF0</code> reader - The address of the last …","DMA_OUT_DSCR_BF0_CH0_REG.","Register <code>OUT_DSCR_BF0_CH0</code> reader","","","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","Bits 0:31 - The address of the last outlink descriptor y-1.","","","","Field <code>OUTLINK_DSCR_BF1</code> reader - The address of the …","DMA_OUT_DSCR_BF1_CH0_REG.","Register <code>OUT_DSCR_BF1_CH0</code> reader","","","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","Bits 0:31 - The address of the second-to-last inlink …","","","","Field <code>OUTLINK_DSCR</code> reader - The address of the current …","DMA_OUT_DSCR_CH0_REG.","Register <code>OUT_DSCR_CH0</code> reader","","","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","Bits 0:31 - The address of the current outlink descriptor …","","","","DMA_OUT_EOF_BFR_DES_ADDR_CH0_REG.","Field <code>OUT_EOF_BFR_DES_ADDR</code> reader - This register stores …","Register <code>OUT_EOF_BFR_DES_ADDR_CH0</code> reader","","","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","Bits 0:31 - This register stores the address of the …","","","","DMA_OUT_EOF_DES_ADDR_CH%s_REG.","Field <code>OUT_EOF_DES_ADDR</code> reader - This register stores the …","Register <code>OUT_EOF_DES_ADDR_CH%s</code> reader","","","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","Bits 0:31 - This register stores the address of the …","","","","Field <code>OUTLINK_ADDR</code> reader - This register stores the 20 …","Field <code>OUTLINK_ADDR</code> writer - This register stores the 20 …","Field <code>OUTLINK_PARK</code> reader - 1: the outlink descriptor’s …","Field <code>OUTLINK_RESTART</code> reader - Set this bit to restart a …","Field <code>OUTLINK_RESTART</code> writer - Set this bit to restart a …","Field <code>OUTLINK_START</code> reader - Set this bit to start dealing …","Field <code>OUTLINK_START</code> writer - Set this bit to start dealing …","Field <code>OUTLINK_STOP</code> reader - Set this bit to stop dealing …","Field <code>OUTLINK_STOP</code> writer - Set this bit to stop dealing …","DMA_OUT_LINK_CH%s_REG.","Register <code>OUT_LINK_CH%s</code> reader","Register <code>OUT_LINK_CH%s</code> writer","Writes raw bits to the register.","","","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","Bits 0:19 - This register stores the 20 least significant …","Bits 0:19 - This register stores the 20 least significant …","Bit 23 - 1: the outlink descriptor’s FSM is in idle …","Bit 22 - Set this bit to restart a new outlink from the …","Bit 22 - Set this bit to restart a new outlink from the …","Bit 21 - Set this bit to start dealing with the outlink …","Bit 21 - Set this bit to start dealing with the outlink …","Bit 20 - Set this bit to stop dealing with the outlink …","Bit 20 - Set this bit to stop dealing with the outlink …","","","","DMA_OUT_PERI_SEL_CH%s_REG.","Field <code>PERI_OUT_SEL</code> reader - This register is used to …","Field <code>PERI_OUT_SEL</code> writer - This register is used to …","Register <code>OUT_PERI_SEL_CH%s</code> reader","Register <code>OUT_PERI_SEL_CH%s</code> writer","Writes raw bits to the register.","","","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","Bits 0:5 - This register is used to select peripheral for …","Bits 0:5 - This register is used to select peripheral for …","","","","DMA_OUT_PRI_CH%s_REG.","Register <code>OUT_PRI_CH%s</code> reader","Field <code>TX_PRI</code> reader - The priority of Tx channel 0. The …","Field <code>TX_PRI</code> writer - The priority of Tx channel 0. The …","Register <code>OUT_PRI_CH%s</code> writer","Writes raw bits to the register.","","","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","","","Bits 0:3 - The priority of Tx channel 0. The larger of the …","Bits 0:3 - The priority of Tx channel 0. The larger of the …","","Field <code>OUTFIFO_PUSH</code> reader - Set this bit to push data into …","Field <code>OUTFIFO_PUSH</code> writer - Set this bit to push data into …","Field <code>OUTFIFO_WDATA</code> reader - This register stores the data …","Field <code>OUTFIFO_WDATA</code> writer - This register stores the data …","DMA_OUT_PUSH_CH0_REG.","Register <code>OUT_PUSH_CH0</code> reader","Register <code>OUT_PUSH_CH0</code> writer","Writes raw bits to the register.","","","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","Bit 9 - Set this bit to push data into DMA FIFO.","Bit 9 - Set this bit to push data into DMA FIFO.","Bits 0:8 - This register stores the data that need to be …","Bits 0:8 - This register stores the data that need to be …","","","","Field <code>OUTLINK_DSCR_ADDR</code> reader - This register stores the …","Field <code>OUT_DSCR_STATE</code> reader - reserved","DMA_OUT_STATE_CH0_REG.","Field <code>OUT_STATE</code> reader - reserved","Register <code>OUT_STATE_CH0</code> reader","","","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","Bits 18:19 - reserved","Bits 20:22 - reserved","Bits 0:17 - This register stores the current outlink …","","","","Field <code>OUTFIFO_CNT</code> reader - The register stores the byte …","Field <code>OUTFIFO_EMPTY</code> reader - L1 Tx FIFO empty signal for …","Field <code>OUTFIFO_FULL</code> reader - L1 Tx FIFO full signal for Tx …","DMA_OUTFIFO_STATUS_CH0_REG.","Field <code>OUT_REMAIN_UNDER_1B</code> reader - reserved","Field <code>OUT_REMAIN_UNDER_2B</code> reader - reserved","Field <code>OUT_REMAIN_UNDER_3B</code> reader - reserved","Field <code>OUT_REMAIN_UNDER_4B</code> reader - reserved","Register <code>OUTFIFO_STATUS_CH0</code> reader","","","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","Bit 23 - reserved","Bit 24 - reserved","Bit 25 - reserved","Bit 26 - reserved","Bits 2:7 - The register stores the byte number of the data …","Bit 1 - L1 Tx FIFO empty signal for Tx channel 0.","Bit 0 - L1 Tx FIFO full signal for Tx channel 0.","","","","K_MEM (rw) register accessor: The memory that stores k.","MULT_CONF (rw) register accessor: I2S RX configure register","MULT_DATE (rw) register accessor: Version control register","MULT_INT_CLR (w) register accessor: I2S interrupt clear …","MULT_INT_ENA (rw) register accessor: I2S interrupt enable …","MULT_INT_RAW (r) register accessor: I2S interrupt raw …","MULT_INT_ST (r) register accessor: I2S interrupt status …","PX_MEM (rw) register accessor: The memory that stores Px.","PY_MEM (rw) register accessor: The memory that stores Py.","Register block","","","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","The memory that stores k.","0x100..0x120 - The memory that stores k.","Iterator for array of: 0x100..0x120 - The memory that …","I2S RX configure register","0x1c - I2S RX configure register","Version control register","0xfc - Version control register","I2S interrupt clear register.","0x18 - I2S interrupt clear register.","I2S interrupt enable register.","0x14 - I2S interrupt enable register.","I2S interrupt raw register, valid in level.","0x0c - I2S interrupt raw register, valid in level.","I2S interrupt status register.","0x10 - I2S interrupt status register.","The memory that stores Px.","0x120..0x140 - The memory that stores Px.","Iterator for array of: 0x120..0x140 - The memory that …","The memory that stores Py.","0x140..0x160 - The memory that stores Py.","Iterator for array of: 0x140..0x160 - The memory that …","","","","The memory that stores k.","Register <code>K_MEM[%s]</code> reader","Register <code>K_MEM[%s]</code> writer","Writes raw bits to the register.","","","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","","","","Field <code>CLK_EN</code> reader - clk gate","Field <code>CLK_EN</code> writer - clk gate","Field <code>KEY_LENGTH</code> reader - Set this bit to start receiving …","Field <code>KEY_LENGTH</code> writer - Set this bit to start receiving …","I2S RX configure register","Register <code>MULT_CONF</code> reader","Field <code>RESET</code> writer - Set this bit to reset Rx AFIFO","Field <code>SECURITY_MODE</code> reader - Set this bit to enable slave …","Field <code>SECURITY_MODE</code> writer - Set this bit to enable slave …","Field <code>START</code> reader - Set this bit to reset receiver","Field <code>START</code> writer - Set this bit to reset receiver","Field <code>VERIFICATION_RESULT</code> reader - Reserve","Register <code>MULT_CONF</code> writer","Field <code>WORK_MODE</code> reader - Reserved","Field <code>WORK_MODE</code> writer - Reserved","Writes raw bits to the register.","","","Bit 4 - clk gate","Bit 4 - clk gate","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","Bit 2 - Set this bit to start receiving data","Bit 2 - Set this bit to start receiving data","Bit 1 - Set this bit to reset Rx AFIFO","Bit 3 - Set this bit to enable slave receiver mode","Bit 3 - Set this bit to enable slave receiver mode","Bit 0 - Set this bit to reset receiver","Bit 0 - Set this bit to reset receiver","","","","Bit 8 - Reserve","Bits 5:7 - Reserved","Bits 5:7 - Reserved","Field <code>DATE</code> reader - ECC mult version control register","Field <code>DATE</code> writer - ECC mult version control register","Version control register","Register <code>MULT_DATE</code> reader","Register <code>MULT_DATE</code> writer","Writes raw bits to the register.","","","Bits 0:27 - ECC mult version control register","Bits 0:27 - ECC mult version control register","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","","","","Field <code>CALC_DONE_INT_CLR</code> writer - Set this bit to clear the …","I2S interrupt clear register.","Register <code>MULT_INT_CLR</code> writer","Writes raw bits to the register.","","","Bit 0 - Set this bit to clear the i2s_rx_done_int interrupt","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","","","","Field <code>CALC_DONE_INT_ENA</code> reader - The interrupt enable bit …","Field <code>CALC_DONE_INT_ENA</code> writer - The interrupt enable bit …","I2S interrupt enable register.","Register <code>MULT_INT_ENA</code> reader","Register <code>MULT_INT_ENA</code> writer","Writes raw bits to the register.","","","Bit 0 - The interrupt enable bit for the i2s_rx_done_int …","Bit 0 - The interrupt enable bit for the i2s_rx_done_int …","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","","","","Field <code>CALC_DONE_INT_RAW</code> reader - The raw interrupt status …","I2S interrupt raw register, valid in level.","Register <code>MULT_INT_RAW</code> reader","","","Bit 0 - The raw interrupt status bit for the …","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","","","","Field <code>CALC_DONE_INT_ST</code> reader - The masked interrupt …","I2S interrupt status register.","Register <code>MULT_INT_ST</code> reader","","","Bit 0 - The masked interrupt status bit for the …","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","","","","The memory that stores Px.","Register <code>PX_MEM[%s]</code> reader","Register <code>PX_MEM[%s]</code> writer","Writes raw bits to the register.","","","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","","","","The memory that stores Py.","Register <code>PY_MEM[%s]</code> reader","Register <code>PY_MEM[%s]</code> writer","Writes raw bits to the register.","","","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","","","","CLK (rw) register accessor: eFuse clcok configuration …","CMD (rw) register accessor: eFuse command register.","CONF (rw) register accessor: eFuse operation mode …","DAC_CONF (rw) register accessor: Controls the eFuse …","DATE (rw) register accessor: eFuse version register.","INT_CLR (w) register accessor: eFuse interrupt clear …","INT_ENA (rw) register accessor: eFuse interrupt enable …","INT_RAW (rw) register accessor: eFuse raw interrupt …","INT_ST (r) register accessor: eFuse interrupt status …","PGM_CHECK_VALUE0 (rw) register accessor: Register 0 that …","PGM_CHECK_VALUE1 (rw) register accessor: Register 1 that …","PGM_CHECK_VALUE2 (rw) register accessor: Register 2 that …","PGM_DATA0 (rw) register accessor: Register 0 that stores …","PGM_DATA1 (rw) register accessor: Register 1 that stores …","PGM_DATA2 (rw) register accessor: Register 2 that stores …","PGM_DATA3 (rw) register accessor: Register 3 that stores …","PGM_DATA4 (rw) register accessor: Register 4 that stores …","PGM_DATA5 (rw) register accessor: Register 5 that stores …","PGM_DATA6 (rw) register accessor: Register 6 that stores …","PGM_DATA7 (rw) register accessor: Register 7 that stores …","RD_BLK1_DATA0 (r) register accessor: BLOCK1 data register …","RD_BLK1_DATA1 (r) register accessor: BLOCK1 data register …","RD_BLK1_DATA2 (r) register accessor: BLOCK1 data register …","RD_BLK2_DATA0 (r) register accessor: Register 0 of BLOCK2.","RD_BLK2_DATA1 (r) register accessor: Register 1 of BLOCK2.","RD_BLK2_DATA2 (r) register accessor: Register 2 of BLOCK2.","RD_BLK2_DATA3 (r) register accessor: Register 3 of BLOCK2.","RD_BLK2_DATA4 (r) register accessor: Register 4 of BLOCK2.","RD_BLK2_DATA5 (r) register accessor: Register 5 of BLOCK2.","RD_BLK2_DATA6 (r) register accessor: Register 6 of BLOCK2.","RD_BLK2_DATA7 (r) register accessor: Register 7 of BLOCK2.","RD_BLK3_DATA0 (r) register accessor: Register 0 of BLOCK3.","RD_BLK3_DATA1 (r) register accessor: Register 1 of BLOCK3.","RD_BLK3_DATA2 (r) register accessor: Register 2 of BLOCK3.","RD_BLK3_DATA3 (r) register accessor: Register 3 of BLOCK3.","RD_BLK3_DATA4 (r) register accessor: Register 4 of BLOCK3.","RD_BLK3_DATA5 (r) register accessor: Register 5 of BLOCK3.","RD_BLK3_DATA6 (r) register accessor: Register 6 of BLOCK3.","RD_BLK3_DATA7 (r) register accessor: Register 7 of BLOCK3.","RD_REPEAT_DATA0 (r) register accessor: BLOCK0 data …","RD_REPEAT_ERR (r) register accessor: Programming error …","RD_RS_ERR (r) register accessor: Programming error record …","RD_TIM_CONF (rw) register accessor: Configures read timing …","RD_WR_DIS (r) register accessor: BLOCK0 data register 0.","Register block","STATUS (r) register accessor: eFuse status register.","WR_TIM_CONF0 (rw) register accessor: Configurarion …","WR_TIM_CONF1 (rw) register accessor: Configurarion …","WR_TIM_CONF2 (rw) register accessor: Configurarion …","","","eFuse clcok configuration register.","0x88 - eFuse clcok configuration register.","eFuse command register.","0x94 - eFuse command register.","eFuse operation mode configuraiton register","0x8c - eFuse operation mode configuraiton register","Controls the eFuse programming voltage.","0x108 - Controls the eFuse programming voltage.","eFuse version register.","0x1fc - eFuse version register.","Returns the argument unchanged.","eFuse interrupt clear register.","0x104 - eFuse interrupt clear register.","eFuse interrupt enable register.","0x100 - eFuse interrupt enable register.","eFuse raw interrupt register.","0x98 - eFuse raw interrupt register.","eFuse interrupt status register.","0x9c - eFuse interrupt status register.","Calls <code>U::from(self)</code>.","Register 0 that stores the RS code to be programmed.","0x20 - Register 0 that stores the RS code to be programmed.","Register 1 that stores the RS code to be programmed.","0x24 - Register 1 that stores the RS code to be programmed.","Register 2 that stores the RS code to be programmed.","0x28 - Register 2 that stores the RS code to be programmed.","Register 0 that stores data to be programmed.","0x00 - Register 0 that stores data to be programmed.","Register 1 that stores data to be programmed.","0x04 - Register 1 that stores data to be programmed.","Register 2 that stores data to be programmed.","0x08 - Register 2 that stores data to be programmed.","Register 3 that stores data to be programmed.","0x0c - Register 3 that stores data to be programmed.","Register 4 that stores data to be programmed.","0x10 - Register 4 that stores data to be programmed.","Register 5 that stores data to be programmed.","0x14 - Register 5 that stores data to be programmed.","Register 6 that stores data to be programmed.","0x18 - Register 6 that stores data to be programmed.","Register 7 that stores data to be programmed.","0x1c - Register 7 that stores data to be programmed.","BLOCK1 data register 0.","0x34 - BLOCK1 data register 0.","BLOCK1 data register 1.","0x38 - BLOCK1 data register 1.","BLOCK1 data register 2.","0x3c - BLOCK1 data register 2.","Register 0 of BLOCK2.","0x40 - Register 0 of BLOCK2.","Register 1 of BLOCK2.","0x44 - Register 1 of BLOCK2.","Register 2 of BLOCK2.","0x48 - Register 2 of BLOCK2.","Register 3 of BLOCK2.","0x4c - Register 3 of BLOCK2.","Register 4 of BLOCK2.","0x50 - Register 4 of BLOCK2.","Register 5 of BLOCK2.","0x54 - Register 5 of BLOCK2.","Register 6 of BLOCK2.","0x58 - Register 6 of BLOCK2.","Register 7 of BLOCK2.","0x5c - Register 7 of BLOCK2.","Register 0 of BLOCK3.","0x60 - Register 0 of BLOCK3.","Register 1 of BLOCK3.","0x64 - Register 1 of BLOCK3.","Register 2 of BLOCK3.","0x68 - Register 2 of BLOCK3.","Register 3 of BLOCK3.","0x6c - Register 3 of BLOCK3.","Register 4 of BLOCK3.","0x70 - Register 4 of BLOCK3.","Register 5 of BLOCK3.","0x74 - Register 5 of BLOCK3.","Register 6 of BLOCK3.","0x78 - Register 6 of BLOCK3.","Register 7 of BLOCK3.","0x7c - Register 7 of BLOCK3.","BLOCK0 data register 1.","0x30 - BLOCK0 data register 1.","Programming error record register 0 of BLOCK0.","0x80 - Programming error record register 0 of BLOCK0.","Programming error record register 0 of BLOCK1-10.","0x84 - Programming error record register 0 of BLOCK1-10.","Configures read timing parameters.","0x10c - Configures read timing parameters.","BLOCK0 data register 0.","0x2c - BLOCK0 data register 0.","eFuse status register.","0x90 - eFuse status register.","","","","Configurarion register 0 of eFuse programming timing …","0x110 - Configurarion register 0 of eFuse programming …","Configurarion register 1 of eFuse programming timing …","0x114 - Configurarion register 1 of eFuse programming …","Configurarion register 2 of eFuse programming timing …","0x118 - Configurarion register 2 of eFuse programming …","eFuse clcok configuration register.","Field <code>EFUSE_MEM_FORCE_PD</code> reader - Set this bit to force …","Field <code>EFUSE_MEM_FORCE_PD</code> writer - Set this bit to force …","Field <code>EFUSE_MEM_FORCE_PU</code> reader - Set this bit to force …","Field <code>EFUSE_MEM_FORCE_PU</code> writer - Set this bit to force …","Field <code>EN</code> reader - Set this bit and force to enable clock …","Field <code>EN</code> writer - Set this bit and force to enable clock …","Field <code>MEM_CLK_FORCE_ON</code> reader - Set this bit and force to …","Field <code>MEM_CLK_FORCE_ON</code> writer - Set this bit and force to …","Register <code>CLK</code> reader","Register <code>CLK</code> writer","Writes raw bits to the register.","","","Bit 0 - Set this bit to force eFuse SRAM into power-saving …","Bit 0 - Set this bit to force eFuse SRAM into power-saving …","Bit 2 - Set this bit to force eFuse SRAM into working mode.","Bit 2 - Set this bit to force eFuse SRAM into working mode.","Bit 16 - Set this bit and force to enable clock signal of …","Bit 16 - Set this bit and force to enable clock signal of …","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","Bit 1 - Set this bit and force to activate clock signal of …","Bit 1 - Set this bit and force to activate clock signal of …","","","","Field <code>BLK_NUM</code> reader - The serial number of the block to …","Field <code>BLK_NUM</code> writer - The serial number of the block to …","eFuse command register.","Field <code>PGM_CMD</code> reader - Set this bit to send programming …","Field <code>PGM_CMD</code> writer - Set this bit to send programming …","Register <code>CMD</code> reader","Field <code>READ_CMD</code> reader - Set this bit to send read command.","Field <code>READ_CMD</code> writer - Set this bit to send read command.","Register <code>CMD</code> writer","Writes raw bits to the register.","Bits 2:3 - The serial number of the block to be …","Bits 2:3 - The serial number of the block to be …","","","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","Bit 1 - Set this bit to send programming command.","Bit 1 - Set this bit to send programming command.","Bit 0 - Set this bit to send read command.","Bit 0 - Set this bit to send read command.","","","","eFuse operation mode configuraiton register","Field <code>OP_CODE</code> reader - 0x5A5A: Operate programming command …","Field <code>OP_CODE</code> writer - 0x5A5A: Operate programming command …","Register <code>CONF</code> reader","Register <code>CONF</code> writer","Writes raw bits to the register.","","","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","Bits 0:15 - 0x5A5A: Operate programming command 0x5AA5: …","Bits 0:15 - 0x5A5A: Operate programming command 0x5AA5: …","","","","Field <code>DAC_CLK_DIV</code> reader - Controls the division factor of …","Field <code>DAC_CLK_DIV</code> writer - Controls the division factor of …","Field <code>DAC_CLK_PAD_SEL</code> reader - Don’t care.","Field <code>DAC_CLK_PAD_SEL</code> writer - Don’t care.","Controls the eFuse programming voltage.","Field <code>DAC_NUM</code> reader - Controls the rising period of the …","Field <code>DAC_NUM</code> writer - Controls the rising period of the …","Field <code>OE_CLR</code> reader - Reduces the power supply of the …","Field <code>OE_CLR</code> writer - Reduces the power supply of the …","Register <code>DAC_CONF</code> reader","Register <code>DAC_CONF</code> writer","Writes raw bits to the register.","","","Bits 0:7 - Controls the division factor of the rising …","Bits 0:7 - Controls the division factor of the rising …","Bit 8 - Don’t care.","Bit 8 - Don’t care.","Bits 9:16 - Controls the rising period of the programming …","Bits 9:16 - Controls the rising period of the programming …","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","Bit 17 - Reduces the power supply of the programming …","Bit 17 - Reduces the power supply of the programming …","","","","Field <code>DATE</code> reader - Stores eFuse version.","eFuse version register.","Field <code>DATE</code> writer - Stores eFuse version.","Register <code>DATE</code> reader","Register <code>DATE</code> writer","Writes raw bits to the register.","","","Bits 0:27 - Stores eFuse version.","Bits 0:27 - Stores eFuse version.","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","","","","eFuse interrupt clear register.","Field <code>PGM_DONE_INT_CLR</code> writer - The clear signal for …","Field <code>READ_DONE_INT_CLR</code> writer - The clear signal for …","Register <code>INT_CLR</code> writer","Writes raw bits to the register.","","","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","Bit 1 - The clear signal for pgm_done interrupt.","Bit 0 - The clear signal for read_done interrupt.","","","","eFuse interrupt enable register.","Field <code>PGM_DONE_INT_ENA</code> reader - The enable signal for …","Field <code>PGM_DONE_INT_ENA</code> writer - The enable signal for …","Register <code>INT_ENA</code> reader","Field <code>READ_DONE_INT_ENA</code> reader - The enable signal for …","Field <code>READ_DONE_INT_ENA</code> writer - The enable signal for …","Register <code>INT_ENA</code> writer","Writes raw bits to the register.","","","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","Bit 1 - The enable signal for pgm_done interrupt.","Bit 1 - The enable signal for pgm_done interrupt.","Bit 0 - The enable signal for read_done interrupt.","Bit 0 - The enable signal for read_done interrupt.","","","","eFuse raw interrupt register.","Field <code>PGM_DONE_INT_RAW</code> reader - The raw bit signal for …","Field <code>PGM_DONE_INT_RAW</code> writer - The raw bit signal for …","Register <code>INT_RAW</code> reader","Field <code>READ_DONE_INT_RAW</code> reader - The raw bit signal for …","Field <code>READ_DONE_INT_RAW</code> writer - The raw bit signal for …","Register <code>INT_RAW</code> writer","Writes raw bits to the register.","","","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","Bit 1 - The raw bit signal for pgm_done interrupt.","Bit 1 - The raw bit signal for pgm_done interrupt.","Bit 0 - The raw bit signal for read_done interrupt.","Bit 0 - The raw bit signal for read_done interrupt.","","","","eFuse interrupt status register.","Field <code>PGM_DONE_INT_ST</code> reader - The status signal for …","Register <code>INT_ST</code> reader","Field <code>READ_DONE_INT_ST</code> reader - The status signal for …","","","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","Bit 1 - The status signal for pgm_done interrupt.","Bit 0 - The status signal for read_done interrupt.","","","","Register 0 that stores the RS code to be programmed.","Field <code>PGM_RS_DATA_0</code> reader - The content of the 0th 32-bit …","Field <code>PGM_RS_DATA_0</code> writer - The content of the 0th 32-bit …","Register <code>PGM_CHECK_VALUE0</code> reader","Register <code>PGM_CHECK_VALUE0</code> writer","Writes raw bits to the register.","","","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","Bits 0:31 - The content of the 0th 32-bit RS code to be …","Bits 0:31 - The content of the 0th 32-bit RS code to be …","","","","Register 1 that stores the RS code to be programmed.","Field <code>PGM_RS_DATA_1</code> reader - The content of the 1st 32-bit …","Field <code>PGM_RS_DATA_1</code> writer - The content of the 1st 32-bit …","Register <code>PGM_CHECK_VALUE1</code> reader","Register <code>PGM_CHECK_VALUE1</code> writer","Writes raw bits to the register.","","","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","Bits 0:31 - The content of the 1st 32-bit RS code to be …","Bits 0:31 - The content of the 1st 32-bit RS code to be …","","","","Register 2 that stores the RS code to be programmed.","Field <code>PGM_RS_DATA_2</code> reader - The content of the 2nd 32-bit …","Field <code>PGM_RS_DATA_2</code> writer - The content of the 2nd 32-bit …","Register <code>PGM_CHECK_VALUE2</code> reader","Register <code>PGM_CHECK_VALUE2</code> writer","Writes raw bits to the register.","","","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","Bits 0:31 - The content of the 2nd 32-bit RS code to be …","Bits 0:31 - The content of the 2nd 32-bit RS code to be …","","","","Register 0 that stores data to be programmed.","Field <code>PGM_DATA_0</code> reader - The content of the 0th 32-bit …","Field <code>PGM_DATA_0</code> writer - The content of the 0th 32-bit …","Register <code>PGM_DATA0</code> reader","Register <code>PGM_DATA0</code> writer","Writes raw bits to the register.","","","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","Bits 0:31 - The content of the 0th 32-bit data to be …","Bits 0:31 - The content of the 0th 32-bit data to be …","","","","Register 1 that stores data to be programmed.","Field <code>PGM_DATA_1</code> reader - The content of the 1st 32-bit …","Field <code>PGM_DATA_1</code> writer - The content of the 1st 32-bit …","Register <code>PGM_DATA1</code> reader","Register <code>PGM_DATA1</code> writer","Writes raw bits to the register.","","","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","Bits 0:31 - The content of the 1st 32-bit data to be …","Bits 0:31 - The content of the 1st 32-bit data to be …","","","","Register 2 that stores data to be programmed.","Field <code>PGM_DATA_2</code> reader - The content of the 2nd 32-bit …","Field <code>PGM_DATA_2</code> writer - The content of the 2nd 32-bit …","Register <code>PGM_DATA2</code> reader","Register <code>PGM_DATA2</code> writer","Writes raw bits to the register.","","","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","Bits 0:31 - The content of the 2nd 32-bit data to be …","Bits 0:31 - The content of the 2nd 32-bit data to be …","","","","Register 3 that stores data to be programmed.","Field <code>PGM_DATA_3</code> reader - The content of the 3rd 32-bit …","Field <code>PGM_DATA_3</code> writer - The content of the 3rd 32-bit …","Register <code>PGM_DATA3</code> reader","Register <code>PGM_DATA3</code> writer","Writes raw bits to the register.","","","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","Bits 0:31 - The content of the 3rd 32-bit data to be …","Bits 0:31 - The content of the 3rd 32-bit data to be …","","","","Register 4 that stores data to be programmed.","Field <code>PGM_DATA_4</code> reader - The content of the 4th 32-bit …","Field <code>PGM_DATA_4</code> writer - The content of the 4th 32-bit …","Register <code>PGM_DATA4</code> reader","Register <code>PGM_DATA4</code> writer","Writes raw bits to the register.","","","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","Bits 0:31 - The content of the 4th 32-bit data to be …","Bits 0:31 - The content of the 4th 32-bit data to be …","","","","Register 5 that stores data to be programmed.","Field <code>PGM_DATA_5</code> reader - The content of the 5th 32-bit …","Field <code>PGM_DATA_5</code> writer - The content of the 5th 32-bit …","Register <code>PGM_DATA5</code> reader","Register <code>PGM_DATA5</code> writer","Writes raw bits to the register.","","","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","Bits 0:31 - The content of the 5th 32-bit data to be …","Bits 0:31 - The content of the 5th 32-bit data to be …","","","","Register 6 that stores data to be programmed.","Field <code>PGM_DATA_6</code> reader - The content of the 6th 32-bit …","Field <code>PGM_DATA_6</code> writer - The content of the 6th 32-bit …","Register <code>PGM_DATA6</code> reader","Register <code>PGM_DATA6</code> writer","Writes raw bits to the register.","","","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","Bits 0:31 - The content of the 6th 32-bit data to be …","Bits 0:31 - The content of the 6th 32-bit data to be …","","","","Register 7 that stores data to be programmed.","Field <code>PGM_DATA_7</code> reader - The content of the 7th 32-bit …","Field <code>PGM_DATA_7</code> writer - The content of the 7th 32-bit …","Register <code>PGM_DATA7</code> reader","Register <code>PGM_DATA7</code> writer","Writes raw bits to the register.","","","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","Bits 0:31 - The content of the 7th 32-bit data to be …","Bits 0:31 - The content of the 7th 32-bit data to be …","","","","Register <code>RD_BLK1_DATA0</code> reader","BLOCK1 data register 0.","Field <code>SYSTEM_DATA0</code> reader - Stores the bits [0:31] of …","","","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","Bits 0:31 - Stores the bits [0:31] of system data.","","","","Register <code>RD_BLK1_DATA1</code> reader","BLOCK1 data register 1.","Field <code>SYSTEM_DATA1</code> reader - Stores the bits [32:63] of …","","","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","Bits 0:31 - Stores the bits [32:63] of system data.","","","","Register <code>RD_BLK1_DATA2</code> reader","BLOCK1 data register 2.","Field <code>SYSTEM_DATA2</code> reader - Stores the bits [64:87] of …","","","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","Bits 0:23 - Stores the bits [64:87] of system data.","","","","Field <code>BLK2_DATA0</code> reader - Store the bit [0:31] of MAC.","Register <code>RD_BLK2_DATA0</code> reader","Register 0 of BLOCK2.","Bits 0:31 - Store the bit [0:31] of MAC.","","","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","","","","Field <code>BLK2_EFUSE_VERSION</code> reader - Store efuse version.","Field <code>LDO_VOL_BIAS_CONFIG_LOW</code> reader - Store the bit [0:2] …","Field <code>MAC_ID_HIGH</code> reader - Store the bit [31:47] of MAC.","Field <code>PKG_VERSION</code> reader - Store package version.","Register <code>RD_BLK2_DATA1</code> reader","Register 1 of BLOCK2.","Field <code>RF_REF_I_BIAS_CONFIG</code> reader - Store rf configuration …","Field <code>WAFER_VERSION</code> reader - Store wafer version.","Bits 22:24 - Store efuse version.","","","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","Bits 29:31 - Store the bit [0:2] of ido configuration …","Bits 0:15 - Store the bit [31:47] of MAC.","Bits 19:21 - Store package version.","Bits 25:28 - Store rf configuration parameters.","","","","Bits 16:18 - Store wafer version.","Field <code>LDO_VOL_BIAS_CONFIG_HIGH</code> reader - Store the bit [3:29…","Field <code>PVT_LOW</code> reader - Store the bit [0:4] of pvt.","Register <code>RD_BLK2_DATA2</code> reader","Register 2 of BLOCK2.","","","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","Bits 0:26 - Store the bit [3:29] of ido configuration …","Bits 27:31 - Store the bit [0:4] of pvt.","","","","Field <code>ADC_CALIBRATION_0</code> reader - Store the bit [0:21] of …","Field <code>PVT_HIGH</code> reader - Store the bit [5:14] of pvt.","Register <code>RD_BLK2_DATA3</code> reader","Register 3 of BLOCK2.","Bits 10:31 - Store the bit [0:21] of ADC calibration data.","","","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","Bits 0:9 - Store the bit [5:14] of pvt.","","","","Field <code>ADC_CALIBRATION_1</code> reader - Store the bit [22:53] of …","Register <code>RD_BLK2_DATA4</code> reader","Register 4 of BLOCK2.","Bits 0:31 - Store the bit [22:53] of ADC calibration data.","","","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","","","","Field <code>ADC_CALIBRATION_2</code> reader - Store the bit [54:85] of …","Register <code>RD_BLK2_DATA5</code> reader","Register 5 of BLOCK2.","Bits 0:31 - Store the bit [54:85] of ADC calibration data.","","","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","","","","Field <code>ADC_CALIBRATION_3</code> reader - Store the bit [86:96] of …","Field <code>BLK2_RESERVED_DATA_0</code> reader - Store the bit [0:20] …","Register <code>RD_BLK2_DATA6</code> reader","Register 6 of BLOCK2.","Bits 0:10 - Store the bit [86:96] of ADC calibration data.","Bits 11:31 - Store the bit [0:20] of block2 reserved data.","","","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","","","","Field <code>BLK2_RESERVED_DATA_1</code> reader - Store the bit [21:52] …","Register <code>RD_BLK2_DATA7</code> reader","Register 7 of BLOCK2.","Bits 0:31 - Store the bit [21:52] of block2 reserved data.","","","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","","","","Field <code>BLK3_DATA0</code> reader - Store the first 32-bit of Block3.","Register <code>RD_BLK3_DATA0</code> reader","Register 0 of BLOCK3.","Bits 0:31 - Store the first 32-bit of Block3.","","","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","","","","Field <code>BLK3_DATA1</code> reader - Store the second 32-bit of …","Register <code>RD_BLK3_DATA1</code> reader","Register 1 of BLOCK3.","Bits 0:31 - Store the second 32-bit of Block3.","","","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","","","","Field <code>BLK3_DATA2</code> reader - Store the third 32-bit of Block3.","Register <code>RD_BLK3_DATA2</code> reader","Register 2 of BLOCK3.","Bits 0:31 - Store the third 32-bit of Block3.","","","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","","","","Field <code>BLK3_DATA3</code> reader - Store the fourth 32-bit of …","Register <code>RD_BLK3_DATA3</code> reader","Register 3 of BLOCK3.","Bits 0:31 - Store the fourth 32-bit of Block3.","","","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","","","","Field <code>BLK3_DATA4</code> reader - Store the fifth 32-bit of Block3.","Register <code>RD_BLK3_DATA4</code> reader","Register 4 of BLOCK3.","Bits 0:31 - Store the fifth 32-bit of Block3.","","","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","","","","Field <code>BLK3_DATA5</code> reader - Store the sixth 32-bit of Block3.","Register <code>RD_BLK3_DATA5</code> reader","Register 5 of BLOCK3.","Bits 0:31 - Store the sixth 32-bit of Block3.","","","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","","","","Field <code>BLK3_DATA6</code> reader - Store the seventh 32-bit of …","Register <code>RD_BLK3_DATA6</code> reader","Register 6 of BLOCK3.","Bits 0:31 - Store the seventh 32-bit of Block3.","","","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","","","","Field <code>BLK3_DATA7</code> reader - Store the eighth 32-bit of …","Register <code>RD_BLK3_DATA7</code> reader","Register 7 of BLOCK3.","Bits 0:31 - Store the eighth 32-bit of Block3.","","","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","","","","Field <code>DIS_DIRECT_BOOT</code> reader - This bit set means disable …","Field <code>DIS_DOWNLOAD_ICACHE</code> reader - The bit be set to …","Field <code>DIS_DOWNLOAD_MANUAL_ENCRYPT</code> reader - The bit be set …","Field <code>DIS_DOWNLOAD_MODE</code> reader - Set this bit to disable …","Field <code>DIS_PAD_JTAG</code> reader - Set this bit to disable pad …","Field <code>ENABLE_SECURITY_DOWNLOAD</code> reader - Set this bit to …","Field <code>FLASH_TPUW</code> reader - Configures flash waiting time …","Field <code>FORCE_SEND_RESUME</code> reader - Set this bit to force ROM …","Register <code>RD_REPEAT_DATA0</code> reader","Field <code>RD_DIS</code> reader - The bit be set to disable software …","BLOCK0 data register 1.","Field <code>RPT4_RESERVED</code> reader - Reserved (used for four …","Field <code>SECURE_BOOT_EN</code> reader - The bit be set to enable …","Field <code>SPI_BOOT_ENCRYPT_DECRYPT_CNT</code> reader - These bits be …","Field <code>UART_PRINT_CONTROL</code> reader - Set this bit to disable …","Field <code>WDT_DELAY_SEL</code> reader - Selects RTC watchdog timeout …","Field <code>XTS_KEY_LENGTH_256</code> reader - The bit be set means …","","","Bit 15 - This bit set means disable direct_boot mode.","Bit 5 - The bit be set to disable icache in download mode.","Bit 6 - The bit be set to disable manual encryption.","Bit 14 - Set this bit to disable download mode (boot_mode…","Bit 4 - Set this bit to disable pad jtag.","Bit 16 - Set this bit to enable secure UART download mode.","Bits 17:20 - Configures flash waiting time after power-up, …","Bit 13 - Set this bit to force ROM code to send a resume …","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","Bits 0:1 - The bit be set to disable software read …","Bits 22:31 - Reserved (used for four backups method).","Bit 21 - The bit be set to enable secure boot.","Bits 7:9 - These bits be set to enable SPI boot …","","","","Bits 11:12 - Set this bit to disable usb printing.","Bits 2:3 - Selects RTC watchdog timeout threshold, in unit …","Bit 10 - The bit be set means XTS_AES use the whole …","Field <code>DIS_DIRECT_BOOT_ERR</code> reader - If any bit in this …","Field <code>DIS_DOWNLOAD_ICACHE_ERR</code> reader - If any bit in this …","Field <code>DIS_DOWNLOAD_MANUAL_ENCRYPT_ERR</code> reader - If any bit …","Field <code>DIS_DOWNLOAD_MODE_ERR</code> reader - If any bit in this …","Field <code>DIS_PAD_JTAG_ERR</code> reader - If any bit in DIS_PAD_JTAG …","Field <code>ENABLE_SECURITY_DOWNLOAD_ERR</code> reader - If any bit in …","Field <code>FLASH_TPUW_ERR</code> reader - If any bit in this filed is …","Field <code>FORCE_SEND_RESUME_ERR</code> reader - If any bit in …","Register <code>RD_REPEAT_ERR</code> reader","Field <code>RD_DIS_ERR</code> reader - If any bit in RD_DIS is 1, then …","Programming error record register 0 of BLOCK0.","Field <code>RPT4_RESERVED_ERR</code> reader - Reserved.","Field <code>SECURE_BOOT_EN_ERR</code> reader - If any bit in this filed …","Field <code>SPI_BOOT_ENCRYPT_DECRYPT_CNT_ERR</code> reader - If any bit …","Field <code>UART_PRINT_CONTROL_ERR</code> reader - If any bit in …","Field <code>WDT_DELAY_SEL_ERR</code> reader - If any bit in …","Field <code>XTS_KEY_LENGTH_256_ERR</code> reader - If any bit in …","","","Bit 15 - If any bit in this filed is 1, then it indicates …","Bit 5 - If any bit in this filed is 1, then it indicates a …","Bit 6 - If any bit in DIS_DOWNLOAD_MANUAL_ENCRYPT is 1, …","Bit 14 - If any bit in this filed is 1, then it indicates …","Bit 4 - If any bit in DIS_PAD_JTAG is 1, then it indicates …","Bit 16 - If any bit in this filed is 1, then it indicates …","Bits 17:20 - If any bit in this filed is 1, then it …","Bit 13 - If any bit in FORCE_SEND_RESUME is 1, then it …","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","Bits 0:1 - If any bit in RD_DIS is 1, then it indicates a …","Bits 22:31 - Reserved.","Bit 21 - If any bit in this filed is 1, then it indicates …","Bits 7:9 - If any bit in SPI_BOOT_ENCRYPT_DECRYPT_CNT is …","","","","Bits 11:12 - If any bit in UART_PRINT_CONTROL is 1, then …","Bits 2:3 - If any bit in WDT_DELAY_SEL is 1, then it …","Bit 10 - If any bit in XTS_KEY_LENGTH_256 is 1, then it …","Field <code>BLK1_ERR_NUM</code> reader - The value of this signal means …","Field <code>BLK1_FAIL</code> reader - 0: Means no failure and that the …","Field <code>BLK2_ERR_NUM</code> reader - The value of this signal means …","Field <code>BLK2_FAIL</code> reader - 0: Means no failure and that the …","Field <code>BLK3_ERR_NUM</code> reader - The value of this signal means …","Field <code>BLK3_FAIL</code> reader - 0: Means no failure and that the …","Register <code>RD_RS_ERR</code> reader","Programming error record register 0 of BLOCK1-10.","Bits 0:2 - The value of this signal means the number of …","Bit 3 - 0: Means no failure and that the data of block1 is …","Bits 4:6 - The value of this signal means the number of …","Bit 7 - 0: Means no failure and that the data of block2 is …","Bits 8:10 - The value of this signal means the number of …","Bit 11 - 0: Means no failure and that the block3 data is …","","","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","","","","Register <code>RD_TIM_CONF</code> reader","Configures read timing parameters.","Field <code>READ_INIT_NUM</code> reader - Configures the initial read …","Field <code>READ_INIT_NUM</code> writer - Configures the initial read …","Field <code>THR_A</code> reader - Configures hold time for efuse read.","Field <code>THR_A</code> writer - Configures hold time for efuse read.","Field <code>TRD</code> reader - Configures pulse time for efuse read.","Field <code>TRD</code> writer - Configures pulse time for efuse read.","Field <code>TSUR_A</code> reader - Configures setup time for efuse read.","Field <code>TSUR_A</code> writer - Configures setup time for efuse read.","Register <code>RD_TIM_CONF</code> writer","Writes raw bits to the register.","","","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","Bits 24:31 - Configures the initial read time of eFuse.","Bits 24:31 - Configures the initial read time of eFuse.","Bits 0:7 - Configures hold time for efuse read.","Bits 0:7 - Configures hold time for efuse read.","Bits 8:15 - Configures pulse time for efuse read.","Bits 8:15 - Configures pulse time for efuse read.","","","Bits 16:23 - Configures setup time for efuse read.","Bits 16:23 - Configures setup time for efuse read.","","Register <code>RD_WR_DIS</code> reader","BLOCK0 data register 0.","Field <code>WR_DIS</code> reader - Disable programming of individual …","","","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","","","","Bits 0:7 - Disable programming of individual eFuses.","Field <code>BLK0_VALID_BIT_CNT</code> reader - Record the number of bit …","Field <code>OTP_CSB_SW</code> reader - The value of OTP_CSB_SW.","Field <code>OTP_LOAD_SW</code> reader - The value of OTP_LOAD_SW.","Field <code>OTP_PGENB_SW</code> reader - The value of OTP_PGENB_SW.","Field <code>OTP_STROBE_SW</code> reader - The value of OTP_STROBE_SW.","Field <code>OTP_VDDQ_C_SYNC2</code> reader - The value of …","Field <code>OTP_VDDQ_IS_SW</code> reader - The value of OTP_VDDQ_IS_SW.","Register <code>STATUS</code> reader","Field <code>STATE</code> reader - Indicates the state of the eFuse …","eFuse status register.","Bits 10:15 - Record the number of bit ‘1’ in BLOCK0.","","","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","Bit 7 - The value of OTP_CSB_SW.","Bit 4 - The value of OTP_LOAD_SW.","Bit 8 - The value of OTP_PGENB_SW.","Bit 6 - The value of OTP_STROBE_SW.","Bit 5 - The value of OTP_VDDQ_C_SYNC2.","Bit 9 - The value of OTP_VDDQ_IS_SW.","Bits 0:3 - Indicates the state of the eFuse state machine.","","","","Register <code>WR_TIM_CONF0</code> reader","Field <code>THP_A</code> reader - Configures hold time for efuse …","Field <code>THP_A</code> writer - Configures hold time for efuse …","Field <code>TPGM_INACTIVE</code> reader - Configures pulse time for …","Field <code>TPGM_INACTIVE</code> writer - Configures pulse time for …","Field <code>TPGM</code> reader - Configures pulse time for burning ‘1…","Field <code>TPGM</code> writer - Configures pulse time for burning ‘1…","Register <code>WR_TIM_CONF0</code> writer","Configurarion register 0 of eFuse programming timing …","Writes raw bits to the register.","","","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","Bits 0:7 - Configures hold time for efuse program.","Bits 0:7 - Configures hold time for efuse program.","Bits 16:31 - Configures pulse time for burning ‘1’ bit.","Bits 16:31 - Configures pulse time for burning ‘1’ bit.","Bits 8:15 - Configures pulse time for burning ‘0’ bit.","Bits 8:15 - Configures pulse time for burning ‘0’ bit.","","","","Field <code>PWR_ON_NUM</code> reader - Configures the power up time for …","Field <code>PWR_ON_NUM</code> writer - Configures the power up time for …","Register <code>WR_TIM_CONF1</code> reader","Field <code>TSUP_A</code> reader - Configures setup time for efuse …","Field <code>TSUP_A</code> writer - Configures setup time for efuse …","Register <code>WR_TIM_CONF1</code> writer","Configurarion register 1 of eFuse programming timing …","Writes raw bits to the register.","","","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","Bits 8:23 - Configures the power up time for VDDQ.","Bits 8:23 - Configures the power up time for VDDQ.","","","Bits 0:7 - Configures setup time for efuse program.","Bits 0:7 - Configures setup time for efuse program.","","Field <code>PWR_OFF_NUM</code> reader - Configures the power outage …","Field <code>PWR_OFF_NUM</code> writer - Configures the power outage …","Register <code>WR_TIM_CONF2</code> reader","Register <code>WR_TIM_CONF2</code> writer","Configurarion register 2 of eFuse programming timing …","Writes raw bits to the register.","","","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","Bits 0:15 - Configures the power outage time for VDDQ.","Bits 0:15 - Configures the power outage time for VDDQ.","","","","CACHE_ACS_CNT_CLR (w) register accessor: This description …","CACHE_CONF_MISC (rw) register accessor: This description …","CACHE_ENCRYPT_DECRYPT_CLK_FORCE_ON (rw) register accessor: …","CACHE_ENCRYPT_DECRYPT_RECORD_DISABLE (rw) register …","CACHE_ILG_INT_CLR (w) register accessor: This description …","CACHE_ILG_INT_ENA (rw) register accessor: This description …","CACHE_ILG_INT_ST (r) register accessor: This description …","CACHE_MMU_FAULT_CONTENT (r) register accessor: This …","CACHE_MMU_FAULT_VADDR (r) register accessor: This …","CACHE_MMU_OWNER (rw) register accessor: This description …","CACHE_MMU_POWER_CTRL (rw) register accessor: This …","CACHE_PRELOAD_INT_CTRL (rw) register accessor: This …","CACHE_REQUEST (rw) register accessor: This description …","CACHE_STATE (r) register accessor: This description will …","CACHE_SYNC_INT_CTRL (rw) register accessor: This …","CACHE_WRAP_AROUND_CTRL (rw) register accessor: This …","CLOCK_GATE (rw) register accessor: This description will …","CORE0_ACS_CACHE_INT_CLR (w) register accessor: This …","CORE0_ACS_CACHE_INT_ENA (rw) register accessor: This …","CORE0_ACS_CACHE_INT_ST (r) register accessor: This …","CORE0_DBUS_REJECT_ST (r) register accessor: This …","CORE0_DBUS_REJECT_VADDR (r) register accessor: This …","CORE0_IBUS_REJECT_ST (r) register accessor: This …","CORE0_IBUS_REJECT_VADDR (r) register accessor: This …","DBUS_TO_FLASH_END_VADDR (rw) register accessor: This …","DBUS_TO_FLASH_START_VADDR (rw) register accessor: This …","IBUS_TO_FLASH_END_VADDR (rw) register accessor: This …","IBUS_TO_FLASH_START_VADDR (rw) register accessor: This …","ICACHE_ATOMIC_OPERATE_ENA (rw) register accessor: This …","ICACHE_CTRL (rw) register accessor: This description will …","ICACHE_CTRL1 (rw) register accessor: This description will …","ICACHE_FREEZE (rw) register accessor: This description …","ICACHE_SYNC_ADDR (rw) register accessor: This description …","ICACHE_SYNC_CTRL (rw) register accessor: This description …","ICACHE_SYNC_SIZE (rw) register accessor: This description …","ICACHE_TAG_POWER_CTRL (rw) register accessor: This …","REG_DATE (rw) register accessor: This description will be …","Register block","","","This description will be updated in the near future.","0x64 - This description will be updated in the near future.","This description will be updated in the near future.","0xc8 - This description will be updated in the near future.","This description will be updated in the near future.","0xb8 - This description will be updated in the near future.","This description will be updated in the near future.","0xb4 - This description will be updated in the near future.","This description will be updated in the near future.","0x7c - This description will be updated in the near future.","This description will be updated in the near future.","0x78 - This description will be updated in the near future.","This description will be updated in the near future.","0x80 - This description will be updated in the near future.","This description will be updated in the near future.","0xa0 - This description will be updated in the near future.","This description will be updated in the near future.","0xa4 - This description will be updated in the near future.","This description will be updated in the near future.","0xc4 - This description will be updated in the near future.","This description will be updated in the near future.","0xac - This description will be updated in the near future.","This description will be updated in the near future.","0xbc - This description will be updated in the near future.","This description will be updated in the near future.","0xd4 - This description will be updated in the near future.","This description will be updated in the near future.","0xb0 - This description will be updated in the near future.","This description will be updated in the near future.","0xc0 - This description will be updated in the near future.","This description will be updated in the near future.","0xa8 - This description will be updated in the near future.","This description will be updated in the near future.","0x100 - This description will be updated in the near …","This description will be updated in the near future.","0x88 - This description will be updated in the near future.","This description will be updated in the near future.","0x84 - This description will be updated in the near future.","This description will be updated in the near future.","0x8c - This description will be updated in the near future.","This description will be updated in the near future.","0x90 - This description will be updated in the near future.","This description will be updated in the near future.","0x94 - This description will be updated in the near future.","This description will be updated in the near future.","0x98 - This description will be updated in the near future.","This description will be updated in the near future.","0x9c - This description will be updated in the near future.","This description will be updated in the near future.","0x60 - This description will be updated in the near future.","This description will be updated in the near future.","0x5c - This description will be updated in the near future.","Returns the argument unchanged.","This description will be updated in the near future.","0x58 - This description will be updated in the near future.","This description will be updated in the near future.","0x54 - This description will be updated in the near future.","This description will be updated in the near future.","0xd0 - This description will be updated in the near future.","This description will be updated in the near future.","0x00 - This description will be updated in the near future.","This description will be updated in the near future.","0x04 - This description will be updated in the near future.","This description will be updated in the near future.","0xcc - This description will be updated in the near future.","This description will be updated in the near future.","0x2c - This description will be updated in the near future.","This description will be updated in the near future.","0x28 - This description will be updated in the near future.","This description will be updated in the near future.","0x30 - This description will be updated in the near future.","This description will be updated in the near future.","0x08 - This description will be updated in the near future.","Calls <code>U::from(self)</code>.","This description will be updated in the near future.","0x3fc - This description will be updated in the near …","","","","This description will be updated in the near future.","Field <code>DBUS_ACS_CNT_CLR</code> writer - The bit is used to clear …","Field <code>IBUS_ACS_CNT_CLR</code> writer - The bit is used to clear …","Register <code>CACHE_ACS_CNT_CLR</code> writer","Writes raw bits to the register.","","","Bit 1 - The bit is used to clear dbus counter.","Returns the argument unchanged.","Bit 0 - The bit is used to clear ibus counter.","Calls <code>U::from(self)</code>.","","","","This description will be updated in the near future.","Field <code>CACHE_IGNORE_PRELOAD_MMU_ENTRY_FAULT</code> reader - The …","Field <code>CACHE_IGNORE_PRELOAD_MMU_ENTRY_FAULT</code> writer - The …","Field <code>CACHE_IGNORE_SYNC_MMU_ENTRY_FAULT</code> reader - The bit …","Field <code>CACHE_IGNORE_SYNC_MMU_ENTRY_FAULT</code> writer - The bit …","Field <code>CACHE_MMU_PAGE_SIZE</code> reader - This bit is used to …","Field <code>CACHE_MMU_PAGE_SIZE</code> writer - This bit is used to …","Field <code>CACHE_TRACE_ENA</code> reader - The bit is used to enable …","Field <code>CACHE_TRACE_ENA</code> writer - The bit is used to enable …","Register <code>CACHE_CONF_MISC</code> reader","Register <code>CACHE_CONF_MISC</code> writer","Writes raw bits to the register.","","","Bit 0 - The bit is used to disable checking mmu entry …","Bit 0 - The bit is used to disable checking mmu entry …","Bit 1 - The bit is used to disable checking mmu entry …","Bit 1 - The bit is used to disable checking mmu entry …","Bits 3:4 - This bit is used to choose mmu page size. …","Bits 3:4 - This bit is used to choose mmu page size. …","Bit 2 - The bit is used to enable cache trace function.","Bit 2 - The bit is used to enable cache trace function.","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","","","","This description will be updated in the near future.","Field <code>CLK_FORCE_ON_AUTO_CRYPT</code> reader - The bit is used to …","Field <code>CLK_FORCE_ON_AUTO_CRYPT</code> writer - The bit is used to …","Field <code>CLK_FORCE_ON_CRYPT</code> reader - The bit is used to close …","Field <code>CLK_FORCE_ON_CRYPT</code> writer - The bit is used to close …","Field <code>CLK_FORCE_ON_MANUAL_CRYPT</code> reader - The bit is used …","Field <code>CLK_FORCE_ON_MANUAL_CRYPT</code> writer - The bit is used …","Register <code>CACHE_ENCRYPT_DECRYPT_CLK_FORCE_ON</code> reader","Register <code>CACHE_ENCRYPT_DECRYPT_CLK_FORCE_ON</code> writer","Writes raw bits to the register.","","","Bit 1 - The bit is used to close clock gating of automatic …","Bit 1 - The bit is used to close clock gating of automatic …","Bit 2 - The bit is used to close clock gating of external …","Bit 2 - The bit is used to close clock gating of external …","Bit 0 - The bit is used to close clock gating of manual …","Bit 0 - The bit is used to close clock gating of manual …","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","","","","This description will be updated in the near future.","Register <code>CACHE_ENCRYPT_DECRYPT_RECORD_DISABLE</code> reader","Field <code>RECORD_DISABLE_DB_ENCRYPT</code> reader - Reserved.","Field <code>RECORD_DISABLE_DB_ENCRYPT</code> writer - Reserved.","Field <code>RECORD_DISABLE_G0CB_DECRYPT</code> reader - Reserved.","Field <code>RECORD_DISABLE_G0CB_DECRYPT</code> writer - Reserved.","Register <code>CACHE_ENCRYPT_DECRYPT_RECORD_DISABLE</code> writer","Writes raw bits to the register.","","","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","Bit 0 - Reserved.","Bit 0 - Reserved.","Bit 1 - Reserved.","Bit 1 - Reserved.","","","","This description will be updated in the near future.","Field <code>DBUS_CNT_OVF_INT_CLR</code> writer - The bit is used to …","Field <code>IBUS_CNT_OVF_INT_CLR</code> writer - The bit is used to …","Field <code>ICACHE_PRELOAD_OP_FAULT_INT_CLR</code> writer - The bit is …","Field <code>ICACHE_SYNC_OP_FAULT_INT_CLR</code> writer - The bit is …","Field <code>MMU_ENTRY_FAULT_INT_CLR</code> writer - The bit is used to …","Register <code>CACHE_ILG_INT_CLR</code> writer","Writes raw bits to the register.","","","Bit 8 - The bit is used to clear interrupt by dbus counter …","Returns the argument unchanged.","Bit 7 - The bit is used to clear interrupt by ibus counter …","Bit 1 - The bit is used to clear interrupt by preload …","Bit 0 - The bit is used to clear interrupt by sync …","Calls <code>U::from(self)</code>.","Bit 5 - The bit is used to clear interrupt by mmu entry …","","","","This description will be updated in the near future.","Field <code>DBUS_CNT_OVF_INT_ENA</code> reader - The bit is used to …","Field <code>DBUS_CNT_OVF_INT_ENA</code> writer - The bit is used to …","Field <code>IBUS_CNT_OVF_INT_ENA</code> reader - The bit is used to …","Field <code>IBUS_CNT_OVF_INT_ENA</code> writer - The bit is used to …","Field <code>ICACHE_PRELOAD_OP_FAULT_INT_ENA</code> reader - The bit is …","Field <code>ICACHE_PRELOAD_OP_FAULT_INT_ENA</code> writer - The bit is …","Field <code>ICACHE_SYNC_OP_FAULT_INT_ENA</code> reader - The bit is …","Field <code>ICACHE_SYNC_OP_FAULT_INT_ENA</code> writer - The bit is …","Field <code>MMU_ENTRY_FAULT_INT_ENA</code> reader - The bit is used to …","Field <code>MMU_ENTRY_FAULT_INT_ENA</code> writer - The bit is used to …","Register <code>CACHE_ILG_INT_ENA</code> reader","Register <code>CACHE_ILG_INT_ENA</code> writer","Writes raw bits to the register.","","","Bit 8 - The bit is used to enable interrupt by dbus …","Bit 8 - The bit is used to enable interrupt by dbus …","Returns the argument unchanged.","Bit 7 - The bit is used to enable interrupt by ibus …","Bit 7 - The bit is used to enable interrupt by ibus …","Bit 1 - The bit is used to enable interrupt by preload …","Bit 1 - The bit is used to enable interrupt by preload …","Bit 0 - The bit is used to enable interrupt by sync …","Bit 0 - The bit is used to enable interrupt by sync …","Calls <code>U::from(self)</code>.","Bit 5 - The bit is used to enable interrupt by mmu entry …","Bit 5 - The bit is used to enable interrupt by mmu entry …","","","","This description will be updated in the near future.","Field <code>DBUS_ACS_CNT_OVF_ST</code> reader - The bit is used to …","Field <code>DBUS_ACS_FLASH_MISS_CNT_OVF_ST</code> reader - The bit is …","Field <code>IBUS_ACS_CNT_OVF_ST</code> reader - The bit is used to …","Field <code>IBUS_ACS_MISS_CNT_OVF_ST</code> reader - The bit is used to …","Field <code>ICACHE_PRELOAD_OP_FAULT_ST</code> reader - The bit is used …","Field <code>ICACHE_SYNC_OP_FAULT_ST</code> reader - The bit is used to …","Field <code>MMU_ENTRY_FAULT_ST</code> reader - The bit is used to …","Register <code>CACHE_ILG_INT_ST</code> reader","","","Bit 9 - The bit is used to indicate interrupt by dbus …","Bit 10 - The bit is used to indicate interrupt by dbus …","Returns the argument unchanged.","Bit 7 - The bit is used to indicate interrupt by ibus …","Bit 8 - The bit is used to indicate interrupt by ibus …","Bit 1 - The bit is used to indicate interrupt by preload …","Bit 0 - The bit is used to indicate interrupt by sync …","Calls <code>U::from(self)</code>.","Bit 5 - The bit is used to indicate interrupt by mmu entry …","","","","Field <code>CACHE_MMU_FAULT_CODE</code> reader - The right-most 3 bits …","Field <code>CACHE_MMU_FAULT_CONTENT</code> reader - The bits are used …","This description will be updated in the near future.","Register <code>CACHE_MMU_FAULT_CONTENT</code> reader","","","Bits 10:13 - The right-most 3 bits are used to indicate …","Bits 0:7 - The bits are used to indicate the content of …","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","","","","Field <code>CACHE_MMU_FAULT_VADDR</code> reader - The bits are used to …","This description will be updated in the near future.","Register <code>CACHE_MMU_FAULT_VADDR</code> reader","","","Bits 0:31 - The bits are used to indicate the virtual …","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","","","","Field <code>CACHE_MMU_OWNER</code> reader - The bits are used to …","This description will be updated in the near future.","Field <code>CACHE_MMU_OWNER</code> writer - The bits are used to …","Register <code>CACHE_MMU_OWNER</code> reader","Register <code>CACHE_MMU_OWNER</code> writer","Writes raw bits to the register.","","","Bits 0:3 - The bits are used to specify the owner of …","Bits 0:3 - The bits are used to specify the owner of …","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","","","","Field <code>CACHE_MMU_MEM_FORCE_ON</code> reader - The bit is used to …","Field <code>CACHE_MMU_MEM_FORCE_ON</code> writer - The bit is used to …","Field <code>CACHE_MMU_MEM_FORCE_PD</code> reader - The bit is used to …","Field <code>CACHE_MMU_MEM_FORCE_PD</code> writer - The bit is used to …","Field <code>CACHE_MMU_MEM_FORCE_PU</code> reader - The bit is used to …","Field <code>CACHE_MMU_MEM_FORCE_PU</code> writer - The bit is used to …","This description will be updated in the near future.","Register <code>CACHE_MMU_POWER_CTRL</code> reader","Register <code>CACHE_MMU_POWER_CTRL</code> writer","Writes raw bits to the register.","","","Bit 0 - The bit is used to enable clock gating to save …","Bit 0 - The bit is used to enable clock gating to save …","Bit 1 - The bit is used to power mmu memory down, 0: …","Bit 1 - The bit is used to power mmu memory down, 0: …","Bit 2 - The bit is used to power mmu memory down, 0: …","Bit 2 - The bit is used to power mmu memory down, 0: …","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","","","","This description will be updated in the near future.","Field <code>ICACHE_PRELOAD_INT_CLR</code> writer - The bit is used to …","Field <code>ICACHE_PRELOAD_INT_ENA</code> reader - The bit is used to …","Field <code>ICACHE_PRELOAD_INT_ENA</code> writer - The bit is used to …","Field <code>ICACHE_PRELOAD_INT_ST</code> reader - The bit is used to …","Register <code>CACHE_PRELOAD_INT_CTRL</code> reader","Register <code>CACHE_PRELOAD_INT_CTRL</code> writer","Writes raw bits to the register.","","","Returns the argument unchanged.","Bit 2 - The bit is used to clear the interrupt by icache …","Bit 1 - The bit is used to enable the interrupt by icache …","Bit 1 - The bit is used to enable the interrupt by icache …","Bit 0 - The bit is used to indicate the interrupt by …","Calls <code>U::from(self)</code>.","","","","Field <code>BYPASS</code> reader - The bit is used to disable request …","Field <code>BYPASS</code> writer - The bit is used to disable request …","This description will be updated in the near future.","Register <code>CACHE_REQUEST</code> reader","Register <code>CACHE_REQUEST</code> writer","Writes raw bits to the register.","","","Bit 0 - The bit is used to disable request recording which …","Bit 0 - The bit is used to disable request recording which …","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","","","","This description will be updated in the near future.","Field <code>ICACHE_STATE</code> reader - The bit is used to indicate …","Register <code>CACHE_STATE</code> reader","","","Returns the argument unchanged.","Bits 0:11 - The bit is used to indicate whether icache …","Calls <code>U::from(self)</code>.","","","","This description will be updated in the near future.","Field <code>ICACHE_SYNC_INT_CLR</code> writer - The bit is used to …","Field <code>ICACHE_SYNC_INT_ENA</code> reader - The bit is used to …","Field <code>ICACHE_SYNC_INT_ENA</code> writer - The bit is used to …","Field <code>ICACHE_SYNC_INT_ST</code> reader - The bit is used to …","Register <code>CACHE_SYNC_INT_CTRL</code> reader","Register <code>CACHE_SYNC_INT_CTRL</code> writer","Writes raw bits to the register.","","","Returns the argument unchanged.","Bit 2 - The bit is used to clear the interrupt by icache …","Bit 1 - The bit is used to enable the interrupt by icache …","Bit 1 - The bit is used to enable the interrupt by icache …","Bit 0 - The bit is used to indicate the interrupt by …","Calls <code>U::from(self)</code>.","","","","Field <code>CACHE_FLASH_WRAP_AROUND</code> reader - The bit is used to …","Field <code>CACHE_FLASH_WRAP_AROUND</code> writer - The bit is used to …","This description will be updated in the near future.","Register <code>CACHE_WRAP_AROUND_CTRL</code> reader","Register <code>CACHE_WRAP_AROUND_CTRL</code> writer","Writes raw bits to the register.","","","Bit 0 - The bit is used to enable wrap around mode when …","Bit 0 - The bit is used to enable wrap around mode when …","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","","","","Field <code>CLK_EN</code> reader - clock gate enable.","Field <code>CLK_EN</code> writer - clock gate enable.","This description will be updated in the near future.","Register <code>CLOCK_GATE</code> reader","Register <code>CLOCK_GATE</code> writer","Writes raw bits to the register.","","","Bit 0 - clock gate enable.","Bit 0 - clock gate enable.","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","","","","This description will be updated in the near future.","Field <code>CORE0_DBUS_ACS_MSK_IC_INT_CLR</code> writer - The bit is …","Field <code>CORE0_DBUS_REJECT_INT_CLR</code> writer - The bit is used …","Field <code>CORE0_DBUS_WR_IC_INT_CLR</code> writer - The bit is used to …","Field <code>CORE0_IBUS_ACS_MSK_IC_INT_CLR</code> writer - The bit is …","Field <code>CORE0_IBUS_REJECT_INT_CLR</code> writer - The bit is used …","Field <code>CORE0_IBUS_WR_IC_INT_CLR</code> writer - The bit is used to …","Register <code>CORE0_ACS_CACHE_INT_CLR</code> writer","Writes raw bits to the register.","","","Bit 3 - The bit is used to clear interrupt by cpu access …","Bit 4 - The bit is used to clear interrupt by …","Bit 5 - The bit is used to clear interrupt by dbus trying …","Bit 0 - The bit is used to clear interrupt by cpu access …","Bit 2 - The bit is used to clear interrupt by …","Bit 1 - The bit is used to clear interrupt by ibus trying …","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","","","","This description will be updated in the near future.","Field <code>CORE0_DBUS_ACS_MSK_IC_INT_ENA</code> reader - The bit is …","Field <code>CORE0_DBUS_ACS_MSK_IC_INT_ENA</code> writer - The bit is …","Field <code>CORE0_DBUS_REJECT_INT_ENA</code> reader - The bit is used …","Field <code>CORE0_DBUS_REJECT_INT_ENA</code> writer - The bit is used …","Field <code>CORE0_DBUS_WR_IC_INT_ENA</code> reader - The bit is used to …","Field <code>CORE0_DBUS_WR_IC_INT_ENA</code> writer - The bit is used to …","Field <code>CORE0_IBUS_ACS_MSK_IC_INT_ENA</code> reader - The bit is …","Field <code>CORE0_IBUS_ACS_MSK_IC_INT_ENA</code> writer - The bit is …","Field <code>CORE0_IBUS_REJECT_INT_ENA</code> reader - The bit is used …","Field <code>CORE0_IBUS_REJECT_INT_ENA</code> writer - The bit is used …","Field <code>CORE0_IBUS_WR_IC_INT_ENA</code> reader - The bit is used to …","Field <code>CORE0_IBUS_WR_IC_INT_ENA</code> writer - The bit is used to …","Register <code>CORE0_ACS_CACHE_INT_ENA</code> reader","Register <code>CORE0_ACS_CACHE_INT_ENA</code> writer","Writes raw bits to the register.","","","Bit 3 - The bit is used to enable interrupt by cpu access …","Bit 3 - The bit is used to enable interrupt by cpu access …","Bit 4 - The bit is used to enable interrupt by …","Bit 4 - The bit is used to enable interrupt by …","Bit 5 - The bit is used to enable interrupt by dbus trying …","Bit 5 - The bit is used to enable interrupt by dbus trying …","Bit 0 - The bit is used to enable interrupt by cpu access …","Bit 0 - The bit is used to enable interrupt by cpu access …","Bit 2 - The bit is used to enable interrupt by …","Bit 2 - The bit is used to enable interrupt by …","Bit 1 - The bit is used to enable interrupt by ibus trying …","Bit 1 - The bit is used to enable interrupt by ibus trying …","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","","","","This description will be updated in the near future.","Field <code>CORE0_DBUS_ACS_MSK_ICACHE_ST</code> reader - The bit is …","Field <code>CORE0_DBUS_REJECT_ST</code> reader - The bit is used to …","Field <code>CORE0_DBUS_WR_ICACHE_ST</code> reader - The bit is used to …","Field <code>CORE0_IBUS_ACS_MSK_ICACHE_ST</code> reader - The bit is …","Field <code>CORE0_IBUS_REJECT_ST</code> reader - The bit is used to …","Field <code>CORE0_IBUS_WR_ICACHE_ST</code> reader - The bit is used to …","Register <code>CORE0_ACS_CACHE_INT_ST</code> reader","","","Bit 3 - The bit is used to indicate interrupt by cpu …","Bit 4 - The bit is used to indicate interrupt by …","Bit 5 - The bit is used to indicate interrupt by dbus …","Bit 0 - The bit is used to indicate interrupt by cpu …","Bit 2 - The bit is used to indicate interrupt by …","Bit 1 - The bit is used to indicate interrupt by ibus …","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","","","","Field <code>CORE0_DBUS_ATTR</code> reader - The bits are used to …","This description will be updated in the near future.","Field <code>CORE0_DBUS_WORLD</code> reader - The bit is used to …","Register <code>CORE0_DBUS_REJECT_ST</code> reader","","","Bits 0:2 - The bits are used to indicate the attribute of …","Bit 3 - The bit is used to indicate the world of CPU …","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","","","","This description will be updated in the near future.","Field <code>CORE0_DBUS_VADDR</code> reader - The bits are used to …","Register <code>CORE0_DBUS_REJECT_VADDR</code> reader","","","Bits 0:31 - The bits are used to indicate the virtual …","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","","","","Field <code>CORE0_IBUS_ATTR</code> reader - The bits are used to …","This description will be updated in the near future.","Field <code>CORE0_IBUS_WORLD</code> reader - The bit is used to …","Register <code>CORE0_IBUS_REJECT_ST</code> reader","","","Bits 0:2 - The bits are used to indicate the attribute of …","Bit 3 - The bit is used to indicate the world of CPU …","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","","","","This description will be updated in the near future.","Field <code>CORE0_IBUS_VADDR</code> reader - The bits are used to …","Register <code>CORE0_IBUS_REJECT_VADDR</code> reader","","","Bits 0:31 - The bits are used to indicate the virtual …","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","","","","Field <code>DBUS_TO_FLASH_END_VADDR</code> reader - The bits are used …","This description will be updated in the near future.","Field <code>DBUS_TO_FLASH_END_VADDR</code> writer - The bits are used …","Register <code>DBUS_TO_FLASH_END_VADDR</code> reader","Register <code>DBUS_TO_FLASH_END_VADDR</code> writer","Writes raw bits to the register.","","","Bits 0:31 - The bits are used to configure the end virtual …","Bits 0:31 - The bits are used to configure the end virtual …","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","","","","Field <code>DBUS_TO_FLASH_START_VADDR</code> reader - The bits are used …","This description will be updated in the near future.","Field <code>DBUS_TO_FLASH_START_VADDR</code> writer - The bits are used …","Register <code>DBUS_TO_FLASH_START_VADDR</code> reader","Register <code>DBUS_TO_FLASH_START_VADDR</code> writer","Writes raw bits to the register.","","","Bits 0:31 - The bits are used to configure the start …","Bits 0:31 - The bits are used to configure the start …","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","","","","Field <code>IBUS_TO_FLASH_END_VADDR</code> reader - The bits are used …","This description will be updated in the near future.","Field <code>IBUS_TO_FLASH_END_VADDR</code> writer - The bits are used …","Register <code>IBUS_TO_FLASH_END_VADDR</code> reader","Register <code>IBUS_TO_FLASH_END_VADDR</code> writer","Writes raw bits to the register.","","","Returns the argument unchanged.","Bits 0:31 - The bits are used to configure the end virtual …","Bits 0:31 - The bits are used to configure the end virtual …","Calls <code>U::from(self)</code>.","","","","Field <code>IBUS_TO_FLASH_START_VADDR</code> reader - The bits are used …","This description will be updated in the near future.","Field <code>IBUS_TO_FLASH_START_VADDR</code> writer - The bits are used …","Register <code>IBUS_TO_FLASH_START_VADDR</code> reader","Register <code>IBUS_TO_FLASH_START_VADDR</code> writer","Writes raw bits to the register.","","","Returns the argument unchanged.","Bits 0:31 - The bits are used to configure the start …","Bits 0:31 - The bits are used to configure the start …","Calls <code>U::from(self)</code>.","","","","Field <code>ICACHE_ATOMIC_OPERATE_ENA</code> reader - The bit is used …","This description will be updated in the near future.","Field <code>ICACHE_ATOMIC_OPERATE_ENA</code> writer - The bit is used …","Register <code>ICACHE_ATOMIC_OPERATE_ENA</code> reader","Register <code>ICACHE_ATOMIC_OPERATE_ENA</code> writer","Writes raw bits to the register.","","","Returns the argument unchanged.","Bit 0 - The bit is used to activate icache atomic …","Bit 0 - The bit is used to activate icache atomic …","Calls <code>U::from(self)</code>.","","","","This description will be updated in the near future.","Field <code>ICACHE_ENABLE</code> reader - The bit is used to activate …","Field <code>ICACHE_ENABLE</code> writer - The bit is used to activate …","Register <code>ICACHE_CTRL</code> reader","Register <code>ICACHE_CTRL</code> writer","Writes raw bits to the register.","","","Returns the argument unchanged.","Bit 0 - The bit is used to activate the data cache. 0: …","Bit 0 - The bit is used to activate the data cache. 0: …","Calls <code>U::from(self)</code>.","","","","This description will be updated in the near future.","Field <code>ICACHE_SHUT_DBUS</code> reader - The bit is used to disable …","Field <code>ICACHE_SHUT_DBUS</code> writer - The bit is used to disable …","Field <code>ICACHE_SHUT_IBUS</code> reader - The bit is used to disable …","Field <code>ICACHE_SHUT_IBUS</code> writer - The bit is used to disable …","Register <code>ICACHE_CTRL1</code> reader","Register <code>ICACHE_CTRL1</code> writer","Writes raw bits to the register.","","","Returns the argument unchanged.","Bit 1 - The bit is used to disable core1 ibus, 0: enable, …","Bit 1 - The bit is used to disable core1 ibus, 0: enable, …","Bit 0 - The bit is used to disable core0 ibus, 0: enable, …","Bit 0 - The bit is used to disable core0 ibus, 0: enable, …","Calls <code>U::from(self)</code>.","","","","Field <code>DONE</code> reader - The bit is used to indicate icache …","Field <code>ENA</code> reader - The bit is used to enable icache freeze …","Field <code>ENA</code> writer - The bit is used to enable icache freeze …","This description will be updated in the near future.","Field <code>MODE</code> reader - The bit is used to configure freeze …","Field <code>MODE</code> writer - The bit is used to configure freeze …","Register <code>ICACHE_FREEZE</code> reader","Register <code>ICACHE_FREEZE</code> writer","Writes raw bits to the register.","","","Bit 2 - The bit is used to indicate icache freeze success","Bit 0 - The bit is used to enable icache freeze mode","Bit 0 - The bit is used to enable icache freeze mode","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","Bit 1 - The bit is used to configure freeze mode, 0: …","Bit 1 - The bit is used to configure freeze mode, 0: …","","","","Field <code>ICACHE_SYNC_ADDR</code> reader - The bits are used to …","This description will be updated in the near future.","Field <code>ICACHE_SYNC_ADDR</code> writer - The bits are used to …","Register <code>ICACHE_SYNC_ADDR</code> reader","Register <code>ICACHE_SYNC_ADDR</code> writer","Writes raw bits to the register.","","","Returns the argument unchanged.","Bits 0:31 - The bits are used to configure the start …","Bits 0:31 - The bits are used to configure the start …","Calls <code>U::from(self)</code>.","","","","Field <code>ICACHE_INVALIDATE_ENA</code> reader - The bit is used to …","Field <code>ICACHE_INVALIDATE_ENA</code> writer - The bit is used to …","This description will be updated in the near future.","Field <code>ICACHE_SYNC_DONE</code> reader - The bit is used to …","Register <code>ICACHE_SYNC_CTRL</code> reader","Register <code>ICACHE_SYNC_CTRL</code> writer","Writes raw bits to the register.","","","Returns the argument unchanged.","Bit 0 - The bit is used to enable invalidate operation. It …","Bit 0 - The bit is used to enable invalidate operation. It …","Bit 1 - The bit is used to indicate invalidate operation …","Calls <code>U::from(self)</code>.","","","","Field <code>ICACHE_SYNC_SIZE</code> reader - The bits are used to …","This description will be updated in the near future.","Field <code>ICACHE_SYNC_SIZE</code> writer - The bits are used to …","Register <code>ICACHE_SYNC_SIZE</code> reader","Register <code>ICACHE_SYNC_SIZE</code> writer","Writes raw bits to the register.","","","Returns the argument unchanged.","Bits 0:22 - The bits are used to configure the length for …","Bits 0:22 - The bits are used to configure the length for …","Calls <code>U::from(self)</code>.","","","","Field <code>ICACHE_TAG_MEM_FORCE_ON</code> reader - The bit is used to …","Field <code>ICACHE_TAG_MEM_FORCE_ON</code> writer - The bit is used to …","Field <code>ICACHE_TAG_MEM_FORCE_PD</code> reader - The bit is used to …","Field <code>ICACHE_TAG_MEM_FORCE_PD</code> writer - The bit is used to …","Field <code>ICACHE_TAG_MEM_FORCE_PU</code> reader - The bit is used to …","Field <code>ICACHE_TAG_MEM_FORCE_PU</code> writer - The bit is used to …","This description will be updated in the near future.","Register <code>ICACHE_TAG_POWER_CTRL</code> reader","Register <code>ICACHE_TAG_POWER_CTRL</code> writer","Writes raw bits to the register.","","","Returns the argument unchanged.","Bit 0 - The bit is used to close clock gating of icache …","Bit 0 - The bit is used to close clock gating of icache …","Bit 1 - The bit is used to power icache tag memory down, …","Bit 1 - The bit is used to power icache tag memory down, …","Bit 2 - The bit is used to power icache tag memory up, 0: …","Bit 2 - The bit is used to power icache tag memory up, 0: …","Calls <code>U::from(self)</code>.","","","","Field <code>DATE</code> reader - version information","Field <code>DATE</code> writer - version information","Register <code>REG_DATE</code> reader","This description will be updated in the near future.","Register <code>REG_DATE</code> writer","Writes raw bits to the register.","","","Bits 0:27 - version information","Bits 0:27 - version information","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","","","","Bit-wise field reader","Bit-wise write field proxy","Bit-wise write field proxy","Bit-wise write field proxy","Bit-wise write field proxy","Bit-wise write field proxy","Bit-wise write field proxy","Bit-wise write field proxy","Field reader.","Raw field type","Write field Proxy with unsafe <code>bits</code>","Write field Proxy with safe <code>bits</code>","Specifies the register bits that are not changed if you …","Register reader.","Reset value of the register.","Raw register type (<code>u8</code>, <code>u16</code>, <code>u32</code>, …)","Trait implemented by readable registers to enable the <code>read</code> …","This structure provides volatile access to registers.","Raw register type","Reset value of the register.","Raw register type (<code>u8</code>, <code>u16</code>, <code>u32</code>, …).","Raw field type (<code>u8</code>, <code>u16</code>, <code>u32</code>, …).","Register writer.","Field width","Field width","Field width","Field width","Field width","Field width","Field width","Field width","Field width","Trait implemented by writeable registers.","Specifies the register bits that are not changed if you …","Returns the underlying memory address of register.","Value of the field as raw bits.","Writes bit to the field","Writes bit to the field","Writes bit to the field","Writes bit to the field","Writes bit to the field","Writes bit to the field","Writes bit to the field","Returns <code>true</code> if the bit is clear (0).","Returns <code>true</code> if the bit is set (1).","Reads raw bits from register.","Reads raw bits from field.","Writes raw bits to the field","Writes raw bits to the field","","","Clears the field bit","Clears the field bit","Clears the field bit by passing one","","","","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","Mask for bits of width <code>WI</code>","Modifies the contents of the register by reading and then …","Field offset","Field offset","Field offset","Field offset","Field offset","Field offset","Field offset","Field offset","Field offset","Mask for bits of width 1","Reads the contents of a <code>Readable</code> register.","Writes the reset value to <code>Writable</code> register.","Reset value of the register.","Sets the field bit","Sets the field bit","Sets the field bit by passing zero","Toggle the field bit by passing one","Toggle the field bit by passing zero","","","","Writes <code>variant</code> to the field","Writes <code>variant</code> to the field","Writes <code>variant</code> to the field","Writes <code>variant</code> to the field","Writes <code>variant</code> to the field","Writes <code>variant</code> to the field","Writes <code>variant</code> to the field","Writes <code>variant</code> to the field","Writes <code>variant</code> to the field","Field width","Field width","Field width","Field width","Field width","Field width","Field width","Field width","Field width","Writes bits to a <code>Writable</code> register.","Writes 0 to a <code>Writable</code> register.","BT_SELECT (rw) register accessor: GPIO bit select register","CLOCK_GATE (rw) register accessor: GPIO clock gate register","CPUSDIO_INT (r) register accessor: GPIO CPUSDIO interrupt …","ENABLE (rw) register accessor: GPIO output enable register","ENABLE_W1TC (w) register accessor: GPIO output enable …","ENABLE_W1TS (w) register accessor: GPIO output enable set …","FUNC_IN_SEL_CFG (rw) register accessor: GPIO input …","FUNC_OUT_SEL_CFG (rw) register accessor: GPIO output …","IN (r) register accessor: GPIO input register","OUT (rw) register accessor: GPIO output register","OUT_W1TC (w) register accessor: GPIO output clear register","OUT_W1TS (w) register accessor: GPIO output set register","PCPU_INT (r) register accessor: GPIO PRO_CPU interrupt …","PCPU_NMI_INT (r) register accessor: GPIO PRO_CPU(not …","PIN (rw) register accessor: GPIO pin configuration register","REG_DATE (rw) register accessor: GPIO version register","Register block","SDIO_SELECT (rw) register accessor: GPIO sdio select …","STATUS (rw) register accessor: GPIO interrupt status …","STATUS_NEXT (r) register accessor: GPIO interrupt source …","STATUS_W1TC (w) register accessor: GPIO interrupt status …","STATUS_W1TS (w) register accessor: GPIO interrupt status …","STRAP (r) register accessor: pad strapping register","","","GPIO bit select register","0x00 - GPIO bit select register","GPIO clock gate register","0x62c - GPIO clock gate register","GPIO CPUSDIO interrupt status register","0x64 - GPIO CPUSDIO interrupt status register","GPIO output enable register","0x20 - GPIO output enable register","GPIO output enable clear register","0x28 - GPIO output enable clear register","GPIO output enable set register","0x24 - GPIO output enable set register","Returns the argument unchanged.","0x154 - GPIO input function configuration register","0x554 - GPIO output function select register","0x2e4 - GPIO input function configuration register","0x2e8 - GPIO input function configuration register","0x2ec - GPIO input function configuration register","0x2f0 - GPIO input function configuration register","0x2f4 - GPIO input function configuration register","0x2f8 - GPIO input function configuration register","0x2fc - GPIO input function configuration register","0x300 - GPIO input function configuration register","0x304 - GPIO input function configuration register","0x308 - GPIO input function configuration register","0x17c - GPIO input function configuration register","0x57c - GPIO output function select register","0x30c - GPIO input function configuration register","0x310 - GPIO input function configuration register","0x314 - GPIO input function configuration register","0x318 - GPIO input function configuration register","0x31c - GPIO input function configuration register","0x320 - GPIO input function configuration register","0x324 - GPIO input function configuration register","0x328 - GPIO input function configuration register","0x32c - GPIO input function configuration register","0x330 - GPIO input function configuration register","0x180 - GPIO input function configuration register","0x580 - GPIO output function select register","0x334 - GPIO input function configuration register","0x338 - GPIO input function configuration register","0x33c - GPIO input function configuration register","0x340 - GPIO input function configuration register","0x344 - GPIO input function configuration register","0x348 - GPIO input function configuration register","0x34c - GPIO input function configuration register","0x350 - GPIO input function configuration register","0x184 - GPIO input function configuration register","0x584 - GPIO output function select register","0x188 - GPIO input function configuration register","0x588 - GPIO output function select register","0x18c - GPIO input function configuration register","0x58c - GPIO output function select register","0x190 - GPIO input function configuration register","0x590 - GPIO output function select register","0x194 - GPIO input function configuration register","0x594 - GPIO output function select register","0x198 - GPIO input function configuration register","0x598 - GPIO output function select register","0x19c - GPIO input function configuration register","0x59c - GPIO output function select register","0x1a0 - GPIO input function configuration register","0x5a0 - GPIO output function select register","0x158 - GPIO input function configuration register","0x558 - GPIO output function select register","0x1a4 - GPIO input function configuration register","0x5a4 - GPIO output function select register","0x1a8 - GPIO input function configuration register","0x5a8 - GPIO output function select register","0x1ac - GPIO input function configuration register","0x5ac - GPIO output function select register","0x1b0 - GPIO input function configuration register","0x5b0 - GPIO output function select register","0x1b4 - GPIO input function configuration register","0x5b4 - GPIO output function select register","0x1b8 - GPIO input function configuration register","0x1bc - GPIO input function configuration register","0x1c0 - GPIO input function configuration register","0x1c4 - GPIO input function configuration register","0x1c8 - GPIO input function configuration register","0x15c - GPIO input function configuration register","0x55c - GPIO output function select register","0x1cc - GPIO input function configuration register","0x1d0 - GPIO input function configuration register","0x1d4 - GPIO input function configuration register","0x1d8 - GPIO input function configuration register","0x1dc - GPIO input function configuration register","0x1e0 - GPIO input function configuration register","0x1e4 - GPIO input function configuration register","0x1e8 - GPIO input function configuration register","0x1ec - GPIO input function configuration register","0x1f0 - GPIO input function configuration register","0x160 - GPIO input function configuration register","0x560 - GPIO output function select register","0x1f4 - GPIO input function configuration register","0x1f8 - GPIO input function configuration register","0x1fc - GPIO input function configuration register","0x200 - GPIO input function configuration register","0x204 - GPIO input function configuration register","0x208 - GPIO input function configuration register","0x20c - GPIO input function configuration register","0x210 - GPIO input function configuration register","0x214 - GPIO input function configuration register","0x218 - GPIO input function configuration register","0x164 - GPIO input function configuration register","0x564 - GPIO output function select register","0x21c - GPIO input function configuration register","0x220 - GPIO input function configuration register","0x224 - GPIO input function configuration register","0x228 - GPIO input function configuration register","0x22c - GPIO input function configuration register","0x230 - GPIO input function configuration register","0x234 - GPIO input function configuration register","0x238 - GPIO input function configuration register","0x23c - GPIO input function configuration register","0x240 - GPIO input function configuration register","0x168 - GPIO input function configuration register","0x568 - GPIO output function select register","0x244 - GPIO input function configuration register","0x248 - GPIO input function configuration register","0x24c - GPIO input function configuration register","0x250 - GPIO input function configuration register","0x254 - GPIO input function configuration register","0x258 - GPIO input function configuration register","0x25c - GPIO input function configuration register","0x260 - GPIO input function configuration register","0x264 - GPIO input function configuration register","0x268 - GPIO input function configuration register","0x16c - GPIO input function configuration register","0x56c - GPIO output function select register","0x26c - GPIO input function configuration register","0x270 - GPIO input function configuration register","0x274 - GPIO input function configuration register","0x278 - GPIO input function configuration register","0x27c - GPIO input function configuration register","0x280 - GPIO input function configuration register","0x284 - GPIO input function configuration register","0x288 - GPIO input function configuration register","0x28c - GPIO input function configuration register","0x290 - GPIO input function configuration register","0x170 - GPIO input function configuration register","0x570 - GPIO output function select register","0x294 - GPIO input function configuration register","0x298 - GPIO input function configuration register","0x29c - GPIO input function configuration register","0x2a0 - GPIO input function configuration register","0x2a4 - GPIO input function configuration register","0x2a8 - GPIO input function configuration register","0x2ac - GPIO input function configuration register","0x2b0 - GPIO input function configuration register","0x2b4 - GPIO input function configuration register","0x2b8 - GPIO input function configuration register","0x174 - GPIO input function configuration register","0x574 - GPIO output function select register","0x2bc - GPIO input function configuration register","0x2c0 - GPIO input function configuration register","0x2c4 - GPIO input function configuration register","0x2c8 - GPIO input function configuration register","0x2cc - GPIO input function configuration register","0x2d0 - GPIO input function configuration register","0x2d4 - GPIO input function configuration register","0x2d8 - GPIO input function configuration register","0x2dc - GPIO input function configuration register","0x2e0 - GPIO input function configuration register","0x178 - GPIO input function configuration register","0x578 - GPIO output function select register","GPIO input function configuration register","0x154..0x354 - GPIO input function configuration register","Iterator for array of: 0x154..0x354 - GPIO input function …","GPIO output function select register","0x554..0x5b8 - GPIO output function select register","Iterator for array of: 0x554..0x5b8 - GPIO output function …","GPIO input register","0x3c - GPIO input register","Calls <code>U::from(self)</code>.","GPIO output register","0x04 - GPIO output register","GPIO output clear register","0x0c - GPIO output clear register","GPIO output set register","0x08 - GPIO output set register","GPIO PRO_CPU interrupt status register","0x5c - GPIO PRO_CPU interrupt status register","GPIO PRO_CPU(not shielded) interrupt status register","0x60 - GPIO PRO_CPU(not shielded) interrupt status register","GPIO pin configuration register","0x74..0xd8 - GPIO pin configuration register","Iterator for array of: 0x74..0xd8 - GPIO pin configuration …","GPIO version register","0x6fc - GPIO version register","GPIO sdio select register","0x1c - GPIO sdio select register","GPIO interrupt status register","0x44 - GPIO interrupt status register","GPIO interrupt source register","0x14c - GPIO interrupt source register","GPIO interrupt status clear register","0x4c - GPIO interrupt status clear register","GPIO interrupt status set register","0x48 - GPIO interrupt status set register","pad strapping register","0x38 - pad strapping register","","","","GPIO bit select register","Field <code>BT_SEL</code> reader - GPIO bit select register","Field <code>BT_SEL</code> writer - GPIO bit select register","Register <code>BT_SELECT</code> reader","Register <code>BT_SELECT</code> writer","Writes raw bits to the register.","","","Bits 0:31 - GPIO bit select register","Bits 0:31 - GPIO bit select register","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","","","","Field <code>CLK_EN</code> reader - set this bit to enable GPIO clock …","Field <code>CLK_EN</code> writer - set this bit to enable GPIO clock …","GPIO clock gate register","Register <code>CLOCK_GATE</code> reader","Register <code>CLOCK_GATE</code> writer","Writes raw bits to the register.","","","Bit 0 - set this bit to enable GPIO clock gate","Bit 0 - set this bit to enable GPIO clock gate","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","","","","GPIO CPUSDIO interrupt status register","Register <code>CPUSDIO_INT</code> reader","Field <code>SDIO_INT</code> reader - GPIO CPUSDIO interrupt status …","","","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","Bits 0:24 - GPIO CPUSDIO interrupt status register for …","","","","Field <code>DATA</code> reader - GPIO output enable register for …","Field <code>DATA</code> writer - GPIO output enable register for …","GPIO output enable register","Register <code>ENABLE</code> reader","Register <code>ENABLE</code> writer","Writes raw bits to the register.","","","Bits 0:24 - GPIO output enable register for GPIO0-24","Bits 0:24 - GPIO output enable register for GPIO0-24","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","","","","GPIO output enable clear register","Field <code>ENABLE_W1TC</code> writer - GPIO output enable clear …","Register <code>ENABLE_W1TC</code> writer","Writes raw bits to the register.","","","Bits 0:24 - GPIO output enable clear register for GPIO0-24","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","","","","GPIO output enable set register","Field <code>ENABLE_W1TS</code> writer - GPIO output enable set register …","Register <code>ENABLE_W1TS</code> writer","Writes raw bits to the register.","","","Bits 0:24 - GPIO output enable set register for GPIO0-24","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","","","","GPIO input function configuration register","Field <code>IN_INV_SEL</code> reader - set this bit to invert input …","Field <code>IN_INV_SEL</code> writer - set this bit to invert input …","Field <code>IN_SEL</code> reader - set this value: s=0-53: connect GPIO…","Field <code>IN_SEL</code> writer - set this value: s=0-53: connect GPIO…","Register <code>FUNC%s_IN_SEL_CFG</code> reader","Field <code>SEL</code> reader - set this bit to bypass GPIO. 1:do not …","Field <code>SEL</code> writer - set this bit to bypass GPIO. 1:do not …","Register <code>FUNC%s_IN_SEL_CFG</code> writer","Writes raw bits to the register.","","","Returns the argument unchanged.","Bit 5 - set this bit to invert input signal. 1:invert. …","Bit 5 - set this bit to invert input signal. 1:invert. …","Bits 0:4 - set this value: s=0-53: connect GPIO[s] to this …","Bits 0:4 - set this value: s=0-53: connect GPIO[s] to this …","Calls <code>U::from(self)</code>.","Bit 6 - set this bit to bypass GPIO. 1:do not bypass GPIO. …","Bit 6 - set this bit to bypass GPIO. 1:do not bypass GPIO. …","","","","GPIO output function select register","Field <code>INV_SEL</code> reader - set this bit to invert output …","Field <code>INV_SEL</code> writer - set this bit to invert output …","Field <code>OEN_INV_SEL</code> reader - set this bit to invert output …","Field <code>OEN_INV_SEL</code> writer - set this bit to invert output …","Field <code>OEN_SEL</code> reader - set this bit to select output …","Field <code>OEN_SEL</code> writer - set this bit to select output …","Field <code>OUT_SEL</code> reader - The value of the bits: 0&lt;=s&lt;=256. …","Field <code>OUT_SEL</code> writer - The value of the bits: 0&lt;=s&lt;=256. …","Register <code>FUNC%s_OUT_SEL_CFG</code> reader","Register <code>FUNC%s_OUT_SEL_CFG</code> writer","Writes raw bits to the register.","","","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","Bit 8 - set this bit to invert output …","Bit 8 - set this bit to invert output …","Bit 10 - set this bit to invert output enable …","Bit 10 - set this bit to invert output enable …","Bit 9 - set this bit to select output enable signal.1:use …","Bit 9 - set this bit to select output enable signal.1:use …","Bits 0:7 - The value of the bits: 0&lt;=s&lt;=256. Set the value …","Bits 0:7 - The value of the bits: 0&lt;=s&lt;=256. Set the value …","","","","Field <code>DATA_NEXT</code> reader - GPIO input register for GPIO0-24","GPIO input register","Register <code>IN</code> reader","","","Bits 0:24 - GPIO input register for GPIO0-24","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","","","","Field <code>DATA_ORIG</code> reader - GPIO output register for GPIO0-24","Field <code>DATA_ORIG</code> writer - GPIO output register for GPIO0-24","GPIO output register","Register <code>OUT</code> reader","Register <code>OUT</code> writer","Writes raw bits to the register.","","","Bits 0:24 - GPIO output register for GPIO0-24","Bits 0:24 - GPIO output register for GPIO0-24","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","","","","GPIO output clear register","Field <code>OUT_W1TC</code> writer - GPIO output clear register for …","Register <code>OUT_W1TC</code> writer","Writes raw bits to the register.","","","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","Bits 0:24 - GPIO output clear register for GPIO0-24","","","","GPIO output set register","Field <code>OUT_W1TS</code> writer - GPIO output set register for …","Register <code>OUT_W1TS</code> writer","Writes raw bits to the register.","","","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","Bits 0:24 - GPIO output set register for GPIO0-24","","","","GPIO PRO_CPU interrupt status register","Field <code>PROCPU_INT</code> reader - GPIO PRO_CPU interrupt status …","Register <code>PCPU_INT</code> reader","","","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","Bits 0:24 - GPIO PRO_CPU interrupt status register for …","","","","GPIO PRO_CPU(not shielded) interrupt status register","Field <code>PROCPU_NMI_INT</code> reader - GPIO PRO_CPU(not shielded) …","Register <code>PCPU_NMI_INT</code> reader","","","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","Bits 0:24 - GPIO PRO_CPU(not shielded) interrupt status …","","","","Field <code>CONFIG</code> reader - reserved","Field <code>CONFIG</code> writer - reserved","Field <code>INT_ENA</code> reader - set bit 13 to enable CPU interrupt. …","Field <code>INT_ENA</code> writer - set bit 13 to enable CPU interrupt. …","Field <code>INT_TYPE</code> reader - set this value to choose interrupt …","Field <code>INT_TYPE</code> writer - set this value to choose interrupt …","Field <code>PAD_DRIVER</code> reader - set this bit to select pad …","Field <code>PAD_DRIVER</code> writer - set this bit to select pad …","GPIO pin configuration register","Register <code>PIN%s</code> reader","Field <code>SYNC1_BYPASS</code> reader - set GPIO input_sync1 signal …","Field <code>SYNC1_BYPASS</code> writer - set GPIO input_sync1 signal …","Field <code>SYNC2_BYPASS</code> reader - set GPIO input_sync2 signal …","Field <code>SYNC2_BYPASS</code> writer - set GPIO input_sync2 signal …","Register <code>PIN%s</code> writer","Field <code>WAKEUP_ENABLE</code> reader - set this bit to enable GPIO …","Field <code>WAKEUP_ENABLE</code> writer - set this bit to enable GPIO …","Writes raw bits to the register.","","","Bits 11:12 - reserved","Bits 11:12 - reserved","Returns the argument unchanged.","Bits 13:17 - set bit 13 to enable CPU interrupt. set bit …","Bits 13:17 - set bit 13 to enable CPU interrupt. set bit …","Bits 7:9 - set this value to choose interrupt mode. …","Bits 7:9 - set this value to choose interrupt mode. …","Calls <code>U::from(self)</code>.","Bit 2 - set this bit to select pad driver. 1:open-drain. …","Bit 2 - set this bit to select pad driver. 1:open-drain. …","Bits 3:4 - set GPIO input_sync1 signal mode. 0:disable. …","Bits 3:4 - set GPIO input_sync1 signal mode. 0:disable. …","Bits 0:1 - set GPIO input_sync2 signal mode. 0:disable. …","Bits 0:1 - set GPIO input_sync2 signal mode. 0:disable. …","","","","Bit 10 - set this bit to enable GPIO wakeup.(can only …","Bit 10 - set this bit to enable GPIO wakeup.(can only …","Register <code>REG_DATE</code> reader","Field <code>REG_DATE</code> reader - version register","GPIO version register","Field <code>REG_DATE</code> writer - version register","Register <code>REG_DATE</code> writer","Writes raw bits to the register.","","","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","Bits 0:27 - version register","Bits 0:27 - version register","","","","Register <code>SDIO_SELECT</code> reader","GPIO sdio select register","Field <code>SDIO_SEL</code> reader - GPIO sdio select register","Field <code>SDIO_SEL</code> writer - GPIO sdio select register","Register <code>SDIO_SELECT</code> writer","Writes raw bits to the register.","","","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","Bits 0:7 - GPIO sdio select register","Bits 0:7 - GPIO sdio select register","","","","Field <code>INTERRUPT</code> reader - GPIO interrupt status register …","Field <code>INTERRUPT</code> writer - GPIO interrupt status register …","Register <code>STATUS</code> reader","GPIO interrupt status register","Register <code>STATUS</code> writer","Writes raw bits to the register.","","","Returns the argument unchanged.","Bits 0:24 - GPIO interrupt status register for GPIO0-24","Bits 0:24 - GPIO interrupt status register for GPIO0-24","Calls <code>U::from(self)</code>.","","","","Register <code>STATUS_NEXT</code> reader","Field <code>STATUS_INTERRUPT_NEXT</code> reader - GPIO interrupt source …","GPIO interrupt source register","","","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","Bits 0:25 - GPIO interrupt source register for GPIO0-24","","","","GPIO interrupt status clear register","Field <code>STATUS_W1TC</code> writer - GPIO interrupt status clear …","Register <code>STATUS_W1TC</code> writer","Writes raw bits to the register.","","","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","Bits 0:24 - GPIO interrupt status clear register for …","","","","GPIO interrupt status set register","Field <code>STATUS_W1TS</code> writer - GPIO interrupt status set …","Register <code>STATUS_W1TS</code> writer","Writes raw bits to the register.","","","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","Bits 0:24 - GPIO interrupt status set register for GPIO0-24","","","","Register <code>STRAP</code> reader","Field <code>STRAPPING</code> reader - pad strapping register","pad strapping register","","","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","Bits 0:15 - pad strapping register","","","","CLK_CONF (rw) register accessor: I2C CLK configuration …","COMD (rw) register accessor: I2C command register %s","CTR (rw) register accessor: Transmission setting","DATA (rw) register accessor: Rx FIFO read data.","DATE (rw) register accessor: Version register","FIFO_CONF (rw) register accessor: FIFO configuration …","FIFO_ST (r) register accessor: FIFO status register.","FILTER_CFG (rw) register accessor: SCL and SDA filter …","INT_CLR (w) register accessor: Interrupt clear bits","INT_ENA (rw) register accessor: Interrupt enable bits","INT_RAW (r) register accessor: Raw interrupt status","INT_STATUS (r) register accessor: Status of captured I2C …","RXFIFO_START_ADDR (r) register accessor: I2C RXFIFO base …","Register block","SCL_HIGH_PERIOD (rw) register accessor: Configures the …","SCL_LOW_PERIOD (rw) register accessor: Configures the low …","SCL_MAIN_ST_TIME_OUT (rw) register accessor: SCL main …","SCL_RSTART_SETUP (rw) register accessor: Configures the …","SCL_SP_CONF (rw) register accessor: Power configuration …","SCL_START_HOLD (rw) register accessor: Configures the …","SCL_STOP_HOLD (rw) register accessor: Configures the delay …","SCL_STOP_SETUP (rw) register accessor: Configures the …","SCL_ST_TIME_OUT (rw) register accessor: SCL status time …","SDA_HOLD (rw) register accessor: Configures the hold time …","SDA_SAMPLE (rw) register accessor: Configures the sample …","SR (r) register accessor: Describe I2C work status.","TO (rw) register accessor: Setting time out control for …","TXFIFO_START_ADDR (r) register accessor: I2C TXFIFO base …","","","I2C CLK configuration register","0x54 - I2C CLK configuration register","I2C command register %s","0x58..0x78 - I2C command register %s","Iterator for array of: 0x58..0x78 - I2C command register %s","Transmission setting","0x04 - Transmission setting","Rx FIFO read data.","0x1c - Rx FIFO read data.","Version register","0xf8 - Version register","FIFO configuration register.","0x18 - FIFO configuration register.","FIFO status register.","0x14 - FIFO status register.","SCL and SDA filter configuration register","0x50 - SCL and SDA filter configuration register","Returns the argument unchanged.","Interrupt clear bits","0x24 - Interrupt clear bits","Interrupt enable bits","0x28 - Interrupt enable bits","Raw interrupt status","0x20 - Raw interrupt status","Status of captured I2C communication events","0x2c - Status of captured I2C communication events","Calls <code>U::from(self)</code>.","I2C RXFIFO base address register","0x180 - I2C RXFIFO base address register","Configures the high level width of SCL","0x38 - Configures the high level width of SCL","Configures the low level width of the SCL Clock","0x00 - Configures the low level width of the SCL Clock","SCL main status time out register","0x7c - SCL main status time out register","Configures the delay between the positive edge of SCL and …","0x44 - Configures the delay between the positive edge of …","Power configuration register","0x80 - Power configuration register","SCL status time out register","0x78 - SCL status time out register","Configures the delay between the SDA and SCL negative edge …","0x40 - Configures the delay between the SDA and SCL …","Configures the delay after the SCL clock edge for a stop …","0x48 - Configures the delay after the SCL clock edge for a …","Configures the delay between the SDA and SCL positive edge …","0x4c - Configures the delay between the SDA and SCL …","Configures the hold time after a negative SCL edge.","0x30 - Configures the hold time after a negative SCL edge.","Configures the sample time after a positive SCL edge.","0x34 - Configures the sample time after a positive SCL …","Describe I2C work status.","0x08 - Describe I2C work status.","Setting time out control for receiving data.","0x0c - Setting time out control for receiving data.","","","I2C TXFIFO base address register","0x100 - I2C TXFIFO base address register","","I2C CLK configuration register","Register <code>CLK_CONF</code> reader","Field <code>SCLK_ACTIVE</code> reader - The clock switch for i2c module","Field <code>SCLK_ACTIVE</code> writer - The clock switch for i2c module","Field <code>SCLK_DIV_A</code> reader - the numerator of the fractional …","Field <code>SCLK_DIV_A</code> writer - the numerator of the fractional …","Field <code>SCLK_DIV_B</code> reader - the denominator of the …","Field <code>SCLK_DIV_B</code> writer - the denominator of the …","Field <code>SCLK_DIV_NUM</code> reader - the integral part of the …","Field <code>SCLK_DIV_NUM</code> writer - the integral part of the …","Field <code>SCLK_SEL</code> reader - The clock selection for i2c …","Field <code>SCLK_SEL</code> writer - The clock selection for i2c …","Register <code>CLK_CONF</code> writer","Writes raw bits to the register.","","","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","Bit 21 - The clock switch for i2c module","Bit 21 - The clock switch for i2c module","Bits 8:13 - the numerator of the fractional part of the …","Bits 8:13 - the numerator of the fractional part of the …","Bits 14:19 - the denominator of the fractional part of the …","Bits 14:19 - the denominator of the fractional part of the …","Bits 0:7 - the integral part of the fractional divisor for …","Bits 0:7 - the integral part of the fractional divisor for …","Bit 20 - The clock selection for i2c …","Bit 20 - The clock selection for i2c …","","","","I2C command register %s","Field <code>COMMAND_DONE</code> reader - When command 0 is done in I2C …","Field <code>COMMAND_DONE</code> writer - When command 0 is done in I2C …","Field <code>COMMAND</code> reader - This is the content of command 0. …","Field <code>COMMAND</code> writer - This is the content of command 0. …","Register <code>COMD%s</code> reader","Register <code>COMD%s</code> writer","Writes raw bits to the register.","","","Bits 0:13 - This is the content of command 0. It consists …","Bits 0:13 - This is the content of command 0. It consists …","Bit 31 - When command 0 is done in I2C Master mode, this …","Bit 31 - When command 0 is done in I2C Master mode, this …","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","","","","Field <code>ARBITRATION_EN</code> reader - This is the enable bit for …","Field <code>ARBITRATION_EN</code> writer - This is the enable bit for …","Field <code>CLK_EN</code> reader - Reserved","Field <code>CLK_EN</code> writer - Reserved","Field <code>CONF_UPGATE</code> writer - synchronization bit","Transmission setting","Field <code>FSM_RST</code> writer - This register is used to reset the …","Field <code>MS_MODE</code> reader - Set this bit to configure the …","Field <code>MS_MODE</code> writer - Set this bit to configure the …","Register <code>CTR</code> reader","Field <code>RX_FULL_ACK_LEVEL</code> reader - This register is used to …","Field <code>RX_FULL_ACK_LEVEL</code> writer - This register is used to …","Field <code>RX_LSB_FIRST</code> reader - This bit is used to control …","Field <code>RX_LSB_FIRST</code> writer - This bit is used to control …","Field <code>SAMPLE_SCL_LEVEL</code> reader - This register is used to …","Field <code>SAMPLE_SCL_LEVEL</code> writer - This register is used to …","Field <code>SCL_FORCE_OUT</code> reader - 0: direct output, 1: open …","Field <code>SCL_FORCE_OUT</code> writer - 0: direct output, 1: open …","Field <code>SDA_FORCE_OUT</code> reader - 0: direct output, 1: open …","Field <code>SDA_FORCE_OUT</code> writer - 0: direct output, 1: open …","Field <code>SLV_TX_AUTO_START_EN</code> reader - This is the enable bit …","Field <code>SLV_TX_AUTO_START_EN</code> writer - This is the enable bit …","Field <code>TRANS_START</code> writer - Set this bit to start sending …","Field <code>TX_LSB_FIRST</code> reader - This bit is used to control …","Field <code>TX_LSB_FIRST</code> writer - This bit is used to control …","Register <code>CTR</code> writer","Bit 9 - This is the enable bit for arbitration_lost.","Bit 9 - This is the enable bit for arbitration_lost.","Writes raw bits to the register.","","","Bit 8 - Reserved","Bit 8 - Reserved","Bit 11 - synchronization bit","Returns the argument unchanged.","Bit 10 - This register is used to reset the scl FMS.","Calls <code>U::from(self)</code>.","Bit 4 - Set this bit to configure the module as an I2C …","Bit 4 - Set this bit to configure the module as an I2C …","Bit 3 - This register is used to configure the ACK value …","Bit 3 - This register is used to configure the ACK value …","Bit 7 - This bit is used to control the storage mode for …","Bit 7 - This bit is used to control the storage mode for …","Bit 2 - This register is used to select the sample mode. …","Bit 2 - This register is used to select the sample mode. …","Bit 1 - 0: direct output, 1: open drain output.","Bit 1 - 0: direct output, 1: open drain output.","Bit 0 - 0: direct output, 1: open drain output.","Bit 0 - 0: direct output, 1: open drain output.","Bit 12 - This is the enable bit for slave to send data …","Bit 12 - This is the enable bit for slave to send data …","Bit 5 - Set this bit to start sending the data in txfifo.","","","Bit 6 - This bit is used to control the sending mode for …","Bit 6 - This bit is used to control the sending mode for …","","Rx FIFO read data.","Field <code>FIFO_RDATA</code> reader - The value of rx FIFO read data.","Field <code>FIFO_RDATA</code> writer - The value of rx FIFO read data.","Register <code>DATA</code> reader","Register <code>DATA</code> writer","Writes raw bits to the register.","","","Bits 0:7 - The value of rx FIFO read data.","Bits 0:7 - The value of rx FIFO read data.","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","","","","Field <code>DATE</code> reader - This is the the version register.","Version register","Field <code>DATE</code> writer - This is the the version register.","Register <code>DATE</code> reader","Register <code>DATE</code> writer","Writes raw bits to the register.","","","Bits 0:31 - This is the the version register.","Bits 0:31 - This is the the version register.","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","","","","FIFO configuration register.","Field <code>FIFO_PRT_EN</code> reader - The control enable bit of FIFO …","Field <code>FIFO_PRT_EN</code> writer - The control enable bit of FIFO …","Field <code>NONFIFO_EN</code> reader - Set this bit to enable APB …","Field <code>NONFIFO_EN</code> writer - Set this bit to enable APB …","Register <code>FIFO_CONF</code> reader","Field <code>RXFIFO_WM_THRHD</code> reader - The water mark threshold of …","Field <code>RXFIFO_WM_THRHD</code> writer - The water mark threshold of …","Field <code>RX_FIFO_RST</code> reader - Set this bit to reset rx-fifo.","Field <code>RX_FIFO_RST</code> writer - Set this bit to reset rx-fifo.","Field <code>TXFIFO_WM_THRHD</code> reader - The water mark threshold of …","Field <code>TXFIFO_WM_THRHD</code> writer - The water mark threshold of …","Field <code>TX_FIFO_RST</code> reader - Set this bit to reset tx-fifo.","Field <code>TX_FIFO_RST</code> writer - Set this bit to reset tx-fifo.","Register <code>FIFO_CONF</code> writer","Writes raw bits to the register.","","","Bit 14 - The control enable bit of FIFO pointer in …","Bit 14 - The control enable bit of FIFO pointer in …","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","Bit 10 - Set this bit to enable APB nonfifo access.","Bit 10 - Set this bit to enable APB nonfifo access.","Bit 12 - Set this bit to reset rx-fifo.","Bit 12 - Set this bit to reset rx-fifo.","Bits 0:3 - The water mark threshold of rx FIFO in nonfifo …","Bits 0:3 - The water mark threshold of rx FIFO in nonfifo …","","","Bit 13 - Set this bit to reset tx-fifo.","Bit 13 - Set this bit to reset tx-fifo.","Bits 5:8 - The water mark threshold of tx FIFO in nonfifo …","Bits 5:8 - The water mark threshold of tx FIFO in nonfifo …","","FIFO status register.","Register <code>FIFO_ST</code> reader","Field <code>RXFIFO_RADDR</code> reader - This is the offset address of …","Field <code>RXFIFO_WADDR</code> reader - This is the offset address of …","Field <code>TXFIFO_RADDR</code> reader - This is the offset address of …","Field <code>TXFIFO_WADDR</code> reader - This is the offset address of …","","","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","Bits 0:3 - This is the offset address of the APB reading …","Bits 5:8 - This is the offset address of i2c module …","","","Bits 10:13 - This is the offset address of i2c module …","Bits 15:18 - This is the offset address of APB bus writing …","","SCL and SDA filter configuration register","Register <code>FILTER_CFG</code> reader","Field <code>SCL_FILTER_EN</code> reader - This is the filter enable bit …","Field <code>SCL_FILTER_EN</code> writer - This is the filter enable bit …","Field <code>SCL_FILTER_THRES</code> reader - When a pulse on the SCL …","Field <code>SCL_FILTER_THRES</code> writer - When a pulse on the SCL …","Field <code>SDA_FILTER_EN</code> reader - This is the filter enable bit …","Field <code>SDA_FILTER_EN</code> writer - This is the filter enable bit …","Field <code>SDA_FILTER_THRES</code> reader - When a pulse on the SDA …","Field <code>SDA_FILTER_THRES</code> writer - When a pulse on the SDA …","Register <code>FILTER_CFG</code> writer","Writes raw bits to the register.","","","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","Bit 8 - This is the filter enable bit for SCL.","Bit 8 - This is the filter enable bit for SCL.","Bits 0:3 - When a pulse on the SCL input has smaller width …","Bits 0:3 - When a pulse on the SCL input has smaller width …","Bit 9 - This is the filter enable bit for SDA.","Bit 9 - This is the filter enable bit for SDA.","Bits 4:7 - When a pulse on the SDA input has smaller width …","Bits 4:7 - When a pulse on the SDA input has smaller width …","","","","Field <code>ARBITRATION_LOST_INT_CLR</code> writer - Set this bit to …","Field <code>BYTE_TRANS_DONE_INT_CLR</code> writer - Set this bit to …","Field <code>DET_START_INT_CLR</code> writer - Set this bit to clear …","Field <code>END_DETECT_INT_CLR</code> writer - Set this bit to clear …","Interrupt clear bits","Field <code>MST_TXFIFO_UDF_INT_CLR</code> writer - Set this bit to …","Field <code>NACK_INT_CLR</code> writer - Set this bit to clear …","Field <code>RXFIFO_OVF_INT_CLR</code> writer - Set this bit to clear …","Field <code>RXFIFO_UDF_INT_CLR</code> writer - Set this bit to clear …","Field <code>RXFIFO_WM_INT_CLR</code> writer - Set this bit to clear …","Field <code>SCL_MAIN_ST_TO_INT_CLR</code> writer - Set this bit to …","Field <code>SCL_ST_TO_INT_CLR</code> writer - Set this bit to clear …","Field <code>TIME_OUT_INT_CLR</code> writer - Set this bit to clear the …","Field <code>TRANS_COMPLETE_INT_CLR</code> writer - Set this bit to …","Field <code>TRANS_START_INT_CLR</code> writer - Set this bit to clear …","Field <code>TXFIFO_OVF_INT_CLR</code> writer - Set this bit to clear …","Field <code>TXFIFO_WM_INT_CLR</code> writer - Set this bit to clear …","Register <code>INT_CLR</code> writer","Bit 5 - Set this bit to clear the I2C_ARBITRATION_LOST_INT …","Writes raw bits to the register.","","","Bit 4 - Set this bit to clear the I2C_END_DETECT_INT …","Bit 15 - Set this bit to clear I2C_DET_START_INT interrupt.","Bit 3 - Set this bit to clear the I2C_END_DETECT_INT …","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","Bit 6 - Set this bit to clear I2C_TRANS_COMPLETE_INT …","Bit 10 - Set this bit to clear I2C_SLAVE_STRETCH_INT …","Bit 2 - Set this bit to clear I2C_RXFIFO_OVF_INT interrupt.","Bit 12 - Set this bit to clear I2C_RXFIFO_UDF_INT …","Bit 0 - Set this bit to clear I2C_RXFIFO_WM_INT interrupt.","Bit 14 - Set this bit to clear I2C_SCL_MAIN_ST_TO_INT …","Bit 13 - Set this bit to clear I2C_SCL_ST_TO_INT interrupt.","Bit 8 - Set this bit to clear the I2C_TIME_OUT_INT …","Bit 7 - Set this bit to clear the I2C_TRANS_COMPLETE_INT …","Bit 9 - Set this bit to clear the I2C_TRANS_START_INT …","","","Bit 11 - Set this bit to clear I2C_TXFIFO_OVF_INT …","Bit 1 - Set this bit to clear I2C_TXFIFO_WM_INT interrupt.","","Field <code>ARBITRATION_LOST_INT_ENA</code> reader - The interrupt …","Field <code>ARBITRATION_LOST_INT_ENA</code> writer - The interrupt …","Field <code>BYTE_TRANS_DONE_INT_ENA</code> reader - The interrupt …","Field <code>BYTE_TRANS_DONE_INT_ENA</code> writer - The interrupt …","Field <code>DET_START_INT_ENA</code> reader - The interrupt enable bit …","Field <code>DET_START_INT_ENA</code> writer - The interrupt enable bit …","Field <code>END_DETECT_INT_ENA</code> reader - The interrupt enable bit …","Field <code>END_DETECT_INT_ENA</code> writer - The interrupt enable bit …","Interrupt enable bits","Field <code>MST_TXFIFO_UDF_INT_ENA</code> reader - The interrupt enable …","Field <code>MST_TXFIFO_UDF_INT_ENA</code> writer - The interrupt enable …","Field <code>NACK_INT_ENA</code> reader - The interrupt enable bit for …","Field <code>NACK_INT_ENA</code> writer - The interrupt enable bit for …","Register <code>INT_ENA</code> reader","Field <code>RXFIFO_OVF_INT_ENA</code> reader - The interrupt enable bit …","Field <code>RXFIFO_OVF_INT_ENA</code> writer - The interrupt enable bit …","Field <code>RXFIFO_UDF_INT_ENA</code> reader - The interrupt enable bit …","Field <code>RXFIFO_UDF_INT_ENA</code> writer - The interrupt enable bit …","Field <code>RXFIFO_WM_INT_ENA</code> reader - The interrupt enable bit …","Field <code>RXFIFO_WM_INT_ENA</code> writer - The interrupt enable bit …","Field <code>SCL_MAIN_ST_TO_INT_ENA</code> reader - The interrupt enable …","Field <code>SCL_MAIN_ST_TO_INT_ENA</code> writer - The interrupt enable …","Field <code>SCL_ST_TO_INT_ENA</code> reader - The interrupt enable bit …","Field <code>SCL_ST_TO_INT_ENA</code> writer - The interrupt enable bit …","Field <code>TIME_OUT_INT_ENA</code> reader - The interrupt enable bit …","Field <code>TIME_OUT_INT_ENA</code> writer - The interrupt enable bit …","Field <code>TRANS_COMPLETE_INT_ENA</code> reader - The interrupt enable …","Field <code>TRANS_COMPLETE_INT_ENA</code> writer - The interrupt enable …","Field <code>TRANS_START_INT_ENA</code> reader - The interrupt enable …","Field <code>TRANS_START_INT_ENA</code> writer - The interrupt enable …","Field <code>TXFIFO_OVF_INT_ENA</code> reader - The interrupt enable bit …","Field <code>TXFIFO_OVF_INT_ENA</code> writer - The interrupt enable bit …","Field <code>TXFIFO_WM_INT_ENA</code> reader - The interrupt enable bit …","Field <code>TXFIFO_WM_INT_ENA</code> writer - The interrupt enable bit …","Register <code>INT_ENA</code> writer","Bit 5 - The interrupt enable bit for the …","Bit 5 - The interrupt enable bit for the …","Writes raw bits to the register.","","","Bit 4 - The interrupt enable bit for the …","Bit 4 - The interrupt enable bit for the …","Bit 15 - The interrupt enable bit for I2C_DET_START_INT …","Bit 15 - The interrupt enable bit for I2C_DET_START_INT …","Bit 3 - The interrupt enable bit for the …","Bit 3 - The interrupt enable bit for the …","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","Bit 6 - The interrupt enable bit for …","Bit 6 - The interrupt enable bit for …","Bit 10 - The interrupt enable bit for …","Bit 10 - The interrupt enable bit for …","Bit 2 - The interrupt enable bit for I2C_RXFIFO_OVF_INT …","Bit 2 - The interrupt enable bit for I2C_RXFIFO_OVF_INT …","Bit 12 - The interrupt enable bit for I2C_RXFIFO_UDF_INT …","Bit 12 - The interrupt enable bit for I2C_RXFIFO_UDF_INT …","Bit 0 - The interrupt enable bit for I2C_RXFIFO_WM_INT …","Bit 0 - The interrupt enable bit for I2C_RXFIFO_WM_INT …","Bit 14 - The interrupt enable bit for …","Bit 14 - The interrupt enable bit for …","Bit 13 - The interrupt enable bit for I2C_SCL_ST_TO_INT …","Bit 13 - The interrupt enable bit for I2C_SCL_ST_TO_INT …","Bit 8 - The interrupt enable bit for the I2C_TIME_OUT_INT …","Bit 8 - The interrupt enable bit for the I2C_TIME_OUT_INT …","Bit 7 - The interrupt enable bit for the …","Bit 7 - The interrupt enable bit for the …","Bit 9 - The interrupt enable bit for the …","Bit 9 - The interrupt enable bit for the …","","","Bit 11 - The interrupt enable bit for I2C_TXFIFO_OVF_INT …","Bit 11 - The interrupt enable bit for I2C_TXFIFO_OVF_INT …","Bit 1 - The interrupt enable bit for I2C_TXFIFO_WM_INT …","Bit 1 - The interrupt enable bit for I2C_TXFIFO_WM_INT …","","Field <code>ARBITRATION_LOST_INT_RAW</code> reader - The raw interrupt …","Field <code>BYTE_TRANS_DONE_INT_RAW</code> reader - The raw interrupt …","Field <code>DET_START_INT_RAW</code> reader - The raw interrupt bit for …","Field <code>END_DETECT_INT_RAW</code> reader - The raw interrupt bit …","Raw interrupt status","Field <code>MST_TXFIFO_UDF_INT_RAW</code> reader - The raw interrupt …","Field <code>NACK_INT_RAW</code> reader - The raw interrupt bit for …","Register <code>INT_RAW</code> reader","Field <code>RXFIFO_OVF_INT_RAW</code> reader - The raw interrupt bit …","Field <code>RXFIFO_UDF_INT_RAW</code> reader - The raw interrupt bit …","Field <code>RXFIFO_WM_INT_RAW</code> reader - The raw interrupt bit for …","Field <code>SCL_MAIN_ST_TO_INT_RAW</code> reader - The raw interrupt …","Field <code>SCL_ST_TO_INT_RAW</code> reader - The raw interrupt bit for …","Field <code>TIME_OUT_INT_RAW</code> reader - The raw interrupt bit for …","Field <code>TRANS_COMPLETE_INT_RAW</code> reader - The raw interrupt …","Field <code>TRANS_START_INT_RAW</code> reader - The raw interrupt bit …","Field <code>TXFIFO_OVF_INT_RAW</code> reader - The raw interrupt bit …","Field <code>TXFIFO_WM_INT_RAW</code> reader - The raw interrupt bit for …","Bit 5 - The raw interrupt bit for the …","","","Bit 4 - The raw interrupt bit for the I2C_END_DETECT_INT …","Bit 15 - The raw interrupt bit for I2C_DET_START_INT …","Bit 3 - The raw interrupt bit for the I2C_END_DETECT_INT …","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","Bit 6 - The raw interrupt bit for I2C_TRANS_COMPLETE_INT …","Bit 10 - The raw interrupt bit for I2C_SLAVE_STRETCH_INT …","Bit 2 - The raw interrupt bit for I2C_RXFIFO_OVF_INT …","Bit 12 - The raw interrupt bit for I2C_RXFIFO_UDF_INT …","Bit 0 - The raw interrupt bit for I2C_RXFIFO_WM_INT …","Bit 14 - The raw interrupt bit for I2C_SCL_MAIN_ST_TO_INT …","Bit 13 - The raw interrupt bit for I2C_SCL_ST_TO_INT …","Bit 8 - The raw interrupt bit for the I2C_TIME_OUT_INT …","Bit 7 - The raw interrupt bit for the …","Bit 9 - The raw interrupt bit for the I2C_TRANS_START_INT …","","","Bit 11 - The raw interrupt bit for I2C_TXFIFO_OVF_INT …","Bit 1 - The raw interrupt bit for I2C_TXFIFO_WM_INT …","","Field <code>ARBITRATION_LOST_INT_ST</code> reader - The masked …","Field <code>BYTE_TRANS_DONE_INT_ST</code> reader - The masked interrupt …","Field <code>DET_START_INT_ST</code> reader - The masked interrupt …","Field <code>END_DETECT_INT_ST</code> reader - The masked interrupt …","Status of captured I2C communication events","Field <code>MST_TXFIFO_UDF_INT_ST</code> reader - The masked interrupt …","Field <code>NACK_INT_ST</code> reader - The masked interrupt status bit …","Register <code>INT_STATUS</code> reader","Field <code>RXFIFO_OVF_INT_ST</code> reader - The masked interrupt …","Field <code>RXFIFO_UDF_INT_ST</code> reader - The masked interrupt …","Field <code>RXFIFO_WM_INT_ST</code> reader - The masked interrupt …","Field <code>SCL_MAIN_ST_TO_INT_ST</code> reader - The masked interrupt …","Field <code>SCL_ST_TO_INT_ST</code> reader - The masked interrupt …","Field <code>TIME_OUT_INT_ST</code> reader - The masked interrupt status …","Field <code>TRANS_COMPLETE_INT_ST</code> reader - The masked interrupt …","Field <code>TRANS_START_INT_ST</code> reader - The masked interrupt …","Field <code>TXFIFO_OVF_INT_ST</code> reader - The masked interrupt …","Field <code>TXFIFO_WM_INT_ST</code> reader - The masked interrupt …","Bit 5 - The masked interrupt status bit for the …","","","Bit 4 - The masked interrupt status bit for the …","Bit 15 - The masked interrupt status bit for …","Bit 3 - The masked interrupt status bit for the …","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","Bit 6 - The masked interrupt status bit for …","Bit 10 - The masked interrupt status bit for …","Bit 2 - The masked interrupt status bit for …","Bit 12 - The masked interrupt status bit for …","Bit 0 - The masked interrupt status bit for …","Bit 14 - The masked interrupt status bit for …","Bit 13 - The masked interrupt status bit for …","Bit 8 - The masked interrupt status bit for the …","Bit 7 - The masked interrupt status bit for the …","Bit 9 - The masked interrupt status bit for the …","","","Bit 11 - The masked interrupt status bit for …","Bit 1 - The masked interrupt status bit for …","","Register <code>RXFIFO_START_ADDR</code> reader","Field <code>RXFIFO_START_ADDR</code> reader - This is the I2C rxfifo …","I2C RXFIFO base address register","","","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","Bits 0:31 - This is the I2C rxfifo first address.","","","","Register <code>SCL_HIGH_PERIOD</code> reader","Field <code>SCL_HIGH_PERIOD</code> reader - This register is used to …","Configures the high level width of SCL","Field <code>SCL_HIGH_PERIOD</code> writer - This register is used to …","Field <code>SCL_WAIT_HIGH_PERIOD</code> reader - This register is used …","Field <code>SCL_WAIT_HIGH_PERIOD</code> writer - This register is used …","Register <code>SCL_HIGH_PERIOD</code> writer","Writes raw bits to the register.","","","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","Bits 0:8 - This register is used to configure for how long …","Bits 0:8 - This register is used to configure for how long …","Bits 9:15 - This register is used to configure for the …","Bits 9:15 - This register is used to configure for the …","","","","Register <code>SCL_LOW_PERIOD</code> reader","Field <code>SCL_LOW_PERIOD</code> reader - This register is used to …","Configures the low level width of the SCL Clock","Field <code>SCL_LOW_PERIOD</code> writer - This register is used to …","Register <code>SCL_LOW_PERIOD</code> writer","Writes raw bits to the register.","","","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","Bits 0:8 - This register is used to configure for how long …","Bits 0:8 - This register is used to configure for how long …","","","","Register <code>SCL_MAIN_ST_TIME_OUT</code> reader","SCL main status time out register","Field <code>SCL_MAIN_ST_TO_I2C</code> reader - The threshold value of …","Field <code>SCL_MAIN_ST_TO_I2C</code> writer - The threshold value of …","Register <code>SCL_MAIN_ST_TIME_OUT</code> writer","Writes raw bits to the register.","","","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","Bits 0:4 - The threshold value of SCL_MAIN_FSM state …","Bits 0:4 - The threshold value of SCL_MAIN_FSM state …","","","","Register <code>SCL_RSTART_SETUP</code> reader","Configures the delay between the positive edge of SCL and …","Field <code>TIME</code> reader - This register is used to configure the …","Field <code>TIME</code> writer - This register is used to configure the …","Register <code>SCL_RSTART_SETUP</code> writer","Writes raw bits to the register.","","","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","Bits 0:8 - This register is used to configure the time …","Bits 0:8 - This register is used to configure the time …","","","","Register <code>SCL_SP_CONF</code> reader","Field <code>SCL_PD_EN</code> reader - The power down enable bit for the …","Field <code>SCL_PD_EN</code> writer - The power down enable bit for the …","Field <code>SCL_RST_SLV_EN</code> reader - When I2C master is IDLE, set …","Field <code>SCL_RST_SLV_EN</code> writer - When I2C master is IDLE, set …","Field <code>SCL_RST_SLV_NUM</code> reader - Configure the pulses of SCL …","Field <code>SCL_RST_SLV_NUM</code> writer - Configure the pulses of SCL …","Power configuration register","Field <code>SDA_PD_EN</code> reader - The power down enable bit for the …","Field <code>SDA_PD_EN</code> writer - The power down enable bit for the …","Register <code>SCL_SP_CONF</code> writer","Writes raw bits to the register.","","","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","Bit 6 - The power down enable bit for the I2C output SCL …","Bit 6 - The power down enable bit for the I2C output SCL …","Bit 0 - When I2C master is IDLE, set this bit to send out …","Bit 0 - When I2C master is IDLE, set this bit to send out …","Bits 1:5 - Configure the pulses of SCL generated in I2C …","Bits 1:5 - Configure the pulses of SCL generated in I2C …","Bit 7 - The power down enable bit for the I2C output SDA …","Bit 7 - The power down enable bit for the I2C output SDA …","","","","Register <code>SCL_ST_TIME_OUT</code> reader","SCL status time out register","Field <code>SCL_ST_TO_I2C</code> reader - The threshold value of …","Field <code>SCL_ST_TO_I2C</code> writer - The threshold value of …","Register <code>SCL_ST_TIME_OUT</code> writer","Writes raw bits to the register.","","","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","Bits 0:4 - The threshold value of SCL_FSM state unchanged …","Bits 0:4 - The threshold value of SCL_FSM state unchanged …","","","","Register <code>SCL_START_HOLD</code> reader","Configures the delay between the SDA and SCL negative edge …","Field <code>TIME</code> reader - This register is used to configure the …","Field <code>TIME</code> writer - This register is used to configure the …","Register <code>SCL_START_HOLD</code> writer","Writes raw bits to the register.","","","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","Bits 0:8 - This register is used to configure the time …","Bits 0:8 - This register is used to configure the time …","","","","Register <code>SCL_STOP_HOLD</code> reader","Configures the delay after the SCL clock edge for a stop …","Field <code>TIME</code> reader - This register is used to configure the …","Field <code>TIME</code> writer - This register is used to configure the …","Register <code>SCL_STOP_HOLD</code> writer","Writes raw bits to the register.","","","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","Bits 0:8 - This register is used to configure the delay …","Bits 0:8 - This register is used to configure the delay …","","","","Register <code>SCL_STOP_SETUP</code> reader","Configures the delay between the SDA and SCL positive edge …","Field <code>TIME</code> reader - This register is used to configure the …","Field <code>TIME</code> writer - This register is used to configure the …","Register <code>SCL_STOP_SETUP</code> writer","Writes raw bits to the register.","","","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","Bits 0:8 - This register is used to configure the time …","Bits 0:8 - This register is used to configure the time …","","","","Register <code>SDA_HOLD</code> reader","Configures the hold time after a negative SCL edge.","Field <code>TIME</code> reader - This register is used to configure the …","Field <code>TIME</code> writer - This register is used to configure the …","Register <code>SDA_HOLD</code> writer","Writes raw bits to the register.","","","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","Bits 0:8 - This register is used to configure the time to …","Bits 0:8 - This register is used to configure the time to …","","","","Register <code>SDA_SAMPLE</code> reader","Configures the sample time after a positive SCL edge.","Field <code>TIME</code> reader - This register is used to configure for …","Field <code>TIME</code> writer - This register is used to configure for …","Register <code>SDA_SAMPLE</code> writer","Writes raw bits to the register.","","","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","Bits 0:8 - This register is used to configure for how long …","Bits 0:8 - This register is used to configure for how long …","","","","Field <code>ARB_LOST</code> reader - When the I2C controller loses …","Field <code>BUS_BUSY</code> reader - 1: the I2C bus is busy …","Register <code>SR</code> reader","Field <code>RESP_REC</code> reader - The received ACK value in master …","Field <code>RXFIFO_CNT</code> reader - This field represents the amount …","Field <code>SCL_MAIN_STATE_LAST</code> reader - This field indicates …","Field <code>SCL_STATE_LAST</code> reader - This field indicates the …","Describe I2C work status.","Field <code>TXFIFO_CNT</code> reader - This field stores the amount of …","Bit 3 - When the I2C controller loses control of SCL line, …","","","Bit 4 - 1: the I2C bus is busy transferring data, 0: the …","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","Bit 0 - The received ACK value in master mode or slave …","Bits 8:12 - This field represents the amount of data …","Bits 24:26 - This field indicates the states of the I2C …","Bits 28:30 - This field indicates the states of the state …","","","Bits 18:22 - This field stores the amount of received data …","","Register <code>TO</code> reader","Field <code>TIME_OUT_EN</code> reader - This is the enable bit for time …","Field <code>TIME_OUT_EN</code> writer - This is the enable bit for time …","Field <code>TIME_OUT_VALUE</code> reader - This register is used to …","Field <code>TIME_OUT_VALUE</code> writer - This register is used to …","Setting time out control for receiving data.","Register <code>TO</code> writer","Writes raw bits to the register.","","","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","Bit 5 - This is the enable bit for time out control.","Bit 5 - This is the enable bit for time out control.","Bits 0:4 - This register is used to configure the timeout …","Bits 0:4 - This register is used to configure the timeout …","","","","Register <code>TXFIFO_START_ADDR</code> reader","Field <code>TXFIFO_START_ADDR</code> reader - This is the I2C txfifo …","I2C TXFIFO base address register","","","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","","","Bits 0:31 - This is the I2C txfifo first address.","","APB_ADC_INT_MAP (rw) register accessor: register …","APB_CTRL_INTR_MAP (rw) register accessor: register …","ASSIST_DEBUG_INTR_MAP (rw) register accessor: register …","BLE_SEC_INT_MAP (rw) register accessor: register …","BLE_TIMER_INT_MAP (rw) register accessor: register …","BT_BB_INT_MAP (rw) register accessor: register description","BT_BB_NMI_MAP (rw) register accessor: register description","BT_MAC_INT_MAP (rw) register accessor: register description","CACHE_CORE0_ACS_INT_MAP (rw) register accessor: register …","CACHE_IA_INT_MAP (rw) register accessor: register …","CLOCK_GATE (rw) register accessor: register description","COEX_INT_MAP (rw) register accessor: register description","CORE_0_PIF_PMS_MONITOR_VIOLATE_SIZE_INTR_MAP (rw) register …","CPU_INTR_FROM_CPU_0_MAP (rw) register accessor: register …","CPU_INTR_FROM_CPU_1_MAP (rw) register accessor: register …","CPU_INTR_FROM_CPU_2_MAP (rw) register accessor: register …","CPU_INTR_FROM_CPU_3_MAP (rw) register accessor: register …","CPU_INT_CLEAR (rw) register accessor: register description","CPU_INT_EIP_STATUS (r) register accessor: register …","CPU_INT_ENABLE (rw) register accessor: register description","CPU_INT_PRI_0 (rw) register accessor: register description","CPU_INT_PRI_1 (rw) register accessor: register description","CPU_INT_PRI_10 (rw) register accessor: register description","CPU_INT_PRI_11 (rw) register accessor: register description","CPU_INT_PRI_12 (rw) register accessor: register description","CPU_INT_PRI_13 (rw) register accessor: register description","CPU_INT_PRI_14 (rw) register accessor: register description","CPU_INT_PRI_15 (rw) register accessor: register description","CPU_INT_PRI_16 (rw) register accessor: register description","CPU_INT_PRI_17 (rw) register accessor: register description","CPU_INT_PRI_18 (rw) register accessor: register description","CPU_INT_PRI_19 (rw) register accessor: register description","CPU_INT_PRI_2 (rw) register accessor: register description","CPU_INT_PRI_20 (rw) register accessor: register description","CPU_INT_PRI_21 (rw) register accessor: register description","CPU_INT_PRI_22 (rw) register accessor: register description","CPU_INT_PRI_23 (rw) register accessor: register description","CPU_INT_PRI_24 (rw) register accessor: register description","CPU_INT_PRI_25 (rw) register accessor: register description","CPU_INT_PRI_26 (rw) register accessor: register description","CPU_INT_PRI_27 (rw) register accessor: register description","CPU_INT_PRI_28 (rw) register accessor: register description","CPU_INT_PRI_29 (rw) register accessor: register description","CPU_INT_PRI_3 (rw) register accessor: register description","CPU_INT_PRI_30 (rw) register accessor: register description","CPU_INT_PRI_31 (rw) register accessor: register description","CPU_INT_PRI_4 (rw) register accessor: register description","CPU_INT_PRI_5 (rw) register accessor: register description","CPU_INT_PRI_6 (rw) register accessor: register description","CPU_INT_PRI_7 (rw) register accessor: register description","CPU_INT_PRI_8 (rw) register accessor: register description","CPU_INT_PRI_9 (rw) register accessor: register description","CPU_INT_THRESH (rw) register accessor: register description","CPU_INT_TYPE (rw) register accessor: register description","DMA_CH0_INT_MAP (rw) register accessor: register …","ECC_INT_MAP (rw) register accessor: register description","EFUSE_INT_MAP (rw) register accessor: register description","GPIO_INTERRUPT_PRO_MAP (rw) register accessor: register …","GPIO_INTERRUPT_PRO_NMI_MAP (rw) register accessor: …","I2C_EXT0_INTR_MAP (rw) register accessor: register …","I2C_MST_INT_MAP (rw) register accessor: register …","ICACHE_PRELOAD_INT_MAP (rw) register accessor: register …","ICACHE_SYNC_INT_MAP (rw) register accessor: register …","INTERRUPT_REG_DATE (rw) register accessor: register …","INTR_STATUS_REG_0 (r) register accessor: register …","INTR_STATUS_REG_1 (r) register accessor: register …","LEDC_INT_MAP (rw) register accessor: register description","LP_TIMER_INT_MAP (rw) register accessor: register …","MAC_INTR_MAP (rw) register accessor: register description","RTC_CORE_INTR_MAP (rw) register accessor: register …","Register block","SHA_INT_MAP (rw) register accessor: register description","SPI_INTR_1_MAP (rw) register accessor: register description","SPI_INTR_2_MAP (rw) register accessor: register description","SPI_MEM_REJECT_INTR_MAP (rw) register accessor: register …","SYSTIMER_TARGET0_INT_MAP (rw) register accessor: register …","SYSTIMER_TARGET1_INT_MAP (rw) register accessor: register …","SYSTIMER_TARGET2_INT_MAP (rw) register accessor: register …","TG_T0_INT_MAP (rw) register accessor: register description","TG_WDT_INT_MAP (rw) register accessor: register description","UART1_INTR_MAP (rw) register accessor: register description","UART_INTR_MAP (rw) register accessor: register description","WIFI_BB_INT_MAP (rw) register accessor: register …","WIFI_MAC_NMI_MAP (rw) register accessor: register …","WIFI_PWR_INT_MAP (rw) register accessor: register …","register description","0x80 - register description","register description","0x30 - register description","register description","0xa0 - register description","register description","0x28 - register description","register description","0x24 - register description","","","register description","0x14 - register description","register description","0x18 - register description","register description","0x10 - register description","register description","0xa8 - register description","register description","0x64 - register description","register description","0xb4 - register description","register description","0x20 - register description","register description","0xa4 - register description","register description","0xc0 - register description","register description","0xc4 - register description","register description","0xb8 - register description","register description","0xc8 - register description","register description","0xcc - register description","register description","0xf0 - register description","register description","0xf4 - register description","register description","0xf8 - register description","register description","0xfc - register description","register description","0x100 - register description","register description","0x104 - register description","register description","0x108 - register description","register description","0x10c - register description","register description","0x110 - register description","register description","0x114 - register description","register description","0xd0 - register description","register description","0x118 - register description","register description","0x11c - register description","register description","0x120 - register description","register description","0x124 - register description","register description","0x128 - register description","register description","0x12c - register description","register description","0x130 - register description","register description","0x134 - register description","register description","0x138 - register description","register description","0x13c - register description","register description","0xd4 - register description","register description","0x140 - register description","register description","0x144 - register description","register description","0xd8 - register description","register description","0xdc - register description","register description","0xe0 - register description","register description","0xe4 - register description","register description","0xe8 - register description","register description","0xec - register description","register description","0x148 - register description","register description","0xbc - register description","register description","0x90 - register description","register description","0x94 - register description","register description","0x98 - register description","register description","0x9c - register description","register description","0x84 - register description","register description","0x8c - register description","register description","0x50 - register description","Returns the argument unchanged.","register description","0x34 - register description","register description","0x38 - register description","register description","0x58 - register description","register description","0x2c - register description","register description","0x78 - register description","register description","0x7c - register description","register description","0x7fc - register description","Calls <code>U::from(self)</code>.","register description","0xac - register description","register description","0xb0 - register description","register description","0x4c - register description","register description","0x1c - register description","register description","0x00 - register description","register description","0x54 - register description","register description","0x88 - register description","register description","0x3c - register description","register description","0x40 - register description","register description","0x74 - register description","register description","0x68 - register description","register description","0x6c - register description","register description","0x70 - register description","register description","0x5c - register description","register description","0x60 - register description","","","","register description","0x48 - register description","register description","0x44 - register description","register description","0x0c - register description","register description","0x04 - register description","register description","0x08 - register description","Field <code>APB_ADC_INT_MAP</code> reader - Need add description","register description","Field <code>APB_ADC_INT_MAP</code> writer - Need add description","Register <code>APB_ADC_INT_MAP</code> reader","Register <code>APB_ADC_INT_MAP</code> writer","Bits 0:4 - Need add description","Bits 0:4 - Need add description","Writes raw bits to the register.","","","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","","","","Field <code>APB_CTRL_INTR_MAP</code> reader - Need add description","register description","Field <code>APB_CTRL_INTR_MAP</code> writer - Need add description","Register <code>APB_CTRL_INTR_MAP</code> reader","Register <code>APB_CTRL_INTR_MAP</code> writer","Bits 0:4 - Need add description","Bits 0:4 - Need add description","Writes raw bits to the register.","","","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","","","","Field <code>ASSIST_DEBUG_INTR_MAP</code> reader - Need add description","register description","Field <code>ASSIST_DEBUG_INTR_MAP</code> writer - Need add description","Register <code>ASSIST_DEBUG_INTR_MAP</code> reader","Register <code>ASSIST_DEBUG_INTR_MAP</code> writer","Bits 0:4 - Need add description","Bits 0:4 - Need add description","Writes raw bits to the register.","","","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","","","","Field <code>BLE_SEC_INT_MAP</code> reader - Need add description","register description","Field <code>BLE_SEC_INT_MAP</code> writer - Need add description","Register <code>BLE_SEC_INT_MAP</code> reader","Register <code>BLE_SEC_INT_MAP</code> writer","Writes raw bits to the register.","Bits 0:4 - Need add description","Bits 0:4 - Need add description","","","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","","","","Field <code>BLE_TIMER_INT_MAP</code> reader - Need add description","register description","Field <code>BLE_TIMER_INT_MAP</code> writer - Need add description","Register <code>BLE_TIMER_INT_MAP</code> reader","Register <code>BLE_TIMER_INT_MAP</code> writer","Writes raw bits to the register.","Bits 0:4 - Need add description","Bits 0:4 - Need add description","","","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","","","","Field <code>BT_BB_INT_MAP</code> reader - Need add description","register description","Field <code>BT_BB_INT_MAP</code> writer - Need add description","Register <code>BT_BB_INT_MAP</code> reader","Register <code>BT_BB_INT_MAP</code> writer","Writes raw bits to the register.","","","Bits 0:4 - Need add description","Bits 0:4 - Need add description","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","","","","Field <code>BT_BB_NMI_MAP</code> reader - Need add description","register description","Field <code>BT_BB_NMI_MAP</code> writer - Need add description","Register <code>BT_BB_NMI_MAP</code> reader","Register <code>BT_BB_NMI_MAP</code> writer","Writes raw bits to the register.","","","Bits 0:4 - Need add description","Bits 0:4 - Need add description","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","","","","Field <code>BT_MAC_INT_MAP</code> reader - Need add description","register description","Field <code>BT_MAC_INT_MAP</code> writer - Need add description","Register <code>BT_MAC_INT_MAP</code> reader","Register <code>BT_MAC_INT_MAP</code> writer","Writes raw bits to the register.","","","Bits 0:4 - Need add description","Bits 0:4 - Need add description","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","","","","Field <code>CACHE_CORE0_ACS_INT_MAP</code> reader - Need add description","register description","Field <code>CACHE_CORE0_ACS_INT_MAP</code> writer - Need add description","Register <code>CACHE_CORE0_ACS_INT_MAP</code> reader","Register <code>CACHE_CORE0_ACS_INT_MAP</code> writer","Writes raw bits to the register.","","","Bits 0:4 - Need add description","Bits 0:4 - Need add description","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","","","","Field <code>CACHE_IA_INT_MAP</code> reader - Need add description","register description","Field <code>CACHE_IA_INT_MAP</code> writer - Need add description","Register <code>CACHE_IA_INT_MAP</code> reader","Register <code>CACHE_IA_INT_MAP</code> writer","Writes raw bits to the register.","","","Bits 0:4 - Need add description","Bits 0:4 - Need add description","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","","","","register description","Register <code>CLOCK_GATE</code> reader","Field <code>REG_CLK_EN</code> reader - Need add description","Field <code>REG_CLK_EN</code> writer - Need add description","Register <code>CLOCK_GATE</code> writer","Writes raw bits to the register.","","","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","Bit 0 - Need add description","Bit 0 - Need add description","","","","Field <code>COEX_INT_MAP</code> reader - Need add description","register description","Field <code>COEX_INT_MAP</code> writer - Need add description","Register <code>COEX_INT_MAP</code> reader","Register <code>COEX_INT_MAP</code> writer","Writes raw bits to the register.","","","Bits 0:4 - Need add description","Bits 0:4 - Need add description","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","","","","Field <code>CORE_0_PIF_PMS_MONITOR_VIOLATE_SIZE_INTR_MAP</code> reader …","register description","Field <code>CORE_0_PIF_PMS_MONITOR_VIOLATE_SIZE_INTR_MAP</code> writer …","Register <code>CORE_0_PIF_PMS_MONITOR_VIOLATE_SIZE_INTR_MAP</code> …","Register <code>CORE_0_PIF_PMS_MONITOR_VIOLATE_SIZE_INTR_MAP</code> …","Writes raw bits to the register.","","","Bits 0:4 - Need add description","Bits 0:4 - Need add description","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","","","","Field <code>CPU_INT_CLEAR</code> reader - Need add description","register description","Field <code>CPU_INT_CLEAR</code> writer - Need add description","Register <code>CPU_INT_CLEAR</code> reader","Register <code>CPU_INT_CLEAR</code> writer","Writes raw bits to the register.","","","Bits 0:31 - Need add description","Bits 0:31 - Need add description","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","","","","Field <code>CPU_INT_EIP_STATUS</code> reader - Need add description","register description","Register <code>CPU_INT_EIP_STATUS</code> reader","","","Bits 0:31 - Need add description","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","","","","Field <code>CPU_INT_ENABLE</code> reader - Need add description","register description","Field <code>CPU_INT_ENABLE</code> writer - Need add description","Register <code>CPU_INT_ENABLE</code> reader","Register <code>CPU_INT_ENABLE</code> writer","Writes raw bits to the register.","","","Bits 0:31 - Need add description","Bits 0:31 - Need add description","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","","","","register description","Field <code>CPU_PRI_0_MAP</code> reader - Need add description","Field <code>CPU_PRI_0_MAP</code> writer - Need add description","Register <code>CPU_INT_PRI_0</code> reader","Register <code>CPU_INT_PRI_0</code> writer","Writes raw bits to the register.","","","Bits 0:3 - Need add description","Bits 0:3 - Need add description","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","","","","register description","Field <code>CPU_PRI_1_MAP</code> reader - Need add description","Field <code>CPU_PRI_1_MAP</code> writer - Need add description","Register <code>CPU_INT_PRI_1</code> reader","Register <code>CPU_INT_PRI_1</code> writer","Writes raw bits to the register.","","","Bits 0:3 - Need add description","Bits 0:3 - Need add description","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","","","","register description","Field <code>CPU_PRI_10_MAP</code> reader - Need add description","Field <code>CPU_PRI_10_MAP</code> writer - Need add description","Register <code>CPU_INT_PRI_10</code> reader","Register <code>CPU_INT_PRI_10</code> writer","Writes raw bits to the register.","","","Bits 0:3 - Need add description","Bits 0:3 - Need add description","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","","","","register description","Field <code>CPU_PRI_11_MAP</code> reader - Need add description","Field <code>CPU_PRI_11_MAP</code> writer - Need add description","Register <code>CPU_INT_PRI_11</code> reader","Register <code>CPU_INT_PRI_11</code> writer","Writes raw bits to the register.","","","Bits 0:3 - Need add description","Bits 0:3 - Need add description","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","","","","register description","Field <code>CPU_PRI_12_MAP</code> reader - Need add description","Field <code>CPU_PRI_12_MAP</code> writer - Need add description","Register <code>CPU_INT_PRI_12</code> reader","Register <code>CPU_INT_PRI_12</code> writer","Writes raw bits to the register.","","","Bits 0:3 - Need add description","Bits 0:3 - Need add description","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","","","","register description","Field <code>CPU_PRI_13_MAP</code> reader - Need add description","Field <code>CPU_PRI_13_MAP</code> writer - Need add description","Register <code>CPU_INT_PRI_13</code> reader","Register <code>CPU_INT_PRI_13</code> writer","Writes raw bits to the register.","","","Bits 0:3 - Need add description","Bits 0:3 - Need add description","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","","","","register description","Field <code>CPU_PRI_14_MAP</code> reader - Need add description","Field <code>CPU_PRI_14_MAP</code> writer - Need add description","Register <code>CPU_INT_PRI_14</code> reader","Register <code>CPU_INT_PRI_14</code> writer","Writes raw bits to the register.","","","Bits 0:3 - Need add description","Bits 0:3 - Need add description","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","","","","register description","Field <code>CPU_PRI_15_MAP</code> reader - Need add description","Field <code>CPU_PRI_15_MAP</code> writer - Need add description","Register <code>CPU_INT_PRI_15</code> reader","Register <code>CPU_INT_PRI_15</code> writer","Writes raw bits to the register.","","","Bits 0:3 - Need add description","Bits 0:3 - Need add description","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","","","","register description","Field <code>CPU_PRI_16_MAP</code> reader - Need add description","Field <code>CPU_PRI_16_MAP</code> writer - Need add description","Register <code>CPU_INT_PRI_16</code> reader","Register <code>CPU_INT_PRI_16</code> writer","Writes raw bits to the register.","","","Bits 0:3 - Need add description","Bits 0:3 - Need add description","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","","","","register description","Field <code>CPU_PRI_17_MAP</code> reader - Need add description","Field <code>CPU_PRI_17_MAP</code> writer - Need add description","Register <code>CPU_INT_PRI_17</code> reader","Register <code>CPU_INT_PRI_17</code> writer","Writes raw bits to the register.","","","Bits 0:3 - Need add description","Bits 0:3 - Need add description","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","","","","register description","Field <code>CPU_PRI_18_MAP</code> reader - Need add description","Field <code>CPU_PRI_18_MAP</code> writer - Need add description","Register <code>CPU_INT_PRI_18</code> reader","Register <code>CPU_INT_PRI_18</code> writer","Writes raw bits to the register.","","","Bits 0:3 - Need add description","Bits 0:3 - Need add description","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","","","","register description","Field <code>CPU_PRI_19_MAP</code> reader - Need add description","Field <code>CPU_PRI_19_MAP</code> writer - Need add description","Register <code>CPU_INT_PRI_19</code> reader","Register <code>CPU_INT_PRI_19</code> writer","Writes raw bits to the register.","","","Bits 0:3 - Need add description","Bits 0:3 - Need add description","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","","","","register description","Field <code>CPU_PRI_2_MAP</code> reader - Need add description","Field <code>CPU_PRI_2_MAP</code> writer - Need add description","Register <code>CPU_INT_PRI_2</code> reader","Register <code>CPU_INT_PRI_2</code> writer","Writes raw bits to the register.","","","Bits 0:3 - Need add description","Bits 0:3 - Need add description","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","","","","register description","Field <code>CPU_PRI_20_MAP</code> reader - Need add description","Field <code>CPU_PRI_20_MAP</code> writer - Need add description","Register <code>CPU_INT_PRI_20</code> reader","Register <code>CPU_INT_PRI_20</code> writer","Writes raw bits to the register.","","","Bits 0:3 - Need add description","Bits 0:3 - Need add description","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","","","","register description","Field <code>CPU_PRI_21_MAP</code> reader - Need add description","Field <code>CPU_PRI_21_MAP</code> writer - Need add description","Register <code>CPU_INT_PRI_21</code> reader","Register <code>CPU_INT_PRI_21</code> writer","Writes raw bits to the register.","","","Bits 0:3 - Need add description","Bits 0:3 - Need add description","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","","","","register description","Field <code>CPU_PRI_22_MAP</code> reader - Need add description","Field <code>CPU_PRI_22_MAP</code> writer - Need add description","Register <code>CPU_INT_PRI_22</code> reader","Register <code>CPU_INT_PRI_22</code> writer","Writes raw bits to the register.","","","Bits 0:3 - Need add description","Bits 0:3 - Need add description","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","","","","register description","Field <code>CPU_PRI_23_MAP</code> reader - Need add description","Field <code>CPU_PRI_23_MAP</code> writer - Need add description","Register <code>CPU_INT_PRI_23</code> reader","Register <code>CPU_INT_PRI_23</code> writer","Writes raw bits to the register.","","","Bits 0:3 - Need add description","Bits 0:3 - Need add description","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","","","","register description","Field <code>CPU_PRI_24_MAP</code> reader - Need add description","Field <code>CPU_PRI_24_MAP</code> writer - Need add description","Register <code>CPU_INT_PRI_24</code> reader","Register <code>CPU_INT_PRI_24</code> writer","Writes raw bits to the register.","","","Bits 0:3 - Need add description","Bits 0:3 - Need add description","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","","","","register description","Field <code>CPU_PRI_25_MAP</code> reader - Need add description","Field <code>CPU_PRI_25_MAP</code> writer - Need add description","Register <code>CPU_INT_PRI_25</code> reader","Register <code>CPU_INT_PRI_25</code> writer","Writes raw bits to the register.","","","Bits 0:3 - Need add description","Bits 0:3 - Need add description","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","","","","register description","Field <code>CPU_PRI_26_MAP</code> reader - Need add description","Field <code>CPU_PRI_26_MAP</code> writer - Need add description","Register <code>CPU_INT_PRI_26</code> reader","Register <code>CPU_INT_PRI_26</code> writer","Writes raw bits to the register.","","","Bits 0:3 - Need add description","Bits 0:3 - Need add description","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","","","","register description","Field <code>CPU_PRI_27_MAP</code> reader - Need add description","Field <code>CPU_PRI_27_MAP</code> writer - Need add description","Register <code>CPU_INT_PRI_27</code> reader","Register <code>CPU_INT_PRI_27</code> writer","Writes raw bits to the register.","","","Bits 0:3 - Need add description","Bits 0:3 - Need add description","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","","","","register description","Field <code>CPU_PRI_28_MAP</code> reader - Need add description","Field <code>CPU_PRI_28_MAP</code> writer - Need add description","Register <code>CPU_INT_PRI_28</code> reader","Register <code>CPU_INT_PRI_28</code> writer","Writes raw bits to the register.","","","Bits 0:3 - Need add description","Bits 0:3 - Need add description","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","","","","register description","Field <code>CPU_PRI_29_MAP</code> reader - Need add description","Field <code>CPU_PRI_29_MAP</code> writer - Need add description","Register <code>CPU_INT_PRI_29</code> reader","Register <code>CPU_INT_PRI_29</code> writer","Writes raw bits to the register.","","","Bits 0:3 - Need add description","Bits 0:3 - Need add description","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","","","","register description","Field <code>CPU_PRI_3_MAP</code> reader - Need add description","Field <code>CPU_PRI_3_MAP</code> writer - Need add description","Register <code>CPU_INT_PRI_3</code> reader","Register <code>CPU_INT_PRI_3</code> writer","Writes raw bits to the register.","","","Bits 0:3 - Need add description","Bits 0:3 - Need add description","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","","","","register description","Field <code>CPU_PRI_30_MAP</code> reader - Need add description","Field <code>CPU_PRI_30_MAP</code> writer - Need add description","Register <code>CPU_INT_PRI_30</code> reader","Register <code>CPU_INT_PRI_30</code> writer","Writes raw bits to the register.","","","Bits 0:3 - Need add description","Bits 0:3 - Need add description","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","","","","register description","Field <code>CPU_PRI_31_MAP</code> reader - Need add description","Field <code>CPU_PRI_31_MAP</code> writer - Need add description","Register <code>CPU_INT_PRI_31</code> reader","Register <code>CPU_INT_PRI_31</code> writer","Writes raw bits to the register.","","","Bits 0:3 - Need add description","Bits 0:3 - Need add description","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","","","","register description","Field <code>CPU_PRI_4_MAP</code> reader - Need add description","Field <code>CPU_PRI_4_MAP</code> writer - Need add description","Register <code>CPU_INT_PRI_4</code> reader","Register <code>CPU_INT_PRI_4</code> writer","Writes raw bits to the register.","","","Bits 0:3 - Need add description","Bits 0:3 - Need add description","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","","","","register description","Field <code>CPU_PRI_5_MAP</code> reader - Need add description","Field <code>CPU_PRI_5_MAP</code> writer - Need add description","Register <code>CPU_INT_PRI_5</code> reader","Register <code>CPU_INT_PRI_5</code> writer","Writes raw bits to the register.","","","Bits 0:3 - Need add description","Bits 0:3 - Need add description","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","","","","register description","Field <code>CPU_PRI_6_MAP</code> reader - Need add description","Field <code>CPU_PRI_6_MAP</code> writer - Need add description","Register <code>CPU_INT_PRI_6</code> reader","Register <code>CPU_INT_PRI_6</code> writer","Writes raw bits to the register.","","","Bits 0:3 - Need add description","Bits 0:3 - Need add description","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","","","","register description","Field <code>CPU_PRI_7_MAP</code> reader - Need add description","Field <code>CPU_PRI_7_MAP</code> writer - Need add description","Register <code>CPU_INT_PRI_7</code> reader","Register <code>CPU_INT_PRI_7</code> writer","Writes raw bits to the register.","","","Bits 0:3 - Need add description","Bits 0:3 - Need add description","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","","","","register description","Field <code>CPU_PRI_8_MAP</code> reader - Need add description","Field <code>CPU_PRI_8_MAP</code> writer - Need add description","Register <code>CPU_INT_PRI_8</code> reader","Register <code>CPU_INT_PRI_8</code> writer","Writes raw bits to the register.","","","Bits 0:3 - Need add description","Bits 0:3 - Need add description","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","","","","register description","Field <code>CPU_PRI_9_MAP</code> reader - Need add description","Field <code>CPU_PRI_9_MAP</code> writer - Need add description","Register <code>CPU_INT_PRI_9</code> reader","Register <code>CPU_INT_PRI_9</code> writer","Writes raw bits to the register.","","","Bits 0:3 - Need add description","Bits 0:3 - Need add description","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","","","","Field <code>CPU_INT_THRESH</code> reader - Need add description","register description","Field <code>CPU_INT_THRESH</code> writer - Need add description","Register <code>CPU_INT_THRESH</code> reader","Register <code>CPU_INT_THRESH</code> writer","Writes raw bits to the register.","","","Bits 0:3 - Need add description","Bits 0:3 - Need add description","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","","","","Field <code>CPU_INT_TYPE</code> reader - Need add description","register description","Field <code>CPU_INT_TYPE</code> writer - Need add description","Register <code>CPU_INT_TYPE</code> reader","Register <code>CPU_INT_TYPE</code> writer","Writes raw bits to the register.","","","Bits 0:31 - Need add description","Bits 0:31 - Need add description","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","","","","Field <code>CPU_INTR_FROM_CPU_0_MAP</code> reader - Need add description","register description","Field <code>CPU_INTR_FROM_CPU_0_MAP</code> writer - Need add description","Register <code>CPU_INTR_FROM_CPU_0_MAP</code> reader","Register <code>CPU_INTR_FROM_CPU_0_MAP</code> writer","Writes raw bits to the register.","","","Bits 0:4 - Need add description","Bits 0:4 - Need add description","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","","","","Field <code>CPU_INTR_FROM_CPU_1_MAP</code> reader - Need add description","register description","Field <code>CPU_INTR_FROM_CPU_1_MAP</code> writer - Need add description","Register <code>CPU_INTR_FROM_CPU_1_MAP</code> reader","Register <code>CPU_INTR_FROM_CPU_1_MAP</code> writer","Writes raw bits to the register.","","","Bits 0:4 - Need add description","Bits 0:4 - Need add description","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","","","","Field <code>CPU_INTR_FROM_CPU_2_MAP</code> reader - Need add description","register description","Field <code>CPU_INTR_FROM_CPU_2_MAP</code> writer - Need add description","Register <code>CPU_INTR_FROM_CPU_2_MAP</code> reader","Register <code>CPU_INTR_FROM_CPU_2_MAP</code> writer","Writes raw bits to the register.","","","Bits 0:4 - Need add description","Bits 0:4 - Need add description","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","","","","Field <code>CPU_INTR_FROM_CPU_3_MAP</code> reader - Need add description","register description","Field <code>CPU_INTR_FROM_CPU_3_MAP</code> writer - Need add description","Register <code>CPU_INTR_FROM_CPU_3_MAP</code> reader","Register <code>CPU_INTR_FROM_CPU_3_MAP</code> writer","Writes raw bits to the register.","","","Bits 0:4 - Need add description","Bits 0:4 - Need add description","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","","","","Field <code>DMA_CH0_INT_MAP</code> reader - Need add description","register description","Field <code>DMA_CH0_INT_MAP</code> writer - Need add description","Register <code>DMA_CH0_INT_MAP</code> reader","Register <code>DMA_CH0_INT_MAP</code> writer","Writes raw bits to the register.","","","Bits 0:4 - Need add description","Bits 0:4 - Need add description","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","","","","Field <code>ECC_INT_MAP</code> reader - Need add description","register description","Field <code>ECC_INT_MAP</code> writer - Need add description","Register <code>ECC_INT_MAP</code> reader","Register <code>ECC_INT_MAP</code> writer","Writes raw bits to the register.","","","Bits 0:4 - Need add description","Bits 0:4 - Need add description","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","","","","Field <code>EFUSE_INT_MAP</code> reader - Need add description","register description","Field <code>EFUSE_INT_MAP</code> writer - Need add description","Register <code>EFUSE_INT_MAP</code> reader","Register <code>EFUSE_INT_MAP</code> writer","Writes raw bits to the register.","","","Bits 0:4 - Need add description","Bits 0:4 - Need add description","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","","","","Field <code>GPIO_INTERRUPT_PRO_MAP</code> reader - Need add description","register description","Field <code>GPIO_INTERRUPT_PRO_MAP</code> writer - Need add description","Register <code>GPIO_INTERRUPT_PRO_MAP</code> reader","Register <code>GPIO_INTERRUPT_PRO_MAP</code> writer","Writes raw bits to the register.","","","Returns the argument unchanged.","Bits 0:4 - Need add description","Bits 0:4 - Need add description","Calls <code>U::from(self)</code>.","","","","Field <code>GPIO_INTERRUPT_PRO_NMI_MAP</code> reader - Need add …","register description","Field <code>GPIO_INTERRUPT_PRO_NMI_MAP</code> writer - Need add …","Register <code>GPIO_INTERRUPT_PRO_NMI_MAP</code> reader","Register <code>GPIO_INTERRUPT_PRO_NMI_MAP</code> writer","Writes raw bits to the register.","","","Returns the argument unchanged.","Bits 0:4 - Need add description","Bits 0:4 - Need add description","Calls <code>U::from(self)</code>.","","","","Field <code>I2C_EXT0_INTR_MAP</code> reader - Need add description","register description","Field <code>I2C_EXT0_INTR_MAP</code> writer - Need add description","Register <code>I2C_EXT0_INTR_MAP</code> reader","Register <code>I2C_EXT0_INTR_MAP</code> writer","Writes raw bits to the register.","","","Returns the argument unchanged.","Bits 0:4 - Need add description","Bits 0:4 - Need add description","Calls <code>U::from(self)</code>.","","","","Field <code>I2C_MST_INT_MAP</code> reader - Need add description","register description","Field <code>I2C_MST_INT_MAP</code> writer - Need add description","Register <code>I2C_MST_INT_MAP</code> reader","Register <code>I2C_MST_INT_MAP</code> writer","Writes raw bits to the register.","","","Returns the argument unchanged.","Bits 0:4 - Need add description","Bits 0:4 - Need add description","Calls <code>U::from(self)</code>.","","","","Field <code>ICACHE_PRELOAD_INT_MAP</code> reader - Need add description","register description","Field <code>ICACHE_PRELOAD_INT_MAP</code> writer - Need add description","Register <code>ICACHE_PRELOAD_INT_MAP</code> reader","Register <code>ICACHE_PRELOAD_INT_MAP</code> writer","Writes raw bits to the register.","","","Returns the argument unchanged.","Bits 0:4 - Need add description","Bits 0:4 - Need add description","Calls <code>U::from(self)</code>.","","","","Field <code>ICACHE_SYNC_INT_MAP</code> reader - Need add description","register description","Field <code>ICACHE_SYNC_INT_MAP</code> writer - Need add description","Register <code>ICACHE_SYNC_INT_MAP</code> reader","Register <code>ICACHE_SYNC_INT_MAP</code> writer","Writes raw bits to the register.","","","Returns the argument unchanged.","Bits 0:4 - Need add description","Bits 0:4 - Need add description","Calls <code>U::from(self)</code>.","","","","Field <code>INTERRUPT_REG_DATE</code> reader - Need add description","register description","Field <code>INTERRUPT_REG_DATE</code> writer - Need add description","Register <code>INTERRUPT_REG_DATE</code> reader","Register <code>INTERRUPT_REG_DATE</code> writer","Writes raw bits to the register.","","","Returns the argument unchanged.","Bits 0:27 - Need add description","Bits 0:27 - Need add description","Calls <code>U::from(self)</code>.","","","","Field <code>INTR_STATUS_0</code> reader - Need add description","register description","Register <code>INTR_STATUS_REG_0</code> reader","","","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","Bits 0:31 - Need add description","","","","Field <code>INTR_STATUS_1</code> reader - Need add description","register description","Register <code>INTR_STATUS_REG_1</code> reader","","","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","Bits 0:31 - Need add description","","","","Field <code>LEDC_INT_MAP</code> reader - Need add description","register description","Field <code>LEDC_INT_MAP</code> writer - Need add description","Register <code>LEDC_INT_MAP</code> reader","Register <code>LEDC_INT_MAP</code> writer","Writes raw bits to the register.","","","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","Bits 0:4 - Need add description","Bits 0:4 - Need add description","","","","Field <code>LP_TIMER_INT_MAP</code> reader - Need add description","register description","Field <code>LP_TIMER_INT_MAP</code> writer - Need add description","Register <code>LP_TIMER_INT_MAP</code> reader","Register <code>LP_TIMER_INT_MAP</code> writer","Writes raw bits to the register.","","","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","Bits 0:4 - Need add description","Bits 0:4 - Need add description","","","","register description","Register <code>MAC_INTR_MAP</code> reader","Register <code>MAC_INTR_MAP</code> writer","Field <code>WIFI_MAC_INT_MAP</code> reader - Need add description","Field <code>WIFI_MAC_INT_MAP</code> writer - Need add description","Writes raw bits to the register.","","","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","","","","Bits 0:4 - Need add description","Bits 0:4 - Need add description","Register <code>RTC_CORE_INTR_MAP</code> reader","Field <code>RTC_CORE_INTR_MAP</code> reader - Need add description","register description","Field <code>RTC_CORE_INTR_MAP</code> writer - Need add description","Register <code>RTC_CORE_INTR_MAP</code> writer","Writes raw bits to the register.","","","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","Bits 0:4 - Need add description","Bits 0:4 - Need add description","","","","Register <code>SHA_INT_MAP</code> reader","Field <code>SHA_INT_MAP</code> reader - Need add description","register description","Field <code>SHA_INT_MAP</code> writer - Need add description","Register <code>SHA_INT_MAP</code> writer","Writes raw bits to the register.","","","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","Bits 0:4 - Need add description","Bits 0:4 - Need add description","","","","Register <code>SPI_INTR_1_MAP</code> reader","Field <code>SPI_INTR_1_MAP</code> reader - Need add description","register description","Field <code>SPI_INTR_1_MAP</code> writer - Need add description","Register <code>SPI_INTR_1_MAP</code> writer","Writes raw bits to the register.","","","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","Bits 0:4 - Need add description","Bits 0:4 - Need add description","","","","Register <code>SPI_INTR_2_MAP</code> reader","Field <code>SPI_INTR_2_MAP</code> reader - Need add description","register description","Field <code>SPI_INTR_2_MAP</code> writer - Need add description","Register <code>SPI_INTR_2_MAP</code> writer","Writes raw bits to the register.","","","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","Bits 0:4 - Need add description","Bits 0:4 - Need add description","","","","Register <code>SPI_MEM_REJECT_INTR_MAP</code> reader","Field <code>SPI_MEM_REJECT_INTR_MAP</code> reader - Need add description","register description","Field <code>SPI_MEM_REJECT_INTR_MAP</code> writer - Need add description","Register <code>SPI_MEM_REJECT_INTR_MAP</code> writer","Writes raw bits to the register.","","","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","Bits 0:4 - Need add description","Bits 0:4 - Need add description","","","","Register <code>SYSTIMER_TARGET0_INT_MAP</code> reader","Field <code>SYSTIMER_TARGET0_INT_MAP</code> reader - Need add …","register description","Field <code>SYSTIMER_TARGET0_INT_MAP</code> writer - Need add …","Register <code>SYSTIMER_TARGET0_INT_MAP</code> writer","Writes raw bits to the register.","","","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","Bits 0:4 - Need add description","Bits 0:4 - Need add description","","","","Register <code>SYSTIMER_TARGET1_INT_MAP</code> reader","Field <code>SYSTIMER_TARGET1_INT_MAP</code> reader - Need add …","register description","Field <code>SYSTIMER_TARGET1_INT_MAP</code> writer - Need add …","Register <code>SYSTIMER_TARGET1_INT_MAP</code> writer","Writes raw bits to the register.","","","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","Bits 0:4 - Need add description","Bits 0:4 - Need add description","","","","Register <code>SYSTIMER_TARGET2_INT_MAP</code> reader","Field <code>SYSTIMER_TARGET2_INT_MAP</code> reader - Need add …","register description","Field <code>SYSTIMER_TARGET2_INT_MAP</code> writer - Need add …","Register <code>SYSTIMER_TARGET2_INT_MAP</code> writer","Writes raw bits to the register.","","","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","Bits 0:4 - Need add description","Bits 0:4 - Need add description","","","","Register <code>TG_T0_INT_MAP</code> reader","Field <code>TG_T0_INT_MAP</code> reader - Need add description","register description","Field <code>TG_T0_INT_MAP</code> writer - Need add description","Register <code>TG_T0_INT_MAP</code> writer","Writes raw bits to the register.","","","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","Bits 0:4 - Need add description","Bits 0:4 - Need add description","","","","Register <code>TG_WDT_INT_MAP</code> reader","Field <code>TG_WDT_INT_MAP</code> reader - Need add description","register description","Field <code>TG_WDT_INT_MAP</code> writer - Need add description","Register <code>TG_WDT_INT_MAP</code> writer","Writes raw bits to the register.","","","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","Bits 0:4 - Need add description","Bits 0:4 - Need add description","","","","Register <code>UART1_INTR_MAP</code> reader","Field <code>UART1_INTR_MAP</code> reader - Need add description","register description","Field <code>UART1_INTR_MAP</code> writer - Need add description","Register <code>UART1_INTR_MAP</code> writer","Writes raw bits to the register.","","","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","","","","Bits 0:4 - Need add description","Bits 0:4 - Need add description","Register <code>UART_INTR_MAP</code> reader","Field <code>UART_INTR_MAP</code> reader - Need add description","register description","Field <code>UART_INTR_MAP</code> writer - Need add description","Register <code>UART_INTR_MAP</code> writer","Writes raw bits to the register.","","","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","","","","Bits 0:4 - Need add description","Bits 0:4 - Need add description","Register <code>WIFI_BB_INT_MAP</code> reader","Register <code>WIFI_BB_INT_MAP</code> writer","Field <code>WIFI_BB_INT_MAP</code> reader - Need add description","register description","Field <code>WIFI_BB_INT_MAP</code> writer - Need add description","Writes raw bits to the register.","","","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","","","","Bits 0:4 - Need add description","Bits 0:4 - Need add description","Register <code>WIFI_MAC_NMI_MAP</code> reader","Register <code>WIFI_MAC_NMI_MAP</code> writer","Field <code>WIFI_MAC_NMI_MAP</code> reader - Need add description","register description","Field <code>WIFI_MAC_NMI_MAP</code> writer - Need add description","Writes raw bits to the register.","","","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","","","","Bits 0:4 - Need add description","Bits 0:4 - Need add description","Register <code>WIFI_PWR_INT_MAP</code> reader","Register <code>WIFI_PWR_INT_MAP</code> writer","Field <code>WIFI_PWR_INT_MAP</code> reader - Need add description","register description","Field <code>WIFI_PWR_INT_MAP</code> writer - Need add description","Writes raw bits to the register.","","","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","","","","Bits 0:4 - Need add description","Bits 0:4 - Need add description","DATE (rw) register accessor: IO MUX Version Control …","GPIO (rw) register accessor: IO MUX Configure Register for …","PIN_CTRL (rw) register accessor: Clock Output …","Register block","","","IO MUX Version Control Register","0xfc - IO MUX Version Control Register","Returns the argument unchanged.","IO MUX Configure Register for pad XTAL_32K_P","0x04..0x58 - IO MUX Configure Register for pad XTAL_32K_P","Iterator for array of: 0x04..0x58 - IO MUX Configure …","Calls <code>U::from(self)</code>.","Clock Output Configuration Register","0x00 - Clock Output Configuration Register","","","","IO MUX Version Control Register","Register <code>DATE</code> reader","Field <code>REG_DATE</code> reader - Version control register","Field <code>REG_DATE</code> writer - Version control register","Register <code>DATE</code> writer","Writes raw bits to the register.","","","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","Bits 0:27 - Version control register","Bits 0:27 - Version control register","","","","Field <code>FILTER_EN</code> reader - Enable filter for pin input …","Field <code>FILTER_EN</code> writer - Enable filter for pin input …","Field <code>FUN_DRV</code> reader - Select the drive strength of the …","Field <code>FUN_DRV</code> writer - Select the drive strength of the …","Field <code>FUN_IE</code> reader - Input enable of the pad. 1: input …","Field <code>FUN_IE</code> writer - Input enable of the pad. 1: input …","Field <code>FUN_WPD</code> reader - Pull-down enable of the pad. 1: …","Field <code>FUN_WPD</code> writer - Pull-down enable of the pad. 1: …","Field <code>FUN_WPU</code> reader - Pull-up enable of the pad. 1: …","Field <code>FUN_WPU</code> writer - Pull-up enable of the pad. 1: …","IO MUX Configure Register for pad XTAL_32K_P","Field <code>MCU_IE</code> reader - Input enable of the pad during sleep …","Field <code>MCU_IE</code> writer - Input enable of the pad during sleep …","Field <code>MCU_OE</code> reader - Output enable of the pad in sleep …","Field <code>MCU_OE</code> writer - Output enable of the pad in sleep …","Field <code>MCU_SEL</code> reader - Select IO MUX function for this …","Field <code>MCU_SEL</code> writer - Select IO MUX function for this …","Field <code>MCU_WPD</code> reader - Pull-down enable of the pad in …","Field <code>MCU_WPD</code> writer - Pull-down enable of the pad in …","Field <code>MCU_WPU</code> reader - Pull-up enable of the pad during …","Field <code>MCU_WPU</code> writer - Pull-up enable of the pad during …","Register <code>GPIO%s</code> reader","Field <code>SLP_SEL</code> reader - Sleep mode selection of this pad. …","Field <code>SLP_SEL</code> writer - Sleep mode selection of this pad. …","Register <code>GPIO%s</code> writer","Writes raw bits to the register.","","","Bit 15 - Enable filter for pin input signals. 1: Filter …","Bit 15 - Enable filter for pin input signals. 1: Filter …","Returns the argument unchanged.","Bits 10:11 - Select the drive strength of the pad. 0: ~5 …","Bits 10:11 - Select the drive strength of the pad. 0: ~5 …","Bit 9 - Input enable of the pad. 1: input enabled; 0: …","Bit 9 - Input enable of the pad. 1: input enabled; 0: …","Bit 7 - Pull-down enable of the pad. 1: internal pull-down …","Bit 7 - Pull-down enable of the pad. 1: internal pull-down …","Bit 8 - Pull-up enable of the pad. 1: internal pull-up …","Bit 8 - Pull-up enable of the pad. 1: internal pull-up …","Calls <code>U::from(self)</code>.","Bit 4 - Input enable of the pad during sleep mode. 1: …","Bit 4 - Input enable of the pad during sleep mode. 1: …","Bit 0 - Output enable of the pad in sleep mode. 1: output …","Bit 0 - Output enable of the pad in sleep mode. 1: output …","Bits 12:14 - Select IO MUX function for this signal. 0: …","Bits 12:14 - Select IO MUX function for this signal. 0: …","Bit 2 - Pull-down enable of the pad in sleep mode. 1: …","Bit 2 - Pull-down enable of the pad in sleep mode. 1: …","Bit 3 - Pull-up enable of the pad during sleep mode. 1: …","Bit 3 - Pull-up enable of the pad during sleep mode. 1: …","Bit 1 - Sleep mode selection of this pad. Set to 1 to put …","Bit 1 - Sleep mode selection of this pad. Set to 1 to put …","","","","Field <code>CLK_OUT1</code> reader - If you want to output clock for …","Field <code>CLK_OUT1</code> writer - If you want to output clock for …","Field <code>CLK_OUT2</code> reader - If you want to output clock for …","Field <code>CLK_OUT2</code> writer - If you want to output clock for …","Field <code>CLK_OUT3</code> reader - If you want to output clock for …","Field <code>CLK_OUT3</code> writer - If you want to output clock for …","Clock Output Configuration Register","Register <code>PIN_CTRL</code> reader","Register <code>PIN_CTRL</code> writer","Writes raw bits to the register.","","","Bits 0:3 - If you want to output clock for I2S to …","Bits 0:3 - If you want to output clock for I2S to …","Bits 4:7 - If you want to output clock for I2S to …","Bits 4:7 - If you want to output clock for I2S to …","Bits 8:11 - If you want to output clock for I2S to …","Bits 8:11 - If you want to output clock for I2S to …","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","","","","CH_CONF0 (rw) register accessor: Configuration register 0 …","CH_CONF1 (rw) register accessor: Configuration register 1 …","CH_DUTY (rw) register accessor: Initial duty cycle for …","CH_DUTY_R (r) register accessor: Current duty cycle for …","CH_HPOINT (rw) register accessor: High point register for …","CONF (rw) register accessor: Global ledc configuration …","DATE (rw) register accessor: Version control register","INT_CLR (w) register accessor: Interrupt clear bits","INT_ENA (rw) register accessor: Interrupt enable bits","INT_RAW (rw) register accessor: Raw interrupt status","INT_ST (r) register accessor: Masked interrupt status","Register block","TIMER_CONF (rw) register accessor: Timer %s configuration","TIMER_VALUE (r) register accessor: Timer %s current …","","","0x00 - Configuration register 0 for channel 0","0x0c - Configuration register 1 for channel 0","0x08 - Initial duty cycle for channel 0","0x10 - Current duty cycle for channel 0","0x04 - High point register for channel 0","0x14 - Configuration register 0 for channel 1","0x20 - Configuration register 1 for channel 1","0x1c - Initial duty cycle for channel 1","0x24 - Current duty cycle for channel 1","0x18 - High point register for channel 1","0x28 - Configuration register 0 for channel 2","0x34 - Configuration register 1 for channel 2","0x30 - Initial duty cycle for channel 2","0x38 - Current duty cycle for channel 2","0x2c - High point register for channel 2","0x3c - Configuration register 0 for channel 3","0x48 - Configuration register 1 for channel 3","0x44 - Initial duty cycle for channel 3","0x4c - Current duty cycle for channel 3","0x40 - High point register for channel 3","0x50 - Configuration register 0 for channel 4","0x5c - Configuration register 1 for channel 4","0x58 - Initial duty cycle for channel 4","0x60 - Current duty cycle for channel 4","0x54 - High point register for channel 4","0x64 - Configuration register 0 for channel 5","0x70 - Configuration register 1 for channel 5","0x6c - Initial duty cycle for channel 5","0x74 - Current duty cycle for channel 5","0x68 - High point register for channel 5","Configuration register 0 for channel %s","0x00..0x18 - Configuration register 0 for channel %s","Iterator for array of: 0x00..0x18 - Configuration register …","Configuration register 1 for channel %s","0x0c..0x24 - Configuration register 1 for channel %s","Iterator for array of: 0x0c..0x24 - Configuration register …","Initial duty cycle for channel %s","0x08..0x20 - Initial duty cycle for channel %s","Iterator for array of: 0x08..0x20 - Initial duty cycle for …","Current duty cycle for channel %s","0x10..0x28 - Current duty cycle for channel %s","Iterator for array of: 0x10..0x28 - Current duty cycle for …","High point register for channel %s","0x04..0x1c - High point register for channel %s","Iterator for array of: 0x04..0x1c - High point register …","Global ledc configuration register","0xd0 - Global ledc configuration register","Version control register","0xfc - Version control register","Returns the argument unchanged.","Interrupt clear bits","0xcc - Interrupt clear bits","Interrupt enable bits","0xc8 - Interrupt enable bits","Raw interrupt status","0xc0 - Raw interrupt status","Masked interrupt status","0xc4 - Masked interrupt status","Calls <code>U::from(self)</code>.","0xa0 - Timer 0 configuration","0xa4 - Timer 0 current counter value","0xa8 - Timer 1 configuration","0xac - Timer 1 current counter value","0xb0 - Timer 2 configuration","0xb4 - Timer 2 current counter value","0xb8 - Timer 3 configuration","0xbc - Timer 3 current counter value","Timer %s configuration","0xa0..0xb0 - Timer %s configuration","Iterator for array of: 0xa0..0xb0 - Timer %s configuration","Timer %s current counter value","0xa4..0xb4 - Timer %s current counter value","Iterator for array of: 0xa4..0xb4 - Timer %s current …","","","","Configuration register 0 for channel %s","Field <code>IDLE_LV</code> reader - This bit is used to control the …","Field <code>IDLE_LV</code> writer - This bit is used to control the …","Field <code>OVF_CNT_EN</code> reader - This bit is used to enable the …","Field <code>OVF_CNT_EN</code> writer - This bit is used to enable the …","Field <code>OVF_CNT_RESET</code> writer - Set this bit to reset the …","Field <code>OVF_NUM</code> reader - This register is used to configure …","Field <code>OVF_NUM</code> writer - This register is used to configure …","Field <code>PARA_UP</code> writer - This bit is used to update …","Register <code>CH%s_CONF0</code> reader","Field <code>SIG_OUT_EN</code> reader - Set this bit to enable signal …","Field <code>SIG_OUT_EN</code> writer - Set this bit to enable signal …","Field <code>TIMER_SEL</code> reader - This field is used to select one …","Field <code>TIMER_SEL</code> writer - This field is used to select one …","Register <code>CH%s_CONF0</code> writer","Writes raw bits to the register.","","","Returns the argument unchanged.","Bit 3 - This bit is used to control the output value when …","Bit 3 - This bit is used to control the output value when …","Calls <code>U::from(self)</code>.","Bit 15 - This bit is used to enable the ovf_cnt of channel …","Bit 15 - This bit is used to enable the ovf_cnt of channel …","Bit 16 - Set this bit to reset the ovf_cnt of channel %s.","Bits 5:14 - This register is used to configure the maximum …","Bits 5:14 - This register is used to configure the maximum …","Bit 4 - This bit is used to update LEDC_HPOINT_CH%s, …","Bit 2 - Set this bit to enable signal output on channel %s.","Bit 2 - Set this bit to enable signal output on channel %s.","Bits 0:1 - This field is used to select one of timers for …","Bits 0:1 - This field is used to select one of timers for …","","","","Configuration register 1 for channel %s","Field <code>DUTY_CYCLE</code> reader - The duty will change every …","Field <code>DUTY_CYCLE</code> writer - The duty will change every …","Field <code>DUTY_INC</code> reader - This register is used to increase …","Field <code>DUTY_INC</code> writer - This register is used to increase …","Field <code>DUTY_NUM</code> reader - This register is used to control …","Field <code>DUTY_NUM</code> writer - This register is used to control …","Field <code>DUTY_SCALE</code> reader - This register is used to …","Field <code>DUTY_SCALE</code> writer - This register is used to …","Field <code>DUTY_START</code> reader - Other configured fields in …","Field <code>DUTY_START</code> writer - Other configured fields in …","Register <code>CH%s_CONF1</code> reader","Register <code>CH%s_CONF1</code> writer","Writes raw bits to the register.","","","Bits 10:19 - The duty will change every …","Bits 10:19 - The duty will change every …","Bit 30 - This register is used to increase or decrease the …","Bit 30 - This register is used to increase or decrease the …","Bits 20:29 - This register is used to control the number …","Bits 20:29 - This register is used to control the number …","Bits 0:9 - This register is used to configure the changing …","Bits 0:9 - This register is used to configure the changing …","Bit 31 - Other configured fields in LEDC_CH%s_CONF1_REG …","Bit 31 - Other configured fields in LEDC_CH%s_CONF1_REG …","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","","","","Initial duty cycle for channel %s","Field <code>DUTY</code> reader - This register is used to change the …","Field <code>DUTY</code> writer - This register is used to change the …","Register <code>CH%s_DUTY</code> reader","Register <code>CH%s_DUTY</code> writer","Writes raw bits to the register.","","","Bits 0:18 - This register is used to change the output …","Bits 0:18 - This register is used to change the output …","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","","","","Current duty cycle for channel %s","Field <code>DUTY_CH0_R</code> reader - This register stores the current …","Register <code>CH%s_DUTY_R</code> reader","","","Bits 0:18 - This register stores the current duty of …","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","","","","High point register for channel %s","Field <code>HPOINT</code> reader - The output value changes to high …","Field <code>HPOINT</code> writer - The output value changes to high …","Register <code>CH%s_HPOINT</code> reader","Register <code>CH%s_HPOINT</code> writer","Writes raw bits to the register.","","","Returns the argument unchanged.","Bits 0:13 - The output value changes to high when the …","Bits 0:13 - The output value changes to high when the …","Calls <code>U::from(self)</code>.","","","","Field <code>APB_CLK_SEL</code> reader - This bit is used to select …","Field <code>APB_CLK_SEL</code> writer - This bit is used to select …","Field <code>CLK_EN</code> reader - This bit is used to control clock. 1…","Field <code>CLK_EN</code> writer - This bit is used to control clock. 1…","Global ledc configuration register","Register <code>CONF</code> reader","Register <code>CONF</code> writer","Bits 0:1 - This bit is used to select clock source for the …","Bits 0:1 - This bit is used to select clock source for the …","Writes raw bits to the register.","","","Bit 31 - This bit is used to control clock. 1’b1: Force …","Bit 31 - This bit is used to control clock. 1’b1: Force …","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","","","","Version control register","Field <code>LEDC_DATE</code> reader - This is the version control …","Field <code>LEDC_DATE</code> writer - This is the version control …","Register <code>DATE</code> reader","Register <code>DATE</code> writer","Writes raw bits to the register.","","","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","Bits 0:31 - This is the version control register.","Bits 0:31 - This is the version control register.","","","","Field <code>DUTY_CHNG_END_CH0_INT_CLR</code> writer - Set this bit to …","Field <code>DUTY_CHNG_END_CH1_INT_CLR</code> writer - Set this bit to …","Field <code>DUTY_CHNG_END_CH2_INT_CLR</code> writer - Set this bit to …","Field <code>DUTY_CHNG_END_CH3_INT_CLR</code> writer - Set this bit to …","Field <code>DUTY_CHNG_END_CH4_INT_CLR</code> writer - Set this bit to …","Field <code>DUTY_CHNG_END_CH5_INT_CLR</code> writer - Set this bit to …","Interrupt clear bits","Field <code>OVF_CNT_CH0_INT_CLR</code> writer - Set this bit to clear …","Field <code>OVF_CNT_CH1_INT_CLR</code> writer - Set this bit to clear …","Field <code>OVF_CNT_CH2_INT_CLR</code> writer - Set this bit to clear …","Field <code>OVF_CNT_CH3_INT_CLR</code> writer - Set this bit to clear …","Field <code>OVF_CNT_CH4_INT_CLR</code> writer - Set this bit to clear …","Field <code>OVF_CNT_CH5_INT_CLR</code> writer - Set this bit to clear …","Field <code>OVF_INT_CLR</code> writer - Set this bit to clear the …","Field <code>TIMER1_OVF_INT_CLR</code> writer - Set this bit to clear …","Field <code>TIMER2_OVF_INT_CLR</code> writer - Set this bit to clear …","Field <code>TIMER3_OVF_INT_CLR</code> writer - Set this bit to clear …","Register <code>INT_CLR</code> writer","Writes raw bits to the register.","","","Bit 4 - Set this bit to clear the …","Bit 5 - Set this bit to clear the …","Bit 6 - Set this bit to clear the …","Bit 7 - Set this bit to clear the …","Bit 8 - Set this bit to clear the …","Bit 9 - Set this bit to clear the …","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","Bit 10 - Set this bit to clear the LEDC_OVF_CNT_CH0_INT …","Bit 11 - Set this bit to clear the LEDC_OVF_CNT_CH1_INT …","Bit 12 - Set this bit to clear the LEDC_OVF_CNT_CH2_INT …","Bit 13 - Set this bit to clear the LEDC_OVF_CNT_CH3_INT …","Bit 14 - Set this bit to clear the LEDC_OVF_CNT_CH4_INT …","Bit 15 - Set this bit to clear the LEDC_OVF_CNT_CH5_INT …","Bit 0 - Set this bit to clear the LEDC_TIMER0_OVF_INT …","Bit 1 - Set this bit to clear the LEDC_TIMER1_OVF_INT …","Bit 2 - Set this bit to clear the LEDC_TIMER2_OVF_INT …","Bit 3 - Set this bit to clear the LEDC_TIMER3_OVF_INT …","","","","Field <code>DUTY_CHNG_END_CH0_INT_ENA</code> reader - The interrupt …","Field <code>DUTY_CHNG_END_CH0_INT_ENA</code> writer - The interrupt …","Field <code>DUTY_CHNG_END_CH1_INT_ENA</code> reader - The interrupt …","Field <code>DUTY_CHNG_END_CH1_INT_ENA</code> writer - The interrupt …","Field <code>DUTY_CHNG_END_CH2_INT_ENA</code> reader - The interrupt …","Field <code>DUTY_CHNG_END_CH2_INT_ENA</code> writer - The interrupt …","Field <code>DUTY_CHNG_END_CH3_INT_ENA</code> reader - The interrupt …","Field <code>DUTY_CHNG_END_CH3_INT_ENA</code> writer - The interrupt …","Field <code>DUTY_CHNG_END_CH4_INT_ENA</code> reader - The interrupt …","Field <code>DUTY_CHNG_END_CH4_INT_ENA</code> writer - The interrupt …","Field <code>DUTY_CHNG_END_CH5_INT_ENA</code> reader - The interrupt …","Field <code>DUTY_CHNG_END_CH5_INT_ENA</code> writer - The interrupt …","Interrupt enable bits","Field <code>OVF_CNT_CH0_INT_ENA</code> reader - The interrupt enable …","Field <code>OVF_CNT_CH0_INT_ENA</code> writer - The interrupt enable …","Field <code>OVF_CNT_CH1_INT_ENA</code> reader - The interrupt enable …","Field <code>OVF_CNT_CH1_INT_ENA</code> writer - The interrupt enable …","Field <code>OVF_CNT_CH2_INT_ENA</code> reader - The interrupt enable …","Field <code>OVF_CNT_CH2_INT_ENA</code> writer - The interrupt enable …","Field <code>OVF_CNT_CH3_INT_ENA</code> reader - The interrupt enable …","Field <code>OVF_CNT_CH3_INT_ENA</code> writer - The interrupt enable …","Field <code>OVF_CNT_CH4_INT_ENA</code> reader - The interrupt enable …","Field <code>OVF_CNT_CH4_INT_ENA</code> writer - The interrupt enable …","Field <code>OVF_CNT_CH5_INT_ENA</code> reader - The interrupt enable …","Field <code>OVF_CNT_CH5_INT_ENA</code> writer - The interrupt enable …","Field <code>OVF_INT_ENA</code> reader - The interrupt enable bit for …","Field <code>OVF_INT_ENA</code> writer - The interrupt enable bit for …","Register <code>INT_ENA</code> reader","Field <code>TIMER1_OVF_INT_ENA</code> reader - The interrupt enable bit …","Field <code>TIMER1_OVF_INT_ENA</code> writer - The interrupt enable bit …","Field <code>TIMER2_OVF_INT_ENA</code> reader - The interrupt enable bit …","Field <code>TIMER2_OVF_INT_ENA</code> writer - The interrupt enable bit …","Field <code>TIMER3_OVF_INT_ENA</code> reader - The interrupt enable bit …","Field <code>TIMER3_OVF_INT_ENA</code> writer - The interrupt enable bit …","Register <code>INT_ENA</code> writer","Writes raw bits to the register.","","","Bit 4 - The interrupt enable bit for the …","Bit 4 - The interrupt enable bit for the …","Bit 5 - The interrupt enable bit for the …","Bit 5 - The interrupt enable bit for the …","Bit 6 - The interrupt enable bit for the …","Bit 6 - The interrupt enable bit for the …","Bit 7 - The interrupt enable bit for the …","Bit 7 - The interrupt enable bit for the …","Bit 8 - The interrupt enable bit for the …","Bit 8 - The interrupt enable bit for the …","Bit 9 - The interrupt enable bit for the …","Bit 9 - The interrupt enable bit for the …","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","Bit 10 - The interrupt enable bit for the …","Bit 10 - The interrupt enable bit for the …","Bit 11 - The interrupt enable bit for the …","Bit 11 - The interrupt enable bit for the …","Bit 12 - The interrupt enable bit for the …","Bit 12 - The interrupt enable bit for the …","Bit 13 - The interrupt enable bit for the …","Bit 13 - The interrupt enable bit for the …","Bit 14 - The interrupt enable bit for the …","Bit 14 - The interrupt enable bit for the …","Bit 15 - The interrupt enable bit for the …","Bit 15 - The interrupt enable bit for the …","Bit 0 - The interrupt enable bit for the …","Bit 0 - The interrupt enable bit for the …","Bit 1 - The interrupt enable bit for the …","Bit 1 - The interrupt enable bit for the …","Bit 2 - The interrupt enable bit for the …","Bit 2 - The interrupt enable bit for the …","Bit 3 - The interrupt enable bit for the …","Bit 3 - The interrupt enable bit for the …","","","","Field <code>DUTY_CHNG_END_CH0_INT_RAW</code> reader - Interrupt raw bit …","Field <code>DUTY_CHNG_END_CH0_INT_RAW</code> writer - Interrupt raw bit …","Field <code>DUTY_CHNG_END_CH1_INT_RAW</code> reader - Interrupt raw bit …","Field <code>DUTY_CHNG_END_CH1_INT_RAW</code> writer - Interrupt raw bit …","Field <code>DUTY_CHNG_END_CH2_INT_RAW</code> reader - Interrupt raw bit …","Field <code>DUTY_CHNG_END_CH2_INT_RAW</code> writer - Interrupt raw bit …","Field <code>DUTY_CHNG_END_CH3_INT_RAW</code> reader - Interrupt raw bit …","Field <code>DUTY_CHNG_END_CH3_INT_RAW</code> writer - Interrupt raw bit …","Field <code>DUTY_CHNG_END_CH4_INT_RAW</code> reader - Interrupt raw bit …","Field <code>DUTY_CHNG_END_CH4_INT_RAW</code> writer - Interrupt raw bit …","Field <code>DUTY_CHNG_END_CH5_INT_RAW</code> reader - Interrupt raw bit …","Field <code>DUTY_CHNG_END_CH5_INT_RAW</code> writer - Interrupt raw bit …","Raw interrupt status","Field <code>OVF_CNT_CH0_INT_RAW</code> reader - Interrupt raw bit for …","Field <code>OVF_CNT_CH0_INT_RAW</code> writer - Interrupt raw bit for …","Field <code>OVF_CNT_CH1_INT_RAW</code> reader - Interrupt raw bit for …","Field <code>OVF_CNT_CH1_INT_RAW</code> writer - Interrupt raw bit for …","Field <code>OVF_CNT_CH2_INT_RAW</code> reader - Interrupt raw bit for …","Field <code>OVF_CNT_CH2_INT_RAW</code> writer - Interrupt raw bit for …","Field <code>OVF_CNT_CH3_INT_RAW</code> reader - Interrupt raw bit for …","Field <code>OVF_CNT_CH3_INT_RAW</code> writer - Interrupt raw bit for …","Field <code>OVF_CNT_CH4_INT_RAW</code> reader - Interrupt raw bit for …","Field <code>OVF_CNT_CH4_INT_RAW</code> writer - Interrupt raw bit for …","Field <code>OVF_CNT_CH5_INT_RAW</code> reader - Interrupt raw bit for …","Field <code>OVF_CNT_CH5_INT_RAW</code> writer - Interrupt raw bit for …","Field <code>OVF_INT_RAW</code> reader - Triggered when the timer0 has …","Field <code>OVF_INT_RAW</code> writer - Triggered when the timer0 has …","Register <code>INT_RAW</code> reader","Field <code>TIMER1_OVF_INT_RAW</code> reader - Triggered when the …","Field <code>TIMER1_OVF_INT_RAW</code> writer - Triggered when the …","Field <code>TIMER2_OVF_INT_RAW</code> reader - Triggered when the …","Field <code>TIMER2_OVF_INT_RAW</code> writer - Triggered when the …","Field <code>TIMER3_OVF_INT_RAW</code> reader - Triggered when the …","Field <code>TIMER3_OVF_INT_RAW</code> writer - Triggered when the …","Register <code>INT_RAW</code> writer","Writes raw bits to the register.","","","Bit 4 - Interrupt raw bit for channel 0. Triggered when …","Bit 4 - Interrupt raw bit for channel 0. Triggered when …","Bit 5 - Interrupt raw bit for channel 1. Triggered when …","Bit 5 - Interrupt raw bit for channel 1. Triggered when …","Bit 6 - Interrupt raw bit for channel 2. Triggered when …","Bit 6 - Interrupt raw bit for channel 2. Triggered when …","Bit 7 - Interrupt raw bit for channel 3. Triggered when …","Bit 7 - Interrupt raw bit for channel 3. Triggered when …","Bit 8 - Interrupt raw bit for channel 4. Triggered when …","Bit 8 - Interrupt raw bit for channel 4. Triggered when …","Bit 9 - Interrupt raw bit for channel 5. Triggered when …","Bit 9 - Interrupt raw bit for channel 5. Triggered when …","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","Bit 10 - Interrupt raw bit for channel 0. Triggered when …","Bit 10 - Interrupt raw bit for channel 0. Triggered when …","Bit 11 - Interrupt raw bit for channel 1. Triggered when …","Bit 11 - Interrupt raw bit for channel 1. Triggered when …","Bit 12 - Interrupt raw bit for channel 2. Triggered when …","Bit 12 - Interrupt raw bit for channel 2. Triggered when …","Bit 13 - Interrupt raw bit for channel 3. Triggered when …","Bit 13 - Interrupt raw bit for channel 3. Triggered when …","Bit 14 - Interrupt raw bit for channel 4. Triggered when …","Bit 14 - Interrupt raw bit for channel 4. Triggered when …","Bit 15 - Interrupt raw bit for channel 5. Triggered when …","Bit 15 - Interrupt raw bit for channel 5. Triggered when …","Bit 0 - Triggered when the timer0 has reached its maximum …","Bit 0 - Triggered when the timer0 has reached its maximum …","Bit 1 - Triggered when the timer1 has reached its maximum …","Bit 1 - Triggered when the timer1 has reached its maximum …","Bit 2 - Triggered when the timer2 has reached its maximum …","Bit 2 - Triggered when the timer2 has reached its maximum …","Bit 3 - Triggered when the timer3 has reached its maximum …","Bit 3 - Triggered when the timer3 has reached its maximum …","","","","Field <code>DUTY_CHNG_END_CH0_INT_ST</code> reader - This is the masked …","Field <code>DUTY_CHNG_END_CH1_INT_ST</code> reader - This is the masked …","Field <code>DUTY_CHNG_END_CH2_INT_ST</code> reader - This is the masked …","Field <code>DUTY_CHNG_END_CH3_INT_ST</code> reader - This is the masked …","Field <code>DUTY_CHNG_END_CH4_INT_ST</code> reader - This is the masked …","Field <code>DUTY_CHNG_END_CH5_INT_ST</code> reader - This is the masked …","Masked interrupt status","Field <code>OVF_CNT_CH0_INT_ST</code> reader - This is the masked …","Field <code>OVF_CNT_CH1_INT_ST</code> reader - This is the masked …","Field <code>OVF_CNT_CH2_INT_ST</code> reader - This is the masked …","Field <code>OVF_CNT_CH3_INT_ST</code> reader - This is the masked …","Field <code>OVF_CNT_CH4_INT_ST</code> reader - This is the masked …","Field <code>OVF_CNT_CH5_INT_ST</code> reader - This is the masked …","Field <code>OVF_INT_ST</code> reader - This is the masked interrupt …","Register <code>INT_ST</code> reader","Field <code>TIMER1_OVF_INT_ST</code> reader - This is the masked …","Field <code>TIMER2_OVF_INT_ST</code> reader - This is the masked …","Field <code>TIMER3_OVF_INT_ST</code> reader - This is the masked …","","","Bit 4 - This is the masked interrupt status bit for the …","Bit 5 - This is the masked interrupt status bit for the …","Bit 6 - This is the masked interrupt status bit for the …","Bit 7 - This is the masked interrupt status bit for the …","Bit 8 - This is the masked interrupt status bit for the …","Bit 9 - This is the masked interrupt status bit for the …","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","Bit 10 - This is the masked interrupt status bit for the …","Bit 11 - This is the masked interrupt status bit for the …","Bit 12 - This is the masked interrupt status bit for the …","Bit 13 - This is the masked interrupt status bit for the …","Bit 14 - This is the masked interrupt status bit for the …","Bit 15 - This is the masked interrupt status bit for the …","Bit 0 - This is the masked interrupt status bit for the …","Bit 1 - This is the masked interrupt status bit for the …","Bit 2 - This is the masked interrupt status bit for the …","Bit 3 - This is the masked interrupt status bit for the …","","","","Field <code>CLK_DIV</code> reader - This register is used to configure …","Field <code>CLK_DIV</code> writer - This register is used to configure …","Field <code>DUTY_RES</code> reader - This register is used to control …","Field <code>DUTY_RES</code> writer - This register is used to control …","Field <code>PARA_UP</code> writer - Set this bit to update …","Field <code>PAUSE</code> reader - This bit is used to suspend the …","Field <code>PAUSE</code> writer - This bit is used to suspend the …","Register <code>TIMER%s_CONF</code> reader","Field <code>RST</code> reader - This bit is used to reset timer %s. The …","Field <code>RST</code> writer - This bit is used to reset timer %s. The …","Field <code>TICK_SEL</code> reader - This bit is used to select clock …","Field <code>TICK_SEL</code> writer - This bit is used to select clock …","Timer %s configuration","Register <code>TIMER%s_CONF</code> writer","Writes raw bits to the register.","","","Bits 4:21 - This register is used to configure the divisor …","Bits 4:21 - This register is used to configure the divisor …","Bits 0:3 - This register is used to control the range of …","Bits 0:3 - This register is used to control the range of …","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","Bit 25 - Set this bit to update LEDC_CLK_DIV_TIMER%s and …","Bit 22 - This bit is used to suspend the counter in timer …","Bit 22 - This bit is used to suspend the counter in timer …","Bit 23 - This bit is used to reset timer %s. The counter …","Bit 23 - This bit is used to reset timer %s. The counter …","Bit 24 - This bit is used to select clock for timer %s. …","Bit 24 - This bit is used to select clock for timer %s. …","","","","Field <code>CNT</code> reader - This register stores the current …","Register <code>TIMER%s_VALUE</code> reader","Timer %s current counter value","","","Bits 0:13 - This register stores the current counter value …","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","","","","BLE_TIMER_CLK_CONF (rw) register accessor: ","CLK_CONF (rw) register accessor: ","COEX_LP_CLK_CONF (rw) register accessor: ","DATE (rw) register accessor: ","ETM_CLK_CONF (rw) register accessor: ","MODEM_LP_TIMER_CONF (rw) register accessor: ","Register block","","0x0c - ","","","","0x00 - ","","0x08 - ","","0x0c - ","","0x10 - ","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","","0x04 - ","","","","Field <code>BLETIMER_CLK_IS_ACTIVE</code> reader - .","Field <code>BLETIMER_CLK_IS_ACTIVE</code> writer - .","Field <code>BLETIMER_USE_XTAL</code> reader - .","Field <code>BLETIMER_USE_XTAL</code> writer - .","You can <code>read</code> this register and get <code>ble_timer_clk_conf::R</code>.  …","Register <code>BLE_TIMER_CLK_CONF</code> reader","Register <code>BLE_TIMER_CLK_CONF</code> writer","Writes raw bits to the register.","Bit 1 - .","Bit 1 - .","Bit 0 - .","Bit 0 - .","","","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","","","","You can <code>read</code> this register and get <code>clk_conf::R</code>.  You can …","Field <code>CLK_EN</code> reader - .","Field <code>CLK_EN</code> writer - .","Register <code>CLK_CONF</code> reader","Register <code>CLK_CONF</code> writer","Writes raw bits to the register.","","","Bit 0 - .","Bit 0 - .","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","","","","Field <code>COEX_LPCLK_DIV_NUM</code> reader - .","Field <code>COEX_LPCLK_DIV_NUM</code> writer - .","Field <code>COEX_LPCLK_SEL_8M</code> reader - .","Field <code>COEX_LPCLK_SEL_8M</code> writer - .","Field <code>COEX_LPCLK_SEL_RTC_SLOW</code> reader - .","Field <code>COEX_LPCLK_SEL_RTC_SLOW</code> writer - .","Field <code>COEX_LPCLK_SEL_XTAL32K</code> reader - .","Field <code>COEX_LPCLK_SEL_XTAL32K</code> writer - .","Field <code>COEX_LPCLK_SEL_XTAL</code> reader - .","Field <code>COEX_LPCLK_SEL_XTAL</code> writer - .","You can <code>read</code> this register and get <code>coex_lp_clk_conf::R</code>.  …","Register <code>COEX_LP_CLK_CONF</code> reader","Register <code>COEX_LP_CLK_CONF</code> writer","Writes raw bits to the register.","","","Bits 4:11 - .","Bits 4:11 - .","Bit 1 - .","Bit 1 - .","Bit 0 - .","Bit 0 - .","Bit 2 - .","Bit 2 - .","Bit 3 - .","Bit 3 - .","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","","","","Field <code>DATE</code> reader - .","You can <code>read</code> this register and get <code>date::R</code>.  You can <code>reset</code>…","Field <code>DATE</code> writer - .","Register <code>DATE</code> reader","Register <code>DATE</code> writer","Writes raw bits to the register.","","","Bits 0:27 - .","Bits 0:27 - .","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","","","","Field <code>ETM_CLK_ACTIVE</code> reader - .","Field <code>ETM_CLK_ACTIVE</code> writer - .","You can <code>read</code> this register and get <code>etm_clk_conf::R</code>.  You …","Field <code>ETM_CLK_SEL</code> reader - .","Field <code>ETM_CLK_SEL</code> writer - .","Register <code>ETM_CLK_CONF</code> reader","Register <code>ETM_CLK_CONF</code> writer","Writes raw bits to the register.","","","Bit 1 - .","Bit 1 - .","Bit 0 - .","Bit 0 - .","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","","","","Field <code>LP_TIMER_CLK_DIV_NUM</code> reader - .","Field <code>LP_TIMER_CLK_DIV_NUM</code> writer - .","Field <code>LP_TIMER_SEL_8M</code> reader - .","Field <code>LP_TIMER_SEL_8M</code> writer - .","Field <code>LP_TIMER_SEL_RTC_SLOW</code> reader - .","Field <code>LP_TIMER_SEL_RTC_SLOW</code> writer - .","Field <code>LP_TIMER_SEL_XTAL32K</code> reader - .","Field <code>LP_TIMER_SEL_XTAL32K</code> writer - .","Field <code>LP_TIMER_SEL_XTAL</code> reader - .","Field <code>LP_TIMER_SEL_XTAL</code> writer - .","You can <code>read</code> this register and get <code>modem_lp_timer_conf::R</code>. …","Register <code>MODEM_LP_TIMER_CONF</code> reader","Register <code>MODEM_LP_TIMER_CONF</code> writer","Writes raw bits to the register.","","","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","Bits 4:11 - .","Bits 4:11 - .","Bit 1 - .","Bit 1 - .","Bit 0 - .","Bit 0 - .","Bit 2 - .","Bit 2 - .","Bit 3 - .","Bit 3 - .","","","","DATA (r) register accessor: Random number data","Register block","","","Random number data","0xb0 - Random number data","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","","","","Random number data","Register <code>DATA</code> reader","","","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","","","","ANA_CONF (rw) register accessor: register description","BIAS_CONF (rw) register accessor: register description","BROWN_OUT (rw) register accessor: register description","CLK_CONF (rw) register accessor: register description","CNTL_DATE (rw) register accessor: register description","CNTL_DBG_MAP (rw) register accessor: register description","CNTL_DBG_SAR_SEL (rw) register accessor: register …","CNTL_DBG_SEL (rw) register accessor: register description","CNTL_GPIO_WAKEUP (rw) register accessor: register …","CNTL_RETENTION_CTRL (rw) register accessor: register …","CNTL_SENSOR_CTRL (rw) register accessor: register …","CPU_PERIOD_CONF (rw) register accessor: register …","DIAG0 (rw) register accessor: register description","DIG_ISO (rw) register accessor: register description","DIG_PAD_HOLD (rw) register accessor: register description","DIG_PWC (rw) register accessor: register description","EXT_WAKEUP_CONF (rw) register accessor: register …","EXT_XTL_CONF (rw) register accessor: register description","FIB_SEL (rw) register accessor: register description","INT_CLR_RTC (rw) register accessor: register description","INT_ENA_RTC (rw) register accessor: register description","INT_ENA_RTC_W1TC (rw) register accessor: register …","INT_ENA_RTC_W1TS (rw) register accessor: register …","INT_RAW_RTC (rw) register accessor: register description","INT_ST_RTC (rw) register accessor: register description","LOW_POWER_ST (rw) register accessor: register description","OPTION1 (rw) register accessor: register description","OPTIONS0 (rw) register accessor: register description","PAD_HOLD (rw) register accessor: register description","PWC (rw) register accessor: register description","RESET_STATE (rw) register accessor: register description","RTC_CNTL (rw) register accessor: register description","Register block","SLOW_CLK_CONF (rw) register accessor: register description","SLP_REJECT_CAUSE (rw) register accessor: register …","SLP_REJECT_CONF (rw) register accessor: register …","SLP_TIMER0 (rw) register accessor: register description","SLP_TIMER1 (rw) register accessor: register description","SLP_WAKEUP_CAUSE (rw) register accessor: register …","STATE0 (rw) register accessor: register description","STORE0 (rw) register accessor: register description","STORE1 (rw) register accessor: register description","STORE2 (rw) register accessor: register description","STORE3 (rw) register accessor: register description","STORE4 (rw) register accessor: register description","STORE5 (rw) register accessor: register description","STORE6 (rw) register accessor: register description","STORE7 (rw) register accessor: register description","SWD_CONF (rw) register accessor: register description","SWD_WPROTECT (rw) register accessor: register description","SW_CPU_STALL (rw) register accessor: register description","TIMER1 (rw) register accessor: register description","TIMER2 (rw) register accessor: register description","TIMER4 (rw) register accessor: register description","TIMER5 (rw) register accessor: register description","TIME_HIGH0 (rw) register accessor: register description","TIME_HIGH1 (rw) register accessor: register description","TIME_LOW0 (rw) register accessor: register description","TIME_LOW1 (rw) register accessor: register description","TIME_UPDATE (rw) register accessor: register description","ULP_CP_TIMER_1 (rw) register accessor: register description","USB_CONF (rw) register accessor: register description","WAKEUP_STATE (rw) register accessor: register description","WDTCONFIG0 (rw) register accessor: register description","WDTCONFIG1 (rw) register accessor: register description","WDTCONFIG2 (rw) register accessor: register description","WDTCONFIG3 (rw) register accessor: register description","WDTCONFIG4 (rw) register accessor: register description","WDTFEED (rw) register accessor: register description","WDTWPROTECT (rw) register accessor: register description","register description","0x2c - register description","register description","0x70 - register description","","","register description","0xcc - register description","register description","0x68 - register description","register description","0x1fc - register description","register description","0x104 - register description","register description","0x10c - register description","register description","0x100 - register description","register description","0xfc - register description","register description","0xf4 - register description","register description","0x108 - register description","register description","0x64 - register description","register description","0xc0 - register description","register description","0x80 - register description","register description","0xc8 - register description","register description","0x7c - register description","register description","0x5c - register description","register description","0x58 - register description","register description","0xf8 - register description","Returns the argument unchanged.","register description","0x44 - register description","register description","0x38 - register description","register description","0xf0 - register description","register description","0xec - register description","register description","0x3c - register description","register description","0x40 - register description","Calls <code>U::from(self)</code>.","register description","0xbc - register description","register description","0xe0 - register description","register description","0x00 - register description","register description","0xc4 - register description","register description","0x78 - register description","register description","0x30 - register description","register description","0x74 - register description","register description","0x6c - register description","register description","0xdc - register description","register description","0x60 - register description","register description","0x04 - register description","register description","0x08 - register description","register description","0xe4 - register description","register description","0x18 - register description","register description","0x48 - register description","register description","0x4c - register description","register description","0x50 - register description","register description","0x54 - register description","register description","0xac - register description","register description","0xb0 - register description","register description","0xb4 - register description","register description","0xb8 - register description","register description","0xa8 - register description","register description","0xa0 - register description","register description","0xa4 - register description","register description","0x14 - register description","register description","0xd4 - register description","register description","0x10 - register description","register description","0xd0 - register description","register description","0x0c - register description","register description","0x1c - register description","register description","0x20 - register description","register description","0x24 - register description","register description","0x28 - register description","","","","register description","0xe8 - register description","register description","0xd8 - register description","register description","0x34 - register description","register description","0x84 - register description","register description","0x88 - register description","register description","0x8c - register description","register description","0x90 - register description","register description","0x94 - register description","register description","0x98 - register description","register description","0x9c - register description","register description","Field <code>BBPLL_CAL_SLP_START</code> reader - start BBPLL calibration …","Field <code>BBPLL_CAL_SLP_START</code> writer - start BBPLL calibration …","Field <code>CKGEN_I2C_PU</code> reader - 1: CKGEN_I2C power up","Field <code>CKGEN_I2C_PU</code> writer - 1: CKGEN_I2C power up","Field <code>I2C_RESET_POR_FORCE_PD</code> reader - Need add desc","Field <code>I2C_RESET_POR_FORCE_PD</code> writer - Need add desc","Field <code>I2C_RESET_POR_FORCE_PU</code> reader - Need add desc","Field <code>I2C_RESET_POR_FORCE_PU</code> writer - Need add desc","Field <code>PLLA_FORCE_PD</code> reader - PLLA force power down","Field <code>PLLA_FORCE_PD</code> writer - PLLA force power down","Field <code>PLLA_FORCE_PU</code> reader - PLLA force power up","Field <code>PLLA_FORCE_PU</code> writer - PLLA force power up","Field <code>PLL_I2C_PU</code> reader - Need add desc","Field <code>PLL_I2C_PU</code> writer - Need add desc","Register <code>ANA_CONF</code> reader","Field <code>RFRX_PBUS_PU</code> reader - 1: RFRX_PBUS power up","Field <code>RFRX_PBUS_PU</code> writer - 1: RFRX_PBUS power up","Field <code>SAR_I2C_PU</code> reader - PLLA force power up","Field <code>SAR_I2C_PU</code> writer - PLLA force power up","Field <code>TXRF_I2C_PU</code> reader - 1: TXRF_I2C power up","Field <code>TXRF_I2C_PU</code> writer - 1: TXRF_I2C power up","Register <code>ANA_CONF</code> writer","Bit 25 - start BBPLL calibration during sleep","Bit 25 - start BBPLL calibration during sleep","Writes raw bits to the register.","","","Bit 30 - 1: CKGEN_I2C power up","Bit 30 - 1: CKGEN_I2C power up","Returns the argument unchanged.","Bit 18 - Need add desc","Bit 18 - Need add desc","Bit 19 - Need add desc","Bit 19 - Need add desc","Calls <code>U::from(self)</code>.","Bit 31 - Need add desc","Bit 31 - Need add desc","Bit 23 - PLLA force power down","Bit 23 - PLLA force power down","Bit 24 - PLLA force power up","Bit 24 - PLLA force power up","Bit 28 - 1: RFRX_PBUS power up","Bit 28 - 1: RFRX_PBUS power up","Bit 22 - PLLA force power up","Bit 22 - PLLA force power up","","","Bit 27 - 1: TXRF_I2C power up","Bit 27 - 1: TXRF_I2C power up","","Field <code>BIAS_BUF_DEEP_SLP</code> reader - Need add desc","Field <code>BIAS_BUF_DEEP_SLP</code> writer - Need add desc","Field <code>BIAS_BUF_IDLE</code> reader - Need add desc","Field <code>BIAS_BUF_IDLE</code> writer - Need add desc","Field <code>BIAS_BUF_MONITOR</code> reader - Need add desc","Field <code>BIAS_BUF_MONITOR</code> writer - Need add desc","Field <code>BIAS_BUF_WAKE</code> reader - Need add desc","Field <code>BIAS_BUF_WAKE</code> writer - Need add desc","register description","Field <code>BIAS_SLEEP_DEEP_SLP</code> reader - bias_sleep when rtc in …","Field <code>BIAS_SLEEP_DEEP_SLP</code> writer - bias_sleep when rtc in …","Field <code>BIAS_SLEEP_MONITOR</code> reader - bias_sleep when rtc in …","Field <code>BIAS_SLEEP_MONITOR</code> writer - bias_sleep when rtc in …","Field <code>DBG_ATTEN_ACTIVE</code> reader - Need add desc","Field <code>DBG_ATTEN_ACTIVE</code> writer - Need add desc","Field <code>DBG_ATTEN_DEEP_SLP</code> reader - DBG_ATTEN when rtc in …","Field <code>DBG_ATTEN_DEEP_SLP</code> writer - DBG_ATTEN when rtc in …","Field <code>DBG_ATTEN_MONITOR</code> reader - DBG_ATTEN when rtc in …","Field <code>DBG_ATTEN_MONITOR</code> writer - DBG_ATTEN when rtc in …","Field <code>DG_VDD_DRV_B_SLP_EN</code> reader - Need add desc","Field <code>DG_VDD_DRV_B_SLP_EN</code> writer - Need add desc","Field <code>DG_VDD_DRV_B_SLP</code> reader - Need add desc","Field <code>DG_VDD_DRV_B_SLP</code> writer - Need add desc","Field <code>PD_CUR_DEEP_SLP</code> reader - xpd cur when rtc in …","Field <code>PD_CUR_DEEP_SLP</code> writer - xpd cur when rtc in …","Field <code>PD_CUR_MONITOR</code> reader - xpd cur when rtc in monitor …","Field <code>PD_CUR_MONITOR</code> writer - xpd cur when rtc in monitor …","Register <code>BIAS_CONF</code> reader","Register <code>BIAS_CONF</code> writer","Bit 12 - Need add desc","Bit 12 - Need add desc","Bit 10 - Need add desc","Bit 10 - Need add desc","Bit 13 - Need add desc","Bit 13 - Need add desc","Bit 11 - Need add desc","Bit 11 - Need add desc","Bit 16 - bias_sleep when rtc in sleep_state","Bit 16 - bias_sleep when rtc in sleep_state","Bit 17 - bias_sleep when rtc in monitor state","Bit 17 - bias_sleep when rtc in monitor state","Writes raw bits to the register.","","","Bits 26:29 - Need add desc","Bits 26:29 - Need add desc","Bits 18:21 - DBG_ATTEN when rtc in sleep state","Bits 18:21 - DBG_ATTEN when rtc in sleep state","Bits 22:25 - DBG_ATTEN when rtc in active state","Bits 22:25 - DBG_ATTEN when rtc in active state","Bits 0:7 - Need add desc","Bits 0:7 - Need add desc","Bit 8 - Need add desc","Bit 8 - Need add desc","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","Bit 14 - xpd cur when rtc in sleep_state","Bit 14 - xpd cur when rtc in sleep_state","Bit 15 - xpd cur when rtc in monitor state","Bit 15 - xpd cur when rtc in monitor state","","","","Field <code>BROWN_OUT_ANA_RST_EN</code> reader - Need add desc","Field <code>BROWN_OUT_ANA_RST_EN</code> writer - Need add desc","Field <code>BROWN_OUT_CLOSE_FLASH_ENA</code> reader - enable close …","Field <code>BROWN_OUT_CLOSE_FLASH_ENA</code> writer - enable close …","Field <code>BROWN_OUT_CNT_CLR</code> reader - clear brown out counter","Field <code>BROWN_OUT_CNT_CLR</code> writer - clear brown out counter","Field <code>BROWN_OUT_ENA</code> reader - enable brown out","Field <code>BROWN_OUT_ENA</code> writer - enable brown out","Field <code>BROWN_OUT_INT_WAIT</code> reader - brown out interrupt wait …","Field <code>BROWN_OUT_INT_WAIT</code> writer - brown out interrupt wait …","Field <code>BROWN_OUT_PD_RF_ENA</code> reader - enable power down RF …","Field <code>BROWN_OUT_PD_RF_ENA</code> writer - enable power down RF …","Field <code>BROWN_OUT_RST_ENA</code> reader - enable brown out reset","Field <code>BROWN_OUT_RST_ENA</code> writer - enable brown out reset","Field <code>BROWN_OUT_RST_SEL</code> reader - 1: 4-pos reset","Field <code>BROWN_OUT_RST_SEL</code> writer - 1: 4-pos reset","Field <code>BROWN_OUT_RST_WAIT</code> reader - brown out reset wait …","Field <code>BROWN_OUT_RST_WAIT</code> writer - brown out reset wait …","register description","Field <code>DET</code> reader - Need add desc","Field <code>DET</code> writer - Need add desc","Register <code>BROWN_OUT</code> reader","Register <code>BROWN_OUT</code> writer","Writes raw bits to the register.","","","Bit 28 - Need add desc","Bit 28 - Need add desc","Bit 14 - enable close flash when brown out happens","Bit 14 - enable close flash when brown out happens","Bit 29 - clear brown out counter","Bit 29 - clear brown out counter","Bit 30 - enable brown out","Bit 30 - enable brown out","Bits 4:13 - brown out interrupt wait cycles","Bits 4:13 - brown out interrupt wait cycles","Bit 15 - enable power down RF when brown out happens","Bit 15 - enable power down RF when brown out happens","Bit 26 - enable brown out reset","Bit 26 - enable brown out reset","Bit 27 - 1: 4-pos reset","Bit 27 - 1: 4-pos reset","Bits 16:25 - brown out reset wait cycles","Bits 16:25 - brown out reset wait cycles","Bit 31 - Need add desc","Bit 31 - Need add desc","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","","","","Field <code>ANA_CLK_RTC_SEL</code> reader - Need add desc","Field <code>ANA_CLK_RTC_SEL</code> writer - Need add desc","Field <code>CK8M_DFREQ</code> reader - CK8M_DFREQ","Field <code>CK8M_DFREQ</code> writer - CK8M_DFREQ","Field <code>CK8M_DIV</code> reader - CK8M_D256_OUT divider. 00: div128","Field <code>CK8M_DIV_SEL</code> reader - divider = reg_ck8m_div_sel + 1","Field <code>CK8M_DIV_SEL_VLD</code> reader - used to sync …","Field <code>CK8M_DIV_SEL_VLD</code> writer - used to sync …","Field <code>CK8M_DIV_SEL</code> writer - divider = reg_ck8m_div_sel + 1","Field <code>CK8M_DIV</code> writer - CK8M_D256_OUT divider. 00: div128","Field <code>CK8M_FORCE_NOGATING</code> reader - CK8M force no gating …","Field <code>CK8M_FORCE_NOGATING</code> writer - CK8M force no gating …","Field <code>CK8M_FORCE_PD</code> reader - CK8M force power down","Field <code>CK8M_FORCE_PD</code> writer - CK8M force power down","Field <code>CK8M_FORCE_PU</code> reader - CK8M force power up","Field <code>CK8M_FORCE_PU</code> writer - CK8M force power up","register description","Field <code>DIG_CLK8M_D256_EN</code> reader - enable CK8M_D256_OUT for …","Field <code>DIG_CLK8M_D256_EN</code> writer - enable CK8M_D256_OUT for …","Field <code>DIG_CLK8M_EN</code> reader - enable CK8M for digital core …","Field <code>DIG_CLK8M_EN</code> writer - enable CK8M for digital core …","Field <code>DIG_XTAL32K_EN</code> reader - enable CK_XTAL_32K for …","Field <code>DIG_XTAL32K_EN</code> writer - enable CK_XTAL_32K for …","Field <code>EFUSE_CLK_FORCE_GATING</code> reader - Need add desc","Field <code>EFUSE_CLK_FORCE_GATING</code> writer - Need add desc","Field <code>EFUSE_CLK_FORCE_NOGATING</code> reader - Need add desc","Field <code>EFUSE_CLK_FORCE_NOGATING</code> writer - Need add desc","Field <code>ENB_CK8M_DIV</code> reader - 1: CK8M_D256_OUT is actually …","Field <code>ENB_CK8M_DIV</code> writer - 1: CK8M_D256_OUT is actually …","Field <code>ENB_CK8M</code> reader - disable CK8M and CK8M_D256_OUT","Field <code>ENB_CK8M</code> writer - disable CK8M and CK8M_D256_OUT","Field <code>FAST_CLK_RTC_SEL</code> reader - fast_clk_rtc sel. 0: XTAL …","Field <code>FAST_CLK_RTC_SEL</code> writer - fast_clk_rtc sel. 0: XTAL …","Register <code>CLK_CONF</code> reader","Register <code>CLK_CONF</code> writer","Field <code>XTAL_FORCE_NOGATING</code> reader - XTAL force no gating …","Field <code>XTAL_FORCE_NOGATING</code> writer - XTAL force no gating …","Field <code>XTAL_GLOBAL_FORCE_GATING</code> reader - Need add desc","Field <code>XTAL_GLOBAL_FORCE_GATING</code> writer - Need add desc","Field <code>XTAL_GLOBAL_FORCE_NOGATING</code> reader - Need add desc","Field <code>XTAL_GLOBAL_FORCE_NOGATING</code> writer - Need add desc","Bits 30:31 - Need add desc","Bits 30:31 - Need add desc","Writes raw bits to the register.","","","Bits 17:24 - CK8M_DFREQ","Bits 17:24 - CK8M_DFREQ","Bits 4:5 - CK8M_D256_OUT divider. 00: div128","Bits 4:5 - CK8M_D256_OUT divider. 00: div128","Bits 12:14 - divider = reg_ck8m_div_sel + 1","Bits 12:14 - divider = reg_ck8m_div_sel + 1","Bit 3 - used to sync reg_ck8m_div_sel bus. Clear vld …","Bit 3 - used to sync reg_ck8m_div_sel bus. Clear vld …","Bit 16 - CK8M force no gating during sleep","Bit 16 - CK8M force no gating during sleep","Bit 25 - CK8M force power down","Bit 25 - CK8M force power down","Bit 26 - CK8M force power up","Bit 26 - CK8M force power up","Bit 9 - enable CK8M_D256_OUT for digital core (no …","Bit 9 - enable CK8M_D256_OUT for digital core (no …","Bit 10 - enable CK8M for digital core (no relationship …","Bit 10 - enable CK8M for digital core (no relationship …","Bit 8 - enable CK_XTAL_32K for digital core (no …","Bit 8 - enable CK_XTAL_32K for digital core (no …","Bit 1 - Need add desc","Bit 1 - Need add desc","Bit 2 - Need add desc","Bit 2 - Need add desc","Bit 6 - disable CK8M and CK8M_D256_OUT","Bit 6 - disable CK8M and CK8M_D256_OUT","Bit 7 - 1: CK8M_D256_OUT is actually CK8M","Bit 7 - 1: CK8M_D256_OUT is actually CK8M","Bit 29 - fast_clk_rtc sel. 0: XTAL div 4","Bit 29 - fast_clk_rtc sel. 0: XTAL div 4","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","","","","Bit 15 - XTAL force no gating during sleep","Bit 15 - XTAL force no gating during sleep","Bit 27 - Need add desc","Bit 27 - Need add desc","Bit 28 - Need add desc","Bit 28 - Need add desc","Field <code>CNTL_DATE</code> reader - Need add desc","register description","Field <code>CNTL_DATE</code> writer - Need add desc","Register <code>CNTL_DATE</code> reader","Register <code>CNTL_DATE</code> writer","Writes raw bits to the register.","","","Bits 0:27 - Need add desc","Bits 0:27 - Need add desc","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","","","","register description","Field <code>GPIO_PIN0_FUN_SEL</code> reader - Need add desc","Field <code>GPIO_PIN0_FUN_SEL</code> writer - Need add desc","Field <code>GPIO_PIN0_MUX_SEL</code> reader - Need add desc","Field <code>GPIO_PIN0_MUX_SEL</code> writer - Need add desc","Field <code>GPIO_PIN1_FUN_SEL</code> reader - Need add desc","Field <code>GPIO_PIN1_FUN_SEL</code> writer - Need add desc","Field <code>GPIO_PIN1_MUX_SEL</code> reader - Need add desc","Field <code>GPIO_PIN1_MUX_SEL</code> writer - Need add desc","Field <code>GPIO_PIN2_FUN_SEL</code> reader - Need add desc","Field <code>GPIO_PIN2_FUN_SEL</code> writer - Need add desc","Field <code>GPIO_PIN2_MUX_SEL</code> reader - Need add desc","Field <code>GPIO_PIN2_MUX_SEL</code> writer - Need add desc","Field <code>GPIO_PIN3_FUN_SEL</code> reader - Need add desc","Field <code>GPIO_PIN3_FUN_SEL</code> writer - Need add desc","Field <code>GPIO_PIN3_MUX_SEL</code> reader - Need add desc","Field <code>GPIO_PIN3_MUX_SEL</code> writer - Need add desc","Field <code>GPIO_PIN4_FUN_SEL</code> reader - Need add desc","Field <code>GPIO_PIN4_FUN_SEL</code> writer - Need add desc","Field <code>GPIO_PIN4_MUX_SEL</code> reader - Need add desc","Field <code>GPIO_PIN4_MUX_SEL</code> writer - Need add desc","Field <code>GPIO_PIN5_FUN_SEL</code> reader - Need add desc","Field <code>GPIO_PIN5_FUN_SEL</code> writer - Need add desc","Field <code>GPIO_PIN5_MUX_SEL</code> reader - Need add desc","Field <code>GPIO_PIN5_MUX_SEL</code> writer - Need add desc","Register <code>CNTL_DBG_MAP</code> reader","Register <code>CNTL_DBG_MAP</code> writer","Writes raw bits to the register.","","","Returns the argument unchanged.","Bits 28:31 - Need add desc","Bits 28:31 - Need add desc","Bit 7 - Need add desc","Bit 7 - Need add desc","Bits 24:27 - Need add desc","Bits 24:27 - Need add desc","Bit 6 - Need add desc","Bit 6 - Need add desc","Bits 20:23 - Need add desc","Bits 20:23 - Need add desc","Bit 5 - Need add desc","Bit 5 - Need add desc","Bits 16:19 - Need add desc","Bits 16:19 - Need add desc","Bit 4 - Need add desc","Bit 4 - Need add desc","Bits 12:15 - Need add desc","Bits 12:15 - Need add desc","Bit 3 - Need add desc","Bit 3 - Need add desc","Bits 8:11 - Need add desc","Bits 8:11 - Need add desc","Bit 2 - Need add desc","Bit 2 - Need add desc","Calls <code>U::from(self)</code>.","","","","register description","Register <code>CNTL_DBG_SAR_SEL</code> reader","Field <code>SAR_DEBUG_SEL</code> reader - Need add desc","Field <code>SAR_DEBUG_SEL</code> writer - Need add desc","Register <code>CNTL_DBG_SAR_SEL</code> writer","Writes raw bits to the register.","","","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","Bits 27:31 - Need add desc","Bits 27:31 - Need add desc","","","","register description","Field <code>DEBUG_12M_NO_GATING</code> reader - Need add desc","Field <code>DEBUG_12M_NO_GATING</code> writer - Need add desc","Field <code>DEBUG_BIT_SEL</code> reader - Need add desc","Field <code>DEBUG_BIT_SEL</code> writer - Need add desc","Field <code>DEBUG_SEL0</code> reader - Need add desc","Field <code>DEBUG_SEL0</code> writer - Need add desc","Field <code>DEBUG_SEL1</code> reader - Need add desc","Field <code>DEBUG_SEL1</code> writer - Need add desc","Field <code>DEBUG_SEL2</code> reader - Need add desc","Field <code>DEBUG_SEL2</code> writer - Need add desc","Field <code>DEBUG_SEL3</code> reader - Need add desc","Field <code>DEBUG_SEL3</code> writer - Need add desc","Field <code>DEBUG_SEL4</code> reader - Need add desc","Field <code>DEBUG_SEL4</code> writer - Need add desc","Register <code>CNTL_DBG_SEL</code> reader","Register <code>CNTL_DBG_SEL</code> writer","Writes raw bits to the register.","","","Bit 1 - Need add desc","Bit 1 - Need add desc","Bits 2:6 - Need add desc","Bits 2:6 - Need add desc","Bits 7:11 - Need add desc","Bits 7:11 - Need add desc","Bits 12:16 - Need add desc","Bits 12:16 - Need add desc","Bits 17:21 - Need add desc","Bits 17:21 - Need add desc","Bits 22:26 - Need add desc","Bits 22:26 - Need add desc","Bits 27:31 - Need add desc","Bits 27:31 - Need add desc","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","","","","register description","Field <code>GPIO_PIN0_INT_TYPE</code> reader - Need add desc","Field <code>GPIO_PIN0_INT_TYPE</code> writer - Need add desc","Field <code>GPIO_PIN0_WAKEUP_ENABLE</code> reader - Need add desc","Field <code>GPIO_PIN0_WAKEUP_ENABLE</code> writer - Need add desc","Field <code>GPIO_PIN1_INT_TYPE</code> reader - Need add desc","Field <code>GPIO_PIN1_INT_TYPE</code> writer - Need add desc","Field <code>GPIO_PIN1_WAKEUP_ENABLE</code> reader - Need add desc","Field <code>GPIO_PIN1_WAKEUP_ENABLE</code> writer - Need add desc","Field <code>GPIO_PIN2_INT_TYPE</code> reader - Need add desc","Field <code>GPIO_PIN2_INT_TYPE</code> writer - Need add desc","Field <code>GPIO_PIN2_WAKEUP_ENABLE</code> reader - Need add desc","Field <code>GPIO_PIN2_WAKEUP_ENABLE</code> writer - Need add desc","Field <code>GPIO_PIN3_INT_TYPE</code> reader - Need add desc","Field <code>GPIO_PIN3_INT_TYPE</code> writer - Need add desc","Field <code>GPIO_PIN3_WAKEUP_ENABLE</code> reader - Need add desc","Field <code>GPIO_PIN3_WAKEUP_ENABLE</code> writer - Need add desc","Field <code>GPIO_PIN4_INT_TYPE</code> reader - Need add desc","Field <code>GPIO_PIN4_INT_TYPE</code> writer - Need add desc","Field <code>GPIO_PIN4_WAKEUP_ENABLE</code> reader - Need add desc","Field <code>GPIO_PIN4_WAKEUP_ENABLE</code> writer - Need add desc","Field <code>GPIO_PIN5_INT_TYPE</code> reader - Need add desc","Field <code>GPIO_PIN5_INT_TYPE</code> writer - Need add desc","Field <code>GPIO_PIN5_WAKEUP_ENABLE</code> reader - Need add desc","Field <code>GPIO_PIN5_WAKEUP_ENABLE</code> writer - Need add desc","Field <code>GPIO_PIN_CLK_GATE</code> reader - Need add desc","Field <code>GPIO_PIN_CLK_GATE</code> writer - Need add desc","Field <code>GPIO_WAKEUP_STATUS_CLR</code> reader - Need add desc","Field <code>GPIO_WAKEUP_STATUS_CLR</code> writer - Need add desc","Field <code>GPIO_WAKEUP_STATUS</code> reader - Need add desc","Field <code>GPIO_WAKEUP_STATUS</code> writer - Need add desc","Register <code>CNTL_GPIO_WAKEUP</code> reader","Register <code>CNTL_GPIO_WAKEUP</code> writer","Writes raw bits to the register.","","","Returns the argument unchanged.","Bits 23:25 - Need add desc","Bits 23:25 - Need add desc","Bit 31 - Need add desc","Bit 31 - Need add desc","Bits 20:22 - Need add desc","Bits 20:22 - Need add desc","Bit 30 - Need add desc","Bit 30 - Need add desc","Bits 17:19 - Need add desc","Bits 17:19 - Need add desc","Bit 29 - Need add desc","Bit 29 - Need add desc","Bits 14:16 - Need add desc","Bits 14:16 - Need add desc","Bit 28 - Need add desc","Bit 28 - Need add desc","Bits 11:13 - Need add desc","Bits 11:13 - Need add desc","Bit 27 - Need add desc","Bit 27 - Need add desc","Bits 8:10 - Need add desc","Bits 8:10 - Need add desc","Bit 26 - Need add desc","Bit 26 - Need add desc","Bit 7 - Need add desc","Bit 7 - Need add desc","Bits 0:5 - Need add desc","Bits 0:5 - Need add desc","Bit 6 - Need add desc","Bit 6 - Need add desc","Calls <code>U::from(self)</code>.","","","","register description","Register <code>CNTL_RETENTION_CTRL</code> reader","Field <code>RETENTION_CLKOFF_WAIT</code> reader - Need add desc","Field <code>RETENTION_CLKOFF_WAIT</code> writer - Need add desc","Field <code>RETENTION_CLK_SEL</code> reader - Need add desc","Field <code>RETENTION_CLK_SEL</code> writer - Need add desc","Field <code>RETENTION_DONE_WAIT</code> reader - Need add desc","Field <code>RETENTION_DONE_WAIT</code> writer - Need add desc","Field <code>RETENTION_EN</code> reader - Need add desc","Field <code>RETENTION_EN</code> writer - Need add desc","Field <code>RETENTION_WAIT</code> reader - wait cycles for rention …","Field <code>RETENTION_WAIT</code> writer - wait cycles for rention …","Register <code>CNTL_RETENTION_CTRL</code> writer","Writes raw bits to the register.","","","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","Bit 18 - Need add desc","Bit 18 - Need add desc","Bits 22:25 - Need add desc","Bits 22:25 - Need add desc","Bits 19:21 - Need add desc","Bits 19:21 - Need add desc","Bit 26 - Need add desc","Bit 26 - Need add desc","Bits 27:31 - wait cycles for rention operation","Bits 27:31 - wait cycles for rention operation","","","","register description","Field <code>FORCE_XPD_SAR</code> reader - Need add desc","Field <code>FORCE_XPD_SAR</code> writer - Need add desc","Register <code>CNTL_SENSOR_CTRL</code> reader","Field <code>SAR2_PWDET_CCT</code> reader - Need add desc","Field <code>SAR2_PWDET_CCT</code> writer - Need add desc","Register <code>CNTL_SENSOR_CTRL</code> writer","Writes raw bits to the register.","","","Bits 30:31 - Need add desc","Bits 30:31 - Need add desc","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","Bits 27:29 - Need add desc","Bits 27:29 - Need add desc","","","","Field <code>CPUPERIOD_SEL</code> reader - Need add desc","Field <code>CPUPERIOD_SEL</code> writer - Need add desc","Field <code>CPUSEL_CONF</code> reader - CPU sel option","Field <code>CPUSEL_CONF</code> writer - CPU sel option","register description","Register <code>CPU_PERIOD_CONF</code> reader","Register <code>CPU_PERIOD_CONF</code> writer","Writes raw bits to the register.","","","Bits 30:31 - Need add desc","Bits 30:31 - Need add desc","Bit 29 - CPU sel option","Bit 29 - CPU sel option","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","","","","register description","Field <code>LOW_POWER_DIAG1</code> reader - Need add desc","Field <code>LOW_POWER_DIAG1</code> writer - Need add desc","Register <code>DIAG0</code> reader","Register <code>DIAG0</code> writer","Writes raw bits to the register.","","","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","Bits 0:31 - Need add desc","Bits 0:31 - Need add desc","","","","Field <code>CLR_DG_PAD_AUTOHOLD</code> reader - wtite only register to …","Field <code>CLR_DG_PAD_AUTOHOLD</code> writer - wtite only register to …","Field <code>DG_PAD_AUTOHOLD_EN</code> reader - digital pad enable …","Field <code>DG_PAD_AUTOHOLD_EN</code> writer - digital pad enable …","Field <code>DG_PAD_AUTOHOLD</code> reader - read only register to …","Field <code>DG_PAD_AUTOHOLD</code> writer - read only register to …","Field <code>DG_PAD_FORCE_HOLD</code> reader - digital pad force hold","Field <code>DG_PAD_FORCE_HOLD</code> writer - digital pad force hold","Field <code>DG_PAD_FORCE_ISO</code> reader - digital pad force ISO","Field <code>DG_PAD_FORCE_ISO</code> writer - digital pad force ISO","Field <code>DG_PAD_FORCE_NOISO</code> reader - digital pad force no ISO","Field <code>DG_PAD_FORCE_NOISO</code> writer - digital pad force no ISO","Field <code>DG_PAD_FORCE_UNHOLD</code> reader - digital pad force …","Field <code>DG_PAD_FORCE_UNHOLD</code> writer - digital pad force …","Field <code>DG_WRAP_FORCE_ISO</code> reader - digital core force ISO","Field <code>DG_WRAP_FORCE_ISO</code> writer - digital core force ISO","Field <code>DG_WRAP_FORCE_NOISO</code> reader - Need add desc","Field <code>DG_WRAP_FORCE_NOISO</code> writer - Need add desc","register description","Field <code>FORCE_OFF</code> reader - Need add desc","Field <code>FORCE_OFF</code> writer - Need add desc","Field <code>FORCE_ON</code> reader - Need add desc","Field <code>FORCE_ON</code> writer - Need add desc","Register <code>DIG_ISO</code> reader","Register <code>DIG_ISO</code> writer","Writes raw bits to the register.","","","Bit 10 - wtite only register to clear digital pad auto-hold","Bit 10 - wtite only register to clear digital pad auto-hold","Bit 9 - read only register to indicate digital pad …","Bit 9 - read only register to indicate digital pad …","Bit 11 - digital pad enable auto-hold","Bit 11 - digital pad enable auto-hold","Bit 15 - digital pad force hold","Bit 15 - digital pad force hold","Bit 13 - digital pad force ISO","Bit 13 - digital pad force ISO","Bit 12 - digital pad force no ISO","Bit 12 - digital pad force no ISO","Bit 14 - digital pad force un-hold","Bit 14 - digital pad force un-hold","Bit 30 - digital core force ISO","Bit 30 - digital core force ISO","Bit 31 - Need add desc","Bit 31 - Need add desc","Bit 7 - Need add desc","Bit 7 - Need add desc","Bit 8 - Need add desc","Bit 8 - Need add desc","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","","","","Field <code>DIG_PAD_HOLD</code> reader - Need add desc","register description","Field <code>DIG_PAD_HOLD</code> writer - Need add desc","Register <code>DIG_PAD_HOLD</code> reader","Register <code>DIG_PAD_HOLD</code> writer","Writes raw bits to the register.","","","Bits 0:31 - Need add desc","Bits 0:31 - Need add desc","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","","","","Field <code>DG_WRAP_FORCE_PD</code> reader - digital core force power …","Field <code>DG_WRAP_FORCE_PD</code> writer - digital core force power …","Field <code>DG_WRAP_FORCE_PU</code> reader - digital core force power up","Field <code>DG_WRAP_FORCE_PU</code> writer - digital core force power up","Field <code>DG_WRAP_PD_EN</code> reader - Need add desc","Field <code>DG_WRAP_PD_EN</code> writer - Need add desc","register description","Field <code>LSLP_MEM_FORCE_PD</code> reader - memories in digital core …","Field <code>LSLP_MEM_FORCE_PD</code> writer - memories in digital core …","Field <code>LSLP_MEM_FORCE_PU</code> reader - memories in digital core …","Field <code>LSLP_MEM_FORCE_PU</code> writer - memories in digital core …","Register <code>DIG_PWC</code> reader","Field <code>VDD_SPI_PD_EN</code> reader - Need add desc","Field <code>VDD_SPI_PD_EN</code> writer - Need add desc","Field <code>VDD_SPI_PWR_DRV</code> reader - Need add desc","Field <code>VDD_SPI_PWR_DRV</code> writer - Need add desc","Field <code>VDD_SPI_PWR_FORCE</code> reader - Need add desc","Field <code>VDD_SPI_PWR_FORCE</code> writer - Need add desc","Register <code>DIG_PWC</code> writer","Writes raw bits to the register.","","","Bit 19 - digital core force power down","Bit 19 - digital core force power down","Bit 20 - digital core force power up","Bit 20 - digital core force power up","Bit 31 - Need add desc","Bit 31 - Need add desc","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","Bit 4 - memories in digital core force PD in sleep","Bit 4 - memories in digital core force PD in sleep","Bit 5 - memories in digital core force no PD in sleep","Bit 5 - memories in digital core force no PD in sleep","","","","Bit 3 - Need add desc","Bit 3 - Need add desc","Bits 0:1 - Need add desc","Bits 0:1 - Need add desc","Bit 2 - Need add desc","Bit 2 - Need add desc","register description","Field <code>GPIO_WAKEUP_FILTER</code> reader - enable filter for gpio …","Field <code>GPIO_WAKEUP_FILTER</code> writer - enable filter for gpio …","Register <code>EXT_WAKEUP_CONF</code> reader","Register <code>EXT_WAKEUP_CONF</code> writer","Writes raw bits to the register.","","","Returns the argument unchanged.","Bit 31 - enable filter for gpio wakeup event","Bit 31 - enable filter for gpio wakeup event","Calls <code>U::from(self)</code>.","","","","register description","Register <code>EXT_XTL_CONF</code> reader","Register <code>EXT_XTL_CONF</code> writer","Field <code>XTL_EXT_CTR_EN</code> reader - Need add desc","Field <code>XTL_EXT_CTR_EN</code> writer - Need add desc","Field <code>XTL_EXT_CTR_LV</code> reader - 0: power down XTAL at high …","Field <code>XTL_EXT_CTR_LV</code> writer - 0: power down XTAL at high …","Writes raw bits to the register.","","","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","","","","Bit 31 - Need add desc","Bit 31 - Need add desc","Bit 30 - 0: power down XTAL at high level","Bit 30 - 0: power down XTAL at high level","Field <code>FIB_SEL</code> reader - select use analog fib signal","register description","Field <code>FIB_SEL</code> writer - select use analog fib signal","Register <code>FIB_SEL</code> reader","Register <code>FIB_SEL</code> writer","Writes raw bits to the register.","","","Bits 0:2 - select use analog fib signal","Bits 0:2 - select use analog fib signal","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","","","","Field <code>BBPLL_CAL_INT_CLR</code> reader - Need add desc","Field <code>BBPLL_CAL_INT_CLR</code> writer - Need add desc","Field <code>BROWN_OUT_INT_CLR</code> reader - Clear brown out interrupt …","Field <code>BROWN_OUT_INT_CLR</code> writer - Clear brown out interrupt …","register description","Field <code>MAIN_TIMER_INT_CLR</code> reader - Clear RTC main timer …","Field <code>MAIN_TIMER_INT_CLR</code> writer - Clear RTC main timer …","Register <code>INT_CLR_RTC</code> reader","Field <code>SLP_REJECT_INT_CLR</code> reader - Clear sleep reject …","Field <code>SLP_REJECT_INT_CLR</code> writer - Clear sleep reject …","Field <code>SLP_WAKEUP_INT_CLR</code> reader - Clear sleep wakeup …","Field <code>SLP_WAKEUP_INT_CLR</code> writer - Clear sleep wakeup …","Field <code>SWD_INT_CLR</code> reader - Clear super watch dog interrupt …","Field <code>SWD_INT_CLR</code> writer - Clear super watch dog interrupt …","Register <code>INT_CLR_RTC</code> writer","Field <code>WDT_INT_CLR</code> reader - Clear RTC WDT interrupt state","Field <code>WDT_INT_CLR</code> writer - Clear RTC WDT interrupt state","Bit 20 - Need add desc","Bit 20 - Need add desc","Writes raw bits to the register.","","","Bit 9 - Clear brown out interrupt state","Bit 9 - Clear brown out interrupt state","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","Bit 10 - Clear RTC main timer interrupt state","Bit 10 - Clear RTC main timer interrupt state","Bit 1 - Clear sleep reject interrupt state","Bit 1 - Clear sleep reject interrupt state","Bit 0 - Clear sleep wakeup interrupt state","Bit 0 - Clear sleep wakeup interrupt state","Bit 15 - Clear super watch dog interrupt state","Bit 15 - Clear super watch dog interrupt state","","","","Bit 3 - Clear RTC WDT interrupt state","Bit 3 - Clear RTC WDT interrupt state","Field <code>BBPLL_CAL_INT_ENA</code> reader - Need add desc","Field <code>BBPLL_CAL_INT_ENA</code> writer - Need add desc","Field <code>BROWN_OUT_INT_ENA</code> reader - enable brown out interrupt","Field <code>BROWN_OUT_INT_ENA</code> writer - enable brown out interrupt","register description","Field <code>MAIN_TIMER_INT_ENA</code> reader - enable RTC main timer …","Field <code>MAIN_TIMER_INT_ENA</code> writer - enable RTC main timer …","Register <code>INT_ENA_RTC</code> reader","Field <code>SLP_REJECT_INT_ENA</code> reader - enable sleep reject …","Field <code>SLP_REJECT_INT_ENA</code> writer - enable sleep reject …","Field <code>SLP_WAKEUP_INT_ENA</code> reader - enable sleep wakeup …","Field <code>SLP_WAKEUP_INT_ENA</code> writer - enable sleep wakeup …","Field <code>SWD_INT_ENA</code> reader - enable super watch dog interrupt","Field <code>SWD_INT_ENA</code> writer - enable super watch dog interrupt","Register <code>INT_ENA_RTC</code> writer","Field <code>WDT_INT_ENA</code> reader - enable RTC WDT interrupt","Field <code>WDT_INT_ENA</code> writer - enable RTC WDT interrupt","Bit 20 - Need add desc","Bit 20 - Need add desc","Writes raw bits to the register.","","","Bit 9 - enable brown out interrupt","Bit 9 - enable brown out interrupt","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","Bit 10 - enable RTC main timer interrupt","Bit 10 - enable RTC main timer interrupt","Bit 1 - enable sleep reject interrupt","Bit 1 - enable sleep reject interrupt","Bit 0 - enable sleep wakeup interrupt","Bit 0 - enable sleep wakeup interrupt","Bit 15 - enable super watch dog interrupt","Bit 15 - enable super watch dog interrupt","","","","Bit 3 - enable RTC WDT interrupt","Bit 3 - enable RTC WDT interrupt","Field <code>BBPLL_CAL_INT_ENA_W1TC</code> reader - Need add desc","Field <code>BBPLL_CAL_INT_ENA_W1TC</code> writer - Need add desc","Field <code>BROWN_OUT_INT_ENA_W1TC</code> reader - enable brown out …","Field <code>BROWN_OUT_INT_ENA_W1TC</code> writer - enable brown out …","register description","Field <code>MAIN_TIMER_INT_ENA_W1TC</code> reader - enable RTC main …","Field <code>MAIN_TIMER_INT_ENA_W1TC</code> writer - enable RTC main …","Register <code>INT_ENA_RTC_W1TC</code> reader","Field <code>SLP_REJECT_INT_ENA_W1TC</code> reader - enable sleep reject …","Field <code>SLP_REJECT_INT_ENA_W1TC</code> writer - enable sleep reject …","Field <code>SLP_WAKEUP_INT_ENA_W1TC</code> reader - enable sleep wakeup …","Field <code>SLP_WAKEUP_INT_ENA_W1TC</code> writer - enable sleep wakeup …","Field <code>SWD_INT_ENA_W1TC</code> reader - enable super watch dog …","Field <code>SWD_INT_ENA_W1TC</code> writer - enable super watch dog …","Register <code>INT_ENA_RTC_W1TC</code> writer","Field <code>WDT_INT_ENA_W1TC</code> reader - enable RTC WDT interrupt","Field <code>WDT_INT_ENA_W1TC</code> writer - enable RTC WDT interrupt","Bit 20 - Need add desc","Bit 20 - Need add desc","Writes raw bits to the register.","","","Bit 9 - enable brown out interrupt","Bit 9 - enable brown out interrupt","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","Bit 10 - enable RTC main timer interrupt","Bit 10 - enable RTC main timer interrupt","Bit 1 - enable sleep reject interrupt","Bit 1 - enable sleep reject interrupt","Bit 0 - enable sleep wakeup interrupt","Bit 0 - enable sleep wakeup interrupt","Bit 15 - enable super watch dog interrupt","Bit 15 - enable super watch dog interrupt","","","","Bit 3 - enable RTC WDT interrupt","Bit 3 - enable RTC WDT interrupt","Field <code>BBPLL_CAL_INT_ENA_W1TS</code> reader - Need add desc","Field <code>BBPLL_CAL_INT_ENA_W1TS</code> writer - Need add desc","Field <code>BROWN_OUT_INT_ENA_W1TS</code> reader - enable brown out …","Field <code>BROWN_OUT_INT_ENA_W1TS</code> writer - enable brown out …","register description","Field <code>MAIN_TIMER_INT_ENA_W1TS</code> reader - enable RTC main …","Field <code>MAIN_TIMER_INT_ENA_W1TS</code> writer - enable RTC main …","Register <code>INT_ENA_RTC_W1TS</code> reader","Field <code>SLP_REJECT_INT_ENA_W1TS</code> reader - enable sleep reject …","Field <code>SLP_REJECT_INT_ENA_W1TS</code> writer - enable sleep reject …","Field <code>SLP_WAKEUP_INT_ENA_W1TS</code> reader - enable sleep wakeup …","Field <code>SLP_WAKEUP_INT_ENA_W1TS</code> writer - enable sleep wakeup …","Field <code>SWD_INT_ENA_W1TS</code> reader - enable super watch dog …","Field <code>SWD_INT_ENA_W1TS</code> writer - enable super watch dog …","Register <code>INT_ENA_RTC_W1TS</code> writer","Field <code>WDT_INT_ENA_W1TS</code> reader - enable RTC WDT interrupt","Field <code>WDT_INT_ENA_W1TS</code> writer - enable RTC WDT interrupt","Bit 20 - Need add desc","Bit 20 - Need add desc","Writes raw bits to the register.","","","Bit 9 - enable brown out interrupt","Bit 9 - enable brown out interrupt","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","Bit 10 - enable RTC main timer interrupt","Bit 10 - enable RTC main timer interrupt","Bit 1 - enable sleep reject interrupt","Bit 1 - enable sleep reject interrupt","Bit 0 - enable sleep wakeup interrupt","Bit 0 - enable sleep wakeup interrupt","Bit 15 - enable super watch dog interrupt","Bit 15 - enable super watch dog interrupt","","","","Bit 3 - enable RTC WDT interrupt","Bit 3 - enable RTC WDT interrupt","Field <code>BBPLL_CAL_INT_RAW</code> reader - Need add desc","Field <code>BBPLL_CAL_INT_RAW</code> writer - Need add desc","Field <code>BROWN_OUT_INT_RAW</code> reader - brown out interrupt raw","Field <code>BROWN_OUT_INT_RAW</code> writer - brown out interrupt raw","register description","Field <code>MAIN_TIMER_INT_RAW</code> reader - RTC main timer interrupt …","Field <code>MAIN_TIMER_INT_RAW</code> writer - RTC main timer interrupt …","Register <code>INT_RAW_RTC</code> reader","Field <code>SLP_REJECT_INT_RAW</code> reader - sleep reject interrupt …","Field <code>SLP_REJECT_INT_RAW</code> writer - sleep reject interrupt …","Field <code>SLP_WAKEUP_INT_RAW</code> reader - sleep wakeup interrupt …","Field <code>SLP_WAKEUP_INT_RAW</code> writer - sleep wakeup interrupt …","Field <code>SWD_INT_RAW</code> reader - super watch dog interrupt raw","Field <code>SWD_INT_RAW</code> writer - super watch dog interrupt raw","Register <code>INT_RAW_RTC</code> writer","Field <code>WDT_INT_RAW</code> reader - RTC WDT interrupt raw","Field <code>WDT_INT_RAW</code> writer - RTC WDT interrupt raw","Bit 20 - Need add desc","Bit 20 - Need add desc","Writes raw bits to the register.","","","Bit 9 - brown out interrupt raw","Bit 9 - brown out interrupt raw","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","Bit 10 - RTC main timer interrupt raw","Bit 10 - RTC main timer interrupt raw","Bit 1 - sleep reject interrupt raw","Bit 1 - sleep reject interrupt raw","Bit 0 - sleep wakeup interrupt raw","Bit 0 - sleep wakeup interrupt raw","Bit 15 - super watch dog interrupt raw","Bit 15 - super watch dog interrupt raw","","","","Bit 3 - RTC WDT interrupt raw","Bit 3 - RTC WDT interrupt raw","Field <code>BBPLL_CAL_INT_ST</code> reader - Need add desc","Field <code>BBPLL_CAL_INT_ST</code> writer - Need add desc","Field <code>BROWN_OUT_INT_ST</code> reader - brown out interrupt state","Field <code>BROWN_OUT_INT_ST</code> writer - brown out interrupt state","register description","Field <code>MAIN_TIMER_INT_ST</code> reader - RTC main timer interrupt …","Field <code>MAIN_TIMER_INT_ST</code> writer - RTC main timer interrupt …","Register <code>INT_ST_RTC</code> reader","Field <code>SLP_REJECT_INT_ST</code> reader - sleep reject interrupt …","Field <code>SLP_REJECT_INT_ST</code> writer - sleep reject interrupt …","Field <code>SLP_WAKEUP_INT_ST</code> reader - sleep wakeup interrupt …","Field <code>SLP_WAKEUP_INT_ST</code> writer - sleep wakeup interrupt …","Field <code>SWD_INT_ST</code> reader - super watch dog interrupt state","Field <code>SWD_INT_ST</code> writer - super watch dog interrupt state","Register <code>INT_ST_RTC</code> writer","Field <code>WDT_INT_ST</code> reader - RTC WDT interrupt state","Field <code>WDT_INT_ST</code> writer - RTC WDT interrupt state","Bit 20 - Need add desc","Bit 20 - Need add desc","Writes raw bits to the register.","","","Bit 9 - brown out interrupt state","Bit 9 - brown out interrupt state","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","Bit 10 - RTC main timer interrupt state","Bit 10 - RTC main timer interrupt state","Bit 1 - sleep reject interrupt state","Bit 1 - sleep reject interrupt state","Bit 0 - sleep wakeup interrupt state","Bit 0 - sleep wakeup interrupt state","Bit 15 - super watch dog interrupt state","Bit 15 - super watch dog interrupt state","","","","Bit 3 - RTC WDT interrupt state","Bit 3 - RTC WDT interrupt state","Field <code>COCPU_STATE_DONE</code> reader - ulp/cocpu is done","Field <code>COCPU_STATE_DONE</code> writer - ulp/cocpu is done","Field <code>COCPU_STATE_SLP</code> reader - ulp/cocpu is in sleep state","Field <code>COCPU_STATE_SLP</code> writer - ulp/cocpu is in sleep state","Field <code>COCPU_STATE_START</code> reader - ulp/cocpu should start to …","Field <code>COCPU_STATE_START</code> writer - ulp/cocpu should start to …","Field <code>COCPU_STATE_SWITCH</code> reader - ulp/cocpu is about to …","Field <code>COCPU_STATE_SWITCH</code> writer - ulp/cocpu is about to …","Field <code>IN_LOW_POWER_STATE</code> reader - rtc main state machine …","Field <code>IN_LOW_POWER_STATE</code> writer - rtc main state machine …","Field <code>IN_WAKEUP_STATE</code> reader - rtc main state machine is …","Field <code>IN_WAKEUP_STATE</code> writer - rtc main state machine is …","register description","Field <code>MAIN_STATE_IN_IDLE</code> reader - rtc main state machine …","Field <code>MAIN_STATE_IN_IDLE</code> writer - rtc main state machine …","Field <code>MAIN_STATE_IN_SLP</code> reader - rtc main state machine is …","Field <code>MAIN_STATE_IN_SLP</code> writer - rtc main state machine is …","Field <code>MAIN_STATE_IN_WAIT_8M</code> reader - rtc main state …","Field <code>MAIN_STATE_IN_WAIT_8M</code> writer - rtc main state …","Field <code>MAIN_STATE_IN_WAIT_PLL</code> reader - rtc main state …","Field <code>MAIN_STATE_IN_WAIT_PLL</code> writer - rtc main state …","Field <code>MAIN_STATE_IN_WAIT_XTL</code> reader - rtc main state …","Field <code>MAIN_STATE_IN_WAIT_XTL</code> writer - rtc main state …","Field <code>MAIN_STATE_PLL_ON</code> reader - rtc main state machine is …","Field <code>MAIN_STATE_PLL_ON</code> writer - rtc main state machine is …","Field <code>MAIN_STATE</code> reader - rtc main state machine status","Field <code>MAIN_STATE</code> writer - rtc main state machine status","Field <code>MAIN_STATE_WAIT_END</code> reader - rtc main state machine …","Field <code>MAIN_STATE_WAIT_END</code> writer - rtc main state machine …","Field <code>MAIN_STATE_XTAL_ISO</code> reader - no use any more","Field <code>MAIN_STATE_XTAL_ISO</code> writer - no use any more","Register <code>LOW_POWER_ST</code> reader","Field <code>RDY_FOR_WAKEUP</code> reader - rtc is ready to receive wake …","Field <code>RDY_FOR_WAKEUP</code> writer - rtc is ready to receive wake …","Field <code>TOUCH_STATE_DONE</code> reader - touch is done","Field <code>TOUCH_STATE_DONE</code> writer - touch is done","Field <code>TOUCH_STATE_SLP</code> reader - touch is in sleep state","Field <code>TOUCH_STATE_SLP</code> writer - touch is in sleep state","Field <code>TOUCH_STATE_START</code> reader - touch should start to work","Field <code>TOUCH_STATE_START</code> writer - touch should start to work","Field <code>TOUCH_STATE_SWITCH</code> reader - touch is about to …","Field <code>TOUCH_STATE_SWITCH</code> writer - touch is about to …","Register <code>LOW_POWER_ST</code> writer","Field <code>XPD_DIG</code> reader - digital wrap power down","Field <code>XPD_DIG</code> writer - digital wrap power down","Writes raw bits to the register.","","","Bit 16 - ulp/cocpu is done","Bit 16 - ulp/cocpu is done","Bit 15 - ulp/cocpu is in sleep state","Bit 15 - ulp/cocpu is in sleep state","Bit 13 - ulp/cocpu should start to work","Bit 13 - ulp/cocpu should start to work","Bit 14 - ulp/cocpu is about to working. Switch rtc main …","Bit 14 - ulp/cocpu is about to working. Switch rtc main …","Returns the argument unchanged.","Bit 22 - rtc main state machine is in the states of low …","Bit 22 - rtc main state machine is in the states of low …","Bit 21 - rtc main state machine is in the states of wakeup …","Bit 21 - rtc main state machine is in the states of wakeup …","Calls <code>U::from(self)</code>.","Bits 28:31 - rtc main state machine status","Bits 28:31 - rtc main state machine status","Bit 27 - rtc main state machine is in idle state","Bit 27 - rtc main state machine is in idle state","Bit 26 - rtc main state machine is in sleep state","Bit 26 - rtc main state machine is in sleep state","Bit 23 - rtc main state machine is in wait 8m state","Bit 23 - rtc main state machine is in wait 8m state","Bit 24 - rtc main state machine is in wait pll state","Bit 24 - rtc main state machine is in wait pll state","Bit 25 - rtc main state machine is in wait xtal state","Bit 25 - rtc main state machine is in wait xtal state","Bit 18 - rtc main state machine is in states that pll …","Bit 18 - rtc main state machine is in states that pll …","Bit 20 - rtc main state machine has been waited for some …","Bit 20 - rtc main state machine has been waited for some …","Bit 17 - no use any more","Bit 17 - no use any more","Bit 19 - rtc is ready to receive wake up trigger from wake …","Bit 19 - rtc is ready to receive wake up trigger from wake …","Bit 12 - touch is done","Bit 12 - touch is done","Bit 11 - touch is in sleep state","Bit 11 - touch is in sleep state","Bit 9 - touch should start to work","Bit 9 - touch should start to work","Bit 10 - touch is about to working. Switch rtc main state","Bit 10 - touch is about to working. Switch rtc main state","","","","Bit 8 - digital wrap power down","Bit 8 - digital wrap power down","Field <code>FORCE_DOWNLOAD_BOOT</code> reader - Need add desc","Field <code>FORCE_DOWNLOAD_BOOT</code> writer - Need add desc","register description","Register <code>OPTION1</code> reader","Register <code>OPTION1</code> writer","Writes raw bits to the register.","","","Bit 0 - Need add desc","Bit 0 - Need add desc","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","","","","Field <code>ANALOG_FORCE_ISO</code> reader - Need add desc","Field <code>ANALOG_FORCE_ISO</code> writer - Need add desc","Field <code>ANALOG_FORCE_NOISO</code> reader - Need add desc","Field <code>ANALOG_FORCE_NOISO</code> writer - Need add desc","Field <code>BBPLL_FORCE_PD</code> reader - BB_PLL force power down","Field <code>BBPLL_FORCE_PD</code> writer - BB_PLL force power down","Field <code>BBPLL_FORCE_PU</code> reader - BB_PLL force power up","Field <code>BBPLL_FORCE_PU</code> writer - BB_PLL force power up","Field <code>BBPLL_I2C_FORCE_PD</code> reader - BB_PLL _I2C force power …","Field <code>BBPLL_I2C_FORCE_PD</code> writer - BB_PLL _I2C force power …","Field <code>BBPLL_I2C_FORCE_PU</code> reader - BB_PLL_I2C force power up","Field <code>BBPLL_I2C_FORCE_PU</code> writer - BB_PLL_I2C force power up","Field <code>BB_I2C_FORCE_PD</code> reader - BB_I2C force power down","Field <code>BB_I2C_FORCE_PD</code> writer - BB_I2C force power down","Field <code>BB_I2C_FORCE_PU</code> reader - BB_I2C force power up","Field <code>BB_I2C_FORCE_PU</code> writer - BB_I2C force power up","Field <code>DG_WRAP_FORCE_NORST</code> reader - digital core force no …","Field <code>DG_WRAP_FORCE_NORST</code> writer - digital core force no …","Field <code>DG_WRAP_FORCE_RST</code> reader - digital wrap force reset …","Field <code>DG_WRAP_FORCE_RST</code> writer - digital wrap force reset …","register description","Register <code>OPTIONS0</code> reader","Field <code>SW_PROCPU_RST</code> reader - PRO CPU SW reset","Field <code>SW_PROCPU_RST</code> writer - PRO CPU SW reset","Field <code>SW_STALL_PROCPU_C0</code> reader - {reg_sw_stall_procpu_c1…","Field <code>SW_STALL_PROCPU_C0</code> writer - {reg_sw_stall_procpu_c1…","Field <code>SW_SYS_RST</code> reader - SW system reset","Field <code>SW_SYS_RST</code> writer - SW system reset","Register <code>OPTIONS0</code> writer","Field <code>XTL_EN_WAIT</code> reader - wait bias_sleep and current …","Field <code>XTL_EN_WAIT</code> writer - wait bias_sleep and current …","Field <code>XTL_EXT_CTR_SEL</code> reader - Need add desc","Field <code>XTL_EXT_CTR_SEL</code> writer - Need add desc","Field <code>XTL_FORCE_PD</code> reader - crystall force power down","Field <code>XTL_FORCE_PD</code> writer - crystall force power down","Field <code>XTL_FORCE_PU</code> reader - crystall force power up","Field <code>XTL_FORCE_PU</code> writer - crystall force power up","Bit 25 - Need add desc","Bit 25 - Need add desc","Bit 28 - Need add desc","Bit 28 - Need add desc","Bit 6 - BB_I2C force power down","Bit 6 - BB_I2C force power down","Bit 7 - BB_I2C force power up","Bit 7 - BB_I2C force power up","Bit 10 - BB_PLL force power down","Bit 10 - BB_PLL force power down","Bit 11 - BB_PLL force power up","Bit 11 - BB_PLL force power up","Bit 8 - BB_PLL _I2C force power down","Bit 8 - BB_PLL _I2C force power down","Bit 9 - BB_PLL_I2C force power up","Bit 9 - BB_PLL_I2C force power up","Writes raw bits to the register.","","","Bit 30 - digital core force no reset in deep sleep","Bit 30 - digital core force no reset in deep sleep","Bit 29 - digital wrap force reset in deep sleep","Bit 29 - digital wrap force reset in deep sleep","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","Bit 5 - PRO CPU SW reset","Bit 5 - PRO CPU SW reset","Bits 2:3 - {reg_sw_stall_procpu_c1[5:0], …","Bits 2:3 - {reg_sw_stall_procpu_c1[5:0], …","Bit 31 - SW system reset","Bit 31 - SW system reset","","","","Bits 14:17 - wait bias_sleep and current source wakeup","Bits 14:17 - wait bias_sleep and current source wakeup","Bits 20:22 - Need add desc","Bits 20:22 - Need add desc","Bit 12 - crystall force power down","Bit 12 - crystall force power down","Bit 13 - crystall force power up","Bit 13 - crystall force power up","Field <code>GPIO_PIN0_HOLD</code> reader - Need add desc","Field <code>GPIO_PIN0_HOLD</code> writer - Need add desc","Field <code>GPIO_PIN1_HOLD</code> reader - Need add desc","Field <code>GPIO_PIN1_HOLD</code> writer - Need add desc","Field <code>GPIO_PIN2_HOLD</code> reader - Need add desc","Field <code>GPIO_PIN2_HOLD</code> writer - Need add desc","Field <code>GPIO_PIN3_HOLD</code> reader - Need add desc","Field <code>GPIO_PIN3_HOLD</code> writer - Need add desc","Field <code>GPIO_PIN4_HOLD</code> reader - Need add desc","Field <code>GPIO_PIN4_HOLD</code> writer - Need add desc","Field <code>GPIO_PIN5_HOLD</code> reader - Need add desc","Field <code>GPIO_PIN5_HOLD</code> writer - Need add desc","register description","Register <code>PAD_HOLD</code> reader","Register <code>PAD_HOLD</code> writer","Writes raw bits to the register.","","","Returns the argument unchanged.","Bit 0 - Need add desc","Bit 0 - Need add desc","Bit 1 - Need add desc","Bit 1 - Need add desc","Bit 2 - Need add desc","Bit 2 - Need add desc","Bit 3 - Need add desc","Bit 3 - Need add desc","Bit 4 - Need add desc","Bit 4 - Need add desc","Bit 5 - Need add desc","Bit 5 - Need add desc","Calls <code>U::from(self)</code>.","","","","Field <code>PAD_FORCE_HOLD</code> reader - rtc pad force hold","Field <code>PAD_FORCE_HOLD</code> writer - rtc pad force hold","register description","Register <code>PWC</code> reader","Register <code>PWC</code> writer","Writes raw bits to the register.","","","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","Bit 21 - rtc pad force hold","Bit 21 - rtc pad force hold","","","","Field <code>DRESET_MASK_PROCPU</code> reader - Need add desc","Field <code>DRESET_MASK_PROCPU</code> writer - Need add desc","Field <code>OCD_HALT_ON_RESET_PROCPU</code> reader - PROCPU …","Field <code>OCD_HALT_ON_RESET_PROCPU</code> writer - PROCPU …","Register <code>RESET_STATE</code> reader","Field <code>RESET_CAUSE_PROCPU</code> reader - reset cause of PRO CPU","Field <code>RESET_CAUSE_PROCPU</code> writer - reset cause of PRO CPU","register description","Field <code>STAT_VECTOR_SEL_PROCPU</code> reader - PRO CPU state vector …","Field <code>STAT_VECTOR_SEL_PROCPU</code> writer - PRO CPU state vector …","Register <code>RESET_STATE</code> writer","Writes raw bits to the register.","","","Bit 20 - Need add desc","Bit 20 - Need add desc","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","Bit 19 - PROCPU OcdHaltOnReset","Bit 19 - PROCPU OcdHaltOnReset","Bits 0:5 - reset cause of PRO CPU","Bits 0:5 - reset cause of PRO CPU","Bit 13 - PRO CPU state vector sel","Bit 13 - PRO CPU state vector sel","","","","Field <code>DIG_REG_CAL_EN</code> reader - Need add desc","Field <code>DIG_REG_CAL_EN</code> writer - Need add desc","Register <code>RTC_CNTL</code> reader","Field <code>REGULATOR_FORCE_PD</code> reader - RTC_REG force power down …","Field <code>REGULATOR_FORCE_PD</code> writer - RTC_REG force power down …","Field <code>REGULATOR_FORCE_PU</code> reader - Need add desc","Field <code>REGULATOR_FORCE_PU</code> writer - Need add desc","register description","Field <code>SCK_DCAP</code> reader - SCK_DCAP","Field <code>SCK_DCAP</code> writer - SCK_DCAP","Register <code>RTC_CNTL</code> writer","Writes raw bits to the register.","","","Bit 7 - Need add desc","Bit 7 - Need add desc","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","Bit 30 - RTC_REG force power down (for RTC_REG power down …","Bit 30 - RTC_REG force power down (for RTC_REG power down …","Bit 31 - Need add desc","Bit 31 - Need add desc","Bits 14:21 - SCK_DCAP","Bits 14:21 - SCK_DCAP","","","","Field <code>ANA_CLK_DIV</code> reader - Need add desc","Field <code>ANA_CLK_DIV_VLD</code> reader - used to sync div bus. clear …","Field <code>ANA_CLK_DIV_VLD</code> writer - used to sync div bus. clear …","Field <code>ANA_CLK_DIV</code> writer - Need add desc","Register <code>SLOW_CLK_CONF</code> reader","register description","Field <code>SLOW_CLK_NEXT_EDGE</code> reader - Need add desc","Field <code>SLOW_CLK_NEXT_EDGE</code> writer - Need add desc","Register <code>SLOW_CLK_CONF</code> writer","Bits 23:30 - Need add desc","Bits 23:30 - Need add desc","Bit 22 - used to sync div bus. clear vld before set …","Bit 22 - used to sync div bus. clear vld before set …","Writes raw bits to the register.","","","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","Bit 31 - Need add desc","Bit 31 - Need add desc","","","","Register <code>SLP_REJECT_CAUSE</code> reader","Field <code>REJECT_CAUSE</code> reader - sleep reject cause","Field <code>REJECT_CAUSE</code> writer - sleep reject cause","register description","Register <code>SLP_REJECT_CAUSE</code> writer","Writes raw bits to the register.","","","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","Bits 0:17 - sleep reject cause","Bits 0:17 - sleep reject cause","","","","Field <code>DEEP_SLP_REJECT_EN</code> reader - enable reject for deep …","Field <code>DEEP_SLP_REJECT_EN</code> writer - enable reject for deep …","Field <code>LIGHT_SLP_REJECT_EN</code> reader - enable reject for light …","Field <code>LIGHT_SLP_REJECT_EN</code> writer - enable reject for light …","Register <code>SLP_REJECT_CONF</code> reader","Field <code>SLEEP_REJECT_ENA</code> reader - sleep reject enable","Field <code>SLEEP_REJECT_ENA</code> writer - sleep reject enable","register description","Register <code>SLP_REJECT_CONF</code> writer","Writes raw bits to the register.","","","Bit 31 - enable reject for deep sleep","Bit 31 - enable reject for deep sleep","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","Bit 30 - enable reject for light sleep","Bit 30 - enable reject for light sleep","Bits 12:29 - sleep reject enable","Bits 12:29 - sleep reject enable","","","","Register <code>SLP_TIMER0</code> reader","register description","Field <code>SLP_VAL_LO</code> reader - Need add desc","Field <code>SLP_VAL_LO</code> writer - Need add desc","Register <code>SLP_TIMER0</code> writer","Writes raw bits to the register.","","","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","Bits 0:31 - Need add desc","Bits 0:31 - Need add desc","","","","Field <code>MAIN_TIMER_ALARM_EN</code> reader - timer alarm enable bit","Field <code>MAIN_TIMER_ALARM_EN</code> writer - timer alarm enable bit","Register <code>SLP_TIMER1</code> reader","register description","Field <code>SLP_VAL_HI</code> reader - RTC sleep timer high 16 bits","Field <code>SLP_VAL_HI</code> writer - RTC sleep timer high 16 bits","Register <code>SLP_TIMER1</code> writer","Writes raw bits to the register.","","","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","Bit 16 - timer alarm enable bit","Bit 16 - timer alarm enable bit","Bits 0:15 - RTC sleep timer high 16 bits","Bits 0:15 - RTC sleep timer high 16 bits","","","","Register <code>SLP_WAKEUP_CAUSE</code> reader","register description","Register <code>SLP_WAKEUP_CAUSE</code> writer","Field <code>WAKEUP_CAUSE</code> reader - sleep wakeup cause","Field <code>WAKEUP_CAUSE</code> writer - sleep wakeup cause","Writes raw bits to the register.","","","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","","","","Bits 0:16 - sleep wakeup cause","Bits 0:16 - sleep wakeup cause","Field <code>APB2RTC_BRIDGE_SEL</code> reader - 1: APB to RTC using …","Field <code>APB2RTC_BRIDGE_SEL</code> writer - 1: APB to RTC using …","Register <code>STATE0</code> reader","Field <code>SDIO_ACTIVE_IND</code> reader - SDIO active indication","Field <code>SDIO_ACTIVE_IND</code> writer - SDIO active indication","Field <code>SLEEP_EN</code> reader - sleep enable bit","Field <code>SLEEP_EN</code> writer - sleep enable bit","Field <code>SLP_REJECT_CAUSE_CLR</code> reader - clear rtc sleep reject …","Field <code>SLP_REJECT_CAUSE_CLR</code> writer - clear rtc sleep reject …","Field <code>SLP_REJECT</code> reader - leep reject bit","Field <code>SLP_REJECT</code> writer - leep reject bit","Field <code>SLP_WAKEUP</code> reader - leep wakeup bit","Field <code>SLP_WAKEUP</code> writer - leep wakeup bit","register description","Field <code>SW_CPU_INT</code> reader - rtc software interrupt to main …","Field <code>SW_CPU_INT</code> writer - rtc software interrupt to main …","Register <code>STATE0</code> writer","Bit 22 - 1: APB to RTC using bridge","Bit 22 - 1: APB to RTC using bridge","Writes raw bits to the register.","","","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","Bit 28 - SDIO active indication","Bit 28 - SDIO active indication","Bit 31 - sleep enable bit","Bit 31 - sleep enable bit","Bit 30 - leep reject bit","Bit 30 - leep reject bit","Bit 1 - clear rtc sleep reject cause","Bit 1 - clear rtc sleep reject cause","Bit 29 - leep wakeup bit","Bit 29 - leep wakeup bit","Bit 0 - rtc software interrupt to main cpu","Bit 0 - rtc software interrupt to main cpu","","","","Register <code>STORE0</code> reader","Field <code>SCRATCH0</code> reader - Need add desc","Field <code>SCRATCH0</code> writer - Need add desc","register description","Register <code>STORE0</code> writer","Writes raw bits to the register.","","","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","Bits 0:31 - Need add desc","Bits 0:31 - Need add desc","","","","Register <code>STORE1</code> reader","Field <code>SCRATCH1</code> reader - Need add desc","Field <code>SCRATCH1</code> writer - Need add desc","register description","Register <code>STORE1</code> writer","Writes raw bits to the register.","","","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","Bits 0:31 - Need add desc","Bits 0:31 - Need add desc","","","","Register <code>STORE2</code> reader","Field <code>SCRATCH2</code> reader - Need add desc","Field <code>SCRATCH2</code> writer - Need add desc","register description","Register <code>STORE2</code> writer","Writes raw bits to the register.","","","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","Bits 0:31 - Need add desc","Bits 0:31 - Need add desc","","","","Register <code>STORE3</code> reader","Field <code>SCRATCH3</code> reader - Need add desc","Field <code>SCRATCH3</code> writer - Need add desc","register description","Register <code>STORE3</code> writer","Writes raw bits to the register.","","","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","Bits 0:31 - Need add desc","Bits 0:31 - Need add desc","","","","Register <code>STORE4</code> reader","Field <code>SCRATCH4</code> reader - Need add desc","Field <code>SCRATCH4</code> writer - Need add desc","register description","Register <code>STORE4</code> writer","Writes raw bits to the register.","","","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","Bits 0:31 - Need add desc","Bits 0:31 - Need add desc","","","","Register <code>STORE5</code> reader","Field <code>SCRATCH5</code> reader - Need add desc","Field <code>SCRATCH5</code> writer - Need add desc","register description","Register <code>STORE5</code> writer","Writes raw bits to the register.","","","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","Bits 0:31 - Need add desc","Bits 0:31 - Need add desc","","","","Register <code>STORE6</code> reader","Field <code>SCRATCH6</code> reader - Need add desc","Field <code>SCRATCH6</code> writer - Need add desc","register description","Register <code>STORE6</code> writer","Writes raw bits to the register.","","","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","Bits 0:31 - Need add desc","Bits 0:31 - Need add desc","","","","Register <code>STORE7</code> reader","Field <code>SCRATCH7</code> reader - Need add desc","Field <code>SCRATCH7</code> writer - Need add desc","register description","Register <code>STORE7</code> writer","Writes raw bits to the register.","","","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","Bits 0:31 - Need add desc","Bits 0:31 - Need add desc","","","","Register <code>SW_CPU_STALL</code> reader","register description","Field <code>SW_STALL_PROCPU_C1</code> reader - Need add desc","Field <code>SW_STALL_PROCPU_C1</code> writer - Need add desc","Register <code>SW_CPU_STALL</code> writer","Writes raw bits to the register.","","","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","Bits 26:31 - Need add desc","Bits 26:31 - Need add desc","","","","Register <code>SWD_CONF</code> reader","Field <code>SWD_AUTO_FEED_EN</code> reader - automatically feed swd …","Field <code>SWD_AUTO_FEED_EN</code> writer - automatically feed swd …","Field <code>SWD_BYPASS_RST</code> reader - Need add desc","Field <code>SWD_BYPASS_RST</code> writer - Need add desc","register description","Field <code>SWD_DISABLE</code> reader - disabel SWD","Field <code>SWD_DISABLE</code> writer - disabel SWD","Field <code>SWD_FEED_INT</code> reader - swd interrupt for feeding","Field <code>SWD_FEED_INT</code> writer - swd interrupt for feeding","Field <code>SWD_FEED</code> reader - Sw feed swd","Field <code>SWD_FEED</code> writer - Sw feed swd","Field <code>SWD_RESET_FLAG</code> reader - swd reset flag","Field <code>SWD_RESET_FLAG</code> writer - swd reset flag","Field <code>SWD_RST_FLAG_CLR</code> reader - reset swd reset flag","Field <code>SWD_RST_FLAG_CLR</code> writer - reset swd reset flag","Field <code>SWD_SIGNAL_WIDTH</code> reader - adjust signal width send …","Field <code>SWD_SIGNAL_WIDTH</code> writer - adjust signal width send …","Register <code>SWD_CONF</code> writer","Writes raw bits to the register.","","","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","Bit 31 - automatically feed swd when int comes","Bit 31 - automatically feed swd when int comes","Bit 17 - Need add desc","Bit 17 - Need add desc","Bit 30 - disabel SWD","Bit 30 - disabel SWD","Bit 29 - Sw feed swd","Bit 29 - Sw feed swd","Bit 1 - swd interrupt for feeding","Bit 1 - swd interrupt for feeding","Bit 0 - swd reset flag","Bit 0 - swd reset flag","Bit 28 - reset swd reset flag","Bit 28 - reset swd reset flag","Bits 18:27 - adjust signal width send to swd","Bits 18:27 - adjust signal width send to swd","","","","Register <code>SWD_WPROTECT</code> reader","Field <code>SWD_WKEY</code> reader - Need add desc","Field <code>SWD_WKEY</code> writer - Need add desc","register description","Register <code>SWD_WPROTECT</code> writer","Writes raw bits to the register.","","","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","Bits 0:31 - Need add desc","Bits 0:31 - Need add desc","","","","Register <code>TIME_HIGH0</code> reader","Field <code>TIMER_VALUE0_HIGH</code> reader - RTC timer high 16 bits","Field <code>TIMER_VALUE0_HIGH</code> writer - RTC timer high 16 bits","register description","Register <code>TIME_HIGH0</code> writer","Writes raw bits to the register.","","","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","Bits 0:15 - RTC timer high 16 bits","Bits 0:15 - RTC timer high 16 bits","","","","Register <code>TIME_HIGH1</code> reader","Field <code>TIMER_VALUE1_HIGH</code> reader - RTC timer high 16 bits","Field <code>TIMER_VALUE1_HIGH</code> writer - RTC timer high 16 bits","register description","Register <code>TIME_HIGH1</code> writer","Writes raw bits to the register.","","","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","Bits 0:15 - RTC timer high 16 bits","Bits 0:15 - RTC timer high 16 bits","","","","Register <code>TIME_LOW0</code> reader","Field <code>TIMER_VALUE0_LOW</code> reader - RTC timer low 32 bits","Field <code>TIMER_VALUE0_LOW</code> writer - RTC timer low 32 bits","register description","Register <code>TIME_LOW0</code> writer","Writes raw bits to the register.","","","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","Bits 0:31 - RTC timer low 32 bits","Bits 0:31 - RTC timer low 32 bits","","","","Register <code>TIME_LOW1</code> reader","Field <code>TIMER_VALUE1_LOW</code> reader - RTC timer low 32 bits","Field <code>TIMER_VALUE1_LOW</code> writer - RTC timer low 32 bits","register description","Register <code>TIME_LOW1</code> writer","Writes raw bits to the register.","","","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","Bits 0:31 - RTC timer low 32 bits","Bits 0:31 - RTC timer low 32 bits","","","","Register <code>TIME_UPDATE</code> reader","Field <code>TIMER_SYS_RST</code> reader - enable to record system reset …","Field <code>TIMER_SYS_RST</code> writer - enable to record system reset …","Field <code>TIMER_SYS_STALL</code> reader - Enable to record system …","Field <code>TIMER_SYS_STALL</code> writer - Enable to record system …","Field <code>TIMER_XTL_OFF</code> reader - Enable to record 40M XTAL OFF …","Field <code>TIMER_XTL_OFF</code> writer - Enable to record 40M XTAL OFF …","Field <code>TIME_UPDATE</code> reader - Set 1: to update register with …","register description","Field <code>TIME_UPDATE</code> writer - Set 1: to update register with …","Register <code>TIME_UPDATE</code> writer","Writes raw bits to the register.","","","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","Bit 31 - Set 1: to update register with RTC timer","Bit 31 - Set 1: to update register with RTC timer","Bit 29 - enable to record system reset time","Bit 29 - enable to record system reset time","Bit 27 - Enable to record system stall time","Bit 27 - Enable to record system stall time","Bit 28 - Enable to record 40M XTAL OFF time","Bit 28 - Enable to record 40M XTAL OFF time","","","","Field <code>CK8M_WAIT</code> reader - CK8M wait cycles in slow_clk_rtc","Field <code>CK8M_WAIT</code> writer - CK8M wait cycles in slow_clk_rtc","Field <code>CPU_STALL_EN</code> reader - CPU stall enable bit","Field <code>CPU_STALL_EN</code> writer - CPU stall enable bit","Field <code>CPU_STALL_WAIT</code> reader - CPU stall wait cycles in …","Field <code>CPU_STALL_WAIT</code> writer - CPU stall wait cycles in …","Field <code>PLL_BUF_WAIT</code> reader - PLL wait cycles in slow_clk_rtc","Field <code>PLL_BUF_WAIT</code> writer - PLL wait cycles in slow_clk_rtc","Register <code>TIMER1</code> reader","register description","Register <code>TIMER1</code> writer","Field <code>XTL_BUF_WAIT</code> reader - XTAL wait cycles in …","Field <code>XTL_BUF_WAIT</code> writer - XTAL wait cycles in …","Writes raw bits to the register.","","","Bits 6:13 - CK8M wait cycles in slow_clk_rtc","Bits 6:13 - CK8M wait cycles in slow_clk_rtc","Bit 0 - CPU stall enable bit","Bit 0 - CPU stall enable bit","Bits 1:5 - CPU stall wait cycles in fast_clk_rtc","Bits 1:5 - CPU stall wait cycles in fast_clk_rtc","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","Bits 24:31 - PLL wait cycles in slow_clk_rtc","Bits 24:31 - PLL wait cycles in slow_clk_rtc","","","","Bits 14:23 - XTAL wait cycles in slow_clk_rtc","Bits 14:23 - XTAL wait cycles in slow_clk_rtc","Field <code>MIN_TIME_CK8M_OFF</code> reader - minimal cycles in …","Field <code>MIN_TIME_CK8M_OFF</code> writer - minimal cycles in …","Register <code>TIMER2</code> reader","register description","Register <code>TIMER2</code> writer","Writes raw bits to the register.","","","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","Bits 24:31 - minimal cycles in slow_clk_rtc for CK8M in …","Bits 24:31 - minimal cycles in slow_clk_rtc for CK8M in …","","","","Field <code>DG_WRAP_POWERUP_TIMER</code> reader - Need add desc","Field <code>DG_WRAP_POWERUP_TIMER</code> writer - Need add desc","Field <code>DG_WRAP_WAIT_TIMER</code> reader - Need add desc","Field <code>DG_WRAP_WAIT_TIMER</code> writer - Need add desc","Register <code>TIMER4</code> reader","register description","Register <code>TIMER4</code> writer","Writes raw bits to the register.","","","Bits 25:31 - Need add desc","Bits 25:31 - Need add desc","Bits 16:24 - Need add desc","Bits 16:24 - Need add desc","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","","","","Field <code>MIN_SLP_VAL</code> reader - minimal sleep cycles in …","Field <code>MIN_SLP_VAL</code> writer - minimal sleep cycles in …","Register <code>TIMER5</code> reader","register description","Register <code>TIMER5</code> writer","Writes raw bits to the register.","","","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","Bits 8:15 - minimal sleep cycles in slow_clk_rtc","Bits 8:15 - minimal sleep cycles in slow_clk_rtc","","","","Register <code>ULP_CP_TIMER_1</code> reader","register description","Field <code>ULP_CP_TIMER_SLP_CYCLE</code> reader - sleep cycles for …","Field <code>ULP_CP_TIMER_SLP_CYCLE</code> writer - sleep cycles for …","Register <code>ULP_CP_TIMER_1</code> writer","Writes raw bits to the register.","","","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","","","","Bits 8:31 - sleep cycles for ULP-coprocessor timer","Bits 8:31 - sleep cycles for ULP-coprocessor timer","Field <code>IO_MUX_RESET_DISABLE</code> reader - Need add desc","Field <code>IO_MUX_RESET_DISABLE</code> writer - Need add desc","Register <code>USB_CONF</code> reader","register description","Register <code>USB_CONF</code> writer","Writes raw bits to the register.","","","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","Bit 18 - Need add desc","Bit 18 - Need add desc","","","","Register <code>WAKEUP_STATE</code> reader","Register <code>WAKEUP_STATE</code> writer","Field <code>WAKEUP_ENA</code> reader - wakeup enable bitmap","Field <code>WAKEUP_ENA</code> writer - wakeup enable bitmap","register description","Writes raw bits to the register.","","","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","","","","Bits 15:31 - wakeup enable bitmap","Bits 15:31 - wakeup enable bitmap","Register <code>WDTCONFIG0</code> reader","Register <code>WDTCONFIG0</code> writer","register description","Field <code>WDT_CHIP_RESET_EN</code> reader - wdt reset whole chip …","Field <code>WDT_CHIP_RESET_EN</code> writer - wdt reset whole chip …","Field <code>WDT_CHIP_RESET_WIDTH</code> reader - chip reset siginal …","Field <code>WDT_CHIP_RESET_WIDTH</code> writer - chip reset siginal …","Field <code>WDT_CPU_RESET_LENGTH</code> reader - CPU reset counter …","Field <code>WDT_CPU_RESET_LENGTH</code> writer - CPU reset counter …","Field <code>WDT_EN</code> reader - Need add desc","Field <code>WDT_EN</code> writer - Need add desc","Field <code>WDT_FLASHBOOT_MOD_EN</code> reader - enable WDT in flash …","Field <code>WDT_FLASHBOOT_MOD_EN</code> writer - enable WDT in flash …","Field <code>WDT_PAUSE_IN_SLP</code> reader - pause WDT in sleep","Field <code>WDT_PAUSE_IN_SLP</code> writer - pause WDT in sleep","Field <code>WDT_PROCPU_RESET_EN</code> reader - enable WDT reset PRO CPU","Field <code>WDT_PROCPU_RESET_EN</code> writer - enable WDT reset PRO CPU","Field <code>WDT_STG0</code> reader - 1: interrupt stage en","Field <code>WDT_STG0</code> writer - 1: interrupt stage en","Field <code>WDT_STG1</code> reader - 1: interrupt stage en","Field <code>WDT_STG1</code> writer - 1: interrupt stage en","Field <code>WDT_STG2</code> reader - 1: interrupt stage en","Field <code>WDT_STG2</code> writer - 1: interrupt stage en","Field <code>WDT_STG3</code> reader - 1: interrupt stage en","Field <code>WDT_STG3</code> writer - 1: interrupt stage en","Field <code>WDT_SYS_RESET_LENGTH</code> reader - system reset counter …","Field <code>WDT_SYS_RESET_LENGTH</code> writer - system reset counter …","Writes raw bits to the register.","","","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","","","","Bit 8 - wdt reset whole chip enable","Bit 8 - wdt reset whole chip enable","Bits 0:7 - chip reset siginal pulse width","Bits 0:7 - chip reset siginal pulse width","Bits 16:18 - CPU reset counter length","Bits 16:18 - CPU reset counter length","Bit 31 - Need add desc","Bit 31 - Need add desc","Bit 12 - enable WDT in flash boot","Bit 12 - enable WDT in flash boot","Bit 9 - pause WDT in sleep","Bit 9 - pause WDT in sleep","Bit 11 - enable WDT reset PRO CPU","Bit 11 - enable WDT reset PRO CPU","Bits 28:30 - 1: interrupt stage en","Bits 28:30 - 1: interrupt stage en","Bits 25:27 - 1: interrupt stage en","Bits 25:27 - 1: interrupt stage en","Bits 22:24 - 1: interrupt stage en","Bits 22:24 - 1: interrupt stage en","Bits 19:21 - 1: interrupt stage en","Bits 19:21 - 1: interrupt stage en","Bits 13:15 - system reset counter length","Bits 13:15 - system reset counter length","Register <code>WDTCONFIG1</code> reader","Register <code>WDTCONFIG1</code> writer","register description","Field <code>WDT_STG0_HOLD</code> reader - Need add desc","Field <code>WDT_STG0_HOLD</code> writer - Need add desc","Writes raw bits to the register.","","","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","","","","Bits 0:31 - Need add desc","Bits 0:31 - Need add desc","Register <code>WDTCONFIG2</code> reader","Register <code>WDTCONFIG2</code> writer","register description","Field <code>WDT_STG1_HOLD</code> reader - Need add desc","Field <code>WDT_STG1_HOLD</code> writer - Need add desc","Writes raw bits to the register.","","","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","","","","Bits 0:31 - Need add desc","Bits 0:31 - Need add desc","Register <code>WDTCONFIG3</code> reader","Register <code>WDTCONFIG3</code> writer","register description","Field <code>WDT_STG2_HOLD</code> reader - Need add desc","Field <code>WDT_STG2_HOLD</code> writer - Need add desc","Writes raw bits to the register.","","","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","","","","Bits 0:31 - Need add desc","Bits 0:31 - Need add desc","Register <code>WDTCONFIG4</code> reader","Register <code>WDTCONFIG4</code> writer","register description","Field <code>WDT_STG3_HOLD</code> reader - Need add desc","Field <code>WDT_STG3_HOLD</code> writer - Need add desc","Writes raw bits to the register.","","","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","","","","Bits 0:31 - Need add desc","Bits 0:31 - Need add desc","Register <code>WDTFEED</code> reader","Register <code>WDTFEED</code> writer","register description","Field <code>WDT_FEED</code> reader - Need add desc","Field <code>WDT_FEED</code> writer - Need add desc","Writes raw bits to the register.","","","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","","","","Bit 31 - Need add desc","Bit 31 - Need add desc","Register <code>WDTWPROTECT</code> reader","Register <code>WDTWPROTECT</code> writer","register description","Field <code>WDT_WKEY</code> reader - Need add desc","Field <code>WDT_WKEY</code> writer - Need add desc","Writes raw bits to the register.","","","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","","","","Bits 0:31 - Need add desc","Bits 0:31 - Need add desc","APB_PERIPHERAL_ACCESS_0 (rw) register accessor: register …","APB_PERIPHERAL_ACCESS_1 (rw) register accessor: register …","CACHE_MMU_ACCESS_0 (rw) register accessor: register …","CACHE_MMU_ACCESS_1 (rw) register accessor: register …","CACHE_TAG_ACCESS_0 (rw) register accessor: register …","CACHE_TAG_ACCESS_1 (rw) register accessor: register …","CLOCK_GATE (rw) register accessor: register description","INTERNAL_SRAM_USAGE_0 (rw) register accessor: register …","INTERNAL_SRAM_USAGE_1 (rw) register accessor: register …","INTERNAL_SRAM_USAGE_3 (rw) register accessor: register …","PIF_ACCESS_MONITOR_0 (rw) register accessor: register …","PIF_ACCESS_MONITOR_1 (rw) register accessor: register …","PIF_ACCESS_MONITOR_2 (r) register accessor: register …","PIF_ACCESS_MONITOR_3 (r) register accessor: register …","ROM_TABLE (rw) register accessor: register description","ROM_TABLE_LOCK (rw) register accessor: register description","Register block","SENSITIVE_REG_DATE (rw) register accessor: register …","XTS_AES_KEY_UPDATE (rw) register accessor: register …","register description","0x08 - register description","register description","0x0c - register description","","","register description","0x24 - register description","register description","0x28 - register description","register description","0x1c - register description","register description","0x20 - register description","register description","0x40 - register description","Returns the argument unchanged.","register description","0x10 - register description","register description","0x14 - register description","register description","0x18 - register description","Calls <code>U::from(self)</code>.","register description","0x2c - register description","register description","0x30 - register description","register description","0x34 - register description","register description","0x38 - register description","register description","0x04 - register description","register description","0x00 - register description","register description","0xffc - register description","","","","register description","0x3c - register description","register description","Field <code>APB_PERIPHERAL_ACCESS_LOCK</code> reader - Need add …","Field <code>APB_PERIPHERAL_ACCESS_LOCK</code> writer - Need add …","Register <code>APB_PERIPHERAL_ACCESS_0</code> reader","Register <code>APB_PERIPHERAL_ACCESS_0</code> writer","Bit 0 - Need add description","Bit 0 - Need add description","Writes raw bits to the register.","","","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","","","","register description","Field <code>APB_PERIPHERAL_ACCESS_SPLIT_BURST</code> reader - Need add …","Field <code>APB_PERIPHERAL_ACCESS_SPLIT_BURST</code> writer - Need add …","Register <code>APB_PERIPHERAL_ACCESS_1</code> reader","Register <code>APB_PERIPHERAL_ACCESS_1</code> writer","Bit 0 - Need add description","Bit 0 - Need add description","Writes raw bits to the register.","","","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","","","","register description","Field <code>CACHE_MMU_ACCESS_LOCK</code> reader - Need add description","Field <code>CACHE_MMU_ACCESS_LOCK</code> writer - Need add description","Register <code>CACHE_MMU_ACCESS_0</code> reader","Register <code>CACHE_MMU_ACCESS_0</code> writer","Writes raw bits to the register.","","","Bit 0 - Need add description","Bit 0 - Need add description","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","","","","register description","Field <code>PRO_MMU_RD_ACS</code> reader - Need add description","Field <code>PRO_MMU_RD_ACS</code> writer - Need add description","Field <code>PRO_MMU_WR_ACS</code> reader - Need add description","Field <code>PRO_MMU_WR_ACS</code> writer - Need add description","Register <code>CACHE_MMU_ACCESS_1</code> reader","Register <code>CACHE_MMU_ACCESS_1</code> writer","Writes raw bits to the register.","","","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","Bit 0 - Need add description","Bit 0 - Need add description","Bit 1 - Need add description","Bit 1 - Need add description","","","","register description","Field <code>CACHE_TAG_ACCESS_LOCK</code> reader - Need add description","Field <code>CACHE_TAG_ACCESS_LOCK</code> writer - Need add description","Register <code>CACHE_TAG_ACCESS_0</code> reader","Register <code>CACHE_TAG_ACCESS_0</code> writer","Writes raw bits to the register.","","","Bit 0 - Need add description","Bit 0 - Need add description","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","","","","register description","Field <code>PRO_D_TAG_RD_ACS</code> reader - Need add description","Field <code>PRO_D_TAG_RD_ACS</code> writer - Need add description","Field <code>PRO_D_TAG_WR_ACS</code> reader - Need add description","Field <code>PRO_D_TAG_WR_ACS</code> writer - Need add description","Field <code>PRO_I_TAG_RD_ACS</code> reader - Need add description","Field <code>PRO_I_TAG_RD_ACS</code> writer - Need add description","Field <code>PRO_I_TAG_WR_ACS</code> reader - Need add description","Field <code>PRO_I_TAG_WR_ACS</code> writer - Need add description","Register <code>CACHE_TAG_ACCESS_1</code> reader","Register <code>CACHE_TAG_ACCESS_1</code> writer","Writes raw bits to the register.","","","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","Bit 2 - Need add description","Bit 2 - Need add description","Bit 3 - Need add description","Bit 3 - Need add description","Bit 0 - Need add description","Bit 0 - Need add description","Bit 1 - Need add description","Bit 1 - Need add description","","","","Field <code>CLK_EN</code> reader - Need add description","Field <code>CLK_EN</code> writer - Need add description","register description","Register <code>CLOCK_GATE</code> reader","Register <code>CLOCK_GATE</code> writer","Writes raw bits to the register.","","","Bit 0 - Need add description","Bit 0 - Need add description","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","","","","register description","Field <code>INTERNAL_SRAM_USAGE_LOCK</code> reader - Need add …","Field <code>INTERNAL_SRAM_USAGE_LOCK</code> writer - Need add …","Register <code>INTERNAL_SRAM_USAGE_0</code> reader","Register <code>INTERNAL_SRAM_USAGE_0</code> writer","Writes raw bits to the register.","","","Returns the argument unchanged.","Bit 0 - Need add description","Bit 0 - Need add description","Calls <code>U::from(self)</code>.","","","","register description","Field <code>INTERNAL_SRAM_USAGE_CPU_CACHE</code> reader - Need add …","Field <code>INTERNAL_SRAM_USAGE_CPU_CACHE</code> writer - Need add …","Field <code>INTERNAL_SRAM_USAGE_CPU_SRAM</code> reader - Need add …","Field <code>INTERNAL_SRAM_USAGE_CPU_SRAM</code> writer - Need add …","Register <code>INTERNAL_SRAM_USAGE_1</code> reader","Register <code>INTERNAL_SRAM_USAGE_1</code> writer","Writes raw bits to the register.","","","Returns the argument unchanged.","Bit 0 - Need add description","Bit 0 - Need add description","Bits 1:3 - Need add description","Bits 1:3 - Need add description","Calls <code>U::from(self)</code>.","","","","Field <code>INTERNAL_SRAM_ALLOC_MAC_DUMP</code> reader - Need add …","Field <code>INTERNAL_SRAM_ALLOC_MAC_DUMP</code> writer - Need add …","register description","Field <code>INTERNAL_SRAM_USAGE_MAC_DUMP_SRAM</code> reader - Need add …","Field <code>INTERNAL_SRAM_USAGE_MAC_DUMP_SRAM</code> writer - Need add …","Register <code>INTERNAL_SRAM_USAGE_3</code> reader","Register <code>INTERNAL_SRAM_USAGE_3</code> writer","Writes raw bits to the register.","","","Returns the argument unchanged.","Bit 3 - Need add description","Bit 3 - Need add description","Bits 0:2 - Need add description","Bits 0:2 - Need add description","Calls <code>U::from(self)</code>.","","","","register description","Field <code>PIF_ACCESS_MONITOR_LOCK</code> reader - Need add description","Field <code>PIF_ACCESS_MONITOR_LOCK</code> writer - Need add description","Register <code>PIF_ACCESS_MONITOR_0</code> reader","Register <code>PIF_ACCESS_MONITOR_0</code> writer","Writes raw bits to the register.","","","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","Bit 0 - Need add description","Bit 0 - Need add description","","","","register description","Field <code>PIF_ACCESS_MONITOR_NONWORD_VIOLATE_CLR</code> reader - Need …","Field <code>PIF_ACCESS_MONITOR_NONWORD_VIOLATE_CLR</code> writer - Need …","Field <code>PIF_ACCESS_MONITOR_NONWORD_VIOLATE_EN</code> reader - Need …","Field <code>PIF_ACCESS_MONITOR_NONWORD_VIOLATE_EN</code> writer - Need …","Register <code>PIF_ACCESS_MONITOR_1</code> reader","Register <code>PIF_ACCESS_MONITOR_1</code> writer","Writes raw bits to the register.","","","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","Bit 0 - Need add description","Bit 0 - Need add description","Bit 1 - Need add description","Bit 1 - Need add description","","","","register description","Field <code>PIF_ACCESS_MONITOR_NONWORD_VIOLATE_INTR</code> reader - …","Field <code>PIF_ACCESS_MONITOR_NONWORD_VIOLATE_STATUS_HSIZE</code> …","Register <code>PIF_ACCESS_MONITOR_2</code> reader","","","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","Bit 0 - Need add description","Bits 1:2 - Need add description","","","","register description","Field <code>PIF_ACCESS_MONITOR_NONWORD_VIOLATE_STATUS_HADDR</code> …","Register <code>PIF_ACCESS_MONITOR_3</code> reader","","","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","Bits 0:31 - Need add description","","","","Register <code>ROM_TABLE</code> reader","Field <code>ROM_TABLE</code> reader - Need add description","register description","Field <code>ROM_TABLE</code> writer - Need add description","Register <code>ROM_TABLE</code> writer","Writes raw bits to the register.","","","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","Bits 0:31 - Need add description","Bits 0:31 - Need add description","","","","Register <code>ROM_TABLE_LOCK</code> reader","Field <code>ROM_TABLE_LOCK</code> reader - Need add description","register description","Field <code>ROM_TABLE_LOCK</code> writer - Need add description","Register <code>ROM_TABLE_LOCK</code> writer","Writes raw bits to the register.","","","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","Bit 0 - Need add description","Bit 0 - Need add description","","","","Register <code>SENSITIVE_REG_DATE</code> reader","Field <code>SENSITIVE_REG_DATE</code> reader - Need add description","register description","Field <code>SENSITIVE_REG_DATE</code> writer - Need add description","Register <code>SENSITIVE_REG_DATE</code> writer","Writes raw bits to the register.","","","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","Bits 0:27 - Need add description","Bits 0:27 - Need add description","","","","Register <code>XTS_AES_KEY_UPDATE</code> reader","Register <code>XTS_AES_KEY_UPDATE</code> writer","Field <code>XTS_AES_KEY_UPDATE</code> reader - Set this bit to update …","register description","Field <code>XTS_AES_KEY_UPDATE</code> writer - Set this bit to update …","Writes raw bits to the register.","","","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","","","","Bit 0 - Set this bit to update xts_aes key","Bit 0 - Set this bit to update xts_aes key","BUSY (r) register accessor: Busy register.","CLEAR_IRQ (w) register accessor: Interrupt clear register.","CONTINUE (w) register accessor: Typical SHA configuration …","DATE (rw) register accessor: Date register.","DMA_BLOCK_NUM (rw) register accessor: DMA configuration …","DMA_CONTINUE (w) register accessor: DMA configuration …","DMA_START (w) register accessor: DMA configuration …","H_MEM (rw) register accessor: Sha H memory which contains …","IRQ_ENA (rw) register accessor: Interrupt enable register.","MODE (rw) register accessor: Initial configuration …","M_MEM (rw) register accessor: Sha M memory which contains …","Register block","START (w) register accessor: Typical SHA configuration …","T_LENGTH (rw) register accessor: SHA 512/t configuration …","T_STRING (rw) register accessor: SHA 512/t configuration …","","","Busy register.","0x18 - Busy register.","Interrupt clear register.","0x24 - Interrupt clear register.","Typical SHA configuration register 1.","0x14 - Typical SHA configuration register 1.","Date register.","0x2c - Date register.","DMA configuration register 0.","0x0c - DMA configuration register 0.","DMA configuration register 2.","0x20 - DMA configuration register 2.","DMA configuration register 1.","0x1c - DMA configuration register 1.","Returns the argument unchanged.","Sha H memory which contains intermediate hash or finial …","0x40..0x60 - Sha H memory which contains intermediate hash …","Iterator for array of: 0x40..0x60 - Sha H memory which …","Calls <code>U::from(self)</code>.","Interrupt enable register.","0x28 - Interrupt enable register.","Sha M memory which contains message.","0x80..0xc0 - Sha M memory which contains message.","Iterator for array of: 0x80..0xc0 - Sha M memory which …","Initial configuration register.","0x00 - Initial configuration register.","Typical SHA configuration register 0.","0x10 - Typical SHA configuration register 0.","SHA 512/t configuration register 1.","0x08 - SHA 512/t configuration register 1.","SHA 512/t configuration register 0.","0x04 - SHA 512/t configuration register 0.","","","","Busy register.","Register <code>BUSY</code> reader","Field <code>STATE</code> reader - Sha busy state. 1’b0: idle. 1’b1: …","","","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","Bit 0 - Sha busy state. 1’b0: idle. 1’b1: busy.","","","","Field <code>CLEAR_INTERRUPT</code> writer - Clear sha interrupt.","Interrupt clear register.","Register <code>CLEAR_IRQ</code> writer","Writes raw bits to the register.","","","Bit 0 - Clear sha interrupt.","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","","","","Typical SHA configuration register 1.","Field <code>CONTINUE</code> writer - Reserved.","Register <code>CONTINUE</code> writer","Writes raw bits to the register.","","","Bits 1:31 - Reserved.","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","","","","Field <code>DATE</code> reader - Sha date information/ sha version …","Date register.","Field <code>DATE</code> writer - Sha date information/ sha version …","Register <code>DATE</code> reader","Register <code>DATE</code> writer","Writes raw bits to the register.","","","Bits 0:29 - Sha date information/ sha version information.","Bits 0:29 - Sha date information/ sha version information.","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","","","","Field <code>DMA_BLOCK_NUM</code> reader - Dma-sha block number.","DMA configuration register 0.","Field <code>DMA_BLOCK_NUM</code> writer - Dma-sha block number.","Register <code>DMA_BLOCK_NUM</code> reader","Register <code>DMA_BLOCK_NUM</code> writer","Writes raw bits to the register.","","","Bits 0:5 - Dma-sha block number.","Bits 0:5 - Dma-sha block number.","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","","","","DMA configuration register 2.","Field <code>DMA_CONTINUE</code> writer - Continue dma-sha.","Register <code>DMA_CONTINUE</code> writer","Writes raw bits to the register.","","","Bit 0 - Continue dma-sha.","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","","","","DMA configuration register 1.","Field <code>DMA_START</code> writer - Start dma-sha.","Register <code>DMA_START</code> writer","Writes raw bits to the register.","","","Bit 0 - Start dma-sha.","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","","","","Sha H memory which contains intermediate hash or finial …","Register <code>H_MEM[%s]</code> reader","Register <code>H_MEM[%s]</code> writer","Writes raw bits to the register.","","","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","","","","Field <code>INTERRUPT_ENA</code> reader - Sha interrupt enable …","Field <code>INTERRUPT_ENA</code> writer - Sha interrupt enable …","Interrupt enable register.","Register <code>IRQ_ENA</code> reader","Register <code>IRQ_ENA</code> writer","Writes raw bits to the register.","","","Returns the argument unchanged.","Bit 0 - Sha interrupt enable register. 1’b0: …","Bit 0 - Sha interrupt enable register. 1’b0: …","Calls <code>U::from(self)</code>.","","","","Sha M memory which contains message.","Register <code>M_MEM[%s]</code> reader","Register <code>M_MEM[%s]</code> writer","Writes raw bits to the register.","","","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","","","","Field <code>MODE</code> reader - Sha mode.","Initial configuration register.","Field <code>MODE</code> writer - Sha mode.","Register <code>MODE</code> reader","Register <code>MODE</code> writer","Writes raw bits to the register.","","","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","Bits 0:2 - Sha mode.","Bits 0:2 - Sha mode.","","","","Typical SHA configuration register 0.","Field <code>START</code> writer - Reserved.","Register <code>START</code> writer","Writes raw bits to the register.","","","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","Bits 1:31 - Reserved.","","","","Register <code>T_LENGTH</code> reader","Field <code>T_LENGTH</code> reader - Sha t_length (used if and only if …","SHA 512/t configuration register 1.","Field <code>T_LENGTH</code> writer - Sha t_length (used if and only if …","Register <code>T_LENGTH</code> writer","Writes raw bits to the register.","","","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","Bits 0:5 - Sha t_length (used if and only if mode == …","Bits 0:5 - Sha t_length (used if and only if mode == …","","","","Register <code>T_STRING</code> reader","Field <code>T_STRING</code> reader - Sha t_string (used if and only if …","SHA 512/t configuration register 0.","Field <code>T_STRING</code> writer - Sha t_string (used if and only if …","Register <code>T_STRING</code> writer","Writes raw bits to the register.","","","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","Bits 0:31 - Sha t_string (used if and only if mode == …","Bits 0:31 - Sha t_string (used if and only if mode == …","","","","CACHE_FCTRL (rw) register accessor: SPI0 bit mode control …","CLOCK (rw) register accessor: SPI clock division control …","CLOCK_GATE (rw) register accessor: SPI0 clk_gate register","CORE_CLK_SEL (rw) register accessor: SPI0 module clock …","CTRL (rw) register accessor: SPI0 control register.","CTRL1 (rw) register accessor: SPI0 control1 register.","CTRL2 (rw) register accessor: SPI0 control2 register.","DATE (rw) register accessor: Version control register","DIN_MODE (r) register accessor: SPI0 input delay mode …","DIN_NUM (r) register accessor: SPI0 input delay number …","DOUT_MODE (r) register accessor: SPI0 output delay mode …","FSM (rw) register accessor: SPI0 FSM status register","MISC (rw) register accessor: SPI0 misc register","RD_STATUS (rw) register accessor: SPI0 read control …","Register block","TIMING_CALI (r) register accessor: SPI0 timing calibration …","USER (rw) register accessor: SPI0 user register.","USER1 (rw) register accessor: SPI0 user1 register.","USER2 (rw) register accessor: SPI0 user2 register.","","","SPI0 bit mode control register.","0x3c - SPI0 bit mode control register.","SPI clock division control register.","0x14 - SPI clock division control register.","SPI0 clk_gate register","0xdc - SPI0 clk_gate register","SPI0 module clock select register","0xe0 - SPI0 module clock select register","SPI0 control register.","0x08 - SPI0 control register.","SPI0 control1 register.","0x0c - SPI0 control1 register.","SPI0 control2 register.","0x10 - SPI0 control2 register.","Version control register","0x3fc - Version control register","SPI0 input delay mode control register","0xac - SPI0 input delay mode control register","SPI0 input delay number control register","0xb0 - SPI0 input delay number control register","SPI0 output delay mode control register","0xb4 - SPI0 output delay mode control register","Returns the argument unchanged.","SPI0 FSM status register","0x54 - SPI0 FSM status register","Calls <code>U::from(self)</code>.","SPI0 misc register","0x34 - SPI0 misc register","SPI0 read control register.","0x2c - SPI0 read control register.","SPI0 timing calibration register","0xa8 - SPI0 timing calibration register","","","","SPI0 user register.","0x18 - SPI0 user register.","SPI0 user1 register.","0x1c - SPI0 user1 register.","SPI0 user2 register.","0x20 - SPI0 user2 register.","SPI0 bit mode control register.","Field <code>CACHE_FLASH_USR_CMD</code> reader - For SPI0, cache read …","Field <code>CACHE_FLASH_USR_CMD</code> writer - For SPI0, cache read …","Field <code>CACHE_REQ_EN</code> reader - For SPI0, Cache access enable, …","Field <code>CACHE_REQ_EN</code> writer - For SPI0, Cache access enable, …","Field <code>CACHE_USR_ADDR_4BYTE</code> reader - For SPI0, cache read …","Field <code>CACHE_USR_ADDR_4BYTE</code> writer - For SPI0, cache read …","Field <code>FADDR_DUAL</code> reader - For SPI0 flash, address phase …","Field <code>FADDR_DUAL</code> writer - For SPI0 flash, address phase …","Field <code>FADDR_QUAD</code> reader - For SPI0 flash, address phase …","Field <code>FADDR_QUAD</code> writer - For SPI0 flash, address phase …","Field <code>FDIN_DUAL</code> reader - For SPI0 flash, din phase apply 2 …","Field <code>FDIN_DUAL</code> writer - For SPI0 flash, din phase apply 2 …","Field <code>FDIN_QUAD</code> reader - For SPI0 flash, din phase apply 4 …","Field <code>FDIN_QUAD</code> writer - For SPI0 flash, din phase apply 4 …","Field <code>FDOUT_DUAL</code> reader - For SPI0 flash, dout phase apply …","Field <code>FDOUT_DUAL</code> writer - For SPI0 flash, dout phase apply …","Field <code>FDOUT_QUAD</code> reader - For SPI0 flash, dout phase apply …","Field <code>FDOUT_QUAD</code> writer - For SPI0 flash, dout phase apply …","Register <code>CACHE_FCTRL</code> reader","Register <code>CACHE_FCTRL</code> writer","Writes raw bits to the register.","","","Bit 2 - For SPI0, cache read flash for user define …","Bit 2 - For SPI0, cache read flash for user define …","Bit 0 - For SPI0, Cache access enable, 1: enable, …","Bit 0 - For SPI0, Cache access enable, 1: enable, …","Bit 1 - For SPI0, cache read flash with 4 bytes address, …","Bit 1 - For SPI0, cache read flash with 4 bytes address, …","Bit 5 - For SPI0 flash, address phase apply 2 signals. 1: …","Bit 5 - For SPI0 flash, address phase apply 2 signals. 1: …","Bit 8 - For SPI0 flash, address phase apply 4 signals. 1: …","Bit 8 - For SPI0 flash, address phase apply 4 signals. 1: …","Bit 3 - For SPI0 flash, din phase apply 2 signals. 1: …","Bit 3 - For SPI0 flash, din phase apply 2 signals. 1: …","Bit 6 - For SPI0 flash, din phase apply 4 signals. 1: …","Bit 6 - For SPI0 flash, din phase apply 4 signals. 1: …","Bit 4 - For SPI0 flash, dout phase apply 2 signals. 1: …","Bit 4 - For SPI0 flash, dout phase apply 2 signals. 1: …","Bit 7 - For SPI0 flash, dout phase apply 4 signals. 1: …","Bit 7 - For SPI0 flash, dout phase apply 4 signals. 1: …","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","","","","Field <code>CLKCNT_H</code> reader - In the master mode it must be …","Field <code>CLKCNT_H</code> writer - In the master mode it must be …","Field <code>CLKCNT_L</code> reader - In the master mode it must be …","Field <code>CLKCNT_L</code> writer - In the master mode it must be …","Field <code>CLKCNT_N</code> reader - In the master mode it is the …","Field <code>CLKCNT_N</code> writer - In the master mode it is the …","Field <code>CLK_EQU_SYSCLK</code> reader - Set this bit in 1-division …","Field <code>CLK_EQU_SYSCLK</code> writer - Set this bit in 1-division …","SPI clock division control register.","Register <code>CLOCK</code> reader","Register <code>CLOCK</code> writer","Writes raw bits to the register.","","","Bit 31 - Set this bit in 1-division mode.","Bit 31 - Set this bit in 1-division mode.","Bits 8:15 - In the master mode it must be …","Bits 8:15 - In the master mode it must be …","Bits 0:7 - In the master mode it must be equal to …","Bits 0:7 - In the master mode it must be equal to …","Bits 16:23 - In the master mode it is the divider of …","Bits 16:23 - In the master mode it is the divider of …","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","","","","Field <code>CLK_EN</code> reader - Register clock gate enable signal. …","Field <code>CLK_EN</code> writer - Register clock gate enable signal. …","SPI0 clk_gate register","Register <code>CLOCK_GATE</code> reader","Register <code>CLOCK_GATE</code> writer","Writes raw bits to the register.","","","Bit 0 - Register clock gate enable signal. 1: Enable. 0: …","Bit 0 - Register clock gate enable signal. 1: Enable. 0: …","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","","","","SPI0 module clock select register","Register <code>CORE_CLK_SEL</code> reader","Field <code>SPI01_CLK_SEL</code> reader - When the digital system clock …","Field <code>SPI01_CLK_SEL</code> writer - When the digital system clock …","Register <code>CORE_CLK_SEL</code> writer","Writes raw bits to the register.","","","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","Bits 0:1 - When the digital system clock selects PLL clock …","Bits 0:1 - When the digital system clock selects PLL clock …","","","","SPI0 control register.","Field <code>D_POL</code> reader - The bit is used to set MOSI line …","Field <code>D_POL</code> writer - The bit is used to set MOSI line …","Field <code>FASTRD_MODE</code> reader - This bit enable the bits: …","Field <code>FASTRD_MODE</code> writer - This bit enable the bits: …","Field <code>FCMD_DUAL</code> reader - Apply 2 signals during command …","Field <code>FCMD_DUAL</code> writer - Apply 2 signals during command …","Field <code>FCMD_QUAD</code> reader - Apply 4 signals during command …","Field <code>FCMD_QUAD</code> writer - Apply 4 signals during command …","Field <code>FDUMMY_OUT</code> reader - In the dummy phase the signal …","Field <code>FDUMMY_OUT</code> writer - In the dummy phase the signal …","Field <code>FREAD_DIO</code> reader - In the read operations address …","Field <code>FREAD_DIO</code> writer - In the read operations address …","Field <code>FREAD_DUAL</code> reader - In the read operations, …","Field <code>FREAD_DUAL</code> writer - In the read operations, …","Field <code>FREAD_QIO</code> reader - In the read operations address …","Field <code>FREAD_QIO</code> writer - In the read operations address …","Field <code>FREAD_QUAD</code> reader - In the read operations read-data …","Field <code>FREAD_QUAD</code> writer - In the read operations read-data …","Field <code>Q_POL</code> reader - The bit is used to set MISO line …","Field <code>Q_POL</code> writer - The bit is used to set MISO line …","Register <code>CTRL</code> reader","Register <code>CTRL</code> writer","Field <code>WP</code> reader - Write protect signal output when SPI is …","Field <code>WP</code> writer - Write protect signal output when SPI is …","Writes raw bits to the register.","","","Bit 19 - The bit is used to set MOSI line polarity, 1: …","Bit 19 - The bit is used to set MOSI line polarity, 1: …","Bit 13 - This bit enable the bits: SPI_MEM_FREAD_QIO, …","Bit 13 - This bit enable the bits: SPI_MEM_FREAD_QIO, …","Bit 7 - Apply 2 signals during command phase 1:enable 0: …","Bit 7 - Apply 2 signals during command phase 1:enable 0: …","Bit 8 - Apply 4 signals during command phase 1:enable 0: …","Bit 8 - Apply 4 signals during command phase 1:enable 0: …","Bit 3 - In the dummy phase the signal level of spi is …","Bit 3 - In the dummy phase the signal level of spi is …","Bit 23 - In the read operations address phase and …","Bit 23 - In the read operations address phase and …","Bit 14 - In the read operations, read-data phase apply 2 …","Bit 14 - In the read operations, read-data phase apply 2 …","Bit 24 - In the read operations address phase and …","Bit 24 - In the read operations address phase and …","Bit 20 - In the read operations read-data phase apply 4 …","Bit 20 - In the read operations read-data phase apply 4 …","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","Bit 18 - The bit is used to set MISO line polarity, 1: …","Bit 18 - The bit is used to set MISO line polarity, 1: …","","","","Bit 21 - Write protect signal output when SPI is idle. 1: …","Bit 21 - Write protect signal output when SPI is idle. 1: …","Field <code>CLK_MODE</code> reader - SPI clock mode bits. 0: SPI clock …","Field <code>CLK_MODE</code> writer - SPI clock mode bits. 0: SPI clock …","SPI0 control1 register.","Register <code>CTRL1</code> reader","Field <code>RXFIFO_RST</code> writer - SPI0 RX FIFO reset signal.","Register <code>CTRL1</code> writer","Writes raw bits to the register.","","","Bits 0:1 - SPI clock mode bits. 0: SPI clock is off when …","Bits 0:1 - SPI clock mode bits. 0: SPI clock is off when …","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","Bit 30 - SPI0 RX FIFO reset signal.","","","","Field <code>CS_HOLD_DELAY</code> reader - These bits are used to set …","Field <code>CS_HOLD_DELAY</code> writer - These bits are used to set …","Field <code>CS_HOLD_TIME</code> reader - Spi cs signal is delayed to …","Field <code>CS_HOLD_TIME</code> writer - Spi cs signal is delayed to …","Field <code>CS_SETUP_TIME</code> reader - (cycles-1) of prepare phase …","Field <code>CS_SETUP_TIME</code> writer - (cycles-1) of prepare phase …","SPI0 control2 register.","Register <code>CTRL2</code> reader","Field <code>SYNC_RESET</code> writer - The FSM will be reset.","Register <code>CTRL2</code> writer","Writes raw bits to the register.","","","Bits 25:30 - These bits are used to set the minimum CS …","Bits 25:30 - These bits are used to set the minimum CS …","Bits 5:9 - Spi cs signal is delayed to inactive by spi …","Bits 5:9 - Spi cs signal is delayed to inactive by spi …","Bits 0:4 - (cycles-1) of prepare phase by spi clock this …","Bits 0:4 - (cycles-1) of prepare phase by spi clock this …","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","Bit 31 - The FSM will be reset.","","","","Field <code>DATE</code> reader - SPI register version.","Version control register","Field <code>DATE</code> writer - SPI register version.","Register <code>DATE</code> reader","Register <code>DATE</code> writer","Writes raw bits to the register.","","","Bits 0:27 - SPI register version.","Bits 0:27 - SPI register version.","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","","","","Field <code>DIN0_MODE</code> reader - the input signals are delayed by …","Field <code>DIN1_MODE</code> reader - the input signals are delayed by …","Field <code>DIN2_MODE</code> reader - the input signals are delayed by …","Field <code>DIN3_MODE</code> reader - the input signals are delayed by …","SPI0 input delay mode control register","Register <code>DIN_MODE</code> reader","","","Bits 0:1 - the input signals are delayed by system clock …","Bits 2:3 - the input signals are delayed by system clock …","Bits 4:5 - the input signals are delayed by system clock …","Bits 6:7 - the input signals are delayed by system clock …","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","","","","Field <code>DIN0_NUM</code> reader - the input signals are delayed by …","Field <code>DIN1_NUM</code> reader - the input signals are delayed by …","Field <code>DIN2_NUM</code> reader - the input signals are delayed by …","Field <code>DIN3_NUM</code> reader - the input signals are delayed by …","SPI0 input delay number control register","Register <code>DIN_NUM</code> reader","","","Bit 0 - the input signals are delayed by system clock …","Bit 1 - the input signals are delayed by system clock …","Bit 2 - the input signals are delayed by system clock …","Bit 3 - the input signals are delayed by system clock …","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","","","","Field <code>DOUT0_MODE</code> reader - the output signals are delayed …","Field <code>DOUT1_MODE</code> reader - the output signals are delayed …","Field <code>DOUT2_MODE</code> reader - the output signals are delayed …","Field <code>DOUT3_MODE</code> reader - the output signals are delayed …","SPI0 output delay mode control register","Register <code>DOUT_MODE</code> reader","","","Bit 0 - the output signals are delayed by system clock …","Bit 1 - the output signals are delayed by system clock …","Bit 2 - the output signals are delayed by system clock …","Bit 3 - the output signals are delayed by system clock …","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","","","","Field <code>CSPI_LOCK_DELAY_TIME</code> reader - The lock delay time of …","Field <code>CSPI_LOCK_DELAY_TIME</code> writer - The lock delay time of …","Field <code>CSPI_ST</code> reader - The current status of SPI0 slave …","Field <code>EM_ST</code> reader - The current status of SPI0 master …","SPI0 FSM status register","Register <code>FSM</code> reader","Register <code>FSM</code> writer","Writes raw bits to the register.","","","Bits 7:11 - The lock delay time of SPI0/1 arbiter by …","Bits 7:11 - The lock delay time of SPI0/1 arbiter by …","Bits 0:3 - The current status of SPI0 slave FSM: …","Bits 4:6 - The current status of SPI0 master FSM: …","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","","","","Field <code>CK_IDLE_EDGE</code> reader - 1: spi clk line is high when …","Field <code>CK_IDLE_EDGE</code> writer - 1: spi clk line is high when …","Field <code>CSPI_ST_TRANS_END_INT_ENA</code> reader - The bit is used …","Field <code>CSPI_ST_TRANS_END_INT_ENA</code> writer - The bit is used …","Field <code>CSPI_ST_TRANS_END</code> reader - The bit is used to …","Field <code>CSPI_ST_TRANS_END</code> writer - The bit is used to …","Field <code>CS_KEEP_ACTIVE</code> reader - spi cs line keep low when …","Field <code>CS_KEEP_ACTIVE</code> writer - spi cs line keep low when …","SPI0 misc register","Register <code>MISC</code> reader","Field <code>TRANS_END_INT_ENA</code> reader - The bit is used to enable …","Field <code>TRANS_END_INT_ENA</code> writer - The bit is used to enable …","Field <code>TRANS_END</code> reader - The bit is used to indicate the …","Field <code>TRANS_END</code> writer - The bit is used to indicate the …","Register <code>MISC</code> writer","Writes raw bits to the register.","","","Bit 9 - 1: spi clk line is high when idle 0: spi clk line …","Bit 9 - 1: spi clk line is high when idle 0: spi clk line …","Bit 10 - spi cs line keep low when the bit is set.","Bit 10 - spi cs line keep low when the bit is set.","Bit 5 - The bit is used to indicate the spi0_slv_st …","Bit 5 - The bit is used to indicate the spi0_slv_st …","Bit 6 - The bit is used to enable the interrupt of …","Bit 6 - The bit is used to enable the interrupt of …","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","Bit 3 - The bit is used to indicate the spi0_mst_st …","Bit 3 - The bit is used to indicate the spi0_mst_st …","Bit 4 - The bit is used to enable the interrupt of …","Bit 4 - The bit is used to enable the interrupt of …","","","","Register <code>RD_STATUS</code> reader","SPI0 read control register.","Register <code>RD_STATUS</code> writer","Field <code>WB_MODE</code> reader - Mode bits in the flash fast read …","Field <code>WB_MODE</code> writer - Mode bits in the flash fast read …","Writes raw bits to the register.","","","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","","","","Bits 16:23 - Mode bits in the flash fast read mode it is …","Bits 16:23 - Mode bits in the flash fast read mode it is …","Field <code>EXTRA_DUMMY_CYCLELEN</code> reader - add extra dummy spi …","Register <code>TIMING_CALI</code> reader","Field <code>TIMING_CALI</code> reader - The bit is used to enable …","SPI0 timing calibration register","Field <code>TIMING_CLK_ENA</code> reader - The bit is used to enable …","","","Bits 2:4 - add extra dummy spi clock cycle length for spi …","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","Bit 1 - The bit is used to enable timing auto-calibration …","Bit 0 - The bit is used to enable timing adjust clock for …","","","","Field <code>CK_OUT_EDGE</code> reader - the bit combined with …","Field <code>CK_OUT_EDGE</code> writer - the bit combined with …","Field <code>CS_HOLD</code> reader - spi cs keep low when spi is in done …","Field <code>CS_HOLD</code> writer - spi cs keep low when spi is in done …","Field <code>CS_SETUP</code> reader - spi cs is enable when spi is in …","Field <code>CS_SETUP</code> writer - spi cs is enable when spi is in …","Register <code>USER</code> reader","SPI0 user register.","Field <code>USR_DUMMY_IDLE</code> reader - spi clock is disable in …","Field <code>USR_DUMMY_IDLE</code> writer - spi clock is disable in …","Field <code>USR_DUMMY</code> reader - This bit enable the dummy phase …","Field <code>USR_DUMMY</code> writer - This bit enable the dummy phase …","Register <code>USER</code> writer","Writes raw bits to the register.","","","Bit 9 - the bit combined with spi_mem_mosi_delay_mode bits …","Bit 9 - the bit combined with spi_mem_mosi_delay_mode bits …","Bit 6 - spi cs keep low when spi is in done phase. 1: …","Bit 6 - spi cs keep low when spi is in done phase. 1: …","Bit 7 - spi cs is enable when spi is in prepare phase. 1: …","Bit 7 - spi cs is enable when spi is in prepare phase. 1: …","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","","","","Bit 29 - This bit enable the dummy phase of an operation.","Bit 29 - This bit enable the dummy phase of an operation.","Bit 26 - spi clock is disable in dummy phase when the bit …","Bit 26 - spi clock is disable in dummy phase when the bit …","Register <code>USER1</code> reader","SPI0 user1 register.","Field <code>USR_ADDR_BITLEN</code> reader - The length in bits of …","Field <code>USR_ADDR_BITLEN</code> writer - The length in bits of …","Field <code>USR_DUMMY_CYCLELEN</code> reader - The length in …","Field <code>USR_DUMMY_CYCLELEN</code> writer - The length in …","Register <code>USER1</code> writer","Writes raw bits to the register.","","","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","","","","Bits 26:31 - The length in bits of address phase. The …","Bits 26:31 - The length in bits of address phase. The …","Bits 0:5 - The length in spi_mem_clk cycles of dummy …","Bits 0:5 - The length in spi_mem_clk cycles of dummy …","Register <code>USER2</code> reader","SPI0 user2 register.","Field <code>USR_COMMAND_BITLEN</code> reader - The length in bits of …","Field <code>USR_COMMAND_BITLEN</code> writer - The length in bits of …","Field <code>USR_COMMAND_VALUE</code> reader - The value of command.","Field <code>USR_COMMAND_VALUE</code> writer - The value of command.","Register <code>USER2</code> writer","Writes raw bits to the register.","","","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","","","","Bits 28:31 - The length in bits of command phase. The …","Bits 28:31 - The length in bits of command phase. The …","Bits 0:15 - The value of command.","Bits 0:15 - The value of command.","ADDR (rw) register accessor: SPI1 address register","CACHE_FCTRL (rw) register accessor: SPI1 bit mode control …","CLOCK (rw) register accessor: SPI1 clock division control …","CLOCK_GATE (rw) register accessor: SPI1 clk_gate register","CMD (rw) register accessor: SPI1 memory command register","CTRL (rw) register accessor: SPI1 control register.","CTRL1 (rw) register accessor: SPI1 control1 register.","CTRL2 (w) register accessor: SPI1 control2 register.","DATE (rw) register accessor: Version control register","FLASH_SUS_CMD (rw) register accessor: SPI1 flash suspend …","FLASH_SUS_CTRL (rw) register accessor: SPI1 flash suspend …","FLASH_WAITI_CTRL (rw) register accessor: SPI1 wait idle …","INT_CLR (w) register accessor: SPI1 interrupt clear …","INT_ENA (rw) register accessor: SPI1 interrupt enable …","INT_RAW (rw) register accessor: SPI1 interrupt raw register","INT_ST (r) register accessor: SPI1 interrupt status …","MISC (rw) register accessor: SPI1 misc register","MISO_DLEN (rw) register accessor: SPI1 receive data bit …","MOSI_DLEN (rw) register accessor: SPI1 send data bit …","RD_STATUS (rw) register accessor: SPI1 status register.","Register block","SUS_STATUS (rw) register accessor: SPI1 flash suspend …","TIMING_CALI (r) register accessor: SPI1 timing control …","TX_CRC (r) register accessor: SPI1 TX CRC data register.","USER (rw) register accessor: SPI1 user register.","USER1 (rw) register accessor: SPI1 user1 register.","USER2 (rw) register accessor: SPI1 user2 register.","W0 (rw) register accessor: SPI1 memory data buffer0","W1 (rw) register accessor: SPI1 memory data buffer1","W10 (rw) register accessor: SPI1 memory data buffer10","W11 (rw) register accessor: SPI1 memory data buffer11","W12 (rw) register accessor: SPI1 memory data buffer12","W13 (rw) register accessor: SPI1 memory data buffer13","W14 (rw) register accessor: SPI1 memory data buffer14","W15 (rw) register accessor: SPI1 memory data buffer15","W2 (rw) register accessor: SPI1 memory data buffer2","W3 (rw) register accessor: SPI1 memory data buffer3","W4 (rw) register accessor: SPI1 memory data buffer4","W5 (rw) register accessor: SPI1 memory data buffer5","W6 (rw) register accessor: SPI1 memory data buffer6","W7 (rw) register accessor: SPI1 memory data buffer7","W8 (rw) register accessor: SPI1 memory data buffer8","W9 (rw) register accessor: SPI1 memory data buffer9","SPI1 address register","0x04 - SPI1 address register","","","SPI1 bit mode control register.","0x3c - SPI1 bit mode control register.","SPI1 clock division control register.","0x14 - SPI1 clock division control register.","SPI1 clk_gate register","0xdc - SPI1 clk_gate register","SPI1 memory command register","0x00 - SPI1 memory command register","SPI1 control register.","0x08 - SPI1 control register.","SPI1 control1 register.","0x0c - SPI1 control1 register.","SPI1 control2 register.","0x10 - SPI1 control2 register.","Version control register","0x3fc - Version control register","SPI1 flash suspend command register","0xa0 - SPI1 flash suspend command register","SPI1 flash suspend control register","0x9c - SPI1 flash suspend control register","SPI1 wait idle control register","0x98 - SPI1 wait idle control register","Returns the argument unchanged.","SPI1 interrupt clear register","0xc4 - SPI1 interrupt clear register","SPI1 interrupt enable register","0xc0 - SPI1 interrupt enable register","SPI1 interrupt raw register","0xc8 - SPI1 interrupt raw register","SPI1 interrupt status register","0xcc - SPI1 interrupt status register","Calls <code>U::from(self)</code>.","SPI1 misc register","0x34 - SPI1 misc register","SPI1 receive data bit length control register.","0x28 - SPI1 receive data bit length control register.","SPI1 send data bit length control register.","0x24 - SPI1 send data bit length control register.","SPI1 status register.","0x2c - SPI1 status register.","SPI1 flash suspend status register","0xa4 - SPI1 flash suspend status register","SPI1 timing control register","0xa8 - SPI1 timing control register","","","SPI1 TX CRC data register.","0x38 - SPI1 TX CRC data register.","","SPI1 user register.","0x18 - SPI1 user register.","SPI1 user1 register.","0x1c - SPI1 user1 register.","SPI1 user2 register.","0x20 - SPI1 user2 register.","SPI1 memory data buffer0","0x58 - SPI1 memory data buffer0","SPI1 memory data buffer1","0x5c - SPI1 memory data buffer1","SPI1 memory data buffer10","0x80 - SPI1 memory data buffer10","SPI1 memory data buffer11","0x84 - SPI1 memory data buffer11","SPI1 memory data buffer12","0x88 - SPI1 memory data buffer12","SPI1 memory data buffer13","0x8c - SPI1 memory data buffer13","SPI1 memory data buffer14","0x90 - SPI1 memory data buffer14","SPI1 memory data buffer15","0x94 - SPI1 memory data buffer15","SPI1 memory data buffer2","0x60 - SPI1 memory data buffer2","SPI1 memory data buffer3","0x64 - SPI1 memory data buffer3","SPI1 memory data buffer4","0x68 - SPI1 memory data buffer4","SPI1 memory data buffer5","0x6c - SPI1 memory data buffer5","SPI1 memory data buffer6","0x70 - SPI1 memory data buffer6","SPI1 memory data buffer7","0x74 - SPI1 memory data buffer7","SPI1 memory data buffer8","0x78 - SPI1 memory data buffer8","SPI1 memory data buffer9","0x7c - SPI1 memory data buffer9","SPI1 address register","Register <code>ADDR</code> reader","Field <code>USR_ADDR_VALUE</code> reader - In user mode, it is the …","Field <code>USR_ADDR_VALUE</code> writer - In user mode, it is the …","Register <code>ADDR</code> writer","Writes raw bits to the register.","","","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","","","","Bits 0:31 - In user mode, it is the memory address. other …","Bits 0:31 - In user mode, it is the memory address. other …","SPI1 bit mode control register.","Field <code>CACHE_USR_ADDR_4BYTE</code> reader - For SPI1, cache read …","Field <code>CACHE_USR_ADDR_4BYTE</code> writer - For SPI1, cache read …","Field <code>FADDR_DUAL</code> reader - For SPI1, address phase apply 2 …","Field <code>FADDR_DUAL</code> writer - For SPI1, address phase apply 2 …","Field <code>FADDR_QUAD</code> reader - For SPI1, address phase apply 4 …","Field <code>FADDR_QUAD</code> writer - For SPI1, address phase apply 4 …","Field <code>FDIN_DUAL</code> reader - For SPI1, din phase apply 2 …","Field <code>FDIN_DUAL</code> writer - For SPI1, din phase apply 2 …","Field <code>FDIN_QUAD</code> reader - For SPI1, din phase apply 4 …","Field <code>FDIN_QUAD</code> writer - For SPI1, din phase apply 4 …","Field <code>FDOUT_DUAL</code> reader - For SPI1, dout phase apply 2 …","Field <code>FDOUT_DUAL</code> writer - For SPI1, dout phase apply 2 …","Field <code>FDOUT_QUAD</code> reader - For SPI1, dout phase apply 4 …","Field <code>FDOUT_QUAD</code> writer - For SPI1, dout phase apply 4 …","Register <code>CACHE_FCTRL</code> reader","Register <code>CACHE_FCTRL</code> writer","Writes raw bits to the register.","","","Bit 1 - For SPI1, cache read flash with 4 bytes address, …","Bit 1 - For SPI1, cache read flash with 4 bytes address, …","Bit 5 - For SPI1, address phase apply 2 signals. 1: enable …","Bit 5 - For SPI1, address phase apply 2 signals. 1: enable …","Bit 8 - For SPI1, address phase apply 4 signals. 1: enable …","Bit 8 - For SPI1, address phase apply 4 signals. 1: enable …","Bit 3 - For SPI1, din phase apply 2 signals. 1: enable 0: …","Bit 3 - For SPI1, din phase apply 2 signals. 1: enable 0: …","Bit 6 - For SPI1, din phase apply 4 signals. 1: enable 0: …","Bit 6 - For SPI1, din phase apply 4 signals. 1: enable 0: …","Bit 4 - For SPI1, dout phase apply 2 signals. 1: enable 0: …","Bit 4 - For SPI1, dout phase apply 2 signals. 1: enable 0: …","Bit 7 - For SPI1, dout phase apply 4 signals. 1: enable 0: …","Bit 7 - For SPI1, dout phase apply 4 signals. 1: enable 0: …","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","","","","Field <code>CLKCNT_H</code> reader - In the master mode it must be …","Field <code>CLKCNT_H</code> writer - In the master mode it must be …","Field <code>CLKCNT_L</code> reader - In the master mode it must be …","Field <code>CLKCNT_L</code> writer - In the master mode it must be …","Field <code>CLKCNT_N</code> reader - In the master mode it is the …","Field <code>CLKCNT_N</code> writer - In the master mode it is the …","Field <code>CLK_EQU_SYSCLK</code> reader - reserved","Field <code>CLK_EQU_SYSCLK</code> writer - reserved","SPI1 clock division control register.","Register <code>CLOCK</code> reader","Register <code>CLOCK</code> writer","Writes raw bits to the register.","","","Bit 31 - reserved","Bit 31 - reserved","Bits 8:15 - In the master mode it must be …","Bits 8:15 - In the master mode it must be …","Bits 0:7 - In the master mode it must be equal to …","Bits 0:7 - In the master mode it must be equal to …","Bits 16:23 - In the master mode it is the divider of …","Bits 16:23 - In the master mode it is the divider of …","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","","","","Field <code>CLK_EN</code> reader - Register clock gate enable signal. …","Field <code>CLK_EN</code> writer - Register clock gate enable signal. …","SPI1 clk_gate register","Register <code>CLOCK_GATE</code> reader","Register <code>CLOCK_GATE</code> writer","Writes raw bits to the register.","","","Bit 0 - Register clock gate enable signal. 1: Enable. 0: …","Bit 0 - Register clock gate enable signal. 1: Enable. 0: …","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","","","","SPI1 memory command register","Field <code>FLASH_BE</code> reader - Block erase enable(32KB) . Block …","Field <code>FLASH_BE</code> writer - Block erase enable(32KB) . Block …","Field <code>FLASH_CE</code> reader - Chip erase enable. Chip erase …","Field <code>FLASH_CE</code> writer - Chip erase enable. Chip erase …","Field <code>FLASH_DP</code> reader - Drive Flash into power down. An …","Field <code>FLASH_DP</code> writer - Drive Flash into power down. An …","Field <code>FLASH_HPM</code> reader - Drive Flash into high performance …","Field <code>FLASH_HPM</code> writer - Drive Flash into high performance …","Field <code>FLASH_PE</code> reader - In user mode, it is set to …","Field <code>FLASH_PE</code> writer - In user mode, it is set to …","Field <code>FLASH_PP</code> reader - Page program enable(1 byte ~256 …","Field <code>FLASH_PP</code> writer - Page program enable(1 byte ~256 …","Field <code>FLASH_RDID</code> reader - Read JEDEC ID . Read ID command …","Field <code>FLASH_RDID</code> writer - Read JEDEC ID . Read ID command …","Field <code>FLASH_RDSR</code> reader - Read status register-1. Read …","Field <code>FLASH_RDSR</code> writer - Read status register-1. Read …","Field <code>FLASH_READ</code> reader - Read flash enable. Read flash …","Field <code>FLASH_READ</code> writer - Read flash enable. Read flash …","Field <code>FLASH_RES</code> reader - This bit combined with …","Field <code>FLASH_RES</code> writer - This bit combined with …","Field <code>FLASH_SE</code> reader - Sector erase enable(4KB). Sector …","Field <code>FLASH_SE</code> writer - Sector erase enable(4KB). Sector …","Field <code>FLASH_WRDI</code> reader - Write flash disable. Write …","Field <code>FLASH_WRDI</code> writer - Write flash disable. Write …","Field <code>FLASH_WREN</code> reader - Write flash enable. Write enable …","Field <code>FLASH_WREN</code> writer - Write flash enable. Write enable …","Field <code>FLASH_WRSR</code> reader - Write status register enable. …","Field <code>FLASH_WRSR</code> writer - Write status register enable. …","Field <code>MSPI_ST</code> reader - The current status of SPI1 slave …","Register <code>CMD</code> reader","Field <code>SPI1_MST_ST</code> reader - The current status of SPI1 …","Field <code>USR</code> reader - User define command enable. An …","Field <code>USR</code> writer - User define command enable. An …","Register <code>CMD</code> writer","Writes raw bits to the register.","","","Bit 23 - Block erase enable(32KB) . Block erase operation …","Bit 23 - Block erase enable(32KB) . Block erase operation …","Bit 22 - Chip erase enable. Chip erase operation will be …","Bit 22 - Chip erase enable. Chip erase operation will be …","Bit 21 - Drive Flash into power down. An operation will be …","Bit 21 - Drive Flash into power down. An operation will be …","Bit 19 - Drive Flash into high performance mode. The bit …","Bit 19 - Drive Flash into high performance mode. The bit …","Bit 17 - In user mode, it is set to indicate that …","Bit 17 - In user mode, it is set to indicate that …","Bit 25 - Page program enable(1 byte ~256 bytes data to be …","Bit 25 - Page program enable(1 byte ~256 bytes data to be …","Bit 28 - Read JEDEC ID . Read ID command will be sent when …","Bit 28 - Read JEDEC ID . Read ID command will be sent when …","Bit 27 - Read status register-1. Read status operation …","Bit 27 - Read status register-1. Read status operation …","Bit 31 - Read flash enable. Read flash operation will be …","Bit 31 - Read flash enable. Read flash operation will be …","Bit 20 - This bit combined with reg_resandres bit releases …","Bit 20 - This bit combined with reg_resandres bit releases …","Bit 24 - Sector erase enable(4KB). Sector erase operation …","Bit 24 - Sector erase enable(4KB). Sector erase operation …","Bit 29 - Write flash disable. Write disable command will …","Bit 29 - Write flash disable. Write disable command will …","Bit 30 - Write flash enable. Write enable command will be …","Bit 30 - Write flash enable. Write enable command will be …","Bit 26 - Write status register enable. Write status …","Bit 26 - Write status register enable. Write status …","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","Bits 4:7 - The current status of SPI1 slave FSM: mspi_st. …","Bits 0:3 - The current status of SPI1 master FSM.","","","","Bit 18 - User define command enable. An operation will be …","Bit 18 - User define command enable. An operation will be …","SPI1 control register.","Field <code>D_POL</code> reader - The bit is used to set MOSI line …","Field <code>D_POL</code> writer - The bit is used to set MOSI line …","Field <code>FASTRD_MODE</code> reader - This bit enable the bits: …","Field <code>FASTRD_MODE</code> writer - This bit enable the bits: …","Field <code>FCMD_DUAL</code> reader - Apply 2 signals during command …","Field <code>FCMD_DUAL</code> writer - Apply 2 signals during command …","Field <code>FCMD_QUAD</code> reader - Apply 4 signals during command …","Field <code>FCMD_QUAD</code> writer - Apply 4 signals during command …","Field <code>FCS_CRC_EN</code> reader - For SPI1, initialize crc32 …","Field <code>FCS_CRC_EN</code> writer - For SPI1, initialize crc32 …","Field <code>FDUMMY_OUT</code> reader - In the dummy phase the signal …","Field <code>FDUMMY_OUT</code> writer - In the dummy phase the signal …","Field <code>FREAD_DIO</code> reader - In the read operations address …","Field <code>FREAD_DIO</code> writer - In the read operations address …","Field <code>FREAD_DUAL</code> reader - In the read operations, …","Field <code>FREAD_DUAL</code> writer - In the read operations, …","Field <code>FREAD_QIO</code> reader - In the read operations address …","Field <code>FREAD_QIO</code> writer - In the read operations address …","Field <code>FREAD_QUAD</code> reader - In the read operations read-data …","Field <code>FREAD_QUAD</code> writer - In the read operations read-data …","Field <code>Q_POL</code> reader - The bit is used to set MISO line …","Field <code>Q_POL</code> writer - The bit is used to set MISO line …","Register <code>CTRL</code> reader","Field <code>RESANDRES</code> reader - The Device ID is read out to …","Field <code>RESANDRES</code> writer - The Device ID is read out to …","Field <code>TX_CRC_EN</code> reader - For SPI1, enable crc32 when …","Field <code>TX_CRC_EN</code> writer - For SPI1, enable crc32 when …","Register <code>CTRL</code> writer","Field <code>WP</code> reader - Write protect signal output when SPI is …","Field <code>WP</code> writer - Write protect signal output when SPI is …","Field <code>WRSR_2B</code> reader - two bytes data will be written to …","Field <code>WRSR_2B</code> writer - two bytes data will be written to …","Writes raw bits to the register.","","","Bit 19 - The bit is used to set MOSI line polarity, 1: …","Bit 19 - The bit is used to set MOSI line polarity, 1: …","Bit 13 - This bit enable the bits: spi_mem_fread_qio, …","Bit 13 - This bit enable the bits: spi_mem_fread_qio, …","Bit 7 - Apply 2 signals during command phase 1:enable 0: …","Bit 7 - Apply 2 signals during command phase 1:enable 0: …","Bit 8 - Apply 4 signals during command phase 1:enable 0: …","Bit 8 - Apply 4 signals during command phase 1:enable 0: …","Bit 10 - For SPI1, initialize crc32 module before writing …","Bit 10 - For SPI1, initialize crc32 module before writing …","Bit 3 - In the dummy phase the signal level of spi is …","Bit 3 - In the dummy phase the signal level of spi is …","Bit 23 - In the read operations address phase and …","Bit 23 - In the read operations address phase and …","Bit 14 - In the read operations, read-data phase apply 2 …","Bit 14 - In the read operations, read-data phase apply 2 …","Bit 24 - In the read operations address phase and …","Bit 24 - In the read operations address phase and …","Bit 20 - In the read operations read-data phase apply 4 …","Bit 20 - In the read operations read-data phase apply 4 …","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","Bit 18 - The bit is used to set MISO line polarity, 1: …","Bit 18 - The bit is used to set MISO line polarity, 1: …","Bit 15 - The Device ID is read out to SPI_MEM_RD_STATUS …","Bit 15 - The Device ID is read out to SPI_MEM_RD_STATUS …","","","Bit 11 - For SPI1, enable crc32 when writing encrypted …","Bit 11 - For SPI1, enable crc32 when writing encrypted …","","Bit 21 - Write protect signal output when SPI is idle. 1: …","Bit 21 - Write protect signal output when SPI is idle. 1: …","Bit 22 - two bytes data will be written to status register …","Bit 22 - two bytes data will be written to status register …","Field <code>CLK_MODE</code> reader - SPI clock mode bits. 0: SPI clock …","Field <code>CLK_MODE</code> writer - SPI clock mode bits. 0: SPI clock …","Field <code>CS_HOLD_DLY_RES</code> reader - After RES/DP/HPM command is …","Field <code>CS_HOLD_DLY_RES</code> writer - After RES/DP/HPM command is …","SPI1 control1 register.","Register <code>CTRL1</code> reader","Register <code>CTRL1</code> writer","Writes raw bits to the register.","","","Bits 0:1 - SPI clock mode bits. 0: SPI clock is off when …","Bits 0:1 - SPI clock mode bits. 0: SPI clock is off when …","Bits 2:11 - After RES/DP/HPM command is sent, SPI1 waits …","Bits 2:11 - After RES/DP/HPM command is sent, SPI1 waits …","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","","","","SPI1 control2 register.","Field <code>SYNC_RESET</code> writer - The FSM will be reset.","Register <code>CTRL2</code> writer","Writes raw bits to the register.","","","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","Bit 31 - The FSM will be reset.","","","","Field <code>DATE</code> reader - Version control register","Version control register","Field <code>DATE</code> writer - Version control register","Register <code>DATE</code> reader","Register <code>DATE</code> writer","Writes raw bits to the register.","","","Bits 0:27 - Version control register","Bits 0:27 - Version control register","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","","","","Field <code>FLASH_PER_COMMAND</code> reader - Program/Erase resume …","Field <code>FLASH_PER_COMMAND</code> writer - Program/Erase resume …","Field <code>FLASH_PES_COMMAND</code> reader - Program/Erase suspend …","Field <code>FLASH_PES_COMMAND</code> writer - Program/Erase suspend …","SPI1 flash suspend command register","Register <code>FLASH_SUS_CMD</code> reader","Register <code>FLASH_SUS_CMD</code> writer","Field <code>WAIT_PESR_COMMAND</code> reader - Flash SUS/SUS1/SUS2 …","Field <code>WAIT_PESR_COMMAND</code> writer - Flash SUS/SUS1/SUS2 …","Writes raw bits to the register.","","","Bits 0:7 - Program/Erase resume command.","Bits 0:7 - Program/Erase resume command.","Bits 8:15 - Program/Erase suspend command.","Bits 8:15 - Program/Erase suspend command.","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","","","","Bits 16:31 - Flash SUS/SUS1/SUS2 status bit read command. …","Bits 16:31 - Flash SUS/SUS1/SUS2 status bit read command. …","Field <code>FLASH_PER</code> reader - program erase resume bit, program …","Field <code>FLASH_PER</code> writer - program erase resume bit, program …","Field <code>FLASH_PER_WAIT_EN</code> reader - 1: SPI1 waits …","Field <code>FLASH_PER_WAIT_EN</code> writer - 1: SPI1 waits …","Field <code>FLASH_PES_EN</code> reader - Set this bit to enable …","Field <code>FLASH_PES_EN</code> writer - Set this bit to enable …","Field <code>FLASH_PES</code> reader - program erase suspend bit, …","Field <code>FLASH_PES</code> writer - program erase suspend bit, …","Field <code>FLASH_PES_WAIT_EN</code> reader - 1: SPI1 waits …","Field <code>FLASH_PES_WAIT_EN</code> writer - 1: SPI1 waits …","SPI1 flash suspend control register","Field <code>PER_END_EN</code> reader - 1: Both WIP and SUS/SUS1/SUS2 …","Field <code>PER_END_EN</code> writer - 1: Both WIP and SUS/SUS1/SUS2 …","Field <code>PESR_END_MSK</code> reader - The mask value when check …","Field <code>PESR_END_MSK</code> writer - The mask value when check …","Field <code>PES_END_EN</code> reader - 1: Both WIP and SUS/SUS1/SUS2 …","Field <code>PES_END_EN</code> writer - 1: Both WIP and SUS/SUS1/SUS2 …","Field <code>PES_PER_EN</code> reader - Set this bit to enable PES end …","Field <code>PES_PER_EN</code> writer - Set this bit to enable PES end …","Register <code>FLASH_SUS_CTRL</code> reader","Field <code>SPI_FMEM_RD_SUS_2B</code> reader - 1: Read two bytes when …","Field <code>SPI_FMEM_RD_SUS_2B</code> writer - 1: Read two bytes when …","Field <code>SUS_TIMEOUT_CNT</code> reader - When SPI1 checks …","Field <code>SUS_TIMEOUT_CNT</code> writer - When SPI1 checks …","Register <code>FLASH_SUS_CTRL</code> writer","Writes raw bits to the register.","","","Bit 0 - program erase resume bit, program erase suspend …","Bit 0 - program erase resume bit, program erase suspend …","Bit 2 - 1: SPI1 waits (SPI_MEM_CS_HOLD_DELAY_RES[9:0] * 4 …","Bit 2 - 1: SPI1 waits (SPI_MEM_CS_HOLD_DELAY_RES[9:0] * 4 …","Bit 1 - program erase suspend bit, program erase suspend …","Bit 1 - program erase suspend bit, program erase suspend …","Bit 5 - Set this bit to enable Auto-suspending function.","Bit 5 - Set this bit to enable Auto-suspending function.","Bit 3 - 1: SPI1 waits (SPI_MEM_CS_HOLD_DELAY_RES[9:0] * 4 …","Bit 3 - 1: SPI1 waits (SPI_MEM_CS_HOLD_DELAY_RES[9:0] * 4 …","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","Bit 23 - 1: Both WIP and SUS/SUS1/SUS2 bits should be …","Bit 23 - 1: Both WIP and SUS/SUS1/SUS2 bits should be …","Bit 24 - 1: Both WIP and SUS/SUS1/SUS2 bits should be …","Bit 24 - 1: Both WIP and SUS/SUS1/SUS2 bits should be …","Bit 4 - Set this bit to enable PES end triggers PER …","Bit 4 - Set this bit to enable PES end triggers PER …","Bits 6:21 - The mask value when check SUS/SUS1/SUS2 status …","Bits 6:21 - The mask value when check SUS/SUS1/SUS2 status …","Bit 22 - 1: Read two bytes when check flash SUS/SUS1/SUS2 …","Bit 22 - 1: Read two bytes when check flash SUS/SUS1/SUS2 …","Bits 25:31 - When SPI1 checks SUS/SUS1/SUS2 bits fail for …","Bits 25:31 - When SPI1 checks SUS/SUS1/SUS2 bits fail for …","","","","SPI1 wait idle control register","Register <code>FLASH_WAITI_CTRL</code> reader","Register <code>FLASH_WAITI_CTRL</code> writer","Field <code>WAITI_CMD</code> reader - The command to wait flash …","Field <code>WAITI_CMD</code> writer - The command to wait flash …","Field <code>WAITI_DUMMY_CYCLELEN</code> reader - The dummy cycle length …","Field <code>WAITI_DUMMY_CYCLELEN</code> writer - The dummy cycle length …","Field <code>WAITI_DUMMY</code> reader - The dummy phase enable when …","Field <code>WAITI_DUMMY</code> writer - The dummy phase enable when …","Writes raw bits to the register.","","","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","","","","Bits 2:9 - The command to wait flash idle(RDSR).","Bits 2:9 - The command to wait flash idle(RDSR).","Bit 1 - The dummy phase enable when wait flash idle (RDSR)","Bit 1 - The dummy phase enable when wait flash idle (RDSR)","Bits 10:15 - The dummy cycle length when wait flash …","Bits 10:15 - The dummy cycle length when wait flash …","Field <code>BROWN_OUT_INT_CLR</code> writer - The status bit for …","SPI1 interrupt clear register","Field <code>MST_ST_END_INT_CLR</code> writer - The clear bit for …","Field <code>PER_END_INT_CLR</code> writer - The clear bit for …","Field <code>PES_END_INT_CLR</code> writer - The clear bit for …","Field <code>SLV_ST_END_INT_CLR</code> writer - The clear bit for …","Register <code>INT_CLR</code> writer","Field <code>WPE_END_INT_CLR</code> writer - The clear bit for …","Writes raw bits to the register.","","","Bit 5 - The status bit for SPI_MEM_BROWN_OUT_INT interrupt.","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","Bit 4 - The clear bit for SPI_MEM_MST_ST_END_INT interrupt.","Bit 0 - The clear bit for SPI_MEM_PER_END_INT interrupt.","Bit 1 - The clear bit for SPI_MEM_PES_END_INT interrupt.","Bit 3 - The clear bit for SPI_MEM_SLV_ST_END_INT interrupt.","","","","Bit 2 - The clear bit for SPI_MEM_WPE_END_INT interrupt.","Field <code>BROWN_OUT_INT_ENA</code> reader - The enable bit for …","Field <code>BROWN_OUT_INT_ENA</code> writer - The enable bit for …","SPI1 interrupt enable register","Field <code>MST_ST_END_INT_ENA</code> reader - The enable bit for …","Field <code>MST_ST_END_INT_ENA</code> writer - The enable bit for …","Field <code>PER_END_INT_ENA</code> reader - The enable bit for …","Field <code>PER_END_INT_ENA</code> writer - The enable bit for …","Field <code>PES_END_INT_ENA</code> reader - The enable bit for …","Field <code>PES_END_INT_ENA</code> writer - The enable bit for …","Register <code>INT_ENA</code> reader","Field <code>SLV_ST_END_INT_ENA</code> reader - The enable bit for …","Field <code>SLV_ST_END_INT_ENA</code> writer - The enable bit for …","Register <code>INT_ENA</code> writer","Field <code>WPE_END_INT_ENA</code> reader - The enable bit for …","Field <code>WPE_END_INT_ENA</code> writer - The enable bit for …","Writes raw bits to the register.","","","Bit 5 - The enable bit for SPI_MEM_BROWN_OUT_INT interrupt.","Bit 5 - The enable bit for SPI_MEM_BROWN_OUT_INT interrupt.","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","Bit 4 - The enable bit for SPI_MEM_MST_ST_END_INT …","Bit 4 - The enable bit for SPI_MEM_MST_ST_END_INT …","Bit 0 - The enable bit for SPI_MEM_PER_END_INT interrupt.","Bit 0 - The enable bit for SPI_MEM_PER_END_INT interrupt.","Bit 1 - The enable bit for SPI_MEM_PES_END_INT interrupt.","Bit 1 - The enable bit for SPI_MEM_PES_END_INT interrupt.","Bit 3 - The enable bit for SPI_MEM_SLV_ST_END_INT …","Bit 3 - The enable bit for SPI_MEM_SLV_ST_END_INT …","","","","Bit 2 - The enable bit for SPI_MEM_WPE_END_INT interrupt.","Bit 2 - The enable bit for SPI_MEM_WPE_END_INT interrupt.","Field <code>BROWN_OUT_INT_RAW</code> reader - The raw bit for …","Field <code>BROWN_OUT_INT_RAW</code> writer - The raw bit for …","SPI1 interrupt raw register","Field <code>MST_ST_END_INT_RAW</code> reader - The raw bit for …","Field <code>MST_ST_END_INT_RAW</code> writer - The raw bit for …","Field <code>PER_END_INT_RAW</code> reader - The raw bit for …","Field <code>PER_END_INT_RAW</code> writer - The raw bit for …","Field <code>PES_END_INT_RAW</code> reader - The raw bit for …","Field <code>PES_END_INT_RAW</code> writer - The raw bit for …","Register <code>INT_RAW</code> reader","Field <code>SLV_ST_END_INT_RAW</code> reader - The raw bit for …","Field <code>SLV_ST_END_INT_RAW</code> writer - The raw bit for …","Register <code>INT_RAW</code> writer","Field <code>WPE_END_INT_RAW</code> reader - The raw bit for …","Field <code>WPE_END_INT_RAW</code> writer - The raw bit for …","Writes raw bits to the register.","","","Bit 5 - The raw bit for SPI_MEM_BROWN_OUT_INT interrupt. …","Bit 5 - The raw bit for SPI_MEM_BROWN_OUT_INT interrupt. …","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","Bit 4 - The raw bit for SPI_MEM_MST_ST_END_INT interrupt. …","Bit 4 - The raw bit for SPI_MEM_MST_ST_END_INT interrupt. …","Bit 0 - The raw bit for SPI_MEM_PER_END_INT interrupt. 1: …","Bit 0 - The raw bit for SPI_MEM_PER_END_INT interrupt. 1: …","Bit 1 - The raw bit for SPI_MEM_PES_END_INT interrupt.1: …","Bit 1 - The raw bit for SPI_MEM_PES_END_INT interrupt.1: …","Bit 3 - The raw bit for SPI_MEM_SLV_ST_END_INT interrupt. …","Bit 3 - The raw bit for SPI_MEM_SLV_ST_END_INT interrupt. …","","","","Bit 2 - The raw bit for SPI_MEM_WPE_END_INT interrupt. 1: …","Bit 2 - The raw bit for SPI_MEM_WPE_END_INT interrupt. 1: …","Field <code>BROWN_OUT_INT_ST</code> reader - The status bit for …","SPI1 interrupt status register","Field <code>MST_ST_END_INT_ST</code> reader - The status bit for …","Field <code>PER_END_INT_ST</code> reader - The status bit for …","Field <code>PES_END_INT_ST</code> reader - The status bit for …","Register <code>INT_ST</code> reader","Field <code>SLV_ST_END_INT_ST</code> reader - The status bit for …","Field <code>WPE_END_INT_ST</code> reader - The status bit for …","","","Bit 5 - The status bit for SPI_MEM_BROWN_OUT_INT interrupt.","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","Bit 4 - The status bit for SPI_MEM_MST_ST_END_INT …","Bit 0 - The status bit for SPI_MEM_PER_END_INT interrupt.","Bit 1 - The status bit for SPI_MEM_PES_END_INT interrupt.","Bit 3 - The status bit for SPI_MEM_SLV_ST_END_INT …","","","","Bit 2 - The status bit for SPI_MEM_WPE_END_INT interrupt.","Field <code>CK_IDLE_EDGE</code> reader - 1: spi clk line is high when …","Field <code>CK_IDLE_EDGE</code> writer - 1: spi clk line is high when …","Field <code>CS0_DIS</code> reader - SPI_CS0 pin enable, 1: disable …","Field <code>CS0_DIS</code> writer - SPI_CS0 pin enable, 1: disable …","Field <code>CS1_DIS</code> reader - SPI_CS1 pin enable, 1: disable …","Field <code>CS1_DIS</code> writer - SPI_CS1 pin enable, 1: disable …","Field <code>CS_KEEP_ACTIVE</code> reader - spi cs line keep low when …","Field <code>CS_KEEP_ACTIVE</code> writer - spi cs line keep low when …","SPI1 misc register","Register <code>MISC</code> reader","Register <code>MISC</code> writer","Writes raw bits to the register.","","","Bit 9 - 1: spi clk line is high when idle 0: spi clk line …","Bit 9 - 1: spi clk line is high when idle 0: spi clk line …","Bit 0 - SPI_CS0 pin enable, 1: disable SPI_CS0, 0: SPI_CS0 …","Bit 0 - SPI_CS0 pin enable, 1: disable SPI_CS0, 0: SPI_CS0 …","Bit 1 - SPI_CS1 pin enable, 1: disable SPI_CS1, 0: SPI_CS1 …","Bit 1 - SPI_CS1 pin enable, 1: disable SPI_CS1, 0: SPI_CS1 …","Bit 10 - spi cs line keep low when the bit is set.","Bit 10 - spi cs line keep low when the bit is set.","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","","","","SPI1 receive data bit length control register.","Register <code>MISO_DLEN</code> reader","Field <code>USR_MISO_DBITLEN</code> reader - The length in bits of …","Field <code>USR_MISO_DBITLEN</code> writer - The length in bits of …","Register <code>MISO_DLEN</code> writer","Writes raw bits to the register.","","","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","","","","Bits 0:9 - The length in bits of read-data. The register …","Bits 0:9 - The length in bits of read-data. The register …","SPI1 send data bit length control register.","Register <code>MOSI_DLEN</code> reader","Field <code>USR_MOSI_DBITLEN</code> reader - The length in bits of …","Field <code>USR_MOSI_DBITLEN</code> writer - The length in bits of …","Register <code>MOSI_DLEN</code> writer","Writes raw bits to the register.","","","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","","","","Bits 0:9 - The length in bits of write-data. The register …","Bits 0:9 - The length in bits of write-data. The register …","Register <code>RD_STATUS</code> reader","SPI1 status register.","Field <code>STATUS</code> reader - The value is stored when set …","Field <code>STATUS</code> writer - The value is stored when set …","Register <code>RD_STATUS</code> writer","Field <code>WB_MODE</code> reader - Mode bits in the flash fast read …","Field <code>WB_MODE</code> writer - Mode bits in the flash fast read …","Writes raw bits to the register.","","","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","Bits 0:15 - The value is stored when set …","Bits 0:15 - The value is stored when set …","","","","Bits 16:23 - Mode bits in the flash fast read mode it is …","Bits 16:23 - Mode bits in the flash fast read mode it is …","Field <code>FLASH_DP_DLY_128</code> reader - 1: SPI1 waits …","Field <code>FLASH_DP_DLY_128</code> writer - 1: SPI1 waits …","Field <code>FLASH_HPM_DLY_128</code> reader - 1: SPI1 waits …","Field <code>FLASH_HPM_DLY_128</code> writer - 1: SPI1 waits …","Field <code>FLASH_PER_DLY_128</code> reader - Valid when …","Field <code>FLASH_PER_DLY_128</code> writer - Valid when …","Field <code>FLASH_PES_DLY_128</code> reader - Valid when …","Field <code>FLASH_PES_DLY_128</code> writer - Valid when …","Field <code>FLASH_RES_DLY_128</code> reader - 1: SPI1 waits …","Field <code>FLASH_RES_DLY_128</code> writer - 1: SPI1 waits …","Field <code>FLASH_SUS</code> reader - The status of flash suspend, only …","Field <code>FLASH_SUS</code> writer - The status of flash suspend, only …","Register <code>SUS_STATUS</code> reader","Field <code>SPI0_LOCK_EN</code> reader - 1: Enable SPI0 lock SPI0/1 …","Field <code>SPI0_LOCK_EN</code> writer - 1: Enable SPI0 lock SPI0/1 …","SPI1 flash suspend status register","Register <code>SUS_STATUS</code> writer","Field <code>WAIT_PESR_CMD_2B</code> reader - 1: SPI1 sends out …","Field <code>WAIT_PESR_CMD_2B</code> writer - 1: SPI1 sends out …","Writes raw bits to the register.","","","Bit 4 - 1: SPI1 waits (SPI_MEM_CS_HOLD_DELAY_RES[9:0] * …","Bit 4 - 1: SPI1 waits (SPI_MEM_CS_HOLD_DELAY_RES[9:0] * …","Bit 2 - 1: SPI1 waits (SPI_MEM_CS_HOLD_DELAY_RES[9:0] * …","Bit 2 - 1: SPI1 waits (SPI_MEM_CS_HOLD_DELAY_RES[9:0] * …","Bit 5 - Valid when SPI_MEM_FLASH_PER_WAIT_EN is 1. 1: SPI1 …","Bit 5 - Valid when SPI_MEM_FLASH_PER_WAIT_EN is 1. 1: SPI1 …","Bit 6 - Valid when SPI_MEM_FLASH_PES_WAIT_EN is 1. 1: SPI1 …","Bit 6 - Valid when SPI_MEM_FLASH_PES_WAIT_EN is 1. 1: SPI1 …","Bit 3 - 1: SPI1 waits (SPI_MEM_CS_HOLD_DELAY_RES[9:0] * …","Bit 3 - 1: SPI1 waits (SPI_MEM_CS_HOLD_DELAY_RES[9:0] * …","Bit 0 - The status of flash suspend, only used in SPI1.","Bit 0 - The status of flash suspend, only used in SPI1.","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","Bit 7 - 1: Enable SPI0 lock SPI0/1 arbiter option. 0: …","Bit 7 - 1: Enable SPI0 lock SPI0/1 arbiter option. 0: …","","","","Bit 1 - 1: SPI1 sends out SPI_MEM_WAIT_PESR_COMMAND[15:0] …","Bit 1 - 1: SPI1 sends out SPI_MEM_WAIT_PESR_COMMAND[15:0] …","Field <code>EXTRA_DUMMY_CYCLELEN</code> reader - add extra dummy spi …","Register <code>TIMING_CALI</code> reader","Field <code>TIMING_CALI</code> reader - The bit is used to enable …","SPI1 timing control register","","","Bits 2:4 - add extra dummy spi clock cycle length for spi …","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","Bit 1 - The bit is used to enable timing auto-calibration …","","","","Field <code>DATA</code> reader - For SPI1, the value of crc32.","Register <code>TX_CRC</code> reader","SPI1 TX CRC data register.","","","Bits 0:31 - For SPI1, the value of crc32.","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","","","","Field <code>CK_OUT_EDGE</code> reader - the bit combined with …","Field <code>CK_OUT_EDGE</code> writer - the bit combined with …","Field <code>FWRITE_DIO</code> reader - In the write operations address …","Field <code>FWRITE_DIO</code> writer - In the write operations address …","Field <code>FWRITE_DUAL</code> reader - In the write operations …","Field <code>FWRITE_DUAL</code> writer - In the write operations …","Field <code>FWRITE_QIO</code> reader - In the write operations address …","Field <code>FWRITE_QIO</code> writer - In the write operations address …","Field <code>FWRITE_QUAD</code> reader - In the write operations …","Field <code>FWRITE_QUAD</code> writer - In the write operations …","Register <code>USER</code> reader","SPI1 user register.","Field <code>USR_ADDR</code> reader - This bit enable the address phase …","Field <code>USR_ADDR</code> writer - This bit enable the address phase …","Field <code>USR_COMMAND</code> reader - This bit enable the command …","Field <code>USR_COMMAND</code> writer - This bit enable the command …","Field <code>USR_DUMMY_IDLE</code> reader - SPI clock is disable in …","Field <code>USR_DUMMY_IDLE</code> writer - SPI clock is disable in …","Field <code>USR_DUMMY</code> reader - This bit enable the dummy phase …","Field <code>USR_DUMMY</code> writer - This bit enable the dummy phase …","Field <code>USR_MISO_HIGHPART</code> reader - read-data phase only …","Field <code>USR_MISO_HIGHPART</code> writer - read-data phase only …","Field <code>USR_MISO</code> reader - This bit enable the read-data …","Field <code>USR_MISO</code> writer - This bit enable the read-data …","Field <code>USR_MOSI_HIGHPART</code> reader - write-data phase only …","Field <code>USR_MOSI_HIGHPART</code> writer - write-data phase only …","Field <code>USR_MOSI</code> reader - This bit enable the write-data …","Field <code>USR_MOSI</code> writer - This bit enable the write-data …","Register <code>USER</code> writer","Writes raw bits to the register.","","","Bit 9 - the bit combined with spi_mem_mosi_delay_mode bits …","Bit 9 - the bit combined with spi_mem_mosi_delay_mode bits …","Returns the argument unchanged.","Bit 14 - In the write operations address phase and …","Bit 14 - In the write operations address phase and …","Bit 12 - In the write operations read-data phase apply 2 …","Bit 12 - In the write operations read-data phase apply 2 …","Bit 15 - In the write operations address phase and …","Bit 15 - In the write operations address phase and …","Bit 13 - In the write operations read-data phase apply 4 …","Bit 13 - In the write operations read-data phase apply 4 …","Calls <code>U::from(self)</code>.","","","","Bit 30 - This bit enable the address phase of an operation.","Bit 30 - This bit enable the address phase of an operation.","Bit 31 - This bit enable the command phase of an operation.","Bit 31 - This bit enable the command phase of an operation.","Bit 29 - This bit enable the dummy phase of an operation.","Bit 29 - This bit enable the dummy phase of an operation.","Bit 26 - SPI clock is disable in dummy phase when the bit …","Bit 26 - SPI clock is disable in dummy phase when the bit …","Bit 28 - This bit enable the read-data phase of an …","Bit 28 - This bit enable the read-data phase of an …","Bit 24 - read-data phase only access to high-part of the …","Bit 24 - read-data phase only access to high-part of the …","Bit 27 - This bit enable the write-data phase of an …","Bit 27 - This bit enable the write-data phase of an …","Bit 25 - write-data phase only access to high-part of the …","Bit 25 - write-data phase only access to high-part of the …","Register <code>USER1</code> reader","SPI1 user1 register.","Field <code>USR_ADDR_BITLEN</code> reader - The length in bits of …","Field <code>USR_ADDR_BITLEN</code> writer - The length in bits of …","Field <code>USR_DUMMY_CYCLELEN</code> reader - The length in …","Field <code>USR_DUMMY_CYCLELEN</code> writer - The length in …","Register <code>USER1</code> writer","Writes raw bits to the register.","","","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","","","","Bits 26:31 - The length in bits of address phase. The …","Bits 26:31 - The length in bits of address phase. The …","Bits 0:5 - The length in spi_mem_clk cycles of dummy …","Bits 0:5 - The length in spi_mem_clk cycles of dummy …","Register <code>USER2</code> reader","SPI1 user2 register.","Field <code>USR_COMMAND_BITLEN</code> reader - The length in bits of …","Field <code>USR_COMMAND_BITLEN</code> writer - The length in bits of …","Field <code>USR_COMMAND_VALUE</code> reader - The value of command.","Field <code>USR_COMMAND_VALUE</code> writer - The value of command.","Register <code>USER2</code> writer","Writes raw bits to the register.","","","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","","","","Bits 28:31 - The length in bits of command phase. The …","Bits 28:31 - The length in bits of command phase. The …","Bits 0:15 - The value of command.","Bits 0:15 - The value of command.","Field <code>BUF0</code> reader - data buffer","Field <code>BUF0</code> writer - data buffer","Register <code>W0</code> reader","Register <code>W0</code> writer","SPI1 memory data buffer0","Writes raw bits to the register.","","","Bits 0:31 - data buffer","Bits 0:31 - data buffer","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","","","","Field <code>BUF1</code> reader - data buffer","Field <code>BUF1</code> writer - data buffer","Register <code>W1</code> reader","Register <code>W1</code> writer","SPI1 memory data buffer1","Writes raw bits to the register.","","","Bits 0:31 - data buffer","Bits 0:31 - data buffer","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","","","","Field <code>BUF10</code> reader - data buffer","Field <code>BUF10</code> writer - data buffer","Register <code>W10</code> reader","Register <code>W10</code> writer","SPI1 memory data buffer10","Writes raw bits to the register.","","","Bits 0:31 - data buffer","Bits 0:31 - data buffer","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","","","","Field <code>BUF11</code> reader - data buffer","Field <code>BUF11</code> writer - data buffer","Register <code>W11</code> reader","Register <code>W11</code> writer","SPI1 memory data buffer11","Writes raw bits to the register.","","","Bits 0:31 - data buffer","Bits 0:31 - data buffer","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","","","","Field <code>BUF12</code> reader - data buffer","Field <code>BUF12</code> writer - data buffer","Register <code>W12</code> reader","Register <code>W12</code> writer","SPI1 memory data buffer12","Writes raw bits to the register.","","","Bits 0:31 - data buffer","Bits 0:31 - data buffer","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","","","","Field <code>BUF13</code> reader - data buffer","Field <code>BUF13</code> writer - data buffer","Register <code>W13</code> reader","Register <code>W13</code> writer","SPI1 memory data buffer13","Writes raw bits to the register.","","","Bits 0:31 - data buffer","Bits 0:31 - data buffer","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","","","","Field <code>BUF14</code> reader - data buffer","Field <code>BUF14</code> writer - data buffer","Register <code>W14</code> reader","Register <code>W14</code> writer","SPI1 memory data buffer14","Writes raw bits to the register.","","","Bits 0:31 - data buffer","Bits 0:31 - data buffer","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","","","","Field <code>BUF15</code> reader - data buffer","Field <code>BUF15</code> writer - data buffer","Register <code>W15</code> reader","Register <code>W15</code> writer","SPI1 memory data buffer15","Writes raw bits to the register.","","","Bits 0:31 - data buffer","Bits 0:31 - data buffer","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","","","","Field <code>BUF2</code> reader - data buffer","Field <code>BUF2</code> writer - data buffer","Register <code>W2</code> reader","Register <code>W2</code> writer","SPI1 memory data buffer2","Writes raw bits to the register.","","","Bits 0:31 - data buffer","Bits 0:31 - data buffer","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","","","","Field <code>BUF3</code> reader - data buffer","Field <code>BUF3</code> writer - data buffer","Register <code>W3</code> reader","Register <code>W3</code> writer","SPI1 memory data buffer3","Writes raw bits to the register.","","","Bits 0:31 - data buffer","Bits 0:31 - data buffer","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","","","","Field <code>BUF4</code> reader - data buffer","Field <code>BUF4</code> writer - data buffer","Register <code>W4</code> reader","Register <code>W4</code> writer","SPI1 memory data buffer4","Writes raw bits to the register.","","","Bits 0:31 - data buffer","Bits 0:31 - data buffer","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","","","","Field <code>BUF5</code> reader - data buffer","Field <code>BUF5</code> writer - data buffer","Register <code>W5</code> reader","Register <code>W5</code> writer","SPI1 memory data buffer5","Writes raw bits to the register.","","","Bits 0:31 - data buffer","Bits 0:31 - data buffer","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","","","","Field <code>BUF6</code> reader - data buffer","Field <code>BUF6</code> writer - data buffer","Register <code>W6</code> reader","Register <code>W6</code> writer","SPI1 memory data buffer6","Writes raw bits to the register.","","","Bits 0:31 - data buffer","Bits 0:31 - data buffer","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","","","","Field <code>BUF7</code> reader - data buffer","Field <code>BUF7</code> writer - data buffer","Register <code>W7</code> reader","Register <code>W7</code> writer","SPI1 memory data buffer7","Writes raw bits to the register.","","","Bits 0:31 - data buffer","Bits 0:31 - data buffer","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","","","","Field <code>BUF8</code> reader - data buffer","Field <code>BUF8</code> writer - data buffer","Register <code>W8</code> reader","Register <code>W8</code> writer","SPI1 memory data buffer8","Writes raw bits to the register.","","","Bits 0:31 - data buffer","Bits 0:31 - data buffer","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","","","","Field <code>BUF9</code> reader - data buffer","Field <code>BUF9</code> writer - data buffer","Register <code>W9</code> reader","Register <code>W9</code> writer","SPI1 memory data buffer9","Writes raw bits to the register.","","","Bits 0:31 - data buffer","Bits 0:31 - data buffer","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","","","","ADDR (rw) register accessor: Address value register","CLK_GATE (rw) register accessor: SPI module clock and …","CLOCK (rw) register accessor: SPI clock control register","CMD (rw) register accessor: Command control register","CTRL (rw) register accessor: SPI control register","DATE (rw) register accessor: Version control","DIN_MODE (r) register accessor: SPI input delay mode …","DIN_NUM (r) register accessor: SPI input delay number …","DMA_CONF (rw) register accessor: SPI DMA control register","DMA_INT_CLR (w) register accessor: SPI interrupt clear …","DMA_INT_ENA (rw) register accessor: SPI interrupt enable …","DMA_INT_RAW (rw) register accessor: SPI interrupt raw …","DMA_INT_SET (w) register accessor: SPI interrupt software …","DMA_INT_ST (r) register accessor: SPI interrupt status …","DOUT_MODE (r) register accessor: SPI output delay mode …","MISC (rw) register accessor: SPI misc register","MS_DLEN (rw) register accessor: SPI data bit length …","Register block","SLAVE (rw) register accessor: SPI slave control register","SLAVE1 (rw) register accessor: SPI slave control register 1","USER (rw) register accessor: SPI USER control register","USER1 (rw) register accessor: SPI USER control register 1","USER2 (rw) register accessor: SPI USER control register 2","W0 (rw) register accessor: SPI CPU-controlled buffer0","W1 (rw) register accessor: SPI CPU-controlled buffer1","W10 (rw) register accessor: SPI CPU-controlled buffer10","W11 (rw) register accessor: SPI CPU-controlled buffer11","W12 (rw) register accessor: SPI CPU-controlled buffer12","W13 (rw) register accessor: SPI CPU-controlled buffer13","W14 (rw) register accessor: SPI CPU-controlled buffer14","W15 (rw) register accessor: SPI CPU-controlled buffer15","W2 (rw) register accessor: SPI CPU-controlled buffer2","W3 (rw) register accessor: SPI CPU-controlled buffer3","W4 (rw) register accessor: SPI CPU-controlled buffer4","W5 (rw) register accessor: SPI CPU-controlled buffer5","W6 (rw) register accessor: SPI CPU-controlled buffer6","W7 (rw) register accessor: SPI CPU-controlled buffer7","W8 (rw) register accessor: SPI CPU-controlled buffer8","W9 (rw) register accessor: SPI CPU-controlled buffer9","Address value register","0x04 - Address value register","","","SPI module clock and register clock control","0xe8 - SPI module clock and register clock control","SPI clock control register","0x0c - SPI clock control register","Command control register","0x00 - Command control register","SPI control register","0x08 - SPI control register","Version control","0xf0 - Version control","SPI input delay mode configuration","0x24 - SPI input delay mode configuration","SPI input delay number configuration","0x28 - SPI input delay number configuration","SPI DMA control register","0x30 - SPI DMA control register","SPI interrupt clear register","0x38 - SPI interrupt clear register","SPI interrupt enable register","0x34 - SPI interrupt enable register","SPI interrupt raw register","0x3c - SPI interrupt raw register","SPI interrupt software set register","0x44 - SPI interrupt software set register","SPI interrupt status register","0x40 - SPI interrupt status register","SPI output delay mode configuration","0x2c - SPI output delay mode configuration","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","SPI misc register","0x20 - SPI misc register","SPI data bit length control register","0x1c - SPI data bit length control register","SPI slave control register","0xe0 - SPI slave control register","SPI slave control register 1","0xe4 - SPI slave control register 1","","","","SPI USER control register","0x10 - SPI USER control register","SPI USER control register 1","0x14 - SPI USER control register 1","SPI USER control register 2","0x18 - SPI USER control register 2","SPI CPU-controlled buffer0","0x98 - SPI CPU-controlled buffer0","SPI CPU-controlled buffer1","0x9c - SPI CPU-controlled buffer1","SPI CPU-controlled buffer10","0xc0 - SPI CPU-controlled buffer10","SPI CPU-controlled buffer11","0xc4 - SPI CPU-controlled buffer11","SPI CPU-controlled buffer12","0xc8 - SPI CPU-controlled buffer12","SPI CPU-controlled buffer13","0xcc - SPI CPU-controlled buffer13","SPI CPU-controlled buffer14","0xd0 - SPI CPU-controlled buffer14","SPI CPU-controlled buffer15","0xd4 - SPI CPU-controlled buffer15","SPI CPU-controlled buffer2","0xa0 - SPI CPU-controlled buffer2","SPI CPU-controlled buffer3","0xa4 - SPI CPU-controlled buffer3","SPI CPU-controlled buffer4","0xa8 - SPI CPU-controlled buffer4","SPI CPU-controlled buffer5","0xac - SPI CPU-controlled buffer5","SPI CPU-controlled buffer6","0xb0 - SPI CPU-controlled buffer6","SPI CPU-controlled buffer7","0xb4 - SPI CPU-controlled buffer7","SPI CPU-controlled buffer8","0xb8 - SPI CPU-controlled buffer8","SPI CPU-controlled buffer9","0xbc - SPI CPU-controlled buffer9","Address value register","Register <code>ADDR</code> reader","Field <code>USR_ADDR_VALUE</code> reader - Address to slave. Can be …","Field <code>USR_ADDR_VALUE</code> writer - Address to slave. Can be …","Register <code>ADDR</code> writer","Writes raw bits to the register.","","","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","","","","Bits 0:31 - Address to slave. Can be configured in CONF …","Bits 0:31 - Address to slave. Can be configured in CONF …","Field <code>CLK_EN</code> reader - Set this bit to enable clk gate","Field <code>CLK_EN</code> writer - Set this bit to enable clk gate","SPI module clock and register clock control","Field <code>MST_CLK_ACTIVE</code> reader - Set this bit to power on the …","Field <code>MST_CLK_ACTIVE</code> writer - Set this bit to power on the …","Field <code>MST_CLK_SEL</code> reader - This bit is used to select SPI …","Field <code>MST_CLK_SEL</code> writer - This bit is used to select SPI …","Register <code>CLK_GATE</code> reader","Register <code>CLK_GATE</code> writer","Writes raw bits to the register.","","","Bit 0 - Set this bit to enable clk gate","Bit 0 - Set this bit to enable clk gate","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","Bit 1 - Set this bit to power on the SPI module clock.","Bit 1 - Set this bit to power on the SPI module clock.","Bit 2 - This bit is used to select SPI module clock source …","Bit 2 - This bit is used to select SPI module clock source …","","","","Field <code>CLKCNT_H</code> reader - In the master mode it must be …","Field <code>CLKCNT_H</code> writer - In the master mode it must be …","Field <code>CLKCNT_L</code> reader - In the master mode it must be …","Field <code>CLKCNT_L</code> writer - In the master mode it must be …","Field <code>CLKCNT_N</code> reader - In the master mode it is the …","Field <code>CLKCNT_N</code> writer - In the master mode it is the …","Field <code>CLKDIV_PRE</code> reader - In the master mode it is …","Field <code>CLKDIV_PRE</code> writer - In the master mode it is …","Field <code>CLK_EQU_SYSCLK</code> reader - In the master mode 1: …","Field <code>CLK_EQU_SYSCLK</code> writer - In the master mode 1: …","SPI clock control register","Register <code>CLOCK</code> reader","Register <code>CLOCK</code> writer","Writes raw bits to the register.","","","Bit 31 - In the master mode 1: spi_clk is eqaul to system …","Bit 31 - In the master mode 1: spi_clk is eqaul to system …","Bits 6:11 - In the master mode it must be …","Bits 6:11 - In the master mode it must be …","Bits 0:5 - In the master mode it must be equal to …","Bits 0:5 - In the master mode it must be equal to …","Bits 12:17 - In the master mode it is the divider of …","Bits 12:17 - In the master mode it is the divider of …","Bits 18:21 - In the master mode it is pre-divider of …","Bits 18:21 - In the master mode it is pre-divider of …","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","","","","Command control register","Field <code>CONF_BITLEN</code> reader - Define the APB cycles of …","Field <code>CONF_BITLEN</code> writer - Define the APB cycles of …","Register <code>CMD</code> reader","Field <code>UPDATE</code> reader - Set this bit to synchronize SPI …","Field <code>UPDATE</code> writer - Set this bit to synchronize SPI …","Field <code>USR</code> reader - User define command enable. An …","Field <code>USR</code> writer - User define command enable. An …","Register <code>CMD</code> writer","Writes raw bits to the register.","","","Bits 0:17 - Define the APB cycles of SPI_CONF state. Can …","Bits 0:17 - Define the APB cycles of SPI_CONF state. Can …","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","","","","Bit 23 - Set this bit to synchronize SPI registers from …","Bit 23 - Set this bit to synchronize SPI registers from …","Bit 24 - User define command enable. An operation will be …","Bit 24 - User define command enable. An operation will be …","SPI control register","Field <code>DUMMY_OUT</code> reader - 0: In the dummy phase, the FSPI …","Field <code>DUMMY_OUT</code> writer - 0: In the dummy phase, the FSPI …","Field <code>D_POL</code> reader - The bit is used to set MOSI line …","Field <code>D_POL</code> writer - The bit is used to set MOSI line …","Field <code>FADDR_DUAL</code> reader - Apply 2 signals during addr …","Field <code>FADDR_DUAL</code> writer - Apply 2 signals during addr …","Field <code>FADDR_OCT</code> reader - Apply 8 signals during addr phase …","Field <code>FADDR_QUAD</code> reader - Apply 4 signals during addr …","Field <code>FADDR_QUAD</code> writer - Apply 4 signals during addr …","Field <code>FCMD_DUAL</code> reader - Apply 2 signals during command …","Field <code>FCMD_DUAL</code> writer - Apply 2 signals during command …","Field <code>FCMD_OCT</code> reader - Apply 8 signals during command …","Field <code>FCMD_QUAD</code> reader - Apply 4 signals during command …","Field <code>FCMD_QUAD</code> writer - Apply 4 signals during command …","Field <code>FREAD_DUAL</code> reader - In the read operations, …","Field <code>FREAD_DUAL</code> writer - In the read operations, …","Field <code>FREAD_OCT</code> reader - In the read operations read-data …","Field <code>FREAD_QUAD</code> reader - In the read operations read-data …","Field <code>FREAD_QUAD</code> writer - In the read operations read-data …","Field <code>HOLD_POL</code> reader - SPI_HOLD output value when SPI is …","Field <code>HOLD_POL</code> writer - SPI_HOLD output value when SPI is …","Field <code>Q_POL</code> reader - The bit is used to set MISO line …","Field <code>Q_POL</code> writer - The bit is used to set MISO line …","Register <code>CTRL</code> reader","Field <code>RD_BIT_ORDER</code> reader - In read-data (MISO) phase 1: …","Field <code>RD_BIT_ORDER</code> writer - In read-data (MISO) phase 1: …","Register <code>CTRL</code> writer","Field <code>WP_POL</code> reader - Write protect signal output when SPI …","Field <code>WP_POL</code> writer - Write protect signal output when SPI …","Field <code>WR_BIT_ORDER</code> reader - In command address write-data …","Field <code>WR_BIT_ORDER</code> writer - In command address write-data …","Writes raw bits to the register.","","","Bit 19 - The bit is used to set MOSI line polarity, 1: …","Bit 19 - The bit is used to set MOSI line polarity, 1: …","Bit 3 - 0: In the dummy phase, the FSPI bus signals are …","Bit 3 - 0: In the dummy phase, the FSPI bus signals are …","Bit 5 - Apply 2 signals during addr phase 1:enable 0: …","Bit 5 - Apply 2 signals during addr phase 1:enable 0: …","Bit 7 - Apply 8 signals during addr phase 1:enable 0: …","Bit 6 - Apply 4 signals during addr phase 1:enable 0: …","Bit 6 - Apply 4 signals during addr phase 1:enable 0: …","Bit 8 - Apply 2 signals during command phase 1:enable 0: …","Bit 8 - Apply 2 signals during command phase 1:enable 0: …","Bit 10 - Apply 8 signals during command phase 1:enable 0: …","Bit 9 - Apply 4 signals during command phase 1:enable 0: …","Bit 9 - Apply 4 signals during command phase 1:enable 0: …","Bit 14 - In the read operations, read-data phase apply 2 …","Bit 14 - In the read operations, read-data phase apply 2 …","Bit 16 - In the read operations read-data phase apply 8 …","Bit 15 - In the read operations read-data phase apply 4 …","Bit 15 - In the read operations read-data phase apply 4 …","Returns the argument unchanged.","Bit 20 - SPI_HOLD output value when SPI is idle. 1: output …","Bit 20 - SPI_HOLD output value when SPI is idle. 1: output …","Calls <code>U::from(self)</code>.","Bit 18 - The bit is used to set MISO line polarity, 1: …","Bit 18 - The bit is used to set MISO line polarity, 1: …","Bits 23:24 - In read-data (MISO) phase 1: LSB first 0: MSB …","Bits 23:24 - In read-data (MISO) phase 1: LSB first 0: MSB …","","","","Bit 21 - Write protect signal output when SPI is idle. 1: …","Bit 21 - Write protect signal output when SPI is idle. 1: …","Bits 25:26 - In command address write-data (MOSI) phases …","Bits 25:26 - In command address write-data (MOSI) phases …","Field <code>DATE</code> reader - SPI register version.","Version control","Field <code>DATE</code> writer - SPI register version.","Register <code>DATE</code> reader","Register <code>DATE</code> writer","Writes raw bits to the register.","","","Bits 0:27 - SPI register version.","Bits 0:27 - SPI register version.","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","","","","Field <code>DIN0_MODE</code> reader - the input signals are delayed by …","Field <code>DIN1_MODE</code> reader - the input signals are delayed by …","Field <code>DIN2_MODE</code> reader - the input signals are delayed by …","Field <code>DIN3_MODE</code> reader - the input signals are delayed by …","Field <code>DIN4_MODE</code> reader - the input signals are delayed by …","Field <code>DIN5_MODE</code> reader - the input signals are delayed by …","Field <code>DIN6_MODE</code> reader - the input signals are delayed by …","Field <code>DIN7_MODE</code> reader - the input signals are delayed by …","SPI input delay mode configuration","Register <code>DIN_MODE</code> reader","Field <code>TIMING_HCLK_ACTIVE</code> reader - 1:enable hclk in SPI …","","","Bits 0:1 - the input signals are delayed by SPI module …","Bits 2:3 - the input signals are delayed by SPI module …","Bits 4:5 - the input signals are delayed by SPI module …","Bits 6:7 - the input signals are delayed by SPI module …","Bits 8:9 - the input signals are delayed by SPI module …","Bits 10:11 - the input signals are delayed by SPI module …","Bits 12:13 - the input signals are delayed by SPI module …","Bits 14:15 - the input signals are delayed by SPI module …","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","Bit 16 - 1:enable hclk in SPI input timing module. 0: …","","","","Field <code>DIN0_NUM</code> reader - the input signals are delayed by …","Field <code>DIN1_NUM</code> reader - the input signals are delayed by …","Field <code>DIN2_NUM</code> reader - the input signals are delayed by …","Field <code>DIN3_NUM</code> reader - the input signals are delayed by …","Field <code>DIN4_NUM</code> reader - the input signals are delayed by …","Field <code>DIN5_NUM</code> reader - the input signals are delayed by …","Field <code>DIN6_NUM</code> reader - the input signals are delayed by …","Field <code>DIN7_NUM</code> reader - the input signals are delayed by …","SPI input delay number configuration","Register <code>DIN_NUM</code> reader","","","Bits 0:1 - the input signals are delayed by SPI module …","Bits 2:3 - the input signals are delayed by SPI module …","Bits 4:5 - the input signals are delayed by SPI module …","Bits 6:7 - the input signals are delayed by SPI module …","Bits 8:9 - the input signals are delayed by SPI module …","Bits 10:11 - the input signals are delayed by SPI module …","Bits 12:13 - the input signals are delayed by SPI module …","Bits 14:15 - the input signals are delayed by SPI module …","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","","","","Field <code>BUF_AFIFO_RST</code> writer - Set this bit to reset BUF TX …","Field <code>DMA_AFIFO_RST</code> writer - Set this bit to reset DMA TX …","SPI DMA control register","Field <code>DMA_INFIFO_FULL</code> reader - Records the status of DMA …","Field <code>DMA_OUTFIFO_EMPTY</code> reader - Records the status of DMA …","Field <code>DMA_RX_ENA</code> reader - Set this bit to enable SPI DMA …","Field <code>DMA_RX_ENA</code> writer - Set this bit to enable SPI DMA …","Field <code>DMA_SLV_SEG_TRANS_EN</code> reader - Enable dma segment …","Field <code>DMA_SLV_SEG_TRANS_EN</code> writer - Enable dma segment …","Field <code>DMA_TX_ENA</code> reader - Set this bit to enable SPI DMA …","Field <code>DMA_TX_ENA</code> writer - Set this bit to enable SPI DMA …","Register <code>DMA_CONF</code> reader","Field <code>RX_AFIFO_RST</code> writer - Set this bit to reset RX …","Field <code>RX_EOF_EN</code> reader - 1: spi_dma_inlink_eof is set when …","Field <code>RX_EOF_EN</code> writer - 1: spi_dma_inlink_eof is set when …","Field <code>SLV_RX_SEG_TRANS_CLR_EN</code> reader - 1: …","Field <code>SLV_RX_SEG_TRANS_CLR_EN</code> writer - 1: …","Field <code>SLV_TX_SEG_TRANS_CLR_EN</code> reader - 1: …","Field <code>SLV_TX_SEG_TRANS_CLR_EN</code> writer - 1: …","Register <code>DMA_CONF</code> writer","Writes raw bits to the register.","","","Bit 30 - Set this bit to reset BUF TX AFIFO, which is used …","Bit 31 - Set this bit to reset DMA TX AFIFO, which is used …","Bit 1 - Records the status of DMA RX FIFO. 1: DMA RX FIFO …","Bit 0 - Records the status of DMA TX FIFO. 1: DMA TX FIFO …","Bit 27 - Set this bit to enable SPI DMA controlled receive …","Bit 27 - Set this bit to enable SPI DMA controlled receive …","Bit 18 - Enable dma segment transfer in spi dma half slave …","Bit 18 - Enable dma segment transfer in spi dma half slave …","Bit 28 - Set this bit to enable SPI DMA controlled send …","Bit 28 - Set this bit to enable SPI DMA controlled send …","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","Bit 29 - Set this bit to reset RX AFIFO, which is used to …","Bit 21 - 1: spi_dma_inlink_eof is set when the number of …","Bit 21 - 1: spi_dma_inlink_eof is set when the number of …","Bit 19 - 1: spi_dma_infifo_full_vld is cleared by spi …","Bit 19 - 1: spi_dma_infifo_full_vld is cleared by spi …","Bit 20 - 1: spi_dma_outfifo_empty_vld is cleared by spi …","Bit 20 - 1: spi_dma_outfifo_empty_vld is cleared by spi …","","","","Field <code>APP1_INT_CLR</code> writer - The clear bit for SPI_APP1_INT …","Field <code>APP2_INT_CLR</code> writer - The clear bit for SPI_APP2_INT …","Field <code>DMA_INFIFO_FULL_ERR_INT_CLR</code> writer - The clear bit …","SPI interrupt clear register","Field <code>DMA_OUTFIFO_EMPTY_ERR_INT_CLR</code> writer - The clear bit …","Field <code>DMA_SEG_TRANS_DONE_INT_CLR</code> writer - The clear bit …","Field <code>MST_RX_AFIFO_WFULL_ERR_INT_CLR</code> writer - The clear …","Field <code>MST_TX_AFIFO_REMPTY_ERR_INT_CLR</code> writer - The clear …","Field <code>SEG_MAGIC_ERR_INT_CLR</code> writer - The clear bit for …","Field <code>SLV_BUF_ADDR_ERR_INT_CLR</code> writer - The clear bit for …","Field <code>SLV_CMD7_INT_CLR</code> writer - The clear bit for SPI …","Field <code>SLV_CMD8_INT_CLR</code> writer - The clear bit for SPI …","Field <code>SLV_CMD9_INT_CLR</code> writer - The clear bit for SPI …","Field <code>SLV_CMDA_INT_CLR</code> writer - The clear bit for SPI …","Field <code>SLV_CMD_ERR_INT_CLR</code> writer - The clear bit for …","Field <code>SLV_EN_QPI_INT_CLR</code> writer - The clear bit for SPI …","Field <code>SLV_EX_QPI_INT_CLR</code> writer - The clear bit for SPI …","Field <code>SLV_RD_BUF_DONE_INT_CLR</code> writer - The clear bit for …","Field <code>SLV_RD_DMA_DONE_INT_CLR</code> writer - The clear bit for …","Field <code>SLV_WR_BUF_DONE_INT_CLR</code> writer - The clear bit for …","Field <code>SLV_WR_DMA_DONE_INT_CLR</code> writer - The clear bit for …","Field <code>TRANS_DONE_INT_CLR</code> writer - The clear bit for …","Register <code>DMA_INT_CLR</code> writer","Bit 20 - The clear bit for SPI_APP1_INT interrupt.","Bit 19 - The clear bit for SPI_APP2_INT interrupt.","Writes raw bits to the register.","","","Bit 0 - The clear bit for SPI_DMA_INFIFO_FULL_ERR_INT …","Bit 1 - The clear bit for SPI_DMA_OUTFIFO_EMPTY_ERR_INT …","Bit 13 - The clear bit for SPI_DMA_SEG_TRANS_DONE_INT …","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","Bit 17 - The clear bit for SPI_MST_RX_AFIFO_WFULL_ERR_INT …","Bit 18 - The clear bit for SPI_MST_TX_AFIFO_REMPTY_ERR_INT …","Bit 14 - The clear bit for SPI_SEG_MAGIC_ERR_INT interrupt.","Bit 15 - The clear bit for SPI_SLV_BUF_ADDR_ERR_INT …","Bit 4 - The clear bit for SPI slave CMD7 interrupt.","Bit 5 - The clear bit for SPI slave CMD8 interrupt.","Bit 6 - The clear bit for SPI slave CMD9 interrupt.","Bit 16 - The clear bit for SPI_SLV_CMD_ERR_INT interrupt.","Bit 7 - The clear bit for SPI slave CMDA interrupt.","Bit 3 - The clear bit for SPI slave En_QPI interrupt.","Bit 2 - The clear bit for SPI slave Ex_QPI interrupt.","Bit 10 - The clear bit for SPI_SLV_RD_BUF_DONE_INT …","Bit 8 - The clear bit for SPI_SLV_RD_DMA_DONE_INT …","Bit 11 - The clear bit for SPI_SLV_WR_BUF_DONE_INT …","Bit 9 - The clear bit for SPI_SLV_WR_DMA_DONE_INT …","Bit 12 - The clear bit for SPI_TRANS_DONE_INT interrupt.","","","","Field <code>APP1_INT_ENA</code> reader - The enable bit for …","Field <code>APP1_INT_ENA</code> writer - The enable bit for …","Field <code>APP2_INT_ENA</code> reader - The enable bit for …","Field <code>APP2_INT_ENA</code> writer - The enable bit for …","Field <code>DMA_INFIFO_FULL_ERR_INT_ENA</code> reader - The enable bit …","Field <code>DMA_INFIFO_FULL_ERR_INT_ENA</code> writer - The enable bit …","SPI interrupt enable register","Field <code>DMA_OUTFIFO_EMPTY_ERR_INT_ENA</code> reader - The enable …","Field <code>DMA_OUTFIFO_EMPTY_ERR_INT_ENA</code> writer - The enable …","Field <code>DMA_SEG_TRANS_DONE_INT_ENA</code> reader - The enable bit …","Field <code>DMA_SEG_TRANS_DONE_INT_ENA</code> writer - The enable bit …","Field <code>MST_RX_AFIFO_WFULL_ERR_INT_ENA</code> reader - The enable …","Field <code>MST_RX_AFIFO_WFULL_ERR_INT_ENA</code> writer - The enable …","Field <code>MST_TX_AFIFO_REMPTY_ERR_INT_ENA</code> reader - The enable …","Field <code>MST_TX_AFIFO_REMPTY_ERR_INT_ENA</code> writer - The enable …","Register <code>DMA_INT_ENA</code> reader","Field <code>SEG_MAGIC_ERR_INT_ENA</code> reader - The enable bit for …","Field <code>SEG_MAGIC_ERR_INT_ENA</code> writer - The enable bit for …","Field <code>SLV_BUF_ADDR_ERR_INT_ENA</code> reader - The enable bit for …","Field <code>SLV_BUF_ADDR_ERR_INT_ENA</code> writer - The enable bit for …","Field <code>SLV_CMD7_INT_ENA</code> reader - The enable bit for SPI …","Field <code>SLV_CMD7_INT_ENA</code> writer - The enable bit for SPI …","Field <code>SLV_CMD8_INT_ENA</code> reader - The enable bit for SPI …","Field <code>SLV_CMD8_INT_ENA</code> writer - The enable bit for SPI …","Field <code>SLV_CMD9_INT_ENA</code> reader - The enable bit for SPI …","Field <code>SLV_CMD9_INT_ENA</code> writer - The enable bit for SPI …","Field <code>SLV_CMDA_INT_ENA</code> reader - The enable bit for SPI …","Field <code>SLV_CMDA_INT_ENA</code> writer - The enable bit for SPI …","Field <code>SLV_CMD_ERR_INT_ENA</code> reader - The enable bit for …","Field <code>SLV_CMD_ERR_INT_ENA</code> writer - The enable bit for …","Field <code>SLV_EN_QPI_INT_ENA</code> reader - The enable bit for SPI …","Field <code>SLV_EN_QPI_INT_ENA</code> writer - The enable bit for SPI …","Field <code>SLV_EX_QPI_INT_ENA</code> reader - The enable bit for SPI …","Field <code>SLV_EX_QPI_INT_ENA</code> writer - The enable bit for SPI …","Field <code>SLV_RD_BUF_DONE_INT_ENA</code> reader - The enable bit for …","Field <code>SLV_RD_BUF_DONE_INT_ENA</code> writer - The enable bit for …","Field <code>SLV_RD_DMA_DONE_INT_ENA</code> reader - The enable bit for …","Field <code>SLV_RD_DMA_DONE_INT_ENA</code> writer - The enable bit for …","Field <code>SLV_WR_BUF_DONE_INT_ENA</code> reader - The enable bit for …","Field <code>SLV_WR_BUF_DONE_INT_ENA</code> writer - The enable bit for …","Field <code>SLV_WR_DMA_DONE_INT_ENA</code> reader - The enable bit for …","Field <code>SLV_WR_DMA_DONE_INT_ENA</code> writer - The enable bit for …","Field <code>TRANS_DONE_INT_ENA</code> reader - The enable bit for …","Field <code>TRANS_DONE_INT_ENA</code> writer - The enable bit for …","Register <code>DMA_INT_ENA</code> writer","Bit 20 - The enable bit for SPI_APP1_INT interrupt.","Bit 20 - The enable bit for SPI_APP1_INT interrupt.","Bit 19 - The enable bit for SPI_APP2_INT interrupt.","Bit 19 - The enable bit for SPI_APP2_INT interrupt.","Writes raw bits to the register.","","","Bit 0 - The enable bit for SPI_DMA_INFIFO_FULL_ERR_INT …","Bit 0 - The enable bit for SPI_DMA_INFIFO_FULL_ERR_INT …","Bit 1 - The enable bit for SPI_DMA_OUTFIFO_EMPTY_ERR_INT …","Bit 1 - The enable bit for SPI_DMA_OUTFIFO_EMPTY_ERR_INT …","Bit 13 - The enable bit for SPI_DMA_SEG_TRANS_DONE_INT …","Bit 13 - The enable bit for SPI_DMA_SEG_TRANS_DONE_INT …","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","Bit 17 - The enable bit for SPI_MST_RX_AFIFO_WFULL_ERR_INT …","Bit 17 - The enable bit for SPI_MST_RX_AFIFO_WFULL_ERR_INT …","Bit 18 - The enable bit for …","Bit 18 - The enable bit for …","Bit 14 - The enable bit for SPI_SEG_MAGIC_ERR_INT …","Bit 14 - The enable bit for SPI_SEG_MAGIC_ERR_INT …","Bit 15 - The enable bit for SPI_SLV_BUF_ADDR_ERR_INT …","Bit 15 - The enable bit for SPI_SLV_BUF_ADDR_ERR_INT …","Bit 4 - The enable bit for SPI slave CMD7 interrupt.","Bit 4 - The enable bit for SPI slave CMD7 interrupt.","Bit 5 - The enable bit for SPI slave CMD8 interrupt.","Bit 5 - The enable bit for SPI slave CMD8 interrupt.","Bit 6 - The enable bit for SPI slave CMD9 interrupt.","Bit 6 - The enable bit for SPI slave CMD9 interrupt.","Bit 16 - The enable bit for SPI_SLV_CMD_ERR_INT interrupt.","Bit 16 - The enable bit for SPI_SLV_CMD_ERR_INT interrupt.","Bit 7 - The enable bit for SPI slave CMDA interrupt.","Bit 7 - The enable bit for SPI slave CMDA interrupt.","Bit 3 - The enable bit for SPI slave En_QPI interrupt.","Bit 3 - The enable bit for SPI slave En_QPI interrupt.","Bit 2 - The enable bit for SPI slave Ex_QPI interrupt.","Bit 2 - The enable bit for SPI slave Ex_QPI interrupt.","Bit 10 - The enable bit for SPI_SLV_RD_BUF_DONE_INT …","Bit 10 - The enable bit for SPI_SLV_RD_BUF_DONE_INT …","Bit 8 - The enable bit for SPI_SLV_RD_DMA_DONE_INT …","Bit 8 - The enable bit for SPI_SLV_RD_DMA_DONE_INT …","Bit 11 - The enable bit for SPI_SLV_WR_BUF_DONE_INT …","Bit 11 - The enable bit for SPI_SLV_WR_BUF_DONE_INT …","Bit 9 - The enable bit for SPI_SLV_WR_DMA_DONE_INT …","Bit 9 - The enable bit for SPI_SLV_WR_DMA_DONE_INT …","Bit 12 - The enable bit for SPI_TRANS_DONE_INT interrupt.","Bit 12 - The enable bit for SPI_TRANS_DONE_INT interrupt.","","","","Field <code>APP1_INT_RAW</code> reader - The raw bit for SPI_APP1_INT …","Field <code>APP1_INT_RAW</code> writer - The raw bit for SPI_APP1_INT …","Field <code>APP2_INT_RAW</code> reader - The raw bit for SPI_APP2_INT …","Field <code>APP2_INT_RAW</code> writer - The raw bit for SPI_APP2_INT …","Field <code>DMA_INFIFO_FULL_ERR_INT_RAW</code> reader - 1: The current …","Field <code>DMA_INFIFO_FULL_ERR_INT_RAW</code> writer - 1: The current …","SPI interrupt raw register","Field <code>DMA_OUTFIFO_EMPTY_ERR_INT_RAW</code> reader - 1: The …","Field <code>DMA_OUTFIFO_EMPTY_ERR_INT_RAW</code> writer - 1: The …","Field <code>DMA_SEG_TRANS_DONE_INT_RAW</code> reader - The raw bit for …","Field <code>DMA_SEG_TRANS_DONE_INT_RAW</code> writer - The raw bit for …","Field <code>MST_RX_AFIFO_WFULL_ERR_INT_RAW</code> reader - The raw bit …","Field <code>MST_RX_AFIFO_WFULL_ERR_INT_RAW</code> writer - The raw bit …","Field <code>MST_TX_AFIFO_REMPTY_ERR_INT_RAW</code> reader - The raw bit …","Field <code>MST_TX_AFIFO_REMPTY_ERR_INT_RAW</code> writer - The raw bit …","Register <code>DMA_INT_RAW</code> reader","Field <code>SEG_MAGIC_ERR_INT_RAW</code> reader - The raw bit for …","Field <code>SEG_MAGIC_ERR_INT_RAW</code> writer - The raw bit for …","Field <code>SLV_BUF_ADDR_ERR_INT_RAW</code> reader - The raw bit for …","Field <code>SLV_BUF_ADDR_ERR_INT_RAW</code> writer - The raw bit for …","Field <code>SLV_CMD7_INT_RAW</code> reader - The raw bit for SPI slave …","Field <code>SLV_CMD7_INT_RAW</code> writer - The raw bit for SPI slave …","Field <code>SLV_CMD8_INT_RAW</code> reader - The raw bit for SPI slave …","Field <code>SLV_CMD8_INT_RAW</code> writer - The raw bit for SPI slave …","Field <code>SLV_CMD9_INT_RAW</code> reader - The raw bit for SPI slave …","Field <code>SLV_CMD9_INT_RAW</code> writer - The raw bit for SPI slave …","Field <code>SLV_CMDA_INT_RAW</code> reader - The raw bit for SPI slave …","Field <code>SLV_CMDA_INT_RAW</code> writer - The raw bit for SPI slave …","Field <code>SLV_CMD_ERR_INT_RAW</code> reader - The raw bit for …","Field <code>SLV_CMD_ERR_INT_RAW</code> writer - The raw bit for …","Field <code>SLV_EN_QPI_INT_RAW</code> reader - The raw bit for SPI …","Field <code>SLV_EN_QPI_INT_RAW</code> writer - The raw bit for SPI …","Field <code>SLV_EX_QPI_INT_RAW</code> reader - The raw bit for SPI …","Field <code>SLV_EX_QPI_INT_RAW</code> writer - The raw bit for SPI …","Field <code>SLV_RD_BUF_DONE_INT_RAW</code> reader - The raw bit for …","Field <code>SLV_RD_BUF_DONE_INT_RAW</code> writer - The raw bit for …","Field <code>SLV_RD_DMA_DONE_INT_RAW</code> reader - The raw bit for …","Field <code>SLV_RD_DMA_DONE_INT_RAW</code> writer - The raw bit for …","Field <code>SLV_WR_BUF_DONE_INT_RAW</code> reader - The raw bit for …","Field <code>SLV_WR_BUF_DONE_INT_RAW</code> writer - The raw bit for …","Field <code>SLV_WR_DMA_DONE_INT_RAW</code> reader - The raw bit for …","Field <code>SLV_WR_DMA_DONE_INT_RAW</code> writer - The raw bit for …","Field <code>TRANS_DONE_INT_RAW</code> reader - The raw bit for …","Field <code>TRANS_DONE_INT_RAW</code> writer - The raw bit for …","Register <code>DMA_INT_RAW</code> writer","Bit 20 - The raw bit for SPI_APP1_INT interrupt. The value …","Bit 20 - The raw bit for SPI_APP1_INT interrupt. The value …","Bit 19 - The raw bit for SPI_APP2_INT interrupt. The value …","Bit 19 - The raw bit for SPI_APP2_INT interrupt. The value …","Writes raw bits to the register.","","","Bit 0 - 1: The current data rate of DMA Rx is smaller than …","Bit 0 - 1: The current data rate of DMA Rx is smaller than …","Bit 1 - 1: The current data rate of DMA TX is smaller than …","Bit 1 - 1: The current data rate of DMA TX is smaller than …","Bit 13 - The raw bit for SPI_DMA_SEG_TRANS_DONE_INT …","Bit 13 - The raw bit for SPI_DMA_SEG_TRANS_DONE_INT …","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","Bit 17 - The raw bit for SPI_MST_RX_AFIFO_WFULL_ERR_INT …","Bit 17 - The raw bit for SPI_MST_RX_AFIFO_WFULL_ERR_INT …","Bit 18 - The raw bit for SPI_MST_TX_AFIFO_REMPTY_ERR_INT …","Bit 18 - The raw bit for SPI_MST_TX_AFIFO_REMPTY_ERR_INT …","Bit 14 - The raw bit for SPI_SEG_MAGIC_ERR_INT interrupt. …","Bit 14 - The raw bit for SPI_SEG_MAGIC_ERR_INT interrupt. …","Bit 15 - The raw bit for SPI_SLV_BUF_ADDR_ERR_INT …","Bit 15 - The raw bit for SPI_SLV_BUF_ADDR_ERR_INT …","Bit 4 - The raw bit for SPI slave CMD7 interrupt. 1: SPI …","Bit 4 - The raw bit for SPI slave CMD7 interrupt. 1: SPI …","Bit 5 - The raw bit for SPI slave CMD8 interrupt. 1: SPI …","Bit 5 - The raw bit for SPI slave CMD8 interrupt. 1: SPI …","Bit 6 - The raw bit for SPI slave CMD9 interrupt. 1: SPI …","Bit 6 - The raw bit for SPI slave CMD9 interrupt. 1: SPI …","Bit 16 - The raw bit for SPI_SLV_CMD_ERR_INT interrupt. 1: …","Bit 16 - The raw bit for SPI_SLV_CMD_ERR_INT interrupt. 1: …","Bit 7 - The raw bit for SPI slave CMDA interrupt. 1: SPI …","Bit 7 - The raw bit for SPI slave CMDA interrupt. 1: SPI …","Bit 3 - The raw bit for SPI slave En_QPI interrupt. 1: SPI …","Bit 3 - The raw bit for SPI slave En_QPI interrupt. 1: SPI …","Bit 2 - The raw bit for SPI slave Ex_QPI interrupt. 1: SPI …","Bit 2 - The raw bit for SPI slave Ex_QPI interrupt. 1: SPI …","Bit 10 - The raw bit for SPI_SLV_RD_BUF_DONE_INT …","Bit 10 - The raw bit for SPI_SLV_RD_BUF_DONE_INT …","Bit 8 - The raw bit for SPI_SLV_RD_DMA_DONE_INT interrupt. …","Bit 8 - The raw bit for SPI_SLV_RD_DMA_DONE_INT interrupt. …","Bit 11 - The raw bit for SPI_SLV_WR_BUF_DONE_INT …","Bit 11 - The raw bit for SPI_SLV_WR_BUF_DONE_INT …","Bit 9 - The raw bit for SPI_SLV_WR_DMA_DONE_INT interrupt. …","Bit 9 - The raw bit for SPI_SLV_WR_DMA_DONE_INT interrupt. …","Bit 12 - The raw bit for SPI_TRANS_DONE_INT interrupt. 1: …","Bit 12 - The raw bit for SPI_TRANS_DONE_INT interrupt. 1: …","","","","Field <code>APP1_INT_SET</code> writer - The software set bit for …","Field <code>APP2_INT_SET</code> writer - The software set bit for …","Field <code>DMA_INFIFO_FULL_ERR_INT_SET</code> writer - The software …","SPI interrupt software set register","Field <code>DMA_OUTFIFO_EMPTY_ERR_INT_SET</code> writer - The software …","Field <code>DMA_SEG_TRANS_DONE_INT_SET</code> writer - The software set …","Field <code>MST_RX_AFIFO_WFULL_ERR_INT_SET</code> writer - The software …","Field <code>MST_TX_AFIFO_REMPTY_ERR_INT_SET</code> writer - The …","Field <code>SEG_MAGIC_ERR_INT_SET</code> writer - The software set bit …","Field <code>SLV_BUF_ADDR_ERR_INT_SET</code> writer - The software set …","Field <code>SLV_CMD7_INT_SET</code> writer - The software set bit for …","Field <code>SLV_CMD8_INT_SET</code> writer - The software set bit for …","Field <code>SLV_CMD9_INT_SET</code> writer - The software set bit for …","Field <code>SLV_CMDA_INT_SET</code> writer - The software set bit for …","Field <code>SLV_CMD_ERR_INT_SET</code> writer - The software set bit …","Field <code>SLV_EN_QPI_INT_SET</code> writer - The software set bit for …","Field <code>SLV_EX_QPI_INT_SET</code> writer - The software set bit for …","Field <code>SLV_RD_BUF_DONE_INT_SET</code> writer - The software set …","Field <code>SLV_RD_DMA_DONE_INT_SET</code> writer - The software set …","Field <code>SLV_WR_BUF_DONE_INT_SET</code> writer - The software set …","Field <code>SLV_WR_DMA_DONE_INT_SET</code> writer - The software set …","Field <code>TRANS_DONE_INT_SET</code> writer - The software set bit for …","Register <code>DMA_INT_SET</code> writer","Bit 20 - The software set bit for SPI_APP1_INT interrupt.","Bit 19 - The software set bit for SPI_APP2_INT interrupt.","Writes raw bits to the register.","","","Bit 0 - The software set bit for …","Bit 1 - The software set bit for …","Bit 13 - The software set bit for …","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","Bit 17 - The software set bit for …","Bit 18 - The software set bit for …","Bit 14 - The software set bit for SPI_SEG_MAGIC_ERR_INT …","Bit 15 - The software set bit for SPI_SLV_BUF_ADDR_ERR_INT …","Bit 4 - The software set bit for SPI slave CMD7 interrupt.","Bit 5 - The software set bit for SPI slave CMD8 interrupt.","Bit 6 - The software set bit for SPI slave CMD9 interrupt.","Bit 16 - The software set bit for SPI_SLV_CMD_ERR_INT …","Bit 7 - The software set bit for SPI slave CMDA interrupt.","Bit 3 - The software set bit for SPI slave En_QPI …","Bit 2 - The software set bit for SPI slave Ex_QPI …","Bit 10 - The software set bit for SPI_SLV_RD_BUF_DONE_INT …","Bit 8 - The software set bit for SPI_SLV_RD_DMA_DONE_INT …","Bit 11 - The software set bit for SPI_SLV_WR_BUF_DONE_INT …","Bit 9 - The software set bit for SPI_SLV_WR_DMA_DONE_INT …","Bit 12 - The software set bit for SPI_TRANS_DONE_INT …","","","","Field <code>APP1_INT_ST</code> reader - The status bit for SPI_APP1_INT …","Field <code>APP2_INT_ST</code> reader - The status bit for SPI_APP2_INT …","Field <code>DMA_INFIFO_FULL_ERR_INT_ST</code> reader - The status bit …","SPI interrupt status register","Field <code>DMA_OUTFIFO_EMPTY_ERR_INT_ST</code> reader - The status bit …","Field <code>DMA_SEG_TRANS_DONE_INT_ST</code> reader - The status bit …","Field <code>MST_RX_AFIFO_WFULL_ERR_INT_ST</code> reader - The status …","Field <code>MST_TX_AFIFO_REMPTY_ERR_INT_ST</code> reader - The status …","Register <code>DMA_INT_ST</code> reader","Field <code>SEG_MAGIC_ERR_INT_ST</code> reader - The status bit for …","Field <code>SLV_BUF_ADDR_ERR_INT_ST</code> reader - The status bit for …","Field <code>SLV_CMD7_INT_ST</code> reader - The status bit for SPI …","Field <code>SLV_CMD8_INT_ST</code> reader - The status bit for SPI …","Field <code>SLV_CMD9_INT_ST</code> reader - The status bit for SPI …","Field <code>SLV_CMDA_INT_ST</code> reader - The status bit for SPI …","Field <code>SLV_CMD_ERR_INT_ST</code> reader - The status bit for …","Field <code>SLV_EN_QPI_INT_ST</code> reader - The status bit for SPI …","Field <code>SLV_EX_QPI_INT_ST</code> reader - The status bit for SPI …","Field <code>SLV_RD_BUF_DONE_INT_ST</code> reader - The status bit for …","Field <code>SLV_RD_DMA_DONE_INT_ST</code> reader - The status bit for …","Field <code>SLV_WR_BUF_DONE_INT_ST</code> reader - The status bit for …","Field <code>SLV_WR_DMA_DONE_INT_ST</code> reader - The status bit for …","Field <code>TRANS_DONE_INT_ST</code> reader - The status bit for …","Bit 20 - The status bit for SPI_APP1_INT interrupt.","Bit 19 - The status bit for SPI_APP2_INT interrupt.","","","Bit 0 - The status bit for SPI_DMA_INFIFO_FULL_ERR_INT …","Bit 1 - The status bit for SPI_DMA_OUTFIFO_EMPTY_ERR_INT …","Bit 13 - The status bit for SPI_DMA_SEG_TRANS_DONE_INT …","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","Bit 17 - The status bit for SPI_MST_RX_AFIFO_WFULL_ERR_INT …","Bit 18 - The status bit for …","Bit 14 - The status bit for SPI_SEG_MAGIC_ERR_INT …","Bit 15 - The status bit for SPI_SLV_BUF_ADDR_ERR_INT …","Bit 4 - The status bit for SPI slave CMD7 interrupt.","Bit 5 - The status bit for SPI slave CMD8 interrupt.","Bit 6 - The status bit for SPI slave CMD9 interrupt.","Bit 16 - The status bit for SPI_SLV_CMD_ERR_INT interrupt.","Bit 7 - The status bit for SPI slave CMDA interrupt.","Bit 3 - The status bit for SPI slave En_QPI interrupt.","Bit 2 - The status bit for SPI slave Ex_QPI interrupt.","Bit 10 - The status bit for SPI_SLV_RD_BUF_DONE_INT …","Bit 8 - The status bit for SPI_SLV_RD_DMA_DONE_INT …","Bit 11 - The status bit for SPI_SLV_WR_BUF_DONE_INT …","Bit 9 - The status bit for SPI_SLV_WR_DMA_DONE_INT …","Bit 12 - The status bit for SPI_TRANS_DONE_INT interrupt.","","","","Field <code>DOUT0_MODE</code> reader - The output signal 0 is delayed …","Field <code>DOUT1_MODE</code> reader - The output signal 1 is delayed …","Field <code>DOUT2_MODE</code> reader - The output signal 2 is delayed …","Field <code>DOUT3_MODE</code> reader - The output signal 3 is delayed …","Field <code>DOUT4_MODE</code> reader - The output signal 4 is delayed …","Field <code>DOUT5_MODE</code> reader - The output signal 5 is delayed …","Field <code>DOUT6_MODE</code> reader - The output signal 6 is delayed …","Field <code>DOUT7_MODE</code> reader - The output signal 7 is delayed …","SPI output delay mode configuration","Field <code>D_DQS_MODE</code> reader - The output signal SPI_DQS is …","Register <code>DOUT_MODE</code> reader","","","Bit 8 - The output signal SPI_DQS is delayed by the SPI …","Bit 0 - The output signal 0 is delayed by the SPI module …","Bit 1 - The output signal 1 is delayed by the SPI module …","Bit 2 - The output signal 2 is delayed by the SPI module …","Bit 3 - The output signal 3 is delayed by the SPI module …","Bit 4 - The output signal 4 is delayed by the SPI module …","Bit 5 - The output signal 5 is delayed by the SPI module …","Bit 6 - The output signal 6 is delayed by the SPI module …","Bit 7 - The output signal 7 is delayed by the SPI module …","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","","","","Field <code>ADDR_DTR_EN</code> reader - 1: SPI clk and data of …","Field <code>CK_DIS</code> reader - 1: spi clk out disable, 0: spi clk …","Field <code>CK_DIS</code> writer - 1: spi clk out disable, 0: spi clk …","Field <code>CK_IDLE_EDGE</code> reader - 1: spi clk line is high when …","Field <code>CK_IDLE_EDGE</code> writer - 1: spi clk line is high when …","Field <code>CLK_DATA_DTR_EN</code> reader - 1: SPI master DTR mode is …","Field <code>CMD_DTR_EN</code> reader - 1: SPI clk and data of …","Field <code>CS0_DIS</code> reader - SPI CS0 pin enable, 1: disable CS0, …","Field <code>CS0_DIS</code> writer - SPI CS0 pin enable, 1: disable CS0, …","Field <code>CS1_DIS</code> reader - SPI CS1 pin enable, 1: disable CS1, …","Field <code>CS1_DIS</code> writer - SPI CS1 pin enable, 1: disable CS1, …","Field <code>CS2_DIS</code> reader - SPI CS2 pin enable, 1: disable CS2, …","Field <code>CS2_DIS</code> writer - SPI CS2 pin enable, 1: disable CS2, …","Field <code>CS3_DIS</code> reader - SPI CS3 pin enable, 1: disable CS3, …","Field <code>CS3_DIS</code> writer - SPI CS3 pin enable, 1: disable CS3, …","Field <code>CS4_DIS</code> reader - SPI CS4 pin enable, 1: disable CS4, …","Field <code>CS4_DIS</code> writer - SPI CS4 pin enable, 1: disable CS4, …","Field <code>CS5_DIS</code> reader - SPI CS5 pin enable, 1: disable CS5, …","Field <code>CS5_DIS</code> writer - SPI CS5 pin enable, 1: disable CS5, …","Field <code>CS_KEEP_ACTIVE</code> reader - spi cs line keep low when …","Field <code>CS_KEEP_ACTIVE</code> writer - spi cs line keep low when …","Field <code>DATA_DTR_EN</code> reader - 1: SPI clk and data of SPI_DOUT …","Field <code>DQS_IDLE_EDGE</code> reader - The default value of spi_dqs. …","Field <code>MASTER_CS_POL</code> reader - In the master mode the bits …","Field <code>MASTER_CS_POL</code> writer - In the master mode the bits …","SPI misc register","Field <code>QUAD_DIN_PIN_SWAP</code> reader - 1: SPI quad input swap …","Field <code>QUAD_DIN_PIN_SWAP</code> writer - 1: SPI quad input swap …","Register <code>MISC</code> reader","Field <code>SLAVE_CS_POL</code> reader - spi slave input cs polarity …","Field <code>SLAVE_CS_POL</code> writer - spi slave input cs polarity …","Register <code>MISC</code> writer","Bit 18 - 1: SPI clk and data of SPI_SEND_ADDR state are in …","Writes raw bits to the register.","","","Bit 6 - 1: spi clk out disable, 0: spi clk out enable. Can …","Bit 6 - 1: spi clk out disable, 0: spi clk out enable. Can …","Bit 29 - 1: spi clk line is high when idle 0: spi clk line …","Bit 29 - 1: spi clk line is high when idle 0: spi clk line …","Bit 16 - 1: SPI master DTR mode is applied to SPI clk, …","Bit 19 - 1: SPI clk and data of SPI_SEND_CMD state are in …","Bit 0 - SPI CS0 pin enable, 1: disable CS0, 0: spi_cs0 …","Bit 0 - SPI CS0 pin enable, 1: disable CS0, 0: spi_cs0 …","Bit 1 - SPI CS1 pin enable, 1: disable CS1, 0: spi_cs1 …","Bit 1 - SPI CS1 pin enable, 1: disable CS1, 0: spi_cs1 …","Bit 2 - SPI CS2 pin enable, 1: disable CS2, 0: spi_cs2 …","Bit 2 - SPI CS2 pin enable, 1: disable CS2, 0: spi_cs2 …","Bit 3 - SPI CS3 pin enable, 1: disable CS3, 0: spi_cs3 …","Bit 3 - SPI CS3 pin enable, 1: disable CS3, 0: spi_cs3 …","Bit 4 - SPI CS4 pin enable, 1: disable CS4, 0: spi_cs4 …","Bit 4 - SPI CS4 pin enable, 1: disable CS4, 0: spi_cs4 …","Bit 5 - SPI CS5 pin enable, 1: disable CS5, 0: spi_cs5 …","Bit 5 - SPI CS5 pin enable, 1: disable CS5, 0: spi_cs5 …","Bit 30 - spi cs line keep low when the bit is set. Can be …","Bit 30 - spi cs line keep low when the bit is set. Can be …","Bit 17 - 1: SPI clk and data of SPI_DOUT and SPI_DIN state …","Bit 24 - The default value of spi_dqs. Can be configured …","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","Bits 7:12 - In the master mode the bits are the polarity …","Bits 7:12 - In the master mode the bits are the polarity …","Bit 31 - 1: SPI quad input swap enable, swap FSPID with …","Bit 31 - 1: SPI quad input swap enable, swap FSPID with …","Bit 23 - spi slave input cs polarity select. 1: inv 0: not …","Bit 23 - spi slave input cs polarity select. 1: inv 0: not …","","","","Field <code>MS_DATA_BITLEN</code> reader - The value of these bits is …","Field <code>MS_DATA_BITLEN</code> writer - The value of these bits is …","SPI data bit length control register","Register <code>MS_DLEN</code> reader","Register <code>MS_DLEN</code> writer","Writes raw bits to the register.","","","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","Bits 0:17 - The value of these bits is the configured SPI …","Bits 0:17 - The value of these bits is the configured SPI …","","","","Field <code>CLK_MODE_13</code> reader - {CPOL, CPHA},1: support spi clk …","Field <code>CLK_MODE_13</code> writer - {CPOL, CPHA},1: support spi clk …","Field <code>CLK_MODE</code> reader - SPI clock mode bits. 0: SPI clock …","Field <code>CLK_MODE</code> writer - SPI clock mode bits. 0: SPI clock …","Field <code>DMA_SEG_MAGIC_VALUE</code> reader - The magic value of BM …","Field <code>DMA_SEG_MAGIC_VALUE</code> writer - The magic value of BM …","Field <code>MODE</code> reader - Set SPI work mode. 1: slave mode 0: …","Field <code>MODE</code> writer - Set SPI work mode. 1: slave mode 0: …","Register <code>SLAVE</code> reader","Field <code>RSCK_DATA_OUT</code> reader - It saves half a cycle when …","Field <code>RSCK_DATA_OUT</code> writer - It saves half a cycle when …","SPI slave control register","Field <code>SLV_RDBUF_BITLEN_EN</code> reader - 1: SPI_SLV_DATA_BITLEN …","Field <code>SLV_RDBUF_BITLEN_EN</code> writer - 1: SPI_SLV_DATA_BITLEN …","Field <code>SLV_RDDMA_BITLEN_EN</code> reader - 1: SPI_SLV_DATA_BITLEN …","Field <code>SLV_RDDMA_BITLEN_EN</code> writer - 1: SPI_SLV_DATA_BITLEN …","Field <code>SLV_WRBUF_BITLEN_EN</code> reader - 1: SPI_SLV_DATA_BITLEN …","Field <code>SLV_WRBUF_BITLEN_EN</code> writer - 1: SPI_SLV_DATA_BITLEN …","Field <code>SLV_WRDMA_BITLEN_EN</code> reader - 1: SPI_SLV_DATA_BITLEN …","Field <code>SLV_WRDMA_BITLEN_EN</code> writer - 1: SPI_SLV_DATA_BITLEN …","Field <code>SOFT_RESET</code> writer - Software reset enable, reset the …","Field <code>USR_CONF</code> reader - 1: Enable the DMA CONF phase of …","Field <code>USR_CONF</code> writer - 1: Enable the DMA CONF phase of …","Register <code>SLAVE</code> writer","Writes raw bits to the register.","","","Bits 0:1 - SPI clock mode bits. 0: SPI clock is off when …","Bits 0:1 - SPI clock mode bits. 0: SPI clock is off when …","Bit 2 - {CPOL, CPHA},1: support spi clk mode 1 and 3, …","Bit 2 - {CPOL, CPHA},1: support spi clk mode 1 and 3, …","Bits 22:25 - The magic value of BM table in master DMA …","Bits 22:25 - The magic value of BM table in master DMA …","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","Bit 26 - Set SPI work mode. 1: slave mode 0: master mode.","Bit 26 - Set SPI work mode. 1: slave mode 0: master mode.","Bit 3 - It saves half a cycle when tsck is the same as …","Bit 3 - It saves half a cycle when tsck is the same as …","Bit 10 - 1: SPI_SLV_DATA_BITLEN stores data bit length of …","Bit 10 - 1: SPI_SLV_DATA_BITLEN stores data bit length of …","Bit 8 - 1: SPI_SLV_DATA_BITLEN stores data bit length of …","Bit 8 - 1: SPI_SLV_DATA_BITLEN stores data bit length of …","Bit 11 - 1: SPI_SLV_DATA_BITLEN stores data bit length of …","Bit 11 - 1: SPI_SLV_DATA_BITLEN stores data bit length of …","Bit 9 - 1: SPI_SLV_DATA_BITLEN stores data bit length of …","Bit 9 - 1: SPI_SLV_DATA_BITLEN stores data bit length of …","Bit 27 - Software reset enable, reset the spi clock line …","","","","Bit 28 - 1: Enable the DMA CONF phase of current seg-trans …","Bit 28 - 1: Enable the DMA CONF phase of current seg-trans …","Register <code>SLAVE1</code> reader","SPI slave control register 1","Field <code>SLV_DATA_BITLEN</code> reader - The transferred data bit …","Field <code>SLV_DATA_BITLEN</code> writer - The transferred data bit …","Field <code>SLV_LAST_ADDR</code> reader - In the slave mode it is the …","Field <code>SLV_LAST_ADDR</code> writer - In the slave mode it is the …","Field <code>SLV_LAST_COMMAND</code> reader - In the slave mode it is …","Field <code>SLV_LAST_COMMAND</code> writer - In the slave mode it is …","Register <code>SLAVE1</code> writer","Writes raw bits to the register.","","","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","Bits 0:17 - The transferred data bit length in SPI slave …","Bits 0:17 - The transferred data bit length in SPI slave …","Bits 26:31 - In the slave mode it is the value of address.","Bits 26:31 - In the slave mode it is the value of address.","Bits 18:25 - In the slave mode it is the value of command.","Bits 18:25 - In the slave mode it is the value of command.","","","","Field <code>CK_OUT_EDGE</code> reader - the bit combined with …","Field <code>CK_OUT_EDGE</code> writer - the bit combined with …","Field <code>CS_HOLD</code> reader - spi cs keep low when spi is in done …","Field <code>CS_HOLD</code> writer - spi cs keep low when spi is in done …","Field <code>CS_SETUP</code> reader - spi cs is enable when spi is in …","Field <code>CS_SETUP</code> writer - spi cs is enable when spi is in …","Field <code>DOUTDIN</code> reader - Set the bit to enable full duplex …","Field <code>DOUTDIN</code> writer - Set the bit to enable full duplex …","Field <code>FWRITE_DUAL</code> reader - In the write operations …","Field <code>FWRITE_DUAL</code> writer - In the write operations …","Field <code>FWRITE_OCT</code> reader - In the write operations …","Field <code>FWRITE_QUAD</code> reader - In the write operations …","Field <code>FWRITE_QUAD</code> writer - In the write operations …","Field <code>OPI_MODE</code> reader - Just for master mode. 1: spi …","Field <code>QPI_MODE</code> reader - Both for master mode and slave …","Field <code>QPI_MODE</code> writer - Both for master mode and slave …","Register <code>USER</code> reader","Field <code>RSCK_I_EDGE</code> reader - In the slave mode, this bit can …","Field <code>RSCK_I_EDGE</code> writer - In the slave mode, this bit can …","Field <code>SIO</code> reader - Set the bit to enable 3-line half …","Field <code>SIO</code> writer - Set the bit to enable 3-line half …","Field <code>TSCK_I_EDGE</code> reader - In the slave mode, this bit can …","Field <code>TSCK_I_EDGE</code> writer - In the slave mode, this bit can …","SPI USER control register","Field <code>USR_ADDR</code> reader - This bit enable the address phase …","Field <code>USR_ADDR</code> writer - This bit enable the address phase …","Field <code>USR_COMMAND</code> reader - This bit enable the command …","Field <code>USR_COMMAND</code> writer - This bit enable the command …","Field <code>USR_CONF_NXT</code> reader - 1: Enable the DMA CONF phase …","Field <code>USR_CONF_NXT</code> writer - 1: Enable the DMA CONF phase …","Field <code>USR_DUMMY_IDLE</code> reader - spi clock is disable in …","Field <code>USR_DUMMY_IDLE</code> writer - spi clock is disable in …","Field <code>USR_DUMMY</code> reader - This bit enable the dummy phase …","Field <code>USR_DUMMY</code> writer - This bit enable the dummy phase …","Field <code>USR_MISO_HIGHPART</code> reader - read-data phase only …","Field <code>USR_MISO_HIGHPART</code> writer - read-data phase only …","Field <code>USR_MISO</code> reader - This bit enable the read-data …","Field <code>USR_MISO</code> writer - This bit enable the read-data …","Field <code>USR_MOSI_HIGHPART</code> reader - write-data phase only …","Field <code>USR_MOSI_HIGHPART</code> writer - write-data phase only …","Field <code>USR_MOSI</code> reader - This bit enable the write-data …","Field <code>USR_MOSI</code> writer - This bit enable the write-data …","Register <code>USER</code> writer","Writes raw bits to the register.","","","Bit 9 - the bit combined with spi_mosi_delay_mode bits to …","Bit 9 - the bit combined with spi_mosi_delay_mode bits to …","Bit 6 - spi cs keep low when spi is in done phase. 1: …","Bit 6 - spi cs keep low when spi is in done phase. 1: …","Bit 7 - spi cs is enable when spi is in prepare phase. 1: …","Bit 7 - spi cs is enable when spi is in prepare phase. 1: …","Bit 0 - Set the bit to enable full duplex communication. …","Bit 0 - Set the bit to enable full duplex communication. …","Returns the argument unchanged.","Bit 12 - In the write operations read-data phase apply 2 …","Bit 12 - In the write operations read-data phase apply 2 …","Bit 14 - In the write operations read-data phase apply 8 …","Bit 13 - In the write operations read-data phase apply 4 …","Bit 13 - In the write operations read-data phase apply 4 …","Calls <code>U::from(self)</code>.","Bit 4 - Just for master mode. 1: spi controller is in OPI …","Bit 3 - Both for master mode and slave mode. 1: spi …","Bit 3 - Both for master mode and slave mode. 1: spi …","Bit 8 - In the slave mode, this bit can be used to change …","Bit 8 - In the slave mode, this bit can be used to change …","Bit 17 - Set the bit to enable 3-line half duplex …","Bit 17 - Set the bit to enable 3-line half duplex …","","","Bit 5 - In the slave mode, this bit can be used to change …","Bit 5 - In the slave mode, this bit can be used to change …","","Bit 30 - This bit enable the address phase of an …","Bit 30 - This bit enable the address phase of an …","Bit 31 - This bit enable the command phase of an …","Bit 31 - This bit enable the command phase of an …","Bit 15 - 1: Enable the DMA CONF phase of next seg-trans …","Bit 15 - 1: Enable the DMA CONF phase of next seg-trans …","Bit 29 - This bit enable the dummy phase of an operation. …","Bit 29 - This bit enable the dummy phase of an operation. …","Bit 26 - spi clock is disable in dummy phase when the bit …","Bit 26 - spi clock is disable in dummy phase when the bit …","Bit 28 - This bit enable the read-data phase of an …","Bit 28 - This bit enable the read-data phase of an …","Bit 24 - read-data phase only access to high-part of the …","Bit 24 - read-data phase only access to high-part of the …","Bit 27 - This bit enable the write-data phase of an …","Bit 27 - This bit enable the write-data phase of an …","Bit 25 - write-data phase only access to high-part of the …","Bit 25 - write-data phase only access to high-part of the …","Field <code>CS_HOLD_TIME</code> reader - delay cycles of cs pin by spi …","Field <code>CS_HOLD_TIME</code> writer - delay cycles of cs pin by spi …","Field <code>CS_SETUP_TIME</code> reader - (cycles+1) of prepare phase …","Field <code>CS_SETUP_TIME</code> writer - (cycles+1) of prepare phase …","Field <code>MST_WFULL_ERR_END_EN</code> reader - 1: SPI transfer is …","Field <code>MST_WFULL_ERR_END_EN</code> writer - 1: SPI transfer is …","Register <code>USER1</code> reader","SPI USER control register 1","Field <code>USR_ADDR_BITLEN</code> reader - The length in bits of …","Field <code>USR_ADDR_BITLEN</code> writer - The length in bits of …","Field <code>USR_DUMMY_CYCLELEN</code> reader - The length in spi_clk …","Field <code>USR_DUMMY_CYCLELEN</code> writer - The length in spi_clk …","Register <code>USER1</code> writer","Writes raw bits to the register.","","","Bits 22:26 - delay cycles of cs pin by spi clock this bits …","Bits 22:26 - delay cycles of cs pin by spi clock this bits …","Bits 17:21 - (cycles+1) of prepare phase by spi clock this …","Bits 17:21 - (cycles+1) of prepare phase by spi clock this …","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","Bit 16 - 1: SPI transfer is ended when SPI RX AFIFO wfull …","Bit 16 - 1: SPI transfer is ended when SPI RX AFIFO wfull …","","","","Bits 27:31 - The length in bits of address phase. The …","Bits 27:31 - The length in bits of address phase. The …","Bits 0:7 - The length in spi_clk cycles of dummy phase. …","Bits 0:7 - The length in spi_clk cycles of dummy phase. …","Field <code>MST_REMPTY_ERR_END_EN</code> reader - 1: SPI transfer is …","Field <code>MST_REMPTY_ERR_END_EN</code> writer - 1: SPI transfer is …","Register <code>USER2</code> reader","SPI USER control register 2","Field <code>USR_COMMAND_BITLEN</code> reader - The length in bits of …","Field <code>USR_COMMAND_BITLEN</code> writer - The length in bits of …","Field <code>USR_COMMAND_VALUE</code> reader - The value of command. Can …","Field <code>USR_COMMAND_VALUE</code> writer - The value of command. Can …","Register <code>USER2</code> writer","Writes raw bits to the register.","","","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","Bit 27 - 1: SPI transfer is ended when SPI TX AFIFO read …","Bit 27 - 1: SPI transfer is ended when SPI TX AFIFO read …","","","","Bits 28:31 - The length in bits of command phase. The …","Bits 28:31 - The length in bits of command phase. The …","Bits 0:15 - The value of command. Can be configured in …","Bits 0:15 - The value of command. Can be configured in …","Field <code>BUF0</code> reader - data buffer","Field <code>BUF0</code> writer - data buffer","Register <code>W0</code> reader","Register <code>W0</code> writer","SPI CPU-controlled buffer0","Writes raw bits to the register.","","","Bits 0:31 - data buffer","Bits 0:31 - data buffer","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","","","","Field <code>BUF1</code> reader - data buffer","Field <code>BUF1</code> writer - data buffer","Register <code>W1</code> reader","Register <code>W1</code> writer","SPI CPU-controlled buffer1","Writes raw bits to the register.","","","Bits 0:31 - data buffer","Bits 0:31 - data buffer","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","","","","Field <code>BUF10</code> reader - data buffer","Field <code>BUF10</code> writer - data buffer","Register <code>W10</code> reader","Register <code>W10</code> writer","SPI CPU-controlled buffer10","Writes raw bits to the register.","","","Bits 0:31 - data buffer","Bits 0:31 - data buffer","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","","","","Field <code>BUF11</code> reader - data buffer","Field <code>BUF11</code> writer - data buffer","Register <code>W11</code> reader","Register <code>W11</code> writer","SPI CPU-controlled buffer11","Writes raw bits to the register.","","","Bits 0:31 - data buffer","Bits 0:31 - data buffer","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","","","","Field <code>BUF12</code> reader - data buffer","Field <code>BUF12</code> writer - data buffer","Register <code>W12</code> reader","Register <code>W12</code> writer","SPI CPU-controlled buffer12","Writes raw bits to the register.","","","Bits 0:31 - data buffer","Bits 0:31 - data buffer","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","","","","Field <code>BUF13</code> reader - data buffer","Field <code>BUF13</code> writer - data buffer","Register <code>W13</code> reader","Register <code>W13</code> writer","SPI CPU-controlled buffer13","Writes raw bits to the register.","","","Bits 0:31 - data buffer","Bits 0:31 - data buffer","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","","","","Field <code>BUF14</code> reader - data buffer","Field <code>BUF14</code> writer - data buffer","Register <code>W14</code> reader","Register <code>W14</code> writer","SPI CPU-controlled buffer14","Writes raw bits to the register.","","","Bits 0:31 - data buffer","Bits 0:31 - data buffer","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","","","","Field <code>BUF15</code> reader - data buffer","Field <code>BUF15</code> writer - data buffer","Register <code>W15</code> reader","Register <code>W15</code> writer","SPI CPU-controlled buffer15","Writes raw bits to the register.","","","Bits 0:31 - data buffer","Bits 0:31 - data buffer","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","","","","Field <code>BUF2</code> reader - data buffer","Field <code>BUF2</code> writer - data buffer","Register <code>W2</code> reader","Register <code>W2</code> writer","SPI CPU-controlled buffer2","Writes raw bits to the register.","","","Bits 0:31 - data buffer","Bits 0:31 - data buffer","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","","","","Field <code>BUF3</code> reader - data buffer","Field <code>BUF3</code> writer - data buffer","Register <code>W3</code> reader","Register <code>W3</code> writer","SPI CPU-controlled buffer3","Writes raw bits to the register.","","","Bits 0:31 - data buffer","Bits 0:31 - data buffer","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","","","","Field <code>BUF4</code> reader - data buffer","Field <code>BUF4</code> writer - data buffer","Register <code>W4</code> reader","Register <code>W4</code> writer","SPI CPU-controlled buffer4","Writes raw bits to the register.","","","Bits 0:31 - data buffer","Bits 0:31 - data buffer","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","","","","Field <code>BUF5</code> reader - data buffer","Field <code>BUF5</code> writer - data buffer","Register <code>W5</code> reader","Register <code>W5</code> writer","SPI CPU-controlled buffer5","Writes raw bits to the register.","","","Bits 0:31 - data buffer","Bits 0:31 - data buffer","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","","","","Field <code>BUF6</code> reader - data buffer","Field <code>BUF6</code> writer - data buffer","Register <code>W6</code> reader","Register <code>W6</code> writer","SPI CPU-controlled buffer6","Writes raw bits to the register.","","","Bits 0:31 - data buffer","Bits 0:31 - data buffer","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","","","","Field <code>BUF7</code> reader - data buffer","Field <code>BUF7</code> writer - data buffer","Register <code>W7</code> reader","Register <code>W7</code> writer","SPI CPU-controlled buffer7","Writes raw bits to the register.","","","Bits 0:31 - data buffer","Bits 0:31 - data buffer","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","","","","Field <code>BUF8</code> reader - data buffer","Field <code>BUF8</code> writer - data buffer","Register <code>W8</code> reader","Register <code>W8</code> writer","SPI CPU-controlled buffer8","Writes raw bits to the register.","","","Bits 0:31 - data buffer","Bits 0:31 - data buffer","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","","","","Field <code>BUF9</code> reader - data buffer","Field <code>BUF9</code> writer - data buffer","Register <code>W9</code> reader","Register <code>W9</code> writer","SPI CPU-controlled buffer9","Writes raw bits to the register.","","","Bits 0:31 - data buffer","Bits 0:31 - data buffer","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","","","","BT_LPCK_DIV_FRAC (rw) register accessor: low power clock …","BT_LPCK_DIV_INT (rw) register accessor: clock config …","CACHE_CONTROL (rw) register accessor: cache control …","CLOCK_GATE (rw) register accessor: clock gating register","COMB_PVT_ERR_HVT_SITE0 (r) register accessor: mem pvt …","COMB_PVT_ERR_HVT_SITE1 (r) register accessor: mem pvt …","COMB_PVT_ERR_HVT_SITE2 (r) register accessor: mem pvt …","COMB_PVT_ERR_HVT_SITE3 (r) register accessor: mem pvt …","COMB_PVT_ERR_LVT_SITE0 (r) register accessor: mem pvt …","COMB_PVT_ERR_LVT_SITE1 (r) register accessor: mem pvt …","COMB_PVT_ERR_LVT_SITE2 (r) register accessor: mem pvt …","COMB_PVT_ERR_LVT_SITE3 (r) register accessor: mem pvt …","COMB_PVT_ERR_NVT_SITE0 (r) register accessor: mem pvt …","COMB_PVT_ERR_NVT_SITE1 (r) register accessor: mem pvt …","COMB_PVT_ERR_NVT_SITE2 (r) register accessor: mem pvt …","COMB_PVT_ERR_NVT_SITE3 (r) register accessor: mem pvt …","COMB_PVT_HVT_CONF (rw) register accessor: mem pvt register","COMB_PVT_LVT_CONF (rw) register accessor: mem pvt register","COMB_PVT_NVT_CONF (rw) register accessor: mem pvt register","CPU_INTR_FROM_CPU_0 (rw) register accessor: interrupt …","CPU_INTR_FROM_CPU_1 (rw) register accessor: interrupt …","CPU_INTR_FROM_CPU_2 (rw) register accessor: interrupt …","CPU_INTR_FROM_CPU_3 (rw) register accessor: interrupt …","CPU_PERI_CLK_EN (rw) register accessor: cpu_peripheral …","CPU_PERI_RST_EN (rw) register accessor: cpu_peripheral …","CPU_PER_CONF (rw) register accessor: cpu clock config …","EDMA_CTRL (rw) register accessor: edma clcok and reset …","EXTERNAL_DEVICE_ENCRYPT_DECRYPT_CONTROL (rw) register …","MEM_PD_MASK (rw) register accessor: memory power down mask …","MEM_PVT (rw) register accessor: mem pvt register","PERIP_CLK_EN0 (rw) register accessor: peripheral clock …","PERIP_CLK_EN1 (rw) register accessor: peripheral clock …","PERIP_RST_EN0 (rw) register accessor: reserved","PERIP_RST_EN1 (rw) register accessor: peripheral reset …","REDUNDANT_ECO_CTRL (rw) register accessor: eco register","REG_DATE (rw) register accessor: Version register","RSA_PD_CTRL (rw) register accessor: rsa memory power …","RTC_FASTMEM_CONFIG (rw) register accessor: fast memory …","RTC_FASTMEM_CRC (r) register accessor: reserved","Register block","SYSCLK_CONF (rw) register accessor: system clock config …","","","low power clock configuration register","0x24 - low power clock configuration register","clock config register","0x20 - clock config register","cache control register","0x40 - cache control register","clock gating register","0x54 - clock gating register","mem pvt register","0x74 - mem pvt register","mem pvt register","0x80 - mem pvt register","mem pvt register","0x8c - mem pvt register","mem pvt register","0x98 - mem pvt register","mem pvt register","0x6c - mem pvt register","mem pvt register","0x78 - mem pvt register","mem pvt register","0x84 - mem pvt register","mem pvt register","0x90 - mem pvt register","mem pvt register","0x70 - mem pvt register","mem pvt register","0x7c - mem pvt register","mem pvt register","0x88 - mem pvt register","mem pvt register","0x94 - mem pvt register","mem pvt register","0x68 - mem pvt register","mem pvt register","0x60 - mem pvt register","mem pvt register","0x64 - mem pvt register","interrupt generate register","0x28 - interrupt generate register","interrupt generate register","0x2c - interrupt generate register","interrupt generate register","0x30 - interrupt generate register","interrupt generate register","0x34 - interrupt generate register","cpu clock config register","0x08 - cpu clock config register","cpu_peripheral clock gating register","0x00 - cpu_peripheral clock gating register","cpu_peripheral reset register","0x04 - cpu_peripheral reset register","edma clcok and reset register","0x3c - edma clcok and reset register","SYSTEM_EXTERNAL_DEVICE_ENCRYPT_DECRYPT_CONTROL_REG","0x44 - SYSTEM_EXTERNAL_DEVICE_ENCRYPT_DECRYPT_CONTROL_REG","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","memory power down mask register","0x0c - memory power down mask register","mem pvt register","0x5c - mem pvt register","peripheral clock gating register","0x10 - peripheral clock gating register","peripheral clock gating register","0x14 - peripheral clock gating register","reserved","0x18 - reserved","peripheral reset register","0x1c - peripheral reset register","eco register","0x50 - eco register","Version register","0xffc - Version register","rsa memory power control register","0x38 - rsa memory power control register","fast memory config register","0x48 - fast memory config register","reserved","0x4c - reserved","system clock config register","0x58 - system clock config register","","","","Field <code>BT_LPCK_DIV_A</code> reader - This field is lower power …","Field <code>BT_LPCK_DIV_A</code> writer - This field is lower power …","Field <code>BT_LPCK_DIV_B</code> reader - This field is lower power …","Field <code>BT_LPCK_DIV_B</code> writer - This field is lower power …","low power clock configuration register","Field <code>LPCLK_RTC_EN</code> reader - Set 1 to enable RTC low power …","Field <code>LPCLK_RTC_EN</code> writer - Set 1 to enable RTC low power …","Field <code>LPCLK_SEL_8M</code> reader - Set 1 to select 8m clock as …","Field <code>LPCLK_SEL_8M</code> writer - Set 1 to select 8m clock as …","Field <code>LPCLK_SEL_RTC_SLOW</code> reader - Set 1 to select rtc-slow …","Field <code>LPCLK_SEL_RTC_SLOW</code> writer - Set 1 to select rtc-slow …","Field <code>LPCLK_SEL_XTAL32K</code> reader - Set 1 to select xtal32k …","Field <code>LPCLK_SEL_XTAL32K</code> writer - Set 1 to select xtal32k …","Field <code>LPCLK_SEL_XTAL</code> reader - Set 1 to select xtal clock …","Field <code>LPCLK_SEL_XTAL</code> writer - Set 1 to select xtal clock …","Register <code>BT_LPCK_DIV_FRAC</code> reader","Register <code>BT_LPCK_DIV_FRAC</code> writer","Writes raw bits to the register.","","","Bits 12:23 - This field is lower power clock frequent …","Bits 12:23 - This field is lower power clock frequent …","Bits 0:11 - This field is lower power clock frequent …","Bits 0:11 - This field is lower power clock frequent …","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","Bit 28 - Set 1 to enable RTC low power clock","Bit 28 - Set 1 to enable RTC low power clock","Bit 25 - Set 1 to select 8m clock as rtc low power clock","Bit 25 - Set 1 to select 8m clock as rtc low power clock","Bit 24 - Set 1 to select rtc-slow clock as rtc low power …","Bit 24 - Set 1 to select rtc-slow clock as rtc low power …","Bit 26 - Set 1 to select xtal clock as rtc low power clock","Bit 26 - Set 1 to select xtal clock as rtc low power clock","Bit 27 - Set 1 to select xtal32k clock as low power clock","Bit 27 - Set 1 to select xtal32k clock as low power clock","","","","clock config register","Field <code>BT_LPCK_DIV_NUM</code> reader - This field is lower power …","Field <code>BT_LPCK_DIV_NUM</code> writer - This field is lower power …","Register <code>BT_LPCK_DIV_INT</code> reader","Register <code>BT_LPCK_DIV_INT</code> writer","Writes raw bits to the register.","","","Bits 0:11 - This field is lower power clock frequent …","Bits 0:11 - This field is lower power clock frequent …","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","","","","cache control register","Field <code>DCACHE_CLK_ON</code> reader - Set 1 to enable dcache clock","Field <code>DCACHE_CLK_ON</code> writer - Set 1 to enable dcache clock","Field <code>DCACHE_RESET</code> reader - Set 1 to let dcache reset","Field <code>DCACHE_RESET</code> writer - Set 1 to let dcache reset","Field <code>ICACHE_CLK_ON</code> reader - Set 1 to enable icache clock","Field <code>ICACHE_CLK_ON</code> writer - Set 1 to enable icache clock","Field <code>ICACHE_RESET</code> reader - Set 1 to let icache reset","Field <code>ICACHE_RESET</code> writer - Set 1 to let icache reset","Register <code>CACHE_CONTROL</code> reader","Register <code>CACHE_CONTROL</code> writer","Writes raw bits to the register.","","","Bit 2 - Set 1 to enable dcache clock","Bit 2 - Set 1 to enable dcache clock","Bit 3 - Set 1 to let dcache reset","Bit 3 - Set 1 to let dcache reset","Returns the argument unchanged.","Bit 0 - Set 1 to enable icache clock","Bit 0 - Set 1 to enable icache clock","Bit 1 - Set 1 to let icache reset","Bit 1 - Set 1 to let icache reset","Calls <code>U::from(self)</code>.","","","","Field <code>CLK_EN</code> reader - reg_clk_en","Field <code>CLK_EN</code> writer - reg_clk_en","clock gating register","Register <code>CLOCK_GATE</code> reader","Register <code>CLOCK_GATE</code> writer","Writes raw bits to the register.","","","Bit 0 - reg_clk_en","Bit 0 - reg_clk_en","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","","","","mem pvt register","Field <code>COMB_TIMING_ERR_CNT_HVT_SITE0</code> reader - …","Register <code>COMB_PVT_ERR_HVT_SITE0</code> reader","","","Bits 0:15 - reg_comb_timing_err_cnt_hvt_site0","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","","","","mem pvt register","Field <code>COMB_TIMING_ERR_CNT_HVT_SITE1</code> reader - …","Register <code>COMB_PVT_ERR_HVT_SITE1</code> reader","","","Bits 0:15 - reg_comb_timing_err_cnt_hvt_site1","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","","","","mem pvt register","Field <code>COMB_TIMING_ERR_CNT_HVT_SITE2</code> reader - …","Register <code>COMB_PVT_ERR_HVT_SITE2</code> reader","","","Bits 0:15 - reg_comb_timing_err_cnt_hvt_site2","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","","","","mem pvt register","Field <code>COMB_TIMING_ERR_CNT_HVT_SITE3</code> reader - …","Register <code>COMB_PVT_ERR_HVT_SITE3</code> reader","","","Bits 0:15 - reg_comb_timing_err_cnt_hvt_site3","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","","","","mem pvt register","Field <code>COMB_TIMING_ERR_CNT_LVT_SITE0</code> reader - …","Register <code>COMB_PVT_ERR_LVT_SITE0</code> reader","","","Bits 0:15 - reg_comb_timing_err_cnt_lvt_site0","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","","","","mem pvt register","Field <code>COMB_TIMING_ERR_CNT_LVT_SITE1</code> reader - …","Register <code>COMB_PVT_ERR_LVT_SITE1</code> reader","","","Bits 0:15 - reg_comb_timing_err_cnt_lvt_site1","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","","","","mem pvt register","Field <code>COMB_TIMING_ERR_CNT_LVT_SITE2</code> reader - …","Register <code>COMB_PVT_ERR_LVT_SITE2</code> reader","","","Bits 0:15 - reg_comb_timing_err_cnt_lvt_site2","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","","","","mem pvt register","Field <code>COMB_TIMING_ERR_CNT_LVT_SITE3</code> reader - …","Register <code>COMB_PVT_ERR_LVT_SITE3</code> reader","","","Bits 0:15 - reg_comb_timing_err_cnt_lvt_site3","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","","","","mem pvt register","Field <code>COMB_TIMING_ERR_CNT_NVT_SITE0</code> reader - …","Register <code>COMB_PVT_ERR_NVT_SITE0</code> reader","","","Bits 0:15 - reg_comb_timing_err_cnt_nvt_site0","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","","","","mem pvt register","Field <code>COMB_TIMING_ERR_CNT_NVT_SITE1</code> reader - …","Register <code>COMB_PVT_ERR_NVT_SITE1</code> reader","","","Bits 0:15 - reg_comb_timing_err_cnt_nvt_site1","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","","","","mem pvt register","Field <code>COMB_TIMING_ERR_CNT_NVT_SITE2</code> reader - …","Register <code>COMB_PVT_ERR_NVT_SITE2</code> reader","","","Bits 0:15 - reg_comb_timing_err_cnt_nvt_site2","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","","","","mem pvt register","Field <code>COMB_TIMING_ERR_CNT_NVT_SITE3</code> reader - …","Register <code>COMB_PVT_ERR_NVT_SITE3</code> reader","","","Bits 0:15 - reg_comb_timing_err_cnt_nvt_site3","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","","","","Field <code>COMB_ERR_CNT_CLR_HVT</code> writer - …","Field <code>COMB_PATH_LEN_HVT</code> reader - reg_comb_path_len_hvt","Field <code>COMB_PATH_LEN_HVT</code> writer - reg_comb_path_len_hvt","mem pvt register","Field <code>COMB_PVT_MONITOR_EN_HVT</code> reader - …","Field <code>COMB_PVT_MONITOR_EN_HVT</code> writer - …","Register <code>COMB_PVT_HVT_CONF</code> reader","Register <code>COMB_PVT_HVT_CONF</code> writer","Writes raw bits to the register.","","","Bit 6 - reg_comb_err_cnt_clr_hvt","Bits 0:5 - reg_comb_path_len_hvt","Bits 0:5 - reg_comb_path_len_hvt","Bit 7 - reg_comb_pvt_monitor_en_hvt","Bit 7 - reg_comb_pvt_monitor_en_hvt","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","","","","Field <code>COMB_ERR_CNT_CLR_LVT</code> writer - …","Field <code>COMB_PATH_LEN_LVT</code> reader - reg_comb_path_len_lvt","Field <code>COMB_PATH_LEN_LVT</code> writer - reg_comb_path_len_lvt","mem pvt register","Field <code>COMB_PVT_MONITOR_EN_LVT</code> reader - …","Field <code>COMB_PVT_MONITOR_EN_LVT</code> writer - …","Register <code>COMB_PVT_LVT_CONF</code> reader","Register <code>COMB_PVT_LVT_CONF</code> writer","Writes raw bits to the register.","","","Bit 6 - reg_comb_err_cnt_clr_lvt","Bits 0:5 - reg_comb_path_len_lvt","Bits 0:5 - reg_comb_path_len_lvt","Bit 7 - reg_comb_pvt_monitor_en_lvt","Bit 7 - reg_comb_pvt_monitor_en_lvt","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","","","","Field <code>COMB_ERR_CNT_CLR_NVT</code> writer - …","Field <code>COMB_PATH_LEN_NVT</code> reader - reg_comb_path_len_nvt","Field <code>COMB_PATH_LEN_NVT</code> writer - reg_comb_path_len_nvt","Field <code>COMB_PVT_MONITOR_EN_NVT</code> reader - …","Field <code>COMB_PVT_MONITOR_EN_NVT</code> writer - …","mem pvt register","Register <code>COMB_PVT_NVT_CONF</code> reader","Register <code>COMB_PVT_NVT_CONF</code> writer","Writes raw bits to the register.","","","Bit 6 - reg_comb_err_cnt_clr_nvt","Bits 0:5 - reg_comb_path_len_nvt","Bits 0:5 - reg_comb_path_len_nvt","Bit 7 - reg_comb_pvt_monitor_en_nvt","Bit 7 - reg_comb_pvt_monitor_en_nvt","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","","","","Field <code>CPU_INTR_FROM_CPU_0</code> reader - Set 1 to generate cpu …","interrupt generate register","Field <code>CPU_INTR_FROM_CPU_0</code> writer - Set 1 to generate cpu …","Register <code>CPU_INTR_FROM_CPU_0</code> reader","Register <code>CPU_INTR_FROM_CPU_0</code> writer","Writes raw bits to the register.","","","Bit 0 - Set 1 to generate cpu interrupt 0","Bit 0 - Set 1 to generate cpu interrupt 0","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","","","","Field <code>CPU_INTR_FROM_CPU_1</code> reader - Set 1 to generate cpu …","interrupt generate register","Field <code>CPU_INTR_FROM_CPU_1</code> writer - Set 1 to generate cpu …","Register <code>CPU_INTR_FROM_CPU_1</code> reader","Register <code>CPU_INTR_FROM_CPU_1</code> writer","Writes raw bits to the register.","","","Bit 0 - Set 1 to generate cpu interrupt 1","Bit 0 - Set 1 to generate cpu interrupt 1","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","","","","Field <code>CPU_INTR_FROM_CPU_2</code> reader - Set 1 to generate cpu …","interrupt generate register","Field <code>CPU_INTR_FROM_CPU_2</code> writer - Set 1 to generate cpu …","Register <code>CPU_INTR_FROM_CPU_2</code> reader","Register <code>CPU_INTR_FROM_CPU_2</code> writer","Writes raw bits to the register.","","","Bit 0 - Set 1 to generate cpu interrupt 2","Bit 0 - Set 1 to generate cpu interrupt 2","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","","","","Field <code>CPU_INTR_FROM_CPU_3</code> reader - Set 1 to generate cpu …","interrupt generate register","Field <code>CPU_INTR_FROM_CPU_3</code> writer - Set 1 to generate cpu …","Register <code>CPU_INTR_FROM_CPU_3</code> reader","Register <code>CPU_INTR_FROM_CPU_3</code> writer","Writes raw bits to the register.","","","Bit 0 - Set 1 to generate cpu interrupt 3","Bit 0 - Set 1 to generate cpu interrupt 3","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","","","","Field <code>CPUPERIOD_SEL</code> reader - This field used to sel cpu …","Field <code>CPUPERIOD_SEL</code> writer - This field used to sel cpu …","cpu clock config register","Field <code>CPU_WAITI_DELAY_NUM</code> reader - This field used to set …","Field <code>CPU_WAITI_DELAY_NUM</code> writer - This field used to set …","Field <code>CPU_WAIT_MODE_FORCE_ON</code> reader - Set 1 to force …","Field <code>CPU_WAIT_MODE_FORCE_ON</code> writer - Set 1 to force …","Field <code>PLL_FREQ_SEL</code> reader - This field used to sel pll …","Field <code>PLL_FREQ_SEL</code> writer - This field used to sel pll …","Register <code>CPU_PER_CONF</code> reader","Register <code>CPU_PER_CONF</code> writer","Writes raw bits to the register.","","","Bit 3 - Set 1 to force cpu_waiti_clk enable.","Bit 3 - Set 1 to force cpu_waiti_clk enable.","Bits 4:7 - This field used to set delay cycle when cpu …","Bits 4:7 - This field used to set delay cycle when cpu …","Bits 0:1 - This field used to sel cpu clock frequent.","Bits 0:1 - This field used to sel cpu clock frequent.","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","Bit 2 - This field used to sel pll frequent.","Bit 2 - This field used to sel pll frequent.","","","","Field <code>CLK_EN_ASSIST_DEBUG</code> reader - Set 1 to open …","Field <code>CLK_EN_ASSIST_DEBUG</code> writer - Set 1 to open …","Field <code>CLK_EN_DEDICATED_GPIO</code> reader - Set 1 to open …","Field <code>CLK_EN_DEDICATED_GPIO</code> writer - Set 1 to open …","cpu_peripheral clock gating register","Register <code>CPU_PERI_CLK_EN</code> reader","Register <code>CPU_PERI_CLK_EN</code> writer","Writes raw bits to the register.","","","Bit 6 - Set 1 to open assist_debug module clock","Bit 6 - Set 1 to open assist_debug module clock","Bit 7 - Set 1 to open dedicated_gpio module clk","Bit 7 - Set 1 to open dedicated_gpio module clk","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","","","","cpu_peripheral reset register","Register <code>CPU_PERI_RST_EN</code> reader","Field <code>RST_EN_ASSIST_DEBUG</code> reader - Set 1 to let …","Field <code>RST_EN_ASSIST_DEBUG</code> writer - Set 1 to let …","Field <code>RST_EN_DEDICATED_GPIO</code> reader - Set 1 to let …","Field <code>RST_EN_DEDICATED_GPIO</code> writer - Set 1 to let …","Register <code>CPU_PERI_RST_EN</code> writer","Writes raw bits to the register.","","","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","Bit 6 - Set 1 to let assist_debug module reset","Bit 6 - Set 1 to let assist_debug module reset","Bit 7 - Set 1 to let dedicated_gpio module reset","Bit 7 - Set 1 to let dedicated_gpio module reset","","","","Field <code>EDMA_CLK_ON</code> reader - Set 1 to enable EDMA clock.","Field <code>EDMA_CLK_ON</code> writer - Set 1 to enable EDMA clock.","edma clcok and reset register","Field <code>EDMA_RESET</code> reader - Set 1 to let EDMA reset","Field <code>EDMA_RESET</code> writer - Set 1 to let EDMA reset","Register <code>EDMA_CTRL</code> reader","Register <code>EDMA_CTRL</code> writer","Writes raw bits to the register.","","","Bit 0 - Set 1 to enable EDMA clock.","Bit 0 - Set 1 to enable EDMA clock.","Bit 1 - Set 1 to let EDMA reset","Bit 1 - Set 1 to let EDMA reset","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","","","","Field <code>ENABLE_DOWNLOAD_DB_ENCRYPT</code> reader - Set 1 to enable …","Field <code>ENABLE_DOWNLOAD_DB_ENCRYPT</code> writer - Set 1 to enable …","Field <code>ENABLE_DOWNLOAD_G0CB_DECRYPT</code> reader - Set 1 to …","Field <code>ENABLE_DOWNLOAD_G0CB_DECRYPT</code> writer - Set 1 to …","Field <code>ENABLE_DOWNLOAD_MANUAL_ENCRYPT</code> reader - Set 1 to …","Field <code>ENABLE_DOWNLOAD_MANUAL_ENCRYPT</code> writer - Set 1 to …","Field <code>ENABLE_SPI_MANUAL_ENCRYPT</code> reader - Set 1 to enable …","Field <code>ENABLE_SPI_MANUAL_ENCRYPT</code> writer - Set 1 to enable …","SYSTEM_EXTERNAL_DEVICE_ENCRYPT_DECRYPT_CONTROL_REG","Register <code>EXTERNAL_DEVICE_ENCRYPT_DECRYPT_CONTROL</code> reader","Register <code>EXTERNAL_DEVICE_ENCRYPT_DECRYPT_CONTROL</code> writer","Writes raw bits to the register.","","","Bit 1 - Set 1 to enable download DB encrypt.","Bit 1 - Set 1 to enable download DB encrypt.","Bit 2 - Set 1 to enable download G0CB decrypt","Bit 2 - Set 1 to enable download G0CB decrypt","Bit 3 - Set 1 to enable download manual encrypt","Bit 3 - Set 1 to enable download manual encrypt","Bit 0 - Set 1 to enable the SPI manual encrypt.","Bit 0 - Set 1 to enable the SPI manual encrypt.","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","","","","Field <code>LSLP_MEM_PD_MASK</code> reader - Set 1 to mask memory power …","Field <code>LSLP_MEM_PD_MASK</code> writer - Set 1 to mask memory power …","memory power down mask register","Register <code>MEM_PD_MASK</code> reader","Register <code>MEM_PD_MASK</code> writer","Writes raw bits to the register.","","","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","Bit 0 - Set 1 to mask memory power down.","Bit 0 - Set 1 to mask memory power down.","","","","Field <code>MEM_ERR_CNT_CLR</code> writer - reg_mem_err_cnt_clr","Field <code>MEM_PATH_LEN</code> reader - reg_mem_path_len","Field <code>MEM_PATH_LEN</code> writer - reg_mem_path_len","mem pvt register","Field <code>MEM_TIMING_ERR_CNT</code> reader - reg_mem_timing_err_cnt","Field <code>MEM_VT_SEL</code> reader - reg_mem_vt_sel","Field <code>MEM_VT_SEL</code> writer - reg_mem_vt_sel","Field <code>MONITOR_EN</code> reader - reg_mem_pvt_monitor_en","Field <code>MONITOR_EN</code> writer - reg_mem_pvt_monitor_en","Register <code>MEM_PVT</code> reader","Register <code>MEM_PVT</code> writer","Writes raw bits to the register.","","","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","Bit 4 - reg_mem_err_cnt_clr","Bits 0:3 - reg_mem_path_len","Bits 0:3 - reg_mem_path_len","Bits 6:21 - reg_mem_timing_err_cnt","Bits 22:23 - reg_mem_vt_sel","Bits 22:23 - reg_mem_vt_sel","Bit 5 - reg_mem_pvt_monitor_en","Bit 5 - reg_mem_pvt_monitor_en","","","","Field <code>ADC2_ARB_CLK_EN</code> reader - Set 1 to enable ADC2_ARB …","Field <code>ADC2_ARB_CLK_EN</code> writer - Set 1 to enable ADC2_ARB …","Field <code>APB_SARADC_CLK_EN</code> reader - Set 1 to enable …","Field <code>APB_SARADC_CLK_EN</code> writer - Set 1 to enable …","Field <code>I2C_EXT0_CLK_EN</code> reader - Set 1 to enable I2C_EXT0 …","Field <code>I2C_EXT0_CLK_EN</code> writer - Set 1 to enable I2C_EXT0 …","Field <code>LEDC_CLK_EN</code> reader - Set 1 to enable LEDC clock","Field <code>LEDC_CLK_EN</code> writer - Set 1 to enable LEDC clock","peripheral clock gating register","Register <code>PERIP_CLK_EN0</code> reader","Field <code>SPI01_CLK_EN</code> reader - Set 1 to enable SPI01 clock","Field <code>SPI01_CLK_EN</code> writer - Set 1 to enable SPI01 clock","Field <code>SPI2_CLK_EN</code> reader - Set 1 to enable SPI2 clock","Field <code>SPI2_CLK_EN</code> writer - Set 1 to enable SPI2 clock","Field <code>SYSTIMER_CLK_EN</code> reader - Set 1 to enable SYSTEMTIMER …","Field <code>SYSTIMER_CLK_EN</code> writer - Set 1 to enable SYSTEMTIMER …","Field <code>TIMERGROUP_CLK_EN</code> reader - Set 1 to enable …","Field <code>TIMERGROUP_CLK_EN</code> writer - Set 1 to enable …","Field <code>UART1_CLK_EN</code> reader - Set 1 to enable UART1 clock","Field <code>UART1_CLK_EN</code> writer - Set 1 to enable UART1 clock","Field <code>UART_CLK_EN</code> reader - Set 1 to enable UART clock","Field <code>UART_CLK_EN</code> writer - Set 1 to enable UART clock","Field <code>UART_MEM_CLK_EN</code> reader - Set 1 to enable UART_MEM …","Field <code>UART_MEM_CLK_EN</code> writer - Set 1 to enable UART_MEM …","Register <code>PERIP_CLK_EN0</code> writer","Bit 30 - Set 1 to enable ADC2_ARB clock","Bit 30 - Set 1 to enable ADC2_ARB clock","Bit 28 - Set 1 to enable APB_SARADC clock","Bit 28 - Set 1 to enable APB_SARADC clock","Writes raw bits to the register.","","","Returns the argument unchanged.","Bit 7 - Set 1 to enable I2C_EXT0 clock","Bit 7 - Set 1 to enable I2C_EXT0 clock","Calls <code>U::from(self)</code>.","Bit 11 - Set 1 to enable LEDC clock","Bit 11 - Set 1 to enable LEDC clock","Bit 1 - Set 1 to enable SPI01 clock","Bit 1 - Set 1 to enable SPI01 clock","Bit 6 - Set 1 to enable SPI2 clock","Bit 6 - Set 1 to enable SPI2 clock","Bit 29 - Set 1 to enable SYSTEMTIMER clock","Bit 29 - Set 1 to enable SYSTEMTIMER clock","Bit 13 - Set 1 to enable TIMERGROUP clock","Bit 13 - Set 1 to enable TIMERGROUP clock","","","","Bit 5 - Set 1 to enable UART1 clock","Bit 5 - Set 1 to enable UART1 clock","Bit 2 - Set 1 to enable UART clock","Bit 2 - Set 1 to enable UART clock","Bit 24 - Set 1 to enable UART_MEM clock","Bit 24 - Set 1 to enable UART_MEM clock","Field <code>CRYPTO_ECC_CLK_EN</code> reader - Set 1 to enable ECC clock","Field <code>CRYPTO_ECC_CLK_EN</code> writer - Set 1 to enable ECC clock","Field <code>CRYPTO_SHA_CLK_EN</code> reader - Set 1 to enable SHA clock","Field <code>CRYPTO_SHA_CLK_EN</code> writer - Set 1 to enable SHA clock","Field <code>DMA_CLK_EN</code> reader - Set 1 to enable DMA clock","Field <code>DMA_CLK_EN</code> writer - Set 1 to enable DMA clock","peripheral clock gating register","Register <code>PERIP_CLK_EN1</code> reader","Field <code>TSENS_CLK_EN</code> reader - Set 1 to enable TSENS clock","Field <code>TSENS_CLK_EN</code> writer - Set 1 to enable TSENS clock","Register <code>PERIP_CLK_EN1</code> writer","Writes raw bits to the register.","","","Bit 1 - Set 1 to enable ECC clock","Bit 1 - Set 1 to enable ECC clock","Bit 2 - Set 1 to enable SHA clock","Bit 2 - Set 1 to enable SHA clock","Bit 6 - Set 1 to enable DMA clock","Bit 6 - Set 1 to enable DMA clock","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","","","Bit 10 - Set 1 to enable TSENS clock","Bit 10 - Set 1 to enable TSENS clock","","Field <code>ADC2_ARB_RST</code> reader - Set 1 to let ADC2_ARB reset","Field <code>ADC2_ARB_RST</code> writer - Set 1 to let ADC2_ARB reset","Field <code>APB_SARADC_RST</code> reader - Set 1 to let APB_SARADC reset","Field <code>APB_SARADC_RST</code> writer - Set 1 to let APB_SARADC reset","Field <code>I2C_EXT0_RST</code> reader - Set 1 to let I2C_EXT0 reset","Field <code>I2C_EXT0_RST</code> writer - Set 1 to let I2C_EXT0 reset","Field <code>LEDC_RST</code> reader - Set 1 to let LEDC reset","Field <code>LEDC_RST</code> writer - Set 1 to let LEDC reset","reserved","Register <code>PERIP_RST_EN0</code> reader","Field <code>SPI01_RST</code> reader - Set 1 to let SPI01 reset","Field <code>SPI01_RST</code> writer - Set 1 to let SPI01 reset","Field <code>SPI2_RST</code> reader - Set 1 to let SPI2 reset","Field <code>SPI2_RST</code> writer - Set 1 to let SPI2 reset","Field <code>SYSTIMER_RST</code> reader - Set 1 to let SYSTIMER reset","Field <code>SYSTIMER_RST</code> writer - Set 1 to let SYSTIMER reset","Field <code>TIMERGROUP_RST</code> reader - Set 1 to let TIMERGROUP reset","Field <code>TIMERGROUP_RST</code> writer - Set 1 to let TIMERGROUP reset","Field <code>UART1_RST</code> reader - Set 1 to let UART1 reset","Field <code>UART1_RST</code> writer - Set 1 to let UART1 reset","Field <code>UART_MEM_RST</code> reader - Set 1 to let UART_MEM reset","Field <code>UART_MEM_RST</code> writer - Set 1 to let UART_MEM reset","Field <code>UART_RST</code> reader - Set 1 to let UART reset","Field <code>UART_RST</code> writer - Set 1 to let UART reset","Register <code>PERIP_RST_EN0</code> writer","Bit 30 - Set 1 to let ADC2_ARB reset","Bit 30 - Set 1 to let ADC2_ARB reset","Bit 28 - Set 1 to let APB_SARADC reset","Bit 28 - Set 1 to let APB_SARADC reset","Writes raw bits to the register.","","","Returns the argument unchanged.","Bit 7 - Set 1 to let I2C_EXT0 reset","Bit 7 - Set 1 to let I2C_EXT0 reset","Calls <code>U::from(self)</code>.","Bit 11 - Set 1 to let LEDC reset","Bit 11 - Set 1 to let LEDC reset","Bit 1 - Set 1 to let SPI01 reset","Bit 1 - Set 1 to let SPI01 reset","Bit 6 - Set 1 to let SPI2 reset","Bit 6 - Set 1 to let SPI2 reset","Bit 29 - Set 1 to let SYSTIMER reset","Bit 29 - Set 1 to let SYSTIMER reset","Bit 13 - Set 1 to let TIMERGROUP reset","Bit 13 - Set 1 to let TIMERGROUP reset","","","","Bit 5 - Set 1 to let UART1 reset","Bit 5 - Set 1 to let UART1 reset","Bit 24 - Set 1 to let UART_MEM reset","Bit 24 - Set 1 to let UART_MEM reset","Bit 2 - Set 1 to let UART reset","Bit 2 - Set 1 to let UART reset","Field <code>CRYPTO_ECC_RST</code> reader - Set 1 to let CRYPTO_ECC reset","Field <code>CRYPTO_ECC_RST</code> writer - Set 1 to let CRYPTO_ECC reset","Field <code>CRYPTO_SHA_RST</code> reader - Set 1 to let CRYPTO_SHA reset","Field <code>CRYPTO_SHA_RST</code> writer - Set 1 to let CRYPTO_SHA reset","Field <code>DMA_RST</code> reader - Set 1 to let DMA reset","Field <code>DMA_RST</code> writer - Set 1 to let DMA reset","peripheral reset register","Register <code>PERIP_RST_EN1</code> reader","Field <code>TSENS_RST</code> reader - Set 1 to let TSENS reset","Field <code>TSENS_RST</code> writer - Set 1 to let TSENS reset","Register <code>PERIP_RST_EN1</code> writer","Writes raw bits to the register.","","","Bit 1 - Set 1 to let CRYPTO_ECC reset","Bit 1 - Set 1 to let CRYPTO_ECC reset","Bit 2 - Set 1 to let CRYPTO_SHA reset","Bit 2 - Set 1 to let CRYPTO_SHA reset","Bit 6 - Set 1 to let DMA reset","Bit 6 - Set 1 to let DMA reset","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","","","Bit 10 - Set 1 to let TSENS reset","Bit 10 - Set 1 to let TSENS reset","","Register <code>REDUNDANT_ECO_CTRL</code> reader","eco register","Field <code>REDUNDANT_ECO_DRIVE</code> reader - reg_redundant_eco_drive","Field <code>REDUNDANT_ECO_DRIVE</code> writer - reg_redundant_eco_drive","Field <code>REDUNDANT_ECO_RESULT</code> reader - …","Register <code>REDUNDANT_ECO_CTRL</code> writer","Writes raw bits to the register.","","","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","Bit 0 - reg_redundant_eco_drive","Bit 0 - reg_redundant_eco_drive","Bit 1 - reg_redundant_eco_result","","","","Register <code>REG_DATE</code> reader","Version register","Field <code>SYSTEM_REG_DATE</code> reader - reg_system_reg_date","Field <code>SYSTEM_REG_DATE</code> writer - reg_system_reg_date","Register <code>REG_DATE</code> writer","Writes raw bits to the register.","","","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","Bits 0:27 - reg_system_reg_date","Bits 0:27 - reg_system_reg_date","","","","Register <code>RSA_PD_CTRL</code> reader","Field <code>RSA_MEM_FORCE_PD</code> reader - Set 1 to force power down …","Field <code>RSA_MEM_FORCE_PD</code> writer - Set 1 to force power down …","Field <code>RSA_MEM_FORCE_PU</code> reader - Set 1 to force power up …","Field <code>RSA_MEM_FORCE_PU</code> writer - Set 1 to force power up …","Field <code>RSA_MEM_PD</code> reader - Set 1 to power down RSA memory. …","Field <code>RSA_MEM_PD</code> writer - Set 1 to power down RSA memory. …","rsa memory power control register","Register <code>RSA_PD_CTRL</code> writer","Writes raw bits to the register.","","","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","Bit 2 - Set 1 to force power down RSA memory. This bit has …","Bit 2 - Set 1 to force power down RSA memory. This bit has …","Bit 1 - Set 1 to force power up RSA memory. This bit has …","Bit 1 - Set 1 to force power up RSA memory. This bit has …","Bit 0 - Set 1 to power down RSA memory. This bit has the …","Bit 0 - Set 1 to power down RSA memory. This bit has the …","","","","Register <code>RTC_FASTMEM_CONFIG</code> reader","fast memory config register","Field <code>RTC_MEM_CRC_ADDR</code> reader - This field is used to set …","Field <code>RTC_MEM_CRC_ADDR</code> writer - This field is used to set …","Field <code>RTC_MEM_CRC_FINISH</code> reader - This bit stores the …","Field <code>RTC_MEM_CRC_LEN</code> reader - This field is used to set …","Field <code>RTC_MEM_CRC_LEN</code> writer - This field is used to set …","Field <code>RTC_MEM_CRC_START</code> reader - Set 1 to start the CRC of …","Field <code>RTC_MEM_CRC_START</code> writer - Set 1 to start the CRC of …","Register <code>RTC_FASTMEM_CONFIG</code> writer","Writes raw bits to the register.","","","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","Bits 9:19 - This field is used to set address of RTC …","Bits 9:19 - This field is used to set address of RTC …","Bit 31 - This bit stores the status of RTC memory CRC.1 …","Bits 20:30 - This field is used to set length of RTC …","Bits 20:30 - This field is used to set length of RTC …","Bit 8 - Set 1 to start the CRC of RTC memory","Bit 8 - Set 1 to start the CRC of RTC memory","","","","Register <code>RTC_FASTMEM_CRC</code> reader","reserved","Field <code>RTC_MEM_CRC_RES</code> reader - This field stores the CRC …","","","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","Bits 0:31 - This field stores the CRC result of RTC memory.","","","","Field <code>CLK_DIV_EN</code> reader - reg_clk_div_en","Field <code>CLK_XTAL_FREQ</code> reader - This field is used to read …","Field <code>PRE_DIV_CNT</code> reader - This field is used to set the …","Field <code>PRE_DIV_CNT</code> writer - This field is used to set the …","Register <code>SYSCLK_CONF</code> reader","Field <code>SOC_CLK_SEL</code> reader - This field is used to select …","Field <code>SOC_CLK_SEL</code> writer - This field is used to select …","system clock config register","Register <code>SYSCLK_CONF</code> writer","Writes raw bits to the register.","","","Bit 19 - reg_clk_div_en","Bits 12:18 - This field is used to read xtal frequency in …","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","Bits 0:9 - This field is used to set the count of …","Bits 0:9 - This field is used to set the count of …","Bits 10:11 - This field is used to select soc clock.","Bits 10:11 - This field is used to select soc clock.","","","","COMP0_LOAD (w) register accessor: system timer comp0 conf …","COMP1_LOAD (w) register accessor: system timer comp1 conf …","COMP2_LOAD (w) register accessor: system timer comp2 conf …","CONF (rw) register accessor: Configure system timer clock","DATE (rw) register accessor: system timer version control …","INT_CLR (w) register accessor: systimer interrupt clear …","INT_ENA (rw) register accessor: systimer interrupt enable …","INT_RAW (rw) register accessor: systimer interrupt raw …","INT_ST (r) register accessor: systimer interrupt status …","Register block","TARGET0_CONF (rw) register accessor: system timer comp0 …","TARGET0_HI (rw) register accessor: system timer comp0 …","TARGET0_LO (rw) register accessor: system timer comp0 …","TARGET1_CONF (rw) register accessor: system timer comp1 …","TARGET1_HI (rw) register accessor: system timer comp1 …","TARGET1_LO (rw) register accessor: system timer comp1 …","TARGET2_CONF (rw) register accessor: system timer comp2 …","TARGET2_HI (rw) register accessor: system timer comp2 …","TARGET2_LO (rw) register accessor: system timer comp2 …","UNIT0_LOAD (w) register accessor: system timer unit0 conf …","UNIT0_LOAD_HI (rw) register accessor: system timer unit0 …","UNIT0_LOAD_LO (rw) register accessor: system timer unit0 …","UNIT0_OP (rw) register accessor: system timer unit0 value …","UNIT0_VALUE_HI (r) register accessor: system timer unit0 …","UNIT0_VALUE_LO (r) register accessor: system timer unit0 …","UNIT1_LOAD (w) register accessor: system timer unit1 conf …","UNIT1_LOAD_HI (rw) register accessor: system timer unit1 …","UNIT1_LOAD_LO (rw) register accessor: system timer unit1 …","UNIT1_OP (rw) register accessor: system timer unit1 value …","UNIT1_VALUE_HI (r) register accessor: system timer unit1 …","UNIT1_VALUE_LO (r) register accessor: system timer unit1 …","","","system timer comp0 conf sync register","0x50 - system timer comp0 conf sync register","system timer comp1 conf sync register","0x54 - system timer comp1 conf sync register","system timer comp2 conf sync register","0x58 - system timer comp2 conf sync register","Configure system timer clock","0x00 - Configure system timer clock","system timer version control register","0xfc - system timer version control register","Returns the argument unchanged.","systimer interrupt clear register","0x6c - systimer interrupt clear register","systimer interrupt enable register","0x64 - systimer interrupt enable register","systimer interrupt raw register","0x68 - systimer interrupt raw register","systimer interrupt status register","0x70 - systimer interrupt status register","Calls <code>U::from(self)</code>.","system timer comp0 target mode register","0x34 - system timer comp0 target mode register","system timer comp0 value high register","0x1c - system timer comp0 value high register","system timer comp0 value low register","0x20 - system timer comp0 value low register","system timer comp1 target mode register","0x38 - system timer comp1 target mode register","system timer comp1 value high register","0x24 - system timer comp1 value high register","system timer comp1 value low register","0x28 - system timer comp1 value low register","system timer comp2 target mode register","0x3c - system timer comp2 target mode register","system timer comp2 value high register","0x2c - system timer comp2 value high register","system timer comp2 value low register","0x30 - system timer comp2 value low register","","","","system timer unit0 conf sync register","0x5c - system timer unit0 conf sync register","system timer unit0 value high load register","0x0c - system timer unit0 value high load register","system timer unit0 value low load register","0x10 - system timer unit0 value low load register","system timer unit0 value update register","0x04 - system timer unit0 value update register","system timer unit0 value high register","0x40 - system timer unit0 value high register","system timer unit0 value low register","0x44 - system timer unit0 value low register","system timer unit1 conf sync register","0x60 - system timer unit1 conf sync register","system timer unit1 value high load register","0x14 - system timer unit1 value high load register","system timer unit1 value low load register","0x18 - system timer unit1 value low load register","system timer unit1 value update register","0x08 - system timer unit1 value update register","system timer unit1 value high register","0x48 - system timer unit1 value high register","system timer unit1 value low register","0x4c - system timer unit1 value low register","system timer comp0 conf sync register","Field <code>TIMER_COMP0_LOAD</code> writer - timer comp0 sync enable …","Register <code>COMP0_LOAD</code> writer","Writes raw bits to the register.","","","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","Bit 0 - timer comp0 sync enable signal","","","","system timer comp1 conf sync register","Field <code>TIMER_COMP1_LOAD</code> writer - timer comp1 sync enable …","Register <code>COMP1_LOAD</code> writer","Writes raw bits to the register.","","","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","Bit 0 - timer comp1 sync enable signal","","","","system timer comp2 conf sync register","Field <code>TIMER_COMP2_LOAD</code> writer - timer comp2 sync enable …","Register <code>COMP2_LOAD</code> writer","Writes raw bits to the register.","","","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","Bit 0 - timer comp2 sync enable signal","","","","Field <code>CLK_EN</code> reader - register file clk gating","Field <code>CLK_EN</code> writer - register file clk gating","Configure system timer clock","Register <code>CONF</code> reader","Field <code>SYSTIMER_CLK_FO</code> reader - systimer clock force on","Field <code>SYSTIMER_CLK_FO</code> writer - systimer clock force on","Field <code>TARGET0_WORK_EN</code> reader - target0 work enable","Field <code>TARGET0_WORK_EN</code> writer - target0 work enable","Field <code>TARGET1_WORK_EN</code> reader - target1 work enable","Field <code>TARGET1_WORK_EN</code> writer - target1 work enable","Field <code>TARGET2_WORK_EN</code> reader - target2 work enable","Field <code>TARGET2_WORK_EN</code> writer - target2 work enable","Field <code>TIMER_UNIT0_CORE0_STALL_EN</code> reader - If timer unit0 …","Field <code>TIMER_UNIT0_CORE0_STALL_EN</code> writer - If timer unit0 …","Field <code>TIMER_UNIT0_CORE1_STALL_EN</code> reader - If timer unit0 …","Field <code>TIMER_UNIT0_CORE1_STALL_EN</code> writer - If timer unit0 …","Field <code>TIMER_UNIT0_WORK_EN</code> reader - timer unit0 work enable","Field <code>TIMER_UNIT0_WORK_EN</code> writer - timer unit0 work enable","Field <code>TIMER_UNIT1_CORE0_STALL_EN</code> reader - If timer unit1 …","Field <code>TIMER_UNIT1_CORE0_STALL_EN</code> writer - If timer unit1 …","Field <code>TIMER_UNIT1_CORE1_STALL_EN</code> reader - If timer unit1 …","Field <code>TIMER_UNIT1_CORE1_STALL_EN</code> writer - If timer unit1 …","Field <code>TIMER_UNIT1_WORK_EN</code> reader - timer unit1 work enable","Field <code>TIMER_UNIT1_WORK_EN</code> writer - timer unit1 work enable","Register <code>CONF</code> writer","Writes raw bits to the register.","","","Bit 31 - register file clk gating","Bit 31 - register file clk gating","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","Bit 0 - systimer clock force on","Bit 0 - systimer clock force on","Bit 24 - target0 work enable","Bit 24 - target0 work enable","Bit 23 - target1 work enable","Bit 23 - target1 work enable","Bit 22 - target2 work enable","Bit 22 - target2 work enable","Bit 28 - If timer unit0 is stalled when core0 stalled","Bit 28 - If timer unit0 is stalled when core0 stalled","Bit 27 - If timer unit0 is stalled when core1 stalled","Bit 27 - If timer unit0 is stalled when core1 stalled","Bit 30 - timer unit0 work enable","Bit 30 - timer unit0 work enable","Bit 26 - If timer unit1 is stalled when core0 stalled","Bit 26 - If timer unit1 is stalled when core0 stalled","Bit 25 - If timer unit1 is stalled when core1 stalled","Bit 25 - If timer unit1 is stalled when core1 stalled","Bit 29 - timer unit1 work enable","Bit 29 - timer unit1 work enable","","","","Field <code>DATE</code> reader - systimer register version","system timer version control register","Field <code>DATE</code> writer - systimer register version","Register <code>DATE</code> reader","Register <code>DATE</code> writer","Writes raw bits to the register.","","","Bits 0:31 - systimer register version","Bits 0:31 - systimer register version","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","","","","systimer interrupt clear register","Field <code>TARGET0_INT_CLR</code> writer - interupt0 clear","Field <code>TARGET1_INT_CLR</code> writer - interupt1 clear","Field <code>TARGET2_INT_CLR</code> writer - interupt2 clear","Register <code>INT_CLR</code> writer","Writes raw bits to the register.","","","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","Bit 0 - interupt0 clear","Bit 1 - interupt1 clear","Bit 2 - interupt2 clear","","","","systimer interrupt enable register","Register <code>INT_ENA</code> reader","Field <code>TARGET0_INT_ENA</code> reader - interupt0 enable","Field <code>TARGET0_INT_ENA</code> writer - interupt0 enable","Field <code>TARGET1_INT_ENA</code> reader - interupt1 enable","Field <code>TARGET1_INT_ENA</code> writer - interupt1 enable","Field <code>TARGET2_INT_ENA</code> reader - interupt2 enable","Field <code>TARGET2_INT_ENA</code> writer - interupt2 enable","Register <code>INT_ENA</code> writer","Writes raw bits to the register.","","","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","Bit 0 - interupt0 enable","Bit 0 - interupt0 enable","Bit 1 - interupt1 enable","Bit 1 - interupt1 enable","Bit 2 - interupt2 enable","Bit 2 - interupt2 enable","","","","systimer interrupt raw register","Register <code>INT_RAW</code> reader","Field <code>TARGET0_INT_RAW</code> reader - interupt0 raw","Field <code>TARGET0_INT_RAW</code> writer - interupt0 raw","Field <code>TARGET1_INT_RAW</code> reader - interupt1 raw","Field <code>TARGET1_INT_RAW</code> writer - interupt1 raw","Field <code>TARGET2_INT_RAW</code> reader - interupt2 raw","Field <code>TARGET2_INT_RAW</code> writer - interupt2 raw","Register <code>INT_RAW</code> writer","Writes raw bits to the register.","","","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","Bit 0 - interupt0 raw","Bit 0 - interupt0 raw","Bit 1 - interupt1 raw","Bit 1 - interupt1 raw","Bit 2 - interupt2 raw","Bit 2 - interupt2 raw","","","","systimer interrupt status register","Register <code>INT_ST</code> reader","Field <code>TARGET0_INT_ST</code> reader - interupt0 status","Field <code>TARGET1_INT_ST</code> reader - interupt1 status","Field <code>TARGET2_INT_ST</code> reader - interupt2 status","","","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","Bit 0 - interupt0 status","Bit 1 - interupt1 status","Bit 2 - interupt2 status","","","","Register <code>TARGET0_CONF</code> reader","system timer comp0 target mode register","Field <code>TARGET0_PERIOD_MODE</code> reader - Set target0 to period …","Field <code>TARGET0_PERIOD_MODE</code> writer - Set target0 to period …","Field <code>TARGET0_PERIOD</code> reader - target0 period","Field <code>TARGET0_PERIOD</code> writer - target0 period","Field <code>TARGET0_TIMER_UNIT_SEL</code> reader - select which unit to …","Field <code>TARGET0_TIMER_UNIT_SEL</code> writer - select which unit to …","Register <code>TARGET0_CONF</code> writer","Writes raw bits to the register.","","","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","Bits 0:25 - target0 period","Bits 0:25 - target0 period","Bit 30 - Set target0 to period mode","Bit 30 - Set target0 to period mode","Bit 31 - select which unit to compare","Bit 31 - select which unit to compare","","","","Register <code>TARGET0_HI</code> reader","system timer comp0 value high register","Field <code>TIMER_TARGET0_HI</code> reader - timer taget0 high 20 bits","Field <code>TIMER_TARGET0_HI</code> writer - timer taget0 high 20 bits","Register <code>TARGET0_HI</code> writer","Writes raw bits to the register.","","","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","Bits 0:19 - timer taget0 high 20 bits","Bits 0:19 - timer taget0 high 20 bits","","","","Register <code>TARGET0_LO</code> reader","system timer comp0 value low register","Field <code>TIMER_TARGET0_LO</code> reader - timer taget0 low 32 bits","Field <code>TIMER_TARGET0_LO</code> writer - timer taget0 low 32 bits","Register <code>TARGET0_LO</code> writer","Writes raw bits to the register.","","","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","Bits 0:31 - timer taget0 low 32 bits","Bits 0:31 - timer taget0 low 32 bits","","","","Register <code>TARGET1_CONF</code> reader","system timer comp1 target mode register","Field <code>TARGET1_PERIOD_MODE</code> reader - Set target1 to period …","Field <code>TARGET1_PERIOD_MODE</code> writer - Set target1 to period …","Field <code>TARGET1_PERIOD</code> reader - target1 period","Field <code>TARGET1_PERIOD</code> writer - target1 period","Field <code>TARGET1_TIMER_UNIT_SEL</code> reader - select which unit to …","Field <code>TARGET1_TIMER_UNIT_SEL</code> writer - select which unit to …","Register <code>TARGET1_CONF</code> writer","Writes raw bits to the register.","","","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","Bits 0:25 - target1 period","Bits 0:25 - target1 period","Bit 30 - Set target1 to period mode","Bit 30 - Set target1 to period mode","Bit 31 - select which unit to compare","Bit 31 - select which unit to compare","","","","Register <code>TARGET1_HI</code> reader","system timer comp1 value high register","Field <code>TIMER_TARGET1_HI</code> reader - timer taget1 high 20 bits","Field <code>TIMER_TARGET1_HI</code> writer - timer taget1 high 20 bits","Register <code>TARGET1_HI</code> writer","Writes raw bits to the register.","","","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","Bits 0:19 - timer taget1 high 20 bits","Bits 0:19 - timer taget1 high 20 bits","","","","Register <code>TARGET1_LO</code> reader","system timer comp1 value low register","Field <code>TIMER_TARGET1_LO</code> reader - timer taget1 low 32 bits","Field <code>TIMER_TARGET1_LO</code> writer - timer taget1 low 32 bits","Register <code>TARGET1_LO</code> writer","Writes raw bits to the register.","","","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","Bits 0:31 - timer taget1 low 32 bits","Bits 0:31 - timer taget1 low 32 bits","","","","Register <code>TARGET2_CONF</code> reader","system timer comp2 target mode register","Field <code>TARGET2_PERIOD_MODE</code> reader - Set target2 to period …","Field <code>TARGET2_PERIOD_MODE</code> writer - Set target2 to period …","Field <code>TARGET2_PERIOD</code> reader - target2 period","Field <code>TARGET2_PERIOD</code> writer - target2 period","Field <code>TARGET2_TIMER_UNIT_SEL</code> reader - select which unit to …","Field <code>TARGET2_TIMER_UNIT_SEL</code> writer - select which unit to …","Register <code>TARGET2_CONF</code> writer","Writes raw bits to the register.","","","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","Bits 0:25 - target2 period","Bits 0:25 - target2 period","Bit 30 - Set target2 to period mode","Bit 30 - Set target2 to period mode","Bit 31 - select which unit to compare","Bit 31 - select which unit to compare","","","","Register <code>TARGET2_HI</code> reader","system timer comp2 value high register","Field <code>TIMER_TARGET2_HI</code> reader - timer taget2 high 20 bits","Field <code>TIMER_TARGET2_HI</code> writer - timer taget2 high 20 bits","Register <code>TARGET2_HI</code> writer","Writes raw bits to the register.","","","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","Bits 0:19 - timer taget2 high 20 bits","Bits 0:19 - timer taget2 high 20 bits","","","","Register <code>TARGET2_LO</code> reader","system timer comp2 value low register","Field <code>TIMER_TARGET2_LO</code> reader - timer taget2 low 32 bits","Field <code>TIMER_TARGET2_LO</code> writer - timer taget2 low 32 bits","Register <code>TARGET2_LO</code> writer","Writes raw bits to the register.","","","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","Bits 0:31 - timer taget2 low 32 bits","Bits 0:31 - timer taget2 low 32 bits","","","","Field <code>TIMER_UNIT0_LOAD</code> writer - timer unit0 sync enable …","system timer unit0 conf sync register","Register <code>UNIT0_LOAD</code> writer","Writes raw bits to the register.","","","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","Bit 0 - timer unit0 sync enable signal","","","","Register <code>UNIT0_LOAD_HI</code> reader","Field <code>TIMER_UNIT0_LOAD_HI</code> reader - timer unit0 load high …","Field <code>TIMER_UNIT0_LOAD_HI</code> writer - timer unit0 load high …","system timer unit0 value high load register","Register <code>UNIT0_LOAD_HI</code> writer","Writes raw bits to the register.","","","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","Bits 0:19 - timer unit0 load high 20 bits","Bits 0:19 - timer unit0 load high 20 bits","","","","Register <code>UNIT0_LOAD_LO</code> reader","Field <code>TIMER_UNIT0_LOAD_LO</code> reader - timer unit0 load low 32 …","Field <code>TIMER_UNIT0_LOAD_LO</code> writer - timer unit0 load low 32 …","system timer unit0 value low load register","Register <code>UNIT0_LOAD_LO</code> writer","Writes raw bits to the register.","","","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","Bits 0:31 - timer unit0 load low 32 bits","Bits 0:31 - timer unit0 load low 32 bits","","","","Register <code>UNIT0_OP</code> reader","Field <code>TIMER_UNIT0_UPDATE</code> writer - update timer_unit0","Field <code>TIMER_UNIT0_VALUE_VALID</code> reader - timer value is sync …","system timer unit0 value update register","Register <code>UNIT0_OP</code> writer","Writes raw bits to the register.","","","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","Bit 30 - update timer_unit0","Bit 29 - timer value is sync and valid","","","","Register <code>UNIT0_VALUE_HI</code> reader","Field <code>TIMER_UNIT0_VALUE_HI</code> reader - timer read value high …","system timer unit0 value high register","","","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","Bits 0:19 - timer read value high 20bits","","","","Register <code>UNIT0_VALUE_LO</code> reader","Field <code>TIMER_UNIT0_VALUE_LO</code> reader - timer read value low …","system timer unit0 value low register","","","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","Bits 0:31 - timer read value low 32bits","","","","Field <code>TIMER_UNIT1_LOAD</code> writer - timer unit1 sync enable …","system timer unit1 conf sync register","Register <code>UNIT1_LOAD</code> writer","Writes raw bits to the register.","","","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","Bit 0 - timer unit1 sync enable signal","","","","Register <code>UNIT1_LOAD_HI</code> reader","Field <code>TIMER_UNIT1_LOAD_HI</code> reader - timer unit1 load high …","Field <code>TIMER_UNIT1_LOAD_HI</code> writer - timer unit1 load high …","system timer unit1 value high load register","Register <code>UNIT1_LOAD_HI</code> writer","Writes raw bits to the register.","","","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","Bits 0:19 - timer unit1 load high 20 bits","Bits 0:19 - timer unit1 load high 20 bits","","","","Register <code>UNIT1_LOAD_LO</code> reader","Field <code>TIMER_UNIT1_LOAD_LO</code> reader - timer unit1 load low 32 …","Field <code>TIMER_UNIT1_LOAD_LO</code> writer - timer unit1 load low 32 …","system timer unit1 value low load register","Register <code>UNIT1_LOAD_LO</code> writer","Writes raw bits to the register.","","","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","Bits 0:31 - timer unit1 load low 32 bits","Bits 0:31 - timer unit1 load low 32 bits","","","","Register <code>UNIT1_OP</code> reader","Field <code>TIMER_UNIT1_UPDATE</code> writer - update timer unit1","Field <code>TIMER_UNIT1_VALUE_VALID</code> reader - timer value is sync …","system timer unit1 value update register","Register <code>UNIT1_OP</code> writer","Writes raw bits to the register.","","","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","Bit 30 - update timer unit1","Bit 29 - timer value is sync and valid","","","","Register <code>UNIT1_VALUE_HI</code> reader","Field <code>TIMER_UNIT1_VALUE_HI</code> reader - timer read value high …","system timer unit1 value high register","","","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","Bits 0:19 - timer read value high 20bits","","","","Register <code>UNIT1_VALUE_LO</code> reader","Field <code>TIMER_UNIT1_VALUE_LO</code> reader - timer read value low …","system timer unit1 value low register","","","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","Bits 0:31 - timer read value low 32bits","","","","INT_CLR_TIMERS (w) register accessor: Interrupt clear bits","INT_ENA_TIMERS (rw) register accessor: Interrupt enable …","INT_RAW_TIMERS (r) register accessor: Raw interrupt status","INT_ST_TIMERS (r) register accessor: Masked interrupt …","NTIMERS_DATE (rw) register accessor: Timer version control …","REGCLK (rw) register accessor: Timer group clock gate …","RTCCALICFG (rw) register accessor: RTC calibration …","RTCCALICFG1 (r) register accessor: RTC calibration …","RTCCALICFG2 (rw) register accessor: Timer group …","Register block","T0ALARMHI (rw) register accessor: Timer %s alarm value, …","T0ALARMLO (rw) register accessor: Timer %s alarm value, …","T0CONFIG (rw) register accessor: Timer %s configuration …","T0HI (r) register accessor: Timer %s current value, high …","T0LO (r) register accessor: Timer %s current value, low 32 …","T0LOAD (w) register accessor: Write to reload timer from …","T0LOADHI (rw) register accessor: Timer %s reload value, …","T0LOADLO (rw) register accessor: Timer %s reload value, …","T0UPDATE (rw) register accessor: Write to copy current …","WDTCONFIG0 (rw) register accessor: Watchdog timer …","WDTCONFIG1 (rw) register accessor: Watchdog timer …","WDTCONFIG2 (rw) register accessor: Watchdog timer stage 0 …","WDTCONFIG3 (rw) register accessor: Watchdog timer stage 1 …","WDTCONFIG4 (rw) register accessor: Watchdog timer stage 2 …","WDTCONFIG5 (rw) register accessor: Watchdog timer stage 3 …","WDTFEED (w) register accessor: Write to feed the watchdog …","WDTWPROTECT (rw) register accessor: Watchdog write protect …","","","Returns the argument unchanged.","Interrupt clear bits","0x7c - Interrupt clear bits","Interrupt enable bits","0x70 - Interrupt enable bits","Raw interrupt status","0x74 - Raw interrupt status","Masked interrupt status","0x78 - Masked interrupt status","Calls <code>U::from(self)</code>.","Timer version control register","0xf8 - Timer version control register","Timer group clock gate register","0xfc - Timer group clock gate register","RTC calibration configure register","0x68 - RTC calibration configure register","RTC calibration configure1 register","0x6c - RTC calibration configure1 register","Timer group calibration register","0x80 - Timer group calibration register","Timer %s alarm value, high bits","0x14 - Timer %s alarm value, high bits","Timer %s alarm value, low 32 bits","0x10 - Timer %s alarm value, low 32 bits","Timer %s configuration register","0x00 - Timer %s configuration register","Timer %s current value, high 22 bits","0x08 - Timer %s current value, high 22 bits","Timer %s current value, low 32 bits","0x04 - Timer %s current value, low 32 bits","Write to reload timer from TIMG_T%s_(LOADLOLOADHI)_REG","0x20 - Write to reload timer from TIMG_T%s_(LOADLOLOADHI)_…","Timer %s reload value, high 22 bits","0x1c - Timer %s reload value, high 22 bits","Timer %s reload value, low 32 bits","0x18 - Timer %s reload value, low 32 bits","Write to copy current timer value to TIMGn_T%s_(LO/HI)_REG","0x0c - Write to copy current timer value to TIMGn_T%s_…","","","","Watchdog timer configuration register","0x48 - Watchdog timer configuration register","Watchdog timer prescaler register","0x4c - Watchdog timer prescaler register","Watchdog timer stage 0 timeout value","0x50 - Watchdog timer stage 0 timeout value","Watchdog timer stage 1 timeout value","0x54 - Watchdog timer stage 1 timeout value","Watchdog timer stage 2 timeout value","0x58 - Watchdog timer stage 2 timeout value","Watchdog timer stage 3 timeout value","0x5c - Watchdog timer stage 3 timeout value","Write to feed the watchdog timer","0x60 - Write to feed the watchdog timer","Watchdog write protect register","0x64 - Watchdog write protect register","Interrupt clear bits","Field <code>T0_INT_CLR</code> writer - Set this bit to clear the …","Register <code>INT_CLR_TIMERS</code> writer","Field <code>WDT_INT_CLR</code> writer - Set this bit to clear the …","Writes raw bits to the register.","","","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","Bit 0 - Set this bit to clear the TIMG_T0_INT interrupt.","","","","Bit 1 - Set this bit to clear the TIMG_WDT_INT interrupt.","Interrupt enable bits","Register <code>INT_ENA_TIMERS</code> reader","Field <code>T0_INT_ENA</code> reader - The interrupt enable bit for the …","Field <code>T0_INT_ENA</code> writer - The interrupt enable bit for the …","Register <code>INT_ENA_TIMERS</code> writer","Field <code>WDT_INT_ENA</code> reader - The interrupt enable bit for …","Field <code>WDT_INT_ENA</code> writer - The interrupt enable bit for …","Writes raw bits to the register.","","","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","Bit 0 - The interrupt enable bit for the TIMG_T0_INT …","Bit 0 - The interrupt enable bit for the TIMG_T0_INT …","","","","Bit 1 - The interrupt enable bit for the TIMG_WDT_INT …","Bit 1 - The interrupt enable bit for the TIMG_WDT_INT …","Raw interrupt status","Register <code>INT_RAW_TIMERS</code> reader","Field <code>T0_INT_RAW</code> reader - The raw interrupt status bit for …","Field <code>WDT_INT_RAW</code> reader - The raw interrupt status bit …","","","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","Bit 0 - The raw interrupt status bit for the TIMG_T0_INT …","","","","Bit 1 - The raw interrupt status bit for the TIMG_WDT_INT …","Masked interrupt status","Register <code>INT_ST_TIMERS</code> reader","Field <code>T0_INT_ST</code> reader - The masked interrupt status bit …","Field <code>WDT_INT_ST</code> reader - The masked interrupt status bit …","","","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","Bit 0 - The masked interrupt status bit for the …","","","","Bit 1 - The masked interrupt status bit for the …","Timer version control register","Field <code>NTIMGS_DATE</code> reader - Timer version control register","Field <code>NTIMGS_DATE</code> writer - Timer version control register","Register <code>NTIMERS_DATE</code> reader","Register <code>NTIMERS_DATE</code> writer","Writes raw bits to the register.","","","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","Bits 0:27 - Timer version control register","Bits 0:27 - Timer version control register","","","","Field <code>CLK_EN</code> reader - Register clock gate signal. 1: …","Field <code>CLK_EN</code> writer - Register clock gate signal. 1: …","Register <code>REGCLK</code> reader","Timer group clock gate register","Field <code>TIMER_CLK_IS_ACTIVE</code> reader - enable Timer 30’s …","Field <code>TIMER_CLK_IS_ACTIVE</code> writer - enable Timer 30’s …","Register <code>REGCLK</code> writer","Field <code>WDT_CLK_IS_ACTIVE</code> reader - enable WDT’s clock","Field <code>WDT_CLK_IS_ACTIVE</code> writer - enable WDT’s clock","Writes raw bits to the register.","","","Bit 31 - Register clock gate signal. 1: Registers can be …","Bit 31 - Register clock gate signal. 1: Registers can be …","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","Bit 30 - enable Timer 30’s clock","Bit 30 - enable Timer 30’s clock","","","","Bit 29 - enable WDT’s clock","Bit 29 - enable WDT’s clock","Register <code>RTCCALICFG</code> reader","RTC calibration configure register","Field <code>RTC_CALI_CLK_SEL</code> reader - 0:rtc slow clock. …","Field <code>RTC_CALI_CLK_SEL</code> writer - 0:rtc slow clock. …","Field <code>RTC_CALI_MAX</code> reader - Reserved","Field <code>RTC_CALI_MAX</code> writer - Reserved","Field <code>RTC_CALI_RDY</code> reader - Reserved","Field <code>RTC_CALI_START_CYCLING</code> reader - Reserved","Field <code>RTC_CALI_START_CYCLING</code> writer - Reserved","Field <code>RTC_CALI_START</code> reader - Reserved","Field <code>RTC_CALI_START</code> writer - Reserved","Register <code>RTCCALICFG</code> writer","Writes raw bits to the register.","","","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","Bits 13:14 - 0:rtc slow clock. 1:clk_8m, 2:xtal_32k.","Bits 13:14 - 0:rtc slow clock. 1:clk_8m, 2:xtal_32k.","Bits 16:30 - Reserved","Bits 16:30 - Reserved","Bit 15 - Reserved","Bit 31 - Reserved","Bit 31 - Reserved","Bit 12 - Reserved","Bit 12 - Reserved","","","","Register <code>RTCCALICFG1</code> reader","RTC calibration configure1 register","Field <code>RTC_CALI_CYCLING_DATA_VLD</code> reader - Reserved","Field <code>RTC_CALI_VALUE</code> reader - Reserved","","","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","Bit 0 - Reserved","Bits 7:31 - Reserved","","","","Register <code>RTCCALICFG2</code> reader","Timer group calibration register","Field <code>RTC_CALI_TIMEOUT</code> reader - RTC calibration timeout …","Field <code>RTC_CALI_TIMEOUT_RST_CNT</code> reader - Cycles that …","Field <code>RTC_CALI_TIMEOUT_RST_CNT</code> writer - Cycles that …","Field <code>RTC_CALI_TIMEOUT_THRES</code> reader - Threshold value for …","Field <code>RTC_CALI_TIMEOUT_THRES</code> writer - Threshold value for …","Register <code>RTCCALICFG2</code> writer","Writes raw bits to the register.","","","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","Bit 0 - RTC calibration timeout indicator","Bits 3:6 - Cycles that release calibration timeout reset","Bits 3:6 - Cycles that release calibration timeout reset","Bits 7:31 - Threshold value for the RTC calibration timer. …","Bits 7:31 - Threshold value for the RTC calibration timer. …","","","","Field <code>ALARM_HI</code> reader - Timer %s alarm trigger time-base …","Field <code>ALARM_HI</code> writer - Timer %s alarm trigger time-base …","Register <code>T0ALARMHI</code> reader","Timer %s alarm value, high bits","Register <code>T0ALARMHI</code> writer","Bits 0:21 - Timer %s alarm trigger time-base counter …","Bits 0:21 - Timer %s alarm trigger time-base counter …","Writes raw bits to the register.","","","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","","","","Field <code>ALARM_LO</code> reader - Timer %s alarm trigger time-base …","Field <code>ALARM_LO</code> writer - Timer %s alarm trigger time-base …","Register <code>T0ALARMLO</code> reader","Timer %s alarm value, low 32 bits","Register <code>T0ALARMLO</code> writer","Bits 0:31 - Timer %s alarm trigger time-base counter …","Bits 0:31 - Timer %s alarm trigger time-base counter …","Writes raw bits to the register.","","","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","","","","Field <code>ALARM_EN</code> reader - When set, the alarm is enabled. …","Field <code>ALARM_EN</code> writer - When set, the alarm is enabled. …","Field <code>AUTORELOAD</code> reader - When set, timer %s auto-reload …","Field <code>AUTORELOAD</code> writer - When set, timer %s auto-reload …","Field <code>DIVCNT_RST</code> writer - When set, Timer %s ’s clock …","Field <code>DIVIDER</code> reader - Timer %s clock (T%s_clk) prescaler …","Field <code>DIVIDER</code> writer - Timer %s clock (T%s_clk) prescaler …","Field <code>EN</code> reader - When set, the timer %s time-base counter …","Field <code>EN</code> writer - When set, the timer %s time-base counter …","Field <code>INCREASE</code> reader - When set, the timer %s time-base …","Field <code>INCREASE</code> writer - When set, the timer %s time-base …","Register <code>T0CONFIG</code> reader","Timer %s configuration register","Field <code>USE_XTAL</code> reader - 1: Use XTAL_CLK as the source …","Field <code>USE_XTAL</code> writer - 1: Use XTAL_CLK as the source …","Register <code>T0CONFIG</code> writer","Bit 10 - When set, the alarm is enabled. This bit is …","Bit 10 - When set, the alarm is enabled. This bit is …","Bit 29 - When set, timer %s auto-reload at alarm is …","Bit 29 - When set, timer %s auto-reload at alarm is …","Writes raw bits to the register.","","","Bit 12 - When set, Timer %s ’s clock divider counter …","Bits 13:28 - Timer %s clock (T%s_clk) prescaler value.","Bits 13:28 - Timer %s clock (T%s_clk) prescaler value.","Bit 31 - When set, the timer %s time-base counter is …","Bit 31 - When set, the timer %s time-base counter is …","Returns the argument unchanged.","Bit 30 - When set, the timer %s time-base counter will …","Bit 30 - When set, the timer %s time-base counter will …","Calls <code>U::from(self)</code>.","","","","Bit 9 - 1: Use XTAL_CLK as the source clock of timer …","Bit 9 - 1: Use XTAL_CLK as the source clock of timer …","Register <code>T0HI</code> reader","Timer %s current value, high 22 bits","Field <code>T0_HI</code> reader - After writing to TIMG_T%sUPDATE_REG, …","","","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","Bits 0:21 - After writing to TIMG_T%sUPDATE_REG, the high …","","","","Field <code>LO</code> reader - After writing to TIMG_T%sUPDATE_REG, the …","Register <code>T0LO</code> reader","Timer %s current value, low 32 bits","","","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","Bits 0:31 - After writing to TIMG_T%sUPDATE_REG, the low …","","","","Field <code>LOAD</code> writer - Write any value to trigger a timer %s …","Write to reload timer from TIMG_T%s_(LOADLOLOADHI)_REG","Register <code>T0LOAD</code> writer","Writes raw bits to the register.","","","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","Bits 0:31 - Write any value to trigger a timer %s …","","","","Field <code>LOAD_HI</code> reader - High 22 bits of the value that a …","Field <code>LOAD_HI</code> writer - High 22 bits of the value that a …","Register <code>T0LOADHI</code> reader","Timer %s reload value, high 22 bits","Register <code>T0LOADHI</code> writer","Writes raw bits to the register.","","","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","Bits 0:21 - High 22 bits of the value that a reload will …","Bits 0:21 - High 22 bits of the value that a reload will …","","","","Field <code>LOAD_LO</code> reader - Low 32 bits of the value that a …","Field <code>LOAD_LO</code> writer - Low 32 bits of the value that a …","Register <code>T0LOADLO</code> reader","Timer %s reload value, low 32 bits","Register <code>T0LOADLO</code> writer","Writes raw bits to the register.","","","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","Bits 0:31 - Low 32 bits of the value that a reload will …","Bits 0:31 - Low 32 bits of the value that a reload will …","","","","Register <code>T0UPDATE</code> reader","Write to copy current timer value to TIMGn_T%s_(LO/HI)_REG","Field <code>UPDATE</code> reader - After writing 0 or 1 to …","Field <code>UPDATE</code> writer - After writing 0 or 1 to …","Register <code>T0UPDATE</code> writer","Writes raw bits to the register.","","","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","","","","Bit 31 - After writing 0 or 1 to TIMG_T%sUPDATE_REG, the …","Bit 31 - After writing 0 or 1 to TIMG_T%sUPDATE_REG, the …","Register <code>WDTCONFIG0</code> reader","Register <code>WDTCONFIG0</code> writer","Watchdog timer configuration register","Field <code>WDT_APPCPU_RESET_EN</code> reader - WDT reset CPU enable.","Field <code>WDT_APPCPU_RESET_EN</code> writer - WDT reset CPU enable.","Field <code>WDT_CONF_UPDATE_EN</code> writer - update the WDT …","Field <code>WDT_CPU_RESET_LENGTH</code> reader - CPU reset signal …","Field <code>WDT_CPU_RESET_LENGTH</code> writer - CPU reset signal …","Field <code>WDT_EN</code> reader - When set, MWDT is enabled.","Field <code>WDT_EN</code> writer - When set, MWDT is enabled.","Field <code>WDT_FLASHBOOT_MOD_EN</code> reader - When set, Flash boot …","Field <code>WDT_FLASHBOOT_MOD_EN</code> writer - When set, Flash boot …","Field <code>WDT_PROCPU_RESET_EN</code> reader - WDT reset CPU enable.","Field <code>WDT_PROCPU_RESET_EN</code> writer - WDT reset CPU enable.","Field <code>WDT_STG0</code> reader - Stage 0 configuration. 0: off, 1: …","Field <code>WDT_STG0</code> writer - Stage 0 configuration. 0: off, 1: …","Field <code>WDT_STG1</code> reader - Stage 1 configuration. 0: off, 1: …","Field <code>WDT_STG1</code> writer - Stage 1 configuration. 0: off, 1: …","Field <code>WDT_STG2</code> reader - Stage 2 configuration. 0: off, 1: …","Field <code>WDT_STG2</code> writer - Stage 2 configuration. 0: off, 1: …","Field <code>WDT_STG3</code> reader - Stage 3 configuration. 0: off, 1: …","Field <code>WDT_STG3</code> writer - Stage 3 configuration. 0: off, 1: …","Field <code>WDT_SYS_RESET_LENGTH</code> reader - System reset signal …","Field <code>WDT_SYS_RESET_LENGTH</code> writer - System reset signal …","Field <code>WDT_USE_XTAL</code> reader - choose WDT clock:0-apb_clk; …","Field <code>WDT_USE_XTAL</code> writer - choose WDT clock:0-apb_clk; …","Writes raw bits to the register.","","","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","","","","Bit 12 - WDT reset CPU enable.","Bit 12 - WDT reset CPU enable.","Bit 22 - update the WDT configuration registers","Bits 18:20 - CPU reset signal length selection. 0: 100 ns, …","Bits 18:20 - CPU reset signal length selection. 0: 100 ns, …","Bit 31 - When set, MWDT is enabled.","Bit 31 - When set, MWDT is enabled.","Bit 14 - When set, Flash boot protection is enabled.","Bit 14 - When set, Flash boot protection is enabled.","Bit 13 - WDT reset CPU enable.","Bit 13 - WDT reset CPU enable.","Bits 29:30 - Stage 0 configuration. 0: off, 1: interrupt, …","Bits 29:30 - Stage 0 configuration. 0: off, 1: interrupt, …","Bits 27:28 - Stage 1 configuration. 0: off, 1: interrupt, …","Bits 27:28 - Stage 1 configuration. 0: off, 1: interrupt, …","Bits 25:26 - Stage 2 configuration. 0: off, 1: interrupt, …","Bits 25:26 - Stage 2 configuration. 0: off, 1: interrupt, …","Bits 23:24 - Stage 3 configuration. 0: off, 1: interrupt, …","Bits 23:24 - Stage 3 configuration. 0: off, 1: interrupt, …","Bits 15:17 - System reset signal length selection. 0: 100 …","Bits 15:17 - System reset signal length selection. 0: 100 …","Bit 21 - choose WDT clock:0-apb_clk; 1-xtal_clk.","Bit 21 - choose WDT clock:0-apb_clk; 1-xtal_clk.","Register <code>WDTCONFIG1</code> reader","Register <code>WDTCONFIG1</code> writer","Watchdog timer prescaler register","Field <code>WDT_CLK_PRESCALE</code> reader - MWDT clock prescaler …","Field <code>WDT_CLK_PRESCALE</code> writer - MWDT clock prescaler …","Field <code>WDT_DIVCNT_RST</code> writer - When set, WDT ’s clock …","Writes raw bits to the register.","","","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","","","","Bits 16:31 - MWDT clock prescaler value. MWDT clock period …","Bits 16:31 - MWDT clock prescaler value. MWDT clock period …","Bit 0 - When set, WDT ’s clock divider counter will be …","Register <code>WDTCONFIG2</code> reader","Register <code>WDTCONFIG2</code> writer","Watchdog timer stage 0 timeout value","Field <code>WDT_STG0_HOLD</code> reader - Stage 0 timeout value, in …","Field <code>WDT_STG0_HOLD</code> writer - Stage 0 timeout value, in …","Writes raw bits to the register.","","","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","","","","Bits 0:31 - Stage 0 timeout value, in MWDT clock cycles.","Bits 0:31 - Stage 0 timeout value, in MWDT clock cycles.","Register <code>WDTCONFIG3</code> reader","Register <code>WDTCONFIG3</code> writer","Watchdog timer stage 1 timeout value","Field <code>WDT_STG1_HOLD</code> reader - Stage 1 timeout value, in …","Field <code>WDT_STG1_HOLD</code> writer - Stage 1 timeout value, in …","Writes raw bits to the register.","","","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","","","","Bits 0:31 - Stage 1 timeout value, in MWDT clock cycles.","Bits 0:31 - Stage 1 timeout value, in MWDT clock cycles.","Register <code>WDTCONFIG4</code> reader","Register <code>WDTCONFIG4</code> writer","Watchdog timer stage 2 timeout value","Field <code>WDT_STG2_HOLD</code> reader - Stage 2 timeout value, in …","Field <code>WDT_STG2_HOLD</code> writer - Stage 2 timeout value, in …","Writes raw bits to the register.","","","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","","","","Bits 0:31 - Stage 2 timeout value, in MWDT clock cycles.","Bits 0:31 - Stage 2 timeout value, in MWDT clock cycles.","Register <code>WDTCONFIG5</code> reader","Register <code>WDTCONFIG5</code> writer","Watchdog timer stage 3 timeout value","Field <code>WDT_STG3_HOLD</code> reader - Stage 3 timeout value, in …","Field <code>WDT_STG3_HOLD</code> writer - Stage 3 timeout value, in …","Writes raw bits to the register.","","","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","","","","Bits 0:31 - Stage 3 timeout value, in MWDT clock cycles.","Bits 0:31 - Stage 3 timeout value, in MWDT clock cycles.","Register <code>WDTFEED</code> writer","Write to feed the watchdog timer","Field <code>WDT_FEED</code> writer - Write any value to feed the MWDT. …","Writes raw bits to the register.","","","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","","","","Bits 0:31 - Write any value to feed the MWDT. (WO)","Register <code>WDTWPROTECT</code> reader","Register <code>WDTWPROTECT</code> writer","Watchdog write protect register","Field <code>WDT_WKEY</code> reader - If the register contains a …","Field <code>WDT_WKEY</code> writer - If the register contains a …","Writes raw bits to the register.","","","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","","","","Bits 0:31 - If the register contains a different value …","Bits 0:31 - If the register contains a different value …","AT_CMD_CHAR (rw) register accessor: AT escape sequence …","AT_CMD_GAPTOUT (rw) register accessor: Timeout …","AT_CMD_POSTCNT (rw) register accessor: Post-sequence …","AT_CMD_PRECNT (rw) register accessor: Pre-sequence timing …","CLKDIV (rw) register accessor: Clock divider configuration","CLK_CONF (rw) register accessor: UART core clock …","CONF0 (rw) register accessor: a","CONF1 (rw) register accessor: Configuration register 1","DATE (rw) register accessor: UART Version register","FIFO (rw) register accessor: FIFO data register","FLOW_CONF (rw) register accessor: Software flow-control …","FSM_STATUS (r) register accessor: UART transmit and …","HIGHPULSE (r) register accessor: Autobaud minimum high …","ID (rw) register accessor: UART ID register","IDLE_CONF (rw) register accessor: Frame-end idle …","INT_CLR (w) register accessor: Interrupt clear bits","INT_ENA (rw) register accessor: Interrupt enable bits","INT_RAW (rw) register accessor: Raw interrupt status","INT_ST (r) register accessor: Masked interrupt status","LOWPULSE (r) register accessor: Autobaud minimum low pulse …","MEM_CONF (rw) register accessor: UART threshold and …","MEM_RX_STATUS (r) register accessor: Rx-FIFO write and …","MEM_TX_STATUS (r) register accessor: Tx-FIFO write and …","NEGPULSE (r) register accessor: Autobaud low pulse register","POSPULSE (r) register accessor: Autobaud high pulse …","RS485_CONF (rw) register accessor: RS485 mode configuration","RXD_CNT (r) register accessor: Autobaud edge change count …","RX_FILT (rw) register accessor: Rx Filter configuration","Register block","SLEEP_CONF (rw) register accessor: Sleep-mode configuration","STATUS (r) register accessor: UART status register","SWFC_CONF0 (rw) register accessor: Software flow-control …","SWFC_CONF1 (rw) register accessor: Software flow-control …","TXBRK_CONF (rw) register accessor: Tx Break character …","AT escape sequence detection configuration","0x5c - AT escape sequence detection configuration","Timeout configuration","0x58 - Timeout configuration","Post-sequence timing configuration","0x54 - Post-sequence timing configuration","Pre-sequence timing configuration","0x50 - Pre-sequence timing configuration","","","UART core clock configuration","0x78 - UART core clock configuration","Clock divider configuration","0x14 - Clock divider configuration","a","0x20 - a","Configuration register 1","0x24 - Configuration register 1","UART Version register","0x7c - UART Version register","FIFO data register","0x00 - FIFO data register","Software flow-control configuration","0x34 - Software flow-control configuration","Returns the argument unchanged.","UART transmit and receive status.","0x6c - UART transmit and receive status.","Autobaud minimum high pulse duration register","0x2c - Autobaud minimum high pulse duration register","UART ID register","0x80 - UART ID register","Frame-end idle configuration","0x48 - Frame-end idle configuration","Interrupt clear bits","0x10 - Interrupt clear bits","Interrupt enable bits","0x0c - Interrupt enable bits","Raw interrupt status","0x04 - Raw interrupt status","Masked interrupt status","0x08 - Masked interrupt status","Calls <code>U::from(self)</code>.","Autobaud minimum low pulse duration register","0x28 - Autobaud minimum low pulse duration register","UART threshold and allocation configuration","0x60 - UART threshold and allocation configuration","Rx-FIFO write and read offset address.","0x68 - Rx-FIFO write and read offset address.","Tx-FIFO write and read offset address.","0x64 - Tx-FIFO write and read offset address.","Autobaud low pulse register","0x74 - Autobaud low pulse register","Autobaud high pulse register","0x70 - Autobaud high pulse register","RS485 mode configuration","0x4c - RS485 mode configuration","Rx Filter configuration","0x18 - Rx Filter configuration","Autobaud edge change count register","0x30 - Autobaud edge change count register","Sleep-mode configuration","0x38 - Sleep-mode configuration","UART status register","0x1c - UART status register","Software flow-control character configuration","0x3c - Software flow-control character configuration","Software flow-control character configuration","0x40 - Software flow-control character configuration","","","Tx Break character configuration","0x44 - Tx Break character configuration","","Field <code>AT_CMD_CHAR</code> reader - This register is used to …","AT escape sequence detection configuration","Field <code>AT_CMD_CHAR</code> writer - This register is used to …","Field <code>CHAR_NUM</code> reader - This register is used to configure …","Field <code>CHAR_NUM</code> writer - This register is used to configure …","Register <code>AT_CMD_CHAR</code> reader","Register <code>AT_CMD_CHAR</code> writer","Bits 0:7 - This register is used to configure the content …","Bits 0:7 - This register is used to configure the content …","Writes raw bits to the register.","","","Bits 8:15 - This register is used to configure the num of …","Bits 8:15 - This register is used to configure the num of …","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","","","","Timeout configuration","Register <code>AT_CMD_GAPTOUT</code> reader","Field <code>RX_GAP_TOUT</code> reader - This register is used to …","Field <code>RX_GAP_TOUT</code> writer - This register is used to …","Register <code>AT_CMD_GAPTOUT</code> writer","Writes raw bits to the register.","","","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","Bits 0:15 - This register is used to configure the …","Bits 0:15 - This register is used to configure the …","","","","Post-sequence timing configuration","Field <code>POST_IDLE_NUM</code> reader - This register is used to …","Field <code>POST_IDLE_NUM</code> writer - This register is used to …","Register <code>AT_CMD_POSTCNT</code> reader","Register <code>AT_CMD_POSTCNT</code> writer","Writes raw bits to the register.","","","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","Bits 0:15 - This register is used to configure the …","Bits 0:15 - This register is used to configure the …","","","","Pre-sequence timing configuration","Field <code>PRE_IDLE_NUM</code> reader - This register is used to …","Field <code>PRE_IDLE_NUM</code> writer - This register is used to …","Register <code>AT_CMD_PRECNT</code> reader","Register <code>AT_CMD_PRECNT</code> writer","Writes raw bits to the register.","","","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","Bits 0:15 - This register is used to configure the idle …","Bits 0:15 - This register is used to configure the idle …","","","","UART core clock configuration","Register <code>CLK_CONF</code> reader","Field <code>RST_CORE</code> reader - Write 1 then write 0 to this bit, …","Field <code>RST_CORE</code> writer - Write 1 then write 0 to this bit, …","Field <code>RX_RST_CORE</code> reader - Write 1 then write 0 to this …","Field <code>RX_RST_CORE</code> writer - Write 1 then write 0 to this …","Field <code>RX_SCLK_EN</code> reader - Set this bit to enable UART Rx …","Field <code>RX_SCLK_EN</code> writer - Set this bit to enable UART Rx …","Field <code>SCLK_DIV_A</code> reader - The numerator of the frequency …","Field <code>SCLK_DIV_A</code> writer - The numerator of the frequency …","Field <code>SCLK_DIV_B</code> reader - The denominator of the frequency …","Field <code>SCLK_DIV_B</code> writer - The denominator of the frequency …","Field <code>SCLK_DIV_NUM</code> reader - The integral part of the …","Field <code>SCLK_DIV_NUM</code> writer - The integral part of the …","Field <code>SCLK_EN</code> reader - Set this bit to enable UART Tx/Rx …","Field <code>SCLK_EN</code> writer - Set this bit to enable UART Tx/Rx …","Field <code>SCLK_SEL</code> reader - UART clock source select. 1: …","Field <code>SCLK_SEL</code> writer - UART clock source select. 1: …","Field <code>TX_RST_CORE</code> reader - Write 1 then write 0 to this …","Field <code>TX_RST_CORE</code> writer - Write 1 then write 0 to this …","Field <code>TX_SCLK_EN</code> reader - Set this bit to enable UART Tx …","Field <code>TX_SCLK_EN</code> writer - Set this bit to enable UART Tx …","Register <code>CLK_CONF</code> writer","Writes raw bits to the register.","","","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","Bit 23 - Write 1 then write 0 to this bit, reset UART …","Bit 23 - Write 1 then write 0 to this bit, reset UART …","Bit 27 - Write 1 then write 0 to this bit, reset UART Rx.","Bit 27 - Write 1 then write 0 to this bit, reset UART Rx.","Bit 25 - Set this bit to enable UART Rx clock.","Bit 25 - Set this bit to enable UART Rx clock.","Bits 6:11 - The numerator of the frequency divider factor.","Bits 6:11 - The numerator of the frequency divider factor.","Bits 0:5 - The denominator of the frequency divider factor.","Bits 0:5 - The denominator of the frequency divider factor.","Bits 12:19 - The integral part of the frequency divider …","Bits 12:19 - The integral part of the frequency divider …","Bit 22 - Set this bit to enable UART Tx/Rx clock.","Bit 22 - Set this bit to enable UART Tx/Rx clock.","Bits 20:21 - UART clock source select. 1: 80Mhz, 2: 8Mhz, …","Bits 20:21 - UART clock source select. 1: 80Mhz, 2: 8Mhz, …","","","Bit 26 - Write 1 then write 0 to this bit, reset UART Tx.","Bit 26 - Write 1 then write 0 to this bit, reset UART Tx.","Bit 24 - Set this bit to enable UART Tx clock.","Bit 24 - Set this bit to enable UART Tx clock.","","Field <code>CLKDIV</code> reader - The integral part of the frequency …","Clock divider configuration","Field <code>CLKDIV</code> writer - The integral part of the frequency …","Field <code>FRAG</code> reader - The decimal part of the frequency …","Field <code>FRAG</code> writer - The decimal part of the frequency …","Register <code>CLKDIV</code> reader","Register <code>CLKDIV</code> writer","Writes raw bits to the register.","","","Bits 0:11 - The integral part of the frequency divider …","Bits 0:11 - The integral part of the frequency divider …","Bits 20:23 - The decimal part of the frequency divider …","Bits 20:23 - The decimal part of the frequency divider …","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","","","","Field <code>AUTOBAUD_EN</code> reader - This is the enable bit for …","Field <code>AUTOBAUD_EN</code> writer - This is the enable bit for …","Field <code>BIT_NUM</code> reader - This register is used to set the …","Field <code>BIT_NUM</code> writer - This register is used to set the …","Field <code>CLK_EN</code> reader - 1’h1: Force clock on for register. …","Field <code>CLK_EN</code> writer - 1’h1: Force clock on for register. …","a","Field <code>CTS_INV</code> reader - Set this bit to inverse the level …","Field <code>CTS_INV</code> writer - Set this bit to inverse the level …","Field <code>DSR_INV</code> reader - Set this bit to inverse the level …","Field <code>DSR_INV</code> writer - Set this bit to inverse the level …","Field <code>DTR_INV</code> reader - Set this bit to inverse the level …","Field <code>DTR_INV</code> writer - Set this bit to inverse the level …","Field <code>ERR_WR_MASK</code> reader - 1’h1: Receiver stops storing …","Field <code>ERR_WR_MASK</code> writer - 1’h1: Receiver stops storing …","Field <code>IRDA_DPLX</code> reader - Set this bit to enable IrDA …","Field <code>IRDA_DPLX</code> writer - Set this bit to enable IrDA …","Field <code>IRDA_EN</code> reader - Set this bit to enable IrDA …","Field <code>IRDA_EN</code> writer - Set this bit to enable IrDA …","Field <code>IRDA_RX_INV</code> reader - Set this bit to invert the …","Field <code>IRDA_RX_INV</code> writer - Set this bit to invert the …","Field <code>IRDA_TX_EN</code> reader - This is the start enable bit for …","Field <code>IRDA_TX_EN</code> writer - This is the start enable bit for …","Field <code>IRDA_TX_INV</code> reader - Set this bit to invert the …","Field <code>IRDA_TX_INV</code> writer - Set this bit to invert the …","Field <code>IRDA_WCTL</code> reader - 1’h1: The IrDA transmitter’s …","Field <code>IRDA_WCTL</code> writer - 1’h1: The IrDA transmitter’s …","Field <code>LOOPBACK</code> reader - Set this bit to enable uart …","Field <code>LOOPBACK</code> writer - Set this bit to enable uart …","Field <code>MEM_CLK_EN</code> reader - UART memory clock gate enable …","Field <code>MEM_CLK_EN</code> writer - UART memory clock gate enable …","Field <code>PARITY_EN</code> reader - Set this bit to enable uart …","Field <code>PARITY_EN</code> writer - Set this bit to enable uart …","Field <code>PARITY</code> reader - This register is used to configure …","Field <code>PARITY</code> writer - This register is used to configure …","Register <code>CONF0</code> reader","Field <code>RTS_INV</code> reader - Set this bit to inverse the level …","Field <code>RTS_INV</code> writer - Set this bit to inverse the level …","Field <code>RXD_INV</code> reader - Set this bit to inverse the level …","Field <code>RXD_INV</code> writer - Set this bit to inverse the level …","Field <code>RXFIFO_RST</code> reader - Set this bit to reset the uart …","Field <code>RXFIFO_RST</code> writer - Set this bit to reset the uart …","Field <code>STOP_BIT_NUM</code> reader - This register is used to set …","Field <code>STOP_BIT_NUM</code> writer - This register is used to set …","Field <code>SW_DTR</code> reader - This register is used to configure …","Field <code>SW_DTR</code> writer - This register is used to configure …","Field <code>SW_RTS</code> reader - This register is used to configure …","Field <code>SW_RTS</code> writer - This register is used to configure …","Field <code>TXD_BRK</code> reader - Set this bit to enbale transmitter …","Field <code>TXD_BRK</code> writer - Set this bit to enbale transmitter …","Field <code>TXD_INV</code> reader - Set this bit to inverse the level …","Field <code>TXD_INV</code> writer - Set this bit to inverse the level …","Field <code>TXFIFO_RST</code> reader - Set this bit to reset the uart …","Field <code>TXFIFO_RST</code> writer - Set this bit to reset the uart …","Field <code>TX_FLOW_EN</code> reader - Set this bit to enable flow …","Field <code>TX_FLOW_EN</code> writer - Set this bit to enable flow …","Register <code>CONF0</code> writer","Bit 27 - This is the enable bit for detecting baudrate.","Bit 27 - This is the enable bit for detecting baudrate.","Bits 2:3 - This register is used to set the length of data.","Bits 2:3 - This register is used to set the length of data.","Writes raw bits to the register.","","","Bit 25 - 1’h1: Force clock on for register. 1’h0: …","Bit 25 - 1’h1: Force clock on for register. 1’h0: …","Bit 20 - Set this bit to inverse the level value of uart …","Bit 20 - Set this bit to inverse the level value of uart …","Bit 21 - Set this bit to inverse the level value of uart …","Bit 21 - Set this bit to inverse the level value of uart …","Bit 24 - Set this bit to inverse the level value of uart …","Bit 24 - Set this bit to inverse the level value of uart …","Bit 26 - 1’h1: Receiver stops storing data into FIFO …","Bit 26 - 1’h1: Receiver stops storing data into FIFO …","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","Bit 9 - Set this bit to enable IrDA loopback mode.","Bit 9 - Set this bit to enable IrDA loopback mode.","Bit 16 - Set this bit to enable IrDA protocol.","Bit 16 - Set this bit to enable IrDA protocol.","Bit 13 - Set this bit to invert the level of IrDA receiver.","Bit 13 - Set this bit to invert the level of IrDA receiver.","Bit 10 - This is the start enable bit for IrDA transmitter.","Bit 10 - This is the start enable bit for IrDA transmitter.","Bit 12 - Set this bit to invert the level of IrDA …","Bit 12 - Set this bit to invert the level of IrDA …","Bit 11 - 1’h1: The IrDA transmitter’s 11th bit is the …","Bit 11 - 1’h1: The IrDA transmitter’s 11th bit is the …","Bit 14 - Set this bit to enable uart loopback test mode.","Bit 14 - Set this bit to enable uart loopback test mode.","Bit 28 - UART memory clock gate enable signal.","Bit 28 - UART memory clock gate enable signal.","Bit 0 - This register is used to configure the parity …","Bit 0 - This register is used to configure the parity …","Bit 1 - Set this bit to enable uart parity check.","Bit 1 - Set this bit to enable uart parity check.","Bit 23 - Set this bit to inverse the level value of uart …","Bit 23 - Set this bit to inverse the level value of uart …","Bit 19 - Set this bit to inverse the level value of uart …","Bit 19 - Set this bit to inverse the level value of uart …","Bit 17 - Set this bit to reset the uart receive-FIFO.","Bit 17 - Set this bit to reset the uart receive-FIFO.","Bits 4:5 - This register is used to set the length of stop …","Bits 4:5 - This register is used to set the length of stop …","Bit 7 - This register is used to configure the software …","Bit 7 - This register is used to configure the software …","Bit 6 - This register is used to configure the software …","Bit 6 - This register is used to configure the software …","","","Bit 15 - Set this bit to enable flow control function for …","Bit 15 - Set this bit to enable flow control function for …","Bit 8 - Set this bit to enbale transmitter to send NULL …","Bit 8 - Set this bit to enbale transmitter to send NULL …","Bit 22 - Set this bit to inverse the level value of uart …","Bit 22 - Set this bit to inverse the level value of uart …","Bit 18 - Set this bit to reset the uart transmit-FIFO.","Bit 18 - Set this bit to reset the uart transmit-FIFO.","","Configuration register 1","Field <code>DIS_RX_DAT_OVF</code> reader - Disable UART Rx data …","Field <code>DIS_RX_DAT_OVF</code> writer - Disable UART Rx data …","Register <code>CONF1</code> reader","Field <code>RXFIFO_FULL_THRHD</code> reader - It will produce …","Field <code>RXFIFO_FULL_THRHD</code> writer - It will produce …","Field <code>RX_FLOW_EN</code> reader - This is the flow enable bit for …","Field <code>RX_FLOW_EN</code> writer - This is the flow enable bit for …","Field <code>RX_TOUT_EN</code> reader - This is the enble bit for uart …","Field <code>RX_TOUT_EN</code> writer - This is the enble bit for uart …","Field <code>RX_TOUT_FLOW_DIS</code> reader - Set this bit to stop …","Field <code>RX_TOUT_FLOW_DIS</code> writer - Set this bit to stop …","Field <code>TXFIFO_EMPTY_THRHD</code> reader - It will produce …","Field <code>TXFIFO_EMPTY_THRHD</code> writer - It will produce …","Register <code>CONF1</code> writer","Writes raw bits to the register.","","","Bit 18 - Disable UART Rx data overflow detect.","Bit 18 - Disable UART Rx data overflow detect.","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","Bit 20 - This is the flow enable bit for UART receiver.","Bit 20 - This is the flow enable bit for UART receiver.","Bit 21 - This is the enble bit for uart receiver’s …","Bit 21 - This is the enble bit for uart receiver’s …","Bit 19 - Set this bit to stop accumulating idle_cnt when …","Bit 19 - Set this bit to stop accumulating idle_cnt when …","Bits 0:8 - It will produce rxfifo_full_int interrupt when …","Bits 0:8 - It will produce rxfifo_full_int interrupt when …","","","Bits 9:17 - It will produce txfifo_empty_int interrupt …","Bits 9:17 - It will produce txfifo_empty_int interrupt …","","Field <code>DATE</code> reader - This is the version register.","UART Version register","Field <code>DATE</code> writer - This is the version register.","Register <code>DATE</code> reader","Register <code>DATE</code> writer","Writes raw bits to the register.","","","Bits 0:31 - This is the version register.","Bits 0:31 - This is the version register.","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","","","","FIFO data register","Register <code>FIFO</code> reader","Field <code>RXFIFO_RD_BYTE</code> reader - UART 0 accesses FIFO via …","Field <code>RXFIFO_RD_BYTE</code> writer - UART 0 accesses FIFO via …","Register <code>FIFO</code> writer","Writes raw bits to the register.","","","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","Bits 0:7 - UART 0 accesses FIFO via this register.","Bits 0:7 - UART 0 accesses FIFO via this register.","","","","Software flow-control configuration","Field <code>FORCE_XOFF</code> reader - Set this bit to stop the …","Field <code>FORCE_XOFF</code> writer - Set this bit to stop the …","Field <code>FORCE_XON</code> reader - Set this bit to enable the …","Field <code>FORCE_XON</code> writer - Set this bit to enable the …","Register <code>FLOW_CONF</code> reader","Field <code>SEND_XOFF</code> reader - Set this bit to send Xoff char. …","Field <code>SEND_XOFF</code> writer - Set this bit to send Xoff char. …","Field <code>SEND_XON</code> reader - Set this bit to send Xon char. It …","Field <code>SEND_XON</code> writer - Set this bit to send Xon char. It …","Field <code>SW_FLOW_CON_EN</code> reader - Set this bit to enable …","Field <code>SW_FLOW_CON_EN</code> writer - Set this bit to enable …","Register <code>FLOW_CONF</code> writer","Field <code>XONOFF_DEL</code> reader - Set this bit to remove flow …","Field <code>XONOFF_DEL</code> writer - Set this bit to remove flow …","Writes raw bits to the register.","","","Bit 3 - Set this bit to stop the transmitter from sending …","Bit 3 - Set this bit to stop the transmitter from sending …","Bit 2 - Set this bit to enable the transmitter to go on …","Bit 2 - Set this bit to enable the transmitter to go on …","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","Bit 5 - Set this bit to send Xoff char. It is cleared by …","Bit 5 - Set this bit to send Xoff char. It is cleared by …","Bit 4 - Set this bit to send Xon char. It is cleared by …","Bit 4 - Set this bit to send Xon char. It is cleared by …","Bit 0 - Set this bit to enable software flow control. It …","Bit 0 - Set this bit to enable software flow control. It …","","","","Bit 1 - Set this bit to remove flow control char from the …","Bit 1 - Set this bit to remove flow control char from the …","UART transmit and receive status.","Register <code>FSM_STATUS</code> reader","Field <code>ST_URX_OUT</code> reader - This is the status register of …","Field <code>ST_UTX_OUT</code> reader - This is the status register of …","","","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","Bits 0:3 - This is the status register of receiver.","Bits 4:7 - This is the status register of transmitter.","","","","Autobaud minimum high pulse duration register","Field <code>MIN_CNT</code> reader - This register stores the value of …","Register <code>HIGHPULSE</code> reader","","","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","Bits 0:11 - This register stores the value of the maxinum …","","","","Field <code>HIGH_SPEED</code> reader - This bit used to select …","Field <code>HIGH_SPEED</code> writer - This bit used to select …","Field <code>ID</code> reader - This register is used to configure the …","UART ID register","Field <code>ID</code> writer - This register is used to configure the …","Register <code>ID</code> reader","Field <code>REG_UPDATE</code> reader - Software write 1 would …","Field <code>REG_UPDATE</code> writer - Software write 1 would …","Register <code>ID</code> writer","Writes raw bits to the register.","","","Returns the argument unchanged.","Bit 30 - This bit used to select synchronize mode. 1: …","Bit 30 - This bit used to select synchronize mode. 1: …","Bits 0:29 - This register is used to configure the uart_id.","Bits 0:29 - This register is used to configure the uart_id.","Calls <code>U::from(self)</code>.","Bit 31 - Software write 1 would synchronize registers into …","Bit 31 - Software write 1 would synchronize registers into …","","","","Frame-end idle configuration","Register <code>IDLE_CONF</code> reader","Field <code>RX_IDLE_THRHD</code> reader - It will produce frame end …","Field <code>RX_IDLE_THRHD</code> writer - It will produce frame end …","Field <code>TX_IDLE_NUM</code> reader - This register is used to …","Field <code>TX_IDLE_NUM</code> writer - This register is used to …","Register <code>IDLE_CONF</code> writer","Writes raw bits to the register.","","","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","Bits 0:9 - It will produce frame end signal when receiver …","Bits 0:9 - It will produce frame end signal when receiver …","","","Bits 10:19 - This register is used to configure the …","Bits 10:19 - This register is used to configure the …","","Field <code>AT_CMD_CHAR_DET_INT_CLR</code> writer - Set this bit to …","Field <code>BRK_DET_INT_CLR</code> writer - Set this bit to clear the …","Field <code>CTS_CHG_INT_CLR</code> writer - Set this bit to clear the …","Field <code>DSR_CHG_INT_CLR</code> writer - Set this bit to clear the …","Field <code>FRM_ERR_INT_CLR</code> writer - Set this bit to clear …","Field <code>GLITCH_DET_INT_CLR</code> writer - Set this bit to clear …","Interrupt clear bits","Field <code>PARITY_ERR_INT_CLR</code> writer - Set this bit to clear …","Field <code>RS485_CLASH_INT_CLR</code> writer - Set this bit to clear …","Field <code>RS485_FRM_ERR_INT_CLR</code> writer - Set this bit to clear …","Field <code>RS485_PARITY_ERR_INT_CLR</code> writer - Set this bit to …","Field <code>RXFIFO_FULL_INT_CLR</code> writer - Set this bit to clear …","Field <code>RXFIFO_OVF_INT_CLR</code> writer - Set this bit to clear …","Field <code>RXFIFO_TOUT_INT_CLR</code> writer - Set this bit to clear …","Field <code>SW_XOFF_INT_CLR</code> writer - Set this bit to clear the …","Field <code>SW_XON_INT_CLR</code> writer - Set this bit to clear the …","Field <code>TXFIFO_EMPTY_INT_CLR</code> writer - Set this bit to clear …","Field <code>TX_BRK_DONE_INT_CLR</code> writer - Set this bit to clear …","Field <code>TX_BRK_IDLE_DONE_INT_CLR</code> writer - Set this bit to …","Field <code>TX_DONE_INT_CLR</code> writer - Set this bit to clear the …","Register <code>INT_CLR</code> writer","Field <code>WAKEUP_INT_CLR</code> writer - Set this bit to clear the …","Bit 18 - Set this bit to clear the at_cmd_char_det_int_raw …","Writes raw bits to the register.","","","Bit 7 - Set this bit to clear the brk_det_int_raw …","Bit 6 - Set this bit to clear the cts_chg_int_raw …","Bit 5 - Set this bit to clear the dsr_chg_int_raw …","Bit 3 - Set this bit to clear frm_err_int_raw interrupt.","Returns the argument unchanged.","Bit 11 - Set this bit to clear the glitch_det_int_raw …","Calls <code>U::from(self)</code>.","Bit 2 - Set this bit to clear parity_err_int_raw interrupt.","Bit 17 - Set this bit to clear the rs485_clash_int_raw …","Bit 16 - Set this bit to clear the rs485_frm_err_int_raw …","Bit 15 - Set this bit to clear the …","Bit 0 - Set this bit to clear the rxfifo_full_int_raw …","Bit 4 - Set this bit to clear rxfifo_ovf_int_raw interrupt.","Bit 8 - Set this bit to clear the rxfifo_tout_int_raw …","Bit 10 - Set this bit to clear the sw_xoff_int_raw …","Bit 9 - Set this bit to clear the sw_xon_int_raw interrupt.","","","Bit 12 - Set this bit to clear the tx_brk_done_int_raw …","Bit 13 - Set this bit to clear the …","Bit 14 - Set this bit to clear the tx_done_int_raw …","Bit 1 - Set this bit to clear txfifo_empty_int_raw …","","Bit 19 - Set this bit to clear the uart_wakeup_int_raw …","Field <code>AT_CMD_CHAR_DET_INT_ENA</code> reader - This is the enable …","Field <code>AT_CMD_CHAR_DET_INT_ENA</code> writer - This is the enable …","Field <code>BRK_DET_INT_ENA</code> reader - This is the enable bit for …","Field <code>BRK_DET_INT_ENA</code> writer - This is the enable bit for …","Field <code>CTS_CHG_INT_ENA</code> reader - This is the enable bit for …","Field <code>CTS_CHG_INT_ENA</code> writer - This is the enable bit for …","Field <code>DSR_CHG_INT_ENA</code> reader - This is the enable bit for …","Field <code>DSR_CHG_INT_ENA</code> writer - This is the enable bit for …","Field <code>FRM_ERR_INT_ENA</code> reader - This is the enable bit for …","Field <code>FRM_ERR_INT_ENA</code> writer - This is the enable bit for …","Field <code>GLITCH_DET_INT_ENA</code> reader - This is the enable bit …","Field <code>GLITCH_DET_INT_ENA</code> writer - This is the enable bit …","Interrupt enable bits","Field <code>PARITY_ERR_INT_ENA</code> reader - This is the enable bit …","Field <code>PARITY_ERR_INT_ENA</code> writer - This is the enable bit …","Register <code>INT_ENA</code> reader","Field <code>RS485_CLASH_INT_ENA</code> reader - This is the enable bit …","Field <code>RS485_CLASH_INT_ENA</code> writer - This is the enable bit …","Field <code>RS485_FRM_ERR_INT_ENA</code> reader - This is the enable …","Field <code>RS485_FRM_ERR_INT_ENA</code> writer - This is the enable …","Field <code>RS485_PARITY_ERR_INT_ENA</code> reader - This is the enable …","Field <code>RS485_PARITY_ERR_INT_ENA</code> writer - This is the enable …","Field <code>RXFIFO_FULL_INT_ENA</code> reader - This is the enable bit …","Field <code>RXFIFO_FULL_INT_ENA</code> writer - This is the enable bit …","Field <code>RXFIFO_OVF_INT_ENA</code> reader - This is the enable bit …","Field <code>RXFIFO_OVF_INT_ENA</code> writer - This is the enable bit …","Field <code>RXFIFO_TOUT_INT_ENA</code> reader - This is the enable bit …","Field <code>RXFIFO_TOUT_INT_ENA</code> writer - This is the enable bit …","Field <code>SW_XOFF_INT_ENA</code> reader - This is the enable bit for …","Field <code>SW_XOFF_INT_ENA</code> writer - This is the enable bit for …","Field <code>SW_XON_INT_ENA</code> reader - This is the enable bit for …","Field <code>SW_XON_INT_ENA</code> writer - This is the enable bit for …","Field <code>TXFIFO_EMPTY_INT_ENA</code> reader - This is the enable bit …","Field <code>TXFIFO_EMPTY_INT_ENA</code> writer - This is the enable bit …","Field <code>TX_BRK_DONE_INT_ENA</code> reader - This is the enable bit …","Field <code>TX_BRK_DONE_INT_ENA</code> writer - This is the enable bit …","Field <code>TX_BRK_IDLE_DONE_INT_ENA</code> reader - This is the enable …","Field <code>TX_BRK_IDLE_DONE_INT_ENA</code> writer - This is the enable …","Field <code>TX_DONE_INT_ENA</code> reader - This is the enable bit for …","Field <code>TX_DONE_INT_ENA</code> writer - This is the enable bit for …","Register <code>INT_ENA</code> writer","Field <code>WAKEUP_INT_ENA</code> reader - This is the enable bit for …","Field <code>WAKEUP_INT_ENA</code> writer - This is the enable bit for …","Bit 18 - This is the enable bit for at_cmd_char_det_int_st …","Bit 18 - This is the enable bit for at_cmd_char_det_int_st …","Writes raw bits to the register.","","","Bit 7 - This is the enable bit for brk_det_int_st register.","Bit 7 - This is the enable bit for brk_det_int_st register.","Bit 6 - This is the enable bit for cts_chg_int_st register.","Bit 6 - This is the enable bit for cts_chg_int_st register.","Bit 5 - This is the enable bit for dsr_chg_int_st register.","Bit 5 - This is the enable bit for dsr_chg_int_st register.","Bit 3 - This is the enable bit for frm_err_int_st register.","Bit 3 - This is the enable bit for frm_err_int_st register.","Returns the argument unchanged.","Bit 11 - This is the enable bit for glitch_det_int_st …","Bit 11 - This is the enable bit for glitch_det_int_st …","Calls <code>U::from(self)</code>.","Bit 2 - This is the enable bit for parity_err_int_st …","Bit 2 - This is the enable bit for parity_err_int_st …","Bit 17 - This is the enable bit for rs485_clash_int_st …","Bit 17 - This is the enable bit for rs485_clash_int_st …","Bit 16 - This is the enable bit for …","Bit 16 - This is the enable bit for …","Bit 15 - This is the enable bit for …","Bit 15 - This is the enable bit for …","Bit 0 - This is the enable bit for rxfifo_full_int_st …","Bit 0 - This is the enable bit for rxfifo_full_int_st …","Bit 4 - This is the enable bit for rxfifo_ovf_int_st …","Bit 4 - This is the enable bit for rxfifo_ovf_int_st …","Bit 8 - This is the enable bit for rxfifo_tout_int_st …","Bit 8 - This is the enable bit for rxfifo_tout_int_st …","Bit 10 - This is the enable bit for sw_xoff_int_st …","Bit 10 - This is the enable bit for sw_xoff_int_st …","Bit 9 - This is the enable bit for sw_xon_int_st register.","Bit 9 - This is the enable bit for sw_xon_int_st register.","","","Bit 12 - This is the enable bit for tx_brk_done_int_st …","Bit 12 - This is the enable bit for tx_brk_done_int_st …","Bit 13 - This is the enable bit for …","Bit 13 - This is the enable bit for …","Bit 14 - This is the enable bit for tx_done_int_st …","Bit 14 - This is the enable bit for tx_done_int_st …","Bit 1 - This is the enable bit for txfifo_empty_int_st …","Bit 1 - This is the enable bit for txfifo_empty_int_st …","","Bit 19 - This is the enable bit for uart_wakeup_int_st …","Bit 19 - This is the enable bit for uart_wakeup_int_st …","Field <code>AT_CMD_CHAR_DET_INT_RAW</code> reader - This interrupt raw …","Field <code>AT_CMD_CHAR_DET_INT_RAW</code> writer - This interrupt raw …","Field <code>BRK_DET_INT_RAW</code> reader - This interrupt raw bit …","Field <code>BRK_DET_INT_RAW</code> writer - This interrupt raw bit …","Field <code>CTS_CHG_INT_RAW</code> reader - This interrupt raw bit …","Field <code>CTS_CHG_INT_RAW</code> writer - This interrupt raw bit …","Field <code>DSR_CHG_INT_RAW</code> reader - This interrupt raw bit …","Field <code>DSR_CHG_INT_RAW</code> writer - This interrupt raw bit …","Field <code>FRM_ERR_INT_RAW</code> reader - This interrupt raw bit …","Field <code>FRM_ERR_INT_RAW</code> writer - This interrupt raw bit …","Field <code>GLITCH_DET_INT_RAW</code> reader - This interrupt raw bit …","Field <code>GLITCH_DET_INT_RAW</code> writer - This interrupt raw bit …","Raw interrupt status","Field <code>PARITY_ERR_INT_RAW</code> reader - This interrupt raw bit …","Field <code>PARITY_ERR_INT_RAW</code> writer - This interrupt raw bit …","Register <code>INT_RAW</code> reader","Field <code>RS485_CLASH_INT_RAW</code> reader - This interrupt raw bit …","Field <code>RS485_CLASH_INT_RAW</code> writer - This interrupt raw bit …","Field <code>RS485_FRM_ERR_INT_RAW</code> reader - This interrupt raw …","Field <code>RS485_FRM_ERR_INT_RAW</code> writer - This interrupt raw …","Field <code>RS485_PARITY_ERR_INT_RAW</code> reader - This interrupt raw …","Field <code>RS485_PARITY_ERR_INT_RAW</code> writer - This interrupt raw …","Field <code>RXFIFO_FULL_INT_RAW</code> reader - This interrupt raw bit …","Field <code>RXFIFO_FULL_INT_RAW</code> writer - This interrupt raw bit …","Field <code>RXFIFO_OVF_INT_RAW</code> reader - This interrupt raw bit …","Field <code>RXFIFO_OVF_INT_RAW</code> writer - This interrupt raw bit …","Field <code>RXFIFO_TOUT_INT_RAW</code> reader - This interrupt raw bit …","Field <code>RXFIFO_TOUT_INT_RAW</code> writer - This interrupt raw bit …","Field <code>SW_XOFF_INT_RAW</code> reader - This interrupt raw bit …","Field <code>SW_XOFF_INT_RAW</code> writer - This interrupt raw bit …","Field <code>SW_XON_INT_RAW</code> reader - This interrupt raw bit turns …","Field <code>SW_XON_INT_RAW</code> writer - This interrupt raw bit turns …","Field <code>TXFIFO_EMPTY_INT_RAW</code> reader - This interrupt raw bit …","Field <code>TXFIFO_EMPTY_INT_RAW</code> writer - This interrupt raw bit …","Field <code>TX_BRK_DONE_INT_RAW</code> reader - This interrupt raw bit …","Field <code>TX_BRK_DONE_INT_RAW</code> writer - This interrupt raw bit …","Field <code>TX_BRK_IDLE_DONE_INT_RAW</code> reader - This interrupt raw …","Field <code>TX_BRK_IDLE_DONE_INT_RAW</code> writer - This interrupt raw …","Field <code>TX_DONE_INT_RAW</code> reader - This interrupt raw bit …","Field <code>TX_DONE_INT_RAW</code> writer - This interrupt raw bit …","Register <code>INT_RAW</code> writer","Field <code>WAKEUP_INT_RAW</code> reader - This interrupt raw bit turns …","Field <code>WAKEUP_INT_RAW</code> writer - This interrupt raw bit turns …","Bit 18 - This interrupt raw bit turns to high level when …","Bit 18 - This interrupt raw bit turns to high level when …","Writes raw bits to the register.","","","Bit 7 - This interrupt raw bit turns to high level when …","Bit 7 - This interrupt raw bit turns to high level when …","Bit 6 - This interrupt raw bit turns to high level when …","Bit 6 - This interrupt raw bit turns to high level when …","Bit 5 - This interrupt raw bit turns to high level when …","Bit 5 - This interrupt raw bit turns to high level when …","Bit 3 - This interrupt raw bit turns to high level when …","Bit 3 - This interrupt raw bit turns to high level when …","Returns the argument unchanged.","Bit 11 - This interrupt raw bit turns to high level when …","Bit 11 - This interrupt raw bit turns to high level when …","Calls <code>U::from(self)</code>.","Bit 2 - This interrupt raw bit turns to high level when …","Bit 2 - This interrupt raw bit turns to high level when …","Bit 17 - This interrupt raw bit turns to high level when …","Bit 17 - This interrupt raw bit turns to high level when …","Bit 16 - This interrupt raw bit turns to high level when …","Bit 16 - This interrupt raw bit turns to high level when …","Bit 15 - This interrupt raw bit turns to high level when …","Bit 15 - This interrupt raw bit turns to high level when …","Bit 0 - This interrupt raw bit turns to high level when …","Bit 0 - This interrupt raw bit turns to high level when …","Bit 4 - This interrupt raw bit turns to high level when …","Bit 4 - This interrupt raw bit turns to high level when …","Bit 8 - This interrupt raw bit turns to high level when …","Bit 8 - This interrupt raw bit turns to high level when …","Bit 10 - This interrupt raw bit turns to high level when …","Bit 10 - This interrupt raw bit turns to high level when …","Bit 9 - This interrupt raw bit turns to high level when …","Bit 9 - This interrupt raw bit turns to high level when …","","","Bit 12 - This interrupt raw bit turns to high level when …","Bit 12 - This interrupt raw bit turns to high level when …","Bit 13 - This interrupt raw bit turns to high level when …","Bit 13 - This interrupt raw bit turns to high level when …","Bit 14 - This interrupt raw bit turns to high level when …","Bit 14 - This interrupt raw bit turns to high level when …","Bit 1 - This interrupt raw bit turns to high level when …","Bit 1 - This interrupt raw bit turns to high level when …","","Bit 19 - This interrupt raw bit turns to high level when …","Bit 19 - This interrupt raw bit turns to high level when …","Field <code>AT_CMD_CHAR_DET_INT_ST</code> reader - This is the status …","Field <code>BRK_DET_INT_ST</code> reader - This is the status bit for …","Field <code>CTS_CHG_INT_ST</code> reader - This is the status bit for …","Field <code>DSR_CHG_INT_ST</code> reader - This is the status bit for …","Field <code>FRM_ERR_INT_ST</code> reader - This is the status bit for …","Field <code>GLITCH_DET_INT_ST</code> reader - This is the status bit …","Masked interrupt status","Field <code>PARITY_ERR_INT_ST</code> reader - This is the status bit …","Register <code>INT_ST</code> reader","Field <code>RS485_CLASH_INT_ST</code> reader - This is the status bit …","Field <code>RS485_FRM_ERR_INT_ST</code> reader - This is the status bit …","Field <code>RS485_PARITY_ERR_INT_ST</code> reader - This is the status …","Field <code>RXFIFO_FULL_INT_ST</code> reader - This is the status bit …","Field <code>RXFIFO_OVF_INT_ST</code> reader - This is the status bit …","Field <code>RXFIFO_TOUT_INT_ST</code> reader - This is the status bit …","Field <code>SW_XOFF_INT_ST</code> reader - This is the status bit for …","Field <code>SW_XON_INT_ST</code> reader - This is the status bit for …","Field <code>TXFIFO_EMPTY_INT_ST</code> reader - This is the status bit …","Field <code>TX_BRK_DONE_INT_ST</code> reader - This is the status bit …","Field <code>TX_BRK_IDLE_DONE_INT_ST</code> reader - This is the stauts …","Field <code>TX_DONE_INT_ST</code> reader - This is the status bit for …","Field <code>WAKEUP_INT_ST</code> reader - This is the status bit for …","Bit 18 - This is the status bit for at_cmd_det_int_raw …","","","Bit 7 - This is the status bit for brk_det_int_raw when …","Bit 6 - This is the status bit for cts_chg_int_raw when …","Bit 5 - This is the status bit for dsr_chg_int_raw when …","Bit 3 - This is the status bit for frm_err_int_raw when …","Returns the argument unchanged.","Bit 11 - This is the status bit for glitch_det_int_raw …","Calls <code>U::from(self)</code>.","Bit 2 - This is the status bit for parity_err_int_raw when …","Bit 17 - This is the status bit for rs485_clash_int_raw …","Bit 16 - This is the status bit for rs485_frm_err_int_raw …","Bit 15 - This is the status bit for …","Bit 0 - This is the status bit for rxfifo_full_int_raw …","Bit 4 - This is the status bit for rxfifo_ovf_int_raw when …","Bit 8 - This is the status bit for rxfifo_tout_int_raw …","Bit 10 - This is the status bit for sw_xoff_int_raw when …","Bit 9 - This is the status bit for sw_xon_int_raw when …","","","Bit 12 - This is the status bit for tx_brk_done_int_raw …","Bit 13 - This is the stauts bit for …","Bit 14 - This is the status bit for tx_done_int_raw when …","Bit 1 - This is the status bit for txfifo_empty_int_raw …","","Bit 19 - This is the status bit for uart_wakeup_int_raw …","Autobaud minimum low pulse duration register","Field <code>MIN_CNT</code> reader - This register stores the value of …","Register <code>LOWPULSE</code> reader","","","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","Bits 0:11 - This register stores the value of the minimum …","","","","UART threshold and allocation configuration","Field <code>MEM_FORCE_PD</code> reader - Set this bit to force power …","Field <code>MEM_FORCE_PD</code> writer - Set this bit to force power …","Field <code>MEM_FORCE_PU</code> reader - Set this bit to force power up …","Field <code>MEM_FORCE_PU</code> writer - Set this bit to force power up …","Register <code>MEM_CONF</code> reader","Field <code>RX_FLOW_THRHD</code> reader - This register is used to …","Field <code>RX_FLOW_THRHD</code> writer - This register is used to …","Field <code>RX_SIZE</code> reader - This register is used to configure …","Field <code>RX_SIZE</code> writer - This register is used to configure …","Field <code>RX_TOUT_THRHD</code> reader - This register is used to …","Field <code>RX_TOUT_THRHD</code> writer - This register is used to …","Field <code>TX_SIZE</code> reader - This register is used to configure …","Field <code>TX_SIZE</code> writer - This register is used to configure …","Register <code>MEM_CONF</code> writer","Writes raw bits to the register.","","","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","Bit 26 - Set this bit to force power down UART memory.","Bit 26 - Set this bit to force power down UART memory.","Bit 27 - Set this bit to force power up UART memory.","Bit 27 - Set this bit to force power up UART memory.","Bits 7:15 - This register is used to configure the maximum …","Bits 7:15 - This register is used to configure the maximum …","Bits 1:3 - This register is used to configure the amount …","Bits 1:3 - This register is used to configure the amount …","Bits 16:25 - This register is used to configure the …","Bits 16:25 - This register is used to configure the …","","","Bits 4:6 - This register is used to configure the amount …","Bits 4:6 - This register is used to configure the amount …","","Field <code>APB_RX_RADDR</code> reader - This register stores the …","Rx-FIFO write and read offset address.","Register <code>MEM_RX_STATUS</code> reader","Field <code>RX_WADDR</code> reader - This register stores the offset …","Bits 0:9 - This register stores the offset address in …","","","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","Bits 11:20 - This register stores the offset address in …","","","","Field <code>APB_TX_WADDR</code> reader - This register stores the …","Tx-FIFO write and read offset address.","Register <code>MEM_TX_STATUS</code> reader","Field <code>TX_RADDR</code> reader - This register stores the offset …","Bits 0:9 - This register stores the offset address in …","","","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","","","Bits 11:20 - This register stores the offset address in …","","Field <code>NEGEDGE_MIN_CNT</code> reader - This register stores the …","Autobaud low pulse register","Register <code>NEGPULSE</code> reader","","","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","Bits 0:11 - This register stores the minimal input clock …","","","","Field <code>POSEDGE_MIN_CNT</code> reader - This register stores the …","Autobaud high pulse register","Register <code>POSPULSE</code> reader","","","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","Bits 0:11 - This register stores the minimal input clock …","","","","Field <code>DL0_EN</code> reader - Set this bit to delay the stop bit …","Field <code>DL0_EN</code> writer - Set this bit to delay the stop bit …","Field <code>DL1_EN</code> reader - Set this bit to delay the stop bit …","Field <code>DL1_EN</code> writer - Set this bit to delay the stop bit …","Register <code>RS485_CONF</code> reader","Field <code>RS485RXBY_TX_EN</code> reader - 1’h1: enable rs485 …","Field <code>RS485RXBY_TX_EN</code> writer - 1’h1: enable rs485 …","Field <code>RS485TX_RX_EN</code> reader - Set this bit to enable …","Field <code>RS485TX_RX_EN</code> writer - Set this bit to enable …","RS485 mode configuration","Field <code>RS485_EN</code> reader - Set this bit to choose the rs485 …","Field <code>RS485_EN</code> writer - Set this bit to choose the rs485 …","Field <code>RS485_RX_DLY_NUM</code> reader - This register is used to …","Field <code>RS485_RX_DLY_NUM</code> writer - This register is used to …","Field <code>RS485_TX_DLY_NUM</code> reader - This register is used to …","Field <code>RS485_TX_DLY_NUM</code> writer - This register is used to …","Register <code>RS485_CONF</code> writer","Writes raw bits to the register.","","","Bit 1 - Set this bit to delay the stop bit by 1 bit.","Bit 1 - Set this bit to delay the stop bit by 1 bit.","Bit 2 - Set this bit to delay the stop bit by 1 bit.","Bit 2 - Set this bit to delay the stop bit by 1 bit.","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","Bit 0 - Set this bit to choose the rs485 mode.","Bit 0 - Set this bit to choose the rs485 mode.","Bit 5 - This register is used to delay the receiver’s …","Bit 5 - This register is used to delay the receiver’s …","Bits 6:9 - This register is used to delay the transmitter…","Bits 6:9 - This register is used to delay the transmitter…","Bit 4 - 1’h1: enable rs485 transmitter to send data when …","Bit 4 - 1’h1: enable rs485 transmitter to send data when …","Bit 3 - Set this bit to enable receiver could receive data …","Bit 3 - Set this bit to enable receiver could receive data …","","","","Field <code>GLITCH_FILT_EN</code> reader - Set this bit to enable Rx …","Field <code>GLITCH_FILT_EN</code> writer - Set this bit to enable Rx …","Field <code>GLITCH_FILT</code> reader - when input pulse width is lower …","Field <code>GLITCH_FILT</code> writer - when input pulse width is lower …","Register <code>RX_FILT</code> reader","Rx Filter configuration","Register <code>RX_FILT</code> writer","Writes raw bits to the register.","","","Returns the argument unchanged.","Bits 0:7 - when input pulse width is lower than this …","Bits 0:7 - when input pulse width is lower than this …","Bit 8 - Set this bit to enable Rx signal filter.","Bit 8 - Set this bit to enable Rx signal filter.","Calls <code>U::from(self)</code>.","","","","Register <code>RXD_CNT</code> reader","Autobaud edge change count register","Field <code>RXD_EDGE_CNT</code> reader - This register stores the count …","","","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","Bits 0:9 - This register stores the count of rxd edge …","","","","Field <code>ACTIVE_THRESHOLD</code> reader - The uart is activated from …","Field <code>ACTIVE_THRESHOLD</code> writer - The uart is activated from …","Register <code>SLEEP_CONF</code> reader","Sleep-mode configuration","Register <code>SLEEP_CONF</code> writer","Bits 0:9 - The uart is activated from light sleeping mode …","Bits 0:9 - The uart is activated from light sleeping mode …","Writes raw bits to the register.","","","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","","","","Field <code>CTSN</code> reader - This register represent the level …","Field <code>DSRN</code> reader - The register represent the level value …","Field <code>DTRN</code> reader - This bit represents the level of the …","Register <code>STATUS</code> reader","Field <code>RTSN</code> reader - This bit represents the level of the …","Field <code>RXD</code> reader - This register represent the level value …","Field <code>RXFIFO_CNT</code> reader - Stores the byte number of valid …","UART status register","Field <code>TXD</code> reader - This bit represents the level of the …","Field <code>TXFIFO_CNT</code> reader - Stores the byte number of data …","","","Bit 14 - This register represent the level value of the …","Bit 13 - The register represent the level value of the …","Bit 29 - This bit represents the level of the internal …","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","Bit 30 - This bit represents the level of the internal …","Bit 15 - This register represent the level value of the …","Bits 0:9 - Stores the byte number of valid data in Rx-FIFO.","","","Bit 31 - This bit represents the level of the internal …","Bits 16:25 - Stores the byte number of data in Tx-FIFO.","","Register <code>SWFC_CONF0</code> reader","Software flow-control character configuration","Register <code>SWFC_CONF0</code> writer","Field <code>XOFF_CHAR</code> reader - This register stores the Xoff …","Field <code>XOFF_CHAR</code> writer - This register stores the Xoff …","Field <code>XOFF_THRESHOLD</code> reader - When the data amount in …","Field <code>XOFF_THRESHOLD</code> writer - When the data amount in …","Writes raw bits to the register.","","","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","","","","Bits 9:16 - This register stores the Xoff flow control …","Bits 9:16 - This register stores the Xoff flow control …","Bits 0:8 - When the data amount in Rx-FIFO is more than …","Bits 0:8 - When the data amount in Rx-FIFO is more than …","Register <code>SWFC_CONF1</code> reader","Software flow-control character configuration","Register <code>SWFC_CONF1</code> writer","Field <code>XON_CHAR</code> reader - This register stores the Xon flow …","Field <code>XON_CHAR</code> writer - This register stores the Xon flow …","Field <code>XON_THRESHOLD</code> reader - When the data amount in …","Field <code>XON_THRESHOLD</code> writer - When the data amount in …","Writes raw bits to the register.","","","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","","","","Bits 9:16 - This register stores the Xon flow control char.","Bits 9:16 - This register stores the Xon flow control char.","Bits 0:8 - When the data amount in Rx-FIFO is less than …","Bits 0:8 - When the data amount in Rx-FIFO is less than …","Register <code>TXBRK_CONF</code> reader","Tx Break character configuration","Field <code>TX_BRK_NUM</code> reader - This register is used to …","Field <code>TX_BRK_NUM</code> writer - This register is used to …","Register <code>TXBRK_CONF</code> writer","Writes raw bits to the register.","","","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","","","Bits 0:7 - This register is used to configure the number …","Bits 0:7 - This register is used to configure the number …","","DATE (rw) register accessor: XTS-AES version control …","DESTINATION (rw) register accessor: XTS-AES destination …","DESTROY (w) register accessor: XTS-AES destroy register","LINESIZE (rw) register accessor: XTS-AES line-size register","PHYSICAL_ADDRESS (rw) register accessor: XTS-AES physical …","PLAIN_MEM (rw) register accessor: The memory that stores …","RELEASE (w) register accessor: XTS-AES release register","Register block","STATE (r) register accessor: XTS-AES status register","TRIGGER (w) register accessor: XTS-AES trigger register","","","XTS-AES version control register","0x5c - XTS-AES version control register","XTS-AES destination register","0x44 - XTS-AES destination register","XTS-AES destroy register","0x54 - XTS-AES destroy register","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","XTS-AES line-size register","0x40 - XTS-AES line-size register","XTS-AES physical address register","0x48 - XTS-AES physical address register","The memory that stores plaintext","0x00..0x10 - The memory that stores plaintext","Iterator for array of: 0x00..0x10 - The memory that stores …","XTS-AES release register","0x50 - XTS-AES release register","XTS-AES status register","0x58 - XTS-AES status register","XTS-AES trigger register","0x4c - XTS-AES trigger register","","","","Field <code>DATE</code> reader - Those bits stores the version …","XTS-AES version control register","Field <code>DATE</code> writer - Those bits stores the version …","Register <code>DATE</code> reader","Register <code>DATE</code> writer","Writes raw bits to the register.","","","Bits 0:29 - Those bits stores the version information of …","Bits 0:29 - Those bits stores the version information of …","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","","","","Field <code>DESTINATION</code> reader - This bit stores the …","XTS-AES destination register","Field <code>DESTINATION</code> writer - This bit stores the …","Register <code>DESTINATION</code> reader","Register <code>DESTINATION</code> writer","Writes raw bits to the register.","","","Bit 0 - This bit stores the destination. 0: …","Bit 0 - This bit stores the destination. 0: …","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","","","","XTS-AES destroy register","Field <code>DESTROY</code> writer - Set this bit to destroy XTS-AES …","Register <code>DESTROY</code> writer","Writes raw bits to the register.","","","Bit 0 - Set this bit to destroy XTS-AES result.","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","","","","Field <code>LINESIZE</code> reader - This bit stores the line size …","XTS-AES line-size register","Field <code>LINESIZE</code> writer - This bit stores the line size …","Register <code>LINESIZE</code> reader","Register <code>LINESIZE</code> writer","Writes raw bits to the register.","","","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","Bit 0 - This bit stores the line size parameter. 0: …","Bit 0 - This bit stores the line size parameter. 0: …","","","","Field <code>PHYSICAL_ADDRESS</code> reader - Those bits stores the …","XTS-AES physical address register","Field <code>PHYSICAL_ADDRESS</code> writer - Those bits stores the …","Register <code>PHYSICAL_ADDRESS</code> reader","Register <code>PHYSICAL_ADDRESS</code> writer","Writes raw bits to the register.","","","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","Bits 0:29 - Those bits stores the physical address. If …","Bits 0:29 - Those bits stores the physical address. If …","","","","The memory that stores plaintext","Register <code>PLAIN_MEM[%s]</code> reader","Register <code>PLAIN_MEM[%s]</code> writer","Writes raw bits to the register.","","","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","","","","XTS-AES release register","Field <code>RELEASE</code> writer - Set this bit to release the manual …","Register <code>RELEASE</code> writer","Writes raw bits to the register.","","","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","Bit 0 - Set this bit to release the manual encrypted …","","","","Register <code>STATE</code> reader","Field <code>STATE</code> reader - Those bits shows XTS-AES status. …","XTS-AES status register","","","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","Bits 0:1 - Those bits shows XTS-AES status. 0=IDLE, …","","","","XTS-AES trigger register","Field <code>TRIGGER</code> writer - Set this bit to start manual …","Register <code>TRIGGER</code> writer","Writes raw bits to the register.","","","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","Bit 0 - Set this bit to start manual encryption calculation","","",""],"i":[1,0,58,1,0,58,0,58,1,0,58,1,1,1,1,1,1,1,0,58,1,0,58,1,0,58,1,1,0,58,1,1,1,1,0,58,1,1,0,58,1,1,1,1,0,58,0,58,0,0,58,1,1,0,58,0,2,3,4,5,6,7,8,9,10,11,12,13,14,15,16,17,18,19,20,21,22,23,24,25,26,27,28,0,0,58,0,58,1,0,58,0,58,1,0,58,0,58,0,58,1,1,1,0,58,0,58,1,1,1,1,1,0,58,0,58,1,0,58,1,1,1,1,1,0,58,0,0,0,0,2,3,4,5,6,7,8,9,10,11,12,13,14,15,16,17,18,19,20,21,22,23,24,25,26,27,28,58,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15,16,17,18,19,20,21,22,23,24,25,26,27,28,58,1,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15,16,17,18,19,20,21,22,23,24,25,26,27,28,0,0,0,1,0,2,3,4,5,6,7,8,9,10,11,12,13,14,15,16,17,18,19,20,21,22,23,24,25,26,27,28,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15,16,17,18,19,20,21,22,23,24,25,26,27,28,58,1,0,0,0,0,0,2,3,4,5,6,7,8,9,10,11,12,13,14,15,16,17,18,19,20,21,22,23,24,25,26,27,28,58,1,0,0,0,2,3,4,5,6,7,8,9,10,11,12,13,14,15,16,17,18,19,20,21,22,23,24,25,26,27,28,0,0,0,0,0,0,0,2,3,4,5,6,7,8,9,10,11,12,13,14,15,16,17,18,19,20,21,22,23,24,25,26,27,28,58,0,0,58,0,2,3,4,5,6,7,8,9,10,11,12,13,14,15,16,17,18,19,20,21,22,23,24,25,26,27,28,58,1,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15,16,17,18,19,20,21,22,23,24,25,26,27,28,58,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15,16,17,18,19,20,21,22,23,24,25,26,27,28,58,1,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,32,32,0,32,0,32,0,32,0,32,0,32,0,32,0,32,0,32,0,32,0,32,0,32,0,32,0,32,0,32,0,32,0,32,32,0,32,0,32,32,0,32,0,32,0,32,0,32,0,32,0,32,0,32,0,32,0,32,0,32,0,32,0,32,0,32,0,32,0,32,0,32,0,32,0,32,32,32,32,0,32,0,32,0,32,0,32,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,103,107,107,105,103,105,103,105,103,105,103,105,103,105,103,105,103,105,103,105,103,105,103,105,103,107,107,107,107,107,0,0,0,0,0,0,0,129,132,132,132,132,130,129,130,129,132,132,132,0,0,0,0,0,136,139,139,137,136,139,139,139,139,139,0,0,0,0,0,141,144,144,142,141,144,144,144,144,144,0,0,0,0,0,146,149,149,149,149,147,146,149,149,149,0,0,0,0,0,151,154,154,152,151,154,154,154,154,154,0,0,0,0,0,156,159,159,157,156,159,159,159,159,159,0,0,0,0,0,161,164,164,164,164,162,161,164,164,164,0,0,0,0,0,166,169,169,167,166,169,169,169,169,169,0,0,0,0,0,171,174,174,172,171,174,174,174,174,174,0,0,0,0,0,176,179,179,179,179,177,176,179,179,179,0,0,0,0,0,181,184,184,182,181,184,184,184,184,184,0,0,0,0,0,186,189,189,187,186,189,189,189,189,189,0,0,0,0,0,191,194,194,194,194,192,191,194,194,194,0,0,0,0,0,196,199,199,197,196,199,199,199,199,199,0,0,0,0,0,201,204,204,202,201,204,204,204,204,204,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,206,208,206,208,208,209,209,206,208,206,208,206,208,206,208,209,209,206,208,206,208,209,209,209,0,0,0,0,0,225,228,228,228,228,226,225,228,228,228,0,0,0,0,0,0,0,230,233,233,233,233,231,230,231,230,233,233,233,0,0,0,0,0,0,0,237,240,240,240,240,238,237,238,237,240,240,240,0,0,0,0,0,244,246,246,247,247,247,247,247,247,247,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,249,252,252,252,252,250,249,250,249,250,250,249,249,250,249,250,249,252,252,252,0,0,0,0,264,265,265,265,265,264,264,265,265,265,0,0,0,0,0,0,0,268,271,271,271,271,269,268,269,268,271,271,271,0,0,0,0,6136,6136,6136,6136,275,275,6136,6136,6136,0,0,0,0,6137,6137,6137,6137,278,278,6137,6137,6137,0,0,0,0,0,281,283,283,284,284,284,284,284,284,284,0,0,0,0,0,0,286,290,290,290,290,287,287,286,290,290,290,0,0,0,0,0,0,292,296,296,296,296,293,293,292,296,296,296,0,0,0,0,0,0,0,298,301,301,301,301,299,298,299,298,301,301,301,0,0,0,6138,6138,6138,6138,305,6138,6138,6138,0,0,0,0,0,307,310,310,310,310,308,307,310,310,310,0,0,0,0,0,0,312,315,315,315,315,313,312,313,315,315,315,0,0,0,6139,6139,6139,6139,318,6139,6139,6139,0,0,0,0,0,0,0,0,0,0,0,320,323,323,321,320,321,320,323,323,321,320,321,320,323,323,323,0,0,0,0,0,0,0,0,0,331,334,334,332,331,334,334,332,331,334,334,334,332,331,0,0,0,0,0,340,343,343,343,343,343,343,343,341,340,0,0,0,0,0,345,348,348,348,348,348,348,348,346,345,0,0,0,0,0,350,353,353,353,353,353,353,353,351,350,0,0,0,0,0,355,358,358,358,358,358,358,358,356,355,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,33,0,33,0,33,0,33,0,33,33,33,0,33,0,33,0,33,0,33,0,33,0,33,33,0,33,0,33,0,33,0,33,0,33,33,0,33,0,33,0,33,0,33,0,33,0,33,0,33,0,33,0,33,0,33,33,33,33,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,386,388,386,388,386,388,386,388,386,388,386,388,386,388,386,388,388,389,389,389,389,389,389,389,0,0,0,0,0,0,0,0,0,0,0,0,0,405,408,408,406,405,408,408,406,405,406,405,406,405,406,405,408,408,408,0,0,0,0,0,418,421,421,419,418,421,421,421,421,421,0,0,0,0,0,0,0,0,0,0,423,426,426,426,426,424,423,424,423,424,424,423,426,426,426,0,0,0,0,0,0,0,0,0,0,0,433,436,436,436,436,434,433,434,433,434,433,436,436,434,433,436,0,0,0,0,0,444,447,447,445,444,447,447,447,447,447,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,449,452,452,452,452,450,449,450,449,450,449,450,449,450,449,450,449,450,449,450,449,452,452,452,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,468,471,471,471,471,469,468,469,468,469,468,469,468,469,468,469,468,471,471,471,0,0,0,0,0,0,0,0,0,483,485,483,485,483,485,485,486,486,486,486,486,486,486,0,0,0,0,0,0,0,0,0,492,495,495,493,492,493,492,493,492,495,495,495,495,495,0,0,0,0,0,0,0,501,504,504,502,501,502,501,504,504,504,504,504,0,0,0,0,0,0,0,0,0,508,511,511,511,511,509,508,509,508,509,508,511,511,511,0,0,0,0,0,0,0,0,517,517,517,518,518,518,518,517,517,517,517,518,518,518,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,525,527,525,527,527,528,528,528,528,525,527,525,527,525,527,525,527,528,528,528,0,0,0,0,0,0,0,0,540,540,6140,6140,6140,6140,540,540,540,540,6140,6140,6140,0,0,0,0,0,0,0,0,547,547,6141,6141,6141,6141,547,547,547,547,6141,6141,6141,0,0,0,0,0,0,0,0,0,0,0,0,0,554,557,557,557,557,555,554,555,554,555,554,555,554,555,554,557,557,557,0,0,0,6142,6142,6142,6142,567,6142,6142,6142,0,0,0,569,6143,6143,6143,6143,6143,6143,6143,0,0,0,6144,6144,6144,6144,571,6144,6144,6144,0,0,0,573,6145,6145,6145,6145,6145,6145,6145,0,0,0,0,0,575,578,578,578,578,576,575,578,578,578,0,0,0,0,0,580,583,583,583,583,581,580,583,583,583,0,0,0,0,0,0,0,0,0,585,588,588,588,588,586,585,586,585,586,585,588,588,588,0,0,0,0,0,0,0,0,0,594,597,597,597,597,595,594,595,594,595,594,597,597,597,0,0,0,0,0,0,0,0,0,0,0,0,0,603,606,606,606,606,604,603,604,603,604,603,604,603,604,603,606,606,606,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,34,34,0,34,0,34,0,34,0,34,0,34,0,34,0,34,0,34,0,34,0,34,0,34,0,34,0,34,0,34,34,34,34,34,34,0,0,0,0,0,630,633,633,631,630,633,633,633,633,633,0,0,0,0,6146,6146,635,635,6146,6146,6146,6146,6146,0,0,0,0,638,639,639,638,638,639,639,639,639,639,0,0,0,0,0,0,0,642,645,645,643,642,643,642,645,645,645,645,645,0,0,0,0,6147,6147,649,649,6147,6147,6147,6147,6147,0,0,0,6148,6148,652,6148,6148,6148,6148,6148,0,0,0,0,0,0,0,654,657,657,655,654,655,654,657,657,657,657,657,0,0,0,0,0,0,0,661,664,664,662,661,662,661,664,664,664,664,664,0,0,0,6149,6149,668,6149,6149,6149,6149,6149,0,0,0,6150,6150,670,6150,6150,6150,6150,6150,0,0,0,0,0,672,675,675,673,672,675,675,675,675,675,0,0,0,0,0,677,680,680,678,677,680,680,680,680,680,0,0,0,6151,6151,682,6151,6151,6151,6151,6151,0,0,0,0,0,684,687,687,685,684,687,687,687,687,687,0,0,0,35,35,35,35,35,35,35,35,0,0,0,0,0,0,0,0,0,0,0,690,693,693,691,690,691,690,691,690,691,690,693,693,693,693,693,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,36,36,36,0,36,36,0,36,36,0,36,0,36,36,0,36,0,36,0,36,0,36,36,0,36,36,0,36,0,36,36,0,36,0,36,0,36,0,36,36,0,36,36,0,36,36,0,36,36,0,36,0,36,36,0,36,36,0,36,0,36,0,36,0,36,0,36,36,0,36,36,0,36,36,0,36,36,0,36,0,36,0,36,36,36,36,0,0,0,0,0,0,0,737,739,737,739,739,740,740,740,740,740,740,740,0,0,0,0,0,744,747,747,745,744,747,747,747,747,747,0,0,0,0,0,0,0,0,0,0,0,0,0,749,752,752,752,750,749,750,749,750,749,750,749,752,750,749,752,752,752,0,0,0,0,0,762,765,765,765,763,762,765,765,765,765,0,0,0,6152,6152,6152,767,6152,6152,6152,6152,0,0,0,6153,6153,6153,769,6153,6153,6153,6153,0,0,0,6154,6154,6154,771,6154,6154,6154,6154,0,0,0,6155,6155,6155,773,6155,6155,6155,6155,0,0,0,0,0,0,0,0,0,0,0,0,0,0,775,778,778,778,776,775,776,775,776,776,775,776,775,776,775,778,778,778,778,0,0,0,0,0,789,792,792,792,792,790,789,792,792,792,0,0,0,0,0,0,794,797,797,797,795,794,795,797,797,797,797,0,0,0,0,0,800,803,803,803,803,801,800,803,803,803,0,0,0,0,0,6156,6156,6156,805,805,805,6156,6156,6156,6156,0,0,0,6157,6157,6157,809,6157,6157,6157,6157,0,0,0,0,0,0,0,0,0,0,6158,6158,6158,811,811,811,811,811,811,811,811,6158,6158,6158,6158,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,820,821,821,821,820,820,820,820,820,820,820,821,820,820,820,820,820,820,821,821,821,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,835,838,838,838,836,835,836,835,836,835,836,835,836,835,836,835,836,835,838,836,835,836,835,836,835,836,835,836,835,836,835,838,838,838,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,864,867,867,867,865,864,865,864,865,864,865,864,865,864,865,864,865,864,867,865,864,865,864,865,864,865,864,865,864,865,864,867,867,867,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,6159,6159,6159,893,893,893,893,893,893,893,6159,893,893,893,893,893,893,6159,6159,6159,0,0,0,0,0,0,0,0,0,907,909,907,909,909,910,910,907,909,910,910,910,910,910,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,916,919,919,919,919,917,916,917,916,917,916,917,916,917,916,917,916,919,919,919,0,0,0,0,0,931,934,934,934,934,932,931,934,934,934,0,0,0,6160,6160,6160,6160,936,6160,6160,6160,0,0,0,6161,6161,6161,6161,938,6161,6161,6161,0,0,0,6162,6162,6162,6162,940,6162,6162,6162,0,0,0,6163,6163,6163,6163,942,6163,6163,6163,0,0,0,6164,6164,6164,6164,944,6164,6164,6164,0,0,0,0,0,0,0,0,0,0,0,0,946,949,949,949,949,947,946,947,947,946,947,946,947,946,949,949,949,0,0,0,0,0,958,961,961,961,961,959,958,961,961,961,0,0,0,0,0,963,966,966,966,966,966,966,964,963,966,0,0,0,0,0,0,0,968,971,971,971,971,969,968,969,968,971,971,971,0,0,0,0,0,6165,6165,6165,6165,975,975,975,6165,6165,6165,0,0,0,0,0,0,0,0,0,6166,6166,6166,6166,979,979,979,979,979,979,979,6166,6166,6166,0,0,0,0,0,0,0,0,0,0,37,37,37,37,0,37,37,0,37,0,37,0,37,0,37,0,37,0,37,0,37,37,0,37,37,37,37,37,0,0,0,996,6167,6167,6167,6167,6167,6167,6167,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,997,1000,1000,998,997,1000,1000,998,997,997,998,997,998,997,1000,1000,1000,998,998,997,0,0,0,0,0,1012,1015,1015,1013,1012,1015,1015,1015,1015,1015,0,0,0,1017,1018,1018,1017,1018,1018,1018,1018,1018,0,0,0,0,0,1020,1023,1023,1021,1020,1023,1023,1023,1023,1023,0,0,0,6168,6168,1025,6168,6168,6168,6168,6168,0,0,0,6169,6169,1027,6169,6169,6169,6169,6169,0,0,0,1029,6170,6170,6170,6170,6170,6170,6170,0,0,0,1030,6171,6171,6171,6171,6171,6171,6171,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,38,38,0,38,0,38,0,38,0,38,0,38,38,0,38,0,38,0,38,0,38,38,0,38,0,38,0,38,0,38,0,38,0,38,0,38,0,38,0,38,0,38,0,38,0,38,0,38,0,38,0,38,0,38,0,38,0,38,0,38,0,38,0,38,0,38,0,38,0,38,0,38,0,38,0,38,0,38,0,38,0,38,0,38,0,38,0,38,0,38,0,38,0,38,38,38,38,0,38,0,38,0,38,0,0,0,0,0,0,0,0,0,0,0,1079,1082,1082,1080,1079,1080,1079,1080,1079,1082,1082,1080,1079,1082,1082,1082,0,0,0,0,0,0,0,0,0,1090,1091,1090,1093,1093,1093,1093,1091,1090,1091,1090,1093,1093,1093,0,0,0,0,0,1099,1102,1102,1102,1102,1100,1099,1102,1102,1102,0,0,0,0,0,0,0,0,0,0,0,1104,1107,1107,1105,1104,1105,1104,1105,1104,1107,1107,1105,1104,1107,1107,1107,0,0,0,0,0,1115,1118,1118,1116,1115,1118,1118,1118,1118,1118,0,0,0,0,1120,1121,1121,1121,1121,1120,1120,1121,1121,1121,0,0,0,0,0,0,0,1124,1127,1127,1127,1127,1125,1124,1125,1124,1127,1127,1127,0,0,0,0,0,0,0,1131,1134,1134,1134,1134,1132,1131,1132,1131,1134,1134,1134,0,0,0,0,6172,6172,6172,6172,1138,1138,6172,6172,6172,0,0,0,0,0,1141,1144,1144,1144,1144,1142,1141,1144,1144,1144,0,0,0,0,0,1146,1149,1149,1149,1149,1147,1146,1149,1149,1149,0,0,0,0,0,1151,1154,1154,1154,1154,1152,1151,1154,1154,1154,0,0,0,0,0,1156,1159,1159,1159,1159,1157,1156,1159,1159,1159,0,0,0,0,0,1161,1164,1164,1164,1164,1162,1161,1164,1164,1164,0,0,0,0,0,1166,1169,1169,1169,1169,1167,1166,1169,1169,1169,0,0,0,0,0,1171,1174,1174,1174,1174,1172,1171,1174,1174,1174,0,0,0,0,0,1176,1179,1179,1179,1179,1177,1176,1179,1179,1179,0,0,0,0,0,1181,1184,1184,1184,1184,1182,1181,1184,1184,1184,0,0,0,0,0,1186,1189,1189,1189,1189,1187,1186,1189,1189,1189,0,0,0,0,0,1191,1194,1194,1194,1194,1192,1191,1194,1194,1194,0,0,0,6173,6173,6173,6173,1196,6173,6173,6173,0,0,0,6174,6174,6174,6174,1198,6174,6174,6174,0,0,0,6175,6175,6175,6175,1200,6175,6175,6175,0,0,0,1202,6176,6176,6176,6176,6176,6176,6176,0,0,0,0,0,0,0,0,1204,6177,6177,6177,6177,1204,1204,1204,1204,6177,6177,6177,1204,0,0,0,0,6178,6178,6178,6178,1211,1211,6178,6178,6178,0,0,0,0,1214,6179,6179,6179,6179,1214,6179,6179,6179,0,0,0,1217,6180,6180,6180,6180,6180,6180,6180,0,0,0,1219,6181,6181,6181,6181,6181,6181,6181,0,0,0,0,1221,1221,6182,6182,6182,6182,6182,6182,6182,0,0,0,1224,6183,6183,6183,6183,6183,6183,6183,0,0,0,1226,6184,6184,6184,6184,6184,6184,6184,0,0,0,1228,6185,6185,6185,6185,6185,6185,6185,0,0,0,1230,6186,6186,6186,6186,6186,6186,6186,0,0,0,1232,6187,6187,6187,6187,6187,6187,6187,0,0,0,1234,6188,6188,6188,6188,6188,6188,6188,0,0,0,1236,6189,6189,6189,6189,6189,6189,6189,0,0,0,1238,6190,6190,6190,6190,6190,6190,6190,0,0,0,1240,6191,6191,6191,6191,6191,6191,6191,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,6192,6192,1242,1242,1242,1242,1242,1242,1242,1242,6192,6192,1242,1242,1242,1242,6192,6192,6192,1242,1242,1242,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,6193,6193,1258,1258,1258,1258,1258,1258,1258,1258,6193,6193,1258,1258,1258,1258,6193,6193,6193,1258,1258,1258,0,0,0,0,0,0,0,0,1274,1274,1274,1274,1274,1274,6194,6194,6194,6194,6194,6194,6194,0,0,0,0,0,0,0,0,0,0,0,1281,1284,1284,1284,1284,1282,1281,1282,1281,1282,1281,1284,1284,1282,1281,1284,0,0,0,6195,6195,6195,6195,6195,6195,6195,1292,0,0,0,0,0,0,0,0,0,0,1294,6196,6196,6196,6196,1294,1294,1294,1294,1294,1294,1294,6196,6196,6196,0,0,0,0,0,0,0,0,0,1303,1306,1306,1306,1306,1304,1303,1304,1303,1304,1303,1306,1306,1306,0,0,0,0,0,0,0,1312,1315,1315,1315,1315,1313,1312,1315,1315,1313,1312,1315,0,0,0,0,0,1319,1322,1322,1322,1322,1320,1319,1322,1322,1322,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,39,39,0,39,0,39,0,39,0,39,0,39,0,39,0,39,0,39,0,39,0,39,0,39,0,39,0,39,0,39,0,39,0,39,0,39,0,39,0,39,0,39,0,39,0,39,0,39,0,39,0,39,0,39,39,0,39,0,39,0,39,0,39,0,39,0,39,0,39,0,39,0,39,0,39,39,0,39,39,39,39,0,0,0,0,1361,1362,1362,1361,1362,1361,1362,1362,1362,1362,0,0,0,0,0,0,0,0,0,0,0,1365,1368,1368,1366,1365,1366,1365,1366,1365,1366,1365,1368,1368,1368,1368,1368,0,0,0,0,0,0,0,0,0,1376,1379,1379,1377,1376,1377,1376,1377,1376,1379,1379,1379,1379,1379,0,0,0,0,0,0,0,1385,1388,1388,1388,1388,1386,1385,1386,1385,1388,1388,1388,0,0,0,0,0,0,0,1392,1393,1393,1392,1393,1392,1392,1392,1393,1392,1393,1393,1393,0,0,0,0,0,0,0,0,0,0,0,0,0,1399,1402,1402,1400,1399,1402,1400,1399,1400,1399,1400,1399,1402,1400,1399,1402,1402,1402,0,0,0,0,0,0,0,0,0,6197,6197,1412,1412,6197,1412,1412,1412,1412,6197,1412,6197,6197,6197,0,0,0,0,6198,6198,1420,1420,6198,6198,6198,6198,6198,0,0,0,6199,6199,1423,6199,6199,6199,6199,6199,0,0,0,0,0,1425,1428,1428,1426,1425,1428,1428,1428,1428,1428,0,0,0,0,0,0,0,0,0,1430,1433,1433,1431,1430,1431,1430,1431,1430,1433,1433,1433,1433,1433,0,0,0,0,0,0,0,1439,1440,1440,1440,1439,1442,1439,1442,1440,1440,1440,1440,0,0,0,0,0,1446,1449,1449,1447,1446,1449,1449,1449,1449,1449,0,0,0,6200,6200,6200,1451,6200,6200,6200,6200,0,0,0,0,0,0,0,1453,1454,1454,1454,1453,1456,1453,1456,1454,1454,1454,1454,0,0,0,0,0,1460,1463,1463,1461,1460,1463,1463,1463,1463,1463,0,0,0,0,0,1465,1468,1468,1466,1465,1468,1468,1468,1468,1468,0,0,0,0,0,0,0,0,1470,1471,1471,1470,1470,1470,1470,1470,1470,1471,1471,1471,1471,1471,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,1478,1481,1481,1479,1478,1479,1478,1479,1478,1479,1478,1479,1478,1479,1478,1481,1481,1481,1481,1481,0,0,0,0,0,0,0,0,6201,6201,1493,1493,1493,1493,1493,1493,6201,6201,6201,6201,6201,0,0,0,0,6202,6202,1500,1500,6202,6202,6202,6202,6202,0,0,0,6203,6203,1503,6203,6203,6203,6203,6203,0,0,0,0,6204,6204,1505,1505,6204,6204,6204,6204,6204,0,0,0,6205,6205,1508,6205,6205,6205,6205,6205,0,0,0,0,0,1510,1513,1513,1511,1510,1513,1513,1513,1513,1513,0,0,0,0,0,1515,1518,1518,1516,1515,1518,1518,1518,1518,1518,0,0,0,0,0,1520,1523,1523,1523,1521,1520,1523,1523,1523,1523,0,0,0,0,0,1525,1528,1528,1528,1526,1525,1528,1528,1528,1528,0,0,0,0,0,1530,1533,1533,1533,1531,1530,1533,1533,1533,1533,0,0,0,0,0,1535,1538,1538,1538,1536,1535,1538,1538,1538,1538,0,0,0,0,0,0,0,1540,1543,1543,1543,1541,1540,1541,1540,1543,1543,1543,1543,0,0,0,0,0,0,0,0,1547,1551,1551,1548,1548,1547,1551,1551,1548,1547,1551,1551,1551,0,0,0,0,0,1555,1558,1558,1558,1556,1555,1558,1558,1558,1558,0,0,0,0,0,0,1560,1563,1563,1563,1561,1560,1561,1563,1563,1563,1563,0,0,0,0,0,1566,1569,1569,1569,1567,1566,1569,1569,1569,1569,0,0,0,0,0,0,0,0,0,1571,1574,1574,1574,1572,1571,1572,1571,1572,1571,1574,1574,1574,1574,0,0,0,0,0,1580,1583,1583,1581,1580,1583,1583,1583,1583,1583,0,0,0,0,0,0,0,0,0,0,0,0,1590,0,1608,0,0,0,0,0,1586,1599,0,1600,1601,1588,1591,1592,1593,1594,1595,1596,0,1590,1585,1587,1588,1591,1592,1593,1594,1595,1596,1587,1587,1597,1598,1600,1601,1585,1585,1588,1592,1593,1597,1598,1587,1585,1585,1603,1585,1600,1601,1588,1591,1592,1593,1594,1595,1596,1603,1585,1585,1608,1588,1591,1594,1595,1596,1585,1585,1585,1600,1601,1588,1591,1592,1593,1594,1595,1596,1600,1601,1588,1591,1592,1593,1594,1595,1596,1585,1585,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,40,40,0,40,0,40,0,40,0,40,0,40,0,40,40,40,40,40,40,40,40,40,40,40,40,40,40,40,40,40,40,40,40,40,40,40,40,40,40,40,40,40,40,40,40,40,40,40,40,40,40,40,40,40,40,40,40,40,40,40,40,40,40,40,40,40,40,40,40,40,40,40,40,40,40,40,40,40,40,40,40,40,40,40,40,40,40,40,40,40,40,40,40,40,40,40,40,40,40,40,40,40,40,40,40,40,40,40,40,40,40,40,40,40,40,40,40,40,40,40,40,40,40,40,40,40,40,40,40,40,40,40,40,40,40,40,40,40,40,40,40,40,40,40,40,40,40,40,40,40,40,40,40,40,40,40,40,40,40,40,40,40,40,40,40,40,40,40,0,40,40,0,40,40,0,40,40,0,40,0,40,0,40,0,40,0,40,0,40,40,0,40,0,40,0,40,0,40,0,40,0,40,0,40,40,40,40,0,0,0,0,0,1631,1634,1634,1632,1631,1634,1634,1634,1634,1634,0,0,0,0,0,1636,1639,1639,1637,1636,1639,1639,1639,1639,1639,0,0,0,6206,6206,6206,6206,1641,6206,6206,6206,0,0,0,0,0,1643,1646,1646,1644,1643,1646,1646,1646,1646,1646,0,0,0,1648,1649,1649,1648,1649,1649,1649,1649,1649,0,0,0,1651,1652,1652,1651,1652,1652,1652,1652,1652,0,0,0,0,0,0,0,0,0,1654,1657,1657,1657,1655,1654,1655,1654,1657,1655,1654,1657,1657,1657,0,0,0,0,0,0,0,0,0,0,0,1663,1666,1666,1666,1666,1664,1663,1664,1663,1664,1663,1664,1663,1666,1666,1666,0,0,0,6207,6207,1674,6207,6207,6207,6207,6207,0,0,0,0,0,1676,1679,1679,1677,1676,1679,1679,1679,1679,1679,0,0,0,1681,1682,1682,1682,1682,1681,1682,1682,1682,0,0,0,1684,1685,1685,1685,1685,1684,1685,1685,1685,0,0,0,6208,6208,6208,6208,1687,6208,6208,6208,0,0,0,6209,6209,6209,6209,1689,6209,6209,6209,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,1691,1694,1694,1692,1691,1694,1692,1691,1692,1691,1694,1692,1691,1692,1691,1692,1691,1694,1694,1694,1692,1691,0,0,0,0,0,1708,1711,1711,1711,1711,1709,1708,1711,1711,1711,0,0,0,0,0,1713,1716,1716,1716,1716,1714,1713,1716,1716,1716,0,0,0,0,0,1718,1721,1721,1721,1719,1718,1721,1721,1721,1721,0,0,0,6210,6210,6210,6210,1723,6210,6210,6210,0,0,0,1725,1726,1726,1726,1726,1725,1726,1726,1726,0,0,0,1728,1729,1729,1729,1729,1728,1729,1729,1729,0,0,0,6211,6211,6211,6211,1731,6211,6211,6211,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,41,41,0,41,0,41,41,0,41,0,41,0,41,0,41,0,41,0,41,41,0,41,0,41,0,41,0,41,41,0,41,0,41,0,41,0,41,0,41,0,41,0,41,0,41,0,41,0,41,0,41,0,41,0,41,0,41,41,41,0,41,41,0,0,0,0,0,0,0,0,0,0,0,0,0,1760,1763,1763,1763,1763,1761,1760,1761,1760,1761,1760,1761,1760,1761,1760,1763,1763,1763,0,0,0,0,0,0,0,1773,1776,1776,1774,1773,1774,1773,1776,1776,1776,1776,1776,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,1780,1782,1782,1783,1783,1780,1782,1782,1783,1782,1783,1780,1782,1780,1782,1780,1782,1780,1782,1780,1782,1780,1782,1780,1782,1782,1783,1783,1780,1782,1783,0,0,0,0,0,1806,1809,1809,1807,1806,1809,1809,1809,1809,1809,0,0,0,0,0,1811,1814,1814,1812,1811,1814,1814,1814,1814,1814,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,1816,1819,1819,1817,1816,1819,1819,1817,1816,1817,1816,1817,1816,1819,1819,1817,1816,1817,1816,1819,0,0,0,0,0,0,6212,6212,6212,6212,1831,1831,6212,6212,1831,1831,6212,0,0,0,0,0,0,0,0,0,0,0,1836,1839,1839,1839,1839,1837,1836,1837,1836,1837,1836,1837,1836,1839,1839,1839,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,1847,1847,1848,1848,1847,1847,1847,1848,1848,1847,1847,1847,1847,1847,1847,1847,1847,1847,1847,1848,1848,1847,1847,1848,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,1865,1867,1867,1868,1868,1865,1867,1865,1867,1865,1867,1868,1868,1865,1867,1865,1867,1865,1867,1865,1867,1865,1867,1865,1867,1865,1867,1865,1867,1865,1867,1865,1867,1868,1868,1865,1867,1865,1867,1868,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,1900,6213,6213,1900,1900,1900,6213,6213,1900,1900,1900,1900,1900,1900,1900,1900,1900,1900,6213,6213,1900,1900,6213,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,1917,6214,6214,1917,1917,1917,6214,6214,1917,1917,1917,1917,1917,1917,1917,1917,1917,1917,6214,6214,1917,1917,6214,0,0,0,6215,6215,6215,6215,1934,6215,6215,6215,0,0,0,0,0,0,0,1936,1939,1939,1939,1939,1937,1936,1937,1936,1939,1939,1939,0,0,0,0,0,1943,1946,1946,1946,1946,1944,1943,1946,1946,1946,0,0,0,0,0,1948,1951,1951,1951,1951,1949,1948,1951,1951,1951,0,0,0,0,0,1953,1956,1956,1956,1956,1954,1953,1956,1956,1956,0,0,0,0,0,0,0,0,0,0,0,1958,1961,1961,1961,1961,1959,1958,1959,1958,1959,1958,1959,1958,1961,1961,1961,0,0,0,0,0,1969,1972,1972,1972,1972,1970,1969,1972,1972,1972,0,0,0,0,0,1974,1977,1977,1977,1977,1975,1974,1977,1977,1977,0,0,0,0,0,1979,1982,1982,1982,1982,1980,1979,1982,1982,1982,0,0,0,0,0,1984,1987,1987,1987,1987,1985,1984,1987,1987,1987,0,0,0,0,0,1989,1992,1992,1992,1992,1990,1989,1992,1992,1992,0,0,0,0,0,1994,1997,1997,1997,1997,1995,1994,1997,1997,1997,0,0,0,0,0,0,0,0,0,1999,6216,6216,1999,6216,6216,1999,1999,1999,1999,6216,6216,1999,6216,0,0,0,0,0,0,0,2007,2010,2010,2010,2010,2008,2007,2008,2007,2010,2010,2010,0,0,0,6217,6217,6217,6217,6217,6217,2014,6217,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,42,0,42,0,42,0,42,0,42,42,42,0,42,0,42,0,42,0,42,0,42,0,42,0,42,0,42,0,42,0,42,0,42,0,42,0,42,0,42,0,42,0,42,0,42,0,42,0,42,0,42,0,42,0,42,0,42,0,42,0,42,0,42,0,42,0,42,0,42,0,42,0,42,0,42,0,42,0,42,0,42,0,42,0,42,0,42,0,42,0,42,0,42,0,42,0,42,0,42,0,42,0,42,0,42,0,42,0,42,0,42,0,42,0,42,42,0,42,0,42,0,42,0,42,0,42,0,42,0,42,42,0,42,0,42,0,42,0,42,0,42,0,42,0,42,0,42,0,42,0,42,0,42,0,42,0,42,0,42,0,42,42,42,42,0,42,0,42,0,42,0,42,0,42,0,0,0,0,0,2100,2102,2102,2103,2103,2103,2103,2103,2103,2103,0,0,0,0,0,2105,2107,2107,2108,2108,2108,2108,2108,2108,2108,0,0,0,0,0,2110,2112,2112,2113,2113,2113,2113,2113,2113,2113,0,0,0,0,0,2115,2116,2115,2118,2118,2118,2118,2118,2118,2118,0,0,0,0,0,2120,2121,2120,2123,2123,2123,2123,2123,2123,2123,0,0,0,0,0,2125,2128,2128,2126,2125,2128,2128,2128,2128,2128,0,0,0,0,0,2130,2133,2133,2131,2130,2133,2133,2133,2133,2133,0,0,0,0,0,2135,2138,2138,2136,2135,2138,2138,2138,2138,2138,0,0,0,0,0,2140,2143,2143,2141,2140,2143,2143,2143,2143,2143,0,0,0,0,0,2145,2148,2148,2146,2145,2148,2148,2148,2148,2148,0,0,0,0,0,2150,2153,2153,2153,2153,2151,2150,2153,2153,2153,0,0,0,0,0,2155,2158,2158,2156,2155,2158,2158,2158,2158,2158,0,0,0,0,0,2160,2163,2163,2161,2160,2163,2163,2163,2163,2163,0,0,0,0,0,2165,2168,2168,2166,2165,2168,2168,2168,2168,2168,0,0,0,6218,6218,2170,6218,6218,6218,6218,6218,0,0,0,0,0,2172,2175,2175,2173,2172,2175,2175,2175,2175,2175,0,0,0,0,0,2177,2180,2180,2178,2177,2180,2180,2180,2180,2180,0,0,0,0,0,2182,2185,2185,2183,2182,2185,2185,2185,2185,2185,0,0,0,0,0,2187,2190,2190,2188,2187,2190,2190,2190,2190,2190,0,0,0,0,0,2192,2195,2195,2193,2192,2195,2195,2195,2195,2195,0,0,0,0,0,2197,2200,2200,2198,2197,2200,2200,2200,2200,2200,0,0,0,0,0,2202,2205,2205,2203,2202,2205,2205,2205,2205,2205,0,0,0,0,0,2207,2210,2210,2208,2207,2210,2210,2210,2210,2210,0,0,0,0,0,2212,2215,2215,2213,2212,2215,2215,2215,2215,2215,0,0,0,0,0,2217,2220,2220,2218,2217,2220,2220,2220,2220,2220,0,0,0,0,0,2222,2225,2225,2223,2222,2225,2225,2225,2225,2225,0,0,0,0,0,2227,2230,2230,2228,2227,2230,2230,2230,2230,2230,0,0,0,0,0,2232,2235,2235,2233,2232,2235,2235,2235,2235,2235,0,0,0,0,0,2237,2240,2240,2238,2237,2240,2240,2240,2240,2240,0,0,0,0,0,2242,2245,2245,2243,2242,2245,2245,2245,2245,2245,0,0,0,0,0,2247,2250,2250,2248,2247,2250,2250,2250,2250,2250,0,0,0,0,0,2252,2255,2255,2253,2252,2255,2255,2255,2255,2255,0,0,0,0,0,2257,2260,2260,2258,2257,2260,2260,2260,2260,2260,0,0,0,0,0,2262,2265,2265,2263,2262,2265,2265,2265,2265,2265,0,0,0,0,0,2267,2270,2270,2268,2267,2270,2270,2270,2270,2270,0,0,0,0,0,2272,2275,2275,2273,2272,2275,2275,2275,2275,2275,0,0,0,0,0,2277,2280,2280,2278,2277,2280,2280,2280,2280,2280,0,0,0,0,0,2282,2285,2285,2283,2282,2285,2285,2285,2285,2285,0,0,0,0,0,2287,2290,2290,2288,2287,2290,2290,2290,2290,2290,0,0,0,0,0,2292,2295,2295,2293,2292,2295,2295,2295,2295,2295,0,0,0,0,0,2297,2300,2300,2298,2297,2300,2300,2300,2300,2300,0,0,0,0,0,2302,2305,2305,2303,2302,2305,2305,2305,2305,2305,0,0,0,0,0,2307,2310,2310,2308,2307,2310,2310,2310,2310,2310,0,0,0,0,0,2312,2315,2315,2313,2312,2315,2315,2315,2315,2315,0,0,0,0,0,2317,2320,2320,2318,2317,2320,2320,2320,2320,2320,0,0,0,0,0,2322,2325,2325,2323,2322,2325,2325,2325,2325,2325,0,0,0,0,0,2327,2330,2330,2328,2327,2330,2330,2330,2330,2330,0,0,0,0,0,2332,2335,2335,2333,2332,2335,2335,2335,2335,2335,0,0,0,0,0,2337,2340,2340,2338,2337,2340,2340,2340,2340,2340,0,0,0,0,0,2342,2345,2345,2343,2342,2345,2345,2345,2345,2345,0,0,0,0,0,2347,2350,2350,2348,2347,2350,2350,2350,2350,2350,0,0,0,0,0,2352,2355,2355,2353,2352,2355,2355,2355,2355,2355,0,0,0,0,0,2357,2360,2360,2358,2357,2360,2360,2360,2360,2360,0,0,0,0,0,2362,2365,2365,2363,2362,2365,2365,2365,2365,2365,0,0,0,0,0,2367,2370,2370,2368,2367,2370,2370,2370,2370,2370,0,0,0,0,0,2372,2375,2375,2373,2372,2375,2375,2375,2375,2375,0,0,0,0,0,2377,2380,2380,2378,2377,2380,2380,2380,2380,2380,0,0,0,0,0,2382,2385,2385,2385,2383,2382,2385,2385,2385,2385,0,0,0,0,0,2387,2390,2390,2390,2388,2387,2390,2390,2390,2390,0,0,0,0,0,2392,2395,2395,2395,2393,2392,2395,2395,2395,2395,0,0,0,0,0,2397,2400,2400,2400,2398,2397,2400,2400,2400,2400,0,0,0,0,0,2402,2405,2405,2405,2403,2402,2405,2405,2405,2405,0,0,0,0,0,2407,2410,2410,2410,2408,2407,2410,2410,2410,2410,0,0,0,0,0,2412,2415,2415,2415,2413,2412,2415,2415,2415,2415,0,0,0,6219,6219,6219,6219,2417,6219,6219,6219,0,0,0,6220,6220,6220,6220,2419,6220,6220,6220,0,0,0,0,0,2421,2424,2424,2424,2424,2422,2421,2424,2424,2424,0,0,0,0,0,2426,2429,2429,2429,2429,2427,2426,2429,2429,2429,0,0,0,0,0,2431,2434,2434,2434,2434,2434,2434,2434,2432,2431,0,0,0,0,0,2436,2439,2439,2439,2439,2437,2436,2439,2439,2439,0,0,0,0,0,2441,2444,2444,2444,2444,2442,2441,2444,2444,2444,0,0,0,0,0,2446,2449,2449,2449,2449,2447,2446,2449,2449,2449,0,0,0,0,0,2451,2454,2454,2454,2454,2452,2451,2454,2454,2454,0,0,0,0,0,2456,2459,2459,2459,2459,2457,2456,2459,2459,2459,0,0,0,0,0,2461,2464,2464,2464,2464,2462,2461,2464,2464,2464,0,0,0,0,0,2466,2469,2469,2469,2469,2467,2466,2469,2469,2469,0,0,0,0,0,2471,2474,2474,2474,2474,2472,2471,2474,2474,2474,0,0,0,0,0,2476,2479,2479,2479,2479,2477,2476,2479,2479,2479,0,0,0,0,0,2481,2484,2484,2484,2484,2482,2481,2484,2484,2484,0,0,0,0,0,2486,2489,2489,2489,2489,2489,2489,2489,2487,2486,0,0,0,0,0,2491,2494,2494,2494,2494,2494,2494,2494,2492,2491,0,0,0,0,0,2496,2499,2499,2499,2499,2499,2499,2499,2497,2496,0,0,0,0,0,2501,2504,2504,2504,2504,2504,2504,2504,2502,2501,0,0,0,0,0,2506,2509,2509,2509,2509,2509,2509,2509,2507,2506,0,0,0,0,43,43,0,43,43,0,43,43,43,0,43,43,43,43,0,0,0,0,0,2514,2517,2517,2517,2517,2515,2514,2517,2517,2517,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,2519,2522,2522,2520,2519,2522,2520,2519,2520,2519,2520,2519,2520,2519,2522,2520,2519,2520,2519,2520,2519,2520,2519,2520,2519,2520,2519,2522,2522,2522,0,0,0,0,0,0,0,0,0,2544,2547,2547,2545,2544,2545,2544,2545,2544,2547,2547,2547,2547,2547,0,0,0,0,0,0,0,0,0,0,0,0,0,0,44,44,44,44,44,44,44,44,44,44,44,44,44,44,44,44,44,44,44,44,44,44,44,44,44,44,44,44,44,44,44,44,0,44,44,0,44,44,0,44,44,0,44,44,0,44,44,0,44,0,44,44,0,44,0,44,0,44,0,44,44,44,44,44,44,44,44,44,44,0,44,44,0,44,44,44,44,44,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,2566,2569,2569,2569,2567,2566,2569,2567,2566,2566,2567,2566,2566,2567,2566,2567,2566,2569,2569,2569,0,0,0,0,0,0,0,0,0,0,0,0,0,2581,2584,2584,2582,2581,2582,2581,2582,2581,2582,2581,2582,2581,2584,2584,2584,2584,2584,0,0,0,0,0,2594,2597,2597,2595,2594,2597,2597,2597,2597,2597,0,0,0,6221,6221,2599,6221,6221,6221,6221,6221,0,0,0,0,0,2601,2604,2604,2604,2602,2601,2604,2604,2604,2604,0,0,0,0,0,0,0,2606,2608,2608,2609,2609,2606,2608,2609,2609,2609,2609,2609,0,0,0,0,0,2613,2616,2616,2616,2616,2614,2613,2616,2616,2616,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,2618,2619,2619,2618,2618,2618,2618,2618,2618,2619,2619,2618,2618,2618,2618,2618,2618,2618,2618,2618,2618,2619,2619,2619,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,2636,2639,2639,2637,2636,2637,2636,2637,2636,2637,2636,2637,2636,2637,2636,2639,2639,2637,2636,2637,2636,2637,2636,2637,2636,2637,2636,2637,2636,2637,2636,2637,2636,2637,2636,2637,2636,2639,2639,2639,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,2671,2674,2674,2672,2671,2672,2671,2672,2671,2672,2671,2672,2671,2672,2671,2674,2674,2672,2671,2672,2671,2672,2671,2672,2671,2672,2671,2672,2671,2672,2671,2672,2671,2672,2671,2672,2671,2674,2674,2674,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,6222,6222,2706,2706,2706,2706,2706,2706,6222,6222,2706,2706,2706,2706,2706,2706,2706,2706,2706,2706,6222,6222,6222,0,0,0,0,0,0,0,0,0,0,0,0,0,0,2723,2726,2726,2724,2723,2724,2723,2726,2726,2723,2724,2723,2724,2723,2724,2723,2726,2726,2726,0,0,0,6223,6223,2737,6223,6223,6223,6223,6223,0,0,0,0,0,0,0,0,45,45,45,0,45,0,45,0,45,0,45,45,45,0,45,45,45,45,0,0,0,0,0,0,0,2745,2746,2745,2746,2745,2748,2748,2748,2748,2748,2748,2748,0,0,0,0,0,2752,2755,2755,2753,2752,2755,2755,2755,2755,2755,0,0,0,0,0,0,0,0,0,0,0,0,0,2757,2760,2760,2758,2757,2758,2757,2758,2757,2758,2757,2758,2757,2760,2760,2760,2760,2760,0,0,0,0,0,2770,2773,2773,2771,2770,2773,2773,2773,2773,2773,0,0,0,0,0,0,0,2775,2778,2778,2776,2775,2776,2775,2778,2778,2778,2778,2778,0,0,0,0,0,0,0,0,0,0,0,0,0,2782,2785,2785,2785,2785,2783,2782,2783,2782,2783,2782,2783,2782,2783,2782,2785,2785,2785,0,0,46,46,0,46,46,46,46,46,46,0,0,6224,6224,6224,6224,6224,6224,6224,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,47,0,47,47,47,0,47,0,47,0,47,0,47,0,47,0,47,0,47,0,47,0,47,0,47,0,47,0,47,0,47,0,47,0,47,0,47,0,47,47,0,47,0,47,0,47,0,47,0,47,0,47,47,0,47,0,47,0,47,0,47,0,47,0,47,0,47,0,47,0,47,0,47,0,47,0,47,0,47,0,47,0,47,0,47,0,47,0,47,0,47,0,47,0,47,0,47,0,47,0,47,0,47,0,47,0,47,0,47,0,47,0,47,0,47,0,47,0,47,0,47,47,47,47,0,47,0,47,0,47,0,47,0,47,0,47,0,47,0,47,0,47,0,47,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,2865,2867,2867,2868,2868,2865,2867,2868,2865,2867,2865,2867,2868,2865,2867,2865,2867,2865,2867,2865,2867,2865,2867,2868,2868,2865,2867,2868,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,2888,2890,2888,2890,2888,2890,2888,2890,2888,2890,2888,2890,2890,2891,2891,2888,2890,2888,2890,2888,2890,2888,2890,2888,2890,2891,2891,2888,2890,2888,2890,2891,2891,2891,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,2917,2920,2920,2918,2917,2918,2917,2918,2917,2918,2917,2918,2917,2918,2917,2918,2917,2918,2917,2918,2917,2918,2917,2920,2920,2920,2920,2920,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,2940,2942,2942,2943,2943,2940,2942,2940,2942,2940,2942,2940,2942,2940,2942,2940,2942,2940,2942,2940,2942,2940,2942,2940,2942,2940,2942,2940,2942,2940,2942,2940,2942,2940,2942,2943,2943,2943,2943,2943,2940,2942,2940,2942,2940,2942,0,0,0,0,0,2981,2984,2984,2982,2981,2984,2984,2984,2984,2984,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,2986,2989,2989,2989,2987,2986,2987,2986,2987,2986,2987,2986,2987,2986,2987,2986,2987,2986,2987,2986,2987,2986,2987,2986,2987,2986,2987,2986,2989,2989,2989,2989,0,0,0,0,0,3013,3016,3016,3016,3016,3014,3013,3016,3016,3016,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,3018,3021,3021,3019,3018,3019,3018,3019,3018,3019,3018,3019,3018,3019,3018,3019,3018,3021,3021,3021,3021,3021,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,3035,3038,3038,3038,3036,3035,3036,3035,3036,3035,3036,3035,3036,3035,3036,3035,3036,3035,3036,3035,3036,3035,3036,3035,3036,3035,3036,3035,3036,3035,3036,3035,3036,3035,3038,3038,3038,3038,0,0,0,0,0,0,0,0,0,0,0,0,0,3068,3071,3071,3071,3071,3069,3068,3069,3068,3069,3068,3069,3068,3069,3068,3071,3071,3071,0,0,0,0,0,0,0,3081,3084,3084,3082,3081,3084,3084,3082,3081,3084,3084,3084,0,0,0,0,0,0,0,3088,3091,3091,3089,3088,3089,3088,3091,3091,3091,3091,3091,0,0,0,0,0,3095,3098,3098,3098,3098,3096,3095,3098,3098,3098,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,3100,3103,3103,3101,3100,3101,3100,3101,3100,3101,3100,3101,3100,3101,3100,3101,3100,3101,3100,3101,3100,3101,3100,3101,3100,3103,3103,3103,3103,3103,0,0,0,0,0,3125,3128,3128,3126,3125,3128,3128,3128,3128,3128,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,3130,3133,3133,3131,3130,3131,3130,3131,3130,3133,3133,3131,3130,3131,3130,3133,3133,3133,3131,3130,3131,3130,3131,3130,0,0,0,0,0,3149,3152,3152,3152,3150,3149,3152,3152,3152,3152,0,0,0,0,0,0,0,3154,3157,3157,3157,3157,3157,3157,3157,3155,3154,3155,3154,0,0,0,0,0,3161,3164,3164,3162,3161,3164,3164,3164,3164,3164,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,3166,3168,3168,3169,3169,3166,3168,3169,3169,3166,3168,3166,3168,3166,3168,3166,3168,3169,3169,3169,3166,3168,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,3183,3185,3185,3186,3186,3183,3185,3186,3186,3183,3185,3183,3185,3183,3185,3183,3185,3186,3186,3186,3183,3185,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,3200,3202,3202,3203,3203,3200,3202,3203,3203,3200,3202,3200,3202,3200,3202,3200,3202,3203,3203,3203,3200,3202,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,3217,3219,3219,3220,3220,3217,3219,3220,3220,3217,3219,3217,3219,3217,3219,3217,3219,3220,3220,3220,3217,3219,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,3234,3236,3236,3237,3237,3234,3236,3237,3237,3234,3236,3234,3236,3234,3236,3234,3236,3237,3237,3237,3234,3236,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,3251,3253,3253,3254,3254,3251,3253,3254,3254,3251,3253,3251,3253,3251,3253,3251,3253,3254,3254,3254,3251,3253,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,3268,3271,3271,3269,3268,3269,3268,3269,3268,3269,3268,3271,3269,3268,3269,3268,3271,3269,3268,3269,3268,3269,3268,3269,3268,3269,3268,3269,3268,3269,3268,3269,3268,3269,3268,3269,3268,3269,3268,3269,3268,3269,3268,3269,3268,3271,3271,3271,3269,3268,0,0,0,0,0,3313,3316,3316,3314,3313,3316,3316,3316,3316,3316,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,3318,3320,3318,3320,3318,3320,3318,3320,3318,3320,3318,3320,3318,3320,3318,3320,3320,3321,3321,3318,3320,3318,3320,3321,3321,3318,3320,3318,3320,3318,3320,3321,3321,3321,3318,3320,3318,3320,3318,3320,3318,3320,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,3355,3358,3358,3358,3356,3355,3356,3355,3356,3355,3356,3355,3356,3355,3356,3355,3358,3358,3358,3358,0,0,0,0,0,3370,3373,3373,3373,3373,3371,3370,3373,3373,3373,0,0,0,0,0,0,0,0,0,0,0,3375,3378,3378,3376,3375,3378,3378,3376,3375,3376,3375,3376,3375,3378,3378,3378,0,0,0,0,0,0,0,0,0,0,0,3386,3389,3389,3387,3386,3389,3389,3387,3386,3387,3386,3387,3386,3389,3389,3389,0,0,0,0,0,0,0,0,0,3397,3399,3397,3399,3399,3400,3400,3400,3400,3397,3399,3400,3400,3400,0,0,0,0,0,3406,3409,3409,3409,3409,3407,3406,3409,3409,3409,0,0,0,0,0,0,0,0,0,3411,3414,3414,3412,3411,3414,3414,3412,3411,3412,3411,3414,3414,3414,0,0,0,0,0,3420,3423,3423,3423,3423,3421,3420,3423,3423,3423,0,0,0,0,0,0,0,3425,3428,3428,3428,3428,3426,3425,3426,3425,3428,3428,3428,0,0,0,0,0,3432,3435,3435,3435,3435,3435,3435,3435,3433,3432,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,3437,3439,3439,3440,3440,3440,3440,3437,3439,3437,3439,3437,3439,3437,3439,3437,3439,3437,3439,3440,3440,3440,0,0,0,0,0,3454,3457,3457,3457,3457,3455,3454,3457,3457,3457,0,0,0,0,0,3459,3462,3462,3462,3462,3460,3459,3462,3462,3462,0,0,0,0,0,3464,3467,3467,3467,3467,3465,3464,3467,3467,3467,0,0,0,0,0,3469,3472,3472,3472,3472,3470,3469,3472,3472,3472,0,0,0,0,0,3474,3477,3477,3477,3477,3475,3474,3477,3477,3477,0,0,0,0,0,3479,3482,3482,3482,3482,3480,3479,3482,3482,3482,0,0,0,0,0,3484,3487,3487,3487,3487,3485,3484,3487,3487,3487,0,0,0,0,0,3489,3492,3492,3492,3492,3490,3489,3492,3492,3492,0,0,0,0,0,3494,3497,3497,3497,3497,3495,3494,3497,3497,3497,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,3499,3502,3502,3502,3502,3500,3499,3500,3499,3500,3499,3500,3499,3500,3499,3500,3499,3500,3499,3500,3499,3502,3502,3502,0,0,0,0,0,3518,3521,3521,3521,3521,3519,3518,3521,3521,3521,0,0,0,0,0,3523,3526,3526,3526,3526,3524,3523,3526,3526,3526,0,0,0,0,0,3528,3531,3531,3531,3531,3529,3528,3531,3531,3531,0,0,0,0,0,3533,3536,3536,3536,3536,3534,3533,3536,3536,3536,0,0,0,0,0,3538,3541,3541,3541,3541,3539,3538,3541,3541,3541,0,0,0,0,0,0,0,0,0,0,0,3543,3546,3546,3546,3546,3544,3543,3544,3543,3544,3543,3544,3543,3546,3546,3546,0,0,0,0,0,0,0,0,0,0,0,0,0,3554,3557,3557,3555,3554,3555,3554,3555,3554,3557,3557,3555,3554,3557,3557,3557,3555,3554,0,0,0,0,0,3567,3570,3570,3570,3570,3568,3567,3570,3570,3570,0,0,0,0,0,0,0,3572,3575,3575,3573,3572,3573,3572,3575,3575,3575,3575,3575,0,0,0,0,0,3579,3582,3582,3582,3582,3580,3579,3582,3582,3582,0,0,0,0,0,3584,3587,3587,3587,3587,3587,3587,3587,3585,3584,0,0,0,0,0,3589,3592,3592,3592,3592,3590,3589,3592,3592,3592,0,0,0,0,0,3594,3597,3597,3597,3597,3597,3597,3597,3595,3594,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,3599,3602,3602,3602,3602,3602,3602,3602,3600,3599,3600,3599,3600,3599,3600,3599,3600,3599,3600,3599,3600,3599,3600,3599,3600,3599,3600,3599,3600,3599,3600,3599,0,0,0,0,0,3626,3629,3629,3629,3629,3629,3629,3629,3627,3626,0,0,0,0,0,3631,3634,3634,3634,3634,3634,3634,3634,3632,3631,0,0,0,0,0,3636,3639,3639,3639,3639,3639,3639,3639,3637,3636,0,0,0,0,0,3641,3644,3644,3644,3644,3644,3644,3644,3642,3641,0,0,0,0,0,3646,3649,3649,3649,3649,3649,3649,3649,3647,3646,0,0,0,0,0,3651,3654,3654,3654,3654,3654,3654,3654,3652,3651,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,48,0,48,48,48,0,48,0,48,0,48,0,48,0,48,48,0,48,0,48,0,48,48,0,48,0,48,0,48,0,48,0,48,0,48,0,48,48,48,48,0,48,0,0,0,0,0,3674,3676,3676,3677,3677,3677,3677,3677,3677,3677,0,0,0,0,0,3679,3681,3681,3682,3682,3682,3682,3682,3682,3682,0,0,0,0,0,3684,3687,3687,3685,3684,3687,3687,3687,3687,3687,0,0,0,0,0,0,0,3689,3692,3692,3692,3692,3690,3689,3690,3689,3692,3692,3692,0,0,0,0,0,3696,3699,3699,3697,3696,3699,3699,3699,3699,3699,0,0,0,0,0,0,0,0,0,0,0,3701,3704,3704,3704,3704,3702,3701,3702,3701,3702,3701,3702,3701,3704,3704,3704,0,0,0,0,0,3712,3715,3715,3713,3712,3715,3715,3715,3715,3715,0,0,0,0,0,3717,3720,3720,3720,3718,3717,3720,3720,3720,3720,0,0,0,0,0,0,0,3722,3725,3725,3725,3723,3722,3723,3722,3725,3725,3725,3725,0,0,0,0,0,0,0,3729,3732,3732,3732,3730,3729,3730,3729,3732,3732,3732,3732,0,0,0,0,0,3736,3739,3739,3739,3739,3737,3736,3739,3739,3739,0,0,0,0,0,0,0,3741,3744,3744,3744,3744,3742,3741,3742,3741,3744,3744,3744,0,0,0,0,6225,6225,6225,6225,3748,3748,6225,6225,6225,0,0,0,6226,6226,6226,6226,3751,6226,6226,6226,0,0,0,0,0,3753,3756,3756,3756,3756,3754,3753,3756,3756,3756,0,0,0,0,0,3758,3761,3761,3761,3761,3759,3758,3761,3761,3761,0,0,0,0,0,3763,3766,3766,3766,3766,3764,3763,3766,3766,3766,0,0,0,0,0,3768,3771,3771,3771,3771,3771,3771,3771,3769,3768,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,49,49,0,49,0,49,0,49,0,49,0,49,0,49,0,49,49,0,49,49,49,0,49,0,49,49,0,49,0,49,0,49,0,49,49,49,49,0,0,0,6227,6227,6227,6227,3787,6227,6227,6227,0,0,0,3789,3790,3790,3789,3790,3790,3790,3790,3790,0,0,0,3792,3793,3793,3792,3793,3793,3793,3793,3793,0,0,0,0,0,3795,3798,3798,3796,3795,3798,3798,3798,3798,3798,0,0,0,0,0,3800,3803,3803,3801,3800,3803,3803,3803,3803,3803,0,0,0,3805,3806,3806,3805,3806,3806,3806,3806,3806,0,0,0,3808,3809,3809,3808,3809,3809,3809,3809,3809,0,0,0,3811,6228,6228,6228,6228,6228,6228,6228,0,0,0,0,0,3812,3815,3815,3815,3813,3812,3815,3815,3815,3815,0,0,0,3817,6229,6229,6229,6229,6229,6229,6229,0,0,0,0,0,3818,3821,3821,3821,3821,3819,3818,3821,3821,3821,0,0,0,3823,3824,3824,3824,3824,3823,3824,3824,3824,0,0,0,0,0,3826,3829,3829,3829,3829,3827,3826,3829,3829,3829,0,0,0,0,0,3831,3834,3834,3834,3834,3832,3831,3834,3834,3834,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,50,50,0,50,0,50,0,50,0,50,0,50,0,50,0,50,0,50,0,50,0,50,0,50,50,0,50,50,0,50,0,50,0,50,50,50,50,0,50,0,50,0,50,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,3854,3857,3857,3855,3854,3855,3854,3855,3854,3855,3854,3855,3854,3855,3854,3855,3854,3855,3854,3855,3854,3857,3857,3857,3857,3857,0,0,0,0,0,0,0,0,0,0,0,3875,3878,3878,3876,3875,3876,3875,3876,3875,3876,3875,3878,3878,3878,3878,3878,0,0,0,0,0,3886,3889,3889,3887,3886,3889,3889,3889,3889,3889,0,0,0,0,0,3891,3894,3894,3894,3894,3892,3891,3894,3894,3894,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,3896,3899,3899,3897,3896,3897,3896,3897,3896,3897,3896,3897,3896,3897,3896,3897,3896,3897,3896,3897,3896,3899,3899,3897,3896,3899,3899,3899,3897,3896,0,0,0,0,0,0,3921,3924,3924,3922,3921,3924,3924,3921,3924,3924,3924,0,0,0,0,0,0,0,0,0,0,3927,3930,3930,3928,3927,3928,3927,3928,3927,3930,3930,3927,3930,3930,3930,0,0,0,0,0,3937,3940,3940,3938,3937,3940,3940,3940,3940,3940,0,0,0,0,0,0,6230,6230,3942,3942,3942,3942,6230,6230,6230,6230,6230,0,0,0,0,0,0,6231,6231,3947,3947,3947,3947,6231,6231,6231,6231,6231,0,0,0,0,0,0,6232,6232,3952,3952,3952,3952,6232,6232,6232,6232,6232,0,0,0,0,0,0,0,3957,3960,3960,3958,3957,3958,3958,3960,3960,3960,3960,3960,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,3964,3967,3967,3965,3964,3965,3964,3965,3964,3965,3964,3967,3967,3965,3964,3965,3964,3967,3967,3967,0,0,0,0,0,3979,3982,3982,3982,3982,3982,3982,3982,3980,3979,0,0,0,0,0,6233,6233,3984,6233,6233,3984,3984,6233,6233,6233,0,0,0,0,0,0,0,0,0,0,0,0,0,3988,3991,3991,3989,3988,3989,3988,3989,3988,3991,3991,3991,3991,3991,3989,3988,3989,3988,0,0,0,0,0,0,0,4001,4004,4004,4004,4004,4004,4004,4004,4002,4001,4002,4001,0,0,0,0,0,0,0,4008,4011,4011,4011,4011,4011,4011,4011,4009,4008,4009,4008,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,51,51,51,0,51,0,51,0,51,0,51,0,51,0,51,0,51,0,51,0,51,0,51,0,51,51,0,51,0,51,0,51,0,51,51,0,51,0,51,0,51,0,51,0,51,0,51,51,51,0,51,51,0,51,0,51,0,51,0,51,0,51,0,51,0,51,0,51,0,51,0,51,0,51,0,51,0,51,0,51,0,51,0,51,0,51,0,51,0,51,0,0,0,0,0,4057,4060,4060,4060,4060,4060,4060,4060,4058,4057,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,4062,4065,4065,4063,4062,4063,4062,4063,4062,4063,4062,4063,4062,4063,4062,4063,4062,4065,4065,4065,4065,4065,0,0,0,0,0,0,0,0,0,0,0,4079,4082,4082,4080,4079,4080,4079,4080,4079,4080,4079,4082,4082,4082,4082,4082,0,0,0,0,0,4090,4093,4093,4091,4090,4093,4093,4093,4093,4093,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,4095,4098,4098,4096,4095,4096,4095,4096,4095,4096,4095,4096,4095,4096,4095,4096,4095,4096,4095,4096,4095,4096,4095,4096,4095,4096,4095,4096,4095,4096,4095,4098,4098,4096,4096,4098,4098,4098,4096,4095,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,4130,4133,4133,4131,4130,4131,4130,4131,4130,4131,4130,4131,4130,4131,4130,4131,4130,4131,4130,4131,4130,4131,4130,4133,4133,4131,4130,4131,4130,4133,4133,4131,4130,4133,4131,4130,4131,4130,0,0,0,0,0,0,0,4163,4166,4166,4164,4163,4164,4163,4166,4166,4166,4166,4166,0,0,0,4170,4171,4171,4171,4171,4170,4171,4171,4171,0,0,0,0,0,4173,4176,4176,4174,4173,4176,4176,4176,4176,4176,0,0,0,0,0,0,0,0,0,4178,4181,4181,4179,4178,4179,4178,4181,4181,4181,4181,4181,4179,4178,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,4187,4190,4190,4188,4187,4188,4187,4188,4187,4188,4187,4188,4187,4190,4190,4188,4187,4188,4187,4188,4187,4188,4187,4188,4187,4188,4187,4190,4190,4190,0,0,0,0,0,0,0,0,0,4212,4215,4215,4215,4215,4215,4215,4215,4213,4212,4213,4212,4213,4212,0,0,0,0,0,0,0,0,4221,4222,4222,4221,4222,4222,4221,4221,4221,4221,4222,4222,4222,4221,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,4229,4232,4232,4230,4229,4232,4232,4230,4229,4230,4229,4230,4229,4230,4229,4232,4232,4232,4230,4229,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,4244,4247,4247,4245,4244,4247,4247,4245,4244,4245,4244,4245,4244,4245,4244,4247,4247,4247,4245,4244,0,0,0,0,0,0,0,0,6234,6234,4259,6234,6234,4259,4259,4259,4259,6234,6234,6234,4259,0,0,0,0,0,0,0,0,0,0,0,4266,4269,4269,4267,4266,4267,4266,4267,4266,4267,4266,4269,4269,4269,4269,4269,0,0,0,0,0,4277,4280,4280,4280,4280,4280,4280,4280,4278,4277,0,0,0,0,0,4282,4285,4285,4285,4285,4285,4285,4285,4283,4282,0,0,0,0,0,0,0,4287,4290,4290,4290,4290,4288,4287,4290,4290,4290,4288,4287,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,4294,4297,4297,4295,4294,4295,4294,4295,4294,4295,4294,4295,4294,4295,4294,4297,4297,4295,4294,4297,4297,4297,4295,4294,0,0,0,0,6235,6235,4313,6235,6235,4313,6235,6235,6235,0,0,0,6236,6236,4316,6236,6236,6236,6236,6236,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,4318,4321,4321,4319,4318,4321,4319,4318,4319,4318,4319,4318,4319,4318,4321,4321,4321,4321,4319,4318,4319,4318,4319,4318,4319,4318,4319,4318,4319,4318,4319,4318,4319,4318,0,0,0,0,0,0,0,4347,4350,4350,4350,4350,4350,4350,4350,4348,4347,4348,4347,0,0,0,0,0,0,0,4354,4357,4357,4357,4357,4357,4357,4357,4355,4354,4355,4354,0,0,0,0,0,4361,4364,4364,4362,4361,4364,4364,4364,4364,4364,0,0,0,0,0,4366,4369,4369,4367,4366,4369,4369,4369,4369,4369,0,0,0,0,0,4371,4374,4374,4372,4371,4374,4374,4374,4374,4374,0,0,0,0,0,4376,4379,4379,4377,4376,4379,4379,4379,4379,4379,0,0,0,0,0,4381,4384,4384,4382,4381,4384,4384,4384,4384,4384,0,0,0,0,0,4386,4389,4389,4387,4386,4389,4389,4389,4389,4389,0,0,0,0,0,4391,4394,4394,4392,4391,4394,4394,4394,4394,4394,0,0,0,0,0,4396,4399,4399,4397,4396,4399,4399,4399,4399,4399,0,0,0,0,0,4401,4404,4404,4402,4401,4404,4404,4404,4404,4404,0,0,0,0,0,4406,4409,4409,4407,4406,4409,4409,4409,4409,4409,0,0,0,0,0,4411,4414,4414,4412,4411,4414,4414,4414,4414,4414,0,0,0,0,0,4416,4419,4419,4417,4416,4419,4419,4419,4419,4419,0,0,0,0,0,4421,4424,4424,4422,4421,4424,4424,4424,4424,4424,0,0,0,0,0,4426,4429,4429,4427,4426,4429,4429,4429,4429,4429,0,0,0,0,0,4431,4434,4434,4432,4431,4434,4434,4434,4434,4434,0,0,0,0,0,4436,4439,4439,4437,4436,4439,4439,4439,4439,4439,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,52,52,52,0,52,0,52,0,52,0,52,0,52,0,52,0,52,0,52,0,52,0,52,0,52,0,52,0,52,0,52,52,52,0,52,0,52,0,52,0,52,52,52,52,0,52,0,52,0,52,0,52,0,52,0,52,0,52,0,52,0,52,0,52,0,52,0,52,0,52,0,52,0,52,0,52,0,52,0,52,0,52,0,0,0,0,0,4479,4482,4482,4482,4482,4482,4482,4482,4480,4479,0,0,0,0,0,0,0,0,0,4484,4487,4487,4485,4484,4487,4487,4485,4484,4485,4484,4487,4487,4487,0,0,0,0,0,0,0,0,0,0,0,0,0,4493,4496,4496,4494,4493,4494,4493,4494,4493,4494,4493,4494,4493,4496,4496,4496,4496,4496,0,0,0,0,0,0,0,0,0,4506,4509,4509,4507,4506,4509,4509,4509,4509,4509,4507,4506,4507,4506,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,4515,4518,4518,4516,4515,4516,4515,4516,4515,4516,4516,4515,4516,4515,4516,4516,4515,4516,4515,4516,4516,4515,4518,4516,4515,4518,4516,4515,4516,4515,4518,4518,4518,4516,4515,4516,4515,0,0,0,0,0,4547,4550,4550,4548,4547,4550,4550,4550,4550,4550,0,0,0,0,0,0,0,0,0,0,0,6237,6237,4552,4552,4552,4552,4552,4552,4552,4552,6237,6237,4552,6237,6237,6237,0,0,0,0,0,0,0,0,0,0,6238,6238,4562,4562,4562,4562,4562,4562,4562,4562,6238,6238,6238,6238,6238,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,4571,4572,4572,4571,4571,4575,4575,4575,4571,4575,4571,4575,4571,4572,4572,4571,4575,4571,4575,4571,4575,4571,4572,4572,4572,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,4591,4591,4591,4592,4592,4591,4591,4591,4592,4592,4591,4591,4591,4591,4591,4591,4591,4591,4591,4591,4591,4591,4591,4591,4591,4591,4592,4592,4592,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,4614,4616,4614,4616,4616,4617,4617,4614,4616,4614,4616,4614,4616,4617,4617,4614,4616,4614,4616,4614,4616,4614,4616,4614,4616,4614,4616,4614,4616,4614,4616,4614,4616,4614,4616,4614,4616,4614,4616,4614,4616,4614,4616,4614,4616,4614,4616,4617,4617,4617,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,4659,4661,4659,4661,4661,4662,4662,4659,4661,4659,4661,4659,4661,4662,4662,4659,4661,4659,4661,4659,4661,4659,4661,4659,4661,4659,4661,4659,4661,4659,4661,4659,4661,4659,4661,4659,4661,4659,4661,4659,4661,4659,4661,4659,4661,4659,4661,4662,4662,4662,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,4704,4704,4704,4705,4705,4704,4704,4704,4705,4705,4704,4704,4704,4704,4704,4704,4704,4704,4704,4704,4704,4704,4704,4704,4704,4704,4705,4705,4705,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,4727,4727,6239,6239,4727,4727,4727,6239,6239,4727,4727,4727,4727,4727,4727,4727,4727,4727,4727,4727,4727,4727,4727,4727,4727,6239,6239,6239,0,0,0,0,0,0,0,0,0,0,0,6240,6240,4749,4749,4749,4749,4749,4749,4749,4749,4749,6240,6240,6240,6240,6240,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,4759,4761,4763,4763,4759,4761,4759,4761,4759,4759,4759,4761,4759,4761,4759,4761,4759,4761,4759,4761,4759,4761,4759,4761,4759,4759,4763,4763,4759,4761,4759,4761,4759,4761,4763,4763,4763,0,0,0,0,0,4791,4794,4794,4794,4794,4792,4791,4794,4794,4794,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,4796,4799,4799,4797,4796,4797,4796,4797,4796,4799,4799,4797,4796,4797,4796,4797,4796,4797,4796,4797,4796,4797,4796,4796,4799,4799,4799,4797,4796,0,0,0,0,0,0,0,0,0,4820,4823,4823,4823,4823,4821,4820,4821,4820,4821,4820,4823,4823,4823,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,4829,4832,4832,4830,4829,4830,4829,4830,4829,4830,4829,4832,4830,4829,4830,4830,4829,4832,4830,4830,4829,4830,4829,4830,4829,4832,4832,4830,4829,4832,4830,4829,4830,4829,4830,4829,4830,4829,4830,4829,4830,4829,4830,4829,4830,4829,4830,4829,0,0,0,0,0,0,0,0,0,0,0,0,0,4872,4875,4875,4873,4872,4873,4872,4875,4875,4873,4872,4875,4875,4875,4873,4872,4873,4872,0,0,0,0,0,0,0,0,0,4885,4888,4888,4888,4888,4886,4885,4888,4888,4888,4886,4885,4886,4885,0,0,0,0,0,4894,4897,4897,4895,4894,4897,4897,4897,4897,4897,0,0,0,0,0,4899,4902,4902,4900,4899,4902,4902,4902,4902,4902,0,0,0,0,0,4904,4907,4907,4905,4904,4907,4907,4907,4907,4907,0,0,0,0,0,4909,4912,4912,4910,4909,4912,4912,4912,4912,4912,0,0,0,0,0,4914,4917,4917,4915,4914,4917,4917,4917,4917,4917,0,0,0,0,0,4919,4922,4922,4920,4919,4922,4922,4922,4922,4922,0,0,0,0,0,4924,4927,4927,4925,4924,4927,4927,4927,4927,4927,0,0,0,0,0,4929,4932,4932,4930,4929,4932,4932,4932,4932,4932,0,0,0,0,0,4934,4937,4937,4935,4934,4937,4937,4937,4937,4937,0,0,0,0,0,4939,4942,4942,4940,4939,4942,4942,4942,4942,4942,0,0,0,0,0,4944,4947,4947,4945,4944,4947,4947,4947,4947,4947,0,0,0,0,0,4949,4952,4952,4950,4949,4952,4952,4952,4952,4952,0,0,0,0,0,4954,4957,4957,4955,4954,4957,4957,4957,4957,4957,0,0,0,0,0,4959,4962,4962,4960,4959,4962,4962,4962,4962,4962,0,0,0,0,0,4964,4967,4967,4965,4964,4967,4967,4967,4967,4967,0,0,0,0,0,4969,4972,4972,4970,4969,4972,4972,4972,4972,4972,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,53,53,0,53,0,53,0,53,0,53,0,53,0,53,0,53,0,53,0,53,0,53,0,53,0,53,0,53,0,53,0,53,0,53,0,53,0,53,0,53,0,53,0,53,0,53,0,53,0,53,0,53,0,53,0,53,0,53,53,53,0,53,0,53,0,53,0,53,0,53,0,53,0,53,0,53,0,53,0,53,0,53,0,53,53,53,53,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,5014,5017,5017,5015,5014,5015,5014,5017,5017,5015,5014,5015,5014,5015,5014,5015,5014,5015,5014,5017,5017,5017,0,0,0,0,0,5031,5034,5034,5032,5031,5034,5034,5034,5034,5034,0,0,0,0,0,0,0,0,0,0,0,5036,5039,5039,5037,5036,5037,5036,5039,5037,5036,5037,5036,5039,5039,5039,5039,0,0,0,0,0,5047,5050,5050,5048,5047,5050,5050,5050,5050,5050,0,0,0,6241,6241,5052,6241,6241,6241,6241,6241,0,0,0,6242,6242,5054,6242,6242,6242,6242,6242,0,0,0,6243,6243,5056,6243,6243,6243,6243,6243,0,0,0,6244,6244,5058,6244,6244,6244,6244,6244,0,0,0,6245,6245,5060,6245,6245,6245,6245,6245,0,0,0,6246,6246,5062,6246,6246,6246,6246,6246,0,0,0,6247,6247,5064,6247,6247,6247,6247,6247,0,0,0,6248,6248,5066,6248,6248,6248,6248,6248,0,0,0,6249,6249,5068,6249,6249,6249,6249,6249,0,0,0,6250,6250,5070,6250,6250,6250,6250,6250,0,0,0,6251,6251,5072,6251,6251,6251,6251,6251,0,0,0,6252,6252,5074,6252,6252,6252,6252,6252,0,0,0,0,0,0,0,0,5076,5077,5077,5076,5079,5076,5079,5076,5077,5077,5077,5077,5077,0,0,0,0,0,0,0,0,5084,5085,5085,5084,5087,5084,5087,5084,5085,5085,5085,5085,5085,0,0,0,0,0,0,0,0,5092,5093,5093,5092,5095,5092,5095,5092,5093,5093,5093,5093,5093,0,0,0,0,0,5100,5103,5103,5101,5100,5103,5103,5103,5103,5103,0,0,0,0,0,5105,5108,5108,5106,5105,5108,5108,5108,5108,5108,0,0,0,0,0,5110,5113,5113,5111,5110,5113,5113,5113,5113,5113,0,0,0,0,0,5115,5118,5118,5116,5115,5118,5118,5118,5118,5118,0,0,0,0,0,0,0,0,0,0,0,5120,5123,5123,5121,5120,5121,5120,5121,5120,5123,5123,5121,5120,5123,5123,5123,0,0,0,0,0,0,0,5131,5134,5134,5132,5131,5132,5131,5134,5134,5134,5134,5134,0,0,0,0,0,0,0,5138,5141,5141,5141,5141,5139,5138,5139,5138,5141,5141,5141,0,0,0,0,0,0,0,5145,5148,5148,5146,5145,5146,5145,5148,5148,5148,5148,5148,0,0,0,0,0,0,0,0,0,0,0,5152,5155,5155,5153,5152,5153,5152,5153,5152,5153,5152,5155,5155,5155,5155,5155,0,0,0,0,0,5163,5166,5166,5166,5166,5164,5163,5166,5166,5166,0,0,0,0,0,0,0,0,0,0,0,5168,5169,5169,5169,5169,5168,5171,5168,5171,5171,5168,5171,5168,5169,5169,5169,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,5179,5181,5179,5181,5181,5182,5182,5182,5179,5181,5182,5179,5181,5179,5181,5179,5181,5179,5181,5179,5181,5182,5182,5182,5179,5181,5179,5181,5179,5181,0,0,0,0,0,0,0,0,0,0,0,5204,5207,5207,5205,5204,5205,5204,5205,5204,5207,5207,5207,5207,5205,5204,5207,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,5215,5217,5215,5217,5217,5218,5218,5218,5215,5217,5218,5215,5217,5215,5217,5215,5217,5215,5217,5215,5217,5218,5218,5218,5215,5217,5215,5217,5215,5217,0,0,0,0,0,0,0,0,0,0,0,5240,5243,5243,5241,5240,5241,5240,5241,5240,5243,5243,5243,5243,5241,5240,5243,0,0,0,0,0,0,5251,5254,5254,5254,5254,5252,5251,5252,5254,5254,5254,0,0,0,0,0,5257,5260,5260,5260,5260,5258,5257,5260,5260,5260,0,0,0,0,0,0,0,0,0,5262,5265,5265,5265,5265,5263,5262,5263,5262,5263,5262,5265,5265,5265,0,0,0,0,0,0,0,0,0,0,5271,5274,5274,5274,5274,5272,5271,5272,5272,5271,5272,5271,5274,5274,5274,0,0,0,6253,6253,6253,6253,5281,6253,6253,6253,0,0,0,0,0,0,0,0,0,5283,5288,5288,5284,5284,5288,5288,5284,5283,5284,5283,5288,5288,5288,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,54,54,0,54,0,54,0,54,0,54,0,54,54,0,54,0,54,0,54,0,54,54,0,54,0,54,0,54,0,54,0,54,0,54,0,54,0,54,0,54,54,54,54,0,54,0,54,0,54,0,54,0,54,0,54,0,54,0,54,0,54,0,54,0,54,0,54,0,0,0,5322,5323,5323,5323,5323,5322,5323,5323,5323,0,0,0,5325,5326,5326,5326,5326,5325,5326,5326,5326,0,0,0,5328,5329,5329,5329,5329,5328,5329,5329,5329,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,5331,5334,5334,5332,5331,5334,5334,5332,5331,5332,5331,5332,5331,5332,5331,5332,5331,5332,5331,5332,5331,5332,5331,5332,5331,5332,5331,5334,5334,5334,0,0,0,0,0,5356,5359,5359,5357,5356,5359,5359,5359,5359,5359,0,0,0,0,0,5361,5362,5362,5362,5362,5361,5361,5361,5362,5362,5362,0,0,0,0,0,0,0,0,0,5366,5369,5369,5369,5369,5367,5366,5367,5366,5367,5366,5369,5369,5369,0,0,0,0,0,0,0,0,0,5375,5378,5378,5378,5378,5376,5375,5376,5375,5376,5375,5378,5378,5378,0,0,0,0,0,6254,6254,6254,6254,5384,5384,5384,6254,6254,6254,0,0,0,0,0,0,0,0,0,5388,5391,5391,5391,5391,5389,5388,5389,5388,5389,5388,5391,5391,5391,0,0,0,0,0,5397,5400,5400,5400,5400,5398,5397,5400,5400,5400,0,0,0,0,0,5402,5405,5405,5405,5405,5403,5402,5405,5405,5405,0,0,0,0,0,0,0,0,0,5407,5410,5410,5410,5410,5408,5407,5408,5407,5408,5407,5410,5410,5410,0,0,0,0,0,5416,5419,5419,5419,5419,5417,5416,5419,5419,5419,0,0,0,0,0,5421,5424,5424,5424,5424,5422,5421,5424,5424,5424,0,0,0,0,0,0,0,0,0,5426,5429,5429,5429,5429,5427,5426,5427,5426,5427,5426,5429,5429,5429,0,0,0,0,0,5435,5438,5438,5438,5438,5436,5435,5438,5438,5438,0,0,0,0,0,5440,5443,5443,5443,5443,5441,5440,5443,5443,5443,0,0,0,5445,5446,5446,5446,5446,5445,5446,5446,5446,0,0,0,0,0,5448,5451,5451,5451,5451,5449,5448,5451,5451,5451,0,0,0,0,0,5453,5456,5456,5456,5456,5454,5453,5456,5456,5456,0,0,0,0,0,5458,5459,5459,5459,5459,5458,5461,5459,5459,5459,0,0,0,6255,6255,6255,6255,5463,6255,6255,6255,0,0,0,6256,6256,6256,6256,5465,6256,6256,6256,0,0,0,5467,5468,5468,5468,5468,5467,5468,5468,5468,0,0,0,0,0,5470,5473,5473,5473,5473,5471,5470,5473,5473,5473,0,0,0,0,0,5475,5478,5478,5478,5478,5476,5475,5478,5478,5478,0,0,0,0,0,5480,5481,5481,5481,5481,5480,5483,5481,5481,5481,0,0,0,6257,6257,6257,6257,5485,6257,6257,6257,0,0,0,6258,6258,6258,6258,5487,6258,6258,6258,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,55,55,55,0,55,0,55,0,55,0,55,55,0,55,0,55,0,55,0,55,0,55,0,55,0,55,0,55,0,55,0,55,0,55,0,55,0,55,0,55,55,55,55,0,55,0,55,0,55,0,55,0,55,0,55,0,55,0,55,0,0,0,0,5515,5516,5516,5516,5516,5515,5516,5516,5516,5515,0,0,0,0,0,0,0,5519,5522,5522,5522,5522,5520,5519,5522,5522,5522,5520,5519,0,0,0,0,6259,6259,6259,6259,5526,6259,6259,6259,5526,0,0,0,0,6260,6260,6260,6260,5529,6260,6260,6260,5529,0,0,0,0,0,5532,5535,5535,5535,5535,5533,5532,5535,5535,5535,0,0,0,0,0,0,0,0,0,5537,5540,5540,5538,5537,5540,5540,5538,5537,5540,5540,5540,5538,5537,0,0,0,0,0,0,0,0,0,0,0,0,5546,5549,5549,5549,5549,5547,5546,5547,5546,5547,5547,5546,5547,5546,5549,5549,5549,0,0,0,0,6261,6261,6261,6261,5558,5558,6261,6261,6261,0,0,0,0,0,0,0,0,5561,5565,5565,5565,5565,5562,5562,5561,5562,5561,5565,5565,5565,0,0,0,0,0,5569,5571,5571,5572,5572,5572,5572,5572,5572,5572,0,0,0,0,0,5574,5576,5576,5577,5577,5577,5577,5577,5577,5577,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,5579,5581,5579,5581,5581,5582,5582,5581,5579,5581,5579,5581,5582,5579,5581,5582,5582,5582,5582,5579,5581,0,0,0,6262,6262,6262,6262,5595,6262,6262,6262,0,0,0,6263,6263,6263,6263,5597,6263,6263,6263,0,0,0,5599,5600,5600,5600,5600,5599,5600,5600,5600,0,0,0,0,0,5602,5605,5605,5605,5605,5603,5602,5605,5605,5605,0,0,0,0,0,5607,5610,5610,5610,5610,5608,5607,5610,5610,5610,0,0,0,0,0,5612,5615,5615,5615,5615,5615,5615,5615,5613,5612,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,5617,5620,5620,5620,5620,5620,5620,5620,5618,5617,5617,5618,5617,5618,5617,5618,5617,5618,5617,5618,5617,5618,5617,5618,5617,5618,5617,5618,5617,5618,5617,0,0,0,0,0,0,5643,5646,5646,5646,5646,5646,5646,5646,5644,5643,5643,0,0,0,0,0,5649,5652,5652,5652,5652,5652,5652,5652,5650,5649,0,0,0,0,0,5654,5657,5657,5657,5657,5657,5657,5657,5655,5654,0,0,0,0,0,5659,5662,5662,5662,5662,5662,5662,5662,5660,5659,0,0,0,0,0,5664,5667,5667,5667,5667,5667,5667,5667,5665,5664,0,0,0,5669,5670,5670,5670,5670,5670,5670,5670,5669,0,0,0,0,0,5672,5675,5675,5675,5675,5675,5675,5675,5673,5672,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,56,0,56,0,56,0,56,56,56,0,56,0,56,0,56,0,56,0,56,0,56,0,56,56,0,56,0,56,0,56,0,56,0,56,0,56,0,56,0,56,56,0,56,0,56,0,56,0,56,0,56,0,56,0,56,0,56,0,56,0,56,0,56,0,56,0,56,56,56,0,56,56,0,0,0,0,0,0,0,5710,5712,5712,5713,5713,5710,5712,5713,5713,5713,5713,5713,0,0,0,0,0,5717,5720,5720,5720,5720,5718,5717,5720,5720,5720,0,0,0,0,0,5722,5725,5725,5725,5725,5723,5722,5725,5725,5725,0,0,0,0,0,5727,5730,5730,5730,5730,5728,5727,5730,5730,5730,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,5732,5735,5735,5735,5735,5733,5732,5733,5732,5733,5732,5733,5732,5733,5732,5733,5732,5733,5732,5733,5732,5735,5735,5733,5732,5733,5732,5735,0,0,0,0,0,0,0,5755,5758,5758,5756,5755,5756,5755,5758,5758,5758,5758,5758,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,5762,5764,5762,5764,5764,5765,5765,5762,5764,5762,5764,5762,5764,5762,5764,5762,5764,5765,5765,5762,5764,5762,5764,5762,5764,5762,5764,5762,5764,5762,5764,5762,5764,5762,5764,5762,5764,5762,5764,5762,5764,5762,5764,5762,5764,5762,5764,5762,5764,5762,5764,5765,5765,5762,5764,5762,5764,5762,5764,5762,5764,5765,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,5819,5822,5822,5820,5819,5822,5822,5820,5819,5820,5819,5820,5819,5820,5819,5822,5822,5820,5819,5822,0,0,0,0,0,5834,5837,5837,5835,5834,5837,5837,5837,5837,5837,0,0,0,0,0,5839,5842,5842,5842,5842,5840,5839,5842,5842,5842,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,5844,5847,5847,5845,5844,5845,5844,5847,5847,5845,5844,5845,5844,5845,5844,5847,5847,5847,5845,5844,0,0,0,0,6264,6264,6264,6264,5859,5859,6264,6264,6264,0,0,0,6265,6265,6265,6265,5862,6265,6265,6265,0,0,0,0,0,0,0,0,0,5864,5867,5867,5867,5865,5864,5865,5864,5867,5865,5864,5867,5867,5867,0,0,0,0,0,0,0,5873,5876,5876,5876,5876,5874,5873,5876,5876,5874,5873,5876,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,5880,5880,5881,5881,5880,5880,5880,5880,5881,5880,5881,5880,5880,5880,5880,5880,5880,5880,5880,5880,5881,5881,5880,5880,5880,5880,5881,5880,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,5902,5904,5904,5905,5905,5902,5904,5902,5904,5902,5904,5902,5904,5905,5902,5904,5905,5902,5904,5902,5904,5902,5904,5902,5904,5902,5904,5902,5904,5902,5904,5902,5904,5902,5904,5905,5905,5902,5904,5902,5904,5902,5904,5902,5904,5905,5902,5904,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,5945,5947,5947,5948,5948,5945,5947,5945,5947,5945,5947,5945,5947,5948,5945,5947,5948,5945,5947,5945,5947,5945,5947,5945,5947,5945,5947,5945,5947,5945,5947,5945,5947,5945,5947,5948,5948,5945,5947,5945,5947,5945,5947,5945,5947,5948,5945,5947,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,5988,6266,6266,5988,5988,5988,5988,6266,5988,6266,5988,5988,5988,5988,5988,5988,5988,5988,5988,6266,6266,5988,5988,5988,5988,6266,5988,0,0,0,6267,6267,6267,6267,6009,6267,6267,6267,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,6011,6014,6014,6014,6014,6012,6011,6012,6011,6012,6011,6012,6011,6012,6011,6014,6014,6012,6011,6014,0,0,0,0,6026,6268,6268,6268,6268,6026,6268,6268,6268,0,0,0,0,6029,6269,6269,6269,6269,6269,6269,6029,6269,0,0,0,6270,6270,6270,6270,6032,6270,6270,6270,0,0,0,6271,6271,6271,6271,6034,6271,6271,6271,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,6036,6039,6039,6037,6036,6037,6036,6039,6039,6037,6036,6037,6036,6037,6036,6037,6036,6037,6036,6039,6039,6039,0,0,0,0,0,0,0,6053,6056,6056,6056,6054,6053,6054,6053,6056,6056,6056,6056,0,0,0,6272,6272,6272,6272,6060,6272,6272,6272,0,0,0,0,0,6062,6064,6064,6065,6065,6065,6065,6065,6065,6065,0,0,0,0,0,0,0,0,0,0,6273,6273,6067,6067,6067,6273,6273,6067,6067,6067,6273,6273,6067,6067,6273,0,0,0,0,0,0,0,6076,6079,6079,6079,6079,6079,6079,6079,6077,6076,6077,6076,0,0,0,0,0,0,0,6083,6086,6086,6086,6086,6086,6086,6086,6084,6083,6084,6083,0,0,0,0,0,6090,6093,6093,6093,6093,6093,6093,6091,6090,6093,0,0,0,0,0,0,0,0,0,0,57,57,0,57,0,57,0,57,57,57,0,57,0,57,0,57,57,0,57,0,57,0,57,57,57,57,0,0,0,0,0,6104,6107,6107,6105,6104,6107,6107,6107,6107,6107,0,0,0,0,0,6109,6112,6112,6110,6109,6112,6112,6112,6112,6112,0,0,0,6114,6115,6115,6114,6115,6115,6115,6115,6115,0,0,0,0,0,6117,6120,6120,6120,6120,6118,6117,6120,6120,6120,0,0,0,0,0,6122,6125,6125,6125,6125,6123,6122,6125,6125,6125,0,0,0,6127,6274,6274,6274,6274,6274,6274,6274,0,0,0,6128,6129,6129,6129,6129,6128,6129,6129,6129,0,0,0,6275,6275,6275,6275,6131,6275,6275,6275,0,0,0,6133,6134,6134,6134,6134,6133,6134,6134,6134],"f":"``````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````{ce{}{}}000000000000000000000000000000000000000000000000000000000{bb}{dc{}}{fc{}}{hc{}}{jc{}}{lc{}}{nc{}}{A`c{}}{Abc{}}{Adc{}}{Afc{}}{Ahc{}}{Ajc{}}{Alc{}}{Anc{}}{B`c{}}{Bbc{}}{Bdc{}}{Bfc{}}{Bhc{}}{Bjc{}}{Blc{}}{Bnc{}}{C`c{}}{Cbc{}}{Cdc{}}{Cfc{}}{Chc{}}```{{bb}Cj}`{{dCl}Cn}{{fCl}Cn}{{hCl}Cn}{{jCl}Cn}{{lCl}Cn}{{nCl}Cn}{{A`Cl}Cn}{{AbCl}Cn}{{AdCl}Cn}{{AfCl}Cn}{{AhCl}Cn}{{AjCl}Cn}{{AlCl}Cn}{{AnCl}Cn}{{B`Cl}Cn}{{BbCl}Cn}{{BdCl}Cn}{{BfCl}Cn}{{BhCl}Cn}{{BjCl}Cn}{{BlCl}Cn}{{BnCl}Cn}{{C`Cl}Cn}{{CbCl}Cn}{{CdCl}Cn}{{CfCl}Cn}{{ChCl}Cn}{{bCl}Cn}{cc{}}0000000000000000000000000000`````{ce{}{}}0000000000000000000000000000```{{}D`}{{}Db}{{}Dd}{{}Df}{{}Dh}{{}Dj}{{}Dl}{{}Dn}{{}E`}{{}Eb}{{}Ed}{{}Ef}{{}Eh}{{}Ej}{{}El}{{}En}{{}F`}{{}Fb}{{}Fd}{{}Ff}{{}Fh}{{}Fj}{{}Fl}{{}Fn}{{}G`}0{{}Gb}```````{{}d}{{}f}{{}h}{{}j}{{}l}{{}n}{{}A`}{{}Ab}{{}Ad}{{}Af}{{}Ah}{{}Aj}{{}Al}{{}An}{{}B`}{{}Bb}{{}Bd}{{}Bf}{{}Bh}{{}Bj}{{}Bl}{{}Bn}{{}C`}{{}Cb}{{}Cd}{{}Cf}{{}Ch}{{}Gd}``{{}{{Gf{Gd}}}}`{c{{Gh{e}}}{}{}}000000000000000000000000000{Gj{{Gh{b`}}}}111111111111111111111111111111{cGl{}}0000000000000000000000000000````````````````````````````````````````````{ce{}{}}0`{D`Gn}`{D`H`}`{D`Hb}`{D`Hd}`{D`Hf}`{D`Hh}`{D`Hj}`{D`Hl}`{D`Hn}`{D`I`}`{D`Ib}`{D`Id}`{D`If}`{D`Ih}`{D`Ij}`{D`Il}{cc{}}`{D`In}`{D`J`}{ce{}{}}`{D`Jb}`{D`Jd}`{D`Jf}`{D`Jh}`{D`Jj}`{D`Jl}`{D`Jn}`{D`K`}`{D`Kb}`{D`Kd}`{D`Kf}`{D`Kh}`{D`Kj}`{D`Kl}`{D`Kn}`{D`L`}`{D`Lb}`{D`Ld}{c{{Gh{e}}}{}{}}0{cGl{}}`{D`Lf}`{D`Lh}`{D`Lj}`{D`Ll}`````````````````````````{{LnM`}Ln}{ce{}{}}0{MbMd}{Ln{{Mh{Mf}}}}{MbMj}{Ln{{Ml{Mf}}}}{MbMn}{Ln{{N`{Mf}}}}{MbNb}{Ln{{Nd{Mf}}}}{MbNf}{Ln{{Nh{Mf}}}}{MbNj}{Ln{{Nl{Mf}}}}{MbNn}{Ln{{O`{Mf}}}}{MbOb}{Ln{{Od{Mf}}}}{MbOf}{Ln{{Oh{Mf}}}}{MbOj}{Ln{{Ol{Mf}}}}{MbOn}{Ln{{A`{Mf}}}}{cc{}}{ce{}{}}{c{{Gh{e}}}{}{}}0{cGl{}}```````{{AbM`}Ab}3343{AdAf}{Ab{{Aj{Ah}}}}{AdAl}{Ab{{An{Ah}}}}665`````{{AA`M`}AA`}88{AAbAAd}{AA`{{AAh{AAf}}}};:998`````{{AAjM`}AAj};;{AAlAAn}{AAj{{ABb{AB`}}}}>=<<;`````{{ABdM`}ABd}>>?>{ABfABh}{ABd{{ABl{ABj}}}}??>`````{{ABnM`}ABn}{ce{}{}}0{AC`ACb}{ABn{{ACf{ACd}}}}{cc{}}3{c{{Gh{e}}}{}{}}0{cGl{}}`````{{AChM`}ACh}66{ACjACl}{ACh{{AD`{ACn}}}}58443`````{{ADbM`}ADb}9969{ADdADf}{ADb{{ADj{ADh}}}}776`````{{ADlM`}ADl}<<{ADnAE`}{ADl{{AEd{AEb}}}};>::9`````{{AEfM`}AEf}??{AEhAEj}{AEf{{AEn{AEl}}}}>{ce{}{}}>>=`````{{AF`M`}AF`}11{cc{}}2{AFbAFd}{AF`{{AFh{AFf}}}}{c{{Gh{e}}}{}{}}0{cGl{}}`````{{AFjM`}AFj}77{AFlAFn}{AFj{{AGb{AG`}}}}79443`````{{AGdM`}AGd}::{AGfAGh}{AGd{{AGl{AGj}}}}:<776`````{{AGnM`}AGn}==;={AH`AHb}{AGn{{AHf{AHd}}}}::9`````{{AHhM`}AHh}{ce{}{}}0{AHjAHl}{AHh{{AI`{AHn}}}}{cc{}}3??>`````{{AIbM`}AIb}44{AIdAIf}{AIb{{AIj{AIh}}}}36{c{{Gh{e}}}{}{}}0{cGl{}}```````````````````{AIlAIn}{AJ`{{AJd{AJb}}}}{AIlAJf}{AJ`{{AJh{AJb}}}}{{AJ`M`}AJ`}=={AIlAJj}{AJ`{{AJl{AJb}}}}{AIlAJn}{AJ`{{AK`{AJb}}}}{AIlAKb}{AJ`{{AKd{AJb}}}}{AIlAKf}{AJ`{{AKh{AJb}}}}{cc{}}{ce{}{}}{AIlAKj}{AJ`{{AKl{AJb}}}}{AIlAKn}{AJ`{{AL`{AJb}}}}{c{{Gh{e}}}{}{}}0{cGl{}}`````{{ALbM`}ALb}7787{ALdALf}{ALb{{ALj{ALh}}}}443```````{{ALlM`}ALl}::;:{ALnAM`}{ALl{{AMd{AMb}}}}{ALnAMf}{ALl{{AMh{AMb}}}}998```````{{AMjM`}AMj}??{cc{}}{ce{}{}}{AMlAMn}{AMj{{ANb{AN`}}}}{AMlANd}{AMj{{ANf{AN`}}}}{c{{Gh{e}}}{}{}}0{cGl{}}`````{ANhANj}{ANl{{AO`{ANn}}}}{{ANlM`}ANl}99:9443```````````````{{AObM`}AOb}::;:{AOdAOf}{AOb{{AOj{AOh}}}}{AOdAOl}{AOb{{AOn{AOh}}}}{AOdB`}{AOdBb}{AOb{{Bd{AOh}}}}{AOb{{Bf{AOh}}}}{AOdBh}{AOb{{Bj{AOh}}}}{AOdBl}{AOb{{Bn{AOh}}}}{c{{Gh{e}}}{}{}}0{cGl{}}````{{BA`M`}BA`}{ce{}{}}0{cc{}}1{BA`{{BAd{BAb}}}}{BA`{{BAf{BAb}}}}665```````{{BAhM`}BAh}4434{BAjBAl}{BAh{{BB`{BAn}}}}{BAjBBb}{BAh{{BBd{BAn}}}};;:````8878{BBfBBh}{BBfBBj}==<````::9:{BBlBBn}{BBlBC`}??>`````{BCbBCd}{BCf{{BCj{BCh}}}}{{BCfM`}BCf}??>?{c{{Gh{e}}}{}{}}0{cGl{}}``````{{BClM`}BCl}{ce{}{}}0{cc{}}1{BCnBD`}{BCnBDb}{BCl{{BDf{BDd}}}}776``````{{BDhM`}BDh}5545{BDjBDl}{BDjBDn}{BDh{{BEb{BE`}}}};;:```````{{BEdM`}BEd}9989{BEfBEh}{BEd{{BEl{BEj}}}}{BEfBEn}{BEd{{BF`{BEj}}}}{c{{Gh{e}}}{}{}}0{cGl{}}```??>?{BFbBFd}221`````{{BFfM`}BFf}{ce{}{}}0{cc{}}1{BFhBFj}{BFf{{BFn{BFl}}}}776``````{{BG`M`}BG`}4434{BGbBGd}{BG`{{BGh{BGf}}}}{BGbBGj};;:```7767{BGlBGn}<<;```````````{{BH`M`}BH`}99{BHbBHd}{BH`{{BHh{BHf}}}}{BHbBHj}{BH`{{BHl{BHf}}}}<={BHbBHn}{BH`{{BI`{BHf}}}}{BHbBIb}{BH`{{BId{BHf}}}}{c{{Gh{e}}}{}{}}0{cGl{}}`````````{{BIfM`}BIf}{ce{}{}}0{BIhBIj}{BIf{{BIn{BIl}}}}{cc{}}3{BIhBJ`}{BIf{{BJb{BIl}}}}887{BIhBJd}{BIf{{BJf{BIl}}}}`````{{BJhM`}BJh}8858;;:{BJjBJl}{BJh{{BK`{BJn}}}}`````{{BKbM`}BKb};;8;>>={BKdBKf}{BKb{{BKj{BKh}}}}`````{{BKlM`}BKl}>>;>{c{{Gh{e}}}{}{}}0{cGl{}}{BKnBL`}{BKl{{BLd{BLb}}}}`````{{BLfM`}BLf}{ce{}{}}0{cc{}}1665{BLhBLj}{BLf{{BLn{BLl}}}}````````````````````````````{DbBM`}`{DbBMb}`{DbBMd}`{DbBMf}`{DbBMh}88`{DbBMj}`{DbBMl}`{DbBMn}`{DbBN`}`{DbBNb}`{DbBNd}=`{DbBNf}`{DbBNh}`{DbBNj}`{DbBNl}`{DbBNn}{ce{}{}}`{DbBO`}`{DbBOb}`{DbBOd}`{DbBOf}`{DbBOh}`{DbBOj}`{DbBOl}`{DbBOn}`{DbC`}`{DbCb}{c{{Gh{e}}}{}{}}0{cGl{}}```````````````````{CdCf}{Ch{{Cl{Cj}}}}{CdCn}{Ch{{CA`{Cj}}}}{CdCAb}{Ch{{CAd{Cj}}}}{CdCAf}{Ch{{CAh{Cj}}}}{CdCAj}{Ch{{CAl{Cj}}}}{CdCAn}{Ch{{CB`{Cj}}}}{CdCBb}{Ch{{CBd{Cj}}}}{CdCBf}{Ch{{CBh{Cj}}}}{{ChM`}Ch}{ce{}{}}0{cc{}}1{c{{Gh{e}}}{}{}}0{cGl{}}`````````````{{CBjM`}CBj}44{CBlCBn}{CBj{{CCb{CC`}}}}56{CBlCCd}{CBj{{CCf{CC`}}}}{CBlCCh}{CBj{{CCj{CC`}}}}{CBlCCl}{CBj{{CCn{CC`}}}}{CBlCD`}{CBj{{CDb{CC`}}}}<<;`````{{CDdM`}CDd}??{CDfCDh}{CDd{{CDl{CDj}}}}{cc{}}{ce{}{}}{c{{Gh{e}}}{}{}}0{cGl{}}``````````{{CDnM`}CDn}3343{CE`CEb}{CDn{{CEf{CEd}}}}{CE`CEh}{CDn{{CEj{CEd}}}}{CE`CEl}{CE`CEn}{CDn{{CF`{CEd}}}}998```````````{{CFbM`}CFb};;<;{CFdCFf}{CFb{{CFj{CFh}}}}{CFdCFl}{CFb{{CFn{CFh}}}}{CFdCG`}{CFb{{CGb{CFh}}}}{c{{Gh{e}}}{}{}}0{CFdCGd}{CFb{{CGf{CFh}}}}{cGl{}}`````{{CGhM`}CGh}{ce{}{}}0{CGjCGl}{CGh{{CH`{CGn}}}}{cc{}}3885```````````````````{{CHbM`}CHb}4414{CHdCHf}{CHb{{CHj{CHh}}}}{CHdCHl}{CHb{{CHn{CHh}}}}{CHdCI`}{CHb{{CIb{CHh}}}}{CHdCId}{CHb{{CIf{CHh}}}}{CHdCIh}{CHb{{CIj{CHh}}}}{CHdCIl}{CHb{{CIn{CHh}}}}{CHdCJ`}{CHb{{CJb{CHh}}}}{CHdCJd}{CHb{{CJf{CHh}}}}{c{{Gh{e}}}{}{}}0{cGl{}}```````````````{{CJhM`}CJh}{ce{}{}}0{cc{}}1{CJjCJl}{CJh{{CK`{CJn}}}}{CJjCKb}{CJh{{CKd{CJn}}}}{CJjCKf}{CJh{{CKh{CJn}}}}{CJjCKj}{CJh{{CKl{CJn}}}}{CJjCKn}{CJh{{CL`{CJn}}}}{CJjCLb}{CJh{{CLd{CJn}}}}{c{{Gh{e}}}{}{}}0{cGl{}}`````````{CLfCLh}{CLj{{CLn{CLl}}}}{CLfCM`}{CLj{{CMb{CLl}}}}{CLfCMd}{CLj{{CMf{CLl}}}}{{CLjM`}CLj}{ce{}{}}0{cc{}}1::9`````````{{CMhM`}CMh}22{CMjCMl}{CMh{{CN`{CMn}}}}{CMjCNb}{CMh{{CNd{CMn}}}}{CMjCNf}{CMh{{CNh{CMn}}}}78{c{{Gh{e}}}{}{}}0{cGl{}}```````{{CNjM`}CNj};;{CNlCNn}{CNj{{COb{CO`}}}}{CNlCOd}{CNj{{COf{CO`}}}}>?665`````````{{COhM`}COh}{ce{}{}}0{cc{}}1{COjCOl}{COh{{D`{COn}}}}{COjDb}{COh{{Dd{COn}}}}{COjDf}{COh{{Dh{COn}}}}??>````````{Dj{{Dn{Dl}}}}{Dj{{DA`{Dl}}}}{{DjM`}Dj}::9:{Dj{{DAb{Dl}}}}{Dj{{DAd{Dl}}}}{Dj{{DAf{Dl}}}}{Dj{{DAh{Dl}}}}{c{{Gh{e}}}{}{}}0{cGl{}}```````````````{DAjDAl}{DAn{{DBb{DB`}}}}{DAjDBd}{DAn{{DBf{DB`}}}}{{DAnM`}DAn}{ce{}{}}0{cc{}}1{DAjDBh}{DAn{{DBj{DB`}}}}{DAjDBl}{DAn{{DBn{DB`}}}}{DAjDC`}{DAn{{DCb{DB`}}}}{DAjDCd}{DAn{{DCf{DB`}}}}{c{{Gh{e}}}{}{}}0{cGl{}}````````{DChDCj}{DChDCl}==<={DChDCn}{DChDD`}{DChDDb}{DChDDd}776````````{DDfDDh}{DDfDDj}{ce{}{}}0{cc{}}1{DDfDDl}{DDfDDn}{DDfDE`}{DDfDEb}??>`````````````{{DEdM`}DEd}6656{DEfDEh}{DEd{{DEl{DEj}}}}{DEfDEn}{DEd{{DF`{DEj}}}}{DEfDFb}{DEd{{DFd{DEj}}}}{DEfDFf}{DEd{{DFh{DEj}}}}{DEfDFj}{DEd{{DFl{DEj}}}}{c{{Gh{e}}}{}{}}0{cGl{}}```{ce{}{}}0{cc{}}1{DFnDG`}443```{DGbDGd}3323554```3323{DGfDGh}665```{DGjDGl}5545776`````{{DGnM`}DGn}6656{DH`DHb}{DGn{{DHf{DHd}}}}::9`````{{DHhM`}DHh}9989{DHjDHl}{DHh{{DI`{DHn}}}}==<`````````{{DIbM`}DIb}<<;<{DIdDIf}{DIb{{DIj{DIh}}}}{DIdDIl}{DIb{{DIn{DIh}}}}{DIdDJ`}{DIb{{DJb{DIh}}}}{c{{Gh{e}}}{}{}}0{cGl{}}`````````{{DJdM`}DJd}{ce{}{}}0{cc{}}1{DJfDJh}{DJd{{DJl{DJj}}}}{DJfDJn}{DJd{{DK`{DJj}}}}{DJfDKb}{DJd{{DKd{DJj}}}}::9`````````````{{DKfM`}DKf}8878{DKhDKj}{DKf{{DKn{DKl}}}}{DKhDL`}{DKf{{DLb{DKl}}}}{DKhDLd}{DKf{{DLf{DKl}}}}{DKhDLh}{DKf{{DLj{DKl}}}}{DKhDLl}{DKf{{DLn{DKl}}}}{c{{Gh{e}}}{}{}}0{cGl{}}```````````````{ce{}{}}0`{DdDM`}`{DdDMb}`{DdDMd}`{DdDMf}`{DdDMh}`{DdDMj}`{DdDMl}`{DdDMn}`{DdDN`}`{DdDNb}`{DdDNd}`{DdDNf}`{DdDNh}`{DdDNj}{cc{}}?{c{{Gh{e}}}{}{}}0{cGl{}}`````{{DNlM`}DNl}{ce{}{}}0{DNnDO`}{DNl{{DOd{DOb}}}}62554````22{DOfDOh}{DOfDOj}84776````{{DOlM`}DOl}55{DOl{{E`{DOn}}}}{DOl{{Eb{DOn}}}};7::9```````{{EdM`}Ed}88{EfEh}{Ed{{El{Ej}}}}{EfEn}{Ed{{EA`{Ej}}}}{cc{}}={c{{Gh{e}}}{}{}}0{cGl{}}````??{EAbEAd}{EAbEAf}4{ce{}{}}443```00{EAhEAj}61554```````{{EAlM`}EAl}22{EAnEB`}{EAl{{EBd{EBb}}}}{EAnEBf}{EAl{{EBh{EBb}}}};6::9```````{{EBjM`}EBj}77{EBlEBn}{EBj{{ECb{EC`}}}}{EBlECd}{EBj{{ECf{EC`}}}}{cc{}}<{c{{Gh{e}}}{}{}}0{cGl{}}```>>{EChECj}3?221```??{EClECn}4{ce{}{}}443`````{{ED`M`}ED`}11{EDbEDd}{ED`{{EDh{EDf}}}}83776`````{{EDjM`}EDj}44{EDlEDn}{EDj{{EEb{EE`}}}};6::9```66{EEdEEf}<7;;:`````{{EEhM`}EEh}88{EEjEEl}{EEh{{EF`{EEn}}}}?:>>=```{DfEFb};;{cc{}}<{c{{Gh{e}}}{}{}}0{cGl{}}```````````{{EFdM`}EFd}??{EFfEFh}{EFd{{EFl{EFj}}}}{EFfEFn}{EFd{{EG`{EFj}}}}{EFfEGb}{EFd{{EGd{EFj}}}}{EFfEGf}{EFd{{EGh{EFj}}}};{ce{}{}};;:```````````````````````````````````{DhEGj}11`{DhEGl}>`{{DhEGn}EH`}{Dh{{`{{EHd{}{{EHb{EH`}}}}}}}}`{DhEHf}`{{DhEGn}EHh}{Dh{{`{{EHd{}{{EHb{EHh}}}}}}}}`{DhEHj}`{DhEHl}`{DhEHn}`{{DhEGn}EI`}{Dh{{`{{EHd{}{{EHb{EI`}}}}}}}}`{{DhEGn}EIb}{Dh{{`{{EHd{}{{EHb{EIb}}}}}}}}`{DhEId}`{{DhEGn}EIf}{Dh{{`{{EHd{}{{EHb{EIf}}}}}}}}`{DhEIh}`{DhEIj}`{DhEIl}`{{DhEGn}EIn}{Dh{{`{{EHd{}{{EHb{EIn}}}}}}}}`{{DhEGn}EJ`}{Dh{{`{{EHd{}{{EHb{EJ`}}}}}}}}`{{DhEGn}EJb}{Dh{{`{{EHd{}{{EHb{EJb}}}}}}}}`{DhEJd}{ce{}{}}`{DhEJf}`{{DhEGn}EJh}{Dh{{`{{EHd{}{{EHb{EJh}}}}}}}}`{{DhEGn}EJj}{Dh{{`{{EHd{}{{EHb{EJj}}}}}}}}`{DhEJl}`{DhEJn}`{DhEK`}`{DhEKb}`{{DhEGn}EKd}{Dh{{`{{EHd{}{{EHb{EKd}}}}}}}}`{{DhEGn}EKf}{Dh{{`{{EHd{}{{EHb{EKf}}}}}}}}`{{DhEGn}EKh}{Dh{{`{{EHd{}{{EHb{EKh}}}}}}}}`{{DhEGn}EKj}{Dh{{`{{EHd{}{{EHb{EKj}}}}}}}}`{DhEKl}`{DhEKn}`{DhEL`}{c{{Gh{e}}}{}{}}0{cGl{}}```````{ELbELd}{ELf{{ELj{ELh}}}}{ELbELl}{ELf{{ELn{ELh}}}}{{ELfM`}ELf}{ce{}{}}0{cc{}}1887`````{{EM`M`}EM`}22{EMbEMd}{EM`{{EMh{EMf}}}}34;;:`````````````{{EMjM`}EMj}554{EMlEMn}{EMj{{ENb{EN`}}}}{EMlENd}{EMj{{ENf{EN`}}}}{EMlENh}{EMj{{ENj{EN`}}}}{EMlENl}{EMj{{ENn{EN`}}}}={EMlEO`}{EMj{{EOb{EN`}}}}{c{{Gh{e}}}{}{}}0{cGl{}}`````{{EOdM`}EOd}{ce{}{}}0{cc{}}{EOfEOh}{EOd{{EOl{EOj}}}}3665```332{EOnF`}4776```443{FbFd}5887```554{FfFh}6998```665{FjFl}7::9``````````````{{FnM`}Fn}887{FA`FAb}{Fn{{FAf{FAd}}}}{FA`FAh}{Fn{{FAj{FAd}}}}{FA`FAl}{FA`FAn}{Fn{{FB`{FAd}}}}{FA`FBb}{Fn{{FBd{FAd}}}}{FA`FBf}{Fn{{FBh{FAd}}}}{ce{}{}}{c{{Gh{e}}}{}{}}0{cGl{}}`````{{FBjM`}FBj}33{cc{}}4{FBlFBn}{FBj{{FCb{FC`}}}}554``````{{FCdM`}FCd}773{FCfFCh}{FCd{{FCl{FCj}}}}{FCfFCn}:998`````{{FD`M`}FD`};;7;{FDbFDd}{FD`{{FDh{FDf}}}}<<;`````==9{FDjFDl}{FDjFDn}{FDjFE`}{ce{}{}}{c{{Gh{e}}}{}{}}0{cGl{}}```22?{FEbFEd}3221``````````33{cc{}}{FEfFEh}{FEfFEj}{FEfFEl}{FEfFEn}{FEfFF`}{FEfFFb}{FEfFFd}{FEfFFf}<;;:```````````````{{FFhM`}FFh}==9{FFh{{FFl{FFj}}}}{FFh{{FFn{FFj}}}}{FFh{{FG`{FFj}}}}{FFh{{FGb{FFj}}}}{FFh{{FGd{FFj}}}}{FFh{{FGf{FFj}}}}{FFh{{FGh{FFj}}}}{ce{}{}}{FFh{{FGj{FFj}}}}{FFh{{FGl{FFj}}}}{FFh{{FGn{FFj}}}}{FFh{{FH`{FFj}}}}{FFh{{FHb{FFj}}}}{FFh{{FHd{FFj}}}}{c{{Gh{e}}}{}{}}0{cGl{}}`````````````````````````````{{FHfM`}FHf}99{cc{}}{FHhFHj}{FHf{{FHn{FHl}}}}{FHhFI`}{FHf{{FIb{FHl}}}}{FHhFId}{FHf{{FIf{FHl}}}}{FHhFIh}{FHf{{FIj{FHl}}}}{FHhFIl}{FHf{{FIn{FHl}}}}{FHhFJ`}{FHf{{FJb{FHl}}}}{FHhFJd}{FHf{{FJf{FHl}}}}{ce{}{}}{FHhFJh}{FHf{{FJj{FHl}}}}{FHhFJl}{FHf{{FJn{FHl}}}}{FHhFK`}{FHf{{FKb{FHl}}}}{FHhFKd}{FHf{{FKf{FHl}}}}{FHhFKh}{FHf{{FKj{FHl}}}}{FHhFKl}{FHf{{FKn{FHl}}}}{c{{Gh{e}}}{}{}}0{cGl{}}`````````````````````````````{{FL`M`}FL`}??{cc{}}{FLbFLd}{FL`{{FLh{FLf}}}}{FLbFLj}{FL`{{FLl{FLf}}}}{FLbFLn}{FL`{{FM`{FLf}}}}{FLbFMb}{FL`{{FMd{FLf}}}}{FLbFMf}{FL`{{FMh{FLf}}}}{FLbFMj}{FL`{{FMl{FLf}}}}{FLbFMn}{FL`{{FN`{FLf}}}}{ce{}{}}{FLbFNb}{FL`{{FNd{FLf}}}}{FLbFNf}{FL`{{FNh{FLf}}}}{FLbFNj}{FL`{{FNl{FLf}}}}{FLbFNn}{FL`{{FO`{FLf}}}}{FLbFOb}{FL`{{FOd{FLf}}}}{FLbFOf}{FL`{{FOh{FLf}}}}{c{{Gh{e}}}{}{}}0{cGl{}}```````````````>>{cc{}}{FOjFOl}{FOjFOn}{FOjG`}{FOjGb}{FOjGd}{FOjGf}{FOjGh}{ce{}{}}{FOjGj}{FOjGl}{FOjGn}{FOjGA`}{FOjGAb}{FOjGAd}{c{{Gh{e}}}{}{}}0{cGl{}}`````````{GAfGAh}{GAj{{GAn{GAl}}}}{GAfGB`}{GAj{{GBb{GAl}}}}{{GAjM`}GAj}=={GAfGBd}{GAj{{GBf{GAl}}}}{cc{}}{ce{}{}}::9```````````````{{GBhM`}GBh}1121{GBjGBl}{GBh{{GC`{GBn}}}}{GBjGCb}{GBh{{GCd{GBn}}}}{GBjGCf}{GBh{{GCh{GBn}}}}{GBjGCj}{GBh{{GCl{GBn}}}}{GBjGCn}{GBh{{GD`{GBn}}}}{GBjGDb}{GBh{{GDd{GBn}}}}{c{{Gh{e}}}{}{}}0{cGl{}}`````{{GDfM`}GDf}{ce{}{}}0{cc{}}1{GDhGDj}{GDf{{GDn{GDl}}}}665```3323{GE`GEb}776```4434{GEdGEf}887```5545{GEhGEj}998```6656{GElGEn}::9```7767{GF`GFb};;:````````````{{GFdM`}GFd}9989{GFfGFh}{GFd{{GFl{GFj}}}}{GFfGFn}{GFfGG`}{GFd{{GGb{GFj}}}}{GFfGGd}{GFd{{GGf{GFj}}}}{GFfGGh}{GFd{{GGj{GFj}}}}{c{{Gh{e}}}{}{}}0{cGl{}}`````{{GGlM`}GGl}{ce{}{}}0{cc{}}1{GGnGH`}{GGl{{GHd{GHb}}}}665`````{{GHfM`}GHf}443477{GHhGHj}{GHf{{GHn{GHl}}}}8```````{{GI`M`}GI`}7767{GIbGId}{GI`{{GIh{GIf}}}}{GIbGIj}{GI`{{GIl{GIf}}}}>>=`````;;:;{GInGJ`}{GInGJb}{GInGJd}{c{{Gh{e}}}{}{}}0{cGl{}}`````````{ce{}{}}0{cc{}}1{GJfGJh}{GJfGJj}{GJfGJl}{GJfGJn}{GJfGK`}{GJfGKb}{GJfGKd}::9``````````8878`{{DjEGn}GKf}{Dj{{`{{EHd{}{{EHb{GKf}}}}}}}}`{DjGKh}`{DjGKj}`{DjGKl}`{DjGKn}`{DjGL`}`{DjGLb}`{{DjEGn}GLd}{Dj{{`{{EHd{}{{EHb{GLd}}}}}}}}`{{DjEGn}GLf}{Dj{{`{{EHd{}{{EHb{GLf}}}}}}}}{c{{Gh{e}}}{}{}}0{cGl{}}```{{GLhM`}GLh}{ce{}{}}0{cc{}}1443```````````````{{GLjM`}GLj}22{GLlGLn}{GLj{{GMb{GM`}}}}34{GLlGMd}{GLj{{GMf{GM`}}}}{GLj{{GMh{GM`}}}}{GLlGMj}{GLj{{GMl{GM`}}}}{GLlGMn}{GLj{{GN`{GM`}}}}>>={GLlGNb}{GLlGNd}{GLj{{GNf{GM`}}}}`````{{GNhM`}GNh}??{GNjGNl}{GNh{{GO`{GNn}}}}{cc{}}{ce{}{}}{c{{Gh{e}}}{}{}}0{cGl{}}```{{GObM`}GOb}33{GOb{{GOf{GOd}}}}54332`````{{GOhM`}GOh}55{GOjGOl}{GOh{{H`{GOn}}}}87665```77{HbHd}98776```88{HfHh}:9887```{{HjM`}Hj}::;:998```{{HlM`}Hl};;<;::9`````````````````````````````````````````````````;;`{DlHn}`{DlHA`}`{DlHAb}`{DlHAd}`{DlHAf}{cc{}}`{DlHAh}`{DlHAj}`{DlHAl}`{DlHAn}{ce{}{}}`{DlHB`}`{DlHBb}`{DlHBd}`{DlHBf}`{DlHBh}`{DlHBj}`{DlHBl}`{DlHBn}`{DlHC`}`{DlHCb}`{DlHCd}`{DlHCf}`{DlHCh}`{DlHCj}`{DlHCl}`{DlHCn}`{DlHD`}`{DlHDb}`{DlHDd}`{DlHDf}`{DlHDh}`{DlHDj}`{DlHDl}`{DlHDn}`{DlHE`}`{DlHEb}`{DlHEd}`{DlHEf}`{DlHEh}`{DlHEj}`{DlHEl}`{DlHEn}`{DlHF`}`{DlHFb}`{DlHFd}`{DlHFf}{c{{Gh{e}}}{}{}}0{cGl{}}`{DlHFh}`{DlHFj}`{DlHFl}```````````{{HFnM`}HFn}{ce{}{}}0{HG`HGb}{HFn{{HGf{HGd}}}}{HG`HGh}{HFn{{HGj{HGd}}}}{HG`HGl}{HFn{{HGn{HGd}}}}{cc{}}7{HG`HH`}{HFn{{HHb{HGd}}}}??>`````````{{HHdM`}HHd}{HHfHHh}{HHd{{HHl{HHj}}}}<<5<{HHfHHn}{HHd{{HI`{HHj}}}}{HHfHIb}{HHd{{HId{HHj}}}}{c{{Gh{e}}}{}{}}0{cGl{}}`````{{HIfM`}HIf}{ce{}{}}0=0{HIhHIj}{HIf{{HIn{HIl}}}}554```````````{{HJ`M`}HJ`}33{HJbHJd}{HJ`{{HJh{HJf}}}}{HJbHJj}{HJ`{{HJl{HJf}}}}{HJbHJn}{HJ`{{HK`{HJf}}}}{cc{}}:{HJbHKb}{HJ`{{HKd{HJf}}}}??>`````{{HKfM`}HKf}=={HKhHKj}{HKf{{HKn{HKl}}}}5?{c{{Gh{e}}}{}{}}0{cGl{}}````{{HL`M`}HL`}{ce{}{}}090{HL`{{HLd{HLb}}}}{HL`{{HLf{HLb}}}}554```````{{HLhM`}HLh}33<3{HLjHLl}{HLh{{HM`{HLn}}}}{HLjHMb}{HLh{{HMd{HLn}}}}::9```````{{HMfM`}HMf}88{cc{}}9{HMhHMj}{HMf{{HMn{HMl}}}}{HMhHN`}{HMf{{HNb{HMl}}}}{c{{Gh{e}}}{}{}}0{cGl{}}````??6?{HNdHNf}{HNdHNh}332`````{{HNjM`}HNj}{ce{}{}}0:0{HNlHNn}{HNj{{HOb{HO`}}}}776`````{{HOdM`}HOd}33=3{HOfHOh}{HOd{{HOl{HOj}}}}::9`````{{HOnM`}HOn}66{cc{}}7{I`Ib}{HOn{{If{Id}}}}>>=`````{{IhM`}Ih}::3:{IjIl}{Ih{{IA`{In}}}}{c{{Gh{e}}}{}{}}0{cGl{}}`````{{IAbM`}IAb}??8?{IAdIAf}{IAb{{IAj{IAh}}}}443`````{{IAlM`}IAl}{ce{}{}}0<0{IAnIB`}{IAl{{IBd{IBb}}}}887`````{{IBfM`}IBf}33?3{IBhIBj}{IBf{{IBn{IBl}}}};;:`````{{IC`M`}IC`}66{cc{}}7{ICbICd}{IC`{{ICh{ICf}}}}??>`````{{ICjM`}ICj}::3:{IClICn}{ICj{{IDb{ID`}}}}{c{{Gh{e}}}{}{}}0{cGl{}}`````{{IDdM`}IDd}??8?{IDfIDh}{IDd{{IDl{IDj}}}}443`````{{IDnM`}IDn}{ce{}{}}0<0{IE`IEb}{IDn{{IEf{IEd}}}}887```22>2{IEhIEj}998```33?3{IElIEn}::9```44{cc{}}5{IF`IFb}<<;```{IFdIFf}7727==<````````{IFhIFj}8838{IFhIFl}{IFhIFn}{IFhIG`}{IFhIGb}{c{{Gh{e}}}{}{}}0{cGl{}}{IFhIGd}````??:?{IGfIGh}{IGfIGj}443````{IGlIGn}{ce{}{}}0>0{IGlIH`}776```{IHbIHd}22{cc{}}3998```{IHfIHh}4414::9````{IHjIHl}{IHjIHn}6636<<;```{II`IIb}7747==<```{IIdIIf}8858>>=```{IIhIIj}9969??>```{IIlIIn}::7:{c{{Gh{e}}}{}{}}0{cGl{}}```{IJ`IJb}==:=221```{IJdIJf}>>;>332```{IJhIJj}??<?443```{IJlIJn}{ce{}{}}0>0665```{IK`IKb}11?1776`````````````````11{IKdIKf}{IKdIKh}{IKdIKj}{IKdIKl}{IKdIKn}{IKdIL`}{IKdILb}{IKdILd}{cc{}}:{IKdILf}{IKdILh}{IKdILj}{IKdILl}{c{{Gh{e}}}{}{}}0{cGl{}}{IKdILn}{IKdIM`}{IKdIMb}`````````````````{ce{}{}}0{IMdIMf}{IMdIMh}{IMdIMj}{IMdIMl}{IMdIMn}{IMdIN`}{IMdINb}{IMdINd}{cc{}}9{IMdINf}{IMdINh}{IMdINj}{IMdINl}{c{{Gh{e}}}{}{}}0{cGl{}}{IMdINn}{IMdIO`}{IMdIOb}````````{IOdIOf}{IOdIOh}{IOdIOj}{IOdIOl}{IOdIOn}{IOdJ`}{ce{}{}}0{cc{}}1<<;```````````{{JbM`}Jb}2212{JdJf}{Jb{{Jj{Jh}}}}{JdJl}{Jb{{Jn{Jh}}}}{JdJA`}{Jb{{JAb{Jh}}}}{c{{Gh{e}}}{}{}}0{JdJAd}{Jb{{JAf{Jh}}}}{cGl{}}```<<;<330{JAhJAj}``````````{JAlJAn}>>=>{JAlJB`}{JAlJBb}{JAlJBd}{JAlJBf}{JAlJBh}{JAlJBj}{JAlJBl}<<9`````````{{JBnM`}JBn}{ce{}{}}0{cc{}}1{JC`JCb}{JBn{{JCf{JCd}}}}{JC`JCh}{JBn{{JCj{JCd}}}}{JC`JCl}{JBn{{JCn{JCd}}}}{c{{Gh{e}}}{}{}}0{cGl{}}```````{{JD`M`}JD`}::9:{JDbJDd}{JD`{{JDh{JDf}}}}44{JDbJDj}{JD`{{JDl{JDf}}}}5`````{{JDnM`}JDn}??>?{JE`JEb}{JDn{{JEf{JEd}}}}998``````````````````````````````````````{ce{}{}}0`{DnJEh}`{DnJEj}`{DnJEl}`{DnJEn}`{DnJF`}`{DnJFb}`{DnJFd}`{DnJFf}`{DnJFh}`{DnJFj}`{DnJFl}`{DnJFn}`{DnJG`}`{DnJGb}`{DnJGd}`{DnJGf}`{DnJGh}`{DnJGj}`{DnJGl}`{DnJGn}`{DnJH`}`{DnJHb}`{DnJHd}`{DnJHf}`{DnJHh}`{DnJHj}{cc{}}`{DnJHl}`{DnJHn}`{DnJI`}`{DnJIb}`{DnJId}`{DnJIf}`{DnJIh}`{DnJIj}`{DnJIl}`{DnJIn}{ce{}{}}`{DnJJ`}{c{{Gh{e}}}{}{}}0{cGl{}}````{{JJbM`}JJb}44{JJb{{JJf{JJd}}}}{cc{}}{JJb{{JJh{JJd}}}}7554```````````{{JJjM`}JJj}88{JJlJJn}{JJj{{JKb{JK`}}}}{JJlJKd}{JJj{{JKf{JK`}}}}{JJlJKh}{JJj{{JKj{JK`}}}}{JJlJKl}{JJj{{JKn{JK`}}}}:{ce{}{}}??>`````````{{JL`M`}JL`}11{JLbJLd}{JL`{{JLh{JLf}}}}{JLbJLj}{JL`{{JLl{JLf}}}}{JLbJLn}{JL`{{JM`{JLf}}}}{cc{}}8{c{{Gh{e}}}{}{}}0{cGl{}}```````{{JMbM`}JMb};;3;{JMdJMf}{JMb{{JMj{JMh}}}}{JMdJMl}{JMb{{JMn{JMh}}}}665```````{{JN`M`}JN`}{ce{}{}}0{JN`{{JNd{JNb}}}}:{JN`{{JNf{JNb}}}}{JN`{{JNh{JNb}}}}{JN`{{JNj{JNb}}}}4{JN`{{JNl{JNb}}}}==<`````````````{{JNnM`}JNn}66{JO`JOb}{JNn{{JOf{JOd}}}}{cc{}}{JO`JOh}{JNn{{JOj{JOd}}}}{JO`JOl}{JNn{{JOn{JOd}}}}{JO`K`}{JNn{{Kb{JOd}}}}?{JO`Kd}{JNn{{Kf{JOd}}}}{c{{Gh{e}}}{}{}}0{cGl{}}`````````{ce{}{}}0{KhKj}{KhKl}={KhKn}{KhKA`}{KhKAb}{KhKAd}6{KhKAf}998````77{KAhKAj}{KAhKAl}{cc{}}:<<;```::{KAnKB`}1;==<`````{{KBbM`}KBb}<<{KBdKBf}{KBb{{KBj{KBh}}}}4>{c{{Gh{e}}}{}{}}0{cGl{}}`````````{{KBlM`}KBl}{ce{}{}}0{KBnKC`}{KBl{{KCd{KCb}}}}{KBnKCf}{KBl{{KCh{KCb}}}}{KBnKCj}{KBl{{KCl{KCb}}}}>6998```````{{KCnM`}KCn}77?{KCn{{KDb{KD`}}}}{KDdKDf}{KCn{{KDh{KD`}}}}{KDdKDj};>>=`````{{KDlM`}KDl}<<{KDnKE`}{KDl{{KEd{KEb}}}}{cc{}}?{c{{Gh{e}}}{}{}}0{cGl{}}```{ce{}{}}03{KEfKEh}1332```````{{KEjM`}KEj}225{KEj{{KEn{KEl}}}}{KF`KFb}{KEj{{KFd{KEl}}}}{KF`KFf}6887`````{{KFhM`}KFh}77{KFjKFl}{KFh{{KG`{KFn}}}}<9;;:`````{{KGbM`}KGb}::{KGdKGf}{KGb{{KGj{KGh}}}}?<>>=````````{{KGlM`}KGl}=={KGl{{KH`{KGn}}}}{KGl{{KHb{KGn}}}}{KGl{{KHd{KGn}}}}{KGl{{KHf{KGn}}}}{KGl{{KHh{KGn}}}}{KGl{{KHj{KGn}}}}{cc{}}{ce{}{}}{c{{Gh{e}}}{}{}}0{cGl{}}```````````````{{KHlM`}KHl}33{KHnKI`}{KHl{{KId{KIb}}}}{KHnKIf}{KHl{{KIh{KIb}}}}{KHnKIj}{KHl{{KIl{KIb}}}}{KHnKIn}{KHl{{KJ`{KIb}}}}{KHnKJb}{KHl{{KJd{KIb}}}}{KHnKJf}{KHl{{KJh{KIb}}}}{cc{}}{ce{}{}}{c{{Gh{e}}}{}{}}0{cGl{}}````````22{KJjKJl}{KJjKJn}{KJjKK`}{KJjKKb}{KJjKKd}{KJjKKf}98776````88{KKhKKj}{KKhKKl};:998```::{KKnKL`}<;::9````;;{KLbKLd}{KLbKLf}>=<<;```=={KLhKLj}?>==<`````{{KLlM`}KLl}??{KLnKM`}{KLl{{KMd{KMb}}}}{cc{}}{ce{}{}}{c{{Gh{e}}}{}{}}0{cGl{}}`````{{KMfM`}KMf}33{KMhKMj}{KMf{{KMn{KMl}}}}65443`````{{KN`M`}KN`}667{KNbKNd}{KN`{{KNh{KNf}}}}8776`````{{KNjM`}KNj}99:{KNlKNn}{KNj{{KOb{KO`}}}};::9`````{{KOdM`}KOd}<<={KOfKOh}{KOd{{KOl{KOj}}}}>==<`````{{KOnM`}KOn}??{cc{}}{L`Lb}{KOn{{Lf{Ld}}}}{ce{}{}}{c{{Gh{e}}}{}{}}0{cGl{}}```````{{LhM`}Lh}336{LjLl}{Lh{{LA`{Ln}}}}{LjLAb}{Lh{{LAd{Ln}}}}7665````````{{LAfM`}LAf}88{LAhLAj}{LAhLAl}{LAf{{LB`{LAn}}}}>;{LAhLBb}{LAf{{LBd{LAn}}}}<<;`````{{LBfM`}LBf}>>{cc{}}{LBhLBj}{LBf{{LBn{LBl}}}}{ce{}{}}{c{{Gh{e}}}{}{}}0{cGl{}}``````{{LC`M`}LC`}336{LCbLCd}{LC`{{LCh{LCf}}}}{LCbLCj}6554`````{{LClM`}LCl}77:{LCnLD`}{LCl{{LDd{LDb}}}}9887`````````{{LDfM`}LDf}::={LDhLDj}{LDf{{LDn{LDl}}}}{LDhLE`}{LDf{{LEb{LDl}}}}{LDhLEd}{LDf{{LEf{LDl}}}}{ce{}{}}{c{{Gh{e}}}{}{}}0{cGl{}}`````{{LEhM`}LEh}33{LEjLEl}{LEh{{LF`{LEn}}}}{cc{}}6554``````````````````````````````````{{{LFb{c}}}{}LFd}{{{LFf{c}}}Cj{}}{{{LFh{ce}}Cj}{{LFj{c}}}{LFlLFd}{}}{{{LFn{ce}}Cj}{{LFj{c}}}{LFlLFd}{}}{{{LG`{ce}}Cj}{{LFj{c}}}{LFlLFd}{}}{{{LGb{ce}}Cj}{{LFj{c}}}{LFlLFd}{}}{{{LGd{ce}}Cj}{{LFj{c}}}{LFlLFd}{}}{{{LGf{ce}}Cj}{{LFj{c}}}{LFlLFd}{}}{{{LGh{ce}}Cj}{{LFj{c}}}{LFlLFd}{}}77{{{LGj{c}}}{}LFd}{{{LGl{c}}}{}LGn}{{{LH`{ce}}}{{LFj{c}}}{LFlLFd}LGn}{{{LHb{ce}}}{{LFj{c}}}{LFlLFd}LGn}{ce{}{}}0{{{LFh{ce}}}{{LFj{c}}}{LFlLFd}{}}{{{LG`{ce}}}{{LFj{c}}}{LFlLFd}{}}{{{LGb{ce}}}{{LFj{c}}}{LFlLFd}{}}{{{LGj{c}}e}CjLFdLHd}{{{LGl{c}}c}Cj{LGnLHd}}{{{LFf{c}}c}CjLHd}{cc{}}7{{}LHf}{{{LFb{c}}e}LHh{LHjLFl}{{LHn{{LGj{c}}{LFj{c}}}{{LHl{{LFj{c}}}}}}}}{{{LH`{ce}}}Gj{LFlLFd}LGn}{{{LHb{ce}}}Gj{LFlLFd}LGn}{{{LFh{ce}}}Gj{LFlLFd}{}}{{{LFn{ce}}}Gj{LFlLFd}{}}{{{LG`{ce}}}Gj{LFlLFd}{}}{{{LGb{ce}}}Gj{LFlLFd}{}}{{{LGd{ce}}}Gj{LFlLFd}{}}{{{LGf{ce}}}Gj{LFlLFd}{}}{{{LGh{ce}}}Gj{LFlLFd}{}}:{{{LFb{c}}}{{LGj{c}}}LHj}{{{LFb{c}}}LHh{LI`LFl}}{{}c{}}{{{LFh{ce}}}{{LFj{c}}}{LFlLFd}{}}{{{LFn{ce}}}{{LFj{c}}}{LFlLFd}{}}{{{LGd{ce}}}{{LFj{c}}}{LFlLFd}{}}{{{LGf{ce}}}{{LFj{c}}}{LFlLFd}{}}{{{LGh{ce}}}{{LFj{c}}}{LFlLFd}{}}{c{{Gh{e}}}{}{}}0{cGl{}}{{{LH`{ce}}e}{{LFj{c}}}{LFlLFd}LGn}{{{LHb{ce}}e}{{LFj{c}}}{LFlLFd}LGn}{{{LFh{ce}}e}{{LFj{c}}}{LFlLFd}{}}{{{LFn{ce}}e}{{LFj{c}}}{LFlLFd}{}}{{{LG`{ce}}e}{{LFj{c}}}{LFlLFd}{}}{{{LGb{ce}}e}{{LFj{c}}}{LFlLFd}{}}{{{LGd{ce}}e}{{LFj{c}}}{LFlLFd}{}}{{{LGf{ce}}e}{{LFj{c}}}{LFlLFd}{}}{{{LGh{ce}}e}{{LFj{c}}}{LFlLFd}{}}{{{LH`{ce}}}Gj{LFlLFd}LGn}{{{LHb{ce}}}Gj{LFlLFd}LGn}{{{LFh{ce}}}Gj{LFlLFd}{}}{{{LFn{ce}}}Gj{LFlLFd}{}}{{{LG`{ce}}}Gj{LFlLFd}{}}{{{LGb{ce}}}Gj{LFlLFd}{}}{{{LGd{ce}}}Gj{LFlLFd}{}}{{{LGf{ce}}}Gj{LFlLFd}{}}{{{LGh{ce}}}Gj{LFlLFd}{}}{{{LFb{c}}e}LHh{LI`LFl}{{LHn{{LFj{c}}}{{LHl{{LFj{c}}}}}}}}{{{LFb{c}}e}LHhLFl{{LHn{{LFj{c}}}{{LHl{{LFj{c}}}}}}}}```````````````````````{ce{}{}}0`{E`LIb}`{E`LId}`{E`LIf}`{E`LIh}`{E`LIj}`{E`LIl}{cc{}}{E`LIn}{E`LJ`}1111111111101111111111101111111110101010101010101010101010101111110111111111110111111111110111111111110111111111110111111111110111111111110111111111110`{{E`EGn}LIn}{E`{{`{{EHd{}{{EHb{LIn}}}}}}}}`{{E`EGn}LJ`}{E`{{`{{EHd{}{{EHb{LJ`}}}}}}}}`{E`LJb}>`{E`LJd}`{E`LJf}`{E`LJh}`{E`LJj}`{E`LJl}`{{E`EGn}LJn}{E`{{`{{EHd{}{{EHb{LJn}}}}}}}}`{E`LK`}`{E`LKb}`{E`LKd}`{E`LKf}`{E`LKh}`{E`LKj}`{E`LKl}{c{{Gh{e}}}{}{}}0{cGl{}}`````{{LKnM`}LKn}{ce{}{}}0{LL`LLb}{LKn{{LLf{LLd}}}}{cc{}}3665`````{{LLhM`}LLh}44{LLjLLl}{LLh{{LM`{LLn}}}}36998```6636{LMbLMd}::9`````{{LMfM`}LMf}88{LMhLMj}{LMf{{LMn{LMl}}}}7:==<```{{LN`M`}LN`};;{LN`{{LNd{LNb}}}}9<??>```{{LNfM`}LNf}=={LNf{{LNj{LNh}}}};>{c{{Gh{e}}}{}{}}0{cGl{}}`````````{{LNlM`}LNl}{ce{}{}}0?{LNnLO`}{LNl{{LOd{LOb}}}}{LNnLOf}{LNl{{LOh{LOb}}}}4{LNnLOj}{LNl{{LOl{LOb}}}}998```````````{{LOnM`}LOn}77{cc{}}8{M`Mb}{LOn{{Mf{Md}}}}{M`Mh}{LOn{{Mj{Md}}}}{M`Ml}{LOn{{Mn{Md}}}}{M`MA`}{LOn{{MAb{Md}}}}{c{{Gh{e}}}{}{}}0{cGl{}}```{ce{}{}}0{MAdMAf}<1332`````{{MAhM`}MAh}22{MAjMAl}{MAh{{MB`{MAn}}}}?4665```{{MBbM`}MBb}55{cc{}}6{MBb{{MBf{MBd}}}}998```{{MBhM`}MBh}8828{MBh{{MBl{MBj}}}};;:```9939{MBnMC`}<<;```::4:{MCbMCd}==<`````````````````{{MCfM`}MCf}<<{MChMCj}{MCf{{MCn{MCl}}}}8{MChMD`}{MCf{{MDb{MCl}}}}{MChMDd}{MCf{{MDf{MCl}}}}{ce{}{}}{MChMDh}{MCf{{MDj{MCl}}}}{MChMDl}{MCf{{MDn{MCl}}}}{MChME`}{MCf{{MEb{MCl}}}}{c{{Gh{e}}}{}{}}0{cGl{}}{MChMEd}{MCf{{MEf{MCl}}}}`````{{MEhM`}MEh};;{cc{}}<{MEjMEl}{MEh{{MF`{MEn}}}}776`````{{MFbM`}MFb}??3?{MFdMFf}{MFb{{MFj{MFh}}}}::9`````{{MFlM`}MFl}{ce{}{}}07{MFnMG`}{MFl{{MGd{MGb}}}}2>>=```2292{MGfMGh}??>```{{MGjM`}MGj}44;4{MGj{{MGn{MGl}}}}{c{{Gh{e}}}{}{}}0{cGl{}}```{{MH`M`}MH`}88?8{MH`{{MHd{MHb}}}}332```99{cc{}}:{MHfMHh}554````````````````````````````;;`{EbMHj}`{{EbEGn}MHl}{Eb{{`{{EHd{}{{EHb{MHl}}}}}}}}`{EbMHn}`{EbMI`}`{EbMIb}`{EbMId}`{EbMIf}`{EbMIh}:`{EbMIj}`{EbMIl}`{EbMIn}`{EbMJ`}{ce{}{}}`{EbMJb}`{EbMJd}`{EbMJf}`{EbMJh}`{EbMJj}`{EbMJl}`{EbMJn}`{EbMK`}`{EbMKb}`{EbMKd}`{EbMKf}`{EbMKh}`{EbMKj}`{EbMKl}{c{{Gh{e}}}{}{}}0`{EbMKn}{cGl{}}`````````````{{ML`M`}ML`}{ce{}{}}0{cc{}}1{MLbMLd}{ML`{{MLh{MLf}}}}{MLbMLj}{ML`{{MLl{MLf}}}}{MLbMLn}{ML`{{MM`{MLf}}}}{MLbMMb}{ML`{{MMd{MLf}}}}{MLbMMf}{ML`{{MMh{MLf}}}}??=```````{{MMjM`}MMj}<<{MMlMMn}{MMj{{MNb{MN`}}}}{MMlMNd}{MMj{{MNf{MN`}}}}?{ce{}{}}{c{{Gh{e}}}{}{}}0{cGl{}}``````````````````````````{MNhMNj}{MNl{{MO`{MNn}}}}{{MNlM`}MNl}55{MNhMOb}{MNl{{MOd{MNn}}}}{MNl{{MOf{MNn}}}}{cc{}}{MNl{{MOh{MNn}}}}:{MNhMOj}{MNl{{MOl{MNn}}}}{MNhMOn}{MNl{{N`{MNn}}}}{MNhNb}{MNl{{Nd{MNn}}}}{MNhNf}{MNl{{Nh{MNn}}}}{MNhNj}{MNl{{Nl{MNn}}}}{MNhNn}{MNl{{NA`{MNn}}}}{MNhNAb}{MNl{{NAd{MNn}}}}{MNl{{NAf{MNn}}}}{c{{Gh{e}}}{}{}}0{MNhNAh}{MNl{{NAj{MNn}}}}{cGl{}}`````{{NAlM`}NAl}{ce{}{}}0{NAnNB`}{NAl{{NBd{NBb}}}}{cc{}}3885`````{{NBfM`}NBf}44{NBhNBj}{NBf{{NBn{NBl}}}}36;;8```````````````{{NC`M`}NC`}77{NCbNCd}{NC`{{NCh{NCf}}}}69{NCbNCj}{NC`{{NCl{NCf}}}}{NCbNCn}{NC`{{ND`{NCf}}}}{NCbNDb}{NC`{{NDd{NCf}}}}{c{{Gh{e}}}{}{}}0{NCbNDf}{NC`{{NDh{NCf}}}}{NCbNDj}{NC`{{NDl{NCf}}}}{cGl{}}``````{ce{}{}}0{cc{}}1{NDnNE`}{NDnNEb}99{NDnNEd}{NDnNEf}6```````````{{NEhM`}NEh}6656{NEjNEl}{NEh{{NF`{NEn}}}}{NEjNFb}{NEh{{NFd{NEn}}}}{NEjNFf}{NEh{{NFh{NEn}}}}{NEjNFj}{NEh{{NFl{NEn}}}}{c{{Gh{e}}}{}{}}0{cGl{}}``````````````````{NFn{{NGb{NG`}}}}{{NFnM`}NFn}{ce{}{}}0{NFn{{NGd{NG`}}}}{NFn{{NGf{NG`}}}}{NFn{{NGh{NG`}}}}{cc{}}4{NFn{{NGj{NG`}}}}{NFn{{NGl{NG`}}}}{NFn{{NGn{NG`}}}}{NFn{{NH`{NG`}}}}{NFn{{NHb{NG`}}}}{NFn{{NHd{NG`}}}}{NFn{{NHf{NG`}}}}{NFn{{NHh{NG`}}}}{NFn{{NHj{NG`}}}}{NFn{{NHl{NG`}}}}{c{{Gh{e}}}{}{}}0{NFn{{NHn{NG`}}}}{NFn{{NI`{NG`}}}}{cGl{}}```````````````````````````````````{NIbNId}{NIf{{NIj{NIh}}}}{{NIfM`}NIf}{ce{}{}}0{NIbNIl}{NIf{{NIn{NIh}}}}{NIbNJ`}{NIf{{NJb{NIh}}}}{NIbNJd}{NIf{{NJf{NIh}}}}{cc{}}7{NIbNJh}{NIf{{NJj{NIh}}}}{NIbNJl}{NIf{{NJn{NIh}}}}{NIbNK`}{NIf{{NKb{NIh}}}}{NIbNKd}{NIf{{NKf{NIh}}}}{NIbNKh}{NIf{{NKj{NIh}}}}{NIbNKl}{NIf{{NKn{NIh}}}}{NIbNL`}{NIf{{NLb{NIh}}}}{NIbNLd}{NIf{{NLf{NIh}}}}{NIbNLh}{NIf{{NLj{NIh}}}}{NIbNLl}{NIf{{NLn{NIh}}}}{c{{Gh{e}}}{}{}}0{NIbNM`}{NIf{{NMb{NIh}}}}{NIbNMd}{NIf{{NMf{NIh}}}}{cGl{}}``````````````````{NMhNMj}{ce{}{}}0{NMhNMl}{NMhNMn}{NMhNN`}{cc{}}4{NMhNNb}{NMhNNd}{NMhNNf}{NMhNNh}{NMhNNj}{NMhNNl}{NMhNNn}{NMhNO`}{NMhNOb}{NMhNOd}{c{{Gh{e}}}{}{}}0{NMhNOf}{NMhNOh}{cGl{}}``````````````````{NOjNOl}{ce{}{}}0{NOjNOn}{NOjO`}{NOjOb}{cc{}}4{NOjOd}{NOjOf}{NOjOh}{NOjOj}{NOjOl}{NOjOn}{NOjOA`}{NOjOAb}{NOjOAd}{NOjOAf}{c{{Gh{e}}}{}{}}0{NOjOAh}{NOjOAj}{cGl{}}```{ce{}{}}0?0{OAlOAn}552```````{{OB`M`}OB`}22{cc{}}3{OBbOBd}{OB`{{OBh{OBf}}}}{OBbOBj}{OB`{{OBl{OBf}}}};;8`````{{OBnM`}OBn}8858{OC`OCb}{OBn{{OCf{OCd}}}}>>;`````{{OChM`}OCh};;8;{OCjOCl}{OCh{{OD`{OCn}}}}{c{{Gh{e}}}{}{}}0?`````{{ODbM`}ODb}??<?{ODdODf}{ODb{{ODj{ODh}}}}33{cGl{}}```````````{{ODlM`}ODl}{ce{}{}}0{cc{}}1{ODnOE`}{ODl{{OEd{OEb}}}}{ODnOEf}{ODl{{OEh{OEb}}}}{ODnOEj}{ODl{{OEl{OEb}}}}{ODnOEn}{ODl{{OF`{OEb}}}}??;`````{{OFbM`}OFb}::9:{OFdOFf}{OFb{{OFj{OFh}}}}{c{{Gh{e}}}{}{}}0?`````{{OFlM`}OFl}>>=>{OFnOG`}{OFl{{OGd{OGb}}}}33{cGl{}}`````{{OGfM`}OGf}{ce{}{}}0{cc{}}1{OGhOGj}{OGf{{OGn{OGl}}}}995`````{{OH`M`}OH`}4434{OHbOHd}{OH`{{OHh{OHf}}}}<<8`````{{OHjM`}OHj}7767{OHlOHn}{OHj{{OIb{OI`}}}}??;`````{{OIdM`}OId}::9:{OIfOIh}{OId{{OIl{OIj}}}}{c{{Gh{e}}}{}{}}0?`````````{OInOJ`}>>{OInOJb}>?{OInOJd}{OInOJf}{OInOJh}{OInOJj}66{OInOJl}{cGl{}}```````{{OJnM`}OJn}{ce{}{}}0{cc{}}1{OK`OKb}{OJn{{OKf{OKd}}}}{OK`OKh}{OJn{{OKj{OKd}}}}??7```5545??{OKlOKn}8``````````````````````````````````````````````````````````````````````````````````````{EdOL`}`{EdOLb}`{EdOLd}`{EdOLf}`{EdOLh};;`{EdOLj}`{EdOLl}`{EdOLn}`{EdOM`}`{EdOMb}`{EdOMd}`{EdOMf}`{EdOMh}`{EdOMj}`{EdOMl}`{EdOMn}`{EdON`}`{EdONb}`{EdONd}`{EdONf}`{EdONh}`{EdONj}`{EdONl}`{EdONn}`{EdOO`}`{EdOOb}`{EdOOd}`{EdOOf}`{EdOOh}`{EdOOj}`{EdOOl}`{EdOOn}`{EdA`}`{EdAb}`{EdAd}`{EdAf}`{EdAh}`{EdAj}`{EdAl}`{EdAn}`{EdAA`}`{EdAAb}`{EdAAd}`{EdAAf}`{EdAAh}`{EdAAj}`{EdAAl}`{EdAAn}`{EdAB`}`{EdABb}`{EdABd}`{EdABf}`{EdABh}`{EdABj}`{EdABl}`{EdABn}`{EdAC`}{cc{}}`{EdACb}`{EdACd}`{EdACf}`{EdACh}`{EdACj}`{EdACl}`{EdACn}{ce{}{}}`{EdAD`}`{EdADb}`{EdADd}`{EdADf}`{EdADh}`{EdADj}`{EdADl}`{EdADn}`{EdAE`}`{EdAEb}`{EdAEd}`{EdAEf}`{EdAEh}`{EdAEj}`{EdAEl}{c{{Gh{e}}}{}{}}0{cGl{}}`{EdAEn}`{EdAF`}`{EdAFb}`{EdAFd}`{EdAFf}`````{AFhAFj}{AFl{{AG`{AFn}}}}{{AFlM`}AFl}{ce{}{}}0{cc{}}1;;:`````{AGbAGd}{AGf{{AGj{AGh}}}}{{AGfM`}AGf}4434>>=`````{AGlAGn}{AH`{{AHd{AHb}}}}{{AH`M`}AH`}7767{c{{Gh{e}}}{}{}}0{cGl{}}`````{{AHfM`}AHf}{AHhAHj}{AHf{{AHn{AHl}}}}<<;<443`````{{AI`M`}AI`}{AIbAId}{AI`{{AIh{AIf}}}}??>?776`````{{AIjM`}AIj}{ce{}{}}0{AIlAIn}{AIj{{AJb{AJ`}}}}{cc{}}3<<;`````{{AJdM`}AJd}44{AJfAJh}{AJd{{AJl{AJj}}}}36??>`````{{AJnM`}AJn}77{AK`AKb}{AJn{{AKf{AKd}}}}69{c{{Gh{e}}}{}{}}0{cGl{}}`````{{AKhM`}AKh}<<{AKjAKl}{AKh{{AL`{AKn}}}};>443`````{{ALbM`}ALb}??{ALdALf}{ALb{{ALj{ALh}}}}>{ce{}{}}887`````{{ALlM`}ALl}11{cc{}}2{ALnAM`}{ALl{{AMd{AMb}}}}<<;`````{{AMfM`}AMf}55{AMhAMj}{AMf{{AMn{AMl}}}}57??>`````{{AN`M`}AN`}88{ANbANd}{AN`{{ANh{ANf}}}}8:{c{{Gh{e}}}{}{}}0{cGl{}}`````{{ANjM`}ANj}=={ANlANn}{ANj{{AOb{AO`}}}}=?443```??{AOdAOf}>{ce{}{}}665`````{{AOhM`}AOh}11{AOjAOl}{AOh{{AA`{AOn}}}}{cc{}}4::9`````{{AAbM`}AAb}55{AAdAAf}{AAb{{AAj{AAh}}}}37==<`````{{AAlM`}AAl}88{AAnAAA`}{AAl{{AAAd{AAAb}}}}6:{c{{Gh{e}}}{}{}}0{cGl{}}`````{{AAAfM`}AAAf}=={AAAhAAAj}{AAAf{{AAAn{AAAl}}}};?443`````{{AAB`M`}AAB`}{ce{}{}}0{AABbAABd}{AAB`{{AABh{AABf}}}}?2887`````{{AABjM`}AABj}33{AABlAABn}{AABj{{AACb{AAC`}}}}{cc{}}6<<;`````{{AACdM`}AACd}77{AACfAACh}{AACd{{AACl{AACj}}}}39??>`````{{AACnM`}AACn}::{AAD`AADb}{AACn{{AADf{AADd}}}}6<{c{{Gh{e}}}{}{}}0{cGl{}}`````{{AADhM`}AADh}??{AADjAADl}{AADh{{AAE`{AADn}}}};{ce{}{}}554`````{{AAEbM`}AAEb}11{AAEdAAEf}{AAEb{{AAEj{AAEh}}}}?3887`````{{AAElM`}AAEl}44{AAEnAAF`}{AAEl{{AAFd{AAFb}}}}{cc{}}7<<;`````{{AAFfM`}AAFf}88{AAFhAAFj}{AAFf{{AAFn{AAFl}}}}3:??>`````{{AAG`M`}AAG`};;{AAGbAAGd}{AAG`{{AAGh{AAGf}}}}6={c{{Gh{e}}}{}{}}0{cGl{}}`````{{AAGjM`}AAGj}{ce{}{}}0{AAGlAAGn}{AAGj{{AAHb{AAH`}}}}<2554`````{{AAHdM`}AAHd}33{AAHfAAHh}{AAHd{{AAHl{AAHj}}}}?5887`````{{AAHnM`}AAHn}66{AAI`AAIb}{AAHn{{AAIf{AAId}}}}{cc{}}9<<;`````{{AAIhM`}AAIh}::{AAIjAAIl}{AAIh{{AAJ`{AAIn}}}}3<??>`````{{AAJbM`}AAJb}=={AAJdAAJf}{AAJb{{AAJj{AAJh}}}}6?{c{{Gh{e}}}{}{}}0{cGl{}}`````{{AAJlM`}AAJl}{ce{}{}}0{AAJnAAK`}{AAJl{{AAKd{AAKb}}}}<2554`````{{AAKfM`}AAKf}33{AAKhAAKj}{AAKf{{AAKn{AAKl}}}}?5887`````{{AAL`M`}AAL`}66{AALbAALd}{AAL`{{AALh{AALf}}}}{cc{}}9<<;`````{{AALjM`}AALj}::{AALlAALn}{AALj{{AAMb{AAM`}}}}3<??>`````{{AAMdM`}AAMd}=={AAMfAAMh}{AAMd{{AAMl{AAMj}}}}6?{c{{Gh{e}}}{}{}}0{cGl{}}`````{{AAMnM`}AAMn}{ce{}{}}0{AAN`AANb}{AAMn{{AANf{AANd}}}}<2554`````{{AANhM`}AANh}33{AANjAANl}{AANh{{AAO`{AANn}}}}?5887`````{{AAObM`}AAOb}66{AAOdAAOf}{AAOb{{AAOj{AAOh}}}}{cc{}}9<<;`````{{AAOlM`}AAOl}::{AAOnAB`}{AAOl{{ABd{ABb}}}}3<??>`````{{ABfM`}ABf}=={ABhABj}{ABf{{ABn{ABl}}}}6?{c{{Gh{e}}}{}{}}0{cGl{}}`````{{ABA`M`}ABA`}{ce{}{}}0{ABAbABAd}{ABA`{{ABAh{ABAf}}}}<2554`````{{ABAjM`}ABAj}33{ABAlABAn}{ABAj{{ABBb{ABB`}}}}?5887`````{{ABBdM`}ABBd}66{ABBfABBh}{ABBd{{ABBl{ABBj}}}}{cc{}}9<<;`````{{ABBnM`}ABBn}::{ABC`ABCb}{ABBn{{ABCf{ABCd}}}}3<??>`````{{ABChM`}ABCh}=={ABCjABCl}{ABCh{{ABD`{ABCn}}}}6?{c{{Gh{e}}}{}{}}0{cGl{}}`````{{ABDbM`}ABDb}{ce{}{}}0{ABDdABDf}{ABDb{{ABDj{ABDh}}}}<2554`````{{ABDlM`}ABDl}33{ABDnABE`}{ABDl{{ABEd{ABEb}}}}?5887`````{{ABEfM`}ABEf}66{ABEhABEj}{ABEf{{ABEn{ABEl}}}}{cc{}}9<<;`````{{ABF`M`}ABF`}::{ABFbABFd}{ABF`{{ABFh{ABFf}}}}3<??>`````{{ABFjM`}ABFj}=={ABFlABFn}{ABFj{{ABGb{ABG`}}}}6?{c{{Gh{e}}}{}{}}0{cGl{}}`````{{ABGdM`}ABGd}{ce{}{}}0{ABGfABGh}{ABGd{{ABGl{ABGj}}}}<2554`````{{ABGnM`}ABGn}33{ABH`ABHb}{ABGn{{ABHf{ABHd}}}}?5887`````{{ABHhM`}ABHh}66{ABHjABHl}{ABHh{{ABI`{ABHn}}}}{cc{}}9<<;`````{{ABIbM`}ABIb}::{ABIdABIf}{ABIb{{ABIj{ABIh}}}}3<??>`````{{ABIlM`}ABIl}==4{ABInABJ`}{ABIl{{ABJd{ABJb}}}}?{c{{Gh{e}}}{}{}}0{cGl{}}`````{{ABJfM`}ABJf}{ce{}{}}0:{ABJhABJj}{ABJf{{ABJn{ABJl}}}}2554`````{{ABK`M`}ABK`}33={ABKbABKd}{ABK`{{ABKh{ABKf}}}}5887`````{{ABKjM`}ABKj}66{cc{}}{ABKlABKn}{ABKj{{ABLb{ABL`}}}}9<<;`````{{ABLdM`}ABLd}::3{ABLfABLh}{ABLd{{ABLl{ABLj}}}}<??>`````{{ABLnM`}ABLn}==6{ABM`ABMb}{ABLn{{ABMf{ABMd}}}}?{c{{Gh{e}}}{}{}}0{cGl{}}`````{{ABMhM`}ABMh}{ce{}{}}0<{ABMjABMl}{ABMh{{ABN`{ABMn}}}}2554```22>2{ABNbABNd}665```33?3{ABNfABNh}776`````{{ABNjM`}ABNj}55{cc{}}6{ABNlABNn}{ABNj{{ABOb{ABO`}}}};;:`````{{ABOdM`}ABOd}9939{ABOfABOh}{ABOd{{ABOl{ABOj}}}}>>=`````{{ABOnM`}ABOn}<<6<??>{AC`ACb}{ABOn{{ACf{ACd}}}}`````{{AChM`}ACh}??9?{ACjACl}{ACh{{ACA`{ACn}}}}{c{{Gh{e}}}{}{}}0{cGl{}}`````{{ACAbM`}ACAb}{ce{}{}}0?0{ACAdACAf}{ACAb{{ACAj{ACAh}}}}554`````{{ACAlM`}ACAl}33{cc{}}4{ACAnACB`}{ACAl{{ACBd{ACBb}}}}998`````{{ACBfM`}ACBf}7737{ACBhACBj}{ACBf{{ACBn{ACBl}}}}<<;`````{{ACC`M`}ACC`}::6:{ACCbACCd}{ACC`{{ACCh{ACCf}}}}??>`````{{ACCjM`}ACCj}==9={ACClACCn}{ACCj{{ACDb{ACD`}}}}{c{{Gh{e}}}{}{}}0{cGl{}}`````{{ACDdM`}ACDd}{ce{}{}}0?0{ACDfACDh}{ACDd{{ACDl{ACDj}}}}554`````{{ACDnM`}ACDn}33{cc{}}4{ACE`ACEb}{ACDn{{ACEf{ACEd}}}}998`````{{ACEhM`}ACEh}7737{ACEjACEl}{ACEh{{ACF`{ACEn}}}}<<;`````{{ACFbM`}ACFb}::6:{ACFdACFf}{ACFb{{ACFj{ACFh}}}}??>`````{{ACFlM`}ACFl}==9={c{{Gh{e}}}{}{}}0{cGl{}}{ACFnACG`}{ACFl{{ACGd{ACGb}}}}`````{{ACGfM`}ACGf}{ce{}{}}0?0554{ACGhACGj}{ACGf{{ACGn{ACGl}}}}`````{{ACH`M`}ACH`}33{cc{}}4998{ACHbACHd}{ACH`{{ACHh{ACHf}}}}`````{{ACHjM`}ACHj}7737<<;{ACHlACHn}{ACHj{{ACIb{ACI`}}}}`````{{ACIdM`}ACId}::6:??>{ACIfACIh}{ACId{{ACIl{ACIj}}}}````<<`{EfACIn}9`{{EfEGn}ACJ`}{Ef{{`{{EHd{}{{EHb{ACJ`}}}}}}}}?`{EfACJb}{c{{Gh{e}}}{}{}}0{cGl{}}`````{{ACJdM`}ACJd}{ce{}{}}0{cc{}}1{ACJfACJh}{ACJd{{ACJl{ACJj}}}}665`````````````````````````{{ACJnM`}ACJn}44{ACK`ACKb}{ACJn{{ACKf{ACKd}}}}5{ACK`ACKh}{ACJn{{ACKj{ACKd}}}}{ACK`ACKl}{ACJn{{ACKn{ACKd}}}}{ACK`ACL`}{ACJn{{ACLb{ACKd}}}}{ACK`ACLd}{ACJn{{ACLf{ACKd}}}}>{ACK`ACLh}{ACJn{{ACLj{ACKd}}}}{ACK`ACLl}{ACJn{{ACLn{ACKd}}}}{ACK`ACM`}{ACJn{{ACMb{ACKd}}}}{ACK`ACMd}{ACJn{{ACMf{ACKd}}}}{ACK`ACMh}{ACJn{{ACMj{ACKd}}}}{ACK`ACMl}{ACJn{{ACMn{ACKd}}}}{c{{Gh{e}}}{}{}}0{cGl{}}`````````{{ACN`M`}ACN`}{ce{}{}}0{ACNbACNd}{ACN`{{ACNh{ACNf}}}}{ACNbACNj}{ACN`{{ACNl{ACNf}}}}{ACNbACNn}{ACN`{{ACO`{ACNf}}}}{cc{}}7::9``````````````77{EhACOb}{EhACOd}{EhACOf}{EhACOh}{EhACOj}4321043210432104321043210`{{EhEGn}ACOb}{Eh{{`{{EHd{}{{EHb{ACOb}}}}}}}}`{{EhEGn}ACOd}{Eh{{`{{EHd{}{{EHb{ACOd}}}}}}}}`{{EhEGn}ACOf}{Eh{{`{{EHd{}{{EHb{ACOf}}}}}}}}`{{EhEGn}ACOh}{Eh{{`{{EHd{}{{EHb{ACOh}}}}}}}}`{{EhEGn}ACOj}{Eh{{`{{EHd{}{{EHb{ACOj}}}}}}}}`{EhACOl}`{EhACOn}{cc{}}`{EhAD`}`{EhADb}`{EhADd}`{EhADf}{ce{}{}}{EhADh}{EhADj}101010`{{EhEGn}ADh}{Eh{{`{{EHd{}{{EHb{ADh}}}}}}}}`{{EhEGn}ADj}{Eh{{`{{EHd{}{{EHb{ADj}}}}}}}}{c{{Gh{e}}}{}{}}0{cGl{}}```````````````{{ADlM`}ADl}99>{ADnADA`}{ADl{{ADAd{ADAb}}}};{ADnADAf}{ADl{{ADAh{ADAb}}}}{ADl{{ADAj{ADAb}}}}{ADnADAl}{ADl{{ADAn{ADAb}}}}{ADl{{ADB`{ADAb}}}}{ADnADBb}{ADl{{ADBd{ADAb}}}}{ADnADBf}{ADl{{ADBh{ADAb}}}}>>=`````````````{{ADBjM`}ADBj}{ce{}{}}0{ADBlADBn}{ADBj{{ADCb{ADC`}}}}{ADBlADCd}{ADBj{{ADCf{ADC`}}}}{ADBlADCh}{ADBj{{ADCj{ADC`}}}}{ADBlADCl}{ADBj{{ADCn{ADC`}}}}{ADBlADD`}{ADBj{{ADDb{ADC`}}}}{cc{}};{c{{Gh{e}}}{}{}}0{cGl{}}`````{{ADDdM`}ADDd}>>{ADDfADDh}{ADDd{{ADDl{ADDj}}}}5{ce{}{}}554```00{ADDnADE`}71665`````{{ADEbM`}ADEb}228{ADEdADEf}{ADEb{{ADEj{ADEh}}}}4998```````{ADElADEn}{ADF`{{ADFd{ADFb}}}}{{ADF`M`}ADF`}77{ADElADFf}{ADF`{{ADFh{ADFb}}}}?9>>=`````{{ADFjM`}ADFj}::{cc{}};{ADFlADFn}{ADFj{{ADGb{ADG`}}}}{c{{Gh{e}}}{}{}}0{cGl{}}``````````````````{{ADGdM`}ADGd}{ce{}{}}0{ADGd{{ADGh{ADGf}}}}{ADGd{{ADGj{ADGf}}}}{ADGd{{ADGl{ADGf}}}}{ADGd{{ADGn{ADGf}}}}{ADGd{{ADH`{ADGf}}}}{ADGd{{ADHb{ADGf}}}}<6{ADGd{{ADHd{ADGf}}}}{ADGd{{ADHf{ADGf}}}}{ADGd{{ADHh{ADGf}}}}{ADGd{{ADHj{ADGf}}}}{ADGd{{ADHl{ADGf}}}}{ADGd{{ADHn{ADGf}}}}{ADGd{{ADI`{ADGf}}}}{ADGd{{ADIb{ADGf}}}}{ADGd{{ADId{ADGf}}}}{ADGd{{ADIf{ADGf}}}}{c{{Gh{e}}}{}{}}0{cGl{}}```````````````````````````````````{{ADIhM`}ADIh}{ce{}{}}0{ADIjADIl}{ADIh{{ADJ`{ADIn}}}}{ADIjADJb}{ADIh{{ADJd{ADIn}}}}{ADIjADJf}{ADIh{{ADJh{ADIn}}}}{ADIjADJj}{ADIh{{ADJl{ADIn}}}}{ADIjADJn}{ADIh{{ADK`{ADIn}}}}{ADIjADKb}{ADIh{{ADKd{ADIn}}}}{cc{}}={ADIjADKf}{ADIh{{ADKh{ADIn}}}}{ADIjADKj}{ADIh{{ADKl{ADIn}}}}{ADIjADKn}{ADIh{{ADL`{ADIn}}}}{ADIjADLb}{ADIh{{ADLd{ADIn}}}}{ADIjADLf}{ADIh{{ADLh{ADIn}}}}{ADIjADLj}{ADIh{{ADLl{ADIn}}}}{ADIjADLn}{ADIh{{ADM`{ADIn}}}}{ADIjADMb}{ADIh{{ADMd{ADIn}}}}{ADIjADMf}{ADIh{{ADMh{ADIn}}}}{ADIjADMj}{ADIh{{ADMl{ADIn}}}}{c{{Gh{e}}}{}{}}0{cGl{}}```````````````````````````````````{{ADMnM`}ADMn}{ce{}{}}0{ADN`ADNb}{ADMn{{ADNf{ADNd}}}}{ADN`ADNh}{ADMn{{ADNj{ADNd}}}}{ADN`ADNl}{ADMn{{ADNn{ADNd}}}}{ADN`ADO`}{ADMn{{ADOb{ADNd}}}}{ADN`ADOd}{ADMn{{ADOf{ADNd}}}}{ADN`ADOh}{ADMn{{ADOj{ADNd}}}}{cc{}}={ADN`ADOl}{ADMn{{ADOn{ADNd}}}}{ADN`AE`}{ADMn{{AEb{ADNd}}}}{ADN`AEd}{ADMn{{AEf{ADNd}}}}{ADN`AEh}{ADMn{{AEj{ADNd}}}}{ADN`AEl}{ADMn{{AEn{ADNd}}}}{ADN`AEA`}{ADMn{{AEAb{ADNd}}}}{ADN`AEAd}{ADMn{{AEAf{ADNd}}}}{ADN`AEAh}{ADMn{{AEAj{ADNd}}}}{ADN`AEAl}{ADMn{{AEAn{ADNd}}}}{ADN`AEB`}{ADMn{{AEBb{ADNd}}}}{c{{Gh{e}}}{}{}}0{cGl{}}``````````````````{ce{}{}}0{AEBdAEBf}{AEBdAEBh}{AEBdAEBj}{AEBdAEBl}{AEBdAEBn}{AEBdAEC`}{cc{}}7{AEBdAECb}{AEBdAECd}{AEBdAECf}{AEBdAECh}{AEBdAECj}{AEBdAECl}{AEBdAECn}{AEBdAED`}{AEBdAEDb}{AEBdAEDd}{c{{Gh{e}}}{}{}}0{cGl{}}``````````````{{AEDfM`}AEDf}{ce{}{}}0{AEDhAEDj}{AEDf{{AEDn{AEDl}}}}{AEDhAEE`}{AEDf{{AEEb{AEDl}}}}{cc{}}5{AEDf{{AEEd{AEDl}}}}{AEDhAEEf}{AEDf{{AEEh{AEDl}}}}{AEDhAEEj}{AEDf{{AEEl{AEDl}}}}{AEDhAEEn}{AEDf{{AEF`{AEDl}}}}??>```<<{AEFbAEFd}8={c{{Gh{e}}}{}{}}0{cGl{}}````````{EjAEFf}{ce{}{}}0`{EjAEFh}`{EjAEFj}`{EjAEFl}`{EjAEFn}{cc{}}5`{EjAEG`}998```````{{AEGbM`}AEGb}{AEGdAEGf}{AEGb{{AEGj{AEGh}}}}{AEGdAEGl}{AEGb{{AEGn{AEGh}}}};;6;>>=`````{{AEH`M`}AEH`}<<{AEHbAEHd}{AEH`{{AEHh{AEHf}}}}9>{c{{Gh{e}}}{}{}}0{cGl{}}`````````````{{AEHjM`}AEHj}{ce{}{}}0{AEHlAEHn}{AEHj{{AEIb{AEI`}}}}{AEHlAEId}{AEHj{{AEIf{AEI`}}}}{AEHlAEIh}{AEHj{{AEIj{AEI`}}}}{AEHlAEIl}{AEHj{{AEIn{AEI`}}}}{AEHlAEJ`}{AEHj{{AEJb{AEI`}}}}{cc{}};>>=`````{{AEJdM`}AEJd}<<{AEJfAEJh}{AEJd{{AEJl{AEJj}}}}3>{c{{Gh{e}}}{}{}}0{cGl{}}```````{{AEJnM`}AEJn}{ce{}{}}0{AEK`AEKb}{AEJn{{AEKf{AEKd}}}}{AEK`AEKh}{AEJn{{AEKj{AEKd}}}};4776`````````````{{AEKlM`}AEKl}55<5{AEKnAEL`}{AEKl{{AELd{AELb}}}}{AEKnAELf}{AEKl{{AELh{AELb}}}}{AEKnAELj}{AEKl{{AELl{AELb}}}}{AEKnAELn}{AEKl{{AEM`{AELb}}}}{AEKnAEMb}{AEKl{{AEMd{AELb}}}}{c{{Gh{e}}}{}{}}0{cGl{}}``{ce{}{}}0`{ElAEMf}{cc{}}2443``2202443```````````````````````````````````````````````````````````````````````{EnAEMh}`{EnAEMj}44`{EnAEMl}`{EnAEMn}`{EnAEN`}`{EnAENb}`{EnAENd}`{EnAENf}`{EnAENh}`{EnAENj}`{EnAENl}`{EnAENn}`{EnAEO`}`{EnAEOb}`{EnAEOd}`{EnAEOf}`{EnAEOh}`{EnAEOj}`{EnAEOl}{cc{}}`{EnAEOn}`{EnAF`}`{EnAFb}`{EnAFd}`{EnAFf}`{EnAFh}{ce{}{}}`{EnAFj}`{EnAFl}`{EnAFn}`{EnAFA`}`{EnAFAb}`{EnAFAd}`{EnAFAf}`{EnAFAh}`{EnAFAj}`{EnAFAl}`{EnAFAn}`{EnAFB`}`{EnAFBb}`{EnAFBd}`{EnAFBf}`{EnAFBh}`{EnAFBj}`{EnAFBl}`{EnAFBn}`{EnAFC`}`{EnAFCb}`{EnAFCd}`{EnAFCf}`{EnAFCh}`{EnAFCj}`{EnAFCl}`{EnAFCn}`{EnAFD`}`{EnAFDb}`{EnAFDd}`{EnAFDf}`{EnAFDh}`{EnAFDj}`{EnAFDl}{c{{Gh{e}}}{}{}}0{cGl{}}`{EnAFDn}`{EnAFE`}`{EnAFEb}`{EnAFEd}`{EnAFEf}`{EnAFEh}`{EnAFEj}`{EnAFEl}`{EnAFEn}`{EnAFF`}```````````````````````{AFFbAFFd}{AFFf{{AFFj{AFFh}}}}{{AFFfM`}AFFf}{ce{}{}}0{AFFbAFFl}{AFFf{{AFFn{AFFh}}}}{cc{}}{AFFbAFG`}{AFFf{{AFGb{AFFh}}}}{AFFbAFGd}{AFFf{{AFGf{AFFh}}}}7{AFFbAFGh}{AFFf{{AFGj{AFFh}}}}{AFFbAFGl}{AFFf{{AFGn{AFFh}}}}{AFFbAFH`}{AFFf{{AFHb{AFFh}}}}{AFFbAFHd}{AFFf{{AFHf{AFFh}}}}{AFFbAFHh}{AFFf{{AFHj{AFFh}}}}{c{{Gh{e}}}{}{}}0{AFFbAFHl}{AFFf{{AFHn{AFFh}}}}{cGl{}}`````````````````````````````{AFI`AFIb}{AFId{{AFIh{AFIf}}}}{AFI`AFIj}{AFId{{AFIl{AFIf}}}}{AFI`AFIn}{AFId{{AFJ`{AFIf}}}}{AFI`AFJb}{AFId{{AFJd{AFIf}}}}{AFI`AFJf}{AFId{{AFJh{AFIf}}}}{AFI`AFJj}{AFId{{AFJl{AFIf}}}}{{AFIdM`}AFId}{ce{}{}}0{AFI`AFJn}{AFId{{AFK`{AFIf}}}}{AFI`AFKb}{AFId{{AFKd{AFIf}}}}{AFI`AFKf}{AFId{{AFKh{AFIf}}}}{AFI`AFKj}{AFId{{AFKl{AFIf}}}}{AFI`AFKn}{AFId{{AFL`{AFIf}}}}{cc{}};{AFI`AFLb}{AFId{{AFLd{AFIf}}}}{AFI`AFLf}{AFId{{AFLh{AFIf}}}}{c{{Gh{e}}}{}{}}0{cGl{}}```````````````````````{{AFLjM`}AFLj}{ce{}{}}0{AFLlAFLn}{AFLj{{AFMb{AFM`}}}}{AFLlAFMd}{AFLj{{AFMf{AFM`}}}}{AFLlAFMh}{AFLj{{AFMj{AFM`}}}}{AFLlAFMl}{AFLj{{AFMn{AFM`}}}}{AFLlAFN`}{AFLj{{AFNb{AFM`}}}}{AFLlAFNd}{AFLj{{AFNf{AFM`}}}}{AFLlAFNh}{AFLj{{AFNj{AFM`}}}}{AFLlAFNl}{AFLj{{AFNn{AFM`}}}}{AFLlAFO`}{AFLj{{AFOb{AFM`}}}}{AFLlAFOd}{AFLj{{AFOf{AFM`}}}}{cc{}}{ce{}{}}{c{{Gh{e}}}{}{}}0{cGl{}}`````````````````````````````````````````{AFOhAFOj}{AFOl{{AG`{AFOn}}}}{{AFOlM`}AFOl}55{AFOhAGb}{AFOl{{AGd{AFOn}}}}{AFOhAGf}{AFOl{{AGh{AFOn}}}}{AFOhAGj}{AFOl{{AGl{AFOn}}}}{AFOhAGn}{AFOl{{AGA`{AFOn}}}}{AFOhAGAb}{AFOl{{AGAd{AFOn}}}}{AFOhAGAf}{AFOl{{AGAh{AFOn}}}}{AFOhAGAj}{AFOl{{AGAl{AFOn}}}}{AFOhAGAn}{AFOl{{AGB`{AFOn}}}}{AFOhAGBb}{AFOl{{AGBd{AFOn}}}}{AFOhAGBf}{AFOl{{AGBh{AFOn}}}}{AFOhAGBj}{AFOl{{AGBl{AFOn}}}}{AFOhAGBn}{AFOl{{AGC`{AFOn}}}}{AFOhAGCb}{AFOl{{AGCd{AFOn}}}}{AFOhAGCf}{AFOl{{AGCh{AFOn}}}}{AFOhAGCj}{AFOl{{AGCl{AFOn}}}}{cc{}}{ce{}{}}{c{{Gh{e}}}{}{}}0{cGl{}}{AFOhAGCn}{AFOl{{AGD`{AFOn}}}}{AFOhAGDb}{AFOl{{AGDd{AFOn}}}}{AFOhAGDf}{AFOl{{AGDh{AFOn}}}}`````{{AGDjM`}AGDj}99{AGDlAGDn}{AGDj{{AGEb{AGE`}}}}<;::9```````````````````````````{{AGEdM`}AGEd}<<={AGEfAGEh}{AGEd{{AGEl{AGEj}}}}{AGEfAGEn}{AGEd{{AGF`{AGEj}}}}{AGEfAGFb}{AGEd{{AGFd{AGEj}}}}{AGEfAGFf}{AGEd{{AGFh{AGEj}}}}{AGEfAGFj}{AGEd{{AGFl{AGEj}}}}{AGEfAGFn}{AGEd{{AGG`{AGEj}}}}{AGEfAGGb}{AGEd{{AGGd{AGEj}}}}{AGEfAGGf}{AGEd{{AGGh{AGEj}}}}{AGEfAGGj}{AGEd{{AGGl{AGEj}}}}{AGEfAGGn}{AGEd{{AGH`{AGEj}}}}{AGEfAGHb}{AGEd{{AGHd{AGEj}}}}{AGEfAGHf}{AGEd{{AGHh{AGEj}}}}{ce{}{}}{c{{Gh{e}}}{}{}}0{cGl{}}`````{{AGHjM`}AGHj}33{cc{}}4{AGHlAGHn}{AGHj{{AGIb{AGI`}}}}554`````````````````{{AGIdM`}AGId}77{AGIfAGIh}{AGId{{AGIl{AGIj}}}}{AGIfAGIn}{AGId{{AGJ`{AGIj}}}}{AGIfAGJb}{AGId{{AGJd{AGIj}}}}{AGIfAGJf}{AGId{{AGJh{AGIj}}}}{AGIfAGJj}{AGId{{AGJl{AGIj}}}}{AGIfAGJn}{AGId{{AGK`{AGIj}}}}{AGIfAGKb}{AGId{{AGKd{AGIj}}}}{cc{}}{ce{}{}}{c{{Gh{e}}}{}{}}0{cGl{}}`````````````````````````````````{{AGKfM`}AGKf}334{AGKhAGKj}{AGKf{{AGKn{AGKl}}}}{AGKhAGL`}{AGKf{{AGLb{AGKl}}}}{AGKhAGLd}{AGKf{{AGLf{AGKl}}}}{AGKhAGLh}{AGKf{{AGLj{AGKl}}}}{AGKhAGLl}{AGKf{{AGLn{AGKl}}}}{AGKhAGM`}{AGKf{{AGMb{AGKl}}}}{AGKhAGMd}{AGKf{{AGMf{AGKl}}}}{AGKhAGMh}{AGKf{{AGMj{AGKl}}}}{AGKhAGMl}{AGKf{{AGMn{AGKl}}}}{AGKhAGN`}{AGKf{{AGNb{AGKl}}}}{AGKhAGNd}{AGKf{{AGNf{AGKl}}}}{AGKhAGNh}{AGKf{{AGNj{AGKl}}}}{AGKhAGNl}{AGKf{{AGNn{AGKl}}}}{AGKhAGO`}{AGKf{{AGOb{AGKl}}}}{AGKhAGOd}{AGKf{{AGOf{AGKl}}}}{ce{}{}}{c{{Gh{e}}}{}{}}0{cGl{}}`````````````{{AGOhM`}AGOh}33{cc{}}4{AGOjAGOl}{AGOh{{AH`{AGOn}}}}{AGOjAHb}{AGOh{{AHd{AGOn}}}}{AGOjAHf}{AGOh{{AHh{AGOn}}}}{AGOjAHj}{AGOh{{AHl{AGOn}}}}{AGOjAHn}{AGOh{{AHA`{AGOn}}}}==<```````{{AHAbM`}AHAb}??{AHAdAHAf}{AHAb{{AHAj{AHAh}}}}={ce{}{}}{AHAdAHAl}{AHAb{{AHAn{AHAh}}}}{c{{Gh{e}}}{}{}}0{cGl{}}```````{{AHB`M`}AHB`}55{AHBbAHBd}{AHB`{{AHBh{AHBf}}}}{AHBbAHBj}{AHB`{{AHBl{AHBf}}}}{cc{}}:776`````{{AHBnM`}AHBn};;1;{AHC`AHCb}{AHBn{{AHCf{AHCd}}}}::9`````````````````````````{{AHChM`}AHCh}>>{AHCjAHCl}{AHCh{{AHD`{AHCn}}}}{AHCjAHDb}{AHCh{{AHDd{AHCn}}}}{AHCjAHDf}{AHCh{{AHDh{AHCn}}}}{AHCjAHDj}{AHCh{{AHDl{AHCn}}}}{AHCjAHDn}{AHCh{{AHE`{AHCn}}}}{AHCjAHEb}{AHCh{{AHEd{AHCn}}}}{AHCjAHEf}{AHCh{{AHEh{AHCn}}}}{AHCjAHEj}{AHCh{{AHEl{AHCn}}}}{AHCjAHEn}{AHCh{{AHF`{AHCn}}}}{AHCjAHFb}{AHCh{{AHFd{AHCn}}}}{AHCjAHFf}{AHCh{{AHFh{AHCn}}}}{cc{}}{ce{}{}}{c{{Gh{e}}}{}{}}0{cGl{}}`````{{AHFjM`}AHFj}33{AHFlAHFn}{AHFj{{AHGb{AHG`}}}}65443```````````````````{{AHGdM`}AHGd}66{AHGfAHGh}{AHGd{{AHGl{AHGj}}}}{AHGfAHGn}{AHGd{{AHH`{AHGj}}}}{AHGfAHHb}{AHGd{{AHHd{AHGj}}}}=<{AHGfAHHf}{AHGd{{AHHh{AHGj}}}}{AHGfAHHj}{AHGd{{AHHl{AHGj}}}}??>{AHGfAHHn}{AHGd{{AHI`{AHGj}}}}{AHGfAHIb}{AHGd{{AHId{AHGj}}}}{AHGfAHIf}{AHGd{{AHIh{AHGj}}}}`````{{AHIjM`}AHIj}{ce{}{}}0{cc{}}{AHIlAHIn}{AHIj{{AHJb{AHJ`}}}}3{c{{Gh{e}}}{}{}}0{cGl{}}```````{{AHJdM`}AHJd}6656221{AHJfAHJh}{AHJd{{AHJl{AHJj}}}}{AHJfAHJn}{AHJd{{AHK`{AHJj}}}}`````{{AHKbM`}AHKb};;{AHKdAHKf}{AHKb{{AHKj{AHKh}}}}<=998`````````````````{AHKlAHKn}{AHL`{{AHLd{AHLb}}}}{{AHL`M`}AHL`}{ce{}{}}0{AHKlAHLf}{AHL`{{AHLh{AHLb}}}}{cc{}}3{AHKlAHLj}{AHL`{{AHLl{AHLb}}}}{AHKlAHLn}{AHL`{{AHM`{AHLb}}}}{AHKlAHMb}{AHL`{{AHMd{AHLb}}}}{AHKlAHMf}{AHL`{{AHMh{AHLb}}}}{c{{Gh{e}}}{}{}}0{cGl{}}{AHKlAHMj}{AHL`{{AHMl{AHLb}}}}`````````````````{AHMnAHN`}{AHNb{{AHNf{AHNd}}}}{{AHNbM`}AHNb}{ce{}{}}0{AHMnAHNh}{AHNb{{AHNj{AHNd}}}}{cc{}}3{AHMnAHNl}{AHNb{{AHNn{AHNd}}}}{AHMnAHO`}{AHNb{{AHOb{AHNd}}}}{AHMnAHOd}{AHNb{{AHOf{AHNd}}}}{AHMnAHOh}{AHNb{{AHOj{AHNd}}}}{c{{Gh{e}}}{}{}}0{cGl{}}{AHMnAHOl}{AHNb{{AHOn{AHNd}}}}`````````````````{AI`AIb}{AId{{AIh{AIf}}}}{{AIdM`}AId}{ce{}{}}0{AI`AIj}{AId{{AIl{AIf}}}}{cc{}}3{AI`AIn}{AId{{AIA`{AIf}}}}{AI`AIAb}{AId{{AIAd{AIf}}}}{AI`AIAf}{AId{{AIAh{AIf}}}}{AI`AIAj}{AId{{AIAl{AIf}}}}{c{{Gh{e}}}{}{}}0{cGl{}}{AI`AIAn}{AId{{AIB`{AIf}}}}`````````````````{AIBbAIBd}{AIBf{{AIBj{AIBh}}}}{{AIBfM`}AIBf}{ce{}{}}0{AIBbAIBl}{AIBf{{AIBn{AIBh}}}}{cc{}}3{AIBbAIC`}{AIBf{{AICb{AIBh}}}}{AIBbAICd}{AIBf{{AICf{AIBh}}}}{AIBbAICh}{AIBf{{AICj{AIBh}}}}{AIBbAICl}{AIBf{{AICn{AIBh}}}}{c{{Gh{e}}}{}{}}0{cGl{}}{AIBbAID`}{AIBf{{AIDb{AIBh}}}}`````````````````{AIDdAIDf}{AIDh{{AIDl{AIDj}}}}{{AIDhM`}AIDh}{ce{}{}}0{AIDdAIDn}{AIDh{{AIE`{AIDj}}}}{cc{}}3{AIDdAIEb}{AIDh{{AIEd{AIDj}}}}{AIDdAIEf}{AIDh{{AIEh{AIDj}}}}{AIDdAIEj}{AIDh{{AIEl{AIDj}}}}{AIDdAIEn}{AIDh{{AIF`{AIDj}}}}{c{{Gh{e}}}{}{}}0{cGl{}}{AIDdAIFb}{AIDh{{AIFd{AIDj}}}}`````````````````{AIFfAIFh}{AIFj{{AIFn{AIFl}}}}{{AIFjM`}AIFj}{ce{}{}}0{AIFfAIG`}{AIFj{{AIGb{AIFl}}}}{cc{}}3{AIFfAIGd}{AIFj{{AIGf{AIFl}}}}{AIFfAIGh}{AIFj{{AIGj{AIFl}}}}{AIFfAIGl}{AIFj{{AIGn{AIFl}}}}{AIFfAIH`}{AIFj{{AIHb{AIFl}}}}{c{{Gh{e}}}{}{}}0{cGl{}}{AIFfAIHd}{AIFj{{AIHf{AIFl}}}}`````````````````````````````````````````````{{AIHhM`}AIHh}{ce{}{}}0{AIHjAIHl}{AIHh{{AII`{AIHn}}}}{AIHjAIIb}{AIHh{{AIId{AIHn}}}}{AIHjAIIf}{AIHh{{AIIh{AIHn}}}}{AIHjAIIj}{AIHh{{AIIl{AIHn}}}}{cc{}}{AIHjAIIn}{AIHh{{AIJ`{AIHn}}}}{AIHjAIJb}{AIHh{{AIJd{AIHn}}}}={AIHjAIJf}{AIHh{{AIJh{AIHn}}}}{AIHjAIJj}{AIHh{{AIJl{AIHn}}}}{AIHjAIJn}{AIHh{{AIK`{AIHn}}}}{AIHjAIKb}{AIHh{{AIKd{AIHn}}}}{AIHjAIKf}{AIHh{{AIKh{AIHn}}}}{AIHjAIKj}{AIHh{{AIKl{AIHn}}}}{AIHjAIKn}{AIHh{{AIL`{AIHn}}}}{AIHjAILb}{AIHh{{AILd{AIHn}}}}{AIHjAILf}{AIHh{{AILh{AIHn}}}}{AIHjAILj}{AIHh{{AILl{AIHn}}}}{AIHjAILn}{AIHh{{AIM`{AIHn}}}}{AIHjAIMb}{AIHh{{AIMd{AIHn}}}}{AIHjAIMf}{AIHh{{AIMh{AIHn}}}}{AIHjAIMj}{AIHh{{AIMl{AIHn}}}}{c{{Gh{e}}}{}{}}0{cGl{}}{AIHjAIMn}{AIHh{{AIN`{AIHn}}}}`````{{AINbM`}AINb}{ce{}{}}0{AINdAINf}{AINb{{AINj{AINh}}}}{cc{}}3887`````````````````````````````````````{AINlAINn}{AIO`{{AIOd{AIOb}}}}{AINlAIOf}{AIO`{{AIOh{AIOb}}}}{AINlAIOj}{AIO`{{AIOl{AIOb}}}}{AINlAIOn}{AIO`{{AJ`{AIOb}}}}{AINlAJb}{AIO`{{AJd{AIOb}}}}{AINlAJf}{AIO`{{AJh{AIOb}}}}{AINlAJj}{AIO`{{AJl{AIOb}}}}{AINlAJn}{AIO`{{AJA`{AIOb}}}}{{AIO`M`}AIO`}{ce{}{}}0{AINlAJAb}{AIO`{{AJAd{AIOb}}}}{AINlAJAf}{AIO`{{AJAh{AIOb}}}}{cc{}}5{AINlAJAj}{AIO`{{AJAl{AIOb}}}}{AINlAJAn}{AIO`{{AJB`{AIOb}}}}{AINlAJBb}{AIO`{{AJBd{AIOb}}}}{c{{Gh{e}}}{}{}}0{cGl{}}{AINlAJBf}{AIO`{{AJBh{AIOb}}}}{AINlAJBj}{AIO`{{AJBl{AIOb}}}}{AINlAJBn}{AIO`{{AJC`{AIOb}}}}{AINlAJCb}{AIO`{{AJCd{AIOb}}}}```````````````{{AJCfM`}AJCf}{ce{}{}}0{cc{}}{AJChAJCj}{AJCf{{AJCn{AJCl}}}}{AJChAJD`}{AJCf{{AJDb{AJCl}}}}{AJChAJDd}{AJCf{{AJDf{AJCl}}}}{AJChAJDh}{AJCf{{AJDj{AJCl}}}}{AJChAJDl}{AJCf{{AJDn{AJCl}}}}{AJChAJE`}{AJCf{{AJEb{AJCl}}}}={c{{Gh{e}}}{}{}}0{cGl{}}`````{{AJEdM`}AJEd}{ce{}{}}0{cc{}}1{AJEfAJEh}{AJEd{{AJEl{AJEj}}}}665```````````{{AJEnM`}AJEn}44{AJF`AJFb}{AJEn{{AJFf{AJFd}}}}56{AJF`AJFh}{AJEn{{AJFj{AJFd}}}}{AJF`AJFl}{AJEn{{AJFn{AJFd}}}}{AJF`AJG`}{AJEn{{AJGb{AJFd}}}}??>```````````{{AJGdM`}AJGd}=={AJGfAJGh}{AJGd{{AJGl{AJGj}}}}>?{AJGfAJGn}{AJGd{{AJH`{AJGj}}}}{AJGfAJHb}{AJGd{{AJHd{AJGj}}}}{AJGfAJHf}{AJGd{{AJHh{AJGj}}}}{c{{Gh{e}}}{}{}}0{cGl{}}`````````{AJHjAJHl}{AJHn{{AJIb{AJI`}}}}{AJHjAJId}{AJHn{{AJIf{AJI`}}}}{{AJHnM`}AJHn}{ce{}{}}0{cc{}}1{AJHjAJIh}{AJHn{{AJIj{AJI`}}}}::9`````{{AJIlM`}AJIl}4434{AJInAJJ`}{AJIl{{AJJd{AJJb}}}}==<`````````{{AJJfM`}AJJf}77{AJJhAJJj}{AJJf{{AJJn{AJJl}}}}89{AJJhAJK`}{AJJf{{AJKb{AJJl}}}}{AJJhAJKd}{AJJf{{AJKf{AJJl}}}}{c{{Gh{e}}}{}{}}0{cGl{}}`````{{AJKhM`}AJKh}{ce{}{}}0{cc{}}1{AJKjAJKl}{AJKh{{AJL`{AJKn}}}}665```````{{AJLbM`}AJLb}4434{AJLdAJLf}{AJLb{{AJLj{AJLh}}}}{AJLdAJLl}{AJLb{{AJLn{AJLh}}}};;:`````{{AJM`M`}AJM`}9989<<;{AJMbAJMd}{AJM`{{AJMh{AJMf}}}}`````````````````{AJMjAJMl}{AJMn{{AJNb{AJN`}}}}{{AJMnM`}AJMn}>>=>{AJMjAJNd}{AJMn{{AJNf{AJN`}}}}{AJMjAJNh}{AJMn{{AJNj{AJN`}}}}{AJMjAJNl}{AJMn{{AJNn{AJN`}}}}{AJMjAJO`}{AJMn{{AJOb{AJN`}}}}{AJMjAJOd}{AJMn{{AJOf{AJN`}}}}{AJMjAJOh}{AJMn{{AJOj{AJN`}}}}{c{{Gh{e}}}{}{}}0{cGl{}}`````{{AJOlM`}AJOl}{ce{}{}}0{cc{}}1{AJOnAK`}{AJOl{{AKd{AKb}}}}665`````{{AKfM`}AKf}4434{AKhAKj}{AKf{{AKn{AKl}}}}998`````{{AKA`M`}AKA`}7767{AKAbAKAd}{AKA`{{AKAh{AKAf}}}}<<;`````{{AKAjM`}AKAj}::9:{AKAlAKAn}{AKAj{{AKBb{AKB`}}}}??>`````{{AKBdM`}AKBd}==<={AKBfAKBh}{AKBd{{AKBl{AKBj}}}}{c{{Gh{e}}}{}{}}0{cGl{}}`````{{AKBnM`}AKBn}{ce{}{}}0{cc{}}1{AKC`AKCb}{AKBn{{AKCf{AKCd}}}}665`````{{AKChM`}AKCh}4434{AKCjAKCl}{AKCh{{AKD`{AKCn}}}}998`````{{AKDbM`}AKDb}7767{AKDdAKDf}{AKDb{{AKDj{AKDh}}}}<<;`````{{AKDlM`}AKDl}::9:{AKDnAKE`}{AKDl{{AKEd{AKEb}}}}??>```````````````````{{AKEfM`}AKEf}==<={AKEhAKEj}{AKEf{{AKEn{AKEl}}}}{AKEhAKF`}{AKEf{{AKFb{AKEl}}}}{AKEhAKFd}{AKEf{{AKFf{AKEl}}}}{AKEhAKFh}{AKEf{{AKFj{AKEl}}}}{AKEhAKFl}{AKEf{{AKFn{AKEl}}}}{AKEhAKG`}{AKEf{{AKGb{AKEl}}}}{AKEhAKGd}{AKEf{{AKGf{AKEl}}}}{AKEhAKGh}{AKEf{{AKGj{AKEl}}}}{c{{Gh{e}}}{}{}}0{cGl{}}`````{{AKGlM`}AKGl}{ce{}{}}0{cc{}}1{AKGnAKH`}{AKGl{{AKHd{AKHb}}}}665`````{{AKHfM`}AKHf}4434{AKHhAKHj}{AKHf{{AKHn{AKHl}}}}998`````{{AKI`M`}AKI`}7767{AKIbAKId}{AKI`{{AKIh{AKIf}}}}<<;`````{{AKIjM`}AKIj}::9:{AKIlAKIn}{AKIj{{AKJb{AKJ`}}}}??>`````{{AKJdM`}AKJd}==<={AKJfAKJh}{AKJd{{AKJl{AKJj}}}}{c{{Gh{e}}}{}{}}0{cGl{}}```````````{{AKJnM`}AKJn}{ce{}{}}0{cc{}}1{AKK`AKKb}{AKJn{{AKKf{AKKd}}}}{AKK`AKKh}{AKJn{{AKKj{AKKd}}}}{AKK`AKKl}{AKJn{{AKKn{AKKd}}}}{AKK`AKL`}{AKJn{{AKLb{AKKd}}}}<<;`````````````{{AKLdM`}AKLd}::{AKLfAKLh}{AKLd{{AKLl{AKLj}}}}{AKLfAKLn}{AKLd{{AKM`{AKLj}}}}{AKLfAKMb}{AKLd{{AKMd{AKLj}}}}?{ce{}{}}{AKLfAKMf}{AKLd{{AKMh{AKLj}}}}{c{{Gh{e}}}{}{}}0{cGl{}}{AKLfAKMj}{AKLd{{AKMl{AKLj}}}}`````{{AKMnM`}AKMn}77{cc{}}8{AKN`AKNb}{AKMn{{AKNf{AKNd}}}}776```````{{AKNhM`}AKNh};;{AKNjAKNl}{AKNh{{AKO`{AKNn}}}}{AKNjAKOb}{AKNh{{AKOd{AKNn}}}}7?<<;`````{{AKOfM`}AKOf}{ce{}{}}090{AKOhAKOj}{AKOf{{AKOn{AKOl}}}}{c{{Gh{e}}}{}{}}0{cGl{}}`````{{AL`M`}AL`}55>5221{ALbALd}{AL`{{ALh{ALf}}}}`````{{ALjM`}ALj}88{cc{}}9{ALlALn}{ALj{{ALAb{ALA`}}}}887`````{{ALAdM`}ALAd}<<3<998{ALAfALAh}{ALAd{{ALAl{ALAj}}}}```````````````````````````{{ALAnM`}ALAn}??6?<<;{ALB`ALBb}{ALAn{{ALBf{ALBd}}}}{ALB`ALBh}{ALAn{{ALBj{ALBd}}}}{ALB`ALBl}{ALAn{{ALBn{ALBd}}}}{ALB`ALC`}{ALAn{{ALCb{ALBd}}}}{ALB`ALCd}{ALAn{{ALCf{ALBd}}}}{ALB`ALCh}{ALAn{{ALCj{ALBd}}}}{ALB`ALCl}{ALAn{{ALCn{ALBd}}}}{ALB`ALD`}{ALAn{{ALDb{ALBd}}}}{ALB`ALDd}{ALAn{{ALDf{ALBd}}}}{ALB`ALDh}{ALAn{{ALDj{ALBd}}}}{ALB`ALDl}{ALAn{{ALDn{ALBd}}}}{ALB`ALE`}{ALAn{{ALEb{ALBd}}}}`````{{ALEdM`}ALEd}{ce{}{}}0{cc{}}1{c{{Gh{e}}}{}{}}0{cGl{}}{ALEfALEh}{ALEd{{ALEl{ALEj}}}}`````{{ALEnM`}ALEn}6656443{ALF`ALFb}{ALEn{{ALFf{ALFd}}}}`````{{ALFhM`}ALFh}9989776{ALFjALFl}{ALFh{{ALG`{ALFn}}}}`````{{ALGbM`}ALGb}<<;<::9{ALGdALGf}{ALGb{{ALGj{ALGh}}}}`````{{ALGlM`}ALGl}??>?==<{ALGnALH`}{ALGl{{ALHd{ALHb}}}}`````{{ALHfM`}ALHf}{ce{}{}}0{cc{}}1{c{{Gh{e}}}{}{}}0{cGl{}}{ALHhALHj}{ALHf{{ALHn{ALHl}}}}````````````````````{F`ALI`}`{F`ALIb}77`{F`ALId}`{F`ALIf}`{F`ALIh}`{F`ALIj}`{F`ALIl};`{F`ALIn}`{F`ALJ`}`{F`ALJb}?`{F`ALJd}`{F`ALJf}`{F`ALJh}`{F`ALJj}`{F`ALJl}`{F`ALJn}`{F`ALK`}{c{{Gh{e}}}{}{}}0{cGl{}}`{F`ALKb}`````{ALKdALKf}{ALKh{{ALKl{ALKj}}}}{{ALKhM`}ALKh}{ce{}{}}0{cc{}}1776`````{ALKnALL`}{ALLb{{ALLf{ALLd}}}}{{ALLbM`}ALLb}4434::9`````{{ALLhM`}ALLh}55{ALLjALLl}{ALLh{{ALM`{ALLn}}}}67==<```````{{ALMbM`}ALMb}8878{ALMdALMf}{ALMb{{ALMj{ALMh}}}}{ALMdALMl}{ALMb{{ALMn{ALMh}}}}{c{{Gh{e}}}{}{}}0{cGl{}}`````{{ALN`M`}ALN`}??{ALNbALNd}{ALN`{{ALNh{ALNf}}}}{cc{}}{ce{}{}}665```````````{{ALNjM`}ALNj}1121{ALNlALNn}{ALNj{{ALOb{ALO`}}}}{ALNlALOd}{ALNj{{ALOf{ALO`}}}}{ALNlALOh}{ALNj{{ALOj{ALO`}}}}{ALNlALOl}{ALNj{{ALOn{ALO`}}}}??>`````{{AM`M`}AM`}::{AMbAMd}{AM`{{AMh{AMf}}}}=<{c{{Gh{e}}}{}{}}0{cGl{}}`````{{AMjM`}AMj}??{cc{}}{AMlAMn}{AMj{{AMAb{AMA`}}}}{ce{}{}}665```````{{AMAdM`}AMAd}114{AMAfAMAh}{AMAd{{AMAl{AMAj}}}}{AMAfAMAn}{AMAd{{AMB`{AMAj}}}}5;;:```````{{AMBbM`}AMBb}669{AMBdAMBf}{AMBb{{AMBj{AMBh}}}}{AMBdAMBl}{AMBb{{AMBn{AMBh}}}}:{c{{Gh{e}}}{}{}}0{cGl{}}`````{{AMC`M`}AMC`}=={cc{}}>{AMCbAMCd}{AMC`{{AMCh{AMCf}}}}554```````{{AMCjM`}AMCj}{ce{}{}}040{AMClAMCn}{AMCj{{AMDb{AMD`}}}}{AMClAMDd}{AMCj{{AMDf{AMD`}}}};;:````4484{AMDhAMDj}{AMDhAMDl}==<```66:6{AMDnAME`}>>=`````{{AMEbM`}AMEb}88<8{AMEdAMEf}{AMEb{{AMEj{AMEh}}}}{c{{Gh{e}}}{}{}}0{cGl{}}`````{{AMElM`}AMEl}=={cc{}}>{AMEnAMF`}{AMEl{{AMFd{AMFb}}}}554`````{{AMFfM`}AMFf}{ce{}{}}040{AMFhAMFj}{AMFf{{AMFn{AMFl}}}}998`````{{AMG`M`}AMG`}3373::9{AMGbAMGd}{AMG`{{AMGh{AMGf}}}}```````````````55`{FbAMGj}`{FbAMGl}`{FbAMGn}`{FbAMH`}`{FbAMHb}`{FbAMHd}`{FbAMHf}{cc{}}`{{FbEGn}AMHh}{Fb{{`{{EHd{}{{EHb{AMHh}}}}}}}}?`{FbAMHj}`{{FbEGn}AMHl}{Fb{{`{{EHd{}{{EHb{AMHl}}}}}}}}`{FbAMHn}`{FbAMI`}`{FbAMIb}`{FbAMId}{c{{Gh{e}}}{}{}}0{cGl{}}```{ce{}{}}0<0{AMIfAMIh}332```{{AMIjM`}AMIj}22{AMIj{{AMIn{AMIl}}}}?3554```{{AMJ`M`}AMJ`}44{AMJ`{{AMJd{AMJb}}}}{cc{}}6887`````{{AMJfM`}AMJf}77{AMJhAMJj}{AMJf{{AMJn{AMJl}}}}39;;:`````{{AMK`M`}AMK`}::{AMKbAMKd}{AMK`{{AMKh{AMKf}}}}6<>>=```{{AMKjM`}AMKj}=={AMKj{{AMKn{AMKl}}}}8>{c{{Gh{e}}}{}{}}0{cGl{}}```{{AML`M`}AML`}{ce{}{}}0{AML`{{AMLd{AMLb}}}}=1443```{{AMLfM`}AMLf}22>2554`````{{AMLhM`}AMLh}33?{AMLjAMLl}{AMLh{{AMM`{AMLn}}}}5887```{{AMMbM`}AMMb}66{cc{}}7::9`````{{AMMdM`}AMMd}8818{AMMfAMMh}{AMMd{{AMMl{AMMj}}}}==<```{{AMMnM`}AMMn};;4;{AMMn{{AMNb{AMN`}}}}??>`````{{AMNdM`}AMNd}==6={AMNfAMNh}{AMNd{{AMNl{AMNj}}}}{c{{Gh{e}}}{}{}}0{cGl{}}`````{{AMNnM`}AMNn}{ce{}{}}0<0{AMO`AMOb}{AMNn{{AMOf{AMOd}}}}554```````````````````22`{FdAMOh}`{FdAMOj}`{FdAMOl}`{FdAMOn}`{FdAN`}`{FdANb}`{FdANd}`{FdANf}`{FdANh}`{FdANj}`{FdANl}{cc{}}`{FdANn}?`{FdANA`}`{FdANAb}`{FdANAd}{c{{Gh{e}}}{}{}}0{cGl{}}`{FdANAf}`{FdANAh}`{FdANAj}`````````````````````{{ANAlM`}ANAl}{ce{}{}}0{ANAnANB`}{ANAl{{ANBd{ANBb}}}}{ANAnANBf}{ANAl{{ANBh{ANBb}}}}{ANAnANBj}{ANAl{{ANBl{ANBb}}}}{ANAnANBn}{ANAl{{ANC`{ANBb}}}}{ANAnANCb}{ANAl{{ANCd{ANBb}}}}{ANAnANCf}{ANAl{{ANCh{ANBb}}}}{ANAnANCj}{ANAl{{ANCl{ANBb}}}}{ANAnANCn}{ANAl{{AND`{ANBb}}}}{ANAnANDb}{ANAl{{ANDd{ANBb}}}}{cc{}}{ce{}{}}{c{{Gh{e}}}{}{}}0{cGl{}}```````````{{ANDfM`}ANDf}33{ANDhANDj}{ANDf{{ANDn{ANDl}}}}{ANDhANE`}{ANDf{{ANEb{ANDl}}}}{ANDhANEd}{ANDf{{ANEf{ANDl}}}}{ANDhANEh}{ANDf{{ANEj{ANDl}}}}<;::9`````{{ANElM`}ANEl}<<{ANEnANF`}{ANEl{{ANFd{ANFb}}}}?>==<`````{{ANFfM`}ANFf}??{cc{}}{ce{}{}}{ANFhANFj}{ANFf{{ANFn{ANFl}}}}{c{{Gh{e}}}{}{}}0{cGl{}}`````````````````````````{{ANG`M`}ANG`}55{ANGbANGd}{ANG`{{ANGh{ANGf}}}}{ANGbANGj}{ANG`{{ANGl{ANGf}}}}{ANGbANGn}{ANG`{{ANH`{ANGf}}}}{ANGbANHb}{ANG`{{ANHd{ANGf}}}}{ANGbANHf}{ANG`{{ANHh{ANGf}}}}{ANGbANHj}{ANG`{{ANHl{ANGf}}}}{ANGbANHn}{ANG`{{ANI`{ANGf}}}}{ANGbANIb}{ANG`{{ANId{ANGf}}}}{ANGbANIf}{ANG`{{ANIh{ANGf}}}}{cc{}}{ce{}{}}{ANGbANIj}{ANG`{{ANIl{ANGf}}}}{c{{Gh{e}}}{}{}}0{cGl{}}{ANGbANIn}{ANG`{{ANJ`{ANGf}}}}``````{{ANJbM`}ANJb}77{ANJdANJf}{ANJb{{ANJj{ANJh}}}}:9{ANJb{{ANJl{ANJh}}}}776``````````{{ANJnM`}ANJn};;{ANK`ANKb}{ANJn{{ANKf{ANKd}}}}{ANK`ANKh}{ANJn{{ANKj{ANKd}}}}{ANK`ANKl}{ANJn{{ANKn{ANKd}}}}{cc{}}{ce{}{}}{ANJn{{ANL`{ANKd}}}}{c{{Gh{e}}}{}{}}0{cGl{}}`````{{ANLbM`}ANLb}44{ANLdANLf}{ANLb{{ANLj{ANLh}}}}76443``````66{ANLlANLn}{ANLlANM`}{ANLlANMb}{ANLlANMd};:887``````::{ANMfANMh}{ANMfANMj}{ANMfANMl}{ANMfANMn}?><<;``````>>{ANN`ANNb}{ANN`ANNd}{ANN`ANNf}{ANN`ANNh}{cc{}}{ce{}{}}{c{{Gh{e}}}{}{}}0{cGl{}}```````{{ANNjM`}ANNj}33{ANNlANNn}{ANNj{{ANOb{ANO`}}}}{ANNlANOd}{ANNlANOf}87665```````````````{{ANOhM`}ANOh}88{ANOjANOl}{ANOh{{AO`{ANOn}}}}{ANOjAOb}{ANOh{{AOd{ANOn}}}}{ANOjAOf}{ANOh{{AOh{ANOn}}}}{ANOjAOj}{ANOh{{AOl{ANOn}}}}{cc{}}{ce{}{}}{ANOjAOn}{ANOh{{AOA`{ANOn}}}}{ANOjAOAb}{ANOh{{AOAd{ANOn}}}}{c{{Gh{e}}}{}{}}0{cGl{}}`````{{AOAfM`}AOAf}7787221{AOAhAOAj}{AOAf{{AOAn{AOAl}}}}`````99{AOB`AOBb};:{AOB`AOBd}{AOB`AOBf}776`````````````{{AOBhM`}AOBh}=={AOBjAOBl}{AOBh{{AOC`{AOBn}}}}{AOBjAOCb}{AOBh{{AOCd{AOBn}}}}{AOBjAOCf}{AOBh{{AOCh{AOBn}}}}{cc{}}{ce{}{}}{c{{Gh{e}}}{}{}}0{cGl{}}{AOBjAOCj}{AOBh{{AOCl{AOBn}}}}{AOBjAOCn}{AOBh{{AOD`{AOBn}}}}```````{{AODbM`}AODb}7787665{AODdAODf}{AODb{{AODj{AODh}}}}{AODdAODl}{AODb{{AODn{AODh}}}}```````{{AOE`M`}AOE`}<<=<;;:{AOEbAOEd}{AOE`{{AOEh{AOEf}}}}{AOEbAOEj}{AOE`{{AOEl{AOEf}}}}````````````````````````````````````````````{FfAOEn}{ce{}{}}0`{FfAOF`}`{FfAOFb}`{FfAOFd}`{FfAOFf}`{FfAOFh}`{FfAOFj}`{FfAOFl}`{FfAOFn}`{FfAOG`}`{FfAOGb}`{FfAOGd}{cc{}}`{FfAOGf}`{FfAOGh}`{FfAOGj}`{FfAOGl}{ce{}{}}`{FfAOGn}`{FfAOH`}`{FfAOHb}`{FfAOHd}`{FfAOHf}`{FfAOHh}{c{{Gh{e}}}{}{}}0`{FfAOHj}{cGl{}}`{FfAOHl}`{FfAOHn}`{FfAOI`}`{FfAOIb}`{FfAOId}`{FfAOIf}`{FfAOIh}`{FfAOIj}`{FfAOIl}`{FfAOIn}`{FfAOJ`}`{FfAOJb}`{FfAOJd}`{FfAOJf}`{FfAOJh}`{FfAOJj}`{FfAOJl}`{FfAOJn}`{FfAOK`}`````{{AOKbM`}AOKb}{ce{}{}}0{cc{}}1{c{{Gh{e}}}{}{}}0{cGl{}}{AOKdAOKf}{AOKb{{AOKj{AOKh}}}}`````````````````{{AOKlM`}AOKl}66{AOKnAOL`}{AOKl{{AOLd{AOLb}}}}{AOKnAOLf}{AOKl{{AOLh{AOLb}}}}{AOKnAOLj}{AOKl{{AOLl{AOLb}}}}{AOKnAOLn}{AOKl{{AOM`{AOLb}}}}{AOKnAOMb}{AOKl{{AOMd{AOLb}}}}{AOKnAOMf}{AOKl{{AOMh{AOLb}}}}{AOKnAOMj}{AOKl{{AOMl{AOLb}}}}{cc{}}{ce{}{}}{c{{Gh{e}}}{}{}}0{cGl{}}```````````{{AOMnM`}AOMn}33{AON`AONb}{AOMn{{AONf{AONd}}}}{AON`AONh}{AOMn{{AONj{AONd}}}}{AON`AONl}{AOMn{{AONn{AONd}}}}{AON`AOO`}{AOMn{{AOOb{AONd}}}}<;::9`````{{AOOdM`}AOOd}<<{AOOfAOOh}{AOOd{{AOOl{AOOj}}}}?>==<```````````````````````````````````{{AOOnM`}AOOn}??{B`Bb}{AOOn{{Bf{Bd}}}}{B`Bh}{AOOn{{Bj{Bd}}}}{B`Bl}{AOOn{{Bn{Bd}}}}{B`BA`}{AOOn{{BAb{Bd}}}}{B`BAd}{AOOn{{BAf{Bd}}}}{B`BAh}{AOOn{{BAj{Bd}}}}{B`BAl}{AOOn{{BAn{Bd}}}}{B`BB`}{AOOn{{BBb{Bd}}}}{B`BBd}{AOOn{{BBf{Bd}}}}{B`BBh}{AOOn{{BBj{Bd}}}}{B`BBl}{AOOn{{BBn{Bd}}}}{B`BC`}{AOOn{{BCb{Bd}}}}{B`BCd}{AOOn{{BCf{Bd}}}}{B`BCh}{AOOn{{BCj{Bd}}}}{cc{}}{ce{}{}}{B`BCl}{B`BCn}{c{{Gh{e}}}{}{}}0{cGl{}}{B`BD`}{AOOn{{BDb{Bd}}}}`````````````````````````````````{{BDdM`}BDd}77{BDfBDh}{BDd{{BDl{BDj}}}}{BDfBDn}{BDd{{BE`{BDj}}}}{BDfBEb}{BDd{{BEd{BDj}}}}{BDfBEf}{BDd{{BEh{BDj}}}}{BDfBEj}{BDd{{BEl{BDj}}}}{BDfBEn}{BDd{{BF`{BDj}}}}{BDfBFb}{BDd{{BFd{BDj}}}}{BDfBFf}{BDd{{BFh{BDj}}}}{BDfBFj}{BDd{{BFl{BDj}}}}{BDfBFn}{BDd{{BG`{BDj}}}}{cc{}}{ce{}{}}{BDfBGb}{BDd{{BGd{BDj}}}}{BDfBGf}{BDd{{BGh{BDj}}}}{c{{Gh{e}}}{}{}}0{BDfBGj}{BDd{{BGl{BDj}}}}{cGl{}}{BDfBGn}{BDd{{BH`{BDj}}}}{BDfBHb}{BDd{{BHd{BDj}}}}```````{{BHfM`}BHf}=={BHhBHj}{BHf{{BHn{BHl}}}}{BHhBI`}{BHf{{BIb{BHl}}}}{cc{}}{ce{}{}}>>;```{{BIdM`}BId}1121{BId{{BIh{BIf}}}}{c{{Gh{e}}}{}{}}0>`````{{BIjM`}BIj}44{BIlBIn}{BIj{{BJb{BJ`}}}}7633{cGl{}}`````````{{BJdM`}BJd}88{BJfBJh}{BJd{{BJl{BJj}}}}{BJfBJn}{BJd{{BK`{BJj}}}}=<995{BJfBKb}{BJd{{BKd{BJj}}}}`````````````````````````{{BKfM`}BKf}??{BKhBKj}{BKf{{BKn{BKl}}}}{BKhBL`}{BKf{{BLb{BKl}}}}{BKhBLd}{BKf{{BLf{BKl}}}}{BKhBLh}{BKf{{BLj{BKl}}}}{BKhBLl}{BKf{{BLn{BKl}}}}{cc{}}{ce{}{}}{BKhBM`}{BKf{{BMb{BKl}}}}{BKhBMd}{BKf{{BMf{BKl}}}}{BKhBMh}{BKf{{BMj{BKl}}}}{BKhBMl}{BKf{{BMn{BKl}}}}{BKhBN`}{BKf{{BNb{BKl}}}}{BKhBNd}{BKf{{BNf{BKl}}}}{c{{Gh{e}}}{}{}}0{cGl{}}`````````{{BNhM`}BNh}??{cc{}}{ce{}{}}443{BNjBNl}{BNh{{BO`{BNn}}}}{BNjBOb}{BNh{{BOd{BNn}}}}{BNjBOf}{BNh{{BOh{BNn}}}}````````{{BOjM`}BOj}77{BOj{{BOn{BOl}}}}98{BOj{{BA`{BOl}}}}{BOj{{BAb{BOl}}}}{BOj{{BAd{BOl}}}}{BOj{{BAf{BOl}}}}{c{{Gh{e}}}{}{}}0{cGl{}}{BOj{{BAh{BOl}}}}```````````````{{BAjM`}BAj}{ce{}{}}0{BAlBAn}{BAj{{BAAb{BAA`}}}}{cc{}}3{BAlBAAd}{BAj{{BAAf{BAA`}}}}{BAlBAAh}{BAj{{BAAj{BAA`}}}}{BAlBAAl}{BAj{{BAAn{BAA`}}}}{BAlBAB`}{BAj{{BABb{BAA`}}}}??>{BAlBABd}{BAj{{BABf{BAA`}}}}```````````````{{BABhM`}BABh}>>{BABjBABl}{BABh{{BAC`{BABn}}}}={ce{}{}}{BABjBACb}{BABh{{BACd{BABn}}}}{BABjBACf}{BABh{{BACh{BABn}}}}{BABjBACj}{BABh{{BACl{BABn}}}}{BABjBACn}{BABh{{BAD`{BABn}}}}{c{{Gh{e}}}{}{}}0{cGl{}}{BABjBADb}{BABh{{BADd{BABn}}}}````````<<{BADfBADh}{cc{}}>{BADfBADj}{BADfBADl}{BADfBADn}{BADfBAE`}998{BADfBAEb}```````````{{BAEdM`}BAEd}{ce{}{}}0{BAEfBAEh}{BAEd{{BAEl{BAEj}}}}{BAEfBAEn}{BAEd{{BAF`{BAEj}}}}{BAEfBAFb}{BAEd{{BAFd{BAEj}}}}{BAEfBAFf}{BAEd{{BAFh{BAEj}}}}?8{c{{Gh{e}}}{}{}}0{cGl{}}`````{{BAFjM`}BAFj};;{cc{}}<332{BAFlBAFn}{BAFj{{BAGb{BAG`}}}}`````{{BAGdM`}BAGd}??3?665{BAGfBAGh}{BAGd{{BAGl{BAGj}}}}```````{{BAGnM`}BAGn}{ce{}{}}070{BAH`BAHb}{BAGn{{BAHf{BAHd}}}}<<;{BAH`BAHh}{BAGn{{BAHj{BAHd}}}}```````````````````{{BAHlM`}BAHl}55{BAHnBAI`}{BAHl{{BAId{BAIb}}}}{BAHnBAIf}{BAHl{{BAIh{BAIb}}}}{BAHnBAIj}{BAHl{{BAIl{BAIb}}}}{BAHnBAIn}{BAHl{{BAJ`{BAIb}}}}{BAHnBAJb}{BAHl{{BAJd{BAIb}}}}{BAHnBAJf}{BAHl{{BAJh{BAIb}}}}{cc{}}{ce{}{}}{BAHnBAJj}{BAHl{{BAJl{BAIb}}}}{c{{Gh{e}}}{}{}}0{cGl{}}{BAHnBAJn}{BAHl{{BAK`{BAIb}}}}````66{BAKbBAKd}87{BAKbBAKf}554```88{BAKhBAKj}:9665`````````````````````````````{{BAKlM`}BAKl}::{BAKnBAL`}{BAKl{{BALd{BALb}}}}={BAKnBALf}{BAKl{{BALh{BALb}}}}{BAKnBALj}{BAKl{{BALl{BALb}}}}{BAKnBALn}{BAKl{{BAM`{BALb}}}}{BAKnBAMb}{BAKl{{BAMd{BALb}}}}{ce{}{}}{c{{Gh{e}}}{}{}}0{cGl{}}{BAKnBAMf}{BAKl{{BAMh{BALb}}}}{BAKnBAMj}{BAKl{{BAMl{BALb}}}}{BAKnBAMn}{BAKl{{BAN`{BALb}}}}{BAKnBANb}{BAKl{{BANd{BALb}}}}{BAKnBANf}{BAKl{{BANh{BALb}}}}{BAKnBANj}{BAKl{{BANl{BALb}}}}{BAKnBANn}{BAKl{{BAO`{BALb}}}}{BAKnBAOb}{BAKl{{BAOd{BALb}}}}```````{{BAOfM`}BAOf}{ce{}{}}0{cc{}}1{c{{Gh{e}}}{}{}}0{cGl{}}{BAOhBAOj}{BAOf{{BAOn{BAOl}}}}{BAOhBB`}{BAOf{{BBb{BAOl}}}}```````{{BBdM`}BBd}8878665{BBfBBh}{BBd{{BBl{BBj}}}}{BBfBBn}{BBd{{BBA`{BBj}}}}`````{{BBAbM`}BBAb}=={BBAdBBAf}{BBAb{{BBAj{BBAh}}}}>?==<`````{{BBAlM`}BBAl}{ce{}{}}0{BBAnBBB`}{BBAl{{BBBd{BBBb}}}}{cc{}}3{c{{Gh{e}}}{}{}}0{cGl{}}`````{{BBBfM`}BBBf}66{BBBhBBBj}{BBBf{{BBBn{BBBl}}}}58443`````{{BBC`M`}BBC`}99{BBCbBBCd}{BBC`{{BBCh{BBCf}}}}8;776`````{{BBCjM`}BBCj}<<{BBClBBCn}{BBCj{{BBDb{BBD`}}}};>::9`````{{BBDdM`}BBDd}??{BBDfBBDh}{BBDd{{BBDl{BBDj}}}}>{ce{}{}}>>=`````{{BBDnM`}BBDn}11{BBE`BBEb}{BBDn{{BBEf{BBEd}}}}{cc{}}4{c{{Gh{e}}}{}{}}0{cGl{}}`````{{BBEhM`}BBEh}77{BBEjBBEl}{BBEh{{BBF`{BBEn}}}}59443`````{{BBFbM`}BBFb}::{BBFdBBFf}{BBFb{{BBFj{BBFh}}}}8<776`````{{BBFlM`}BBFl}=={BBFnBBG`}{BBFl{{BBGd{BBGb}}}};?::9`````{{BBGfM`}BBGf}{ce{}{}}0{BBGhBBGj}{BBGf{{BBGn{BBGl}}}}?2>>=`````{{BBH`M`}BBH`}33{BBHbBBHd}{BBH`{{BBHh{BBHf}}}}{cc{}}6{c{{Gh{e}}}{}{}}0{cGl{}}`````{{BBHjM`}BBHj}99{BBHlBBHn}{BBHj{{BBIb{BBI`}}}}5;443`````{{BBIdM`}BBId}<<{BBIfBBIh}{BBId{{BBIl{BBIj}}}}8>776`````{{BBInM`}BBIn}??{BBJ`BBJb}{BBIn{{BBJf{BBJd}}}};{ce{}{}};;:`````{{BBJhM`}BBJh}11{BBJjBBJl}{BBJh{{BBK`{BBJn}}}}?3>>=````````````````````````````````````````{FhBBKb}44`{FhBBKd}`{FhBBKf}`{FhBBKh}`{FhBBKj}`{FhBBKl}`{FhBBKn}`{FhBBL`}`{FhBBLb}`{FhBBLd}`{FhBBLf}`{FhBBLh}`{FhBBLj}`{FhBBLl}`{FhBBLn}{cc{}}{ce{}{}}`{FhBBM`}`{FhBBMb}`{FhBBMd}`{FhBBMf}{c{{Gh{e}}}{}{}}0{cGl{}}`{FhBBMh}`{FhBBMj}`{FhBBMl}`{FhBBMn}`{FhBBN`}`{FhBBNb}`{FhBBNd}`{FhBBNf}`{FhBBNh}`{FhBBNj}`{FhBBNl}`{FhBBNn}`{FhBBO`}`{FhBBOb}`{FhBBOd}`{FhBBOf}`{FhBBOh}`{FhBBOj}`{FhBBOl}`````{{BBOnM`}BBOn}{ce{}{}}0{cc{}}1{c{{Gh{e}}}{}{}}0{cGl{}}{BC`BCb}{BBOn{{BCf{BCd}}}}`````````{{BChM`}BCh}66{BCjBCl}{BCh{{BCA`{BCn}}}}78{BCjBCAb}{BCh{{BCAd{BCn}}}}{BCjBCAf}{BCh{{BCAh{BCn}}}}::9`````````````{{BCAjM`}BCAj}=={BCAlBCAn}{BCAj{{BCBb{BCB`}}}}{BCAlBCBd}{BCAj{{BCBf{BCB`}}}}{BCAlBCBh}{BCAj{{BCBj{BCB`}}}}{BCAlBCBl}{BCAj{{BCBn{BCB`}}}}{BCAlBCC`}{BCAj{{BCCb{BCB`}}}}{cc{}}{ce{}{}}{c{{Gh{e}}}{}{}}0{cGl{}}`````````{{BCCdM`}BCCd}33{BCCfBCCh}{BCCd{{BCCl{BCCj}}}}65443{BCCfBCCn}{BCCd{{BCD`{BCCj}}}}{BCCfBCDb}{BCCd{{BCDd{BCCj}}}}````````````````````````````````{{BCDfM`}BCDf}::{BCDhBCDj}{BCDf{{BCDn{BCDl}}}}{BCDhBCE`}{BCDf{{BCEb{BCDl}}}}{BCDhBCEd}{BCDf{{BCEf{BCDl}}}}{BCDhBCEh}{BCDhBCEj}{BCDf{{BCEl{BCDl}}}}{BCDhBCEn}{BCDf{{BCF`{BCDl}}}}{BCDhBCFb}{BCDhBCFd}{BCDf{{BCFf{BCDl}}}}{BCDhBCFh}{BCDf{{BCFj{BCDl}}}}{BCDhBCFl}{BCDhBCFn}{BCDf{{BCG`{BCDl}}}}{cc{}}{BCDhBCGb}{BCDf{{BCGd{BCDl}}}}{ce{}{}}{BCDhBCGf}{BCDf{{BCGh{BCDl}}}}{BCDhBCGj}{BCDf{{BCGl{BCDl}}}}{c{{Gh{e}}}{}{}}0{cGl{}}{BCDhBCGn}{BCDf{{BCH`{BCDl}}}}{BCDhBCHb}{BCDf{{BCHd{BCDl}}}}`````{{BCHfM`}BCHf};;{BCHhBCHj}{BCHf{{BCHn{BCHl}}}}{cc{}}>998```````````>>{BCI`BCIb}{BCI`BCId}{BCI`BCIf}{BCI`BCIh}{BCI`BCIj}{BCI`BCIl}{BCI`BCIn}{BCI`BCJ`}8{ce{}{}}{BCI`BCJb}{c{{Gh{e}}}{}{}}0{cGl{}}``````````33{BCJdBCJf}{BCJdBCJh}{BCJdBCJj}{BCJdBCJl}{BCJdBCJn}{BCJdBCK`}{BCJdBCKb}{BCJdBCKd}{cc{}}<::9````````````````````{{BCKfM`}BCKf}=={BCKf{{BCKj{BCKh}}}}{BCKf{{BCKl{BCKh}}}}{BCKnBCL`}{BCKnBCLb}{BCKnBCLd}{BCKf{{BCLf{BCKh}}}}{BCKnBCLh}{BCKf{{BCLj{BCKh}}}}{BCKnBCLl}{BCKf{{BCLn{BCKh}}}};{ce{}{}}{BCKf{{BCM`{BCKh}}}}{BCKnBCMb}{BCKf{{BCMd{BCKh}}}}{BCKnBCMf}{BCKf{{BCMh{BCKh}}}}{BCKnBCMj}{BCKf{{BCMl{BCKh}}}}{c{{Gh{e}}}{}{}}0{cGl{}}```````````````````````{BCMn{{BCNb{BCN`}}}}{BCMn{{BCNd{BCN`}}}}{{BCMnM`}BCMn}<<{BCMn{{BCNf{BCN`}}}}{BCMn{{BCNh{BCN`}}}}{BCMn{{BCNj{BCN`}}}}{cc{}}{ce{}{}}{BCMn{{BCNl{BCN`}}}}{BCMn{{BCNn{BCN`}}}}{BCMn{{BCO`{BCN`}}}}{BCMn{{BCOb{BCN`}}}}{BCMn{{BCOd{BCN`}}}}{BCMn{{BCOf{BCN`}}}}{BCMn{{BCOh{BCN`}}}}{BCMn{{BCOj{BCN`}}}}{BCMn{{BCOl{BCN`}}}}{BCMn{{BCOn{BCN`}}}}{BCMn{{BD`{BCN`}}}}{BCMn{{BDb{BCN`}}}}{BCMn{{BDd{BCN`}}}}{BCMn{{BDf{BCN`}}}}{BCMn{{BDh{BCN`}}}}{BCMn{{BDj{BCN`}}}}{c{{Gh{e}}}{}{}}0{cGl{}}`````````````````````````````````````````````{BDlBDn}{BDA`{{BDAd{BDAb}}}}{BDlBDAf}{BDA`{{BDAh{BDAb}}}}{{BDA`M`}BDA`}{ce{}{}}0{BDlBDAj}{BDA`{{BDAl{BDAb}}}}{BDlBDAn}{BDA`{{BDB`{BDAb}}}}{BDlBDBb}{BDA`{{BDBd{BDAb}}}}{cc{}}7{BDlBDBf}{BDA`{{BDBh{BDAb}}}}{BDlBDBj}{BDA`{{BDBl{BDAb}}}}{BDlBDBn}{BDA`{{BDC`{BDAb}}}}{BDlBDCb}{BDA`{{BDCd{BDAb}}}}{BDlBDCf}{BDA`{{BDCh{BDAb}}}}{BDlBDCj}{BDA`{{BDCl{BDAb}}}}{BDlBDCn}{BDA`{{BDD`{BDAb}}}}{BDlBDDb}{BDA`{{BDDd{BDAb}}}}{BDlBDDf}{BDA`{{BDDh{BDAb}}}}{BDlBDDj}{BDA`{{BDDl{BDAb}}}}{BDlBDDn}{BDA`{{BDE`{BDAb}}}}{BDlBDEb}{BDA`{{BDEd{BDAb}}}}{BDlBDEf}{BDA`{{BDEh{BDAb}}}}{BDlBDEj}{BDA`{{BDEl{BDAb}}}}{BDlBDEn}{BDA`{{BDF`{BDAb}}}}{BDlBDFb}{BDA`{{BDFd{BDAb}}}}{c{{Gh{e}}}{}{}}0{cGl{}}`````````````````````````````````````````````{BDFfBDFh}{BDFj{{BDFn{BDFl}}}}{BDFfBDG`}{BDFj{{BDGb{BDFl}}}}{{BDFjM`}BDFj}{ce{}{}}0{BDFfBDGd}{BDFj{{BDGf{BDFl}}}}{BDFfBDGh}{BDFj{{BDGj{BDFl}}}}{BDFfBDGl}{BDFj{{BDGn{BDFl}}}}{cc{}}7{BDFfBDH`}{BDFj{{BDHb{BDFl}}}}{BDFfBDHd}{BDFj{{BDHf{BDFl}}}}{BDFfBDHh}{BDFj{{BDHj{BDFl}}}}{BDFfBDHl}{BDFj{{BDHn{BDFl}}}}{BDFfBDI`}{BDFj{{BDIb{BDFl}}}}{BDFfBDId}{BDFj{{BDIf{BDFl}}}}{BDFfBDIh}{BDFj{{BDIj{BDFl}}}}{BDFfBDIl}{BDFj{{BDIn{BDFl}}}}{BDFfBDJ`}{BDFj{{BDJb{BDFl}}}}{BDFfBDJd}{BDFj{{BDJf{BDFl}}}}{BDFfBDJh}{BDFj{{BDJj{BDFl}}}}{BDFfBDJl}{BDFj{{BDJn{BDFl}}}}{BDFfBDK`}{BDFj{{BDKb{BDFl}}}}{BDFfBDKd}{BDFj{{BDKf{BDFl}}}}{BDFfBDKh}{BDFj{{BDKj{BDFl}}}}{BDFfBDKl}{BDFj{{BDKn{BDFl}}}}{c{{Gh{e}}}{}{}}0{cGl{}}```````````````````````{BDL`{{BDLd{BDLb}}}}{BDL`{{BDLf{BDLb}}}}{{BDL`M`}BDL`}{ce{}{}}0{BDL`{{BDLh{BDLb}}}}{BDL`{{BDLj{BDLb}}}}{BDL`{{BDLl{BDLb}}}}{cc{}}4{BDL`{{BDLn{BDLb}}}}{BDL`{{BDM`{BDLb}}}}{BDL`{{BDMb{BDLb}}}}{BDL`{{BDMd{BDLb}}}}{BDL`{{BDMf{BDLb}}}}{BDL`{{BDMh{BDLb}}}}{BDL`{{BDMj{BDLb}}}}{BDL`{{BDMl{BDLb}}}}{BDL`{{BDMn{BDLb}}}}{BDL`{{BDN`{BDLb}}}}{BDL`{{BDNb{BDLb}}}}{BDL`{{BDNd{BDLb}}}}{BDL`{{BDNf{BDLb}}}}{BDL`{{BDNh{BDLb}}}}{BDL`{{BDNj{BDLb}}}}{BDL`{{BDNl{BDLb}}}}{c{{Gh{e}}}{}{}}0{cGl{}}```````````````````````{BDNnBDO`}{BDNnBDOb}{ce{}{}}0{BDNnBDOd}{BDNnBDOf}{BDNnBDOh}{cc{}}4{BDNnBDOj}{BDNnBDOl}{BDNnBDOn}{BDNnBE`}{BDNnBEb}{BDNnBEd}{BDNnBEf}{BDNnBEh}{BDNnBEj}{BDNnBEl}{BDNnBEn}{BDNnBEA`}{BDNnBEAb}{BDNnBEAd}{BDNnBEAf}{BDNnBEAh}{c{{Gh{e}}}{}{}}0{cGl{}}```````````{ce{}{}}0{BEAjBEAl}{BEAjBEAn}{BEAjBEB`}{BEAjBEBb}{BEAjBEBd}{BEAjBEBf}{BEAjBEBh}{BEAjBEBj}{BEAjBEBl}{cc{}}:<<;````````````````````````````````{BEBnBEC`}{{BECbM`}BECb}<<{BEBnBECd}{BECb{{BECh{BECf}}}}{BEBnBECj}{BECb{{BECl{BECf}}}}{BEBnBECn}{BEBnBED`}{BEBnBEDb}{BECb{{BEDd{BECf}}}}{BEBnBEDf}{BECb{{BEDh{BECf}}}}{BEBnBEDj}{BECb{{BEDl{BECf}}}}{BEBnBEDn}{BECb{{BEE`{BECf}}}}{BEBnBEEb}{BECb{{BEEd{BECf}}}}{BEBnBEEf}{BECb{{BEEh{BECf}}}}{BEBnBEEj}{BECb{{BEEl{BECf}}}}{BEBnBEEn}{BEBnBEF`}{cc{}}{ce{}{}}{BEBnBEFb}{BECb{{BEFd{BECf}}}}{BEBnBEFf}{BECb{{BEFh{BECf}}}}{BEBnBEFj}{BECb{{BEFl{BECf}}}}{c{{Gh{e}}}{}{}}0{cGl{}}`````{{BEFnM`}BEFn}99:9{BEG`BEGb}{BEFn{{BEGf{BEGd}}}}443````````````````````````{{BEGhM`}BEGh}<<{BEGjBEGl}{BEGh{{BEH`{BEGn}}}}{BEGjBEHb}{BEGh{{BEHd{BEGn}}}}{BEGjBEHf}{BEGh{{BEHh{BEGn}}}}{cc{}}{ce{}{}}{BEGjBEHj}{BEGh{{BEHl{BEGn}}}}{BEGjBEHn}{BEGh{{BEI`{BEGn}}}}{BEGjBEIb}{BEGh{{BEId{BEGn}}}}{BEGjBEIf}{BEGh{{BEIh{BEGn}}}}{BEGjBEIj}{BEGh{{BEIl{BEGn}}}}{BEGjBEIn}{BEGh{{BEJ`{BEGn}}}}{BEGh{{BEJb{BEGn}}}}{c{{Gh{e}}}{}{}}0{cGl{}}{BEGjBEJd}{BEGh{{BEJf{BEGn}}}}`````````{{BEJhM`}BEJh}{ce{}{}}0{cc{}}1{BEJjBEJl}{BEJh{{BEK`{BEJn}}}}{BEJjBEKb}{BEJh{{BEKd{BEJn}}}}{BEJjBEKf}{BEJh{{BEKh{BEJn}}}}<<;```````````````````````````````````````````{{BEKjM`}BEKj}88{BEKlBEKn}{BEKj{{BELb{BEL`}}}}{BEKlBELd}{BEKj{{BELf{BEL`}}}}{BEKlBELh}{BEKj{{BELj{BEL`}}}}{BEKlBELl}{BEKj{{BELn{BEL`}}}}?{BEKlBEM`}{BEKj{{BEMb{BEL`}}}}{BEKlBEMd}{BEKlBEMf}{BEKj{{BEMh{BEL`}}}}{ce{}{}}{BEKlBEMj}{BEKlBEMl}{BEKj{{BEMn{BEL`}}}}{BEKlBEN`}{BEKj{{BENb{BEL`}}}}{BEKlBENd}{BEKj{{BENf{BEL`}}}}{c{{Gh{e}}}{}{}}0{BEKlBENh}{BEKj{{BENj{BEL`}}}}{cGl{}}{BEKlBENl}{BEKj{{BENn{BEL`}}}}{BEKlBEO`}{BEKj{{BEOb{BEL`}}}}{BEKlBEOd}{BEKj{{BEOf{BEL`}}}}{BEKlBEOh}{BEKj{{BEOj{BEL`}}}}{BEKlBEOl}{BEKj{{BEOn{BEL`}}}}{BEKlBF`}{BEKj{{BFb{BEL`}}}}{BEKlBFd}{BEKj{{BFf{BEL`}}}}{BEKlBFh}{BEKj{{BFj{BEL`}}}}{BEKlBFl}{BEKj{{BFn{BEL`}}}}`````````````{{BFA`M`}BFA`}{ce{}{}}0{BFAbBFAd}{BFA`{{BFAh{BFAf}}}}{BFAbBFAj}{BFA`{{BFAl{BFAf}}}}{cc{}}5{BFAbBFAn}{BFA`{{BFB`{BFAf}}}}{c{{Gh{e}}}{}{}}0{cGl{}}{BFAbBFBb}{BFA`{{BFBd{BFAf}}}}{BFAbBFBf}{BFA`{{BFBh{BFAf}}}}`````````{{BFBjM`}BFBj}>>9>{BFBlBFBn}{BFBj{{BFCb{BFC`}}}}887{BFBlBFCd}{BFBj{{BFCf{BFC`}}}}{BFBlBFCh}{BFBj{{BFCj{BFC`}}}}`````{{BFClM`}BFCl}{ce{}{}}0{BFCnBFD`}{BFCl{{BFDd{BFDb}}}}{cc{}}3{c{{Gh{e}}}{}{}}0{cGl{}}`````{{BFDfM`}BFDf}66{BFDhBFDj}{BFDf{{BFDn{BFDl}}}}58443`````{{BFE`M`}BFE`}99{BFEbBFEd}{BFE`{{BFEh{BFEf}}}}8;776`````{{BFEjM`}BFEj}<<{BFElBFEn}{BFEj{{BFFb{BFF`}}}};>::9`````{{BFFdM`}BFFd}??{BFFfBFFh}{BFFd{{BFFl{BFFj}}}}>{ce{}{}}>>=`````{{BFFnM`}BFFn}11{BFG`BFGb}{BFFn{{BFGf{BFGd}}}}{cc{}}4{c{{Gh{e}}}{}{}}0{cGl{}}`````{{BFGhM`}BFGh}77{BFGjBFGl}{BFGh{{BFH`{BFGn}}}}59443`````{{BFHbM`}BFHb}::{BFHdBFHf}{BFHb{{BFHj{BFHh}}}}8<776`````{{BFHlM`}BFHl}=={BFHnBFI`}{BFHl{{BFId{BFIb}}}};?::9`````{{BFIfM`}BFIf}{ce{}{}}0{BFIhBFIj}{BFIf{{BFIn{BFIl}}}}?2>>=`````{{BFJ`M`}BFJ`}33{BFJbBFJd}{BFJ`{{BFJh{BFJf}}}}{cc{}}6{c{{Gh{e}}}{}{}}0{cGl{}}`````{{BFJjM`}BFJj}99{BFJlBFJn}{BFJj{{BFKb{BFK`}}}}5;443`````{{BFKdM`}BFKd}<<{BFKfBFKh}{BFKd{{BFKl{BFKj}}}}8>776`````{{BFKnM`}BFKn}??{BFL`BFLb}{BFKn{{BFLf{BFLd}}}};{ce{}{}};;:`````{{BFLhM`}BFLh}11{BFLjBFLl}{BFLh{{BFM`{BFLn}}}}?3>>=`````{{BFMbM`}BFMb}44{BFMdBFMf}{BFMb{{BFMj{BFMh}}}}{cc{}}7{c{{Gh{e}}}{}{}}0{cGl{}}`````````````````````````````````````````99`{FjBFMl}`{FjBFMn}`{FjBFN`}`{FjBFNb}`{FjBFNd}`{FjBFNf}`{FjBFNh}`{FjBFNj}`{FjBFNl}`{FjBFNn}`{FjBFO`}`{FjBFOb}`{FjBFOd}`{FjBFOf}`{FjBFOh}`{FjBFOj}`{FjBFOl}`{FjBFOn}`{FjBG`}`{FjBGb}`{FjBGd}`{FjBGf}`{FjBGh}`{FjBGj}`{FjBGl}`{FjBGn}`{FjBGA`}`{FjBGAb}{cc{}}{ce{}{}}`{FjBGAd}`{FjBGAf}`{FjBGAh}`{FjBGAj}`{FjBGAl}`{FjBGAn}`{FjBGB`}`{FjBGBb}`{FjBGBd}`{FjBGBf}`{FjBGBh}`{FjBGBj}{c{{Gh{e}}}{}{}}0{cGl{}}`````````````````{{BGBlM`}BGBl}??{BGBnBGC`}{BGBl{{BGCd{BGCb}}}}{BGBnBGCf}{BGBl{{BGCh{BGCb}}}}{cc{}}{ce{}{}}{BGBnBGCj}{BGBl{{BGCl{BGCb}}}}{BGBnBGCn}{BGBl{{BGD`{BGCb}}}}{BGBnBGDb}{BGBl{{BGDd{BGCb}}}}{BGBnBGDf}{BGBl{{BGDh{BGCb}}}}{BGBnBGDj}{BGBl{{BGDl{BGCb}}}}{c{{Gh{e}}}{}{}}0{cGl{}}`````{{BGDnM`}BGDn}=={BGE`BGEb}{BGDn{{BGEf{BGEd}}}}{cc{}}{ce{}{}}665```````````{{BGEhM`}BGEh}11{BGEjBGEl}{BGEh{{BGF`{BGEn}}}}{BGEjBGFb}{BGEh{{BGFd{BGEn}}}}6{BGEjBGFf}{BGEh{{BGFh{BGEn}}}}{BGEjBGFj}{BGEh{{BGFl{BGEn}}}}9??>`````{{BGFnM`}BGFn}::{BGG`BGGb}{BGFn{{BGGf{BGGd}}}}=<{c{{Gh{e}}}{}{}}0{cGl{}}```>>{BGGhBGGj}{cc{}}{ce{}{}}443```00{BGGlBGGn}21554```11{BGH`BGHb}32665```22{BGHdBGHf}43776```33{BGHhBGHj}54887```44{BGHlBGHn}65998```55{BGI`BGIb}76::9```66{BGIdBGIf}87;;:```77{BGIhBGIj}98<<;```88{BGIlBGIn}:9==<```99{BGJ`BGJb};:>>=```::{BGJdBGJf}<;??>````````{{BGJhM`}BGJh}<<{BGJh{{BGJl{BGJj}}}}{BGJnBGK`}{BGJh{{BGKb{BGJj}}}}{BGJnBGKd}{BGJh{{BGKf{BGJj}}}}{cc{}}{ce{}{}}{c{{Gh{e}}}{}{}}0{cGl{}}````````{{BGKhM`}BGKh}33{BGKh{{BGKl{BGKj}}}}{BGKnBGL`}{BGKh{{BGLb{BGKj}}}}{BGKnBGLd}{BGKh{{BGLf{BGKj}}}}98776````````{{BGLhM`}BGLh}99{BGLh{{BGLl{BGLj}}}}{BGLnBGM`}{BGLh{{BGMb{BGLj}}}}{BGLnBGMd}{BGLh{{BGMf{BGLj}}}}?>==<`````{{BGMhM`}BGMh}??{BGMjBGMl}{BGMh{{BGN`{BGMn}}}}{cc{}}{ce{}{}}{c{{Gh{e}}}{}{}}0{cGl{}}`````{{BGNbM`}BGNb}33{BGNdBGNf}{BGNb{{BGNj{BGNh}}}}65443`````{{BGNlM`}BGNl}66{BGNnBGO`}{BGNl{{BGOd{BGOb}}}}98776`````{{BGOfM`}BGOf}99{BGOhBGOj}{BGOf{{BGOn{BGOl}}}}<;::9```````````{{BH`M`}BH`}<<{BHbBHd}{BH`{{BHh{BHf}}}}{BHbBHj}{BH`{{BHl{BHf}}}}{BHbBHn}{BH`{{BHA`{BHf}}}}{cc{}}{ce{}{}}{BHbBHAb}{BH`{{BHAd{BHf}}}}{c{{Gh{e}}}{}{}}0{cGl{}}```````{{BHAfM`}BHAf}55{BHAhBHAj}{BHAf{{BHAn{BHAl}}}}{BHAhBHB`}{BHAf{{BHBb{BHAl}}}}:9665```````{{BHBdM`}BHBd}::;:{BHBfBHBh}{BHBd{{BHBl{BHBj}}}}{BHBfBHBn}{BHBd{{BHC`{BHBj}}}};;:```````{{BHCbM`}BHCb}??{BHCdBHCf}{BHCb{{BHCj{BHCh}}}}{BHCdBHCl}{BHCb{{BHCn{BHCh}}}}{cc{}}{ce{}{}}{c{{Gh{e}}}{}{}}0{cGl{}}```````````{{BHD`M`}BHD`}33{BHDbBHDd}{BHD`{{BHDh{BHDf}}}}{BHDbBHDj}{BHD`{{BHDl{BHDf}}}}{BHDbBHDn}{BHD`{{BHE`{BHDf}}}}{BHDbBHEb}{BHD`{{BHEd{BHDf}}}}<;::9`````{{BHEfM`}BHEf}<<=<{BHEhBHEj}{BHEf{{BHEn{BHEl}}}}==<```````````{{BHF`M`}BHF`}??{cc{}}{ce{}{}}{BHF`{{BHFd{BHFb}}}}{BHFfBHFh}{BHF`{{BHFj{BHFb}}}}{BHFfBHFl}{BHFfBHFn}{BHF`{{BHG`{BHFb}}}}{BHFfBHGb}{BHF`{{BHGd{BHFb}}}}{c{{Gh{e}}}{}{}}0{cGl{}}`````````````````````````{BHGfBHGh}{BHGj{{BHGn{BHGl}}}}{BHGfBHH`}{BHGj{{BHHb{BHGl}}}}{{BHGjM`}BHGj}??{cc{}}{BHGfBHHd}{BHGj{{BHHf{BHGl}}}}{ce{}{}}{BHGfBHHh}{BHGj{{BHHj{BHGl}}}}{BHGfBHHl}{BHGj{{BHHn{BHGl}}}}{BHGfBHI`}{BHGj{{BHIb{BHGl}}}}{BHGfBHId}{BHGj{{BHIf{BHGl}}}}{BHGfBHIh}{BHGj{{BHIj{BHGl}}}}{c{{Gh{e}}}{}{}}0{cGl{}}{BHGfBHIl}{BHGj{{BHIn{BHGl}}}}{BHGfBHJ`}{BHGj{{BHJb{BHGl}}}}{BHGfBHJd}{BHGj{{BHJf{BHGl}}}}```````````{{BHJhM`}BHJh}{ce{}{}}0{BHJjBHJl}{BHJh{{BHK`{BHJn}}}}{BHJjBHKb}{BHJh{{BHKd{BHJn}}}}{BHJjBHKf}{BHJh{{BHKh{BHJn}}}}{cc{}}7{c{{Gh{e}}}{}{}}0{BHJjBHKj}{BHJh{{BHKl{BHJn}}}}{cGl{}}`````````````````````````{BHKnBHL`}{BHLb{{BHLf{BHLd}}}}{BHKnBHLh}{BHLb{{BHLj{BHLd}}}}{{BHLbM`}BHLb}{ce{}{}}0:{BHKnBHLl}{BHLb{{BHLn{BHLd}}}}2{BHKnBHM`}{BHLb{{BHMb{BHLd}}}}{BHKnBHMd}{BHLb{{BHMf{BHLd}}}}{BHKnBHMh}{BHLb{{BHMj{BHLd}}}}{BHKnBHMl}{BHLb{{BHMn{BHLd}}}}{BHKnBHN`}{BHLb{{BHNb{BHLd}}}}{c{{Gh{e}}}{}{}}0{cGl{}}{BHKnBHNd}{BHLb{{BHNf{BHLd}}}}{BHKnBHNh}{BHLb{{BHNj{BHLd}}}}{BHKnBHNl}{BHLb{{BHNn{BHLd}}}}```````````{{BHO`M`}BHO`}{ce{}{}}0{BHObBHOd}{BHO`{{BHOh{BHOf}}}}{BHObBHOj}{BHO`{{BHOl{BHOf}}}}{BHObBHOn}{BHO`{{BI`{BHOf}}}}{cc{}}7{c{{Gh{e}}}{}{}}0{BHObBIb}{BHO`{{BId{BHOf}}}}{cGl{}}``````{{BIfM`}BIf}<<5<{BIhBIj}{BIf{{BIn{BIl}}}}{BIhBIA`}774`````{{BIAbM`}BIAb}{ce{}{}}0:0{BIAdBIAf}{BIAb{{BIAj{BIAh}}}};;8`````````{{BIAlM`}BIAl}33=3{BIAnBIB`}{BIAl{{BIBd{BIBb}}}}{BIAnBIBf}{BIAl{{BIBh{BIBb}}}}{BIAnBIBj}{BIAl{{BIBl{BIBb}}}}{c{{Gh{e}}}{}{}}0{cGl{}}``````````{{BIBnM`}BIBn}<<{cc{}}={BIC`BICb}{BIBn{{BICf{BICd}}}}{BIC`BICh}{BIC`BICj}{BIBn{{BICl{BICd}}}}{BIC`BICn}{BIBn{{BID`{BICd}}}}::9```{ce{}{}}080{BIDbBIDd}<<;`````````{{BIDfM`}BIDf}22{BIDhBIDj}{BIDhBIDl}<4{BIDhBIDn}{BIDf{{BIEb{BIE`}}}}{BIDhBIEd}{BIDf{{BIEf{BIE`}}}}{c{{Gh{e}}}{}{}}0{cGl{}}```````````````````````````````::`{FlBIEh}`{FlBIEj}`{FlBIEl}`{FlBIEn}`{FlBIF`}{cc{}}`{FlBIFb}`{FlBIFd}`{FlBIFf}`{FlBIFh}{ce{}{}}`{FlBIFj}`{FlBIFl}`{FlBIFn}`{FlBIG`}`{FlBIGb}`{FlBIGd}`{FlBIGf}`{FlBIGh}`{FlBIGj}{c{{Gh{e}}}{}{}}0{cGl{}}`{FlBIGl}`{FlBIGn}`{FlBIH`}`{FlBIHb}`{FlBIHd}`{FlBIHf}`{FlBIHh}`{FlBIHj}`{FlBIHl}`{FlBIHn}`{FlBII`}`{FlBIIb}```{{BIIdM`}BIId}{ce{}{}}0{cc{}}1{BIId{{BIIh{BIIf}}}}{c{{Gh{e}}}{}{}}0{cGl{}}```{{BIIjM`}BIIj}5545{BIIj{{BIIn{BIIl}}}}332```{{BIJ`M`}BIJ`}7767{BIJ`{{BIJd{BIJb}}}}554`````````````````````````{{BIJfM`}BIJf}99{BIJhBIJj}{BIJf{{BIJn{BIJl}}}}:;{BIJhBIK`}{BIJf{{BIKb{BIJl}}}}{BIJhBIKd}{BIJf{{BIKf{BIJl}}}}{BIJhBIKh}{BIJf{{BIKj{BIJl}}}}{BIJhBIKl}{BIJf{{BIKn{BIJl}}}}{BIJhBIL`}{BIJf{{BILb{BIJl}}}}{BIJhBILd}{BIJf{{BILf{BIJl}}}}{BIJhBILh}{BIJf{{BILj{BIJl}}}}{BIJhBILl}{BIJf{{BILn{BIJl}}}}{BIJhBIM`}{BIJf{{BIMb{BIJl}}}}{BIJhBIMd}{BIJf{{BIMf{BIJl}}}}{c{{Gh{e}}}{}{}}0{cGl{}}`````{{BIMhM`}BIMh}{ce{}{}}0{BIMjBIMl}{BIMh{{BIN`{BIMn}}}}{cc{}}3665`````{{BINbM`}BINb}4414{BINb{{BINf{BINd}}}}{BINb{{BINh{BINd}}}}{BINb{{BINj{BINd}}}}::9`````````{{BINlM`}BINl}8858{BINnBIO`}{BINl{{BIOd{BIOb}}}}{BINnBIOf}{BINl{{BIOh{BIOb}}}}{BINnBIOj}{BINl{{BIOl{BIOb}}}}{c{{Gh{e}}}{}{}}0{cGl{}}`````````{{BIOnM`}BIOn}{ce{}{}}0?0{BJ`BJb}{BIOn{{BJf{BJd}}}}{BJ`BJh}{BIOn{{BJj{BJd}}}}{BJ`BJl}{BIOn{{BJn{BJd}}}}998`````66{cc{}}7{BJA`BJAb}{BJA`BJAd}{BJA`BJAf}==<`````````{{BJAhM`}BJAh};;4;{BJAjBJAl}{BJAh{{BJB`{BJAn}}}}{BJAjBJBb}{BJAh{{BJBd{BJAn}}}}{BJAjBJBf}{BJAh{{BJBh{BJAn}}}}{c{{Gh{e}}}{}{}}0{cGl{}}`````{{BJBjM`}BJBj}{ce{}{}}0>0{BJBlBJBn}{BJBj{{BJCb{BJC`}}}}554`````{{BJCdM`}BJCd}33{cc{}}4{BJCfBJCh}{BJCd{{BJCl{BJCj}}}}998`````````{{BJCnM`}BJCn}7737{BJD`BJDb}{BJCn{{BJDf{BJDd}}}}{BJD`BJDh}{BJCn{{BJDj{BJDd}}}}{BJD`BJDl}{BJCn{{BJDn{BJDd}}}}{c{{Gh{e}}}{}{}}0{cGl{}}`````{{BJE`M`}BJE`}{ce{}{}}0=0{BJEbBJEd}{BJE`{{BJEh{BJEf}}}}554`````{{BJEjM`}BJEj}33{cc{}}4{BJElBJEn}{BJEj{{BJFb{BJF`}}}}998`````````{{BJFdM`}BJFd}7737{BJFfBJFh}{BJFd{{BJFl{BJFj}}}}{BJFfBJFn}{BJFd{{BJG`{BJFj}}}}{BJFfBJGb}{BJFd{{BJGd{BJFj}}}}{c{{Gh{e}}}{}{}}0{cGl{}}`````{{BJGfM`}BJGf}{ce{}{}}0=0{BJGhBJGj}{BJGf{{BJGn{BJGl}}}}554`````{{BJH`M`}BJH`}33{cc{}}4{BJHbBJHd}{BJH`{{BJHh{BJHf}}}}998```{{BJHjM`}BJHj}7737{BJHj{{BJHn{BJHl}}}};;:`````{{BJI`M`}BJI`}9959{BJIbBJId}{BJI`{{BJIh{BJIf}}}}>>=`````{{BJIjM`}BJIj}<<8<{BJIlBJIn}{BJIj{{BJJb{BJJ`}}}}{c{{Gh{e}}}{}{}}0{cGl{}}`````{{BJJdM`}BJJd}{ce{}{}}0>0{BJJd{{BJJh{BJJf}}}}{BJJjBJJl}554```22{cc{}}3{BJJnBJK`}776```4414{BJKbBJKd}887```{{BJKfM`}BJKf}6636{BJKf{{BJKj{BJKh}}}}::9`````{{BJKlM`}BJKl}8858{BJKnBJL`}{BJKl{{BJLd{BJLb}}}}==<`````{{BJLfM`}BJLf};;8;{BJLhBJLj}{BJLf{{BJLn{BJLl}}}}{c{{Gh{e}}}{}{}}0{cGl{}}`````{{BJM`M`}BJM`}{ce{}{}}0>0{BJM`{{BJMd{BJMb}}}}{BJMfBJMh}554```22{cc{}}3{BJMjBJMl}776```4414{BJMnBJN`}887```````````````````````````552`{FnBJNb}`{FnBJNd}`{FnBJNf}`{FnBJNh}9`{FnBJNj}`{FnBJNl}`{FnBJNn}`{FnBJO`}`{FnBJOb}`{FnBJOd}`{FnBJOf}`{FnBJOh}`{FnBJOj}`{FnBJOl}`{FnBJOn}`{FnBK`}`{FnBKb}`{FnBKd}{c{{Gh{e}}}{}{}}0{cGl{}}`{FnBKf}`{FnBKh}`{FnBKj}`{FnBKl}`{FnBKn}`{FnBKA`}`{FnBKAb}`{FnBKAd}````{{BKAfM`}BKAf}{ce{}{}}0{cc{}}1{BKAf{{BKAj{BKAh}}}}==<{BKAf{{BKAl{BKAh}}}}```````{{BKAnM`}BKAn}4434{BKB`BKBb}{BKAn{{BKBf{BKBd}}}}{c{{Gh{e}}}{}{}}0{cGl{}}{BKB`BKBh}{BKAn{{BKBj{BKBd}}}}````::9:{BKBlBKBn}443{BKBlBKC`}````<<;<{BKCbBKCd}665{BKCbBKCf}`````{{BKChM`}BKCh}??>?{BKCjBKCl}{BKCh{{BKD`{BKCn}}}}::9`````````{{BKDbM`}BKDb}{ce{}{}}0{BKDdBKDf}{BKDb{{BKDj{BKDh}}}}{cc{}}3{BKDdBKDl}{BKDb{{BKDn{BKDh}}}}{c{{Gh{e}}}{}{}}0{cGl{}}{BKDdBKE`}{BKDb{{BKEb{BKDh}}}}````````````{{BKEdM`}BKEd}::7:{BKEfBKEh}{BKEd{{BKEl{BKEj}}}}{BKEfBKEn}{BKEd{{BKF`{BKEj}}}}{BKEfBKFb}{BKEfBKFd}{BKEd{{BKFf{BKEj}}}}{BKEfBKFh}{BKEd{{BKFj{BKEj}}}}==<````{ce{}{}}0{cc{}}1{BKFlBKFn}{BKFlBKG`}{c{{Gh{e}}}{}{}}0{cGl{}}````````{{BKGbM`}BKGb}6656{BKGdBKGf}{BKGdBKGh}{BKGb{{BKGl{BKGj}}}}{BKGdBKGn}{BKGb{{BKH`{BKGj}}}}776`````{BKHbBKHd}{BKHf{{BKHj{BKHh}}}}{{BKHfM`}BKHf}>>=>::9`````{BKHlBKHn}{BKI`{{BKId{BKIb}}}}{{BKI`M`}BKI`}{ce{}{}}0{cc{}}1??>````````````````{BKIfBKIh}{BKIj{{BKIn{BKIl}}}}{BKIfBKJ`}{BKIj{{BKJb{BKIl}}}}{{BKIjM`}BKIj}66{BKIj{{BKJd{BKIl}}}}{BKIfBKJf}{BKIj{{BKJh{BKIl}}}}{BKIfBKJj}{BKIj{{BKJl{BKIl}}}}:{BKIfBKJn}{BKIj{{BKK`{BKIl}}}}={c{{Gh{e}}}{}{}}0{cGl{}}{BKIfBKKb}{BKIj{{BKKd{BKIl}}}}```{ce{}{}}0{cc{}}1{BKKfBKKh}665```2212{BKKjBKKl}776```{{BKKnM`}BKKn}4434{BKKn{{BKLb{BKL`}}}}998`````{{BKLdM`}BKLd}6656{BKLfBKLh}{BKLd{{BKLl{BKLj}}}}<<;`````{{BKLnM`}BKLn}9989{BKM`BKMb}{BKLn{{BKMf{BKMd}}}}??>`````{{BKMhM`}BKMh}<<;<{c{{Gh{e}}}{}{}}0{cGl{}}{BKMjBKMl}{BKMh{{BKN`{BKMn}}}}``````````````````````````{{BKNbM`}BKNb}{ce{}{}}0{cc{}}1665{BKNdBKNf}{BKNb{{BKNj{BKNh}}}}{BKNb{{BKNl{BKNh}}}}{BKNdBKNn}{BKNb{{BKO`{BKNh}}}}{BKNdBKOb}{BKNb{{BKOd{BKNh}}}}{BKNdBKOf}{BKNb{{BKOh{BKNh}}}}{BKNdBKOj}{BKNb{{BKOl{BKNh}}}}{BKNdBKOn}{BKNb{{BL`{BKNh}}}}{BKNdBLb}{BKNb{{BLd{BKNh}}}}{BKNdBLf}{BKNb{{BLh{BKNh}}}}{BKNdBLj}{BKNb{{BLl{BKNh}}}}{BKNdBLn}{BKNb{{BLA`{BKNh}}}}{BKNdBLAb}{BKNb{{BLAd{BKNh}}}}``````{{BLAfM`}BLAf}{ce{}{}}0{cc{}}1{c{{Gh{e}}}{}{}}0{cGl{}}{BLAhBLAj}{BLAf{{BLAn{BLAl}}}}{BLAf{{BLB`{BLAl}}}}`````{{BLBbM`}BLBb}7767554{BLBdBLBf}{BLBb{{BLBj{BLBh}}}}`````{{BLBlM`}BLBl}::9:887{BLBnBLC`}{BLBl{{BLCd{BLCb}}}}`````{{BLCfM`}BLCf}==<=;;:{BLChBLCj}{BLCf{{BLCn{BLCl}}}}`````{{BLD`M`}BLD`}{ce{}{}}0{cc{}}1{c{{Gh{e}}}{}{}}0{cGl{}}{BLDbBLDd}{BLD`{{BLDh{BLDf}}}}```{{BLDjM`}BLDj}6656443{BLDj{{BLDn{BLDl}}}}`````{{BLE`M`}BLE`}8878665{BLEbBLEd}{BLE`{{BLEh{BLEf}}}}```````````````````````````````````{G`BLEj}`{G`BLEl}`{G`BLEn}`{G`BLF`}>>`{G`BLFb}`{G`BLFd}`{G`BLFf}`{G`BLFh}`{G`BLFj}`{G`BLFl}`{G`BLFn}{cc{}}`{G`BLG`}`{G`BLGb}`{G`BLGd}`{G`BLGf}`{G`BLGh}`{G`BLGj}`{G`BLGl}`{G`BLGn}{ce{}{}}`{G`BLH`}`{G`BLHb}`{G`BLHd}`{G`BLHf}`{G`BLHh}`{G`BLHj}`{G`BLHl}`{G`BLHn}`{G`BLI`}`{G`BLIb}`{G`BLId}`{G`BLIf}`{G`BLIh}{c{{Gh{e}}}{}{}}0`{G`BLIj}{cGl{}}```````{BLIlBLIn}{BLJ`{{BLJd{BLJb}}}}{{BLJ`M`}BLJ`}{ce{}{}}0{BLIlBLJf}{BLJ`{{BLJh{BLJb}}}}{cc{}}3997`````{{BLJjM`}BLJj}4414{BLJlBLJn}{BLJj{{BLKb{BLK`}}}}<<:`````{{BLKdM`}BLKd}7747{BLKfBLKh}{BLKd{{BLKl{BLKj}}}}??=`````{{BLKnM`}BLKn}::7:{BLL`BLLb}{BLKn{{BLLf{BLLd}}}}{c{{Gh{e}}}{}{}}0{cGl{}}```````````````````````{{BLLhM`}BLLh}??<?{BLLjBLLl}{BLLh{{BLM`{BLLn}}}}{BLLjBLMb}{BLLh{{BLMd{BLLn}}}}{BLLjBLMf}{BLLh{{BLMh{BLLn}}}}{BLLjBLMj}{BLLh{{BLMl{BLLn}}}}{BLLjBLMn}{BLLh{{BLN`{BLLn}}}}{BLLjBLNb}{BLLh{{BLNd{BLLn}}}}{BLLjBLNf}{BLLh{{BLNh{BLLn}}}}{BLLjBLNj}{BLLh{{BLNl{BLLn}}}}{c{{Gh{e}}}{}{}}0{BLLjBLNn}{BLLh{{BLO`{BLLn}}}}{BLLjBLOb}{BLLh{{BLOd{BLLn}}}}{cGl{}}```````{{BLOfM`}BLOf}{ce{}{}}0{BLOhBLOj}{BLOf{{BLOn{BLOl}}}}{BLOhBM`}{BLOf{{BMb{BLOl}}}}{cc{}}5<<7`````````````````````````````````````````````````````````{BMdBMf}{BMh{{BMl{BMj}}}}{BMdBMn}{BMh{{BMA`{BMj}}}}{{BMhM`}BMh}::{BMdBMAb}{BMh{{BMAd{BMj}}}}{BMdBMAf}{BMh{{BMAh{BMj}}}}{BMdBMAj}{BMh{{BMAl{BMj}}}}{BMdBMAn}{BMh{{BMB`{BMj}}}}{BMdBMBb}{BMh{{BMBd{BMj}}}}?{ce{}{}}{BMdBMBf}{BMh{{BMBh{BMj}}}}{BMdBMBj}{BMh{{BMBl{BMj}}}}{BMdBMBn}{BMh{{BMC`{BMj}}}}{BMdBMCb}{BMh{{BMCd{BMj}}}}{BMdBMCf}{BMh{{BMCh{BMj}}}}{BMdBMCj}{BMh{{BMCl{BMj}}}}{BMdBMCn}{BMh{{BMD`{BMj}}}}{BMdBMDb}{BMh{{BMDd{BMj}}}}{BMdBMDf}{BMh{{BMDh{BMj}}}}{BMdBMDj}{BMh{{BMDl{BMj}}}}{BMdBMDn}{BMh{{BME`{BMj}}}}{BMdBMEb}{BMh{{BMEd{BMj}}}}{BMdBMEf}{BMh{{BMEh{BMj}}}}{BMdBMEj}{BMh{{BMEl{BMj}}}}{BMdBMEn}{BMh{{BMF`{BMj}}}}{BMdBMFb}{BMh{{BMFd{BMj}}}}{c{{Gh{e}}}{}{}}0{BMdBMFf}{BMh{{BMFh{BMj}}}}{BMdBMFj}{BMh{{BMFl{BMj}}}}{BMdBMFn}{BMh{{BMG`{BMj}}}}{BMdBMGb}{BMh{{BMGd{BMj}}}}{cGl{}}```````````````{{BMGfM`}BMGf}{ce{}{}}0{BMGhBMGj}{BMGf{{BMGn{BMGl}}}}{cc{}}3{BMGhBMH`}{BMGf{{BMHb{BMGl}}}}{BMGhBMHd}{BMGf{{BMHf{BMGl}}}}{BMGhBMHh}{BMGf{{BMHj{BMGl}}}}{BMGhBMHl}{BMGf{{BMHn{BMGl}}}}{c{{Gh{e}}}{}{}}0{BMGhBMI`}{BMGf{{BMIb{BMGl}}}}{cGl{}}`````{{BMIdM`}BMId}{ce{}{}}0{BMIfBMIh}{BMId{{BMIl{BMIj}}}}{cc{}}3885`````{{BMInM`}BMIn}4414{BMJ`BMJb}{BMIn{{BMJf{BMJd}}}};;8```````````````{{BMJhM`}BMJh}77{BMJjBMJl}{BMJh{{BMK`{BMJn}}}}{BMJjBMKb}{BMJh{{BMKd{BMJn}}}}8;{BMJjBMKf}{BMJh{{BMKh{BMJn}}}}{BMJjBMKj}{BMJh{{BMKl{BMJn}}}}{BMJjBMKn}{BMJh{{BML`{BMJn}}}}{c{{Gh{e}}}{}{}}0{cGl{}}{BMJjBMLb}{BMJh{{BMLd{BMJn}}}}````{ce{}{}}0{cc{}}1{BMLfBMLh}{BMLfBMLj}776```3323{BMLlBMLn}887`````````{{BMM`M`}BMM`}554{BMMbBMMd}{BMM`{{BMMh{BMMf}}}}{BMMbBMMj}{BMM`{{BMMl{BMMf}}}}9{BMMbBMMn}{BMM`{{BMN`{BMMf}}}}??>```````{{BMNbM`}BMNb}<<;<{BMNdBMNf}{BMNb{{BMNj{BMNh}}}}{c{{Gh{e}}}{}{}}0{BMNdBMNl}{BMNb{{BMNn{BMNh}}}}{cGl{}}``````````````````````{BMO`{{BMOd{BMOb}}}}{{BMO`M`}BMO`}{ce{}{}}0{BMO`{{BMOf{BMOb}}}}{BMO`{{BMOh{BMOb}}}}{BMO`{{BMOj{BMOb}}}}{BMO`{{BMOl{BMOb}}}}{cc{}}{BMO`{{BMOn{BMOb}}}}6{BMO`{{BN`{BMOb}}}}{BMO`{{BNb{BMOb}}}}{BMO`{{BNd{BMOb}}}}{BMO`{{BNf{BMOb}}}}{BMO`{{BNh{BMOb}}}}{BMO`{{BNj{BMOb}}}}{BMO`{{BNl{BMOb}}}}{BMO`{{BNn{BMOb}}}}{BMO`{{BNA`{BMOb}}}}{c{{Gh{e}}}{}{}}0{BMO`{{BNAb{BMOb}}}}{BMO`{{BNAd{BMOb}}}}{BMO`{{BNAf{BMOb}}}}{BMO`{{BNAh{BMOb}}}}{cGl{}}{BMO`{{BNAj{BMOb}}}}```````````````````````````````````````````{BNAlBNAn}{BNB`{{BNBd{BNBb}}}}{{BNB`M`}BNB`}{ce{}{}}0{BNAlBNBf}{BNB`{{BNBh{BNBb}}}}{BNAlBNBj}{BNB`{{BNBl{BNBb}}}}{BNAlBNBn}{BNB`{{BNC`{BNBb}}}}{BNAlBNCb}{BNB`{{BNCd{BNBb}}}}{cc{}}{BNAlBNCf}{BNB`{{BNCh{BNBb}}}};{BNAlBNCj}{BNB`{{BNCl{BNBb}}}}{BNAlBNCn}{BNB`{{BND`{BNBb}}}}{BNAlBNDb}{BNB`{{BNDd{BNBb}}}}{BNAlBNDf}{BNB`{{BNDh{BNBb}}}}{BNAlBNDj}{BNB`{{BNDl{BNBb}}}}{BNAlBNDn}{BNB`{{BNE`{BNBb}}}}{BNAlBNEb}{BNB`{{BNEd{BNBb}}}}{BNAlBNEf}{BNB`{{BNEh{BNBb}}}}{BNAlBNEj}{BNB`{{BNEl{BNBb}}}}{c{{Gh{e}}}{}{}}0{BNAlBNEn}{BNB`{{BNF`{BNBb}}}}{BNAlBNFb}{BNB`{{BNFd{BNBb}}}}{BNAlBNFf}{BNB`{{BNFh{BNBb}}}}{BNAlBNFj}{BNB`{{BNFl{BNBb}}}}{cGl{}}{BNAlBNFn}{BNB`{{BNG`{BNBb}}}}```````````````````````````````````````````{BNGbBNGd}{BNGf{{BNGj{BNGh}}}}{{BNGfM`}BNGf}{ce{}{}}0{BNGbBNGl}{BNGf{{BNGn{BNGh}}}}{BNGbBNH`}{BNGf{{BNHb{BNGh}}}}{BNGbBNHd}{BNGf{{BNHf{BNGh}}}}{BNGbBNHh}{BNGf{{BNHj{BNGh}}}}{cc{}}{BNGbBNHl}{BNGf{{BNHn{BNGh}}}};{BNGbBNI`}{BNGf{{BNIb{BNGh}}}}{BNGbBNId}{BNGf{{BNIf{BNGh}}}}{BNGbBNIh}{BNGf{{BNIj{BNGh}}}}{BNGbBNIl}{BNGf{{BNIn{BNGh}}}}{BNGbBNJ`}{BNGf{{BNJb{BNGh}}}}{BNGbBNJd}{BNGf{{BNJf{BNGh}}}}{BNGbBNJh}{BNGf{{BNJj{BNGh}}}}{BNGbBNJl}{BNGf{{BNJn{BNGh}}}}{BNGbBNK`}{BNGf{{BNKb{BNGh}}}}{c{{Gh{e}}}{}{}}0{BNGbBNKd}{BNGf{{BNKf{BNGh}}}}{BNGbBNKh}{BNGf{{BNKj{BNGh}}}}{BNGbBNKl}{BNGf{{BNKn{BNGh}}}}{BNGbBNL`}{BNGf{{BNLb{BNGh}}}}{cGl{}}{BNGbBNLd}{BNGf{{BNLf{BNGh}}}}``````````````````````{BNLhBNLj}{ce{}{}}0{BNLhBNLl}{BNLhBNLn}{BNLhBNM`}{BNLhBNMb}{cc{}}{BNLhBNMd}6{BNLhBNMf}{BNLhBNMh}{BNLhBNMj}{BNLhBNMl}{BNLhBNMn}{BNLhBNN`}{BNLhBNNb}{BNLhBNNd}{BNLhBNNf}{c{{Gh{e}}}{}{}}0{BNLhBNNh}{BNLhBNNj}{BNLhBNNl}{BNLhBNNn}{cGl{}}{BNLhBNO`}```{ce{}{}}0{cc{}}1{BNObBNOd}994```````````````{{BNOfM`}BNOf}3323{BNOhBNOj}{BNOf{{BNOn{BNOl}}}}{BNOhBO`}{BNOf{{BOb{BNOl}}}}{BNOhBOd}{BNOf{{BOf{BNOl}}}}{BNOhBOh}{BNOf{{BOj{BNOl}}}}{BNOhBOl}{BNOf{{BOn{BNOl}}}}{c{{Gh{e}}}{}{}}0{BNOhBOA`}{BNOf{{BOAb{BNOl}}}}{cGl{}}````{BOAdBOAf}{ce{}{}}0{cc{}}1{BOAdBOAh}774````{BOAjBOAl}332388{BOAjBOAn}6```4434{BOB`BOBb}::7```5545{BOBdBOBf};;8`````````````````{{BOBhM`}BOBh}77{BOBjBOBl}{BOBh{{BOC`{BOBn}}}}{BOBjBOCb}{BOBh{{BOCd{BOBn}}}}:;{BOBjBOCf}{BOBh{{BOCh{BOBn}}}}{BOBjBOCj}{BOBh{{BOCl{BOBn}}}}{BOBjBOCn}{BOBh{{BOD`{BOBn}}}}{BOBjBODb}{BOBh{{BODd{BOBn}}}}{BOBjBODf}{BOBh{{BODh{BOBn}}}}{c{{Gh{e}}}{}{}}0{cGl{}}```````{{BODjM`}BODj}{ce{}{}}0{cc{}}{BODlBODn}{BODj{{BOEb{BOE`}}}}{BODlBOEd}{BODj{{BOEf{BOE`}}}}5887```5545{BOEhBOEj}998`````{BOElBOEn}{BOF`{{BOFd{BOFb}}}}{{BOF`M`}BOF`}9989<<;``````````99{BOFfBOFh}{BOFfBOFj}{BOFfBOFl};<{BOFfBOFn}{BOFfBOG`}{BOFfBOGb}{c{{Gh{e}}}{}{}}0{BOFfBOGd}{BOFfBOGf}{cGl{}}```````{{BOGhM`}BOGh}{ce{}{}}0{cc{}}1663{BOGjBOGl}{BOGh{{BOH`{BOGn}}}}{BOGjBOHb}{BOGh{{BOHd{BOGn}}}}```````{{BOHfM`}BOHf}6656;;8{BOHhBOHj}{BOHf{{BOHn{BOHl}}}}{BOHhBOI`}{BOHf{{BOIb{BOHl}}}}`````{{BOIdM`}BOId};;:;{c{{Gh{e}}}{}{}}0{BOIfBOIh}{BOId{{BOIl{BOIj}}}}{cGl{}}``````````??`{GbBOIn}`{GbBOJ`}`{GbBOJb}{cc{}}{ce{}{}}`{GbBOJd}`{GbBOJf}`{{GbEGn}BOJh}{Gb{{`{{EHd{}{{EHb{BOJh}}}}}}}}`{GbBOJj}`{GbBOJl}`{GbBOJn}??<`````{{BOK`M`}BOK`}88{BOKbBOKd}{BOK`{{BOKh{BOKf}}}};:{c{{Gh{e}}}{}{}}0{cGl{}}`````{{BOKjM`}BOKj}=={BOKlBOKn}{BOKj{{BOLb{BOL`}}}}{cc{}}{ce{}{}}665```{{BOLdM`}BOLd}11{BOLd{{BOLh{BOLf}}}}32887`````{{BOLjM`}BOLj}3343{BOLlBOLn}{BOLj{{BOMb{BOM`}}}};;:`````{{BOMdM`}BOMd}6676{BOMfBOMh}{BOMd{{BOMl{BOMj}}}}>>=```{{BOMnM`}BOMn}99:9??>```{{BON`M`}BON`}::;:{BON`{{BONd{BONb}}}}{c{{Gh{e}}}{}{}}0{cGl{}}```==>={BONfBONh}221```{{BONjM`}BONj}??{cc{}}{ce{}{}}{BONj{{BONn{BONl}}}}665","c":[],"p":[[6,"Interrupt",0],[5,"APB_CTRL",0],[5,"APB_SARADC",0],[5,"ASSIST_DEBUG",0],[5,"BB",0],[5,"DMA",0],[5,"ECC",0],[5,"EFUSE",0],[5,"EXTMEM",0],[5,"GPIO",0],[5,"I2C0",0],[5,"INTERRUPT_CORE0",0],[5,"IO_MUX",0],[5,"LEDC",0],[5,"MODEM_CLKRST",0],[5,"RNG",0],[5,"RTC_CNTL",0],[5,"SENSITIVE",0],[5,"SHA",0],[5,"SPI0",0],[5,"SPI1",0],[5,"SPI2",0],[5,"SYSTEM",0],[5,"SYSTIMER",0],[5,"TIMG0",0],[5,"UART0",0],[5,"UART1",0],[5,"XTS_AES",0],[1,"bool"],[5,"Formatter",17634],[8,"Result",17634],[5,"RegisterBlock",472],[5,"RegisterBlock",1321],[5,"RegisterBlock",2010],[5,"RegisterBlock",2261],[5,"RegisterBlock",2299],[5,"RegisterBlock",3116],[5,"RegisterBlock",3286],[5,"RegisterBlock",4219],[5,"RegisterBlock",5094],[5,"RegisterBlock",5656],[5,"RegisterBlock",6406],[5,"RegisterBlock",7914],[5,"RegisterBlock",8025],[5,"RegisterBlock",8535],[5,"RegisterBlock",8691],[5,"RegisterBlock",8711],[5,"RegisterBlock",10853],[5,"RegisterBlock",11207],[5,"RegisterBlock",11442],[5,"RegisterBlock",11924],[5,"RegisterBlock",13044],[5,"RegisterBlock",14356],[5,"RegisterBlock",15266],[5,"RegisterBlock",15864],[5,"RegisterBlock",16417],[5,"RegisterBlock",17480],[5,"Peripherals",0],[6,"Option",17635],[6,"Result",17636],[1,"u8"],[5,"TypeId",17637],[8,"CLK_OUT_EN",472],[8,"CLKGATE_FORCE_ON",472],[8,"DATE",472],[8,"EXT_MEM_PMS_LOCK",472],[8,"FLASH_ACE0_ADDR",472],[8,"FLASH_ACE0_ATTR",472],[8,"FLASH_ACE0_SIZE",472],[8,"FLASH_ACE1_ADDR",472],[8,"FLASH_ACE1_ATTR",472],[8,"FLASH_ACE1_SIZE",472],[8,"FLASH_ACE2_ADDR",472],[8,"FLASH_ACE2_ATTR",472],[8,"FLASH_ACE2_SIZE",472],[8,"FLASH_ACE3_ADDR",472],[8,"FLASH_ACE3_ATTR",472],[8,"FLASH_ACE3_SIZE",472],[8,"FRONT_END_MEM_PD",472],[8,"HOST_INF_SEL",472],[8,"MEM_POWER_DOWN",472],[8,"MEM_POWER_UP",472],[8,"PERI_BACKUP_APB_ADDR",472],[8,"PERI_BACKUP_CONFIG",472],[8,"PERI_BACKUP_INT_CLR",472],[8,"PERI_BACKUP_INT_ENA",472],[8,"PERI_BACKUP_INT_RAW",472],[8,"PERI_BACKUP_INT_ST",472],[8,"PERI_BACKUP_MEM_ADDR",472],[8,"REDCY_SIG0",472],[8,"REDCY_SIG1",472],[8,"RETENTION_CTRL",472],[8,"RND_DATA",472],[8,"SDIO_CTRL",472],[8,"SPI_MEM_PMS_CTRL",472],[8,"SPI_MEM_REJECT_ADDR",472],[8,"SYSCLK_CONF",472],[8,"TICK_CONF",472],[8,"WIFI_BB_CFG",472],[8,"WIFI_BB_CFG_2",472],[8,"WIFI_CLK_EN",472],[8,"WIFI_RST_EN",472],[8,"W",600],[1,"u32"],[8,"R",600],[8,"CLK160_OEN_R",600],[5,"CLK_OUT_EN_SPEC",600],[8,"CLK160_OEN_W",600],[8,"CLK20_OEN_R",600],[8,"CLK20_OEN_W",600],[8,"CLK22_OEN_R",600],[8,"CLK22_OEN_W",600],[8,"CLK40X_BB_OEN_R",600],[8,"CLK40X_BB_OEN_W",600],[8,"CLK44_OEN_R",600],[8,"CLK44_OEN_W",600],[8,"CLK80_OEN_R",600],[8,"CLK80_OEN_W",600],[8,"CLK_320M_OEN_R",600],[8,"CLK_320M_OEN_W",600],[8,"CLK_ADC_INF_OEN_R",600],[8,"CLK_ADC_INF_OEN_W",600],[8,"CLK_BB_OEN_R",600],[8,"CLK_BB_OEN_W",600],[8,"CLK_DAC_CPU_OEN_R",600],[8,"CLK_DAC_CPU_OEN_W",600],[8,"CLK_XTAL_OEN_R",600],[8,"CLK_XTAL_OEN_W",600],[8,"W",655],[8,"R",655],[8,"ROM_CLKGATE_FORCE_ON_R",655],[5,"CLKGATE_FORCE_ON_SPEC",655],[8,"ROM_CLKGATE_FORCE_ON_W",655],[8,"SRAM_CLKGATE_FORCE_ON_R",655],[8,"SRAM_CLKGATE_FORCE_ON_W",655],[8,"W",674],[8,"R",674],[8,"DATE_R",674],[5,"DATE_SPEC",674],[8,"DATE_W",674],[8,"W",689],[8,"R",689],[8,"EXT_MEM_PMS_LOCK_R",689],[5,"EXT_MEM_PMS_LOCK_SPEC",689],[8,"EXT_MEM_PMS_LOCK_W",689],[8,"W",704],[8,"R",704],[8,"S_R",704],[5,"FLASH_ACE0_ADDR_SPEC",704],[8,"S_W",704],[8,"W",719],[8,"R",719],[8,"FLASH_ACE0_ATTR_R",719],[5,"FLASH_ACE0_ATTR_SPEC",719],[8,"FLASH_ACE0_ATTR_W",719],[8,"W",734],[8,"R",734],[8,"FLASH_ACE0_SIZE_R",734],[5,"FLASH_ACE0_SIZE_SPEC",734],[8,"FLASH_ACE0_SIZE_W",734],[8,"W",749],[8,"R",749],[8,"S_R",749],[5,"FLASH_ACE1_ADDR_SPEC",749],[8,"S_W",749],[8,"W",764],[8,"R",764],[8,"FLASH_ACE1_ATTR_R",764],[5,"FLASH_ACE1_ATTR_SPEC",764],[8,"FLASH_ACE1_ATTR_W",764],[8,"W",779],[8,"R",779],[8,"FLASH_ACE1_SIZE_R",779],[5,"FLASH_ACE1_SIZE_SPEC",779],[8,"FLASH_ACE1_SIZE_W",779],[8,"W",794],[8,"R",794],[8,"S_R",794],[5,"FLASH_ACE2_ADDR_SPEC",794],[8,"S_W",794],[8,"W",809],[8,"R",809],[8,"FLASH_ACE2_ATTR_R",809],[5,"FLASH_ACE2_ATTR_SPEC",809],[8,"FLASH_ACE2_ATTR_W",809],[8,"W",824],[8,"R",824],[8,"FLASH_ACE2_SIZE_R",824],[5,"FLASH_ACE2_SIZE_SPEC",824],[8,"FLASH_ACE2_SIZE_W",824],[8,"W",839],[8,"R",839],[8,"S_R",839],[5,"FLASH_ACE3_ADDR_SPEC",839],[8,"S_W",839],[8,"W",854],[8,"R",854],[8,"FLASH_ACE3_ATTR_R",854],[5,"FLASH_ACE3_ATTR_SPEC",854],[8,"FLASH_ACE3_ATTR_W",854],[8,"W",869],[8,"R",869],[8,"FLASH_ACE3_SIZE_R",869],[5,"FLASH_ACE3_SIZE_SPEC",869],[8,"FLASH_ACE3_SIZE_W",869],[8,"R",884],[8,"AGC_MEM_FORCE_PD_R",884],[8,"W",884],[5,"FRONT_END_MEM_PD_SPEC",884],[8,"AGC_MEM_FORCE_PD_W",884],[8,"AGC_MEM_FORCE_PU_R",884],[8,"AGC_MEM_FORCE_PU_W",884],[8,"DC_MEM_FORCE_PD_R",884],[8,"DC_MEM_FORCE_PD_W",884],[8,"DC_MEM_FORCE_PU_R",884],[8,"DC_MEM_FORCE_PU_W",884],[8,"FREQ_MEM_FORCE_PD_R",884],[8,"FREQ_MEM_FORCE_PD_W",884],[8,"FREQ_MEM_FORCE_PU_R",884],[8,"FREQ_MEM_FORCE_PU_W",884],[8,"PBUS_MEM_FORCE_PD_R",884],[8,"PBUS_MEM_FORCE_PD_W",884],[8,"PBUS_MEM_FORCE_PU_R",884],[8,"PBUS_MEM_FORCE_PU_W",884],[8,"W",927],[8,"R",927],[8,"PERI_IO_SWAP_R",927],[5,"HOST_INF_SEL_SPEC",927],[8,"PERI_IO_SWAP_W",927],[8,"W",942],[8,"R",942],[8,"ROM_POWER_DOWN_R",942],[5,"MEM_POWER_DOWN_SPEC",942],[8,"ROM_POWER_DOWN_W",942],[8,"SRAM_POWER_DOWN_R",942],[8,"SRAM_POWER_DOWN_W",942],[8,"W",961],[8,"R",961],[8,"ROM_POWER_UP_R",961],[5,"MEM_POWER_UP_SPEC",961],[8,"ROM_POWER_UP_W",961],[8,"SRAM_POWER_UP_R",961],[8,"SRAM_POWER_UP_W",961],[8,"R",980],[8,"BACKUP_APB_START_ADDR_R",980],[8,"W",980],[5,"PERI_BACKUP_APB_ADDR_SPEC",980],[8,"BACKUP_APB_START_ADDR_W",980],[8,"W",995],[8,"R",995],[8,"PERI_BACKUP_BURST_LIMIT_R",995],[5,"PERI_BACKUP_CONFIG_SPEC",995],[8,"PERI_BACKUP_BURST_LIMIT_W",995],[8,"PERI_BACKUP_ENA_R",995],[8,"PERI_BACKUP_ENA_W",995],[8,"PERI_BACKUP_FLOW_ERR_R",995],[8,"PERI_BACKUP_SIZE_R",995],[8,"PERI_BACKUP_SIZE_W",995],[8,"PERI_BACKUP_START_W",995],[8,"PERI_BACKUP_TO_MEM_R",995],[8,"PERI_BACKUP_TO_MEM_W",995],[8,"PERI_BACKUP_TOUT_THRES_R",995],[8,"PERI_BACKUP_TOUT_THRES_W",995],[8,"W",1030],[5,"PERI_BACKUP_INT_CLR_SPEC",1030],[8,"PERI_BACKUP_DONE_INT_CLR_W",1030],[8,"PERI_BACKUP_ERR_INT_CLR_W",1030],[8,"W",1044],[8,"R",1044],[8,"PERI_BACKUP_DONE_INT_ENA_R",1044],[5,"PERI_BACKUP_INT_ENA_SPEC",1044],[8,"PERI_BACKUP_DONE_INT_ENA_W",1044],[8,"PERI_BACKUP_ERR_INT_ENA_R",1044],[8,"PERI_BACKUP_ERR_INT_ENA_W",1044],[8,"R",1063],[8,"PERI_BACKUP_DONE_INT_RAW_R",1063],[8,"PERI_BACKUP_ERR_INT_RAW_R",1063],[8,"R",1076],[8,"PERI_BACKUP_DONE_INT_ST_R",1076],[8,"PERI_BACKUP_ERR_INT_ST_R",1076],[8,"R",1089],[8,"BACKUP_MEM_START_ADDR_R",1089],[8,"W",1089],[5,"PERI_BACKUP_MEM_ADDR_SPEC",1089],[8,"BACKUP_MEM_START_ADDR_W",1089],[8,"W",1104],[8,"R",1104],[8,"REDCY_ANDOR_R",1104],[8,"REDCY_SIG0_R",1104],[5,"REDCY_SIG0_SPEC",1104],[8,"REDCY_SIG0_W",1104],[8,"W",1121],[8,"R",1121],[8,"REDCY_NANDOR_R",1121],[8,"REDCY_SIG1_R",1121],[5,"REDCY_SIG1_SPEC",1121],[8,"REDCY_SIG1_W",1121],[8,"W",1138],[8,"R",1138],[8,"NOBYPASS_CPU_ISO_RST_R",1138],[5,"RETENTION_CTRL_SPEC",1138],[8,"NOBYPASS_CPU_ISO_RST_W",1138],[8,"RETENTION_LINK_ADDR_R",1138],[8,"RETENTION_LINK_ADDR_W",1138],[8,"R",1157],[8,"RND_DATA_R",1157],[8,"W",1168],[8,"R",1168],[8,"SDIO_WIN_ACCESS_EN_R",1168],[5,"SDIO_CTRL_SPEC",1168],[8,"SDIO_WIN_ACCESS_EN_W",1168],[8,"W",1183],[8,"R",1183],[8,"SPI_MEM_REJECT_CDE_R",1183],[5,"SPI_MEM_PMS_CTRL_SPEC",1183],[8,"SPI_MEM_REJECT_CLR_W",1183],[8,"SPI_MEM_REJECT_INT_R",1183],[8,"R",1200],[8,"SPI_MEM_REJECT_ADDR_R",1200],[8,"W",1211],[8,"R",1211],[8,"CLK_320M_EN_R",1211],[5,"SYSCLK_CONF_SPEC",1211],[8,"CLK_320M_EN_W",1211],[8,"CLK_EN_R",1211],[8,"CLK_EN_W",1211],[8,"PRE_DIV_CNT_R",1211],[8,"PRE_DIV_CNT_W",1211],[8,"RST_TICK_CNT_R",1211],[8,"RST_TICK_CNT_W",1211],[8,"W",1238],[8,"R",1238],[8,"CK8M_TICK_NUM_R",1238],[5,"TICK_CONF_SPEC",1238],[8,"CK8M_TICK_NUM_W",1238],[8,"TICK_ENABLE_R",1238],[8,"TICK_ENABLE_W",1238],[8,"XTAL_TICK_NUM_R",1238],[8,"XTAL_TICK_NUM_W",1238],[8,"W",1261],[8,"R",1261],[8,"WIFI_BB_CFG_R",1261],[5,"WIFI_BB_CFG_SPEC",1261],[8,"WIFI_BB_CFG_W",1261],[8,"W",1276],[8,"R",1276],[8,"WIFI_BB_CFG_2_R",1276],[5,"WIFI_BB_CFG_2_SPEC",1276],[8,"WIFI_BB_CFG_2_W",1276],[8,"W",1291],[8,"R",1291],[8,"WIFI_CLK_EN_R",1291],[5,"WIFI_CLK_EN_SPEC",1291],[8,"WIFI_CLK_EN_W",1291],[8,"W",1306],[8,"R",1306],[8,"WIFI_RST_R",1306],[5,"WIFI_RST_EN_SPEC",1306],[8,"WIFI_RST_W",1306],[8,"APB_ADC_ARB_CTRL",1321],[8,"APB_ADC_CLKM_CONF",1321],[8,"APB_CTRL_DATE",1321],[8,"APB_TSENS_CTRL",1321],[8,"APB_TSENS_CTRL2",1321],[8,"CALI",1321],[8,"CTRL",1321],[8,"CTRL2",1321],[8,"DMA_CONF",1321],[8,"FILTER_CTRL0",1321],[8,"FILTER_CTRL1",1321],[8,"FSM_WAIT",1321],[8,"INT_CLR",1321],[8,"INT_ENA",1321],[8,"INT_RAW",1321],[8,"INT_ST",1321],[8,"ONETIME_SAMPLE",1321],[8,"SAR1_STATUS",1321],[8,"SAR1DATA_STATUS",1321],[8,"SAR2_STATUS",1321],[8,"SAR2DATA_STATUS",1321],[8,"SAR_PATT_TAB1",1321],[8,"SAR_PATT_TAB2",1321],[8,"THRES0_CTRL",1321],[8,"THRES1_CTRL",1321],[8,"THRES_CTRL",1321],[8,"R",1407],[8,"ADC_ARB_APB_FORCE_R",1407],[8,"W",1407],[5,"APB_ADC_ARB_CTRL_SPEC",1407],[8,"ADC_ARB_APB_FORCE_W",1407],[8,"ADC_ARB_APB_PRIORITY_R",1407],[8,"ADC_ARB_APB_PRIORITY_W",1407],[8,"ADC_ARB_FIX_PRIORITY_R",1407],[8,"ADC_ARB_FIX_PRIORITY_W",1407],[8,"ADC_ARB_GRANT_FORCE_R",1407],[8,"ADC_ARB_GRANT_FORCE_W",1407],[8,"ADC_ARB_RTC_FORCE_R",1407],[8,"ADC_ARB_RTC_FORCE_W",1407],[8,"ADC_ARB_RTC_PRIORITY_R",1407],[8,"ADC_ARB_RTC_PRIORITY_W",1407],[8,"ADC_ARB_WIFI_FORCE_R",1407],[8,"ADC_ARB_WIFI_FORCE_W",1407],[8,"ADC_ARB_WIFI_PRIORITY_R",1407],[8,"ADC_ARB_WIFI_PRIORITY_W",1407],[8,"W",1450],[8,"R",1450],[8,"CLK_EN_R",1450],[5,"APB_ADC_CLKM_CONF_SPEC",1450],[8,"CLK_EN_W",1450],[8,"REG_CLK_SEL_R",1450],[8,"REG_CLK_SEL_W",1450],[8,"REG_CLKM_DIV_A_R",1450],[8,"REG_CLKM_DIV_A_W",1450],[8,"REG_CLKM_DIV_B_R",1450],[8,"REG_CLKM_DIV_B_W",1450],[8,"REG_CLKM_DIV_NUM_R",1450],[8,"REG_CLKM_DIV_NUM_W",1450],[8,"W",1481],[8,"R",1481],[8,"DATE_R",1481],[5,"APB_CTRL_DATE_SPEC",1481],[8,"DATE_W",1481],[8,"W",1496],[8,"R",1496],[8,"REG_TSENS_CLK_DIV_R",1496],[5,"APB_TSENS_CTRL_SPEC",1496],[8,"REG_TSENS_CLK_DIV_W",1496],[8,"REG_TSENS_IN_INV_R",1496],[8,"REG_TSENS_IN_INV_W",1496],[8,"REG_TSENS_OUT_R",1496],[8,"REG_TSENS_PU_R",1496],[8,"REG_TSENS_PU_W",1496],[8,"W",1521],[8,"R",1521],[8,"REG_TSENS_CLK_INV_R",1521],[5,"APB_TSENS_CTRL2_SPEC",1521],[8,"REG_TSENS_CLK_INV_W",1521],[8,"REG_TSENS_XPD_FORCE_R",1521],[8,"REG_TSENS_XPD_FORCE_W",1521],[8,"REG_TSENS_XPD_WAIT_R",1521],[8,"REG_TSENS_XPD_WAIT_W",1521],[8,"TSENS_CLK_SEL_R",1521],[8,"TSENS_CLK_SEL_W",1521],[8,"W",1548],[8,"R",1548],[8,"CFG_R",1548],[5,"CALI_SPEC",1548],[8,"CFG_W",1548],[8,"W",1563],[8,"R",1563],[8,"SARADC_SAR_CLK_DIV_R",1563],[5,"CTRL_SPEC",1563],[8,"SARADC_SAR_CLK_DIV_W",1563],[8,"SARADC_SAR_CLK_GATED_R",1563],[8,"SARADC_SAR_CLK_GATED_W",1563],[8,"SARADC_SAR_PATT_LEN_R",1563],[8,"SARADC_SAR_PATT_LEN_W",1563],[8,"SARADC_SAR_PATT_P_CLEAR_R",1563],[8,"SARADC_SAR_PATT_P_CLEAR_W",1563],[8,"SARADC_START_R",1563],[8,"SARADC_START_W",1563],[8,"SARADC_START_FORCE_R",1563],[8,"SARADC_START_FORCE_W",1563],[8,"SARADC_WAIT_ARB_CYCLE_R",1563],[8,"SARADC_WAIT_ARB_CYCLE_W",1563],[8,"SARADC_XPD_SAR_FORCE_R",1563],[8,"SARADC_XPD_SAR_FORCE_W",1563],[8,"W",1606],[8,"R",1606],[8,"SARADC_MAX_MEAS_NUM_R",1606],[5,"CTRL2_SPEC",1606],[8,"SARADC_MAX_MEAS_NUM_W",1606],[8,"SARADC_MEAS_NUM_LIMIT_R",1606],[8,"SARADC_MEAS_NUM_LIMIT_W",1606],[8,"SARADC_SAR1_INV_R",1606],[8,"SARADC_SAR1_INV_W",1606],[8,"SARADC_SAR2_INV_R",1606],[8,"SARADC_SAR2_INV_W",1606],[8,"SARADC_TIMER_EN_R",1606],[8,"SARADC_TIMER_EN_W",1606],[8,"SARADC_TIMER_TARGET_R",1606],[8,"SARADC_TIMER_TARGET_W",1606],[8,"R",1641],[8,"APB_ADC_EOF_NUM_R",1641],[8,"W",1641],[5,"DMA_CONF_SPEC",1641],[8,"APB_ADC_EOF_NUM_W",1641],[8,"APB_ADC_RESET_FSM_R",1641],[8,"APB_ADC_RESET_FSM_W",1641],[8,"APB_ADC_TRANS_R",1641],[8,"APB_ADC_TRANS_W",1641],[8,"W",1664],[8,"R",1664],[8,"FILTER_CHANNEL0_R",1664],[5,"FILTER_CTRL0_SPEC",1664],[8,"FILTER_CHANNEL0_W",1664],[8,"FILTER_CHANNEL1_R",1664],[8,"FILTER_CHANNEL1_W",1664],[8,"FILTER_RESET_R",1664],[8,"FILTER_RESET_W",1664],[8,"W",1687],[8,"R",1687],[8,"FILTER_FACTOR0_R",1687],[5,"FILTER_CTRL1_SPEC",1687],[8,"FILTER_FACTOR0_W",1687],[8,"FILTER_FACTOR1_R",1687],[8,"FILTER_FACTOR1_W",1687],[8,"W",1706],[8,"R",1706],[8,"SARADC_RSTB_WAIT_R",1706],[5,"FSM_WAIT_SPEC",1706],[8,"SARADC_RSTB_WAIT_W",1706],[8,"SARADC_STANDBY_WAIT_R",1706],[8,"SARADC_STANDBY_WAIT_W",1706],[8,"SARADC_XPD_WAIT_R",1706],[8,"SARADC_XPD_WAIT_W",1706],[8,"W",1729],[5,"INT_CLR_SPEC",1729],[8,"APB_SARADC1_DONE_INT_CLR_W",1729],[8,"APB_SARADC2_DONE_INT_CLR_W",1729],[8,"THRES0_HIGH_INT_CLR_W",1729],[8,"THRES0_LOW_INT_CLR_W",1729],[8,"THRES1_HIGH_INT_CLR_W",1729],[8,"THRES1_LOW_INT_CLR_W",1729],[8,"R",1751],[8,"APB_SARADC1_DONE_INT_ENA_R",1751],[8,"W",1751],[5,"INT_ENA_SPEC",1751],[8,"APB_SARADC1_DONE_INT_ENA_W",1751],[8,"APB_SARADC2_DONE_INT_ENA_R",1751],[8,"APB_SARADC2_DONE_INT_ENA_W",1751],[8,"THRES0_HIGH_INT_ENA_R",1751],[8,"THRES0_HIGH_INT_ENA_W",1751],[8,"THRES0_LOW_INT_ENA_R",1751],[8,"THRES0_LOW_INT_ENA_W",1751],[8,"THRES1_HIGH_INT_ENA_R",1751],[8,"THRES1_HIGH_INT_ENA_W",1751],[8,"THRES1_LOW_INT_ENA_R",1751],[8,"THRES1_LOW_INT_ENA_W",1751],[8,"R",1786],[8,"APB_SARADC1_DONE_INT_RAW_R",1786],[8,"APB_SARADC2_DONE_INT_RAW_R",1786],[8,"THRES0_HIGH_INT_RAW_R",1786],[8,"THRES0_LOW_INT_RAW_R",1786],[8,"THRES1_HIGH_INT_RAW_R",1786],[8,"THRES1_LOW_INT_RAW_R",1786],[8,"R",1807],[8,"APB_SARADC1_DONE_INT_ST_R",1807],[8,"APB_SARADC2_DONE_INT_ST_R",1807],[8,"THRES0_HIGH_INT_ST_R",1807],[8,"THRES0_LOW_INT_ST_R",1807],[8,"THRES1_HIGH_INT_ST_R",1807],[8,"THRES1_LOW_INT_ST_R",1807],[8,"W",1828],[8,"R",1828],[8,"SARADC1_ONETIME_SAMPLE_R",1828],[5,"ONETIME_SAMPLE_SPEC",1828],[8,"SARADC1_ONETIME_SAMPLE_W",1828],[8,"SARADC2_ONETIME_SAMPLE_R",1828],[8,"SARADC2_ONETIME_SAMPLE_W",1828],[8,"SARADC_ONETIME_ATTEN_R",1828],[8,"SARADC_ONETIME_ATTEN_W",1828],[8,"SARADC_ONETIME_CHANNEL_R",1828],[8,"SARADC_ONETIME_CHANNEL_W",1828],[8,"SARADC_ONETIME_START_R",1828],[8,"SARADC_ONETIME_START_W",1828],[8,"R",1859],[8,"SARADC_SAR1_STATUS_R",1859],[8,"R",1870],[8,"APB_SARADC1_DATA_R",1870],[8,"R",1881],[8,"SARADC_SAR2_STATUS_R",1881],[8,"R",1892],[8,"APB_SARADC2_DATA_R",1892],[8,"W",1903],[8,"R",1903],[8,"SARADC_SAR_PATT_TAB1_R",1903],[5,"SAR_PATT_TAB1_SPEC",1903],[8,"SARADC_SAR_PATT_TAB1_W",1903],[8,"W",1918],[8,"R",1918],[8,"SARADC_SAR_PATT_TAB2_R",1918],[5,"SAR_PATT_TAB2_SPEC",1918],[8,"SARADC_SAR_PATT_TAB2_W",1918],[8,"W",1933],[8,"R",1933],[8,"THRES0_CHANNEL_R",1933],[5,"THRES0_CTRL_SPEC",1933],[8,"THRES0_CHANNEL_W",1933],[8,"THRES0_HIGH_R",1933],[8,"THRES0_HIGH_W",1933],[8,"THRES0_LOW_R",1933],[8,"THRES0_LOW_W",1933],[8,"W",1956],[8,"R",1956],[8,"THRES1_CHANNEL_R",1956],[5,"THRES1_CTRL_SPEC",1956],[8,"THRES1_CHANNEL_W",1956],[8,"THRES1_HIGH_R",1956],[8,"THRES1_HIGH_W",1956],[8,"THRES1_LOW_R",1956],[8,"THRES1_LOW_W",1956],[8,"W",1979],[8,"R",1979],[8,"THRES0_EN_R",1979],[5,"THRES_CTRL_SPEC",1979],[8,"THRES0_EN_W",1979],[8,"THRES1_EN_R",1979],[8,"THRES1_EN_W",1979],[8,"THRES2_EN_R",1979],[8,"THRES2_EN_W",1979],[8,"THRES3_EN_R",1979],[8,"THRES3_EN_W",1979],[8,"THRES_ALL_EN_R",1979],[8,"THRES_ALL_EN_W",1979],[8,"CLOCK_GATE",2010],[8,"CORE_0_DEBUG_MODE",2010],[8,"CORE_0_INTR_CLR",2010],[8,"CORE_0_INTR_ENA",2010],[8,"CORE_0_INTR_RAW",2010],[8,"CORE_0_LASTPC_BEFORE_EXCEPTION",2010],[8,"CORE_0_MONTR_ENA",2010],[8,"CORE_0_RCD_EN",2010],[8,"CORE_0_RCD_PDEBUGPC",2010],[8,"CORE_0_RCD_PDEBUGSP",2010],[8,"CORE_0_SP_MAX",2010],[8,"CORE_0_SP_MIN",2010],[8,"CORE_0_SP_PC",2010],[8,"DATE",2010],[8,"W",2060],[8,"R",2060],[8,"CLK_EN_R",2060],[5,"CLOCK_GATE_SPEC",2060],[8,"CLK_EN_W",2060],[8,"R",2075],[8,"CORE_0_DEBUG_MODE_R",2075],[8,"CORE_0_DEBUG_MODULE_ACTIVE_R",2075],[8,"W",2088],[5,"CORE_0_INTR_CLR_SPEC",2088],[8,"CORE_0_SP_SPILL_MAX_CLR_W",2088],[8,"CORE_0_SP_SPILL_MIN_CLR_W",2088],[8,"W",2102],[8,"R",2102],[8,"CORE_0_SP_SPILL_MAX_INTR_ENA_R",2102],[5,"CORE_0_INTR_ENA_SPEC",2102],[8,"CORE_0_SP_SPILL_MAX_INTR_ENA_W",2102],[8,"CORE_0_SP_SPILL_MIN_INTR_ENA_R",2102],[8,"CORE_0_SP_SPILL_MIN_INTR_ENA_W",2102],[8,"R",2121],[8,"CORE_0_SP_SPILL_MAX_RAW_R",2121],[8,"CORE_0_SP_SPILL_MIN_RAW_R",2121],[8,"R",2134],[8,"CORE_0_LASTPC_BEFORE_EXC_R",2134],[8,"W",2145],[8,"R",2145],[8,"CORE_0_SP_SPILL_MAX_ENA_R",2145],[5,"CORE_0_MONTR_ENA_SPEC",2145],[8,"CORE_0_SP_SPILL_MAX_ENA_W",2145],[8,"CORE_0_SP_SPILL_MIN_ENA_R",2145],[8,"CORE_0_SP_SPILL_MIN_ENA_W",2145],[8,"W",2164],[8,"R",2164],[8,"CORE_0_RCD_PDEBUGEN_R",2164],[5,"CORE_0_RCD_EN_SPEC",2164],[8,"CORE_0_RCD_PDEBUGEN_W",2164],[8,"CORE_0_RCD_RECORDEN_R",2164],[8,"CORE_0_RCD_RECORDEN_W",2164],[8,"R",2183],[8,"CORE_0_RCD_PDEBUGPC_R",2183],[8,"R",2194],[8,"CORE_0_RCD_PDEBUGSP_R",2194],[8,"W",2205],[8,"R",2205],[8,"CORE_0_SP_MAX_R",2205],[5,"CORE_0_SP_MAX_SPEC",2205],[8,"CORE_0_SP_MAX_W",2205],[8,"W",2220],[8,"R",2220],[8,"CORE_0_SP_MIN_R",2220],[5,"CORE_0_SP_MIN_SPEC",2220],[8,"CORE_0_SP_MIN_W",2220],[8,"R",2235],[8,"CORE_0_SP_PC_R",2235],[8,"W",2246],[8,"R",2246],[8,"DATE_R",2246],[5,"DATE_SPEC",2246],[8,"DATE_W",2246],[8,"BBPD_CTRL",2261],[8,"W",2272],[8,"R",2272],[8,"DC_EST_FORCE_PD_R",2272],[5,"BBPD_CTRL_SPEC",2272],[8,"DC_EST_FORCE_PD_W",2272],[8,"DC_EST_FORCE_PU_R",2272],[8,"DC_EST_FORCE_PU_W",2272],[8,"FFT_FORCE_PD_R",2272],[8,"FFT_FORCE_PD_W",2272],[8,"FFT_FORCE_PU_R",2272],[8,"FFT_FORCE_PU_W",2272],[8,"AHB_TEST",2299],[8,"DATE",2299],[1,"usize"],[8,"IN_CONF0_CH",2299],[17,"Item"],[10,"Iterator",17638],[8,"IN_CONF1_CH0",2299],[8,"IN_DSCR_BF0_CH",2299],[8,"IN_DSCR_BF1_CH0",2299],[8,"IN_DSCR_CH0",2299],[8,"IN_ERR_EOF_DES_ADDR_CH0",2299],[8,"IN_LINK_CH",2299],[8,"IN_PERI_SEL_CH",2299],[8,"IN_POP_CH0",2299],[8,"IN_PRI_CH",2299],[8,"IN_STATE_CH0",2299],[8,"IN_SUC_EOF_DES_ADDR_CH0",2299],[8,"INFIFO_STATUS_CH0",2299],[8,"INT_CLR_CH",2299],[8,"INT_ENA_CH",2299],[8,"INT_RAW_CH",2299],[8,"INT_ST_CH0",2299],[8,"MISC_CONF",2299],[8,"OUT_CONF0_CH",2299],[8,"OUT_CONF1_CH",2299],[8,"OUT_DSCR_BF0_CH0",2299],[8,"OUT_DSCR_BF1_CH0",2299],[8,"OUT_DSCR_CH0",2299],[8,"OUT_EOF_BFR_DES_ADDR_CH0",2299],[8,"OUT_EOF_DES_ADDR_CH",2299],[8,"OUT_LINK_CH",2299],[8,"OUT_PERI_SEL_CH",2299],[8,"OUT_PRI_CH",2299],[8,"OUT_PUSH_CH0",2299],[8,"OUT_STATE_CH0",2299],[8,"OUTFIFO_STATUS_CH0",2299],[8,"R",2420],[8,"AHB_TESTADDR_R",2420],[8,"W",2420],[5,"AHB_TEST_SPEC",2420],[8,"AHB_TESTADDR_W",2420],[8,"AHB_TESTMODE_R",2420],[8,"AHB_TESTMODE_W",2420],[8,"W",2439],[8,"R",2439],[8,"DATE_R",2439],[5,"DATE_SPEC",2439],[8,"DATE_W",2439],[8,"W",2454],[8,"R",2454],[8,"IN_DATA_BURST_EN_R",2454],[5,"IN_CONF0_CH_SPEC",2454],[8,"IN_DATA_BURST_EN_W",2454],[8,"IN_LOOP_TEST_R",2454],[8,"IN_LOOP_TEST_W",2454],[8,"IN_RST_R",2454],[8,"IN_RST_W",2454],[8,"INDSCR_BURST_EN_R",2454],[8,"INDSCR_BURST_EN_W",2454],[8,"MEM_TRANS_EN_R",2454],[8,"MEM_TRANS_EN_W",2454],[8,"W",2485],[8,"R",2485],[8,"IN_CHECK_OWNER_R",2485],[5,"IN_CONF1_CH0_SPEC",2485],[8,"IN_CHECK_OWNER_W",2485],[8,"R",2500],[8,"INLINK_DSCR_BF0_R",2500],[8,"R",2511],[8,"INLINK_DSCR_BF1_R",2511],[8,"R",2522],[8,"INLINK_DSCR_R",2522],[8,"R",2533],[8,"IN_ERR_EOF_DES_ADDR_R",2533],[8,"W",2544],[8,"R",2544],[8,"INLINK_ADDR_R",2544],[5,"IN_LINK_CH_SPEC",2544],[8,"INLINK_ADDR_W",2544],[8,"INLINK_AUTO_RET_R",2544],[8,"INLINK_AUTO_RET_W",2544],[8,"INLINK_PARK_R",2544],[8,"INLINK_RESTART_R",2544],[8,"INLINK_RESTART_W",2544],[8,"INLINK_START_R",2544],[8,"INLINK_START_W",2544],[8,"INLINK_STOP_R",2544],[8,"INLINK_STOP_W",2544],[8,"W",2577],[8,"R",2577],[8,"PERI_IN_SEL_R",2577],[5,"IN_PERI_SEL_CH_SPEC",2577],[8,"PERI_IN_SEL_W",2577],[8,"W",2592],[8,"R",2592],[8,"INFIFO_POP_R",2592],[5,"IN_POP_CH0_SPEC",2592],[8,"INFIFO_POP_W",2592],[8,"INFIFO_RDATA_R",2592],[8,"W",2609],[8,"R",2609],[8,"RX_PRI_R",2609],[5,"IN_PRI_CH_SPEC",2609],[8,"RX_PRI_W",2609],[8,"R",2624],[8,"IN_DSCR_STATE_R",2624],[8,"IN_STATE_R",2624],[8,"INLINK_DSCR_ADDR_R",2624],[8,"R",2639],[8,"IN_SUC_EOF_DES_ADDR_R",2639],[8,"R",2650],[8,"IN_BUF_HUNGRY_R",2650],[8,"IN_REMAIN_UNDER_1B_R",2650],[8,"IN_REMAIN_UNDER_2B_R",2650],[8,"IN_REMAIN_UNDER_3B_R",2650],[8,"IN_REMAIN_UNDER_4B_R",2650],[8,"INFIFO_CNT_R",2650],[8,"INFIFO_EMPTY_R",2650],[8,"INFIFO_FULL_R",2650],[8,"W",2675],[5,"INT_CLR_CH_SPEC",2675],[8,"IN_DONE_W",2675],[8,"IN_DSCR_EMPTY_W",2675],[8,"IN_DSCR_ERR_W",2675],[8,"IN_ERR_EOF_W",2675],[8,"IN_SUC_EOF_W",2675],[8,"INFIFO_OVF_W",2675],[8,"INFIFO_UDF_W",2675],[8,"OUT_DONE_W",2675],[8,"OUT_DSCR_ERR_W",2675],[8,"OUT_EOF_W",2675],[8,"OUT_TOTAL_EOF_W",2675],[8,"OUTFIFO_OVF_W",2675],[8,"OUTFIFO_UDF_W",2675],[8,"W",2711],[8,"R",2711],[8,"IN_DONE_R",2711],[5,"INT_ENA_CH_SPEC",2711],[8,"IN_DONE_W",2711],[8,"IN_DSCR_EMPTY_R",2711],[8,"IN_DSCR_EMPTY_W",2711],[8,"IN_DSCR_ERR_R",2711],[8,"IN_DSCR_ERR_W",2711],[8,"IN_ERR_EOF_R",2711],[8,"IN_ERR_EOF_W",2711],[8,"IN_SUC_EOF_R",2711],[8,"IN_SUC_EOF_W",2711],[8,"INFIFO_OVF_R",2711],[8,"INFIFO_OVF_W",2711],[8,"INFIFO_UDF_R",2711],[8,"INFIFO_UDF_W",2711],[8,"OUT_DONE_R",2711],[8,"OUT_DONE_W",2711],[8,"OUT_DSCR_ERR_R",2711],[8,"OUT_DSCR_ERR_W",2711],[8,"OUT_EOF_R",2711],[8,"OUT_EOF_W",2711],[8,"OUT_TOTAL_EOF_R",2711],[8,"OUT_TOTAL_EOF_W",2711],[8,"OUTFIFO_OVF_R",2711],[8,"OUTFIFO_OVF_W",2711],[8,"OUTFIFO_UDF_R",2711],[8,"OUTFIFO_UDF_W",2711],[8,"W",2774],[8,"R",2774],[8,"IN_DONE_R",2774],[5,"INT_RAW_CH_SPEC",2774],[8,"IN_DONE_W",2774],[8,"IN_DSCR_EMPTY_R",2774],[8,"IN_DSCR_EMPTY_W",2774],[8,"IN_DSCR_ERR_R",2774],[8,"IN_DSCR_ERR_W",2774],[8,"IN_ERR_EOF_R",2774],[8,"IN_ERR_EOF_W",2774],[8,"IN_SUC_EOF_R",2774],[8,"IN_SUC_EOF_W",2774],[8,"INFIFO_OVF_R",2774],[8,"INFIFO_OVF_W",2774],[8,"INFIFO_UDF_R",2774],[8,"INFIFO_UDF_W",2774],[8,"OUT_DONE_R",2774],[8,"OUT_DONE_W",2774],[8,"OUT_DSCR_ERR_R",2774],[8,"OUT_DSCR_ERR_W",2774],[8,"OUT_EOF_R",2774],[8,"OUT_EOF_W",2774],[8,"OUT_TOTAL_EOF_R",2774],[8,"OUT_TOTAL_EOF_W",2774],[8,"OUTFIFO_OVF_R",2774],[8,"OUTFIFO_OVF_W",2774],[8,"OUTFIFO_UDF_R",2774],[8,"OUTFIFO_UDF_W",2774],[8,"R",2837],[8,"IN_DONE_R",2837],[8,"IN_DSCR_EMPTY_R",2837],[8,"IN_DSCR_ERR_R",2837],[8,"IN_ERR_EOF_R",2837],[8,"IN_SUC_EOF_R",2837],[8,"INFIFO_OVF_R",2837],[8,"INFIFO_UDF_R",2837],[8,"OUT_DONE_R",2837],[8,"OUT_DSCR_ERR_R",2837],[8,"OUT_EOF_R",2837],[8,"OUT_TOTAL_EOF_R",2837],[8,"OUTFIFO_OVF_R",2837],[8,"OUTFIFO_UDF_R",2837],[8,"R",2872],[8,"AHBM_RST_INTER_R",2872],[8,"W",2872],[5,"MISC_CONF_SPEC",2872],[8,"AHBM_RST_INTER_W",2872],[8,"ARB_PRI_DIS_R",2872],[8,"ARB_PRI_DIS_W",2872],[8,"CLK_EN_R",2872],[8,"CLK_EN_W",2872],[8,"W",2895],[8,"R",2895],[8,"OUT_AUTO_WRBACK_R",2895],[5,"OUT_CONF0_CH_SPEC",2895],[8,"OUT_AUTO_WRBACK_W",2895],[8,"OUT_DATA_BURST_EN_R",2895],[8,"OUT_DATA_BURST_EN_W",2895],[8,"OUT_EOF_MODE_R",2895],[8,"OUT_EOF_MODE_W",2895],[8,"OUT_LOOP_TEST_R",2895],[8,"OUT_LOOP_TEST_W",2895],[8,"OUT_RST_R",2895],[8,"OUT_RST_W",2895],[8,"OUTDSCR_BURST_EN_R",2895],[8,"OUTDSCR_BURST_EN_W",2895],[8,"W",2930],[8,"R",2930],[8,"OUT_CHECK_OWNER_R",2930],[5,"OUT_CONF1_CH_SPEC",2930],[8,"OUT_CHECK_OWNER_W",2930],[8,"R",2945],[8,"OUTLINK_DSCR_BF0_R",2945],[8,"R",2956],[8,"OUTLINK_DSCR_BF1_R",2956],[8,"R",2967],[8,"OUTLINK_DSCR_R",2967],[8,"R",2978],[8,"OUT_EOF_BFR_DES_ADDR_R",2978],[8,"R",2989],[8,"OUT_EOF_DES_ADDR_R",2989],[8,"W",3000],[8,"R",3000],[8,"OUTLINK_ADDR_R",3000],[5,"OUT_LINK_CH_SPEC",3000],[8,"OUTLINK_ADDR_W",3000],[8,"OUTLINK_PARK_R",3000],[8,"OUTLINK_RESTART_R",3000],[8,"OUTLINK_RESTART_W",3000],[8,"OUTLINK_START_R",3000],[8,"OUTLINK_START_W",3000],[8,"OUTLINK_STOP_R",3000],[8,"OUTLINK_STOP_W",3000],[8,"W",3029],[8,"R",3029],[8,"PERI_OUT_SEL_R",3029],[5,"OUT_PERI_SEL_CH_SPEC",3029],[8,"PERI_OUT_SEL_W",3029],[8,"W",3044],[8,"R",3044],[8,"TX_PRI_R",3044],[5,"OUT_PRI_CH_SPEC",3044],[8,"TX_PRI_W",3044],[8,"W",3059],[8,"R",3059],[8,"OUTFIFO_PUSH_R",3059],[5,"OUT_PUSH_CH0_SPEC",3059],[8,"OUTFIFO_PUSH_W",3059],[8,"OUTFIFO_WDATA_R",3059],[8,"OUTFIFO_WDATA_W",3059],[8,"R",3078],[8,"OUT_DSCR_STATE_R",3078],[8,"OUT_STATE_R",3078],[8,"OUTLINK_DSCR_ADDR_R",3078],[8,"R",3093],[8,"OUT_REMAIN_UNDER_1B_R",3093],[8,"OUT_REMAIN_UNDER_2B_R",3093],[8,"OUT_REMAIN_UNDER_3B_R",3093],[8,"OUT_REMAIN_UNDER_4B_R",3093],[8,"OUTFIFO_CNT_R",3093],[8,"OUTFIFO_EMPTY_R",3093],[8,"OUTFIFO_FULL_R",3093],[8,"K_MEM",3116],[8,"MULT_CONF",3116],[8,"MULT_DATE",3116],[8,"MULT_INT_CLR",3116],[8,"MULT_INT_ENA",3116],[8,"MULT_INT_RAW",3116],[8,"MULT_INT_ST",3116],[8,"PX_MEM",3116],[8,"PY_MEM",3116],[8,"W",3154],[8,"W",3165],[8,"R",3165],[8,"CLK_EN_R",3165],[5,"MULT_CONF_SPEC",3165],[8,"CLK_EN_W",3165],[8,"KEY_LENGTH_R",3165],[8,"KEY_LENGTH_W",3165],[8,"RESET_W",3165],[8,"SECURITY_MODE_R",3165],[8,"SECURITY_MODE_W",3165],[8,"START_R",3165],[8,"START_W",3165],[8,"VERIFICATION_RESULT_R",3165],[8,"WORK_MODE_R",3165],[8,"WORK_MODE_W",3165],[8,"W",3200],[8,"R",3200],[8,"DATE_R",3200],[5,"MULT_DATE_SPEC",3200],[8,"DATE_W",3200],[8,"W",3215],[5,"MULT_INT_CLR_SPEC",3215],[8,"CALC_DONE_INT_CLR_W",3215],[8,"W",3227],[8,"R",3227],[8,"CALC_DONE_INT_ENA_R",3227],[5,"MULT_INT_ENA_SPEC",3227],[8,"CALC_DONE_INT_ENA_W",3227],[8,"R",3242],[8,"CALC_DONE_INT_RAW_R",3242],[8,"R",3253],[8,"CALC_DONE_INT_ST_R",3253],[8,"W",3264],[8,"W",3275],[8,"CLK",3286],[8,"CMD",3286],[8,"CONF",3286],[8,"DAC_CONF",3286],[8,"DATE",3286],[8,"INT_CLR",3286],[8,"INT_ENA",3286],[8,"INT_RAW",3286],[8,"INT_ST",3286],[8,"PGM_CHECK_VALUE0",3286],[8,"PGM_CHECK_VALUE1",3286],[8,"PGM_CHECK_VALUE2",3286],[8,"PGM_DATA0",3286],[8,"PGM_DATA1",3286],[8,"PGM_DATA2",3286],[8,"PGM_DATA3",3286],[8,"PGM_DATA4",3286],[8,"PGM_DATA5",3286],[8,"PGM_DATA6",3286],[8,"PGM_DATA7",3286],[8,"RD_BLK1_DATA0",3286],[8,"RD_BLK1_DATA1",3286],[8,"RD_BLK1_DATA2",3286],[8,"RD_BLK2_DATA0",3286],[8,"RD_BLK2_DATA1",3286],[8,"RD_BLK2_DATA2",3286],[8,"RD_BLK2_DATA3",3286],[8,"RD_BLK2_DATA4",3286],[8,"RD_BLK2_DATA5",3286],[8,"RD_BLK2_DATA6",3286],[8,"RD_BLK2_DATA7",3286],[8,"RD_BLK3_DATA0",3286],[8,"RD_BLK3_DATA1",3286],[8,"RD_BLK3_DATA2",3286],[8,"RD_BLK3_DATA3",3286],[8,"RD_BLK3_DATA4",3286],[8,"RD_BLK3_DATA5",3286],[8,"RD_BLK3_DATA6",3286],[8,"RD_BLK3_DATA7",3286],[8,"RD_REPEAT_DATA0",3286],[8,"RD_REPEAT_ERR",3286],[8,"RD_RS_ERR",3286],[8,"RD_TIM_CONF",3286],[8,"RD_WR_DIS",3286],[8,"STATUS",3286],[8,"WR_TIM_CONF0",3286],[8,"WR_TIM_CONF1",3286],[8,"WR_TIM_CONF2",3286],[8,"W",3438],[8,"R",3438],[8,"EFUSE_MEM_FORCE_PD_R",3438],[5,"CLK_SPEC",3438],[8,"EFUSE_MEM_FORCE_PD_W",3438],[8,"EFUSE_MEM_FORCE_PU_R",3438],[8,"EFUSE_MEM_FORCE_PU_W",3438],[8,"EN_R",3438],[8,"EN_W",3438],[8,"MEM_CLK_FORCE_ON_R",3438],[8,"MEM_CLK_FORCE_ON_W",3438],[8,"W",3465],[8,"R",3465],[8,"BLK_NUM_R",3465],[5,"CMD_SPEC",3465],[8,"BLK_NUM_W",3465],[8,"PGM_CMD_R",3465],[8,"PGM_CMD_W",3465],[8,"READ_CMD_R",3465],[8,"READ_CMD_W",3465],[8,"W",3488],[8,"R",3488],[8,"OP_CODE_R",3488],[5,"CONF_SPEC",3488],[8,"OP_CODE_W",3488],[8,"W",3503],[8,"R",3503],[8,"DAC_CLK_DIV_R",3503],[5,"DAC_CONF_SPEC",3503],[8,"DAC_CLK_DIV_W",3503],[8,"DAC_CLK_PAD_SEL_R",3503],[8,"DAC_CLK_PAD_SEL_W",3503],[8,"DAC_NUM_R",3503],[8,"DAC_NUM_W",3503],[8,"OE_CLR_R",3503],[8,"OE_CLR_W",3503],[8,"W",3530],[8,"R",3530],[8,"DATE_R",3530],[5,"DATE_SPEC",3530],[8,"DATE_W",3530],[8,"W",3545],[5,"INT_CLR_SPEC",3545],[8,"PGM_DONE_INT_CLR_W",3545],[8,"READ_DONE_INT_CLR_W",3545],[8,"W",3559],[8,"R",3559],[8,"PGM_DONE_INT_ENA_R",3559],[5,"INT_ENA_SPEC",3559],[8,"PGM_DONE_INT_ENA_W",3559],[8,"READ_DONE_INT_ENA_R",3559],[8,"READ_DONE_INT_ENA_W",3559],[8,"W",3578],[8,"R",3578],[8,"PGM_DONE_INT_RAW_R",3578],[5,"INT_RAW_SPEC",3578],[8,"PGM_DONE_INT_RAW_W",3578],[8,"READ_DONE_INT_RAW_R",3578],[8,"READ_DONE_INT_RAW_W",3578],[8,"R",3597],[8,"PGM_DONE_INT_ST_R",3597],[8,"READ_DONE_INT_ST_R",3597],[8,"W",3610],[8,"R",3610],[8,"PGM_RS_DATA_0_R",3610],[5,"PGM_CHECK_VALUE0_SPEC",3610],[8,"PGM_RS_DATA_0_W",3610],[8,"W",3625],[8,"R",3625],[8,"PGM_RS_DATA_1_R",3625],[5,"PGM_CHECK_VALUE1_SPEC",3625],[8,"PGM_RS_DATA_1_W",3625],[8,"W",3640],[8,"R",3640],[8,"PGM_RS_DATA_2_R",3640],[5,"PGM_CHECK_VALUE2_SPEC",3640],[8,"PGM_RS_DATA_2_W",3640],[8,"W",3655],[8,"R",3655],[8,"PGM_DATA_0_R",3655],[5,"PGM_DATA0_SPEC",3655],[8,"PGM_DATA_0_W",3655],[8,"W",3670],[8,"R",3670],[8,"PGM_DATA_1_R",3670],[5,"PGM_DATA1_SPEC",3670],[8,"PGM_DATA_1_W",3670],[8,"W",3685],[8,"R",3685],[8,"PGM_DATA_2_R",3685],[5,"PGM_DATA2_SPEC",3685],[8,"PGM_DATA_2_W",3685],[8,"W",3700],[8,"R",3700],[8,"PGM_DATA_3_R",3700],[5,"PGM_DATA3_SPEC",3700],[8,"PGM_DATA_3_W",3700],[8,"W",3715],[8,"R",3715],[8,"PGM_DATA_4_R",3715],[5,"PGM_DATA4_SPEC",3715],[8,"PGM_DATA_4_W",3715],[8,"W",3730],[8,"R",3730],[8,"PGM_DATA_5_R",3730],[5,"PGM_DATA5_SPEC",3730],[8,"PGM_DATA_5_W",3730],[8,"W",3745],[8,"R",3745],[8,"PGM_DATA_6_R",3745],[5,"PGM_DATA6_SPEC",3745],[8,"PGM_DATA_6_W",3745],[8,"W",3760],[8,"R",3760],[8,"PGM_DATA_7_R",3760],[5,"PGM_DATA7_SPEC",3760],[8,"PGM_DATA_7_W",3760],[8,"R",3775],[8,"SYSTEM_DATA0_R",3775],[8,"R",3786],[8,"SYSTEM_DATA1_R",3786],[8,"R",3797],[8,"SYSTEM_DATA2_R",3797],[8,"R",3808],[8,"BLK2_DATA0_R",3808],[8,"R",3819],[8,"BLK2_EFUSE_VERSION_R",3819],[8,"LDO_VOL_BIAS_CONFIG_LOW_R",3819],[8,"MAC_ID_HIGH_R",3819],[8,"PKG_VERSION_R",3819],[8,"RF_REF_I_BIAS_CONFIG_R",3819],[8,"WAFER_VERSION_R",3819],[8,"R",3840],[8,"LDO_VOL_BIAS_CONFIG_HIGH_R",3840],[8,"PVT_LOW_R",3840],[8,"R",3853],[8,"ADC_CALIBRATION_0_R",3853],[8,"PVT_HIGH_R",3853],[8,"R",3866],[8,"ADC_CALIBRATION_1_R",3866],[8,"R",3877],[8,"ADC_CALIBRATION_2_R",3877],[8,"R",3888],[8,"ADC_CALIBRATION_3_R",3888],[8,"BLK2_RESERVED_DATA_0_R",3888],[8,"R",3901],[8,"BLK2_RESERVED_DATA_1_R",3901],[8,"R",3912],[8,"BLK3_DATA0_R",3912],[8,"R",3923],[8,"BLK3_DATA1_R",3923],[8,"R",3934],[8,"BLK3_DATA2_R",3934],[8,"R",3945],[8,"BLK3_DATA3_R",3945],[8,"R",3956],[8,"BLK3_DATA4_R",3956],[8,"R",3967],[8,"BLK3_DATA5_R",3967],[8,"R",3978],[8,"BLK3_DATA6_R",3978],[8,"R",3989],[8,"BLK3_DATA7_R",3989],[8,"R",4000],[8,"DIS_DIRECT_BOOT_R",4000],[8,"DIS_DOWNLOAD_ICACHE_R",4000],[8,"DIS_DOWNLOAD_MANUAL_ENCRYPT_R",4000],[8,"DIS_DOWNLOAD_MODE_R",4000],[8,"DIS_PAD_JTAG_R",4000],[8,"ENABLE_SECURITY_DOWNLOAD_R",4000],[8,"FLASH_TPUW_R",4000],[8,"FORCE_SEND_RESUME_R",4000],[8,"RD_DIS_R",4000],[8,"RPT4_RESERVED_R",4000],[8,"SECURE_BOOT_EN_R",4000],[8,"SPI_BOOT_ENCRYPT_DECRYPT_CNT_R",4000],[8,"UART_PRINT_CONTROL_R",4000],[8,"WDT_DELAY_SEL_R",4000],[8,"XTS_KEY_LENGTH_256_R",4000],[8,"R",4039],[8,"DIS_DIRECT_BOOT_ERR_R",4039],[8,"DIS_DOWNLOAD_ICACHE_ERR_R",4039],[8,"DIS_DOWNLOAD_MANUAL_ENCRYPT_ERR_R",4039],[8,"DIS_DOWNLOAD_MODE_ERR_R",4039],[8,"DIS_PAD_JTAG_ERR_R",4039],[8,"ENABLE_SECURITY_DOWNLOAD_ERR_R",4039],[8,"FLASH_TPUW_ERR_R",4039],[8,"FORCE_SEND_RESUME_ERR_R",4039],[8,"RD_DIS_ERR_R",4039],[8,"RPT4_RESERVED_ERR_R",4039],[8,"SECURE_BOOT_EN_ERR_R",4039],[8,"SPI_BOOT_ENCRYPT_DECRYPT_CNT_ERR_R",4039],[8,"UART_PRINT_CONTROL_ERR_R",4039],[8,"WDT_DELAY_SEL_ERR_R",4039],[8,"XTS_KEY_LENGTH_256_ERR_R",4039],[8,"R",4078],[8,"BLK1_ERR_NUM_R",4078],[8,"BLK1_FAIL_R",4078],[8,"BLK2_ERR_NUM_R",4078],[8,"BLK2_FAIL_R",4078],[8,"BLK3_ERR_NUM_R",4078],[8,"BLK3_FAIL_R",4078],[8,"W",4099],[8,"R",4099],[8,"READ_INIT_NUM_R",4099],[5,"RD_TIM_CONF_SPEC",4099],[8,"READ_INIT_NUM_W",4099],[8,"THR_A_R",4099],[8,"THR_A_W",4099],[8,"TRD_R",4099],[8,"TRD_W",4099],[8,"TSUR_A_R",4099],[8,"TSUR_A_W",4099],[8,"R",4126],[8,"WR_DIS_R",4126],[8,"R",4137],[8,"BLK0_VALID_BIT_CNT_R",4137],[8,"OTP_CSB_SW_R",4137],[8,"OTP_LOAD_SW_R",4137],[8,"OTP_PGENB_SW_R",4137],[8,"OTP_STROBE_SW_R",4137],[8,"OTP_VDDQ_C_SYNC2_R",4137],[8,"OTP_VDDQ_IS_SW_R",4137],[8,"STATE_R",4137],[8,"W",4162],[8,"R",4162],[8,"THP_A_R",4162],[5,"WR_TIM_CONF0_SPEC",4162],[8,"THP_A_W",4162],[8,"TPGM_R",4162],[8,"TPGM_W",4162],[8,"TPGM_INACTIVE_R",4162],[8,"TPGM_INACTIVE_W",4162],[8,"W",4185],[8,"R",4185],[8,"PWR_ON_NUM_R",4185],[5,"WR_TIM_CONF1_SPEC",4185],[8,"PWR_ON_NUM_W",4185],[8,"TSUP_A_R",4185],[8,"TSUP_A_W",4185],[8,"W",4204],[8,"R",4204],[8,"PWR_OFF_NUM_R",4204],[5,"WR_TIM_CONF2_SPEC",4204],[8,"PWR_OFF_NUM_W",4204],[8,"CACHE_ACS_CNT_CLR",4219],[8,"CACHE_CONF_MISC",4219],[8,"CACHE_ENCRYPT_DECRYPT_CLK_FORCE_ON",4219],[8,"CACHE_ENCRYPT_DECRYPT_RECORD_DISABLE",4219],[8,"CACHE_ILG_INT_CLR",4219],[8,"CACHE_ILG_INT_ENA",4219],[8,"CACHE_ILG_INT_ST",4219],[8,"CACHE_MMU_FAULT_CONTENT",4219],[8,"CACHE_MMU_FAULT_VADDR",4219],[8,"CACHE_MMU_OWNER",4219],[8,"CACHE_MMU_POWER_CTRL",4219],[8,"CACHE_PRELOAD_INT_CTRL",4219],[8,"CACHE_REQUEST",4219],[8,"CACHE_STATE",4219],[8,"CACHE_SYNC_INT_CTRL",4219],[8,"CACHE_WRAP_AROUND_CTRL",4219],[8,"CLOCK_GATE",4219],[8,"CORE0_ACS_CACHE_INT_CLR",4219],[8,"CORE0_ACS_CACHE_INT_ENA",4219],[8,"CORE0_ACS_CACHE_INT_ST",4219],[8,"CORE0_DBUS_REJECT_ST",4219],[8,"CORE0_DBUS_REJECT_VADDR",4219],[8,"CORE0_IBUS_REJECT_ST",4219],[8,"CORE0_IBUS_REJECT_VADDR",4219],[8,"DBUS_TO_FLASH_END_VADDR",4219],[8,"DBUS_TO_FLASH_START_VADDR",4219],[8,"IBUS_TO_FLASH_END_VADDR",4219],[8,"IBUS_TO_FLASH_START_VADDR",4219],[8,"ICACHE_ATOMIC_OPERATE_ENA",4219],[8,"ICACHE_CTRL",4219],[8,"ICACHE_CTRL1",4219],[8,"ICACHE_FREEZE",4219],[8,"ICACHE_SYNC_ADDR",4219],[8,"ICACHE_SYNC_CTRL",4219],[8,"ICACHE_SYNC_SIZE",4219],[8,"ICACHE_TAG_POWER_CTRL",4219],[8,"REG_DATE",4219],[8,"W",4338],[5,"CACHE_ACS_CNT_CLR_SPEC",4338],[8,"DBUS_ACS_CNT_CLR_W",4338],[8,"IBUS_ACS_CNT_CLR_W",4338],[8,"W",4352],[8,"R",4352],[8,"CACHE_IGNORE_PRELOAD_MMU_ENTRY_FAULT_R",4352],[5,"CACHE_CONF_MISC_SPEC",4352],[8,"CACHE_IGNORE_PRELOAD_MMU_ENTRY_FAULT_W",4352],[8,"CACHE_IGNORE_SYNC_MMU_ENTRY_FAULT_R",4352],[8,"CACHE_IGNORE_SYNC_MMU_ENTRY_FAULT_W",4352],[8,"CACHE_MMU_PAGE_SIZE_R",4352],[8,"CACHE_MMU_PAGE_SIZE_W",4352],[8,"CACHE_TRACE_ENA_R",4352],[8,"CACHE_TRACE_ENA_W",4352],[8,"W",4379],[8,"R",4379],[8,"CLK_FORCE_ON_AUTO_CRYPT_R",4379],[5,"CACHE_ENCRYPT_DECRYPT_CLK_FORCE_ON_SPEC",4379],[8,"CLK_FORCE_ON_AUTO_CRYPT_W",4379],[8,"CLK_FORCE_ON_CRYPT_R",4379],[8,"CLK_FORCE_ON_CRYPT_W",4379],[8,"CLK_FORCE_ON_MANUAL_CRYPT_R",4379],[8,"CLK_FORCE_ON_MANUAL_CRYPT_W",4379],[8,"W",4402],[8,"R",4402],[8,"RECORD_DISABLE_DB_ENCRYPT_R",4402],[5,"CACHE_ENCRYPT_DECRYPT_RECORD_DISABLE_SPEC",4402],[8,"RECORD_DISABLE_DB_ENCRYPT_W",4402],[8,"RECORD_DISABLE_G0CB_DECRYPT_R",4402],[8,"RECORD_DISABLE_G0CB_DECRYPT_W",4402],[8,"W",4421],[5,"CACHE_ILG_INT_CLR_SPEC",4421],[8,"DBUS_CNT_OVF_INT_CLR_W",4421],[8,"IBUS_CNT_OVF_INT_CLR_W",4421],[8,"ICACHE_PRELOAD_OP_FAULT_INT_CLR_W",4421],[8,"ICACHE_SYNC_OP_FAULT_INT_CLR_W",4421],[8,"MMU_ENTRY_FAULT_INT_CLR_W",4421],[8,"W",4441],[8,"R",4441],[8,"DBUS_CNT_OVF_INT_ENA_R",4441],[5,"CACHE_ILG_INT_ENA_SPEC",4441],[8,"DBUS_CNT_OVF_INT_ENA_W",4441],[8,"IBUS_CNT_OVF_INT_ENA_R",4441],[8,"IBUS_CNT_OVF_INT_ENA_W",4441],[8,"ICACHE_PRELOAD_OP_FAULT_INT_ENA_R",4441],[8,"ICACHE_PRELOAD_OP_FAULT_INT_ENA_W",4441],[8,"ICACHE_SYNC_OP_FAULT_INT_ENA_R",4441],[8,"ICACHE_SYNC_OP_FAULT_INT_ENA_W",4441],[8,"MMU_ENTRY_FAULT_INT_ENA_R",4441],[8,"MMU_ENTRY_FAULT_INT_ENA_W",4441],[8,"R",4472],[8,"DBUS_ACS_CNT_OVF_ST_R",4472],[8,"DBUS_ACS_FLASH_MISS_CNT_OVF_ST_R",4472],[8,"IBUS_ACS_CNT_OVF_ST_R",4472],[8,"IBUS_ACS_MISS_CNT_OVF_ST_R",4472],[8,"ICACHE_PRELOAD_OP_FAULT_ST_R",4472],[8,"ICACHE_SYNC_OP_FAULT_ST_R",4472],[8,"MMU_ENTRY_FAULT_ST_R",4472],[8,"R",4495],[8,"CACHE_MMU_FAULT_CODE_R",4495],[8,"CACHE_MMU_FAULT_CONTENT_R",4495],[8,"R",4508],[8,"CACHE_MMU_FAULT_VADDR_R",4508],[8,"W",4519],[8,"R",4519],[8,"CACHE_MMU_OWNER_R",4519],[5,"CACHE_MMU_OWNER_SPEC",4519],[8,"CACHE_MMU_OWNER_W",4519],[8,"W",4534],[8,"R",4534],[8,"CACHE_MMU_MEM_FORCE_ON_R",4534],[5,"CACHE_MMU_POWER_CTRL_SPEC",4534],[8,"CACHE_MMU_MEM_FORCE_ON_W",4534],[8,"CACHE_MMU_MEM_FORCE_PD_R",4534],[8,"CACHE_MMU_MEM_FORCE_PD_W",4534],[8,"CACHE_MMU_MEM_FORCE_PU_R",4534],[8,"CACHE_MMU_MEM_FORCE_PU_W",4534],[8,"W",4557],[5,"CACHE_PRELOAD_INT_CTRL_SPEC",4557],[8,"ICACHE_PRELOAD_INT_CLR_W",4557],[8,"R",4557],[8,"ICACHE_PRELOAD_INT_ENA_R",4557],[8,"ICACHE_PRELOAD_INT_ENA_W",4557],[8,"ICACHE_PRELOAD_INT_ST_R",4557],[8,"W",4576],[8,"R",4576],[8,"BYPASS_R",4576],[5,"CACHE_REQUEST_SPEC",4576],[8,"BYPASS_W",4576],[8,"R",4591],[8,"ICACHE_STATE_R",4591],[8,"W",4602],[5,"CACHE_SYNC_INT_CTRL_SPEC",4602],[8,"ICACHE_SYNC_INT_CLR_W",4602],[8,"R",4602],[8,"ICACHE_SYNC_INT_ENA_R",4602],[8,"ICACHE_SYNC_INT_ENA_W",4602],[8,"ICACHE_SYNC_INT_ST_R",4602],[8,"W",4621],[8,"R",4621],[8,"CACHE_FLASH_WRAP_AROUND_R",4621],[5,"CACHE_WRAP_AROUND_CTRL_SPEC",4621],[8,"CACHE_FLASH_WRAP_AROUND_W",4621],[8,"W",4636],[8,"R",4636],[8,"CLK_EN_R",4636],[5,"CLOCK_GATE_SPEC",4636],[8,"CLK_EN_W",4636],[8,"W",4651],[5,"CORE0_ACS_CACHE_INT_CLR_SPEC",4651],[8,"CORE0_DBUS_ACS_MSK_IC_INT_CLR_W",4651],[8,"CORE0_DBUS_REJECT_INT_CLR_W",4651],[8,"CORE0_DBUS_WR_IC_INT_CLR_W",4651],[8,"CORE0_IBUS_ACS_MSK_IC_INT_CLR_W",4651],[8,"CORE0_IBUS_REJECT_INT_CLR_W",4651],[8,"CORE0_IBUS_WR_IC_INT_CLR_W",4651],[8,"W",4673],[8,"R",4673],[8,"CORE0_DBUS_ACS_MSK_IC_INT_ENA_R",4673],[5,"CORE0_ACS_CACHE_INT_ENA_SPEC",4673],[8,"CORE0_DBUS_ACS_MSK_IC_INT_ENA_W",4673],[8,"CORE0_DBUS_REJECT_INT_ENA_R",4673],[8,"CORE0_DBUS_REJECT_INT_ENA_W",4673],[8,"CORE0_DBUS_WR_IC_INT_ENA_R",4673],[8,"CORE0_DBUS_WR_IC_INT_ENA_W",4673],[8,"CORE0_IBUS_ACS_MSK_IC_INT_ENA_R",4673],[8,"CORE0_IBUS_ACS_MSK_IC_INT_ENA_W",4673],[8,"CORE0_IBUS_REJECT_INT_ENA_R",4673],[8,"CORE0_IBUS_REJECT_INT_ENA_W",4673],[8,"CORE0_IBUS_WR_IC_INT_ENA_R",4673],[8,"CORE0_IBUS_WR_IC_INT_ENA_W",4673],[8,"R",4708],[8,"CORE0_DBUS_ACS_MSK_ICACHE_ST_R",4708],[8,"CORE0_DBUS_REJECT_ST_R",4708],[8,"CORE0_DBUS_WR_ICACHE_ST_R",4708],[8,"CORE0_IBUS_ACS_MSK_ICACHE_ST_R",4708],[8,"CORE0_IBUS_REJECT_ST_R",4708],[8,"CORE0_IBUS_WR_ICACHE_ST_R",4708],[8,"R",4729],[8,"CORE0_DBUS_ATTR_R",4729],[8,"CORE0_DBUS_WORLD_R",4729],[8,"R",4742],[8,"CORE0_DBUS_VADDR_R",4742],[8,"R",4753],[8,"CORE0_IBUS_ATTR_R",4753],[8,"CORE0_IBUS_WORLD_R",4753],[8,"R",4766],[8,"CORE0_IBUS_VADDR_R",4766],[8,"W",4777],[8,"R",4777],[8,"DBUS_TO_FLASH_END_VADDR_R",4777],[5,"DBUS_TO_FLASH_END_VADDR_SPEC",4777],[8,"DBUS_TO_FLASH_END_VADDR_W",4777],[8,"W",4792],[8,"R",4792],[8,"DBUS_TO_FLASH_START_VADDR_R",4792],[5,"DBUS_TO_FLASH_START_VADDR_SPEC",4792],[8,"DBUS_TO_FLASH_START_VADDR_W",4792],[8,"W",4807],[8,"R",4807],[8,"IBUS_TO_FLASH_END_VADDR_R",4807],[5,"IBUS_TO_FLASH_END_VADDR_SPEC",4807],[8,"IBUS_TO_FLASH_END_VADDR_W",4807],[8,"W",4822],[8,"R",4822],[8,"IBUS_TO_FLASH_START_VADDR_R",4822],[5,"IBUS_TO_FLASH_START_VADDR_SPEC",4822],[8,"IBUS_TO_FLASH_START_VADDR_W",4822],[8,"W",4837],[8,"R",4837],[8,"ICACHE_ATOMIC_OPERATE_ENA_R",4837],[5,"ICACHE_ATOMIC_OPERATE_ENA_SPEC",4837],[8,"ICACHE_ATOMIC_OPERATE_ENA_W",4837],[8,"W",4852],[8,"R",4852],[8,"ICACHE_ENABLE_R",4852],[5,"ICACHE_CTRL_SPEC",4852],[8,"ICACHE_ENABLE_W",4852],[8,"W",4867],[8,"R",4867],[8,"ICACHE_SHUT_DBUS_R",4867],[5,"ICACHE_CTRL1_SPEC",4867],[8,"ICACHE_SHUT_DBUS_W",4867],[8,"ICACHE_SHUT_IBUS_R",4867],[8,"ICACHE_SHUT_IBUS_W",4867],[8,"W",4886],[8,"R",4886],[8,"DONE_R",4886],[8,"ENA_R",4886],[5,"ICACHE_FREEZE_SPEC",4886],[8,"ENA_W",4886],[8,"MODE_R",4886],[8,"MODE_W",4886],[8,"W",4907],[8,"R",4907],[8,"ICACHE_SYNC_ADDR_R",4907],[5,"ICACHE_SYNC_ADDR_SPEC",4907],[8,"ICACHE_SYNC_ADDR_W",4907],[8,"W",4922],[8,"R",4922],[8,"ICACHE_INVALIDATE_ENA_R",4922],[5,"ICACHE_SYNC_CTRL_SPEC",4922],[8,"ICACHE_INVALIDATE_ENA_W",4922],[8,"ICACHE_SYNC_DONE_R",4922],[8,"W",4939],[8,"R",4939],[8,"ICACHE_SYNC_SIZE_R",4939],[5,"ICACHE_SYNC_SIZE_SPEC",4939],[8,"ICACHE_SYNC_SIZE_W",4939],[8,"W",4954],[8,"R",4954],[8,"ICACHE_TAG_MEM_FORCE_ON_R",4954],[5,"ICACHE_TAG_POWER_CTRL_SPEC",4954],[8,"ICACHE_TAG_MEM_FORCE_ON_W",4954],[8,"ICACHE_TAG_MEM_FORCE_PD_R",4954],[8,"ICACHE_TAG_MEM_FORCE_PD_W",4954],[8,"ICACHE_TAG_MEM_FORCE_PU_R",4954],[8,"ICACHE_TAG_MEM_FORCE_PU_W",4954],[8,"W",4977],[8,"R",4977],[8,"DATE_R",4977],[5,"REG_DATE_SPEC",4977],[8,"DATE_W",4977],[5,"Reg",4992],[10,"RegisterSpec",4992],[8,"BitReader",4992],[8,"BitWriter",4992],[8,"W",4992],[10,"Writable",4992],[8,"BitWriter1S",4992],[8,"BitWriter0C",4992],[8,"BitWriter1C",4992],[8,"BitWriter0S",4992],[8,"BitWriter1T",4992],[8,"BitWriter0T",4992],[8,"R",4992],[8,"FieldReader",4992],[10,"FieldSpec",4992],[8,"FieldWriter",4992],[8,"FieldWriterSafe",4992],[10,"Copy",17639],[10,"RawReg",4992],[1,"unit"],[10,"Readable",4992],[17,"Output"],[10,"FnOnce",17640],[10,"Resettable",4992],[8,"BT_SELECT",5094],[8,"CLOCK_GATE",5094],[8,"CPUSDIO_INT",5094],[8,"ENABLE",5094],[8,"ENABLE_W1TC",5094],[8,"ENABLE_W1TS",5094],[8,"FUNC_IN_SEL_CFG",5094],[8,"FUNC_OUT_SEL_CFG",5094],[8,"IN",5094],[8,"OUT",5094],[8,"OUT_W1TC",5094],[8,"OUT_W1TS",5094],[8,"PCPU_INT",5094],[8,"PCPU_NMI_INT",5094],[8,"PIN",5094],[8,"REG_DATE",5094],[8,"SDIO_SELECT",5094],[8,"STATUS",5094],[8,"STATUS_NEXT",5094],[8,"STATUS_W1TC",5094],[8,"STATUS_W1TS",5094],[8,"STRAP",5094],[8,"W",5324],[8,"R",5324],[8,"BT_SEL_R",5324],[5,"BT_SELECT_SPEC",5324],[8,"BT_SEL_W",5324],[8,"W",5339],[8,"R",5339],[8,"CLK_EN_R",5339],[5,"CLOCK_GATE_SPEC",5339],[8,"CLK_EN_W",5339],[8,"R",5354],[8,"SDIO_INT_R",5354],[8,"W",5365],[8,"R",5365],[8,"DATA_R",5365],[5,"ENABLE_SPEC",5365],[8,"DATA_W",5365],[8,"W",5380],[5,"ENABLE_W1TC_SPEC",5380],[8,"ENABLE_W1TC_W",5380],[8,"W",5392],[5,"ENABLE_W1TS_SPEC",5392],[8,"ENABLE_W1TS_W",5392],[8,"W",5404],[8,"R",5404],[8,"IN_INV_SEL_R",5404],[5,"FUNC_IN_SEL_CFG_SPEC",5404],[8,"IN_INV_SEL_W",5404],[8,"IN_SEL_R",5404],[8,"IN_SEL_W",5404],[8,"SEL_R",5404],[8,"SEL_W",5404],[8,"W",5427],[8,"R",5427],[8,"INV_SEL_R",5427],[5,"FUNC_OUT_SEL_CFG_SPEC",5427],[8,"INV_SEL_W",5427],[8,"OEN_INV_SEL_R",5427],[8,"OEN_INV_SEL_W",5427],[8,"OEN_SEL_R",5427],[8,"OEN_SEL_W",5427],[8,"OUT_SEL_R",5427],[8,"OUT_SEL_W",5427],[8,"R",5454],[8,"DATA_NEXT_R",5454],[8,"W",5465],[8,"R",5465],[8,"DATA_ORIG_R",5465],[5,"OUT_SPEC",5465],[8,"DATA_ORIG_W",5465],[8,"W",5480],[5,"OUT_W1TC_SPEC",5480],[8,"OUT_W1TC_W",5480],[8,"W",5492],[5,"OUT_W1TS_SPEC",5492],[8,"OUT_W1TS_W",5492],[8,"R",5504],[8,"PROCPU_INT_R",5504],[8,"R",5515],[8,"PROCPU_NMI_INT_R",5515],[8,"W",5526],[8,"R",5526],[8,"CONFIG_R",5526],[5,"PIN_SPEC",5526],[8,"CONFIG_W",5526],[8,"INT_ENA_R",5526],[8,"INT_ENA_W",5526],[8,"INT_TYPE_R",5526],[8,"INT_TYPE_W",5526],[8,"PAD_DRIVER_R",5526],[8,"PAD_DRIVER_W",5526],[8,"SYNC1_BYPASS_R",5526],[8,"SYNC1_BYPASS_W",5526],[8,"SYNC2_BYPASS_R",5526],[8,"SYNC2_BYPASS_W",5526],[8,"WAKEUP_ENABLE_R",5526],[8,"WAKEUP_ENABLE_W",5526],[8,"W",5565],[8,"R",5565],[8,"REG_DATE_R",5565],[5,"REG_DATE_SPEC",5565],[8,"REG_DATE_W",5565],[8,"W",5580],[8,"R",5580],[8,"SDIO_SEL_R",5580],[5,"SDIO_SELECT_SPEC",5580],[8,"SDIO_SEL_W",5580],[8,"W",5595],[8,"R",5595],[8,"INTERRUPT_R",5595],[5,"STATUS_SPEC",5595],[8,"INTERRUPT_W",5595],[8,"R",5610],[8,"STATUS_INTERRUPT_NEXT_R",5610],[8,"W",5621],[5,"STATUS_W1TC_SPEC",5621],[8,"STATUS_W1TC_W",5621],[8,"W",5633],[5,"STATUS_W1TS_SPEC",5633],[8,"STATUS_W1TS_W",5633],[8,"R",5645],[8,"STRAPPING_R",5645],[8,"CLK_CONF",5656],[8,"COMD",5656],[8,"CTR",5656],[8,"DATA",5656],[8,"DATE",5656],[8,"FIFO_CONF",5656],[8,"FIFO_ST",5656],[8,"FILTER_CFG",5656],[8,"INT_CLR",5656],[8,"INT_ENA",5656],[8,"INT_RAW",5656],[8,"INT_STATUS",5656],[8,"RXFIFO_START_ADDR",5656],[8,"SCL_HIGH_PERIOD",5656],[8,"SCL_LOW_PERIOD",5656],[8,"SCL_MAIN_ST_TIME_OUT",5656],[8,"SCL_RSTART_SETUP",5656],[8,"SCL_SP_CONF",5656],[8,"SCL_ST_TIME_OUT",5656],[8,"SCL_START_HOLD",5656],[8,"SCL_STOP_HOLD",5656],[8,"SCL_STOP_SETUP",5656],[8,"SDA_HOLD",5656],[8,"SDA_SAMPLE",5656],[8,"SR",5656],[8,"TO",5656],[8,"TXFIFO_START_ADDR",5656],[8,"W",5746],[8,"R",5746],[8,"SCLK_ACTIVE_R",5746],[5,"CLK_CONF_SPEC",5746],[8,"SCLK_ACTIVE_W",5746],[8,"SCLK_DIV_A_R",5746],[8,"SCLK_DIV_A_W",5746],[8,"SCLK_DIV_B_R",5746],[8,"SCLK_DIV_B_W",5746],[8,"SCLK_DIV_NUM_R",5746],[8,"SCLK_DIV_NUM_W",5746],[8,"SCLK_SEL_R",5746],[8,"SCLK_SEL_W",5746],[8,"W",5777],[8,"R",5777],[8,"COMMAND_R",5777],[5,"COMD_SPEC",5777],[8,"COMMAND_W",5777],[8,"COMMAND_DONE_R",5777],[8,"COMMAND_DONE_W",5777],[8,"R",5796],[8,"ARBITRATION_EN_R",5796],[8,"W",5796],[5,"CTR_SPEC",5796],[8,"ARBITRATION_EN_W",5796],[8,"CLK_EN_R",5796],[8,"CLK_EN_W",5796],[8,"CONF_UPGATE_W",5796],[8,"FSM_RST_W",5796],[8,"MS_MODE_R",5796],[8,"MS_MODE_W",5796],[8,"RX_FULL_ACK_LEVEL_R",5796],[8,"RX_FULL_ACK_LEVEL_W",5796],[8,"RX_LSB_FIRST_R",5796],[8,"RX_LSB_FIRST_W",5796],[8,"SAMPLE_SCL_LEVEL_R",5796],[8,"SAMPLE_SCL_LEVEL_W",5796],[8,"SCL_FORCE_OUT_R",5796],[8,"SCL_FORCE_OUT_W",5796],[8,"SDA_FORCE_OUT_R",5796],[8,"SDA_FORCE_OUT_W",5796],[8,"SLV_TX_AUTO_START_EN_R",5796],[8,"SLV_TX_AUTO_START_EN_W",5796],[8,"TRANS_START_W",5796],[8,"TX_LSB_FIRST_R",5796],[8,"TX_LSB_FIRST_W",5796],[8,"W",5853],[8,"R",5853],[8,"FIFO_RDATA_R",5853],[5,"DATA_SPEC",5853],[8,"FIFO_RDATA_W",5853],[8,"W",5868],[8,"R",5868],[8,"DATE_R",5868],[5,"DATE_SPEC",5868],[8,"DATE_W",5868],[8,"W",5883],[8,"R",5883],[8,"FIFO_PRT_EN_R",5883],[5,"FIFO_CONF_SPEC",5883],[8,"FIFO_PRT_EN_W",5883],[8,"NONFIFO_EN_R",5883],[8,"NONFIFO_EN_W",5883],[8,"RX_FIFO_RST_R",5883],[8,"RX_FIFO_RST_W",5883],[8,"RXFIFO_WM_THRHD_R",5883],[8,"RXFIFO_WM_THRHD_W",5883],[8,"TX_FIFO_RST_R",5883],[8,"TX_FIFO_RST_W",5883],[8,"TXFIFO_WM_THRHD_R",5883],[8,"TXFIFO_WM_THRHD_W",5883],[8,"R",5918],[8,"RXFIFO_RADDR_R",5918],[8,"RXFIFO_WADDR_R",5918],[8,"TXFIFO_RADDR_R",5918],[8,"TXFIFO_WADDR_R",5918],[8,"W",5935],[8,"R",5935],[8,"SCL_FILTER_EN_R",5935],[5,"FILTER_CFG_SPEC",5935],[8,"SCL_FILTER_EN_W",5935],[8,"SCL_FILTER_THRES_R",5935],[8,"SCL_FILTER_THRES_W",5935],[8,"SDA_FILTER_EN_R",5935],[8,"SDA_FILTER_EN_W",5935],[8,"SDA_FILTER_THRES_R",5935],[8,"SDA_FILTER_THRES_W",5935],[8,"W",5962],[5,"INT_CLR_SPEC",5962],[8,"ARBITRATION_LOST_INT_CLR_W",5962],[8,"BYTE_TRANS_DONE_INT_CLR_W",5962],[8,"DET_START_INT_CLR_W",5962],[8,"END_DETECT_INT_CLR_W",5962],[8,"MST_TXFIFO_UDF_INT_CLR_W",5962],[8,"NACK_INT_CLR_W",5962],[8,"RXFIFO_OVF_INT_CLR_W",5962],[8,"RXFIFO_UDF_INT_CLR_W",5962],[8,"RXFIFO_WM_INT_CLR_W",5962],[8,"SCL_MAIN_ST_TO_INT_CLR_W",5962],[8,"SCL_ST_TO_INT_CLR_W",5962],[8,"TIME_OUT_INT_CLR_W",5962],[8,"TRANS_COMPLETE_INT_CLR_W",5962],[8,"TRANS_START_INT_CLR_W",5962],[8,"TXFIFO_OVF_INT_CLR_W",5962],[8,"TXFIFO_WM_INT_CLR_W",5962],[8,"R",6004],[8,"ARBITRATION_LOST_INT_ENA_R",6004],[8,"W",6004],[5,"INT_ENA_SPEC",6004],[8,"ARBITRATION_LOST_INT_ENA_W",6004],[8,"BYTE_TRANS_DONE_INT_ENA_R",6004],[8,"BYTE_TRANS_DONE_INT_ENA_W",6004],[8,"DET_START_INT_ENA_R",6004],[8,"DET_START_INT_ENA_W",6004],[8,"END_DETECT_INT_ENA_R",6004],[8,"END_DETECT_INT_ENA_W",6004],[8,"MST_TXFIFO_UDF_INT_ENA_R",6004],[8,"MST_TXFIFO_UDF_INT_ENA_W",6004],[8,"NACK_INT_ENA_R",6004],[8,"NACK_INT_ENA_W",6004],[8,"RXFIFO_OVF_INT_ENA_R",6004],[8,"RXFIFO_OVF_INT_ENA_W",6004],[8,"RXFIFO_UDF_INT_ENA_R",6004],[8,"RXFIFO_UDF_INT_ENA_W",6004],[8,"RXFIFO_WM_INT_ENA_R",6004],[8,"RXFIFO_WM_INT_ENA_W",6004],[8,"SCL_MAIN_ST_TO_INT_ENA_R",6004],[8,"SCL_MAIN_ST_TO_INT_ENA_W",6004],[8,"SCL_ST_TO_INT_ENA_R",6004],[8,"SCL_ST_TO_INT_ENA_W",6004],[8,"TIME_OUT_INT_ENA_R",6004],[8,"TIME_OUT_INT_ENA_W",6004],[8,"TRANS_COMPLETE_INT_ENA_R",6004],[8,"TRANS_COMPLETE_INT_ENA_W",6004],[8,"TRANS_START_INT_ENA_R",6004],[8,"TRANS_START_INT_ENA_W",6004],[8,"TXFIFO_OVF_INT_ENA_R",6004],[8,"TXFIFO_OVF_INT_ENA_W",6004],[8,"TXFIFO_WM_INT_ENA_R",6004],[8,"TXFIFO_WM_INT_ENA_W",6004],[8,"R",6079],[8,"ARBITRATION_LOST_INT_RAW_R",6079],[8,"BYTE_TRANS_DONE_INT_RAW_R",6079],[8,"DET_START_INT_RAW_R",6079],[8,"END_DETECT_INT_RAW_R",6079],[8,"MST_TXFIFO_UDF_INT_RAW_R",6079],[8,"NACK_INT_RAW_R",6079],[8,"RXFIFO_OVF_INT_RAW_R",6079],[8,"RXFIFO_UDF_INT_RAW_R",6079],[8,"RXFIFO_WM_INT_RAW_R",6079],[8,"SCL_MAIN_ST_TO_INT_RAW_R",6079],[8,"SCL_ST_TO_INT_RAW_R",6079],[8,"TIME_OUT_INT_RAW_R",6079],[8,"TRANS_COMPLETE_INT_RAW_R",6079],[8,"TRANS_START_INT_RAW_R",6079],[8,"TXFIFO_OVF_INT_RAW_R",6079],[8,"TXFIFO_WM_INT_RAW_R",6079],[8,"R",6120],[8,"ARBITRATION_LOST_INT_ST_R",6120],[8,"BYTE_TRANS_DONE_INT_ST_R",6120],[8,"DET_START_INT_ST_R",6120],[8,"END_DETECT_INT_ST_R",6120],[8,"MST_TXFIFO_UDF_INT_ST_R",6120],[8,"NACK_INT_ST_R",6120],[8,"RXFIFO_OVF_INT_ST_R",6120],[8,"RXFIFO_UDF_INT_ST_R",6120],[8,"RXFIFO_WM_INT_ST_R",6120],[8,"SCL_MAIN_ST_TO_INT_ST_R",6120],[8,"SCL_ST_TO_INT_ST_R",6120],[8,"TIME_OUT_INT_ST_R",6120],[8,"TRANS_COMPLETE_INT_ST_R",6120],[8,"TRANS_START_INT_ST_R",6120],[8,"TXFIFO_OVF_INT_ST_R",6120],[8,"TXFIFO_WM_INT_ST_R",6120],[8,"R",6161],[8,"RXFIFO_START_ADDR_R",6161],[8,"W",6172],[8,"R",6172],[8,"SCL_HIGH_PERIOD_R",6172],[5,"SCL_HIGH_PERIOD_SPEC",6172],[8,"SCL_HIGH_PERIOD_W",6172],[8,"SCL_WAIT_HIGH_PERIOD_R",6172],[8,"SCL_WAIT_HIGH_PERIOD_W",6172],[8,"W",6191],[8,"R",6191],[8,"SCL_LOW_PERIOD_R",6191],[5,"SCL_LOW_PERIOD_SPEC",6191],[8,"SCL_LOW_PERIOD_W",6191],[8,"W",6206],[8,"R",6206],[8,"SCL_MAIN_ST_TO_I2C_R",6206],[5,"SCL_MAIN_ST_TIME_OUT_SPEC",6206],[8,"SCL_MAIN_ST_TO_I2C_W",6206],[8,"W",6221],[8,"R",6221],[8,"TIME_R",6221],[5,"SCL_RSTART_SETUP_SPEC",6221],[8,"TIME_W",6221],[8,"W",6236],[8,"R",6236],[8,"SCL_PD_EN_R",6236],[5,"SCL_SP_CONF_SPEC",6236],[8,"SCL_PD_EN_W",6236],[8,"SCL_RST_SLV_EN_R",6236],[8,"SCL_RST_SLV_EN_W",6236],[8,"SCL_RST_SLV_NUM_R",6236],[8,"SCL_RST_SLV_NUM_W",6236],[8,"SDA_PD_EN_R",6236],[8,"SDA_PD_EN_W",6236],[8,"W",6263],[8,"R",6263],[8,"SCL_ST_TO_I2C_R",6263],[5,"SCL_ST_TIME_OUT_SPEC",6263],[8,"SCL_ST_TO_I2C_W",6263],[8,"W",6278],[8,"R",6278],[8,"TIME_R",6278],[5,"SCL_START_HOLD_SPEC",6278],[8,"TIME_W",6278],[8,"W",6293],[8,"R",6293],[8,"TIME_R",6293],[5,"SCL_STOP_HOLD_SPEC",6293],[8,"TIME_W",6293],[8,"W",6308],[8,"R",6308],[8,"TIME_R",6308],[5,"SCL_STOP_SETUP_SPEC",6308],[8,"TIME_W",6308],[8,"W",6323],[8,"R",6323],[8,"TIME_R",6323],[5,"SDA_HOLD_SPEC",6323],[8,"TIME_W",6323],[8,"W",6338],[8,"R",6338],[8,"TIME_R",6338],[5,"SDA_SAMPLE_SPEC",6338],[8,"TIME_W",6338],[8,"R",6353],[8,"ARB_LOST_R",6353],[8,"BUS_BUSY_R",6353],[8,"RESP_REC_R",6353],[8,"RXFIFO_CNT_R",6353],[8,"SCL_MAIN_STATE_LAST_R",6353],[8,"SCL_STATE_LAST_R",6353],[8,"TXFIFO_CNT_R",6353],[8,"W",6376],[8,"R",6376],[8,"TIME_OUT_EN_R",6376],[5,"TO_SPEC",6376],[8,"TIME_OUT_EN_W",6376],[8,"TIME_OUT_VALUE_R",6376],[8,"TIME_OUT_VALUE_W",6376],[8,"R",6395],[8,"TXFIFO_START_ADDR_R",6395],[8,"APB_ADC_INT_MAP",6406],[8,"APB_CTRL_INTR_MAP",6406],[8,"ASSIST_DEBUG_INTR_MAP",6406],[8,"BLE_SEC_INT_MAP",6406],[8,"BLE_TIMER_INT_MAP",6406],[8,"BT_BB_INT_MAP",6406],[8,"BT_BB_NMI_MAP",6406],[8,"BT_MAC_INT_MAP",6406],[8,"CACHE_CORE0_ACS_INT_MAP",6406],[8,"CACHE_IA_INT_MAP",6406],[8,"CLOCK_GATE",6406],[8,"COEX_INT_MAP",6406],[8,"CORE_0_PIF_PMS_MONITOR_VIOLATE_SIZE_INTR_MAP",6406],[8,"CPU_INT_CLEAR",6406],[8,"CPU_INT_EIP_STATUS",6406],[8,"CPU_INT_ENABLE",6406],[8,"CPU_INT_PRI_0",6406],[8,"CPU_INT_PRI_1",6406],[8,"CPU_INT_PRI_10",6406],[8,"CPU_INT_PRI_11",6406],[8,"CPU_INT_PRI_12",6406],[8,"CPU_INT_PRI_13",6406],[8,"CPU_INT_PRI_14",6406],[8,"CPU_INT_PRI_15",6406],[8,"CPU_INT_PRI_16",6406],[8,"CPU_INT_PRI_17",6406],[8,"CPU_INT_PRI_18",6406],[8,"CPU_INT_PRI_19",6406],[8,"CPU_INT_PRI_2",6406],[8,"CPU_INT_PRI_20",6406],[8,"CPU_INT_PRI_21",6406],[8,"CPU_INT_PRI_22",6406],[8,"CPU_INT_PRI_23",6406],[8,"CPU_INT_PRI_24",6406],[8,"CPU_INT_PRI_25",6406],[8,"CPU_INT_PRI_26",6406],[8,"CPU_INT_PRI_27",6406],[8,"CPU_INT_PRI_28",6406],[8,"CPU_INT_PRI_29",6406],[8,"CPU_INT_PRI_3",6406],[8,"CPU_INT_PRI_30",6406],[8,"CPU_INT_PRI_31",6406],[8,"CPU_INT_PRI_4",6406],[8,"CPU_INT_PRI_5",6406],[8,"CPU_INT_PRI_6",6406],[8,"CPU_INT_PRI_7",6406],[8,"CPU_INT_PRI_8",6406],[8,"CPU_INT_PRI_9",6406],[8,"CPU_INT_THRESH",6406],[8,"CPU_INT_TYPE",6406],[8,"CPU_INTR_FROM_CPU_0_MAP",6406],[8,"CPU_INTR_FROM_CPU_1_MAP",6406],[8,"CPU_INTR_FROM_CPU_2_MAP",6406],[8,"CPU_INTR_FROM_CPU_3_MAP",6406],[8,"DMA_CH0_INT_MAP",6406],[8,"ECC_INT_MAP",6406],[8,"EFUSE_INT_MAP",6406],[8,"GPIO_INTERRUPT_PRO_MAP",6406],[8,"GPIO_INTERRUPT_PRO_NMI_MAP",6406],[8,"I2C_EXT0_INTR_MAP",6406],[8,"I2C_MST_INT_MAP",6406],[8,"ICACHE_PRELOAD_INT_MAP",6406],[8,"ICACHE_SYNC_INT_MAP",6406],[8,"INTERRUPT_REG_DATE",6406],[8,"INTR_STATUS_REG_0",6406],[8,"INTR_STATUS_REG_1",6406],[8,"LEDC_INT_MAP",6406],[8,"LP_TIMER_INT_MAP",6406],[8,"MAC_INTR_MAP",6406],[8,"RTC_CORE_INTR_MAP",6406],[8,"SHA_INT_MAP",6406],[8,"SPI_INTR_1_MAP",6406],[8,"SPI_INTR_2_MAP",6406],[8,"SPI_MEM_REJECT_INTR_MAP",6406],[8,"SYSTIMER_TARGET0_INT_MAP",6406],[8,"SYSTIMER_TARGET1_INT_MAP",6406],[8,"SYSTIMER_TARGET2_INT_MAP",6406],[8,"TG_T0_INT_MAP",6406],[8,"TG_WDT_INT_MAP",6406],[8,"UART1_INTR_MAP",6406],[8,"UART_INTR_MAP",6406],[8,"WIFI_BB_INT_MAP",6406],[8,"WIFI_MAC_NMI_MAP",6406],[8,"WIFI_PWR_INT_MAP",6406],[8,"R",6666],[8,"APB_ADC_INT_MAP_R",6666],[8,"W",6666],[5,"APB_ADC_INT_MAP_SPEC",6666],[8,"APB_ADC_INT_MAP_W",6666],[8,"R",6681],[8,"APB_CTRL_INTR_MAP_R",6681],[8,"W",6681],[5,"APB_CTRL_INTR_MAP_SPEC",6681],[8,"APB_CTRL_INTR_MAP_W",6681],[8,"R",6696],[8,"ASSIST_DEBUG_INTR_MAP_R",6696],[8,"W",6696],[5,"ASSIST_DEBUG_INTR_MAP_SPEC",6696],[8,"ASSIST_DEBUG_INTR_MAP_W",6696],[8,"W",6711],[8,"R",6711],[8,"BLE_SEC_INT_MAP_R",6711],[5,"BLE_SEC_INT_MAP_SPEC",6711],[8,"BLE_SEC_INT_MAP_W",6711],[8,"W",6726],[8,"R",6726],[8,"BLE_TIMER_INT_MAP_R",6726],[5,"BLE_TIMER_INT_MAP_SPEC",6726],[8,"BLE_TIMER_INT_MAP_W",6726],[8,"W",6741],[8,"R",6741],[8,"BT_BB_INT_MAP_R",6741],[5,"BT_BB_INT_MAP_SPEC",6741],[8,"BT_BB_INT_MAP_W",6741],[8,"W",6756],[8,"R",6756],[8,"BT_BB_NMI_MAP_R",6756],[5,"BT_BB_NMI_MAP_SPEC",6756],[8,"BT_BB_NMI_MAP_W",6756],[8,"W",6771],[8,"R",6771],[8,"BT_MAC_INT_MAP_R",6771],[5,"BT_MAC_INT_MAP_SPEC",6771],[8,"BT_MAC_INT_MAP_W",6771],[8,"W",6786],[8,"R",6786],[8,"CACHE_CORE0_ACS_INT_MAP_R",6786],[5,"CACHE_CORE0_ACS_INT_MAP_SPEC",6786],[8,"CACHE_CORE0_ACS_INT_MAP_W",6786],[8,"W",6801],[8,"R",6801],[8,"CACHE_IA_INT_MAP_R",6801],[5,"CACHE_IA_INT_MAP_SPEC",6801],[8,"CACHE_IA_INT_MAP_W",6801],[8,"W",6816],[8,"R",6816],[8,"REG_CLK_EN_R",6816],[5,"CLOCK_GATE_SPEC",6816],[8,"REG_CLK_EN_W",6816],[8,"W",6831],[8,"R",6831],[8,"COEX_INT_MAP_R",6831],[5,"COEX_INT_MAP_SPEC",6831],[8,"COEX_INT_MAP_W",6831],[8,"W",6846],[8,"R",6846],[8,"CORE_0_PIF_PMS_MONITOR_VIOLATE_SIZE_INTR_MAP_R",6846],[5,"CORE_0_PIF_PMS_MONITOR_VIOLATE_SIZE_INTR_MAP_SPEC",6846],[8,"CORE_0_PIF_PMS_MONITOR_VIOLATE_SIZE_INTR_MAP_W",6846],[8,"W",6861],[8,"R",6861],[8,"CPU_INT_CLEAR_R",6861],[5,"CPU_INT_CLEAR_SPEC",6861],[8,"CPU_INT_CLEAR_W",6861],[8,"R",6876],[8,"CPU_INT_EIP_STATUS_R",6876],[8,"W",6887],[8,"R",6887],[8,"CPU_INT_ENABLE_R",6887],[5,"CPU_INT_ENABLE_SPEC",6887],[8,"CPU_INT_ENABLE_W",6887],[8,"W",6902],[8,"R",6902],[8,"CPU_PRI_0_MAP_R",6902],[5,"CPU_INT_PRI_0_SPEC",6902],[8,"CPU_PRI_0_MAP_W",6902],[8,"W",6917],[8,"R",6917],[8,"CPU_PRI_1_MAP_R",6917],[5,"CPU_INT_PRI_1_SPEC",6917],[8,"CPU_PRI_1_MAP_W",6917],[8,"W",6932],[8,"R",6932],[8,"CPU_PRI_10_MAP_R",6932],[5,"CPU_INT_PRI_10_SPEC",6932],[8,"CPU_PRI_10_MAP_W",6932],[8,"W",6947],[8,"R",6947],[8,"CPU_PRI_11_MAP_R",6947],[5,"CPU_INT_PRI_11_SPEC",6947],[8,"CPU_PRI_11_MAP_W",6947],[8,"W",6962],[8,"R",6962],[8,"CPU_PRI_12_MAP_R",6962],[5,"CPU_INT_PRI_12_SPEC",6962],[8,"CPU_PRI_12_MAP_W",6962],[8,"W",6977],[8,"R",6977],[8,"CPU_PRI_13_MAP_R",6977],[5,"CPU_INT_PRI_13_SPEC",6977],[8,"CPU_PRI_13_MAP_W",6977],[8,"W",6992],[8,"R",6992],[8,"CPU_PRI_14_MAP_R",6992],[5,"CPU_INT_PRI_14_SPEC",6992],[8,"CPU_PRI_14_MAP_W",6992],[8,"W",7007],[8,"R",7007],[8,"CPU_PRI_15_MAP_R",7007],[5,"CPU_INT_PRI_15_SPEC",7007],[8,"CPU_PRI_15_MAP_W",7007],[8,"W",7022],[8,"R",7022],[8,"CPU_PRI_16_MAP_R",7022],[5,"CPU_INT_PRI_16_SPEC",7022],[8,"CPU_PRI_16_MAP_W",7022],[8,"W",7037],[8,"R",7037],[8,"CPU_PRI_17_MAP_R",7037],[5,"CPU_INT_PRI_17_SPEC",7037],[8,"CPU_PRI_17_MAP_W",7037],[8,"W",7052],[8,"R",7052],[8,"CPU_PRI_18_MAP_R",7052],[5,"CPU_INT_PRI_18_SPEC",7052],[8,"CPU_PRI_18_MAP_W",7052],[8,"W",7067],[8,"R",7067],[8,"CPU_PRI_19_MAP_R",7067],[5,"CPU_INT_PRI_19_SPEC",7067],[8,"CPU_PRI_19_MAP_W",7067],[8,"W",7082],[8,"R",7082],[8,"CPU_PRI_2_MAP_R",7082],[5,"CPU_INT_PRI_2_SPEC",7082],[8,"CPU_PRI_2_MAP_W",7082],[8,"W",7097],[8,"R",7097],[8,"CPU_PRI_20_MAP_R",7097],[5,"CPU_INT_PRI_20_SPEC",7097],[8,"CPU_PRI_20_MAP_W",7097],[8,"W",7112],[8,"R",7112],[8,"CPU_PRI_21_MAP_R",7112],[5,"CPU_INT_PRI_21_SPEC",7112],[8,"CPU_PRI_21_MAP_W",7112],[8,"W",7127],[8,"R",7127],[8,"CPU_PRI_22_MAP_R",7127],[5,"CPU_INT_PRI_22_SPEC",7127],[8,"CPU_PRI_22_MAP_W",7127],[8,"W",7142],[8,"R",7142],[8,"CPU_PRI_23_MAP_R",7142],[5,"CPU_INT_PRI_23_SPEC",7142],[8,"CPU_PRI_23_MAP_W",7142],[8,"W",7157],[8,"R",7157],[8,"CPU_PRI_24_MAP_R",7157],[5,"CPU_INT_PRI_24_SPEC",7157],[8,"CPU_PRI_24_MAP_W",7157],[8,"W",7172],[8,"R",7172],[8,"CPU_PRI_25_MAP_R",7172],[5,"CPU_INT_PRI_25_SPEC",7172],[8,"CPU_PRI_25_MAP_W",7172],[8,"W",7187],[8,"R",7187],[8,"CPU_PRI_26_MAP_R",7187],[5,"CPU_INT_PRI_26_SPEC",7187],[8,"CPU_PRI_26_MAP_W",7187],[8,"W",7202],[8,"R",7202],[8,"CPU_PRI_27_MAP_R",7202],[5,"CPU_INT_PRI_27_SPEC",7202],[8,"CPU_PRI_27_MAP_W",7202],[8,"W",7217],[8,"R",7217],[8,"CPU_PRI_28_MAP_R",7217],[5,"CPU_INT_PRI_28_SPEC",7217],[8,"CPU_PRI_28_MAP_W",7217],[8,"W",7232],[8,"R",7232],[8,"CPU_PRI_29_MAP_R",7232],[5,"CPU_INT_PRI_29_SPEC",7232],[8,"CPU_PRI_29_MAP_W",7232],[8,"W",7247],[8,"R",7247],[8,"CPU_PRI_3_MAP_R",7247],[5,"CPU_INT_PRI_3_SPEC",7247],[8,"CPU_PRI_3_MAP_W",7247],[8,"W",7262],[8,"R",7262],[8,"CPU_PRI_30_MAP_R",7262],[5,"CPU_INT_PRI_30_SPEC",7262],[8,"CPU_PRI_30_MAP_W",7262],[8,"W",7277],[8,"R",7277],[8,"CPU_PRI_31_MAP_R",7277],[5,"CPU_INT_PRI_31_SPEC",7277],[8,"CPU_PRI_31_MAP_W",7277],[8,"W",7292],[8,"R",7292],[8,"CPU_PRI_4_MAP_R",7292],[5,"CPU_INT_PRI_4_SPEC",7292],[8,"CPU_PRI_4_MAP_W",7292],[8,"W",7307],[8,"R",7307],[8,"CPU_PRI_5_MAP_R",7307],[5,"CPU_INT_PRI_5_SPEC",7307],[8,"CPU_PRI_5_MAP_W",7307],[8,"W",7322],[8,"R",7322],[8,"CPU_PRI_6_MAP_R",7322],[5,"CPU_INT_PRI_6_SPEC",7322],[8,"CPU_PRI_6_MAP_W",7322],[8,"W",7337],[8,"R",7337],[8,"CPU_PRI_7_MAP_R",7337],[5,"CPU_INT_PRI_7_SPEC",7337],[8,"CPU_PRI_7_MAP_W",7337],[8,"W",7352],[8,"R",7352],[8,"CPU_PRI_8_MAP_R",7352],[5,"CPU_INT_PRI_8_SPEC",7352],[8,"CPU_PRI_8_MAP_W",7352],[8,"W",7367],[8,"R",7367],[8,"CPU_PRI_9_MAP_R",7367],[5,"CPU_INT_PRI_9_SPEC",7367],[8,"CPU_PRI_9_MAP_W",7367],[8,"W",7382],[8,"R",7382],[8,"CPU_INT_THRESH_R",7382],[5,"CPU_INT_THRESH_SPEC",7382],[8,"CPU_INT_THRESH_W",7382],[8,"W",7397],[8,"R",7397],[8,"CPU_INT_TYPE_R",7397],[5,"CPU_INT_TYPE_SPEC",7397],[8,"CPU_INT_TYPE_W",7397],[8,"W",7412],[8,"R",7412],[8,"CPU_INTR_FROM_CPU_0_MAP_R",7412],[5,"CPU_INTR_FROM_CPU_0_MAP_SPEC",7412],[8,"CPU_INTR_FROM_CPU_0_MAP_W",7412],[8,"W",7427],[8,"R",7427],[8,"CPU_INTR_FROM_CPU_1_MAP_R",7427],[5,"CPU_INTR_FROM_CPU_1_MAP_SPEC",7427],[8,"CPU_INTR_FROM_CPU_1_MAP_W",7427],[8,"W",7442],[8,"R",7442],[8,"CPU_INTR_FROM_CPU_2_MAP_R",7442],[5,"CPU_INTR_FROM_CPU_2_MAP_SPEC",7442],[8,"CPU_INTR_FROM_CPU_2_MAP_W",7442],[8,"W",7457],[8,"R",7457],[8,"CPU_INTR_FROM_CPU_3_MAP_R",7457],[5,"CPU_INTR_FROM_CPU_3_MAP_SPEC",7457],[8,"CPU_INTR_FROM_CPU_3_MAP_W",7457],[8,"W",7472],[8,"R",7472],[8,"DMA_CH0_INT_MAP_R",7472],[5,"DMA_CH0_INT_MAP_SPEC",7472],[8,"DMA_CH0_INT_MAP_W",7472],[8,"W",7487],[8,"R",7487],[8,"ECC_INT_MAP_R",7487],[5,"ECC_INT_MAP_SPEC",7487],[8,"ECC_INT_MAP_W",7487],[8,"W",7502],[8,"R",7502],[8,"EFUSE_INT_MAP_R",7502],[5,"EFUSE_INT_MAP_SPEC",7502],[8,"EFUSE_INT_MAP_W",7502],[8,"W",7517],[8,"R",7517],[8,"GPIO_INTERRUPT_PRO_MAP_R",7517],[5,"GPIO_INTERRUPT_PRO_MAP_SPEC",7517],[8,"GPIO_INTERRUPT_PRO_MAP_W",7517],[8,"W",7532],[8,"R",7532],[8,"GPIO_INTERRUPT_PRO_NMI_MAP_R",7532],[5,"GPIO_INTERRUPT_PRO_NMI_MAP_SPEC",7532],[8,"GPIO_INTERRUPT_PRO_NMI_MAP_W",7532],[8,"W",7547],[8,"R",7547],[8,"I2C_EXT0_INTR_MAP_R",7547],[5,"I2C_EXT0_INTR_MAP_SPEC",7547],[8,"I2C_EXT0_INTR_MAP_W",7547],[8,"W",7562],[8,"R",7562],[8,"I2C_MST_INT_MAP_R",7562],[5,"I2C_MST_INT_MAP_SPEC",7562],[8,"I2C_MST_INT_MAP_W",7562],[8,"W",7577],[8,"R",7577],[8,"ICACHE_PRELOAD_INT_MAP_R",7577],[5,"ICACHE_PRELOAD_INT_MAP_SPEC",7577],[8,"ICACHE_PRELOAD_INT_MAP_W",7577],[8,"W",7592],[8,"R",7592],[8,"ICACHE_SYNC_INT_MAP_R",7592],[5,"ICACHE_SYNC_INT_MAP_SPEC",7592],[8,"ICACHE_SYNC_INT_MAP_W",7592],[8,"W",7607],[8,"R",7607],[8,"INTERRUPT_REG_DATE_R",7607],[5,"INTERRUPT_REG_DATE_SPEC",7607],[8,"INTERRUPT_REG_DATE_W",7607],[8,"R",7622],[8,"INTR_STATUS_0_R",7622],[8,"R",7633],[8,"INTR_STATUS_1_R",7633],[8,"W",7644],[8,"R",7644],[8,"LEDC_INT_MAP_R",7644],[5,"LEDC_INT_MAP_SPEC",7644],[8,"LEDC_INT_MAP_W",7644],[8,"W",7659],[8,"R",7659],[8,"LP_TIMER_INT_MAP_R",7659],[5,"LP_TIMER_INT_MAP_SPEC",7659],[8,"LP_TIMER_INT_MAP_W",7659],[8,"W",7674],[8,"R",7674],[8,"WIFI_MAC_INT_MAP_R",7674],[5,"MAC_INTR_MAP_SPEC",7674],[8,"WIFI_MAC_INT_MAP_W",7674],[8,"W",7689],[8,"R",7689],[8,"RTC_CORE_INTR_MAP_R",7689],[5,"RTC_CORE_INTR_MAP_SPEC",7689],[8,"RTC_CORE_INTR_MAP_W",7689],[8,"W",7704],[8,"R",7704],[8,"SHA_INT_MAP_R",7704],[5,"SHA_INT_MAP_SPEC",7704],[8,"SHA_INT_MAP_W",7704],[8,"W",7719],[8,"R",7719],[8,"SPI_INTR_1_MAP_R",7719],[5,"SPI_INTR_1_MAP_SPEC",7719],[8,"SPI_INTR_1_MAP_W",7719],[8,"W",7734],[8,"R",7734],[8,"SPI_INTR_2_MAP_R",7734],[5,"SPI_INTR_2_MAP_SPEC",7734],[8,"SPI_INTR_2_MAP_W",7734],[8,"W",7749],[8,"R",7749],[8,"SPI_MEM_REJECT_INTR_MAP_R",7749],[5,"SPI_MEM_REJECT_INTR_MAP_SPEC",7749],[8,"SPI_MEM_REJECT_INTR_MAP_W",7749],[8,"W",7764],[8,"R",7764],[8,"SYSTIMER_TARGET0_INT_MAP_R",7764],[5,"SYSTIMER_TARGET0_INT_MAP_SPEC",7764],[8,"SYSTIMER_TARGET0_INT_MAP_W",7764],[8,"W",7779],[8,"R",7779],[8,"SYSTIMER_TARGET1_INT_MAP_R",7779],[5,"SYSTIMER_TARGET1_INT_MAP_SPEC",7779],[8,"SYSTIMER_TARGET1_INT_MAP_W",7779],[8,"W",7794],[8,"R",7794],[8,"SYSTIMER_TARGET2_INT_MAP_R",7794],[5,"SYSTIMER_TARGET2_INT_MAP_SPEC",7794],[8,"SYSTIMER_TARGET2_INT_MAP_W",7794],[8,"W",7809],[8,"R",7809],[8,"TG_T0_INT_MAP_R",7809],[5,"TG_T0_INT_MAP_SPEC",7809],[8,"TG_T0_INT_MAP_W",7809],[8,"W",7824],[8,"R",7824],[8,"TG_WDT_INT_MAP_R",7824],[5,"TG_WDT_INT_MAP_SPEC",7824],[8,"TG_WDT_INT_MAP_W",7824],[8,"W",7839],[8,"R",7839],[8,"UART1_INTR_MAP_R",7839],[5,"UART1_INTR_MAP_SPEC",7839],[8,"UART1_INTR_MAP_W",7839],[8,"W",7854],[8,"R",7854],[8,"UART_INTR_MAP_R",7854],[5,"UART_INTR_MAP_SPEC",7854],[8,"UART_INTR_MAP_W",7854],[8,"W",7869],[8,"R",7869],[8,"WIFI_BB_INT_MAP_R",7869],[5,"WIFI_BB_INT_MAP_SPEC",7869],[8,"WIFI_BB_INT_MAP_W",7869],[8,"W",7884],[8,"R",7884],[8,"WIFI_MAC_NMI_MAP_R",7884],[5,"WIFI_MAC_NMI_MAP_SPEC",7884],[8,"WIFI_MAC_NMI_MAP_W",7884],[8,"W",7899],[8,"R",7899],[8,"WIFI_PWR_INT_MAP_R",7899],[5,"WIFI_PWR_INT_MAP_SPEC",7899],[8,"WIFI_PWR_INT_MAP_W",7899],[8,"DATE",7914],[8,"GPIO",7914],[8,"PIN_CTRL",7914],[8,"W",7932],[8,"R",7932],[8,"REG_DATE_R",7932],[5,"DATE_SPEC",7932],[8,"REG_DATE_W",7932],[8,"W",7947],[8,"R",7947],[8,"FILTER_EN_R",7947],[5,"GPIO_SPEC",7947],[8,"FILTER_EN_W",7947],[8,"FUN_DRV_R",7947],[8,"FUN_DRV_W",7947],[8,"FUN_IE_R",7947],[8,"FUN_IE_W",7947],[8,"FUN_WPD_R",7947],[8,"FUN_WPD_W",7947],[8,"FUN_WPU_R",7947],[8,"FUN_WPU_W",7947],[8,"MCU_IE_R",7947],[8,"MCU_IE_W",7947],[8,"MCU_OE_R",7947],[8,"MCU_OE_W",7947],[8,"MCU_SEL_R",7947],[8,"MCU_SEL_W",7947],[8,"MCU_WPD_R",7947],[8,"MCU_WPD_W",7947],[8,"MCU_WPU_R",7947],[8,"MCU_WPU_W",7947],[8,"SLP_SEL_R",7947],[8,"SLP_SEL_W",7947],[8,"W",8002],[8,"R",8002],[8,"CLK_OUT1_R",8002],[5,"PIN_CTRL_SPEC",8002],[8,"CLK_OUT1_W",8002],[8,"CLK_OUT2_R",8002],[8,"CLK_OUT2_W",8002],[8,"CLK_OUT3_R",8002],[8,"CLK_OUT3_W",8002],[8,"CH_CONF0",8025],[8,"CH_CONF1",8025],[8,"CH_DUTY",8025],[8,"CH_DUTY_R",8025],[8,"CH_HPOINT",8025],[8,"CONF",8025],[8,"DATE",8025],[8,"INT_CLR",8025],[8,"INT_ENA",8025],[8,"INT_RAW",8025],[8,"INT_ST",8025],[8,"TIMER_CONF",8025],[8,"TIMER_VALUE",8025],[8,"W",8117],[8,"R",8117],[8,"IDLE_LV_R",8117],[5,"CH_CONF0_SPEC",8117],[8,"IDLE_LV_W",8117],[8,"OVF_CNT_EN_R",8117],[8,"OVF_CNT_EN_W",8117],[8,"OVF_CNT_RESET_W",8117],[8,"OVF_NUM_R",8117],[8,"OVF_NUM_W",8117],[8,"PARA_UP_W",8117],[8,"SIG_OUT_EN_R",8117],[8,"SIG_OUT_EN_W",8117],[8,"TIMER_SEL_R",8117],[8,"TIMER_SEL_W",8117],[8,"W",8152],[8,"R",8152],[8,"DUTY_CYCLE_R",8152],[5,"CH_CONF1_SPEC",8152],[8,"DUTY_CYCLE_W",8152],[8,"DUTY_INC_R",8152],[8,"DUTY_INC_W",8152],[8,"DUTY_NUM_R",8152],[8,"DUTY_NUM_W",8152],[8,"DUTY_SCALE_R",8152],[8,"DUTY_SCALE_W",8152],[8,"DUTY_START_R",8152],[8,"DUTY_START_W",8152],[8,"W",8183],[8,"R",8183],[8,"DUTY_R",8183],[5,"CH_DUTY_SPEC",8183],[8,"DUTY_W",8183],[8,"R",8198],[8,"DUTY_CH0_R_R",8198],[8,"W",8209],[8,"R",8209],[8,"HPOINT_R",8209],[5,"CH_HPOINT_SPEC",8209],[8,"HPOINT_W",8209],[8,"R",8224],[8,"APB_CLK_SEL_R",8224],[8,"W",8224],[5,"CONF_SPEC",8224],[8,"APB_CLK_SEL_W",8224],[8,"CLK_EN_R",8224],[8,"CLK_EN_W",8224],[8,"W",8243],[8,"R",8243],[8,"LEDC_DATE_R",8243],[5,"DATE_SPEC",8243],[8,"LEDC_DATE_W",8243],[8,"W",8258],[5,"INT_CLR_SPEC",8258],[8,"DUTY_CHNG_END_CH0_INT_CLR_W",8258],[8,"DUTY_CHNG_END_CH1_INT_CLR_W",8258],[8,"DUTY_CHNG_END_CH2_INT_CLR_W",8258],[8,"DUTY_CHNG_END_CH3_INT_CLR_W",8258],[8,"DUTY_CHNG_END_CH4_INT_CLR_W",8258],[8,"DUTY_CHNG_END_CH5_INT_CLR_W",8258],[8,"OVF_CNT_CH0_INT_CLR_W",8258],[8,"OVF_CNT_CH1_INT_CLR_W",8258],[8,"OVF_CNT_CH2_INT_CLR_W",8258],[8,"OVF_CNT_CH3_INT_CLR_W",8258],[8,"OVF_CNT_CH4_INT_CLR_W",8258],[8,"OVF_CNT_CH5_INT_CLR_W",8258],[8,"OVF_INT_CLR_W",8258],[8,"TIMER1_OVF_INT_CLR_W",8258],[8,"TIMER2_OVF_INT_CLR_W",8258],[8,"TIMER3_OVF_INT_CLR_W",8258],[8,"W",8300],[8,"R",8300],[8,"DUTY_CHNG_END_CH0_INT_ENA_R",8300],[5,"INT_ENA_SPEC",8300],[8,"DUTY_CHNG_END_CH0_INT_ENA_W",8300],[8,"DUTY_CHNG_END_CH1_INT_ENA_R",8300],[8,"DUTY_CHNG_END_CH1_INT_ENA_W",8300],[8,"DUTY_CHNG_END_CH2_INT_ENA_R",8300],[8,"DUTY_CHNG_END_CH2_INT_ENA_W",8300],[8,"DUTY_CHNG_END_CH3_INT_ENA_R",8300],[8,"DUTY_CHNG_END_CH3_INT_ENA_W",8300],[8,"DUTY_CHNG_END_CH4_INT_ENA_R",8300],[8,"DUTY_CHNG_END_CH4_INT_ENA_W",8300],[8,"DUTY_CHNG_END_CH5_INT_ENA_R",8300],[8,"DUTY_CHNG_END_CH5_INT_ENA_W",8300],[8,"OVF_CNT_CH0_INT_ENA_R",8300],[8,"OVF_CNT_CH0_INT_ENA_W",8300],[8,"OVF_CNT_CH1_INT_ENA_R",8300],[8,"OVF_CNT_CH1_INT_ENA_W",8300],[8,"OVF_CNT_CH2_INT_ENA_R",8300],[8,"OVF_CNT_CH2_INT_ENA_W",8300],[8,"OVF_CNT_CH3_INT_ENA_R",8300],[8,"OVF_CNT_CH3_INT_ENA_W",8300],[8,"OVF_CNT_CH4_INT_ENA_R",8300],[8,"OVF_CNT_CH4_INT_ENA_W",8300],[8,"OVF_CNT_CH5_INT_ENA_R",8300],[8,"OVF_CNT_CH5_INT_ENA_W",8300],[8,"OVF_INT_ENA_R",8300],[8,"OVF_INT_ENA_W",8300],[8,"TIMER1_OVF_INT_ENA_R",8300],[8,"TIMER1_OVF_INT_ENA_W",8300],[8,"TIMER2_OVF_INT_ENA_R",8300],[8,"TIMER2_OVF_INT_ENA_W",8300],[8,"TIMER3_OVF_INT_ENA_R",8300],[8,"TIMER3_OVF_INT_ENA_W",8300],[8,"W",8375],[8,"R",8375],[8,"DUTY_CHNG_END_CH0_INT_RAW_R",8375],[5,"INT_RAW_SPEC",8375],[8,"DUTY_CHNG_END_CH0_INT_RAW_W",8375],[8,"DUTY_CHNG_END_CH1_INT_RAW_R",8375],[8,"DUTY_CHNG_END_CH1_INT_RAW_W",8375],[8,"DUTY_CHNG_END_CH2_INT_RAW_R",8375],[8,"DUTY_CHNG_END_CH2_INT_RAW_W",8375],[8,"DUTY_CHNG_END_CH3_INT_RAW_R",8375],[8,"DUTY_CHNG_END_CH3_INT_RAW_W",8375],[8,"DUTY_CHNG_END_CH4_INT_RAW_R",8375],[8,"DUTY_CHNG_END_CH4_INT_RAW_W",8375],[8,"DUTY_CHNG_END_CH5_INT_RAW_R",8375],[8,"DUTY_CHNG_END_CH5_INT_RAW_W",8375],[8,"OVF_CNT_CH0_INT_RAW_R",8375],[8,"OVF_CNT_CH0_INT_RAW_W",8375],[8,"OVF_CNT_CH1_INT_RAW_R",8375],[8,"OVF_CNT_CH1_INT_RAW_W",8375],[8,"OVF_CNT_CH2_INT_RAW_R",8375],[8,"OVF_CNT_CH2_INT_RAW_W",8375],[8,"OVF_CNT_CH3_INT_RAW_R",8375],[8,"OVF_CNT_CH3_INT_RAW_W",8375],[8,"OVF_CNT_CH4_INT_RAW_R",8375],[8,"OVF_CNT_CH4_INT_RAW_W",8375],[8,"OVF_CNT_CH5_INT_RAW_R",8375],[8,"OVF_CNT_CH5_INT_RAW_W",8375],[8,"OVF_INT_RAW_R",8375],[8,"OVF_INT_RAW_W",8375],[8,"TIMER1_OVF_INT_RAW_R",8375],[8,"TIMER1_OVF_INT_RAW_W",8375],[8,"TIMER2_OVF_INT_RAW_R",8375],[8,"TIMER2_OVF_INT_RAW_W",8375],[8,"TIMER3_OVF_INT_RAW_R",8375],[8,"TIMER3_OVF_INT_RAW_W",8375],[8,"R",8450],[8,"DUTY_CHNG_END_CH0_INT_ST_R",8450],[8,"DUTY_CHNG_END_CH1_INT_ST_R",8450],[8,"DUTY_CHNG_END_CH2_INT_ST_R",8450],[8,"DUTY_CHNG_END_CH3_INT_ST_R",8450],[8,"DUTY_CHNG_END_CH4_INT_ST_R",8450],[8,"DUTY_CHNG_END_CH5_INT_ST_R",8450],[8,"OVF_CNT_CH0_INT_ST_R",8450],[8,"OVF_CNT_CH1_INT_ST_R",8450],[8,"OVF_CNT_CH2_INT_ST_R",8450],[8,"OVF_CNT_CH3_INT_ST_R",8450],[8,"OVF_CNT_CH4_INT_ST_R",8450],[8,"OVF_CNT_CH5_INT_ST_R",8450],[8,"OVF_INT_ST_R",8450],[8,"TIMER1_OVF_INT_ST_R",8450],[8,"TIMER2_OVF_INT_ST_R",8450],[8,"TIMER3_OVF_INT_ST_R",8450],[8,"W",8491],[8,"R",8491],[8,"CLK_DIV_R",8491],[5,"TIMER_CONF_SPEC",8491],[8,"CLK_DIV_W",8491],[8,"DUTY_RES_R",8491],[8,"DUTY_RES_W",8491],[8,"PARA_UP_W",8491],[8,"PAUSE_R",8491],[8,"PAUSE_W",8491],[8,"RST_R",8491],[8,"RST_W",8491],[8,"TICK_SEL_R",8491],[8,"TICK_SEL_W",8491],[8,"R",8524],[8,"CNT_R",8524],[8,"BLE_TIMER_CLK_CONF",8535],[8,"CLK_CONF",8535],[8,"COEX_LP_CLK_CONF",8535],[8,"DATE",8535],[8,"ETM_CLK_CONF",8535],[8,"MODEM_LP_TIMER_CONF",8535],[8,"W",8561],[8,"R",8561],[8,"BLETIMER_CLK_IS_ACTIVE_R",8561],[5,"BLE_TIMER_CLK_CONF_SPEC",8561],[8,"BLETIMER_CLK_IS_ACTIVE_W",8561],[8,"BLETIMER_USE_XTAL_R",8561],[8,"BLETIMER_USE_XTAL_W",8561],[8,"W",8580],[8,"R",8580],[8,"CLK_EN_R",8580],[5,"CLK_CONF_SPEC",8580],[8,"CLK_EN_W",8580],[8,"W",8595],[8,"R",8595],[8,"COEX_LPCLK_DIV_NUM_R",8595],[5,"COEX_LP_CLK_CONF_SPEC",8595],[8,"COEX_LPCLK_DIV_NUM_W",8595],[8,"COEX_LPCLK_SEL_8M_R",8595],[8,"COEX_LPCLK_SEL_8M_W",8595],[8,"COEX_LPCLK_SEL_RTC_SLOW_R",8595],[8,"COEX_LPCLK_SEL_RTC_SLOW_W",8595],[8,"COEX_LPCLK_SEL_XTAL_R",8595],[8,"COEX_LPCLK_SEL_XTAL_W",8595],[8,"COEX_LPCLK_SEL_XTAL32K_R",8595],[8,"COEX_LPCLK_SEL_XTAL32K_W",8595],[8,"W",8626],[8,"R",8626],[8,"DATE_R",8626],[5,"DATE_SPEC",8626],[8,"DATE_W",8626],[8,"W",8641],[8,"R",8641],[8,"ETM_CLK_ACTIVE_R",8641],[5,"ETM_CLK_CONF_SPEC",8641],[8,"ETM_CLK_ACTIVE_W",8641],[8,"ETM_CLK_SEL_R",8641],[8,"ETM_CLK_SEL_W",8641],[8,"W",8660],[8,"R",8660],[8,"LP_TIMER_CLK_DIV_NUM_R",8660],[5,"MODEM_LP_TIMER_CONF_SPEC",8660],[8,"LP_TIMER_CLK_DIV_NUM_W",8660],[8,"LP_TIMER_SEL_8M_R",8660],[8,"LP_TIMER_SEL_8M_W",8660],[8,"LP_TIMER_SEL_RTC_SLOW_R",8660],[8,"LP_TIMER_SEL_RTC_SLOW_W",8660],[8,"LP_TIMER_SEL_XTAL_R",8660],[8,"LP_TIMER_SEL_XTAL_W",8660],[8,"LP_TIMER_SEL_XTAL32K_R",8660],[8,"LP_TIMER_SEL_XTAL32K_W",8660],[8,"DATA",8691],[8,"ANA_CONF",8711],[8,"BIAS_CONF",8711],[8,"BROWN_OUT",8711],[8,"CLK_CONF",8711],[8,"CNTL_DATE",8711],[8,"CNTL_DBG_MAP",8711],[8,"CNTL_DBG_SAR_SEL",8711],[8,"CNTL_DBG_SEL",8711],[8,"CNTL_GPIO_WAKEUP",8711],[8,"CNTL_RETENTION_CTRL",8711],[8,"CNTL_SENSOR_CTRL",8711],[8,"CPU_PERIOD_CONF",8711],[8,"DIAG0",8711],[8,"DIG_ISO",8711],[8,"DIG_PAD_HOLD",8711],[8,"DIG_PWC",8711],[8,"EXT_WAKEUP_CONF",8711],[8,"EXT_XTL_CONF",8711],[8,"FIB_SEL",8711],[8,"INT_CLR_RTC",8711],[8,"INT_ENA_RTC",8711],[8,"INT_ENA_RTC_W1TC",8711],[8,"INT_ENA_RTC_W1TS",8711],[8,"INT_RAW_RTC",8711],[8,"INT_ST_RTC",8711],[8,"LOW_POWER_ST",8711],[8,"OPTION1",8711],[8,"OPTIONS0",8711],[8,"PAD_HOLD",8711],[8,"PWC",8711],[8,"RESET_STATE",8711],[8,"RTC_CNTL",8711],[8,"SLOW_CLK_CONF",8711],[8,"SLP_REJECT_CAUSE",8711],[8,"SLP_REJECT_CONF",8711],[8,"SLP_TIMER0",8711],[8,"SLP_TIMER1",8711],[8,"SLP_WAKEUP_CAUSE",8711],[8,"STATE0",8711],[8,"STORE0",8711],[8,"STORE1",8711],[8,"STORE2",8711],[8,"STORE3",8711],[8,"STORE4",8711],[8,"STORE5",8711],[8,"STORE6",8711],[8,"STORE7",8711],[8,"SW_CPU_STALL",8711],[8,"SWD_CONF",8711],[8,"SWD_WPROTECT",8711],[8,"TIME_HIGH0",8711],[8,"TIME_HIGH1",8711],[8,"TIME_LOW0",8711],[8,"TIME_LOW1",8711],[8,"TIME_UPDATE",8711],[8,"TIMER1",8711],[8,"TIMER2",8711],[8,"TIMER4",8711],[8,"TIMER5",8711],[8,"ULP_CP_TIMER_1",8711],[8,"USB_CONF",8711],[8,"WAKEUP_STATE",8711],[8,"WDTCONFIG0",8711],[8,"WDTCONFIG1",8711],[8,"WDTCONFIG2",8711],[8,"WDTCONFIG3",8711],[8,"WDTCONFIG4",8711],[8,"WDTFEED",8711],[8,"WDTWPROTECT",8711],[8,"R",8926],[8,"BBPLL_CAL_SLP_START_R",8926],[8,"W",8926],[5,"ANA_CONF_SPEC",8926],[8,"BBPLL_CAL_SLP_START_W",8926],[8,"CKGEN_I2C_PU_R",8926],[8,"CKGEN_I2C_PU_W",8926],[8,"I2C_RESET_POR_FORCE_PD_R",8926],[8,"I2C_RESET_POR_FORCE_PD_W",8926],[8,"I2C_RESET_POR_FORCE_PU_R",8926],[8,"I2C_RESET_POR_FORCE_PU_W",8926],[8,"PLL_I2C_PU_R",8926],[8,"PLL_I2C_PU_W",8926],[8,"PLLA_FORCE_PD_R",8926],[8,"PLLA_FORCE_PD_W",8926],[8,"PLLA_FORCE_PU_R",8926],[8,"PLLA_FORCE_PU_W",8926],[8,"RFRX_PBUS_PU_R",8926],[8,"RFRX_PBUS_PU_W",8926],[8,"SAR_I2C_PU_R",8926],[8,"SAR_I2C_PU_W",8926],[8,"TXRF_I2C_PU_R",8926],[8,"TXRF_I2C_PU_W",8926],[8,"R",8977],[8,"BIAS_BUF_DEEP_SLP_R",8977],[8,"W",8977],[5,"BIAS_CONF_SPEC",8977],[8,"BIAS_BUF_DEEP_SLP_W",8977],[8,"BIAS_BUF_IDLE_R",8977],[8,"BIAS_BUF_IDLE_W",8977],[8,"BIAS_BUF_MONITOR_R",8977],[8,"BIAS_BUF_MONITOR_W",8977],[8,"BIAS_BUF_WAKE_R",8977],[8,"BIAS_BUF_WAKE_W",8977],[8,"BIAS_SLEEP_DEEP_SLP_R",8977],[8,"BIAS_SLEEP_DEEP_SLP_W",8977],[8,"BIAS_SLEEP_MONITOR_R",8977],[8,"BIAS_SLEEP_MONITOR_W",8977],[8,"DBG_ATTEN_ACTIVE_R",8977],[8,"DBG_ATTEN_ACTIVE_W",8977],[8,"DBG_ATTEN_DEEP_SLP_R",8977],[8,"DBG_ATTEN_DEEP_SLP_W",8977],[8,"DBG_ATTEN_MONITOR_R",8977],[8,"DBG_ATTEN_MONITOR_W",8977],[8,"DG_VDD_DRV_B_SLP_R",8977],[8,"DG_VDD_DRV_B_SLP_W",8977],[8,"DG_VDD_DRV_B_SLP_EN_R",8977],[8,"DG_VDD_DRV_B_SLP_EN_W",8977],[8,"PD_CUR_DEEP_SLP_R",8977],[8,"PD_CUR_DEEP_SLP_W",8977],[8,"PD_CUR_MONITOR_R",8977],[8,"PD_CUR_MONITOR_W",8977],[8,"W",9040],[8,"R",9040],[8,"BROWN_OUT_ANA_RST_EN_R",9040],[5,"BROWN_OUT_SPEC",9040],[8,"BROWN_OUT_ANA_RST_EN_W",9040],[8,"BROWN_OUT_CLOSE_FLASH_ENA_R",9040],[8,"BROWN_OUT_CLOSE_FLASH_ENA_W",9040],[8,"BROWN_OUT_CNT_CLR_R",9040],[8,"BROWN_OUT_CNT_CLR_W",9040],[8,"BROWN_OUT_ENA_R",9040],[8,"BROWN_OUT_ENA_W",9040],[8,"BROWN_OUT_INT_WAIT_R",9040],[8,"BROWN_OUT_INT_WAIT_W",9040],[8,"BROWN_OUT_PD_RF_ENA_R",9040],[8,"BROWN_OUT_PD_RF_ENA_W",9040],[8,"BROWN_OUT_RST_ENA_R",9040],[8,"BROWN_OUT_RST_ENA_W",9040],[8,"BROWN_OUT_RST_SEL_R",9040],[8,"BROWN_OUT_RST_SEL_W",9040],[8,"BROWN_OUT_RST_WAIT_R",9040],[8,"BROWN_OUT_RST_WAIT_W",9040],[8,"DET_R",9040],[8,"DET_W",9040],[8,"R",9091],[8,"ANA_CLK_RTC_SEL_R",9091],[8,"W",9091],[5,"CLK_CONF_SPEC",9091],[8,"ANA_CLK_RTC_SEL_W",9091],[8,"CK8M_DFREQ_R",9091],[8,"CK8M_DFREQ_W",9091],[8,"CK8M_DIV_R",9091],[8,"CK8M_DIV_W",9091],[8,"CK8M_DIV_SEL_R",9091],[8,"CK8M_DIV_SEL_W",9091],[8,"CK8M_DIV_SEL_VLD_R",9091],[8,"CK8M_DIV_SEL_VLD_W",9091],[8,"CK8M_FORCE_NOGATING_R",9091],[8,"CK8M_FORCE_NOGATING_W",9091],[8,"CK8M_FORCE_PD_R",9091],[8,"CK8M_FORCE_PD_W",9091],[8,"CK8M_FORCE_PU_R",9091],[8,"CK8M_FORCE_PU_W",9091],[8,"DIG_CLK8M_D256_EN_R",9091],[8,"DIG_CLK8M_D256_EN_W",9091],[8,"DIG_CLK8M_EN_R",9091],[8,"DIG_CLK8M_EN_W",9091],[8,"DIG_XTAL32K_EN_R",9091],[8,"DIG_XTAL32K_EN_W",9091],[8,"EFUSE_CLK_FORCE_GATING_R",9091],[8,"EFUSE_CLK_FORCE_GATING_W",9091],[8,"EFUSE_CLK_FORCE_NOGATING_R",9091],[8,"EFUSE_CLK_FORCE_NOGATING_W",9091],[8,"ENB_CK8M_R",9091],[8,"ENB_CK8M_W",9091],[8,"ENB_CK8M_DIV_R",9091],[8,"ENB_CK8M_DIV_W",9091],[8,"FAST_CLK_RTC_SEL_R",9091],[8,"FAST_CLK_RTC_SEL_W",9091],[8,"XTAL_FORCE_NOGATING_R",9091],[8,"XTAL_FORCE_NOGATING_W",9091],[8,"XTAL_GLOBAL_FORCE_GATING_R",9091],[8,"XTAL_GLOBAL_FORCE_GATING_W",9091],[8,"XTAL_GLOBAL_FORCE_NOGATING_R",9091],[8,"XTAL_GLOBAL_FORCE_NOGATING_W",9091],[8,"W",9178],[8,"R",9178],[8,"CNTL_DATE_R",9178],[5,"CNTL_DATE_SPEC",9178],[8,"CNTL_DATE_W",9178],[8,"W",9193],[8,"R",9193],[8,"GPIO_PIN0_FUN_SEL_R",9193],[5,"CNTL_DBG_MAP_SPEC",9193],[8,"GPIO_PIN0_FUN_SEL_W",9193],[8,"GPIO_PIN0_MUX_SEL_R",9193],[8,"GPIO_PIN0_MUX_SEL_W",9193],[8,"GPIO_PIN1_FUN_SEL_R",9193],[8,"GPIO_PIN1_FUN_SEL_W",9193],[8,"GPIO_PIN1_MUX_SEL_R",9193],[8,"GPIO_PIN1_MUX_SEL_W",9193],[8,"GPIO_PIN2_FUN_SEL_R",9193],[8,"GPIO_PIN2_FUN_SEL_W",9193],[8,"GPIO_PIN2_MUX_SEL_R",9193],[8,"GPIO_PIN2_MUX_SEL_W",9193],[8,"GPIO_PIN3_FUN_SEL_R",9193],[8,"GPIO_PIN3_FUN_SEL_W",9193],[8,"GPIO_PIN3_MUX_SEL_R",9193],[8,"GPIO_PIN3_MUX_SEL_W",9193],[8,"GPIO_PIN4_FUN_SEL_R",9193],[8,"GPIO_PIN4_FUN_SEL_W",9193],[8,"GPIO_PIN4_MUX_SEL_R",9193],[8,"GPIO_PIN4_MUX_SEL_W",9193],[8,"GPIO_PIN5_FUN_SEL_R",9193],[8,"GPIO_PIN5_FUN_SEL_W",9193],[8,"GPIO_PIN5_MUX_SEL_R",9193],[8,"GPIO_PIN5_MUX_SEL_W",9193],[8,"W",9252],[8,"R",9252],[8,"SAR_DEBUG_SEL_R",9252],[5,"CNTL_DBG_SAR_SEL_SPEC",9252],[8,"SAR_DEBUG_SEL_W",9252],[8,"W",9267],[8,"R",9267],[8,"DEBUG_12M_NO_GATING_R",9267],[5,"CNTL_DBG_SEL_SPEC",9267],[8,"DEBUG_12M_NO_GATING_W",9267],[8,"DEBUG_BIT_SEL_R",9267],[8,"DEBUG_BIT_SEL_W",9267],[8,"DEBUG_SEL0_R",9267],[8,"DEBUG_SEL0_W",9267],[8,"DEBUG_SEL1_R",9267],[8,"DEBUG_SEL1_W",9267],[8,"DEBUG_SEL2_R",9267],[8,"DEBUG_SEL2_W",9267],[8,"DEBUG_SEL3_R",9267],[8,"DEBUG_SEL3_W",9267],[8,"DEBUG_SEL4_R",9267],[8,"DEBUG_SEL4_W",9267],[8,"W",9306],[8,"R",9306],[8,"GPIO_PIN0_INT_TYPE_R",9306],[5,"CNTL_GPIO_WAKEUP_SPEC",9306],[8,"GPIO_PIN0_INT_TYPE_W",9306],[8,"GPIO_PIN0_WAKEUP_ENABLE_R",9306],[8,"GPIO_PIN0_WAKEUP_ENABLE_W",9306],[8,"GPIO_PIN1_INT_TYPE_R",9306],[8,"GPIO_PIN1_INT_TYPE_W",9306],[8,"GPIO_PIN1_WAKEUP_ENABLE_R",9306],[8,"GPIO_PIN1_WAKEUP_ENABLE_W",9306],[8,"GPIO_PIN2_INT_TYPE_R",9306],[8,"GPIO_PIN2_INT_TYPE_W",9306],[8,"GPIO_PIN2_WAKEUP_ENABLE_R",9306],[8,"GPIO_PIN2_WAKEUP_ENABLE_W",9306],[8,"GPIO_PIN3_INT_TYPE_R",9306],[8,"GPIO_PIN3_INT_TYPE_W",9306],[8,"GPIO_PIN3_WAKEUP_ENABLE_R",9306],[8,"GPIO_PIN3_WAKEUP_ENABLE_W",9306],[8,"GPIO_PIN4_INT_TYPE_R",9306],[8,"GPIO_PIN4_INT_TYPE_W",9306],[8,"GPIO_PIN4_WAKEUP_ENABLE_R",9306],[8,"GPIO_PIN4_WAKEUP_ENABLE_W",9306],[8,"GPIO_PIN5_INT_TYPE_R",9306],[8,"GPIO_PIN5_INT_TYPE_W",9306],[8,"GPIO_PIN5_WAKEUP_ENABLE_R",9306],[8,"GPIO_PIN5_WAKEUP_ENABLE_W",9306],[8,"GPIO_PIN_CLK_GATE_R",9306],[8,"GPIO_PIN_CLK_GATE_W",9306],[8,"GPIO_WAKEUP_STATUS_R",9306],[8,"GPIO_WAKEUP_STATUS_W",9306],[8,"GPIO_WAKEUP_STATUS_CLR_R",9306],[8,"GPIO_WAKEUP_STATUS_CLR_W",9306],[8,"W",9377],[8,"R",9377],[8,"RETENTION_CLK_SEL_R",9377],[5,"CNTL_RETENTION_CTRL_SPEC",9377],[8,"RETENTION_CLK_SEL_W",9377],[8,"RETENTION_CLKOFF_WAIT_R",9377],[8,"RETENTION_CLKOFF_WAIT_W",9377],[8,"RETENTION_DONE_WAIT_R",9377],[8,"RETENTION_DONE_WAIT_W",9377],[8,"RETENTION_EN_R",9377],[8,"RETENTION_EN_W",9377],[8,"RETENTION_WAIT_R",9377],[8,"RETENTION_WAIT_W",9377],[8,"W",9408],[8,"R",9408],[8,"FORCE_XPD_SAR_R",9408],[5,"CNTL_SENSOR_CTRL_SPEC",9408],[8,"FORCE_XPD_SAR_W",9408],[8,"SAR2_PWDET_CCT_R",9408],[8,"SAR2_PWDET_CCT_W",9408],[8,"W",9427],[8,"R",9427],[8,"CPUPERIOD_SEL_R",9427],[5,"CPU_PERIOD_CONF_SPEC",9427],[8,"CPUPERIOD_SEL_W",9427],[8,"CPUSEL_CONF_R",9427],[8,"CPUSEL_CONF_W",9427],[8,"W",9446],[8,"R",9446],[8,"LOW_POWER_DIAG1_R",9446],[5,"DIAG0_SPEC",9446],[8,"LOW_POWER_DIAG1_W",9446],[8,"W",9461],[8,"R",9461],[8,"CLR_DG_PAD_AUTOHOLD_R",9461],[5,"DIG_ISO_SPEC",9461],[8,"CLR_DG_PAD_AUTOHOLD_W",9461],[8,"DG_PAD_AUTOHOLD_R",9461],[8,"DG_PAD_AUTOHOLD_W",9461],[8,"DG_PAD_AUTOHOLD_EN_R",9461],[8,"DG_PAD_AUTOHOLD_EN_W",9461],[8,"DG_PAD_FORCE_HOLD_R",9461],[8,"DG_PAD_FORCE_HOLD_W",9461],[8,"DG_PAD_FORCE_ISO_R",9461],[8,"DG_PAD_FORCE_ISO_W",9461],[8,"DG_PAD_FORCE_NOISO_R",9461],[8,"DG_PAD_FORCE_NOISO_W",9461],[8,"DG_PAD_FORCE_UNHOLD_R",9461],[8,"DG_PAD_FORCE_UNHOLD_W",9461],[8,"DG_WRAP_FORCE_ISO_R",9461],[8,"DG_WRAP_FORCE_ISO_W",9461],[8,"DG_WRAP_FORCE_NOISO_R",9461],[8,"DG_WRAP_FORCE_NOISO_W",9461],[8,"FORCE_OFF_R",9461],[8,"FORCE_OFF_W",9461],[8,"FORCE_ON_R",9461],[8,"FORCE_ON_W",9461],[8,"W",9516],[8,"R",9516],[8,"DIG_PAD_HOLD_R",9516],[5,"DIG_PAD_HOLD_SPEC",9516],[8,"DIG_PAD_HOLD_W",9516],[8,"W",9531],[8,"R",9531],[8,"DG_WRAP_FORCE_PD_R",9531],[5,"DIG_PWC_SPEC",9531],[8,"DG_WRAP_FORCE_PD_W",9531],[8,"DG_WRAP_FORCE_PU_R",9531],[8,"DG_WRAP_FORCE_PU_W",9531],[8,"DG_WRAP_PD_EN_R",9531],[8,"DG_WRAP_PD_EN_W",9531],[8,"LSLP_MEM_FORCE_PD_R",9531],[8,"LSLP_MEM_FORCE_PD_W",9531],[8,"LSLP_MEM_FORCE_PU_R",9531],[8,"LSLP_MEM_FORCE_PU_W",9531],[8,"VDD_SPI_PD_EN_R",9531],[8,"VDD_SPI_PD_EN_W",9531],[8,"VDD_SPI_PWR_DRV_R",9531],[8,"VDD_SPI_PWR_DRV_W",9531],[8,"VDD_SPI_PWR_FORCE_R",9531],[8,"VDD_SPI_PWR_FORCE_W",9531],[8,"W",9574],[8,"R",9574],[8,"GPIO_WAKEUP_FILTER_R",9574],[5,"EXT_WAKEUP_CONF_SPEC",9574],[8,"GPIO_WAKEUP_FILTER_W",9574],[8,"W",9589],[8,"R",9589],[8,"XTL_EXT_CTR_EN_R",9589],[5,"EXT_XTL_CONF_SPEC",9589],[8,"XTL_EXT_CTR_EN_W",9589],[8,"XTL_EXT_CTR_LV_R",9589],[8,"XTL_EXT_CTR_LV_W",9589],[8,"W",9608],[8,"R",9608],[8,"FIB_SEL_R",9608],[5,"FIB_SEL_SPEC",9608],[8,"FIB_SEL_W",9608],[8,"R",9623],[8,"BBPLL_CAL_INT_CLR_R",9623],[8,"W",9623],[5,"INT_CLR_RTC_SPEC",9623],[8,"BBPLL_CAL_INT_CLR_W",9623],[8,"BROWN_OUT_INT_CLR_R",9623],[8,"BROWN_OUT_INT_CLR_W",9623],[8,"MAIN_TIMER_INT_CLR_R",9623],[8,"MAIN_TIMER_INT_CLR_W",9623],[8,"SLP_REJECT_INT_CLR_R",9623],[8,"SLP_REJECT_INT_CLR_W",9623],[8,"SLP_WAKEUP_INT_CLR_R",9623],[8,"SLP_WAKEUP_INT_CLR_W",9623],[8,"SWD_INT_CLR_R",9623],[8,"SWD_INT_CLR_W",9623],[8,"WDT_INT_CLR_R",9623],[8,"WDT_INT_CLR_W",9623],[8,"R",9662],[8,"BBPLL_CAL_INT_ENA_R",9662],[8,"W",9662],[5,"INT_ENA_RTC_SPEC",9662],[8,"BBPLL_CAL_INT_ENA_W",9662],[8,"BROWN_OUT_INT_ENA_R",9662],[8,"BROWN_OUT_INT_ENA_W",9662],[8,"MAIN_TIMER_INT_ENA_R",9662],[8,"MAIN_TIMER_INT_ENA_W",9662],[8,"SLP_REJECT_INT_ENA_R",9662],[8,"SLP_REJECT_INT_ENA_W",9662],[8,"SLP_WAKEUP_INT_ENA_R",9662],[8,"SLP_WAKEUP_INT_ENA_W",9662],[8,"SWD_INT_ENA_R",9662],[8,"SWD_INT_ENA_W",9662],[8,"WDT_INT_ENA_R",9662],[8,"WDT_INT_ENA_W",9662],[8,"R",9701],[8,"BBPLL_CAL_INT_ENA_W1TC_R",9701],[8,"W",9701],[5,"INT_ENA_RTC_W1TC_SPEC",9701],[8,"BBPLL_CAL_INT_ENA_W1TC_W",9701],[8,"BROWN_OUT_INT_ENA_W1TC_R",9701],[8,"BROWN_OUT_INT_ENA_W1TC_W",9701],[8,"MAIN_TIMER_INT_ENA_W1TC_R",9701],[8,"MAIN_TIMER_INT_ENA_W1TC_W",9701],[8,"SLP_REJECT_INT_ENA_W1TC_R",9701],[8,"SLP_REJECT_INT_ENA_W1TC_W",9701],[8,"SLP_WAKEUP_INT_ENA_W1TC_R",9701],[8,"SLP_WAKEUP_INT_ENA_W1TC_W",9701],[8,"SWD_INT_ENA_W1TC_R",9701],[8,"SWD_INT_ENA_W1TC_W",9701],[8,"WDT_INT_ENA_W1TC_R",9701],[8,"WDT_INT_ENA_W1TC_W",9701],[8,"R",9740],[8,"BBPLL_CAL_INT_ENA_W1TS_R",9740],[8,"W",9740],[5,"INT_ENA_RTC_W1TS_SPEC",9740],[8,"BBPLL_CAL_INT_ENA_W1TS_W",9740],[8,"BROWN_OUT_INT_ENA_W1TS_R",9740],[8,"BROWN_OUT_INT_ENA_W1TS_W",9740],[8,"MAIN_TIMER_INT_ENA_W1TS_R",9740],[8,"MAIN_TIMER_INT_ENA_W1TS_W",9740],[8,"SLP_REJECT_INT_ENA_W1TS_R",9740],[8,"SLP_REJECT_INT_ENA_W1TS_W",9740],[8,"SLP_WAKEUP_INT_ENA_W1TS_R",9740],[8,"SLP_WAKEUP_INT_ENA_W1TS_W",9740],[8,"SWD_INT_ENA_W1TS_R",9740],[8,"SWD_INT_ENA_W1TS_W",9740],[8,"WDT_INT_ENA_W1TS_R",9740],[8,"WDT_INT_ENA_W1TS_W",9740],[8,"R",9779],[8,"BBPLL_CAL_INT_RAW_R",9779],[8,"W",9779],[5,"INT_RAW_RTC_SPEC",9779],[8,"BBPLL_CAL_INT_RAW_W",9779],[8,"BROWN_OUT_INT_RAW_R",9779],[8,"BROWN_OUT_INT_RAW_W",9779],[8,"MAIN_TIMER_INT_RAW_R",9779],[8,"MAIN_TIMER_INT_RAW_W",9779],[8,"SLP_REJECT_INT_RAW_R",9779],[8,"SLP_REJECT_INT_RAW_W",9779],[8,"SLP_WAKEUP_INT_RAW_R",9779],[8,"SLP_WAKEUP_INT_RAW_W",9779],[8,"SWD_INT_RAW_R",9779],[8,"SWD_INT_RAW_W",9779],[8,"WDT_INT_RAW_R",9779],[8,"WDT_INT_RAW_W",9779],[8,"R",9818],[8,"BBPLL_CAL_INT_ST_R",9818],[8,"W",9818],[5,"INT_ST_RTC_SPEC",9818],[8,"BBPLL_CAL_INT_ST_W",9818],[8,"BROWN_OUT_INT_ST_R",9818],[8,"BROWN_OUT_INT_ST_W",9818],[8,"MAIN_TIMER_INT_ST_R",9818],[8,"MAIN_TIMER_INT_ST_W",9818],[8,"SLP_REJECT_INT_ST_R",9818],[8,"SLP_REJECT_INT_ST_W",9818],[8,"SLP_WAKEUP_INT_ST_R",9818],[8,"SLP_WAKEUP_INT_ST_W",9818],[8,"SWD_INT_ST_R",9818],[8,"SWD_INT_ST_W",9818],[8,"WDT_INT_ST_R",9818],[8,"WDT_INT_ST_W",9818],[8,"W",9857],[8,"R",9857],[8,"COCPU_STATE_DONE_R",9857],[5,"LOW_POWER_ST_SPEC",9857],[8,"COCPU_STATE_DONE_W",9857],[8,"COCPU_STATE_SLP_R",9857],[8,"COCPU_STATE_SLP_W",9857],[8,"COCPU_STATE_START_R",9857],[8,"COCPU_STATE_START_W",9857],[8,"COCPU_STATE_SWITCH_R",9857],[8,"COCPU_STATE_SWITCH_W",9857],[8,"IN_LOW_POWER_STATE_R",9857],[8,"IN_LOW_POWER_STATE_W",9857],[8,"IN_WAKEUP_STATE_R",9857],[8,"IN_WAKEUP_STATE_W",9857],[8,"MAIN_STATE_R",9857],[8,"MAIN_STATE_W",9857],[8,"MAIN_STATE_IN_IDLE_R",9857],[8,"MAIN_STATE_IN_IDLE_W",9857],[8,"MAIN_STATE_IN_SLP_R",9857],[8,"MAIN_STATE_IN_SLP_W",9857],[8,"MAIN_STATE_IN_WAIT_8M_R",9857],[8,"MAIN_STATE_IN_WAIT_8M_W",9857],[8,"MAIN_STATE_IN_WAIT_PLL_R",9857],[8,"MAIN_STATE_IN_WAIT_PLL_W",9857],[8,"MAIN_STATE_IN_WAIT_XTL_R",9857],[8,"MAIN_STATE_IN_WAIT_XTL_W",9857],[8,"MAIN_STATE_PLL_ON_R",9857],[8,"MAIN_STATE_PLL_ON_W",9857],[8,"MAIN_STATE_WAIT_END_R",9857],[8,"MAIN_STATE_WAIT_END_W",9857],[8,"MAIN_STATE_XTAL_ISO_R",9857],[8,"MAIN_STATE_XTAL_ISO_W",9857],[8,"RDY_FOR_WAKEUP_R",9857],[8,"RDY_FOR_WAKEUP_W",9857],[8,"TOUCH_STATE_DONE_R",9857],[8,"TOUCH_STATE_DONE_W",9857],[8,"TOUCH_STATE_SLP_R",9857],[8,"TOUCH_STATE_SLP_W",9857],[8,"TOUCH_STATE_START_R",9857],[8,"TOUCH_STATE_START_W",9857],[8,"TOUCH_STATE_SWITCH_R",9857],[8,"TOUCH_STATE_SWITCH_W",9857],[8,"XPD_DIG_R",9857],[8,"XPD_DIG_W",9857],[8,"W",9952],[8,"R",9952],[8,"FORCE_DOWNLOAD_BOOT_R",9952],[5,"OPTION1_SPEC",9952],[8,"FORCE_DOWNLOAD_BOOT_W",9952],[8,"R",9967],[8,"ANALOG_FORCE_ISO_R",9967],[8,"W",9967],[5,"OPTIONS0_SPEC",9967],[8,"ANALOG_FORCE_ISO_W",9967],[8,"ANALOG_FORCE_NOISO_R",9967],[8,"ANALOG_FORCE_NOISO_W",9967],[8,"BB_I2C_FORCE_PD_R",9967],[8,"BB_I2C_FORCE_PD_W",9967],[8,"BB_I2C_FORCE_PU_R",9967],[8,"BB_I2C_FORCE_PU_W",9967],[8,"BBPLL_FORCE_PD_R",9967],[8,"BBPLL_FORCE_PD_W",9967],[8,"BBPLL_FORCE_PU_R",9967],[8,"BBPLL_FORCE_PU_W",9967],[8,"BBPLL_I2C_FORCE_PD_R",9967],[8,"BBPLL_I2C_FORCE_PD_W",9967],[8,"BBPLL_I2C_FORCE_PU_R",9967],[8,"BBPLL_I2C_FORCE_PU_W",9967],[8,"DG_WRAP_FORCE_NORST_R",9967],[8,"DG_WRAP_FORCE_NORST_W",9967],[8,"DG_WRAP_FORCE_RST_R",9967],[8,"DG_WRAP_FORCE_RST_W",9967],[8,"SW_PROCPU_RST_R",9967],[8,"SW_PROCPU_RST_W",9967],[8,"SW_STALL_PROCPU_C0_R",9967],[8,"SW_STALL_PROCPU_C0_W",9967],[8,"SW_SYS_RST_R",9967],[8,"SW_SYS_RST_W",9967],[8,"XTL_EN_WAIT_R",9967],[8,"XTL_EN_WAIT_W",9967],[8,"XTL_EXT_CTR_SEL_R",9967],[8,"XTL_EXT_CTR_SEL_W",9967],[8,"XTL_FORCE_PD_R",9967],[8,"XTL_FORCE_PD_W",9967],[8,"XTL_FORCE_PU_R",9967],[8,"XTL_FORCE_PU_W",9967],[8,"W",10046],[8,"R",10046],[8,"GPIO_PIN0_HOLD_R",10046],[5,"PAD_HOLD_SPEC",10046],[8,"GPIO_PIN0_HOLD_W",10046],[8,"GPIO_PIN1_HOLD_R",10046],[8,"GPIO_PIN1_HOLD_W",10046],[8,"GPIO_PIN2_HOLD_R",10046],[8,"GPIO_PIN2_HOLD_W",10046],[8,"GPIO_PIN3_HOLD_R",10046],[8,"GPIO_PIN3_HOLD_W",10046],[8,"GPIO_PIN4_HOLD_R",10046],[8,"GPIO_PIN4_HOLD_W",10046],[8,"GPIO_PIN5_HOLD_R",10046],[8,"GPIO_PIN5_HOLD_W",10046],[8,"W",10081],[8,"R",10081],[8,"PAD_FORCE_HOLD_R",10081],[5,"PWC_SPEC",10081],[8,"PAD_FORCE_HOLD_W",10081],[8,"W",10096],[8,"R",10096],[8,"DRESET_MASK_PROCPU_R",10096],[5,"RESET_STATE_SPEC",10096],[8,"DRESET_MASK_PROCPU_W",10096],[8,"OCD_HALT_ON_RESET_PROCPU_R",10096],[8,"OCD_HALT_ON_RESET_PROCPU_W",10096],[8,"RESET_CAUSE_PROCPU_R",10096],[8,"RESET_CAUSE_PROCPU_W",10096],[8,"STAT_VECTOR_SEL_PROCPU_R",10096],[8,"STAT_VECTOR_SEL_PROCPU_W",10096],[8,"W",10123],[8,"R",10123],[8,"DIG_REG_CAL_EN_R",10123],[5,"RTC_CNTL_SPEC",10123],[8,"DIG_REG_CAL_EN_W",10123],[8,"REGULATOR_FORCE_PD_R",10123],[8,"REGULATOR_FORCE_PD_W",10123],[8,"REGULATOR_FORCE_PU_R",10123],[8,"REGULATOR_FORCE_PU_W",10123],[8,"SCK_DCAP_R",10123],[8,"SCK_DCAP_W",10123],[8,"R",10150],[8,"ANA_CLK_DIV_R",10150],[8,"W",10150],[5,"SLOW_CLK_CONF_SPEC",10150],[8,"ANA_CLK_DIV_W",10150],[8,"ANA_CLK_DIV_VLD_R",10150],[8,"ANA_CLK_DIV_VLD_W",10150],[8,"SLOW_CLK_NEXT_EDGE_R",10150],[8,"SLOW_CLK_NEXT_EDGE_W",10150],[8,"W",10173],[8,"R",10173],[8,"REJECT_CAUSE_R",10173],[5,"SLP_REJECT_CAUSE_SPEC",10173],[8,"REJECT_CAUSE_W",10173],[8,"W",10188],[8,"R",10188],[8,"DEEP_SLP_REJECT_EN_R",10188],[5,"SLP_REJECT_CONF_SPEC",10188],[8,"DEEP_SLP_REJECT_EN_W",10188],[8,"LIGHT_SLP_REJECT_EN_R",10188],[8,"LIGHT_SLP_REJECT_EN_W",10188],[8,"SLEEP_REJECT_ENA_R",10188],[8,"SLEEP_REJECT_ENA_W",10188],[8,"W",10211],[8,"R",10211],[8,"SLP_VAL_LO_R",10211],[5,"SLP_TIMER0_SPEC",10211],[8,"SLP_VAL_LO_W",10211],[8,"W",10226],[8,"R",10226],[8,"MAIN_TIMER_ALARM_EN_R",10226],[5,"SLP_TIMER1_SPEC",10226],[8,"MAIN_TIMER_ALARM_EN_W",10226],[8,"SLP_VAL_HI_R",10226],[8,"SLP_VAL_HI_W",10226],[8,"W",10245],[8,"R",10245],[8,"WAKEUP_CAUSE_R",10245],[5,"SLP_WAKEUP_CAUSE_SPEC",10245],[8,"WAKEUP_CAUSE_W",10245],[8,"R",10260],[8,"APB2RTC_BRIDGE_SEL_R",10260],[8,"W",10260],[5,"STATE0_SPEC",10260],[8,"APB2RTC_BRIDGE_SEL_W",10260],[8,"SDIO_ACTIVE_IND_R",10260],[8,"SDIO_ACTIVE_IND_W",10260],[8,"SLEEP_EN_R",10260],[8,"SLEEP_EN_W",10260],[8,"SLP_REJECT_R",10260],[8,"SLP_REJECT_W",10260],[8,"SLP_REJECT_CAUSE_CLR_R",10260],[8,"SLP_REJECT_CAUSE_CLR_W",10260],[8,"SLP_WAKEUP_R",10260],[8,"SLP_WAKEUP_W",10260],[8,"SW_CPU_INT_R",10260],[8,"SW_CPU_INT_W",10260],[8,"W",10299],[8,"R",10299],[8,"SCRATCH0_R",10299],[5,"STORE0_SPEC",10299],[8,"SCRATCH0_W",10299],[8,"W",10314],[8,"R",10314],[8,"SCRATCH1_R",10314],[5,"STORE1_SPEC",10314],[8,"SCRATCH1_W",10314],[8,"W",10329],[8,"R",10329],[8,"SCRATCH2_R",10329],[5,"STORE2_SPEC",10329],[8,"SCRATCH2_W",10329],[8,"W",10344],[8,"R",10344],[8,"SCRATCH3_R",10344],[5,"STORE3_SPEC",10344],[8,"SCRATCH3_W",10344],[8,"W",10359],[8,"R",10359],[8,"SCRATCH4_R",10359],[5,"STORE4_SPEC",10359],[8,"SCRATCH4_W",10359],[8,"W",10374],[8,"R",10374],[8,"SCRATCH5_R",10374],[5,"STORE5_SPEC",10374],[8,"SCRATCH5_W",10374],[8,"W",10389],[8,"R",10389],[8,"SCRATCH6_R",10389],[5,"STORE6_SPEC",10389],[8,"SCRATCH6_W",10389],[8,"W",10404],[8,"R",10404],[8,"SCRATCH7_R",10404],[5,"STORE7_SPEC",10404],[8,"SCRATCH7_W",10404],[8,"W",10419],[8,"R",10419],[8,"SW_STALL_PROCPU_C1_R",10419],[5,"SW_CPU_STALL_SPEC",10419],[8,"SW_STALL_PROCPU_C1_W",10419],[8,"W",10434],[8,"R",10434],[8,"SWD_AUTO_FEED_EN_R",10434],[5,"SWD_CONF_SPEC",10434],[8,"SWD_AUTO_FEED_EN_W",10434],[8,"SWD_BYPASS_RST_R",10434],[8,"SWD_BYPASS_RST_W",10434],[8,"SWD_DISABLE_R",10434],[8,"SWD_DISABLE_W",10434],[8,"SWD_FEED_R",10434],[8,"SWD_FEED_W",10434],[8,"SWD_FEED_INT_R",10434],[8,"SWD_FEED_INT_W",10434],[8,"SWD_RESET_FLAG_R",10434],[8,"SWD_RESET_FLAG_W",10434],[8,"SWD_RST_FLAG_CLR_R",10434],[8,"SWD_RST_FLAG_CLR_W",10434],[8,"SWD_SIGNAL_WIDTH_R",10434],[8,"SWD_SIGNAL_WIDTH_W",10434],[8,"W",10477],[8,"R",10477],[8,"SWD_WKEY_R",10477],[5,"SWD_WPROTECT_SPEC",10477],[8,"SWD_WKEY_W",10477],[8,"W",10492],[8,"R",10492],[8,"TIMER_VALUE0_HIGH_R",10492],[5,"TIME_HIGH0_SPEC",10492],[8,"TIMER_VALUE0_HIGH_W",10492],[8,"W",10507],[8,"R",10507],[8,"TIMER_VALUE1_HIGH_R",10507],[5,"TIME_HIGH1_SPEC",10507],[8,"TIMER_VALUE1_HIGH_W",10507],[8,"W",10522],[8,"R",10522],[8,"TIMER_VALUE0_LOW_R",10522],[5,"TIME_LOW0_SPEC",10522],[8,"TIMER_VALUE0_LOW_W",10522],[8,"W",10537],[8,"R",10537],[8,"TIMER_VALUE1_LOW_R",10537],[5,"TIME_LOW1_SPEC",10537],[8,"TIMER_VALUE1_LOW_W",10537],[8,"W",10552],[8,"R",10552],[8,"TIME_UPDATE_R",10552],[5,"TIME_UPDATE_SPEC",10552],[8,"TIME_UPDATE_W",10552],[8,"TIMER_SYS_RST_R",10552],[8,"TIMER_SYS_RST_W",10552],[8,"TIMER_SYS_STALL_R",10552],[8,"TIMER_SYS_STALL_W",10552],[8,"TIMER_XTL_OFF_R",10552],[8,"TIMER_XTL_OFF_W",10552],[8,"W",10579],[8,"R",10579],[8,"CK8M_WAIT_R",10579],[5,"TIMER1_SPEC",10579],[8,"CK8M_WAIT_W",10579],[8,"CPU_STALL_EN_R",10579],[8,"CPU_STALL_EN_W",10579],[8,"CPU_STALL_WAIT_R",10579],[8,"CPU_STALL_WAIT_W",10579],[8,"PLL_BUF_WAIT_R",10579],[8,"PLL_BUF_WAIT_W",10579],[8,"XTL_BUF_WAIT_R",10579],[8,"XTL_BUF_WAIT_W",10579],[8,"W",10610],[8,"R",10610],[8,"MIN_TIME_CK8M_OFF_R",10610],[5,"TIMER2_SPEC",10610],[8,"MIN_TIME_CK8M_OFF_W",10610],[8,"W",10625],[8,"R",10625],[8,"DG_WRAP_POWERUP_TIMER_R",10625],[5,"TIMER4_SPEC",10625],[8,"DG_WRAP_POWERUP_TIMER_W",10625],[8,"DG_WRAP_WAIT_TIMER_R",10625],[8,"DG_WRAP_WAIT_TIMER_W",10625],[8,"W",10644],[8,"R",10644],[8,"MIN_SLP_VAL_R",10644],[5,"TIMER5_SPEC",10644],[8,"MIN_SLP_VAL_W",10644],[8,"W",10659],[8,"R",10659],[8,"ULP_CP_TIMER_SLP_CYCLE_R",10659],[5,"ULP_CP_TIMER_1_SPEC",10659],[8,"ULP_CP_TIMER_SLP_CYCLE_W",10659],[8,"W",10674],[8,"R",10674],[8,"IO_MUX_RESET_DISABLE_R",10674],[5,"USB_CONF_SPEC",10674],[8,"IO_MUX_RESET_DISABLE_W",10674],[8,"W",10689],[8,"R",10689],[8,"WAKEUP_ENA_R",10689],[5,"WAKEUP_STATE_SPEC",10689],[8,"WAKEUP_ENA_W",10689],[8,"W",10704],[8,"R",10704],[8,"WDT_CHIP_RESET_EN_R",10704],[5,"WDTCONFIG0_SPEC",10704],[8,"WDT_CHIP_RESET_EN_W",10704],[8,"WDT_CHIP_RESET_WIDTH_R",10704],[8,"WDT_CHIP_RESET_WIDTH_W",10704],[8,"WDT_CPU_RESET_LENGTH_R",10704],[8,"WDT_CPU_RESET_LENGTH_W",10704],[8,"WDT_EN_R",10704],[8,"WDT_EN_W",10704],[8,"WDT_FLASHBOOT_MOD_EN_R",10704],[8,"WDT_FLASHBOOT_MOD_EN_W",10704],[8,"WDT_PAUSE_IN_SLP_R",10704],[8,"WDT_PAUSE_IN_SLP_W",10704],[8,"WDT_PROCPU_RESET_EN_R",10704],[8,"WDT_PROCPU_RESET_EN_W",10704],[8,"WDT_STG0_R",10704],[8,"WDT_STG0_W",10704],[8,"WDT_STG1_R",10704],[8,"WDT_STG1_W",10704],[8,"WDT_STG2_R",10704],[8,"WDT_STG2_W",10704],[8,"WDT_STG3_R",10704],[8,"WDT_STG3_W",10704],[8,"WDT_SYS_RESET_LENGTH_R",10704],[8,"WDT_SYS_RESET_LENGTH_W",10704],[8,"W",10763],[8,"R",10763],[8,"WDT_STG0_HOLD_R",10763],[5,"WDTCONFIG1_SPEC",10763],[8,"WDT_STG0_HOLD_W",10763],[8,"W",10778],[8,"R",10778],[8,"WDT_STG1_HOLD_R",10778],[5,"WDTCONFIG2_SPEC",10778],[8,"WDT_STG1_HOLD_W",10778],[8,"W",10793],[8,"R",10793],[8,"WDT_STG2_HOLD_R",10793],[5,"WDTCONFIG3_SPEC",10793],[8,"WDT_STG2_HOLD_W",10793],[8,"W",10808],[8,"R",10808],[8,"WDT_STG3_HOLD_R",10808],[5,"WDTCONFIG4_SPEC",10808],[8,"WDT_STG3_HOLD_W",10808],[8,"W",10823],[8,"R",10823],[8,"WDT_FEED_R",10823],[5,"WDTFEED_SPEC",10823],[8,"WDT_FEED_W",10823],[8,"W",10838],[8,"R",10838],[8,"WDT_WKEY_R",10838],[5,"WDTWPROTECT_SPEC",10838],[8,"WDT_WKEY_W",10838],[8,"APB_PERIPHERAL_ACCESS_0",10853],[8,"APB_PERIPHERAL_ACCESS_1",10853],[8,"CACHE_MMU_ACCESS_0",10853],[8,"CACHE_MMU_ACCESS_1",10853],[8,"CACHE_TAG_ACCESS_0",10853],[8,"CACHE_TAG_ACCESS_1",10853],[8,"CLOCK_GATE",10853],[8,"INTERNAL_SRAM_USAGE_0",10853],[8,"INTERNAL_SRAM_USAGE_1",10853],[8,"INTERNAL_SRAM_USAGE_3",10853],[8,"PIF_ACCESS_MONITOR_0",10853],[8,"PIF_ACCESS_MONITOR_1",10853],[8,"PIF_ACCESS_MONITOR_2",10853],[8,"PIF_ACCESS_MONITOR_3",10853],[8,"ROM_TABLE",10853],[8,"ROM_TABLE_LOCK",10853],[8,"SENSITIVE_REG_DATE",10853],[8,"XTS_AES_KEY_UPDATE",10853],[8,"R",10915],[8,"APB_PERIPHERAL_ACCESS_LOCK_R",10915],[8,"W",10915],[5,"APB_PERIPHERAL_ACCESS_0_SPEC",10915],[8,"APB_PERIPHERAL_ACCESS_LOCK_W",10915],[8,"R",10930],[8,"APB_PERIPHERAL_ACCESS_SPLIT_BURST_R",10930],[8,"W",10930],[5,"APB_PERIPHERAL_ACCESS_1_SPEC",10930],[8,"APB_PERIPHERAL_ACCESS_SPLIT_BURST_W",10930],[8,"W",10945],[8,"R",10945],[8,"CACHE_MMU_ACCESS_LOCK_R",10945],[5,"CACHE_MMU_ACCESS_0_SPEC",10945],[8,"CACHE_MMU_ACCESS_LOCK_W",10945],[8,"W",10960],[8,"R",10960],[8,"PRO_MMU_RD_ACS_R",10960],[5,"CACHE_MMU_ACCESS_1_SPEC",10960],[8,"PRO_MMU_RD_ACS_W",10960],[8,"PRO_MMU_WR_ACS_R",10960],[8,"PRO_MMU_WR_ACS_W",10960],[8,"W",10979],[8,"R",10979],[8,"CACHE_TAG_ACCESS_LOCK_R",10979],[5,"CACHE_TAG_ACCESS_0_SPEC",10979],[8,"CACHE_TAG_ACCESS_LOCK_W",10979],[8,"W",10994],[8,"R",10994],[8,"PRO_D_TAG_RD_ACS_R",10994],[5,"CACHE_TAG_ACCESS_1_SPEC",10994],[8,"PRO_D_TAG_RD_ACS_W",10994],[8,"PRO_D_TAG_WR_ACS_R",10994],[8,"PRO_D_TAG_WR_ACS_W",10994],[8,"PRO_I_TAG_RD_ACS_R",10994],[8,"PRO_I_TAG_RD_ACS_W",10994],[8,"PRO_I_TAG_WR_ACS_R",10994],[8,"PRO_I_TAG_WR_ACS_W",10994],[8,"W",11021],[8,"R",11021],[8,"CLK_EN_R",11021],[5,"CLOCK_GATE_SPEC",11021],[8,"CLK_EN_W",11021],[8,"W",11036],[8,"R",11036],[8,"INTERNAL_SRAM_USAGE_LOCK_R",11036],[5,"INTERNAL_SRAM_USAGE_0_SPEC",11036],[8,"INTERNAL_SRAM_USAGE_LOCK_W",11036],[8,"W",11051],[8,"R",11051],[8,"INTERNAL_SRAM_USAGE_CPU_CACHE_R",11051],[5,"INTERNAL_SRAM_USAGE_1_SPEC",11051],[8,"INTERNAL_SRAM_USAGE_CPU_CACHE_W",11051],[8,"INTERNAL_SRAM_USAGE_CPU_SRAM_R",11051],[8,"INTERNAL_SRAM_USAGE_CPU_SRAM_W",11051],[8,"W",11070],[8,"R",11070],[8,"INTERNAL_SRAM_ALLOC_MAC_DUMP_R",11070],[5,"INTERNAL_SRAM_USAGE_3_SPEC",11070],[8,"INTERNAL_SRAM_ALLOC_MAC_DUMP_W",11070],[8,"INTERNAL_SRAM_USAGE_MAC_DUMP_SRAM_R",11070],[8,"INTERNAL_SRAM_USAGE_MAC_DUMP_SRAM_W",11070],[8,"W",11089],[8,"R",11089],[8,"PIF_ACCESS_MONITOR_LOCK_R",11089],[5,"PIF_ACCESS_MONITOR_0_SPEC",11089],[8,"PIF_ACCESS_MONITOR_LOCK_W",11089],[8,"W",11104],[8,"R",11104],[8,"PIF_ACCESS_MONITOR_NONWORD_VIOLATE_CLR_R",11104],[5,"PIF_ACCESS_MONITOR_1_SPEC",11104],[8,"PIF_ACCESS_MONITOR_NONWORD_VIOLATE_CLR_W",11104],[8,"PIF_ACCESS_MONITOR_NONWORD_VIOLATE_EN_R",11104],[8,"PIF_ACCESS_MONITOR_NONWORD_VIOLATE_EN_W",11104],[8,"R",11123],[8,"PIF_ACCESS_MONITOR_NONWORD_VIOLATE_INTR_R",11123],[8,"PIF_ACCESS_MONITOR_NONWORD_VIOLATE_STATUS_HSIZE_R",11123],[8,"R",11136],[8,"PIF_ACCESS_MONITOR_NONWORD_VIOLATE_STATUS_HADDR_R",11136],[8,"W",11147],[8,"R",11147],[8,"ROM_TABLE_R",11147],[5,"ROM_TABLE_SPEC",11147],[8,"ROM_TABLE_W",11147],[8,"W",11162],[8,"R",11162],[8,"ROM_TABLE_LOCK_R",11162],[5,"ROM_TABLE_LOCK_SPEC",11162],[8,"ROM_TABLE_LOCK_W",11162],[8,"W",11177],[8,"R",11177],[8,"SENSITIVE_REG_DATE_R",11177],[5,"SENSITIVE_REG_DATE_SPEC",11177],[8,"SENSITIVE_REG_DATE_W",11177],[8,"W",11192],[8,"R",11192],[8,"XTS_AES_KEY_UPDATE_R",11192],[5,"XTS_AES_KEY_UPDATE_SPEC",11192],[8,"XTS_AES_KEY_UPDATE_W",11192],[8,"BUSY",11207],[8,"CLEAR_IRQ",11207],[8,"CONTINUE",11207],[8,"DATE",11207],[8,"DMA_BLOCK_NUM",11207],[8,"DMA_CONTINUE",11207],[8,"DMA_START",11207],[8,"H_MEM",11207],[8,"IRQ_ENA",11207],[8,"M_MEM",11207],[8,"MODE",11207],[8,"START",11207],[8,"T_LENGTH",11207],[8,"T_STRING",11207],[8,"R",11259],[8,"STATE_R",11259],[8,"W",11270],[5,"CLEAR_IRQ_SPEC",11270],[8,"CLEAR_INTERRUPT_W",11270],[8,"W",11282],[5,"CONTINUE_SPEC",11282],[8,"CONTINUE_W",11282],[8,"W",11294],[8,"R",11294],[8,"DATE_R",11294],[5,"DATE_SPEC",11294],[8,"DATE_W",11294],[8,"W",11309],[8,"R",11309],[8,"DMA_BLOCK_NUM_R",11309],[5,"DMA_BLOCK_NUM_SPEC",11309],[8,"DMA_BLOCK_NUM_W",11309],[8,"W",11324],[5,"DMA_CONTINUE_SPEC",11324],[8,"DMA_CONTINUE_W",11324],[8,"W",11336],[5,"DMA_START_SPEC",11336],[8,"DMA_START_W",11336],[8,"W",11348],[8,"W",11359],[8,"R",11359],[8,"INTERRUPT_ENA_R",11359],[5,"IRQ_ENA_SPEC",11359],[8,"INTERRUPT_ENA_W",11359],[8,"W",11374],[8,"W",11385],[8,"R",11385],[8,"MODE_R",11385],[5,"MODE_SPEC",11385],[8,"MODE_W",11385],[8,"W",11400],[5,"START_SPEC",11400],[8,"START_W",11400],[8,"W",11412],[8,"R",11412],[8,"T_LENGTH_R",11412],[5,"T_LENGTH_SPEC",11412],[8,"T_LENGTH_W",11412],[8,"W",11427],[8,"R",11427],[8,"T_STRING_R",11427],[5,"T_STRING_SPEC",11427],[8,"T_STRING_W",11427],[8,"CACHE_FCTRL",11442],[8,"CLOCK",11442],[8,"CLOCK_GATE",11442],[8,"CORE_CLK_SEL",11442],[8,"CTRL",11442],[8,"CTRL1",11442],[8,"CTRL2",11442],[8,"DATE",11442],[8,"DIN_MODE",11442],[8,"DIN_NUM",11442],[8,"DOUT_MODE",11442],[8,"FSM",11442],[8,"MISC",11442],[8,"RD_STATUS",11442],[8,"TIMING_CALI",11442],[8,"USER",11442],[8,"USER1",11442],[8,"USER2",11442],[8,"W",11504],[8,"R",11504],[8,"CACHE_FLASH_USR_CMD_R",11504],[5,"CACHE_FCTRL_SPEC",11504],[8,"CACHE_FLASH_USR_CMD_W",11504],[8,"CACHE_REQ_EN_R",11504],[8,"CACHE_REQ_EN_W",11504],[8,"CACHE_USR_ADDR_4BYTE_R",11504],[8,"CACHE_USR_ADDR_4BYTE_W",11504],[8,"FADDR_DUAL_R",11504],[8,"FADDR_DUAL_W",11504],[8,"FADDR_QUAD_R",11504],[8,"FADDR_QUAD_W",11504],[8,"FDIN_DUAL_R",11504],[8,"FDIN_DUAL_W",11504],[8,"FDIN_QUAD_R",11504],[8,"FDIN_QUAD_W",11504],[8,"FDOUT_DUAL_R",11504],[8,"FDOUT_DUAL_W",11504],[8,"FDOUT_QUAD_R",11504],[8,"FDOUT_QUAD_W",11504],[8,"W",11551],[8,"R",11551],[8,"CLK_EQU_SYSCLK_R",11551],[5,"CLOCK_SPEC",11551],[8,"CLK_EQU_SYSCLK_W",11551],[8,"CLKCNT_H_R",11551],[8,"CLKCNT_H_W",11551],[8,"CLKCNT_L_R",11551],[8,"CLKCNT_L_W",11551],[8,"CLKCNT_N_R",11551],[8,"CLKCNT_N_W",11551],[8,"W",11578],[8,"R",11578],[8,"CLK_EN_R",11578],[5,"CLOCK_GATE_SPEC",11578],[8,"CLK_EN_W",11578],[8,"W",11593],[8,"R",11593],[8,"SPI01_CLK_SEL_R",11593],[5,"CORE_CLK_SEL_SPEC",11593],[8,"SPI01_CLK_SEL_W",11593],[8,"W",11608],[8,"R",11608],[8,"D_POL_R",11608],[5,"CTRL_SPEC",11608],[8,"D_POL_W",11608],[8,"FASTRD_MODE_R",11608],[8,"FASTRD_MODE_W",11608],[8,"FCMD_DUAL_R",11608],[8,"FCMD_DUAL_W",11608],[8,"FCMD_QUAD_R",11608],[8,"FCMD_QUAD_W",11608],[8,"FDUMMY_OUT_R",11608],[8,"FDUMMY_OUT_W",11608],[8,"FREAD_DIO_R",11608],[8,"FREAD_DIO_W",11608],[8,"FREAD_DUAL_R",11608],[8,"FREAD_DUAL_W",11608],[8,"FREAD_QIO_R",11608],[8,"FREAD_QIO_W",11608],[8,"FREAD_QUAD_R",11608],[8,"FREAD_QUAD_W",11608],[8,"Q_POL_R",11608],[8,"Q_POL_W",11608],[8,"WP_R",11608],[8,"WP_W",11608],[8,"W",11663],[8,"R",11663],[8,"CLK_MODE_R",11663],[5,"CTRL1_SPEC",11663],[8,"CLK_MODE_W",11663],[8,"RXFIFO_RST_W",11663],[8,"W",11680],[8,"R",11680],[8,"CS_HOLD_DELAY_R",11680],[5,"CTRL2_SPEC",11680],[8,"CS_HOLD_DELAY_W",11680],[8,"CS_HOLD_TIME_R",11680],[8,"CS_HOLD_TIME_W",11680],[8,"CS_SETUP_TIME_R",11680],[8,"CS_SETUP_TIME_W",11680],[8,"SYNC_RESET_W",11680],[8,"W",11705],[8,"R",11705],[8,"DATE_R",11705],[5,"DATE_SPEC",11705],[8,"DATE_W",11705],[8,"R",11720],[8,"DIN0_MODE_R",11720],[8,"DIN1_MODE_R",11720],[8,"DIN2_MODE_R",11720],[8,"DIN3_MODE_R",11720],[8,"R",11737],[8,"DIN0_NUM_R",11737],[8,"DIN1_NUM_R",11737],[8,"DIN2_NUM_R",11737],[8,"DIN3_NUM_R",11737],[8,"R",11754],[8,"DOUT0_MODE_R",11754],[8,"DOUT1_MODE_R",11754],[8,"DOUT2_MODE_R",11754],[8,"DOUT3_MODE_R",11754],[8,"W",11771],[8,"R",11771],[8,"CSPI_LOCK_DELAY_TIME_R",11771],[5,"FSM_SPEC",11771],[8,"CSPI_LOCK_DELAY_TIME_W",11771],[8,"CSPI_ST_R",11771],[8,"EM_ST_R",11771],[8,"W",11790],[8,"R",11790],[8,"CK_IDLE_EDGE_R",11790],[5,"MISC_SPEC",11790],[8,"CK_IDLE_EDGE_W",11790],[8,"CS_KEEP_ACTIVE_R",11790],[8,"CS_KEEP_ACTIVE_W",11790],[8,"CSPI_ST_TRANS_END_R",11790],[8,"CSPI_ST_TRANS_END_W",11790],[8,"CSPI_ST_TRANS_END_INT_ENA_R",11790],[8,"CSPI_ST_TRANS_END_INT_ENA_W",11790],[8,"TRANS_END_R",11790],[8,"TRANS_END_W",11790],[8,"TRANS_END_INT_ENA_R",11790],[8,"TRANS_END_INT_ENA_W",11790],[8,"W",11825],[8,"R",11825],[8,"WB_MODE_R",11825],[5,"RD_STATUS_SPEC",11825],[8,"WB_MODE_W",11825],[8,"R",11840],[8,"EXTRA_DUMMY_CYCLELEN_R",11840],[8,"TIMING_CALI_R",11840],[8,"TIMING_CLK_ENA_R",11840],[8,"W",11855],[8,"R",11855],[8,"CK_OUT_EDGE_R",11855],[5,"USER_SPEC",11855],[8,"CK_OUT_EDGE_W",11855],[8,"CS_HOLD_R",11855],[8,"CS_HOLD_W",11855],[8,"CS_SETUP_R",11855],[8,"CS_SETUP_W",11855],[8,"USR_DUMMY_R",11855],[8,"USR_DUMMY_W",11855],[8,"USR_DUMMY_IDLE_R",11855],[8,"USR_DUMMY_IDLE_W",11855],[8,"W",11886],[8,"R",11886],[8,"USR_ADDR_BITLEN_R",11886],[5,"USER1_SPEC",11886],[8,"USR_ADDR_BITLEN_W",11886],[8,"USR_DUMMY_CYCLELEN_R",11886],[8,"USR_DUMMY_CYCLELEN_W",11886],[8,"W",11905],[8,"R",11905],[8,"USR_COMMAND_BITLEN_R",11905],[5,"USER2_SPEC",11905],[8,"USR_COMMAND_BITLEN_W",11905],[8,"USR_COMMAND_VALUE_R",11905],[8,"USR_COMMAND_VALUE_W",11905],[8,"ADDR",11924],[8,"CACHE_FCTRL",11924],[8,"CLOCK",11924],[8,"CLOCK_GATE",11924],[8,"CMD",11924],[8,"CTRL",11924],[8,"CTRL1",11924],[8,"CTRL2",11924],[8,"DATE",11924],[8,"FLASH_SUS_CMD",11924],[8,"FLASH_SUS_CTRL",11924],[8,"FLASH_WAITI_CTRL",11924],[8,"INT_CLR",11924],[8,"INT_ENA",11924],[8,"INT_RAW",11924],[8,"INT_ST",11924],[8,"MISC",11924],[8,"MISO_DLEN",11924],[8,"MOSI_DLEN",11924],[8,"RD_STATUS",11924],[8,"SUS_STATUS",11924],[8,"TIMING_CALI",11924],[8,"TX_CRC",11924],[8,"USER",11924],[8,"USER1",11924],[8,"USER2",11924],[8,"W0",11924],[8,"W1",11924],[8,"W10",11924],[8,"W11",11924],[8,"W12",11924],[8,"W13",11924],[8,"W14",11924],[8,"W15",11924],[8,"W2",11924],[8,"W3",11924],[8,"W4",11924],[8,"W5",11924],[8,"W6",11924],[8,"W7",11924],[8,"W8",11924],[8,"W9",11924],[8,"W",12058],[8,"R",12058],[8,"USR_ADDR_VALUE_R",12058],[5,"ADDR_SPEC",12058],[8,"USR_ADDR_VALUE_W",12058],[8,"W",12073],[8,"R",12073],[8,"CACHE_USR_ADDR_4BYTE_R",12073],[5,"CACHE_FCTRL_SPEC",12073],[8,"CACHE_USR_ADDR_4BYTE_W",12073],[8,"FADDR_DUAL_R",12073],[8,"FADDR_DUAL_W",12073],[8,"FADDR_QUAD_R",12073],[8,"FADDR_QUAD_W",12073],[8,"FDIN_DUAL_R",12073],[8,"FDIN_DUAL_W",12073],[8,"FDIN_QUAD_R",12073],[8,"FDIN_QUAD_W",12073],[8,"FDOUT_DUAL_R",12073],[8,"FDOUT_DUAL_W",12073],[8,"FDOUT_QUAD_R",12073],[8,"FDOUT_QUAD_W",12073],[8,"W",12112],[8,"R",12112],[8,"CLK_EQU_SYSCLK_R",12112],[5,"CLOCK_SPEC",12112],[8,"CLK_EQU_SYSCLK_W",12112],[8,"CLKCNT_H_R",12112],[8,"CLKCNT_H_W",12112],[8,"CLKCNT_L_R",12112],[8,"CLKCNT_L_W",12112],[8,"CLKCNT_N_R",12112],[8,"CLKCNT_N_W",12112],[8,"W",12139],[8,"R",12139],[8,"CLK_EN_R",12139],[5,"CLOCK_GATE_SPEC",12139],[8,"CLK_EN_W",12139],[8,"W",12154],[8,"R",12154],[8,"FLASH_BE_R",12154],[5,"CMD_SPEC",12154],[8,"FLASH_BE_W",12154],[8,"FLASH_CE_R",12154],[8,"FLASH_CE_W",12154],[8,"FLASH_DP_R",12154],[8,"FLASH_DP_W",12154],[8,"FLASH_HPM_R",12154],[8,"FLASH_HPM_W",12154],[8,"FLASH_PE_R",12154],[8,"FLASH_PE_W",12154],[8,"FLASH_PP_R",12154],[8,"FLASH_PP_W",12154],[8,"FLASH_RDID_R",12154],[8,"FLASH_RDID_W",12154],[8,"FLASH_RDSR_R",12154],[8,"FLASH_RDSR_W",12154],[8,"FLASH_READ_R",12154],[8,"FLASH_READ_W",12154],[8,"FLASH_RES_R",12154],[8,"FLASH_RES_W",12154],[8,"FLASH_SE_R",12154],[8,"FLASH_SE_W",12154],[8,"FLASH_WRDI_R",12154],[8,"FLASH_WRDI_W",12154],[8,"FLASH_WREN_R",12154],[8,"FLASH_WREN_W",12154],[8,"FLASH_WRSR_R",12154],[8,"FLASH_WRSR_W",12154],[8,"MSPI_ST_R",12154],[8,"SPI1_MST_ST_R",12154],[8,"USR_R",12154],[8,"USR_W",12154],[8,"W",12229],[8,"R",12229],[8,"D_POL_R",12229],[5,"CTRL_SPEC",12229],[8,"D_POL_W",12229],[8,"FASTRD_MODE_R",12229],[8,"FASTRD_MODE_W",12229],[8,"FCMD_DUAL_R",12229],[8,"FCMD_DUAL_W",12229],[8,"FCMD_QUAD_R",12229],[8,"FCMD_QUAD_W",12229],[8,"FCS_CRC_EN_R",12229],[8,"FCS_CRC_EN_W",12229],[8,"FDUMMY_OUT_R",12229],[8,"FDUMMY_OUT_W",12229],[8,"FREAD_DIO_R",12229],[8,"FREAD_DIO_W",12229],[8,"FREAD_DUAL_R",12229],[8,"FREAD_DUAL_W",12229],[8,"FREAD_QIO_R",12229],[8,"FREAD_QIO_W",12229],[8,"FREAD_QUAD_R",12229],[8,"FREAD_QUAD_W",12229],[8,"Q_POL_R",12229],[8,"Q_POL_W",12229],[8,"RESANDRES_R",12229],[8,"RESANDRES_W",12229],[8,"TX_CRC_EN_R",12229],[8,"TX_CRC_EN_W",12229],[8,"WP_R",12229],[8,"WP_W",12229],[8,"WRSR_2B_R",12229],[8,"WRSR_2B_W",12229],[8,"W",12300],[8,"R",12300],[8,"CLK_MODE_R",12300],[5,"CTRL1_SPEC",12300],[8,"CLK_MODE_W",12300],[8,"CS_HOLD_DLY_RES_R",12300],[8,"CS_HOLD_DLY_RES_W",12300],[8,"W",12319],[5,"CTRL2_SPEC",12319],[8,"SYNC_RESET_W",12319],[8,"W",12331],[8,"R",12331],[8,"DATE_R",12331],[5,"DATE_SPEC",12331],[8,"DATE_W",12331],[8,"W",12346],[8,"R",12346],[8,"FLASH_PER_COMMAND_R",12346],[5,"FLASH_SUS_CMD_SPEC",12346],[8,"FLASH_PER_COMMAND_W",12346],[8,"FLASH_PES_COMMAND_R",12346],[8,"FLASH_PES_COMMAND_W",12346],[8,"WAIT_PESR_COMMAND_R",12346],[8,"WAIT_PESR_COMMAND_W",12346],[8,"W",12369],[8,"R",12369],[8,"FLASH_PER_R",12369],[5,"FLASH_SUS_CTRL_SPEC",12369],[8,"FLASH_PER_W",12369],[8,"FLASH_PER_WAIT_EN_R",12369],[8,"FLASH_PER_WAIT_EN_W",12369],[8,"FLASH_PES_R",12369],[8,"FLASH_PES_W",12369],[8,"FLASH_PES_EN_R",12369],[8,"FLASH_PES_EN_W",12369],[8,"FLASH_PES_WAIT_EN_R",12369],[8,"FLASH_PES_WAIT_EN_W",12369],[8,"PER_END_EN_R",12369],[8,"PER_END_EN_W",12369],[8,"PES_END_EN_R",12369],[8,"PES_END_EN_W",12369],[8,"PES_PER_EN_R",12369],[8,"PES_PER_EN_W",12369],[8,"PESR_END_MSK_R",12369],[8,"PESR_END_MSK_W",12369],[8,"SPI_FMEM_RD_SUS_2B_R",12369],[8,"SPI_FMEM_RD_SUS_2B_W",12369],[8,"SUS_TIMEOUT_CNT_R",12369],[8,"SUS_TIMEOUT_CNT_W",12369],[8,"W",12424],[8,"R",12424],[8,"WAITI_CMD_R",12424],[5,"FLASH_WAITI_CTRL_SPEC",12424],[8,"WAITI_CMD_W",12424],[8,"WAITI_DUMMY_R",12424],[8,"WAITI_DUMMY_W",12424],[8,"WAITI_DUMMY_CYCLELEN_R",12424],[8,"WAITI_DUMMY_CYCLELEN_W",12424],[8,"W",12447],[5,"INT_CLR_SPEC",12447],[8,"BROWN_OUT_INT_CLR_W",12447],[8,"MST_ST_END_INT_CLR_W",12447],[8,"PER_END_INT_CLR_W",12447],[8,"PES_END_INT_CLR_W",12447],[8,"SLV_ST_END_INT_CLR_W",12447],[8,"WPE_END_INT_CLR_W",12447],[8,"W",12469],[8,"R",12469],[8,"BROWN_OUT_INT_ENA_R",12469],[5,"INT_ENA_SPEC",12469],[8,"BROWN_OUT_INT_ENA_W",12469],[8,"MST_ST_END_INT_ENA_R",12469],[8,"MST_ST_END_INT_ENA_W",12469],[8,"PER_END_INT_ENA_R",12469],[8,"PER_END_INT_ENA_W",12469],[8,"PES_END_INT_ENA_R",12469],[8,"PES_END_INT_ENA_W",12469],[8,"SLV_ST_END_INT_ENA_R",12469],[8,"SLV_ST_END_INT_ENA_W",12469],[8,"WPE_END_INT_ENA_R",12469],[8,"WPE_END_INT_ENA_W",12469],[8,"W",12504],[8,"R",12504],[8,"BROWN_OUT_INT_RAW_R",12504],[5,"INT_RAW_SPEC",12504],[8,"BROWN_OUT_INT_RAW_W",12504],[8,"MST_ST_END_INT_RAW_R",12504],[8,"MST_ST_END_INT_RAW_W",12504],[8,"PER_END_INT_RAW_R",12504],[8,"PER_END_INT_RAW_W",12504],[8,"PES_END_INT_RAW_R",12504],[8,"PES_END_INT_RAW_W",12504],[8,"SLV_ST_END_INT_RAW_R",12504],[8,"SLV_ST_END_INT_RAW_W",12504],[8,"WPE_END_INT_RAW_R",12504],[8,"WPE_END_INT_RAW_W",12504],[8,"R",12539],[8,"BROWN_OUT_INT_ST_R",12539],[8,"MST_ST_END_INT_ST_R",12539],[8,"PER_END_INT_ST_R",12539],[8,"PES_END_INT_ST_R",12539],[8,"SLV_ST_END_INT_ST_R",12539],[8,"WPE_END_INT_ST_R",12539],[8,"W",12560],[8,"R",12560],[8,"CK_IDLE_EDGE_R",12560],[5,"MISC_SPEC",12560],[8,"CK_IDLE_EDGE_W",12560],[8,"CS0_DIS_R",12560],[8,"CS0_DIS_W",12560],[8,"CS1_DIS_R",12560],[8,"CS1_DIS_W",12560],[8,"CS_KEEP_ACTIVE_R",12560],[8,"CS_KEEP_ACTIVE_W",12560],[8,"W",12587],[8,"R",12587],[8,"USR_MISO_DBITLEN_R",12587],[5,"MISO_DLEN_SPEC",12587],[8,"USR_MISO_DBITLEN_W",12587],[8,"W",12602],[8,"R",12602],[8,"USR_MOSI_DBITLEN_R",12602],[5,"MOSI_DLEN_SPEC",12602],[8,"USR_MOSI_DBITLEN_W",12602],[8,"W",12617],[8,"R",12617],[8,"STATUS_R",12617],[5,"RD_STATUS_SPEC",12617],[8,"STATUS_W",12617],[8,"WB_MODE_R",12617],[8,"WB_MODE_W",12617],[8,"W",12636],[8,"R",12636],[8,"FLASH_DP_DLY_128_R",12636],[5,"SUS_STATUS_SPEC",12636],[8,"FLASH_DP_DLY_128_W",12636],[8,"FLASH_HPM_DLY_128_R",12636],[8,"FLASH_HPM_DLY_128_W",12636],[8,"FLASH_PER_DLY_128_R",12636],[8,"FLASH_PER_DLY_128_W",12636],[8,"FLASH_PES_DLY_128_R",12636],[8,"FLASH_PES_DLY_128_W",12636],[8,"FLASH_RES_DLY_128_R",12636],[8,"FLASH_RES_DLY_128_W",12636],[8,"FLASH_SUS_R",12636],[8,"FLASH_SUS_W",12636],[8,"SPI0_LOCK_EN_R",12636],[8,"SPI0_LOCK_EN_W",12636],[8,"WAIT_PESR_CMD_2B_R",12636],[8,"WAIT_PESR_CMD_2B_W",12636],[8,"R",12679],[8,"EXTRA_DUMMY_CYCLELEN_R",12679],[8,"TIMING_CALI_R",12679],[8,"R",12692],[8,"DATA_R",12692],[8,"W",12703],[8,"R",12703],[8,"CK_OUT_EDGE_R",12703],[5,"USER_SPEC",12703],[8,"CK_OUT_EDGE_W",12703],[8,"FWRITE_DIO_R",12703],[8,"FWRITE_DIO_W",12703],[8,"FWRITE_DUAL_R",12703],[8,"FWRITE_DUAL_W",12703],[8,"FWRITE_QIO_R",12703],[8,"FWRITE_QIO_W",12703],[8,"FWRITE_QUAD_R",12703],[8,"FWRITE_QUAD_W",12703],[8,"USR_ADDR_R",12703],[8,"USR_ADDR_W",12703],[8,"USR_COMMAND_R",12703],[8,"USR_COMMAND_W",12703],[8,"USR_DUMMY_R",12703],[8,"USR_DUMMY_W",12703],[8,"USR_DUMMY_IDLE_R",12703],[8,"USR_DUMMY_IDLE_W",12703],[8,"USR_MISO_R",12703],[8,"USR_MISO_W",12703],[8,"USR_MISO_HIGHPART_R",12703],[8,"USR_MISO_HIGHPART_W",12703],[8,"USR_MOSI_R",12703],[8,"USR_MOSI_W",12703],[8,"USR_MOSI_HIGHPART_R",12703],[8,"USR_MOSI_HIGHPART_W",12703],[8,"W",12766],[8,"R",12766],[8,"USR_ADDR_BITLEN_R",12766],[5,"USER1_SPEC",12766],[8,"USR_ADDR_BITLEN_W",12766],[8,"USR_DUMMY_CYCLELEN_R",12766],[8,"USR_DUMMY_CYCLELEN_W",12766],[8,"W",12785],[8,"R",12785],[8,"USR_COMMAND_BITLEN_R",12785],[5,"USER2_SPEC",12785],[8,"USR_COMMAND_BITLEN_W",12785],[8,"USR_COMMAND_VALUE_R",12785],[8,"USR_COMMAND_VALUE_W",12785],[8,"W",12804],[8,"R",12804],[8,"BUF0_R",12804],[5,"W0_SPEC",12804],[8,"BUF0_W",12804],[8,"W",12819],[8,"R",12819],[8,"BUF1_R",12819],[5,"W1_SPEC",12819],[8,"BUF1_W",12819],[8,"W",12834],[8,"R",12834],[8,"BUF10_R",12834],[5,"W10_SPEC",12834],[8,"BUF10_W",12834],[8,"W",12849],[8,"R",12849],[8,"BUF11_R",12849],[5,"W11_SPEC",12849],[8,"BUF11_W",12849],[8,"W",12864],[8,"R",12864],[8,"BUF12_R",12864],[5,"W12_SPEC",12864],[8,"BUF12_W",12864],[8,"W",12879],[8,"R",12879],[8,"BUF13_R",12879],[5,"W13_SPEC",12879],[8,"BUF13_W",12879],[8,"W",12894],[8,"R",12894],[8,"BUF14_R",12894],[5,"W14_SPEC",12894],[8,"BUF14_W",12894],[8,"W",12909],[8,"R",12909],[8,"BUF15_R",12909],[5,"W15_SPEC",12909],[8,"BUF15_W",12909],[8,"W",12924],[8,"R",12924],[8,"BUF2_R",12924],[5,"W2_SPEC",12924],[8,"BUF2_W",12924],[8,"W",12939],[8,"R",12939],[8,"BUF3_R",12939],[5,"W3_SPEC",12939],[8,"BUF3_W",12939],[8,"W",12954],[8,"R",12954],[8,"BUF4_R",12954],[5,"W4_SPEC",12954],[8,"BUF4_W",12954],[8,"W",12969],[8,"R",12969],[8,"BUF5_R",12969],[5,"W5_SPEC",12969],[8,"BUF5_W",12969],[8,"W",12984],[8,"R",12984],[8,"BUF6_R",12984],[5,"W6_SPEC",12984],[8,"BUF6_W",12984],[8,"W",12999],[8,"R",12999],[8,"BUF7_R",12999],[5,"W7_SPEC",12999],[8,"BUF7_W",12999],[8,"W",13014],[8,"R",13014],[8,"BUF8_R",13014],[5,"W8_SPEC",13014],[8,"BUF8_W",13014],[8,"W",13029],[8,"R",13029],[8,"BUF9_R",13029],[5,"W9_SPEC",13029],[8,"BUF9_W",13029],[8,"ADDR",13044],[8,"CLK_GATE",13044],[8,"CLOCK",13044],[8,"CMD",13044],[8,"CTRL",13044],[8,"DATE",13044],[8,"DIN_MODE",13044],[8,"DIN_NUM",13044],[8,"DMA_CONF",13044],[8,"DMA_INT_CLR",13044],[8,"DMA_INT_ENA",13044],[8,"DMA_INT_RAW",13044],[8,"DMA_INT_SET",13044],[8,"DMA_INT_ST",13044],[8,"DOUT_MODE",13044],[8,"MISC",13044],[8,"MS_DLEN",13044],[8,"SLAVE",13044],[8,"SLAVE1",13044],[8,"USER",13044],[8,"USER1",13044],[8,"USER2",13044],[8,"W0",13044],[8,"W1",13044],[8,"W10",13044],[8,"W11",13044],[8,"W12",13044],[8,"W13",13044],[8,"W14",13044],[8,"W15",13044],[8,"W2",13044],[8,"W3",13044],[8,"W4",13044],[8,"W5",13044],[8,"W6",13044],[8,"W7",13044],[8,"W8",13044],[8,"W9",13044],[8,"W",13166],[8,"R",13166],[8,"USR_ADDR_VALUE_R",13166],[5,"ADDR_SPEC",13166],[8,"USR_ADDR_VALUE_W",13166],[8,"W",13181],[8,"R",13181],[8,"CLK_EN_R",13181],[5,"CLK_GATE_SPEC",13181],[8,"CLK_EN_W",13181],[8,"MST_CLK_ACTIVE_R",13181],[8,"MST_CLK_ACTIVE_W",13181],[8,"MST_CLK_SEL_R",13181],[8,"MST_CLK_SEL_W",13181],[8,"W",13204],[8,"R",13204],[8,"CLK_EQU_SYSCLK_R",13204],[5,"CLOCK_SPEC",13204],[8,"CLK_EQU_SYSCLK_W",13204],[8,"CLKCNT_H_R",13204],[8,"CLKCNT_H_W",13204],[8,"CLKCNT_L_R",13204],[8,"CLKCNT_L_W",13204],[8,"CLKCNT_N_R",13204],[8,"CLKCNT_N_W",13204],[8,"CLKDIV_PRE_R",13204],[8,"CLKDIV_PRE_W",13204],[8,"W",13235],[8,"R",13235],[8,"CONF_BITLEN_R",13235],[5,"CMD_SPEC",13235],[8,"CONF_BITLEN_W",13235],[8,"UPDATE_R",13235],[8,"UPDATE_W",13235],[8,"USR_R",13235],[8,"USR_W",13235],[8,"W",13258],[8,"R",13258],[8,"D_POL_R",13258],[5,"CTRL_SPEC",13258],[8,"D_POL_W",13258],[8,"DUMMY_OUT_R",13258],[8,"DUMMY_OUT_W",13258],[8,"FADDR_DUAL_R",13258],[8,"FADDR_DUAL_W",13258],[8,"FADDR_OCT_R",13258],[8,"FADDR_QUAD_R",13258],[8,"FADDR_QUAD_W",13258],[8,"FCMD_DUAL_R",13258],[8,"FCMD_DUAL_W",13258],[8,"FCMD_OCT_R",13258],[8,"FCMD_QUAD_R",13258],[8,"FCMD_QUAD_W",13258],[8,"FREAD_DUAL_R",13258],[8,"FREAD_DUAL_W",13258],[8,"FREAD_OCT_R",13258],[8,"FREAD_QUAD_R",13258],[8,"FREAD_QUAD_W",13258],[8,"HOLD_POL_R",13258],[8,"HOLD_POL_W",13258],[8,"Q_POL_R",13258],[8,"Q_POL_W",13258],[8,"RD_BIT_ORDER_R",13258],[8,"RD_BIT_ORDER_W",13258],[8,"WP_POL_R",13258],[8,"WP_POL_W",13258],[8,"WR_BIT_ORDER_R",13258],[8,"WR_BIT_ORDER_W",13258],[8,"W",13327],[8,"R",13327],[8,"DATE_R",13327],[5,"DATE_SPEC",13327],[8,"DATE_W",13327],[8,"R",13342],[8,"DIN0_MODE_R",13342],[8,"DIN1_MODE_R",13342],[8,"DIN2_MODE_R",13342],[8,"DIN3_MODE_R",13342],[8,"DIN4_MODE_R",13342],[8,"DIN5_MODE_R",13342],[8,"DIN6_MODE_R",13342],[8,"DIN7_MODE_R",13342],[8,"TIMING_HCLK_ACTIVE_R",13342],[8,"R",13369],[8,"DIN0_NUM_R",13369],[8,"DIN1_NUM_R",13369],[8,"DIN2_NUM_R",13369],[8,"DIN3_NUM_R",13369],[8,"DIN4_NUM_R",13369],[8,"DIN5_NUM_R",13369],[8,"DIN6_NUM_R",13369],[8,"DIN7_NUM_R",13369],[8,"W",13394],[5,"DMA_CONF_SPEC",13394],[8,"BUF_AFIFO_RST_W",13394],[8,"DMA_AFIFO_RST_W",13394],[8,"R",13394],[8,"DMA_INFIFO_FULL_R",13394],[8,"DMA_OUTFIFO_EMPTY_R",13394],[8,"DMA_RX_ENA_R",13394],[8,"DMA_RX_ENA_W",13394],[8,"DMA_SLV_SEG_TRANS_EN_R",13394],[8,"DMA_SLV_SEG_TRANS_EN_W",13394],[8,"DMA_TX_ENA_R",13394],[8,"DMA_TX_ENA_W",13394],[8,"RX_AFIFO_RST_W",13394],[8,"RX_EOF_EN_R",13394],[8,"RX_EOF_EN_W",13394],[8,"SLV_RX_SEG_TRANS_CLR_EN_R",13394],[8,"SLV_RX_SEG_TRANS_CLR_EN_W",13394],[8,"SLV_TX_SEG_TRANS_CLR_EN_R",13394],[8,"SLV_TX_SEG_TRANS_CLR_EN_W",13394],[8,"W",13439],[5,"DMA_INT_CLR_SPEC",13439],[8,"APP1_INT_CLR_W",13439],[8,"APP2_INT_CLR_W",13439],[8,"DMA_INFIFO_FULL_ERR_INT_CLR_W",13439],[8,"DMA_OUTFIFO_EMPTY_ERR_INT_CLR_W",13439],[8,"DMA_SEG_TRANS_DONE_INT_CLR_W",13439],[8,"MST_RX_AFIFO_WFULL_ERR_INT_CLR_W",13439],[8,"MST_TX_AFIFO_REMPTY_ERR_INT_CLR_W",13439],[8,"SEG_MAGIC_ERR_INT_CLR_W",13439],[8,"SLV_BUF_ADDR_ERR_INT_CLR_W",13439],[8,"SLV_CMD7_INT_CLR_W",13439],[8,"SLV_CMD8_INT_CLR_W",13439],[8,"SLV_CMD9_INT_CLR_W",13439],[8,"SLV_CMD_ERR_INT_CLR_W",13439],[8,"SLV_CMDA_INT_CLR_W",13439],[8,"SLV_EN_QPI_INT_CLR_W",13439],[8,"SLV_EX_QPI_INT_CLR_W",13439],[8,"SLV_RD_BUF_DONE_INT_CLR_W",13439],[8,"SLV_RD_DMA_DONE_INT_CLR_W",13439],[8,"SLV_WR_BUF_DONE_INT_CLR_W",13439],[8,"SLV_WR_DMA_DONE_INT_CLR_W",13439],[8,"TRANS_DONE_INT_CLR_W",13439],[8,"R",13491],[8,"APP1_INT_ENA_R",13491],[8,"W",13491],[5,"DMA_INT_ENA_SPEC",13491],[8,"APP1_INT_ENA_W",13491],[8,"APP2_INT_ENA_R",13491],[8,"APP2_INT_ENA_W",13491],[8,"DMA_INFIFO_FULL_ERR_INT_ENA_R",13491],[8,"DMA_INFIFO_FULL_ERR_INT_ENA_W",13491],[8,"DMA_OUTFIFO_EMPTY_ERR_INT_ENA_R",13491],[8,"DMA_OUTFIFO_EMPTY_ERR_INT_ENA_W",13491],[8,"DMA_SEG_TRANS_DONE_INT_ENA_R",13491],[8,"DMA_SEG_TRANS_DONE_INT_ENA_W",13491],[8,"MST_RX_AFIFO_WFULL_ERR_INT_ENA_R",13491],[8,"MST_RX_AFIFO_WFULL_ERR_INT_ENA_W",13491],[8,"MST_TX_AFIFO_REMPTY_ERR_INT_ENA_R",13491],[8,"MST_TX_AFIFO_REMPTY_ERR_INT_ENA_W",13491],[8,"SEG_MAGIC_ERR_INT_ENA_R",13491],[8,"SEG_MAGIC_ERR_INT_ENA_W",13491],[8,"SLV_BUF_ADDR_ERR_INT_ENA_R",13491],[8,"SLV_BUF_ADDR_ERR_INT_ENA_W",13491],[8,"SLV_CMD7_INT_ENA_R",13491],[8,"SLV_CMD7_INT_ENA_W",13491],[8,"SLV_CMD8_INT_ENA_R",13491],[8,"SLV_CMD8_INT_ENA_W",13491],[8,"SLV_CMD9_INT_ENA_R",13491],[8,"SLV_CMD9_INT_ENA_W",13491],[8,"SLV_CMD_ERR_INT_ENA_R",13491],[8,"SLV_CMD_ERR_INT_ENA_W",13491],[8,"SLV_CMDA_INT_ENA_R",13491],[8,"SLV_CMDA_INT_ENA_W",13491],[8,"SLV_EN_QPI_INT_ENA_R",13491],[8,"SLV_EN_QPI_INT_ENA_W",13491],[8,"SLV_EX_QPI_INT_ENA_R",13491],[8,"SLV_EX_QPI_INT_ENA_W",13491],[8,"SLV_RD_BUF_DONE_INT_ENA_R",13491],[8,"SLV_RD_BUF_DONE_INT_ENA_W",13491],[8,"SLV_RD_DMA_DONE_INT_ENA_R",13491],[8,"SLV_RD_DMA_DONE_INT_ENA_W",13491],[8,"SLV_WR_BUF_DONE_INT_ENA_R",13491],[8,"SLV_WR_BUF_DONE_INT_ENA_W",13491],[8,"SLV_WR_DMA_DONE_INT_ENA_R",13491],[8,"SLV_WR_DMA_DONE_INT_ENA_W",13491],[8,"TRANS_DONE_INT_ENA_R",13491],[8,"TRANS_DONE_INT_ENA_W",13491],[8,"R",13586],[8,"APP1_INT_RAW_R",13586],[8,"W",13586],[5,"DMA_INT_RAW_SPEC",13586],[8,"APP1_INT_RAW_W",13586],[8,"APP2_INT_RAW_R",13586],[8,"APP2_INT_RAW_W",13586],[8,"DMA_INFIFO_FULL_ERR_INT_RAW_R",13586],[8,"DMA_INFIFO_FULL_ERR_INT_RAW_W",13586],[8,"DMA_OUTFIFO_EMPTY_ERR_INT_RAW_R",13586],[8,"DMA_OUTFIFO_EMPTY_ERR_INT_RAW_W",13586],[8,"DMA_SEG_TRANS_DONE_INT_RAW_R",13586],[8,"DMA_SEG_TRANS_DONE_INT_RAW_W",13586],[8,"MST_RX_AFIFO_WFULL_ERR_INT_RAW_R",13586],[8,"MST_RX_AFIFO_WFULL_ERR_INT_RAW_W",13586],[8,"MST_TX_AFIFO_REMPTY_ERR_INT_RAW_R",13586],[8,"MST_TX_AFIFO_REMPTY_ERR_INT_RAW_W",13586],[8,"SEG_MAGIC_ERR_INT_RAW_R",13586],[8,"SEG_MAGIC_ERR_INT_RAW_W",13586],[8,"SLV_BUF_ADDR_ERR_INT_RAW_R",13586],[8,"SLV_BUF_ADDR_ERR_INT_RAW_W",13586],[8,"SLV_CMD7_INT_RAW_R",13586],[8,"SLV_CMD7_INT_RAW_W",13586],[8,"SLV_CMD8_INT_RAW_R",13586],[8,"SLV_CMD8_INT_RAW_W",13586],[8,"SLV_CMD9_INT_RAW_R",13586],[8,"SLV_CMD9_INT_RAW_W",13586],[8,"SLV_CMD_ERR_INT_RAW_R",13586],[8,"SLV_CMD_ERR_INT_RAW_W",13586],[8,"SLV_CMDA_INT_RAW_R",13586],[8,"SLV_CMDA_INT_RAW_W",13586],[8,"SLV_EN_QPI_INT_RAW_R",13586],[8,"SLV_EN_QPI_INT_RAW_W",13586],[8,"SLV_EX_QPI_INT_RAW_R",13586],[8,"SLV_EX_QPI_INT_RAW_W",13586],[8,"SLV_RD_BUF_DONE_INT_RAW_R",13586],[8,"SLV_RD_BUF_DONE_INT_RAW_W",13586],[8,"SLV_RD_DMA_DONE_INT_RAW_R",13586],[8,"SLV_RD_DMA_DONE_INT_RAW_W",13586],[8,"SLV_WR_BUF_DONE_INT_RAW_R",13586],[8,"SLV_WR_BUF_DONE_INT_RAW_W",13586],[8,"SLV_WR_DMA_DONE_INT_RAW_R",13586],[8,"SLV_WR_DMA_DONE_INT_RAW_W",13586],[8,"TRANS_DONE_INT_RAW_R",13586],[8,"TRANS_DONE_INT_RAW_W",13586],[8,"W",13681],[5,"DMA_INT_SET_SPEC",13681],[8,"APP1_INT_SET_W",13681],[8,"APP2_INT_SET_W",13681],[8,"DMA_INFIFO_FULL_ERR_INT_SET_W",13681],[8,"DMA_OUTFIFO_EMPTY_ERR_INT_SET_W",13681],[8,"DMA_SEG_TRANS_DONE_INT_SET_W",13681],[8,"MST_RX_AFIFO_WFULL_ERR_INT_SET_W",13681],[8,"MST_TX_AFIFO_REMPTY_ERR_INT_SET_W",13681],[8,"SEG_MAGIC_ERR_INT_SET_W",13681],[8,"SLV_BUF_ADDR_ERR_INT_SET_W",13681],[8,"SLV_CMD7_INT_SET_W",13681],[8,"SLV_CMD8_INT_SET_W",13681],[8,"SLV_CMD9_INT_SET_W",13681],[8,"SLV_CMD_ERR_INT_SET_W",13681],[8,"SLV_CMDA_INT_SET_W",13681],[8,"SLV_EN_QPI_INT_SET_W",13681],[8,"SLV_EX_QPI_INT_SET_W",13681],[8,"SLV_RD_BUF_DONE_INT_SET_W",13681],[8,"SLV_RD_DMA_DONE_INT_SET_W",13681],[8,"SLV_WR_BUF_DONE_INT_SET_W",13681],[8,"SLV_WR_DMA_DONE_INT_SET_W",13681],[8,"TRANS_DONE_INT_SET_W",13681],[8,"R",13733],[8,"APP1_INT_ST_R",13733],[8,"APP2_INT_ST_R",13733],[8,"DMA_INFIFO_FULL_ERR_INT_ST_R",13733],[8,"DMA_OUTFIFO_EMPTY_ERR_INT_ST_R",13733],[8,"DMA_SEG_TRANS_DONE_INT_ST_R",13733],[8,"MST_RX_AFIFO_WFULL_ERR_INT_ST_R",13733],[8,"MST_TX_AFIFO_REMPTY_ERR_INT_ST_R",13733],[8,"SEG_MAGIC_ERR_INT_ST_R",13733],[8,"SLV_BUF_ADDR_ERR_INT_ST_R",13733],[8,"SLV_CMD7_INT_ST_R",13733],[8,"SLV_CMD8_INT_ST_R",13733],[8,"SLV_CMD9_INT_ST_R",13733],[8,"SLV_CMD_ERR_INT_ST_R",13733],[8,"SLV_CMDA_INT_ST_R",13733],[8,"SLV_EN_QPI_INT_ST_R",13733],[8,"SLV_EX_QPI_INT_ST_R",13733],[8,"SLV_RD_BUF_DONE_INT_ST_R",13733],[8,"SLV_RD_DMA_DONE_INT_ST_R",13733],[8,"SLV_WR_BUF_DONE_INT_ST_R",13733],[8,"SLV_WR_DMA_DONE_INT_ST_R",13733],[8,"TRANS_DONE_INT_ST_R",13733],[8,"R",13784],[8,"D_DQS_MODE_R",13784],[8,"DOUT0_MODE_R",13784],[8,"DOUT1_MODE_R",13784],[8,"DOUT2_MODE_R",13784],[8,"DOUT3_MODE_R",13784],[8,"DOUT4_MODE_R",13784],[8,"DOUT5_MODE_R",13784],[8,"DOUT6_MODE_R",13784],[8,"DOUT7_MODE_R",13784],[8,"R",13811],[8,"ADDR_DTR_EN_R",13811],[8,"W",13811],[8,"CK_DIS_R",13811],[5,"MISC_SPEC",13811],[8,"CK_DIS_W",13811],[8,"CK_IDLE_EDGE_R",13811],[8,"CK_IDLE_EDGE_W",13811],[8,"CLK_DATA_DTR_EN_R",13811],[8,"CMD_DTR_EN_R",13811],[8,"CS0_DIS_R",13811],[8,"CS0_DIS_W",13811],[8,"CS1_DIS_R",13811],[8,"CS1_DIS_W",13811],[8,"CS2_DIS_R",13811],[8,"CS2_DIS_W",13811],[8,"CS3_DIS_R",13811],[8,"CS3_DIS_W",13811],[8,"CS4_DIS_R",13811],[8,"CS4_DIS_W",13811],[8,"CS5_DIS_R",13811],[8,"CS5_DIS_W",13811],[8,"CS_KEEP_ACTIVE_R",13811],[8,"CS_KEEP_ACTIVE_W",13811],[8,"DATA_DTR_EN_R",13811],[8,"DQS_IDLE_EDGE_R",13811],[8,"MASTER_CS_POL_R",13811],[8,"MASTER_CS_POL_W",13811],[8,"QUAD_DIN_PIN_SWAP_R",13811],[8,"QUAD_DIN_PIN_SWAP_W",13811],[8,"SLAVE_CS_POL_R",13811],[8,"SLAVE_CS_POL_W",13811],[8,"W",13880],[8,"R",13880],[8,"MS_DATA_BITLEN_R",13880],[5,"MS_DLEN_SPEC",13880],[8,"MS_DATA_BITLEN_W",13880],[8,"W",13895],[8,"R",13895],[8,"CLK_MODE_R",13895],[5,"SLAVE_SPEC",13895],[8,"CLK_MODE_W",13895],[8,"CLK_MODE_13_R",13895],[8,"CLK_MODE_13_W",13895],[8,"DMA_SEG_MAGIC_VALUE_R",13895],[8,"DMA_SEG_MAGIC_VALUE_W",13895],[8,"MODE_R",13895],[8,"MODE_W",13895],[8,"RSCK_DATA_OUT_R",13895],[8,"RSCK_DATA_OUT_W",13895],[8,"SLV_RDBUF_BITLEN_EN_R",13895],[8,"SLV_RDBUF_BITLEN_EN_W",13895],[8,"SLV_RDDMA_BITLEN_EN_R",13895],[8,"SLV_RDDMA_BITLEN_EN_W",13895],[8,"SLV_WRBUF_BITLEN_EN_R",13895],[8,"SLV_WRBUF_BITLEN_EN_W",13895],[8,"SLV_WRDMA_BITLEN_EN_R",13895],[8,"SLV_WRDMA_BITLEN_EN_W",13895],[8,"SOFT_RESET_W",13895],[8,"USR_CONF_R",13895],[8,"USR_CONF_W",13895],[8,"W",13948],[8,"R",13948],[8,"SLV_DATA_BITLEN_R",13948],[5,"SLAVE1_SPEC",13948],[8,"SLV_DATA_BITLEN_W",13948],[8,"SLV_LAST_ADDR_R",13948],[8,"SLV_LAST_ADDR_W",13948],[8,"SLV_LAST_COMMAND_R",13948],[8,"SLV_LAST_COMMAND_W",13948],[8,"W",13971],[8,"R",13971],[8,"CK_OUT_EDGE_R",13971],[5,"USER_SPEC",13971],[8,"CK_OUT_EDGE_W",13971],[8,"CS_HOLD_R",13971],[8,"CS_HOLD_W",13971],[8,"CS_SETUP_R",13971],[8,"CS_SETUP_W",13971],[8,"DOUTDIN_R",13971],[8,"DOUTDIN_W",13971],[8,"FWRITE_DUAL_R",13971],[8,"FWRITE_DUAL_W",13971],[8,"FWRITE_OCT_R",13971],[8,"FWRITE_QUAD_R",13971],[8,"FWRITE_QUAD_W",13971],[8,"OPI_MODE_R",13971],[8,"QPI_MODE_R",13971],[8,"QPI_MODE_W",13971],[8,"RSCK_I_EDGE_R",13971],[8,"RSCK_I_EDGE_W",13971],[8,"SIO_R",13971],[8,"SIO_W",13971],[8,"TSCK_I_EDGE_R",13971],[8,"TSCK_I_EDGE_W",13971],[8,"USR_ADDR_R",13971],[8,"USR_ADDR_W",13971],[8,"USR_COMMAND_R",13971],[8,"USR_COMMAND_W",13971],[8,"USR_CONF_NXT_R",13971],[8,"USR_CONF_NXT_W",13971],[8,"USR_DUMMY_R",13971],[8,"USR_DUMMY_W",13971],[8,"USR_DUMMY_IDLE_R",13971],[8,"USR_DUMMY_IDLE_W",13971],[8,"USR_MISO_R",13971],[8,"USR_MISO_W",13971],[8,"USR_MISO_HIGHPART_R",13971],[8,"USR_MISO_HIGHPART_W",13971],[8,"USR_MOSI_R",13971],[8,"USR_MOSI_W",13971],[8,"USR_MOSI_HIGHPART_R",13971],[8,"USR_MOSI_HIGHPART_W",13971],[8,"W",14062],[8,"R",14062],[8,"CS_HOLD_TIME_R",14062],[5,"USER1_SPEC",14062],[8,"CS_HOLD_TIME_W",14062],[8,"CS_SETUP_TIME_R",14062],[8,"CS_SETUP_TIME_W",14062],[8,"MST_WFULL_ERR_END_EN_R",14062],[8,"MST_WFULL_ERR_END_EN_W",14062],[8,"USR_ADDR_BITLEN_R",14062],[8,"USR_ADDR_BITLEN_W",14062],[8,"USR_DUMMY_CYCLELEN_R",14062],[8,"USR_DUMMY_CYCLELEN_W",14062],[8,"W",14093],[8,"R",14093],[8,"MST_REMPTY_ERR_END_EN_R",14093],[5,"USER2_SPEC",14093],[8,"MST_REMPTY_ERR_END_EN_W",14093],[8,"USR_COMMAND_BITLEN_R",14093],[8,"USR_COMMAND_BITLEN_W",14093],[8,"USR_COMMAND_VALUE_R",14093],[8,"USR_COMMAND_VALUE_W",14093],[8,"W",14116],[8,"R",14116],[8,"BUF0_R",14116],[5,"W0_SPEC",14116],[8,"BUF0_W",14116],[8,"W",14131],[8,"R",14131],[8,"BUF1_R",14131],[5,"W1_SPEC",14131],[8,"BUF1_W",14131],[8,"W",14146],[8,"R",14146],[8,"BUF10_R",14146],[5,"W10_SPEC",14146],[8,"BUF10_W",14146],[8,"W",14161],[8,"R",14161],[8,"BUF11_R",14161],[5,"W11_SPEC",14161],[8,"BUF11_W",14161],[8,"W",14176],[8,"R",14176],[8,"BUF12_R",14176],[5,"W12_SPEC",14176],[8,"BUF12_W",14176],[8,"W",14191],[8,"R",14191],[8,"BUF13_R",14191],[5,"W13_SPEC",14191],[8,"BUF13_W",14191],[8,"W",14206],[8,"R",14206],[8,"BUF14_R",14206],[5,"W14_SPEC",14206],[8,"BUF14_W",14206],[8,"W",14221],[8,"R",14221],[8,"BUF15_R",14221],[5,"W15_SPEC",14221],[8,"BUF15_W",14221],[8,"W",14236],[8,"R",14236],[8,"BUF2_R",14236],[5,"W2_SPEC",14236],[8,"BUF2_W",14236],[8,"W",14251],[8,"R",14251],[8,"BUF3_R",14251],[5,"W3_SPEC",14251],[8,"BUF3_W",14251],[8,"W",14266],[8,"R",14266],[8,"BUF4_R",14266],[5,"W4_SPEC",14266],[8,"BUF4_W",14266],[8,"W",14281],[8,"R",14281],[8,"BUF5_R",14281],[5,"W5_SPEC",14281],[8,"BUF5_W",14281],[8,"W",14296],[8,"R",14296],[8,"BUF6_R",14296],[5,"W6_SPEC",14296],[8,"BUF6_W",14296],[8,"W",14311],[8,"R",14311],[8,"BUF7_R",14311],[5,"W7_SPEC",14311],[8,"BUF7_W",14311],[8,"W",14326],[8,"R",14326],[8,"BUF8_R",14326],[5,"W8_SPEC",14326],[8,"BUF8_W",14326],[8,"W",14341],[8,"R",14341],[8,"BUF9_R",14341],[5,"W9_SPEC",14341],[8,"BUF9_W",14341],[8,"BT_LPCK_DIV_FRAC",14356],[8,"BT_LPCK_DIV_INT",14356],[8,"CACHE_CONTROL",14356],[8,"CLOCK_GATE",14356],[8,"COMB_PVT_ERR_HVT_SITE0",14356],[8,"COMB_PVT_ERR_HVT_SITE1",14356],[8,"COMB_PVT_ERR_HVT_SITE2",14356],[8,"COMB_PVT_ERR_HVT_SITE3",14356],[8,"COMB_PVT_ERR_LVT_SITE0",14356],[8,"COMB_PVT_ERR_LVT_SITE1",14356],[8,"COMB_PVT_ERR_LVT_SITE2",14356],[8,"COMB_PVT_ERR_LVT_SITE3",14356],[8,"COMB_PVT_ERR_NVT_SITE0",14356],[8,"COMB_PVT_ERR_NVT_SITE1",14356],[8,"COMB_PVT_ERR_NVT_SITE2",14356],[8,"COMB_PVT_ERR_NVT_SITE3",14356],[8,"COMB_PVT_HVT_CONF",14356],[8,"COMB_PVT_LVT_CONF",14356],[8,"COMB_PVT_NVT_CONF",14356],[8,"CPU_INTR_FROM_CPU_0",14356],[8,"CPU_INTR_FROM_CPU_1",14356],[8,"CPU_INTR_FROM_CPU_2",14356],[8,"CPU_INTR_FROM_CPU_3",14356],[8,"CPU_PER_CONF",14356],[8,"CPU_PERI_CLK_EN",14356],[8,"CPU_PERI_RST_EN",14356],[8,"EDMA_CTRL",14356],[8,"EXTERNAL_DEVICE_ENCRYPT_DECRYPT_CONTROL",14356],[8,"MEM_PD_MASK",14356],[8,"MEM_PVT",14356],[8,"PERIP_CLK_EN0",14356],[8,"PERIP_CLK_EN1",14356],[8,"PERIP_RST_EN0",14356],[8,"PERIP_RST_EN1",14356],[8,"REDUNDANT_ECO_CTRL",14356],[8,"REG_DATE",14356],[8,"RSA_PD_CTRL",14356],[8,"RTC_FASTMEM_CONFIG",14356],[8,"RTC_FASTMEM_CRC",14356],[8,"SYSCLK_CONF",14356],[8,"W",14484],[8,"R",14484],[8,"BT_LPCK_DIV_A_R",14484],[5,"BT_LPCK_DIV_FRAC_SPEC",14484],[8,"BT_LPCK_DIV_A_W",14484],[8,"BT_LPCK_DIV_B_R",14484],[8,"BT_LPCK_DIV_B_W",14484],[8,"LPCLK_RTC_EN_R",14484],[8,"LPCLK_RTC_EN_W",14484],[8,"LPCLK_SEL_8M_R",14484],[8,"LPCLK_SEL_8M_W",14484],[8,"LPCLK_SEL_RTC_SLOW_R",14484],[8,"LPCLK_SEL_RTC_SLOW_W",14484],[8,"LPCLK_SEL_XTAL_R",14484],[8,"LPCLK_SEL_XTAL_W",14484],[8,"LPCLK_SEL_XTAL32K_R",14484],[8,"LPCLK_SEL_XTAL32K_W",14484],[8,"W",14523],[8,"R",14523],[8,"BT_LPCK_DIV_NUM_R",14523],[5,"BT_LPCK_DIV_INT_SPEC",14523],[8,"BT_LPCK_DIV_NUM_W",14523],[8,"W",14538],[8,"R",14538],[8,"DCACHE_CLK_ON_R",14538],[5,"CACHE_CONTROL_SPEC",14538],[8,"DCACHE_CLK_ON_W",14538],[8,"DCACHE_RESET_R",14538],[8,"DCACHE_RESET_W",14538],[8,"ICACHE_CLK_ON_R",14538],[8,"ICACHE_CLK_ON_W",14538],[8,"ICACHE_RESET_R",14538],[8,"ICACHE_RESET_W",14538],[8,"W",14565],[8,"R",14565],[8,"CLK_EN_R",14565],[5,"CLOCK_GATE_SPEC",14565],[8,"CLK_EN_W",14565],[8,"R",14580],[8,"COMB_TIMING_ERR_CNT_HVT_SITE0_R",14580],[8,"R",14591],[8,"COMB_TIMING_ERR_CNT_HVT_SITE1_R",14591],[8,"R",14602],[8,"COMB_TIMING_ERR_CNT_HVT_SITE2_R",14602],[8,"R",14613],[8,"COMB_TIMING_ERR_CNT_HVT_SITE3_R",14613],[8,"R",14624],[8,"COMB_TIMING_ERR_CNT_LVT_SITE0_R",14624],[8,"R",14635],[8,"COMB_TIMING_ERR_CNT_LVT_SITE1_R",14635],[8,"R",14646],[8,"COMB_TIMING_ERR_CNT_LVT_SITE2_R",14646],[8,"R",14657],[8,"COMB_TIMING_ERR_CNT_LVT_SITE3_R",14657],[8,"R",14668],[8,"COMB_TIMING_ERR_CNT_NVT_SITE0_R",14668],[8,"R",14679],[8,"COMB_TIMING_ERR_CNT_NVT_SITE1_R",14679],[8,"R",14690],[8,"COMB_TIMING_ERR_CNT_NVT_SITE2_R",14690],[8,"R",14701],[8,"COMB_TIMING_ERR_CNT_NVT_SITE3_R",14701],[8,"W",14712],[5,"COMB_PVT_HVT_CONF_SPEC",14712],[8,"COMB_ERR_CNT_CLR_HVT_W",14712],[8,"R",14712],[8,"COMB_PATH_LEN_HVT_R",14712],[8,"COMB_PATH_LEN_HVT_W",14712],[8,"COMB_PVT_MONITOR_EN_HVT_R",14712],[8,"COMB_PVT_MONITOR_EN_HVT_W",14712],[8,"W",14733],[5,"COMB_PVT_LVT_CONF_SPEC",14733],[8,"COMB_ERR_CNT_CLR_LVT_W",14733],[8,"R",14733],[8,"COMB_PATH_LEN_LVT_R",14733],[8,"COMB_PATH_LEN_LVT_W",14733],[8,"COMB_PVT_MONITOR_EN_LVT_R",14733],[8,"COMB_PVT_MONITOR_EN_LVT_W",14733],[8,"W",14754],[5,"COMB_PVT_NVT_CONF_SPEC",14754],[8,"COMB_ERR_CNT_CLR_NVT_W",14754],[8,"R",14754],[8,"COMB_PATH_LEN_NVT_R",14754],[8,"COMB_PATH_LEN_NVT_W",14754],[8,"COMB_PVT_MONITOR_EN_NVT_R",14754],[8,"COMB_PVT_MONITOR_EN_NVT_W",14754],[8,"W",14775],[8,"R",14775],[8,"CPU_INTR_FROM_CPU_0_R",14775],[5,"CPU_INTR_FROM_CPU_0_SPEC",14775],[8,"CPU_INTR_FROM_CPU_0_W",14775],[8,"W",14790],[8,"R",14790],[8,"CPU_INTR_FROM_CPU_1_R",14790],[5,"CPU_INTR_FROM_CPU_1_SPEC",14790],[8,"CPU_INTR_FROM_CPU_1_W",14790],[8,"W",14805],[8,"R",14805],[8,"CPU_INTR_FROM_CPU_2_R",14805],[5,"CPU_INTR_FROM_CPU_2_SPEC",14805],[8,"CPU_INTR_FROM_CPU_2_W",14805],[8,"W",14820],[8,"R",14820],[8,"CPU_INTR_FROM_CPU_3_R",14820],[5,"CPU_INTR_FROM_CPU_3_SPEC",14820],[8,"CPU_INTR_FROM_CPU_3_W",14820],[8,"W",14835],[8,"R",14835],[8,"CPU_WAIT_MODE_FORCE_ON_R",14835],[5,"CPU_PER_CONF_SPEC",14835],[8,"CPU_WAIT_MODE_FORCE_ON_W",14835],[8,"CPU_WAITI_DELAY_NUM_R",14835],[8,"CPU_WAITI_DELAY_NUM_W",14835],[8,"CPUPERIOD_SEL_R",14835],[8,"CPUPERIOD_SEL_W",14835],[8,"PLL_FREQ_SEL_R",14835],[8,"PLL_FREQ_SEL_W",14835],[8,"W",14862],[8,"R",14862],[8,"CLK_EN_ASSIST_DEBUG_R",14862],[5,"CPU_PERI_CLK_EN_SPEC",14862],[8,"CLK_EN_ASSIST_DEBUG_W",14862],[8,"CLK_EN_DEDICATED_GPIO_R",14862],[8,"CLK_EN_DEDICATED_GPIO_W",14862],[8,"W",14881],[8,"R",14881],[8,"RST_EN_ASSIST_DEBUG_R",14881],[5,"CPU_PERI_RST_EN_SPEC",14881],[8,"RST_EN_ASSIST_DEBUG_W",14881],[8,"RST_EN_DEDICATED_GPIO_R",14881],[8,"RST_EN_DEDICATED_GPIO_W",14881],[8,"W",14900],[8,"R",14900],[8,"EDMA_CLK_ON_R",14900],[5,"EDMA_CTRL_SPEC",14900],[8,"EDMA_CLK_ON_W",14900],[8,"EDMA_RESET_R",14900],[8,"EDMA_RESET_W",14900],[8,"W",14919],[8,"R",14919],[8,"ENABLE_DOWNLOAD_DB_ENCRYPT_R",14919],[5,"EXTERNAL_DEVICE_ENCRYPT_DECRYPT_CONTROL_SPEC",14919],[8,"ENABLE_DOWNLOAD_DB_ENCRYPT_W",14919],[8,"ENABLE_DOWNLOAD_G0CB_DECRYPT_R",14919],[8,"ENABLE_DOWNLOAD_G0CB_DECRYPT_W",14919],[8,"ENABLE_DOWNLOAD_MANUAL_ENCRYPT_R",14919],[8,"ENABLE_DOWNLOAD_MANUAL_ENCRYPT_W",14919],[8,"ENABLE_SPI_MANUAL_ENCRYPT_R",14919],[8,"ENABLE_SPI_MANUAL_ENCRYPT_W",14919],[8,"W",14946],[8,"R",14946],[8,"LSLP_MEM_PD_MASK_R",14946],[5,"MEM_PD_MASK_SPEC",14946],[8,"LSLP_MEM_PD_MASK_W",14946],[8,"W",14961],[5,"MEM_PVT_SPEC",14961],[8,"MEM_ERR_CNT_CLR_W",14961],[8,"R",14961],[8,"MEM_PATH_LEN_R",14961],[8,"MEM_PATH_LEN_W",14961],[8,"MEM_TIMING_ERR_CNT_R",14961],[8,"MEM_VT_SEL_R",14961],[8,"MEM_VT_SEL_W",14961],[8,"MONITOR_EN_R",14961],[8,"MONITOR_EN_W",14961],[8,"R",14988],[8,"ADC2_ARB_CLK_EN_R",14988],[8,"W",14988],[5,"PERIP_CLK_EN0_SPEC",14988],[8,"ADC2_ARB_CLK_EN_W",14988],[8,"APB_SARADC_CLK_EN_R",14988],[8,"APB_SARADC_CLK_EN_W",14988],[8,"I2C_EXT0_CLK_EN_R",14988],[8,"I2C_EXT0_CLK_EN_W",14988],[8,"LEDC_CLK_EN_R",14988],[8,"LEDC_CLK_EN_W",14988],[8,"SPI01_CLK_EN_R",14988],[8,"SPI01_CLK_EN_W",14988],[8,"SPI2_CLK_EN_R",14988],[8,"SPI2_CLK_EN_W",14988],[8,"SYSTIMER_CLK_EN_R",14988],[8,"SYSTIMER_CLK_EN_W",14988],[8,"TIMERGROUP_CLK_EN_R",14988],[8,"TIMERGROUP_CLK_EN_W",14988],[8,"UART1_CLK_EN_R",14988],[8,"UART1_CLK_EN_W",14988],[8,"UART_CLK_EN_R",14988],[8,"UART_CLK_EN_W",14988],[8,"UART_MEM_CLK_EN_R",14988],[8,"UART_MEM_CLK_EN_W",14988],[8,"W",15043],[8,"R",15043],[8,"CRYPTO_ECC_CLK_EN_R",15043],[5,"PERIP_CLK_EN1_SPEC",15043],[8,"CRYPTO_ECC_CLK_EN_W",15043],[8,"CRYPTO_SHA_CLK_EN_R",15043],[8,"CRYPTO_SHA_CLK_EN_W",15043],[8,"DMA_CLK_EN_R",15043],[8,"DMA_CLK_EN_W",15043],[8,"TSENS_CLK_EN_R",15043],[8,"TSENS_CLK_EN_W",15043],[8,"R",15070],[8,"ADC2_ARB_RST_R",15070],[8,"W",15070],[5,"PERIP_RST_EN0_SPEC",15070],[8,"ADC2_ARB_RST_W",15070],[8,"APB_SARADC_RST_R",15070],[8,"APB_SARADC_RST_W",15070],[8,"I2C_EXT0_RST_R",15070],[8,"I2C_EXT0_RST_W",15070],[8,"LEDC_RST_R",15070],[8,"LEDC_RST_W",15070],[8,"SPI01_RST_R",15070],[8,"SPI01_RST_W",15070],[8,"SPI2_RST_R",15070],[8,"SPI2_RST_W",15070],[8,"SYSTIMER_RST_R",15070],[8,"SYSTIMER_RST_W",15070],[8,"TIMERGROUP_RST_R",15070],[8,"TIMERGROUP_RST_W",15070],[8,"UART1_RST_R",15070],[8,"UART1_RST_W",15070],[8,"UART_MEM_RST_R",15070],[8,"UART_MEM_RST_W",15070],[8,"UART_RST_R",15070],[8,"UART_RST_W",15070],[8,"W",15125],[8,"R",15125],[8,"CRYPTO_ECC_RST_R",15125],[5,"PERIP_RST_EN1_SPEC",15125],[8,"CRYPTO_ECC_RST_W",15125],[8,"CRYPTO_SHA_RST_R",15125],[8,"CRYPTO_SHA_RST_W",15125],[8,"DMA_RST_R",15125],[8,"DMA_RST_W",15125],[8,"TSENS_RST_R",15125],[8,"TSENS_RST_W",15125],[8,"W",15152],[8,"R",15152],[8,"REDUNDANT_ECO_DRIVE_R",15152],[5,"REDUNDANT_ECO_CTRL_SPEC",15152],[8,"REDUNDANT_ECO_DRIVE_W",15152],[8,"REDUNDANT_ECO_RESULT_R",15152],[8,"W",15169],[8,"R",15169],[8,"SYSTEM_REG_DATE_R",15169],[5,"REG_DATE_SPEC",15169],[8,"SYSTEM_REG_DATE_W",15169],[8,"W",15184],[8,"R",15184],[8,"RSA_MEM_FORCE_PD_R",15184],[5,"RSA_PD_CTRL_SPEC",15184],[8,"RSA_MEM_FORCE_PD_W",15184],[8,"RSA_MEM_FORCE_PU_R",15184],[8,"RSA_MEM_FORCE_PU_W",15184],[8,"RSA_MEM_PD_R",15184],[8,"RSA_MEM_PD_W",15184],[8,"W",15207],[8,"R",15207],[8,"RTC_MEM_CRC_ADDR_R",15207],[5,"RTC_FASTMEM_CONFIG_SPEC",15207],[8,"RTC_MEM_CRC_ADDR_W",15207],[8,"RTC_MEM_CRC_FINISH_R",15207],[8,"RTC_MEM_CRC_LEN_R",15207],[8,"RTC_MEM_CRC_LEN_W",15207],[8,"RTC_MEM_CRC_START_R",15207],[8,"RTC_MEM_CRC_START_W",15207],[8,"R",15232],[8,"RTC_MEM_CRC_RES_R",15232],[8,"W",15243],[8,"R",15243],[8,"CLK_DIV_EN_R",15243],[8,"CLK_XTAL_FREQ_R",15243],[8,"PRE_DIV_CNT_R",15243],[5,"SYSCLK_CONF_SPEC",15243],[8,"PRE_DIV_CNT_W",15243],[8,"SOC_CLK_SEL_R",15243],[8,"SOC_CLK_SEL_W",15243],[8,"COMP0_LOAD",15266],[8,"COMP1_LOAD",15266],[8,"COMP2_LOAD",15266],[8,"CONF",15266],[8,"DATE",15266],[8,"INT_CLR",15266],[8,"INT_ENA",15266],[8,"INT_RAW",15266],[8,"INT_ST",15266],[8,"TARGET0_CONF",15266],[8,"TARGET0_HI",15266],[8,"TARGET0_LO",15266],[8,"TARGET1_CONF",15266],[8,"TARGET1_HI",15266],[8,"TARGET1_LO",15266],[8,"TARGET2_CONF",15266],[8,"TARGET2_HI",15266],[8,"TARGET2_LO",15266],[8,"UNIT0_LOAD",15266],[8,"UNIT0_LOAD_HI",15266],[8,"UNIT0_LOAD_LO",15266],[8,"UNIT0_OP",15266],[8,"UNIT0_VALUE_HI",15266],[8,"UNIT0_VALUE_LO",15266],[8,"UNIT1_LOAD",15266],[8,"UNIT1_LOAD_HI",15266],[8,"UNIT1_LOAD_LO",15266],[8,"UNIT1_OP",15266],[8,"UNIT1_VALUE_HI",15266],[8,"UNIT1_VALUE_LO",15266],[8,"W",15364],[5,"COMP0_LOAD_SPEC",15364],[8,"TIMER_COMP0_LOAD_W",15364],[8,"W",15376],[5,"COMP1_LOAD_SPEC",15376],[8,"TIMER_COMP1_LOAD_W",15376],[8,"W",15388],[5,"COMP2_LOAD_SPEC",15388],[8,"TIMER_COMP2_LOAD_W",15388],[8,"W",15400],[8,"R",15400],[8,"CLK_EN_R",15400],[5,"CONF_SPEC",15400],[8,"CLK_EN_W",15400],[8,"SYSTIMER_CLK_FO_R",15400],[8,"SYSTIMER_CLK_FO_W",15400],[8,"TARGET0_WORK_EN_R",15400],[8,"TARGET0_WORK_EN_W",15400],[8,"TARGET1_WORK_EN_R",15400],[8,"TARGET1_WORK_EN_W",15400],[8,"TARGET2_WORK_EN_R",15400],[8,"TARGET2_WORK_EN_W",15400],[8,"TIMER_UNIT0_CORE0_STALL_EN_R",15400],[8,"TIMER_UNIT0_CORE0_STALL_EN_W",15400],[8,"TIMER_UNIT0_CORE1_STALL_EN_R",15400],[8,"TIMER_UNIT0_CORE1_STALL_EN_W",15400],[8,"TIMER_UNIT0_WORK_EN_R",15400],[8,"TIMER_UNIT0_WORK_EN_W",15400],[8,"TIMER_UNIT1_CORE0_STALL_EN_R",15400],[8,"TIMER_UNIT1_CORE0_STALL_EN_W",15400],[8,"TIMER_UNIT1_CORE1_STALL_EN_R",15400],[8,"TIMER_UNIT1_CORE1_STALL_EN_W",15400],[8,"TIMER_UNIT1_WORK_EN_R",15400],[8,"TIMER_UNIT1_WORK_EN_W",15400],[8,"W",15455],[8,"R",15455],[8,"DATE_R",15455],[5,"DATE_SPEC",15455],[8,"DATE_W",15455],[8,"W",15470],[5,"INT_CLR_SPEC",15470],[8,"TARGET0_INT_CLR_W",15470],[8,"TARGET1_INT_CLR_W",15470],[8,"TARGET2_INT_CLR_W",15470],[8,"W",15486],[8,"R",15486],[8,"TARGET0_INT_ENA_R",15486],[5,"INT_ENA_SPEC",15486],[8,"TARGET0_INT_ENA_W",15486],[8,"TARGET1_INT_ENA_R",15486],[8,"TARGET1_INT_ENA_W",15486],[8,"TARGET2_INT_ENA_R",15486],[8,"TARGET2_INT_ENA_W",15486],[8,"W",15509],[8,"R",15509],[8,"TARGET0_INT_RAW_R",15509],[5,"INT_RAW_SPEC",15509],[8,"TARGET0_INT_RAW_W",15509],[8,"TARGET1_INT_RAW_R",15509],[8,"TARGET1_INT_RAW_W",15509],[8,"TARGET2_INT_RAW_R",15509],[8,"TARGET2_INT_RAW_W",15509],[8,"R",15532],[8,"TARGET0_INT_ST_R",15532],[8,"TARGET1_INT_ST_R",15532],[8,"TARGET2_INT_ST_R",15532],[8,"W",15547],[8,"R",15547],[8,"TARGET0_PERIOD_R",15547],[5,"TARGET0_CONF_SPEC",15547],[8,"TARGET0_PERIOD_W",15547],[8,"TARGET0_PERIOD_MODE_R",15547],[8,"TARGET0_PERIOD_MODE_W",15547],[8,"TARGET0_TIMER_UNIT_SEL_R",15547],[8,"TARGET0_TIMER_UNIT_SEL_W",15547],[8,"W",15570],[8,"R",15570],[8,"TIMER_TARGET0_HI_R",15570],[5,"TARGET0_HI_SPEC",15570],[8,"TIMER_TARGET0_HI_W",15570],[8,"W",15585],[8,"R",15585],[8,"TIMER_TARGET0_LO_R",15585],[5,"TARGET0_LO_SPEC",15585],[8,"TIMER_TARGET0_LO_W",15585],[8,"W",15600],[8,"R",15600],[8,"TARGET1_PERIOD_R",15600],[5,"TARGET1_CONF_SPEC",15600],[8,"TARGET1_PERIOD_W",15600],[8,"TARGET1_PERIOD_MODE_R",15600],[8,"TARGET1_PERIOD_MODE_W",15600],[8,"TARGET1_TIMER_UNIT_SEL_R",15600],[8,"TARGET1_TIMER_UNIT_SEL_W",15600],[8,"W",15623],[8,"R",15623],[8,"TIMER_TARGET1_HI_R",15623],[5,"TARGET1_HI_SPEC",15623],[8,"TIMER_TARGET1_HI_W",15623],[8,"W",15638],[8,"R",15638],[8,"TIMER_TARGET1_LO_R",15638],[5,"TARGET1_LO_SPEC",15638],[8,"TIMER_TARGET1_LO_W",15638],[8,"W",15653],[8,"R",15653],[8,"TARGET2_PERIOD_R",15653],[5,"TARGET2_CONF_SPEC",15653],[8,"TARGET2_PERIOD_W",15653],[8,"TARGET2_PERIOD_MODE_R",15653],[8,"TARGET2_PERIOD_MODE_W",15653],[8,"TARGET2_TIMER_UNIT_SEL_R",15653],[8,"TARGET2_TIMER_UNIT_SEL_W",15653],[8,"W",15676],[8,"R",15676],[8,"TIMER_TARGET2_HI_R",15676],[5,"TARGET2_HI_SPEC",15676],[8,"TIMER_TARGET2_HI_W",15676],[8,"W",15691],[8,"R",15691],[8,"TIMER_TARGET2_LO_R",15691],[5,"TARGET2_LO_SPEC",15691],[8,"TIMER_TARGET2_LO_W",15691],[8,"W",15706],[5,"UNIT0_LOAD_SPEC",15706],[8,"TIMER_UNIT0_LOAD_W",15706],[8,"W",15718],[8,"R",15718],[8,"TIMER_UNIT0_LOAD_HI_R",15718],[5,"UNIT0_LOAD_HI_SPEC",15718],[8,"TIMER_UNIT0_LOAD_HI_W",15718],[8,"W",15733],[8,"R",15733],[8,"TIMER_UNIT0_LOAD_LO_R",15733],[5,"UNIT0_LOAD_LO_SPEC",15733],[8,"TIMER_UNIT0_LOAD_LO_W",15733],[8,"W",15748],[5,"UNIT0_OP_SPEC",15748],[8,"TIMER_UNIT0_UPDATE_W",15748],[8,"R",15748],[8,"TIMER_UNIT0_VALUE_VALID_R",15748],[8,"R",15763],[8,"TIMER_UNIT0_VALUE_HI_R",15763],[8,"R",15774],[8,"TIMER_UNIT0_VALUE_LO_R",15774],[8,"W",15785],[5,"UNIT1_LOAD_SPEC",15785],[8,"TIMER_UNIT1_LOAD_W",15785],[8,"W",15797],[8,"R",15797],[8,"TIMER_UNIT1_LOAD_HI_R",15797],[5,"UNIT1_LOAD_HI_SPEC",15797],[8,"TIMER_UNIT1_LOAD_HI_W",15797],[8,"W",15812],[8,"R",15812],[8,"TIMER_UNIT1_LOAD_LO_R",15812],[5,"UNIT1_LOAD_LO_SPEC",15812],[8,"TIMER_UNIT1_LOAD_LO_W",15812],[8,"W",15827],[5,"UNIT1_OP_SPEC",15827],[8,"TIMER_UNIT1_UPDATE_W",15827],[8,"R",15827],[8,"TIMER_UNIT1_VALUE_VALID_R",15827],[8,"R",15842],[8,"TIMER_UNIT1_VALUE_HI_R",15842],[8,"R",15853],[8,"TIMER_UNIT1_VALUE_LO_R",15853],[8,"INT_CLR_TIMERS",15864],[8,"INT_ENA_TIMERS",15864],[8,"INT_RAW_TIMERS",15864],[8,"INT_ST_TIMERS",15864],[8,"NTIMERS_DATE",15864],[8,"REGCLK",15864],[8,"RTCCALICFG",15864],[8,"RTCCALICFG1",15864],[8,"RTCCALICFG2",15864],[8,"T0ALARMHI",15864],[8,"T0ALARMLO",15864],[8,"T0CONFIG",15864],[8,"T0HI",15864],[8,"T0LO",15864],[8,"T0LOAD",15864],[8,"T0LOADHI",15864],[8,"T0LOADLO",15864],[8,"T0UPDATE",15864],[8,"WDTCONFIG0",15864],[8,"WDTCONFIG1",15864],[8,"WDTCONFIG2",15864],[8,"WDTCONFIG3",15864],[8,"WDTCONFIG4",15864],[8,"WDTCONFIG5",15864],[8,"WDTFEED",15864],[8,"WDTWPROTECT",15864],[8,"W",15950],[5,"INT_CLR_TIMERS_SPEC",15950],[8,"T0_INT_CLR_W",15950],[8,"WDT_INT_CLR_W",15950],[8,"W",15964],[8,"R",15964],[8,"T0_INT_ENA_R",15964],[5,"INT_ENA_TIMERS_SPEC",15964],[8,"T0_INT_ENA_W",15964],[8,"WDT_INT_ENA_R",15964],[8,"WDT_INT_ENA_W",15964],[8,"R",15983],[8,"T0_INT_RAW_R",15983],[8,"WDT_INT_RAW_R",15983],[8,"R",15996],[8,"T0_INT_ST_R",15996],[8,"WDT_INT_ST_R",15996],[8,"W",16009],[8,"R",16009],[8,"NTIMGS_DATE_R",16009],[5,"NTIMERS_DATE_SPEC",16009],[8,"NTIMGS_DATE_W",16009],[8,"W",16024],[8,"R",16024],[8,"CLK_EN_R",16024],[5,"REGCLK_SPEC",16024],[8,"CLK_EN_W",16024],[8,"TIMER_CLK_IS_ACTIVE_R",16024],[8,"TIMER_CLK_IS_ACTIVE_W",16024],[8,"WDT_CLK_IS_ACTIVE_R",16024],[8,"WDT_CLK_IS_ACTIVE_W",16024],[8,"W",16047],[8,"R",16047],[8,"RTC_CALI_CLK_SEL_R",16047],[5,"RTCCALICFG_SPEC",16047],[8,"RTC_CALI_CLK_SEL_W",16047],[8,"RTC_CALI_MAX_R",16047],[8,"RTC_CALI_MAX_W",16047],[8,"RTC_CALI_RDY_R",16047],[8,"RTC_CALI_START_R",16047],[8,"RTC_CALI_START_W",16047],[8,"RTC_CALI_START_CYCLING_R",16047],[8,"RTC_CALI_START_CYCLING_W",16047],[8,"R",16076],[8,"RTC_CALI_CYCLING_DATA_VLD_R",16076],[8,"RTC_CALI_VALUE_R",16076],[8,"W",16089],[8,"R",16089],[8,"RTC_CALI_TIMEOUT_R",16089],[8,"RTC_CALI_TIMEOUT_RST_CNT_R",16089],[5,"RTCCALICFG2_SPEC",16089],[8,"RTC_CALI_TIMEOUT_RST_CNT_W",16089],[8,"RTC_CALI_TIMEOUT_THRES_R",16089],[8,"RTC_CALI_TIMEOUT_THRES_W",16089],[8,"R",16110],[8,"ALARM_HI_R",16110],[8,"W",16110],[5,"T0ALARMHI_SPEC",16110],[8,"ALARM_HI_W",16110],[8,"R",16125],[8,"ALARM_LO_R",16125],[8,"W",16125],[5,"T0ALARMLO_SPEC",16125],[8,"ALARM_LO_W",16125],[8,"R",16140],[8,"ALARM_EN_R",16140],[8,"W",16140],[5,"T0CONFIG_SPEC",16140],[8,"ALARM_EN_W",16140],[8,"AUTORELOAD_R",16140],[8,"AUTORELOAD_W",16140],[8,"DIVCNT_RST_W",16140],[8,"DIVIDER_R",16140],[8,"DIVIDER_W",16140],[8,"EN_R",16140],[8,"EN_W",16140],[8,"INCREASE_R",16140],[8,"INCREASE_W",16140],[8,"USE_XTAL_R",16140],[8,"USE_XTAL_W",16140],[8,"R",16177],[8,"T0_HI_R",16177],[8,"R",16188],[8,"LO_R",16188],[8,"W",16199],[5,"T0LOAD_SPEC",16199],[8,"LOAD_W",16199],[8,"W",16211],[8,"R",16211],[8,"LOAD_HI_R",16211],[5,"T0LOADHI_SPEC",16211],[8,"LOAD_HI_W",16211],[8,"W",16226],[8,"R",16226],[8,"LOAD_LO_R",16226],[5,"T0LOADLO_SPEC",16226],[8,"LOAD_LO_W",16226],[8,"W",16241],[8,"R",16241],[8,"UPDATE_R",16241],[5,"T0UPDATE_SPEC",16241],[8,"UPDATE_W",16241],[8,"W",16256],[8,"R",16256],[8,"WDT_APPCPU_RESET_EN_R",16256],[5,"WDTCONFIG0_SPEC",16256],[8,"WDT_APPCPU_RESET_EN_W",16256],[8,"WDT_CONF_UPDATE_EN_W",16256],[8,"WDT_CPU_RESET_LENGTH_R",16256],[8,"WDT_CPU_RESET_LENGTH_W",16256],[8,"WDT_EN_R",16256],[8,"WDT_EN_W",16256],[8,"WDT_FLASHBOOT_MOD_EN_R",16256],[8,"WDT_FLASHBOOT_MOD_EN_W",16256],[8,"WDT_PROCPU_RESET_EN_R",16256],[8,"WDT_PROCPU_RESET_EN_W",16256],[8,"WDT_STG0_R",16256],[8,"WDT_STG0_W",16256],[8,"WDT_STG1_R",16256],[8,"WDT_STG1_W",16256],[8,"WDT_STG2_R",16256],[8,"WDT_STG2_W",16256],[8,"WDT_STG3_R",16256],[8,"WDT_STG3_W",16256],[8,"WDT_SYS_RESET_LENGTH_R",16256],[8,"WDT_SYS_RESET_LENGTH_W",16256],[8,"WDT_USE_XTAL_R",16256],[8,"WDT_USE_XTAL_W",16256],[8,"W",16313],[8,"R",16313],[8,"WDT_CLK_PRESCALE_R",16313],[5,"WDTCONFIG1_SPEC",16313],[8,"WDT_CLK_PRESCALE_W",16313],[8,"WDT_DIVCNT_RST_W",16313],[8,"W",16330],[8,"R",16330],[8,"WDT_STG0_HOLD_R",16330],[5,"WDTCONFIG2_SPEC",16330],[8,"WDT_STG0_HOLD_W",16330],[8,"W",16345],[8,"R",16345],[8,"WDT_STG1_HOLD_R",16345],[5,"WDTCONFIG3_SPEC",16345],[8,"WDT_STG1_HOLD_W",16345],[8,"W",16360],[8,"R",16360],[8,"WDT_STG2_HOLD_R",16360],[5,"WDTCONFIG4_SPEC",16360],[8,"WDT_STG2_HOLD_W",16360],[8,"W",16375],[8,"R",16375],[8,"WDT_STG3_HOLD_R",16375],[5,"WDTCONFIG5_SPEC",16375],[8,"WDT_STG3_HOLD_W",16375],[8,"W",16390],[5,"WDTFEED_SPEC",16390],[8,"WDT_FEED_W",16390],[8,"W",16402],[8,"R",16402],[8,"WDT_WKEY_R",16402],[5,"WDTWPROTECT_SPEC",16402],[8,"WDT_WKEY_W",16402],[8,"AT_CMD_CHAR",16417],[8,"AT_CMD_GAPTOUT",16417],[8,"AT_CMD_POSTCNT",16417],[8,"AT_CMD_PRECNT",16417],[8,"CLK_CONF",16417],[8,"CLKDIV",16417],[8,"CONF0",16417],[8,"CONF1",16417],[8,"DATE",16417],[8,"FIFO",16417],[8,"FLOW_CONF",16417],[8,"FSM_STATUS",16417],[8,"HIGHPULSE",16417],[8,"ID",16417],[8,"IDLE_CONF",16417],[8,"INT_CLR",16417],[8,"INT_ENA",16417],[8,"INT_RAW",16417],[8,"INT_ST",16417],[8,"LOWPULSE",16417],[8,"MEM_CONF",16417],[8,"MEM_RX_STATUS",16417],[8,"MEM_TX_STATUS",16417],[8,"NEGPULSE",16417],[8,"POSPULSE",16417],[8,"RS485_CONF",16417],[8,"RX_FILT",16417],[8,"RXD_CNT",16417],[8,"SLEEP_CONF",16417],[8,"STATUS",16417],[8,"SWFC_CONF0",16417],[8,"SWFC_CONF1",16417],[8,"TXBRK_CONF",16417],[8,"R",16524],[8,"AT_CMD_CHAR_R",16524],[8,"W",16524],[5,"AT_CMD_CHAR_SPEC",16524],[8,"AT_CMD_CHAR_W",16524],[8,"CHAR_NUM_R",16524],[8,"CHAR_NUM_W",16524],[8,"W",16543],[8,"R",16543],[8,"RX_GAP_TOUT_R",16543],[5,"AT_CMD_GAPTOUT_SPEC",16543],[8,"RX_GAP_TOUT_W",16543],[8,"W",16558],[8,"R",16558],[8,"POST_IDLE_NUM_R",16558],[5,"AT_CMD_POSTCNT_SPEC",16558],[8,"POST_IDLE_NUM_W",16558],[8,"W",16573],[8,"R",16573],[8,"PRE_IDLE_NUM_R",16573],[5,"AT_CMD_PRECNT_SPEC",16573],[8,"PRE_IDLE_NUM_W",16573],[8,"W",16588],[8,"R",16588],[8,"RST_CORE_R",16588],[5,"CLK_CONF_SPEC",16588],[8,"RST_CORE_W",16588],[8,"RX_RST_CORE_R",16588],[8,"RX_RST_CORE_W",16588],[8,"RX_SCLK_EN_R",16588],[8,"RX_SCLK_EN_W",16588],[8,"SCLK_DIV_A_R",16588],[8,"SCLK_DIV_A_W",16588],[8,"SCLK_DIV_B_R",16588],[8,"SCLK_DIV_B_W",16588],[8,"SCLK_DIV_NUM_R",16588],[8,"SCLK_DIV_NUM_W",16588],[8,"SCLK_EN_R",16588],[8,"SCLK_EN_W",16588],[8,"SCLK_SEL_R",16588],[8,"SCLK_SEL_W",16588],[8,"TX_RST_CORE_R",16588],[8,"TX_RST_CORE_W",16588],[8,"TX_SCLK_EN_R",16588],[8,"TX_SCLK_EN_W",16588],[8,"W",16639],[8,"R",16639],[8,"CLKDIV_R",16639],[5,"CLKDIV_SPEC",16639],[8,"CLKDIV_W",16639],[8,"FRAG_R",16639],[8,"FRAG_W",16639],[8,"R",16658],[8,"AUTOBAUD_EN_R",16658],[8,"W",16658],[5,"CONF0_SPEC",16658],[8,"AUTOBAUD_EN_W",16658],[8,"BIT_NUM_R",16658],[8,"BIT_NUM_W",16658],[8,"CLK_EN_R",16658],[8,"CLK_EN_W",16658],[8,"CTS_INV_R",16658],[8,"CTS_INV_W",16658],[8,"DSR_INV_R",16658],[8,"DSR_INV_W",16658],[8,"DTR_INV_R",16658],[8,"DTR_INV_W",16658],[8,"ERR_WR_MASK_R",16658],[8,"ERR_WR_MASK_W",16658],[8,"IRDA_DPLX_R",16658],[8,"IRDA_DPLX_W",16658],[8,"IRDA_EN_R",16658],[8,"IRDA_EN_W",16658],[8,"IRDA_RX_INV_R",16658],[8,"IRDA_RX_INV_W",16658],[8,"IRDA_TX_EN_R",16658],[8,"IRDA_TX_EN_W",16658],[8,"IRDA_TX_INV_R",16658],[8,"IRDA_TX_INV_W",16658],[8,"IRDA_WCTL_R",16658],[8,"IRDA_WCTL_W",16658],[8,"LOOPBACK_R",16658],[8,"LOOPBACK_W",16658],[8,"MEM_CLK_EN_R",16658],[8,"MEM_CLK_EN_W",16658],[8,"PARITY_R",16658],[8,"PARITY_W",16658],[8,"PARITY_EN_R",16658],[8,"PARITY_EN_W",16658],[8,"RTS_INV_R",16658],[8,"RTS_INV_W",16658],[8,"RXD_INV_R",16658],[8,"RXD_INV_W",16658],[8,"RXFIFO_RST_R",16658],[8,"RXFIFO_RST_W",16658],[8,"STOP_BIT_NUM_R",16658],[8,"STOP_BIT_NUM_W",16658],[8,"SW_DTR_R",16658],[8,"SW_DTR_W",16658],[8,"SW_RTS_R",16658],[8,"SW_RTS_W",16658],[8,"TX_FLOW_EN_R",16658],[8,"TX_FLOW_EN_W",16658],[8,"TXD_BRK_R",16658],[8,"TXD_BRK_W",16658],[8,"TXD_INV_R",16658],[8,"TXD_INV_W",16658],[8,"TXFIFO_RST_R",16658],[8,"TXFIFO_RST_W",16658],[8,"W",16777],[8,"R",16777],[8,"DIS_RX_DAT_OVF_R",16777],[5,"CONF1_SPEC",16777],[8,"DIS_RX_DAT_OVF_W",16777],[8,"RX_FLOW_EN_R",16777],[8,"RX_FLOW_EN_W",16777],[8,"RX_TOUT_EN_R",16777],[8,"RX_TOUT_EN_W",16777],[8,"RX_TOUT_FLOW_DIS_R",16777],[8,"RX_TOUT_FLOW_DIS_W",16777],[8,"RXFIFO_FULL_THRHD_R",16777],[8,"RXFIFO_FULL_THRHD_W",16777],[8,"TXFIFO_EMPTY_THRHD_R",16777],[8,"TXFIFO_EMPTY_THRHD_W",16777],[8,"W",16812],[8,"R",16812],[8,"DATE_R",16812],[5,"DATE_SPEC",16812],[8,"DATE_W",16812],[8,"W",16827],[8,"R",16827],[8,"RXFIFO_RD_BYTE_R",16827],[5,"FIFO_SPEC",16827],[8,"RXFIFO_RD_BYTE_W",16827],[8,"W",16842],[8,"R",16842],[8,"FORCE_XOFF_R",16842],[5,"FLOW_CONF_SPEC",16842],[8,"FORCE_XOFF_W",16842],[8,"FORCE_XON_R",16842],[8,"FORCE_XON_W",16842],[8,"SEND_XOFF_R",16842],[8,"SEND_XOFF_W",16842],[8,"SEND_XON_R",16842],[8,"SEND_XON_W",16842],[8,"SW_FLOW_CON_EN_R",16842],[8,"SW_FLOW_CON_EN_W",16842],[8,"XONOFF_DEL_R",16842],[8,"XONOFF_DEL_W",16842],[8,"R",16877],[8,"ST_URX_OUT_R",16877],[8,"ST_UTX_OUT_R",16877],[8,"R",16890],[8,"MIN_CNT_R",16890],[8,"W",16901],[8,"R",16901],[8,"HIGH_SPEED_R",16901],[5,"ID_SPEC",16901],[8,"HIGH_SPEED_W",16901],[8,"ID_R",16901],[8,"ID_W",16901],[8,"REG_UPDATE_R",16901],[8,"REG_UPDATE_W",16901],[8,"W",16924],[8,"R",16924],[8,"RX_IDLE_THRHD_R",16924],[5,"IDLE_CONF_SPEC",16924],[8,"RX_IDLE_THRHD_W",16924],[8,"TX_IDLE_NUM_R",16924],[8,"TX_IDLE_NUM_W",16924],[8,"W",16943],[5,"INT_CLR_SPEC",16943],[8,"AT_CMD_CHAR_DET_INT_CLR_W",16943],[8,"BRK_DET_INT_CLR_W",16943],[8,"CTS_CHG_INT_CLR_W",16943],[8,"DSR_CHG_INT_CLR_W",16943],[8,"FRM_ERR_INT_CLR_W",16943],[8,"GLITCH_DET_INT_CLR_W",16943],[8,"PARITY_ERR_INT_CLR_W",16943],[8,"RS485_CLASH_INT_CLR_W",16943],[8,"RS485_FRM_ERR_INT_CLR_W",16943],[8,"RS485_PARITY_ERR_INT_CLR_W",16943],[8,"RXFIFO_FULL_INT_CLR_W",16943],[8,"RXFIFO_OVF_INT_CLR_W",16943],[8,"RXFIFO_TOUT_INT_CLR_W",16943],[8,"SW_XOFF_INT_CLR_W",16943],[8,"SW_XON_INT_CLR_W",16943],[8,"TX_BRK_DONE_INT_CLR_W",16943],[8,"TX_BRK_IDLE_DONE_INT_CLR_W",16943],[8,"TX_DONE_INT_CLR_W",16943],[8,"TXFIFO_EMPTY_INT_CLR_W",16943],[8,"WAKEUP_INT_CLR_W",16943],[8,"R",16993],[8,"AT_CMD_CHAR_DET_INT_ENA_R",16993],[8,"W",16993],[5,"INT_ENA_SPEC",16993],[8,"AT_CMD_CHAR_DET_INT_ENA_W",16993],[8,"BRK_DET_INT_ENA_R",16993],[8,"BRK_DET_INT_ENA_W",16993],[8,"CTS_CHG_INT_ENA_R",16993],[8,"CTS_CHG_INT_ENA_W",16993],[8,"DSR_CHG_INT_ENA_R",16993],[8,"DSR_CHG_INT_ENA_W",16993],[8,"FRM_ERR_INT_ENA_R",16993],[8,"FRM_ERR_INT_ENA_W",16993],[8,"GLITCH_DET_INT_ENA_R",16993],[8,"GLITCH_DET_INT_ENA_W",16993],[8,"PARITY_ERR_INT_ENA_R",16993],[8,"PARITY_ERR_INT_ENA_W",16993],[8,"RS485_CLASH_INT_ENA_R",16993],[8,"RS485_CLASH_INT_ENA_W",16993],[8,"RS485_FRM_ERR_INT_ENA_R",16993],[8,"RS485_FRM_ERR_INT_ENA_W",16993],[8,"RS485_PARITY_ERR_INT_ENA_R",16993],[8,"RS485_PARITY_ERR_INT_ENA_W",16993],[8,"RXFIFO_FULL_INT_ENA_R",16993],[8,"RXFIFO_FULL_INT_ENA_W",16993],[8,"RXFIFO_OVF_INT_ENA_R",16993],[8,"RXFIFO_OVF_INT_ENA_W",16993],[8,"RXFIFO_TOUT_INT_ENA_R",16993],[8,"RXFIFO_TOUT_INT_ENA_W",16993],[8,"SW_XOFF_INT_ENA_R",16993],[8,"SW_XOFF_INT_ENA_W",16993],[8,"SW_XON_INT_ENA_R",16993],[8,"SW_XON_INT_ENA_W",16993],[8,"TX_BRK_DONE_INT_ENA_R",16993],[8,"TX_BRK_DONE_INT_ENA_W",16993],[8,"TX_BRK_IDLE_DONE_INT_ENA_R",16993],[8,"TX_BRK_IDLE_DONE_INT_ENA_W",16993],[8,"TX_DONE_INT_ENA_R",16993],[8,"TX_DONE_INT_ENA_W",16993],[8,"TXFIFO_EMPTY_INT_ENA_R",16993],[8,"TXFIFO_EMPTY_INT_ENA_W",16993],[8,"WAKEUP_INT_ENA_R",16993],[8,"WAKEUP_INT_ENA_W",16993],[8,"R",17084],[8,"AT_CMD_CHAR_DET_INT_RAW_R",17084],[8,"W",17084],[5,"INT_RAW_SPEC",17084],[8,"AT_CMD_CHAR_DET_INT_RAW_W",17084],[8,"BRK_DET_INT_RAW_R",17084],[8,"BRK_DET_INT_RAW_W",17084],[8,"CTS_CHG_INT_RAW_R",17084],[8,"CTS_CHG_INT_RAW_W",17084],[8,"DSR_CHG_INT_RAW_R",17084],[8,"DSR_CHG_INT_RAW_W",17084],[8,"FRM_ERR_INT_RAW_R",17084],[8,"FRM_ERR_INT_RAW_W",17084],[8,"GLITCH_DET_INT_RAW_R",17084],[8,"GLITCH_DET_INT_RAW_W",17084],[8,"PARITY_ERR_INT_RAW_R",17084],[8,"PARITY_ERR_INT_RAW_W",17084],[8,"RS485_CLASH_INT_RAW_R",17084],[8,"RS485_CLASH_INT_RAW_W",17084],[8,"RS485_FRM_ERR_INT_RAW_R",17084],[8,"RS485_FRM_ERR_INT_RAW_W",17084],[8,"RS485_PARITY_ERR_INT_RAW_R",17084],[8,"RS485_PARITY_ERR_INT_RAW_W",17084],[8,"RXFIFO_FULL_INT_RAW_R",17084],[8,"RXFIFO_FULL_INT_RAW_W",17084],[8,"RXFIFO_OVF_INT_RAW_R",17084],[8,"RXFIFO_OVF_INT_RAW_W",17084],[8,"RXFIFO_TOUT_INT_RAW_R",17084],[8,"RXFIFO_TOUT_INT_RAW_W",17084],[8,"SW_XOFF_INT_RAW_R",17084],[8,"SW_XOFF_INT_RAW_W",17084],[8,"SW_XON_INT_RAW_R",17084],[8,"SW_XON_INT_RAW_W",17084],[8,"TX_BRK_DONE_INT_RAW_R",17084],[8,"TX_BRK_DONE_INT_RAW_W",17084],[8,"TX_BRK_IDLE_DONE_INT_RAW_R",17084],[8,"TX_BRK_IDLE_DONE_INT_RAW_W",17084],[8,"TX_DONE_INT_RAW_R",17084],[8,"TX_DONE_INT_RAW_W",17084],[8,"TXFIFO_EMPTY_INT_RAW_R",17084],[8,"TXFIFO_EMPTY_INT_RAW_W",17084],[8,"WAKEUP_INT_RAW_R",17084],[8,"WAKEUP_INT_RAW_W",17084],[8,"R",17175],[8,"AT_CMD_CHAR_DET_INT_ST_R",17175],[8,"BRK_DET_INT_ST_R",17175],[8,"CTS_CHG_INT_ST_R",17175],[8,"DSR_CHG_INT_ST_R",17175],[8,"FRM_ERR_INT_ST_R",17175],[8,"GLITCH_DET_INT_ST_R",17175],[8,"PARITY_ERR_INT_ST_R",17175],[8,"RS485_CLASH_INT_ST_R",17175],[8,"RS485_FRM_ERR_INT_ST_R",17175],[8,"RS485_PARITY_ERR_INT_ST_R",17175],[8,"RXFIFO_FULL_INT_ST_R",17175],[8,"RXFIFO_OVF_INT_ST_R",17175],[8,"RXFIFO_TOUT_INT_ST_R",17175],[8,"SW_XOFF_INT_ST_R",17175],[8,"SW_XON_INT_ST_R",17175],[8,"TX_BRK_DONE_INT_ST_R",17175],[8,"TX_BRK_IDLE_DONE_INT_ST_R",17175],[8,"TX_DONE_INT_ST_R",17175],[8,"TXFIFO_EMPTY_INT_ST_R",17175],[8,"WAKEUP_INT_ST_R",17175],[8,"R",17224],[8,"MIN_CNT_R",17224],[8,"W",17235],[8,"R",17235],[8,"MEM_FORCE_PD_R",17235],[5,"MEM_CONF_SPEC",17235],[8,"MEM_FORCE_PD_W",17235],[8,"MEM_FORCE_PU_R",17235],[8,"MEM_FORCE_PU_W",17235],[8,"RX_FLOW_THRHD_R",17235],[8,"RX_FLOW_THRHD_W",17235],[8,"RX_SIZE_R",17235],[8,"RX_SIZE_W",17235],[8,"RX_TOUT_THRHD_R",17235],[8,"RX_TOUT_THRHD_W",17235],[8,"TX_SIZE_R",17235],[8,"TX_SIZE_W",17235],[8,"R",17270],[8,"APB_RX_RADDR_R",17270],[8,"RX_WADDR_R",17270],[8,"R",17283],[8,"APB_TX_WADDR_R",17283],[8,"TX_RADDR_R",17283],[8,"R",17296],[8,"NEGEDGE_MIN_CNT_R",17296],[8,"R",17307],[8,"POSEDGE_MIN_CNT_R",17307],[8,"W",17318],[8,"R",17318],[8,"DL0_EN_R",17318],[5,"RS485_CONF_SPEC",17318],[8,"DL0_EN_W",17318],[8,"DL1_EN_R",17318],[8,"DL1_EN_W",17318],[8,"RS485_EN_R",17318],[8,"RS485_EN_W",17318],[8,"RS485_RX_DLY_NUM_R",17318],[8,"RS485_RX_DLY_NUM_W",17318],[8,"RS485_TX_DLY_NUM_R",17318],[8,"RS485_TX_DLY_NUM_W",17318],[8,"RS485RXBY_TX_EN_R",17318],[8,"RS485RXBY_TX_EN_W",17318],[8,"RS485TX_RX_EN_R",17318],[8,"RS485TX_RX_EN_W",17318],[8,"W",17357],[8,"R",17357],[8,"GLITCH_FILT_R",17357],[5,"RX_FILT_SPEC",17357],[8,"GLITCH_FILT_W",17357],[8,"GLITCH_FILT_EN_R",17357],[8,"GLITCH_FILT_EN_W",17357],[8,"R",17376],[8,"RXD_EDGE_CNT_R",17376],[8,"R",17387],[8,"ACTIVE_THRESHOLD_R",17387],[8,"W",17387],[5,"SLEEP_CONF_SPEC",17387],[8,"ACTIVE_THRESHOLD_W",17387],[8,"R",17402],[8,"CTSN_R",17402],[8,"DSRN_R",17402],[8,"DTRN_R",17402],[8,"RTSN_R",17402],[8,"RXD_R",17402],[8,"RXFIFO_CNT_R",17402],[8,"TXD_R",17402],[8,"TXFIFO_CNT_R",17402],[8,"W",17427],[8,"R",17427],[8,"XOFF_CHAR_R",17427],[5,"SWFC_CONF0_SPEC",17427],[8,"XOFF_CHAR_W",17427],[8,"XOFF_THRESHOLD_R",17427],[8,"XOFF_THRESHOLD_W",17427],[8,"W",17446],[8,"R",17446],[8,"XON_CHAR_R",17446],[5,"SWFC_CONF1_SPEC",17446],[8,"XON_CHAR_W",17446],[8,"XON_THRESHOLD_R",17446],[8,"XON_THRESHOLD_W",17446],[8,"W",17465],[8,"R",17465],[8,"TX_BRK_NUM_R",17465],[5,"TXBRK_CONF_SPEC",17465],[8,"TX_BRK_NUM_W",17465],[8,"DATE",17480],[8,"DESTINATION",17480],[8,"DESTROY",17480],[8,"LINESIZE",17480],[8,"PHYSICAL_ADDRESS",17480],[8,"PLAIN_MEM",17480],[8,"RELEASE",17480],[8,"STATE",17480],[8,"TRIGGER",17480],[8,"W",17516],[8,"R",17516],[8,"DATE_R",17516],[5,"DATE_SPEC",17516],[8,"DATE_W",17516],[8,"W",17531],[8,"R",17531],[8,"DESTINATION_R",17531],[5,"DESTINATION_SPEC",17531],[8,"DESTINATION_W",17531],[8,"W",17546],[5,"DESTROY_SPEC",17546],[8,"DESTROY_W",17546],[8,"W",17558],[8,"R",17558],[8,"LINESIZE_R",17558],[5,"LINESIZE_SPEC",17558],[8,"LINESIZE_W",17558],[8,"W",17573],[8,"R",17573],[8,"PHYSICAL_ADDRESS_R",17573],[5,"PHYSICAL_ADDRESS_SPEC",17573],[8,"PHYSICAL_ADDRESS_W",17573],[8,"W",17588],[8,"W",17599],[5,"RELEASE_SPEC",17599],[8,"RELEASE_W",17599],[8,"R",17611],[8,"STATE_R",17611],[8,"W",17622],[5,"TRIGGER_SPEC",17622],[8,"TRIGGER_W",17622],[5,"PERI_BACKUP_INT_RAW_SPEC",1063],[5,"PERI_BACKUP_INT_ST_SPEC",1076],[5,"RND_DATA_SPEC",1157],[5,"SPI_MEM_REJECT_ADDR_SPEC",1200],[5,"INT_RAW_SPEC",1786],[5,"INT_ST_SPEC",1807],[5,"SAR1_STATUS_SPEC",1859],[5,"SAR1DATA_STATUS_SPEC",1870],[5,"SAR2_STATUS_SPEC",1881],[5,"SAR2DATA_STATUS_SPEC",1892],[5,"CORE_0_DEBUG_MODE_SPEC",2075],[5,"CORE_0_INTR_RAW_SPEC",2121],[5,"CORE_0_LASTPC_BEFORE_EXCEPTION_SPEC",2134],[5,"CORE_0_RCD_PDEBUGPC_SPEC",2183],[5,"CORE_0_RCD_PDEBUGSP_SPEC",2194],[5,"CORE_0_SP_PC_SPEC",2235],[5,"IN_DSCR_BF0_CH_SPEC",2500],[5,"IN_DSCR_BF1_CH0_SPEC",2511],[5,"IN_DSCR_CH0_SPEC",2522],[5,"IN_ERR_EOF_DES_ADDR_CH0_SPEC",2533],[5,"IN_STATE_CH0_SPEC",2624],[5,"IN_SUC_EOF_DES_ADDR_CH0_SPEC",2639],[5,"INFIFO_STATUS_CH0_SPEC",2650],[5,"INT_ST_CH0_SPEC",2837],[5,"OUT_DSCR_BF0_CH0_SPEC",2945],[5,"OUT_DSCR_BF1_CH0_SPEC",2956],[5,"OUT_DSCR_CH0_SPEC",2967],[5,"OUT_EOF_BFR_DES_ADDR_CH0_SPEC",2978],[5,"OUT_EOF_DES_ADDR_CH_SPEC",2989],[5,"OUT_STATE_CH0_SPEC",3078],[5,"OUTFIFO_STATUS_CH0_SPEC",3093],[5,"K_MEM_SPEC",3154],[5,"MULT_INT_RAW_SPEC",3242],[5,"MULT_INT_ST_SPEC",3253],[5,"PX_MEM_SPEC",3264],[5,"PY_MEM_SPEC",3275],[5,"INT_ST_SPEC",3597],[5,"RD_BLK1_DATA0_SPEC",3775],[5,"RD_BLK1_DATA1_SPEC",3786],[5,"RD_BLK1_DATA2_SPEC",3797],[5,"RD_BLK2_DATA0_SPEC",3808],[5,"RD_BLK2_DATA1_SPEC",3819],[5,"RD_BLK2_DATA2_SPEC",3840],[5,"RD_BLK2_DATA3_SPEC",3853],[5,"RD_BLK2_DATA4_SPEC",3866],[5,"RD_BLK2_DATA5_SPEC",3877],[5,"RD_BLK2_DATA6_SPEC",3888],[5,"RD_BLK2_DATA7_SPEC",3901],[5,"RD_BLK3_DATA0_SPEC",3912],[5,"RD_BLK3_DATA1_SPEC",3923],[5,"RD_BLK3_DATA2_SPEC",3934],[5,"RD_BLK3_DATA3_SPEC",3945],[5,"RD_BLK3_DATA4_SPEC",3956],[5,"RD_BLK3_DATA5_SPEC",3967],[5,"RD_BLK3_DATA6_SPEC",3978],[5,"RD_BLK3_DATA7_SPEC",3989],[5,"RD_REPEAT_DATA0_SPEC",4000],[5,"RD_REPEAT_ERR_SPEC",4039],[5,"RD_RS_ERR_SPEC",4078],[5,"RD_WR_DIS_SPEC",4126],[5,"STATUS_SPEC",4137],[5,"CACHE_ILG_INT_ST_SPEC",4472],[5,"CACHE_MMU_FAULT_CONTENT_SPEC",4495],[5,"CACHE_MMU_FAULT_VADDR_SPEC",4508],[5,"CACHE_STATE_SPEC",4591],[5,"CORE0_ACS_CACHE_INT_ST_SPEC",4708],[5,"CORE0_DBUS_REJECT_ST_SPEC",4729],[5,"CORE0_DBUS_REJECT_VADDR_SPEC",4742],[5,"CORE0_IBUS_REJECT_ST_SPEC",4753],[5,"CORE0_IBUS_REJECT_VADDR_SPEC",4766],[5,"CPUSDIO_INT_SPEC",5354],[5,"IN_SPEC",5454],[5,"PCPU_INT_SPEC",5504],[5,"PCPU_NMI_INT_SPEC",5515],[5,"STATUS_NEXT_SPEC",5610],[5,"STRAP_SPEC",5645],[5,"FIFO_ST_SPEC",5918],[5,"INT_RAW_SPEC",6079],[5,"INT_STATUS_SPEC",6120],[5,"RXFIFO_START_ADDR_SPEC",6161],[5,"SR_SPEC",6353],[5,"TXFIFO_START_ADDR_SPEC",6395],[5,"CPU_INT_EIP_STATUS_SPEC",6876],[5,"INTR_STATUS_REG_0_SPEC",7622],[5,"INTR_STATUS_REG_1_SPEC",7633],[5,"CH_DUTY_R_SPEC",8198],[5,"INT_ST_SPEC",8450],[5,"TIMER_VALUE_SPEC",8524],[5,"DATA_SPEC",8702],[5,"PIF_ACCESS_MONITOR_2_SPEC",11123],[5,"PIF_ACCESS_MONITOR_3_SPEC",11136],[5,"BUSY_SPEC",11259],[5,"H_MEM_SPEC",11348],[5,"M_MEM_SPEC",11374],[5,"DIN_MODE_SPEC",11720],[5,"DIN_NUM_SPEC",11737],[5,"DOUT_MODE_SPEC",11754],[5,"TIMING_CALI_SPEC",11840],[5,"INT_ST_SPEC",12539],[5,"TIMING_CALI_SPEC",12679],[5,"TX_CRC_SPEC",12692],[5,"DIN_MODE_SPEC",13342],[5,"DIN_NUM_SPEC",13369],[5,"DMA_INT_ST_SPEC",13733],[5,"DOUT_MODE_SPEC",13784],[5,"COMB_PVT_ERR_HVT_SITE0_SPEC",14580],[5,"COMB_PVT_ERR_HVT_SITE1_SPEC",14591],[5,"COMB_PVT_ERR_HVT_SITE2_SPEC",14602],[5,"COMB_PVT_ERR_HVT_SITE3_SPEC",14613],[5,"COMB_PVT_ERR_LVT_SITE0_SPEC",14624],[5,"COMB_PVT_ERR_LVT_SITE1_SPEC",14635],[5,"COMB_PVT_ERR_LVT_SITE2_SPEC",14646],[5,"COMB_PVT_ERR_LVT_SITE3_SPEC",14657],[5,"COMB_PVT_ERR_NVT_SITE0_SPEC",14668],[5,"COMB_PVT_ERR_NVT_SITE1_SPEC",14679],[5,"COMB_PVT_ERR_NVT_SITE2_SPEC",14690],[5,"COMB_PVT_ERR_NVT_SITE3_SPEC",14701],[5,"RTC_FASTMEM_CRC_SPEC",15232],[5,"INT_ST_SPEC",15532],[5,"UNIT0_VALUE_HI_SPEC",15763],[5,"UNIT0_VALUE_LO_SPEC",15774],[5,"UNIT1_VALUE_HI_SPEC",15842],[5,"UNIT1_VALUE_LO_SPEC",15853],[5,"INT_RAW_TIMERS_SPEC",15983],[5,"INT_ST_TIMERS_SPEC",15996],[5,"RTCCALICFG1_SPEC",16076],[5,"T0HI_SPEC",16177],[5,"T0LO_SPEC",16188],[5,"FSM_STATUS_SPEC",16877],[5,"HIGHPULSE_SPEC",16890],[5,"INT_ST_SPEC",17175],[5,"LOWPULSE_SPEC",17224],[5,"MEM_RX_STATUS_SPEC",17270],[5,"MEM_TX_STATUS_SPEC",17283],[5,"NEGPULSE_SPEC",17296],[5,"POSPULSE_SPEC",17307],[5,"RXD_CNT_SPEC",17376],[5,"STATUS_SPEC",17402],[5,"PLAIN_MEM_SPEC",17588],[5,"STATE_SPEC",17611]],"b":[]}],\
["esp_hal",{"doc":"<code>no_std</code> HAL implementations for the peripherals which are …","t":"GEFEPEEEEEEEECCNNNNCNCCQQQQCCXNENNNNNHCCNNCNNCENCCCNCECCCNCCCCCNCNNNNNNCNCFFFKGKFKFGPPTPPGPNNNNNNONNNNNNNNNNNNNNNNONNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNMNNONONNNNNNNNNNNNNNNNNNNNNNNNFNNNNNNNNNNNNNKPPFFGPPPGONNNNNNNNNNNNONNNMNNNNNNNNNNNNNNNNNNNNNNNNNOFNNNNNNNNNNNNNKPFFFFFFFKPFFFGGGKKTPKKKPPKPPRKKPPPPPPPPPPKKRKKPPKKFKRKKOOMMNNOONNNNNNNNNNNNNNNNNNNNNNNNNNNNNNOOOOOMMNNMMNNNMNMNNNNNNNOONMNNNNNNNNNNNNNNNNNNNNNMNMNMMNNMNMNMNMNMMNNNNMMMNNNNNNNNNNNNNNNNNMMNNMMNNNMMMMNNNNMNMMNNMMNNNMMNNMNMNMNMNMNNMNNOOMMNNMMNNNMMNNMNMNNMNMMNNNNMNMNOONMNMNMNONNMNMNMNMNMNMNMNMNMNMNMMNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNOONNNNNNNNNNNNNNMMNNMMNNNMMNNMNMNMMOOPFGGPPPPPPPPPPGNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNSSSSSSSSSSSSSSSSSSSSSFFSSSSSSSSSSSSSSSSSSSSSSSSSSSSSSSSSSSSSSSSSSSSSSSSSSSSSSSSSSSSSSSSSSSSSSSSSNNNNNNNNNNNNNNNNNNNNNNNNNNNPPPPPPPPFGFKPFRPPPPPPPPPPPPPPPPPPPPGPGPPPPPPPPPPPPPPPPPPFPPPPPPPIFIIFIFIFFIIFFIFIFIFIFIFIFIFFKPPPPPPPPPSFFKGRFFPPPPPPPSSISSFFKGIKRFFFFPPPPFKFKKKPPGPPPPPPPPPPPPPPPPPPPPPPPRPPPPPPPPPPPPFSNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNMNNNNNNNHMNNMNNHMNNMNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNMNNMNNMNNMNNMNNMNNMNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNOOOOOOOOOOOOOOMNNMNNMNNMNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNMNNMNNMNNNNNNNNNNNMNNNMNNOMMMMNNMNNNNNNMNNMNNMNNMNNMNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNMNNPPPGPPFKPNNNNNNNNNNNNNMNNNNNNNNNNNMNNNMMMMNNNNNNNNNNNNNNNNNGPGPPPPPPPPPPPPPPPPPPPPPPPPPPPPPPPGPPPGPPPPPPPPPPPPPPPFOOOOOOOONNNNNNNNHNNHHHNNNNNNNHOHHHHHHHHHHHHHHHNNNNHNONOOOOOOOOOOOOOOOOHHOOOOOOOOONNNNNNNNNNNNPFGFKNNNNNNCNNNNNNNNNNNNNCNNNNNNNNNFPPPPPPPKKPPPPGPGGPPNNNNNNNNNNNCMNMNMNNNNNNNNNNNNNNNMNMNNMNMNMNMNNNNNNNNNNNNNFPGPNNNNNNONNNNNNOONNNNNNPRPGGGFPPPPKKKNNNNNNNNNNNCMNMNNNNNNNNNNNMNMNMNMNMNNNNNMNNNNNNNNNNNNNNMNFGPPPPPPPPPPPPPPNNNNONNONNONNNNNNNNNNRKFNNMNNNNNNNNNNNNFOPFOPFOPPPFOPPPPPFOPFOPFOPPFOPPPPFOPPFOPPPPFOFOGFOPFOPTTTTTTTTTTTTTTTTTTTTTTTTFFOPFOFOPFOFOFOPPPFOFOPPPPPFOFOPFOPFOPPPPFONNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNRRRRRRRRRRRRRRRRRRRRRMMMMRRRRRRRRKKKKKKKKKKKKKKKKKKKKKKKKKKKKKKKKKEEEEEEEEEEEEEEEEKKKKNNMMMMMMMMMMMMMMXMMMMMMMMMMXMMMMMMMMQMMMMMMMMEXMMMMMMMMMMMMMMMMMNMMMMMMMMMMMNPPPPPPPGPPPPPPNNNNNHHNHHNNNFNNNNNNNNNNNNNNNNCCHHHHHHFFNNNNNNHNNNNNNNNNNNNNNNNNNNNNNNPPPPPPPPPPFFGPPPFGFPPPPNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNHNNNNHNNNNNNNNNNNOHHNONNNNNNNNNNNNNNNNNNNPPPFGNNNNNNNNNNNNNNNNNNNNNNPPKGPFFKKPPPPPPPGGPPNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNCCNNNNNNNNNNNNNNNGPPPPPPPPPPPPPPPPPPPPPPPPPPPPPPPPGPPPPPPPPPPPPPPPPRKKKKPPFNNNNNNNNNNNNMCNNMNNNNNNNNNNMMNNCMNNNNNNMMNNNMMMMMMMNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNMNNNNNNFFFKNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNMNNEEEKKFNNNMCNNMNNNNNMMNCMMNNMNNNNNNNFFFFKNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNMEEEPPFPPPPRGPFKGPGPPPPFPFKFPPPPMNNNNNNNNNNNNNNNNNONOMNMNNNNNNNNNMNNNNNNNNNONNMNMNOMNNNNNNNNNNNNNNNNNNNNNNNNFTFFTFOOONNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNPGKFFPFKPFNNNNNNNNNNNMNNMMNNNNNMNNMNNNNNNNNNNNNNNNMNMNMNMNMNNNNMNMMNMNMNMNMNMNNNNONNNNNNNNNNNNNNNMNNOFOOOOOOOONNNNNNONOOOOOOOOOOOOOOOOOOOOOOOOOONNNFGKPFFKFFNNNNNNNNNNNNNNNCMNNMNNNMNNNNNNNNNNNNNNNNNNNNNNNNNNNNNMNMNNMONMNNNNNNNNNNNNNNNNONMNNNNNNMNNNNNNNNNFFGPPPPGPPPPPPGNONNNNNNNNNNONNNNONONNNNNNNNNNNNNONNNNNNONNNOONONNNNNNNNNNNNNNNN","n":["Cpu","Delay","FlashSafeDma","IO","ProCpu","Rng","Rtc","Rwdt","Timer","Uart","UartRx","UartTx","adc","analog","assist_debug","borrow","borrow","borrow_mut","borrow_mut","clock","clone","delay","dma","dma_buffers","dma_circular_buffers","dma_circular_descriptors","dma_descriptors","ecc","efuse","entry","eq","esp_riscv_rt","fmt","free","from","from","from_repr","get_core","gpio","i2c","inner","inner_mut","interrupt","into","into","ledc","macros","new","peripheral","peripherals","prelude","read","reset","riscv","rng","rom","rtc_cntl","send","sha","spi","system","systimer","timer","transfer","trapframe","try_from","try_from","try_into","try_into","type_id","type_id","uart","write","adc","ADC","AdcCalBasic","AdcCalLine","AdcCalScheme","AdcCalSource","AdcChannel","AdcConfig","AdcHasLineCal","AdcPin","Attenuation","Attenuation0dB","Attenuation11dB","CHANNEL","Gnd","Ref","Resolution","Resolution12Bit","adc_cal","adc_cal","adc_cal","adc_calibrate","adc_val","adc_val","attenuations","borrow","borrow","borrow","borrow","borrow","borrow","borrow","borrow","borrow_mut","borrow_mut","borrow_mut","borrow_mut","borrow_mut","borrow_mut","borrow_mut","borrow_mut","cal_scheme","channel","clone","clone","clone","clone","clone","default","enable_pin","enable_pin_with_cal","eq","eq","eq","fmt","fmt","from","from","from","from","from","from","from","from","into","into","into","into","into","into","into","into","new","new","new_cal","new_cal","new_cal","pin","read","resolution","try_from","try_from","try_from","try_from","try_from","try_from","try_from","try_from","try_into","try_into","try_into","try_into","try_into","try_into","try_into","try_into","type_id","type_id","type_id","type_id","type_id","type_id","type_id","type_id","DebugAssist","borrow","borrow_mut","clear_sp_monitor_interrupt","disable_sp_monitor","enable_sp_monitor","from","get_sp_monitor_pc","into","is_sp_monitor_interrupt_set","new","try_from","try_into","type_id","Clock","Clock120MHz","Clock80MHz","ClockControl","Clocks","CpuClock","RtcXtalFreq26M","RtcXtalFreq40M","RtcXtalFreqOther","XtalClock","apb_clock","boot_defaults","borrow","borrow","borrow","borrow","borrow_mut","borrow_mut","borrow_mut","borrow_mut","clone","clone","configure","cpu_clock","fmt","fmt","freeze","frequency","frequency","frequency","from","from","from","from","hz","into","into","into","into","max","mhz","try_from","try_from","try_from","try_from","try_into","try_into","try_into","try_into","type_id","type_id","type_id","type_id","xtal_clock","Delay","borrow","borrow_mut","clone","delay_micros","delay_ms","delay_nanos","delay_us","from","into","new","try_from","try_into","type_id","AesPeripheral","BufferTooSmall","Channel","Channel0","Channel0RxImpl","Channel0TxImpl","ChannelCreator0","ChannelRx","ChannelTx","ChannelTypes","DescriptorError","Dma","DmaDescriptor","DmaDescriptorFlags","DmaError","DmaPeripheral","DmaPriority","DmaTransfer","DmaTransferRxTx","EMPTY","Exhausted","I2s0Peripheral","I2s1Peripheral","I2sPeripheral","InvalidAlignment","InvalidDescriptorSize","LcdCamPeripheral","OutOfDescriptors","Overflow","P","ParlIoPeripheral","PeripheralMarker","Priority0","Priority1","Priority2","Priority3","Priority4","Priority5","Priority6","Priority7","Priority8","Priority9","RegisterAccess","Rx","Rx","RxChannel","RxPrivate","Sha","Spi2","Spi2Peripheral","SpiPeripheral","SuitablePeripheral0","Tx","Tx","TxChannel","TxPrivate","_phantom","_phantom","available","available","available","available","available","available","bit","bit_range","borrow","borrow","borrow","borrow","borrow","borrow","borrow","borrow","borrow","borrow","borrow","borrow","borrow","borrow","borrow_mut","borrow_mut","borrow_mut","borrow_mut","borrow_mut","borrow_mut","borrow_mut","borrow_mut","borrow_mut","borrow_mut","borrow_mut","borrow_mut","borrow_mut","borrow_mut","buffer_len","buffer_start","burst_mode","burst_mode","channel0","clear_ch_in_done","clear_ch_in_done","clear_ch_in_done","clear_ch_in_done","clear_ch_out_done","clear_ch_out_done","clear_ch_out_done","clear_ch_out_done","clear_ch_out_done","clear_in_interrupts","clear_in_interrupts","clear_out_interrupts","clear_out_interrupts","clone","clone","clone","clone","clone","configure","descriptors","descriptors","descriptors_handled","drain_buffer","drain_buffer","eq","eq","eq","fmt","fmt","fmt","from","from","from","from","from","from","from","from","from","from","from","from","from","from","has_dscr_empty_error","has_dscr_empty_error","has_eof_error","has_eof_error","has_error","has_error","has_error","has_error","has_in_descriptor_error","has_in_descriptor_error","has_in_descriptor_error_dscr_empty","has_in_descriptor_error_dscr_empty","has_in_descriptor_error_err_eof","has_in_descriptor_error_err_eof","has_out_descriptor_error","has_out_descriptor_error","init","init","init","init","init","init","init_channel","init_channel","init_channel","init_channel","init_channel","init_channel","into","into","into","into","into","into","into","into","into","into","into","into","into","into","is_ch_in_done_set","is_ch_in_done_set","is_ch_in_done_set","is_ch_in_done_set","is_ch_out_done_set","is_ch_out_done_set","is_ch_out_done_set","is_ch_out_done_set","is_ch_out_done_set","is_done","is_done","is_done","is_done","is_done","is_done","is_done","is_done","is_in_done","is_in_done","is_listening_ch_in_done","is_listening_ch_in_done","is_listening_ch_in_done","is_listening_ch_in_done","is_listening_ch_out_done","is_listening_ch_out_done","is_listening_ch_out_done","is_listening_ch_out_done","is_listening_ch_out_done","is_listening_eof","is_listening_eof","is_listening_eof","is_listening_eof","is_listening_in_eof","is_listening_in_eof","is_listening_out_eof","is_listening_out_eof","is_out_done","is_out_done","is_out_eof_interrupt_set","is_out_eof_interrupt_set","last_in_dscr_address","last_in_dscr_address","last_in_dscr_address","last_out_dscr_address","last_out_dscr_address","last_out_dscr_address","last_seen_handled_descriptor_ptr","last_seen_handled_descriptor_ptr","listen_ch_in_done","listen_ch_in_done","listen_ch_in_done","listen_ch_in_done","listen_ch_out_done","listen_ch_out_done","listen_ch_out_done","listen_ch_out_done","listen_ch_out_done","listen_eof","listen_eof","listen_eof","listen_eof","listen_in_eof","listen_in_eof","listen_out_eof","listen_out_eof","new","pop","pop","prepare_transfer_without_start","prepare_transfer_without_start","prepare_transfer_without_start","prepare_transfer_without_start","prepare_transfer_without_start","prepare_transfer_without_start","push","push","push_with","push_with","read_buffer_start","read_descr_ptr","reset_descriptors_handled","reset_in","reset_in","reset_out","reset_out","reset_out_eof_interrupt","reset_out_eof_interrupt","rx_impl","set_bit","set_bit_range","set_in_burstmode","set_in_burstmode","set_in_descriptors","set_in_descriptors","set_in_peripheral","set_in_peripheral","set_in_priority","set_in_priority","set_out_burstmode","set_out_burstmode","set_out_descriptors","set_out_descriptors","set_out_peripheral","set_out_peripheral","set_out_priority","set_out_priority","start_in","start_in","start_out","start_out","start_transfer","start_transfer","start_transfer","start_transfer","start_transfer","start_transfer","try_from","try_from","try_from","try_from","try_from","try_from","try_from","try_from","try_from","try_from","try_from","try_from","try_from","try_from","try_into","try_into","try_into","try_into","try_into","try_into","try_into","try_into","try_into","try_into","try_into","try_into","try_into","try_into","tx","tx_impl","type_id","type_id","type_id","type_id","type_id","type_id","type_id","type_id","type_id","type_id","type_id","type_id","type_id","type_id","unlisten_ch_in_done","unlisten_ch_in_done","unlisten_ch_in_done","unlisten_ch_in_done","unlisten_ch_out_done","unlisten_ch_out_done","unlisten_ch_out_done","unlisten_ch_out_done","unlisten_ch_out_done","unlisten_eof","unlisten_eof","unlisten_eof","unlisten_eof","unlisten_in_eof","unlisten_in_eof","unlisten_out_eof","unlisten_out_eof","wait","wait","write_descr_ptr","write_offset","DivisionMode","Ecc","EllipticCurve","Error","JacobianPointMulti","JacobianPointVerif","P192","P256","PointMultiMode","PointNotOnSelectedCurve","PointVerif","PointVerifJacobianMulti","PointVerifMulti","SizeMismatchCurve","WorkMode","affine_point_multiplication","affine_point_verification","affine_point_verification_jacobian_multiplication","affine_point_verification_multiplication","borrow","borrow","borrow","borrow","borrow_mut","borrow_mut","borrow_mut","borrow_mut","clone","finite_field_division","fmt","free","from","from","from","from","into","into","into","into","jacobian_point_multiplication","jacobian_point_verification","new","reset","try_from","try_from","try_from","try_from","try_into","try_into","try_into","try_into","type_id","type_id","type_id","type_id","ADC1_CAL_VOL_ATTEN0","ADC1_CAL_VOL_ATTEN3","ADC1_INIT_CODE_ATTEN0","ADC1_INIT_CODE_ATTEN3","ADC_CALIBRATION_3","BLK_VERSION_MAJOR","BLK_VERSION_MINOR","CUSTOM_MAC_USED","DIG_DBIAS_HVT","DIG_LDO_ACT_DBIAS26","DIG_LDO_ACT_STEPD10","DIG_LDO_SLP_DBIAS2","DIG_LDO_SLP_DBIAS26","DISABLE_BLK_VERSION_MAJOR","DISABLE_WAFER_VERSION_MAJOR","DIS_DIRECT_BOOT","DIS_DOWNLOAD_ICACHE","DIS_DOWNLOAD_MANUAL_ENCRYPT","DIS_DOWNLOAD_MODE","DIS_PAD_JTAG","ENABLE_SECURITY_DOWNLOAD","Efuse","EfuseField","FLASH_TPUW","FORCE_SEND_RESUME","KEY0","KEY0_FE_128BIT","KEY0_FE_256BIT","KEY0_SB_128BIT","MAC_FACTORY","OCODE","PKG_VERSION","RD_DIS","RD_DIS_KEY0","RD_DIS_KEY0_HI","RD_DIS_KEY0_LOW","RTC_LDO_ACT_DBIAS13","RTC_LDO_ACT_DBIAS31","RTC_LDO_SLP_DBIAS13","RTC_LDO_SLP_DBIAS29","RTC_LDO_SLP_DBIAS31","SECURE_BOOT_EN","SECURE_VERSION","SPI_BOOT_CRYPT_CNT","TEMP_CALIB","UART_PRINT_CONTROL","USER_DATA","USER_DATA_MAC_CUSTOM","WAFER_VERSION_MAJOR","WAFER_VERSION_MINOR","WDT_DELAY_SEL","WR_DIS","WR_DIS_ADC1_CAL_VOL_ATTEN0","WR_DIS_ADC1_CAL_VOL_ATTEN3","WR_DIS_ADC1_INIT_CODE_ATTEN0","WR_DIS_ADC1_INIT_CODE_ATTEN3","WR_DIS_ADC_CALIBRATION_3","WR_DIS_BLK_VERSION_MAJOR","WR_DIS_BLK_VERSION_MINOR","WR_DIS_BLOCK_KEY0","WR_DIS_CUSTOM_MAC","WR_DIS_CUSTOM_MAC_USED","WR_DIS_DIG_DBIAS_HVT","WR_DIS_DIG_LDO_ACT_DBIAS26","WR_DIS_DIG_LDO_ACT_STEPD10","WR_DIS_DIG_LDO_SLP_DBIAS2","WR_DIS_DIG_LDO_SLP_DBIAS26","WR_DIS_DISABLE_BLK_VERSION_MAJOR","WR_DIS_DISABLE_WAFER_VERSION_MAJOR","WR_DIS_DIS_DIRECT_BOOT","WR_DIS_DIS_DOWNLOAD_ICACHE","WR_DIS_DIS_DOWNLOAD_MANUAL_ENCRYPT","WR_DIS_DIS_DOWNLOAD_MODE","WR_DIS_DIS_PAD_JTAG","WR_DIS_ENABLE_SECURITY_DOWNLOAD","WR_DIS_FLASH_TPUW","WR_DIS_FORCE_SEND_RESUME","WR_DIS_MAC","WR_DIS_OCODE","WR_DIS_PKG_VERSION","WR_DIS_RD_DIS","WR_DIS_RTC_LDO_ACT_DBIAS13","WR_DIS_RTC_LDO_ACT_DBIAS31","WR_DIS_RTC_LDO_SLP_DBIAS13","WR_DIS_RTC_LDO_SLP_DBIAS29","WR_DIS_RTC_LDO_SLP_DBIAS31","WR_DIS_SECURE_BOOT_EN","WR_DIS_SECURE_VERSION","WR_DIS_SPI_BOOT_CRYPT_CNT","WR_DIS_TEMP_CALIB","WR_DIS_UART_PRINT_CONTROL","WR_DIS_WAFER_VERSION_MAJOR","WR_DIS_WAFER_VERSION_MINOR","WR_DIS_WDT_DELAY_SEL","WR_DIS_XTS_KEY_LENGTH_256","XTS_KEY_LENGTH_256","borrow","borrow","borrow_mut","borrow_mut","clone","from","from","get_block_version","get_flash_encryption","get_mac_address","get_rtc_calib_cal_code","get_rtc_calib_cal_mv","get_rtc_calib_init_code","get_rtc_calib_version","get_rwdt_multiplier","into","into","read_base_mac_address","read_field_be","read_field_le","set_mac_address","try_from","try_from","try_into","try_into","type_id","type_id","ANT_SEL0","ANT_SEL1","ANT_SEL2","ANT_SEL3","ANT_SEL4","ANT_SEL5","ANT_SEL6","ANT_SEL7","Alternate","AlternateFunction","Analog","AnalogPin","AnyEdge","AnyPin","Bank","CLK_OUT1","CLK_OUT2","CLK_OUT3","CPU_GPIO_0","CPU_GPIO_0","CPU_GPIO_1","CPU_GPIO_1","CPU_GPIO_2","CPU_GPIO_2","CPU_GPIO_3","CPU_GPIO_3","CPU_GPIO_4","CPU_GPIO_4","CPU_GPIO_5","CPU_GPIO_5","CPU_GPIO_6","CPU_GPIO_6","CPU_GPIO_7","CPU_GPIO_7","Digital","DriveStrength","EXT_ADC_START","Event","FSPICLK","FSPICLK_MUX","FSPICS0","FSPICS0","FSPICS1","FSPICS2","FSPICS3","FSPICS4","FSPICS5","FSPID","FSPID","FSPIHD","FSPIHD","FSPIQ","FSPIQ","FSPIWP","FSPIWP","FallingEdge","Floating","Function0","Function1","Function2","Function3","Function4","Function5","GPIO","Gpio0","Gpio0Signals","Gpio1","Gpio10","Gpio10Signals","Gpio18","Gpio18Signals","Gpio19","Gpio19Signals","Gpio1Signals","Gpio2","Gpio20","Gpio20Signals","Gpio2Signals","Gpio3","Gpio3Signals","Gpio4","Gpio4Signals","Gpio5","Gpio5Signals","Gpio6","Gpio6Signals","Gpio7","Gpio7Signals","Gpio8","Gpio8Signals","Gpio9","Gpio9Signals","GpioPin","GpioProperties","HighLevel","I10mA","I20mA","I2CEXT0_SCL","I2CEXT0_SCL","I2CEXT0_SDA","I2CEXT0_SDA","I40mA","I5mA","INPUT_SIGNAL_MAX","IO","Input","InputPin","InputSignal","InterruptStatus","InvertedInput","InvertedOutput","LEDC_LS_SIG0","LEDC_LS_SIG1","LEDC_LS_SIG2","LEDC_LS_SIG3","LEDC_LS_SIG4","LEDC_LS_SIG5","LowLevel","NO_PIN","NUM_PINS","NoPinType","ONE_INPUT","OUTPUT_SIGNAL_MAX","OpenDrain","Output","OutputPin","OutputSignal","OutputSignalType","Pin","PinType","Pins","PullDown","PullUp","PushPull","RMT_SIG_0","RMT_SIG_0","RMT_SIG_1","RMT_SIG_1","RTCInput","RTCInputPin","RTCOutput","RTCOutputPin","RTCPin","RTCPinWithResistors","RisingEdge","Rtc","RtcFunction","SIG_FUNC_100","SIG_FUNC_100","SIG_FUNC_97","SIG_FUNC_97","SIG_FUNC_98","SIG_FUNC_98","SIG_FUNC_99","SIG_FUNC_99","SPICLK_MUX","SPICS0","SPICS1","SPID","SPID","SPID_MONITOR","SPIHD","SPIHD","SPIHD_MONITOR","SPIQ","SPIQ","SPIQ_MONITOR","SPIWP","SPIWP","SPIWP_MONITOR","Signals","U0CTS","U0DSR","U0DTR","U0RTS","U0RXD","U0TXD","U1CTS","U1DSR","U1DTR","U1RTS","U1RXD","U1TXD","Unknown","ZERO_INPUT","borrow","borrow","borrow","borrow","borrow","borrow","borrow","borrow","borrow","borrow","borrow","borrow","borrow","borrow","borrow","borrow","borrow","borrow","borrow","borrow","borrow","borrow","borrow","borrow","borrow","borrow","borrow","borrow","borrow","borrow","borrow","borrow","borrow","borrow","borrow","borrow","borrow","borrow","borrow_mut","borrow_mut","borrow_mut","borrow_mut","borrow_mut","borrow_mut","borrow_mut","borrow_mut","borrow_mut","borrow_mut","borrow_mut","borrow_mut","borrow_mut","borrow_mut","borrow_mut","borrow_mut","borrow_mut","borrow_mut","borrow_mut","borrow_mut","borrow_mut","borrow_mut","borrow_mut","borrow_mut","borrow_mut","borrow_mut","borrow_mut","borrow_mut","borrow_mut","borrow_mut","borrow_mut","borrow_mut","borrow_mut","borrow_mut","borrow_mut","borrow_mut","borrow_mut","borrow_mut","channel","channel","channel","channel","channel","clear_interrupt","clear_interrupt","clear_interrupt","clone","clone","clone","clone_unchecked","clone_unchecked","connect_high_to_peripheral","connect_input_to_peripheral","connect_input_to_peripheral","connect_input_to_peripheral","connect_input_to_peripheral_with_options","connect_input_to_peripheral_with_options","connect_input_to_peripheral_with_options","connect_low_to_peripheral","connect_peripheral_to_output","connect_peripheral_to_output","connect_peripheral_to_output","connect_peripheral_to_output_with_options","connect_peripheral_to_output_with_options","connect_peripheral_to_output_with_options","degrade","degrade","degrade","degrade","degrade","degrade","degrade","degrade","degrade","degrade","degrade","degrade","degrade","degrade","degrade","degrade","degrade","degrade","degrade","degrade","degrade","degrade","degrade","degrade","degrade","degrade","degrade","degrade","degrade","disconnect_input_from_peripheral","disconnect_input_from_peripheral","disconnect_input_from_peripheral","disconnect_peripheral_from_output","disconnect_peripheral_from_output","disconnect_peripheral_from_output","enable_input","enable_input","enable_input","enable_input_in_sleep_mode","enable_input_in_sleep_mode","enable_input_in_sleep_mode","enable_open_drain","enable_open_drain","enable_open_drain","enable_output","enable_output","enable_output","enable_output_in_sleep_mode","enable_output_in_sleep_mode","enable_output_in_sleep_mode","eq","eq","eq","eq","from","from","from","from","from","from","from","from","from","from","from","from","from","from","from","from","from","from","from","from","from","from","from","from","from","from","from","from","from","from","from","from","from","from","from","from","from","from","from","from","from","from","from","from","from","from","from","from","from","from","from","from","from","from","from","from","from","from","from","from","from","from","from","from","gpio0","gpio1","gpio10","gpio18","gpio19","gpio2","gpio20","gpio3","gpio4","gpio5","gpio6","gpio7","gpio8","gpio9","internal_pull_down","internal_pull_down","internal_pull_down","internal_pull_down_in_sleep_mode","internal_pull_down_in_sleep_mode","internal_pull_down_in_sleep_mode","internal_pull_up","internal_pull_up","internal_pull_up","internal_pull_up_in_sleep_mode","internal_pull_up_in_sleep_mode","internal_pull_up_in_sleep_mode","into","into","into","into","into","into","into","into","into","into","into","into","into","into","into","into","into","into","into","into","into","into","into","into","into","into","into","into","into","into","into","into","into","into","into","into","into","into","into_alternate_1","into_alternate_2","into_analog","into_floating_input","into_input_only_analog_type","into_input_output_type","into_input_type","into_input_type","into_input_type","into_inverted_floating_input","into_inverted_open_drain_output","into_inverted_pull_down_input","into_inverted_pull_up_input","into_inverted_push_pull_output","into_open_drain_output","into_pull_down_input","into_pull_up_input","into_push_pull_output","is_high","is_high","is_high","is_input_high","is_input_high","is_input_high","is_interrupt_set","is_interrupt_set","is_interrupt_set","is_listening","is_listening","is_listening","is_low","is_low","is_low","is_set_high","is_set_high","is_set_low","is_set_low","listen","listen","listen_with_options","listen_with_options","listen_with_options","new","number","number","number","pins","rtcio_pad_hold","rtcio_pulldown","rtcio_pullup","set_alternate_function","set_alternate_function","set_alternate_function","set_drive_strength","set_drive_strength","set_drive_strength","set_high","set_high","set_low","set_low","set_output_high","set_output_high","set_output_high","set_to_input","set_to_input","set_to_input","set_to_open_drain_output","set_to_open_drain_output","set_to_open_drain_output","set_to_push_pull_output","set_to_push_pull_output","set_to_push_pull_output","sleep_mode","sleep_mode","sleep_mode","toggle","toggle","try_from","try_from","try_from","try_from","try_from","try_from","try_from","try_from","try_from","try_from","try_from","try_from","try_from","try_from","try_from","try_from","try_from","try_from","try_from","try_from","try_from","try_from","try_from","try_from","try_from","try_from","try_from","try_from","try_from","try_from","try_from","try_from","try_from","try_from","try_from","try_from","try_from","try_from","try_into","try_into","try_into","try_into","try_into","try_into","try_into","try_into","try_into","try_into","try_into","try_into","try_into","try_into","try_into","try_into","try_into","try_into","try_into","try_into","try_into","try_into","try_into","try_into","try_into","try_into","try_into","try_into","try_into","try_into","try_into","try_into","try_into","try_into","try_into","try_into","try_into","try_into","try_into","try_into","try_into","try_into","try_into","try_into","try_into","try_into","try_into","try_into","try_into","try_into","try_into","try_into","type_id","type_id","type_id","type_id","type_id","type_id","type_id","type_id","type_id","type_id","type_id","type_id","type_id","type_id","type_id","type_id","type_id","type_id","type_id","type_id","type_id","type_id","type_id","type_id","type_id","type_id","type_id","type_id","type_id","type_id","type_id","type_id","type_id","type_id","type_id","type_id","type_id","type_id","unlisten","unlisten","unlisten","AckCheckFailed","ArbitrationLost","CommandNrExceeded","Error","ExceedingFifo","ExecIncomplete","I2C","Instance","TimeOut","borrow","borrow","borrow_mut","borrow_mut","check_errors","clear_all_interrupts","clone","configure_clock","eq","fill_tx_fifo","fmt","from","from","i2c_number","into","into","master_read","master_write","master_write_read","new","new_with_timeout","perform_read","perform_write","read","read_all_from_fifo","register_block","reset","reset_command_list","reset_fifo","scl_input_signal","scl_output_signal","sda_input_signal","sda_output_signal","set_filter","set_frequency","setup","setup_read","setup_write","start_transmission","try_from","try_from","try_into","try_into","type_id","type_id","update_config","wait_for_completion","write","write_read","write_remaining_tx_fifo","CpuInterrupt","Edge","Error","Interrupt1","Interrupt10","Interrupt11","Interrupt12","Interrupt13","Interrupt14","Interrupt15","Interrupt16","Interrupt17","Interrupt18","Interrupt19","Interrupt2","Interrupt20","Interrupt21","Interrupt22","Interrupt23","Interrupt24","Interrupt25","Interrupt26","Interrupt27","Interrupt28","Interrupt29","Interrupt3","Interrupt30","Interrupt31","Interrupt4","Interrupt5","Interrupt6","Interrupt7","Interrupt8","Interrupt9","InterruptKind","InvalidInterruptPriority","Level","None","Priority","Priority1","Priority10","Priority11","Priority12","Priority13","Priority14","Priority15","Priority2","Priority3","Priority4","Priority5","Priority6","Priority7","Priority8","Priority9","TrapFrame","a0","a1","a2","a3","a4","a5","a6","a7","borrow","borrow","borrow","borrow","borrow_mut","borrow_mut","borrow_mut","borrow_mut","clear","clone","clone","disable","enable","enable_cpu_interrupt","eq","fmt","fmt","from","from","from","from","get_status","gp","interrupt1","interrupt10","interrupt11","interrupt12","interrupt13","interrupt14","interrupt15","interrupt2","interrupt3","interrupt4","interrupt5","interrupt6","interrupt7","interrupt8","interrupt9","into","into","into","into","map","max","mcause","min","mstatus","mtval","pc","ra","s0","s1","s10","s11","s2","s3","s4","s5","s6","s7","s8","s9","set_kind","set_priority","sp","t0","t1","t2","t3","t4","t5","t6","tp","try_from","try_from","try_from","try_from","try_into","try_into","try_into","try_into","type_id","type_id","type_id","type_id","APBClk","LEDC","LSGlobalClkSource","LowSpeed","Speed","borrow","borrow","borrow","borrow_mut","borrow_mut","borrow_mut","channel","clone","eq","fmt","from","from","from","get_channel","get_timer","into","into","into","new","set_global_slow_clock","timer","try_from","try_from","try_from","try_into","try_into","try_into","type_id","type_id","type_id","Channel","Channel","Channel0","Channel1","Channel2","Channel3","Channel4","Channel5","ChannelHW","ChannelIFace","Duration","Duty","DutyRange","EndDuty","Error","Fade","FadeError","Number","StartDuty","Timer","borrow","borrow","borrow","borrow","borrow_mut","borrow_mut","borrow_mut","borrow_mut","clone","clone","clone","config","configure","configure","configure_hw","configure_hw","configure_hw_with_pin_config","configure_hw_with_pin_config","eq","eq","eq","fmt","fmt","fmt","from","from","from","from","into","into","into","into","is_duty_fade_running","is_duty_fade_running","is_duty_fade_running_hw","is_duty_fade_running_hw","new","set_duty","set_duty","set_duty_hw","set_duty_hw","start_duty_fade","start_duty_fade","start_duty_fade_hw","start_duty_fade_hw","try_from","try_from","try_from","try_from","try_into","try_into","try_into","try_into","type_id","type_id","type_id","type_id","Config","OpenDrain","PinConfig","PushPull","borrow","borrow","borrow_mut","borrow_mut","clone","clone","duty_pct","eq","fmt","from","from","into","into","pin_config","timer","try_from","try_from","try_into","try_into","type_id","type_id","APBClk","ClockSourceType","Divisor","Error","LSClockSource","Number","Timer","Timer0","Timer1","Timer2","Timer3","TimerHW","TimerIFace","TimerSpeed","borrow","borrow","borrow","borrow","borrow_mut","borrow_mut","borrow_mut","borrow_mut","clone","clone","clone","config","configure","configure","configure_hw","configure_hw","eq","eq","eq","fmt","fmt","fmt","from","from","from","from","get_duty","get_duty","get_freq","get_freq","get_freq_hw","get_freq_hw","get_frequency","get_frequency","get_number","get_number","into","into","into","into","is_configured","is_configured","new","try_from","try_from","try_from","try_from","try_into","try_into","try_into","try_into","type_id","type_id","type_id","type_id","update_hw","update_hw","Config","Duty","Duty10Bit","Duty11Bit","Duty12Bit","Duty13Bit","Duty14Bit","Duty1Bit","Duty2Bit","Duty3Bit","Duty4Bit","Duty5Bit","Duty6Bit","Duty7Bit","Duty8Bit","Duty9Bit","borrow","borrow","borrow_mut","borrow_mut","clock_source","clone","clone","duty","eq","fmt","frequency","from","from","into","into","try_from","try_from","try_into","try_into","type_id","type_id","P","Peripheral","PeripheralRef","borrow","borrow_mut","clone_unchecked","clone_unchecked","deref","deref_mut","from","into","into_ref","map_into","new","reborrow","try_from","try_into","type_id","ADC1","ADC1","APB_ADC","APB_CTRL","APB_CTRL","APB_CTRL","ASSIST_DEBUG","ASSIST_DEBUG","ASSIST_DEBUG","BLE_SEC","BLE_TIMER","BT","BT","BT_BB","BT_BB_NMI","BT_MAC","CACHE_IA","COEX","DMA","DMA","DMA_CH0","ECC","ECC","ECC","EFUSE","EFUSE","EFUSE","ETS_CORE0_PIF_PMS_SIZE","EXTMEM","EXTMEM","FROM_CPU_INTR0","FROM_CPU_INTR1","FROM_CPU_INTR2","FROM_CPU_INTR3","GPIO","GPIO","GPIO","GPIO_NMI","I2C0","I2C0","I2C_EXT0","I2C_MST","ICACHE_PRELOAD0","ICACHE_SYNC0","INTERRUPT_CORE0","INTERRUPT_CORE0","IO_MUX","IO_MUX","Interrupt","LEDC","LEDC","LEDC","LPWR","LPWR","LP_TIMER","PTR","PTR","PTR","PTR","PTR","PTR","PTR","PTR","PTR","PTR","PTR","PTR","PTR","PTR","PTR","PTR","PTR","PTR","PTR","PTR","PTR","PTR","PTR","PTR","Peripherals","RNG","RNG","RTC_CORE","SENSITIVE","SENSITIVE","SHA","SHA","SHA","SPI0","SPI0","SPI1","SPI1","SPI2","SPI2","SPI_INTR_1","SPI_INTR_2","SPI_MEM_REJECT_CACHE","SYSTEM","SYSTEM","SYSTIMER","SYSTIMER","SYSTIMER_TARGET0","SYSTIMER_TARGET1","SYSTIMER_TARGET2","TG0_T0_LEVEL","TG0_WDT_LEVEL","TIMG0","TIMG0","UART0","UART0","UART0","UART1","UART1","UART1","WIFI","WIFI","WIFI_BB","WIFI_MAC","WIFI_MAC_NMI","WIFI_PWR","XTS_AES","XTS_AES","borrow","borrow","borrow","borrow","borrow","borrow","borrow","borrow","borrow","borrow","borrow","borrow","borrow","borrow","borrow","borrow","borrow","borrow","borrow","borrow","borrow","borrow","borrow","borrow","borrow","borrow","borrow","borrow","borrow","borrow_mut","borrow_mut","borrow_mut","borrow_mut","borrow_mut","borrow_mut","borrow_mut","borrow_mut","borrow_mut","borrow_mut","borrow_mut","borrow_mut","borrow_mut","borrow_mut","borrow_mut","borrow_mut","borrow_mut","borrow_mut","borrow_mut","borrow_mut","borrow_mut","borrow_mut","borrow_mut","borrow_mut","borrow_mut","borrow_mut","borrow_mut","borrow_mut","borrow_mut","clone","clone_unchecked","clone_unchecked","clone_unchecked","clone_unchecked","clone_unchecked","clone_unchecked","clone_unchecked","clone_unchecked","clone_unchecked","clone_unchecked","clone_unchecked","clone_unchecked","clone_unchecked","clone_unchecked","clone_unchecked","clone_unchecked","clone_unchecked","clone_unchecked","clone_unchecked","clone_unchecked","clone_unchecked","clone_unchecked","clone_unchecked","clone_unchecked","clone_unchecked","clone_unchecked","clone_unchecked","configure_src_clk","configure_wdt_src_clk","cs_signal","cs_signal","cts_signal","cts_signal","deref","deref","deref","deref","deref","deref","deref","deref","deref","deref","deref","deref","deref","deref","deref","deref","deref","deref","deref","deref","deref","deref","deref","deref","deref_mut","deref_mut","deref_mut","deref_mut","deref_mut","deref_mut","deref_mut","deref_mut","deref_mut","deref_mut","deref_mut","deref_mut","deref_mut","deref_mut","deref_mut","deref_mut","deref_mut","deref_mut","deref_mut","deref_mut","deref_mut","deref_mut","deref_mut","deref_mut","enable_peripheral","enable_peripheral","enable_peripheral","enable_peripheral","eq","fmt","fmt","fmt","fmt","fmt","fmt","fmt","fmt","fmt","fmt","fmt","fmt","fmt","fmt","fmt","fmt","fmt","fmt","fmt","fmt","fmt","fmt","fmt","fmt","fmt","fmt","fmt","fmt","from","from","from","from","from","from","from","from","from","from","from","from","from","from","from","from","from","from","from","from","from","from","from","from","from","from","from","from","from","i2c_number","into","into","into","into","into","into","into","into","into","into","into","into","into","into","into","into","into","into","into","into","into","into","into","into","into","into","into","into","into","miso_signal","miso_signal","mosi_signal","mosi_signal","ptr","ptr","ptr","ptr","ptr","ptr","ptr","ptr","ptr","ptr","ptr","ptr","ptr","ptr","ptr","ptr","ptr","ptr","ptr","ptr","ptr","ptr","ptr","ptr","register_block","register_block","register_block","register_block","register_block","register_block","reset_peripheral","reset_peripheral","rts_signal","rts_signal","rx_signal","rx_signal","scl_input_signal","scl_output_signal","sclk_signal","sclk_signal","sda_input_signal","sda_output_signal","sio0_input_signal","sio1_output_signal","sio2_input_signal","sio2_output_signal","sio3_input_signal","sio3_output_signal","spi_num","spi_num","split","steal","steal","steal","steal","steal","steal","steal","steal","steal","steal","steal","steal","steal","steal","steal","steal","steal","steal","steal","steal","steal","steal","steal","steal","steal","steal","steal","steal","take","try_from","try_from","try_from","try_from","try_from","try_from","try_from","try_from","try_from","try_from","try_from","try_from","try_from","try_from","try_from","try_from","try_from","try_from","try_from","try_from","try_from","try_from","try_from","try_from","try_from","try_from","try_from","try_from","try_from","try_from","try_into","try_into","try_into","try_into","try_into","try_into","try_into","try_into","try_into","try_into","try_into","try_into","try_into","try_into","try_into","try_into","try_into","try_into","try_into","try_into","try_into","try_into","try_into","try_into","try_into","try_into","try_into","try_into","try_into","tx_signal","tx_signal","type_id","type_id","type_id","type_id","type_id","type_id","type_id","type_id","type_id","type_id","type_id","type_id","type_id","type_id","type_id","type_id","type_id","type_id","type_id","type_id","type_id","type_id","type_id","type_id","type_id","type_id","type_id","type_id","type_id","uart_number","uart_number","Capture","Channel","Channel","Count","Duty","Duty","Error","Error","Error","Error","Error","Error","Error","Error","Error","Error","Error","Error","Error","Error","Error","Hz","Hz","MHz","MHz","Time","Time","Time","Time","Word","Word","Word","Word","_embedded_dma_ReadBuffer","_embedded_dma_ReadTarget","_embedded_dma_Word","_embedded_dma_WriteBuffer","_embedded_dma_WriteTarget","_embedded_hal_Capture","_embedded_hal_Pwm","_embedded_hal_PwmPin","_embedded_hal_Qei","_embedded_hal_adc_OneShot","_embedded_hal_blocking_delay_DelayMs","_embedded_hal_blocking_delay_DelayUs","_embedded_hal_blocking_i2c_Read","_embedded_hal_blocking_i2c_Write","_embedded_hal_blocking_i2c_WriteRead","_embedded_hal_blocking_rng_Read","_embedded_hal_blocking_serial_Write","_embedded_hal_blocking_spi_Transfer","_embedded_hal_blocking_spi_Write","_embedded_hal_digital_InputPin","_embedded_hal_digital_OutputPin","_embedded_hal_digital_ToggleableOutputPin","_embedded_hal_digital_v2_InputPin","_embedded_hal_digital_v2_OutputPin","_embedded_hal_digital_v2_StatefulOutputPin","_embedded_hal_digital_v2_ToggleableOutputPin","_embedded_hal_serial_Read","_embedded_hal_serial_Write","_embedded_hal_spi_FullDuplex","_embedded_hal_timer_CountDown","_embedded_hal_watchdog_Watchdog","_embedded_hal_watchdog_WatchdogDisable","_embedded_hal_watchdog_WatchdogEnable","_esp_hal_clock_Clock","_esp_hal_dma_DmaTransfer","_esp_hal_dma_DmaTransferRxTx","_esp_hal_gpio_InputPin","_esp_hal_gpio_OutputPin","_esp_hal_gpio_Pin","_esp_hal_i2c_Instance","_esp_hal_ledc_channel_ChannelHW","_esp_hal_ledc_channel_ChannelIFace","_esp_hal_ledc_timer_TimerHW","_esp_hal_ledc_timer_TimerIFace","_esp_hal_system_SystemExt","_esp_hal_timer_Instance","_esp_hal_timer_TimerGroupInstance","_esp_hal_uart_Instance","_esp_hal_uart_UartPins","_fugit_ExtU32","_fugit_ExtU64","_fugit_RateExtU32","_fugit_RateExtU64","as_read_buffer","as_write_buffer","bflush","bwrite_all","capture","count","delay_ms","delay_us","direction","disable","disable","disable","disable","enable","enable","enable","entry","feed","flush","get_duty","get_duty","get_max_duty","get_max_duty","get_period","get_resolution","hours","hours","interrupt","is_high","is_high","is_low","is_low","is_set_high","is_set_low","kHz","kHz","make_gpio_enum_dispatch_macro","micros","micros","millis","millis","minutes","minutes","nanos","nanos","nb","ram","read","read","read","read","read","read_buffer","secs","secs","send","set_duty","set_duty","set_high","set_high","set_low","set_low","set_period","set_resolution","set_state","start","start","toggle","toggle","transfer","wait","write","write","write","write_buffer","write_read","write_str","All","BT","Cocpu","CocpuTrapTrig","Ext0","Ext1","Gpio","SleepSource","Timer","TouchPad","Uart","Ulp","Undefined","Wifi","borrow","borrow_mut","clone","fmt","from","get_reset_reason","get_wakeup_cause","into","software_reset","software_reset_cpu","try_from","try_into","type_id","Rng","as_rngcore","borrow","borrow_mut","clone","fill_bytes","from","into","new","next_u32","next_u64","random","read","try_fill_bytes","try_from","try_into","type_id","crc","md5","crc16_be","crc16_le","crc32_be","crc32_le","crc8_be","crc8_le","Context","Digest","borrow","borrow","borrow_mut","borrow_mut","clone","clone","compute","compute","consume","default","deref","deref_mut","eq","fmt","fmt","fmt","fmt","from","from","from","hash","into","into","new","try_from","try_from","try_into","try_into","type_id","type_id","ChipPowerOn","CoreDeepSleep","CoreEfuseCrc","CoreMwdt0","CoreRtcWdt","CoreSw","Cpu0Jtag","Cpu0Mwdt0","Cpu0RtcWdt","Cpu0Sw","Rtc","RtcClock","RtcSlowClock","RtcSlowClock32kXtal","RtcSlowClock8mD256","RtcSlowClockRtc","Rwdt","SocResetReason","Swd","SysBrownOut","SysClkGlitch","SysRtcWdt","SysSuperWdt","borrow","borrow","borrow","borrow","borrow","borrow","borrow_mut","borrow_mut","borrow_mut","borrow_mut","borrow_mut","borrow_mut","clear_interrupt","clone","clone","default","default","disable","disable","disable","disable","enable","eq","estimate_xtal_frequency","feed","feed","fmt","fmt","frequency","from","from","from","from","from","from","from_repr","get_reset_reason","get_slow_freq","get_time_ms","get_time_raw","get_time_us","get_wakeup_cause","get_xtal_freq","into","into","into","into","into","into","is_interrupt_set","listen","new","new","rwdt","software_reset","software_reset_cpu","start","swd","try_from","try_from","try_from","try_from","try_from","try_from","try_into","try_into","try_into","try_into","try_into","try_into","type_id","type_id","type_id","type_id","type_id","type_id","unlisten","SHA1","SHA224","SHA256","Sha","ShaMode","borrow","borrow","borrow_mut","borrow_mut","clone","digest_length","finish","finished","first_run","fmt","from","from","into","into","new","try_from","try_from","try_into","try_into","type_id","type_id","update","DmaError","Dual","DuplexMode","Error","FifoSizeExeeded","FullDuplexMode","HalfDuplexMode","IsFullDuplex","IsHalfDuplex","MaxDmaTransferSizeExceeded","Mode0","Mode1","Mode2","Mode3","Quad","Single","SpiDataMode","SpiMode","Unknown","Unsupported","borrow","borrow","borrow","borrow","borrow","borrow_mut","borrow_mut","borrow_mut","borrow_mut","borrow_mut","clone","clone","clone","eq","eq","eq","fmt","fmt","fmt","from","from","from","from","from","from","into","into","into","into","into","master","slave","try_from","try_from","try_from","try_from","try_from","try_into","try_into","try_into","try_into","try_into","type_id","type_id","type_id","type_id","type_id","Address","Address1","Address10","Address11","Address12","Address13","Address14","Address15","Address16","Address17","Address18","Address19","Address2","Address20","Address21","Address22","Address23","Address24","Address25","Address26","Address27","Address28","Address29","Address3","Address30","Address31","Address32","Address4","Address5","Address6","Address7","Address8","Address9","Command","Command1","Command10","Command11","Command12","Command13","Command14","Command15","Command16","Command2","Command3","Command4","Command5","Command6","Command7","Command8","Command9","Error","ExtendedInstance","HalfDuplexReadWrite","Instance","InstanceDma","None","None","Spi","borrow","borrow","borrow","borrow_mut","borrow_mut","borrow_mut","busy","ch_bus_freq","change_bus_frequency","change_bus_frequency","clear_dma_interrupts","configure_datalen","cs_signal","dma","dma_peripheral","enable_dma","enable_peripheral","flush","from","from","from","init","init_half_duplex","init_spi_data_mode","into","into","into","miso_signal","mosi_signal","new","new_half_duplex","prelude","read","read","read","read_byte","read_bytes","read_bytes_from_fifo","read_bytes_half_duplex","register_block","sclk_signal","send","set_data_mode","setup","sio0_input_signal","sio1_output_signal","sio2_input_signal","sio2_output_signal","sio3_input_signal","sio3_output_signal","spi_num","start_operation","start_read_bytes_dma","start_transfer_dma","start_write_bytes_dma","transfer","transfer","transfer_dma","transfer_in_place_dma","try_from","try_from","try_from","try_into","try_into","try_into","type_id","type_id","type_id","update","with_cs","with_cs","with_dma","with_miso","with_miso","with_mosi","with_mosi","with_pins","with_pins","with_sck","with_sck","with_sio2","with_sio3","write","write","write","write_byte","write_bytes","write_bytes_dma","write_bytes_half_duplex","SpiDma","SpiDmaTransfer","SpiDmaTransferRxTx","WithDmaSpi2","borrow","borrow","borrow","borrow_mut","borrow_mut","borrow_mut","change_bus_frequency","dma_read","dma_transfer","dma_write","drop","drop","fmt","from","from","from","into","into","into","is_done","is_done","read","transfer","try_from","try_from","try_from","try_into","try_into","try_into","type_id","type_id","type_id","wait","wait","with_dma","write","write","_esp_hal_spi_master_Instance","_esp_hal_spi_master_InstanceDma","_esp_hal_spi_master_dma_WithDmaSpi2","Instance","InstanceDma","Spi","borrow","borrow_mut","clear_dma_interrupts","cs_signal","dma","dma_peripheral","enable_dma","enable_peripheral","flush","from","init","into","is_bus_busy","miso_signal","mosi_signal","new","prelude","register_block","sclk_signal","set_data_mode","setup_for_flush","spi_num","start_read_bytes_dma","start_transfer_dma","start_write_bytes_dma","try_from","try_into","type_id","with_dma","SpiDma","SpiDmaTransferRx","SpiDmaTransferRxTx","SpiDmaTransferTx","WithDmaSpi2","borrow","borrow","borrow","borrow","borrow_mut","borrow_mut","borrow_mut","borrow_mut","dma_read","dma_transfer","dma_write","drop","drop","drop","fmt","from","from","from","from","into","into","into","into","is_done","is_done","is_done","try_from","try_from","try_from","try_from","try_into","try_into","try_into","try_into","type_id","type_id","type_id","type_id","wait","wait","wait","with_dma","_esp_hal_spi_slave_Instance","_esp_hal_spi_slave_InstanceDma","_esp_hal_spi_slave_dma_WithDmaSpi2","ApbSarAdc","Bt","CpuControl","Ecc","Gdma","I2cExt0","Ledc","Parts","Peripheral","Phy","RadioClockControl","RadioClockController","RadioPeripherals","Sha","SoftwareInterrupt","SoftwareInterrupt0","SoftwareInterrupt1","SoftwareInterrupt2","SoftwareInterrupt3","SoftwareInterruptControl","Spi2","SystemClockControl","SystemExt","SystemParts","Timg0","Uart0","Uart1","Wifi","ble_rtc_clk_init","ble_rtc_clk_init","borrow","borrow","borrow","borrow","borrow","borrow","borrow","borrow","borrow_mut","borrow_mut","borrow_mut","borrow_mut","borrow_mut","borrow_mut","borrow_mut","borrow_mut","clock_control","clone_unchecked","cpu_control","disable","disable","enable","enable","from","from","from","from","from","from","from","from","init_clocks","init_clocks","into","into","into","into","into","into","into","into","radio_clock_control","raise","reset","reset_mac","reset_mac","reset_rpa","reset_rpa","software_interrupt_control","split","try_from","try_from","try_from","try_from","try_from","try_from","try_from","try_from","try_into","try_into","try_into","try_into","try_into","try_into","try_into","try_into","type_id","type_id","type_id","type_id","type_id","type_id","type_id","type_id","Alarm","BIT_MASK","Periodic","SystemTimer","TICKS_PER_SECOND","Target","alarm0","alarm1","alarm2","borrow","borrow","borrow","borrow","borrow_mut","borrow_mut","borrow_mut","borrow_mut","clear_interrupt","conjure","conjure","conjure","enable_interrupt","fmt","fmt","fmt","from","from","from","from","into","into","into","into","into_periodic","into_target","new","now","set_period","set_target","try_from","try_from","try_from","try_from","try_into","try_into","try_into","try_into","type_id","type_id","type_id","type_id","AlarmInactive","Error","Instance","Timer","Timer0","TimerActive","TimerGroup","TimerGroupInstance","TimerInactive","Wdt","borrow","borrow","borrow","borrow","borrow","borrow_mut","borrow_mut","borrow_mut","borrow_mut","borrow_mut","cancel","clear_interrupt","clear_interrupt","clone","configure_src_clk","configure_wdt_src_clk","default","deref","deref_mut","disable","disable","divider","divider","enable","enable_peripheral","enable_peripheral","eq","feed","fmt","free","from","from","from","from","from","into","into","into","into","into","is_alarm_active","is_alarm_active","is_counter_active","is_counter_active","is_interrupt_set","is_interrupt_set","listen","listen","load_alarm_value","load_alarm_value","new","new","new","now","now","register_block","reset_counter","reset_counter","set_alarm_active","set_alarm_active","set_auto_reload","set_auto_reload","set_counter_active","set_counter_active","set_counter_decrementing","set_counter_decrementing","set_divider","set_divider","set_wdt_enabled","start","start","timer0","try_from","try_from","try_from","try_from","try_from","try_into","try_into","try_into","try_into","try_into","type_id","type_id","type_id","type_id","type_id","unlisten","unlisten","wait","wdt","TrapFrame","a0","a1","a2","a3","a4","a5","a6","a7","borrow","borrow_mut","clone","default","fmt","from","gp","into","mcause","mstatus","mtval","pc","ra","s0","s1","s10","s11","s2","s3","s4","s5","s6","s7","s8","s9","sp","t0","t1","t2","t3","t4","t5","t6","tp","try_from","try_into","type_id","AllPins","Error","Instance","InvalidArgument","TxRxPins","Uart","UartPins","UartRx","UartTx","at_cmd_interrupt_set","borrow","borrow","borrow","borrow","borrow","borrow","borrow_mut","borrow_mut","borrow_mut","borrow_mut","borrow_mut","borrow_mut","change_stop_bits","clone","config","configure_pins","configure_pins","configure_pins","cts_signal","disable_rx_interrupts","disable_tx_interrupts","drain_fifo","enable_peripheral","eq","flush","flush","fmt","from","from","from","from","from","from","get_rx_fifo_count","get_tx_fifo_count","into","into","into","into","into","into","is_rx_idle","is_tx_idle","listen_at_cmd","listen_rx_fifo_full","listen_tx_done","new","new","new_tx_rx","new_with_config","read","read","register_block","reset_at_cmd_interrupt","reset_peripheral","reset_rx_fifo_full_interrupt","reset_tx_done_interrupt","rts_signal","rx","rx_fifo_full_interrupt_set","rx_signal","set_at_cmd","set_rx_fifo_full_threshold","set_rx_timeout","split","try_from","try_from","try_from","try_from","try_from","try_from","try_into","try_into","try_into","try_into","try_into","try_into","tx","tx_done_interrupt_set","tx_signal","type_id","type_id","type_id","type_id","type_id","type_id","uart_number","unlisten_at_cmd","unlisten_rx_fifo_full","unlisten_tx_done","write","write","write_bytes","write_bytes","write_str","write_str","AtCmdConfig","Config","DataBits","DataBits5","DataBits6","DataBits7","DataBits8","Parity","ParityEven","ParityNone","ParityOdd","STOP1","STOP1P5","STOP2","StopBits","baudrate","baudrate","borrow","borrow","borrow","borrow","borrow","borrow_mut","borrow_mut","borrow_mut","borrow_mut","borrow_mut","char_num","clone","clone","clone","clone","cmd_char","data_bits","data_bits","default","eq","eq","eq","fmt","fmt","fmt","fmt","from","from","from","from","from","gap_timeout","into","into","into","into","into","new","parity","parity_even","parity_none","parity_odd","post_idle_count","pre_idle_count","stop_bits","stop_bits","symbol_length","try_from","try_from","try_from","try_from","try_from","try_into","try_into","try_into","try_into","try_into","type_id","type_id","type_id","type_id","type_id"],"q":[[0,"esp_hal"],[73,"esp_hal::analog"],[74,"esp_hal::analog::adc"],[177,"esp_hal::assist_debug"],[191,"esp_hal::clock"],[245,"esp_hal::delay"],[259,"esp_hal::dma"],[625,"esp_hal::ecc"],[680,"esp_hal::efuse"],[803,"esp_hal::gpio"],[1481,"esp_hal::i2c"],[1540,"esp_hal::interrupt"],[1688,"esp_hal::ledc"],[1723,"esp_hal::ledc::channel"],[1800,"esp_hal::ledc::channel::config"],[1825,"esp_hal::ledc::timer"],[1896,"esp_hal::ledc::timer::config"],[1933,"esp_hal::peripheral"],[1951,"esp_hal::peripherals"],[2481,"esp_hal::prelude"],[2644,"esp_hal::reset"],[2671,"esp_hal::rng"],[2688,"esp_hal::rom"],[2690,"esp_hal::rom::crc"],[2696,"esp_hal::rom::md5"],[2728,"esp_hal::rtc_cntl"],[2828,"esp_hal::sha"],[2855,"esp_hal::spi"],[2922,"esp_hal::spi::master"],[3069,"esp_hal::spi::master::dma"],[3110,"esp_hal::spi::master::prelude"],[3113,"esp_hal::spi::slave"],[3145,"esp_hal::spi::slave::dma"],[3192,"esp_hal::spi::slave::prelude"],[3195,"esp_hal::system"],[3299,"esp_hal::systimer"],[3350,"esp_hal::timer"],[3451,"esp_hal::trapframe"],[3497,"esp_hal::uart"],[3603,"esp_hal::uart::config"],[3682,"core::fmt"],[3683,"core::fmt"],[3684,"nb"],[3685,"core::result"],[3686,"core::any"],[3687,"core::clone"],[3688,"embedded_hal::adc"],[3689,"fugit::aliases"],[3690,"core::convert"],[3691,"core::ops::function"],[3692,"core::marker"],[3693,"esp32c2::i2c0"],[3694,"core::iter::traits::iterator"],[3695,"esp32c2::i2c0"],[3696,"core::fmt"],[3697,"esp32c2::timg0"],[3698,"esp32c2::uart0"],[3699,"esp32c2::interrupt"],[3700,"fugit::rate"],[3701,"nb"],[3702,"fugit::duration"],[3703,"embedded_hal::blocking::i2c"],[3704,"embedded_hal::digital::v2"],[3705,"void"],[3706,"rand_core"],[3707,"rand_core::error"],[3708,"core::convert"],[3709,"core::convert"]],"d":["Available CPU cores","","FlashSafeDma","","The first core","","","","","","","","","Analog Peripherals","Debug Assistant","","","","","Clock Control","","Delay driver","Direct Memory Access Commons","Convenience macro to create DMA buffers and descriptors","Convenience macro to create circular DMA buffers and …","Convenience macro to create circular DMA descriptors","Convenience macro to create DMA descriptors","ECC Accelerator","Reading of eFuses (ESP32-C2)","Attribute to declare the entry point of the program","","","","","Returns the argument unchanged.","Returns the argument unchanged.","Try to create Self from the raw representation","Which core the application is currently executing on","General Purpose I/Os","I2C Driver","","","Interrupt support","Calls <code>U::from(self)</code>.","Calls <code>U::from(self)</code>.","LEDC (LED PWM Controller) peripheral control","","","Exclusive peripheral access","Peripheral Instances","The prelude","","Hardware and Software Reset","","Random Number Generator","ESP ROM libraries","RTC_CNTL (Real-Time Clock Control) and Low-power Management","","Secure Hash Algorithm peripheral driver","Serial Peripheral Interface","System Control","System Timer peripheral driver","General-purpose timers","","State of the CPU saved when entering exception or interrupt","","","","","","","UART driver","","Analog to Digital Converter (ADC)","Analog-to-Digital Converter peripheral driver.","Basic ADC calibration scheme","Line fitting ADC calibration scheme","A trait abstracting over calibration methods.","Calibration source of the ADC.","A helper trait to get the ADC channel of a compatible GPIO …","Configuration for the ADC.","Marker trait for ADC units which support line fitting","An I/O pin which can be read using the ADC.","The attenuation of the ADC pin.","0dB attenuation, measurement range: 0-800mV","11dB attenuation, measurement range: 0-2600mV","","","","The sampling/readout resolution of the ADC.","","Return the basic ADC bias value. See <code>AdcCalBasic</code> for …","","","Calibrate ADC with specified attenuation and voltage source","Convert ADC value","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","Returns the argument unchanged.","Returns the argument unchanged.","Returns the argument unchanged.","Returns the argument unchanged.","Returns the argument unchanged.","Returns the argument unchanged.","Returns the argument unchanged.","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","Calls <code>U::from(self)</code>.","Calls <code>U::from(self)</code>.","Calls <code>U::from(self)</code>.","Calls <code>U::from(self)</code>.","Calls <code>U::from(self)</code>.","Calls <code>U::from(self)</code>.","Calls <code>U::from(self)</code>.","","","Create a new calibration scheme for the given attenuation.","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","Returns the argument unchanged.","","Calls <code>U::from(self)</code>.","","","","","","","","","Used to configure the frequencies of the clocks present in …","Frozen clock frequencies","CPU clock speed","","","","","","Use what is considered the default settings after boot.","","","","","","","","","","","Configure the CPU clock speed.","","","","Applies the clock configuration and returns a Clocks …","","","","Returns the argument unchanged.","Returns the argument unchanged.","Returns the argument unchanged.","Returns the argument unchanged.","","Calls <code>U::from(self)</code>.","Calls <code>U::from(self)</code>.","Calls <code>U::from(self)</code>.","Calls <code>U::from(self)</code>.","Use the highest possible frequency for a particular chip","","","","","","","","","","","","","","","Delay driver","","","","Delay for the specified number of microseconds","","Delay for the specified number of nanoseconds","","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","Create a new <code>Delay</code> instance","","","","Marks channels as useable for AES","","DMA Channel","","","","","","DMA transmit channel","","DescriptorError the DMA rejected the descriptor …","GDMA Peripheral","A DMA transfer descriptor.","","DMA Errors","DMA capable peripherals The values need to match the TRM","DMA Priorities","Trait to be implemented for an in progress dma transfer.","Trait to be implemented for an in progress dma transfer.","An empty DMA descriptor used to initialize the descriptor …","","Marks channels as useable for I2S0","Marks channels as useable for I2S1","Marks channels as useable for I2S","","","Marks channels as usable for LCD_CAM","","","","Marks channels as useable for PARL_IO","Marker trait","","","","","","","","","","","","DMA Rx","","","The functions here are not meant to be used outside the HAL","","","Marks channels as useable for SPI2","Marks channels as useable for SPI","","DMA Tx","","","The functions here are not meant to be used outside the HAL","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","Configure the channel for use","","","","","","","","","","","","Returns the argument unchanged.","Returns the argument unchanged.","Returns the argument unchanged.","Returns the argument unchanged.","Returns the argument unchanged.","Returns the argument unchanged.","Returns the argument unchanged.","Returns the argument unchanged.","Returns the argument unchanged.","Returns the argument unchanged.","Returns the argument unchanged.","Returns the argument unchanged.","Returns the argument unchanged.","Returns the argument unchanged.","ERR_DSCR_EMPTY error detected","","ERR_EOF error detected","","Descriptor error detected","","","","","","","","","","","","","","","","","","","","","","","","Calls <code>U::from(self)</code>.","Calls <code>U::from(self)</code>.","Calls <code>U::from(self)</code>.","Calls <code>U::from(self)</code>.","Calls <code>U::from(self)</code>.","Calls <code>U::from(self)</code>.","Calls <code>U::from(self)</code>.","Calls <code>U::from(self)</code>.","Calls <code>U::from(self)</code>.","Calls <code>U::from(self)</code>.","Calls <code>U::from(self)</code>.","Calls <code>U::from(self)</code>.","Calls <code>U::from(self)</code>.","Calls <code>U::from(self)</code>.","","","","","","","","","","","","Check if the transfer is finished.","Check if the transfer is finished.","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","Create a DMA instance.","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","Wait for the transfer to finish.","Wait for the transfer to finish.","","","","","","ECC interface error","","","","","","It means that the point is not on the curve.","","","","It means the purpose of the selected block does not match …","","Base point multiplication","Base Point Verification","Base Point Verification + Jacobian Point Multiplication","Base Point Verification + Base Point Multiplication","","","","","","","","","","Finite Field Division","","","Returns the argument unchanged.","Returns the argument unchanged.","Returns the argument unchanged.","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","Calls <code>U::from(self)</code>.","Calls <code>U::from(self)</code>.","Calls <code>U::from(self)</code>.","Jacobian Point Multiplication","Jacobian Point Verification","","","","","","","","","","","","","","","<code>[]</code> ADC1 calibration voltage at atten0","<code>[]</code> ADC1 calibration voltage at atten3","<code>[]</code> ADC1 init code at atten0","<code>[]</code> ADC1 init code at atten3","<code>[]</code> Store the bit <code>[86:96]</code> of ADC calibration data","<code>[]</code> Major version of BLOCK2","<code>[]</code> Minor version of BLOCK2 {0: “No calib”; 1: “With …","<code>[ENABLE_CUSTOM_MAC]</code> True if MAC_CUSTOM is burned","<code>[]</code> BLOCK2 digital dbias when hvt","<code>[]</code> BLOCK2 DIG_LDO_ACT_DBIAS26","<code>[]</code> BLOCK2 DIG_LDO_ACT_STEPD10","<code>[]</code> BLOCK2 DIG_LDO_DBG0_DBIAS2","<code>[]</code> BLOCK2 DIG_LDO_DBG0_DBIAS26","<code>[]</code> Disables check of blk version major","<code>[]</code> Disables check of wafer version major","<code>[]</code> This bit set means disable direct_boot mode","<code>[]</code> The bit be set to disable icache in download mode","<code>[]</code> The bit be set to disable manual encryption","<code>[]</code> Set this bit to disable download mode (boot_mode<code>[3:0]</code> = …","<code>[]</code> Set this bit to disable pad jtag","<code>[]</code> Set this bit to enable secure UART download mode","","The bit field for get access to efuse data","<code>[]</code> Configures flash waiting time after power-up; in unit …","<code>[]</code> Set this bit to force ROM code to send a resume command …","<code>[BLOCK_KEY0]</code> BLOCK_BLOCK_KEY0 - 256-bits. 256-bit key of …","<code>[]</code> 128bit FE key","<code>[]</code> 256bit FE key","<code>[]</code> 128bit SB key","<code>[MAC_FACTORY]</code> MAC address","<code>[]</code> OCode","<code>[]</code> EFUSE_PKG_VERSION","<code>[]</code> Disable reading from BlOCK3","<code>[]</code> Read protection for EFUSE_BLK3. KEY0","<code>[]</code> Read protection for EFUSE_BLK3. KEY0 higher 128-bit key","<code>[]</code> Read protection for EFUSE_BLK3. KEY0 lower 128-bit key","<code>[]</code> BLOCK2 DIG_LDO_ACT_DBIAS13","<code>[]</code> BLOCK2 DIG_LDO_ACT_DBIAS31","<code>[]</code> BLOCK2 DIG_LDO_SLP_DBIAS13","<code>[]</code> BLOCK2 DIG_LDO_SLP_DBIAS29","<code>[]</code> BLOCK2 DIG_LDO_SLP_DBIAS31","<code>[]</code> The bit be set to enable secure boot","<code>[]</code> Secure version for anti-rollback","<code>[]</code> Enables flash encryption when 1 or 3 bits are set and …","<code>[]</code> Temperature calibration data","<code>[]</code> Set the default UARTboot message output mode {0: “…","<code>[]</code> User data block","<code>[MAC_CUSTOM CUSTOM_MAC]</code> Custom MAC address","<code>[]</code> WAFER_VERSION_MAJOR","<code>[]</code> WAFER_VERSION_MINOR","<code>[]</code> RTC watchdog timeout threshold; in unit of slow clock …","<code>[]</code> Disable programming of individual eFuses","<code>[]</code> wr_dis of ADC1_CAL_VOL_ATTEN0","<code>[]</code> wr_dis of ADC1_CAL_VOL_ATTEN3","<code>[]</code> wr_dis of ADC1_INIT_CODE_ATTEN0","<code>[]</code> wr_dis of ADC1_INIT_CODE_ATTEN3","<code>[]</code> wr_dis of ADC_CALIBRATION_3","<code>[]</code> wr_dis of BLK_VERSION_MAJOR","<code>[]</code> wr_dis of BLK_VERSION_MINOR","<code>[WR_DIS.KEY0]</code> wr_dis of BLOCK_KEY0","<code>[WR_DIS.MAC_CUSTOM WR_DIS.USER_DATA_MAC_CUSTOM]</code> wr_dis of …","<code>[WR_DIS.ENABLE_CUSTOM_MAC]</code> wr_dis of CUSTOM_MAC_USED","<code>[]</code> wr_dis of DIG_DBIAS_HVT","<code>[]</code> wr_dis of DIG_LDO_ACT_DBIAS26","<code>[]</code> wr_dis of DIG_LDO_ACT_STEPD10","<code>[]</code> wr_dis of DIG_LDO_SLP_DBIAS2","<code>[]</code> wr_dis of DIG_LDO_SLP_DBIAS26","<code>[]</code> wr_dis of DISABLE_BLK_VERSION_MAJOR","<code>[]</code> wr_dis of DISABLE_WAFER_VERSION_MAJOR","<code>[]</code> wr_dis of DIS_DIRECT_BOOT","<code>[]</code> wr_dis of DIS_DOWNLOAD_ICACHE","<code>[]</code> wr_dis of DIS_DOWNLOAD_MANUAL_ENCRYPT","<code>[]</code> wr_dis of DIS_DOWNLOAD_MODE","<code>[]</code> wr_dis of DIS_PAD_JTAG","<code>[]</code> wr_dis of ENABLE_SECURITY_DOWNLOAD","<code>[]</code> wr_dis of FLASH_TPUW","<code>[]</code> wr_dis of FORCE_SEND_RESUME","<code>[WR_DIS.MAC_FACTORY]</code> wr_dis of MAC","<code>[]</code> wr_dis of OCODE","<code>[]</code> wr_dis of PKG_VERSION","<code>[]</code> wr_dis of RD_DIS","<code>[]</code> wr_dis of RTC_LDO_ACT_DBIAS13","<code>[]</code> wr_dis of RTC_LDO_ACT_DBIAS31","<code>[]</code> wr_dis of RTC_LDO_SLP_DBIAS13","<code>[]</code> wr_dis of RTC_LDO_SLP_DBIAS29","<code>[]</code> wr_dis of RTC_LDO_SLP_DBIAS31","<code>[]</code> wr_dis of SECURE_BOOT_EN","<code>[]</code> wr_dis of SECURE_VERSION","<code>[]</code> wr_dis of SPI_BOOT_CRYPT_CNT","<code>[]</code> wr_dis of TEMP_CALIB","<code>[]</code> wr_dis of UART_PRINT_CONTROL","<code>[]</code> wr_dis of WAFER_VERSION_MAJOR","<code>[]</code> wr_dis of WAFER_VERSION_MINOR","<code>[]</code> wr_dis of WDT_DELAY_SEL","<code>[]</code> wr_dis of XTS_KEY_LENGTH_256","<code>[]</code> Flash encryption key length {0: “128 bits key”; 1: …","","","","","","Returns the argument unchanged.","Returns the argument unchanged.","Get efuse block version","Get status of SPI boot encryption.","Get base mac address","Get ADC reference point digital code for specified …","Get ADC reference point voltage for specified attenuation …","Get ADC initial code for specified attenuation from efuse","Get version of RTC calibration block","Get the multiplier for the timeout value of the RWDT STAGE …","Calls <code>U::from(self)</code>.","Calls <code>U::from(self)</code>.","Reads chip’s MAC address from the eFuse storage.","Read field value in a big-endian order","Read field value in a little-endian order","Set the base mac address","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","General Purpose Input/Output driver","","","Peripheral input signals for the GPIO mux","","","","","","","","","","","Convenience constant for <code>Option::None</code> pin","","Convenience type-alias for a no-pin / don’t care - pin","","","","","","Peripheral output signals for the GPIO mux","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","Clear the interrupt status bit for this Pin","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","Remove a connected <code>signal</code> from this input pin.","","","Remove this output pin from a connected signal.","","","","","","","","","","","","","","","","","","","","","","Returns the argument unchanged.","Returns the argument unchanged.","Returns the argument unchanged.","Returns the argument unchanged.","Returns the argument unchanged.","Returns the argument unchanged.","Returns the argument unchanged.","Returns the argument unchanged.","Returns the argument unchanged.","Returns the argument unchanged.","Returns the argument unchanged.","Returns the argument unchanged.","Returns the argument unchanged.","Returns the argument unchanged.","Returns the argument unchanged.","","","","","Returns the argument unchanged.","","","","","","","","Returns the argument unchanged.","Returns the argument unchanged.","Returns the argument unchanged.","Returns the argument unchanged.","Returns the argument unchanged.","Returns the argument unchanged.","Returns the argument unchanged.","Returns the argument unchanged.","Returns the argument unchanged.","Returns the argument unchanged.","Returns the argument unchanged.","Returns the argument unchanged.","Returns the argument unchanged.","Returns the argument unchanged.","Returns the argument unchanged.","Returns the argument unchanged.","Returns the argument unchanged.","Returns the argument unchanged.","Returns the argument unchanged.","Returns the argument unchanged.","Returns the argument unchanged.","","","","","Returns the argument unchanged.","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","Calls <code>U::from(self)</code>.","Calls <code>U::from(self)</code>.","Calls <code>U::from(self)</code>.","Calls <code>U::from(self)</code>.","Calls <code>U::from(self)</code>.","Calls <code>U::from(self)</code>.","Calls <code>U::from(self)</code>.","Calls <code>U::from(self)</code>.","Calls <code>U::from(self)</code>.","Calls <code>U::from(self)</code>.","Calls <code>U::from(self)</code>.","Calls <code>U::from(self)</code>.","Calls <code>U::from(self)</code>.","Calls <code>U::from(self)</code>.","Calls <code>U::from(self)</code>.","Calls <code>U::from(self)</code>.","Calls <code>U::from(self)</code>.","Calls <code>U::from(self)</code>.","Calls <code>U::from(self)</code>.","Calls <code>U::from(self)</code>.","Calls <code>U::from(self)</code>.","Calls <code>U::from(self)</code>.","Calls <code>U::from(self)</code>.","Calls <code>U::from(self)</code>.","Calls <code>U::from(self)</code>.","Calls <code>U::from(self)</code>.","Calls <code>U::from(self)</code>.","Calls <code>U::from(self)</code>.","Calls <code>U::from(self)</code>.","Calls <code>U::from(self)</code>.","Calls <code>U::from(self)</code>.","Calls <code>U::from(self)</code>.","Calls <code>U::from(self)</code>.","Calls <code>U::from(self)</code>.","Calls <code>U::from(self)</code>.","Calls <code>U::from(self)</code>.","Calls <code>U::from(self)</code>.","Calls <code>U::from(self)</code>.","","","","Configures the pin to operate as a floating input pin","","","","","","Configures the pin to operate as an inverted floating …","Configures the pin to operate as an open drain output pin. …","Configures the pin to operate as an inverted pulled down …","Configures the pin to operate as an inverted pulled up …","Configures the pin to operate as an inverted push pull …","Configures the pin to operate as an open drain output pin","Configures the pin to operate as a pulled down input pin","Configures the pin to operate as a pulled up input pin","Configures the pin to operate as an push pull output pin","","","","","","","Checks if the interrupt status bit for this Pin is set","","","Checks if listening for interrupts is enabled for this Pin","","","","","","","","","","Listen for interrupts","","Listen for interrupts","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","Stop listening for interrupts","","","","","","I2C-specific transmission errors","","","I2C peripheral container (I2C)","I2C Peripheral Instance","","","","","","","","","","","","","Returns the argument unchanged.","Returns the argument unchanged.","","Calls <code>U::from(self)</code>.","Calls <code>U::from(self)</code>.","Read bytes from a target slave with the address <code>addr</code> The …","Send data bytes from the <code>bytes</code> array to a target slave …","Write bytes from the <code>bytes</code> array first and then read n …","Create a new I2C instance This will enable the peripheral …","Create a new I2C instance with a custom timeout value. …","","","","","","Resets the I2C controller (FIFO + FSM + command list)","Resets the I2C peripheral’s command registers","Resets the transmit and receive FIFO buffers","","","","","Sets the filter with a supplied threshold in clock cycles …","Sets the frequency of the I2C interface by calculating and …","","","","","","","","","","","","","","","","Enumeration of available CPU interrupts. It is possible to …","Edge interrupt","Interrupt Error","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","Interrupt kind","","Level interrupt","","Interrupt priority levels.","","","","","","","","","","","","","","","","Registers saved in trap handler","","","","","","","","","","","","","","","","","Clear a CPU interrupt","","","Disable the given peripheral interrupt.","Enables a interrupt at a given priority","Enable a CPU interrupt","","","","Returns the argument unchanged.","Returns the argument unchanged.","Returns the argument unchanged.","Returns the argument unchanged.","Get status of peripheral interrupts","","","","","","","","","","","","","","","","","Calls <code>U::from(self)</code>.","Calls <code>U::from(self)</code>.","Calls <code>U::from(self)</code>.","Calls <code>U::from(self)</code>.","Assign a peripheral interrupt to an CPU interrupt.","","","","","","","","","","","","","","","","","","","","Set the interrupt kind (i.e. level or edge) of an CPU …","Set the priority level of an CPU interrupt","","","","","","","","","","","","","","","","","","","","","","","LEDC (LED PWM Controller)","Global slow clock source","Used to specify LowSpeed Timer/Channel","","","","","","","","LEDC channel","","","","Returns the argument unchanged.","Returns the argument unchanged.","Returns the argument unchanged.","Return a new channel","Return a new timer","Calls <code>U::from(self)</code>.","Calls <code>U::from(self)</code>.","Calls <code>U::from(self)</code>.","Return a new LEDC","Set global slow clock source","LEDC timer","","","","","","","","","","Channel struct","Channel not configured","","","","","","","Channel HW interface","Channel interface","Duration too long for timer frequency and duty resolution","Invalid duty % value","Duty % change from start to end is out of range","End duty % out of range","Channel errors","Fade parameters invalid","Fade parameter sub-errors","Channel number","Start duty % out of range","Timer not configured","","","","","","","","","","","","Channel configuration","Configure channel","Configure channel","Configure Channel HW except for the duty which is set via …","Configure Channel HW","","","","","","","","","Returns the argument unchanged.","Returns the argument unchanged.","Returns the argument unchanged.","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","Calls <code>U::from(self)</code>.","Calls <code>U::from(self)</code>.","Calls <code>U::from(self)</code>.","Check whether a duty-cycle fade is running","","Check whether a duty-cycle fade is running HW","","Return a new channel","Set channel duty HW","Set duty % of channel","Set channel duty HW","Set duty in channel HW","Start a duty-cycle fade","Start a duty fade from one % to another.","Start a duty-cycle fade HW","Start a duty-cycle fade HW","","","","","","","","","","","","","Channel configuration","","","","","","","","","","","","","Returns the argument unchanged.","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","Calls <code>U::from(self)</code>.","","","","","","","","","","","Invalid Divisor","Timer errors","Clock source for LS Timers","Timer number","Timer struct","","","","","Interface for HW configuration of timer","Interface for Timers","Trait defining the type of timer source","","","","","","","","","","","","Timer configuration","Configure the timer","Configure the timer","Configure the HW for the timer","Configure the HW for the timer","","","","","","","Returns the argument unchanged.","Returns the argument unchanged.","Returns the argument unchanged.","Returns the argument unchanged.","Return the duty resolution of the timer","Return the duty resolution of the timer","Return the frequency of the timer","Return the frequency of the timer","Get the current source timer frequency from the HW","Get the current source timer frequency from the HW","Return the timer frequency, or 0 if not configured","Return the timer frequency","Return the timer number","Return the timer number","Calls <code>U::from(self)</code>.","Calls <code>U::from(self)</code>.","Calls <code>U::from(self)</code>.","Calls <code>U::from(self)</code>.","Check if the timer has been configured","Check if the timer has been configured","Create a new intance of a timer","","","","","","","","","","","","","Update the timer in HW","Update the timer in HW","Timer configuration","Number of bits reserved for duty cycle adjustment","","","","","","","","","","","","","","","","","","","","","","","","","","Returns the argument unchanged.","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","Calls <code>U::from(self)</code>.","","","","","","","Peripheral singleton type","Trait for any type that can be used as a peripheral of …","An exclusive reference to a peripheral.","","","Unsafely clone (duplicate) a peripheral singleton.","Unsafely clone (duplicate) a peripheral singleton.","","","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","Convert a value into a <code>PeripheralRef</code>.","Map the inner peripheral using <code>Into</code>.","","Reborrow into a “child” PeripheralRef.","","","","","","32 - APB_ADC","","","12 - APB_CTRL","","","40 - Assist debug interrupt","10 - BLE_SEC","9 - BLE_TIMER","","","5 - BT_BB","6 - BT_BB_NMI","4 - BT_MAC","25 - CACHE_IA","8 - COEX","","","33 - DMA_CH0","","","35 - ECC","","","20 - EFUSE","41 - ETS_CORE0_PIF_PMS_SIZE","","","36 - FROM_CPU_INTR0","37 - FROM_CPU_INTR1","38 - FROM_CPU_INTR2","39 - FROM_CPU_INTR3","","","13 - GPIO","14 - GPIO_NMI","","","22 - I2C_EXT0","11 - I2C_MST","30 - ICACHE_PRELOAD0","31 - ICACHE_SYNC0","","","","","Enumeration of all the interrupts.","","","19 - LEDC","","","7 - LP_TIMER","Pointer to the register block","Pointer to the register block","Pointer to the register block","Pointer to the register block","Pointer to the register block","Pointer to the register block","Pointer to the register block","Pointer to the register block","Pointer to the register block","Pointer to the register block","Pointer to the register block","Pointer to the register block","Pointer to the register block","Pointer to the register block","Pointer to the register block","Pointer to the register block","Pointer to the register block","Pointer to the register block","Pointer to the register block","Pointer to the register block","Pointer to the register block","Pointer to the register block","Pointer to the register block","Pointer to the register block","","","","21 - RTC_CORE","","","","","34 - SHA","","","","","","","15 - SPI_INTR_1","16 - SPI_INTR_2","29 - SPI_MEM_REJECT_CACHE","","","","","26 - SYSTIMER_TARGET0","27 - SYSTIMER_TARGET1","28 - SYSTIMER_TARGET2","23 - TG0_T0_LEVEL","24 - TG0_WDT_LEVEL","","","","","17 - UART0","","","18 - UART1","","","3 - WIFI_BB","0 - WIFI_MAC","1 - WIFI_MAC_NMI","2 - WIFI_PWR","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","Returns the argument unchanged.","Returns the argument unchanged.","Returns the argument unchanged.","Returns the argument unchanged.","Returns the argument unchanged.","Returns the argument unchanged.","Returns the argument unchanged.","Returns the argument unchanged.","Returns the argument unchanged.","Returns the argument unchanged.","Returns the argument unchanged.","Returns the argument unchanged.","Returns the argument unchanged.","Returns the argument unchanged.","Returns the argument unchanged.","Returns the argument unchanged.","Returns the argument unchanged.","Returns the argument unchanged.","Returns the argument unchanged.","Returns the argument unchanged.","Returns the argument unchanged.","Returns the argument unchanged.","Returns the argument unchanged.","Returns the argument unchanged.","Returns the argument unchanged.","Returns the argument unchanged.","Returns the argument unchanged.","Returns the argument unchanged.","Returns the argument unchanged.","","Calls <code>U::from(self)</code>.","Calls <code>U::from(self)</code>.","Calls <code>U::from(self)</code>.","Calls <code>U::from(self)</code>.","Calls <code>U::from(self)</code>.","Calls <code>U::from(self)</code>.","Calls <code>U::from(self)</code>.","Calls <code>U::from(self)</code>.","Calls <code>U::from(self)</code>.","Calls <code>U::from(self)</code>.","Calls <code>U::from(self)</code>.","Calls <code>U::from(self)</code>.","Calls <code>U::from(self)</code>.","Calls <code>U::from(self)</code>.","Calls <code>U::from(self)</code>.","Calls <code>U::from(self)</code>.","Calls <code>U::from(self)</code>.","Calls <code>U::from(self)</code>.","Calls <code>U::from(self)</code>.","Calls <code>U::from(self)</code>.","Calls <code>U::from(self)</code>.","Calls <code>U::from(self)</code>.","Calls <code>U::from(self)</code>.","Calls <code>U::from(self)</code>.","Calls <code>U::from(self)</code>.","Calls <code>U::from(self)</code>.","Calls <code>U::from(self)</code>.","Calls <code>U::from(self)</code>.","Calls <code>U::from(self)</code>.","","","","","Return the pointer to the register block","Return the pointer to the register block","Return the pointer to the register block","Return the pointer to the register block","Return the pointer to the register block","Return the pointer to the register block","Return the pointer to the register block","Return the pointer to the register block","Return the pointer to the register block","Return the pointer to the register block","Return the pointer to the register block","Return the pointer to the register block","Return the pointer to the register block","Return the pointer to the register block","Return the pointer to the register block","Return the pointer to the register block","Return the pointer to the register block","Return the pointer to the register block","Return the pointer to the register block","Return the pointer to the register block","Return the pointer to the register block","Return the pointer to the register block","Return the pointer to the register block","Return the pointer to the register block","","","","","","","","","","","","","","","","","","","","","","","","","","","","Unsafely create an instance of this peripheral out of thin …","Unsafely create an instance of this peripheral out of thin …","Unsafely create an instance of this peripheral out of thin …","Unsafely create an instance of this peripheral out of thin …","Unsafely create an instance of this peripheral out of thin …","Unsafely create an instance of this peripheral out of thin …","Unsafely create an instance of this peripheral out of thin …","Unsafely create an instance of this peripheral out of thin …","Unsafely create an instance of this peripheral out of thin …","Unsafely create an instance of this peripheral out of thin …","Unsafely create an instance of this peripheral out of thin …","Unsafely create an instance of this peripheral out of thin …","Unsafely create an instance of this peripheral out of thin …","Unsafely create an instance of this peripheral out of thin …","Unsafely create an instance of this peripheral out of thin …","Unsafely create an instance of this peripheral out of thin …","Unsafely create an instance of this peripheral out of thin …","Unsafely create an instance of this peripheral out of thin …","Unsafely create an instance of this peripheral out of thin …","Unsafely create an instance of this peripheral out of thin …","Unsafely create an instance of this peripheral out of thin …","Unsafely create an instance of this peripheral out of thin …","Unsafely create an instance of this peripheral out of thin …","Unsafely create an instance of this peripheral out of thin …","Unsafely create an instance of this peripheral out of thin …","Unsafely create an instance of this peripheral out of thin …","Unsafely create an instance of this peripheral out of thin …","Unsafely create an instance of this peripheral out of thin …","Returns all the peripherals <em>once</em>","","","","","","","","","","","","","","","","","","","","","","","","","","","","","Attempt to convert a given value into an <code>Interrupt</code>","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","The type of the value returned by <code>capture</code>","Enumeration of channels that can be used with this <code>Capture</code> …","Enumeration of channels that can be used with this <code>Pwm</code> …","The type of the value returned by <code>count</code>","Type for the <code>duty</code> methods","Type for the <code>duty</code> methods","Error type returned by ADC methods","Error type","Error type","Error type","Error type","The type of error that can occur when writing","Error type","Error type","Error type","Error type","Error type","Read error","Write error","An enumeration of SPI errors","Enumeration of <code>Capture</code> errors","Shorthand for creating a rate which represents hertz.","Shorthand for creating a rate which represents hertz.","Shorthand for creating a rate which represents megahertz.","Shorthand for creating a rate which represents megahertz.","The unit of time used by this timer","Unit of time used by the watchdog","A time unit that can be converted into a human time unit …","A time unit that can be converted into a human time unit …","","","","","Trait for buffers that can be given to DMA for reading.","Trait for <code>Deref</code> targets used by the blanket <code>DmaReadBuffer</code> …","Trait for DMA word types used by the blanket DMA buffer …","Trait for buffers that can be given to DMA for writing.","Trait for <code>DerefMut</code> targets used by the blanket …","Input capture","Pulse Width Modulation","A single PWM channel / pin","Quadrature encoder interface","ADCs that sample on single channels per request, and do so …","Millisecond delay","Microsecond delay","Blocking read","Blocking write","Blocking write + read","Blocking read","Write half of a serial interface (blocking variant)","Blocking transfer","Blocking write","Single digital input pin","Single digital push-pull output pin","Output pin that can be toggled","Single digital input pin","Single digital push-pull output pin","Push-pull output pin that can read its output state","Output pin that can be toggled","Read half of a serial interface","Write half of a serial interface","Full duplex (master mode)","A count down timer","Feeds an existing watchdog to ensure the processor isn’t …","Disables a running watchdog timer so the processor won’t …","Enables A watchdog timer to reset the processor if …","","","","","","","","","","","","","","","","","Extension trait for simple short-hands for u32 Durations","Extension trait for simple short-hands for u64 Durations","Extension trait for simple short-hands for u32 Rate","Extension trait for simple short-hands for u64 Rate","","","Block until the serial interface has sent all buffered …","Writes a slice, blocking until everything has been written","“Waits” for a transition in the capture <code>channel</code> and …","Returns the current pulse count of the encoder","Pauses execution for <code>ms</code> milliseconds","Pauses execution for <code>us</code> microseconds","Returns the count direction","Disables the watchdog","Disables a capture <code>channel</code>","Disables a PWM <code>channel</code>","Disables a PWM <code>channel</code>","Enables a capture <code>channel</code>","Enables a PWM <code>channel</code>","Enables a PWM <code>channel</code>","Attribute to declare the entry point of the program","Triggers the watchdog. This must be done once the watchdog …","Ensures that none of the previously written words are …","Returns the current duty cycle","Returns the current duty cycle","Returns the maximum duty cycle value","Returns the maximum duty cycle value","Returns the current PWM period","Returns the current resolution","Shorthand for creating a duration which represents hours.","Shorthand for creating a duration which represents hours.","Marks a function as an interrupt handler","Is the input pin high?","Is the input pin high?","Is the input pin low?","Is the input pin low?","Is the pin in drive high mode?","Is the pin in drive low mode?","Shorthand for creating a rate which represents kilohertz.","Shorthand for creating a rate which represents kilohertz.","Create an enum for erased GPIO pins, using the …","Shorthand for creating a duration which represents …","Shorthand for creating a duration which represents …","Shorthand for creating a duration which represents …","Shorthand for creating a duration which represents …","Shorthand for creating a duration which represents minutes.","Shorthand for creating a duration which represents minutes.","Shorthand for creating a duration which represents …","Shorthand for creating a duration which represents …","","This attribute allows placing statics and functions into …","Request that the ADC begin a conversion on the specified …","Reads enough bytes from slave with <code>address</code> to fill <code>buffer</code>","Reads enough bytes from hardware random number generator …","Reads a single word from the serial interface","Reads the word stored in the shift register","Provide a buffer usable for DMA reads.","Shorthand for creating a duration which represents seconds.","Shorthand for creating a duration which represents seconds.","Sends a word to the slave","Sets a new duty cycle","Sets a new duty cycle","Drives the pin high","Drives the pin high","Drives the pin low","Drives the pin low","Sets a new PWM period","Sets the resolution of the capture timer","Drives the pin high or low depending on the provided value","Starts a new count down","Starts the watchdog with a given period, typically once …","Toggle pin output.","Toggle pin output.","Sends <code>words</code> to the slave. Returns the <code>words</code> received from …","Non-blockingly “waits” until the count down finishes","Writes bytes to slave with address <code>address</code>","Sends <code>words</code> to the slave, ignoring all the incoming words","Writes a single word to the serial interface","Provide a buffer usable for DMA writes.","Writes bytes to slave with address <code>address</code> and then reads …","","Not a wakeup cause, used to disable all wakeup sources with","Wakeup caused by BT (light sleep only)","Wakeup caused by COCPU int","Wakeup caused by COCPU crash","Wakeup caused by external signal using RTC_IO","Wakeup caused by external signal using RTC_CNTL","Wakeup caused by GPIO (light sleep only on ESP32, S2 and …","","Wakeup caused by timer","Wakeup caused by touchpad","Wakeup caused by UART (light sleep only)","Wakeup caused by ULP program","In case of deep sleep, reset was not caused by exit from …","Wakeup caused by WIFI (light sleep only)","","","","","Returns the argument unchanged.","Retrieves the reason for the last reset as a …","Retrieves the cause of the last wakeup event as a …","Calls <code>U::from(self)</code>.","Performs a software reset on the chip.","Performs a software reset on the CPU.","","","","Random number generator driver","","","","","","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","Create a new random number generator instance","","","Reads currently available <code>u32</code> integer from <code>RNG</code>","","","","","","Cyclic Redundancy Check","MD5 Message-Digest Algorithm","Left-shifting CRC-16 with polynomial 0x1021","Right-shifting CRC-16 with polynomial 0x1021","Left-shifting CRC-32 with polynomial 0x04c11db7","Right-shifting CRC-32 with polynomial 0x04c11db7","Left-shifting CRC-8 with polynomial 0x07","Right-shifting CRC-8 with polynomial 0x07","MD5 context for an ongoing computation","16-byte message digest","","","","","","","Compute a full digest from a single buffer","Finalize and return a digest","Feed data to the hasher","","","","","","","","","Returns the argument unchanged.","Returns the argument unchanged.","","","Calls <code>U::from(self)</code>.","Calls <code>U::from(self)</code>.","Create a new MD5 context","","","","","","","Power on reset","Deep sleep reset the digital core","eFuse CRC error resets the digital core","Main watch dog 0 resets digital core","RTC watch dog resets digital core","Software resets the digital core by RTC_CNTL_SW_SYS_RST","JTAG resets the CPU 0","Main watch dog 0 resets CPU 0","RTC watch dog resets CPU 0","Software resets CPU 0 by RTC_CNTL_SW_PROCPU_RST","Low-power Management","RTC Watchdog Timer","RTC SLOW_CLK frequency values","External 32 KHz XTAL","Internal fast RC oscillator, divided by 256","Internal slow RC oscillator","RTC Watchdog Timer","","Super Watchdog","VDD voltage is not stable and resets the digital core","Glitch on clock resets the digital core and rtc module","RTC watch dog resets digital core and rtc module","Super watch dog resets the digital core and rtc module","","","","","","","","","","","","","","","","","","Disable the watchdog timer instance","","","Disable the watchdog timer instance","Enable the watchdog timer instance","","","","","","","","Returns the argument unchanged.","Returns the argument unchanged.","Returns the argument unchanged.","Returns the argument unchanged.","Returns the argument unchanged.","Returns the argument unchanged.","Try to create Self from the raw representation","","Get the RTC_SLOW_CLK source","read the current value of the rtc time registers in …","read the current value of the rtc time registers.","read the current value of the rtc time registers in …","","Get main XTAL frequency This is the value stored in RTC …","Calls <code>U::from(self)</code>.","Calls <code>U::from(self)</code>.","Calls <code>U::from(self)</code>.","Calls <code>U::from(self)</code>.","Calls <code>U::from(self)</code>.","Calls <code>U::from(self)</code>.","","","","Create a new super watchdog timer instance","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","Returns the argument unchanged.","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","Calls <code>U::from(self)</code>.","","","","","","","","","","","","SPI errors","","Full-duplex operation","Half-duplex operation","","","","","","","","","","SPI data mode","SPI modes","","","","","","","","","","","","","","","","","","","","","","Returns the argument unchanged.","Returns the argument unchanged.","","Returns the argument unchanged.","Returns the argument unchanged.","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","Calls <code>U::from(self)</code>.","Calls <code>U::from(self)</code>.","Calls <code>U::from(self)</code>.","Calls <code>U::from(self)</code>.","Serial Peripheral Interface - Master Mode","Serial Peripheral Interface - Slave Mode","","","","","","","","","","","","","","","","SPI address, 1 to 32 bits.","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","SPI command, 1 to 16 bits.","","","","","","","","","","","","","","","","","","","Read and Write in half duplex mode.","","","","","SPI peripheral driver","","","","","","","","","","","","","","","","","","","Returns the argument unchanged.","Returns the argument unchanged.","Returns the argument unchanged.","Initialize for full-duplex 1 bit mode","","","Calls <code>U::from(self)</code>.","Calls <code>U::from(self)</code>.","Calls <code>U::from(self)</code>.","","","Constructs an SPI instance in 8bit dataframe mode.","Constructs an SPI instance in half-duplex mode.","Prelude for the SPI (Master) driver","Half-duplex read.","","","","Read bytes from SPI.","Read received bytes from SPI FIFO.","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","Setup pins for this SPI instance.","Setup pins for this SPI instance.","","","","","Half-duplex write.","","","","Write bytes to SPI.","","","A DMA capable SPI instance.","An in-progress DMA transfer.","An in-progress DMA transfer","","","","","","","","","Perform a DMA read.","Perform a DMA transfer.","Perform a DMA write.","","","","Returns the argument unchanged.","Returns the argument unchanged.","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","Calls <code>U::from(self)</code>.","Calls <code>U::from(self)</code>.","Check if the DMA transfer is complete","Check if the DMA transfer is complete","","","","","","","","","","","","Wait for the DMA transfer to complete and return the …","Wait for the DMA transfer to complete and return the …","","","","","","","","","SPI peripheral driver","","","","","","","","","","Returns the argument unchanged.","Initialize for full-duplex 1 bit mode","Calls <code>U::from(self)</code>.","","","","Constructs an SPI instance in 8bit dataframe mode.","Prelude for the SPI (Slave) driver","","","","","","","","","","","","","A DMA capable SPI instance.","","An in-progress DMA transfer","An in-progress DMA transfer.","","","","","","","","","","Register a buffer for a DMA read.","Register buffers for a DMA transfer.","Register a buffer for a DMA write.","","","","","Returns the argument unchanged.","Returns the argument unchanged.","Returns the argument unchanged.","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","Calls <code>U::from(self)</code>.","Calls <code>U::from(self)</code>.","Calls <code>U::from(self)</code>.","Check if the DMA transfer is complete","Check if the DMA transfer is complete","Check if the DMA transfer is complete","","","","","","","","","","","","","Wait for the DMA transfer to complete and return the …","Wait for the DMA transfer to complete and return the …","Wait for the DMA transfer to complete and return the …","","","","","","","Controls the configuration of the chip’s clocks.","","","","","","Peripherals which can be enabled via <code>PeripheralClockControl</code>","","","Control the radio peripheral clocks","","","","","","","","","","Controls the configuration of the chip’s clocks.","Extension trait to split a SYSTEM/DPORT peripheral in …","The SYSTEM/DPORT splitted into it’s different logical …","","","","","Initialize BLE RTC clocks","","","","","","","","","","","","","","","","","","","","","Disable the peripheral","","Enable the peripheral","","Returns the argument unchanged.","Returns the argument unchanged.","Returns the argument unchanged.","Returns the argument unchanged.","Returns the argument unchanged.","Returns the argument unchanged.","Returns the argument unchanged.","Returns the argument unchanged.","Do any common initial initialization needed","","Calls <code>U::from(self)</code>.","Calls <code>U::from(self)</code>.","Calls <code>U::from(self)</code>.","Calls <code>U::from(self)</code>.","Calls <code>U::from(self)</code>.","Calls <code>U::from(self)</code>.","Calls <code>U::from(self)</code>.","Calls <code>U::from(self)</code>.","","","","Reset the MAC","","","","","Splits the SYSTEM/DPORT peripheral into it’s parts.","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","Conjure an alarm out of thin air.","Conjure an alarm out of thin air.","Conjure an alarm out of thin air.","","","","","Returns the argument unchanged.","Returns the argument unchanged.","Returns the argument unchanged.","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","Calls <code>U::from(self)</code>.","Calls <code>U::from(self)</code>.","Calls <code>U::from(self)</code>.","","","","","","","","","","","","","","","","","","","","Custom timer error type","Timer peripheral instance","General-purpose Timer driver","","","","","","Watchdog timer","","","","","","","","","","","","","","","","","","","","Disable the watchdog timer instance","","","","Enable the watchdog timer instance","","","","","","Return the raw interface to the underlying timer instance","Returns the argument unchanged.","Returns the argument unchanged.","Returns the argument unchanged.","Returns the argument unchanged.","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","Calls <code>U::from(self)</code>.","Calls <code>U::from(self)</code>.","Calls <code>U::from(self)</code>.","Calls <code>U::from(self)</code>.","","","","","","","","","","","","Create a new timer instance","Create a new watchdog timer instance","","","","","","","","","","","","","","","","Forcibly enable or disable the watchdog timer","","","","","","","","","","","","","","","","","","","","","","","Registers saved in trap handler","","","","","","","","","","","","","","Returns the argument unchanged.","","Calls <code>U::from(self)</code>.","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","All pins offered by UART","Custom serial error type","UART peripheral instance","","","UART driver","Pins used by the UART interface","UART RX","UART TX","Checks if AT-CMD interrupt is set","","","","","","","","","","","","","Change the number of stop bits","","UART configuration","","","","","","","Read all available bytes from the RX FIFO into the …","","","","","","Returns the argument unchanged.","Returns the argument unchanged.","Returns the argument unchanged.","Returns the argument unchanged.","Returns the argument unchanged.","Returns the argument unchanged.","","","Calls <code>U::from(self)</code>.","Calls <code>U::from(self)</code>.","Calls <code>U::from(self)</code>.","Calls <code>U::from(self)</code>.","Calls <code>U::from(self)</code>.","Calls <code>U::from(self)</code>.","","","Listen for AT-CMD interrupts","Listen for RX-FIFO-FULL interrupts","Listen for TX-DONE interrupts","","Create a new UART instance with defaults","","Create a new UART instance with defaults","","","","Reset AT-CMD interrupt","","Reset RX-FIFO-FULL interrupt","Reset TX-DONE interrupt","","","Checks if RX-FIFO-FULL interrupt is set","","Configures the AT-CMD detection settings.","Configures the RX-FIFO threshold","Configures the Receive Timeout detection setting","Split the Uart into a transmitter and receiver, which is …","","","","","","","","","","","","","","Checks if TX-DONE interrupt is set","","","","","","","","","Stop listening for AT-CMD interrupts","Stop listening for RX-FIFO-FULL interrupts","Stop listening for TX-DONE interrupts","","","Writes bytes","Writes bytes","","","Configuration for the AT-CMD detection functionality","UART configuration","Number of data bits","","","","","Parity check","","","","1 stop bit","1.5 stop bits","2 stop bits","Number of stop bits","","","","","","","","","","","","","","","","","","","","","","","","","","","","","Returns the argument unchanged.","Returns the argument unchanged.","Returns the argument unchanged.","Returns the argument unchanged.","Returns the argument unchanged.","","Calls <code>U::from(self)</code>.","Calls <code>U::from(self)</code>.","Calls <code>U::from(self)</code>.","Calls <code>U::from(self)</code>.","Calls <code>U::from(self)</code>.","","","","","","","","","","","","","","","","","","","","","","","","",""],"i":[0,0,0,0,1,0,0,0,0,0,0,0,0,0,0,5,1,5,1,0,1,0,0,0,0,0,0,0,0,0,1,0,1,5,5,1,1,0,0,0,5,5,0,5,1,0,0,5,0,0,0,5,0,0,0,0,0,5,0,0,0,0,0,5,0,5,1,5,1,5,1,0,5,0,0,0,0,0,0,0,0,0,0,0,22,22,28,23,23,0,25,17,19,20,26,17,20,26,27,26,29,19,20,25,22,23,27,26,29,19,20,25,22,23,27,27,19,20,25,22,23,26,26,26,25,22,23,22,23,27,26,29,19,20,25,22,23,27,26,29,19,20,25,22,23,26,29,17,19,20,27,29,26,27,26,29,19,20,25,22,23,27,26,29,19,20,25,22,23,27,26,29,19,20,25,22,23,0,34,34,34,34,34,34,34,34,34,34,34,34,34,0,39,39,0,0,0,40,40,40,0,41,37,41,37,39,40,41,37,39,40,39,40,37,41,39,40,37,42,39,40,41,37,39,40,42,41,37,39,40,37,42,41,37,39,40,41,37,39,40,41,37,39,40,41,0,44,44,44,44,44,44,44,44,44,44,44,44,44,0,55,0,0,0,0,0,0,0,0,55,0,0,0,0,0,0,0,0,54,55,0,0,0,55,55,0,55,55,266,0,0,56,56,56,56,56,56,56,56,56,56,0,0,266,0,0,57,57,0,0,0,0,266,0,0,48,51,46,47,48,51,48,51,53,53,63,48,51,60,53,54,59,311,312,58,313,55,56,57,63,48,51,60,53,54,59,311,312,58,313,55,56,57,51,51,48,51,63,46,49,48,59,47,49,52,51,59,49,59,49,59,53,54,55,56,57,58,48,51,52,46,48,55,56,57,55,56,57,63,48,51,60,53,54,59,311,312,58,313,55,56,57,46,48,46,48,46,47,48,51,49,59,49,59,49,59,49,59,46,47,50,48,52,51,46,47,49,48,51,59,63,48,51,60,53,54,59,311,312,58,313,55,56,57,46,49,48,59,47,49,52,51,59,46,47,61,62,50,48,52,51,49,59,46,49,48,59,47,49,52,51,59,46,47,48,51,49,59,49,59,49,59,49,59,49,50,59,49,52,59,48,51,46,49,48,59,47,49,52,51,59,46,47,48,51,49,59,49,59,63,46,48,46,47,50,48,52,51,47,51,47,51,48,48,52,49,59,49,59,49,59,48,53,53,49,59,49,59,49,59,49,59,49,59,49,59,49,59,49,59,49,59,49,59,46,47,50,48,52,51,63,48,51,60,53,54,59,311,312,58,313,55,56,57,63,48,51,60,53,54,59,311,312,58,313,55,56,57,60,51,63,48,51,60,53,54,59,311,312,58,313,55,56,57,46,49,48,59,47,49,52,51,59,46,47,48,51,49,59,49,59,61,62,51,51,71,0,0,0,71,71,69,69,71,70,71,71,71,70,0,68,68,68,68,68,69,70,71,68,69,70,71,71,68,70,68,68,69,70,71,68,69,70,71,68,68,68,68,68,69,70,71,68,69,70,71,68,69,70,71,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,314,74,314,74,74,314,74,314,314,314,314,314,314,314,314,314,74,314,314,314,314,314,74,314,74,314,74,82,82,82,82,82,82,82,82,0,0,0,0,80,0,315,82,82,82,81,82,81,82,81,82,81,82,81,82,81,82,81,82,81,82,100,0,81,0,81,82,81,82,82,82,82,82,82,81,82,81,82,81,82,81,82,80,0,99,99,99,99,99,99,82,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,80,118,118,81,82,81,82,118,118,0,0,0,0,0,315,0,0,82,82,82,82,82,82,80,0,0,0,0,0,0,0,0,0,0,0,315,0,0,0,0,81,82,81,82,0,0,0,0,0,0,80,100,0,81,82,81,82,81,82,81,82,82,82,82,81,82,82,81,82,82,81,82,82,81,82,82,315,81,81,82,82,81,82,81,81,82,82,81,82,0,0,101,107,109,316,110,108,106,104,103,317,105,102,111,112,118,78,115,80,99,100,81,82,318,319,320,321,322,323,324,325,326,327,328,329,330,331,332,79,101,107,109,316,110,108,106,104,103,317,105,102,111,112,118,78,115,80,99,100,81,82,318,319,320,321,322,323,324,325,326,327,328,329,330,331,332,79,85,86,87,88,89,77,78,79,80,81,82,78,79,0,83,78,79,83,78,79,0,84,78,79,84,78,79,78,78,78,78,78,78,78,78,78,78,78,78,78,78,85,86,87,88,89,90,91,92,93,94,95,96,97,98,79,83,78,79,84,78,79,83,78,79,83,78,79,84,78,79,84,78,79,84,78,79,99,100,81,82,101,107,109,316,110,108,106,104,103,317,105,102,111,112,118,78,78,78,78,78,78,78,78,78,78,78,78,115,80,99,100,81,82,318,319,320,321,322,323,324,325,326,327,328,329,330,331,332,79,79,79,79,79,79,79,79,79,79,79,79,79,79,79,79,332,332,332,332,332,332,332,332,332,332,332,332,332,332,84,78,79,84,78,79,84,78,79,84,78,79,101,107,109,316,110,108,106,104,103,317,105,102,111,112,118,78,115,80,99,100,81,82,318,319,320,321,322,323,324,325,326,327,328,329,330,331,332,79,78,78,78,78,79,79,79,79,79,78,78,78,78,78,78,78,78,78,78,78,79,83,78,79,77,78,79,77,78,79,78,78,79,78,79,78,79,77,79,77,78,79,115,77,78,79,115,116,117,117,77,78,79,84,78,79,78,79,78,79,84,78,79,83,78,79,84,78,79,84,78,79,77,78,79,78,79,101,107,109,316,110,108,106,104,103,317,105,102,111,112,118,78,115,80,99,100,81,82,318,319,320,321,322,323,324,325,326,327,328,329,330,331,332,79,101,107,109,316,110,108,106,104,103,317,105,102,111,112,118,78,115,80,99,100,81,82,318,319,320,321,322,323,324,325,326,327,328,329,330,331,332,79,79,79,79,79,79,79,79,79,79,79,79,79,79,79,101,107,109,316,110,108,106,104,103,317,105,102,111,112,118,78,115,80,99,100,81,82,318,319,320,321,322,323,324,325,326,327,328,329,330,331,332,79,77,78,79,120,120,120,0,120,120,0,0,120,121,120,121,120,119,119,120,119,120,119,120,121,120,119,121,120,119,119,119,121,121,119,119,121,119,119,119,119,119,119,119,119,119,119,119,119,119,119,119,121,120,121,120,121,120,119,119,121,121,119,0,132,0,126,126,126,126,126,126,126,126,126,126,126,126,126,126,126,126,126,126,126,126,126,126,126,126,126,126,126,126,126,126,126,0,127,132,129,0,129,129,129,129,129,129,129,129,129,129,129,129,129,129,129,0,131,131,131,131,131,131,131,131,132,129,126,127,132,129,126,127,0,126,127,0,0,0,127,126,127,132,129,126,127,0,131,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,132,129,126,127,0,129,131,129,131,131,131,131,131,131,131,131,131,131,131,131,131,131,131,131,0,0,131,131,131,131,131,131,131,131,131,132,129,126,127,132,129,126,127,132,129,126,127,133,0,0,0,0,134,146,133,134,146,133,0,133,133,133,134,146,133,134,134,134,146,133,134,134,0,134,146,133,134,146,133,134,146,133,0,142,135,135,135,135,135,135,0,0,141,142,141,141,0,142,0,0,141,142,136,141,142,135,136,141,142,135,141,142,135,0,143,136,145,136,145,136,141,142,135,141,142,135,136,141,142,135,136,141,142,135,143,136,145,136,136,143,136,145,136,143,136,145,136,136,141,142,135,136,141,142,135,136,141,142,135,0,147,0,147,147,144,147,144,147,144,144,147,147,147,144,147,144,144,144,147,144,147,144,147,144,149,137,148,0,0,0,0,138,138,138,138,0,0,0,139,148,149,138,139,148,149,138,148,149,138,0,150,139,152,139,148,149,138,148,149,138,139,148,149,138,150,139,150,139,152,139,150,139,150,139,139,148,149,138,150,139,139,139,148,149,138,139,148,149,138,139,148,149,138,152,139,0,0,153,153,153,153,153,153,153,153,153,153,153,153,153,153,153,151,153,151,151,153,151,151,153,153,151,153,151,153,151,153,151,153,151,153,151,31,0,0,73,73,31,73,73,73,73,73,31,73,73,73,73,73,73,0,180,128,0,180,128,0,180,128,128,128,0,180,128,128,128,128,128,0,180,128,0,180,128,0,180,128,128,0,180,128,128,128,128,0,180,128,128,0,180,128,128,128,128,0,180,0,180,0,0,180,128,0,180,128,156,36,64,72,158,159,113,160,161,114,140,162,163,164,165,166,167,168,169,170,171,172,173,175,0,0,180,128,0,180,0,180,128,0,180,0,180,0,180,128,128,128,0,180,0,180,128,128,128,128,128,0,180,0,180,128,0,180,128,0,180,128,128,128,128,0,180,180,155,156,36,157,64,72,158,159,113,160,161,114,140,162,163,164,165,166,167,168,169,170,171,172,173,174,175,128,180,155,156,36,157,64,72,158,159,113,160,161,114,140,162,163,164,165,166,167,168,169,170,171,172,173,174,175,128,128,155,156,36,157,64,72,158,159,113,160,161,114,140,162,163,164,165,166,167,168,169,170,171,172,173,174,175,171,171,168,168,172,173,156,36,64,72,158,159,113,160,161,114,140,162,163,164,165,166,167,168,169,170,171,172,173,175,156,36,64,72,158,159,113,160,161,114,140,162,163,164,165,166,167,168,169,170,171,172,173,175,168,168,172,173,128,155,156,36,157,64,72,158,159,113,160,161,114,140,162,163,164,165,166,167,168,169,170,171,172,173,174,175,128,180,155,156,36,157,64,72,158,159,113,160,161,114,140,162,163,164,165,166,167,168,169,170,171,172,173,174,175,128,160,180,155,156,36,157,64,72,158,159,113,160,161,114,140,162,163,164,165,166,167,168,169,170,171,172,173,174,175,128,168,168,168,168,156,36,64,72,158,159,113,160,161,114,140,162,163,164,165,166,167,168,169,170,171,172,173,175,160,168,168,171,172,173,172,173,172,173,172,173,160,160,168,168,160,160,168,168,168,168,168,168,168,168,169,180,155,156,36,157,64,72,158,159,113,160,161,114,140,162,163,164,165,166,167,168,169,170,171,172,173,174,175,180,180,155,156,36,157,64,72,158,159,113,160,161,114,140,162,163,164,165,166,167,168,169,170,171,172,173,174,175,128,128,180,155,156,36,157,64,72,158,159,113,160,161,114,140,162,163,164,165,166,167,168,169,170,171,172,173,174,175,128,172,173,180,155,156,36,157,64,72,158,159,113,160,161,114,140,162,163,164,165,166,167,168,169,170,171,172,173,174,175,128,172,173,195,195,204,198,204,205,214,215,228,230,217,191,14,16,221,226,212,218,207,10,195,182,184,182,184,223,224,195,204,219,229,187,189,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,187,189,191,191,195,198,199,200,198,202,195,204,205,195,204,205,0,206,207,204,205,204,205,204,195,208,210,0,211,212,211,212,213,213,182,184,0,208,210,208,210,208,210,208,210,0,0,214,215,217,218,10,219,208,210,10,204,205,220,221,220,221,204,195,221,223,224,225,226,14,223,228,16,207,229,230,207,232,232,232,232,232,232,232,0,232,232,232,232,232,232,232,232,232,232,232,0,0,232,0,0,232,232,232,0,235,235,235,235,235,235,235,235,235,235,235,235,235,235,235,235,0,0,0,0,0,0,0,0,0,0,237,238,237,238,237,238,0,237,237,237,238,238,238,238,238,238,238,237,238,238,238,237,238,237,237,238,237,238,237,238,233,233,233,233,233,233,233,233,233,233,0,0,0,242,242,242,0,0,0,233,233,233,233,244,333,241,243,233,242,244,333,241,243,233,242,241,233,242,241,243,241,241,243,243,241,233,244,241,241,233,242,242,244,333,241,243,233,242,233,0,333,244,244,244,0,333,244,333,241,243,233,242,241,241,244,243,244,0,0,241,244,244,333,241,243,233,242,244,333,241,243,233,242,244,333,241,243,233,242,241,245,245,245,0,0,246,245,246,245,245,246,246,246,246,245,246,245,246,245,246,246,245,246,245,246,245,246,248,250,0,0,248,0,0,0,0,248,249,249,249,249,250,250,0,0,248,248,252,254,248,249,250,252,254,248,249,250,248,249,250,248,249,250,248,249,250,252,254,248,248,249,250,252,254,248,249,250,0,0,252,254,248,249,250,252,254,248,249,250,252,254,248,249,250,0,259,259,259,259,259,259,259,259,259,259,259,259,259,259,259,259,259,259,259,259,259,259,259,259,259,259,259,259,259,259,259,259,0,258,258,258,258,258,258,258,258,258,258,258,258,258,258,258,258,257,0,0,0,0,258,259,0,258,259,253,258,259,253,251,251,253,253,256,251,251,0,256,256,251,251,258,259,253,251,251,251,258,259,253,251,251,253,253,0,257,253,253,251,251,251,251,251,251,253,251,251,255,255,255,255,255,255,251,251,256,256,256,253,251,256,256,258,259,253,258,259,253,258,259,253,251,253,253,253,253,253,253,253,253,253,253,253,253,253,257,253,253,251,251,256,251,0,0,0,0,268,267,264,268,267,264,264,264,264,264,268,267,264,268,267,264,268,267,264,268,267,264,264,268,267,264,268,267,264,268,267,264,268,267,269,264,264,0,0,0,0,0,0,272,272,270,271,0,270,270,271,271,272,271,272,271,271,271,272,0,271,271,271,271,271,270,270,270,272,272,272,272,0,0,0,0,0,275,274,276,273,275,274,276,273,273,273,273,275,274,276,273,275,274,276,273,275,274,276,273,275,274,276,275,274,276,273,275,274,276,273,275,274,276,273,275,274,276,277,0,0,0,334,280,0,334,334,334,334,284,0,280,0,0,0,334,0,282,282,282,282,0,334,0,0,0,334,334,334,280,278,279,282,334,281,38,335,280,279,336,282,334,281,38,335,280,279,336,336,38,336,278,279,278,279,282,334,281,38,335,280,279,336,278,279,282,334,281,38,335,280,279,336,336,281,281,278,279,278,279,336,284,282,334,281,38,335,280,279,336,282,334,281,38,335,280,279,336,282,334,281,38,335,280,279,336,0,289,0,0,289,0,289,289,289,289,286,287,285,289,286,287,285,285,285,285,285,285,286,287,285,289,286,287,285,289,286,287,285,285,285,289,289,285,285,289,286,287,285,289,286,287,285,289,286,287,285,292,0,0,0,0,292,0,0,292,0,297,291,294,296,292,297,291,294,296,292,291,293,294,292,295,295,296,291,291,296,296,293,294,296,293,294,292,296,292,291,297,291,294,296,292,297,291,294,296,292,293,294,293,294,293,294,293,294,293,294,297,291,296,293,294,295,293,294,293,294,293,294,293,294,293,294,293,294,296,291,296,297,297,291,294,296,292,297,291,294,296,292,297,291,294,296,292,293,294,291,297,0,131,131,131,131,131,131,131,131,131,131,131,131,131,131,131,131,131,131,131,131,131,131,131,131,131,131,131,131,131,131,131,131,131,131,131,131,131,131,131,131,131,131,131,131,131,0,0,0,301,0,0,0,0,0,298,303,304,298,306,305,301,303,304,298,306,305,301,298,301,0,302,303,304,299,299,299,305,299,301,298,306,301,303,304,298,306,305,301,299,299,303,304,298,306,305,301,299,299,298,298,298,303,298,304,298,298,305,299,298,299,298,298,299,304,298,299,298,298,298,298,303,304,298,306,305,301,303,304,298,306,305,301,304,298,299,303,304,298,306,305,301,299,298,298,298,298,306,298,306,298,306,0,0,0,309,309,309,309,0,310,310,310,300,300,300,0,307,307,308,309,310,300,307,308,309,310,300,307,308,309,310,300,307,308,307,307,307,309,310,300,309,310,300,307,308,309,310,300,307,308,308,309,310,300,307,308,307,307,307,307,308,308,307,307,307,308,309,310,300,307,308,309,310,300,307,308,309,310,300,307],"f":"```````````````{ce{}{}}000`{bb}`````````{{bb}d}`{{bf}h}{{{j{c}}}c{}}{cc{}}0{l{{n{b}}}}{{}b}``33`77``{c{{j{c}}}{}}```{{{j{c}}}{{Ab{A`e}}}{{Ad{A`}}}{}}`````{{{j{c}}A`}{{Ab{Afe}}}{{Ad{A`}}}{}}`````{{{j{c}}{Ah{A`}}}{{Aj{{Ah{A`}}e}}}{{Al{A`}}}{}}`{c{{Aj{e}}}{}{}}000{cAn{}}0`{{{j{c}}{Ah{A`}}}{{Aj{Afe}}}{{B`{A`}}}{}}``````````````````{BbBd}{{{Bf{c}}}Bd{``}}{{{Bh{c}}}Bd{`Bj`}}{{BlBn}Bd}{{BbBd}Bd}{{{Bh{c}}Bd}Bd{`Bj`}}`{ce{}{}}000000000000000`{{}c{}}{{{Bf{c}}}{{Bf{c}}}C`}{{{Bh{c}}}{{Bh{c}}}C`}{CbCb}{BlBl}{BnBn}{{}{{Cd{c}}}{}}{{{Cd{c}}eBl}{{Cf{ec}}}`Ch}{{{Cd{c}}eBl}{{Cf{ecg}}}{``}Ch{{Bb{c}}}}{{CbCb}d}{{BlBl}d}{{BnBn}d}{{Blf}h}{{Bnf}h}{cc{}}0000000????????{{}{{Cd{c}}}`}{{e{Cd{c}}}{{Cj{c}}}`{{Cn{}{{Cl{c}}}}}}{BlBb}{Bl{{Bf{c}}}{``}}{Bl{{Bh{c}}}{`Bj`}}`{{{Cj{c}}{Cf{ecg}}}{{Ab{Bdi}}}`{{Db{c}{{D`{A`}}}}}{{Bb{c}}}{}}`{c{{Aj{e}}}{}{}}000000000000000{cAn{}}0000000`{ce{}{}}0{DdAf}0{{DdDfDf}Af};{DdDf}3{Ddd}{cDd{{Cn{}{{Cl{Dh}}}}}}776```````````{cDj{{Cn{}{{Cl{Dl}}}}}}66666666{DnDn}{E`E`}{{cDn}Dj{{Cn{}{{Cl{Dl}}}}}}`{{Dnf}h}{{E`f}h}{DjEb}{EdEf}{DnEf}{E`Ef}{cc{}}000{EdDf}{ce{}{}}000<1{c{{Aj{e}}}{}{}}0000000{cAn{}}000``22{EhEh}{{EhDf}Af}{{Ehc}Af{{Ej{Df}}}}1075{EbEh}554``````````````````````````````````````````````````````````{Ell}{Enl}{{{F`{ec}}}lFb{{Fd{c}}}}{{{Ff{ec}}}lFb{{Fh{c}}}}``{{cl}d{}}{{Fjll}c{}}<<<<<<<<<<<<<<<<<<<<<<<<<<<<`````{ElAf}{{}Af}{{{F`{ec}}}AfFb{{Fd{c}}}}1{EnAf}2{FhAf}{{{Ff{ec}}}AfFb{{Fh{c}}}}44444{FjFj}{FlFl}{FnFn}{G`G`}{GbGb}{{Gdd{Ah{Fl}}{Ah{Fl}}G`}{{Gh{Gf}}}}``{Fhd}{{El{Ah{A`}}}{{Aj{lFn}}}}{{{F`{ec}}{Ah{A`}}}{{Aj{lFn}}}Fb{{Fd{c}}}}{{FnFn}d}{{G`G`}d}{{GbGb}d}{{Fnf}h}{{G`f}h}{{Gbf}h}{cc{}}0000000000000{Eld}{{{F`{ec}}}dFb{{Fd{c}}}}101{End}1{{{Ff{ec}}}dFb{{Fh{c}}}}{{}d}0000000{{EldG`}Af}{{EndG`}Af}{{FddG`}Af}{{{F`{ec}}dG`}AfFb{{Fd{c}}}}{{FhdG`}Af}{{{Ff{ec}}dG`}AfFb{{Fh{c}}}}{ElAf}{EnAf}{{}Af}{{{F`{ec}}}AfFb{{Fd{c}}}}{{{Ff{ec}}}AfFb{{Fh{c}}}}2{ce{}{}}0000000000000{Eld}={{{F`{ec}}}dFb{{Fd{c}}}}>{End}?{Fhd}{{{Ff{ec}}}dFb{{Fh{c}}}}{{}d}53{Gjd}{Gld}{Fdd}75433837363543867433333333{{}l}{Fdl}11{Fhl}2``{ElAf}{{}Af}{{{F`{ec}}}AfFb{{Fd{c}}}}1{EnAf}2{FhAf}{{{Ff{ec}}}AfFb{{Fh{c}}}}452304444{cGn{{Cn{}{{Cl{H`}}}}}}{{El{Ah{A`}}}{{Aj{lFn}}}}{{{F`{ec}}{Ah{A`}}}{{Aj{lFn}}}Fb{{Fd{c}}}}{{EldGbA`l}{{Aj{AfFn}}}}{{EnGbdA`l}{{Aj{AfFn}}}}{{Fd{Ah{Fl}}dGbA`l}{{Aj{AfFn}}}}{{{F`{ec}}dGbA`l}{{Aj{AfFn}}}Fb{{Fd{c}}}}{{Fh{Ah{Fl}}dGbA`l}{{Aj{AfFn}}}}{{{Ff{ec}}GbdA`l}{{Aj{AfFn}}}Fb{{Fh{c}}}}{{En{Ah{A`}}}{{Aj{lFn}}}}{{{Ff{ec}}{Ah{A`}}}{{Aj{lFn}}}Fb{{Fh{c}}}}{{Enc}{{Aj{lFn}}}{{Hd{{Ah{A`}}}{{Hb{l}}}}}}{{{Ff{ec}}g}{{Aj{lFn}}}Fb{{Fh{c}}}{{Hd{{Ah{A`}}}{{Hb{l}}}}}}``>{{}Af}00000`{{cld}Af{}}{{Fjllc}Af{}}{dAf}0{DfAf}0{A`Af}0{G`Af}0332211006666{El{{Aj{AfFn}}}}{En{{Aj{AfFn}}}}{Fd{{Aj{AfFn}}}}{{{F`{ec}}}{{Aj{AfFn}}}Fb{{Fd{c}}}}{Fh{{Aj{AfFn}}}}{{{Ff{ec}}}{{Aj{AfFn}}}Fb{{Fh{c}}}}{c{{Aj{e}}}{}{}}000000000000000000000000000``{cAn{}}0000000000000{ElAf}?{{{F`{ec}}}AfFb{{Fd{c}}}}{{}Af}{EnAf}1{FhAf}{{{Ff{ec}}}AfFb{{Fh{c}}}}352403333{Gj{{Aj{{Hf{ce}}{Hf{Fnce}}}}}{}{}}{Gl{{Aj{{Hf{ceg}}{Hf{Fnceg}}}}}{}{}{}}`````````````````{{HhHj{Ah{A`}}{Ah{A`}}{Ah{A`}}}{{Aj{AfHl}}}}{{HhHj{Ah{A`}}{Ah{A`}}}{{Aj{AfHl}}}}11{ce{}{}}0000000{HnHn}2{{Hlf}h}{Hh{{Ib{I`}}}}{cc{}}000444466{cHh{{Cn{}{{Cl{I`}}}}}}{HhAf}{c{{Aj{e}}}{}{}}0000000{cAn{}}000````````````````````````````````````````````````````````````````````````````````````````````````8888{IdId}55{{}{{Hf{A`A`}}}}{{}d}{{}{{If{A`}}}}{{A`Bl}{{n{Bd}}}}{{A`Bl}Bd}1{{}A`}0??3{IdcIh}0{{{If{A`}}}{{Aj{Af`}}}}::::99`````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````{ce{}{}}00000000000000000000000000000000000000000000000000000000000000000000000000033333{IjAf}{{{Il{c}}}Af{}}{{{In{ce}}}Af{}`}{J`J`}{JbJb}{JdJd}{{{Il{c}}}e{}{}}{{{In{ce}}}g{}`{}}{JbAf}{{JfJb}Jf}{{{Il{c}}Jb}{{Il{c}}}`}{{{In{ce}}Jb}{{In{ce}}}``}{{JfJbdd}Jf}{{{Il{c}}Jbdd}{{Il{c}}}`}{{{In{ce}}Jbdd}{{In{ce}}}``}6{{JhJd}Jh}{{{Il{c}}Jd}{{Il{c}}}`}{{{In{ce}}Jd}{{In{ce}}}``}{{JhJddddd}Jh}{{{Il{c}}Jddddd}{{Il{c}}}`}{{{In{ce}}Jddddd}{{In{ce}}}``}{{{Il{c}}}{{In{c`}}}{}}0000000000000{{{Jj{c}}}{{In{c`}}}{}}{{{Jl{c}}}{{In{c`}}}{}}{{{Jn{c}}}{{In{c`}}}{}}{{{K`{c}}}{{In{c`}}}{}}{{{Kb{c}}}{{In{c`}}}{}}{{{Kd{c}}}{{In{c`}}}{}}{{{Kf{c}}}{{In{c`}}}{}}{{{Kh{c}}}{{In{c`}}}{}}{{{Kj{c}}}{{In{c`}}}{}}{{{Kl{c}}}{{In{c`}}}{}}{{{Kn{c}}}{{In{c`}}}{}}{{{L`{c}}}{{In{c`}}}{}}{{{Lb{c}}}{{In{c`}}}{}}{{{Ld{c}}}{{In{c`}}}{}}{{{In{ce}}}{{In{c}}}{}`}{{JfJb}Jf}{{{Il{c}}Jb}{{Il{c}}}`}{{{In{ce}}Jb}{{In{ce}}}``}{JhJh}{{{Il{c}}}{{Il{c}}}`}{{{In{ce}}}{{In{ce}}}``}{{Jfd}Jf}{{{Il{c}}d}{{Il{c}}}`}{{{In{ce}}d}{{In{ce}}}``}210{{Jhd}Jh}21021021{{LfLf}d}{{LhLh}d}{{JbJb}d}{{JdJd}d}{cc{}}00000000000000{{{Il{Lj}}}{{Il{{Ln{Ll}}}}}}{{{Il{Lj}}}{{Il{{M`{Ll}}}}}}{{{Il{Lj}}}{{Il{{Ln{Mb}}}}}}{{{Il{Lj}}}{{Il{{Mf{Md}}}}}}4{{{Il{Lj}}}{{Il{{M`{Mb}}}}}}{{{Il{Lj}}}{{Il{{Mf{Mh}}}}}}{{{Il{Lj}}}{{Il{{Mj{Mh}}}}}}{{{Il{Lj}}}{{Il{{Mj{Ml}}}}}}{{{Il{Lj}}}{{Il{{Mj{Md}}}}}}{{{Il{Lj}}}{{Il{Mn}}}}{{{Il{Lj}}}{{Il{{Mf{Ml}}}}}};;;;;;;;;;;;;;;;;;;;;{{{Kj{c}}}{{In{c}}}{}}{{{K`{c}}}{{In{c}}}{}}{{{Jn{c}}}{{In{c}}}{}}{{{Lb{c}}}{{In{c}}}{}}?{{{Kl{c}}}{{In{c}}}{}}{{{Jl{c}}}{{In{c}}}{}}{{{Kd{c}}}{{In{c}}}{}}{{{Kb{c}}}{{In{c}}}{}}{{{L`{c}}}{{In{c}}}{}}{{{Kf{c}}}{{In{c}}}{}}{{{In{ce}}}{{In{c}}}{}`}{{{Ld{c}}}{{In{c}}}{}}{{{Kn{c}}}{{In{c}}}{}}{{{Kh{c}}}{{In{c}}}{}}{{{Jj{c}}}{{In{c}}}{}}``````````````{{Jhd}Jh}{{{Il{c}}d}{{Il{c}}}`}{{{In{ce}}d}{{In{ce}}}``}210210210{ce{}{}}0000000000000000000000000000000000000{{{Il{c}}}{{Il{{N`{`}}}}}{}}0{{{Il{c}}}{{Il{Mn}}}{}}{{{Il{c}}}{{Il{{Mf{Ml}}}}}{}}{{{In{c`}}}{{In{c`}}}{}}0000{{{Il{c}}}{{Il{{Mj{Ml}}}}}{}}{{{Il{c}}}{{Il{{Ln{Mb}}}}}{}}{{{Il{c}}}{{Il{{Mj{Mh}}}}}{}}{{{Il{c}}}{{Il{{Mj{Md}}}}}{}}{{{Il{c}}}{{Il{{Ln{Ll}}}}}{}}{{{Il{c}}}{{Il{{M`{Mb}}}}}{}}{{{Il{c}}}{{Il{{Mf{Mh}}}}}{}}{{{Il{c}}}{{Il{{Mf{Md}}}}}{}}{{{Il{c}}}{{Il{{M`{Ll}}}}}{}}{{{Il{{M`{Mb}}}}}{{Aj{dc}}}{}}{{{Il{{Mf{c}}}}}{{Aj{de}}}{}{}}{{{In{{Mf{c}}e}}}{{Aj{dg}}}{}{}{}}{Jfd}{{{Il{c}}}d`}{{{In{ce}}}d``}{Ijd}{{{Il{c}}}d{}}{{{In{ce}}}d{}`}210786{{{Il{{M`{c}}}}}{{Aj{de}}}{}{}}{{{In{{M`{c}}e}}}{{Aj{dg}}}{}{}{}}10{{IjJ`}Af}{{{In{ce}}J`}Af{}`}{{IjJ`ddd}Af}{{{Il{c}}J`ddd}Af{}}{{{In{ce}}J`ddd}Af{}`}{{NbNd}Nf}{IjA`}{{{Il{c}}}A`{}}{{{In{ce}}}A`{}`}`{{Nhd}Af}{{Njd}Af}0{{IjLf}Af}{{{Il{c}}Lf}Af{}}{{{In{ce}}Lf}Af{}`}{{JhNl}Jh}{{{Il{c}}Nl}{{Il{c}}}`}{{{In{ce}}Nl}{{In{ce}}}``}{{{Il{{M`{c}}}}}{{Aj{Afe}}}{}{}}{{{In{{M`{c}}e}}}{{Aj{Afg}}}{}{}{}}10{{Jhd}Jh}{{{Il{c}}d}{{Il{c}}}`}{{{In{ce}}d}{{In{ce}}}``}{JfJf}{{{Il{c}}}{{Il{c}}}`}{{{In{ce}}}{{In{ce}}}``}{JhJh}21021{{Ijd}Af}{{{Il{c}}d}Af{}}{{{In{ce}}d}Af{}`};:{c{{Aj{e}}}{}{}}00000000000000000000000000000000000000000000000000000000000000000000000000{{{In{ce}}}{{Aj{{K`{c}}g}}}{}{}{}}{{{In{ce}}}{{Aj{{Kd{c}}g}}}{}{}{}}{{{In{ce}}}{{Aj{{Jl{c}}g}}}{}{}{}}{{{In{ce}}}{{Aj{{Jj{c}}g}}}{}{}{}}{{{In{ce}}}{{Aj{{Lb{c}}g}}}{}{}{}}{{{In{ce}}}{{Aj{{Kf{c}}g}}}{}{}{}}{{{In{ce}}}{{Aj{{Kl{c}}g}}}{}{}{}}{{{In{ce}}}{{Aj{{Kh{c}}g}}}{}{}{}}{{{In{ce}}}{{Aj{{L`{c}}g}}}{}{}{}}{{{In{ce}}}{{Aj{{Kj{c}}g}}}{}{}{}}{{{In{ce}}}{{Aj{{Ld{c}}g}}}{}{}{}};{{{In{ce}}}{{Aj{{Jn{c}}g}}}{}{}{}}{{{In{ce}}}{{Aj{{Kb{c}}g}}}{}{}{}}{{{In{ce}}}{{Aj{{Kn{c}}g}}}{}{}{}}{cAn{}}0000000000000000000000000000000000000{IjAf}{{{Il{c}}}Af{}}{{{In{ce}}}Af{}`}`````````{ce{}{}}000{Nn{{Aj{AfO`}}}}{NnAf}{O`O`}{{NnDfDfDfDfDfDfDfDfDfDfDfd}Af}{{O`O`}d}{{Nn{Ah{A`}}}l}{{O`f}h}{cc{}}0{Nnl}99{{NnA`{Ah{A`}}}{{Aj{AfO`}}}}0{{NnA`{Ah{A`}}{Ah{A`}}}{{Aj{AfO`}}}}{{eimEfEb}{{Ob{c}}}Nn{{Cn{}{{Cl{c}}}}}{JhJf}{{Cn{}{{Cl{g}}}}}{JhJf}{{Cn{}{{Cl{k}}}}}}{{eimEfEb{n{Df}}}{{Ob{c}}}Nn{{Cn{}{{Cl{c}}}}}{JhJf}{{Cn{}{{Cl{g}}}}}{JhJf}{{Cn{}{{Cl{k}}}}}}{{NnA`{Ah{A`}}c}{{Aj{AfO`}}}{{Oh{}{{Od{Of}}}}}}0{{{Ob{c}}A`{Ah{A`}}}{{Aj{Afe}}}Nn{}}{{Nn{Ah{A`}}}{{Aj{AfO`}}}}{NnOj}???{NnJb}{NnJd}10{{Nn{n{A`}}{n{A`}}}Af}{{NnEfEf{n{Df}}}Af}{{NnEfEb{n{Df}}}Af}88{NnAf}{c{{Aj{e}}}{}{}}000{cAn{}}02{Nn{{Aj{AfO`}}}};{{{Ob{c}}A`{Ah{A`}}{Ah{A`}}}{{Aj{Afe}}}Nn{}}{{Nnl{Ah{A`}}}{{Aj{AfO`}}}}```````````````````````````````````````````````````````````````{ce{}{}}0000000{{bOl}Af}{OlOl}{OnOn}{{bA`}Af}{{A`Ab}{{Aj{AfOn}}}}{OlAf}{{OnOn}d}{{Olf}h}{{Onf}h}{cc{}}000{bAd}`{AfAf}00000000000000<<<<{{bA`Ol}Af}{{}Ab}`0````````````````{{bOlAh}Af}{{bOlAb}Af}`````````{c{{Aj{e}}}{}{}}0000000{cAn{}}000`````{ce{}{}}00000`{AjAj}{{AjAj}d}{{Ajf}h}<<<{{AlAne}{{AA`{gc}}}Jh{{Cn{}{{Cl{c}}}}}AAb}{{AlAAd}{{AAf{c}}}AAb}555{{cEb}Al{{Cn{}{{Cl{AAh}}}}}}{{AlAj}Af}`999999888````````````````````77777777{AAjAAj}{AAlAAl}{AnAn}`{{AAn{AB`{c}}}{{Aj{AfAAl}}}AAb}{{{AA`{ce}}{AB`{c}}}{{Aj{AfAAl}}}AAbJh}{ABb{{Aj{AfAAl}}}}{{{AA`{ABdc}}}{{Aj{AfAAl}}}Jh}{{ABbABf}{{Aj{AfAAl}}}}{{{AA`{ABdc}}ABf}{{Aj{AfAAl}}}Jh}{{AAjAAj}d}{{AAlAAl}d}{{AnAn}d}{{AAjf}h}{{AAlf}h}{{Anf}h}{cc{}}000{ce{}{}}000{AAnd}{{{AA`{ce}}}dAAbJh}{ABbd}{{{AA`{ABdc}}}dJh}{{Ane}{{AA`{gc}}}Jh{{Cn{}{{Cl{c}}}}}AAb}{{AAnA`}{{Aj{AfAAl}}}}{{{AA`{ce}}A`}{{Aj{AfAAl}}}AAbJh}{{ABbDf}Af}{{{AA`{ABdc}}Df}AfJh}{{AAnA`A`Bd}{{Aj{AfAAl}}}}{{{AA`{ce}}A`A`Bd}{{Aj{AfAAl}}}AAbJh}{{ABbDfdBdBdBd}Af}{{{AA`{ABdc}}DfdBdBdBd}AfJh}{c{{Aj{e}}}{}{}}0000000{cAn{}}000````????{ABfABf}{{{AB`{c}}}{{AB`{c}}}{C`AAb}}`{{ABfABf}d}{{ABff}h}{cc{}}0{ce{}{}}0``777766``````````````00000000{ABhABh}{ABjABj}{AAdAAd}`{{ABlABn}{{Aj{AfABh}}}}{{{AAf{c}}ABn}{{Aj{AfABh}}}AAb}{{AC`Df}Af}{{{AAf{ABd}}Df}Af}{{ABhABh}d}{{ABjABj}d}{{AAdAAd}d}{{ABhf}h}{{ABjf}h}{{AAdf}h}>>>>{ABl{{n{ACb}}}}{{{AAf{c}}}{{n{ACb}}}AAb}{ABl{{n{Ef}}}}{{{AAf{c}}}{{n{Ef}}}AAb}{AC`{{n{Ef}}}}{{{AAf{ABd}}}{{n{Ef}}}}{ABlDf}{{{AAf{c}}}DfAAb}{ABlAAd}{{{AAf{c}}}AAdAAb}{ce{}{}}000{ABld}{{{AAf{c}}}dAAb}{{ACdEbAAd}{{AAf{c}}}AAb}{c{{Aj{e}}}{}{}}0000000{cAn{}}000{AC`Af}{{{AAf{ABd}}}Af}````````````````7777`{ACbACb}{{{ABn{c}}}{{ABn{c}}}C`}`{{ACbACb}d}{{ACbf}h}`{cc{}}0<<888877```<<{{{Cn{}{{Cl{c}}}}}c{}}{{{Ib{c}}}{{Ib{c}}}{{Cn{}{{Cl{}}}}}}{{{Ib{c}}}e{}{}}03?{{{Cn{}{{Cl{c}}}}}{{Ib{c}}}{}}{{{Ib{e}}}{{Ib{c}}}{}{{Ej{c}}}}{c{{Ib{c}}}{}}4>>=``````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````{ce{}{}}000000000000000000000000000000000000000000000000000000000{A`A`}{ACfc{}}{AChc{}}{Dhc{}}{ACjc{}}{H`c{}}{I`c{}}{AClc{}}{ACnc{}}{Nbc{}}{AD`c{}}{ADbc{}}{Ndc{}}{AAhc{}}{ADdc{}}{ADfc{}}{ADhc{}}{ADjc{}}{ADlc{}}{ADnc{}}{AE`c{}}{AEbc{}}{AEdc{}}{AEfc{}}{AEhc{}}{AEjc{}}{AElc{}}{AEnc{}}{{}Af}0{AE`Jd}{AE`Jb}{{}Jb}0{AChc{}}{Dhc{}}{H`c{}}{I`c{}}{AClc{}}{ACnc{}}{Nbc{}}{AD`c{}}{ADbc{}}{Ndc{}}{AAhc{}}{ADdc{}}{ADfc{}}{ADhc{}}{ADjc{}}{ADlc{}}{ADnc{}}{AE`c{}}{AEbc{}}{AEdc{}}{AEfc{}}{AEhc{}}{AEjc{}}{AEnc{}}{AChc{}}{Dhc{}}{H`c{}}{I`c{}}{AClc{}}{ACnc{}}{Nbc{}}{AD`c{}}{ADbc{}}{Ndc{}}{AAhc{}}{ADdc{}}{ADfc{}}{ADhc{}}{ADjc{}}{ADlc{}}{ADnc{}}{AE`c{}}{AEbc{}}{AEdc{}}{AEfc{}}{AEhc{}}{AEjc{}}{AEnc{}}{AE`Af}0{{}Af}0{{A`A`}d}{{ACff}h}{{AChf}h}{{Dhf}h}{{ACjf}h}{{H`f}h}{{I`f}h}{{AClf}h}{{ACnf}h}{{Nbf}h}{{AD`f}h}{{ADbf}h}{{Ndf}h}{{AAhf}h}{{ADdf}h}{{ADff}h}{{ADhf}h}{{ADjf}h}{{ADlf}h}{{ADnf}h}{{AE`f}h}{{AEbf}h}{{AEdf}h}{{AEff}h}{{AEhf}h}{{AEjf}h}{{AElf}h}{{AEnf}h}{{A`f}{{Aj{AfAF`}}}}{cc{}}0000000000000000000000000000{AD`l}{ce{}{}}0000000000000000000000000000{AE`Jb}{AE`Jd}01{{}}00000000000000000000000{AD`Oj}{AE`AFb}0{{}AFd}{{}AFf}0{{}Af}0{{}Jd}0{{}Jb}0{AD`Jb}{AD`Jd};:10;:;:;:{AE`A`}0{c{}{}}{{}AFh}{{}ACf}{{}ACh}{{}Dh}{{}ACj}{{}H`}{{}I`}{{}ACl}{{}ACn}{{}Nb}{{}AD`}{{}ADb}{{}Nd}{{}AAh}{{}ADd}{{}ADf}{{}ADh}{{}ADj}{{}ADl}{{}ADn}{{}AE`}{{}AEb}{{}AEd}{{}AEf}{{}AEh}{{}AEj}{{}AEl}{{}AEn}{{}AFh}{c{{Aj{e}}}{}{}}000000000000000000000000000{A`{{Aj{A`AFj}}}}111111111111111111111111111111{{}Jd}0{cAn{}}0000000000000000000000000000{{}l}0`````````````````````{AFl{{AFn{Df}}}}{AG`{{AFn{AGb}}}}10`````````````````````````````````````````````````````````````{{{AGf{}{{AGd{c}}}}}{{Hf{cl}}}AGh}{{{AGj{}{{AGd{c}}}}}{{Hf{cl}}}AGh}{{{AGn{}{{AGl{c}}}}}{{Aj{Afc}}}{}}{{{AGn{}{{AGl{c}}}}{Ah{e}}}{{Aj{Afc}}}{}{}}{{{AHf{}{{AGl{c}}{AH`{e}}{AHb{g}}{AHd{i}}}}e}{{Aj{i{AHh{c}}}}}{}{}{}{}}{{{AHl{}{{AHj{c}}}}}c{}}{{AHnc}Af{}}{{AI`c}Af{}}{{{AHl{}{{AHj{c}}}}}AIb{}}{AIdAf}{{{AHf{}{{AGl{c}}{AH`{e}}{AHb{g}}{AHd{i}}}}e}Af{}{}{}{}}{{{AIh{}{{AH`{c}}{AHb{e}}{AIf{g}}}}c}Af{}{}{}}{{{AIj{}{{AIf{c}}}}}Af{}}210`{AIlAf}{{{AIn{}{{AGl{c}}}}}{{Aj{Af{AHh{c}}}}}{}}{{{AIh{}{{AH`{c}}{AHb{e}}{AIf{g}}}}c}g{}{}{}}{{{AIj{}{{AIf{c}}}}}c{}}{{{AIh{}{{AH`{c}}{AHb{e}}{AIf{g}}}}}g{}{}{}}1{{{AIh{}{{AH`{c}}{AHb{e}}{AIf{g}}}}}e{}{}{}}{{{AHf{}{{AGl{c}}{AH`{e}}{AHb{g}}{AHd{i}}}}}g{}{}{}{}}{AJ`{{AJb{Df}}}}{AJd{{AJb{AGb}}}}`{AJfd}{{{AJh{}{{AGl{c}}}}}{{Aj{dc}}}{}}10{AJj{{Aj{dc}}}{}}0{AFl{{AFn{Df}}}}{AG`{{AFn{AGb}}}}`65656565``{{{AJl{}{{AGl{c}}}}g}{{Aj{i{AHh{c}}}}}{}{}{{Db{e}}}{}}{{{AJn{}{{AGl{c}}}}e{Ah{A`}}}{{Aj{Afc}}}{}AK`}{{{AKb{}{{AGl{c}}}}{Ah{A`}}}{{Aj{Afc}}}{}}{{{AKd{}{{AGl{c}}}}}{{Aj{e{AHh{c}}}}}{}{}}{{{Ad{}{{AGl{c}}}}}{{Aj{e{AHh{c}}}}}{}{}}{{{AKf{}{{AGd{c}}}}}{{Hf{cl}}}{}}<;{{{Ad{}{{AGl{c}}}}e}{{Aj{Af{AHh{c}}}}}{}{}}{{{AIh{}{{AH`{c}}{AHb{e}}{AIf{g}}}}cg}Af{}{}{}}{{{AIj{}{{AIf{c}}}}c}Af{}}{AKhAf}{{{AKj{}{{AGl{c}}}}}{{Aj{Afc}}}{}}10{{{AIh{}{{AH`{c}}{AHb{e}}{AIf{g}}}}i}Af{}{}{}{{Ej{e}}}}{{{AHf{}{{AGl{c}}{AH`{e}}{AHb{g}}{AHd{i}}}}k}Af{}{}{}{}{{Ej{g}}}}{{{AKj{}{{AGl{c}}}}AKl}{{Aj{Afc}}}{}}{{{AKn{}{{AHb{c}}}}e}Af{}{{Ej{c}}}}{{{AL`{}{{AHb{c}}}}e}Af{}{{Ej{c}}}}{ALbAf}{{{ALd{}{{AGl{c}}}}}{{Aj{Afc}}}{}}{{{Al{}{{AGl{c}}}}{Ah{e}}}{{Aj{{Ah{e}}c}}}{}{}}{{{AKn{}{{AHb{c}}}}}{{Aj{Af{AHh{ALf}}}}}{}}{{{ALh{}{{AGl{c}}}}e{Ah{A`}}}{{Aj{Afc}}}{}AK`}{{{B`{}{{AGl{c}}}}{Ah{e}}}{{Aj{Afc}}}{}{}}{{{AIn{}{{AGl{c}}}}e}{{Aj{Af{AHh{c}}}}}{}{}}{{{ALj{}{{AGd{c}}}}}{{Hf{cl}}}{}}{{{ALl{}{{AGl{c}}}}e{Ah{A`}}{Ah{A`}}}{{Aj{Afc}}}{}AK`}{{AInALn}{{Aj{AfAF`}}}}``````````````{ce{}{}}0{AM`AM`}{{AM`f}h}{cc{}}{{}{{n{AMb}}}}{{}AM`}5{{}Af}0{c{{Aj{e}}}{}{}}0{cAn{}}`{cAMd{}}99{AMfAMf}{{AMf{Ah{A`}}}Af}8;{cAMf{{Cn{}{{Cl{ADf}}}}}}{AMfDf}{AMfAGb}1{{AMf{Ah{A`}}}{{Aj{Afc}}}{}}{{AMf{Ah{A`}}}{{Aj{AfAMh}}}}998``{{Bd{Ah{A`}}}Bd}0{{Df{Ah{A`}}}Df}0{{A`{Ah{A`}}}A`}0``{ce{}{}}000{AMjAMj}{AMlAMl}{cAMl{{AMn{{Ah{A`}}}}}}{AMjAMl}{{AMjc}Af{{AMn{{Ah{A`}}}}}}{{}AMj}{AMlc{}}0{{AMlAMl}d}{{AMlf}h}000{cc{}}06{{AMlc}AfAN`};;5{c{{Aj{e}}}{}{}}000{cAn{}}0```````````````````````============{ANbAf}{AMbAMb}{ANdANd}{{}ANb}{{}ANf}44{ANfAf}05{{AMbAMb}d}{ANhDf}77{{AMbf}h}{{ANdf}h}{ANdEf}>>>>>>{l{{n{AMb}}}}{b{{n{AMb}}}}{{}ANd}{ANhAGb}00{{}AM`}{{}E`}{ce{}{}}00000{ANbd}{ANbAf}{cANh{{Cn{}{{Cl{ADd}}}}}}{{}ANf}```{{ANbe}Af{}{{Ej{c}}}}`{c{{Aj{e}}}{}{}}00000000000{cAn{}}000005`````7777{ANjANj}{ANll}{{ANl{Ah{A`}}}{{Ab{AfANn}}}}{ANld}0{{ANjf}h}{cc{}}0=={{cANj}ANl{{Cn{}{{Cl{ADj}}}}}}888877{{ANl{Ah{A`}}}{{Ab{{Ah{A`}}ANn}}}}````````````````````??????????{AO`AO`}{AObAOb}{AOdAOd}{{AO`AO`}d}{{AObAOb}d}{{AOdAOd}d}{{AO`f}h}{{AObf}h}{{AOdf}h};;{FnAO`}<<<{ce{}{}}0000``{c{{Aj{e}}}{}{}}000000000{cAn{}}0000``````````````````````````````````````````````````````````222222{AOfd}{{AOfEfEb}Af}{{{AOj{cAOh}}EfEb}AfAOf}{{{AOj{cAOl}}EfEb}AfAOn}{B`Af}{{AOfDf}Af}{AOfJd}`{B`Gb}3{AOfAf}{AOf{{Aj{AfAO`}}}}{cc{}}002{{AOfdddddd}Af}{{AOfAOdAOdAOd}Af}???{AOfJb}7{{eEfAObEb}{{AOj{cAOh}}}AOf{{Cn{}{{Cl{c}}}}}}{{eEfAObEb}{{AOj{cAOl}}}AOn{{Cn{}{{Cl{c}}}}}}`{{{Bb{}{{AGl{c}}}}AOdBdBfA`{Ah{A`}}}{{Aj{Afc}}}{}}{{{AOj{ce}}AOdBdBfA`{Ah{A`}}}{{Aj{Afg}}}AOfBh{}}{{{AOj{ce}}}{{Ab{A`g}}}AOfBj{}}{AOf{{Ab{A`AO`}}}}{{AOf{Ah{A`}}}{{Aj{AfAO`}}}}0{{AOfBdBfA`{Ah{A`}}}{{Aj{AfAO`}}}}{AOfAFb}{AOfJd}{{{AOj{ce}}A`}{{Ab{Afg}}}AOfBj{}}{{AOfAOb}AOf}{{AOfEfEb}Af}{AOnJb}{AOnJd}1010{AOfA`}{AOfAf}{{B`A`lcd}{{Aj{AfAO`}}}Bl}{{B`A`lA`lced}{{Aj{AfAO`}}}BnBl}{{B`A`lcd}{{Aj{AfAO`}}}Bn}{{{AOj{ce}}{Ah{A`}}}{{Aj{{Ah{A`}}g}}}AOfBj{}}{{AOf{Ah{A`}}}{{Aj{{Ah{A`}}AO`}}}}{{B`{Ah{A`}}{Ah{A`}}ce}{{Aj{{Ah{A`}}AO`}}}BnBl}{{B`{Ah{A`}}ce}{{Aj{{Ah{A`}}AO`}}}BnBl}{c{{Aj{e}}}{}{}}00000{cAn{}}009{{{AOj{cAOh}}g}{{AOj{cAOh}}}AOfJh{{Cn{}{{Cl{e}}}}}}{{{AOj{cAOl}}g}{{AOj{cAOl}}}AOnJh{{Cn{}{{Cl{e}}}}}}{{{AOj{AE`c}}{Gh{e}}}{{BA`{AE`ec}}}BAbBAd}{{{AOj{cAOl}}g}{{AOj{cAOl}}}AOn{JhJf}{{Cn{}{{Cl{e}}}}}}{{{AOj{cAOh}}g}{{AOj{cAOh}}}AOfJf{{Cn{}{{Cl{e}}}}}}14{{{AOj{cAOl}}{n{g}}{n{k}}{n{o}}{n{Ac}}{n{Ag}}{n{Ak}}}{{AOj{cAOl}}}AOnJh{{Cn{}{{Cl{e}}}}}{JhJf}{{Cn{}{{Cl{i}}}}}{JhJf}{{Cn{}{{Cl{m}}}}}{JhJf}{{Cn{}{{Cl{Aa}}}}}{JhJf}{{Cn{}{{Cl{Ae}}}}}Jh{{Cn{}{{Cl{Ai}}}}}}{{{AOj{cAOh}}{n{g}}{n{k}}{n{o}}{n{Ac}}}{{AOj{cAOh}}}AOfJh{{Cn{}{{Cl{e}}}}}Jh{{Cn{}{{Cl{i}}}}}Jf{{Cn{}{{Cl{m}}}}}Jh{{Cn{}{{Cl{Aa}}}}}}5633{{{Bb{}{{AGl{c}}}}AOdBdBfA`{Ah{A`}}}{{Aj{Afc}}}{}}{{{AOj{ce}}AOdBdBfA`{Ah{A`}}}{{Aj{Afg}}}AOfBh{}}{{{AOj{ce}}{Ah{A`}}}{{Aj{Afg}}}AOfBj{}}{{AOfA`}{{Ab{AfAO`}}}}{{AOf{Ah{A`}}}{{Aj{AfAO`}}}}{{B`{Ah{A`}}c}{{Aj{{Ah{A`}}AO`}}}Bn}{{AOfBdBfA`{Ah{A`}}}{{Aj{AfAO`}}}}````{ce{}{}}00000{{{BA`{ceg}}EfEb}AfB`BAdBAb}{{{BA`{ceg}}i}{{Aj{{BAf{ceig}}AO`}}}B`BAdBj{{ALj{}{{AGd{A`}}}}}}{{{BA`{ceg}}ik}{{Aj{{BAh{cekig}}AO`}}}B`BAdBj{{AKf{}{{AGd{A`}}}}}{{ALj{}{{AGd{A`}}}}}}{{{BA`{ceg}}i}{{Aj{{BAf{ceig}}AO`}}}B`BAdBj{{AKf{}{{AGd{A`}}}}}}{{{BAh{cegik}}}AfB`BAd{}{}BAb}{{{BAf{cegi}}}AfB`BAd{}BAb}{{{BA`{ceg}}f}h{}BAdBAb}{cc{}}00888{{{BAh{cegik}}}dB`BAd{}{}BAb}{{{BAf{cegi}}}dB`BAd{}BAb}{{{BA`{ceg}}AOdBdBfA`i}{{Aj{{BAf{ceig}}AO`}}}B`BAdBh{{ALj{}{{AGd{A`}}}}}}{{{BA`{ceg}}{Ah{A`}}}{{Aj{{Ah{A`}}i}}}B`BAdBj{}}{c{{Aj{e}}}{}{}}00000{cAn{}}00{{{BAh{cegik}}}{{Aj{{Hf{gi{BA`{cek}}}}{Hf{Fngi{BA`{cek}}}}}}}B`BAd{}{}BAb}{{{BAf{cegi}}}{{Aj{{Hf{g{BA`{cei}}}}{Hf{Fng{BA`{cei}}}}}}}B`BAd{}BAb}{{BAj{Gh{c}}}{{BA`{AE`ce}}}BAdBAb}{{{BA`{ceg}}AOdBdBfA`i}{{Aj{{BAf{ceig}}AO`}}}B`BAdBh{{AKf{}{{AGd{A`}}}}}}{{{BA`{ceg}}{Ah{A`}}}{{Aj{Afi}}}B`BAdBj{}}``````{ce{}{}}0{BAlAf}{BAnJb}`{BAlGb}2{BAnAf}{BAn{{Aj{AfAO`}}}}{cc{}}26{BAnd}{BAnJd}6{{eimAaAeAOb}{{BB`{cAOh}}}BAn{{Cn{}{{Cl{c}}}}}Jf{{Cn{}{{Cl{g}}}}}Jf{{Cn{}{{Cl{k}}}}}Jh{{Cn{}{{Cl{o}}}}}Jf{{Cn{}{{Cl{Ac}}}}}}`{BAnAFb}8{{BAnAOb}BAn}7{BAnA`}{{BAlA`lc}{{Aj{AfAO`}}}Bl}{{BAlA`lA`lce}{{Aj{AfAO`}}}BnBl}{{BAlA`lc}{{Aj{AfAO`}}}Bn}{c{{Aj{e}}}{}{}}0{cAn{}}{{{BB`{AE`AOh}}{Gh{c}}}{{BBb{AE`c}}}BAd}`````{ce{}{}}0000000{{{BBb{ce}}g}{{Aj{{BBd{ceg}}AO`}}}BAlBAd{{ALj{}{{AGd{A`}}}}}}{{{BBb{ce}}gi}{{Aj{{BBf{ceig}}AO`}}}BAlBAd{{AKf{}{{AGd{A`}}}}}{{ALj{}{{AGd{A`}}}}}}{{{BBb{ce}}g}{{Aj{{BBh{ceg}}AO`}}}BAlBAd{{AKf{}{{AGd{A`}}}}}}{{{BBf{cegi}}}AfBAlBAd{}{}}{{{BBd{ceg}}}AfBAlBAd{}}{{{BBh{ceg}}}AfBAlBAd{}}{{{BBb{ce}}f}h{}BAd}{cc{}}0008888{{{BBf{cegi}}}dBAlBAd{}{}}{{{BBd{ceg}}}dBAlBAd{}}{{{BBh{ceg}}}dBAlBAd{}}>>>>>>>>===={{{BBf{cegi}}}{{Aj{{Hf{gi{BBb{ce}}}}{Hf{Fngi{BBb{ce}}}}}}}BAlBAd{}{}}{{{BBd{ceg}}}{{Aj{{Hf{g{BBb{ce}}}}{Hf{Fng{BBb{ce}}}}}}}BAlBAd{}}{{{BBh{ceg}}}{{Aj{{Hf{g{BBb{ce}}}}{Hf{Fng{BBb{ce}}}}}}}BAlBAd{}}{{BBj{Gh{c}}}{{BBb{AE`c}}}BAd}```````````````````````````````{BBlAf}{BBnAf}{ce{}{}}000000000000000`{Dlc{}}`{{BBlBC`}Af}{{BBnBC`}Af}10========5433333333`{{BCbBCd}Af}06565`{{{BCh{}{{BCf{c}}}}}c{}}{c{{Aj{e}}}{}{}}000000000000000{cAn{}}0000000`````````77777777{{{BCj{c}}}Af{}}{{}{{BCj{c}}}{}}00{{{BCj{c}}d}Af{}}{{BClf}h}{{BCnf}h}{{{BCj{c}}f}hBD`}{cc{}}000>>>>{{{BCj{BCl}}}{{BCj{BCn}}}}{{{BCj{BCn}}}{{BCj{BCl}}}}{cBDb{{Cn{}{{Cl{AEd}}}}}}{{}AGb}{{{BCj{BCn}}BDd}Af}{{{BCj{BCl}}AGb}Af}>>>>>>>>====``````````{ce{}{}}000000000{{{BDf{c}}}{{Aj{AfBDh}}}BDj}{BDjAf}{{{BDl{c}}}AfBDn}{BDhBDh}{{}Af}0{{}{{BE`{c}}}BDn}{{{BDf{c}}}eBDj{}}0{{{BE`{c}}}AfBDn}0{BDjDf}{{{BDl{c}}}DfBDn}287{{BDhBDh}d}3{{BDhf}h}{{{BDf{c}}}cBDj}{cc{}}0000>>>>>{BDjd}{{{BDl{c}}}dBDn}1010>={{BDjAGb}Af}{{{BDl{c}}AGb}AfBDn}{{eEb}{{BEb{c}}}BDn{{Cn{}{{Cl{c}}}}}}{{cEf}{{BDf{c}}}BDj}>{BDjAGb}{{{BDl{c}}}AGbBDn}{{}AFd}{BDjAf}{{{BDl{c}}}AfBDn}{{BDjd}Af}{{{BDl{c}}d}AfBDn}101010{{BDjBd}Af}{{{BDl{c}}Bd}AfBDn}{dAf}{{{BDf{c}}g}AfBDj{}{{Ej{e}}}}{{{BE`{c}}g}AfBDn{}{{Ej{e}}}}`{c{{Aj{e}}}{}{}}000000000{cAn{}}0000:9{{{BDf{c}}}{{Ab{AfALf}}}BDj}``````````{ce{}{}}0{AfAf}{{}Af}{{Aff}{{Aj{AfAF`}}}}{cc{}}`4``````````````````````````776`````````{{{BEd{c}}}dBEf}555555555555{{{BEd{c}}BEh}{{BEd{c}}}BEf}{BEjBEj}`{{BElJdJbJbJd}Af}{{{BEn{cegi}}JdJbJbJd}AfJhJfJfJh}{{{BF`{ce}}JdJbJbJd}AfJhJf}{{}Jb}{{}Af}0{{{BFb{c}}{Ah{A`}}}lBEf}1{{BEjBEj}d}{{{BEd{c}}}{{Ab{Afe}}}BEf{}}{{{BFd{c}}}{{Ab{Afe}}}BEf{}}{{BEjf}h}======{{}Bd}0{ce{}{}}00000{{}d}0{{{BEd{c}}}AfBEf}00{{eimAa}{{BEn{cgko}}}Jh{{Cn{}{{Cl{c}}}}}Jf{{Cn{}{{Cl{g}}}}}Jf{{Cn{}{{Cl{k}}}}}Jh{{Cn{}{{Cl{o}}}}}}{{eEb}{{BEd{c}}}BEf{{Cn{}{{Cl{c}}}}}}{{ei}{{BF`{cg}}}Jh{{Cn{}{{Cl{c}}}}}Jf{{Cn{}{{Cl{g}}}}}}{{eBFf{n{g}}Eb}{{BEd{c}}}BEf{{Cn{}{{Cl{c}}}}}BEl}{{{BEd{c}}}{{Ab{A`e}}}BEf{}}{{{BFb{c}}}{{Ab{A`e}}}BEf{}}{{}AFf}7{{}Af}88{{}Jd}`{{{BEd{c}}}dBEf}{{}Jb}{{{BEd{c}}BFh}AfBEf}{{{BEd{c}}Bd}{{Aj{AfBEj}}}BEf}{{{BEd{c}}{n{A`}}}{{Aj{AfBEj}}}BEf}{{{BEd{c}}}{{Hf{{BFd{c}}{BFb{c}}}}}BEf}{c{{Aj{e}}}{}{}}00000000000`67{cAn{}}00000{{}l}{{{BEd{c}}}AfBEf}00{{{BEd{c}}A`}{{Ab{Afe}}}BEf{}}{{{BFd{c}}A`}{{Ab{Afe}}}BEf{}}{{{BEd{c}}{Ah{A`}}}{{Aj{lBEj}}}BEf}{{{BFd{c}}{Ah{A`}}}{{Aj{lBEj}}}BEf}{{{BEd{c}}ALn}hBEf}{{{BFd{c}}ALn}hBEf}```````````````{{BFfDf}BFf}`{ce{}{}}000000000`{BFjBFj}{BFlBFl}{BEhBEh}{BFfBFf}`{{BFfBFj}BFf}`{{}BFf}{{BFjBFj}d}{{BFlBFl}d}{{BEhBEh}d}{{BFjf}h}{{BFlf}h}{{BEhf}h}{{BFff}h}{cc{}}0000`>>>>>{{{n{Bd}}{n{Bd}}{n{Bd}}A`{n{A`}}}BFh}`;;;``{{BFfBEh}BFf}`{BFfA`}{c{{Aj{e}}}{}{}}000000000{cAn{}}0000","c":[2533,2534,2535,2595,2597,2625,2627,2634],"p":[[6,"Cpu",0],[1,"bool"],[5,"Formatter",3682],[8,"Result",3682],[5,"FlashSafeDma",0],[1,"usize"],[6,"Option",3683],[1,"u8"],[8,"Result",3684],[10,"_embedded_hal_spi_FullDuplex",2481],[1,"unit"],[1,"slice"],[6,"Result",3685],[10,"_embedded_hal_blocking_spi_Transfer",2481],[5,"TypeId",3686],[10,"_embedded_hal_blocking_spi_Write",2481],[10,"AdcCalScheme",74],[1,"u16"],[5,"AdcCalBasic",74],[5,"AdcCalLine",74],[10,"AdcHasLineCal",74],[6,"Attenuation",74],[6,"AdcCalSource",74],[10,"Clone",3687],[6,"Resolution",74],[5,"AdcConfig",74],[5,"AdcPin",74],[10,"AdcChannel",74],[5,"ADC",74],[17,"P"],[10,"Peripheral",1933],[17,"ID"],[10,"Channel",3688],[5,"DebugAssist",177],[1,"u32"],[5,"ASSIST_DEBUG",1951],[5,"ClockControl",191],[5,"SystemClockControl",3195],[6,"CpuClock",191],[6,"XtalClock",191],[5,"Clocks",191],[10,"Clock",191],[8,"HertzU32",3689],[5,"Delay",245],[10,"Into",3690],[10,"RxPrivate",259],[10,"TxPrivate",259],[5,"ChannelRx",259],[10,"RegisterAccess",259],[10,"RxChannel",259],[5,"ChannelTx",259],[10,"TxChannel",259],[5,"DmaDescriptorFlags",259],[5,"DmaDescriptor",259],[6,"DmaError",259],[6,"DmaPriority",259],[6,"DmaPeripheral",259],[5,"ChannelCreator0",259],[5,"Channel0",259],[5,"Channel",259],[10,"DmaTransfer",259],[10,"DmaTransferRxTx",259],[5,"Dma",259],[5,"DMA",1951],[17,"Output"],[10,"FnOnce",3691],[1,"tuple"],[5,"Ecc",625],[6,"EllipticCurve",625],[6,"Error",625],[6,"WorkMode",625],[5,"ECC",1951],[5,"PeripheralRef",1933],[5,"EfuseField",680],[1,"array"],[10,"Sized",3692],[10,"Pin",803],[5,"GpioPin",803],[5,"AnyPin",803],[6,"Event",803],[6,"InputSignal",803],[6,"OutputSignal",803],[10,"InputPin",803],[10,"OutputPin",803],[8,"Gpio0",803],[8,"Gpio1",803],[8,"Gpio2",803],[8,"Gpio3",803],[8,"Gpio4",803],[8,"Gpio5",803],[8,"Gpio6",803],[8,"Gpio7",803],[8,"Gpio8",803],[8,"Gpio9",803],[8,"Gpio10",803],[8,"Gpio18",803],[8,"Gpio19",803],[8,"Gpio20",803],[6,"AlternateFunction",803],[6,"RtcFunction",803],[5,"Unknown",803],[5,"PushPull",803],[5,"InvertedOutput",803],[5,"Output",803],[5,"OpenDrain",803],[5,"PullUp",803],[5,"Input",803],[5,"PullDown",803],[5,"InvertedInput",803],[5,"Floating",803],[5,"Analog",803],[5,"Alternate",803],[5,"GPIO",1951],[5,"IO_MUX",1951],[5,"IO",803],[10,"RTCPin",803],[10,"RTCPinWithResistors",803],[6,"DriveStrength",803],[10,"Instance",1481],[6,"Error",1481],[5,"I2C",1481],[17,"Item"],[8,"COMD",3693],[10,"Iterator",3694],[5,"RegisterBlock",3693],[6,"CpuInterrupt",1540],[6,"Error",1540],[6,"Interrupt",1951],[6,"Priority",1540],[1,"u128"],[5,"TrapFrame",3451],[6,"InterruptKind",1540],[6,"LSGlobalClkSource",1688],[5,"LEDC",1688],[6,"Number",1723],[5,"Channel",1723],[10,"TimerSpeed",1825],[6,"Number",1825],[5,"Timer",1825],[5,"LEDC",1951],[6,"FadeError",1723],[6,"Error",1723],[10,"ChannelIFace",1723],[5,"Config",1800],[10,"ChannelHW",1723],[5,"LowSpeed",1688],[6,"PinConfig",1800],[6,"Error",1825],[6,"LSClockSource",1825],[10,"TimerIFace",1825],[5,"Config",1896],[10,"TimerHW",1825],[6,"Duty",1896],[5,"RegisterBlock",3695],[5,"ADC1",1951],[5,"APB_CTRL",1951],[5,"BT",1951],[5,"EFUSE",1951],[5,"EXTMEM",1951],[5,"I2C0",1951],[5,"INTERRUPT_CORE0",1951],[5,"LPWR",1951],[5,"RNG",1951],[5,"SENSITIVE",1951],[5,"SHA",1951],[5,"SPI0",1951],[5,"SPI1",1951],[5,"SPI2",1951],[5,"SYSTEM",1951],[5,"SYSTIMER",1951],[5,"TIMG0",1951],[5,"UART0",1951],[5,"UART1",1951],[5,"WIFI",1951],[5,"XTS_AES",1951],[5,"Error",3682],[5,"RegisterBlock",3696],[5,"RegisterBlock",3697],[5,"RegisterBlock",3698],[5,"Peripherals",1951],[5,"TryFromInterruptError",3699],[10,"_fugit_RateExtU32",2481],[5,"Rate",3700],[10,"_fugit_RateExtU64",2481],[1,"u64"],[17,"Word"],[10,"_embedded_dma_ReadTarget",2481],[10,"_embedded_dma_Word",2481],[10,"_embedded_dma_WriteTarget",2481],[17,"Error"],[10,"_embedded_hal_blocking_serial_Write",2481],[17,"Channel"],[17,"Time"],[17,"Capture"],[10,"_embedded_hal_Capture",2481],[6,"Error",3684],[17,"Count"],[10,"_embedded_hal_Qei",2481],[10,"_embedded_hal_blocking_delay_DelayMs",2481],[10,"_embedded_hal_blocking_delay_DelayUs",2481],[6,"Direction",3701],[10,"_embedded_hal_watchdog_WatchdogDisable",2481],[17,"Duty"],[10,"_embedded_hal_Pwm",2481],[10,"_embedded_hal_PwmPin",2481],[10,"_embedded_hal_watchdog_Watchdog",2481],[10,"_embedded_hal_serial_Write",2481],[10,"_fugit_ExtU32",2481],[5,"Duration",3702],[10,"_fugit_ExtU64",2481],[10,"_embedded_hal_digital_InputPin",2481],[10,"_embedded_hal_digital_v2_InputPin",2481],[10,"_embedded_hal_digital_v2_StatefulOutputPin",2481],[10,"_embedded_hal_adc_OneShot",2481],[10,"_embedded_hal_blocking_i2c_Read",2481],[10,"AddressMode",3703],[10,"_embedded_hal_blocking_rng_Read",2481],[10,"_embedded_hal_serial_Read",2481],[10,"_embedded_dma_ReadBuffer",2481],[10,"_embedded_hal_digital_OutputPin",2481],[10,"_embedded_hal_digital_v2_OutputPin",2481],[6,"PinState",3704],[10,"_embedded_hal_timer_CountDown",2481],[10,"_embedded_hal_watchdog_WatchdogEnable",2481],[10,"_embedded_hal_digital_ToggleableOutputPin",2481],[10,"_embedded_hal_digital_v2_ToggleableOutputPin",2481],[6,"Void",3705],[10,"_embedded_hal_blocking_i2c_Write",2481],[10,"_embedded_dma_WriteBuffer",2481],[10,"_embedded_hal_blocking_i2c_WriteRead",2481],[1,"str"],[6,"SleepSource",2644],[6,"SocResetReason",2728],[10,"RngCore",3706],[5,"Rng",2671],[5,"Error",3707],[5,"Context",2696],[5,"Digest",2696],[10,"AsRef",3690],[10,"Hasher",3708],[5,"Rwdt",2728],[6,"RtcSlowClock",2728],[5,"Swd",2728],[5,"Rtc",2728],[6,"ShaMode",2828],[5,"Sha",2828],[6,"Infallible",3690],[6,"Error",2855],[6,"SpiMode",2855],[6,"SpiDataMode",2855],[10,"Instance",2922],[5,"FullDuplexMode",2855],[5,"Spi",2922],[5,"HalfDuplexMode",2855],[10,"ExtendedInstance",2922],[10,"InstanceDma",2922],[10,"HalfDuplexReadWrite",2922],[6,"Command",2922],[6,"Address",2922],[10,"IsHalfDuplex",2855],[10,"IsFullDuplex",2855],[10,"Rx",259],[10,"Tx",259],[5,"SpiDma",3069],[10,"DuplexMode",2855],[10,"ChannelTypes",259],[5,"SpiDmaTransfer",3069],[5,"SpiDmaTransferRxTx",3069],[10,"WithDmaSpi2",3069],[10,"InstanceDma",3113],[10,"Instance",3113],[5,"Spi",3113],[5,"SpiDma",3145],[5,"SpiDmaTransferRx",3145],[5,"SpiDmaTransferRxTx",3145],[5,"SpiDmaTransferTx",3145],[10,"WithDmaSpi2",3145],[10,"RadioClockController",3195],[5,"RadioClockControl",3195],[6,"RadioPeripherals",3195],[5,"SoftwareInterruptControl",3195],[6,"SoftwareInterrupt",3195],[17,"Parts"],[10,"SystemExt",3195],[5,"Alarm",3299],[5,"Target",3299],[5,"Periodic",3299],[10,"Debug",3682],[5,"SystemTimer",3299],[8,"MicrosDurationU32",3689],[5,"Timer",3350],[6,"Error",3350],[10,"Instance",3350],[5,"Timer0",3350],[10,"TimerGroupInstance",3350],[5,"Wdt",3350],[5,"TimerGroup",3350],[5,"Uart",3497],[10,"Instance",3497],[6,"StopBits",3603],[6,"Error",3497],[10,"UartPins",3497],[5,"AllPins",3497],[5,"TxRxPins",3497],[5,"UartRx",3497],[5,"UartTx",3497],[5,"Config",3603],[5,"AtCmdConfig",3603],[6,"DataBits",3603],[6,"Parity",3603],[5,"Channel0TxImpl",259],[5,"Channel0RxImpl",259],[5,"SuitablePeripheral0",259],[5,"Efuse",680],[10,"GpioProperties",803],[5,"RTCInput",803],[5,"RTCOutput",803],[5,"Gpio0Signals",803],[5,"Gpio1Signals",803],[5,"Gpio2Signals",803],[5,"Gpio3Signals",803],[5,"Gpio4Signals",803],[5,"Gpio5Signals",803],[5,"Gpio6Signals",803],[5,"Gpio7Signals",803],[5,"Gpio8Signals",803],[5,"Gpio9Signals",803],[5,"Gpio10Signals",803],[5,"Gpio18Signals",803],[5,"Gpio19Signals",803],[5,"Gpio20Signals",803],[5,"Pins",803],[5,"RtcClock",2728],[6,"Peripheral",3195],[5,"CpuControl",3195],[5,"SystemParts",3195]],"b":[[1091,"impl-GpioPin%3CMODE,+7%3E"],[1092,"impl-GpioPin%3CMODE,+1%3E"],[1093,"impl-GpioPin%3CMODE,+20%3E"],[1094,"impl-GpioPin%3CMODE,+2%3E"],[1095,"impl-GpioPin%3CMODE,+9%3E"],[1096,"impl-GpioPin%3CMODE,+8%3E"],[1097,"impl-GpioPin%3CMODE,+3%3E"],[1098,"impl-GpioPin%3CMODE,+5%3E"],[1099,"impl-GpioPin%3CMODE,+0%3E"],[1100,"impl-GpioPin%3CMODE,+10%3E"],[1101,"impl-GpioPin%3CMODE,+4%3E"],[1102,"impl-GpioPin%3CMODE,+19%3E"],[1103,"impl-GpioPin%3CMODE,+6%3E"],[1104,"impl-GpioPin%3CMODE,+18%3E"],[1160,"impl-From%3CGpioPin%3CUnknown,+GPIONUM%3E%3E-for-GpioPin%3CInvertedOutput%3CPushPull%3E,+GPIONUM%3E"],[1161,"impl-From%3CGpioPin%3CUnknown,+GPIONUM%3E%3E-for-GpioPin%3COutput%3CPushPull%3E,+GPIONUM%3E"],[1162,"impl-From%3CGpioPin%3CUnknown,+GPIONUM%3E%3E-for-GpioPin%3CInvertedOutput%3COpenDrain%3E,+GPIONUM%3E"],[1163,"impl-From%3CGpioPin%3CUnknown,+GPIONUM%3E%3E-for-GpioPin%3CInput%3CPullUp%3E,+GPIONUM%3E"],[1165,"impl-From%3CGpioPin%3CUnknown,+GPIONUM%3E%3E-for-GpioPin%3COutput%3COpenDrain%3E,+GPIONUM%3E"],[1166,"impl-From%3CGpioPin%3CUnknown,+GPIONUM%3E%3E-for-GpioPin%3CInput%3CPullDown%3E,+GPIONUM%3E"],[1167,"impl-From%3CGpioPin%3CUnknown,+GPIONUM%3E%3E-for-GpioPin%3CInvertedInput%3CPullDown%3E,+GPIONUM%3E"],[1168,"impl-From%3CGpioPin%3CUnknown,+GPIONUM%3E%3E-for-GpioPin%3CInvertedInput%3CFloating%3E,+GPIONUM%3E"],[1169,"impl-From%3CGpioPin%3CUnknown,+GPIONUM%3E%3E-for-GpioPin%3CInvertedInput%3CPullUp%3E,+GPIONUM%3E"],[1170,"impl-From%3CGpioPin%3CUnknown,+GPIONUM%3E%3E-for-GpioPin%3CAnalog,+GPIONUM%3E"],[1171,"impl-From%3CGpioPin%3CUnknown,+GPIONUM%3E%3E-for-GpioPin%3CInput%3CFloating%3E,+GPIONUM%3E"],[1193,"impl-From%3CGpioPin%3CMODE,+8%3E%3E-for-AnyPin%3CMODE%3E"],[1194,"impl-From%3CGpioPin%3CMODE,+3%3E%3E-for-AnyPin%3CMODE%3E"],[1195,"impl-From%3CGpioPin%3CMODE,+2%3E%3E-for-AnyPin%3CMODE%3E"],[1196,"impl-From%3CGpioPin%3CMODE,+19%3E%3E-for-AnyPin%3CMODE%3E"],[1198,"impl-From%3CGpioPin%3CMODE,+9%3E%3E-for-AnyPin%3CMODE%3E"],[1199,"impl-From%3CGpioPin%3CMODE,+1%3E%3E-for-AnyPin%3CMODE%3E"],[1200,"impl-From%3CGpioPin%3CMODE,+5%3E%3E-for-AnyPin%3CMODE%3E"],[1201,"impl-From%3CGpioPin%3CMODE,+4%3E%3E-for-AnyPin%3CMODE%3E"],[1202,"impl-From%3CGpioPin%3CMODE,+18%3E%3E-for-AnyPin%3CMODE%3E"],[1203,"impl-From%3CGpioPin%3CMODE,+6%3E%3E-for-AnyPin%3CMODE%3E"],[1204,"impl-From%3CAnyPin%3CMODE,+TYPE%3E%3E-for-AnyPin%3CMODE%3E"],[1205,"impl-From%3CGpioPin%3CMODE,+20%3E%3E-for-AnyPin%3CMODE%3E"],[1206,"impl-From%3CGpioPin%3CMODE,+10%3E%3E-for-AnyPin%3CMODE%3E"],[1207,"impl-From%3CGpioPin%3CMODE,+7%3E%3E-for-AnyPin%3CMODE%3E"],[1208,"impl-From%3CGpioPin%3CMODE,+0%3E%3E-for-AnyPin%3CMODE%3E"],[1279,"impl-AnyPin%3CMODE,+InputOutputPinType%3E"],[1280,"impl-AnyPin%3CMODE,+InputOutputAnalogPinType%3E"],[1281,"impl-AnyPin%3CMODE,+InputOnlyAnalogPinType%3E"],[1291,"impl-InputPin-for-GpioPin%3COutput%3COpenDrain%3E,+GPIONUM%3E"],[1292,"impl-InputPin-for-GpioPin%3CInput%3CMODE%3E,+GPIONUM%3E"],[1303,"impl-InputPin-for-GpioPin%3CInput%3CMODE%3E,+GPIONUM%3E"],[1304,"impl-InputPin-for-GpioPin%3COutput%3COpenDrain%3E,+GPIONUM%3E"],[1425,"impl-TryInto%3CGpioPin%3CMODE,+3%3E%3E-for-AnyPin%3CMODE,+TYPE%3E"],[1426,"impl-TryInto%3CGpioPin%3CMODE,+5%3E%3E-for-AnyPin%3CMODE,+TYPE%3E"],[1427,"impl-TryInto%3CGpioPin%3CMODE,+1%3E%3E-for-AnyPin%3CMODE,+TYPE%3E"],[1428,"impl-TryInto%3CGpioPin%3CMODE,+0%3E%3E-for-AnyPin%3CMODE,+TYPE%3E"],[1429,"impl-TryInto%3CGpioPin%3CMODE,+19%3E%3E-for-AnyPin%3CMODE,+TYPE%3E"],[1430,"impl-TryInto%3CGpioPin%3CMODE,+6%3E%3E-for-AnyPin%3CMODE,+TYPE%3E"],[1431,"impl-TryInto%3CGpioPin%3CMODE,+9%3E%3E-for-AnyPin%3CMODE,+TYPE%3E"],[1432,"impl-TryInto%3CGpioPin%3CMODE,+7%3E%3E-for-AnyPin%3CMODE,+TYPE%3E"],[1433,"impl-TryInto%3CGpioPin%3CMODE,+18%3E%3E-for-AnyPin%3CMODE,+TYPE%3E"],[1434,"impl-TryInto%3CGpioPin%3CMODE,+8%3E%3E-for-AnyPin%3CMODE,+TYPE%3E"],[1435,"impl-TryInto%3CGpioPin%3CMODE,+20%3E%3E-for-AnyPin%3CMODE,+TYPE%3E"],[1437,"impl-TryInto%3CGpioPin%3CMODE,+2%3E%3E-for-AnyPin%3CMODE,+TYPE%3E"],[1438,"impl-TryInto%3CGpioPin%3CMODE,+4%3E%3E-for-AnyPin%3CMODE,+TYPE%3E"],[1439,"impl-TryInto%3CGpioPin%3CMODE,+10%3E%3E-for-AnyPin%3CMODE,+TYPE%3E"],[2161,"impl-Instance-for-SPI2"],[2162,"impl-Instance-for-SPI2"],[2213,"impl-Instance-for-SPI2"],[2214,"impl-Instance-for-SPI2"],[2305,"impl-Instance-for-SPI2"],[2306,"impl-Instance-for-SPI2"],[2307,"impl-Instance-for-SPI2"],[2308,"impl-Instance-for-SPI2"],[2334,"impl-Instance-for-SPI2"],[2335,"impl-Instance-for-SPI2"],[2347,"impl-Instance-for-SPI2"],[2348,"impl-Instance-for-SPI2"],[2357,"impl-Instance-for-SPI2"],[2358,"impl-Instance-for-SPI2"],[2711,"impl-Display-for-Digest"],[2712,"impl-LowerHex-for-Digest"],[2713,"impl-Debug-for-Digest"],[2714,"impl-UpperHex-for-Digest"],[2768,"impl-Rwdt"],[2769,"impl-_embedded_hal_watchdog_WatchdogDisable-for-Rwdt"],[2770,"impl-_embedded_hal_watchdog_WatchdogDisable-for-Swd"],[2771,"impl-Swd"],[2775,"impl-_embedded_hal_watchdog_Watchdog-for-Rwdt"],[2776,"impl-Rwdt"],[2988,"impl-Spi%3C\'d,+T,+FullDuplexMode%3E"],[2989,"impl-Spi%3C\'d,+T,+HalfDuplexMode%3E"],[3013,"impl-HalfDuplexReadWrite-for-Spi%3C\'_,+T,+M%3E"],[3014,"impl-_embedded_hal_spi_FullDuplex%3Cu8%3E-for-Spi%3C\'_,+T,+M%3E"],[3049,"impl-Spi%3C\'d,+T,+FullDuplexMode%3E"],[3050,"impl-Spi%3C\'d,+T,+HalfDuplexMode%3E"],[3052,"impl-Spi%3C\'d,+T,+HalfDuplexMode%3E"],[3053,"impl-Spi%3C\'d,+T,+FullDuplexMode%3E"],[3054,"impl-Spi%3C\'d,+T,+HalfDuplexMode%3E"],[3055,"impl-Spi%3C\'d,+T,+FullDuplexMode%3E"],[3056,"impl-Spi%3C\'d,+T,+HalfDuplexMode%3E"],[3057,"impl-Spi%3C\'d,+T,+FullDuplexMode%3E"],[3058,"impl-Spi%3C\'d,+T,+HalfDuplexMode%3E"],[3059,"impl-Spi%3C\'d,+T,+FullDuplexMode%3E"],[3063,"impl-HalfDuplexReadWrite-for-Spi%3C\'_,+T,+M%3E"],[3064,"impl-_embedded_hal_blocking_spi_Write%3Cu8%3E-for-Spi%3C\'_,+T,+M%3E"],[3108,"impl-SpiDma%3C\'d,+T,+C,+M%3E"],[3109,"impl-_embedded_hal_blocking_spi_Write%3Cu8%3E-for-SpiDma%3C\'d,+T,+C,+M%3E"],[3317,"impl-Alarm%3CT,+1%3E"],[3318,"impl-Alarm%3CT,+2%3E"],[3319,"impl-Alarm%3CT,+0%3E"],[3379,"impl-Wdt%3CTG%3E"],[3380,"impl-_embedded_hal_watchdog_WatchdogDisable-for-Wdt%3CTG%3E"]]}],\
["esp_riscv_rt",{"doc":"Minimal startup / runtime for RISC-V CPUs from Espressif","t":"FOOOOOOOONNNNXNNOENOOOOXOEOOOOOOOOOOOOOHHOOOOOOOONNN","n":["TrapFrame","a0","a1","a2","a3","a4","a5","a6","a7","borrow","borrow_mut","clone","default","entry","fmt","from","gp","interrupt","into","mcause","mstatus","mtval","pc","pre_init","ra","riscv","s0","s1","s10","s11","s2","s3","s4","s5","s6","s7","s8","s9","sp","start_rust","start_trap_rust","t0","t1","t2","t3","t4","t5","t6","tp","try_from","try_into","type_id"],"q":[[0,"esp_riscv_rt"],[52,"core::fmt"],[53,"core::fmt"],[54,"core::any"]],"d":["Registers saved in trap handler","","","","","","","","","","","","","Attribute to declare the entry point of the program","","Returns the argument unchanged.","","","Calls <code>U::from(self)</code>.","","","","","Attribute to mark which function will be called at the …","","","","","","","","","","","","","","","","Rust entry point (_start_rust)","Trap entry point rust (_start_trap_rust)","","","","","","","","","","",""],"i":[0,1,1,1,1,1,1,1,1,1,1,1,1,0,1,1,1,0,1,1,1,1,1,0,1,0,1,1,1,1,1,1,1,1,1,1,1,1,1,0,0,1,1,1,1,1,1,1,1,1,1,1],"f":"`````````{ce{}{}}0{bb}{{}b}`{{bd}f}{cc{}}``4````````````````````{{hhh}j}{bl}````````{c{{n{e}}}{}{}}0{cA`{}}","c":[],"p":[[5,"TrapFrame",0],[5,"Formatter",52],[8,"Result",52],[1,"usize"],[1,"never"],[1,"unit"],[6,"Result",53],[5,"TypeId",54]],"b":[]}],\
["fugit",{"doc":"<code>fugit</code> provides a comprehensive library of <code>Duration</code> and …","t":"FKKKKIIIIIIMMNNNNFIIIMMNNNNIIIIIIIIIIIIIIIFKKIIIIIIIIIIIINNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNMMNNMMNNNNNNNNNNNMMNNNNMMNNNNMMNNMMNNNNMMNNMMNNMMNNNNNNNNNNMMNNNNMMNNNNNNNNNNNNNNMMNNMMNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNN","n":["Duration","ExtU32","ExtU32Ceil","ExtU64","ExtU64Ceil","Hertz","HertzU32","HertzU64","HoursDuration","HoursDurationU32","HoursDurationU64","Hz","Hz","Hz","Hz","Hz","Hz","Instant","Kilohertz","KilohertzU32","KilohertzU64","MHz","MHz","MHz","MHz","MHz","MHz","Megahertz","MegahertzU32","MegahertzU64","MicrosDuration","MicrosDurationU32","MicrosDurationU64","MillisDuration","MillisDurationU32","MillisDurationU64","MinutesDuration","MinutesDurationU32","MinutesDurationU64","NanosDuration","NanosDurationU32","NanosDurationU64","Rate","RateExtU32","RateExtU64","SecsDuration","SecsDurationU32","SecsDurationU64","TimerDuration","TimerDurationU32","TimerDurationU64","TimerInstant","TimerInstantU32","TimerInstantU64","TimerRate","TimerRateU32","TimerRateU64","add","add","add","add","add","add","add","add","add","add_assign","add_assign","add_assign","add_assign","add_assign","add_assign","add_assign","add_assign","add_assign","borrow","borrow","borrow","borrow_mut","borrow_mut","borrow_mut","checked_add","checked_add","checked_add","checked_add","checked_add_duration","checked_add_duration","checked_duration_since","checked_duration_since","checked_sub","checked_sub","checked_sub","checked_sub","checked_sub_duration","checked_sub_duration","clone","clone","clone","cmp","cmp","cmp","cmp","cmp","cmp","const_cmp","const_cmp","const_eq","const_eq","const_eq","const_eq","const_partial_cmp","const_partial_cmp","const_partial_cmp","const_partial_cmp","const_try_from","const_try_from","const_try_from","const_try_from","const_try_into","const_try_into","const_try_into","const_try_into","convert","convert","convert","convert","div","div","div","div","div","div","div","div","div_assign","div_assign","div_assign","div_assign","duration_since_epoch","duration_since_epoch","eq","eq","eq","eq","eq","eq","eq","eq","eq","eq","fmt","fmt","fmt","fmt","fmt","fmt","fmt","fmt","fmt","from","from","from","from","from","from_duration","from_duration","from_rate","from_rate","from_raw","from_raw","from_ticks","from_ticks","from_ticks","from_ticks","hours","hours","hours","hours","hours_at_least","hours_at_least","hours_at_least","hours_at_least","into","into","into","into_duration","into_duration","into_rate","into_rate","is_zero","is_zero","kHz","kHz","kHz","kHz","kHz","kHz","micros","micros","micros","micros","micros","micros","micros_at_least","micros_at_least","micros_at_least","micros_at_least","millis","millis","millis","millis","millis","millis","millis_at_least","millis_at_least","millis_at_least","millis_at_least","minutes","minutes","minutes","minutes","minutes_at_least","minutes_at_least","minutes_at_least","minutes_at_least","mul","mul","mul","mul","mul_assign","mul_assign","mul_assign","mul_assign","nanos","nanos","nanos","nanos","nanos","nanos","nanos_at_least","nanos_at_least","nanos_at_least","nanos_at_least","partial_cmp","partial_cmp","partial_cmp","partial_cmp","partial_cmp","partial_cmp","partial_cmp","partial_cmp","partial_cmp","partial_cmp","raw","raw","secs","secs","secs","secs","secs_at_least","secs_at_least","secs_at_least","secs_at_least","sub","sub","sub","sub","sub","sub","sub","sub","sub","sub","sub","sub_assign","sub_assign","sub_assign","sub_assign","sub_assign","sub_assign","sub_assign","ticks","ticks","ticks","ticks","to_Hz","to_Hz","to_MHz","to_MHz","to_hours","to_hours","to_kHz","to_kHz","to_micros","to_micros","to_millis","to_millis","to_minutes","to_minutes","to_nanos","to_nanos","to_secs","to_secs","try_from","try_from","try_from","try_from","try_from","try_from_duration","try_from_duration","try_from_rate","try_from_rate","try_into","try_into","try_into","try_into_duration","try_into_duration","try_into_rate","try_into_rate","type_id","type_id","type_id"],"q":[[0,"fugit"],[322,"core::option"],[323,"core::clone"],[324,"core::cmp"],[325,"core::fmt"],[326,"core::fmt"],[327,"core::any"]],"d":["Represents a duration of time.","Extension trait for simple short-hands for u32 Durations","Extension trait for simple short-hands for u32 Durations …","Extension trait for simple short-hands for u64 Durations","Extension trait for simple short-hands for u64 Durations …","Alias for hertz rate","Alias for hertz rate (<code>u32</code> backing storage)","Alias for hertz rate (<code>u64</code> backing storage)","Alias for hours duration","Alias for hours duration (<code>u32</code> backing storage)","Alias for hours duration (<code>u64</code> backing storage)","Shorthand for creating a rate which represents hertz.","Shorthand for creating a rate which represents hertz.","Shorthand for creating a duration which represents hertz.","Shorthand for creating a duration which represents hertz.","Shorthand for creating a rate which represents hertz.","Shorthand for creating a rate which represents hertz.","Represents an instant in time.","Alias for kilohertz rate","Alias for kilohertz rate (<code>u32</code> backing storage)","Alias for kilohertz rate (<code>u64</code> backing storage)","Shorthand for creating a rate which represents megahertz.","Shorthand for creating a rate which represents megahertz.","Shorthand for creating a duration which represents …","Shorthand for creating a duration which represents …","Shorthand for creating a rate which represents megahertz.","Shorthand for creating a rate which represents megahertz.","Alias for megahertz rate","Alias for megahertz rate (<code>u32</code> backing storage)","Alias for megahertz rate (<code>u64</code> backing storage)","Alias for microsecond duration","Alias for microsecond duration (<code>u32</code> backing storage)","Alias for microsecond duration (<code>u64</code> backing storage)","Alias for millisecond duration","Alias for millisecond duration (<code>u32</code> backing storage)","Alias for millisecond duration (<code>u64</code> backing storage)","Alias for minutes duration","Alias for minutes duration (<code>u32</code> backing storage)","Alias for minutes duration (<code>u64</code> backing storage)","Alias for nanosecond duration","Alias for nanosecond duration (<code>u32</code> backing storage)","Alias for nanosecond duration (<code>u64</code> backing storage)","Represents a frequency.","Extension trait for simple short-hands for u32 Rate","Extension trait for simple short-hands for u64 Rate","Alias for second duration","Alias for second duration (<code>u32</code> backing storage)","Alias for second duration (<code>u64</code> backing storage)","Alias for durations that come from timers with a specific …","Alias for durations that come from timers with a specific …","Alias for durations that come from timers with a specific …","Alias for instants that come from timers with a specific …","Alias for instants that come from timers with a specific …","Alias for instants that come from timers with a specific …","Alias for rate that come from timers with a specific …","Alias for rate that come from timers with a specific …","Alias for rate that come from timers with a specific …","","","","","","","","","","","","","","","","","","","","","","","","","Add two durations while checking for overflow.","Add two durations while checking for overflow.","Add two rates while checking for overflow.","Add two rates while checking for overflow.","Add a <code>Duration</code> to an <code>Instant</code> while checking for overflow.","Add a <code>Duration</code> to an <code>Instant</code> while checking for overflow.","Duration between <code>Instant</code>s.","Duration between <code>Instant</code>s.","Subtract two durations while checking for overflow.","Subtract two durations while checking for overflow.","Subtract two rates while checking for overflow.","Subtract two rates while checking for overflow.","Subtract a <code>Duration</code> from an <code>Instant</code> while checking for …","Subtract a <code>Duration</code> from an <code>Instant</code> while checking for …","","","","","","This implementation deviates from the definition of …","This implementation deviates from the definition of …","","","Const comparison of <code>Instant</code>s.","Const comparison of <code>Instant</code>s.","Const equality check.","Const equality check.","Const equality check.","Const equality check.","Const partial comparison.","Const partial comparison.","Const partial comparison.","Const partial comparison.","Const try from, checking for overflow.","Const try from, checking for overflow.","Const try from, checking for overflow.","Const try from, checking for overflow.","Const try into, checking for overflow.","Const try into, checking for overflow.","Const try into, checking for overflow.","Const try into, checking for overflow.","Convert between bases for a duration.","Convert between bases for a duration.","Convert between bases for a rate.","Convert between bases for a rate.","","","","","","","","","","","","","Duration between since the start of the <code>Instant</code>. This …","Duration between since the start of the <code>Instant</code>. This …","","","","","","","","","","","","","","","","","","","","Returns the argument unchanged.","","Returns the argument unchanged.","","Returns the argument unchanged.","Convert from duration to rate.","Convert from duration to rate.","Convert from rate to duration.","Convert from rate to duration.","Create a <code>Rate</code> from a raw value.","Create a <code>Rate</code> from a raw value.","Create a <code>Duration</code> from a ticks value.","Create a <code>Duration</code> from a ticks value.","Create an <code>Instant</code> from a ticks value.","Create an <code>Instant</code> from a ticks value.","Shorthand for creating a duration which represents hours.","Shorthand for creating a duration which represents hours.","Shorthand for creating a duration which represents hours.","Shorthand for creating a duration which represents hours.","Shorthand for creating a duration which represents hours.","Shorthand for creating a duration which represents hours.","Shorthand for creating a duration which represents hours …","Shorthand for creating a duration which represents hours …","Calls <code>U::from(self)</code>.","Calls <code>U::from(self)</code>.","Calls <code>U::from(self)</code>.","Convert from rate to duration.","Convert from rate to duration.","Convert from duration to rate.","Convert from duration to rate.","Returns true if this <code>Duration</code> spans no time","Returns true if this <code>Duration</code> spans no time","Shorthand for creating a rate which represents kilohertz.","Shorthand for creating a rate which represents kilohertz.","Shorthand for creating a duration which represents …","Shorthand for creating a duration which represents …","Shorthand for creating a rate which represents kilohertz.","Shorthand for creating a rate which represents kilohertz.","Shorthand for creating a duration which represents …","Shorthand for creating a duration which represents …","Shorthand for creating a duration which represents …","Shorthand for creating a duration which represents …","Shorthand for creating a rate which represents …","Shorthand for creating a rate which represents …","Shorthand for creating a duration which represents …","Shorthand for creating a duration which represents …","Shorthand for creating a duration which represents …","Shorthand for creating a duration which represents …","Shorthand for creating a duration which represents …","Shorthand for creating a duration which represents …","Shorthand for creating a duration which represents …","Shorthand for creating a duration which represents …","Shorthand for creating a rate which represents …","Shorthand for creating a rate which represents …","Shorthand for creating a duration which represents …","Shorthand for creating a duration which represents …","Shorthand for creating a duration which represents …","Shorthand for creating a duration which represents …","Shorthand for creating a duration which represents minutes.","Shorthand for creating a duration which represents minutes.","Shorthand for creating a duration which represents minutes.","Shorthand for creating a duration which represents minutes.","Shorthand for creating a duration which represents minutes.","Shorthand for creating a duration which represents minutes.","Shorthand for creating a duration which represents minutes …","Shorthand for creating a duration which represents minutes …","","","","","","","","","Shorthand for creating a duration which represents …","Shorthand for creating a duration which represents …","Shorthand for creating a duration which represents …","Shorthand for creating a duration which represents …","Shorthand for creating a rate which represents nanoseconds.","Shorthand for creating a rate which represents nanoseconds.","Shorthand for creating a duration which represents …","Shorthand for creating a duration which represents …","Shorthand for creating a duration which represents …","Shorthand for creating a duration which represents …","","","","","This implementation deviates from the definition of …","This implementation deviates from the definition of …","","","","","Extract the raw value from a <code>Rate</code>.","Extract the raw value from a <code>Rate</code>.","Shorthand for creating a duration which represents seconds.","Shorthand for creating a duration which represents seconds.","Shorthand for creating a duration which represents seconds.","Shorthand for creating a duration which represents seconds.","Shorthand for creating a duration which represents seconds.","Shorthand for creating a duration which represents seconds.","Shorthand for creating a duration which represents seconds …","Shorthand for creating a duration which represents seconds …","","","","","","","","","","","","","","","","","","","Extract the ticks from a <code>Duration</code>.","Extract the ticks from a <code>Duration</code>.","Extract the ticks from an <code>Instant</code>.","Extract the ticks from an <code>Instant</code>.","Convert the Rate to an interger number of Hz.","Convert the Rate to an interger number of Hz.","Convert the Rate to an interger number of MHz.","Convert the Rate to an interger number of MHz.","Convert the Duration to an integer number of hours.","Convert the Duration to an integer number of hours.","Convert the Rate to an interger number of kHz.","Convert the Rate to an interger number of kHz.","Convert the Duration to an integer number of microseconds.","Convert the Duration to an integer number of microseconds.","Convert the Duration to an integer number of milliseconds.","Convert the Duration to an integer number of milliseconds.","Convert the Duration to an integer number of minutes.","Convert the Duration to an integer number of minutes.","Convert the Duration to an integer number of nanoseconds.","Convert the Duration to an integer number of nanoseconds.","Convert the Duration to an integer number of seconds.","Convert the Duration to an integer number of seconds.","","","","","","Const try from duration, checking for divide-by-zero.","Const try from duration, checking for divide-by-zero.","Const try from rate, checking for divide-by-zero.","Const try from rate, checking for divide-by-zero.","","","","Const try into duration, checking for divide-by-zero.","Const try into duration, checking for divide-by-zero.","Const try into rate, checking for divide-by-zero.","Const try into rate, checking for divide-by-zero.","","",""],"i":[0,0,0,0,0,0,0,0,0,0,0,1,4,6,6,3,3,0,0,0,0,1,4,6,6,3,3,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,6,6,6,7,7,7,3,3,3,6,6,6,7,7,7,3,3,3,6,7,3,6,7,3,6,6,3,3,7,7,7,7,6,6,3,3,7,7,6,7,3,6,6,7,7,3,3,7,7,6,6,3,3,6,6,3,3,6,6,3,3,6,6,3,3,6,6,3,3,6,6,6,6,3,3,3,3,6,6,3,3,7,7,6,6,6,6,7,7,3,3,3,3,6,6,6,7,7,7,3,3,3,6,6,7,3,3,3,3,6,6,3,3,6,6,7,7,16,17,6,6,18,19,6,6,6,7,3,3,3,6,6,6,6,1,4,6,6,3,3,16,17,6,6,3,3,18,19,6,6,16,17,6,6,3,3,18,19,6,6,16,17,6,6,18,19,6,6,6,6,3,3,6,6,3,3,16,17,6,6,3,3,18,19,6,6,6,6,6,6,7,7,3,3,3,3,3,3,16,17,6,6,18,19,6,6,6,6,6,7,7,7,7,7,3,3,3,6,6,6,7,7,7,3,6,6,7,7,3,3,3,3,6,6,3,3,6,6,6,6,6,6,6,6,6,6,6,6,7,3,3,3,3,6,6,6,7,3,3,3,6,6,6,7,3],"f":"```````````{b{{f{d}}}}{h{{f{j}}}}{d{{l{d}}}}{j{{l{j}}}}{d{{f{d}}}}{j{{f{j}}}}````543210``````````````````````````````{{{l{d}}{l{d}}}c{}}{{{l{j}}{l{d}}}c{}}{{{l{j}}{l{j}}}c{}}{{{n{d}}{l{d}}}c{}}{{{n{j}}{l{j}}}c{}}{{{n{j}}{l{d}}}c{}}{{{f{j}}{f{j}}}c{}}{{{f{d}}{f{d}}}c{}}{{{f{j}}{f{d}}}c{}}{{{l{d}}{l{d}}}A`}{{{l{j}}{l{d}}}A`}{{{l{j}}{l{j}}}A`}{{{n{d}}{l{d}}}A`}{{{n{j}}{l{d}}}A`}{{{n{j}}{l{j}}}A`}{{{f{j}}{f{d}}}A`}{{{f{j}}{f{j}}}A`}{{{f{d}}{f{d}}}A`}{ce{}{}}00000{{{l{j}}{l{j}}}{{Ab{{l{j}}}}}}{{{l{d}}{l{d}}}{{Ab{{l{d}}}}}}{{{f{d}}{f{d}}}{{Ab{{f{d}}}}}}{{{f{j}}{f{j}}}{{Ab{{f{j}}}}}}{{{n{j}}{l{j}}}{{Ab{{n{j}}}}}}{{{n{d}}{l{d}}}{{Ab{{n{d}}}}}}{{{n{d}}{n{d}}}{{Ab{{l{d}}}}}}{{{n{j}}{n{j}}}{{Ab{{l{j}}}}}}765432{{{l{c}}}{{l{c}}}Ad}{{{n{c}}}{{n{c}}}Ad}{{{f{c}}}{{f{c}}}Ad}{{{l{d}}{l{d}}}Af}{{{l{j}}{l{j}}}Af}{{{n{j}}{n{j}}}Af}{{{n{d}}{n{d}}}Af}{{{f{j}}{f{j}}}Af}{{{f{d}}{f{d}}}Af}23{{{l{d}}{l{d}}}Ah}{{{l{j}}{l{j}}}Ah}{{{f{j}}{f{j}}}Ah}{{{f{d}}{f{d}}}Ah}{{{l{j}}{l{j}}}{{Ab{Af}}}}{{{l{d}}{l{d}}}{{Ab{Af}}}}{{{f{d}}{f{d}}}{{Ab{Af}}}}{{{f{j}}{f{j}}}{{Ab{Af}}}}{{{l{d}}}{{Ab{{l{d}}}}}}{{{l{j}}}{{Ab{{l{j}}}}}}{{{f{j}}}{{Ab{{f{j}}}}}}{{{f{d}}}{{Ab{{f{d}}}}}}2301{{{l{j}}}{{l{j}}}}{{{l{d}}}{{l{d}}}}{{{f{d}}}{{f{d}}}}{{{f{j}}}{{f{j}}}}{{{l{j}}d}c{}}{{{l{d}}{l{d}}}c{}}{{{l{j}}{l{j}}}c{}}{{{l{d}}d}c{}}{{{f{j}}{f{j}}}c{}}{{{f{j}}d}c{}}{{{f{d}}d}c{}}{{{f{d}}{f{d}}}c{}}{{{l{j}}d}A`}{{{l{d}}d}A`}{{{f{d}}d}A`}{{{f{j}}d}A`}{{{n{j}}}{{l{j}}}}{{{n{d}}}{{l{d}}}}{{{l{d}}{l{d}}}Ah}{{{l{j}}{l{d}}}Ah}{{{l{d}}{l{j}}}Ah}{{{l{j}}{l{j}}}Ah}{{{n{d}}{n{d}}}Ah}{{{n{j}}{n{j}}}Ah}{{{f{d}}{f{j}}}Ah}{{{f{d}}{f{d}}}Ah}{{{f{j}}{f{d}}}Ah}{{{f{j}}{f{j}}}Ah}{{{l{c}}Aj}AlAn}{{{l{j}}Aj}Al}{{{l{d}}Aj}Al}{{{n{j}}Aj}Al}{{{n{c}}Aj}AlAn}{{{n{d}}Aj}Al}{{{f{j}}Aj}Al}{{{f{d}}Aj}Al}{{{f{c}}Aj}AlAn}{cc{}}{{{l{d}}}{{l{j}}}}1{{{f{d}}}{{f{j}}}}2{{{l{j}}}{{f{j}}}}{{{l{d}}}{{f{d}}}}{{{f{d}}}{{l{d}}}}{{{f{j}}}{{l{j}}}}{d{{f{d}}}}{j{{f{j}}}}{d{{l{d}}}}{j{{l{j}}}}{j{{n{j}}}}{d{{n{d}}}}{B`{{l{d}}}}{Bb{{l{j}}}}54{Bd{{l{d}}}}{Bf{{l{j}}}}76{ce{}{}}00;<>={{{l{j}}}Ah}{{{l{d}}}Ah}{b{{f{d}}}}{h{{f{j}}}};<>=87<;>=65;<87<;>=65<;87;<65;<{{{l{d}}d}c{}}{{{l{j}}d}c{}}{{{f{d}}d}c{}}{{{f{j}}d}c{}}{{{l{d}}d}A`}{{{l{j}}d}A`}{{{f{j}}d}A`}{{{f{d}}d}A`}{B`{{l{d}}}}{Bb{{l{j}}}}{d{{l{d}}}}{j{{l{j}}}}{j{{f{j}}}}{d{{f{d}}}}{Bd{{l{d}}}}{Bf{{l{j}}}}54{{{l{d}}{l{d}}}{{Ab{Af}}}}{{{l{d}}{l{j}}}{{Ab{Af}}}}{{{l{j}}{l{d}}}{{Ab{Af}}}}{{{l{j}}{l{j}}}{{Ab{Af}}}}{{{n{j}}{n{j}}}{{Ab{Af}}}}{{{n{d}}{n{d}}}{{Ab{Af}}}}{{{f{j}}{f{d}}}{{Ab{Af}}}}{{{f{j}}{f{j}}}{{Ab{Af}}}}{{{f{d}}{f{d}}}{{Ab{Af}}}}{{{f{d}}{f{j}}}{{Ab{Af}}}}{{{f{j}}}j}{{{f{d}}}d}{B`{{l{d}}}}{Bb{{l{j}}}}{d{{l{d}}}}{j{{l{j}}}}{Bd{{l{d}}}}{Bf{{l{j}}}}23{{{l{j}}{l{d}}}c{}}{{{l{d}}{l{d}}}c{}}{{{l{j}}{l{j}}}c{}}{{{n{j}}{n{j}}}c{}}{{{n{d}}{n{d}}}c{}}{{{n{j}}{l{d}}}c{}}{{{n{j}}{l{j}}}c{}}{{{n{d}}{l{d}}}c{}}{{{f{j}}{f{d}}}c{}}{{{f{j}}{f{j}}}c{}}{{{f{d}}{f{d}}}c{}}{{{l{d}}{l{d}}}A`}{{{l{j}}{l{d}}}A`}{{{l{j}}{l{j}}}A`}{{{n{d}}{l{d}}}A`}{{{n{j}}{l{d}}}A`}{{{n{j}}{l{j}}}A`}{{{f{j}}{f{d}}}A`}{{{l{d}}}d}{{{l{j}}}j}{{{n{j}}}j}{{{n{d}}}d}{{{f{j}}}j}{{{f{d}}}d}1054105454544545{{{l{j}}}{{Bh{{l{d}}A`}}}}{c{{Bh{e}}}{}{}}0{{{f{j}}}{{Bh{{f{d}}A`}}}}1{{{l{d}}}{{Ab{{f{d}}}}}}{{{l{j}}}{{Ab{{f{j}}}}}}{{{f{j}}}{{Ab{{l{j}}}}}}{{{f{d}}}{{Ab{{l{d}}}}}}5551032{cBj{}}00","c":[],"p":[[10,"RateExtU32",0],[1,"u32"],[5,"Rate",0],[10,"RateExtU64",0],[1,"u64"],[5,"Duration",0],[5,"Instant",0],[1,"unit"],[6,"Option",322],[10,"Clone",323],[6,"Ordering",324],[1,"bool"],[5,"Formatter",325],[8,"Result",325],[10,"Debug",325],[10,"ExtU32",0],[10,"ExtU64",0],[10,"ExtU32Ceil",0],[10,"ExtU64Ceil",0],[6,"Result",326],[5,"TypeId",327]],"b":[[13,"impl-Duration%3Cu32,+NOM,+DENOM%3E"],[14,"impl-Duration%3Cu64,+NOM,+DENOM%3E"],[15,"impl-Rate%3Cu32,+NOM,+DENOM%3E"],[16,"impl-Rate%3Cu64,+NOM,+DENOM%3E"],[23,"impl-Duration%3Cu32,+NOM,+DENOM%3E"],[24,"impl-Duration%3Cu64,+NOM,+DENOM%3E"],[25,"impl-Rate%3Cu32,+NOM,+DENOM%3E"],[26,"impl-Rate%3Cu64,+NOM,+DENOM%3E"],[57,"impl-Add-for-Duration%3Cu32,+NOM,+DENOM%3E"],[58,"impl-Add%3CDuration%3Cu32,+NOM,+DENOM%3E%3E-for-Duration%3Cu64,+NOM,+DENOM%3E"],[59,"impl-Add-for-Duration%3Cu64,+NOM,+DENOM%3E"],[60,"impl-Add%3CDuration%3Cu32,+NOM,+DENOM%3E%3E-for-Instant%3Cu32,+NOM,+DENOM%3E"],[61,"impl-Add%3CDuration%3Cu64,+NOM,+DENOM%3E%3E-for-Instant%3Cu64,+NOM,+DENOM%3E"],[62,"impl-Add%3CDuration%3Cu32,+NOM,+DENOM%3E%3E-for-Instant%3Cu64,+NOM,+DENOM%3E"],[63,"impl-Add-for-Rate%3Cu64,+NOM,+DENOM%3E"],[64,"impl-Add-for-Rate%3Cu32,+NOM,+DENOM%3E"],[65,"impl-Add%3CRate%3Cu32,+NOM,+DENOM%3E%3E-for-Rate%3Cu64,+NOM,+DENOM%3E"],[66,"impl-AddAssign-for-Duration%3Cu32,+NOM,+DENOM%3E"],[67,"impl-AddAssign%3CDuration%3Cu32,+NOM,+DENOM%3E%3E-for-Duration%3Cu64,+NOM,+DENOM%3E"],[68,"impl-AddAssign-for-Duration%3Cu64,+NOM,+DENOM%3E"],[69,"impl-AddAssign%3CDuration%3Cu32,+NOM,+DENOM%3E%3E-for-Instant%3Cu32,+NOM,+DENOM%3E"],[70,"impl-AddAssign%3CDuration%3Cu32,+NOM,+DENOM%3E%3E-for-Instant%3Cu64,+NOM,+DENOM%3E"],[71,"impl-AddAssign%3CDuration%3Cu64,+NOM,+DENOM%3E%3E-for-Instant%3Cu64,+NOM,+DENOM%3E"],[72,"impl-AddAssign%3CRate%3Cu32,+NOM,+DENOM%3E%3E-for-Rate%3Cu64,+NOM,+DENOM%3E"],[73,"impl-AddAssign-for-Rate%3Cu64,+NOM,+DENOM%3E"],[74,"impl-AddAssign-for-Rate%3Cu32,+NOM,+DENOM%3E"],[81,"impl-Duration%3Cu64,+NOM,+DENOM%3E"],[82,"impl-Duration%3Cu32,+NOM,+DENOM%3E"],[83,"impl-Rate%3Cu32,+NOM,+DENOM%3E"],[84,"impl-Rate%3Cu64,+NOM,+DENOM%3E"],[85,"impl-Instant%3Cu64,+NOM,+DENOM%3E"],[86,"impl-Instant%3Cu32,+NOM,+DENOM%3E"],[87,"impl-Instant%3Cu32,+NOM,+DENOM%3E"],[88,"impl-Instant%3Cu64,+NOM,+DENOM%3E"],[89,"impl-Duration%3Cu64,+NOM,+DENOM%3E"],[90,"impl-Duration%3Cu32,+NOM,+DENOM%3E"],[91,"impl-Rate%3Cu32,+NOM,+DENOM%3E"],[92,"impl-Rate%3Cu64,+NOM,+DENOM%3E"],[93,"impl-Instant%3Cu64,+NOM,+DENOM%3E"],[94,"impl-Instant%3Cu32,+NOM,+DENOM%3E"],[98,"impl-Ord-for-Duration%3Cu32,+NOM,+DENOM%3E"],[99,"impl-Ord-for-Duration%3Cu64,+NOM,+DENOM%3E"],[100,"impl-Ord-for-Instant%3Cu64,+NOM,+DENOM%3E"],[101,"impl-Ord-for-Instant%3Cu32,+NOM,+DENOM%3E"],[102,"impl-Ord-for-Rate%3Cu64,+NOM,+DENOM%3E"],[103,"impl-Ord-for-Rate%3Cu32,+NOM,+DENOM%3E"],[104,"impl-Instant%3Cu32,+NOM,+DENOM%3E"],[105,"impl-Instant%3Cu64,+NOM,+DENOM%3E"],[106,"impl-Duration%3Cu32,+NOM,+DENOM%3E"],[107,"impl-Duration%3Cu64,+NOM,+DENOM%3E"],[108,"impl-Rate%3Cu64,+NOM,+DENOM%3E"],[109,"impl-Rate%3Cu32,+NOM,+DENOM%3E"],[110,"impl-Duration%3Cu64,+NOM,+DENOM%3E"],[111,"impl-Duration%3Cu32,+NOM,+DENOM%3E"],[112,"impl-Rate%3Cu32,+NOM,+DENOM%3E"],[113,"impl-Rate%3Cu64,+NOM,+DENOM%3E"],[114,"impl-Duration%3Cu32,+NOM,+DENOM%3E"],[115,"impl-Duration%3Cu64,+NOM,+DENOM%3E"],[116,"impl-Rate%3Cu64,+NOM,+DENOM%3E"],[117,"impl-Rate%3Cu32,+NOM,+DENOM%3E"],[118,"impl-Duration%3Cu64,+NOM,+DENOM%3E"],[119,"impl-Duration%3Cu32,+NOM,+DENOM%3E"],[120,"impl-Rate%3Cu32,+NOM,+DENOM%3E"],[121,"impl-Rate%3Cu64,+NOM,+DENOM%3E"],[122,"impl-Duration%3Cu64,+NOM,+DENOM%3E"],[123,"impl-Duration%3Cu32,+NOM,+DENOM%3E"],[124,"impl-Rate%3Cu32,+NOM,+DENOM%3E"],[125,"impl-Rate%3Cu64,+NOM,+DENOM%3E"],[126,"impl-Div%3Cu32%3E-for-Duration%3Cu64,+NOM,+DENOM%3E"],[127,"impl-Div%3CDuration%3Cu32,+R_NOM,+R_DENOM%3E%3E-for-Duration%3Cu32,+L_NOM,+L_DENOM%3E"],[128,"impl-Div%3CDuration%3Cu64,+R_NOM,+R_DENOM%3E%3E-for-Duration%3Cu64,+L_NOM,+L_DENOM%3E"],[129,"impl-Div%3Cu32%3E-for-Duration%3Cu32,+NOM,+DENOM%3E"],[130,"impl-Div%3CRate%3Cu64,+R_NOM,+R_DENOM%3E%3E-for-Rate%3Cu64,+L_NOM,+L_DENOM%3E"],[131,"impl-Div%3Cu32%3E-for-Rate%3Cu64,+NOM,+DENOM%3E"],[132,"impl-Div%3Cu32%3E-for-Rate%3Cu32,+NOM,+DENOM%3E"],[133,"impl-Div%3CRate%3Cu32,+R_NOM,+R_DENOM%3E%3E-for-Rate%3Cu32,+L_NOM,+L_DENOM%3E"],[134,"impl-DivAssign%3Cu32%3E-for-Duration%3Cu64,+NOM,+DENOM%3E"],[135,"impl-DivAssign%3Cu32%3E-for-Duration%3Cu32,+NOM,+DENOM%3E"],[136,"impl-DivAssign%3Cu32%3E-for-Rate%3Cu32,+NOM,+DENOM%3E"],[137,"impl-DivAssign%3Cu32%3E-for-Rate%3Cu64,+NOM,+DENOM%3E"],[138,"impl-Instant%3Cu64,+NOM,+DENOM%3E"],[139,"impl-Instant%3Cu32,+NOM,+DENOM%3E"],[140,"impl-PartialEq%3CDuration%3Cu32,+R_NOM,+R_DENOM%3E%3E-for-Duration%3Cu32,+L_NOM,+L_DENOM%3E"],[141,"impl-PartialEq%3CDuration%3Cu32,+R_NOM,+R_DENOM%3E%3E-for-Duration%3Cu64,+L_NOM,+L_DENOM%3E"],[142,"impl-PartialEq%3CDuration%3Cu64,+R_NOM,+R_DENOM%3E%3E-for-Duration%3Cu32,+L_NOM,+L_DENOM%3E"],[143,"impl-PartialEq%3CDuration%3Cu64,+R_NOM,+R_DENOM%3E%3E-for-Duration%3Cu64,+L_NOM,+L_DENOM%3E"],[144,"impl-PartialEq-for-Instant%3Cu32,+NOM,+DENOM%3E"],[145,"impl-PartialEq-for-Instant%3Cu64,+NOM,+DENOM%3E"],[146,"impl-PartialEq%3CRate%3Cu64,+R_NOM,+R_DENOM%3E%3E-for-Rate%3Cu32,+L_NOM,+L_DENOM%3E"],[147,"impl-PartialEq%3CRate%3Cu32,+R_NOM,+R_DENOM%3E%3E-for-Rate%3Cu32,+L_NOM,+L_DENOM%3E"],[148,"impl-PartialEq%3CRate%3Cu32,+R_NOM,+R_DENOM%3E%3E-for-Rate%3Cu64,+L_NOM,+L_DENOM%3E"],[149,"impl-PartialEq%3CRate%3Cu64,+R_NOM,+R_DENOM%3E%3E-for-Rate%3Cu64,+L_NOM,+L_DENOM%3E"],[150,"impl-Debug-for-Duration%3CT,+NOM,+DENOM%3E"],[151,"impl-Display-for-Duration%3Cu64,+NOM,+DENOM%3E"],[152,"impl-Display-for-Duration%3Cu32,+NOM,+DENOM%3E"],[153,"impl-Display-for-Instant%3Cu64,+NOM,+DENOM%3E"],[154,"impl-Debug-for-Instant%3CT,+NOM,+DENOM%3E"],[155,"impl-Display-for-Instant%3Cu32,+NOM,+DENOM%3E"],[156,"impl-Display-for-Rate%3Cu64,+NOM,+DENOM%3E"],[157,"impl-Display-for-Rate%3Cu32,+NOM,+DENOM%3E"],[158,"impl-Debug-for-Rate%3CT,+NOM,+DENOM%3E"],[164,"impl-Rate%3Cu64,+NOM,+DENOM%3E"],[165,"impl-Rate%3Cu32,+NOM,+DENOM%3E"],[166,"impl-Duration%3Cu32,+NOM,+DENOM%3E"],[167,"impl-Duration%3Cu64,+NOM,+DENOM%3E"],[168,"impl-Rate%3Cu32,+NOM,+DENOM%3E"],[169,"impl-Rate%3Cu64,+NOM,+DENOM%3E"],[170,"impl-Duration%3Cu32,+NOM,+DENOM%3E"],[171,"impl-Duration%3Cu64,+NOM,+DENOM%3E"],[172,"impl-Instant%3Cu64,+NOM,+DENOM%3E"],[173,"impl-Instant%3Cu32,+NOM,+DENOM%3E"],[176,"impl-Duration%3Cu32,+NOM,+DENOM%3E"],[177,"impl-Duration%3Cu64,+NOM,+DENOM%3E"],[180,"impl-Duration%3Cu32,+NOM,+DENOM%3E"],[181,"impl-Duration%3Cu64,+NOM,+DENOM%3E"],[185,"impl-Rate%3Cu64,+NOM,+DENOM%3E"],[186,"impl-Rate%3Cu32,+NOM,+DENOM%3E"],[187,"impl-Duration%3Cu64,+NOM,+DENOM%3E"],[188,"impl-Duration%3Cu32,+NOM,+DENOM%3E"],[189,"impl-Duration%3Cu64,+NOM,+DENOM%3E"],[190,"impl-Duration%3Cu32,+NOM,+DENOM%3E"],[193,"impl-Duration%3Cu64,+NOM,+DENOM%3E"],[194,"impl-Duration%3Cu32,+NOM,+DENOM%3E"],[195,"impl-Rate%3Cu32,+NOM,+DENOM%3E"],[196,"impl-Rate%3Cu64,+NOM,+DENOM%3E"],[199,"impl-Duration%3Cu32,+NOM,+DENOM%3E"],[200,"impl-Duration%3Cu64,+NOM,+DENOM%3E"],[201,"impl-Rate%3Cu32,+NOM,+DENOM%3E"],[202,"impl-Rate%3Cu64,+NOM,+DENOM%3E"],[205,"impl-Duration%3Cu64,+NOM,+DENOM%3E"],[206,"impl-Duration%3Cu32,+NOM,+DENOM%3E"],[209,"impl-Duration%3Cu32,+NOM,+DENOM%3E"],[210,"impl-Duration%3Cu64,+NOM,+DENOM%3E"],[211,"impl-Rate%3Cu32,+NOM,+DENOM%3E"],[212,"impl-Rate%3Cu64,+NOM,+DENOM%3E"],[215,"impl-Duration%3Cu32,+NOM,+DENOM%3E"],[216,"impl-Duration%3Cu64,+NOM,+DENOM%3E"],[219,"impl-Duration%3Cu64,+NOM,+DENOM%3E"],[220,"impl-Duration%3Cu32,+NOM,+DENOM%3E"],[223,"impl-Duration%3Cu64,+NOM,+DENOM%3E"],[224,"impl-Duration%3Cu32,+NOM,+DENOM%3E"],[225,"impl-Mul%3Cu32%3E-for-Duration%3Cu32,+NOM,+DENOM%3E"],[226,"impl-Mul%3Cu32%3E-for-Duration%3Cu64,+NOM,+DENOM%3E"],[227,"impl-Mul%3Cu32%3E-for-Rate%3Cu32,+NOM,+DENOM%3E"],[228,"impl-Mul%3Cu32%3E-for-Rate%3Cu64,+NOM,+DENOM%3E"],[229,"impl-MulAssign%3Cu32%3E-for-Duration%3Cu32,+NOM,+DENOM%3E"],[230,"impl-MulAssign%3Cu32%3E-for-Duration%3Cu64,+NOM,+DENOM%3E"],[231,"impl-MulAssign%3Cu32%3E-for-Rate%3Cu64,+NOM,+DENOM%3E"],[232,"impl-MulAssign%3Cu32%3E-for-Rate%3Cu32,+NOM,+DENOM%3E"],[235,"impl-Duration%3Cu32,+NOM,+DENOM%3E"],[236,"impl-Duration%3Cu64,+NOM,+DENOM%3E"],[237,"impl-Rate%3Cu64,+NOM,+DENOM%3E"],[238,"impl-Rate%3Cu32,+NOM,+DENOM%3E"],[241,"impl-Duration%3Cu32,+NOM,+DENOM%3E"],[242,"impl-Duration%3Cu64,+NOM,+DENOM%3E"],[243,"impl-PartialOrd%3CDuration%3Cu32,+R_NOM,+R_DENOM%3E%3E-for-Duration%3Cu32,+L_NOM,+L_DENOM%3E"],[244,"impl-PartialOrd%3CDuration%3Cu64,+R_NOM,+R_DENOM%3E%3E-for-Duration%3Cu32,+L_NOM,+L_DENOM%3E"],[245,"impl-PartialOrd%3CDuration%3Cu32,+R_NOM,+R_DENOM%3E%3E-for-Duration%3Cu64,+L_NOM,+L_DENOM%3E"],[246,"impl-PartialOrd%3CDuration%3Cu64,+R_NOM,+R_DENOM%3E%3E-for-Duration%3Cu64,+L_NOM,+L_DENOM%3E"],[247,"impl-PartialOrd-for-Instant%3Cu64,+NOM,+DENOM%3E"],[248,"impl-PartialOrd-for-Instant%3Cu32,+NOM,+DENOM%3E"],[249,"impl-PartialOrd%3CRate%3Cu32,+R_NOM,+R_DENOM%3E%3E-for-Rate%3Cu64,+L_NOM,+L_DENOM%3E"],[250,"impl-PartialOrd%3CRate%3Cu64,+R_NOM,+R_DENOM%3E%3E-for-Rate%3Cu64,+L_NOM,+L_DENOM%3E"],[251,"impl-PartialOrd%3CRate%3Cu32,+R_NOM,+R_DENOM%3E%3E-for-Rate%3Cu32,+L_NOM,+L_DENOM%3E"],[252,"impl-PartialOrd%3CRate%3Cu64,+R_NOM,+R_DENOM%3E%3E-for-Rate%3Cu32,+L_NOM,+L_DENOM%3E"],[253,"impl-Rate%3Cu64,+NOM,+DENOM%3E"],[254,"impl-Rate%3Cu32,+NOM,+DENOM%3E"],[257,"impl-Duration%3Cu32,+NOM,+DENOM%3E"],[258,"impl-Duration%3Cu64,+NOM,+DENOM%3E"],[261,"impl-Duration%3Cu64,+NOM,+DENOM%3E"],[262,"impl-Duration%3Cu32,+NOM,+DENOM%3E"],[263,"impl-Sub%3CDuration%3Cu32,+NOM,+DENOM%3E%3E-for-Duration%3Cu64,+NOM,+DENOM%3E"],[264,"impl-Sub-for-Duration%3Cu32,+NOM,+DENOM%3E"],[265,"impl-Sub-for-Duration%3Cu64,+NOM,+DENOM%3E"],[266,"impl-Sub-for-Instant%3Cu64,+NOM,+DENOM%3E"],[267,"impl-Sub-for-Instant%3Cu32,+NOM,+DENOM%3E"],[268,"impl-Sub%3CDuration%3Cu32,+NOM,+DENOM%3E%3E-for-Instant%3Cu64,+NOM,+DENOM%3E"],[269,"impl-Sub%3CDuration%3Cu64,+NOM,+DENOM%3E%3E-for-Instant%3Cu64,+NOM,+DENOM%3E"],[270,"impl-Sub%3CDuration%3Cu32,+NOM,+DENOM%3E%3E-for-Instant%3Cu32,+NOM,+DENOM%3E"],[271,"impl-Sub%3CRate%3Cu32,+NOM,+DENOM%3E%3E-for-Rate%3Cu64,+NOM,+DENOM%3E"],[272,"impl-Sub-for-Rate%3Cu64,+NOM,+DENOM%3E"],[273,"impl-Sub-for-Rate%3Cu32,+NOM,+DENOM%3E"],[274,"impl-SubAssign-for-Duration%3Cu32,+NOM,+DENOM%3E"],[275,"impl-SubAssign%3CDuration%3Cu32,+NOM,+DENOM%3E%3E-for-Duration%3Cu64,+NOM,+DENOM%3E"],[276,"impl-SubAssign-for-Duration%3Cu64,+NOM,+DENOM%3E"],[277,"impl-SubAssign%3CDuration%3Cu32,+NOM,+DENOM%3E%3E-for-Instant%3Cu32,+NOM,+DENOM%3E"],[278,"impl-SubAssign%3CDuration%3Cu32,+NOM,+DENOM%3E%3E-for-Instant%3Cu64,+NOM,+DENOM%3E"],[279,"impl-SubAssign%3CDuration%3Cu64,+NOM,+DENOM%3E%3E-for-Instant%3Cu64,+NOM,+DENOM%3E"],[281,"impl-Duration%3Cu32,+NOM,+DENOM%3E"],[282,"impl-Duration%3Cu64,+NOM,+DENOM%3E"],[283,"impl-Instant%3Cu64,+NOM,+DENOM%3E"],[284,"impl-Instant%3Cu32,+NOM,+DENOM%3E"],[285,"impl-Rate%3Cu64,+NOM,+DENOM%3E"],[286,"impl-Rate%3Cu32,+NOM,+DENOM%3E"],[287,"impl-Rate%3Cu64,+NOM,+DENOM%3E"],[288,"impl-Rate%3Cu32,+NOM,+DENOM%3E"],[289,"impl-Duration%3Cu32,+NOM,+DENOM%3E"],[290,"impl-Duration%3Cu64,+NOM,+DENOM%3E"],[291,"impl-Rate%3Cu64,+NOM,+DENOM%3E"],[292,"impl-Rate%3Cu32,+NOM,+DENOM%3E"],[293,"impl-Duration%3Cu32,+NOM,+DENOM%3E"],[294,"impl-Duration%3Cu64,+NOM,+DENOM%3E"],[295,"impl-Duration%3Cu32,+NOM,+DENOM%3E"],[296,"impl-Duration%3Cu64,+NOM,+DENOM%3E"],[297,"impl-Duration%3Cu32,+NOM,+DENOM%3E"],[298,"impl-Duration%3Cu64,+NOM,+DENOM%3E"],[299,"impl-Duration%3Cu64,+NOM,+DENOM%3E"],[300,"impl-Duration%3Cu32,+NOM,+DENOM%3E"],[301,"impl-Duration%3Cu64,+NOM,+DENOM%3E"],[302,"impl-Duration%3Cu32,+NOM,+DENOM%3E"],[308,"impl-Rate%3Cu32,+NOM,+DENOM%3E"],[309,"impl-Rate%3Cu64,+NOM,+DENOM%3E"],[310,"impl-Duration%3Cu64,+NOM,+DENOM%3E"],[311,"impl-Duration%3Cu32,+NOM,+DENOM%3E"],[315,"impl-Rate%3Cu64,+NOM,+DENOM%3E"],[316,"impl-Rate%3Cu32,+NOM,+DENOM%3E"],[317,"impl-Duration%3Cu32,+NOM,+DENOM%3E"],[318,"impl-Duration%3Cu64,+NOM,+DENOM%3E"]]}],\
["gcd",{"doc":"","t":"KHHHHHHHHHHHHHHHHHHHHHHHHMMM","n":["Gcd","binary_nonzero_u128","binary_nonzero_u16","binary_nonzero_u32","binary_nonzero_u64","binary_nonzero_u8","binary_nonzero_usize","binary_u128","binary_u16","binary_u32","binary_u64","binary_u8","binary_usize","euclid_nonzero_u128","euclid_nonzero_u16","euclid_nonzero_u32","euclid_nonzero_u64","euclid_nonzero_u8","euclid_nonzero_usize","euclid_u128","euclid_u16","euclid_u32","euclid_u64","euclid_u8","euclid_usize","gcd","gcd_binary","gcd_euclid"],"q":[[0,"gcd"],[28,"core::num::nonzero"],[29,"core::num::nonzero"]],"d":["","Const binary GCD implementation for <code>NonZeroU128</code>.","Const binary GCD implementation for <code>NonZeroU16</code>.","Const binary GCD implementation for <code>NonZeroU32</code>.","Const binary GCD implementation for <code>NonZeroU64</code>.","Const binary GCD implementation for <code>NonZeroU8</code>.","Const binary GCD implementation for <code>NonZeroUsize</code>.","Const binary GCD implementation for <code>u128</code>.","Const binary GCD implementation for <code>u16</code>.","Const binary GCD implementation for <code>u32</code>.","Const binary GCD implementation for <code>u64</code>.","Const binary GCD implementation for <code>u8</code>.","Const binary GCD implementation for <code>usize</code>.","Const euclid GCD implementation for <code>NonZeroU128</code>.","Const euclid GCD implementation for <code>NonZeroU16</code>.","Const euclid GCD implementation for <code>NonZeroU32</code>.","Const euclid GCD implementation for <code>NonZeroU64</code>.","Const euclid GCD implementation for <code>NonZeroU8</code>.","Const euclid GCD implementation for <code>NonZeroUsize</code>.","Const euclid GCD implementation for <code>u128</code>.","Const euclid GCD implementation for <code>u16</code>.","Const euclid GCD implementation for <code>u32</code>.","Const euclid GCD implementation for <code>u64</code>.","Const euclid GCD implementation for <code>u8</code>.","Const euclid GCD implementation for <code>usize</code>.","Determine greatest common divisor using <code>gcd_binary</code>.","Determine greatest common divisor using the Binary GCD …","Determine greatest common divisor using the Euclidean …"],"i":[0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,13,13,13],"f":"`{{bb}b}{{dd}d}{{ff}f}{{hh}h}{{jj}j}{{ll}l}{{nn}n}{{A`A`}A`}{{AbAb}Ab}{{AdAd}Ad}{{AfAf}Af}{{AhAh}Ah};:9876543210{{AjAj}Aj}00","c":[],"p":[[8,"NonZeroU128",28],[8,"NonZeroU16",28],[8,"NonZeroU32",28],[8,"NonZeroU64",28],[8,"NonZeroU8",28],[8,"NonZeroUsize",28],[1,"u128"],[1,"u16"],[1,"u32"],[1,"u64"],[1,"u8"],[1,"usize"],[10,"Gcd",0]],"b":[]}],\
["nb",{"doc":"Minimal and reusable non-blocking I/O layer","t":"PGPPIPQNNNNNNNNNNNNNNNN","n":["Err","Error","Ok","Other","Result","WouldBlock","block","borrow","borrow_mut","clone","cmp","eq","fmt","from","from","from","hash","into","map","partial_cmp","try_from","try_into","type_id"],"q":[[0,"nb"],[23,"core::clone"],[24,"core::cmp"],[25,"core::cmp"],[26,"core::fmt"],[27,"core::hash"],[28,"core::option"],[29,"core::cmp"],[30,"core::any"]],"d":["Contains the error value","A non-blocking error","Contains the success value","A different kind of error","A non-blocking result","This operation requires blocking behavior to complete","Turns the non-blocking expression <code>$e</code> into a blocking …","","","","","","","","","Returns the argument unchanged.","","Calls <code>U::from(self)</code>.","Maps an <code>Error&lt;E&gt;</code> to <code>Error&lt;T&gt;</code> by applying a function to a …","","","",""],"i":[20,0,20,1,0,1,0,1,1,1,1,1,1,1,1,1,1,1,1,1,1,1,1],"f":"```````{ce{}{}}0{{{b{c}}}{{b{c}}}d}{{{b{c}}{b{c}}}fh}{{{b{c}}{b{c}}}jl}{{{b{c}}n}A`Ab}{Adc{}}{c{{b{c}}}{}}{cc{}}{{{b{c}}e}AfAhAj}8{{{b{c}}g}{{b{e}}}{}{}{{An{c}{{Al{e}}}}}}{{{b{c}}{b{c}}}{{B`{f}}}Bb}{c{{Bd{e}}}{}{}}0{cBf{}}","c":[],"p":[[6,"Error",0],[10,"Clone",23],[6,"Ordering",24],[10,"Ord",24],[1,"bool"],[10,"PartialEq",24],[5,"Formatter",25],[8,"Result",25],[10,"Debug",25],[1,"never"],[1,"unit"],[10,"Hash",26],[10,"Hasher",26],[17,"Output"],[10,"FnOnce",27],[6,"Option",28],[10,"PartialOrd",24],[6,"Result",29],[5,"TypeId",30],[8,"Result",0]],"b":[]}],\
["portable_atomic",{"doc":"Portable atomic types including support for 128-bit …","t":"FFFFFFFFFFENNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNQQQQQQQQQQQQQQNNNNNNNNNNNNNNNNNNNNENNNNNNNNNNENNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNCNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNH","n":["AtomicBool","AtomicI16","AtomicI32","AtomicI8","AtomicIsize","AtomicPtr","AtomicU16","AtomicU32","AtomicU8","AtomicUsize","Ordering","add","add","add","add","add","add","add","add","and","and","and","and","and","and","and","and","and","as_ptr","as_ptr","as_ptr","as_ptr","as_ptr","as_ptr","as_ptr","as_ptr","as_ptr","as_ptr","bit_clear","bit_clear","bit_clear","bit_clear","bit_clear","bit_clear","bit_clear","bit_clear","bit_clear","bit_set","bit_set","bit_set","bit_set","bit_set","bit_set","bit_set","bit_set","bit_set","bit_toggle","bit_toggle","bit_toggle","bit_toggle","bit_toggle","bit_toggle","bit_toggle","bit_toggle","bit_toggle","borrow","borrow","borrow","borrow","borrow","borrow","borrow","borrow","borrow","borrow","borrow_mut","borrow_mut","borrow_mut","borrow_mut","borrow_mut","borrow_mut","borrow_mut","borrow_mut","borrow_mut","borrow_mut","cfg_has_atomic_128","cfg_has_atomic_16","cfg_has_atomic_32","cfg_has_atomic_64","cfg_has_atomic_8","cfg_has_atomic_cas","cfg_has_atomic_ptr","cfg_no_atomic_128","cfg_no_atomic_16","cfg_no_atomic_32","cfg_no_atomic_64","cfg_no_atomic_8","cfg_no_atomic_cas","cfg_no_atomic_ptr","compare_exchange","compare_exchange","compare_exchange","compare_exchange","compare_exchange","compare_exchange","compare_exchange","compare_exchange","compare_exchange","compare_exchange","compare_exchange_weak","compare_exchange_weak","compare_exchange_weak","compare_exchange_weak","compare_exchange_weak","compare_exchange_weak","compare_exchange_weak","compare_exchange_weak","compare_exchange_weak","compare_exchange_weak","compiler_fence","default","default","default","default","default","default","default","default","default","default","fence","fetch_add","fetch_add","fetch_add","fetch_add","fetch_add","fetch_add","fetch_add","fetch_add","fetch_and","fetch_and","fetch_and","fetch_and","fetch_and","fetch_and","fetch_and","fetch_and","fetch_and","fetch_and","fetch_byte_add","fetch_byte_sub","fetch_max","fetch_max","fetch_max","fetch_max","fetch_max","fetch_max","fetch_max","fetch_max","fetch_min","fetch_min","fetch_min","fetch_min","fetch_min","fetch_min","fetch_min","fetch_min","fetch_nand","fetch_nand","fetch_nand","fetch_nand","fetch_nand","fetch_nand","fetch_nand","fetch_nand","fetch_nand","fetch_neg","fetch_neg","fetch_neg","fetch_neg","fetch_neg","fetch_neg","fetch_neg","fetch_neg","fetch_not","fetch_not","fetch_not","fetch_not","fetch_not","fetch_not","fetch_not","fetch_not","fetch_not","fetch_or","fetch_or","fetch_or","fetch_or","fetch_or","fetch_or","fetch_or","fetch_or","fetch_or","fetch_or","fetch_ptr_add","fetch_ptr_sub","fetch_sub","fetch_sub","fetch_sub","fetch_sub","fetch_sub","fetch_sub","fetch_sub","fetch_sub","fetch_update","fetch_update","fetch_update","fetch_update","fetch_update","fetch_update","fetch_update","fetch_update","fetch_update","fetch_update","fetch_xor","fetch_xor","fetch_xor","fetch_xor","fetch_xor","fetch_xor","fetch_xor","fetch_xor","fetch_xor","fetch_xor","fmt","fmt","fmt","fmt","fmt","fmt","fmt","fmt","fmt","fmt","fmt","from","from","from","from","from","from","from","from","from","from","from","from","from","from","from","from","from","from","from","from","from_ptr","from_ptr","from_ptr","from_ptr","from_ptr","from_ptr","from_ptr","from_ptr","from_ptr","from_ptr","get_mut","get_mut","get_mut","get_mut","get_mut","get_mut","get_mut","get_mut","get_mut","get_mut","hint","into","into","into","into","into","into","into","into","into","into","into_inner","into_inner","into_inner","into_inner","into_inner","into_inner","into_inner","into_inner","into_inner","into_inner","is_always_lock_free","is_always_lock_free","is_always_lock_free","is_always_lock_free","is_always_lock_free","is_always_lock_free","is_always_lock_free","is_always_lock_free","is_always_lock_free","is_always_lock_free","is_lock_free","is_lock_free","is_lock_free","is_lock_free","is_lock_free","is_lock_free","is_lock_free","is_lock_free","is_lock_free","is_lock_free","load","load","load","load","load","load","load","load","load","load","neg","neg","neg","neg","neg","neg","neg","neg","new","new","new","new","new","new","new","new","new","new","not","not","not","not","not","not","not","not","not","or","or","or","or","or","or","or","or","or","store","store","store","store","store","store","store","store","store","store","sub","sub","sub","sub","sub","sub","sub","sub","swap","swap","swap","swap","swap","swap","swap","swap","swap","swap","try_from","try_from","try_from","try_from","try_from","try_from","try_from","try_from","try_from","try_from","try_into","try_into","try_into","try_into","try_into","try_into","try_into","try_into","try_into","try_into","type_id","type_id","type_id","type_id","type_id","type_id","type_id","type_id","type_id","type_id","xor","xor","xor","xor","xor","xor","xor","xor","xor","spin_loop"],"q":[[0,"portable_atomic"],[438,"portable_atomic::hint"],[439,"core::sync::atomic"],[440,"core::result"],[441,"core::option"],[442,"core::ops::function"],[443,"core::fmt"],[444,"core::fmt"]],"d":["A boolean type which can be safely shared between threads.","An integer type which can be safely shared between threads.","An integer type which can be safely shared between threads.","An integer type which can be safely shared between threads.","An integer type which can be safely shared between threads.","A raw pointer type which can be safely shared between …","An integer type which can be safely shared between threads.","An integer type which can be safely shared between threads.","An integer type which can be safely shared between threads.","An integer type which can be safely shared between threads.","","Adds to the current value.","Adds to the current value.","Adds to the current value.","Adds to the current value.","Adds to the current value.","Adds to the current value.","Adds to the current value.","Adds to the current value.","Logical “and” with a boolean value.","Bitwise “and” with the current value.","Bitwise “and” with the current value.","Bitwise “and” with the current value.","Bitwise “and” with the current value.","Bitwise “and” with the current value.","Bitwise “and” with the current value.","Bitwise “and” with the current value.","Bitwise “and” with the current value.","Returns a mutable pointer to the underlying <code>bool</code>.","Returns a mutable pointer to the underlying pointer.","Returns a mutable pointer to the underlying integer.","Returns a mutable pointer to the underlying integer.","Returns a mutable pointer to the underlying integer.","Returns a mutable pointer to the underlying integer.","Returns a mutable pointer to the underlying integer.","Returns a mutable pointer to the underlying integer.","Returns a mutable pointer to the underlying integer.","Returns a mutable pointer to the underlying integer.","Clears the bit at the specified bit-position to 1.","Clears the bit at the specified bit-position to 1.","Clears the bit at the specified bit-position to 1.","Clears the bit at the specified bit-position to 1.","Clears the bit at the specified bit-position to 1.","Clears the bit at the specified bit-position to 1.","Clears the bit at the specified bit-position to 1.","Clears the bit at the specified bit-position to 1.","Clears the bit at the specified bit-position to 1.","Sets the bit at the specified bit-position to 1.","Sets the bit at the specified bit-position to 1.","Sets the bit at the specified bit-position to 1.","Sets the bit at the specified bit-position to 1.","Sets the bit at the specified bit-position to 1.","Sets the bit at the specified bit-position to 1.","Sets the bit at the specified bit-position to 1.","Sets the bit at the specified bit-position to 1.","Sets the bit at the specified bit-position to 1.","Toggles the bit at the specified bit-position.","Toggles the bit at the specified bit-position.","Toggles the bit at the specified bit-position.","Toggles the bit at the specified bit-position.","Toggles the bit at the specified bit-position.","Toggles the bit at the specified bit-position.","Toggles the bit at the specified bit-position.","Toggles the bit at the specified bit-position.","Toggles the bit at the specified bit-position.","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","Stores a value into the <code>bool</code> if the current value is the …","Stores a value into the pointer if the current value is …","Stores a value into the atomic integer if the current …","Stores a value into the atomic integer if the current …","Stores a value into the atomic integer if the current …","Stores a value into the atomic integer if the current …","Stores a value into the atomic integer if the current …","Stores a value into the atomic integer if the current …","Stores a value into the atomic integer if the current …","Stores a value into the atomic integer if the current …","Stores a value into the <code>bool</code> if the current value is the …","Stores a value into the pointer if the current value is …","Stores a value into the atomic integer if the current …","Stores a value into the atomic integer if the current …","Stores a value into the atomic integer if the current …","Stores a value into the atomic integer if the current …","Stores a value into the atomic integer if the current …","Stores a value into the atomic integer if the current …","Stores a value into the atomic integer if the current …","Stores a value into the atomic integer if the current …","","Creates an <code>AtomicBool</code> initialized to <code>false</code>.","Creates a null <code>AtomicPtr&lt;T&gt;</code>.","","","","","","","","","","Adds to the current value, returning the previous value.","Adds to the current value, returning the previous value.","Adds to the current value, returning the previous value.","Adds to the current value, returning the previous value.","Adds to the current value, returning the previous value.","Adds to the current value, returning the previous value.","Adds to the current value, returning the previous value.","Adds to the current value, returning the previous value.","Logical “and” with a boolean value.","Performs a bitwise “and” operation on the address of …","Bitwise “and” with the current value.","Bitwise “and” with the current value.","Bitwise “and” with the current value.","Bitwise “and” with the current value.","Bitwise “and” with the current value.","Bitwise “and” with the current value.","Bitwise “and” with the current value.","Bitwise “and” with the current value.","Offsets the pointer’s address by adding <code>val</code> <em>bytes</em>, …","Offsets the pointer’s address by subtracting <code>val</code> <em>bytes</em>, …","Maximum with the current value.","Maximum with the current value.","Maximum with the current value.","Maximum with the current value.","Maximum with the current value.","Maximum with the current value.","Maximum with the current value.","Maximum with the current value.","Minimum with the current value.","Minimum with the current value.","Minimum with the current value.","Minimum with the current value.","Minimum with the current value.","Minimum with the current value.","Minimum with the current value.","Minimum with the current value.","Logical “nand” with a boolean value.","Bitwise “nand” with the current value.","Bitwise “nand” with the current value.","Bitwise “nand” with the current value.","Bitwise “nand” with the current value.","Bitwise “nand” with the current value.","Bitwise “nand” with the current value.","Bitwise “nand” with the current value.","Bitwise “nand” with the current value.","Negates the current value, and sets the new value to the …","Negates the current value, and sets the new value to the …","Negates the current value, and sets the new value to the …","Negates the current value, and sets the new value to the …","Negates the current value, and sets the new value to the …","Negates the current value, and sets the new value to the …","Negates the current value, and sets the new value to the …","Negates the current value, and sets the new value to the …","Logical “not” with a boolean value.","Logical negates the current value, and sets the new value …","Logical negates the current value, and sets the new value …","Logical negates the current value, and sets the new value …","Logical negates the current value, and sets the new value …","Logical negates the current value, and sets the new value …","Logical negates the current value, and sets the new value …","Logical negates the current value, and sets the new value …","Logical negates the current value, and sets the new value …","Logical “or” with a boolean value.","Performs a bitwise “or” operation on the address of …","Bitwise “or” with the current value.","Bitwise “or” with the current value.","Bitwise “or” with the current value.","Bitwise “or” with the current value.","Bitwise “or” with the current value.","Bitwise “or” with the current value.","Bitwise “or” with the current value.","Bitwise “or” with the current value.","Offsets the pointer’s address by adding <code>val</code> (in units of …","Offsets the pointer’s address by subtracting <code>val</code> (in …","Subtracts from the current value, returning the previous …","Subtracts from the current value, returning the previous …","Subtracts from the current value, returning the previous …","Subtracts from the current value, returning the previous …","Subtracts from the current value, returning the previous …","Subtracts from the current value, returning the previous …","Subtracts from the current value, returning the previous …","Subtracts from the current value, returning the previous …","Fetches the value, and applies a function to it that …","Fetches the value, and applies a function to it that …","Fetches the value, and applies a function to it that …","Fetches the value, and applies a function to it that …","Fetches the value, and applies a function to it that …","Fetches the value, and applies a function to it that …","Fetches the value, and applies a function to it that …","Fetches the value, and applies a function to it that …","Fetches the value, and applies a function to it that …","Fetches the value, and applies a function to it that …","Logical “xor” with a boolean value.","Performs a bitwise “xor” operation on the address of …","Bitwise “xor” with the current value.","Bitwise “xor” with the current value.","Bitwise “xor” with the current value.","Bitwise “xor” with the current value.","Bitwise “xor” with the current value.","Bitwise “xor” with the current value.","Bitwise “xor” with the current value.","Bitwise “xor” with the current value.","","","","","","","","","","","","Converts a <code>bool</code> into an <code>AtomicBool</code>.","Returns the argument unchanged.","Returns the argument unchanged.","","","Returns the argument unchanged.","Returns the argument unchanged.","","Returns the argument unchanged.","","","Returns the argument unchanged.","Returns the argument unchanged.","","Returns the argument unchanged.","","Returns the argument unchanged.","","Returns the argument unchanged.","","Creates a new <code>AtomicBool</code> from a pointer.","Creates a new <code>AtomicPtr</code> from a pointer.","Creates a new reference to an atomic integer from a …","Creates a new reference to an atomic integer from a …","Creates a new reference to an atomic integer from a …","Creates a new reference to an atomic integer from a …","Creates a new reference to an atomic integer from a …","Creates a new reference to an atomic integer from a …","Creates a new reference to an atomic integer from a …","Creates a new reference to an atomic integer from a …","Returns a mutable reference to the underlying <code>bool</code>.","Returns a mutable reference to the underlying pointer.","Returns a mutable reference to the underlying integer.","Returns a mutable reference to the underlying integer.","Returns a mutable reference to the underlying integer.","Returns a mutable reference to the underlying integer.","Returns a mutable reference to the underlying integer.","Returns a mutable reference to the underlying integer.","Returns a mutable reference to the underlying integer.","Returns a mutable reference to the underlying integer.","Re-export of the <code>core::hint</code> module.","Calls <code>U::from(self)</code>.","Calls <code>U::from(self)</code>.","Calls <code>U::from(self)</code>.","Calls <code>U::from(self)</code>.","Calls <code>U::from(self)</code>.","Calls <code>U::from(self)</code>.","Calls <code>U::from(self)</code>.","Calls <code>U::from(self)</code>.","Calls <code>U::from(self)</code>.","Calls <code>U::from(self)</code>.","Consumes the atomic and returns the contained value.","Consumes the atomic and returns the contained value.","Consumes the atomic and returns the contained value.","Consumes the atomic and returns the contained value.","Consumes the atomic and returns the contained value.","Consumes the atomic and returns the contained value.","Consumes the atomic and returns the contained value.","Consumes the atomic and returns the contained value.","Consumes the atomic and returns the contained value.","Consumes the atomic and returns the contained value.","Returns <code>true</code> if operations on values of this type are …","Returns <code>true</code> if operations on values of this type are …","Returns <code>true</code> if operations on values of this type are …","Returns <code>true</code> if operations on values of this type are …","Returns <code>true</code> if operations on values of this type are …","Returns <code>true</code> if operations on values of this type are …","Returns <code>true</code> if operations on values of this type are …","Returns <code>true</code> if operations on values of this type are …","Returns <code>true</code> if operations on values of this type are …","Returns <code>true</code> if operations on values of this type are …","Returns <code>true</code> if operations on values of this type are …","Returns <code>true</code> if operations on values of this type are …","Returns <code>true</code> if operations on values of this type are …","Returns <code>true</code> if operations on values of this type are …","Returns <code>true</code> if operations on values of this type are …","Returns <code>true</code> if operations on values of this type are …","Returns <code>true</code> if operations on values of this type are …","Returns <code>true</code> if operations on values of this type are …","Returns <code>true</code> if operations on values of this type are …","Returns <code>true</code> if operations on values of this type are …","Loads a value from the bool.","Loads a value from the pointer.","Loads a value from the atomic integer.","Loads a value from the atomic integer.","Loads a value from the atomic integer.","Loads a value from the atomic integer.","Loads a value from the atomic integer.","Loads a value from the atomic integer.","Loads a value from the atomic integer.","Loads a value from the atomic integer.","Negates the current value, and sets the new value to the …","Negates the current value, and sets the new value to the …","Negates the current value, and sets the new value to the …","Negates the current value, and sets the new value to the …","Negates the current value, and sets the new value to the …","Negates the current value, and sets the new value to the …","Negates the current value, and sets the new value to the …","Negates the current value, and sets the new value to the …","Creates a new <code>AtomicBool</code>.","Creates a new <code>AtomicPtr</code>.","Creates a new atomic integer.","Creates a new atomic integer.","Creates a new atomic integer.","Creates a new atomic integer.","Creates a new atomic integer.","Creates a new atomic integer.","Creates a new atomic integer.","Creates a new atomic integer.","Logical “not” with a boolean value.","Logical negates the current value, and sets the new value …","Logical negates the current value, and sets the new value …","Logical negates the current value, and sets the new value …","Logical negates the current value, and sets the new value …","Logical negates the current value, and sets the new value …","Logical negates the current value, and sets the new value …","Logical negates the current value, and sets the new value …","Logical negates the current value, and sets the new value …","Logical “or” with a boolean value.","Bitwise “or” with the current value.","Bitwise “or” with the current value.","Bitwise “or” with the current value.","Bitwise “or” with the current value.","Bitwise “or” with the current value.","Bitwise “or” with the current value.","Bitwise “or” with the current value.","Bitwise “or” with the current value.","Stores a value into the bool.","Stores a value into the pointer.","Stores a value into the atomic integer.","Stores a value into the atomic integer.","Stores a value into the atomic integer.","Stores a value into the atomic integer.","Stores a value into the atomic integer.","Stores a value into the atomic integer.","Stores a value into the atomic integer.","Stores a value into the atomic integer.","Subtracts from the current value.","Subtracts from the current value.","Subtracts from the current value.","Subtracts from the current value.","Subtracts from the current value.","Subtracts from the current value.","Subtracts from the current value.","Subtracts from the current value.","Stores a value into the bool, returning the previous value.","Stores a value into the pointer, returning the previous …","Stores a value into the atomic integer, returning the …","Stores a value into the atomic integer, returning the …","Stores a value into the atomic integer, returning the …","Stores a value into the atomic integer, returning the …","Stores a value into the atomic integer, returning the …","Stores a value into the atomic integer, returning the …","Stores a value into the atomic integer, returning the …","Stores a value into the atomic integer, returning the …","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","","Logical “xor” with a boolean value.","Bitwise “xor” with the current value.","Bitwise “xor” with the current value.","Bitwise “xor” with the current value.","Bitwise “xor” with the current value.","Bitwise “xor” with the current value.","Bitwise “xor” with the current value.","Bitwise “xor” with the current value.","Bitwise “xor” with the current value.","Emits a machine instruction to signal the processor that …"],"i":[0,0,0,0,0,0,0,0,0,0,0,1,5,7,9,11,13,15,17,19,1,5,7,9,11,13,15,17,19,21,1,5,7,9,11,13,15,17,21,1,5,7,9,11,13,15,17,21,1,5,7,9,11,13,15,17,21,1,5,7,9,11,13,15,17,19,21,1,5,7,9,11,13,15,17,19,21,1,5,7,9,11,13,15,17,0,0,0,0,0,0,0,0,0,0,0,0,0,0,19,21,1,5,7,9,11,13,15,17,19,21,1,5,7,9,11,13,15,17,0,19,21,1,5,7,9,11,13,15,17,0,1,5,7,9,11,13,15,17,19,21,1,5,7,9,11,13,15,17,21,21,1,5,7,9,11,13,15,17,1,5,7,9,11,13,15,17,19,1,5,7,9,11,13,15,17,1,5,7,9,11,13,15,17,19,1,5,7,9,11,13,15,17,19,21,1,5,7,9,11,13,15,17,21,21,1,5,7,9,11,13,15,17,19,21,1,5,7,9,11,13,15,17,19,21,1,5,7,9,11,13,15,17,19,21,21,1,5,7,9,11,13,15,17,19,19,21,21,1,1,5,5,7,7,9,9,11,11,13,13,15,15,17,17,19,21,1,5,7,9,11,13,15,17,19,21,1,5,7,9,11,13,15,17,0,19,21,1,5,7,9,11,13,15,17,19,21,1,5,7,9,11,13,15,17,19,21,1,5,7,9,11,13,15,17,19,21,1,5,7,9,11,13,15,17,19,21,1,5,7,9,11,13,15,17,1,5,7,9,11,13,15,17,19,21,1,5,7,9,11,13,15,17,19,1,5,7,9,11,13,15,17,19,1,5,7,9,11,13,15,17,19,21,1,5,7,9,11,13,15,17,1,5,7,9,11,13,15,17,19,21,1,5,7,9,11,13,15,17,19,21,1,5,7,9,11,13,15,17,19,21,1,5,7,9,11,13,15,17,19,21,1,5,7,9,11,13,15,17,19,1,5,7,9,11,13,15,17,0],"f":"```````````{{bdf}h}{{jlf}h}{{nA`f}h}{{AbAdf}h}{{AfAhf}h}{{AjAlf}h}{{AnB`f}h}{{BbBdf}h}{{BfBhf}h}87654321{BfBh}{{{Bj{c}}}{}{}}{bd}{jl}{nA`}{AbAd}{AfAh}{AjAl}{AnB`}{BbBd}{{{Bj{c}}Bdf}Bh{}}{{bBdf}Bh}{{jBdf}Bh}{{nBdf}Bh}{{AbBdf}Bh}{{AfBdf}Bh}{{AjBdf}Bh}{{AnBdf}Bh}{{BbBdf}Bh}876543210876543210{ce{}{}}0000000000000000000``````````````{{BfBhBhff}{{Bl{BhBh}}}}{{{Bj{c}}ff}Bl{}}{{bddff}{{Bl{dd}}}}{{jllff}{{Bl{ll}}}}{{nA`A`ff}{{Bl{A`A`}}}}{{AbAdAdff}{{Bl{AdAd}}}}{{AfAhAhff}{{Bl{AhAh}}}}{{AjAlAlff}{{Bl{AlAl}}}}{{AnB`B`ff}{{Bl{B`B`}}}}{{BbBdBdff}{{Bl{BdBd}}}}9876543210`{{}Bf}{{}{{Bj{c}}}{}}{{}b}{{}j}{{}n}{{}Ab}{{}Af}{{}Aj}{{}An}{{}Bb}`{{bdf}d}{{jlf}l}{{nA`f}A`}{{AbAdf}Ad}{{AfAhf}Ah}{{AjAlf}Al}{{AnB`f}B`}{{BbBdf}Bd}{{BfBhf}Bh}{{{Bj{c}}lf}{}{}}98765432009876543298765432198765432{{bf}d}{{jf}l}{{nf}A`}{{Abf}Ad}{{Aff}Ah}{{Ajf}Al}{{Anf}B`}{{Bbf}Bd}{{Bff}Bh}87654321:9{{bdf}d}{{jlf}l}{{nA`f}A`}{{AbAdf}Ad}{{AfAhf}Ah}{{AjAlf}Al}{{AnB`f}B`}{{BbBdf}Bd}{{{Bj{c}}lf}{}{}}087654321{{Bfffc}{{Bl{BhBh}}}{{Cb{Bh}{{Bn{{C`{Bh}}}}}}}}{{{Bj{c}}ffe}Bl{}{{Cb{}{{Bn{C`}}}}}}{{bffc}{{Bl{dd}}}{{Cb{d}{{Bn{{C`{d}}}}}}}}{{jffc}{{Bl{ll}}}{{Cb{l}{{Bn{{C`{l}}}}}}}}{{nffc}{{Bl{A`A`}}}{{Cb{A`}{{Bn{{C`{A`}}}}}}}}{{Abffc}{{Bl{AdAd}}}{{Cb{Ad}{{Bn{{C`{Ad}}}}}}}}{{Afffc}{{Bl{AhAh}}}{{Cb{Ah}{{Bn{{C`{Ah}}}}}}}}{{Ajffc}{{Bl{AlAl}}}{{Cb{Al}{{Bn{{C`{Al}}}}}}}}{{Anffc}{{Bl{B`B`}}}{{Cb{B`}{{Bn{{C`{B`}}}}}}}}{{Bbffc}{{Bl{BdBd}}}{{Cb{Bd}{{Bn{{C`{Bd}}}}}}}}{{BfBhf}Bh};{{bdf}d}{{jlf}l}{{nA`f}A`}{{AbAdf}Ad}{{AfAhf}Ah}{{AjAlf}Al}{{AnB`f}B`}{{BbBdf}Bd}{{BfCd}Cf}{{{Bj{c}}Cd}Cf{}}0{{bCd}Cf}{{jCd}Cf}{{nCd}Cf}{{AbCd}Cf}{{AfCd}Cf}{{AjCd}Cf}{{AnCd}Cf}{{BbCd}Cf}{BhBf}{cc{}}0{{}{{Bj{c}}}{}}{db}22{lj}3{A`n}{AdAb}55{AhAf}6{AlAj}7{B`An}8{BdBb}:876543210{BfBh}{{{Bj{c}}}{}{}}{bd}{jl}{nA`}{AbAd}{AfAh}{AjAl}{AnB`}{BbBd}`{ce{}{}}000000000:987654321{{}Bh}0000000000000000000{{Bff}Bh}{{{Bj{c}}f}{}{}}{{bf}d}{{jf}l}{{nf}A`}{{Abf}Ad}{{Aff}Ah}{{Ajf}Al}{{Anf}B`}{{Bbf}Bd}{{bf}h}{{jf}h}{{nf}h}{{Abf}h}{{Aff}h}{{Ajf}h}{{Anf}h}{{Bbf}h}{BhBf}{{}{{Bj{c}}}{}}{db}{lj}{A`n}{AdAb}{AhAf}{AlAj}{B`An}{BdBb}{{Bff}h}{{bf}h}{{jf}h}{{nf}h}{{Abf}h}{{Aff}h}{{Ajf}h}{{Anf}h}{{Bbf}h}{{BfBhf}h}{{bdf}h}{{jlf}h}{{nA`f}h}{{AbAdf}h}{{AfAhf}h}{{AjAlf}h}{{AnB`f}h}{{BbBdf}h}8{{{Bj{c}}f}h{}}8765432187654321{{BfBhf}Bh}{{{Bj{c}}f}{}{}}{{bdf}d}{{jlf}l}{{nA`f}A`}{{AbAdf}Ad}{{AfAhf}Ah}{{AjAlf}Al}{{AnB`f}B`}{{BbBdf}Bd}{c{{Bl{e}}}{}{}}0000000000000000000{cCh{}}000000000{{BfBhf}h}{{bdf}h}{{jlf}h}{{nA`f}h}{{AbAdf}h}{{AfAhf}h}{{AjAlf}h}{{AnB`f}h}{{BbBdf}h}{{}h}","c":[],"p":[[5,"AtomicIsize",0],[1,"isize"],[6,"Ordering",439],[1,"unit"],[5,"AtomicUsize",0],[1,"usize"],[5,"AtomicI8",0],[1,"i8"],[5,"AtomicU8",0],[1,"u8"],[5,"AtomicI16",0],[1,"i16"],[5,"AtomicU16",0],[1,"u16"],[5,"AtomicI32",0],[1,"i32"],[5,"AtomicU32",0],[1,"u32"],[5,"AtomicBool",0],[1,"bool"],[5,"AtomicPtr",0],[6,"Result",440],[17,"Output"],[6,"Option",441],[10,"FnMut",442],[5,"Formatter",443],[8,"Result",443],[5,"TypeId",444]],"b":[[234,"impl-Debug-for-AtomicPtr%3CT%3E"],[235,"impl-Pointer-for-AtomicPtr%3CT%3E"]]}],\
["rand_core",{"doc":"Random number generation traits","t":"TKKFTKRKMCNNNMNNNNNMCNCMMNNMNNNFFKRRNNNNNNNOONNNNNNNNNNMNNNNNNNNNNNNNNNNNNNNNNNNHHHHHHHH","n":["CUSTOM_START","CryptoRng","CryptoRngCore","Error","INTERNAL_START","RngCore","Seed","SeedableRng","as_rngcore","block","borrow","borrow_mut","code","fill_bytes","fmt","fmt","from","from","from_rng","from_seed","impls","into","le","next_u32","next_u64","raw_os_error","seed_from_u64","try_fill_bytes","try_from","try_into","type_id","BlockRng","BlockRng64","BlockRngCore","Item","Results","as_rngcore","borrow","borrow","borrow_mut","borrow_mut","clone","clone","core","core","fill_bytes","fill_bytes","fmt","fmt","from","from","from_rng","from_rng","from_seed","from_seed","generate","generate_and_set","generate_and_set","index","index","into","into","new","new","next_u32","next_u32","next_u64","next_u64","reset","reset","seed_from_u64","seed_from_u64","try_fill_bytes","try_fill_bytes","try_from","try_from","try_into","try_into","type_id","type_id","fill_bytes_via_next","fill_via_u32_chunks","fill_via_u64_chunks","next_u32_via_fill","next_u64_via_fill","next_u64_via_u32","read_u32_into","read_u64_into"],"q":[[0,"rand_core"],[31,"rand_core::block"],[80,"rand_core::impls"],[86,"rand_core::le"],[88,"core::num::nonzero"],[89,"core::option"],[90,"core::fmt"],[91,"core::fmt"],[92,"core::marker"],[93,"core::default"],[94,"core::convert"],[95,"core::any"],[96,"core::clone"],[97,"core::fmt"]],"d":["Codes at or above this point can be used by users to …","A marker trait used to indicate that an <code>RngCore</code> or …","An extension trait that is automatically implemented for …","Error type of random number generators","Codes below this point represent OS Errors (i.e. positive …","The core of a random number generator.","Seed type, which is restricted to types …","A random number generator that can be explicitly seeded.","Upcast to an <code>RngCore</code> trait object.","The <code>BlockRngCore</code> trait and implementation helpers","","","Retrieve the error code, if any.","Fill <code>dest</code> with random data.","","","Returns the argument unchanged.","","Create a new PRNG seeded from another <code>Rng</code>.","Create a new PRNG using the given seed.","Helper functions for implementing <code>RngCore</code> functions.","Calls <code>U::from(self)</code>.","Little-Endian utilities","Return the next random <code>u32</code>.","Return the next random <code>u64</code>.","Extract the raw OS error code (if this error came from the …","Create a new PRNG using a <code>u64</code> seed.","Fill <code>dest</code> entirely with random data.","","","","A wrapper type implementing <code>RngCore</code> for some type …","A wrapper type implementing <code>RngCore</code> for some type …","A trait for RNGs which do not generate random numbers …","Results element type, e.g. <code>u32</code>.","Results type. This is the ‘block’ an RNG implementing …","","","","","","","","The <em>core</em> part of the RNG, implementing the <code>generate</code> …","The <em>core</em> part of the RNG, implementing the <code>generate</code> …","","","","","Returns the argument unchanged.","Returns the argument unchanged.","","","","","Generate a new block of results.","Generate a new set of results immediately, setting the …","Generate a new set of results immediately, setting the …","Get the index into the result buffer.","Get the index into the result buffer.","Calls <code>U::from(self)</code>.","Calls <code>U::from(self)</code>.","Create a new <code>BlockRng</code> from an existing RNG implementing …","Create a new <code>BlockRng</code> from an existing RNG implementing …","","","","","Reset the number of available results. This will force a …","Reset the number of available results. This will force a …","","","","","","","","","","","Implement <code>fill_bytes</code> via <code>next_u64</code> and <code>next_u32</code>, …","Implement <code>fill_bytes</code> by reading chunks from the output …","Implement <code>fill_bytes</code> by reading chunks from the output …","Implement <code>next_u32</code> via <code>fill_bytes</code>, little-endian order.","Implement <code>next_u64</code> via <code>fill_bytes</code>, little-endian order.","Implement <code>next_u64</code> via <code>next_u32</code>, little-endian order.","Reads unsigned 32 bit integers from <code>src</code> into <code>dst</code>.","Reads unsigned 64 bit integers from <code>src</code> into <code>dst</code>."],"i":[3,0,0,0,3,0,12,0,1,0,3,3,3,2,3,3,3,3,12,12,0,3,0,2,2,3,12,2,3,3,3,0,0,0,23,23,21,21,24,21,24,21,24,21,24,21,24,21,24,21,24,21,24,21,24,23,21,24,21,24,21,24,21,24,21,24,21,24,21,24,21,24,21,24,21,24,21,24,21,24,0,0,0,0,0,0,0,0],"f":"````````{bd}`{ce{}{}}0{f{{j{h}}}}{{d{n{l}}}A`}{{fAb}Ad}0{cc{}}{hf}{c{{Aj{{Ah{}{{Af{e}}}}f}}}d{AlAn{B`{{n{l}}}}}}{c{{Ah{}{{Af{c}}}}}{AlAn{B`{{n{l}}}}}}`7`{dBb}{dBd}{f{{j{Bf}}}}{Bd{{Ah{}{{Af{c}}}}}{AlAn{B`{{n{l}}}}}}{{d{n{l}}}{{Aj{A`f}}}}{c{{Aj{e}}}{}{}}0{cBh{}}`````{cd{}}????{{{Bj{c}}}{{Bj{c}}}{BlBnAl}}{{{C`{c}}}{{C`{c}}}{BlBnAl}}``{{{Bj{c}}{n{l}}}A`{{Bn{}{{Cb{Bb}}}}}}{{{C`{c}}{n{l}}}A`{{Bn{}{{Cb{Bd}}}}}}{{{Bj{c}}Ab}Ad{BnCd}}{{{C`{c}}Ab}Ad{BnCd}}{cc{}}0{c{{Aj{{Bj{e}}f}}}d{BnAh}}{c{{Aj{{C`{e}}f}}}d{BnAh}}{c{{Bj{e}}}{}{BnAh}}{c{{C`{e}}}{}{BnAh}}{{{Bn{}{{Cb{c}}{Cf{e}}}}e}A`{}{{Ch{{n{c}}}}{B`{{n{c}}}}An}}{{{Bj{c}}Cj}A`Bn}{{{C`{c}}Cj}A`Bn}{{{Bj{c}}}CjBn}{{{C`{c}}}CjBn}{ce{}{}}0{c{{Bj{c}}}Bn}{c{{C`{c}}}Bn}{{{Bj{c}}}Bb{{Bn{}{{Cb{Bb}}}}}}{{{C`{c}}}Bb{{Bn{}{{Cb{Bd}}}}}}{{{Bj{c}}}Bd{{Bn{}{{Cb{Bb}}}}}}{{{C`{c}}}Bd{{Bn{}{{Cb{Bd}}}}}}{{{Bj{c}}}A`Bn}{{{C`{c}}}A`Bn}{Bd{{Bj{c}}}{BnAh}}{Bd{{C`{c}}}{BnAh}}{{{Bj{c}}{n{l}}}{{Aj{A`f}}}{{Bn{}{{Cb{Bb}}}}}}{{{C`{c}}{n{l}}}{{Aj{A`f}}}{{Bn{}{{Cb{Bd}}}}}}{c{{Aj{e}}}{}{}}000{cBh{}}0{{c{n{l}}}A`{dAl}}{{{n{Bb}}{n{l}}}{{Cl{CjCj}}}}{{{n{Bd}}{n{l}}}{{Cl{CjCj}}}}{cBb{dAl}}{cBd{dAl}}0{{{n{l}}{n{Bb}}}A`}{{{n{l}}{n{Bd}}}A`}","c":[],"p":[[10,"CryptoRngCore",0],[10,"RngCore",0],[5,"Error",0],[8,"NonZeroU32",88],[6,"Option",89],[1,"u8"],[1,"slice"],[1,"unit"],[5,"Formatter",90],[8,"Result",90],[17,"Seed"],[10,"SeedableRng",0],[6,"Result",91],[10,"Sized",92],[10,"Default",93],[10,"AsMut",94],[1,"u32"],[1,"u64"],[1,"i32"],[5,"TypeId",95],[5,"BlockRng",31],[10,"Clone",96],[10,"BlockRngCore",31],[5,"BlockRng64",31],[17,"Item"],[10,"Debug",90],[17,"Results"],[10,"AsRef",94],[1,"usize"],[1,"tuple"]],"b":[[14,"impl-Display-for-Error"],[15,"impl-Debug-for-Error"]]}],\
["riscv",{"doc":"Low level access to RISC-V processors","t":"CCCCQHHHHHHHHHFNNNNNNNNNNCCHHHHHHHHPPPPGFFPPPPGPPPPONNNNNNNNONNNCCNNNNNNNCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCNNNNNOCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCOCCCCCCCCCCCCCCCCCCCCOCCCCCCCCCCCCNNNNNNNNNNNNHHHHHHHHHHHHHHHHHHHHHHHHHHHHHHHHHHHHHHHHHHHHHHHHHHHHHHHHHHHHHHHHHHHHHHHHHHHHHHHHHHHHHHHHHHHHHFNNNNNNNHNNNPGPPPPPGPPPPPPPPFPPPPPPPGPPPNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNHNNNNNNNNNNNNFNNHHHHNNNNNNNHHHHHNNNNHHHFNNNNHHHHHHHHHHHHHNNNNNNNNNNNHHHHHHHHHHHHHHNNNNNNNNHHHHHHHHHHHHHHHHHHHHHHHHHHHHHHHHHHHHHHHHHHHHHHHHHHHHHHHHHHHHHHHHHHHHHHHHHHHHHHHHHHHHHHHHHHHHHHHHHHHHHHHHHHHHHHHHHHHHHHHHHHHHHHHHHHHHHHHHHHHHHHHHHHHHHHHHHHHHHHHHHHHHHHHHHHHHHHHHHHHHHHHHHHHHHHHHHHHHHHHHHHHHHHFNNNHHHNNNNHHHHNNNNNNFNNNHHHHHHNNNNNNNHHHHHHHNNNNNNFNNNNNNNHNNNHHHFNNNHHHNNNNNNNHHHHNNNNNNFGPPPNNNNNNNNNNNNNNNNHNNNNNNHHPPPPGGPPGPFPPPGPPPPPEGNNNNNNNNNNNNHHHHHHHHHNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNHNNHHHHHHHHHHHHHHHHHHNNNNNNNNNNNNNNNNNNNNNNNNNNNNNEFNNNNNNNHNHHNNNHPFGPNNNNNNNNNNNNNNNHNNNNNNNHFNNNNNNNNHNNNHHHHHHHHHHHHHHHHHHHHHHHHHHHHHHHHHHHHHHHHHHHHHHHHPGFPNNNNNNNNNNNNNNNNNHHNNNNNNHPGPPPPPGPPPPFPPPPPPPGPPPNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNNHHNNNNNNNNNNNNHFNNHHHHNNNNNNNHHHHHNNNNHHFNNNHHHNNNNHHHHNNNNNNFNNNHNNNNHHNNNNNNHHEGFPPENNNNHHHHNNNNNNNNNNNHNHHHHHHHHNNNNNNNNNNNNHHFENNNNNNNNHNNNNHHHH","n":["asm","delay","interrupt","register","singleton","delay","ebreak","ecall","fence","fence_i","nop","sfence_vma","sfence_vma_all","wfi","McycleDelay","borrow","borrow_mut","clone","delay_ns","from","into","new","try_from","try_into","type_id","machine","supervisor","disable","enable","free","nested","disable","enable","free","nested","NA4","NAPOT","NONE","OFF","Permission","Pmp","Pmpcsr","R","RW","RWX","RX","Range","TOR","W","WX","X","bits","borrow","borrow","borrow","borrow","borrow_mut","borrow_mut","borrow_mut","borrow_mut","byte","clone","clone","clone","cycle","cycleh","fmt","fmt","fmt","from","from","from","from","hpmcounter10","hpmcounter10h","hpmcounter11","hpmcounter11h","hpmcounter12","hpmcounter12h","hpmcounter13","hpmcounter13h","hpmcounter14","hpmcounter14h","hpmcounter15","hpmcounter15h","hpmcounter16","hpmcounter16h","hpmcounter17","hpmcounter17h","hpmcounter18","hpmcounter18h","hpmcounter19","hpmcounter19h","hpmcounter20","hpmcounter20h","hpmcounter21","hpmcounter21h","hpmcounter22","hpmcounter22h","hpmcounter23","hpmcounter23h","hpmcounter24","hpmcounter24h","hpmcounter25","hpmcounter25h","hpmcounter26","hpmcounter26h","hpmcounter27","hpmcounter27h","hpmcounter28","hpmcounter28h","hpmcounter29","hpmcounter29h","hpmcounter3","hpmcounter30","hpmcounter30h","hpmcounter31","hpmcounter31h","hpmcounter3h","hpmcounter4","hpmcounter4h","hpmcounter5","hpmcounter5h","hpmcounter6","hpmcounter6h","hpmcounter7","hpmcounter7h","hpmcounter8","hpmcounter8h","hpmcounter9","hpmcounter9h","instret","instreth","into","into","into","into","into_config","locked","marchid","mcause","mcounteren","mcycle","mcycleh","medeleg","mepc","mhartid","mhpmcounter10","mhpmcounter10h","mhpmcounter11","mhpmcounter11h","mhpmcounter12","mhpmcounter12h","mhpmcounter13","mhpmcounter13h","mhpmcounter14","mhpmcounter14h","mhpmcounter15","mhpmcounter15h","mhpmcounter16","mhpmcounter16h","mhpmcounter17","mhpmcounter17h","mhpmcounter18","mhpmcounter18h","mhpmcounter19","mhpmcounter19h","mhpmcounter20","mhpmcounter20h","mhpmcounter21","mhpmcounter21h","mhpmcounter22","mhpmcounter22h","mhpmcounter23","mhpmcounter23h","mhpmcounter24","mhpmcounter24h","mhpmcounter25","mhpmcounter25h","mhpmcounter26","mhpmcounter26h","mhpmcounter27","mhpmcounter27h","mhpmcounter28","mhpmcounter28h","mhpmcounter29","mhpmcounter29h","mhpmcounter3","mhpmcounter30","mhpmcounter30h","mhpmcounter31","mhpmcounter31h","mhpmcounter3h","mhpmcounter4","mhpmcounter4h","mhpmcounter5","mhpmcounter5h","mhpmcounter6","mhpmcounter6h","mhpmcounter7","mhpmcounter7h","mhpmcounter8","mhpmcounter8h","mhpmcounter9","mhpmcounter9h","mhpmevent10","mhpmevent11","mhpmevent12","mhpmevent13","mhpmevent14","mhpmevent15","mhpmevent16","mhpmevent17","mhpmevent18","mhpmevent19","mhpmevent20","mhpmevent21","mhpmevent22","mhpmevent23","mhpmevent24","mhpmevent25","mhpmevent26","mhpmevent27","mhpmevent28","mhpmevent29","mhpmevent3","mhpmevent30","mhpmevent31","mhpmevent4","mhpmevent5","mhpmevent6","mhpmevent7","mhpmevent8","mhpmevent9","mideleg","mie","mimpid","minstret","minstreth","mip","misa","mscratch","mstatus","mstatush","mtval","mtvec","mvendorid","permission","pmpaddr0","pmpaddr1","pmpaddr10","pmpaddr11","pmpaddr12","pmpaddr13","pmpaddr14","pmpaddr15","pmpaddr2","pmpaddr3","pmpaddr4","pmpaddr5","pmpaddr6","pmpaddr7","pmpaddr8","pmpaddr9","pmpcfg0","pmpcfg1","pmpcfg2","pmpcfg3","range","satp","scause","scounteren","sepc","sie","sip","sscratch","sstatus","stval","stvec","time","timeh","try_from","try_from","try_from","try_from","try_into","try_into","try_into","try_into","type_id","type_id","type_id","type_id","read","read64","read","read","read64","read","read","read64","read","read","read64","read","read","read64","read","read","read64","read","read","read64","read","read","read64","read","read","read64","read","read","read64","read","read","read64","read","read","read64","read","read","read64","read","read","read64","read","read","read64","read","read","read64","read","read","read64","read","read","read64","read","read","read64","read","read","read64","read","read","read64","read","read","read64","read","read64","read","read","read64","read","read","read","read64","read","read","read64","read","read","read64","read","read","read64","read","read","read64","read","read","read64","read","read","read64","read","Marchid","bits","borrow","borrow_mut","clone","fmt","from","into","read","try_from","try_into","type_id","Breakpoint","Exception","Exception","IllegalInstruction","InstructionFault","InstructionMisaligned","InstructionPageFault","Interrupt","Interrupt","LoadFault","LoadMisaligned","LoadPageFault","MachineEnvCall","MachineExternal","MachineSoft","MachineTimer","Mcause","StoreFault","StoreMisaligned","StorePageFault","SupervisorEnvCall","SupervisorExternal","SupervisorSoft","SupervisorTimer","Trap","Unknown","Unknown","UserEnvCall","bits","borrow","borrow","borrow","borrow","borrow_mut","borrow_mut","borrow_mut","borrow_mut","cause","clone","clone","clone","clone","code","eq","eq","eq","fmt","fmt","fmt","fmt","from","from","from","from","from","from","into","into","into","into","is_exception","is_interrupt","read","try_from","try_from","try_from","try_from","try_into","try_into","try_into","try_into","type_id","type_id","type_id","type_id","Mcounteren","borrow","borrow_mut","clear_cy","clear_hpm","clear_ir","clear_tm","clone","cy","fmt","from","hpm","into","ir","read","set_cy","set_hpm","set_ir","set_tm","tm","try_from","try_into","type_id","read","read64","read","Medeleg","bits","borrow","borrow_mut","breakpoint","clear_breakpoint","clear_illegal_instruction","clear_instruction_fault","clear_instruction_misaligned","clear_instruction_page_fault","clear_load_fault","clear_load_misaligned","clear_load_page_fault","clear_store_fault","clear_store_misaligned","clear_store_page_fault","clear_supervisor_env_call","clear_user_env_call","clone","fmt","from","illegal_instruction","instruction_fault","instruction_misaligned","instruction_page_fault","into","load_fault","load_misaligned","load_page_fault","read","set_breakpoint","set_illegal_instruction","set_instruction_fault","set_instruction_misaligned","set_instruction_page_fault","set_load_fault","set_load_misaligned","set_load_page_fault","set_store_fault","set_store_misaligned","set_store_page_fault","set_supervisor_env_call","set_user_env_call","store_fault","store_misaligned","store_page_fault","supervisor_env_call","try_from","try_into","type_id","user_env_call","read","write","read","read","read64","write","read","write","read","read64","write","read","write","read","read64","write","read","write","read","read64","write","read","write","read","read64","write","read","write","read","read64","write","read","write","read","read64","write","read","write","read","read64","write","read","write","read","read64","write","read","write","read","read64","write","read","write","read","read64","write","read","write","read","read64","write","read","write","read","read64","write","read","write","read","read64","write","read","write","read","read64","write","read","write","read","read64","write","read","write","read","read64","write","read","write","read","read64","write","read","write","read","read64","write","read","write","read","read64","write","read","write","read","read64","write","read","read64","write","read","write","read","read64","write","read","write","read","write","read","read64","write","read","write","read","read64","write","read","write","read","read64","write","read","write","read","read64","write","read","write","read","read64","write","read","write","read","read64","write","read","write","read","write","read","write","read","write","read","write","read","write","read","write","read","write","read","write","read","write","read","write","read","write","read","write","read","write","read","write","read","write","read","write","read","write","read","write","read","write","read","write","read","write","read","write","read","write","read","write","read","write","read","write","read","write","read","write","read","write","Mideleg","bits","borrow","borrow_mut","clear_sext","clear_ssoft","clear_stimer","clone","fmt","from","into","read","set_sext","set_ssoft","set_stimer","sext","ssoft","stimer","try_from","try_into","type_id","Mie","bits","borrow","borrow_mut","clear_mext","clear_msoft","clear_mtimer","clear_sext","clear_ssoft","clear_stimer","clone","fmt","from","into","mext","msoft","mtimer","read","set_mext","set_msoft","set_mtimer","set_sext","set_ssoft","set_stimer","sext","ssoft","stimer","try_from","try_into","type_id","Mimpid","bits","borrow","borrow_mut","clone","fmt","from","into","read","try_from","try_into","type_id","read","read64","read","Mip","bits","borrow","borrow_mut","clear_sext","clear_ssoft","clear_stimer","clone","fmt","from","into","mext","msoft","mtimer","read","set_sext","set_ssoft","set_stimer","sext","ssoft","stimer","try_from","try_into","type_id","Misa","XLEN","XLEN128","XLEN32","XLEN64","bits","borrow","borrow","borrow_mut","borrow_mut","clone","clone","eq","fmt","fmt","from","from","has_extension","into","into","mxl","read","try_from","try_from","try_into","try_into","type_id","type_id","read","write","AllOff","BigEndian","Clean","Dirty","Endianness","FS","Initial","LittleEndian","MPP","Machine","Mstatus","NoneDirtyOrClean","NoneDirtySomeClean","Off","SPP","SomeDirty","Supervisor","Supervisor","User","User","XLEN","XS","borrow","borrow","borrow","borrow","borrow","borrow","borrow_mut","borrow_mut","borrow_mut","borrow_mut","borrow_mut","borrow_mut","clear_mie","clear_mprv","clear_mxr","clear_sie","clear_sum","clear_tsr","clear_tvm","clear_tw","clear_uie","clone","clone","clone","clone","clone","clone","eq","eq","eq","eq","eq","fmt","fmt","fmt","fmt","fmt","fmt","from","from","from","from","from","from","from","fs","into","into","into","into","into","into","mbe","mie","mpie","mpp","mprv","mxr","read","sbe","sd","set_fs","set_mbe","set_mie","set_mpie","set_mpp","set_mprv","set_mxr","set_sbe","set_sie","set_spie","set_spp","set_sum","set_tsr","set_tvm","set_tw","set_ube","set_uie","set_upie","sie","spie","spp","sum","sxl","try_from","try_from","try_from","try_from","try_from","try_from","try_into","try_into","try_into","try_into","try_into","try_into","tsr","tvm","tw","type_id","type_id","type_id","type_id","type_id","type_id","ube","uxl","xs","Endianness","Mstatush","borrow","borrow_mut","clone","fmt","from","into","mbe","read","sbe","set_mbe","set_sbe","try_from","try_into","type_id","read","Direct","Mtvec","TrapMode","Vectored","address","bits","borrow","borrow","borrow_mut","borrow_mut","clone","clone","eq","fmt","fmt","from","from","into","into","read","trap_mode","try_from","try_from","try_into","try_into","type_id","type_id","write","Mvendorid","bits","borrow","borrow_mut","clone","fmt","from","into","jedec_manufacturer","read","try_from","try_into","type_id","read","write","read","write","read","write","read","write","read","write","read","write","read","write","read","write","read","write","read","write","read","write","read","write","read","write","read","write","read","write","read","write","clear_pmp","read","set_pmp","write","clear_pmp","read","set_pmp","write","clear_pmp","read","set_pmp","write","clear_pmp","read","set_pmp","write","Bare","Mode","Satp","Sv32","asid","bits","borrow","borrow","borrow_mut","borrow_mut","clone","clone","eq","fmt","fmt","from","from","into","into","mode","ppn","read","set","try_from","try_from","try_into","try_into","type_id","type_id","write","Breakpoint","Exception","Exception","IllegalInstruction","InstructionFault","InstructionMisaligned","InstructionPageFault","Interrupt","Interrupt","LoadFault","LoadMisaligned","LoadPageFault","Scause","StoreFault","StoreMisaligned","StorePageFault","SupervisorEnvCall","SupervisorExternal","SupervisorSoft","SupervisorTimer","Trap","Unknown","Unknown","UserEnvCall","bits","borrow","borrow","borrow","borrow","borrow_mut","borrow_mut","borrow_mut","borrow_mut","cause","clone","clone","clone","clone","code","eq","eq","eq","fmt","fmt","fmt","from","from","from","from","from","from","into","into","into","into","is_exception","is_interrupt","read","set","try_from","try_from","try_from","try_from","try_into","try_into","try_into","try_into","type_id","type_id","type_id","type_id","write","Scounteren","borrow","borrow_mut","clear_cy","clear_hpm","clear_ir","clear_tm","clone","cy","fmt","from","hpm","into","ir","read","set_cy","set_hpm","set_ir","set_tm","tm","try_from","try_into","type_id","read","write","Sie","bits","borrow","borrow_mut","clear_sext","clear_ssoft","clear_stimer","clone","fmt","from","into","read","set_sext","set_ssoft","set_stimer","sext","ssoft","stimer","try_from","try_into","type_id","Sip","bits","borrow","borrow_mut","clear_ssoft","clone","fmt","from","into","read","set_ssoft","sext","ssoft","stimer","try_from","try_into","type_id","read","write","FS","SPP","Sstatus","Supervisor","User","XLEN","borrow","borrow","borrow_mut","borrow_mut","clear_mxr","clear_sie","clear_sum","clear_uie","clone","clone","eq","fmt","fmt","from","from","fs","into","into","mxr","read","sd","set_fs","set_mxr","set_sie","set_spie","set_spp","set_sum","set_uie","set_upie","sie","spie","spp","sum","try_from","try_from","try_into","try_into","type_id","type_id","uxl","xs","read","write","Stvec","TrapMode","address","bits","borrow","borrow_mut","clone","fmt","from","into","read","trap_mode","try_from","try_into","type_id","write","read","read64","read"],"q":[[0,"riscv"],[5,"riscv::asm"],[14,"riscv::delay"],[25,"riscv::interrupt"],[27,"riscv::interrupt::machine"],[31,"riscv::interrupt::supervisor"],[35,"riscv::register"],[293,"riscv::register::cycle"],[295,"riscv::register::cycleh"],[296,"riscv::register::hpmcounter10"],[298,"riscv::register::hpmcounter10h"],[299,"riscv::register::hpmcounter11"],[301,"riscv::register::hpmcounter11h"],[302,"riscv::register::hpmcounter12"],[304,"riscv::register::hpmcounter12h"],[305,"riscv::register::hpmcounter13"],[307,"riscv::register::hpmcounter13h"],[308,"riscv::register::hpmcounter14"],[310,"riscv::register::hpmcounter14h"],[311,"riscv::register::hpmcounter15"],[313,"riscv::register::hpmcounter15h"],[314,"riscv::register::hpmcounter16"],[316,"riscv::register::hpmcounter16h"],[317,"riscv::register::hpmcounter17"],[319,"riscv::register::hpmcounter17h"],[320,"riscv::register::hpmcounter18"],[322,"riscv::register::hpmcounter18h"],[323,"riscv::register::hpmcounter19"],[325,"riscv::register::hpmcounter19h"],[326,"riscv::register::hpmcounter20"],[328,"riscv::register::hpmcounter20h"],[329,"riscv::register::hpmcounter21"],[331,"riscv::register::hpmcounter21h"],[332,"riscv::register::hpmcounter22"],[334,"riscv::register::hpmcounter22h"],[335,"riscv::register::hpmcounter23"],[337,"riscv::register::hpmcounter23h"],[338,"riscv::register::hpmcounter24"],[340,"riscv::register::hpmcounter24h"],[341,"riscv::register::hpmcounter25"],[343,"riscv::register::hpmcounter25h"],[344,"riscv::register::hpmcounter26"],[346,"riscv::register::hpmcounter26h"],[347,"riscv::register::hpmcounter27"],[349,"riscv::register::hpmcounter27h"],[350,"riscv::register::hpmcounter28"],[352,"riscv::register::hpmcounter28h"],[353,"riscv::register::hpmcounter29"],[355,"riscv::register::hpmcounter29h"],[356,"riscv::register::hpmcounter3"],[358,"riscv::register::hpmcounter30"],[360,"riscv::register::hpmcounter30h"],[361,"riscv::register::hpmcounter31"],[363,"riscv::register::hpmcounter31h"],[364,"riscv::register::hpmcounter3h"],[365,"riscv::register::hpmcounter4"],[367,"riscv::register::hpmcounter4h"],[368,"riscv::register::hpmcounter5"],[370,"riscv::register::hpmcounter5h"],[371,"riscv::register::hpmcounter6"],[373,"riscv::register::hpmcounter6h"],[374,"riscv::register::hpmcounter7"],[376,"riscv::register::hpmcounter7h"],[377,"riscv::register::hpmcounter8"],[379,"riscv::register::hpmcounter8h"],[380,"riscv::register::hpmcounter9"],[382,"riscv::register::hpmcounter9h"],[383,"riscv::register::instret"],[385,"riscv::register::instreth"],[386,"riscv::register::marchid"],[398,"riscv::register::mcause"],[473,"riscv::register::mcounteren"],[496,"riscv::register::mcycle"],[498,"riscv::register::mcycleh"],[499,"riscv::register::medeleg"],[550,"riscv::register::mepc"],[552,"riscv::register::mhartid"],[553,"riscv::register::mhpmcounter10"],[556,"riscv::register::mhpmcounter10h"],[558,"riscv::register::mhpmcounter11"],[561,"riscv::register::mhpmcounter11h"],[563,"riscv::register::mhpmcounter12"],[566,"riscv::register::mhpmcounter12h"],[568,"riscv::register::mhpmcounter13"],[571,"riscv::register::mhpmcounter13h"],[573,"riscv::register::mhpmcounter14"],[576,"riscv::register::mhpmcounter14h"],[578,"riscv::register::mhpmcounter15"],[581,"riscv::register::mhpmcounter15h"],[583,"riscv::register::mhpmcounter16"],[586,"riscv::register::mhpmcounter16h"],[588,"riscv::register::mhpmcounter17"],[591,"riscv::register::mhpmcounter17h"],[593,"riscv::register::mhpmcounter18"],[596,"riscv::register::mhpmcounter18h"],[598,"riscv::register::mhpmcounter19"],[601,"riscv::register::mhpmcounter19h"],[603,"riscv::register::mhpmcounter20"],[606,"riscv::register::mhpmcounter20h"],[608,"riscv::register::mhpmcounter21"],[611,"riscv::register::mhpmcounter21h"],[613,"riscv::register::mhpmcounter22"],[616,"riscv::register::mhpmcounter22h"],[618,"riscv::register::mhpmcounter23"],[621,"riscv::register::mhpmcounter23h"],[623,"riscv::register::mhpmcounter24"],[626,"riscv::register::mhpmcounter24h"],[628,"riscv::register::mhpmcounter25"],[631,"riscv::register::mhpmcounter25h"],[633,"riscv::register::mhpmcounter26"],[636,"riscv::register::mhpmcounter26h"],[638,"riscv::register::mhpmcounter27"],[641,"riscv::register::mhpmcounter27h"],[643,"riscv::register::mhpmcounter28"],[646,"riscv::register::mhpmcounter28h"],[648,"riscv::register::mhpmcounter29"],[651,"riscv::register::mhpmcounter29h"],[653,"riscv::register::mhpmcounter3"],[656,"riscv::register::mhpmcounter30"],[659,"riscv::register::mhpmcounter30h"],[661,"riscv::register::mhpmcounter31"],[664,"riscv::register::mhpmcounter31h"],[666,"riscv::register::mhpmcounter3h"],[668,"riscv::register::mhpmcounter4"],[671,"riscv::register::mhpmcounter4h"],[673,"riscv::register::mhpmcounter5"],[676,"riscv::register::mhpmcounter5h"],[678,"riscv::register::mhpmcounter6"],[681,"riscv::register::mhpmcounter6h"],[683,"riscv::register::mhpmcounter7"],[686,"riscv::register::mhpmcounter7h"],[688,"riscv::register::mhpmcounter8"],[691,"riscv::register::mhpmcounter8h"],[693,"riscv::register::mhpmcounter9"],[696,"riscv::register::mhpmcounter9h"],[698,"riscv::register::mhpmevent10"],[700,"riscv::register::mhpmevent11"],[702,"riscv::register::mhpmevent12"],[704,"riscv::register::mhpmevent13"],[706,"riscv::register::mhpmevent14"],[708,"riscv::register::mhpmevent15"],[710,"riscv::register::mhpmevent16"],[712,"riscv::register::mhpmevent17"],[714,"riscv::register::mhpmevent18"],[716,"riscv::register::mhpmevent19"],[718,"riscv::register::mhpmevent20"],[720,"riscv::register::mhpmevent21"],[722,"riscv::register::mhpmevent22"],[724,"riscv::register::mhpmevent23"],[726,"riscv::register::mhpmevent24"],[728,"riscv::register::mhpmevent25"],[730,"riscv::register::mhpmevent26"],[732,"riscv::register::mhpmevent27"],[734,"riscv::register::mhpmevent28"],[736,"riscv::register::mhpmevent29"],[738,"riscv::register::mhpmevent3"],[740,"riscv::register::mhpmevent30"],[742,"riscv::register::mhpmevent31"],[744,"riscv::register::mhpmevent4"],[746,"riscv::register::mhpmevent5"],[748,"riscv::register::mhpmevent6"],[750,"riscv::register::mhpmevent7"],[752,"riscv::register::mhpmevent8"],[754,"riscv::register::mhpmevent9"],[756,"riscv::register::mideleg"],[777,"riscv::register::mie"],[807,"riscv::register::mimpid"],[819,"riscv::register::minstret"],[821,"riscv::register::minstreth"],[822,"riscv::register::mip"],[846,"riscv::register::misa"],[874,"riscv::register::mscratch"],[876,"riscv::register::mstatus"],[1006,"riscv::register::mstatush"],[1022,"riscv::register::mtval"],[1023,"riscv::register::mtvec"],[1051,"riscv::register::mvendorid"],[1064,"riscv::register::pmpaddr0"],[1066,"riscv::register::pmpaddr1"],[1068,"riscv::register::pmpaddr10"],[1070,"riscv::register::pmpaddr11"],[1072,"riscv::register::pmpaddr12"],[1074,"riscv::register::pmpaddr13"],[1076,"riscv::register::pmpaddr14"],[1078,"riscv::register::pmpaddr15"],[1080,"riscv::register::pmpaddr2"],[1082,"riscv::register::pmpaddr3"],[1084,"riscv::register::pmpaddr4"],[1086,"riscv::register::pmpaddr5"],[1088,"riscv::register::pmpaddr6"],[1090,"riscv::register::pmpaddr7"],[1092,"riscv::register::pmpaddr8"],[1094,"riscv::register::pmpaddr9"],[1096,"riscv::register::pmpcfg0"],[1100,"riscv::register::pmpcfg1"],[1104,"riscv::register::pmpcfg2"],[1108,"riscv::register::pmpcfg3"],[1112,"riscv::register::satp"],[1142,"riscv::register::scause"],[1214,"riscv::register::scounteren"],[1237,"riscv::register::sepc"],[1239,"riscv::register::sie"],[1260,"riscv::register::sip"],[1277,"riscv::register::sscratch"],[1279,"riscv::register::sstatus"],[1326,"riscv::register::stval"],[1328,"riscv::register::stvec"],[1344,"riscv::register::time"],[1346,"riscv::register::timeh"],[1347,"core::result"],[1348,"core::any"],[1349,"core::ops::function"],[1350,"core::fmt"],[1351,"core::fmt"]],"d":["Assembly instructions","Delay devices and providers","Interrupts","RISC-V CSR’s","Macro to create a mutable reference to a statically …","Blocks the program for <em>at least</em> <code>cycles</code> CPU cycles.","<code>EBREAK</code> instruction wrapper","<code>ECALL</code> instruction wrapper","<code>FENCE</code> instruction wrapper","<code>FENCE.I</code> instruction wrapper","<code>nop</code> instruction wrapper","<code>SFENCE.VMA</code> instruction wrapper","<code>SFENCE.VMA</code> instruction wrapper (all address spaces and …","<code>WFI</code> instruction wrapper","Machine mode cycle counter (<code>mcycle</code>) as a delay provider","","","","","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","Constructs the delay provider. <code>ticks_second</code> should be the …","","","","","","Disables all interrupts in the current hart (machine mode).","Enables all the interrupts in the current hart (machine …","Execute closure <code>f</code> with interrupts disabled in the current …","Execute closure <code>f</code> with interrupts enabled in the current …","Disables all interrupts in the current hart (supervisor …","Enables all the interrupts in the current hart (supervisor …","Execute closure <code>f</code> with interrupts disabled in the current …","Execute closure <code>f</code> with interrupts enabled in the current …","","","","","Permission enum contains all possible permission modes for …","Pmp struct holds a high-level representation of a single …","","","","","","Range enum contains all possible addressing modes for pmp …","","","","","Holds the raw contents of a PMP CSR Register","","","","","","","","","raw bits","","","","cycle register","cycleh register","","","","Returns the argument unchanged.","Returns the argument unchanged.","Returns the argument unchanged.","Returns the argument unchanged.","Performance-monitoring counter","Upper 32 bits of performance-monitoring counter (RV32I …","Performance-monitoring counter","Upper 32 bits of performance-monitoring counter (RV32I …","Performance-monitoring counter","Upper 32 bits of performance-monitoring counter (RV32I …","Performance-monitoring counter","Upper 32 bits of performance-monitoring counter (RV32I …","Performance-monitoring counter","Upper 32 bits of performance-monitoring counter (RV32I …","Performance-monitoring counter","Upper 32 bits of performance-monitoring counter (RV32I …","Performance-monitoring counter","Upper 32 bits of performance-monitoring counter (RV32I …","Performance-monitoring counter","Upper 32 bits of performance-monitoring counter (RV32I …","Performance-monitoring counter","Upper 32 bits of performance-monitoring counter (RV32I …","Performance-monitoring counter","Upper 32 bits of performance-monitoring counter (RV32I …","Performance-monitoring counter","Upper 32 bits of performance-monitoring counter (RV32I …","Performance-monitoring counter","Upper 32 bits of performance-monitoring counter (RV32I …","Performance-monitoring counter","Upper 32 bits of performance-monitoring counter (RV32I …","Performance-monitoring counter","Upper 32 bits of performance-monitoring counter (RV32I …","Performance-monitoring counter","Upper 32 bits of performance-monitoring counter (RV32I …","Performance-monitoring counter","Upper 32 bits of performance-monitoring counter (RV32I …","Performance-monitoring counter","Upper 32 bits of performance-monitoring counter (RV32I …","Performance-monitoring counter","Upper 32 bits of performance-monitoring counter (RV32I …","Performance-monitoring counter","Upper 32 bits of performance-monitoring counter (RV32I …","Performance-monitoring counter","Upper 32 bits of performance-monitoring counter (RV32I …","Performance-monitoring counter","Performance-monitoring counter","Upper 32 bits of performance-monitoring counter (RV32I …","Performance-monitoring counter","Upper 32 bits of performance-monitoring counter (RV32I …","Upper 32 bits of performance-monitoring counter (RV32I …","Performance-monitoring counter","Upper 32 bits of performance-monitoring counter (RV32I …","Performance-monitoring counter","Upper 32 bits of performance-monitoring counter (RV32I …","Performance-monitoring counter","Upper 32 bits of performance-monitoring counter (RV32I …","Performance-monitoring counter","Upper 32 bits of performance-monitoring counter (RV32I …","Performance-monitoring counter","Upper 32 bits of performance-monitoring counter (RV32I …","Performance-monitoring counter","Upper 32 bits of performance-monitoring counter (RV32I …","instret register","instreth register","Calls <code>U::from(self)</code>.","Calls <code>U::from(self)</code>.","Calls <code>U::from(self)</code>.","Calls <code>U::from(self)</code>.","Take the register contents and translate into a Pmp …","Is PMP locked?","marchid register","mcause register","mcounteren register","mcycle register","mcycleh register","medeleg register","mepc register","mhartid register","Machine performance-monitoring counter","Upper 32 bits of machine performance-monitoring counter …","Machine performance-monitoring counter","Upper 32 bits of machine performance-monitoring counter …","Machine performance-monitoring counter","Upper 32 bits of machine performance-monitoring counter …","Machine performance-monitoring counter","Upper 32 bits of machine performance-monitoring counter …","Machine performance-monitoring counter","Upper 32 bits of machine performance-monitoring counter …","Machine performance-monitoring counter","Upper 32 bits of machine performance-monitoring counter …","Machine performance-monitoring counter","Upper 32 bits of machine performance-monitoring counter …","Machine performance-monitoring counter","Upper 32 bits of machine performance-monitoring counter …","Machine performance-monitoring counter","Upper 32 bits of machine performance-monitoring counter …","Machine performance-monitoring counter","Upper 32 bits of machine performance-monitoring counter …","Machine performance-monitoring counter","Upper 32 bits of machine performance-monitoring counter …","Machine performance-monitoring counter","Upper 32 bits of machine performance-monitoring counter …","Machine performance-monitoring counter","Upper 32 bits of machine performance-monitoring counter …","Machine performance-monitoring counter","Upper 32 bits of machine performance-monitoring counter …","Machine performance-monitoring counter","Upper 32 bits of machine performance-monitoring counter …","Machine performance-monitoring counter","Upper 32 bits of machine performance-monitoring counter …","Machine performance-monitoring counter","Upper 32 bits of machine performance-monitoring counter …","Machine performance-monitoring counter","Upper 32 bits of machine performance-monitoring counter …","Machine performance-monitoring counter","Upper 32 bits of machine performance-monitoring counter …","Machine performance-monitoring counter","Upper 32 bits of machine performance-monitoring counter …","Machine performance-monitoring counter","Machine performance-monitoring counter","Upper 32 bits of machine performance-monitoring counter …","Machine performance-monitoring counter","Upper 32 bits of machine performance-monitoring counter …","Upper 32 bits of machine performance-monitoring counter …","Machine performance-monitoring counter","Upper 32 bits of machine performance-monitoring counter …","Machine performance-monitoring counter","Upper 32 bits of machine performance-monitoring counter …","Machine performance-monitoring counter","Upper 32 bits of machine performance-monitoring counter …","Machine performance-monitoring counter","Upper 32 bits of machine performance-monitoring counter …","Machine performance-monitoring counter","Upper 32 bits of machine performance-monitoring counter …","Machine performance-monitoring counter","Upper 32 bits of machine performance-monitoring counter …","Machine performance-monitoring event selector","Machine performance-monitoring event selector","Machine performance-monitoring event selector","Machine performance-monitoring event selector","Machine performance-monitoring event selector","Machine performance-monitoring event selector","Machine performance-monitoring event selector","Machine performance-monitoring event selector","Machine performance-monitoring event selector","Machine performance-monitoring event selector","Machine performance-monitoring event selector","Machine performance-monitoring event selector","Machine performance-monitoring event selector","Machine performance-monitoring event selector","Machine performance-monitoring event selector","Machine performance-monitoring event selector","Machine performance-monitoring event selector","Machine performance-monitoring event selector","Machine performance-monitoring event selector","Machine performance-monitoring event selector","Machine performance-monitoring event selector","Machine performance-monitoring event selector","Machine performance-monitoring event selector","Machine performance-monitoring event selector","Machine performance-monitoring event selector","Machine performance-monitoring event selector","Machine performance-monitoring event selector","Machine performance-monitoring event selector","Machine performance-monitoring event selector","mideleg register","mie register","mimpid register","minstret register","minstreth register","mip register","misa register","mscratch register","mstatus register","mstatush register (RISCV-32 only)","mtval register","mtvec register","mvendorid register","Current PMP Permission","Physical memory protection address register","Physical memory protection address register","Physical memory protection address register","Physical memory protection address register","Physical memory protection address register","Physical memory protection address register","Physical memory protection address register","Physical memory protection address register","Physical memory protection address register","Physical memory protection address register","Physical memory protection address register","Physical memory protection address register","Physical memory protection address register","Physical memory protection address register","Physical memory protection address register","Physical memory protection address register","Physical memory protection configuration pmpcfg0 struct …","Physical memory protection configuration pmpcfg1 struct …","Physical memory protection configuration pmpcfg2 struct …","Physical memory protection configuration pmpcfg3 struct …","Current PMP Range","satp register","scause register","scounteren register","sepc register","sie register","sip register","sscratch register","sstatus register","stval register","stvec register","time register","timeh register","","","","","","","","","","","","","Reads the CSR","Reads the CSR as a 64-bit value","Reads the CSR","Reads the CSR","Reads the CSR as a 64-bit value","Reads the CSR","Reads the CSR","Reads the CSR as a 64-bit value","Reads the CSR","Reads the CSR","Reads the CSR as a 64-bit value","Reads the CSR","Reads the CSR","Reads the CSR as a 64-bit value","Reads the CSR","Reads the CSR","Reads the CSR as a 64-bit value","Reads the CSR","Reads the CSR","Reads the CSR as a 64-bit value","Reads the CSR","Reads the CSR","Reads the CSR as a 64-bit value","Reads the CSR","Reads the CSR","Reads the CSR as a 64-bit value","Reads the CSR","Reads the CSR","Reads the CSR as a 64-bit value","Reads the CSR","Reads the CSR","Reads the CSR as a 64-bit value","Reads the CSR","Reads the CSR","Reads the CSR as a 64-bit value","Reads the CSR","Reads the CSR","Reads the CSR as a 64-bit value","Reads the CSR","Reads the CSR","Reads the CSR as a 64-bit value","Reads the CSR","Reads the CSR","Reads the CSR as a 64-bit value","Reads the CSR","Reads the CSR","Reads the CSR as a 64-bit value","Reads the CSR","Reads the CSR","Reads the CSR as a 64-bit value","Reads the CSR","Reads the CSR","Reads the CSR as a 64-bit value","Reads the CSR","Reads the CSR","Reads the CSR as a 64-bit value","Reads the CSR","Reads the CSR","Reads the CSR as a 64-bit value","Reads the CSR","Reads the CSR","Reads the CSR as a 64-bit value","Reads the CSR","Reads the CSR","Reads the CSR as a 64-bit value","Reads the CSR","Reads the CSR as a 64-bit value","Reads the CSR","Reads the CSR","Reads the CSR as a 64-bit value","Reads the CSR","Reads the CSR","Reads the CSR","Reads the CSR as a 64-bit value","Reads the CSR","Reads the CSR","Reads the CSR as a 64-bit value","Reads the CSR","Reads the CSR","Reads the CSR as a 64-bit value","Reads the CSR","Reads the CSR","Reads the CSR as a 64-bit value","Reads the CSR","Reads the CSR","Reads the CSR as a 64-bit value","Reads the CSR","Reads the CSR","Reads the CSR as a 64-bit value","Reads the CSR","Reads the CSR","Reads the CSR as a 64-bit value","Reads the CSR","marchid register","Returns the contents of the register as raw bits","","","","","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","Reads the CSR","","","","","Exception","","","","","","Interrupt","","","","","","","","","mcause register","","","","","","","","Trap Cause","","","","Returns the contents of the register as raw bits","","","","","","","","","Trap Cause","","","","","Returns the code field","","","","","","","","Returns the argument unchanged.","Returns the argument unchanged.","Returns the argument unchanged.","","Returns the argument unchanged.","","Calls <code>U::from(self)</code>.","Calls <code>U::from(self)</code>.","Calls <code>U::from(self)</code>.","Calls <code>U::from(self)</code>.","Is trap cause an exception.","Is trap cause an interrupt.","Reads the CSR","","","","","","","","","","","","","mcounteren register","","","Supervisor cycle Enable","","Supervisor instret Enable","Supervisor time Enable","","Supervisor “cycle[h]” Enable","","Returns the argument unchanged.","Supervisor “hpm[x]” Enable (bits 3-31)","Calls <code>U::from(self)</code>.","Supervisor “instret[h]” Enable","Reads the CSR","Supervisor cycle Enable","","Supervisor instret Enable","Supervisor time Enable","Supervisor “time[h]” Enable","","","","Reads the CSR","Reads the CSR as a 64-bit value","Reads the CSR","medeleg register","Returns the contents of the register as raw bits","","","Breakpoint Delegate","Breakpoint Delegate","Illegal Instruction Delegate","Instruction Access Fault Delegate","Instruction Address Misaligned Delegate","Instruction Page Fault Delegate","Load Access Fault Delegate","Load Address Misaligned Delegate","Load Page Fault Delegate","Store/AMO Access fault","Store/AMO Address Misaligned Delegate","Store/AMO Page Fault Delegate","Environment Call from S-mode Delegate","Environment Call from U-mode Delegate","","","Returns the argument unchanged.","Illegal Instruction Delegate","Instruction Access Fault Delegate","Instruction Address Misaligned Delegate","Instruction Page Fault Delegate","Calls <code>U::from(self)</code>.","Load Access Fault Delegate","Load Address Misaligned Delegate","Load Page Fault Delegate","Reads the CSR","Breakpoint Delegate","Illegal Instruction Delegate","Instruction Access Fault Delegate","Instruction Address Misaligned Delegate","Instruction Page Fault Delegate","Load Access Fault Delegate","Load Address Misaligned Delegate","Load Page Fault Delegate","Store/AMO Access fault","Store/AMO Address Misaligned Delegate","Store/AMO Page Fault Delegate","Environment Call from S-mode Delegate","Environment Call from U-mode Delegate","Store/AMO Access Fault Delegate","Store/AMO Address Misaligned Delegate","Store/AMO Page Fault Delegate","Environment Call from S-mode Delegate","","","","Environment Call from U-mode Delegate","Reads the CSR","Writes the CSR","Reads the CSR","Reads the CSR","Reads the CSR as a 64-bit value","Writes the CSR","Reads the CSR","Writes the CSR","Reads the CSR","Reads the CSR as a 64-bit value","Writes the CSR","Reads the CSR","Writes the CSR","Reads the CSR","Reads the CSR as a 64-bit value","Writes the CSR","Reads the CSR","Writes the CSR","Reads the CSR","Reads the CSR as a 64-bit value","Writes the CSR","Reads the CSR","Writes the CSR","Reads the CSR","Reads the CSR as a 64-bit value","Writes the CSR","Reads the CSR","Writes the CSR","Reads the CSR","Reads the CSR as a 64-bit value","Writes the CSR","Reads the CSR","Writes the CSR","Reads the CSR","Reads the CSR as a 64-bit value","Writes the CSR","Reads the CSR","Writes the CSR","Reads the CSR","Reads the CSR as a 64-bit value","Writes the CSR","Reads the CSR","Writes the CSR","Reads the CSR","Reads the CSR as a 64-bit value","Writes the CSR","Reads the CSR","Writes the CSR","Reads the CSR","Reads the CSR as a 64-bit value","Writes the CSR","Reads the CSR","Writes the CSR","Reads the CSR","Reads the CSR as a 64-bit value","Writes the CSR","Reads the CSR","Writes the CSR","Reads the CSR","Reads the CSR as a 64-bit value","Writes the CSR","Reads the CSR","Writes the CSR","Reads the CSR","Reads the CSR as a 64-bit value","Writes the CSR","Reads the CSR","Writes the CSR","Reads the CSR","Reads the CSR as a 64-bit value","Writes the CSR","Reads the CSR","Writes the CSR","Reads the CSR","Reads the CSR as a 64-bit value","Writes the CSR","Reads the CSR","Writes the CSR","Reads the CSR","Reads the CSR as a 64-bit value","Writes the CSR","Reads the CSR","Writes the CSR","Reads the CSR","Reads the CSR as a 64-bit value","Writes the CSR","Reads the CSR","Writes the CSR","Reads the CSR","Reads the CSR as a 64-bit value","Writes the CSR","Reads the CSR","Writes the CSR","Reads the CSR","Reads the CSR as a 64-bit value","Writes the CSR","Reads the CSR","Writes the CSR","Reads the CSR","Reads the CSR as a 64-bit value","Writes the CSR","Reads the CSR","Writes the CSR","Reads the CSR","Reads the CSR as a 64-bit value","Writes the CSR","Reads the CSR","Reads the CSR as a 64-bit value","Writes the CSR","Reads the CSR","Writes the CSR","Reads the CSR","Reads the CSR as a 64-bit value","Writes the CSR","Reads the CSR","Writes the CSR","Reads the CSR","Writes the CSR","Reads the CSR","Reads the CSR as a 64-bit value","Writes the CSR","Reads the CSR","Writes the CSR","Reads the CSR","Reads the CSR as a 64-bit value","Writes the CSR","Reads the CSR","Writes the CSR","Reads the CSR","Reads the CSR as a 64-bit value","Writes the CSR","Reads the CSR","Writes the CSR","Reads the CSR","Reads the CSR as a 64-bit value","Writes the CSR","Reads the CSR","Writes the CSR","Reads the CSR","Reads the CSR as a 64-bit value","Writes the CSR","Reads the CSR","Writes the CSR","Reads the CSR","Reads the CSR as a 64-bit value","Writes the CSR","Reads the CSR","Writes the CSR","Reads the CSR","Writes the CSR","Reads the CSR","Writes the CSR","Reads the CSR","Writes the CSR","Reads the CSR","Writes the CSR","Reads the CSR","Writes the CSR","Reads the CSR","Writes the CSR","Reads the CSR","Writes the CSR","Reads the CSR","Writes the CSR","Reads the CSR","Writes the CSR","Reads the CSR","Writes the CSR","Reads the CSR","Writes the CSR","Reads the CSR","Writes the CSR","Reads the CSR","Writes the CSR","Reads the CSR","Writes the CSR","Reads the CSR","Writes the CSR","Reads the CSR","Writes the CSR","Reads the CSR","Writes the CSR","Reads the CSR","Writes the CSR","Reads the CSR","Writes the CSR","Reads the CSR","Writes the CSR","Reads the CSR","Writes the CSR","Reads the CSR","Writes the CSR","Reads the CSR","Writes the CSR","Reads the CSR","Writes the CSR","Reads the CSR","Writes the CSR","Reads the CSR","Writes the CSR","Reads the CSR","Writes the CSR","Reads the CSR","Writes the CSR","Reads the CSR","Writes the CSR","mideleg register","Returns the contents of the register as raw bits","","","Supervisor External Interrupt Delegate","Supervisor Software Interrupt Delegate","Supervisor Timer Interrupt Delegate","","","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","Reads the CSR","Supervisor External Interrupt Delegate","Supervisor Software Interrupt Delegate","Supervisor Timer Interrupt Delegate","Supervisor External Interrupt Delegate","Supervisor Software Interrupt Delegate","Supervisor Timer Interrupt Delegate","","","","mie register","Returns the contents of the register as raw bits","","","Machine External Interrupt Enable","Machine Software Interrupt Enable","Machine Timer Interrupt Enable","Supervisor External Interrupt Enable","Supervisor Software Interrupt Enable","Supervisor Timer Interrupt Enable","","","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","Machine External Interrupt Enable","Machine Software Interrupt Enable","Machine Timer Interrupt Enable","Reads the CSR","Machine External Interrupt Enable","Machine Software Interrupt Enable","Machine Timer Interrupt Enable","Supervisor External Interrupt Enable","Supervisor Software Interrupt Enable","Supervisor Timer Interrupt Enable","Supervisor External Interrupt Enable","Supervisor Software Interrupt Enable","Supervisor Timer Interrupt Enable","","","","mimpid register","Returns the contents of the register as raw bits","","","","","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","Reads the CSR","","","","Reads the CSR","Reads the CSR as a 64-bit value","Reads the CSR","mip register","Returns the contents of the register as raw bits","","","Supervisor External Interrupt Pending","Supervisor Software Interrupt Pending","Supervisor Timer Interrupt Pending","","","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","Machine External Interrupt Pending","Machine Software Interrupt Pending","Machine Timer Interrupt Pending","Reads the CSR","Supervisor External Interrupt Pending","Supervisor Software Interrupt Pending","Supervisor Timer Interrupt Pending","Supervisor External Interrupt Pending","Supervisor Software Interrupt Pending","Supervisor Timer Interrupt Pending","","","","misa register","Base integer ISA width","","","","Returns the contents of the register as raw bits","","","","","","","","","","Returns the argument unchanged.","Returns the argument unchanged.","Returns true when a given extension is implemented.","Calls <code>U::from(self)</code>.","Calls <code>U::from(self)</code>.","Effective xlen in M-mode (i.e., <code>MXLEN</code>).","Reads the CSR","","","","","","","Reads the CSR","Writes the CSR","All off","","","","Non-instruction-fetch memory endianness","Floating-point extension state","","","Machine Previous Privilege Mode","","mstatus register","None dirty or clean, some on","None dirty, some clean","","Supervisor Previous Privilege Mode","Some dirty","","","","","","Additional extension state","","","","","","","","","","","","","Machine Interrupt Enable","Modify Memory PRiVilege","Make eXecutable Readable","Supervisor Interrupt Enable","Permit Supervisor User Memory access","Trap SRET","Trap Virtual Memory","Timeout Wait","User Interrupt Enable","","","","","","","","","","","","","","","","","","Returns the argument unchanged.","Returns the argument unchanged.","Returns the argument unchanged.","Returns the argument unchanged.","Returns the argument unchanged.","","Returns the argument unchanged.","Floating-point extension state","Calls <code>U::from(self)</code>.","Calls <code>U::from(self)</code>.","Calls <code>U::from(self)</code>.","Calls <code>U::from(self)</code>.","Calls <code>U::from(self)</code>.","Calls <code>U::from(self)</code>.","M-mode non-instruction-fetch memory endianness","Machine Interrupt Enable","Machine Previous Interrupt Enable","Machine Previous Privilege Mode","Modify Memory PRiVilege","Make eXecutable Readable","Reads the CSR","S-mode non-instruction-fetch memory endianness.","Whether either the FS field or XS field signals the …","Floating-point extension state","Set M-mode non-instruction-fetch memory endianness","Machine Interrupt Enable","Machine Previous Interrupt Enable","Machine Previous Privilege Mode","Modify Memory PRiVilege","Make eXecutable Readable","Set S-mode non-instruction-fetch memory endianness","Supervisor Interrupt Enable","Supervisor Previous Interrupt Enable","Supervisor Previous Privilege Mode","Permit Supervisor User Memory access","Trap SRET","Trap Virtual Memory","Timeout Wait","Set U-mode non-instruction-fetch memory endianness","User Interrupt Enable","User Previous Interrupt Enable","Supervisor Interrupt Enable","Supervisor Previous Interrupt Enable","Supervisor Previous Privilege Mode","Permit Supervisor User Memory access","Effective xlen in S-mode (i.e., <code>SXLEN</code>).","","","","","","","","","","","","","Trap SRET","Trap Virtual Memory","Timeout Wait","","","","","","","U-mode non-instruction-fetch memory endianness","Effective xlen in U-mode (i.e., <code>UXLEN</code>).","Additional extension state","","mstatus register","","","","","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","M-mode non-instruction-fetch memory endianness","Reads the CSR","S-mode non-instruction-fetch memory endianness","Set M-mode non-instruction-fetch memory endianness","Set S-mode non-instruction-fetch memory endianness","","","","Reads the CSR","","mtvec register","Trap mode","","Returns the trap-vector base-address","Returns the contents of the register as raw bits","","","","","","","","","","Returns the argument unchanged.","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","Calls <code>U::from(self)</code>.","Reads the CSR","Returns the trap-vector mode","","","","","","","Writes the CSR","mvendorid register","Returns the contents of the register as raw bits","","","","","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","Returns the JEDEC manufacturer ID","Reads the CSR","","","","Reads the CSR","Writes the CSR","Reads the CSR","Writes the CSR","Reads the CSR","Writes the CSR","Reads the CSR","Writes the CSR","Reads the CSR","Writes the CSR","Reads the CSR","Writes the CSR","Reads the CSR","Writes the CSR","Reads the CSR","Writes the CSR","Reads the CSR","Writes the CSR","Reads the CSR","Writes the CSR","Reads the CSR","Writes the CSR","Reads the CSR","Writes the CSR","Reads the CSR","Writes the CSR","Reads the CSR","Writes the CSR","Reads the CSR","Writes the CSR","Reads the CSR","Writes the CSR","Clear the pmp configuration corresponding to the index","Reads the CSR","Set the pmp configuration corresponding to the index","Writes the CSR","Clear the pmp configuration corresponding to the index","Reads the CSR","Set the pmp configuration corresponding to the index","Writes the CSR","Clear the pmp configuration corresponding to the index","Reads the CSR","Set the pmp configuration corresponding to the index","Writes the CSR","Clear the pmp configuration corresponding to the index","Reads the CSR","Set the pmp configuration corresponding to the index","Writes the CSR","No translation or protection","32-bit satp mode","satp register","Page-based 32-bit virtual addressing","Address space identifier","Returns the contents of the register as raw bits","","","","","","","","","","Returns the argument unchanged.","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","Calls <code>U::from(self)</code>.","Current address-translation scheme","Physical page number","Reads the CSR","Sets the register to corresponding page table mode, …","","","","","","","Writes the CSR","","Exception","","","","","","Interrupt","","","","","scause register","","","","","","","","Trap Cause","","","","Returns the contents of the register as raw bits","","","","","","","","","Trap Cause","","","","","Returns the code field","","","","","","","Returns the argument unchanged.","Returns the argument unchanged.","","Returns the argument unchanged.","","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","Calls <code>U::from(self)</code>.","Calls <code>U::from(self)</code>.","Calls <code>U::from(self)</code>.","Is trap cause an exception.","Is trap cause an interrupt.","Reads the CSR","Set supervisor cause register to corresponding cause.","","","","","","","","","","","","","Writes the CSR","scounteren register","","","User cycle Enable","","User instret Enable","User time Enable","","User “cycle[h]” Enable","","Returns the argument unchanged.","User “hpm[x]” Enable (bits 3-31)","Calls <code>U::from(self)</code>.","User “instret[h]&quot; Enable","Reads the CSR","User cycle Enable","","User instret Enable","User time Enable","User “time[h]” Enable","","","","Reads the CSR","Writes the CSR","sie register","Returns the contents of the register as raw bits","","","Supervisor External Interrupt Enable","Supervisor Software Interrupt Enable","Supervisor Timer Interrupt Enable","","","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","Reads the CSR","Supervisor External Interrupt Enable","Supervisor Software Interrupt Enable","Supervisor Timer Interrupt Enable","Supervisor External Interrupt Enable","Supervisor Software Interrupt Enable","Supervisor Timer Interrupt Enable","","","","sip register","Returns the contents of the register as raw bits","","","Supervisor Software Interrupt Pending","","","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","Reads the CSR","Supervisor Software Interrupt Pending","Supervisor External Interrupt Pending","Supervisor Software Interrupt Pending","Supervisor Timer Interrupt Pending","","","","Reads the CSR","Writes the CSR","","Supervisor Previous Privilege Mode","Supervisor Status Register","","","","","","","","Make eXecutable Readable","Supervisor Interrupt Enable","Permit Supervisor User Memory access","User Interrupt Enable","","","","","","Returns the argument unchanged.","Returns the argument unchanged.","The status of the floating-point unit","Calls <code>U::from(self)</code>.","Calls <code>U::from(self)</code>.","Make eXecutable Readable","Reads the CSR","Whether either the FS field or XS field signals the …","The status of the floating-point unit","Make eXecutable Readable","Supervisor Interrupt Enable","Supervisor Previous Interrupt Enable","Supervisor Previous Privilege Mode","Permit Supervisor User Memory access","User Interrupt Enable","User Previous Interrupt Enable","Supervisor Interrupt Enable","Supervisor Previous Interrupt Enable","Supervisor Previous Privilege Mode","Permit Supervisor User Memory access","","","","","","","Effective xlen in U-mode (i.e., <code>UXLEN</code>).","The status of additional user-mode extensions and …","Reads the CSR","Writes the CSR","stvec register","","Returns the trap-vector base-address","Returns the contents of the register as raw bits","","","","","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","Reads the CSR","Returns the trap-vector mode","","","","Writes the CSR","Reads the CSR","Reads the CSR as a 64-bit value","Reads the CSR"],"i":[0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,4,4,4,4,4,4,4,4,4,4,0,0,0,0,0,0,0,0,0,0,10,10,9,10,0,0,0,9,9,9,9,0,10,9,9,9,14,14,9,10,11,14,9,10,11,11,9,10,11,0,0,9,10,11,14,9,10,11,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,14,9,10,11,14,11,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,11,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,11,0,0,0,0,0,0,0,0,0,0,0,0,14,9,10,11,14,9,10,11,14,9,10,11,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,16,16,16,16,16,16,16,0,16,16,16,21,0,19,21,21,21,21,0,19,21,21,21,21,20,20,20,0,21,21,21,21,20,20,20,0,20,21,21,18,18,19,20,21,18,19,20,21,18,18,19,20,21,18,19,20,21,18,19,20,21,18,19,20,20,21,21,18,19,20,21,18,18,0,18,19,20,21,18,19,20,21,18,19,20,21,0,23,23,0,0,0,0,23,23,23,23,23,23,23,0,0,0,0,0,23,23,23,23,0,0,0,0,24,24,24,24,0,0,0,0,0,0,0,0,0,0,0,0,0,24,24,24,24,24,24,24,24,24,24,24,0,0,0,0,0,0,0,0,0,0,0,0,0,0,24,24,24,24,24,24,24,24,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,25,25,25,0,0,0,25,25,25,25,0,0,0,0,25,25,25,25,25,25,0,26,26,26,0,0,0,0,0,0,26,26,26,26,26,26,26,0,0,0,0,0,0,0,26,26,26,26,26,26,0,27,27,27,27,27,27,27,0,27,27,27,0,0,0,0,28,28,28,0,0,0,28,28,28,28,28,28,28,0,0,0,0,28,28,28,28,28,28,0,0,30,30,30,29,29,30,29,30,29,30,30,29,30,29,30,29,29,30,29,0,29,30,29,30,29,30,0,0,33,37,34,34,0,0,34,37,0,35,0,33,33,34,0,33,35,36,35,36,0,0,32,33,34,35,36,37,32,33,34,35,36,37,0,0,0,0,0,0,0,0,0,32,33,34,35,36,37,33,34,35,36,37,32,33,34,35,36,37,32,33,34,35,36,37,37,32,32,33,34,35,36,37,32,32,32,32,32,32,0,32,32,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,32,32,32,32,32,32,33,34,35,36,37,32,33,34,35,36,37,32,32,32,32,33,34,35,36,37,32,32,32,0,0,38,38,38,38,38,38,38,0,38,0,0,38,38,38,0,40,0,0,40,39,39,39,40,39,40,39,40,40,39,40,39,40,39,40,0,39,39,40,39,40,39,40,0,0,41,41,41,41,41,41,41,41,0,41,41,41,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,43,0,0,43,42,42,42,43,42,43,42,43,43,42,43,42,43,42,43,42,42,0,0,42,43,42,43,42,43,0,47,0,45,47,47,47,47,0,45,47,47,47,0,47,47,47,47,46,46,46,0,46,47,47,44,44,45,46,47,44,45,46,47,44,44,45,46,47,44,45,46,47,45,46,47,44,45,46,46,47,47,44,45,46,47,44,44,0,0,44,45,46,47,44,45,46,47,44,45,46,47,0,0,48,48,0,0,0,0,48,48,48,48,48,48,48,0,0,0,0,0,48,48,48,48,0,0,0,49,49,49,0,0,0,49,49,49,49,0,0,0,0,49,49,49,49,49,49,0,50,50,50,0,50,50,50,50,0,0,50,50,50,50,50,50,0,0,0,0,0,52,52,0,51,52,51,52,0,0,0,0,51,52,52,51,52,51,52,51,51,52,51,0,51,0,0,0,0,0,0,0,0,51,51,51,51,51,52,51,52,51,52,51,51,0,0,0,0,53,53,53,53,53,53,53,53,0,53,53,53,53,0,0,0,0],"f":"`````{bd}{{}d}0000{{ff}d}11`{ce{}{}}0{hh}{{hb}d}{cc{}}3{bh}{c{{j{e}}}{}{}}0{cl{}}``88{ec{}{{A`{}{{n{c}}}}}}09900`````````````````77777777`{AbAb}{AdAd}{AfAf}``{{AbAh}Aj}{{AdAh}Aj}{{AfAh}Aj}::::````````````````````````````````````````````````````````````===={{Alf}Af}```````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````````999999998888{{}f}{{}An}1101101101101101101101101101101101101101101101101101101101101101011011101101101101101101101`{B`f}{ce{}{}}0{B`B`}{{B`Ah}Aj}{cc{}}3{{}{{Bb{B`}}}}{c{{j{e}}}{}{}}0{cl{}}````````````````````````````{Bdf}77777777{BdBf}{BdBd}{BfBf}{BhBh}{BjBj}5{{BfBf}Bl}{{BhBh}Bl}{{BjBj}Bl}{{BdAh}Aj}{{BfAh}Aj}{{BhAh}Aj}{{BjAh}Aj}{cc{}}00{fBh}1{fBj}{ce{}{}}000{BdBl}0{{}Bd}{c{{j{e}}}{}{}}0000000{cl{}}000`44{{}d}{fd}11{BnBn}{BnBl}{{BnAh}Aj}<{{Bnf}Bl}:2{{}Bn}65663887{{}f}{{}An}1`{C`f}>>{C`Bl}:::::::::::::{C`C`}{{C`Ah}Aj}{cc{}}3333{ce{}{}}444{{}C`}?????????????5555{c{{j{e}}}{}{}}0{cl{}}7:{fd};;:0;0;:0;0;:0;0;:0;0;:0;0;:0;0;:0;0;:0;0;:0;0;:0;0;:0;0;:0;0;:0;0;:0;0;:0;0;:0;0;:0;0;:0;0;:0;0;:0;0;:0;:0;0;:0;0;0;:0;0;:0;0;:0;0;:0;0;:0;0;:0;0;0;0;0;0;0;0;0;0;0;0;0;0;0;0;0;0;0;0;0;0;0;0;0;0;0;0;0;0;0`{Cbf}55{{}d}00{CbCb}{{CbAh}Aj}98{{}Cb}333{CbBl}00887`{Cdf};;555555{CdCd}{{CdAh}Aj}>={CdBl}00{{}Cd}999999111==<`{Cff}{ce{}{}}0{CfCf}{{CfAh}Aj}{cc{}}3{{}{{Bb{Cf}}}}{c{{j{e}}}{}{}}0{cl{}}{{}f}{{}An}1`{Chf}99{{}d}00{ChCh}{{ChAh}Aj}9<{ChBl}00{{}Ch}444111998`````{Cjf}????{CjCj}{ClCl}{{ClCl}Bl}{{CjAh}Aj}{{ClAh}Aj}{cc{}}0{{CjCn}Bl}{ce{}{}}0{CjCl}{{}{{Bb{Cj}}}}{c{{j{e}}}{}{}}000{cl{}}0{{}f}{fd}``````````````````````666666666666{{}d}00000000{D`D`}{DbDb}{DdDd}{DfDf}{DhDh}{DjDj}{{DbDb}Bl}{{DdDd}Bl}{{DfDf}Bl}{{DhDh}Bl}{{DjDj}Bl}{{D`Ah}Aj}{{DbAh}Aj}{{DdAh}Aj}{{DfAh}Aj}{{DhAh}Aj}{{DjAh}Aj}{cc{}}0000{BlDj}1{D`Dd}{ce{}{}}00000{D`Dj}{D`Bl}0{D`Df}11{{}D`}32{Ddd}{Djd}{{}d}0{Dfd}11211{Dhd}222232277{D`Dh}8{D`Cl}{c{{j{e}}}{}{}}00000000000:::{cl{}}00000<2{D`Db}``>>{DlDl}{{DlAh}Aj}{cc{}}{ce{}{}}{DlDj}{{}Dl}1>>887{{}f}````{Dnf}04444{DnDn}{E`E`}{{E`E`}Bl}{{DnAh}Aj}{{E`Ah}Aj}::99{{}Dn}{Dn{{Bb{E`}}}}{c{{j{e}}}{}{}}000{cl{}}0{{fE`}d}`{Ebf}??{EbEb}{{EbAh}Aj}{cc{}}{ce{}{}}4{{}{{Bb{Eb}}}}887{{}f}{fd}1010101010101010101010101010100{{}Al}{{fAdAbBl}d}2210221022102````{Edf}06666{EdEd}{EfEf}{{EfEf}Bl}{{EdAh}Aj}{{EfAh}Aj}<<;;{EdEf}6{{}Ed}{{Efff}d}{c{{j{e}}}{}{}}000{cl{}}0=````````````````````````{Ehf}{ce{}{}}0000000{EhEj}{EhEh}{EjEj}{ElEl}{EnEn}6{{EjEj}Bl}{{ElEl}Bl}{{EnEn}Bl}{{EjAh}Aj}{{ElAh}Aj}{{EnAh}Aj}{cc{}}0{fEl}1{fEn}2>>>>{EhBl}0{{}Eh}{Ejd}{c{{j{e}}}{}{}}0000000{cl{}}000{fd}`{ce{}{}}0{{}d}200{F`F`}{F`Bl}{{F`Ah}Aj}={{F`f}Bl}52{{}F`}57553998{{}f}8`{Fbf}88777{FbFb}{{FbAh}Aj}{cc{}};{{}Fb};;;{FbBl}00{c{{j{e}}}{}{}}0{cl{}}`{Fdf}{ce{}{}}0{{}d}{FdFd}{{FdAh}Aj}93{{}Fd}3{FdBl}00887?{fd}``````66665555{FfFf}{FhFh}{{FhFh}Bl}{{FfAh}Aj}{{FhAh}Aj}{cc{}}0{FfDd}=={FfBl}{{}Ff}1{Ddd}???{Fhd}{{}d}0044{FfFh}5{c{{j{e}}}{}{}}000{cl{}}0{FfCl}9{{}f}{fd}``{Fjf}0{ce{}{}}0{FjFj}{{FjAh}Aj}{cc{}}3{{}Fj}{Fj{{Bb{E`}}}};;:{{fE`}d}9{{}An}:","c":[],"p":[[1,"u32"],[1,"unit"],[1,"usize"],[5,"McycleDelay",14],[6,"Result",1347],[5,"TypeId",1348],[17,"Output"],[10,"FnOnce",1349],[6,"Permission",35],[6,"Range",35],[5,"Pmp",35],[5,"Formatter",1350],[8,"Result",1350],[5,"Pmpcsr",35],[1,"u64"],[5,"Marchid",386],[6,"Option",1351],[5,"Mcause",398],[6,"Trap",398],[6,"Interrupt",398],[6,"Exception",398],[1,"bool"],[5,"Mcounteren",473],[5,"Medeleg",499],[5,"Mideleg",756],[5,"Mie",777],[5,"Mimpid",807],[5,"Mip",822],[5,"Misa",846],[6,"XLEN",846],[1,"char"],[5,"Mstatus",876],[6,"XS",876],[6,"FS",876],[6,"MPP",876],[6,"SPP",876],[6,"Endianness",876],[5,"Mstatush",1006],[5,"Mtvec",1023],[6,"TrapMode",1023],[5,"Mvendorid",1051],[5,"Satp",1112],[6,"Mode",1112],[5,"Scause",1142],[6,"Trap",1142],[6,"Interrupt",1142],[6,"Exception",1142],[5,"Scounteren",1214],[5,"Sie",1239],[5,"Sip",1260],[5,"Sstatus",1279],[6,"SPP",1279],[5,"Stvec",1328]],"b":[]}],\
["stable_deref_trait",{"doc":"This module defines an unsafe marker trait, StableDeref, …","t":"KK","n":["CloneStableDeref","StableDeref"],"q":[[0,"stable_deref_trait"]],"d":["An unsafe marker trait for types where clones deref to the …","An unsafe marker trait for types that deref to a stable …"],"i":[0,0],"f":"``","c":[],"p":[],"b":[]}],\
["strum",{"doc":"Strum","t":"YKYTYKYYYYKYKYYYYYKYRRGYTTTKKKPCMNNNNNNNMMNMMMNNMMNNNM","n":["AsRefStr","AsStaticRef","AsStaticStr","COUNT","Display","EnumCount","EnumCount","EnumDiscriminants","EnumIs","EnumIter","EnumMessage","EnumMessage","EnumProperty","EnumProperty","EnumString","EnumTryAs","EnumVariantNames","FromRepr","IntoEnumIterator","IntoStaticStr","Iterator","Iterator","ParseError","ToString","VARIANTS","VARIANT_COUNT","VARIANT_NAMES","VariantIterator","VariantMetadata","VariantNames","VariantNotFound","additional_attributes","as_static","borrow","borrow_mut","clone","eq","fmt","from","get_bool","get_detailed_message","get_documentation","get_int","get_message","get_serializations","get_str","hash","into","iter","iter","try_from","try_into","type_id","variant_name"],"q":[[0,"strum"],[54,"core::marker"],[55,"core::fmt"],[56,"core::fmt"],[57,"core::hash"],[58,"core::result"],[59,"core::any"]],"d":["Converts enum variants to <code>&amp;&#39;static str</code>.","A cheap reference-to-reference conversion. Used to convert …","","","Converts enum variants to strings.","A trait for capturing the number of variants in Enum. This …","Add a constant <code>usize</code> equal to the number of variants.","Generate a new type with only the discriminant names.","Generated <code>is_*()</code> methods for each variant. E.g. …","Creates a new type that iterates of the variants of an …","Associates additional pieces of information with an Enum. …","Add a verbose message to an enum variant.","<code>EnumProperty</code> is a trait that makes it possible to store …","Add custom properties to enum variants.","Converts strings to enum variants based on their name.","Generated <code>try_as_*()</code> methods for all tuple-style variants. …","Implements <code>Strum::VariantNames</code> which adds an associated …","Add a function to enum that allows accessing variants by …","This trait designates that an <code>Enum</code> can be iterated over. …","Implements <code>From&lt;MyEnum&gt; for &amp;&#39;static str</code> on an enum.","","","The <code>ParseError</code> enum is a collection of all the possible …","implements <code>std::string::ToString</code> on an enum","Names of the variants of this enum","","","","","A trait for retrieving the names of each variant in Enum. …","","Documentation for Additional Attributes","","","","","","","Returns the argument unchanged.","","","Get the doc comment associated with a variant if it exists.","","","","","","Calls <code>U::from(self)</code>.","","","","","",""],"i":[0,0,0,18,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,19,20,0,0,21,17,17,0,0,0,3,0,1,3,3,3,3,3,3,7,10,10,7,10,10,7,3,3,19,20,3,3,3,17],"f":"````````````````````````````````{bcd}{ce{}{}}0{ff}{{ff}h}{{fj}l}{cc{}}{{nA`}{{Ab{h}}}}{Ad{{Ab{A`}}}}0{{nA`}{{Ab{Af}}}}1{Ad{{Ah{A`}}}}{{nA`}{{Ab{A`}}}}{{fc}AjAl}:{{}c{}}0{c{{An{e}}}{}{}}0{cB`{}}{BbA`}","c":[1,32],"p":[[10,"AsStaticRef",0],[10,"Sized",54],[6,"ParseError",0],[1,"bool"],[5,"Formatter",55],[8,"Result",55],[10,"EnumProperty",0],[1,"str"],[6,"Option",56],[10,"EnumMessage",0],[1,"usize"],[1,"slice"],[1,"unit"],[10,"Hasher",57],[6,"Result",58],[5,"TypeId",59],[10,"VariantMetadata",0],[10,"EnumCount",0],[10,"IntoEnumIterator",0],[10,"VariantIterator",0],[10,"VariantNames",0]],"b":[]}],\
["vcell",{"doc":"Just like <code>Cell</code> but with volatile read / write operations","t":"FNNNNNNNNNNN","n":["VolatileCell","as_ptr","borrow","borrow_mut","from","get","into","new","set","try_from","try_into","type_id"],"q":[[0,"vcell"],[12,"core::marker"],[13,"core::result"],[14,"core::any"]],"d":["Just like <code>Cell</code> but with volatile read / write operations","Returns a raw pointer to the underlying data in the cell","","","Returns the argument unchanged.","Returns a copy of the contained value","Calls <code>U::from(self)</code>.","Creates a new <code>VolatileCell</code> containing the given value","Sets the contained value","","",""],"i":[0,1,1,1,1,1,1,1,1,1,1,1],"f":"`{{{b{c}}}{}{}}{ce{}{}}0{cc{}}{{{b{c}}}cd}2{c{{b{c}}}{}}{{{b{c}}c}fd}{c{{h{e}}}{}{}}0{cj{}}","c":[],"p":[[5,"VolatileCell",0],[10,"Copy",12],[1,"unit"],[6,"Result",13],[5,"TypeId",14]],"b":[]}],\
["void",{"doc":"Void","t":"KKGNNNNNNNNNNNNHMM","n":["ResultVoidErrExt","ResultVoidExt","Void","borrow","borrow_mut","clone","eq","fmt","fmt","from","into","partial_cmp","try_from","try_into","type_id","unreachable","void_unwrap","void_unwrap_err"],"q":[[0,"void"],[18,"core::fmt"],[19,"core::fmt"],[20,"core::option"],[21,"core::result"],[22,"core::any"]],"d":["Extensions to <code>Result&lt;Void, E&gt;</code>","Extensions to <code>Result&lt;T, Void&gt;</code>","The empty type for cases which can’t occur.","","","","","","","Returns the argument unchanged.","Calls <code>U::from(self)</code>.","","","","","A safe version of <code>intrinsincs::unreachable</code>.","Get the value out of a wrapper.","Get the error out of a wrapper."],"i":[0,0,0,1,1,1,1,1,1,1,1,1,1,1,1,0,10,11],"f":"```{ce{}{}}0{bb}{{bc}d{}}{{bf}h}0{cc{}}4{{bc}{{l{j}}}{}}{c{{n{e}}}{}{}}0{cA`{}}{bAb}{Adc{}}{Afc{}}","c":[],"p":[[6,"Void",0],[1,"bool"],[5,"Formatter",18],[8,"Result",18],[6,"Ordering",19],[6,"Option",20],[6,"Result",21],[5,"TypeId",22],[1,"never"],[10,"ResultVoidExt",0],[10,"ResultVoidErrExt",0]],"b":[[7,"impl-Debug-for-Void"],[8,"impl-Display-for-Void"]]}]\
]'));
if (typeof exports !== 'undefined') exports.searchIndex = searchIndex;
else if (window.initSearch) window.initSearch(searchIndex);
