{
  "processor": "AMI S2811",
  "manufacturer": "AMI",
  "year": 1978,
  "schema_version": "1.0",
  "source": "AMI S2811 datasheet, American Microsystems Inc.",
  "instruction_count": 35,
  "architecture_notes": "Early signal processor for modem and telecommunications applications. 12-bit data width. Microcoded architecture. 4 MHz NMOS clock. Hardware multiplier for signal processing. Designed for filter implementations, modem signal processing, and early DSP applications.",
  "instructions": [
    {"mnemonic": "MPY", "opcode": "0x01", "bytes": 1, "cycles": 6, "category": "multiply", "addressing_mode": "register", "flags_affected": "OV", "notes": "12-bit multiply, hardware multiplier, core DSP operation"},
    {"mnemonic": "MPYA", "opcode": "0x02", "bytes": 1, "cycles": 6, "category": "multiply", "addressing_mode": "register", "flags_affected": "OV", "notes": "Multiply and accumulate result"},
    {"mnemonic": "MPYS", "opcode": "0x03", "bytes": 1, "cycles": 6, "category": "multiply", "addressing_mode": "register", "flags_affected": "OV", "notes": "Multiply and subtract from accumulator"},
    {"mnemonic": "MPYN", "opcode": "0x04", "bytes": 1, "cycles": 6, "category": "multiply", "addressing_mode": "register", "flags_affected": "OV", "notes": "Multiply and negate result"},
    {"mnemonic": "SQRA", "opcode": "0x05", "bytes": 1, "cycles": 6, "category": "multiply", "addressing_mode": "register", "flags_affected": "OV", "notes": "Square and accumulate (self-multiply)"},
    {"mnemonic": "ADD", "opcode": "0x10", "bytes": 1, "cycles": 8, "category": "alu", "addressing_mode": "register", "flags_affected": "OV,Z,N", "notes": "Add register to accumulator"},
    {"mnemonic": "SUB", "opcode": "0x11", "bytes": 1, "cycles": 8, "category": "alu", "addressing_mode": "register", "flags_affected": "OV,Z,N", "notes": "Subtract register from accumulator"},
    {"mnemonic": "AND", "opcode": "0x12", "bytes": 1, "cycles": 8, "category": "alu", "addressing_mode": "register", "flags_affected": "Z,N", "notes": "Logical AND with accumulator"},
    {"mnemonic": "OR", "opcode": "0x13", "bytes": 1, "cycles": 8, "category": "alu", "addressing_mode": "register", "flags_affected": "Z,N", "notes": "Logical OR with accumulator"},
    {"mnemonic": "XOR", "opcode": "0x14", "bytes": 1, "cycles": 8, "category": "alu", "addressing_mode": "register", "flags_affected": "Z,N", "notes": "Exclusive OR with accumulator"},
    {"mnemonic": "ABS", "opcode": "0x15", "bytes": 1, "cycles": 8, "category": "alu", "addressing_mode": "implied", "flags_affected": "Z,N", "notes": "Absolute value of accumulator"},
    {"mnemonic": "NEG", "opcode": "0x16", "bytes": 1, "cycles": 8, "category": "alu", "addressing_mode": "implied", "flags_affected": "OV,Z,N", "notes": "Negate accumulator (twos complement)"},
    {"mnemonic": "SHL", "opcode": "0x17", "bytes": 1, "cycles": 8, "category": "alu", "addressing_mode": "implied", "flags_affected": "C,Z,N", "notes": "Shift accumulator left by 1 bit"},
    {"mnemonic": "SHR", "opcode": "0x18", "bytes": 1, "cycles": 8, "category": "alu", "addressing_mode": "implied", "flags_affected": "C,Z,N", "notes": "Shift accumulator right by 1 bit (arithmetic)"},
    {"mnemonic": "SAT", "opcode": "0x19", "bytes": 1, "cycles": 8, "category": "alu", "addressing_mode": "implied", "flags_affected": "none", "notes": "Saturate accumulator on overflow"},
    {"mnemonic": "RND", "opcode": "0x1A", "bytes": 1, "cycles": 8, "category": "alu", "addressing_mode": "implied", "flags_affected": "Z,N", "notes": "Round accumulator to 12-bit precision"},
    {"mnemonic": "LDR", "opcode": "0x20", "bytes": 2, "cycles": 10, "category": "memory", "addressing_mode": "direct", "flags_affected": "none", "notes": "Load register from data memory (6 base + 4 memory)"},
    {"mnemonic": "STR", "opcode": "0x21", "bytes": 2, "cycles": 10, "category": "memory", "addressing_mode": "direct", "flags_affected": "none", "notes": "Store register to data memory"},
    {"mnemonic": "LDA", "opcode": "0x22", "bytes": 2, "cycles": 10, "category": "memory", "addressing_mode": "direct", "flags_affected": "none", "notes": "Load accumulator from data memory"},
    {"mnemonic": "STA", "opcode": "0x23", "bytes": 2, "cycles": 10, "category": "memory", "addressing_mode": "direct", "flags_affected": "none", "notes": "Store accumulator to data memory"},
    {"mnemonic": "LDI", "opcode": "0x24", "bytes": 2, "cycles": 10, "category": "memory", "addressing_mode": "indirect", "flags_affected": "none", "notes": "Load via indirect addressing with auto-increment"},
    {"mnemonic": "STI", "opcode": "0x25", "bytes": 2, "cycles": 10, "category": "memory", "addressing_mode": "indirect", "flags_affected": "none", "notes": "Store via indirect addressing with auto-increment"},
    {"mnemonic": "LDCF", "opcode": "0x26", "bytes": 2, "cycles": 10, "category": "memory", "addressing_mode": "direct", "flags_affected": "none", "notes": "Load filter coefficient from coefficient memory"},
    {"mnemonic": "STCF", "opcode": "0x27", "bytes": 2, "cycles": 10, "category": "memory", "addressing_mode": "direct", "flags_affected": "none", "notes": "Store filter coefficient to coefficient memory"},
    {"mnemonic": "JMP", "opcode": "0x30", "bytes": 2, "cycles": 8, "category": "control", "addressing_mode": "absolute", "flags_affected": "none", "notes": "Unconditional jump"},
    {"mnemonic": "JZ", "opcode": "0x31", "bytes": 2, "cycles": 8, "category": "control", "addressing_mode": "absolute", "flags_affected": "none", "notes": "Jump if accumulator is zero"},
    {"mnemonic": "JNZ", "opcode": "0x32", "bytes": 2, "cycles": 8, "category": "control", "addressing_mode": "absolute", "flags_affected": "none", "notes": "Jump if accumulator is not zero"},
    {"mnemonic": "JOV", "opcode": "0x33", "bytes": 2, "cycles": 8, "category": "control", "addressing_mode": "absolute", "flags_affected": "none", "notes": "Jump on overflow"},
    {"mnemonic": "JN", "opcode": "0x34", "bytes": 2, "cycles": 8, "category": "control", "addressing_mode": "absolute", "flags_affected": "none", "notes": "Jump if negative"},
    {"mnemonic": "JSR", "opcode": "0x35", "bytes": 2, "cycles": 8, "category": "control", "addressing_mode": "absolute", "flags_affected": "none", "notes": "Jump to subroutine"},
    {"mnemonic": "RTS", "opcode": "0x36", "bytes": 1, "cycles": 8, "category": "control", "addressing_mode": "implied", "flags_affected": "none", "notes": "Return from subroutine"},
    {"mnemonic": "RPT", "opcode": "0x37", "bytes": 2, "cycles": 8, "category": "control", "addressing_mode": "immediate", "flags_affected": "none", "notes": "Repeat next instruction N times (loop primitive)"},
    {"mnemonic": "WAIT", "opcode": "0x38", "bytes": 1, "cycles": 8, "category": "control", "addressing_mode": "implied", "flags_affected": "none", "notes": "Wait for interrupt or external sync"},
    {"mnemonic": "NOP", "opcode": "0x00", "bytes": 1, "cycles": 8, "category": "nop", "addressing_mode": "implied", "flags_affected": "none", "notes": "No operation"},
    {"mnemonic": "HALT", "opcode": "0x3F", "bytes": 1, "cycles": 8, "category": "control", "addressing_mode": "implied", "flags_affected": "none", "notes": "Halt processor until reset or interrupt"}
  ]
}
