$date
	Sat Oct 22 23:26:15 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module testbench $end
$var reg 32 ! rQueryData [31:0] $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 " checker_start $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 # checker_end $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 1 $ checker_run $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 32 % checker_rtl [31:0] $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 32 & checker_lls [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
bx &
bx %
x$
x#
0"
bx !
$end
#10
b0 &
b0 %
0#
0$
#957484
b1000 !
1"
#957486
b1000 &
b1000 %
1$
#957487
0"
#957490
b100 &
b100 %
#957494
b10 &
b10 %
#957498
b1 &
b1 %
1#
#957502
b0 &
0#
b0 %
0$
#1960479
b10000 !
1"
#1960482
b10000 &
b10000 %
1$
#1960483
0"
#1960486
b1000 &
b1000 %
#1960490
b100 &
b100 %
#1960494
b10 &
b10 %
#1960498
b1 &
b1 %
1#
#1960502
b0 &
0#
b0 %
0$
#2995971
b10110 !
1"
#2995974
b10110 &
b10110 %
1$
#2995975
0"
#2995978
b1011 &
b1011 %
#2995982
b100010 &
b100010 %
#2995986
b10001 &
b10001 %
#2995990
b110100 &
b110100 %
#2995994
b11010 &
b11010 %
#2995998
b1101 &
b1101 %
#2996002
b101000 &
b101000 %
#2996006
b10100 &
b10100 %
#2996010
b1010 &
b1010 %
#2996014
b101 &
b101 %
#2996018
b10000 &
b10000 %
#2996022
b1000 &
b1000 %
#2996026
b100 &
b100 %
#2996030
b10 &
b10 %
#2996034
b1 &
b1 %
1#
#2996038
b0 &
0#
b0 %
0$
#4500012
