<html><body><samp><pre>
<!@TC:1690981764>
#Build: Synplify Pro L-2016.09L+ice40, Build 077R, Dec  2 2016
#install: C:\lscc\iCEcube2.2020.12\synpbase
#OS: Windows 8 6.2
#Hostname: TK-FRAMEWERK

# Wed Aug 02 08:09:24 2023

#Implementation: DividerFPGA_Implmnt

<a name=compilerReport1></a>Synopsys HDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016</a>
@N: : <!@TM:1690981765> | Running in 64-bit mode 
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

<a name=compilerReport2></a>Synopsys Verilog Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016</a>
@N: : <!@TM:1690981765> | Running in 64-bit mode 
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\generic\sb_ice40.v" (library work)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\hypermods.v" (library __hyper__lib__)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\umr_capim.v" (library snps_haps)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\scemi_objects.v" (library snps_haps)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\scemi_pipes.svh" (library snps_haps)
@I::"D:\Icecube\DividerFPGA\top.v" (library work)
@I::"D:\Icecube\DividerFPGA\counter16.v" (library work)
@I::"D:\Icecube\DividerFPGA\sr16.v" (library work)
Verilog syntax check successful!
File D:\Icecube\DividerFPGA\top.v changed - recompiling
Selecting top level module top
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="D:\Icecube\DividerFPGA\sr16.v:3:7:3:11:@N:CG364:@XP_MSG">sr16.v(3)</a><!@TM:1690981765> | Synthesizing module sr16 in library work.

@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="D:\Icecube\DividerFPGA\counter16.v:3:7:3:16:@N:CG364:@XP_MSG">counter16.v(3)</a><!@TM:1690981765> | Synthesizing module counter16 in library work.

@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="D:\Icecube\DividerFPGA\top.v:1:7:1:10:@N:CG364:@XP_MSG">top.v(1)</a><!@TM:1690981765> | Synthesizing module top in library work.

<font color=#A52A2A>@W:<a href="@W:CG360:@XP_HELP">CG360</a> : <a href="D:\Icecube\DividerFPGA\top.v:17:11:17:24:@W:CG360:@XP_MSG">top.v(17)</a><!@TM:1690981765> | Removing wire row_completed, as there is no assignment to it.</font>
<font color=#A52A2A>@W:<a href="@W:CL168:@XP_HELP">CL168</a> : <a href="D:\Icecube\DividerFPGA\top.v:49:10:49:21:@W:CL168:@XP_MSG">top.v(49)</a><!@TM:1690981765> | Removing instance row_counter because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.</font>
<font color=#A52A2A>@W:<a href="@W:CL168:@XP_HELP">CL168</a> : <a href="D:\Icecube\DividerFPGA\top.v:39:5:39:11:@W:CL168:@XP_MSG">top.v(39)</a><!@TM:1690981765> | Removing instance row_sr because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.</font>
<font color=#A52A2A>@W:<a href="@W:CL157:@XP_HELP">CL157</a> : <a href="D:\Icecube\DividerFPGA\top.v:17:11:17:24:@W:CL157:@XP_MSG">top.v(17)</a><!@TM:1690981765> | *Output row_completed has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the output.</font>
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="D:\Icecube\DividerFPGA\top.v:10:10:10:20:@N:CL159:@XP_MSG">top.v(10)</a><!@TM:1690981765> | Input sr_sel_row is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="D:\Icecube\DividerFPGA\top.v:12:10:12:20:@N:CL159:@XP_MSG">top.v(12)</a><!@TM:1690981765> | Input en_rowpack is unused.

At c_ver Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 70MB peak: 71MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Wed Aug 02 08:09:25 2023

###########################################################]
<a name=compilerReport3></a>Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016</a>
@N: : <!@TM:1690981765> | Running in 64-bit mode 
@N:<a href="@N:NF107:@XP_HELP">NF107</a> : <a href="D:\Icecube\DividerFPGA\top.v:1:7:1:10:@N:NF107:@XP_MSG">top.v(1)</a><!@TM:1690981765> | Selected library: work cell: top view verilog as top level
@N:<a href="@N:NF107:@XP_HELP">NF107</a> : <a href="D:\Icecube\DividerFPGA\top.v:1:7:1:10:@N:NF107:@XP_MSG">top.v(1)</a><!@TM:1690981765> | Selected library: work cell: top view verilog as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Wed Aug 02 08:09:25 2023

###########################################################]
@END

At c_hdl Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 3MB peak: 4MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Wed Aug 02 08:09:25 2023

###########################################################]
<a name=compilerReport4></a>Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016</a>
@N: : <!@TM:1690981767> | Running in 64-bit mode 
File D:\Icecube\DividerFPGA\DividerFPGA\DividerFPGA_Implmnt\synwork\DividerFPGA_comp.srs changed - recompiling
@N:<a href="@N:NF107:@XP_HELP">NF107</a> : <a href="D:\Icecube\DividerFPGA\top.v:1:7:1:10:@N:NF107:@XP_MSG">top.v(1)</a><!@TM:1690981767> | Selected library: work cell: top view verilog as top level
@N:<a href="@N:NF107:@XP_HELP">NF107</a> : <a href="D:\Icecube\DividerFPGA\top.v:1:7:1:10:@N:NF107:@XP_MSG">top.v(1)</a><!@TM:1690981767> | Selected library: work cell: top view verilog as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Wed Aug 02 08:09:27 2023

###########################################################]
Pre-mapping Report

# Wed Aug 02 08:09:27 2023

<a name=mapperReport5></a>Synopsys Lattice Technology Pre-mapping, Version maplat, Build 1612R, Built Dec  5 2016 10:31:39</a>
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 100MB)

@A:<a href="@A:MF827:@XP_HELP">MF827</a> : <!@TM:1690981768> | No constraint file specified. 
Linked File: <a href="D:\Icecube\DividerFPGA\DividerFPGA\DividerFPGA_Implmnt\DividerFPGA_scck.rpt:@XP_FILE">DividerFPGA_scck.rpt</a>
Printing clock  summary report in "D:\Icecube\DividerFPGA\DividerFPGA\DividerFPGA_Implmnt\DividerFPGA_scck.rpt" file 
@N:<a href="@N:MF248:@XP_HELP">MF248</a> : <!@TM:1690981768> | Running in 64-bit mode. 
@N:<a href="@N:MF666:@XP_HELP">MF666</a> : <!@TM:1690981768> | Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.) 

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 102MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 102MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 102MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 103MB)

@N:<a href="@N:MO111:@XP_HELP">MO111</a> : <a href="d:\icecube\dividerfpga\top.v:17:11:17:24:@N:MO111:@XP_MSG">top.v(17)</a><!@TM:1690981768> | Tristate driver row_completed (in view: work.top(verilog)) on net row_completed (in view: work.top(verilog)) has its enable tied to GND.
ICG Latch Removal Summary:
Number of ICG latches removed:	0
Number of ICG latches not removed:	0
syn_allowed_resources : blockrams=20  set on top level netlist top

Finished netlist restructuring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)



<a name=mapperReport6></a>Clock Summary</a>
*****************

Start               Requested     Requested     Clock        Clock                     Clock
Clock               Frequency     Period        Type         Group                     Load 
--------------------------------------------------------------------------------------------
top|laser_pulse     277.9 MHz     3.598         inferred     Autoconstr_clkgroup_0     19   
top|sr_clk          754.8 MHz     1.325         inferred     Autoconstr_clkgroup_1     16   
============================================================================================

<font color=#A52A2A>@W:<a href="@W:MT529:@XP_HELP">MT529</a> : <a href="d:\icecube\dividerfpga\counter16.v:14:0:14:6:@W:MT529:@XP_MSG">counter16.v(14)</a><!@TM:1690981768> | Found inferred clock top|laser_pulse which controls 19 sequential elements including pulse_counter.internal_count_reached. This clock has no specified timing constraint which may prevent conversion of gated or generated clocks and may adversely impact design performance. </font>
<font color=#A52A2A>@W:<a href="@W:MT529:@XP_HELP">MT529</a> : <a href="d:\icecube\dividerfpga\sr16.v:14:0:14:6:@W:MT529:@XP_MSG">sr16.v(14)</a><!@TM:1690981768> | Found inferred clock top|sr_clk which controls 16 sequential elements including divider_sr.shifted_data[15:0]. This clock has no specified timing constraint which may prevent conversion of gated or generated clocks and may adversely impact design performance. </font>

Finished Pre Mapping Phase.
@N:<a href="@N:MO111:@XP_HELP">MO111</a> : <a href="d:\icecube\dividerfpga\top.v:17:11:17:24:@N:MO111:@XP_MSG">top.v(17)</a><!@TM:1690981768> | Tristate driver row_completed (in view: work.top(verilog)) on net row_completed (in view: work.top(verilog)) has its enable tied to GND.
@N:<a href="@N:BN225:@XP_HELP">BN225</a> : <!@TM:1690981768> | Writing default property annotation file D:\Icecube\DividerFPGA\DividerFPGA\DividerFPGA_Implmnt\DividerFPGA.sap. 

Starting constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

None
None

Finished constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

Pre-mapping successful!

At Mapper Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 47MB peak: 133MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Wed Aug 02 08:09:27 2023

###########################################################]
Map & Optimize Report

# Wed Aug 02 08:09:28 2023

<a name=mapperReport7></a>Synopsys Lattice Technology Mapper, Version maplat, Build 1612R, Built Dec  5 2016 10:31:39</a>
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 100MB)

@N:<a href="@N:MF248:@XP_HELP">MF248</a> : <!@TM:1690981769> | Running in 64-bit mode. 
@N:<a href="@N:MF666:@XP_HELP">MF666</a> : <!@TM:1690981769> | Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.) 

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 101MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 101MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 101MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 103MB)



Starting Optimization and Mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

@N:<a href="@N:MO111:@XP_HELP">MO111</a> : <a href="d:\icecube\dividerfpga\top.v:17:11:17:24:@N:MO111:@XP_MSG">top.v(17)</a><!@TM:1690981769> | Tristate driver row_completed (in view: work.top(verilog)) on net row_completed (in view: work.top(verilog)) has its enable tied to GND.

Available hyper_sources - for debug and ip models
	None Found

@N:<a href="@N:MT206:@XP_HELP">MT206</a> : <!@TM:1690981769> | Auto Constrain mode is enabled 
<font color=#A52A2A>@W:<a href="@W:FX1039:@XP_HELP">FX1039</a> : <a href="d:\icecube\dividerfpga\sr16.v:14:0:14:6:@W:FX1039:@XP_MSG">sr16.v(14)</a><!@TM:1690981769> | User-specified initial value defined for instance divider_sr.shifted_data[15:0] is being ignored. </font>
<font color=#A52A2A>@W:<a href="@W:FX1039:@XP_HELP">FX1039</a> : <a href="d:\icecube\dividerfpga\counter16.v:14:0:14:6:@W:FX1039:@XP_MSG">counter16.v(14)</a><!@TM:1690981769> | User-specified initial value defined for instance pulse_counter.internal_count_reached is being ignored. </font>
<font color=#A52A2A>@W:<a href="@W:FX1039:@XP_HELP">FX1039</a> : <a href="d:\icecube\dividerfpga\counter16.v:14:0:14:6:@W:FX1039:@XP_MSG">counter16.v(14)</a><!@TM:1690981769> | User-specified initial value defined for instance pulse_counter.internal_count[15:0] is being ignored. </font>
<font color=#A52A2A>@W:<a href="@W:FX1039:@XP_HELP">FX1039</a> : <a href="d:\icecube\dividerfpga\top.v:53:0:53:6:@W:FX1039:@XP_MSG">top.v(53)</a><!@TM:1690981769> | User-specified initial value defined for instance output_state is being ignored. </font>
<font color=#A52A2A>@W:<a href="@W:FX1039:@XP_HELP">FX1039</a> : <a href="d:\icecube\dividerfpga\top.v:53:0:53:6:@W:FX1039:@XP_MSG">top.v(53)</a><!@TM:1690981769> | User-specified initial value defined for instance reset_signal is being ignored. </font>

Finished RTL optimizations (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Starting factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)


Finished gated-clock and generated-clock conversion (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)


Finished generic timing optimizations - Pass 1 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)


Starting Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)


Finished Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)


Finished generic timing optimizations - Pass 2 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)


Finished preparing to map (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)


Finished technology mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)

Pass		 CPU time		Worst Slack		Luts / Registers
------------------------------------------------------------
   1		0h:00m:00s		    -2.76ns		  44 /        35
   2		0h:00m:00s		    -2.76ns		  44 /        35
   3		0h:00m:00s		    -1.40ns		  44 /        35
@N:<a href="@N:FX271:@XP_HELP">FX271</a> : <a href="d:\icecube\dividerfpga\top.v:53:0:53:6:@N:FX271:@XP_MSG">top.v(53)</a><!@TM:1690981769> | Replicating instance reset_signal (in view: work.top(verilog)) with 20 loads 1 time to improve timing.
Timing driven replication report
Added 1 Registers via timing driven replication
Added 0 LUTs via timing driven replication

   4		0h:00m:00s		    -1.40ns		  44 /        36


   5		0h:00m:00s		    -1.36ns		  45 /        36
@A:<a href="@A:BN291:@XP_HELP">BN291</a> : <a href="d:\icecube\dividerfpga\sr16.v:14:0:14:6:@A:BN291:@XP_MSG">sr16.v(14)</a><!@TM:1690981769> | Boundary register divider_sr.shifted_data[15] (in view: work.top(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A:<a href="@A:BN291:@XP_HELP">BN291</a> : <a href="d:\icecube\dividerfpga\sr16.v:14:0:14:6:@A:BN291:@XP_MSG">sr16.v(14)</a><!@TM:1690981769> | Boundary register divider_sr.shifted_data[14] (in view: work.top(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A:<a href="@A:BN291:@XP_HELP">BN291</a> : <a href="d:\icecube\dividerfpga\sr16.v:14:0:14:6:@A:BN291:@XP_MSG">sr16.v(14)</a><!@TM:1690981769> | Boundary register divider_sr.shifted_data[13] (in view: work.top(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A:<a href="@A:BN291:@XP_HELP">BN291</a> : <a href="d:\icecube\dividerfpga\sr16.v:14:0:14:6:@A:BN291:@XP_MSG">sr16.v(14)</a><!@TM:1690981769> | Boundary register divider_sr.shifted_data[12] (in view: work.top(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A:<a href="@A:BN291:@XP_HELP">BN291</a> : <a href="d:\icecube\dividerfpga\sr16.v:14:0:14:6:@A:BN291:@XP_MSG">sr16.v(14)</a><!@TM:1690981769> | Boundary register divider_sr.shifted_data[11] (in view: work.top(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A:<a href="@A:BN291:@XP_HELP">BN291</a> : <a href="d:\icecube\dividerfpga\sr16.v:14:0:14:6:@A:BN291:@XP_MSG">sr16.v(14)</a><!@TM:1690981769> | Boundary register divider_sr.shifted_data[10] (in view: work.top(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A:<a href="@A:BN291:@XP_HELP">BN291</a> : <a href="d:\icecube\dividerfpga\sr16.v:14:0:14:6:@A:BN291:@XP_MSG">sr16.v(14)</a><!@TM:1690981769> | Boundary register divider_sr.shifted_data[9] (in view: work.top(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A:<a href="@A:BN291:@XP_HELP">BN291</a> : <a href="d:\icecube\dividerfpga\sr16.v:14:0:14:6:@A:BN291:@XP_MSG">sr16.v(14)</a><!@TM:1690981769> | Boundary register divider_sr.shifted_data[8] (in view: work.top(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A:<a href="@A:BN291:@XP_HELP">BN291</a> : <a href="d:\icecube\dividerfpga\sr16.v:14:0:14:6:@A:BN291:@XP_MSG">sr16.v(14)</a><!@TM:1690981769> | Boundary register divider_sr.shifted_data[7] (in view: work.top(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A:<a href="@A:BN291:@XP_HELP">BN291</a> : <a href="d:\icecube\dividerfpga\sr16.v:14:0:14:6:@A:BN291:@XP_MSG">sr16.v(14)</a><!@TM:1690981769> | Boundary register divider_sr.shifted_data[6] (in view: work.top(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A:<a href="@A:BN291:@XP_HELP">BN291</a> : <a href="d:\icecube\dividerfpga\sr16.v:14:0:14:6:@A:BN291:@XP_MSG">sr16.v(14)</a><!@TM:1690981769> | Boundary register divider_sr.shifted_data[5] (in view: work.top(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A:<a href="@A:BN291:@XP_HELP">BN291</a> : <a href="d:\icecube\dividerfpga\sr16.v:14:0:14:6:@A:BN291:@XP_MSG">sr16.v(14)</a><!@TM:1690981769> | Boundary register divider_sr.shifted_data[4] (in view: work.top(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A:<a href="@A:BN291:@XP_HELP">BN291</a> : <a href="d:\icecube\dividerfpga\sr16.v:14:0:14:6:@A:BN291:@XP_MSG">sr16.v(14)</a><!@TM:1690981769> | Boundary register divider_sr.shifted_data[3] (in view: work.top(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A:<a href="@A:BN291:@XP_HELP">BN291</a> : <a href="d:\icecube\dividerfpga\sr16.v:14:0:14:6:@A:BN291:@XP_MSG">sr16.v(14)</a><!@TM:1690981769> | Boundary register divider_sr.shifted_data[2] (in view: work.top(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A:<a href="@A:BN291:@XP_HELP">BN291</a> : <a href="d:\icecube\dividerfpga\sr16.v:14:0:14:6:@A:BN291:@XP_MSG">sr16.v(14)</a><!@TM:1690981769> | Boundary register divider_sr.shifted_data[1] (in view: work.top(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A:<a href="@A:BN291:@XP_HELP">BN291</a> : <a href="d:\icecube\dividerfpga\sr16.v:14:0:14:6:@A:BN291:@XP_MSG">sr16.v(14)</a><!@TM:1690981769> | Boundary register divider_sr.shifted_data[0] (in view: work.top(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N:<a href="@N:FX1016:@XP_HELP">FX1016</a> : <a href="d:\icecube\dividerfpga\top.v:2:10:2:21:@N:FX1016:@XP_MSG">top.v(2)</a><!@TM:1690981769> | SB_GB_IO inserted on the port laser_pulse.
@N:<a href="@N:FX1016:@XP_HELP">FX1016</a> : <a href="d:\icecube\dividerfpga\top.v:6:10:6:16:@N:FX1016:@XP_MSG">top.v(6)</a><!@TM:1690981769> | SB_GB_IO inserted on the port sr_clk.
@N:<a href="@N:FX1017:@XP_HELP">FX1017</a> : <a href="d:\icecube\dividerfpga\top.v:53:0:53:6:@N:FX1017:@XP_MSG">top.v(53)</a><!@TM:1690981769> | SB_GB inserted on the net reset_signal_iso.

Finished technology timing optimizations and critical path resynthesis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)


Finished restoring hierarchy (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)



@S |Clock Optimization Summary


<a name=clockReport8></a>#### START OF CLOCK OPTIMIZATION REPORT #####[</a>

2 non-gated/non-generated clock tree(s) driving 36 clock pin(s) of sequential element(s)
0 gated/generated clock tree(s) driving 0 clock pin(s) of sequential element(s)
0 instances converted, 0 sequential instances remain driven by gated/generated clocks

======================================= Non-Gated/Non-Generated Clocks =======================================
Clock Tree ID     Driving Element            Drive Element Type     Fanout     Sample Instance                
--------------------------------------------------------------------------------------------------------------
<a href="@|S:laser_pulse_ibuf_gb_io@|E:reset_signal_iso@|F:@syn_sample_clock_path==CKID0001@|M:ClockId0001  @XP_NAMES_BY_PROP">ClockId0001 </a>       laser_pulse_ibuf_gb_io     SB_GB_IO               20         reset_signal_iso               
<a href="@|S:sr_clk_ibuf_gb_io@|E:divider_sr.shifted_data_esr[15]@|F:@syn_sample_clock_path==CKID0002@|M:ClockId0002  @XP_NAMES_BY_PROP">ClockId0002 </a>       sr_clk_ibuf_gb_io          SB_GB_IO               16         divider_sr.shifted_data_esr[15]
==============================================================================================================


##### END OF CLOCK OPTIMIZATION REPORT ######]


Start Writing Netlists (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 106MB peak: 133MB)

Writing Analyst data base D:\Icecube\DividerFPGA\DividerFPGA\DividerFPGA_Implmnt\synwork\DividerFPGA_m.srm

Finished Writing Netlist Databases (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

Writing EDIF Netlist and constraint files
@N:<a href="@N:BW103:@XP_HELP">BW103</a> : <!@TM:1690981769> | The default time unit for the Synopsys Constraint File (SDC or FDC) is 1ns. 
@N:<a href="@N:BW107:@XP_HELP">BW107</a> : <!@TM:1690981769> | Synopsys Constraint File capacitance units using default value of 1pF  
@N:<a href="@N:FX1056:@XP_HELP">FX1056</a> : <!@TM:1690981769> | Writing EDF file: D:\Icecube\DividerFPGA\DividerFPGA\DividerFPGA_Implmnt\DividerFPGA.edf 
L-2016.09L+ice40

Finished Writing EDIF Netlist and constraint files (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)


Start final timing analysis (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)

<font color=#A52A2A>@W:<a href="@W:MT420:@XP_HELP">MT420</a> : <!@TM:1690981769> | Found inferred clock top|laser_pulse with period 12.51ns. Please declare a user-defined clock on object "p:laser_pulse"</font> 
<font color=#A52A2A>@W:<a href="@W:MT420:@XP_HELP">MT420</a> : <!@TM:1690981769> | Found inferred clock top|sr_clk with period 2.73ns. Please declare a user-defined clock on object "p:sr_clk"</font> 


<a name=timingReport9></a>##### START OF TIMING REPORT #####[</a>
# Timing Report written on Wed Aug 02 08:09:29 2023
#


Top view:               top
Requested Frequency:    80.0 MHz
Wire load mode:         top
Paths requested:        5
Constraint File(s):    
@N:<a href="@N:MT320:@XP_HELP">MT320</a> : <!@TM:1690981769> | This timing report is an estimate of place and route data. For final timing results, use the FPGA vendor place and route report. 

@N:<a href="@N:MT322:@XP_HELP">MT322</a> : <!@TM:1690981769> | Clock constraints include only register-to-register paths associated with each individual clock. 



<a name=performanceSummary10></a>Performance Summary</a>
*******************


Worst slack in design: -2.207

                    Requested     Estimated     Requested     Estimated                Clock        Clock                
Starting Clock      Frequency     Frequency     Period        Period        Slack      Type         Group                
-------------------------------------------------------------------------------------------------------------------------
top|laser_pulse     80.0 MHz      68.0 MHz      12.507        14.714        -2.207     inferred     Autoconstr_clkgroup_0
top|sr_clk          366.1 MHz     311.2 MHz     2.731         3.213         -0.482     inferred     Autoconstr_clkgroup_1
=========================================================================================================================





<a name=clockRelationships11></a>Clock Relationships</a>
*******************

Clocks                            |    rise  to  rise    |    fall  to  fall   |    rise  to  fall   |    fall  to  rise 
-------------------------------------------------------------------------------------------------------------------------
Starting         Ending           |  constraint  slack   |  constraint  slack  |  constraint  slack  |  constraint  slack
-------------------------------------------------------------------------------------------------------------------------
top|laser_pulse  top|laser_pulse  |  12.507      -2.207  |  No paths    -      |  No paths    -      |  No paths    -    
top|laser_pulse  top|sr_clk       |  Diff grp    -       |  No paths    -      |  No paths    -      |  No paths    -    
top|sr_clk       top|laser_pulse  |  Diff grp    -       |  No paths    -      |  No paths    -      |  No paths    -    
top|sr_clk       top|sr_clk       |  2.731       -0.482  |  No paths    -      |  No paths    -      |  No paths    -    
=========================================================================================================================
 Note: 'No paths' indicates there are no paths in the design for that pair of clock edges.
       'Diff grp' indicates that paths exist but the starting clock and ending clock are in different clock groups.



<a name=interfaceInfo12></a>Interface Information </a>
*********************

No IO constraint found



====================================
<a name=clockReport13></a>Detailed Report for Clock: top|laser_pulse</a>
====================================



<a name=startingSlack14></a>Starting Points with Worst Slack</a>
********************************

                                    Starting                                                       Arrival           
Instance                            Reference           Type         Pin     Net                   Time        Slack 
                                    Clock                                                                            
---------------------------------------------------------------------------------------------------------------------
pulse_counter.internal_count[0]     top|laser_pulse     SB_DFFSR     Q       internal_count[0]     0.540       -2.207
pulse_counter.internal_count[1]     top|laser_pulse     SB_DFFSR     Q       internal_count[1]     0.540       -2.114
pulse_counter.internal_count[2]     top|laser_pulse     SB_DFFSR     Q       internal_count[2]     0.540       -0.446
pulse_counter.internal_count[3]     top|laser_pulse     SB_DFFSR     Q       internal_count[3]     0.540       -0.306
pulse_counter.internal_count[4]     top|laser_pulse     SB_DFFSR     Q       internal_count[4]     0.540       -0.166
pulse_counter.internal_count[5]     top|laser_pulse     SB_DFFSR     Q       internal_count[5]     0.540       -0.026
pulse_counter.internal_count[6]     top|laser_pulse     SB_DFFSR     Q       internal_count[6]     0.540       0.114 
pulse_counter.internal_count[7]     top|laser_pulse     SB_DFFSR     Q       internal_count[7]     0.540       0.255 
pulse_counter.internal_count[8]     top|laser_pulse     SB_DFFSR     Q       internal_count[8]     0.540       0.395 
pulse_counter.internal_count[9]     top|laser_pulse     SB_DFFSR     Q       internal_count[9]     0.540       0.535 
=====================================================================================================================


<a name=endingSlack15></a>Ending Points with Worst Slack</a>
******************************

                                         Starting                                                               Required           
Instance                                 Reference           Type         Pin     Net                           Time         Slack 
                                         Clock                                                                                     
-----------------------------------------------------------------------------------------------------------------------------------
pulse_counter.internal_count_reached     top|laser_pulse     SB_DFFSR     D       internal_count_reached_en     12.402       -2.207
pulse_counter.internal_count[15]         top|laser_pulse     SB_DFFSR     D       internal_count_RNO[15]        12.402       4.612 
pulse_counter.internal_count[14]         top|laser_pulse     SB_DFFSR     D       internal_count_RNO[14]        12.402       4.752 
pulse_counter.internal_count[13]         top|laser_pulse     SB_DFFSR     D       internal_count_RNO[13]        12.402       4.892 
pulse_counter.internal_count[12]         top|laser_pulse     SB_DFFSR     D       internal_count_RNO[12]        12.402       5.032 
pulse_counter.internal_count[11]         top|laser_pulse     SB_DFFSR     D       internal_count_RNO[11]        12.402       5.172 
pulse_counter.internal_count[10]         top|laser_pulse     SB_DFFSR     D       internal_count_RNO[10]        12.402       5.313 
pulse_counter.internal_count[9]          top|laser_pulse     SB_DFFSR     D       internal_count_RNO[9]         12.402       5.453 
pulse_counter.internal_count[8]          top|laser_pulse     SB_DFFSR     D       internal_count_RNO[8]         12.402       5.593 
pulse_counter.internal_count[7]          top|laser_pulse     SB_DFFSR     D       internal_count_RNO[7]         12.402       5.733 
===================================================================================================================================



<a name=worstPaths16></a>Worst Path Information</a>
<a href="D:\Icecube\DividerFPGA\DividerFPGA\DividerFPGA_Implmnt\DividerFPGA.srr:srsfD:\Icecube\DividerFPGA\DividerFPGA\DividerFPGA_Implmnt\DividerFPGA.srs:fp:29103:32451:@XP_NAMES_GATE">View Worst Path in Analyst</a>
***********************


Path information for path number 1: 
      Requested Period:                      12.507
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         12.402

    - Propagation time:                      14.609
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -2.207

    Number of logic level(s):                8
    Starting point:                          pulse_counter.internal_count[0] / Q
    Ending point:                            pulse_counter.internal_count_reached / D
    The start point is clocked by            top|laser_pulse [rising] on pin C
    The end   point is clocked by            top|laser_pulse [rising] on pin C

Instance / Net                                                           Pin      Pin               Arrival     No. of    
Name                                                        Type         Name     Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------------------------------------------------
pulse_counter.internal_count[0]                             SB_DFFSR     Q        Out     0.540     0.540       -         
internal_count[0]                                           Net          -        -       1.599     -           4         
pulse_counter.internal_count_reached4_a_4_cry_0_0_c_inv     SB_LUT4      I0       In      -         2.139       -         
pulse_counter.internal_count_reached4_a_4_cry_0_0_c_inv     SB_LUT4      O        Out     0.449     2.588       -         
internal_count_i[0]                                         Net          -        -       0.905     -           2         
pulse_counter.internal_count_reached4_a_4_cry_0_0_c         SB_CARRY     I0       In      -         3.493       -         
pulse_counter.internal_count_reached4_a_4_cry_0_0_c         SB_CARRY     CO       Out     0.258     3.750       -         
internal_count_reached4_a_4_cry_0                           Net          -        -       0.386     -           2         
pulse_counter.internal_count_reached_RNO_20                 SB_LUT4      I3       In      -         4.136       -         
pulse_counter.internal_count_reached_RNO_20                 SB_LUT4      O        Out     0.316     4.452       -         
internal_count_reached4_1                                   Net          -        -       1.371     -           1         
pulse_counter.internal_count_reached_RNO_19                 SB_LUT4      I3       In      -         5.823       -         
pulse_counter.internal_count_reached_RNO_19                 SB_LUT4      O        Out     0.316     6.138       -         
internal_count_reached_RNO_19                               Net          -        -       1.371     -           1         
pulse_counter.internal_count_reached_RNO_18                 SB_LUT4      I0       In      -         7.510       -         
pulse_counter.internal_count_reached_RNO_18                 SB_LUT4      O        Out     0.449     7.958       -         
internal_count_reached4_NE_3                                Net          -        -       1.371     -           1         
pulse_counter.internal_count_reached_RNO_4                  SB_LUT4      I3       In      -         9.329       -         
pulse_counter.internal_count_reached_RNO_4                  SB_LUT4      O        Out     0.316     9.645       -         
internal_count_reached4_NE_12                               Net          -        -       1.371     -           1         
pulse_counter.internal_count_reached_RNO_0                  SB_LUT4      I3       In      -         11.016      -         
pulse_counter.internal_count_reached_RNO_0                  SB_LUT4      O        Out     0.316     11.332      -         
internal_count_reached4                                     Net          -        -       1.371     -           1         
pulse_counter.internal_count_reached_RNO                    SB_LUT4      I1       In      -         12.703      -         
pulse_counter.internal_count_reached_RNO                    SB_LUT4      O        Out     0.400     13.102      -         
internal_count_reached_en                                   Net          -        -       1.507     -           1         
pulse_counter.internal_count_reached                        SB_DFFSR     D        In      -         14.609      -         
==========================================================================================================================
Total path delay (propagation time + setup) of 14.714 is 3.462(23.5%) logic and 11.252(76.5%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 2: 
      Requested Period:                      12.507
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         12.402

    - Propagation time:                      14.516
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -2.114

    Number of logic level(s):                7
    Starting point:                          pulse_counter.internal_count[1] / Q
    Ending point:                            pulse_counter.internal_count_reached / D
    The start point is clocked by            top|laser_pulse [rising] on pin C
    The end   point is clocked by            top|laser_pulse [rising] on pin C

Instance / Net                                               Pin      Pin               Arrival     No. of    
Name                                            Type         Name     Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------------------------------------
pulse_counter.internal_count[1]                 SB_DFFSR     Q        Out     0.540     0.540       -         
internal_count[1]                               Net          -        -       1.599     -           3         
pulse_counter.internal_count_sbtinv[1]          SB_LUT4      I0       In      -         2.139       -         
pulse_counter.internal_count_sbtinv[1]          SB_LUT4      O        Out     0.449     2.588       -         
internal_count_i[1]                             Net          -        -       1.371     -           2         
pulse_counter.internal_count_reached_RNO_20     SB_LUT4      I1       In      -         3.959       -         
pulse_counter.internal_count_reached_RNO_20     SB_LUT4      O        Out     0.400     4.359       -         
internal_count_reached4_1                       Net          -        -       1.371     -           1         
pulse_counter.internal_count_reached_RNO_19     SB_LUT4      I3       In      -         5.729       -         
pulse_counter.internal_count_reached_RNO_19     SB_LUT4      O        Out     0.316     6.045       -         
internal_count_reached_RNO_19                   Net          -        -       1.371     -           1         
pulse_counter.internal_count_reached_RNO_18     SB_LUT4      I0       In      -         7.416       -         
pulse_counter.internal_count_reached_RNO_18     SB_LUT4      O        Out     0.449     7.865       -         
internal_count_reached4_NE_3                    Net          -        -       1.371     -           1         
pulse_counter.internal_count_reached_RNO_4      SB_LUT4      I3       In      -         9.236       -         
pulse_counter.internal_count_reached_RNO_4      SB_LUT4      O        Out     0.316     9.552       -         
internal_count_reached4_NE_12                   Net          -        -       1.371     -           1         
pulse_counter.internal_count_reached_RNO_0      SB_LUT4      I3       In      -         10.922      -         
pulse_counter.internal_count_reached_RNO_0      SB_LUT4      O        Out     0.316     11.238      -         
internal_count_reached4                         Net          -        -       1.371     -           1         
pulse_counter.internal_count_reached_RNO        SB_LUT4      I1       In      -         12.609      -         
pulse_counter.internal_count_reached_RNO        SB_LUT4      O        Out     0.400     13.009      -         
internal_count_reached_en                       Net          -        -       1.507     -           1         
pulse_counter.internal_count_reached            SB_DFFSR     D        In      -         14.516      -         
==============================================================================================================
Total path delay (propagation time + setup) of 14.621 is 3.289(22.5%) logic and 11.332(77.5%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 3: 
      Requested Period:                      12.507
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         12.402

    - Propagation time:                      13.129
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -0.727

    Number of logic level(s):                20
    Starting point:                          pulse_counter.internal_count[0] / Q
    Ending point:                            pulse_counter.internal_count_reached / D
    The start point is clocked by            top|laser_pulse [rising] on pin C
    The end   point is clocked by            top|laser_pulse [rising] on pin C

Instance / Net                                                           Pin      Pin               Arrival     No. of    
Name                                                        Type         Name     Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------------------------------------------------
pulse_counter.internal_count[0]                             SB_DFFSR     Q        Out     0.540     0.540       -         
internal_count[0]                                           Net          -        -       1.599     -           4         
pulse_counter.internal_count_reached4_a_4_cry_0_0_c_inv     SB_LUT4      I0       In      -         2.139       -         
pulse_counter.internal_count_reached4_a_4_cry_0_0_c_inv     SB_LUT4      O        Out     0.449     2.588       -         
internal_count_i[0]                                         Net          -        -       0.905     -           2         
pulse_counter.internal_count_reached4_a_4_cry_0_0_c         SB_CARRY     I0       In      -         3.493       -         
pulse_counter.internal_count_reached4_a_4_cry_0_0_c         SB_CARRY     CO       Out     0.258     3.750       -         
internal_count_reached4_a_4_cry_0                           Net          -        -       0.014     -           2         
pulse_counter.internal_count_reached4_a_4_cry_1_0_c         SB_CARRY     CI       In      -         3.764       -         
pulse_counter.internal_count_reached4_a_4_cry_1_0_c         SB_CARRY     CO       Out     0.126     3.890       -         
internal_count_reached4_a_4_cry_1                           Net          -        -       0.014     -           2         
pulse_counter.internal_count_reached4_a_4_cry_2_0_c         SB_CARRY     CI       In      -         3.905       -         
pulse_counter.internal_count_reached4_a_4_cry_2_0_c         SB_CARRY     CO       Out     0.126     4.031       -         
internal_count_reached4_a_4_cry_2                           Net          -        -       0.014     -           2         
pulse_counter.internal_count_reached4_a_4_cry_3_0_c         SB_CARRY     CI       In      -         4.045       -         
pulse_counter.internal_count_reached4_a_4_cry_3_0_c         SB_CARRY     CO       Out     0.126     4.171       -         
internal_count_reached4_a_4_cry_3                           Net          -        -       0.014     -           2         
pulse_counter.internal_count_reached4_a_4_cry_4_0_c         SB_CARRY     CI       In      -         4.185       -         
pulse_counter.internal_count_reached4_a_4_cry_4_0_c         SB_CARRY     CO       Out     0.126     4.311       -         
internal_count_reached4_a_4_cry_4                           Net          -        -       0.014     -           2         
pulse_counter.internal_count_reached4_a_4_cry_5_0_c         SB_CARRY     CI       In      -         4.325       -         
pulse_counter.internal_count_reached4_a_4_cry_5_0_c         SB_CARRY     CO       Out     0.126     4.451       -         
internal_count_reached4_a_4_cry_5                           Net          -        -       0.014     -           2         
pulse_counter.internal_count_reached4_a_4_cry_6_0_c         SB_CARRY     CI       In      -         4.465       -         
pulse_counter.internal_count_reached4_a_4_cry_6_0_c         SB_CARRY     CO       Out     0.126     4.591       -         
internal_count_reached4_a_4_cry_6                           Net          -        -       0.014     -           2         
pulse_counter.internal_count_reached4_a_4_cry_7_0_c         SB_CARRY     CI       In      -         4.606       -         
pulse_counter.internal_count_reached4_a_4_cry_7_0_c         SB_CARRY     CO       Out     0.126     4.732       -         
internal_count_reached4_a_4_cry_7                           Net          -        -       0.014     -           2         
pulse_counter.internal_count_reached4_a_4_cry_8_0_c         SB_CARRY     CI       In      -         4.746       -         
pulse_counter.internal_count_reached4_a_4_cry_8_0_c         SB_CARRY     CO       Out     0.126     4.872       -         
internal_count_reached4_a_4_cry_8                           Net          -        -       0.014     -           2         
pulse_counter.internal_count_reached4_a_4_cry_9_0_c         SB_CARRY     CI       In      -         4.886       -         
pulse_counter.internal_count_reached4_a_4_cry_9_0_c         SB_CARRY     CO       Out     0.126     5.012       -         
internal_count_reached4_a_4_cry_9                           Net          -        -       0.014     -           2         
pulse_counter.internal_count_reached4_a_4_cry_10_0_c        SB_CARRY     CI       In      -         5.026       -         
pulse_counter.internal_count_reached4_a_4_cry_10_0_c        SB_CARRY     CO       Out     0.126     5.152       -         
internal_count_reached4_a_4_cry_10                          Net          -        -       0.014     -           2         
pulse_counter.internal_count_reached4_a_4_cry_11_0_c        SB_CARRY     CI       In      -         5.166       -         
pulse_counter.internal_count_reached4_a_4_cry_11_0_c        SB_CARRY     CO       Out     0.126     5.293       -         
internal_count_reached4_a_4_cry_11                          Net          -        -       0.014     -           2         
pulse_counter.internal_count_reached4_a_4_cry_12_0_c        SB_CARRY     CI       In      -         5.306       -         
pulse_counter.internal_count_reached4_a_4_cry_12_0_c        SB_CARRY     CO       Out     0.126     5.433       -         
internal_count_reached4_a_4_cry_12                          Net          -        -       0.014     -           2         
pulse_counter.internal_count_reached4_a_4_cry_13_0_c        SB_CARRY     CI       In      -         5.447       -         
pulse_counter.internal_count_reached4_a_4_cry_13_0_c        SB_CARRY     CO       Out     0.126     5.573       -         
internal_count_reached4_a_4_cry_13                          Net          -        -       0.014     -           2         
pulse_counter.internal_count_reached4_a_4_cry_14_0_c        SB_CARRY     CI       In      -         5.587       -         
pulse_counter.internal_count_reached4_a_4_cry_14_0_c        SB_CARRY     CO       Out     0.126     5.713       -         
internal_count_reached4_a_4_cry_14                          Net          -        -       0.386     -           2         
pulse_counter.internal_count_reached_RNO_14                 SB_LUT4      I3       In      -         6.099       -         
pulse_counter.internal_count_reached_RNO_14                 SB_LUT4      O        Out     0.316     6.415       -         
internal_count_reached4_15                                  Net          -        -       1.371     -           1         
pulse_counter.internal_count_reached_RNO_3                  SB_LUT4      I3       In      -         7.786       -         
pulse_counter.internal_count_reached_RNO_3                  SB_LUT4      O        Out     0.316     8.101       -         
internal_count_reached4_NE_10                               Net          -        -       1.371     -           1         
pulse_counter.internal_count_reached_RNO_0                  SB_LUT4      I2       In      -         9.472       -         
pulse_counter.internal_count_reached_RNO_0                  SB_LUT4      O        Out     0.379     9.851       -         
internal_count_reached4                                     Net          -        -       1.371     -           1         
pulse_counter.internal_count_reached_RNO                    SB_LUT4      I1       In      -         11.222      -         
pulse_counter.internal_count_reached_RNO                    SB_LUT4      O        Out     0.400     11.622      -         
internal_count_reached_en                                   Net          -        -       1.507     -           1         
pulse_counter.internal_count_reached                        SB_DFFSR     D        In      -         13.129      -         
==========================================================================================================================
Total path delay (propagation time + setup) of 13.234 is 4.528(34.2%) logic and 8.706(65.8%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 4: 
      Requested Period:                      12.507
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         12.402

    - Propagation time:                      13.122
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -0.720

    Number of logic level(s):                19
    Starting point:                          pulse_counter.internal_count[0] / Q
    Ending point:                            pulse_counter.internal_count_reached / D
    The start point is clocked by            top|laser_pulse [rising] on pin C
    The end   point is clocked by            top|laser_pulse [rising] on pin C

Instance / Net                                                           Pin      Pin               Arrival     No. of    
Name                                                        Type         Name     Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------------------------------------------------
pulse_counter.internal_count[0]                             SB_DFFSR     Q        Out     0.540     0.540       -         
internal_count[0]                                           Net          -        -       1.599     -           4         
pulse_counter.internal_count_reached4_a_4_cry_0_0_c_inv     SB_LUT4      I0       In      -         2.139       -         
pulse_counter.internal_count_reached4_a_4_cry_0_0_c_inv     SB_LUT4      O        Out     0.449     2.588       -         
internal_count_i[0]                                         Net          -        -       0.905     -           2         
pulse_counter.internal_count_reached4_a_4_cry_0_0_c         SB_CARRY     I0       In      -         3.493       -         
pulse_counter.internal_count_reached4_a_4_cry_0_0_c         SB_CARRY     CO       Out     0.258     3.750       -         
internal_count_reached4_a_4_cry_0                           Net          -        -       0.014     -           2         
pulse_counter.internal_count_reached4_a_4_cry_1_0_c         SB_CARRY     CI       In      -         3.764       -         
pulse_counter.internal_count_reached4_a_4_cry_1_0_c         SB_CARRY     CO       Out     0.126     3.890       -         
internal_count_reached4_a_4_cry_1                           Net          -        -       0.014     -           2         
pulse_counter.internal_count_reached4_a_4_cry_2_0_c         SB_CARRY     CI       In      -         3.905       -         
pulse_counter.internal_count_reached4_a_4_cry_2_0_c         SB_CARRY     CO       Out     0.126     4.031       -         
internal_count_reached4_a_4_cry_2                           Net          -        -       0.014     -           2         
pulse_counter.internal_count_reached4_a_4_cry_3_0_c         SB_CARRY     CI       In      -         4.045       -         
pulse_counter.internal_count_reached4_a_4_cry_3_0_c         SB_CARRY     CO       Out     0.126     4.171       -         
internal_count_reached4_a_4_cry_3                           Net          -        -       0.014     -           2         
pulse_counter.internal_count_reached4_a_4_cry_4_0_c         SB_CARRY     CI       In      -         4.185       -         
pulse_counter.internal_count_reached4_a_4_cry_4_0_c         SB_CARRY     CO       Out     0.126     4.311       -         
internal_count_reached4_a_4_cry_4                           Net          -        -       0.014     -           2         
pulse_counter.internal_count_reached4_a_4_cry_5_0_c         SB_CARRY     CI       In      -         4.325       -         
pulse_counter.internal_count_reached4_a_4_cry_5_0_c         SB_CARRY     CO       Out     0.126     4.451       -         
internal_count_reached4_a_4_cry_5                           Net          -        -       0.014     -           2         
pulse_counter.internal_count_reached4_a_4_cry_6_0_c         SB_CARRY     CI       In      -         4.465       -         
pulse_counter.internal_count_reached4_a_4_cry_6_0_c         SB_CARRY     CO       Out     0.126     4.591       -         
internal_count_reached4_a_4_cry_6                           Net          -        -       0.014     -           2         
pulse_counter.internal_count_reached4_a_4_cry_7_0_c         SB_CARRY     CI       In      -         4.606       -         
pulse_counter.internal_count_reached4_a_4_cry_7_0_c         SB_CARRY     CO       Out     0.126     4.732       -         
internal_count_reached4_a_4_cry_7                           Net          -        -       0.014     -           2         
pulse_counter.internal_count_reached4_a_4_cry_8_0_c         SB_CARRY     CI       In      -         4.746       -         
pulse_counter.internal_count_reached4_a_4_cry_8_0_c         SB_CARRY     CO       Out     0.126     4.872       -         
internal_count_reached4_a_4_cry_8                           Net          -        -       0.014     -           2         
pulse_counter.internal_count_reached4_a_4_cry_9_0_c         SB_CARRY     CI       In      -         4.886       -         
pulse_counter.internal_count_reached4_a_4_cry_9_0_c         SB_CARRY     CO       Out     0.126     5.012       -         
internal_count_reached4_a_4_cry_9                           Net          -        -       0.014     -           2         
pulse_counter.internal_count_reached4_a_4_cry_10_0_c        SB_CARRY     CI       In      -         5.026       -         
pulse_counter.internal_count_reached4_a_4_cry_10_0_c        SB_CARRY     CO       Out     0.126     5.152       -         
internal_count_reached4_a_4_cry_10                          Net          -        -       0.014     -           2         
pulse_counter.internal_count_reached4_a_4_cry_11_0_c        SB_CARRY     CI       In      -         5.166       -         
pulse_counter.internal_count_reached4_a_4_cry_11_0_c        SB_CARRY     CO       Out     0.126     5.293       -         
internal_count_reached4_a_4_cry_11                          Net          -        -       0.014     -           2         
pulse_counter.internal_count_reached4_a_4_cry_12_0_c        SB_CARRY     CI       In      -         5.306       -         
pulse_counter.internal_count_reached4_a_4_cry_12_0_c        SB_CARRY     CO       Out     0.126     5.433       -         
internal_count_reached4_a_4_cry_12                          Net          -        -       0.014     -           2         
pulse_counter.internal_count_reached4_a_4_cry_13_0_c        SB_CARRY     CI       In      -         5.447       -         
pulse_counter.internal_count_reached4_a_4_cry_13_0_c        SB_CARRY     CO       Out     0.126     5.573       -         
internal_count_reached4_a_4_cry_13                          Net          -        -       0.386     -           2         
pulse_counter.internal_count_reached_RNO_7                  SB_LUT4      I3       In      -         5.959       -         
pulse_counter.internal_count_reached_RNO_7                  SB_LUT4      O        Out     0.316     6.274       -         
internal_count_reached4_14                                  Net          -        -       1.371     -           1         
pulse_counter.internal_count_reached_RNO_1                  SB_LUT4      I2       In      -         7.646       -         
pulse_counter.internal_count_reached_RNO_1                  SB_LUT4      O        Out     0.379     8.024       -         
internal_count_reached4_NE_1                                Net          -        -       1.371     -           1         
pulse_counter.internal_count_reached_RNO_0                  SB_LUT4      I0       In      -         9.395       -         
pulse_counter.internal_count_reached_RNO_0                  SB_LUT4      O        Out     0.449     9.844       -         
internal_count_reached4                                     Net          -        -       1.371     -           1         
pulse_counter.internal_count_reached_RNO                    SB_LUT4      I1       In      -         11.215      -         
pulse_counter.internal_count_reached_RNO                    SB_LUT4      O        Out     0.400     11.615      -         
internal_count_reached_en                                   Net          -        -       1.507     -           1         
pulse_counter.internal_count_reached                        SB_DFFSR     D        In      -         13.122      -         
==========================================================================================================================
Total path delay (propagation time + setup) of 13.227 is 4.535(34.3%) logic and 8.692(65.7%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 5: 
      Requested Period:                      12.507
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         12.402

    - Propagation time:                      12.989
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -0.587

    Number of logic level(s):                19
    Starting point:                          pulse_counter.internal_count[1] / Q
    Ending point:                            pulse_counter.internal_count_reached / D
    The start point is clocked by            top|laser_pulse [rising] on pin C
    The end   point is clocked by            top|laser_pulse [rising] on pin C

Instance / Net                                                        Pin      Pin               Arrival     No. of    
Name                                                     Type         Name     Dir     Delay     Time        Fan Out(s)
-----------------------------------------------------------------------------------------------------------------------
pulse_counter.internal_count[1]                          SB_DFFSR     Q        Out     0.540     0.540       -         
internal_count[1]                                        Net          -        -       1.599     -           3         
pulse_counter.internal_count_sbtinv[1]                   SB_LUT4      I0       In      -         2.139       -         
pulse_counter.internal_count_sbtinv[1]                   SB_LUT4      O        Out     0.449     2.588       -         
internal_count_i[1]                                      Net          -        -       0.905     -           2         
pulse_counter.internal_count_reached4_a_4_cry_1_0_c      SB_CARRY     I0       In      -         3.493       -         
pulse_counter.internal_count_reached4_a_4_cry_1_0_c      SB_CARRY     CO       Out     0.258     3.750       -         
internal_count_reached4_a_4_cry_1                        Net          -        -       0.014     -           2         
pulse_counter.internal_count_reached4_a_4_cry_2_0_c      SB_CARRY     CI       In      -         3.764       -         
pulse_counter.internal_count_reached4_a_4_cry_2_0_c      SB_CARRY     CO       Out     0.126     3.890       -         
internal_count_reached4_a_4_cry_2                        Net          -        -       0.014     -           2         
pulse_counter.internal_count_reached4_a_4_cry_3_0_c      SB_CARRY     CI       In      -         3.905       -         
pulse_counter.internal_count_reached4_a_4_cry_3_0_c      SB_CARRY     CO       Out     0.126     4.031       -         
internal_count_reached4_a_4_cry_3                        Net          -        -       0.014     -           2         
pulse_counter.internal_count_reached4_a_4_cry_4_0_c      SB_CARRY     CI       In      -         4.045       -         
pulse_counter.internal_count_reached4_a_4_cry_4_0_c      SB_CARRY     CO       Out     0.126     4.171       -         
internal_count_reached4_a_4_cry_4                        Net          -        -       0.014     -           2         
pulse_counter.internal_count_reached4_a_4_cry_5_0_c      SB_CARRY     CI       In      -         4.185       -         
pulse_counter.internal_count_reached4_a_4_cry_5_0_c      SB_CARRY     CO       Out     0.126     4.311       -         
internal_count_reached4_a_4_cry_5                        Net          -        -       0.014     -           2         
pulse_counter.internal_count_reached4_a_4_cry_6_0_c      SB_CARRY     CI       In      -         4.325       -         
pulse_counter.internal_count_reached4_a_4_cry_6_0_c      SB_CARRY     CO       Out     0.126     4.451       -         
internal_count_reached4_a_4_cry_6                        Net          -        -       0.014     -           2         
pulse_counter.internal_count_reached4_a_4_cry_7_0_c      SB_CARRY     CI       In      -         4.465       -         
pulse_counter.internal_count_reached4_a_4_cry_7_0_c      SB_CARRY     CO       Out     0.126     4.591       -         
internal_count_reached4_a_4_cry_7                        Net          -        -       0.014     -           2         
pulse_counter.internal_count_reached4_a_4_cry_8_0_c      SB_CARRY     CI       In      -         4.606       -         
pulse_counter.internal_count_reached4_a_4_cry_8_0_c      SB_CARRY     CO       Out     0.126     4.732       -         
internal_count_reached4_a_4_cry_8                        Net          -        -       0.014     -           2         
pulse_counter.internal_count_reached4_a_4_cry_9_0_c      SB_CARRY     CI       In      -         4.746       -         
pulse_counter.internal_count_reached4_a_4_cry_9_0_c      SB_CARRY     CO       Out     0.126     4.872       -         
internal_count_reached4_a_4_cry_9                        Net          -        -       0.014     -           2         
pulse_counter.internal_count_reached4_a_4_cry_10_0_c     SB_CARRY     CI       In      -         4.886       -         
pulse_counter.internal_count_reached4_a_4_cry_10_0_c     SB_CARRY     CO       Out     0.126     5.012       -         
internal_count_reached4_a_4_cry_10                       Net          -        -       0.014     -           2         
pulse_counter.internal_count_reached4_a_4_cry_11_0_c     SB_CARRY     CI       In      -         5.026       -         
pulse_counter.internal_count_reached4_a_4_cry_11_0_c     SB_CARRY     CO       Out     0.126     5.152       -         
internal_count_reached4_a_4_cry_11                       Net          -        -       0.014     -           2         
pulse_counter.internal_count_reached4_a_4_cry_12_0_c     SB_CARRY     CI       In      -         5.166       -         
pulse_counter.internal_count_reached4_a_4_cry_12_0_c     SB_CARRY     CO       Out     0.126     5.293       -         
internal_count_reached4_a_4_cry_12                       Net          -        -       0.014     -           2         
pulse_counter.internal_count_reached4_a_4_cry_13_0_c     SB_CARRY     CI       In      -         5.306       -         
pulse_counter.internal_count_reached4_a_4_cry_13_0_c     SB_CARRY     CO       Out     0.126     5.433       -         
internal_count_reached4_a_4_cry_13                       Net          -        -       0.014     -           2         
pulse_counter.internal_count_reached4_a_4_cry_14_0_c     SB_CARRY     CI       In      -         5.447       -         
pulse_counter.internal_count_reached4_a_4_cry_14_0_c     SB_CARRY     CO       Out     0.126     5.573       -         
internal_count_reached4_a_4_cry_14                       Net          -        -       0.386     -           2         
pulse_counter.internal_count_reached_RNO_14              SB_LUT4      I3       In      -         5.959       -         
pulse_counter.internal_count_reached_RNO_14              SB_LUT4      O        Out     0.316     6.274       -         
internal_count_reached4_15                               Net          -        -       1.371     -           1         
pulse_counter.internal_count_reached_RNO_3               SB_LUT4      I3       In      -         7.646       -         
pulse_counter.internal_count_reached_RNO_3               SB_LUT4      O        Out     0.316     7.961       -         
internal_count_reached4_NE_10                            Net          -        -       1.371     -           1         
pulse_counter.internal_count_reached_RNO_0               SB_LUT4      I2       In      -         9.332       -         
pulse_counter.internal_count_reached_RNO_0               SB_LUT4      O        Out     0.379     9.711       -         
internal_count_reached4                                  Net          -        -       1.371     -           1         
pulse_counter.internal_count_reached_RNO                 SB_LUT4      I1       In      -         11.082      -         
pulse_counter.internal_count_reached_RNO                 SB_LUT4      O        Out     0.400     11.482      -         
internal_count_reached_en                                Net          -        -       1.507     -           1         
pulse_counter.internal_count_reached                     SB_DFFSR     D        In      -         12.989      -         
=======================================================================================================================
Total path delay (propagation time + setup) of 13.094 is 4.402(33.6%) logic and 8.692(66.4%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value




====================================
<a name=clockReport17></a>Detailed Report for Clock: top|sr_clk</a>
====================================



<a name=startingSlack18></a>Starting Points with Worst Slack</a>
********************************

                                   Starting                                                 Arrival           
Instance                           Reference      Type          Pin     Net                 Time        Slack 
                                   Clock                                                                      
--------------------------------------------------------------------------------------------------------------
divider_sr.shifted_data_esr[0]     top|sr_clk     SB_DFFESR     Q       shifted_data[0]     0.540       -0.482
divider_sr.shifted_data_esr[1]     top|sr_clk     SB_DFFESR     Q       shifted_data[1]     0.540       -0.482
divider_sr.shifted_data_esr[2]     top|sr_clk     SB_DFFESR     Q       shifted_data[2]     0.540       -0.482
divider_sr.shifted_data_esr[3]     top|sr_clk     SB_DFFESR     Q       shifted_data[3]     0.540       -0.482
divider_sr.shifted_data_esr[4]     top|sr_clk     SB_DFFESR     Q       shifted_data[4]     0.540       -0.482
divider_sr.shifted_data_esr[5]     top|sr_clk     SB_DFFESR     Q       shifted_data[5]     0.540       -0.482
divider_sr.shifted_data_esr[6]     top|sr_clk     SB_DFFESR     Q       shifted_data[6]     0.540       -0.482
divider_sr.shifted_data_esr[7]     top|sr_clk     SB_DFFESR     Q       shifted_data[7]     0.540       -0.482
divider_sr.shifted_data_esr[8]     top|sr_clk     SB_DFFESR     Q       shifted_data[8]     0.540       -0.482
divider_sr.shifted_data_esr[9]     top|sr_clk     SB_DFFESR     Q       shifted_data[9]     0.540       -0.482
==============================================================================================================


<a name=endingSlack19></a>Ending Points with Worst Slack</a>
******************************

                                    Starting                                                 Required           
Instance                            Reference      Type          Pin     Net                 Time         Slack 
                                    Clock                                                                       
----------------------------------------------------------------------------------------------------------------
divider_sr.shifted_data_esr[1]      top|sr_clk     SB_DFFESR     D       shifted_data[0]     2.626        -0.482
divider_sr.shifted_data_esr[2]      top|sr_clk     SB_DFFESR     D       shifted_data[1]     2.626        -0.482
divider_sr.shifted_data_esr[3]      top|sr_clk     SB_DFFESR     D       shifted_data[2]     2.626        -0.482
divider_sr.shifted_data_esr[4]      top|sr_clk     SB_DFFESR     D       shifted_data[3]     2.626        -0.482
divider_sr.shifted_data_esr[5]      top|sr_clk     SB_DFFESR     D       shifted_data[4]     2.626        -0.482
divider_sr.shifted_data_esr[6]      top|sr_clk     SB_DFFESR     D       shifted_data[5]     2.626        -0.482
divider_sr.shifted_data_esr[7]      top|sr_clk     SB_DFFESR     D       shifted_data[6]     2.626        -0.482
divider_sr.shifted_data_esr[8]      top|sr_clk     SB_DFFESR     D       shifted_data[7]     2.626        -0.482
divider_sr.shifted_data_esr[9]      top|sr_clk     SB_DFFESR     D       shifted_data[8]     2.626        -0.482
divider_sr.shifted_data_esr[10]     top|sr_clk     SB_DFFESR     D       shifted_data[9]     2.626        -0.482
================================================================================================================



<a name=worstPaths20></a>Worst Path Information</a>
<a href="D:\Icecube\DividerFPGA\DividerFPGA\DividerFPGA_Implmnt\DividerFPGA.srr:srsfD:\Icecube\DividerFPGA\DividerFPGA\DividerFPGA_Implmnt\DividerFPGA.srs:fp:68863:69163:@XP_NAMES_GATE">View Worst Path in Analyst</a>
***********************


Path information for path number 1: 
      Requested Period:                      2.731
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         2.626

    - Propagation time:                      3.108
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -0.482

    Number of logic level(s):                0
    Starting point:                          divider_sr.shifted_data_esr[0] / Q
    Ending point:                            divider_sr.shifted_data_esr[1] / D
    The start point is clocked by            top|sr_clk [rising] on pin C
    The end   point is clocked by            top|sr_clk [rising] on pin C

Instance / Net                                   Pin      Pin               Arrival     No. of    
Name                               Type          Name     Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------------------------
divider_sr.shifted_data_esr[0]     SB_DFFESR     Q        Out     0.540     0.540       -         
shifted_data[0]                    Net           -        -       2.568     -           3         
divider_sr.shifted_data_esr[1]     SB_DFFESR     D        In      -         3.108       -         
==================================================================================================
Total path delay (propagation time + setup) of 3.213 is 0.645(20.1%) logic and 2.568(79.9%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 2: 
      Requested Period:                      2.731
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         2.626

    - Propagation time:                      3.108
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -0.482

    Number of logic level(s):                0
    Starting point:                          divider_sr.shifted_data_esr[1] / Q
    Ending point:                            divider_sr.shifted_data_esr[2] / D
    The start point is clocked by            top|sr_clk [rising] on pin C
    The end   point is clocked by            top|sr_clk [rising] on pin C

Instance / Net                                   Pin      Pin               Arrival     No. of    
Name                               Type          Name     Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------------------------
divider_sr.shifted_data_esr[1]     SB_DFFESR     Q        Out     0.540     0.540       -         
shifted_data[1]                    Net           -        -       2.568     -           2         
divider_sr.shifted_data_esr[2]     SB_DFFESR     D        In      -         3.108       -         
==================================================================================================
Total path delay (propagation time + setup) of 3.213 is 0.645(20.1%) logic and 2.568(79.9%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 3: 
      Requested Period:                      2.731
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         2.626

    - Propagation time:                      3.108
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -0.482

    Number of logic level(s):                0
    Starting point:                          divider_sr.shifted_data_esr[2] / Q
    Ending point:                            divider_sr.shifted_data_esr[3] / D
    The start point is clocked by            top|sr_clk [rising] on pin C
    The end   point is clocked by            top|sr_clk [rising] on pin C

Instance / Net                                   Pin      Pin               Arrival     No. of    
Name                               Type          Name     Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------------------------
divider_sr.shifted_data_esr[2]     SB_DFFESR     Q        Out     0.540     0.540       -         
shifted_data[2]                    Net           -        -       2.568     -           2         
divider_sr.shifted_data_esr[3]     SB_DFFESR     D        In      -         3.108       -         
==================================================================================================
Total path delay (propagation time + setup) of 3.213 is 0.645(20.1%) logic and 2.568(79.9%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 4: 
      Requested Period:                      2.731
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         2.626

    - Propagation time:                      3.108
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -0.482

    Number of logic level(s):                0
    Starting point:                          divider_sr.shifted_data_esr[3] / Q
    Ending point:                            divider_sr.shifted_data_esr[4] / D
    The start point is clocked by            top|sr_clk [rising] on pin C
    The end   point is clocked by            top|sr_clk [rising] on pin C

Instance / Net                                   Pin      Pin               Arrival     No. of    
Name                               Type          Name     Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------------------------
divider_sr.shifted_data_esr[3]     SB_DFFESR     Q        Out     0.540     0.540       -         
shifted_data[3]                    Net           -        -       2.568     -           2         
divider_sr.shifted_data_esr[4]     SB_DFFESR     D        In      -         3.108       -         
==================================================================================================
Total path delay (propagation time + setup) of 3.213 is 0.645(20.1%) logic and 2.568(79.9%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 5: 
      Requested Period:                      2.731
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         2.626

    - Propagation time:                      3.108
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -0.482

    Number of logic level(s):                0
    Starting point:                          divider_sr.shifted_data_esr[4] / Q
    Ending point:                            divider_sr.shifted_data_esr[5] / D
    The start point is clocked by            top|sr_clk [rising] on pin C
    The end   point is clocked by            top|sr_clk [rising] on pin C

Instance / Net                                   Pin      Pin               Arrival     No. of    
Name                               Type          Name     Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------------------------
divider_sr.shifted_data_esr[4]     SB_DFFESR     Q        Out     0.540     0.540       -         
shifted_data[4]                    Net           -        -       2.568     -           2         
divider_sr.shifted_data_esr[5]     SB_DFFESR     D        In      -         3.108       -         
==================================================================================================
Total path delay (propagation time + setup) of 3.213 is 0.645(20.1%) logic and 2.568(79.9%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value



##### END OF TIMING REPORT #####]

Timing exceptions that could not be applied
None

Finished final timing analysis (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)


Finished timing report (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)

---------------------------------------
<a name=resourceUsage21></a>Resource Usage Report for top </a>

Mapping to part: ice40hx4kcb132
Cell usage:
GND             2 uses
SB_CARRY        31 uses
SB_DFF          3 uses
SB_DFFESR       16 uses
SB_DFFSR        17 uses
SB_GB           1 use
VCC             2 uses
SB_LUT4         76 uses

I/O ports: 12
I/O primitives: 10
SB_GB_IO       2 uses
SB_IO          8 uses

I/O Register bits:                  0
Register bits not including I/Os:   36 (1%)
Total load per clock:
   top|laser_pulse: 1
   top|sr_clk: 1

@S |Mapping Summary:
Total  LUTs: 76 (2%)

Distribution of All Consumed LUTs = LUT4 
Distribution of All Consumed Luts 76 = 76 

Mapper successful!

At Mapper Exit (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:00s; Memory used current: 27MB peak: 134MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Wed Aug 02 08:09:29 2023

###########################################################]

</pre></samp></body></html>
