{"vcs1":{"timestamp_begin":1698965651.117532680, "rt":0.38, "ut":0.16, "st":0.12}}
{"vcselab":{"timestamp_begin":1698965651.549855989, "rt":0.41, "ut":0.24, "st":0.12}}
{"link":{"timestamp_begin":1698965652.000881726, "rt":0.28, "ut":0.07, "st":0.16}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1698965650.782307526}
{"VCS_COMP_START_TIME": 1698965650.782307526}
{"VCS_COMP_END_TIME": 1698965652.342142796}
{"VCS_USER_OPTIONS": "-q -nc -sverilog TB.sv uart.sv"}
{"vcs1": {"peak_mem": 338404}}
{"stitch_vcselab": {"peak_mem": 222592}}
