// Seed: 1660948864
module module_0 (
    output tri0 id_0,
    input supply1 id_1,
    output supply0 id_2,
    output tri id_3
);
  union packed {
    logic id_5;
    logic id_6;
    logic id_7;
  } id_8[1 : -1] = "";
  assign module_1.id_8 = 0;
endmodule
module module_1 (
    output supply0 id_0,
    input uwire id_1,
    input tri id_2,
    output wire id_3,
    input wor id_4,
    input supply1 id_5
    , id_10 = 1,
    input tri1 id_6,
    input tri1 id_7,
    input wor id_8
);
  assign id_3 = -1;
  module_0 modCall_1 (
      id_0,
      id_5,
      id_3,
      id_0
  );
  wire [-1 : 1] id_11;
  wire id_12;
endmodule
